From d85bfb19f5da5e9ffdcd66ef0820454d0d8f28e5 Mon Sep 17 00:00:00 2001
From: AnalogDragon <37349407+AnalogDragon@users.noreply.github.com>
Date: Wed, 19 Apr 2023 20:18:28 +0800
Subject: [PATCH] Initial commit

---
 .gitattributes                                |      2 +
 HW/.gitignore                                 |     40 +
 HW/README.md                                  |     21 +
 HW/taiko-io/frontend.kicad_sch                |   8554 ++
 HW/taiko-io/interface.kicad_sch               |   4710 +
 HW/taiko-io/new_io-all.pos                    |    243 +
 HW/taiko-io/new_io.kicad_pcb                  | 105253 +++++++++++++++
 HW/taiko-io/new_io.kicad_pro                  |    534 +
 HW/taiko-io/new_io.kicad_sch                  |    851 +
 HW/taiko-io/new_io.pdf                        |    Bin 0 -> 290301 bytes
 HW/taiko-io/smapling.kicad_sch                |   3124 +
 .../tk_io_v20_gerber/new_io-job.gbrjob        |    127 +
 HW/taiko-io/usb_mcu.kicad_sch                 |   3219 +
 QT-APP/.gitignore                             |     55 +
 QT-APP/APP1_Taiko_IO_Setting/APP1.pro         |     47 +
 .../APP1_Taiko_IO_Setting/clickedcombobox.cpp |     20 +
 .../APP1_Taiko_IO_Setting/clickedcombobox.h   |     21 +
 QT-APP/APP1_Taiko_IO_Setting/icon.ico         |    Bin 0 -> 1081406 bytes
 QT-APP/APP1_Taiko_IO_Setting/icon.png         |    Bin 0 -> 145672 bytes
 QT-APP/APP1_Taiko_IO_Setting/images.qrc       |      9 +
 QT-APP/APP1_Taiko_IO_Setting/images/down.png  |    Bin 0 -> 3698 bytes
 QT-APP/APP1_Taiko_IO_Setting/images/icon.png  |    Bin 0 -> 145672 bytes
 QT-APP/APP1_Taiko_IO_Setting/images/save.png  |    Bin 0 -> 1058 bytes
 QT-APP/APP1_Taiko_IO_Setting/images/tk.png    |    Bin 0 -> 18619 bytes
 QT-APP/APP1_Taiko_IO_Setting/images/up.png    |    Bin 0 -> 3687 bytes
 QT-APP/APP1_Taiko_IO_Setting/main.cpp         |     13 +
 QT-APP/APP1_Taiko_IO_Setting/mainwindow.cpp   |   1040 +
 QT-APP/APP1_Taiko_IO_Setting/mainwindow.h     |    140 +
 QT-APP/APP1_Taiko_IO_Setting/mainwindow.ui    |   2875 +
 QT-APP/README.md                              |     53 +
 README.md                                     |      8 +
 Sampling-MCU/.gitignore                       |     79 +
 Sampling-MCU/8chV3_WithCH552_V1.1/.mxproject  |     28 +
 Sampling-MCU/8chV3_WithCH552_V1.1/8ch.ioc     |    322 +
 .../8chV3_WithCH552_V1.1/Core/Inc/main.h      |    182 +
 .../Core/Inc/stm32g0xx_hal_conf.h             |    352 +
 .../Core/Inc/stm32g0xx_it.h                   |     69 +
 .../8chV3_WithCH552_V1.1/Core/Src/main.c      |   1275 +
 .../Core/Src/stm32g0xx_hal_msp.c              |    389 +
 .../Core/Src/stm32g0xx_it.c                   |    217 +
 .../Core/Src/system_stm32g0xx.c               |    304 +
 .../Drivers/CMSIS/Core/Include/cmsis_armcc.h  |    894 +
 .../CMSIS/Core/Include/cmsis_armclang.h       |   1444 +
 .../CMSIS/Core/Include/cmsis_armclang_ltm.h   |   1891 +
 .../CMSIS/Core/Include/cmsis_compiler.h       |    283 +
 .../Drivers/CMSIS/Core/Include/cmsis_gcc.h    |   2168 +
 .../Drivers/CMSIS/Core/Include/cmsis_iccarm.h |    964 +
 .../CMSIS/Core/Include/cmsis_version.h        |     39 +
 .../CMSIS/Core/Include/core_armv81mml.h       |   2968 +
 .../CMSIS/Core/Include/core_armv8mbl.h        |   1921 +
 .../CMSIS/Core/Include/core_armv8mml.h        |   2835 +
 .../Drivers/CMSIS/Core/Include/core_cm0.h     |    952 +
 .../Drivers/CMSIS/Core/Include/core_cm0plus.h |   1085 +
 .../Drivers/CMSIS/Core/Include/core_cm1.h     |    979 +
 .../Drivers/CMSIS/Core/Include/core_cm23.h    |   1996 +
 .../Drivers/CMSIS/Core/Include/core_cm3.h     |   1937 +
 .../Drivers/CMSIS/Core/Include/core_cm33.h    |   2910 +
 .../Drivers/CMSIS/Core/Include/core_cm35p.h   |   2910 +
 .../Drivers/CMSIS/Core/Include/core_cm4.h     |   2124 +
 .../Drivers/CMSIS/Core/Include/core_cm7.h     |   2725 +
 .../Drivers/CMSIS/Core/Include/core_sc000.h   |   1025 +
 .../Drivers/CMSIS/Core/Include/core_sc300.h   |   1912 +
 .../Drivers/CMSIS/Core/Include/mpu_armv7.h    |    272 +
 .../Drivers/CMSIS/Core/Include/mpu_armv8.h    |    346 +
 .../Drivers/CMSIS/Core/Include/tz_context.h   |     70 +
 .../CMSIS/Core/Template/ARMv8-M/main_s.c      |     58 +
 .../CMSIS/Core/Template/ARMv8-M/tz_context.c  |    200 +
 .../DSP/DSP_Lib_TestSuite/CMakeLists.txt      |    136 +
 .../Common/JTest/inc/arr_desc/arr_desc.h      |    220 +
 .../Common/JTest/inc/jtest.h                  |     17 +
 .../Common/JTest/inc/jtest_cycle.h            |     79 +
 .../Common/JTest/inc/jtest_define.h           |     37 +
 .../Common/JTest/inc/jtest_fw.h               |    282 +
 .../Common/JTest/inc/jtest_group.h            |     66 +
 .../Common/JTest/inc/jtest_group_call.h       |    126 +
 .../Common/JTest/inc/jtest_group_define.h     |     87 +
 .../Common/JTest/inc/jtest_pf.h               |     85 +
 .../Common/JTest/inc/jtest_systick.h          |     94 +
 .../Common/JTest/inc/jtest_test.h             |    100 +
 .../Common/JTest/inc/jtest_test_call.h        |    121 +
 .../Common/JTest/inc/jtest_test_define.h      |    133 +
 .../Common/JTest/inc/jtest_test_ret.h         |     17 +
 .../Common/JTest/inc/jtest_util.h             |     27 +
 .../Common/JTest/inc/opt_arg/opt_arg.h        |     15 +
 .../Common/JTest/inc/opt_arg/pp_narg.h        |     25 +
 .../Common/JTest/inc/opt_arg/splice.h         |      8 +
 .../Common/JTest/inc/util/util.h              |     52 +
 .../Common/JTest/src/jtest_cycle.c            |      9 +
 .../JTest/src/jtest_dump_str_segments.c       |     36 +
 .../Common/JTest/src/jtest_fw.c               |      9 +
 .../Common/JTest/src/jtest_trigger_action.c   |     37 +
 .../DSP_Lib_TestSuite/Common/inc/all_tests.h  |      9 +
 .../basic_math_tests/basic_math_templates.h   |    267 +
 .../basic_math_tests/basic_math_test_data.h   |     46 +
 .../basic_math_tests/basic_math_test_group.h  |      9 +
 .../inc/basic_math_tests/basic_math_tests.h   |     17 +
 .../complex_math_templates.h                  |    222 +
 .../complex_math_test_data.h                  |     50 +
 .../complex_math_test_group.h                 |      9 +
 .../complex_math_tests/complex_math_tests.h   |     14 +
 .../controller_tests/controller_templates.h   |     46 +
 .../controller_tests/controller_test_data.h   |     33 +
 .../controller_tests/controller_test_group.h  |      9 +
 .../inc/controller_tests/controller_tests.h   |     11 +
 .../inc/fast_math_tests/fast_math_templates.h |    102 +
 .../inc/fast_math_tests/fast_math_test_data.h |     29 +
 .../fast_math_tests/fast_math_test_group.h    |      9 +
 .../inc/filtering_tests/filtering_templates.h |     91 +
 .../inc/filtering_tests/filtering_test_data.h |     81 +
 .../filtering_tests/filtering_test_group.h    |      9 +
 .../inc/filtering_tests/filtering_tests.h     |     15 +
 .../intrinsics_tests/intrinsics_templates.h   |    166 +
 .../intrinsics_tests/intrinsics_test_data.h   |     27 +
 .../intrinsics_tests/intrinsics_test_group.h  |      9 +
 .../Common/inc/math_helper.h                  |     52 +
 .../inc/matrix_tests/matrix_templates.h       |    370 +
 .../inc/matrix_tests/matrix_test_data.h       |     54 +
 .../inc/matrix_tests/matrix_test_group.h      |      9 +
 .../Common/inc/matrix_tests/matrix_tests.h    |     17 +
 .../statistics_tests/statistics_templates.h   |    157 +
 .../statistics_tests/statistics_test_data.h   |     44 +
 .../statistics_tests/statistics_test_group.h  |      9 +
 .../inc/statistics_tests/statistics_tests.h   |     15 +
 .../inc/support_tests/support_templates.h     |    120 +
 .../inc/support_tests/support_test_data.h     |     31 +
 .../inc/support_tests/support_test_group.h    |      9 +
 .../Common/inc/support_tests/support_tests.h  |     11 +
 .../Common/inc/templates/template.h           |     88 +
 .../Common/inc/templates/test_templates.h     |    466 +
 .../inc/transform_tests/transform_templates.h |    181 +
 .../inc/transform_tests/transform_test_data.h |     48 +
 .../transform_tests/transform_test_group.h    |      9 +
 .../inc/transform_tests/transform_tests.h     |     13 +
 .../Common/inc/type_abbrev.h                  |     37 +
 .../Common/platform/ARMCC/Retarget.c          |     52 +
 .../Common/platform/ARMCC/startup_armv6-m.s   |    111 +
 .../Common/platform/ARMCC/startup_armv7-m.s   |    134 +
 .../platform/ARMCLANG/startup_armv6-m.S       |    127 +
 .../platform/ARMCLANG/startup_armv7-m.S       |    159 +
 .../Common/platform/GCC/Retarget.c            |    106 +
 .../Common/platform/GCC/startup_armv6-m.S     |    263 +
 .../Common/platform/GCC/startup_armv7-m.S     |    257 +
 .../Common/platform/startup_generic.S         |     68 +
 .../Common/platform/system_ARMCM0.c           |     56 +
 .../Common/platform/system_ARMCM23.c          |     82 +
 .../Common/platform/system_ARMCM3.c           |     68 +
 .../Common/platform/system_ARMCM33.c          |     99 +
 .../Common/platform/system_ARMCM4.c           |     83 +
 .../Common/platform/system_ARMCM7.c           |     85 +
 .../Common/platform/system_ARMSC000.c         |     56 +
 .../Common/platform/system_ARMSC300.c         |     72 +
 .../Common/platform/system_ARMv8MBL.c         |     76 +
 .../Common/platform/system_ARMv8MML.c         |     99 +
 .../Common/platform/system_generic.c          |     27 +
 .../DSP_Lib_TestSuite/Common/src/all_tests.c  |     62 +
 .../Common/src/basic_math_tests/abs_tests.c   |     32 +
 .../Common/src/basic_math_tests/add_tests.c   |     33 +
 .../basic_math_test_common_data.c             |    101 +
 .../basic_math_tests/basic_math_test_group.c  |     17 +
 .../src/basic_math_tests/dot_prod_tests.c     |     33 +
 .../Common/src/basic_math_tests/mult_tests.c  |     33 +
 .../src/basic_math_tests/negate_tests.c       |     32 +
 .../src/basic_math_tests/offset_tests.c       |     33 +
 .../Common/src/basic_math_tests/scale_tests.c |     52 +
 .../Common/src/basic_math_tests/shift_tests.c |     31 +
 .../Common/src/basic_math_tests/sub_tests.c   |     33 +
 .../src/complex_math_tests/cmplx_conj_tests.c |     31 +
 .../complex_math_tests/cmplx_dot_prod_tests.c |     31 +
 .../cmplx_mag_squared_tests.c                 |     31 +
 .../src/complex_math_tests/cmplx_mag_tests.c  |     31 +
 .../cmplx_mult_cmplx_tests.c                  |     31 +
 .../complex_math_tests/cmplx_mult_real_test.c |     31 +
 .../complex_math_test_common_data.c           |    114 +
 .../complex_math_test_group.c                 |     14 +
 .../controller_test_common_data.c             |    499 +
 .../controller_tests/controller_test_group.c  |     13 +
 .../src/controller_tests/pid_reset_tests.c    |     52 +
 .../Common/src/controller_tests/pid_tests.c   |     79 +
 .../src/controller_tests/sin_cos_tests.c      |    151 +
 .../src/fast_math_tests/fast_math_tests.c     |     38 +
 .../fast_math_tests_common_data.c             |    370 +
 .../Common/src/filtering_tests/biquad_tests.c |    244 +
 .../Common/src/filtering_tests/conv_tests.c   |    473 +
 .../src/filtering_tests/correlate_tests.c     |    310 +
 .../filtering_test_common_data.c              |    757 +
 .../filtering_tests/filtering_test_group.c    |     17 +
 .../Common/src/filtering_tests/fir_tests.c    |    402 +
 .../Common/src/filtering_tests/iir_tests.c    |     76 +
 .../Common/src/filtering_tests/lms_tests.c    |    219 +
 .../src/intrinsics_tests/intrinsics_tests.c   |     62 +
 .../intrinsics_tests_common_data.c            |    189 +
 .../DSP/DSP_Lib_TestSuite/Common/src/main.c   |     31 +
 .../Common/src/math_helper.c                  |    509 +
 .../Common/src/matrix_tests/mat_add_tests.c   |     31 +
 .../src/matrix_tests/mat_cmplx_mult_tests.c   |     59 +
 .../Common/src/matrix_tests/mat_init_tests.c  |     58 +
 .../src/matrix_tests/mat_inverse_tests.c      |     92 +
 .../src/matrix_tests/mat_mult_fast_tests.c    |     57 +
 .../Common/src/matrix_tests/mat_mult_tests.c  |     59 +
 .../Common/src/matrix_tests/mat_scale_tests.c |     90 +
 .../Common/src/matrix_tests/mat_sub_tests.c   |     34 +
 .../Common/src/matrix_tests/mat_trans_tests.c |     33 +
 .../matrix_tests/matrix_test_common_data.c    |    259 +
 .../src/matrix_tests/matrix_test_group.c      |     19 +
 .../Common/src/statistics_tests/max_tests.c   |     36 +
 .../Common/src/statistics_tests/mean_tests.c  |     36 +
 .../Common/src/statistics_tests/min_tests.c   |     36 +
 .../Common/src/statistics_tests/power_tests.c |     36 +
 .../Common/src/statistics_tests/rms_tests.c   |     34 +
 .../statistics_test_common_data.c             |     94 +
 .../statistics_tests/statistics_test_group.c  |     14 +
 .../Common/src/statistics_tests/std_tests.c   |     34 +
 .../Common/src/statistics_tests/var_tests.c   |     34 +
 .../Common/src/support_tests/copy_tests.c     |     33 +
 .../Common/src/support_tests/fill_tests.c     |     36 +
 .../support_tests/support_test_common_data.c  |     85 +
 .../src/support_tests/support_test_group.c    |     10 +
 .../Common/src/support_tests/x_to_y_tests.c   |     80 +
 .../src/transform_tests/cfft_family_tests.c   |    183 +
 .../Common/src/transform_tests/cfft_tests.c   |    144 +
 .../Common/src/transform_tests/dct4_tests.c   |    197 +
 .../src/transform_tests/rfft_fast_tests.c     |     75 +
 .../Common/src/transform_tests/rfft_tests.c   |     94 +
 .../transform_tests/transform_test_group.c    |     11 +
 .../transform_tests_common_data.c             |   3311 +
 .../DspLibTest_FVP/ARMv8MBLl_config.txt       |     11 +
 .../DspLibTest_FVP/ARMv8MMLl_config.txt       |     13 +
 .../DspLibTest_FVP/ARMv8MMLld_config.txt      |     13 +
 .../DspLibTest_FVP/ARMv8MMLldfsp_config.txt   |     13 +
 .../DspLibTest_FVP/ARMv8MMLlfsp_config.txt    |     13 +
 .../DspLibTest_FVP/cortexM0l_config.txt       |      8 +
 .../DspLibTest_FVP/cortexM3l_config.txt       |      8 +
 .../DspLibTest_FVP/cortexM4l_config.txt       |      9 +
 .../DspLibTest_FVP/cortexM4lf_config.txt      |      9 +
 .../DspLibTest_FVP/cortexM7l_config.txt       |      9 +
 .../DspLibTest_FVP/cortexM7lfdp_config.txt    |      9 +
 .../DspLibTest_FVP/cortexM7lfsp_config.txt    |      9 +
 .../DspLibTest_FVP_A5/RTE/CMSIS/RTX_Config.c  |     63 +
 .../DspLibTest_FVP_A5/RTE/CMSIS/RTX_Config.h  |    578 +
 .../DspLibTest_FVP_A5/RTE/CMSIS/handlers.c    |    153 +
 .../RTE/Device/ARMCA5/mem_ARMCA5.h            |     94 +
 .../RTE/Device/ARMCA5/mmu_ARMCA5.c            |    235 +
 .../RTE/Device/ARMCA5/startup_ARMCA5.c        |    138 +
 .../RTE/Device/ARMCA5/system_ARMCA5.c         |     93 +
 .../RTE/Device/ARMCA5/system_ARMCA5.h         |     65 +
 .../DspLibTest_FVP_A5/RTE/RTE_Components.h    |     20 +
 .../DspLibTest_FVP_A5/main.c                  |     34 +
 .../DspLibTest_MPS2/HowTo.txt                 |     29 +
 .../DspLibTest_SV_FVP/ARMv8MBLl_config.txt    |     11 +
 .../DspLibTest_SV_FVP/ARMv8MMLl_config.txt    |     13 +
 .../DspLibTest_SV_FVP/ARMv8MMLld_config.txt   |     13 +
 .../ARMv8MMLldfsp_config.txt                  |     13 +
 .../DspLibTest_SV_FVP/ARMv8MMLlfsp_config.txt |     13 +
 .../DspLibTest_SV_FVP/cortexM0l_config.txt    |      8 +
 .../DspLibTest_SV_FVP/cortexM3l_config.txt    |      8 +
 .../DspLibTest_SV_FVP/cortexM4l_config.txt    |      9 +
 .../DspLibTest_SV_FVP/cortexM4lf_config.txt   |      9 +
 .../DspLibTest_SV_FVP/cortexM7l_config.txt    |      9 +
 .../DspLibTest_SV_FVP/cortexM7lfdp_config.txt |      9 +
 .../DspLibTest_SV_FVP/cortexM7lfsp_config.txt |      9 +
 .../DspLibTest_SV_MPS2/ARMv8MBLl_config.txt   |     11 +
 .../DspLibTest_SV_MPS2/ARMv8MMLl_config.txt   |     13 +
 .../DspLibTest_SV_MPS2/ARMv8MMLld_config.txt  |     13 +
 .../ARMv8MMLldfsp_config.txt                  |     13 +
 .../ARMv8MMLlfsp_config.txt                   |     13 +
 .../DspLibTest_SV_MPS2/cortexM0l_config.txt   |      8 +
 .../DspLibTest_SV_MPS2/cortexM3l_config.txt   |      8 +
 .../DspLibTest_SV_MPS2/cortexM4l_config.txt   |      9 +
 .../DspLibTest_SV_MPS2/cortexM4lf_config.txt  |      9 +
 .../DspLibTest_SV_MPS2/cortexM7l_config.txt   |      9 +
 .../cortexM7lfdp_config.txt                   |      9 +
 .../cortexM7lfsp_config.txt                   |      9 +
 .../CMSIS/DSP/DSP_Lib_TestSuite/HowTo.txt     |    137 +
 .../CMSIS/DSP/DSP_Lib_TestSuite/HowTo_SV.txt  |    117 +
 .../DSP_Lib_TestSuite/RefLibs/CMakeLists.txt  |     78 +
 .../DSP/DSP_Lib_TestSuite/RefLibs/inc/ref.h   |   1401 +
 .../BasicMathFunctions/BasicMathFunctions.c   |     11 +
 .../RefLibs/src/BasicMathFunctions/abs.c      |     53 +
 .../RefLibs/src/BasicMathFunctions/add.c      |     57 +
 .../RefLibs/src/BasicMathFunctions/dot_prod.c |     65 +
 .../RefLibs/src/BasicMathFunctions/mult.c     |     64 +
 .../RefLibs/src/BasicMathFunctions/negate.c   |     53 +
 .../RefLibs/src/BasicMathFunctions/offset.c   |     57 +
 .../RefLibs/src/BasicMathFunctions/scale.c    |     69 +
 .../RefLibs/src/BasicMathFunctions/shift.c    |     73 +
 .../RefLibs/src/BasicMathFunctions/sub.c      |     57 +
 .../ComplexMathFunctions.c                    |      8 +
 .../src/ComplexMathFunctions/cmplx_conj.c     |     40 +
 .../src/ComplexMathFunctions/cmplx_dot_prod.c |     72 +
 .../src/ComplexMathFunctions/cmplx_mag.c      |     49 +
 .../ComplexMathFunctions/cmplx_mag_squared.c  |     46 +
 .../ComplexMathFunctions/cmplx_mult_cmplx.c   |     56 +
 .../ComplexMathFunctions/cmplx_mult_real.c    |     52 +
 .../ControllerFunctions/ControllerFunctions.c |      4 +
 .../RefLibs/src/ControllerFunctions/pid.c     |     97 +
 .../RefLibs/src/ControllerFunctions/sin_cos.c |     21 +
 .../src/FastMathFunctions/FastMathFunctions.c |      5 +
 .../RefLibs/src/FastMathFunctions/cos.c       |     11 +
 .../RefLibs/src/FastMathFunctions/sin.c       |     11 +
 .../RefLibs/src/FastMathFunctions/sqrt.c      |     15 +
 .../FilteringFunctions/FilteringFunctions.c   |     12 +
 .../RefLibs/src/FilteringFunctions/biquad.c   |    713 +
 .../RefLibs/src/FilteringFunctions/conv.c     |    350 +
 .../src/FilteringFunctions/correlate.c        |    513 +
 .../RefLibs/src/FilteringFunctions/fir.c      |    325 +
 .../src/FilteringFunctions/fir_decimate.c     |    386 +
 .../src/FilteringFunctions/fir_interpolate.c  |    291 +
 .../src/FilteringFunctions/fir_lattice.c      |    241 +
 .../src/FilteringFunctions/fir_sparse.c       |    485 +
 .../src/FilteringFunctions/iir_lattice.c      |    271 +
 .../RefLibs/src/FilteringFunctions/lms.c      |    695 +
 .../src/HelperFunctions/HelperFunctions.c     |      4 +
 .../RefLibs/src/HelperFunctions/mat_helper.c  |    193 +
 .../RefLibs/src/HelperFunctions/ref_helper.c  |    103 +
 .../RefLibs/src/Intrinsics/Intrinsics_.c      |      3 +
 .../RefLibs/src/Intrinsics/intrinsics.c       |    238 +
 .../src/MatrixFunctions/MatrixFunctions.c     |      9 +
 .../RefLibs/src/MatrixFunctions/mat_add.c     |     58 +
 .../src/MatrixFunctions/mat_cmplx_mult.c      |    118 +
 .../RefLibs/src/MatrixFunctions/mat_inverse.c |     57 +
 .../RefLibs/src/MatrixFunctions/mat_mult.c    |     91 +
 .../RefLibs/src/MatrixFunctions/mat_scale.c   |     64 +
 .../RefLibs/src/MatrixFunctions/mat_sub.c     |     58 +
 .../RefLibs/src/MatrixFunctions/mat_trans.c   |     77 +
 .../StatisticsFunctions/StatisticsFunctions.c |      8 +
 .../RefLibs/src/StatisticsFunctions/max.c     |     85 +
 .../RefLibs/src/StatisticsFunctions/mean.c    |     61 +
 .../RefLibs/src/StatisticsFunctions/min.c     |     85 +
 .../RefLibs/src/StatisticsFunctions/power.c   |     61 +
 .../RefLibs/src/StatisticsFunctions/rms.c     |     65 +
 .../RefLibs/src/StatisticsFunctions/std.c     |     74 +
 .../RefLibs/src/StatisticsFunctions/var.c     |     70 +
 .../src/SupportFunctions/SupportFunctions.c   |      6 +
 .../RefLibs/src/SupportFunctions/copy.c       |     53 +
 .../RefLibs/src/SupportFunctions/fill.c       |     53 +
 .../src/SupportFunctions/fixed_to_fixed.c     |     79 +
 .../src/SupportFunctions/fixed_to_float.c     |     53 +
 .../src/SupportFunctions/float_to_fixed.c     |     52 +
 .../TransformFunctions/TransformFunctions.c   |      4 +
 .../src/TransformFunctions/bitreversal.c      |     30 +
 .../RefLibs/src/TransformFunctions/cfft.c     |    598 +
 .../RefLibs/src/TransformFunctions/dct4.c     |     89 +
 .../RefLibs/src/TransformFunctions/rfft.c     |    302 +
 .../ARM/arm_class_marks_example/Abstract.txt  |      4 +
 .../RTE/Device/ARMCM0/startup_ARMCM0.s        |    159 +
 .../RTE/Device/ARMCM0/system_ARMCM0.c         |     56 +
 .../RTE/Device/ARMCM3/startup_ARMCM3.s        |    163 +
 .../RTE/Device/ARMCM3/system_ARMCM3.c         |     68 +
 .../RTE/Device/ARMCM4_FP/startup_ARMCM4.s     |    163 +
 .../RTE/Device/ARMCM4_FP/system_ARMCM4.c      |     83 +
 .../RTE/Device/ARMCM7_SP/startup_ARMCM7.s     |    163 +
 .../RTE/Device/ARMCM7_SP/system_ARMCM7.c      |     85 +
 .../arm_class_marks_example_f32.c             |    211 +
 .../ARM/arm_convolution_example/Abstract.txt  |      4 +
 .../RTE/Device/ARMCM0/startup_ARMCM0.s        |    159 +
 .../RTE/Device/ARMCM0/system_ARMCM0.c         |     56 +
 .../RTE/Device/ARMCM3/startup_ARMCM3.s        |    163 +
 .../RTE/Device/ARMCM3/system_ARMCM3.c         |     68 +
 .../RTE/Device/ARMCM4_FP/startup_ARMCM4.s     |    163 +
 .../RTE/Device/ARMCM4_FP/system_ARMCM4.c      |     83 +
 .../RTE/Device/ARMCM7_SP/startup_ARMCM7.s     |    163 +
 .../RTE/Device/ARMCM7_SP/system_ARMCM7.c      |     85 +
 .../arm_convolution_example_f32.c             |    247 +
 .../ARM/arm_convolution_example/math_helper.c |    466 +
 .../ARM/arm_convolution_example/math_helper.h |     63 +
 .../ARM/arm_dotproduct_example/Abstract.txt   |      4 +
 .../RTE/Device/ARMCM0/startup_ARMCM0.s        |    159 +
 .../RTE/Device/ARMCM0/system_ARMCM0.c         |     56 +
 .../RTE/Device/ARMCM3/startup_ARMCM3.s        |    163 +
 .../RTE/Device/ARMCM3/system_ARMCM3.c         |     68 +
 .../RTE/Device/ARMCM4_FP/startup_ARMCM4.s     |    163 +
 .../RTE/Device/ARMCM4_FP/system_ARMCM4.c      |     83 +
 .../RTE/Device/ARMCM7_SP/startup_ARMCM7.s     |    163 +
 .../RTE/Device/ARMCM7_SP/system_ARMCM7.c      |     85 +
 .../arm_dotproduct_example_f32.c              |    178 +
 .../ARM/arm_fft_bin_example/Abstract.txt      |      4 +
 .../RTE/Device/ARMCM0/startup_ARMCM0.s        |    159 +
 .../RTE/Device/ARMCM0/system_ARMCM0.c         |     56 +
 .../RTE/Device/ARMCM3/startup_ARMCM3.s        |    163 +
 .../RTE/Device/ARMCM3/system_ARMCM3.c         |     68 +
 .../RTE/Device/ARMCM4_FP/startup_ARMCM4.s     |    163 +
 .../RTE/Device/ARMCM4_FP/system_ARMCM4.c      |     83 +
 .../RTE/Device/ARMCM7_SP/startup_ARMCM7.s     |    163 +
 .../RTE/Device/ARMCM7_SP/system_ARMCM7.c      |     85 +
 .../arm_fft_bin_example/arm_fft_bin_data.c    |    308 +
 .../arm_fft_bin_example_f32.c                 |    158 +
 .../Examples/ARM/arm_fir_example/Abstract.txt |      4 +
 .../RTE/Device/ARMCM0/startup_ARMCM0.s        |    159 +
 .../RTE/Device/ARMCM0/system_ARMCM0.c         |     56 +
 .../RTE/Device/ARMCM3/startup_ARMCM3.s        |    163 +
 .../RTE/Device/ARMCM3/system_ARMCM3.c         |     68 +
 .../RTE/Device/ARMCM4_FP/startup_ARMCM4.s     |    163 +
 .../RTE/Device/ARMCM4_FP/system_ARMCM4.c      |     83 +
 .../RTE/Device/ARMCM7_SP/startup_ARMCM7.s     |    163 +
 .../RTE/Device/ARMCM7_SP/system_ARMCM7.c      |     85 +
 .../ARM/arm_fir_example/arm_fir_data.c        |    134 +
 .../ARM/arm_fir_example/arm_fir_example_f32.c |    233 +
 .../ARM/arm_fir_example/math_helper.c         |    466 +
 .../ARM/arm_fir_example/math_helper.h         |     63 +
 .../Abstract.txt                              |      4 +
 .../RTE/Device/ARMCM0/startup_ARMCM0.s        |    159 +
 .../RTE/Device/ARMCM0/system_ARMCM0.c         |     56 +
 .../RTE/Device/ARMCM3/startup_ARMCM3.s        |    163 +
 .../RTE/Device/ARMCM3/system_ARMCM3.c         |     68 +
 .../RTE/Device/ARMCM4_FP/startup_ARMCM4.s     |    163 +
 .../RTE/Device/ARMCM4_FP/system_ARMCM4.c      |     83 +
 .../RTE/Device/ARMCM7_SP/startup_ARMCM7.s     |    163 +
 .../RTE/Device/ARMCM7_SP/system_ARMCM7.c      |     85 +
 .../arm_graphic_equalizer_data.c              |    134 +
 .../arm_graphic_equalizer_example_q31.c       |    411 +
 .../math_helper.c                             |    466 +
 .../math_helper.h                             |     63 +
 .../arm_linear_interp_example/Abstract.txt    |      4 +
 .../RTE/Device/ARMCM0/startup_ARMCM0.s        |    159 +
 .../RTE/Device/ARMCM0/system_ARMCM0.c         |     56 +
 .../RTE/Device/ARMCM3/startup_ARMCM3.s        |    163 +
 .../RTE/Device/ARMCM3/system_ARMCM3.c         |     68 +
 .../RTE/Device/ARMCM4_FP/startup_ARMCM4.s     |    163 +
 .../RTE/Device/ARMCM4_FP/system_ARMCM4.c      |     83 +
 .../RTE/Device/ARMCM7_SP/startup_ARMCM7.s     |    163 +
 .../RTE/Device/ARMCM7_SP/system_ARMCM7.c      |     85 +
 .../arm_linear_interp_data.c                  |  23616 ++++
 .../arm_linear_interp_example_f32.c           |    204 +
 .../arm_linear_interp_example/math_helper.c   |    466 +
 .../arm_linear_interp_example/math_helper.h   |     63 +
 .../ARM/arm_matrix_example/Abstract.txt       |      4 +
 .../RTE/Device/ARMCM0/startup_ARMCM0.s        |    159 +
 .../RTE/Device/ARMCM0/system_ARMCM0.c         |     56 +
 .../RTE/Device/ARMCM3/startup_ARMCM3.s        |    163 +
 .../RTE/Device/ARMCM3/system_ARMCM3.c         |     68 +
 .../RTE/Device/ARMCM4_FP/startup_ARMCM4.s     |    163 +
 .../RTE/Device/ARMCM4_FP/system_ARMCM4.c      |     83 +
 .../RTE/Device/ARMCM7_SP/startup_ARMCM7.s     |    163 +
 .../RTE/Device/ARMCM7_SP/system_ARMCM7.c      |     85 +
 .../arm_matrix_example_f32.c                  |    233 +
 .../ARM/arm_matrix_example/math_helper.c      |    466 +
 .../ARM/arm_matrix_example/math_helper.h      |     63 +
 .../arm_signal_converge_example/Abstract.txt  |      4 +
 .../RTE/Device/ARMCM0/startup_ARMCM0.s        |    159 +
 .../RTE/Device/ARMCM0/system_ARMCM0.c         |     56 +
 .../RTE/Device/ARMCM3/startup_ARMCM3.s        |    163 +
 .../RTE/Device/ARMCM3/system_ARMCM3.c         |     68 +
 .../RTE/Device/ARMCM4_FP/startup_ARMCM4.s     |    163 +
 .../RTE/Device/ARMCM4_FP/system_ARMCM4.c      |     83 +
 .../RTE/Device/ARMCM7_SP/startup_ARMCM7.s     |    163 +
 .../RTE/Device/ARMCM7_SP/system_ARMCM7.c      |     85 +
 .../arm_signal_converge_data.c                |    269 +
 .../arm_signal_converge_example_f32.c         |    259 +
 .../arm_signal_converge_example/math_helper.c |    466 +
 .../arm_signal_converge_example/math_helper.h |     63 +
 .../ARM/arm_sin_cos_example/Abstract.txt      |      4 +
 .../RTE/Device/ARMCM0/startup_ARMCM0.s        |    159 +
 .../RTE/Device/ARMCM0/system_ARMCM0.c         |     56 +
 .../RTE/Device/ARMCM3/startup_ARMCM3.s        |    163 +
 .../RTE/Device/ARMCM3/system_ARMCM3.c         |     68 +
 .../RTE/Device/ARMCM4_FP/startup_ARMCM4.s     |    163 +
 .../RTE/Device/ARMCM4_FP/system_ARMCM4.c      |     83 +
 .../RTE/Device/ARMCM7_SP/startup_ARMCM7.s     |    163 +
 .../RTE/Device/ARMCM7_SP/system_ARMCM7.c      |     85 +
 .../arm_sin_cos_example_f32.c                 |    161 +
 .../ARM/arm_variance_example/Abstract.txt     |      4 +
 .../ARM/arm_variance_example/CMakeLists.txt   |     46 +
 .../RTE/Device/ARMCM0/startup_ARMCM0.s        |    159 +
 .../RTE/Device/ARMCM0/system_ARMCM0.c         |     56 +
 .../RTE/Device/ARMCM3/startup_ARMCM3.s        |    163 +
 .../RTE/Device/ARMCM3/system_ARMCM3.c         |     68 +
 .../RTE/Device/ARMCM4_FP/startup_ARMCM4.s     |    163 +
 .../RTE/Device/ARMCM4_FP/system_ARMCM4.c      |     83 +
 .../RTE/Device/ARMCM7_SP/startup_ARMCM7.s     |    163 +
 .../RTE/Device/ARMCM7_SP/system_ARMCM7.c      |     85 +
 .../arm_variance_example_f32.c                |    225 +
 .../DSP/Examples/ARM/boot/RTE_Components.h    |      5 +
 .../CMSIS/DSP/Include/arm_common_tables.h     |    378 +
 .../CMSIS/DSP/Include/arm_const_structs.h     |     66 +
 .../Drivers/CMSIS/DSP/Include/arm_math.h      |   7361 +
 .../CMSIS/DSP/Lib/GCC/libarm_cortexM0l_math.a |    Bin 0 -> 5267312 bytes
 .../CMSIS/DSP/Lib/IAR/iar_cortexM0b_math.a    |    Bin 0 -> 3260800 bytes
 .../CMSIS/DSP/Lib/IAR/iar_cortexM0l_math.a    |    Bin 0 -> 3255522 bytes
 .../cmsisdsp_pkg/src/cmsismodule.c            |    408 +
 .../cmsisdsp_pkg/src/cmsismodule.h            |  15360 +++
 .../PythonWrapper/cmsisdsp_pkg/src/fftinit.c  |    262 +
 .../BasicMathFunctions/BasicMathFunctions.c   |     63 +
 .../Source/BasicMathFunctions/CMakeLists.txt  |     16 +
 .../Source/BasicMathFunctions/arm_abs_f32.c   |    146 +
 .../Source/BasicMathFunctions/arm_abs_q15.c   |    132 +
 .../Source/BasicMathFunctions/arm_abs_q31.c   |    132 +
 .../Source/BasicMathFunctions/arm_abs_q7.c    |    134 +
 .../Source/BasicMathFunctions/arm_add_f32.c   |    145 +
 .../Source/BasicMathFunctions/arm_add_q15.c   |    126 +
 .../Source/BasicMathFunctions/arm_add_q31.c   |    108 +
 .../Source/BasicMathFunctions/arm_add_q7.c    |    109 +
 .../BasicMathFunctions/arm_dot_prod_f32.c     |    163 +
 .../BasicMathFunctions/arm_dot_prod_q15.c     |    120 +
 .../BasicMathFunctions/arm_dot_prod_q31.c     |    115 +
 .../BasicMathFunctions/arm_dot_prod_q7.c      |    139 +
 .../Source/BasicMathFunctions/arm_mult_f32.c  |    148 +
 .../Source/BasicMathFunctions/arm_mult_q15.c  |    143 +
 .../Source/BasicMathFunctions/arm_mult_q31.c  |    119 +
 .../Source/BasicMathFunctions/arm_mult_q7.c   |    119 +
 .../BasicMathFunctions/arm_negate_f32.c       |    145 +
 .../BasicMathFunctions/arm_negate_q15.c       |    126 +
 .../BasicMathFunctions/arm_negate_q31.c       |    132 +
 .../Source/BasicMathFunctions/arm_negate_q7.c |    126 +
 .../BasicMathFunctions/arm_offset_f32.c       |    147 +
 .../BasicMathFunctions/arm_offset_q15.c       |    121 +
 .../BasicMathFunctions/arm_offset_q31.c       |    128 +
 .../Source/BasicMathFunctions/arm_offset_q7.c |    116 +
 .../Source/BasicMathFunctions/arm_scale_f32.c |    159 +
 .../Source/BasicMathFunctions/arm_scale_q15.c |    144 +
 .../Source/BasicMathFunctions/arm_scale_q31.c |    191 +
 .../Source/BasicMathFunctions/arm_scale_q7.c  |    129 +
 .../Source/BasicMathFunctions/arm_shift_q15.c |    201 +
 .../Source/BasicMathFunctions/arm_shift_q31.c |    181 +
 .../Source/BasicMathFunctions/arm_shift_q7.c  |    175 +
 .../Source/BasicMathFunctions/arm_sub_f32.c   |    148 +
 .../Source/BasicMathFunctions/arm_sub_q15.c   |    126 +
 .../Source/BasicMathFunctions/arm_sub_q31.c   |    108 +
 .../Source/BasicMathFunctions/arm_sub_q7.c    |    109 +
 .../Drivers/CMSIS/DSP/Source/CMakeLists.txt   |    223 +
 .../DSP/Source/CommonTables/CMakeLists.txt    |     31 +
 .../DSP/Source/CommonTables/CommonTables.c    |     31 +
 .../Source/CommonTables/arm_common_tables.c   |  57215 ++++++++
 .../Source/CommonTables/arm_const_structs.c   |    486 +
 .../ComplexMathFunctions/CMakeLists.txt       |     16 +
 .../ComplexMathFunctions.c                    |     46 +
 .../ComplexMathFunctions/arm_cmplx_conj_f32.c |    161 +
 .../ComplexMathFunctions/arm_cmplx_conj_q15.c |    157 +
 .../ComplexMathFunctions/arm_cmplx_conj_q31.c |    137 +
 .../arm_cmplx_dot_prod_f32.c                  |    233 +
 .../arm_cmplx_dot_prod_q15.c                  |    154 +
 .../arm_cmplx_dot_prod_q31.c                  |    153 +
 .../ComplexMathFunctions/arm_cmplx_mag_f32.c  |    188 +
 .../ComplexMathFunctions/arm_cmplx_mag_q15.c  |    162 +
 .../ComplexMathFunctions/arm_cmplx_mag_q31.c  |    130 +
 .../arm_cmplx_mag_squared_f32.c               |    184 +
 .../arm_cmplx_mag_squared_q15.c               |    161 +
 .../arm_cmplx_mag_squared_q31.c               |    129 +
 .../arm_cmplx_mult_cmplx_f32.c                |    194 +
 .../arm_cmplx_mult_cmplx_q15.c                |    136 +
 .../arm_cmplx_mult_cmplx_q31.c                |    137 +
 .../arm_cmplx_mult_real_f32.c                 |    169 +
 .../arm_cmplx_mult_real_q15.c                 |    182 +
 .../arm_cmplx_mult_real_q31.c                 |    148 +
 .../Source/ControllerFunctions/CMakeLists.txt |     37 +
 .../ControllerFunctions/ControllerFunctions.c |     37 +
 .../ControllerFunctions/arm_pid_init_f32.c    |     75 +
 .../ControllerFunctions/arm_pid_init_q15.c    |     95 +
 .../ControllerFunctions/arm_pid_init_q31.c    |     92 +
 .../ControllerFunctions/arm_pid_reset_f32.c   |     54 +
 .../ControllerFunctions/arm_pid_reset_q15.c   |     54 +
 .../ControllerFunctions/arm_pid_reset_q31.c   |     54 +
 .../ControllerFunctions/arm_sin_cos_f32.c     |    146 +
 .../ControllerFunctions/arm_sin_cos_q31.c     |    110 +
 .../Source/FastMathFunctions/CMakeLists.txt   |     51 +
 .../FastMathFunctions/FastMathFunctions.c     |     37 +
 .../Source/FastMathFunctions/arm_cos_f32.c    |    122 +
 .../Source/FastMathFunctions/arm_cos_q15.c    |     84 +
 .../Source/FastMathFunctions/arm_cos_q31.c    |     84 +
 .../Source/FastMathFunctions/arm_sin_f32.c    |    122 +
 .../Source/FastMathFunctions/arm_sin_q15.c    |     77 +
 .../Source/FastMathFunctions/arm_sin_q31.c    |     77 +
 .../Source/FastMathFunctions/arm_sqrt_q15.c   |    144 +
 .../Source/FastMathFunctions/arm_sqrt_q31.c   |    144 +
 .../Source/FilteringFunctions/CMakeLists.txt  |    128 +
 .../FilteringFunctions/FilteringFunctions.c   |    127 +
 .../arm_biquad_cascade_df1_32x64_init_q31.c   |     94 +
 .../arm_biquad_cascade_df1_32x64_q31.c        |    458 +
 .../arm_biquad_cascade_df1_f32.c              |    495 +
 .../arm_biquad_cascade_df1_fast_q15.c         |    250 +
 .../arm_biquad_cascade_df1_fast_q31.c         |    296 +
 .../arm_biquad_cascade_df1_init_f32.c         |     91 +
 .../arm_biquad_cascade_df1_init_q15.c         |     96 +
 .../arm_biquad_cascade_df1_init_q31.c         |     95 +
 .../arm_biquad_cascade_df1_q15.c              |    363 +
 .../arm_biquad_cascade_df1_q31.c              |    247 +
 .../arm_biquad_cascade_df2T_f32.c             |    523 +
 .../arm_biquad_cascade_df2T_f64.c             |    443 +
 .../arm_biquad_cascade_df2T_init_f32.c        |    211 +
 .../arm_biquad_cascade_df2T_init_f64.c        |     86 +
 .../arm_biquad_cascade_stereo_df2T_f32.c      |    285 +
 .../arm_biquad_cascade_stereo_df2T_init_f32.c |     86 +
 .../Source/FilteringFunctions/arm_conv_f32.c  |    816 +
 .../arm_conv_fast_opt_q15.c                   |    366 +
 .../FilteringFunctions/arm_conv_fast_q15.c    |    663 +
 .../FilteringFunctions/arm_conv_fast_q31.c    |    558 +
 .../FilteringFunctions/arm_conv_opt_q15.c     |    362 +
 .../FilteringFunctions/arm_conv_opt_q7.c      |    360 +
 .../FilteringFunctions/arm_conv_partial_f32.c |    676 +
 .../arm_conv_partial_fast_opt_q15.c           |    387 +
 .../arm_conv_partial_fast_q15.c               |    700 +
 .../arm_conv_partial_fast_q31.c               |    618 +
 .../arm_conv_partial_opt_q15.c                |    386 +
 .../arm_conv_partial_opt_q7.c                 |    390 +
 .../FilteringFunctions/arm_conv_partial_q15.c |    752 +
 .../FilteringFunctions/arm_conv_partial_q31.c |    634 +
 .../FilteringFunctions/arm_conv_partial_q7.c  |    753 +
 .../Source/FilteringFunctions/arm_conv_q15.c  |    696 +
 .../Source/FilteringFunctions/arm_conv_q31.c  |    581 +
 .../Source/FilteringFunctions/arm_conv_q7.c   |    700 +
 .../FilteringFunctions/arm_correlate_f32.c    |    893 +
 .../arm_correlate_fast_opt_q15.c              |    345 +
 .../arm_correlate_fast_q15.c                  |    614 +
 .../arm_correlate_fast_q31.c                  |    601 +
 .../arm_correlate_opt_q15.c                   |    341 +
 .../FilteringFunctions/arm_correlate_opt_q7.c |    388 +
 .../FilteringFunctions/arm_correlate_q15.c    |    696 +
 .../FilteringFunctions/arm_correlate_q31.c    |    682 +
 .../FilteringFunctions/arm_correlate_q7.c     |    800 +
 .../FilteringFunctions/arm_fir_decimate_f32.c |    703 +
 .../arm_fir_decimate_fast_q15.c               |    595 +
 .../arm_fir_decimate_fast_q31.c               |    390 +
 .../arm_fir_decimate_init_f32.c               |    105 +
 .../arm_fir_decimate_init_q15.c               |    106 +
 .../arm_fir_decimate_init_q31.c               |    105 +
 .../FilteringFunctions/arm_fir_decimate_q15.c |    595 +
 .../FilteringFunctions/arm_fir_decimate_q31.c |    387 +
 .../Source/FilteringFunctions/arm_fir_f32.c   |    715 +
 .../FilteringFunctions/arm_fir_fast_q15.c     |    332 +
 .../FilteringFunctions/arm_fir_fast_q31.c     |    324 +
 .../FilteringFunctions/arm_fir_init_f32.c     |     81 +
 .../FilteringFunctions/arm_fir_init_q15.c     |    137 +
 .../FilteringFunctions/arm_fir_init_q31.c     |     80 +
 .../FilteringFunctions/arm_fir_init_q7.c      |     81 +
 .../arm_fir_interpolate_f32.c                 |    914 +
 .../arm_fir_interpolate_init_f32.c            |    106 +
 .../arm_fir_interpolate_init_q15.c            |    106 +
 .../arm_fir_interpolate_init_q31.c            |    105 +
 .../arm_fir_interpolate_q15.c                 |    479 +
 .../arm_fir_interpolate_q31.c                 |    481 +
 .../FilteringFunctions/arm_fir_lattice_f32.c  |    453 +
 .../arm_fir_lattice_init_f32.c                |     70 +
 .../arm_fir_lattice_init_q15.c                |     70 +
 .../arm_fir_lattice_init_q31.c                |     70 +
 .../FilteringFunctions/arm_fir_lattice_q15.c  |    506 +
 .../FilteringFunctions/arm_fir_lattice_q31.c  |    505 +
 .../Source/FilteringFunctions/arm_fir_q15.c   |    332 +
 .../Source/FilteringFunctions/arm_fir_q31.c   |    288 +
 .../Source/FilteringFunctions/arm_fir_q7.c    |    323 +
 .../FilteringFunctions/arm_fir_sparse_f32.c   |    341 +
 .../arm_fir_sparse_init_f32.c                 |     93 +
 .../arm_fir_sparse_init_q15.c                 |     93 +
 .../arm_fir_sparse_init_q31.c                 |     92 +
 .../arm_fir_sparse_init_q7.c                  |     93 +
 .../FilteringFunctions/arm_fir_sparse_q15.c   |    341 +
 .../FilteringFunctions/arm_fir_sparse_q31.c   |    357 +
 .../FilteringFunctions/arm_fir_sparse_q7.c    |    341 +
 .../FilteringFunctions/arm_iir_lattice_f32.c  |    354 +
 .../arm_iir_lattice_init_f32.c                |     77 +
 .../arm_iir_lattice_init_q15.c                |     77 +
 .../arm_iir_lattice_init_q31.c                |     77 +
 .../FilteringFunctions/arm_iir_lattice_q15.c  |    396 +
 .../FilteringFunctions/arm_iir_lattice_q31.c  |    356 +
 .../Source/FilteringFunctions/arm_lms_f32.c   |    533 +
 .../FilteringFunctions/arm_lms_init_f32.c     |     81 +
 .../FilteringFunctions/arm_lms_init_q15.c     |     92 +
 .../FilteringFunctions/arm_lms_init_q31.c     |     92 +
 .../FilteringFunctions/arm_lms_norm_f32.c     |    564 +
 .../arm_lms_norm_init_f32.c                   |     92 +
 .../arm_lms_norm_init_q15.c                   |     98 +
 .../arm_lms_norm_init_q31.c                   |     97 +
 .../FilteringFunctions/arm_lms_norm_q15.c     |    297 +
 .../FilteringFunctions/arm_lms_norm_q31.c     |    311 +
 .../Source/FilteringFunctions/arm_lms_q15.c   |    262 +
 .../Source/FilteringFunctions/arm_lms_q31.c   |    283 +
 .../DSP/Source/MatrixFunctions/CMakeLists.txt |     16 +
 .../Source/MatrixFunctions/MatrixFunctions.c  |     53 +
 .../Source/MatrixFunctions/arm_mat_add_f32.c  |    232 +
 .../Source/MatrixFunctions/arm_mat_add_q15.c  |    149 +
 .../Source/MatrixFunctions/arm_mat_add_q31.c  |    139 +
 .../MatrixFunctions/arm_mat_cmplx_mult_f32.c  |    631 +
 .../MatrixFunctions/arm_mat_cmplx_mult_q15.c  |    340 +
 .../MatrixFunctions/arm_mat_cmplx_mult_q31.c  |    283 +
 .../Source/MatrixFunctions/arm_mat_init_f32.c |     76 +
 .../Source/MatrixFunctions/arm_mat_init_q15.c |     67 +
 .../Source/MatrixFunctions/arm_mat_init_q31.c |     72 +
 .../MatrixFunctions/arm_mat_inverse_f32.c     |   1127 +
 .../MatrixFunctions/arm_mat_inverse_f64.c     |    673 +
 .../Source/MatrixFunctions/arm_mat_mult_f32.c |    534 +
 .../MatrixFunctions/arm_mat_mult_fast_q15.c   |    483 +
 .../MatrixFunctions/arm_mat_mult_fast_q31.c   |    374 +
 .../Source/MatrixFunctions/arm_mat_mult_q15.c |    357 +
 .../Source/MatrixFunctions/arm_mat_mult_q31.c |    196 +
 .../MatrixFunctions/arm_mat_scale_f32.c       |    221 +
 .../MatrixFunctions/arm_mat_scale_q15.c       |    170 +
 .../MatrixFunctions/arm_mat_scale_q31.c       |    164 +
 .../Source/MatrixFunctions/arm_mat_sub_f32.c  |    226 +
 .../Source/MatrixFunctions/arm_mat_sub_q15.c  |    144 +
 .../Source/MatrixFunctions/arm_mat_sub_q31.c  |    139 +
 .../MatrixFunctions/arm_mat_trans_f32.c       |    284 +
 .../MatrixFunctions/arm_mat_trans_q15.c       |    182 +
 .../MatrixFunctions/arm_mat_trans_q31.c       |    146 +
 .../Source/StatisticsFunctions/CMakeLists.txt |     16 +
 .../StatisticsFunctions/StatisticsFunctions.c |     53 +
 .../Source/StatisticsFunctions/arm_max_f32.c  |    271 +
 .../Source/StatisticsFunctions/arm_max_q15.c  |    148 +
 .../Source/StatisticsFunctions/arm_max_q31.c  |    148 +
 .../Source/StatisticsFunctions/arm_max_q7.c   |    148 +
 .../Source/StatisticsFunctions/arm_mean_f32.c |    166 +
 .../Source/StatisticsFunctions/arm_mean_q15.c |    114 +
 .../Source/StatisticsFunctions/arm_mean_q31.c |    110 +
 .../Source/StatisticsFunctions/arm_mean_q7.c  |    112 +
 .../Source/StatisticsFunctions/arm_min_f32.c  |    268 +
 .../Source/StatisticsFunctions/arm_min_q15.c  |    149 +
 .../Source/StatisticsFunctions/arm_min_q31.c  |    149 +
 .../Source/StatisticsFunctions/arm_min_q7.c   |    149 +
 .../StatisticsFunctions/arm_power_f32.c       |    175 +
 .../StatisticsFunctions/arm_power_q15.c       |    132 +
 .../StatisticsFunctions/arm_power_q31.c       |    121 +
 .../Source/StatisticsFunctions/arm_power_q7.c |    136 +
 .../Source/StatisticsFunctions/arm_rms_f32.c  |    176 +
 .../Source/StatisticsFunctions/arm_rms_q15.c  |    134 +
 .../Source/StatisticsFunctions/arm_rms_q31.c  |    124 +
 .../Source/StatisticsFunctions/arm_std_f32.c  |    188 +
 .../Source/StatisticsFunctions/arm_std_q15.c  |    161 +
 .../Source/StatisticsFunctions/arm_std_q31.c  |    147 +
 .../Source/StatisticsFunctions/arm_var_f32.c  |    234 +
 .../Source/StatisticsFunctions/arm_var_q15.c  |    164 +
 .../Source/StatisticsFunctions/arm_var_q31.c  |    147 +
 .../Source/SupportFunctions/CMakeLists.txt    |     16 +
 .../SupportFunctions/SupportFunctions.c       |     48 +
 .../Source/SupportFunctions/arm_copy_f32.c    |    152 +
 .../Source/SupportFunctions/arm_copy_q15.c    |     96 +
 .../Source/SupportFunctions/arm_copy_q31.c    |     98 +
 .../DSP/Source/SupportFunctions/arm_copy_q7.c |     95 +
 .../Source/SupportFunctions/arm_fill_f32.c    |    151 +
 .../Source/SupportFunctions/arm_fill_q15.c    |    100 +
 .../Source/SupportFunctions/arm_fill_q31.c    |     98 +
 .../DSP/Source/SupportFunctions/arm_fill_q7.c |     99 +
 .../SupportFunctions/arm_float_to_q15.c       |    244 +
 .../SupportFunctions/arm_float_to_q31.c       |    252 +
 .../Source/SupportFunctions/arm_float_to_q7.c |    253 +
 .../SupportFunctions/arm_q15_to_float.c       |    166 +
 .../Source/SupportFunctions/arm_q15_to_q31.c  |    138 +
 .../Source/SupportFunctions/arm_q15_to_q7.c   |    146 +
 .../SupportFunctions/arm_q31_to_float.c       |    159 +
 .../Source/SupportFunctions/arm_q31_to_q15.c  |    134 +
 .../Source/SupportFunctions/arm_q31_to_q7.c   |    110 +
 .../Source/SupportFunctions/arm_q7_to_float.c |    179 +
 .../Source/SupportFunctions/arm_q7_to_q15.c   |    143 +
 .../Source/SupportFunctions/arm_q7_to_q31.c   |    121 +
 .../Source/TransformFunctions/CMakeLists.txt  |    116 +
 .../TransformFunctions/TransformFunctions.c   |     60 +
 .../TransformFunctions/arm_bitreversal.c      |    229 +
 .../TransformFunctions/arm_bitreversal2.S     |    216 +
 .../TransformFunctions/arm_bitreversal2.c     |     99 +
 .../Source/TransformFunctions/arm_cfft_f32.c  |    629 +
 .../Source/TransformFunctions/arm_cfft_q15.c  |    332 +
 .../Source/TransformFunctions/arm_cfft_q31.c  |    254 +
 .../TransformFunctions/arm_cfft_radix2_f32.c  |    470 +
 .../arm_cfft_radix2_init_f32.c                |    197 +
 .../arm_cfft_radix2_init_q15.c                |    182 +
 .../arm_cfft_radix2_init_q31.c                |    179 +
 .../TransformFunctions/arm_cfft_radix2_q15.c  |    689 +
 .../TransformFunctions/arm_cfft_radix2_q31.c  |    337 +
 .../TransformFunctions/arm_cfft_radix4_f32.c  |   1200 +
 .../arm_cfft_radix4_init_f32.c                |    156 +
 .../arm_cfft_radix4_init_q15.c                |    145 +
 .../arm_cfft_radix4_init_q31.c                |    141 +
 .../TransformFunctions/arm_cfft_radix4_q15.c  |   1809 +
 .../TransformFunctions/arm_cfft_radix4_q31.c  |    827 +
 .../TransformFunctions/arm_cfft_radix8_f32.c  |    285 +
 .../Source/TransformFunctions/arm_dct4_f32.c  |    448 +
 .../TransformFunctions/arm_dct4_init_f32.c    |    131 +
 .../TransformFunctions/arm_dct4_init_q15.c    |    130 +
 .../TransformFunctions/arm_dct4_init_q31.c    |    130 +
 .../Source/TransformFunctions/arm_dct4_q15.c  |    381 +
 .../Source/TransformFunctions/arm_dct4_q31.c  |    383 +
 .../Source/TransformFunctions/arm_rfft_f32.c  |    309 +
 .../TransformFunctions/arm_rfft_fast_f32.c    |    320 +
 .../arm_rfft_fast_init_f32.c                  |    344 +
 .../TransformFunctions/arm_rfft_init_f32.c    |    139 +
 .../TransformFunctions/arm_rfft_init_q15.c    |    158 +
 .../TransformFunctions/arm_rfft_init_q31.c    |    160 +
 .../Source/TransformFunctions/arm_rfft_q15.c  |    380 +
 .../Source/TransformFunctions/arm_rfft_q31.c  |    292 +
 .../Device/ST/STM32G0xx/Include/stm32g030xx.h |   7335 +
 .../Device/ST/STM32G0xx/Include/stm32g031xx.h |   7876 ++
 .../Device/ST/STM32G0xx/Include/stm32g041xx.h |   8184 ++
 .../Device/ST/STM32G0xx/Include/stm32g050xx.h |   7459 +
 .../Device/ST/STM32G0xx/Include/stm32g051xx.h |   8411 ++
 .../Device/ST/STM32G0xx/Include/stm32g061xx.h |   8719 ++
 .../Device/ST/STM32G0xx/Include/stm32g070xx.h |   7621 ++
 .../Device/ST/STM32G0xx/Include/stm32g071xx.h |   9149 ++
 .../Device/ST/STM32G0xx/Include/stm32g081xx.h |   9457 ++
 .../Device/ST/STM32G0xx/Include/stm32g0b0xx.h |   9240 ++
 .../Device/ST/STM32G0xx/Include/stm32g0b1xx.h |  11170 ++
 .../Device/ST/STM32G0xx/Include/stm32g0c1xx.h |  11478 ++
 .../Device/ST/STM32G0xx/Include/stm32g0xx.h   |    249 +
 .../ST/STM32G0xx/Include/system_stm32g0xx.h   |    104 +
 .../CMSIS/Device/ST/STM32G0xx/LICENSE.txt     |      6 +
 .../Templates/arm/startup_stm32g030xx.s       |    236 +
 .../Templates/arm/startup_stm32g031xx.s       |    246 +
 .../Templates/arm/startup_stm32g041xx.s       |    248 +
 .../Templates/arm/startup_stm32g050xx.s       |    239 +
 .../Templates/arm/startup_stm32g051xx.s       |    248 +
 .../Templates/arm/startup_stm32g061xx.s       |    250 +
 .../Templates/arm/startup_stm32g070xx.s       |    242 +
 .../Templates/arm/startup_stm32g071xx.s       |    251 +
 .../Templates/arm/startup_stm32g081xx.s       |    254 +
 .../Templates/arm/startup_stm32g0b0xx.s       |    244 +
 .../Templates/arm/startup_stm32g0b1xx.s       |    251 +
 .../Templates/arm/startup_stm32g0c1xx.s       |    254 +
 .../Templates/gcc/startup_stm32g030xx.s       |    273 +
 .../Templates/gcc/startup_stm32g031xx.s       |    289 +
 .../Templates/gcc/startup_stm32g041xx.s       |    293 +
 .../Templates/gcc/startup_stm32g050xx.s       |    281 +
 .../Templates/gcc/startup_stm32g051xx.s       |    291 +
 .../Templates/gcc/startup_stm32g061xx.s       |    296 +
 .../Templates/gcc/startup_stm32g070xx.s       |    285 +
 .../Templates/gcc/startup_stm32g071xx.s       |    298 +
 .../Templates/gcc/startup_stm32g081xx.s       |    302 +
 .../Templates/gcc/startup_stm32g0b0xx.s       |    288 +
 .../Templates/gcc/startup_stm32g0b1xx.s       |    298 +
 .../Templates/gcc/startup_stm32g0c1xx.s       |    302 +
 .../iar/linker/stm32g030xx_flash.icf          |     33 +
 .../Templates/iar/linker/stm32g030xx_sram.icf |     33 +
 .../iar/linker/stm32g031xx_flash.icf          |     33 +
 .../Templates/iar/linker/stm32g031xx_sram.icf |     33 +
 .../iar/linker/stm32g041xx_flash.icf          |     33 +
 .../Templates/iar/linker/stm32g041xx_sram.icf |     33 +
 .../iar/linker/stm32g050xx_flash.icf          |     33 +
 .../Templates/iar/linker/stm32g050xx_sram.icf |     33 +
 .../iar/linker/stm32g051xx_flash.icf          |     33 +
 .../Templates/iar/linker/stm32g051xx_sram.icf |     33 +
 .../iar/linker/stm32g061xx_flash.icf          |     33 +
 .../Templates/iar/linker/stm32g061xx_sram.icf |     33 +
 .../iar/linker/stm32g070xx_flash.icf          |     33 +
 .../Templates/iar/linker/stm32g070xx_sram.icf |     33 +
 .../iar/linker/stm32g071xx_flash.icf          |     33 +
 .../Templates/iar/linker/stm32g071xx_sram.icf |     33 +
 .../iar/linker/stm32g081xx_flash.icf          |     33 +
 .../Templates/iar/linker/stm32g081xx_sram.icf |     31 +
 .../iar/linker/stm32g0b0xx_flash.icf          |     34 +
 .../Templates/iar/linker/stm32g0b0xx_sram.icf |     31 +
 .../iar/linker/stm32g0b1xx_flash.icf          |     34 +
 .../Templates/iar/linker/stm32g0b1xx_sram.icf |     31 +
 .../iar/linker/stm32g0c1xx_flash.icf          |     34 +
 .../Templates/iar/linker/stm32g0c1xx_sram.icf |     31 +
 .../Templates/iar/startup_stm32g030xx.s       |    260 +
 .../Templates/iar/startup_stm32g031xx.s       |    285 +
 .../Templates/iar/startup_stm32g041xx.s       |    290 +
 .../Templates/iar/startup_stm32g050xx.s       |    275 +
 .../Templates/iar/startup_stm32g051xx.s       |    290 +
 .../Templates/iar/startup_stm32g061xx.s       |    295 +
 .../Templates/iar/startup_stm32g070xx.s       |    278 +
 .../Templates/iar/startup_stm32g071xx.s       |    299 +
 .../Templates/iar/startup_stm32g081xx.s       |    305 +
 .../Templates/iar/startup_stm32g0b0xx.s       |    283 +
 .../Templates/iar/startup_stm32g0b1xx.s       |    299 +
 .../Templates/iar/startup_stm32g0c1xx.s       |    305 +
 .../Source/Templates/system_stm32g0xx.c       |    304 +
 .../Drivers/CMSIS/Include/cmsis_armcc.h       |    894 +
 .../Drivers/CMSIS/Include/cmsis_armclang.h    |   1444 +
 .../CMSIS/Include/cmsis_armclang_ltm.h        |   1891 +
 .../Drivers/CMSIS/Include/cmsis_compiler.h    |    283 +
 .../Drivers/CMSIS/Include/cmsis_gcc.h         |   2168 +
 .../Drivers/CMSIS/Include/cmsis_iccarm.h      |    964 +
 .../Drivers/CMSIS/Include/cmsis_version.h     |     39 +
 .../Drivers/CMSIS/Include/core_armv81mml.h    |   2968 +
 .../Drivers/CMSIS/Include/core_armv8mbl.h     |   1921 +
 .../Drivers/CMSIS/Include/core_armv8mml.h     |   2835 +
 .../Drivers/CMSIS/Include/core_cm0.h          |    952 +
 .../Drivers/CMSIS/Include/core_cm0plus.h      |   1085 +
 .../Drivers/CMSIS/Include/core_cm1.h          |    979 +
 .../Drivers/CMSIS/Include/core_cm23.h         |   1996 +
 .../Drivers/CMSIS/Include/core_cm3.h          |   1937 +
 .../Drivers/CMSIS/Include/core_cm33.h         |   2910 +
 .../Drivers/CMSIS/Include/core_cm35p.h        |   2910 +
 .../Drivers/CMSIS/Include/core_cm4.h          |   2124 +
 .../Drivers/CMSIS/Include/core_cm7.h          |   2725 +
 .../Drivers/CMSIS/Include/core_sc000.h        |   1025 +
 .../Drivers/CMSIS/Include/core_sc300.h        |   1912 +
 .../Drivers/CMSIS/Include/mpu_armv7.h         |    272 +
 .../Drivers/CMSIS/Include/mpu_armv8.h         |    346 +
 .../Drivers/CMSIS/Include/tz_context.h        |     70 +
 .../Drivers/CMSIS/LICENSE.txt                 |    201 +
 .../cifar10/RTE/Compiler/EventRecorderConf.h  |     44 +
 .../RTE/Device/ARMCM0/startup_ARMCM0.s        |    242 +
 .../cifar10/RTE/Device/ARMCM0/system_ARMCM0.c |     56 +
 .../RTE/Device/ARMCM3/startup_ARMCM3.s        |    262 +
 .../cifar10/RTE/Device/ARMCM3/system_ARMCM3.c |     68 +
 .../RTE/Device/ARMCM4_FP/startup_ARMCM4.s     |    262 +
 .../RTE/Device/ARMCM4_FP/system_ARMCM4.c      |     83 +
 .../RTE/Device/ARMCM7_SP/startup_ARMCM7.c     |    295 +
 .../RTE/Device/ARMCM7_SP/startup_ARMCM7.s     |    262 +
 .../RTE/Device/ARMCM7_SP/system_ARMCM7.c      |     85 +
 .../cifar10/RTE/_ARMCM0/RTE_Components.h      |     24 +
 .../cifar10/RTE/_ARMCM3/RTE_Components.h      |     22 +
 .../cifar10/RTE/_ARMCM4_FP/RTE_Components.h   |     22 +
 .../cifar10/RTE/_ARMCM7_SP/RTE_Components.h   |     22 +
 .../cifar10/arm_nnexamples_cifar10.cpp        |    196 +
 .../cifar10/arm_nnexamples_cifar10_inputs.h   |      6 +
 .../arm_nnexamples_cifar10_parameter.h        |     43 +
 .../cifar10/arm_nnexamples_cifar10_weights.h  |     26 +
 .../ARM/arm_nn_examples/cifar10/readme.txt    |      4 +
 .../gru/RTE/Compiler/EventRecorderConf.h      |     44 +
 .../gru/RTE/Device/ARMCM0/startup_ARMCM0.s    |    242 +
 .../gru/RTE/Device/ARMCM0/system_ARMCM0.c     |     56 +
 .../gru/RTE/Device/ARMCM3/startup_ARMCM3.s    |    262 +
 .../gru/RTE/Device/ARMCM3/system_ARMCM3.c     |     68 +
 .../gru/RTE/Device/ARMCM4_FP/startup_ARMCM4.s |    262 +
 .../gru/RTE/Device/ARMCM4_FP/system_ARMCM4.c  |     83 +
 .../gru/RTE/Device/ARMCM7_SP/startup_ARMCM7.c |    295 +
 .../gru/RTE/Device/ARMCM7_SP/startup_ARMCM7.s |    262 +
 .../gru/RTE/Device/ARMCM7_SP/system_ARMCM7.c  |     85 +
 .../gru/RTE/_ARMCM0/RTE_Components.h          |     24 +
 .../gru/RTE/_ARMCM3/RTE_Components.h          |     22 +
 .../gru/RTE/_ARMCM4_FP/RTE_Components.h       |     22 +
 .../gru/RTE/_ARMCM7_SP/RTE_Components.h       |     22 +
 .../gru/arm_nnexamples_gru.cpp                |    221 +
 .../gru/arm_nnexamples_gru_test_data.h        |     23 +
 .../ARM/arm_nn_examples/gru/readme.txt        |      4 +
 .../arm_nnexamples_cifar10.cpp                |    196 +
 .../arm_nnexamples_cifar10_inputs.h           |      6 +
 .../arm_nnexamples_cifar10_parameter.h        |     43 +
 .../arm_nnexamples_cifar10_weights.h          |     26 +
 .../NN-example-cifar10/readme_iar.txt         |      7 +
 .../NN-example-gru/arm_nnexamples_gru.cpp     |    221 +
 .../arm_nnexamples_gru_test_data.h            |     23 +
 .../NN-example-gru/readme_iar.txt             |      7 +
 .../Drivers/CMSIS/NN/Include/arm_nn_tables.h  |     56 +
 .../CMSIS/NN/Include/arm_nnfunctions.h        |   1075 +
 .../CMSIS/NN/Include/arm_nnsupportfunctions.h |    269 +
 .../RTE/Device/ARMCM0/startup_ARMCM0.s        |    242 +
 .../nn_test/RTE/Device/ARMCM0/system_ARMCM0.c |     56 +
 .../RTE/Device/ARMCM3/startup_ARMCM3.s        |    262 +
 .../nn_test/RTE/Device/ARMCM3/system_ARMCM3.c |     68 +
 .../RTE/Device/ARMCM4/startup_ARMCM4.s        |    262 +
 .../nn_test/RTE/Device/ARMCM4/system_ARMCM4.c |     83 +
 .../RTE/Device/ARMCM4_FP/startup_ARMCM4.s     |    262 +
 .../RTE/Device/ARMCM4_FP/system_ARMCM4.c      |     83 +
 .../RTE/Device/ARMCM7_SP/startup_ARMCM7.c     |    295 +
 .../RTE/Device/ARMCM7_SP/startup_ARMCM7.s     |    262 +
 .../RTE/Device/ARMCM7_SP/system_ARMCM7.c      |     85 +
 .../STM32F411RETx/startup_stm32f411xe.s       |    395 +
 .../Device/STM32F411RETx/system_stm32f4xx.c   |    763 +
 .../nn_test/RTE/_ARMCM0/RTE_Components.h      |     20 +
 .../nn_test/RTE/_ARMCM3/RTE_Components.h      |     26 +
 .../nn_test/RTE/_ARMCM4_FP/RTE_Components.h   |     26 +
 .../nn_test/RTE/_ARMCM7_SP/RTE_Components.h   |     26 +
 .../arm_convolve_HWC_q15_ref.c                |     71 +
 .../arm_convolve_HWC_q15_ref_nonsquare.c      |     83 +
 .../arm_convolve_HWC_q7_ref.c                 |     72 +
 .../arm_convolve_HWC_q7_ref_nonsquare.c       |     78 +
 .../arm_depthwise_separable_conv_HWC_q7_ref.c |     70 +
 ...wise_separable_conv_HWC_q7_ref_nonsquare.c |     75 +
 ...m_fully_connected_mat_q7_vec_q15_opt_ref.c |    120 +
 .../arm_fully_connected_mat_q7_vec_q15_ref.c  |     43 +
 .../arm_fully_connected_q15_opt_ref.c         |    119 +
 .../arm_fully_connected_q15_ref.c             |     43 +
 .../arm_fully_connected_q7_opt_ref.c          |    138 +
 .../arm_fully_connected_q7_ref.c              |     43 +
 .../Ref_Implementations/arm_nn_mult_ref.c     |     58 +
 .../Ref_Implementations/arm_pool_ref.c        |     96 +
 .../Ref_Implementations/arm_relu_ref.c        |     42 +
 .../fully_connected_testing_weights.h         |      7 +
 .../Ref_Implementations/ref_functions.h       |    250 +
 .../nn_test/arm_nnexamples_nn_test.cpp        |    801 +
 .../nn_test/arm_nnexamples_nn_test.h          |     78 +
 .../CMSIS/NN/NN_Lib_Tests/nn_test/readme.txt  |      4 +
 .../arm_nn_activations_q15.c                  |    101 +
 .../arm_nn_activations_q7.c                   |     91 +
 .../Source/ActivationFunctions/arm_relu_q15.c |    106 +
 .../Source/ActivationFunctions/arm_relu_q7.c  |    110 +
 .../arm_convolve_1x1_HWC_q7_fast_nonsquare.c  |    235 +
 .../arm_convolve_HWC_q15_basic.c              |    207 +
 .../arm_convolve_HWC_q15_fast.c               |    255 +
 .../arm_convolve_HWC_q15_fast_nonsquare.c     |    265 +
 .../arm_convolve_HWC_q7_RGB.c                 |    279 +
 .../arm_convolve_HWC_q7_basic.c               |    230 +
 .../arm_convolve_HWC_q7_basic_nonsquare.c     |    228 +
 .../arm_convolve_HWC_q7_fast.c                |    408 +
 .../arm_convolve_HWC_q7_fast_nonsquare.c      |    379 +
 .../arm_depthwise_conv_u8_basic_ver1.c        |    239 +
 .../arm_depthwise_separable_conv_HWC_q7.c     |    418 +
 ...epthwise_separable_conv_HWC_q7_nonsquare.c |    411 +
 .../arm_nn_mat_mult_kernel_q7_q15.c           |    187 +
 .../arm_nn_mat_mult_kernel_q7_q15_reordered.c |    138 +
 .../arm_fully_connected_mat_q7_vec_q15.c      |    199 +
 .../arm_fully_connected_mat_q7_vec_q15_opt.c  |    403 +
 .../arm_fully_connected_q15.c                 |    193 +
 .../arm_fully_connected_q15_opt.c             |    332 +
 .../arm_fully_connected_q7.c                  |    198 +
 .../arm_fully_connected_q7_opt.c              |    484 +
 .../NNSupportFunctions/arm_nn_mult_q15.c      |    147 +
 .../NNSupportFunctions/arm_nn_mult_q7.c       |    119 +
 .../Source/NNSupportFunctions/arm_nntables.c  |    297 +
 .../arm_q7_to_q15_no_shift.c                  |    134 +
 .../arm_q7_to_q15_reordered_no_shift.c        |    145 +
 .../Source/PoolingFunctions/arm_pool_q7_HWC.c |    460 +
 .../Source/SoftmaxFunctions/arm_softmax_q15.c |    120 +
 .../Source/SoftmaxFunctions/arm_softmax_q7.c  |    121 +
 .../Drivers/CMSIS/RTOS/Template/cmsis_os.h    |    698 +
 .../Drivers/CMSIS/RTOS2/Include/cmsis_os2.h   |    756 +
 .../Drivers/CMSIS/RTOS2/Include/os_tick.h     |     71 +
 .../Drivers/CMSIS/RTOS2/Source/os_systick.c   |    132 +
 .../Drivers/CMSIS/RTOS2/Source/os_tick_gtim.c |    187 +
 .../Drivers/CMSIS/RTOS2/Source/os_tick_ptim.c |    165 +
 .../Drivers/CMSIS/RTOS2/Template/cmsis_os.h   |    922 +
 .../Drivers/CMSIS/RTOS2/Template/cmsis_os1.c  |    361 +
 .../CMSIS/docs/General/html/LICENSE.txt       |    201 +
 .../Inc/Legacy/stm32_hal_legacy.h             |   3830 +
 .../Inc/stm32_assert_template.h               |     57 +
 .../STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h  |    839 +
 .../Inc/stm32g0xx_hal_adc.h                   |   1755 +
 .../Inc/stm32g0xx_hal_adc_ex.h                |    189 +
 .../Inc/stm32g0xx_hal_cec.h                   |    794 +
 .../Inc/stm32g0xx_hal_comp.h                  |    884 +
 .../Inc/stm32g0xx_hal_conf_template.h         |    356 +
 .../Inc/stm32g0xx_hal_cortex.h                |    387 +
 .../Inc/stm32g0xx_hal_crc.h                   |    345 +
 .../Inc/stm32g0xx_hal_crc_ex.h                |    153 +
 .../Inc/stm32g0xx_hal_cryp.h                  |    648 +
 .../Inc/stm32g0xx_hal_cryp_ex.h               |    133 +
 .../Inc/stm32g0xx_hal_dac.h                   |    533 +
 .../Inc/stm32g0xx_hal_dac_ex.h                |    231 +
 .../Inc/stm32g0xx_hal_def.h                   |    214 +
 .../Inc/stm32g0xx_hal_dma.h                   |    803 +
 .../Inc/stm32g0xx_hal_dma_ex.h                |    280 +
 .../Inc/stm32g0xx_hal_exti.h                  |    389 +
 .../Inc/stm32g0xx_hal_fdcan.h                 |   1438 +
 .../Inc/stm32g0xx_hal_flash.h                 |   1036 +
 .../Inc/stm32g0xx_hal_flash_ex.h              |    119 +
 .../Inc/stm32g0xx_hal_gpio.h                  |    364 +
 .../Inc/stm32g0xx_hal_gpio_ex.h               |    838 +
 .../Inc/stm32g0xx_hal_hcd.h                   |    562 +
 .../Inc/stm32g0xx_hal_i2c.h                   |    838 +
 .../Inc/stm32g0xx_hal_i2c_ex.h                |    180 +
 .../Inc/stm32g0xx_hal_i2s.h                   |    556 +
 .../Inc/stm32g0xx_hal_irda.h                  |    893 +
 .../Inc/stm32g0xx_hal_irda_ex.h               |    298 +
 .../Inc/stm32g0xx_hal_iwdg.h                  |    240 +
 .../Inc/stm32g0xx_hal_lptim.h                 |    859 +
 .../Inc/stm32g0xx_hal_pcd.h                   |    637 +
 .../Inc/stm32g0xx_hal_pcd_ex.h                |     91 +
 .../Inc/stm32g0xx_hal_pwr.h                   |    328 +
 .../Inc/stm32g0xx_hal_pwr_ex.h                |    643 +
 .../Inc/stm32g0xx_hal_rcc.h                   |   3138 +
 .../Inc/stm32g0xx_hal_rcc_ex.h                |   1593 +
 .../Inc/stm32g0xx_hal_rng.h                   |    381 +
 .../Inc/stm32g0xx_hal_rtc.h                   |    975 +
 .../Inc/stm32g0xx_hal_rtc_ex.h                |   1157 +
 .../Inc/stm32g0xx_hal_smartcard.h             |   1138 +
 .../Inc/stm32g0xx_hal_smartcard_ex.h          |    494 +
 .../Inc/stm32g0xx_hal_smbus.h                 |    791 +
 .../Inc/stm32g0xx_hal_smbus_ex.h              |    148 +
 .../Inc/stm32g0xx_hal_spi.h                   |    852 +
 .../Inc/stm32g0xx_hal_spi_ex.h                |     75 +
 .../Inc/stm32g0xx_hal_tim.h                   |   2439 +
 .../Inc/stm32g0xx_hal_tim_ex.h                |    495 +
 .../Inc/stm32g0xx_hal_uart.h                  |   1724 +
 .../Inc/stm32g0xx_hal_uart_ex.h               |    771 +
 .../Inc/stm32g0xx_hal_usart.h                 |    909 +
 .../Inc/stm32g0xx_hal_usart_ex.h              |    464 +
 .../Inc/stm32g0xx_hal_wwdg.h                  |    309 +
 .../Inc/stm32g0xx_ll_adc.h                    |   5163 +
 .../Inc/stm32g0xx_ll_bus.h                    |   1313 +
 .../Inc/stm32g0xx_ll_comp.h                   |    971 +
 .../Inc/stm32g0xx_ll_cortex.h                 |    587 +
 .../Inc/stm32g0xx_ll_crc.h                    |    464 +
 .../Inc/stm32g0xx_ll_crs.h                    |    783 +
 .../Inc/stm32g0xx_ll_dac.h                    |   1775 +
 .../Inc/stm32g0xx_ll_dma.h                    |   2272 +
 .../Inc/stm32g0xx_ll_dmamux.h                 |   1828 +
 .../Inc/stm32g0xx_ll_exti.h                   |   1559 +
 .../Inc/stm32g0xx_ll_gpio.h                   |    960 +
 .../Inc/stm32g0xx_ll_i2c.h                    |   2275 +
 .../Inc/stm32g0xx_ll_iwdg.h                   |    341 +
 .../Inc/stm32g0xx_ll_lptim.h                  |   1473 +
 .../Inc/stm32g0xx_ll_lpuart.h                 |   2664 +
 .../Inc/stm32g0xx_ll_pwr.h                    |   1529 +
 .../Inc/stm32g0xx_ll_rcc.h                    |   3886 +
 .../Inc/stm32g0xx_ll_rng.h                    |    401 +
 .../Inc/stm32g0xx_ll_rtc.h                    |   4216 +
 .../Inc/stm32g0xx_ll_spi.h                    |   2286 +
 .../Inc/stm32g0xx_ll_system.h                 |   2084 +
 .../Inc/stm32g0xx_ll_tim.h                    |   5277 +
 .../Inc/stm32g0xx_ll_ucpd.h                   |   1857 +
 .../Inc/stm32g0xx_ll_usart.h                  |   4403 +
 .../Inc/stm32g0xx_ll_usb.h                    |    890 +
 .../Inc/stm32g0xx_ll_utils.h                  |    345 +
 .../Inc/stm32g0xx_ll_wwdg.h                   |    331 +
 .../STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c  |    759 +
 .../Src/stm32g0xx_hal_adc.c                   |   3001 +
 .../Src/stm32g0xx_hal_adc_ex.c                |    349 +
 .../Src/stm32g0xx_hal_cec.c                   |    997 +
 .../Src/stm32g0xx_hal_comp.c                  |   1156 +
 .../Src/stm32g0xx_hal_cortex.c                |    417 +
 .../Src/stm32g0xx_hal_crc.c                   |    518 +
 .../Src/stm32g0xx_hal_crc_ex.c                |    225 +
 .../Src/stm32g0xx_hal_cryp.c                  |   5593 +
 .../Src/stm32g0xx_hal_cryp_ex.c               |    389 +
 .../Src/stm32g0xx_hal_dac.c                   |   1509 +
 .../Src/stm32g0xx_hal_dac_ex.c                |    621 +
 .../Src/stm32g0xx_hal_dma.c                   |   1191 +
 .../Src/stm32g0xx_hal_dma_ex.c                |    320 +
 .../Src/stm32g0xx_hal_exti.c                  |    672 +
 .../Src/stm32g0xx_hal_fdcan.c                 |   3455 +
 .../Src/stm32g0xx_hal_flash.c                 |    723 +
 .../Src/stm32g0xx_hal_flash_ex.c              |   1310 +
 .../Src/stm32g0xx_hal_gpio.c                  |    551 +
 .../Src/stm32g0xx_hal_hcd.c                   |   2514 +
 .../Src/stm32g0xx_hal_i2c.c                   |   6796 +
 .../Src/stm32g0xx_hal_i2c_ex.c                |    366 +
 .../Src/stm32g0xx_hal_i2s.c                   |   1872 +
 .../Src/stm32g0xx_hal_irda.c                  |   2996 +
 .../Src/stm32g0xx_hal_iwdg.c                  |    285 +
 .../Src/stm32g0xx_hal_lptim.c                 |   2521 +
 .../Src/stm32g0xx_hal_msp_template.c          |    101 +
 .../Src/stm32g0xx_hal_pcd.c                   |   2171 +
 .../Src/stm32g0xx_hal_pcd_ex.c                |    336 +
 .../Src/stm32g0xx_hal_pwr.c                   |    545 +
 .../Src/stm32g0xx_hal_pwr_ex.c                |   1019 +
 .../Src/stm32g0xx_hal_rcc.c                   |   1457 +
 .../Src/stm32g0xx_hal_rcc_ex.c                |   1681 +
 .../Src/stm32g0xx_hal_rng.c                   |    840 +
 .../Src/stm32g0xx_hal_rtc.c                   |   1910 +
 .../Src/stm32g0xx_hal_rtc_ex.c                |   1976 +
 .../Src/stm32g0xx_hal_smartcard.c             |   3182 +
 .../Src/stm32g0xx_hal_smartcard_ex.c          |    496 +
 .../Src/stm32g0xx_hal_smbus.c                 |   2750 +
 .../Src/stm32g0xx_hal_smbus_ex.c              |    152 +
 .../Src/stm32g0xx_hal_spi.c                   |   4385 +
 .../Src/stm32g0xx_hal_spi_ex.c                |    115 +
 .../Src/stm32g0xx_hal_tim.c                   |   7782 ++
 .../Src/stm32g0xx_hal_tim_ex.c                |   2843 +
 ...tm32g0xx_hal_timebase_rtc_alarm_template.c |    348 +
 ...m32g0xx_hal_timebase_rtc_wakeup_template.c |    302 +
 .../Src/stm32g0xx_hal_timebase_tim_template.c |    211 +
 .../Src/stm32g0xx_hal_uart.c                  |   4679 +
 .../Src/stm32g0xx_hal_uart_ex.c               |   1067 +
 .../Src/stm32g0xx_hal_usart.c                 |   3810 +
 .../Src/stm32g0xx_hal_usart_ex.c              |    542 +
 .../Src/stm32g0xx_hal_wwdg.c                  |    422 +
 .../Src/stm32g0xx_ll_adc.c                    |    787 +
 .../Src/stm32g0xx_ll_comp.c                   |    255 +
 .../Src/stm32g0xx_ll_crc.c                    |    107 +
 .../Src/stm32g0xx_ll_crs.c                    |     86 +
 .../Src/stm32g0xx_ll_dac.c                    |    296 +
 .../Src/stm32g0xx_ll_dma.c                    |    369 +
 .../Src/stm32g0xx_ll_exti.c                   |    295 +
 .../Src/stm32g0xx_ll_gpio.c                   |    281 +
 .../Src/stm32g0xx_ll_i2c.c                    |    237 +
 .../Src/stm32g0xx_ll_lptim.c                  |    317 +
 .../Src/stm32g0xx_ll_lpuart.c                 |    315 +
 .../Src/stm32g0xx_ll_pwr.c                    |     85 +
 .../Src/stm32g0xx_ll_rcc.c                    |   1358 +
 .../Src/stm32g0xx_ll_rng.c                    |    138 +
 .../Src/stm32g0xx_ll_rtc.c                    |    862 +
 .../Src/stm32g0xx_ll_spi.c                    |    549 +
 .../Src/stm32g0xx_ll_tim.c                    |   1371 +
 .../Src/stm32g0xx_ll_ucpd.c                   |    187 +
 .../Src/stm32g0xx_ll_usart.c                  |    470 +
 .../Src/stm32g0xx_ll_usb.c                    |   1399 +
 .../Src/stm32g0xx_ll_utils.c                  |    577 +
 .../8chV3_WithCH552_V1.1/MDK-ARM/8ch.uvprojx  |    874 +
 .../MDK-ARM/8ch/8ch_sct.Bak                   |     20 +
 .../8ch_STM32G030K6Tx_1.0.0.dbgconf           |     35 +
 .../MDK-ARM/EventRecorderStub.scvd            |      9 +
 .../MDK-ARM/RTE/_8ch/RTE_Components.h         |     21 +
 .../8chV3_WithCH552_V1.1/MDK-ARM/save.c       |    338 +
 .../8chV3_WithCH552_V1.1/MDK-ARM/save.h       |     78 +
 .../MDK-ARM/startup_stm32g030xx.s             |    236 +
 Sampling-MCU/README.md                        |     35 +
 TEXT/.gitignore                               |      3 +
 TEXT/README.md                                |      0
 USB-MCU/.gitignore                            |     79 +
 USB-MCU/README.md                             |     16 +
 USB-MCU/TK_usb_CH552/.vscode/settings.json    |      5 +
 USB-MCU/TK_usb_CH552/CH554.uvproj             |    370 +
 USB-MCU/TK_usb_CH552/CH554DEMO                |    Bin 0 -> 173035 bytes
 USB-MCU/TK_usb_CH552/CH554_uvopt.bak          |    199 +
 USB-MCU/TK_usb_CH552/CH554_uvproj.bak         |    387 +
 USB-MCU/TK_usb_CH552/CompatibilityHID.C       |   1015 +
 USB-MCU/TK_usb_CH552/GPIO.H                   |     26 +
 USB-MCU/TK_usb_CH552/GPIO.c                   |    241 +
 USB-MCU/TK_usb_CH552/Public/CH552.H           |   1150 +
 USB-MCU/TK_usb_CH552/Public/CH552.INC         |   1034 +
 USB-MCU/TK_usb_CH552/Public/CH554.H           |   1217 +
 USB-MCU/TK_usb_CH552/Public/CH554.INC         |   1101 +
 USB-MCU/TK_usb_CH552/Public/DEBUG.H           |     47 +
 USB-MCU/TK_usb_CH552/Public/Debug.C           |    269 +
 USB-MCU/TK_usb_CH552_NS/.vscode/settings.json |      5 +
 USB-MCU/TK_usb_CH552_NS/CH554.uvgui_onlyf.bak |   2697 +
 USB-MCU/TK_usb_CH552_NS/CH554.uvproj          |    370 +
 USB-MCU/TK_usb_CH552_NS/CH554_uvopt.bak       |    206 +
 USB-MCU/TK_usb_CH552_NS/CH554_uvproj.bak      |    387 +
 USB-MCU/TK_usb_CH552_NS/CompatibilityHID.C    |   1526 +
 USB-MCU/TK_usb_CH552_NS/GPIO.H                |     30 +
 USB-MCU/TK_usb_CH552_NS/GPIO.c                |    252 +
 USB-MCU/TK_usb_CH552_NS/Public/CH552.H        |   1150 +
 USB-MCU/TK_usb_CH552_NS/Public/CH552.INC      |   1034 +
 USB-MCU/TK_usb_CH552_NS/Public/CH554.H        |   1217 +
 USB-MCU/TK_usb_CH552_NS/Public/CH554.INC      |   1101 +
 USB-MCU/TK_usb_CH552_NS/Public/DEBUG.H        |     47 +
 USB-MCU/TK_usb_CH552_NS/Public/Debug.C        |    269 +
 USB-MCU/TK_usb_CH552_NS/TK_NS_PC_V18          |    Bin 0 -> 191439 bytes
 USB-MCU/TK_usb_CH552_NS/TK_NS_PC_V20          |    Bin 0 -> 191860 bytes
 1198 files changed, 779954 insertions(+)
 create mode 100644 .gitattributes
 create mode 100644 HW/.gitignore
 create mode 100644 HW/README.md
 create mode 100644 HW/taiko-io/frontend.kicad_sch
 create mode 100644 HW/taiko-io/interface.kicad_sch
 create mode 100644 HW/taiko-io/new_io-all.pos
 create mode 100644 HW/taiko-io/new_io.kicad_pcb
 create mode 100644 HW/taiko-io/new_io.kicad_pro
 create mode 100644 HW/taiko-io/new_io.kicad_sch
 create mode 100644 HW/taiko-io/new_io.pdf
 create mode 100644 HW/taiko-io/smapling.kicad_sch
 create mode 100644 HW/taiko-io/tk_io_v20_gerber/new_io-job.gbrjob
 create mode 100644 HW/taiko-io/usb_mcu.kicad_sch
 create mode 100644 QT-APP/.gitignore
 create mode 100644 QT-APP/APP1_Taiko_IO_Setting/APP1.pro
 create mode 100644 QT-APP/APP1_Taiko_IO_Setting/clickedcombobox.cpp
 create mode 100644 QT-APP/APP1_Taiko_IO_Setting/clickedcombobox.h
 create mode 100644 QT-APP/APP1_Taiko_IO_Setting/icon.ico
 create mode 100644 QT-APP/APP1_Taiko_IO_Setting/icon.png
 create mode 100644 QT-APP/APP1_Taiko_IO_Setting/images.qrc
 create mode 100644 QT-APP/APP1_Taiko_IO_Setting/images/down.png
 create mode 100644 QT-APP/APP1_Taiko_IO_Setting/images/icon.png
 create mode 100644 QT-APP/APP1_Taiko_IO_Setting/images/save.png
 create mode 100644 QT-APP/APP1_Taiko_IO_Setting/images/tk.png
 create mode 100644 QT-APP/APP1_Taiko_IO_Setting/images/up.png
 create mode 100644 QT-APP/APP1_Taiko_IO_Setting/main.cpp
 create mode 100644 QT-APP/APP1_Taiko_IO_Setting/mainwindow.cpp
 create mode 100644 QT-APP/APP1_Taiko_IO_Setting/mainwindow.h
 create mode 100644 QT-APP/APP1_Taiko_IO_Setting/mainwindow.ui
 create mode 100644 QT-APP/README.md
 create mode 100644 README.md
 create mode 100644 Sampling-MCU/.gitignore
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/.mxproject
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/8ch.ioc
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Core/Inc/main.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Core/Inc/stm32g0xx_hal_conf.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Core/Inc/stm32g0xx_it.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Core/Src/main.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Core/Src/stm32g0xx_hal_msp.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Core/Src/stm32g0xx_it.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Core/Src/system_stm32g0xx.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_armcc.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_armclang.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_armclang_ltm.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_compiler.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_gcc.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_iccarm.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_version.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_armv81mml.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_armv8mbl.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_armv8mml.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm0.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm0plus.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm1.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm23.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm3.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm33.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm35p.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm4.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm7.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_sc000.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_sc300.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/mpu_armv7.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/mpu_armv8.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/tz_context.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Template/ARMv8-M/main_s.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Template/ARMv8-M/tz_context.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/CMakeLists.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/arr_desc/arr_desc.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_cycle.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_define.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_fw.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_group.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_group_call.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_group_define.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_pf.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_systick.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_test.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_test_call.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_test_define.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_test_ret.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_util.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/opt_arg/opt_arg.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/opt_arg/pp_narg.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/opt_arg/splice.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/util/util.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/src/jtest_cycle.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/src/jtest_dump_str_segments.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/src/jtest_fw.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/src/jtest_trigger_action.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/all_tests.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/basic_math_tests/basic_math_templates.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/basic_math_tests/basic_math_test_data.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/basic_math_tests/basic_math_test_group.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/basic_math_tests/basic_math_tests.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/complex_math_tests/complex_math_templates.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/complex_math_tests/complex_math_test_data.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/complex_math_tests/complex_math_test_group.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/complex_math_tests/complex_math_tests.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/controller_tests/controller_templates.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/controller_tests/controller_test_data.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/controller_tests/controller_test_group.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/controller_tests/controller_tests.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/fast_math_tests/fast_math_templates.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/fast_math_tests/fast_math_test_data.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/fast_math_tests/fast_math_test_group.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/filtering_tests/filtering_templates.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/filtering_tests/filtering_test_data.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/filtering_tests/filtering_test_group.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/filtering_tests/filtering_tests.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/intrinsics_tests/intrinsics_templates.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/intrinsics_tests/intrinsics_test_data.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/intrinsics_tests/intrinsics_test_group.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/math_helper.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/matrix_tests/matrix_templates.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/matrix_tests/matrix_test_data.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/matrix_tests/matrix_test_group.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/matrix_tests/matrix_tests.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/statistics_tests/statistics_templates.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/statistics_tests/statistics_test_data.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/statistics_tests/statistics_test_group.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/statistics_tests/statistics_tests.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/support_tests/support_templates.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/support_tests/support_test_data.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/support_tests/support_test_group.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/support_tests/support_tests.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/templates/template.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/templates/test_templates.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/transform_tests/transform_templates.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/transform_tests/transform_test_data.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/transform_tests/transform_test_group.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/transform_tests/transform_tests.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/type_abbrev.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/ARMCC/Retarget.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/ARMCC/startup_armv6-m.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/ARMCC/startup_armv7-m.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/ARMCLANG/startup_armv6-m.S
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/ARMCLANG/startup_armv7-m.S
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/GCC/Retarget.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/GCC/startup_armv6-m.S
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/GCC/startup_armv7-m.S
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/startup_generic.S
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM0.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM23.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM3.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM33.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM4.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMSC000.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMSC300.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMv8MBL.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMv8MML.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_generic.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/all_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/abs_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/add_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/basic_math_test_common_data.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/basic_math_test_group.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/dot_prod_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/mult_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/negate_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/offset_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/scale_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/shift_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/sub_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_conj_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_dot_prod_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_mag_squared_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_mag_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_mult_cmplx_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_mult_real_test.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/complex_math_test_common_data.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/complex_math_test_group.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/controller_tests/controller_test_common_data.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/controller_tests/controller_test_group.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/controller_tests/pid_reset_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/controller_tests/pid_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/controller_tests/sin_cos_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/fast_math_tests/fast_math_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/fast_math_tests/fast_math_tests_common_data.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/biquad_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/conv_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/correlate_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/filtering_test_common_data.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/filtering_test_group.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/fir_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/iir_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/lms_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/intrinsics_tests/intrinsics_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/intrinsics_tests/intrinsics_tests_common_data.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/main.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/math_helper.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_add_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_cmplx_mult_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_init_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_inverse_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_mult_fast_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_mult_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_scale_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_sub_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_trans_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/matrix_test_common_data.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/matrix_test_group.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/max_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/mean_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/min_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/power_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/rms_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/statistics_test_common_data.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/statistics_test_group.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/std_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/var_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/support_tests/copy_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/support_tests/fill_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/support_tests/support_test_common_data.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/support_tests/support_test_group.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/support_tests/x_to_y_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/cfft_family_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/cfft_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/dct4_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/rfft_fast_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/rfft_tests.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/transform_test_group.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/transform_tests_common_data.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/ARMv8MBLl_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/ARMv8MMLl_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/ARMv8MMLld_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/ARMv8MMLldfsp_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/ARMv8MMLlfsp_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM0l_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM3l_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM4l_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM4lf_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM7l_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM7lfdp_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM7lfsp_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/CMSIS/RTX_Config.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/CMSIS/RTX_Config.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/CMSIS/handlers.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/Device/ARMCA5/mem_ARMCA5.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/Device/ARMCA5/mmu_ARMCA5.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/Device/ARMCA5/startup_ARMCA5.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/Device/ARMCA5/system_ARMCA5.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/Device/ARMCA5/system_ARMCA5.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/RTE_Components.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/main.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_MPS2/HowTo.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/ARMv8MBLl_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/ARMv8MMLl_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/ARMv8MMLld_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/ARMv8MMLldfsp_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/ARMv8MMLlfsp_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM0l_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM3l_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM4l_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM4lf_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM7l_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM7lfdp_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM7lfsp_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/ARMv8MBLl_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/ARMv8MMLl_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/ARMv8MMLld_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/ARMv8MMLldfsp_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/ARMv8MMLlfsp_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM0l_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM3l_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM4l_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM4lf_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM7l_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM7lfdp_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM7lfsp_config.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/HowTo.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/HowTo_SV.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/CMakeLists.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/inc/ref.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/BasicMathFunctions.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/abs.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/add.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/dot_prod.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/mult.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/negate.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/offset.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/scale.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/shift.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/sub.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/ComplexMathFunctions.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_conj.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_dot_prod.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_mag.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_mag_squared.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_mult_cmplx.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_mult_real.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ControllerFunctions/ControllerFunctions.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ControllerFunctions/pid.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ControllerFunctions/sin_cos.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FastMathFunctions/FastMathFunctions.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FastMathFunctions/cos.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FastMathFunctions/sin.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FastMathFunctions/sqrt.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/FilteringFunctions.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/biquad.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/conv.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/correlate.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/fir.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/fir_decimate.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/fir_interpolate.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/fir_lattice.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/fir_sparse.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/iir_lattice.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/lms.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/HelperFunctions/HelperFunctions.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/HelperFunctions/mat_helper.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/HelperFunctions/ref_helper.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/Intrinsics/Intrinsics_.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/Intrinsics/intrinsics.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/MatrixFunctions.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_add.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_cmplx_mult.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_inverse.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_mult.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_scale.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_sub.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_trans.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/StatisticsFunctions.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/max.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/mean.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/min.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/power.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/rms.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/std.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/var.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/SupportFunctions.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/copy.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/fill.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/fixed_to_fixed.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/fixed_to_float.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/float_to_fixed.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/TransformFunctions/TransformFunctions.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/TransformFunctions/bitreversal.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/TransformFunctions/cfft.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/TransformFunctions/dct4.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/TransformFunctions/rfft.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/Abstract.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM0/startup_ARMCM0.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM0/system_ARMCM0.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM3/startup_ARMCM3.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM3/system_ARMCM3.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/arm_class_marks_example_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/Abstract.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM0/startup_ARMCM0.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM0/system_ARMCM0.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM3/startup_ARMCM3.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM3/system_ARMCM3.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/arm_convolution_example_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/math_helper.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/math_helper.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/Abstract.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM0/startup_ARMCM0.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM0/system_ARMCM0.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM3/startup_ARMCM3.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM3/system_ARMCM3.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/arm_dotproduct_example_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/Abstract.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM0/startup_ARMCM0.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM0/system_ARMCM0.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM3/startup_ARMCM3.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM3/system_ARMCM3.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/arm_fft_bin_data.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/arm_fft_bin_example_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/Abstract.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM0/startup_ARMCM0.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM0/system_ARMCM0.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM3/startup_ARMCM3.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM3/system_ARMCM3.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/arm_fir_data.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/arm_fir_example_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/math_helper.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/math_helper.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/Abstract.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM0/startup_ARMCM0.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM0/system_ARMCM0.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM3/startup_ARMCM3.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM3/system_ARMCM3.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/arm_graphic_equalizer_data.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/arm_graphic_equalizer_example_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/math_helper.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/math_helper.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/Abstract.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM0/startup_ARMCM0.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM0/system_ARMCM0.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM3/startup_ARMCM3.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM3/system_ARMCM3.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/arm_linear_interp_data.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/arm_linear_interp_example_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/math_helper.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/math_helper.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/Abstract.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM0/startup_ARMCM0.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM0/system_ARMCM0.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM3/startup_ARMCM3.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM3/system_ARMCM3.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/arm_matrix_example_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/math_helper.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/math_helper.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/Abstract.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM0/startup_ARMCM0.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM0/system_ARMCM0.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM3/startup_ARMCM3.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM3/system_ARMCM3.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/arm_signal_converge_data.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/arm_signal_converge_example_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/math_helper.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/math_helper.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/Abstract.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM0/startup_ARMCM0.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM0/system_ARMCM0.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM3/startup_ARMCM3.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM3/system_ARMCM3.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/arm_sin_cos_example_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/Abstract.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/CMakeLists.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM0/startup_ARMCM0.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM0/system_ARMCM0.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM3/startup_ARMCM3.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM3/system_ARMCM3.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/arm_variance_example_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/boot/RTE_Components.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Include/arm_common_tables.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Include/arm_const_structs.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Include/arm_math.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Lib/GCC/libarm_cortexM0l_math.a
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Lib/IAR/iar_cortexM0b_math.a
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Lib/IAR/iar_cortexM0l_math.a
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/PythonWrapper/cmsisdsp_pkg/src/cmsismodule.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/PythonWrapper/cmsisdsp_pkg/src/cmsismodule.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/PythonWrapper/cmsisdsp_pkg/src/fftinit.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/BasicMathFunctions.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/CMakeLists.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_abs_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_abs_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_abs_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_abs_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_add_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_add_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_add_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_add_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_dot_prod_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_dot_prod_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_dot_prod_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_dot_prod_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_mult_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_mult_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_mult_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_mult_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_negate_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_negate_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_negate_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_negate_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_offset_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_offset_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_offset_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_offset_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_scale_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_scale_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_scale_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_scale_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_shift_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_shift_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_shift_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_sub_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_sub_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_sub_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_sub_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/CMakeLists.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/CommonTables/CMakeLists.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/CommonTables/CommonTables.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/CommonTables/arm_common_tables.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/CommonTables/arm_const_structs.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/CMakeLists.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/ComplexMathFunctions.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_conj_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_conj_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_conj_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_dot_prod_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_dot_prod_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_dot_prod_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_squared_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_squared_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_squared_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_cmplx_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_cmplx_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_cmplx_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_real_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_real_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_real_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/CMakeLists.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/ControllerFunctions.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/CMakeLists.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/FastMathFunctions.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_cos_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_cos_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_cos_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_sin_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_sin_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_sin_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_sqrt_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_sqrt_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/CMakeLists.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/FilteringFunctions.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_32x64_init_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_32x64_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_fast_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_fast_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f64.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_stereo_df2T_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_stereo_df2T_init_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_opt_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_opt_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_opt_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_fast_opt_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_fast_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_opt_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_fast_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_fast_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_init_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_init_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_init_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_fast_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_fast_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_init_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_init_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_init_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_init_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_init_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_init_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_init_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_init_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_init_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_init_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_init_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_init_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_init_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_init_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_init_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_init_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_init_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_init_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_init_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_init_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_init_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_init_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_init_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/CMakeLists.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/MatrixFunctions.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/CMakeLists.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/StatisticsFunctions.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_max_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_max_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_max_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_max_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_mean_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_mean_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_mean_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_mean_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_min_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_min_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_min_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_min_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_power_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_power_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_power_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_power_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_rms_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_rms_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_rms_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_std_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_std_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_std_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_var_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_var_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_var_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/CMakeLists.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/SupportFunctions.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/CMakeLists.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/TransformFunctions.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.S
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g031xx.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g041xx.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g050xx.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g051xx.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g061xx.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g071xx.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g081xx.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0b0xx.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0b1xx.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0c1xx.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/system_stm32g0xx.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/LICENSE.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g030xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g031xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g041xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g050xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g051xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g061xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g070xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g071xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g081xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g0b0xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g0b1xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g0c1xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g030xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g031xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g041xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g050xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g051xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g061xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g070xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g071xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g081xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g0b0xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g0b1xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g0c1xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g030xx_flash.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g030xx_sram.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g031xx_flash.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g031xx_sram.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g041xx_flash.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g041xx_sram.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g050xx_flash.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g050xx_sram.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g051xx_flash.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g051xx_sram.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g061xx_flash.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g061xx_sram.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g070xx_flash.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g070xx_sram.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g071xx_flash.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g071xx_sram.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g081xx_flash.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g081xx_sram.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0b0xx_flash.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0b0xx_sram.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0b1xx_flash.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0b1xx_sram.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0c1xx_flash.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0c1xx_sram.icf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g030xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g031xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g041xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g050xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g051xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g061xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g070xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g071xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g081xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g0b0xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g0b1xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g0c1xx.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/system_stm32g0xx.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_armcc.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_armclang.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_armclang_ltm.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_compiler.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_gcc.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_iccarm.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_version.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_armv81mml.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_armv8mbl.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_armv8mml.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm0.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm0plus.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm1.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm23.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm3.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm33.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm35p.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm4.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm7.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_sc000.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_sc300.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/mpu_armv7.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/mpu_armv8.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/tz_context.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/LICENSE.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Compiler/EventRecorderConf.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM0/startup_ARMCM0.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM0/system_ARMCM0.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM3/startup_ARMCM3.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM3/system_ARMCM3.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM4_FP/system_ARMCM4.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM7_SP/startup_ARMCM7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM7_SP/system_ARMCM7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/_ARMCM0/RTE_Components.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/_ARMCM3/RTE_Components.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/_ARMCM4_FP/RTE_Components.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/_ARMCM7_SP/RTE_Components.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/arm_nnexamples_cifar10.cpp
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/arm_nnexamples_cifar10_inputs.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/arm_nnexamples_cifar10_parameter.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/arm_nnexamples_cifar10_weights.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/readme.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Compiler/EventRecorderConf.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM0/startup_ARMCM0.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM0/system_ARMCM0.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM3/startup_ARMCM3.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM3/system_ARMCM3.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM4_FP/system_ARMCM4.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM7_SP/startup_ARMCM7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM7_SP/system_ARMCM7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/_ARMCM0/RTE_Components.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/_ARMCM3/RTE_Components.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/_ARMCM4_FP/RTE_Components.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/_ARMCM7_SP/RTE_Components.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/arm_nnexamples_gru.cpp
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/arm_nnexamples_gru_test_data.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/readme.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-cifar10/arm_nnexamples_cifar10.cpp
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-cifar10/arm_nnexamples_cifar10_inputs.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-cifar10/arm_nnexamples_cifar10_parameter.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-cifar10/arm_nnexamples_cifar10_weights.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-cifar10/readme_iar.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-gru/arm_nnexamples_gru.cpp
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-gru/arm_nnexamples_gru_test_data.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-gru/readme_iar.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Include/arm_nn_tables.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Include/arm_nnfunctions.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Include/arm_nnsupportfunctions.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM0/startup_ARMCM0.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM0/system_ARMCM0.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM3/startup_ARMCM3.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM3/system_ARMCM3.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM4/startup_ARMCM4.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM4/system_ARMCM4.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM4_FP/system_ARMCM4.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM7_SP/startup_ARMCM7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM7_SP/system_ARMCM7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/STM32F411RETx/startup_stm32f411xe.s
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/STM32F411RETx/system_stm32f4xx.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/_ARMCM0/RTE_Components.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/_ARMCM3/RTE_Components.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/_ARMCM4_FP/RTE_Components.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/_ARMCM7_SP/RTE_Components.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_convolve_HWC_q15_ref.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_convolve_HWC_q15_ref_nonsquare.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_convolve_HWC_q7_ref.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_convolve_HWC_q7_ref_nonsquare.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_depthwise_separable_conv_HWC_q7_ref.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_depthwise_separable_conv_HWC_q7_ref_nonsquare.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_mat_q7_vec_q15_opt_ref.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_mat_q7_vec_q15_ref.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_q15_opt_ref.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_q15_ref.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_q7_opt_ref.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_q7_ref.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_nn_mult_ref.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_pool_ref.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_relu_ref.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/fully_connected_testing_weights.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/ref_functions.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/arm_nnexamples_nn_test.cpp
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/arm_nnexamples_nn_test.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/readme.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ActivationFunctions/arm_nn_activations_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ActivationFunctions/arm_nn_activations_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ActivationFunctions/arm_relu_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ActivationFunctions/arm_relu_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_1x1_HWC_q7_fast_nonsquare.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q15_basic.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q15_fast.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q15_fast_nonsquare.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_RGB.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_basic.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_basic_nonsquare.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast_nonsquare.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_depthwise_conv_u8_basic_ver1.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_depthwise_separable_conv_HWC_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_depthwise_separable_conv_HWC_q7_nonsquare.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_q7_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_q7_q15_reordered.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_mat_q7_vec_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_mat_q7_vec_q15_opt.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_q15_opt.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_q7_opt.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/NNSupportFunctions/arm_nn_mult_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/NNSupportFunctions/arm_nn_mult_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/NNSupportFunctions/arm_nntables.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/NNSupportFunctions/arm_q7_to_q15_no_shift.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/NNSupportFunctions/arm_q7_to_q15_reordered_no_shift.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/SoftmaxFunctions/arm_softmax_q15.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/SoftmaxFunctions/arm_softmax_q7.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS/Template/cmsis_os.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Include/cmsis_os2.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Include/os_tick.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Source/os_systick.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Source/os_tick_gtim.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Source/os_tick_ptim.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Template/cmsis_os.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Template/cmsis_os1.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/docs/General/html/LICENSE.txt
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32_assert_template.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc_ex.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cec.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_comp.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_conf_template.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc_ex.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cryp.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cryp_ex.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dac.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dac_ex.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_fdcan.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash_ex.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_hcd.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2s.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_irda.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_irda_ex.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_iwdg.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_lptim.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pcd.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pcd_ex.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rng.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rtc.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rtc_ex.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_smartcard.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_smartcard_ex.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_smbus.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_smbus_ex.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi_ex.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_usart.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_usart_ex.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_wwdg.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_comp.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_cortex.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_crc.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_crs.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dac.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_exti.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_gpio.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_i2c.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_iwdg.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lptim.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_pwr.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rng.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rtc.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_spi.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_system.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_tim.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_usart.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_usb.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_utils.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_wwdg.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc_ex.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cec.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_comp.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_crc.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_crc_ex.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cryp.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cryp_ex.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dac.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dac_ex.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma_ex.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_exti.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_fdcan.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_hcd.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c_ex.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2s.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_irda.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_iwdg.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_lptim.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_msp_template.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pcd.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pcd_ex.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rng.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rtc.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rtc_ex.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_smartcard.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_smartcard_ex.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_smbus.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_smbus_ex.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi_ex.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_timebase_rtc_alarm_template.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_timebase_rtc_wakeup_template.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_timebase_tim_template.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_usart.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_usart_ex.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_wwdg.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_comp.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_crc.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_crs.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dac.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_exti.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_gpio.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_i2c.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lptim.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_pwr.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rng.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rtc.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_spi.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_tim.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_ucpd.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_usart.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_usb.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_utils.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/8ch.uvprojx
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/8ch/8ch_sct.Bak
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/DebugConfig/8ch_STM32G030K6Tx_1.0.0.dbgconf
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/EventRecorderStub.scvd
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/RTE/_8ch/RTE_Components.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/save.c
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/save.h
 create mode 100644 Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/startup_stm32g030xx.s
 create mode 100644 Sampling-MCU/README.md
 create mode 100644 TEXT/.gitignore
 create mode 100644 TEXT/README.md
 create mode 100644 USB-MCU/.gitignore
 create mode 100644 USB-MCU/README.md
 create mode 100644 USB-MCU/TK_usb_CH552/.vscode/settings.json
 create mode 100644 USB-MCU/TK_usb_CH552/CH554.uvproj
 create mode 100644 USB-MCU/TK_usb_CH552/CH554DEMO
 create mode 100644 USB-MCU/TK_usb_CH552/CH554_uvopt.bak
 create mode 100644 USB-MCU/TK_usb_CH552/CH554_uvproj.bak
 create mode 100644 USB-MCU/TK_usb_CH552/CompatibilityHID.C
 create mode 100644 USB-MCU/TK_usb_CH552/GPIO.H
 create mode 100644 USB-MCU/TK_usb_CH552/GPIO.c
 create mode 100644 USB-MCU/TK_usb_CH552/Public/CH552.H
 create mode 100644 USB-MCU/TK_usb_CH552/Public/CH552.INC
 create mode 100644 USB-MCU/TK_usb_CH552/Public/CH554.H
 create mode 100644 USB-MCU/TK_usb_CH552/Public/CH554.INC
 create mode 100644 USB-MCU/TK_usb_CH552/Public/DEBUG.H
 create mode 100644 USB-MCU/TK_usb_CH552/Public/Debug.C
 create mode 100644 USB-MCU/TK_usb_CH552_NS/.vscode/settings.json
 create mode 100644 USB-MCU/TK_usb_CH552_NS/CH554.uvgui_onlyf.bak
 create mode 100644 USB-MCU/TK_usb_CH552_NS/CH554.uvproj
 create mode 100644 USB-MCU/TK_usb_CH552_NS/CH554_uvopt.bak
 create mode 100644 USB-MCU/TK_usb_CH552_NS/CH554_uvproj.bak
 create mode 100644 USB-MCU/TK_usb_CH552_NS/CompatibilityHID.C
 create mode 100644 USB-MCU/TK_usb_CH552_NS/GPIO.H
 create mode 100644 USB-MCU/TK_usb_CH552_NS/GPIO.c
 create mode 100644 USB-MCU/TK_usb_CH552_NS/Public/CH552.H
 create mode 100644 USB-MCU/TK_usb_CH552_NS/Public/CH552.INC
 create mode 100644 USB-MCU/TK_usb_CH552_NS/Public/CH554.H
 create mode 100644 USB-MCU/TK_usb_CH552_NS/Public/CH554.INC
 create mode 100644 USB-MCU/TK_usb_CH552_NS/Public/DEBUG.H
 create mode 100644 USB-MCU/TK_usb_CH552_NS/Public/Debug.C
 create mode 100644 USB-MCU/TK_usb_CH552_NS/TK_NS_PC_V18
 create mode 100644 USB-MCU/TK_usb_CH552_NS/TK_NS_PC_V20

diff --git a/.gitattributes b/.gitattributes
new file mode 100644
index 0000000..dfe0770
--- /dev/null
+++ b/.gitattributes
@@ -0,0 +1,2 @@
+# Auto detect text files and perform LF normalization
+* text=auto
diff --git a/HW/.gitignore b/HW/.gitignore
new file mode 100644
index 0000000..8aad907
--- /dev/null
+++ b/HW/.gitignore
@@ -0,0 +1,40 @@
+# For PCBs designed using KiCad: http://www.kicad-pcb.org/
+# Format documentation: http://kicad-pcb.org/help/file-formats/
+
+*.step
+*.stp
+*.wrl
+
+# Temporary files
+*.000
+*.bak
+*.bck
+*.kicad_pcb-bak
+*.sch-bak
+*~
+_autosave-*
+*.tmp
+*-cache.lib
+*-rescue.lib
+*-save.pro
+*-save.kicad_pcb
+fp-info-cache
+
+# Netlist files (exported from Eeschema)
+*.net
+
+# Autorouter files (exported from Pcbnew)
+*.dsn
+*.ses
+
+# Exported Fabrication files
+*.gbr
+*.drl
+*.prl
+*.kicad_prl
+*.zip
+
+# Exported BOM files
+*.xml
+*.csv
+*.html
diff --git a/HW/README.md b/HW/README.md
new file mode 100644
index 0000000..dbc4759
--- /dev/null
+++ b/HW/README.md
@@ -0,0 +1,21 @@
+# Taiko Input 硬件
+Taiko Input 硬件
+
+分为�鼓与�鼓硬件，�鼓设计用于街机
+
+### �鼓硬件
+[硬件工程](./taiko-io/)
+[原�图]
+
+
+### �鼓硬件
+[硬件工程](./taiko-io-mini/)
+[原�图]
+
+
+## �端原�
+采用了与SIF Board相�的设计
+
+<center>图注</center>
+模拟�端主�是将鼓传感器的脉冲信�放大�积分，使信�明显�采样，然�进行了�波整�。处��的信�直接输入给了采样�片机。
+
diff --git a/HW/taiko-io/frontend.kicad_sch b/HW/taiko-io/frontend.kicad_sch
new file mode 100644
index 0000000..dabdd35
--- /dev/null
+++ b/HW/taiko-io/frontend.kicad_sch
@@ -0,0 +1,8554 @@
+(kicad_sch (version 20230121) (generator eeschema)
+
+  (uuid ab7dbf57-2a56-44f7-bb38-5fa239ead251)
+
+  (paper "A4")
+
+  (lib_symbols
+    (symbol "Amplifier_Operational:TL084" (pin_names (offset 0.127)) (in_bom yes) (on_board yes)
+      (property "Reference" "U" (at 0 5.08 0)
+        (effects (font (size 1.27 1.27)) (justify left))
+      )
+      (property "Value" "TL084" (at 0 -5.08 0)
+        (effects (font (size 1.27 1.27)) (justify left))
+      )
+      (property "Footprint" "" (at -1.27 2.54 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "http://www.ti.com/lit/ds/symlink/tl081.pdf" (at 1.27 5.08 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_locked" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "ki_keywords" "quad opamp" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Quad JFET-Input Operational Amplifiers, DIP-14/SOIC-14/SSOP-14" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "SOIC*3.9x8.7mm*P1.27mm* DIP*W7.62mm* TSSOP*4.4x5mm*P0.65mm* SSOP*5.3x6.2mm*P0.65mm* MSOP*3x3mm*P0.5mm*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "TL084_1_1"
+        (polyline
+          (pts
+            (xy -5.08 5.08)
+            (xy 5.08 0)
+            (xy -5.08 -5.08)
+            (xy -5.08 5.08)
+          )
+          (stroke (width 0.254) (type default))
+          (fill (type background))
+        )
+        (pin output line (at 7.62 0 180) (length 2.54)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin input line (at -7.62 -2.54 0) (length 2.54)
+          (name "-" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+        (pin input line (at -7.62 2.54 0) (length 2.54)
+          (name "+" (effects (font (size 1.27 1.27))))
+          (number "3" (effects (font (size 1.27 1.27))))
+        )
+      )
+      (symbol "TL084_2_1"
+        (polyline
+          (pts
+            (xy -5.08 5.08)
+            (xy 5.08 0)
+            (xy -5.08 -5.08)
+            (xy -5.08 5.08)
+          )
+          (stroke (width 0.254) (type default))
+          (fill (type background))
+        )
+        (pin input line (at -7.62 2.54 0) (length 2.54)
+          (name "+" (effects (font (size 1.27 1.27))))
+          (number "5" (effects (font (size 1.27 1.27))))
+        )
+        (pin input line (at -7.62 -2.54 0) (length 2.54)
+          (name "-" (effects (font (size 1.27 1.27))))
+          (number "6" (effects (font (size 1.27 1.27))))
+        )
+        (pin output line (at 7.62 0 180) (length 2.54)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "7" (effects (font (size 1.27 1.27))))
+        )
+      )
+      (symbol "TL084_3_1"
+        (polyline
+          (pts
+            (xy -5.08 5.08)
+            (xy 5.08 0)
+            (xy -5.08 -5.08)
+            (xy -5.08 5.08)
+          )
+          (stroke (width 0.254) (type default))
+          (fill (type background))
+        )
+        (pin input line (at -7.62 2.54 0) (length 2.54)
+          (name "+" (effects (font (size 1.27 1.27))))
+          (number "10" (effects (font (size 1.27 1.27))))
+        )
+        (pin output line (at 7.62 0 180) (length 2.54)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "8" (effects (font (size 1.27 1.27))))
+        )
+        (pin input line (at -7.62 -2.54 0) (length 2.54)
+          (name "-" (effects (font (size 1.27 1.27))))
+          (number "9" (effects (font (size 1.27 1.27))))
+        )
+      )
+      (symbol "TL084_4_1"
+        (polyline
+          (pts
+            (xy -5.08 5.08)
+            (xy 5.08 0)
+            (xy -5.08 -5.08)
+            (xy -5.08 5.08)
+          )
+          (stroke (width 0.254) (type default))
+          (fill (type background))
+        )
+        (pin input line (at -7.62 2.54 0) (length 2.54)
+          (name "+" (effects (font (size 1.27 1.27))))
+          (number "12" (effects (font (size 1.27 1.27))))
+        )
+        (pin input line (at -7.62 -2.54 0) (length 2.54)
+          (name "-" (effects (font (size 1.27 1.27))))
+          (number "13" (effects (font (size 1.27 1.27))))
+        )
+        (pin output line (at 7.62 0 180) (length 2.54)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "14" (effects (font (size 1.27 1.27))))
+        )
+      )
+      (symbol "TL084_5_1"
+        (pin power_in line (at -2.54 -7.62 90) (length 3.81)
+          (name "V-" (effects (font (size 1.27 1.27))))
+          (number "11" (effects (font (size 1.27 1.27))))
+        )
+        (pin power_in line (at -2.54 7.62 270) (length 3.81)
+          (name "V+" (effects (font (size 1.27 1.27))))
+          (number "4" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Connector:TestPoint" (pin_numbers hide) (pin_names (offset 0.762) hide) (in_bom yes) (on_board yes)
+      (property "Reference" "TP" (at 0 6.858 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "TestPoint" (at 0 5.08 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 5.08 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 5.08 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "test point tp" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "test point" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "Pin* Test*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "TestPoint_0_1"
+        (circle (center 0 3.302) (radius 0.762)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "TestPoint_1_1"
+        (pin passive line (at 0 0 90) (length 2.54)
+          (name "1" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Device:C" (pin_numbers hide) (pin_names (offset 0.254)) (in_bom yes) (on_board yes)
+      (property "Reference" "C" (at 0.635 2.54 0)
+        (effects (font (size 1.27 1.27)) (justify left))
+      )
+      (property "Value" "C" (at 0.635 -2.54 0)
+        (effects (font (size 1.27 1.27)) (justify left))
+      )
+      (property "Footprint" "" (at 0.9652 -3.81 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "cap capacitor" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Unpolarized capacitor" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "C_*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "C_0_1"
+        (polyline
+          (pts
+            (xy -2.032 -0.762)
+            (xy 2.032 -0.762)
+          )
+          (stroke (width 0.508) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -2.032 0.762)
+            (xy 2.032 0.762)
+          )
+          (stroke (width 0.508) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "C_1_1"
+        (pin passive line (at 0 3.81 270) (length 2.794)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -3.81 90) (length 2.794)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Device:R" (pin_numbers hide) (pin_names (offset 0)) (in_bom yes) (on_board yes)
+      (property "Reference" "R" (at 2.032 0 90)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "R" (at 0 0 90)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at -1.778 0 90)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "R res resistor" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Resistor" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "R_*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "R_0_1"
+        (rectangle (start -1.016 -2.54) (end 1.016 2.54)
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "R_1_1"
+        (pin passive line (at 0 3.81 270) (length 1.27)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -3.81 90) (length 1.27)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Diode:1N4148WS" (pin_numbers hide) (pin_names (offset 1.016) hide) (in_bom yes) (on_board yes)
+      (property "Reference" "D" (at 0 2.54 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "1N4148WS" (at 0 -2.54 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "Diode_SMD:D_SOD-323" (at 0 -4.445 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "https://www.vishay.com/docs/85751/1n4148ws.pdf" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "diode" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "75V 0.15A Fast switching Diode, SOD-323" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "D*SOD?323*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "1N4148WS_0_1"
+        (polyline
+          (pts
+            (xy -1.27 1.27)
+            (xy -1.27 -1.27)
+          )
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 1.27 0)
+            (xy -1.27 0)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 1.27 1.27)
+            (xy 1.27 -1.27)
+            (xy -1.27 0)
+            (xy 1.27 1.27)
+          )
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "1N4148WS_1_1"
+        (pin passive line (at -3.81 0 0) (length 2.54)
+          (name "K" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 3.81 0 180) (length 2.54)
+          (name "A" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Diode:BAT54S" (pin_names (offset 1.016)) (in_bom yes) (on_board yes)
+      (property "Reference" "D" (at 0.635 -3.81 0)
+        (effects (font (size 1.27 1.27)) (justify left))
+      )
+      (property "Value" "BAT54S" (at -6.35 3.175 0)
+        (effects (font (size 1.27 1.27)) (justify left))
+      )
+      (property "Footprint" "Package_TO_SOT_SMD:SOT-23" (at 1.905 3.175 0)
+        (effects (font (size 1.27 1.27)) (justify left) hide)
+      )
+      (property "Datasheet" "https://www.diodes.com/assets/Datasheets/ds11005.pdf" (at -3.048 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "schottky diode" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "schottky barrier diode" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "SOT?23*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "BAT54S_0_1"
+        (polyline
+          (pts
+            (xy -3.81 0)
+            (xy -1.27 0)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -3.175 -1.27)
+            (xy -3.175 -1.016)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -2.54 -1.27)
+            (xy -3.175 -1.27)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -2.54 -1.27)
+            (xy -2.54 1.27)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -2.54 1.27)
+            (xy -1.905 1.27)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -1.905 0)
+            (xy 1.905 0)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -1.905 1.27)
+            (xy -1.905 1.016)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 1.27 0)
+            (xy 3.81 0)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 3.175 -1.27)
+            (xy 3.175 -1.016)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 3.81 -1.27)
+            (xy 3.175 -1.27)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 3.81 -1.27)
+            (xy 3.81 1.27)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 3.81 1.27)
+            (xy 4.445 1.27)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 4.445 1.27)
+            (xy 4.445 1.016)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -4.445 1.27)
+            (xy -4.445 -1.27)
+            (xy -2.54 0)
+            (xy -4.445 1.27)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 1.905 1.27)
+            (xy 1.905 -1.27)
+            (xy 3.81 0)
+            (xy 1.905 1.27)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (circle (center 0 0) (radius 0.254)
+          (stroke (width 0) (type default))
+          (fill (type outline))
+        )
+      )
+      (symbol "BAT54S_1_1"
+        (pin passive line (at -7.62 0 0) (length 3.81)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 0 180) (length 3.81)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -5.08 90) (length 5.08)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "3" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "NewLib:SGM3204" (in_bom yes) (on_board yes)
+      (property "Reference" "U" (at 7.62 6.35 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "SGM3204" (at 6.35 3.81 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "Package_TO_SOT_SMD:SOT-23-6" (at -7.62 11.43 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "" (at -7.62 11.43 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "负压电�泵" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "SGM3204_0_1"
+        (rectangle (start 2.54 -7.62) (end 13.97 2.54)
+          (stroke (width 0.1524) (type default))
+          (fill (type background))
+        )
+      )
+      (symbol "SGM3204_1_1"
+        (pin passive line (at 0 0 0) (length 2.54)
+          (name "OUT" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -2.54 0) (length 2.54)
+          (name "IN" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -5.08 0) (length 2.54)
+          (name "C_{N}" (effects (font (size 1.27 1.27))))
+          (number "3" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 16.51 -5.08 180) (length 2.54)
+          (name "GND" (effects (font (size 1.27 1.27))))
+          (number "4" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 16.51 -2.54 180) (length 2.54)
+          (name "EN" (effects (font (size 1.27 1.27))))
+          (number "5" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 16.51 0 180) (length 2.54)
+          (name "C_{P}" (effects (font (size 1.27 1.27))))
+          (number "6" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "power:+5V" (power) (pin_names (offset 0)) (in_bom yes) (on_board yes)
+      (property "Reference" "#PWR" (at 0 -3.81 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Value" "+5V" (at 0 3.556 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "power-flag" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Power symbol creates a global label with name \"+5V\"" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "+5V_0_1"
+        (polyline
+          (pts
+            (xy -0.762 1.27)
+            (xy 0 2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0 0)
+            (xy 0 2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0 2.54)
+            (xy 0.762 1.27)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "+5V_1_1"
+        (pin power_in line (at 0 0 90) (length 0) hide
+          (name "+5V" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "power:-5V" (power) (pin_names (offset 0)) (in_bom yes) (on_board yes)
+      (property "Reference" "#PWR" (at 0 2.54 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Value" "-5V" (at 0 3.81 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "power-flag" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Power symbol creates a global label with name \"-5V\"" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "-5V_0_0"
+        (pin power_in line (at 0 0 90) (length 0) hide
+          (name "-5V" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+      )
+      (symbol "-5V_0_1"
+        (polyline
+          (pts
+            (xy 0 0)
+            (xy 0 1.27)
+            (xy 0.762 1.27)
+            (xy 0 2.54)
+            (xy -0.762 1.27)
+            (xy 0 1.27)
+          )
+          (stroke (width 0) (type default))
+          (fill (type outline))
+        )
+      )
+    )
+    (symbol "power:GND" (power) (pin_names (offset 0)) (in_bom yes) (on_board yes)
+      (property "Reference" "#PWR" (at 0 -6.35 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Value" "GND" (at 0 -3.81 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "power-flag" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Power symbol creates a global label with name \"GND\" , ground" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "GND_0_1"
+        (polyline
+          (pts
+            (xy 0 0)
+            (xy 0 -1.27)
+            (xy 1.27 -1.27)
+            (xy 0 -2.54)
+            (xy -1.27 -1.27)
+            (xy 0 -1.27)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "GND_1_1"
+        (pin power_in line (at 0 0 270) (length 0) hide
+          (name "GND" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+  )
+
+  (junction (at 162.56 73.66) (diameter 0) (color 0 0 0 0)
+    (uuid 05dc0ce3-f559-4ed3-9d02-3884988254be)
+  )
+  (junction (at 265.43 71.12) (diameter 0) (color 0 0 0 0)
+    (uuid 08013478-e438-4730-8111-21588b20014a)
+  )
+  (junction (at 66.04 142.24) (diameter 0) (color 0 0 0 0)
+    (uuid 0a4cdf34-8a09-4ac7-b990-263fee5de53f)
+  )
+  (junction (at 57.15 142.24) (diameter 0) (color 0 0 0 0)
+    (uuid 0aeb6c79-09aa-43fb-aea7-798388c3a8ff)
+  )
+  (junction (at 265.43 39.37) (diameter 0) (color 0 0 0 0)
+    (uuid 0bbbec99-6050-41c3-bea2-0fe1b6e500d6)
+  )
+  (junction (at 34.29 105.41) (diameter 0) (color 0 0 0 0)
+    (uuid 0cac1c31-eaf3-4306-b699-289319146c6f)
+  )
+  (junction (at 181.61 46.99) (diameter 0) (color 0 0 0 0)
+    (uuid 0d194dcb-28d9-4220-acce-13817d7e6209)
+  )
+  (junction (at 207.01 102.87) (diameter 0) (color 0 0 0 0)
+    (uuid 0e6902d9-3512-4fe5-bcb7-dcd29d155303)
+  )
+  (junction (at 149.86 73.66) (diameter 0) (color 0 0 0 0)
+    (uuid 116614ed-286f-4a89-befc-0b2adea23a66)
+  )
+  (junction (at 57.15 110.49) (diameter 0) (color 0 0 0 0)
+    (uuid 121d614d-22af-4c6e-a445-963d897c374e)
+  )
+  (junction (at 238.76 146.05) (diameter 0) (color 0 0 0 0)
+    (uuid 122fdfc9-dc93-488a-9c51-b8088b674296)
+  )
+  (junction (at 85.09 39.37) (diameter 0) (color 0 0 0 0)
+    (uuid 1bd0cc70-f243-4883-9970-d0802cc28529)
+  )
+  (junction (at 34.29 137.16) (diameter 0) (color 0 0 0 0)
+    (uuid 1dc22a47-5f45-4b70-8743-6ae910af05ec)
+  )
+  (junction (at 181.61 110.49) (diameter 0) (color 0 0 0 0)
+    (uuid 1ed6f9f7-eac8-4dde-bb28-3d17646687d9)
+  )
+  (junction (at 181.61 134.62) (diameter 0) (color 0 0 0 0)
+    (uuid 2333ddc3-ce91-46d2-9a0f-3caabb1cfd3f)
+  )
+  (junction (at 149.86 137.16) (diameter 0) (color 0 0 0 0)
+    (uuid 24b61404-6202-46a1-b11c-8a9266587d03)
+  )
+  (junction (at 85.09 102.87) (diameter 0) (color 0 0 0 0)
+    (uuid 25458cc2-9f60-4266-ad52-691720e27958)
+  )
+  (junction (at 40.64 175.26) (diameter 0) (color 0 0 0 0)
+    (uuid 258bfcd4-d14c-4999-8888-48bbb7c0f80d)
+  )
+  (junction (at 265.43 133.35) (diameter 0) (color 0 0 0 0)
+    (uuid 342b3efa-90a0-4721-bd6e-eef0c9edbfe0)
+  )
+  (junction (at 66.04 110.49) (diameter 0) (color 0 0 0 0)
+    (uuid 35f97424-e752-43b1-9913-8069f51ac3ad)
+  )
+  (junction (at 66.04 71.12) (diameter 0) (color 0 0 0 0)
+    (uuid 36f66a54-a807-47eb-a29c-5503f66e3548)
+  )
+  (junction (at 85.09 134.62) (diameter 0) (color 0 0 0 0)
+    (uuid 3882183f-b7d0-47f7-ad6f-61f06ba9a2a0)
+  )
+  (junction (at 34.29 73.66) (diameter 0) (color 0 0 0 0)
+    (uuid 3cba8dd3-6d81-438f-8280-173b4d2fc9d8)
+  )
+  (junction (at 121.92 114.3) (diameter 0) (color 0 0 0 0)
+    (uuid 3e2c1c9d-bdb5-4342-8156-92ab4da0f59e)
+  )
+  (junction (at 121.92 146.05) (diameter 0) (color 0 0 0 0)
+    (uuid 43ca9109-8566-46e2-b39c-86f90aeb63ca)
+  )
+  (junction (at 66.04 39.37) (diameter 0) (color 0 0 0 0)
+    (uuid 45cb411f-5e9c-4056-bbcc-c86d70a568a8)
+  )
+  (junction (at 172.72 147.32) (diameter 0) (color 0 0 0 0)
+    (uuid 46866fea-d1d8-4d46-a4ca-6f45555476f3)
+  )
+  (junction (at 40.64 177.8) (diameter 0) (color 0 0 0 0)
+    (uuid 4abc2fa9-942c-4334-b48e-032a2b7a69aa)
+  )
+  (junction (at 30.48 175.26) (diameter 0) (color 0 0 0 0)
+    (uuid 4cbf9d73-0a11-4547-b7e8-bd7dd0d369a9)
+  )
+  (junction (at 207.01 134.62) (diameter 0) (color 0 0 0 0)
+    (uuid 52271e3a-1ccc-490c-8da0-12f101bc571a)
+  )
+  (junction (at 85.09 71.12) (diameter 0) (color 0 0 0 0)
+    (uuid 54d6b026-8c4c-402b-b63c-3e07a3c98c6a)
+  )
+  (junction (at 46.99 73.66) (diameter 0) (color 0 0 0 0)
+    (uuid 551f0470-1e12-4d49-ad81-b1c1101ee67d)
+  )
+  (junction (at 91.44 71.12) (diameter 0) (color 0 0 0 0)
+    (uuid 5675eee1-23d8-4665-a7e2-df650638e284)
+  )
+  (junction (at 162.56 46.99) (diameter 0) (color 0 0 0 0)
+    (uuid 5aa575c2-c47d-4923-a849-c5da90b0bcf9)
+  )
+  (junction (at 200.66 71.12) (diameter 0) (color 0 0 0 0)
+    (uuid 5ba68a19-b3bf-4205-a781-ef7f0b46e380)
+  )
+  (junction (at 30.48 177.8) (diameter 0) (color 0 0 0 0)
+    (uuid 5da23508-e4fe-4379-aaf4-81dfdae9fa2a)
+  )
+  (junction (at 66.04 78.74) (diameter 0) (color 0 0 0 0)
+    (uuid 618f4446-a65d-498c-a5fe-f3e3caa14973)
+  )
+  (junction (at 162.56 110.49) (diameter 0) (color 0 0 0 0)
+    (uuid 62b15337-f381-4afc-b196-1edd385da365)
+  )
+  (junction (at 172.72 46.99) (diameter 0) (color 0 0 0 0)
+    (uuid 66683568-b091-4644-b02d-1840d45124b3)
+  )
+  (junction (at 172.72 115.57) (diameter 0) (color 0 0 0 0)
+    (uuid 6d15ffd7-f6aa-497f-b561-1d4620a5656f)
+  )
+  (junction (at 91.44 39.37) (diameter 0) (color 0 0 0 0)
+    (uuid 6f055280-43c6-420d-844b-e9b50f302655)
+  )
+  (junction (at 238.76 82.55) (diameter 0) (color 0 0 0 0)
+    (uuid 7b77f49c-8d91-4b8c-9738-5f4c79cfb419)
+  )
+  (junction (at 207.01 71.12) (diameter 0) (color 0 0 0 0)
+    (uuid 7cfe9a1b-da04-414f-849c-b7bba7e56474)
+  )
+  (junction (at 172.72 110.49) (diameter 0) (color 0 0 0 0)
+    (uuid 7ecddfbe-13ad-4836-b877-f77d682037d8)
+  )
+  (junction (at 57.15 78.74) (diameter 0) (color 0 0 0 0)
+    (uuid 8003b022-4b94-47ae-a5e3-66699c7b4974)
+  )
+  (junction (at 200.66 134.62) (diameter 0) (color 0 0 0 0)
+    (uuid 83aec76e-32b2-480f-a70b-79d6cd5770da)
+  )
+  (junction (at 162.56 41.91) (diameter 0) (color 0 0 0 0)
+    (uuid 844d79e8-42d7-4a1d-894f-5fb04469bf0d)
+  )
+  (junction (at 162.56 137.16) (diameter 0) (color 0 0 0 0)
+    (uuid 886576d7-76fc-444c-88ae-669189d2a088)
+  )
+  (junction (at 181.61 78.74) (diameter 0) (color 0 0 0 0)
+    (uuid 889c5886-e7fa-4c7c-b2f5-93bbb69bdac8)
+  )
+  (junction (at 46.99 46.99) (diameter 0) (color 0 0 0 0)
+    (uuid 8b12f73f-1c22-4bd9-8293-d2ae4b5beba6)
+  )
+  (junction (at 91.44 134.62) (diameter 0) (color 0 0 0 0)
+    (uuid 8eecb2f3-fa51-4218-9e33-a69315e05ffd)
+  )
+  (junction (at 121.92 82.55) (diameter 0) (color 0 0 0 0)
+    (uuid 920289cf-d22c-4776-9020-80dd59ea33e5)
+  )
+  (junction (at 172.72 78.74) (diameter 0) (color 0 0 0 0)
+    (uuid 93c0e8e7-94c0-49df-942c-9d72531068ad)
+  )
+  (junction (at 46.99 110.49) (diameter 0) (color 0 0 0 0)
+    (uuid 97ae678d-a5ff-408f-ab2f-03b571cd2c13)
+  )
+  (junction (at 162.56 142.24) (diameter 0) (color 0 0 0 0)
+    (uuid 98960740-4ac5-4b28-a374-00fb0c33a4db)
+  )
+  (junction (at 46.99 137.16) (diameter 0) (color 0 0 0 0)
+    (uuid 98f9622d-c983-4eae-b4a5-2103cc1286e8)
+  )
+  (junction (at 66.04 102.87) (diameter 0) (color 0 0 0 0)
+    (uuid 9a3aef01-0e8c-440c-98db-fbb50c53f927)
+  )
+  (junction (at 172.72 52.07) (diameter 0) (color 0 0 0 0)
+    (uuid 9c8b9f2a-6c48-49e6-876e-791f1696617f)
+  )
+  (junction (at 57.15 147.32) (diameter 0) (color 0 0 0 0)
+    (uuid 9d4d0743-e32a-4f49-b8d5-112cb89a5351)
+  )
+  (junction (at 162.56 105.41) (diameter 0) (color 0 0 0 0)
+    (uuid 9df72db5-877e-476c-9044-e387812adfd6)
+  )
+  (junction (at 57.15 83.82) (diameter 0) (color 0 0 0 0)
+    (uuid 9ed8d2cf-80d1-4f10-b37f-27e88e14d4ab)
+  )
+  (junction (at 149.86 41.91) (diameter 0) (color 0 0 0 0)
+    (uuid a54a56c3-7545-42cc-b903-ca2bc489f113)
+  )
+  (junction (at 57.15 52.07) (diameter 0) (color 0 0 0 0)
+    (uuid a8afb23a-b7bf-4427-b35c-15b73bfa8390)
+  )
+  (junction (at 200.66 102.87) (diameter 0) (color 0 0 0 0)
+    (uuid a9060824-664d-4292-a0e1-429b0a4724c3)
+  )
+  (junction (at 49.53 177.8) (diameter 0) (color 0 0 0 0)
+    (uuid ae6c94be-8970-4770-b865-fb90b1bb2a02)
+  )
+  (junction (at 46.99 41.91) (diameter 0) (color 0 0 0 0)
+    (uuid b42e2fdf-48c8-4b61-9a90-c488fda291a0)
+  )
+  (junction (at 172.72 83.82) (diameter 0) (color 0 0 0 0)
+    (uuid b66f5936-e7ec-4550-958f-9f435fcbe325)
+  )
+  (junction (at 66.04 46.99) (diameter 0) (color 0 0 0 0)
+    (uuid b6c5d645-7cfc-4c2c-b2b7-dac52f1acd63)
+  )
+  (junction (at 181.61 71.12) (diameter 0) (color 0 0 0 0)
+    (uuid be6be121-4961-4291-9166-41fcf503287f)
+  )
+  (junction (at 238.76 114.3) (diameter 0) (color 0 0 0 0)
+    (uuid c040c859-1115-4a91-9c70-c720c3c8f17d)
+  )
+  (junction (at 181.61 142.24) (diameter 0) (color 0 0 0 0)
+    (uuid c0acb752-8755-4ab4-b307-b47683cd53a4)
+  )
+  (junction (at 149.86 105.41) (diameter 0) (color 0 0 0 0)
+    (uuid c231013a-5c4b-457c-aeb1-51d582c96f93)
+  )
+  (junction (at 46.99 105.41) (diameter 0) (color 0 0 0 0)
+    (uuid c3c77e3b-ccf1-4bee-b1a8-a4ac254e4b7a)
+  )
+  (junction (at 238.76 50.8) (diameter 0) (color 0 0 0 0)
+    (uuid c7b1e4ec-4969-4cef-886f-b3aba3d447cd)
+  )
+  (junction (at 207.01 39.37) (diameter 0) (color 0 0 0 0)
+    (uuid ce1afd83-22cc-4ae0-87e1-0e3c110bc6a6)
+  )
+  (junction (at 46.99 78.74) (diameter 0) (color 0 0 0 0)
+    (uuid ce6b2a33-f02b-4a57-8013-aa3f84f6d68a)
+  )
+  (junction (at 46.99 142.24) (diameter 0) (color 0 0 0 0)
+    (uuid cecf7a4f-414e-40dc-b7aa-6e2ab8e0f7ae)
+  )
+  (junction (at 34.29 41.91) (diameter 0) (color 0 0 0 0)
+    (uuid e25fd70e-3a76-4e59-9189-1946bc971f8d)
+  )
+  (junction (at 265.43 102.87) (diameter 0) (color 0 0 0 0)
+    (uuid e4c19b66-0053-4aa2-be9f-41681f80efe9)
+  )
+  (junction (at 200.66 39.37) (diameter 0) (color 0 0 0 0)
+    (uuid e4dcf4db-18f1-45dc-8e7a-c3c8865891de)
+  )
+  (junction (at 91.44 102.87) (diameter 0) (color 0 0 0 0)
+    (uuid e651bd6c-16b0-4387-8c99-02710a9f9496)
+  )
+  (junction (at 181.61 39.37) (diameter 0) (color 0 0 0 0)
+    (uuid ea33a19c-52d6-49af-b130-fd59b6e4d92c)
+  )
+  (junction (at 172.72 142.24) (diameter 0) (color 0 0 0 0)
+    (uuid ec496da8-25af-4e21-8061-8574f5fa7f0e)
+  )
+  (junction (at 57.15 46.99) (diameter 0) (color 0 0 0 0)
+    (uuid f0fc1eca-2a35-4e7f-840e-e226d35f6e55)
+  )
+  (junction (at 66.04 134.62) (diameter 0) (color 0 0 0 0)
+    (uuid f208e9ef-950c-4452-a072-5afb45a13a5e)
+  )
+  (junction (at 181.61 102.87) (diameter 0) (color 0 0 0 0)
+    (uuid f28cb113-cebc-465b-8ad8-7e794728c455)
+  )
+  (junction (at 121.92 50.8) (diameter 0) (color 0 0 0 0)
+    (uuid f5001b14-ccdd-4ba7-accd-dc3e9b3ef6e7)
+  )
+  (junction (at 57.15 115.57) (diameter 0) (color 0 0 0 0)
+    (uuid fb8485b0-a21d-454d-b7fe-47ed69869030)
+  )
+  (junction (at 162.56 78.74) (diameter 0) (color 0 0 0 0)
+    (uuid fd744693-f9e4-4d4a-8857-9eaf4f2ef4cf)
+  )
+
+  (wire (pts (xy 149.86 41.91) (xy 152.4 41.91))
+    (stroke (width 0) (type default))
+    (uuid 0035bcb8-a165-48f9-81e2-e2d5f400ebc5)
+  )
+  (wire (pts (xy 34.29 36.83) (xy 34.29 41.91))
+    (stroke (width 0) (type default))
+    (uuid 00761f2b-b0bd-4bf9-af89-6cc895444b6d)
+  )
+  (wire (pts (xy 55.88 52.07) (xy 57.15 52.07))
+    (stroke (width 0) (type default))
+    (uuid 028ddcbf-3b90-4981-b528-3db5428aec32)
+  )
+  (wire (pts (xy 171.45 46.99) (xy 172.72 46.99))
+    (stroke (width 0) (type default))
+    (uuid 02a089d3-eb0a-4bdd-b7a0-d6f51ba4574c)
+  )
+  (wire (pts (xy 48.26 52.07) (xy 46.99 52.07))
+    (stroke (width 0) (type default))
+    (uuid 07570188-86ef-427f-8283-8ff4216d1c14)
+  )
+  (wire (pts (xy 121.92 82.55) (xy 121.92 73.66))
+    (stroke (width 0) (type default))
+    (uuid 07f3020b-2200-4661-88f3-9fc21c1ae6ee)
+  )
+  (wire (pts (xy 91.44 106.68) (xy 91.44 102.87))
+    (stroke (width 0) (type default))
+    (uuid 0e221843-9c1b-4f93-8170-a54e73749cc8)
+  )
+  (wire (pts (xy 171.45 83.82) (xy 172.72 83.82))
+    (stroke (width 0) (type default))
+    (uuid 10017d94-e1a2-46eb-b6ae-57de5e254a5c)
+  )
+  (wire (pts (xy 162.56 83.82) (xy 162.56 78.74))
+    (stroke (width 0) (type default))
+    (uuid 1002ed38-e01c-4044-9d31-5676d010a856)
+  )
+  (wire (pts (xy 160.02 41.91) (xy 162.56 41.91))
+    (stroke (width 0) (type default))
+    (uuid 112a09c3-e76b-4cbc-b240-1baad80ae919)
+  )
+  (wire (pts (xy 207.01 43.18) (xy 207.01 39.37))
+    (stroke (width 0) (type default))
+    (uuid 1170704f-09ab-4663-8ac3-c77a357a625f)
+  )
+  (wire (pts (xy 149.86 100.33) (xy 149.86 105.41))
+    (stroke (width 0) (type default))
+    (uuid 120f2efe-8fe2-4124-b600-b5ab733e8a50)
+  )
+  (wire (pts (xy 162.56 142.24) (xy 162.56 137.16))
+    (stroke (width 0) (type default))
+    (uuid 1210a62b-045e-4fb9-846d-c3e01d7456a9)
+  )
+  (wire (pts (xy 85.09 43.18) (xy 85.09 39.37))
+    (stroke (width 0) (type default))
+    (uuid 13c61b1b-be99-4c7a-ab87-1f932695c297)
+  )
+  (wire (pts (xy 181.61 134.62) (xy 180.34 134.62))
+    (stroke (width 0) (type default))
+    (uuid 151abb8a-4eca-41ed-8250-88c412173ee5)
+  )
+  (wire (pts (xy 66.04 142.24) (xy 64.77 142.24))
+    (stroke (width 0) (type default))
+    (uuid 16a6b57d-e998-4655-bc99-e420471b1c83)
+  )
+  (wire (pts (xy 149.86 105.41) (xy 149.86 107.95))
+    (stroke (width 0) (type default))
+    (uuid 182ef5d6-5da2-4bda-a11f-8ecb61e4eba9)
+  )
+  (wire (pts (xy 34.29 105.41) (xy 36.83 105.41))
+    (stroke (width 0) (type default))
+    (uuid 183fdc0c-f364-4b31-b673-2021b97ee04d)
+  )
+  (wire (pts (xy 46.99 41.91) (xy 49.53 41.91))
+    (stroke (width 0) (type default))
+    (uuid 185bfe76-579e-4d43-9d03-1ab1a6bb5b8c)
+  )
+  (wire (pts (xy 91.44 138.43) (xy 91.44 134.62))
+    (stroke (width 0) (type default))
+    (uuid 1983f460-9dbe-4bfa-bd76-b4d4cd8a45aa)
+  )
+  (wire (pts (xy 48.26 83.82) (xy 46.99 83.82))
+    (stroke (width 0) (type default))
+    (uuid 1a855519-071d-4c2f-85be-7a30dace9fc5)
+  )
+  (wire (pts (xy 99.06 44.45) (xy 99.06 50.8))
+    (stroke (width 0) (type default))
+    (uuid 1b3c5330-a3fd-4908-a342-9cbbdb64bea1)
+  )
+  (wire (pts (xy 55.88 78.74) (xy 57.15 78.74))
+    (stroke (width 0) (type default))
+    (uuid 1bc17dc1-bf20-4bc2-958a-80d3d4c11c11)
+  )
+  (wire (pts (xy 207.01 134.62) (xy 200.66 134.62))
+    (stroke (width 0) (type default))
+    (uuid 1c1b5cf4-8639-4474-9e66-0718ef2e70ad)
+  )
+  (wire (pts (xy 190.5 102.87) (xy 191.77 102.87))
+    (stroke (width 0) (type default))
+    (uuid 1d91f380-5b1f-4ac9-b7eb-66ecad87ac54)
+  )
+  (wire (pts (xy 46.99 73.66) (xy 49.53 73.66))
+    (stroke (width 0) (type default))
+    (uuid 1e263aea-1baf-495e-a88d-bc4d645a1e18)
+  )
+  (wire (pts (xy 162.56 147.32) (xy 162.56 142.24))
+    (stroke (width 0) (type default))
+    (uuid 1e48a132-9eb6-471c-a164-dcd28e2411d5)
+  )
+  (wire (pts (xy 163.83 115.57) (xy 162.56 115.57))
+    (stroke (width 0) (type default))
+    (uuid 1fd2cbcb-399e-45f4-889f-7c0ea7f662d5)
+  )
+  (wire (pts (xy 77.47 177.8) (xy 77.47 166.37))
+    (stroke (width 0) (type default))
+    (uuid 20235a58-c60a-44b9-aebf-c16bef2e8971)
+  )
+  (wire (pts (xy 180.34 52.07) (xy 181.61 52.07))
+    (stroke (width 0) (type default))
+    (uuid 20f3df17-bede-4e3e-896f-e557c4532b14)
+  )
+  (wire (pts (xy 67.31 186.69) (xy 80.01 186.69))
+    (stroke (width 0) (type default))
+    (uuid 21cd6352-de73-4e83-8d4a-512b720f9c56)
+  )
+  (wire (pts (xy 162.56 52.07) (xy 162.56 46.99))
+    (stroke (width 0) (type default))
+    (uuid 2214e6cf-2e1c-4691-bc15-602251d668ae)
+  )
+  (wire (pts (xy 46.99 137.16) (xy 49.53 137.16))
+    (stroke (width 0) (type default))
+    (uuid 22d7afad-d262-4869-8078-4b80a5a58396)
+  )
+  (wire (pts (xy 64.77 83.82) (xy 66.04 83.82))
+    (stroke (width 0) (type default))
+    (uuid 23e302a5-f41a-40db-a210-4863e17ea04d)
+  )
+  (wire (pts (xy 181.61 147.32) (xy 181.61 142.24))
+    (stroke (width 0) (type default))
+    (uuid 2426e0a9-c104-4405-bd1f-95198cdd3a16)
+  )
+  (wire (pts (xy 172.72 46.99) (xy 172.72 52.07))
+    (stroke (width 0) (type default))
+    (uuid 24dfc15a-3829-4d80-bce4-e529b021403f)
+  )
+  (wire (pts (xy 172.72 78.74) (xy 172.72 83.82))
+    (stroke (width 0) (type default))
+    (uuid 252b5015-12d4-4e15-ba21-750037463e6b)
+  )
+  (wire (pts (xy 149.86 73.66) (xy 149.86 76.2))
+    (stroke (width 0) (type default))
+    (uuid 27d80c84-8d4a-4f8f-bf8f-b85017cb33b4)
+  )
+  (wire (pts (xy 34.29 73.66) (xy 30.48 73.66))
+    (stroke (width 0) (type default))
+    (uuid 28f00fc6-1c4d-4411-a827-3e5b6b184d56)
+  )
+  (polyline (pts (xy 15.24 193.04) (xy 97.79 193.04))
+    (stroke (width 0) (type default))
+    (uuid 2a402e1d-f84b-4d85-9dbf-cf758b87663b)
+  )
+
+  (wire (pts (xy 121.92 50.8) (xy 121.92 41.91))
+    (stroke (width 0) (type default))
+    (uuid 2a77f9ea-278d-4d61-9a47-8b13e93cfdbe)
+  )
+  (wire (pts (xy 34.29 105.41) (xy 34.29 107.95))
+    (stroke (width 0) (type default))
+    (uuid 2af17cd8-6848-46ac-8fdf-8f9c887b0c55)
+  )
+  (wire (pts (xy 162.56 105.41) (xy 165.1 105.41))
+    (stroke (width 0) (type default))
+    (uuid 2d043b21-615c-478b-85a5-1c8ccc3ef51c)
+  )
+  (wire (pts (xy 181.61 39.37) (xy 180.34 39.37))
+    (stroke (width 0) (type default))
+    (uuid 2dacdf68-dd8e-46c0-a9f2-f5a11d6cd301)
+  )
+  (wire (pts (xy 149.86 105.41) (xy 146.05 105.41))
+    (stroke (width 0) (type default))
+    (uuid 2e5bc785-080c-449a-98a9-0b9ed94efba3)
+  )
+  (wire (pts (xy 57.15 110.49) (xy 57.15 115.57))
+    (stroke (width 0) (type default))
+    (uuid 2e5f74a0-475a-4929-9842-6440e4e58ca2)
+  )
+  (wire (pts (xy 149.86 41.91) (xy 146.05 41.91))
+    (stroke (width 0) (type default))
+    (uuid 30a6f9d6-d77d-48dc-8799-42b2047507f4)
+  )
+  (wire (pts (xy 44.45 137.16) (xy 46.99 137.16))
+    (stroke (width 0) (type default))
+    (uuid 3423fbe9-8704-4998-a606-1dc75657817c)
+  )
+  (wire (pts (xy 163.83 83.82) (xy 162.56 83.82))
+    (stroke (width 0) (type default))
+    (uuid 358176ef-687f-4859-81b9-15049f244d74)
+  )
+  (wire (pts (xy 180.34 147.32) (xy 181.61 147.32))
+    (stroke (width 0) (type default))
+    (uuid 35e49aca-9757-48c9-902a-d284a1d6a157)
+  )
+  (wire (pts (xy 34.29 105.41) (xy 30.48 105.41))
+    (stroke (width 0) (type default))
+    (uuid 36061f83-e0bc-4cb7-a7c2-37d4b98249be)
+  )
+  (wire (pts (xy 49.53 177.8) (xy 55.88 177.8))
+    (stroke (width 0) (type default))
+    (uuid 36a14049-e0cb-49b7-899a-2ba4de3a1d3b)
+  )
+  (wire (pts (xy 99.06 82.55) (xy 107.95 82.55))
+    (stroke (width 0) (type default))
+    (uuid 36bf8df1-1d8a-4aff-9b3b-1bddea9b4918)
+  )
+  (wire (pts (xy 181.61 46.99) (xy 181.61 39.37))
+    (stroke (width 0) (type default))
+    (uuid 37cb5b47-61fe-4463-9e11-b1bfb84b3d9f)
+  )
+  (wire (pts (xy 181.61 52.07) (xy 181.61 46.99))
+    (stroke (width 0) (type default))
+    (uuid 3886d21b-73eb-4cd0-b5f8-5d92aa92286f)
+  )
+  (wire (pts (xy 46.99 46.99) (xy 46.99 41.91))
+    (stroke (width 0) (type default))
+    (uuid 3aa18e93-1142-49ac-bb66-2a6c5ae1c084)
+  )
+  (wire (pts (xy 57.15 46.99) (xy 57.15 52.07))
+    (stroke (width 0) (type default))
+    (uuid 3bd75b6e-b17e-4445-8a60-8eb1d987705d)
+  )
+  (wire (pts (xy 99.06 114.3) (xy 107.95 114.3))
+    (stroke (width 0) (type default))
+    (uuid 42f660cd-3877-4709-b9eb-d4ff407169bf)
+  )
+  (wire (pts (xy 149.86 73.66) (xy 146.05 73.66))
+    (stroke (width 0) (type default))
+    (uuid 439796a8-aef1-4bb4-9980-d53e25e18d7d)
+  )
+  (wire (pts (xy 215.9 146.05) (xy 224.79 146.05))
+    (stroke (width 0) (type default))
+    (uuid 44a3f310-a239-4593-9a4b-58fac9c7fd0d)
+  )
+  (wire (pts (xy 207.01 74.93) (xy 207.01 71.12))
+    (stroke (width 0) (type default))
+    (uuid 44ccbbae-0e22-47a8-b581-532f58a7c45f)
+  )
+  (wire (pts (xy 171.45 110.49) (xy 172.72 110.49))
+    (stroke (width 0) (type default))
+    (uuid 44e89c06-f1d8-4298-92d2-21e9a24314fe)
+  )
+  (wire (pts (xy 44.45 73.66) (xy 46.99 73.66))
+    (stroke (width 0) (type default))
+    (uuid 459f28a3-0552-4f08-ad94-c3c9f4c1ff53)
+  )
+  (wire (pts (xy 160.02 73.66) (xy 162.56 73.66))
+    (stroke (width 0) (type default))
+    (uuid 46099327-7222-42c6-bfd2-d89be19bf828)
+  )
+  (wire (pts (xy 181.61 78.74) (xy 180.34 78.74))
+    (stroke (width 0) (type default))
+    (uuid 463d95b3-f05f-4209-8c9f-6b9520b2505c)
+  )
+  (wire (pts (xy 46.99 147.32) (xy 46.99 142.24))
+    (stroke (width 0) (type default))
+    (uuid 47541d39-9682-4bc7-96ee-bdcb73e0d84e)
+  )
+  (wire (pts (xy 66.04 71.12) (xy 67.31 71.12))
+    (stroke (width 0) (type default))
+    (uuid 49bd87b7-9f98-43ea-bd72-bdcf2b0fbe8b)
+  )
+  (wire (pts (xy 215.9 50.8) (xy 224.79 50.8))
+    (stroke (width 0) (type default))
+    (uuid 4bd0e8e6-6979-48f3-9ac0-31a1ff27836a)
+  )
+  (wire (pts (xy 40.64 175.26) (xy 55.88 175.26))
+    (stroke (width 0) (type default))
+    (uuid 4d485993-8f89-45fa-8844-7efce1739e50)
+  )
+  (wire (pts (xy 44.45 41.91) (xy 46.99 41.91))
+    (stroke (width 0) (type default))
+    (uuid 50b73533-f491-4555-bb40-256c2f3c35df)
+  )
+  (wire (pts (xy 80.01 186.69) (xy 80.01 175.26))
+    (stroke (width 0) (type default))
+    (uuid 50c4b462-c254-47df-b60d-8b78bde9945c)
+  )
+  (wire (pts (xy 48.26 110.49) (xy 46.99 110.49))
+    (stroke (width 0) (type default))
+    (uuid 541365da-4179-4a90-a7ad-67b7e9375cd5)
+  )
+  (wire (pts (xy 66.04 39.37) (xy 64.77 39.37))
+    (stroke (width 0) (type default))
+    (uuid 559ae45a-8bc0-4998-a321-3e4e8b668956)
+  )
+  (wire (pts (xy 207.01 39.37) (xy 200.66 39.37))
+    (stroke (width 0) (type default))
+    (uuid 55eaeed1-f7b1-4129-98aa-ae7bb5c4cd28)
+  )
+  (wire (pts (xy 34.29 132.08) (xy 34.29 137.16))
+    (stroke (width 0) (type default))
+    (uuid 56ba525c-4e90-4f2d-9985-07865978ac62)
+  )
+  (wire (pts (xy 85.09 106.68) (xy 85.09 102.87))
+    (stroke (width 0) (type default))
+    (uuid 56f089d9-e6d8-46dd-be3d-e1e0f43bad89)
+  )
+  (wire (pts (xy 171.45 78.74) (xy 172.72 78.74))
+    (stroke (width 0) (type default))
+    (uuid 57af7530-f3b4-417f-9ae1-dcd9ea5654b0)
+  )
+  (wire (pts (xy 85.09 74.93) (xy 85.09 71.12))
+    (stroke (width 0) (type default))
+    (uuid 5907da08-ebaa-4629-a0d3-84362f345356)
+  )
+  (polyline (pts (xy 15.24 21.59) (xy 248.92 21.59))
+    (stroke (width 0) (type default))
+    (uuid 5936d855-9b1c-4065-b916-b97723b22d11)
+  )
+
+  (wire (pts (xy 163.83 46.99) (xy 162.56 46.99))
+    (stroke (width 0) (type default))
+    (uuid 5b447be0-4c5f-4905-ae00-083a84e1e3f8)
+  )
+  (wire (pts (xy 66.04 46.99) (xy 66.04 39.37))
+    (stroke (width 0) (type default))
+    (uuid 5b954675-1195-4870-bdb4-36b6a7dfd297)
+  )
+  (wire (pts (xy 66.04 134.62) (xy 64.77 134.62))
+    (stroke (width 0) (type default))
+    (uuid 5bca4898-7777-4a04-af7a-50a7c55dfb55)
+  )
+  (wire (pts (xy 200.66 106.68) (xy 200.66 102.87))
+    (stroke (width 0) (type default))
+    (uuid 5c4085e7-5195-471b-afbe-b74a3d93fa7c)
+  )
+  (wire (pts (xy 30.48 177.8) (xy 40.64 177.8))
+    (stroke (width 0) (type default))
+    (uuid 5ccdd1b2-7359-46a5-b48a-62625b1ebeab)
+  )
+  (wire (pts (xy 74.93 71.12) (xy 76.2 71.12))
+    (stroke (width 0) (type default))
+    (uuid 5cdf3c3e-0be7-455e-8d07-8e792675cca5)
+  )
+  (wire (pts (xy 162.56 115.57) (xy 162.56 110.49))
+    (stroke (width 0) (type default))
+    (uuid 5e39bbb5-4f2e-4441-b7e9-4366661ce38a)
+  )
+  (wire (pts (xy 34.29 137.16) (xy 30.48 137.16))
+    (stroke (width 0) (type default))
+    (uuid 5f9fe144-9906-476b-a00f-16c7548a0d23)
+  )
+  (wire (pts (xy 64.77 115.57) (xy 66.04 115.57))
+    (stroke (width 0) (type default))
+    (uuid 5fd2b4a8-99ed-4d65-a2a8-17d43f01383f)
+  )
+  (wire (pts (xy 163.83 52.07) (xy 162.56 52.07))
+    (stroke (width 0) (type default))
+    (uuid 6070d73c-a069-459a-acd7-83cc33f66dec)
+  )
+  (wire (pts (xy 26.67 177.8) (xy 30.48 177.8))
+    (stroke (width 0) (type default))
+    (uuid 60dbc930-472d-4562-8512-bf350090fc08)
+  )
+  (wire (pts (xy 91.44 71.12) (xy 99.06 71.12))
+    (stroke (width 0) (type default))
+    (uuid 61818aa0-ef53-407b-8190-223cfc3d9953)
+  )
+  (wire (pts (xy 207.01 71.12) (xy 215.9 71.12))
+    (stroke (width 0) (type default))
+    (uuid 6239ea8c-1fc9-44e3-be5f-c01dbcf10834)
+  )
+  (wire (pts (xy 85.09 138.43) (xy 85.09 134.62))
+    (stroke (width 0) (type default))
+    (uuid 62b2b557-90df-453b-b9b7-d30585bd6cb7)
+  )
+  (polyline (pts (xy 281.94 21.59) (xy 251.46 21.59))
+    (stroke (width 0) (type default))
+    (uuid 62efd371-7f9d-408e-8d2f-1a9f72eb55c7)
+  )
+
+  (wire (pts (xy 163.83 78.74) (xy 162.56 78.74))
+    (stroke (width 0) (type default))
+    (uuid 62fcc338-21ac-49b5-ae47-2b3cf2eb3be7)
+  )
+  (wire (pts (xy 181.61 142.24) (xy 181.61 134.62))
+    (stroke (width 0) (type default))
+    (uuid 63e0bbeb-f677-421a-8e11-004e129cdd7c)
+  )
+  (wire (pts (xy 48.26 78.74) (xy 46.99 78.74))
+    (stroke (width 0) (type default))
+    (uuid 647c52b8-378a-4543-9d87-1c9b512f1121)
+  )
+  (wire (pts (xy 181.61 46.99) (xy 180.34 46.99))
+    (stroke (width 0) (type default))
+    (uuid 652deb81-4915-4730-8e9a-c23922720f25)
+  )
+  (wire (pts (xy 215.9 76.2) (xy 215.9 82.55))
+    (stroke (width 0) (type default))
+    (uuid 66682fb4-b284-4125-b071-52c9b3ff5816)
+  )
+  (wire (pts (xy 232.41 114.3) (xy 238.76 114.3))
+    (stroke (width 0) (type default))
+    (uuid 6743ee87-6f25-4e7c-8e3e-804101f92a44)
+  )
+  (wire (pts (xy 200.66 138.43) (xy 200.66 134.62))
+    (stroke (width 0) (type default))
+    (uuid 68db784a-1160-4e93-a4f2-1d1f80c2c461)
+  )
+  (polyline (pts (xy 15.24 158.75) (xy 15.24 193.04))
+    (stroke (width 0) (type default))
+    (uuid 692e1468-0aec-498a-9d4d-e699575e20cb)
+  )
+  (polyline (pts (xy 281.94 156.21) (xy 281.94 21.59))
+    (stroke (width 0) (type default))
+    (uuid 69c26ceb-00a8-48a5-87fe-291ae71b003f)
+  )
+
+  (wire (pts (xy 149.86 73.66) (xy 152.4 73.66))
+    (stroke (width 0) (type default))
+    (uuid 6b01f1ee-72aa-46c1-a25f-e536b304aab9)
+  )
+  (wire (pts (xy 66.04 52.07) (xy 66.04 46.99))
+    (stroke (width 0) (type default))
+    (uuid 6b2b949b-a8b4-4f3c-8a91-6f9c77055ca0)
+  )
+  (wire (pts (xy 30.48 175.26) (xy 40.64 175.26))
+    (stroke (width 0) (type default))
+    (uuid 6be00c49-3aec-4ace-9d29-040f9b7924cc)
+  )
+  (wire (pts (xy 162.56 78.74) (xy 162.56 73.66))
+    (stroke (width 0) (type default))
+    (uuid 6db13793-945b-4983-a1bd-8ab9e6df94c9)
+  )
+  (wire (pts (xy 162.56 137.16) (xy 165.1 137.16))
+    (stroke (width 0) (type default))
+    (uuid 6ecb3fc9-aa59-49de-962b-0fec9bf3291b)
+  )
+  (wire (pts (xy 149.86 105.41) (xy 152.4 105.41))
+    (stroke (width 0) (type default))
+    (uuid 7004b8da-35ec-4b5c-b943-86674c4457aa)
+  )
+  (wire (pts (xy 34.29 41.91) (xy 34.29 44.45))
+    (stroke (width 0) (type default))
+    (uuid 703f14a8-8945-435d-8433-2beb57f30b86)
+  )
+  (wire (pts (xy 55.88 147.32) (xy 57.15 147.32))
+    (stroke (width 0) (type default))
+    (uuid 72293490-2800-461d-990c-000d4c53d55b)
+  )
+  (wire (pts (xy 44.45 105.41) (xy 46.99 105.41))
+    (stroke (width 0) (type default))
+    (uuid 72f98029-359b-4690-a55e-bb19a61ca497)
+  )
+  (wire (pts (xy 48.26 115.57) (xy 46.99 115.57))
+    (stroke (width 0) (type default))
+    (uuid 7317e093-d6bb-4ebb-b77b-3fcb81ddc284)
+  )
+  (wire (pts (xy 55.88 142.24) (xy 57.15 142.24))
+    (stroke (width 0) (type default))
+    (uuid 73ce722e-471b-4379-b0a1-3f8827a40ac4)
+  )
+  (wire (pts (xy 172.72 142.24) (xy 172.72 147.32))
+    (stroke (width 0) (type default))
+    (uuid 74c3cdd9-09ba-4dc1-bde0-c74fe504b430)
+  )
+  (wire (pts (xy 66.04 78.74) (xy 64.77 78.74))
+    (stroke (width 0) (type default))
+    (uuid 754e3bed-f2a1-4e51-bb20-7fbe48659f48)
+  )
+  (wire (pts (xy 55.88 186.69) (xy 55.88 180.34))
+    (stroke (width 0) (type default))
+    (uuid 75f1bc89-213c-4744-9f59-3a77b949ad4c)
+  )
+  (wire (pts (xy 200.66 134.62) (xy 199.39 134.62))
+    (stroke (width 0) (type default))
+    (uuid 76c49e55-3aa9-4189-82eb-79c5c6be7cf5)
+  )
+  (wire (pts (xy 181.61 71.12) (xy 182.88 71.12))
+    (stroke (width 0) (type default))
+    (uuid 77d7932b-1dfa-4845-a60e-8129fb5dfd96)
+  )
+  (wire (pts (xy 66.04 134.62) (xy 67.31 134.62))
+    (stroke (width 0) (type default))
+    (uuid 77e0db34-105a-40cd-9cc1-53693a5b8e29)
+  )
+  (wire (pts (xy 207.01 102.87) (xy 200.66 102.87))
+    (stroke (width 0) (type default))
+    (uuid 7907a3e9-4896-48b0-81ea-d563e1de273a)
+  )
+  (wire (pts (xy 115.57 50.8) (xy 121.92 50.8))
+    (stroke (width 0) (type default))
+    (uuid 798d281a-e948-4559-b808-2ccfc68d9cdd)
+  )
+  (wire (pts (xy 77.47 166.37) (xy 49.53 166.37))
+    (stroke (width 0) (type default))
+    (uuid 7bf9cad1-d287-4208-a16b-dd2a58e9567c)
+  )
+  (wire (pts (xy 190.5 134.62) (xy 191.77 134.62))
+    (stroke (width 0) (type default))
+    (uuid 7e3675f5-a0c1-41db-86bf-ae5db7f6fd88)
+  )
+  (wire (pts (xy 215.9 114.3) (xy 224.79 114.3))
+    (stroke (width 0) (type default))
+    (uuid 7f83de11-266b-4c47-87e7-f9d5f55327d0)
+  )
+  (wire (pts (xy 66.04 147.32) (xy 66.04 142.24))
+    (stroke (width 0) (type default))
+    (uuid 7f8527b4-c8da-4016-ab77-a945f40a2e68)
+  )
+  (wire (pts (xy 55.88 83.82) (xy 57.15 83.82))
+    (stroke (width 0) (type default))
+    (uuid 801dc75d-c910-46d4-9867-90b7fb11c57b)
+  )
+  (wire (pts (xy 215.9 44.45) (xy 215.9 50.8))
+    (stroke (width 0) (type default))
+    (uuid 812228ea-10ca-4c98-a067-778cf5df0fa3)
+  )
+  (wire (pts (xy 232.41 50.8) (xy 238.76 50.8))
+    (stroke (width 0) (type default))
+    (uuid 820479e2-4265-4a9d-b520-669742654fef)
+  )
+  (wire (pts (xy 215.9 107.95) (xy 215.9 114.3))
+    (stroke (width 0) (type default))
+    (uuid 828b65f4-a2bb-444a-a552-fc8c32a49b7f)
+  )
+  (wire (pts (xy 207.01 134.62) (xy 215.9 134.62))
+    (stroke (width 0) (type default))
+    (uuid 85e51d1d-8a89-4bc5-ac0b-addc81970e0d)
+  )
+  (wire (pts (xy 207.01 71.12) (xy 200.66 71.12))
+    (stroke (width 0) (type default))
+    (uuid 87086df2-fb06-409a-ab5a-20835815cefc)
+  )
+  (wire (pts (xy 115.57 114.3) (xy 121.92 114.3))
+    (stroke (width 0) (type default))
+    (uuid 8823a4a5-39ad-4e86-ad71-0549012bc61e)
+  )
+  (wire (pts (xy 55.88 110.49) (xy 57.15 110.49))
+    (stroke (width 0) (type default))
+    (uuid 8828a378-85b2-4e12-bc8b-796caab09747)
+  )
+  (wire (pts (xy 85.09 134.62) (xy 83.82 134.62))
+    (stroke (width 0) (type default))
+    (uuid 884c901a-0ecd-472d-ae80-f9e6a815dae8)
+  )
+  (wire (pts (xy 238.76 82.55) (xy 238.76 73.66))
+    (stroke (width 0) (type default))
+    (uuid 8867d2e3-ecbd-40b8-a90c-1ac7402c8a24)
+  )
+  (wire (pts (xy 91.44 43.18) (xy 91.44 39.37))
+    (stroke (width 0) (type default))
+    (uuid 8884ba66-a290-4714-94c3-3f8cbe3b7500)
+  )
+  (wire (pts (xy 34.29 137.16) (xy 36.83 137.16))
+    (stroke (width 0) (type default))
+    (uuid 89185d22-1648-4308-8ac4-866b050953f7)
+  )
+  (wire (pts (xy 238.76 114.3) (xy 238.76 105.41))
+    (stroke (width 0) (type default))
+    (uuid 8972bf5f-1d8b-4289-a4ca-b859b9293f04)
+  )
+  (wire (pts (xy 74.93 102.87) (xy 76.2 102.87))
+    (stroke (width 0) (type default))
+    (uuid 89b22302-c168-4482-af55-bf6922045e96)
+  )
+  (wire (pts (xy 200.66 71.12) (xy 199.39 71.12))
+    (stroke (width 0) (type default))
+    (uuid 8ad1d36e-0976-4419-994b-c69c892d846d)
+  )
+  (wire (pts (xy 149.86 137.16) (xy 152.4 137.16))
+    (stroke (width 0) (type default))
+    (uuid 8cedaeba-1ad9-4dc7-8f3a-e9325f6bcb0a)
+  )
+  (wire (pts (xy 181.61 71.12) (xy 180.34 71.12))
+    (stroke (width 0) (type default))
+    (uuid 8d6f9951-e794-4e1e-8ea4-619082d0a87d)
+  )
+  (wire (pts (xy 26.67 175.26) (xy 30.48 175.26))
+    (stroke (width 0) (type default))
+    (uuid 8e825f54-105c-4f3d-95c8-c363ded489c7)
+  )
+  (wire (pts (xy 171.45 147.32) (xy 172.72 147.32))
+    (stroke (width 0) (type default))
+    (uuid 8f1c70fc-fd9c-4bc1-9c27-ece239628f70)
+  )
+  (wire (pts (xy 121.92 114.3) (xy 121.92 105.41))
+    (stroke (width 0) (type default))
+    (uuid 8fd9a358-c7dd-42a6-8002-7155ba98c44b)
+  )
+  (wire (pts (xy 163.83 110.49) (xy 162.56 110.49))
+    (stroke (width 0) (type default))
+    (uuid 90698688-718c-4ca0-9541-7340ef8f804e)
+  )
+  (wire (pts (xy 46.99 110.49) (xy 46.99 105.41))
+    (stroke (width 0) (type default))
+    (uuid 941c4519-c6b3-4ee7-9088-dc8e5fb1c0ff)
+  )
+  (wire (pts (xy 232.41 82.55) (xy 238.76 82.55))
+    (stroke (width 0) (type default))
+    (uuid 950bb81d-cc16-411e-a16b-99bd79c0e9a7)
+  )
+  (wire (pts (xy 99.06 76.2) (xy 99.06 82.55))
+    (stroke (width 0) (type default))
+    (uuid 9561f6e3-dc70-4941-9388-a4d4558f89f1)
+  )
+  (polyline (pts (xy 248.92 21.59) (xy 248.92 156.21))
+    (stroke (width 0) (type default))
+    (uuid 9602774a-a83d-40d4-8b52-2032fb7f02b2)
+  )
+
+  (wire (pts (xy 160.02 105.41) (xy 162.56 105.41))
+    (stroke (width 0) (type default))
+    (uuid 9655df47-9c83-4bdd-af30-a6027d16886b)
+  )
+  (wire (pts (xy 215.9 139.7) (xy 215.9 146.05))
+    (stroke (width 0) (type default))
+    (uuid 967367d2-19cf-4bd9-ac51-0f5211a49b81)
+  )
+  (wire (pts (xy 34.29 100.33) (xy 34.29 105.41))
+    (stroke (width 0) (type default))
+    (uuid 9723ad08-2615-4238-868d-dbf08ca39a40)
+  )
+  (wire (pts (xy 181.61 83.82) (xy 181.61 78.74))
+    (stroke (width 0) (type default))
+    (uuid 9760584c-7503-40e6-923e-60cef5a06b57)
+  )
+  (wire (pts (xy 91.44 134.62) (xy 85.09 134.62))
+    (stroke (width 0) (type default))
+    (uuid 9772302d-7952-4d9c-97d8-d8d4a1d0ba16)
+  )
+  (wire (pts (xy 46.99 105.41) (xy 49.53 105.41))
+    (stroke (width 0) (type default))
+    (uuid 978c349e-55e5-4146-abfa-56e72553a6b7)
+  )
+  (wire (pts (xy 215.9 82.55) (xy 224.79 82.55))
+    (stroke (width 0) (type default))
+    (uuid 98c3e67c-076f-48d1-a286-912840378727)
+  )
+  (wire (pts (xy 149.86 41.91) (xy 149.86 44.45))
+    (stroke (width 0) (type default))
+    (uuid 98d32911-ffec-4ea7-ab68-c4cb6ace3e41)
+  )
+  (wire (pts (xy 162.56 46.99) (xy 162.56 41.91))
+    (stroke (width 0) (type default))
+    (uuid 9974b1f2-ad1c-4a17-b6f1-fdb21461f83d)
+  )
+  (wire (pts (xy 181.61 78.74) (xy 181.61 71.12))
+    (stroke (width 0) (type default))
+    (uuid 99a42809-69e8-4dc0-bd0f-e6c93761e3de)
+  )
+  (wire (pts (xy 149.86 132.08) (xy 149.86 137.16))
+    (stroke (width 0) (type default))
+    (uuid 9c1df874-405b-47be-847b-853f65fb3f16)
+  )
+  (wire (pts (xy 55.88 46.99) (xy 57.15 46.99))
+    (stroke (width 0) (type default))
+    (uuid 9cbf565c-8fbd-412e-a606-90182b4cd187)
+  )
+  (wire (pts (xy 80.01 175.26) (xy 72.39 175.26))
+    (stroke (width 0) (type default))
+    (uuid 9f7f6b6e-865d-43f5-b897-67533fdf3eb9)
+  )
+  (polyline (pts (xy 251.46 21.59) (xy 251.46 156.21))
+    (stroke (width 0) (type default))
+    (uuid a01eef96-d153-43c6-b409-cd8ff79c6935)
+  )
+
+  (wire (pts (xy 66.04 78.74) (xy 66.04 71.12))
+    (stroke (width 0) (type default))
+    (uuid a0e61432-7d8c-44b1-940e-09e5fc6da3a7)
+  )
+  (wire (pts (xy 162.56 110.49) (xy 162.56 105.41))
+    (stroke (width 0) (type default))
+    (uuid a29e6e67-f702-4d3e-a689-52571b29a0b9)
+  )
+  (wire (pts (xy 46.99 83.82) (xy 46.99 78.74))
+    (stroke (width 0) (type default))
+    (uuid a4145751-9472-47bb-a62f-ff72f603424d)
+  )
+  (wire (pts (xy 160.02 137.16) (xy 162.56 137.16))
+    (stroke (width 0) (type default))
+    (uuid a70bcd52-2a85-4b53-af28-ffbd9c5f7fb7)
+  )
+  (wire (pts (xy 162.56 73.66) (xy 165.1 73.66))
+    (stroke (width 0) (type default))
+    (uuid a9d5d5cf-a752-4538-85b5-06de2525c4c5)
+  )
+  (polyline (pts (xy 251.46 156.21) (xy 281.94 156.21))
+    (stroke (width 0) (type default))
+    (uuid aa0abcf1-b68c-4da5-b03d-fab424f5ef1c)
+  )
+
+  (wire (pts (xy 74.93 39.37) (xy 76.2 39.37))
+    (stroke (width 0) (type default))
+    (uuid ad3c6c2f-6691-45bf-8059-a58e249b2232)
+  )
+  (wire (pts (xy 171.45 115.57) (xy 172.72 115.57))
+    (stroke (width 0) (type default))
+    (uuid ae312b0c-8b1b-44a7-a974-ee0dcf2b3b6f)
+  )
+  (wire (pts (xy 91.44 74.93) (xy 91.44 71.12))
+    (stroke (width 0) (type default))
+    (uuid af027983-ebf2-462a-b70d-c385f5c06cdf)
+  )
+  (wire (pts (xy 163.83 142.24) (xy 162.56 142.24))
+    (stroke (width 0) (type default))
+    (uuid af86dbca-43f6-4fac-8598-da8a38492a61)
+  )
+  (wire (pts (xy 66.04 110.49) (xy 66.04 102.87))
+    (stroke (width 0) (type default))
+    (uuid afc61201-f9fa-4f68-808a-7f6d6e989a77)
+  )
+  (wire (pts (xy 64.77 147.32) (xy 66.04 147.32))
+    (stroke (width 0) (type default))
+    (uuid b05c0fbc-8094-4117-a018-4788cb77e6dc)
+  )
+  (wire (pts (xy 46.99 115.57) (xy 46.99 110.49))
+    (stroke (width 0) (type default))
+    (uuid b0d5881a-19b0-44d5-b2d9-a5a91bab9f70)
+  )
+  (wire (pts (xy 40.64 177.8) (xy 49.53 177.8))
+    (stroke (width 0) (type default))
+    (uuid b1790080-1c5c-4d53-a74d-ca3e2c544a30)
+  )
+  (wire (pts (xy 200.66 43.18) (xy 200.66 39.37))
+    (stroke (width 0) (type default))
+    (uuid b2682a1b-49ba-45d5-9fee-e5efd1a9ffc0)
+  )
+  (wire (pts (xy 181.61 39.37) (xy 182.88 39.37))
+    (stroke (width 0) (type default))
+    (uuid b29ea114-64be-42ef-9226-51e27add50e2)
+  )
+  (wire (pts (xy 91.44 134.62) (xy 99.06 134.62))
+    (stroke (width 0) (type default))
+    (uuid b2f668cd-3f6e-4e29-a544-251942116c03)
+  )
+  (wire (pts (xy 49.53 166.37) (xy 49.53 177.8))
+    (stroke (width 0) (type default))
+    (uuid b357e682-0d67-4081-b9b4-6426197ed915)
+  )
+  (wire (pts (xy 162.56 41.91) (xy 165.1 41.91))
+    (stroke (width 0) (type default))
+    (uuid b384dc4b-337e-49ff-acbd-1babd9cc5b18)
+  )
+  (wire (pts (xy 207.01 39.37) (xy 215.9 39.37))
+    (stroke (width 0) (type default))
+    (uuid b4212fca-28bb-446a-9a4a-e1f6272a3ca9)
+  )
+  (wire (pts (xy 66.04 102.87) (xy 64.77 102.87))
+    (stroke (width 0) (type default))
+    (uuid b518205f-cecd-4aa4-ba52-d5d4380752ab)
+  )
+  (wire (pts (xy 180.34 83.82) (xy 181.61 83.82))
+    (stroke (width 0) (type default))
+    (uuid b6d14291-e0cf-406b-8b1f-3aff6d209a43)
+  )
+  (wire (pts (xy 91.44 102.87) (xy 99.06 102.87))
+    (stroke (width 0) (type default))
+    (uuid b8d215d9-f027-44a5-995b-a4cf27cee050)
+  )
+  (wire (pts (xy 200.66 39.37) (xy 199.39 39.37))
+    (stroke (width 0) (type default))
+    (uuid b9cd95b9-f0f7-4968-b3df-3e1bde73f322)
+  )
+  (wire (pts (xy 91.44 71.12) (xy 85.09 71.12))
+    (stroke (width 0) (type default))
+    (uuid ba9ae457-e80f-498e-b389-7e4f3399fe53)
+  )
+  (wire (pts (xy 181.61 115.57) (xy 181.61 110.49))
+    (stroke (width 0) (type default))
+    (uuid bab1d7e1-3e3f-4258-b37c-882af4580b43)
+  )
+  (wire (pts (xy 34.29 41.91) (xy 36.83 41.91))
+    (stroke (width 0) (type default))
+    (uuid bb97fd5e-b024-4bd2-9100-1c8066f2e080)
+  )
+  (wire (pts (xy 115.57 82.55) (xy 121.92 82.55))
+    (stroke (width 0) (type default))
+    (uuid bbd71fbb-8cf4-49c8-a065-19c2b5860b2c)
+  )
+  (polyline (pts (xy 15.24 156.21) (xy 248.92 156.21))
+    (stroke (width 0) (type default))
+    (uuid bd66d9e3-f72e-4f62-a129-507c6509d3b2)
+  )
+
+  (wire (pts (xy 66.04 83.82) (xy 66.04 78.74))
+    (stroke (width 0) (type default))
+    (uuid be418376-031e-4563-af6e-06de98cebaf1)
+  )
+  (wire (pts (xy 149.86 137.16) (xy 149.86 139.7))
+    (stroke (width 0) (type default))
+    (uuid be840d05-1b00-49ff-b9dc-649829b8e3bc)
+  )
+  (wire (pts (xy 181.61 102.87) (xy 182.88 102.87))
+    (stroke (width 0) (type default))
+    (uuid bf07b7c1-faef-45b1-aa77-6cb820ed2d52)
+  )
+  (polyline (pts (xy 15.24 156.21) (xy 15.24 21.59))
+    (stroke (width 0) (type default))
+    (uuid c1a6067d-2d9c-437c-9e8b-ea6ea955d6a3)
+  )
+
+  (wire (pts (xy 207.01 106.68) (xy 207.01 102.87))
+    (stroke (width 0) (type default))
+    (uuid c40ea1ef-bfc3-4887-a9ee-b9820bcd555c)
+  )
+  (wire (pts (xy 172.72 110.49) (xy 172.72 115.57))
+    (stroke (width 0) (type default))
+    (uuid c48b8b65-a64e-43d7-b55a-e5b581c7b4bf)
+  )
+  (wire (pts (xy 91.44 39.37) (xy 85.09 39.37))
+    (stroke (width 0) (type default))
+    (uuid c4a2c339-f17f-4ee5-a6c2-e175645bb3dc)
+  )
+  (wire (pts (xy 34.29 68.58) (xy 34.29 73.66))
+    (stroke (width 0) (type default))
+    (uuid c6128af2-f098-4ffd-8867-12a11e228c92)
+  )
+  (wire (pts (xy 171.45 52.07) (xy 172.72 52.07))
+    (stroke (width 0) (type default))
+    (uuid c6d22ce1-e474-4ceb-bd92-b04f7d4ee342)
+  )
+  (wire (pts (xy 34.29 73.66) (xy 34.29 76.2))
+    (stroke (width 0) (type default))
+    (uuid c8201bd6-9468-4d3f-a6df-b7a8dd72776d)
+  )
+  (wire (pts (xy 163.83 147.32) (xy 162.56 147.32))
+    (stroke (width 0) (type default))
+    (uuid c91f0916-92d5-4914-8034-c30d7ed8d1f5)
+  )
+  (wire (pts (xy 72.39 177.8) (xy 77.47 177.8))
+    (stroke (width 0) (type default))
+    (uuid ca332236-e36b-4bdb-ba73-d15da59282cc)
+  )
+  (wire (pts (xy 91.44 39.37) (xy 99.06 39.37))
+    (stroke (width 0) (type default))
+    (uuid ccf4557c-1230-416c-943c-7f5b1c827cff)
+  )
+  (wire (pts (xy 190.5 39.37) (xy 191.77 39.37))
+    (stroke (width 0) (type default))
+    (uuid cd670ec3-4f57-45e1-a9f9-4d8c67d4c05a)
+  )
+  (wire (pts (xy 85.09 39.37) (xy 83.82 39.37))
+    (stroke (width 0) (type default))
+    (uuid cf0f5869-e477-4a0d-bb43-0ab2e71a8224)
+  )
+  (wire (pts (xy 48.26 147.32) (xy 46.99 147.32))
+    (stroke (width 0) (type default))
+    (uuid cfafcacb-7621-4ed5-b21e-9455a1db9b19)
+  )
+  (polyline (pts (xy 15.24 158.75) (xy 97.79 158.75))
+    (stroke (width 0) (type default))
+    (uuid d08a51a8-4813-4a45-a6b5-128779bca512)
+  )
+
+  (wire (pts (xy 74.93 134.62) (xy 76.2 134.62))
+    (stroke (width 0) (type default))
+    (uuid d14cfe49-072b-4a30-b578-737c542052c7)
+  )
+  (wire (pts (xy 149.86 137.16) (xy 146.05 137.16))
+    (stroke (width 0) (type default))
+    (uuid d441123f-0b46-450d-b281-98a4300e6b4f)
+  )
+  (wire (pts (xy 59.69 186.69) (xy 55.88 186.69))
+    (stroke (width 0) (type default))
+    (uuid d4974e74-f5f3-4f9f-91f5-b10ad4ace002)
+  )
+  (wire (pts (xy 66.04 71.12) (xy 64.77 71.12))
+    (stroke (width 0) (type default))
+    (uuid d4d7933a-7c7c-445b-a871-99de630d20c8)
+  )
+  (wire (pts (xy 91.44 102.87) (xy 85.09 102.87))
+    (stroke (width 0) (type default))
+    (uuid d5399a89-ef6d-4a85-a80d-5978e44e29b8)
+  )
+  (wire (pts (xy 238.76 146.05) (xy 238.76 137.16))
+    (stroke (width 0) (type default))
+    (uuid d5fbc565-084b-43a0-a745-263c5f0097c5)
+  )
+  (wire (pts (xy 46.99 142.24) (xy 46.99 137.16))
+    (stroke (width 0) (type default))
+    (uuid d6559cc9-f433-4c8a-aa06-756c5dc96812)
+  )
+  (wire (pts (xy 181.61 134.62) (xy 182.88 134.62))
+    (stroke (width 0) (type default))
+    (uuid d67246cf-984e-4ddc-a6d1-b06372226914)
+  )
+  (wire (pts (xy 181.61 110.49) (xy 180.34 110.49))
+    (stroke (width 0) (type default))
+    (uuid d8bc0d3c-00d2-4c6c-8aed-b3f79a717fb5)
+  )
+  (wire (pts (xy 48.26 142.24) (xy 46.99 142.24))
+    (stroke (width 0) (type default))
+    (uuid dd057d5e-b071-4dca-906b-79fb26f971d8)
+  )
+  (wire (pts (xy 66.04 115.57) (xy 66.04 110.49))
+    (stroke (width 0) (type default))
+    (uuid dd33cdf8-d70c-4112-a2d4-23a452141b78)
+  )
+  (wire (pts (xy 149.86 68.58) (xy 149.86 73.66))
+    (stroke (width 0) (type default))
+    (uuid ded07aff-3f2e-4f02-b82a-46793b291318)
+  )
+  (wire (pts (xy 200.66 74.93) (xy 200.66 71.12))
+    (stroke (width 0) (type default))
+    (uuid df056ee8-44b7-4f50-b83b-792263501635)
+  )
+  (wire (pts (xy 180.34 115.57) (xy 181.61 115.57))
+    (stroke (width 0) (type default))
+    (uuid dfbf5e11-998f-45d3-b626-d55dbe6fc792)
+  )
+  (wire (pts (xy 99.06 107.95) (xy 99.06 114.3))
+    (stroke (width 0) (type default))
+    (uuid e08d8f4b-19c3-41ac-a561-ddfca94d24c5)
+  )
+  (wire (pts (xy 99.06 139.7) (xy 99.06 146.05))
+    (stroke (width 0) (type default))
+    (uuid e1758192-52e8-4172-a750-99c4d47e3a4a)
+  )
+  (wire (pts (xy 66.04 102.87) (xy 67.31 102.87))
+    (stroke (width 0) (type default))
+    (uuid e1907077-4ac6-4334-8a71-7bfbd65e5ed8)
+  )
+  (wire (pts (xy 34.29 137.16) (xy 34.29 139.7))
+    (stroke (width 0) (type default))
+    (uuid e19e6db6-23e4-46d4-9eec-fc5267c2797b)
+  )
+  (wire (pts (xy 99.06 50.8) (xy 107.95 50.8))
+    (stroke (width 0) (type default))
+    (uuid e28d50b4-02b0-4a39-8c57-9664c5d95f78)
+  )
+  (wire (pts (xy 55.88 115.57) (xy 57.15 115.57))
+    (stroke (width 0) (type default))
+    (uuid e5110b4d-308c-4a46-8416-a6146a067c27)
+  )
+  (wire (pts (xy 85.09 102.87) (xy 83.82 102.87))
+    (stroke (width 0) (type default))
+    (uuid e51abf12-c4b2-43f4-b0e8-fb82a4769dd2)
+  )
+  (polyline (pts (xy 97.79 193.04) (xy 97.79 158.75))
+    (stroke (width 0) (type default))
+    (uuid e6bb139c-7c11-40c6-8362-fb1c17f1c68a)
+  )
+
+  (wire (pts (xy 121.92 146.05) (xy 121.92 137.16))
+    (stroke (width 0) (type default))
+    (uuid e79b6c0a-f2ac-4a94-bf33-fb2f834a6785)
+  )
+  (wire (pts (xy 232.41 146.05) (xy 238.76 146.05))
+    (stroke (width 0) (type default))
+    (uuid e7ade246-b774-4925-ae47-cabbcddde1a2)
+  )
+  (wire (pts (xy 149.86 36.83) (xy 149.86 41.91))
+    (stroke (width 0) (type default))
+    (uuid e942562c-9de4-446d-8c69-15e9a30b2fa2)
+  )
+  (wire (pts (xy 238.76 50.8) (xy 238.76 41.91))
+    (stroke (width 0) (type default))
+    (uuid ea4456f0-db68-4948-b3e9-211272cf1dc8)
+  )
+  (wire (pts (xy 46.99 78.74) (xy 46.99 73.66))
+    (stroke (width 0) (type default))
+    (uuid ea8f9907-d1c3-4190-ba4c-ea6d1903e9e5)
+  )
+  (wire (pts (xy 181.61 110.49) (xy 181.61 102.87))
+    (stroke (width 0) (type default))
+    (uuid eae4eadd-fca4-47c1-888a-aa37e7ff4447)
+  )
+  (wire (pts (xy 66.04 46.99) (xy 64.77 46.99))
+    (stroke (width 0) (type default))
+    (uuid ebf0bce4-d77e-4c9f-9816-c95f4ae5b429)
+  )
+  (wire (pts (xy 181.61 102.87) (xy 180.34 102.87))
+    (stroke (width 0) (type default))
+    (uuid ec9affe5-ef88-44f1-b35a-a069792c750a)
+  )
+  (wire (pts (xy 115.57 146.05) (xy 121.92 146.05))
+    (stroke (width 0) (type default))
+    (uuid ecc5f3bc-a981-4bc5-98dc-0a59b53e42a8)
+  )
+  (wire (pts (xy 66.04 39.37) (xy 67.31 39.37))
+    (stroke (width 0) (type default))
+    (uuid ed59387f-9b06-43e0-815f-b3e549444c05)
+  )
+  (wire (pts (xy 64.77 52.07) (xy 66.04 52.07))
+    (stroke (width 0) (type default))
+    (uuid ed67de84-1d0d-401c-beaf-64d290fb6f9c)
+  )
+  (wire (pts (xy 99.06 146.05) (xy 107.95 146.05))
+    (stroke (width 0) (type default))
+    (uuid ee14d6ee-f4b3-4cb7-8f6f-60b708d663cb)
+  )
+  (wire (pts (xy 57.15 78.74) (xy 57.15 83.82))
+    (stroke (width 0) (type default))
+    (uuid f1a5c31a-1edb-424d-9d58-f26705436798)
+  )
+  (wire (pts (xy 181.61 142.24) (xy 180.34 142.24))
+    (stroke (width 0) (type default))
+    (uuid f3e42b6c-efcc-439d-a866-671d3b712887)
+  )
+  (wire (pts (xy 66.04 110.49) (xy 64.77 110.49))
+    (stroke (width 0) (type default))
+    (uuid f5ab31d6-63a7-4c1a-b7b4-9f48d7dff7de)
+  )
+  (wire (pts (xy 66.04 142.24) (xy 66.04 134.62))
+    (stroke (width 0) (type default))
+    (uuid f78bad86-ff81-4364-a845-cdf1a5927ec3)
+  )
+  (wire (pts (xy 190.5 71.12) (xy 191.77 71.12))
+    (stroke (width 0) (type default))
+    (uuid f8a4f13b-6657-40cc-a5b0-c9253461b513)
+  )
+  (wire (pts (xy 48.26 46.99) (xy 46.99 46.99))
+    (stroke (width 0) (type default))
+    (uuid f96028c5-16b5-4754-90f3-7809ccf6d7dc)
+  )
+  (wire (pts (xy 85.09 71.12) (xy 83.82 71.12))
+    (stroke (width 0) (type default))
+    (uuid f9a26824-7c03-47fa-bf1f-d2de3f8f3df9)
+  )
+  (wire (pts (xy 34.29 73.66) (xy 36.83 73.66))
+    (stroke (width 0) (type default))
+    (uuid fb39890e-968c-4a3c-84a5-3d3852439daa)
+  )
+  (wire (pts (xy 207.01 138.43) (xy 207.01 134.62))
+    (stroke (width 0) (type default))
+    (uuid fb670c69-7319-4a2a-b302-f918f203ece0)
+  )
+  (wire (pts (xy 34.29 41.91) (xy 30.48 41.91))
+    (stroke (width 0) (type default))
+    (uuid fbc942bb-c9b8-4df0-a511-821e091a5b5f)
+  )
+  (wire (pts (xy 171.45 142.24) (xy 172.72 142.24))
+    (stroke (width 0) (type default))
+    (uuid fd02555e-aa05-4d7c-b5b2-b280bae65516)
+  )
+  (wire (pts (xy 207.01 102.87) (xy 215.9 102.87))
+    (stroke (width 0) (type default))
+    (uuid feb32d0a-6142-4cbe-ad99-bf47f17bf403)
+  )
+  (wire (pts (xy 200.66 102.87) (xy 199.39 102.87))
+    (stroke (width 0) (type default))
+    (uuid fed1139b-59fa-4523-bc21-c73922bca6aa)
+  )
+  (wire (pts (xy 46.99 52.07) (xy 46.99 46.99))
+    (stroke (width 0) (type default))
+    (uuid ff6fa2b8-03df-49d2-9b38-11d7280f9c8d)
+  )
+  (wire (pts (xy 57.15 142.24) (xy 57.15 147.32))
+    (stroke (width 0) (type default))
+    (uuid ff91f950-6863-4f2f-9dfc-e939c2c0d3fc)
+  )
+
+  (text "FRONTEND" (at 231.14 26.67 0)
+    (effects (font (size 1.27 1.27)) (justify left bottom))
+    (uuid 1fb77563-058d-432d-87c7-0044f8e6c6b5)
+  )
+  (text "POWER BYPASS" (at 265.43 25.4 0)
+    (effects (font (size 1.27 1.27)) (justify left bottom))
+    (uuid 83e8e8a8-8346-4e65-a851-3026014d050f)
+  )
+  (text "NEGATIVE POWER SUPPLY" (at 71.12 162.56 0)
+    (effects (font (size 1.27 1.27)) (justify left bottom))
+    (uuid a8349830-9a78-4157-befc-9d7a3199d9c6)
+  )
+
+  (hierarchical_label "IN2" (shape input) (at 22.86 73.66 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 095889ff-1258-4962-8ef5-e079ca4730b0)
+  )
+  (hierarchical_label "IN4" (shape input) (at 22.86 137.16 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 183c4e1f-e8ed-4c44-aca5-00a6e7f104bd)
+  )
+  (hierarchical_label "OPA6" (shape output) (at 238.76 73.66 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 191b489b-9c9c-4293-b18f-6cfe8a786fbf)
+  )
+  (hierarchical_label "OPA3" (shape output) (at 121.92 105.41 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 1c5ec913-fd7a-4acf-991f-676597b72a7b)
+  )
+  (hierarchical_label "IN6" (shape input) (at 138.43 73.66 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 25ccf3a5-f991-4eb6-8aa4-b19afbe69d98)
+  )
+  (hierarchical_label "IN7" (shape input) (at 138.43 105.41 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 486c5139-5037-47dd-ba8d-7e40cd962d5f)
+  )
+  (hierarchical_label "OPA1" (shape output) (at 121.92 41.91 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 5487cb54-ebcb-4a95-9dc1-c4afcac73274)
+  )
+  (hierarchical_label "IN1" (shape input) (at 22.86 41.91 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 62c5d4b7-a4c9-441a-9d5e-38341c55e812)
+  )
+  (hierarchical_label "OPA8" (shape output) (at 238.76 137.16 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 7c5dab16-7f24-4943-ba6f-50b93bbbdb3c)
+  )
+  (hierarchical_label "OPA7" (shape output) (at 238.76 105.41 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 7ca4fbdc-c4a4-4a1e-9b38-ea6149f179ac)
+  )
+  (hierarchical_label "OPA2" (shape output) (at 121.92 73.66 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 80175f22-61e2-488b-85c2-ab6183c3b752)
+  )
+  (hierarchical_label "IN8" (shape input) (at 138.43 137.16 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 8b922b9f-b071-466c-ae5e-a5c70fb6b137)
+  )
+  (hierarchical_label "IN3" (shape input) (at 22.86 105.41 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 8f652438-dff1-488d-aeb7-19dae13c8631)
+  )
+  (hierarchical_label "OPA4" (shape output) (at 121.92 137.16 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid c498909c-955a-4736-be4c-ee01a4debddb)
+  )
+  (hierarchical_label "OPA5" (shape output) (at 238.76 41.91 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid c541cd7d-a4b8-4c64-bb19-274f02a109dc)
+  )
+  (hierarchical_label "IN5" (shape input) (at 138.43 41.91 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid e14df242-54d3-44d2-ad93-1a1e2eaf7375)
+  )
+
+  (symbol (lib_id "power:GND") (at 49.53 68.58 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 001b0ab0-d03e-4ed1-86f5-ea3b6344b2b2)
+    (property "Reference" "#PWR014" (at 43.18 68.58 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 45.0866 68.58 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 49.53 68.58 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 49.53 68.58 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid a4a01aba-1c7f-4c2d-9dce-beba82082c0e))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR014") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:-5V") (at 142.24 95.25 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 01cc89dd-9496-414e-b78b-77265dee3e00)
+    (property "Reference" "#PWR027" (at 142.24 92.71 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "-5V" (at 142.24 91.6742 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 142.24 95.25 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 142.24 95.25 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid fc848a0f-06fd-4509-81ea-959cab880cb5))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR027") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 265.43 31.75 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 02a7dffd-c105-4085-8e35-a47c36b5b30f)
+    (property "Reference" "#PWR058" (at 265.43 35.56 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 265.43 28.1742 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 265.43 31.75 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 265.43 31.75 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 9135642e-a563-4967-a87a-b265126f6983))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR058") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:-5V") (at 142.24 31.75 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 03ff0878-5d84-4c4c-b9fc-a148023ad163)
+    (property "Reference" "#PWR025" (at 142.24 29.21 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "-5V" (at 142.24 28.1742 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 142.24 31.75 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 142.24 31.75 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 89b9ba12-6fdd-4fd7-8dfb-59e0a4292826))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR025") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 34.29 143.51 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 04ee6531-cb19-4dd9-b501-e46793965e45)
+    (property "Reference" "R4" (at 35.56 143.51 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1M" (at 34.29 144.78 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 32.512 143.51 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 34.29 143.51 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid d609bf84-ae14-4984-b25f-09b8d15e6729))
+    (pin "2" (uuid 809d17d8-851b-4840-9552-54a8196e8ddd))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R4") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Connector:TestPoint") (at 87.63 172.72 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 0bf8b453-c325-45d3-a020-9f3723c3ee5d)
+    (property "Reference" "TP3" (at 92.71 172.72 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "TestPoint" (at 92.71 174.625 90)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Footprint" "TestPoint:TestPoint_THTPad_D2.0mm_Drill1.0mm" (at 87.63 177.8 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 87.63 177.8 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 527e7177-33de-4a87-be9c-1a59a47763f1))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "TP3") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:-5V") (at 142.24 127 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 0ca5dd44-c27a-425f-9a07-05ce57e50727)
+    (property "Reference" "#PWR028" (at 142.24 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "-5V" (at 142.24 123.4242 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 142.24 127 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 142.24 127 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 31c05e83-d804-40dd-8b27-2e9ae46dd1b0))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR028") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 91.44 114.3 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 0d6bef42-b4d0-4386-987f-e572b0cc1c2a)
+    (property "Reference" "#PWR023" (at 91.44 120.65 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 91.44 118.7434 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 91.44 114.3 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 91.44 114.3 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 92466467-cf51-4595-a877-20c1b43f587b))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR023") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Amplifier_Operational:TL084") (at 106.68 73.66 0) (unit 3)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 100966f8-8555-4532-a875-8c93787adb61)
+    (property "Reference" "U1" (at 106.68 64.8802 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "TL084" (at 106.68 67.4171 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (at 105.41 71.12 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.ti.com/lit/ds/symlink/tl081.pdf" (at 107.95 68.58 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6c1881ff-3324-4876-8273-3da5b6b68fbc))
+    (pin "2" (uuid bf00cdb3-cdf6-4a54-9d38-8b06e5f5d762))
+    (pin "3" (uuid 407fc0d9-84a9-40e9-8bfa-211f2dfeb6d8))
+    (pin "5" (uuid 1e629f4f-b0ae-45cc-9453-638ad7545446))
+    (pin "6" (uuid 9e087d9c-c30b-4601-87b4-6da53391ca6a))
+    (pin "7" (uuid e1e54dcd-281b-43b1-b3b8-d2d0235f51d0))
+    (pin "10" (uuid fddaaef4-90df-467f-aa99-b5ed62211aef))
+    (pin "8" (uuid 0b5a9bd9-0b3f-4ecd-aa49-dcb5449cbb47))
+    (pin "9" (uuid e36236a4-4b3f-4139-a6ad-8b4c90edba91))
+    (pin "12" (uuid 3ee47074-e5f7-466b-b262-de4345b3b520))
+    (pin "13" (uuid 1ab9141c-6d43-4488-a3ff-365c1881ac9c))
+    (pin "14" (uuid 892fa6d6-53e0-4498-bfcb-871ff3fd117a))
+    (pin "11" (uuid 52ecbaac-ff8e-4bbf-9d2f-ede0a7503560))
+    (pin "4" (uuid 9fe34bba-99aa-4cd0-aecc-73ba89642b69))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "U1") (unit 3)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Amplifier_Operational:TL084") (at 259.08 39.37 0) (unit 5)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 113804f1-c2d1-4719-ad8b-904d72fc91c7)
+    (property "Reference" "U1" (at 257.175 38.5353 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "TL084" (at 257.175 41.0722 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (at 257.81 36.83 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.ti.com/lit/ds/symlink/tl081.pdf" (at 260.35 34.29 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 0ee642a8-abdb-49f6-ab9d-e8d0dfabdecf))
+    (pin "2" (uuid 18f007e6-5de3-4f41-b555-dbd47057eaec))
+    (pin "3" (uuid 19975709-79fd-4fec-b8df-4fa157451cdb))
+    (pin "5" (uuid 7e08904b-7713-4056-80f7-1f2a3e3df15f))
+    (pin "6" (uuid 604b99ad-5127-4f46-ab1b-ad6c5368f049))
+    (pin "7" (uuid 0bcb1f4d-77ce-448d-bac8-e81305a4f96a))
+    (pin "10" (uuid 624c7bf2-18e0-4d12-8d6c-090c1b00ff94))
+    (pin "8" (uuid b000df6d-26ae-4331-82b9-6d36150373ae))
+    (pin "9" (uuid 23771274-9809-4cc7-8cc2-31566f2cdd7f))
+    (pin "12" (uuid 9339a476-154f-4dae-b341-f03974df0d25))
+    (pin "13" (uuid 41eddae1-0102-4cee-8ab9-ac1bafaa181d))
+    (pin "14" (uuid aaea6282-4de6-4026-9a93-10e0c8865fe9))
+    (pin "11" (uuid f60c5fe7-6e02-471a-b8cd-d9935de778c3))
+    (pin "4" (uuid 0e598765-3912-4e10-8a31-c0f843ee8e28))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "U1") (unit 5)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 265.43 106.68 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 11564a8c-b221-4c9b-a14c-7c876e69864a)
+    (property "Reference" "C22" (at 268.351 105.8453 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Value" "100nF/50V" (at 268.351 108.3822 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 264.4648 102.87 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 265.43 106.68 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 224ac2dc-7367-476d-85b1-9084fa52e777))
+    (pin "2" (uuid 459b88f6-a4b5-4573-b0f0-b0022eefe407))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C22") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 85.09 78.74 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 11e11f52-ce82-4cad-95ae-1fd58f6f548d)
+    (property "Reference" "R30" (at 83.82 78.74 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "4.7K" (at 85.09 76.2 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 86.868 78.74 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 85.09 78.74 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 07653a20-4bed-4efe-b1f4-23433e764e5f))
+    (pin "2" (uuid cea5177c-4875-4323-8ec2-689c2a5ae731))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R30") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 157.48 63.5 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 11f13f4c-a6cc-4551-939d-20b5f88a8349)
+    (property "Reference" "#PWR034" (at 157.48 67.31 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 157.48 59.9242 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 157.48 63.5 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 157.48 63.5 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid b243e4de-c28d-4940-96da-d9d10b39d408))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR034") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 72.39 180.34 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 12605fc5-dcbc-4b0a-b87a-db08ef624f31)
+    (property "Reference" "#PWR0125" (at 78.74 180.34 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 76.8334 180.34 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 72.39 180.34 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 72.39 180.34 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 181e6fe8-1f2b-4ae5-ad91-e23d0beaefbb))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR0125") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 228.6 114.3 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 1290d45c-9eee-4daf-b808-7ef9fa613ce6)
+    (property "Reference" "R71" (at 227.33 111.76 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "10K" (at 226.06 114.3 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 228.6 112.522 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 228.6 114.3 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid f6b33805-f8f6-43bd-941e-cee6bc4e8ddc))
+    (pin "2" (uuid bef284ab-7c22-4c00-8ad9-4a65643c5336))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R71") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 207.01 146.05 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 140dfa09-c271-4888-9aab-c6ac2e257b3a)
+    (property "Reference" "#PWR048" (at 207.01 152.4 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 207.01 150.4934 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 207.01 146.05 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 207.01 146.05 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6db98252-812c-4c13-b4eb-d691256aa251))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR048") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:-5V") (at 142.24 63.5 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 169b78ee-aa67-438d-98bd-8e1a4d7f0731)
+    (property "Reference" "#PWR026" (at 142.24 60.96 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "-5V" (at 142.24 59.9242 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 142.24 63.5 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 142.24 63.5 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 54370f80-a860-4edb-a2f0-9395752cc4f4))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR026") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:-5V") (at 265.43 110.49 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 17191722-1599-4066-8792-5f7e33a39daf)
+    (property "Reference" "#PWR066" (at 265.43 113.03 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "-5V" (at 262.89 114.3 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "" (at 265.43 110.49 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 265.43 110.49 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 4fd32120-af7a-40cd-b703-db881a2dda56))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR066") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 60.96 78.74 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 183c9754-aad6-4a41-b1ac-15bb9c077b40)
+    (property "Reference" "R19" (at 62.23 81.28 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100K" (at 63.5 78.74 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 60.96 80.518 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 60.96 78.74 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 9fe22e4b-e20c-439b-83ae-f3ef4f8c8ebc))
+    (pin "2" (uuid 6c232c2c-54cb-4c11-80d9-809834249709))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R19") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 265.43 99.06 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 1a43b9ae-bff9-4e99-9f06-a4e27c35cb6e)
+    (property "Reference" "C21" (at 268.351 98.2253 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Value" "100nF/50V" (at 268.351 100.7622 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 264.4648 95.25 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 265.43 99.06 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 35773308-87c9-40bb-bc1f-8c1d0cf42a22))
+    (pin "2" (uuid 32dda489-62b3-4f71-aa13-c102bd899549))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C21") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Amplifier_Operational:TL084") (at 259.08 102.87 0) (unit 5)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 1a507692-35b7-437f-9075-52bc00e7a35b)
+    (property "Reference" "U3" (at 257.175 102.0353 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "TL084" (at 257.175 104.5722 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (at 257.81 100.33 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.ti.com/lit/ds/symlink/tl081.pdf" (at 260.35 97.79 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 0ee642a8-abdb-49f6-ab9d-e8d0dfabded0))
+    (pin "2" (uuid 18f007e6-5de3-4f41-b555-dbd47057eaed))
+    (pin "3" (uuid 19975709-79fd-4fec-b8df-4fa157451cdc))
+    (pin "5" (uuid 7e08904b-7713-4056-80f7-1f2a3e3df160))
+    (pin "6" (uuid 604b99ad-5127-4f46-ab1b-ad6c5368f04a))
+    (pin "7" (uuid 0bcb1f4d-77ce-448d-bac8-e81305a4f96b))
+    (pin "10" (uuid 624c7bf2-18e0-4d12-8d6c-090c1b00ff95))
+    (pin "8" (uuid b000df6d-26ae-4331-82b9-6d36150373af))
+    (pin "9" (uuid 23771274-9809-4cc7-8cc2-31566f2cdd80))
+    (pin "12" (uuid 9339a476-154f-4dae-b341-f03974df0d26))
+    (pin "13" (uuid 41eddae1-0102-4cee-8ab9-ac1bafaa181e))
+    (pin "14" (uuid aaea6282-4de6-4026-9a93-10e0c8865fea))
+    (pin "11" (uuid c28bc39c-3b09-492a-afe0-3c4a51406a2e))
+    (pin "4" (uuid d43e1afb-676d-4251-a1cf-e89b0d6b56e1))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "U3") (unit 5)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 87.63 172.72 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 1a68097f-a14c-41f9-b17c-bf1e135915c5)
+    (property "Reference" "#PWR0152" (at 81.28 172.72 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 83.1866 172.72 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 87.63 172.72 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 87.63 172.72 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid d74b522b-d630-479c-97c3-bf3997386978))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR0152") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 195.58 39.37 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 1ad26095-4ce4-4d15-9810-2fdbb645cc96)
+    (property "Reference" "R61" (at 196.85 36.83 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "47R" (at 196.85 39.37 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 195.58 41.148 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 195.58 39.37 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid e10cbcaa-b11c-4f8a-9914-eb5509e88297))
+    (pin "2" (uuid f6671ec4-7506-4447-ac31-8d01450a8109))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R61") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 40.64 137.16 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 1be2e2bb-a266-45b5-b4cc-d5aed550e0cc)
+    (property "Reference" "R8" (at 41.91 134.62 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "3.3K" (at 43.18 137.16 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 40.64 138.938 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 40.64 137.16 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 347fba58-7a0b-42a0-95b3-5c424788ba05))
+    (pin "2" (uuid e7e0017f-bbb0-4739-8ae4-6b208894b583))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R8") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 40.64 181.61 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 1c84789c-a841-401b-8b81-c97b746485f8)
+    (property "Reference" "C59" (at 46.99 182.88 90)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Value" "100nF/50V" (at 44.45 179.07 90)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 41.6052 185.42 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 40.64 181.61 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid b35e3df0-fd2a-414b-b159-81116dbefe06))
+    (pin "2" (uuid c53cafcd-5efb-410e-b8f6-e5f15479fbd3))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C59") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:1N4148WS") (at 234.95 105.41 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 1d15c1e0-e142-4d59-b605-dae0cbd8ab6e)
+    (property "Reference" "D23" (at 234.95 100.4402 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "1N4148WS" (at 236.22 102.87 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "NewLib:SOD_323_1" (at 234.95 100.965 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "https://www.vishay.com/docs/85751/1n4148ws.pdf" (at 234.95 105.41 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid b8fae45e-6357-466d-8fda-0f08cba34aaf))
+    (pin "2" (uuid 5f3ee18c-b2b8-440f-bdba-76ab3dffa7d0))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D23") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Amplifier_Operational:TL084") (at 106.68 137.16 0) (unit 3)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 1d7ae4e0-d97d-46ed-914a-42d49619ece9)
+    (property "Reference" "U2" (at 106.68 128.3802 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "TL084" (at 106.68 130.9171 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (at 105.41 134.62 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.ti.com/lit/ds/symlink/tl081.pdf" (at 107.95 132.08 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6c1881ff-3324-4876-8273-3da5b6b68fc1))
+    (pin "2" (uuid bf00cdb3-cdf6-4a54-9d38-8b06e5f5d767))
+    (pin "3" (uuid 407fc0d9-84a9-40e9-8bfa-211f2dfeb6dd))
+    (pin "5" (uuid 1e629f4f-b0ae-45cc-9453-638ad754544b))
+    (pin "6" (uuid 9e087d9c-c30b-4601-87b4-6da53391ca6f))
+    (pin "7" (uuid e1e54dcd-281b-43b1-b3b8-d2d0235f51d5))
+    (pin "10" (uuid dfe3f84f-b3b6-4a0d-85ff-4039015c0229))
+    (pin "8" (uuid 5614cef8-6e48-4c0b-a583-1b4c514dfa1a))
+    (pin "9" (uuid b415c452-f95f-450a-83ef-000382d59b78))
+    (pin "12" (uuid 3ee47074-e5f7-466b-b262-de4345b3b522))
+    (pin "13" (uuid 1ab9141c-6d43-4488-a3ff-365c1881ac9e))
+    (pin "14" (uuid 892fa6d6-53e0-4498-bfcb-871ff3fd117c))
+    (pin "11" (uuid 52ecbaac-ff8e-4bbf-9d2f-ede0a7503565))
+    (pin "4" (uuid 9fe34bba-99aa-4cd0-aecc-73ba89642b6e))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "U2") (unit 3)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 167.64 147.32 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 1f475b57-2f93-4e0d-96aa-8be01c30c141)
+    (property "Reference" "R52" (at 168.91 149.86 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "NC" (at 168.91 147.32 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 167.64 149.098 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 167.64 147.32 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 718e7ad7-d46a-48ab-b539-3f855d169b64))
+    (pin "2" (uuid 4e2cf850-a373-429a-b82a-f0ebba3d8f4c))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R52") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 60.96 147.32 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 1fec8ae0-5135-467a-bc96-fe1d38915cfd)
+    (property "Reference" "R24" (at 62.23 149.86 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "0R" (at 62.23 147.32 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 60.96 149.098 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 60.96 147.32 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 26fbfd08-586a-4f76-a83e-8c26dd41db67))
+    (pin "2" (uuid 76e0f620-8680-4b81-ba29-ef401b895392))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R24") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:-5V") (at 26.67 63.5 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 207fa34a-f3e9-48b9-a38e-e4360b2d4b6c)
+    (property "Reference" "#PWR02" (at 26.67 60.96 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "-5V" (at 26.67 59.9242 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 26.67 63.5 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 26.67 63.5 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 2301b4e7-d418-4960-813e-7f0e1799eb49))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR02") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 207.01 50.8 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 21042396-1fa0-4e6a-a963-d8f20de1c6be)
+    (property "Reference" "#PWR045" (at 207.01 57.15 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 207.01 55.2434 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 207.01 50.8 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 207.01 50.8 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid c55b70a7-df2e-421e-8808-99a00e596553))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR045") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 34.29 147.32 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 214ae8a3-0e92-40ae-bad9-6300554ceaae)
+    (property "Reference" "#PWR08" (at 34.29 153.67 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 34.29 151.7634 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 34.29 147.32 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 34.29 147.32 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 24bbc8f5-983d-4c85-8963-64cbf8c96428))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR08") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:1N4148WS") (at 186.69 134.62 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 2405b23c-01ac-4ac5-8035-9d61ac1825ac)
+    (property "Reference" "D20" (at 186.69 129.6502 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "1N4148WS" (at 186.69 132.1871 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "NewLib:SOD_323_1" (at 186.69 130.175 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "https://www.vishay.com/docs/85751/1n4148ws.pdf" (at 186.69 134.62 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid ee488b95-64a9-4244-ac6b-d56465beaf08))
+    (pin "2" (uuid 50dc43c2-b837-4214-a058-6ecd0fc49811))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D20") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 246.38 146.05 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 267c503e-4684-4dbc-b809-d01e15cfd245)
+    (property "Reference" "#PWR0151" (at 246.38 152.4 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 246.38 150.4934 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 246.38 146.05 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 246.38 146.05 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid da59a399-628e-4032-870d-200729a591f2))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR0151") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 49.53 36.83 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 280957df-9f81-46c6-8b1f-9046c6234c98)
+    (property "Reference" "#PWR013" (at 43.18 36.83 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 45.0866 36.83 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 49.53 36.83 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 49.53 36.83 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 2287ad52-68fc-4455-953d-6e6f13adbed6))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR013") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 165.1 68.58 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 28b2c02d-92e3-48dd-b096-cbc195cbf91b)
+    (property "Reference" "#PWR038" (at 158.75 68.58 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 160.6566 68.58 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 165.1 68.58 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 165.1 68.58 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid edce56fa-b0aa-4831-a9d3-9581707be1f5))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR038") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 125.73 146.05 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 2eaec96b-ca0f-4aef-8bb0-f4dae346eb84)
+    (property "Reference" "R85" (at 127 148.59 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1K" (at 127 146.05 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 125.73 147.828 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 125.73 146.05 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 808a8626-98d5-48da-a94e-0370e69adb9b))
+    (pin "2" (uuid 165389c8-b6d4-4754-b4a8-0f723445999b))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R85") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 176.53 110.49 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 312a805b-a962-4e13-8ed5-522b0ec3f6ee)
+    (property "Reference" "R57" (at 177.8 113.03 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100K" (at 179.07 110.49 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 176.53 112.268 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 176.53 110.49 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 636b26f8-f9c0-442a-a8b4-f0c727e1b9c6))
+    (pin "2" (uuid bf8d47be-5155-428f-b0fe-3711672edb1f))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R57") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 52.07 52.07 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 32971a0b-5ff0-489f-b006-a3bc41edea34)
+    (property "Reference" "R10" (at 53.34 54.61 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "NC" (at 53.34 52.07 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 52.07 53.848 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 52.07 52.07 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid e96c9f68-e72a-4521-845b-556ac07e10da))
+    (pin "2" (uuid 82b7a6c4-9cc6-40a9-a3fe-a91f3e99c82d))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R10") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 30.48 167.64 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 334d1daa-3899-4fa6-a411-21c219f3087f)
+    (property "Reference" "#PWR0121" (at 30.48 161.29 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 30.48 163.1966 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 30.48 167.64 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 30.48 167.64 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 9347167a-aa25-4e68-8f14-bb2c3321ce14))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR0121") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 149.86 111.76 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 346bd0e1-8937-4dcf-9ab8-d28a1a8efc0f)
+    (property "Reference" "R39" (at 151.13 111.76 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1M" (at 149.86 113.03 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 148.082 111.76 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 149.86 111.76 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 7ad10c80-43c5-4842-8fe3-45c6f5797cfb))
+    (pin "2" (uuid cbd6a371-8a42-4c32-817d-70c471255a56))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R39") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 149.86 143.51 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 366accff-925a-4979-8ccb-dea07dc865df)
+    (property "Reference" "R40" (at 151.13 143.51 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1M" (at 149.86 144.78 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 148.082 143.51 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 149.86 143.51 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid ee043d2e-fa52-47b5-82c7-0175d07b08e5))
+    (pin "2" (uuid 51436d4c-0c3e-4f36-a65f-a963ca441d57))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R40") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 256.54 125.73 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 36abcf17-6e10-4b2b-b226-0027bb1ea2ac)
+    (property "Reference" "#PWR056" (at 256.54 129.54 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 256.54 122.1542 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 256.54 125.73 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 256.54 125.73 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid fde8f385-5eb9-423d-8726-e38fa34e24f1))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR056") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 85.09 142.24 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 381c7ac2-31f0-4136-ab90-716c7a7a8788)
+    (property "Reference" "R32" (at 83.82 142.24 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "4.7K" (at 85.09 139.7 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 86.868 142.24 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 85.09 142.24 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 398a59ce-22be-4f57-8ce7-18f6fc327f01))
+    (pin "2" (uuid 0006db09-cb27-4a94-83e0-81273062be87))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R32") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 156.21 41.91 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 38d5db7f-1647-4350-9dac-21a5046666ce)
+    (property "Reference" "R41" (at 157.48 39.37 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "3.3K" (at 158.75 41.91 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 156.21 43.688 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 156.21 41.91 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 51142adf-dc95-4f16-8bdc-cf0107ef22ba))
+    (pin "2" (uuid c712dc50-0231-4d87-ae13-02c4b413589a))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R41") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 149.86 83.82 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 39580640-3f3b-422b-9f8b-2bfb946c2af9)
+    (property "Reference" "#PWR030" (at 149.86 90.17 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 149.86 88.2634 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 149.86 83.82 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 149.86 83.82 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid c887a925-696f-4f85-81cd-095f816d94d1))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR030") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 167.64 142.24 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 3a53561e-8b72-4170-990c-020340bbe175)
+    (property "Reference" "R51" (at 168.91 144.78 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "200K" (at 170.18 142.24 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 167.64 144.018 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 167.64 142.24 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 8d44fb34-6e38-48ee-8915-e3c055dd417d))
+    (pin "2" (uuid e1806f8c-74c1-4b6e-8d29-937f935438d7))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R51") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 167.64 46.99 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 3d3fdd83-f960-4c58-9eaa-95d26f784e96)
+    (property "Reference" "R45" (at 168.91 49.53 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "200K" (at 170.18 46.99 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 167.64 48.768 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 167.64 46.99 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid c1fd6783-a28c-4a6e-949e-373a626b914b))
+    (pin "2" (uuid db5332e9-cc46-4dc4-bdfe-7426bcaf5406))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R45") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 52.07 115.57 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 3e1f7b18-d180-48e0-85d5-a353e291620d)
+    (property "Reference" "R14" (at 53.34 118.11 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "NC" (at 53.34 115.57 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 52.07 117.348 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 52.07 115.57 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid dc8cd713-1b1e-439f-ac6c-fe4d6e82945f))
+    (pin "2" (uuid 5f6201f9-6952-4c17-866f-03c890cc1b79))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R14") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Amplifier_Operational:TL084") (at 57.15 134.62 0) (unit 2)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 3e1f8769-965e-4a9e-b290-5373cfd3f1a6)
+    (property "Reference" "U2" (at 57.15 125.8402 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "TL084" (at 57.15 128.3771 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (at 55.88 132.08 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.ti.com/lit/ds/symlink/tl081.pdf" (at 58.42 129.54 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid d9cf2702-0fc2-4f40-b99b-9ba247513681))
+    (pin "2" (uuid ed248ed5-d2be-4e54-9216-5127de6cf3c4))
+    (pin "3" (uuid d97cde91-0a38-4135-ae7e-7acd8f0f4f49))
+    (pin "5" (uuid cc8e2aaf-0741-49e7-bedf-0be3c344cce2))
+    (pin "6" (uuid f9dabb7c-f050-4963-9a24-c18fb2db816c))
+    (pin "7" (uuid c2ad0fad-ec27-4234-8160-ef054a75469d))
+    (pin "10" (uuid 91127657-1641-4842-be19-748b1e5a0519))
+    (pin "8" (uuid 94c2a9f6-f4d2-400e-9888-4d4dfd6d514d))
+    (pin "9" (uuid eb38260c-2b60-4178-8c65-7a1fd710fd7c))
+    (pin "12" (uuid a9adc234-6e2f-4c31-a662-86cd13af28d4))
+    (pin "13" (uuid 229c8002-8638-46fa-b709-fc53773ba8ce))
+    (pin "14" (uuid f088ae83-d407-4af4-8385-2b5598d42c3a))
+    (pin "11" (uuid ed22dce3-039f-4aa9-a464-c67b09883bc4))
+    (pin "4" (uuid a8624f3e-3628-4615-bd90-b227fa5a0347))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "U2") (unit 2)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 265.43 71.12 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 3e5b64d7-ae93-480b-b1a2-7739f7c4bddf)
+    (property "Reference" "#PWR062" (at 271.78 71.12 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 269.8734 71.12 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 265.43 71.12 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 265.43 71.12 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 666ba431-be49-487c-af52-1072052c445f))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR062") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 265.43 74.93 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 3f64a8c9-e8fb-4725-9433-0702034fb8f0)
+    (property "Reference" "C20" (at 268.351 74.0953 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Value" "100nF/50V" (at 268.351 76.6322 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 264.4648 71.12 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 265.43 74.93 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid b41e80d5-b022-4af7-8bd5-c65137ec29fb))
+    (pin "2" (uuid 84631094-6473-4ba3-96fe-148ed6d10806))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C20") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 49.53 100.33 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 40c684b3-9a1d-4516-a440-00c2e524d3a5)
+    (property "Reference" "#PWR015" (at 43.18 100.33 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 45.0866 100.33 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 49.53 100.33 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 49.53 100.33 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 9190e222-cc31-464f-8498-d6e864db91ba))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR015") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 207.01 46.99 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 40d44a46-fe29-491e-bb4a-dca9324e5f1d)
+    (property "Reference" "C13" (at 209.931 46.1553 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Value" "4.7uF/16V" (at 201.93 36.83 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 206.0448 43.18 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 207.01 46.99 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 0a1834d0-f4d1-4fdf-bbde-a538c1222922))
+    (pin "2" (uuid 5dd57de1-708e-4f74-8e56-a0dba610be3b))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C13") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:1N4148WS") (at 186.69 39.37 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 419e10d9-5659-46b8-874b-8dec597007b4)
+    (property "Reference" "D17" (at 186.69 34.4002 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "1N4148WS" (at 186.69 36.9371 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "NewLib:SOD_323_1" (at 186.69 34.925 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "https://www.vishay.com/docs/85751/1n4148ws.pdf" (at 186.69 39.37 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 9d21c886-4254-4981-b881-10a52edba871))
+    (pin "2" (uuid 7d21f5c4-f0d3-415d-bae4-91a16993fcd9))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D17") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 167.64 110.49 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 42997c65-c605-4934-991c-c96ebcffded4)
+    (property "Reference" "R49" (at 168.91 113.03 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "200K" (at 170.18 110.49 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 167.64 112.268 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 167.64 110.49 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 2b225395-a54c-481b-b8a5-9daebc45b5e8))
+    (pin "2" (uuid 6131a83e-f6d7-4790-aa2e-bac47e416445))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R49") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 165.1 132.08 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 435ff367-d061-4a8c-a482-973f4ab226d2)
+    (property "Reference" "#PWR040" (at 158.75 132.08 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 160.6566 132.08 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 165.1 132.08 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 165.1 132.08 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 1977e114-8fda-420f-bee2-bb02be8d2367))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR040") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 195.58 102.87 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 438f9a28-d609-44e8-8123-7660ae5d57c3)
+    (property "Reference" "R63" (at 196.85 100.33 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "47R" (at 196.85 102.87 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 195.58 104.648 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 195.58 102.87 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid eec4b9da-b2cd-4770-8c00-dbc64268eb52))
+    (pin "2" (uuid 9d1283f7-00a4-4ed4-895b-3f007a0ef947))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R63") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 80.01 39.37 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 444a4b74-71b9-444c-af58-518e3b10e269)
+    (property "Reference" "R25" (at 81.28 36.83 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "47R" (at 81.28 39.37 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 80.01 41.148 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 80.01 39.37 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 1066c7e4-fa6d-4d6e-93d0-c5947f084cf3))
+    (pin "2" (uuid c3f7dec6-8298-4fc6-8004-8a3c57d6a078))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R25") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 91.44 46.99 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 4507efa6-230e-4a35-96a4-8cf0c8a123eb)
+    (property "Reference" "C5" (at 94.361 46.1553 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Value" "4.7uF/16V" (at 85.09 38.1 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 90.4748 43.18 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 91.44 46.99 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid dc3c51a0-e52d-4a8f-8aa9-dc00f4536eac))
+    (pin "2" (uuid aeb408af-5ce2-45d8-8da9-6f984c3ce652))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C5") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 129.54 50.8 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 45e01499-908a-42d4-b11a-c8bd5f776697)
+    (property "Reference" "#PWR070" (at 129.54 57.15 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 129.54 55.2434 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 129.54 50.8 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 129.54 50.8 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 3b322f27-a1a4-4878-906e-111c6c0bd37a))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR070") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 30.48 185.42 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 46af3e88-c524-44ec-ad39-07f398b2103b)
+    (property "Reference" "#PWR0122" (at 30.48 191.77 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 30.48 189.8634 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 30.48 185.42 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 30.48 185.42 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 75e251c3-d624-4dd7-85bd-3d5201688251))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR0122") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 52.07 110.49 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 47c3c4a2-69e3-482b-928c-8525919c9f57)
+    (property "Reference" "R13" (at 53.34 113.03 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "200K" (at 54.61 110.49 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 52.07 112.268 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 52.07 110.49 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid ffabc92b-c18a-4b00-9903-7f72f0c1688d))
+    (pin "2" (uuid 64fcc42a-78bb-40f2-867f-be05f9e92758))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R13") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 111.76 50.8 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 4892ec83-a5c7-40b8-9a6b-a4d2c72329c7)
+    (property "Reference" "R33" (at 110.49 48.26 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "10K" (at 109.22 50.8 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 111.76 49.022 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 111.76 50.8 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 80125172-326e-473c-a3a4-d2e4c650d636))
+    (pin "2" (uuid 7b943954-c571-4c3e-a1f7-7beea9de4250))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R33") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 41.91 63.5 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 4bc5a549-a995-4e05-bd7e-94830abc67cd)
+    (property "Reference" "#PWR010" (at 41.91 67.31 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 41.91 59.9242 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 41.91 63.5 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 41.91 63.5 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 3923355e-922d-4b41-8095-0fc6ee03a424))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR010") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 60.96 46.99 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 4c1956f1-5c9a-4e68-9ce2-98cdaa679aec)
+    (property "Reference" "R17" (at 62.23 49.53 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100K" (at 63.5 46.99 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 60.96 48.768 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 60.96 46.99 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 67c5174b-11d2-4753-a552-c4de6648376a))
+    (pin "2" (uuid 71c7547d-e500-4cf2-90a9-6be15c89265a))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R17") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 52.07 78.74 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 4d3291bf-75af-4ef5-80e7-11bc8f3b570d)
+    (property "Reference" "R11" (at 53.34 81.28 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "200K" (at 54.61 78.74 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 52.07 80.518 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 52.07 78.74 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid aa2bc717-d2fc-405f-9b89-32ba437bca66))
+    (pin "2" (uuid 10771752-2617-4f47-a128-f17e65214e2c))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R11") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Amplifier_Operational:TL084") (at 106.68 105.41 0) (unit 4)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 4d8b636d-09d6-44d4-96a9-38666eadf5da)
+    (property "Reference" "U2" (at 106.68 96.6302 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "TL084" (at 106.68 99.1671 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (at 105.41 102.87 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.ti.com/lit/ds/symlink/tl081.pdf" (at 107.95 100.33 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6c1881ff-3324-4876-8273-3da5b6b68fc0))
+    (pin "2" (uuid bf00cdb3-cdf6-4a54-9d38-8b06e5f5d766))
+    (pin "3" (uuid 407fc0d9-84a9-40e9-8bfa-211f2dfeb6dc))
+    (pin "5" (uuid 1e629f4f-b0ae-45cc-9453-638ad754544a))
+    (pin "6" (uuid 9e087d9c-c30b-4601-87b4-6da53391ca6e))
+    (pin "7" (uuid e1e54dcd-281b-43b1-b3b8-d2d0235f51d4))
+    (pin "10" (uuid a91451e1-38d4-446f-a727-dd5cc9f268e7))
+    (pin "8" (uuid 28eee525-ab4d-4681-b820-dcb8ad8dadde))
+    (pin "9" (uuid 4cdc0c2b-429b-4b64-8710-26ddc279a545))
+    (pin "12" (uuid a360d15a-bb8b-47ee-a289-35e73dcc1050))
+    (pin "13" (uuid 71ecba77-f08c-40b0-9a25-fb9a750d36d3))
+    (pin "14" (uuid 1683f63e-e8e5-44d8-b3bb-3d5da088f7e8))
+    (pin "11" (uuid 52ecbaac-ff8e-4bbf-9d2f-ede0a7503564))
+    (pin "4" (uuid 9fe34bba-99aa-4cd0-aecc-73ba89642b6d))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "U2") (unit 4)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 228.6 146.05 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 50e38fc8-c563-4adc-9737-493e7e91e88c)
+    (property "Reference" "R72" (at 227.33 143.51 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "10K" (at 226.06 146.05 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 228.6 144.272 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 228.6 146.05 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 630e0ca6-971c-4539-8a92-1ce65b99d720))
+    (pin "2" (uuid 0da2323d-4e94-42e6-b956-69909d442630))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R72") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 176.53 147.32 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 5284a797-0423-47d2-9e77-6e9b48858bc4)
+    (property "Reference" "R60" (at 177.8 149.86 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "0R" (at 177.8 147.32 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 176.53 149.098 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 176.53 147.32 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 73748689-ba97-45a1-ae76-bfea0c5248cc))
+    (pin "2" (uuid 928770bc-c479-4605-8d6c-fb3b26e7d147))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R60") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 200.66 50.8 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 5360231d-75a2-4822-8bdc-a0dbee410edd)
+    (property "Reference" "#PWR041" (at 200.66 57.15 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 200.66 55.2434 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 200.66 50.8 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 200.66 50.8 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid a08df9f4-5cdb-466d-8b60-03cd2a3c07de))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR041") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:1N4148WS") (at 234.95 41.91 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 5386e6cd-e49d-4862-b24a-e7eb5b061a39)
+    (property "Reference" "D21" (at 234.95 36.9402 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "1N4148WS" (at 236.22 39.37 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "NewLib:SOD_323_1" (at 234.95 37.465 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "https://www.vishay.com/docs/85751/1n4148ws.pdf" (at 234.95 41.91 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid d74d71b9-4bac-4be6-82c4-80e1e3137dde))
+    (pin "2" (uuid 4589cd3b-6418-458a-9d6b-8ee0b0ac89a0))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D21") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:BAT54S") (at 149.86 31.75 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 54c8c3a0-4a74-4047-8464-6cbfb0997422)
+    (property "Reference" "D13" (at 149.86 26.9072 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "BAT54S/BAV99" (at 149.86 29.4441 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_TO_SOT_SMD:SOT-23" (at 151.765 28.575 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Datasheet" "https://www.diodes.com/assets/Datasheets/ds11005.pdf" (at 146.812 31.75 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 208fb44f-f3d4-41f1-bc8d-6b1257f2578f))
+    (pin "2" (uuid b9de1721-bed0-4143-9581-7fa8e3f0c6f9))
+    (pin "3" (uuid c13b50ad-ed69-4084-b3ea-662629bf1434))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D13") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 142.24 105.41 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 55fe96eb-c763-42e4-96c2-1d9f61c153b8)
+    (property "Reference" "C11" (at 142.24 99.5512 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "2.2nF/50V" (at 142.24 102.0881 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 146.05 104.4448 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 142.24 105.41 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6c20d640-8466-405c-ad7c-f76811e2a8c0))
+    (pin "2" (uuid 4c207fa2-dcf3-40f8-ab3f-2a24253b4675))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C11") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 176.53 78.74 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 573b13aa-08f2-4e22-993b-3b84a808e056)
+    (property "Reference" "R55" (at 177.8 81.28 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100K" (at 179.07 78.74 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 176.53 80.518 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 176.53 78.74 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 8fec695c-8fd5-4d8a-b0a9-fdb81f24d75b))
+    (pin "2" (uuid 7472f0f5-3cff-4a73-a3d5-1e080e9aa953))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R55") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 129.54 146.05 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 581b480b-ce86-44a3-8835-4551d0bd2bde)
+    (property "Reference" "#PWR0147" (at 129.54 152.4 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 129.54 150.4934 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 129.54 146.05 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 129.54 146.05 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 650fe67a-de29-472a-a004-635fb06e92c0))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR0147") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 52.07 83.82 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 581ff647-53fd-453a-bad6-67c218df31be)
+    (property "Reference" "R12" (at 53.34 86.36 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "NC" (at 53.34 83.82 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 52.07 85.598 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 52.07 83.82 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 42f1bf67-b467-4515-87db-ef28da24bc55))
+    (pin "2" (uuid 846a8901-1885-4a8d-afd4-db6126918432))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R12") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 157.48 95.25 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 59421364-2872-4d8a-889c-8765eab4683e)
+    (property "Reference" "#PWR035" (at 157.48 99.06 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 157.48 91.6742 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 157.48 95.25 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 157.48 95.25 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 0c98046a-7746-4a54-918e-9fe564e59386))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR035") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 111.76 82.55 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 5a68cafb-defe-4aef-9346-abf26c21bd99)
+    (property "Reference" "R34" (at 110.49 80.01 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "10K" (at 109.22 82.55 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 111.76 80.772 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 111.76 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 93c500e9-4305-4000-95c1-ff34e112d861))
+    (pin "2" (uuid 98316686-8887-47af-a91b-12732164d30f))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R34") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 125.73 82.55 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 5a9f31a8-65f9-41e7-9874-2a3e635a565d)
+    (property "Reference" "R83" (at 127 85.09 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1K" (at 127 82.55 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 125.73 84.328 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 125.73 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid b4ccec60-9607-43b1-9176-eff5e17ec5e8))
+    (pin "2" (uuid d27f9dcf-1b56-4737-a09b-17b169a45158))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R83") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 167.64 52.07 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 5c105460-0c50-4d90-a7fb-7fbae8c748e6)
+    (property "Reference" "R46" (at 168.91 54.61 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "NC" (at 168.91 52.07 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 167.64 53.848 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 167.64 52.07 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid f03d50d5-c6ca-433b-a8bb-6d4c5310ce09))
+    (pin "2" (uuid a2fc328c-8819-4f3b-8000-1b470ee41773))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R46") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 41.91 127 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 5c5263b9-f0c9-46fc-8bf8-64db1360a8f3)
+    (property "Reference" "#PWR012" (at 41.91 130.81 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 41.91 123.4242 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 41.91 127 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 41.91 127 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 652ee3ef-5e7d-4511-9f5d-1f75a9b174d6))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR012") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:-5V") (at 26.67 31.75 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 5f8b8559-799a-4049-a143-d49b1e552fd3)
+    (property "Reference" "#PWR01" (at 26.67 29.21 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "-5V" (at 26.67 28.1742 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 26.67 31.75 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 26.67 31.75 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6dfb8e8e-d390-4a3d-910f-700a91b3c439))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR01") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 85.09 114.3 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 62b0a4da-e891-4f8d-851f-6284295f8d5e)
+    (property "Reference" "#PWR019" (at 85.09 120.65 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 85.09 118.7434 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 85.09 114.3 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 85.09 114.3 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 876f1e8d-3734-466f-8be0-f45ab9fc8ada))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR019") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 49.53 132.08 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 630ccc92-6dfd-4fc6-b947-66097f4be74b)
+    (property "Reference" "#PWR016" (at 43.18 132.08 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 45.0866 132.08 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 49.53 132.08 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 49.53 132.08 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 9f1598b0-fdc0-4888-8095-eaf8a4f730e8))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR016") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:-5V") (at 256.54 140.97 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 63c49948-e07a-43e5-b052-cd5856a29304)
+    (property "Reference" "#PWR057" (at 256.54 143.51 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "-5V" (at 254 144.78 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "" (at 256.54 140.97 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 256.54 140.97 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 090c0c98-f2a8-4f81-ad3f-d766f974f1c2))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR057") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 34.29 83.82 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 652039ea-f07b-4945-95be-d8546de9eccc)
+    (property "Reference" "#PWR06" (at 34.29 90.17 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 34.29 88.2634 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 34.29 83.82 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 34.29 83.82 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 105231bb-4959-4d4f-98f1-085e8bb51415))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR06") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 91.44 78.74 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 65288875-5214-4d93-afed-9b0a045c6f7e)
+    (property "Reference" "C6" (at 94.361 77.9053 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Value" "4.7uF/16V" (at 85.09 69.85 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 90.4748 74.93 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 91.44 78.74 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6d4ad66f-e3dc-4c83-b1b2-cabb3f3fa578))
+    (pin "2" (uuid 3561716c-6456-479f-9843-aa3eb728b31e))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C6") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 40.64 185.42 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 6753c3a7-8c79-44e9-95be-7ed6d3acdfa2)
+    (property "Reference" "#PWR0124" (at 40.64 191.77 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 40.64 189.8634 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 40.64 185.42 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 40.64 185.42 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid f65879a4-3820-4e54-b80a-6f8f6503a176))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR0124") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:BAT54S") (at 149.86 63.5 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 68f3859b-047a-4cbd-b375-c1ab54c04665)
+    (property "Reference" "D14" (at 149.86 58.6572 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "BAT54S/BAV99" (at 149.86 61.1941 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_TO_SOT_SMD:SOT-23" (at 151.765 60.325 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Datasheet" "https://www.diodes.com/assets/Datasheets/ds11005.pdf" (at 146.812 63.5 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 819f45f3-5f92-48ac-a325-87d60c98db3c))
+    (pin "2" (uuid bb17f8ea-2183-47e1-96b9-061d97530784))
+    (pin "3" (uuid 6ae05845-3932-402d-9870-20a4f0b3dd06))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D14") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Amplifier_Operational:TL084") (at 223.52 73.66 0) (unit 3)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 6f9951d7-cd85-4890-860b-88794b14cd87)
+    (property "Reference" "U3" (at 223.52 64.8802 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "TL084" (at 223.52 67.4171 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (at 222.25 71.12 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.ti.com/lit/ds/symlink/tl081.pdf" (at 224.79 68.58 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6c1881ff-3324-4876-8273-3da5b6b68fbe))
+    (pin "2" (uuid bf00cdb3-cdf6-4a54-9d38-8b06e5f5d764))
+    (pin "3" (uuid 407fc0d9-84a9-40e9-8bfa-211f2dfeb6da))
+    (pin "5" (uuid 1e629f4f-b0ae-45cc-9453-638ad7545448))
+    (pin "6" (uuid 9e087d9c-c30b-4601-87b4-6da53391ca6c))
+    (pin "7" (uuid e1e54dcd-281b-43b1-b3b8-d2d0235f51d2))
+    (pin "10" (uuid 77d615ec-db99-47d0-a9ee-37b8fa0f66bb))
+    (pin "8" (uuid 4758af64-d668-4d42-86e1-95e5273680e1))
+    (pin "9" (uuid ce46868f-921d-49c4-bf20-282d35420a82))
+    (pin "12" (uuid 3ee47074-e5f7-466b-b262-de4345b3b521))
+    (pin "13" (uuid 1ab9141c-6d43-4488-a3ff-365c1881ac9d))
+    (pin "14" (uuid 892fa6d6-53e0-4498-bfcb-871ff3fd117b))
+    (pin "11" (uuid 52ecbaac-ff8e-4bbf-9d2f-ede0a7503562))
+    (pin "4" (uuid 9fe34bba-99aa-4cd0-aecc-73ba89642b6b))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "U3") (unit 3)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 125.73 114.3 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 72355f16-08cf-46df-a676-ca5e5d82f66a)
+    (property "Reference" "R84" (at 127 116.84 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1K" (at 127 114.3 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 125.73 116.078 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 125.73 114.3 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 18139340-07f7-4bb7-b91a-de26b75b3f8d))
+    (pin "2" (uuid 497fabbd-0bc2-4c76-9530-6cc38aaa80ef))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R84") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 34.29 111.76 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 73ab2012-4550-43df-8d98-ae3075bd2286)
+    (property "Reference" "R3" (at 35.56 111.76 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1M" (at 34.29 113.03 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 32.512 111.76 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 34.29 111.76 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 27f4ed21-4de3-4873-a4a5-7bb5228ee965))
+    (pin "2" (uuid e68b744a-d1ba-4a22-a055-347ee243b687))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R3") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 91.44 142.24 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 77684912-7f9d-4167-8f67-4a64e6b2a316)
+    (property "Reference" "C8" (at 94.361 141.4053 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Value" "4.7uF/16V" (at 85.09 133.35 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 90.4748 138.43 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 91.44 142.24 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid a33dbfda-2f53-4678-88a2-31495f47cf3d))
+    (pin "2" (uuid 52ef12c5-fbc9-4d97-bb1f-de08ea567408))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C8") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 265.43 67.31 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 77b200c1-f77f-4c5d-a531-0773287425e9)
+    (property "Reference" "C19" (at 268.351 66.4753 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Value" "100nF/50V" (at 268.351 69.0122 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 264.4648 63.5 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 265.43 67.31 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid bcda4c27-0e8d-49c9-aa50-ea03a4856c13))
+    (pin "2" (uuid 4ab411d3-fdbe-4c84-a58c-662d455469d0))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C19") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 34.29 48.26 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 786432f2-77a7-4c55-a54a-465f782c4618)
+    (property "Reference" "R1" (at 35.56 48.26 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1M" (at 34.29 49.53 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 32.512 48.26 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 34.29 48.26 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid fbef766c-d7f1-44b9-8a70-5a92f3192e71))
+    (pin "2" (uuid f489b652-5437-4969-8793-75ca3f035b25))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R1") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 207.01 82.55 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 791aa057-85da-47f7-abac-5804a2ca2bac)
+    (property "Reference" "#PWR046" (at 207.01 88.9 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 207.01 86.9934 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 207.01 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 207.01 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid eb511622-5ee6-49de-acf8-c5fcae09f624))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR046") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 60.96 110.49 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 7ab11647-1918-4f04-84e9-a32cd78e2fdc)
+    (property "Reference" "R21" (at 62.23 113.03 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100K" (at 63.5 110.49 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 60.96 112.268 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 60.96 110.49 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 96341348-4879-4214-96c9-ebd906657176))
+    (pin "2" (uuid 79302772-e1ef-4f6c-b2f8-9de3a2940167))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R21") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Amplifier_Operational:TL084") (at 57.15 102.87 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 7ad9ab45-83cb-4b38-a5a8-633c93944970)
+    (property "Reference" "U2" (at 57.15 94.0902 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "TL084" (at 57.15 96.6271 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (at 55.88 100.33 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.ti.com/lit/ds/symlink/tl081.pdf" (at 58.42 97.79 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 8e39c16e-46d6-4395-8454-a0b6c9e05629))
+    (pin "2" (uuid da53397f-8fd2-40ec-b034-f69e451d4f17))
+    (pin "3" (uuid cd166719-6751-4707-b36a-d1d8a0b9ff70))
+    (pin "5" (uuid fed384f7-d728-4b51-a8ef-0640d0a4f554))
+    (pin "6" (uuid f4c9d8c7-9cb2-49eb-8f75-cac3d0628833))
+    (pin "7" (uuid 64a38767-658d-4a9a-b820-997038cd2b94))
+    (pin "10" (uuid 91127657-1641-4842-be19-748b1e5a051a))
+    (pin "8" (uuid 94c2a9f6-f4d2-400e-9888-4d4dfd6d514e))
+    (pin "9" (uuid eb38260c-2b60-4178-8c65-7a1fd710fd7d))
+    (pin "12" (uuid a9adc234-6e2f-4c31-a662-86cd13af28d5))
+    (pin "13" (uuid 229c8002-8638-46fa-b709-fc53773ba8cf))
+    (pin "14" (uuid f088ae83-d407-4af4-8385-2b5598d42c3b))
+    (pin "11" (uuid ed22dce3-039f-4aa9-a464-c67b09883bc5))
+    (pin "4" (uuid a8624f3e-3628-4615-bd90-b227fa5a0348))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "U2") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 167.64 115.57 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 7cb6f8eb-164d-4c8e-9446-7967ebce197f)
+    (property "Reference" "R50" (at 168.91 118.11 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "NC" (at 168.91 115.57 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 167.64 117.348 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 167.64 115.57 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 3a98017b-b1ab-4af2-875c-cb1cc19017d1))
+    (pin "2" (uuid a1e3e2ed-87e0-45b6-ad44-49dcf05dd4e9))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R50") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 52.07 147.32 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 7d4aa1d4-6c9c-4b4d-81f7-16ad55c11a24)
+    (property "Reference" "R16" (at 53.34 149.86 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "NC" (at 53.34 147.32 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 52.07 149.098 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 52.07 147.32 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid e21f545e-f903-419a-b7db-46e1b4ab92d8))
+    (pin "2" (uuid 3c6c3d16-fb16-4771-9f0c-ff9422613d70))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R16") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 265.43 137.16 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 7dd62122-0250-4d1c-81a2-ec071b341917)
+    (property "Reference" "C24" (at 268.351 136.3253 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Value" "100nF/50V" (at 268.351 138.8622 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 264.4648 133.35 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 265.43 137.16 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 93f26692-8008-4a7c-832d-6b104518735f))
+    (pin "2" (uuid 91a8c54f-15f4-47b1-9ada-1afe79ecf1ce))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C24") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 60.96 142.24 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 7ed236bb-bae9-4f53-97c0-5f027fdc7516)
+    (property "Reference" "R23" (at 62.23 144.78 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100K" (at 63.5 142.24 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 60.96 144.018 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 60.96 142.24 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 5bf2b610-f913-4501-aaba-699b21bf9ab6))
+    (pin "2" (uuid 6e3bb58c-4bf0-4068-b331-407d8a3e3374))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R23") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 242.57 50.8 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 80a799b2-8bea-48c2-bdaa-c79a2a8b90a9)
+    (property "Reference" "R86" (at 243.84 53.34 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1K" (at 243.84 50.8 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 242.57 52.578 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 242.57 50.8 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid d0f307be-8280-4526-80b1-cfdc6c2cfc85))
+    (pin "2" (uuid 67b037c8-0f34-49a1-8c55-c80916765775))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R86") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 80.01 134.62 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 825aefeb-dab5-4647-9201-63ab61a6ad12)
+    (property "Reference" "R28" (at 81.28 132.08 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "47R" (at 81.28 134.62 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 80.01 136.398 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 80.01 134.62 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid c4d59fed-a0cf-410f-bc3a-0bd33d0080d6))
+    (pin "2" (uuid 1f473e65-1428-41e3-9cbe-f43b135c5be8))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R28") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 40.64 41.91 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 829ab881-b8c0-45ce-a339-e2d23ab48b66)
+    (property "Reference" "R5" (at 41.91 39.37 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "3.3K" (at 43.18 41.91 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 40.64 43.688 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 40.64 41.91 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 4cbbffd1-ff92-4f64-bcc2-b445046e46f7))
+    (pin "2" (uuid c125cf5b-1c47-49a1-9098-c724764dda30))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R5") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 195.58 134.62 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 836c2092-8fa8-4236-a3ed-c9bc65438bef)
+    (property "Reference" "R64" (at 196.85 132.08 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "47R" (at 196.85 134.62 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 195.58 136.398 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 195.58 134.62 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 07ce5137-81bc-46bc-a3e6-f382c2741715))
+    (pin "2" (uuid 7eaecadf-cb74-408e-b017-22aee18f77c8))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R64") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:-5V") (at 87.63 167.64 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 8429485e-79f3-4c13-b506-124c1f391998)
+    (property "Reference" "#PWR0117" (at 85.09 167.64 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "-5V" (at 80.01 167.64 90)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "" (at 87.63 167.64 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 87.63 167.64 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid fc8093df-f7b0-45b2-801e-86787e964aa1))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR0117") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 85.09 82.55 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 85298d1e-eaa0-46a2-8439-ee4015a98894)
+    (property "Reference" "#PWR018" (at 85.09 88.9 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 85.09 86.9934 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 85.09 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 85.09 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6f19efe3-c7ab-4d16-b3cc-da5f403a2567))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR018") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:BAT54S") (at 34.29 31.75 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 85c9fd73-64e0-4230-bac0-f68b5fbd077c)
+    (property "Reference" "D1" (at 34.29 26.9072 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "BAT54S/BAV99" (at 34.29 29.4441 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_TO_SOT_SMD:SOT-23" (at 36.195 28.575 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Datasheet" "https://www.diodes.com/assets/Datasheets/ds11005.pdf" (at 31.242 31.75 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 9e580f0d-dacb-49b0-b670-08bd56947bc5))
+    (pin "2" (uuid 57073d77-8b75-4c6c-81c6-99709bfd6101))
+    (pin "3" (uuid c168005f-2c3c-4c91-8e38-233fc62364d6))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D1") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Amplifier_Operational:TL084") (at 223.52 105.41 0) (unit 4)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 870e0a69-2d92-4d9a-9fc8-1c50d94e9969)
+    (property "Reference" "U4" (at 223.52 96.6302 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "TL084" (at 223.52 99.1671 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (at 222.25 102.87 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.ti.com/lit/ds/symlink/tl081.pdf" (at 224.79 100.33 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6c1881ff-3324-4876-8273-3da5b6b68fc2))
+    (pin "2" (uuid bf00cdb3-cdf6-4a54-9d38-8b06e5f5d768))
+    (pin "3" (uuid 407fc0d9-84a9-40e9-8bfa-211f2dfeb6de))
+    (pin "5" (uuid 1e629f4f-b0ae-45cc-9453-638ad754544c))
+    (pin "6" (uuid 9e087d9c-c30b-4601-87b4-6da53391ca70))
+    (pin "7" (uuid e1e54dcd-281b-43b1-b3b8-d2d0235f51d6))
+    (pin "10" (uuid a91451e1-38d4-446f-a727-dd5cc9f268e8))
+    (pin "8" (uuid 28eee525-ab4d-4681-b820-dcb8ad8daddf))
+    (pin "9" (uuid 4cdc0c2b-429b-4b64-8710-26ddc279a546))
+    (pin "12" (uuid c86f090c-d2cc-4db5-973c-256a39dd2f6f))
+    (pin "13" (uuid 7f9697e8-825a-412f-acae-36a092ab2ebf))
+    (pin "14" (uuid 933c0c76-ee37-4e8c-80ff-9b579b4e3cb6))
+    (pin "11" (uuid 52ecbaac-ff8e-4bbf-9d2f-ede0a7503566))
+    (pin "4" (uuid 9fe34bba-99aa-4cd0-aecc-73ba89642b6f))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "U4") (unit 4)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 80.01 102.87 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 873c4985-da7f-4040-be26-3e25f46589d1)
+    (property "Reference" "R27" (at 81.28 100.33 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "47R" (at 81.28 102.87 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 80.01 104.648 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 80.01 102.87 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 2ada381d-fae8-485b-80d5-e18cb791d411))
+    (pin "2" (uuid 1c83a27c-97e8-4d16-8bde-81f219bfda47))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R27") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 200.66 46.99 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 87af4334-074b-4657-810b-416c6d087241)
+    (property "Reference" "R65" (at 199.39 46.99 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "4.7K" (at 200.66 44.45 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 202.438 46.99 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 200.66 46.99 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 819dce74-4796-4982-8623-ad93c25e53ad))
+    (pin "2" (uuid 228c740f-c9c6-4868-b18e-2256c3d27dbb))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R65") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 60.96 83.82 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 87cabdb2-aff8-4a68-bdcd-e7989fac02ac)
+    (property "Reference" "R20" (at 62.23 86.36 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "0R" (at 62.23 83.82 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 60.96 85.598 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 60.96 83.82 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid c51a0e2c-f10a-413d-be23-12eeb871879b))
+    (pin "2" (uuid 98cca2aa-1dc4-4321-a241-9bf63a1554f7))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R20") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:1N4148WS") (at 186.69 71.12 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 880344a6-fad0-4151-b7fc-352c188f08b3)
+    (property "Reference" "D18" (at 186.69 66.1502 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "1N4148WS" (at 186.69 68.6871 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "NewLib:SOD_323_1" (at 186.69 66.675 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "https://www.vishay.com/docs/85751/1n4148ws.pdf" (at 186.69 71.12 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 2fe36a9f-ef2f-4052-8f80-b09bcfbad066))
+    (pin "2" (uuid 3f292de6-21a3-414a-9180-a007f037ab1d))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D18") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:-5V") (at 256.54 46.99 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 8861a852-e4bc-40f0-bba7-9f960e39f93b)
+    (property "Reference" "#PWR051" (at 256.54 49.53 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "-5V" (at 254 50.8 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "" (at 256.54 46.99 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 256.54 46.99 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 7733cd2b-efc5-4292-a2ca-59fd1e8c270a))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR051") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Connector:TestPoint") (at 87.63 167.64 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 88e92ac5-2f6b-420c-a41d-f2b194fab978)
+    (property "Reference" "TP1" (at 92.71 167.64 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "TestPoint" (at 92.71 169.545 90)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Footprint" "TestPoint:TestPoint_THTPad_D2.0mm_Drill1.0mm" (at 87.63 172.72 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 87.63 172.72 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 1361e305-0569-4f3b-9c36-490442af2ed4))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "TP1") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 242.57 82.55 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 8908d9ea-e2b6-4fe8-b333-cfa214d90013)
+    (property "Reference" "R87" (at 243.84 85.09 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1K" (at 243.84 82.55 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 242.57 84.328 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 242.57 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid c74de687-7619-4299-bd85-3998bdbdf1cf))
+    (pin "2" (uuid 90210eef-d723-4d63-80aa-60eb3bc7a5a4))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R87") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 149.86 48.26 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 8913193b-89d5-4504-9c6c-36ff6e7faab9)
+    (property "Reference" "R37" (at 151.13 48.26 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1M" (at 149.86 49.53 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 148.082 48.26 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 149.86 48.26 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 9b1361e4-3db3-4182-80be-b96f13666abf))
+    (pin "2" (uuid 1496b03e-d30c-4926-b523-d094eb58e4a9))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R37") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 200.66 82.55 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 894f94b9-18c5-4b3d-9452-eb7710d453f0)
+    (property "Reference" "#PWR042" (at 200.66 88.9 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 200.66 86.9934 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 200.66 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 200.66 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid ee721b77-a1dd-4098-8299-dd7156b94e71))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR042") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 167.64 78.74 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 8a2a53f7-81da-4778-97c8-1786894b8c62)
+    (property "Reference" "R47" (at 168.91 81.28 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "200K" (at 170.18 78.74 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 167.64 80.518 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 167.64 78.74 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 150a3d29-6238-446a-808e-3cf826ea4831))
+    (pin "2" (uuid dc3878aa-cf61-47eb-a02d-83c6a3e56273))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R47") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Amplifier_Operational:TL084") (at 223.52 41.91 0) (unit 4)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 8d851c86-b28c-482a-8c58-681853c4d49e)
+    (property "Reference" "U3" (at 223.52 33.1302 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "TL084" (at 223.52 35.6671 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (at 222.25 39.37 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.ti.com/lit/ds/symlink/tl081.pdf" (at 224.79 36.83 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6c1881ff-3324-4876-8273-3da5b6b68fbf))
+    (pin "2" (uuid bf00cdb3-cdf6-4a54-9d38-8b06e5f5d765))
+    (pin "3" (uuid 407fc0d9-84a9-40e9-8bfa-211f2dfeb6db))
+    (pin "5" (uuid 1e629f4f-b0ae-45cc-9453-638ad7545449))
+    (pin "6" (uuid 9e087d9c-c30b-4601-87b4-6da53391ca6d))
+    (pin "7" (uuid e1e54dcd-281b-43b1-b3b8-d2d0235f51d3))
+    (pin "10" (uuid a91451e1-38d4-446f-a727-dd5cc9f268e6))
+    (pin "8" (uuid 28eee525-ab4d-4681-b820-dcb8ad8daddd))
+    (pin "9" (uuid 4cdc0c2b-429b-4b64-8710-26ddc279a544))
+    (pin "12" (uuid c220ee93-48fd-4b0d-8ad4-5d7b484cfe94))
+    (pin "13" (uuid 1fc8cf35-e427-4cec-9376-461f63f0e3c5))
+    (pin "14" (uuid 997f9093-37fe-452a-8ee7-ff5cbe8c208e))
+    (pin "11" (uuid 52ecbaac-ff8e-4bbf-9d2f-ede0a7503563))
+    (pin "4" (uuid 9fe34bba-99aa-4cd0-aecc-73ba89642b6c))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "U3") (unit 4)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:-5V") (at 265.43 46.99 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 8dec0c34-da79-4389-a845-3b6830daaff2)
+    (property "Reference" "#PWR060" (at 265.43 49.53 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "-5V" (at 262.89 50.8 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "" (at 265.43 46.99 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 265.43 46.99 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 215faf79-97ce-42fc-88f4-392daa084706))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR060") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 40.64 167.64 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 8fddaec1-943e-41ac-b66d-968bb91ddd3d)
+    (property "Reference" "#PWR0123" (at 40.64 161.29 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 40.64 163.1966 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 40.64 167.64 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 40.64 167.64 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid e046128b-a4d8-455e-84d5-777d0c03fcc2))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR0123") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 91.44 110.49 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 90c984b7-11e6-4035-9b45-b3b811e9c10c)
+    (property "Reference" "C7" (at 94.361 109.6553 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Value" "4.7uF/16V" (at 85.09 101.6 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 90.4748 106.68 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 91.44 110.49 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid c01e2c38-8771-43e4-bf31-156e99c49a21))
+    (pin "2" (uuid e9ff11f5-5a44-4c4d-9290-8dcc12eba57d))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C7") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 242.57 114.3 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 92d40f42-e45e-46d1-bfc7-5081bdc226c2)
+    (property "Reference" "R88" (at 243.84 116.84 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1K" (at 243.84 114.3 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 242.57 116.078 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 242.57 114.3 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid f21236d1-ac5c-4715-b24e-b756b5da7c75))
+    (pin "2" (uuid 2941d9c1-076e-442f-ac94-82a4c89a93c9))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R88") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 176.53 52.07 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 93b405b4-2d0d-4178-8416-5b469130f201)
+    (property "Reference" "R54" (at 177.8 54.61 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "0R" (at 177.8 52.07 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 176.53 53.848 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 176.53 52.07 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 46115165-15cc-401e-aebd-a399816cf51d))
+    (pin "2" (uuid eb5b765c-9b3c-4e92-8215-dc5488d06858))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R54") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 26.67 137.16 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 941d3a25-eb6f-4ef8-81fb-ab2a68ea6169)
+    (property "Reference" "C4" (at 26.67 131.3012 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "2.2nF/50V" (at 26.67 133.8381 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 30.48 136.1948 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 26.67 137.16 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 9e5439bb-2fcc-4563-afcb-4a8a4348ddf0))
+    (pin "2" (uuid 49eae2c7-cd49-46a6-8825-66b9a1c7b62e))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C4") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 111.76 146.05 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 9498acb4-a028-4247-9c1d-011fa3413ecb)
+    (property "Reference" "R36" (at 110.49 143.51 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "10K" (at 109.22 146.05 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 111.76 144.272 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 111.76 146.05 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid debe52ef-2f7c-4db9-8bea-67630bc2be7d))
+    (pin "2" (uuid 41a38062-bdfb-4911-a559-03260d0a0333))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R36") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:1N4148WS") (at 118.11 137.16 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 950e2b98-f186-4163-a54f-c7f7c5849b97)
+    (property "Reference" "D12" (at 118.11 132.1902 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "1N4148WS" (at 120.65 134.62 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "NewLib:SOD_323_1" (at 118.11 132.715 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "https://www.vishay.com/docs/85751/1n4148ws.pdf" (at 118.11 137.16 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid e1e5f933-bcea-4ef5-b1cb-d70aed6b84df))
+    (pin "2" (uuid e6f533c9-cd34-435d-857a-513a56d25cea))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D12") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 87.63 170.18 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 95cf352b-dbf1-43d0-863c-b8589fea350d)
+    (property "Reference" "#PWR0118" (at 91.44 170.18 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 80.01 170.18 90)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "" (at 87.63 170.18 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 87.63 170.18 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 47e73f99-33a0-4150-88d6-5d8308d2dbe2))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR0118") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 85.09 110.49 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 97ee199b-8394-43ed-9ed4-36a2b4a16989)
+    (property "Reference" "R31" (at 83.82 110.49 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "4.7K" (at 85.09 107.95 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 86.868 110.49 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 85.09 110.49 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 39991924-2387-4791-a5c1-bffb96c9c8a9))
+    (pin "2" (uuid 5a7ec86c-cdd4-48ba-8f77-bb3c77972d45))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R31") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 26.67 41.91 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 982d1edc-414e-4677-825f-8afb30619acd)
+    (property "Reference" "C1" (at 26.67 36.0512 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "2.2nF/50V" (at 26.67 38.5881 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 30.48 40.9448 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 26.67 41.91 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid ec116d26-bf90-49bd-bf49-8fc9ce501f74))
+    (pin "2" (uuid 3ce8a98f-c158-4561-99df-92bfe29987c1))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C1") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 142.24 73.66 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 98c26dfa-29b7-446c-bf7c-ae54af3553a3)
+    (property "Reference" "C10" (at 142.24 67.8012 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "2.2nF/50V" (at 142.24 70.3381 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 146.05 72.6948 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 142.24 73.66 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 38a46839-3481-45f4-a40d-ec6656c0cf31))
+    (pin "2" (uuid 38537152-dafd-4220-a4d2-7fda246ca2e0))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C10") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 149.86 115.57 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 99b04f63-2ee8-4a28-84db-5d28fdc800f1)
+    (property "Reference" "#PWR031" (at 149.86 121.92 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 149.86 120.0134 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 149.86 115.57 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 149.86 115.57 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 91bf83ad-d95a-4b75-82fb-209392c3c6fe))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR031") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 80.01 71.12 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 9a125809-0135-4800-a3a4-a1513817cef2)
+    (property "Reference" "R26" (at 81.28 68.58 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "47R" (at 81.28 71.12 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 80.01 72.898 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 80.01 71.12 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid e356ea16-dbeb-40db-a9d7-6edd9b50cfa0))
+    (pin "2" (uuid 3e230785-4411-4190-af9d-fe4703d20e16))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R26") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 200.66 114.3 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 9b11de97-2042-4106-ba73-8e431792742a)
+    (property "Reference" "#PWR043" (at 200.66 120.65 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 200.66 118.7434 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 200.66 114.3 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 200.66 114.3 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid f996a598-2fc2-472a-b15e-0d5fc3edaa5d))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR043") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Connector:TestPoint") (at 87.63 170.18 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 9b13f04f-7de5-477a-a012-1c6580cfb3bf)
+    (property "Reference" "TP2" (at 92.71 170.18 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "TestPoint" (at 92.71 172.085 90)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Footprint" "TestPoint:TestPoint_THTPad_D2.0mm_Drill1.0mm" (at 87.63 175.26 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 87.63 175.26 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 95bb39b2-a030-4b87-bef3-7ccefed360e6))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "TP2") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 34.29 80.01 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 9edcca75-dbcb-4b58-9bb0-0833bb236bf7)
+    (property "Reference" "R2" (at 35.56 80.01 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1M" (at 34.29 81.28 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 32.512 80.01 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 34.29 80.01 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 84806860-2e95-4073-884e-299e7f4f8531))
+    (pin "2" (uuid 6afd49cf-2cc3-4ac1-802e-1dc2b490b9d2))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R2") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 30.48 171.45 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 9f63c9c7-cf86-45eb-925d-6764ff8b7155)
+    (property "Reference" "C56" (at 36.83 168.91 90)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Value" "10uF/16V" (at 34.29 165.1 90)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 31.4452 175.26 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 30.48 171.45 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 9db85223-9583-4f5c-8a8d-8b59212a69a6))
+    (pin "2" (uuid c471c85e-2fdd-4e58-ab4a-28ad406d47a2))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C56") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "NewLib:SGM3204") (at 55.88 175.26 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 9feb2207-dce4-457d-a39f-7f84dbb8779a)
+    (property "Reference" "U12" (at 64.135 169.071 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "SGM3204" (at 64.135 171.6079 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_TO_SOT_SMD:SOT-23-6" (at 48.26 163.83 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 48.26 163.83 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 4070811e-c4f0-411d-bdb2-f0417b64645f))
+    (pin "2" (uuid 36861bf4-567e-488b-bbba-3b1592195db4))
+    (pin "3" (uuid 199fed90-63e7-4640-90a7-0cf7bac64b41))
+    (pin "4" (uuid aa81a1b4-5e96-43d1-8b24-a06b9a5be147))
+    (pin "5" (uuid f09f4b29-60ea-41e0-a31c-a7d5945e3864))
+    (pin "6" (uuid 0560a608-5c3d-49a4-a363-0b17182a207f))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "U12") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 52.07 46.99 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid a10a8cef-8017-4c9e-b4be-8885a57073b4)
+    (property "Reference" "R9" (at 53.34 49.53 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "200K" (at 54.61 46.99 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 52.07 48.768 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 52.07 46.99 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6ef574cf-7333-44d0-ad12-0ec86276af50))
+    (pin "2" (uuid bb8f65f2-eed0-498f-9b0d-af975e9a0375))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R9") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 195.58 71.12 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid a19488d2-9a67-45c8-a1c1-ff7044d58be2)
+    (property "Reference" "R62" (at 196.85 68.58 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "47R" (at 196.85 71.12 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 195.58 72.898 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 195.58 71.12 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 738ff735-1f64-46eb-b0ab-7b9cd7fcae8e))
+    (pin "2" (uuid 3602a5c5-1309-4d88-be94-ffea131a937b))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R62") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 265.43 102.87 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid a1bc8448-0886-464e-811a-5ba08620ee43)
+    (property "Reference" "#PWR065" (at 271.78 102.87 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 269.8734 102.87 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 265.43 102.87 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 265.43 102.87 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 9d1f07ef-c21a-4dc2-90b5-6a5ebfe8f060))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR065") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 40.64 73.66 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid a20da0fd-9ab8-482b-a0ac-2a4254dd7d40)
+    (property "Reference" "R6" (at 41.91 71.12 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "3.3K" (at 43.18 73.66 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 40.64 75.438 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 40.64 73.66 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid d880975e-00c1-42c6-849e-e7e7fcdf7bce))
+    (pin "2" (uuid 01114f68-cea5-47a1-9148-3b56826dcdc4))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R6") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 265.43 133.35 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid a2302ead-808c-4540-95b6-77eb34eaf568)
+    (property "Reference" "#PWR068" (at 271.78 133.35 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 269.8734 133.35 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 265.43 133.35 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 265.43 133.35 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 9ac439c1-3955-4588-a968-ff142b4dbf91))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR068") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Amplifier_Operational:TL084") (at 172.72 102.87 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid a27df7c4-e85e-48f8-ad70-e8a5b1bd14f3)
+    (property "Reference" "U4" (at 172.72 94.0902 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "TL084" (at 172.72 96.6271 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (at 171.45 100.33 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.ti.com/lit/ds/symlink/tl081.pdf" (at 173.99 97.79 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 380061ac-b2e3-4b40-978d-5eb714755100))
+    (pin "2" (uuid d7c564e7-558a-4155-8aa7-bf95485d541f))
+    (pin "3" (uuid 6266ae98-67d0-40e8-bc43-0fba9c5f57ef))
+    (pin "5" (uuid fed384f7-d728-4b51-a8ef-0640d0a4f556))
+    (pin "6" (uuid f4c9d8c7-9cb2-49eb-8f75-cac3d0628835))
+    (pin "7" (uuid 64a38767-658d-4a9a-b820-997038cd2b96))
+    (pin "10" (uuid 91127657-1641-4842-be19-748b1e5a051d))
+    (pin "8" (uuid 94c2a9f6-f4d2-400e-9888-4d4dfd6d5151))
+    (pin "9" (uuid eb38260c-2b60-4178-8c65-7a1fd710fd80))
+    (pin "12" (uuid a9adc234-6e2f-4c31-a662-86cd13af28d8))
+    (pin "13" (uuid 229c8002-8638-46fa-b709-fc53773ba8d2))
+    (pin "14" (uuid f088ae83-d407-4af4-8385-2b5598d42c3e))
+    (pin "11" (uuid ed22dce3-039f-4aa9-a464-c67b09883bc8))
+    (pin "4" (uuid a8624f3e-3628-4615-bd90-b227fa5a034b))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "U4") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:1N4148WS") (at 234.95 137.16 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid a821b409-df6d-4b53-af2f-f7e903621ea8)
+    (property "Reference" "D24" (at 234.95 132.1902 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "1N4148WS" (at 236.22 134.62 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "NewLib:SOD_323_1" (at 234.95 132.715 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "https://www.vishay.com/docs/85751/1n4148ws.pdf" (at 234.95 137.16 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 2dbb58af-3953-4fbc-8804-271aa3f60a38))
+    (pin "2" (uuid 1fd364d7-8623-44f6-bef0-f3f6e8e0cc39))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D24") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 200.66 78.74 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid a88e953f-1a37-4e1d-ad20-9ad1ed96bae2)
+    (property "Reference" "R66" (at 199.39 78.74 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "4.7K" (at 200.66 76.2 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 202.438 78.74 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 200.66 78.74 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 03ff8dc2-97f9-4689-948e-9b3e924e2e6f))
+    (pin "2" (uuid b90d0a94-bf4d-42b5-84d4-3d913a790a8b))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R66") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:BAT54S") (at 149.86 95.25 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid a9c046a6-5da6-4447-af35-94deba834ea9)
+    (property "Reference" "D15" (at 149.86 90.4072 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "BAT54S/BAV99" (at 149.86 92.9441 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_TO_SOT_SMD:SOT-23" (at 151.765 92.075 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Datasheet" "https://www.diodes.com/assets/Datasheets/ds11005.pdf" (at 146.812 95.25 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 1d1f6f20-0a95-4ca8-832c-38eb8874afed))
+    (pin "2" (uuid 83c5bfc4-1ff4-4c42-9d4b-08587e1a7fc6))
+    (pin "3" (uuid 28baf6ce-6ffb-440f-b2d0-d872476c4e04))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D15") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 246.38 114.3 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid aa2f0e5d-fedc-43ad-9d67-2dc3acecae9f)
+    (property "Reference" "#PWR0150" (at 246.38 120.65 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 246.38 118.7434 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 246.38 114.3 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 246.38 114.3 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid e31d81f0-6201-422e-831e-62d7d9d0b5b3))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR0150") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 157.48 31.75 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid ada92e15-3055-4631-8db0-b8d5c0fdacbf)
+    (property "Reference" "#PWR033" (at 157.48 35.56 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 157.48 28.1742 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 157.48 31.75 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 157.48 31.75 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 8ce494f0-e1d8-4ef7-9389-e745ecc9dc66))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR033") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:BAT54S") (at 34.29 95.25 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid adefc650-2116-49ec-8c57-bfa26b86fd9b)
+    (property "Reference" "D3" (at 34.29 90.4072 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "BAT54S/BAV99" (at 34.29 92.9441 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_TO_SOT_SMD:SOT-23" (at 36.195 92.075 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Datasheet" "https://www.diodes.com/assets/Datasheets/ds11005.pdf" (at 31.242 95.25 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid a8891ec3-c129-4de1-bfd2-233961bcf204))
+    (pin "2" (uuid 68f5188a-4758-4b94-9155-ccf938a570d9))
+    (pin "3" (uuid c97e9d38-7f56-45fc-b255-953d3dbf8a2a))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D3") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 30.48 181.61 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid ae854799-1249-49ca-9045-3fb79b6f664f)
+    (property "Reference" "C57" (at 36.83 182.88 90)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Value" "10uF/16V" (at 34.29 179.07 90)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 31.4452 185.42 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 30.48 181.61 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 8d37c906-6154-437f-80a5-496bfaa66073))
+    (pin "2" (uuid e3876591-0b67-4e33-b065-7a7d4a9d70c9))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C57") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 149.86 52.07 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid afb87ff3-bfab-4541-b002-a48f26745003)
+    (property "Reference" "#PWR029" (at 149.86 58.42 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 149.86 56.5134 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 149.86 52.07 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 149.86 52.07 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid fc9e66bf-872e-489a-a60b-531dca0ef6f0))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR029") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 52.07 142.24 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid b013f3f6-1225-49bc-804f-ac4f2550365e)
+    (property "Reference" "R15" (at 53.34 144.78 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "200K" (at 54.61 142.24 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 52.07 144.018 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 52.07 142.24 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 104417a8-141a-4359-9bb2-d4a4bd6532da))
+    (pin "2" (uuid 571e28ff-bb4e-44b3-8df9-77979445e041))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R15") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 242.57 146.05 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid b0198819-1f2d-4ab2-a6cd-3ec622ff117e)
+    (property "Reference" "R89" (at 243.84 148.59 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1K" (at 243.84 146.05 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 242.57 147.828 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 242.57 146.05 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 382cb5f1-a14a-4030-a7b5-b057edfc0b33))
+    (pin "2" (uuid e3a048cf-5ce7-487d-bb1c-ea49b16f8265))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R89") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 129.54 114.3 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid b14c03c1-b1a0-428f-90a9-0ca41dece5f6)
+    (property "Reference" "#PWR0146" (at 129.54 120.65 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 129.54 118.7434 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 129.54 114.3 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 129.54 114.3 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid ada303f8-8e1b-4dd9-8e42-c277d6ec17cc))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR0146") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 63.5 186.69 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid b3de0f4d-3a44-46f8-93a0-7d761d4f7957)
+    (property "Reference" "C60" (at 68.58 185.42 90)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Value" "4.7uF/16V" (at 74.93 187.96 90)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 59.69 187.6552 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 63.5 186.69 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 4ecf249d-8a36-4fba-a2f6-739203d92f1e))
+    (pin "2" (uuid 928138d5-4ec9-4901-a0b4-20864fb68e10))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C60") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 207.01 110.49 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid b5089be1-c587-4c43-8f5a-5dbed71df848)
+    (property "Reference" "C15" (at 209.931 109.6553 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Value" "4.7uF/16V" (at 201.93 100.33 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 206.0448 106.68 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 207.01 110.49 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 03267e62-87d0-4b85-919e-24c7da02673f))
+    (pin "2" (uuid 8b10261e-1b8a-405d-9cf1-ec17ce2bed30))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C15") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 207.01 114.3 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid b582f117-3dba-4669-86f0-d788dd09cac1)
+    (property "Reference" "#PWR047" (at 207.01 120.65 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 207.01 118.7434 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 207.01 114.3 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 207.01 114.3 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 199a4801-2a45-4eb5-8ace-cf2e799f829e))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR047") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 156.21 73.66 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid b613b7b4-fbb2-400d-ad16-9ddf92e9067b)
+    (property "Reference" "R42" (at 157.48 71.12 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "3.3K" (at 158.75 73.66 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 156.21 75.438 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 156.21 73.66 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 32c8f901-8b79-49b3-ada1-a9197d8cacd5))
+    (pin "2" (uuid 52d0ea20-843a-4de0-b776-c2cdba57e498))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R42") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 176.53 83.82 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid b63350c7-9263-4306-bd45-9602f2e1612d)
+    (property "Reference" "R56" (at 177.8 86.36 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "0R" (at 177.8 83.82 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 176.53 85.598 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 176.53 83.82 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 38bff32b-1047-408d-8774-4df5769a8cd2))
+    (pin "2" (uuid 26949258-eccb-41d8-827c-19f208493d4f))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R56") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 60.96 52.07 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid b697df26-4eeb-48c6-b1f1-a65ab834e1a4)
+    (property "Reference" "R18" (at 62.23 54.61 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "0R" (at 62.23 52.07 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 60.96 53.848 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 60.96 52.07 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid c356bb11-c08f-4feb-ba72-bf967be78a4c))
+    (pin "2" (uuid 145b2500-e31d-4dc7-8b82-efb10214aa77))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R18") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:1N4148WS") (at 186.69 102.87 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid ba728d57-5018-46c8-ac31-bfff86d3e1bb)
+    (property "Reference" "D19" (at 186.69 97.9002 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "1N4148WS" (at 186.69 100.4371 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "NewLib:SOD_323_1" (at 186.69 98.425 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "https://www.vishay.com/docs/85751/1n4148ws.pdf" (at 186.69 102.87 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid a669b057-fcdd-493c-8fbd-456efa28092b))
+    (pin "2" (uuid bca011c5-ccfc-45ae-8ca3-91afb21d8906))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D19") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 176.53 46.99 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid bb911f8d-3785-4eb1-a615-9ca4dcee938d)
+    (property "Reference" "R53" (at 177.8 49.53 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100K" (at 179.07 46.99 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 176.53 48.768 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 176.53 46.99 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid f07d86d2-1f6b-463d-99b8-64523fa4dbfe))
+    (pin "2" (uuid bbe20fa5-9bbd-4ba8-ac78-e468100a59ac))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R53") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 26.67 105.41 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid bc1c1693-6ac0-4750-9635-dc227ef8c6f6)
+    (property "Reference" "C3" (at 26.67 99.5512 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "2.2nF/50V" (at 26.67 102.0881 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 30.48 104.4448 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 26.67 105.41 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 96768897-2c52-4a29-8f4d-f88a8a90309e))
+    (pin "2" (uuid 68c6bdc7-1edf-4e85-a42d-b3dfc8c3e702))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C3") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 149.86 80.01 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid bc61398f-ab89-47b8-9952-566a136dc18d)
+    (property "Reference" "R38" (at 151.13 80.01 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1M" (at 149.86 81.28 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 148.082 80.01 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 149.86 80.01 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid a4589ac3-8ee2-4b56-9d7b-c2338aa75f5d))
+    (pin "2" (uuid 5309051b-f4ff-4dc0-8b0a-7f3cfb55ec3f))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R38") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 207.01 142.24 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid bd01f21c-b2e4-4785-95a7-cbc706f30d5e)
+    (property "Reference" "C16" (at 209.931 141.4053 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Value" "4.7uF/16V" (at 201.93 132.08 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 206.0448 138.43 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 207.01 142.24 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid d1d5fc25-c44d-4058-bcdf-7f55e67cb604))
+    (pin "2" (uuid ae640184-f328-4162-92d7-ab7fdbcc5385))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C16") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 91.44 82.55 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid c347207e-8676-48ca-902e-910eaffb2e8a)
+    (property "Reference" "#PWR022" (at 91.44 88.9 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 91.44 86.9934 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 91.44 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 91.44 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 857ddcf0-dd0b-4753-8e10-8651d694cb04))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR022") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:BAT54S") (at 34.29 63.5 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid c38d497d-8b8f-4ba1-be6e-bfbb91a3ff18)
+    (property "Reference" "D2" (at 34.29 58.6572 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "BAT54S/BAV99" (at 34.29 61.1941 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_TO_SOT_SMD:SOT-23" (at 36.195 60.325 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Datasheet" "https://www.diodes.com/assets/Datasheets/ds11005.pdf" (at 31.242 63.5 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 1da376e0-d618-43c8-adba-125b21c4de5d))
+    (pin "2" (uuid 0940d7bd-0a03-471f-8aa9-7d4fdb408918))
+    (pin "3" (uuid ba27009f-df8e-4e1c-b277-01ee376c0404))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D2") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 246.38 82.55 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid c45c820a-b99d-446f-96b8-d0344599a449)
+    (property "Reference" "#PWR0149" (at 246.38 88.9 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 246.38 86.9934 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 246.38 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 246.38 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 4b569a85-f8a4-486f-9b70-c077c2b224d3))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR0149") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Amplifier_Operational:TL084") (at 259.08 71.12 0) (unit 5)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid c48bd02d-c50a-4ccb-936f-b3aeb769ece8)
+    (property "Reference" "U2" (at 257.175 70.2853 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "TL084" (at 257.175 72.8222 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (at 257.81 68.58 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.ti.com/lit/ds/symlink/tl081.pdf" (at 260.35 66.04 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 0ee642a8-abdb-49f6-ab9d-e8d0dfabded1))
+    (pin "2" (uuid 18f007e6-5de3-4f41-b555-dbd47057eaee))
+    (pin "3" (uuid 19975709-79fd-4fec-b8df-4fa157451cdd))
+    (pin "5" (uuid 7e08904b-7713-4056-80f7-1f2a3e3df161))
+    (pin "6" (uuid 604b99ad-5127-4f46-ab1b-ad6c5368f04b))
+    (pin "7" (uuid 0bcb1f4d-77ce-448d-bac8-e81305a4f96c))
+    (pin "10" (uuid 624c7bf2-18e0-4d12-8d6c-090c1b00ff96))
+    (pin "8" (uuid b000df6d-26ae-4331-82b9-6d36150373b0))
+    (pin "9" (uuid 23771274-9809-4cc7-8cc2-31566f2cdd81))
+    (pin "12" (uuid 9339a476-154f-4dae-b341-f03974df0d27))
+    (pin "13" (uuid 41eddae1-0102-4cee-8ab9-ac1bafaa181f))
+    (pin "14" (uuid aaea6282-4de6-4026-9a93-10e0c8865feb))
+    (pin "11" (uuid f028ef63-fee3-4d90-ba5d-8600574b82b9))
+    (pin "4" (uuid 1b766a80-9073-43fb-ae44-ee51b2101683))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "U2") (unit 5)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 41.91 31.75 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid c5330fc5-dbba-4dc9-b0bc-54f2c584998a)
+    (property "Reference" "#PWR09" (at 41.91 35.56 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 41.91 28.1742 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 41.91 31.75 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 41.91 31.75 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 65ca6bf8-bc9a-4e42-bff9-356f2e674cc2))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR09") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 26.67 177.8 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid c566c378-3fc1-4e77-a52d-efc35a8a3b11)
+    (property "Reference" "#PWR0120" (at 30.48 177.8 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 19.05 177.8 90)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "" (at 26.67 177.8 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 26.67 177.8 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid fec293b9-d5a3-4df2-853b-367a2af98ed6))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR0120") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 256.54 95.25 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid c569470d-60ed-448c-a65c-9b7948ba96c7)
+    (property "Reference" "#PWR054" (at 256.54 99.06 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 256.54 91.6742 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 256.54 95.25 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 256.54 95.25 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 22730267-7102-46ca-8563-79f5cdfb0c2d))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR054") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:1N4148WS") (at 71.12 102.87 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid c6037c1e-a120-4174-bcee-c3b2a112c023)
+    (property "Reference" "D7" (at 71.12 97.9002 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "1N4148WS" (at 71.12 100.4371 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "NewLib:SOD_323_1" (at 71.12 98.425 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "https://www.vishay.com/docs/85751/1n4148ws.pdf" (at 71.12 102.87 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid f474cbef-6219-4893-92fc-2765670fe3f8))
+    (pin "2" (uuid 9f0d7e0d-8a04-4019-9c64-db246ce93c85))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D7") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 165.1 36.83 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid c6186e72-14d0-46d2-b013-c60a9157fab4)
+    (property "Reference" "#PWR037" (at 158.75 36.83 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 160.6566 36.83 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 165.1 36.83 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 165.1 36.83 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 14f1f96a-a18f-4666-aa6a-62a4d7b59123))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR037") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 91.44 50.8 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid c7ef3d30-72f8-42df-af6a-0a3ae37a6113)
+    (property "Reference" "#PWR021" (at 91.44 57.15 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 91.44 55.2434 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 91.44 50.8 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 91.44 50.8 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid b1cd7632-b073-4892-8f78-c583405ed10b))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR021") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Amplifier_Operational:TL084") (at 223.52 137.16 0) (unit 3)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid c999ff29-e317-4ff3-aaa7-97bc7d09daa0)
+    (property "Reference" "U4" (at 223.52 128.3802 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "TL084" (at 223.52 130.9171 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (at 222.25 134.62 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.ti.com/lit/ds/symlink/tl081.pdf" (at 224.79 132.08 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6c1881ff-3324-4876-8273-3da5b6b68fc3))
+    (pin "2" (uuid bf00cdb3-cdf6-4a54-9d38-8b06e5f5d769))
+    (pin "3" (uuid 407fc0d9-84a9-40e9-8bfa-211f2dfeb6df))
+    (pin "5" (uuid 1e629f4f-b0ae-45cc-9453-638ad754544d))
+    (pin "6" (uuid 9e087d9c-c30b-4601-87b4-6da53391ca71))
+    (pin "7" (uuid e1e54dcd-281b-43b1-b3b8-d2d0235f51d7))
+    (pin "10" (uuid 234c5d1c-29c4-4195-a50c-8ab4c160d317))
+    (pin "8" (uuid 303d7cd1-7434-4c46-8ee8-e8654c2d39de))
+    (pin "9" (uuid 40c58cc5-0a64-4b85-acbd-73dec89e5a9d))
+    (pin "12" (uuid 3ee47074-e5f7-466b-b262-de4345b3b523))
+    (pin "13" (uuid 1ab9141c-6d43-4488-a3ff-365c1881ac9f))
+    (pin "14" (uuid 892fa6d6-53e0-4498-bfcb-871ff3fd117d))
+    (pin "11" (uuid 52ecbaac-ff8e-4bbf-9d2f-ede0a7503567))
+    (pin "4" (uuid 9fe34bba-99aa-4cd0-aecc-73ba89642b70))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "U4") (unit 3)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Amplifier_Operational:TL084") (at 172.72 39.37 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid ca5293bb-1a0b-4e0b-b00d-b760cdbc70e3)
+    (property "Reference" "U3" (at 172.72 30.5902 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "TL084" (at 172.72 33.1271 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (at 171.45 36.83 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.ti.com/lit/ds/symlink/tl081.pdf" (at 173.99 34.29 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid c78fb598-8e1f-480a-a050-83f5d0cae984))
+    (pin "2" (uuid b8d0858f-9403-4e08-9329-a089eb3df21b))
+    (pin "3" (uuid f44c6591-8923-48e1-8f41-ad3ae5bc01ba))
+    (pin "5" (uuid fed384f7-d728-4b51-a8ef-0640d0a4f553))
+    (pin "6" (uuid f4c9d8c7-9cb2-49eb-8f75-cac3d0628832))
+    (pin "7" (uuid 64a38767-658d-4a9a-b820-997038cd2b93))
+    (pin "10" (uuid 91127657-1641-4842-be19-748b1e5a0518))
+    (pin "8" (uuid 94c2a9f6-f4d2-400e-9888-4d4dfd6d514c))
+    (pin "9" (uuid eb38260c-2b60-4178-8c65-7a1fd710fd7b))
+    (pin "12" (uuid a9adc234-6e2f-4c31-a662-86cd13af28d3))
+    (pin "13" (uuid 229c8002-8638-46fa-b709-fc53773ba8cd))
+    (pin "14" (uuid f088ae83-d407-4af4-8385-2b5598d42c39))
+    (pin "11" (uuid ed22dce3-039f-4aa9-a464-c67b09883bc3))
+    (pin "4" (uuid a8624f3e-3628-4615-bd90-b227fa5a0346))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "U3") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 149.86 147.32 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid cad13324-c0d3-4af8-b13b-0fe5ff7673f2)
+    (property "Reference" "#PWR032" (at 149.86 153.67 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 149.86 151.7634 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 149.86 147.32 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 149.86 147.32 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid ffbc4632-e757-4643-8596-75766589fb52))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR032") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:-5V") (at 256.54 78.74 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid cad4b724-13cc-4f89-92d7-2dd733b560ec)
+    (property "Reference" "#PWR053" (at 256.54 81.28 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "-5V" (at 254 82.55 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "" (at 256.54 78.74 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 256.54 78.74 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid bf359743-5ae8-46ff-9b74-3bba76c76f0e))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR053") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:1N4148WS") (at 234.95 73.66 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid cc2ca39a-d947-4847-86da-00347ea27032)
+    (property "Reference" "D22" (at 234.95 68.6902 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "1N4148WS" (at 236.22 71.12 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "NewLib:SOD_323_1" (at 234.95 69.215 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "https://www.vishay.com/docs/85751/1n4148ws.pdf" (at 234.95 73.66 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 93590931-6d74-4078-a5fc-770ab19f9b91))
+    (pin "2" (uuid 04050e7d-3b57-4c42-b23e-37ce2ab6eca0))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D22") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 125.73 50.8 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid ce4df108-bb14-4343-b3c3-24d153e6d2a0)
+    (property "Reference" "R82" (at 127 53.34 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1K" (at 127 50.8 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 125.73 52.578 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 125.73 50.8 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid b7779583-d216-49b9-a653-1dd9130971da))
+    (pin "2" (uuid 202c1447-e902-4846-b185-80eaeb6fe216))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R82") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 85.09 146.05 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid cebc26ad-b557-4ae0-b69c-0c7ad4b6fd49)
+    (property "Reference" "#PWR020" (at 85.09 152.4 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 85.09 150.4934 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 85.09 146.05 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 85.09 146.05 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 9c08714c-f7bd-4ea8-847e-e5f216665fda))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR020") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 167.64 83.82 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid cf2f27f9-4af9-498f-b1d0-e4a19f2e235f)
+    (property "Reference" "R48" (at 168.91 86.36 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "NC" (at 168.91 83.82 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 167.64 85.598 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 167.64 83.82 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 5989ff28-7b54-4486-8756-5fa00124ccf6))
+    (pin "2" (uuid 71cc7bf0-887b-4ca7-9363-6b64ca85b9ff))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R48") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Amplifier_Operational:TL084") (at 106.68 41.91 0) (unit 4)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid cfb02250-5e04-432b-894d-1f44f1547326)
+    (property "Reference" "U1" (at 106.68 33.1302 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "TL084" (at 106.68 35.6671 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (at 105.41 39.37 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.ti.com/lit/ds/symlink/tl081.pdf" (at 107.95 36.83 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6c1881ff-3324-4876-8273-3da5b6b68fbd))
+    (pin "2" (uuid bf00cdb3-cdf6-4a54-9d38-8b06e5f5d763))
+    (pin "3" (uuid 407fc0d9-84a9-40e9-8bfa-211f2dfeb6d9))
+    (pin "5" (uuid 1e629f4f-b0ae-45cc-9453-638ad7545447))
+    (pin "6" (uuid 9e087d9c-c30b-4601-87b4-6da53391ca6b))
+    (pin "7" (uuid e1e54dcd-281b-43b1-b3b8-d2d0235f51d1))
+    (pin "10" (uuid a91451e1-38d4-446f-a727-dd5cc9f268e5))
+    (pin "8" (uuid 28eee525-ab4d-4681-b820-dcb8ad8daddc))
+    (pin "9" (uuid 4cdc0c2b-429b-4b64-8710-26ddc279a543))
+    (pin "12" (uuid 5e0c64ad-1195-4576-8425-0d01dcd57c18))
+    (pin "13" (uuid 3e5d71b4-8c6d-4a7b-8e8b-8f6e0779fde9))
+    (pin "14" (uuid 1f8a9da2-4bf7-49aa-9aa1-4f389da2afc9))
+    (pin "11" (uuid 52ecbaac-ff8e-4bbf-9d2f-ede0a7503561))
+    (pin "4" (uuid 9fe34bba-99aa-4cd0-aecc-73ba89642b6a))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "U1") (unit 4)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Amplifier_Operational:TL084") (at 57.15 39.37 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid d01d3032-7475-4ff1-af70-1d0a5a1f8f1a)
+    (property "Reference" "U1" (at 57.15 30.5902 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "TL084" (at 57.15 33.1271 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (at 55.88 36.83 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.ti.com/lit/ds/symlink/tl081.pdf" (at 58.42 34.29 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 1d810833-e62b-43a4-93d4-d31a74afffff))
+    (pin "2" (uuid d73b88f5-5485-4817-8c16-1e3637a49643))
+    (pin "3" (uuid da2e20c0-6f37-46bb-bd0b-c2e0025ec9e3))
+    (pin "5" (uuid fed384f7-d728-4b51-a8ef-0640d0a4f552))
+    (pin "6" (uuid f4c9d8c7-9cb2-49eb-8f75-cac3d0628831))
+    (pin "7" (uuid 64a38767-658d-4a9a-b820-997038cd2b92))
+    (pin "10" (uuid 91127657-1641-4842-be19-748b1e5a0517))
+    (pin "8" (uuid 94c2a9f6-f4d2-400e-9888-4d4dfd6d514b))
+    (pin "9" (uuid eb38260c-2b60-4178-8c65-7a1fd710fd7a))
+    (pin "12" (uuid a9adc234-6e2f-4c31-a662-86cd13af28d2))
+    (pin "13" (uuid 229c8002-8638-46fa-b709-fc53773ba8cc))
+    (pin "14" (uuid f088ae83-d407-4af4-8385-2b5598d42c38))
+    (pin "11" (uuid ed22dce3-039f-4aa9-a464-c67b09883bc2))
+    (pin "4" (uuid a8624f3e-3628-4615-bd90-b227fa5a0345))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "U1") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Amplifier_Operational:TL084") (at 172.72 71.12 0) (unit 2)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid d177daaa-15af-4408-aba6-28fd29ffedfd)
+    (property "Reference" "U3" (at 172.72 62.3402 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "TL084" (at 172.72 64.8771 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (at 171.45 68.58 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.ti.com/lit/ds/symlink/tl081.pdf" (at 173.99 66.04 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid d9cf2702-0fc2-4f40-b99b-9ba247513683))
+    (pin "2" (uuid ed248ed5-d2be-4e54-9216-5127de6cf3c6))
+    (pin "3" (uuid d97cde91-0a38-4135-ae7e-7acd8f0f4f4b))
+    (pin "5" (uuid 3f8e6936-8121-47c7-8330-1def15a87bed))
+    (pin "6" (uuid c13c0ff7-b95f-48e8-ad18-858ab2f8cbdf))
+    (pin "7" (uuid 94702fbe-09e4-42b2-9f77-93cf46296846))
+    (pin "10" (uuid 91127657-1641-4842-be19-748b1e5a051c))
+    (pin "8" (uuid 94c2a9f6-f4d2-400e-9888-4d4dfd6d5150))
+    (pin "9" (uuid eb38260c-2b60-4178-8c65-7a1fd710fd7f))
+    (pin "12" (uuid a9adc234-6e2f-4c31-a662-86cd13af28d7))
+    (pin "13" (uuid 229c8002-8638-46fa-b709-fc53773ba8d1))
+    (pin "14" (uuid f088ae83-d407-4af4-8385-2b5598d42c3d))
+    (pin "11" (uuid ed22dce3-039f-4aa9-a464-c67b09883bc7))
+    (pin "4" (uuid a8624f3e-3628-4615-bd90-b227fa5a034a))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "U3") (unit 2)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 41.91 95.25 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid d17a5e0a-cc7a-4edb-838a-49a588783194)
+    (property "Reference" "#PWR011" (at 41.91 99.06 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 41.91 91.6742 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 41.91 95.25 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 41.91 95.25 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid c503ba2c-4408-4322-96b6-c1fb59bd22bc))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR011") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 265.43 125.73 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid d1a9975a-5dac-40db-9239-abc45356459c)
+    (property "Reference" "#PWR067" (at 265.43 129.54 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 265.43 122.1542 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 265.43 125.73 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 265.43 125.73 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 73e9570e-a40e-4a47-add4-9784d556d4a0))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR067") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 85.09 50.8 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid d3ab6fb9-1976-45cf-bb35-a3c6c5a16cf3)
+    (property "Reference" "#PWR017" (at 85.09 57.15 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 85.09 55.2434 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 85.09 50.8 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 85.09 50.8 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid a6ad6ef4-1806-46e6-a30c-4f40d82c897e))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR017") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:1N4148WS") (at 118.11 41.91 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid d4e229b6-89e9-410f-acbf-3d57211e1de6)
+    (property "Reference" "D9" (at 118.11 36.9402 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "1N4148WS" (at 120.65 39.37 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "NewLib:SOD_323_1" (at 118.11 37.465 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "https://www.vishay.com/docs/85751/1n4148ws.pdf" (at 118.11 41.91 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6e742b9d-f9b6-41eb-bb58-967317a02168))
+    (pin "2" (uuid 0dc24c69-413c-4e09-a015-c379bfc1dd4b))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D9") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 142.24 41.91 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid d67be1c6-15d2-411e-aafb-58a0334897f1)
+    (property "Reference" "C9" (at 142.24 36.0512 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "2.2nF/50V" (at 142.24 38.5881 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 146.05 40.9448 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 142.24 41.91 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid f493b0fd-da7a-4585-a090-805429ad73fd))
+    (pin "2" (uuid 9a1fc846-6f8d-43e6-8bb6-d6b68c8a47e8))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C9") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 265.43 35.56 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid d785c2a3-e58a-4077-9cf0-74f52e26c7bf)
+    (property "Reference" "C17" (at 268.351 34.7253 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Value" "100nF/50V" (at 268.351 37.2622 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 264.4648 31.75 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 265.43 35.56 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid f6331bf9-0ca2-4e19-989e-d94e8bea69b1))
+    (pin "2" (uuid a91f32c2-6b68-4c39-a059-13cfefabd149))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C17") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 207.01 78.74 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid d7e42bf1-3dd6-44a1-aa3f-163798b61430)
+    (property "Reference" "C14" (at 209.931 77.9053 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Value" "4.7uF/16V" (at 201.93 68.58 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 206.0448 74.93 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 207.01 78.74 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 75a5c1ff-088c-4de2-b4bd-71fcf449d36b))
+    (pin "2" (uuid 5f3d4926-07ed-4115-ae03-47cbb0be45f3))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C14") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Amplifier_Operational:TL084") (at 172.72 134.62 0) (unit 2)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid d83ba1e4-afaf-4da2-bdee-71018081cdd2)
+    (property "Reference" "U4" (at 172.72 125.8402 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "TL084" (at 172.72 128.3771 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (at 171.45 132.08 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.ti.com/lit/ds/symlink/tl081.pdf" (at 173.99 129.54 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid d9cf2702-0fc2-4f40-b99b-9ba247513684))
+    (pin "2" (uuid ed248ed5-d2be-4e54-9216-5127de6cf3c7))
+    (pin "3" (uuid d97cde91-0a38-4135-ae7e-7acd8f0f4f4c))
+    (pin "5" (uuid a915baa1-64b4-4c0c-aa4b-9d6a9a15c40b))
+    (pin "6" (uuid 8b06f483-6f14-48df-9743-f41a835a35af))
+    (pin "7" (uuid 0d6e560d-0cce-4d4d-92e8-f1d5764c10f3))
+    (pin "10" (uuid 91127657-1641-4842-be19-748b1e5a051e))
+    (pin "8" (uuid 94c2a9f6-f4d2-400e-9888-4d4dfd6d5152))
+    (pin "9" (uuid eb38260c-2b60-4178-8c65-7a1fd710fd81))
+    (pin "12" (uuid a9adc234-6e2f-4c31-a662-86cd13af28d9))
+    (pin "13" (uuid 229c8002-8638-46fa-b709-fc53773ba8d3))
+    (pin "14" (uuid f088ae83-d407-4af4-8385-2b5598d42c3f))
+    (pin "11" (uuid ed22dce3-039f-4aa9-a464-c67b09883bc9))
+    (pin "4" (uuid a8624f3e-3628-4615-bd90-b227fa5a034c))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "U4") (unit 2)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 200.66 146.05 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid d8a36893-8211-439f-a5fc-aed0c2c4de3e)
+    (property "Reference" "#PWR044" (at 200.66 152.4 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 200.66 150.4934 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 200.66 146.05 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 200.66 146.05 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid bac2d089-c07d-4e97-a02c-438a93e07305))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR044") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Amplifier_Operational:TL084") (at 259.08 133.35 0) (unit 5)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid d91ba0ed-c3d8-4f82-afbb-8558b81bf933)
+    (property "Reference" "U4" (at 257.175 132.5153 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "TL084" (at 257.175 135.0522 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (at 257.81 130.81 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.ti.com/lit/ds/symlink/tl081.pdf" (at 260.35 128.27 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 0ee642a8-abdb-49f6-ab9d-e8d0dfabded2))
+    (pin "2" (uuid 18f007e6-5de3-4f41-b555-dbd47057eaef))
+    (pin "3" (uuid 19975709-79fd-4fec-b8df-4fa157451cde))
+    (pin "5" (uuid 7e08904b-7713-4056-80f7-1f2a3e3df162))
+    (pin "6" (uuid 604b99ad-5127-4f46-ab1b-ad6c5368f04c))
+    (pin "7" (uuid 0bcb1f4d-77ce-448d-bac8-e81305a4f96d))
+    (pin "10" (uuid 624c7bf2-18e0-4d12-8d6c-090c1b00ff97))
+    (pin "8" (uuid b000df6d-26ae-4331-82b9-6d36150373b1))
+    (pin "9" (uuid 23771274-9809-4cc7-8cc2-31566f2cdd82))
+    (pin "12" (uuid 9339a476-154f-4dae-b341-f03974df0d28))
+    (pin "13" (uuid 41eddae1-0102-4cee-8ab9-ac1bafaa1820))
+    (pin "14" (uuid aaea6282-4de6-4026-9a93-10e0c8865fec))
+    (pin "11" (uuid f87aaa8c-6fc4-46bf-9275-195dfd536382))
+    (pin "4" (uuid 026f48d4-92d7-40e1-8a41-cd309c0cf4fd))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "U4") (unit 5)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 246.38 50.8 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid da3205f5-8e3e-4545-bf05-dab52b2a218e)
+    (property "Reference" "#PWR0148" (at 246.38 57.15 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 246.38 55.2434 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 246.38 50.8 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 246.38 50.8 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 7565b8eb-43e8-4ede-874a-e31b70d093fb))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR0148") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 34.29 52.07 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid da5ce432-98c8-48ab-8ed9-fcac8bd65d0d)
+    (property "Reference" "#PWR05" (at 34.29 58.42 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 34.29 56.5134 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 34.29 52.07 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 34.29 52.07 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 82340cdc-9a45-46cc-9f1d-99af7a1ee25b))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR05") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:-5V") (at 26.67 127 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid dd7b3b9b-573a-4fb0-a138-f25afe95f835)
+    (property "Reference" "#PWR04" (at 26.67 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "-5V" (at 26.67 123.4242 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 26.67 127 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 26.67 127 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 34d080b2-1a38-4f36-ad72-b0ce9dd3f530))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR04") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:BAT54S") (at 149.86 127 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid ded60fda-9f74-49fd-94fc-eb4853400b6c)
+    (property "Reference" "D16" (at 149.86 122.1572 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "BAT54S/BAV99" (at 149.86 124.6941 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_TO_SOT_SMD:SOT-23" (at 151.765 123.825 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Datasheet" "https://www.diodes.com/assets/Datasheets/ds11005.pdf" (at 146.812 127 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 85867cc0-8a28-4b7a-869a-43c0da87f95c))
+    (pin "2" (uuid cb68a5c9-6545-4f35-8385-6445fc3350c3))
+    (pin "3" (uuid 62357d18-2e8c-47a8-9a72-bcaa00f590dd))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D16") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 156.21 137.16 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid dfbab8d4-dc8c-430f-8184-0482d46abae6)
+    (property "Reference" "R44" (at 157.48 134.62 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "3.3K" (at 158.75 137.16 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 156.21 138.938 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 156.21 137.16 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid c5845b85-7df4-45e9-a425-0a683e60372b))
+    (pin "2" (uuid 5457f4ae-c1bc-4dc7-a257-5707eb9364cc))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R44") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 200.66 142.24 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid e030723b-7f47-4e54-a6df-d5deadcffce2)
+    (property "Reference" "R68" (at 199.39 142.24 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "4.7K" (at 200.66 139.7 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 202.438 142.24 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 200.66 142.24 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 06939ff1-1d7c-46fe-b187-40a2046e7251))
+    (pin "2" (uuid 59943814-8d08-4674-94f0-0008225d6024))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R68") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:-5V") (at 26.67 95.25 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid e153cbdb-f11c-4f0c-a604-5113fb19df76)
+    (property "Reference" "#PWR03" (at 26.67 92.71 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "-5V" (at 26.67 91.6742 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 26.67 95.25 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 26.67 95.25 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 84e2cb5d-5cf7-4cf7-a38c-f02e50a4cf7b))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR03") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 157.48 127 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid e17013b0-88fb-4a0f-9acf-56dc499dd922)
+    (property "Reference" "#PWR036" (at 157.48 130.81 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 157.48 123.4242 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 157.48 127 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 157.48 127 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 2d2f1e2b-5d73-44b3-bfbb-e36382361f90))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR036") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 256.54 31.75 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid e1b60d3e-1e70-45a2-8233-eae431daee70)
+    (property "Reference" "#PWR050" (at 256.54 35.56 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 256.54 28.1742 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 256.54 31.75 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 256.54 31.75 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 3916d507-9961-4e36-a7c6-0020167c9b43))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR050") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 156.21 105.41 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid e3051c48-5e8c-42c5-b4e9-843eb63680e2)
+    (property "Reference" "R43" (at 157.48 102.87 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "3.3K" (at 158.75 105.41 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 156.21 107.188 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 156.21 105.41 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 5eb08039-c2bc-4671-961d-c8f9b1263dde))
+    (pin "2" (uuid 58b6f809-c8a5-4aaf-b7ba-85b830df00e1))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R43") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 34.29 115.57 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid e33e1880-2561-403a-9bac-4372f622ba8f)
+    (property "Reference" "#PWR07" (at 34.29 121.92 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 34.29 120.0134 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 34.29 115.57 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 34.29 115.57 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 74fbee51-26ce-4dda-b1b4-e7483dff5f5d))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR07") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 40.64 105.41 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid e55c3659-a563-4ab6-8c8b-f77200580977)
+    (property "Reference" "R7" (at 41.91 102.87 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "3.3K" (at 43.18 105.41 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 40.64 107.188 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 40.64 105.41 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 4b58552d-5dbe-4606-b688-cbb591a21042))
+    (pin "2" (uuid 9ab813d6-a170-42c7-9be6-d6c7dd8603cb))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R7") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:1N4148WS") (at 71.12 134.62 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid e6aded25-5788-476c-b76d-e83d2281cde4)
+    (property "Reference" "D8" (at 71.12 129.6502 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "1N4148WS" (at 71.12 132.1871 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "NewLib:SOD_323_1" (at 71.12 130.175 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "https://www.vishay.com/docs/85751/1n4148ws.pdf" (at 71.12 134.62 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 1a3acd14-1bf1-4e4f-92e7-49a465aab585))
+    (pin "2" (uuid 6a7b1afc-69c8-4e3b-a120-0af52e521377))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D8") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 26.67 73.66 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid e6ce5c3c-ebd3-40dd-8511-ff83ed474c94)
+    (property "Reference" "C2" (at 26.67 67.8012 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "2.2nF/50V" (at 26.67 70.3381 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 30.48 72.6948 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 26.67 73.66 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid fc53478f-6264-4c45-831d-69e4d29b6a26))
+    (pin "2" (uuid 4a6e0987-eea9-46ff-ac1d-17a2f08799ee))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C2") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:1N4148WS") (at 71.12 71.12 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid e6f3f079-8ffc-4a1d-9bad-992c902f17af)
+    (property "Reference" "D6" (at 71.12 66.1502 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "1N4148WS" (at 71.12 68.6871 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "NewLib:SOD_323_1" (at 71.12 66.675 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "https://www.vishay.com/docs/85751/1n4148ws.pdf" (at 71.12 71.12 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 9dc32cab-d006-47a5-b895-0e3a697655da))
+    (pin "2" (uuid bc584cfd-c4ff-4344-a27f-26893115c949))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D6") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 200.66 110.49 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid e75b432b-3f5c-4dde-ba23-30888d52a705)
+    (property "Reference" "R67" (at 199.39 110.49 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "4.7K" (at 200.66 107.95 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 202.438 110.49 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 200.66 110.49 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid a37f2d4d-ae11-4987-b1f3-9a6cf6451a1a))
+    (pin "2" (uuid 253c2e01-0638-4c34-843d-fcfa9f1bdafc))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R67") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 111.76 114.3 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid e7d78304-81dd-4d8c-8a97-94977950a07c)
+    (property "Reference" "R35" (at 110.49 111.76 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "10K" (at 109.22 114.3 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 111.76 112.522 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 111.76 114.3 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 04a48e78-116f-4261-8588-3b32848df7e4))
+    (pin "2" (uuid e9032644-0ba4-4bc6-908d-39b2e9ddecf3))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R35") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 228.6 82.55 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid e7e9eb83-1e03-41ad-a93d-227f1c10935b)
+    (property "Reference" "R70" (at 227.33 80.01 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "10K" (at 226.06 82.55 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 228.6 80.772 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 228.6 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 20bb4285-86d9-4bbe-93dd-3b31d0812c39))
+    (pin "2" (uuid 62851a5b-f057-4649-9590-c18bce6c2c34))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R70") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Amplifier_Operational:TL084") (at 57.15 71.12 0) (unit 2)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid e8625f12-b657-4d08-82a9-b8350d83ed12)
+    (property "Reference" "U1" (at 57.15 62.3402 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "TL084" (at 57.15 64.8771 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (at 55.88 68.58 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.ti.com/lit/ds/symlink/tl081.pdf" (at 58.42 66.04 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid d9cf2702-0fc2-4f40-b99b-9ba247513682))
+    (pin "2" (uuid ed248ed5-d2be-4e54-9216-5127de6cf3c5))
+    (pin "3" (uuid d97cde91-0a38-4135-ae7e-7acd8f0f4f4a))
+    (pin "5" (uuid 535e854d-7620-439e-ae7a-9903a75e63f1))
+    (pin "6" (uuid 1f1b192a-cc6c-41c1-9640-3ff7740608f2))
+    (pin "7" (uuid 0883deff-60cb-48ec-b6ab-5a1fe36fa601))
+    (pin "10" (uuid 91127657-1641-4842-be19-748b1e5a051b))
+    (pin "8" (uuid 94c2a9f6-f4d2-400e-9888-4d4dfd6d514f))
+    (pin "9" (uuid eb38260c-2b60-4178-8c65-7a1fd710fd7e))
+    (pin "12" (uuid a9adc234-6e2f-4c31-a662-86cd13af28d6))
+    (pin "13" (uuid 229c8002-8638-46fa-b709-fc53773ba8d0))
+    (pin "14" (uuid f088ae83-d407-4af4-8385-2b5598d42c3c))
+    (pin "11" (uuid ed22dce3-039f-4aa9-a464-c67b09883bc6))
+    (pin "4" (uuid a8624f3e-3628-4615-bd90-b227fa5a0349))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "U1") (unit 2)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:-5V") (at 265.43 140.97 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid e9952ad8-72ae-4114-8f0d-eacaed972bdc)
+    (property "Reference" "#PWR069" (at 265.43 143.51 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "-5V" (at 262.89 144.78 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "" (at 265.43 140.97 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 265.43 140.97 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 2c2f1add-40fe-44a7-9a5c-1773a050292b))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR069") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 165.1 100.33 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid eaf7fa47-bfd2-4b46-a55d-50d8d0503fcf)
+    (property "Reference" "#PWR039" (at 158.75 100.33 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 160.6566 100.33 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 165.1 100.33 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 165.1 100.33 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid e79e99b9-ba0a-4f08-bce4-a55139a164cf))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR039") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:-5V") (at 26.67 175.26 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid eb310f0a-7b84-4253-8ec9-84ba4703003e)
+    (property "Reference" "#PWR0119" (at 24.13 175.26 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "-5V" (at 19.05 175.26 90)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "" (at 26.67 175.26 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 26.67 175.26 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid cf7b8e0c-8a7e-4f17-97d0-b65f77656aca))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR0119") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 228.6 50.8 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid ed2c0446-92a4-4302-b2b0-ed092e198e59)
+    (property "Reference" "R69" (at 227.33 48.26 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "10K" (at 226.06 50.8 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 228.6 49.022 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 228.6 50.8 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 2a8a6b69-ccdb-4779-a9f4-aaca6a9f2ff6))
+    (pin "2" (uuid 873e2386-a5e5-44bc-b28b-ffc0387d05c6))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R69") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 176.53 115.57 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid edb7b048-141e-43ed-8023-780ca3b573b1)
+    (property "Reference" "R58" (at 177.8 118.11 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "0R" (at 177.8 115.57 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 176.53 117.348 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 176.53 115.57 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 224a9676-ce81-4b34-bb08-8f75774f0a21))
+    (pin "2" (uuid 5c860e02-963f-4e93-b360-b42062fc7a28))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R58") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 265.43 39.37 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid eeef693f-3adc-4542-97ac-31cd3e4d2610)
+    (property "Reference" "#PWR059" (at 271.78 39.37 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 269.8734 39.37 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 265.43 39.37 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 265.43 39.37 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 1a8c04c8-0a36-4302-ada6-05b8648fb6c7))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR059") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:-5V") (at 256.54 110.49 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid ef5e2fa2-2fea-49c4-b9da-4e2bed5ee48b)
+    (property "Reference" "#PWR055" (at 256.54 113.03 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "-5V" (at 254 114.3 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "" (at 256.54 110.49 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 256.54 110.49 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 72234f87-70ba-4986-ae0d-ce01de332d98))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR055") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:-5V") (at 265.43 78.74 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid f2be9fb9-7042-45a7-8b59-7dc0bbaf3697)
+    (property "Reference" "#PWR063" (at 265.43 81.28 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "-5V" (at 262.89 82.55 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "" (at 265.43 78.74 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 265.43 78.74 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid c6dfa572-1f40-4ca0-bb81-85ebe293ba7c))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR063") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 91.44 146.05 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid f3991151-2f72-4e40-8a03-4ebb78f5fea5)
+    (property "Reference" "#PWR024" (at 91.44 152.4 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 91.44 150.4934 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 91.44 146.05 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 91.44 146.05 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid bf86fb44-9fe4-461c-b80a-4bf92182ad02))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR024") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 265.43 95.25 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid f3e75045-6cdb-424c-aa4f-5e9942c5b522)
+    (property "Reference" "#PWR064" (at 265.43 99.06 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 265.43 91.6742 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 265.43 95.25 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 265.43 95.25 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 1b5476e9-38aa-4ab6-b7ec-c46e3250ce95))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR064") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:1N4148WS") (at 118.11 105.41 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid f47df97c-01b2-49ad-b5fb-23e3e4f3197d)
+    (property "Reference" "D11" (at 118.11 100.4402 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "1N4148WS" (at 120.65 102.87 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "NewLib:SOD_323_1" (at 118.11 100.965 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "https://www.vishay.com/docs/85751/1n4148ws.pdf" (at 118.11 105.41 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 482694de-2981-4acc-b6a8-3a732416ad7c))
+    (pin "2" (uuid 277ac7d5-6fac-445f-9751-13fd47563e62))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D11") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 256.54 63.5 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid f510f8e3-c866-4f5b-8e6c-4cf3d93187ca)
+    (property "Reference" "#PWR052" (at 256.54 67.31 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 256.54 59.9242 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 256.54 63.5 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 256.54 63.5 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid afba9064-fc17-4aa0-8a10-a2093df6268a))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR052") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 142.24 137.16 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid f53e9fc0-a4ac-4870-be72-37180d32e711)
+    (property "Reference" "C12" (at 142.24 131.3012 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "2.2nF/50V" (at 142.24 133.8381 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 146.05 136.1948 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 142.24 137.16 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 62d1e86e-1f76-40f5-95a9-a546e8fac9e8))
+    (pin "2" (uuid 2b756fea-f2ae-4406-b51d-7f51e077dc8f))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C12") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 60.96 115.57 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid f5ebc91b-f3da-43da-9eb7-563a6c812757)
+    (property "Reference" "R22" (at 62.23 118.11 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "0R" (at 62.23 115.57 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 60.96 117.348 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 60.96 115.57 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 37966075-ac03-4ff1-a454-bb6b146ad194))
+    (pin "2" (uuid a424f78a-6927-4d5e-ba96-cd728b8c9d6a))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R22") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:BAT54S") (at 34.29 127 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid f610ae85-3be3-43a9-91ce-01add1a77a7e)
+    (property "Reference" "D4" (at 34.29 122.1572 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "BAT54S/BAV99" (at 34.29 124.6941 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_TO_SOT_SMD:SOT-23" (at 36.195 123.825 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Datasheet" "https://www.diodes.com/assets/Datasheets/ds11005.pdf" (at 31.242 127 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 20aaf9aa-5517-441c-a501-ef981f431483))
+    (pin "2" (uuid 94f3643e-0238-4d62-8e52-188594c1d10d))
+    (pin "3" (uuid 211d1a91-5037-4351-a62a-c80f26849b31))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D4") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 176.53 142.24 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid f7c2f525-7edb-472b-a379-883fa4b07529)
+    (property "Reference" "R59" (at 177.8 144.78 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100K" (at 179.07 142.24 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 176.53 144.018 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 176.53 142.24 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 298b20de-a55a-4a9c-ad05-e44179d66ef8))
+    (pin "2" (uuid 775861a2-36d6-43bc-86ea-21c9b2f5d750))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R59") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 265.43 43.18 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid f7cc42a9-e23e-4f30-9414-35983dfb9950)
+    (property "Reference" "C18" (at 268.351 42.3453 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Value" "100nF/50V" (at 268.351 44.8822 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 264.4648 39.37 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 265.43 43.18 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid b7dd5703-dc5a-443e-aa4e-d7022e8b1271))
+    (pin "2" (uuid 26e47667-9e06-47fa-943f-449f69c9ae81))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C18") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:1N4148WS") (at 71.12 39.37 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid f8d5068f-d722-417c-910b-bd4cbbaad360)
+    (property "Reference" "D5" (at 71.12 34.4002 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "1N4148WS" (at 71.12 36.9371 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "NewLib:SOD_323_1" (at 71.12 34.925 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "https://www.vishay.com/docs/85751/1n4148ws.pdf" (at 71.12 39.37 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 63494394-9538-4aeb-b18e-6ac2c34f4bbc))
+    (pin "2" (uuid f402bb6e-9267-4c89-a1fe-4f3cfed3096d))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D5") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 265.43 63.5 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid fb4b7ea2-dbcd-4867-a561-6e14bb4bfb10)
+    (property "Reference" "#PWR061" (at 265.43 67.31 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 265.43 59.9242 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 265.43 63.5 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 265.43 63.5 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid eec342e9-6201-43ba-8073-decae83c514d))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR061") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 129.54 82.55 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid fc3e8c3b-de27-461e-9df2-bfa7069aaf12)
+    (property "Reference" "#PWR071" (at 129.54 88.9 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 129.54 86.9934 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 129.54 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 129.54 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid a695b77f-db36-4062-922a-4cb3e4b05be8))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "#PWR071") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:1N4148WS") (at 118.11 73.66 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid fcf6ae9c-5d7e-4422-972a-698c3616a240)
+    (property "Reference" "D10" (at 118.11 68.6902 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "1N4148WS" (at 120.65 71.12 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "NewLib:SOD_323_1" (at 118.11 69.215 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "https://www.vishay.com/docs/85751/1n4148ws.pdf" (at 118.11 73.66 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid fc8bfd65-c497-4370-87d4-5ad27ee0915b))
+    (pin "2" (uuid 8ec61f9d-726b-4e87-a011-e833ca683a1a))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "D10") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 40.64 171.45 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid fd598123-cc02-4c41-b10f-da136e59450c)
+    (property "Reference" "C58" (at 46.99 168.91 90)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Value" "100nF/50V" (at 44.45 163.83 90)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 41.6052 175.26 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 40.64 171.45 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 4bd63642-93ab-482c-a1ff-f3e134f27850))
+    (pin "2" (uuid 5c94856e-ac41-4371-b9cd-aef4f17350e2))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C58") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 85.09 46.99 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid fd7dc4cc-b506-489c-b5d0-d65ddd7474e6)
+    (property "Reference" "R29" (at 83.82 46.99 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "4.7K" (at 85.09 44.45 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 86.868 46.99 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 85.09 46.99 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid dcb44959-c6d5-4764-8fe0-76120e4e51ab))
+    (pin "2" (uuid e9f27eb2-53ce-41e3-bbf2-691bde3aaf32))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R29") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 265.43 129.54 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid ffbee3b2-a159-489b-a25d-c707253a6ab8)
+    (property "Reference" "C23" (at 268.351 128.7053 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Value" "100nF/50V" (at 268.351 131.2422 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 264.4648 125.73 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 265.43 129.54 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 2e8fa490-43a1-44ab-b571-342e57f06f71))
+    (pin "2" (uuid fac673ee-1d76-4685-91b4-539b28e1b36e))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "C23") (unit 1)
+        )
+      )
+    )
+  )
+)
diff --git a/HW/taiko-io/interface.kicad_sch b/HW/taiko-io/interface.kicad_sch
new file mode 100644
index 0000000..7219f79
--- /dev/null
+++ b/HW/taiko-io/interface.kicad_sch
@@ -0,0 +1,4710 @@
+(kicad_sch (version 20230121) (generator eeschema)
+
+  (uuid 508bd04c-e3e2-46f3-a2ff-58f3a8a0a7ec)
+
+  (paper "A4")
+
+  (lib_symbols
+    (symbol "Connector:USB_C_Receptacle_USB2.0" (pin_names (offset 1.016)) (in_bom yes) (on_board yes)
+      (property "Reference" "J" (at -10.16 19.05 0)
+        (effects (font (size 1.27 1.27)) (justify left))
+      )
+      (property "Value" "USB_C_Receptacle_USB2.0" (at 19.05 19.05 0)
+        (effects (font (size 1.27 1.27)) (justify right))
+      )
+      (property "Footprint" "" (at 3.81 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "https://www.usb.org/sites/default/files/documents/usb_type-c.zip" (at 3.81 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "usb universal serial bus type-C USB2.0" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "USB 2.0-only Type-C Receptacle connector" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "USB*C*Receptacle*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "USB_C_Receptacle_USB2.0_0_0"
+        (rectangle (start -0.254 -17.78) (end 0.254 -16.764)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 10.16 -14.986) (end 9.144 -15.494)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 10.16 -12.446) (end 9.144 -12.954)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 10.16 -4.826) (end 9.144 -5.334)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 10.16 -2.286) (end 9.144 -2.794)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 10.16 0.254) (end 9.144 -0.254)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 10.16 2.794) (end 9.144 2.286)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 10.16 7.874) (end 9.144 7.366)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 10.16 10.414) (end 9.144 9.906)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 10.16 15.494) (end 9.144 14.986)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "USB_C_Receptacle_USB2.0_0_1"
+        (rectangle (start -10.16 17.78) (end 10.16 -17.78)
+          (stroke (width 0.254) (type default))
+          (fill (type background))
+        )
+        (arc (start -8.89 -3.81) (mid -6.985 -5.7067) (end -5.08 -3.81)
+          (stroke (width 0.508) (type default))
+          (fill (type none))
+        )
+        (arc (start -7.62 -3.81) (mid -6.985 -4.4423) (end -6.35 -3.81)
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+        (arc (start -7.62 -3.81) (mid -6.985 -4.4423) (end -6.35 -3.81)
+          (stroke (width 0.254) (type default))
+          (fill (type outline))
+        )
+        (rectangle (start -7.62 -3.81) (end -6.35 3.81)
+          (stroke (width 0.254) (type default))
+          (fill (type outline))
+        )
+        (arc (start -6.35 3.81) (mid -6.985 4.4423) (end -7.62 3.81)
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+        (arc (start -6.35 3.81) (mid -6.985 4.4423) (end -7.62 3.81)
+          (stroke (width 0.254) (type default))
+          (fill (type outline))
+        )
+        (arc (start -5.08 3.81) (mid -6.985 5.7067) (end -8.89 3.81)
+          (stroke (width 0.508) (type default))
+          (fill (type none))
+        )
+        (circle (center -2.54 1.143) (radius 0.635)
+          (stroke (width 0.254) (type default))
+          (fill (type outline))
+        )
+        (circle (center 0 -5.842) (radius 1.27)
+          (stroke (width 0) (type default))
+          (fill (type outline))
+        )
+        (polyline
+          (pts
+            (xy -8.89 -3.81)
+            (xy -8.89 3.81)
+          )
+          (stroke (width 0.508) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -5.08 3.81)
+            (xy -5.08 -3.81)
+          )
+          (stroke (width 0.508) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0 -5.842)
+            (xy 0 4.318)
+          )
+          (stroke (width 0.508) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0 -3.302)
+            (xy -2.54 -0.762)
+            (xy -2.54 0.508)
+          )
+          (stroke (width 0.508) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0 -2.032)
+            (xy 2.54 0.508)
+            (xy 2.54 1.778)
+          )
+          (stroke (width 0.508) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -1.27 4.318)
+            (xy 0 6.858)
+            (xy 1.27 4.318)
+            (xy -1.27 4.318)
+          )
+          (stroke (width 0.254) (type default))
+          (fill (type outline))
+        )
+        (rectangle (start 1.905 1.778) (end 3.175 3.048)
+          (stroke (width 0.254) (type default))
+          (fill (type outline))
+        )
+      )
+      (symbol "USB_C_Receptacle_USB2.0_1_1"
+        (pin passive line (at 0 -22.86 90) (length 5.08)
+          (name "GND" (effects (font (size 1.27 1.27))))
+          (number "A1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -22.86 90) (length 5.08) hide
+          (name "GND" (effects (font (size 1.27 1.27))))
+          (number "A12" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 15.24 15.24 180) (length 5.08)
+          (name "VBUS" (effects (font (size 1.27 1.27))))
+          (number "A4" (effects (font (size 1.27 1.27))))
+        )
+        (pin bidirectional line (at 15.24 10.16 180) (length 5.08)
+          (name "CC1" (effects (font (size 1.27 1.27))))
+          (number "A5" (effects (font (size 1.27 1.27))))
+        )
+        (pin bidirectional line (at 15.24 -2.54 180) (length 5.08)
+          (name "D+" (effects (font (size 1.27 1.27))))
+          (number "A6" (effects (font (size 1.27 1.27))))
+        )
+        (pin bidirectional line (at 15.24 2.54 180) (length 5.08)
+          (name "D-" (effects (font (size 1.27 1.27))))
+          (number "A7" (effects (font (size 1.27 1.27))))
+        )
+        (pin bidirectional line (at 15.24 -12.7 180) (length 5.08)
+          (name "SBU1" (effects (font (size 1.27 1.27))))
+          (number "A8" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 15.24 15.24 180) (length 5.08) hide
+          (name "VBUS" (effects (font (size 1.27 1.27))))
+          (number "A9" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -22.86 90) (length 5.08) hide
+          (name "GND" (effects (font (size 1.27 1.27))))
+          (number "B1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -22.86 90) (length 5.08) hide
+          (name "GND" (effects (font (size 1.27 1.27))))
+          (number "B12" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 15.24 15.24 180) (length 5.08) hide
+          (name "VBUS" (effects (font (size 1.27 1.27))))
+          (number "B4" (effects (font (size 1.27 1.27))))
+        )
+        (pin bidirectional line (at 15.24 7.62 180) (length 5.08)
+          (name "CC2" (effects (font (size 1.27 1.27))))
+          (number "B5" (effects (font (size 1.27 1.27))))
+        )
+        (pin bidirectional line (at 15.24 -5.08 180) (length 5.08)
+          (name "D+" (effects (font (size 1.27 1.27))))
+          (number "B6" (effects (font (size 1.27 1.27))))
+        )
+        (pin bidirectional line (at 15.24 0 180) (length 5.08)
+          (name "D-" (effects (font (size 1.27 1.27))))
+          (number "B7" (effects (font (size 1.27 1.27))))
+        )
+        (pin bidirectional line (at 15.24 -15.24 180) (length 5.08)
+          (name "SBU2" (effects (font (size 1.27 1.27))))
+          (number "B8" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 15.24 15.24 180) (length 5.08) hide
+          (name "VBUS" (effects (font (size 1.27 1.27))))
+          (number "B9" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -7.62 -22.86 90) (length 5.08)
+          (name "SHIELD" (effects (font (size 1.27 1.27))))
+          (number "S1" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Connector_Generic:Conn_02x04_Odd_Even" (pin_names (offset 1.016) hide) (in_bom yes) (on_board yes)
+      (property "Reference" "J" (at 1.27 5.08 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "Conn_02x04_Odd_Even" (at 1.27 -7.62 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "connector" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Generic connector, double row, 02x04, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/)" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "Connector*:*_2x??_*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "Conn_02x04_Odd_Even_1_1"
+        (rectangle (start -1.27 -4.953) (end 0 -5.207)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 -2.413) (end 0 -2.667)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 0.127) (end 0 -0.127)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 2.667) (end 0 2.413)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 3.81) (end 3.81 -6.35)
+          (stroke (width 0.254) (type default))
+          (fill (type background))
+        )
+        (rectangle (start 3.81 -4.953) (end 2.54 -5.207)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 -2.413) (end 2.54 -2.667)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 0.127) (end 2.54 -0.127)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 2.667) (end 2.54 2.413)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (pin passive line (at -5.08 2.54 0) (length 3.81)
+          (name "Pin_1" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 2.54 180) (length 3.81)
+          (name "Pin_2" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 0 0) (length 3.81)
+          (name "Pin_3" (effects (font (size 1.27 1.27))))
+          (number "3" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 0 180) (length 3.81)
+          (name "Pin_4" (effects (font (size 1.27 1.27))))
+          (number "4" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -2.54 0) (length 3.81)
+          (name "Pin_5" (effects (font (size 1.27 1.27))))
+          (number "5" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -2.54 180) (length 3.81)
+          (name "Pin_6" (effects (font (size 1.27 1.27))))
+          (number "6" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -5.08 0) (length 3.81)
+          (name "Pin_7" (effects (font (size 1.27 1.27))))
+          (number "7" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -5.08 180) (length 3.81)
+          (name "Pin_8" (effects (font (size 1.27 1.27))))
+          (number "8" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Connector_Generic:Conn_02x08_Odd_Even" (pin_names (offset 1.016) hide) (in_bom yes) (on_board yes)
+      (property "Reference" "J" (at 1.27 10.16 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "Conn_02x08_Odd_Even" (at 1.27 -12.7 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "connector" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Generic connector, double row, 02x08, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/)" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "Connector*:*_2x??_*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "Conn_02x08_Odd_Even_1_1"
+        (rectangle (start -1.27 -10.033) (end 0 -10.287)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 -7.493) (end 0 -7.747)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 -4.953) (end 0 -5.207)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 -2.413) (end 0 -2.667)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 0.127) (end 0 -0.127)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 2.667) (end 0 2.413)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 5.207) (end 0 4.953)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 7.747) (end 0 7.493)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 8.89) (end 3.81 -11.43)
+          (stroke (width 0.254) (type default))
+          (fill (type background))
+        )
+        (rectangle (start 3.81 -10.033) (end 2.54 -10.287)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 -7.493) (end 2.54 -7.747)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 -4.953) (end 2.54 -5.207)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 -2.413) (end 2.54 -2.667)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 0.127) (end 2.54 -0.127)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 2.667) (end 2.54 2.413)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 5.207) (end 2.54 4.953)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 7.747) (end 2.54 7.493)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (pin passive line (at -5.08 7.62 0) (length 3.81)
+          (name "Pin_1" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -2.54 180) (length 3.81)
+          (name "Pin_10" (effects (font (size 1.27 1.27))))
+          (number "10" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -5.08 0) (length 3.81)
+          (name "Pin_11" (effects (font (size 1.27 1.27))))
+          (number "11" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -5.08 180) (length 3.81)
+          (name "Pin_12" (effects (font (size 1.27 1.27))))
+          (number "12" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -7.62 0) (length 3.81)
+          (name "Pin_13" (effects (font (size 1.27 1.27))))
+          (number "13" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -7.62 180) (length 3.81)
+          (name "Pin_14" (effects (font (size 1.27 1.27))))
+          (number "14" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -10.16 0) (length 3.81)
+          (name "Pin_15" (effects (font (size 1.27 1.27))))
+          (number "15" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -10.16 180) (length 3.81)
+          (name "Pin_16" (effects (font (size 1.27 1.27))))
+          (number "16" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 7.62 180) (length 3.81)
+          (name "Pin_2" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 5.08 0) (length 3.81)
+          (name "Pin_3" (effects (font (size 1.27 1.27))))
+          (number "3" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 5.08 180) (length 3.81)
+          (name "Pin_4" (effects (font (size 1.27 1.27))))
+          (number "4" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 2.54 0) (length 3.81)
+          (name "Pin_5" (effects (font (size 1.27 1.27))))
+          (number "5" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 2.54 180) (length 3.81)
+          (name "Pin_6" (effects (font (size 1.27 1.27))))
+          (number "6" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 0 0) (length 3.81)
+          (name "Pin_7" (effects (font (size 1.27 1.27))))
+          (number "7" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 0 180) (length 3.81)
+          (name "Pin_8" (effects (font (size 1.27 1.27))))
+          (number "8" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -2.54 0) (length 3.81)
+          (name "Pin_9" (effects (font (size 1.27 1.27))))
+          (number "9" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Connector_Generic:Conn_02x18_Odd_Even" (pin_names (offset 1.016) hide) (in_bom yes) (on_board yes)
+      (property "Reference" "J" (at 1.27 22.86 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "Conn_02x18_Odd_Even" (at 1.27 -25.4 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "connector" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Generic connector, double row, 02x18, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/)" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "Connector*:*_2x??_*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "Conn_02x18_Odd_Even_1_1"
+        (rectangle (start -1.27 -22.733) (end 0 -22.987)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 -20.193) (end 0 -20.447)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 -17.653) (end 0 -17.907)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 -15.113) (end 0 -15.367)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 -12.573) (end 0 -12.827)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 -10.033) (end 0 -10.287)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 -7.493) (end 0 -7.747)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 -4.953) (end 0 -5.207)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 -2.413) (end 0 -2.667)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 0.127) (end 0 -0.127)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 2.667) (end 0 2.413)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 5.207) (end 0 4.953)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 7.747) (end 0 7.493)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 10.287) (end 0 10.033)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 12.827) (end 0 12.573)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 15.367) (end 0 15.113)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 17.907) (end 0 17.653)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 20.447) (end 0 20.193)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 21.59) (end 3.81 -24.13)
+          (stroke (width 0.254) (type default))
+          (fill (type background))
+        )
+        (rectangle (start 3.81 -22.733) (end 2.54 -22.987)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 -20.193) (end 2.54 -20.447)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 -17.653) (end 2.54 -17.907)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 -15.113) (end 2.54 -15.367)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 -12.573) (end 2.54 -12.827)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 -10.033) (end 2.54 -10.287)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 -7.493) (end 2.54 -7.747)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 -4.953) (end 2.54 -5.207)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 -2.413) (end 2.54 -2.667)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 0.127) (end 2.54 -0.127)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 2.667) (end 2.54 2.413)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 5.207) (end 2.54 4.953)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 7.747) (end 2.54 7.493)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 10.287) (end 2.54 10.033)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 12.827) (end 2.54 12.573)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 15.367) (end 2.54 15.113)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 17.907) (end 2.54 17.653)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 20.447) (end 2.54 20.193)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (pin passive line (at -5.08 20.32 0) (length 3.81)
+          (name "Pin_1" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 10.16 180) (length 3.81)
+          (name "Pin_10" (effects (font (size 1.27 1.27))))
+          (number "10" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 7.62 0) (length 3.81)
+          (name "Pin_11" (effects (font (size 1.27 1.27))))
+          (number "11" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 7.62 180) (length 3.81)
+          (name "Pin_12" (effects (font (size 1.27 1.27))))
+          (number "12" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 5.08 0) (length 3.81)
+          (name "Pin_13" (effects (font (size 1.27 1.27))))
+          (number "13" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 5.08 180) (length 3.81)
+          (name "Pin_14" (effects (font (size 1.27 1.27))))
+          (number "14" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 2.54 0) (length 3.81)
+          (name "Pin_15" (effects (font (size 1.27 1.27))))
+          (number "15" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 2.54 180) (length 3.81)
+          (name "Pin_16" (effects (font (size 1.27 1.27))))
+          (number "16" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 0 0) (length 3.81)
+          (name "Pin_17" (effects (font (size 1.27 1.27))))
+          (number "17" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 0 180) (length 3.81)
+          (name "Pin_18" (effects (font (size 1.27 1.27))))
+          (number "18" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -2.54 0) (length 3.81)
+          (name "Pin_19" (effects (font (size 1.27 1.27))))
+          (number "19" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 20.32 180) (length 3.81)
+          (name "Pin_2" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -2.54 180) (length 3.81)
+          (name "Pin_20" (effects (font (size 1.27 1.27))))
+          (number "20" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -5.08 0) (length 3.81)
+          (name "Pin_21" (effects (font (size 1.27 1.27))))
+          (number "21" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -5.08 180) (length 3.81)
+          (name "Pin_22" (effects (font (size 1.27 1.27))))
+          (number "22" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -7.62 0) (length 3.81)
+          (name "Pin_23" (effects (font (size 1.27 1.27))))
+          (number "23" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -7.62 180) (length 3.81)
+          (name "Pin_24" (effects (font (size 1.27 1.27))))
+          (number "24" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -10.16 0) (length 3.81)
+          (name "Pin_25" (effects (font (size 1.27 1.27))))
+          (number "25" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -10.16 180) (length 3.81)
+          (name "Pin_26" (effects (font (size 1.27 1.27))))
+          (number "26" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -12.7 0) (length 3.81)
+          (name "Pin_27" (effects (font (size 1.27 1.27))))
+          (number "27" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -12.7 180) (length 3.81)
+          (name "Pin_28" (effects (font (size 1.27 1.27))))
+          (number "28" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -15.24 0) (length 3.81)
+          (name "Pin_29" (effects (font (size 1.27 1.27))))
+          (number "29" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 17.78 0) (length 3.81)
+          (name "Pin_3" (effects (font (size 1.27 1.27))))
+          (number "3" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -15.24 180) (length 3.81)
+          (name "Pin_30" (effects (font (size 1.27 1.27))))
+          (number "30" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -17.78 0) (length 3.81)
+          (name "Pin_31" (effects (font (size 1.27 1.27))))
+          (number "31" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -17.78 180) (length 3.81)
+          (name "Pin_32" (effects (font (size 1.27 1.27))))
+          (number "32" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -20.32 0) (length 3.81)
+          (name "Pin_33" (effects (font (size 1.27 1.27))))
+          (number "33" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -20.32 180) (length 3.81)
+          (name "Pin_34" (effects (font (size 1.27 1.27))))
+          (number "34" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -22.86 0) (length 3.81)
+          (name "Pin_35" (effects (font (size 1.27 1.27))))
+          (number "35" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -22.86 180) (length 3.81)
+          (name "Pin_36" (effects (font (size 1.27 1.27))))
+          (number "36" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 17.78 180) (length 3.81)
+          (name "Pin_4" (effects (font (size 1.27 1.27))))
+          (number "4" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 15.24 0) (length 3.81)
+          (name "Pin_5" (effects (font (size 1.27 1.27))))
+          (number "5" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 15.24 180) (length 3.81)
+          (name "Pin_6" (effects (font (size 1.27 1.27))))
+          (number "6" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 12.7 0) (length 3.81)
+          (name "Pin_7" (effects (font (size 1.27 1.27))))
+          (number "7" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 12.7 180) (length 3.81)
+          (name "Pin_8" (effects (font (size 1.27 1.27))))
+          (number "8" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 10.16 0) (length 3.81)
+          (name "Pin_9" (effects (font (size 1.27 1.27))))
+          (number "9" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Connector_Generic:Conn_02x20_Odd_Even" (pin_names (offset 1.016) hide) (in_bom yes) (on_board yes)
+      (property "Reference" "J" (at 1.27 25.4 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "Conn_02x20_Odd_Even" (at 1.27 -27.94 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "connector" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Generic connector, double row, 02x20, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/)" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "Connector*:*_2x??_*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "Conn_02x20_Odd_Even_1_1"
+        (rectangle (start -1.27 -25.273) (end 0 -25.527)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 -22.733) (end 0 -22.987)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 -20.193) (end 0 -20.447)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 -17.653) (end 0 -17.907)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 -15.113) (end 0 -15.367)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 -12.573) (end 0 -12.827)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 -10.033) (end 0 -10.287)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 -7.493) (end 0 -7.747)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 -4.953) (end 0 -5.207)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 -2.413) (end 0 -2.667)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 0.127) (end 0 -0.127)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 2.667) (end 0 2.413)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 5.207) (end 0 4.953)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 7.747) (end 0 7.493)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 10.287) (end 0 10.033)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 12.827) (end 0 12.573)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 15.367) (end 0 15.113)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 17.907) (end 0 17.653)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 20.447) (end 0 20.193)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 22.987) (end 0 22.733)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 24.13) (end 3.81 -26.67)
+          (stroke (width 0.254) (type default))
+          (fill (type background))
+        )
+        (rectangle (start 3.81 -25.273) (end 2.54 -25.527)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 -22.733) (end 2.54 -22.987)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 -20.193) (end 2.54 -20.447)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 -17.653) (end 2.54 -17.907)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 -15.113) (end 2.54 -15.367)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 -12.573) (end 2.54 -12.827)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 -10.033) (end 2.54 -10.287)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 -7.493) (end 2.54 -7.747)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 -4.953) (end 2.54 -5.207)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 -2.413) (end 2.54 -2.667)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 0.127) (end 2.54 -0.127)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 2.667) (end 2.54 2.413)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 5.207) (end 2.54 4.953)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 7.747) (end 2.54 7.493)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 10.287) (end 2.54 10.033)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 12.827) (end 2.54 12.573)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 15.367) (end 2.54 15.113)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 17.907) (end 2.54 17.653)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 20.447) (end 2.54 20.193)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 3.81 22.987) (end 2.54 22.733)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (pin passive line (at -5.08 22.86 0) (length 3.81)
+          (name "Pin_1" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 12.7 180) (length 3.81)
+          (name "Pin_10" (effects (font (size 1.27 1.27))))
+          (number "10" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 10.16 0) (length 3.81)
+          (name "Pin_11" (effects (font (size 1.27 1.27))))
+          (number "11" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 10.16 180) (length 3.81)
+          (name "Pin_12" (effects (font (size 1.27 1.27))))
+          (number "12" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 7.62 0) (length 3.81)
+          (name "Pin_13" (effects (font (size 1.27 1.27))))
+          (number "13" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 7.62 180) (length 3.81)
+          (name "Pin_14" (effects (font (size 1.27 1.27))))
+          (number "14" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 5.08 0) (length 3.81)
+          (name "Pin_15" (effects (font (size 1.27 1.27))))
+          (number "15" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 5.08 180) (length 3.81)
+          (name "Pin_16" (effects (font (size 1.27 1.27))))
+          (number "16" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 2.54 0) (length 3.81)
+          (name "Pin_17" (effects (font (size 1.27 1.27))))
+          (number "17" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 2.54 180) (length 3.81)
+          (name "Pin_18" (effects (font (size 1.27 1.27))))
+          (number "18" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 0 0) (length 3.81)
+          (name "Pin_19" (effects (font (size 1.27 1.27))))
+          (number "19" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 22.86 180) (length 3.81)
+          (name "Pin_2" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 0 180) (length 3.81)
+          (name "Pin_20" (effects (font (size 1.27 1.27))))
+          (number "20" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -2.54 0) (length 3.81)
+          (name "Pin_21" (effects (font (size 1.27 1.27))))
+          (number "21" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -2.54 180) (length 3.81)
+          (name "Pin_22" (effects (font (size 1.27 1.27))))
+          (number "22" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -5.08 0) (length 3.81)
+          (name "Pin_23" (effects (font (size 1.27 1.27))))
+          (number "23" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -5.08 180) (length 3.81)
+          (name "Pin_24" (effects (font (size 1.27 1.27))))
+          (number "24" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -7.62 0) (length 3.81)
+          (name "Pin_25" (effects (font (size 1.27 1.27))))
+          (number "25" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -7.62 180) (length 3.81)
+          (name "Pin_26" (effects (font (size 1.27 1.27))))
+          (number "26" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -10.16 0) (length 3.81)
+          (name "Pin_27" (effects (font (size 1.27 1.27))))
+          (number "27" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -10.16 180) (length 3.81)
+          (name "Pin_28" (effects (font (size 1.27 1.27))))
+          (number "28" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -12.7 0) (length 3.81)
+          (name "Pin_29" (effects (font (size 1.27 1.27))))
+          (number "29" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 20.32 0) (length 3.81)
+          (name "Pin_3" (effects (font (size 1.27 1.27))))
+          (number "3" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -12.7 180) (length 3.81)
+          (name "Pin_30" (effects (font (size 1.27 1.27))))
+          (number "30" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -15.24 0) (length 3.81)
+          (name "Pin_31" (effects (font (size 1.27 1.27))))
+          (number "31" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -15.24 180) (length 3.81)
+          (name "Pin_32" (effects (font (size 1.27 1.27))))
+          (number "32" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -17.78 0) (length 3.81)
+          (name "Pin_33" (effects (font (size 1.27 1.27))))
+          (number "33" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -17.78 180) (length 3.81)
+          (name "Pin_34" (effects (font (size 1.27 1.27))))
+          (number "34" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -20.32 0) (length 3.81)
+          (name "Pin_35" (effects (font (size 1.27 1.27))))
+          (number "35" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -20.32 180) (length 3.81)
+          (name "Pin_36" (effects (font (size 1.27 1.27))))
+          (number "36" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -22.86 0) (length 3.81)
+          (name "Pin_37" (effects (font (size 1.27 1.27))))
+          (number "37" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -22.86 180) (length 3.81)
+          (name "Pin_38" (effects (font (size 1.27 1.27))))
+          (number "38" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -25.4 0) (length 3.81)
+          (name "Pin_39" (effects (font (size 1.27 1.27))))
+          (number "39" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 20.32 180) (length 3.81)
+          (name "Pin_4" (effects (font (size 1.27 1.27))))
+          (number "4" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -25.4 180) (length 3.81)
+          (name "Pin_40" (effects (font (size 1.27 1.27))))
+          (number "40" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 17.78 0) (length 3.81)
+          (name "Pin_5" (effects (font (size 1.27 1.27))))
+          (number "5" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 17.78 180) (length 3.81)
+          (name "Pin_6" (effects (font (size 1.27 1.27))))
+          (number "6" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 15.24 0) (length 3.81)
+          (name "Pin_7" (effects (font (size 1.27 1.27))))
+          (number "7" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 15.24 180) (length 3.81)
+          (name "Pin_8" (effects (font (size 1.27 1.27))))
+          (number "8" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 12.7 0) (length 3.81)
+          (name "Pin_9" (effects (font (size 1.27 1.27))))
+          (number "9" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Device:C" (pin_numbers hide) (pin_names (offset 0.254)) (in_bom yes) (on_board yes)
+      (property "Reference" "C" (at 0.635 2.54 0)
+        (effects (font (size 1.27 1.27)) (justify left))
+      )
+      (property "Value" "C" (at 0.635 -2.54 0)
+        (effects (font (size 1.27 1.27)) (justify left))
+      )
+      (property "Footprint" "" (at 0.9652 -3.81 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "cap capacitor" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Unpolarized capacitor" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "C_*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "C_0_1"
+        (polyline
+          (pts
+            (xy -2.032 -0.762)
+            (xy 2.032 -0.762)
+          )
+          (stroke (width 0.508) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -2.032 0.762)
+            (xy 2.032 0.762)
+          )
+          (stroke (width 0.508) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "C_1_1"
+        (pin passive line (at 0 3.81 270) (length 2.794)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -3.81 90) (length 2.794)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Device:C_Polarized" (pin_numbers hide) (pin_names (offset 0.254)) (in_bom yes) (on_board yes)
+      (property "Reference" "C" (at 0.635 2.54 0)
+        (effects (font (size 1.27 1.27)) (justify left))
+      )
+      (property "Value" "C_Polarized" (at 0.635 -2.54 0)
+        (effects (font (size 1.27 1.27)) (justify left))
+      )
+      (property "Footprint" "" (at 0.9652 -3.81 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "cap capacitor" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Polarized capacitor" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "CP_*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "C_Polarized_0_1"
+        (rectangle (start -2.286 0.508) (end 2.286 1.016)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -1.778 2.286)
+            (xy -0.762 2.286)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -1.27 2.794)
+            (xy -1.27 1.778)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 2.286 -0.508) (end -2.286 -1.016)
+          (stroke (width 0) (type default))
+          (fill (type outline))
+        )
+      )
+      (symbol "C_Polarized_1_1"
+        (pin passive line (at 0 3.81 270) (length 2.794)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -3.81 90) (length 2.794)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Device:D_TVS" (pin_numbers hide) (pin_names (offset 1.016) hide) (in_bom yes) (on_board yes)
+      (property "Reference" "D" (at 0 2.54 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "D_TVS" (at 0 -2.54 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "diode TVS thyrector" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Bidirectional transient-voltage-suppression diode" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "TO-???* *_Diode_* *SingleDiode* D_*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "D_TVS_0_1"
+        (polyline
+          (pts
+            (xy 1.27 0)
+            (xy -1.27 0)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0.508 1.27)
+            (xy 0 1.27)
+            (xy 0 -1.27)
+            (xy -0.508 -1.27)
+          )
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -2.54 1.27)
+            (xy -2.54 -1.27)
+            (xy 2.54 1.27)
+            (xy 2.54 -1.27)
+            (xy -2.54 1.27)
+          )
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "D_TVS_1_1"
+        (pin passive line (at -3.81 0 0) (length 2.54)
+          (name "A1" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 3.81 0 180) (length 2.54)
+          (name "A2" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Device:Fuse" (pin_numbers hide) (pin_names (offset 0)) (in_bom yes) (on_board yes)
+      (property "Reference" "F" (at 2.032 0 90)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "Fuse" (at -1.905 0 90)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at -1.778 0 90)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "fuse" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Fuse" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "*Fuse*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "Fuse_0_1"
+        (rectangle (start -0.762 -2.54) (end 0.762 2.54)
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0 2.54)
+            (xy 0 -2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "Fuse_1_1"
+        (pin passive line (at 0 3.81 270) (length 1.27)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -3.81 90) (length 1.27)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Device:LED" (pin_numbers hide) (pin_names (offset 1.016) hide) (in_bom yes) (on_board yes)
+      (property "Reference" "D" (at 0 2.54 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "LED" (at 0 -2.54 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "LED diode" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Light emitting diode" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "LED* LED_SMD:* LED_THT:*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "LED_0_1"
+        (polyline
+          (pts
+            (xy -1.27 -1.27)
+            (xy -1.27 1.27)
+          )
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -1.27 0)
+            (xy 1.27 0)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 1.27 -1.27)
+            (xy 1.27 1.27)
+            (xy -1.27 0)
+            (xy 1.27 -1.27)
+          )
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -3.048 -0.762)
+            (xy -4.572 -2.286)
+            (xy -3.81 -2.286)
+            (xy -4.572 -2.286)
+            (xy -4.572 -1.524)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -1.778 -0.762)
+            (xy -3.302 -2.286)
+            (xy -2.54 -2.286)
+            (xy -3.302 -2.286)
+            (xy -3.302 -1.524)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "LED_1_1"
+        (pin passive line (at -3.81 0 0) (length 2.54)
+          (name "K" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 3.81 0 180) (length 2.54)
+          (name "A" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Device:R" (pin_numbers hide) (pin_names (offset 0)) (in_bom yes) (on_board yes)
+      (property "Reference" "R" (at 2.032 0 90)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "R" (at 0 0 90)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at -1.778 0 90)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "R res resistor" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Resistor" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "R_*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "R_0_1"
+        (rectangle (start -1.016 -2.54) (end 1.016 2.54)
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "R_1_1"
+        (pin passive line (at 0 3.81 270) (length 1.27)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -3.81 90) (length 1.27)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Device:R_Pack04" (pin_names (offset 0) hide) (in_bom yes) (on_board yes)
+      (property "Reference" "RN" (at -7.62 0 90)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "R_Pack04" (at 5.08 0 90)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 6.985 0 90)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "R network parallel topology isolated" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "4 resistor network, parallel topology" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "DIP* SOIC* R*Array*Concave* R*Array*Convex*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "R_Pack04_0_1"
+        (rectangle (start -6.35 -2.413) (end 3.81 2.413)
+          (stroke (width 0.254) (type default))
+          (fill (type background))
+        )
+        (rectangle (start -5.715 1.905) (end -4.445 -1.905)
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -3.175 1.905) (end -1.905 -1.905)
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -0.635 1.905) (end 0.635 -1.905)
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -5.08 -2.54)
+            (xy -5.08 -1.905)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -5.08 1.905)
+            (xy -5.08 2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -2.54 -2.54)
+            (xy -2.54 -1.905)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -2.54 1.905)
+            (xy -2.54 2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0 -2.54)
+            (xy 0 -1.905)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0 1.905)
+            (xy 0 2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 2.54 -2.54)
+            (xy 2.54 -1.905)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 2.54 1.905)
+            (xy 2.54 2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 1.905 1.905) (end 3.175 -1.905)
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "R_Pack04_1_1"
+        (pin passive line (at -5.08 -5.08 90) (length 2.54)
+          (name "R1.1" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -2.54 -5.08 90) (length 2.54)
+          (name "R2.1" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -5.08 90) (length 2.54)
+          (name "R3.1" (effects (font (size 1.27 1.27))))
+          (number "3" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 2.54 -5.08 90) (length 2.54)
+          (name "R4.1" (effects (font (size 1.27 1.27))))
+          (number "4" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 2.54 5.08 270) (length 2.54)
+          (name "R4.2" (effects (font (size 1.27 1.27))))
+          (number "5" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 5.08 270) (length 2.54)
+          (name "R3.2" (effects (font (size 1.27 1.27))))
+          (number "6" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -2.54 5.08 270) (length 2.54)
+          (name "R2.2" (effects (font (size 1.27 1.27))))
+          (number "7" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 5.08 270) (length 2.54)
+          (name "R1.2" (effects (font (size 1.27 1.27))))
+          (number "8" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "power:+5V" (power) (pin_names (offset 0)) (in_bom yes) (on_board yes)
+      (property "Reference" "#PWR" (at 0 -3.81 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Value" "+5V" (at 0 3.556 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "power-flag" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Power symbol creates a global label with name \"+5V\"" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "+5V_0_1"
+        (polyline
+          (pts
+            (xy -0.762 1.27)
+            (xy 0 2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0 0)
+            (xy 0 2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0 2.54)
+            (xy 0.762 1.27)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "+5V_1_1"
+        (pin power_in line (at 0 0 90) (length 0) hide
+          (name "+5V" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "power:GND" (power) (pin_names (offset 0)) (in_bom yes) (on_board yes)
+      (property "Reference" "#PWR" (at 0 -6.35 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Value" "GND" (at 0 -3.81 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "power-flag" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Power symbol creates a global label with name \"GND\" , ground" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "GND_0_1"
+        (polyline
+          (pts
+            (xy 0 0)
+            (xy 0 -1.27)
+            (xy 1.27 -1.27)
+            (xy 0 -2.54)
+            (xy -1.27 -1.27)
+            (xy 0 -1.27)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "GND_1_1"
+        (pin power_in line (at 0 0 270) (length 0) hide
+          (name "GND" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "power:VBUS" (power) (pin_names (offset 0)) (in_bom yes) (on_board yes)
+      (property "Reference" "#PWR" (at 0 -3.81 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Value" "VBUS" (at 0 3.81 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "power-flag" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Power symbol creates a global label with name \"VBUS\"" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "VBUS_0_1"
+        (polyline
+          (pts
+            (xy -0.762 1.27)
+            (xy 0 2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0 0)
+            (xy 0 2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0 2.54)
+            (xy 0.762 1.27)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "VBUS_1_1"
+        (pin power_in line (at 0 0 90) (length 0) hide
+          (name "VBUS" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+  )
+
+  (junction (at 30.48 62.23) (diameter 0) (color 0 0 0 0)
+    (uuid 04ce34de-5bc9-4593-8a2e-517ffa7e113f)
+  )
+  (junction (at 232.41 62.23) (diameter 0) (color 0 0 0 0)
+    (uuid 04fb717a-3a24-493a-ac05-0ec9eacdb6da)
+  )
+  (junction (at 102.87 48.26) (diameter 0) (color 0 0 0 0)
+    (uuid 05e656d5-5fef-4d96-bea4-739dafcff034)
+  )
+  (junction (at 30.48 36.83) (diameter 0) (color 0 0 0 0)
+    (uuid 0d2bbddd-ff36-49ce-b38f-746788a978cc)
+  )
+  (junction (at 46.99 39.37) (diameter 0) (color 0 0 0 0)
+    (uuid 156c99e9-df35-40d8-a6ff-adc627eac5fa)
+  )
+  (junction (at 232.41 59.69) (diameter 0) (color 0 0 0 0)
+    (uuid 17ad0fff-1696-46dc-b50a-c0aacd820a1d)
+  )
+  (junction (at 30.48 44.45) (diameter 0) (color 0 0 0 0)
+    (uuid 19ca4bd1-866b-41d4-adbc-dddf25883083)
+  )
+  (junction (at 25.4 116.84) (diameter 0) (color 0 0 0 0)
+    (uuid 1a3f5604-0514-4d4a-b9c6-2e6021ba6368)
+  )
+  (junction (at 25.4 104.14) (diameter 0) (color 0 0 0 0)
+    (uuid 261b8cb8-7127-4f5e-8f2c-14f2fdee6e2e)
+  )
+  (junction (at 30.48 52.07) (diameter 0) (color 0 0 0 0)
+    (uuid 2722c6e4-495d-43d6-9be4-c2aee685c668)
+  )
+  (junction (at 44.45 34.29) (diameter 0) (color 0 0 0 0)
+    (uuid 32947849-eccc-4906-b714-63b3ea3d3dae)
+  )
+  (junction (at 110.49 40.64) (diameter 0) (color 0 0 0 0)
+    (uuid 35f4c8fe-e96e-4fcd-9779-8982c72b07fb)
+  )
+  (junction (at 25.4 111.76) (diameter 0) (color 0 0 0 0)
+    (uuid 3e4d5b56-c6df-4a84-af23-defc9089de20)
+  )
+  (junction (at 53.34 52.07) (diameter 0) (color 0 0 0 0)
+    (uuid 4388ab52-447e-4af2-8bf8-ac082dd29bee)
+  )
+  (junction (at 232.41 40.64) (diameter 0) (color 0 0 0 0)
+    (uuid 475dac98-12e7-4fbc-8bd3-8d4efbe8a2eb)
+  )
+  (junction (at 30.48 41.91) (diameter 0) (color 0 0 0 0)
+    (uuid 47fbba49-a226-4543-a45c-ebd65b448861)
+  )
+  (junction (at 156.21 48.26) (diameter 0) (color 0 0 0 0)
+    (uuid 4dc8377e-e5da-4af8-9d41-08dfaa52b1ed)
+  )
+  (junction (at 30.48 80.01) (diameter 0) (color 0 0 0 0)
+    (uuid 5b53f424-4879-430a-ba27-59e8ac15ede1)
+  )
+  (junction (at 45.72 36.83) (diameter 0) (color 0 0 0 0)
+    (uuid 5cff71c1-7935-44e9-bd89-6cd31268a179)
+  )
+  (junction (at 30.48 49.53) (diameter 0) (color 0 0 0 0)
+    (uuid 64aca218-465a-4c31-ae51-7c3d813f6e65)
+  )
+  (junction (at 48.26 41.91) (diameter 0) (color 0 0 0 0)
+    (uuid 6d5fc831-9f18-4b26-bf8a-059c1c2fab6d)
+  )
+  (junction (at 25.4 109.22) (diameter 0) (color 0 0 0 0)
+    (uuid 73281b75-1276-4b3c-adc7-353a87dfdc48)
+  )
+  (junction (at 232.41 43.18) (diameter 0) (color 0 0 0 0)
+    (uuid 77ecb8e5-4334-4dbe-874f-3cbe8a0096f9)
+  )
+  (junction (at 232.41 57.15) (diameter 0) (color 0 0 0 0)
+    (uuid 79563154-c523-44f3-9671-1473e049a013)
+  )
+  (junction (at 102.87 53.34) (diameter 0) (color 0 0 0 0)
+    (uuid 7c9ff414-85a2-41fd-8101-6a62637e1781)
+  )
+  (junction (at 30.48 59.69) (diameter 0) (color 0 0 0 0)
+    (uuid 813cfc29-2d87-4d40-8493-639e074b91e2)
+  )
+  (junction (at 232.41 45.72) (diameter 0) (color 0 0 0 0)
+    (uuid 8a312ee8-b05a-4b88-bfe4-89b3955a50d1)
+  )
+  (junction (at 30.48 74.93) (diameter 0) (color 0 0 0 0)
+    (uuid 8adc6ba0-de37-4ddc-a5ba-7f3bb69d4bbf)
+  )
+  (junction (at 25.4 114.3) (diameter 0) (color 0 0 0 0)
+    (uuid 8fd02398-7410-46fb-96fb-f693c9b2fdfe)
+  )
+  (junction (at 232.41 77.47) (diameter 0) (color 0 0 0 0)
+    (uuid 927568f6-59ff-4ee8-b020-9e6f8843cae5)
+  )
+  (junction (at 30.48 67.31) (diameter 0) (color 0 0 0 0)
+    (uuid 977da22a-27d4-4427-9308-f15c651dde0b)
+  )
+  (junction (at 163.83 40.64) (diameter 0) (color 0 0 0 0)
+    (uuid a013142d-a5ea-4a19-83e2-634d900f7915)
+  )
+  (junction (at 30.48 77.47) (diameter 0) (color 0 0 0 0)
+    (uuid a8472f9e-2c3a-46f4-a64c-c5e42b4ad6f8)
+  )
+  (junction (at 25.4 106.68) (diameter 0) (color 0 0 0 0)
+    (uuid ac4fcba6-9c8a-4aff-9ce0-4567688531ba)
+  )
+  (junction (at 50.8 46.99) (diameter 0) (color 0 0 0 0)
+    (uuid b5f24b9d-1732-4736-a5b1-2f1e1a356603)
+  )
+  (junction (at 156.21 53.34) (diameter 0) (color 0 0 0 0)
+    (uuid b64a1a40-c628-4fd0-b99f-fd57aa7181a1)
+  )
+  (junction (at 30.48 82.55) (diameter 0) (color 0 0 0 0)
+    (uuid d00f9d70-4742-480a-9851-3cfa9dafcd34)
+  )
+  (junction (at 232.41 80.01) (diameter 0) (color 0 0 0 0)
+    (uuid d69ebb1e-7480-49e6-ab44-ba2f92561956)
+  )
+  (junction (at 105.41 48.26) (diameter 0) (color 0 0 0 0)
+    (uuid e00fb11f-4c11-4830-80ff-4fdc8fe65b64)
+  )
+  (junction (at 30.48 39.37) (diameter 0) (color 0 0 0 0)
+    (uuid e319af06-2fd1-4a8a-ad78-c30422e9a60b)
+  )
+  (junction (at 52.07 49.53) (diameter 0) (color 0 0 0 0)
+    (uuid e4faf5cb-2eb6-43c4-baa7-46b217fbf459)
+  )
+  (junction (at 232.41 74.93) (diameter 0) (color 0 0 0 0)
+    (uuid e726ac9a-e67e-4d95-9ab5-718934fd92f1)
+  )
+  (junction (at 49.53 44.45) (diameter 0) (color 0 0 0 0)
+    (uuid eb29915b-8fe1-4897-83c3-879678eb3046)
+  )
+  (junction (at 30.48 64.77) (diameter 0) (color 0 0 0 0)
+    (uuid edea1b6a-cd3e-4f26-aef0-dd846a375822)
+  )
+  (junction (at 104.14 53.34) (diameter 0) (color 0 0 0 0)
+    (uuid ee595d93-646f-4258-8af3-4bb0f36ebe62)
+  )
+  (junction (at 25.4 119.38) (diameter 0) (color 0 0 0 0)
+    (uuid f67511dd-0acf-4c68-ac57-6c9edb6263c8)
+  )
+  (junction (at 30.48 46.99) (diameter 0) (color 0 0 0 0)
+    (uuid fa2ce2c1-fcd5-4e7c-841d-d38dff93996f)
+  )
+
+  (no_connect (at 96.52 101.6) (uuid 04d7fe34-424f-449b-984a-4523df53a440))
+  (no_connect (at 109.22 111.76) (uuid 04d7fe34-424f-449b-984a-4523df53a441))
+  (no_connect (at 109.22 142.24) (uuid 04d7fe34-424f-449b-984a-4523df53a442))
+  (no_connect (at 109.22 139.7) (uuid 04d7fe34-424f-449b-984a-4523df53a443))
+  (no_connect (at 109.22 134.62) (uuid 04d7fe34-424f-449b-984a-4523df53a444))
+  (no_connect (at 96.52 121.92) (uuid 04d7fe34-424f-449b-984a-4523df53a445))
+  (no_connect (at 109.22 119.38) (uuid 04d7fe34-424f-449b-984a-4523df53a446))
+  (no_connect (at 109.22 121.92) (uuid 04d7fe34-424f-449b-984a-4523df53a447))
+  (no_connect (at 96.52 119.38) (uuid 04d7fe34-424f-449b-984a-4523df53a448))
+  (no_connect (at 109.22 127) (uuid 04d7fe34-424f-449b-984a-4523df53a449))
+  (no_connect (at 96.52 111.76) (uuid 04d7fe34-424f-449b-984a-4523df53a44a))
+  (no_connect (at 96.52 127) (uuid 04d7fe34-424f-449b-984a-4523df53a44b))
+  (no_connect (at 96.52 129.54) (uuid 04d7fe34-424f-449b-984a-4523df53a44c))
+  (no_connect (at 109.22 129.54) (uuid 04d7fe34-424f-449b-984a-4523df53a44d))
+  (no_connect (at 96.52 132.08) (uuid 04d7fe34-424f-449b-984a-4523df53a44e))
+  (no_connect (at 96.52 134.62) (uuid 04d7fe34-424f-449b-984a-4523df53a44f))
+  (no_connect (at 96.52 139.7) (uuid 04d7fe34-424f-449b-984a-4523df53a450))
+  (no_connect (at 96.52 142.24) (uuid 04d7fe34-424f-449b-984a-4523df53a451))
+  (no_connect (at 109.22 132.08) (uuid 04d7fe34-424f-449b-984a-4523df53a452))
+  (no_connect (at 102.87 63.5) (uuid 12efafd7-3944-4778-aa27-980625e42c58))
+  (no_connect (at 156.21 60.96) (uuid 1fc057b6-0bc7-4d8f-b734-750ac66fbac3))
+  (no_connect (at 60.96 101.6) (uuid 27cae908-d530-44a8-8d9b-d4997a683788))
+  (no_connect (at 60.96 111.76) (uuid 27cae908-d530-44a8-8d9b-d4997a683789))
+  (no_connect (at 60.96 114.3) (uuid 27cae908-d530-44a8-8d9b-d4997a68378a))
+  (no_connect (at 60.96 119.38) (uuid 27cae908-d530-44a8-8d9b-d4997a68378b))
+  (no_connect (at 73.66 109.22) (uuid 27cae908-d530-44a8-8d9b-d4997a68378c))
+  (no_connect (at 73.66 106.68) (uuid 27cae908-d530-44a8-8d9b-d4997a68378d))
+  (no_connect (at 73.66 111.76) (uuid 27cae908-d530-44a8-8d9b-d4997a68378e))
+  (no_connect (at 73.66 119.38) (uuid 27cae908-d530-44a8-8d9b-d4997a68378f))
+  (no_connect (at 73.66 121.92) (uuid 27cae908-d530-44a8-8d9b-d4997a683790))
+  (no_connect (at 102.87 60.96) (uuid 3fe05ab2-7a4c-4da9-bf68-ec1c586919c0))
+  (no_connect (at 60.96 104.14) (uuid 6706930a-8ef0-487d-a789-052929ebe752))
+  (no_connect (at 60.96 127) (uuid 6706930a-8ef0-487d-a789-052929ebe753))
+  (no_connect (at 60.96 137.16) (uuid 6706930a-8ef0-487d-a789-052929ebe754))
+  (no_connect (at 60.96 132.08) (uuid 6706930a-8ef0-487d-a789-052929ebe755))
+  (no_connect (at 60.96 129.54) (uuid 6706930a-8ef0-487d-a789-052929ebe756))
+  (no_connect (at 60.96 134.62) (uuid 6706930a-8ef0-487d-a789-052929ebe757))
+  (no_connect (at 60.96 139.7) (uuid 6706930a-8ef0-487d-a789-052929ebe758))
+  (no_connect (at 60.96 144.78) (uuid 6706930a-8ef0-487d-a789-052929ebe759))
+  (no_connect (at 60.96 142.24) (uuid 6706930a-8ef0-487d-a789-052929ebe75a))
+  (no_connect (at 60.96 147.32) (uuid 6706930a-8ef0-487d-a789-052929ebe75b))
+  (no_connect (at 73.66 132.08) (uuid 6706930a-8ef0-487d-a789-052929ebe75c))
+  (no_connect (at 73.66 134.62) (uuid 6706930a-8ef0-487d-a789-052929ebe75d))
+  (no_connect (at 73.66 127) (uuid 6706930a-8ef0-487d-a789-052929ebe75e))
+  (no_connect (at 73.66 137.16) (uuid 6706930a-8ef0-487d-a789-052929ebe75f))
+  (no_connect (at 73.66 129.54) (uuid 6706930a-8ef0-487d-a789-052929ebe760))
+  (no_connect (at 73.66 147.32) (uuid 6706930a-8ef0-487d-a789-052929ebe761))
+  (no_connect (at 73.66 139.7) (uuid 6706930a-8ef0-487d-a789-052929ebe762))
+  (no_connect (at 73.66 144.78) (uuid 6706930a-8ef0-487d-a789-052929ebe763))
+  (no_connect (at 73.66 142.24) (uuid 6706930a-8ef0-487d-a789-052929ebe764))
+  (no_connect (at 73.66 101.6) (uuid 6706930a-8ef0-487d-a789-052929ebe765))
+  (no_connect (at 73.66 104.14) (uuid 6706930a-8ef0-487d-a789-052929ebe766))
+  (no_connect (at 156.21 63.5) (uuid b9508680-58c0-4804-be8c-1d0578ed517d))
+
+  (polyline (pts (xy 179.07 91.44) (xy 240.03 91.44))
+    (stroke (width 0) (type default))
+    (uuid 008a4bda-35eb-4ed1-9595-855d390e6ae8)
+  )
+
+  (wire (pts (xy 209.55 40.64) (xy 203.2 40.64))
+    (stroke (width 0) (type default))
+    (uuid 00efe494-499c-4572-8db1-78f14c3d9a93)
+  )
+  (wire (pts (xy 30.48 64.77) (xy 30.48 62.23))
+    (stroke (width 0) (type default))
+    (uuid 061909e0-bcaf-435c-8928-ffa899bf14c9)
+  )
+  (wire (pts (xy 232.41 74.93) (xy 232.41 77.47))
+    (stroke (width 0) (type default))
+    (uuid 06ec0093-a17a-40fc-9cad-c5d2c18a406f)
+  )
+  (wire (pts (xy 57.15 39.37) (xy 46.99 39.37))
+    (stroke (width 0) (type default))
+    (uuid 074e7c06-028a-4707-a097-6bfea9be997b)
+  )
+  (wire (pts (xy 30.48 82.55) (xy 30.48 80.01))
+    (stroke (width 0) (type default))
+    (uuid 07635d9a-2e41-4603-8196-097e6bfdb320)
+  )
+  (wire (pts (xy 48.26 41.91) (xy 48.26 67.31))
+    (stroke (width 0) (type default))
+    (uuid 0b78c99b-9dc7-4e1b-9f4a-6cc65064b3b7)
+  )
+  (wire (pts (xy 31.75 133.35) (xy 34.29 133.35))
+    (stroke (width 0) (type default))
+    (uuid 0c9d4032-678f-41ba-9be7-e42748fd0cb7)
+  )
+  (wire (pts (xy 25.4 116.84) (xy 25.4 119.38))
+    (stroke (width 0) (type default))
+    (uuid 0e11b278-f910-454e-9113-feca62f80ea9)
+  )
+  (polyline (pts (xy 69.85 22.86) (xy 24.13 22.86))
+    (stroke (width 0) (type default))
+    (uuid 105c66c9-65a8-4338-a43a-cbbfde71a779)
+  )
+
+  (wire (pts (xy 31.75 138.43) (xy 34.29 138.43))
+    (stroke (width 0) (type default))
+    (uuid 12d53272-8410-4d89-b985-817133072fb4)
+  )
+  (polyline (pts (xy 179.07 22.86) (xy 179.07 91.44))
+    (stroke (width 0) (type default))
+    (uuid 1a5177d6-821f-4bff-877e-c7c1fc5b3d62)
+  )
+
+  (wire (pts (xy 25.4 114.3) (xy 25.4 116.84))
+    (stroke (width 0) (type default))
+    (uuid 1b02cd1a-6de4-4312-8aab-0af78330abcc)
+  )
+  (wire (pts (xy 50.8 77.47) (xy 43.18 77.47))
+    (stroke (width 0) (type default))
+    (uuid 1c3c36e4-9d8a-4e18-bc17-6624d560c0ec)
+  )
+  (wire (pts (xy 232.41 72.39) (xy 232.41 74.93))
+    (stroke (width 0) (type default))
+    (uuid 1c4b5944-7379-41b9-80b8-376a6db53139)
+  )
+  (polyline (pts (xy 72.39 22.86) (xy 72.39 91.44))
+    (stroke (width 0) (type default))
+    (uuid 1c7b7960-9e86-4b64-b858-121a06e85cda)
+  )
+
+  (wire (pts (xy 52.07 80.01) (xy 43.18 80.01))
+    (stroke (width 0) (type default))
+    (uuid 1dbd3948-a511-49ac-b624-43b264af07b8)
+  )
+  (wire (pts (xy 156.21 48.26) (xy 158.75 48.26))
+    (stroke (width 0) (type default))
+    (uuid 1ec97387-c44c-4cbc-b7a9-a7ba2ea9339e)
+  )
+  (polyline (pts (xy 125.73 22.86) (xy 125.73 91.44))
+    (stroke (width 0) (type default))
+    (uuid 1f642eff-343f-4dec-b4eb-9f828a7ffaca)
+  )
+
+  (wire (pts (xy 209.55 62.23) (xy 203.2 62.23))
+    (stroke (width 0) (type default))
+    (uuid 1f883902-d0bf-4618-aaa1-b146084e0fed)
+  )
+  (wire (pts (xy 156.21 53.34) (xy 158.75 53.34))
+    (stroke (width 0) (type default))
+    (uuid 26f9679e-6038-409e-9c4b-01b4be95c5d0)
+  )
+  (wire (pts (xy 110.49 40.64) (xy 110.49 38.1))
+    (stroke (width 0) (type default))
+    (uuid 2bcedbf2-1715-4185-ad32-6129f73c2b27)
+  )
+  (wire (pts (xy 48.26 67.31) (xy 43.18 67.31))
+    (stroke (width 0) (type default))
+    (uuid 2c8eae99-c023-4649-8068-d755cae11b9d)
+  )
+  (polyline (pts (xy 69.85 91.44) (xy 69.85 22.86))
+    (stroke (width 0) (type default))
+    (uuid 2e2685ac-9f39-4e2b-a1d9-97d388317848)
+  )
+
+  (wire (pts (xy 217.17 74.93) (xy 232.41 74.93))
+    (stroke (width 0) (type default))
+    (uuid 30b04f65-9a87-406d-8002-c241cad31a44)
+  )
+  (wire (pts (xy 232.41 57.15) (xy 232.41 59.69))
+    (stroke (width 0) (type default))
+    (uuid 30b79c89-9892-4030-8037-2c328d19aeb4)
+  )
+  (wire (pts (xy 104.14 53.34) (xy 102.87 53.34))
+    (stroke (width 0) (type default))
+    (uuid 317033dc-7de8-45ec-9097-1c760338537b)
+  )
+  (wire (pts (xy 102.87 48.26) (xy 102.87 45.72))
+    (stroke (width 0) (type default))
+    (uuid 337e513b-49a1-4d5c-be64-1ed7e44a1b38)
+  )
+  (wire (pts (xy 57.15 34.29) (xy 44.45 34.29))
+    (stroke (width 0) (type default))
+    (uuid 33cf6744-7a91-49bc-bbc0-bf194495e2be)
+  )
+  (wire (pts (xy 30.48 77.47) (xy 30.48 74.93))
+    (stroke (width 0) (type default))
+    (uuid 367718d6-1818-417d-8d1d-df8db898c7ad)
+  )
+  (wire (pts (xy 209.55 77.47) (xy 203.2 77.47))
+    (stroke (width 0) (type default))
+    (uuid 3bdcb218-0921-43bb-ae83-7bb522f5c8c5)
+  )
+  (wire (pts (xy 217.17 72.39) (xy 232.41 72.39))
+    (stroke (width 0) (type default))
+    (uuid 3cd518cf-7e5b-4b69-994a-ff56fd76af86)
+  )
+  (wire (pts (xy 217.17 54.61) (xy 232.41 54.61))
+    (stroke (width 0) (type default))
+    (uuid 3f500775-4c1c-4d5f-bedb-697cfcce673b)
+  )
+  (wire (pts (xy 232.41 40.64) (xy 232.41 43.18))
+    (stroke (width 0) (type default))
+    (uuid 40a0151d-4d1c-424a-93a4-7280df7afc62)
+  )
+  (wire (pts (xy 165.1 40.64) (xy 163.83 40.64))
+    (stroke (width 0) (type default))
+    (uuid 45f06460-05eb-4a29-a563-8fba8dcef6e4)
+  )
+  (wire (pts (xy 30.48 36.83) (xy 30.48 39.37))
+    (stroke (width 0) (type default))
+    (uuid 49891eb9-15a1-4a91-921c-a7d1350788ca)
+  )
+  (wire (pts (xy 44.45 34.29) (xy 44.45 59.69))
+    (stroke (width 0) (type default))
+    (uuid 49f4c829-4cf9-4f97-8801-d6659154a988)
+  )
+  (polyline (pts (xy 176.53 91.44) (xy 176.53 22.86))
+    (stroke (width 0) (type default))
+    (uuid 4b9b7d66-3f4f-4fc3-bc7d-52672e082adb)
+  )
+
+  (wire (pts (xy 232.41 59.69) (xy 232.41 62.23))
+    (stroke (width 0) (type default))
+    (uuid 4ca56370-4d16-4c8d-9ca3-08a1361c0200)
+  )
+  (wire (pts (xy 46.99 64.77) (xy 43.18 64.77))
+    (stroke (width 0) (type default))
+    (uuid 4cd2d32b-a5ec-4498-a70e-5c43d23d2c7b)
+  )
+  (wire (pts (xy 232.41 54.61) (xy 232.41 57.15))
+    (stroke (width 0) (type default))
+    (uuid 4ed24063-4ee9-4127-942e-006f347b890c)
+  )
+  (wire (pts (xy 217.17 77.47) (xy 232.41 77.47))
+    (stroke (width 0) (type default))
+    (uuid 4f45ea3e-6884-42a4-bf6e-abea746ed7a6)
+  )
+  (wire (pts (xy 232.41 38.1) (xy 232.41 40.64))
+    (stroke (width 0) (type default))
+    (uuid 52535029-5782-4970-888d-fb871c5086b9)
+  )
+  (wire (pts (xy 30.48 34.29) (xy 30.48 36.83))
+    (stroke (width 0) (type default))
+    (uuid 52872c42-d797-4d61-b8c6-562e8475c1df)
+  )
+  (wire (pts (xy 46.99 39.37) (xy 43.18 39.37))
+    (stroke (width 0) (type default))
+    (uuid 5347b1d4-28ed-47d8-ba78-060fb6a0e4fc)
+  )
+  (wire (pts (xy 113.03 33.02) (xy 110.49 33.02))
+    (stroke (width 0) (type default))
+    (uuid 5409cd0d-27cb-4de0-a76e-1c32c5c055bd)
+  )
+  (wire (pts (xy 57.15 49.53) (xy 52.07 49.53))
+    (stroke (width 0) (type default))
+    (uuid 5448e983-7f0f-46ce-b47f-77d7ce3f7779)
+  )
+  (polyline (pts (xy 24.13 22.86) (xy 24.13 91.44))
+    (stroke (width 0) (type default))
+    (uuid 6008b2cc-9c9a-477a-9d94-e3020ba78c0b)
+  )
+
+  (wire (pts (xy 104.14 59.69) (xy 104.14 53.34))
+    (stroke (width 0) (type default))
+    (uuid 694ebbe4-ff13-4194-8c19-bb8ca47e5c09)
+  )
+  (wire (pts (xy 217.17 57.15) (xy 232.41 57.15))
+    (stroke (width 0) (type default))
+    (uuid 6c7c0d05-3467-4c23-b076-83b5191def9c)
+  )
+  (wire (pts (xy 57.15 41.91) (xy 48.26 41.91))
+    (stroke (width 0) (type default))
+    (uuid 6f79fbe4-5b0a-4ab2-8e90-50c3ac371ad0)
+  )
+  (wire (pts (xy 53.34 82.55) (xy 53.34 52.07))
+    (stroke (width 0) (type default))
+    (uuid 6fa1688a-e234-47d4-aeb5-002ebb57729a)
+  )
+  (wire (pts (xy 217.17 40.64) (xy 232.41 40.64))
+    (stroke (width 0) (type default))
+    (uuid 6fda8c94-c913-45f7-a639-f589683025e6)
+  )
+  (wire (pts (xy 31.75 140.97) (xy 34.29 140.97))
+    (stroke (width 0) (type default))
+    (uuid 7270958a-8a65-4aba-b46d-5ad117df5534)
+  )
+  (wire (pts (xy 25.4 104.14) (xy 25.4 106.68))
+    (stroke (width 0) (type default))
+    (uuid 73875618-b1ae-4d8d-b50c-adaa85ffbadf)
+  )
+  (wire (pts (xy 105.41 48.26) (xy 102.87 48.26))
+    (stroke (width 0) (type default))
+    (uuid 77ac2fa0-7f23-4ead-bbdd-53ac63204491)
+  )
+  (wire (pts (xy 30.48 67.31) (xy 30.48 64.77))
+    (stroke (width 0) (type default))
+    (uuid 78c4aa52-c814-429e-b310-b88e121f089e)
+  )
+  (wire (pts (xy 53.34 82.55) (xy 43.18 82.55))
+    (stroke (width 0) (type default))
+    (uuid 78e60f50-0747-4aa3-a63d-68d50849ef22)
+  )
+  (wire (pts (xy 232.41 62.23) (xy 217.17 62.23))
+    (stroke (width 0) (type default))
+    (uuid 7a725d33-77c8-45a8-9af2-aec14c85bf5a)
+  )
+  (wire (pts (xy 45.72 62.23) (xy 43.18 62.23))
+    (stroke (width 0) (type default))
+    (uuid 7b95f56e-270d-457d-8776-6670ffefbed8)
+  )
+  (wire (pts (xy 31.75 130.81) (xy 34.29 130.81))
+    (stroke (width 0) (type default))
+    (uuid 7c4a2731-c4fd-4416-8716-480a9838fd01)
+  )
+  (wire (pts (xy 217.17 38.1) (xy 232.41 38.1))
+    (stroke (width 0) (type default))
+    (uuid 7ccb6f59-9a5f-4bd8-9b9e-98623bea8144)
+  )
+  (wire (pts (xy 105.41 57.15) (xy 105.41 48.26))
+    (stroke (width 0) (type default))
+    (uuid 7e5f001a-0c0e-4965-9cc4-540b9ffd5ccb)
+  )
+  (wire (pts (xy 209.55 80.01) (xy 203.2 80.01))
+    (stroke (width 0) (type default))
+    (uuid 7ea4aa5d-3abc-4066-88e2-bad402f7aad9)
+  )
+  (wire (pts (xy 45.72 36.83) (xy 45.72 62.23))
+    (stroke (width 0) (type default))
+    (uuid 80a91fc3-48da-43fe-b0f7-6a4131acb4e6)
+  )
+  (wire (pts (xy 50.8 46.99) (xy 43.18 46.99))
+    (stroke (width 0) (type default))
+    (uuid 821be1bf-3d81-41a9-bd74-baf1414f184f)
+  )
+  (wire (pts (xy 209.55 59.69) (xy 203.2 59.69))
+    (stroke (width 0) (type default))
+    (uuid 83766a77-d4e2-48de-a546-8963c8286ec7)
+  )
+  (wire (pts (xy 31.75 135.89) (xy 34.29 135.89))
+    (stroke (width 0) (type default))
+    (uuid 84f7b6ca-2965-469a-8b7d-ea83dc9d7527)
+  )
+  (wire (pts (xy 30.48 74.93) (xy 30.48 67.31))
+    (stroke (width 0) (type default))
+    (uuid 85d81682-5c10-4f68-bbf2-05e513fdd7a6)
+  )
+  (wire (pts (xy 30.48 41.91) (xy 30.48 44.45))
+    (stroke (width 0) (type default))
+    (uuid 897bbe63-603b-401e-bee1-d4e21a8fbc42)
+  )
+  (wire (pts (xy 106.68 59.69) (xy 104.14 59.69))
+    (stroke (width 0) (type default))
+    (uuid 8ae144df-5846-409f-ba9d-6d8117df8008)
+  )
+  (wire (pts (xy 106.68 48.26) (xy 105.41 48.26))
+    (stroke (width 0) (type default))
+    (uuid 8c9f8b1f-9397-4d97-8824-cca995006210)
+  )
+  (wire (pts (xy 57.15 36.83) (xy 45.72 36.83))
+    (stroke (width 0) (type default))
+    (uuid 8dbb7d6d-efd6-4c77-9bf6-653251b92bf9)
+  )
+  (wire (pts (xy 30.48 80.01) (xy 30.48 77.47))
+    (stroke (width 0) (type default))
+    (uuid 8e6e62fa-1a8a-4002-b180-c48efec1950e)
+  )
+  (wire (pts (xy 25.4 106.68) (xy 25.4 109.22))
+    (stroke (width 0) (type default))
+    (uuid 8f15827b-c72c-481e-817a-07e5b630f5e5)
+  )
+  (wire (pts (xy 52.07 49.53) (xy 43.18 49.53))
+    (stroke (width 0) (type default))
+    (uuid 8f29b04f-cf6e-4960-8a09-45b7c94bdc19)
+  )
+  (wire (pts (xy 209.55 74.93) (xy 203.2 74.93))
+    (stroke (width 0) (type default))
+    (uuid 92c73ba8-c103-4685-9e1f-2d88464a2e3e)
+  )
+  (wire (pts (xy 44.45 59.69) (xy 43.18 59.69))
+    (stroke (width 0) (type default))
+    (uuid 9468e1cf-1b0a-4beb-b944-c4ba92a7f393)
+  )
+  (wire (pts (xy 49.53 44.45) (xy 43.18 44.45))
+    (stroke (width 0) (type default))
+    (uuid 95bdd997-96ad-496d-ab67-51b06bb96779)
+  )
+  (wire (pts (xy 209.55 72.39) (xy 203.2 72.39))
+    (stroke (width 0) (type default))
+    (uuid 993493a0-76ff-4c0c-b237-82236e6bbedd)
+  )
+  (polyline (pts (xy 123.19 22.86) (xy 72.39 22.86))
+    (stroke (width 0) (type default))
+    (uuid 9a7a3f06-574a-4d1c-a850-99fc7d49a056)
+  )
+  (polyline (pts (xy 176.53 22.86) (xy 125.73 22.86))
+    (stroke (width 0) (type default))
+    (uuid 9b1541d9-e083-4401-a52c-e15ba2fae98c)
+  )
+
+  (wire (pts (xy 44.45 34.29) (xy 43.18 34.29))
+    (stroke (width 0) (type default))
+    (uuid 9f2700f6-e8e0-492a-ad9f-92a3abb52293)
+  )
+  (polyline (pts (xy 125.73 91.44) (xy 176.53 91.44))
+    (stroke (width 0) (type default))
+    (uuid 9f67a1c1-9d16-45b2-b029-616982059b46)
+  )
+
+  (wire (pts (xy 30.48 59.69) (xy 30.48 52.07))
+    (stroke (width 0) (type default))
+    (uuid a237ea87-7d8e-464e-be97-09677bc24376)
+  )
+  (wire (pts (xy 106.68 53.34) (xy 104.14 53.34))
+    (stroke (width 0) (type default))
+    (uuid a239003c-63ee-44af-8e9c-79a241e83fa0)
+  )
+  (wire (pts (xy 30.48 39.37) (xy 30.48 41.91))
+    (stroke (width 0) (type default))
+    (uuid a3c7a48c-4692-487e-a01d-1e6a37232c3c)
+  )
+  (wire (pts (xy 49.53 44.45) (xy 49.53 74.93))
+    (stroke (width 0) (type default))
+    (uuid a625af5a-83aa-4e8f-b047-d5b088d5db4a)
+  )
+  (wire (pts (xy 217.17 43.18) (xy 232.41 43.18))
+    (stroke (width 0) (type default))
+    (uuid a8cd3f7f-8308-4749-8758-f3832d82c7c2)
+  )
+  (wire (pts (xy 163.83 40.64) (xy 163.83 38.1))
+    (stroke (width 0) (type default))
+    (uuid a8f2e8e1-68c9-4e11-b79b-07381b997367)
+  )
+  (wire (pts (xy 57.15 44.45) (xy 49.53 44.45))
+    (stroke (width 0) (type default))
+    (uuid af1e8d0e-119b-4054-b13e-0c518a611f55)
+  )
+  (wire (pts (xy 25.4 101.6) (xy 25.4 104.14))
+    (stroke (width 0) (type default))
+    (uuid b1b9dace-0b8d-4f86-a6fc-50d4a7f53338)
+  )
+  (wire (pts (xy 156.21 53.34) (xy 156.21 50.8))
+    (stroke (width 0) (type default))
+    (uuid b4640569-3474-4c20-b0ad-863f86fdab01)
+  )
+  (wire (pts (xy 45.72 36.83) (xy 43.18 36.83))
+    (stroke (width 0) (type default))
+    (uuid b76109c8-0846-4b3c-a9a1-7b2983d96aa2)
+  )
+  (wire (pts (xy 156.21 48.26) (xy 156.21 45.72))
+    (stroke (width 0) (type default))
+    (uuid b7b7f7af-560c-4998-b86f-a215624f44ac)
+  )
+  (wire (pts (xy 232.41 80.01) (xy 217.17 80.01))
+    (stroke (width 0) (type default))
+    (uuid bc259b64-fce5-47c7-9a1a-af98f8e10cf0)
+  )
+  (wire (pts (xy 30.48 46.99) (xy 30.48 49.53))
+    (stroke (width 0) (type default))
+    (uuid bd5c2ad7-a968-44b9-820a-e77cd3e78816)
+  )
+  (wire (pts (xy 209.55 45.72) (xy 203.2 45.72))
+    (stroke (width 0) (type default))
+    (uuid bed79278-b424-4ef9-b658-3ab917ea2e61)
+  )
+  (wire (pts (xy 52.07 49.53) (xy 52.07 80.01))
+    (stroke (width 0) (type default))
+    (uuid c2bdbb99-f318-40be-b996-5f445c44fc62)
+  )
+  (wire (pts (xy 49.53 74.93) (xy 43.18 74.93))
+    (stroke (width 0) (type default))
+    (uuid cc6ccecd-b69f-4f94-8ced-7adb704afd68)
+  )
+  (polyline (pts (xy 24.13 91.44) (xy 69.85 91.44))
+    (stroke (width 0) (type default))
+    (uuid cd759ba1-1557-4508-b552-f0c93d058c6b)
+  )
+
+  (wire (pts (xy 209.55 54.61) (xy 203.2 54.61))
+    (stroke (width 0) (type default))
+    (uuid cdea40b3-952d-4c71-8da8-5483ad85f0ab)
+  )
+  (polyline (pts (xy 179.07 22.86) (xy 240.03 22.86))
+    (stroke (width 0) (type default))
+    (uuid d200fd38-a325-43da-871f-e36d2ec72f78)
+  )
+
+  (wire (pts (xy 209.55 57.15) (xy 203.2 57.15))
+    (stroke (width 0) (type default))
+    (uuid d25c210d-ae97-45ef-9033-487fae6da70f)
+  )
+  (wire (pts (xy 209.55 38.1) (xy 203.2 38.1))
+    (stroke (width 0) (type default))
+    (uuid d41c0303-5c07-4130-b673-aacb6d15fd9c)
+  )
+  (wire (pts (xy 43.18 52.07) (xy 53.34 52.07))
+    (stroke (width 0) (type default))
+    (uuid d874526f-e858-408b-862d-6af3b2373c8d)
+  )
+  (wire (pts (xy 111.76 40.64) (xy 110.49 40.64))
+    (stroke (width 0) (type default))
+    (uuid d8cb3eca-a424-40b7-9d7a-b22abdb2a0a4)
+  )
+  (wire (pts (xy 102.87 53.34) (xy 102.87 50.8))
+    (stroke (width 0) (type default))
+    (uuid db4ef2af-8b5d-464c-9f28-2dd38b5f71b2)
+  )
+  (wire (pts (xy 46.99 39.37) (xy 46.99 64.77))
+    (stroke (width 0) (type default))
+    (uuid dd2805db-b137-4125-8099-d046822c8463)
+  )
+  (wire (pts (xy 30.48 44.45) (xy 30.48 46.99))
+    (stroke (width 0) (type default))
+    (uuid ddced580-e580-4fc2-b4d0-d40f99341e8e)
+  )
+  (wire (pts (xy 48.26 41.91) (xy 43.18 41.91))
+    (stroke (width 0) (type default))
+    (uuid dea82be3-c445-48d9-a658-9a5f37e7447c)
+  )
+  (wire (pts (xy 232.41 77.47) (xy 232.41 80.01))
+    (stroke (width 0) (type default))
+    (uuid e10b30bf-fea8-4779-b681-dc22df2c71ed)
+  )
+  (wire (pts (xy 31.75 128.27) (xy 34.29 128.27))
+    (stroke (width 0) (type default))
+    (uuid e1b8141f-b44b-49dc-8842-574930348261)
+  )
+  (wire (pts (xy 106.68 57.15) (xy 105.41 57.15))
+    (stroke (width 0) (type default))
+    (uuid e1d99629-b3d2-484c-8453-b6b00ec9fb46)
+  )
+  (wire (pts (xy 50.8 46.99) (xy 50.8 77.47))
+    (stroke (width 0) (type default))
+    (uuid e5ad0e5d-0841-4b7f-81ed-c5146abbd665)
+  )
+  (polyline (pts (xy 123.19 91.44) (xy 123.19 22.86))
+    (stroke (width 0) (type default))
+    (uuid e7f10b3d-fbdc-466c-b642-78d70703e8d3)
+  )
+
+  (wire (pts (xy 25.4 109.22) (xy 25.4 111.76))
+    (stroke (width 0) (type default))
+    (uuid e903ca1d-878b-4543-9893-2f0a32d63cce)
+  )
+  (wire (pts (xy 25.4 111.76) (xy 25.4 114.3))
+    (stroke (width 0) (type default))
+    (uuid e9e9106a-2449-4025-9014-f17ab687957f)
+  )
+  (wire (pts (xy 232.41 45.72) (xy 217.17 45.72))
+    (stroke (width 0) (type default))
+    (uuid ee92a75a-73ac-482d-981b-a36ac2c18455)
+  )
+  (polyline (pts (xy 72.39 91.44) (xy 123.19 91.44))
+    (stroke (width 0) (type default))
+    (uuid eea64ddc-4407-439d-9875-f539159d32b2)
+  )
+
+  (wire (pts (xy 53.34 52.07) (xy 57.15 52.07))
+    (stroke (width 0) (type default))
+    (uuid eefb5699-b400-4454-b5d0-f4b07d2694f3)
+  )
+  (wire (pts (xy 232.41 43.18) (xy 232.41 45.72))
+    (stroke (width 0) (type default))
+    (uuid effc1bdf-a768-47fd-bce6-b76b3c15f13b)
+  )
+  (wire (pts (xy 30.48 62.23) (xy 30.48 59.69))
+    (stroke (width 0) (type default))
+    (uuid f13aeb91-5994-4995-99a0-499db40e7306)
+  )
+  (polyline (pts (xy 240.03 91.44) (xy 240.03 22.86))
+    (stroke (width 0) (type default))
+    (uuid f1f066d2-8dea-4606-8e50-a4b977d81ca0)
+  )
+
+  (wire (pts (xy 209.55 43.18) (xy 203.2 43.18))
+    (stroke (width 0) (type default))
+    (uuid f2949d99-ecf1-4ce6-baed-9a906ace7e80)
+  )
+  (wire (pts (xy 30.48 49.53) (xy 30.48 52.07))
+    (stroke (width 0) (type default))
+    (uuid f8b2ca2d-b0b5-47e1-855b-849f5e333b87)
+  )
+  (wire (pts (xy 57.15 46.99) (xy 50.8 46.99))
+    (stroke (width 0) (type default))
+    (uuid fa41a16c-cc5c-4f31-8b79-43fa3b6cf7b7)
+  )
+  (wire (pts (xy 217.17 59.69) (xy 232.41 59.69))
+    (stroke (width 0) (type default))
+    (uuid fc0d662e-6797-4773-9da3-da3da3287b95)
+  )
+
+  (text "LEDS" (at 232.41 26.67 0)
+    (effects (font (size 1.27 1.27)) (justify left bottom))
+    (uuid 40fa8a37-c0b7-4f6d-9491-831b8667ec71)
+  )
+  (text "SETTING USB" (at 160.02 27.94 0)
+    (effects (font (size 1.5 1.5)) (justify left bottom))
+    (uuid 4ae83462-6c2b-45d2-915e-1eb450af6e53)
+  )
+  (text "12 AISA" (at 99.06 149.86 0)
+    (effects (font (size 1.27 1.27)) (justify left bottom))
+    (uuid 693ce5d9-a6af-4879-a1d3-4f48c0519437)
+  )
+  (text "14+" (at 64.77 154.94 0)
+    (effects (font (size 1.27 1.27)) (justify left bottom))
+    (uuid 694c2e93-af80-41f4-b7dd-292598a2d9c6)
+  )
+  (text "SENSOR INPUT" (at 53.34 26.67 0)
+    (effects (font (size 1.27 1.27)) (justify left bottom))
+    (uuid aa636038-1e25-4cda-ba72-ee5d9d23cf37)
+  )
+  (text "MAIN USB" (at 110.49 27.94 0)
+    (effects (font (size 1.5 1.5)) (justify left bottom))
+    (uuid eddffc15-e416-4795-affd-cf04b429bae5)
+  )
+
+  (global_label "up" (shape output) (at 60.96 116.84 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 03c89632-ba42-41bd-89b0-e6efa08a416a)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 56.2488 116.7606 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "coin" (shape output) (at 60.96 106.68 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 0efce784-11b3-4113-a7e5-3ad1606ae4f7)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 54.5555 106.6006 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "test" (shape output) (at 60.96 109.22 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 29e85a26-4575-4d9f-ab59-b856f1f7f383)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 54.9788 109.1406 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "down" (shape output) (at 31.75 128.27 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 33154546-79bd-41cf-8b2a-18a76725f883)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 24.5593 128.3494 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "service" (shape output) (at 73.66 114.3 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 3b12cf8a-0641-485c-8626-3d441aecc3b4)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 82.7255 114.2206 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "service" (shape output) (at 31.75 133.35 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 3e1f6d87-2517-4d1a-8bea-b63da87f6dc1)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 22.6845 133.2706 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "test" (shape output) (at 31.75 138.43 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 56a000e7-e693-4cc2-98d2-32ed9d0892eb)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 25.7688 138.5094 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "coin" (shape output) (at 96.52 106.68 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 6f358ce1-128a-4360-b6c5-73ec51140994)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 90.1155 106.6006 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "down" (shape output) (at 73.66 116.84 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 9566fc10-7d6b-46b2-ba34-4928b6cddb4a)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 80.8507 116.7606 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "coin" (shape output) (at 31.75 140.97 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 98b228e8-d397-4e04-a5d3-9505f4c1abad)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 25.3455 140.8906 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "enter" (shape output) (at 31.75 135.89 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid a46bc77b-8eb9-459a-9449-19880477c5cf)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 24.4988 135.9694 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "test" (shape output) (at 109.22 104.14 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid a46c5fe9-8a48-43a5-bdd7-d8349cfe972b)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 115.2012 104.2194 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "service" (shape output) (at 96.52 104.14 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid b52f5578-6d9f-4f86-9d8a-4a42ca15d8cc)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 87.4545 104.2194 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "up" (shape output) (at 96.52 109.22 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid c758bfbb-09ee-417d-af58-29bcdde32ff1)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 91.8088 109.1406 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "enter" (shape output) (at 96.52 114.3 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid ce0bd59e-76c0-489c-a0fd-da157111d013)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 89.2688 114.2206 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "up" (shape output) (at 31.75 130.81 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid dd2c616e-8fc2-40b0-83d2-329a6d9789d4)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 27.0388 130.8894 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "down" (shape output) (at 109.22 109.22 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid dda87974-b1a9-441b-b461-a7f7b10113d3)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 116.4107 109.1406 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "enter" (shape output) (at 60.96 121.92 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid de0a8932-fa77-4115-bd72-178261906447)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 53.7088 121.8406 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+
+  (hierarchical_label "DIN1" (shape output) (at 38.1 101.6 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 06149c40-2570-4d5f-b377-b3c29a7e4719)
+  )
+  (hierarchical_label "DIN7" (shape output) (at 34.29 140.97 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 064aef4d-2318-4de3-8e88-5d5057bb2631)
+  )
+  (hierarchical_label "USB1_DN" (shape bidirectional) (at 106.68 57.15 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 11c0bb6e-3cb7-4d2e-8a8a-ec22a2593aca)
+  )
+  (hierarchical_label "IN5" (shape output) (at 57.15 44.45 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 188877eb-f146-426c-ba41-a66dd715f3f5)
+  )
+  (hierarchical_label "DIN3" (shape output) (at 34.29 130.81 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 3875ab22-9ba6-4daa-865e-03a5ee1cc6ae)
+  )
+  (hierarchical_label "DIN3" (shape output) (at 38.1 106.68 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 390783cc-80bd-41cd-b4fe-75c5b5ae2fd2)
+  )
+  (hierarchical_label "LED1" (shape input) (at 193.04 38.1 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 477c5bbe-bb38-4cb6-b6a8-b6049edb7103)
+  )
+  (hierarchical_label "DIN5" (shape output) (at 38.1 111.76 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 4a7b8c05-0a85-4910-8f59-38c7ee03edf3)
+  )
+  (hierarchical_label "IN3" (shape output) (at 57.15 39.37 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 521a3efd-ef20-4d8f-9eb1-8de5552d6941)
+  )
+  (hierarchical_label "DIN2" (shape output) (at 34.29 128.27 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 5faa697d-6479-43a3-a3dc-cdda2c42269a)
+  )
+  (hierarchical_label "DIN4" (shape output) (at 34.29 133.35 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 620f67b3-ff76-46f8-8d75-913b909a8208)
+  )
+  (hierarchical_label "STA2" (shape input) (at 193.04 74.93 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 622c2396-1dd5-4360-9726-240582439fa6)
+  )
+  (hierarchical_label "LED7" (shape input) (at 193.04 59.69 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 6858a983-88ea-4d5b-b36b-b6af9e08bb29)
+  )
+  (hierarchical_label "DIN6" (shape output) (at 38.1 114.3 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 7808ecd1-4c66-4055-b55b-d9de3c3a19e2)
+  )
+  (hierarchical_label "LED4" (shape input) (at 193.04 45.72 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 88e26237-0d9b-4346-a517-15a2ec8435b0)
+  )
+  (hierarchical_label "IN6" (shape output) (at 57.15 46.99 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 8a1ba7dd-19a5-46c1-9080-5b3b03990645)
+  )
+  (hierarchical_label "USB2_DN" (shape bidirectional) (at 158.75 48.26 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 8a820fce-ac13-405d-a977-efd6a5690f3b)
+  )
+  (hierarchical_label "IN2" (shape output) (at 57.15 36.83 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 8ce748ad-2d18-43a2-a7e3-f1889d374cdb)
+  )
+  (hierarchical_label "DIN5" (shape output) (at 34.29 135.89 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 9208021d-5729-4d34-a050-96f4874785ae)
+  )
+  (hierarchical_label "LED2" (shape input) (at 193.04 40.64 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 9e9d363b-4152-40ef-a2b1-0e463132ae01)
+  )
+  (hierarchical_label "DIN8" (shape output) (at 38.1 119.38 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid a382f0da-a1ce-4c23-9eda-7382c451c27a)
+  )
+  (hierarchical_label "DIN6" (shape output) (at 34.29 138.43 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid b2743100-4aaa-4295-b001-2fea59b3cb89)
+  )
+  (hierarchical_label "LED5" (shape input) (at 193.04 54.61 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid b6eee72e-caba-438c-b6dd-22e1bb954c00)
+  )
+  (hierarchical_label "DIN2" (shape output) (at 38.1 104.14 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid b7714b2b-3e3b-46f1-acad-0be39e662ed4)
+  )
+  (hierarchical_label "IN7" (shape output) (at 57.15 49.53 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid b87d8cc9-ac87-4285-8041-fe622bcb6bef)
+  )
+  (hierarchical_label "IN8" (shape output) (at 57.15 52.07 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid c158006c-acad-4831-9d99-7171502889af)
+  )
+  (hierarchical_label "STA4" (shape input) (at 193.04 80.01 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid c2d196bb-7929-4f95-8de0-101f2cc50f31)
+  )
+  (hierarchical_label "DIN7" (shape output) (at 38.1 116.84 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid c4ab8218-f680-44f1-8270-e01ef4524ca0)
+  )
+  (hierarchical_label "DIN4" (shape output) (at 38.1 109.22 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid ccf7cf53-f8af-4856-848c-f724fe076dec)
+  )
+  (hierarchical_label "LED8" (shape input) (at 193.04 62.23 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid ce4ed996-1aa4-44ae-a415-149d74fc0c98)
+  )
+  (hierarchical_label "USB2_DP" (shape bidirectional) (at 158.75 53.34 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid ced05661-5c6a-435e-8773-af7584cf34a6)
+  )
+  (hierarchical_label "IN4" (shape output) (at 57.15 41.91 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid d00e1f4e-9930-438a-a23d-46d20238eb10)
+  )
+  (hierarchical_label "LED3" (shape input) (at 193.04 43.18 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid d0c51270-44e8-4b12-a340-597d7e8ce8be)
+  )
+  (hierarchical_label "LED6" (shape input) (at 193.04 57.15 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid d1072457-b0ac-49c1-be08-a96ddfd20d9a)
+  )
+  (hierarchical_label "STA1" (shape input) (at 193.04 72.39 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid d495fd73-b5a8-4121-9ee2-1d3ad38065e4)
+  )
+  (hierarchical_label "USB1_DP" (shape bidirectional) (at 106.68 59.69 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid e2099357-06b2-485d-80f1-5a52a5b347d3)
+  )
+  (hierarchical_label "STA3" (shape input) (at 193.04 77.47 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid eeac6c32-e658-4e23-80ff-a05a951a90e0)
+  )
+  (hierarchical_label "IN1" (shape output) (at 57.15 34.29 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid efb267e4-b4e4-4af3-b8d9-e493b9af3f75)
+  )
+
+  (symbol (lib_id "Device:LED") (at 213.36 77.47 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 00c9b0ae-6b49-449b-941a-9f723b18d4d8)
+    (property "Reference" "D42" (at 208.28 76.2 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "RED_LED" (at 224.79 76.2 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "LED_SMD:LED_0603_1608Metric" (at 213.36 77.47 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 213.36 77.47 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 20fb05d3-0e4f-431e-9821-2b9f013f1525))
+    (pin "2" (uuid 320da35e-8b0a-45e9-bd2a-c5cf1fbcf865))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "D42") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:LED") (at 213.36 72.39 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 0a329a56-18a1-4d44-aa24-7c28c2c58a29)
+    (property "Reference" "D40" (at 208.28 71.12 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "YELLOW_LED" (at 224.79 71.12 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "LED_SMD:LED_0603_1608Metric" (at 213.36 72.39 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 213.36 72.39 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid b29870f2-b8d7-4307-a0a8-d75c9ab6de55))
+    (pin "2" (uuid a5c14c6e-8ce3-43f9-a9ef-169bd43fc921))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "D40") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Connector_Generic:Conn_02x04_Odd_Even") (at 38.1 80.01 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 0ab516d4-7d5e-4bc9-b2e9-25c2b01f1644)
+    (property "Reference" "J3" (at 36.83 72.39 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "Conn_02x04_Odd_Even" (at 36.83 84.9829 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "Connector_IDC:IDC-Header_2x04_P2.54mm_Vertical" (at 38.1 80.01 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 38.1 80.01 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 499b2c6e-7a19-46e9-b8f1-afa174639c10))
+    (pin "2" (uuid d8541e0b-d08b-4d08-ab7d-4e0a0311bf8e))
+    (pin "3" (uuid 03636479-a69a-49cc-9fa8-aca304629994))
+    (pin "4" (uuid 98f4ee23-56c5-4f92-af9e-06e62499a67c))
+    (pin "5" (uuid ef08b92d-b79f-454b-b489-1252e6d0aa82))
+    (pin "6" (uuid 8c588f53-9868-438a-bc0c-b8bbf5dd89a0))
+    (pin "7" (uuid 2b14ea09-3df8-4096-b2bb-b8aab0ac889f))
+    (pin "8" (uuid 1de56bdd-fc47-4270-a27b-059467697976))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "J3") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 109.22 137.16 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 0d4233b3-d8ed-443c-8bfe-030ff8db9944)
+    (property "Reference" "#PWR0141" (at 115.57 137.16 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 113.6634 137.16 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 109.22 137.16 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 109.22 137.16 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6bc34cdc-0fe1-4078-8dc6-0dbc977d5020))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0141") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 80.01 86.36 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 142d3568-32d8-4ec7-b658-2cef0144bcf3)
+    (property "Reference" "#PWR0127" (at 80.01 92.71 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 80.01 90.8034 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 80.01 86.36 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 80.01 86.36 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid ac23a0f3-8d96-47bc-8ed3-a9c84c916584))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0127") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 133.35 86.36 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 24efa575-f9ad-4639-9d6e-5aa2790b93c4)
+    (property "Reference" "#PWR0131" (at 133.35 92.71 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 133.35 90.8034 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 133.35 86.36 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 133.35 86.36 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 0d5aa44e-ec54-480b-b2d1-e5a847936fa7))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0131") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 109.22 114.3 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 2d407d5d-83d4-4449-a533-df38e6703359)
+    (property "Reference" "#PWR0143" (at 115.57 114.3 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 113.6634 114.3 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 109.22 114.3 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 109.22 114.3 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 2671fc4f-44ff-4578-aaf4-c298f40e8f87))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0143") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 60.96 149.86 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 3108b010-38bb-4cc8-88bd-24b2af41858f)
+    (property "Reference" "#PWR0102" (at 54.61 149.86 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 56.5166 149.86 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 60.96 149.86 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 60.96 149.86 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid b3041655-b2c9-45dc-a7c0-4926fdc898dd))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0102") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 96.52 124.46 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 3253b093-83ce-4a35-a203-b8ee91b7c84a)
+    (property "Reference" "#PWR0136" (at 90.17 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 92.0766 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 96.52 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 96.52 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid dacec01e-2e2f-4f41-84d7-a79132092792))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0136") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 30.48 82.55 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 329cff34-bd15-4bf0-be36-7c7da4144677)
+    (property "Reference" "#PWR049" (at 30.48 88.9 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 30.48 86.9934 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 30.48 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 30.48 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 585cfd0f-012f-403f-ab23-ca1c54f2a9b1))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR049") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 97.79 82.55 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 33f63e1c-688e-4529-aae5-442db4f92dcc)
+    (property "Reference" "C62" (at 100.711 81.7153 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "10uF/16V" (at 100.711 84.2522 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 98.7552 86.36 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 97.79 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid fb4d7629-c333-4982-9972-2e27974f2b34))
+    (pin "2" (uuid e65e63d7-5d0b-4cf6-9e35-ad87922039b6))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "C62") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R_Pack04") (at 198.12 77.47 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 3485e059-b0c1-405c-a2c0-533f49b75445)
+    (property "Reference" "RN11" (at 198.12 67.4202 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "4.7K" (at 198.12 69.9571 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Resistor_SMD:R_Array_Convex_4x0603" (at 198.12 84.455 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 198.12 77.47 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 85edb8f3-c49a-419a-8bf5-6fe55db18ecc))
+    (pin "2" (uuid 90626b0d-cf91-4dd9-97e0-d1431bec4ac2))
+    (pin "3" (uuid 8c957a45-fec8-467f-9dc3-62179b3c1a1a))
+    (pin "4" (uuid 960ea60c-b3b4-41b2-bf3a-5a2a9065fda7))
+    (pin "5" (uuid 78938d95-c22f-4a40-89c8-d4afb4e0d574))
+    (pin "6" (uuid eaf9c8cc-808a-4a14-b931-15a97c111aae))
+    (pin "7" (uuid f68477aa-9ed3-446d-a871-2f5a62574880))
+    (pin "8" (uuid 35b1d2f8-dee0-4356-97a9-6985f3ea6e61))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "RN11") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 73.66 124.46 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 351009ba-5529-4070-98a7-34966d7badae)
+    (property "Reference" "#PWR0103" (at 80.01 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 78.1034 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 73.66 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 73.66 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid cbc3fd12-4eb8-4bdb-a0dd-028bf9817e16))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0103") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Connector:USB_C_Receptacle_USB2.0") (at 140.97 48.26 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 3777be80-fad2-4753-8880-b5d0c96b7951)
+    (property "Reference" "J10" (at 133.35 29.21 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "USB_C_Receptacle_USB2.0" (at 143.6878 28.5496 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "Connector_USB:USB_C_Receptacle_HRO_TYPE-C-31-M-12" (at 144.78 48.26 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "https://www.usb.org/sites/default/files/documents/usb_type-c.zip" (at 144.78 48.26 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "A1" (uuid 87ff21f0-77b8-4fa9-a5b5-1b058984b9ca))
+    (pin "A12" (uuid 41bd8996-552b-4540-99f0-5d0a2b06ef6f))
+    (pin "A4" (uuid 2b60a4e8-374e-4127-ac52-581dbb189f0b))
+    (pin "A5" (uuid 841f03aa-b9a4-4267-8f7e-e1d4667e59e2))
+    (pin "A6" (uuid 9ada5f85-8835-49ce-9571-42787ccf880c))
+    (pin "A7" (uuid 753841c2-27eb-422a-90b7-dfe91318d72e))
+    (pin "A8" (uuid 21de7333-c04e-4ef5-8ed7-714a859aa8fc))
+    (pin "A9" (uuid 2da49cca-cee3-42a1-93fe-ce04960df2e7))
+    (pin "B1" (uuid e4e37831-e136-477c-b54b-f6dcbbfe2435))
+    (pin "B12" (uuid bd1af5fe-0e37-410d-89ee-489cdeb1e8b7))
+    (pin "B4" (uuid b4b681d5-483c-4927-abb2-b7cd151bec3e))
+    (pin "B5" (uuid 6c15fd06-15d1-4498-97ec-e0da227dca0c))
+    (pin "B6" (uuid fee14c7d-18ef-4a97-8626-aecdb3e5cd24))
+    (pin "B7" (uuid cdb9a749-09af-4c85-9ef2-e15696ff991c))
+    (pin "B8" (uuid 9f396cad-2cff-4569-a452-7961829bc402))
+    (pin "B9" (uuid 78cf29cc-3bd5-4c7d-903b-eb5527e06739))
+    (pin "S1" (uuid 512fcea8-d692-4488-be02-b94182848c29))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "J10") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Connector:USB_C_Receptacle_USB2.0") (at 87.63 48.26 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 382f7017-ebc8-4b34-adfc-2407f1bc7286)
+    (property "Reference" "J9" (at 80.01 29.21 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "USB_C_Receptacle_USB2.0" (at 90.3478 28.5496 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "Connector_USB:USB_C_Receptacle_HRO_TYPE-C-31-M-12" (at 91.44 48.26 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "https://www.usb.org/sites/default/files/documents/usb_type-c.zip" (at 91.44 48.26 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "A1" (uuid a999aedc-0663-438b-a8d5-4f0f9684f7ee))
+    (pin "A12" (uuid 2b894154-ad7d-4969-abbb-97d10ae2ca2a))
+    (pin "A4" (uuid fdb2b371-b7e8-468e-bc04-3422e095679e))
+    (pin "A5" (uuid 99c23781-7adc-42ad-b1bb-0a234fd01000))
+    (pin "A6" (uuid cc4188bd-bf2f-4f83-9343-d75cba22a24b))
+    (pin "A7" (uuid 82d1fa09-95f5-4d24-962f-eac0e5ca7dee))
+    (pin "A8" (uuid 6825ee22-5c28-4f88-9a82-d616a2dd9e76))
+    (pin "A9" (uuid 38021b74-617b-4dd6-b06e-9e8fd7489bff))
+    (pin "B1" (uuid 61d18caa-8853-4e1a-973b-4426b293765b))
+    (pin "B12" (uuid fd41f967-c8d3-424d-be6d-27a27cace28c))
+    (pin "B4" (uuid c3f33a3c-b062-439c-adb4-58a73e7010a1))
+    (pin "B5" (uuid fb00b459-206d-4e15-99d5-0b63eff51359))
+    (pin "B6" (uuid d756058b-6455-4464-bb3b-0d9735e64f5e))
+    (pin "B7" (uuid e137c882-ab0c-47e5-863c-943943434a8e))
+    (pin "B8" (uuid d285fbe0-c173-4d91-b3a7-6303ca9193a9))
+    (pin "B9" (uuid ced5a6fc-d4f6-42ad-a844-29aceb8486a4))
+    (pin "S1" (uuid ca31864b-4313-40c3-82cb-35ada682b6d4))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "J9") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 60.96 124.46 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 3a43e576-fef0-496e-8db0-1f5c468ddc0a)
+    (property "Reference" "#PWR0101" (at 54.61 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 56.5166 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 60.96 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 60.96 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 86bffa0e-db76-48fa-9c64-d71b8c1559d3))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0101") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 109.22 101.6 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 3d9f8b3f-371f-4fe6-bc62-3f5b2c4e6f34)
+    (property "Reference" "#PWR0138" (at 115.57 101.6 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 113.6634 101.6 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 109.22 101.6 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 109.22 101.6 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6cd254ba-57e2-4a50-9b08-03e2cc32e022))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0138") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 96.52 137.16 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 414bb2d6-c55b-4d62-9949-e81ea6fc6203)
+    (property "Reference" "#PWR0142" (at 90.17 137.16 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 92.0766 137.16 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 96.52 137.16 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 96.52 137.16 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid e31df5d6-5a77-470d-8a23-0b07b1db0e1b))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0142") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 232.41 45.72 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 43faec75-502b-4ab7-a6b1-4ab53dfd6af3)
+    (property "Reference" "#PWR0134" (at 232.41 52.07 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 232.41 50.1634 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 232.41 45.72 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 232.41 45.72 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid ac1b44ad-607d-470a-8ba6-30db05176fb2))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0134") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 109.22 144.78 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 44c37dfb-389d-4ccb-995a-ceec2b5aeb3f)
+    (property "Reference" "#PWR0139" (at 115.57 144.78 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 113.6634 144.78 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 109.22 144.78 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 109.22 144.78 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 7e9f3415-902c-4cbf-b765-93327983ff48))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0139") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 96.52 116.84 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 46acb2a2-82e6-4447-85e8-5e15e3dee87e)
+    (property "Reference" "#PWR0137" (at 90.17 116.84 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 92.0766 116.84 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 96.52 116.84 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 96.52 116.84 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid ab28d52c-7234-4022-b81f-689de7ffa217))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0137") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 232.41 80.01 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 493882b5-bb9e-4de7-a481-b6a7dcc745aa)
+    (property "Reference" "#PWR0133" (at 232.41 86.36 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 232.41 84.4534 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 232.41 80.01 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 232.41 80.01 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid e3885cb1-f318-458c-a161-7010a0598764))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0133") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 109.22 116.84 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 4988003b-09b1-4732-a16c-4627492cec0a)
+    (property "Reference" "#PWR0144" (at 115.57 116.84 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 113.6634 116.84 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 109.22 116.84 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 109.22 116.84 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6568aaa1-4007-416d-95aa-e5dfeeb8c64f))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0144") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 111.76 40.64 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 4ad4f980-0d51-4fde-96ef-85228af354f7)
+    (property "Reference" "#PWR0109" (at 118.11 40.64 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 116.2034 40.64 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 111.76 40.64 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 111.76 40.64 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 7166607b-e16a-42bf-a75a-f8858f3b3125))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0109") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:D_TVS") (at 110.49 53.34 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 4dd30c02-9e97-4810-91ae-988a535fa7e3)
+    (property "Reference" "D29" (at 107.95 50.8 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "D_TVS" (at 115.57 50.8 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "NewLib:SOD_523_1" (at 110.49 53.34 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 110.49 53.34 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid cad0f8f3-2863-4e33-b237-2ce852dd1a68))
+    (pin "2" (uuid 88ddd915-61e1-4028-87e4-1009dddd78c9))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "D29") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 73.66 149.86 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 4f499047-f81f-4cb0-aef2-dc3d80ded02d)
+    (property "Reference" "#PWR0104" (at 80.01 149.86 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 78.1034 149.86 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 73.66 149.86 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 73.66 149.86 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 0d86257f-5534-42c4-aa60-a78b6f068d97))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0104") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 113.03 33.02 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 5c21265e-b839-4fbc-8dfc-40ff9b4a3194)
+    (property "Reference" "#PWR0110" (at 109.22 33.02 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 111.76 35.56 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "" (at 113.03 33.02 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 113.03 33.02 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 54b7be72-0fd1-4346-bc8d-5ecc1e588748))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0110") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:LED") (at 213.36 80.01 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 5ca02ff9-da78-4f25-8d73-346f29564dba)
+    (property "Reference" "D43" (at 208.28 78.74 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "RED_LED" (at 224.79 78.74 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "LED_SMD:LED_0603_1608Metric" (at 213.36 80.01 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 213.36 80.01 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 5ec82ed6-3226-4a22-a130-316cf2b7b731))
+    (pin "2" (uuid 821740a2-d768-44ac-bf34-3dcfa9d1118d))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "D43") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:D_TVS") (at 110.49 48.26 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 62f325cd-41f1-4782-b003-88a628084159)
+    (property "Reference" "D28" (at 107.95 45.72 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "D_TVS" (at 115.57 45.72 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "NewLib:SOD_523_1" (at 110.49 48.26 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 110.49 48.26 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 97dfd556-7641-43e5-85dc-76727368a748))
+    (pin "2" (uuid ecc4f172-4726-489d-a20e-2b88bb47b8ed))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "D28") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R_Pack04") (at 198.12 43.18 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 679c7ef8-3bec-494e-bb5e-47702b70d6cb)
+    (property "Reference" "RN9" (at 198.12 33.1302 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "4.7K" (at 198.12 35.6671 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Resistor_SMD:R_Array_Convex_4x0603" (at 198.12 50.165 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 198.12 43.18 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 772b7373-2784-45ca-a384-4bedeee8e577))
+    (pin "2" (uuid 16ad7ea2-f2c6-40f9-a9b1-02b72411257d))
+    (pin "3" (uuid 767f66a5-7207-49c9-ba87-b5f349887b3b))
+    (pin "4" (uuid 9b827e80-31ef-4934-89e3-296ed9743046))
+    (pin "5" (uuid 86ab8cce-59a0-45d5-8af5-63a421e95df8))
+    (pin "6" (uuid e91070d7-5716-4197-97e5-725fc38ed257))
+    (pin "7" (uuid 72b53f8b-7790-49c4-b57a-ba9866d45a85))
+    (pin "8" (uuid be0aa5d9-bc04-4c79-89f1-090625b49756))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "RN9") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 160.02 40.64 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 6940afc6-3255-4b79-8cb1-9eb4e1764c1f)
+    (property "Reference" "R81" (at 160.02 43.18 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "5K1" (at 160.02 40.64 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 160.02 38.862 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 160.02 40.64 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 2c9b5e1b-9c43-4abf-9327-403f8764e25a))
+    (pin "2" (uuid ff1b1e87-975e-4648-8081-5a324d9f994d))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "R81") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:LED") (at 213.36 59.69 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 6aa64ab0-3fbf-418e-9801-9c2e2e3d9343)
+    (property "Reference" "D38" (at 208.28 58.42 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "RED_LED" (at 223.52 58.42 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "LED_SMD:LED_0603_1608Metric" (at 213.36 59.69 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 213.36 59.69 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 1cddbb17-15ea-4579-b285-56c052158147))
+    (pin "2" (uuid ec2b460b-96a5-484b-a7d2-a614c492196f))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "D38") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:LED") (at 213.36 57.15 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 6d773ecb-b60b-43ce-972a-eb46b1351142)
+    (property "Reference" "D37" (at 208.28 55.88 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "RED_LED" (at 223.52 55.88 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "LED_SMD:LED_0603_1608Metric" (at 213.36 57.15 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 213.36 57.15 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 7272f06a-68c1-40b3-a943-e3af9ad7aade))
+    (pin "2" (uuid df4d4edd-613c-4741-abfb-12cbfef62a6c))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "D37") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:LED") (at 213.36 62.23 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 6df10c82-65f6-4156-916e-3572ecf6704c)
+    (property "Reference" "D39" (at 208.28 60.96 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "BLUE_LED" (at 223.52 60.96 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "LED_SMD:LED_0603_1608Metric" (at 213.36 62.23 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 213.36 62.23 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 42aa131c-805f-4c81-acd5-9e0d54c440a4))
+    (pin "2" (uuid 52fffc7d-5550-4e52-9c50-dd4e3ccd6321))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "D39") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 80.01 71.12 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 722744a3-fee3-4d74-800f-813a59e8b1d9)
+    (property "Reference" "#PWR0107" (at 80.01 77.47 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 80.01 75.5634 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 80.01 71.12 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 80.01 71.12 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 9c3539f0-bf88-4e9e-941d-fdace7997a43))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0107") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 140.97 71.12 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 791ba791-c626-4a71-845c-59610bf17308)
+    (property "Reference" "#PWR0114" (at 140.97 77.47 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 140.97 75.5634 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 140.97 71.12 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 140.97 71.12 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid f2812a4e-4109-450d-b79f-119206510b64))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0114") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 232.41 62.23 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 85aad8bd-fae6-43ce-905d-93a2042d6df4)
+    (property "Reference" "#PWR0132" (at 232.41 68.58 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 232.41 66.6734 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 232.41 62.23 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 232.41 62.23 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 63c2970c-24cd-4862-a95d-8c8a15573839))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0132") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 106.68 40.64 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 85f259f1-235d-4100-ba2f-54658e50a033)
+    (property "Reference" "R79" (at 106.68 43.18 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "5K1" (at 106.68 40.64 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 106.68 38.862 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 106.68 40.64 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid e7b57c8c-0cef-4092-8a4f-8815c793485e))
+    (pin "2" (uuid 7aabe103-6bbb-4c71-8a78-1c3692cb3e43))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "R79") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Connector_Generic:Conn_02x08_Odd_Even") (at 38.1 44.45 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 88e91dd1-8655-4cf7-b327-3adfb385a8d8)
+    (property "Reference" "J1" (at 36.83 31.75 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "Conn_02x08_Odd_Even" (at 36.83 54.5029 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "Connector_IDC:IDC-Header_2x08-1MP_P2.54mm_Latch6.5mm_Vertical" (at 38.1 44.45 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 38.1 44.45 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid b76d1b79-ba32-46a8-a5fe-3abd11d2745b))
+    (pin "10" (uuid 6f654043-9d9d-4587-b177-66361fe4b944))
+    (pin "11" (uuid e2576b69-bba1-43a6-8998-70ea69c036fa))
+    (pin "12" (uuid 3b17f57a-0096-46b5-8591-2ccef7949316))
+    (pin "13" (uuid f176ddb4-f0f9-42bb-9494-abc2fd7adebe))
+    (pin "14" (uuid d21f6994-ad6f-4ab5-aa7f-58a929a127cd))
+    (pin "15" (uuid 8df0063a-21ac-41fb-aee1-2216ad06e576))
+    (pin "16" (uuid 2f5c031d-bb96-496b-84c3-8e69e7919ce1))
+    (pin "2" (uuid 2596654b-5927-4521-bd9f-ae073065ab4f))
+    (pin "3" (uuid d10f3ec4-1ad4-4135-b414-5a19a26939bb))
+    (pin "4" (uuid dff36926-72d0-4ecf-bb94-3bb4ffb54068))
+    (pin "5" (uuid 4f6fe06c-d1d5-46bf-b574-635b5d74887d))
+    (pin "6" (uuid 588376fc-0462-43b4-9b96-58b9eee256be))
+    (pin "7" (uuid df50f9fb-76b1-482b-8a37-b99ed4ef0145))
+    (pin "8" (uuid a2a44a50-f596-4106-88dc-f8dfdc5aff0f))
+    (pin "9" (uuid 16189f09-2ed9-4832-ad53-ab9dd7d646e4))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "J1") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 80.01 78.74 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 8dfee55e-aa17-4926-9aa1-f411734b40e7)
+    (property "Reference" "#PWR0126" (at 80.01 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 81.28 76.2 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "" (at 80.01 78.74 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 80.01 78.74 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 14ff94da-9523-4bda-a33c-a62117d651f4))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0126") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 25.4 119.38 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 954cf816-9e32-477c-a8fa-62598ba0abc9)
+    (property "Reference" "#PWR090" (at 25.4 125.73 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 25.4 123.8234 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 25.4 119.38 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 25.4 119.38 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 7620db1c-a5b0-4ffb-8851-4eabfd08ddce))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR090") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Connector_Generic:Conn_02x18_Odd_Even") (at 101.6 121.92 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 96f6097e-743e-41e8-a41c-6eab69b70cea)
+    (property "Reference" "J11" (at 102.87 97.79 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "Conn_02x18_Odd_Even" (at 102.87 99.1671 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "NewLib:B36B-XADSS-N-A" (at 101.6 121.92 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 101.6 121.92 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 5751876c-bbaf-4f44-9914-75e8304df6e6))
+    (pin "10" (uuid 9bf967b3-b380-4e0e-bc90-f1d76db0a7fd))
+    (pin "11" (uuid 8d7498d8-77f3-4d67-838a-f4692287e2e4))
+    (pin "12" (uuid 5c5e5b42-86b1-4cd5-b820-f955717c2a1d))
+    (pin "13" (uuid 9416a4f0-2e9d-4bb0-baad-c6b8d764425e))
+    (pin "14" (uuid 237d0f1f-f62f-4fa3-9375-3d423cb913f6))
+    (pin "15" (uuid b23ffcb5-b9f7-4b53-8b36-6f726aac05a2))
+    (pin "16" (uuid 313e085e-0f4b-4da9-bdaf-9941b5cbf2b8))
+    (pin "17" (uuid b9127622-7baa-4d93-96e4-8cc82afe0896))
+    (pin "18" (uuid acab8845-6bab-4408-83a5-06857fe9404e))
+    (pin "19" (uuid 9c23d28c-efa3-4b20-a91d-9cded31e2526))
+    (pin "2" (uuid 4ffa73bf-61be-4b2a-a7c3-836395b12edc))
+    (pin "20" (uuid 35993089-ffb4-4f42-a086-3d5edfaf87b9))
+    (pin "21" (uuid d7d709d8-a214-4e0d-8d53-5dfafcfadc68))
+    (pin "22" (uuid e269d7a8-d5b4-4153-89a2-a968340e67e3))
+    (pin "23" (uuid 62f0a51b-e45e-46cb-83b5-03651fbd7c66))
+    (pin "24" (uuid 9dadfa4f-2387-4f2e-97bb-480e204b672c))
+    (pin "25" (uuid 096ef116-a3c8-4f1f-a447-1fc52b6e85d5))
+    (pin "26" (uuid 2253b553-1341-472c-9685-2a6bee3bafb9))
+    (pin "27" (uuid 18c3b8a8-d5ab-4374-b704-7cc2ea988fa1))
+    (pin "28" (uuid 58df0c42-9f69-400c-b6d0-3a600ec1edd1))
+    (pin "29" (uuid ba51ba2d-8f70-45b2-bca8-63d170b25d62))
+    (pin "3" (uuid 178af52b-e97b-44f1-af2c-fd7d6bc3b421))
+    (pin "30" (uuid 909e6ad5-3d9a-4b06-91cf-26166093cc21))
+    (pin "31" (uuid a4847e4b-6e59-4be6-a0e9-1cb23a771e02))
+    (pin "32" (uuid 30c8dad9-883a-4392-bcfb-e02f111d04f8))
+    (pin "33" (uuid 9fcca6b3-0e4d-4de2-91d1-49b19064a8d3))
+    (pin "34" (uuid ec5bf5bf-5aee-45db-8b87-b9f2c0c2d3f0))
+    (pin "35" (uuid 3447f505-62a3-4992-b418-a97c2ed64e4e))
+    (pin "36" (uuid d8d6b3fc-dc70-40b6-a948-09784ae85096))
+    (pin "4" (uuid e5060b0d-59cb-4a27-a64f-912f4328366a))
+    (pin "5" (uuid eb194396-5917-4d80-856e-fb53918d27cf))
+    (pin "6" (uuid 0e9c58c8-1407-4e0f-914c-947d77b83b8b))
+    (pin "7" (uuid f6bb684c-d415-4c06-a5cd-d207f5739b7b))
+    (pin "8" (uuid 32c44e80-f6ab-40eb-a259-5710b27bdf00))
+    (pin "9" (uuid 41ce6a84-37a2-485c-a29a-6cfeb96e75d0))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "J11") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 96.52 144.78 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 9793caa0-29ea-45d9-8bb3-da03ec483bb2)
+    (property "Reference" "#PWR0140" (at 90.17 144.78 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 92.0766 144.78 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 96.52 144.78 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 96.52 144.78 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 30ac308a-6e8d-4215-8d18-3a07de99a68c))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0140") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:LED") (at 213.36 43.18 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 9929f72d-965b-4c63-868c-3b29749a287d)
+    (property "Reference" "D34" (at 208.28 41.91 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "RED_LED" (at 223.52 41.91 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "LED_SMD:LED_0603_1608Metric" (at 213.36 43.18 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 213.36 43.18 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid cfb69e3a-f422-4c07-a98f-249240422ba7))
+    (pin "2" (uuid 2bee5684-b9c1-4baf-9ba3-edc8e0b9246c))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "D34") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 97.79 86.36 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 9ab00704-b30a-451b-985b-a3bb4f8e3f34)
+    (property "Reference" "#PWR0129" (at 97.79 92.71 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 97.79 90.8034 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 97.79 86.36 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 97.79 86.36 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 1f0a22b7-1fa5-4c16-bf82-129ceb20a0e7))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0129") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:VBUS") (at 133.35 78.74 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 9c5c8e30-b656-48ce-b4cf-b1f290e619ee)
+    (property "Reference" "#PWR0130" (at 133.35 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "VBUS" (at 134.62 76.2 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "" (at 133.35 78.74 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 133.35 78.74 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 2fe5f2db-4cd0-4453-aacc-aee5a2622fa9))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0130") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 114.3 53.34 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid a4c758be-03e4-49c9-acb5-6ddb553cb51d)
+    (property "Reference" "#PWR0112" (at 120.65 53.34 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 118.7434 53.34 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 114.3 53.34 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 114.3 53.34 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid a5059691-ed7d-4c91-8048-60f3f2702f19))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0112") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 160.02 38.1 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid adde402d-8a6a-4e3d-9ecc-e2971484e557)
+    (property "Reference" "R80" (at 160.02 35.56 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "5K1" (at 160.02 38.1 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 160.02 36.322 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 160.02 38.1 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 99d3f109-4832-415f-aa9e-0f9560e01ba0))
+    (pin "2" (uuid 04c7e719-e220-490c-9a10-1eb3ddbe0748))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "R80") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:LED") (at 213.36 38.1 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid b20c0f42-c11e-492c-9887-bbb4838c0c94)
+    (property "Reference" "D32" (at 208.28 36.83 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "BLUE_LED" (at 223.52 36.83 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "LED_SMD:LED_0603_1608Metric" (at 213.36 38.1 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 213.36 38.1 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 5949736b-cef9-4e9f-a199-aac42e30fb37))
+    (pin "2" (uuid 222bce5d-fb42-40e6-b742-3e58cbb5aafa))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "D32") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:VBUS") (at 156.21 33.02 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid b456ca49-80c7-45a7-aea9-9d172c552d50)
+    (property "Reference" "#PWR0115" (at 152.4 33.02 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "VBUS" (at 160.02 33.02 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "" (at 156.21 33.02 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 156.21 33.02 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 4bcc1476-43c5-414e-8dd7-1662392521e1))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0115") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Connector_Generic:Conn_02x08_Odd_Even") (at 33.02 109.22 0) (mirror y) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid b5f69c19-571e-4661-bb89-f90dfeac2841)
+    (property "Reference" "J7" (at 31.75 121.92 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "Conn_02x08_Odd_Even" (at 31.75 99.1671 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "Connector_IDC:IDC-Header_2x08-1MP_P2.54mm_Latch6.5mm_Vertical" (at 33.02 109.22 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 33.02 109.22 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid f5a69d33-6316-4c16-9cfb-f8654e7da3f2))
+    (pin "10" (uuid 9ed983fa-f703-4fdd-b72c-004ed39a36e3))
+    (pin "11" (uuid d1d96ebc-f926-47cd-89a4-6ce583d3a75a))
+    (pin "12" (uuid 9af635c2-4b75-478c-be7b-285ee7cd84a9))
+    (pin "13" (uuid 29c42220-a6dc-481e-85d9-960735e64c00))
+    (pin "14" (uuid 84f288a0-2c3b-44b1-b349-819e28682e48))
+    (pin "15" (uuid 0ad07564-8157-4540-be2b-b6e3291c0f8a))
+    (pin "16" (uuid c98a5048-6e83-44f5-ae75-1996bf1466eb))
+    (pin "2" (uuid da09944d-7533-452f-b851-7367cf7ab222))
+    (pin "3" (uuid 9cf2c0c0-e805-46aa-ac24-b1a039443def))
+    (pin "4" (uuid 76cb7969-4c78-46e1-b48f-aa79c34382b7))
+    (pin "5" (uuid 49b912c4-5905-4928-8032-1c3af52bc938))
+    (pin "6" (uuid 112a277a-1aff-4925-9b35-6234f6baaf3f))
+    (pin "7" (uuid e3700119-104e-4e15-a5f0-274e261f0f08))
+    (pin "8" (uuid 1940e5d1-f6d6-4fde-991d-320f111c0f34))
+    (pin "9" (uuid bb1b2d0f-4b20-48da-ab5a-dfa31d25ce14))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "J7") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 133.35 71.12 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid c89d706b-7929-46e0-86de-15575d0f0ff8)
+    (property "Reference" "#PWR0113" (at 133.35 77.47 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 133.35 75.5634 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 133.35 71.12 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 133.35 71.12 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid e45fcc21-d5bb-4365-8bba-e58158edd9cb))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0113") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Connector_Generic:Conn_02x04_Odd_Even") (at 38.1 64.77 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid c951bb46-aa6b-4683-8a0a-e5f019d734a4)
+    (property "Reference" "J2" (at 36.83 57.15 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "Conn_02x04_Odd_Even" (at 36.83 69.7429 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "Connector_IDC:IDC-Header_2x04_P2.54mm_Vertical" (at 38.1 64.77 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 38.1 64.77 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 349b00b0-eb6f-40ec-ab11-080c1b40282c))
+    (pin "2" (uuid c9bbe874-258b-4b27-aa97-17b81c2d05bc))
+    (pin "3" (uuid 3f19454d-7fd9-4a51-a32c-d5b4630bb438))
+    (pin "4" (uuid 71087752-351f-4d83-aa71-273c6290f612))
+    (pin "5" (uuid ce732815-fc5c-45bb-9fd7-a59a8e221b6d))
+    (pin "6" (uuid 9ee38460-2758-49e8-9982-3652d6a1e334))
+    (pin "7" (uuid 5d63ff5d-0c3b-4d8a-bec4-f95cdad27a3d))
+    (pin "8" (uuid ed6fb0e3-463d-4294-89a7-10095fef6a77))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "J2") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:Fuse") (at 106.68 33.02 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid cafba94c-9631-45ad-9cdf-dfd4adaa46e9)
+    (property "Reference" "F1" (at 106.68 28.5582 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "0.5A/30V" (at 106.68 31.0951 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Fuse:Fuse_0805_2012Metric" (at 106.68 34.798 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 106.68 33.02 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid de8d1837-bd2c-4e3e-a83a-54e9f4871f6d))
+    (pin "2" (uuid 9b33fa4e-4b18-4266-9dd5-43c2843a3e6b))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "F1") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:LED") (at 213.36 45.72 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid cb817a49-89cd-4c05-922d-409879cb5374)
+    (property "Reference" "D35" (at 208.28 44.45 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "BLUE_LED" (at 223.52 44.45 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "LED_SMD:LED_0603_1608Metric" (at 213.36 45.72 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 213.36 45.72 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 788b3417-98ae-4317-890e-126c3b667b18))
+    (pin "2" (uuid be7d0098-4c24-4266-b931-6c0aa56de01b))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "D35") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 87.63 71.12 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid d05d74f4-1954-4100-957f-4bd9f18273c7)
+    (property "Reference" "#PWR0108" (at 87.63 77.47 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 87.63 75.5634 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 87.63 71.12 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 87.63 71.12 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid c8b5d9bc-8891-4155-8ccb-6bd62f8f38c5))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0108") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C_Polarized") (at 80.01 82.55 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid d17a94ed-b9b3-4030-abf8-f21d91c5003f)
+    (property "Reference" "C61" (at 82.931 80.8263 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "220uF/10V" (at 82.931 83.3632 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Capacitor_THT:CP_Radial_D6.3mm_P2.50mm" (at 80.9752 86.36 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 80.01 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid f98f19ed-8f38-44b0-8fa2-ee56dc235e5e))
+    (pin "2" (uuid a40e1dce-85e9-4f31-b7b0-648573662e6c))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "C61") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 133.35 82.55 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid d32d6767-671b-4a96-a990-ee49d78cecdc)
+    (property "Reference" "C63" (at 136.271 81.7153 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "10uF/16V" (at 136.271 84.2522 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 134.3152 86.36 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 133.35 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 1c4ba5fc-5039-4939-88f2-3edfb57d5a7c))
+    (pin "2" (uuid 99765512-edfe-4dc8-858f-ced003ac1f33))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "C63") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 165.1 40.64 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid d43a41db-62e8-4be5-bd0f-7f4a6c9d40d1)
+    (property "Reference" "#PWR0116" (at 171.45 40.64 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 169.5434 40.64 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 165.1 40.64 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 165.1 40.64 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 87d11394-df8d-4dcf-9209-573b27a95d6d))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0116") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:LED") (at 213.36 74.93 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid dde49aa3-e8f2-44ff-85db-b706d57cf8af)
+    (property "Reference" "D41" (at 208.28 73.66 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "YELLOW_LED" (at 224.79 73.66 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "LED_SMD:LED_0603_1608Metric" (at 213.36 74.93 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 213.36 74.93 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid d81d5229-ad80-4367-bb14-4fc3fca01fef))
+    (pin "2" (uuid 4147f2fc-5b15-45dc-bb40-062557ee54f1))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "D41") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:LED") (at 213.36 40.64 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid de225e80-6502-4a30-bb98-d6f313c3a3e4)
+    (property "Reference" "D33" (at 208.28 39.37 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "RED_LED" (at 223.52 39.37 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "LED_SMD:LED_0603_1608Metric" (at 213.36 40.64 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 213.36 40.64 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 2d842ddb-a42c-4f41-a37f-18f45d28a38e))
+    (pin "2" (uuid b694f2ea-9f98-40fc-a937-93d9ba00c9ed))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "D33") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R_Pack04") (at 198.12 59.69 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid e1f1610b-d7c4-4363-96d2-c40c6853b82f)
+    (property "Reference" "RN10" (at 198.12 49.6402 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "4.7K" (at 198.12 52.1771 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Resistor_SMD:R_Array_Convex_4x0603" (at 198.12 66.675 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 198.12 59.69 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 56e991db-4e15-4098-8c95-5d49230e60f4))
+    (pin "2" (uuid deb22a81-b4ff-45e3-9ee3-c573edd4ceb0))
+    (pin "3" (uuid 32bf8641-4671-4bb8-a7b5-f2ddf405dced))
+    (pin "4" (uuid cfd83ff7-e3b9-4d29-b506-b86786e420bc))
+    (pin "5" (uuid 9736267c-722c-4122-a195-ae9fb6222a01))
+    (pin "6" (uuid 0f20b684-6783-4f99-b8f1-02d21d2c998a))
+    (pin "7" (uuid e4e6fe20-356f-4f4a-9b82-ce0d54982767))
+    (pin "8" (uuid fbc91e34-c145-4a55-94f7-bd4b626f710c))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "RN10") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Connector_Generic:Conn_02x20_Odd_Even") (at 66.04 124.46 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid e51c067e-c5db-457e-a0be-8ef038ddde45)
+    (property "Reference" "J8" (at 67.31 97.79 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "Conn_02x20_Odd_Even" (at 67.31 99.1671 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "NewLib:B40B-XADSS-N-A" (at 66.04 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 66.04 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 11434f9d-67ab-4780-ab9a-853aaa9a5539))
+    (pin "10" (uuid 643ba0bb-bb70-4746-aafd-83e8fd973348))
+    (pin "11" (uuid 214a811b-9a4d-4898-8ce7-2d9c350c89c7))
+    (pin "12" (uuid d76a9be4-9762-4e38-978f-c84cb9ae5d88))
+    (pin "13" (uuid e2cb9a9c-5e2a-4f37-8f68-2d28e07f51f2))
+    (pin "14" (uuid 34d937bd-b12e-4aa4-a28c-69d6c158cdbb))
+    (pin "15" (uuid a67d85a2-2f69-407d-840d-5205c8050e6b))
+    (pin "16" (uuid 22bba68f-6c94-4a52-aff1-c1a64cb8986a))
+    (pin "17" (uuid 58463050-9b49-4272-a5a2-758c17df71f7))
+    (pin "18" (uuid 9b112a74-87ad-4d1f-9bf0-e78579bbee1a))
+    (pin "19" (uuid 29b8e2b4-1785-4bcd-b8cd-437ff277c7b8))
+    (pin "2" (uuid 7dda04bb-5c8d-418e-bcf1-4f8c8fabcc7f))
+    (pin "20" (uuid 4506e0f3-fe54-4a52-8c8f-44e6b0f556e7))
+    (pin "21" (uuid c570fcb9-3612-4d06-a3ca-70b8cec76174))
+    (pin "22" (uuid ab39310a-a658-4c2c-a4b3-42845e93da6e))
+    (pin "23" (uuid 90503cc7-512a-4f51-b68f-27fd9bde4c4d))
+    (pin "24" (uuid 0be07286-33fb-4590-96e8-14fa37da317b))
+    (pin "25" (uuid 53ff82dc-0a28-4c2b-b9c2-b4f8b31c388b))
+    (pin "26" (uuid 6a4159ec-0cfb-4e64-80d4-b83adc785c38))
+    (pin "27" (uuid 32d2f427-ea5a-4640-9804-750895345508))
+    (pin "28" (uuid dd128419-e728-48bb-8232-20ee11538f26))
+    (pin "29" (uuid 8f9143cd-ee29-41b7-903f-d5f9f92fe118))
+    (pin "3" (uuid ff315ed0-536f-46ae-af3c-c89551e593e5))
+    (pin "30" (uuid 6065b3ad-aec3-4e15-adab-1e982940d9e3))
+    (pin "31" (uuid 5eabf34d-5e0b-476f-9bae-2d5d5c895abf))
+    (pin "32" (uuid b22144db-e95a-44c1-ba06-920da0925e23))
+    (pin "33" (uuid 47ce159d-4cce-4dcb-9ebb-336bf9ae0eae))
+    (pin "34" (uuid 3fd712ae-3f04-4f88-a688-f6c76e23a50d))
+    (pin "35" (uuid d77bc944-bea6-4644-b8ec-7712d7b98f70))
+    (pin "36" (uuid d6ec2029-248e-43cd-b316-1b9e585eaa21))
+    (pin "37" (uuid d8cbacc1-803d-4533-bd03-05e39182ad22))
+    (pin "38" (uuid a1026b7d-144e-42f6-930f-2a4a8f903d9e))
+    (pin "39" (uuid acec9be8-d755-4678-bb24-a4c9c965ba10))
+    (pin "4" (uuid fc411163-5afc-409f-8b82-149d8a354f99))
+    (pin "40" (uuid 2ce2216d-7993-41bb-beb9-f56d171962f2))
+    (pin "5" (uuid 33523fea-140e-46df-a99e-f2822e2d2d6e))
+    (pin "6" (uuid 28db2231-8ea4-4dc0-82a9-f102612b179a))
+    (pin "7" (uuid 725585e3-5c82-4011-8970-a362e73467ee))
+    (pin "8" (uuid 662aea02-a14a-4dfc-93f9-64528ee1e1b3))
+    (pin "9" (uuid 40fb77d6-dea5-4b49-8676-1b1ef5dec8c5))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "J8") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 106.68 38.1 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid ecbee0b8-1dca-4598-be1e-f2e8b94918d6)
+    (property "Reference" "R78" (at 106.68 35.56 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "5K1" (at 106.68 38.1 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 106.68 36.322 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 106.68 38.1 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid ace92f7c-a330-43e9-a998-fbc04455ad15))
+    (pin "2" (uuid 1391600c-3a51-4764-b897-1f710b7d8582))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "R78") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 109.22 124.46 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid f1d4c857-b9c2-4718-9957-0e985a900986)
+    (property "Reference" "#PWR0145" (at 115.57 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 113.6634 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 109.22 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 109.22 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid aa558717-d04a-47ec-ae11-5fe5f4b0d31a))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0145") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 114.3 48.26 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid f5549e65-3ac2-4813-8fca-8be67d5266cf)
+    (property "Reference" "#PWR0111" (at 120.65 48.26 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 118.7434 48.26 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 114.3 48.26 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 114.3 48.26 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 8082c65e-485b-4e2f-b1b4-793f211407bd))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0111") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:LED") (at 213.36 54.61 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid f58bfcae-a904-43d0-b88f-13ffdfefc0bf)
+    (property "Reference" "D36" (at 208.28 53.34 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "BLUE_LED" (at 223.52 53.34 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "LED_SMD:LED_0603_1608Metric" (at 213.36 54.61 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 213.36 54.61 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid c2da5097-767e-4444-b7e9-61a866fddeb3))
+    (pin "2" (uuid 54ffeee6-a649-494b-9d2f-015de72fcc24))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "D36") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 97.79 78.74 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid f8dd679f-079c-4538-b9bc-a24568111307)
+    (property "Reference" "#PWR0128" (at 97.79 82.55 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 99.06 76.2 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "" (at 97.79 78.74 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 97.79 78.74 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 620ee7a0-3a69-48da-80ae-cd1cda5482eb))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/8c28bde5-632b-4f6a-a03f-bbd7b805253a"
+          (reference "#PWR0128") (unit 1)
+        )
+      )
+    )
+  )
+)
diff --git a/HW/taiko-io/new_io-all.pos b/HW/taiko-io/new_io-all.pos
new file mode 100644
index 0000000..45a144a
--- /dev/null
+++ b/HW/taiko-io/new_io-all.pos
@@ -0,0 +1,243 @@
+### Footprint positions - created on Wed Mar 15 14:21:56 2023 ###
+### Printed by KiCad version (7.0.0)
+## Unit = mm, Angle = deg.
+## Side : All
+# Ref     Val                      Package                                                  PosX       PosY       Rot  Side
+C1        2.2nF/50V                C_0603_1608Metric                                     38.9890   -42.4180    0.0000  top
+C2        2.2nF/50V                C_0603_1608Metric                                     38.9890   -44.1960    0.0000  top
+C3        2.2nF/50V                C_0603_1608Metric                                     38.9890   -60.1980    0.0000  top
+C4        2.2nF/50V                C_0603_1608Metric                                     38.9890   -61.9760    0.0000  top
+C5        4.7uF/16V                C_0603_1608Metric                                     52.3240   -37.0840  -90.0000  top
+C6        4.7uF/16V                C_0603_1608Metric                                     52.3240   -49.5300   90.0000  top
+C7        4.7uF/16V                C_0603_1608Metric                                     52.3240   -54.8640  -90.0000  top
+C8        4.7uF/16V                C_0603_1608Metric                                     52.3240   -67.3100   90.0000  top
+C9        2.2nF/50V                C_0603_1608Metric                                     38.9890   -77.9780    0.0000  top
+C10       2.2nF/50V                C_0603_1608Metric                                     38.9890   -79.7560    0.0000  top
+C11       2.2nF/50V                C_0603_1608Metric                                     38.9890   -95.7580    0.0000  top
+C12       2.2nF/50V                C_0603_1608Metric                                     38.9890   -97.5360    0.0000  top
+C13       4.7uF/16V                C_0603_1608Metric                                     52.3240   -72.6440  -90.0000  top
+C14       4.7uF/16V                C_0603_1608Metric                                     52.3240   -85.0900   90.0000  top
+C15       4.7uF/16V                C_0603_1608Metric                                     52.3240   -90.4240  -90.0000  top
+C16       4.7uF/16V                C_0603_1608Metric                                     52.3240  -102.8700   90.0000  top
+C17       100nF/50V                C_0603_1608Metric                                     42.9260   -43.3070    0.0000  top
+C18       100nF/50V                C_0603_1608Metric                                     55.1180   -43.3070    0.0000  top
+C19       100nF/50V                C_0603_1608Metric                                     42.9260   -61.0870    0.0000  top
+C20       100nF/50V                C_0603_1608Metric                                     55.1180   -61.0870    0.0000  top
+C21       100nF/50V                C_0603_1608Metric                                     42.9260   -78.8670    0.0000  top
+C22       100nF/50V                C_0603_1608Metric                                     55.1180   -78.8670    0.0000  top
+C23       100nF/50V                C_0603_1608Metric                                     42.9260   -96.6470    0.0000  top
+C24       100nF/50V                C_0603_1608Metric                                     55.1180   -96.6470    0.0000  top
+C25       10nF/50V                 C_0603_1608Metric                                     57.9120   -64.1350   90.0000  top
+C26       10nF/50V                 C_0603_1608Metric                                     57.9120   -99.6950   90.0000  top
+C27       10nF/50V                 C_0603_1608Metric                                     57.9120   -58.0390  -90.0000  top
+C28       10nF/50V                 C_0603_1608Metric                                     57.9120   -93.5990  -90.0000  top
+C29       10nF/50V                 C_0603_1608Metric                                     57.9120   -46.3550   90.0000  top
+C30       10nF/50V                 C_0603_1608Metric                                     57.9120   -81.9150   90.0000  top
+C31       10nF/50V                 C_0603_1608Metric                                     57.9120   -40.2590  -90.0000  top
+C32       10nF/50V                 C_0603_1608Metric                                     57.9120   -75.8190  -90.0000  top
+C33       10uF/16V                 C_0603_1608Metric                                     73.9140   -39.3700    0.0000  top
+C34       22uF/6.3V                C_0603_1608Metric                                     73.9140   -34.0360  180.0000  top
+C35       1uF/25V                  C_0402_1005Metric                                     68.4530   -37.0840   90.0000  top
+C36       100nF/50V                C_0402_1005Metric                                     67.3100   -37.0840   90.0000  top
+C37       100nF/50V                C_0402_1005Metric                                     66.1670   -37.0840   90.0000  top
+C38       100nF/50V                C_0402_1005Metric                                     64.3890   -37.0840   90.0000  top
+C39       1uF/25V                  C_0402_1005Metric                                     68.7070  -100.7110   90.0000  top
+C40       100nF/50V                C_0402_1005Metric                                     67.4370  -100.7110  -90.0000  top
+C41       100nF/50V                C_0402_1005Metric                                     66.2940  -100.7110  -90.0000  top
+C42       10uF/16V                 C_0603_1608Metric                                     73.1520   -98.0440  180.0000  top
+C43       22uF/6.3V                C_0603_1608Metric                                     70.3580  -100.7110   90.0000  top
+C44       100nF/50V                C_0603_1608Metric                                     83.0870   -81.6610    0.0000  top
+C45       100nF/50V                C_0603_1608Metric                                     83.0870   -80.0100    0.0000  top
+C46       100nF/50V                C_0603_1608Metric                                     83.0870   -78.3590    0.0000  top
+C47       100nF/50V                C_0603_1608Metric                                     83.0870   -76.7080    0.0000  top
+C48       100nF/50V                C_0603_1608Metric                                     83.0870   -96.2660    0.0000  top
+C49       100nF/50V                C_0603_1608Metric                                     83.0870   -94.6150    0.0000  top
+C50       100nF/50V                C_0603_1608Metric                                     83.0870   -92.9640    0.0000  top
+C51       100nF/50V                C_0603_1608Metric                                     83.0870   -91.3130    0.0000  top
+C52       100nF/50V                C_0402_1005Metric                                     70.9930   -80.1370  -90.0000  top
+C53       1nF/50V                  C_0402_1005Metric                                     70.9930   -92.7100   90.0000  top
+C54       1nF/50V                  C_0402_1005Metric                                     72.2630   -92.7100   90.0000  top
+C55       100nF/50V                C_0402_1005Metric                                     74.2950   -31.8770  180.0000  top
+C56       10uF/16V                 C_0603_1608Metric                                     53.9750  -112.9030   90.0000  top
+C57       10uF/16V                 C_0603_1608Metric                                     53.9750  -109.8550   90.0000  top
+C58       100nF/50V                C_0603_1608Metric                                     52.3240  -112.9030   90.0000  top
+C59       100nF/50V                C_0603_1608Metric                                     52.3240  -109.8550   90.0000  top
+C60       4.7uF/16V                C_0603_1608Metric                                     48.5140  -113.5380    0.0000  top
+C61       220uF/10V                CP_Radial_D6.3mm_P2.50mm                              62.6110  -107.6960   90.0000  top
+C62       10uF/16V                 C_0603_1608Metric                                     68.1990  -105.6640    0.0000  top
+C63       10uF/16V                 C_0603_1608Metric                                     71.6280   -32.1310  180.0000  top
+D1        BAT54S                   SOT-23                                                38.9890   -39.7510    0.0000  top
+D2        BAT54S                   SOT-23                                                38.9890   -46.8630    0.0000  top
+D3        BAT54S                   SOT-23                                                38.9890   -57.5310    0.0000  top
+D4        BAT54S                   SOT-23                                                38.9890   -64.6430    0.0000  top
+D5        1N4148WS                 SOD_323_1                                             48.7680   -36.5760  -90.0000  top
+D6        1N4148WS                 SOD_323_1                                             48.7680   -50.0380   90.0000  top
+D7        1N4148WS                 SOD_323_1                                             48.7680   -54.3560  -90.0000  top
+D8        1N4148WS                 SOD_323_1                                             48.7680   -67.8180   90.0000  top
+D9        1N4148WS                 SOD_323_1                                             54.9910   -39.7510  180.0000  top
+D10       1N4148WS                 SOD_323_1                                             54.9910   -46.8630  180.0000  top
+D11       1N4148WS                 SOD_323_1                                             54.9910   -57.5310  180.0000  top
+D12       1N4148WS                 SOD_323_1                                             54.9910   -64.6430  180.0000  top
+D13       BAT54S                   SOT-23                                                38.9890   -75.3110    0.0000  top
+D14       BAT54S                   SOT-23                                                38.9890   -82.4230    0.0000  top
+D15       BAT54S                   SOT-23                                                38.9890   -93.0910    0.0000  top
+D16       BAT54S                   SOT-23                                                38.9890  -100.2030    0.0000  top
+D17       1N4148WS                 SOD_323_1                                             48.7680   -72.1360  -90.0000  top
+D18       1N4148WS                 SOD_323_1                                             48.7680   -85.5980   90.0000  top
+D19       1N4148WS                 SOD_323_1                                             48.7680   -89.9160  -90.0000  top
+D20       1N4148WS                 SOD_323_1                                             48.7680  -103.3780   90.0000  top
+D21       1N4148WS                 SOD_323_1                                             54.9910   -75.3110  180.0000  top
+D22       1N4148WS                 SOD_323_1                                             54.9910   -82.4230  180.0000  top
+D23       1N4148WS                 SOD_323_1                                             54.9910   -93.0910  180.0000  top
+D24       1N4148WS                 SOD_323_1                                             54.9910  -100.2030  180.0000  top
+D25       1N5819WS                 SOD_323_1                                             78.1812   -39.0144    0.0000  top
+D26       1N5819WS                 SOD_323_1                                             78.1812   -36.9824    0.0000  top
+D28       D_TVS                    SOD_523_1                                             73.4060  -106.9340   90.0000  top
+D29       D_TVS                    SOD_523_1                                             71.3740  -106.9340   90.0000  top
+D32       BLUE_LED                 LED_0603_1608Metric                                   96.2405   -29.2100  180.0000  top
+D33       RED_LED                  LED_0603_1608Metric                                   96.2405   -30.8610  180.0000  top
+D34       RED_LED                  LED_0603_1608Metric                                   96.2405   -32.5120  180.0000  top
+D35       BLUE_LED                 LED_0603_1608Metric                                   96.2405   -34.1630  180.0000  top
+D36       BLUE_LED                 LED_0603_1608Metric                                   96.2405   -36.1950  180.0000  top
+D37       RED_LED                  LED_0603_1608Metric                                   96.2405   -37.8460  180.0000  top
+D38       RED_LED                  LED_0603_1608Metric                                   96.2405   -39.4970  180.0000  top
+D39       BLUE_LED                 LED_0603_1608Metric                                   96.2405   -41.1480  180.0000  top
+D40       BLUE_LED                 LED_0603_1608Metric                                   96.2660   -43.3070  180.0000  top
+D41       RED_LED                  LED_0603_1608Metric                                   96.2660   -44.9580  180.0000  top
+D42       RED_LED                  LED_0603_1608Metric                                   96.2660   -46.6090  180.0000  top
+D43       BLUE_LED                 LED_0603_1608Metric                                   96.2660   -48.2600  180.0000  top
+F1        0.5A/30V                 Fuse_0805_2012Metric                                  68.3260  -107.6960  180.0000  top
+J1        Conn_02x08_Odd_Even      IDC-Header_2x08-1MP_P2.54mm_Latch6.5mm_Vertical       32.7330   -78.8900  180.0000  top
+J2        Conn_02x04_Odd_Even      IDC-Header_2x04_P2.54mm_Vertical                      32.7525   -41.8100  180.0000  top
+J3        Conn_02x04_Odd_Even      IDC-Header_2x04_P2.54mm_Vertical                      32.7525  -105.8100  180.0000  top
+J4        Conn_01x04               PinSocket_1x04_P2.00mm_Vertical                       83.3440   -24.3840   90.0000  top
+J5        Conn_01x04               PinSocket_1x04_P2.00mm_Vertical                       83.3440   -27.5590   90.0000  top
+J6        Conn_01x02               PinHeader_1x02_P2.54mm_Vertical                       77.3430  -107.1930  180.0000  top
+J7        Conn_02x08_Odd_Even      IDC-Header_2x08-1MP_P2.54mm_Latch6.5mm_Vertical       88.6750   -77.5970    0.0000  top
+J8        Conn_02x20_Odd_Even      B40B-XADSS-N-A                                       100.0560   -79.1200   90.0000  top
+J9        USB_C_Receptacle_USB2.0  USB_C_Receptacle_HRO_TYPE-C-31-M-12                   70.9930  -116.5860    0.0000  top
+J10       USB_C_Receptacle_USB2.0  USB_C_Receptacle_HRO_TYPE-C-31-M-12                   71.0000   -23.4430  180.0000  top
+J11       Conn_02x18_Odd_Even      B36B-XADSS-N-A                                        94.9760   -81.6270   90.0000  top
+JP1       Jumper_2_Open            JP_0603                                               62.9920   -28.8290  -90.0000  top
+JP2       Jumper_2_Open            JP_0603                                               61.3410   -28.8290  -90.0000  top
+JP3       Jumper_2_Open            JP_0603                                               59.6900   -28.8290  -90.0000  top
+JP4       Jumper_2_Open            JP_0603                                               58.0390   -28.8290  -90.0000  top
+R1        1M                       R_0603_1608Metric                                     42.9260   -41.5290    0.0000  top
+R2        1M                       R_0603_1608Metric                                     42.9260   -45.0850    0.0000  top
+R3        1M                       R_0603_1608Metric                                     42.9260   -59.3090    0.0000  top
+R4        1M                       R_0603_1608Metric                                     42.9260   -62.8650    0.0000  top
+R5        3.3K                     R_0603_1608Metric                                     42.9260   -39.7510    0.0000  top
+R6        3.3K                     R_0603_1608Metric                                     42.9260   -46.8630    0.0000  top
+R7        3.3K                     R_0603_1608Metric                                     42.9260   -57.5310    0.0000  top
+R8        3.3K                     R_0603_1608Metric                                     42.9260   -64.6430    0.0000  top
+R9        200K                     R_0603_1608Metric                                     42.9260   -37.8460    0.0000  top
+R10       NC                       R_0603_1608Metric                                     42.9260   -36.1950    0.0000  top
+R11       200K                     R_0603_1608Metric                                     42.9260   -48.7680    0.0000  top
+R12       NC                       R_0603_1608Metric                                     42.9260   -50.4190    0.0000  top
+R13       200K                     R_0603_1608Metric                                     42.9260   -55.6260    0.0000  top
+R14       NC                       R_0603_1608Metric                                     42.9260   -53.9750    0.0000  top
+R15       200K                     R_0603_1608Metric                                     42.9260   -66.5480    0.0000  top
+R16       NC                       R_0603_1608Metric                                     42.9260   -68.1990    0.0000  top
+R17       100K                     R_0603_1608Metric                                     46.1010   -37.8460    0.0000  top
+R18       0R                       R_0603_1608Metric                                     46.1010   -36.1950    0.0000  top
+R19       100K                     R_0603_1608Metric                                     46.1010   -48.7680    0.0000  top
+R20       0R                       R_0603_1608Metric                                     46.1010   -50.4190    0.0000  top
+R21       100K                     R_0603_1608Metric                                     46.1010   -55.6260    0.0000  top
+R22       0R                       R_0603_1608Metric                                     46.1010   -53.9750    0.0000  top
+R23       100K                     R_0603_1608Metric                                     46.1010   -66.5480    0.0000  top
+R24       0R                       R_0603_1608Metric                                     46.1010   -68.1990    0.0000  top
+R25       47R                      R_0603_1608Metric                                     50.6730   -37.0840  -90.0000  top
+R26       47R                      R_0603_1608Metric                                     50.6730   -49.5300   90.0000  top
+R27       47R                      R_0603_1608Metric                                     50.6730   -54.8640  -90.0000  top
+R28       47R                      R_0603_1608Metric                                     50.6730   -67.3100   90.0000  top
+R29       4.7K                     R_0603_1608Metric                                     53.9750   -37.0840  -90.0000  top
+R30       4.7K                     R_0603_1608Metric                                     53.9750   -49.5300   90.0000  top
+R31       4.7K                     R_0603_1608Metric                                     53.9750   -54.8640  -90.0000  top
+R32       4.7K                     R_0603_1608Metric                                     53.9750   -67.3100   90.0000  top
+R33       10K                      R_0603_1608Metric                                     55.1180   -41.6560  180.0000  top
+R34       10K                      R_0603_1608Metric                                     55.1180   -44.9580  180.0000  top
+R35       10K                      R_0603_1608Metric                                     55.1180   -59.4360  180.0000  top
+R36       10K                      R_0603_1608Metric                                     55.1180   -62.7380  180.0000  top
+R37       1M                       R_0603_1608Metric                                     42.9260   -77.0890    0.0000  top
+R38       1M                       R_0603_1608Metric                                     42.9260   -80.6450    0.0000  top
+R39       1M                       R_0603_1608Metric                                     42.9260   -94.8690    0.0000  top
+R40       1M                       R_0603_1608Metric                                     42.9260   -98.4250    0.0000  top
+R41       3.3K                     R_0603_1608Metric                                     42.9260   -75.3110    0.0000  top
+R42       3.3K                     R_0603_1608Metric                                     42.9260   -82.4230    0.0000  top
+R43       3.3K                     R_0603_1608Metric                                     42.9260   -93.0910    0.0000  top
+R44       3.3K                     R_0603_1608Metric                                     42.9260  -100.2030    0.0000  top
+R45       200K                     R_0603_1608Metric                                     42.9260   -73.4060    0.0000  top
+R46       NC                       R_0603_1608Metric                                     42.9260   -71.7550    0.0000  top
+R47       200K                     R_0603_1608Metric                                     42.9260   -84.3280    0.0000  top
+R48       NC                       R_0603_1608Metric                                     42.9260   -85.9790    0.0000  top
+R49       200K                     R_0603_1608Metric                                     42.9260   -91.1860    0.0000  top
+R50       NC                       R_0603_1608Metric                                     42.9260   -89.5350    0.0000  top
+R51       200K                     R_0603_1608Metric                                     42.9260  -102.1080    0.0000  top
+R52       NC                       R_0603_1608Metric                                     42.9260  -103.7590    0.0000  top
+R53       100K                     R_0603_1608Metric                                     46.1010   -73.4060    0.0000  top
+R54       0R                       R_0603_1608Metric                                     46.1010   -71.7550    0.0000  top
+R55       100K                     R_0603_1608Metric                                     46.1010   -84.3280    0.0000  top
+R56       0R                       R_0603_1608Metric                                     46.1010   -85.9790    0.0000  top
+R57       100K                     R_0603_1608Metric                                     46.1010   -91.1860    0.0000  top
+R58       0R                       R_0603_1608Metric                                     46.1010   -89.5350    0.0000  top
+R59       100K                     R_0603_1608Metric                                     46.1010  -102.1080    0.0000  top
+R60       0R                       R_0603_1608Metric                                     46.1010  -103.7590    0.0000  top
+R61       47R                      R_0603_1608Metric                                     50.6730   -72.6440  -90.0000  top
+R62       47R                      R_0603_1608Metric                                     50.6730   -85.0900   90.0000  top
+R63       47R                      R_0603_1608Metric                                     50.6730   -90.4240  -90.0000  top
+R64       47R                      R_0603_1608Metric                                     50.6730  -102.8700   90.0000  top
+R65       4.7K                     R_0603_1608Metric                                     53.9750   -72.6440  -90.0000  top
+R66       4.7K                     R_0603_1608Metric                                     53.9750   -85.0900   90.0000  top
+R67       4.7K                     R_0603_1608Metric                                     53.9750   -90.4240  -90.0000  top
+R68       4.7K                     R_0603_1608Metric                                     53.9750  -102.8700   90.0000  top
+R69       10K                      R_0603_1608Metric                                     55.1180   -77.2160  180.0000  top
+R70       10K                      R_0603_1608Metric                                     55.1180   -80.5180  180.0000  top
+R71       10K                      R_0603_1608Metric                                     55.1180   -94.9960  180.0000  top
+R72       10K                      R_0603_1608Metric                                     55.1180   -98.2980  180.0000  top
+R73       10K                      C_0402_1005Metric                                     74.8030  -106.4260   90.0000  top
+R74       10K                      C_0402_1005Metric                                     78.6130   -80.1370   90.0000  top
+R75       10K                      C_0402_1005Metric                                     72.2630   -80.1370   90.0000  top
+R76       0R                       R_0603_1608Metric                                     64.0080   -84.7090   90.0000  top
+R77       NC                       R_0603_1608Metric                                     62.3570   -84.7090   90.0000  top
+R78       5K1                      R_0603_1608Metric                                     79.8830  -112.7760  -90.0000  top
+R79       5K1                      R_0603_1608Metric                                     78.2320  -112.7760  -90.0000  top
+R80       5K1                      R_0603_1608Metric                                     78.7400   -27.1780   90.0000  top
+R81       5K1                      R_0603_1608Metric                                     80.5180   -27.1780   90.0000  top
+R82       1K                       R_0603_1608Metric                                     55.6260   -37.0840   90.0000  top
+R83       1K                       R_0603_1608Metric                                     55.6260   -49.5300  -90.0000  top
+R84       1K                       R_0603_1608Metric                                     55.6260   -54.8640   90.0000  top
+R85       1K                       R_0603_1608Metric                                     55.6260   -67.3100  -90.0000  top
+R86       1K                       R_0603_1608Metric                                     55.6260   -72.6440   90.0000  top
+R87       1K                       R_0603_1608Metric                                     55.6260   -85.0900  -90.0000  top
+R88       1K                       R_0603_1608Metric                                     55.6260   -90.4240   90.0000  top
+R89       1K                       R_0603_1608Metric                                     55.6260  -102.8700  -90.0000  top
+R90       1K                       R_0603_1608Metric                                     57.9120   -37.0840  -90.0000  top
+R91       1K                       R_0603_1608Metric                                     57.9120   -49.5300   90.0000  top
+R92       1K                       R_0603_1608Metric                                     57.9120   -54.8640  -90.0000  top
+R93       1K                       R_0603_1608Metric                                     57.9120   -67.3100   90.0000  top
+R94       1K                       R_0603_1608Metric                                     57.9120   -72.6440  -90.0000  top
+R95       1K                       R_0603_1608Metric                                     57.9120   -85.0900   90.0000  top
+R96       1K                       R_0603_1608Metric                                     57.9120   -90.4240  -90.0000  top
+R97       1K                       R_0603_1608Metric                                     57.9120  -102.8700   90.0000  top
+RN5       4.7K                     R_Array_Convex_4x0603                                 83.0870   -73.9140  180.0000  top
+RN6       4.7K                     R_Array_Convex_4x0603                                 83.0870   -99.0600  180.0000  top
+RN7       100R                     R_Array_Convex_4x0603                                 83.0870   -84.4550  180.0000  top
+RN8       100R                     R_Array_Convex_4x0603                                 83.0870   -88.5190  180.0000  top
+RN9       4.7K                     R_Array_Convex_4x0603                                 87.0060   -38.9890    0.0000  top
+RN10      4.7K                     R_Array_Convex_4x0603                                 86.9950   -43.0530    0.0000  top
+RN11      4.7K                     R_Array_Convex_4x0603                                 86.9950   -47.1170    0.0000  top
+SW1       SW_DIP_x04               SW_DIP_SPSTx04_Slide_Copal_CHS-04B_W7.62mm_P1.27mm    60.4520   -28.8290  -90.0000  top
+U1        TL084                    SOIC-14_3.9x8.7mm_P1.27mm                             49.0220   -43.3070    0.0000  top
+U2        TL084                    SOIC-14_3.9x8.7mm_P1.27mm                             49.0220   -61.0870    0.0000  top
+U3        TL084                    SOIC-14_3.9x8.7mm_P1.27mm                             49.0220   -78.8670    0.0000  top
+U4        TL084                    SOIC-14_3.9x8.7mm_P1.27mm                             49.0220   -96.6470    0.0000  top
+U5        STM32G030C               LQFP-48_7x7mm_P0.5mm                                  66.1670   -45.8470  -90.0000  top
+U6        XC6206P332MR             SOT-23                                                73.9140   -36.7030  180.0000  top
+U7        CH552T                   SSOP-20_4.4x6.5mm_P0.65mm                             64.2620   -94.7420  -90.0000  top
+U8        74HC165                  SOIC-16_3.9x9.9mm_P1.27mm                             75.4380   -86.4870   90.0000  top
+U9        CH340N                   SOIC-8_3.9x4.9mm_P1.27mm                              79.8830   -33.1470  180.0000  top
+U10       SRV05-4                  SOT-23-6                                              75.4380   -93.3379  -90.0000  top
+U11       SRV05-4                  SOT-23-6                                              75.4380   -79.6290   90.0000  top
+U12       SGM3204                  SOT-23-6                                              49.0220  -110.8710  180.0000  top
+U13       XC6206P332MR             SOT-23                                                73.1520  -100.7110    0.0000  top
+## End
diff --git a/HW/taiko-io/new_io.kicad_pcb b/HW/taiko-io/new_io.kicad_pcb
new file mode 100644
index 0000000..40497f1
--- /dev/null
+++ b/HW/taiko-io/new_io.kicad_pcb
@@ -0,0 +1,105253 @@
+(kicad_pcb (version 20221018) (generator pcbnew)
+
+  (general
+    (thickness 1.6)
+  )
+
+  (paper "A4")
+  (layers
+    (0 "F.Cu" signal)
+    (31 "B.Cu" signal)
+    (32 "B.Adhes" user "B.Adhesive")
+    (33 "F.Adhes" user "F.Adhesive")
+    (34 "B.Paste" user)
+    (35 "F.Paste" user)
+    (36 "B.SilkS" user "B.Silkscreen")
+    (37 "F.SilkS" user "F.Silkscreen")
+    (38 "B.Mask" user)
+    (39 "F.Mask" user)
+    (40 "Dwgs.User" user "User.Drawings")
+    (41 "Cmts.User" user "User.Comments")
+    (42 "Eco1.User" user "User.Eco1")
+    (43 "Eco2.User" user "User.Eco2")
+    (44 "Edge.Cuts" user)
+    (45 "Margin" user)
+    (46 "B.CrtYd" user "B.Courtyard")
+    (47 "F.CrtYd" user "F.Courtyard")
+    (48 "B.Fab" user)
+    (49 "F.Fab" user)
+    (50 "User.1" user)
+    (51 "User.2" user)
+    (52 "User.3" user)
+    (53 "User.4" user)
+    (54 "User.5" user)
+    (55 "User.6" user)
+    (56 "User.7" user)
+    (57 "User.8" user)
+    (58 "User.9" user)
+  )
+
+  (setup
+    (stackup
+      (layer "F.SilkS" (type "Top Silk Screen"))
+      (layer "F.Paste" (type "Top Solder Paste"))
+      (layer "F.Mask" (type "Top Solder Mask") (thickness 0.01))
+      (layer "F.Cu" (type "copper") (thickness 0.035))
+      (layer "dielectric 1" (type "core") (thickness 1.51) (material "FR4") (epsilon_r 4.5) (loss_tangent 0.02))
+      (layer "B.Cu" (type "copper") (thickness 0.035))
+      (layer "B.Mask" (type "Bottom Solder Mask") (thickness 0.01))
+      (layer "B.Paste" (type "Bottom Solder Paste"))
+      (layer "B.SilkS" (type "Bottom Silk Screen"))
+      (copper_finish "None")
+      (dielectric_constraints no)
+    )
+    (pad_to_mask_clearance 0)
+    (pcbplotparams
+      (layerselection 0x00010fc_ffffffff)
+      (plot_on_all_layers_selection 0x0000000_00000000)
+      (disableapertmacros false)
+      (usegerberextensions false)
+      (usegerberattributes false)
+      (usegerberadvancedattributes true)
+      (creategerberjobfile true)
+      (dashed_line_dash_ratio 12.000000)
+      (dashed_line_gap_ratio 3.000000)
+      (svgprecision 6)
+      (plotframeref false)
+      (viasonmask false)
+      (mode 1)
+      (useauxorigin false)
+      (hpglpennumber 1)
+      (hpglpenspeed 20)
+      (hpglpendiameter 15.000000)
+      (dxfpolygonmode true)
+      (dxfimperialunits true)
+      (dxfusepcbnewfont true)
+      (psnegative false)
+      (psa4output false)
+      (plotreference true)
+      (plotvalue true)
+      (plotinvisibletext false)
+      (sketchpadsonfab false)
+      (subtractmaskfromsilk false)
+      (outputformat 1)
+      (mirror false)
+      (drillshape 0)
+      (scaleselection 1)
+      (outputdirectory "tk_io_v20_gerber")
+    )
+  )
+
+  (net 0 "")
+  (net 1 "/frontend/IN1")
+  (net 2 "Net-(C1-Pad2)")
+  (net 3 "/frontend/IN2")
+  (net 4 "Net-(C2-Pad2)")
+  (net 5 "/frontend/IN3")
+  (net 6 "Net-(C3-Pad2)")
+  (net 7 "/frontend/IN4")
+  (net 8 "Net-(C4-Pad2)")
+  (net 9 "GND")
+  (net 10 "Net-(U1D-+)")
+  (net 11 "Net-(U1C-+)")
+  (net 12 "Net-(U2D-+)")
+  (net 13 "Net-(U2C-+)")
+  (net 14 "/frontend/IN5")
+  (net 15 "Net-(C9-Pad2)")
+  (net 16 "/frontend/IN6")
+  (net 17 "Net-(C10-Pad2)")
+  (net 18 "/frontend/IN7")
+  (net 19 "Net-(C11-Pad2)")
+  (net 20 "/frontend/IN8")
+  (net 21 "Net-(C12-Pad2)")
+  (net 22 "Net-(U3D-+)")
+  (net 23 "Net-(U3C-+)")
+  (net 24 "Net-(U4D-+)")
+  (net 25 "Net-(U4C-+)")
+  (net 26 "+5V")
+  (net 27 "-5V")
+  (net 28 "ADC4")
+  (net 29 "ADC8")
+  (net 30 "ADC3")
+  (net 31 "ADC7")
+  (net 32 "ADC2")
+  (net 33 "ADC6")
+  (net 34 "ADC1")
+  (net 35 "ADC5")
+  (net 36 "Net-(D25-K)")
+  (net 37 "STM_VCC")
+  (net 38 "Net-(U5-NRST)")
+  (net 39 "WCH_VCC")
+  (net 40 "/usb mcu/WCH_RST")
+  (net 41 "X1")
+  (net 42 "X2")
+  (net 43 "X3")
+  (net 44 "X4")
+  (net 45 "X5")
+  (net 46 "X6")
+  (net 47 "X7")
+  (net 48 "X8")
+  (net 49 "SPI_CS")
+  (net 50 "SPI_CLK")
+  (net 51 "Net-(U12-C_{P})")
+  (net 52 "Net-(U12-C_{N})")
+  (net 53 "VBUS")
+  (net 54 "Net-(D5-K)")
+  (net 55 "Net-(D5-A)")
+  (net 56 "Net-(D6-K)")
+  (net 57 "Net-(D6-A)")
+  (net 58 "Net-(D7-K)")
+  (net 59 "Net-(D7-A)")
+  (net 60 "Net-(D8-K)")
+  (net 61 "Net-(D8-A)")
+  (net 62 "/frontend/OPA1")
+  (net 63 "Net-(D9-A)")
+  (net 64 "/frontend/OPA2")
+  (net 65 "Net-(D10-A)")
+  (net 66 "/frontend/OPA3")
+  (net 67 "Net-(D11-A)")
+  (net 68 "/frontend/OPA4")
+  (net 69 "Net-(D12-A)")
+  (net 70 "Net-(D17-K)")
+  (net 71 "Net-(D17-A)")
+  (net 72 "Net-(D18-K)")
+  (net 73 "Net-(D18-A)")
+  (net 74 "Net-(D19-K)")
+  (net 75 "Net-(D19-A)")
+  (net 76 "Net-(D20-K)")
+  (net 77 "Net-(D20-A)")
+  (net 78 "/frontend/OPA5")
+  (net 79 "Net-(D21-A)")
+  (net 80 "/frontend/OPA6")
+  (net 81 "Net-(D22-A)")
+  (net 82 "/frontend/OPA7")
+  (net 83 "Net-(D23-A)")
+  (net 84 "/frontend/OPA8")
+  (net 85 "Net-(D24-A)")
+  (net 86 "/interface/USB1_DN")
+  (net 87 "/interface/USB1_DP")
+  (net 88 "/interface/USB2_DN")
+  (net 89 "/interface/USB2_DP")
+  (net 90 "Net-(D32-A)")
+  (net 91 "Net-(D33-A)")
+  (net 92 "Net-(D34-A)")
+  (net 93 "Net-(D35-A)")
+  (net 94 "Net-(D36-A)")
+  (net 95 "Net-(D37-A)")
+  (net 96 "Net-(D38-A)")
+  (net 97 "Net-(D39-A)")
+  (net 98 "Net-(D40-A)")
+  (net 99 "Net-(D41-A)")
+  (net 100 "Net-(D42-A)")
+  (net 101 "Net-(D43-A)")
+  (net 102 "Net-(F1-Pad1)")
+  (net 103 "SWDIO")
+  (net 104 "SWCLK")
+  (net 105 "/smapling/TXD")
+  (net 106 "/smapling/RXD")
+  (net 107 "Net-(J6-Pin_1)")
+  (net 108 "/interface/DIN1")
+  (net 109 "/interface/DIN8")
+  (net 110 "unconnected-(J8-Pin_1-Pad1)")
+  (net 111 "unconnected-(J8-Pin_2-Pad2)")
+  (net 112 "unconnected-(J8-Pin_3-Pad3)")
+  (net 113 "unconnected-(J8-Pin_4-Pad4)")
+  (net 114 "unconnected-(J8-Pin_6-Pad6)")
+  (net 115 "unconnected-(J8-Pin_8-Pad8)")
+  (net 116 "unconnected-(J8-Pin_9-Pad9)")
+  (net 117 "unconnected-(J8-Pin_10-Pad10)")
+  (net 118 "SET1")
+  (net 119 "SET2")
+  (net 120 "SET3")
+  (net 121 "SET4")
+  (net 122 "unconnected-(J8-Pin_11-Pad11)")
+  (net 123 "unconnected-(J8-Pin_15-Pad15)")
+  (net 124 "unconnected-(J8-Pin_16-Pad16)")
+  (net 125 "unconnected-(J8-Pin_18-Pad18)")
+  (net 126 "Net-(R10-Pad2)")
+  (net 127 "Net-(R11-Pad2)")
+  (net 128 "Net-(R13-Pad2)")
+  (net 129 "Net-(R15-Pad2)")
+  (net 130 "unconnected-(J8-Pin_21-Pad21)")
+  (net 131 "unconnected-(J8-Pin_22-Pad22)")
+  (net 132 "unconnected-(J8-Pin_23-Pad23)")
+  (net 133 "unconnected-(J8-Pin_24-Pad24)")
+  (net 134 "unconnected-(J8-Pin_25-Pad25)")
+  (net 135 "unconnected-(J8-Pin_26-Pad26)")
+  (net 136 "unconnected-(J8-Pin_27-Pad27)")
+  (net 137 "unconnected-(J8-Pin_28-Pad28)")
+  (net 138 "Net-(R45-Pad2)")
+  (net 139 "Net-(R47-Pad2)")
+  (net 140 "Net-(R49-Pad2)")
+  (net 141 "Net-(R51-Pad2)")
+  (net 142 "unconnected-(J8-Pin_29-Pad29)")
+  (net 143 "unconnected-(J8-Pin_30-Pad30)")
+  (net 144 "unconnected-(J8-Pin_31-Pad31)")
+  (net 145 "unconnected-(J8-Pin_32-Pad32)")
+  (net 146 "unconnected-(J8-Pin_33-Pad33)")
+  (net 147 "unconnected-(J8-Pin_34-Pad34)")
+  (net 148 "unconnected-(J8-Pin_35-Pad35)")
+  (net 149 "/interface/LED8")
+  (net 150 "/interface/LED1")
+  (net 151 "/interface/LED2")
+  (net 152 "/interface/LED3")
+  (net 153 "/interface/LED4")
+  (net 154 "/interface/LED5")
+  (net 155 "/interface/LED6")
+  (net 156 "/interface/LED7")
+  (net 157 "/interface/STA2")
+  (net 158 "/interface/STA3")
+  (net 159 "/interface/STA1")
+  (net 160 "unconnected-(J8-Pin_36-Pad36)")
+  (net 161 "unconnected-(J8-Pin_37-Pad37)")
+  (net 162 "unconnected-(J8-Pin_38-Pad38)")
+  (net 163 "Net-(J9-CC1)")
+  (net 164 "unconnected-(J9-SBU1-PadA8)")
+  (net 165 "Net-(J9-CC2)")
+  (net 166 "unconnected-(J9-SBU2-PadB8)")
+  (net 167 "Net-(J10-CC1)")
+  (net 168 "unconnected-(J10-SBU1-PadA8)")
+  (net 169 "Net-(J10-CC2)")
+  (net 170 "unconnected-(J10-SBU2-PadB8)")
+  (net 171 "unconnected-(J11-Pin_1-Pad1)")
+  (net 172 "unconnected-(J11-Pin_6-Pad6)")
+  (net 173 "unconnected-(J11-Pin_9-Pad9)")
+  (net 174 "unconnected-(J11-Pin_10-Pad10)")
+  (net 175 "unconnected-(J11-Pin_15-Pad15)")
+  (net 176 "unconnected-(J11-Pin_16-Pad16)")
+  (net 177 "unconnected-(J11-Pin_17-Pad17)")
+  (net 178 "SPI_MISO")
+  (net 179 "unconnected-(J11-Pin_18-Pad18)")
+  (net 180 "unconnected-(J11-Pin_21-Pad21)")
+  (net 181 "down")
+  (net 182 "up")
+  (net 183 "service")
+  (net 184 "enter")
+  (net 185 "test")
+  (net 186 "coin")
+  (net 187 "unconnected-(J11-Pin_22-Pad22)")
+  (net 188 "unconnected-(J11-Pin_23-Pad23)")
+  (net 189 "unconnected-(J11-Pin_24-Pad24)")
+  (net 190 "unconnected-(J11-Pin_25-Pad25)")
+  (net 191 "unconnected-(J11-Pin_26-Pad26)")
+  (net 192 "unconnected-(J11-Pin_27-Pad27)")
+  (net 193 "unconnected-(J11-Pin_28-Pad28)")
+  (net 194 "unconnected-(J11-Pin_31-Pad31)")
+  (net 195 "unconnected-(J11-Pin_32-Pad32)")
+  (net 196 "unconnected-(J11-Pin_33-Pad33)")
+  (net 197 "unconnected-(J11-Pin_34-Pad34)")
+  (net 198 "Net-(U1A--)")
+  (net 199 "Net-(U1B--)")
+  (net 200 "Net-(U2A--)")
+  (net 201 "Net-(U2B--)")
+  (net 202 "Net-(U1D--)")
+  (net 203 "Net-(U1C--)")
+  (net 204 "Net-(U2D--)")
+  (net 205 "Net-(U2C--)")
+  (net 206 "Net-(U3A--)")
+  (net 207 "Net-(U3B--)")
+  (net 208 "Net-(U4A--)")
+  (net 209 "Net-(U4B--)")
+  (net 210 "Net-(U3D--)")
+  (net 211 "Net-(U3C--)")
+  (net 212 "Net-(U4D--)")
+  (net 213 "Net-(U4C--)")
+  (net 214 "Net-(U8-DS)")
+  (net 215 "Net-(U8-~{CE})")
+  (net 216 "Net-(U7-P3.1{slash}TXD)")
+  (net 217 "unconnected-(U5-PC13-Pad1)")
+  (net 218 "unconnected-(U5-PF0-OSCIN-Pad8)")
+  (net 219 "unconnected-(U5-PF1-OSCOUT-Pad9)")
+  (net 220 "unconnected-(U5-PB10-Pad22)")
+  (net 221 "unconnected-(U5-PB11-Pad23)")
+  (net 222 "unconnected-(U5-PB12-Pad24)")
+  (net 223 "unconnected-(U5-PB13-Pad25)")
+  (net 224 "unconnected-(U5-PB14-Pad26)")
+  (net 225 "unconnected-(U5-PB15-Pad27)")
+  (net 226 "unconnected-(U5-PC6-Pad30)")
+  (net 227 "unconnected-(U5-PC7-Pad31)")
+  (net 228 "unconnected-(U5-PA11[PA9]-Pad33)")
+  (net 229 "unconnected-(U5-PA12[PA10]-Pad34)")
+  (net 230 "unconnected-(U5-PA15-Pad37)")
+  (net 231 "unconnected-(U5-PD0-Pad38)")
+  (net 232 "unconnected-(U5-PD1-Pad39)")
+  (net 233 "unconnected-(U5-PD2-Pad40)")
+  (net 234 "unconnected-(U5-PD3-Pad41)")
+  (net 235 "unconnected-(U8-~{Q7}-Pad7)")
+  (net 236 "unconnected-(U9-RTS#-Pad4)")
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 00651488-eb8b-43dc-b7e6-6dcff73bc637)
+    (at 50.673 49.53 90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/9a125809-0135-4800-a3a4-a1513817cef2")
+    (attr smd)
+    (fp_text reference "R26" (at -2.159 -0.381 180) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 627dbb32-5d09-4b4b-943d-3346b99df52d)
+    )
+    (fp_text value "47R" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp c6270a83-1914-481f-84e7-3ba4569cffb0)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 7bad57ba-77b4-4f75-9078-94c816544f7d)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e70b298d-174e-4e52-b650-abd8eca0336c))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 0c3dcca4-75ba-48f8-892a-60dab5394f45))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 345be0b5-42fa-4e7c-95cd-f40a2e4129b2))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e5f05555-b0f6-4348-98e2-7174ba983819))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 87345044-6f26-4879-be2d-8d5f29764117))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d24f64b1-fcbe-48b9-95e9-e3584059c02c))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3b1d9b90-83e2-4443-8382-6c6e65ec0bf3))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5cb93bda-6037-41e9-8425-8a48be009df2))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3d5100b3-bcf4-4e2c-b9e7-1aef54355990))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 98bbbe5e-01e3-4022-86ce-05a315a67e8b))
+    (pad "1" smd roundrect (at -0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 56 "Net-(D6-K)") (pintype "passive") (tstamp d3555590-6bc2-4e1e-a878-afbadec83f9a))
+    (pad "2" smd roundrect (at 0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 11 "Net-(U1C-+)") (pintype "passive") (tstamp 62e01aec-8b81-4593-80a1-dd9323731b37))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 01cc25bd-fe0b-4021-891e-bd2bd4544c17)
+    (at 42.926 82.423)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/b613b7b4-fbb2-400d-ad16-9ddf92e9067b")
+    (attr smd)
+    (fp_text reference "R42" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp e6deb8c9-4383-4eaa-bac4-f4814c307206)
+    )
+    (fp_text value "3.3K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp ea006405-f517-494f-9c1e-e7854e30c2da)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp b4ea219e-bcab-4601-a6bf-96b946188c60)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bf0dfe3a-3e5e-4326-8dbe-2226ad5d3ad1))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a18f5fe5-d368-4b76-8681-cdecab1f2a0a))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp cf6f18b2-5e63-4d01-96e7-3ded7ffff24a))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8da67eed-cd1b-4c5b-ad36-e75eadd71403))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1fc7540d-fd8a-4ee5-a7ea-ea967142b786))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp bc30caa4-9c3f-4e4a-9454-6dd26a13fa5f))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c2f5bc49-70b2-4391-acd9-14f8707c8916))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 059ea317-e5a1-4809-a595-010e9b309cf4))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 62de21c7-9e4f-4a0b-8dfb-42a78719ea50))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4cf076b5-f756-4f90-a42a-92a9d5483f50))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 17 "Net-(C10-Pad2)") (pintype "passive") (tstamp 3223e890-b042-44aa-b30e-6e3d77cb80ce))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 207 "Net-(U3B--)") (pintype "passive") (tstamp ce9e663c-3b06-4422-82f3-85be2284a0a2))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 01face02-7cc2-4488-b3ce-8453d21fd08b)
+    (at 83.087 92.964)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/dafa1b71-1b75-4f1c-8de5-08d99ba6cb11")
+    (attr smd)
+    (fp_text reference "C50" (at -2.696 0.508) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp d92edd6a-c99a-49dd-85d6-c846d014bbcb)
+    )
+    (fp_text value "100nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 4afe169a-4b38-49e8-9766-b93423a8af27)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 94d891ca-bf56-4e16-98ea-a43d71634682)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 67b22cae-a46b-4d30-8584-66e906ae7b5c))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3fe34eb9-b092-4b2f-99d3-c4175eea20d2))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp cf670e8a-5ae3-40e7-8c16-de420ff1bbed))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 22036069-4108-4e58-a52d-9a36722137d0))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp eecff82a-d962-43e4-873a-42a0307ca0c2))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 82ca4c75-e791-42bd-9b02-375867d99114))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7b8c8f0f-0740-453e-9e6b-608fd3b86cf6))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 011ad0bc-e855-4ee8-b738-71b0744d9557))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 73e90b24-48ec-41b7-a155-94c379740dc9))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e05f2faa-25b4-4188-b833-5eff6a94e76b))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 1da0ad9d-991a-495c-8139-993b60b62608))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 47 "X7") (pintype "passive") (tstamp 778f7251-ea17-4f2e-8e6d-0abbe0e7afbb))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 055dd490-7449-4014-b131-baab0ba1f220)
+    (at 73.152 98.044 180)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/79f914f1-8149-4f43-a166-8d582f92549c")
+    (attr smd)
+    (fp_text reference "C42" (at -2.921 -0.127) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 34722014-1ac8-4fc8-9ac7-471f82c0eafd)
+    )
+    (fp_text value "10uF/16V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 3af7c960-18c3-4eec-97fa-9637ba5d5396)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp e1e5e415-44f6-4f75-af75-46f5767b6f09)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3d5daca0-29b5-48c1-86f5-972938b75f10))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6b88763d-59c7-4322-a57a-701acf544d66))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ec5fec2f-5d5a-41ed-a718-a81bf38c49eb))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 483d1380-7820-4e34-9688-888847878fcf))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp dd685769-195f-4db8-aee4-80e8d2110bd5))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3313261b-fb63-4691-bb4b-7afd88896975))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0fe05e94-d6c9-4738-becd-b35bd385a07a))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7f709787-10c4-41ca-ac31-1e26b60440a5))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3cc82217-bf1f-4104-a321-95a386fbe61b))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 79fc42a9-a864-4693-be45-9903957461bc))
+    (pad "1" smd roundrect (at -0.775 0 180) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pintype "passive") (tstamp c72edeba-35c8-4c87-9308-6ef1a11be7f9))
+    (pad "2" smd roundrect (at 0.775 0 180) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp d5f54b58-5aba-4547-a8ee-beaac6152236))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Connector_USB:USB_C_Receptacle_HRO_TYPE-C-31-M-12" (layer "F.Cu")
+    (tstamp 060f37d6-4c81-4b4b-96c4-cb73616b2130)
+    (at 71 23.443 180)
+    (descr "USB Type-C receptacle for USB 2.0 and PD, http://www.krhro.com/uploads/soft/180320/1-1P320120243.pdf")
+    (tags "usb usb-c 2.0 pd")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "USB 2.0-only Type-C Receptacle connector")
+    (property "ki_keywords" "usb universal serial bus type-C USB2.0")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/3777be80-fad2-4753-8880-b5d0c96b7951")
+    (attr smd)
+    (fp_text reference "J10" (at 6.103 1.726) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp a833e155-ef93-49f8-a330-90b506becae1)
+    )
+    (fp_text value "USB_C_Receptacle_USB2.0" (at 0 5.1) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp cc799c97-769b-4d37-9fe5-efb34b163433)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp f3ea4bcf-77ba-4bf7-b3e3-f7d263a6be8a)
+    )
+    (fp_line (start -4.7 -1.9) (end -4.7 0.1)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3c06ad22-b0d9-4994-a671-b1d44f4b0146))
+    (fp_line (start -4.7 2) (end -4.7 3.9)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b7a3e0ad-c3fb-43b4-9b08-685bbb1b436c))
+    (fp_line (start -4.7 3.9) (end 4.7 3.9)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 72f33d4f-d9cc-41c3-a4e8-cba7f41759f2))
+    (fp_line (start 4.7 -1.9) (end 4.7 0.1)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6a08588f-7bc6-4329-8d54-a9bdfe5ff02f))
+    (fp_line (start 4.7 2) (end 4.7 3.9)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 54a05cbe-9612-47f2-b017-3b7749e48673))
+    (fp_line (start -5.32 -5.27) (end -5.32 4.15)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 269e84dd-8402-4f4b-b03a-bf788245a469))
+    (fp_line (start -5.32 -5.27) (end 5.32 -5.27)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0ab2892f-fe3b-473e-a914-632f908a118e))
+    (fp_line (start -5.32 4.15) (end 5.32 4.15)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0b4a9050-046e-43f1-b7e3-6eb9e8dc4212))
+    (fp_line (start 5.32 -5.27) (end 5.32 4.15)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1fbb13f3-6b50-447c-a1bb-aee6a474980e))
+    (fp_line (start -4.47 -3.65) (end -4.47 3.65)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 54ddd4cb-d1f0-40b7-8c9e-a3fd71e3d022))
+    (fp_line (start -4.47 -3.65) (end 4.47 -3.65)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6df53fd1-1255-4c7d-964c-82c674f768a5))
+    (fp_line (start -4.47 3.65) (end 4.47 3.65)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 37d79c77-3b94-4868-bb59-5547f7404386))
+    (fp_line (start 4.47 -3.65) (end 4.47 3.65)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 82c1e902-bf6e-460b-a4ce-c8c929f79a73))
+    (pad "" np_thru_hole circle (at -2.89 -2.6 180) (size 0.65 0.65) (drill 0.65) (layers "*.Cu" "*.Mask") (tstamp 953d9fb8-40d4-4871-a5f8-eca6dc02bb76))
+    (pad "" np_thru_hole circle (at 2.89 -2.6 180) (size 0.65 0.65) (drill 0.65) (layers "*.Cu" "*.Mask") (tstamp df737420-730f-409d-9945-9e48773ee934))
+    (pad "A1" smd rect (at -3.25 -4.045 180) (size 0.6 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 9 "GND") (pinfunction "GND") (pintype "passive") (tstamp c7005a89-5169-48df-a1a5-8fe063a1ddab))
+    (pad "A4" smd rect (at -2.45 -4.045 180) (size 0.6 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 53 "VBUS") (pinfunction "VBUS") (pintype "passive") (tstamp 7c61cced-c203-42a2-98b4-5a781ffd101b))
+    (pad "A5" smd rect (at -1.25 -4.045 180) (size 0.3 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 167 "Net-(J10-CC1)") (pinfunction "CC1") (pintype "bidirectional") (tstamp 245b4929-bb7f-4998-8ceb-0349bdc9d187))
+    (pad "A6" smd rect (at -0.25 -4.045 180) (size 0.3 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 89 "/interface/USB2_DP") (pinfunction "D+") (pintype "bidirectional") (tstamp 12366e8c-d190-4773-9649-043128bb8c3f))
+    (pad "A7" smd rect (at 0.25 -4.045 180) (size 0.3 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 88 "/interface/USB2_DN") (pinfunction "D-") (pintype "bidirectional") (tstamp c80aef7a-cd8e-4a1e-87d3-0c6244cbc6bd))
+    (pad "A8" smd rect (at 1.25 -4.045 180) (size 0.3 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 168 "unconnected-(J10-SBU1-PadA8)") (pinfunction "SBU1") (pintype "bidirectional+no_connect") (tstamp 4c2796f0-3e3b-4bb8-b22a-2661a83ab330))
+    (pad "A9" smd rect (at 2.45 -4.045 180) (size 0.6 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 53 "VBUS") (pinfunction "VBUS") (pintype "passive") (tstamp 6183e547-b4e8-4b60-8c10-2d1518782539))
+    (pad "A12" smd rect (at 3.25 -4.045 180) (size 0.6 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 9 "GND") (pinfunction "GND") (pintype "passive") (tstamp c6341590-b6da-4fee-a1e0-dd06326a5333))
+    (pad "B1" smd rect (at 3.25 -4.045 180) (size 0.6 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 9 "GND") (pinfunction "GND") (pintype "passive") (tstamp e93faafb-7616-44fd-ae4f-f9aed35d42e8))
+    (pad "B4" smd rect (at 2.45 -4.045 180) (size 0.6 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 53 "VBUS") (pinfunction "VBUS") (pintype "passive") (tstamp 2cebd777-e537-4413-9914-09d969bbe0da))
+    (pad "B5" smd rect (at 1.75 -4.045 180) (size 0.3 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 169 "Net-(J10-CC2)") (pinfunction "CC2") (pintype "bidirectional") (tstamp dfe46543-80e4-4adf-9f37-b564751eed6f))
+    (pad "B6" smd rect (at 0.75 -4.045 180) (size 0.3 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 89 "/interface/USB2_DP") (pinfunction "D+") (pintype "bidirectional") (tstamp 2138f099-4da5-478f-ac49-27ab2e1f6d5f))
+    (pad "B7" smd rect (at -0.75 -4.045 180) (size 0.3 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 88 "/interface/USB2_DN") (pinfunction "D-") (pintype "bidirectional") (tstamp c6d0ec78-a74e-4d71-aa39-77c5d6886c11))
+    (pad "B8" smd rect (at -1.75 -4.045 180) (size 0.3 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 170 "unconnected-(J10-SBU2-PadB8)") (pinfunction "SBU2") (pintype "bidirectional+no_connect") (tstamp e7635807-9445-419c-b58d-3c83d892d84c))
+    (pad "B9" smd rect (at -2.45 -4.045 180) (size 0.6 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 53 "VBUS") (pinfunction "VBUS") (pintype "passive") (tstamp 67bbd843-436f-437b-822a-0683ff1da258))
+    (pad "B12" smd rect (at -3.25 -4.045 180) (size 0.6 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 9 "GND") (pinfunction "GND") (pintype "passive") (tstamp dff0031d-3eeb-4b80-ab0b-0b1e0074c113))
+    (pad "S1" thru_hole oval (at -4.32 -3.13 180) (size 1 2.1) (drill oval 0.6 1.7) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "SHIELD") (pintype "passive") (tstamp d02b2909-6acb-4976-b49a-f9fb89422242))
+    (pad "S1" thru_hole oval (at -4.32 1.05 180) (size 1 1.6) (drill oval 0.6 1.2) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "SHIELD") (pintype "passive") (tstamp 22f7c2f0-7bd0-4459-a15b-052ec3d6b8a5))
+    (pad "S1" thru_hole oval (at 4.32 -3.13 180) (size 1 2.1) (drill oval 0.6 1.7) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "SHIELD") (pintype "passive") (tstamp 3ac894cc-41dd-4f6e-9530-9bcd6b178a7f))
+    (pad "S1" thru_hole oval (at 4.32 1.05 180) (size 1 1.6) (drill oval 0.6 1.2) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "SHIELD") (pintype "passive") (tstamp 055d1df5-cadc-4fc6-8ab9-dfc50674575f))
+    (model "${KICAD6_3DMODEL_DIR}/Connector_USB.3dshapes/USB_C_Receptacle_HRO_TYPE-C-31-M-12.wrl" hide
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+    (model "${KICADLIB}/3d/USB Type C Port (SMD Type).STEP"
+      (offset (xyz 0 3.556 1.5748))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 180 0 0))
+    )
+  )
+
+  (footprint "TestPoint:TestPoint_THTPad_D2.0mm_Drill1.0mm" (layer "F.Cu")
+    (tstamp 0610e7ef-9e2a-4424-9be5-1a0d52be17d9)
+    (at 62.611 112.522)
+    (descr "THT pad as test Point, diameter 2.0mm, hole diameter 1.0mm")
+    (tags "test point THT pad")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "test point")
+    (property "ki_keywords" "test point tp")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/9b13f04f-7de5-477a-a012-1c6580cfb3bf")
+    (attr exclude_from_pos_files)
+    (fp_text reference "TP2" (at 0 -1.998) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp d65a0790-6362-4c76-ad6d-c34f591e37f3)
+    )
+    (fp_text value "TestPoint" (at 0 2.05) (layer "F.Fab")
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp fc09acab-d1f1-4f12-815e-1bf907ad7d65)
+    )
+    (fp_text user "${REFERENCE}" (at 0 -2) (layer "F.Fab")
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 306c7e19-c223-4625-9fac-8ba3fc78ffb7)
+    )
+    (fp_circle (center 0 0) (end 0 1.2)
+      (stroke (width 0.12) (type solid)) (fill none) (layer "F.SilkS") (tstamp e88cebbb-e996-4f01-a6b4-0aacb3ac4ead))
+    (fp_circle (center 0 0) (end 1.5 0)
+      (stroke (width 0.05) (type solid)) (fill none) (layer "F.CrtYd") (tstamp 774ab439-22ab-480c-8c86-8c0f84725b6f))
+    (pad "1" thru_hole circle (at 0 0) (size 2 2) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 26 "+5V") (pinfunction "1") (pintype "passive") (tstamp ec9b9ccc-f257-4a2a-9f97-1229ef2f6e01))
+  )
+
+  (footprint "Package_SO:SSOP-20_4.4x6.5mm_P0.65mm" (layer "F.Cu")
+    (tstamp 082d047b-124c-4334-b5c7-5b5ed5e69ac3)
+    (at 64.262 94.742 -90)
+    (descr "SSOP20: plastic shrink small outline package; 20 leads; body width 4.4 mm; (see NXP SSOP-TSSOP-VSO-REFLOW.pdf and sot266-1_po.pdf)")
+    (tags "SSOP 0.65")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "��USB 8��片机")
+    (property "ki_keywords" "CH ch552 552")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/0e34c22c-251d-4a95-9d0f-3fee97996fd4")
+    (attr smd)
+    (fp_text reference "U7" (at 0 -4.3 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp faa686c8-349d-4841-a1db-d6b4094f5284)
+    )
+    (fp_text value "CH552T" (at 0 4.3 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp e7ba0876-29b6-46b8-9b9f-9000a2e60ee1)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.8 0.8) (thickness 0.15)))
+      (tstamp cc49efc3-3c26-44bb-b545-60fc8259ffdf)
+    )
+    (fp_line (start -3.4 -3.45) (end 2.325 -3.45)
+      (stroke (width 0.15) (type solid)) (layer "F.SilkS") (tstamp 1b127bc9-b878-40d5-8c4b-98637432f740))
+    (fp_line (start -2.325 3.375) (end -2.325 3.35)
+      (stroke (width 0.15) (type solid)) (layer "F.SilkS") (tstamp 4b9ae764-c24c-402d-b0b9-ea8e6cf3d90f))
+    (fp_line (start -2.325 3.375) (end 2.325 3.375)
+      (stroke (width 0.15) (type solid)) (layer "F.SilkS") (tstamp b4a168ef-e163-449b-9544-b4c3a3d5e137))
+    (fp_line (start 2.325 -3.45) (end 2.325 -3.35)
+      (stroke (width 0.15) (type solid)) (layer "F.SilkS") (tstamp 2154158d-7359-428c-9885-1e85623ddcd2))
+    (fp_line (start 2.325 3.375) (end 2.325 3.35)
+      (stroke (width 0.15) (type solid)) (layer "F.SilkS") (tstamp f020c136-5b93-457b-ad06-bd3a45a5784c))
+    (fp_line (start -3.65 -3.55) (end -3.65 3.55)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8c9180fd-ebab-4eda-ad04-3dfaf5e9d548))
+    (fp_line (start -3.65 -3.55) (end 3.65 -3.55)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d4946a22-caac-4cc3-8c96-bbbb198b30fe))
+    (fp_line (start -3.65 3.55) (end 3.65 3.55)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b9854a73-a4d1-46c6-88cb-225ed8f000eb))
+    (fp_line (start 3.65 -3.55) (end 3.65 3.55)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1dd582a9-1488-46a4-84c6-5adeb8cb661c))
+    (fp_line (start -2.2 -2.25) (end -1.2 -3.25)
+      (stroke (width 0.15) (type solid)) (layer "F.Fab") (tstamp a5c5aa57-79a9-47c7-a9b5-ebe159f5c6f0))
+    (fp_line (start -2.2 3.25) (end -2.2 -2.25)
+      (stroke (width 0.15) (type solid)) (layer "F.Fab") (tstamp a25939e3-02c0-4336-b583-682c93a9fa85))
+    (fp_line (start -1.2 -3.25) (end 2.2 -3.25)
+      (stroke (width 0.15) (type solid)) (layer "F.Fab") (tstamp 9279fbef-00bf-47d8-8b5a-923291e095c1))
+    (fp_line (start 2.2 -3.25) (end 2.2 3.25)
+      (stroke (width 0.15) (type solid)) (layer "F.Fab") (tstamp 2f1b149d-956a-4f31-8b53-85e12dfb2e11))
+    (fp_line (start 2.2 3.25) (end -2.2 3.25)
+      (stroke (width 0.15) (type solid)) (layer "F.Fab") (tstamp d81323f8-6684-45b8-8078-c2cd93d8e12e))
+    (pad "1" smd rect (at -2.9 -2.925 270) (size 1 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 150 "/interface/LED1") (pinfunction "P3.2/TXD1") (pintype "passive") (tstamp e13ccf83-a156-42ca-a860-ecefe0ba2d6a))
+    (pad "2" smd rect (at -2.9 -2.275 270) (size 1 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 151 "/interface/LED2") (pinfunction "P1.4/T2") (pintype "passive") (tstamp ac3f0da6-c430-4548-8306-bbfd4b218f53))
+    (pad "3" smd rect (at -2.9 -1.625 270) (size 1 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 152 "/interface/LED3") (pinfunction "P1.5/MOSI") (pintype "passive") (tstamp aaaff397-f212-43c0-857b-38ebb2e303d2))
+    (pad "4" smd rect (at -2.9 -0.975 270) (size 1 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 153 "/interface/LED4") (pinfunction "P1.6/MISO") (pintype "passive") (tstamp 2f714b64-b353-4c9d-869a-969f2b2f33fa))
+    (pad "5" smd rect (at -2.9 -0.325 270) (size 1 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 154 "/interface/LED5") (pinfunction "P1.7/SCK") (pintype "passive") (tstamp 36c8477b-752c-4a6f-81b1-04146bf569ac))
+    (pad "6" smd rect (at -2.9 0.325 270) (size 1 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 40 "/usb mcu/WCH_RST") (pinfunction "RST") (pintype "passive") (tstamp 94e5997e-1cb1-4604-b1a0-9df27e67e9a6))
+    (pad "7" smd rect (at -2.9 0.975 270) (size 1 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 155 "/interface/LED6") (pinfunction "P1.0/T2") (pintype "passive") (tstamp 0bdf5497-88da-402a-92a9-1486957d1c9f))
+    (pad "8" smd rect (at -2.9 1.625 270) (size 1 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 156 "/interface/LED7") (pinfunction "P1.1/T2EX") (pintype "passive") (tstamp c9119575-dc76-4881-a531-c873d036e8a1))
+    (pad "9" smd rect (at -2.9 2.275 270) (size 1 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 216 "Net-(U7-P3.1{slash}TXD)") (pinfunction "P3.1/TXD") (pintype "passive") (tstamp 491d860b-ac7c-4ae0-8632-6f9e613267f1))
+    (pad "10" smd rect (at -2.9 2.925 270) (size 1 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 105 "/smapling/TXD") (pinfunction "P3.0/RXD") (pintype "passive") (tstamp 4844c459-b8dd-4691-a5eb-3b29c4b8e0fc))
+    (pad "11" smd rect (at 2.9 2.925 270) (size 1 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 50 "SPI_CLK") (pinfunction "P3.3/INT1") (pintype "passive") (tstamp bb59928b-75aa-4d03-8b16-63416d3ab751))
+    (pad "12" smd rect (at 2.9 2.275 270) (size 1 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 178 "SPI_MISO") (pinfunction "P3.4/PWM2") (pintype "passive") (tstamp 02146afa-aa6b-4bbc-b23b-fa4bdec73c86))
+    (pad "13" smd rect (at 2.9 1.625 270) (size 1 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 49 "SPI_CS") (pinfunction "P3.5/T1") (pintype "passive") (tstamp 4a557ef3-8289-4c85-8e7e-7a4bad59394e))
+    (pad "14" smd rect (at 2.9 0.975 270) (size 1 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 87 "/interface/USB1_DP") (pinfunction "P3.6/UDP") (pintype "passive") (tstamp 4e264c6a-8d85-487c-9647-3d3b5bb70a96))
+    (pad "15" smd rect (at 2.9 0.325 270) (size 1 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 86 "/interface/USB1_DN") (pinfunction "P3.7/UDM") (pintype "passive") (tstamp da0cd99d-7254-4067-8b90-34cecc18b618))
+    (pad "16" smd rect (at 2.9 -0.325 270) (size 1 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 158 "/interface/STA3") (pinfunction "P1.3/XO") (pintype "passive") (tstamp 304515a7-c846-4a43-aa27-fa71106e2c9a))
+    (pad "17" smd rect (at 2.9 -0.975 270) (size 1 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 157 "/interface/STA2") (pinfunction "P1.2XI") (pintype "passive") (tstamp 2e8795a7-403a-4c84-8801-30ac905b2cea))
+    (pad "18" smd rect (at 2.9 -1.625 270) (size 1 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 9 "GND") (pinfunction "GND") (pintype "passive") (tstamp 83fd1d46-e44a-4540-a90d-ce7ae5265818))
+    (pad "19" smd rect (at 2.9 -2.275 270) (size 1 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 39 "WCH_VCC") (pinfunction "VCC") (pintype "passive") (tstamp e7b318e2-d5cf-4ca5-8905-158bd98598fb))
+    (pad "20" smd rect (at 2.9 -2.925 270) (size 1 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 39 "WCH_VCC") (pinfunction "V33") (pintype "passive") (tstamp 5207ac18-4256-462e-952a-7b090c626ba3))
+    (model "${KICAD6_3DMODEL_DIR}/Package_SO.3dshapes/SSOP-20_4.4x6.5mm_P0.65mm.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 085cbc17-f46c-467e-a0d5-1a71b1a047e4)
+    (at 57.912 67.31 90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/4197b9a3-72a5-4c42-b988-c846613874d3")
+    (attr smd)
+    (fp_text reference "R93" (at 0 1.524 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 2f93c54e-1443-4957-96fc-959ee54747c1)
+    )
+    (fp_text value "1K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp fbd97bb4-42d5-4baa-822d-8c8893b827df)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 55490929-1c42-4e98-8e46-e740a754b483)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b18fceee-620b-4691-be6b-65cde702b581))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp eebebbd4-5dbd-46b5-bbb7-e8afbc405159))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp cc7be684-c52f-42b9-ad48-e4bc121ddd63))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e6e41369-ba98-4d25-83ec-82f561593242))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 507513c4-c2c3-472c-b556-f68966d7c1e5))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 72ce0a6d-695c-47e2-8d23-7f314355c826))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 06ede4ea-f51f-40f5-8152-4cebd76c616c))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6deae69d-b16d-4860-834d-3ad9e3afe9dc))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5cd61651-a920-41af-b3e0-3b05105f7f9d))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9b8a8f04-7d9e-4cd1-80d8-543d5032406f))
+    (pad "1" smd roundrect (at -0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 68 "/frontend/OPA4") (pintype "passive") (tstamp beb45053-bfcc-4dcb-8c46-668ccb101691))
+    (pad "2" smd roundrect (at 0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 28 "ADC4") (pintype "passive") (tstamp c9954805-8fd6-4c19-a342-42166f1887e2))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "TestPoint:TestPoint_THTPad_D2.0mm_Drill1.0mm" (layer "F.Cu")
+    (tstamp 0a338709-5f93-4e5c-bd5c-be16e1778175)
+    (at 62.611 115.697)
+    (descr "THT pad as test Point, diameter 2.0mm, hole diameter 1.0mm")
+    (tags "test point THT pad")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "test point")
+    (property "ki_keywords" "test point tp")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/0bf8b453-c325-45d3-a020-9f3723c3ee5d")
+    (attr exclude_from_pos_files)
+    (fp_text reference "TP3" (at 0 -1.998) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp ada9fba1-99b1-4e91-8e95-5d6e58336ca5)
+    )
+    (fp_text value "TestPoint" (at 0 2.05) (layer "F.Fab")
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp bfbfb1c6-ad2e-42db-a276-f198d670e34e)
+    )
+    (fp_text user "${REFERENCE}" (at 0 -2) (layer "F.Fab")
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp e7ab4a10-e61f-4b64-89dd-5baf04c6e570)
+    )
+    (fp_circle (center 0 0) (end 0 1.2)
+      (stroke (width 0.12) (type solid)) (fill none) (layer "F.SilkS") (tstamp 1fc9b497-6696-42f0-a7be-1f391c53cc6e))
+    (fp_circle (center 0 0) (end 1.5 0)
+      (stroke (width 0.05) (type solid)) (fill none) (layer "F.CrtYd") (tstamp 85df1a37-2d13-4205-b20c-054da98f04d7))
+    (pad "1" thru_hole circle (at 0 0) (size 2 2) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "1") (pintype "passive") (tstamp 9ede28ae-a20d-4768-9a32-a419c0cd6d95))
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 0c7e5193-c6b0-4d96-9239-faa44a28642e)
+    (at 52.324 90.424 -90)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/b5089be1-c587-4c43-8f5a-5dbed71df848")
+    (attr smd)
+    (fp_text reference "C15" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp f51577ce-7923-432f-9cb8-c1c045301a81)
+    )
+    (fp_text value "4.7uF/16V" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp a718eebe-6972-45e8-a97c-4b8d6047298c)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 8b2fdc1e-968d-4881-8f80-a9f3bb963cf8)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5eed9679-7182-4ee0-b0bc-0db942f922a9))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2aff0c40-5c52-432d-baf5-ae620374bb71))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f1b7bec7-1ef3-4c08-9ad6-cdef0d6e5add))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 67774997-efd6-4188-baae-1ddf137e27d2))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 318ee548-7775-4fde-b681-3853c344b35a))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ed487898-8308-4f30-aaf3-3a822212b3f5))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0b2fc530-de2b-4c8b-b0f5-647b1c932a4c))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 434ddf1d-f611-4366-bb3f-cafa015cbde5))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7e98b6b6-7a72-48b9-a68f-4c2e1407fe4a))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 85098511-1bab-416b-89ae-ba1cad4dd67c))
+    (pad "1" smd roundrect (at -0.775 0 270) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 1831567d-bbbf-4e1e-9f5a-1373b320f57d))
+    (pad "2" smd roundrect (at 0.775 0 270) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 24 "Net-(U4D-+)") (pintype "passive") (tstamp e2669cc9-a46c-45db-bc0a-918a225cf534))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 0f16764f-7a76-44ab-a2c1-f04d4df36f26)
+    (at 55.118 77.216 180)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/ed2c0446-92a4-4302-b2b0-ed092e198e59")
+    (attr smd)
+    (fp_text reference "R69" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp ae2a2aaf-18d5-4ab2-bf77-6c08f235b23e)
+    )
+    (fp_text value "10K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 387045c2-9c44-45bc-abc9-6d789785f054)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 88a65920-2b68-4a3d-8c23-a93c6a9b699b)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2ebe81e7-8573-4839-a5bf-38383d584acd))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 176c63a9-cc5c-4c55-b87e-368e9a742a79))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8018fd6c-0db6-448c-aee4-379a8f67d8ee))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f3ff46a0-38cb-4c94-be9c-cf8afe1d94c7))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8e687082-3f28-41de-b3fd-df03e76e425d))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 756b3608-af9d-40ab-afd1-a6466f5290d5))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cd7b987a-82bd-4210-bb7d-7c79d6fddefd))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8cd7f2b6-8c2d-48f8-8612-2d32dd2e1800))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 50acd1b5-9573-414c-b28f-2a318139e733))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 869f143a-382d-4151-b8d7-44118c0ccc95))
+    (pad "1" smd roundrect (at -0.825 0 180) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 78 "/frontend/OPA5") (pintype "passive") (tstamp 131c5acd-32a2-43c0-b0b3-f7e1deca0f61))
+    (pad "2" smd roundrect (at 0.825 0 180) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 210 "Net-(U3D--)") (pintype "passive") (tstamp c1fb6df8-f965-4943-8ebd-307ef06a6ada))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Package_TO_SOT_SMD:SOT-23-6" (layer "F.Cu")
+    (tstamp 10188651-ef51-4f7d-9162-568db2ca3323)
+    (at 49.022 110.871 180)
+    (descr "SOT, 6 Pin (https://www.jedec.org/sites/default/files/docs/Mo-178c.PDF variant AB), generated with kicad-footprint-generator ipc_gullwing_generator.py")
+    (tags "SOT TO_SOT_SMD")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "负压电�泵")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/9feb2207-dce4-457d-a39f-7f84dbb8779a")
+    (attr smd)
+    (fp_text reference "U12" (at 2.667 -0.508 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 97fe7238-6500-488f-8779-168b4d6c723d)
+    )
+    (fp_text value "SGM3204" (at 0 2.4) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp b74d587c-70c7-4ea6-80d0-7f3334c23ac7)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 9c80fa70-bbed-4dba-981d-ac70063d9b3a)
+    )
+    (fp_line (start 0 -1.56) (end -1.8 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp da67b777-fe48-4207-afb8-4962a2ea7b6c))
+    (fp_line (start 0 -1.56) (end 0.8 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a7215b62-9a39-4349-9187-39051fceac45))
+    (fp_line (start 0 1.56) (end -0.8 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4cdde4ad-6851-48c1-a016-12bc8db3b8be))
+    (fp_line (start 0 1.56) (end 0.8 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 63625300-2c3e-4efc-9f22-9ad41831ff25))
+    (fp_line (start -2.05 -1.7) (end -2.05 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 23f2dafc-2061-48ef-952c-ae58ab7b82c3))
+    (fp_line (start -2.05 1.7) (end 2.05 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5193f93a-fab2-47f8-af83-d63063f88c29))
+    (fp_line (start 2.05 -1.7) (end -2.05 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e4eef044-98d3-4e88-88f5-3535cab2f19e))
+    (fp_line (start 2.05 1.7) (end 2.05 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4fb8dd61-2be2-416f-a114-0bfe10cfa070))
+    (fp_line (start -0.8 -1.05) (end -0.4 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp bb3b7cff-06e0-4999-aa8a-c3f22f1b9e4e))
+    (fp_line (start -0.8 1.45) (end -0.8 -1.05)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8508284a-bd29-4a7e-9b20-94ea90a068be))
+    (fp_line (start -0.4 -1.45) (end 0.8 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp dc69dbf8-3afb-4a74-8029-fa628e5b547f))
+    (fp_line (start 0.8 -1.45) (end 0.8 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8fe4b85f-976f-4c71-8ba5-adeb431b18df))
+    (fp_line (start 0.8 1.45) (end -0.8 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b76ae4b2-42df-4b9a-a3d6-17886da56752))
+    (pad "1" smd roundrect (at -1.27 -0.95 180) (size 1.325 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 27 "-5V") (pinfunction "OUT") (pintype "passive") (tstamp 5d321b50-0379-4d2c-8611-6a773cd2a27d))
+    (pad "2" smd roundrect (at -1.27 0 180) (size 1.325 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pinfunction "IN") (pintype "passive") (tstamp e093530c-cf11-4eea-94f7-a119cb711d86))
+    (pad "3" smd roundrect (at -1.27 0.95 180) (size 1.325 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 52 "Net-(U12-C_{N})") (pinfunction "C_{N}") (pintype "passive") (tstamp 1a6dc98f-a447-4472-b70b-2fd5ec7ba56c))
+    (pad "4" smd roundrect (at 1.27 0.95 180) (size 1.325 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "GND") (pintype "passive") (tstamp c55c4997-ce45-4868-8abf-bebfd6e31ceb))
+    (pad "5" smd roundrect (at 1.27 0 180) (size 1.325 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pinfunction "EN") (pintype "passive") (tstamp 6971f841-021b-424c-8f7e-0e8f7f5e687f))
+    (pad "6" smd roundrect (at 1.27 -0.95 180) (size 1.325 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 51 "Net-(U12-C_{P})") (pinfunction "C_{P}") (pintype "passive") (tstamp 45a323c7-3223-4925-899a-cf55f9154705))
+    (model "${KICAD6_3DMODEL_DIR}/Package_TO_SOT_SMD.3dshapes/SOT-23-6.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Connector_IDC:IDC-Header_2x08-1MP_P2.54mm_Latch6.5mm_Vertical" (layer "F.Cu")
+    (tstamp 106482d6-e608-4faf-8181-fc655ae2bf74)
+    (at 88.675 77.597)
+    (descr "Through hole IDC header, 2x08, 2.54mm pitch, DIN 41651 / IEC 60603-13, double rows, 6.5mm latches, mounting holes, https://docs.google.com/spreadsheets/d/16SsEcesNF15N3Lb4niX7dcUr-NY5_MFPQhobNuNppn4/edit#gid=0")
+    (tags "Through hole vertical IDC header THT 2x08 2.54mm double row")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Generic connector, double row, 02x08, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/)")
+    (property "ki_keywords" "connector")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/b5f69c19-571e-4661-bb89-f90dfeac2841")
+    (attr through_hole)
+    (fp_text reference "J7" (at -2.696 -11.811) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp f238eb8f-6ccb-49bc-91c0-09b595b76fd1)
+    )
+    (fp_text value "Conn_02x08_Odd_Even" (at 1.27 36.25) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp f9241081-e16b-4476-bbe2-eadc9deb9868)
+    )
+    (fp_text user "${REFERENCE}" (at 1.27 8.89 90) (layer "F.Fab")
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp feef38dd-11ef-43b1-bebd-47d29149ad3c)
+    )
+    (fp_line (start -4.63 -0.5) (end -4.63 0.5)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2b7a0d6c-f364-4220-b02b-10b15fd06e81))
+    (fp_line (start -4.63 0.5) (end -3.63 0)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c3c6116d-a22f-4f49-af12-b1b80cde1703))
+    (fp_line (start -3.63 0) (end -4.63 -0.5)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 38d0ca0e-07c2-459e-9d4a-ed4308342720))
+    (fp_line (start -3.24 -11.08) (end -3.24 29.03)
+      (stroke (width 0.3) (type solid)) (layer "F.SilkS") (tstamp eb03ec5f-1d34-4c30-bfa9-17b14a2c0b03))
+    (fp_line (start -3.24 -11.08) (end 5.78 -11.08)
+      (stroke (width 0.3) (type solid)) (layer "F.SilkS") (tstamp 7298070f-62bf-4831-90cb-e99de2abee13))
+    (fp_line (start -3.24 6.84) (end -1.93 6.84)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 911908a6-b9a4-4e97-99d0-441e69848e0f))
+    (fp_line (start -3.24 29.03) (end 5.78 29.03)
+      (stroke (width 0.3) (type solid)) (layer "F.SilkS") (tstamp c01a47c0-2f3d-4e6d-b0e0-dde60296b32f))
+    (fp_line (start -1.93 -3.92) (end 4.47 -3.92)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp dd913378-e3c6-4e38-8f34-5a5c88157782))
+    (fp_line (start -1.93 6.84) (end -1.93 -3.92)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1648c250-a3b4-4e19-bf2c-038bc57535d7))
+    (fp_line (start -1.93 10.94) (end -3.24 10.94)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5ff0739a-1357-4450-be3c-9bdcb409b59e))
+    (fp_line (start -1.93 10.94) (end -1.93 10.94)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3b13385c-d454-4942-af0b-8a31bf07bbd5))
+    (fp_line (start -1.93 21.7) (end -1.93 10.94)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 20171046-b7fa-4680-b2d6-d3cb6c9584ec))
+    (fp_line (start 4.47 -3.92) (end 4.47 21.7)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 034ae4c0-84d0-4fd6-8d79-cf651632fa40))
+    (fp_line (start 4.47 21.7) (end -1.93 21.7)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d8c9586f-7aae-491d-a99a-f85d62cc289c))
+    (fp_line (start 5.78 -11.08) (end 5.78 29.03)
+      (stroke (width 0.3) (type solid)) (layer "F.SilkS") (tstamp cf0e79f6-efa5-4e7f-9dc5-30cfd8c8f166))
+    (fp_line (start -3.13 -9.97) (end -2.13 -10.97)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 561c397d-d76f-44ea-a99e-e12455390e2e))
+    (fp_line (start -3.13 6.84) (end -1.93 6.84)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c3a43524-44f9-4c48-a73d-7d765559905b))
+    (fp_line (start -3.13 28.75) (end -3.13 -9.97)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0cee76bb-f9fd-49e8-b511-66193fca172a))
+    (fp_line (start -2.13 -10.97) (end 5.67 -10.97)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 95fa1c15-685e-4f6a-965e-ca1cc6f7b759))
+    (fp_line (start -1.93 -3.92) (end 4.47 -3.92)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9791383b-b8db-4aa8-981e-fd339c42a756))
+    (fp_line (start -1.93 6.84) (end -1.93 -3.92)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4b6f7b08-e200-49eb-a392-3fc313666191))
+    (fp_line (start -1.93 10.94) (end -3.13 10.94)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ce777be1-4383-4961-bd4e-bde956320d82))
+    (fp_line (start -1.93 10.94) (end -1.93 10.94)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 28a9db9b-5ef0-4b43-9223-3488238db1b8))
+    (fp_line (start -1.93 21.7) (end -1.93 10.94)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 47ef4d0d-978b-4727-baff-0dfd80692631))
+    (fp_line (start 4.47 -3.92) (end 4.47 21.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 925e132f-d607-4a49-823c-8622b33d6e49))
+    (fp_line (start 4.47 21.7) (end -1.93 21.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4c4fdcf3-d305-48ff-811a-bd05d66147a7))
+    (fp_line (start 5.67 -10.97) (end 5.67 28.75)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e82295e7-9b5f-42b5-b813-cec399d13e7b))
+    (fp_line (start 5.67 28.75) (end -3.13 28.75)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp fd0505c7-56d7-49cb-b378-b5c2f900b39a))
+    (pad "" np_thru_hole circle (at 1.02 -8.94) (size 2.69 2.69) (drill 2.69) (layers "*.Cu" "*.Mask") (tstamp 2a8a32c4-5aae-4aa1-a394-8c46e4dfaad4))
+    (pad "" np_thru_hole circle (at 1.02 26.72) (size 2.69 2.69) (drill 2.69) (layers "*.Cu" "*.Mask") (tstamp d80741f7-2844-4785-9135-ffd48d26607f))
+    (pad "1" thru_hole roundrect (at 0 0) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask") (roundrect_rratio 0.1470588235)
+      (net 108 "/interface/DIN1") (pinfunction "Pin_1") (pintype "passive") (tstamp 777edcdc-9a78-40d3-94c7-bc3b6a7aea49))
+    (pad "2" thru_hole circle (at 2.54 0) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_2") (pintype "passive") (tstamp 39b4c64f-34ee-4733-99bb-8cc5f61a0ff6))
+    (pad "3" thru_hole circle (at 0 2.54) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 181 "down") (pinfunction "Pin_3") (pintype "passive") (tstamp 39f0bdee-af4f-4576-8734-15ee23e93150))
+    (pad "4" thru_hole circle (at 2.54 2.54) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_4") (pintype "passive") (tstamp ac61d355-a318-4cae-892d-7ec4a0b06819))
+    (pad "5" thru_hole circle (at 0 5.08) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 182 "up") (pinfunction "Pin_5") (pintype "passive") (tstamp b3446808-841a-433c-be55-bfeef7a73db1))
+    (pad "6" thru_hole circle (at 2.54 5.08) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_6") (pintype "passive") (tstamp 2885dd45-bd61-4d10-a731-6e9f132b3df6))
+    (pad "7" thru_hole circle (at 0 7.62) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 183 "service") (pinfunction "Pin_7") (pintype "passive") (tstamp e11a299e-3ab5-4eee-b2d0-9d436265686e))
+    (pad "8" thru_hole circle (at 2.54 7.62) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_8") (pintype "passive") (tstamp fdd3b161-343e-4ae1-89c5-97fe37c5e324))
+    (pad "9" thru_hole circle (at 0 10.16) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 184 "enter") (pinfunction "Pin_9") (pintype "passive") (tstamp 915e8b60-a4ac-413d-9151-9c0cdf086d88))
+    (pad "10" thru_hole circle (at 2.54 10.16) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_10") (pintype "passive") (tstamp ac1f2151-6368-4cbd-a27c-965ec7ca52c4))
+    (pad "11" thru_hole circle (at 0 12.7) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 185 "test") (pinfunction "Pin_11") (pintype "passive") (tstamp 11d0cbe9-fbbc-42df-948a-5531d778659a))
+    (pad "12" thru_hole circle (at 2.54 12.7) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_12") (pintype "passive") (tstamp bc3b4b88-dd12-4b2e-940e-0b495fa630a5))
+    (pad "13" thru_hole circle (at 0 15.24) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 186 "coin") (pinfunction "Pin_13") (pintype "passive") (tstamp 41c13300-da8c-4fca-837e-79d0f7d8bdfa))
+    (pad "14" thru_hole circle (at 2.54 15.24) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_14") (pintype "passive") (tstamp 6af8b2da-b36a-4e72-8e71-324079b052d0))
+    (pad "15" thru_hole circle (at 0 17.78) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 109 "/interface/DIN8") (pinfunction "Pin_15") (pintype "passive") (tstamp 5bc44a53-6dc4-4bac-9a9b-10d4940dd92d))
+    (pad "16" thru_hole circle (at 2.54 17.78) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_16") (pintype "passive") (tstamp dfc19a75-bbb0-427b-b33f-0d5f4b9af958))
+    (model "${KICAD6_3DMODEL_DIR}/Connector_IDC.3dshapes/IDC-Header_2x08-1MP_P2.54mm_Latch6.5mm_Vertical.wrl" hide
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+    (model ":KICAD7_3DMODEL_DIR:Connector_IDC.3dshapes/IDC-Header_2x08_P2.54mm_Vertical.step" hide
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0402_1005Metric" (layer "F.Cu")
+    (tstamp 12a4b03f-a450-4457-92cf-047db8968af1)
+    (at 74.295 31.877 180)
+    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/77061336-53ae-4214-952e-18e2823c6ed0")
+    (attr smd)
+    (fp_text reference "C55" (at 0 1.016) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 1d097e41-278d-46eb-aac3-803760447761)
+    )
+    (fp_text value "100nF/50V" (at 0 1.16) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 1053b584-660b-4d50-b578-014a286960a8)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.25 0.25) (thickness 0.04)))
+      (tstamp bc712875-280b-42bb-91a3-06b6757b80e3)
+    )
+    (fp_line (start -0.107836 -0.36) (end 0.107836 -0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 287cb616-9df3-4a82-b801-09cc460ebd9b))
+    (fp_line (start -0.107836 0.36) (end 0.107836 0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 39059bb1-bc04-4eb2-a8ee-69b859b7802f))
+    (fp_line (start -0.91 -0.46) (end 0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp be8ec217-498b-4b21-a344-469872ef39a4))
+    (fp_line (start -0.91 0.46) (end -0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c7adddef-dce2-4f7d-b559-b7684f183cf5))
+    (fp_line (start 0.91 -0.46) (end 0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6a2236b3-863c-4163-b92b-d75185b4cd83))
+    (fp_line (start 0.91 0.46) (end -0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 71186a88-767d-4868-8fb9-b4366ac1a244))
+    (fp_line (start -0.5 -0.25) (end 0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0a40fc27-e52a-45c1-bde4-05381f882894))
+    (fp_line (start -0.5 0.25) (end -0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0d6b68ef-296c-4492-a477-1b1edff69297))
+    (fp_line (start 0.5 -0.25) (end 0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f6c0ca6f-2411-4917-8559-56f7dc355425))
+    (fp_line (start 0.5 0.25) (end -0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp da6cfa1c-2104-4716-b923-ab1a08b95b49))
+    (pad "1" smd roundrect (at -0.48 0 180) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 37 "STM_VCC") (pintype "passive") (tstamp c5d07157-eb32-47b7-be03-ae345d57e9b9))
+    (pad "2" smd roundrect (at 0.48 0 180) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 0a6f109d-5b1f-4ee7-8c73-5faaac8d5cfc))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 1427e865-70b5-421e-b768-11da730b588c)
+    (at 57.912 37.084 -90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/63ec6da4-38af-44e7-867c-121091ca5232")
+    (attr smd)
+    (fp_text reference "R90" (at 0 -1.397 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 1d64adf9-9a95-48de-885e-d22749dd8b13)
+    )
+    (fp_text value "1K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 4f9e7586-bc51-4306-ac3a-7878130b4edc)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp bc06c753-374f-4d45-b721-aaed65f93cb1)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4776d506-8d15-43cc-b80e-8fb1533ea005))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 52c7d9a4-2f5a-4d53-bd42-d533b7603691))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e324c31a-c43a-4657-a859-062f0f4a3e90))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp feee8fe8-d1ca-4098-bb48-0989c4c8a297))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5ab5a6ad-068e-4701-af36-b77b3ae86912))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 888cf074-96e9-43bf-a176-c7181789ddf1))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9d273e19-a7dd-4ff4-8b26-7896e9c90d2a))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8855c96b-f3a4-4264-bff1-be9c64199c5a))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ef3ddbf1-a74a-42dc-af8f-a9e501aca19f))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 90727a47-0d81-4a3f-943a-d9aa00456a7a))
+    (pad "1" smd roundrect (at -0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 62 "/frontend/OPA1") (pintype "passive") (tstamp 3ccf0d6b-92f0-4d0c-96da-5fbe6674d470))
+    (pad "2" smd roundrect (at 0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 34 "ADC1") (pintype "passive") (tstamp eb1dee5e-b408-4e27-8ef2-eaea7bbb801e))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Package_TO_SOT_SMD:SOT-23" (layer "F.Cu")
+    (tstamp 148d3ddc-a947-49ea-a4b6-c264254d832a)
+    (at 38.989 64.643)
+    (descr "SOT, 3 Pin (https://www.jedec.org/system/files/docs/to-236h.pdf variant AB), generated with kicad-footprint-generator ipc_gullwing_generator.py")
+    (tags "SOT TO_SOT_SMD")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "schottky barrier diode")
+    (property "ki_keywords" "schottky diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/f610ae85-3be3-43a9-91ce-01add1a77a7e")
+    (attr smd)
+    (fp_text reference "D4" (at 0 2.286) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 0dbad749-9f06-4e1e-afd0-e031425af57f)
+    )
+    (fp_text value "BAT54S" (at 0 2.4) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp f405c537-62bc-450e-b6a2-15148aa137ab)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.32 0.32) (thickness 0.05)))
+      (tstamp 1e2b19f1-80f7-4c76-a794-daa769ca888d)
+    )
+    (fp_line (start 0 -1.56) (end -1.675 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 45c7ebcb-e2de-4c8f-8614-53f77e8922c4))
+    (fp_line (start 0 -1.56) (end 0.65 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 343712ca-1816-44ab-a6bc-8d18be59f76b))
+    (fp_line (start 0 1.56) (end -0.65 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b1bfe57c-80ca-4923-9217-8823afb3be63))
+    (fp_line (start 0 1.56) (end 0.65 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 564b7458-8c1c-493c-93cc-8c15eba6f79d))
+    (fp_line (start -1.92 -1.7) (end -1.92 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp bce2e503-8fbf-4782-96a2-3c1e863f20fa))
+    (fp_line (start -1.92 1.7) (end 1.92 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d821e49f-d9b2-49c7-b2a1-a2f160fa8c91))
+    (fp_line (start 1.92 -1.7) (end -1.92 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 23c4a6dd-dbac-432e-a853-232ceb5cdb92))
+    (fp_line (start 1.92 1.7) (end 1.92 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ba0ddfc4-1d4b-49a7-a7cf-897571d6953f))
+    (fp_line (start -0.65 -1.125) (end -0.325 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 02dd2784-a324-4f9b-915b-e2c1956f0fd3))
+    (fp_line (start -0.65 1.45) (end -0.65 -1.125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 792a360f-c355-4418-9d5a-99691ebe9dea))
+    (fp_line (start -0.325 -1.45) (end 0.65 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 69b953ce-4326-4878-b1e3-446067dfc011))
+    (fp_line (start 0.65 -1.45) (end 0.65 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp eaf53cfb-7fc7-4ec7-a16f-12f749ae0398))
+    (fp_line (start 0.65 1.45) (end -0.65 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 458b1663-6dcb-44d0-a89a-82738e5b170b))
+    (pad "1" smd roundrect (at -0.9375 -0.95) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 27 "-5V") (pintype "passive") (tstamp 9b4755ee-5a35-49f6-afd1-e3b7e76e8ed1))
+    (pad "2" smd roundrect (at -0.9375 0.95) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pintype "passive") (tstamp 02189c55-2023-4fb4-aa95-801ecd6b3bce))
+    (pad "3" smd roundrect (at 0.9375 0) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 8 "Net-(C4-Pad2)") (pintype "passive") (tstamp 99d166f8-f620-46f5-aaf9-e3a8617e024c))
+    (model "${KICAD6_3DMODEL_DIR}/Package_TO_SOT_SMD.3dshapes/SOT-23.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 14a1afb2-638b-4cfd-8d49-c4f52957ebbc)
+    (at 55.626 67.31 -90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/2eaec96b-ca0f-4aef-8bb0-f4dae346eb84")
+    (attr smd)
+    (fp_text reference "R85" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 44ffedd3-85b3-4f83-a737-19c0c6af1213)
+    )
+    (fp_text value "1K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 7bed8741-bcb2-4803-a5c6-b223c00f4a35)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 826d26c3-825f-45c4-93c8-c6781aa146c8)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ac426750-b833-4fe7-b625-71e38e215177))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5e24090a-d365-40ee-bb2a-4abcda6bf034))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d84ad444-0c04-4cdf-8290-288760b065c8))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0c8cb30b-d189-41f3-91c8-4cdb73cc8e6f))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c4ed052d-604e-416f-8b40-48932069cb38))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3527d15b-6905-4a9b-b755-11087ebb637f))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 319fa198-2ac1-4f89-a8de-9bd9609bce62))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 449d4489-0249-4ad6-8de1-1a1454cf0585))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1f4b44c1-4a2c-40c4-84fb-757144189e19))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 94bd6e7a-4f63-4f01-8a30-331837bfdf62))
+    (pad "1" smd roundrect (at -0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 68 "/frontend/OPA4") (pintype "passive") (tstamp e86ec5f8-a3db-46b9-ace1-06f09128deb2))
+    (pad "2" smd roundrect (at 0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 7e9578e0-f58b-4eb6-84c8-8fe616094bf7))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 158c87d5-c9de-40d1-af19-f11d698c256a)
+    (at 55.118 98.298 180)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/50e38fc8-c563-4adc-9737-493e7e91e88c")
+    (attr smd)
+    (fp_text reference "R72" (at -2.794 0.508) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 52d226ae-5cb4-42d7-83c2-8ccc72690f72)
+    )
+    (fp_text value "10K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 07d14498-1051-45d8-ac34-d96c7435cf1f)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 9e7d9919-ccf0-4e72-bd30-4c9ad146305a)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8c822344-85b1-4d19-83f6-b74f681b512a))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 0256f032-9cf6-457c-9791-7a3023ae26ad))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp dd621ea7-1627-4b8e-a220-c8200ce50183))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e2f06776-cdd9-4c67-99b9-66c7b04eac73))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f7a8446b-13f7-4237-9cae-a13cfe478bec))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 142971b4-7688-4235-9927-9376f2eb3133))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 951df499-f8a7-4a40-b7b2-8008f2af3178))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4197ce96-8a88-4510-891b-80060f5cdfa3))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 026529a5-9cdd-47b0-a691-33e54a18b86f))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 61ca469c-c31e-4129-9009-f29e95a306c9))
+    (pad "1" smd roundrect (at -0.825 0 180) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 84 "/frontend/OPA8") (pintype "passive") (tstamp 65fb4c3f-8129-450c-b963-8cfa2ab402f8))
+    (pad "2" smd roundrect (at 0.825 0 180) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 213 "Net-(U4C--)") (pintype "passive") (tstamp b6c0b915-ff09-4d22-9123-72c4061d190d))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 1665ef97-ddb0-4c13-9388-5750c26df5cd)
+    (at 55.118 41.656 180)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/4892ec83-a5c7-40b8-9a6b-a4d2c72329c7")
+    (attr smd)
+    (fp_text reference "R33" (at -2.794 -0.635) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp d1803032-38cd-4a43-b851-bff661cb4788)
+    )
+    (fp_text value "10K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 9befe294-c878-42f2-9aaf-0edb779fd9be)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp e9b7c4e5-f668-4df0-b26c-0cc2c16fa31a)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1d44d068-17fb-41e1-a15c-bb3be109914f))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 41a7237a-d9e3-447a-8518-1c0cee24ec48))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b8afac9c-3b8d-408d-9dfe-77c736405d23))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 317c9be3-f980-452f-b5db-5ec1a7f3acc8))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8bc9d020-94af-48d6-9fad-f845ea62b871))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 24dc12fd-9ef5-4117-a63a-25bf383d67c9))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 416f7eb2-6566-41a3-a6d8-6e8db277c86d))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 94870748-5eaf-4fbd-a9a7-5b207efc9502))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f7f7d04b-3394-47ab-83e4-1c97e4f92724))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2b15316d-cf19-4d6f-be16-f3957dc324aa))
+    (pad "1" smd roundrect (at -0.825 0 180) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 62 "/frontend/OPA1") (pintype "passive") (tstamp a91fd648-1455-459e-8a7b-a14004691c35))
+    (pad "2" smd roundrect (at 0.825 0 180) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 202 "Net-(U1D--)") (pintype "passive") (tstamp a08bba64-81a8-424e-acf2-c456de20c10f))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:SOD_323_1" (layer "F.Cu")
+    (tstamp 1693ff78-482a-441d-9f3e-bc0c3b8d3a75)
+    (at 48.768 72.136 -90)
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "75V 0.15A Fast switching Diode, SOD-323")
+    (property "ki_keywords" "diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/419e10d9-5659-46b8-874b-8dec597007b4")
+    (attr smd)
+    (fp_text reference "D17" (at 0 -1.651 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 3ff048ca-b440-4a81-af5c-6d329cc1a0ce)
+    )
+    (fp_text value "1N4148WS" (at 0 1.651 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp c6108ff9-b687-40ac-8ec5-f1b4b061b749)
+    )
+    (fp_line (start -1.905 -0.8255) (end -1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b01f8b5f-75c2-4f51-a45b-517d4f4b7ae1))
+    (fp_line (start -1.905 0.8255) (end 1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 7d9f3dd4-1e75-495d-841d-5e9f73696a8e))
+    (fp_line (start -0.5715 -0.508) (end -0.5715 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 28b03b14-1a00-4b02-9f70-61be85017c9c))
+    (fp_line (start -0.5715 0.508) (end -0.381 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2a907147-9519-4948-a29d-9aa098336ce3))
+    (fp_line (start -0.381 -0.508) (end -0.5715 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c1977006-eb9f-466f-895d-88efa0f4a2cb))
+    (fp_line (start -0.381 0.508) (end -0.381 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ec6bd287-73dc-4853-9a5f-089aeaa103ff))
+    (fp_line (start 1.905 -0.8255) (end -1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8cf09392-f5e0-4a90-af7f-45a349636448))
+    (fp_line (start 1.905 0.8255) (end 1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 03788939-6e6b-446c-8030-92dc6161575b))
+    (fp_line (start -2 -0.95) (end -2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp cd3b19f4-6f0e-4d05-b8b6-c8e1f4ebcdcd))
+    (fp_line (start -2 -0.95) (end 2 -0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 02673b26-702e-4ada-aff7-98d0d9566916))
+    (fp_line (start -2 0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6a104304-4950-4504-934e-ea92150943cc))
+    (fp_line (start 2 -0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 20579954-4bbe-42e6-ab8b-8ed3e03ccd9b))
+    (fp_line (start -0.9 -0.7) (end 0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a04a7edc-e084-4137-b905-6fa956b82c43))
+    (fp_line (start -0.9 0.7) (end -0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b83f53c0-154b-4992-a77a-e733685887b4))
+    (fp_line (start -0.3 -0.35) (end -0.3 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp dbb2effd-e0e7-4bfa-9f84-3c64ced29cb2))
+    (fp_line (start -0.3 0) (end -0.5 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1d270d6f-58da-4b20-a131-6e669e7f4dc3))
+    (fp_line (start -0.3 0) (end 0.2 -0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 699b7e7d-d0c1-46d2-80f5-8e33fa462002))
+    (fp_line (start 0.2 -0.35) (end 0.2 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp dce5ecfd-2c73-41b3-8c0e-d2885524993e))
+    (fp_line (start 0.2 0) (end 0.45 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0194a434-0460-444c-9516-e57c26f396e8))
+    (fp_line (start 0.2 0.35) (end -0.3 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8d20e625-0ceb-4f67-bcb9-78447cc30e3d))
+    (fp_line (start 0.9 -0.7) (end 0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c4c8e25b-d741-4a80-ad25-403bf5adcfbd))
+    (fp_line (start 0.9 0.7) (end -0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 19018c5c-18d9-42ef-ad44-c93a59808321))
+    (pad "1" smd rect (at -1.25 0 270) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 70 "Net-(D17-K)") (pinfunction "K") (pintype "passive") (tstamp 3524c978-4e8e-40c7-84e3-89fe57c2caa0))
+    (pad "2" smd rect (at 1.25 0 270) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 71 "Net-(D17-A)") (pinfunction "A") (pintype "passive") (tstamp 5b766a4e-950e-4f1a-86f3-b3d035fcafed))
+    (model ":KICAD7_3DMODEL_DIR:Diode_SMD.3dshapes/D_SOD-323.step"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 18cd6e0c-f5ad-4cec-a334-016b53b0b47f)
+    (at 38.989 79.756)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/98c26dfa-29b7-446c-bf7c-ae54af3553a3")
+    (attr smd)
+    (fp_text reference "C10" (at -2.159 0.762 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 8014185c-c1e6-4923-a05e-0de26bcb7d2e)
+    )
+    (fp_text value "2.2nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp f78be489-6135-48a6-a4ba-827ead11d7c6)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 63ecc293-ef95-4d8e-940b-f246f04f31ec)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a698ed44-c8e0-4a99-92e8-cc0d8c291bf1))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 15a4eac7-9081-41b4-8ecb-6cdb7bc7dac1))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 69e13306-4fc2-42e6-ba11-d3485defdc3e))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 144503af-1463-433f-9fc1-e25774cb31b3))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 231f567f-b6b7-401b-bada-08720308f096))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 29952c9f-a2b3-4048-81fb-338d1dc77a39))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 90ef7c2d-1a42-49d1-ad92-e0b3076d5574))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp dc626fe9-988a-451b-8d62-3d66889df0a5))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4a9a3744-5219-4c7a-b86a-17620f465e85))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9e4f348c-0ce1-4861-aeba-cb30fe54cae9))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 16 "/frontend/IN6") (pintype "passive") (tstamp 7157dd30-527d-4185-9250-53edb6b42fa8))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 17 "Net-(C10-Pad2)") (pintype "passive") (tstamp 3fc222a3-ce31-4f9a-83ba-e7bcc28e9989))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 1ae36281-ffc2-4b8a-bb5a-8eaf0968706f)
+    (at 55.626 54.864 90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/72355f16-08cf-46df-a676-ca5e5d82f66a")
+    (attr smd)
+    (fp_text reference "R84" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp a55832d4-15c7-4524-abaa-e8b4dc78e1cc)
+    )
+    (fp_text value "1K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 6ed0b140-2996-4b0d-81cb-d3142f35470b)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp b784aa89-6ec3-4cc8-857c-b98877a61508)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 66148976-98ff-415a-8466-7488109fd6f7))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 92fd001b-a801-42e4-9a25-efa9632229f1))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 50efaee3-378b-4ce6-85df-a8f4bd1c7448))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp de188e53-448c-42a1-9b01-ca58d12193ff))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 006dfad9-9ccb-4186-af40-52b5760b2377))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 82e8a548-ad7c-400f-ad71-56a21da3e40d))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 66d2ae02-d180-42de-8d0b-0e93a3a04355))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 72636feb-ebe5-43e6-ba1e-c66880400e5e))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cf1a5521-a519-410b-b7a1-8f0d8db68170))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0aa3dbaf-560a-433d-84fd-a8aa426c61a7))
+    (pad "1" smd roundrect (at -0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 66 "/frontend/OPA3") (pintype "passive") (tstamp 1afa80ce-f236-4e71-832d-815d319a929f))
+    (pad "2" smd roundrect (at 0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp d9a25497-8de3-4af5-8373-216d4a14d6be))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 1b6a0560-0ca9-42d9-8a93-e50cdd5a745c)
+    (at 83.087 96.266)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/6fed1d79-e38c-4eb3-a60a-1b378ceecb59")
+    (attr smd)
+    (fp_text reference "C48" (at -2.696 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 9a54cc88-a02a-4801-a2f0-cbae27843ede)
+    )
+    (fp_text value "100nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 8c46aa54-d367-4ed3-9112-6ac60d73dbf5)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp c86b9335-d691-45d6-9d7d-8ea0f4531962)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 0de3dc61-7bd5-41e5-9941-69d4f20393da))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ce2fac04-7641-49c8-8e65-55278416c9e6))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 14b7b662-1f78-49e6-8b68-a08c26acf75a))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 97264cee-f55d-4207-81a0-68ccf714a521))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 92b7f567-0c0c-4cf7-980c-3f1b18df92d1))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5b2e5cd7-3747-4094-b6bc-30172ee2fbc3))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 57879848-fd78-4ff5-b946-4417a6458dd7))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5f48aad5-dc10-416a-b661-6604910ff3d5))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cea5fb1d-3439-45cd-8fd2-3d338d121021))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 008d2842-98ad-4479-a009-5399ba034842))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 6c9911c3-be9e-4175-8cf5-556f26385541))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 45 "X5") (pintype "passive") (tstamp 13393a67-f06f-4ed3-9660-09a01a7a7acf))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 1d075839-c9a5-4859-973a-c7b9197a96fe)
+    (at 73.914 39.37)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/3579314f-9550-4a28-b5f1-a1c99ce99288")
+    (attr smd)
+    (fp_text reference "C33" (at -2.667 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 8cce1a0b-6885-412d-8cfd-c8d8e0c2ab6c)
+    )
+    (fp_text value "10uF/16V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 760534c2-61a4-4f26-8189-85d5805d8af5)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp ab3eff30-3268-467b-836b-c6599f54b908)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b7bff86a-8b48-45aa-8da9-af52a4fb1f9a))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 466410f1-6f57-4c94-b43f-8fe2c253cebd))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 206e4f68-e1ad-417f-a331-f8d61c41dc6c))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1c7c9b4b-73c9-43be-91f4-981cf7aac21b))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8bb1c832-7ea2-480e-98da-f917cbdc38b8))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 21789ada-b915-4bd2-a37e-0accbe3e0b55))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 97588d20-7157-4ba0-ae41-bc5f27ab72f0))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e53459bc-2970-4057-ab8b-28f042121f11))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f2804928-737a-4d68-9ef5-363fe6a46900))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 73f3fb11-efb1-48cf-a117-c9779740e20c))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 36 "Net-(D25-K)") (pintype "passive") (tstamp 707cb508-896f-4663-9121-f797becf7113))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp bb52a215-6df4-4e8a-84be-0d5128ee0747))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:SOD_323_1" (layer "F.Cu")
+    (tstamp 22f156db-a7de-48d5-9e30-27309a2bba8c)
+    (at 54.991 39.751 180)
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "75V 0.15A Fast switching Diode, SOD-323")
+    (property "ki_keywords" "diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/d4e229b6-89e9-410f-acbf-3d57211e1de6")
+    (attr smd)
+    (fp_text reference "D9" (at -1.905 1.651 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 4b642046-aea5-40b2-b46c-94ac0e4e8d33)
+    )
+    (fp_text value "1N4148WS" (at 0 1.651 180) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp eb6b5881-cb01-4b79-90c1-eb2e00ba01c3)
+    )
+    (fp_line (start -1.905 -0.8255) (end -1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 006ab013-b61c-4c59-ba56-74465d2f899d))
+    (fp_line (start -1.905 0.8255) (end 1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bfcbfc64-c889-4dc0-96e9-c468d90acc68))
+    (fp_line (start -0.5715 -0.508) (end -0.5715 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp abf0114a-70e7-468b-86ba-b32ff14bdfaa))
+    (fp_line (start -0.5715 0.508) (end -0.381 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 578e8602-6a7e-4af7-a75d-c57840cf9aa9))
+    (fp_line (start -0.381 -0.508) (end -0.5715 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 01a6ccb2-2189-414a-b6fd-2b3e6f249daf))
+    (fp_line (start -0.381 0.508) (end -0.381 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 829a7c7b-e7d4-48fd-bafb-84a153a1ead5))
+    (fp_line (start 1.905 -0.8255) (end -1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 823bd970-f62a-419e-aef0-98e286745ef8))
+    (fp_line (start 1.905 0.8255) (end 1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d745b92b-b87e-40bb-8c10-926887896c86))
+    (fp_line (start -2 -0.95) (end -2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp af0b512b-8166-4569-ad34-1865cf1d78d9))
+    (fp_line (start -2 -0.95) (end 2 -0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 55373886-087b-4d68-ba2e-2994dadfa6db))
+    (fp_line (start -2 0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e0012a14-1dfc-47e1-abd6-187643d52f5d))
+    (fp_line (start 2 -0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 165c5cce-169d-4040-8612-53845a540d5d))
+    (fp_line (start -0.9 -0.7) (end 0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ad5e3318-d7df-43a5-bb5f-ff05421b0923))
+    (fp_line (start -0.9 0.7) (end -0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b91058a0-262f-428c-b027-f3f6442320f0))
+    (fp_line (start -0.3 -0.35) (end -0.3 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0014fd28-1e7f-4d79-8544-c9f1c5eabab9))
+    (fp_line (start -0.3 0) (end -0.5 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f1d67e49-3672-4306-a190-b0e683360710))
+    (fp_line (start -0.3 0) (end 0.2 -0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp eb611de2-656d-4bae-84ce-e281fe016551))
+    (fp_line (start 0.2 -0.35) (end 0.2 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b5b86ea5-860b-45e5-b4c5-8082db9e2a8c))
+    (fp_line (start 0.2 0) (end 0.45 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cce91ce9-9e06-40f5-a648-c730bfda302e))
+    (fp_line (start 0.2 0.35) (end -0.3 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d46cda43-fa59-4725-abca-a0754fe8d130))
+    (fp_line (start 0.9 -0.7) (end 0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1a176306-76a5-47c3-8437-e3afce0397bb))
+    (fp_line (start 0.9 0.7) (end -0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp acdc3aca-11b2-48cc-bf6a-14482b7556ed))
+    (pad "1" smd rect (at -1.25 0 180) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 62 "/frontend/OPA1") (pinfunction "K") (pintype "passive") (tstamp 95289f6d-3183-4489-ade2-394c543d793f))
+    (pad "2" smd rect (at 1.25 0 180) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 63 "Net-(D9-A)") (pinfunction "A") (pintype "passive") (tstamp 95b82669-c4d1-43f3-aea1-672dd39bb753))
+    (model ":KICAD7_3DMODEL_DIR:Diode_SMD.3dshapes/D_SOD-323.step"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:SOD_323_1" (layer "F.Cu")
+    (tstamp 25c2816c-6fe7-4ba1-8688-884f54f90262)
+    (at 48.768 67.818 90)
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "75V 0.15A Fast switching Diode, SOD-323")
+    (property "ki_keywords" "diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/e6aded25-5788-476c-b76d-e83d2281cde4")
+    (attr smd)
+    (fp_text reference "D8" (at 0 -1.651 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 3375323c-41f1-4e55-86ce-8539019c64c7)
+    )
+    (fp_text value "1N4148WS" (at 0 1.651 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 7c71c25e-a0bf-4dbc-b0fd-2079f673409b)
+    )
+    (fp_line (start -1.905 -0.8255) (end -1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2b016596-6e27-4030-bb59-b48fecf91043))
+    (fp_line (start -1.905 0.8255) (end 1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3e99282d-4cdb-4689-a5e9-9e88e790d2d2))
+    (fp_line (start -0.5715 -0.508) (end -0.5715 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6982a53b-07bd-4d90-b0c7-a4677129bc50))
+    (fp_line (start -0.5715 0.508) (end -0.381 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 70f1ffcb-2148-4313-a258-8d2a2073e8ce))
+    (fp_line (start -0.381 -0.508) (end -0.5715 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b29db1b0-5a1c-44b7-a748-66443b566fe6))
+    (fp_line (start -0.381 0.508) (end -0.381 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1849d492-9d2b-4dee-9648-359abe938df3))
+    (fp_line (start 1.905 -0.8255) (end -1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 60518af6-07e4-49b1-ba66-eca180678271))
+    (fp_line (start 1.905 0.8255) (end 1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 62b29293-00b5-4bcd-92ac-9f49888f8423))
+    (fp_line (start -2 -0.95) (end -2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d3b9e0e9-13ce-431f-ba6c-592b1f83af1d))
+    (fp_line (start -2 -0.95) (end 2 -0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 706b1e0e-b5fb-41ea-a4b7-dfa7b8a4996c))
+    (fp_line (start -2 0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3f642963-ccfa-4a71-b76c-46c903775672))
+    (fp_line (start 2 -0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp bfc94214-a4cc-4336-b1fe-84a482645b1f))
+    (fp_line (start -0.9 -0.7) (end 0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 027bee71-7395-4077-8b16-81f72d420a27))
+    (fp_line (start -0.9 0.7) (end -0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 29f12200-ac01-40ee-8f16-33934369d9dc))
+    (fp_line (start -0.3 -0.35) (end -0.3 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 90ed28ad-65e8-4829-ac28-7b1528164e96))
+    (fp_line (start -0.3 0) (end -0.5 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 68ea5618-e2a8-42a5-9689-27c885478d37))
+    (fp_line (start -0.3 0) (end 0.2 -0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d1f3e04e-0f78-4e1d-9be2-a95b9654eb82))
+    (fp_line (start 0.2 -0.35) (end 0.2 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9dabb28a-978d-4d9e-863e-b32de9d92071))
+    (fp_line (start 0.2 0) (end 0.45 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 28cc7d0f-ed9d-40d9-bd71-0852a8a3f059))
+    (fp_line (start 0.2 0.35) (end -0.3 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e8c2d97a-e92a-4fe0-a504-6ac2f62e5926))
+    (fp_line (start 0.9 -0.7) (end 0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1b02d2b3-8829-4b53-a10b-a042b6610504))
+    (fp_line (start 0.9 0.7) (end -0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8664e89c-fdb9-4fe0-b5d3-47de580e80b3))
+    (pad "1" smd rect (at -1.25 0 90) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 60 "Net-(D8-K)") (pinfunction "K") (pintype "passive") (tstamp ca607a28-0724-452e-85c4-c53261bf24df))
+    (pad "2" smd rect (at 1.25 0 90) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 61 "Net-(D8-A)") (pinfunction "A") (pintype "passive") (tstamp cfb39a46-30bd-4984-9694-836c17c59102))
+    (model ":KICAD7_3DMODEL_DIR:Diode_SMD.3dshapes/D_SOD-323.step"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:SOD_323_1" (layer "F.Cu")
+    (tstamp 283cee3e-f781-46bc-a006-4d5b8d804bb1)
+    (at 48.768 50.038 90)
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "75V 0.15A Fast switching Diode, SOD-323")
+    (property "ki_keywords" "diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/e6f3f079-8ffc-4a1d-9bad-992c902f17af")
+    (attr smd)
+    (fp_text reference "D6" (at 0 -1.651 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 995f1dde-c5f7-4abd-9cb4-2bf09fa59a5b)
+    )
+    (fp_text value "1N4148WS" (at 0 1.651 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp b6c34225-365e-4a0d-96ae-2cca23169f63)
+    )
+    (fp_line (start -1.905 -0.8255) (end -1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a461c501-2475-49c6-88ae-a52c63228c53))
+    (fp_line (start -1.905 0.8255) (end 1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1930f7dd-7382-4d0f-89f0-449cbc25021e))
+    (fp_line (start -0.5715 -0.508) (end -0.5715 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 865b295e-fccc-443c-b250-f96dab0ef6b4))
+    (fp_line (start -0.5715 0.508) (end -0.381 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 22553153-9bf5-428a-b160-250a359ecd2b))
+    (fp_line (start -0.381 -0.508) (end -0.5715 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2d732c58-cd7a-40a5-bea0-3fbfd0542e40))
+    (fp_line (start -0.381 0.508) (end -0.381 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e8a4b166-64d5-4642-8cb7-15946a2398c2))
+    (fp_line (start 1.905 -0.8255) (end -1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 99d50d78-6011-4e03-928f-ee1399df94ce))
+    (fp_line (start 1.905 0.8255) (end 1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 7a9168e8-58e1-44da-b113-6ecbd4950538))
+    (fp_line (start -2 -0.95) (end -2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9b19650b-7f6b-4ede-b3f8-4f5a62beed32))
+    (fp_line (start -2 -0.95) (end 2 -0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 92b52dda-8b9a-450d-b6c8-e13c0f870324))
+    (fp_line (start -2 0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 24bba9bd-f16d-406a-918b-ef81cc214457))
+    (fp_line (start 2 -0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 186b7aae-82cf-491a-9218-4956f419df41))
+    (fp_line (start -0.9 -0.7) (end 0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp db7eb296-8c47-483f-b26a-4bf7ffca251e))
+    (fp_line (start -0.9 0.7) (end -0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ce332199-7c84-4471-9ca4-d706c0d23534))
+    (fp_line (start -0.3 -0.35) (end -0.3 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5127c581-3eb2-4084-8e6b-74e8d2538803))
+    (fp_line (start -0.3 0) (end -0.5 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 79b702eb-d6a4-4a1c-b036-03e101ddc628))
+    (fp_line (start -0.3 0) (end 0.2 -0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7f35c743-1833-4eb8-a957-db2f6336dbd1))
+    (fp_line (start 0.2 -0.35) (end 0.2 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a484cca0-1f49-4d42-94c5-3edad339da14))
+    (fp_line (start 0.2 0) (end 0.45 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a8b5cf1e-cfd0-4c27-95a2-527d4a2c1754))
+    (fp_line (start 0.2 0.35) (end -0.3 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e5f41394-36a1-4f35-8803-5f0359b08f90))
+    (fp_line (start 0.9 -0.7) (end 0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 05b2c648-f0af-496a-96f9-3dab655735a6))
+    (fp_line (start 0.9 0.7) (end -0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp fdec00ff-bdc8-4030-b4c1-bcb052fcb68f))
+    (pad "1" smd rect (at -1.25 0 90) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 56 "Net-(D6-K)") (pinfunction "K") (pintype "passive") (tstamp ec3f489f-6272-47ca-aa52-37975ae0c83d))
+    (pad "2" smd rect (at 1.25 0 90) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 57 "Net-(D6-A)") (pinfunction "A") (pintype "passive") (tstamp 1676f6c6-e2b1-4d8c-942c-c67f8cfa97b2))
+    (model ":KICAD7_3DMODEL_DIR:Diode_SMD.3dshapes/D_SOD-323.step"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 2a5c3fcf-44fc-4eb9-8302-c25f563fc601)
+    (at 42.926 41.529)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/786432f2-77a7-4c55-a54a-465f782c4618")
+    (attr smd)
+    (fp_text reference "R1" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 8cef9e60-3a20-4c3a-8bb1-30779f33141d)
+    )
+    (fp_text value "1M" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 0cfbb763-e167-4bc0-ad61-6388d45218d2)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp fd47e2d4-e534-4f27-86d7-be1347ae4935)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 149fc739-ece1-4aa8-a006-d2c67bc37e93))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a6ed3fdc-01d3-42eb-a150-9c0e2f4d06da))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0ca09dae-7514-40b4-ab00-8fb1c5d4bc73))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c998f199-573d-4cda-ada9-64c7a33aafa9))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f9d19271-991e-4403-a108-fc4329b8eb9d))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b3d58eec-d8c3-42d2-9a70-120c11763563))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b0da4ad6-a9a6-468a-ac2d-14ad6c0db29c))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 708f6fc8-4ff1-4fda-ba01-9689064647d3))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 61aac12d-d0fa-4563-a1e7-289ff5319247))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 01b637ae-79ef-40e6-877f-e9889d914240))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 2 "Net-(C1-Pad2)") (pintype "passive") (tstamp 688efc56-b6f2-4a7c-9825-2ef603c7e885))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 01ef4660-4ab5-4f27-8977-7244aef41717))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 2b882305-cfca-4072-97ad-665b8d06b552)
+    (at 50.673 37.084 -90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/444a4b74-71b9-444c-af58-518e3b10e269")
+    (attr smd)
+    (fp_text reference "R25" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 918852dd-dbf3-4884-b42b-e7bf76de6ec5)
+    )
+    (fp_text value "47R" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 74fd5530-6d8c-4fb0-9f60-ac057bc08009)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 8b5f84bc-b6d2-4e96-a0bc-8d7103bfd252)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp cc0d1b4e-a7b8-48fa-be04-7b44ce9dc8b5))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 7cd97939-b3d7-4ab4-b646-969af78ec305))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 96ed79b2-1c58-4c22-ae32-24f6463d91d8))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8da893fd-e191-4b3c-aaec-f76ceb3cf99e))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c25ab36d-c8d9-483d-bf8d-cf8bdc6ace5a))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 99290baf-4b3b-485d-b6e1-54ec5bfcb8ae))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 99205932-0c18-4c70-a536-f37d96e74a9c))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a81d74a7-460b-4b78-8188-087219d76d35))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp add825e6-21ea-405e-a16d-a9e9c34f93d5))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9874f5cf-1207-42e7-9831-1691c4be7172))
+    (pad "1" smd roundrect (at -0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 54 "Net-(D5-K)") (pintype "passive") (tstamp 336c1e92-5a42-48b3-b8aa-babf4d8ec182))
+    (pad "2" smd roundrect (at 0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 10 "Net-(U1D-+)") (pintype "passive") (tstamp 81602ebc-1680-4b8f-8639-8991706bb296))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:SOD_323_1" (layer "F.Cu")
+    (tstamp 2bed53b8-19a3-4306-a639-a500fb3feb5a)
+    (at 54.991 46.863 180)
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "75V 0.15A Fast switching Diode, SOD-323")
+    (property "ki_keywords" "diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/fcf6ae9c-5d7e-4422-972a-698c3616a240")
+    (attr smd)
+    (fp_text reference "D10" (at -1.905 -2.032 270) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 344067a5-1ccb-4b80-8471-4e803993c05c)
+    )
+    (fp_text value "1N4148WS" (at 0 1.651 180) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp eb33de3c-0625-43e3-a778-0ee60fb9fd3d)
+    )
+    (fp_line (start -1.905 -0.8255) (end -1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 72d1e49f-ca82-465c-82e6-24cab9b3e389))
+    (fp_line (start -1.905 0.8255) (end 1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e884e4fb-a68f-4287-8e2d-92bca7905e7f))
+    (fp_line (start -0.5715 -0.508) (end -0.5715 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b7617e14-28da-4c9d-9d5c-e655936cb3c4))
+    (fp_line (start -0.5715 0.508) (end -0.381 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d5a2da8d-07f1-471b-ad5f-7c4b419a8d00))
+    (fp_line (start -0.381 -0.508) (end -0.5715 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4b4235ee-30cd-4c41-b7dd-772719b8000b))
+    (fp_line (start -0.381 0.508) (end -0.381 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3ebe557f-4bc9-4b48-b9eb-b60ab822035b))
+    (fp_line (start 1.905 -0.8255) (end -1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 9f0a09fe-3021-41d8-8f2c-fdf65935d541))
+    (fp_line (start 1.905 0.8255) (end 1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e20f9072-7ad8-49a5-b480-b98f2cd408e4))
+    (fp_line (start -2 -0.95) (end -2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7a814d78-4e1a-4ff5-908f-2feff1fcc5b6))
+    (fp_line (start -2 -0.95) (end 2 -0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp beb7b998-31e6-423d-8602-22060449e35a))
+    (fp_line (start -2 0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0e550a49-f21a-4ef0-bd59-4d73db077e64))
+    (fp_line (start 2 -0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 256250f2-d86b-4c7c-a5d9-30015e1f0adb))
+    (fp_line (start -0.9 -0.7) (end 0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2d7feaf0-ca9e-4096-9c68-ba3af0de0bdc))
+    (fp_line (start -0.9 0.7) (end -0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f4b21272-2c0b-4115-bd7c-9e866e33b3fd))
+    (fp_line (start -0.3 -0.35) (end -0.3 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 062689fe-577f-4ba3-9100-45b8bfecdd9b))
+    (fp_line (start -0.3 0) (end -0.5 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9215658b-96a2-4044-aa9f-08e071ca028d))
+    (fp_line (start -0.3 0) (end 0.2 -0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp fd98fd72-fafb-47ed-a6a4-80772db2a482))
+    (fp_line (start 0.2 -0.35) (end 0.2 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a88d2128-11fd-4004-9eee-d28fd22c8043))
+    (fp_line (start 0.2 0) (end 0.45 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e14859ab-3afc-4b7c-9906-c307f03b7818))
+    (fp_line (start 0.2 0.35) (end -0.3 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp eda7615a-f8e6-4c33-ae7f-d8fa1dcfb3a7))
+    (fp_line (start 0.9 -0.7) (end 0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp adcb49b2-583e-46aa-a762-a5b21e1be708))
+    (fp_line (start 0.9 0.7) (end -0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c8c1cadb-9f55-411c-89c6-fb2c52b3cdca))
+    (pad "1" smd rect (at -1.25 0 180) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 64 "/frontend/OPA2") (pinfunction "K") (pintype "passive") (tstamp d645817b-b71f-4cc7-8384-c9ba955f28f1))
+    (pad "2" smd rect (at 1.25 0 180) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 65 "Net-(D10-A)") (pinfunction "A") (pintype "passive") (tstamp 0f713d36-74e6-4984-ad21-2035bfc2f425))
+    (model ":KICAD7_3DMODEL_DIR:Diode_SMD.3dshapes/D_SOD-323.step"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 2d509126-9ba8-45dd-aa0e-0ee609b3bee5)
+    (at 38.989 42.418)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/982d1edc-414e-4677-825f-8afb30619acd")
+    (attr smd)
+    (fp_text reference "C1" (at -2.032 0.635 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 05fbc29b-ebf8-4f90-90bf-1986feabc3f5)
+    )
+    (fp_text value "2.2nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 9a14e21b-38fd-4a79-8eb9-beec3dd59685)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 93689383-8e0f-4c69-aba2-ca2417659b98)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 745c30f4-4ed3-4682-be6b-6d96c54749eb))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 69401d39-4e37-408b-9122-bf414369fde8))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c01867eb-f868-4f03-b039-d2bb757b0871))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 758623a3-ae47-47e3-b467-ce4795fbe9f0))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c638e039-9c0a-4ed2-a585-a85fa6e4e7be))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f46020ac-61bb-4bff-9d1f-556c4f2cddcb))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 769c105b-2f23-4b32-a5ff-465734419528))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a075fdca-3bd3-4c49-b89e-2a8fc4ec9718))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e10f8293-08ec-4c4f-bdec-8ee2d1cfb656))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 86bf831f-4bdd-480c-ab6a-6cf5b90322f7))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 1 "/frontend/IN1") (pintype "passive") (tstamp 0c6799f8-9004-40e9-9224-7b54542539f5))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 2 "Net-(C1-Pad2)") (pintype "passive") (tstamp 8169b090-5a84-4097-888f-6aebadfbfa88))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 2d9b1f4e-fef5-4a9b-b587-94778b33df38)
+    (at 83.087 94.615)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/90788731-bc02-4f8e-9431-a7ca710cb155")
+    (attr smd)
+    (fp_text reference "C49" (at -2.696 0.254) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp b2c16bd3-6290-4e65-8441-cf6ee485a5c7)
+    )
+    (fp_text value "100nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 53022555-1381-4720-bd1d-5451ad3b6839)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 0494cabb-46a7-4097-a7bc-61d44153a512)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6b01dd97-4332-4e49-99a5-129a9465af04))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ddad22ca-d0ff-4066-af49-1bd9f559c0bc))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp dbc4d900-5c25-4a45-918e-12a7e4ba6495))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6c19c6b5-9c5e-4590-8622-790a1cfbebb3))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 655f3b4a-5fe1-4ddb-bfab-a066270bcd0d))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e7ee7b3e-56a1-40b8-8948-44057bbcf6c4))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c82f74fd-3e79-4165-b3c4-60a347e749e4))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4ca3375e-13f3-4a05-a216-3ee08fd25e00))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9a0b1c98-f9b2-4d13-84a0-24e843eaabf7))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1b3e48ab-3998-4bee-b815-11781ac184f1))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 3aa07520-5439-4d1f-84e5-921c26e8f1b0))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 46 "X6") (pintype "passive") (tstamp 5a1a4527-fda0-477c-9d60-ead6c465a7a6))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 2de705d4-4e5b-4679-8141-0f25693bf23b)
+    (at 38.989 77.978)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/d67be1c6-15d2-411e-aafb-58a0334897f1")
+    (attr smd)
+    (fp_text reference "C9" (at -2.159 -0.508 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 9188240a-123f-416d-b5bd-846cf944c4a3)
+    )
+    (fp_text value "2.2nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 9a0736b4-ac1a-4367-a259-06955cd2c946)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 82d4c4c1-5028-4c95-a016-5c308ec44cbb)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f9d68785-ff67-4d84-91b7-3e634ceaf733))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f510b3fe-a79f-45ce-b1e8-ee897ac5ed1e))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 91f94e72-9605-459b-8473-8f3672a7dd84))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b40cf01a-ba2c-4c00-b8ba-7a6ffdc8fad8))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ea608195-0280-444c-9147-2efeea7a5291))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a70085d7-e37c-4600-9769-69bb154ae8b3))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ebe852de-4625-4c09-994d-8dcccbd67309))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5b3b94d4-18f9-4e3f-a761-7bd64862de91))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7c1e02ec-863a-4af8-8169-6a93e059e2d7))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b297daa7-6c74-40b1-991c-2336d5e73fa5))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 14 "/frontend/IN5") (pintype "passive") (tstamp a6c214d3-12fd-4200-957c-9e8a751457b3))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 15 "Net-(C9-Pad2)") (pintype "passive") (tstamp 0fe1e550-8a45-4ccd-a846-719e7868704d))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0402_1005Metric" (layer "F.Cu")
+    (tstamp 2fb6e851-1ffd-4d6d-8a91-9fcb6005f98c)
+    (at 67.437 100.711 -90)
+    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/6a48853c-5f1a-47e2-b9fd-d6e0c8b6edca")
+    (attr smd)
+    (fp_text reference "C40" (at 0 4.445 -90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp a6d24793-78b4-43c5-8952-1eff3bf4e32f)
+    )
+    (fp_text value "100nF/50V" (at 0 1.16 -90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 2042326b-0838-47ad-a0b6-e6dd8544be77)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 -90) (layer "F.Fab")
+        (effects (font (size 0.25 0.25) (thickness 0.04)))
+      (tstamp e8e88f1a-0557-44e1-ba5f-6026503d01fa)
+    )
+    (fp_line (start -0.107836 -0.36) (end 0.107836 -0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c2275d29-fb05-40c7-9784-5fbc9dfddb9b))
+    (fp_line (start -0.107836 0.36) (end 0.107836 0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f096ae9a-ca31-46b5-a671-8282c132698c))
+    (fp_line (start -0.91 -0.46) (end 0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7c5f4a8b-8a0d-4ad2-8a87-dfc6733beecd))
+    (fp_line (start -0.91 0.46) (end -0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 07552642-6034-4bf3-a7e4-646347f1488e))
+    (fp_line (start 0.91 -0.46) (end 0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8fe39d74-72ea-4f7e-8744-5c903c9bc78c))
+    (fp_line (start 0.91 0.46) (end -0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 698c6357-4a6d-464c-88ae-860a27bab9c3))
+    (fp_line (start -0.5 -0.25) (end 0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e0fb4919-be72-4c91-b7e9-f19823f6ba74))
+    (fp_line (start -0.5 0.25) (end -0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 55ba9261-7822-458c-a036-4cf792ce385c))
+    (fp_line (start 0.5 -0.25) (end 0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp adb52837-6d98-4d32-8408-c759105201fe))
+    (fp_line (start 0.5 0.25) (end -0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c8642b90-cd32-41b3-a2b0-0c570cdd2082))
+    (pad "1" smd roundrect (at -0.48 0 270) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 39 "WCH_VCC") (pintype "passive") (tstamp 19d7a8b1-32ae-4053-ba00-c1eaf71001f5))
+    (pad "2" smd roundrect (at 0.48 0 270) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp c670c2f1-a00a-4457-83bb-aebb1884ae2a))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 2fddfeec-e446-407e-b0a5-66724abecfb5)
+    (at 55.118 80.518 180)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/e7e9eb83-1e03-41ad-a93d-227f1c10935b")
+    (attr smd)
+    (fp_text reference "R70" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp aa00aae7-939e-4f46-90bf-364bbe2a7edc)
+    )
+    (fp_text value "10K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 7a29cc93-1464-4d5c-bc9c-19c191e5c666)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp b243f7a8-37d8-4f93-baa9-964126b6b17e)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 403a1f56-f2df-49b4-ab1b-40590782b3f4))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 12af4f62-4a8e-4351-afb4-f5b748e4333d))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d2c2f50c-7b8f-4d16-95b3-0cbbf389bf6f))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 143acde6-5452-4815-8441-856910239c8a))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0c64c051-dd45-4821-a49f-367d7a536820))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 79887174-5f6e-43c5-b69f-8fe642516b15))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b45aade9-97bb-443e-aec8-0428867b4196))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d0072985-cfbc-4d03-bad8-a9ec1710548b))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b7e736ff-189f-410f-9418-c35604b74118))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 57711f21-9b33-4777-bcbc-d7f1ba95d64e))
+    (pad "1" smd roundrect (at -0.825 0 180) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 80 "/frontend/OPA6") (pintype "passive") (tstamp ed7ff6f1-08c8-42b0-a06f-838efc7ae1df))
+    (pad "2" smd roundrect (at 0.825 0 180) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 211 "Net-(U3C--)") (pintype "passive") (tstamp 081e75ef-fff7-40b3-aa05-981fb639534c))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 2fe1b491-f7e3-490d-80b7-8e80bcddc707)
+    (at 52.324 72.644 -90)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/40d44a46-fe29-491e-bb4a-dca9324e5f1d")
+    (attr smd)
+    (fp_text reference "C13" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 13e4acff-bb53-4116-b083-84f4cbe42683)
+    )
+    (fp_text value "4.7uF/16V" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp a05f6388-db6b-4109-a5c5-fdc20d8c751f)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 3196fdbf-1bef-4c53-8f33-bb95ea17c62e)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 353d5011-46df-41d1-8883-3609d21a22fb))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8004a30a-ee07-4f2d-8bd2-f0504b814e5e))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a669798b-a07e-416f-aee5-dd02bf5dbfb3))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c9bd6101-5dba-4201-985b-9a24c1c51776))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b6016f8d-aa2d-45bc-8e88-e029b46bcb9d))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c6fd6e6d-e19f-4d87-baae-bf28d75583d4))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c39660dc-4344-496d-829f-fe7a32c1c4aa))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c87b20aa-b8a8-441d-bc4f-90dd40908650))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp bb9dc168-2d04-4392-bf9f-da2729645cb3))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 01804a25-3e07-4662-a0b4-3f8e66b8d624))
+    (pad "1" smd roundrect (at -0.775 0 270) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp a37dc0bb-6746-4234-9016-0a02651429c9))
+    (pad "2" smd roundrect (at 0.775 0 270) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 22 "Net-(U3D-+)") (pintype "passive") (tstamp 025426a5-5391-4ec4-a59b-3881e03ac89c))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 3013502a-d0c2-486d-bcd5-f430430219ad)
+    (at 53.975 102.87 90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/e030723b-7f47-4e54-a6df-d5deadcffce2")
+    (attr smd)
+    (fp_text reference "R68" (at -2.667 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 7d4a594c-4ede-4334-8c2a-13d7bda1fd05)
+    )
+    (fp_text value "4.7K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp d923c260-a465-4dae-9ac5-597055f2a76e)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 3193bd0c-1923-4785-b060-51f60503a4f0)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp cb428c8e-3753-46d3-b849-e59cb005283c))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 69704ada-f646-402d-84c2-7799258f551a))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c44484d5-43ee-46c3-a5c8-96680cb56aa2))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4d28fd35-5162-4965-a678-69f276a8e0d3))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 33e121b5-5670-4c6f-9113-28c58a58d5c5))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c8248601-bca7-4739-9e80-05223dbce27b))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 873b2ce3-e64a-422b-9471-4f6ebed6cb73))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 02284a99-b215-4f9a-9e21-75de6b525e7c))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 52ba6991-a6f8-4099-a701-fa0681b1449d))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 44218a6b-f438-4082-a726-5a209f750e0a))
+    (pad "1" smd roundrect (at -0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp e1cab1f8-a31c-49ac-92fa-56fedda83144))
+    (pad "2" smd roundrect (at 0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 25 "Net-(U4C-+)") (pintype "passive") (tstamp 5ec9abc8-35e1-48dd-841c-1bc98f360ead))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "LED_SMD:LED_0603_1608Metric" (layer "F.Cu")
+    (tstamp 31e49347-28dd-4853-825c-9cdfbefc8041)
+    (at 96.2405 37.846 180)
+    (descr "LED SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator")
+    (tags "LED")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Light emitting diode")
+    (property "ki_keywords" "LED diode")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/6d773ecb-b60b-43ce-972a-eb46b1351142")
+    (attr smd)
+    (fp_text reference "D37" (at 2.6415 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 82b5f505-4dc7-451f-9651-b9b2b42c23c7)
+    )
+    (fp_text value "RED_LED" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 1b4823dc-68c3-4ed3-9ddf-31967aa3c75f)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp b50d632b-c299-49a0-9b34-034b13bb983b)
+    )
+    (fp_line (start -1.485 -0.735) (end -1.485 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ee6553e7-5f99-4b65-843d-641aa4101949))
+    (fp_line (start -1.485 0.735) (end 0.8 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d01346a5-ca64-4ea2-87fe-e3187a8086af))
+    (fp_line (start 0.8 -0.735) (end -1.485 -0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 892e01a4-88cf-49f3-b71c-f65558c586ed))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f5fac943-c478-4803-80e5-50b249a0cd85))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e110acb5-43c8-42a1-924e-8c6b3ef64756))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4d6d861c-9e73-4040-846c-0127fa5bc794))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7a832b04-d4d2-4519-b925-b27c0a3ca1e6))
+    (fp_line (start -0.8 -0.1) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c8b7843e-ddef-45cc-add3-a0a758b54c03))
+    (fp_line (start -0.8 0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 37b4fd38-94c0-4adb-be17-91ed5b9ec767))
+    (fp_line (start -0.5 -0.4) (end -0.8 -0.1)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 704820af-97a7-4052-ad94-f39c799e38ac))
+    (fp_line (start 0.8 -0.4) (end -0.5 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0120859e-45cb-49de-ba4b-25ed29185c98))
+    (fp_line (start 0.8 0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4fc869c5-bc80-447f-9c7e-5fee1e3a8d30))
+    (pad "1" smd roundrect (at -0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "K") (pintype "passive") (tstamp b5def83e-c32c-4d81-a0e7-9d2c7ca95989))
+    (pad "2" smd roundrect (at 0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 95 "Net-(D37-A)") (pinfunction "A") (pintype "passive") (tstamp 9db34c15-362c-4653-a5c1-8e09ed53456d))
+    (model "${KICAD6_3DMODEL_DIR}/LED_SMD.3dshapes/LED_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:SOD_323_1" (layer "F.Cu")
+    (tstamp 32f32df8-3b5b-46e0-8fea-eb0965d249f3)
+    (at 54.991 82.423 180)
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "75V 0.15A Fast switching Diode, SOD-323")
+    (property "ki_keywords" "diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/cc2ca39a-d947-4847-86da-00347ea27032")
+    (attr smd)
+    (fp_text reference "D22" (at 0 -1.651 180) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 761d220e-1e90-4fae-9063-a19e5a90a7cb)
+    )
+    (fp_text value "1N4148WS" (at 0 1.651 180) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp ccdad4a7-c456-42b8-8f45-79f6415c4c34)
+    )
+    (fp_line (start -1.905 -0.8255) (end -1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 572e1821-e400-4026-a610-cdce28128a9f))
+    (fp_line (start -1.905 0.8255) (end 1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e530d446-c561-41bc-b5fe-59d3f075e5c1))
+    (fp_line (start -0.5715 -0.508) (end -0.5715 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 42d15e0d-f8d0-40fd-91f6-c17b09e16fc3))
+    (fp_line (start -0.5715 0.508) (end -0.381 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 62e3034e-dc08-4799-8e1d-a0b918ffc8f7))
+    (fp_line (start -0.381 -0.508) (end -0.5715 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a9c17684-2326-4e95-bb27-5497b6b57764))
+    (fp_line (start -0.381 0.508) (end -0.381 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 85c05a47-0e55-4e41-853b-cffc55d7b146))
+    (fp_line (start 1.905 -0.8255) (end -1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2399d5d8-adb2-4a38-8bfc-32be6f82462b))
+    (fp_line (start 1.905 0.8255) (end 1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 9604323a-a85d-496a-9b1b-cb4836d18e0a))
+    (fp_line (start -2 -0.95) (end -2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 216ee41d-2103-4d54-a90f-9dc759d157dd))
+    (fp_line (start -2 -0.95) (end 2 -0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1ea25fb9-2981-48e1-8b67-562b217a2447))
+    (fp_line (start -2 0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b3c21644-a65d-4c9a-be9f-5ccc0206ba80))
+    (fp_line (start 2 -0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c3d9cfbf-ea09-4643-b350-7c465372fb77))
+    (fp_line (start -0.9 -0.7) (end 0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f62028b3-fcda-4c0a-8c4b-7797526f9473))
+    (fp_line (start -0.9 0.7) (end -0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp bc0a5149-8bf2-4c05-baf5-d5875a3fa001))
+    (fp_line (start -0.3 -0.35) (end -0.3 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 066c0799-7277-479a-bff8-67a683357947))
+    (fp_line (start -0.3 0) (end -0.5 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 27067cfa-465d-4990-b6cd-63b74df56197))
+    (fp_line (start -0.3 0) (end 0.2 -0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 544f454e-ef2b-4056-99e9-a253813cdbf0))
+    (fp_line (start 0.2 -0.35) (end 0.2 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e58788a6-072f-4f99-ac23-128710bac868))
+    (fp_line (start 0.2 0) (end 0.45 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 29a91cf5-da06-4190-9458-b00d076b18e2))
+    (fp_line (start 0.2 0.35) (end -0.3 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d1054c89-94f6-4217-a58f-c68d1180b8c5))
+    (fp_line (start 0.9 -0.7) (end 0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5411d2b5-1eb5-4c0e-8e52-fb6d3312deb0))
+    (fp_line (start 0.9 0.7) (end -0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp dad7caf5-ef37-41b2-8d82-88b205533d2f))
+    (pad "1" smd rect (at -1.25 0 180) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 80 "/frontend/OPA6") (pinfunction "K") (pintype "passive") (tstamp 048caeb1-f163-46f1-870e-5c5877f6f611))
+    (pad "2" smd rect (at 1.25 0 180) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 81 "Net-(D22-A)") (pinfunction "A") (pintype "passive") (tstamp a32b8888-add0-415d-aa52-97dd146782e7))
+    (model ":KICAD7_3DMODEL_DIR:Diode_SMD.3dshapes/D_SOD-323.step"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 34d70686-ca26-43d2-9796-dc1c6a54cf8e)
+    (at 55.118 59.436 180)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/e7d78304-81dd-4d8c-8a97-94977950a07c")
+    (attr smd)
+    (fp_text reference "R35" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp b56577f8-4177-41a5-8545-042e690f6d70)
+    )
+    (fp_text value "10K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp d8d2a3bb-bed8-48b4-a04b-bd89c6aadc62)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp ad054312-d60c-498b-8949-7bde8f67a0df)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3923712a-ca9f-4915-919b-ec86ccd80108))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 9aa4f6f2-da09-46ef-940f-5739b1138f19))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e8d7d200-0661-4342-ba94-bce5b26f62d6))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f2d052de-537c-40e6-bbd2-10a7dbe1f71b))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8a75f2f1-cfaf-4172-9b10-ff6e81a76101))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 457653a0-da4f-42b6-835d-70ab772055fc))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6caabf75-0338-4f51-87cb-3e41d209b6bb))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f33d3d75-e695-4ce0-9e2d-2ac238f01781))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d078ddb0-dc95-4ae6-a616-761af78a1e94))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6535e4d9-f38f-4a06-91b5-604f9f84ba0f))
+    (pad "1" smd roundrect (at -0.825 0 180) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 66 "/frontend/OPA3") (pintype "passive") (tstamp c305c5b3-464b-4312-8900-be6ae3d8ae76))
+    (pad "2" smd roundrect (at 0.825 0 180) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 204 "Net-(U2D--)") (pintype "passive") (tstamp 4ac27a1a-9582-4995-a337-8871009c0301))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:SOD_323_1" (layer "F.Cu")
+    (tstamp 355fecf0-61f6-46ec-bc11-049743f385ec)
+    (at 54.991 75.311 180)
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "75V 0.15A Fast switching Diode, SOD-323")
+    (property "ki_keywords" "diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/5386e6cd-e49d-4862-b24a-e7eb5b061a39")
+    (attr smd)
+    (fp_text reference "D21" (at 0 -1.651 180) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp baad2003-eea4-45a2-96be-0d0e212a091f)
+    )
+    (fp_text value "1N4148WS" (at 0 1.651 180) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 2e376e55-0f20-4d1d-b27a-f2b0be079756)
+    )
+    (fp_line (start -1.905 -0.8255) (end -1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8be05d78-c72b-4398-b796-82409787e11f))
+    (fp_line (start -1.905 0.8255) (end 1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f6118020-4ff5-400d-9644-c971c8e3893c))
+    (fp_line (start -0.5715 -0.508) (end -0.5715 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp fe8e4141-4a5e-42d9-84d0-108534446cfa))
+    (fp_line (start -0.5715 0.508) (end -0.381 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp eae20279-52d6-4d13-8296-5e14b9213c0b))
+    (fp_line (start -0.381 -0.508) (end -0.5715 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6bf52607-f4ee-4a61-9848-cc727917dce4))
+    (fp_line (start -0.381 0.508) (end -0.381 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 039c4826-569c-4c57-8d9f-6e44348a4a57))
+    (fp_line (start 1.905 -0.8255) (end -1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 20e2e659-0bb5-4e64-bfd2-709293157c6e))
+    (fp_line (start 1.905 0.8255) (end 1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 07939ef7-6c6f-46ea-ab39-685e844fae72))
+    (fp_line (start -2 -0.95) (end -2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c7542a1e-9e98-4e91-be38-2397b10376e9))
+    (fp_line (start -2 -0.95) (end 2 -0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d6e8e85d-d653-4a53-acde-37300d16b513))
+    (fp_line (start -2 0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d059543d-e9aa-464c-95cd-4f990a78025b))
+    (fp_line (start 2 -0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a3674022-db32-4b84-ba91-98e6dcee349d))
+    (fp_line (start -0.9 -0.7) (end 0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 90bba019-5df5-461b-9fd0-9b61d75b2751))
+    (fp_line (start -0.9 0.7) (end -0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4c1438c6-0c7d-4c33-a5e5-bd98ea4bddc0))
+    (fp_line (start -0.3 -0.35) (end -0.3 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f4846a9b-3ea7-4451-be6c-1206504029f7))
+    (fp_line (start -0.3 0) (end -0.5 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 00f49b4c-cb2d-4e98-a637-45490d6213f3))
+    (fp_line (start -0.3 0) (end 0.2 -0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 99122b1a-93be-401b-9011-945b68bb5daf))
+    (fp_line (start 0.2 -0.35) (end 0.2 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e4df9e55-d968-4ffa-9c22-faac5cacfea8))
+    (fp_line (start 0.2 0) (end 0.45 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6e7eae2c-324b-4fe2-9398-ee953063287f))
+    (fp_line (start 0.2 0.35) (end -0.3 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 510f76fa-dc19-43c7-b733-44f0927b60c3))
+    (fp_line (start 0.9 -0.7) (end 0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6409ee14-7a3e-42ed-9bd4-f820d506e9e9))
+    (fp_line (start 0.9 0.7) (end -0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c03992e8-1bd8-4717-9fae-08693c7cd802))
+    (pad "1" smd rect (at -1.25 0 180) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 78 "/frontend/OPA5") (pinfunction "K") (pintype "passive") (tstamp 0492c6d6-90bb-41f0-a4eb-3b42503c8d4e))
+    (pad "2" smd rect (at 1.25 0 180) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 79 "Net-(D21-A)") (pinfunction "A") (pintype "passive") (tstamp cb6031f8-07a0-4846-a690-dd840b735a21))
+    (model ":KICAD7_3DMODEL_DIR:Diode_SMD.3dshapes/D_SOD-323.step"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 393f78de-c6b0-4b71-852f-79b7048c1844)
+    (at 55.118 61.087)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/3f64a8c9-e8fb-4725-9433-0702034fb8f0")
+    (attr smd)
+    (fp_text reference "C20" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp ed86e79f-2fc9-4f3e-85b3-04ab5173ee6d)
+    )
+    (fp_text value "100nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 075af899-33a8-4126-b750-4e8e46690dfe)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 047f71c3-57bf-474d-bffa-c4c0fb38a6e3)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 577fafbd-985e-4e5f-84a9-6ac76b401449))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 10926b10-23fc-44cc-8d47-5d3242a89be9))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6002b584-7d0e-43d5-833d-06965192c9b7))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 06225c1c-f958-4702-b7d3-cff7eb790939))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1e1b8279-92ab-454f-8259-8787d4441902))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a20d4859-871d-42b8-bce3-91460da37620))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8b99f733-c63f-477b-b0be-01fe90dacb4c))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7f450269-1675-43ad-9619-e1709ba7169b))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f3ae83e6-55d8-48a7-bb2f-cc9e5b0ee150))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ccb6b2dc-d4e8-4f1f-b87d-3ed012b77114))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 27 "-5V") (pintype "passive") (tstamp 8dfa66b5-1ed5-48fb-aef6-ea914400d50a))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 33c4d3ea-1223-4d6b-92f8-c07d7e567216))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Package_TO_SOT_SMD:SOT-23" (layer "F.Cu")
+    (tstamp 3bba399f-5175-40ab-9c5c-36f7d5c343ad)
+    (at 38.989 39.751)
+    (descr "SOT, 3 Pin (https://www.jedec.org/system/files/docs/to-236h.pdf variant AB), generated with kicad-footprint-generator ipc_gullwing_generator.py")
+    (tags "SOT TO_SOT_SMD")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "schottky barrier diode")
+    (property "ki_keywords" "schottky diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/85c9fd73-64e0-4230-bac0-f68b5fbd077c")
+    (attr smd)
+    (fp_text reference "D1" (at 0 -2.159) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 81ad7e92-d1ab-4d89-922a-a1fea816980d)
+    )
+    (fp_text value "BAT54S" (at 0 2.4) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp a9f1b07e-b6c8-458a-890c-696bff2f028b)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.32 0.32) (thickness 0.05)))
+      (tstamp 1d85f59a-bb3b-4949-951d-3b82b00e34e2)
+    )
+    (fp_line (start 0 -1.56) (end -1.675 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b7e61fde-cf18-44c9-8d4b-a740305dd994))
+    (fp_line (start 0 -1.56) (end 0.65 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 16e5d6cd-32b3-475b-85f4-0c503c70dac9))
+    (fp_line (start 0 1.56) (end -0.65 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6067058d-eb60-4405-8be3-2df2d46f91dd))
+    (fp_line (start 0 1.56) (end 0.65 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 59c74d87-423e-4770-8c64-ed4401eeff40))
+    (fp_line (start -1.92 -1.7) (end -1.92 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1943cf54-896b-4e02-83f8-1a6e07f3da2f))
+    (fp_line (start -1.92 1.7) (end 1.92 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5d69c76b-fefb-4a95-bcad-69c607ab3eb1))
+    (fp_line (start 1.92 -1.7) (end -1.92 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 45fc84ca-c400-4d8a-aee0-e13635cddb1b))
+    (fp_line (start 1.92 1.7) (end 1.92 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 997759b1-953c-4939-b54d-17aef566d1fb))
+    (fp_line (start -0.65 -1.125) (end -0.325 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a0ee5ec1-f546-4745-aa39-22258e0a4bcf))
+    (fp_line (start -0.65 1.45) (end -0.65 -1.125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9e94d944-203d-4993-b2f8-3ba11d6a8c37))
+    (fp_line (start -0.325 -1.45) (end 0.65 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 43090ad1-5a97-4182-8c3b-291127f1fa1d))
+    (fp_line (start 0.65 -1.45) (end 0.65 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cd1570c5-e9e5-40f3-bf6e-efc25a3a6106))
+    (fp_line (start 0.65 1.45) (end -0.65 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 961ea60d-e13d-4e4a-ba5b-e25d167156f2))
+    (pad "1" smd roundrect (at -0.9375 -0.95) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 27 "-5V") (pintype "passive") (tstamp ec3aa78b-a329-42d4-b998-c23403cee64b))
+    (pad "2" smd roundrect (at -0.9375 0.95) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pintype "passive") (tstamp 724ff181-e955-40af-a38d-8bed2de48c10))
+    (pad "3" smd roundrect (at 0.9375 0) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 2 "Net-(C1-Pad2)") (pintype "passive") (tstamp 3fed2749-099d-44dc-86ec-ae46a7f1501f))
+    (model "${KICAD6_3DMODEL_DIR}/Package_TO_SOT_SMD.3dshapes/SOT-23.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 3c762a00-722b-4e22-aa70-2ac7e13e7c5d)
+    (at 46.101 55.626)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/7ab11647-1918-4f04-84e9-a32cd78e2fdc")
+    (attr smd)
+    (fp_text reference "R21" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 206f85b8-47fc-4b74-9ac7-7ebbd0b5c089)
+    )
+    (fp_text value "100K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 3098793f-6efa-43e2-aa56-8ca1ca2b87d2)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 96b460ff-936a-4e11-91fb-433be90636fe)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c4d9ffa4-e505-4086-b53d-351b202731e8))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a403a135-ee19-4fd3-bf90-cc2bf2af00a0))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp fe47e8a3-23a3-47a2-a4d1-cd4e5b58677c))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 40ddad3a-41b4-42e1-9c10-e5de6dd5b855))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 81d4e18a-1353-4030-8d17-bc1fa574390a))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d385d7c3-6bd5-4048-a496-a25318fc5bbe))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ea5009e3-26a2-4cd0-b3f5-864bc08e1ac3))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 74ae92fd-9847-4e4f-9e11-f74b6d810c9f))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e5eb4aa8-29ab-4bd9-9bb7-74f3ccd057fa))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 485ffc8a-c4e0-4954-96f5-5b931c06ac8e))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 128 "Net-(R13-Pad2)") (pintype "passive") (tstamp 1a6beb34-9c68-408a-be6e-55b1db8d83b2))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 59 "Net-(D7-A)") (pintype "passive") (tstamp 8e2a8f7c-4f17-4da1-a81f-94c12c60a894))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0402_1005Metric" (layer "F.Cu")
+    (tstamp 3d0c26b6-b80c-48f0-8918-af8b0e989a3c)
+    (at 64.389 37.084 90)
+    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/4cf0582e-6504-4416-9de8-11ff5f18b107")
+    (attr smd)
+    (fp_text reference "C38" (at -2.159 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp b05aeab0-6453-4eea-9283-3376614bc174)
+    )
+    (fp_text value "100nF/50V" (at 0 1.16 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 7259c9c3-293a-4989-a1c1-4f679c09a6a3)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.25 0.25) (thickness 0.04)))
+      (tstamp ec022d28-9c76-4f7a-9e4a-8fc8e01a4838)
+    )
+    (fp_line (start -0.107836 -0.36) (end 0.107836 -0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 9623884b-fb5e-4f31-8a44-024123615879))
+    (fp_line (start -0.107836 0.36) (end 0.107836 0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8d56ef16-46c0-4774-ba7e-1d941c083bb1))
+    (fp_line (start -0.91 -0.46) (end 0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 135058c1-b28d-4d54-871d-14c6705b8bca))
+    (fp_line (start -0.91 0.46) (end -0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8199140c-fa8f-444d-ab0c-924b05e422fb))
+    (fp_line (start 0.91 -0.46) (end 0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ee66c422-485f-4ef7-9029-3bce31d91e56))
+    (fp_line (start 0.91 0.46) (end -0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e059968f-d29f-4bc7-959c-37e54d830485))
+    (fp_line (start -0.5 -0.25) (end 0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2f23a0a2-c94d-4075-b173-c1775ba01ce4))
+    (fp_line (start -0.5 0.25) (end -0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 45a380ed-ba07-414a-9f08-a7fd11cd6dd8))
+    (fp_line (start 0.5 -0.25) (end 0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0aa4624e-b6bd-4bf8-967e-fa803a806309))
+    (fp_line (start 0.5 0.25) (end -0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp db17258a-3250-4044-9db4-4fa08642d31e))
+    (pad "1" smd roundrect (at -0.48 0 90) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 38 "Net-(U5-NRST)") (pintype "passive") (tstamp b33e38c5-a2d5-4566-86b2-10ab54cfb766))
+    (pad "2" smd roundrect (at 0.48 0 90) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 728cf158-5f20-42a4-9db3-ad12c67e2d2e))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 3dcf189f-ceb1-4a78-ac19-763af14d9c9d)
+    (at 46.101 102.108)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/f7c2f525-7edb-472b-a379-883fa4b07529")
+    (attr smd)
+    (fp_text reference "R59" (at 0.127 2.921 180) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 37465f5f-3dad-4058-ac90-8aef10443ed1)
+    )
+    (fp_text value "100K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 3a3a226e-6201-455c-827c-033a170a3ef4)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 72e32325-5ac2-4d91-a542-67fc22d73c2c)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 636744f2-b559-4b63-9950-6dbf60addd82))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b8ca2f54-3d46-445f-bb84-3d535af720ef))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ee5f6a1f-bdab-44c3-8b78-4be7e65a6cb8))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 23795358-d4d8-432d-b14b-4237f3b33e39))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c1643ced-a989-4130-aa5e-bc7b071bdbb0))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp be7d9a4f-3a51-45af-aea7-d449628b7f0e))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c4428b0a-a06b-4d8f-ba1d-c6fddb8437a9))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2c33777e-bfd6-4733-bd0d-7d1c50f41097))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a2a919a7-005b-48d6-97fd-4021f8fce941))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3c27a88d-f832-473a-8b4e-656e0b97bc6e))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 141 "Net-(R51-Pad2)") (pintype "passive") (tstamp 7d5d9879-452d-468c-8514-fd7cd227ee37))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 77 "Net-(D20-A)") (pintype "passive") (tstamp 7e26a87e-74d6-46dc-b1e4-bca13d3e83d6))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:B36B-XADSS-N-A" (layer "F.Cu")
+    (tstamp 3ded00a1-bc40-4916-bb92-abca5624249f)
+    (at 94.976 81.627 90)
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Generic connector, double row, 02x18, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/)")
+    (property "ki_keywords" "connector")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/96f6097e-743e-41e8-a41c-6eab69b70cea")
+    (attr through_hole)
+    (fp_text reference "J11" (at 25.747 -4.171) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 8012a7b4-1500-4338-9e8a-8fa4cbe27a2b)
+    )
+    (fp_text value "Conn_02x18_Odd_Even" (at 0 -3.302 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp a1832311-22ae-4fb7-be5c-85c961a1fe6c)
+    )
+    (fp_line (start -25 5.05) (end -25 -0.54)
+      (stroke (width 0.3) (type solid)) (layer "F.SilkS") (tstamp 8bfad9ec-6888-4748-b159-a899044d060a))
+    (fp_line (start -25 5.05) (end 25 5.05)
+      (stroke (width 0.3) (type solid)) (layer "F.SilkS") (tstamp 87dbec90-ec0d-4659-bcaa-f14ff28de068))
+    (fp_line (start -24 4) (end -24 -0.54)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp cdf0b62c-d874-45a6-804e-8baa17571b8d))
+    (fp_line (start -21.5 4) (end -24 4)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 89d33ab5-beba-4782-b652-120d924961d7))
+    (fp_line (start -21.5 5) (end -21.5 4)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 0b0c0a21-bea4-480b-b2e5-fc5ad2df9806))
+    (fp_line (start -20.5 4) (end -20.5 5)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6634c88d-0e71-442b-ad30-0b2a158c6a61))
+    (fp_line (start 15.11 -4) (end 24 -4)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 24303df6-e385-44a5-83c6-dcc476f8bf45))
+    (fp_line (start 20 4) (end -20.5 4)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 87f49edb-fe99-4ca4-bc94-9c57eeea4a9f))
+    (fp_line (start 20 5) (end 20 4)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 338fb443-07dc-463a-a941-e2ae885d0b07))
+    (fp_line (start 21 4) (end 21 5)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1d346efc-027e-4749-b150-d585fa5119b0))
+    (fp_line (start 24 -4) (end 24 -2)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2118e097-ee4e-4073-bbe5-65c66a147ab9))
+    (fp_line (start 24 -2) (end 25 -2)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6b02fcc0-3ece-4820-811e-3907fa827132))
+    (fp_line (start 24 -1) (end 24 4)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4094a8ec-1947-42a9-b823-549f2aab81b7))
+    (fp_line (start 24 4) (end 21 4)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e263c98e-9427-420c-82b0-36a502464995))
+    (fp_line (start 25 -5.05) (end 15.11 -5.05)
+      (stroke (width 0.3) (type solid)) (layer "F.SilkS") (tstamp af89c0fa-703b-4e1e-9071-338a147ff13b))
+    (fp_line (start 25 -5.05) (end 25 5.05)
+      (stroke (width 0.3) (type solid)) (layer "F.SilkS") (tstamp daba9e09-6dcc-401d-ad62-70e02b37fa6e))
+    (fp_line (start 25 -1) (end 24 -1)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 84a61579-a7b5-401a-be61-292eb6615ba1))
+    (fp_rect (start -6.35 5.08) (end -0.762 4.318)
+      (stroke (width 0.12) (type solid)) (fill none) (layer "F.SilkS") (tstamp 7a44ce9d-b11d-4f0f-a908-7097a512cc60))
+    (fp_rect (start 6.35 4.318) (end 0.762 5.08)
+      (stroke (width 0.12) (type solid)) (fill none) (layer "F.SilkS") (tstamp e4ede742-c130-4c33-b7ab-586d1e7a8480))
+    (pad "1" thru_hole circle (at -21.25 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 171 "unconnected-(J11-Pin_1-Pad1)") (pinfunction "Pin_1") (pintype "passive+no_connect") (tstamp 0b9198f9-54d8-4a13-b355-8b610ef113f0))
+    (pad "2" thru_hole circle (at -21.25 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_2") (pintype "passive") (tstamp d207dec0-bf84-466c-88c3-fea9cf869f89))
+    (pad "3" thru_hole circle (at -18.75 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 183 "service") (pinfunction "Pin_3") (pintype "passive") (tstamp eddbf036-573a-4334-b67c-468322cb6e5f))
+    (pad "4" thru_hole circle (at -18.75 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 185 "test") (pinfunction "Pin_4") (pintype "passive") (tstamp a408f612-1ba5-45fe-ab6f-785685171038))
+    (pad "5" thru_hole circle (at -16.25 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 186 "coin") (pinfunction "Pin_5") (pintype "passive") (tstamp dc61f35c-a300-487d-9de3-abf6faa712ab))
+    (pad "6" thru_hole circle (at -16.25 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 172 "unconnected-(J11-Pin_6-Pad6)") (pinfunction "Pin_6") (pintype "passive") (tstamp 520e3364-7e77-41de-adc0-d6e3ead3ee3e))
+    (pad "7" thru_hole circle (at -13.75 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 182 "up") (pinfunction "Pin_7") (pintype "passive") (tstamp 9b37a58a-a215-4ed0-9534-e124624d5339))
+    (pad "8" thru_hole circle (at -13.75 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 181 "down") (pinfunction "Pin_8") (pintype "passive") (tstamp 1803da66-beca-4995-8cdc-284d2bce890e))
+    (pad "9" thru_hole circle (at -11.25 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 173 "unconnected-(J11-Pin_9-Pad9)") (pinfunction "Pin_9") (pintype "passive+no_connect") (tstamp 7c49c9de-5766-4e7b-9326-c708b1c20117))
+    (pad "10" thru_hole circle (at -11.25 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 174 "unconnected-(J11-Pin_10-Pad10)") (pinfunction "Pin_10") (pintype "passive+no_connect") (tstamp 0ea87f85-6f00-4611-9fba-e9df0ee0f9a3))
+    (pad "11" thru_hole circle (at -8.75 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 184 "enter") (pinfunction "Pin_11") (pintype "passive") (tstamp f570b98d-d7ec-40d7-8b42-d40134eeac44))
+    (pad "12" thru_hole circle (at -8.75 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_12") (pintype "passive") (tstamp 0b2fce4c-ae6d-4b42-bc54-be210dabe431))
+    (pad "13" thru_hole circle (at -6.25 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_13") (pintype "passive") (tstamp 56fb52a4-569d-422a-a985-19562ef43f8c))
+    (pad "14" thru_hole circle (at -6.25 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_14") (pintype "passive") (tstamp cf7fa827-d353-4cbe-b529-6707320b62ce))
+    (pad "15" thru_hole circle (at -3.75 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 175 "unconnected-(J11-Pin_15-Pad15)") (pinfunction "Pin_15") (pintype "passive+no_connect") (tstamp 434d1123-b7f2-4a4a-b211-855d94cec546))
+    (pad "16" thru_hole circle (at -3.75 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 176 "unconnected-(J11-Pin_16-Pad16)") (pinfunction "Pin_16") (pintype "passive+no_connect") (tstamp b84b376b-cab7-45e3-b2f3-13412aa40160))
+    (pad "17" thru_hole circle (at -1.25 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 177 "unconnected-(J11-Pin_17-Pad17)") (pinfunction "Pin_17") (pintype "passive+no_connect") (tstamp eedba40c-c0c1-4433-8624-cd04e2bdc893))
+    (pad "18" thru_hole circle (at -1.25 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 179 "unconnected-(J11-Pin_18-Pad18)") (pinfunction "Pin_18") (pintype "passive+no_connect") (tstamp 07fc2465-4670-4cea-95d7-d3923a6aa08b))
+    (pad "19" thru_hole circle (at 1.25 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_19") (pintype "passive") (tstamp 45237708-50dc-4917-9686-535b73158abc))
+    (pad "20" thru_hole circle (at 1.25 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_20") (pintype "passive") (tstamp 16fce85f-c744-4419-8984-b2c8a710b10e))
+    (pad "21" thru_hole circle (at 3.75 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 180 "unconnected-(J11-Pin_21-Pad21)") (pinfunction "Pin_21") (pintype "passive+no_connect") (tstamp dbe5888a-65c6-4180-b6ca-9fc6aa066876))
+    (pad "22" thru_hole circle (at 3.75 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 187 "unconnected-(J11-Pin_22-Pad22)") (pinfunction "Pin_22") (pintype "passive+no_connect") (tstamp 8d6f4317-d22f-4e7c-91ee-70d33fccf1e4))
+    (pad "23" thru_hole circle (at 6.25 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 188 "unconnected-(J11-Pin_23-Pad23)") (pinfunction "Pin_23") (pintype "passive+no_connect") (tstamp c38eca89-3eea-471e-a1a5-c9c4dc6a5d57))
+    (pad "24" thru_hole circle (at 6.25 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 189 "unconnected-(J11-Pin_24-Pad24)") (pinfunction "Pin_24") (pintype "passive+no_connect") (tstamp 11a8da4b-a147-491c-b8a9-49d977752a21))
+    (pad "25" thru_hole circle (at 8.75 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 190 "unconnected-(J11-Pin_25-Pad25)") (pinfunction "Pin_25") (pintype "passive+no_connect") (tstamp 9bf9b716-52eb-4cc9-947d-31e19a8e1cb2))
+    (pad "26" thru_hole circle (at 8.75 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 191 "unconnected-(J11-Pin_26-Pad26)") (pinfunction "Pin_26") (pintype "passive+no_connect") (tstamp 3965ae92-7acd-49b1-a680-835c53dc862d))
+    (pad "27" thru_hole circle (at 11.25 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 192 "unconnected-(J11-Pin_27-Pad27)") (pinfunction "Pin_27") (pintype "passive+no_connect") (tstamp dd58ca30-bd96-47d8-9a1b-24bd4747f89e))
+    (pad "28" thru_hole circle (at 11.25 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 193 "unconnected-(J11-Pin_28-Pad28)") (pinfunction "Pin_28") (pintype "passive+no_connect") (tstamp 315c4d44-205c-4a95-b23b-8ded442ac5a7))
+    (pad "29" thru_hole circle (at 13.75 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_29") (pintype "passive") (tstamp 54fea9ab-77d5-481f-a2ca-2e46c74bd6d7))
+    (pad "30" thru_hole circle (at 13.75 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_30") (pintype "passive") (tstamp 62780d7f-3832-4c15-b095-7affbc16f0ea))
+    (pad "31" thru_hole circle (at 16.25 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 194 "unconnected-(J11-Pin_31-Pad31)") (pinfunction "Pin_31") (pintype "passive+no_connect") (tstamp a3f13a7e-031a-4689-a0fd-87b4b787a2d2))
+    (pad "32" thru_hole circle (at 16.25 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 195 "unconnected-(J11-Pin_32-Pad32)") (pinfunction "Pin_32") (pintype "passive+no_connect") (tstamp 7fa84f8e-4d8e-4500-8bac-585f2a34bc4d))
+    (pad "33" thru_hole circle (at 18.75 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 196 "unconnected-(J11-Pin_33-Pad33)") (pinfunction "Pin_33") (pintype "passive+no_connect") (tstamp 83a8ad0c-637f-4a24-8b93-83f711cea61c))
+    (pad "34" thru_hole circle (at 18.75 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 197 "unconnected-(J11-Pin_34-Pad34)") (pinfunction "Pin_34") (pintype "passive+no_connect") (tstamp ec89a950-fd36-4ca4-a3b4-133372030f02))
+    (pad "35" thru_hole circle (at 21.25 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_35") (pintype "passive") (tstamp fad2c39b-aed1-49c6-a125-46a403067aa9))
+    (pad "36" thru_hole circle (at 21.25 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_36") (pintype "passive") (tstamp 4f6b4ab5-d232-4abb-8ae9-cf7d0e97bb80))
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 400ec8ce-1b28-4fe2-b96d-a053b5b4e728)
+    (at 78.232 112.776 -90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/85f259f1-235d-4100-ba2f-54658e50a033")
+    (attr smd)
+    (fp_text reference "R79" (at -2.667 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 3edb3553-3293-4ecf-bdef-2ec86071a9cd)
+    )
+    (fp_text value "5K1" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 3692a7e2-b741-4835-9d60-fcacef54b139)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 04c7df9b-50ec-4dbd-b4be-8ea2d4f1e991)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp cee9cdd4-a4c9-4ebf-8332-329f3e07ae48))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bd61d9ff-3dfa-48ee-9667-8eba9bd7982c))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ad178fa0-775e-4c97-a626-51593b78ca4f))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 75aa3c52-a999-470d-b481-faf1fca6c427))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b7d974ec-1d4e-4d40-8e66-419bb72a2e2b))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6e0d670d-b2c5-42ba-8274-5f7a060439d2))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 60c751e2-e6cd-46be-aa5c-74c57c186fb8))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f0e53615-3ede-4b97-a1df-8e9dd7b27100))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 55020f98-5ba7-4886-8f30-1d235dd04604))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 883f3c7f-b3f2-499f-9e45-8f0a8fc3d91e))
+    (pad "1" smd roundrect (at -0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 9a893df2-a32e-4be4-bf56-8f3618768baf))
+    (pad "2" smd roundrect (at 0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 165 "Net-(J9-CC2)") (pintype "passive") (tstamp efc876a5-b7d7-4676-b97c-e7927f529fb6))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "LED_SMD:LED_0603_1608Metric" (layer "F.Cu")
+    (tstamp 401cb18a-caa5-4db0-91df-566d19fabcc3)
+    (at 96.266 46.609 180)
+    (descr "LED SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator")
+    (tags "LED")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Light emitting diode")
+    (property "ki_keywords" "LED diode")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/00c9b0ae-6b49-449b-941a-9f723b18d4d8")
+    (attr smd)
+    (fp_text reference "D42" (at 2.667 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp f84e1f12-6ccd-44a5-94b6-f33bf46ac178)
+    )
+    (fp_text value "RED_LED" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp be4990ae-094c-4679-b87d-844c5b3e045a)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp b604655f-7f1f-4f58-a796-c61fcf1652b9)
+    )
+    (fp_line (start -1.485 -0.735) (end -1.485 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 23ca6e63-a78e-49ab-8eb3-e3375257c40f))
+    (fp_line (start -1.485 0.735) (end 0.8 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 940edb6a-1757-4b37-a8ac-c76aa617f456))
+    (fp_line (start 0.8 -0.735) (end -1.485 -0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1f234cdf-1c57-48bb-bb33-5b83774def97))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9cfac623-57b1-4f49-984f-0208189f0bb0))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 519b6e10-1465-457e-be5e-a16efe7dfb3f))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 94987794-95af-445d-a6a6-17f50d988e8a))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 004e5858-3b47-4930-9226-2cde1764982f))
+    (fp_line (start -0.8 -0.1) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 419c2169-60eb-4689-a8cb-12c1dbed8398))
+    (fp_line (start -0.8 0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9431c820-4ec0-4e38-a702-9833c7630d8e))
+    (fp_line (start -0.5 -0.4) (end -0.8 -0.1)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 19f56454-350f-4812-87e8-c08ce51e4640))
+    (fp_line (start 0.8 -0.4) (end -0.5 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 57d40ea0-c6bc-4c58-a146-ca800f818db8))
+    (fp_line (start 0.8 0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 373f8ce1-2f55-4e1f-8b27-6fdd163dc689))
+    (pad "1" smd roundrect (at -0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "K") (pintype "passive") (tstamp 15261679-3434-4c40-a301-123dee7c1d64))
+    (pad "2" smd roundrect (at 0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 100 "Net-(D42-A)") (pinfunction "A") (pintype "passive") (tstamp 26b748a2-ebbe-450f-a0dd-a1c3933cdd9a))
+    (model "${KICAD6_3DMODEL_DIR}/LED_SMD.3dshapes/LED_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Package_TO_SOT_SMD:SOT-23" (layer "F.Cu")
+    (tstamp 4368b106-6e1a-45c2-9ef7-e8ffa6d64d0b)
+    (at 73.152 100.711)
+    (descr "SOT, 3 Pin (https://www.jedec.org/system/files/docs/to-236h.pdf variant AB), generated with kicad-footprint-generator ipc_gullwing_generator.py")
+    (tags "SOT TO_SOT_SMD")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Positive 60-250mA Low Dropout Regulator, Fixed Output, SOT-23")
+    (property "ki_keywords" "Torex LDO Voltage Regulator Fixed Positive")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/ca31b345-9553-41c2-b4b9-dc359535f189")
+    (attr smd)
+    (fp_text reference "U13" (at 3.175 -1.016) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp f6762030-a98e-4993-bf97-632dd54f4738)
+    )
+    (fp_text value "XC6206P332MR" (at 0 2.4) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 0c895e77-7106-4d23-9d56-0e5d5ced588d)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.32 0.32) (thickness 0.05)))
+      (tstamp 0c9393b3-9e3d-4090-a8ee-44acae380926)
+    )
+    (fp_line (start 0 -1.56) (end -1.675 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d5a932a9-997c-45b0-a7aa-e4d9ff0a8387))
+    (fp_line (start 0 -1.56) (end 0.65 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ac505639-0076-4efa-9ece-4c17e4e51c98))
+    (fp_line (start 0 1.56) (end -0.65 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp af95f7e6-4650-4b20-abd5-b20ba70a8282))
+    (fp_line (start 0 1.56) (end 0.65 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c881038d-f3c7-4625-80b5-8c5fd69228b4))
+    (fp_line (start -1.92 -1.7) (end -1.92 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3278defb-d0c4-4752-bfac-e2e8c2c280d5))
+    (fp_line (start -1.92 1.7) (end 1.92 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 31e77cff-c051-4bdd-9332-88f6cd6d1365))
+    (fp_line (start 1.92 -1.7) (end -1.92 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ab706ebe-eaf7-42f7-9882-82146d053e1a))
+    (fp_line (start 1.92 1.7) (end 1.92 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7da3a4e8-4f50-4241-a8a9-6155209e17d9))
+    (fp_line (start -0.65 -1.125) (end -0.325 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7cfb6cb5-1801-47f7-9fbe-adfd79391105))
+    (fp_line (start -0.65 1.45) (end -0.65 -1.125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 26f84950-6a15-4285-bb27-7dfc8b20499b))
+    (fp_line (start -0.325 -1.45) (end 0.65 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 24e732b9-6362-4f27-af3c-3fb011cadd75))
+    (fp_line (start 0.65 -1.45) (end 0.65 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c7f03cac-6962-4ffb-9648-2ba5ee82b554))
+    (fp_line (start 0.65 1.45) (end -0.65 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6bdf8cee-f8cb-45ca-85b6-3bd9bc364113))
+    (pad "1" smd roundrect (at -0.9375 -0.95) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "GND") (pintype "power_in") (tstamp ad3c5e14-2f4e-473d-b77c-c8e230542ee5))
+    (pad "2" smd roundrect (at -0.9375 0.95) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 39 "WCH_VCC") (pinfunction "VO") (pintype "power_out") (tstamp 7a5f328d-acb3-4482-904c-1d6920e3ecc6))
+    (pad "3" smd roundrect (at 0.9375 0) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pinfunction "VI") (pintype "power_in") (tstamp 85bd90d3-359d-4834-ba49-0a109c40c5f8))
+    (model "${KICAD6_3DMODEL_DIR}/Package_TO_SOT_SMD.3dshapes/SOT-23.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:SOD_323_1" (layer "F.Cu")
+    (tstamp 46fbcdd4-5330-4e68-904e-32f7c9bd7699)
+    (at 48.768 36.576 -90)
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "75V 0.15A Fast switching Diode, SOD-323")
+    (property "ki_keywords" "diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/f8d5068f-d722-417c-910b-bd4cbbaad360")
+    (attr smd)
+    (fp_text reference "D5" (at 0 -1.651 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp f0d95679-d31f-44fc-a73f-59ddd68977de)
+    )
+    (fp_text value "1N4148WS" (at 0 1.651 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp c5166e2d-bdc6-4568-b38b-6ea44ac1add9)
+    )
+    (fp_line (start -1.905 -0.8255) (end -1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 09d51712-dfec-4931-a2af-78359ac95475))
+    (fp_line (start -1.905 0.8255) (end 1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 7ed734f5-c014-417c-bada-f23197e57478))
+    (fp_line (start -0.5715 -0.508) (end -0.5715 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8f523442-312d-43ee-90ac-2b127d29c4bd))
+    (fp_line (start -0.5715 0.508) (end -0.381 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a78b18f7-2991-4ca0-b452-c5575ce037cc))
+    (fp_line (start -0.381 -0.508) (end -0.5715 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 0e039c90-72c7-477b-961d-6773243401ec))
+    (fp_line (start -0.381 0.508) (end -0.381 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c080f3ab-d9e1-476b-9949-ce2bd7adcfad))
+    (fp_line (start 1.905 -0.8255) (end -1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 49ea2d02-94cd-46aa-8b16-e2bafa4c4a13))
+    (fp_line (start 1.905 0.8255) (end 1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5e4bef81-6590-4568-94ac-bd825a91d8c2))
+    (fp_line (start -2 -0.95) (end -2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d3b8d506-12b1-42b6-8a58-327d9d2b7b73))
+    (fp_line (start -2 -0.95) (end 2 -0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 59309a02-d38d-4677-8d6b-f256030cec41))
+    (fp_line (start -2 0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 36e7eb15-01f9-4afc-98d9-084ba5e0a5fd))
+    (fp_line (start 2 -0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 83bd57b9-a6f6-400b-838e-428f050cb0b4))
+    (fp_line (start -0.9 -0.7) (end 0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f34dbae1-2bc3-4a1b-a3ee-a728c52bd549))
+    (fp_line (start -0.9 0.7) (end -0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 26ee10c2-6b7b-44ea-8c5b-19907cc5baf9))
+    (fp_line (start -0.3 -0.35) (end -0.3 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a4977fb9-974f-4cc2-bb53-a5505b656160))
+    (fp_line (start -0.3 0) (end -0.5 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 973994e1-9f29-4c35-85d8-1db6dca1595e))
+    (fp_line (start -0.3 0) (end 0.2 -0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4fda63bf-f48d-4016-a7e8-fb98ed44bd75))
+    (fp_line (start 0.2 -0.35) (end 0.2 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5935516e-6dfd-45ae-aa1f-741ed3e4e6b2))
+    (fp_line (start 0.2 0) (end 0.45 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 40a25754-42f6-4bba-bf38-95d3b436242d))
+    (fp_line (start 0.2 0.35) (end -0.3 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a31dd7db-aafa-472b-9a37-a3ddaa942d72))
+    (fp_line (start 0.9 -0.7) (end 0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cfa71b7e-5590-4638-b348-7520c8f599ac))
+    (fp_line (start 0.9 0.7) (end -0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e64549ba-596a-4455-a57c-7936616a03ef))
+    (pad "1" smd rect (at -1.25 0 270) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 54 "Net-(D5-K)") (pinfunction "K") (pintype "passive") (tstamp b8838d65-a439-4e17-a442-0f70e189d339))
+    (pad "2" smd rect (at 1.25 0 270) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 55 "Net-(D5-A)") (pinfunction "A") (pintype "passive") (tstamp e37f5572-7eb9-47c8-8e97-31b105ba1603))
+    (model ":KICAD7_3DMODEL_DIR:Diode_SMD.3dshapes/D_SOD-323.step"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 486fe0eb-0a3f-47c1-8a5d-8b13dd19703f)
+    (at 46.101 91.186)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/312a805b-a962-4e13-8ed5-522b0ec3f6ee")
+    (attr smd)
+    (fp_text reference "R57" (at 0 1.143) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 954500b3-a7df-4954-a61f-c4cb7d07e56f)
+    )
+    (fp_text value "100K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp d8d7931f-9b7a-4d8f-8e21-7daa60105e66)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp bd90beeb-0ad0-43ec-b913-e7ca0e8d5c0a)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 63bf0c88-201f-443a-bbd9-875b305e23f5))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d7adeab8-5900-4764-aa1a-98595e472a05))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6b986b21-7a9c-43be-9a67-4dfc63f42af2))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d4d71957-a19f-4cdd-9884-a449ee1afa2a))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ee2365a1-0b0c-4c32-ab2f-5abdc6950c3c))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0d41fdf8-a00e-4e0f-9df4-d1310886cd0e))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 93461aa6-85af-40d5-858f-c941e9aa9b0a))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 600ad2d7-d0f1-4e84-9940-f166d39c8e96))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 74a3d58a-e35c-4e11-95af-e549f5939236))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 28fd2ee8-a5fc-49ff-95d2-dd10333ec8f9))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 140 "Net-(R49-Pad2)") (pintype "passive") (tstamp 3481779c-938c-460a-9b36-661d5f3af564))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 75 "Net-(D19-A)") (pintype "passive") (tstamp 30322c9f-b10d-40b0-a9a1-19a6af7d6a49))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "LOGO" (layer "F.Cu")
+    (tstamp 489a9bd5-2b9d-471f-928b-a88e3d1d73fe)
+    (at 41.402 112.776)
+    (attr board_only exclude_from_pos_files exclude_from_bom)
+    (fp_text reference "G***" (at 0 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 85808ef1-c315-426b-aeb6-3b2ba053f323)
+    )
+    (fp_text value "LOGO" (at 0.75 0) (layer "F.SilkS") hide
+        (effects (font (size 1.5 1.5) (thickness 0.3)))
+      (tstamp 304f7da4-82a1-4815-babf-fec5ae487d6b)
+    )
+    (fp_poly
+      (pts
+        (xy 3.001182 0)
+        (xy 3.001182 3.001182)
+        (xy 0 3.001182)
+        (xy -3.001181 3.001182)
+        (xy -3.001181 0)
+        (xy -3.001181 -2.611028)
+        (xy -2.611028 -2.611028)
+        (xy -2.611028 0)
+        (xy -2.611028 2.611028)
+        (xy -2.354814 2.611028)
+        (xy -2.0986 2.611028)
+        (xy -2.104545 2.578515)
+        (xy -2.115711 2.502078)
+        (xy -2.124589 2.410081)
+        (xy -2.131112 2.306844)
+        (xy -2.135213 2.196693)
+        (xy -2.136825 2.08395)
+        (xy -2.135882 1.972937)
+        (xy -2.132317 1.867978)
+        (xy -2.126064 1.773396)
+        (xy -2.118075 1.70067)
+        (xy -2.105891 1.614996)
+        (xy -2.094762 1.542847)
+        (xy -2.083636 1.47923)
+        (xy -2.071461 1.419154)
+        (xy -2.057184 1.357629)
+        (xy -2.039755 1.289664)
+        (xy -2.01812 1.210268)
+        (xy -2.004198 1.160457)
+        (xy -1.994305 1.127131)
+        (xy -1.980718 1.083905)
+        (xy -1.964726 1.034602)
+        (xy -1.94762 0.983046)
+        (xy -1.930687 0.933061)
+        (xy -1.915219 0.888471)
+        (xy -1.902504 0.853099)
+        (xy -1.893832 0.83077)
+        (xy -1.891179 0.825325)
+        (xy -1.883983 0.810731)
+        (xy -1.873197 0.784299)
+        (xy -1.866088 0.765301)
+        (xy -1.848191 0.720887)
+        (xy -1.82209 0.6629)
+        (xy -1.789664 0.595049)
+        (xy -1.752796 0.521041)
+        (xy -1.713366 0.444585)
+        (xy -1.673255 0.369388)
+        (xy -1.634346 0.299157)
+        (xy -1.598517 0.237601)
+        (xy -1.597509 0.235925)
+        (xy -1.567494 0.186303)
+        (xy -1.540717 0.142383)
+        (xy -1.519014 0.107152)
+        (xy -1.504224 0.083597)
+        (xy -1.498496 0.07503)
+        (xy -1.490044 0.063907)
+        (xy -1.471921 0.039646)
+        (xy -1.44633 0.00521)
+        (xy -1.415477 -0.036436)
+        (xy -1.394341 -0.065026)
+        (xy -1.354099 -0.116489)
+        (xy -1.304312 -0.175502)
+        (xy -1.248429 -0.238375)
+        (xy -1.189901 -0.301417)
+        (xy -1.132176 -0.360938)
+        (xy -1.078705 -0.413248)
+        (xy -1.032938 -0.454657)
+        (xy -1.02024 -0.465198)
+        (xy -0.985471 -0.49316)
+        (xy -0.949904 -0.521672)
+        (xy -0.91784 -0.547296)
+        (xy -0.893579 -0.566595)
+        (xy -0.882605 -0.575226)
+        (xy -0.86298 -0.590971)
+        (xy -0.85749 -0.595564)
+        (xy -0.841867 -0.60763)
+        (xy -0.817888 -0.624988)
+        (xy -0.810319 -0.630306)
+        (xy -0.77806 -0.653277)
+        (xy -0.753758 -0.672028)
+        (xy -0.737443 -0.685644)
+        (xy -0.721795 -0.696925)
+        (xy -0.696652 -0.713157)
+        (xy -0.68527 -0.72013)
+        (xy -0.660412 -0.73571)
+        (xy -0.643583 -0.747379)
+        (xy -0.640252 -0.750295)
+        (xy -0.629306 -0.758676)
+        (xy -0.607379 -0.772897)
+        (xy -0.595234 -0.780307)
+        (xy -0.570353 -0.795848)
+        (xy -0.553524 -0.807556)
+        (xy -0.550217 -0.810502)
+        (xy -0.539532 -0.818398)
+        (xy -0.515001 -0.834139)
+        (xy -0.479907 -0.855785)
+        (xy -0.437537 -0.881394)
+        (xy -0.391178 -0.909024)
+        (xy -0.344114 -0.936734)
+        (xy -0.299632 -0.962582)
+        (xy -0.261018 -0.984627)
+        (xy -0.231558 -1.000926)
+        (xy -0.214537 -1.009539)
+        (xy -0.211914 -1.010398)
+        (xy -0.199248 -1.01645)
+        (xy -0.198411 -1.017901)
+        (xy -0.188178 -1.027024)
+        (xy -0.166893 -1.040375)
+        (xy -0.160063 -1.044137)
+        (xy -0.131495 -1.059551)
+        (xy -0.095033 -1.079395)
+        (xy -0.070028 -1.093086)
+        (xy -0.039629 -1.109507)
+        (xy 0.002999 -1.132175)
+        (xy 0.052308 -1.158154)
+        (xy 0.10275 -1.184509)
+        (xy 0.105041 -1.1857)
+        (xy 0.178139 -1.223776)
+        (xy 0.235809 -1.254099)
+        (xy 0.280419 -1.278055)
+        (xy 0.314339 -1.297032)
+        (xy 0.339938 -1.312417)
+        (xy 0.359586 -1.325598)
+        (xy 0.375652 -1.337961)
+        (xy 0.390505 -1.350894)
+        (xy 0.396309 -1.356233)
+        (xy 0.427234 -1.392487)
+        (xy 0.438437 -1.425432)
+        (xy 0.429949 -1.454946)
+        (xy 0.401801 -1.480904)
+        (xy 0.360142 -1.500952)
+        (xy 0.336635 -1.505859)
+        (xy 0.296109 -1.510044)
+        (xy 0.241539 -1.513465)
+        (xy 0.175901 -1.516082)
+        (xy 0.102171 -1.517855)
+        (xy 0.023327 -1.518741)
+        (xy -0.057657 -1.5187)
+        (xy -0.137803 -1.517692)
+        (xy -0.214136 -1.515675)
+        (xy -0.28368 -1.512608)
+        (xy -0.320126 -1.510304)
+        (xy -0.393581 -1.505499)
+        (xy -0.477183 -1.500825)
+        (xy -0.561459 -1.496767)
+        (xy -0.636934 -1.493812)
+        (xy -0.648577 -1.493443)
+        (xy -0.712794 -1.491829)
+        (xy -0.760746 -1.491584)
+        (xy -0.796145 -1.492921)
+        (xy -0.822701 -1.496055)
+        (xy -0.844124 -1.501198)
+        (xy -0.856178 -1.505382)
+        (xy -0.890687 -1.524926)
+        (xy -0.905944 -1.549853)
+        (xy -0.901947 -1.580169)
+        (xy -0.878693 -1.615881)
+        (xy -0.83618 -1.656997)
+        (xy -0.8072 -1.679961)
+        (xy -0.761153 -1.710755)
+        (xy -0.70113 -1.745245)
+        (xy -0.632177 -1.780916)
+        (xy -0.559338 -1.815252)
+        (xy -0.487657 -1.845738)
+        (xy -0.435171 -1.865445)
+        (xy -0.402429 -1.877091)
+        (xy -0.374868 -1.887318)
+        (xy -0.365144 -1.891153)
+        (xy -0.342695 -1.899358)
+        (xy -0.306375 -1.911472)
+        (xy -0.261529 -1.925827)
+        (xy -0.213501 -1.940755)
+        (xy -0.167634 -1.954588)
+        (xy -0.129273 -1.965657)
+        (xy -0.109906 -1.970828)
+        (xy -0.074137 -1.979776)
+        (xy -0.03095 -1.990586)
+        (xy -0.005002 -1.997085)
+        (xy 0.117425 -2.025514)
+        (xy 0.244578 -2.050452)
+        (xy 0.378616 -2.072148)
+        (xy 0.521696 -2.090853)
+        (xy 0.675974 -2.106816)
+        (xy 0.843609 -2.120289)
+        (xy 1.026757 -2.13152)
+        (xy 1.227576 -2.140759)
+        (xy 1.237836 -2.141163)
+        (xy 1.376098 -2.14498)
+        (xy 1.511131 -2.145671)
+        (xy 1.640907 -2.143382)
+        (xy 1.7634 -2.13826)
+        (xy 1.876582 -2.130452)
+        (xy 1.978427 -2.120105)
+        (xy 2.066907 -2.107365)
+        (xy 2.139996 -2.09238)
+        (xy 2.195666 -2.075296)
+        (xy 2.205869 -2.071052)
+        (xy 2.22804 -2.061164)
+        (xy 2.257334 -2.048055)
+        (xy 2.263507 -2.045287)
+        (xy 2.308408 -2.017255)
+        (xy 2.33765 -1.979119)
+        (xy 2.353273 -1.92795)
+        (xy 2.355188 -1.913717)
+        (xy 2.357303 -1.856397)
+        (xy 2.353402 -1.784664)
+        (xy 2.344048 -1.702997)
+        (xy 2.329805 -1.615878)
+        (xy 2.311237 -1.527787)
+        (xy 2.301874 -1.489996)
+        (xy 2.277344 -1.395974)
+        (xy 2.253924 -1.306746)
+        (xy 2.232437 -1.225427)
+        (xy 2.213709 -1.155134)
+        (xy 2.198567 -1.098982)
+        (xy 2.190726 -1.070421)
+        (xy 2.184068 -1.044666)
+        (xy 2.174715 -1.006229)
+        (xy 2.164321 -0.961958)
+        (xy 2.160521 -0.945372)
+        (xy 2.140872 -0.862123)
+        (xy 2.119966 -0.779091)
+        (xy 2.098594 -0.698984)
+        (xy 2.077548 -0.624508)
+        (xy 2.057621 -0.558372)
+        (xy 2.039604 -0.50328)
+        (xy 2.024289 -0.461942)
+        (xy 2.01247 -0.437063)
+        (xy 2.011226 -0.435171)
+        (xy 2.003999 -0.420593)
+        (xy 1.993126 -0.394187)
+        (xy 1.985924 -0.375148)
+        (xy 1.973468 -0.344826)
+        (xy 1.955458 -0.305576)
+        (xy 1.934164 -0.261841)
+        (xy 1.911856 -0.218064)
+        (xy 1.890804 -0.178688)
+        (xy 1.873276 -0.148158)
+        (xy 1.861543 -0.130917)
+        (xy 1.860733 -0.130051)
+        (xy 1.85294 -0.119767)
+        (xy 1.837422 -0.097729)
+        (xy 1.818435 -0.070028)
+        (xy 1.768567 -0.004079)
+        (xy 1.715963 0.051771)
+        (xy 1.663072 0.095578)
+        (xy 1.612339 0.125397)
+        (xy 1.566212 0.139285)
+        (xy 1.554027 0.140055)
+        (xy 1.519853 0.132491)
+        (xy 1.487661 0.10889)
+        (xy 1.456047 0.067894)
+        (xy 1.42868 0.018551)
+        (xy 1.400685 -0.044426)
+        (xy 1.371207 -0.122291)
+        (xy 1.341801 -0.210159)
+        (xy 1.314023 -0.303141)
+        (xy 1.289427 -0.396352)
+        (xy 1.271546 -0.475187)
+        (xy 1.263793 -0.512065)
+        (xy 1.254019 -0.557626)
+        (xy 1.245826 -0.595234)
+        (xy 1.236001 -0.640826)
+        (xy 1.226116 -0.688128)
+        (xy 1.219626 -0.720284)
+        (xy 1.198046 -0.810654)
+        (xy 1.172513 -0.882544)
+        (xy 1.143212 -0.935693)
+        (xy 1.110325 -0.969838)
+        (xy 1.074038 -0.984719)
+        (xy 1.036602 -0.98078)
+        (xy 1.01719 -0.972172)
+        (xy 0.985212 -0.955727)
+        (xy 0.945194 -0.934007)
+        (xy 0.901664 -0.909576)
+        (xy 0.859147 -0.884997)
+        (xy 0.82217 -0.862832)
+        (xy 0.795259 -0.845645)
+        (xy 0.785829 -0.838788)
+        (xy 0.773746 -0.829525)
+        (xy 0.749429 -0.81133)
+        (xy 0.716775 -0.787107)
+        (xy 0.690272 -0.767552)
+        (xy 0.647791 -0.73612)
+        (xy 0.613479 -0.710065)
+        (xy 0.583958 -0.686409)
+        (xy 0.555845 -0.662173)
+        (xy 0.525761 -0.63438)
+        (xy 0.490326 -0.600053)
+        (xy 0.446158 -0.556213)
+        (xy 0.415164 -0.52521)
+        (xy 0.365668 -0.475506)
+        (xy 0.327317 -0.436498)
+        (xy 0.297022 -0.404821)
+        (xy 0.271694 -0.377109)
+        (xy 0.248246 -0.349996)
+        (xy 0.223588 -0.320115)
+        (xy 0.199257 -0.289882)
+        (xy 0.177269 -0.261049)
+        (xy 0.151072 -0.224653)
+        (xy 0.123091 -0.184326)
+        (xy 0.095746 -0.143697)
+        (xy 0.071462 -0.106397)
+        (xy 0.05266 -0.076057)
+        (xy 0.041762 -0.056307)
+        (xy 0.040016 -0.051237)
+        (xy 0.033348 -0.03895)
+        (xy 0.032184 -0.038348)
+        (xy 0.025326 -0.028641)
+        (xy 0.011535 -0.004042)
+        (xy -0.00751 0.03228)
+        (xy -0.030131 0.077159)
+        (xy -0.043828 0.105041)
+        (xy -0.068018 0.154658)
+        (xy -0.089642 0.198879)
+        (xy -0.106946 0.234125)
+        (xy -0.118174 0.256816)
+        (xy -0.12103 0.262468)
+        (xy -0.128711 0.28257)
+        (xy -0.130051 0.290968)
+        (xy -0.134027 0.307021)
+        (xy -0.143712 0.331197)
+        (xy -0.144833 0.33362)
+        (xy -0.169689 0.395454)
+        (xy -0.194463 0.473358)
+        (xy -0.218306 0.563409)
+        (xy -0.24037 0.661683)
+        (xy -0.259806 0.764258)
+        (xy -0.275766 0.86721)
+        (xy -0.2874 0.966617)
+        (xy -0.291027 1.009537)
+        (xy -0.296456 1.183464)
+        (xy -0.287987 1.358243)
+        (xy -0.266187 1.530069)
+        (xy -0.231626 1.69514)
+        (xy -0.184872 1.849652)
+        (xy -0.153315 1.93076)
+        (xy -0.140188 1.960229)
+        (xy -0.122438 1.998135)
+        (xy -0.102032 2.04051)
+        (xy -0.080935 2.083388)
+        (xy -0.061113 2.122802)
+        (xy -0.044532 2.154786)
+        (xy -0.033157 2.175373)
+        (xy -0.029373 2.180859)
+        (xy -0.021424 2.193453)
+        (xy -0.01568 2.20837)
+        (xy -0.006779 2.225822)
+        (xy 0.000674 2.230878)
+        (xy 0.009599 2.238627)
+        (xy 0.010004 2.241805)
+        (xy 0.015617 2.257158)
+        (xy 0.027511 2.275661)
+        (xy 0.046716 2.301835)
+        (xy 0.060024 2.320982)
+        (xy 0.075304 2.342283)
+        (xy 0.085363 2.354652)
+        (xy 0.097671 2.369924)
+        (xy 0.114827 2.393181)
+        (xy 0.118362 2.398171)
+        (xy 0.151933 2.441685)
+        (xy 0.197339 2.494193)
+        (xy 0.251147 2.551757)
+        (xy 0.262127 2.563033)
+        (xy 0.309169 2.611028)
+        (xy 1.460099 2.611028)
+        (xy 2.611028 2.611028)
+        (xy 2.611028 0)
+        (xy 2.611028 -2.611028)
+        (xy 0 -2.611028)
+        (xy -2.611028 -2.611028)
+        (xy -3.001181 -2.611028)
+        (xy -3.001181 -3.001181)
+        (xy 0 -3.001181)
+        (xy 3.001182 -3.001181)
+      )
+
+      (stroke (width 0) (type solid)) (fill solid) (layer "F.Cu") (tstamp 28882676-0b1c-400a-8d07-5785e5adcd47))
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 48e18b8e-b951-4c7d-a398-56d50c4f2210)
+    (at 42.926 75.311)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/38d5db7f-1647-4350-9dac-21a5046666ce")
+    (attr smd)
+    (fp_text reference "R41" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 41c08f51-f1c4-4bbc-9e02-d6af1140eed7)
+    )
+    (fp_text value "3.3K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 35f97103-f04b-44f7-8319-4af93081d4bb)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 8d1787ef-e6af-4a53-bdde-42fb5413d955)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 97c5c8df-4c47-4920-af1f-ada99ffa5a0f))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4b7f50a1-74a0-4cae-aee4-f3a09c4b55b7))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1b24435c-0d0d-46bf-b20f-930cb1879c35))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 18e9e9b0-813e-449f-9770-af3bb579468c))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 827b43ac-5839-4c3b-be24-f32b87d56e2f))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 00f4e7fc-3836-44ad-bdef-1c1eb2149d05))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 50685d7c-ffc4-4014-80c1-caf998676513))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 05d52e7e-2c09-4032-ada7-75a98b9295b5))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b9b4752f-3dfa-45c0-9551-bebfd3f8888a))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f94855d9-3d4b-4919-b9d8-6df46fef8643))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 15 "Net-(C9-Pad2)") (pintype "passive") (tstamp 9496be13-3d63-4c1d-b2c2-61fcdbed71a6))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 206 "Net-(U3A--)") (pintype "passive") (tstamp d9469325-9a6e-48de-a728-ac91dd99f30a))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 48e6f1e9-aae9-4366-a365-08bf9c434c32)
+    (at 50.673 90.424 -90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/438f9a28-d609-44e8-8123-7660ae5d57c3")
+    (attr smd)
+    (fp_text reference "R63" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp f184fbcb-3425-4ad2-9cc0-05d31cd2fe13)
+    )
+    (fp_text value "47R" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 73b1e61a-e672-4811-9869-6212c45950bd)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp a00dad00-542e-4227-952b-88888efceb2a)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a85f0540-ecac-4084-9acc-ded19aa8c326))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b73f6bed-6211-4678-801e-2dbff84d0c7f))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a52abd31-a719-43eb-8b9c-c36bfb494213))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0a35fefe-3eb8-4473-8f73-1f02bef7d083))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8d5fcd1b-0cc1-4746-83c8-a4c9c6d292ec))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp cdc6cab4-5366-490f-8679-b2631ad9b208))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3479d205-6b78-4fc6-baeb-2ada3bb48c69))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp dfe7c98f-cdb8-43ef-93bc-f096e6339b7f))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a6fee3b7-432f-4bf3-b48f-709466f9e9b2))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0b59a6b5-636a-40ed-957b-e56be3b04d2f))
+    (pad "1" smd roundrect (at -0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 74 "Net-(D19-K)") (pintype "passive") (tstamp 31fc6669-8ef4-4b3d-91c6-25161ae23f07))
+    (pad "2" smd roundrect (at 0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 24 "Net-(U4D-+)") (pintype "passive") (tstamp 9e41507d-bf91-4394-87f3-5e876876dec0))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 491842d1-e956-40bb-9f1c-b1b072ee40de)
+    (at 46.101 89.535)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/edb7b048-141e-43ed-8023-780ca3b573b1")
+    (attr smd)
+    (fp_text reference "R58" (at 0 -2.032) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp ef17a65b-8b47-4aa7-9502-d674038e6f9a)
+    )
+    (fp_text value "0R" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp d2336413-cdfc-4ea9-b384-3f2e2e7743dc)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 2ef5354b-08e6-470f-b02b-4b53dcbc2736)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 511b6750-b6b6-44a9-bb8c-a6ac48aa4e45))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e71ea96b-c3d4-450b-8d05-6e41c639d6bc))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1a7fd570-034d-45cf-87bf-526198fd7f72))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5fc584f0-3ef9-4466-b9f6-a0de2da654ec))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 04717963-a960-4dfe-9e68-7a2b309cf593))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8cb2d9ce-2ca7-47a2-a468-c8c216e59637))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 17a141b2-6de3-44c3-b981-87c608e2ae41))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4737d3ec-6f5e-4f4b-bde2-fa53e72f650d))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b7f28138-941e-4be6-bdf0-0d4794fa9f9f))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5ce55841-d7e1-4375-abd9-b3663d19b0fa))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 140 "Net-(R49-Pad2)") (pintype "passive") (tstamp a5809924-9b58-42f3-aacd-971a63a95b44))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 75 "Net-(D19-A)") (pintype "passive") (tstamp 194bd5eb-c25f-4c57-ad2d-012e2c5ddcab))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 4a1068cf-5c3e-4cdc-9d51-c88d15a5f540)
+    (at 55.626 49.53 -90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/5a9f31a8-65f9-41e7-9874-2a3e635a565d")
+    (attr smd)
+    (fp_text reference "R83" (at 2.159 -0.381 -180) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp a836baa5-af7c-4cf3-b25a-b66157daeee6)
+    )
+    (fp_text value "1K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp e1bfaf5b-f0fd-4664-bfe5-f6ea4f2dca1f)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 33082c59-adb2-48b2-a73f-2c66c9c3e0a5)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b83fce64-7778-460a-befa-60659729cfdd))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 148dde3c-1a6a-4298-8620-59262cdecd4f))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 51b44678-3030-496b-8706-58824afc57c0))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3e097d7e-a839-48a1-aad3-d746f59b309d))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 12c75220-0cff-4a33-8be2-e25314661e8f))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0808e9f0-8728-4368-9446-027ccb26f6ed))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 08e2ec88-7613-47fc-bad0-d9b1fd4d10c2))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0f7b670f-599c-4d06-83c6-cdfb1a62fcde))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8b3f5683-66c8-4531-871d-eff4316f94bd))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c595f67d-6032-456f-af3c-119c173df50c))
+    (pad "1" smd roundrect (at -0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 64 "/frontend/OPA2") (pintype "passive") (tstamp 0412c13f-d043-40fa-862d-e2fb49c8c220))
+    (pad "2" smd roundrect (at 0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp dd563008-f4c8-49cf-a109-2fecc616b3e4))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 4a182379-8cfe-4d22-bda8-46dee8604f3c)
+    (at 57.912 72.644 -90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/23bf2370-8454-4eca-8ef5-531b053e7767")
+    (attr smd)
+    (fp_text reference "R94" (at 0 -1.524 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 5e7ac007-d071-4020-98ad-d0df0f5784e3)
+    )
+    (fp_text value "1K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 61759702-34ce-4dce-9855-5f046fd17072)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 6075b9bb-5fa1-4803-9502-062548cfe741)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c5859b63-30aa-4778-a6a8-36711d1eb98b))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 65bc2273-bf4d-420b-b89d-fb67ea3793bd))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 916ebb53-3bae-4b50-82d7-0cd0e562bc44))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 74a91573-7cb8-4f98-b7f0-62b9d08417db))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6774a5c6-3990-4e80-93b4-7b7cf66ea60e))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7ee638e3-e8a4-4c35-ad51-5fa6816ec550))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 68f0bbb3-e20b-4a18-8669-fbbed39be343))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 318e7adc-5e3c-468f-993a-7729adc911b7))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a3ce47d8-f9d9-4c2f-b3f5-04e1739defaf))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1830276a-508d-4a63-9955-a17b123a3cb5))
+    (pad "1" smd roundrect (at -0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 78 "/frontend/OPA5") (pintype "passive") (tstamp d398e7b0-46c7-45e8-936c-8d6e882e2e69))
+    (pad "2" smd roundrect (at 0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 35 "ADC5") (pintype "passive") (tstamp e7cbec66-5135-4b93-ad70-aa187dfef7bc))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 4b4ff3ae-f55d-4f77-9ffd-9e871f61162a)
+    (at 42.926 62.865)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/04ee6531-cb19-4dd9-b501-e46793965e45")
+    (attr smd)
+    (fp_text reference "R4" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp b6f2f03a-47f0-4f81-a30e-6f794664d8be)
+    )
+    (fp_text value "1M" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp eb564a65-fdef-4a2a-b020-d782d37206eb)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp ea9f82b0-82cb-41d0-95a7-81d39b93af62)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 47d08600-1426-4a81-bc16-413807c22e70))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 348d40c8-08dc-4615-96c3-5f7b4016cbaa))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8f005a4c-ee16-4995-8c8a-ea7cd0883c4a))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 06587ac5-6ae7-41c8-a772-eed9cf330581))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d0ec6681-c686-44b0-bcf5-070eb19395e8))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 50d4be84-5bcc-4aeb-b998-53efe0271788))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 49e91259-a4be-4432-a869-a6e3d6ae34d6))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 55a84708-39ad-4425-b5ec-78f0e2d7667f))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b4807544-dc0a-4f67-9850-2ad10e6d0754))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 32acb36e-107e-4d31-86e1-dd43bd99d606))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 8 "Net-(C4-Pad2)") (pintype "passive") (tstamp 423cca1a-f617-4562-8939-e60c85d16bfb))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 76a34f65-da42-4c32-9d00-ef802bfc3cb9))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "LED_SMD:LED_0603_1608Metric" (layer "F.Cu")
+    (tstamp 4bd64d94-7dda-4ae0-851d-a4d5146986b4)
+    (at 96.266 43.307 180)
+    (descr "LED SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator")
+    (tags "LED")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Light emitting diode")
+    (property "ki_keywords" "LED diode")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/0a329a56-18a1-4d44-aa24-7c28c2c58a29")
+    (attr smd)
+    (fp_text reference "D40" (at 2.667 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 6d1aa1fd-ad89-47b8-b818-8689cc296ab5)
+    )
+    (fp_text value "BLUE_LED" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 81b78ed5-8027-43b3-9b85-363a17c6495d)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 5ee037a7-e01a-4fef-a0cf-e5e2614c56ee)
+    )
+    (fp_line (start -1.485 -0.735) (end -1.485 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 224315f4-4931-435d-8fd2-ebb7f0aa04cf))
+    (fp_line (start -1.485 0.735) (end 0.8 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5ee62301-0049-4549-b862-0b39e930ee82))
+    (fp_line (start 0.8 -0.735) (end -1.485 -0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 46b57386-882c-4f21-b625-ec558ba761c0))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e050b380-8375-4710-acf0-a328b6cd46a7))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a411c754-5bab-44f5-84a3-e96baf626fca))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 56cf3d0b-a42f-4bcc-a854-4cef0d55460b))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6a18c3d7-1b27-4811-bb9d-50eabc776a9a))
+    (fp_line (start -0.8 -0.1) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 194a806b-86ca-477f-8073-42cbbbfac0b1))
+    (fp_line (start -0.8 0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b56b3a75-2600-4c63-9211-5d8ed80ef654))
+    (fp_line (start -0.5 -0.4) (end -0.8 -0.1)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8d9c490d-8f56-4d3c-a882-dd06ca79589b))
+    (fp_line (start 0.8 -0.4) (end -0.5 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 60b969bc-16a8-4c89-a4fb-373add6ac90b))
+    (fp_line (start 0.8 0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 57634703-93cf-4cbc-a7c4-ce7002a67f8c))
+    (pad "1" smd roundrect (at -0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "K") (pintype "passive") (tstamp 4eb79bec-df95-403e-9149-b7f48cd40ebd))
+    (pad "2" smd roundrect (at 0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 98 "Net-(D40-A)") (pinfunction "A") (pintype "passive") (tstamp 9d0af8a0-9dc9-4f34-b4b8-42808b7ac1bc))
+    (model "${KICAD6_3DMODEL_DIR}/LED_SMD.3dshapes/LED_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 4d00b094-758a-40f2-8e1e-b15a89d2fb6d)
+    (at 83.087 81.661)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/b7b5f8ba-a839-4ce6-aba0-6b6d84772a3c")
+    (attr smd)
+    (fp_text reference "C44" (at -2.696 -0.508) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 372c78e2-dd58-4d98-8893-3d66a77f30cf)
+    )
+    (fp_text value "100nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 0d1fc49e-f359-44e0-ba8d-6a8de72a8274)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 557ab0eb-0368-448a-bda3-8c67aff119a6)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 96576de0-e61c-4b0c-a2f4-c7432707ded7))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6e9bf62d-bd9d-4433-ae0c-3d92871b5479))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ad372bf6-7aa1-4e94-b3ed-ad08b3adbfe4))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5ee8f99d-4910-47ce-ae5e-2e87b86441d4))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 96c391c2-dd32-4780-b508-dcc432f6aa1f))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ec97db68-f91e-4498-bf79-c90f2c70c554))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2a38100d-38e9-4ad7-8f16-89f28639bbf2))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f8947f7a-127f-404a-839e-1216c6be6e2c))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 91f6f1bd-a1d5-4299-a97a-144bd51a7c44))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8c88f15c-2411-4903-b162-6cfb1a6de942))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 6d0fcc2f-df36-49c7-9b51-c7d08214eecf))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 41 "X1") (pintype "passive") (tstamp 8db3eac6-99af-42ad-a008-db298d4b800e))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Connector_PinSocket_2.00mm:PinSocket_1x04_P2.00mm_Vertical" (layer "F.Cu")
+    (tstamp 4e5aca19-3f33-43c7-b82d-24a65e1a582d)
+    (at 83.344 27.559 90)
+    (descr "Through hole straight socket strip, 1x04, 2.00mm pitch, single row (from Kicad 4.0.7), script generated")
+    (tags "Through hole socket strip THT 1x04 2.00mm single row")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Generic connector, single row, 01x04, script generated (kicad-library-utils/schlib/autogen/connector/)")
+    (property "ki_keywords" "connector")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/73e7b11d-4311-4713-a683-64b8b97199a9")
+    (attr through_hole)
+    (fp_text reference "J5" (at 0 -1.556 270) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 5aa2ae48-3554-4b6d-9999-e5476c05eacd)
+    )
+    (fp_text value "Conn_01x04" (at 0 8.5 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 9d66376f-2e84-4903-bfce-d7db03f13748)
+    )
+    (fp_text user "${REFERENCE}" (at 0 3) (layer "F.Fab")
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 0bc17263-7e8c-4730-b3fb-3a93a84661f5)
+    )
+    (fp_line (start -1.06 1) (end -1.06 7.06)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 26aa9811-8217-4338-a6cd-12c9269e2c6b))
+    (fp_line (start -1.06 1) (end 1.06 1)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b3d57b2e-881c-4aca-90c3-c2b8adbef75c))
+    (fp_line (start -1.06 7.06) (end 1.06 7.06)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp be946340-3e47-4587-954d-449eb209f953))
+    (fp_line (start 0 -1.06) (end 1.06 -1.06)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 29d6d336-9c43-43cd-87ee-76b7cafe173f))
+    (fp_line (start 1.06 -1.06) (end 1.06 0)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 75693f5b-aeec-4d9b-bdb8-e9f2b6b91e20))
+    (fp_line (start 1.06 1) (end 1.06 7.06)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4772620c-11d8-4d86-9e0a-bf00c77e4da0))
+    (fp_line (start -1.5 -1.5) (end 1.5 -1.5)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b8db37b4-f9ef-4957-9808-21702a21d917))
+    (fp_line (start -1.5 7.5) (end -1.5 -1.5)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3f8568a9-5346-45a0-953e-e7d7a3c82c5d))
+    (fp_line (start 1.5 -1.5) (end 1.5 7.5)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e861409a-f8b8-4c3a-86e7-c269cc330329))
+    (fp_line (start 1.5 7.5) (end -1.5 7.5)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0ade7a8d-7e67-456e-8ec0-ab5dd1044b99))
+    (fp_line (start -1 -1) (end 0.5 -1)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0ae27610-b13e-4420-85ea-a64fb8ef445c))
+    (fp_line (start -1 7) (end -1 -1)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 99e05141-66b6-4cf1-b294-23af3994993a))
+    (fp_line (start 0.5 -1) (end 1 -0.5)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp dda9a287-b320-40cf-8dc3-6b9a9f4085eb))
+    (fp_line (start 1 -0.5) (end 1 7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5716aceb-40d8-4e84-9d09-4365e543d6f4))
+    (fp_line (start 1 7) (end -1 7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 615806cd-f704-4be0-9606-15171b43e37f))
+    (pad "1" thru_hole rect (at 0 0 90) (size 1.35 1.35) (drill 0.8) (layers "*.Cu" "*.Mask")
+      (net 37 "STM_VCC") (pinfunction "Pin_1") (pintype "passive") (tstamp 945e748f-d5c4-4fd4-b809-52fb91de6c08))
+    (pad "2" thru_hole oval (at 0 2 90) (size 1.35 1.35) (drill 0.8) (layers "*.Cu" "*.Mask")
+      (net 105 "/smapling/TXD") (pinfunction "Pin_2") (pintype "passive") (tstamp 88262d25-e4e7-4f93-8bc0-d4049c6ba834))
+    (pad "3" thru_hole oval (at 0 4 90) (size 1.35 1.35) (drill 0.8) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_3") (pintype "passive") (tstamp 01a9c5e3-771e-408c-b136-384a172b6579))
+    (pad "4" thru_hole oval (at 0 6 90) (size 1.35 1.35) (drill 0.8) (layers "*.Cu" "*.Mask")
+      (net 106 "/smapling/RXD") (pinfunction "Pin_4") (pintype "passive") (tstamp 22f32b39-c39c-407a-bc4d-a228ca248c5a))
+    (model "${KICAD6_3DMODEL_DIR}/Connector_PinSocket_2.00mm.3dshapes/PinSocket_1x04_P2.00mm_Vertical.wrl" hide
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 4f8c9606-875a-4114-a8dc-d74ce2a98bbc)
+    (at 42.926 73.406)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/3d3fdd83-f960-4c58-9eaa-95d26f784e96")
+    (attr smd)
+    (fp_text reference "R45" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 74930864-f657-42f1-ab83-83a530d56f39)
+    )
+    (fp_text value "200K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 8f2dd9ba-7f31-4581-97cf-98ff6d5a405c)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp c158f5d5-63a5-4e0f-80a5-62db41298b0a)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5fc612b2-613f-47fc-a1b2-7c7bc26300d1))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3b01f233-03d6-4e3e-84b2-2c952a6c64b0))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6de12b42-7496-43f0-aba0-9b07b92e827f))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 538000a9-01b5-463d-affa-a5fa411521ba))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp bb90cf61-b586-41c0-82c6-71ac910be0ce))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8f31ec4c-4969-437e-9fa5-fa60d65a31c2))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp aca9e2df-bac3-4d78-a3c2-831da8eedbde))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4ff8ee79-d056-4e8e-8c2d-63a308969448))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 393c8757-36c5-49d8-a079-8d730281a27e))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e62ca3e7-6d33-4183-9e36-b3566e4825f8))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 206 "Net-(U3A--)") (pintype "passive") (tstamp 24b2d656-d18c-413c-b06b-b61c7d5365ab))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 138 "Net-(R45-Pad2)") (pintype "passive") (tstamp b25f9779-d670-4118-bf5d-dc814be2e090))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 50b8dd15-5924-4ea3-9f23-85b9d776753d)
+    (at 57.912 64.135 90)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/f2c9614a-a4ca-4cf3-8683-595093b3f544")
+    (attr smd)
+    (fp_text reference "C25" (at 0 1.524 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 7c1c513c-055e-4fe3-8e1b-13e628408053)
+    )
+    (fp_text value "10nF/50V" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 0fb5355e-4428-4cdc-9c29-8d6612280497)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp eeacae1f-4d2f-4d34-aca7-c52255574344)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 52649fcc-de87-4258-8a09-9000be105f5a))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp edb63977-d9c4-43ab-9d10-ae4b0e1e60f3))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 2bf1168b-4f59-4c64-812e-0d00228c7f23))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ae1a0688-69e8-406f-8ab8-6c1c98eb41a6))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 46f05baa-7dcb-4463-bd3b-9c8f29978de8))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 224217d9-96d5-4524-9501-55d7fd5e8745))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp bc81a38d-b2a1-4aec-b8d0-e00e2e6fcb3f))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0f7fa34a-664c-4a53-a7fb-c657332c6467))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e2d59cc0-ea42-478d-b9d6-bcbd16c5e9c8))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9cdee993-a3f6-43f5-832e-3a2758575467))
+    (pad "1" smd roundrect (at -0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 28 "ADC4") (pintype "passive") (tstamp 26c5ba8e-8164-4c8b-a071-3815a7aa4fb3))
+    (pad "2" smd roundrect (at 0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 0d1c5752-06d8-4b03-af38-93a388e72c24))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Package_TO_SOT_SMD:SOT-23" (layer "F.Cu")
+    (tstamp 517323f3-2ae1-45b8-8e4f-5ebe38231d26)
+    (at 73.914 36.703 180)
+    (descr "SOT, 3 Pin (https://www.jedec.org/system/files/docs/to-236h.pdf variant AB), generated with kicad-footprint-generator ipc_gullwing_generator.py")
+    (tags "SOT TO_SOT_SMD")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Positive 60-250mA Low Dropout Regulator, Fixed Output, SOT-23")
+    (property "ki_keywords" "Torex LDO Voltage Regulator Fixed Positive")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/b827850b-03a2-4973-b056-03eb6444b952")
+    (attr smd)
+    (fp_text reference "U6" (at 2.794 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp a0e4bad0-2313-403a-9129-7d1a87cbb19b)
+    )
+    (fp_text value "XC6206P332MR" (at 0 2.4) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 9f5af23d-15d8-4166-91e8-a9c7c4ec91b2)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.32 0.32) (thickness 0.05)))
+      (tstamp 7bf5201c-88a1-44e8-a130-0696d87234c0)
+    )
+    (fp_line (start 0 -1.56) (end -1.675 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b9e86baa-20a0-4639-a83f-01cd5fd655aa))
+    (fp_line (start 0 -1.56) (end 0.65 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2d3ee148-a2c8-4005-9bcb-21ebd29d2cbe))
+    (fp_line (start 0 1.56) (end -0.65 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a91c853b-68ca-44c2-82ab-93a6c58bede2))
+    (fp_line (start 0 1.56) (end 0.65 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 051ce979-649b-4eff-a29a-768dba32876a))
+    (fp_line (start -1.92 -1.7) (end -1.92 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f5567b95-08a9-482c-9e9d-26bc04bd90a5))
+    (fp_line (start -1.92 1.7) (end 1.92 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp fbacb049-5a92-468a-a52d-f4542fafc33b))
+    (fp_line (start 1.92 -1.7) (end -1.92 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp fdc3fe94-5e4d-4ff2-8cff-babc01095b40))
+    (fp_line (start 1.92 1.7) (end 1.92 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 23e27f97-fcfd-4706-8350-e9c2d0ff26a8))
+    (fp_line (start -0.65 -1.125) (end -0.325 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ad523baa-66e7-4187-b2c0-eaecd645d635))
+    (fp_line (start -0.65 1.45) (end -0.65 -1.125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9ad4ee20-8a2d-4699-917d-ac00056f06e1))
+    (fp_line (start -0.325 -1.45) (end 0.65 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1e66dbca-18dd-4e44-a331-2f62277837bf))
+    (fp_line (start 0.65 -1.45) (end 0.65 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3e8249c0-0483-407b-b264-a722dbd04f3d))
+    (fp_line (start 0.65 1.45) (end -0.65 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b9e85f6d-6b56-49f7-9735-1f59f9b1940c))
+    (pad "1" smd roundrect (at -0.9375 -0.95 180) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "GND") (pintype "power_in") (tstamp 71783716-2840-4dc5-b893-37e2c4f4e19e))
+    (pad "2" smd roundrect (at -0.9375 0.95 180) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 37 "STM_VCC") (pinfunction "VO") (pintype "power_out") (tstamp 10be194d-3eab-4f3a-b649-49bc75065fcd))
+    (pad "3" smd roundrect (at 0.9375 0 180) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 36 "Net-(D25-K)") (pinfunction "VI") (pintype "power_in") (tstamp 9ac7893d-4c20-47cc-a721-099139f39cf6))
+    (model "${KICAD6_3DMODEL_DIR}/Package_TO_SOT_SMD.3dshapes/SOT-23.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 57142394-6059-468a-baa3-fac5d0f24d78)
+    (at 42.926 43.307)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/d785c2a3-e58a-4077-9cf0-74f52e26c7bf")
+    (attr smd)
+    (fp_text reference "C17" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp fb25ba1a-03a5-44f9-bebc-647ea88bf236)
+    )
+    (fp_text value "100nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 6f7550f3-0fb7-4c2d-adb1-79ee62444b8b)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 87454509-3743-41ee-af89-5984ed54a572)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 66ff6b9a-aabb-46ed-ab56-bc9f0fadb5c6))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 0666049c-e683-4785-8da1-12d33d8bf0d9))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 47f3a222-e9f9-4577-a598-6e5e558c3919))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7209a27b-c021-46ae-860c-131d5a33a0f6))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8f6938b8-d808-4ed2-ab1e-0e79bebc3fa3))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4ca03fb5-0fd6-4dd1-b379-f279eb39cf1a))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 75969639-09e4-4078-bbbf-ce18f24f0d90))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e12a66d7-25ee-4293-a26c-6ba54ffcddfc))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d5ab9828-27ab-4086-8835-aec553fecd7a))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3d671d93-043d-467d-b560-42c9e596a282))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp deba3da9-d15b-4de1-94ca-c25668b9736c))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pintype "passive") (tstamp c6ccb04a-3886-45c0-b8d2-ffcb10889627))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Connector_IDC:IDC-Header_2x04_P2.54mm_Vertical" (layer "F.Cu")
+    (tstamp 57cb21e3-0840-44b5-9b72-b0b5bb82f8a3)
+    (at 32.7525 105.81 180)
+    (descr "Through hole IDC box header, 2x04, 2.54mm pitch, DIN 41651 / IEC 60603-13, double rows, https://docs.google.com/spreadsheets/d/16SsEcesNF15N3Lb4niX7dcUr-NY5_MFPQhobNuNppn4/edit#gid=0")
+    (tags "Through hole vertical IDC box header THT 2x04 2.54mm double row")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Generic connector, double row, 02x04, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/)")
+    (property "ki_keywords" "connector")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/0ab516d4-7d5e-4bc9-b2e9-25c2b01f1644")
+    (attr through_hole)
+    (fp_text reference "J3" (at 5.3205 -6.1) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 6030a6a2-9014-4adc-8784-b838cb32b09c)
+    )
+    (fp_text value "Conn_02x04_Odd_Even" (at 1.27 13.72) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 68e9f1cb-2a6a-4403-b65f-329f290c966b)
+    )
+    (fp_text user "${REFERENCE}" (at 1.27 3.81 90) (layer "F.Fab")
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp ebb3ae39-ba9d-4748-9b5e-e005fe9ab0b2)
+    )
+    (fp_line (start -4.68 -0.5) (end -4.68 0.5)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp aa920630-70fb-41ce-9e5c-5289dd052193))
+    (fp_line (start -4.68 0.5) (end -3.68 0)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4b4b3f0e-01f1-42a5-9151-b7a569165d03))
+    (fp_line (start -3.68 0) (end -4.68 -0.5)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f326fbd3-3b63-4ccd-9c2f-4449e377c211))
+    (fp_line (start -3.29 -5.21) (end 5.83 -5.21)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a9bbfe29-1ecd-4009-8ae5-fc304bf4824d))
+    (fp_line (start -3.29 1.76) (end -1.98 1.76)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c7c09951-4ce5-4645-bd97-43eb48fd1756))
+    (fp_line (start -3.29 12.83) (end -3.29 -5.21)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8de279fb-c223-43ef-b21d-084e15366d94))
+    (fp_line (start -1.98 -3.91) (end 4.52 -3.91)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e0b7de26-1109-4945-96e0-2ff1be949f4e))
+    (fp_line (start -1.98 1.76) (end -1.98 -3.91)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp daca4168-2a3a-4f03-928d-32af4c934d92))
+    (fp_line (start -1.98 5.86) (end -3.29 5.86)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 55b686d6-9aa5-4f9d-9c29-083ad4f6c042))
+    (fp_line (start -1.98 5.86) (end -1.98 5.86)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 9748beeb-3c9c-4c88-840a-e0d5d9654c7f))
+    (fp_line (start -1.98 11.53) (end -1.98 5.86)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 57f57f1e-967a-4121-bea7-33d48f95f307))
+    (fp_line (start 4.52 -3.91) (end 4.52 11.53)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 26424b83-ff97-42f9-871e-b32bc0b81480))
+    (fp_line (start 4.52 11.53) (end -1.98 11.53)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 922289fc-1eb5-4f15-87ad-92dbbb052ce4))
+    (fp_line (start 5.83 -5.21) (end 5.83 12.83)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2390361a-0089-4760-b651-247ae48f6284))
+    (fp_line (start 5.83 12.83) (end -3.29 12.83)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a13ea742-7520-4152-8c9b-fe6ce46a6ad8))
+    (fp_line (start -3.68 -5.6) (end -3.68 13.22)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1afac72c-4a1c-48e2-948f-c700fbbcd133))
+    (fp_line (start -3.68 13.22) (end 6.22 13.22)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 21908fa3-f0a9-41ae-adf3-9624a64b36b8))
+    (fp_line (start 6.22 -5.6) (end -3.68 -5.6)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 60dd81e6-ad43-40f4-93e5-097f3386f99f))
+    (fp_line (start 6.22 13.22) (end 6.22 -5.6)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c3ac9072-8725-4087-8b60-4cacc6d58042))
+    (fp_line (start -3.18 -4.1) (end -2.18 -5.1)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 15896900-fb4f-49fa-9152-7935cea62a4c))
+    (fp_line (start -3.18 1.76) (end -1.98 1.76)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 203ae62d-becf-4e26-9e1c-73a133760641))
+    (fp_line (start -3.18 12.72) (end -3.18 -4.1)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8ec5f4a0-6e95-45ba-8b2e-fe9f1e7c6b44))
+    (fp_line (start -2.18 -5.1) (end 5.72 -5.1)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e85da31e-c96c-4703-be3b-7dd5e9acc920))
+    (fp_line (start -1.98 -3.91) (end 4.52 -3.91)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9bfef88e-4ec0-4a89-933e-48a5c0cf0c0c))
+    (fp_line (start -1.98 1.76) (end -1.98 -3.91)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 489f437b-48b8-4c5b-882d-503aa306fd84))
+    (fp_line (start -1.98 5.86) (end -3.18 5.86)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 512741e8-6898-428b-a077-23648c0cdf67))
+    (fp_line (start -1.98 5.86) (end -1.98 5.86)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1e91cd36-3e95-4901-a25b-3a2d65eef0a2))
+    (fp_line (start -1.98 11.53) (end -1.98 5.86)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f1e83278-0fe5-46a6-972b-c2436a8789ce))
+    (fp_line (start 4.52 -3.91) (end 4.52 11.53)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7d19b56f-eafc-48f9-b823-a65ebe92cb2e))
+    (fp_line (start 4.52 11.53) (end -1.98 11.53)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9682725f-0dc2-4d8e-b0d1-d578c62c63c8))
+    (fp_line (start 5.72 -5.1) (end 5.72 12.72)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f1803c94-0e6a-41dc-86c0-6ec5c82596dc))
+    (fp_line (start 5.72 12.72) (end -3.18 12.72)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 70c3ee59-03f5-4344-9e02-6e4e877bceef))
+    (pad "1" thru_hole roundrect (at 0 0 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask") (roundrect_rratio 0.1470588235)
+      (net 20 "/frontend/IN8") (pinfunction "Pin_1") (pintype "passive") (tstamp bb944697-6a33-4092-aade-954ccce4a8fc))
+    (pad "2" thru_hole circle (at 2.54 0 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_2") (pintype "passive") (tstamp c2eea106-042f-46b5-8c94-15a24f236c6b))
+    (pad "3" thru_hole circle (at 0 2.54 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 18 "/frontend/IN7") (pinfunction "Pin_3") (pintype "passive") (tstamp 4880937c-cd50-49ee-b75f-23d40f07f816))
+    (pad "4" thru_hole circle (at 2.54 2.54 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_4") (pintype "passive") (tstamp b008a288-e300-4b64-8007-f0d425f3b16e))
+    (pad "5" thru_hole circle (at 0 5.08 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 16 "/frontend/IN6") (pinfunction "Pin_5") (pintype "passive") (tstamp 7bb2fa2b-635e-4e80-8359-ca74155049cb))
+    (pad "6" thru_hole circle (at 2.54 5.08 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_6") (pintype "passive") (tstamp c726b022-e788-4a85-b9e3-86d7e7188a19))
+    (pad "7" thru_hole circle (at 0 7.62 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 14 "/frontend/IN5") (pinfunction "Pin_7") (pintype "passive") (tstamp 08e91ca4-da11-49cf-be1f-d54ff953a2a7))
+    (pad "8" thru_hole circle (at 2.54 7.62 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_8") (pintype "passive") (tstamp 262f2da2-ede7-4683-b0f1-e6628cc59514))
+    (model "${KICAD6_3DMODEL_DIR}/Connector_IDC.3dshapes/IDC-Header_2x04_P2.54mm_Vertical.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:JP_0603" (layer "F.Cu")
+    (tstamp 57d2ef36-4eff-41f8-9942-616828a6780a)
+    (at 59.69 28.829 -90)
+    (descr "0603 短接")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "exclude_from_bom" "")
+    (property "ki_description" "Jumper, 2-pole, open")
+    (property "ki_keywords" "Jumper SPST")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/0d200db7-4a93-4e9a-b2d7-9d88abdc2495")
+    (attr smd exclude_from_bom)
+    (fp_text reference "JP3" (at -6.096 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp f040cc89-5126-48de-828b-ce8c412af84a)
+    )
+    (fp_text value "Jumper_2_Open" (at 0 1.524 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 0179b0f6-f911-4f14-8e7f-9e6e3cde9b9b)
+    )
+    (fp_line (start -1.397 -0.635) (end 1.397 -0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b2eaa946-00ba-4b4d-acac-c13d3de6292b))
+    (fp_line (start -1.397 0.635) (end -1.397 -0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5529484c-30ad-469c-b0b1-d661d124e7d7))
+    (fp_line (start 1.397 -0.635) (end 1.397 0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 0715a89d-8f23-4c6b-9217-68b53cf45999))
+    (fp_line (start 1.397 0.635) (end -1.397 0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d2ae404c-09b0-452d-b47c-08ed712875bd))
+    (fp_poly
+      (pts
+        (xy 1.1 0.44)
+        (xy -1.12 0.44)
+        (xy -1.12 -0.43)
+        (xy 1.1 -0.43)
+      )
+
+      (stroke (width 0.1) (type solid)) (fill solid) (layer "F.Mask") (tstamp 8b8f71fd-674c-4df7-a9f7-c66c5397a300))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4299c482-cf4e-4dc8-81ca-76fbd7d9e43f))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c1f74a0c-946a-4d85-9328-8d6e5dd8d745))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 03927110-65ba-4d55-90c9-0e136e40a0d0))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b7a2b0ee-cd49-4853-a6ac-c35ea27f3034))
+    (pad "1" smd custom (at -0.725 0 270) (size 0.3 0.3) (layers "F.Cu" "F.Mask")
+      (net 9 "GND") (pinfunction "A") (pintype "passive") (zone_connect 2) (thermal_bridge_angle 45)
+      (options (clearance outline) (anchor rect))
+      (primitives
+        (gr_poly
+          (pts
+            (xy -0.5 -0.5)
+            (xy 0.3 -0.5)
+            (xy 0.8 0)
+            (xy 0.3 0.5)
+            (xy -0.5 0.5)
+          )
+          (width 0) (fill yes))
+      ) (tstamp 4fe0cd7f-de1b-43bc-8f86-31d143c4681c))
+    (pad "2" smd custom (at 0.725 0 270) (size 0.3 0.3) (layers "F.Cu" "F.Mask")
+      (net 120 "SET3") (pinfunction "B") (pintype "passive") (zone_connect 2) (thermal_bridge_angle 45)
+      (options (clearance outline) (anchor rect))
+      (primitives
+        (gr_poly
+          (pts
+            (xy -0.8 -0.5)
+            (xy 0.5 -0.5)
+            (xy 0.5 0.5)
+            (xy -0.8 0.5)
+            (xy -0.3 0)
+          )
+          (width 0) (fill yes))
+      ) (tstamp 92184370-6ad7-4aa0-b7c9-8f3d8d9bdf2e))
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 5855da03-9f0a-4651-a3fe-7f61bd798b68)
+    (at 53.975 54.864 -90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/97ee199b-8394-43ed-9ed4-36a2b4a16989")
+    (attr smd)
+    (fp_text reference "R31" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp d058099e-20f1-4c47-9c21-5a0cd54bf784)
+    )
+    (fp_text value "4.7K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 319d5b5b-2877-4573-b6d2-ed40503613f2)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp cd6e921b-550f-4169-a42e-d4c00dcf4d18)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f8f279d9-8dc3-4a99-b6a1-7927bde92559))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 461aeed4-2ef5-4b31-945f-7a430eb6e975))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7042dc0b-5d20-45a5-855d-48cac3e5b9b7))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9fce0a49-0a75-45dd-b32c-d7167ada4d91))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 757d9fc5-726e-450c-9634-1ac2ac5cec5e))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4712c087-e86b-4883-aca3-279de376a77f))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ad73e798-03b5-4a46-850b-0be1b4f9805b))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 08116f82-408a-49c8-92bb-63e555e589c4))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0e495d91-f7f6-4578-b95a-792e6233a114))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp bb050ac1-5648-480b-b89d-c816d61923ee))
+    (pad "1" smd roundrect (at -0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 19f86101-0c41-43cc-99b8-0f0b0b420066))
+    (pad "2" smd roundrect (at 0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 12 "Net-(U2D-+)") (pintype "passive") (tstamp e0d301d9-c8aa-46ee-a5b8-30b5a999c670))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 58959f99-5d29-467f-9f0b-19173a320193)
+    (at 42.926 55.626)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/47c3c4a2-69e3-482b-928c-8525919c9f57")
+    (attr smd)
+    (fp_text reference "R13" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 18d4df86-1d46-4919-8042-71d294f447a7)
+    )
+    (fp_text value "200K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp bb2dd931-82dd-4824-9821-a556d7119404)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 411c0c87-cca0-4358-9035-6485b4204d4a)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bee020a2-09e9-487c-88e1-07d7174f5e98))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ca3ea897-1bbe-4f68-8fcd-d87cae4a5692))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 39b3b6d2-95c7-4a14-a572-bbea356ec842))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9f805132-d383-4802-a731-104791db7cf2))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f09bb684-160a-4fb3-9b7b-84022ad793a8))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp dd48e38c-55c9-4edb-9b66-da66d05205f0))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ce83dade-acb0-40d4-a35a-cbde8a1379f2))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6dc669dd-3b2c-4b44-a727-25323e020e26))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 90b5d2f3-f87c-4424-be2f-d6b213c8c7d2))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8e9f0322-ec08-4967-aa02-8b4b096ef47b))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 200 "Net-(U2A--)") (pintype "passive") (tstamp 0f23de26-ee16-4707-af94-8732cd4abe11))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 128 "Net-(R13-Pad2)") (pintype "passive") (tstamp df328c6b-6fc1-4d0e-b1fb-5554f450d51c))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 58f14e8e-1b88-4e93-9520-50768339af75)
+    (at 52.324 109.855 90)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/1c84789c-a841-401b-8b81-c97b746485f8")
+    (attr smd)
+    (fp_text reference "C59" (at 0 3.175 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 6fad2244-bb5f-4ed7-b527-982012f7adae)
+    )
+    (fp_text value "100nF/50V" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 750854ef-7909-42e5-9a72-c11f9643b028)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 221e20d1-5f26-472f-930a-bc583ddc234e)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d93060df-deb4-44b4-b162-94535bed5b70))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 97c9dd55-c20d-42c2-950f-7cc5ba0fd932))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d238e52f-5bd3-4617-9cd0-d8808a53c533))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 05d2ddb0-527b-4ad2-b173-22024d91911d))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7003a866-f89c-4739-96b5-2f943de3a0d4))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 97d88c26-ecfe-46fb-a6a6-2d28a78e3525))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7b4c697b-4cbe-4e27-8bd0-dabfcd08b1b9))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9dbae375-2177-4d80-b086-044553e730df))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 076627c6-0265-4d8b-b05e-95c2fd801e40))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 25913f62-f629-4a97-a229-5bb6367b2990))
+    (pad "1" smd roundrect (at -0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pintype "passive") (tstamp 6d89e101-2ab9-4fae-b92d-65390e32e839))
+    (pad "2" smd roundrect (at 0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 02827c58-9692-4bce-8100-a8b15f485342))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 5abba4ce-da3f-47b4-8afe-327bce84bba6)
+    (at 38.989 44.196)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/e6ce5c3c-ebd3-40dd-8511-ff83ed474c94")
+    (attr smd)
+    (fp_text reference "C2" (at -2.032 0.381 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp df083f9c-71a3-4a5b-a6b4-b513f2f04c0a)
+    )
+    (fp_text value "2.2nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp d3cbe2c3-0e61-49f8-8a1b-54140a9b2a4c)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp a5074dd4-ffdb-4c39-8cf8-1555a5494d3f)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp da57f318-6799-4fc5-81ad-70cd68889b19))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a0e2737d-3809-4832-b38b-32a0397a7400))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 540806cf-46e9-40b6-8590-14dd8114c5a5))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3b010c06-61b9-44ce-87e9-8714f3a8b82f))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a5035fcb-01a1-494b-9bdc-e918e239c3e3))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8f269599-56bd-4cd8-8538-186c9a9a4ca4))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d6826475-86d2-4b05-b16a-375de56448a1))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1eb4a378-3ed1-4193-b66b-14b9cea13a93))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e00960b9-5666-4f85-aa3e-f01b45241622))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4c3204b4-ec8f-4ae4-9f6a-9844bc5b7e44))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 3 "/frontend/IN2") (pintype "passive") (tstamp eaf911ef-068b-4862-bec8-32862d2a3912))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 4 "Net-(C2-Pad2)") (pintype "passive") (tstamp 68481e16-bad4-487f-b1b1-f575aba71884))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Package_TO_SOT_SMD:SOT-23" (layer "F.Cu")
+    (tstamp 5b07f56f-c1fe-4533-ba9d-76a4835bc146)
+    (at 38.989 57.531)
+    (descr "SOT, 3 Pin (https://www.jedec.org/system/files/docs/to-236h.pdf variant AB), generated with kicad-footprint-generator ipc_gullwing_generator.py")
+    (tags "SOT TO_SOT_SMD")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "schottky barrier diode")
+    (property "ki_keywords" "schottky diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/adefc650-2116-49ec-8c57-bfa26b86fd9b")
+    (attr smd)
+    (fp_text reference "D3" (at 0 -2.159) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp bd901192-8dd6-46ff-bc39-6c79c51fbe77)
+    )
+    (fp_text value "BAT54S" (at 0 2.4) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 853f84b3-b462-41b9-a317-d780a0d7fe06)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.32 0.32) (thickness 0.05)))
+      (tstamp 28e64ac4-17b4-4e01-a309-b9c3c2ec71fb)
+    )
+    (fp_line (start 0 -1.56) (end -1.675 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 09483763-e60f-4286-9e8f-f8336b8bfc64))
+    (fp_line (start 0 -1.56) (end 0.65 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 0dca3fa3-ccc6-47e8-88fc-54733e748da3))
+    (fp_line (start 0 1.56) (end -0.65 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 58ed0a19-c126-43b5-8b1a-de142ff2bac9))
+    (fp_line (start 0 1.56) (end 0.65 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ddd6577e-2a94-4429-992a-c004ff2153e1))
+    (fp_line (start -1.92 -1.7) (end -1.92 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 22c77f51-9c28-4328-8c0b-768ae96301f0))
+    (fp_line (start -1.92 1.7) (end 1.92 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 26dd04ca-1fee-4ce8-9a38-4a6b7ad3ebd0))
+    (fp_line (start 1.92 -1.7) (end -1.92 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp bee092ac-688e-41aa-a0dd-948d3c231802))
+    (fp_line (start 1.92 1.7) (end 1.92 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1cffa6dc-a122-4419-95b8-a41cac9598e6))
+    (fp_line (start -0.65 -1.125) (end -0.325 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 54b6610a-43b5-468f-9e0f-a3f1c7270939))
+    (fp_line (start -0.65 1.45) (end -0.65 -1.125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3540f1cf-d1ca-44df-a49a-070a1db2ef3f))
+    (fp_line (start -0.325 -1.45) (end 0.65 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 45bd82cb-6732-4a8f-90a8-57f56de64deb))
+    (fp_line (start 0.65 -1.45) (end 0.65 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ceb199c1-e619-4d2c-bcdb-99948e1f8a59))
+    (fp_line (start 0.65 1.45) (end -0.65 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 369baff9-8a70-40cb-b365-f629f328a825))
+    (pad "1" smd roundrect (at -0.9375 -0.95) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 27 "-5V") (pintype "passive") (tstamp 8bd18df6-02d7-40a9-b1eb-516a17c4b7eb))
+    (pad "2" smd roundrect (at -0.9375 0.95) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pintype "passive") (tstamp 922765a7-dce6-4496-b22b-0b8813c5175e))
+    (pad "3" smd roundrect (at 0.9375 0) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 6 "Net-(C3-Pad2)") (pintype "passive") (tstamp 4ce6502b-9ffe-4b98-a26e-f6bbf3067421))
+    (model "${KICAD6_3DMODEL_DIR}/Package_TO_SOT_SMD.3dshapes/SOT-23.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 5bde34ab-a8b6-471f-a784-c37943cb09cd)
+    (at 46.101 36.195)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/b697df26-4eeb-48c6-b1f1-a65ab834e1a4")
+    (attr smd)
+    (fp_text reference "R18" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp d217eced-6950-4b04-92a1-c9b657d9a1d5)
+    )
+    (fp_text value "0R" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 3d10194b-0859-43f4-a30f-1ac430cdbbbb)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp a8b4ee76-1467-4f0c-b268-61390fe77e77)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4cdffc9b-6acf-4126-8bc6-3db4fb924265))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp abea607e-d0c8-4a69-98fc-aeffe7ad0964))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 69b370fa-f555-49f2-8dea-2fd1ac11bf74))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 30be60ee-d279-475b-a128-25829a11f222))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 37cb9fc2-336d-4352-935f-143fe04a09b9))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5a73fbb8-b131-4c0e-9dad-4cae61e98f07))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0c309dcb-deb8-424f-a509-8d7378922d0f))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7e95f28e-6782-47f2-a45d-2a7b1ae2cccf))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 65e39e0d-2d07-4db9-a09e-fb2ca15ba4de))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e2a35801-d6fe-41d3-8d44-1d9701e465d8))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 126 "Net-(R10-Pad2)") (pintype "passive") (tstamp b7fb35c4-e73b-4e4e-bb4a-80dc0868cd39))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 55 "Net-(D5-A)") (pintype "passive") (tstamp 66da2e68-8c3d-44cd-a5b6-c7aa0646ff2d))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 5c6fa39a-1139-4a41-b4ea-7adcb2feaeb5)
+    (at 42.926 71.755)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/5c105460-0c50-4d90-a7fb-7fbae8c748e6")
+    (attr smd)
+    (fp_text reference "R46" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 12c8edf9-984a-4bb9-894d-7b1fabe85b5e)
+    )
+    (fp_text value "NC" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 74ae84a5-a771-4c83-8f1f-0f48625c3911)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 8d37e22b-eed6-4c31-b023-0c7fe389e514)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 921a0c26-7942-4090-af24-9c33e45d039d))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d6f1ec0b-e693-44d4-b30e-bae919ecc97f))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b05715f9-2e72-443a-98be-38e9b934ca60))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 22d0a040-47df-4e29-bdb6-6ae3dbb8a137))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp dfd475c7-06c7-440c-a24d-21ab208ea101))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f0bceb50-edd2-4b59-a30a-91676a5ed4d8))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp bd3817d2-7ace-41ac-a1d0-e060f7eeee7e))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 526d0e05-1fe7-40fe-8b94-7ade7087521f))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e37034cd-66d2-47eb-bc52-1c69a18e292b))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 77b9fd2b-e32b-4446-9185-e5844047d31a))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 206 "Net-(U3A--)") (pintype "passive") (tstamp 80baa7ca-df0c-4df6-9c95-8073189aaea1))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 138 "Net-(R45-Pad2)") (pintype "passive") (tstamp 33c26afc-3a22-43a7-9cfb-cc03cb3db0e7))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 5dbe43d8-70ce-4e53-bd4d-010ed298be13)
+    (at 52.324 54.864 -90)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/90c984b7-11e6-4035-9b45-b3b811e9c10c")
+    (attr smd)
+    (fp_text reference "C7" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 863c53de-7fc7-41d0-a9f1-bb03f3230e09)
+    )
+    (fp_text value "4.7uF/16V" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 12d2e914-939a-4cc8-8f69-9fe6021de70a)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 034d2a68-33aa-47ed-8e59-1f19e1e8e566)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2ab94d62-11ec-4c8a-819e-e5447f7b88ee))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8202d47c-532f-4c23-ad33-3f46c2d8b0eb))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e8611863-f7db-4154-b4d0-774943e25974))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 09f7a359-5bca-4fec-88e3-5f600dbd5e39))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 60ec88f8-8f75-400e-a30f-c836f41a37b4))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 392a73fb-8260-46bd-ab1d-700e2388ca8b))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 71c49f46-d491-4172-8aa6-31961c47ca08))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1b13145f-2dcd-4e6d-8267-468a82cc6791))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6e58e19a-9173-4355-9efd-ac8c6088f656))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp caf64ba8-4c67-4718-a6bf-ddd296371b2e))
+    (pad "1" smd roundrect (at -0.775 0 270) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 42801cf1-134d-48fd-bd5d-a8d50629356b))
+    (pad "2" smd roundrect (at 0.775 0 270) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 12 "Net-(U2D-+)") (pintype "passive") (tstamp d75ecd85-62bf-4c7e-8d47-f0b6bf96b7a4))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 5eff105b-2615-4aef-acc3-6e249b17a591)
+    (at 64.008 84.709 90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/8f2c7c3b-611d-46eb-8588-af0477ac7a54")
+    (attr smd)
+    (fp_text reference "R76" (at 2.667 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp f6a8ab4c-2c25-46c0-96b9-02f772e1bb1b)
+    )
+    (fp_text value "0R" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 01119067-6a64-43b5-ba77-ceaad3b6189a)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp df651ade-77b8-404d-aabf-2bb82127c253)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 52deb967-ac5d-48d8-bdcc-230c520ea927))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 9406d99b-db83-41e2-b02b-4f3588454d7d))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5cbb9bf7-fbc2-44c5-9eae-0760470a0613))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c6f66aeb-5fbe-4fdd-893f-efcd1a3c6073))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 91ed3949-b6f5-4cf5-90c9-6e72d5b606ae))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6ee8363b-652d-4953-8024-f0d23722dd59))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7ff9c782-1a66-4e14-b000-46fbf85aaf27))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f3ae13ac-0df1-4f99-9e9c-8416e92ec6f1))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 35c6e345-ec3d-4357-b4db-2613aaa05fdc))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 95dbfe1a-193f-4517-933c-b6e454d1e1c8))
+    (pad "1" smd roundrect (at -0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 216 "Net-(U7-P3.1{slash}TXD)") (pintype "passive") (tstamp ffbe7ff8-810b-4e48-be83-5d0d6b79ed06))
+    (pad "2" smd roundrect (at 0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 149 "/interface/LED8") (pintype "passive") (tstamp 72d5b902-8d94-4e37-acbe-1f3ab9438bc3))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 5f0099c0-1176-469c-8884-059a02a11e41)
+    (at 55.626 72.644 90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/80a799b2-8bea-48c2-bdaa-c79a2a8b90a9")
+    (attr smd)
+    (fp_text reference "R86" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp ca8d56a9-01ef-4d3c-98e2-e7b74e1dd6c8)
+    )
+    (fp_text value "1K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp a183feeb-a760-44d2-b346-554be99329d7)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp b894c057-6e12-4cc6-8c74-e04aeb992060)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6a9c9287-2d5f-40ab-9feb-d7866e28df9c))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8eb6d986-ed4d-45e2-8103-e01c06751605))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ac0b70f6-fce2-4644-ae7c-9548453fa61b))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5561db97-f83e-474c-9887-b219bf896be9))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a762cdfa-3f58-4a0e-94bc-00b486776dc3))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c61a50b8-f5f3-4d10-a83e-9f3394e3ca5d))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5d15f092-f635-4c38-ae0e-ed7ea851df77))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8fd822c2-0f74-48a8-bb94-0266359e2847))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5abce946-8653-4b4c-ba9e-157fa0ad4184))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4195f965-f693-4f46-bea3-8338a5ad9016))
+    (pad "1" smd roundrect (at -0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 78 "/frontend/OPA5") (pintype "passive") (tstamp eea22cbd-2c5c-4352-b8a7-ec798ea623e7))
+    (pad "2" smd roundrect (at 0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 82c0d243-6e57-4208-aceb-fdeb192f197f))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 5f4574c5-93aa-4181-ba92-c466ec6173f0)
+    (at 55.626 85.09 -90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/8908d9ea-e2b6-4fe8-b333-cfa214d90013")
+    (attr smd)
+    (fp_text reference "R87" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 3e1f1998-5dfb-42da-b722-566a40dd8110)
+    )
+    (fp_text value "1K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp e05b3370-2db4-4869-846a-de3da0f47607)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 594a0056-e72c-4cc4-bbfe-c5783506c963)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp de3f1d24-e518-4eb2-b79d-0a7933deda57))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 55defc22-66e6-45c6-95c6-777887d90014))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp bcdc372a-ffaa-4b94-a9ff-9515943ac1b5))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp da495d04-6195-487f-95b3-7fdd7323bcf9))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7dad19b8-59dd-4186-acad-276e2eb42ca8))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ebd2efd4-bc70-4348-9944-c0c64c3b0bdf))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5f586726-46b1-4b7d-a91b-8e65a889e3b3))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b302c49a-68ef-436f-b551-cf39aca83156))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5e8048af-b8d1-4750-b9cd-72e595749995))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d20cfe8f-7594-4546-9349-7afcc3ebea1b))
+    (pad "1" smd roundrect (at -0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 80 "/frontend/OPA6") (pintype "passive") (tstamp c86a7dea-6f34-4839-9978-b10f05573943))
+    (pad "2" smd roundrect (at 0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 89753107-da6e-44b6-9d40-841728fc2e8b))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0402_1005Metric" (layer "F.Cu")
+    (tstamp 600a1e49-62ad-4dbf-9ada-22bdc28fe58f)
+    (at 72.263 80.137 90)
+    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/b8088afa-56f7-4d53-84ca-c379c2d7c583")
+    (attr smd)
+    (fp_text reference "R75" (at 2.413 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 3b607af9-d088-40ea-b08f-cf85a5fad008)
+    )
+    (fp_text value "10K" (at 0 1.16 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 16da5a48-d90b-4be7-8582-44f6a6e97056)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.25 0.25) (thickness 0.04)))
+      (tstamp 7c26b637-0534-4d49-b2f2-4c9cb4920230)
+    )
+    (fp_line (start -0.107836 -0.36) (end 0.107836 -0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4c9e8613-5ddc-4d21-8404-d55d8ab4de5b))
+    (fp_line (start -0.107836 0.36) (end 0.107836 0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 66de7b0e-d128-44af-a86f-2fb230330954))
+    (fp_line (start -0.91 -0.46) (end 0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b3c94080-42aa-4f0f-9d8b-bb980345b5bc))
+    (fp_line (start -0.91 0.46) (end -0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp eb7a3119-123a-4854-8cec-84b37cab6eab))
+    (fp_line (start 0.91 -0.46) (end 0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 2a4fa8f3-2251-4aa6-a435-5312d8b4ba68))
+    (fp_line (start 0.91 0.46) (end -0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 464d447b-b857-40a9-99b3-a9e656a51bb2))
+    (fp_line (start -0.5 -0.25) (end 0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 37b4f250-887e-46f0-b36f-b8a80d1a6eaa))
+    (fp_line (start -0.5 0.25) (end -0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 05a862f1-6807-4602-8eab-81e96c807e30))
+    (fp_line (start 0.5 -0.25) (end 0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp dad368fb-757e-4e84-a9e5-24b0fe8e1161))
+    (fp_line (start 0.5 0.25) (end -0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f7835d9b-4b52-4847-b1d0-b9a3734bd4ad))
+    (pad "1" smd roundrect (at -0.48 0 90) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 215 "Net-(U8-~{CE})") (pintype "passive") (tstamp 095be389-fff0-4af6-8384-e35164689ee1))
+    (pad "2" smd roundrect (at 0.48 0 90) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 5c35c5fa-3f27-4bc3-b15f-6d3601551c9f))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 602882c3-ba87-4127-b271-097d26f2e257)
+    (at 46.101 66.548)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/7ed236bb-bae9-4f53-97c0-5f027fdc7516")
+    (attr smd)
+    (fp_text reference "R23" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 7046a22b-0a6d-4132-9a88-bbb26efcecce)
+    )
+    (fp_text value "100K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 652b5390-bef7-43f7-9926-502deb4ee112)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp b862d75e-8d9f-49b3-88ff-488372b4d9b8)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bff91362-7716-48fb-b9ef-176ae1f90142))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 04d60f5f-f797-439c-b7a1-492362f9cee5))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 59081afe-9481-47f6-9b23-827559e21289))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 25751542-d052-4a9b-8913-07be69387c10))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 698b370f-3da4-4f4d-ae42-ef5076942bc8))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp cb8498a8-1b60-4314-9bd8-4aa79ac088c8))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6cbe98db-7116-4328-bfcc-7b4d87c71f44))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5c6d9078-f86c-4abf-9aae-01d246f38741))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f777f7f8-7b69-4012-8803-f2883b913079))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b9d22ba3-8265-4a4f-bf79-28b87ba2bf07))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 129 "Net-(R15-Pad2)") (pintype "passive") (tstamp ff0192ed-c6a5-4546-8948-dde115dbb3a7))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 61 "Net-(D8-A)") (pintype "passive") (tstamp 31f589eb-9b15-48ea-8a81-d850ed9dd597))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:SOD_323_1" (layer "F.Cu")
+    (tstamp 607c9846-28ee-4ced-82b6-06f29e0504fd)
+    (at 54.991 57.531 180)
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "75V 0.15A Fast switching Diode, SOD-323")
+    (property "ki_keywords" "diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/f47df97c-01b2-49ad-b5fb-23e3e4f3197d")
+    (attr smd)
+    (fp_text reference "D11" (at 0 -1.651 180) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp a55b088a-7ad9-481d-8342-08e9d383b703)
+    )
+    (fp_text value "1N4148WS" (at 0 1.651 180) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 5e4449b6-4027-44ad-9de0-6eef4a84c4ea)
+    )
+    (fp_line (start -1.905 -0.8255) (end -1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 48e4bc29-3c49-4f12-ae9a-4eac1d20d464))
+    (fp_line (start -1.905 0.8255) (end 1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 57aecd28-1a4d-4f86-b11b-77134eba8494))
+    (fp_line (start -0.5715 -0.508) (end -0.5715 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ad9706ca-ecfa-41f3-bf72-f41ada32ec40))
+    (fp_line (start -0.5715 0.508) (end -0.381 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6ad3f9eb-666c-41b0-b171-e45376ee3fc5))
+    (fp_line (start -0.381 -0.508) (end -0.5715 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp da4382ab-d439-49f3-8293-0eb204e486c5))
+    (fp_line (start -0.381 0.508) (end -0.381 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e3d0ea05-9558-44a6-8567-43bc561c19bb))
+    (fp_line (start 1.905 -0.8255) (end -1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e2219523-8f7f-4b68-b78a-092225a0a79e))
+    (fp_line (start 1.905 0.8255) (end 1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 85b44f0c-1eb2-496e-8c5f-277ff32c0ff2))
+    (fp_line (start -2 -0.95) (end -2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a09f4e38-a201-486c-96d0-7586d44e99de))
+    (fp_line (start -2 -0.95) (end 2 -0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp aebe6036-931a-4ee1-9947-8cc15e75c316))
+    (fp_line (start -2 0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d054b88d-5e84-49c6-8139-aa30043e562f))
+    (fp_line (start 2 -0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 2dcf1d69-856d-4bfc-93b1-80dfef3fdb06))
+    (fp_line (start -0.9 -0.7) (end 0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 627bec3c-47da-4775-a787-0a4abdd9caeb))
+    (fp_line (start -0.9 0.7) (end -0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d5dab4f8-7dee-4d51-a7f3-b675f261a74f))
+    (fp_line (start -0.3 -0.35) (end -0.3 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d77c0f43-7954-48e5-b655-baa9024a7b8a))
+    (fp_line (start -0.3 0) (end -0.5 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 27793b2d-d76b-4e7a-8cd2-0bee2d6170c3))
+    (fp_line (start -0.3 0) (end 0.2 -0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ae7a1119-a85c-49cf-870a-ebf8fd48286d))
+    (fp_line (start 0.2 -0.35) (end 0.2 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e22694e7-1998-426c-bb26-71a5b88fb1ab))
+    (fp_line (start 0.2 0) (end 0.45 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e9872121-1e84-4589-83ea-dc6e66c90448))
+    (fp_line (start 0.2 0.35) (end -0.3 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a679f32d-8dfe-408d-94e1-53123b419bc2))
+    (fp_line (start 0.9 -0.7) (end 0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp af1ceae6-284d-4569-82fa-10ad23823fa1))
+    (fp_line (start 0.9 0.7) (end -0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp dfb132ef-50e3-417b-a99c-584a8851e939))
+    (pad "1" smd rect (at -1.25 0 180) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 66 "/frontend/OPA3") (pinfunction "K") (pintype "passive") (tstamp 64a044ff-80b7-4f2a-bbd8-12947a94c5bb))
+    (pad "2" smd rect (at 1.25 0 180) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 67 "Net-(D11-A)") (pinfunction "A") (pintype "passive") (tstamp 5bcf11cc-251f-4668-8f3b-f57f329b2e4b))
+    (model ":KICAD7_3DMODEL_DIR:Diode_SMD.3dshapes/D_SOD-323.step"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0402_1005Metric" (layer "F.Cu")
+    (tstamp 636b73ab-ea78-42ca-bd45-9ef1178dd836)
+    (at 67.31 37.084 90)
+    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/db58745b-23ba-4670-8cd5-c82ec97afc6b")
+    (attr smd)
+    (fp_text reference "C36" (at -2.159 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 7248b532-74ca-4369-b220-7c5f57a09be6)
+    )
+    (fp_text value "100nF/50V" (at 0 1.16 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 96c3f76a-c36a-40a4-81fa-3902809f248a)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.25 0.25) (thickness 0.04)))
+      (tstamp 6df1aa91-3cd3-478f-a9f1-d9edb4163949)
+    )
+    (fp_line (start -0.107836 -0.36) (end 0.107836 -0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 41307bf5-8f4c-48b7-973d-9077f87835c3))
+    (fp_line (start -0.107836 0.36) (end 0.107836 0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 7dd49a2c-6236-4a40-bfbc-3cd6e2cab47e))
+    (fp_line (start -0.91 -0.46) (end 0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 437076ff-892f-478e-8b3b-d8f7bbee6511))
+    (fp_line (start -0.91 0.46) (end -0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4f01144a-e958-4022-ad18-ceb947032362))
+    (fp_line (start 0.91 -0.46) (end 0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f15521b2-614e-41e9-aa29-7389e5198ad1))
+    (fp_line (start 0.91 0.46) (end -0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp bd0359a4-df2d-461b-af35-0bb89cf596f0))
+    (fp_line (start -0.5 -0.25) (end 0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0ab9b8cc-7ae3-47d2-925f-651c560a67bb))
+    (fp_line (start -0.5 0.25) (end -0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 64158402-3f5c-4c55-93a6-38d4d4272886))
+    (fp_line (start 0.5 -0.25) (end 0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 69d755bc-1e80-4c36-a210-d8080bd1ee77))
+    (fp_line (start 0.5 0.25) (end -0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2065f5d4-1d30-4c69-9bad-98e3d4c8ca0f))
+    (pad "1" smd roundrect (at -0.48 0 90) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 37 "STM_VCC") (pintype "passive") (tstamp 074ea8f4-35f4-4505-b954-b4082e37b539))
+    (pad "2" smd roundrect (at 0.48 0 90) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 648c2464-3a39-415f-bd36-2c3658877360))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 647bef0c-eef3-476d-b44e-b69cca08cf4b)
+    (at 46.101 68.199)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/1fec8ae0-5135-467a-bc96-fe1d38915cfd")
+    (attr smd)
+    (fp_text reference "R24" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp c9ca238a-9a20-4ec8-b1f0-915b0cdfaa60)
+    )
+    (fp_text value "0R" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 4f25b2ba-5986-4076-beab-402fb1532a54)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp ab63c426-e85e-4607-80fd-25b1e792a7e5)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 133c7137-c869-40aa-8a4d-d6318fd08e25))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp fb6fbf19-6f81-4567-b97f-390dbda767e3))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4b924fc8-dc52-44e7-a24b-cb17ee7c48f2))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 088090b9-ca5c-4f20-b064-2237be3049aa))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8dc78b19-6040-446c-a0ce-c785688b5d56))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp cec2dd58-9bba-42c7-91c5-4ce04d89aab9))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp de1d33bd-8f71-491a-885c-f16e3a38fdfe))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 57d58d2c-f3fc-4f03-9dcb-a09e70fc9abb))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2c6e7fac-dcab-46bf-8321-7b9f0adf31a2))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5091ab0e-1cf6-4d5e-8021-81554b47c86e))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 129 "Net-(R15-Pad2)") (pintype "passive") (tstamp 29454cb9-6669-4e4d-88f5-354027b55aca))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 61 "Net-(D8-A)") (pintype "passive") (tstamp 7d92795f-4410-40a8-9298-4126aa451629))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 659a0cde-aa33-4f45-8345-0f5f29be1a5d)
+    (at 71.628 32.131 180)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/d32d6767-671b-4a96-a990-ee49d78cecdc")
+    (attr smd)
+    (fp_text reference "C63" (at 2.794 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp d82b692c-6748-498a-b745-2e2c9b424a8a)
+    )
+    (fp_text value "10uF/16V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp c81d75c2-d8e5-4893-b2f6-c689eb234f0c)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 46eaa88c-ebd3-4f28-bc13-b027635ef548)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bb4c0bdf-45c1-42ce-b240-02da10f41fc7))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp afbd933c-e0d2-4532-8b3f-c4abbc104cc0))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8c5cbe91-5d85-4eae-bfa5-eaabbd952078))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b657f0e1-9db9-40d4-abc2-bb9f2c34e4b7))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 15408d1f-fe31-44e8-913e-d3150b24e5c5))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 85cc1b2a-e1ef-49fd-9f30-9a085867a79e))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 51a5c95b-6d36-4272-ab0b-f6786daf7dec))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7b8ab249-f078-421a-8c3a-e1ea2cbdfe95))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 794184f8-90d0-4db6-af1d-fd0e14a8ed1f))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 81aa4ae5-3254-4ab7-b434-52e0932b5aac))
+    (pad "1" smd roundrect (at -0.775 0 180) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 53 "VBUS") (pintype "passive") (tstamp 1bb8cf08-fd6c-4e01-a160-59f97c973bc5))
+    (pad "2" smd roundrect (at 0.775 0 180) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp a323313e-126d-491a-ae32-4d0550edcfc0))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0402_1005Metric" (layer "F.Cu")
+    (tstamp 65c6b87f-0207-46f0-82f0-c229050dcaaa)
+    (at 66.167 37.084 90)
+    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/d7a0b2d3-a156-4407-a10c-e4119c853972")
+    (attr smd)
+    (fp_text reference "C37" (at -2.159 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 927481d0-65d8-4a41-9e3a-3c4860cb6e84)
+    )
+    (fp_text value "100nF/50V" (at 0 1.16 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 8e2f6528-8f39-42a3-bc37-be863d9d5bf8)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.25 0.25) (thickness 0.04)))
+      (tstamp 50dbd64f-92a2-4fde-aff4-6d115df72092)
+    )
+    (fp_line (start -0.107836 -0.36) (end 0.107836 -0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5f085fe9-d016-4f11-a388-857be6c9e5a3))
+    (fp_line (start -0.107836 0.36) (end 0.107836 0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e750458f-ad43-44ba-8f62-4cf38997b9d4))
+    (fp_line (start -0.91 -0.46) (end 0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp dabb8c93-a202-4c4f-87e7-e3007775e123))
+    (fp_line (start -0.91 0.46) (end -0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp abc2a158-11f0-4fda-babd-f1b5069baf83))
+    (fp_line (start 0.91 -0.46) (end 0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e555b3f8-0585-47b7-b5a1-1c578250617c))
+    (fp_line (start 0.91 0.46) (end -0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp cc9e036d-414b-4dd7-b350-26a061c1f0ed))
+    (fp_line (start -0.5 -0.25) (end 0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b652ac35-d02c-4ac7-8e57-983732daa592))
+    (fp_line (start -0.5 0.25) (end -0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 45818ccb-f785-48fc-bcb8-57dacab3a250))
+    (fp_line (start 0.5 -0.25) (end 0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0b8b0a51-4a47-49c6-9868-2e2b5abaf6cd))
+    (fp_line (start 0.5 0.25) (end -0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 378448e8-6658-4beb-a78b-2174797e4ce2))
+    (pad "1" smd roundrect (at -0.48 0 90) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 37 "STM_VCC") (pintype "passive") (tstamp 22c49660-5a17-4c88-9951-7dabe50626b1))
+    (pad "2" smd roundrect (at 0.48 0 90) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 60b6a43b-3f5f-4a05-a30c-cd6452532077))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 65dea912-ce6e-476e-8389-cc2c7467b759)
+    (at 42.926 53.975)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/3e1f7b18-d180-48e0-85d5-a353e291620d")
+    (attr smd)
+    (fp_text reference "R14" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 4fa7a296-52a2-486b-ae95-62acb3365e8e)
+    )
+    (fp_text value "NC" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 1493b7d4-1480-4f5f-a777-74c1b1cde7ce)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 9c5b68bb-5ef4-4fc5-8996-7110798f186a)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6d6738c8-4534-4770-ac18-2120cc5086ad))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ab64ccd0-4eda-4e51-85bf-b2a32167ea38))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 2fb7d931-8d92-4946-b8df-225e9e884188))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 18527764-e627-4aad-95b1-5873e2b0c7f6))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 14475e95-c77f-4730-9bf1-3282b5d1e7c8))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 286bb70f-1a1a-4ead-9ede-6959cf4e9c78))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cf38c06b-693c-4295-9a6c-b3ba1ea9e7ec))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 23db440e-b131-4307-87e8-6f4df12ddad7))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f36142cc-5581-4a37-a6dc-2f185198ae40))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 16e16478-7757-42ae-abcf-3280db210d79))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 200 "Net-(U2A--)") (pintype "passive") (tstamp 322d31ce-e2fb-4cd9-b58d-99079bb1e9d0))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 128 "Net-(R13-Pad2)") (pintype "passive") (tstamp d04d4986-f8c0-45f4-acda-991cbfdbbbb9))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Package_TO_SOT_SMD:SOT-23" (layer "F.Cu")
+    (tstamp 66f71d16-8c7e-4baa-bdda-14b7b5b2f4db)
+    (at 38.989 93.091)
+    (descr "SOT, 3 Pin (https://www.jedec.org/system/files/docs/to-236h.pdf variant AB), generated with kicad-footprint-generator ipc_gullwing_generator.py")
+    (tags "SOT TO_SOT_SMD")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "schottky barrier diode")
+    (property "ki_keywords" "schottky diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/a9c046a6-5da6-4447-af35-94deba834ea9")
+    (attr smd)
+    (fp_text reference "D15" (at 0 -2.159) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 6cc5c0f4-1111-4be3-80cf-5c9eaa99abe3)
+    )
+    (fp_text value "BAT54S" (at 0 2.4) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp ee4f0065-4cc8-4efd-b263-ba7f734f0f59)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.32 0.32) (thickness 0.05)))
+      (tstamp aa2bfbd6-964c-420a-ba8e-0469b5e9b9b6)
+    )
+    (fp_line (start 0 -1.56) (end -1.675 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp fceb64b3-ace5-4bc5-ac5f-79e75aa8877d))
+    (fp_line (start 0 -1.56) (end 0.65 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 345f8b29-29b1-4a32-a4a2-615ee3802cf0))
+    (fp_line (start 0 1.56) (end -0.65 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2c03d119-819a-44ef-80df-ac2dd2cf9718))
+    (fp_line (start 0 1.56) (end 0.65 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bc884b21-9f05-4d7b-9939-edcafaa76610))
+    (fp_line (start -1.92 -1.7) (end -1.92 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6e2a1732-dc34-45ea-9017-68c2461ae5f9))
+    (fp_line (start -1.92 1.7) (end 1.92 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 74af5901-e521-46d7-8065-c6dfebfa3565))
+    (fp_line (start 1.92 -1.7) (end -1.92 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0ddb3283-5fae-4241-90bc-bd370a86f080))
+    (fp_line (start 1.92 1.7) (end 1.92 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7fc3438a-51b8-4b77-a620-10dac17a4c98))
+    (fp_line (start -0.65 -1.125) (end -0.325 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ddacbad4-3bc0-4040-830a-a86c24eaf7eb))
+    (fp_line (start -0.65 1.45) (end -0.65 -1.125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8a49782a-0fd2-4504-8b7e-57b189a4d46b))
+    (fp_line (start -0.325 -1.45) (end 0.65 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8eab884f-7c2a-4c47-a096-f88e7ae67c9d))
+    (fp_line (start 0.65 -1.45) (end 0.65 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5b56babd-e57d-4d90-8649-cf82a7991ee5))
+    (fp_line (start 0.65 1.45) (end -0.65 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 192bd7ac-8c05-4ba1-aa99-77cd364c759a))
+    (pad "1" smd roundrect (at -0.9375 -0.95) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 27 "-5V") (pintype "passive") (tstamp b5d741b5-f692-4f3d-8ccf-c82df81df225))
+    (pad "2" smd roundrect (at -0.9375 0.95) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pintype "passive") (tstamp f0117ecb-7005-4e86-9d71-ba701ea7bb42))
+    (pad "3" smd roundrect (at 0.9375 0) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 19 "Net-(C11-Pad2)") (pintype "passive") (tstamp 7ad37e82-4e23-463f-9a54-d993ac34b144))
+    (model "${KICAD6_3DMODEL_DIR}/Package_TO_SOT_SMD.3dshapes/SOT-23.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 679ca335-f479-4895-845f-8b857a75eec1)
+    (at 55.118 44.958 180)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/5a68cafb-defe-4aef-9346-abf26c21bd99")
+    (attr smd)
+    (fp_text reference "R34" (at -2.794 0.508) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp f73b6fc6-7efb-4dc4-94e9-4f0996a0492d)
+    )
+    (fp_text value "10K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 1f2f6a5f-c35b-4706-b3ae-21a058115536)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 87f75670-afe8-4d92-ab46-548b49043226)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 40b977c9-5a12-4c9e-92bf-1011fce96576))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b6229b07-dee1-491d-b91d-9484419ef5fc))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0c19d2e2-1dcd-4890-ab67-5fb4cef9310b))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8a61a1af-72e7-4082-b3f3-24fcbc9e2b32))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6c0f70fb-3cf0-4ed8-b095-8e4d1253e8a3))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp fff6f663-dfa3-46a2-bfc1-9ea05bfc3caa))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 016fc29a-5824-434b-8e7f-a8bfd392321c))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e51e2345-fbb5-4f85-8365-0c0a4b7c8939))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 70852476-1fa9-4ac9-81c8-835d88bfa452))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a8f47d90-7e39-4935-9e3d-62266dee219f))
+    (pad "1" smd roundrect (at -0.825 0 180) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 64 "/frontend/OPA2") (pintype "passive") (tstamp 82809a53-8076-4443-a361-e0e26acfffc4))
+    (pad "2" smd roundrect (at 0.825 0 180) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 203 "Net-(U1C--)") (pintype "passive") (tstamp 5366c892-17fe-4e8c-ab77-c1982aaf725f))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 680d76e1-539d-4e82-a520-d7f5f86f44e3)
+    (at 50.673 72.644 -90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/1ad26095-4ce4-4d15-9810-2fdbb645cc96")
+    (attr smd)
+    (fp_text reference "R61" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 1ec53d4f-628a-4772-9b64-a5419464c36d)
+    )
+    (fp_text value "47R" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp baa83803-6683-4e31-a20b-8798e67708ab)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 5a512cb6-258e-4eb0-acd7-a323f9f25ea0)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 799bfcd9-6663-4b90-b1e2-69ceca3453a7))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp de54dbee-bec5-47cd-b3bd-2ee18d01ccd2))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d401a970-d521-4c65-9757-6a752d3a53fc))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 136b7719-db31-4a65-99dc-e136170f9784))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 700429c9-1e35-41f5-9450-1335fb1a2638))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3107569f-4f16-45c1-b247-1de4ba9fe94a))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3ad5c17b-edd0-46c7-9c5d-70934cec6d72))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a267d8cc-bff7-474e-ac29-53fee8810df6))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp fbadfb16-b27b-4a20-b27d-ef9f7305ed14))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0316a874-5c71-42a3-9d6b-e2c5a49099a0))
+    (pad "1" smd roundrect (at -0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 70 "Net-(D17-K)") (pintype "passive") (tstamp d6e98823-5005-48c6-9100-136ed327bdef))
+    (pad "2" smd roundrect (at 0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 22 "Net-(U3D-+)") (pintype "passive") (tstamp 26ed1e1d-84d5-4f6e-a247-1fecf10ceb9e))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 688c2ccf-4051-481c-8edd-b50114bd9d6e)
+    (at 55.118 62.738 180)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/9498acb4-a028-4247-9c1d-011fa3413ecb")
+    (attr smd)
+    (fp_text reference "R36" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 25c68cdf-a4a8-4e80-ada6-de177b866ee3)
+    )
+    (fp_text value "10K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp a9794bfd-e529-4d1d-8171-1c12ae5107b2)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 880ddd50-f639-4f3c-aede-7430af29cd7d)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e6f4038f-eb3a-428e-b2b1-b077dc289251))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 870f6234-7d34-4149-bf5a-5d99665a79e6))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 68cc4e51-210e-43c2-bd96-7dbe1fd45b63))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d807bf10-813b-48d6-bdbc-1080e5ab4403))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8b1b0d34-cb4f-4bee-abd3-2df229582c7e))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c724c5f9-d223-40bc-904f-2a53efdcb6ab))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 20d62890-aba3-4a6b-88cc-22f5c1a99f7e))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 33b50b71-ca76-466e-8607-eb7e8b281a6c))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1cc9b95c-ef57-41d3-905c-04078c730e14))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a9363f4b-732f-4693-9523-2205cdfe2eda))
+    (pad "1" smd roundrect (at -0.825 0 180) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 68 "/frontend/OPA4") (pintype "passive") (tstamp 00065cb1-21f9-4af0-930f-aa14cfbcb751))
+    (pad "2" smd roundrect (at 0.825 0 180) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 205 "Net-(U2C--)") (pintype "passive") (tstamp 87fedd29-3955-4a5c-bbff-200f53c1ac25))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 694c5f81-afde-4174-891b-81778af509dc)
+    (at 42.926 57.531)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/e55c3659-a563-4ab6-8c8b-f77200580977")
+    (attr smd)
+    (fp_text reference "R7" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 2bc09561-d9b5-4e72-9725-68fee57031e8)
+    )
+    (fp_text value "3.3K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 828d4c53-520f-4c41-9a9c-d840d9013c62)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp d69411d9-36a6-4b81-b9ee-0f90a86539d6)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp baf9df87-89ec-409a-9b8e-8dcbf1f5a3f9))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 55be31d7-2e2c-4017-93c5-5d815ab510f9))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 32c162ff-b16b-4bb0-9e1c-1178aaccdc84))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e969d36a-2050-42c5-a841-ebb19a0cff22))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e301e1aa-60f6-46de-9871-2559667a9549))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 46ec623e-07db-4005-8095-1044d955e15d))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6dfa841d-86a8-4aa7-85e3-3257cd639e90))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3b9258d0-c1c2-41d5-b257-0fd19223fe03))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 79dcf7db-6f21-4ca3-9183-95ff6fcdba2f))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp fcc9d9d2-2bfc-4de7-86f8-897f77be077c))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 6 "Net-(C3-Pad2)") (pintype "passive") (tstamp c1e1dee3-7554-40fb-81dd-260906703f52))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 200 "Net-(U2A--)") (pintype "passive") (tstamp 19171893-d248-4433-a7e9-907f0ac69336))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 6a03a3f9-00a8-43f9-a22e-d7faf7e81d43)
+    (at 53.975 112.903 90)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/9f63c9c7-cf86-45eb-925d-6764ff8b7155")
+    (attr smd)
+    (fp_text reference "C56" (at 0 2.667 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 20643d65-d548-4847-ac0d-b81483a43d50)
+    )
+    (fp_text value "10uF/16V" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp dbc0a629-38dd-42a0-b52e-8169d9ff8c09)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 1c405c38-fc23-47ac-b2cd-a0737e8211cc)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b90d69fc-0536-4640-981a-4106a588c7d6))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 43d75359-a653-4f4b-b436-6e2d0d5a3ba9))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3f4a07ae-8e4c-40a6-aac1-6e67a8db7689))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 54a32f0d-b385-449b-979c-31382d43b78e))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp da48c2a9-dc3f-48df-a336-6542645c6ff2))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0ba6cec5-eda4-4cb4-a088-345ebf288e8b))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9b924d2f-cbba-46c1-8282-f914a3f3f8f1))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 854200e4-a31d-4e96-a13b-68bd709e2599))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 697d6e74-a77e-4d63-b11d-56f1d46a29fa))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp bf4c935a-6948-4b27-925a-7702fd027fa5))
+    (pad "1" smd roundrect (at -0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 99a64507-b83f-44fb-b406-778ca03f1b3a))
+    (pad "2" smd roundrect (at 0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 27 "-5V") (pintype "passive") (tstamp d35f2fe0-cd07-42dd-ad9e-6250e19c01f5))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 6b748ed8-73de-46d6-9093-63d40e31d09b)
+    (at 53.975 109.855 90)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/ae854799-1249-49ca-9045-3fb79b6f664f")
+    (attr smd)
+    (fp_text reference "C57" (at 0 2.667 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 7985d4b5-1958-4b1e-806a-297398b6299a)
+    )
+    (fp_text value "10uF/16V" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 9e7823cf-7c7c-484d-9185-7a8d0aa74402)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 17ccb9e0-f2f6-459e-a73b-9d29751a1adb)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 061de54a-1c08-4ca4-982f-261571c109fd))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2b8e355b-8cdb-4c2f-bd21-7b0e269424fd))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a4a0b34f-5f04-418a-a61e-e2feaeea54e3))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6f34bb3b-449b-4751-ae54-768b5ac73393))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4bbda8e5-1efe-4167-be58-0692bd885316))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7973cedf-eb17-4a7b-b32d-fda505e6b0e1))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cab29d5b-b503-4c34-add7-8034a85b9958))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp fdf925e8-2394-43ed-945c-58c163e86a81))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a4f4def5-7ce2-4e45-9f8a-5f1b3c0e69de))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9cceb2ef-d814-4142-8ad6-a2d8d8aa1b79))
+    (pad "1" smd roundrect (at -0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pintype "passive") (tstamp bebad22c-88cb-4def-924f-5b263d4c7c28))
+    (pad "2" smd roundrect (at 0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp d4d90b76-2ee9-4733-9716-f562f2f57856))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 6ed69424-cc21-4f73-951d-168f9d5c6330)
+    (at 55.118 96.647)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/7dd62122-0250-4d1c-81a2-ec071b341917")
+    (attr smd)
+    (fp_text reference "C24" (at 2.794 0.127) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp e3244bb4-3def-4b53-a4bc-914d6f8e122c)
+    )
+    (fp_text value "100nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp e3152587-1384-422e-98f2-66640165b40f)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 62b8f893-dcd9-474d-94dd-4e59d3a5c0b5)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a185a27b-8639-4283-a4b6-b5297163d58a))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d44a9f8d-8f0c-4540-b88d-8214381ae720))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5fdfa597-0863-4f45-9f7c-14c902cfd9c1))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp cfd95cd1-978d-4ef8-9abe-d00bec60cde9))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 109cf13f-e117-44c2-811d-c44eaf4b36b5))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9a79c251-25ef-4f45-b563-64cf011026d4))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 70faf8ac-562f-46bf-8ef1-f76ddeeb9735))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6d742185-68e2-4490-a645-9472bb9d0cad))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1a90d2b0-7128-4d0f-892c-9a0711e7dc22))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5c9e7fa3-36a3-4056-afe0-e733c48098fb))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 27 "-5V") (pintype "passive") (tstamp 1b8de3c3-b26c-40d6-9263-73954bca6cd8))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 7fe99b66-7090-4d1a-81ea-485d36f5d9f1))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 6ee2b73c-3b53-4a97-8ec3-9084d56bcb47)
+    (at 42.926 66.548)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/b013f3f6-1225-49bc-804f-ac4f2550365e")
+    (attr smd)
+    (fp_text reference "R15" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 7e073d38-0cbf-434b-8ade-a37132efb495)
+    )
+    (fp_text value "200K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 2b1090d8-5868-4748-8e5c-d93f8f095624)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp beefa46e-2665-4315-a0fb-7b80d82a25f9)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 84c7ee90-2567-416e-91d7-9127ce9b291b))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 04aad7fa-04a6-4c30-bfd0-f4719bc56e01))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp dad605fa-048c-4026-b1b0-1c41cb806902))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1c561fa2-b82b-4e35-bbee-4153cadc9fa9))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3d9b4804-c042-4507-91d5-bfd92e014a32))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c0cca5ba-d6a4-45fc-b70a-0bb335455f72))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e19fbb3e-4b5a-4e8d-ae4b-ec9515a49ffe))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 77ca288a-9666-4768-b0ef-b77a09bf42cc))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a362a0b4-e61b-4e49-8e57-588de4d1ce44))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 092ea178-5c65-4a26-ab1c-4d64f843c883))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 201 "Net-(U2B--)") (pintype "passive") (tstamp e13684b4-972f-4695-85a4-67ec2872c968))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 129 "Net-(R15-Pad2)") (pintype "passive") (tstamp 399333db-6717-4f2b-93ed-4889d16e2fbd))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_Array_Convex_4x0603" (layer "F.Cu")
+    (tstamp 6fab7256-46f6-4928-8fd6-5b6a493aceba)
+    (at 83.087 84.455 180)
+    (descr "Chip Resistor Network, ROHM MNR14 (see mnr_g.pdf)")
+    (tags "resistor array")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "4 resistor network, parallel topology")
+    (property "ki_keywords" "R network parallel topology isolated")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/8defea3b-3932-4bc9-925f-ff84a3ba386f")
+    (attr smd)
+    (fp_text reference "RN7" (at 2.696 2.032) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 07d8a618-b0a6-4665-bc6c-22b2b876b7a2)
+    )
+    (fp_text value "100R" (at 0 2.8) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp dca9d18f-36ff-41fc-95e9-1cdf19ce8f16)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.5 0.5) (thickness 0.075)))
+      (tstamp 4bbc4d08-b550-4822-8c4b-8f424dc498fd)
+    )
+    (fp_line (start 0.5 -1.68) (end -0.5 -1.68)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3b22f85c-771e-4a61-a750-20c08db9745c))
+    (fp_line (start 0.5 1.68) (end -0.5 1.68)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ce276c54-9969-49cf-9685-da1054e9e931))
+    (fp_line (start -1.55 -1.85) (end -1.55 1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp fe84d558-0a12-4bf9-b2ba-4444d0bdb45c))
+    (fp_line (start -1.55 -1.85) (end 1.55 -1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 94335e14-b950-4b61-b3ad-e4429f4c5cba))
+    (fp_line (start 1.55 1.85) (end -1.55 1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 30574043-21db-4f49-a619-bff9fcd4813b))
+    (fp_line (start 1.55 1.85) (end 1.55 -1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 12920162-d9f5-4ab8-ad63-9ec38a298e3e))
+    (fp_line (start -0.8 -1.6) (end 0.8 -1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f4a636a9-1596-4829-9f30-750b3508f4b9))
+    (fp_line (start -0.8 1.6) (end -0.8 -1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp fd9ea07d-9af9-4df2-ba61-93050073e3ba))
+    (fp_line (start 0.8 -1.6) (end 0.8 1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3203f18c-2614-4206-865f-f3e25ef4f131))
+    (fp_line (start 0.8 1.6) (end -0.8 1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp de78c487-bdfe-441a-8ba5-93c79848be88))
+    (pad "1" smd rect (at -0.9 -1.2 180) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 183 "service") (pinfunction "R1.1") (pintype "passive") (tstamp b28d241f-28c1-4eb0-a081-ee0e860f6b2a))
+    (pad "2" smd rect (at -0.9 -0.4 180) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 182 "up") (pinfunction "R2.1") (pintype "passive") (tstamp 34895d17-f387-4710-bb04-16f348b06b6a))
+    (pad "3" smd rect (at -0.9 0.4 180) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 181 "down") (pinfunction "R3.1") (pintype "passive") (tstamp 0d0a803d-49d5-4a6f-a18c-cfe9e6f73baf))
+    (pad "4" smd rect (at -0.9 1.2 180) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 108 "/interface/DIN1") (pinfunction "R4.1") (pintype "passive") (tstamp 7dbf1cab-0d12-4c19-9ea4-b4e3d270d500))
+    (pad "5" smd rect (at 0.9 1.2 180) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 41 "X1") (pinfunction "R4.2") (pintype "passive") (tstamp d95e9ee5-4545-40ca-844f-354b20f9bd32))
+    (pad "6" smd rect (at 0.9 0.4 180) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 42 "X2") (pinfunction "R3.2") (pintype "passive") (tstamp 8f8f1c21-8ba7-47dd-81b1-fea41844ee05))
+    (pad "7" smd rect (at 0.9 -0.4 180) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 43 "X3") (pinfunction "R2.2") (pintype "passive") (tstamp bd17997d-9e87-45b1-a122-bec56dc548bf))
+    (pad "8" smd rect (at 0.9 -1.2 180) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 44 "X4") (pinfunction "R1.2") (pintype "passive") (tstamp 4e8b884c-cc87-4083-b72d-f413d31dddaa))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_Array_Convex_4x0603.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 6fdd8314-beda-4abe-8520-e0ca61723b90)
+    (at 53.975 67.31 90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/381c7ac2-31f0-4136-ab90-716c7a7a8788")
+    (attr smd)
+    (fp_text reference "R32" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp ec835a21-def7-40d1-a005-cd917b23c0dd)
+    )
+    (fp_text value "4.7K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp c4d4d279-2ddc-43a5-94b5-eff202d33509)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 630e9573-6f16-462d-a99c-95c52747e608)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a822a396-b05a-4aef-856c-384c24698522))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 779315a9-6d28-4325-8e19-bdaf1e343caa))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a9ae568e-31a8-4c3b-938a-6442e0fa3f81))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4c537517-b72c-47fa-9de5-408499532181))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c53b2f33-1596-4ba2-bef0-be5c77f896ef))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 008aa967-4830-42b6-a112-a330d6a9c0ec))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6a0c5945-7c3d-4d23-89cd-d10bad121634))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2ea03a0e-54ab-4d84-bd5c-67a8925c9ef8))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5d51d543-f7a9-46f7-ae12-6152293ba6cc))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c8a18cab-2455-4a32-bc53-897bc03b602b))
+    (pad "1" smd roundrect (at -0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 1e9c0c81-3d32-4dcf-9f9e-1c15912b2bf5))
+    (pad "2" smd roundrect (at 0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 13 "Net-(U2C-+)") (pintype "passive") (tstamp 25dd4cf5-3ff3-44f1-9155-c6454737355a))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 71070456-4452-427b-93ed-504626c514d9)
+    (at 68.199 105.664)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/33f63e1c-688e-4529-aae5-442db4f92dcc")
+    (attr smd)
+    (fp_text reference "C62" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 586ef6e2-50ff-4fb4-ab90-f2242a447214)
+    )
+    (fp_text value "10uF/16V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 3e2427c9-dd85-45da-ba00-12df8fd58857)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 5635b3f4-e339-4b60-bbf2-1782662b7a44)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp defdd325-8f69-4f53-82c2-f91a4a5eb410))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 19b8d5c3-4fe1-47bf-81ce-3ef4e7ac24f2))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0128923d-315c-48ac-9ac1-01f6f61c5bf0))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 282dcbfb-d87c-4614-b48c-db1864782996))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d8f1fc03-3be1-439d-b7da-756697fedd80))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 31bc642e-8e90-4103-8750-fcad2149bbce))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp dad8c4e6-d983-44a3-833d-9601047461f0))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2dc3fe5c-583d-441d-bd4b-8ea374353e29))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8fa58611-770b-4b08-96e0-56e864f0a3e2))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 978ebbc5-afee-46ff-8809-8f87efd48f25))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pintype "passive") (tstamp 77a9f25f-d00c-4751-a38d-bb495fc369c7))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 04ba082f-146d-42ba-9789-cc5ac3f0160b))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 72412bc7-e9cd-405c-bf28-c05394a19fa3)
+    (at 57.912 46.355 90)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/9f3c18c5-b08f-41af-adfe-42eac6e5d4a9")
+    (attr smd)
+    (fp_text reference "C29" (at 0 1.397 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 3af69b4d-2cfe-4cc3-9b63-64efe01a9587)
+    )
+    (fp_text value "10nF/50V" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 029e5a36-a08f-42ef-9839-dfc40b9eae9f)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 0cf19429-0802-47e2-838a-c650022246c1)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp cbd24475-e0e9-49a1-8ab2-9acf07b5eae1))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ba73fc64-afb7-4fac-957e-66e260462866))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 29193741-f441-4165-84a8-112587009e90))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4b986786-2e9d-443d-a8a8-760a28e6f892))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e9476bd2-76be-403c-842b-34b3b08bff72))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 34fac8ed-d448-4ca4-b28b-64fd6099c1fb))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f6e73e5a-f965-4cf0-97f7-9d8b0dc6b223))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 547af3f5-c442-44ff-b02b-be9acf45baf7))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 39d1bdc1-e827-495d-b70d-f3b92bd3a03f))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9d4ef8c9-865c-4b11-af65-fcd9f4292dd0))
+    (pad "1" smd roundrect (at -0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 32 "ADC2") (pintype "passive") (tstamp 0729f40b-2048-400a-833f-d932efd54a0b))
+    (pad "2" smd roundrect (at 0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 069d1b36-06dc-4f92-b9b4-d1202358e93c))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0402_1005Metric" (layer "F.Cu")
+    (tstamp 73158719-d1a2-4d66-a07e-3396ff108205)
+    (at 74.803 106.426 90)
+    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/0e7fc690-1a43-4ae4-bd4c-e4da492adc88")
+    (attr smd)
+    (fp_text reference "R73" (at 2.286 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp fd89d2b8-d4e0-471b-93f7-b7507092dbcf)
+    )
+    (fp_text value "10K" (at 0 1.16 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 29f36229-948e-46ff-af20-5c8fa025a439)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.25 0.25) (thickness 0.04)))
+      (tstamp 219e0bcd-b35c-4b0b-9cd4-781ed50be541)
+    )
+    (fp_line (start -0.107836 -0.36) (end 0.107836 -0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1153243d-236b-414a-8fbf-503e04dcc16e))
+    (fp_line (start -0.107836 0.36) (end 0.107836 0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp dda8c149-874b-49dc-9279-bed0ade8a930))
+    (fp_line (start -0.91 -0.46) (end 0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7de0adcc-1b25-4daf-afdc-1396286c071e))
+    (fp_line (start -0.91 0.46) (end -0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 17a7d0d8-1c48-4e22-b834-a5dcff792258))
+    (fp_line (start 0.91 -0.46) (end 0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3871a07d-30e5-4e7b-ad88-a18ba3d8625f))
+    (fp_line (start 0.91 0.46) (end -0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 76c10ae0-93c7-46df-ae81-9f50adeca6b3))
+    (fp_line (start -0.5 -0.25) (end 0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a14f9287-6987-488b-8d47-188851b2e11e))
+    (fp_line (start -0.5 0.25) (end -0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 29d873ed-2b31-4f32-b1cf-8f20fcc9b3c1))
+    (fp_line (start 0.5 -0.25) (end 0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d314609c-35da-4d93-8639-a8f79df166bf))
+    (fp_line (start 0.5 0.25) (end -0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d6bf84e4-76d5-45ab-aa86-1a36e52eefea))
+    (pad "1" smd roundrect (at -0.48 0 90) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 87 "/interface/USB1_DP") (pintype "passive") (tstamp 807557b8-4e59-4b21-83dd-ff5cb69dcf4a))
+    (pad "2" smd roundrect (at 0.48 0 90) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 107 "Net-(J6-Pin_1)") (pintype "passive") (tstamp fcffc959-bc1a-4749-954f-9474e0100f77))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:JP_0603" (layer "F.Cu")
+    (tstamp 75f20a07-a5cb-4051-85c6-18ac394ed83c)
+    (at 62.992 28.829 -90)
+    (descr "0603 短接")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "exclude_from_bom" "")
+    (property "ki_description" "Jumper, 2-pole, open")
+    (property "ki_keywords" "Jumper SPST")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/7a13de14-d974-4dbc-9b6e-595e9fc35fb6")
+    (attr smd exclude_from_bom)
+    (fp_text reference "JP1" (at -6.096 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp d6c57e9d-99b3-45aa-99f8-d181efc55a1e)
+    )
+    (fp_text value "Jumper_2_Open" (at 0 1.524 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 008cb4cd-ac8e-497e-ba58-08b7cf9b0a90)
+    )
+    (fp_line (start -1.397 -0.635) (end 1.397 -0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6b9e1dde-38cc-4e5b-8996-f8b7c89b41cd))
+    (fp_line (start -1.397 0.635) (end -1.397 -0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3aff9214-ea69-4a40-b168-8e4e3cabec0a))
+    (fp_line (start 1.397 -0.635) (end 1.397 0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp cd6e0fcb-8c49-4aa7-be6b-4b1fc2c6dd39))
+    (fp_line (start 1.397 0.635) (end -1.397 0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8617f46f-6dac-49b8-90d7-de2d6e6dccb3))
+    (fp_poly
+      (pts
+        (xy 1.1 0.44)
+        (xy -1.12 0.44)
+        (xy -1.12 -0.43)
+        (xy 1.1 -0.43)
+      )
+
+      (stroke (width 0.1) (type solid)) (fill solid) (layer "F.Mask") (tstamp b9150f0a-7416-4dcd-8427-5c3bbc7516d2))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b83c0b89-fda0-42bc-91a6-6f004cbc9b44))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 25cd2cbe-f8a1-4261-a23d-e6e563b734c8))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5d7bf87f-4d6c-4220-9323-7e3d0be4a209))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3d13cf95-96d2-4e2c-9650-b6aab43dce75))
+    (pad "1" smd custom (at -0.725 0 270) (size 0.3 0.3) (layers "F.Cu" "F.Mask")
+      (net 9 "GND") (pinfunction "A") (pintype "passive") (zone_connect 2) (thermal_bridge_angle 45)
+      (options (clearance outline) (anchor rect))
+      (primitives
+        (gr_poly
+          (pts
+            (xy -0.5 -0.5)
+            (xy 0.3 -0.5)
+            (xy 0.8 0)
+            (xy 0.3 0.5)
+            (xy -0.5 0.5)
+          )
+          (width 0) (fill yes))
+      ) (tstamp 81b5e1e0-2dad-4ed6-a85b-79d9fe83c20c))
+    (pad "2" smd custom (at 0.725 0 270) (size 0.3 0.3) (layers "F.Cu" "F.Mask")
+      (net 118 "SET1") (pinfunction "B") (pintype "passive") (zone_connect 2) (thermal_bridge_angle 45)
+      (options (clearance outline) (anchor rect))
+      (primitives
+        (gr_poly
+          (pts
+            (xy -0.8 -0.5)
+            (xy 0.5 -0.5)
+            (xy 0.5 0.5)
+            (xy -0.8 0.5)
+            (xy -0.3 0)
+          )
+          (width 0) (fill yes))
+      ) (tstamp 1c36a069-6adf-4219-bcb3-dd9088fa1476))
+  )
+
+  (footprint "NewLib:SOD_323_1" (layer "F.Cu")
+    (tstamp 77777fd4-b8ab-4d73-9d58-f7235e4da96f)
+    (at 48.768 89.916 -90)
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "75V 0.15A Fast switching Diode, SOD-323")
+    (property "ki_keywords" "diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/ba728d57-5018-46c8-ac31-bfff86d3e1bb")
+    (attr smd)
+    (fp_text reference "D19" (at 0 -1.651 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp ddabb25c-8068-476b-861a-31718bed3dbe)
+    )
+    (fp_text value "1N4148WS" (at 0 1.651 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 801ed510-ba44-4ff0-90a1-aeaa5bfc16a6)
+    )
+    (fp_line (start -1.905 -0.8255) (end -1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f6dd9394-dad7-413d-a4dd-dbd84522fcfa))
+    (fp_line (start -1.905 0.8255) (end 1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 00fa3c89-cf7f-4faa-b708-4af45b1574a0))
+    (fp_line (start -0.5715 -0.508) (end -0.5715 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 87bad9ee-dbe5-4a4c-896d-9f2171acb296))
+    (fp_line (start -0.5715 0.508) (end -0.381 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f0a50a30-4172-4add-a235-247460847dac))
+    (fp_line (start -0.381 -0.508) (end -0.5715 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ce1e57af-a00e-4dde-a75c-70c05ef13e71))
+    (fp_line (start -0.381 0.508) (end -0.381 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 82a51b64-7079-4151-b319-0ada65daa854))
+    (fp_line (start 1.905 -0.8255) (end -1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 9df80be1-0a7c-4d91-9cda-d499d05db912))
+    (fp_line (start 1.905 0.8255) (end 1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5433d0a9-d0ed-4927-b545-86dd0a04d865))
+    (fp_line (start -2 -0.95) (end -2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0fe13e58-a59f-4898-b696-b2acb798c6a5))
+    (fp_line (start -2 -0.95) (end 2 -0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c52d3411-2258-4df4-9b96-98890c7b7797))
+    (fp_line (start -2 0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp cbe2c7af-3760-4421-bf67-3ea8a4c486f1))
+    (fp_line (start 2 -0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 057535b2-1aa0-4052-85c4-c3511f73d355))
+    (fp_line (start -0.9 -0.7) (end 0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6caa8bc7-cfef-47cb-a0cc-f9f36e1f351b))
+    (fp_line (start -0.9 0.7) (end -0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d543a471-167b-4b12-afe0-cff5392d6eea))
+    (fp_line (start -0.3 -0.35) (end -0.3 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a0a09df7-c9f6-4f41-80ac-1bc90403131b))
+    (fp_line (start -0.3 0) (end -0.5 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 23d9465f-b803-4fb2-89a0-d2e91bc1c3ad))
+    (fp_line (start -0.3 0) (end 0.2 -0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 645f33d2-054f-4ea3-b179-d734d2283a95))
+    (fp_line (start 0.2 -0.35) (end 0.2 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b6b53040-5214-4e38-97e2-e46b9e550418))
+    (fp_line (start 0.2 0) (end 0.45 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 250657ec-6c4d-45a8-b000-224badb35683))
+    (fp_line (start 0.2 0.35) (end -0.3 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 72201274-14e4-4159-ab63-9f94a83a1318))
+    (fp_line (start 0.9 -0.7) (end 0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0b0c90bd-24ff-4b03-905e-4fa727f8a669))
+    (fp_line (start 0.9 0.7) (end -0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f27ea67b-f678-413c-9b41-d1961ff81084))
+    (pad "1" smd rect (at -1.25 0 270) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 74 "Net-(D19-K)") (pinfunction "K") (pintype "passive") (tstamp be704495-a346-4548-a13a-ba862882817b))
+    (pad "2" smd rect (at 1.25 0 270) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 75 "Net-(D19-A)") (pinfunction "A") (pintype "passive") (tstamp c89ddcd5-f331-4b62-b5e6-02a9a4af14bb))
+    (model ":KICAD7_3DMODEL_DIR:Diode_SMD.3dshapes/D_SOD-323.step"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 79903957-81a7-4d64-b6cb-f267fbabb532)
+    (at 42.926 91.186)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/42997c65-c605-4934-991c-c96ebcffded4")
+    (attr smd)
+    (fp_text reference "R49" (at -1.778 0 -90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 038b28b9-679d-4c95-85a9-1068a78e808d)
+    )
+    (fp_text value "200K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp dd7ec431-0e3e-4cef-bf36-e97a10f9af3e)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp fa94cc45-2415-4a3e-9003-59a6abd7fdf7)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 34f66437-77c5-448f-9749-ca7c23abe6c5))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 52715fc9-69a1-4aea-a91d-9a5fc8fad07f))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 87bb40bc-8004-4611-bc75-bea9e785e265))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ff0eaab9-72e1-4713-8a29-b6405bac5b96))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5e8a4a96-30ce-4a63-8978-424aa41372f7))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e31c8064-8377-4770-ad74-9bc76748011d))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5591b256-8ee9-4eca-93ea-42350e80393a))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cdb6ba60-cd2a-4a5f-b1c1-bae3815dee49))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9ad350f7-2fa7-4941-b2f2-e67487d32193))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d141e6d5-3e18-4c48-82f2-4dc2cc404748))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 208 "Net-(U4A--)") (pintype "passive") (tstamp 0fc50318-ca43-4b13-9f62-83e3bb64075e))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 140 "Net-(R49-Pad2)") (pintype "passive") (tstamp 44e5908b-f81a-4cc6-ad0d-4f0bd7bb2122))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 7b5a9c08-d330-4b94-b3e8-4200fa27a206)
+    (at 42.926 78.867)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/1a43b9ae-bff9-4e99-9f06-a4e27c35cb6e")
+    (attr smd)
+    (fp_text reference "C21" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 6351952e-3846-4633-98ce-4427cb5b8fd4)
+    )
+    (fp_text value "100nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp c77fe2d8-6594-4732-ba6d-6b64dd91f1e0)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp f9ab48ee-6902-4259-9566-1847227e78f6)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b44b8e30-9338-4371-b7cb-b67d5dfeda05))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 849da09d-ed52-4c64-9fd3-13e3ddb00349))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 92e39264-232a-435b-91ad-ace9fd27c9ec))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8560382a-760d-4c8f-878a-cbcf7bc027b6))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1aaf97c8-f383-4c00-bc1b-fa2955ec213b))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 2e9ec1c1-becf-4813-9401-51a38bdd7c97))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f590ed32-f5a3-41dc-9a52-8eb08130a0f9))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ad08ed67-6ee5-4ea5-ae46-dcc7e55a4658))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f04fa0c0-0a2e-4af2-9594-49a246531bf6))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 01864e43-f2d7-4bae-814f-3fc409030776))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 9b69bb2c-37bc-47f4-b91c-1b5d6a2f1a9f))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pintype "passive") (tstamp 7c8c1174-7570-4377-aa6f-b6e30a412bf2))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 7b6777ba-dd65-4e65-8126-5b1d9cf23676)
+    (at 38.989 95.758)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/55fe96eb-c763-42e4-96c2-1d9f61c153b8")
+    (attr smd)
+    (fp_text reference "C11" (at -2.159 -0.254 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 229066a5-0ac2-49b5-ae3f-cc615164486f)
+    )
+    (fp_text value "2.2nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 5e1ce133-d4aa-4122-b2cc-62919882cd8b)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 63d184f0-6366-4ab3-a648-1998ca2e5154)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2e3f5a7f-bc21-4c0e-883f-1f4f2de85c56))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c7ccb1da-5e4a-4d3e-9502-be3627e1dbcb))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1580cd69-366b-4a5d-9d4b-c4b38aad9bf6))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8870307c-b485-41f4-8cda-a74fb40531da))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 29e4bee7-08e4-48d1-b7a6-a75039af4ceb))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp acd9cee4-d1ee-48b1-9bc2-82a77dc70db0))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 139817ba-9bcf-420a-9902-3386577028d4))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0c73395e-00ab-40f4-8aa7-0d4efdf2afd8))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3212cd16-d64d-41ae-bb99-dd9d9fcead8a))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 812502df-64fa-40d2-9cbc-3b7ddbe4e1df))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 18 "/frontend/IN7") (pintype "passive") (tstamp e47e6f7d-fcf2-468d-be12-5e7771f53b02))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 19 "Net-(C11-Pad2)") (pintype "passive") (tstamp acff4a32-7072-467a-b4a1-482cf04930d9))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "LED_SMD:LED_0603_1608Metric" (layer "F.Cu")
+    (tstamp 7be1663d-b1f7-407d-afb9-2b336326845c)
+    (at 96.2405 32.512 180)
+    (descr "LED SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator")
+    (tags "LED")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Light emitting diode")
+    (property "ki_keywords" "LED diode")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/9929f72d-965b-4c63-868c-3b29749a287d")
+    (attr smd)
+    (fp_text reference "D34" (at 2.6415 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp bd218de3-459e-4262-a5cd-176f13edc186)
+    )
+    (fp_text value "RED_LED" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 1fc6c2ca-d251-4cc4-b5d2-469eed43b3ef)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp cecef66a-1848-4980-8c15-5470283bf4b9)
+    )
+    (fp_line (start -1.485 -0.735) (end -1.485 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 35593e04-ec1a-49f4-9816-328cb7e30d78))
+    (fp_line (start -1.485 0.735) (end 0.8 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 99363bd6-a24e-4173-8199-3cf5dc4f1133))
+    (fp_line (start 0.8 -0.735) (end -1.485 -0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c3c9dc43-1b5d-4e32-8a4c-fbf9de4f0408))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp aa6d58f0-535c-46bd-ace8-436a17e95b5c))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5b3c2ffc-b7fc-4aae-9e88-394732ac1dab))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b263f22f-396a-42be-b6b2-761cf6147703))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0df5e1c2-8905-4f27-b7a0-78e7ce1e6b90))
+    (fp_line (start -0.8 -0.1) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e5a6e5bc-1800-468c-adfd-718e2f96fdeb))
+    (fp_line (start -0.8 0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ee384e4e-8fd1-4900-be2f-09f63a05902b))
+    (fp_line (start -0.5 -0.4) (end -0.8 -0.1)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4eec7f3a-b980-4093-ae50-3a8629e2e54b))
+    (fp_line (start 0.8 -0.4) (end -0.5 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d28e2289-42cd-4211-b484-3d9880c508a5))
+    (fp_line (start 0.8 0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0b37d176-4182-4a8d-b2bd-1db185e19110))
+    (pad "1" smd roundrect (at -0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "K") (pintype "passive") (tstamp e3083873-e85b-4d0d-ae8f-f788a89585c0))
+    (pad "2" smd roundrect (at 0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 92 "Net-(D34-A)") (pinfunction "A") (pintype "passive") (tstamp ec9a5701-e4ce-4eb4-a81d-8f9a7c72409c))
+    (model "${KICAD6_3DMODEL_DIR}/LED_SMD.3dshapes/LED_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 7f54fa1b-21ff-420a-b890-f9880d6b41f6)
+    (at 53.975 37.084 -90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/fd7dc4cc-b506-489c-b5d0-d65ddd7474e6")
+    (attr smd)
+    (fp_text reference "R29" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp b59e65c9-4338-4203-988b-e72d5b4b0b94)
+    )
+    (fp_text value "4.7K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp c5443ae1-402a-4bd8-a032-0e262fbb2f94)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp a5ae3dd7-9160-4504-bf47-5436a72d0c3c)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp df52cc95-7900-4668-90f8-11ea99a80e35))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4a25c9f3-188b-426b-b49b-117ea24e5b21))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 240ae6d3-2765-42e5-ac2c-2c8a54218343))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a130e68b-6dae-4c74-b877-f30f2971588d))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 60ec0b1d-be8b-4cac-93ef-46323947be53))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 646f6f03-60e8-400c-bc70-4cc20618e74d))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5b9ab2ad-35b0-42a6-8b92-c0136c36b8ad))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0c1a8521-5c82-4542-80b2-791809b0dca6))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 34aadca6-303b-418d-a129-2d79f0c8c79a))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cda16a94-2ece-499d-9503-5d49a3c7ae38))
+    (pad "1" smd roundrect (at -0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 831bd61d-6f9f-4f7a-ae85-4d4613b2241b))
+    (pad "2" smd roundrect (at 0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 10 "Net-(U1D-+)") (pintype "passive") (tstamp 7c1a4b3e-33a1-4f2a-8d45-9ce1334219aa))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 81d3ca1f-11a7-44f3-8ce2-098318ec0d85)
+    (at 80.518 27.178 90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/6940afc6-3255-4b79-8cb1-9eb4e1764c1f")
+    (attr smd)
+    (fp_text reference "R81" (at 2.667 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 64e383cd-7cef-46ea-b530-b14de080bf9d)
+    )
+    (fp_text value "5K1" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp a7f4673a-6b9a-4fef-802b-6afee24e0df9)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 2420a4bf-c465-46a8-bfe9-cc69038344c3)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d917d579-9a9c-4fa6-b2bd-07596b28da11))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d38e1392-7bf1-49ba-bcb2-0abb54d1f6e2))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 63514028-c3b5-4a70-899a-474eb3303e70))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 639a1e6f-8920-4955-bde7-9059ca085006))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9caf537f-4527-49e1-ac1d-535931a2f9e1))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 29e3eaef-1bc8-419f-a7a7-bd75fe820f0d))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5e37b6bc-28a7-46a8-8d5a-f739402f392f))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cb81125e-2fd4-4512-8af9-8e48aef20dcf))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d3ba28c6-931b-4b58-9c88-a6d673a431c4))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 721739be-a041-48f6-a5ba-816b560caa2e))
+    (pad "1" smd roundrect (at -0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp c6998332-1b58-475d-bab1-0bffb1996692))
+    (pad "2" smd roundrect (at 0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 169 "Net-(J10-CC2)") (pintype "passive") (tstamp 896f2a5d-0635-4494-b3c7-ddfc7d6fcbc2))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_Array_Convex_4x0603" (layer "F.Cu")
+    (tstamp 823d9190-b3a1-4143-8145-3dcfff808585)
+    (at 83.087 88.519 180)
+    (descr "Chip Resistor Network, ROHM MNR14 (see mnr_g.pdf)")
+    (tags "resistor array")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "4 resistor network, parallel topology")
+    (property "ki_keywords" "R network parallel topology isolated")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/1ab9e969-ebcd-432c-9910-c2b09baa71da")
+    (attr smd)
+    (fp_text reference "RN8" (at 2.696 -2.413) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp dc2220e7-94d7-4418-a352-506e5e9b30b6)
+    )
+    (fp_text value "100R" (at 0 2.8) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 24cb0d6a-c1e9-4002-af69-b8fd38b83461)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.5 0.5) (thickness 0.075)))
+      (tstamp d54ec3aa-198e-497e-bd1b-13fbac3842c0)
+    )
+    (fp_line (start 0.5 -1.68) (end -0.5 -1.68)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp af9fb4a9-451e-4e83-a5ed-62f72bec2768))
+    (fp_line (start 0.5 1.68) (end -0.5 1.68)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e9fb24c3-f73f-495f-b27b-eef03d428a9c))
+    (fp_line (start -1.55 -1.85) (end -1.55 1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e034d3ea-d4b2-4712-973c-d05d2ca5a02d))
+    (fp_line (start -1.55 -1.85) (end 1.55 -1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp cc50b132-a634-4c20-9e3a-eed410981ddf))
+    (fp_line (start 1.55 1.85) (end -1.55 1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a5af277f-88f3-4d5f-953d-5dc5fd7f11b1))
+    (fp_line (start 1.55 1.85) (end 1.55 -1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5bcab69c-ece8-4ea4-a9c3-bad57e2de017))
+    (fp_line (start -0.8 -1.6) (end 0.8 -1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 63eb3784-fbe0-48f5-bbc4-7b51d9434739))
+    (fp_line (start -0.8 1.6) (end -0.8 -1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3425433a-9cbd-4bb8-a94b-9724c13a31d8))
+    (fp_line (start 0.8 -1.6) (end 0.8 1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 46473820-afce-4bf7-9e05-986df79ee2cf))
+    (fp_line (start 0.8 1.6) (end -0.8 1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a4beb3d5-5615-462b-99d0-934a63922997))
+    (pad "1" smd rect (at -0.9 -1.2 180) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 109 "/interface/DIN8") (pinfunction "R1.1") (pintype "passive") (tstamp 28c87023-a037-4bc6-8b44-60b37c0a078a))
+    (pad "2" smd rect (at -0.9 -0.4 180) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 186 "coin") (pinfunction "R2.1") (pintype "passive") (tstamp ea388538-67ba-438f-bfa4-b32ccf5b6dea))
+    (pad "3" smd rect (at -0.9 0.4 180) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 185 "test") (pinfunction "R3.1") (pintype "passive") (tstamp 7b7ba782-190f-4445-b844-3dba3e015d2d))
+    (pad "4" smd rect (at -0.9 1.2 180) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 184 "enter") (pinfunction "R4.1") (pintype "passive") (tstamp 456c2ff1-56b3-48ff-8349-0a338cb26248))
+    (pad "5" smd rect (at 0.9 1.2 180) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 45 "X5") (pinfunction "R4.2") (pintype "passive") (tstamp 7635ab0b-6169-4e51-bb4a-083e0b779cb7))
+    (pad "6" smd rect (at 0.9 0.4 180) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 46 "X6") (pinfunction "R3.2") (pintype "passive") (tstamp 758e99a3-5bb1-4f8e-85a2-4a11e815b467))
+    (pad "7" smd rect (at 0.9 -0.4 180) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 47 "X7") (pinfunction "R2.2") (pintype "passive") (tstamp c9bb251c-c354-4dbc-ae17-0dc442991565))
+    (pad "8" smd rect (at 0.9 -1.2 180) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 48 "X8") (pinfunction "R1.2") (pintype "passive") (tstamp eeaf8ab5-0971-4b56-af3b-070ce55f8138))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_Array_Convex_4x0603.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 827f168e-66a6-46e6-a37a-c64af57fb9d8)
+    (at 62.357 84.709 90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/84ef773b-c155-44dc-9b98-412aeab3594c")
+    (attr smd)
+    (fp_text reference "R77" (at 2.667 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 7425daaf-3bad-4cae-84bd-2cede3c45f36)
+    )
+    (fp_text value "NC" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp ac727fc6-56ff-46e3-9cba-4b5a74884ac8)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 9c47248c-aeb4-46a9-9121-84c76bf02941)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d9c6742e-02fb-4568-a877-21f27fd717c1))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8351c394-9559-47ad-bcfb-862013d2d722))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3f2a421a-fcc5-4c41-a242-4a2d86df2c39))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 43489b5b-de8d-4d73-929e-248457b0452e))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1dafc117-24de-45d0-aa5c-7116472702e6))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 45d00fe6-59c9-462e-b03e-0403cfa30476))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0dbe7829-45de-4d95-aefa-780ed519e9a7))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 17a8fd18-0445-4ccd-9353-eb23a1ad8ddb))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c343f227-6aeb-4c78-b6e7-5f155a5d3d74))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp dded2940-529f-4405-adc5-62a86964eec2))
+    (pad "1" smd roundrect (at -0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 216 "Net-(U7-P3.1{slash}TXD)") (pintype "passive") (tstamp 218275a5-61fc-4a28-9401-da5428189671))
+    (pad "2" smd roundrect (at 0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 106 "/smapling/RXD") (pintype "passive") (tstamp d655fa22-25d1-40c9-85ce-82e5ed87da37))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 8281c554-0d93-46cc-b6b0-f0789a4fb2ae)
+    (at 83.087 80.01)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/b6481855-5a36-438c-a236-0e478a46f37e")
+    (attr smd)
+    (fp_text reference "C45" (at -2.696 -0.127) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp e86b9400-9ead-4c47-bc1c-78085886dc26)
+    )
+    (fp_text value "100nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp c3e631a4-7fc8-46eb-96e0-045099efd046)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 34f6fad2-5bad-47c1-a904-6c4cc5ea43a5)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d2a59648-adc7-4000-89c4-4f8d7d7fd133))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e77c11fc-c5b4-45b2-a5a9-208b69a5b6ff))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9895de9d-744a-4956-b08d-428f084d086f))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 37ea1328-9a7b-4447-aae3-13970ff90d14))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6505c192-f941-4968-929e-ce6b2cd9c9f0))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp cdb3d8f4-3e56-45de-bd2e-4157b8cee6a1))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp eebe79be-10e1-4e2b-b569-2493e607beca))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2665188b-a1f1-48c3-9f4a-991259b6eb8d))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5fae0bf4-23a9-46cb-8e6b-4d0314080a56))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a0dbbdb9-2238-468b-ac5c-21e72d215e92))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp d900cbeb-ea1c-4c31-9894-324e143dad6d))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 42 "X2") (pintype "passive") (tstamp ef47e8c4-720e-410e-b756-0b2518fb2946))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 84855ef1-b5cb-4e2f-a6e4-6babf0aa3e32)
+    (at 38.989 60.198)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/bc1c1693-6ac0-4750-9635-dc227ef8c6f6")
+    (attr smd)
+    (fp_text reference "C3" (at -2.032 -0.127 -90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp a63de2f4-100d-4a51-ae5d-7be23d2d719e)
+    )
+    (fp_text value "2.2nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp c0b481a1-ca2c-4b54-8ed9-46945d91857a)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 8d8a745d-486f-4056-be0b-d07972a4f32e)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 03a9496f-ba0e-48b2-ae15-373df71d1b8b))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d8c37b76-407e-41be-815b-cd9515608e67))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 44bc6023-f4cc-4f35-b3d1-2c19469d4b34))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 02114989-4b7e-4e72-ad73-5fe0f5eb1cbe))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7e03aeb7-996b-4997-a7b0-ea43d7fa4e76))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a898c170-34f3-45e8-9423-6184c39e102d))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp bb5d54d9-fc12-43a5-97d6-c3791aa56e5f))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp da6e8f6b-f7cd-4b5d-95ff-b44d0ccda8a7))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 479b7e4d-cc10-4f86-a5f9-b1eacb5a5bb5))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0b5e6dd9-f794-4eea-be6d-a6acdcd2fbe6))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 5 "/frontend/IN3") (pintype "passive") (tstamp b6b1c30f-a508-4940-81dd-de5583b4b43a))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 6 "Net-(C3-Pad2)") (pintype "passive") (tstamp 7b81afb5-331c-4d0f-928c-ac045c74c7e7))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 85f1b2ea-0218-4dae-961e-d14ec90cc9a0)
+    (at 42.926 96.647)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/ffbee3b2-a159-489b-a25d-c707253a6ab8")
+    (attr smd)
+    (fp_text reference "C23" (at 2.032 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 39622de6-a18c-48b7-ab81-245319f69d06)
+    )
+    (fp_text value "100nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp adcd3731-9e71-4a52-a2e6-4969b8d33e36)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp b66a2fd0-3433-437a-a169-a7418dab4f89)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f5e891d1-2da2-4f68-b640-75ee167a52b9))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2934bf7e-fb67-44fb-a32f-c5c16da117c5))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d5c68fd5-2881-4a9c-8a11-358dc9110286))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d8b29e04-8571-4ef9-9be2-fc53cce9da8a))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c11643fb-105e-4fc3-ab13-1e48234d87a3))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ebad61e0-85ee-4df1-82b9-f30471b74ea9))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 019ccc32-0e7f-4e9a-a796-3b6a7f8a144c))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3200536e-cf68-4476-8d5d-91dd59dbc390))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6cd1ce3b-4773-4712-8596-e96d824443ea))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8844eb9e-a286-4f1d-ad91-beba79fe7225))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp ab8d6de9-7e7e-4f2f-af13-c3a94ce724cb))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pintype "passive") (tstamp ef78de34-a3b1-414c-bea5-4dec006318d7))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:SOD_323_1" (layer "F.Cu")
+    (tstamp 8755e7f8-6a27-4978-bad6-f4f95326dee1)
+    (at 78.1812 39.0144)
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "40V 1A Schottky Barrier Rectifier Diode, DO-41")
+    (property "ki_keywords" "diode Schottky")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/5f970236-b80c-4258-a08d-a788ae0befac")
+    (attr smd)
+    (fp_text reference "D25" (at 3.0988 -0.0254) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 89cf232a-a228-4d93-82ef-e70b63cebf68)
+    )
+    (fp_text value "1N5819WS" (at 0 1.651) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 9c5b1231-1ceb-4e0f-9560-1d5501edaf70)
+    )
+    (fp_line (start -1.905 -0.8255) (end -1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp aa5f9c81-8e6e-48e4-85ef-f019ebca514e))
+    (fp_line (start -1.905 0.8255) (end 1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8e424a20-b3c2-4450-9735-4a363c9bd786))
+    (fp_line (start -0.5715 -0.508) (end -0.5715 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8aebc305-acf3-45fb-9d39-774620ea810a))
+    (fp_line (start -0.5715 0.508) (end -0.381 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b565a8a7-b4e4-4f99-9246-6749d5bd47fc))
+    (fp_line (start -0.381 -0.508) (end -0.5715 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c79174d9-2c7d-4247-a47f-ee2f2f14726f))
+    (fp_line (start -0.381 0.508) (end -0.381 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4598a0d7-64fb-46d7-b7bb-b60aaf2b55d9))
+    (fp_line (start 1.905 -0.8255) (end -1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 461c3db2-ecfa-4948-8c2d-2d4205efebd2))
+    (fp_line (start 1.905 0.8255) (end 1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 991885fe-f4cb-4c4b-be15-5feedcc08a3f))
+    (fp_line (start -2 -0.95) (end -2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0b7d9e83-d9cf-4093-b516-ea7816b05e64))
+    (fp_line (start -2 -0.95) (end 2 -0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 58917b21-8630-4dab-abe4-711fe803cda9))
+    (fp_line (start -2 0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 93087fe2-6e01-45b6-93f6-b66076287a64))
+    (fp_line (start 2 -0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 34d6d6bf-e9a1-49e8-bff7-7e640349b547))
+    (fp_line (start -0.9 -0.7) (end 0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 214dc89e-86dd-46d6-ad46-0c674d37104e))
+    (fp_line (start -0.9 0.7) (end -0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 37315bca-466a-4cf8-999e-c09d3f4b17da))
+    (fp_line (start -0.3 -0.35) (end -0.3 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 595e18ae-c00d-4da6-a0e1-74a55fdefea1))
+    (fp_line (start -0.3 0) (end -0.5 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 004c39cf-9291-44c0-a3e6-4da9c52ce7b2))
+    (fp_line (start -0.3 0) (end 0.2 -0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f23891c9-3018-4cdb-96ab-80c63225fc8c))
+    (fp_line (start 0.2 -0.35) (end 0.2 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b4867dbc-383f-4d3f-a1c7-0d70b8f382f7))
+    (fp_line (start 0.2 0) (end 0.45 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 01074daf-b280-4185-81ea-2af45ac4308c))
+    (fp_line (start 0.2 0.35) (end -0.3 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 00b5dca1-c432-4141-b8f0-3b8293b236fa))
+    (fp_line (start 0.9 -0.7) (end 0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ab07aef5-d78a-418d-9b51-1068ec5a9057))
+    (fp_line (start 0.9 0.7) (end -0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 642a8452-91c7-4046-bc63-fa9e7ee2283a))
+    (pad "1" smd rect (at -1.25 0) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 36 "Net-(D25-K)") (pinfunction "K") (pintype "passive") (tstamp cd16a44b-08f1-4d3e-8076-6a66e833fb7d))
+    (pad "2" smd rect (at 1.25 0) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 26 "+5V") (pinfunction "A") (pintype "passive") (tstamp be658d31-d922-45b4-a59f-982fe84526f9))
+    (model ":KICAD7_3DMODEL_DIR:Diode_SMD.3dshapes/D_SOD-323.step"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:SOD_323_1" (layer "F.Cu")
+    (tstamp 87709281-2a57-4a2e-9254-1367a5e578f6)
+    (at 54.991 64.643 180)
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "75V 0.15A Fast switching Diode, SOD-323")
+    (property "ki_keywords" "diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/950e2b98-f186-4163-a54f-c7f7c5849b97")
+    (attr smd)
+    (fp_text reference "D12" (at 0 -1.651 180) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 2b377a44-8a77-4165-891f-5fcfaacf11a9)
+    )
+    (fp_text value "1N4148WS" (at 0 1.651 180) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 016f17fe-fc03-4751-afa1-1d4dc4b5d752)
+    )
+    (fp_line (start -1.905 -0.8255) (end -1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 59db478a-fd57-483d-800e-f3f4f3fa6e27))
+    (fp_line (start -1.905 0.8255) (end 1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8e5b9fb5-68fd-4964-8043-d9a9e7e980ad))
+    (fp_line (start -0.5715 -0.508) (end -0.5715 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bd8ac119-7ecd-4408-bf2c-3b2e492664fa))
+    (fp_line (start -0.5715 0.508) (end -0.381 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 50ef4ab5-4f09-4a6a-b12f-431e46a6610f))
+    (fp_line (start -0.381 -0.508) (end -0.5715 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6c4abfd3-978c-490d-a1b6-441dba52cfd1))
+    (fp_line (start -0.381 0.508) (end -0.381 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp dae7a3f2-dd8a-47c4-9495-a0d947c73b33))
+    (fp_line (start 1.905 -0.8255) (end -1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 9302f2d8-4d64-4b93-88d5-d5d394793e85))
+    (fp_line (start 1.905 0.8255) (end 1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 9aead2e7-d3a4-4810-bef9-dbdb0f2937f3))
+    (fp_line (start -2 -0.95) (end -2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c85d74ab-eb00-49b3-aaf9-a00f8398d55a))
+    (fp_line (start -2 -0.95) (end 2 -0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 648b6d60-f76f-4fe9-b06e-99b96209122e))
+    (fp_line (start -2 0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 88f9271b-aed9-44f0-90ec-9f979bbed4fe))
+    (fp_line (start 2 -0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ed8b15ca-dd3e-417c-abe7-5f75a95e4309))
+    (fp_line (start -0.9 -0.7) (end 0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9d7d7524-18b5-4a5c-b767-28c7f0a27377))
+    (fp_line (start -0.9 0.7) (end -0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 05b4aae3-344b-471a-ae2c-e03761cedc2d))
+    (fp_line (start -0.3 -0.35) (end -0.3 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 50b4c096-bfbf-4e73-b265-89446a0bdd55))
+    (fp_line (start -0.3 0) (end -0.5 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a66cfbbe-806f-4e79-b5ce-e643b4ce438b))
+    (fp_line (start -0.3 0) (end 0.2 -0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e84f8fc0-d615-4b77-8912-cfd16b245495))
+    (fp_line (start 0.2 -0.35) (end 0.2 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0841c02b-6110-40f8-a007-e06ee4a8a25a))
+    (fp_line (start 0.2 0) (end 0.45 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp fcdcb38e-f2c4-440f-a999-a7d261feb78e))
+    (fp_line (start 0.2 0.35) (end -0.3 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e9aa0f34-612c-4512-997f-34ef739f9544))
+    (fp_line (start 0.9 -0.7) (end 0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3e890112-3fc5-4baa-9f66-bf5017eea394))
+    (fp_line (start 0.9 0.7) (end -0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6b2e057d-e483-4324-bf39-e7b890fa0e4f))
+    (pad "1" smd rect (at -1.25 0 180) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 68 "/frontend/OPA4") (pinfunction "K") (pintype "passive") (tstamp 500b93e9-c64c-40d3-8949-2c5b715c9e8d))
+    (pad "2" smd rect (at 1.25 0 180) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 69 "Net-(D12-A)") (pinfunction "A") (pintype "passive") (tstamp 8bea53e9-defb-4e09-91a3-f7e3db4d550e))
+    (model ":KICAD7_3DMODEL_DIR:Diode_SMD.3dshapes/D_SOD-323.step"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:SOD_523_1" (layer "F.Cu")
+    (tstamp 87ef4516-4b2d-4224-8733-81c6e28db224)
+    (at 73.406 106.934 90)
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Bidirectional transient-voltage-suppression diode")
+    (property "ki_keywords" "diode TVS thyrector")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/62f325cd-41f1-4782-b003-88a628084159")
+    (attr smd)
+    (fp_text reference "D28" (at 2.794 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp e9f893a9-d651-48b9-bfd5-2ab466f8c75b)
+    )
+    (fp_text value "D_TVS" (at 0 1.397 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 851c9ec6-851c-433c-89bc-7e611d3f9208)
+    )
+    (fp_line (start -1.397 -0.635) (end -1.397 0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 7db8d589-2f3d-42c0-8984-5271578769e2))
+    (fp_line (start -1.397 0.635) (end 1.397 0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 569d0809-c4d5-48f9-bf8f-4f4229c69c55))
+    (fp_line (start -0.254 -0.3175) (end -0.254 0.3175)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f555fc16-7041-48a2-99fd-867a291b5ca5))
+    (fp_line (start -0.254 0.3175) (end -0.127 0.3175)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 9d2c325b-6211-41a7-9804-e1ad0da162de))
+    (fp_line (start -0.127 -0.3175) (end -0.254 -0.3175)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c135e971-125f-4d34-bb92-aebd991a63ca))
+    (fp_line (start -0.127 0.3175) (end -0.127 -0.3175)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b86e174a-2394-483f-8693-4917359fbbc4))
+    (fp_line (start 1.397 -0.635) (end -1.397 -0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d5333f40-3c7e-4f0b-8d19-66cf6a4da10c))
+    (fp_line (start 1.397 0.635) (end 1.397 -0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a43c8055-1015-4077-bcd5-7dd4f3d559c3))
+    (fp_line (start -1.4605 -0.7) (end 1.4605 -0.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 65324373-d9d3-4613-9bba-c886f8fa9939))
+    (fp_line (start -1.4605 0.7) (end -1.4605 -0.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 64b83c46-8d34-4454-a724-610a0a88c47b))
+    (fp_line (start 1.4605 -0.6985) (end 1.4605 0.7015)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3858b05e-7298-4556-bb04-d278614c4d4c))
+    (fp_line (start 1.4605 0.7015) (end -1.4605 0.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ed165862-a2d4-46ef-9bd9-d1369b8c13be))
+    (fp_line (start -0.65 -0.45) (end 0.65 -0.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 53928631-4849-427a-a849-ea6f81397965))
+    (fp_line (start -0.65 0.45) (end -0.65 -0.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp de31189d-5dfd-46ad-9ac6-c31ea1755b3f))
+    (fp_line (start -0.2 0) (end -0.35 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 85e0042c-1239-4c76-93ba-de5c5a841e40))
+    (fp_line (start -0.2 0) (end 0.1 0.2)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6b0b0ddd-6fd0-4ebb-940c-5a8a44e7985c))
+    (fp_line (start -0.2 0.2) (end -0.2 -0.2)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9a2cc321-5707-44f1-9b70-87479c7651df))
+    (fp_line (start 0.1 -0.2) (end -0.2 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4fc09680-009c-4a1a-9c56-3f53ef66c527))
+    (fp_line (start 0.1 0) (end 0.25 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 64f8fde7-6ead-410a-89ce-6deb63bbb21c))
+    (fp_line (start 0.1 0.2) (end 0.1 -0.2)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 474b8429-d36c-4d30-b477-fa333d624740))
+    (fp_line (start 0.65 -0.45) (end 0.65 0.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4c429f19-1d26-4026-a9a7-3c3c32c30631))
+    (fp_line (start 0.65 0.45) (end -0.65 0.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 049e9907-a42c-449d-bd62-caa6efaaa12b))
+    (pad "1" smd rect (at -0.8255 0 270) (size 0.9 0.8) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 86 "/interface/USB1_DN") (pinfunction "A1") (pintype "passive") (tstamp c3404e71-d299-40d5-9ea7-8f9c249928d4))
+    (pad "2" smd rect (at 0.8255 0 270) (size 0.9 0.8) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 9 "GND") (pinfunction "A2") (pintype "passive") (tstamp 756a33c9-5419-4aed-96ad-679ee079a6ab))
+    (model ":KICAD7_3DMODEL_DIR:Diode_SMD.3dshapes/D_SOD-523.step"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Package_TO_SOT_SMD:SOT-23" (layer "F.Cu")
+    (tstamp 88d90a12-7955-4526-9191-d3379ef06695)
+    (at 38.989 82.423)
+    (descr "SOT, 3 Pin (https://www.jedec.org/system/files/docs/to-236h.pdf variant AB), generated with kicad-footprint-generator ipc_gullwing_generator.py")
+    (tags "SOT TO_SOT_SMD")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "schottky barrier diode")
+    (property "ki_keywords" "schottky diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/68f3859b-047a-4cbd-b375-c1ab54c04665")
+    (attr smd)
+    (fp_text reference "D14" (at 0 2.413) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp f6671385-398e-4afe-ac43-cf17cf06610a)
+    )
+    (fp_text value "BAT54S" (at 0 2.4) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 4e92948c-4e1a-4525-bb98-cb59b74244b6)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.32 0.32) (thickness 0.05)))
+      (tstamp 13ccd7fd-b9e5-4826-ba2a-4e615a1af088)
+    )
+    (fp_line (start 0 -1.56) (end -1.675 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bb30778d-245d-4d5b-b566-e1a5350b7bcc))
+    (fp_line (start 0 -1.56) (end 0.65 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp fd65fca6-25b9-4822-b327-0f611d89f3d8))
+    (fp_line (start 0 1.56) (end -0.65 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ed420345-0387-40bd-9c14-c57c1e551a44))
+    (fp_line (start 0 1.56) (end 0.65 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 178eeb64-775d-445b-8b18-cc6bc5240a42))
+    (fp_line (start -1.92 -1.7) (end -1.92 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ba6eb143-8918-4a20-a2c7-e3830315c919))
+    (fp_line (start -1.92 1.7) (end 1.92 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e9efb993-b0a5-4935-991a-b6fd293cf855))
+    (fp_line (start 1.92 -1.7) (end -1.92 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1ad1ec20-57ed-49e8-82a7-fddc018699ed))
+    (fp_line (start 1.92 1.7) (end 1.92 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 152d7aba-21a9-4397-b158-b927230f44cb))
+    (fp_line (start -0.65 -1.125) (end -0.325 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3ddf934e-7d6f-428f-8e5c-ee473ee59eb9))
+    (fp_line (start -0.65 1.45) (end -0.65 -1.125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2539493e-91e8-4414-a19b-44d77e2d4d63))
+    (fp_line (start -0.325 -1.45) (end 0.65 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f9c1342b-7787-403e-a961-c3633f1c72dc))
+    (fp_line (start 0.65 -1.45) (end 0.65 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 55b75e73-3e2e-4143-9ad5-58141c4050d4))
+    (fp_line (start 0.65 1.45) (end -0.65 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1fbc7fdb-7fd9-4031-bc78-d69fee62948e))
+    (pad "1" smd roundrect (at -0.9375 -0.95) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 27 "-5V") (pintype "passive") (tstamp 93f3c37c-8f09-4a86-b076-ea30a131a4f8))
+    (pad "2" smd roundrect (at -0.9375 0.95) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pintype "passive") (tstamp f5b97705-a30c-4b2b-b831-3e09258b2ab2))
+    (pad "3" smd roundrect (at 0.9375 0) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 17 "Net-(C10-Pad2)") (pintype "passive") (tstamp 1265095d-273a-4dd7-b07d-582c712a73e9))
+    (model "${KICAD6_3DMODEL_DIR}/Package_TO_SOT_SMD.3dshapes/SOT-23.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 88ec1fb3-804e-4e22-8434-f0b11c711196)
+    (at 48.514 113.538)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/b3de0f4d-3a44-46f8-93a0-7d761d4f7957")
+    (attr smd)
+    (fp_text reference "C60" (at -2.159 0.635 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp a6f2602a-1395-4989-8198-bdc98f3e8806)
+    )
+    (fp_text value "4.7uF/16V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 500bdacd-0808-4dcc-9778-05824305c4c8)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 553e2edb-2236-44d9-b772-2f3f6eba08e3)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a0ced828-0aaf-4ac9-929b-d03300dcca60))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4ce5a278-6c12-4f3d-bd4f-67c2e17b3650))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a65aae89-9e2a-4024-9f9a-f09feb6ee5ab))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 03c3efa1-8eb1-45fc-8c91-de980c2788d4))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 25ef9ed3-95ec-4d23-a6c0-16042f00d151))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a1f1dfcb-9f19-4e7a-ba0f-55f501267e6b))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ea45b245-9b61-4e23-a7af-42013114e850))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp bb785d18-936f-4e83-89c7-041b9e0888e6))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8c7b96e5-c4a6-4d25-83a8-8943b6500de4))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c8ebcf0c-c581-47fb-a88a-017acc5db9ed))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 51 "Net-(U12-C_{P})") (pintype "passive") (tstamp a6b2e5db-3392-4df1-a19d-737409d4cf0c))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 52 "Net-(U12-C_{N})") (pintype "passive") (tstamp c1da03a5-7d07-4b30-accf-8268334d8420))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0402_1005Metric" (layer "F.Cu")
+    (tstamp 89c5d1f4-9bfe-48ab-a4a9-be4a1644971f)
+    (at 66.294 100.711 -90)
+    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/5a72bc5d-9646-40b6-8c9b-893df4fe7c18")
+    (attr smd)
+    (fp_text reference "C41" (at 0 4.445 -90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 995668b6-185e-409e-ad4d-7edfb3365a95)
+    )
+    (fp_text value "100nF/50V" (at 0 1.16 -90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp ba7380ca-1727-4d2a-bd20-fe166273a5ac)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 -90) (layer "F.Fab")
+        (effects (font (size 0.25 0.25) (thickness 0.04)))
+      (tstamp 6040e8c8-589c-45a1-9b86-b85e86fa0abe)
+    )
+    (fp_line (start -0.107836 -0.36) (end 0.107836 -0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d9c8dbe1-60b0-4207-8f0c-56dcf4da83e0))
+    (fp_line (start -0.107836 0.36) (end 0.107836 0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6ba624e9-9946-4664-9353-d98e45724a9d))
+    (fp_line (start -0.91 -0.46) (end 0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3d7e7fe3-aa90-4893-b8a2-ffabf9b1bfe2))
+    (fp_line (start -0.91 0.46) (end -0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d9b22848-e854-4b82-ab43-c522187dbd8e))
+    (fp_line (start 0.91 -0.46) (end 0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp dda758cc-c14f-4418-a26e-d1dbbd1b8135))
+    (fp_line (start 0.91 0.46) (end -0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1f398afb-b227-4c10-beef-d62aff058fe0))
+    (fp_line (start -0.5 -0.25) (end 0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c69f8c58-6c6e-4bdc-9727-441dfeaea91a))
+    (fp_line (start -0.5 0.25) (end -0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 87e5c0dd-ffad-4af9-9da4-9de0f11cff4f))
+    (fp_line (start 0.5 -0.25) (end 0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 431e2394-cfe6-4742-9751-27aa7f9aaf44))
+    (fp_line (start 0.5 0.25) (end -0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ac8f887a-bf00-47ec-9b2a-0f44bfd9699b))
+    (pad "1" smd roundrect (at -0.48 0 270) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 39 "WCH_VCC") (pintype "passive") (tstamp 1093784b-6fbe-40a2-8a2b-64295bbcf680))
+    (pad "2" smd roundrect (at 0.48 0 270) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 3bff6cc6-4148-49d4-b03b-c941a61cd58a))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 8aef789f-2ed9-4cda-8322-1d702306e70a)
+    (at 46.101 103.759)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/5284a797-0423-47d2-9e77-6e9b48858bc4")
+    (attr smd)
+    (fp_text reference "R60" (at 0.127 2.286) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 458d4d25-5fe7-45f0-950c-c163a7c7d616)
+    )
+    (fp_text value "0R" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 18eaf577-c9f4-40c3-ada7-4ea625091efb)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 1c8c7d8b-e538-4b4b-b350-dbb7a409a2c9)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a41bb772-efb8-49cd-b1fc-ad35943a7017))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f7fe3c9f-48a9-4421-8049-c61145cb4780))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b3894447-4d8a-4c3c-b7d6-89d077da3be7))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d1651668-ec6c-42a1-929f-707f184d6f75))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp eece43a2-c8f9-4085-a100-65865adc07ac))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8d31bc89-6e24-41cd-9efb-53857fdca145))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d93e3f6f-30f3-48da-a186-990ce5c0506d))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9fcd196d-4fc3-4966-ad70-452e5babaf2c))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8898b0c0-75a2-47d8-a70d-74e7c297736a))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 19c4b1ab-7b0c-408c-a095-20a90a2bdd3a))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 141 "Net-(R51-Pad2)") (pintype "passive") (tstamp 81b58c44-78c8-4333-bc75-a43119a7bcec))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 77 "Net-(D20-A)") (pintype "passive") (tstamp 057ad2d6-df8f-48e3-ae10-cd1242e8e033))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_Array_Convex_4x0603" (layer "F.Cu")
+    (tstamp 8c4eb5ff-8a15-4a8c-a231-501c8b30176a)
+    (at 86.995 47.117)
+    (descr "Chip Resistor Network, ROHM MNR14 (see mnr_g.pdf)")
+    (tags "resistor array")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "4 resistor network, parallel topology")
+    (property "ki_keywords" "R network parallel topology isolated")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/3485e059-b0c1-405c-a2c0-533f49b75445")
+    (attr smd)
+    (fp_text reference "RN11" (at 3.048 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 6a38b5b6-1e71-4103-a9b9-f5b9d6f64da6)
+    )
+    (fp_text value "4.7K" (at 0 2.8) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 0fe84dc3-5b69-440e-87c7-23b9b27a4cd1)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.5 0.5) (thickness 0.075)))
+      (tstamp 2678eaf6-f40b-4a3d-b3bb-0e24e3e934e8)
+    )
+    (fp_line (start 0.5 -1.68) (end -0.5 -1.68)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 84168be5-e6c7-4c46-b7d9-a76ebccf1133))
+    (fp_line (start 0.5 1.68) (end -0.5 1.68)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp deab216c-7b9e-4f72-9790-691b5422e1a0))
+    (fp_line (start -1.55 -1.85) (end -1.55 1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3b2997b4-93f1-4faf-80b8-12af91d52f9a))
+    (fp_line (start -1.55 -1.85) (end 1.55 -1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1ed1922d-acb3-4425-b885-8b34171935e4))
+    (fp_line (start 1.55 1.85) (end -1.55 1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 65ce5160-dc83-40f4-8d83-67a409fe96c4))
+    (fp_line (start 1.55 1.85) (end 1.55 -1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5d434bad-ecef-4c9b-8e4d-dffdaeeeebab))
+    (fp_line (start -0.8 -1.6) (end 0.8 -1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e7bb027a-5ca6-422c-8e11-c2b5c9d3e8ae))
+    (fp_line (start -0.8 1.6) (end -0.8 -1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp dbb6134b-9861-4b27-99b5-3badb04b1562))
+    (fp_line (start 0.8 -1.6) (end 0.8 1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1165075d-7f82-4bb5-be87-7995324f7c8a))
+    (fp_line (start 0.8 1.6) (end -0.8 1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7ff6f3dd-9d7a-4f1b-9472-abe4dfcf1cfc))
+    (pad "1" smd rect (at -0.9 -1.2) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 159 "/interface/STA1") (pinfunction "R1.1") (pintype "passive") (tstamp e70f9424-66ef-4dc9-86d7-5df33fb194dd))
+    (pad "2" smd rect (at -0.9 -0.4) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 157 "/interface/STA2") (pinfunction "R2.1") (pintype "passive") (tstamp 08ff03a6-5481-4032-8ccb-5a8bd5c6bce2))
+    (pad "3" smd rect (at -0.9 0.4) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 158 "/interface/STA3") (pinfunction "R3.1") (pintype "passive") (tstamp b9e8374b-864b-4e14-9627-e701f357323e))
+    (pad "4" smd rect (at -0.9 1.2) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 39 "WCH_VCC") (pinfunction "R4.1") (pintype "passive") (tstamp ea1742f7-93a8-45d1-ad24-a820f028b0fd))
+    (pad "5" smd rect (at 0.9 1.2) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 101 "Net-(D43-A)") (pinfunction "R4.2") (pintype "passive") (tstamp 427f6ad9-e451-4547-99e2-31d5f76bb2c9))
+    (pad "6" smd rect (at 0.9 0.4) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 100 "Net-(D42-A)") (pinfunction "R3.2") (pintype "passive") (tstamp e2c41672-6a51-4ba1-896b-99b1d9bb0728))
+    (pad "7" smd rect (at 0.9 -0.4) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 99 "Net-(D41-A)") (pinfunction "R2.2") (pintype "passive") (tstamp 6aa8e8da-6084-4e97-8044-18e4ad78ed9f))
+    (pad "8" smd rect (at 0.9 -1.2) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 98 "Net-(D40-A)") (pinfunction "R1.2") (pintype "passive") (tstamp e4681f1e-3c40-4e47-b7bd-9475a216ccc9))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_Array_Convex_4x0603.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 8d71b770-4728-4b57-a2c9-caf9e8590b99)
+    (at 42.926 59.309)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/73ab2012-4550-43df-8d98-ae3075bd2286")
+    (attr smd)
+    (fp_text reference "R3" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 44acf6a8-590f-490b-a714-cc02ff3444dc)
+    )
+    (fp_text value "1M" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 0176ce49-ea2c-4425-a401-b42ee2f628d0)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp db24cd9d-de1c-4925-b885-2d66ee8916a5)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4d146602-6dc5-47cd-b352-2b85d49308ce))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 27c5d849-9d32-4600-a261-b945e74912e1))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5017b9fa-b43a-4018-88c0-1a98782067c0))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4e1c58e7-b8f1-43ba-acc1-eb382f4d5fe7))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0b715f5e-871c-4bc5-b31b-37fd3de188b8))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ba3423e9-0d6b-4ae8-a52a-c36690188db7))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9816b04c-a8b0-441d-b4b1-a656088858ad))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3fbdc8b7-eb2e-45d1-a2df-e1e564019761))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9e2d1249-413c-42b4-9e86-03207bce6cda))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b0e03c4a-ea39-4b92-b8e2-80626ac08be4))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 6 "Net-(C3-Pad2)") (pintype "passive") (tstamp 502330c0-5686-440d-be7c-ef77dd86ce9b))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 6667d462-ee63-48a7-9638-b543e5ca8f94))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 8ea643b3-c380-4e01-9be3-62b789b17650)
+    (at 50.673 102.87 90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/836c2092-8fa8-4236-a3ed-c9bc65438bef")
+    (attr smd)
+    (fp_text reference "R64" (at -2.667 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 89282864-3dee-429f-b802-2b4230df8f32)
+    )
+    (fp_text value "47R" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 2dec29df-88f5-4bf6-81ea-c9ddf503f35c)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 59c21ee7-2276-4d99-844a-f7c4bf570b91)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5c171917-4a3b-45e8-b026-1154426f9d25))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a315cce2-69b7-4310-9568-aa039befc735))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp aa60e805-e2a8-45d8-8344-39f907413208))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp fad22d33-7b74-4376-87c8-edd6051b4b72))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 430eb438-22fe-42fb-a6ea-6f5f8518573b))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 41543b1d-b727-43e4-9656-96e8b9b624a3))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f9135b8b-b00d-44c8-a4bf-0b2fe6a5a369))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c95c77da-6173-49eb-8eef-e5a10cbc7d50))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6694d3c9-5fea-4ff3-99d3-b3373846a96a))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 35d94503-9241-4b75-8b1e-2ad1a633a96f))
+    (pad "1" smd roundrect (at -0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 76 "Net-(D20-K)") (pintype "passive") (tstamp 48c702f2-7691-4a27-8fc3-c5e22b4bf5e5))
+    (pad "2" smd roundrect (at 0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 25 "Net-(U4C-+)") (pintype "passive") (tstamp 6f7642d8-d746-4442-a500-9d5f840faa22))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:JP_0603" (layer "F.Cu")
+    (tstamp 8ef55d69-d34a-4807-9fa7-def8a32f969e)
+    (at 61.341 28.829 -90)
+    (descr "0603 短接")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "exclude_from_bom" "")
+    (property "ki_description" "Jumper, 2-pole, open")
+    (property "ki_keywords" "Jumper SPST")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/757890b0-1563-455f-8ce5-1c8b54d81e15")
+    (attr smd exclude_from_bom)
+    (fp_text reference "JP2" (at -6.096 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 77c75851-2a3d-4aea-9fe5-78cfa0f83ec2)
+    )
+    (fp_text value "Jumper_2_Open" (at 0 1.524 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 2d873fc4-7f94-4ecf-b000-4d5733c9485b)
+    )
+    (fp_line (start -1.397 -0.635) (end 1.397 -0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c7a787db-974a-426a-984e-e5f29bbc0180))
+    (fp_line (start -1.397 0.635) (end -1.397 -0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 82863dc9-7e50-4196-a89f-f9e4ec1521e0))
+    (fp_line (start 1.397 -0.635) (end 1.397 0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f4c2a39b-6aca-4f85-ab87-cec9931a20f4))
+    (fp_line (start 1.397 0.635) (end -1.397 0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d4ad87aa-3b5d-4b81-a41b-07153313b2c8))
+    (fp_poly
+      (pts
+        (xy 1.1 0.44)
+        (xy -1.12 0.44)
+        (xy -1.12 -0.43)
+        (xy 1.1 -0.43)
+      )
+
+      (stroke (width 0.1) (type solid)) (fill solid) (layer "F.Mask") (tstamp 59d229d0-5ae1-425b-9547-fc1eb5d7a9a1))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 741f2e5e-12f3-455f-b4c0-b27947370147))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0a040f10-4b98-42b6-82fa-991907abf3c9))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3bdd2885-277a-4d26-a7c5-f1914be9f4bf))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ecf14597-2c52-44d8-a2b9-15f7029fb322))
+    (pad "1" smd custom (at -0.725 0 270) (size 0.3 0.3) (layers "F.Cu" "F.Mask")
+      (net 9 "GND") (pinfunction "A") (pintype "passive") (zone_connect 2) (thermal_bridge_angle 45)
+      (options (clearance outline) (anchor rect))
+      (primitives
+        (gr_poly
+          (pts
+            (xy -0.5 -0.5)
+            (xy 0.3 -0.5)
+            (xy 0.8 0)
+            (xy 0.3 0.5)
+            (xy -0.5 0.5)
+          )
+          (width 0) (fill yes))
+      ) (tstamp d0b2c988-c1a4-4941-a971-43840c84e760))
+    (pad "2" smd custom (at 0.725 0 270) (size 0.3 0.3) (layers "F.Cu" "F.Mask")
+      (net 119 "SET2") (pinfunction "B") (pintype "passive") (zone_connect 2) (thermal_bridge_angle 45)
+      (options (clearance outline) (anchor rect))
+      (primitives
+        (gr_poly
+          (pts
+            (xy -0.8 -0.5)
+            (xy 0.5 -0.5)
+            (xy 0.5 0.5)
+            (xy -0.8 0.5)
+            (xy -0.3 0)
+          )
+          (width 0) (fill yes))
+      ) (tstamp 23bef29d-2496-480f-b48b-19a120f469d0))
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 9035512e-5ea6-4b1d-9944-46b153526711)
+    (at 46.101 53.975)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/f5ebc91b-f3da-43da-9eb7-563a6c812757")
+    (attr smd)
+    (fp_text reference "R22" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp a09764b7-c8e1-46f7-8d8c-c36b56899b1c)
+    )
+    (fp_text value "0R" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp b6666a10-7917-4d96-88b4-d418597743ea)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 03ca9d50-7155-4174-8f8f-a64095223d6b)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f4b00f35-7a89-4d09-8124-d2119a0a12d9))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 04df1579-2fd5-4e7d-b4d1-d354f187f440))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b29a5bc9-ba00-4de2-80d6-318b263a1433))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a5ba0640-2a5e-453f-9dfc-e55e60a3a1a4))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8bb5d4a3-a38b-46ad-861a-0a16944cdb8c))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c87c3e88-07e9-4bbf-b2af-d965e1c5adba))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 28c6f51a-e0e0-46d8-a95e-3297f906d6c9))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 097257d9-7b1e-40c3-bdd6-f2e9626f8110))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 78de886d-d2be-4ead-9b4b-634f17f1c7ef))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8aca2e4e-5347-4be4-ba70-d8fee5f1286e))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 128 "Net-(R13-Pad2)") (pintype "passive") (tstamp 7df161c5-e63f-435d-a3de-1b7b4cfc8105))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 59 "Net-(D7-A)") (pintype "passive") (tstamp c07b4e57-7663-4927-98c7-d00a3e01c40d))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 92746e4d-018d-411b-a040-383ce78c64bf)
+    (at 55.118 94.996 180)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/1290d45c-9eee-4daf-b808-7ef9fa613ce6")
+    (attr smd)
+    (fp_text reference "R71" (at -2.794 -0.762) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp cc59a46a-8503-426f-8608-2f8a5e933e44)
+    )
+    (fp_text value "10K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 74057c9f-b033-4260-a323-635cb6802984)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 12d0a8ec-df0d-4ccf-9898-22dafd89d1cb)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d2346d92-8c9f-44c4-8e52-8a6250667634))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2d253b94-2590-453c-8989-c00a15f08abc))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp bbe203de-de44-48f7-b57c-bdc27c102138))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 421c459f-bdc7-47a2-a03e-b0cc96d39587))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 237dd7e9-b536-46fb-a6d5-fce9f0c050a1))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6968f360-c72c-470f-adef-40a6280752d2))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 14f107f2-cb86-4336-b595-6fb53d31c204))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp fbab30e4-04e6-42b4-af76-d82553ca79f6))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f8556f28-24d2-4555-b0be-019e111af8f1))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 85044e79-debf-4e61-8d07-84e3a73eb9a5))
+    (pad "1" smd roundrect (at -0.825 0 180) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 82 "/frontend/OPA7") (pintype "passive") (tstamp 2e4a18bb-fa8a-4fe4-95d8-87ed808f85a9))
+    (pad "2" smd roundrect (at 0.825 0 180) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 212 "Net-(U4D--)") (pintype "passive") (tstamp 5da47945-17fe-491f-951c-af1a93ce1846))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 92a1fe84-e0ba-45a5-8dd6-db3d709736d7)
+    (at 42.926 100.203)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/dfbab8d4-dc8c-430f-8184-0482d46abae6")
+    (attr smd)
+    (fp_text reference "R44" (at 2.032 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp d07cdbac-4281-44d1-aa69-9aff851cd4c4)
+    )
+    (fp_text value "3.3K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp f2885fd6-05e6-4179-8441-c8dee020e2ca)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 705a1f9f-5e82-42f9-ab27-4f0d9692084f)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2f8a95dd-dbf4-4730-b446-31ba617531af))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8f66dee8-85a3-4fec-bf39-7eabd5469187))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c39e1b42-d98d-4f11-9bd9-aaea9ed6dc5f))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 2be9063c-f191-4c73-a160-e86e6b2c579d))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b9411437-22d9-42a2-b34f-692e87b8ef4f))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 09414fda-e883-4ebf-a4a6-ad89bae2937b))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 652786c0-f4c4-4881-898d-40eb936a2763))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cbdfba81-5971-49ae-9a53-1bd247d72651))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 48e5e4f6-662e-4e70-b398-6b770da5eb02))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f60dd04e-a0d4-494a-8432-aff691299760))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 21 "Net-(C12-Pad2)") (pintype "passive") (tstamp 1da0fdb6-6220-47c2-8f8b-5c459522225a))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 209 "Net-(U4B--)") (pintype "passive") (tstamp 2064dc8a-2b58-4bbd-9769-2db444c742d5))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "LED_SMD:LED_0603_1608Metric" (layer "F.Cu")
+    (tstamp 931f5a61-4384-42d8-8095-0823309f3339)
+    (at 96.266 44.958 180)
+    (descr "LED SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator")
+    (tags "LED")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Light emitting diode")
+    (property "ki_keywords" "LED diode")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/dde49aa3-e8f2-44ff-85db-b706d57cf8af")
+    (attr smd)
+    (fp_text reference "D41" (at 2.667 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp c0ea26de-a1ca-49f1-8395-7e362eab05f5)
+    )
+    (fp_text value "RED_LED" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp a12b8b0d-d5be-43e9-b979-125c637ec269)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp d5d84f44-be81-44bc-b71b-ccfba07ad814)
+    )
+    (fp_line (start -1.485 -0.735) (end -1.485 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 73bc11ef-ca0c-40ec-8116-850b0a16ea00))
+    (fp_line (start -1.485 0.735) (end 0.8 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 73c154ba-f4d8-4f76-8199-d18703c13a39))
+    (fp_line (start 0.8 -0.735) (end -1.485 -0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6d641cbf-deee-47e0-bbdc-ab7dcef7f84a))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7bf747bc-1b43-408a-90a4-89d4091b80dc))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 15f512e5-07c2-4b92-b1e9-76c000bc4101))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp dbf92474-6bf5-4469-a6d9-22a2752977e0))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 2a2c584a-49bf-49e0-9a74-fb236bbed71c))
+    (fp_line (start -0.8 -0.1) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp db2fd2b0-3adc-4048-bab9-cb0bd9b0ba90))
+    (fp_line (start -0.8 0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 21737c4a-d386-45a3-ae7e-7f39c368859a))
+    (fp_line (start -0.5 -0.4) (end -0.8 -0.1)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8cae97f1-3c4c-463d-9808-9b56612910fd))
+    (fp_line (start 0.8 -0.4) (end -0.5 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2a05882f-4740-4b36-ac60-e192aecf0fb4))
+    (fp_line (start 0.8 0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d4498a83-e875-4c1e-9557-933235dc3b8b))
+    (pad "1" smd roundrect (at -0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "K") (pintype "passive") (tstamp f96a7b39-6f86-4a97-b0a8-70051c8d24df))
+    (pad "2" smd roundrect (at 0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 99 "Net-(D41-A)") (pinfunction "A") (pintype "passive") (tstamp c96ca25e-1cef-4a4c-9ef1-1cb66a3941bb))
+    (model "${KICAD6_3DMODEL_DIR}/LED_SMD.3dshapes/LED_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 94485c93-1045-4a20-a8a2-14cf9f36dbe4)
+    (at 42.926 80.645)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/bc61398f-ab89-47b8-9952-566a136dc18d")
+    (attr smd)
+    (fp_text reference "R38" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 2ed5ba66-030a-4774-be5d-cbd74393434b)
+    )
+    (fp_text value "1M" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp e81a4d0a-da11-4b0d-b2bd-3a1b541db19c)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 023d9841-b98d-455f-9c6f-158c3d1d91c4)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3c8ba0fd-8653-48c2-8205-aa1e99bb7e89))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp fa66d5e4-44bc-4b52-88d3-0894bc18373d))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7c56d5eb-7495-4e73-af44-f8d2a7910785))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 626c5616-6c45-4917-87ed-1eb168ba6f43))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0f683e6a-9209-4552-b745-22924126045a))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 09727704-d207-42a5-9102-d8e4abeda2be))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c8955a6f-c231-40d3-8935-d7c5ff1493e2))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 86540892-c41e-49f0-8bac-e2ccabb6fe13))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 93151d48-b8bd-4ac5-b2c6-52f401b534a9))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1bd6a62e-5edc-42ab-be57-d71bc6cc7881))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 17 "Net-(C10-Pad2)") (pintype "passive") (tstamp dbf6612d-7cd1-42b9-a271-11b44c09388f))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 13776a3b-5aa3-4205-a55b-df1376049217))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:SOD_323_1" (layer "F.Cu")
+    (tstamp 964a3f6a-0455-4acf-8cb9-b85dd5ee52f1)
+    (at 54.991 100.203 180)
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "75V 0.15A Fast switching Diode, SOD-323")
+    (property "ki_keywords" "diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/a821b409-df6d-4b53-af2f-f7e903621ea8")
+    (attr smd)
+    (fp_text reference "D24" (at -1.905 -2.032 270) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 86dcbeee-4233-4378-8c05-e98e9ea82ebc)
+    )
+    (fp_text value "1N4148WS" (at 0 1.651 180) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 6accbd52-6d06-4b38-9349-92a371d06deb)
+    )
+    (fp_line (start -1.905 -0.8255) (end -1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ede769cf-b8ca-44a8-b77d-e061c29e4a19))
+    (fp_line (start -1.905 0.8255) (end 1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 840d52a3-6e62-4408-9d6e-a379e743c05d))
+    (fp_line (start -0.5715 -0.508) (end -0.5715 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 404f51dd-a40d-4e51-88f1-c0106049007a))
+    (fp_line (start -0.5715 0.508) (end -0.381 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5c90c4da-1186-475f-9677-1eae54edfc06))
+    (fp_line (start -0.381 -0.508) (end -0.5715 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d7bc477d-de5f-4f07-81e4-3dd49e34620a))
+    (fp_line (start -0.381 0.508) (end -0.381 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 37320667-aba5-4045-9c1e-eba830b9c5bc))
+    (fp_line (start 1.905 -0.8255) (end -1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5ceb828c-c142-420b-bffe-4cb9b54b480b))
+    (fp_line (start 1.905 0.8255) (end 1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bd8ffa97-be6d-499b-80c0-74fe31d2ba61))
+    (fp_line (start -2 -0.95) (end -2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 145a4da0-910c-41fe-8574-f061e4068bea))
+    (fp_line (start -2 -0.95) (end 2 -0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ea2a2d9b-e3ab-49b4-8263-c32c9ebb9ffe))
+    (fp_line (start -2 0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0c3391d2-075e-4900-9344-3aff77a7a725))
+    (fp_line (start 2 -0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e923792c-df9f-4457-9f12-171f7b0966e3))
+    (fp_line (start -0.9 -0.7) (end 0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp bce1d46c-06a6-4da4-8c03-da16577cc466))
+    (fp_line (start -0.9 0.7) (end -0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8586952a-a866-4d48-acbc-fdbd1b097eb4))
+    (fp_line (start -0.3 -0.35) (end -0.3 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp faa0ca19-c128-4300-a069-1d5c06fe2d45))
+    (fp_line (start -0.3 0) (end -0.5 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7cd1c85c-d33e-4161-bcba-4de68866d012))
+    (fp_line (start -0.3 0) (end 0.2 -0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 94022917-6c81-4002-ae9f-555305a95777))
+    (fp_line (start 0.2 -0.35) (end 0.2 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp febbba5e-e3f5-4ce9-ab9b-8b85292742ec))
+    (fp_line (start 0.2 0) (end 0.45 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9fe302b5-b893-497c-ac02-5cb15d53d085))
+    (fp_line (start 0.2 0.35) (end -0.3 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 179da880-ac8f-4edb-9b03-e6fff2ccd15b))
+    (fp_line (start 0.9 -0.7) (end 0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3016563f-7101-4aba-b233-55612cbb9ec3))
+    (fp_line (start 0.9 0.7) (end -0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b604f58e-90a0-4647-83ab-edc77eb2f057))
+    (pad "1" smd rect (at -1.25 0 180) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 84 "/frontend/OPA8") (pinfunction "K") (pintype "passive") (tstamp b39b7b03-f88e-4620-a059-c0fa27c105f8))
+    (pad "2" smd rect (at 1.25 0 180) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 85 "Net-(D24-A)") (pinfunction "A") (pintype "passive") (tstamp 64e9bfa5-d774-4a04-b970-64c5e5a27954))
+    (model ":KICAD7_3DMODEL_DIR:Diode_SMD.3dshapes/D_SOD-323.step"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 96c6ea51-f776-4d6c-8ba2-4cae873f2ee7)
+    (at 52.324 37.084 -90)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/4507efa6-230e-4a35-96a4-8cf0c8a123eb")
+    (attr smd)
+    (fp_text reference "C5" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 31203802-d0fc-4027-8c25-0fd71b48cef8)
+    )
+    (fp_text value "4.7uF/16V" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 2aabe0cc-1199-43c2-9111-8a461463c6a7)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 2bb82b47-80f8-428b-a211-e4025149c464)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8edff981-1339-4079-8fed-125e57c8200b))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5bef5ad2-6c2f-4c21-978a-466fb06ca0c2))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 156ec26c-f3d5-49cd-828f-dc44ecebd73a))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 974bb673-ec46-434b-94c9-0ba555278f4f))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp be50aa0f-2bd4-4096-90a6-c4a9e802bdd6))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c2d68064-559f-4a34-b3d1-b7e6798d7753))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 27f20e4f-067d-41a0-9e12-43a89c19181d))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d616b251-3989-44a6-8874-e323ca8148bc))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cb787ffd-1a8d-4dc3-b3ab-5257ee86ff4d))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9f6dfd0f-cf06-4175-b090-e5f30a5f7287))
+    (pad "1" smd roundrect (at -0.775 0 270) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 656085b3-9cb3-41d4-a2bb-f8a3169a1e1f))
+    (pad "2" smd roundrect (at 0.775 0 270) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 10 "Net-(U1D-+)") (pintype "passive") (tstamp f199602a-47b2-4012-bb47-c09b28f85ac7))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_Array_Convex_4x0603" (layer "F.Cu")
+    (tstamp 97b9f385-f66d-49fc-97e2-6eef776d57c2)
+    (at 83.087 99.06 180)
+    (descr "Chip Resistor Network, ROHM MNR14 (see mnr_g.pdf)")
+    (tags "resistor array")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "4 resistor network, parallel topology")
+    (property "ki_keywords" "R network parallel topology isolated")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/e09d8785-8d77-449f-b04a-73900395915c")
+    (attr smd)
+    (fp_text reference "RN6" (at 2.823 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 3599a56d-7419-457a-84e0-6dc87189f10e)
+    )
+    (fp_text value "4.7K" (at 0 2.8) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 0368f3db-414c-4e70-8651-da8ceed695fe)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.5 0.5) (thickness 0.075)))
+      (tstamp 7e3cf1a5-dc77-4ac4-a2f9-dbe725f7309d)
+    )
+    (fp_line (start 0.5 -1.68) (end -0.5 -1.68)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 77ec99fd-66e3-4742-b560-aaf53f7ad3d4))
+    (fp_line (start 0.5 1.68) (end -0.5 1.68)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 12cf7cb8-89ff-4df6-8633-f1e268916728))
+    (fp_line (start -1.55 -1.85) (end -1.55 1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4b3b5dc5-3663-4493-9344-c5c9963cce53))
+    (fp_line (start -1.55 -1.85) (end 1.55 -1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0bedaad3-fb1b-47e9-a2a1-9fa062418f85))
+    (fp_line (start 1.55 1.85) (end -1.55 1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 10ea6319-cdac-4760-a740-3748d3cead2b))
+    (fp_line (start 1.55 1.85) (end 1.55 -1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 98735d75-eddc-48f0-b5e4-3402bfda78df))
+    (fp_line (start -0.8 -1.6) (end 0.8 -1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 86f97329-24f3-4275-83f0-0505344c5023))
+    (fp_line (start -0.8 1.6) (end -0.8 -1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0b1d6ea5-0f5f-415e-9498-585980375b91))
+    (fp_line (start 0.8 -1.6) (end 0.8 1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 738832f1-212b-48ed-af51-079d9002e510))
+    (fp_line (start 0.8 1.6) (end -0.8 1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4c353605-1952-4062-b0cd-135022afece2))
+    (pad "1" smd rect (at -0.9 -1.2 180) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 48 "X8") (pinfunction "R1.1") (pintype "passive") (tstamp f1ffc79f-856b-4b5c-b833-d21a0661b620))
+    (pad "2" smd rect (at -0.9 -0.4 180) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 47 "X7") (pinfunction "R2.1") (pintype "passive") (tstamp d3cf30f1-2d31-4629-a8b4-2af1d0b8a6c6))
+    (pad "3" smd rect (at -0.9 0.4 180) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 46 "X6") (pinfunction "R3.1") (pintype "passive") (tstamp 9fcc0954-498c-46d4-8551-487aaa6ea214))
+    (pad "4" smd rect (at -0.9 1.2 180) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 45 "X5") (pinfunction "R4.1") (pintype "passive") (tstamp 06a9bf2a-b68e-432b-944e-8e67c8043e6d))
+    (pad "5" smd rect (at 0.9 1.2 180) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 39 "WCH_VCC") (pinfunction "R4.2") (pintype "passive") (tstamp f07c32bf-000e-44c8-99ca-4d1f9aad90e0))
+    (pad "6" smd rect (at 0.9 0.4 180) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 39 "WCH_VCC") (pinfunction "R3.2") (pintype "passive") (tstamp 89186299-1826-429e-9f64-a1f610198883))
+    (pad "7" smd rect (at 0.9 -0.4 180) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 39 "WCH_VCC") (pinfunction "R2.2") (pintype "passive") (tstamp f88614af-216e-451f-9fbd-3270d611f343))
+    (pad "8" smd rect (at 0.9 -1.2 180) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 39 "WCH_VCC") (pinfunction "R1.2") (pintype "passive") (tstamp f340ed60-c84d-4aa8-ac73-935e58d232b4))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_Array_Convex_4x0603.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 985e49f9-dfab-4174-9d41-8862895f77be)
+    (at 57.912 54.864 -90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/db23e248-7fb8-41a4-9c31-9f41443df006")
+    (attr smd)
+    (fp_text reference "R92" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 7bdddca9-2277-4e56-8770-850a7603b3b4)
+    )
+    (fp_text value "1K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp d44eb7c7-f213-4d6d-b31a-5e2e011db017)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 40acc348-862e-49cd-a047-f62faf53eb84)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 651ab950-81ba-4827-a39f-49ec9d478bc7))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4c52aca4-da33-4143-b1e9-cb2854da8462))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 154aebc2-176c-4bc8-a807-2f40e6609bf3))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d5bf37ac-5c9b-4df5-8ba2-124f21754099))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5d8ae8cf-9ee9-4d90-a74d-7f98bb24e2a6))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7d19127f-dc00-462b-8aa7-a9e65dcdad59))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e11ddee2-70cd-4d68-a3f6-4a4ce4d4f4a2))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7d6056ee-ff39-4400-8ff1-62c22a4e9fde))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 663523a0-484f-4b74-97a9-378003b7863b))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2aab70f1-b3a0-4018-a4e4-16fcb76bb9bd))
+    (pad "1" smd roundrect (at -0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 66 "/frontend/OPA3") (pintype "passive") (tstamp 36b42c1e-36d5-47dc-a480-54da33595d3e))
+    (pad "2" smd roundrect (at 0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 30 "ADC3") (pintype "passive") (tstamp 0890116f-f1e4-4abb-8998-15e1db33aeef))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:SOD_323_1" (layer "F.Cu")
+    (tstamp 99de8cc4-500e-4e7f-bd91-09647fdfbce5)
+    (at 48.768 103.378 90)
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "75V 0.15A Fast switching Diode, SOD-323")
+    (property "ki_keywords" "diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/2405b23c-01ac-4ac5-8035-9d61ac1825ac")
+    (attr smd)
+    (fp_text reference "D20" (at -2.54 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp f7fec171-9750-45ad-9723-07e0f01157b9)
+    )
+    (fp_text value "1N4148WS" (at 0 1.651 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 08666e7e-96aa-4944-9c6a-996a77dad68d)
+    )
+    (fp_line (start -1.905 -0.8255) (end -1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp eefdcb48-e701-4385-b38e-6f232ea82a0f))
+    (fp_line (start -1.905 0.8255) (end 1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6462b4ab-3e8d-46fc-957c-d4398df7e097))
+    (fp_line (start -0.5715 -0.508) (end -0.5715 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c4271713-d771-4d29-8f8f-894a3d9e6e69))
+    (fp_line (start -0.5715 0.508) (end -0.381 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f824fc5d-a47e-4ac3-991e-ea7c69ce777e))
+    (fp_line (start -0.381 -0.508) (end -0.5715 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ad2525ec-3a08-4285-a2d0-9761bc8a1bd9))
+    (fp_line (start -0.381 0.508) (end -0.381 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f6940088-925b-467d-976c-53be98d6d06c))
+    (fp_line (start 1.905 -0.8255) (end -1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 386ce83f-4841-43d3-ac4f-7a6505c8ffa4))
+    (fp_line (start 1.905 0.8255) (end 1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 0d71c0ae-6a26-4fe7-a091-e5999182bf81))
+    (fp_line (start -2 -0.95) (end -2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 083582ba-eef8-4d63-a0b5-82d6850419d2))
+    (fp_line (start -2 -0.95) (end 2 -0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp fd351399-05fd-4570-a224-4a60b33c2274))
+    (fp_line (start -2 0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0f8b6f02-c1f3-4a20-a501-2108685e36d9))
+    (fp_line (start 2 -0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 72c1b15e-3d19-48e7-a26d-fa6c838662c3))
+    (fp_line (start -0.9 -0.7) (end 0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4458010d-0fcd-40aa-ae89-164adfdb7d69))
+    (fp_line (start -0.9 0.7) (end -0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 31745256-618f-4563-b1ac-dfe58591b42c))
+    (fp_line (start -0.3 -0.35) (end -0.3 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp fc24269f-f368-4d25-b594-277e5c2b7955))
+    (fp_line (start -0.3 0) (end -0.5 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f82a2857-b0da-4542-b458-3f10b40d21a5))
+    (fp_line (start -0.3 0) (end 0.2 -0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 257c82bd-6125-41cc-b407-0d48b409ffd8))
+    (fp_line (start 0.2 -0.35) (end 0.2 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 41531655-e526-436f-ab8b-c7fb1b1677a5))
+    (fp_line (start 0.2 0) (end 0.45 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f91b99ec-8ef3-4c09-b6de-0addaeadbb42))
+    (fp_line (start 0.2 0.35) (end -0.3 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp aa8bd543-a89a-4952-8eb6-916ca1289879))
+    (fp_line (start 0.9 -0.7) (end 0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d15acc58-dd2a-41d9-82f9-d271438c4bdf))
+    (fp_line (start 0.9 0.7) (end -0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 62f6321d-7914-41e0-8ef6-6981207f2a8b))
+    (pad "1" smd rect (at -1.25 0 90) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 76 "Net-(D20-K)") (pinfunction "K") (pintype "passive") (tstamp 0325e8fa-661c-4fee-81d3-f9298da9eb24))
+    (pad "2" smd rect (at 1.25 0 90) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 77 "Net-(D20-A)") (pinfunction "A") (pintype "passive") (tstamp 56f7c88f-de04-43a5-8d7a-646b0d632cb9))
+    (model ":KICAD7_3DMODEL_DIR:Diode_SMD.3dshapes/D_SOD-323.step"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 9a1f921e-e3a9-4b64-b30f-ab3477c5e163)
+    (at 55.626 102.87 -90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/b0198819-1f2d-4ab2-a6cd-3ec622ff117e")
+    (attr smd)
+    (fp_text reference "R89" (at 2.667 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp f28af605-5b93-44ea-88b5-89bc92ffb644)
+    )
+    (fp_text value "1K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 1fa120d0-1d7b-4eaf-afa0-aa94e7f927dd)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 05f5ca06-5461-4dd8-ad29-d31e57b92eab)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 83db728b-61d6-4762-a323-2dff9ebcff4f))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d8ce8cbf-b1dc-4e90-b0ed-941f20969876))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 61d66d14-28b1-4346-876e-3963e47f3b69))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 139ba137-e209-4bfd-9fc6-f1eded82532b))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 790eb51c-c7da-4b4c-855e-6db457c0b847))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp adcc28f1-cf9a-400a-8803-afac8eec3d91))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f9810828-c3fb-4afb-aa2b-24b85ba3da46))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7bf6db23-89df-4a7b-a3f0-3caef8f17ea6))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ab4d44ed-ec10-4bbb-9623-07ffffab7c33))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3d8d9c22-e22f-4841-9446-fe7852b1f6eb))
+    (pad "1" smd roundrect (at -0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 84 "/frontend/OPA8") (pintype "passive") (tstamp 07c80114-a138-4923-8bc2-2e4a84e53349))
+    (pad "2" smd roundrect (at 0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 5892d9f6-d41e-406f-a6ed-bd9cad55b66b))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 9a6b3d58-0f57-432d-b9a5-2c083aa65a2d)
+    (at 57.912 99.695 90)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/2ef3d5bb-906d-4264-9959-a291e9935268")
+    (attr smd)
+    (fp_text reference "C26" (at 0 1.524 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp fcbcc4e7-d3f3-44ff-9010-e12b3ca55c05)
+    )
+    (fp_text value "10nF/50V" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 5c87db91-c8ac-46dc-9eeb-87f647e04d71)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 7ac86b5c-dd59-489e-8497-93c7731e5596)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1a556e5a-124b-48b4-af6c-822e564e6eb0))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b60b7ffb-679a-43d6-a97e-3de45825efed))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 071e9a9f-569d-4b30-8642-f16130450219))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c312bdd4-322b-4abd-bda3-400d19c4d758))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c471851f-d621-4878-bb24-28a7d8a56add))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1793bc2e-7a9c-43ca-aef2-e951a60dabb5))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9a644c15-5454-447f-b427-6a6ea9cab9e5))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c067dc7f-a0e7-4146-b564-0df9333af897))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 08d5714b-8198-4969-8763-dbf1e238161b))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8bce11a2-25f6-4e0b-be7b-b1ae78f0e5b4))
+    (pad "1" smd roundrect (at -0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 29 "ADC8") (pintype "passive") (tstamp d6bb34a4-3624-4f0a-8a03-bc3b43fda1ca))
+    (pad "2" smd roundrect (at 0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 9a1238c0-24d1-4665-8b47-46f180f8157c))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp 9a7c5d7c-98e7-46c8-b715-0454cb3b294f)
+    (at 46.101 71.755)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/93b405b4-2d0d-4178-8416-5b469130f201")
+    (attr smd)
+    (fp_text reference "R54" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 1382dda4-e297-4b3a-afee-3c128347cd0d)
+    )
+    (fp_text value "0R" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 45abe5b4-2742-46f0-ba9e-d0ae1997f34b)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 7e19158e-91a7-48fc-94b5-42ed11f3309f)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 0f9f5b3b-604a-49aa-989a-5b3ee3264e24))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c0740397-fef4-4a79-bc19-18fc32506297))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3b9e05f6-0164-43d1-9890-755f5d960f90))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3837fedc-1320-48a9-8cde-bdb758e29aff))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7dda8bd8-a8ad-4596-82ef-776001494742))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 89cddbb9-0ad2-43be-8921-f974acd4e69e))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5ce3b2bc-eaa6-4b72-8d6c-3551265f0a38))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b85d150f-62f1-4c69-a330-001818a5f76c))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1c92b50a-7825-426a-923b-1659d8024ba8))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp bae248b1-9f84-45d4-a814-4f56a28dbb10))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 138 "Net-(R45-Pad2)") (pintype "passive") (tstamp b04571c6-3c1a-4f05-8cf2-3a971a199c38))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 71 "Net-(D17-A)") (pintype "passive") (tstamp 308324bd-490c-4bdc-985f-f19c8f092e1c))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Package_TO_SOT_SMD:SOT-23" (layer "F.Cu")
+    (tstamp 9d7c4b6e-4765-4c39-bfde-3c36cdd14070)
+    (at 38.989 46.863)
+    (descr "SOT, 3 Pin (https://www.jedec.org/system/files/docs/to-236h.pdf variant AB), generated with kicad-footprint-generator ipc_gullwing_generator.py")
+    (tags "SOT TO_SOT_SMD")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "schottky barrier diode")
+    (property "ki_keywords" "schottky diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/c38d497d-8b8f-4ba1-be6e-bfbb91a3ff18")
+    (attr smd)
+    (fp_text reference "D2" (at 0 2.286) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp c32ab1a7-ce62-4dce-b34d-aedc330e3c5d)
+    )
+    (fp_text value "BAT54S" (at 0 2.4) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp c9811392-dafd-450e-8627-050ad92c4d8e)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.32 0.32) (thickness 0.05)))
+      (tstamp ac125b1e-2aaa-433b-83c7-d2e58db80dcd)
+    )
+    (fp_line (start 0 -1.56) (end -1.675 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1357eea1-da7b-42a2-9cfa-d4e3bc8489ea))
+    (fp_line (start 0 -1.56) (end 0.65 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a418a940-9acd-41a2-9b74-e89021809c6f))
+    (fp_line (start 0 1.56) (end -0.65 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 39819bef-46c4-4c2b-8fed-fc5c956be2c7))
+    (fp_line (start 0 1.56) (end 0.65 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 0e2727de-808b-405c-8a16-bc2bc5040dfb))
+    (fp_line (start -1.92 -1.7) (end -1.92 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e5f390a8-bab6-45ab-a59d-a78319b0b329))
+    (fp_line (start -1.92 1.7) (end 1.92 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 2858d1db-ad73-4638-a5a0-32306528ec5a))
+    (fp_line (start 1.92 -1.7) (end -1.92 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 91084d68-8727-4e52-91a5-5d69e3d66dfa))
+    (fp_line (start 1.92 1.7) (end 1.92 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9b65460f-6605-4e04-a196-8cc7e80e64f9))
+    (fp_line (start -0.65 -1.125) (end -0.325 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f9d3007d-8882-455d-87d6-3e18396de33a))
+    (fp_line (start -0.65 1.45) (end -0.65 -1.125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a02e2922-0b2c-42b1-a583-49b4b9dbbc4f))
+    (fp_line (start -0.325 -1.45) (end 0.65 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp fd0bba03-1864-4362-9ca4-14368ff79c54))
+    (fp_line (start 0.65 -1.45) (end 0.65 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 37bcf859-3521-4c4d-aa80-e626cc46047d))
+    (fp_line (start 0.65 1.45) (end -0.65 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9b034f7f-e61e-483f-8f91-9276c81f667c))
+    (pad "1" smd roundrect (at -0.9375 -0.95) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 27 "-5V") (pintype "passive") (tstamp 035a59de-b8ce-42da-bf58-a084b5e175c1))
+    (pad "2" smd roundrect (at -0.9375 0.95) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pintype "passive") (tstamp 12f5f68c-a1e5-4f26-8069-e305f6b612ab))
+    (pad "3" smd roundrect (at 0.9375 0) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 4 "Net-(C2-Pad2)") (pintype "passive") (tstamp ecc7e030-f8e3-4cfd-ae0c-85d43d2e5960))
+    (model "${KICAD6_3DMODEL_DIR}/Package_TO_SOT_SMD.3dshapes/SOT-23.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp 9dbbe9a2-6c91-4c9f-977f-de814a2cc127)
+    (at 57.912 81.915 90)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/eb82c8f0-d8cf-4b57-8652-32163f24c2b9")
+    (attr smd)
+    (fp_text reference "C30" (at 0 1.524 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 989cafbc-c6f7-442d-84f7-5e4ba24145f0)
+    )
+    (fp_text value "10nF/50V" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp d9bc2f01-805c-43d7-b354-4849181e20f1)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 52945875-58de-4635-b64f-9d15cf100a82)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bf260eb4-cb54-42ca-8909-39c4e8918a3d))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ff71c3df-6b7c-4cc9-b02d-0d9d2aa4482e))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8f0513be-87b2-4285-ad37-f828da4bcbd3))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 04df33b3-151e-45b5-91b9-990921207d78))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 54856c5b-caac-4576-9118-c7a0e81d2243))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 33f1cc74-cfde-4300-8fef-f3432f53d896))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 80899518-2d90-4031-9397-f1bef3812be6))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2e0cbc8c-6ec6-4740-84d8-5adadcb8c387))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d92abff2-eb3c-4a86-aa29-02b1813e6970))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4956e198-97ac-4fd8-b7a2-a851a618c8df))
+    (pad "1" smd roundrect (at -0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 33 "ADC6") (pintype "passive") (tstamp 32cfc88e-cb2e-41e4-94ad-25894f9cadab))
+    (pad "2" smd roundrect (at 0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 2f8aa79a-2730-4949-a763-0703f6815588))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0402_1005Metric" (layer "F.Cu")
+    (tstamp 9dd83989-42d5-47bb-bda4-c59b8422f7ff)
+    (at 68.453 37.084 90)
+    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/5f408b85-32a3-4bf4-b56f-dd15ec97c2c4")
+    (attr smd)
+    (fp_text reference "C35" (at -2.159 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp dcd2250d-70c8-4fa4-8e4d-73c0ca7e92e7)
+    )
+    (fp_text value "1uF/25V" (at 0 1.16 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 63547d72-9ec2-4b1b-b0e1-3e248c56d8c7)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.25 0.25) (thickness 0.04)))
+      (tstamp fdb7e7b2-3e69-494e-8fc7-698f20f259d3)
+    )
+    (fp_line (start -0.107836 -0.36) (end 0.107836 -0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1c8ed2f7-163f-423b-9797-3b7585ff7ecb))
+    (fp_line (start -0.107836 0.36) (end 0.107836 0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1be799c0-b35b-42f5-a063-a0a9bec3b1a7))
+    (fp_line (start -0.91 -0.46) (end 0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a287b52b-617e-4ba4-be8e-4332361c143a))
+    (fp_line (start -0.91 0.46) (end -0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp fad27177-0e44-4a4a-9528-6d8bd0b2881d))
+    (fp_line (start 0.91 -0.46) (end 0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7f15f39b-3799-4426-8f95-8a41dffb0169))
+    (fp_line (start 0.91 0.46) (end -0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7743e9d6-7867-4099-a58d-70487a9ab687))
+    (fp_line (start -0.5 -0.25) (end 0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp bb702193-75da-4df6-bddc-0f5384680caf))
+    (fp_line (start -0.5 0.25) (end -0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 487af9cd-2a87-48a9-8b34-3b63515701cd))
+    (fp_line (start 0.5 -0.25) (end 0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4f8cf2e5-762e-47eb-a47b-f641f91fc98e))
+    (fp_line (start 0.5 0.25) (end -0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 39278066-0e9c-418f-ac80-df57240643a2))
+    (pad "1" smd roundrect (at -0.48 0 90) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 37 "STM_VCC") (pintype "passive") (tstamp ea998a24-4402-4d5d-b6ed-e90cc34e3671))
+    (pad "2" smd roundrect (at 0.48 0 90) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 9c279aa5-038b-4d40-a873-fe4d096a6ae2))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "LED_SMD:LED_0603_1608Metric" (layer "F.Cu")
+    (tstamp 9df6cfd5-83ae-4d16-8aa7-f2cd4c3ce55d)
+    (at 96.2405 30.861 180)
+    (descr "LED SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator")
+    (tags "LED")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Light emitting diode")
+    (property "ki_keywords" "LED diode")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/de225e80-6502-4a30-bb98-d6f313c3a3e4")
+    (attr smd)
+    (fp_text reference "D33" (at 2.6415 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp e8744c86-7132-4375-9e6a-d933e9d92dbc)
+    )
+    (fp_text value "RED_LED" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 942f275c-6b1c-4eff-934d-1fa8e742dfea)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp b710097a-a187-4437-8e86-868542eef613)
+    )
+    (fp_line (start -1.485 -0.735) (end -1.485 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 182f0405-7514-4dd4-ad7f-6ee53d56e372))
+    (fp_line (start -1.485 0.735) (end 0.8 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ac40703c-2b64-4455-a3ea-cc2b74b301fc))
+    (fp_line (start 0.8 -0.735) (end -1.485 -0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 95c66eef-24ff-4dc8-a236-d805e4cea5ef))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 90bfc812-e9b1-4339-8a17-22aef9b2bdb8))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 95a3cb10-899b-44cd-b311-6fc6ebc942ce))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e8db3ba5-bf67-46bb-b4c8-9f1c0c8879d2))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a481db51-d410-438e-a243-dd8f01aa331a))
+    (fp_line (start -0.8 -0.1) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 834679a5-b527-42c6-83cf-a2b6dc04f495))
+    (fp_line (start -0.8 0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 27f96825-f88f-491e-aa9c-e81ef6e42d99))
+    (fp_line (start -0.5 -0.4) (end -0.8 -0.1)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 219f6ffb-b3a2-41b6-b560-a914630e402e))
+    (fp_line (start 0.8 -0.4) (end -0.5 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 34f8e04d-c185-4005-8f26-79e83a3a6f7c))
+    (fp_line (start 0.8 0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 303c56a3-faf3-4058-810b-9957809ec34e))
+    (pad "1" smd roundrect (at -0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "K") (pintype "passive") (tstamp 52d43b9c-ff1c-47c2-b0f2-64a9f97ac166))
+    (pad "2" smd roundrect (at 0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 91 "Net-(D33-A)") (pinfunction "A") (pintype "passive") (tstamp f4873d05-67ee-4548-bb9c-4090a1280faf))
+    (model "${KICAD6_3DMODEL_DIR}/LED_SMD.3dshapes/LED_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0402_1005Metric" (layer "F.Cu")
+    (tstamp 9f266c5e-3d27-44ee-b4f5-c944eff64fc3)
+    (at 78.613 80.137 90)
+    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/6b69af51-d1c0-4214-b9ef-a24f2539b8e1")
+    (attr smd)
+    (fp_text reference "R74" (at 2.159 -0.381 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 344273ca-2b0e-443b-ba51-a481903476c5)
+    )
+    (fp_text value "10K" (at 0 1.16 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 9dea394b-c456-4f92-a95d-a43e7dd49a20)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.25 0.25) (thickness 0.04)))
+      (tstamp 1acb5614-6a24-4b00-b6eb-df8364553166)
+    )
+    (fp_line (start -0.107836 -0.36) (end 0.107836 -0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2d815ae1-7630-4918-a3ca-9768e97d6521))
+    (fp_line (start -0.107836 0.36) (end 0.107836 0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f19c7572-2173-49f9-a305-7c6e8d20a2e8))
+    (fp_line (start -0.91 -0.46) (end 0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9d3dba2a-7421-41af-bf83-8e3012c95b84))
+    (fp_line (start -0.91 0.46) (end -0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3e42b7e0-aad0-46f5-ba5f-94a83b0c74f9))
+    (fp_line (start 0.91 -0.46) (end 0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b893b572-0b7a-4092-b698-241b796005e6))
+    (fp_line (start 0.91 0.46) (end -0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0caab0fb-530e-4527-8aa0-68862712b898))
+    (fp_line (start -0.5 -0.25) (end 0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp bacc635d-cb5e-484a-8674-2e8184ba2791))
+    (fp_line (start -0.5 0.25) (end -0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 974aa0e8-1d92-4c93-b955-fd47b5d38a03))
+    (fp_line (start 0.5 -0.25) (end 0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 58d1cf1c-bdcf-4cce-8991-340a63dfa54e))
+    (fp_line (start 0.5 0.25) (end -0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1355decd-9767-4847-863f-3c691ea608e7))
+    (pad "1" smd roundrect (at -0.48 0 90) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 214 "Net-(U8-DS)") (pintype "passive") (tstamp bb0d7c6d-e28c-48f0-9712-d07216150f0b))
+    (pad "2" smd roundrect (at 0.48 0 90) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 53da36d4-44cf-41fd-b23d-01f31265b06b))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Connector_IDC:IDC-Header_2x08-1MP_P2.54mm_Latch6.5mm_Vertical" (layer "F.Cu")
+    (tstamp 9f820963-fe1e-49e9-95cb-819114f5e7ec)
+    (at 32.733 78.89 180)
+    (descr "Through hole IDC header, 2x08, 2.54mm pitch, DIN 41651 / IEC 60603-13, double rows, 6.5mm latches, mounting holes, https://docs.google.com/spreadsheets/d/16SsEcesNF15N3Lb4niX7dcUr-NY5_MFPQhobNuNppn4/edit#gid=0")
+    (tags "Through hole vertical IDC header THT 2x08 2.54mm double row")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Generic connector, double row, 02x08, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/)")
+    (property "ki_keywords" "connector")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/88e91dd1-8655-4cf7-b327-3adfb385a8d8")
+    (attr through_hole)
+    (fp_text reference "J1" (at 5.301 -11.788 180) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 94e35bad-01e7-44f0-a00f-004e56e6249e)
+    )
+    (fp_text value "Conn_02x08_Odd_Even" (at 1.27 36.25 180) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 98cab2fe-a35b-4e28-b7b6-d6305b63d958)
+    )
+    (fp_text user "${REFERENCE}" (at 1.27 8.89 270) (layer "F.Fab")
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 71e632f0-c31b-4925-b09b-7fd980a035d5)
+    )
+    (fp_line (start -3.97 -3.61) (end -3.97 21.39)
+      (stroke (width 0.3) (type solid)) (layer "F.SilkS") (tstamp 99bf2662-4c79-4ad5-93ce-fbcce68d3841))
+    (fp_line (start -3.97 -3.61) (end 6.13 -3.61)
+      (stroke (width 0.3) (type solid)) (layer "F.SilkS") (tstamp 4072f5c9-aae2-4a41-ab52-fb491c03e529))
+    (fp_line (start -3.92 -0.11) (end -2.92 -0.11)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b7f20538-f816-44e0-bfd6-329ff129a551))
+    (fp_line (start -3.92 16.39) (end -2.92 16.39)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 18b39eca-7b83-452a-a6e0-8f1d42235466))
+    (fp_line (start -3.24 -11.08) (end -3.24 -4.064)
+      (stroke (width 0.12) (type default)) (layer "F.SilkS") (tstamp f762c882-a04e-48b6-9187-4dd8fe5c13d7))
+    (fp_line (start -3.24 -11.08) (end 5.78 -11.08)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a78790df-8016-40a3-ab44-6cee7a373d31))
+    (fp_line (start -3.24 28.86) (end -3.24 21.844)
+      (stroke (width 0.12) (type default)) (layer "F.SilkS") (tstamp c88aa45e-eb09-4bf4-8c97-8df28509a584))
+    (fp_line (start -3.24 28.86) (end 5.78 28.86)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 7226ec8e-5df7-4f39-8da1-5d320383b6a2))
+    (fp_line (start -2.92 -2.61) (end 2.08 -2.61)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ad6adb9a-0b94-4d48-910f-85c450a2a1fa))
+    (fp_line (start -2.92 -0.11) (end -2.92 -2.61)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 09a379cc-2f03-4bae-bcd3-94e106334979))
+    (fp_line (start -2.92 0.89) (end -3.92 0.89)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 692ac1de-65fc-4100-8f98-dc8ac410fe4a))
+    (fp_line (start -2.92 16.39) (end -2.92 0.89)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f4be9776-0860-4ee9-a35f-d398bc8e7cd0))
+    (fp_line (start -2.92 17.39) (end -3.92 17.39)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b25879f2-95af-4183-a090-2953958e1a80))
+    (fp_line (start -2.92 20.39) (end -2.92 17.39)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f982a66a-50c3-4e8c-8560-1a54fc548e43))
+    (fp_line (start -2.794 6.84) (end -1.93 6.84)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 85b9d8a9-1032-4852-ba41-d2d859282a50))
+    (fp_line (start -1.93 -3.92) (end 4.47 -3.92)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 45670fe0-4460-4fa2-ba86-8afdf0e8dd6e))
+    (fp_line (start -1.93 6.84) (end -1.93 -2.286)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp fe5951f9-08fc-4dfc-99c6-a727902c5f5c))
+    (fp_line (start -1.93 10.94) (end -2.794 10.94)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5f835e5d-0d85-4152-840e-b68f1329ec48))
+    (fp_line (start -1.93 10.94) (end -1.93 10.94)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp de0af0dc-06b0-4186-a579-3c5cced2354a))
+    (fp_line (start -1.93 20.066) (end -1.93 10.94)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 97324d2d-0f47-4f9d-b070-c33657cf4ecd))
+    (fp_line (start 2.08 -2.61) (end 2.08 -3.61)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 327451f8-5d70-41ac-9100-13de9cf9539d))
+    (fp_line (start 2.08 20.39) (end -2.92 20.39)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 75cc1e05-952e-4915-8257-a22aa7b64833))
+    (fp_line (start 2.08 21.39) (end 2.08 20.39)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 61e64ccf-14ab-466d-aa41-0f7277d5ece8))
+    (fp_line (start 3.08 -3.61) (end 3.08 -2.61)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a88b23f6-dafa-40a6-a0f3-04875e8d6041))
+    (fp_line (start 3.08 -2.61) (end 5.08 -2.61)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ae047b2e-fff4-4235-ae3a-e9fb674749aa))
+    (fp_line (start 3.08 20.39) (end 3.08 21.39)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 359cab89-b689-42fb-b471-c5aaa06bb6bd))
+    (fp_line (start 4.47 -2.286) (end 4.47 20.066)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c6d236a4-3a98-4135-85c4-3b45a54bb384))
+    (fp_line (start 4.47 21.7) (end -1.93 21.7)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4dbf4200-103c-4f21-a2e2-1862039eb9f4))
+    (fp_line (start 5.08 -2.61) (end 5.08 20.39)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 68686253-3ab6-4c31-89ba-970abfabe2ec))
+    (fp_line (start 5.08 20.39) (end 3.08 20.39)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d8ac3fee-1dd3-40e1-8b76-04eb34e141eb))
+    (fp_line (start 5.78 -11.08) (end 5.78 -4.064)
+      (stroke (width 0.12) (type default)) (layer "F.SilkS") (tstamp 1f325096-e737-4144-8814-d2913446e875))
+    (fp_line (start 5.78 28.86) (end 5.78 21.844)
+      (stroke (width 0.12) (type default)) (layer "F.SilkS") (tstamp a08e4fbb-9b9b-4707-85f3-ca5c32def4bd))
+    (fp_line (start 6.13 21.39) (end -3.97 21.39)
+      (stroke (width 0.3) (type solid)) (layer "F.SilkS") (tstamp a3282669-21c6-4b86-b6d6-ab2dacc2f667))
+    (fp_line (start 6.13 21.39) (end 6.13 -3.61)
+      (stroke (width 0.3) (type solid)) (layer "F.SilkS") (tstamp b2700423-8843-41a7-8162-b6193c0975f9))
+    (fp_rect (start -3.208 12.7) (end -3.97 5.08)
+      (stroke (width 0.12) (type solid)) (fill none) (layer "F.SilkS") (tstamp cbddaf1f-0cdb-4be8-81e1-787ec6e00c6f))
+    (fp_rect (start -3.556 -11.43) (end 6.096 29.21)
+      (stroke (width 0.12) (type solid)) (fill none) (layer "F.CrtYd") (tstamp 489eaca4-5006-4313-b6c3-a25874c53cec))
+    (fp_line (start -3.13 -9.97) (end -2.13 -10.97)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 96c73b71-8b94-44be-905d-4f94e987480a))
+    (fp_line (start -3.13 6.84) (end -1.93 6.84)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 00b8f1dd-59c8-4400-9862-824f4721285e))
+    (fp_line (start -3.13 28.75) (end -3.13 -9.97)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f269e5c2-7c05-43cb-b8ea-33a200cf3e1b))
+    (fp_line (start -2.13 -10.97) (end 5.67 -10.97)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 37ed285e-df2f-468f-93c0-bd4185cfbb56))
+    (fp_line (start -1.93 -3.92) (end 4.47 -3.92)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e3398243-6899-432a-a169-49859147140d))
+    (fp_line (start -1.93 6.84) (end -1.93 -3.92)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0ddb44e8-dfab-4c1b-8248-754e71a983b5))
+    (fp_line (start -1.93 10.94) (end -3.13 10.94)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 26c1e1e1-1a21-4640-bb58-137696cdc625))
+    (fp_line (start -1.93 10.94) (end -1.93 10.94)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a61a1712-41cd-4b0b-bdb0-12e38d84a47a))
+    (fp_line (start -1.93 21.7) (end -1.93 10.94)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5a52c3f2-78ba-4ca5-a1d6-971b981d406b))
+    (fp_line (start 4.47 -3.92) (end 4.47 21.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9e975456-12bd-4971-8c37-80981c8aba1c))
+    (fp_line (start 4.47 21.7) (end -1.93 21.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b9f1fb39-e01f-4b84-bd62-4c1d2f42ef31))
+    (fp_line (start 5.67 -10.97) (end 5.67 28.75)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 45239eef-84d1-46f2-b31e-58d79efc8298))
+    (fp_line (start 5.67 28.75) (end -3.13 28.75)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 03ce67ae-77cb-4d91-b00d-3ef81ecc97ec))
+    (pad "" np_thru_hole circle (at 1.02 -8.94 180) (size 2.69 2.69) (drill 2.69) (layers "F&B.Cu" "*.Mask") (tstamp 9698a60a-69bf-4103-ab9f-5dab1ab88e53))
+    (pad "" np_thru_hole circle (at 1.02 26.72 180) (size 2.69 2.69) (drill 2.69) (layers "F&B.Cu" "*.Mask") (tstamp d5227078-92c5-4d3e-acfb-ba9cda2ff379))
+    (pad "1" thru_hole roundrect (at 0 0 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask") (roundrect_rratio 0.1470588235)
+      (net 20 "/frontend/IN8") (pinfunction "Pin_1") (pintype "passive") (tstamp 7dd6d55e-5463-4f3b-9702-19c8ccfa9006))
+    (pad "2" thru_hole circle (at 2.54 0 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_2") (pintype "passive") (tstamp 3f49abfb-08fc-42fa-b70c-6ca640ed0d12))
+    (pad "3" thru_hole circle (at 0 2.54 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 18 "/frontend/IN7") (pinfunction "Pin_3") (pintype "passive") (tstamp e9478e0c-a93f-4040-a91f-e86c8d1f1a1c))
+    (pad "4" thru_hole circle (at 2.54 2.54 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_4") (pintype "passive") (tstamp d453d022-6587-4ecb-9d3a-4c3c69138691))
+    (pad "5" thru_hole circle (at 0 5.08 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 16 "/frontend/IN6") (pinfunction "Pin_5") (pintype "passive") (tstamp 74bc9fb5-e4c2-4880-87dd-20a7c85acf27))
+    (pad "6" thru_hole circle (at 2.54 5.08 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_6") (pintype "passive") (tstamp efb86eff-0219-484d-bc29-975948667c60))
+    (pad "7" thru_hole circle (at 0 7.62 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 14 "/frontend/IN5") (pinfunction "Pin_7") (pintype "passive") (tstamp 543d3fcc-d32d-446b-b2dc-61f2382f616b))
+    (pad "8" thru_hole circle (at 2.54 7.62 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_8") (pintype "passive") (tstamp d88ac694-6d0a-4309-a7d6-0a8b825b844e))
+    (pad "9" thru_hole circle (at 0 10.16 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 7 "/frontend/IN4") (pinfunction "Pin_9") (pintype "passive") (tstamp f2385b9e-26e0-4c08-ab4f-3e0b5a7341b1))
+    (pad "10" thru_hole circle (at 2.54 10.16 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_10") (pintype "passive") (tstamp f08d06ca-8673-46ad-9f7f-7a84c0fec91d))
+    (pad "11" thru_hole circle (at 0 12.7 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 5 "/frontend/IN3") (pinfunction "Pin_11") (pintype "passive") (tstamp 36a8d24e-b590-42fd-81ca-fe7bafa5298a))
+    (pad "12" thru_hole circle (at 2.54 12.7 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_12") (pintype "passive") (tstamp e4f2ee4f-66cf-4954-9201-a70d2b436fdd))
+    (pad "13" thru_hole circle (at 0 15.24 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 3 "/frontend/IN2") (pinfunction "Pin_13") (pintype "passive") (tstamp 25bc3aa4-50d5-4c1a-bf48-f41783ca9f29))
+    (pad "14" thru_hole circle (at 2.54 15.24 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_14") (pintype "passive") (tstamp c3c02a93-ffb7-4eba-b8eb-ee270893ce45))
+    (pad "15" thru_hole circle (at 0 17.78 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 1 "/frontend/IN1") (pinfunction "Pin_15") (pintype "passive") (tstamp 142564d6-1ff7-4e03-bfbb-0bcd3eb032b5))
+    (pad "16" thru_hole circle (at 2.54 17.78 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_16") (pintype "passive") (tstamp 4ad80a81-9d48-4fd1-8a33-47d2c52721f9))
+    (model "${KICAD6_3DMODEL_DIR}/Connector_IDC.3dshapes/IDC-Header_2x08-1MP_P2.54mm_Latch6.5mm_Vertical.wrl" hide
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+    (model ":KICAD7_3DMODEL_DIR:Connector_IDC.3dshapes/IDC-Header_2x08_P2.54mm_Vertical.step"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:SOD_323_1" (layer "F.Cu")
+    (tstamp 9ff7fc35-52d6-449d-a8a6-7e506fb071cb)
+    (at 48.768 54.356 -90)
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "75V 0.15A Fast switching Diode, SOD-323")
+    (property "ki_keywords" "diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/c6037c1e-a120-4174-bcee-c3b2a112c023")
+    (attr smd)
+    (fp_text reference "D7" (at 0 -1.651 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 79bff110-bc7f-416f-a45a-4e3eb26321f8)
+    )
+    (fp_text value "1N4148WS" (at 0 1.651 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 9909f310-fe71-44a2-ab0c-5fd2b215c913)
+    )
+    (fp_line (start -1.905 -0.8255) (end -1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 713ec131-dfda-40ed-b773-44d5eef4bfca))
+    (fp_line (start -1.905 0.8255) (end 1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3cedb95e-92b5-46f3-a68a-632336ba8e12))
+    (fp_line (start -0.5715 -0.508) (end -0.5715 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3bae7fd2-0611-4b88-a9f9-279920b0934b))
+    (fp_line (start -0.5715 0.508) (end -0.381 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 44064d26-6b04-4ca7-b1e4-6e70d20bbe1f))
+    (fp_line (start -0.381 -0.508) (end -0.5715 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 74ee5eab-8496-4a55-a135-6806e12be401))
+    (fp_line (start -0.381 0.508) (end -0.381 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp cfc0f368-94d2-4942-96f8-a6a6e0d1a254))
+    (fp_line (start 1.905 -0.8255) (end -1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f2af45c6-8de0-48a5-8f6e-083494596c0f))
+    (fp_line (start 1.905 0.8255) (end 1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6b4c34c2-0c05-4e77-8af1-de4367bf21ed))
+    (fp_line (start -2 -0.95) (end -2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 781ace98-cdd2-41f3-8cdf-27a833f20f83))
+    (fp_line (start -2 -0.95) (end 2 -0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 57fa3cec-e9ed-4d89-9424-12f91543e2c5))
+    (fp_line (start -2 0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6eab318e-e2a8-4305-9d0a-47f05f6454f6))
+    (fp_line (start 2 -0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp bfd6d007-1efe-4178-aefd-1211853b9021))
+    (fp_line (start -0.9 -0.7) (end 0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp fb4c869d-b6eb-453b-9960-4c997e4ec336))
+    (fp_line (start -0.9 0.7) (end -0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 368f9ba4-7173-4486-83e8-b43d17851d4b))
+    (fp_line (start -0.3 -0.35) (end -0.3 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 20e5c6ca-65a9-44e7-8402-78dd319aaa80))
+    (fp_line (start -0.3 0) (end -0.5 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c7aa4983-029f-4a0e-b6cc-dd168d38b5b6))
+    (fp_line (start -0.3 0) (end 0.2 -0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4e446523-ef88-406f-aa45-1e9f7ae46ec5))
+    (fp_line (start 0.2 -0.35) (end 0.2 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 45b930f0-fbfc-494b-912b-bfae349ce35d))
+    (fp_line (start 0.2 0) (end 0.45 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 67d87869-e06e-4ca5-bda2-9f50a79843f5))
+    (fp_line (start 0.2 0.35) (end -0.3 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cf237330-769a-491f-beff-e96ee45608c5))
+    (fp_line (start 0.9 -0.7) (end 0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp facf4041-a754-4bb8-b1f4-cbe4ed1879aa))
+    (fp_line (start 0.9 0.7) (end -0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e77e7b29-704f-48e1-8d56-8d587ff2830b))
+    (pad "1" smd rect (at -1.25 0 270) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 58 "Net-(D7-K)") (pinfunction "K") (pintype "passive") (tstamp b2c4a16a-bea5-4ab2-b5f7-f6bc096ac90a))
+    (pad "2" smd rect (at 1.25 0 270) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 59 "Net-(D7-A)") (pinfunction "A") (pintype "passive") (tstamp 6dd5e4ea-fa26-4329-9417-240c4bda405f))
+    (model ":KICAD7_3DMODEL_DIR:Diode_SMD.3dshapes/D_SOD-323.step"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp a12f3f8c-4d9b-4002-972c-8ceb626a1039)
+    (at 53.975 85.09 90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/a88e953f-1a37-4e1d-ad20-9ad1ed96bae2")
+    (attr smd)
+    (fp_text reference "R66" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 62074966-1d68-4ec6-ad6d-dfa46a098de6)
+    )
+    (fp_text value "4.7K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 136b8745-0dbc-4575-96cf-f8b4f6d491ec)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp d6221c99-7a72-4b18-a069-33619aeacb25)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp fc53db12-3777-462d-aabf-ceab21ea7634))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 7bde4750-b489-49f1-bf96-f11706399c9f))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c6326753-d535-42a7-9ed5-478a0cf40f19))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp aeb5b58e-f4e2-4a2f-881e-c82c05157ba5))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 03a06f0d-8be7-44bd-a9aa-a3ec1151acb6))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5a0e09d5-e2bc-42bc-ad3c-7c2f7903c021))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6885379e-7f35-4873-a37a-756717b10cc4))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp fa07de1d-d49d-43b4-b6b6-199ed1807360))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1aa1bbd5-8a75-4a74-904c-3f20c3729f7e))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ab30b654-ee6f-49ea-bc82-41ee2ea45ee5))
+    (pad "1" smd roundrect (at -0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp b66ffad6-13c0-42b6-a802-ed141d4c34bc))
+    (pad "2" smd roundrect (at 0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 23 "Net-(U3C-+)") (pintype "passive") (tstamp b0429526-5b46-4c71-a3d7-1c02a92b2a48))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp a18e85a7-c014-4cdd-9f62-b27ff240fe9b)
+    (at 83.087 91.313)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/e78d54ef-9be5-4ecf-943e-2cebeb6a00ce")
+    (attr smd)
+    (fp_text reference "C51" (at -2.696 0.889) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 0af93bf6-a072-4ef3-9b36-8e18edbb7c67)
+    )
+    (fp_text value "100nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 60e3158e-2c6c-48d9-bb6a-7a82c70d5edb)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 3c87e6e3-d730-4129-b245-2fdbecebb171)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e0825d45-2dea-46c3-bc2b-0d2861ad0146))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e949de06-86d7-4072-94d4-c223c6b45007))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1d782220-8f1c-4572-8de3-30f565b554ae))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 2897f678-e284-4709-9fd8-e30cbc24e39d))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 803d1269-e045-45ce-b9a7-312e259625f0))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 02ec5143-7f6b-4aad-8fcc-6bb3e7f3d344))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 52b89f17-a2cc-41bb-b7fa-d9748cf421a2))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ab8c2f9d-50d8-4aa5-b69e-4ea0f4826611))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 75fbdb3c-9778-4e68-bb02-3056cd04c9af))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 232b0de3-0d4b-4f57-9d59-f11465189db7))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 6927c2e2-29b1-4eef-8b4a-82b3e8c1becf))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 48 "X8") (pintype "passive") (tstamp fc84bd29-b908-4755-bdd1-9c2a78e09a69))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp a1e3366d-794a-4cf1-a7a6-968c549e6760)
+    (at 53.975 72.644 -90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/87af4334-074b-4657-810b-416c6d087241")
+    (attr smd)
+    (fp_text reference "R65" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp eb111587-6eac-4fa8-82f5-a50196abc59c)
+    )
+    (fp_text value "4.7K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 2070a71f-d32e-4e7d-a636-3f782de4e771)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 1a4cd3f1-83be-49b6-9cf4-17ff56ddbcf6)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp df30dc5b-d5b3-4543-a821-633f41ec4b50))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8d632fb6-16b4-4160-bb3d-5aafea44f81a))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9d48ffa6-256d-409d-b374-cd5495962268))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 52ade2c5-c9f4-48f1-be04-2415a9c1fd94))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 527296a1-5aa5-4536-a384-6201ed6a4293))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 2c87bcb4-bca5-4402-bb11-dd5116c1b71b))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e5b00f77-8c8c-454b-999f-9ccc6e0d37f6))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e9f0378f-a5ea-4b9b-81ca-b412f8a6c2cf))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7ec62ac0-2e94-4f60-ba34-3979f9aaf35e))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7fb867e3-db37-4728-8b9b-b61ed98325d7))
+    (pad "1" smd roundrect (at -0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 504eb161-6a82-4c04-901f-a09a0c4407a1))
+    (pad "2" smd roundrect (at 0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 22 "Net-(U3D-+)") (pintype "passive") (tstamp acab87c3-d47f-4902-b3d9-ed99724d5acf))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp a27ae5c0-1eea-478a-b145-ca8d43ba0353)
+    (at 83.087 76.708)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/6fd07247-1ac2-458c-95e7-750dd2ddce14")
+    (attr smd)
+    (fp_text reference "C47" (at -2.823 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp b986d46b-54ef-4930-aa02-cb49c8cdd848)
+    )
+    (fp_text value "100nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp a61e08b8-2973-443d-9065-528fb4c9ba4f)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp e20b9813-fe7c-4f49-beb7-02920e0cc978)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4078ef5d-3f2a-483e-9733-7935eca83b61))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a34e269f-68de-4270-99f1-62c1341c32ae))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 98592b78-3e7e-474b-832a-9e4e6dd5c021))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 2992a490-f202-433b-8404-f0d47a47724b))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 996c5b96-594d-4de8-be11-cf5630c40dd1))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e184c8c8-230f-4a5b-b404-61d150d50e19))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3a91c79d-8668-48ff-865d-875456f8a250))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 718f9841-617a-43e3-bf77-f2ec58bc6363))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f6baac16-7c06-4b91-b46b-bfa3fa02f0d5))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 70f3ad8b-c76d-4ef6-8a6c-4bdc0de0b488))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp c1632b53-2074-4c3c-8e9a-46587800c194))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 44 "X4") (pintype "passive") (tstamp fa870edf-1449-4e70-a081-c94bad5bd780))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp a38a5c21-239d-47df-8d59-484967181c8b)
+    (at 50.673 54.864 -90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/873c4985-da7f-4040-be26-3e25f46589d1")
+    (attr smd)
+    (fp_text reference "R27" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 22a9aa58-2c71-4cef-b705-4d1ea1c0f62b)
+    )
+    (fp_text value "47R" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 360ee2cf-43f5-4d12-b1ad-868523536026)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp f6983c17-2565-4809-9543-7ae2c7d1d86c)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b552d704-51a7-46b4-818b-3348b47e8ab4))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a6f671dc-ac45-4110-b5ed-06dcb9898858))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3b662ae3-a9de-4f6e-99d4-0e6adfae83ca))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 89fe6b7e-b1bb-416c-993f-677121519ec5))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 2def6306-3e2e-4eec-8b05-3174a1e73e17))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1924ab3e-6f1d-4cff-bd7c-d0a4bf105ae7))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 02ea04c0-b7ae-4e9e-b979-700e0ec7e514))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 54ff7c29-4f44-4fd8-aa6f-649a13a61ccf))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d5757db7-a42c-47dc-853e-4e8719037394))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 204dc563-72e2-41f5-8748-8f75975671fe))
+    (pad "1" smd roundrect (at -0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 58 "Net-(D7-K)") (pintype "passive") (tstamp 6b39e6b1-2e64-4b30-8624-a0d5247f4dc0))
+    (pad "2" smd roundrect (at 0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 12 "Net-(U2D-+)") (pintype "passive") (tstamp 2e7d6770-ea35-4025-be1d-55f790c678e5))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp a55b7ab2-7865-4cc4-b4cf-850bb6acb67d)
+    (at 53.975 49.53 90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/11e11f52-ce82-4cad-95ae-1fd58f6f548d")
+    (attr smd)
+    (fp_text reference "R30" (at -2.159 -0.127 180) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp e646be0e-44a7-4666-b4dd-49784b161a6f)
+    )
+    (fp_text value "4.7K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 97a6a7b5-6509-4bd1-b352-3acc71f9aa87)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp a3c63497-4c81-4778-a1cc-1b50ae5a5a14)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5c0f4cc3-d480-4857-b23d-ee30c4a7d4fe))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e8f8c0b7-7fed-4f0d-8acb-74a8c3a246e0))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp db406c76-d72e-483a-94a9-30144cec89c6))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a405e335-61f2-464f-9d69-f5cf7c647426))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 87bfe8cb-f8ca-4646-96a9-715bef9556c5))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1dadf499-ba88-4316-8f05-241f046bd42c))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 13df80cf-340a-4e38-90fd-fdd5d63f5559))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ea8aea0e-f788-49ac-93d3-afdbc3be1a9f))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d158f489-0b3c-48b7-9003-91989cd3816a))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d6f5892a-0728-4192-836f-941a22190f1f))
+    (pad "1" smd roundrect (at -0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 4bccc389-53e2-4874-b450-a64eaef7b6ba))
+    (pad "2" smd roundrect (at 0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 11 "Net-(U1C-+)") (pintype "passive") (tstamp 81752dc7-691c-4d68-980a-d25517d917ba))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp a5bd7bd0-3795-4469-ab30-38a1fdf13e65)
+    (at 38.989 97.536)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/f53e9fc0-a4ac-4870-be72-37180d32e711")
+    (attr smd)
+    (fp_text reference "C12" (at -2.159 0.508 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp fa19b988-8fb7-4ec4-bc80-04f3c1bfeea0)
+    )
+    (fp_text value "2.2nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 750501cb-0577-4f96-9365-51beb84f63a1)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 66289a93-b017-491d-8fae-61aa9e94ab75)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d25debe1-4990-4975-9542-3e346d1a7877))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c931de5e-2195-4ae5-b69e-09de964e6607))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 91b4004c-82d2-4184-8ef1-bba47ca3b204))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1446e0cf-02d0-474c-99e4-acb82aa3b2d5))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 220b7d16-4171-429c-9216-96719c8a5db5))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7f84d33a-1956-433b-8131-5ea0466a6062))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 702fcdf5-2f2e-43b6-ad55-a5610016b19a))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cc6cb603-c58b-4467-aa04-0746f7ff5306))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3a0cf4c1-bdf9-4577-9400-b71d0e6aadf1))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7ca0aee7-92c0-4b49-bb79-2716e561435c))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 20 "/frontend/IN8") (pintype "passive") (tstamp 24265b42-3a56-498e-8ff1-f26c4e6ed790))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 21 "Net-(C12-Pad2)") (pintype "passive") (tstamp 6af08d65-c172-42f7-be3e-1287881cf0af))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "LED_SMD:LED_0603_1608Metric" (layer "F.Cu")
+    (tstamp a6280cc9-81ad-4d08-a34b-ecf6fd6d63cc)
+    (at 96.2405 29.21 180)
+    (descr "LED SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator")
+    (tags "LED")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Light emitting diode")
+    (property "ki_keywords" "LED diode")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/b20c0f42-c11e-492c-9887-bbb4838c0c94")
+    (attr smd)
+    (fp_text reference "D32" (at 2.6415 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 0c751aaf-39ef-48df-bc12-830abf7e3a13)
+    )
+    (fp_text value "BLUE_LED" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 9c63befc-f68c-473f-81cd-3de6ddb6ee50)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 5a7a77a5-4eb1-4912-9459-d96611d6fac8)
+    )
+    (fp_line (start -1.485 -0.735) (end -1.485 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 83669670-7cf7-4662-a228-0b00b7e59a73))
+    (fp_line (start -1.485 0.735) (end 0.8 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ce0b9601-0618-4022-a2c5-10fde6bfae13))
+    (fp_line (start 0.8 -0.735) (end -1.485 -0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3395df6f-ab07-4b83-8c98-1fbe1a3babbf))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6bbd5da0-99ee-4e4f-ad3a-eb4b8d0861b6))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ec948e41-cfe9-4072-8d81-17a1ced4846d))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 974d0f0e-218c-40e1-80c5-c954c106fcf6))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp cfa9217b-8234-4309-bf02-1b1b09a5cff4))
+    (fp_line (start -0.8 -0.1) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 25291e89-021b-4c40-aa6d-6c332cb97b4d))
+    (fp_line (start -0.8 0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f189b9e7-c52b-4147-8738-127421f4bdc5))
+    (fp_line (start -0.5 -0.4) (end -0.8 -0.1)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 02a30568-2a3a-4ea1-b80c-d47c4692a7be))
+    (fp_line (start 0.8 -0.4) (end -0.5 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3a15adf0-f5b6-4c82-a816-935077956118))
+    (fp_line (start 0.8 0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d5a74340-fe1e-4d3a-95c1-d76b72830a05))
+    (pad "1" smd roundrect (at -0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "K") (pintype "passive") (tstamp ab365f20-e374-47d9-9a0c-390f35906c83))
+    (pad "2" smd roundrect (at 0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 90 "Net-(D32-A)") (pinfunction "A") (pintype "passive") (tstamp 4239243f-a415-4597-b018-543d9d5ed5b2))
+    (model "${KICAD6_3DMODEL_DIR}/LED_SMD.3dshapes/LED_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Package_TO_SOT_SMD:SOT-23-6" (layer "F.Cu")
+    (tstamp a6db1d52-1dfb-4715-9c48-ebd6ac72fe2c)
+    (at 75.438 93.3379 -90)
+    (descr "SOT, 6 Pin (https://www.jedec.org/sites/default/files/docs/Mo-178c.PDF variant AB), generated with kicad-footprint-generator ipc_gullwing_generator.py")
+    (tags "SOT TO_SOT_SMD")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "ESD Protection Diodes with Low Clamping Voltage, SOT-23-6")
+    (property "ki_keywords" "ESD protection diodes")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/36fb3c71-d34d-4c31-8f67-0ac4c620de8f")
+    (attr smd)
+    (fp_text reference "U10" (at 0 -2.4 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 06b94a41-2cd7-47bd-be93-f786e70eb598)
+    )
+    (fp_text value "SRV05-4" (at 0 2.4 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 00d996dc-3f59-4de0-b44b-cea2322f98ae)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 75378bed-ee61-4d85-99fb-6c57698a4b65)
+    )
+    (fp_line (start 0 -1.56) (end -1.8 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 049f20dc-39d1-419c-85e0-ee8b81ae1b39))
+    (fp_line (start 0 -1.56) (end 0.8 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ff2e0c8c-2902-4b55-9250-6ad2b2d8773a))
+    (fp_line (start 0 1.56) (end -0.8 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2d042aec-6330-407d-b667-9b376b297562))
+    (fp_line (start 0 1.56) (end 0.8 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1efee3bf-6602-416b-8882-a4ac84ea79d4))
+    (fp_line (start -2.05 -1.7) (end -2.05 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4f03ca2b-0787-4457-8bbf-5c6b9e850931))
+    (fp_line (start -2.05 1.7) (end 2.05 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d4b92729-1f9e-4b1d-ad61-bae38a8491cd))
+    (fp_line (start 2.05 -1.7) (end -2.05 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 42f0e81d-f6ec-4d8e-a5b2-ac00d422b686))
+    (fp_line (start 2.05 1.7) (end 2.05 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b94b18fc-6300-4e5e-bab6-e0da7736090c))
+    (fp_line (start -0.8 -1.05) (end -0.4 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2e62873d-b462-485e-8706-4b9975d184b4))
+    (fp_line (start -0.8 1.45) (end -0.8 -1.05)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 56e8b475-4bc1-46f0-bee9-0ef7a728a97e))
+    (fp_line (start -0.4 -1.45) (end 0.8 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 216a3309-93dc-4096-8a91-c513e94e7282))
+    (fp_line (start 0.8 -1.45) (end 0.8 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0a4f233d-b846-4454-91c9-4b70937ed53a))
+    (fp_line (start 0.8 1.45) (end -0.8 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0791f0cd-f376-45f8-ac5d-603b0321f263))
+    (pad "1" smd roundrect (at -1.1375 -0.95 270) (size 1.325 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 47 "X7") (pinfunction "IO1") (pintype "passive") (tstamp 827258df-d63b-4990-86a1-08514a312c7b))
+    (pad "2" smd roundrect (at -1.1375 0 270) (size 1.325 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "VN") (pintype "passive") (tstamp f6fbca06-7408-49a5-884f-986d4ba29c11))
+    (pad "3" smd roundrect (at -1.1375 0.95 270) (size 1.325 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 46 "X6") (pinfunction "IO2") (pintype "passive") (tstamp 5cb51597-5020-40c8-9ee2-b65c5ab867fb))
+    (pad "4" smd roundrect (at 1.1375 0.95 270) (size 1.325 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 45 "X5") (pinfunction "IO3") (pintype "passive") (tstamp 632d9942-0db3-4d30-b39c-e5e4df83e8b7))
+    (pad "5" smd roundrect (at 1.1375 0 270) (size 1.325 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 39 "WCH_VCC") (pinfunction "VP") (pintype "passive") (tstamp 22362a12-50db-4853-b1ad-ba4786763000))
+    (pad "6" smd roundrect (at 1.1375 -0.95 270) (size 1.325 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 48 "X8") (pinfunction "IO4") (pintype "passive") (tstamp 2be3a741-95c6-476b-b478-8995048c693d))
+    (model "${KICAD6_3DMODEL_DIR}/Package_TO_SOT_SMD.3dshapes/SOT-23-6.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "LED_SMD:LED_0603_1608Metric" (layer "F.Cu")
+    (tstamp a70d1c93-5ff6-4e17-a126-565004c9910e)
+    (at 96.2405 39.497 180)
+    (descr "LED SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator")
+    (tags "LED")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Light emitting diode")
+    (property "ki_keywords" "LED diode")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/6aa64ab0-3fbf-418e-9801-9c2e2e3d9343")
+    (attr smd)
+    (fp_text reference "D38" (at 2.6415 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 4d08a663-3c3d-4278-a8a6-3f7c6b7f77d4)
+    )
+    (fp_text value "RED_LED" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp ec9c9804-7157-4b7a-9702-8f484c376301)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 450a509c-49d3-4eaf-b3ae-4d00c6d60503)
+    )
+    (fp_line (start -1.485 -0.735) (end -1.485 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b09a2376-1b01-4f1e-965c-3b13fbc4973f))
+    (fp_line (start -1.485 0.735) (end 0.8 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d83ca173-63e1-4f82-8e4c-4ea2a06f9979))
+    (fp_line (start 0.8 -0.735) (end -1.485 -0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 055bc2b5-ee27-499d-8f00-6bfafe5eea6b))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f0ad9b79-33cf-48bf-b3e8-3b447b0d1553))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e914d43c-44dd-43d3-8f2c-4ba849219b3c))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 134be6e7-d98d-49a3-9e4a-4cde09f76b08))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ae7ed0f5-1002-4d8b-9c86-9e61113d1efa))
+    (fp_line (start -0.8 -0.1) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 778af5d3-da0c-4969-b62e-021a9708775a))
+    (fp_line (start -0.8 0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5fb8ad87-46e1-440c-a584-8b199261622a))
+    (fp_line (start -0.5 -0.4) (end -0.8 -0.1)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9df765cb-7af9-4bdd-8ba8-39893dba16bb))
+    (fp_line (start 0.8 -0.4) (end -0.5 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5f3ab575-e8fc-4c1b-a4a1-a090901337d7))
+    (fp_line (start 0.8 0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 73df5bfb-d186-4cfb-b8c7-9e3823ae8e67))
+    (pad "1" smd roundrect (at -0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "K") (pintype "passive") (tstamp 67045d53-5a47-42ef-929d-a38f7baf9a5c))
+    (pad "2" smd roundrect (at 0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 96 "Net-(D38-A)") (pinfunction "A") (pintype "passive") (tstamp d4f57d32-1eae-404c-a1c4-a5dd2e517aa5))
+    (model "${KICAD6_3DMODEL_DIR}/LED_SMD.3dshapes/LED_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp a9635b9d-a076-441a-b0e8-2ab671f73f0d)
+    (at 46.101 37.846)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/4c1956f1-5c9a-4e68-9ce2-98cdaa679aec")
+    (attr smd)
+    (fp_text reference "R17" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 87e33d1c-38ce-4a4f-ae76-995a3a8b2356)
+    )
+    (fp_text value "100K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp a8f0f9a6-6b17-4e95-ad8b-40793f1f6c27)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 5c0e93e9-189b-4785-a7bf-60f010713769)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5323d8eb-7909-47c8-aa0c-884c6b6ca916))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bfaceca6-1ab6-4ba0-944d-6a90d0c9f12b))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b56bae95-29b2-4527-965b-86024a574514))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0915089e-b010-4bc5-b7b3-210127b70bed))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8e67af85-f91c-418f-b979-9d1d677d79d1))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ad91def8-ce82-413b-a557-54dd2a1ba790))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3432dda2-6a87-43cc-ab34-b44b585ec174))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c039482a-9c12-4b14-a541-186dc6ef3ece))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cc60ec6c-bb09-48bb-9727-35b4f75d35c4))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b3295c58-d36d-46d6-8e98-2669806697d0))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 126 "Net-(R10-Pad2)") (pintype "passive") (tstamp b0220f57-8fcd-4771-8480-11354367fc3c))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 55 "Net-(D5-A)") (pintype "passive") (tstamp bb5b2ace-e66d-45d8-a987-b61da75ef73e))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp a9d837d7-207d-4e85-8817-4bb4bbc153a7)
+    (at 46.101 50.419)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/87cabdb2-aff8-4a68-bdcd-e7989fac02ac")
+    (attr smd)
+    (fp_text reference "R20" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp e4d4b46d-f205-4bc7-9084-d78ae53b22f9)
+    )
+    (fp_text value "0R" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp c2bb3b44-1fd7-422b-84e3-1ec9df877b39)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 22116cbd-0846-4f54-962c-d60c7ebbf995)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 9d70dafc-a217-4f45-98c1-c1ae46effb2e))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8cd0a1dc-70ea-434d-bcf2-f0f5b41e731f))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4b66a116-5164-4889-b9f4-fa347e8634d8))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 2f4f1600-951f-4941-b1a1-255f484c2fa8))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 16e06acd-da29-4133-bc23-981fc14fd02f))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1dd218ba-0e8e-451c-badb-af19b11b427a))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e6f6565d-49ba-4bd5-badc-09953e1925d3))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1a010a43-69cf-4b93-b656-126ef13f2417))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b67a40e6-56ab-4899-8cd3-82489e8df749))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c3d7fa75-2d89-41d8-92ea-9208b1447209))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 127 "Net-(R11-Pad2)") (pintype "passive") (tstamp 43eb70bc-efef-43b5-9a4d-62652a0b6f48))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 57 "Net-(D6-A)") (pintype "passive") (tstamp 58028309-e03d-4b72-9dd5-6b9fc4895987))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp ab3adfa6-6760-4fed-ad6b-481523cf0c07)
+    (at 52.324 85.09 90)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/d7e42bf1-3dd6-44a1-aa3f-163798b61430")
+    (attr smd)
+    (fp_text reference "C14" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp eb79059c-3b92-4130-bb7e-d45c8eeb20cb)
+    )
+    (fp_text value "4.7uF/16V" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 6655375e-28ad-4d9c-8351-3923bde87688)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp a6ca160b-e538-4ac6-b010-bd214f47a59c)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 88412a93-cf77-411c-ad2e-852fc6f30ca5))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d10bc6b0-7a56-4f45-9aa4-d8576e38d060))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ad626a40-9f87-41c3-ba15-d70f7e6b9651))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4fe212b0-ab7d-4470-881c-8a5bf8833665))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5e0ae330-1ab3-412d-8389-f508d4774384))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 623716fe-0560-44a5-b3a7-c6393c3ceb05))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 00c9c308-566d-438c-9bd7-e062d5812b67))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ee83ff6d-3dcc-4b44-87c9-1778bc0079ec))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e9d45ad1-e73a-4095-9a4d-fd561774d86a))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 05025f63-38a7-4892-888d-b3866888be24))
+    (pad "1" smd roundrect (at -0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 05f49faa-3692-44cb-a2ae-fd2b449293b6))
+    (pad "2" smd roundrect (at 0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 23 "Net-(U3C-+)") (pintype "passive") (tstamp d4bfd85a-70df-45ac-96f0-fa818ed1c801))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp ab4bfbd7-3e88-47f6-838d-6008dba7bd47)
+    (at 57.912 85.09 90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/fa02d572-e183-4449-bfd7-30eebb69e223")
+    (attr smd)
+    (fp_text reference "R95" (at 0 1.524 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 95341108-a89c-4267-bd56-c9caa5a250d2)
+    )
+    (fp_text value "1K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp cd295940-09eb-483c-a262-7f902de12101)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp f196c25e-c8ec-42e7-8fee-006908456b77)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 794a2d3d-466e-415a-8c5b-814808a703e1))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ea0a1a65-10db-4b87-8c8d-9e566fa5c192))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 31729811-3fc9-42dd-b884-92cc3ea703ac))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1946fa3d-c190-492e-8ace-9e4e0ed17fc9))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 58efab57-cab5-4a09-bb12-6b927b3870f8))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d7d0ccbb-a857-47b2-94cd-e9cc3d6979ff))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d0ac1102-5ed0-422a-bb2f-a39a477be2b9))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 243b352d-88be-4452-b839-22e33e4aeb5e))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 01ffc611-c368-42dc-adf4-5e91f8560b09))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8bc876c8-3c6d-421e-990a-07915a3eb6ee))
+    (pad "1" smd roundrect (at -0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 80 "/frontend/OPA6") (pintype "passive") (tstamp 4efb0b99-a320-464e-bd89-a3039397a4a7))
+    (pad "2" smd roundrect (at 0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 33 "ADC6") (pintype "passive") (tstamp 9c440cfb-59ce-4334-b320-49c559c9a98a))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp abedc8a5-bbd8-4346-ad83-e1e4c0ef86d7)
+    (at 46.101 48.768)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/183c9754-aad6-4a41-b1ac-15bb9c077b40")
+    (attr smd)
+    (fp_text reference "R19" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 92493c78-b0c8-4758-b0b3-8d98fe644148)
+    )
+    (fp_text value "100K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 29695db1-b140-4816-9437-576de87f64db)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 341754f2-faea-40ab-b52c-73257a9c662a)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4f318a00-63c6-4410-be3d-2be3bb849b2b))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 13ad5ade-f2fa-4460-8a36-ac7bd5823066))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 2ca5609e-b530-4d4e-b316-c79c6df37843))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9ec210a8-a618-4be8-bc36-e30dfb6d029f))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp fa285649-2906-4a35-837e-20a3cb8c2e58))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d4eae470-53dc-4f9b-babb-2cd585933d13))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 95dae007-b7c9-4399-bae1-78c6c92630e8))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0e05662e-d323-4180-8201-4b3ac24edcbc))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 59e6ca33-e001-4602-88a8-da00e3dc9953))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ed6929b4-21a3-486f-928a-84077b972976))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 127 "Net-(R11-Pad2)") (pintype "passive") (tstamp 8d109770-bfe9-4ea1-bd7d-24ec7cddfaf6))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 57 "Net-(D6-A)") (pintype "passive") (tstamp 4e470225-fff5-43d5-8022-57fbaae39b71))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp ac8f2616-abfe-4b9e-86df-fd78d3457416)
+    (at 42.926 39.751)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/829ab881-b8c0-45ce-a339-e2d23ab48b66")
+    (attr smd)
+    (fp_text reference "R5" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 33ce9c1a-957c-412f-af37-b3ae51e77a3c)
+    )
+    (fp_text value "3.3K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 016ac384-3f4c-4b3e-abbe-5b6f98e23ee7)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 3fcbe561-6aba-4c18-a534-8357f99daae5)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 7ea016c2-9f36-4f16-b97c-e10ac2efc172))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a63fe5f3-4639-4463-9d5d-e97915cfdec6))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 198fc6c3-4c36-426e-ad46-5d40f8318297))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d9d6dc6f-19f3-41bd-b780-74eb1c2bca4a))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 71fddcc7-13fe-486d-9369-2af67bac5cc2))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 66c23235-f43d-4a5d-9065-32eefa3d7277))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 41a0e553-1713-4857-a297-898ddccd97ae))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ba0b65f7-8016-49ce-892d-99c138177ae9))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6f495dc7-81cb-4439-a7d5-2fee20318153))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5b144c49-776d-49ea-b663-e6099491e865))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 2 "Net-(C1-Pad2)") (pintype "passive") (tstamp b0fcd71f-b389-4ff9-bbaa-fd3f87133de5))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 198 "Net-(U1A--)") (pintype "passive") (tstamp 14f04453-3f3f-40ec-a8c8-df5aa19ac508))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp ad6bf451-5ca4-44b5-895a-5e540ab32df0)
+    (at 79.883 112.776 -90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/ecbee0b8-1dca-4598-be1e-f2e8b94918d6")
+    (attr smd)
+    (fp_text reference "R78" (at -2.667 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 60f06bc7-9c22-41e2-b40e-c293ec126858)
+    )
+    (fp_text value "5K1" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 8013a918-ef64-4949-a2dc-1ddc4e1f528c)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp d913a339-328b-4af8-8593-b2af67c6e730)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2128ff57-d69b-4669-927b-17c2068f8b03))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ee62b844-7b8a-4b8c-b59c-f4f925879a04))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 715711ff-622d-4a75-bbf3-f63bf53bd30f))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 98bc8d62-cfc9-43df-a933-035d748630c2))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6fd702c9-df1d-4bd4-85c5-a8638e2c4c90))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 708e9ea7-0042-443f-a92b-df51e1c3c291))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d6fa486f-76fe-4136-97c8-9d69aa3cdc3b))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp dda18ad1-7bac-46aa-9e8f-112eeab3307d))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 03965baa-5fee-4fa1-8484-5556a1a441c6))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 45b90864-5ebf-4b69-95ed-4b77bbbd9f06))
+    (pad "1" smd roundrect (at -0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 49e9354a-b00e-453a-b71e-f7a8c8378062))
+    (pad "2" smd roundrect (at 0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 163 "Net-(J9-CC1)") (pintype "passive") (tstamp 01fd9d1d-16c6-4e3d-90dc-e8ac3ecec823))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_THT:CP_Radial_D6.3mm_P2.50mm" (layer "F.Cu")
+    (tstamp aed50e50-5658-4bbd-97a3-cdee9a8328a9)
+    (at 62.611 107.696 90)
+    (descr "CP, Radial series, Radial, pin pitch=2.50mm, , diameter=6.3mm, Electrolytic Capacitor")
+    (tags "CP Radial series Radial pin pitch 2.50mm  diameter 6.3mm Electrolytic Capacitor")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Polarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/d17a94ed-b9b3-4030-abf8-f21d91c5003f")
+    (attr through_hole)
+    (fp_text reference "C61" (at 5.08 0 180) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp d3d81d11-08be-4465-8162-aa326efe0af1)
+    )
+    (fp_text value "220uF/10V" (at 1.25 4.4 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp ebe8a22c-8f3a-401b-b84b-fdc3e3aa2d84)
+    )
+    (fp_text user "${REFERENCE}" (at 1.25 0 90) (layer "F.Fab")
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp a5c0d6d6-9fd1-4cb7-8f13-4de997528e54)
+    )
+    (fp_line (start -2.250241 -1.839) (end -1.620241 -1.839)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ff1cd54d-6f4a-48df-b296-4286349a9365))
+    (fp_line (start -1.935241 -2.154) (end -1.935241 -1.524)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 52d29990-22f1-4049-b19c-4c04a8e3256e))
+    (fp_line (start 1.25 -3.23) (end 1.25 3.23)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5913c6e8-4e2b-4272-b4d8-5f368f75e16f))
+    (fp_line (start 1.29 -3.23) (end 1.29 3.23)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d58f3259-f8d0-4b36-ba7c-28e74fe7345e))
+    (fp_line (start 1.33 -3.23) (end 1.33 3.23)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b12d252f-ac7b-4c5c-a0bc-2cac23ba0e6a))
+    (fp_line (start 1.37 -3.228) (end 1.37 3.228)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 883e50f1-1ff4-43cc-a7fc-93850cf65965))
+    (fp_line (start 1.41 -3.227) (end 1.41 3.227)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1424f2f1-2cb6-48aa-8f82-e6247ec3a16e))
+    (fp_line (start 1.45 -3.224) (end 1.45 3.224)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a1be6b42-d6b8-4b91-80af-cfaadab22949))
+    (fp_line (start 1.49 -3.222) (end 1.49 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b400e1f3-eccc-4352-b3dc-d5cfa7c365bf))
+    (fp_line (start 1.49 1.04) (end 1.49 3.222)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 75d5f191-3199-4cd7-bf75-7a6056d1b86b))
+    (fp_line (start 1.53 -3.218) (end 1.53 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f974221c-0909-40f4-b9b2-6b793cb45979))
+    (fp_line (start 1.53 1.04) (end 1.53 3.218)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp abcb096e-0e4e-42e5-abce-ed33ad346908))
+    (fp_line (start 1.57 -3.215) (end 1.57 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 565b196d-d249-418e-a937-f8594780fcef))
+    (fp_line (start 1.57 1.04) (end 1.57 3.215)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1121953d-1ab0-4be6-b6ed-72af9b2e08d1))
+    (fp_line (start 1.61 -3.211) (end 1.61 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e1435734-f8cb-45be-869d-00bf0dd9bdda))
+    (fp_line (start 1.61 1.04) (end 1.61 3.211)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5c1d9ea5-08d3-46cd-b8cd-49667632b1e3))
+    (fp_line (start 1.65 -3.206) (end 1.65 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e731bc05-3931-4ad3-b630-61d0bfd67a82))
+    (fp_line (start 1.65 1.04) (end 1.65 3.206)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c456ed38-575d-4815-96fa-6f3ede4d8d82))
+    (fp_line (start 1.69 -3.201) (end 1.69 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp fd7430f8-c3f1-4e1f-8821-25bc48701fe4))
+    (fp_line (start 1.69 1.04) (end 1.69 3.201)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3cf92a6e-6491-48ba-8ae0-3838838af36c))
+    (fp_line (start 1.73 -3.195) (end 1.73 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 9b186412-84b2-4c59-b390-9b2385fce7f9))
+    (fp_line (start 1.73 1.04) (end 1.73 3.195)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 283a760b-44c4-4aff-8ae0-e39c6746663f))
+    (fp_line (start 1.77 -3.189) (end 1.77 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 32679c11-8e7e-4247-886f-0bf037ac8336))
+    (fp_line (start 1.77 1.04) (end 1.77 3.189)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2022ccb7-8048-475a-93eb-c848829dca90))
+    (fp_line (start 1.81 -3.182) (end 1.81 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1ae3459c-d2d5-4c26-8894-5cf44ff434d4))
+    (fp_line (start 1.81 1.04) (end 1.81 3.182)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 70e7e2c1-ccb8-4fe7-aa52-65da4ff173b9))
+    (fp_line (start 1.85 -3.175) (end 1.85 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 9c89b535-b154-429d-9dae-961b1632d9eb))
+    (fp_line (start 1.85 1.04) (end 1.85 3.175)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp fa509b2f-3367-41e1-98b2-5149ce3fa6a3))
+    (fp_line (start 1.89 -3.167) (end 1.89 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp eb093d9c-c597-4f76-b46d-81e02d504773))
+    (fp_line (start 1.89 1.04) (end 1.89 3.167)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 822962a1-ec4d-440a-a1e8-ea2d8af430f5))
+    (fp_line (start 1.93 -3.159) (end 1.93 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4354e5f2-214f-4755-baf2-e1e57dfe9f8b))
+    (fp_line (start 1.93 1.04) (end 1.93 3.159)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 9ce63f4e-0eb7-4f89-bda6-21b2679260b0))
+    (fp_line (start 1.971 -3.15) (end 1.971 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 398cc694-dff0-4240-b039-d764d239bef3))
+    (fp_line (start 1.971 1.04) (end 1.971 3.15)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 55e71e84-2b14-42aa-9488-cd434a26351c))
+    (fp_line (start 2.011 -3.141) (end 2.011 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4cd79d5e-fb34-4a4d-b542-2b04efcdb127))
+    (fp_line (start 2.011 1.04) (end 2.011 3.141)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3d137e77-e191-4018-911e-50530db4c35f))
+    (fp_line (start 2.051 -3.131) (end 2.051 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 21832076-3ddb-411d-803f-ed4ec3256174))
+    (fp_line (start 2.051 1.04) (end 2.051 3.131)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3ef86d69-63a1-46d0-83c1-8ba13a990bc5))
+    (fp_line (start 2.091 -3.121) (end 2.091 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e9d39411-60d8-4c15-a840-36223c4bc2df))
+    (fp_line (start 2.091 1.04) (end 2.091 3.121)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f5c63262-3d28-4acd-ab45-482512095b51))
+    (fp_line (start 2.131 -3.11) (end 2.131 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp eeadef15-7b48-4edb-8dc8-c26e54d93e8f))
+    (fp_line (start 2.131 1.04) (end 2.131 3.11)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 496fdaa3-755a-410f-8d2e-cbf5915410f7))
+    (fp_line (start 2.171 -3.098) (end 2.171 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp be679aee-9f3d-450a-b130-01042c7d4a0d))
+    (fp_line (start 2.171 1.04) (end 2.171 3.098)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 46c52d0e-8394-481f-8d4c-5550067f5b6e))
+    (fp_line (start 2.211 -3.086) (end 2.211 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f3f284f8-35c8-4c70-8648-4e3bd14209d1))
+    (fp_line (start 2.211 1.04) (end 2.211 3.086)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3fbab10d-2e18-42c1-82c6-537b0166a3a6))
+    (fp_line (start 2.251 -3.074) (end 2.251 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c9809ba4-a1ed-4ec1-a6ed-4e55236594e8))
+    (fp_line (start 2.251 1.04) (end 2.251 3.074)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 20388a9d-db98-4332-a3e6-cbc260e10812))
+    (fp_line (start 2.291 -3.061) (end 2.291 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d208243c-0560-4ec7-854b-b9d798fb758b))
+    (fp_line (start 2.291 1.04) (end 2.291 3.061)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 44e8714d-778e-48bb-a0f5-3ef5026e5be5))
+    (fp_line (start 2.331 -3.047) (end 2.331 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 0255b392-c6c7-4b42-b020-9b1034a3149f))
+    (fp_line (start 2.331 1.04) (end 2.331 3.047)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ae1cd267-ad28-4f85-9c71-b34355a86800))
+    (fp_line (start 2.371 -3.033) (end 2.371 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp df0928f9-48a3-4ebc-922f-db5819328707))
+    (fp_line (start 2.371 1.04) (end 2.371 3.033)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1bcf0845-6045-40c2-b638-f77e2851e10a))
+    (fp_line (start 2.411 -3.018) (end 2.411 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 36d2342c-e2eb-4736-a938-852950474ee6))
+    (fp_line (start 2.411 1.04) (end 2.411 3.018)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e3783e24-1dd2-49b9-9538-4bfd3f43cce9))
+    (fp_line (start 2.451 -3.002) (end 2.451 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a31a7e9b-a511-4907-b68b-f735ea68740b))
+    (fp_line (start 2.451 1.04) (end 2.451 3.002)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d3a5ff1c-d894-4bac-8b41-a0bdc9d2cdb4))
+    (fp_line (start 2.491 -2.986) (end 2.491 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 140942c4-d580-4d74-a250-da649129bbfc))
+    (fp_line (start 2.491 1.04) (end 2.491 2.986)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp fd012b2f-3df6-4e15-b770-4d53afe85506))
+    (fp_line (start 2.531 -2.97) (end 2.531 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f45b4261-0615-4115-83fa-7674ca329c92))
+    (fp_line (start 2.531 1.04) (end 2.531 2.97)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 45911677-712a-4173-b5af-4ae7b27d72ad))
+    (fp_line (start 2.571 -2.952) (end 2.571 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ada0edef-5f03-4e8f-84c2-b68b57186847))
+    (fp_line (start 2.571 1.04) (end 2.571 2.952)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 0c479022-20c5-444a-b7cf-cbcc988fddc6))
+    (fp_line (start 2.611 -2.934) (end 2.611 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c47a296c-5cda-4986-99c4-d71a188a9956))
+    (fp_line (start 2.611 1.04) (end 2.611 2.934)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 45055d09-3bec-4303-aa9e-a14fd2f7d988))
+    (fp_line (start 2.651 -2.916) (end 2.651 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 37e52b10-d554-4ce7-a150-8ea85c181e67))
+    (fp_line (start 2.651 1.04) (end 2.651 2.916)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e3314449-4878-4fea-8fe6-b5d3393c7a34))
+    (fp_line (start 2.691 -2.896) (end 2.691 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5c12a003-956b-4a0f-aa8c-f284cd4c8e09))
+    (fp_line (start 2.691 1.04) (end 2.691 2.896)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 27e81b8c-70dd-4033-8a60-48c6cbd681da))
+    (fp_line (start 2.731 -2.876) (end 2.731 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a021d904-be3e-409a-98f6-6db53fb0b5f2))
+    (fp_line (start 2.731 1.04) (end 2.731 2.876)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp cbe68115-c663-47aa-a00e-8db34c1fa592))
+    (fp_line (start 2.771 -2.856) (end 2.771 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b92a7bab-3262-4995-a803-2c5db2e04a87))
+    (fp_line (start 2.771 1.04) (end 2.771 2.856)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d37f5cda-8d47-4d15-ba10-d7fe588a8b7f))
+    (fp_line (start 2.811 -2.834) (end 2.811 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 597285f7-1cb0-4568-9cc3-78ba95781ef7))
+    (fp_line (start 2.811 1.04) (end 2.811 2.834)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e1057908-c9ce-4d0e-ad13-09b14de86305))
+    (fp_line (start 2.851 -2.812) (end 2.851 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 139faaa3-838c-4f06-ba2e-41a610186445))
+    (fp_line (start 2.851 1.04) (end 2.851 2.812)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5a4c5e7a-934f-4cdc-ac39-3b4c21cf7392))
+    (fp_line (start 2.891 -2.79) (end 2.891 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 9cad1116-8095-453a-ab06-544e5320593a))
+    (fp_line (start 2.891 1.04) (end 2.891 2.79)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 632184e1-22f0-414b-a3ad-7be61578bd6f))
+    (fp_line (start 2.931 -2.766) (end 2.931 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 431a41ad-eecf-4a56-9658-c17d38c3d9c7))
+    (fp_line (start 2.931 1.04) (end 2.931 2.766)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 60c9268a-00a3-445a-862b-366be1a328b5))
+    (fp_line (start 2.971 -2.742) (end 2.971 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp cbc599c1-f347-4a0f-8cee-33cb92f6463a))
+    (fp_line (start 2.971 1.04) (end 2.971 2.742)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a3fe8c52-ebf9-4ab7-9429-d303758882af))
+    (fp_line (start 3.011 -2.716) (end 3.011 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 41281d66-4857-4937-9480-2abd9aa46173))
+    (fp_line (start 3.011 1.04) (end 3.011 2.716)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 83baa141-78d7-481a-a2a1-26f5098bc397))
+    (fp_line (start 3.051 -2.69) (end 3.051 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 791f076b-98b5-4b15-896b-50e9ce6c4fc9))
+    (fp_line (start 3.051 1.04) (end 3.051 2.69)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f2263fd0-a8df-4c34-9f00-59df2022b723))
+    (fp_line (start 3.091 -2.664) (end 3.091 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5ac68dc8-bfe6-4104-8a22-c1d9c1807642))
+    (fp_line (start 3.091 1.04) (end 3.091 2.664)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2f611f57-8dc2-4a35-bb52-ebe5d91b3a39))
+    (fp_line (start 3.131 -2.636) (end 3.131 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f1cfec07-370a-4ebf-9fbf-bb3e6399120d))
+    (fp_line (start 3.131 1.04) (end 3.131 2.636)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 0d08a233-d6c9-4e4a-96ad-62853f169d55))
+    (fp_line (start 3.171 -2.607) (end 3.171 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 32d182c9-503b-4166-aedf-6dd281528660))
+    (fp_line (start 3.171 1.04) (end 3.171 2.607)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ad7af697-8059-484e-bed9-a7b7acaa8b6c))
+    (fp_line (start 3.211 -2.578) (end 3.211 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1c60d821-df4a-4a0c-8d3d-760fe48f6eec))
+    (fp_line (start 3.211 1.04) (end 3.211 2.578)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4e8124ad-9055-49b2-81aa-101fc8d8e802))
+    (fp_line (start 3.251 -2.548) (end 3.251 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 174ba8e7-c621-40e6-a03d-43d19ab993e4))
+    (fp_line (start 3.251 1.04) (end 3.251 2.548)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 9e555647-42c6-4f96-bd3a-f1c37d7f3dd7))
+    (fp_line (start 3.291 -2.516) (end 3.291 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 337d1b6a-228a-45b3-9903-a8a7527ef12c))
+    (fp_line (start 3.291 1.04) (end 3.291 2.516)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp fa4807cf-9ddc-4048-95cf-555747ccff63))
+    (fp_line (start 3.331 -2.484) (end 3.331 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 64ec0311-2eee-46a6-bf8c-2e540c706d99))
+    (fp_line (start 3.331 1.04) (end 3.331 2.484)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 802d7032-d40d-45b8-94da-4a7d2433307d))
+    (fp_line (start 3.371 -2.45) (end 3.371 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8324d42c-eec4-4601-8129-5f8fa36dbc93))
+    (fp_line (start 3.371 1.04) (end 3.371 2.45)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2ff0a555-1508-4172-81a6-75a6b2953a81))
+    (fp_line (start 3.411 -2.416) (end 3.411 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp adff672d-563e-4623-b988-ea437b50fa3f))
+    (fp_line (start 3.411 1.04) (end 3.411 2.416)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 23609f63-82d4-42a8-96d6-597c84db7856))
+    (fp_line (start 3.451 -2.38) (end 3.451 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bc691480-4c95-4415-8c92-7c369ad27f65))
+    (fp_line (start 3.451 1.04) (end 3.451 2.38)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp fd06c6db-a908-4303-839c-5f758b861692))
+    (fp_line (start 3.491 -2.343) (end 3.491 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bdf4a7b7-b8e2-494f-914d-0dc0a40724e0))
+    (fp_line (start 3.491 1.04) (end 3.491 2.343)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6ae71739-fead-44c3-bb37-f80cbcb3ece1))
+    (fp_line (start 3.531 -2.305) (end 3.531 -1.04)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8ce068dc-3b21-4c0f-a3b9-08340ff603aa))
+    (fp_line (start 3.531 1.04) (end 3.531 2.305)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e298eeb8-e381-49e5-9c30-d7f6501e6a10))
+    (fp_line (start 3.571 -2.265) (end 3.571 2.265)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c67e6fb7-2bf9-4022-a8ec-33763fea1a86))
+    (fp_line (start 3.611 -2.224) (end 3.611 2.224)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 685dbf8f-00ca-4681-b06f-e525cceae60b))
+    (fp_line (start 3.651 -2.182) (end 3.651 2.182)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 94f300ae-9880-424a-b161-36c353ae166b))
+    (fp_line (start 3.691 -2.137) (end 3.691 2.137)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6d596490-e9d5-46b7-9731-8adeb503adab))
+    (fp_line (start 3.731 -2.092) (end 3.731 2.092)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d9c2da64-524a-4fa5-aee1-dee125fab0a9))
+    (fp_line (start 3.771 -2.044) (end 3.771 2.044)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3f1a9c5c-46dd-46d9-aa9a-c997dac3ffdc))
+    (fp_line (start 3.811 -1.995) (end 3.811 1.995)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 123563dc-d3dd-42f6-b5ac-b04ec7115f2d))
+    (fp_line (start 3.851 -1.944) (end 3.851 1.944)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 9a58a7a8-963a-471f-81f3-93b57406a230))
+    (fp_line (start 3.891 -1.89) (end 3.891 1.89)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4d9c7323-2c6f-4aca-aef9-3919ce40079f))
+    (fp_line (start 3.931 -1.834) (end 3.931 1.834)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3562ed11-3d65-4098-881f-413a86b0b1ee))
+    (fp_line (start 3.971 -1.776) (end 3.971 1.776)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 782c4dd3-1b2f-453a-9db9-d724e5d4dcfe))
+    (fp_line (start 4.011 -1.714) (end 4.011 1.714)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 659b5a3d-0731-4ad4-9a55-7ee7cb0b2867))
+    (fp_line (start 4.051 -1.65) (end 4.051 1.65)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8b9b5e48-4ea7-4d51-8940-bec426de798f))
+    (fp_line (start 4.091 -1.581) (end 4.091 1.581)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1be4000d-8836-4847-ab0e-d2520c67cb95))
+    (fp_line (start 4.131 -1.509) (end 4.131 1.509)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 44b39333-36e9-4b24-8914-f1c3a658ddca))
+    (fp_line (start 4.171 -1.432) (end 4.171 1.432)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp fb157f0a-f614-4cfd-b86d-cae6d0c62d57))
+    (fp_line (start 4.211 -1.35) (end 4.211 1.35)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c9e91b48-fd55-4ada-a279-34c5e0c25e7d))
+    (fp_line (start 4.251 -1.262) (end 4.251 1.262)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp befb7418-cadf-47b0-a898-bfa88107df97))
+    (fp_line (start 4.291 -1.165) (end 4.291 1.165)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4a92b3fc-0fb9-41f2-ab7d-57941116ac1e))
+    (fp_line (start 4.331 -1.059) (end 4.331 1.059)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 71f494ad-f6e6-4a1e-8c72-60023b22d005))
+    (fp_line (start 4.371 -0.94) (end 4.371 0.94)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e3a757a3-4ee1-4a21-87e1-0d68a41fcb4a))
+    (fp_line (start 4.411 -0.802) (end 4.411 0.802)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c73af000-36d0-4b5b-904e-091b1819b03f))
+    (fp_line (start 4.451 -0.633) (end 4.451 0.633)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bc8e05a1-fa3b-450a-a480-5bd32ff5756c))
+    (fp_line (start 4.491 -0.402) (end 4.491 0.402)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4af2e156-e30b-4e5a-84e4-86e083899deb))
+    (fp_circle (center 1.25 0) (end 4.52 0)
+      (stroke (width 0.12) (type solid)) (fill none) (layer "F.SilkS") (tstamp 64321b1e-b601-4ba7-9dfe-cd1df20dfc82))
+    (fp_circle (center 1.25 0) (end 4.65 0)
+      (stroke (width 0.05) (type solid)) (fill none) (layer "F.CrtYd") (tstamp 27b84e21-8497-4563-8009-dc0651f891e8))
+    (fp_line (start -1.443972 -1.3735) (end -0.813972 -1.3735)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 325c0070-3a23-48ac-aa47-f2e6ff85af18))
+    (fp_line (start -1.128972 -1.6885) (end -1.128972 -1.0585)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0cda6a36-2b63-4be7-bbb1-64b07261ac58))
+    (fp_circle (center 1.25 0) (end 4.4 0)
+      (stroke (width 0.1) (type solid)) (fill none) (layer "F.Fab") (tstamp 4af87320-23b4-443c-9056-24e47dcb0f1d))
+    (pad "1" thru_hole rect (at 0 0 90) (size 1.6 1.6) (drill 0.8) (layers "*.Cu" "*.Mask")
+      (net 26 "+5V") (pintype "passive") (tstamp aec73162-74dc-40dd-87c9-d1a4879f662f))
+    (pad "2" thru_hole circle (at 2.5 0 90) (size 1.6 1.6) (drill 0.8) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pintype "passive") (tstamp aa730ac9-3a37-44ee-87ca-8156c93b7750))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_THT.3dshapes/CP_Radial_D6.3mm_P2.50mm.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp af8b0e5c-898d-4b2b-961e-fd64cc42775d)
+    (at 50.673 85.09 90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/a19488d2-9a67-45c8-a1c1-ff7044d58be2")
+    (attr smd)
+    (fp_text reference "R62" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp acf63799-b01f-418b-ae2f-76b917bb52d7)
+    )
+    (fp_text value "47R" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp fcf347b6-8eea-4350-a061-aade2ee381bb)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp c3075c30-d02e-45e4-a53c-ca28d7f1af2e)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 9eab7b4a-4198-4fa6-842f-11447913c684))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 7b9b68f5-936d-4516-bb69-a6471304fae6))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 80b6b963-e1ff-486c-8d4b-c864892bcf83))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c8852918-1c6a-428e-92df-6f8374062487))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9c3084a3-a8fd-497a-8a55-5676e59e4a65))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7e1646c4-f4dc-47dd-9216-7980c6ced89a))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d55e2eae-c069-47c3-9eb2-250696080eb4))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c8540547-625f-498d-adc1-ce31bab70989))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4e04b69f-f768-4bff-af23-0b0f03af29b2))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1bd7c709-fbc2-439a-9692-b675336fd0eb))
+    (pad "1" smd roundrect (at -0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 72 "Net-(D18-K)") (pintype "passive") (tstamp 8e4de802-605e-44b4-ae50-25877850a16a))
+    (pad "2" smd roundrect (at 0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 23 "Net-(U3C-+)") (pintype "passive") (tstamp e03847ab-da15-4d6a-9045-61b607f15f44))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "LED_SMD:LED_0603_1608Metric" (layer "F.Cu")
+    (tstamp b09033b1-ea9f-45c5-adc3-740b0856279b)
+    (at 96.266 48.26 180)
+    (descr "LED SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator")
+    (tags "LED")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Light emitting diode")
+    (property "ki_keywords" "LED diode")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/5ca02ff9-da78-4f25-8d73-346f29564dba")
+    (attr smd)
+    (fp_text reference "D43" (at 2.667 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 37593825-5f93-4218-9bec-ef33deedf67d)
+    )
+    (fp_text value "BLUE_LED" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp a61eeb11-3756-47f7-a6b4-e0a75ba7b2a4)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp f01ac0a1-0ecd-462b-83fb-dfba71257980)
+    )
+    (fp_line (start -1.485 -0.735) (end -1.485 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1ae3edab-0b5b-4f52-9ccc-510f3cf98d40))
+    (fp_line (start -1.485 0.735) (end 0.8 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 24ec72b1-c5aa-4bf8-a8e8-24ddfa9dbd6b))
+    (fp_line (start 0.8 -0.735) (end -1.485 -0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8fc79fe8-2a7c-44bf-b002-ccb3447b98a0))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e60e4abb-a38c-4175-a3bb-af991eae4d00))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9ad7ef78-8ef4-4cd5-89a2-087b5039ecc4))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1508ec1b-449d-4b15-a207-b13797f468b1))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 448185cf-1273-4b99-8dcb-9ac251c8833c))
+    (fp_line (start -0.8 -0.1) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2137fbae-b7e0-4a27-9d55-4f6b09ed7f6c))
+    (fp_line (start -0.8 0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3903cb03-07e2-44d8-b478-f31d6acd420c))
+    (fp_line (start -0.5 -0.4) (end -0.8 -0.1)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2d1587ec-9ce7-405d-87cc-15129eaba3e2))
+    (fp_line (start 0.8 -0.4) (end -0.5 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 04b3f35d-aace-4dbb-973a-6120db676eba))
+    (fp_line (start 0.8 0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d4ef67ab-2708-47be-b104-0dd562040d1f))
+    (pad "1" smd roundrect (at -0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "K") (pintype "passive") (tstamp 936e0686-420c-4e6f-bbda-a62a0c2b41e9))
+    (pad "2" smd roundrect (at 0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 101 "Net-(D43-A)") (pinfunction "A") (pintype "passive") (tstamp 97e9d834-e802-4756-b2ee-13f0f9c6a230))
+    (model "${KICAD6_3DMODEL_DIR}/LED_SMD.3dshapes/LED_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Package_TO_SOT_SMD:SOT-23" (layer "F.Cu")
+    (tstamp b13645fc-7f6f-4207-91ab-36c59c5daa3d)
+    (at 38.989 75.311)
+    (descr "SOT, 3 Pin (https://www.jedec.org/system/files/docs/to-236h.pdf variant AB), generated with kicad-footprint-generator ipc_gullwing_generator.py")
+    (tags "SOT TO_SOT_SMD")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "schottky barrier diode")
+    (property "ki_keywords" "schottky diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/54c8c3a0-4a74-4047-8464-6cbfb0997422")
+    (attr smd)
+    (fp_text reference "D13" (at 0 -2.159) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 7f738b17-4e03-404c-beb8-5bb83de52a3f)
+    )
+    (fp_text value "BAT54S" (at 0 2.4) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 20e2a176-7ca9-489e-b608-b4d6fb11b3fc)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.32 0.32) (thickness 0.05)))
+      (tstamp f44ccf01-781d-4ed8-a2be-815b60cb5be4)
+    )
+    (fp_line (start 0 -1.56) (end -1.675 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 03136eb4-dadd-48ca-afed-e2d0d8896fd6))
+    (fp_line (start 0 -1.56) (end 0.65 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 42a25dc6-dde9-42f8-b09b-fe3b64e9a5db))
+    (fp_line (start 0 1.56) (end -0.65 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2ad19a32-a288-452e-902a-f3d2108ff26e))
+    (fp_line (start 0 1.56) (end 0.65 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 52282dba-4fe8-4d74-a87a-b6caecbb1ff1))
+    (fp_line (start -1.92 -1.7) (end -1.92 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 50185372-2cff-44a1-9049-bc05e45a0404))
+    (fp_line (start -1.92 1.7) (end 1.92 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c6347c79-d979-40bd-98e9-db34d83c6792))
+    (fp_line (start 1.92 -1.7) (end -1.92 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 45d7f993-fb78-4d61-b72e-76d61097a2d7))
+    (fp_line (start 1.92 1.7) (end 1.92 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 28d4b4aa-efaa-4446-b577-c11888fd393c))
+    (fp_line (start -0.65 -1.125) (end -0.325 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3d73500a-b217-4aef-8136-a18371d586fe))
+    (fp_line (start -0.65 1.45) (end -0.65 -1.125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cf8aed74-8ebe-4428-a756-b3fe010e1631))
+    (fp_line (start -0.325 -1.45) (end 0.65 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4980b30c-8997-45a6-a953-fd49107da6a1))
+    (fp_line (start 0.65 -1.45) (end 0.65 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8d4e3685-c119-4982-8ac5-54b6c2b715b6))
+    (fp_line (start 0.65 1.45) (end -0.65 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp dae5ead8-b738-4d1e-bb3c-69abf59a7630))
+    (pad "1" smd roundrect (at -0.9375 -0.95) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 27 "-5V") (pintype "passive") (tstamp 433c27f4-0c03-4ff8-98c6-7e6d3b825ede))
+    (pad "2" smd roundrect (at -0.9375 0.95) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pintype "passive") (tstamp bbcf4b63-20de-4af4-a9cb-7a0769c82e83))
+    (pad "3" smd roundrect (at 0.9375 0) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 15 "Net-(C9-Pad2)") (pintype "passive") (tstamp f6a969cb-ebf0-4c1a-a273-cffd7d96a468))
+    (model "${KICAD6_3DMODEL_DIR}/Package_TO_SOT_SMD.3dshapes/SOT-23.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp b3969eaf-cc5f-4873-9bb8-c3ba9cdf2fca)
+    (at 46.101 73.406)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/bb911f8d-3785-4eb1-a615-9ca4dcee938d")
+    (attr smd)
+    (fp_text reference "R53" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 0187add3-b42b-430c-923b-c7a82da00ce5)
+    )
+    (fp_text value "100K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 9982a9d1-5901-44ff-9a55-f91e65046894)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 91f515b3-1482-4f4d-b2ab-33bb48308203)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b979a5be-4180-4b9c-9dd1-1215d89851df))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6c279a5f-2e54-437a-9f86-19739f34b2d4))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5c84855d-29fc-4b25-9bf9-fdb9a4c60c43))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f90b45eb-b173-4178-a00c-56bc77623728))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp af61c3c6-8731-43e0-bdc6-f293e314d80c))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 51798608-f07e-49b5-b5dc-fae56442e95d))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 818e375f-270c-4a0d-a736-39b6081a8769))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 03d36bef-151e-403d-947f-aa72c8860339))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp dff3580c-e2e1-4f01-b2e8-dacad8b97822))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0bdd058e-6a00-480f-9728-28150dfa53c4))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 138 "Net-(R45-Pad2)") (pintype "passive") (tstamp 8a4bd3bb-0d77-47d8-a37c-393f9588993f))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 71 "Net-(D17-A)") (pintype "passive") (tstamp 9d7af8dd-a3c8-4878-9393-85d23f8de2cc))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:SOD_523_1" (layer "F.Cu")
+    (tstamp b598346d-7c39-40d1-b2aa-44b5aeb528af)
+    (at 71.374 106.934 90)
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Bidirectional transient-voltage-suppression diode")
+    (property "ki_keywords" "diode TVS thyrector")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/4dd30c02-9e97-4810-91ae-988a535fa7e3")
+    (attr smd)
+    (fp_text reference "D29" (at 2.794 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp f3688ee4-3bf2-4296-827b-003f2fbfd06c)
+    )
+    (fp_text value "D_TVS" (at 0 1.397 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp bbadf1da-7e46-41b1-93b4-5de229874d91)
+    )
+    (fp_line (start -1.397 -0.635) (end -1.397 0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 89916343-5656-4a1a-8f64-a655938c4c3d))
+    (fp_line (start -1.397 0.635) (end 1.397 0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8979f840-791d-4c5a-8fb8-94cae94f9d66))
+    (fp_line (start -0.254 -0.3175) (end -0.254 0.3175)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 7e679966-d711-4077-9758-96fcd4d20bef))
+    (fp_line (start -0.254 0.3175) (end -0.127 0.3175)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 968e9679-e9c7-4247-9ff3-db5c7c006375))
+    (fp_line (start -0.127 -0.3175) (end -0.254 -0.3175)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c13e9c55-dc0e-438f-adf5-f1b05398ed47))
+    (fp_line (start -0.127 0.3175) (end -0.127 -0.3175)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4a08eac7-948c-43c0-95d0-65ecce72b255))
+    (fp_line (start 1.397 -0.635) (end -1.397 -0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bde3636f-89a5-40c4-b138-542abe12c115))
+    (fp_line (start 1.397 0.635) (end 1.397 -0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4655e28d-274f-42b8-8d26-14f7a8709ba7))
+    (fp_line (start -1.4605 -0.7) (end 1.4605 -0.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 17a2be3d-d31a-44b9-8f7f-4f2e62be34a7))
+    (fp_line (start -1.4605 0.7) (end -1.4605 -0.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 220810c6-046b-4c24-9bbe-e51a225a2623))
+    (fp_line (start 1.4605 -0.6985) (end 1.4605 0.7015)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 012266b8-5223-45af-862e-d20d0a839c38))
+    (fp_line (start 1.4605 0.7015) (end -1.4605 0.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0c523d5d-1cda-4f88-8148-ece2e441fce6))
+    (fp_line (start -0.65 -0.45) (end 0.65 -0.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0ef007fa-3b6f-4fbe-ab74-b613ce448f52))
+    (fp_line (start -0.65 0.45) (end -0.65 -0.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a03ae1ae-d3d1-4cb3-a0c0-fe05a894cef3))
+    (fp_line (start -0.2 0) (end -0.35 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2d1315c6-f1d7-4968-ab35-e87621dee3dc))
+    (fp_line (start -0.2 0) (end 0.1 0.2)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cd5ef4b1-07fb-466d-b248-0cd180fabf91))
+    (fp_line (start -0.2 0.2) (end -0.2 -0.2)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d63cb4a3-797c-4c3a-b576-0234c5e5b96a))
+    (fp_line (start 0.1 -0.2) (end -0.2 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 536e7ff8-a567-4f15-a80f-9fbcbb2e2d5d))
+    (fp_line (start 0.1 0) (end 0.25 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 134529c0-e5ed-4d60-b957-c1a8553a5030))
+    (fp_line (start 0.1 0.2) (end 0.1 -0.2)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e7ab0db0-f8d1-4770-b7a5-3df33e161b11))
+    (fp_line (start 0.65 -0.45) (end 0.65 0.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4fc16298-5159-438a-844c-1cfdd125bf1e))
+    (fp_line (start 0.65 0.45) (end -0.65 0.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3a2a44cc-aff6-47a7-b554-434a11877e65))
+    (pad "1" smd rect (at -0.8255 0 270) (size 0.9 0.8) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 87 "/interface/USB1_DP") (pinfunction "A1") (pintype "passive") (tstamp 4be5ad94-09c4-48f0-a6a1-e668d96c4469))
+    (pad "2" smd rect (at 0.8255 0 270) (size 0.9 0.8) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 9 "GND") (pinfunction "A2") (pintype "passive") (tstamp 7643dd9c-b88f-4ae4-a58d-2de5fe45ef66))
+    (model ":KICAD7_3DMODEL_DIR:Diode_SMD.3dshapes/D_SOD-523.step"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp b59cd77d-87a1-41dd-8088-5a4a3af9e3a6)
+    (at 57.912 102.87 90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/a66e1469-5d59-4022-809d-b574975f7c34")
+    (attr smd)
+    (fp_text reference "R97" (at 0 1.524 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 147ec45e-4b0f-4fd8-8637-e0564fa8b6a4)
+    )
+    (fp_text value "1K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 7f3e2b89-4184-457e-9f61-122386e4d400)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp de1a69cf-78e2-46cd-9ccf-8735e5928beb)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a0279ee4-a49b-4ae7-a34f-6209868ec055))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f26f3824-93a1-4235-ad7f-8012e6ffbaf0))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c68a8bc1-402b-48b6-a134-98c89ab62d57))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d912a5f6-ffb3-4b0d-a44d-c53e269459b1))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 86ef876a-0c62-4e54-b94f-133ea32fcf8a))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5a0aeec8-99eb-466a-b29a-cb1f1b84dad2))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1d7b129d-43b6-42e2-9616-581506464bc2))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 63a62e7f-c13a-46d1-b135-c3ea9c51f8e7))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6d529493-d56b-40a0-8650-cf91c8160b7d))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 260dd6eb-0486-410a-9b65-442b76ea0f94))
+    (pad "1" smd roundrect (at -0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 84 "/frontend/OPA8") (pintype "passive") (tstamp 1e77caf4-8eee-434b-99e1-825cf0ef04d7))
+    (pad "2" smd roundrect (at 0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 29 "ADC8") (pintype "passive") (tstamp 3e799b56-ce29-4a26-8269-4b6a51b0fcb7))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp b72ed001-a18d-4147-ae7a-b032a4da187d)
+    (at 42.926 77.089)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/8913193b-89d5-4504-9c6c-36ff6e7faab9")
+    (attr smd)
+    (fp_text reference "R37" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 48164395-9ca1-4daa-a212-0c2df4aac8e5)
+    )
+    (fp_text value "1M" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 094a90e4-2205-46cd-9fab-5b7e85132ad7)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp df2bab6c-226c-4f2c-bd1a-91322a333ddc)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp eed1b12c-b6d2-4e7d-ab58-e7e6c4f7a24f))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d6d71784-a198-4dd4-aaee-e02d6d2f66df))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7e879c4f-9f00-44cb-b0c5-dfcf52eecc7b))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b62afd54-faf0-40ae-96a4-db9727103dea))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 83df9147-1a1f-4f93-8129-092e9c9f2279))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c101c751-b2e2-4aa9-b5eb-9a3e01c8924f))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 84fb06f5-6c89-4b17-9c29-4064e6b30527))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 68260856-7608-49a2-9454-90c91ed92cfd))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4efc87b2-a383-4adc-b773-df4e49eadc00))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d9d044ac-058b-4803-ab3b-888dd4f47d51))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 15 "Net-(C9-Pad2)") (pintype "passive") (tstamp 4e518a0c-8309-409d-b11c-a41b0246a3f9))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp c942065e-acdf-4cca-84ad-c9d6e846b19c))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Package_QFP:LQFP-48_7x7mm_P0.5mm" (layer "F.Cu")
+    (tstamp b8b0934d-068b-40a7-bc54-af3e9980ae0d)
+    (at 66.167 45.847 -90)
+    (descr "LQFP, 48 Pin (https://www.analog.com/media/en/technical-documentation/data-sheets/ltc2358-16.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py")
+    (tags "LQFP QFP")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/b1fb5ad4-bb49-4cf3-9357-d7d5e32ad266")
+    (attr smd)
+    (fp_text reference "U5" (at 6.096 0 -180) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp ab7069e3-9699-41f6-820a-f86fd1fc1021)
+    )
+    (fp_text value "STM32G030C" (at 0 5.85 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp ad46ed2d-18a5-403b-8ba6-6acb7a256972)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp d87f5c58-402b-44b9-82ba-eec5a274988e)
+    )
+    (fp_line (start -3.61 -3.61) (end -3.61 -3.16)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 05b0ecd0-d47c-49da-a6b4-8af998e7641a))
+    (fp_line (start -3.61 -3.16) (end -4.9 -3.16)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c7b7fd8d-36a9-4418-93ac-67329616259e))
+    (fp_line (start -3.61 3.61) (end -3.61 3.16)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b6be107a-6a2f-43bd-91d8-d48617425579))
+    (fp_line (start -3.16 -3.61) (end -3.61 -3.61)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 978b67f1-0040-4dc4-91f1-91fdf70eb988))
+    (fp_line (start -3.16 3.61) (end -3.61 3.61)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 41b76230-5c1d-4a41-8017-b7e56225b9c2))
+    (fp_line (start 3.16 -3.61) (end 3.61 -3.61)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 24d376f9-3aa9-4d3f-87b1-6912b37788c6))
+    (fp_line (start 3.16 3.61) (end 3.61 3.61)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c20e02fa-ef3e-477a-8f50-bfb3eebcc8f8))
+    (fp_line (start 3.61 -3.61) (end 3.61 -3.16)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6a177f46-a45d-476a-a3f3-0f17960e949b))
+    (fp_line (start 3.61 3.61) (end 3.61 3.16)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a1ad0dc0-d4a4-42db-a9a7-9ea93af6de57))
+    (fp_line (start -5.15 -3.15) (end -5.15 0)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 94301923-4cfe-4e44-b900-987fcf9ce4d2))
+    (fp_line (start -5.15 3.15) (end -5.15 0)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 02f4cbdc-55c3-4c0c-9f31-134cb287269b))
+    (fp_line (start -3.75 -3.75) (end -3.75 -3.15)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 992961c3-6a5e-4c41-b5b7-8f2c33a72def))
+    (fp_line (start -3.75 -3.15) (end -5.15 -3.15)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5f890a29-4554-437c-830a-3e26c6be61dd))
+    (fp_line (start -3.75 3.15) (end -5.15 3.15)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f0202a42-b245-4f5a-b5b5-e3eb0fecadc2))
+    (fp_line (start -3.75 3.75) (end -3.75 3.15)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 54f93e09-bdb4-42e5-b709-5a5741336c31))
+    (fp_line (start -3.15 -5.15) (end -3.15 -3.75)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 341c8659-99ef-4a4c-952d-d9aaece154be))
+    (fp_line (start -3.15 -3.75) (end -3.75 -3.75)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp bff55ed7-0fab-4e9c-8a2f-e7c2cef80d40))
+    (fp_line (start -3.15 3.75) (end -3.75 3.75)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp fca06666-774a-4b95-ab5d-8677361ef8ec))
+    (fp_line (start -3.15 5.15) (end -3.15 3.75)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b06b6afb-d15a-4cb9-befa-cfc67f840e52))
+    (fp_line (start 0 -5.15) (end -3.15 -5.15)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c2332644-097a-41ae-8820-a46910f937b9))
+    (fp_line (start 0 -5.15) (end 3.15 -5.15)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 03a9b7d6-54a7-4963-a10a-0e201475e5e7))
+    (fp_line (start 0 5.15) (end -3.15 5.15)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c1381369-f416-4dfe-a519-3d2250011e59))
+    (fp_line (start 0 5.15) (end 3.15 5.15)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 580770c2-7eab-4e72-a79b-895a7905c85d))
+    (fp_line (start 3.15 -5.15) (end 3.15 -3.75)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3cc52da1-6933-4114-aa63-ab8ce3f77d56))
+    (fp_line (start 3.15 -3.75) (end 3.75 -3.75)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 411bfa06-5aa6-4a26-ab45-e785011805cf))
+    (fp_line (start 3.15 3.75) (end 3.75 3.75)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8ce1ab77-3fa3-486e-9bfb-1bf1e7c1532c))
+    (fp_line (start 3.15 5.15) (end 3.15 3.75)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp effbc46c-125f-469f-a03f-adb84722a600))
+    (fp_line (start 3.75 -3.75) (end 3.75 -3.15)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp fc8b5cdd-9782-42ef-a2e2-ce0e944bd291))
+    (fp_line (start 3.75 -3.15) (end 5.15 -3.15)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 171104b5-3373-4609-939a-62af00ba27e1))
+    (fp_line (start 3.75 3.15) (end 5.15 3.15)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0cf83067-556a-4da1-a7a9-c1b27a09f841))
+    (fp_line (start 3.75 3.75) (end 3.75 3.15)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 016b405e-c6d2-4407-a0a6-dc23aee5110d))
+    (fp_line (start 5.15 -3.15) (end 5.15 0)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp afe7d4b1-de8d-4570-8ef2-705403309cf6))
+    (fp_line (start 5.15 3.15) (end 5.15 0)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6e59da94-3589-485f-b483-04732bd5e9e5))
+    (fp_line (start -3.5 -2.5) (end -2.5 -3.5)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp febbec80-f5db-4595-a179-a3b1f5193608))
+    (fp_line (start -3.5 3.5) (end -3.5 -2.5)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9b769d44-d3f0-4ab4-a3d2-4d0494929186))
+    (fp_line (start -2.5 -3.5) (end 3.5 -3.5)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 090db115-13b9-46a0-9d74-a706061586de))
+    (fp_line (start 3.5 -3.5) (end 3.5 3.5)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b5175454-6429-4123-ad6f-17e7d2c1348c))
+    (fp_line (start 3.5 3.5) (end -3.5 3.5)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1190be46-313e-436c-a8fb-53956a095764))
+    (pad "1" smd roundrect (at -4.1625 -2.75 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 217 "unconnected-(U5-PC13-Pad1)") (pinfunction "PC13") (pintype "passive+no_connect") (tstamp 3f05cf81-1745-49f4-a8b7-80053887c46e))
+    (pad "2" smd roundrect (at -4.1625 -2.25 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 120 "SET3") (pinfunction "PC14-32IN") (pintype "passive") (tstamp 0f02cba0-e84a-4a5b-9a1e-10b94f50c51d))
+    (pad "3" smd roundrect (at -4.1625 -1.75 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 121 "SET4") (pinfunction "PC15-32OUT") (pintype "passive") (tstamp 3d27c222-4210-4796-b553-eb6862d05826))
+    (pad "4" smd roundrect (at -4.1625 -1.25 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 37 "STM_VCC") (pinfunction "VBAT") (pintype "passive") (tstamp 6d588772-a002-4012-ba8b-2592e9824e14))
+    (pad "5" smd roundrect (at -4.1625 -0.75 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 37 "STM_VCC") (pinfunction "VREF") (pintype "passive") (tstamp 36ddd883-8b94-464f-98f1-cca27f12a010))
+    (pad "6" smd roundrect (at -4.1625 -0.25 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 37 "STM_VCC") (pinfunction "VDD") (pintype "passive") (tstamp 3684215b-b0ac-415c-979c-9bb5b4aef83c))
+    (pad "7" smd roundrect (at -4.1625 0.25 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "GND") (pintype "passive") (tstamp 5e233fc9-4a94-480b-be5f-792d32459804))
+    (pad "8" smd roundrect (at -4.1625 0.75 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 218 "unconnected-(U5-PF0-OSCIN-Pad8)") (pinfunction "PF0-OSCIN") (pintype "passive+no_connect") (tstamp c7a6c420-6b88-4e2c-85f4-bebb5678b351))
+    (pad "9" smd roundrect (at -4.1625 1.25 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 219 "unconnected-(U5-PF1-OSCOUT-Pad9)") (pinfunction "PF1-OSCOUT") (pintype "passive+no_connect") (tstamp 27beb15d-59af-4cef-b7ff-44cbfea2d475))
+    (pad "10" smd roundrect (at -4.1625 1.75 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 38 "Net-(U5-NRST)") (pinfunction "NRST") (pintype "passive") (tstamp 4d32b14a-d0e2-4c49-9d21-fe003e374c30))
+    (pad "11" smd roundrect (at -4.1625 2.25 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 34 "ADC1") (pinfunction "PA0") (pintype "passive") (tstamp 058ad25d-7b48-4842-8e7e-a5049ce7262a))
+    (pad "12" smd roundrect (at -4.1625 2.75 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 32 "ADC2") (pinfunction "PA1") (pintype "passive") (tstamp 930abab3-73c8-4ccb-a348-5a343e9e23a2))
+    (pad "13" smd roundrect (at -2.75 4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 30 "ADC3") (pinfunction "PA2") (pintype "passive") (tstamp c7a99140-45e9-48de-9ccd-65252c05a7bb))
+    (pad "14" smd roundrect (at -2.25 4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 28 "ADC4") (pinfunction "PA3") (pintype "passive") (tstamp eab390e8-227a-421b-a857-b5d77c0c7892))
+    (pad "15" smd roundrect (at -1.75 4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 35 "ADC5") (pinfunction "PA4") (pintype "passive") (tstamp 6352e30d-4bad-44fd-8db9-1c02622f4a6e))
+    (pad "16" smd roundrect (at -1.25 4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 33 "ADC6") (pinfunction "PA5") (pintype "passive") (tstamp 44704daf-060b-4f6f-a27f-7ea4fd97615f))
+    (pad "17" smd roundrect (at -0.75 4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 31 "ADC7") (pinfunction "PA6") (pintype "passive") (tstamp ec839beb-b0c2-419c-b3cd-f27e9139b0da))
+    (pad "18" smd roundrect (at -0.25 4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 29 "ADC8") (pinfunction "PA7") (pintype "passive") (tstamp aeb1a2fc-096f-4411-83dc-39b374533e44))
+    (pad "19" smd roundrect (at 0.25 4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 119 "SET2") (pinfunction "PB0") (pintype "passive") (tstamp d6c94a4f-a03f-4610-a5bd-551daa7b2f00))
+    (pad "20" smd roundrect (at 0.75 4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 118 "SET1") (pinfunction "PB1") (pintype "passive") (tstamp 18cee9f5-8a5f-44e2-a32d-6edb7e70ff3a))
+    (pad "21" smd roundrect (at 1.25 4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 149 "/interface/LED8") (pinfunction "PB2") (pintype "passive") (tstamp 03e2040c-d485-43d8-87ef-5f3418a6899b))
+    (pad "22" smd roundrect (at 1.75 4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 220 "unconnected-(U5-PB10-Pad22)") (pinfunction "PB10") (pintype "passive+no_connect") (tstamp e36ead61-6446-4c4b-bd4a-df6a54086904))
+    (pad "23" smd roundrect (at 2.25 4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 221 "unconnected-(U5-PB11-Pad23)") (pinfunction "PB11") (pintype "passive+no_connect") (tstamp e918217f-da09-40d6-accd-76af423d04b1))
+    (pad "24" smd roundrect (at 2.75 4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 222 "unconnected-(U5-PB12-Pad24)") (pinfunction "PB12") (pintype "passive+no_connect") (tstamp f42e9f6c-bc43-4dda-87b3-346b433052c9))
+    (pad "25" smd roundrect (at 4.1625 2.75 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 223 "unconnected-(U5-PB13-Pad25)") (pinfunction "PB13") (pintype "passive+no_connect") (tstamp 945c01a2-d997-4862-a7bf-eec7b7cf9373))
+    (pad "26" smd roundrect (at 4.1625 2.25 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 224 "unconnected-(U5-PB14-Pad26)") (pinfunction "PB14") (pintype "passive+no_connect") (tstamp 3fb1154b-dae4-4159-baa4-39f8e484c280))
+    (pad "27" smd roundrect (at 4.1625 1.75 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 225 "unconnected-(U5-PB15-Pad27)") (pinfunction "PB15") (pintype "passive+no_connect") (tstamp 308e2b37-4d8b-4024-ac5e-a776cd9400b2))
+    (pad "28" smd roundrect (at 4.1625 1.25 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 159 "/interface/STA1") (pinfunction "PA8") (pintype "passive") (tstamp 6e37e8c0-da39-49bb-9aa0-ca58bab36f25))
+    (pad "29" smd roundrect (at 4.1625 0.75 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 105 "/smapling/TXD") (pinfunction "PA9") (pintype "passive") (tstamp 738db767-6066-431d-ba97-6ae426a74cf9))
+    (pad "30" smd roundrect (at 4.1625 0.25 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 226 "unconnected-(U5-PC6-Pad30)") (pinfunction "PC6") (pintype "passive+no_connect") (tstamp b73d7238-6948-426b-bf37-2aca6a33e7a1))
+    (pad "31" smd roundrect (at 4.1625 -0.25 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 227 "unconnected-(U5-PC7-Pad31)") (pinfunction "PC7") (pintype "passive+no_connect") (tstamp 3bcee769-af89-448c-90b0-2adfa9bb86c4))
+    (pad "32" smd roundrect (at 4.1625 -0.75 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 106 "/smapling/RXD") (pinfunction "PA10") (pintype "passive") (tstamp 5f810bc7-211d-4d72-b12f-8482d952e751))
+    (pad "33" smd roundrect (at 4.1625 -1.25 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 228 "unconnected-(U5-PA11[PA9]-Pad33)") (pinfunction "PA11[PA9]") (pintype "passive+no_connect") (tstamp 8e02adea-a5ae-4a1b-a9ef-02fad4ca7de7))
+    (pad "34" smd roundrect (at 4.1625 -1.75 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 229 "unconnected-(U5-PA12[PA10]-Pad34)") (pinfunction "PA12[PA10]") (pintype "passive+no_connect") (tstamp 13a17a1a-adb8-4c69-b9f8-09135fccd77f))
+    (pad "35" smd roundrect (at 4.1625 -2.25 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 103 "SWDIO") (pinfunction "PA13-SWDIO") (pintype "passive") (tstamp 0a29e6f2-bc84-44c7-b618-95f1b1276c7b))
+    (pad "36" smd roundrect (at 4.1625 -2.75 270) (size 1.475 0.3) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 104 "SWCLK") (pinfunction "PA14-SWCLK-BOOT0") (pintype "passive") (tstamp 7589c1f4-a055-41b0-ae45-3c0982d687b1))
+    (pad "37" smd roundrect (at 2.75 -4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 230 "unconnected-(U5-PA15-Pad37)") (pinfunction "PA15") (pintype "passive+no_connect") (tstamp d8488345-4253-4f9d-b8ad-a09923a9ddca))
+    (pad "38" smd roundrect (at 2.25 -4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 231 "unconnected-(U5-PD0-Pad38)") (pinfunction "PD0") (pintype "passive+no_connect") (tstamp ba11634a-4108-4b07-aab4-84b3797e760a))
+    (pad "39" smd roundrect (at 1.75 -4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 232 "unconnected-(U5-PD1-Pad39)") (pinfunction "PD1") (pintype "passive+no_connect") (tstamp d6246356-0392-4966-87f0-2396ca18c595))
+    (pad "40" smd roundrect (at 1.25 -4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 233 "unconnected-(U5-PD2-Pad40)") (pinfunction "PD2") (pintype "passive+no_connect") (tstamp 82ab0316-c08f-4402-911c-28a1ad796cad))
+    (pad "41" smd roundrect (at 0.75 -4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 234 "unconnected-(U5-PD3-Pad41)") (pinfunction "PD3") (pintype "passive+no_connect") (tstamp 205dab66-8571-4736-8287-838769b95945))
+    (pad "42" smd roundrect (at 0.25 -4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 156 "/interface/LED7") (pinfunction "PB3") (pintype "passive") (tstamp 0f06ad49-f2d1-4f32-9688-ba74296e43b1))
+    (pad "43" smd roundrect (at -0.25 -4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 155 "/interface/LED6") (pinfunction "PB4") (pintype "passive") (tstamp 2b38dc27-d3ec-421e-b8df-2f65fb2ba802))
+    (pad "44" smd roundrect (at -0.75 -4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 154 "/interface/LED5") (pinfunction "PB5") (pintype "passive") (tstamp 018bc6cc-99f5-41b1-8fc0-503eb54622ab))
+    (pad "45" smd roundrect (at -1.25 -4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 153 "/interface/LED4") (pinfunction "PB6") (pintype "passive") (tstamp 8cc567a1-1cdb-45bc-ae71-d383d7c9f892))
+    (pad "46" smd roundrect (at -1.75 -4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 152 "/interface/LED3") (pinfunction "PB7") (pintype "passive") (tstamp 357e099d-b978-41c5-a595-29bfa3d15e8e))
+    (pad "47" smd roundrect (at -2.25 -4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 151 "/interface/LED2") (pinfunction "PB8") (pintype "passive") (tstamp 9e98cf96-10df-4e8f-bc15-87b5826b330e))
+    (pad "48" smd roundrect (at -2.75 -4.1625 270) (size 0.3 1.475) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 150 "/interface/LED1") (pinfunction "PB9") (pintype "passive") (tstamp f4df98ee-5e3b-4f9b-ba58-4b3d66bcd704))
+    (model "${KICAD6_3DMODEL_DIR}/Package_QFP.3dshapes/LQFP-48_7x7mm_P0.5mm.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Fuse:Fuse_0805_2012Metric" (layer "F.Cu")
+    (tstamp b8dfe2ae-a954-4df1-867c-0ec523b14dbf)
+    (at 68.326 107.696 180)
+    (descr "Fuse SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
+    (tags "fuse")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Fuse")
+    (property "ki_keywords" "fuse")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/cafba94c-9631-45ad-9cdf-dfd4adaa46e9")
+    (attr smd)
+    (fp_text reference "F1" (at -0.381 -1.651) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp a52331d5-9de6-4da8-8a25-d18ecee4387c)
+    )
+    (fp_text value "0.5A/30V" (at 0 1.65) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp c45659e6-1c5f-4d2d-83c7-ac49e5d9395e)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.5 0.5) (thickness 0.08)))
+      (tstamp c7ef30cf-fd4c-49d4-934d-f5fb814625be)
+    )
+    (fp_line (start -0.258578 -0.71) (end 0.258578 -0.71)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5beba8a3-3659-429e-88ea-a0895f835c60))
+    (fp_line (start -0.258578 0.71) (end 0.258578 0.71)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 750e7416-7a1b-4d65-8945-4433283e81b7))
+    (fp_line (start -1.68 -0.95) (end 1.68 -0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp cef26c84-61bc-4e5e-8df8-6145c8b02032))
+    (fp_line (start -1.68 0.95) (end -1.68 -0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6db73cd2-5849-4866-8e2e-9d220275592b))
+    (fp_line (start 1.68 -0.95) (end 1.68 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8df97ff9-c8d5-4b56-8ee7-6677edc0abae))
+    (fp_line (start 1.68 0.95) (end -1.68 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 60d7048e-721b-4bc7-a427-af400c22ecbb))
+    (fp_line (start -1 -0.6) (end 1 -0.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9d81bce0-c84d-4393-963b-4a0f55671a4e))
+    (fp_line (start -1 0.6) (end -1 -0.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 58ad3ca6-f432-4d05-8b16-0d187fc846af))
+    (fp_line (start 1 -0.6) (end 1 0.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1534f5dc-2fd0-42f2-adda-fb0a41df29d7))
+    (fp_line (start 1 0.6) (end -1 0.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8b5d9808-6577-4fca-b55a-dc2add8492ca))
+    (pad "1" smd roundrect (at -0.9375 0 180) (size 0.975 1.4) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 102 "Net-(F1-Pad1)") (pintype "passive") (tstamp 689637f6-ee0a-4bb4-841a-1539f311c3b2))
+    (pad "2" smd roundrect (at 0.9375 0 180) (size 0.975 1.4) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pintype "passive") (tstamp 3a70c8bc-399d-41e7-ad62-9fdf166e963d))
+    (model "${KICAD6_3DMODEL_DIR}/Fuse.3dshapes/Fuse_0805_2012Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp b92466ea-c743-4adf-87ec-15c5fe523d95)
+    (at 53.975 90.424 -90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/e75b432b-3f5c-4dde-ba23-30888d52a705")
+    (attr smd)
+    (fp_text reference "R67" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp a5d1ed3a-cbda-4dda-b2dd-a637f962b502)
+    )
+    (fp_text value "4.7K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 4a669eee-6ae0-4273-afc2-b79270d09ca8)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 87f1fd38-369f-4b1f-aca0-851584a481d1)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 24e4d298-23fd-491d-a3b8-6fd95a1a8349))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8570c7f5-e625-45a9-b8de-66b39fbb06e4))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9f500c7b-aacf-474e-9c4d-436fab3f444c))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 02da3bcd-d1d9-4950-bb45-950205cee864))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 07343dba-f12e-4bc2-9e5e-623ebf987bc3))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ddc9f738-ec68-4d79-9a1e-054ef487f103))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8977be4b-bd5f-43ff-824b-520dfbd9343c))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cf34bb02-263a-449b-9c47-c5d852f78d7f))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 242bb4c5-1fce-4dc7-a889-359c4158a69c))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 18f19290-1133-4348-b838-a98edda8b3d3))
+    (pad "1" smd roundrect (at -0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 96e10165-2188-432a-9d49-b8eb31bf55ee))
+    (pad "2" smd roundrect (at 0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 24 "Net-(U4D-+)") (pintype "passive") (tstamp 4cca2f99-bd4f-4c1b-aaea-226d5f923176))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp b944864a-239e-4b54-8703-4e32e80d5b8b)
+    (at 46.101 84.328)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/573b13aa-08f2-4e22-993b-3b84a808e056")
+    (attr smd)
+    (fp_text reference "R55" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 15c76c62-08c0-416d-9929-31f21560d341)
+    )
+    (fp_text value "100K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp b146585f-b2da-4c1d-8ec6-fb152faca459)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp ede55407-259c-4e79-8c7c-52f3e852656e)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f51f91f8-13d8-486e-9c47-a4a0337168cb))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c07af81c-4161-47de-b65f-103d44ce4e0f))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 572e81e1-f3b0-4ef3-9def-e3e4ca93d736))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 98eb4181-c62d-400b-8007-506eb1220360))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8f7124e6-7eea-4442-8cfe-00be0bec2084))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 47bb5024-98bf-4f25-abe6-41ba2ec240ac))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp bf1b83e2-a0cc-458d-8a7c-1f3f957e0d29))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 29e985e7-06d2-4d8d-adb1-f3157d78267c))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0f458f1c-e31e-44b4-b5ab-8ca9d9681c3b))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c7c9a836-b0fa-48ce-a4da-05bd7b23c0ea))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 139 "Net-(R47-Pad2)") (pintype "passive") (tstamp 03fbd703-9cb7-411f-b377-fcb1ac7f9941))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 73 "Net-(D18-A)") (pintype "passive") (tstamp a34f855a-3598-48d0-8807-1cb58b3c715a))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp b9c8b29a-9736-4176-8f75-1b2e52829b11)
+    (at 55.626 90.424 90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/92d40f42-e45e-46d1-bfc7-5081bdc226c2")
+    (attr smd)
+    (fp_text reference "R88" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp ecb36987-c6e1-4b72-ba35-b7dac86c7285)
+    )
+    (fp_text value "1K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp ccbd527a-b012-4859-bbad-95c084e99cde)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 2a930903-bfaf-4ffa-aef8-b28c06a5f239)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ee5520e4-4128-45c8-aaae-f763d03907f6))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp effbbaad-f6ac-4a96-8997-2dd496d4807b))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6b126950-127e-471d-bbd7-f6a315a0b9e0))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 022f470c-078c-4668-ad90-dbbc9d73314d))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e8459b02-f939-4fcf-ba29-c9616b70363c))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c8a8504f-24d8-4487-a81e-021fcddc1d61))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 58b54e23-2ba7-4b6b-9046-ac451f34594e))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e041d032-f305-4235-a4e6-155be122b87b))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ba0fa69c-123c-4169-aca4-817bf2ce7ab3))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 922ee8f5-3797-4311-b4f0-972f06d5100d))
+    (pad "1" smd roundrect (at -0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 82 "/frontend/OPA7") (pintype "passive") (tstamp 7cf82311-f592-4256-b843-b1491b17f38b))
+    (pad "2" smd roundrect (at 0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 4f591a04-d664-492d-a814-11d579420fea))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp ba35270b-df5c-4bdc-b4ed-ba86e56b8450)
+    (at 52.324 102.87 90)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/bd01f21c-b2e4-4785-95a7-cbc706f30d5e")
+    (attr smd)
+    (fp_text reference "C16" (at -2.667 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp d52af58f-79fb-48ae-b986-3d285f5e7eee)
+    )
+    (fp_text value "4.7uF/16V" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 2ecfef8e-55d5-4e8c-93ca-5addf87d4f2d)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp d48d2e8b-21d2-4113-a189-2270a7e8b2f4)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 53043463-7d63-465f-9755-b6e4bfc05564))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 992dd452-478e-42c0-a26e-2d9748037b14))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0ba47eb1-97de-4fe7-8d4a-6c9163d64dfc))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 436c4682-8538-4642-8f3d-01e178ebc4e2))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5127aab3-f639-4edc-b746-d81820102a94))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f124f551-b8ba-486b-8115-96eb2f212244))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp fdd7ed18-f9df-47c2-bf2f-1165860c2b0b))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp bbe21901-dcc7-4d8b-ad2d-cf527375c6f6))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 02dee3fd-019b-411b-b9db-830c38915832))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0f0a9f93-fd65-4852-be24-b69472b072a4))
+    (pad "1" smd roundrect (at -0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 34ee9271-b826-4e9c-b77f-1b10a22d15fc))
+    (pad "2" smd roundrect (at 0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 25 "Net-(U4C-+)") (pintype "passive") (tstamp 2c03ec6b-1f4d-4e9a-8c9a-e5ee31cd5417))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp bb505f80-9f28-4e7b-a3f5-231b7a268481)
+    (at 55.118 43.307)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/f7cc42a9-e23e-4f30-9414-35983dfb9950")
+    (attr smd)
+    (fp_text reference "C18" (at 2.794 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 9e350fb2-5edb-4edc-ad7c-84bac325efd8)
+    )
+    (fp_text value "100nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp f1a3ba75-895b-4b2f-a0fe-b789cd539fa6)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp ca84cb1d-cdc1-4a0b-a935-ce5bea390546)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c7cfce5b-e80d-4d78-b6b8-8b897fec3cbc))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 78c10635-471b-46e8-8fc1-17868f4d45b1))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 13779ae6-9c88-4c7d-8f66-86c92abc4e03))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 82d382b1-141b-4615-a371-5ee5b9932716))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 092c78aa-3c50-4203-aa4d-1940bd6d80e1))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c900c2cc-f30d-44e2-8d34-11941eb39444))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5c7b7ec7-fdf8-4b7f-8d5a-023fb5e30f1b))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0e76cb24-a1c4-4427-875f-a8b65a085450))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d83cb086-d0d2-4522-b53f-8fe5d6461953))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e173a016-ee52-41ae-bd2e-a490f70c257f))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 27 "-5V") (pintype "passive") (tstamp 0c626468-b907-4e6b-bf1e-9dfa7241c71b))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp da6e98c2-f8a8-404b-9a3b-e2a415ff396d))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp bc1415e8-c337-4718-ac4e-0748edc8d094)
+    (at 42.926 94.869)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/346bd0e1-8937-4dcf-9ab8-d28a1a8efc0f")
+    (attr smd)
+    (fp_text reference "R39" (at -1.905 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp a158927e-b1bf-4e79-8203-4199aeee5af3)
+    )
+    (fp_text value "1M" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 0083284a-7deb-431f-9fe4-9572d9a6d4ce)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp fc2c4be1-467a-4975-bdc0-280b8e537cec)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3ec5cd03-ce68-4335-8244-c62943d505dc))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3c4eda9a-ac3a-4852-9282-41d88419b329))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4851b9e7-7487-4e6a-8297-db753b53319c))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 44be7e9d-b9a7-42a4-b6c1-a5d6887ca38f))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4426efcd-3591-416d-8e02-e2f2839f48ad))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0e36aaf4-24b2-4ed2-a76c-90ec48d41fc7))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp bd917141-ed27-49a3-b610-4ebec5e62224))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5f457d31-306b-4fa4-a4b4-d8237a77863f))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6e8f1dbe-46dc-4026-a210-87b716c6e9b6))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 286e352c-807c-45a1-9190-ce9c76fac00b))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 19 "Net-(C11-Pad2)") (pintype "passive") (tstamp b430084b-60cd-4eb7-a463-414e165dc22c))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 3d1e2070-dcf7-4c9f-9c08-326301062963))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp bc321770-0ffe-454f-bc0c-ae323f25c00d)
+    (at 42.926 61.087)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/77b200c1-f77f-4c5d-a531-0773287425e9")
+    (attr smd)
+    (fp_text reference "C19" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 83a843de-12dc-4530-9acd-a1bb6dc741a7)
+    )
+    (fp_text value "100nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 647caadc-1ff1-4350-9adb-b6f7ae89b9f8)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 57813472-79e1-4920-b592-2af34123e30d)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a96003a1-5a83-498e-8fe1-b3993bef7bce))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp adc58b45-12ad-44e5-a4b8-a43df69faf25))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 891ee3a3-ebbc-4008-8cfc-8e78bebd16ca))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a70f61a7-5469-40db-9a92-b28f8fb70687))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b18b6ebb-18e8-4f52-a719-2654c23c31a2))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9e8cf4c3-9bb6-42f8-a07c-ec353625c821))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a4b00e3c-ecfc-4520-a82a-bf3a3c566b32))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7491f574-0c64-4170-8b9a-462f4d9b0984))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5e6eccc3-d327-4945-86c6-ed61872d417d))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f9d72cb7-611d-4a94-8d18-71343a038045))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 9dda9775-60a9-4bbb-8037-8d0f41eab189))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pintype "passive") (tstamp 6f85b31e-51f9-42e9-923e-b9988cf86352))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0402_1005Metric" (layer "F.Cu")
+    (tstamp bc5c944b-b631-4511-9d01-73819a5827c5)
+    (at 70.993 80.137 -90)
+    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/3ce21b31-90bc-44af-baff-b10fd0bd92d0")
+    (attr smd)
+    (fp_text reference "C52" (at -2.413 0 -90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 6402d279-b46a-49fa-a544-a3d9efd2dcdd)
+    )
+    (fp_text value "100nF/50V" (at 0 1.16 -90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 2335aaf2-ecb7-4ac2-bd25-a39535cef799)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 -90) (layer "F.Fab")
+        (effects (font (size 0.25 0.25) (thickness 0.04)))
+      (tstamp 371aa416-a3b2-47c5-8643-47ea1d69ca23)
+    )
+    (fp_line (start -0.107836 -0.36) (end 0.107836 -0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ce3edf86-1228-4cd9-87b8-56def964d19d))
+    (fp_line (start -0.107836 0.36) (end 0.107836 0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3b91bc79-2eb8-42da-aefb-67ed57272f00))
+    (fp_line (start -0.91 -0.46) (end 0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 67e899e4-e901-4706-a711-a7e45e869c3b))
+    (fp_line (start -0.91 0.46) (end -0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e829133d-6531-4f85-80e3-6aafbee10f98))
+    (fp_line (start 0.91 -0.46) (end 0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 610bdb10-465e-42e5-a985-09e1acfa63ba))
+    (fp_line (start 0.91 0.46) (end -0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 38502322-ad90-4cf6-ad36-566a74787ecf))
+    (fp_line (start -0.5 -0.25) (end 0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d54b3340-d755-4a5c-b310-c438d71fc6c5))
+    (fp_line (start -0.5 0.25) (end -0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 23412171-126b-4846-bdda-54d53975e2a7))
+    (fp_line (start 0.5 -0.25) (end 0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a36ba3a1-6e7c-4dd8-9b2e-977d583f2b10))
+    (fp_line (start 0.5 0.25) (end -0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6357b9d8-0b50-4552-9120-add0dd13732c))
+    (pad "1" smd roundrect (at -0.48 0 270) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp e6a6ce0a-c0b6-447e-b741-0d349aa5e617))
+    (pad "2" smd roundrect (at 0.48 0 270) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 39 "WCH_VCC") (pintype "passive") (tstamp 3cd99486-71bb-49df-897b-b23147ae5834))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp bdda1c3f-9abe-40dc-81ee-214dce9b5391)
+    (at 52.324 112.903 90)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/fd598123-cc02-4c41-b10f-da136e59450c")
+    (attr smd)
+    (fp_text reference "C58" (at 0 3.175 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 32c27046-c81e-4ae6-8a4e-10a6042e912b)
+    )
+    (fp_text value "100nF/50V" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp a58c924e-1751-4b34-b6bd-89347a00af1e)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 6b44d0a4-c23f-4988-b988-8172c2254d02)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 7c3bff9b-affc-498c-934d-6137d28b2ddd))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp eca83820-850a-4f61-82e8-63e57478909c))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 974539f4-c7be-4c7c-ac49-f280fe10c58a))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c0624ec1-6005-4d56-87fb-dc6abb9db45a))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0858f78a-1f0b-4e3e-8370-ac817bf62648))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp cfb42677-c495-4044-b8bf-87aa904f9bec))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 31ad798e-25f3-412c-97a6-acb481916360))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0ff23241-08b0-49d7-886d-a598651dd383))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8ab35818-eb65-430f-9f95-cb0779b2ecb2))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cf8923e5-5412-4c55-b8a4-7539dd991ba4))
+    (pad "1" smd roundrect (at -0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 75009042-464e-45ab-8136-70891884450b))
+    (pad "2" smd roundrect (at 0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 27 "-5V") (pintype "passive") (tstamp ea0a9e92-dbe1-431c-942c-73de4f65ad53))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp bdf319b4-5aa3-4bfb-8f3a-61c7c9772ef4)
+    (at 52.324 67.31 90)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/77684912-7f9d-4167-8f67-4a64e6b2a316")
+    (attr smd)
+    (fp_text reference "C8" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp e19577ec-9d23-4758-9f04-5772af3b7c21)
+    )
+    (fp_text value "4.7uF/16V" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 90a59dc2-8b43-47ed-909c-6e20d60f4b6d)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 02c8e641-5a0a-4ae6-a4b7-86ff711b2e08)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ab698c4c-052d-41d1-9938-600430249239))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6978220d-36f9-46c1-b514-a2009e7ec922))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f0f390b1-f2af-4116-83a8-c384b6f09ece))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f7726013-37b5-4095-81da-cb4cbfbbfea3))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b9892af1-bd2e-40c3-a4e7-76aa509cc777))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 2a698547-75c5-4409-b72a-79d52d96b41f))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 89da5fb2-3b9c-47c2-80dc-6d811e9005c7))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1a961e9b-4362-4362-af9a-bcca57a508d2))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 092f8ed3-ee71-458b-84ca-6d27a740f2cf))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp af9f8d4d-f71d-4b4b-9362-4b47f421e19a))
+    (pad "1" smd roundrect (at -0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 8a81213d-5d4e-4903-b05e-4f9cdb4c1ec6))
+    (pad "2" smd roundrect (at 0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 13 "Net-(U2C-+)") (pintype "passive") (tstamp 67d34cad-8ebb-458d-8a1b-74b523f48df5))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp bdf79e16-a0c9-4389-b4ba-506763201ea3)
+    (at 42.926 48.768)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/4d3291bf-75af-4ef5-80e7-11bc8f3b570d")
+    (attr smd)
+    (fp_text reference "R11" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 0c195ff7-914a-4f7e-a581-94393cd3b9dc)
+    )
+    (fp_text value "200K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp cc0ba72e-62b8-4000-95b4-b87f25822087)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 7d417515-0bfe-4d82-8d31-5e9dc1f06757)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2c2a145f-02d7-462e-8b76-3c142de0a524))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 944cecb4-81e7-4599-b0e2-a9780cad1019))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 00c2e047-6d9e-460c-90cc-8937158b203b))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f04c1f06-cba8-4403-ad98-a7502801960e))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 635bef82-c2b8-42c8-8d39-21a37dabeaaa))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp dc43cdc2-5094-4896-9f7f-aabb242cebf8))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 197f0de6-13d4-4e22-b6a9-f6c15790cbec))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp dc10226b-37bb-49c0-9347-b937ab1889bc))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 965b2cfe-a271-42f2-b94b-0b74f2cefa6e))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e18cce4d-28c0-47f8-a912-80e1b45e9628))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 199 "Net-(U1B--)") (pintype "passive") (tstamp 4ccd738f-0118-444c-8657-a479c029555a))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 127 "Net-(R11-Pad2)") (pintype "passive") (tstamp bca75652-871a-4ca4-89c2-820903ea75fe))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp be686b4c-eb53-4d04-8887-5314ce2a334f)
+    (at 42.926 98.425)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/366accff-925a-4979-8ccb-dea07dc865df")
+    (attr smd)
+    (fp_text reference "R40" (at -1.905 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp e1962476-e7e9-4e50-9fbe-701ce4c260b7)
+    )
+    (fp_text value "1M" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 9d8f8bfc-c503-4faa-b25e-4ed334a12f0f)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 09ccf1e1-afa9-4061-a097-0c8498b26c04)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d99feefc-7921-497c-9a09-d17341811879))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f26f29fe-e75f-46ed-87cf-c9269a2860c7))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 515c8313-2168-48db-b8e0-1f86d118c732))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 50537612-d22a-4536-a4e5-918a7b68dc67))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e2c7318a-fb0e-426d-ba75-ba93f378ecf4))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 154fb2a1-639d-468e-be86-a3b56a104521))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cb5c6139-7dbf-4f95-9cdf-bc08a3d0f818))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 41cae869-e2f5-4204-baf8-d68a65f9a7d9))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4e010e88-9d38-4d0d-933c-921cb22ca5a7))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c01a1514-4ece-4354-9b79-5643b7ea12d7))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 21 "Net-(C12-Pad2)") (pintype "passive") (tstamp ec300dfc-39e4-4388-b1c0-da9ce8fa4a5d))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp c23687f6-a6a9-42af-bb7a-4cbb5c628fbc))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp bf060983-a85e-42c6-9401-60710e8220a3)
+    (at 42.926 85.979)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/cf2f27f9-4af9-498f-b1d0-e4a19f2e235f")
+    (attr smd)
+    (fp_text reference "R48" (at 0 1.27) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp ba2f7cdd-2508-4da0-9715-76393af1addc)
+    )
+    (fp_text value "NC" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 362b148c-136a-41f5-8b62-cd3378b507fd)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp c88bdc85-d076-45e7-be5a-ff8c04a8cbb2)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1e321f6f-da59-4ef1-a278-be4afb0c1d24))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d453126d-c0f9-4e40-9d67-f6451606a697))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp be7da596-f154-4dcf-b45f-eef5ca9d2e97))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 653081a8-de11-4b12-a293-b3b9f8edb12d))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e3e83086-b7c3-43ef-9a01-527b94bf8e8f))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d1c2430e-b621-440f-906d-253fa005156d))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7fefd036-27a9-4497-baed-636b2240a70a))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp eec0dd63-8023-422c-86a3-12890e4cb1f9))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d8604c68-a772-4bd2-8e6f-4228f4b1764c))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 674b47b8-b45b-4e22-8dc2-e08ef2e051d9))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 207 "Net-(U3B--)") (pintype "passive") (tstamp 4b6f8466-420d-4ba0-b1d1-6adb859cfa95))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 139 "Net-(R47-Pad2)") (pintype "passive") (tstamp 6429a2fd-0e85-4ae6-b507-9e6c4580bd09))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Package_TO_SOT_SMD:SOT-23-6" (layer "F.Cu")
+    (tstamp bf6080fc-77ad-4a6c-8568-365d277b6d15)
+    (at 75.438 79.629 90)
+    (descr "SOT, 6 Pin (https://www.jedec.org/sites/default/files/docs/Mo-178c.PDF variant AB), generated with kicad-footprint-generator ipc_gullwing_generator.py")
+    (tags "SOT TO_SOT_SMD")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "ESD Protection Diodes with Low Clamping Voltage, SOT-23-6")
+    (property "ki_keywords" "ESD protection diodes")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/3923d277-ef77-48f0-af5a-5c023e22c6d8")
+    (attr smd)
+    (fp_text reference "U11" (at 1.905 -2.032 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 06c9d542-14d7-4146-a5bd-758fa75936d5)
+    )
+    (fp_text value "SRV05-4" (at 0 2.4 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 02412f1f-2870-4896-94d4-ca7bed328c2e)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 81d19e65-745b-4a3a-b5e5-e82456d19d3b)
+    )
+    (fp_line (start 0 -1.56) (end -1.8 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d03e7fa0-a72b-4008-932f-94c768eb11bd))
+    (fp_line (start 0 -1.56) (end 0.8 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 31654156-4268-48ad-94a4-85e59d7b090c))
+    (fp_line (start 0 1.56) (end -0.8 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 0a208b7a-ad1f-4598-a98c-6250efe6b110))
+    (fp_line (start 0 1.56) (end 0.8 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 07089506-92ed-4109-b07b-10836687b55e))
+    (fp_line (start -2.05 -1.7) (end -2.05 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp fb795f66-e966-406e-8d2a-8f041c3ce0f1))
+    (fp_line (start -2.05 1.7) (end 2.05 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c322719f-5097-4aec-a66b-8d004a7783a0))
+    (fp_line (start 2.05 -1.7) (end -2.05 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 12483a05-6aea-4a87-bd41-0ec5b40352a0))
+    (fp_line (start 2.05 1.7) (end 2.05 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ea3a7181-af71-4d68-8e0a-74319080c9f9))
+    (fp_line (start -0.8 -1.05) (end -0.4 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4f3b8cc9-7c7d-41a0-99fa-b834f67aacad))
+    (fp_line (start -0.8 1.45) (end -0.8 -1.05)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c735a53a-779b-4bd8-b16b-f9b93efc229f))
+    (fp_line (start -0.4 -1.45) (end 0.8 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5ddfc17f-f02f-4f99-b0ce-229f5c7ccd91))
+    (fp_line (start 0.8 -1.45) (end 0.8 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c1645f8d-caff-4354-b858-418bbaa57498))
+    (fp_line (start 0.8 1.45) (end -0.8 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6781ba70-d9c3-47b7-8761-bdfdfe134939))
+    (pad "1" smd roundrect (at -1.1375 -0.95 90) (size 1.325 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 43 "X3") (pinfunction "IO1") (pintype "passive") (tstamp 400b9f39-9593-4587-8260-5be501ceae9b))
+    (pad "2" smd roundrect (at -1.1375 0 90) (size 1.325 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "VN") (pintype "passive") (tstamp 0cb44885-b4bb-4b41-b84e-964992ab825f))
+    (pad "3" smd roundrect (at -1.1375 0.95 90) (size 1.325 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 42 "X2") (pinfunction "IO2") (pintype "passive") (tstamp 9235536d-ebd7-4548-94a8-e38c12930680))
+    (pad "4" smd roundrect (at 1.1375 0.95 90) (size 1.325 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 41 "X1") (pinfunction "IO3") (pintype "passive") (tstamp 9a939009-d019-4a13-a7c0-64ed441844b3))
+    (pad "5" smd roundrect (at 1.1375 0 90) (size 1.325 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 39 "WCH_VCC") (pinfunction "VP") (pintype "passive") (tstamp e0c26d61-a9c8-4940-8cef-522d7d066807))
+    (pad "6" smd roundrect (at 1.1375 -0.95 90) (size 1.325 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 44 "X4") (pinfunction "IO4") (pintype "passive") (tstamp 86a62352-3d22-4a76-aec4-1b06c7cf19d1))
+    (model "${KICAD6_3DMODEL_DIR}/Package_TO_SOT_SMD.3dshapes/SOT-23-6.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp c0cb2651-5da9-424e-bb69-e4dc435b5a72)
+    (at 57.912 75.819 -90)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/6664bc40-3280-4b81-8781-a0945896034e")
+    (attr smd)
+    (fp_text reference "C32" (at 0 -1.524 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 3c60a4ed-84cd-4a2f-a8ea-5afbc24710a4)
+    )
+    (fp_text value "10nF/50V" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp b0ad55b5-1068-4c8f-a1f8-48b7beac0be5)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp c1808bad-5d14-4a31-8176-6171a7fa8ae4)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 41e512c0-d091-458e-89a3-4d952d485c49))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 86dd9bb9-e52e-40c8-b37c-13d597d9a200))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0ff981e3-45a7-4238-9f1d-1a28ef4810eb))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 94585e2e-a295-4fc2-80da-52bdfe1ba41b))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c4804813-c5f9-47c3-952c-a5758ca63741))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0b3f4b70-c55d-4f20-a299-1418cc5ffd39))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3935927d-3399-41f7-bbe9-bf8fe20318f8))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cdc47855-8435-4e61-b06f-332ac2a92ec7))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c47d825c-2f2f-4196-87d4-fb00610f8039))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 365e2af0-d2e0-41a0-af5f-c2e407ef360a))
+    (pad "1" smd roundrect (at -0.775 0 270) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 35 "ADC5") (pintype "passive") (tstamp f4042ede-6e39-497e-98cf-cbe5f7fa2722))
+    (pad "2" smd roundrect (at 0.775 0 270) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp fd65b4b0-b6a7-4df6-b57a-a999015558ad))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:SOD_323_1" (layer "F.Cu")
+    (tstamp c1d47b95-6e80-4184-97ac-0ca4e499372f)
+    (at 54.991 93.091 180)
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "75V 0.15A Fast switching Diode, SOD-323")
+    (property "ki_keywords" "diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/1d15c1e0-e142-4d59-b605-dae0cbd8ab6e")
+    (attr smd)
+    (fp_text reference "D23" (at -1.905 2.159 270) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 25215f0c-c962-4a02-8baa-30fee5f7e342)
+    )
+    (fp_text value "1N4148WS" (at 0 1.651 180) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp c3d677ea-b012-46e5-a23a-e6a40ffa5eba)
+    )
+    (fp_line (start -1.905 -0.8255) (end -1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 127dfece-ea9c-4e78-bac7-15d61b6939d6))
+    (fp_line (start -1.905 0.8255) (end 1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp dd948b60-60fe-4336-b870-358b5451b548))
+    (fp_line (start -0.5715 -0.508) (end -0.5715 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 7ac6fa2e-f7a7-4cdd-9f89-addfe3c22ef2))
+    (fp_line (start -0.5715 0.508) (end -0.381 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1fc9efaf-25a8-4213-89c7-adeea9431b48))
+    (fp_line (start -0.381 -0.508) (end -0.5715 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 560f35cc-5509-41a0-b6e6-2a883601e4b9))
+    (fp_line (start -0.381 0.508) (end -0.381 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a0e08bac-40ff-46d5-b1ae-aff8cab97146))
+    (fp_line (start 1.905 -0.8255) (end -1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6671ae1b-6503-445c-b144-f2878f6072f8))
+    (fp_line (start 1.905 0.8255) (end 1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 0aaf8958-242a-4f92-9491-d791e8d70976))
+    (fp_line (start -2 -0.95) (end -2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 63b61925-4e3b-4cf1-9360-200b4f7992c6))
+    (fp_line (start -2 -0.95) (end 2 -0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e0195b2f-370a-456c-9126-cf5ec572b490))
+    (fp_line (start -2 0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f07a2ced-d0b6-45b0-abfc-ebf6f0e46ab4))
+    (fp_line (start 2 -0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e63478d9-5b7e-4da0-ba13-3228938116da))
+    (fp_line (start -0.9 -0.7) (end 0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 79c5d94f-2495-42d9-819b-8b7c6aa7ccae))
+    (fp_line (start -0.9 0.7) (end -0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c038289f-817a-4f54-8bc3-5a0f2c0f7a7b))
+    (fp_line (start -0.3 -0.35) (end -0.3 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6df97633-6b5e-4e6f-90eb-7dd7af9fcfc9))
+    (fp_line (start -0.3 0) (end -0.5 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e6b3e2bc-7a85-4014-8363-3b3b2fd3fc10))
+    (fp_line (start -0.3 0) (end 0.2 -0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 062eec8e-740f-4277-94b3-ba422d6dbd35))
+    (fp_line (start 0.2 -0.35) (end 0.2 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 78b4e3c7-1156-48e5-9803-fab56ff320cf))
+    (fp_line (start 0.2 0) (end 0.45 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ef8ff2bc-004b-4bbb-8e61-02f9e8cddbce))
+    (fp_line (start 0.2 0.35) (end -0.3 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f76b5719-db3c-458e-96f2-ba7f3935178e))
+    (fp_line (start 0.9 -0.7) (end 0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0cff90ec-2b23-4ce9-9855-0e28f96f0130))
+    (fp_line (start 0.9 0.7) (end -0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 29648081-5f46-4a95-b670-07bb5d0e4f6b))
+    (pad "1" smd rect (at -1.25 0 180) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 82 "/frontend/OPA7") (pinfunction "K") (pintype "passive") (tstamp 5f0cf1cc-24c0-44c4-8615-c79f4f9552d9))
+    (pad "2" smd rect (at 1.25 0 180) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 83 "Net-(D23-A)") (pinfunction "A") (pintype "passive") (tstamp e6c5210d-7877-479a-8d75-37ec17c033e5))
+    (model ":KICAD7_3DMODEL_DIR:Diode_SMD.3dshapes/D_SOD-323.step"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0402_1005Metric" (layer "F.Cu")
+    (tstamp c1fe4502-7ba6-4d28-a7a0-34bc3fb7c36b)
+    (at 72.263 92.71 90)
+    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/80410ceb-0860-4323-9faf-d707ef7db96a")
+    (attr smd)
+    (fp_text reference "C54" (at -2.159 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 4fe9e5a2-82e9-41d6-9f96-e6d3b0a9d958)
+    )
+    (fp_text value "1nF/50V" (at 0 1.16 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 22747129-732f-4302-81ee-2fc5d676c75b)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.25 0.25) (thickness 0.04)))
+      (tstamp eeedb88a-cfa6-4666-87a5-9a997a529a5e)
+    )
+    (fp_line (start -0.107836 -0.36) (end 0.107836 -0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2eb7075c-caf7-4618-a16c-3edd685d68cd))
+    (fp_line (start -0.107836 0.36) (end 0.107836 0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5a6b01b4-a4f7-44aa-ba69-d42017e25e53))
+    (fp_line (start -0.91 -0.46) (end 0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 36991e36-f032-4ffe-bf6a-cc7fcef21594))
+    (fp_line (start -0.91 0.46) (end -0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3ba62109-3592-4f4c-81cf-070c9d947d3d))
+    (fp_line (start 0.91 -0.46) (end 0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8fd472fc-7a4b-40c5-92be-d8576c6bbee5))
+    (fp_line (start 0.91 0.46) (end -0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 93d219e3-40f5-4e91-a4f0-339f5efb3231))
+    (fp_line (start -0.5 -0.25) (end 0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a3b8eb6c-80c8-402e-ab5d-7d34d0d2d0f3))
+    (fp_line (start -0.5 0.25) (end -0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 97bbdeb1-269c-4b9b-b7aa-1f82792a1935))
+    (fp_line (start 0.5 -0.25) (end 0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ea667155-6440-4074-927f-907582dae8ec))
+    (fp_line (start 0.5 0.25) (end -0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp fb0b8652-4e8c-45ed-8287-4fb1cc1e8535))
+    (pad "1" smd roundrect (at -0.48 0 90) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 41a52bd5-fe3e-4b66-9113-4b1a50f15db0))
+    (pad "2" smd roundrect (at 0.48 0 90) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 50 "SPI_CLK") (pintype "passive") (tstamp dc59cfab-ea65-4e8c-b87e-1a93c6b18ec0))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp c2f6f685-8e3e-472b-952a-6dbdc5a28599)
+    (at 42.926 84.328)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/8a2a53f7-81da-4778-97c8-1786894b8c62")
+    (attr smd)
+    (fp_text reference "R47" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp b6d88fcf-0f28-48db-bd8f-6f380b1f19ae)
+    )
+    (fp_text value "200K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 0c02eaa6-2743-4a8e-91de-e59d4efb616c)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp dce3fd02-895a-46f6-a354-cfb876f87343)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp aae8573c-3b50-44e5-a5c1-2da1fc2a24ae))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 077afbb3-653d-4000-a138-a660c5d2ab0d))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e66f024e-576a-4e0c-85ad-68f7f8ad999d))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c64b99c8-9ed5-4baf-9d05-b54f92cc884f))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 393a4e01-88bf-45c4-b6d1-473fc155ad53))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 86d964ad-0e93-4efc-b605-cffa046cfffe))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3a1fc09a-44b6-435d-8076-12f5fb8677d6))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 69f9e6a5-1841-4bd2-b4a3-64446eb047f4))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2de5e550-7779-4b83-bbc8-8228b3e53652))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c5fe7169-4321-48b5-a9da-76682c220823))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 207 "Net-(U3B--)") (pintype "passive") (tstamp aac0fdf5-a636-4a78-a0fc-61dc8de88a5f))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 139 "Net-(R47-Pad2)") (pintype "passive") (tstamp 2070db6c-3457-4fe0-9d6d-91e9e5608d70))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (layer "F.Cu")
+    (tstamp c3c815ec-6400-443d-abff-d0f4ecdf0d32)
+    (at 49.022 78.867)
+    (descr "SOIC, 14 Pin (JEDEC MS-012AB, https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/soic_narrow-r/r_14.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py")
+    (tags "SOIC SO")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Quad JFET-Input Operational Amplifiers, DIP-14/SOIC-14/SSOP-14")
+    (property "ki_keywords" "quad opamp")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/d177daaa-15af-4408-aba6-28fd29ffedfd")
+    (attr smd)
+    (fp_text reference "U3" (at 0 -5.28) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 0b391750-70b4-40f3-87ab-9ce76fad5cca)
+    )
+    (fp_text value "TL084" (at 0 5.28) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 2688bf4c-3249-4311-b852-2ac08491263b)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.98 0.98) (thickness 0.15)))
+      (tstamp 3eed2505-ab27-4bce-a894-94eaa4692746)
+    )
+    (fp_line (start 0 -4.435) (end -3.45 -4.435)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 36ede1f9-5cd5-416c-8eb2-21555e8722f4))
+    (fp_line (start 0 -4.435) (end 1.95 -4.435)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b33c1299-b1d5-4770-91da-e5640207b8aa))
+    (fp_line (start 0 4.435) (end -1.95 4.435)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 09ebb6b1-9488-4b82-9d46-e696410b6b10))
+    (fp_line (start 0 4.435) (end 1.95 4.435)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4df172a0-8cd1-4c3a-bef5-a8d683cdd52b))
+    (fp_line (start -3.7 -4.58) (end -3.7 4.58)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 630c4f2b-dd8d-4ce0-9ae1-683112296675))
+    (fp_line (start -3.7 4.58) (end 3.7 4.58)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d9fbea51-df1a-426e-8ea5-1ac9bdbd1345))
+    (fp_line (start 3.7 -4.58) (end -3.7 -4.58)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c9bdbf18-25a6-4d30-af67-5a7bdd7bef12))
+    (fp_line (start 3.7 4.58) (end 3.7 -4.58)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp eb34e1f8-b85e-42bb-a036-83660b1e743f))
+    (fp_line (start -1.95 -3.35) (end -0.975 -4.325)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1e9053c4-168d-40b8-ac7b-5c66c925624d))
+    (fp_line (start -1.95 4.325) (end -1.95 -3.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3c5f718c-304f-4bc9-8b16-ef1ef42a59dc))
+    (fp_line (start -0.975 -4.325) (end 1.95 -4.325)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 27ca02c4-e518-44b5-8bd3-68ca4cc37afc))
+    (fp_line (start 1.95 -4.325) (end 1.95 4.325)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 836bcfb5-b9aa-49c2-a84f-b4b1714615d3))
+    (fp_line (start 1.95 4.325) (end -1.95 4.325)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7fe6731c-66ee-4f8b-bf4a-772985b9e9a9))
+    (pad "1" smd roundrect (at -2.475 -3.81) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 71 "Net-(D17-A)") (pintype "output") (tstamp 8221be12-b655-4940-93b4-24f4d7e3e641))
+    (pad "2" smd roundrect (at -2.475 -2.54) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 206 "Net-(U3A--)") (pinfunction "-") (pintype "input") (tstamp d58e2614-b224-4468-9303-3000a076549d))
+    (pad "3" smd roundrect (at -2.475 -1.27) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "+") (pintype "input") (tstamp 999fb40b-4112-46d5-bf76-e334150bae0e))
+    (pad "4" smd roundrect (at -2.475 0) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pinfunction "V+") (pintype "power_in") (tstamp c7512fe5-8264-4137-b588-57ae50e056de))
+    (pad "5" smd roundrect (at -2.475 1.27) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "+") (pintype "input") (tstamp 56a4c3ac-67ac-45d7-aee1-46d71bb31b9b))
+    (pad "6" smd roundrect (at -2.475 2.54) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 207 "Net-(U3B--)") (pinfunction "-") (pintype "input") (tstamp 815bff70-f374-4601-9881-988a3309158a))
+    (pad "7" smd roundrect (at -2.475 3.81) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 73 "Net-(D18-A)") (pintype "output") (tstamp 6d5d7493-51f7-4516-8fb0-aac85e5478d9))
+    (pad "8" smd roundrect (at 2.475 3.81) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 81 "Net-(D22-A)") (pintype "output") (tstamp da462788-8bd4-4149-a737-c059f7856ed1))
+    (pad "9" smd roundrect (at 2.475 2.54) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 211 "Net-(U3C--)") (pinfunction "-") (pintype "input") (tstamp 63b232b8-ba13-4cdf-a806-65f04e89af2b))
+    (pad "10" smd roundrect (at 2.475 1.27) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 23 "Net-(U3C-+)") (pinfunction "+") (pintype "input") (tstamp 1e7a5919-3af0-4624-a56a-0b55f72fd429))
+    (pad "11" smd roundrect (at 2.475 0) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 27 "-5V") (pinfunction "V-") (pintype "power_in") (tstamp 18b54a11-0c53-4b4c-9ee6-0f9cbacc9c22))
+    (pad "12" smd roundrect (at 2.475 -1.27) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 22 "Net-(U3D-+)") (pinfunction "+") (pintype "input") (tstamp d51b4e2d-010c-48a8-baaa-29eef22c80d9))
+    (pad "13" smd roundrect (at 2.475 -2.54) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 210 "Net-(U3D--)") (pinfunction "-") (pintype "input") (tstamp 9d4a67fa-c594-4b5d-bc0d-0f4f72d96a9e))
+    (pad "14" smd roundrect (at 2.475 -3.81) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 79 "Net-(D21-A)") (pintype "output") (tstamp 3411cdf2-b35d-4f31-8812-7fe95b7676a3))
+    (model "${KICAD6_3DMODEL_DIR}/Package_SO.3dshapes/SOIC-14_3.9x8.7mm_P1.27mm.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (layer "F.Cu")
+    (tstamp c548dc1a-96ab-4807-94d5-971badef365d)
+    (at 49.022 43.307)
+    (descr "SOIC, 14 Pin (JEDEC MS-012AB, https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/soic_narrow-r/r_14.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py")
+    (tags "SOIC SO")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Quad JFET-Input Operational Amplifiers, DIP-14/SOIC-14/SSOP-14")
+    (property "ki_keywords" "quad opamp")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/113804f1-c2d1-4719-ad8b-904d72fc91c7")
+    (attr smd)
+    (fp_text reference "U1" (at 0 -5.28) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 25934156-8f6e-43ec-a93d-de93261ebc54)
+    )
+    (fp_text value "TL084" (at 0 5.28) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 5f262348-ffe7-488f-a71b-4dc40231fac9)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.98 0.98) (thickness 0.15)))
+      (tstamp ee14e207-a13d-48ba-bd80-42e9562bc12a)
+    )
+    (fp_line (start 0 -4.435) (end -3.45 -4.435)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a2bb0cfb-8612-4a98-ab1c-724ac6231d71))
+    (fp_line (start 0 -4.435) (end 1.95 -4.435)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 0fb7e6a9-8163-47c3-80a0-9d7642339a38))
+    (fp_line (start 0 4.435) (end -1.95 4.435)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8562464b-f0c1-4bb3-8dcb-c33361568cbe))
+    (fp_line (start 0 4.435) (end 1.95 4.435)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4b47668a-5d3d-4438-9eff-83029bd83e4c))
+    (fp_line (start -3.7 -4.58) (end -3.7 4.58)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c67108ad-091f-4ebd-9da1-3eea9a35eb2a))
+    (fp_line (start -3.7 4.58) (end 3.7 4.58)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c2ac5696-0e36-487e-891a-f0696c3ec502))
+    (fp_line (start 3.7 -4.58) (end -3.7 -4.58)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1619caee-98cb-4025-93b2-c9f44fc3932c))
+    (fp_line (start 3.7 4.58) (end 3.7 -4.58)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 90c7494e-43eb-41ec-a5d2-a1596151f78d))
+    (fp_line (start -1.95 -3.35) (end -0.975 -4.325)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1793e6a3-c698-4570-9eb5-64f32ebbebfb))
+    (fp_line (start -1.95 4.325) (end -1.95 -3.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 735967b0-3495-4d38-94b2-f3853a9f8d55))
+    (fp_line (start -0.975 -4.325) (end 1.95 -4.325)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c859ce37-80b2-42d1-94a9-4c3623117106))
+    (fp_line (start 1.95 -4.325) (end 1.95 4.325)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c167b566-1cb9-4532-8357-5b339490b15c))
+    (fp_line (start 1.95 4.325) (end -1.95 4.325)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 65652c96-8244-4efb-b7a8-9e48dc5fcada))
+    (pad "1" smd roundrect (at -2.475 -3.81) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 55 "Net-(D5-A)") (pintype "output") (tstamp aa535332-a858-4049-83e1-ead59284b511))
+    (pad "2" smd roundrect (at -2.475 -2.54) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 198 "Net-(U1A--)") (pinfunction "-") (pintype "input") (tstamp 2218502e-7740-49fc-bedc-41194bfb1e43))
+    (pad "3" smd roundrect (at -2.475 -1.27) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "+") (pintype "input") (tstamp 9646a787-55d0-4e6f-8ee7-d094e45f8521))
+    (pad "4" smd roundrect (at -2.475 0) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pinfunction "V+") (pintype "power_in") (tstamp 748065a2-cb9b-4178-a6ce-05aa05c557a6))
+    (pad "5" smd roundrect (at -2.475 1.27) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "+") (pintype "input") (tstamp 41fba83f-1049-42d3-b661-6d1e510dd903))
+    (pad "6" smd roundrect (at -2.475 2.54) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 199 "Net-(U1B--)") (pinfunction "-") (pintype "input") (tstamp 4ec89aa6-6a50-4a90-9625-9acbe2e737ed))
+    (pad "7" smd roundrect (at -2.475 3.81) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 57 "Net-(D6-A)") (pintype "output") (tstamp 0490366c-3e58-4716-b67c-ee5188856a57))
+    (pad "8" smd roundrect (at 2.475 3.81) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 65 "Net-(D10-A)") (pintype "output") (tstamp 827c631a-ef00-4d5b-81a3-4502a4de21a2))
+    (pad "9" smd roundrect (at 2.475 2.54) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 203 "Net-(U1C--)") (pinfunction "-") (pintype "input") (tstamp b63ecf27-5172-402c-b265-69a6afda5c66))
+    (pad "10" smd roundrect (at 2.475 1.27) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 11 "Net-(U1C-+)") (pinfunction "+") (pintype "input") (tstamp 239fc7b9-dd4d-4ab3-b5e4-7fa9bb4eb9da))
+    (pad "11" smd roundrect (at 2.475 0) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 27 "-5V") (pinfunction "V-") (pintype "power_in") (tstamp 9445a0f3-9613-4b45-a710-737d73bf2001))
+    (pad "12" smd roundrect (at 2.475 -1.27) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 10 "Net-(U1D-+)") (pinfunction "+") (pintype "input") (tstamp b0b97b8e-0929-4a63-b70c-3a0e7917b321))
+    (pad "13" smd roundrect (at 2.475 -2.54) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 202 "Net-(U1D--)") (pinfunction "-") (pintype "input") (tstamp d044b456-2fb5-43f9-93b0-739fa89f2f3c))
+    (pad "14" smd roundrect (at 2.475 -3.81) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 63 "Net-(D9-A)") (pintype "output") (tstamp c126b312-48a5-48ff-a52d-2fc1fa115fe9))
+    (model "${KICAD6_3DMODEL_DIR}/Package_SO.3dshapes/SOIC-14_3.9x8.7mm_P1.27mm.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp c7ce4cd0-86e9-41fa-b4e6-cddcd5d732fc)
+    (at 78.74 27.178 90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/adde402d-8a6a-4e3d-9ecc-e2971484e557")
+    (attr smd)
+    (fp_text reference "R80" (at 2.667 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 1cbcf5c0-a35e-466f-8d86-ce0a8c7b6290)
+    )
+    (fp_text value "5K1" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 27a636d0-be90-495c-8892-43c891948480)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 49f3ed01-9aff-4c51-82f4-5a398f16dc7e)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 88aa72c6-3a65-4bfb-9594-01d7709b16c8))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 82c5fd40-619b-4bdb-aa39-ca58ae45baf2))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 2c70a561-47f1-47d7-9269-c6cd3bf88b37))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9ea5a1ce-5bcc-4ddb-b137-a0caaebf16d4))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b17d8099-eed8-4783-a0e9-0fff6512346e))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f279001a-f5f9-47ef-8820-768fabd6a5b0))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7c653d53-843c-4df9-96c9-6844888a9a4a))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 618c5e2e-1ca9-429c-b56d-3e43c6f91a70))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8d12eb53-3e8d-42c9-9a31-e705129ee503))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c676d089-6d0d-4789-87c2-a5436567a7d0))
+    (pad "1" smd roundrect (at -0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 5f3ea956-d8eb-458b-855f-8744129e180a))
+    (pad "2" smd roundrect (at 0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 167 "Net-(J10-CC1)") (pintype "passive") (tstamp 79ade523-6710-42c0-a86d-50bd6abfa439))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp c8ee4e08-82b5-4d7c-8f24-eff5dfceaebb)
+    (at 70.358 100.711 90)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/224d059a-8ed4-4884-bb37-7fcc62427b3b")
+    (attr smd)
+    (fp_text reference "C43" (at 0 -5.08 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 7d08d05c-5e8d-4344-a67f-9bb5fccd40f7)
+    )
+    (fp_text value "22uF/6.3V" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 79f02e41-0c32-4d22-ac24-b5d166004af9)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp b610e404-31e4-450a-9265-60223a46e2a8)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c7a4bfb2-014a-445c-afd0-c2a3fec7d0c3))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c12e0fd2-6a97-49d3-a1a2-cf9a78e10aaf))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f841f5f2-13f1-40f0-bd4a-ef291e4112d3))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 90f69788-1f1e-49a5-8fe9-f42572e2f278))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a594a1bd-5fac-4fd7-9afd-03df97f8983c))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b1f5e4c7-60d8-43d0-b9ef-e16c3dde0573))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b6387393-7599-441f-b549-91012b612da3))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp da8b12d6-194c-4266-b1d0-443a4fef5df6))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c485f033-25d7-4942-ae59-40d62950aeca))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 994bb6dd-2c6b-47b5-96ed-56cd95a2bbf3))
+    (pad "1" smd roundrect (at -0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 39 "WCH_VCC") (pintype "passive") (tstamp 8a3daddc-b8a0-44db-b8cd-dc6a6ec901f7))
+    (pad "2" smd roundrect (at 0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp f04f038a-825a-4a28-9b95-be8145899a43))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (layer "F.Cu")
+    (tstamp c981251f-1530-4a13-8465-9699285ca829)
+    (at 49.022 96.647)
+    (descr "SOIC, 14 Pin (JEDEC MS-012AB, https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/soic_narrow-r/r_14.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py")
+    (tags "SOIC SO")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Quad JFET-Input Operational Amplifiers, DIP-14/SOIC-14/SSOP-14")
+    (property "ki_keywords" "quad opamp")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/d83ba1e4-afaf-4da2-bdee-71018081cdd2")
+    (attr smd)
+    (fp_text reference "U4" (at 0 -5.28) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp d68c66ae-266c-4643-b89f-cc5aeb1a6064)
+    )
+    (fp_text value "TL084" (at 0 5.28) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 2af85f44-c1da-429d-9adc-2de58c1777b3)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.98 0.98) (thickness 0.15)))
+      (tstamp a828ae8d-6602-4808-b09c-ebabe82b34f8)
+    )
+    (fp_line (start 0 -4.435) (end -3.45 -4.435)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 928e6bc5-400f-45a2-aa3a-69733abbd9f7))
+    (fp_line (start 0 -4.435) (end 1.95 -4.435)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1de58e8a-8e1c-456c-8acd-69ae66c04fa7))
+    (fp_line (start 0 4.435) (end -1.95 4.435)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 55e3a2e7-0fa4-46d8-af7d-f1456dcb67cd))
+    (fp_line (start 0 4.435) (end 1.95 4.435)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 360b5096-5e57-4e8c-adae-6cf418674494))
+    (fp_line (start -3.7 -4.58) (end -3.7 4.58)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a3f5f737-d1ff-48e0-89d9-275aa26c7b43))
+    (fp_line (start -3.7 4.58) (end 3.7 4.58)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d4034822-9be7-43e0-b7d6-ae55637dc27d))
+    (fp_line (start 3.7 -4.58) (end -3.7 -4.58)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 82c3d794-6b1e-41d6-89bf-aba14a43d090))
+    (fp_line (start 3.7 4.58) (end 3.7 -4.58)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8dbe1508-6101-4e29-82ca-0f7d36b43d76))
+    (fp_line (start -1.95 -3.35) (end -0.975 -4.325)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 397b942b-94b5-4964-99e9-bd9718006c21))
+    (fp_line (start -1.95 4.325) (end -1.95 -3.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f56f42ff-ecaf-44dd-b6e4-3dc5c9bde2f7))
+    (fp_line (start -0.975 -4.325) (end 1.95 -4.325)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ff6fc2e7-38c2-4221-9d59-861d9775b948))
+    (fp_line (start 1.95 -4.325) (end 1.95 4.325)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7d6e0523-3fe4-4c30-88dd-b828ca44c244))
+    (fp_line (start 1.95 4.325) (end -1.95 4.325)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1e8e6460-4f09-4a08-b8a8-0e8acccf64ff))
+    (pad "1" smd roundrect (at -2.475 -3.81) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 75 "Net-(D19-A)") (pintype "output") (tstamp 1a4dd15a-f8c9-4ffb-834d-c1cd6b400227))
+    (pad "2" smd roundrect (at -2.475 -2.54) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 208 "Net-(U4A--)") (pinfunction "-") (pintype "input") (tstamp 8f77f9c9-d774-490c-a976-112228a01e13))
+    (pad "3" smd roundrect (at -2.475 -1.27) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "+") (pintype "input") (tstamp 5fe494ec-dc1a-497b-b453-7f6e1b034f51))
+    (pad "4" smd roundrect (at -2.475 0) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pinfunction "V+") (pintype "power_in") (tstamp 62a30029-c22d-4e39-a35b-3eda235b502e))
+    (pad "5" smd roundrect (at -2.475 1.27) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "+") (pintype "input") (tstamp e02f18a2-43ed-45bd-89d7-49655fdf9f36))
+    (pad "6" smd roundrect (at -2.475 2.54) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 209 "Net-(U4B--)") (pinfunction "-") (pintype "input") (tstamp 81678331-3903-4095-8139-9e2facd3cf2b))
+    (pad "7" smd roundrect (at -2.475 3.81) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 77 "Net-(D20-A)") (pintype "output") (tstamp 5a8132d4-c97e-43d0-85ad-f0f45a8dc853))
+    (pad "8" smd roundrect (at 2.475 3.81) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 85 "Net-(D24-A)") (pintype "output") (tstamp 8a0b39e6-6f3a-4ee4-af4e-504e02976c21))
+    (pad "9" smd roundrect (at 2.475 2.54) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 213 "Net-(U4C--)") (pinfunction "-") (pintype "input") (tstamp 93e7139c-babe-4fa8-8a92-be3dc1d5e2e3))
+    (pad "10" smd roundrect (at 2.475 1.27) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 25 "Net-(U4C-+)") (pinfunction "+") (pintype "input") (tstamp 90d78b0b-7490-4457-8240-8b7355e23557))
+    (pad "11" smd roundrect (at 2.475 0) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 27 "-5V") (pinfunction "V-") (pintype "power_in") (tstamp 5a6efe5d-3c4d-400e-80e8-02a55d2b44a4))
+    (pad "12" smd roundrect (at 2.475 -1.27) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 24 "Net-(U4D-+)") (pinfunction "+") (pintype "input") (tstamp 912fa979-32aa-45d0-9089-4639f87c0a64))
+    (pad "13" smd roundrect (at 2.475 -2.54) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 212 "Net-(U4D--)") (pinfunction "-") (pintype "input") (tstamp e0fa8965-0cfe-4419-a526-7a77ef9d7caa))
+    (pad "14" smd roundrect (at 2.475 -3.81) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 83 "Net-(D23-A)") (pintype "output") (tstamp 58474817-721e-42aa-9d41-ba0d628502f7))
+    (model "${KICAD6_3DMODEL_DIR}/Package_SO.3dshapes/SOIC-14_3.9x8.7mm_P1.27mm.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp cb233baf-9bb7-44be-a6b9-cc59c55d7427)
+    (at 42.926 68.199)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/7d4aa1d4-6c9c-4b4d-81f7-16ad55c11a24")
+    (attr smd)
+    (fp_text reference "R16" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp a39855b0-2b13-4dd0-9a9e-13b7ed50e97b)
+    )
+    (fp_text value "NC" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 6d279d09-14b4-4e7d-8790-c75cd5fc779b)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 18c60020-57a7-44a5-b86f-3e8ae79104ee)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp af29a07a-ccb0-4475-8823-deaedcc81675))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp eefe535d-3bb9-44f2-89c4-af646b5b3c40))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 492fa4cb-18fe-4558-94bb-a55787733988))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7db360d4-8990-4b17-aaca-52c79ce3c848))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp acc18cdf-e51c-42f7-9c4d-4d3e8840b505))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f2b9caa2-28a5-4929-a304-b767068ec602))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 85191d4e-9c7d-4476-9470-3ae281262b62))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d2478fcc-9f38-44e0-83d7-5452353ab46f))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3b531a10-0a26-4cf2-a24a-66bb05d4f595))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3256cd61-2add-4a0f-8840-de067bcccdfa))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 201 "Net-(U2B--)") (pintype "passive") (tstamp 23873d82-7dad-4490-a1f4-6670e0711869))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 129 "Net-(R15-Pad2)") (pintype "passive") (tstamp d7d252d0-22f0-459b-ae45-cdf40914fddc))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "LOGO" (layer "F.Cu")
+    (tstamp cb671cba-0951-4542-842e-989134557b29)
+    (at 76.204267 63.503039)
+    (attr board_only exclude_from_pos_files exclude_from_bom)
+    (fp_text reference "G***" (at 0 0) (layer "F.SilkS") hide
+        (effects (font (size 1.5 1.5) (thickness 0.3)))
+      (tstamp 6263f997-5de3-4753-8591-9d5cc51d73f1)
+    )
+    (fp_text value "LOGO" (at 0.75 0) (layer "F.SilkS") hide
+        (effects (font (size 1.5 1.5) (thickness 0.3)))
+      (tstamp fe2eabc1-6c78-4f3a-88d2-24a239e04667)
+    )
+    (fp_poly
+      (pts
+        (xy -0.684809 1.773222)
+        (xy -0.460612 1.825796)
+        (xy -0.410791 1.846203)
+        (xy -0.177976 1.994229)
+        (xy 0.024303 2.202203)
+        (xy 0.167292 2.433146)
+        (xy 0.222655 2.576653)
+        (xy 0.243255 2.716954)
+        (xy 0.237836 2.876515)
+        (xy 0.2161 3.03529)
+        (xy 0.181412 3.178957)
+        (xy 0.154192 3.249263)
+        (xy 0.036867 3.417732)
+        (xy -0.128886 3.584745)
+        (xy -0.313082 3.722442)
+        (xy -0.413015 3.776319)
+        (xy -0.571163 3.82694)
+        (xy -0.767767 3.861512)
+        (xy -0.971156 3.877124)
+        (xy -1.149656 3.870868)
+        (xy -1.241311 3.852424)
+        (xy -1.490072 3.734474)
+        (xy -1.707075 3.561898)
+        (xy -1.881576 3.349662)
+        (xy -2.002833 3.112732)
+        (xy -2.060105 2.866075)
+        (xy -2.058639 2.713669)
+        (xy -1.989291 2.451096)
+        (xy -1.849869 2.208901)
+        (xy -1.652951 2.003737)
+        (xy -1.411116 1.852261)
+        (xy -1.406515 1.850168)
+        (xy -1.191218 1.785541)
+        (xy -0.939497 1.759848)
+      )
+
+      (stroke (width 0) (type solid)) (fill solid) (layer "F.SilkS") (tstamp 36d64d7f-0131-4ef3-a069-e10419c3088b))
+    (fp_poly
+      (pts
+        (xy -1.678469 -3.851053)
+        (xy -1.593946 -3.743783)
+        (xy -1.493477 -3.574847)
+        (xy -1.473368 -3.536971)
+        (xy -1.298792 -3.212175)
+        (xy -1.153851 -2.963134)
+        (xy -1.037742 -2.788666)
+        (xy -0.949661 -2.687595)
+        (xy -0.888804 -2.658739)
+        (xy -0.877412 -2.662876)
+        (xy -0.830497 -2.716187)
+        (xy -0.752406 -2.833123)
+        (xy -0.649288 -3.003467)
+        (xy -0.52729 -3.217004)
+        (xy -0.392561 -3.463519)
+        (xy -0.369131 -3.50741)
+        (xy -0.251716 -3.708821)
+        (xy -0.155249 -3.831711)
+        (xy -0.078629 -3.877305)
+        (xy -0.043975 -3.869527)
+        (xy -0.005143 -3.810304)
+        (xy -0.011432 -3.704048)
+        (xy -0.064326 -3.544964)
+        (xy -0.165307 -3.327256)
+        (xy -0.20016 -3.259301)
+        (xy -0.322553 -3.030522)
+        (xy -0.449619 -2.803709)
+        (xy -0.574005 -2.590901)
+        (xy -0.688356 -2.404139)
+        (xy -0.785319 -2.255462)
+        (xy -0.857539 -2.156908)
+        (xy -0.895496 -2.120953)
+        (xy -0.948689 -2.141079)
+        (xy -1.015869 -2.210448)
+        (xy -1.023867 -2.221507)
+        (xy -1.096978 -2.334018)
+        (xy -1.198762 -2.501251)
+        (xy -1.318726 -2.705049)
+        (xy -1.44638 -2.927257)
+        (xy -1.571233 -3.149716)
+        (xy -1.682792 -3.354269)
+        (xy -1.730124 -3.443805)
+        (xy -1.809717 -3.600801)
+        (xy -1.853279 -3.702624)
+        (xy -1.865441 -3.766154)
+        (xy -1.850832 -3.808275)
+        (xy -1.835058 -3.82646)
+        (xy -1.771084 -3.876997)
+        (xy -1.740916 -3.8886)
+      )
+
+      (stroke (width 0) (type solid)) (fill solid) (layer "F.SilkS") (tstamp a6bfd798-2ccb-4f9c-a987-d754d381efad))
+    (fp_poly
+      (pts
+        (xy 0.818168 -3.175021)
+        (xy 0.981876 -3.087611)
+        (xy 1.139292 -3.00767)
+        (xy 1.362802 -2.916779)
+        (xy 1.637463 -2.820674)
+        (xy 1.853706 -2.752907)
+        (xy 2.383285 -2.578687)
+        (xy 2.837385 -2.394229)
+        (xy 3.223082 -2.194741)
+        (xy 3.547455 -1.975432)
+        (xy 3.817581 -1.731511)
+        (xy 4.040536 -1.458186)
+        (xy 4.223398 -1.150667)
+        (xy 4.224971 -1.147555)
+        (xy 4.287532 -1.009941)
+        (xy 4.328259 -0.877582)
+        (xy 4.353734 -0.721487)
+        (xy 4.370541 -0.512664)
+        (xy 4.371044 -0.504202)
+        (xy 4.377174 -0.164537)
+        (xy 4.348562 0.119826)
+        (xy 4.280932 0.370506)
+        (xy 4.170009 0.609125)
+        (xy 4.140869 0.659635)
+        (xy 3.945114 0.939854)
+        (xy 3.704372 1.19283)
+        (xy 3.411316 1.423505)
+        (xy 3.058618 1.636817)
+        (xy 2.638953 1.837707)
+        (xy 2.144994 2.031114)
+        (xy 2.064298 2.059694)
+        (xy 1.757435 2.170214)
+        (xy 1.511457 2.266934)
+        (xy 1.307545 2.358245)
+        (xy 1.12688 2.452538)
+        (xy 0.961004 2.551663)
+        (xy 0.82452 2.63471)
+        (xy 0.7387 2.676827)
+        (xy 0.686142 2.684115)
+        (xy 0.649442 2.662673)
+        (xy 0.6481 2.661346)
+        (xy 0.619315 2.578744)
+        (xy 0.660946 2.466261)
+        (xy 0.769713 2.33162)
+        (xy 0.801129 2.300921)
+        (xy 0.965709 2.109596)
+        (xy 1.079439 1.888062)
+        (xy 1.147103 1.622469)
+        (xy 1.173483 1.298965)
+        (xy 1.174224 1.220358)
+        (xy 1.171478 1.019391)
+        (xy 1.160387 0.873414)
+        (xy 1.135873 0.754749)
+        (xy 1.092856 0.635713)
+        (xy 1.048819 0.536918)
+        (xy 0.920267 0.310159)
+        (xy 0.760486 0.134363)
+        (xy 0.547543 -0.012628)
+        (xy 0.456895 -0.061117)
+        (xy 0.285874 -0.161648)
+        (xy 0.194036 -0.249449)
+        (xy 0.189375 -0.279127)
+        (xy 0.75781 -0.279127)
+        (xy 0.927977 -0.122273)
+        (xy 1.037666 0.0022)
+        (xy 1.159529 0.178395)
+        (xy 1.276046 0.380811)
+        (xy 1.283355 0.394926)
+        (xy 1.468566 0.75527)
+        (xy 1.470957 1.278818)
+        (xy 1.474217 1.4818)
+        (xy 1.481381 1.656493)
+        (xy 1.491421 1.785271)
+        (xy 1.50331 1.850512)
+        (xy 1.504425 1.852648)
+        (xy 1.547901 1.889952)
+        (xy 1.622744 1.897942)
+        (xy 1.740744 1.874722)
+        (xy 1.913694 1.818401)
+        (xy 2.060736 1.76331)
+        (xy 2.369911 1.635667)
+        (xy 2.673169 1.495458)
+        (xy 2.947942 1.353838)
+        (xy 3.171659 1.221961)
+        (xy 3.216996 1.191802)
+        (xy 3.42394 1.03131)
+        (xy 3.620569 0.845634)
+        (xy 3.788122 0.654719)
+        (xy 3.907841 0.478515)
+        (xy 3.931264 0.432294)
+        (xy 4.036048 0.117926)
+        (xy 4.083058 -0.224521)
+        (xy 4.07241 -0.571272)
+        (xy 4.00422 -0.898552)
+        (xy 3.923759 -1.100433)
+        (xy 3.76223 -1.347058)
+        (xy 3.529572 -1.590694)
+        (xy 3.23722 -1.823065)
+        (xy 2.896611 -2.035894)
+        (xy 2.519182 -2.220905)
+        (xy 2.213192 -2.338344)
+        (xy 2.098453 -2.374893)
+        (xy 1.947861 -2.419751)
+        (xy 1.782781 -2.466958)
+        (xy 1.62458 -2.510557)
+        (xy 1.494621 -2.544589)
+        (xy 1.414271 -2.563098)
+        (xy 1.401052 -2.564821)
+        (xy 1.395683 -2.529525)
+        (xy 1.412739 -2.439443)
+        (xy 1.431247 -2.37209)
+        (xy 1.479671 -2.106286)
+        (xy 1.484757 -1.798929)
+        (xy 1.449283 -1.477159)
+        (xy 1.37603 -1.168114)
+        (xy 1.283571 -0.930381)
+        (xy 1.184408 -0.761458)
+        (xy 1.054948 -0.586044)
+        (xy 0.96036 -0.48045)
+        (xy 0.75781 -0.279127)
+        (xy 0.189375 -0.279127)
+        (xy 0.182407 -0.323487)
+        (xy 0.187152 -0.332557)
+        (xy 0.240126 -0.375665)
+        (xy 0.341099 -0.431209)
+        (xy 0.396886 -0.456717)
+        (xy 0.594874 -0.575517)
+        (xy 0.78988 -0.751985)
+        (xy 0.959842 -0.963281)
+        (xy 1.066707 -1.150094)
+        (xy 1.117469 -1.270026)
+        (xy 1.149635 -1.380427)
+        (xy 1.167283 -1.506413)
+        (xy 1.174493 -1.673099)
+        (xy 1.175513 -1.820196)
+        (xy 1.172946 -2.029031)
+        (xy 1.162596 -2.180112)
+        (xy 1.140488 -2.298336)
+        (xy 1.102649 -2.408598)
+        (xy 1.069569 -2.483827)
+        (xy 0.978968 -2.642725)
+        (xy 0.857175 -2.810507)
+        (xy 0.768873 -2.910642)
+        (xy 0.648634 -3.051035)
+        (xy 0.598203 -3.151623)
+        (xy 0.61282 -3.208451)
+        (xy 0.687728 -3.217568)
+      )
+
+      (stroke (width 0) (type solid)) (fill solid) (layer "F.SilkS") (tstamp c2d26c92-d3f0-4511-9538-e21e0488431d))
+    (fp_poly
+      (pts
+        (xy 0.16368 -5.41912)
+        (xy 0.416475 -5.408249)
+        (xy 0.635915 -5.387)
+        (xy 0.846609 -5.35281)
+        (xy 1.073164 -5.303115)
+        (xy 1.130472 -5.289132)
+        (xy 1.738627 -5.097693)
+        (xy 2.318042 -4.833649)
+        (xy 2.857958 -4.502819)
+        (xy 3.347614 -4.111017)
+        (xy 3.400737 -4.061824)
+        (xy 3.848357 -3.584758)
+        (xy 4.231196 -3.057945)
+        (xy 4.546393 -2.486513)
+        (xy 4.791085 -1.875592)
+        (xy 4.951614 -1.282411)
+        (xy 4.990208 -1.034999)
+        (xy 5.015883 -0.732655)
+        (xy 5.028649 -0.398148)
+        (xy 5.028516 -0.054244)
+        (xy 5.015493 0.27629)
+        (xy 4.98959 0.570685)
+        (xy 4.950818 0.806175)
+        (xy 4.950704 0.806677)
+        (xy 4.764991 1.446742)
+        (xy 4.511475 2.046228)
+        (xy 4.194497 2.600923)
+        (xy 3.818399 3.106614)
+        (xy 3.387523 3.55909)
+        (xy 2.90621 3.954138)
+        (xy 2.378802 4.287547)
+        (xy 1.80964 4.555103)
+        (xy 1.203066 4.752596)
+        (xy 0.792224 4.841149)
+        (xy 0.254042 4.906715)
+        (xy -0.288991 4.920201)
+        (xy -0.811229 4.88185)
+        (xy -1.158307 4.822638)
+        (xy -1.803188 4.642671)
+        (xy -2.408075 4.394475)
+        (xy -2.968482 4.081505)
+        (xy -3.479924 3.707212)
+        (xy -3.937917 3.275048)
+        (xy -4.337975 2.788468)
+        (xy -4.675613 2.250921)
+        (xy -4.789969 2.027035)
+        (xy -4.925734 1.726556)
+        (xy -5.031798 1.446299)
+        (xy -5.11877 1.154061)
+        (xy -5.197256 0.81764)
+        (xy -5.212388 0.744577)
+        (xy -5.283074 0.344899)
+        (xy -5.319758 -0.008869)
+        (xy -5.321333 -0.144789)
+        (xy -5.179602 -0.144789)
+        (xy -5.146169 0.328545)
+        (xy -5.05086 0.827627)
+        (xy -4.900817 1.333632)
+        (xy -4.703178 1.827737)
+        (xy -4.465082 2.291116)
+        (xy -4.19367 2.704945)
+        (xy -4.015703 2.92399)
+        (xy -3.68701 3.278253)
+        (xy -3.381802 3.5716)
+        (xy -3.084717 3.816163)
+        (xy -2.780393 4.024075)
+        (xy -2.453468 4.207468)
+        (xy -2.287928 4.288506)
+        (xy -1.692543 4.528799)
+        (xy -1.091358 4.693734)
+        (xy -0.491572 4.782205)
+        (xy 0.099619 4.793106)
+        (xy 0.620521 4.735307)
+        (xy 0.99025 4.653398)
+        (xy 1.379706 4.537337)
+        (xy 1.768558 4.395257)
+        (xy 2.136475 4.235292)
+        (xy 2.463127 4.065575)
+        (xy 2.728181 3.894238)
+        (xy 2.73413 3.889789)
+        (xy 2.921511 3.738356)
+        (xy 3.134885 3.548609)
+        (xy 3.358957 3.335866)
+        (xy 3.578434 3.115445)
+        (xy 3.77802 2.902665)
+        (xy 3.942422 2.712842)
+        (xy 4.047856 2.574005)
+        (xy 4.171894 2.372182)
+        (xy 4.30848 2.118702)
+        (xy 4.444489 1.840561)
+        (xy 4.566797 1.564755)
+        (xy 4.662282 1.318281)
+        (xy 4.671823 1.290448)
+        (xy 4.824798 0.710719)
+        (xy 4.904921 0.106587)
+        (xy 4.911995 -0.506771)
+        (xy 4.845823 -1.114174)
+        (xy 4.710604 -1.686131)
+        (xy 4.6095 -1.970312)
+        (xy 4.474732 -2.281375)
+        (xy 4.317651 -2.597713)
+        (xy 4.149607 -2.89772)
+        (xy 3.981949 -3.159791)
+        (xy 3.836081 -3.350815)
+        (xy 3.675402 -3.528835)
+        (xy 3.485179 -3.727243)
+        (xy 3.282217 -3.929638)
+        (xy 3.083321 -4.11962)
+        (xy 2.905294 -4.280789)
+        (xy 2.764941 -4.396744)
+        (xy 2.762522 -4.398574)
+        (xy 2.523173 -4.555552)
+        (xy 2.221835 -4.716342)
+        (xy 1.878321 -4.872353)
+        (xy 1.512442 -5.014994)
+        (xy 1.144011 -5.135673)
+        (xy 0.92613 -5.194919)
+        (xy 0.383242 -5.289803)
+        (xy -0.184817 -5.314771)
+        (xy -0.760306 -5.27064)
+        (xy -1.325481 -5.15823)
+        (xy -1.592671 -5.078673)
+        (xy -1.861902 -4.981167)
+        (xy -2.144709 -4.865183)
+        (xy -2.41949 -4.74065)
+        (xy -2.664639 -4.617501)
+        (xy -2.858553 -4.505667)
+        (xy -2.902318 -4.476632)
+        (xy -3.116246 -4.31283)
+        (xy -3.352499 -4.105629)
+        (xy -3.59812 -3.868936)
+        (xy -3.840152 -3.616654)
+        (xy -4.065637 -3.36269)
+        (xy -4.26162 -3.120948)
+        (xy -4.415142 -2.905335)
+        (xy -4.496117 -2.766169)
+        (xy -4.723185 -2.285237)
+        (xy -4.898795 -1.847295)
+        (xy -5.027593 -1.434524)
+        (xy -5.114224 -1.029108)
+        (xy -5.163335 -0.613227)
+        (xy -5.17957 -0.169063)
+        (xy -5.179602 -0.144789)
+        (xy -5.321333 -0.144789)
+        (xy -5.323661 -0.345678)
+        (xy -5.296007 -0.694479)
+        (xy -5.27873 -0.827362)
+        (xy -5.148332 -1.508864)
+        (xy -4.956404 -2.136155)
+        (xy -4.701326 -2.712084)
+        (xy -4.381479 -3.239501)
+        (xy -3.995245 -3.721254)
+        (xy -3.541003 -4.160192)
+        (xy -3.254271 -4.389896)
+        (xy -2.708844 -4.752426)
+        (xy -2.143401 -5.035386)
+        (xy -1.5538 -5.240152)
+        (xy -0.935902 -5.368099)
+        (xy -0.285566 -5.420604)
+        (xy -0.147076 -5.422174)
+      )
+
+      (stroke (width 0) (type solid)) (fill solid) (layer "F.SilkS") (tstamp bfc9b725-6aec-405b-8825-641cac8001ac))
+    (fp_poly
+      (pts
+        (xy 0.640796 -7.161068)
+        (xy 1.332717 -7.048865)
+        (xy 2.020439 -6.859536)
+        (xy 2.712045 -6.591181)
+        (xy 2.916449 -6.497377)
+        (xy 3.425266 -6.231385)
+        (xy 3.887619 -5.934918)
+        (xy 4.324446 -5.59274)
+        (xy 4.756684 -5.189614)
+        (xy 4.863861 -5.08024)
+        (xy 5.354489 -4.514106)
+        (xy 5.779477 -3.903451)
+        (xy 6.135874 -3.255036)
+        (xy 6.420731 -2.57562)
+        (xy 6.631097 -1.871962)
+        (xy 6.764022 -1.15082)
+        (xy 6.81031 -0.620522)
+        (xy 6.80684 0.142573)
+        (xy 6.7253 0.886327)
+        (xy 6.566617 1.606478)
+        (xy 6.331717 2.298764)
+        (xy 6.038784 2.926797)
+        (xy 5.635242 3.604028)
+        (xy 5.182178 4.215183)
+        (xy 4.678809 4.761042)
+        (xy 4.124351 5.242384)
+        (xy 3.518021 5.659991)
+        (xy 3.014697 5.938913)
+        (xy 2.607178 6.132619)
+        (xy 2.230142 6.286612)
+        (xy 1.849763 6.413236)
+        (xy 1.432217 6.524832)
+        (xy 1.365146 6.540836)
+        (xy 1.157062 6.587519)
+        (xy 0.975163 6.6215)
+        (xy 0.797127 6.645211)
+        (xy 0.600629 6.66108)
+        (xy 0.363345 6.67154)
+        (xy 0.10342 6.678191)
+        (xy -0.149296 6.682301)
+        (xy -0.384808 6.683969)
+        (xy -0.585911 6.683238)
+        (xy -0.735401 6.68015)
+        (xy -0.806678 6.675967)
+        (xy -1.419692 6.579939)
+        (xy -2.039039 6.426176)
+        (xy -2.645664 6.221479)
+        (xy -3.220511 5.972646)
+        (xy -3.744524 5.686479)
+        (xy -3.947002 5.555334)
+        (xy -4.564027 5.086179)
+        (xy -5.119173 4.566168)
+        (xy -5.610045 3.999759)
+        (xy -6.034249 3.391414)
+        (xy -6.389393 2.745591)
+        (xy -6.673082 2.066751)
+        (xy -6.882924 1.359353)
+        (xy -7.016524 0.627857)
+        (xy -7.050604 0.162134)
+        (xy -6.675596 0.162134)
+        (xy -6.672027 0.36661)
+        (xy -6.66239 0.531654)
+        (xy -6.64437 0.67891)
+        (xy -6.615652 0.830025)
+        (xy -6.573918 1.006643)
+        (xy -6.544015 1.124693)
+        (xy -6.375031 1.710156)
+        (xy -6.178114 2.261357)
+        (xy -5.959411 2.762917)
+        (xy -5.725068 3.199456)
+        (xy -5.695783 3.247394)
+        (xy -5.536251 3.477526)
+        (xy -5.325874 3.74089)
+        (xy -5.078753 4.023)
+        (xy -4.80899 4.309366)
+        (xy -4.530689 4.585501)
+        (xy -4.257951 4.836917)
+        (xy -4.004878 5.049127)
+        (xy -3.791265 5.203976)
+        (xy -3.595953 5.320394)
+        (xy -3.345278 5.455234)
+        (xy -3.061351 5.597887)
+        (xy -2.766284 5.737742)
+        (xy -2.48219 5.864191)
+        (xy -2.231181 5.966625)
+        (xy -2.109772 6.010749)
+        (xy -1.627855 6.147643)
+        (xy -1.1082 6.247003)
+        (xy -0.785994 6.285997)
+        (xy -0.513436 6.30195)
+        (xy -0.192513 6.30589)
+        (xy 0.150061 6.298736)
+        (xy 0.487573 6.281407)
+        (xy 0.793312 6.254822)
+        (xy 1.018133 6.223934)
+        (xy 1.211238 6.183441)
+        (xy 1.445633 6.124245)
+        (xy 1.684851 6.055908)
+        (xy 1.809884 6.016364)
+        (xy 2.058504 5.926046)
+        (xy 2.339597 5.810572)
+        (xy 2.635388 5.678508)
+        (xy 2.9281 5.538423)
+        (xy 3.19996 5.39888)
+        (xy 3.433191 5.268449)
+        (xy 3.610017 5.155694)
+        (xy 3.637873 5.1354)
+        (xy 3.838545 4.975038)
+        (xy 4.06117 4.781063)
+        (xy 4.294709 4.564697)
+        (xy 4.528124 4.337164)
+        (xy 4.750377 4.109685)
+        (xy 4.950429 3.893484)
+        (xy 5.117244 3.699782)
+        (xy 5.239781 3.539803)
+        (xy 5.295048 3.450538)
+        (xy 5.344494 3.361371)
+        (xy 5.37931 3.310405)
+        (xy 5.380327 3.309446)
+        (xy 5.419926 3.253265)
+        (xy 5.486024 3.137185)
+        (xy 5.570848 2.97661)
+        (xy 5.666622 2.786944)
+        (xy 5.765572 2.58359)
+        (xy 5.859925 2.381953)
+        (xy 5.941905 2.197437)
+        (xy 5.943852 2.192888)
+        (xy 6.106252 1.780716)
+        (xy 6.230189 1.386308)
+        (xy 6.318766 0.991143)
+        (xy 6.375084 0.576697)
+        (xy 6.402244 0.124449)
+        (xy 6.403347 -0.384124)
+        (xy 6.399698 -0.529558)
+        (xy 6.380369 -0.950432)
+        (xy 6.346179 -1.318776)
+        (xy 6.292169 -1.654467)
+        (xy 6.213378 -1.97738)
+        (xy 6.104847 -2.307388)
+        (xy 5.961617 -2.664367)
+        (xy 5.778727 -3.068193)
+        (xy 5.752216 -3.124249)
+        (xy 5.508861 -3.594761)
+        (xy 5.244204 -4.018632)
+        (xy 4.944317 -4.414103)
+        (xy 4.595278 -4.799413)
+        (xy 4.18316 -5.192805)
+        (xy 4.151154 -5.221506)
+        (xy 3.897152 -5.440268)
+        (xy 3.662601 -5.621686)
+        (xy 3.423891 -5.781394)
+        (xy 3.157414 -5.935029)
+        (xy 2.839559 -6.098226)
+        (xy 2.792345 -6.121393)
+        (xy 2.296781 -6.348073)
+        (xy 1.837449 -6.522726)
+        (xy 1.391622 -6.651366)
+        (xy 0.936572 -6.740009)
+        (xy 0.449573 -6.79467)
+        (xy 0.186156 -6.811178)
+        (xy -0.523553 -6.80814)
+        (xy -1.219808 -6.730675)
+        (xy -1.893528 -6.580756)
+        (xy -2.535634 -6.360352)
+        (xy -3.081922 -6.101767)
+        (xy -3.260522 -6.005077)
+        (xy -3.456058 -5.899539)
+        (xy -3.572617 -5.836805)
+        (xy -3.806095 -5.697659)
+        (xy -4.044883 -5.526062)
+        (xy -4.301013 -5.312257)
+        (xy -4.586519 -5.046486)
+        (xy -4.765467 -4.869561)
+        (xy -5.066918 -4.556188)
+        (xy -5.31525 -4.272104)
+        (xy -5.524162 -3.997809)
+        (xy -5.707356 -3.713802)
+        (xy -5.878533 -3.400584)
+        (xy -6.050531 -3.040554)
+        (xy -6.255426 -2.557965)
+        (xy -6.413837 -2.107428)
+        (xy -6.530368 -1.667291)
+        (xy -6.609628 -1.215901)
+        (xy -6.656223 -0.731606)
+        (xy -6.674759 -0.192753)
+        (xy -6.675415 -0.103421)
+        (xy -6.675596 0.162134)
+        (xy -7.050604 0.162134)
+        (xy -7.071489 -0.123277)
+        (xy -7.072844 -0.268893)
+        (xy -7.044839 -0.843239)
+        (xy -6.965329 -1.43717)
+        (xy -6.839545 -2.024806)
+        (xy -6.672713 -2.580263)
+        (xy -6.53385 -2.937134)
+        (xy -6.191809 -3.628218)
+        (xy -5.784407 -4.2764)
+        (xy -5.317493 -4.873135)
+        (xy -4.924121 -5.289241)
+        (xy -4.365141 -5.776823)
+        (xy -3.762887 -6.194612)
+        (xy -3.120258 -6.541471)
+        (xy -2.440152 -6.81626)
+        (xy -1.725466 -7.017842)
+        (xy -0.979099 -7.14508)
+        (xy -0.203948 -7.196834)
+        (xy -0.063411 -7.198046)
+      )
+
+      (stroke (width 0) (type solid)) (fill solid) (layer "F.SilkS") (tstamp dc087afa-e7b4-4108-9678-7870412d4d67))
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp d01ad569-7473-4b09-83db-479b68413561)
+    (at 42.926 46.863)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/a20da0fd-9ab8-482b-a0ac-2a4254dd7d40")
+    (attr smd)
+    (fp_text reference "R6" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 10efee67-e5d5-4b61-b28b-b8b0ca9286d4)
+    )
+    (fp_text value "3.3K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 8000ec1b-a356-4371-8ca4-85849ec8b9ad)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 82808bc1-2685-4b9d-8021-70de3802f5e0)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp dbdae444-9300-412a-ad09-f49acbf3efdb))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 11d33146-4597-4874-9ef7-2d5772589351))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ad60c132-b42f-4a7e-b22c-9fcd30ef64e9))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e79c48af-44a8-4318-b105-5a26873ff54b))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0a157f42-7bbb-4117-a86d-0cbfb8fbb265))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 31d1c90d-2cba-4db3-9893-785299d12f7c))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 54d71927-8ea9-4702-a84c-9855aa4fa4a1))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e213b07a-e974-4150-8d31-9db60c0ece7d))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8d64f464-5797-40c2-b277-7bee9bba5d8c))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b49c486f-90e0-4aa3-b467-e3a45d1edc64))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 4 "Net-(C2-Pad2)") (pintype "passive") (tstamp 20fd7df8-0c89-4a8b-8c00-96d2e603b485))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 199 "Net-(U1B--)") (pintype "passive") (tstamp 11654f8d-ff38-4504-ac15-cafb92a938b7))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp d04a9a9d-9d7d-40a5-86cf-eb947862db11)
+    (at 57.912 90.424 -90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/0fcf158c-8ec6-4a51-8caa-a6ac2652988b")
+    (attr smd)
+    (fp_text reference "R96" (at 0 -1.524 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp ab60c9bf-85ab-49e0-937b-1844be827991)
+    )
+    (fp_text value "1K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 0435f6b1-e0d5-4203-9268-7c41f6d79138)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 1c33c467-e36a-4e2c-8de0-83a18ddaab47)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a3768b84-983d-4037-8690-6a23070a2c59))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f4f6ccb9-256e-45b6-bd77-73485f790ee8))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a7e5ad5d-baed-4316-bf7a-a3bb9d8b31bf))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e1812e70-dd5d-45b8-8f18-d91c287e3217))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9db85a85-fe58-418a-a8c9-de726395f058))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8d71f1fc-4353-4293-82d8-34485317d971))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ac427bab-a53a-4172-88f3-364c66b32063))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5e7c846e-4be7-40af-ab3d-8ddeefe4335c))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6710cdd4-3b1f-4b92-bf7f-1c38e61c2c09))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d7bc98f4-0625-4b93-801c-2f1be94a7332))
+    (pad "1" smd roundrect (at -0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 82 "/frontend/OPA7") (pintype "passive") (tstamp 37723717-7865-4dd5-98c2-0fd8f0b1d926))
+    (pad "2" smd roundrect (at 0.825 0 270) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 31 "ADC7") (pintype "passive") (tstamp 1faf380c-c107-4b93-8672-02ccfeb6fb08))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_Array_Convex_4x0603" (layer "F.Cu")
+    (tstamp d09db592-3691-4357-a984-411ccbf547f6)
+    (at 83.087 73.914 180)
+    (descr "Chip Resistor Network, ROHM MNR14 (see mnr_g.pdf)")
+    (tags "resistor array")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "4 resistor network, parallel topology")
+    (property "ki_keywords" "R network parallel topology isolated")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/b86eedf4-5da4-4763-bff8-01d111c1c8ef")
+    (attr smd)
+    (fp_text reference "RN5" (at 2.823 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp b03db30e-9134-4cd5-b4f1-b4b39c225c54)
+    )
+    (fp_text value "4.7K" (at 0 2.8) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp cddbfc0d-e3f4-4ca8-8500-662550b9d0af)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.5 0.5) (thickness 0.075)))
+      (tstamp 1384d2ba-7748-4b41-b064-5668670028a9)
+    )
+    (fp_line (start 0.5 -1.68) (end -0.5 -1.68)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3e32b79f-0d15-4dec-b549-c001a5be53bf))
+    (fp_line (start 0.5 1.68) (end -0.5 1.68)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6d99ccbf-3a43-48d7-8b71-7975b6f81454))
+    (fp_line (start -1.55 -1.85) (end -1.55 1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9e744b9b-083d-4e5c-893a-078f5e7270dd))
+    (fp_line (start -1.55 -1.85) (end 1.55 -1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4264a3a6-6d02-48ab-b88a-7a2eab5a7a90))
+    (fp_line (start 1.55 1.85) (end -1.55 1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp cb35fdf8-71c6-4022-97b6-effec15db606))
+    (fp_line (start 1.55 1.85) (end 1.55 -1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ddac21cd-a123-4396-b3d5-60f1c1bcfe8d))
+    (fp_line (start -0.8 -1.6) (end 0.8 -1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 79196701-c086-4f2a-8597-50e8321ffce1))
+    (fp_line (start -0.8 1.6) (end -0.8 -1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 75e2a77e-9b51-437a-81ba-dadbd0a0aa92))
+    (fp_line (start 0.8 -1.6) (end 0.8 1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp eddb6f1d-098d-44a1-aca8-7eec05525ec0))
+    (fp_line (start 0.8 1.6) (end -0.8 1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b067c113-adc2-4b8e-8aff-4f0a20f7acdc))
+    (pad "1" smd rect (at -0.9 -1.2 180) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 44 "X4") (pinfunction "R1.1") (pintype "passive") (tstamp f19cf2d1-b8d1-48e5-a6b2-334a621d91d5))
+    (pad "2" smd rect (at -0.9 -0.4 180) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 43 "X3") (pinfunction "R2.1") (pintype "passive") (tstamp ab4bed36-d7da-4e60-99c8-957f1917618a))
+    (pad "3" smd rect (at -0.9 0.4 180) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 42 "X2") (pinfunction "R3.1") (pintype "passive") (tstamp d746ffd3-7848-414e-b47a-524605d04e4f))
+    (pad "4" smd rect (at -0.9 1.2 180) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 41 "X1") (pinfunction "R4.1") (pintype "passive") (tstamp 2f90acde-bd91-4dd2-bb5a-2c417e89df67))
+    (pad "5" smd rect (at 0.9 1.2 180) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 39 "WCH_VCC") (pinfunction "R4.2") (pintype "passive") (tstamp 55b5bdd1-d572-4c64-8e90-b7d368dc52cb))
+    (pad "6" smd rect (at 0.9 0.4 180) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 39 "WCH_VCC") (pinfunction "R3.2") (pintype "passive") (tstamp f1fadaf0-d9d0-49cc-bdb5-32f3d4030a5c))
+    (pad "7" smd rect (at 0.9 -0.4 180) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 39 "WCH_VCC") (pinfunction "R2.2") (pintype "passive") (tstamp 4c3f6a63-339c-4617-9617-f8dfe6525110))
+    (pad "8" smd rect (at 0.9 -1.2 180) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 39 "WCH_VCC") (pinfunction "R1.2") (pintype "passive") (tstamp 297d2668-7098-447c-a4d1-01fa0f674d45))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_Array_Convex_4x0603.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp d267852c-427c-45a4-9507-285299bb9066)
+    (at 57.912 40.259 -90)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/01c63594-e5a0-4351-abc6-d06d766e04c7")
+    (attr smd)
+    (fp_text reference "C31" (at 0 -1.397 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp d7276d19-ab8f-4c06-83fc-229a500b7352)
+    )
+    (fp_text value "10nF/50V" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 17f974b5-9bcb-463b-bc05-0ca3cd74b487)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 6e9bdb4d-7b4a-4395-a90e-77d6dadc8bb8)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 91174274-def1-4073-83e9-89c54d58a18d))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp fa827284-3a03-479c-879d-037a57d9f3f4))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 981d142f-41d1-47cb-ad2e-ec8cfa1b5c4a))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ff8cc412-9f73-41ca-9337-a00f3ab5a2be))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a805fb2b-86c2-4f9d-ac66-9dc6c4e15a7e))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 393cc9ea-d63a-4da6-9974-9c6fb73b4d38))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e8b6fb21-56ad-4ca1-8e50-640cd8896d6a))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c8b86354-669d-4421-b22f-6eea2f109d87))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9cee4c36-dc7b-44d9-b102-4b64121e7255))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c5376eb5-3f0d-4a0c-a573-2263024b74d9))
+    (pad "1" smd roundrect (at -0.775 0 270) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 34 "ADC1") (pintype "passive") (tstamp 49518ccd-bfad-44f7-a886-b3bf699e4c25))
+    (pad "2" smd roundrect (at 0.775 0 270) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 168cc16d-abbd-4789-b00d-767155494e8e))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp d3e9bccc-4393-4923-ac57-7aa6e3430ef0)
+    (at 42.926 102.108)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/3a53561e-8b72-4170-990c-020340bbe175")
+    (attr smd)
+    (fp_text reference "R51" (at 0 2.921) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 1d0a55e9-35ab-4b92-ac38-e6a528d0c4ed)
+    )
+    (fp_text value "200K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp d0a0f632-a72e-4ce1-8a97-63e971a40c9f)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp f4ec755e-738b-4dcb-8234-0cd907f54df7)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 9c62c903-722e-425d-9106-d5ec3421ab83))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 90f126f2-7119-490e-a950-1264c9495ce6))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 135abdfc-ecea-41c2-92b0-deeb6ce2780c))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 26a32db6-35e8-4fdb-9fe6-94a6e4e7f81a))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c39dcb2a-87a7-453d-9abf-78b942055758))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5c1312b6-0da2-4bf6-940f-b72dbad0d085))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0ee0de8a-73a0-4208-9121-8ccd58fba408))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f705182e-1845-4d93-a833-dc5c51f01637))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 979fb28a-c6e7-449a-a65e-ea609571cabb))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5d8027d6-da21-4650-a578-94ffaf7b4eb3))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 209 "Net-(U4B--)") (pintype "passive") (tstamp 328d037e-ad0c-48c5-b7db-0fcb5c82a914))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 141 "Net-(R51-Pad2)") (pintype "passive") (tstamp 0cdadfaf-60c6-4829-98f3-efafb0e37927))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp d5c831e3-44a9-4f09-a318-8b709f61d4a5)
+    (at 57.912 49.53 90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/64bd981b-0fd9-41d9-a5fa-4e5ccb29399a")
+    (attr smd)
+    (fp_text reference "R91" (at 0 1.397 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 27f438ab-c592-45b4-9d8e-e039ea0ae692)
+    )
+    (fp_text value "1K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp eac40ce3-bfec-43f1-8a98-138dea1de659)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp a6413ca7-7a39-4198-8957-fdd1f0836918)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 74029b82-6d8e-4ffa-a79c-adfa66885719))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ba33fb13-fe43-4743-b530-7078d949cd99))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b792e163-f53a-49a0-8fd1-e2e0b3a6dd06))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 13ccf21f-af7c-4e1e-91c4-98892af3a24f))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp fd36c95a-5381-4cc6-90b2-2beb0bbb8da4))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4923c8d3-59d7-4bcd-a058-cdbab1817043))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 67b0c262-15a5-41f8-839b-4af970726304))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5b7ffdb1-027b-4ab7-b350-dda07567f8a7))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 362bb6f7-0d15-4f88-afb0-c8139755e39b))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5e24c3a7-26ec-439b-b8fa-1e0b8c20e90b))
+    (pad "1" smd roundrect (at -0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 64 "/frontend/OPA2") (pintype "passive") (tstamp 700823da-582e-4ce4-9d27-41a321081b06))
+    (pad "2" smd roundrect (at 0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 32 "ADC2") (pintype "passive") (tstamp ebba45e2-b505-4d51-aed7-f4e2eb25270b))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp d6d48932-285c-4236-a9c5-d42ca6651de4)
+    (at 57.912 58.039 -90)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/00c40ca3-69b1-425c-ac2c-9750d4928317")
+    (attr smd)
+    (fp_text reference "C27" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 6425ad45-b7ae-43da-be7f-6dfb0bcaffbd)
+    )
+    (fp_text value "10nF/50V" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 3907e2a7-91b5-4b0a-8818-3809214b9a48)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp ee6aa912-befc-4c9f-999a-2e588a1ccd82)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 848e96a6-64b4-49d7-a8d1-5b2e3f0fb938))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d79136aa-5e39-4b93-859b-43cb6cb7b57b))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp dabdea9b-78dc-43cc-a3b2-fd38944a1aa7))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp dd33aded-2d6e-47e9-9821-8b41cc096e35))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e3ddc06a-041d-424f-bafa-80e036641d6e))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a631ead3-c42f-42f6-a24b-8dfcff181224))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 52f0af11-dd95-4107-a69b-653b12e43e0a))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 732492d3-5c0a-4f4d-b53c-ee0f9ac784ff))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d7a926a8-a5cb-49ec-a0c3-ebca2df118ee))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0f085843-083f-4f0f-a7c2-5b58401ef031))
+    (pad "1" smd roundrect (at -0.775 0 270) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 30 "ADC3") (pintype "passive") (tstamp 47c98cbb-b717-419f-95cd-46e64d32ad56))
+    (pad "2" smd roundrect (at 0.775 0 270) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp f5690ea9-bf64-4772-b33c-563320f47297))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Connector_USB:USB_C_Receptacle_HRO_TYPE-C-31-M-12" (layer "F.Cu")
+    (tstamp d745e847-fca7-461a-8b69-f39bb5e07b83)
+    (at 70.993 116.586)
+    (descr "USB Type-C receptacle for USB 2.0 and PD, http://www.krhro.com/uploads/soft/180320/1-1P320120243.pdf")
+    (tags "usb usb-c 2.0 pd")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "USB 2.0-only Type-C Receptacle connector")
+    (property "ki_keywords" "usb universal serial bus type-C USB2.0")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/382f7017-ebc8-4b34-adfc-2407f1bc7286")
+    (attr smd)
+    (fp_text reference "J9" (at -6.096 1.905) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 1c769ab0-d326-4672-9b48-c35a1800072a)
+    )
+    (fp_text value "USB_C_Receptacle_USB2.0" (at 0 5.1) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 5c65e80c-5eb6-4216-a984-0afb30a246ab)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 4f40a0d3-820d-4f6b-a413-b0be2954f1d5)
+    )
+    (fp_line (start -4.7 -1.9) (end -4.7 0.1)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a03d6051-b169-4997-a4f1-8dc0c8a0a6b5))
+    (fp_line (start -4.7 2) (end -4.7 3.9)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 14692e5a-ea7c-452b-bafa-06e98d5e5a29))
+    (fp_line (start -4.7 3.9) (end 4.7 3.9)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6b0a4744-b389-48fa-a155-2edee95382ed))
+    (fp_line (start 4.7 -1.9) (end 4.7 0.1)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 974cfde8-8b30-4cf8-bfb5-25e1d74128a6))
+    (fp_line (start 4.7 2) (end 4.7 3.9)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6ebed8cd-062d-46e0-93a4-33623915adad))
+    (fp_line (start -5.32 -5.27) (end -5.32 4.15)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d60ce260-11f0-4619-a35b-646a4060d6b8))
+    (fp_line (start -5.32 -5.27) (end 5.32 -5.27)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 2a4888b8-d1a9-4d5c-b8c1-ffb65a13c8f1))
+    (fp_line (start -5.32 4.15) (end 5.32 4.15)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 90afd283-56bf-4853-977c-8215ac9dcf05))
+    (fp_line (start 5.32 -5.27) (end 5.32 4.15)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp efb12a96-1010-4907-bd98-89c2acbc9e29))
+    (fp_line (start -4.47 -3.65) (end -4.47 3.65)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 34b45903-5130-48eb-816f-0d571bc31d1d))
+    (fp_line (start -4.47 -3.65) (end 4.47 -3.65)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 717a7c2a-e82e-41b1-9790-8d4ee22978ff))
+    (fp_line (start -4.47 3.65) (end 4.47 3.65)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 99eb1349-0fce-4e18-8064-5ed5af962791))
+    (fp_line (start 4.47 -3.65) (end 4.47 3.65)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp af278ad5-7553-4553-b88b-05cdc753432c))
+    (pad "" np_thru_hole circle (at -2.89 -2.6) (size 0.65 0.65) (drill 0.65) (layers "*.Cu" "*.Mask") (tstamp fac05fbd-5d03-46bd-9aae-827617edd1a5))
+    (pad "" np_thru_hole circle (at 2.89 -2.6) (size 0.65 0.65) (drill 0.65) (layers "*.Cu" "*.Mask") (tstamp 9d786906-27ea-4dc3-9cf1-b81b6e085058))
+    (pad "A1" smd rect (at -3.25 -4.045) (size 0.6 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 9 "GND") (pinfunction "GND") (pintype "passive") (tstamp f3b936bd-5cb8-4d2b-b95a-1e2eb4bf4e48))
+    (pad "A4" smd rect (at -2.45 -4.045) (size 0.6 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 102 "Net-(F1-Pad1)") (pinfunction "VBUS") (pintype "passive") (tstamp f439258a-10af-4ac1-9c8e-ff309e6b1b52))
+    (pad "A5" smd rect (at -1.25 -4.045) (size 0.3 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 163 "Net-(J9-CC1)") (pinfunction "CC1") (pintype "bidirectional") (tstamp 394f0bd6-2f8b-4bbe-8b65-fb12619dfe2e))
+    (pad "A6" smd rect (at -0.25 -4.045) (size 0.3 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 87 "/interface/USB1_DP") (pinfunction "D+") (pintype "bidirectional") (tstamp 97568d63-e093-4823-8e8d-53ca75c53898))
+    (pad "A7" smd rect (at 0.25 -4.045) (size 0.3 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 86 "/interface/USB1_DN") (pinfunction "D-") (pintype "bidirectional") (tstamp cb5883b3-01c7-4eb1-b8fe-70d1707bdfce))
+    (pad "A8" smd rect (at 1.25 -4.045) (size 0.3 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 164 "unconnected-(J9-SBU1-PadA8)") (pinfunction "SBU1") (pintype "bidirectional+no_connect") (tstamp 8648e1b8-d57c-4097-a441-9a0d975fa95c))
+    (pad "A9" smd rect (at 2.45 -4.045) (size 0.6 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 102 "Net-(F1-Pad1)") (pinfunction "VBUS") (pintype "passive") (tstamp d567d23d-c1dc-450b-a607-d8f032b20380))
+    (pad "A12" smd rect (at 3.25 -4.045) (size 0.6 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 9 "GND") (pinfunction "GND") (pintype "passive") (tstamp d38c9e7d-29fb-42c8-b21f-7811ff2e0c2e))
+    (pad "B1" smd rect (at 3.25 -4.045) (size 0.6 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 9 "GND") (pinfunction "GND") (pintype "passive") (tstamp 086afd15-8f9c-44ff-80c8-6cc9c2833da0))
+    (pad "B4" smd rect (at 2.45 -4.045) (size 0.6 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 102 "Net-(F1-Pad1)") (pinfunction "VBUS") (pintype "passive") (tstamp 20f9f85e-870e-4334-b8d6-dbf15abf5cf1))
+    (pad "B5" smd rect (at 1.75 -4.045) (size 0.3 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 165 "Net-(J9-CC2)") (pinfunction "CC2") (pintype "bidirectional") (tstamp 8e260042-30d1-4a3d-a053-a7f6013a8fbf))
+    (pad "B6" smd rect (at 0.75 -4.045) (size 0.3 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 87 "/interface/USB1_DP") (pinfunction "D+") (pintype "bidirectional") (tstamp 5fdaf225-8a31-4cad-b83f-95dc1bb06437))
+    (pad "B7" smd rect (at -0.75 -4.045) (size 0.3 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 86 "/interface/USB1_DN") (pinfunction "D-") (pintype "bidirectional") (tstamp bb05e8e1-5adb-411f-b13e-bafd19fcd1df))
+    (pad "B8" smd rect (at -1.75 -4.045) (size 0.3 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 166 "unconnected-(J9-SBU2-PadB8)") (pinfunction "SBU2") (pintype "bidirectional+no_connect") (tstamp a8f560c6-3579-46fb-9ab3-11326ff9ee0d))
+    (pad "B9" smd rect (at -2.45 -4.045) (size 0.6 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 102 "Net-(F1-Pad1)") (pinfunction "VBUS") (pintype "passive") (tstamp 97de899f-3570-4218-872c-1d3806cb6e1f))
+    (pad "B12" smd rect (at -3.25 -4.045) (size 0.6 1.45) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 9 "GND") (pinfunction "GND") (pintype "passive") (tstamp b4d7e7b1-9947-4eec-907b-30fe0a93a3d5))
+    (pad "S1" thru_hole oval (at -4.32 -3.13) (size 1 2.1) (drill oval 0.6 1.7) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "SHIELD") (pintype "passive") (tstamp aeb0fe22-03fa-4c33-83ea-e47cb6cd9cf4))
+    (pad "S1" thru_hole oval (at -4.32 1.05) (size 1 1.6) (drill oval 0.6 1.2) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "SHIELD") (pintype "passive") (tstamp 8c38e0a1-2049-4847-890a-0872c8e815e6))
+    (pad "S1" thru_hole oval (at 4.32 -3.13) (size 1 2.1) (drill oval 0.6 1.7) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "SHIELD") (pintype "passive") (tstamp bbbc3718-215c-4a1a-b27a-929ea564835f))
+    (pad "S1" thru_hole oval (at 4.32 1.05) (size 1 1.6) (drill oval 0.6 1.2) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "SHIELD") (pintype "passive") (tstamp c4d68b75-e350-4e1f-b09f-53d0f39dae6c))
+    (model "${KICAD6_3DMODEL_DIR}/Connector_USB.3dshapes/USB_C_Receptacle_HRO_TYPE-C-31-M-12.wrl" hide
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+    (model "${KICADLIB}/3d/USB Type C Port (SMD Type).STEP"
+      (offset (xyz 0 3.556 1.5748))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 180 0 0))
+    )
+  )
+
+  (footprint "Connector_IDC:IDC-Header_2x04_P2.54mm_Vertical" (layer "F.Cu")
+    (tstamp d7b848a5-821c-49b6-9b8c-86aee70ceecf)
+    (at 32.7525 41.81 180)
+    (descr "Through hole IDC box header, 2x04, 2.54mm pitch, DIN 41651 / IEC 60603-13, double rows, https://docs.google.com/spreadsheets/d/16SsEcesNF15N3Lb4niX7dcUr-NY5_MFPQhobNuNppn4/edit#gid=0")
+    (tags "Through hole vertical IDC box header THT 2x04 2.54mm double row")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Generic connector, double row, 02x04, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/)")
+    (property "ki_keywords" "connector")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/c951bb46-aa6b-4683-8a0a-e5f019d734a4")
+    (attr through_hole)
+    (fp_text reference "J2" (at 5.3205 -6.1) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 7fec455a-386a-4162-bffd-8099801ded95)
+    )
+    (fp_text value "Conn_02x04_Odd_Even" (at 1.27 13.72) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 2f6cd31c-fd9c-4330-8b72-ad3e2db38721)
+    )
+    (fp_text user "${REFERENCE}" (at 1.27 3.81 90) (layer "F.Fab")
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 62627fcd-e264-4cde-8c1b-1cc783634abb)
+    )
+    (fp_line (start -4.68 -0.5) (end -4.68 0.5)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 098b2e97-b3cb-46a9-bbee-3afe302ff298))
+    (fp_line (start -4.68 0.5) (end -3.68 0)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 433315b3-4b7a-4cbd-8d03-3df04b26fb77))
+    (fp_line (start -3.68 0) (end -4.68 -0.5)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 77ee391d-0aa0-4833-ba06-ed09d10134b1))
+    (fp_line (start -3.29 -5.21) (end 5.83 -5.21)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 21f0931e-92f6-480a-b1d9-7b51e821bcd6))
+    (fp_line (start -3.29 1.76) (end -1.98 1.76)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp da8fe249-96b2-40bf-82c3-281ede2513e1))
+    (fp_line (start -3.29 12.83) (end -3.29 -5.21)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp dde85794-fa35-47b8-8355-8e868b149941))
+    (fp_line (start -1.98 -3.91) (end 4.52 -3.91)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6c6820f5-75f1-43e2-8d42-16769fa8edd2))
+    (fp_line (start -1.98 1.76) (end -1.98 -3.91)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5a524acc-b539-4e37-acf6-93ca4ad33098))
+    (fp_line (start -1.98 5.86) (end -3.29 5.86)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f233c8dc-cc1a-4d9e-9e1d-e896006002b5))
+    (fp_line (start -1.98 5.86) (end -1.98 5.86)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b1604ae4-5fea-4ee0-a47f-c010c5680be3))
+    (fp_line (start -1.98 11.53) (end -1.98 5.86)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp efbdad89-ad07-40e0-b1d1-724617339fc3))
+    (fp_line (start 4.52 -3.91) (end 4.52 11.53)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 86fc5795-0045-4855-b00c-1991558c1fb5))
+    (fp_line (start 4.52 11.53) (end -1.98 11.53)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4ce9f513-b807-4d54-a988-48b0b7644fd1))
+    (fp_line (start 5.83 -5.21) (end 5.83 12.83)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 03da4c80-f7a9-42d7-a416-7c12f979ca52))
+    (fp_line (start 5.83 12.83) (end -3.29 12.83)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a35fabe5-985f-4611-99a7-6a1f5a57fec2))
+    (fp_line (start -3.68 -5.6) (end -3.68 13.22)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0854ea28-fb14-44f6-b383-5682f863a149))
+    (fp_line (start -3.68 13.22) (end 6.22 13.22)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 142ad909-cdf3-45cb-9d3e-238f413d75bb))
+    (fp_line (start 6.22 -5.6) (end -3.68 -5.6)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp de6b9cb8-9030-41ea-addb-0f59097e0057))
+    (fp_line (start 6.22 13.22) (end 6.22 -5.6)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp cb2ae27c-3be3-47a8-9aab-28dfb76933a1))
+    (fp_line (start -3.18 -4.1) (end -2.18 -5.1)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2a4f00be-d5a2-4fee-a082-dfb2aa4b34a7))
+    (fp_line (start -3.18 1.76) (end -1.98 1.76)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 506cc4cc-5625-46a8-a25b-4a63985d0f38))
+    (fp_line (start -3.18 12.72) (end -3.18 -4.1)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9d03feb6-bd30-45dd-ae55-236c446ca09f))
+    (fp_line (start -2.18 -5.1) (end 5.72 -5.1)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d7089e2e-6f73-4475-aa02-8fe61e4f5a1c))
+    (fp_line (start -1.98 -3.91) (end 4.52 -3.91)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3ccc10bd-59cc-485f-8760-36d7496ce3b0))
+    (fp_line (start -1.98 1.76) (end -1.98 -3.91)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8f5d4274-49f8-497b-b5c4-4facb8986b0b))
+    (fp_line (start -1.98 5.86) (end -3.18 5.86)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ec41c938-e17c-4184-b758-46bcfe449ba7))
+    (fp_line (start -1.98 5.86) (end -1.98 5.86)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a1408012-59aa-4893-8e52-2ab47adb3974))
+    (fp_line (start -1.98 11.53) (end -1.98 5.86)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9d651c82-9ee4-4f15-9c48-8be928e558d1))
+    (fp_line (start 4.52 -3.91) (end 4.52 11.53)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1cb5d2b8-9c82-4c2f-9433-a3824932ab0a))
+    (fp_line (start 4.52 11.53) (end -1.98 11.53)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4ed0a500-9f61-42c6-a1a3-57346aad0c0d))
+    (fp_line (start 5.72 -5.1) (end 5.72 12.72)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 871f4316-8555-4d52-a041-f8a76304d1d1))
+    (fp_line (start 5.72 12.72) (end -3.18 12.72)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9ec73bd2-3d47-4237-bf43-2bbfd9c258dd))
+    (pad "1" thru_hole roundrect (at 0 0 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask") (roundrect_rratio 0.1470588235)
+      (net 7 "/frontend/IN4") (pinfunction "Pin_1") (pintype "passive") (tstamp 9014c37c-e707-4cb6-ac4b-301eeb8bbc43))
+    (pad "2" thru_hole circle (at 2.54 0 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_2") (pintype "passive") (tstamp cd86be1c-473b-40ff-9b0e-f77c752ae4c0))
+    (pad "3" thru_hole circle (at 0 2.54 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 5 "/frontend/IN3") (pinfunction "Pin_3") (pintype "passive") (tstamp a0ee6785-cd50-4807-8a56-052142861cfb))
+    (pad "4" thru_hole circle (at 2.54 2.54 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_4") (pintype "passive") (tstamp a4ec8d6a-aa6e-4c4b-a595-3aeeeb8da75d))
+    (pad "5" thru_hole circle (at 0 5.08 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 3 "/frontend/IN2") (pinfunction "Pin_5") (pintype "passive") (tstamp 1e7c3a04-63bf-406f-9a85-01f033d4decb))
+    (pad "6" thru_hole circle (at 2.54 5.08 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_6") (pintype "passive") (tstamp bd641a8a-cd58-4e71-831f-8906159eb53b))
+    (pad "7" thru_hole circle (at 0 7.62 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 1 "/frontend/IN1") (pinfunction "Pin_7") (pintype "passive") (tstamp 4c7d47ff-d3ab-461f-93a7-70bf3b53a677))
+    (pad "8" thru_hole circle (at 2.54 7.62 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_8") (pintype "passive") (tstamp 93cbb7e1-8d99-4dae-a5b6-02c872b7690f))
+    (model "${KICAD6_3DMODEL_DIR}/Connector_IDC.3dshapes/IDC-Header_2x04_P2.54mm_Vertical.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp d83536f5-6769-4670-bd02-4101505bff65)
+    (at 52.324 49.53 90)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/65288875-5214-4d93-afed-9b0a045c6f7e")
+    (attr smd)
+    (fp_text reference "C6" (at -2.159 -0.254 180) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 398ac740-cbf7-475a-9a25-92ae304e3566)
+    )
+    (fp_text value "4.7uF/16V" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 72c46996-e42b-4520-b5f1-7ff63855437e)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 1b97003f-ef0f-487d-8e19-f36d450148ff)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a3690c93-f30c-4f2a-a932-3eae01e10a94))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 877c2c83-5a0c-4ea2-afbe-2eaf0ea4d2ec))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5feb9368-81d3-48a8-a2b9-96549a630e9a))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp af64c53d-4267-4832-8e5f-2616590b5bc8))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8f33777e-e72b-49e0-8c81-0e3cd9cda8fd))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5f1459d8-baf0-4a3b-bd93-c40d89c00d3d))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 42e5380c-99b9-4b03-bc33-0e91b02c9d18))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 969e7062-a2e7-4af7-86ae-412432870dd0))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a0295490-67a4-48f1-b27e-9d0abfdb286f))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 34641b73-575b-4c44-9cea-a1a54f99a8ff))
+    (pad "1" smd roundrect (at -0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 1477923e-b04f-40fa-ae88-51e472c33faa))
+    (pad "2" smd roundrect (at 0.775 0 90) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 11 "Net-(U1C-+)") (pintype "passive") (tstamp 73062e32-74a0-42ad-a544-599d06e4ff4a))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "TestPoint:TestPoint_THTPad_D2.0mm_Drill1.0mm" (layer "F.Cu")
+    (tstamp d959d64a-7f1e-4bcc-8a8d-3cd90ce5d5eb)
+    (at 59.436 112.522)
+    (descr "THT pad as test Point, diameter 2.0mm, hole diameter 1.0mm")
+    (tags "test point THT pad")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "test point")
+    (property "ki_keywords" "test point tp")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/88e92ac5-2f6b-420c-a41d-f2b194fab978")
+    (attr exclude_from_pos_files)
+    (fp_text reference "TP1" (at 0 -1.998) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp ca2ac64b-0cb1-4924-b897-d4974bee07f2)
+    )
+    (fp_text value "TestPoint" (at 0 2.05) (layer "F.Fab")
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp b7437c20-c0ca-47d2-b6e6-8cf53337c204)
+    )
+    (fp_text user "${REFERENCE}" (at 0 -2) (layer "F.Fab")
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp d1785ecd-e170-41a3-b266-0a2f81a360d3)
+    )
+    (fp_circle (center 0 0) (end 0 1.2)
+      (stroke (width 0.12) (type solid)) (fill none) (layer "F.SilkS") (tstamp 79c55027-15c1-4207-b12a-26cb31faa7db))
+    (fp_circle (center 0 0) (end 1.5 0)
+      (stroke (width 0.05) (type solid)) (fill none) (layer "F.CrtYd") (tstamp a3e47adf-0515-4e85-8073-cd332b1f2f1e))
+    (pad "1" thru_hole circle (at 0 0) (size 2 2) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 27 "-5V") (pinfunction "1") (pintype "passive") (tstamp b5920521-72e4-40e3-b1a6-bf10195277ea))
+  )
+
+  (footprint "LED_SMD:LED_0603_1608Metric" (layer "F.Cu")
+    (tstamp d9d00f79-4973-436f-a97c-8adf2d4835ff)
+    (at 96.2405 41.148 180)
+    (descr "LED SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator")
+    (tags "LED")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Light emitting diode")
+    (property "ki_keywords" "LED diode")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/6df10c82-65f6-4156-916e-3572ecf6704c")
+    (attr smd)
+    (fp_text reference "D39" (at 2.6415 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 8bd5c125-0075-4a45-9d0f-3f270af70ef5)
+    )
+    (fp_text value "BLUE_LED" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 06fa06c6-1167-433d-9f0d-cf5ad24c343c)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 9279209a-6ea0-4913-bd40-c0cbc1cdc99d)
+    )
+    (fp_line (start -1.485 -0.735) (end -1.485 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 005bd4cd-a22d-4834-aa59-0ab5d87d3e7a))
+    (fp_line (start -1.485 0.735) (end 0.8 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 70ce4aab-90f3-468c-9cbb-e61d290ad489))
+    (fp_line (start 0.8 -0.735) (end -1.485 -0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 9d1823e8-8d62-40ac-9831-ad64d6b6594a))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6b6e62c4-f91c-4562-97cb-0b274c274ae8))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5f155ef6-1173-424b-b658-46f02cd28eb5))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 17b6f473-04a5-4a46-9fb2-31480a943398))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 562f5911-9f3d-4fa6-8dcc-0f94b2c9ef50))
+    (fp_line (start -0.8 -0.1) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 351081f3-d806-4f17-838b-8fd5518ec702))
+    (fp_line (start -0.8 0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d74e78ad-6447-4c39-aec4-7009513f9e07))
+    (fp_line (start -0.5 -0.4) (end -0.8 -0.1)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d4866c73-aef1-480e-89dd-fcb90f477180))
+    (fp_line (start 0.8 -0.4) (end -0.5 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f1419a53-d3a0-44ff-82b7-1ed8be0455ad))
+    (fp_line (start 0.8 0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp dc3f8125-74b8-4e4a-b2d1-09cbee5feb59))
+    (pad "1" smd roundrect (at -0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "K") (pintype "passive") (tstamp 8534b5e3-91b2-47dc-abe4-39a8e8fc27db))
+    (pad "2" smd roundrect (at 0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 97 "Net-(D39-A)") (pinfunction "A") (pintype "passive") (tstamp 981e77d1-004b-43d0-b469-c2c810659659))
+    (model "${KICAD6_3DMODEL_DIR}/LED_SMD.3dshapes/LED_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:SOD_323_1" (layer "F.Cu")
+    (tstamp dccbc345-e2ed-48d8-8026-2455a5997be6)
+    (at 78.1812 36.9824)
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "40V 1A Schottky Barrier Rectifier Diode, DO-41")
+    (property "ki_keywords" "diode Schottky")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/6b582435-20fb-4995-ab9a-609a51369a95")
+    (attr smd)
+    (fp_text reference "D26" (at 3.0988 -0.0254) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 142be336-ac8c-4292-a3d2-be8c1f12acd5)
+    )
+    (fp_text value "1N5819WS" (at 0 1.651) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 2e8a04ec-f1d5-475c-bea4-2644d65ff94a)
+    )
+    (fp_line (start -1.905 -0.8255) (end -1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 77bfe0ea-84d9-4644-99c4-bb56705a6c94))
+    (fp_line (start -1.905 0.8255) (end 1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 24c57da7-0a70-4607-827a-8d9f9f712f43))
+    (fp_line (start -0.5715 -0.508) (end -0.5715 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e4f9cd22-9d99-48e5-bf7d-d355db56c41e))
+    (fp_line (start -0.5715 0.508) (end -0.381 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 857ce894-f251-4dbd-b27c-32bc628e789c))
+    (fp_line (start -0.381 -0.508) (end -0.5715 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 15c792fc-5462-45e4-8601-aeab6406254b))
+    (fp_line (start -0.381 0.508) (end -0.381 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a913de65-6eb5-40c6-8876-7e49f5910224))
+    (fp_line (start 1.905 -0.8255) (end -1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 641141a8-b918-494e-ae87-7a46470f4692))
+    (fp_line (start 1.905 0.8255) (end 1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 0a428e20-2acd-440b-b821-c560a3113b47))
+    (fp_line (start -2 -0.95) (end -2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp faf21c02-18c5-4c1a-80d4-032a81f04cbf))
+    (fp_line (start -2 -0.95) (end 2 -0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f9b84830-0bfe-47d1-88c3-26de12f229fb))
+    (fp_line (start -2 0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d505b843-b6d5-4218-88c2-d58f5ebefe36))
+    (fp_line (start 2 -0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 2e1480b1-47e1-4af6-9acb-3205da7a46d8))
+    (fp_line (start -0.9 -0.7) (end 0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b5ffad6f-9b8d-45f1-94c9-43c513a9ea03))
+    (fp_line (start -0.9 0.7) (end -0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2a3803d9-fbd0-4954-afd5-9abda2c8874c))
+    (fp_line (start -0.3 -0.35) (end -0.3 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 88769e9f-d69b-42cc-ae69-e6a0084f3be5))
+    (fp_line (start -0.3 0) (end -0.5 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 73841a20-7237-4ed0-8469-2486e382428b))
+    (fp_line (start -0.3 0) (end 0.2 -0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f584e38d-6f59-41d3-9fa6-9c76aa91f77f))
+    (fp_line (start 0.2 -0.35) (end 0.2 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c2ab0673-69c4-4471-94ac-6eb0e3c669a0))
+    (fp_line (start 0.2 0) (end 0.45 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 07024886-d95a-44b2-af74-994865107887))
+    (fp_line (start 0.2 0.35) (end -0.3 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 674c6b7f-aced-44e1-b3a3-2d31b7118bb3))
+    (fp_line (start 0.9 -0.7) (end 0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 27882416-7540-408c-ac5a-afd0ec639083))
+    (fp_line (start 0.9 0.7) (end -0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 915d88f5-c3eb-4166-9355-abdfe8017280))
+    (pad "1" smd rect (at -1.25 0) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 36 "Net-(D25-K)") (pinfunction "K") (pintype "passive") (tstamp 4512aab5-70c2-497d-ab6a-60be7007c55d))
+    (pad "2" smd rect (at 1.25 0) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 53 "VBUS") (pinfunction "A") (pintype "passive") (tstamp 918bf535-34fd-42a6-9e31-3c8d8fa7f747))
+    (model ":KICAD7_3DMODEL_DIR:Diode_SMD.3dshapes/D_SOD-323.step"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp de2da28a-0f0c-44ca-a1e3-8b946ca31688)
+    (at 38.989 61.976)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/941d3a25-eb6f-4ef8-81fb-ab2a68ea6169")
+    (attr smd)
+    (fp_text reference "C4" (at -2.032 0.127 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 93239d9d-65fc-423a-9352-abac99863d80)
+    )
+    (fp_text value "2.2nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp ec44409e-55d6-4f18-8885-fcc2f4bcd9fa)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 564521d4-d3b0-468a-8957-f84ed403ab0a)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 120233d9-e5fb-472e-88f2-677acc7d796c))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bba4aa00-31eb-4ed7-b56d-c18c87fcf1ac))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp bf42064a-4da8-4ca5-9b87-377ae17f7a23))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e773d2b5-1f90-46bf-a097-3a842c18373f))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b3367535-e5c7-401f-acf2-e8e48b37fe9b))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7fadb7ee-3141-4585-ad95-5f6f716bf312))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ca3ba0e8-3556-4b32-aec0-038bdb734ec3))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d8b5384f-c181-41cd-ab9c-c86c2d9fe593))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ffcc7c22-bbf0-4f79-bea7-6375aa96517f))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cf23a854-d3b4-4a9a-b891-ba55406088f8))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 7 "/frontend/IN4") (pintype "passive") (tstamp f6e72ffa-ccf4-4659-9008-fabb6197236e))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 8 "Net-(C4-Pad2)") (pintype "passive") (tstamp 7f2d03a2-560d-4612-b371-531f43a6cf42))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Package_TO_SOT_SMD:SOT-23" (layer "F.Cu")
+    (tstamp de5b605a-a55d-48fb-9e74-4be454d1d09c)
+    (at 38.989 100.203)
+    (descr "SOT, 3 Pin (https://www.jedec.org/system/files/docs/to-236h.pdf variant AB), generated with kicad-footprint-generator ipc_gullwing_generator.py")
+    (tags "SOT TO_SOT_SMD")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "schottky barrier diode")
+    (property "ki_keywords" "schottky diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/ded60fda-9f74-49fd-94fc-eb4853400b6c")
+    (attr smd)
+    (fp_text reference "D16" (at 0 2.413) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 4575488c-2521-4240-8729-dc3bd4ea58e3)
+    )
+    (fp_text value "BAT54S" (at 0 2.4) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 7bc6610d-12b7-4ab6-ae5f-be9828e6ac46)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.32 0.32) (thickness 0.05)))
+      (tstamp 8a97d2d6-e1c2-4d7b-92e2-abf5ce6f75cf)
+    )
+    (fp_line (start 0 -1.56) (end -1.675 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 38069920-9a43-45ba-9cc9-701fad029fff))
+    (fp_line (start 0 -1.56) (end 0.65 -1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8b839578-940a-46a2-b849-9c7a19a44dc4))
+    (fp_line (start 0 1.56) (end -0.65 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b5c8f182-5bca-4061-bf58-c9872a0abf21))
+    (fp_line (start 0 1.56) (end 0.65 1.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e7856e6c-7d9e-4423-85d5-5978abee3b53))
+    (fp_line (start -1.92 -1.7) (end -1.92 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1b71db21-a46a-4c32-8e39-edc10adabf86))
+    (fp_line (start -1.92 1.7) (end 1.92 1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c8e9d833-334f-4af5-9eba-73f52af1c60c))
+    (fp_line (start 1.92 -1.7) (end -1.92 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 761ace1c-b2e3-40a0-89a9-dd848f2e416b))
+    (fp_line (start 1.92 1.7) (end 1.92 -1.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp fe14404e-7f54-4602-abce-ad5c263361d4))
+    (fp_line (start -0.65 -1.125) (end -0.325 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3994ecf4-0e54-4837-a618-d9fb707b499d))
+    (fp_line (start -0.65 1.45) (end -0.65 -1.125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 024217ad-2bdb-4f7b-ab0d-a5ca3b84ab0b))
+    (fp_line (start -0.325 -1.45) (end 0.65 -1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0b048578-ed01-4545-977a-a9ce22d4a830))
+    (fp_line (start 0.65 -1.45) (end 0.65 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 75fe2311-47fe-4e7f-a976-04139c332d32))
+    (fp_line (start 0.65 1.45) (end -0.65 1.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4fec67ab-b837-4ef5-b9f1-8144cd4e9998))
+    (pad "1" smd roundrect (at -0.9375 -0.95) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 27 "-5V") (pintype "passive") (tstamp 8616d293-4d46-4891-9b92-8dcf7c034bae))
+    (pad "2" smd roundrect (at -0.9375 0.95) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pintype "passive") (tstamp ef234fd3-2758-49f8-bd67-9b80e53445a1))
+    (pad "3" smd roundrect (at 0.9375 0) (size 1.475 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 21 "Net-(C12-Pad2)") (pintype "passive") (tstamp 17fe9981-6435-4849-93d0-6ce6fe6f3f65))
+    (model "${KICAD6_3DMODEL_DIR}/Package_TO_SOT_SMD.3dshapes/SOT-23.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp df44a7bf-3fba-4098-9016-dd0520a7d61c)
+    (at 83.087 78.359)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/3820cc9d-713a-4690-80bc-2fbd4aaf3e96")
+    (attr smd)
+    (fp_text reference "C46" (at -2.823 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 475c635b-d88d-4ef7-b88e-80dd5c7934cc)
+    )
+    (fp_text value "100nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 7ff0154d-e85e-4a50-bc53-44a142407e4c)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 72eb1ea6-6f6e-4946-85a3-043c33dd681f)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ddbcacdf-5b42-4020-b21c-6d4d4d5f0f6a))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bf66e3ae-2042-48ab-8ebd-9f41ed9ae668))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp fa1ada00-d350-4d6f-b4ed-e7541ff1b9f9))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d0e36cdf-5a0e-4e31-9260-828fd141040d))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 184838ae-6c56-4173-9a77-5e533cb883cb))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ee10b800-558a-49c7-8807-c0914d346ea0))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9caad24b-712e-4a76-b045-3b56358abe86))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d1e0e141-465f-4c30-8402-01e1c78e08a2))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4a2b4cda-144a-4ab9-bd58-282ea83640d2))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0f156401-5c37-4842-83d7-9dabffaa78a1))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp a2d33c62-386f-44e8-85ec-e8a7686e0594))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 43 "X3") (pintype "passive") (tstamp 03599159-4cc2-4c56-b42f-ebbfa385989c))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp e1f09e4a-ed85-4589-b719-dca688baaf4c)
+    (at 42.926 64.643)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/1be2e2bb-a266-45b5-b4cc-d5aed550e0cc")
+    (attr smd)
+    (fp_text reference "R8" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 2437b940-65ed-441d-883c-5355bdcbd137)
+    )
+    (fp_text value "3.3K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp fb335960-4514-4e20-a9a4-aa02700feaf7)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 0d4a02a6-3cf1-48de-9d89-00a884ea2095)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5bc7b534-30b9-4574-9eb6-379380762f41))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a3cb8b74-f29b-494d-a42a-43398ca9c1c5))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 88dce91b-cea9-47cd-b72b-ec3e83bfc81b))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 817a2f17-6810-4304-85f2-1f1457d5aa5b))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b9573b56-bb2d-4a88-b85c-355f91f897ed))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7feab865-3c01-4e14-abe8-af97b1862244))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 587fe15a-9b06-4024-8a88-e9ba0efe09fa))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9d7e1ea9-a27b-45fb-8c6f-b73d81cf9ebd))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp df0b85c7-2afe-4cbd-9c65-00849c8aa2d4))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 89bd1154-2f84-4deb-bbe4-5b2d8a8c5d2d))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 8 "Net-(C4-Pad2)") (pintype "passive") (tstamp 70cefc3c-7cf6-4d48-8f9d-48ef5784b41f))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 201 "Net-(U2B--)") (pintype "passive") (tstamp f909798f-e70b-470b-bf3d-d51d0c2dc908))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp e47730f0-49e4-48cd-9645-954903964d32)
+    (at 42.926 36.195)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/32971a0b-5ff0-489f-b006-a3bc41edea34")
+    (attr smd)
+    (fp_text reference "R10" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp c4748462-1d3d-48a6-a34c-84ae101c55bf)
+    )
+    (fp_text value "NC" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 74b42730-acb0-449c-9072-006bbd1a00cf)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 4bbe1912-8bba-4d4f-b33c-d09a27686f13)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b2cca330-0071-4313-96c9-9a3ed0e095f2))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b81a1267-c012-458a-bec6-5ee8824defa4))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp eadb6c9d-9214-4e18-ad35-3e229d57ad87))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d4a13c94-359e-4574-950e-89c87aa06b5d))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a744c30a-d3b3-4bfd-b474-8d1afbdebadb))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3a8284e8-334c-443e-a253-1438573e77a4))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 919634b8-e45c-42a8-b136-5e488e86eeb6))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 905038fb-4479-4292-ad80-cabf16bbc2ed))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 36349295-5d73-4a3a-8e22-025df062a21f))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 58702dbc-de62-4716-be45-d7de8d35bd5f))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 198 "Net-(U1A--)") (pintype "passive") (tstamp bf639fbd-13bf-4ebf-bc00-49e76419f2a9))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 126 "Net-(R10-Pad2)") (pintype "passive") (tstamp 17471df2-764e-432e-942c-107ee2c9961c))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_Array_Convex_4x0603" (layer "F.Cu")
+    (tstamp e4f7e709-bdb8-4b91-ac3b-aa686ef61e71)
+    (at 87.006 38.989)
+    (descr "Chip Resistor Network, ROHM MNR14 (see mnr_g.pdf)")
+    (tags "resistor array")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "4 resistor network, parallel topology")
+    (property "ki_keywords" "R network parallel topology isolated")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/679c7ef8-3bec-494e-bb5e-47702b70d6cb")
+    (attr smd)
+    (fp_text reference "RN9" (at 2.783 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 7fc438f6-ebed-40cd-abf4-e7f80e5b9581)
+    )
+    (fp_text value "4.7K" (at 0 2.8) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 6dc81435-c86d-4b01-abb1-2e034cf7d603)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.5 0.5) (thickness 0.075)))
+      (tstamp 752c4239-0677-4b58-b00f-b3ffaa9dd6f9)
+    )
+    (fp_line (start 0.5 -1.68) (end -0.5 -1.68)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5ff478f9-aefa-4e6b-bf2b-46b460fd6436))
+    (fp_line (start 0.5 1.68) (end -0.5 1.68)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 05bd88b9-1f86-46b9-b9cb-2a0d307af613))
+    (fp_line (start -1.55 -1.85) (end -1.55 1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 781c97f7-83ef-46b9-b419-2a6ef76de2ec))
+    (fp_line (start -1.55 -1.85) (end 1.55 -1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 14df9bf8-8206-49d9-967a-41512288c0a8))
+    (fp_line (start 1.55 1.85) (end -1.55 1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp fa24aad4-5202-4764-b814-b7a171f0f31b))
+    (fp_line (start 1.55 1.85) (end 1.55 -1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e2cd570a-786b-48ab-841c-01cc23216bde))
+    (fp_line (start -0.8 -1.6) (end 0.8 -1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 13c71b7a-cb68-4a7f-b932-66b6ca827af6))
+    (fp_line (start -0.8 1.6) (end -0.8 -1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ff5e0c24-2b6b-466a-87d5-32c126abf2e3))
+    (fp_line (start 0.8 -1.6) (end 0.8 1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b314a74b-d8a5-4435-96ab-8bcaac932381))
+    (fp_line (start 0.8 1.6) (end -0.8 1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ed234d8c-6f8f-4835-b8d3-2751ee1b9494))
+    (pad "1" smd rect (at -0.9 -1.2) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 150 "/interface/LED1") (pinfunction "R1.1") (pintype "passive") (tstamp e7f04b69-c5e4-43a1-babc-f83b7a5b3387))
+    (pad "2" smd rect (at -0.9 -0.4) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 151 "/interface/LED2") (pinfunction "R2.1") (pintype "passive") (tstamp 4aeec7e2-4365-4b85-8156-43c8acb98621))
+    (pad "3" smd rect (at -0.9 0.4) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 152 "/interface/LED3") (pinfunction "R3.1") (pintype "passive") (tstamp 372459d1-4402-4e5e-982a-f20396071ec5))
+    (pad "4" smd rect (at -0.9 1.2) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 153 "/interface/LED4") (pinfunction "R4.1") (pintype "passive") (tstamp a27a20b9-6fe6-4e63-b9d9-1462c1ea7691))
+    (pad "5" smd rect (at 0.9 1.2) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 93 "Net-(D35-A)") (pinfunction "R4.2") (pintype "passive") (tstamp 5c510f68-0625-41d5-b035-9bdd9591b81a))
+    (pad "6" smd rect (at 0.9 0.4) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 92 "Net-(D34-A)") (pinfunction "R3.2") (pintype "passive") (tstamp 3d25cf1a-1927-4cea-a08d-d67d24e1b137))
+    (pad "7" smd rect (at 0.9 -0.4) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 91 "Net-(D33-A)") (pinfunction "R2.2") (pintype "passive") (tstamp f142eb14-15a5-4473-b163-ed0cce939520))
+    (pad "8" smd rect (at 0.9 -1.2) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 90 "Net-(D32-A)") (pinfunction "R1.2") (pintype "passive") (tstamp 46dfe4d1-12b5-4530-a046-2d0b5d344473))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_Array_Convex_4x0603.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0402_1005Metric" (layer "F.Cu")
+    (tstamp e62b8a4c-6a0c-44d0-a6f1-31daa904a0b4)
+    (at 68.707 100.711 90)
+    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/ec933ab5-0c20-4c0d-bfdc-8239ce8ec515")
+    (attr smd)
+    (fp_text reference "C39" (at 0 -4.572 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp b0180a62-8e53-4e25-a2ba-1ca93cb35d4c)
+    )
+    (fp_text value "1uF/25V" (at 0 1.16 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 819aa87b-b75f-4226-a754-ede23bec25c1)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.25 0.25) (thickness 0.04)))
+      (tstamp 96d9768b-9803-47aa-8c9f-c3dfba047d47)
+    )
+    (fp_line (start -0.107836 -0.36) (end 0.107836 -0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 86d08ab5-4b0b-4fc6-ae13-89176e30a945))
+    (fp_line (start -0.107836 0.36) (end 0.107836 0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2b7ff909-bfac-4c2c-a28c-ae639f0a7960))
+    (fp_line (start -0.91 -0.46) (end 0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ab469c60-77a7-4ab2-88f6-54625cabd93c))
+    (fp_line (start -0.91 0.46) (end -0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp da177a82-eb52-4cbd-b17a-b8192542e611))
+    (fp_line (start 0.91 -0.46) (end 0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7ca97e8a-73ce-4ef6-90f7-1a2a29d72bab))
+    (fp_line (start 0.91 0.46) (end -0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp afb23316-bb07-4af5-91d0-e2736f64e28f))
+    (fp_line (start -0.5 -0.25) (end 0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3ad3bba1-347f-40ae-826c-ae86bdc6ab55))
+    (fp_line (start -0.5 0.25) (end -0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5d32edea-c35a-4289-97fe-6596ff76c236))
+    (fp_line (start 0.5 -0.25) (end 0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 833a1818-2c6d-4e68-a9c5-d16407a4d288))
+    (fp_line (start 0.5 0.25) (end -0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 154fe893-e561-4790-a73d-2456f2ada14f))
+    (pad "1" smd roundrect (at -0.48 0 90) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 39 "WCH_VCC") (pintype "passive") (tstamp 7818ab16-ea0f-4c42-b24c-86746997a04a))
+    (pad "2" smd roundrect (at 0.48 0 90) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 40 "/usb mcu/WCH_RST") (pintype "passive") (tstamp 541f5b64-ab97-44a9-974c-6454a5155044))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp e8487632-5734-4765-9697-9e61e13ae4a8)
+    (at 50.673 67.31 90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/825aefeb-dab5-4647-9201-63ab61a6ad12")
+    (attr smd)
+    (fp_text reference "R28" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp b8eb8ffb-9ccb-480e-895b-578d5c0fb55d)
+    )
+    (fp_text value "47R" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp f511617f-03fa-4e6f-91c7-e26ebbeafdd9)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 5e572ae4-ba75-4efa-bcdd-584c688ac69e)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e66e5925-a9cb-45c6-92a3-fe9bd9503477))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d1ff3e6a-41ef-4d5a-be9d-1e2a764e4e1f))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5eb628bf-b816-4793-bdda-5b06b8a18c58))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9adcba9a-fafe-45fb-91e4-c2ad2b5494e5))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7d3f5bb2-acdb-46ef-ab93-1081a5c85d43))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f0ae3767-f62b-4631-9913-412ad60a0d0b))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 72eaa9c5-c8ed-44dd-b5dd-af4b97fcbb06))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1dadf350-75c3-4ea2-a58f-dcfe321fb476))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f62a4f37-2987-4060-8dca-6a0412e1ca83))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 00ca35ab-09ed-40fc-bcd7-318f1f89b94a))
+    (pad "1" smd roundrect (at -0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 60 "Net-(D8-K)") (pintype "passive") (tstamp 1bf73544-db77-428c-8834-097e16fda281))
+    (pad "2" smd roundrect (at 0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 13 "Net-(U2C-+)") (pintype "passive") (tstamp a1bede53-16cf-446e-8270-2aa30f0be638))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Button_Switch_SMD:SW_DIP_SPSTx04_Slide_Copal_CHS-04B_W7.62mm_P1.27mm" (layer "F.Cu")
+    (tstamp e88d1283-f188-4b75-832e-10d335a1df8c)
+    (at 60.452 28.829 -90)
+    (descr "SMD 4x-dip-switch SPST Copal_CHS-04B, Slide, row spacing 7.62 mm (300 mils), body size  (see http://www.nidec-copal-electronics.com/e/catalog/switch/chs.pdf), SMD")
+    (tags "SMD DIP Switch SPST Slide 7.62mm 300mil SMD")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "4x DIP Switch, Single Pole Single Throw (SPST) switch, small symbol")
+    (property "ki_keywords" "dip switch")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/4c4dd293-f1da-4076-8949-7825f289d309")
+    (attr smd)
+    (fp_text reference "SW1" (at 0 -4.064 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 12e82ca5-1215-4420-8196-9ef9b41829c0)
+    )
+    (fp_text value "SW_DIP_x04" (at 0 4.235 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp b69ea467-479d-46a1-8bab-dbc1244aa73c)
+    )
+    (fp_text user "on" (at 0.195 -2.665 90) (layer "F.Fab")
+        (effects (font (size 0.8 0.8) (thickness 0.12)))
+      (tstamp 20d41972-ca84-4fbc-aabd-1831fc7c4011)
+    )
+    (fp_text user "${REFERENCE}" (at 2.1 0) (layer "F.Fab")
+        (effects (font (size 0.8 0.8) (thickness 0.12)))
+      (tstamp 51976478-88e8-4151-927c-b6d1a65cb216)
+    )
+    (fp_line (start -4.61 -2.585) (end -2.76 -2.585)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 45f6134d-dab2-49e0-9dd0-f2e375add006))
+    (fp_line (start -2.76 -3.235) (end -2.76 -2.585)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 54067b1d-f260-4fce-a34e-abcc6b91eba7))
+    (fp_line (start -2.76 -3.235) (end 2.76 -3.235)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 282ed553-13c9-41e4-a5cf-0eec6bf5ceff))
+    (fp_line (start -2.76 1.965) (end -2.76 3.235)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ff97580a-ef57-4ce0-9165-3021d6b21ea4))
+    (fp_line (start -2.76 3.235) (end 2.76 3.235)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 351de3cf-78d3-4374-acbc-409dc978c604))
+    (fp_line (start 2.76 -3.235) (end 2.76 -1.966)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e54ab619-2e6b-4d7f-8afa-c2454d15f2e6))
+    (fp_line (start 2.76 1.965) (end 2.76 3.235)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c2d122d2-e119-490b-9d18-098e27a8a99c))
+    (fp_line (start -4.9 -3.5) (end -4.9 3.5)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 490e261f-141e-4dfe-b4fe-82c1d1ca4a62))
+    (fp_line (start -4.9 3.5) (end 4.9 3.5)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3bc42c19-59ed-46ab-b386-c9ac6bbbde45))
+    (fp_line (start 4.9 -3.5) (end -4.9 -3.5)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 076ab2f3-80fd-493f-954b-3105f59f1a66))
+    (fp_line (start 4.9 3.5) (end 4.9 -3.5)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp bd6b2960-0d6f-4cb4-bb0e-a060928b2080))
+    (fp_line (start -2.7 -2.175) (end -1.7 -3.175)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 500b5fbb-518d-4032-a497-a990b640628d))
+    (fp_line (start -2.7 3.175) (end -2.7 -2.175)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 09fa2db9-3cb0-40b3-8fb2-4c201a011be3))
+    (fp_line (start -1.7 -3.175) (end 2.7 -3.175)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7b097bee-eea9-424d-943c-a1a87785d43a))
+    (fp_line (start -1.5 -2.155) (end -1.5 -1.655)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f5e4c580-e3cf-4680-8213-ff29ac5c442e))
+    (fp_line (start -1.5 -2.055) (end -0.5 -2.055)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b4595bb2-f072-46ed-ab4d-75a9cb039a8e))
+    (fp_line (start -1.5 -1.955) (end -0.5 -1.955)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a3f76689-808c-4e1f-b7dd-c5174980f7eb))
+    (fp_line (start -1.5 -1.855) (end -0.5 -1.855)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c7d14dcb-eac0-42dc-8a01-d78510e4bccc))
+    (fp_line (start -1.5 -1.755) (end -0.5 -1.755)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 132912fc-ccbd-4c21-ade4-bf7f1786da5d))
+    (fp_line (start -1.5 -1.655) (end 1.5 -1.655)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4bbd00c0-a6b7-4d28-b3bb-28370e2dbe8b))
+    (fp_line (start -1.5 -0.885) (end -1.5 -0.385)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c5f0fe11-3968-4af6-9229-9e10501db573))
+    (fp_line (start -1.5 -0.785) (end -0.5 -0.785)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2b550713-8982-4a51-9879-e21d7d800732))
+    (fp_line (start -1.5 -0.685) (end -0.5 -0.685)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b900e6f8-5f47-4054-bd39-5de9abbaea90))
+    (fp_line (start -1.5 -0.585) (end -0.5 -0.585)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 417c67d0-180b-44a1-af6d-ce86df4f9a55))
+    (fp_line (start -1.5 -0.485) (end -0.5 -0.485)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1566f48f-95cc-44ef-a6dd-ced3ec8de2e4))
+    (fp_line (start -1.5 -0.385) (end 1.5 -0.385)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 751c8ab6-346f-4ac0-ada3-a2648d5175ec))
+    (fp_line (start -1.5 0.385) (end -1.5 0.885)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 340e589f-eb6f-4b25-b78d-0c5e69cda2d2))
+    (fp_line (start -1.5 0.485) (end -0.5 0.485)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5a36eab1-c9e5-40f7-91ad-942d6cf7f74d))
+    (fp_line (start -1.5 0.585) (end -0.5 0.585)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp fdf979ca-07dc-401e-8a45-1b3b304eb16b))
+    (fp_line (start -1.5 0.685) (end -0.5 0.685)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp bff821bf-7913-42a9-8ac2-070c09df4a0e))
+    (fp_line (start -1.5 0.785) (end -0.5 0.785)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4e05c443-face-49f9-a03e-9ba119206a20))
+    (fp_line (start -1.5 0.885) (end 1.5 0.885)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9a76b766-ee42-47da-bd4f-0e3a4f32cf42))
+    (fp_line (start -1.5 1.655) (end -1.5 2.155)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4fe31723-d1e4-4b7a-a241-f01c42a811c3))
+    (fp_line (start -1.5 1.755) (end -0.5 1.755)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ec709475-1623-496d-8a8d-632195302b6d))
+    (fp_line (start -1.5 1.855) (end -0.5 1.855)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5090ae86-a611-4cfc-a68a-854dc1c7a50b))
+    (fp_line (start -1.5 1.955) (end -0.5 1.955)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c3ce62b1-3032-4311-9164-88b8991008f2))
+    (fp_line (start -1.5 2.055) (end -0.5 2.055)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 76c0769a-0512-454d-b521-805bb00097e2))
+    (fp_line (start -1.5 2.155) (end 1.5 2.155)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c9e7df7c-21a5-4e80-89ee-e42f1f48706f))
+    (fp_line (start -0.5 -2.155) (end -0.5 -1.655)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 15d3d936-28e5-45d5-a416-7abb5792f90e))
+    (fp_line (start -0.5 -0.885) (end -0.5 -0.385)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 658d7965-aa7a-4e68-a88d-84fc6af8e1ff))
+    (fp_line (start -0.5 0.385) (end -0.5 0.885)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 377ad2e2-018e-446a-a082-9f532f4b7163))
+    (fp_line (start -0.5 1.655) (end -0.5 2.155)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0271b060-c6a1-4101-8760-7b7a821c16aa))
+    (fp_line (start 1.5 -2.155) (end -1.5 -2.155)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5afd3dfb-fb20-4233-9906-7b070ca84374))
+    (fp_line (start 1.5 -1.655) (end 1.5 -2.155)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c932f4a1-30cd-403c-983f-74a9a59ea12b))
+    (fp_line (start 1.5 -0.885) (end -1.5 -0.885)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 11802119-9a01-413f-aba2-de2f069b6076))
+    (fp_line (start 1.5 -0.385) (end 1.5 -0.885)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0564ad05-3afe-4134-b267-2c44c8b7beea))
+    (fp_line (start 1.5 0.385) (end -1.5 0.385)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4e3bec6a-96b7-46a8-b615-811d326570fa))
+    (fp_line (start 1.5 0.885) (end 1.5 0.385)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f346f561-2f0f-44a8-8630-827c910f9e13))
+    (fp_line (start 1.5 1.655) (end -1.5 1.655)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ccd3e12d-302b-449b-9565-82063bb5a9d5))
+    (fp_line (start 1.5 2.155) (end 1.5 1.655)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f43b2392-ec19-49a6-a498-7a307bbd55be))
+    (fp_line (start 2.7 -3.175) (end 2.7 3.175)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1908d62d-8bff-44d9-9bb0-b58e6840d9bf))
+    (fp_line (start 2.7 3.175) (end -2.7 3.175)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 812a1ac1-81d5-4a0a-95e7-f646b22beb31))
+    (pad "1" smd rect (at -3.81 -1.905 270) (size 1.6 0.76) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 9 "GND") (pintype "passive") (tstamp b84c6922-ad62-40f1-8522-744f542208ad))
+    (pad "2" smd rect (at -3.81 -0.635 270) (size 1.6 0.76) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 9 "GND") (pintype "passive") (tstamp b55e4cfe-f163-4ccd-ae80-9d1932912247))
+    (pad "3" smd rect (at -3.81 0.635 270) (size 1.6 0.76) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 9 "GND") (pintype "passive") (tstamp e8ac0b48-f170-463c-9896-1f2372d749f8))
+    (pad "4" smd rect (at -3.81 1.905 270) (size 1.6 0.76) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 9 "GND") (pintype "passive") (tstamp d2486a0d-0176-4d43-a680-0c3ee8c57475))
+    (pad "5" smd rect (at 3.81 1.905 270) (size 1.6 0.76) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 121 "SET4") (pintype "passive") (tstamp 8baac10c-af8b-4edd-b1ca-6ade6274355c))
+    (pad "6" smd rect (at 3.81 0.635 270) (size 1.6 0.76) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 120 "SET3") (pintype "passive") (tstamp 2148e87e-437a-45bc-931b-def01a3b278a))
+    (pad "7" smd rect (at 3.81 -0.635 270) (size 1.6 0.76) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 119 "SET2") (pintype "passive") (tstamp 86ee0b8c-2c12-4e02-a02e-da9afd839bdb))
+    (pad "8" smd rect (at 3.81 -1.905 270) (size 1.6 0.76) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 118 "SET1") (pintype "passive") (tstamp f1aec9f9-7658-4a42-8bfd-8ecd881c5b20))
+    (model "${KICAD6_3DMODEL_DIR}/Button_Switch_SMD.3dshapes/SW_DIP_SPSTx04_Slide_Copal_CHS-04B_W7.62mm_P1.27mm.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "LED_SMD:LED_0603_1608Metric" (layer "F.Cu")
+    (tstamp e9099550-9a7c-48be-b92c-6d2aad956f6a)
+    (at 96.2405 34.163 180)
+    (descr "LED SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator")
+    (tags "LED")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Light emitting diode")
+    (property "ki_keywords" "LED diode")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/cb817a49-89cd-4c05-922d-409879cb5374")
+    (attr smd)
+    (fp_text reference "D35" (at 2.6415 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 85e7facf-de12-47d8-a4ea-b2aa847672f9)
+    )
+    (fp_text value "BLUE_LED" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 26ab5792-4f4e-48b1-bca8-3807513b526b)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 8018d998-4235-4c2a-817f-d72e51500ccf)
+    )
+    (fp_line (start -1.485 -0.735) (end -1.485 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bbf61c3b-2fc8-493b-904b-354d5e218597))
+    (fp_line (start -1.485 0.735) (end 0.8 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c2a6ac54-628d-44af-9595-cf5c52da7a85))
+    (fp_line (start 0.8 -0.735) (end -1.485 -0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c96a1969-f564-4c0c-a1ce-8ad1ce6f4d4b))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp aaebe58c-9637-4a6b-bc9c-02dc7337b043))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e755010e-734a-4795-920c-dfa31537c9e5))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ece75232-48cf-4aeb-99e2-f16a7191ebd6))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 80dc52d8-98ee-4358-9549-b09b67977c5b))
+    (fp_line (start -0.8 -0.1) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a6d1ef51-a5dd-4bd5-8bcc-c04430a4cd21))
+    (fp_line (start -0.8 0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d9f19e1e-82c8-4775-9bc8-8edd16a7f40a))
+    (fp_line (start -0.5 -0.4) (end -0.8 -0.1)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9174bd5f-58fd-4bb0-9d26-b2594238c17b))
+    (fp_line (start 0.8 -0.4) (end -0.5 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2b96700a-eed7-4f15-91e2-3bf9f7f7c989))
+    (fp_line (start 0.8 0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e5cd41cb-bf03-4197-a97c-e4afb2c9f02a))
+    (pad "1" smd roundrect (at -0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "K") (pintype "passive") (tstamp 11ee80be-768d-4077-a875-4a4cbcf6ae9e))
+    (pad "2" smd roundrect (at 0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 93 "Net-(D35-A)") (pinfunction "A") (pintype "passive") (tstamp 5d2a4baf-3886-4ca6-8019-ad8349eaec8c))
+    (model "${KICAD6_3DMODEL_DIR}/LED_SMD.3dshapes/LED_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:SOD_323_1" (layer "F.Cu")
+    (tstamp e934d4a6-eb17-45cf-99c9-31551a42e89a)
+    (at 48.768 85.598 90)
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "75V 0.15A Fast switching Diode, SOD-323")
+    (property "ki_keywords" "diode")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/880344a6-fad0-4151-b7fc-352c188f08b3")
+    (attr smd)
+    (fp_text reference "D18" (at -1.651 1.397 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp a5c5c4a1-d175-464a-b103-b6bebb12fcd1)
+    )
+    (fp_text value "1N4148WS" (at 0 1.651 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 5472ab57-8e52-45d6-ba25-17eea4cf124f)
+    )
+    (fp_line (start -1.905 -0.8255) (end -1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e518a46d-6894-4b86-b535-a39817ec2935))
+    (fp_line (start -1.905 0.8255) (end 1.905 0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1153645e-d2ef-4de2-a37d-28f331a201e3))
+    (fp_line (start -0.5715 -0.508) (end -0.5715 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp dbf14eef-8b36-4524-8f90-c7dfcd359048))
+    (fp_line (start -0.5715 0.508) (end -0.381 0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bc56b956-df4b-4bf5-9a67-e2f6d3de1019))
+    (fp_line (start -0.381 -0.508) (end -0.5715 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3b6720da-ef09-4c78-899b-e7c845acb11b))
+    (fp_line (start -0.381 0.508) (end -0.381 -0.508)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 25bfa63f-452e-4a52-8227-75f7cfe68acc))
+    (fp_line (start 1.905 -0.8255) (end -1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 01bbd119-7873-4647-add3-10e17fff96b4))
+    (fp_line (start 1.905 0.8255) (end 1.905 -0.8255)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b482ca76-2898-4826-b22e-687401b4cf3e))
+    (fp_line (start -2 -0.95) (end -2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f0060422-3d28-4e9f-853d-a931795f255a))
+    (fp_line (start -2 -0.95) (end 2 -0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c82c41dd-697d-4d5b-96cc-e8b85f9c5acc))
+    (fp_line (start -2 0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8ff43f45-b75e-459d-bde8-15dacba102f0))
+    (fp_line (start 2 -0.95) (end 2 0.95)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ec196f5f-606e-410d-b946-950089368318))
+    (fp_line (start -0.9 -0.7) (end 0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp fbb15cd3-bccc-4b17-8b7f-84820aa77c68))
+    (fp_line (start -0.9 0.7) (end -0.9 -0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp adea1d12-93b8-4f84-8e26-8f59e01a8c1e))
+    (fp_line (start -0.3 -0.35) (end -0.3 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp dd9fd825-b5de-4bbf-819a-3101dc327ef1))
+    (fp_line (start -0.3 0) (end -0.5 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f3913eb8-7833-4ac4-a4f6-bfcd516db8f9))
+    (fp_line (start -0.3 0) (end 0.2 -0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b55c5173-9c9b-48ba-952b-bce9e153cb79))
+    (fp_line (start 0.2 -0.35) (end 0.2 0.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b38b163c-86b0-4187-ba08-4a6c7102f0ec))
+    (fp_line (start 0.2 0) (end 0.45 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 90cdc625-4fb1-4195-ae65-4ceb0301a0e1))
+    (fp_line (start 0.2 0.35) (end -0.3 0)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 81da852d-201c-4a93-a42f-ca3958b40aad))
+    (fp_line (start 0.9 -0.7) (end 0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 39b30163-e26d-4c36-8479-ebaf71da1759))
+    (fp_line (start 0.9 0.7) (end -0.9 0.7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 37173ef4-d4c6-4fa2-acd1-4d0267372d15))
+    (pad "1" smd rect (at -1.25 0 90) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 72 "Net-(D18-K)") (pinfunction "K") (pintype "passive") (tstamp 3d751800-ed21-4a17-bd3d-eb81fe9ac72c))
+    (pad "2" smd rect (at 1.25 0 90) (size 1 1) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 73 "Net-(D18-A)") (pinfunction "A") (pintype "passive") (tstamp e077c383-8051-43bb-ac68-f1ea3eae171d))
+    (model ":KICAD7_3DMODEL_DIR:Diode_SMD.3dshapes/D_SOD-323.step"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm" (layer "F.Cu")
+    (tstamp e9e78aa1-4a57-419a-8cad-3d50e8aef493)
+    (at 49.022 61.087)
+    (descr "SOIC, 14 Pin (JEDEC MS-012AB, https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/soic_narrow-r/r_14.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py")
+    (tags "SOIC SO")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Quad JFET-Input Operational Amplifiers, DIP-14/SOIC-14/SSOP-14")
+    (property "ki_keywords" "quad opamp")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/c48bd02d-c50a-4ccb-936f-b3aeb769ece8")
+    (attr smd)
+    (fp_text reference "U2" (at 0 -5.28) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 365186d4-8f9d-4c98-80b6-dc2a358dfbde)
+    )
+    (fp_text value "TL084" (at 0 5.28) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 7b5572f9-9a32-47b3-af48-9495304d3141)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.98 0.98) (thickness 0.15)))
+      (tstamp f103c7ae-5703-4f77-b2fb-c71a6c08939f)
+    )
+    (fp_line (start 0 -4.435) (end -3.45 -4.435)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 667e33ec-bf5f-4867-ac17-3e6a396fc013))
+    (fp_line (start 0 -4.435) (end 1.95 -4.435)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 858c8be0-07c0-4223-9c56-434264e5ac22))
+    (fp_line (start 0 4.435) (end -1.95 4.435)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c51fdf92-ee86-489c-a8b6-2764790731bd))
+    (fp_line (start 0 4.435) (end 1.95 4.435)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 31b2fc7f-2dba-48a3-b7e5-a319252384da))
+    (fp_line (start -3.7 -4.58) (end -3.7 4.58)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a3ad6e73-a883-4b9d-bdfc-e3b0b8ef3a8e))
+    (fp_line (start -3.7 4.58) (end 3.7 4.58)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4d6af143-dd6b-4bd9-ad72-2810df902253))
+    (fp_line (start 3.7 -4.58) (end -3.7 -4.58)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 2526521e-6443-4f08-9841-eb5a7addf801))
+    (fp_line (start 3.7 4.58) (end 3.7 -4.58)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b3df3b7b-c900-486a-b60e-9d2b66825f3c))
+    (fp_line (start -1.95 -3.35) (end -0.975 -4.325)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1c531e19-a08f-44f5-995f-dad79bab0aaf))
+    (fp_line (start -1.95 4.325) (end -1.95 -3.35)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 06783c3f-0cee-4993-b87d-a788490603db))
+    (fp_line (start -0.975 -4.325) (end 1.95 -4.325)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2e0342dd-7136-490c-b68b-2c8b38df01fd))
+    (fp_line (start 1.95 -4.325) (end 1.95 4.325)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 1ae83746-92b8-4012-b965-f1560e5e4e3e))
+    (fp_line (start 1.95 4.325) (end -1.95 4.325)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d6f0ea54-6be8-4adf-9dd9-f9090b7c781a))
+    (pad "1" smd roundrect (at -2.475 -3.81) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 59 "Net-(D7-A)") (pintype "output") (tstamp c1680812-6184-4386-8d8c-0b07636c644a))
+    (pad "2" smd roundrect (at -2.475 -2.54) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 200 "Net-(U2A--)") (pinfunction "-") (pintype "input") (tstamp 6495efb0-3b24-4a35-97f3-61cda126e2b7))
+    (pad "3" smd roundrect (at -2.475 -1.27) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "+") (pintype "input") (tstamp bdee1555-b594-4cb0-92d8-27c855cf28c4))
+    (pad "4" smd roundrect (at -2.475 0) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 26 "+5V") (pinfunction "V+") (pintype "power_in") (tstamp bb7e01d9-00e1-41e4-8e05-c56545a16fab))
+    (pad "5" smd roundrect (at -2.475 1.27) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "+") (pintype "input") (tstamp e62523f0-dae7-4da8-816c-c922ac2249c8))
+    (pad "6" smd roundrect (at -2.475 2.54) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 201 "Net-(U2B--)") (pinfunction "-") (pintype "input") (tstamp bedf24a1-8b45-4d48-8595-96ddf6607231))
+    (pad "7" smd roundrect (at -2.475 3.81) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 61 "Net-(D8-A)") (pintype "output") (tstamp 58c44e1c-2cfa-40cd-b359-30e8e015cb62))
+    (pad "8" smd roundrect (at 2.475 3.81) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 69 "Net-(D12-A)") (pintype "output") (tstamp 4c0b328d-b602-4352-b4f8-d0bc09bb96e7))
+    (pad "9" smd roundrect (at 2.475 2.54) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 205 "Net-(U2C--)") (pinfunction "-") (pintype "input") (tstamp 8e666dc9-a10b-47c8-9af9-7fb538edcd66))
+    (pad "10" smd roundrect (at 2.475 1.27) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 13 "Net-(U2C-+)") (pinfunction "+") (pintype "input") (tstamp 9dc312c4-b610-4f29-8911-e3809be1742c))
+    (pad "11" smd roundrect (at 2.475 0) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 27 "-5V") (pinfunction "V-") (pintype "power_in") (tstamp 6c1db7bd-1d15-44d9-b565-60256de04afc))
+    (pad "12" smd roundrect (at 2.475 -1.27) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 12 "Net-(U2D-+)") (pinfunction "+") (pintype "input") (tstamp 7d0edfe9-922f-408d-923d-2093cf9b4795))
+    (pad "13" smd roundrect (at 2.475 -2.54) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 204 "Net-(U2D--)") (pinfunction "-") (pintype "input") (tstamp ca2d80e4-0734-455f-9caa-1bfbf781c862))
+    (pad "14" smd roundrect (at 2.475 -3.81) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 67 "Net-(D11-A)") (pintype "output") (tstamp 11fe84c8-1a09-49f6-b5d0-0049c8978e76))
+    (model "${KICAD6_3DMODEL_DIR}/Package_SO.3dshapes/SOIC-14_3.9x8.7mm_P1.27mm.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical" (layer "F.Cu")
+    (tstamp e9eb6192-24ac-4d57-8b0a-add0d6bf64cd)
+    (at 77.343 107.193 180)
+    (descr "Through hole straight pin header, 1x02, 2.54mm pitch, single row")
+    (tags "Through hole pin header THT 1x02 2.54mm single row")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "exclude_from_bom" "")
+    (property "ki_description" "Generic connector, single row, 01x02, script generated (kicad-library-utils/schlib/autogen/connector/)")
+    (property "ki_keywords" "connector")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/fb8bc4d8-347c-47e4-b394-e8f5a35e6073")
+    (attr through_hole exclude_from_bom)
+    (fp_text reference "J6" (at -2.159 2.545 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 74beb9eb-83bd-4cc6-bdb2-f3a9329df451)
+    )
+    (fp_text value "Conn_01x02" (at 0 4.87) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 6ef48e85-6ab0-4536-8246-3135d177c1e9)
+    )
+    (fp_text user "${REFERENCE}" (at 0 1.27 90) (layer "F.Fab")
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 44eab24e-4c70-4597-b376-56898501be17)
+    )
+    (fp_line (start -1.33 -1.33) (end 0 -1.33)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 033dfa68-9e0a-4cbc-a4a0-0d6f24478de9))
+    (fp_line (start -1.33 0) (end -1.33 -1.33)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 238fd0fe-e22b-46c2-96d7-da75ed4dbce6))
+    (fp_line (start -1.33 1.27) (end -1.33 3.87)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp abc5fd4d-8ca9-486c-8147-2cde27722623))
+    (fp_line (start -1.33 1.27) (end 1.33 1.27)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 89430c3d-4a0d-4be8-91cf-d34608319160))
+    (fp_line (start -1.33 3.87) (end 1.33 3.87)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4c9034e5-9079-4e18-85ee-b0e08ba74145))
+    (fp_line (start 1.33 1.27) (end 1.33 3.87)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6e490db1-a592-43ec-8070-76203b08a82b))
+    (fp_line (start -1.8 -1.8) (end -1.8 4.35)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7791925f-09ac-454a-9441-7d1d8f94ae36))
+    (fp_line (start -1.8 4.35) (end 1.8 4.35)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 656b569d-20be-40a3-a3de-71c7f41f51d9))
+    (fp_line (start 1.8 -1.8) (end -1.8 -1.8)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4eb35709-e151-4e8d-8541-89eb144851c8))
+    (fp_line (start 1.8 4.35) (end 1.8 -1.8)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 77611799-8645-4bc0-b5e6-d9171ce2cf44))
+    (fp_line (start -1.27 -0.635) (end -0.635 -1.27)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 65906507-0b9a-4a67-b087-9e000d2a585e))
+    (fp_line (start -1.27 3.81) (end -1.27 -0.635)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f853a54f-a884-42fc-8ff3-8f0c454280fd))
+    (fp_line (start -0.635 -1.27) (end 1.27 -1.27)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 373eed0b-4712-4120-ad3a-4c692fac4ff4))
+    (fp_line (start 1.27 -1.27) (end 1.27 3.81)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 82f53d17-7e5a-4656-a6fc-de260e178419))
+    (fp_line (start 1.27 3.81) (end -1.27 3.81)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 315f2239-b6df-42ae-9dc6-040269795807))
+    (pad "1" thru_hole rect (at 0 0 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 107 "Net-(J6-Pin_1)") (pinfunction "Pin_1") (pintype "passive") (tstamp 0896a16d-2511-40d5-9dc5-96a09a306c04))
+    (pad "2" thru_hole oval (at 0 2.54 180) (size 1.7 1.7) (drill 1) (layers "*.Cu" "*.Mask")
+      (net 39 "WCH_VCC") (pinfunction "Pin_2") (pintype "passive") (tstamp 04eaa2ef-7501-4d2c-acc4-a7e79c27526c))
+    (model "${KICAD6_3DMODEL_DIR}/Connector_PinHeader_2.54mm.3dshapes/PinHeader_1x02_P2.54mm_Vertical.wrl" hide
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp ea748013-a0db-45f3-b9a8-1ba7adf091ed)
+    (at 55.118 78.867)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/11564a8c-b221-4c9b-a14c-7c876e69864a")
+    (attr smd)
+    (fp_text reference "C22" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 5a33113a-9b1a-4e92-bf54-6f8bbc8a645e)
+    )
+    (fp_text value "100nF/50V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp b924b5cf-fae0-4bc9-be20-1213186b48cc)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 662ab623-1e7e-4811-89c5-50d05d88cefa)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 96c6afc8-d5c3-4ca4-885d-f850544e469f))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 44c5f687-1289-4020-bf2c-a50d7436e0a5))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8330379e-afd3-47d4-924e-2839711c2b26))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c1948b1b-c236-4f3e-8d0b-861ff44a3139))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e6ac64a9-cc69-43eb-8e73-34f3acd19cbc))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 29c0539d-7942-4e73-a3e1-a2940b2ae9f5))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 46bc920a-6990-4247-bb62-351e8f320a02))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp e3425c01-62dd-4fa4-ba5b-7d244c19a8ff))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 76c6ae03-44e0-48d3-a3f8-78baed235d47))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp eb511bee-d2a2-4a33-961a-51a2592695f7))
+    (pad "1" smd roundrect (at -0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 27 "-5V") (pintype "passive") (tstamp 5256d16e-e99d-4f72-85c1-587044dfda05))
+    (pad "2" smd roundrect (at 0.775 0) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp d5a61c62-bfb3-400b-bd77-68cb51f5ef0d))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp eb79a8fe-fbb9-4169-83dc-42f6664264fd)
+    (at 55.626 37.084 90)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/ce4df108-bb14-4343-b3c3-24d153e6d2a0")
+    (attr smd)
+    (fp_text reference "R82" (at 0 -1.43 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp e3aa7a60-4d12-43a6-bc24-dc13be9d6dca)
+    )
+    (fp_text value "1K" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 14f4151a-0521-4ff8-ae31-f678474a66a0)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 44bf9377-49bf-459d-8310-808ae6690475)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8097d1dd-e7d4-4c6f-8974-13d981888523))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5d9b8832-f126-4c8e-91e8-3c04219598f3))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c5f4c2e2-270c-4363-845b-882bd3059484))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 309db615-e72f-4d92-804a-70d68c107822))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c03b2f43-4cd8-4656-9846-fc43d4ee9b22))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9b34d9a1-8876-411d-9092-d281a7a8e6e6))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0aa70a4b-8a9f-4e77-9fe1-f7bacd70d791))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b4d8015d-08c8-4173-80d3-922ae5bced2e))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp dfa68513-ca59-4a53-98d0-ac3e0f57ef57))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a127071f-60e0-4325-b5d1-c95faae8a5cb))
+    (pad "1" smd roundrect (at -0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 62 "/frontend/OPA1") (pintype "passive") (tstamp 7f4101f0-5759-47f4-9512-56b06d533891))
+    (pad "2" smd roundrect (at 0.825 0 90) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp cffee64b-7149-43b7-acb4-9cfbd55c02f4))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp ebe6aa11-9af2-42b9-8aed-39335a2f85c5)
+    (at 42.926 50.419)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/581ff647-53fd-453a-bad6-67c218df31be")
+    (attr smd)
+    (fp_text reference "R12" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 5f6fee92-e1dc-45c0-b5bb-87f922b60abe)
+    )
+    (fp_text value "NC" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp e95945e1-527d-447b-8931-0bd95b7b6dd4)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp b8708ae0-669d-40ff-8a31-6902d1520df0)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp c32ef6c9-2513-4f4a-ae86-b3ee0ebc2411))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d4222ede-1a6e-4cb8-8de8-546eb83603e0))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 5e538a10-6317-4e6b-99fe-e55d83eae01c))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1c798dd6-e43d-4a78-8161-f1d47a6e5999))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 86a89806-ccf6-4eb8-8559-c6ed522a9479))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7e3eb6de-68ff-4e15-92af-08fdf7a31695))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 238c39fd-085d-440c-805b-27e53cff6017))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 06c38a8b-af94-4078-8ab9-71a186482395))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3ace70e6-d44a-4b70-9b6c-7851264d4e22))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 867cd049-5af9-429a-84d3-9b02acd10aca))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 199 "Net-(U1B--)") (pintype "passive") (tstamp 49633848-b73c-4ff2-9946-03bc21583f23))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 127 "Net-(R11-Pad2)") (pintype "passive") (tstamp 42292a7d-1813-4f2c-b259-16a0b017ed11))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_Array_Convex_4x0603" (layer "F.Cu")
+    (tstamp ee7cb7f2-4165-40f7-9f0b-205e906364c7)
+    (at 86.995 43.053)
+    (descr "Chip Resistor Network, ROHM MNR14 (see mnr_g.pdf)")
+    (tags "resistor array")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "4 resistor network, parallel topology")
+    (property "ki_keywords" "R network parallel topology isolated")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/e1f1610b-d7c4-4363-96d2-c40c6853b82f")
+    (attr smd)
+    (fp_text reference "RN10" (at 3.048 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 3dbdd9db-1853-41c4-99c1-52981e677d03)
+    )
+    (fp_text value "4.7K" (at 0 2.8) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 414b9dd9-3bc9-404b-8086-5aaa956ffec0)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.5 0.5) (thickness 0.075)))
+      (tstamp e63fa73f-1136-4269-8ee8-3849b0039d16)
+    )
+    (fp_line (start 0.5 -1.68) (end -0.5 -1.68)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 20e03036-8a28-4408-a9e0-6e385d56284a))
+    (fp_line (start 0.5 1.68) (end -0.5 1.68)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 635e8982-8c6f-4a68-a57a-87ef3d3abed7))
+    (fp_line (start -1.55 -1.85) (end -1.55 1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6ecfbada-e77e-4446-82af-b6f46a93cf11))
+    (fp_line (start -1.55 -1.85) (end 1.55 -1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 628bc9e7-1029-402f-98a4-ca45fb8064c9))
+    (fp_line (start 1.55 1.85) (end -1.55 1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d6ff8cbe-aad1-4f81-be62-2129f6dc87d2))
+    (fp_line (start 1.55 1.85) (end 1.55 -1.85)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f3aa979b-4c1c-41a6-baa2-c9965d0bd522))
+    (fp_line (start -0.8 -1.6) (end 0.8 -1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0b9c1956-d68b-42cd-9912-f1dabdefe52a))
+    (fp_line (start -0.8 1.6) (end -0.8 -1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 58ce35fe-dff1-441c-acb7-87c2ba1c0c98))
+    (fp_line (start 0.8 -1.6) (end 0.8 1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp fe8565a1-81ee-4612-a0ac-6a48f6e57f99))
+    (fp_line (start 0.8 1.6) (end -0.8 1.6)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b41c2297-11b6-4eaa-aff7-09887e3f22b3))
+    (pad "1" smd rect (at -0.9 -1.2) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 154 "/interface/LED5") (pinfunction "R1.1") (pintype "passive") (tstamp ef6a376c-31ff-42d9-9ad3-d7e15a749ecd))
+    (pad "2" smd rect (at -0.9 -0.4) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 155 "/interface/LED6") (pinfunction "R2.1") (pintype "passive") (tstamp eb899ae7-0543-42ac-84fd-335f0295f0f2))
+    (pad "3" smd rect (at -0.9 0.4) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 156 "/interface/LED7") (pinfunction "R3.1") (pintype "passive") (tstamp ef2e86d2-46ce-40a3-954c-cf23bcdf6f66))
+    (pad "4" smd rect (at -0.9 1.2) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 149 "/interface/LED8") (pinfunction "R4.1") (pintype "passive") (tstamp e6eeb9ef-723c-4123-97dd-5d6729b33d97))
+    (pad "5" smd rect (at 0.9 1.2) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 97 "Net-(D39-A)") (pinfunction "R4.2") (pintype "passive") (tstamp 58d2f5a5-3969-4107-9271-cc89f72813a0))
+    (pad "6" smd rect (at 0.9 0.4) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 96 "Net-(D38-A)") (pinfunction "R3.2") (pintype "passive") (tstamp d1423db9-aafb-419e-a793-9a03025d8c23))
+    (pad "7" smd rect (at 0.9 -0.4) (size 0.8 0.4) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 95 "Net-(D37-A)") (pinfunction "R2.2") (pintype "passive") (tstamp ac5fad2b-8d46-4f51-9c3e-34f6e71c83b5))
+    (pad "8" smd rect (at 0.9 -1.2) (size 0.8 0.5) (layers "F.Cu" "F.Paste" "F.Mask")
+      (net 94 "Net-(D36-A)") (pinfunction "R1.2") (pintype "passive") (tstamp bac33fce-1470-4ca0-957e-29f3a48894be))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_Array_Convex_4x0603.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Connector_PinSocket_2.00mm:PinSocket_1x04_P2.00mm_Vertical" (layer "F.Cu")
+    (tstamp efd30bc8-2fe3-410a-95b5-6ffb0d54b03e)
+    (at 83.344 24.384 90)
+    (descr "Through hole straight socket strip, 1x04, 2.00mm pitch, single row (from Kicad 4.0.7), script generated")
+    (tags "Through hole socket strip THT 1x04 2.00mm single row")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Generic connector, single row, 01x04, script generated (kicad-library-utils/schlib/autogen/connector/)")
+    (property "ki_keywords" "connector")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/2b623c30-ca01-48a5-ab6b-dbd1aafb2bae")
+    (attr through_hole)
+    (fp_text reference "J4" (at 0 -1.556 270) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp c2194621-2db8-4909-b335-b3e9673c9c12)
+    )
+    (fp_text value "Conn_01x04" (at 0 8.5 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp f335bb1b-bdc9-498c-bb79-229d899a6c6f)
+    )
+    (fp_text user "${REFERENCE}" (at 0 3) (layer "F.Fab")
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 916b37fb-108a-4dc9-b04e-16386b267e79)
+    )
+    (fp_line (start -1.06 1) (end -1.06 7.06)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 7d3ac584-f1d9-4642-b3d4-f446ae3581b6))
+    (fp_line (start -1.06 1) (end 1.06 1)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d39a3152-5294-45fc-8af4-afbcd28a0960))
+    (fp_line (start -1.06 7.06) (end 1.06 7.06)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 8d8cd5d9-1aa6-4aba-8601-aabc14e9ea18))
+    (fp_line (start 0 -1.06) (end 1.06 -1.06)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bf998ea0-7ef4-4e22-a267-12b4496b04ea))
+    (fp_line (start 1.06 -1.06) (end 1.06 0)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 69d77f88-83f7-4690-a9ad-0fb48ec2c9a7))
+    (fp_line (start 1.06 1) (end 1.06 7.06)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1502a76d-95dc-46b7-84aa-459e14368ebd))
+    (fp_line (start -1.5 -1.5) (end 1.5 -1.5)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9a3349c2-dce3-4259-a388-3eb79778e122))
+    (fp_line (start -1.5 7.5) (end -1.5 -1.5)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp acb28a99-1c99-407b-93bc-45ddec1b8761))
+    (fp_line (start 1.5 -1.5) (end 1.5 7.5)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7b267617-4ef1-4d68-8c34-0e772f27e99b))
+    (fp_line (start 1.5 7.5) (end -1.5 7.5)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 15b8b5ac-592f-43ab-bf5d-65cb2e5a0235))
+    (fp_line (start -1 -1) (end 0.5 -1)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9ada9d33-78d5-4a59-b937-dd61b8867aa4))
+    (fp_line (start -1 7) (end -1 -1)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 49f89035-ad60-4cd6-8bc4-ae199aa6053d))
+    (fp_line (start 0.5 -1) (end 1 -0.5)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 28907a61-7c91-453a-b094-a4e2f6c6e676))
+    (fp_line (start 1 -0.5) (end 1 7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp fa977112-3ba4-4188-bf03-824e63cf1eff))
+    (fp_line (start 1 7) (end -1 7)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 71b8e928-f91c-4bf2-b317-be791237a243))
+    (pad "1" thru_hole rect (at 0 0 90) (size 1.35 1.35) (drill 0.8) (layers "*.Cu" "*.Mask")
+      (net 37 "STM_VCC") (pinfunction "Pin_1") (pintype "passive") (tstamp 19ec362c-fef8-4de7-a8ff-baa408c9a468))
+    (pad "2" thru_hole oval (at 0 2 90) (size 1.35 1.35) (drill 0.8) (layers "*.Cu" "*.Mask")
+      (net 103 "SWDIO") (pinfunction "Pin_2") (pintype "passive") (tstamp d020780e-2bdf-4903-bd74-2137e48bf892))
+    (pad "3" thru_hole oval (at 0 4 90) (size 1.35 1.35) (drill 0.8) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_3") (pintype "passive") (tstamp 19e13228-b63d-43eb-b27a-44ca4feafeda))
+    (pad "4" thru_hole oval (at 0 6 90) (size 1.35 1.35) (drill 0.8) (layers "*.Cu" "*.Mask")
+      (net 104 "SWCLK") (pinfunction "Pin_4") (pintype "passive") (tstamp 3b52d37f-3853-49b0-b522-4ec897596378))
+    (model "${KICAD6_3DMODEL_DIR}/Connector_PinSocket_2.00mm.3dshapes/PinSocket_1x04_P2.00mm_Vertical.wrl" hide
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp f1bd863c-a386-40d4-9667-3af8997c482b)
+    (at 42.926 103.759)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/1f475b57-2f93-4e0d-96aa-8be01c30c141")
+    (attr smd)
+    (fp_text reference "R52" (at 0 2.286) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 48caf651-ccfa-439d-9c9f-3ad3bf4972cb)
+    )
+    (fp_text value "NC" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 25d5bb96-129f-4814-baa2-358e017ede9b)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 6cdbc305-c424-454e-a681-b54424ed7f8b)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 86b29075-4341-4b19-a33b-bc3488efa885))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 9ce2738a-0dcb-4870-b5fc-d64c9177fcb8))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7d1d09d7-f1a4-4a1e-b300-03064a767320))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 65dc4d53-b0ea-46cc-89c9-800036c9def7))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 23529afa-003d-4946-a18f-652225399b20))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 98f66523-a460-4ff7-97fe-16eb81282c1a))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ec0fc404-8728-4efd-8a41-8fb8ac6cf9a8))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7015fbbf-0ec9-42fa-b15a-6c0ea79d0414))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d66538d4-8bdd-49c2-b0e4-006d64a79858))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f8c08874-cd58-4834-bab9-ead18f9740dd))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 209 "Net-(U4B--)") (pintype "passive") (tstamp 10fce281-5cb7-42e8-8a59-766b7960b814))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 141 "Net-(R51-Pad2)") (pintype "passive") (tstamp 3ec67809-f1b0-4913-88fd-7934f6163ae8))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp f32853cc-348c-4574-aa5a-c3b7792c5500)
+    (at 42.926 93.091)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/e3051c48-5e8c-42c5-b4e9-843eb63680e2")
+    (attr smd)
+    (fp_text reference "R43" (at 2.032 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 9db0bcda-0d92-4c76-b50d-1a83af5fcd42)
+    )
+    (fp_text value "3.3K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp b2d3f36f-c803-4556-9738-a307c11428a4)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 7d73f509-e1be-4347-ba66-1ef40ce89c00)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 373efe5a-08c9-41e1-9796-e73ec5739aeb))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5788a9dc-d6e5-43c5-9801-63fbf6152ab4))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp aad1a9ae-760e-473e-9656-3f08c7ec331e))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 2b401117-b7ea-4a93-8f65-383f262a51da))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 74c8102e-91b7-40d4-8744-6638e7d2413b))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 67b02b1b-aeae-49b4-8a36-98de58429ded))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp af829094-d90b-4ca5-9771-36563c0e4c52))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 37159eff-d230-44c5-ad99-96eff4dc8bda))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 77721edf-1d85-4ef6-abde-83ab279e5080))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b3b10ddc-99d0-482a-a83c-96e407f1bfa6))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 19 "Net-(C11-Pad2)") (pintype "passive") (tstamp f456abc1-f845-4789-85b0-8bc5f42c99af))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 208 "Net-(U4A--)") (pintype "passive") (tstamp 91252479-f273-4897-9c0f-dc762a5d5a40))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:JP_0603" (layer "F.Cu")
+    (tstamp f3f7c441-11e0-456b-ad19-a17fc3be82dc)
+    (at 58.039 28.829 -90)
+    (descr "0603 短接")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "exclude_from_bom" "")
+    (property "ki_description" "Jumper, 2-pole, open")
+    (property "ki_keywords" "Jumper SPST")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/ea2edfb5-1b38-419a-ae2c-b28528fad5f5")
+    (attr smd exclude_from_bom)
+    (fp_text reference "JP4" (at -6.096 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp b7fbd7b0-43b9-4466-b963-fe9dc6086e34)
+    )
+    (fp_text value "Jumper_2_Open" (at 0 1.524 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp dfc5e7cf-2ab1-4301-a1db-33f97b945567)
+    )
+    (fp_line (start -1.397 -0.635) (end 1.397 -0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bdb05929-72fd-405d-98dc-c418f8b09440))
+    (fp_line (start -1.397 0.635) (end -1.397 -0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 0e697ce3-b31c-4bd6-8959-bd8bc94d76bc))
+    (fp_line (start 1.397 -0.635) (end 1.397 0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp abbfcc64-3ea7-4b92-a61f-569a7a60796e))
+    (fp_line (start 1.397 0.635) (end -1.397 0.635)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bbe5a7bc-fd29-4279-8253-e7238c889c93))
+    (fp_poly
+      (pts
+        (xy 1.1 0.44)
+        (xy -1.12 0.44)
+        (xy -1.12 -0.43)
+        (xy 1.1 -0.43)
+      )
+
+      (stroke (width 0.1) (type solid)) (fill solid) (layer "F.Mask") (tstamp 2e532ca8-75a4-4eec-a96e-78225498f052))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 17a6b0fc-c2b1-4f6d-bfb2-ebabcff0fe60))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9899b100-bf04-4c2b-93bc-fddb066cca15))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e985efa0-8268-4f7f-82b7-61ce3f1e4b6b))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 1753fe7b-59b1-4e73-96ea-1bf84d38e0a8))
+    (pad "1" smd custom (at -0.725 0 270) (size 0.3 0.3) (layers "F.Cu" "F.Mask")
+      (net 9 "GND") (pinfunction "A") (pintype "passive") (zone_connect 2) (thermal_bridge_angle 45)
+      (options (clearance outline) (anchor rect))
+      (primitives
+        (gr_poly
+          (pts
+            (xy -0.5 -0.5)
+            (xy 0.3 -0.5)
+            (xy 0.8 0)
+            (xy 0.3 0.5)
+            (xy -0.5 0.5)
+          )
+          (width 0) (fill yes))
+      ) (tstamp 04a2eac8-1b21-4fdd-8da8-dc68e735b16f))
+    (pad "2" smd custom (at 0.725 0 270) (size 0.3 0.3) (layers "F.Cu" "F.Mask")
+      (net 121 "SET4") (pinfunction "B") (pintype "passive") (zone_connect 2) (thermal_bridge_angle 45)
+      (options (clearance outline) (anchor rect))
+      (primitives
+        (gr_poly
+          (pts
+            (xy -0.8 -0.5)
+            (xy 0.5 -0.5)
+            (xy 0.5 0.5)
+            (xy -0.8 0.5)
+            (xy -0.3 0)
+          )
+          (width 0) (fill yes))
+      ) (tstamp 030711a2-02c6-41c9-98b1-846960c243ad))
+  )
+
+  (footprint "LED_SMD:LED_0603_1608Metric" (layer "F.Cu")
+    (tstamp f60fc745-66b2-48eb-bb0f-b419cd472a52)
+    (at 96.2405 36.195 180)
+    (descr "LED SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator")
+    (tags "LED")
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Light emitting diode")
+    (property "ki_keywords" "LED diode")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/f58bfcae-a904-43d0-b88f-13ffdfefc0bf")
+    (attr smd)
+    (fp_text reference "D36" (at 2.6415 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 2faef17a-eac9-455b-ace9-f5d2c65225fa)
+    )
+    (fp_text value "BLUE_LED" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp ffd06d32-19ac-4b72-8faf-dac19ba7fd1a)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp af70866b-2ba0-4f28-b059-27c77e3397ca)
+    )
+    (fp_line (start -1.485 -0.735) (end -1.485 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp eb3d94c8-d166-48cd-b61e-19460e639ea2))
+    (fp_line (start -1.485 0.735) (end 0.8 0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bf7c9b01-75e9-4550-be67-a62a0842429f))
+    (fp_line (start 0.8 -0.735) (end -1.485 -0.735)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp ba7eee06-9331-4ebc-9777-122cf020e34b))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp fc4e4d71-c0cc-4609-b92d-613f18881230))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6c0731ec-8946-41fe-bd2e-3277db808c64))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 59d62c3e-eba4-4d28-a6a7-3c6178b8bec1))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c3160cad-af07-47f9-9f4d-1a7c10bbb230))
+    (fp_line (start -0.8 -0.1) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 38c63bdc-0ab6-479e-8c99-9deff8c50376))
+    (fp_line (start -0.8 0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 36cfa6bc-cf0d-4f48-909e-d49bd8389e5c))
+    (fp_line (start -0.5 -0.4) (end -0.8 -0.1)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9d3d1ddb-8e9f-4b28-ba4e-79f924e04837))
+    (fp_line (start 0.8 -0.4) (end -0.5 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ebe78073-ece2-44d7-8e08-63178525c1c4))
+    (fp_line (start 0.8 0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c41b993e-b708-4d08-8ea3-8503332127c8))
+    (pad "1" smd roundrect (at -0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "K") (pintype "passive") (tstamp 4acbdea7-4495-4526-b1a7-9a4a250cdc15))
+    (pad "2" smd roundrect (at 0.7875 0 180) (size 0.875 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 94 "Net-(D36-A)") (pinfunction "A") (pintype "passive") (tstamp 5512e4ad-7593-4c68-b916-391f70d796b8))
+    (model "${KICAD6_3DMODEL_DIR}/LED_SMD.3dshapes/LED_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp f6307461-9fdc-45e0-b04a-65f63a26affa)
+    (at 46.101 85.979)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/b63350c7-9263-4306-bd45-9602f2e1612d")
+    (attr smd)
+    (fp_text reference "R56" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 5e677c3a-1ff0-4d65-867d-ed99898dfe99)
+    )
+    (fp_text value "0R" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp b5172775-c1b0-471c-b6ae-e0b85cfda6b1)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 9745d279-d24f-4191-bb1a-b9a93e12caa2)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 45b08c36-8e01-4fe7-ad71-e9c45fa9aae8))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 62d27efb-987b-47f9-a5fd-0cd44c130c77))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp fcf05ab6-bf3b-4928-94b5-32bc674a753e))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7348f10a-2800-48cc-bc0e-1a6b7a7af571))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 877ad932-8c20-49cf-bd0b-7cdaf59558b4))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7d4c7d39-284d-470c-9333-d95669780bd3))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 87eb6b71-826b-4881-be6d-b1b9fbf851af))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp bd9e1381-7bcc-43b3-a737-a878abadcc90))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ec07a6e3-b76f-4028-8983-32c48105b630))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 588c8826-498b-4b10-b971-779ac47bc49f))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 139 "Net-(R47-Pad2)") (pintype "passive") (tstamp b813c91f-234e-4e7f-b2cc-49f1ab0efee1))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 73 "Net-(D18-A)") (pintype "passive") (tstamp d2a09633-b9de-46d8-aee9-29cc4010a07e))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp f67cc3e0-46a8-49e6-a015-8f7d678c4d47)
+    (at 42.926 89.535)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/7cb6f8eb-164d-4c8e-9446-7967ebce197f")
+    (attr smd)
+    (fp_text reference "R50" (at 0 -1.143) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 29428e89-3453-47a3-9c38-cbac70e646ee)
+    )
+    (fp_text value "NC" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp c50aff3e-81f2-4a40-bde9-a0d2dc690de1)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 7168a768-c30c-4a6a-b89f-d49d6fed9156)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6d7b9873-22fe-4d48-bc42-c448598c676a))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f8a9a065-0780-47bc-b1be-3a49c6910331))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 2ba9f271-060e-4461-8ae1-3a368a536d65))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f3e7e642-b4b0-46fa-9b9c-ec989f260f96))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 18189d58-cc43-4f73-9c50-b7910c783759))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d5722653-d278-4823-9a75-553a6600fbed))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 97a49445-6488-4a75-acc9-36bd47a55961))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 09c49f3d-f730-453f-94cd-f54c1c4becc6))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 7d6574c5-59ec-47f0-bdb1-f904e5bb2ba8))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 65ef2610-1803-43d3-826b-9ccd0cbdab3f))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 208 "Net-(U4A--)") (pintype "passive") (tstamp 1aad357f-42b8-4bfd-bd14-b34022b08100))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 140 "Net-(R49-Pad2)") (pintype "passive") (tstamp c1025fb4-63c7-47de-b69d-24ab7b5937a8))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm" (layer "F.Cu")
+    (tstamp f74186f2-89f4-4413-ab09-5e051468c6f7)
+    (at 79.883 33.147 180)
+    (descr "SOIC, 8 Pin (JEDEC MS-012AA, https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/soic_narrow-r/r_8.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py")
+    (tags "SOIC SO")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/100d3ceb-a6da-446c-a63c-1d6e6c7a6da8")
+    (attr smd)
+    (fp_text reference "U9" (at -4.445 -2.286) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 1dd6889b-d42e-40ca-ba72-7070e6c4aa7f)
+    )
+    (fp_text value "CH340N" (at 0 3.4) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 8af174e9-3234-44f9-b947-6706a09b1565)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.98 0.98) (thickness 0.15)))
+      (tstamp 5af0f3af-7f2a-4209-8d27-77358739dee5)
+    )
+    (fp_line (start 0 -2.56) (end -3.45 -2.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp bdd17cc8-d7c0-41b7-a640-eca9a47cb6ae))
+    (fp_line (start 0 -2.56) (end 1.95 -2.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f58de8ee-cd5a-43df-b68c-47e6c0ea01be))
+    (fp_line (start 0 2.56) (end -1.95 2.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 0d9e1950-2c5b-440e-969d-363cb354b6d6))
+    (fp_line (start 0 2.56) (end 1.95 2.56)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6a6d4246-60ff-4e15-9bac-e398b48a94b3))
+    (fp_line (start -3.7 -2.7) (end -3.7 2.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f8f69c89-df56-4083-a7f6-fd7c67d4eb44))
+    (fp_line (start -3.7 2.7) (end 3.7 2.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 8dabaaa6-cb8a-49e4-8d3e-c3cfa4a259f4))
+    (fp_line (start 3.7 -2.7) (end -3.7 -2.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 60d8f14c-1133-4707-bd79-8beb344ce34f))
+    (fp_line (start 3.7 2.7) (end 3.7 -2.7)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp a60f2b25-b8e4-4b5f-a6b6-eb464b93eff5))
+    (fp_line (start -1.95 -1.475) (end -0.975 -2.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9ca2352d-dba9-4e44-9d19-854cdf53b943))
+    (fp_line (start -1.95 2.45) (end -1.95 -1.475)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b56dbd3c-2ce3-4207-8f43-14253c0f3451))
+    (fp_line (start -0.975 -2.45) (end 1.95 -2.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c9d9bbfe-1166-4e0d-b921-be15238f5af4))
+    (fp_line (start 1.95 -2.45) (end 1.95 2.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8cde30ce-da51-42ab-96e8-5d2764a8f8c1))
+    (fp_line (start 1.95 2.45) (end -1.95 2.45)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6b896ece-29a2-48bc-9ef4-616d312ae117))
+    (pad "1" smd roundrect (at -2.475 -1.905 180) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 89 "/interface/USB2_DP") (pinfunction "UDP") (pintype "passive") (tstamp a9c04789-d0b2-4d59-89b2-55449d22217a))
+    (pad "2" smd roundrect (at -2.475 -0.635 180) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 88 "/interface/USB2_DN") (pinfunction "UDN") (pintype "passive") (tstamp 3b74ff29-699e-4bbb-bcf7-c5b560e96b3d))
+    (pad "3" smd roundrect (at -2.475 0.635 180) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "GND") (pintype "passive") (tstamp 82be32b9-b603-47de-90e7-73feff3c2ae2))
+    (pad "4" smd roundrect (at -2.475 1.905 180) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 236 "unconnected-(U9-RTS#-Pad4)") (pinfunction "RTS#") (pintype "passive+no_connect") (tstamp e6769a84-4ce9-43a7-b3c7-a92ad1bbc4f7))
+    (pad "5" smd roundrect (at 2.475 1.905 180) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 37 "STM_VCC") (pinfunction "VCC") (pintype "passive") (tstamp 0153277a-bd77-4c1d-a734-f242b9d840e9))
+    (pad "6" smd roundrect (at 2.475 0.635 180) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 106 "/smapling/RXD") (pinfunction "TXD") (pintype "passive") (tstamp 1a0c34fa-df1f-4ae4-b87d-fb831c37fe2f))
+    (pad "7" smd roundrect (at 2.475 -0.635 180) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 105 "/smapling/TXD") (pinfunction "RXD") (pintype "passive") (tstamp 9ddf1ff1-2781-4dd1-a32d-472c73971c8a))
+    (pad "8" smd roundrect (at 2.475 -1.905 180) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 37 "STM_VCC") (pinfunction "V3") (pintype "passive") (tstamp 296a57b6-38a2-45d6-9dcc-30d122a78f25))
+    (model "${KICAD6_3DMODEL_DIR}/Package_SO.3dshapes/SOIC-8_3.9x4.9mm_P1.27mm.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "NewLib:B40B-XADSS-N-A" (layer "F.Cu")
+    (tstamp f96f20f4-ac36-4513-8623-692c8d39ce91)
+    (at 100.056 79.12 90)
+    (property "Sheetfile" "interface.kicad_sch")
+    (property "Sheetname" "interface")
+    (property "ki_description" "Generic connector, double row, 02x20, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/)")
+    (property "ki_keywords" "connector")
+    (path "/8c28bde5-632b-4f6a-a03f-bbd7b805253a/e51c067e-c5db-457e-a0be-8ef038ddde45")
+    (attr through_hole)
+    (fp_text reference "J8" (at 28.193 -4.425 180) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp d01bb346-d4b5-4486-98fa-f58c0f44b0a5)
+    )
+    (fp_text value "Conn_02x20_Odd_Even" (at 0 -3.048 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 2ba6aa40-64b4-410e-be79-a83d051aaa1d)
+    )
+    (fp_line (start -27.5 5.05) (end -27.5 0)
+      (stroke (width 0.3) (type solid)) (layer "F.SilkS") (tstamp 2aeb94a3-923d-4eb5-9252-d58f75e4e565))
+    (fp_line (start -27.5 5.05) (end 27.5 5.05)
+      (stroke (width 0.3) (type solid)) (layer "F.SilkS") (tstamp e5756236-6db3-4667-b0e0-e15d7af06d0f))
+    (fp_line (start -26.5 4) (end -26.5 0)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp b9548b2a-d1c8-4f21-97fa-7a7a21ea116e))
+    (fp_line (start -24 4) (end -26.5 4)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 795410f9-d6b4-42b2-be4f-205f3cff958e))
+    (fp_line (start -24 5) (end -24 4)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp d365e23d-db24-4120-80d4-dbf22108b497))
+    (fp_line (start -23 4) (end -23 5)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp faee1ed4-9fc9-4782-a45c-2b45cfe3782c))
+    (fp_line (start 22.5 -4) (end 26.5 -4)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3819a894-5981-4a56-bd8b-c866c8a519c8))
+    (fp_line (start 22.5 4) (end -23 4)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp fa530493-fd4c-4aa2-bcbf-ae220d7d7092))
+    (fp_line (start 22.5 5) (end 22.5 4)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 5c092a3a-1e79-4889-a94b-6542ab6d386d))
+    (fp_line (start 23.5 4) (end 23.5 5)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1b1c2682-c630-477d-81c8-41509db36244))
+    (fp_line (start 26.5 -4) (end 26.5 -2)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4a06319c-5759-4bc5-b9e1-7768ea81eae0))
+    (fp_line (start 26.5 -2) (end 27.5 -2)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 2fc8c782-419c-4a54-a95e-e087757221c7))
+    (fp_line (start 26.5 -1) (end 26.5 4)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 7232289c-7e41-4195-aa2b-35427fc59589))
+    (fp_line (start 26.5 4) (end 23.5 4)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 139bb50a-d847-43c4-bca5-6e87804a3773))
+    (fp_line (start 27.5 -5.05) (end 22.5 -5.05)
+      (stroke (width 0.3) (type solid)) (layer "F.SilkS") (tstamp f0cd3090-5d33-42fb-b23c-85da1b20f2f9))
+    (fp_line (start 27.5 -5.05) (end 27.5 5.05)
+      (stroke (width 0.3) (type solid)) (layer "F.SilkS") (tstamp d2f8a3ae-4699-4cc4-99c4-3907b280a2b8))
+    (fp_line (start 27.5 -1) (end 26.5 -1)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp be9e8da7-fd7c-4a3b-8346-e17792402150))
+    (fp_rect (start -6.35 5.05) (end -0.762 4.288)
+      (stroke (width 0.12) (type solid)) (fill none) (layer "F.SilkS") (tstamp d52e7e23-7bcc-49f4-8f7a-474d785edd99))
+    (fp_rect (start 6.35 4.288) (end 0.762 5.05)
+      (stroke (width 0.12) (type solid)) (fill none) (layer "F.SilkS") (tstamp fea6c7d5-6948-4c71-9b73-49b348840dbc))
+    (pad "1" thru_hole circle (at -23.75 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 110 "unconnected-(J8-Pin_1-Pad1)") (pinfunction "Pin_1") (pintype "passive+no_connect") (tstamp 52b47bf7-3905-4438-a78b-5f735ab85973))
+    (pad "2" thru_hole circle (at -23.75 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 111 "unconnected-(J8-Pin_2-Pad2)") (pinfunction "Pin_2") (pintype "passive+no_connect") (tstamp fdde3609-7bd8-42b1-9ddb-ca31e0263205))
+    (pad "3" thru_hole circle (at -21.25 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 112 "unconnected-(J8-Pin_3-Pad3)") (pinfunction "Pin_3") (pintype "passive+no_connect") (tstamp ff98ff15-37c3-4b9f-8c0e-6f98d265bb85))
+    (pad "4" thru_hole circle (at -21.25 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 113 "unconnected-(J8-Pin_4-Pad4)") (pinfunction "Pin_4") (pintype "passive+no_connect") (tstamp 42b7bca3-c439-4522-a31c-e6e40182628c))
+    (pad "5" thru_hole circle (at -18.75 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 186 "coin") (pinfunction "Pin_5") (pintype "passive") (tstamp 2a74b45d-ad6e-4394-8361-b7e2e8524e9f))
+    (pad "6" thru_hole circle (at -18.75 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 114 "unconnected-(J8-Pin_6-Pad6)") (pinfunction "Pin_6") (pintype "passive+no_connect") (tstamp d326e2da-7a3e-4bfc-b506-b1e26ebd5d05))
+    (pad "7" thru_hole circle (at -16.25 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 185 "test") (pinfunction "Pin_7") (pintype "passive") (tstamp ec9a512c-01d6-400c-b15c-ac8e7a2d0c03))
+    (pad "8" thru_hole circle (at -16.25 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 115 "unconnected-(J8-Pin_8-Pad8)") (pinfunction "Pin_8") (pintype "passive+no_connect") (tstamp 4c0a68ff-0ff2-4bf3-a1ce-096b6f71840d))
+    (pad "9" thru_hole circle (at -13.75 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 116 "unconnected-(J8-Pin_9-Pad9)") (pinfunction "Pin_9") (pintype "passive+no_connect") (tstamp 2f32445c-1ed4-48c2-a6f8-60b181271f52))
+    (pad "10" thru_hole circle (at -13.75 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 117 "unconnected-(J8-Pin_10-Pad10)") (pinfunction "Pin_10") (pintype "passive+no_connect") (tstamp 933876fb-258f-4c32-8b92-a71bff50b6d8))
+    (pad "11" thru_hole circle (at -11.25 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 122 "unconnected-(J8-Pin_11-Pad11)") (pinfunction "Pin_11") (pintype "passive+no_connect") (tstamp c91830c6-595b-4039-b44b-6c841a97713f))
+    (pad "12" thru_hole circle (at -11.25 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 183 "service") (pinfunction "Pin_12") (pintype "passive") (tstamp bd88faf8-6697-4e8a-a8e1-40ccf1957645))
+    (pad "13" thru_hole circle (at -8.75 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 182 "up") (pinfunction "Pin_13") (pintype "passive") (tstamp 7df10847-990a-4c73-b2c0-7ed06f984d27))
+    (pad "14" thru_hole circle (at -8.75 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 181 "down") (pinfunction "Pin_14") (pintype "passive") (tstamp ba7ad3eb-2cc7-460e-8a51-c77acd81461a))
+    (pad "15" thru_hole circle (at -6.25 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 123 "unconnected-(J8-Pin_15-Pad15)") (pinfunction "Pin_15") (pintype "passive+no_connect") (tstamp eb99c68f-06cd-443f-8b2d-c820387810d7))
+    (pad "16" thru_hole circle (at -6.25 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 124 "unconnected-(J8-Pin_16-Pad16)") (pinfunction "Pin_16") (pintype "passive+no_connect") (tstamp 9ff0e386-e86a-4cad-898b-6adc1cb03740))
+    (pad "17" thru_hole circle (at -3.75 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 184 "enter") (pinfunction "Pin_17") (pintype "passive") (tstamp 0c463452-8027-40f4-b122-c22026e8aa4c))
+    (pad "18" thru_hole circle (at -3.75 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 125 "unconnected-(J8-Pin_18-Pad18)") (pinfunction "Pin_18") (pintype "passive+no_connect") (tstamp ddaf7c93-1e10-4aa8-817c-0e030e8e7bd7))
+    (pad "19" thru_hole circle (at -1.25 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_19") (pintype "passive") (tstamp a92f0034-435f-4e1e-999a-9ff2dc243c3f))
+    (pad "20" thru_hole circle (at -1.25 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_20") (pintype "passive") (tstamp 150dcbe8-2f55-4330-8127-019fda04eda6))
+    (pad "21" thru_hole circle (at 1.25 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 130 "unconnected-(J8-Pin_21-Pad21)") (pinfunction "Pin_21") (pintype "passive+no_connect") (tstamp 16ccc7fb-5be6-433c-bc74-78636c2b4dee))
+    (pad "22" thru_hole circle (at 1.25 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 131 "unconnected-(J8-Pin_22-Pad22)") (pinfunction "Pin_22") (pintype "passive+no_connect") (tstamp 414a973f-9d80-459a-a726-ce9ede89f45a))
+    (pad "23" thru_hole circle (at 3.75 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 132 "unconnected-(J8-Pin_23-Pad23)") (pinfunction "Pin_23") (pintype "passive+no_connect") (tstamp 681ba295-eba3-4c1b-bba9-b6de235b23df))
+    (pad "24" thru_hole circle (at 3.75 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 133 "unconnected-(J8-Pin_24-Pad24)") (pinfunction "Pin_24") (pintype "passive+no_connect") (tstamp 0e2e466e-9783-464b-9945-0a0ac3834abd))
+    (pad "25" thru_hole circle (at 6.25 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 134 "unconnected-(J8-Pin_25-Pad25)") (pinfunction "Pin_25") (pintype "passive+no_connect") (tstamp 8e9bac23-5add-46be-acf5-9fd798097018))
+    (pad "26" thru_hole circle (at 6.25 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 135 "unconnected-(J8-Pin_26-Pad26)") (pinfunction "Pin_26") (pintype "passive+no_connect") (tstamp 6f0fa6f3-a5f2-453d-abd5-74a84e5a6601))
+    (pad "27" thru_hole circle (at 8.75 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 136 "unconnected-(J8-Pin_27-Pad27)") (pinfunction "Pin_27") (pintype "passive+no_connect") (tstamp 9413ecd7-7ff6-4d8a-ae3b-6ec5a618d2fd))
+    (pad "28" thru_hole circle (at 8.75 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 137 "unconnected-(J8-Pin_28-Pad28)") (pinfunction "Pin_28") (pintype "passive+no_connect") (tstamp 7a92224e-b8e9-4887-8d9e-261710fb8bae))
+    (pad "29" thru_hole circle (at 11.25 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 142 "unconnected-(J8-Pin_29-Pad29)") (pinfunction "Pin_29") (pintype "passive+no_connect") (tstamp 6ae22323-b7a1-4978-b19b-a3179a60c8e5))
+    (pad "30" thru_hole circle (at 11.25 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 143 "unconnected-(J8-Pin_30-Pad30)") (pinfunction "Pin_30") (pintype "passive+no_connect") (tstamp 947e92d5-2060-4314-9f19-c8fc1895684f))
+    (pad "31" thru_hole circle (at 13.75 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 144 "unconnected-(J8-Pin_31-Pad31)") (pinfunction "Pin_31") (pintype "passive+no_connect") (tstamp 2a0328ed-d9c5-4bb5-9f72-2ce6b4ba357e))
+    (pad "32" thru_hole circle (at 13.75 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 145 "unconnected-(J8-Pin_32-Pad32)") (pinfunction "Pin_32") (pintype "passive+no_connect") (tstamp 9373f51d-f9a8-4e00-b5af-0e176506e6f4))
+    (pad "33" thru_hole circle (at 16.25 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 146 "unconnected-(J8-Pin_33-Pad33)") (pinfunction "Pin_33") (pintype "passive+no_connect") (tstamp 402f1ef5-cd08-4578-8cbb-e294436bbde8))
+    (pad "34" thru_hole circle (at 16.25 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 147 "unconnected-(J8-Pin_34-Pad34)") (pinfunction "Pin_34") (pintype "passive+no_connect") (tstamp 6921bb2c-adad-4d64-9513-442435d15471))
+    (pad "35" thru_hole circle (at 18.75 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 148 "unconnected-(J8-Pin_35-Pad35)") (pinfunction "Pin_35") (pintype "passive+no_connect") (tstamp af52c0cd-c507-4b58-a3d1-9b06e2210def))
+    (pad "36" thru_hole circle (at 18.75 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 160 "unconnected-(J8-Pin_36-Pad36)") (pinfunction "Pin_36") (pintype "passive+no_connect") (tstamp 85a0b730-2644-416a-8a09-6114d73564df))
+    (pad "37" thru_hole circle (at 21.25 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 161 "unconnected-(J8-Pin_37-Pad37)") (pinfunction "Pin_37") (pintype "passive+no_connect") (tstamp 7f799a16-a017-4390-b6a4-f455f66a400a))
+    (pad "38" thru_hole circle (at 21.25 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 162 "unconnected-(J8-Pin_38-Pad38)") (pinfunction "Pin_38") (pintype "passive+no_connect") (tstamp 0a467a33-ca9b-433d-9d09-82829cab8f7c))
+    (pad "39" thru_hole circle (at 23.75 -1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_39") (pintype "passive") (tstamp f4808bcb-31bc-4b64-8a79-cda341f387dd))
+    (pad "40" thru_hole circle (at 23.75 1.25 90) (size 1.524 1.524) (drill 0.762) (layers "*.Cu" "*.Mask")
+      (net 9 "GND") (pinfunction "Pin_40") (pintype "passive") (tstamp 0e17182b-be05-4078-852b-2b8f2fed8cac))
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp fbf2545b-2929-4f77-ac88-3122351f6a20)
+    (at 73.914 34.036 180)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/a156ce00-2678-46db-9069-6caef45090b2")
+    (attr smd)
+    (fp_text reference "C34" (at 2.667 0) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 3ac39f7b-39e5-4447-b16c-545a033e6b21)
+    )
+    (fp_text value "22uF/6.3V" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 3a4ddebb-b047-4275-a464-2d772735b8fd)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 56f9c92f-ab8c-45dd-a2f7-c710efa403e9)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 092f99b9-bbe7-4db0-a943-aff956a8c06c))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 69b03c45-9aca-43f0-b9a0-4f8e544c54e9))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 52d31521-599c-4fef-8a56-b55b1ac05878))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b26d3d6d-7169-4246-b7a6-c0eeef064eba))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 0646014e-c2a1-4745-9dae-352fafe4ba00))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 61e85275-84cc-4b9f-912c-a33ef8bab8d3))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3c0fcfb7-589b-442f-af4f-4b516f79ff52))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp de504019-54ec-423d-8adf-325a32852514))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ac878844-9bca-4b0d-bcfc-ea60931f5d11))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp bcbf9989-7d3b-4268-a32d-709744c0a966))
+    (pad "1" smd roundrect (at -0.775 0 180) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 37 "STM_VCC") (pintype "passive") (tstamp d9fe8cf2-ece1-4340-9cce-45aa1200b2d4))
+    (pad "2" smd roundrect (at 0.775 0 180) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 89002a8b-1169-4ff6-8148-ec1bf3c0983e))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0402_1005Metric" (layer "F.Cu")
+    (tstamp fd95663e-6539-4034-89a0-0461b934e19e)
+    (at 70.993 92.71 90)
+    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/f6cd5a02-887d-4bd5-963c-f0a7dea6f7c6")
+    (attr smd)
+    (fp_text reference "C53" (at -2.159 0 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 3384285b-a891-4123-831f-2c7f965511a1)
+    )
+    (fp_text value "1nF/50V" (at 0 1.16 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp c0d13846-c847-4b7b-8fd3-9a5515866d4e)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.25 0.25) (thickness 0.04)))
+      (tstamp 3eba613b-e10f-4032-9b9a-09ff1743b875)
+    )
+    (fp_line (start -0.107836 -0.36) (end 0.107836 -0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 4682203b-d080-437e-97fe-7b9b910d2860))
+    (fp_line (start -0.107836 0.36) (end 0.107836 0.36)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 64c70d1f-03d5-464e-b820-c0c802aaff00))
+    (fp_line (start -0.91 -0.46) (end 0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e86a277f-a360-427b-92ab-0c99f1a3b1ec))
+    (fp_line (start -0.91 0.46) (end -0.91 -0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 975ab718-a550-45ff-b631-59d1ccfd2440))
+    (fp_line (start 0.91 -0.46) (end 0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6871a9f6-8f29-4c36-baa5-fc3ffca43b8a))
+    (fp_line (start 0.91 0.46) (end -0.91 0.46)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 354388bc-94c0-4db3-bed5-f5389c53bab1))
+    (fp_line (start -0.5 -0.25) (end 0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 01277a5f-4a64-43d0-bc0c-c901c2fdfb09))
+    (fp_line (start -0.5 0.25) (end -0.5 -0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c436aec2-d3fa-4bfb-b407-1b24a85df352))
+    (fp_line (start 0.5 -0.25) (end 0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ba1ee9f0-dfe7-47d6-8c5a-8fd0c7e40ed5))
+    (fp_line (start 0.5 0.25) (end -0.5 0.25)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp d55604d7-795d-4d41-998a-0497029dd619))
+    (pad "1" smd roundrect (at -0.48 0 90) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 25cb6ce5-2235-47a1-9dfa-b9a458668416))
+    (pad "2" smd roundrect (at 0.48 0 90) (size 0.56 0.62) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 49 "SPI_CS") (pintype "passive") (tstamp 3ffacbe9-3bcc-4199-91b0-361f42226a8c))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp fe2617d9-3b90-4635-aa6d-f767bfe11433)
+    (at 42.926 45.085)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/9edcca75-dbcb-4b58-9bb0-0833bb236bf7")
+    (attr smd)
+    (fp_text reference "R2" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 465fb923-2c3d-4b35-8c0f-f88a49ed4260)
+    )
+    (fp_text value "1M" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 224c6f26-84e0-451d-aa52-0044a6be7af9)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 6f495cb5-4173-4b47-b834-b81b244fdbd8)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 46da6d54-078b-45dd-b628-387c22e7dd91))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 3484f3bb-adbe-43db-9826-1cc647bf84a3))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7cb69b68-04c2-4a21-bf6d-a5f2c690fc9d))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp b6b3046d-0ce9-437a-81de-07503bfe5916))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 12541403-02b2-4ef4-94bc-594650e55865))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9f85b4da-eb63-4d61-b5d5-d1525b1782e1))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 4fcf4ab6-c2b6-41a1-8c7d-e0ee7327992a))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2e5bd3f1-93d6-4c70-9e8c-aaac1fb8dd56))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 5bd03ab8-0880-4803-a380-1d6fc71c93d7))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 105abe46-6bab-41e7-b4f9-9709b87cd322))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 4 "Net-(C2-Pad2)") (pintype "passive") (tstamp 712c89eb-7630-4f0e-80f1-aa6a5938cc99))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 0e8e7496-39fc-44f0-8fa9-feee04559305))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_SMD:C_0603_1608Metric" (layer "F.Cu")
+    (tstamp fe903d5d-d26b-42a0-8b47-27cee9b1665d)
+    (at 57.912 93.599 -90)
+    (descr "Capacitor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 76, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "capacitor")
+    (property "Sheetfile" "smapling.kicad_sch")
+    (property "Sheetname" "smapling")
+    (property "ki_description" "Unpolarized capacitor")
+    (property "ki_keywords" "cap capacitor")
+    (path "/59322ffe-8759-4986-b2b5-dae42374a58a/eb47d6f7-5fe6-4b89-93c7-8730b10e6ab8")
+    (attr smd)
+    (fp_text reference "C28" (at 0 -1.524 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp d1b32046-ed86-4e3f-98e8-06a11b7417f6)
+    )
+    (fp_text value "10nF/50V" (at 0 1.43 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 95eb0a86-0828-4e5b-b0c3-77ea1624b632)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 05e34715-5191-4494-9fb7-9891a1df520f)
+    )
+    (fp_line (start -0.14058 -0.51) (end 0.14058 -0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 414ae0a4-922d-421e-ab50-1351aef45d97))
+    (fp_line (start -0.14058 0.51) (end 0.14058 0.51)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 01c9af71-fcaa-42cc-a58f-9a9a37d6546c))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7e8b5328-ca47-45ea-ab64-b99504fd35cb))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c4720f9d-eeaa-4088-9e53-54f1bacb997e))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 45c509ce-2f2b-443b-97a1-7fc89cbe9811))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 38373c34-3c15-437a-a2dd-fa137fe4a6b5))
+    (fp_line (start -0.8 -0.4) (end 0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 72fe419e-962a-42a5-9e17-f1cd2c78d8a4))
+    (fp_line (start -0.8 0.4) (end -0.8 -0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 283473a7-d933-4553-b466-f6e65a7c7cf6))
+    (fp_line (start 0.8 -0.4) (end 0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 13b360a6-ddb0-4f79-bc12-b07e67d6177b))
+    (fp_line (start 0.8 0.4) (end -0.8 0.4)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 793a6c64-e3c5-4610-857b-b9582de16bd7))
+    (pad "1" smd roundrect (at -0.775 0 270) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 31 "ADC7") (pintype "passive") (tstamp 31e11ea4-aa5b-4167-b8da-998e7753a16b))
+    (pad "2" smd roundrect (at 0.775 0 270) (size 0.9 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pintype "passive") (tstamp 90980106-be8c-4ff0-bb44-8e2883febce2))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_SMD.3dshapes/C_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Package_SO:SOIC-16_3.9x9.9mm_P1.27mm" (layer "F.Cu")
+    (tstamp ff228793-ff0e-4c1d-8504-74c1ceaf58e9)
+    (at 75.438 86.487 90)
+    (descr "SOIC, 16 Pin (JEDEC MS-012AC, https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/soic_narrow-r/r_16.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py")
+    (tags "SOIC SO")
+    (property "Sheetfile" "usb_mcu.kicad_sch")
+    (property "Sheetname" "usb mcu")
+    (property "ki_description" "Shift Register, 8-bit, Parallel Load")
+    (property "ki_keywords" "8 bit shift register parallel load cmos")
+    (path "/0acd3522-6a68-4f9a-ae0a-d0189b3bb895/5d403c79-ea97-4f60-9ea2-d3a5812f0252")
+    (attr smd)
+    (fp_text reference "U8" (at 0 -5.715 90) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 94708264-fd43-49ff-8bbc-928ca55961d2)
+    )
+    (fp_text value "74HC165" (at 0 5.9 90) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp cb91a835-624e-4d91-a2d0-6404ba5f0759)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0 90) (layer "F.Fab")
+        (effects (font (size 0.98 0.98) (thickness 0.15)))
+      (tstamp 7f7ca6b4-c5ee-4ab9-8c96-acb077a40f68)
+    )
+    (fp_line (start 0 -5.06) (end -3.45 -5.06)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 17b0bae3-1680-4d3e-a563-3cdc2497e8ee))
+    (fp_line (start 0 -5.06) (end 1.95 -5.06)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 324a5025-138c-4c27-a0d9-05fb194c0fdf))
+    (fp_line (start 0 5.06) (end -1.95 5.06)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp a7e3bd0d-e45e-405f-9e8b-943d0af1cc66))
+    (fp_line (start 0 5.06) (end 1.95 5.06)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp e0cbf5bb-482f-46a0-ae1f-738cdf21ba6a))
+    (fp_line (start -3.7 -5.2) (end -3.7 5.2)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 250b466b-c4db-40ba-b0f8-008f0b361548))
+    (fp_line (start -3.7 5.2) (end 3.7 5.2)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 7046f768-4be5-49f8-9850-d4004b983cc9))
+    (fp_line (start 3.7 -5.2) (end -3.7 -5.2)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 85e09a4c-5e92-40ea-97a8-ec9f4d15ca1f))
+    (fp_line (start 3.7 5.2) (end 3.7 -5.2)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp ec68d553-d917-4afd-bd21-080a35b23850))
+    (fp_line (start -1.95 -3.975) (end -0.975 -4.95)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 9cb583ae-d0be-4d26-8ed4-9d4598b292d4))
+    (fp_line (start -1.95 4.95) (end -1.95 -3.975)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 6ab68ff0-a047-4a49-ac86-0057682d0ad7))
+    (fp_line (start -0.975 -4.95) (end 1.95 -4.95)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c4eafe83-64ea-4d4b-be4f-a7f0a9adb97b))
+    (fp_line (start 1.95 -4.95) (end 1.95 4.95)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp b6d991c9-a978-4748-b271-729fcd2af12c))
+    (fp_line (start 1.95 4.95) (end -1.95 4.95)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp eca7c965-dfcc-4789-aaf4-4da66bb21fca))
+    (pad "1" smd roundrect (at -2.475 -4.445 90) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 49 "SPI_CS") (pinfunction "~{PL}") (pintype "input") (tstamp 7ce07df4-3515-401f-820a-7ba41ca0a559))
+    (pad "2" smd roundrect (at -2.475 -3.175 90) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 50 "SPI_CLK") (pinfunction "CP") (pintype "input") (tstamp 9f725b6e-aba3-4b88-bef6-c0048fd615f0))
+    (pad "3" smd roundrect (at -2.475 -1.905 90) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 45 "X5") (pinfunction "D4") (pintype "input") (tstamp 985b5bd9-2784-434c-9807-7d714c691915))
+    (pad "4" smd roundrect (at -2.475 -0.635 90) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 46 "X6") (pinfunction "D5") (pintype "input") (tstamp 99db2549-1a8d-43b2-80ec-d34fdd0f4eb2))
+    (pad "5" smd roundrect (at -2.475 0.635 90) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 47 "X7") (pinfunction "D6") (pintype "input") (tstamp 6f4398a4-db4d-410f-b725-a773c02e159b))
+    (pad "6" smd roundrect (at -2.475 1.905 90) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 48 "X8") (pinfunction "D7") (pintype "input") (tstamp 36b6dff7-b65c-4a96-abc0-ddeafe06a2e3))
+    (pad "7" smd roundrect (at -2.475 3.175 90) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 235 "unconnected-(U8-~{Q7}-Pad7)") (pinfunction "~{Q7}") (pintype "output+no_connect") (tstamp a0044986-c75c-4688-b13a-9c6d1645d44a))
+    (pad "8" smd roundrect (at -2.475 4.445 90) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 9 "GND") (pinfunction "GND") (pintype "power_in") (tstamp 26ae40f4-4c84-4eeb-984a-96823c47c059))
+    (pad "9" smd roundrect (at 2.475 4.445 90) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 178 "SPI_MISO") (pinfunction "Q7") (pintype "output") (tstamp c0752d90-4e7d-4bea-ae61-fdd869568f8c))
+    (pad "10" smd roundrect (at 2.475 3.175 90) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 214 "Net-(U8-DS)") (pinfunction "DS") (pintype "input") (tstamp 306960ac-fba5-401c-8914-d3ceae29e3f9))
+    (pad "11" smd roundrect (at 2.475 1.905 90) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 41 "X1") (pinfunction "D0") (pintype "input") (tstamp a0251da2-0df6-4aab-97b0-72fed78b3d04))
+    (pad "12" smd roundrect (at 2.475 0.635 90) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 42 "X2") (pinfunction "D1") (pintype "input") (tstamp da8c9caf-0869-45fc-b553-cf2791231341))
+    (pad "13" smd roundrect (at 2.475 -0.635 90) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 43 "X3") (pinfunction "D2") (pintype "input") (tstamp 3ba88289-61ca-4201-adb4-c4250a2038c5))
+    (pad "14" smd roundrect (at 2.475 -1.905 90) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 44 "X4") (pinfunction "D3") (pintype "input") (tstamp 75f3069c-181b-405c-a785-c1d944bd6c46))
+    (pad "15" smd roundrect (at 2.475 -3.175 90) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 215 "Net-(U8-~{CE})") (pinfunction "~{CE}") (pintype "input") (tstamp 20637163-54aa-438c-a801-cfa3c121222f))
+    (pad "16" smd roundrect (at 2.475 -4.445 90) (size 1.95 0.6) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 39 "WCH_VCC") (pinfunction "VCC") (pintype "power_in") (tstamp 976b237f-89b9-4cfe-8155-1f0296642887))
+    (model "${KICAD6_3DMODEL_DIR}/Package_SO.3dshapes/SOIC-16_3.9x9.9mm_P1.27mm.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_SMD:R_0603_1608Metric" (layer "F.Cu")
+    (tstamp ffc69181-9670-4d03-89b1-5aa274cb0847)
+    (at 42.926 37.846)
+    (descr "Resistor SMD 0603 (1608 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: IPC-SM-782 page 72, https://www.pcb-3d.com/wordpress/wp-content/uploads/ipc-sm-782a_amendment_1_and_2.pdf), generated with kicad-footprint-generator")
+    (tags "resistor")
+    (property "Sheetfile" "frontend.kicad_sch")
+    (property "Sheetname" "frontend")
+    (property "ki_description" "Resistor")
+    (property "ki_keywords" "R res resistor")
+    (path "/9756da76-9072-42c4-9684-c484c3c1a68e/a10a8cef-8017-4c9e-b4be-8885a57073b4")
+    (attr smd)
+    (fp_text reference "R9" (at 0 -1.43) (layer "F.SilkS") hide
+        (effects (font (size 0.762 0.762) (thickness 0.1524)))
+      (tstamp 79846200-6663-4df7-86af-16c400594e18)
+    )
+    (fp_text value "200K" (at 0 1.43) (layer "F.Fab") hide
+        (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 36ba11ca-00d5-4efe-93dd-6d4eb87bbb7c)
+    )
+    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
+        (effects (font (size 0.4 0.4) (thickness 0.06)))
+      (tstamp 37c78394-f516-40a2-9e72-f54f91206555)
+    )
+    (fp_line (start -0.237258 -0.5225) (end 0.237258 -0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 6d705748-aca6-4187-9a29-cb7b4b9e5251))
+    (fp_line (start -0.237258 0.5225) (end 0.237258 0.5225)
+      (stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp f158347a-ac08-4389-958f-5ae541351ace))
+    (fp_line (start -1.48 -0.73) (end 1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d1c51bcf-8124-4d55-897d-1c2a789b3d40))
+    (fp_line (start -1.48 0.73) (end -1.48 -0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 2aec07d3-f5cf-428a-b93f-5cd74cc18955))
+    (fp_line (start 1.48 -0.73) (end 1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp f6552af5-3171-4a90-9cf7-c103b305ee24))
+    (fp_line (start 1.48 0.73) (end -1.48 0.73)
+      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp bc3ac514-4cc9-4879-9cb1-61d21dbc6c16))
+    (fp_line (start -0.8 -0.4125) (end 0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 3644734b-cea1-4a34-b24e-c2e566a76c3b))
+    (fp_line (start -0.8 0.4125) (end -0.8 -0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 248dce32-f6e6-4f6e-aacc-6f9d66e6ed65))
+    (fp_line (start 0.8 -0.4125) (end 0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a65031c5-a97b-493c-bdda-0caab4f039e5))
+    (fp_line (start 0.8 0.4125) (end -0.8 0.4125)
+      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp f5e40525-6259-46bc-9e32-8616ef25b945))
+    (pad "1" smd roundrect (at -0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 198 "Net-(U1A--)") (pintype "passive") (tstamp 504ba10e-c71f-4b80-ba37-43d0da18e4e7))
+    (pad "2" smd roundrect (at 0.825 0) (size 0.8 0.95) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.25)
+      (net 126 "Net-(R10-Pad2)") (pintype "passive") (tstamp f827329e-2826-483e-8a96-1b1a53bd96b0))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0603_1608Metric.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (gr_line (start 102.108 27.178) (end 93.853 27.178)
+    (stroke (width 0.254) (type default)) (layer "F.SilkS") (tstamp 03a2f86f-96e6-4501-bfcb-f2b6226ad8bb))
+  (gr_line (start 98.298 34.798) (end 100.584 34.798)
+    (stroke (width 0.15) (type default)) (layer "F.SilkS") (tstamp 0474fced-4b4b-4032-a6d7-7e63b35c3092))
+  (gr_line (start 64.77 115.57) (end 64.77 108.458)
+    (stroke (width 0.254) (type default)) (layer "F.SilkS") (tstamp 0ea98e31-d332-4a18-9ecc-7aab042e0f2f))
+  (gr_line (start 80.772 71.12) (end 80.772 76.454)
+    (stroke (width 0.254) (type default)) (layer "F.SilkS") (tstamp 1391f6d8-02ed-41e2-94af-ecf4f79bdb6a))
+  (gr_line (start 59.436 52.832) (end 92.202 52.832)
+    (stroke (width 0.254) (type default)) (layer "F.SilkS") (tstamp 13df9598-7db2-4937-8f87-09b764cd0ce3))
+  (gr_line (start 98.298 34.798) (end 98.298 28.575)
+    (stroke (width 0.15) (type default)) (layer "F.SilkS") (tstamp 19ebd954-e691-4d89-914a-ecc60e2ce44f))
+  (gr_line (start 100.584 41.656) (end 100.584 35.433)
+    (stroke (width 0.15) (type default)) (layer "F.SilkS") (tstamp 23a0c66d-9068-4fc4-95f9-b71f3a9c857d))
+  (gr_line (start 98.298 41.656) (end 98.298 35.433)
+    (stroke (width 0.15) (type default)) (layer "F.SilkS") (tstamp 289fc253-4069-407e-8381-f49da8790fc9))
+  (gr_line (start 84.963 71.12) (end 84.963 102.616)
+    (stroke (width 0.254) (type default)) (layer "F.SilkS") (tstamp 356895bc-dce9-4d89-950d-88ae1b50d665))
+  (gr_line (start 80.772 76.454) (end 59.436 76.454)
+    (stroke (width 0.254) (type default)) (layer "F.SilkS") (tstamp 3a4a2bbc-4cfd-4bb6-b308-1ea30a492633))
+  (gr_line (start 36.83 106.172) (end 36.83 32.004)
+    (stroke (width 0.254) (type default)) (layer "F.SilkS") (tstamp 43b420b9-e2e1-48d5-a125-be2efd2c43a2))
+  (gr_line (start 92.202 52.832) (end 92.202 22.606)
+    (stroke (width 0.254) (type default)) (layer "F.SilkS") (tstamp 46220a13-d092-45c9-885c-36eb1f26d1d5))
+  (gr_line (start 93.853 50.165) (end 102.108 50.165)
+    (stroke (width 0.254) (type default)) (layer "F.SilkS") (tstamp 546fa35e-98ae-491d-93cf-00a8814db225))
+  (gr_line (start 36.83 106.172) (end 59.436 106.172)
+    (stroke (width 0.254) (type default)) (layer "F.SilkS") (tstamp 54b63ef5-2796-4eca-b9e2-ee6de65e28d3))
+  (gr_line (start 80.772 71.12) (end 84.963 71.12)
+    (stroke (width 0.254) (type default)) (layer "F.SilkS") (tstamp 590f18b7-758e-4cbf-898c-83ac7e4b5a12))
+  (gr_line (start 55.626 22.606) (end 55.626 34.798)
+    (stroke (width 0.254) (type default)) (layer "F.SilkS") (tstamp 5c336b67-68e5-4a05-ba86-c5cd98aa6cc2))
+  (gr_line (start 84.963 102.616) (end 81.534 102.616)
+    (stroke (width 0.254) (type default)) (layer "F.SilkS") (tstamp 6ca6bcfb-3a78-4d42-a1dc-175ff3a02a09))
+  (gr_line (start 102.108 50.165) (end 102.108 27.178)
+    (stroke (width 0.254) (type default)) (layer "F.SilkS") (tstamp 769d51f0-d136-4103-b947-9465b204f7a4))
+  (gr_line (start 59.436 106.172) (end 59.436 52.832)
+    (stroke (width 0.254) (type default)) (layer "F.SilkS") (tstamp 7a7f1032-c3be-4100-8c1b-aaf5a0e2ba23))
+  (gr_line (start 55.626 32.004) (end 36.83 32.004)
+    (stroke (width 0.254) (type default)) (layer "F.SilkS") (tstamp 8167459b-a9d1-4f95-8a6a-5293de433940))
+  (gr_line (start 98.298 41.656) (end 100.584 41.656)
+    (stroke (width 0.15) (type default)) (layer "F.SilkS") (tstamp 83104543-63bc-44ea-bf76-cf29ff44ffe2))
+  (gr_line (start 93.853 27.178) (end 93.853 50.165)
+    (stroke (width 0.254) (type default)) (layer "F.SilkS") (tstamp 8f45af2a-3b2d-4764-875c-4916d48f21c0))
+  (gr_line (start 59.436 34.798) (end 55.626 34.798)
+    (stroke (width 0.254) (type default)) (layer "F.SilkS") (tstamp af90f631-66be-4837-8ff6-e7c452433bc1))
+  (gr_line (start 59.436 34.798) (end 59.436 52.832)
+    (stroke (width 0.254) (type default)) (layer "F.SilkS") (tstamp dce81b56-2887-4701-8cfd-649b806657c5))
+  (gr_line (start 92.202 22.606) (end 55.626 22.606)
+    (stroke (width 0.254) (type default)) (layer "F.SilkS") (tstamp e471cd7d-bd3e-4b4b-8974-c59bcfc34f9c))
+  (gr_line (start 81.534 102.616) (end 81.534 115.57)
+    (stroke (width 0.254) (type default)) (layer "F.SilkS") (tstamp edeecbea-2b52-429a-92be-ededaed06438))
+  (gr_line (start 100.584 35.433) (end 98.298 35.433)
+    (stroke (width 0.15) (type default)) (layer "F.SilkS") (tstamp efe60fcd-b2a1-4c35-8efd-5f55e2c63fd8))
+  (gr_line (start 100.584 28.575) (end 98.298 28.575)
+    (stroke (width 0.15) (type default)) (layer "F.SilkS") (tstamp f5f30027-91b3-428d-a9ee-be4622a78fa2))
+  (gr_line (start 81.534 115.57) (end 64.77 115.57)
+    (stroke (width 0.254) (type default)) (layer "F.SilkS") (tstamp f7963ad2-68a9-4791-beb5-c6974121366a))
+  (gr_line (start 100.584 34.798) (end 100.584 28.575)
+    (stroke (width 0.15) (type default)) (layer "F.SilkS") (tstamp ff46623e-889f-4e87-bff5-e467d25c23d3))
+  (gr_rect (start 37.902 109.276) (end 44.902 116.276)
+    (stroke (width 0.15) (type solid)) (fill solid) (layer "F.Mask") (tstamp 3aa38677-8753-4adb-bb4d-40dffa0f9850))
+  (gr_circle (center 28 24) (end 29.6 24)
+    (stroke (width 0.1) (type solid)) (fill none) (layer "Edge.Cuts") (tstamp 1302c6a1-31e5-4189-94b8-04a6b6a749ef))
+  (gr_line (start 26 20) (end 24 22)
+    (stroke (width 0.1) (type default)) (layer "Edge.Cuts") (tstamp 188ea0ab-6a23-4036-ab62-3fe2f3d75586))
+  (gr_line (start 24 118) (end 26 120)
+    (stroke (width 0.1) (type default)) (layer "Edge.Cuts") (tstamp 33ceffb5-6ec4-419b-8639-0f41f8a94640))
+  (gr_line (start 107 120) (end 109 118)
+    (stroke (width 0.1) (type default)) (layer "Edge.Cuts") (tstamp 34e57118-23b4-4404-a63f-58023d07b022))
+  (gr_circle (center 105 116) (end 106.6 116)
+    (stroke (width 0.1) (type solid)) (fill none) (layer "Edge.Cuts") (tstamp 54248232-167b-47a9-8258-1c258814445a))
+  (gr_circle (center 28 116) (end 29.6 116)
+    (stroke (width 0.1) (type solid)) (fill none) (layer "Edge.Cuts") (tstamp 616f5635-ee10-474c-9eba-32f818f1ac4f))
+  (gr_line (start 109 118) (end 109 22)
+    (stroke (width 0.1) (type solid)) (layer "Edge.Cuts") (tstamp 6815268d-9f6c-4411-977e-911694503a20))
+  (gr_line (start 26 20) (end 107 20)
+    (stroke (width 0.1) (type solid)) (layer "Edge.Cuts") (tstamp 9074de09-4508-4915-bc6d-9b3c98595c8c))
+  (gr_line (start 24 22) (end 24 118)
+    (stroke (width 0.1) (type solid)) (layer "Edge.Cuts") (tstamp a8cecdcf-3f42-43d7-af09-93c5a7f6bfe2))
+  (gr_line (start 109 22) (end 107 20)
+    (stroke (width 0.1) (type default)) (layer "Edge.Cuts") (tstamp c468b9cd-2977-4486-acc7-7d3b1a305659))
+  (gr_line (start 26 120) (end 107 120)
+    (stroke (width 0.1) (type solid)) (layer "Edge.Cuts") (tstamp d706a456-c9b3-4717-93f3-12c5ba86fad6))
+  (gr_circle (center 105 24) (end 106.6 24)
+    (stroke (width 0.1) (type solid)) (fill none) (layer "Edge.Cuts") (tstamp e7aee6ac-8a12-43f1-a630-216fc6cd2558))
+  (gr_text "36P" (at 97.028 108.712) (layer "F.SilkS") (tstamp 02b4ae31-ea77-4dde-b25f-88e61e4eea83)
+    (effects (font (size 1.016 1.016) (thickness 0.2032) bold) (justify left bottom))
+  )
+  (gr_text "USB" (at 61.214 78.74) (layer "F.SilkS") (tstamp 2388feff-d8db-41d9-acd6-06eb2e29abbd)
+    (effects (font (size 1 1) (thickness 0.2032) bold) (justify left bottom))
+  )
+  (gr_text "Analog Dragon" (at 66.802 64.135 90) (layer "F.SilkS") (tstamp 26a285d7-1ed0-45aa-b298-7989d49dc2c0)
+    (effects (font (size 1.143 0.762) (thickness 0.1778) bold) (justify left bottom))
+  )
+  (gr_text "-5V" (at 57.785 115.316) (layer "F.SilkS") (tstamp 2c5d786e-4367-4412-9fb7-b7413ce24548)
+    (effects (font (size 1 1) (thickness 0.2032) bold) (justify left bottom))
+  )
+  (gr_text "GROUP A" (at 99.568 38.608 90) (layer "F.SilkS") (tstamp 2c64b448-1082-4001-9c2f-e67704711a9d)
+    (effects (font (size 1.27 0.8128) (thickness 0.2032) bold))
+  )
+  (gr_text "PWR" (at 99.441 48.387) (layer "F.SilkS") (tstamp 39141720-ec69-4138-8d8f-489bc555c765)
+    (effects (font (size 1.016 0.889) (thickness 0.2032) bold))
+  )
+  (gr_text "FND" (at 99.441 43.434) (layer "F.SilkS") (tstamp 3da0372b-6b0a-4eab-999b-34913110776b)
+    (effects (font (size 1.016 0.889) (thickness 0.2032) bold))
+  )
+  (gr_text "SENSOR INPUT" (at 25.019 47.625 270) (layer "F.SilkS") (tstamp 3f3ae4e6-819f-4c6f-9018-8542d57c6abe)
+    (effects (font (size 1.016 1.016) (thickness 0.2032) bold) (justify left bottom))
+  )
+  (gr_text "USB" (at 99.441 45.085) (layer "F.SilkS") (tstamp 53f7dd9d-652f-4ad9-b6ca-a9592b7a55da)
+    (effects (font (size 1.016 0.889) (thickness 0.2032) bold))
+  )
+  (gr_text "SAMPLING" (at 83.82 51.816) (layer "F.SilkS") (tstamp 55471a6d-e728-4d01-b813-69941414259d)
+    (effects (font (size 1 1) (thickness 0.2032) bold) (justify left bottom))
+  )
+  (gr_text "4" (at 24.638 41.148 270) (layer "F.SilkS") (tstamp 5e34200b-6516-45aa-93f6-b0a454fcf445)
+    (effects (font (size 1.27 1.27) (thickness 0.254) bold) (justify left bottom))
+  )
+  (gr_text "TAIKO USB" (at 76.454 119.38) (layer "F.SilkS") (tstamp 5f9ab7f8-077a-4c80-b5ec-45323847a456)
+    (effects (font (size 1 1) (thickness 0.2032) bold) (justify left bottom))
+  )
+  (gr_text "SETTINGS USB" (at 86.995 20.574 180) (layer "F.SilkS") (tstamp 72e72d56-1ffa-45b6-9a5d-30b408288e47)
+    (effects (font (size 1 1) (thickness 0.2032) bold) (justify left bottom))
+  )
+  (gr_text "GND" (at 61.087 118.491) (layer "F.SilkS") (tstamp 74807813-2549-4940-bb24-3762b83b790d)
+    (effects (font (size 1 1) (thickness 0.2032) bold) (justify left bottom))
+  )
+  (gr_text "5" (at 24.638 97.536 270) (layer "F.SilkS") (tstamp 77f65279-876d-4e1a-b572-9e64fc2acb2c)
+    (effects (font (size 1.27 1.27) (thickness 0.254) bold) (justify left bottom))
+  )
+  (gr_text "Ver 2.0" (at 66.802 73.152 90) (layer "F.SilkS") (tstamp 871fc09c-b8d5-4879-b84e-b02eafcb15b8)
+    (effects (font (size 1.143 0.762) (thickness 0.1778) bold) (justify left bottom))
+  )
+  (gr_text "16P" (at 91.44 108.712) (layer "F.SilkS") (tstamp 87368a80-0f2c-4e1a-81ed-64b942cd0f63)
+    (effects (font (size 1.016 1.016) (thickness 0.2032) bold) (justify left bottom))
+  )
+  (gr_text "SERVICE BUTTONS" (at 107.696 105.41 90) (layer "F.SilkS") (tstamp 9314a087-82ae-44ef-bab1-9b2ee40e91b4)
+    (effects (font (size 1.27 1.27) (thickness 0.254) bold) (justify left bottom))
+  )
+  (gr_text "FRONT-END" (at 38.1 33.782) (layer "F.SilkS") (tstamp 97781c3a-cc15-43c4-8178-e10e95ed3e8c)
+    (effects (font (size 1 1) (thickness 0.2032) bold) (justify left bottom))
+  )
+  (gr_text "1" (at 24.638 60.452 270) (layer "F.SilkS") (tstamp a08926e6-86f9-45d9-b160-a91eb8e8e0ad)
+    (effects (font (size 1.27 1.27) (thickness 0.254) bold) (justify left bottom))
+  )
+  (gr_text "8" (at 24.638 105.41 270) (layer "F.SilkS") (tstamp a3b75dde-5f87-458e-bdbe-ab6c419b46de)
+    (effects (font (size 1.27 1.27) (thickness 0.254) bold) (justify left bottom))
+  )
+  (gr_text "8" (at 24.638 78.486 270) (layer "F.SilkS") (tstamp a8f498ad-8b4f-4b97-b09b-1f87e069b598)
+    (effects (font (size 1.27 1.27) (thickness 0.254) bold) (justify left bottom))
+  )
+  (gr_text "1" (at 24.638 33.274 270) (layer "F.SilkS") (tstamp bc0080fa-d7d2-4c42-a48f-9f24b03b544e)
+    (effects (font (size 1.27 1.27) (thickness 0.254) bold) (justify left bottom))
+  )
+  (gr_text "+5V" (at 61.087 111.252) (layer "F.SilkS") (tstamp c308f875-2aac-4701-954a-f64c99823dca)
+    (effects (font (size 1 1) (thickness 0.2032) bold) (justify left bottom))
+  )
+  (gr_text "jicjicjicjic" (at 28.6 89.1 90) (layer "F.SilkS") (tstamp cc3fb8a9-53e6-4d0f-b32a-fec311b7abbf)
+    (effects (font (size 0.8 0.8) (thickness 0.15)) (justify left bottom))
+  )
+  (gr_text "GROUP A" (at 99.568 31.75 90) (layer "F.SilkS") (tstamp db4ee901-7c00-480f-967c-3dec97949532)
+    (effects (font (size 1.27 0.8128) (thickness 0.2032) bold))
+  )
+  (gr_text "ERR" (at 99.441 46.736) (layer "F.SilkS") (tstamp e24d304f-9e41-47c3-a446-f216f2a84056)
+    (effects (font (size 1.016 0.889) (thickness 0.2032) bold))
+  )
+  (gr_text "Signal Input Board" (at 64.262 73.406 90) (layer "F.SilkS") (tstamp eb366973-2311-4841-a96e-a6d1bb3466df)
+    (effects (font (size 1.524 1.27) (thickness 0.254) bold) (justify left bottom))
+  )
+  (gr_text "40P" (at 102.362 108.712) (layer "F.SilkS") (tstamp ed22b540-f59e-4bef-8537-f1bdcdafa7bb)
+    (effects (font (size 1.016 1.016) (thickness 0.2032) bold) (justify left bottom))
+  )
+
+  (segment (start 33.886 56.411) (end 33.730021 56.566979) (width 0.381) (layer "F.Cu") (net 1) (tstamp 1b405a84-a729-4bd1-8f09-82dae0ae8260))
+  (segment (start 34.925 46.049455) (end 34.925 53.902633) (width 0.381) (layer "F.Cu") (net 1) (tstamp 3ffb6f04-bc0c-4b65-a5a4-d497209b7e47))
+  (segment (start 37.211 42.418) (end 35.876381 43.752619) (width 0.381) (layer "F.Cu") (net 1) (tstamp 6b00be52-eb2f-4c99-aa18-8f74e67a8049))
+  (segment (start 38.214 42.418) (end 37.211 42.418) (width 0.381) (layer "F.Cu") (net 1) (tstamp ac672c1d-5b3e-47dc-93de-523510af062e))
+  (segment (start 32.733 58.974) (end 32.733 61.11) (width 0.381) (layer "F.Cu") (net 1) (tstamp d93a13c3-31db-4e0a-bfae-f2f15bd821ea))
+  (via (at 37.211 42.418) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 1) (tstamp 26f5c733-9068-44c4-a0c1-18664b004969))
+  (arc (start 34.925 53.902633) (mid 34.654973 55.260152) (end 33.886 56.411) (width 0.381) (layer "F.Cu") (net 1) (tstamp 0dd54702-5d50-4275-ba31-3b20a438fbd7))
+  (arc (start 35.876381 43.752619) (mid 35.172256 44.806416) (end 34.925 46.049455) (width 0.381) (layer "F.Cu") (net 1) (tstamp a7866863-5699-412d-8a83-71eaf3d7664e))
+  (arc (start 33.730021 56.566979) (mid 32.992118 57.671329) (end 32.733 58.974) (width 0.381) (layer "F.Cu") (net 1) (tstamp b83fd67d-8398-46b5-b016-c88660f4bf64))
+  (segment (start 36.83 37.592) (end 36.83 41.498185) (width 0.381) (layer "B.Cu") (net 1) (tstamp 27302b8c-add8-4a7b-89af-98cab00ee6f4))
+  (segment (start 33.351948 34.19) (end 32.7525 34.19) (width 0.381) (layer "B.Cu") (net 1) (tstamp 861750f7-5bc4-48b5-b173-c6cb2bab7319))
+  (segment (start 35.433 35.052) (end 36.021777 35.640777) (width 0.381) (layer "B.Cu") (net 1) (tstamp aff528bd-1806-4078-9e52-e34b13587210))
+  (arc (start 36.83 41.498185) (mid 36.929018 41.995985) (end 37.211 42.418) (width 0.381) (layer "B.Cu") (net 1) (tstamp 3676f32b-fdde-46cc-9042-004f9f85a113))
+  (arc (start 35.433 35.052) (mid 34.478206 34.414027) (end 33.351948 34.19) (width 0.381) (layer "B.Cu") (net 1) (tstamp 9545dfc9-c230-403e-8951-d2ea66b3f7ae))
+  (arc (start 36.021777 35.640777) (mid 36.619949 36.536006) (end 36.83 37.592) (width 0.381) (layer "B.Cu") (net 1) (tstamp a402825d-8215-481c-9d89-e2d84948933c))
+  (segment (start 39.9265 39.751) (end 42.101 39.751) (width 0.508) (layer "F.Cu") (net 2) (tstamp 20432f69-4b2d-4e3b-b908-85a2a7b070b9))
+  (segment (start 41.021 41.91) (end 41.021 39.751) (width 0.508) (layer "F.Cu") (net 2) (tstamp 4dbcc16f-9008-4cd2-804a-fbb03e00e69a))
+  (segment (start 42.101 41.529) (end 42.101 39.751) (width 0.508) (layer "F.Cu") (net 2) (tstamp ab7d0e86-bff7-4139-8b7d-cbd6f5799453))
+  (segment (start 39.764 42.418) (end 40.513 42.418) (width 0.508) (layer "F.Cu") (net 2) (tstamp d8961d1b-83c7-4349-92e8-29c6b9bcc741))
+  (segment (start 40.513 42.418) (end 41.021 41.91) (width 0.508) (layer "F.Cu") (net 2) (tstamp dd4405c7-4dac-4fc0-97c1-3afe941aae6f))
+  (segment (start 37.211 44.196) (end 38.214 44.196) (width 0.381) (layer "F.Cu") (net 3) (tstamp 1470f9f8-d1d7-4d99-a1aa-6ac42bcb86f8))
+  (segment (start 36.195 46.33563) (end 36.195 54.627435) (width 0.381) (layer "F.Cu") (net 3) (tstamp 3eae7b60-3dcf-4c4b-a0f7-c70fe887cf25))
+  (segment (start 33.909 63.038) (end 33.695809 63.251191) (width 0.381) (layer "F.Cu") (net 3) (tstamp 60a843aa-cf66-48fb-8937-f81daf5dd342))
+  (segment (start 37.211 44.196) (end 36.989527 44.417473) (width 0.381) (layer "F.Cu") (net 3) (tstamp 7293a14f-c842-49ae-a0a1-041e8bb81213))
+  (segment (start 34.417 58.919906) (end 34.417 61.81158) (width 0.381) (layer "F.Cu") (net 3) (tstamp ad91951c-872e-4532-ba43-41d49c7983fd))
+  (via (at 37.211 44.196) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 3) (tstamp 75c21b5b-a69a-409e-a5ac-ae5396c08d01))
+  (arc (start 36.989527 44.417473) (mid 36.401491 45.29753) (end 36.195 46.33563) (width 0.381) (layer "F.Cu") (net 3) (tstamp 2f3a1221-41ae-4881-8f1c-06d96f2a5d59))
+  (arc (start 36.195 54.627435) (mid 35.941475 55.901987) (end 35.2195 56.9825) (width 0.381) (layer "F.Cu") (net 3) (tstamp 3479e2fe-d398-4588-9555-48b69dc61f73))
+  (arc (start 33.695809 63.251191) (mid 33.254069 63.546353) (end 32.733 63.65) (width 0.381) (layer "F.Cu") (net 3) (tstamp 5b6af06e-a0f1-408f-b986-85a70b8925b5))
+  (arc (start 34.417 61.81158) (mid 34.284975 62.475314) (end 33.909 63.038) (width 0.381) (layer "F.Cu") (net 3) (tstamp 7305bce9-e154-4372-ada8-3074bfb809d9))
+  (arc (start 35.2195 56.9825) (mid 34.625563 57.871389) (end 34.417 58.919906) (width 0.381) (layer "F.Cu") (net 3) (tstamp 76b37275-9e34-4e30-bcb7-d3e871b0eaed))
+  (segment (start 34.9885 37.5285) (end 35.2425 37.7825) (width 0.381) (layer "B.Cu") (net 3) (tstamp 37a68bb2-b86f-4d5b-8eb2-033f8a73e0bf))
+  (segment (start 32.7525 36.73) (end 33.060751 36.73) (width 0.381) (layer "B.Cu") (net 3) (tstamp 7d434100-d963-48c2-992d-1f107b8331b1))
+  (segment (start 35.687 38.855617) (end 35.687 41.684172) (width 0.381) (layer "B.Cu") (net 3) (tstamp 9566091a-b98d-4867-8985-dab9308448e0))
+  (segment (start 36.3855 43.3705) (end 37.211 44.196) (width 0.381) (layer "B.Cu") (net 3) (tstamp b98260d6-f529-4289-8af4-0d7c49a1e1c3))
+  (arc (start 35.2425 37.7825) (mid 35.571478 38.27485) (end 35.687 38.855617) (width 0.381) (layer "B.Cu") (net 3) (tstamp 29878c20-f33b-45be-93c5-038a8be95d74))
+  (arc (start 35.687 41.684172) (mid 35.868534 42.596807) (end 36.3855 43.3705) (width 0.381) (layer "B.Cu") (net 3) (tstamp 67426a98-4030-4dbf-bf19-a38c578d8781))
+  (arc (start 33.060751 36.73) (mid 34.104042 36.937523) (end 34.9885 37.5285) (width 0.381) (layer "B.Cu") (net 3) (tstamp 81e934f7-e1e9-48ab-ae08-4e0272c9653d))
+  (segment (start 39.764 44.196) (end 40.513 44.196) (width 0.508) (layer "F.Cu") (net 4) (tstamp 02bfc4dc-199e-4a02-8664-4e1b8c0a9a72))
+  (segment (start 40.513 44.196) (end 41.021 44.704) (width 0.508) (layer "F.Cu") (net 4) (tstamp 27102d15-57b9-4b53-a0b4-8fd0512f4d68))
+  (segment (start 41.021 46.863) (end 42.101 46.863) (width 0.508) (layer "F.Cu") (net 4) (tstamp 2a895f11-c158-4370-87d0-ff77a9a96bc3))
+  (segment (start 41.021 44.704) (end 41.021 46.863) (width 0.508) (layer "F.Cu") (net 4) (tstamp 90487c7a-b3d2-4857-8085-cf1aa31cb01c))
+  (segment (start 42.101 45.085) (end 42.101 46.863) (width 0.508) (layer "F.Cu") (net 4) (tstamp 90e06e19-7303-4d3e-862e-14bdac8bd639))
+  (segment (start 39.9265 46.863) (end 41.021 46.863) (width 0.508) (layer "F.Cu") (net 4) (tstamp b4665d32-4879-4382-a579-f791e0922387))
+  (segment (start 34.933783 63.989218) (end 32.733 66.19) (width 0.381) (layer "F.Cu") (net 5) (tstamp 76fd471d-11df-4387-b3a2-9d45db7be65e))
+  (segment (start 37.211 60.198) (end 36.004343 61.404657) (width 0.381) (layer "F.Cu") (net 5) (tstamp c2285f1f-fee6-41ea-8208-b8973a8db1b8))
+  (segment (start 38.214 60.198) (end 37.211 60.198) (width 0.381) (layer "F.Cu") (net 5) (tstamp d5b8850e-ec23-441d-9e11-18a5299d64b1))
+  (via (at 37.211 60.198) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 5) (tstamp 759f1719-5290-4b5c-86be-f28903d4d533))
+  (arc (start 35.433 62.784) (mid 35.303258 63.436259) (end 34.933783 63.989218) (width 0.381) (layer "F.Cu") (net 5) (tstamp 20f0698f-07d6-4897-8dd6-2b8f79948c20))
+  (arc (start 36.004343 61.404657) (mid 35.581487 62.037505) (end 35.433 62.784) (width 0.381) (layer "F.Cu") (net 5) (tstamp de9b0d29-4a79-4794-bfb3-7fff9d6fe5d1))
+  (segment (start 36.576 58.664988) (end 36.576 47.790245) (width 0.381) (layer "B.Cu") (net 5) (tstamp 034187e9-dd66-429b-88ed-d252e437dec9))
+  (segment (start 35.448875 45.069125) (end 35.329772 44.950022) (width 0.381) (layer "B.Cu") (net 5) (tstamp 77e3eb67-869f-4fd8-86e3-b248070fcdfd))
+  (segment (start 34.544 43.053) (end 34.544 40.855157) (width 0.381) (layer "B.Cu") (net 5) (tstamp bc193968-7fa3-40fb-9465-df6fdfd8bd64))
+  (arc (start 34.544 40.855157) (mid 34.434444 40.30438) (end 34.122453 39.837453) (width 0.381) (layer "B.Cu") (net 5) (tstamp 2d1bb9ba-2f40-4986-a959-156e80c04c61))
+  (arc (start 36.576 47.790245) (mid 36.283069 46.317585) (end 35.448875 45.069125) (width 0.381) (layer "B.Cu") (net 5) (tstamp 353f9e76-0587-41c7-a5ca-25bce13e2208))
+  (arc (start 37.211 60.198) (mid 36.741032 59.494649) (end 36.576 58.664988) (width 0.381) (layer "B.Cu") (net 5) (tstamp 6d18cef4-709a-470a-935e-f4f520d2bf20))
+  (arc (start 35.329772 44.950022) (mid 34.748216 44.079661) (end 34.544 43.053) (width 0.381) (layer "B.Cu") (net 5) (tstamp deb048bc-bdd4-4bf8-a24f-28a2f66d2734))
+  (arc (start 34.122453 39.837453) (mid 33.493913 39.417476) (end 32.7525 39.27) (width 0.381) (layer "B.Cu") (net 5) (tstamp e38ffd9b-df29-4a23-b7a0-8f2607f36454))
+  (segment (start 42.101 59.309) (end 42.101 57.531) (width 0.508) (layer "F.Cu") (net 6) (tstamp 406f7b9c-2864-49f1-bde6-f304b791b337))
+  (segment (start 41.021 59.69) (end 41.021 57.531) (width 0.508) (layer "F.Cu") (net 6) (tstamp 7c46f6ec-d270-442d-8d58-e610ed40430c))
+  (segment (start 39.764 60.198) (end 40.513 60.198) (width 0.508) (layer "F.Cu") (net 6) (tstamp 8ae2707f-36a2-4214-9671-531a854f619e))
+  (segment (start 40.513 60.198) (end 41.021 59.69) (width 0.508) (layer "F.Cu") (net 6) (tstamp 93f3dc72-2d4a-492f-a547-d62c10626b1b))
+  (segment (start 39.9265 57.531) (end 42.101 57.531) (width 0.508) (layer "F.Cu") (net 6) (tstamp a8719caa-15a1-4aad-95c7-c01628225150))
+  (segment (start 38.214 61.976) (end 37.211 61.976) (width 0.381) (layer "F.Cu") (net 7) (tstamp 69fbe520-f960-4956-be92-52bbd426329e))
+  (segment (start 32.733 68.73) (end 35.590572 65.872427) (width 0.381) (layer "F.Cu") (net 7) (tstamp 852f2d5d-5556-43e1-91c4-ff9b44f2a81a))
+  (via (at 37.211 61.976) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 7) (tstamp aac87d8d-e774-44e7-a6f5-9e32c1cea868))
+  (arc (start 35.590572 65.872427) (mid 36.225902 64.92159) (end 36.449 63.8) (width 0.381) (layer "F.Cu") (net 7) (tstamp a15604b9-98c5-47e2-a9e8-7a8f0d3226b9))
+  (arc (start 37.199948 61.987052) (mid 36.644165 62.818839) (end 36.449 63.8) (width 0.381) (layer "F.Cu") (net 7) (tstamp b8472640-4a6c-4bda-9ae4-4742a5f7cbce))
+  (segment (start 36.203142 60.964976) (end 37.211 61.972834) (width 0.381) (layer "B.Cu") (net 7) (tstamp 0fbf0ad0-b89b-441d-bab2-5516b6658ba7))
+  (segment (start 32.7525 41.81) (end 32.7525 43.561) (width 0.381) (layer "B.Cu") (net 7) (tstamp 3b3da3ac-03e4-4191-9ba6-2bf02690aefb))
+  (segment (start 33.551177 45.489177) (end 34.3535 46.2915) (width 0.381) (layer "B.Cu") (net 7) (tstamp 65ca4a32-ef40-42d3-aa49-6bec0e906104))
+  (segment (start 35.433 48.897643) (end 35.433 58.940765) (width 0.381) (layer "B.Cu") (net 7) (tstamp d7538c89-4ca6-4051-8273-191bd91822b2))
+  (arc (start 32.7525 43.561) (mid 32.960069 44.604522) (end 33.551177 45.489177) (width 0.381) (layer "B.Cu") (net 7) (tstamp 5923188a-6cd7-4c6b-a9d7-33308ba68d21))
+  (arc (start 34.3535 46.2915) (mid 35.152447 47.487208) (end 35.433 48.897643) (width 0.381) (layer "B.Cu") (net 7) (tstamp ac4dc412-164b-4962-91a4-6599fa1e8974))
+  (arc (start 35.433 58.940765) (mid 35.632571 60.023195) (end 36.203142 60.964976) (width 0.381) (layer "B.Cu") (net 7) (tstamp f28fe59d-b176-40db-9020-f9be7712bac7))
+  (segment (start 42.101 62.865) (end 42.101 64.643) (width 0.508) (layer "F.Cu") (net 8) (tstamp 27d2aec2-60b8-46bf-bfd9-bafc69cec415))
+  (segment (start 40.513 61.976) (end 41.021 62.484) (width 0.508) (layer "F.Cu") (net 8) (tstamp 6e34218f-486c-4a9b-bbb0-3e6c91cbfcdb))
+  (segment (start 41.021 62.484) (end 41.021 64.643) (width 0.508) (layer "F.Cu") (net 8) (tstamp 7c7f90cc-f882-46fb-a8ea-fded81296697))
+  (segment (start 39.764 61.976) (end 40.513 61.976) (width 0.508) (layer "F.Cu") (net 8) (tstamp ab444e80-8f9e-44cd-b541-f7d59bb999a0))
+  (segment (start 39.9265 64.643) (end 42.101 64.643) (width 0.508) (layer "F.Cu") (net 8) (tstamp faaf4f72-d232-4e09-ac35-84b39fc40c6c))
+  (segment (start 35.306 55.499) (end 35.052 55.753) (width 0.254) (layer "F.Cu") (net 9) (tstamp 00a83933-9caf-4247-a49c-8de01d9d609f))
+  (segment (start 79.883 91.1098) (end 79.9084 91.1352) (width 0.254) (layer "F.Cu") (net 9) (tstamp 01da9fc8-f289-4e5a-ab0b-752557cbde24))
+  (segment (start 35.56 45.339) (end 35.56 54.864) (width 0.254) (layer "F.Cu") (net 9) (tstamp 03bd2c64-b78a-4102-a2b0-4d2cd2adf212))
+  (segment (start 44.577 62.865) (end 44.831 62.611) (width 0.508) (layer "F.Cu") (net 9) (tstamp 06e44def-3825-44bb-968f-7727c15143cb))
+  (segment (start 35.433 75.438) (end 34.29 74.295) (width 0.254) (layer "F.Cu") (net 9) (tstamp 083b4dec-f8b3-4c44-bbdf-ff2a9544dc1f))
+  (segment (start 46.547 59.817) (end 45.085 59.817) (width 0.508) (layer "F.Cu") (net 9) (tstamp 08840276-6c7a-49f2-b4d3-d9084d7e190f))
+  (segment (start 55.893 61.087) (end 56.896 61.087) (width 0.508) (layer "F.Cu") (net 9) (tstamp 09c92577-0119-4c4a-a54f-6e78b1f2eefd))
+  (segment (start 73.139 34.036) (end 72.2376 34.036) (width 0.254) (layer "F.Cu") (net 9) (tstamp 09cbec8b-84e4-4378-905c-9bccdf65bf7c))
+  (segment (start 46.355 32.258) (end 40.64 32.258) (width 0.381) (layer "F.Cu") (net 9) (tstamp 0a676f7e-817e-402d-9d57-23cd6f307d5d))
+  (segment (start 36.814593 61.356408) (end 36.576 61.595) (width 0.254) (layer "F.Cu") (net 9) (tstamp 0ae61efc-b6dc-45e3-b655-50d0891dafd7))
+  (segment (start 74.8515 37.653) (end 74.8515 38.4325) (width 0.508) (layer "F.Cu") (net 9) (tstamp 0b203143-448e-48f2-a6b8-2e6841cd4165))
+  (segment (start 57.912 76.594) (end 57.912 78.867) (width 0.508) (layer "F.Cu") (net 9) (tstamp 0b6941d4-f494-4da7-a9c9-ac9d8abe5c64))
+  (segment (start 35.433 64.516) (end 34.29 65.659) (width 0.254) (layer "F.Cu") (net 9) (tstamp 0f365e82-5247-454a-acff-ae74243b9f58))
+  (segment (start 85.979 31.115) (end 87.344 29.75) (width 0.254) (layer "F.Cu") (net 9) (tstamp 1270f34c-a528-4710-bfdd-480d7f0c166d))
+  (segment (start 34.8615 56.4515) (end 34.8615 56.1975) (width 0.254) (layer "F.Cu") (net 9) (tstamp 12c0a92c-0b54-4b37-aeb5-f36bf8334621))
+  (segment (start 75.438 92.8624) (end 75.438 90.932) (width 0.508) (layer "F.Cu") (net 9) (tstamp 168ff1e1-1d2f-409c-9436-abae63d75cd8))
+  (segment (start 80.899 35.941) (end 80.899 37.084) (width 0.254) (layer "F.Cu") (net 9) (tstamp 17932bad-1ffb-4a90-94a6-1131e0005def))
+  (segment (start 73.139 34.9882) (end 73.152 35.0012) (width 0.254) (layer "F.Cu") (net 9) (tstamp 1a2b7873-a856-4284-b27c-8f53591ffeb0))
+  (segment (start 74.689 39.37) (end 74.689 38.595) (width 0.508) (layer "F.Cu") (net 9) (tstamp 1ce7615e-42c3-4f96-aa9b-cb963ade0f50))
+  (segment (start 75.438 92.2004) (end 75.438 92.837) (width 0.508) (layer "F.Cu") (net 9) (tstamp 1e0659ec-f940-4bd1-8dba-86a170eb25a4))
+  (segment (start 61.341 26.924) (end 61.087 26.67) (width 0.254) (layer "F.Cu") (net 9) (tstamp 1ed8b3c4-6af1-44c8-b7a7-9bc57404e037))
+  (segment (start 43.751 45.085) (end 44.577 45.085) (width 0.508) (layer "F.Cu") (net 9) (tstamp 1f84cb52-a0cb-4a0f-886b-c860ae0667bd))
+  (segment (start 52.324 113.678) (end 52.324 114.808) (width 0.508) (layer "F.Cu") (net 9) (tstamp 2094e694-de1f-44c4-bcfd-aea9207b321d))
+  (segment (start 65.917 40.263) (end 65.405 39.751) (width 0.254) (layer "F.Cu") (net 9) (tstamp 20aac42e-7f6c-468a-8038-09fdd1260e88))
+  (segment (start 59.6265 92.1385) (end 59.563 92.202) (width 0.508) (layer "F.Cu") (net 9) (tstamp 217c00d3-7010-4022-bd8a-e7cca3109b1f))
+  (segment (start 72.2145 99.2355) (end 72.39 99.06) (width 0.381) (layer "F.Cu") (net 9) (tstamp 224f612f-0573-40ba-9f5a-926a1b565152))
+  (segment (start 55.893 43.307) (end 56.896 43.307) (width 0.508) (layer "F.Cu") (net 9) (tstamp 24f1d73e-aee4-48bc-889c-6ea006fbb592))
+  (segment (start 58.039 27.051) (end 58.547 26.543) (width 0.254) (layer "F.Cu") (net 9) (tstamp 254057a1-0e0b-45ff-a1a7-c92944a5c8d7))
+  (segment (start 74.243 112.541) (end 74.243 111.05) (width 0.508) (layer "F.Cu") (net 9) (tstamp 25d07935-8690-43a3-9b8c-6fbc7fca14c1))
+  (segment (start 45.085 44.577) (end 46.547 44.577) (width 0.508) (layer "F.Cu") (net 9) (tstamp 27e7d30c-c345-46e4-91c8-6f5834c0c8ac))
+  (segment (start 60.579 75.057) (end 60.579 78.867) (width 0.508) (layer "F.Cu") (net 9) (tstamp 28b18ff5-650d-46d0-8cfd-e30d5349b8e4))
+  (segment (start 44.831 62.611) (end 45.085 62.357) (width 0.508) (layer "F.Cu") (net 9) (tstamp 2be13fd8-fb5a-4bbb-bd30-8f4c9947b3bf))
+  (segment (start 74.689 40.3222) (end 74.676 40.3352) (width 0.508) (layer "F.Cu") (net 9) (tstamp 2dc9b509-bdd3-414a-b8f7-9326d52e9449))
+  (segment (start 61.595 65.786) (end 61.595 66.04) (width 0.508) (layer "F.Cu") (net 9) (tstamp 2e114c7f-42c5-46bf-978b-95f54a01189a))
+  (segment (start 70.358 99.936) (end 70.358 98.933) (width 0.508) (layer "F.Cu") (net 9) (tstamp 2e15ad48-be76-48db-a2f8-bfcba7a8b4ac))
+  (segment (start 35.941 44.958) (end 35.56 45.339) (width 0.254) (layer "F.Cu") (net 9) (tstamp 2f81e6ee-4c79-4832-9d38-706227a5a11f))
+  (segment (start 40.64 32.258) (end 38.227 34.671) (width 0.381) (layer "F.Cu") (net 9) (tstamp 30f5a15a-8ead-4aee-9f98-f2362d60ca8a))
+  (segment (start 37.465 43.307) (end 37.084 43.307) (width 0.254) (layer "F.Cu") (net 9) (tstamp 33811c09-eafa-4419-847b-13ce025e7217))
+  (segment (start 57.912 63.36) (end 57.912 61.087) (width 0.508) (layer "F.Cu") (net 9) (tstamp 346e3ca5-e70c-438c-ac5b-515be12b7c31))
+  (segment (start 66.294 101.191) (end 66.294 101.981) (width 0.381) (layer "F.Cu") (net 9) (tstamp 38ac99de-821e-4187-ad6d-9510e407959b))
+  (segment (start 70.853 32.131) (end 69.977 32.131) (width 0.254) (layer "F.Cu") (net 9) (tstamp 392c5b26-8a2e-43d1-b94c-231d262232b7))
+  (segment (start 46.736 32.639) (end 46.355 32.258) (width 0.381) (layer "F.Cu") (net 9) (tstamp 39ff95f8-a228-4b0d-999c-5d8688e1eb43))
+  (segment (start 81.915 38.1) (end 83.947 38.1) (width 0.254) (layer "F.Cu") (net 9) (tstamp 3a60bd81-cd52-48fd-b04e-3080956b272d))
+  (segment (start 61.595 66.04) (end 61.087 66.548) (width 0.508) (layer "F.Cu") (net 9) (tstamp 3b08f401-ad7d-494e-9404-4038356023ac))
+  (segment (start 65.405 35.814) (end 66.167 35.814) (width 0.254) (layer "F.Cu") (net 9) (tstamp 3b1bd2c1-ee61-4a62-bb3d-2ed8bec78cbc))
+  (segment (start 33.8455 82.4865) (end 33.8455 81.9785) (width 0.254) (layer "F.Cu") (net 9) (tstamp 3d5a19ef-8169-40b0-ba5b-a9d4660410a0))
+  (segment (start 62.992 26.924) (end 62.992 28.104) (width 0.254) (layer "F.Cu") (net 9) (tstamp 3da7bd8d-62f1-4504-a50e-0b0b332748f2))
+  (segment (start 74.8515 36.8531) (end 74.8284 36.83) (width 0.508) (layer "F.Cu") (net 9) (tstamp 3e2abd79-44df-42a3-aa69-b9c39054dc3e))
+  (segment (start 42.151 96.647) (end 41.148 96.647) (width 0.508) (layer "F.Cu") (net 9) (tstamp 3e7f1805-9180-43cf-b75d-666646df624a))
+  (segment (start 34.671 83.566) (end 34.671 83.312) (width 0.254) (layer "F.Cu") (net 9) (tstamp 3f684672-7a52-415c-b1f1-dae42073a91e))
+  (segment (start 75.438 80.01) (end 75.7936 79.6544) (width 0.508) (layer "F.Cu") (net 9) (tstamp 441129cd-ee62-416d-b2c6-4e0f4784ca24))
+  (segment (start 43.751 80.645) (end 44.577 80.645) (width 0.508) (layer "F.Cu") (net 9) (tstamp 442aae46-2d60-4164-a559-adc27209e6cc))
+  (segment (start 87.344 29.75) (end 87.344 27.559) (width 0.254) (layer "F.Cu") (net 9) (tstamp 449892ab-014b-4b18-9b21-28d559e16908))
+  (segment (start 67.75 27.488) (end 67.75 29.151) (width 0.508) (layer "F.Cu") (net 9) (tstamp 45921ab8-aec8-4f26-9616-987406f18d30))
+  (segment (start 59.182 101.092) (end 59.055 101.219) (width 0.508) (layer "F.Cu") (net 9) (tstamp 45dc2abd-f8ef-4da3-9fc7-9f02bee41ce6))
+  (segment (start 35.941 76.962) (end 35.938487 76.801397) (width 0.254) (layer "F.Cu") (net 9) (tstamp 4722443b-8a22-43fd-b3da-31ad325eec06))
+  (segment (start 59.055 101.219) (end 59.055 104.013) (width 0.508) (layer "F.Cu") (net 9) (tstamp 473e2b5b-3cdf-4e21-8c31-e17a644955d6))
+  (segment (start 43.751 98.425) (end 44.577 98.425) (width 0.508) (layer "F.Cu") (net 9) (tstamp 485068e9-5ebc-4f0c-991c-717679930010))
+  (segment (start 66.167 36.604) (end 66.167 35.814) (width 0.381) (layer "F.Cu") (net 9) (tstamp 4b1da866-5da0-403e-97af-099e3e3154ca))
+  (segment (start 44.831 80.391) (end 45.085 80.137) (width 0.508) (layer "F.Cu") (net 9) (tstamp 4cfda029-8f05-41bf-895a-07eebfe98d2a))
+  (segment (start 34.8615 56.4515) (end 33.8455 57.4675) (width 0.254) (layer "F.Cu") (net 9) (tstamp 4e4923b5-46bc-4249-975a-9dd643a48492))
+  (segment (start 35.941 62.992) (end 35.938487 63.152603) (width 0.254) (layer "F.Cu") (net 9) (tstamp 4e80dd00-1395-49f3-af28-9f0910cf79d0))
+  (segment (start 44.831 44.831) (end 45.085 44.577) (width 0.508) (layer "F.Cu") (net 9) (tstamp 4f3a4b0f-b2dc-427e-9ea0-ca30ec0aa5db))
+  (segment (start 83.82 35.941) (end 85.979 33.782) (width 0.254) (layer "F.Cu") (net 9) (tstamp 4f9e5ea7-5560-4feb-951f-f0672cd68999))
+  (segment (start 59.563 100.711) (end 59.182 101.092) (width 0.508) (layer "F.Cu") (net 9) (tstamp 4ff57cb4-26d1-4f3d-bddf-ad3753351b38))
+  (segment (start 44.831 98.171) (end 45.085 97.917) (width 0.508) (layer "F.Cu") (net 9) (tstamp 50d47a6e-572c-49d9-869a-0801321aef87))
+  (segment (start 36.576 78.359) (end 36.479816 78.262816) (width 0.254) (layer "F.Cu") (net 9) (tstamp 50f420b8-0373-4d29-b273-a8eb02d8cc80))
+  (segment (start 44.831 59.563) (end 44.577 59.309) (width 0.508) (layer "F.Cu") (net 9) (tstamp 53b8d1db-c7ee-421f-b247-685457f1c7ee))
+  (segment (start 74.25 27.488) (end 74.25 29.038) (width 0.508) (layer "F.Cu") (net 9) (tstamp 53e5ed34-86ba-4ffe-b341-a95d160eaae1))
+  (segment (start 80.899 35.941) (end 83.82 35.941) (width 0.254) (layer "F.Cu") (net 9) (tstamp 5482bd14-5d06-43a0-91e3-3eddc84214a4))
+  (segment (start 68.453 36.604) (end 66.167 36.604) (width 0.254) (layer "F.Cu") (net 9) (tstamp 563bedca-e334-408d-90fb-76f123eb29fe))
+  (segment (start 61.595 57.785) (end 61.595 61.087) (width 0.508) (layer "F.Cu") (net 9) (tstamp 5688db91-5eb1-4108-9295-c8739e71bf21))
+  (segment (start 35.56 94.234) (end 35.56 84.804495) (width 0.254) (layer "F.Cu") (net 9) (tstamp 580d008d-131b-455c-8422-8bf50e59728b))
+  (segment (start 61.087 66.548) (end 61.087 69.977) (width 0.508) (layer "F.Cu") (net 9) (tstamp 58b0b6a1-c788-4f58-b41b-953d8e908e31))
+  (segment (start 59.6265 92.1385) (end 59.6265 92.1385) (width 0.508) (layer "F.Cu") (net 9) (tstamp 58f3f867-2b8d-422e-a8f6-c968d7cb0415))
+  (segment (start 67.743 112.541) (end 67.743 110.669) (width 0.508) (layer "F.Cu") (net 9) (tstamp 5930f0aa-ea5d-4dde-93d5-03b6c7865809))
+  (segment (start 59.563 92.202) (end 59.563 96.647) (width 0.508) (layer "F.Cu") (net 9) (tstamp 59b82ff7-0468-40db-a477-718324ea190e))
+  (segment (start 60.579 78.867) (end 60.579 83.566) (width 0.508) (layer "F.Cu") (net 9) (tstamp 5a09f886-25a8-4c74-bd21-0e55251b51fa))
+  (segment (start 65.532 44.196) (end 65.917 43.811) (width 0.254) (layer "F.Cu") (net 9) (tstamp 5ae600ee-d4e8-4de3-bc65-e2665bb6a036))
+  (segment (start 72.39 99.06) (end 72.377 99.047) (width 0.381) (layer "F.Cu") (net 9) (tstamp 5bad9ce9-014d-4a97-a4f9-303e8966ec9d))
+  (segment (start 43.751 62.865) (end 44.577 62.865) (width 0.508) (layer "F.Cu") (net 9) (tstamp 5c261dc5-ba31-41bd-9da5-e24e9f03828e))
+  (segment (start 44.577 77.089) (end 43.751 77.089) (width 0.508) (layer "F.Cu") (net 9) (tstamp 5d7e4360-e59c-4e8d-92db-f262d7437aa6))
+  (segment (start 36.576 61.595) (end 36.479816 61.691184) (width 0.254) (layer "F.Cu") (net 9) (tstamp 5d7f0683-798d-4df3-ab57-2deda5c8b099))
+  (segment (start 65.887 97.642) (end 65.887 96.546) (width 0.254) (layer "F.Cu") (net 9) (tstamp 5d8bd9be-1096-4915-9d14-dda3c61876b5))
+  (segment (start 33.528 58.293) (end 33.528 59.817) (width 0.254) (layer "F.Cu") (net 9) (tstamp 63a4bf09-2c58-460b-a34e-ba71eaaab654))
+  (segment (start 64.389 36.604) (end 66.167 36.604) (width 0.254) (layer "F.Cu") (net 9) (tstamp 6402e899-daf2-4809-be6b-f0d9c7cf0910))
+  (segment (start 57.912 81.14) (end 57.912 78.867) (width 0.508) (layer "F.Cu") (net 9) (tstamp 645fe86d-2e70-42cb-a74b-8b61e6294c17))
+  (segment (start 61.341 28.104) (end 61.341 26.924) (width 0.254) (layer "F.Cu") (net 9) (tstamp 648ae1be-096f-488f-bd03-052b420874b1))
+  (segment (start 60.071 84.074) (end 60.071 87.757) (width 0.508) (layer "F.Cu") (net 9) (tstamp 650d3033-580d-4395-b627-edada4072f13))
+  (segment (start 59.055 104.013) (end 59.055 104.902) (width 0.508) (layer "F.Cu") (net 9) (tstamp 66b26822-6a1b-4a69-be4e-39ab18627226))
+  (segment (start 33.8455 57.4675) (end 33.8455 57.9755) (width 0.254) (layer "F.Cu") (net 9) (tstamp 674e7137-d2e4-4c09-b13a-d8506dcb339d))
+  (segment (start 46.547 42.037) (end 45.085 42.037) (width 0.508) (layer "F.Cu") (net 9) (tstamp 67ec67ab-2814-413e-adb2-559bcc767764))
+  (segment (start 83.947 38.1) (end 84.582 37.465) (width 0.254) (layer "F.Cu") (net 9) (tstamp 6990a141-1c88-4201-9505-8b0bd67510d2))
+  (segment (start 75.438 80.7665) (end 75.438 82.042) (width 0.508) (layer "F.Cu") (net 9) (tstamp 6bb9474d-4365-430f-8862-d288c2f0362c))
+  (segment (start 57.912 96.647) (end 56.896 96.647) (width 0.508) (layer "F.Cu") (net 9) (tstamp 6e430442-b259-4f56-8d5f-4d2859032ed9))
+  (segment (start 35.938487 63.152603) (end 35.938487 63.295647) (width 0.254) (layer "F.Cu") (net 9) (tstamp 710eeddc-8894-4737-9a0f-50de5c820c74))
+  (segment (start 35.687 94.615) (end 35.687 94.361) (width 0.254) (layer "F.Cu") (net 9) (tstamp 7217542e-f5c4-4d1a-affd-863985b38a06))
+  (segment (start 67.31 36.604) (end 67.31 35.814) (width 0.381) (layer "F.Cu") (net 9) (tstamp 72e21e77-64ec-41f9-83a8-3c9b19a0f121))
+  (segment (start 65.917 41.6845) (end 65.917 40.263) (width 0.254) (layer "F.Cu") (net 9) (tstamp 73e81707-51e0-47ce-be1e-a0829bf4b93c))
+  (segment (start 53.975 109.08) (end 53.975 107.95) (width 0.508) (layer "F.Cu") (net 9) (tstamp 74f91016-a75c-4560-8a8a-80e605ab9657))
+  (segment (start 62.357 26.289) (end 62.992 26.924) (width 0.254) (layer "F.Cu") (net 9) (tstamp 75bbdf64-c522-4eeb-840b-064dcd1fd9b9))
+  (segment (start 69.6696 36.604) (end 72.2376 34.036) (width 0.254) (layer "F.Cu") (net 9) (tstamp 776426b0-53b4-4f4a-88b1-6cb3324a0901))
+  (segment (start 74.243 111.05) (end 74.549 110.744) (width 0.508) (layer "F.Cu") (net 9) (tstamp 77e1fd86-6fca-460e-93d0-8eb47efc2b69))
+  (segment (start 75.6412 39.37) (end 75.6412 40.2844) (width 0.508) (layer "F.Cu") (net 9) (tstamp 7803a4a2-027c-404e-b9cf-482a5e1e4f85))
+  (segment (start 34.8615 56.1975) (end 35.052 56.007) (width 0.254) (layer "F.Cu") (net 9) (tstamp 7be25044-96ce-45cc-beb7-e1590debb22f))
+  (segment (start 85.344 36.703) (end 86.868 36.703) (width 0.254) (layer "F.Cu") (net 9) (tstamp 7d503f7a-77bd-4bcf-9819-89952150e4ee))
+  (segment (start 59.817 26.924) (end 59.817 25.019) (width 0.254) (layer "F.Cu") (net 9) (tstamp 7de9696a-200c-41de-a58b-59d0a8bdb88c))
+  (segment (start 65.405 38.354) (end 65.405 35.814) (width 0.254) (layer "F.Cu") (net 9) (tstamp 7e36236e-650b-45fe-a3da-2000a2e3474f))
+  (segment (start 58.039 28.104) (end 58.039 27.051) (width 0.254) (layer "F.Cu") (net 9) (tstamp 7eec0807-8b4b-4e76-8e53-d71646072a54))
+  (segment (start 65.917 43.811) (end 65.917 41.6845) (width 0.254) (layer "F.Cu") (net 9) (tstamp 809a9883-667c-4ff8-b98c-3f33dc112574))
+  (segment (start 67.437 101.191) (end 67.437 101.981) (width 0.381) (layer "F.Cu") (net 9) (tstamp 80bbd6fa-70f6-417f-8c7b-9a1d0ba86f62))
+  (segment (start 36.814593 78.597592) (end 36.576 78.359) (width 0.254) (layer "F.Cu") (net 9) (tstamp 80c117cd-06b2-44f6-83e7-2307b98996ef))
+  (segment (start 37.084 43.307) (end 35.941 44.45) (width 0.254) (layer "F.Cu") (net 9) (tstamp 8142786f-df5f-45eb-9177-5e16d2f662e0))
+  (segment (start 35.938487 76.801397) (end 35.938487 76.658353) (width 0.254) (layer "F.Cu") (net 9) (tstamp 833569b0-562a-40dc-98b9-45602c6dcf27))
+  (segment (start 42.151 61.087) (end 41.148 61.087) (width 0.508) (layer "F.Cu") (net 9) (tstamp 846f99f1-08f1-4294-b044-9a1800bc41b1))
+  (segment (start 44.831 77.343) (end 44.577 77.089) (width 0.508) (layer "F.Cu") (net 9) (tstamp 84aa9586-6649-4e8f-aa13-01e50cc57fd0))
+  (segment (start 60.071 87.757) (end 60.071 91.694) (width 0.508) (layer "F.Cu") (net 9) (tstamp 8531982c-4d58-4a43-848a-0a4ddd1e367f))
+  (segment (start 57.912 41.034) (end 57.912 43.307) (width 0.508) (layer "F.Cu") (net 9) (tstamp 8543459e-7c82-44cc-9e71-09900ab30644))
+  (segment (start 45.085 59.817) (end 44.831 59.563) (width 0.508) (layer "F.Cu") (net 9) (tstamp 857f5f43-ca3b-4163-a531-4ab431da2f51))
+  (segment (start 75.438 80.7665) (end 75.438 80.0608) (width 0.508) (layer "F.Cu") (net 9) (tstamp 8591ce4f-b379-48d6-98e5-cb2e4a4b0b31))
+  (segment (start 44.577 94.869) (end 43.751 94.869) (width 0.508) (layer "F.Cu") (net 9) (tstamp 8a978e1f-752b-45ec-9bae-1678429829da))
+  (segment (start 44.577 45.085) (end 44.831 44.831) (width 0.508) (layer "F.Cu") (net 9) (tstamp 8adac6e6-5b79-4ba2-bdda-061361804701))
+  (segment (start 70.853 33.0578) (end 70.866 33.0708) (width 0.254) (layer "F.Cu") (net 9) (tstamp 8c5b3215-1001-4e7a-94fe-ba14207524cc))
+  (segment (start 61.087 26.67) (end 61.087 25.019) (width 0.254) (layer "F.Cu") (net 9) (tstamp 8c834269-f561-4096-acc5-3f7552e16c60))
+  (segment (start 61.087 69.977) (end 61.087 74.549) (width 0.508) (layer "F.Cu") (net 9) (tstamp 8c872cf9-a51d-40a4-b377-fcc6ba0aa630))
+  (segment (start 36.068 95.504) (end 36.068 95.25) (width 0.254) (layer "F.Cu") (net 9) (tstamp 8cc6b770-7249-4395-8843-607b6901ea03))
+  (segment (start 59.6265 92.1385) (end 59.6265 92.1385) (width 0.508) (layer "F.Cu") (net 9) (tstamp 8e1a663c-c4c5-4b93-98f2-8456669987dc))
+  (segment (start 57.912 43.307) (end 56.896 43.307) (width 0.508) (layer "F.Cu") (net 9) (tstamp 8e456fc2-7327-4c1e-8570-beb9be9a771a))
+  (segment (start 35.814 94.996) (end 35.814 94.742) (width 0.254) (layer "F.Cu") (net 9) (tstamp 8fa3484d-e21e-4559-a01d-69c278965246))
+  (segment (start 42.151 43.307) (end 41.148 43.307) (width 0.508) (layer "F.Cu") (net 9) (tstamp 8fa3a287-f0d8-4a0a-8118-e438fc980291))
+  (segment (start 46.547 95.377) (end 45.085 95.377) (width 0.508) (layer "F.Cu") (net 9) (tstamp 9035e6f2-056a-4dd4-8c55-5105889ed9ac))
+  (segment (start 74.689 38.595) (end 74.8515 38.4325) (width 0.508) (layer "F.Cu") (net 9) (tstamp 91ffd875-efcc-49a1-866a-0f40195b41c1))
+  (segment (start 59.69 28.104) (end 59.69 27.051) (width 0.254) (layer "F.Cu") (net 9) (tstamp 92205709-6125-4a10-a1a1-0f7221b1ecbb))
+  (segment (start 45.085 80.137) (end 46.547 80.137) (width 0.508) (layer "F.Cu") (net 9) (tstamp 93b1f8ec-01ee-495b-9c34-eeca5db2b914))
+  (segment (start 68.453 36.604) (end 69.6696 36.604) (width 0.254) (layer "F.Cu") (net 9) (tstamp 958fcf61-6f96-4525-a84d-a87e11a0ef73))
+  (segment (start 53.975 113.678) (end 53.975 114.808) (width 0.508) (layer "F.Cu") (net 9) (tstamp 95a2e460-728e-4278-84eb-b277630f9b61))
+  (segment (start 33.8455 57.9755) (end 33.528 58.293) (width 0.254) (layer "F.Cu") (net 9) (tstamp 95ab96b2-3b4c-4437-8744-01dbecfb2de3))
+  (segment (start 62.611 53.213) (end 62.611 56.769) (width 0.508) (layer "F.Cu") (net 9) (tstamp 95b3cc2d-c65c-4f5a-8f21-c4d445ae0232))
+  (segment (start 59.563 96.647) (end 59.563 100.711) (width 0.508) (layer "F.Cu") (net 9) (tstamp 97615f27-c0d2-436b-8c03-c2f88a83bf08))
+  (segment (start 46.547 77.597) (end 45.085 77.597) (width 0.508) (layer "F.Cu") (net 9) (tstamp 98b34713-236e-4ef8-b75a-6aad01613601))
+  (segment (start 74.8515 37.653) (end 74.8515 36.8531) (width 0.508) (layer "F.Cu") (net 9) (tstamp 98d4e38d-3bca-4af5-952f-a5f10e628663))
+  (segment (start 74.689 39.37) (end 75.6412 39.37) (width 0.508) (layer "F.Cu") (net 9) (tstamp 996e53d2-39bd-4938-890b-83b516b2d518))
+  (segment (start 65.887 96.546) (end 65.913 96.52) (width 0.254) (layer "F.Cu") (net 9) (tstamp 99afac9a-4c1f-44da-8ff8-6ed08c5266d7))
+  (segment (start 75.0316 93.2688) (end 75.438 92.8624) (width 0.508) (layer "F.Cu") (net 9) (tstamp 9bd2ee39-21d1-44b1-9842-64f3ef8a302a))
+  (segment (start 65.405 39.751) (end 65.405 39.116) (width 0.254) (layer "F.Cu") (net 9) (tstamp 9c1e0928-c5b3-4aee-8365-e77c9bcf44ec))
+  (segment (start 35.687 94.361) (end 35.56 94.234) (width 0.254) (layer "F.Cu") (net 9) (tstamp 9f952a14-04fd-4a06-a570-f76570feca1f))
+  (segment (start 33.528 81.661) (end 33.528 80.391) (width 0.254) (layer "F.Cu") (net 9) (tstamp a00b31e3-6135-48df-b42e-10285e7191d3))
+  (segment (start 79.883 88.962) (end 79.883 91.1098) (width 0.254) (layer "F.Cu") (net 9) (tstamp a04e8955-a48f-4ffa-93a0-4faae74f5055))
+  (segment (start 35.179 84.074) (end 34.671 83.566) (width 0.254) (layer "F.Cu") (net 9) (tstamp a1074857-6257-4eea-af49-c886e84e6aa2))
+  (segment (start 80.899 37.084) (end 81.915 38.1) (width 0.254) (layer "F.Cu") (net 9) (tstamp a1f8e819-4bf4-4730-8c12-841c208d3749))
+  (segment (start 57.912 45.58) (end 57.912 43.307) (width 0.508) (layer "F.Cu") (net 9) (tstamp a3c33f02-c10e-440e-86f9-d4f70fd9961b))
+  (segment (start 69.977 32.131) (end 69.9516 32.1056) (width 0.254) (layer "F.Cu") (net 9) (tstamp a59354a1-4e32-4b32-8aa2-2bb1e7acf199))
+  (segment (start 57.912 61.087) (end 56.896 61.087) (width 0.508) (layer "F.Cu") (net 9) (tstamp a5b1495a-946d-450f-9bb6-2691701f1301))
+  (segment (start 44.577 80.645) (end 44.831 80.391) (width 0.508) (layer "F.Cu") (net 9) (tstamp a6b7eae0-536d-4d1e-add9-560beb99ce74))
+  (segment (start 62.611 56.769) (end 61.595 57.785) (width 0.508) (layer "F.Cu") (net 9) (tstamp a6f89f89-b939-4789-ad20-e6682644c3b6))
+  (segment (start 72.2145 100.5355) (end 72.263 100.584) (width 0.381) (layer "F.Cu") (net 9) (tstamp a7fda155-b856-4572-ba86-60724ea0a8e4))
+  (segment (start 57.912 58.814) (end 57.912 61.087) (width 0.508) (layer "F.Cu") (net 9) (tstamp a95228df-086f-4517-b6bf-63d94332670a))
+  (segment (start 34.671 83.312) (end 33.8455 82.4865) (width 0.254) (layer "F.Cu") (net 9) (tstamp ab13e4eb-5c68-4f8b-bef2-fa4f43361620))
+  (segment (start 37.465 96.647) (end 37.211 96.647) (width 0.254) (layer "F.Cu") (net 9) (tstamp ab49a97e-eeae-4014-bfcc-e8309cc7b853))
+  (segment (start 35.941 44.45) (end 35.941 44.958) (width 0.254) (layer "F.Cu") (net 9) (tstamp ae2a63b2-4903-4efa-979e-2704be39b8b4))
+  (segment (start 74.689 39.37) (end 74.689 40.3222) (width 0.508) (layer "F.Cu") (net 9) (tstamp b219f366-b99a-45ff-9c9f-94ac08328b05))
+  (segment (start 44.577 98.425) (end 44.831 98.171) (width 0.508) (layer "F.Cu") (net 9) (tstamp b29cf7d1-c39a-436e-84b6-96c6be83f2eb))
+  (segment (start 85.979 33.782) (end 85.979 31.115) (width 0.254) (layer "F.Cu") (net 9) (tstamp b4b245b3-bb59-44ce-bd71-bfa121ad2b43))
+  (segment (start 35.052 55.753) (end 35.052 56.007) (width 0.254) (layer "F.Cu") (net 9) (tstamp b58ca1cf-cbea-4f01-9030-a7b142f71448))
+  (segment (start 51.054 34.671) (end 50.165 33.782) (width 0.381) (layer "F.Cu") (net 9) (tstamp b5bffc38-9e1c-4088-9957-7217639f159a))
+  (segment (start 55.893 96.647) (end 56.896 96.647) (width 0.508) (layer "F.Cu") (net 9) (tstamp b842e634-9275-42e6-ae4f-dddabdae35bf))
+  (segment (start 65.405 39.116) (end 65.405 38.354) (width 0.254) (layer "F.Cu") (net 9) (tstamp b9e5d848-d9fc-4aa6-91ce-b16abd1b688f))
+  (segment (start 75.438 92.837) (end 75.819 93.218) (width 0.508) (layer "F.Cu") (net 9) (tstamp bcd7e564-72d7-4f48-862c-76800790d994))
+  (segment (start 44.577 59.309) (end 43.751 59.309) (width 0.508) (layer "F.Cu") (net 9) (tstamp bdc6ffc7-24bc-4792-9d87-f5532dc4e21e))
+  (segment (start 64.389 35.814) (end 65.405 35.814) (width 0.254) (layer "F.Cu") (net 9) (tstamp bf2f9ac1-6a25-485f-82c1-8fb909f80685))
+  (segment (start 61.087 74.549) (end 60.579 75.057) (width 0.508) (layer "F.Cu") (net 9) (tstamp bf90a94f-7e2f-4a10-abc5-a2b3134fa9f1))
+  (segment (start 38.227 34.671) (end 38.227 37.465) (width 0.381) (layer "F.Cu") (net 9) (tstamp c032c87e-ce72-439e-898d-38fef8e6cb92))
+  (segment (start 72.377 99.047) (end 72.377 98.044) (width 0.381) (layer "F.Cu") (net 9) (tstamp c17f2837-27ce-4286-bbd8-4477189a52ba))
+  (segment (start 72.2145 99.761) (end 72.2145 99.2355) (width 0.381) (layer "F.Cu") (net 9) (tstamp c2323ec4-e7fa-4efb-9e33-2920991f0558))
+  (segment (start 35.814 94.742) (end 35.687 94.615) (width 0.254) (layer "F.Cu") (net 9) (tstamp c37b87ec-c193-4bc9-86f1-91debaabf90c))
+  (segment (start 60.579 83.566) (end 60.071 84.074) (width 0.508) (layer "F.Cu") (net 9) (tstamp c4822983-582c-4aa5-a91b-f20244e622f8))
+  (segment (start 74.25 29.038) (end 74.422 29.21) (width 0.508) (layer "F.Cu") (net 9) (tstamp c58b3e9e-c91c-468f-bdd7-0d7467b916d0))
+  (segment (start 44.831 95.123) (end 44.577 94.869) (width 0.508) (layer "F.Cu") (net 9) (tstamp c5ed2ee8-1fd8-4a98-8e31-fdac7e7eae3d))
+  (segment (start 50.165 33.782) (end 47.879 33.782) (width 0.381) (layer "F.Cu") (net 9) (tstamp c7cfd9d7-e5c6-4ee9-a5b4-a0c08f2a76b9))
+  (segment (start 45.085 62.357) (end 46.547 62.357) (width 0.508) (layer "F.Cu") (net 9) (tstamp c8d66b3a-29fd-4459-8cce-588db7d66318))
+  (segment (start 68.974 105.664) (end 69.977 105.664) (width 0.508) (layer "F.Cu") (net 9) (tstamp cbbb02fe-c3d4-43cf-9cd3-5495d8128e40))
+  (segment (start 60.071 91.694) (end 59.6265 92.1385) (width 0.508) (layer "F.Cu") (net 9) (tstamp cdcd1212-a2f1-4e06-bf7c-d0f49816e972))
+  (segment (start 45.085 95.377) (end 44.831 95.123) (width 0.508) (layer "F.Cu") (net 9) (tstamp cdcf9017-e80f-49f8-b6a4-b87f5e424639))
+  (segment (start 45.085 42.037) (end 44.831 41.783) (width 0.508) (layer "F.Cu") (net 9) (tstamp ceea2aaf-c8b8-4dba-943a-00bdf8c8de9b))
+  (segment (start 67.743 110.669) (end 67.437 110.363) (width 0.508) (layer "F.Cu") (net 9) (tstamp d09bff26-9c8d-4315-b241-21c882594e22))
+  (segment (start 64.389 35.814) (end 64.389 36.604) (width 0.381) (layer "F.Cu") (net 9) (tstamp d0a671c9-9db4-4a5e-af58-b5e42db4300b))
+  (segment (start 68.453 36.604) (end 68.453 35.814) (width 0.381) (layer "F.Cu") (net 9) (tstamp d2078049-b128-4bfa-8304-da567d305568))
+  (segment (start 46.294 109.921) (end 46.228 109.855) (width 0.508) (layer "F.Cu") (net 9) (tstamp d23b48ec-a576-41a8-a9f1-4f72031f9683))
+  (segment (start 47.879 33.782) (end 46.736 32.639) (width 0.381) (layer "F.Cu") (net 9) (tstamp d551055a-6c57-4146-b26d-a0568069a5f2))
+  (segment (start 55.893 78.867) (end 56.896 78.867) (width 0.508) (layer "F.Cu") (net 9) (tstamp d6ecc20e-16e5-44c2-99c4-42e04d14caf2))
+  (segment (start 71.374 106.1085) (end 71.374 105.283) (width 0.508) (layer "F.Cu") (net 9) (tstamp d93b6741-bae2-45d5-8113-3f720090f34f))
+  (segment (start 35.306 55.499) (end 35.306 55.118) (width 0.254) (layer "F.Cu") (net 9) (tstamp d9b4e36e-edba-4b5c-bd33-9fc948e8508f))
+  (segment (start 59.69 27.051) (end 59.817 26.924) (width 0.254) (layer "F.Cu") (net 9) (tstamp d9e2b5b7-80f3-4ba1-8d0d-417d7d0862e8))
+  (segment (start 73.139 34.036) (end 73.139 34.9882) (width 0.254) (layer "F.Cu") (net 9) (tstamp da006876-c7cc-4f80-b97f-f9f1dfd4a969))
+  (segment (start 82.358 32.512) (end 83.82 32.512) (width 0.254) (layer "F.Cu") (net 9) (tstamp dad86cd2-46d1-435b-a7a6-311fa7ef5358))
+  (segment (start 70.853 32.131) (end 70.853 33.0578) (width 0.254) (layer "F.Cu") (net 9) (tstamp dc6a604e-1414-4637-91e5-7f20d76c0d16))
+  (segment (start 45.085 97.917) (end 46.547 97.917) (width 0.508) (layer "F.Cu") (net 9) (tstamp dd2ea583-988d-43e5-a685-ebe68db54f70))
+  (segment (start 75.438 80.7665) (end 75.438 80.01) (width 0.508) (layer "F.Cu") (net 9) (tstamp dd32a928-7a12-45ca-98a5-207564d14a93))
+  (segment (start 33.8455 81.9785) (end 33.528 81.661) (width 0.254) (layer "F.Cu") (net 9) (tstamp de15ffbc-a32b-452a-ae17-b13486548b6b))
+  (segment (start 61.595 61.087) (end 61.595 65.786) (width 0.508) (layer "F.Cu") (net 9) (tstamp e111e309-c1d1-4fea-baf7-370741c294ca))
+  (segment (start 35.56 84.804495) (end 35.179 84.423495) (width 0.254) (layer "F.Cu") (net 9) (tstamp e1d380cd-d113-47e6-96e7-06f4f9f3b960))
+  (segment (start 62.357 25.019) (end 62.357 26.289) (width 0.254) (layer "F.Cu") (net 9) (tstamp e3a897f5-a110-4957-8989-454498814795))
+  (segment (start 42.151 78.867) (end 41.148 78.867) (width 0.508) (layer "F.Cu") (net 9) (tstamp e85f023a-be9d-44c6-94ae-b306462bc622))
+  (segment (start 57.912 98.92) (end 57.912 96.647) (width 0.508) (layer "F.Cu") (net 9) (tstamp e911d714-c069-4e1c-893d-488e5f4d15fa))
+  (segment (start 57.912 78.867) (end 56.896 78.867) (width 0.508) (layer "F.Cu") (net 9) (tstamp e986a25f-2fa6-471c-9bdf-55c759435349))
+  (segment (start 75.438 80.0608) (end 75.0824 79.7052) (width 0.508) (layer "F.Cu") (net 9) (tstamp eb6c6438-439c-47a7-82ec-6461f001b59a))
+  (segment (start 70.358 98.933) (end 70.485 98.806) (width 0.508) (layer "F.Cu") (net 9) (tstamp ebaea599-890d-4327-a30f-00242123745d))
+  (segment (start 44.831 41.783) (end 44.577 41.529) (width 0.508) (layer "F.Cu") (net 9) (tstamp ec1f5500-30f7-40af-9963-e10da4c5a911))
+  (segment (start 44.577 41.529) (end 43.751 41.529) (width 0.508) (layer "F.Cu") (net 9) (tstamp ec7f76a2-e4b3-4d6a-867d-16d512726b94))
+  (segment (start 84.582 37.465) (end 85.344 36.703) (width 0.254) (layer "F.Cu") (net 9) (tstamp edd454a4-c3f4-4243-907e-6506c5c617a3))
+  (segment (start 52.324 109.08) (end 52.324 107.95) (width 0.508) (layer "F.Cu") (net 9) (tstamp efac4805-724d-4c51-9141-847bb0ee7c93))
+  (segment (start 72.2145 99.761) (end 72.2145 100.5355) (width 0.381) (layer "F.Cu") (net 9) (tstamp f019824e-c579-46a6-91be-dcf1a769d4c4))
+  (segment (start 37.211 96.647) (end 36.068 95.504) (width 0.254) (layer "F.Cu") (net 9) (tstamp f0b6b116-7a4b-4f2a-b642-0ca165e501db))
+  (segment (start 56.134 34.671) (end 51.054 34.671) (width 0.381) (layer "F.Cu") (net 9) (tstamp f22bce40-8dc0-45d7-aa92-596d861b705b))
+  (segment (start 36.068 95.25) (end 35.814 94.996) (width 0.254) (layer "F.Cu") (net 9) (tstamp f314359d-ceb4-4eed-9434-3587d9b5d08a))
+  (segment (start 45.085 77.597) (end 44.831 77.343) (width 0.508) (layer "F.Cu") (net 9) (tstamp f371cda4-d514-4da2-b238-4c72023683ad))
+  (segment (start 58.547 26.543) (end 58.547 25.019) (width 0.254) (layer "F.Cu") (net 9) (tstamp f4cc7c31-ca82-4256-aa79-6bee2891b9c4))
+  (segment (start 47.752 109.921) (end 46.294 109.921) (width 0.508) (layer "F.Cu") (net 9) (tstamp f4cfb333-dc79-4f25-8f98-d42a7cc7d022))
+  (segment (start 73.406 106.1085) (end 73.406 105.283) (width 0.508) (layer "F.Cu") (net 9) (tstamp f762eac3-58c5-409e-9025-8e97d9d56d59))
+  (segment (start 35.179 84.423495) (end 35.179 84.074) (width 0.254) (layer "F.Cu") (net 9) (tstamp facb4c64-67a7-49c2-9871-f6b57f88bc1b))
+  (segment (start 35.306 55.118) (end 35.56 54.864) (width 0.254) (layer "F.Cu") (net 9) (tstamp faf65219-5fed-44cd-8d22-b2067e035c81))
+  (segment (start 57.912 94.374) (end 57.912 96.647) (width 0.508) (layer "F.Cu") (net 9) (tstamp fdfec3d9-7f30-4af6-b489-d3b885d4b1dc))
+  (segment (start 72.377 98.044) (end 71.501 98.044) (width 0.381) (layer "F.Cu") (net 9) (tstamp fe866383-3506-42c4-bab6-ffd355859f10))
+  (segment (start 67.75 29.151) (end 67.564 29.337) (width 0.508) (layer "F.Cu") (net 9) (tstamp ff80d3d3-4afb-40dc-92a5-d13296b52a90))
+  (via (at 53.975 69.215) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 001f786e-bc84-4d0f-bda5-2bd9954aef75))
+  (via (at 104.14 101.6) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 00cf4dc8-8d52-4f73-8f33-a9479ebe37e5))
+  (via (at 48.387 59.944) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 00e7a3c1-f3d5-43b9-94e2-0725bd457184))
+  (via (at 70.485 98.806) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 00eb48b8-07ff-4c64-b210-93017b58f726))
+  (via (at 31.75 44.45) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 0171bc99-0e54-4748-874d-c09079a81bcd))
+  (via (at 48.26 97.917) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 01a23c98-c3ea-498f-9f97-50ba4d9cfb9f))
+  (via (at 25.527 111.506) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 01f1fc28-36a8-4ea2-8eab-c10127756b62))
+  (via (at 66.802 110.363) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 02064a52-7894-4060-8529-a47c52886405))
+  (via (at 62.484 40.894) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 028cd8e8-1f9b-49cb-851b-86f49e6a433f))
+  (via (at 50.546 113.919) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 03f850e4-02e0-41f1-8379-97988c4226d2))
+  (via (at 60.452 103.886) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 042d3a4d-7b81-4280-b721-2765b2d8cdb8))
+  (via (at 44.831 98.171) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 043c0cd6-4f56-47a2-87aa-d37d43342a99))
+  (via (at 44.831 41.783) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 04bb7843-5819-476c-b2be-d314e35f2bdc))
+  (via (at 75.438 90.932) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 04c05c30-ff4c-4524-a2ec-7dac470b94a7))
+  (via (at 44.577 34.798) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 04cf0e15-3990-4e95-bea4-ae86f043556d))
+  (via (at 56.896 78.232) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 051df811-c2b7-47d7-80f7-876dd3d5842b))
+  (via (at 100.076 79.248) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 053796bd-651e-4d33-8b69-edab017bc71f))
+  (via (at 52.324 52.959) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 058f2de1-db64-4686-a55c-065af642fb84))
+  (via (at 66.929 29.972) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 05a0d5d8-db96-45c4-9ad2-acd135de88af))
+  (via (at 101.6 33.02) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 05cef875-72b5-4c74-a5c3-04773b4599bc))
+  (via (at 59.055 101.219) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 05d527e0-b975-4980-bc29-e8b5731fdeb2))
+  (via (at 67.437 109.093) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 072c040e-b880-4adc-a50b-18125750a6fb))
+  (via (at 69.977 105.664) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 08339298-59eb-41f1-8867-376fc9704f08))
+  (via (at 66.929 29.337) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 0907eb80-a872-4457-8f9e-0d336b9ceb40))
+  (via (at 72.2376 34.036) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 098ddd95-ecd0-422a-8dc0-55010ab5c1dc))
+  (via (at 67.564 29.972) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 0c0cd5f6-642f-485e-89a3-8dd5a9340ddb))
+  (via (at 44.831 77.343) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 0e1b58da-b36b-403b-b3f7-0f9b5a707827))
+  (via (at 43.18 116.84) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 0e806ee6-fd69-442f-9c4c-4300be59421b))
+  (via (at 37.465 43.307) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 0f31ae5f-96b6-4b46-89a4-da0778a19c55))
+  (via (at 75.6412 40.2844) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 0fda25d6-ad08-41f6-86aa-59e83ec1cab1))
+  (via (at 52.324 86.995) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 117574fc-a1cc-4bbc-9984-5efa79b27e64))
+  (via (at 41.148 96.647) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 117e07fc-0e92-4b22-ae1b-490a3e57016a))
+  (via (at 62.611 50.8) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 12b4baf0-8cfd-4401-b267-6731eb001501))
+  (via (at 33.655 43.434) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 13764504-f459-4e1a-958d-5ed75a97e13c))
+  (via (at 74.549 110.744) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 13dbfa0b-08fe-4ee1-9ddd-505a1125b76d))
+  (via (at 74.549 109.982) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 1490dd7e-4326-4b5b-8b18-5e8868985cbf))
+  (via (at 74.676 40.3352) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 1595753d-035c-4721-af1c-aba0359c66e2))
+  (via (at 52.324 69.215) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 15ef457b-e0e6-4f46-8436-f05bc83c86a9))
+  (via (at 73.66 66.04) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 17af51c8-9a32-4f1a-abd2-9f49df8865a7))
+  (via (at 99.06 106.68) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 18a8220f-cdc1-4821-b00a-8111a595a3aa))
+  (via (at 56.896 42.672) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 18df0957-6ec3-417e-a1b7-c47fc3fd1cea))
+  (via (at 88.265 25.4) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 19d00883-3474-4fb5-8896-a47de38604db))
+  (via (at 70.993 93.98) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 1ab3a3b3-6053-407c-b7a1-17737f21e875))
+  (via (at 70.866 50.546) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 1bd6d42d-0f08-43e0-bf33-889d559184bb))
+  (via (at 33.02 107.95) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 1d287d1c-2218-4b23-90e9-2736e8e851f9))
+  (via (at 62.484 99.441) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 1d58600e-140f-4bcf-8076-9c89fc3a2cac))
+  (via (at 64.135 105.664) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 1dfdcd89-1cbb-449b-bac4-d1f09756d43b))
+  (via (at 34.036 104.521) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 1e0790d9-9e30-4fce-b1c8-9b97157d1c40))
+  (via (at 58.42 22.86) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 1e2c0f9a-e142-4efd-9624-5aa9592bbd60))
+  (via (at 75.819 109.982) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 1e997979-528d-4677-9e27-d8cc762723c0))
+  (via (at 65.532 44.196) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 1f1f8909-d2ee-44fa-9dde-37f3b92cb6df))
+  (via (at 70.993 97.536) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 1f442b80-743b-44c5-89b2-3391e0b8210d))
+  (via (at 86.36 26.797) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 1fa783ef-3575-49c2-beb5-43bf9c7230ed))
+  (via (at 43.18 21.59) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 1fff2373-70ff-4ddf-ad7c-adf10ea9f062))
+  (via (at 60.96 116.84) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 21582857-2468-413d-ab08-507dc876dbaf))
+  (via (at 61.468 40.894) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 2414b0a0-0f69-48e5-b28f-f0df9aab15a4))
+  (via (at 43.561 34.798) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 24b7e175-240f-4a58-aa93-e59b17b00ed5))
+  (via (at 66.802 109.093) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 24f43b58-4183-4ce1-be0f-4a8ee8609f11))
+  (via (at 94.996 90.932) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 25899270-6ac9-41ae-9a94-ab4c4ba829f9))
+  (via (at 101.6 27.94) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 25a14265-4272-4a72-8175-deb08724f022))
+  (via (at 78.613 78.867) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 2665db18-8c1f-4a0c-8565-5c624cb98bba))
+  (via (at 95.25 101.727) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 279ef7f7-6821-46ab-a647-4a45b4c6454b))
+  (via (at 59.6265 92.1385) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 27a901dd-a97d-4816-b35d-1ff263b3200c))
+  (via (at 94.996 83.439) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 28050956-fad6-4531-9a7f-cc0af04c342e))
+  (via (at 102.108 89.154) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 2850fd11-0f06-4c93-9541-f42a03be7db5))
+  (via (at 50.038 69.977) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 28675374-cc8f-4409-a788-a25ed598f404))
+  (via (at 107.442 28.702) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 290d58fc-85fe-41ee-8083-62623df3e9b9))
+  (via (at 60.452 103.124) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 2ae7db0d-6a95-4ae3-939a-0357c2ddf320))
+  (via (at 45.466 109.093) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 2bcd4d01-058b-4cfe-a8ca-40796f3c4f61))
+  (via (at 57.912 96.647) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 2bd5de26-0623-43c9-8a2a-0baa72059427))
+  (via (at 97.155 101.727) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 2beff0d2-f27f-45d7-ac86-80ea35b8f8e0))
+  (via (at 31.75 59.055) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 2d2e0270-e9e8-457d-bbef-2a12867b9a77))
+  (via (at 69.9516 32.1056) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 2d76cb88-cea1-4075-b71b-4007811124e6))
+  (via (at 34.036 35.433) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 2d873e45-1947-4753-b8f8-aaee379bc63d))
+  (via (at 60.579 75.057) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 2e68d09d-7c01-41c4-a5a8-e5879f33a522))
+  (via (at 75.819 93.218) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 2f72e58f-fd4b-4019-abf3-5d3f9ca51458))
+  (via (at 94.8944 94.1832) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 312dcf93-6be9-4ca7-9218-ea0e3d72c873))
+  (via (at 31.75 83.185) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 31cef7ee-612c-4570-991b-8881fb81fc64))
+  (via (at 53.086 34.671) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 3214295e-fe07-4dd1-b8ad-d2911ca44e0f))
+  (via (at 34.29 74.295) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 3300955b-a82c-4e50-a58d-4829ff42118a))
+  (via (at 56.896 97.282) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 340b26cb-8fa1-4b04-a0ee-b522564c1e1d))
+  (via (at 53.975 52.959) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 3426d3bb-24e2-4ecc-9c95-49d15e996619))
+  (via (at 37.465 61.087) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 357840a4-630f-4455-be08-441ed492ccea))
+  (via (at 81.28 106.68) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 358ae524-df3c-405b-ba0f-58d212a9c4ab))
+  (via (at 52.324 104.775) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 36578471-8e05-408a-9200-696dabec1440))
+  (via (at 64.516 43.18) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 36752476-ecc0-4d8a-bd0a-9a00f0e864b9))
+  (via (at 59.563 96.647) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 39f39c6a-45b5-413c-b1d0-74e5a0a1b735))
+  (via (at 94.869 79.248) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 3a258dbe-6584-44a6-a898-f47eda7d6855))
+  (via (at 44.831 59.563) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 3a353ce3-da6d-4bf6-bb48-fa69f94fd62f))
+  (via (at 32.766 21.59) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 3aa5d292-b115-4ca6-8dca-89a3a04ba4b6))
+  (via (at 67.564 29.337) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 3c8c1516-9c0c-49f4-a34d-9aa32d78b440))
+  (via (at 71.5772 100.584) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 3d36abc9-01b7-4560-bde5-56164d856b1e))
+  (via (at 53.213 114.808) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 3d9892ec-c286-44b7-859e-86066779dd57))
+  (via (at 104.14 71.12) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 3e2c3e27-a22e-43a2-ae97-99ddb7daf1d6))
+  (via (at 65.405 38.354) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 3e4f2ed1-0764-4b08-b84e-cfea81ccf702))
+  (via (at 33.655 92.71) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 3eba9014-7320-4844-babd-3e1d7d633d3f))
+  (via (at 75.057 28.575) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 3f04fdcd-2835-4af2-93c1-8e9e865f8ab5))
+  (via (at 31.496 37.973) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 3ff20178-bdb0-4c62-a17c-1f4941fe4aaf))
+  (via (at 81.28 116.84) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 4038bd9d-b497-4079-afd0-395627e9bc99))
+  (via (at 79.9084 92.0496) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 41635c48-0273-4da4-b265-e9a5c87e3ac3))
+  (via (at 81.28 114.3) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 41b92631-3217-4fc5-a964-b1e6625fe457))
+  (via (at 97.409 82.296) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 420d1369-bc7e-4274-b69c-10c4c3998760))
+  (via (at 71.628 78.486) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 43b89813-e0cf-4fe0-98f4-efe2ae6f61ae))
+  (via (at 53.975 70.612) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 444c78f7-d866-41a2-8e31-fa97e73dc8ed))
+  (via (at 33.655 54.61) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 44c8d743-4ae4-442a-a1ee-25588473926d))
+  (via (at 35.56 69.85) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 47bc5eb7-b4a5-47e1-8bb8-ecbf13f77aa7))
+  (via (at 56.896 43.942) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 4825137b-af10-4d6f-bdd9-b383bcce243c))
+  (via (at 53.975 107.95) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 483b9f55-d234-4c51-b5b8-a387ba716521))
+  (via (at 81.28 58.42) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 486fa93a-c788-4ef5-b54d-0025d68e77f3))
+  (via (at 75.0316 93.2688) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 489a44e7-5af6-48c0-b872-f84448f613fe))
+  (via (at 76.2 101.6) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 48a7b591-9ddc-4f19-a4c1-1b558dff91ad))
+  (via (at 102.0064 91.6432) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 49a337f9-5829-4488-803a-4719ce48d0e8))
+  (via (at 73.66 116.84) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 4b26c9e7-524d-42ae-aec6-039027e8356f))
+  (via (at 79.9084 91.1352) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 4be87d14-e4b5-4a02-957a-e23253dd6b1d))
+  (via (at 31.496 101.981) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 4d24faa9-f8ca-4d7a-9f20-3e554bfc0c48))
+  (via (at 102.108 86.5632) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 4d30c5b1-4daa-43c8-b6a2-fff6ef1700ab))
+  (via (at 86.36 28.321) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 4d3a4cc2-2935-43b3-9c87-1747d31e5c82))
+  (via (at 38.1 26.67) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 4d5d978f-437d-4a28-a9dd-8a14731c9e56))
+  (via (at 61.087 66.548) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 4e6c2365-e1d9-4aeb-a173-3cb8e4b282de))
+  (via (at 60.579 78.867) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 4f0a0b65-650d-42b8-8663-661036b0803a))
+  (via (at 66.294 29.337) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 4f69588e-55d9-4d98-b546-e1760de9015e))
+  (via (at 64.77 99.441) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 4f9756fb-c349-4871-85c5-bc34425036aa))
+  (via (at 104.14 81.28) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 4fa42002-4b03-4789-bfcb-c8277377fb5c))
+  (via (at 64.135 105.029) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 507e2f8e-2341-4cf0-9934-9a7513c1cc66))
+  (via (at 61.214 103.886) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 51ef2b22-93dc-451a-82c5-272e953096df))
+  (via (at 74.295 47.752) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 528b9d82-93a0-49d9-a575-50c369a09719))
+  (via (at 32.385 46.355) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 52b08b75-4338-4d8c-894e-a444a0732015))
+  (via (at 67.437 110.363) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 52d33375-17dd-4d14-b419-fe6dfe93b287))
+  (via (at 31.496 104.521) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 531c2074-833f-43ee-a2c1-01f7d3338be7))
+  (via (at 63.5 22.86) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 53fe1814-deb0-4070-b7ad-5f1e19ac92bd))
+  (via (at 44.831 62.611) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 5416bff5-3853-4ba2-bbd8-b7375517224f))
+  (via (at 86.36 53.34) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 54867331-79c9-4605-a1c6-0f33e3356317))
+  (via (at 64.516 51.816) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 54be7b2e-028e-4066-b027-a8b6e701b4a0))
+  (via (at 50.038 109.093) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 55c3dcbb-b392-411f-bd9c-32e734bb4b05))
+  (via (at 71.628 97.155) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 566fbba4-5d90-4176-b70a-9e60bbc80550))
+  (via (at 94.234 86.614) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 5757ee71-2160-468a-9fb9-beaaae03fed5))
+  (via (at 93.98 106.68) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 5803ea3a-63d4-4f7f-afcc-0bb0ee80fa31))
+  (via (at 107.442 111.506) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 588a01a9-59eb-45c4-b14d-60fce91fa03c))
+  (via (at 88.392 23.368) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 59383f0b-dabb-4bfe-9653-c3d9b8ad17ad))
+  (via (at 70.993 78.105) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 5a1fef2a-1e3e-4a6b-a3e7-3793cafecb84))
+  (via (at 52.324 70.612) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 5a2806f7-0e91-4399-934f-9ec475b3c17d))
+  (via (at 73.406 105.283) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 5ca2a2ef-3de7-4fc8-be6f-befe62c8badb))
+  (via (at 49.53 114.808) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 5e1ce3b7-e6f3-42cf-9c1f-9433e451fee0))
+  (via (at 71.374 98.679) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 5e75d14d-f1a5-49c9-8422-a870a518b74c))
+  (via (at 60.071 84.074) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 5fce981c-95f9-4632-a456-91f27abf8be9))
+  (via (at 68.58 116.84) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 61d76b19-c1aa-4985-9b4c-52c94791fffd))
+  (via (at 53.213 107.95) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 61dbde23-90df-4527-b261-146aa0235446))
+  (via (at 44.831 95.123) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 63693ca8-acde-47f3-9a1b-214293c1ac53))
+  (via (at 104.14 91.44) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 66368a68-b3a7-4444-850d-0698b0681062))
+  (via (at 61.214 103.124) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 66576dbc-ee83-42b2-9b25-5fbbe66b3ffa))
+  (via (at 78.74 76.2) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 669f44d1-bd4a-40f5-adbc-d066fe16a01e))
+  (via (at 44.831 80.391) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 680737b7-46e0-4ad7-8406-6e1ce8de2ba0))
+  (via (at 101.6 43.18) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 6837c77c-db33-4e20-8d61-f88bb4b9ff30))
+  (via (at 64.897 105.029) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 683fdab5-d273-4a02-951d-5784f5d9ad7a))
+  (via (at 33.655 88.9) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 68572c73-2735-4653-acf3-abd9504c8d6c))
+  (via (at 47.625 114.808) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 689e051c-dc7f-4de1-9965-1ddb8c5dc26a))
+  (via (at 72.263 100.584) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 69e87383-59f2-45f2-acf9-83076a15222d))
+  (via (at 101.6 53.34) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 6ad797c1-cb56-4fee-ac25-f2da61bbe814))
+  (via (at 37.465 96.647) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 6b30b322-bdcc-48f0-89bb-72a26d7c41d9))
+  (via (at 67.437 101.981) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 6c2b881e-b9c7-4085-928d-51610bb61596))
+  (via (at 68.707 22.606) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 6cdba083-a26f-4b8d-add0-7c59b41293e6))
+  (via (at 31.623 69.977) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 6cfa7f4c-2b14-4a13-8d1b-cb239fb97d9b))
+  (via (at 80.899 35.941) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 6d8ddbf6-e9b3-4d31-adf7-91e8920f686f))
+  (via (at 86.36 23.368) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 70b14ac9-2716-4780-99cc-167f1f5dcccc))
+  (via (at 64.897 106.299) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 727876e7-6e04-4437-b281-4d48b27a84f1))
+  (via (at 38.1 21.59) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 73020f9a-312e-4bb3-9e2b-4c221910eed2))
+  (via (at 45.72 116.84) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 730fc1e6-0708-46b7-8dbb-419b5b8d1d6e))
+  (via (at 53.34 116.84) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 74072e2a-2f97-4c24-b13d-72287c58d135))
+  (via (at 65.278 43.18) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 752baab2-b9b9-4049-b0d2-0046a68bc39f))
+  (via (at 56.896 43.307) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 7595e462-4ad9-4719-98d5-e6189a9e530f))
+  (via (at 91.44 53.34) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 75d41255-0e4e-4e5b-b10e-0c5ade61d863))
+  (via (at 70.485 97.79) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 763fc9cb-2807-43f4-92a1-635dac12f9b4))
+  (via (at 48.26 95.377) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 77864307-e5d7-4772-911f-f844bd9e948d))
+  (via (at 100.584 21.59) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 79214670-5442-409e-8477-7a51087a37f6))
+  (via (at 51.054 108.712) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 797c8edd-287e-422b-a55b-dacd8a388da6))
+  (via (at 29.845 31.75) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 7afbc591-eda8-42da-85f0-0607422d32c4))
+  (via (at 32.385 31.75) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 7b0cba3e-3a59-490b-8738-db9a64831185))
+  (via (at 33.655 47.625) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 7b25a00b-5e96-4b92-a8a2-a581b11f8846))
+  (via (at 78.74 101.6) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 7b393da3-cc75-49cc-be9b-08ab851bd888))
+  (via (at 72.136 42.164) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 7b6b0771-5ed5-44c9-9812-921e6fea2504))
+  (via (at 64.897 105.664) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 7d065106-94dc-447d-a35f-7dd287167617))
+  (via (at 48.387 44.577) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 80071578-cea4-4f2e-91b2-128d7c86dc2f))
+  (via (at 72.263 93.98) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 80334b89-ee12-46e1-95be-0b02589c1a16))
+  (via (at 57.912 43.307) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 804a8899-33bd-4553-9f2b-d4b7c8011173))
+  (via (at 95.758 86.614) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 80d6c8dc-633b-41f4-b6e6-dab8fd091a40))
+  (via (at 53.975 114.808) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 8149d761-b7e1-434f-b474-c20e65c29b5c))
+  (via (at 101.6 48.26) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 81efc5b6-b09f-4c58-b488-379064b11932))
+  (via (at 74.8515 38.4325) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 826eaef4-0973-49f2-8c7d-11c288ced592))
+  (via (at 76.2 63.5) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 85269672-5a9e-4576-a8f6-4565e9eac559))
+  (via (at 38.227 37.465) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 86627973-2b1c-47c8-83fe-7c374547a0a5))
+  (via (at 73.406 42.164) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 86f8e54c-247e-4a52-b4c3-292e925482d7))
+  (via (at 70.866 98.298) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 87599c91-1fe1-4c88-8a29-993c50ededd6))
+  (via (at 70.485 97.155) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 87e824ea-50ab-4d35-a4d8-a86df4db3ece))
+  (via (at 34.925 31.75) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 889dd79b-a06e-445c-aa47-98d1dc51adc3))
+  (via (at 31.623 72.517) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 88a9280a-1b1b-40f3-81c8-1da5edffdff2))
+  (via (at 50.038 87.757) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 8918e2de-5da0-4b12-9e6f-b0dfc72179f8))
+  (via (at 56.134 34.671) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 89dc24df-3110-4b07-b02d-33bc964312b5))
+  (via (at 60.071 87.757) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 8a002c08-e537-4fdd-9811-952f8c4c39d8))
+  (via (at 32.512 118.491) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 8adee832-34a8-474f-b444-75d37c42b433))
+  (via (at 31.623 77.47) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 8af84b01-1ce2-4a6f-aaa1-bcf3c612a0a6))
+  (via (at 56.896 96.647) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 8d4864da-d62c-4b41-be7e-67d077392267))
+  (via (at 31.623 64.897) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 8e2c48ca-89a5-4ee0-9e19-48ecdde0a2bb))
+  (via (at 53.975 51.562) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 8ebb756c-4dcf-486a-b05c-cc427b68b45e))
+  (via (at 41.148 61.087) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 8f0dce2d-a235-4b06-b804-5802490940c5))
+  (via (at 67.437 109.728) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 904a76db-82f6-42f3-93ac-f57f147a6cb0))
+  (via (at 70.104 50.546) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 905cc8e4-b88e-4e46-a23b-421f8cf0b57e))
+  (via (at 64.135 106.299) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 90b024d0-4209-4723-be6d-65f123731cfb))
+  (via (at 41.148 78.867) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 90dc502e-b11e-442f-af45-f42f5cc50485))
+  (via (at 46.228 109.093) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 90e958da-1fd5-460f-9028-0320a6a07a66))
+  (via (at 31.496 40.513) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 92b38370-c030-4fa0-92d3-4be3e8b0b059))
+  (via (at 33.655 86.36) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 92c6a34f-4155-40ab-bdb9-1ef64a79b6d4))
+  (via (at 68.453 35.814) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 92d35d83-4e0e-41bd-b542-42803aedb6c5))
+  (via (at 81.28 104.14) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 93e102ef-9f1b-41d1-8506-33ff1942dc07))
+  (via (at 96.52 53.34) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 9598c4e3-c8b0-4f25-bc40-2db0b901bd7c))
+  (via (at 72.644 52.578) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 96376ac0-7897-406a-9c41-2bea9b1db17d))
+  (via (at 34.29 65.659) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 973c33de-79d5-4260-b322-f163983a5a83))
+  (via (at 93.218 86.614) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 9880199f-de95-49b8-9261-822bee09f236))
+  (via (at 53.975 104.775) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 988e63fb-e477-44f9-91d4-3b9d0a6eac97))
+  (via (at 51.054 34.671) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 99699a52-dca3-4d58-8b2a-b5d981516bc1))
+  (via (at 71.628 37.592) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 99ef9a22-cbf1-44cc-b0c7-efa4956eef2c))
+  (via (at 98.1964 91.6432) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 9b026641-ea0e-4769-aeda-f66a47e7bc73))
+  (via (at 48.26 116.84) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 9bcc5084-03d1-4703-9195-bf61178ccd74))
+  (via (at 76.2 99.06) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 9d178fd8-c2a1-45ae-a92e-e19c8d2bab8a))
+  (via (at 71.12 116.84) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 9d49a07e-2ce8-4fa6-b65d-7b1f073758e5))
+  (via (at 61.087 69.977) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 9e5d4514-7a66-4cf7-8fbc-0bd7fc16a57d))
+  (via (at 41.148 43.307) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp 9f350fc5-2abb-4476-98aa-1228ee4701bf))
+  (via (at 43.18 26.67) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 9f7b9eed-2667-42fe-b40c-ffd82cc79777))
+  (via (at 56.896 61.722) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp 9fd6cb6b-dc46-4185-a462-65530e07e373))
+  (via (at 54.102 34.671) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp a0a94e55-3bbd-468e-a5e3-4b4c74829760))
+  (via (at 62.611 53.213) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp a15dac4e-8cee-4b75-be4b-e428020e817b))
+  (via (at 52.324 88.392) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp a33091ea-bcd1-4c60-824e-9fd9dc1c9794))
+  (via (at 32.385 84.455) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp a3ab2645-8e2c-41f7-a637-75ad03b67f8b))
+  (via (at 104.14 60.96) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp a3c03f03-d373-4c45-b772-aae7d39b949f))
+  (via (at 70.866 53.086) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp a5790dec-641a-44e3-9735-87f8b9316739))
+  (via (at 47.879 109.093) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp a5c5eb07-3dfb-487c-9e64-ca302164a0d9))
+  (via (at 83.82 55.88) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp a600c122-62e4-4b21-ac35-d8a795055173))
+  (via (at 48.387 62.484) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp a71a0b15-20c8-43de-8717-6cff14607ea1))
+  (via (at 59.055 104.902) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp a739a40f-8d95-4ec9-abdc-da01098c026f))
+  (via (at 43.18 31.242) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp a7f961ff-e3c2-4039-a2ea-912d09d00c47))
+  (via (at 77.597 27.94) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp a83c2bda-ee7a-4e6a-a97f-e0e85c67e302))
+  (via (at 66.167 35.814) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp a8ffe11c-124b-4329-b235-4f243709b477))
+  (via (at 32.385 93.98) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp aa39dd4d-c2dd-4826-be1f-d67fe4edc6db))
+  (via (at 31.623 62.357) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp abc39cbc-c381-4532-ba82-36d72cef22cf))
+  (via (at 48.387 42.037) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp ac417575-6213-4d24-84b5-164499a3c6fd))
+  (via (at 92.71 79.248) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp ac5a5780-a43b-474c-98fa-c318d2c1652f))
+  (via (at 65.913 96.52) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp ac61e2ba-6351-4528-b8dd-a263fea147f9))
+  (via (at 46.228 109.855) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp ad757c0c-9603-441e-bc9e-19083944099e))
+  (via (at 75.184 110.744) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp adeff05a-2ec2-4ce1-8c6f-8aa700c38fc6))
+  (via (at 55.626 114.808) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp ae0c3b2d-b1d1-487d-8b80-f20dd7a65cde))
+  (via (at 52.07 34.671) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp ae2dc2e7-850a-44a8-bc43-501e1d340c39))
+  (via (at 92.5068 96.012) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp ae781d21-62ef-4ad7-9242-8746efbc5a29))
+  (via (at 74.676 42.164) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp aec40f99-74eb-4094-b216-ab7cc22e6cad))
+  (via (at 75.7936 79.6544) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp aefddb11-46e8-48e1-870b-b9de5ac0adc3))
+  (via (at 86.868 36.703) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp af80a266-1ec4-410d-becc-d5827084b399))
+  (via (at 78.994 42.164) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp afad264b-4936-4c12-99c5-d98688c99ee8))
+  (via (at 70.104 22.606) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp b0f8050f-c7ef-487c-8ba1-9f92ba44eef1))
+  (via (at 33.655 96.901) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp b150492e-ff4e-4a30-a728-5bbf6595c99f))
+  (via (at 53.975 86.995) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp b167ea0f-e6c2-4077-ba24-4507d425785d))
+  (via (at 81.28 101.6) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp b22f85d0-c386-4e69-b743-3436d3cfdbe5))
+  (via (at 83.82 32.512) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp b318f66d-b19d-4b98-9344-0dbad2436186))
+  (via (at 56.896 60.452) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp b4069c74-9ede-4a1d-89c2-0669d5eb6f99))
+  (via (at 66.167 110.363) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp b4699e57-bff8-4158-abca-0ce6ddcab688))
+  (via (at 71.501 22.606) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp b6a0cead-64d0-4ab4-9792-66309e0a1ce1))
+  (via (at 31.623 75.057) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp b6ac5be8-1ff9-4ea0-9996-163ca0c9e182))
+  (via (at 73.152 35.0012) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp b74e0bd5-0070-4b3f-bccc-3c65711822b9))
+  (via (at 88.265 28.448) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp b7532e04-b9b0-4fb8-8689-8789f1f03078))
+  (via (at 33.655 50.8) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp b759a3ff-73dc-41de-86c1-b9500317467c))
+  (via (at 35.56 67.945) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp b770c582-2236-4032-a3d5-476f9e88ec2b))
+  (via (at 101.6 38.1) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp b79e295d-0b09-4ded-9e31-10b9ea968257))
+  (via (at 61.595 61.087) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp b80bcb0f-4f65-4222-a1be-860e4ec3b81e))
+  (via (at 48.26 77.597) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp b86c24d9-0bc6-4199-9b18-ad4e96b7bd90))
+  (via (at 31.496 35.433) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp b95ed24b-2be0-4952-aaa4-e798928e5fa8))
+  (via (at 56.896 79.502) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp b9738b58-5539-45cd-bf04-4abdcd3cc273))
+  (via (at 100.33 118.618) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp b9fa6681-fcbd-4c4b-893a-dcd298347225))
+  (via (at 66.802 53.975) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp ba4d734b-26f9-4477-a56d-da99e6d32fe8))
+  (via (at 73.66 76.2) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp bc14a73c-4fc9-4b89-85be-b63e5c054802))
+  (via (at 75.057 29.21) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp bc215b2d-b40c-4126-ba6e-ff94d4f71e79))
+  (via (at 56.896 96.012) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp bc258be2-8f29-468c-881b-03b3900e6eac))
+  (via (at 74.549 109.347) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp be9cf37b-43b0-49fe-b2ef-808284f672a1))
+  (via (at 52.324 107.95) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp bee164d0-ee80-4d2c-baaf-adf8bf05bd00))
+  (via (at 55.88 116.84) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp c0fd31ff-d1da-47c7-bd71-81bf5951b426))
+  (via (at 74.8284 36.83) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp c1bcb561-b60d-41ee-ad50-7a0c426cd145))
+  (via (at 53.975 88.392) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp c1f586e7-2ab1-44c6-ae80-eed4a0ba4282))
+  (via (at 73.66 50.546) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp c31bb082-8ce7-45a6-92d0-6c3c27a7c5f7))
+  (via (at 81.788 27.94) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp c3cd963b-1217-4690-b20d-a8201ccd9346))
+  (via (at 44.831 44.831) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp c3e99c9b-f4d2-4dd4-b3a1-d7987f2250ad))
+  (via (at 33.655 90.805) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp c56fd280-e8ea-4da5-80f8-3123000cc183))
+  (via (at 45.466 109.855) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp c6c63f27-1536-47d0-9065-f277a57e30f0))
+  (via (at 50.038 52.07) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp c7706353-5520-406d-ba21-ca96e2134e0d))
+  (via (at 74.422 29.21) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp c789cc24-1f86-4473-9f68-81aaca7fea77))
+  (via (at 38.1 31.242) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp c81183b8-a7ee-4b01-ad6e-9ec60cf9a317))
+  (via (at 70.993 78.867) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp c9a99391-13b3-4512-93a5-e5e985b807a6))
+  (via (at 69.342 53.086) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp c9c40838-07e6-4c18-b62b-603ef6183abd))
+  (via (at 86.487 25.4) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp cb711caa-b579-4738-8394-2ae5cf1713ea))
+  (via (at 81.28 111.76) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp cc043a14-2395-4cf2-a44f-1c7fc5de3966))
+  (via (at 96.52 25.4) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp cec9e393-52c2-4f0b-b081-5a9459ea60ff))
+  (via (at 25.654 28.702) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp d06b50f9-3d39-47a7-bc8a-894acb122873))
+  (via (at 33.528 59.817) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp d0968c4e-6dbd-49f5-94ff-bc852a1a0516))
+  (via (at 75.184 109.982) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp d1e31254-5e9c-4c04-a873-eb88ba570597))
+  (via (at 52.324 114.808) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp d378c4ba-16c1-4a1c-a0b5-2bace4b2c674))
+  (via (at 60.452 102.362) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp d3c0b362-d7f4-48df-9f65-9b661e62dbb3))
+  (via (at 68.326 43.18) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp d3d84791-a8c2-4ef6-a915-347b1f124267))
+  (via (at 66.167 109.728) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp d3fdc2c7-72a0-4c8a-8ce3-0d32cfa7a610))
+  (via (at 54.864 114.808) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp d43aa508-1602-4e80-869d-dcee38e8d57a))
+  (via (at 32.385 56.515) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp d456c1f4-13b1-4c64-92f0-b3221631be1b))
+  (via (at 71.501 98.044) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp d47fc5b4-f525-4385-ac32-7325d9f71a16))
+  (via (at 72.263 78.867) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp d6941961-c5fd-48ba-9147-a6ad9c49dd5c))
+  (via (at 75.0824 79.7052) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp d774587c-93b5-4cfd-860f-e0cdc8aadc8e))
+  (via (at 37.465 78.867) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp d846e8c5-825e-4241-82d6-1168cb8d0e3e))
+  (via (at 46.863 112.649) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp d85da00f-882b-45e6-96c2-7bc3fc6cf693))
+  (via (at 57.912 78.867) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp d8a4a207-2c5a-40a4-b8a0-33885475b40b))
+  (via (at 48.768 109.093) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp d8d4d1af-4bc3-4fbe-b75e-9266dcc2e901))
+  (via (at 61.595 57.785) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp d8e4db96-d71f-4594-bf72-f891dcf6a34e))
+  (via (at 31.115 107.95) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp d93b572c-5f95-4688-8168-49b568117b82))
+  (via (at 68.834 46.482) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp db92128d-846a-47cf-92c6-d93a0609cc95))
+  (via (at 70.866 33.0708) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp dc8fb69f-e69a-43f9-8427-b65c2f0093bf))
+  (via (at 88.265 26.797) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp dc8fc1ff-86db-4c04-ab2f-06b12f7815d3))
+  (via (at 96.901 89.027) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp ddab4914-2196-4209-923f-7598b63a00b2))
+  (via (at 71.374 105.283) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp ddab6594-38dd-4f7c-a5bb-f8ffa62cacec))
+  (via (at 81.28 109.22) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp ddb0376a-ee74-4fc6-a637-c59e2afed03d))
+  (via (at 50.8 116.84) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp ddb3c05a-ae30-4cab-9906-bd132a13bf36))
+  (via (at 66.802 109.728) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp de5aa8b2-b4b0-49ac-abda-aded361508f9))
+  (via (at 64.008 48.26) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp dfc22906-8dac-4b07-9954-8924679ae0b4))
+  (via (at 97.409 79.248) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp dfd7c472-759c-42bd-8146-ef8032428f75))
+  (via (at 65.405 39.751) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp e0e628d1-027d-4e32-b374-41658216ad67))
+  (via (at 55.626 114.046) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp e1cb7150-64f3-4de9-bdc7-49b30a3d219c))
+  (via (at 75.184 109.347) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp e25408cc-e39c-4aca-b039-f849ba65c1ea))
+  (via (at 75.438 82.042) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp e29e4959-f8b6-49d3-8dcc-4aace3638415))
+  (via (at 33.655 49.53) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp e4416170-690d-4696-8c93-3690349d5a1c))
+  (via (at 78.74 99.06) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp e484778e-8753-4df3-a447-52ac654dc157))
+  (via (at 33.655 53.34) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp e4c9afab-e227-4bea-8bbe-9235c4ec13ee))
+  (via (at 51.562 114.808) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp e5cf555c-e663-475f-8228-98e4d642a101))
+  (via (at 64.389 35.814) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp e7c6513d-b6df-4454-b670-7deff58de8bc))
+  (via (at 48.26 80.137) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp ea5c4699-c842-42a7-8156-d64c160cebc1))
+  (via (at 34.925 107.95) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp eb788407-aca1-4426-9811-19df00d940ec))
+  (via (at 73.66 71.12) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp ed28c920-138c-47e5-9a72-19ba5547262c))
+  (via (at 51.562 107.95) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp ed97a5de-f9cc-43b4-9da4-19df4615a29d))
+  (via (at 66.294 101.981) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp ee24c034-b63d-4878-8a3f-815161adb3e3))
+  (via (at 31.623 67.437) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp ee251ea2-abc7-4696-8cd4-0af3c395c261))
+  (via (at 56.896 78.867) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp eead85f5-1433-4d11-a712-956d3f1e50a8))
+  (via (at 46.99 109.093) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp eeb38480-a0cc-4912-8d6c-08e797157bd5))
+  (via (at 33.528 80.391) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp f1060db6-b908-4f19-be5f-d6f4153c2f65))
+  (via (at 56.896 61.087) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp f11abc13-1638-4ceb-b1c6-1a8a33473e5e))
+  (via (at 57.912 61.087) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp f21c1c42-5350-4f87-8773-ac66a2771494))
+  (via (at 67.31 35.814) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp f25e83aa-ee89-4338-82ee-3064d378afad))
+  (via (at 75.819 110.744) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp f2a649bf-1c98-4e36-8fa8-9ead937f6793))
+  (via (at 78.74 60.96) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp f4314d38-d161-4325-aa69-50a0a480e8c4))
+  (via (at 48.641 114.808) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp f558d514-65f9-40cb-808a-8147e32f5e43))
+  (via (at 55.118 34.671) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp f692565a-5364-44c6-803a-f44b41dfca0e))
+  (via (at 104.14 106.68) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp f802bed2-d0bf-450d-833e-302b289118e8))
+  (via (at 31.115 81.915) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp f84c312e-a615-49a6-9a2a-24400efcad6c))
+  (via (at 35.56 71.755) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp f93ca076-3c83-4af9-b3b9-5caf69b1e82d))
+  (via (at 61.214 102.362) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp f96595ec-1fea-40f4-81d1-49694394680b))
+  (via (at 31.75 95.885) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp f97b8f23-baa4-47cc-844d-3e0dc8f7172d))
+  (via (at 75.6412 39.37) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp f9f5b4bd-b1dc-4c1f-8721-d84bee810526))
+  (via (at 42.418 34.798) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp fa0d58ed-25d1-4a1e-a964-0b785ccd109e))
+  (via (at 31.496 99.441) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp fa5a48c4-6789-46d0-bc58-c40f3e3d92fa))
+  (via (at 74.422 29.845) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp fb34785c-4dbf-411e-9cfa-e268c3e47b6d))
+  (via (at 65.405 39.116) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 9) (tstamp fc8fbcf9-b082-4a4a-89ee-15d8acc6a6ee))
+  (via (at 50.546 113.03) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp fce93262-a42b-480d-8af5-73122760b171))
+  (via (at 52.324 51.562) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp fdef2d8d-1308-4e30-bc0c-982f766aeb32))
+  (via (at 58.42 116.84) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp ff31ac2f-83c4-4327-bdc4-dd216f8846fa))
+  (via (at 55.626 113.284) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp ff8dd64a-2ee5-4bf3-a7df-91dd2ae03cb7))
+  (via (at 50.546 114.808) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (free) (net 9) (tstamp ffd4d4fb-a968-466c-8fbd-8c3ed849585d))
+  (arc (start 36.479816 78.262816) (mid 36.081034 77.665997) (end 35.941 76.962) (width 0.254) (layer "F.Cu") (net 9) (tstamp 1c6c7a9b-e3c5-4a4c-9c0c-25ba71311530))
+  (arc (start 37.465 78.867) (mid 37.113002 78.796983) (end 36.814593 78.597592) (width 0.254) (layer "F.Cu") (net 9) (tstamp 388e190e-27bc-4a28-a245-5f34e19eb095))
+  (arc (start 36.479816 61.691184) (mid 36.081034 62.288003) (end 35.941 62.992) (width 0.254) (layer "F.Cu") (net 9) (tstamp 38b8da23-2d9e-48d0-b5dc-15ac33a91845))
+  (arc (start 37.465 61.087) (mid 37.113002 61.157017) (end 36.814593 61.356408) (width 0.254) (layer "F.Cu") (net 9) (tstamp 459548aa-1fc5-4292-8000-bda25a48a500))
+  (arc (start 35.938487 76.658353) (mid 35.807116 75.997903) (end 35.433 75.438) (width 0.254) (layer "F.Cu") (net 9) (tstamp 54aec0ce-0164-4bc5-b72a-c0a0b124b6e7))
+  (arc (start 35.938487 63.295647) (mid 35.807116 63.956097) (end 35.433 64.516) (width 0.254) (layer "F.Cu") (net 9) (tstamp 845f4196-9cf9-4e37-ad7a-ba7e49bd93a4))
+  (segment (start 80.899 31.369) (end 81.788 30.48) (width 0.254) (layer "B.Cu") (net 9) (tstamp 00b01426-af5f-4c75-bd69-fb1a25b7d846))
+  (segment (start 36.267883 41.075117) (end 36.267883 37.537883) (width 0.254) (layer "B.Cu") (net 9) (tstamp 02cbf0e4-c300-41f5-b291-250c5649ad21))
+  (segment (start 61.849 54.483) (end 62.611 53.721) (width 0.508) (layer "B.Cu") (net 9) (tstamp 0b7f913e-50a0-44df-9e93-35acf70f0057))
+  (segment (start 36.449 97.663) (end 36.267883 97.844117) (width 0.254) (layer "B.Cu") (net 9) (tstamp 0c2a9d6d-bed1-4728-8ba7-ab1e164650de))
+  (segment (start 36.195 59.817) (end 36.195 59.563) (width 0.254) (layer "B.Cu") (net 9) (tstamp 10541393-2496-4100-af6f-5f5f7abcdc7b))
+  (segment (start 61.214 35.814) (end 59.309 37.719) (width 0.508) (layer "B.Cu") (net 9) (tstamp 10d751ab-0c39-447d-bdb5-ba66bf717a3d))
+  (segment (start 61.174 105.196) (end 60.452 105.918) (width 0.508) (layer "B.Cu") (net 9) (tstamp 158652b5-7556-4a40-a7d5-8c62c780b96d))
+  (segment (start 69.596 41.148) (end 69.596 42.799) (width 0.254) (layer "B.Cu") (net 9) (tstamp 15f25df0-4294-46a6-9810-e4cdb46866b6))
+  (segment (start 59.309 53.34) (end 60.452 54.483) (width 0.508) (layer "B.Cu") (net 9) (tstamp 185cdada-3f6a-4a62-9171-6e79d2b426ef))
+  (segment (start 59.309 44.323) (end 59.309 53.34) (width 0.508) (layer "B.Cu") (net 9) (tstamp 19dec88d-0819-4252-8fbb-be28c76bb22f))
+  (segment (start 35.814 93.091) (end 35.433 93.472) (width 0.254) (layer "B.Cu") (net 9) (tstamp 1af83fbb-45df-4081-b10e-9f567f7bfd3d))
+  (segment (start 36.267883 97.844117) (end 36.267883 98.878883) (width 0.254) (layer "B.Cu") (net 9) (tstamp 1b3d4b50-bdc9-4ae4-bc16-869f0ccc74fc))
+  (segment (start 91.215 95.377) (end 91.215 77.597) (width 0.254) (layer "B.Cu") (net 9) (tstamp 1ca1c925-90ed-4f60-bba2-eab2645042fa))
+  (segment (start 59.309 37.719) (end 59.309 44.323) (width 0.508) (layer "B.Cu") (net 9) (tstamp 1caa8a8e-cf57-4888-92e2-03f30adb92c3))
+  (segment (start 36.83 96.901) (end 36.595783 97.135217) (width 0.254) (layer "B.Cu") (net 9) (tstamp 27bf6497-b5bb-4752-8509-d9b93b1c95c3))
+  (segment (start 64.389 35.814) (end 61.214 35.814) (width 0.508) (layer "B.Cu") (net 9) (tstamp 2cbb3e6c-dc0f-4111-b11b-38b169f9fc50))
+  (segment (start 60.452 54.483) (end 61.849 54.483) (width 0.508) (layer "B.Cu") (net 9) (tstamp 30925cec-d88a-4d84-8fd5-d673182a8758))
+  (segment (start 72.7456 33.528) (end 75.692 33.528) (width 0.254) (layer "B.Cu") (net 9) (tstamp 31c47128-e74a-4640-b4db-1dfe168af236))
+  (segment (start 65.532 44.196) (end 65.532 45.593) (width 0.508) (layer "B.Cu") (net 9) (tstamp 32451b40-dec9-4c12-87a0-18bcb5b3141f))
+  (segment (start 36.83 43.053) (end 36.595783 42.818783) (width 0.254) (layer "B.Cu") (net 9) (tstamp 33ab813b-ceb0-4b58-83a6-c841e6c2bef6))
+  (segment (start 65.532 39.878) (end 65.532 43.053) (width 0.508) (layer "B.Cu") (net 9) (tstamp 35c28bbe-987e-4abf-a8b2-2b2ca07b1e8f))
+  (segment (start 35.433 93.472) (end 33.655 95.25) (width 0.254) (layer "B.Cu") (net 9) (tstamp 3b588582-0372-4796-aa32-21f19e8b9a51))
+  (segment (start 72.2376 34.036) (end 72.7456 33.528) (width 0.254) (layer "B.Cu") (net 9) (tstamp 42306485-a89c-4c8d-bb47-aff5e160f731))
+  (segment (start 35.814 46.863) (end 33.655 44.704) (width 0.254) (layer "B.Cu") (net 9) (tstamp 4b34a4c6-f72e-4c40-a8cc-b47b46dbcc85))
+  (segment (start 77.851 31.369) (end 80.899 31.369) (width 0.254) (layer "B.Cu") (net 9) (tstamp 4ddf1473-a9be-4a07-8685-0cba6ef6c30d))
+  (segment (start 36.595783 42.564783) (end 36.449 42.418) (width 0.254) (layer "B.Cu") (net 9) (tstamp 51b94e9e-7e58-4f85-8bfd-ea098d7522e2))
+  (segment (start 36.412497 79.919503) (end 36.195 80.137) (width 0.254) (layer "B.Cu") (net 9) (tstamp 529df9a8-a43e-41d9-a7b0-d6ee8ecbb7d8))
+  (segment (start 35.814 92.329) (end 35.814 93.091) (width 0.254) (layer "B.Cu") (net 9) (tstamp 54d2650a-909f-4564-995a-21a0db3c112c))
+  (segment (start 83.82 32.512) (end 83.312 32.512) (width 0.254) (layer "B.Cu") (net 9) (tstamp 56f89942-6a3c-425a-a757-70f6ecd2068c))
+  (segment (start 65.532 45.593) (end 64.897 46.228) (width 0.508) (layer "B.Cu") (net 9) (tstamp 5aff5f81-73c2-4198-9a43-5d4d957dd0dd))
+  (segment (start 37.084 43.307) (end 36.83 43.053) (width 0.254) (layer "B.Cu") (net 9) (tstamp 5b621287-cc63-4f3a-b056-e28931d236d3))
+  (segment (start 78.994 36.83) (end 74.8284 36.83) (width 0.254) (layer "B.Cu") (net 9) (tstamp 5b9f63ff-152f-4a06-bb3a-c5f8a67903cf))
+  (segment (start 36.412497 60.034497) (end 36.195 59.817) (width 0.254) (layer "B.Cu") (net 9) (tstamp 5cdc9b7a-ef90-4ecb-a8cf-a5c76377ea08))
+  (segment (start 36.412497 79.538503) (end 36.412497 79.919503) (width 0.254) (layer "B.Cu") (net 9) (tstamp 5dc60ce2-069c-4c80-85f2-53128f4c58fd))
+  (segment (start 34.163 35.433) (end 34.036 35.433) (width 0.254) (layer "B.Cu") (net 9) (tstamp 626339f3-9db9-4f53-9073-677f7f6ab08e))
+  (segment (start 36.412497 60.415497) (end 36.412497 60.034497) (width 0.254) (layer "B.Cu") (net 9) (tstamp 6451dbc3-8a20-4565-95c5-25f2e2e38127))
+  (segment (start 35.814 47.625) (end 35.814 46.863) (width 0.254) (layer "B.Cu") (net 9) (tstamp 65f0448c-3a22-4d7f-af32-400913e86f4d))
+  (segment (start 64.897 46.228) (end 63.373 46.228) (width 0.508) (layer "B.Cu") (net 9) (tstamp 670fae70-5d67-49f6-b269-a36c007f6759))
+  (segment (start 62.611 50.8) (end 62.611 53.213) (width 0.508) (layer "B.Cu") (net 9) (tstamp 67d86c3b-504b-4aec-9146-85348d159206))
+  (segment (start 36.449 42.291) (end 36.267883 42.109883) (width 0.254) (layer "B.Cu") (net 9) (tstamp 69f828e7-820e-43e8-88c8-810d6e3906ac))
+  (segment (start 37.465 96.647) (end 37.084 96.647) (width 0.254) (layer "B.Cu") (net 9) (tstamp 6c086867-cb2b-43b2-996b-a39d9a6e86d8))
+  (segment (start 37.465 78.867) (end 37.084 78.867) (width 0.254) (layer "B.Cu") (net 9) (tstamp 6c0f1714-3685-4f0f-a00f-a7fb3cef5d53))
+  (segment (start 36.267883 37.537883) (end 34.163 35.433) (width 0.254) (layer "B.Cu") (net 9) (tstamp 6ce8ed30-3819-4e08-8431-98e4e0acc02c))
+  (segment (start 36.595783 97.389217) (end 36.449 97.536) (width 0.254) (layer "B.Cu") (net 9) (tstamp 70c9a010-7c97-483f-a1fa-cea22bf891d0))
+  (segment (start 64.389 35.814) (end 64.389 38.735) (width 0.508) (layer "B.Cu") (net 9) (tstamp 71072fd8-71c1-431f-b627-691c330a5240))
+  (segment (start 36.267883 42.109883) (end 36.267883 41.075117) (width 0.254) (layer "B.Cu") (net 9) (tstamp 74d42e73-4dbf-422a-9db5-4363e6636687))
+  (segment (start 61.214 42.418) (end 64.897 42.418) (width 0.508) (layer "B.Cu") (net 9) (tstamp 7eb0d613-5dc2-410f-9632-1c954f2e9856))
+  (segment (start 64.389 35.814) (end 68.453 35.814) (width 0.508) (layer "B.Cu") (net 9) (tstamp 800ee65d-8504-4666-bedc-09c05da5a9a4))
+  (segment (start 81.788 30.48) (end 81.788 27.94) (width 0.254) (layer "B.Cu") (net 9) (tstamp 81d3026b-e31f-483d-a225-7fd16f70fc4d))
+  (segment (start 72.644 35.433) (end 72.644 38.1) (width 0.254) (layer "B.Cu") (net 9) (tstamp 87a81518-f23a-4e5d-a35e-868e8f387adb))
+  (segment (start 61.087 109.728) (end 66.167 109.728) (width 0.508) (layer "B.Cu") (net 9) (tstamp 8bd228b0-2873-432b-9dbe-e3ab790b8749))
+  (segment (start 73.152 35.0012) (end 73.0758 35.0012) (width 0.254) (layer "B.Cu") (net 9) (tstamp 91287c8e-ecbe-4d58-9613-0c0a2612203c))
+  (segment (start 83.312 32.512) (end 78.994 36.83) (width 0.254) (layer "B.Cu") (net 9) (tstamp 914243a8-2aec-46c2-97a4-87ffd54968bf))
+  (segment (start 36.267883 98.878883) (end 36.267883 102.416117) (width 0.254) (layer "B.Cu") (net 9) (tstamp 921d9055-037c-4769-b932-64a79d7abb7b))
+  (segment (start 36.595783 42.818783) (end 36.595783 42.564783) (width 0.254) (layer "B.Cu") (net 9) (tstamp 987bb1dd-385f-4a5a-ae1d-da7fad12e1ef))
+  (segment (start 37.465 61.087) (end 41.148 61.087) (width 0.254) (layer "B.Cu") (net 9) (tstamp 98f4927f-a33a-4793-bac6-b4ddfd4906ec))
+  (segment (start 62.611 53.721) (end 62.611 53.213) (width 0.508) (layer "B.Cu") (net 9) (tstamp 9913f331-e205-47c2-981d-701fd8113d56))
+  (segment (start 72.644 38.1) (end 69.596 41.148) (width 0.254) (layer "B.Cu") (net 9) (tstamp 9a32a611-2686-4627-9199-17f3ec84a9fb))
+  (segment (start 36.195 80.137) (end 36.195 80.391) (width 0.254) (layer "B.Cu") (net 9) (tstamp 9a87b9af-4143-4fcc-b286-baf0fb485de2))
+  (segment (start 37.465 43.307) (end 41.148 43.307) (width 0.254) (layer "B.Cu") (net 9) (tstamp 9cc152f5-0189-44c5-a297-0265d6fc481c))
+  (segment (start 33.655 95.25) (end 33.655 96.901) (width 0.254) (layer "B.Cu") (net 9) (tstamp 9d36b0c8-9cd3-4b3e-bb7a-cb29f2abd7a2))
+  (segment (start 69.596 42.799) (end 64.516 47.879) (width 0.254) (layer "B.Cu") (net 9) (tstamp a02932a8-bae5-46e7-a5f4-dfe97990a5e9))
+  (segment (start 64.389 38.735) (end 65.532 39.878) (width 0.508) (layer "B.Cu") (net 9) (tstamp a13eebde-c2fa-450f-8c05-09585691a21a))
+  (segment (start 37.465 78.867) (end 41.148 78.867) (width 0.254) (layer "B.Cu") (net 9) (tstamp a254d7fb-0aa2-428d-9911-1a9963d094fc))
+  (segment (start 65.532 43.053) (end 65.532 44.196) (width 0.508) (layer "B.Cu") (net 9) (tstamp a36286f5-3dad-4a72-b1cc-bc8af67061e7))
+  (segment (start 73.0758 35.0012) (end 72.644 35.433) (width 0.254) (layer "B.Cu") (net 9) (tstamp a63cc780-ed2c-43cc-a8c6-eff00a6f47a2))
+  (segment (start 37.465 43.307) (end 37.084 43.307) (width 0.254) (layer "B.Cu") (net 9) (tstamp b3c8cbef-cf7d-4deb-a360-c26a6391dc60))
+  (segment (start 59.309 44.323) (end 61.214 42.418) (width 0.508) (layer "B.Cu") (net 9) (tstamp b7846d6e-9496-460d-86dd-c7489f6f018b))
+  (segment (start 36.595783 97.135217) (end 36.595783 97.389217) (width 0.254) (layer "B.Cu") (net 9) (tstamp c0b79725-12f2-496c-ae3a-95cd5d5cdc68))
+  (segment (start 60.452 109.093) (end 61.087 109.728) (width 0.508) (layer "B.Cu") (net 9) (tstamp c143c313-da3d-4716-ace9-adbc5327e9d4))
+  (segment (start 36.195 80.391) (end 36.068 80.518) (width 0.254) (layer "B.Cu") (net 9) (tstamp c1b2d87f-72c8-4402-afdf-72205034ae49))
+  (segment (start 37.084 96.647) (end 36.83 96.901) (width 0.254) (layer "B.Cu") (net 9) (tstamp c644a7b9-ce14-405a-8a6f-a16d66a1afa6))
+  (segment (start 62.611 46.99) (end 62.611 50.8) (width 0.508) (layer "B.Cu") (net 9) (tstamp ca60f811-0a17-41e7-9545-9215f2ae1179))
+  (segment (start 34.163 104.521) (end 34.036 104.521) (width 0.254) (layer "B.Cu") (net 9) (tstamp cea4bdad-b381-43fb-ad7e-8c56dc7ce4d5))
+  (segment (start 37.465 61.087) (end 37.084 61.087) (width 0.254) (layer "B.Cu") (net 9) (tstamp d00e35f6-1db2-465f-ad8c-70461e90c0f9))
+  (segment (start 36.068 59.436) (end 36.068 47.879) (width 0.254) (layer "B.Cu") (net 9) (tstamp d0e71b25-0669-4aec-8116-a597d84fad7c))
+  (segment (start 36.068 92.075) (end 35.814 92.329) (width 0.254) (layer "B.Cu") (net 9) (tstamp d20fa56b-66f8-4f99-a55f-c0b9ef1713ab))
+  (segment (start 36.449 97.536) (end 36.449 97.663) (width 0.254) (layer "B.Cu") (net 9) (tstamp d3733efc-5495-4cba-845d-513986261973))
+  (segment (start 63.373 46.228) (end 62.611 46.99) (width 0.508) (layer "B.Cu") (net 9) (tstamp d4145a62-ddc6-4fee-8a7a-969123f0699a))
+  (segment (start 33.655 44.704) (end 33.655 43.434) (width 0.254) (layer "B.Cu") (net 9) (tstamp d93c04d9-6208-4d24-8b5d-cb90b5538267))
+  (segment (start 60.452 105.918) (end 60.452 109.093) (width 0.508) (layer "B.Cu") (net 9) (tstamp d971873e-d7a0-4dfa-aaa4-9ce413361b9b))
+  (segment (start 37.084 78.867) (end 36.576 79.375) (width 0.254) (layer "B.Cu") (net 9) (tstamp e2e762f9-2d0f-4b66-895c-42eb3b3ab2e0))
+  (segment (start 62.611 105.196) (end 61.174 105.196) (width 0.508) (layer "B.Cu") (net 9) (tstamp e3448c8c-59e5-47f5-9430-7c6970ce27c8))
+  (segment (start 75.692 33.528) (end 77.851 31.369) (width 0.254) (layer "B.Cu") (net 9) (tstamp e59c91cb-acdf-4a91-b7d9-dc36e783dbc2))
+  (segment (start 36.195 59.563) (end 36.068 59.436) (width 0.254) (layer "B.Cu") (net 9) (tstamp eb8ffb23-e593-43f7-b34d-0897962ea524))
+  (segment (start 36.068 47.879) (end 35.814 47.625) (width 0.254) (layer "B.Cu") (net 9) (tstamp ed4ed4fb-71b2-4cf9-b794-cb59eb75daee))
+  (segment (start 37.465 96.647) (end 41.148 96.647) (width 0.254) (layer "B.Cu") (net 9) (tstamp edc6c9d6-57d6-4d85-a85b-bf765885eca9))
+  (segment (start 64.516 47.879) (end 64.516 51.816) (width 0.254) (layer "B.Cu") (net 9) (tstamp ee66b530-5588-4d8d-895d-c2341ffe85d9))
+  (segment (start 37.084 61.087) (end 36.412497 60.415497) (width 0.254) (layer "B.Cu") (net 9) (tstamp f0dfd4cd-844d-4d25-bc16-c408a4e460f9))
+  (segment (start 36.267883 102.416117) (end 34.163 104.521) (width 0.254) (layer "B.Cu") (net 9) (tstamp f513e977-947f-495b-ab9c-c6c0a45df5c6))
+  (segment (start 36.576 79.375) (end 36.412497 79.538503) (width 0.254) (layer "B.Cu") (net 9) (tstamp fa40acac-2bc4-4521-8b36-ce9583065f01))
+  (segment (start 64.897 42.418) (end 65.532 43.053) (width 0.508) (layer "B.Cu") (net 9) (tstamp fb36ce66-20a4-4339-90b8-b46efb973334))
+  (segment (start 36.449 42.418) (end 36.449 42.291) (width 0.254) (layer "B.Cu") (net 9) (tstamp fcac97d4-f177-4273-8f7c-83bb87810dba))
+  (segment (start 36.068 80.518) (end 36.068 81.534) (width 0.254) (layer "B.Cu") (net 9) (tstamp fd678604-4540-404a-b31b-8a956785e194))
+  (segment (start 36.068 81.534) (end 36.068 92.075) (width 0.254) (layer "B.Cu") (net 9) (tstamp fe497e8b-9a1a-4bfd-ba08-44a7a294dfef))
+  (segment (start 51.497 42.037) (end 50.165 42.037) (width 0.508) (layer "F.Cu") (net 10) (tstamp 176f86ff-9123-476b-a9c6-b072c633f574))
+  (segment (start 50.165 42.037) (end 49.657 41.529) (width 0.508) (layer "F.Cu") (net 10) (tstamp 64779d20-88cb-46ba-8445-20154ca25ffb))
+  (segment (start 50.673 37.909) (end 53.975 37.909) (width 0.508) (layer "F.Cu") (net 10) (tstamp 73ae93d3-1c90-4446-8817-bbb0fbfe0882))
+  (segment (start 49.657 41.529) (end 49.657 38.925) (width 0.508) (layer "F.Cu") (net 10) (tstamp a15896d1-1b5c-47b2-a0a4-d64b6132c8bd))
+  (segment (start 49.657 38.925) (end 50.673 37.909) (width 0.508) (layer "F.Cu") (net 10) (tstamp c6aeff95-fb34-4ca4-9844-c798cdd3c435))
+  (segment (start 50.673 48.705) (end 53.975 48.705) (width 0.508) (layer "F.Cu") (net 11) (tstamp 048e0901-a9f7-4a35-963c-6a8390ffc008))
+  (segment (start 50.165 44.577) (end 49.657 45.085) (width 0.508) (layer "F.Cu") (net 11) (tstamp 168b7fe5-65af-4690-b92c-8af66e0a125d))
+  (segment (start 51.497 44.577) (end 50.165 44.577) (width 0.508) (layer "F.Cu") (net 11) (tstamp 28a9d4e7-5f0d-448a-95bf-991f8fdedc67))
+  (segment (start 49.657 45.085) (end 49.657 47.689) (width 0.508) (layer "F.Cu") (net 11) (tstamp 4fc13d36-f9c5-462e-8438-2cb865bee5e3))
+  (segment (start 49.657 47.689) (end 50.673 48.705) (width 0.508) (layer "F.Cu") (net 11) (tstamp 9bb5860b-eb92-4dc6-828d-e241323570dc))
+  (segment (start 50.673 55.689) (end 53.975 55.689) (width 0.508) (layer "F.Cu") (net 12) (tstamp 03488b2f-1ae7-45a0-bae4-620715804985))
+  (segment (start 50.165 59.817) (end 49.657 59.309) (width 0.508) (layer "F.Cu") (net 12) (tstamp 8e02af25-a499-4b09-bf5c-a129ba5a8055))
+  (segment (start 49.657 59.309) (end 49.657 56.705) (width 0.508) (layer "F.Cu") (net 12) (tstamp 922ce210-a582-4697-a20e-4f2e12e6fcf1))
+  (segment (start 49.657 56.705) (end 50.673 55.689) (width 0.508) (layer "F.Cu") (net 12) (tstamp c66d6d35-f0be-4d9a-972c-2ceef2aaa659))
+  (segment (start 51.497 59.817) (end 50.165 59.817) (width 0.508) (layer "F.Cu") (net 12) (tstamp d885d2c1-f471-4feb-aa6e-998547d9417a))
+  (segment (start 51.497 62.357) (end 50.165 62.357) (width 0.508) (layer "F.Cu") (net 13) (tstamp 025934a7-6364-406e-8344-fd64f5d6d94e))
+  (segment (start 50.673 66.485) (end 53.975 66.485) (width 0.508) (layer "F.Cu") (net 13) (tstamp 0b3940b2-777b-4e9f-b50e-d046e205d0b0))
+  (segment (start 49.657 62.865) (end 49.657 65.469) (width 0.508) (layer "F.Cu") (net 13) (tstamp 3217a2bf-a505-4fe9-8e95-eb721327358e))
+  (segment (start 50.165 62.357) (end 49.657 62.865) (width 0.508) (layer "F.Cu") (net 13) (tstamp e2336df0-bfd0-4094-a9f3-20fed6b93ca7))
+  (segment (start 49.657 65.469) (end 50.673 66.485) (width 0.508) (layer "F.Cu") (net 13) (tstamp e98a6862-323a-4851-94f7-eca0c0c3e120))
+  (segment (start 37.211 77.978) (end 37.167421 77.934421) (width 0.381) (layer "F.Cu") (net 14) (tstamp a0c56697-2ed2-4973-9232-5aaeff6a1bc3))
+  (segment (start 36.449 76.2) (end 36.449 76.49758) (width 0.381) (layer "F.Cu") (net 14) (tstamp c5362a98-1ddc-4995-921f-d5116b3cd3d8))
+  (segment (start 36.957 77.724) (end 37.257 78.024) (width 0.381) (layer "F.Cu") (net 14) (tstamp c5d31f01-6caf-4252-9d21-ded70cba447e))
+  (segment (start 32.733 71.27) (end 35.590572 74.127573) (width 0.381) (layer "F.Cu") (net 14) (tstamp cc35f640-17b2-4661-aa9e-2bc19b43c322))
+  (segment (start 37.257 78.024) (end 38.214 78.024) (width 0.381) (layer "F.Cu") (net 14) (tstamp d9bf1f64-0b85-4445-9b43-9409c66f5500))
+  (via (at 37.211 77.978) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 14) (tstamp 16f9fff5-3de6-4f60-a4d5-f9b630264dbd))
+  (arc (start 35.590572 74.127573) (mid 36.225902 75.07841) (end 36.449 76.2) (width 0.381) (layer "F.Cu") (net 14) (tstamp a99939df-e639-4e42-8db1-d84ea6456418))
+  (arc (start 36.449 76.49758) (mid 36.581024 77.161313) (end 36.957 77.724) (width 0.381) (layer "F.Cu") (net 14) (tstamp daa27abb-f2eb-4cfb-80f3-9a194fad2fb4))
+  (segment (start 37.165 78.024) (end 36.354527 78.834473) (width 0.381) (layer "B.Cu") (net 14) (tstamp 450278aa-a87e-4ac8-adcc-c257c9791843))
+  (segment (start 37.211 78.024) (end 37.165 78.024) (width 0.381) (layer "B.Cu") (net 14) (tstamp 4beafd85-a9a3-4c82-bf2f-8a9e932a176d))
+  (segment (start 34.3535 93.7085) (end 33.551177 94.510823) (width 0.381) (layer "B.Cu") (net 14) (tstamp a184a21f-5278-4eff-b140-ddd510b2202f))
+  (segment (start 32.7525 96.439) (end 32.7525 98.19) (width 0.381) (layer "B.Cu") (net 14) (tstamp a3657830-641c-450e-9789-b65ed93c0615))
+  (segment (start 35.433 81.059235) (end 35.433 91.102357) (width 0.381) (layer "B.Cu") (net 14) (tstamp af94c2cb-726e-4eb5-920b-5d103bc9644e))
+  (arc (start 36.354527 78.834473) (mid 35.672497 79.855202) (end 35.433 81.059235) (width 0.381) (layer "B.Cu") (net 14) (tstamp 25edd99c-7375-465e-b464-992c89034981))
+  (arc (start 35.433 91.102357) (mid 35.152447 92.512792) (end 34.3535 93.7085) (width 0.381) (layer "B.Cu") (net 14) (tstamp 894a6544-c275-455e-a919-2901529b7e8c))
+  (arc (start 33.551177 94.510823) (mid 32.960069 95.395478) (end 32.7525 96.439) (width 0.381) (layer "B.Cu") (net 14) (tstamp bbcbbff8-6515-4f42-9396-bea222bfed6e))
+  (segment (start 41.021 77.47) (end 41.021 75.311) (width 0.508) (layer "F.Cu") (net 15) (tstamp 1ddaecbf-d841-4da2-b9cb-08281663272a))
+  (segment (start 40.513 77.978) (end 41.021 77.47) (width 0.508) (layer "F.Cu") (net 15) (tstamp 256624ca-1546-45f9-9dae-adad2b4d7f51))
+  (segment (start 39.9265 75.311) (end 42.101 75.311) (width 0.508) (layer "F.Cu") (net 15) (tstamp 40995847-77d8-41bd-8939-87997a1268e7))
+  (segment (start 42.101 77.089) (end 42.101 75.311) (width 0.508) (layer "F.Cu") (net 15) (tstamp dee106f7-961b-4c98-ac5f-37862066d8de))
+  (segment (start 39.764 77.978) (end 40.513 77.978) (width 0.508) (layer "F.Cu") (net 15) (tstamp dee37da8-9f62-4ae7-8dcf-e76497318e2b))
+  (segment (start 36.6395 79.1845) (end 37.257 79.802) (width 0.381) (layer "F.Cu") (net 16) (tstamp 0cc2adde-c7c4-40e5-b801-8f850e2d0ccc))
+  (segment (start 37.257 79.802) (end 38.214 79.802) (width 0.381) (layer "F.Cu") (net 16) (tstamp 2bb31cbe-21a0-48f9-810e-e2a56427052a))
+  (segment (start 32.733 73.81) (end 34.933783 76.010782) (width 0.381) (layer "F.Cu") (net 16) (tstamp 66002599-367c-4628-82bf-316c3f8b3cbf))
+  (segment (start 35.971815 78.516816) (end 36.6395 79.1845) (width 0.381) (layer "F.Cu") (net 16) (tstamp 7bd67a6e-ea9d-4864-9c3f-2778d551103b))
+  (via (at 37.211 79.756) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 16) (tstamp b2f80a7c-3001-4f3c-a76b-6b4db4a6e744))
+  (arc (start 34.933783 76.010782) (mid 35.303258 76.563741) (end 35.433 77.216) (width 0.381) (layer "F.Cu") (net 16) (tstamp 0c752b10-9af8-4a09-99a7-024f2ed0704d))
+  (arc (start 35.433 77.216) (mid 35.573034 77.919996) (end 35.971815 78.516816) (width 0.381) (layer "F.Cu") (net 16) (tstamp 914a30ea-cf73-4570-8b98-bd128cc55ee4))
+  (segment (start 36.576 81.335012) (end 36.576 92.209755) (width 0.381) (layer "B.Cu") (net 16) (tstamp 4a34eca4-9317-4df2-a99d-c56de03604af))
+  (segment (start 34.544 96.947) (end 34.544 99.144843) (width 0.381) (layer "B.Cu") (net 16) (tstamp 6cc0d57e-55e5-41f4-b16b-9f6a305a7425))
+  (segment (start 35.448875 94.930875) (end 35.329772 95.049978) (width 0.381) (layer "B.Cu") (net 16) (tstamp e45d9c63-9c2c-4d77-a440-b8f5f99972c2))
+  (arc (start 37.211 79.802) (mid 36.741032 80.505351) (end 36.576 81.335012) (width 0.381) (layer "B.Cu") (net 16) (tstamp 1219508e-8591-4248-8281-961ab9519b95))
+  (arc (start 35.329772 95.049978) (mid 34.748216 95.920339) (end 34.544 96.947) (width 0.381) (layer "B.Cu") (net 16) (tstamp 65c3077d-64d9-4249-8542-794ae3a72fab))
+  (arc (start 36.576 92.209755) (mid 36.283069 93.682415) (end 35.448875 94.930875) (width 0.381) (layer "B.Cu") (net 16) (tstamp c49a8ede-c15a-4416-9257-e773612a30d7))
+  (arc (start 34.122453 100.162547) (mid 33.493913 100.582524) (end 32.7525 100.73) (width 0.381) (layer "B.Cu") (net 16) (tstamp e985018f-2a58-406a-8822-a8ff26675f10))
+  (arc (start 34.544 99.144843) (mid 34.434444 99.69562) (end 34.122453 100.162547) (width 0.381) (layer "B.Cu") (net 16) (tstamp ead81681-c616-418a-aa4e-13e72048b727))
+  (segment (start 40.513 79.756) (end 41.021 80.264) (width 0.508) (layer "F.Cu") (net 17) (tstamp 3ebaa800-f215-48a9-b148-6a83d44db0c6))
+  (segment (start 42.101 80.645) (end 42.101 82.423) (width 0.508) (layer "F.Cu") (net 17) (tstamp 58591502-8915-43e3-a1df-f2b914f4a954))
+  (segment (start 39.9265 82.423) (end 42.101 82.423) (width 0.508) (layer "F.Cu") (net 17) (tstamp 8f9f55b2-a3c4-4d24-87ee-f15c3e37f1f4))
+  (segment (start 41.021 80.264) (end 41.021 82.423) (width 0.508) (layer "F.Cu") (net 17) (tstamp b09a31d0-fca2-41e3-890c-7ad5e1810f5f))
+  (segment (start 39.764 79.756) (end 40.513 79.756) (width 0.508) (layer "F.Cu") (net 17) (tstamp c5bca76d-8d4f-442b-bcbb-4bb9a46db25f))
+  (segment (start 34.417 81.080094) (end 34.417 78.18842) (width 0.381) (layer "F.Cu") (net 18) (tstamp 2409657b-4c6d-4198-af02-39e533abb281))
+  (segment (start 37.257 95.804) (end 36.957 95.504) (width 0.381) (layer "F.Cu") (net 18) (tstamp 7178f8c7-c6eb-4d83-84fd-2a09e4a31ed4))
+  (segment (start 33.909 76.962) (end 33.695809 76.748809) (width 0.381) (layer "F.Cu") (net 18) (tstamp 9e4dac82-674c-40bc-b410-e612b3ddf5e0))
+  (segment (start 36.195 93.66437) (end 36.195 85.372565) (width 0.381) (layer "F.Cu") (net 18) (tstamp b2da656e-a9aa-416a-b398-7eb48920c1bf))
+  (segment (start 38.214 95.804) (end 37.257 95.804) (width 0.381) (layer "F.Cu") (net 18) (tstamp e2899797-e189-4df8-8934-9c7baeb6a34d))
+  (via (at 37.211 95.758) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 18) (tstamp 596a6e57-6438-492b-bf90-6f6172567fb0))
+  (arc (start 35.2195 83.0175) (mid 34.625563 82.128611) (end 34.417 81.080094) (width 0.381) (layer "F.Cu") (net 18) (tstamp 581fd7e9-4e9e-4103-b19f-cdb443cdfe80))
+  (arc (start 36.195 85.372565) (mid 35.941475 84.098013) (end 35.2195 83.0175) (width 0.381) (layer "F.Cu") (net 18) (tstamp 7b4b874c-626e-4e95-b876-a6d1454484da))
+  (arc (start 36.957 95.504) (mid 36.393038 94.659971) (end 36.195 93.66437) (width 0.381) (layer "F.Cu") (net 18) (tstamp c2b9ca68-fd19-4294-9621-926dee3c161b))
+  (arc (start 34.417 78.18842) (mid 34.284975 77.524686) (end 33.909 76.962) (width 0.381) (layer "F.Cu") (net 18) (tstamp caf93fd8-a437-4b80-bb0f-b98c69c5d87b))
+  (arc (start 33.695809 76.748809) (mid 33.254069 76.453647) (end 32.733 76.35) (width 0.381) (layer "F.Cu") (net 18) (tstamp f6396561-4cad-4b0d-b855-bb4acb3d278d))
+  (segment (start 35.687 98.449433) (end 35.687 101.144383) (width 0.381) (layer "B.Cu") (net 18) (tstamp 398b1977-eecd-48df-9288-8ff9d347cf6a))
+  (segment (start 35.2425 102.2175) (end 34.9885 102.4715) (width 0.381) (layer "B.Cu") (net 18) (tstamp 5519e6fa-82c3-4441-938e-a39df555e115))
+  (segment (start 37.211 95.758) (end 36.5125 96.4565) (width 0.381) (layer "B.Cu") (net 18) (tstamp 6a06c56c-d040-40ba-a48e-c954a5bad419))
+  (segment (start 33.060751 103.27) (end 32.7525 103.27) (width 0.381) (layer "B.Cu") (net 18) (tstamp b0d8f2fe-8108-4766-a067-792640c239d9))
+  (arc (start 35.687 101.144383) (mid 35.571478 101.72515) (end 35.2425 102.2175) (width 0.381) (layer "B.Cu") (net 18) (tstamp 2a6c1b90-5c74-49ce-bd53-5c499cf14407))
+  (arc (start 34.9885 102.4715) (mid 34.104042 103.062477) (end 33.060751 103.27) (width 0.381) (layer "B.Cu") (net 18) (tstamp 3ac0c4e9-6b38-493d-8496-2fa4a350b971))
+  (arc (start 36.5125 96.4565) (mid 35.90154 97.370865) (end 35.687 98.449433) (width 0.381) (layer "B.Cu") (net 18) (tstamp 90fbc205-be1e-4da6-99e6-66ed989f6424))
+  (segment (start 42.101 94.869) (end 42.101 93.091) (width 0.508) (layer "F.Cu") (net 19) (tstamp bce32ce2-1c9f-46bb-a41d-b98c8b4174ae))
+  (segment (start 41.021 95.25) (end 41.021 93.091) (width 0.508) (layer "F.Cu") (net 19) (tstamp bdb94a1b-f502-4dfd-ac59-3e179a22088e))
+  (segment (start 39.764 95.758) (end 40.513 95.758) (width 0.508) (layer "F.Cu") (net 19) (tstamp dc0889a6-291a-4ecf-bbd7-07ed28687fe8))
+  (segment (start 39.9265 93.091) (end 42.101 93.091) (width 0.508) (layer "F.Cu") (net 19) (tstamp ea6c216f-30a1-4838-b762-64c602eff853))
+  (segment (start 40.513 95.758) (end 41.021 95.25) (width 0.508) (layer "F.Cu") (net 19) (tstamp ebe55207-670b-4343-8164-db284740e1a5))
+  (segment (start 38.214 97.582) (end 37.257 97.582) (width 0.381) (layer "F.Cu") (net 20) (tstamp 133c54a3-abf4-4a9c-9263-6c7104f6eb9c))
+  (segment (start 34.925 93.726) (end 34.925 86.097367) (width 0.381) (layer "F.Cu") (net 20) (tstamp 1db239d6-fa2e-48fd-aff9-8f77884e77ec))
+  (segment (start 32.733 81.026) (end 32.733 78.89) (width 0.381) (layer "F.Cu") (net 20) (tstamp 2da5123e-3487-43a8-95e4-4c870d1cad50))
+  (segment (start 37.257 97.582) (end 36.002631 96.327631) (width 0.381) (layer "F.Cu") (net 20) (tstamp 5671d34e-dae2-4fde-b52b-e4e2e13f3505))
+  (segment (start 33.886 83.589) (end 33.730021 83.433021) (width 0.381) (layer "F.Cu") (net 20) (tstamp e4dfc408-2e83-456e-8928-66bdb85ab13b))
+  (via (at 37.211 97.536) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 20) (tstamp 6160dc4a-2c86-42fb-83f2-37066bf4f890))
+  (arc (start 34.925 86.097367) (mid 34.654973 84.739848) (end 33.886 83.589) (width 0.381) (layer "F.Cu") (net 20) (tstamp 06116c9a-b920-4bb0-a819-c1822fd0e190))
+  (arc (start 33.730021 83.433021) (mid 32.992118 82.328671) (end 32.733 81.026) (width 0.381) (layer "F.Cu") (net 20) (tstamp 1ed17acd-d5fb-47b3-b3ba-21de3f751c07))
+  (arc (start 36.002631 96.327631) (mid 35.205068 95.133993) (end 34.925 93.726) (width 0.381) (layer "F.Cu") (net 20) (tstamp 40d7e9e4-ba41-43c3-a661-f582c0d84b6a))
+  (segment (start 35.433 104.948) (end 36.021777 104.359223) (width 0.381) (layer "B.Cu") (net 20) (tstamp 1af45aa7-e3e4-4155-a5fb-8105a27b2d83))
+  (segment (start 33.351948 105.81) (end 32.7525 105.81) (width 0.381) (layer "B.Cu") (net 20) (tstamp 26960935-9625-4ae2-871d-464bf0d32e42))
+  (segment (start 36.83 102.408) (end 36.83 98.501814) (width 0.381) (layer "B.Cu") (net 20) (tstamp 7aeb4b6e-d674-48c1-af68-c55c788cd0f0))
+  (arc (start 36.83 98.501814) (mid 36.929018 98.004015) (end 37.211 97.582) (width 0.381) (layer "B.Cu") (net 20) (tstamp 01226944-7a43-402d-bb09-6fc621972913))
+  (arc (start 36.021777 104.359223) (mid 36.619949 103.463994) (end 36.83 102.408) (width 0.381) (layer "B.Cu") (net 20) (tstamp 7b632899-39df-4c16-b423-be352fe36216))
+  (arc (start 35.433 104.948) (mid 34.478206 105.585973) (end 33.351948 105.81) (width 0.381) (layer "B.Cu") (net 20) (tstamp cd9d8053-4383-4405-ac59-765d2879f7e0))
+  (segment (start 40.513 97.536) (end 41.021 98.044) (width 0.508) (layer "F.Cu") (net 21) (tstamp 281932a0-db37-4b93-9acc-e88bba4c0b5c))
+  (segment (start 42.101 98.425) (end 42.101 100.203) (width 0.508) (layer "F.Cu") (net 21) (tstamp 58016ca6-b77f-45f7-8288-9fcee1a14383))
+  (segment (start 39.9265 100.203) (end 42.101 100.203) (width 0.508) (layer "F.Cu") (net 21) (tstamp 6a34d6ad-5205-49d0-ac41-a3dbbcca36ba))
+  (segment (start 41.021 98.044) (end 41.021 100.203) (width 0.508) (layer "F.Cu") (net 21) (tstamp 70fe69a2-fde7-4144-8bb5-7718d14c7470))
+  (segment (start 39.764 97.536) (end 40.513 97.536) (width 0.508) (layer "F.Cu") (net 21) (tstamp b0feacd8-129d-4664-bff1-a907ea459e0e))
+  (segment (start 50.165 77.597) (end 49.657 77.089) (width 0.508) (layer "F.Cu") (net 22) (tstamp 74bb2eda-5e83-4603-8d76-bf315d054c18))
+  (segment (start 50.673 73.469) (end 53.975 73.469) (width 0.508) (layer "F.Cu") (net 22) (tstamp 87278889-f9ae-45d4-9bd6-7b08af8054cd))
+  (segment (start 49.657 74.485) (end 50.673 73.469) (width 0.508) (layer "F.Cu") (net 22) (tstamp b74255eb-b803-4e1d-9d4a-09ac2d35a41e))
+  (segment (start 49.657 77.089) (end 49.657 74.485) (width 0.508) (layer "F.Cu") (net 22) (tstamp d61566b0-ff2d-4b4d-b243-7e5b1a57cdcf))
+  (segment (start 51.497 77.597) (end 50.165 77.597) (width 0.508) (layer "F.Cu") (net 22) (tstamp f3c98ca2-5bd9-449e-b2ef-1e95166760e1))
+  (segment (start 50.165 80.137) (end 49.657 80.645) (width 0.508) (layer "F.Cu") (net 23) (tstamp 45c36070-bef7-411c-b105-dd2ccdaf563a))
+  (segment (start 50.673 84.265) (end 53.975 84.265) (width 0.508) (layer "F.Cu") (net 23) (tstamp 8ce18838-e509-45f7-8112-abe69a46efd5))
+  (segment (start 49.657 80.645) (end 49.657 83.249) (width 0.508) (layer "F.Cu") (net 23) (tstamp a406f6d9-cf47-4f6d-92f3-005f17dcbe84))
+  (segment (start 49.657 83.249) (end 50.673 84.265) (width 0.508) (layer "F.Cu") (net 23) (tstamp cedb707b-a5c2-4b0e-a3a2-458f71a3624c))
+  (segment (start 51.497 80.137) (end 50.165 80.137) (width 0.508) (layer "F.Cu") (net 23) (tstamp e7fb8149-61fb-4c67-94c4-61a0784131cf))
+  (segment (start 50.165 95.377) (end 49.657 94.869) (width 0.508) (layer "F.Cu") (net 24) (tstamp 11a53cc8-5ee2-42a6-bba8-567992916f5f))
+  (segment (start 50.673 91.249) (end 53.975 91.249) (width 0.508) (layer "F.Cu") (net 24) (tstamp 6e44e18c-047b-48e2-a5d0-27f092ec0edb))
+  (segment (start 49.657 92.265) (end 50.673 91.249) (width 0.508) (layer "F.Cu") (net 24) (tstamp 8a0f3bc0-46e5-47b1-903c-8cc58ec367a5))
+  (segment (start 51.497 95.377) (end 50.165 95.377) (width 0.508) (layer "F.Cu") (net 24) (tstamp 97ba35e5-cec0-4789-8690-7815f5c47373))
+  (segment (start 49.657 94.869) (end 49.657 92.265) (width 0.508) (layer "F.Cu") (net 24) (tstamp cb240712-39af-4beb-82d4-24f870475ecf))
+  (segment (start 49.657 101.029) (end 50.673 102.045) (width 0.508) (layer "F.Cu") (net 25) (tstamp 186b6298-8257-42bf-90f6-ebffb69fc816))
+  (segment (start 50.165 97.917) (end 49.657 98.425) (width 0.508) (layer "F.Cu") (net 25) (tstamp 6ef4874a-f7a8-4e4a-9937-32c8535f5bfa))
+  (segment (start 51.497 97.917) (end 50.165 97.917) (width 0.508) (layer "F.Cu") (net 25) (tstamp 87aaf0d4-3462-40bc-964b-e6b3fd7ac90d))
+  (segment (start 50.673 102.045) (end 53.975 102.045) (width 0.508) (layer "F.Cu") (net 25) (tstamp aeb3d5b6-9345-48e5-a91a-ce8719cae33f))
+  (segment (start 49.657 98.425) (end 49.657 101.029) (width 0.508) (layer "F.Cu") (net 25) (tstamp efe9d553-c23c-4678-97ad-61232a472b7f))
+  (segment (start 38.608 104.14) (end 38.0515 103.5835) (width 0.508) (layer "F.Cu") (net 26) (tstamp 06c32b8a-52ba-4b2a-902b-3981791ee70f))
+  (segment (start 38.0515 85.8035) (end 38.0515 83.373) (width 0.508) (layer "F.Cu") (net 26) (tstamp 0a676a6b-6b43-4527-8e02-8de475c9e595))
+  (segment (start 56.388 115.824) (end 47.117 115.824) (width 0.254) (layer "F.Cu") (net 26) (tstamp 0d225232-8deb-4afa-967a-fa86bedc0fbc))
+  (segment (start 39.37 76.581) (end 39.05 76.261) (width 0.508) (layer "F.Cu") (net 26) (tstamp 0f7b84b0-81c3-4437-95a5-4f5dbe7e5e0b))
+  (segment (start 76.073 60.452) (end 77.343 59.182) (width 0.762) (layer "F.Cu") (net 26) (tstamp 14802955-8157-4dc8-b92c-bb109d05ca85))
+  (segment (start 40.513 104.14) (end 38.608 104.14) (width 0.508) (layer "F.Cu") (net 26) (tstamp 160c0836-6414-488c-9fa4-d81e76bdd847))
+  (segment (start 38.0515 68.0235) (end 38.0515 65.593) (width 0.508) (layer "F.Cu") (net 26) (tstamp 19be4ffb-6478-437d-8dc5-a49d62adc9ff))
+  (segment (start 46.547 96.647) (end 44.831 96.647) (width 0.508) (layer "F.Cu") (net 26) (tstamp 1cdbdaba-35f2-44a1-aa13-3fa718e52981))
+  (segment (start 47.117 115.824) (end 46.101 114.808) (width 0.254) (layer "F.Cu") (net 26) (tstamp 1d73f29b-7ff7-47c0-8b4a-5e42d95fe1ff))
+  (segment (start 68.707 94.869) (end 69.215 94.361) (width 0.762) (layer "F.Cu") (net 26) (tstamp 1f31deac-0028-4008-a67d-176f7af8f346))
+  (segment (start 44.831 96.647) (end 43.701 96.647) (width 0.508) (layer "F.Cu") (net 26) (tstamp 1fb34ead-8d6d-43d6-93f1-f8b51d6f7a92))
+  (segment (start 67.3885 107.696) (end 67.3885 105.6995) (width 0.762) (layer "F.Cu") (net 26) (tstamp 2386e21e-fdd5-4728-b3e4-30150d1a7a16))
+  (segment (start 55.499 110.617) (end 56.134 110.617) (width 0.762) (layer "F.Cu") (net 26) (tstamp 24452f5e-d927-43d1-ae04-f30707d2357d))
+  (segment (start 68.707 96.393) (end 73.279 96.393) (width 0.381) (layer "F.Cu") (net 26) (tstamp 26044b36-ae41-4eb6-b27e-ec715c6f32bb))
+  (segment (start 57.277 110.617) (end 57.277 114.935) (width 0.254) (layer "F.Cu") (net 26) (tstamp 281d389c-29b4-4f2d-8af3-15f128cd7ba9))
+  (segment (start 38.0515 103.5835) (end 38.0515 101.153) (width 0.508) (layer "F.Cu") (net 26) (tstamp 2d954586-faf8-42f1-bfca-d02ac5209594))
+  (segment (start 73.927 100.5485) (end 74.0895 100.711) (width 0.381) (layer "F.Cu") (net 26) (tstamp 326d04f3-c4b5-45e4-9ff1-9388c318f297))
+  (segment (start 44.831 43.307) (end 43.701 43.307) (width 0.508) (layer "F.Cu") (net 26) (tstamp 3694dffc-c1c7-412e-ba33-afdbb9329ba7))
+  (segment (start 53.975 110.63) (end 55.486 110.63) (width 0.762) (layer "F.Cu") (net 26) (tstamp 38958f73-268c-4652-af06-e634acfc3f3e))
+  (segment (start 62.611 107.696) (end 62.611 112.522) (width 0.508) (layer "F.Cu") (net 26) (tstamp 3913259b-d4e0-44e7-a3e1-988167244096))
+  (segment (start 59.69 108.585) (end 60.579 107.696) (width 0.762) (layer "F.Cu") (net 26) (tstamp 3c776ffa-c08f-45e5-9356-348645cab8ce))
+  (segment (start 46.547 78.867) (end 44.831 78.867) (width 0.508) (layer "F.Cu") (net 26) (tstamp 446fc366-6c78-4d9a-aa9c-0308022611ca))
+  (segment (start 70.358 60.452) (end 76.073 60.452) (width 0.762) (layer "F.Cu") (net 26) (tstamp 45c26c13-6699-48c5-86bd-617b6665d7f9))
+  (segment (start 80.9752 39.0144) (end 79.4312 39.0144) (width 0.762) (layer "F.Cu") (net 26) (tstamp 481a151f-82e9-43f4-b227-514b62e11209))
+  (segment (start 73.279 96.393) (end 73.927 97.041) (width 0.381) (layer "F.Cu") (net 26) (tstamp 4b0cade6-cd3e-49c0-9af7-b246e76e5fe0))
+  (segment (start 38.608 68.58) (end 38.0515 68.0235) (width 0.508) (layer "F.Cu") (net 26) (tstamp 4ba352a7-c41d-47ef-94f6-8e93f9437aef))
+  (segment (start 39.05 40.701) (end 38.0515 40.701) (width 0.508) (layer "F.Cu") (net 26) (tstamp 58241e4c-0a8d-49bb-918a-69e0d7a3384b))
+  (segment (start 38.608 50.8) (end 38.0515 50.2435) (width 0.508) (layer "F.Cu") (net 26) (tstamp 58c936cc-7f0e-4a26-8c02-c2ad178fda00))
+  (segment (start 81.28 39.3192) (end 80.9752 39.0144) (width 0.762) (layer "F.Cu") (net 26) (tstamp 5aafcc09-b4ba-46e2-a69f-919c15983b8e))
+  (segment (start 44.831 61.087) (end 43.701 61.087) (width 0.508) (layer "F.Cu") (net 26) (tstamp 5d2d9942-15e0-4622-91a6-cb5910ecadad))
+  (segment (start 39.05 94.041) (end 38.0515 94.041) (width 0.508) (layer "F.Cu") (net 26) (tstamp 606cdd14-53f6-4335-bf07-86edb7a9d71d))
+  (segment (start 51.422 110.63) (end 52.324 110.63) (width 0.508) (layer "F.Cu") (net 26) (tstamp 6384833d-4b29-4aa3-ab20-c7e1af3d4a13))
+  (segment (start 69.215 61.595) (end 70.358 60.452) (width 0.762) (layer "F.Cu") (net 26) (tstamp 6496b85c-94ce-4727-96b2-ae7e1b918564))
+  (segment (start 38.0515 50.2435) (end 38.0515 47.813) (width 0.508) (layer "F.Cu") (net 26) (tstamp 699c1d5d-6601-4da4-8c40-4edee556df45))
+  (segment (start 46.547 61.087) (end 44.831 61.087) (width 0.508) (layer "F.Cu") (net 26) (tstamp 722afed1-a87d-4d5f-86d5-1f20e3934d95))
+  (segment (start 46.547 43.307) (end 44.831 43.307) (width 0.508) (layer "F.Cu") (net 26) (tstamp 75ef2871-43a2-47f6-8b93-7e4426bf2de5))
+  (segment (start 73.927 98.044) (end 73.927 100.5485) (width 0.381) (layer "F.Cu") (net 26) (tstamp 76eccf85-f5f3-4f6b-8dd9-34fc2cae271a))
+  (segment (start 44.831 78.867) (end 43.701 78.867) (width 0.508) (layer "F.Cu") (net 26) (tstamp 79958484-c523-4cc8-9266-8997d2d029e6))
+  (segment (start 73.927 97.041) (end 73.927 98.044) (width 0.381) (layer "F.Cu") (net 26) (tstamp 7e4e4df4-8ee6-43b9-938a-fb845bb7863b))
+  (segment (start 57.277 114.935) (end 56.388 115.824) (width 0.254) (layer "F.Cu") (net 26) (tstamp 86ad4822-e1b1-4c8e-8847-10a3aaedc501))
+  (segment (start 68.707 97.917) (end 68.707 94.869) (width 0.762) (layer "F.Cu") (net 26) (tstamp 8d288184-7f36-4d97-9be5-85f4e41df943))
+  (segment (start 50.292 110.871) (end 51.181 110.871) (width 0.508) (layer "F.Cu") (net 26) (tstamp 8e22d89c-5095-4e46-b6e3-4a9eb6b8358b))
+  (segment (start 38.608 86.36) (end 38.0515 85.8035) (width 0.508) (layer "F.Cu") (net 26) (tstamp 906d5f07-48ae-4d25-9cf7-a17504de2c72))
+  (segment (start 58.801 110.617) (end 59.69 109.728) (width 0.762) (layer "F.Cu") (net 26) (tstamp 9199f7e6-5a16-4e56-8df9-f6929c8e1359))
+  (segment (start 46.101 114.808) (end 46.101 111.379) (width 0.254) (layer "F.Cu") (net 26) (tstamp 94214b5a-d821-4300-b276-f52470c42a6b))
+  (segment (start 59.69 109.728) (end 59.69 108.585) (width 0.762) (layer "F.Cu") (net 26) (tstamp 9493dab6-4bb3-4d2b-9519-3083ec153b58))
+  (segment (start 77.343 59.182) (end 77.9145 58.6105) (width 1.016) (layer "F.Cu") (net 26) (tstamp 99858b5b-9f1f-483a-9b6a-ad3fcfe96260))
+  (segment (start 39.05 76.261) (end 38.0515 76.261) (width 0.508) (layer "F.Cu") (net 26) (tstamp 9a2df487-f082-4de1-bc94-abe6d9341223))
+  (segment (start 46.101 111.379) (end 46.609 110.871) (width 0.254) (layer "F.Cu") (net 26) (tstamp 9ad75e7b-ce1e-4441-af61-d7e9db3aef8e))
+  (segment (start 51.181 110.871) (end 51.422 110.63) (width 0.508) (layer "F.Cu") (net 26) (tstamp a9c22d27-c956-4b99-aeff-d3d361f4a562))
+  (segment (start 60.579 107.696) (end 62.611 107.696) (width 0.762) (layer "F.Cu") (net 26) (tstamp ac4979e5-73f9-400a-a301-f4bc9051a316))
+  (segment (start 46.609 110.871) (end 47.752 110.871) (width 0.254) (layer "F.Cu") (net 26) (tstamp b2109b63-dfba-4617-b785-46cda6385e95))
+  (segment (start 57.277 110.617) (end 58.801 110.617) (width 0.762) (layer "F.Cu") (net 26) (tstamp b2e795f0-d84a-43e8-8b22-b701c78d9059))
+  (segment (start 69.215 94.361) (end 69.215 61.595) (width 0.762) (layer "F.Cu") (net 26) (tstamp b44ac9ed-7f00-4e9b-bc30-518ade53e23f))
+  (segment (start 39.05 58.481) (end 38.0515 58.481) (width 0.508) (layer "F.Cu") (net 26) (tstamp b696294f-d01b-48ff-b053-2f26068890dd))
+  (segment (start 68.707 96.393) (end 68.707 97.917) (width 1.016) (layer "F.Cu") (net 26) (tstamp b828e4f8-55ae-4f2e-85cc-b11e71138b6e))
+  (segment (start 67.3885 107.696) (end 62.611 107.696) (width 1.016) (layer "F.Cu") (net 26) (tstamp bd0eee6d-880b-4fa4-b226-f06753c63fc4))
+  (segment (start 39.37 94.361) (end 39.05 94.041) (width 0.508) (layer "F.Cu") (net 26) (tstamp bff23461-2d73-4fba-813d-3d025e3ed8ed))
+  (segment (start 40.513 50.8) (end 38.608 50.8) (width 0.508) (layer "F.Cu") (net 26) (tstamp c15e9c3b-c8ad-4327-86ea-013e851ac378))
+  (segment (start 39.37 41.021) (end 39.05 40.701) (width 0.508) (layer "F.Cu") (net 26) (tstamp c23cb1b1-fa3d-45eb-b193-6d598ae1b9af))
+  (segment (start 67.3885 105.6995) (end 67.424 105.664) (width 0.762) (layer "F.Cu") (net 26) (tstamp c3f6276b-1b2d-4310-8197-d437d30a1155))
+  (segment (start 56.134 110.617) (end 57.277 110.617) (width 0.762) (layer "F.Cu") (net 26) (tstamp c8f5c4f1-a74e-44e2-8225-9c3880faa284))
+  (segment (start 55.486 110.63) (end 55.499 110.617) (width 0.762) (layer "F.Cu") (net 26) (tstamp cf54047b-9232-4de8-86ee-793f850f929e))
+  (segment (start 81.28 39.9288) (end 81.28 39.3192) (width 0.762) (layer "F.Cu") (net 26) (tstamp cf580074-f556-4fec-8ae6-78fdd369a529))
+  (segment (start 53.975 110.63) (end 52.324 110.63) (width 0.508) (layer "F.Cu") (net 26) (tstamp d155d04f-0106-4846-b29b-9c153a6fc802))
+  (segment (start 40.513 68.58) (end 38.608 68.58) (width 0.508) (layer "F.Cu") (net 26) (tstamp dcd5e290-aaad-427f-a018-c2306bd9483f))
+  (segment (start 40.513 86.36) (end 38.608 86.36) (width 0.508) (layer "F.Cu") (net 26) (tstamp e24199e1-0b9b-4ee5-acb8-8f7883ca03e9))
+  (segment (start 77.9145 58.6105) (end 78.486 58.039) (width 1.016) (layer "F.Cu") (net 26) (tstamp e8c8ddfc-2a96-4181-b848-045c74efd30d))
+  (segment (start 39.37 58.801) (end 39.05 58.481) (width 0.508) (layer "F.Cu") (net 26) (tstamp ec2f4ed6-fb28-4ec9-90bd-525ccdab887e))
+  (via (at 39.37 76.581) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 26) (tstamp 0b8b5091-841a-4d4e-b07a-e2182a2e2c9c))
+  (via (at 44.831 43.307) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 26) (tstamp 0bd45d7c-6df5-4692-8c02-9126bee885ac))
+  (via (at 77.343 59.182) (size 0.8128) (drill 0.4064) (layers "F.Cu" "B.Cu") (net 26) (tstamp 0d576a5a-2f72-47cd-9e9f-99616bee88dd))
+  (via (at 40.513 104.14) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 26) (tstamp 118bf72d-9034-48b8-b5fd-2bc48a407abf))
+  (via (at 68.707 96.393) (size 0.8128) (drill 0.4064) (layers "F.Cu" "B.Cu") (net 26) (tstamp 25119c29-254b-4e33-8ce9-efbce6ef0224))
+  (via (at 44.831 61.087) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 26) (tstamp 33b9535f-28e4-4342-9d4f-f1fed7b31826))
+  (via (at 78.486 58.039) (size 0.8128) (drill 0.4064) (layers "F.Cu" "B.Cu") (net 26) (tstamp 39912dd9-648b-494c-9105-7af5ce872ec8))
+  (via (at 77.9145 58.6105) (size 0.8128) (drill 0.4064) (layers "F.Cu" "B.Cu") (net 26) (tstamp 5ce3902c-f033-4f72-9c91-610b55c78db2))
+  (via (at 44.831 96.647) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 26) (tstamp 6c3835a6-9640-4354-9796-93a616e5611a))
+  (via (at 56.134 110.617) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 26) (tstamp 6f84e69b-7036-455b-bebb-bb5d70b4a6e6))
+  (via (at 54.864 110.617) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 26) (tstamp 7cbff084-8b92-4113-835f-14b946e03267))
+  (via (at 81.28 39.9288) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 26) (tstamp 7d63dd0d-00bd-4656-b529-63ee4003b29b))
+  (via (at 39.37 94.361) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 26) (tstamp 7ffb928f-589d-4d59-baf5-e31b5366b3ce))
+  (via (at 55.499 110.617) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 26) (tstamp b437c2ce-7c17-44c4-82b3-5aca69126390))
+  (via (at 68.707 97.917) (size 0.8128) (drill 0.4064) (layers "F.Cu" "B.Cu") (net 26) (tstamp bc76794e-124f-4b6d-bae4-ac388f19023a))
+  (via (at 44.831 78.867) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 26) (tstamp c511af45-a29f-43a1-81a6-796f26d8dd59))
+  (via (at 39.37 58.801) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 26) (tstamp c7a8538f-2af7-485f-bc2b-da5d5e4698b0))
+  (via (at 40.513 86.36) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 26) (tstamp ccd5252f-643e-4bfe-ace8-057a278ac5fa))
+  (via (at 39.37 41.021) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 26) (tstamp e16f4cc0-7981-492b-ba42-4956a117e953))
+  (via (at 81.28 39.3192) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 26) (tstamp e4987693-e9c8-487c-862b-e2785bfe1cc7))
+  (via (at 68.707 97.155) (size 0.8128) (drill 0.4064) (layers "F.Cu" "B.Cu") (net 26) (tstamp e600c7b9-b74a-4047-9d4c-298073e6e559))
+  (via (at 40.513 68.58) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 26) (tstamp eac59706-1a26-4420-8c5b-d2c8efa25e16))
+  (via (at 40.513 50.8) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 26) (tstamp f1757114-2237-4db0-98e2-d34a2217d21d))
+  (segment (start 54.864 110.617) (end 56.388 110.617) (width 0.762) (layer "B.Cu") (net 26) (tstamp 01094d53-1236-49ab-bf55-4e1ea7df1077))
+  (segment (start 40.513 104.14) (end 45.847 104.14) (width 0.508) (layer "B.Cu") (net 26) (tstamp 0985f585-110b-465b-8e00-d8043f6a0db8))
+  (segment (start 40.64 53.975) (end 45.847 53.975) (width 0.508) (layer "B.Cu") (net 26) (tstamp 12141075-7987-4f3d-8dcb-734082c0295b))
+  (segment (start 40.513 86.36) (end 45.847 86.36) (width 0.508) (layer "B.Cu") (net 26) (tstamp 15a72821-0209-4ea2-822d-296b763c786f))
+  (segment (start 39.37 41.021) (end 40.386 40.005) (width 0.508) (layer "B.Cu") (net 26) (tstamp 161dfe51-32f2-4dfc-84d7-f5bb6d385f46))
+  (segment (start 40.386 40.005) (end 40.386 34.671) (width 0.508) (layer "B.Cu") (net 26) (tstamp 16b94a9e-d99e-480b-b712-f69f3c0ceeae))
+  (segment (start 57.023 109.982) (end 57.023 107.696) (width 0.762) (layer "B.Cu") (net 26) (tstamp 1fd49b9c-489b-4b74-9140-050a703cef98))
+  (segment (start 68.707 96.393) (end 68.707 97.155) (width 1.016) (layer "B.Cu") (net 26) (tstamp 2407f00c-f284-433b-b94f-23dca2bbdc05))
+  (segment (start 39.37 90.805) (end 40.64 89.535) (width 0.508) (layer "B.Cu") (net 26) (tstamp 2fbd4315-8722-4d70-821a-44bb25008486))
+  (segment (start 44.831 43.307) (end 45.847 43.307) (width 0.508) (layer "B.Cu") (net 26) (tstamp 355287b6-cb84-437c-b168-bd2c35fa632c))
+  (segment (start 68.707 97.155) (end 68.707 97.917) (width 1.016) (layer "B.Cu") (net 26) (tstamp 35a51c1b-b549-4469-b201-46ae87a74022))
+  (segment (start 39.37 58.801) (end 39.37 55.245) (width 0.508) (layer "B.Cu") (net 26) (tstamp 38cbdc9b-6cdb-47b9-8632-f0578a73d017))
+  (segment (start 44.958 33.655) (end 45.847 34.544) (width 0.508) (layer "B.Cu") (net 26) (tstamp 43639750-8a35-4d1b-994c-e04210ac6082))
+  (segment (start 77.343 59.182) (end 78.486 58.039) (width 1.016) (layer "B.Cu") (net 26) (tstamp 4802044d-4ee9-477e-b7c1-cb3e001d47ad))
+  (segment (start 45.847 34.544) (end 45.847 43.307) (width 0.508) (layer "B.Cu") (net 26) (tstamp 50cfb8d8-9f8d-4dbe-9c7f-4dd3966a6eb5))
+  (segment (start 45.847 68.58) (end 45.847 102.362) (width 0.762) (layer "B.Cu") (net 26) (tstamp 5828de7c-0634-4cba-bc6e-0da39f328da3))
+  (segment (start 45.847 106.807) (end 45.847 102.362) (width 0.762) (layer "B.Cu") (net 26) (tstamp 5c682536-1c30-447a-93d0-460aea1d42e4))
+  (segment (start 46.99 107.95) (end 45.847 106.807) (width 0.762) (layer "B.Cu") (net 26) (tstamp 5e614c34-dd38-40eb-b513-3eb43804dde2))
+  (segment (start 39.37 55.245) (end 40.64 53.975) (width 0.508) (layer "B.Cu") (net 26) (tstamp 61981370-fe10-4058-84cf-6159ba599fdf))
+  (segment (start 40.64 71.755) (end 45.847 71.755) (width 0.508) (layer "B.Cu") (net 26) (tstamp 63ad1bc9-836d-461f-adab-19be337e2c0b))
+  (segment (start 68.707 105.41) (end 66.421 107.696) (width 1.016) (layer "B.Cu") (net 26) (tstamp 6b26748a-77c5-4e84-b327-145142db765d))
+  (segment (start 81.28 55.245) (end 77.343 59.182) (width 0.762) (layer "B.Cu") (net 26) (tstamp 6c43f34a-3dc4-4ed5-889d-1fb8d3aaa0d1))
+  (segment (start 40.513 68.58) (end 45.847 68.58) (width 0.508) (layer "B.Cu") (net 26) (tstamp 6d49debf-6ad3-4fd2-8f32-8437b0b4f04b))
+  (segment (start 39.37 94.361) (end 39.37 90.805) (width 0.508) (layer "B.Cu") (net 26) (tstamp 7b03d06d-d966-4e36-b0c2-aac84b9f72a9))
+  (segment (start 40.64 89.535) (end 45.847 89.535) (width 0.508) (layer "B.Cu") (net 26) (tstamp 7d053d99-9b78-4f6a-9ca1-a8277bad932d))
+  (segment (start 51.054 106.934) (end 50.038 107.95) (width 0.762) (layer "B.Cu") (net 26) (tstamp 89327afb-e967-41c5-82bd-26e6f5dd2ed4))
+  (segment (start 40.386 34.671) (end 41.402 33.655) (width 0.508) (layer "B.Cu") (net 26) (tstamp 95992066-0589-4c1f-a086-c89b578ee05f))
+  (segment (start 45.847 53.975) (end 45.847 61.087) (width 0.762) (layer "B.Cu") (net 26) (tstamp 96f1956a-cbf6-4272-a225-0730ed196eea))
+  (segment (start 57.023 107.696) (end 56.261 106.934) (width 0.762) (layer "B.Cu") (net 26) (tstamp 9a60bd76-11d4-4cc5-aa84-c5d3595ab6e8))
+  (segment (start 44.831 96.647) (end 45.847 96.647) (width 0.508) (layer "B.Cu") (net 26) (tstamp 9edb169b-fbfa-44d0-a592-54d7c67622ab))
+  (segment (start 44.831 61.087) (end 45.847 61.087) (width 0.508) (layer "B.Cu") (net 26) (tstamp a196b99b-15a8-4966-973c-328b7962867f))
+  (segment (start 56.261 106.934) (end 51.054 106.934) (width 0.762) (layer "B.Cu") (net 26) (tstamp a7aca914-0e07-46af-8587-23ee2aebc2a4))
+  (segment (start 39.37 73.025) (end 40.64 71.755) (width 0.508) (layer "B.Cu") (net 26) (tstamp ac894f69-de78-41cc-9166-5f2a643114cd))
+  (segment (start 44.831 78.867) (end 45.847 78.867) (width 0.508) (layer "B.Cu") (net 26) (tstamp addb00ce-24c5-40d3-9b45-701ba59f0f7a))
+  (segment (start 81.28 39.3192) (end 81.28 39.9288) (width 0.762) (layer "B.Cu") (net 26) (tstamp b9f88c5e-dcd6-4f79-97ea-75da4895245e))
+  (segment (start 50.038 107.95) (end 46.99 107.95) (width 0.762) (layer "B.Cu") (net 26) (tstamp baded81a-9b44-40e4-90ce-40e0ef5ba648))
+  (segment (start 41.402 33.655) (end 44.958 33.655) (width 0.508) (layer "B.Cu") (net 26) (tstamp c23eb637-655c-416c-9bfa-9c39249347b0))
+  (segment (start 66.421 107.696) (end 62.611 107.696) (width 1.016) (layer "B.Cu") (net 26) (tstamp cd1471e0-3973-44ee-b030-df45b149f50a))
+  (segment (start 45.847 43.307) (end 45.847 53.975) (width 0.762) (layer "B.Cu") (net 26) (tstamp d4c17725-2054-4300-a67f-0d83739fac10))
+  (segment (start 39.37 76.581) (end 39.37 73.025) (width 0.508) (layer "B.Cu") (net 26) (tstamp de3736fb-6aac-4a01-acb1-f191922c660f))
+  (segment (start 68.707 97.917) (end 68.707 105.41) (width 1.016) (layer "B.Cu") (net 26) (tstamp e8aa0f81-2981-426a-83fe-6f1580d0459d))
+  (segment (start 56.388 110.617) (end 57.023 109.982) (width 0.762) (layer "B.Cu") (net 26) (tstamp ecb77486-39ed-4885-959f-e3e8639c7952))
+  (segment (start 81.28 39.9288) (end 81.28 55.245) (width 0.762) (layer "B.Cu") (net 26) (tstamp f5632a45-0a15-4c9e-8623-ebc4dd13e0e9))
+  (segment (start 40.513 50.8) (end 45.847 50.8) (width 0.508) (layer "B.Cu") (net 26) (tstamp fba81260-db57-4c42-ac68-b4fcfb558828))
+  (segment (start 45.847 61.087) (end 45.847 68.58) (width 0.762) (layer "B.Cu") (net 26) (tstamp fc52af22-911a-456e-a3db-d4fac879d0a7))
+  (segment (start 51.497 43.307) (end 53.213 43.307) (width 0.508) (layer "F.Cu") (net 27) (tstamp 04dceeba-d4a7-4603-81b2-57eab0d0557a))
+  (segment (start 39.37 38.481) (end 39.05 38.801) (width 0.508) (layer "F.Cu") (net 27) (tstamp 09a1d91b-9904-448b-92f2-775d0b9b6230))
+  (segment (start 39.37 91.821) (end 39.05 92.141) (width 0.508) (layer "F.Cu") (net 27) (tstamp 0e143e53-fa49-4906-b395-acb07fa29c00))
+  (segment (start 53.988 112.141) (end 53.975 112.128) (width 0.762) (layer "F.Cu") (net 27) (tstamp 0f3970d0-7a1a-4864-a738-54a286ee8e95))
+  (segment (start 53.213 43.307) (end 54.343 43.307) (width 0.508) (layer "F.Cu") (net 27) (tstamp 19f566ba-65bf-44ba-9fa1-dc211f18b5ee))
+  (segment (start 47.244 105.537) (end 39.37 105.537) (width 0.508) (layer "F.Cu") (net 27) (tstamp 1c56ce0c-d750-440f-8ca2-8b814f93c2d4))
+  (segment (start 47.244 87.757) (end 39.37 87.757) (width 0.508) (layer "F.Cu") (net 27) (tstamp 2f569157-a95e-42f2-9559-b99d562ed0a1))
+  (segment (start 56.134 112.141) (end 54.864 112.141) (width 0.762) (layer "F.Cu") (net 27) (tstamp 383dee48-1476-411d-b681-9508b961980b))
+  (segment (start 50.292 111.821) (end 51.115 111.821) (width 0.508) (layer "F.Cu") (net 27) (tstamp 4107a6da-2dee-4a67-afd0-afa1af9569d7))
+  (segment (start 54.864 112.141) (end 53.988 112.141) (width 0.762) (layer "F.Cu") (net 27) (tstamp 42a99161-6c43-43f7-bf7c-27d557c927d4))
+  (segment (start 39.37 98.933) (end 39.05 99.253) (width 0.508) (layer "F.Cu") (net 27) (tstamp 4af67c34-6558-4ffd-854d-de352c22af50))
+  (segment (start 39.05 38.801) (end 38.0515 38.801) (width 0.508) (layer "F.Cu") (net 27) (tstamp 4c11738a-2b55-419c-9f60-97030d6fad76))
+  (segment (start 53.213 78.867) (end 54.343 78.867) (width 0.508) (layer "F.Cu") (net 27) (tstamp 589b39e7-6a96-46b9-9059-94e4d61819f5))
+  (segment (start 47.244 69.977) (end 39.37 69.977) (width 0.508) (layer "F.Cu") (net 27) (tstamp 5c02bef6-bb18-4f0c-9869-feb903bd3db8))
+  (segment (start 51.497 61.087) (end 53.213 61.087) (width 0.508) (layer "F.Cu") (net 27) (tstamp 5eddcb01-26c9-455a-9d49-d1412e77983f))
+  (segment (start 39.37 52.197) (end 39.37 56.261) (width 0.508) (layer "F.Cu") (net 27) (tstamp 62ccf701-897b-48e3-9d05-a201de9b44d2))
+  (segment (start 51.422 112.128) (end 52.324 112.128) (width 0.508) (layer "F.Cu") (net 27) (tstamp 6f2f39e6-79e1-45af-8ea1-92f29ac8af8a))
+  (segment (start 39.05 45.913) (end 38.0515 45.913) (width 0.508) (layer "F.Cu") (net 27) (tstamp 7a5e6943-d809-4d94-be73-a73aa87a3cf1))
+  (segment (start 53.213 61.087) (end 54.343 61.087) (width 0.508) (layer "F.Cu") (net 27) (tstamp 7cfa665c-589b-4dfe-b5d5-e2e9303058ef))
+  (segment (start 39.37 45.593) (end 39.05 45.913) (width 0.508) (layer "F.Cu") (net 27) (tstamp 7e8793be-fbc3-47de-8ad7-68536174a726))
+  (segment (start 51.115 111.821) (end 51.422 112.128) (width 0.508) (layer "F.Cu") (net 27) (tstamp 7ea2d8b8-ea5a-44e2-814e-93dfa5ea06af))
+  (segment (start 39.37 74.041) (end 39.05 74.361) (width 0.508) (layer "F.Cu") (net 27) (tstamp 805baea9-a492-409f-a04c-25b51dbc0861))
+  (segment (start 39.37 69.977) (end 39.37 74.041) (width 0.508) (layer "F.Cu") (net 27) (tstamp 8239c079-1b72-46c9-b3cf-72a921b65f62))
+  (segment (start 51.497 96.647) (end 53.213 96.647) (width 0.508) (layer "F.Cu") (net 27) (tstamp 8bcd2451-254b-498f-9e60-792b314e2568))
+  (segment (start 47.244 52.197) (end 39.37 52.197) (width 0.508) (layer "F.Cu") (net 27) (tstamp 8e02b984-9b22-47d4-bee6-2f063c2b62cc))
+  (segment (start 39.05 63.693) (end 38.0515 63.693) (width 0.508) (layer "F.Cu") (net 27) (tstamp 9751ddf1-f36e-4c4e-845e-053b352a2294))
+  (segment (start 39.05 99.253) (end 38.0515 99.253) (width 0.508) (layer "F.Cu") (net 27) (tstamp a2e89fd7-63b1-4c97-9c8b-8f24d72c96b4))
+  (segment (start 39.37 56.261) (end 39.05 56.581) (width 0.508) (layer "F.Cu") (net 27) (tstamp a658c4c3-3ef3-4cbc-b7a8-ebd97ac59d92))
+  (segment (start 53.975 112.128) (end 52.324 112.128) (width 0.508) (layer "F.Cu") (net 27) (tstamp ab2d321f-9d13-4b51-bc1b-90865e914794))
+  (segment (start 39.05 81.473) (end 38.0515 81.473) (width 0.508) (layer "F.Cu") (net 27) (tstamp abcd1199-e323-45bb-b849-0a0adc0a6260))
+  (segment (start 51.497 78.867) (end 53.213 78.867) (width 0.508) (layer "F.Cu") (net 27) (tstamp b4153a6e-7c38-48a8-9191-533cac67a050))
+  (segment (start 39.37 81.153) (end 39.05 81.473) (width 0.508) (layer "F.Cu") (net 27) (tstamp bbd54354-34a2-4fdc-88ba-856638133108))
+  (segment (start 39.05 92.141) (end 38.0515 92.141) (width 0.508) (layer "F.Cu") (net 27) (tstamp c44a702e-06bf-489e-a45e-2a5a64c6a70e))
+  (segment (start 39.37 87.757) (end 39.37 91.821) (width 0.508) (layer "F.Cu") (net 27) (tstamp cfa7cbec-5d0e-4bb9-b4b4-84de4f3c31b6))
+  (segment (start 39.37 63.373) (end 39.05 63.693) (width 0.508) (layer "F.Cu") (net 27) (tstamp d04b49a7-ec4c-4c9e-8b9e-0cd28bc8b571))
+  (segment (start 39.05 74.361) (end 38.0515 74.361) (width 0.508) (layer "F.Cu") (net 27) (tstamp d8cba3a2-136d-4137-b23b-8208291fc077))
+  (segment (start 53.213 96.647) (end 54.343 96.647) (width 0.508) (layer "F.Cu") (net 27) (tstamp dd3264fc-dcd3-421c-8781-f83bf91d44a7))
+  (segment (start 39.05 56.581) (end 38.0515 56.581) (width 0.508) (layer "F.Cu") (net 27) (tstamp ed58f19e-54ed-48b0-a34d-9a0ddd5836ab))
+  (via (at 39.37 63.373) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 27) (tstamp 011f97b6-bb27-4445-80bd-75dbf91c95f2))
+  (via (at 53.213 96.647) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 27) (tstamp 1e1049e4-48d5-4d54-806d-a7987d93bc9d))
+  (via (at 53.213 43.307) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 27) (tstamp 283339c7-060b-4a5b-afb2-071051a20ebe))
+  (via (at 39.37 52.197) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 27) (tstamp 3876c044-457f-4117-9876-fa742ddd7b12))
+  (via (at 53.213 61.087) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 27) (tstamp 3becdbd7-36df-40da-a4d9-249f3fc885e1))
+  (via (at 53.213 78.867) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 27) (tstamp 49825e76-e656-4435-8e02-0dbb7c9df615))
+  (via (at 39.37 69.977) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 27) (tstamp 4cc3ac09-c61b-41b8-be58-39c5fa090473))
+  (via (at 39.37 105.537) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 27) (tstamp 4cc7fe89-e232-4531-88e6-d77e32967136))
+  (via (at 39.37 98.933) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 27) (tstamp 591dabfe-40b9-4263-a394-8aada6054488))
+  (via (at 39.37 87.757) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 27) (tstamp 60f641d5-5fe1-47ab-9e91-2e6372b9cbc4))
+  (via (at 54.864 112.141) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 27) (tstamp 70fbe6cd-bfd2-4cc8-b6da-535fa763ddf6))
+  (via (at 39.37 81.153) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 27) (tstamp 83a7e390-af76-4c14-82c1-b68afe38f0e9))
+  (via (at 56.134 112.141) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 27) (tstamp 9c2841cf-1f6e-42a0-a76a-73d965e556ff))
+  (via (at 47.244 87.757) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 27) (tstamp a4544ccb-3696-434e-8555-2c47b284de50))
+  (via (at 55.499 112.141) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 27) (tstamp ad0424b1-c614-4780-89f0-627dd4da1de9))
+  (via (at 47.244 52.197) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 27) (tstamp ad1e8074-877e-44e9-8b72-c4e50a914cda))
+  (via (at 47.244 69.977) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 27) (tstamp bf4396df-1e17-4d01-b5fc-5bbeb50a6220))
+  (via (at 47.244 105.537) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 27) (tstamp c47cb6d9-c101-46ed-8555-d2255c9e58ee))
+  (via (at 39.37 38.481) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 27) (tstamp cd7fe474-1885-4d96-944f-6ae5aa2bc06f))
+  (via (at 39.37 45.593) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 27) (tstamp f214fddf-3f27-4406-b291-e81ac8e50c76))
+  (segment (start 56.769 105.791) (end 58.166 107.188) (width 0.762) (layer "B.Cu") (net 27) (tstamp 0c0fff1b-0042-4b3e-927a-38c46da56216))
+  (segment (start 49.53 106.807) (end 50.546 105.791) (width 0.762) (layer "B.Cu") (net 27) (tstamp 0f8f9cf6-0975-410c-a379-63979fe91405))
+  (segment (start 38.735 102.616) (end 38.735 104.902) (width 0.508) (layer "B.Cu") (net 27) (tstamp 1cf67d7c-bc18-4776-b745-7c2505fde833))
+  (segment (start 39.37 34.163) (end 39.37 38.481) (width 0.508) (layer "B.Cu") (net 27) (tstamp 243ae06c-946d-4544-9205-031f18dc839f))
+  (segment (start 50.546 105.791) (end 56.769 105.791) (width 0.762) (layer "B.Cu") (net 27) (tstamp 2c2572a9-09bd-4955-b922-dafae143df6a))
+  (segment (start 39.37 45.593) (end 39.37 48.641) (width 0.508) (layer "B.Cu") (net 27) (tstamp 2e6c5210-39cd-41f4-9873-1c439da565ad))
+  (segment (start 45.339 32.639) (end 40.894 32.639) (width 0.508) (layer "B.Cu") (net 27) (tstamp 2f3351d3-0a94-4e91-b9f6-19d75262b28e))
+  (segment (start 53.213 61.087) (end 46.99 61.087) (width 0.508) (layer "B.Cu") (net 27) (tstamp 4600fbae-6a89-46fc-9713-5be9705fcfed))
+  (segment (start 58.166 107.188) (end 58.166 110.744) (width 0.762) (layer "B.Cu") (net 27) (tstamp 5e8539f1-ca4d-4d48-9714-f39408c6dbf2))
+  (segment (start 57.912 110.998) (end 56.769 112.141) (width 0.762) (layer "B.Cu") (net 27) (tstamp 5f6a0760-6144-43af-a7f0-0f8dc1542a70))
+  (segment (start 47.625 106.807) (end 49.53 106.807) (width 0.762) (layer "B.Cu") (net 27) (tstamp 68302af9-2550-43f6-a692-93eb0b92133c))
+  (segment (start 38.735 87.122) (end 39.37 87.757) (width 0.508) (layer "B.Cu") (net 27) (tstamp 687e7e7c-2f15-4696-8811-7e38c77ff922))
+  (segment (start 56.769 112.141) (end 54.864 112.141) (width 0.762) (layer "B.Cu") (net 27) (tstamp 6a1ac49a-c34b-4684-a0ad-30de009082af))
+  (segment (start 38.735 69.342) (end 39.37 69.977) (width 0.508) (layer "B.Cu") (net 27) (tstamp 6cce29f2-9be3-4ed3-b188-274241a177bf))
+  (segment (start 38.735 49.276) (end 38.735 51.562) (width 0.508) (layer "B.Cu") (net 27) (tstamp 6d0efea8-86ec-4ed3-84e4-7b43dbb69225))
+  (segment (start 46.99 87.757) (end 47.244 87.757) (width 0.762) (layer "B.Cu") (net 27) (tstamp 736bb096-5469-456e-93ff-a92550201de4))
+  (segment (start 53.213 43.307) (end 46.99 43.307) (width 0.508) (layer "B.Cu") (net 27) (tstamp 753153a5-09e2-453a-8822-b88f3c5e5973))
+  (segment (start 39.37 63.373) (end 39.37 66.421) (width 0.508) (layer "B.Cu") (net 27) (tstamp 78cecfba-5a2c-4e69-afac-dde44fbb09a3))
+  (segment (start 46.99 69.977) (end 47.244 69.977) (width 0.762) (layer "B.Cu") (net 27) (tstamp 7c9306fd-a61e-403f-ad67-7a63799e542e))
+  (segment (start 46.99 61.087) (end 46.99 69.977) (width 0.762) (layer "B.Cu") (net 27) (tstamp 82cad38b-48b0-4e5d-85ab-a71514879ff9))
+  (segment (start 39.37 98.933) (end 39.37 101.981) (width 0.508) (layer "B.Cu") (net 27) (tstamp 8bb5d139-f4b2-4dcb-afe8-e1715b4b1415))
+  (segment (start 46.99 34.29) (end 45.339 32.639) (width 0.508) (layer "B.Cu") (net 27) (tstamp 9586950d-9708-4bcc-beaa-a4afeff11171))
+  (segment (start 53.213 96.647) (end 46.99 96.647) (width 0.508) (layer "B.Cu") (net 27) (tstamp 9a4aa7c2-5a32-40ff-8a33-c508d8d62fcc))
+  (segment (start 39.37 84.201) (end 38.735 84.836) (width 0.508) (layer "B.Cu") (net 27) (tstamp a1798f78-7220-438d-a2d6-2fc858eba195))
+  (segment (start 58.166 110.744) (end 57.912 110.998) (width 0.762) (layer "B.Cu") (net 27) (tstamp aa0ea527-740f-44ec-a230-f20a0d994cbf))
+  (segment (start 40.894 32.639) (end 39.37 34.163) (width 0.508) (layer "B.Cu") (net 27) (tstamp b94d386a-6a5b-4fc5-a30d-f79cfd03c18e))
+  (segment (start 38.735 84.836) (end 38.735 87.122) (width 0.508) (layer "B.Cu") (net 27) (tstamp b972d013-9382-448c-ae5f-922347bf8842))
+  (segment (start 38.735 51.562) (end 39.37 52.197) (width 0.508) (layer "B.Cu") (net 27) (tstamp bc057b95-cd47-4be3-bbbd-fa8ce28c0d70))
+  (segment (start 39.37 81.153) (end 39.37 84.201) (width 0.508) (layer "B.Cu") (net 27) (tstamp c0c72ec5-f9d3-4f70-90ab-239037019abb))
+  (segment (start 39.37 48.641) (end 38.735 49.276) (width 0.508) (layer "B.Cu") (net 27) (tstamp cb4fede2-e1f1-40b1-ae18-bd80facc1111))
+  (segment (start 46.99 43.307) (end 46.99 61.087) (width 0.762) (layer "B.Cu") (net 27) (tstamp d200ef7a-3db2-4f0f-b760-9e9664fe7d5b))
+  (segment (start 38.735 67.056) (end 38.735 69.342) (width 0.508) (layer "B.Cu") (net 27) (tstamp d8584d30-5fe3-4355-9e38-4798d0ac21dc))
+  (segment (start 39.37 66.421) (end 38.735 67.056) (width 0.508) (layer "B.Cu") (net 27) (tstamp d93545d5-5277-470e-94f9-31b27383aa97))
+  (segment (start 53.213 78.867) (end 46.99 78.867) (width 0.508) (layer "B.Cu") (net 27) (tstamp d9b5ac9b-d485-4ad4-919f-429f6cda2054))
+  (segment (start 46.99 69.977) (end 46.99 106.172) (width 0.762) (layer "B.Cu") (net 27) (tstamp df58175f-9458-4a9a-90ad-56ed5eecf750))
+  (segment (start 38.735 104.902) (end 39.37 105.537) (width 0.508) (layer "B.Cu") (net 27) (tstamp e046df1f-62eb-443c-8225-7a7c8c27094e))
+  (segment (start 59.436 112.522) (end 57.912 110.998) (width 0.508) (layer "B.Cu") (net 27) (tstamp e2fddab0-2dcc-4554-be53-bade2452f1a9))
+  (segment (start 46.99 105.537) (end 47.244 105.537) (width 0.762) (layer "B.Cu") (net 27) (tstamp e33efeea-f01c-4ad3-9210-a303c07438a0))
+  (segment (start 46.99 43.307) (end 46.99 34.29) (width 0.508) (layer "B.Cu") (net 27) (tstamp f91343c0-3d3f-42a6-8352-c79a2a71bbd6))
+  (segment (start 39.37 101.981) (end 38.735 102.616) (width 0.508) (layer "B.Cu") (net 27) (tstamp f9a886fc-f9bf-4b72-91d1-1e94ba77e919))
+  (segment (start 46.99 106.172) (end 47.625 106.807) (width 0.762) (layer "B.Cu") (net 27) (tstamp fb9d1c9f-7055-47c0-a103-d649f127e5ee))
+  (segment (start 57.912 64.91) (end 58.534 64.91) (width 0.254) (layer "F.Cu") (net 28) (tstamp 025d49e8-5f23-46cb-ab15-1a5fe3d242ef))
+  (segment (start 59.944 44.323) (end 60.67 43.597) (width 0.254) (layer "F.Cu") (net 28) (tstamp 0b7679c8-7397-40fb-b814-aa8520aee703))
+  (segment (start 59.436 55.88) (end 59.436 48.006) (width 0.254) (layer "F.Cu") (net 28) (tstamp 2a0308b3-c0ea-4ce5-a2f3-54bc493c2139))
+  (segment (start 57.912 66.485) (end 57.912 64.91) (width 0.508) (layer "F.Cu") (net 28) (tstamp 782a828e-d3eb-4954-8a7f-63a233540d8d))
+  (segment (start 59.944 47.498) (end 59.944 44.323) (width 0.254) (layer "F.Cu") (net 28) (tstamp 99977994-7c56-4778-853f-7c83f944cf1f))
+  (segment (start 60.67 43.597) (end 62.0045 43.597) (width 0.254) (layer "F.Cu") (net 28) (tstamp a0741831-e0c6-4ae3-9f1c-ecbacd6e95f0))
+  (segment (start 58.928 64.516) (end 58.928 56.388) (width 0.254) (layer "F.Cu") (net 28) (tstamp a963b3dc-875b-4724-8791-b94ea62099c0))
+  (segment (start 58.534 64.91) (end 58.928 64.516) (width 0.254) (layer "F.Cu") (net 28) (tstamp d9475fff-eab6-45ff-9820-eee5401b5333))
+  (segment (start 59.436 48.006) (end 59.944 47.498) (width 0.254) (layer "F.Cu") (net 28) (tstamp f577a41d-c4a7-4320-8f04-32632bc98f35))
+  (segment (start 58.928 56.388) (end 59.436 55.88) (width 0.254) (layer "F.Cu") (net 28) (tstamp f66ef068-88d6-42b3-9587-0e781fdb11d9))
+  (segment (start 60.452 66.294) (end 60.452 74.168) (width 0.254) (layer "F.Cu") (net 29) (tstamp 31c83c15-fc06-4a4a-9e79-5308167cbb10))
+  (segment (start 58.661 100.47) (end 57.912 100.47) (width 0.254) (layer "F.Cu") (net 29) (tstamp 3de5ccbe-0e37-4802-a009-0efb365dd8a6))
+  (segment (start 58.928 100.203) (end 58.661 100.47) (width 0.254) (layer "F.Cu") (net 29) (tstamp 60d2cca8-9919-4dfc-87c2-6bfb64e3a598))
+  (segment (start 61.849 56.515) (end 60.96 57.404) (width 0.254) (layer "F.Cu") (net 29) (tstamp 87c360e9-1a12-43f2-afd3-05985e8bb319))
+  (segment (start 60.96 65.786) (end 60.452 66.294) (width 0.254) (layer "F.Cu") (net 29) (tstamp 96f52a86-d698-4a4d-aa38-11341f02523d))
+  (segment (start 59.944 83.185) (end 59.436 83.693) (width 0.254) (layer "F.Cu") (net 29) (tstamp a68fcc0f-e8e0-4d46-9707-307dbffb9b60))
+  (segment (start 57.912 102.045) (end 57.912 100.47) (width 0.508) (layer "F.Cu") (net 29) (tstamp a927f35c-816b-4ea0-bc87-1bd0304549fe))
+  (segment (start 60.452 74.168) (end 59.944 74.676) (width 0.254) (layer "F.Cu") (net 29) (tstamp ca9c7f85-e9b6-4727-8c1b-6f7208151c92))
+  (segment (start 59.944 74.676) (end 59.944 83.185) (width 0.254) (layer "F.Cu") (net 29) (tstamp cbd23024-dabe-40e1-ab60-acac946bee00))
+  (segment (start 59.436 83.693) (end 59.436 91.313) (width 0.254) (layer "F.Cu") (net 29) (tstamp cdd83539-4281-4a78-95ea-276aec10662e))
+  (segment (start 58.928 91.821) (end 58.928 100.203) (width 0.254) (layer "F.Cu") (net 29) (tstamp ce97a4af-ee4d-4c81-bf75-99470e51fb51))
+  (segment (start 64.516 45.212) (end 64.131 45.597) (width 0.254) (layer "F.Cu") (net 29) (tstamp d672ae04-0b7f-4158-bc9f-da92ecca869e))
+  (segment (start 64.131 45.597) (end 62.0045 45.597) (width 0.254) (layer "F.Cu") (net 29) (tstamp dc044c82-831c-4223-9ed9-e0f852702000))
+  (segment (start 60.96 57.404) (end 60.96 65.786) (width 0.254) (layer "F.Cu") (net 29) (tstamp dd875eac-ee3d-41f4-a62e-5cc25732cc37))
+  (segment (start 59.436 91.313) (end 58.928 91.821) (width 0.254) (layer "F.Cu") (net 29) (tstamp f2d41027-4a6f-43a9-898a-1443f4c938c2))
+  (segment (start 61.849 52.197) (end 61.849 56.515) (width 0.254) (layer "F.Cu") (net 29) (tstamp fdaeaa05-795b-4e90-bf02-48763a06669d))
+  (via (at 64.516 45.212) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 29) (tstamp 6b1ac5b0-0853-474f-b73a-ea301b94ad37))
+  (via (at 61.849 52.197) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 29) (tstamp f81bd532-e2ca-4511-8086-719dc0dc3117))
+  (segment (start 64.516 45.212) (end 62.484 45.212) (width 0.254) (layer "B.Cu") (net 29) (tstamp 6d9ee428-f27e-40d3-8169-50dc64554d42))
+  (segment (start 62.484 45.212) (end 61.849 45.847) (width 0.254) (layer "B.Cu") (net 29) (tstamp ae8acc37-3ffb-446d-b4c8-28a552089aa5))
+  (segment (start 61.849 45.847) (end 61.849 52.197) (width 0.254) (layer "B.Cu") (net 29) (tstamp c43cece3-3e62-45c0-b869-9a6eb7d80e27))
+  (segment (start 60.408 43.097) (end 59.436 44.069) (width 0.254) (layer "F.Cu") (net 30) (tstamp 17f7011e-bfff-4a03-a7c1-4ede19bbe95a))
+  (segment (start 62.0045 43.097) (end 60.408 43.097) (width 0.254) (layer "F.Cu") (net 30) (tstamp 83079303-dec7-4b19-b633-65097db96f72))
+  (segment (start 59.436 44.069) (end 59.436 47.244) (width 0.254) (layer "F.Cu") (net 30) (tstamp 92c00222-c941-4ffc-b9ab-14655fa0bfbf))
+  (segment (start 59.436 47.244) (end 58.928 47.752) (width 0.254) (layer "F.Cu") (net 30) (tstamp a20e8d3c-0ca7-47e6-96d8-fa95fb1f336f))
+  (segment (start 58.928 47.752) (end 58.928 55.499) (width 0.254) (layer "F.Cu") (net 30) (tstamp c73af6e5-fb03-46bd-a6f9-65845857afc2))
+  (segment (start 57.912 55.689) (end 57.912 57.264) (width 0.508) (layer "F.Cu") (net 30) (tstamp d800f8e9-b5f0-484f-b04a-21bc6b7f666f))
+  (segment (start 58.928 55.499) (end 58.738 55.689) (width 0.254) (layer "F.Cu") (net 30) (tstamp ee2a4731-a497-4b9f-b897-04d2a6d16cad))
+  (segment (start 58.738 55.689) (end 57.912 55.689) (width 0.254) (layer "F.Cu") (net 30) (tstamp f4018e15-cfde-4c6a-bce2-75e5d6e19ed7))
+  (segment (start 60.452 57.15) (end 60.452 65.532) (width 0.254) (layer "F.Cu") (net 31) (tstamp 08750deb-7bcb-4b98-8c75-1e837577707a))
+  (segment (start 64.389 44.323) (end 63.615 45.097) (width 0.254) (layer "F.Cu") (net 31) (tstamp 151cd23c-a9d1-4a04-834e-8a8e6caa33e4))
+  (segment (start 57.912 91.249) (end 57.912 92.824) (width 0.508) (layer "F.Cu") (net 31) (tstamp 19e1e423-6b23-48ba-a00e-114195cb580e))
+  (segment (start 58.928 90.932) (end 58.611 91.249) (width 0.254) (layer "F.Cu") (net 31) (tstamp 1f1cbd96-cf3b-4c33-be63-6ac00f1c54c9))
+  (segment (start 58.611 91.249) (end 57.912 91.249) (width 0.254) (layer "F.Cu") (net 31) (tstamp 2cabda90-4847-474e-b5a6-198f1b609a03))
+  (segment (start 63.615 45.097) (end 62.0045 45.097) (width 0.254) (layer "F.Cu") (net 31) (tstamp 42d51519-a793-4b13-b452-bec84c6fd556))
+  (segment (start 61.214 53.086) (end 61.214 56.388) (width 0.254) (layer "F.Cu") (net 31) (tstamp 7ee98216-55a8-44b7-a7ea-b671ed48c844))
+  (segment (start 61.214 56.388) (end 60.452 57.15) (width 0.254) (layer "F.Cu") (net 31) (tstamp a6c9afba-5292-4ada-b19b-d0e4f1a1f7d6))
+  (segment (start 59.944 73.914) (end 59.436 74.422) (width 0.254) (layer "F.Cu") (net 31) (tstamp a7de75c1-b86a-42d0-acde-9b8bcd3345e2))
+  (segment (start 60.452 65.532) (end 59.944 66.04) (width 0.254) (layer "F.Cu") (net 31) (tstamp af6d9024-0aa8-45c7-9ba9-867118776b39))
+  (segment (start 59.436 82.804) (end 58.928 83.312) (width 0.254) (layer "F.Cu") (net 31) (tstamp db396265-d41f-455e-8d67-ca5fa58ecc7a))
+  (segment (start 59.944 66.04) (end 59.944 73.914) (width 0.254) (layer "F.Cu") (net 31) (tstamp f2a4d02d-8ab5-4dbc-8820-72ee6a075d5f))
+  (segment (start 59.436 74.422) (end 59.436 82.804) (width 0.254) (layer "F.Cu") (net 31) (tstamp fea2e129-af1e-42e1-80bf-5949eb0bed9f))
+  (segment (start 58.928 83.312) (end 58.928 90.932) (width 0.254) (layer "F.Cu") (net 31) (tstamp ff70dba3-41d0-4ba3-ae3a-e6bb81fad86b))
+  (via (at 64.389 44.323) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 31) (tstamp 379ca819-4545-4c37-976e-177e96ac9185))
+  (via (at 61.214 53.086) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 31) (tstamp 98264bf8-bd56-497a-bee6-ea9815ab421b))
+  (segment (start 61.214 45.593) (end 61.214 53.086) (width 0.254) (layer "B.Cu") (net 31) (tstamp 391b6091-100a-4530-ab8b-8c082fad9cc4))
+  (segment (start 62.484 44.323) (end 61.214 45.593) (width 0.254) (layer "B.Cu") (net 31) (tstamp 433dc9e0-e7e3-4868-8d0c-d25174d18848))
+  (segment (start 64.389 44.323) (end 62.484 44.323) (width 0.254) (layer "B.Cu") (net 31) (tstamp cbccacf4-75da-4291-af60-fa608c2015c8))
+  (segment (start 58.928 46.863) (end 58.661 47.13) (width 0.254) (layer "F.Cu") (net 32) (tstamp 15f402a8-2ff2-4acd-a650-21179a397ec8))
+  (segment (start 63.417 41.6845) (end 63.417 40.557) (width 0.254) (layer "F.Cu") (net 32) (tstamp 16de2ee2-f56a-4f60-88bd-d16a80b68f27))
+  (segment (start 57.912 48.705) (end 57.912 47.13) (width 0.508) (layer "F.Cu") (net 32) (tstamp 2af0035c-1f5a-4dcc-b1f6-ac365e0447f3))
+  (segment (start 58.928 40.513) (end 58.928 46.863) (width 0.254) (layer "F.Cu") (net 32) (tstamp 2ce5b989-9575-4a8f-bfe8-56a784e9b134))
+  (segment (start 63.417 40.557) (end 62.865 40.005) (width 0.254) (layer "F.Cu") (net 32) (tstamp 4292ed12-536c-47d3-8a9d-6e3317347b17))
+  (segment (start 62.865 40.005) (end 59.436 40.005) (width 0.254) (layer "F.Cu") (net 32) (tstamp 5dca8223-3513-44d2-8485-aaba1ddd8970))
+  (segment (start 58.661 47.13) (end 57.912 47.13) (width 0.254) (layer "F.Cu") (net 32) (tstamp b9edadb4-d011-497e-93d7-b265eda280b3))
+  (segment (start 59.436 40.005) (end 58.928 40.513) (width 0.254) (layer "F.Cu") (net 32) (tstamp f6f77823-4ca6-425a-a0d8-98d2720a7c20))
+  (segment (start 60.579 52.197) (end 60.579 56.261) (width 0.254) (layer "F.Cu") (net 33) (tstamp 0dc00cf3-0676-47c3-85bd-167e57723846))
+  (segment (start 57.912 84.265) (end 57.912 82.69) (width 0.508) (layer "F.Cu") (net 33) (tstamp 2b7df1cb-b7ca-4126-b958-2f79b184457d))
+  (segment (start 59.436 65.786) (end 59.436 73.66) (width 0.254) (layer "F.Cu") (net 33) (tstamp 39d0118a-ad9b-43a3-96f0-47e322d831ae))
+  (segment (start 59.436 73.66) (end 58.928 74.168) (width 0.254) (layer "F.Cu") (net 33) (tstamp 61de95e2-eeed-4baa-85bf-af784d9f026f))
+  (segment (start 60.579 56.261) (end 59.944 56.896) (width 0.254) (layer "F.Cu") (net 33) (tstamp 788622af-8cfd-4c1d-a9ef-574227842c0e))
+  (segment (start 58.661 82.69) (end 57.912 82.69) (width 0.254) (layer "F.Cu") (net 33) (tstamp 840d3334-408b-4f37-938c-85b2833320b0))
+  (segment (start 58.928 82.423) (end 58.661 82.69) (width 0.254) (layer "F.Cu") (net 33) (tstamp 8631d2ac-a87b-40e3-8a0d-cb606413360a))
+  (segment (start 63.754 43.561) (end 63.754 44.069) (width 0.254) (layer "F.Cu") (net 33) (tstamp 8e3146b0-f25f-4031-b39d-309108331b36))
+  (segment (start 63.226 44.597) (end 62.0045 44.597) (width 0.254) (layer "F.Cu") (net 33) (tstamp a90ab16f-3f94-44c9-b6ca-b41f725fc32c))
+  (segment (start 59.944 56.896) (end 59.944 65.278) (width 0.254) (layer "F.Cu") (net 33) (tstamp b609462f-d512-4cd0-a768-e32bbfacd4f9))
+  (segment (start 59.944 65.278) (end 59.436 65.786) (width 0.254) (layer "F.Cu") (net 33) (tstamp ca51c996-5701-4821-a70c-d8581623199d))
+  (segment (start 63.754 44.069) (end 63.226 44.597) (width 0.254) (layer "F.Cu") (net 33) (tstamp d6a99d0a-fb8f-4678-8319-37208431c8bd))
+  (segment (start 58.928 74.168) (end 58.928 82.423) (width 0.254) (layer "F.Cu") (net 33) (tstamp fb4a1e2b-07d4-4697-b5aa-f9ea45751270))
+  (via (at 60.579 52.197) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 33) (tstamp 999bd520-eefb-4d39-b0c5-98e943336b23))
+  (via (at 63.754 43.561) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 33) (tstamp d7c1b401-8c05-410d-b6d9-6646c2396f74))
+  (segment (start 63.754 43.561) (end 62.23 43.561) (width 0.254) (layer "B.Cu") (net 33) (tstamp 49aab3ca-6d4f-4ec6-b6fa-2dfe3107adac))
+  (segment (start 62.23 43.561) (end 60.579 45.212) (width 0.254) (layer "B.Cu") (net 33) (tstamp 56a5f52a-12a3-4178-a0a7-0965b1bad068))
+  (segment (start 60.579 45.212) (end 60.579 52.197) (width 0.254) (layer "B.Cu") (net 33) (tstamp ccd63217-04ec-4114-950a-42d1186dfe66))
+  (segment (start 57.912 39.484) (end 63.106 39.484) (width 0.254) (layer "F.Cu") (net 34) (tstamp 0fb3dced-701c-450a-b083-cbb639e4993b))
+  (segment (start 57.912 37.909) (end 57.912 39.484) (width 0.508) (layer "F.Cu") (net 34) (tstamp 242ccf75-04e8-4378-9f13-93143cbc4d3f))
+  (segment (start 63.106 39.484) (end 63.917 40.295) (width 0.254) (layer "F.Cu") (net 34) (tstamp 88e1fdbe-8db1-4275-a2b0-641a35c03409))
+  (segment (start 63.917 40.295) (end 63.917 41.6845) (width 0.254) (layer "F.Cu") (net 34) (tstamp c0176c61-052e-4f57-bea6-80f82430ff89))
+  (segment (start 58.928 65.532) (end 59.436 65.024) (width 0.254) (layer "F.Cu") (net 35) (tstamp 252052a2-b29f-44aa-83a9-b3957edf1256))
+  (segment (start 57.912 73.469) (end 57.912 75.044) (width 0.508) (layer "F.Cu") (net 35) (tstamp 279d583d-c872-40ae-8423-70f1a5d41cb2))
+  (segment (start 57.912 73.469) (end 58.611 73.469) (width 0.254) (layer "F.Cu") (net 35) (tstamp 304192c7-ab21-4e54-a4dc-5d18925ff49c))
+  (segment (start 58.611 73.469) (end 58.928 73.152) (width 0.254) (layer "F.Cu") (net 35) (tstamp 4be34b32-0edc-4f32-90ca-033284c39d49))
+  (segment (start 60.96 44.069) (end 61.9765 44.069) (width 0.254) (layer "F.Cu") (net 35) (tstamp 5fdd2b00-fdeb-42c1-85eb-86fd61a992f8))
+  (segment (start 58.928 73.152) (end 58.928 65.532) (width 0.254) (layer "F.Cu") (net 35) (tstamp 614efb4a-d4dd-4af0-a4ac-550ce177cf72))
+  (segment (start 59.944 56.134) (end 59.944 48.26) (width 0.254) (layer "F.Cu") (net 35) (tstamp 629bc33e-ee19-4ca8-8336-3d46a81905a0))
+  (segment (start 60.452 47.752) (end 60.452 44.577) (width 0.254) (layer "F.Cu") (net 35) (tstamp 6631d56f-3068-4d43-8fbc-624c624ac110))
+  (segment (start 59.436 65.024) (end 59.436 56.642) (width 0.254) (layer "F.Cu") (net 35) (tstamp 6712e2d4-2719-4238-a5fa-868f16044118))
+  (segment (start 61.9765 44.069) (end 62.0045 44.097) (width 0.254) (layer "F.Cu") (net 35) (tstamp 6cb470b1-ba6e-405e-b700-1c1da53f2a9b))
+  (segment (start 59.944 48.26) (end 60.452 47.752) (width 0.254) (layer "F.Cu") (net 35) (tstamp baee7a2c-b87d-469a-b29c-544e478eb7a1))
+  (segment (start 60.452 44.577) (end 60.96 44.069) (width 0.254) (layer "F.Cu") (net 35) (tstamp bc483893-ee8f-4426-b073-bf62d9d44e26))
+  (segment (start 59.436 56.642) (end 59.944 56.134) (width 0.254) (layer "F.Cu") (net 35) (tstamp e862b5ea-e75a-4483-9823-14025829b093))
+  (segment (start 73.139 40.627) (end 73.787 41.275) (width 0.508) (layer "F.Cu") (net 36) (tstamp 19587017-687e-466c-9ee4-2afc43fc37c0))
+  (segment (start 76.9312 39.0144) (end 76.982 38.9636) (width 0.508) (layer "F.Cu") (net 36) (tstamp 23f6b7db-9730-4451-a036-d820c389c609))
+  (segment (start 73.139 39.37) (end 73.139 37.96) (width 0.508) (layer "F.Cu") (net 36) (tstamp 68e09807-0454-4dc7-b065-2f82f1fc9ea6))
+  (segment (start 73.787 41.275) (end 76.1746 41.275) (width 0.508) (layer "F.Cu") (net 36) (tstamp 8452409f-de4b-49a8-8eb6-e6fdc517d224))
+  (segment (start 76.982 37.0332) (end 76.9312 36.9824) (width 0.508) (layer "F.Cu") (net 36) (tstamp 849169a9-06fe-4d75-86c0-8f7b378ea2e5))
+  (segment (start 72.9765 37.7975) (end 72.9765 36.703) (width 0.508) (layer "F.Cu") (net 36) (tstamp 9f1781a5-db50-48c6-ad0e-e3e35a0eb88c))
+  (segment (start 76.982 38.9636) (end 76.982 37.0332) (width 0.508) (layer "F.Cu") (net 36) (tstamp bbee3ada-3c55-4fb2-99d3-3621e65abbe5))
+  (segment (start 76.9312 40.5184) (end 76.9312 39.0144) (width 0.508) (layer "F.Cu") (net 36) (tstamp c85218d1-5e34-4820-918e-f100001c1f02))
+  (segment (start 73.139 37.96) (end 72.9765 37.7975) (width 0.508) (layer "F.Cu") (net 36) (tstamp d938ca3d-cf37-481d-b69c-003af7ff9873))
+  (segment (start 76.1746 41.275) (end 76.9312 40.5184) (width 0.508) (layer "F.Cu") (net 36) (tstamp d9514b51-a8c7-413f-b1af-cbc50f261783))
+  (segment (start 73.139 39.37) (end 73.139 40.627) (width 0.508) (layer "F.Cu") (net 36) (tstamp fb5f68ac-a216-4882-8234-ee64b50ed79e))
+  (segment (start 66.417 41.6845) (end 66.417 39.12) (width 0.254) (layer "F.Cu") (net 37) (tstamp 0f6311e5-a33e-4a7e-9857-16380da58bd9))
+  (segment (start 66.167 38.862) (end 66.421 39.116) (width 0.254) (layer "F.Cu") (net 37) (tstamp 0f9114bb-eaf8-4662-9780-64f86714463d))
+  (segment (start 74.689 35.5905) (end 74.8515 35.753) (width 0.254) (layer "F.Cu") (net 37) (tstamp 24333515-d673-4a06-a044-a9b5bd094135))
+  (segment (start 67.417 41.6845) (end 67.417 38.969) (width 0.254) (layer "F.Cu") (net 37) (tstamp 2a853607-d417-401a-8fff-e89231fdd580))
+  (segment (start 76.1492 35.052) (end 75.819 34.7218) (width 0.254) (layer "F.Cu") (net 37) (tstamp 30105db7-126d-4c30-b92a-b9767e1b2b4a))
+  (segment (start 77.408 35.052) (end 76.1492 35.052) (width 0.254) (layer "F.Cu") (net 37) (tstamp 3605bdbc-939a-4b7e-bb53-58d983daeea9))
+  (segment (start 71.943 35.753) (end 70.132 37.564) (width 0.381) (layer "F.Cu") (net 37) (tstamp 4ce5f538-ce27-440e-85b2-6a7d900a702c))
+  (segment (start 74.775 31.877) (end 74.775 33.95) (width 0.254) (layer "F.Cu") (net 37) (tstamp 55b1c044-6357-4248-b44a-ec664571f5b7))
+  (segment (start 66.917 39.612) (end 66.421 39.116) (width 0.254) (layer "F.Cu") (net 37) (tstamp 58e699e0-1191-4d8b-8495-12361c594500))
+  (segment (start 75.819 34.7218) (end 75.819 31.877) (width 0.254) (layer "F.Cu") (net 37) (tstamp 5bbbd381-f7cc-4453-b32f-789a43612b0b))
+  (segment (start 74.689 34.036) (end 74.689 35.5905) (width 0.254) (layer "F.Cu") (net 37) (tstamp 5cb36c23-324a-43dd-82f1-dee6bef046e1))
+  (segment (start 74.8515 35.753) (end 71.943 35.753) (width 0.381) (layer "F.Cu") (net 37) (tstamp 904edc7d-171b-4365-b267-5bb944865dec))
+  (segment (start 67.31 38.862) (end 67.31 37.564) (width 0.254) (layer "F.Cu") (net 37) (tstamp 951288f3-79bc-4084-ae6a-87d13d18a1a4))
+  (segment (start 76.1492 31.242) (end 75.819 31.5722) (width 0.254) (layer "F.Cu") (net 37) (tstamp aad3d58f-a7b6-46ac-bc33-b839b190ceec))
+  (segment (start 70.132 37.564) (end 68.453 37.564) (width 0.381) (layer "F.Cu") (net 37) (tstamp be7b50b5-dffa-456b-b227-767fe1e7c81d))
+  (segment (start 66.167 37.564) (end 68.453 37.564) (width 0.381) (layer "F.Cu") (net 37) (tstamp c028d3fe-6b00-4f4c-accc-a6ff832fae01))
+  (segment (start 66.167 37.564) (end 66.167 38.862) (width 0.254) (layer "F.Cu") (net 37) (tstamp c515b26d-6209-416a-b5a6-9cba9cd351a4))
+  (segment (start 66.417 39.12) (end 66.421 39.116) (width 0.254) (layer "F.Cu") (net 37) (tstamp c84417e7-c127-48c3-95cb-0e0c68b679f5))
+  (segment (start 67.417 38.969) (end 67.31 38.862) (width 0.254) (layer "F.Cu") (net 37) (tstamp d0ed3753-b686-4338-9130-e29b5db966b4))
+  (segment (start 74.775 33.95) (end 74.689 34.036) (width 0.254) (layer "F.Cu") (net 37) (tstamp d1562ce4-5cc9-4a56-9a62-93eabb3d7de3))
+  (segment (start 77.408 31.242) (end 76.1492 31.242) (width 0.254) (layer "F.Cu") (net 37) (tstamp d68633b9-fb3b-4bd2-95bf-dc0fb60c3a4f))
+  (segment (start 75.819 31.5722) (end 75.819 31.877) (width 0.254) (layer "F.Cu") (net 37) (tstamp e7031b2b-5e56-4ee6-8a5a-295b1fc00579))
+  (segment (start 66.917 41.6845) (end 66.917 39.612) (width 0.254) (layer "F.Cu") (net 37) (tstamp f3bc583a-e9cb-4f65-baa6-317b48428036))
+  (segment (start 75.819 31.877) (end 74.775 31.877) (width 0.254) (layer "F.Cu") (net 37) (tstamp f4c3da41-985b-4bcf-b7f0-8fcd80d86adb))
+  (via (at 71.943 35.753) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 37) (tstamp 6318e420-c098-4627-a154-71a2e655dc41))
+  (segment (start 71.943 35.348095) (end 73.128095 34.163) (width 0.254) (layer "B.Cu") (net 37) (tstamp 1471e661-741d-4cc1-9df0-ddfd8f608354))
+  (segment (start 73.128095 34.163) (end 76.073 34.163) (width 0.254) (layer "B.Cu") (net 37) (tstamp 1ea9d331-3fde-4a63-ac1e-3073f694f237))
+  (segment (start 76.073 34.163) (end 78.105 32.131) (width 0.254) (layer "B.Cu") (net 37) (tstamp 2cadb54f-7dbf-4d1d-b384-e3ce06dd14ce))
+  (segment (start 78.105 32.131) (end 81.026 32.131) (width 0.254) (layer "B.Cu") (net 37) (tstamp 556ab392-da06-4d7b-a0c0-be3ef147a042))
+  (segment (start 83.344 29.813) (end 83.344 24.384) (width 0.254) (layer "B.Cu") (net 37) (tstamp 5a0740b2-21b0-4321-854f-91e20bd0dabf))
+  (segment (start 83.344 24.384) (end 83.344 27.559) (width 0.508) (layer "B.Cu") (net 37) (tstamp 72c31885-409a-47da-aaea-489f010aaa4e))
+  (segment (start 71.943 35.753) (end 71.943 35.348095) (width 0.254) (layer "B.Cu") (net 37) (tstamp 8ea9e6ca-f39e-442d-8afc-e8576b15ffa2))
+  (segment (start 81.026 32.131) (end 83.344 29.813) (width 0.254) (layer "B.Cu") (net 37) (tstamp a6d57777-8988-471b-afdb-c6de046338cd))
+  (segment (start 64.417 37.592) (end 64.389 37.564) (width 0.254) (layer "F.Cu") (net 38) (tstamp 7a862b0c-de24-4c49-9e8c-a6df519cbf12))
+  (segment (start 64.417 41.6845) (end 64.417 37.592) (width 0.254) (layer "F.Cu") (net 38) (tstamp bdf772ac-1577-4dde-a0a8-b57d2a6656bf))
+  (segment (start 66.294 99.314) (end 66.294 100.231) (width 0.254) (layer "F.Cu") (net 39) (tstamp 0086c4db-199e-46f7-ac63-20b7d1ecd690))
+  (segment (start 80.264 76.962) (end 80.801 76.425) (width 0.254) (layer "F.Cu") (net 39) (tstamp 0b323617-754d-449d-80fc-f6d0735cc377))
+  (segment (start 80.801 98.679) (end 80.801 98.171) (width 0.254) (layer "F.Cu") (net 39) (tstamp 0b9f7ecc-b372-4214-bec1-027282b1cdc7))
+  (segment (start 75.438 76.962) (end 70.7644 76.962) (width 0.381) (layer "F.Cu") (net 39) (tstamp 0c3f1c9f-751a-4824-931a-1745edc24fb2))
+  (segment (start 80.801 73.025) (end 80.801 73.533) (width 0.254) (layer "F.Cu") (net 39) (tstamp 0d8fd4f0-4465-4260-ad1b-bbda0f36eb1f))
+  (segment (start 67.437 99.441) (end 67.183 99.187) (width 0.254) (layer "F.Cu") (net 39) (tstamp 13f7aa2c-d977-436e-95aa-43a4012b49a7))
+  (segment (start 75.438 78.4915) (end 75.438 76.962) (width 0.381) (layer "F.Cu") (net 39) (tstamp 146f5b38-98e0-40b3-9134-2f61baa9782f))
+  (segment (start 70.8152 95.758) (end 75.438 95.758) (width 0.381) (layer "F.Cu") (net 39) (tstamp 15f58775-6d94-40a4-aae2-00ffb46fdcc2))
+  (segment (start 82.187 72.714) (end 81.112 72.714) (width 0.254) (layer "F.Cu") (net 39) (tstamp 1ca39286-608a-4bd4-b47b-70e39901a221))
+  (segment (start 80.801 74.333) (end 80.82 74.314) (width 0.254) (layer "F.Cu") (net 39) (tstamp 1d08396e-1c61-40db-8264-561a853fc1db))
+  (segment (start 70.533 101.661) (end 70.358 101.486) (width 0.381) (layer "F.Cu") (net 39) (tstamp 241c3da2-e56e-4bf0-bea1-e9e5798cff9c))
+  (segment (start 70.104 95.0214) (end 70.104 77.6224) (width 0.381) (layer "F.Cu") (net 39) (tstamp 244680e4-6877-4db0-b4ed-b12aeebf2467))
+  (segment (start 67.183 99.187) (end 67.187 99.183) (width 0.254) (layer "F.Cu") (net 39) (tstamp 2b90f65e-2b9d-4d22-98e2-fff30a91d8cf))
+  (segment (start 70.993 80.617) (end 70.993 84.012) (width 0.254) (layer "F.Cu") (net 39) (tstamp 2cc1ed39-75ea-40bf-9a9e-4c7ee7a1bdde))
+  (segment (start 70.993 80.617) (end 70.104 80.617) (width 0.381) (layer "F.Cu") (net 39) (tstamp 2d9a24d2-2a3b-475f-95d3-c589e172f184))
+  (segment (start 68.453 61.214) (end 69.977 59.69) (width 0.254) (layer "F.Cu") (net 39) (tstamp 33f65c43-b693-4d93-8e72-f80d750fa415))
+  (segment (start 84.7155 48.317) (end 86.095 48.317) (width 0.254) (layer "F.Cu") (net 39) (tstamp 36957726-391c-4e66-baaa-5e234b4a87c6))
+  (segment (start 82.187 73.514) (end 80.82 73.514) (width 0.254) (layer "F.Cu") (net 39) (tstamp 3695cc79-1d04-4950-bd7a-e26e8a798dc9))
+  (segment (start 82.187 75.114) (end 80.871 75.114) (width 0.254) (layer "F.Cu") (net 39) (tstamp 378bda85-a6a2-46c3-bf02-de714bf817bb))
+  (segment (start 69.314 101.191) (end 69.609 101.486) (width 0.381) (layer "F.Cu") (net 39) (tstamp 38756e3f-fcae-487e-b6f7-6dbefc7bdc36))
+  (segment (start 75.438 94.4754) (end 75.438 95.758) (width 0.381) (layer "F.Cu") (net 39) (tstamp 3e4d385c-80db-4350-8ec4-24a94be0730c))
+  (segment (start 67.437 100.231) (end 67.592 100.231) (width 0.381) (layer "F.Cu") (net 39) (tstamp 4646c2f6-7033-4258-8098-00f3b780ded7))
+  (segment (start 77.343 104.653) (end 75.062 104.653) (width 0.254) (layer "F.Cu") (net 39) (tstamp 48f8c6df-4dfa-4e6c-8702-6bc5e5695d35))
+  (segment (start 80.801 76.425) (end 80.801 75.184) (width 0.254) (layer "F.Cu") (net 39) (tstamp 4ae186d3-521b-43d4-886d-ffdba2043a2a))
+  (segment (start 80.801 75.184) (end 80.801 74.333) (width 0.254) (layer "F.Cu") (net 39) (tstamp 4dbdcac4-6d27-4b3c-ab96-a85a2426901b))
+  (segment (start 82.187 98.66) (end 80.82 98.66) (width 0.254) (layer "F.Cu") (net 39) (tstamp 543a6d31-5832-4985-a609-1277798c6547))
+  (segment (start 70.1548 95.0722) (end 70.104 95.0214) (width 0.381) (layer "F.Cu") (net 39) (tstamp 5700f9e6-9594-43f8-97a4-8aff030a40bf))
+  (segment (start 66.294 100.231) (end 67.437 100.231) (width 0.381) (layer "F.Cu") (net 39) (tstamp 57f0f1d1-3b12-4f61-9489-7dfe17724d83))
+  (segment (start 73.025 102.616) (end 70.358 102.616) (width 0.254) (layer "F.Cu") (net 39) (tstamp 5e523432-c208-4d25-8a0f-f53d5a8c5579))
+  (segment (start 80.82 99.46) (end 80.801 99.441) (width 0.254) (layer "F.Cu") (net 39) (tstamp 609baaf5-c9be-46a7-b8de-32427043aa70))
+  (segment (start 80.82 74.314) (end 82.187 74.314) (width 0.254) (layer "F.Cu") (net 39) (tstamp 6283ca62-b238-451e-93b5-da0610bc6f15))
+  (segment (start 69.609 101.486) (end 70.358 101.486) (width 0.381) (layer "F.Cu") (net 39) (tstamp 64b45324-cadb-430f-9309-0b42277681cb))
+  (segment (start 80.82 73.514) (end 80.801 73.533) (width 0.254) (layer "F.Cu") (net 39) (tstamp 65205016-f3f9-4206-b1da-dca45d7d1279))
+  (segment (start 80.801 96.422) (end 80.801 97.79) (width 0.254) (layer "F.Cu") (net 39) (tstamp 685ec68e-1168-4e35-9892-f234613e076e))
+  (segment (start 67.187 99.183) (end 67.187 97.642) (width 0.254) (layer "F.Cu") (net 39) (tstamp 6867b4d2-5181-471c-92ef-30e3968219c3))
+  (segment (start 68.2625 76.3905) (end 67.945 76.073) (width 0.254) (layer "F.Cu") (net 39) (tstamp 6c3be06e-ea9f-406f-ab9b-2f4cf96b33b8))
+  (segment (start 68.453 69.342) (end 68.453 61.214) (width 0.254) (layer "F.Cu") (net 39) (tstamp 705235d5-e26e-4b23-a16d-dab91fb59056))
+  (segment (start 80.871 75.114) (end 80.801 75.184) (width 0.254) (layer "F.Cu") (net 39) (tstamp 70affb06-bf87-4620-991b-710559d8b81b))
+  (segment (start 81.112 100.26) (end 80.801 99.949) (width 0.254) (layer "F.Cu") (net 39) (tstamp 72355c65-9037-4faf-b21d-17790cb429ca))
+  (segment (start 83.947 49.0855) (end 84.7155 48.317) (width 0.254) (layer "F.Cu") (net 39) (tstamp 7814b0c5-cccf-4968-85fb-6f59c33afa88))
+  (segment (start 66.537 97.642) (end 66.537 99.071) (width 0.254) (layer "F.Cu") (net 39) (tstamp 7e0f6e53-4ae8-4307-adfa-886216780bcd))
+  (segment (start 70.104 77.6224) (end 70.7644 76.962) (width 0.381) (layer "F.Cu") (net 39) (tstamp 81d9e72d-7951-423f-875f-b3cb09ecc34c))
+  (segment (start 68.552 101.191) (end 68.707 101.191) (width 0.381) (layer "F.Cu") (net 39) (tstamp 85e4a746-3c0d-47d0-be46-d11527650d56))
+  (segment (start 80.801 97.79) (end 80.801 98.171) (width 0.254) (layer "F.Cu") (net 39) (tstamp 89ca0a7c-457b-4738-b41e-e7b8a762c039))
+  (segment (start 68.707 101.191) (end 69.314 101.191) (width 0.381) (layer "F.Cu") (net 39) (tstamp 8bde9289-c263-4aac-81a1-1c61adec000f))
+  (segment (start 66.537 99.071) (end 66.294 99.314) (width 0.254) (layer "F.Cu") (net 39) (tstamp 8fcd1251-879a-4a55-83d5-d988b64c0f89))
+  (segment (start 80.82 98.66) (end 80.801 98.679) (width 0.254) (layer "F.Cu") (net 39) (tstamp 8fd3bd7b-9806-4d54-b47e-663858bb7c51))
+  (segment (start 80.801 99.949) (end 80.801 99.441) (width 0.254) (layer "F.Cu") (net 39) (tstamp 964f7a30-e94c-4b78-a689-ceba9aa295c8))
+  (segment (start 70.358 101.486) (end 70.358 102.616) (width 0.381) (layer "F.Cu") (net 39) (tstamp 970348b4-1abd-43d5-a7ea-ac5be73965fb))
+  (segment (start 82.187 100.26) (end 81.112 100.26) (width 0.254) (layer "F.Cu") (net 39) (tstamp 9e706dcd-df19-4062-bb8e-1bc9bf113120))
+  (segment (start 67.592 100.231) (end 68.552 101.191) (width 0.381) (layer "F.Cu") (net 39) (tstamp 9edb6ba3-dd65-4146-89af-31f71cdbd28d))
+  (segment (start 81.112 72.714) (end 80.801 73.025) (width 0.254) (layer "F.Cu") (net 39) (tstamp a0830125-f45e-406e-92d6-d5afe8dc0fa3))
+  (segment (start 67.945 76.073) (end 67.945 69.85) (width 0.254) (layer "F.Cu") (net 39) (tstamp aec7ee3f-116b-477a-9e3f-ec94b57d3095))
+  (segment (start 67.437 100.231) (end 67.437 99.441) (width 0.254) (layer "F.Cu") (net 39) (tstamp afcefb54-8ed2-4caf-bf15-5f613c6e9933))
+  (segment (start 80.801 73.533) (end 80.801 74.295) (width 0.254) (layer "F.Cu") (net 39) (tstamp b87a5091-ee8e-42f5-975d-33c902894dd9))
+  (segment (start 75.438 76.962) (end 80.264 76.962) (width 0.254) (layer "F.Cu") (net 39) (tstamp c0e274c9-0d8f-4fb4-8c56-550b769ee0b9))
+  (segment (start 72.2145 101.661) (end 70.533 101.661) (width 0.381) (layer "F.Cu") (net 39) (tstamp c18f1108-fcf0-4296-9f9c-a1b20c50b196))
+  (segment (start 67.945 69.85) (end 68.453 69.342) (width 0.254) (layer "F.Cu") (net 39) (tstamp ce485f2a-5e62-4766-86b3-0092594cd0d9))
+  (segment (start 80.137 95.758) (end 80.801 96.422) (width 0.254) (layer "F.Cu") (net 39) (tstamp d8ff4696-a072-4cc4-b7ba-7fb0acb450c8))
+  (segment (start 82.187 97.86) (end 80.871 97.86) (width 0.254) (layer "F.Cu") (net 39) (tstamp da6bc66b-34b9-43d7-b6ea-c6efa011d852))
+  (segment (start 75.062 104.653) (end 73.025 102.616) (width 0.254) (layer "F.Cu") (net 39) (tstamp e0cd5c62-4870-419f-a827-d83937b2f495))
+  (segment (start 83.947 51.308) (end 83.947 49.0855) (width 0.254) (layer "F.Cu") (net 39) (tstamp e1ade8f2-d049-41a8-833d-927b3c63f784))
+  (segment (start 75.565 59.69) (end 83.947 51.308) (width 0.254) (layer "F.Cu") (net 39) (tstamp e34d7b86-adfd-4c7b-bf95-abf7dbe4aabb))
+  (segment (start 80.871 97.86) (end 80.801 97.79) (width 0.254) (layer "F.Cu") (net 39) (tstamp eec7c90f-bf4e-4e9f-8211-98743c4ad2ad))
+  (segment (start 82.187 99.46) (end 80.82 99.46) (width 0.254) (layer "F.Cu") (net 39) (tstamp eefcf825-3836-490a-97ca-b010d4c5e498))
+  (segment (start 80.137 95.758) (end 75.438 95.758) (width 0.254) (layer "F.Cu") (net 39) (tstamp f034695f-ae0e-4f5a-90da-a9de1f02cae6))
+  (segment (start 70.1421 95.0849) (end 70.1548 95.0722) (width 0.254) (layer "F.Cu") (net 39) (tstamp f1e934e4-5229-4d51-9130-3d97704fb75b))
+  (segment (start 80.801 99.441) (end 80.801 98.679) (width 0.254) (layer "F.Cu") (net 39) (tstamp f6df7de8-a306-45d2-b32c-4d8a3228b64e))
+  (segment (start 69.977 59.69) (end 75.565 59.69) (width 0.254) (layer "F.Cu") (net 39) (tstamp f7c8bc28-48cd-46ee-98e0-13f7a967ef1d))
+  (segment (start 70.1421 95.0849) (end 70.8152 95.758) (width 0.381) (layer "F.Cu") (net 39) (tstamp fd8e6776-09cb-4f9d-8cb1-77642d0d43a6))
+  (via (at 68.2625 76.3905) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 39) (tstamp 4ad913db-3952-4933-9c0d-78d8324682fd))
+  (via (at 70.1421 95.0849) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 39) (tstamp 94be016f-cd1c-4476-9de4-bf74431f1fc5))
+  (via (at 70.358 102.616) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 39) (tstamp a6995d96-4f40-4f0a-b4c6-149265a25d4b))
+  (via (at 70.7644 76.962) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 39) (tstamp bb50ccf1-992d-4b13-a703-98fa1ce0aa83))
+  (segment (start 70.1421 95.0849) (end 69.723 95.504) (width 0.381) (layer "B.Cu") (net 39) (tstamp 43deb053-3e70-4994-a70a-94c0b15c5c14))
+  (segment (start 69.723 95.504) (end 69.723 101.981) (width 0.381) (layer "B.Cu") (net 39) (tstamp 473513e5-d009-46e4-87e6-e0e9a421cf8f))
+  (segment (start 68.2625 76.3905) (end 68.834 76.962) (width 0.254) (layer "B.Cu") (net 39) (tstamp c1975d84-898f-4f8f-b306-ca5983929203))
+  (segment (start 69.723 101.981) (end 70.358 102.616) (width 0.381) (layer "B.Cu") (net 39) (tstamp d7206ac2-d077-4638-9592-9fc8eac9713a))
+  (segment (start 68.834 76.962) (end 70.7644 76.962) (width 0.254) (layer "B.Cu") (net 39) (tstamp f66a623e-0314-4fb4-a259-aa12b809c894))
+  (segment (start 67.818 98.679) (end 68.707 99.568) (width 0.254) (layer "F.Cu") (net 40) (tstamp 07100d70-a28a-439b-bef4-964020ba7e1f))
+  (segment (start 66.675 95.758) (end 67.056 95.758) (width 0.254) (layer "F.Cu") (net 40) (tstamp 32373fbb-123f-43ba-b2bf-de86062760d2))
+  (segment (start 63.937 91.842) (end 63.937 95.702) (width 0.254) (layer "F.Cu") (net 40) (tstamp 6484c1f2-4f50-4319-b021-e439a1c36c9a))
+  (segment (start 68.707 99.568) (end 68.707 100.231) (width 0.254) (layer "F.Cu") (net 40) (tstamp d3c8b04c-316c-43a7-bcde-f909087967ae))
+  (segment (start 67.818 96.52) (end 67.818 98.679) (width 0.254) (layer "F.Cu") (net 40) (tstamp e81b0bff-198d-441d-9830-ae124e665b41))
+  (segment (start 67.056 95.758) (end 67.818 96.52) (width 0.254) (layer "F.Cu") (net 40) (tstamp ee776add-dbb0-41ff-83ad-559d57268a3a))
+  (segment (start 63.937 95.702) (end 63.881 95.758) (width 0.254) (layer "F.Cu") (net 40) (tstamp fedf8354-fd50-4b66-bc78-7ee654a45795))
+  (via (at 63.881 95.758) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 40) (tstamp 62e3e5f8-204f-4799-95b1-2310163422b3))
+  (via (at 66.675 95.758) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 40) (tstamp d77d2f15-9bc9-40d3-bd96-f15e46b4856e))
+  (segment (start 63.881 95.758) (end 66.675 95.758) (width 0.254) (layer "B.Cu") (net 40) (tstamp 31c95062-f96c-4534-8fe7-3fe8894f9433))
+  (segment (start 77.343 82.296) (end 77.343 79.883) (width 0.254) (layer "F.Cu") (net 41) (tstamp 026d1aa2-3c8d-45e6-b4a9-f489cc2beafc))
+  (segment (start 86.516 78.105) (end 86.516 73.66) (width 0.254) (layer "F.Cu") (net 41) (tstamp 0ee8288f-be4d-44b3-b847-b0d320e2f464))
+  (segment (start 85.627 80.772) (end 85.627 79.756) (width 0.254) (layer "F.Cu") (net 41) (tstamp 2d8aea8e-8d50-4b8a-92c1-f759b69ae9f0))
+  (segment (start 85.57 72.714) (end 83.987 72.714) (width 0.254) (layer "F.Cu") (net 41) (tstamp 637165a2-27f0-4e5e-9bff-5be15122ac16))
+  (segment (start 84.738 81.661) (end 85.627 80.772) (width 0.254) (layer "F.Cu") (net 41) (tstamp 6ab0897b-e216-4b57-9d80-a9074e84e128))
+  (segment (start 77.343 79.883) (end 76.388 78.928) (width 0.254) (layer "F.Cu") (net 41) (tstamp 6d529d22-d1e1-4605-9fb1-484b741de394))
+  (segment (start 86.008 79.375) (end 86.008 78.613) (width 0.254) (layer "F.Cu") (net 41) (tstamp 7858f342-9209-407d-8c83-969af8c85594))
+  (segment (start 86.008 78.613) (end 86.516 78.105) (width 0.254) (layer "F.Cu") (net 41) (tstamp 8167b29c-f865-416d-8274-5bd36b795e0a))
+  (segment (start 85.627 79.756) (end 86.008 79.375) (width 0.254) (layer "F.Cu") (net 41) (tstamp 94a3e921-de3e-43cc-9a0b-0689b7df5333))
+  (segment (start 81.379 83.255) (end 81.182 83.058) (width 0.254) (layer "F.Cu") (net 41) (tstamp 957e681b-cd74-47e6-a5d6-897b91c36031))
+  (segment (start 83.862 81.661) (end 84.738 81.661) (width 0.254) (layer "F.Cu") (net 41) (tstamp 9d4968df-18c7-402c-b3e6-7985bb11ea2c))
+  (segment (start 82.187 83.255) (end 81.379 83.255) (width 0.254) (layer "F.Cu") (net 41) (tstamp b88cede6-605f-4847-a67a-a01f0abccad4))
+  (segment (start 76.388 78.928) (end 76.388 78.4915) (width 0.254) (layer "F.Cu") (net 41) (tstamp d4217457-6c2b-4bcc-9587-8bda0b700410))
+  (segment (start 77.343 84.012) (end 77.343 82.296) (width 0.254) (layer "F.Cu") (net 41) (tstamp db3d6e1f-f664-4e88-b4fd-0ceda00be127))
+  (segment (start 86.516 73.66) (end 85.57 72.714) (width 0.254) (layer "F.Cu") (net 41) (tstamp fea1b85f-da4f-4c00-b68a-f5baf6854439))
+  (via (at 84.738 81.661) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 41) (tstamp 13fc2f53-3177-4f18-8080-eb8abf27bbb8))
+  (via (at 77.343 82.296) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 41) (tstamp 330117eb-b003-47cc-bb72-dc2293abd980))
+  (via (at 81.182 83.058) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 41) (tstamp 561a8636-5057-41c6-8aba-31fce4ba303c))
+  (segment (start 81.182 83.058) (end 84.865 83.058) (width 0.254) (layer "B.Cu") (net 41) (tstamp 3f06ea38-c3f0-4346-b0e6-4c76105e74b3))
+  (segment (start 77.343 82.296) (end 78.105 83.058) (width 0.254) (layer "B.Cu") (net 41) (tstamp 463067f1-aac9-4cf3-b08b-0e74d8b440c7))
+  (segment (start 85.119 82.042) (end 84.738 81.661) (width 0.254) (layer "B.Cu") (net 41) (tstamp 5b12e346-2b2b-4d4a-b399-7ec127cfc5de))
+  (segment (start 84.865 83.058) (end 85.119 82.804) (width 0.254) (layer "B.Cu") (net 41) (tstamp 65be7c92-f457-4798-9983-d38968078639))
+  (segment (start 78.105 83.058) (end 81.182 83.058) (width 0.254) (layer "B.Cu") (net 41) (tstamp ab5ad8fd-aa01-478d-8ab1-b9ec84334e8c))
+  (segment (start 85.119 82.804) (end 85.119 82.042) (width 0.254) (layer "B.Cu") (net 41) (tstamp d41a119e-d62c-4e28-bd06-2043f1689d91))
+  (segment (start 85.5 79.248) (end 85.5 78.359) (width 0.254) (layer "F.Cu") (net 42) (tstamp 001600c9-ada2-414e-bb22-932215f8cff0))
+  (segment (start 86.008 74.422) (end 85.1 73.514) (width 0.254) (layer "F.Cu") (net 42) (tstamp 1e53f2dc-5f13-4d4c-b961-e4068ecfeb90))
+  (segment (start 82.187 84.055) (end 81.29 84.055) (width 0.254) (layer "F.Cu") (net 42) (tstamp 21750b61-7ea9-40a2-8f3e-067ff180d9e2))
+  (segment (start 76.073 82.611) (end 76.073 84.012) (width 0.254) (layer "F.Cu") (net 42) (tstamp 2acd84bf-5604-448f-b610-ac26ed42806c))
+  (segment (start 76.388 82.296) (end 76.073 82.611) (width 0.254) (layer "F.Cu") (net 42) (tstamp 345e34a0-0973-4fbe-8ccd-67f95fb6c8ef))
+  (segment (start 85.5 78.359) (end 86.008 77.851) (width 0.254) (layer "F.Cu") (net 42) (tstamp 5cd90238-2b44-4b40-b6c3-6b2e97d53244))
+  (segment (start 76.388 80.7665) (end 76.388 82.296) (width 0.254) (layer "F.Cu") (net 42) (tstamp 60501303-d410-45f9-ad97-c03a83fa1980))
+  (segment (start 81.29 84.055) (end 81.182 83.947) (width 0.254) (layer "F.Cu") (net 42) (tstamp 720adfef-b0bf-4c09-b635-9a6ae3b00e12))
+  (segment (start 86.008 77.851) (end 86.008 74.422) (width 0.254) (layer "F.Cu") (net 42) (tstamp 8abcc635-3eec-4ea9-bc35-87994bb94ce4))
+  (segment (start 85.1 73.514) (end 83.987 73.514) (width 0.254) (layer "F.Cu") (net 42) (tstamp a196a44a-5d7f-4081-8ba2-b94602e36748))
+  (segment (start 83.862 80.01) (end 84.738 80.01) (width 0.254) (layer "F.Cu") (net 42) (tstamp b4e238fc-6b6a-4fdf-b9fa-dd27ccc462ac))
+  (segment (start 84.738 80.01) (end 85.5 79.248) (width 0.254) (layer "F.Cu") (net 42) (tstamp e1e6c3a2-ac0e-4ce3-8b8f-2ec485a16ae5))
+  (via (at 76.388 82.296) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 42) (tstamp 3b34a7f2-948a-4ab2-9600-7050a4251d3a))
+  (via (at 81.182 83.947) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 42) (tstamp 833df787-521f-426d-a073-2b3c2eab5cca))
+  (via (at 84.738 80.01) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 42) (tstamp d99ac27d-0884-4c53-80f2-315bebea20e5))
+  (segment (start 84.865 83.947) (end 85.627 83.185) (width 0.254) (layer "B.Cu") (net 42) (tstamp 11fd2335-351b-4727-9550-d191046de04d))
+  (segment (start 81.182 83.947) (end 84.865 83.947) (width 0.254) (layer "B.Cu") (net 42) (tstamp 310c456c-4679-4fd3-bbf9-0580efd14398))
+  (segment (start 85.627 80.899) (end 84.738 80.01) (width 0.254) (layer "B.Cu") (net 42) (tstamp a8dd187e-ca73-4077-94ce-49853e0b9d2f))
+  (segment (start 76.388 82.296) (end 78.039 83.947) (width 0.254) (layer "B.Cu") (net 42) (tstamp b49a742f-2df0-477f-b11f-8df83dba1020))
+  (segment (start 85.627 83.185) (end 85.627 80.899) (width 0.254) (layer "B.Cu") (net 42) (tstamp bd431bd7-8686-4ca8-b705-71c72e629235))
+  (segment (start 78.039 83.947) (end 81.182 83.947) (width 0.254) (layer "B.Cu") (net 42) (tstamp ea889bfa-17b7-4203-b719-2c42c9bb933e))
+  (segment (start 83.862 78.359) (end 84.738 78.359) (width 0.254) (layer "F.Cu") (net 43) (tstamp 0477a127-b5e3-46be-b0c9-a56aed20272b))
+  (segment (start 85.5 74.93) (end 85.5 77.597) (width 0.254) (layer "F.Cu") (net 43) (tstamp 10f39a58-bd64-4523-a556-90681c750f2b))
+  (segment (start 82.187 84.855) (end 81.201 84.855) (width 0.254) (layer "F.Cu") (net 43) (tstamp 222361dc-a35e-48e7-9695-b457d8f89e9a))
+  (segment (start 74.803 84.012) (end 74.803 82.677) (width 0.254) (layer "F.Cu") (net 43) (tstamp 22d271c2-f374-4f19-9c86-06767ba66a71))
+  (segment (start 83.987 74.314) (end 84.884 74.314) (width 0.254) (layer "F.Cu") (net 43) (tstamp 5a1698ec-d422-4f8c-9002-6803c3b828d6))
+  (segment (start 85.5 77.597) (end 84.738 78.359) (width 0.254) (layer "F.Cu") (net 43) (tstamp 6510707a-8036-4811-b043-db1268fe42f3))
+  (segment (start 84.884 74.314) (end 85.5 74.93) (width 0.254) (layer "F.Cu") (net 43) (tstamp b6608baa-5155-498d-9716-1ac587770bf1))
+  (segment (start 74.803 82.677) (end 74.488 82.362) (width 0.254) (layer "F.Cu") (net 43) (tstamp ba262d3f-ff02-4f44-8d12-af1693b8cda2))
+  (segment (start 74.488 82.362) (end 74.488 82.296) (width 0.254) (layer "F.Cu") (net 43) (tstamp c428826d-1d28-48ac-86e3-ce271d5bd381))
+  (segment (start 81.201 84.855) (end 81.182 84.836) (width 0.254) (layer "F.Cu") (net 43) (tstamp c4f85e6b-3245-498a-b135-0f84e408d6cb))
+  (segment (start 74.488 82.296) (end 74.488 80.7665) (width 0.254) (layer "F.Cu") (net 43) (tstamp c71aa3c3-ffb2-435b-84c8-2dddfe160e29))
+  (via (at 84.738 78.359) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 43) (tstamp 104e388f-e257-48db-b669-a32d5605b9fa))
+  (via (at 74.488 82.296) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 43) (tstamp 136292ea-0bca-4532-97e2-b2b31cc5a59e))
+  (via (at 81.182 84.836) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 43) (tstamp be32d959-b65f-4714-8319-60688c0d6a20))
+  (segment (start 77.028 84.836) (end 81.182 84.836) (width 0.254) (layer "B.Cu") (net 43) (tstamp 0500a94e-7262-4da8-808b-436d05499856))
+  (segment (start 86.135 83.439) (end 86.135 79.756) (width 0.254) (layer "B.Cu") (net 43) (tstamp 3bbe0ec7-72a2-4f7d-af0c-6641972c5a38))
+  (segment (start 74.488 82.296) (end 77.028 84.836) (width 0.254) (layer "B.Cu") (net 43) (tstamp 4006e531-a69a-413a-b85f-494a3ff8eb59))
+  (segment (start 81.182 84.836) (end 84.738 84.836) (width 0.254) (layer "B.Cu") (net 43) (tstamp 45e3fde1-eb5c-473a-b038-4c5675f3ac40))
+  (segment (start 86.135 79.756) (end 84.738 78.359) (width 0.254) (layer "B.Cu") (net 43) (tstamp e8ff8f9a-35b2-430d-82d5-0f25d81f1494))
+  (segment (start 84.738 84.836) (end 86.135 83.439) (width 0.254) (layer "B.Cu") (net 43) (tstamp f0cbe22b-98c1-47bd-b5bb-689f10208c05))
+  (segment (start 74.488 78.928) (end 73.533 79.883) (width 0.254) (layer "F.Cu") (net 44) (tstamp 0fc9783e-81a4-40fc-9f56-92f17aa421e1))
+  (segment (start 73.533 79.883) (end 73.533 82.296) (width 0.254) (layer "F.Cu") (net 44) (tstamp 22c22278-3f09-4115-9d34-af86b4543c52))
+  (segment (start 83.987 75.114) (end 84.795 75.114) (width 0.254) (layer "F.Cu") (net 44) (tstamp 8e38d397-4ef5-43e6-ba24-84b2ecdbbb01))
+  (segment (start 82.187 85.655) (end 81.252 85.655) (width 0.254) (layer "F.Cu") (net 44) (tstamp 9c34cb74-24da-4d29-8be6-dc1587330ef7))
+  (segment (start 73.533 82.296) (end 73.533 84.012) (width 0.254) (layer "F.Cu") (net 44) (tstamp ae80106e-f26c-43b8-b092-aa834ea635e8))
+  (segment (start 84.992 76.454) (end 84.738 76.708) (width 0.254) (layer "F.Cu") (net 44) (tstamp af4c54e0-7187-43f1-84cc-f70b1d34ac00))
+  (segment (start 83.862 76.708) (end 84.738 76.708) (width 0.254) (layer "F.Cu") (net 44) (tstamp b2535f17-5274-4063-9215-e66453b683dd))
+  (segment (start 81.252 85.655) (end 81.182 85.725) (width 0.254) (layer "F.Cu") (net 44) (tstamp b8922862-61f1-4722-85b3-e324a056cc8f))
+  (segment (start 84.795 75.114) (end 84.992 75.311) (width 0.254) (layer "F.Cu") (net 44) (tstamp ba6c1649-5854-4ca8-80e3-be5d80025268))
+  (segment (start 74.488 78.4915) (end 74.488 78.928) (width 0.254) (layer "F.Cu") (net 44) (tstamp e3c22910-f6b5-40c3-a175-96b5cca5493a))
+  (segment (start 84.992 75.311) (end 84.992 76.454) (width 0.254) (layer "F.Cu") (net 44) (tstamp f6189d9d-b126-417f-81d0-7873a373ee0e))
+  (via (at 81.182 85.725) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 44) (tstamp 53e7b77f-5be2-441d-b6db-6ebc3cdc3fb3))
+  (via (at 84.738 76.708) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 44) (tstamp 8bb3c466-7ab7-4b56-84bc-b8db13a19a38))
+  (via (at 73.533 82.296) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 44) (tstamp dfbf94b8-205b-4dae-ab77-a563bf7f0187))
+  (segment (start 73.533 82.296) (end 76.962 85.725) (width 0.254) (layer "B.Cu") (net 44) (tstamp 12b228e7-b8a0-4405-8802-75e2a372305b))
+  (segment (start 76.962 85.725) (end 81.182 85.725) (width 0.254) (layer "B.Cu") (net 44) (tstamp 45746515-ae13-4144-900f-db34705a6c0e))
+  (segment (start 81.182 85.725) (end 84.738 85.725) (width 0.254) (layer "B.Cu") (net 44) (tstamp 4ad34b5b-7990-49d8-813a-a15db77d6369))
+  (segment (start 86.643 78.613) (end 84.738 76.708) (width 0.254) (layer "B.Cu") (net 44) (tstamp 7a051f9f-ea61-4ddb-8607-6bcaeb5a4461))
+  (segment (start 86.643 83.82) (end 86.643 78.613) (width 0.254) (layer "B.Cu") (net 44) (tstamp 9964a0ef-ca60-458d-b605-3a9b297c88a9))
+  (segment (start 84.738 85.725) (end 86.643 83.82) (width 0.254) (layer "B.Cu") (net 44) (tstamp bec548e7-77c2-4c4e-af07-b5e0256d4692))
+  (segment (start 73.533 90.678) (end 73.533 88.962) (width 0.254) (layer "F.Cu") (net 45) (tstamp 334b4534-fcb8-4e2c-9503-b0e4648b3c1a))
+  (segment (start 84.992 97.663) (end 84.992 96.52) (width 0.254) (layer "F.Cu") (net 45) (tstamp 4973cd33-f217-488a-b7f3-5e58d84b49bc))
+  (segment (start 84.795 97.86) (end 84.992 97.663) (width 0.254) (layer "F.Cu") (net 45) (tstamp 715cfcdf-1048-46f9-b473-b62190b0f271))
+  (segment (start 83.862 96.266) (end 84.738 96.266) (width 0.254) (layer "F.Cu") (net 45) (tstamp 840f75d5-b277-4c02-b9af-a0dda101dd68))
+  (segment (start 74.488 94.4825) (end 74.488 94.046) (width 0.254) (layer "F.Cu") (net 45) (tstamp 87a5a00a-5bcf-4be6-9485-605fd589dc18))
+  (segment (start 73.533 93.091) (end 73.533 90.678) (width 0.254) (layer "F.Cu") (net 45) (tstamp bbfb8a1d-59f7-4535-bf92-69e1978dc754))
+  (segment (start 74.488 94.046) (end 73.533 93.091) (width 0.254) (layer "F.Cu") (net 45) (tstamp c10d616b-6a4e-4d75-aa85-122c720604e2))
+  (segment (start 82.187 87.319) (end 81.252 87.319) (width 0.254) (layer "F.Cu") (net 45) (tstamp c576ab09-4def-4ef8-8c8f-f77815d99343))
+  (segment (start 84.992 96.52) (end 84.738 96.266) (width 0.254) (layer "F.Cu") (net 45) (tstamp db6a0149-76e4-4263-819d-ca6099f1810d))
+  (segment (start 81.252 87.319) (end 81.182 87.249) (width 0.254) (layer "F.Cu") (net 45) (tstamp e29da12f-46ae-4a1a-99ae-ce078aa62964))
+  (segment (start 83.987 97.86) (end 84.795 97.86) (width 0.254) (layer "F.Cu") (net 45) (tstamp f11b8440-368c-4920-9d3a-e180f74d791e))
+  (via (at 81.182 87.249) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 45) (tstamp bbdba325-2a99-4897-9a56-59518974407f))
+  (via (at 73.533 90.678) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 45) (tstamp d63e689c-ce12-4af7-89ef-e5b84f84f00d))
+  (via (at 84.738 96.266) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 45) (tstamp e5e39ac3-f779-4597-b9a2-718f0466f25b))
+  (segment (start 86.516 88.392) (end 85.373 87.249) (width 0.254) (layer "B.Cu") (net 45) (tstamp 0efdc6cb-e64a-4fa8-a145-e8b0d5e43cf9))
+  (segment (start 86.516 94.488) (end 86.516 88.392) (width 0.254) (layer "B.Cu") (net 45) (tstamp 6472d6e9-1d45-4c49-88c0-8444ffdb8226))
+  (segment (start 76.962 87.249) (end 73.533 90.678) (width 0.254) (layer "B.Cu") (net 45) (tstamp 8149d014-e8f2-4a6b-b188-2f92b950ad18))
+  (segment (start 84.738 96.266) (end 86.516 94.488) (width 0.254) (layer "B.Cu") (net 45) (tstamp 975069df-8f2d-479a-a7b2-ac8ee19e01eb))
+  (segment (start 76.962 87.249) (end 81.182 87.249) (width 0.254) (layer "B.Cu") (net 45) (tstamp daeae582-fae6-4ca7-a06f-8599810cde15))
+  (segment (start 85.373 87.249) (end 81.182 87.249) (width 0.254) (layer "B.Cu") (net 45) (tstamp ee6bc8e6-c5e4-4482-b67d-0db3ee237b61))
+  (segment (start 82.187 88.119) (end 81.201 88.119) (width 0.254) (layer "F.Cu") (net 46) (tstamp 033a57b2-a004-4dad-ba91-c0efd019cd51))
+  (segment (start 74.803 88.962) (end 74.803 90.297) (width 0.254) (layer "F.Cu") (net 46) (tstamp 164d2734-2aa6-4e05-864c-585fc6fe0a6a))
+  (segment (start 83.987 98.66) (end 85.011 98.66) (width 0.254) (layer "F.Cu") (net 46) (tstamp 2466a25b-5066-486b-a433-86eab9b7012a))
+  (segment (start 74.488 90.678) (end 74.488 92.2004) (width 0.254) (layer "F.Cu") (net 46) (tstamp 258bf4bd-459d-4fe4-855b-9a671d7a196e))
+  (segment (start 85.5 95.377) (end 84.738 94.615) (width 0.254) (layer "F.Cu") (net 46) (tstamp 37817e96-2c99-44b5-8dad-88dad663c8df))
+  (segment (start 74.803 90.297) (end 74.488 90.612) (width 0.254) (layer "F.Cu") (net 46) (tstamp 37c539a1-a1c4-45b8-8e79-3508a4a33125))
+  (segment (start 74.488 90.612) (end 74.488 90.678) (width 0.254) (layer "F.Cu") (net 46) (tstamp 3f4f4ad6-71d3-484f-9457-dc59c1028dbd))
+  (segment (start 81.201 88.119) (end 81.182 88.138) (width 0.254) (layer "F.Cu") (net 46) (tstamp 5faf75cc-e53a-42ab-885d-b202e0290a99))
+  (segment (start 85.011 98.66) (end 85.5 98.171) (width 0.254) (layer "F.Cu") (net 46) (tstamp 724a2857-4d57-4b1b-9132-5322d02e6b85))
+  (segment (start 83.862 94.615) (end 84.738 94.615) (width 0.254) (layer "F.Cu") (net 46) (tstamp 9bd4d6be-0444-436d-bb1f-d41838d362aa))
+  (segment (start 85.5 98.171) (end 85.5 95.377) (width 0.254) (layer "F.Cu") (net 46) (tstamp c411a2b3-e438-412c-9440-7f80bed27a75))
+  (via (at 81.182 88.138) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 46) (tstamp 3b09f5dc-a016-45b1-831b-8899f26ad20c))
+  (via (at 84.738 94.615) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 46) (tstamp 658af26f-47e3-4a23-9458-3f3b377ca999))
+  (via (at 74.488 90.678) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 46) (tstamp 8031cf84-6c72-431c-99b3-fc5e9cd6cb56))
+  (segment (start 84.992 88.138) (end 86.008 89.154) (width 0.254) (layer "B.Cu") (net 46) (tstamp 20780750-ef8f-4849-a60c-bd3bdf650942))
+  (segment (start 77.028 88.138) (end 81.182 88.138) (width 0.254) (layer "B.Cu") (net 46) (tstamp 269650af-26ae-4f42-8e54-3148f9e2b674))
+  (segment (start 86.008 93.345) (end 84.738 94.615) (width 0.254) (layer "B.Cu") (net 46) (tstamp 52995c8b-70d7-4767-abf4-35f4b7808d99))
+  (segment (start 81.182 88.138) (end 84.992 88.138) (width 0.254) (layer "B.Cu") (net 46) (tstamp 70ba4e8d-dc12-4215-a5a4-3cfe7417bc76))
+  (segment (start 86.008 89.154) (end 86.008 93.345) (width 0.254) (layer "B.Cu") (net 46) (tstamp 745f8b10-ccf1-4ca0-83c0-8717aad00992))
+  (segment (start 77.028 88.138) (end 74.488 90.678) (width 0.254) (layer "B.Cu") (net 46) (tstamp da4ddcec-8102-4457-84a0-a7e94bb682ff))
+  (segment (start 85.3476 94.3356) (end 86.008 94.996) (width 0.254) (layer "F.Cu") (net 47) (tstamp 309c9e1a-1a95-4cd7-84e8-2ad46ad41960))
+  (segment (start 82.187 88.919) (end 81.29 88.919) (width 0.254) (layer "F.Cu") (net 47) (tstamp 4b3ad979-4a51-4a01-894f-2c79d30ec7df))
+  (segment (start 83.862 92.964) (end 84.738 92.964) (width 0.254) (layer "F.Cu") (net 47) (tstamp 4fe6ab15-a45a-44c3-ac09-cc51153739b2))
+  (segment (start 85.3476 93.5736) (end 85.3476 94.3356) (width 0.254) (layer "F.Cu") (net 47) (tstamp 89dcd109-f5d9-4091-914f-4e651fef410e))
+  (segment (start 85.227 99.46) (end 83.987 99.46) (width 0.254) (layer "F.Cu") (net 47) (tstamp a9ae1364-b8f9-4d7f-b6e9-501cec1b6d31))
+  (segment (start 81.29 88.919) (end 81.182 89.027) (width 0.254) (layer "F.Cu") (net 47) (tstamp afa617fc-2f9d-4421-a55a-cdaa626afa56))
+  (segment (start 86.008 98.679) (end 85.227 99.46) (width 0.254) (layer "F.Cu") (net 47) (tstamp b04e14bc-5b77-40c9-b8db-5b4d8ff22e8f))
+  (segment (start 76.388 92.2004) (end 76.388 90.678) (width 0.254) (layer "F.Cu") (net 47) (tstamp cd497bfb-25f7-458e-8641-468d5de4317e))
+  (segment (start 76.388 90.678) (end 76.073 90.363) (width 0.254) (layer "F.Cu") (net 47) (tstamp e08743ea-4f15-4bb5-85d7-1c93e301e57c))
+  (segment (start 84.738 92.964) (end 85.3476 93.5736) (width 0.254) (layer "F.Cu") (net 47) (tstamp f3a8ba97-5229-4b43-b4be-48af8f2f1978))
+  (segment (start 76.073 90.363) (end 76.073 88.962) (width 0.254) (layer "F.Cu") (net 47) (tstamp f5835f11-9f49-403a-a26b-a165b4ce2e56))
+  (segment (start 86.008 94.996) (end 86.008 98.679) (width 0.254) (layer "F.Cu") (net 47) (tstamp fcde6c23-80b9-4211-85a7-d03e6dc47a46))
+  (via (at 84.738 92.964) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 47) (tstamp 1d9b75a9-4dc2-4e63-bca4-1625c57c9d7b))
+  (via (at 81.182 89.027) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 47) (tstamp 6785538e-9aed-4144-87af-849329827481))
+  (via (at 76.388 90.678) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 47) (tstamp be6d6c02-4aad-4ec1-94b2-1b187f6a4f0d))
+  (segment (start 78.039 89.027) (end 81.534 89.027) (width 0.254) (layer "B.Cu") (net 47) (tstamp 331c2003-40f0-4421-95c2-96f3e08cc212))
+  (segment (start 76.388 90.678) (end 78.039 89.027) (width 0.254) (layer "B.Cu") (net 47) (tstamp 5902b595-9ab7-4b2d-876c-0f54c9ae8bf8))
+  (segment (start 85.5 92.202) (end 84.738 92.964) (width 0.254) (layer "B.Cu") (net 47) (tstamp 89edf677-c267-44c4-add9-598b84593d3f))
+  (segment (start 85.5 89.7255) (end 85.5 92.202) (width 0.254) (layer "B.Cu") (net 47) (tstamp a34ab835-44cd-4956-b3cf-f67a7fe1d45f))
+  (segment (start 81.182 89.027) (end 81.534 89.027) (width 0.254) (layer "B.Cu") (net 47) (tstamp a762c3c2-0a3b-4963-8d5a-b1ea43269292))
+  (segment (start 81.534 89.027) (end 84.8015 89.027) (width 0.254) (layer "B.Cu") (net 47) (tstamp aaae146c-282e-412f-8018-6db18651aff5))
+  (segment (start 84.8015 89.027) (end 85.5 89.7255) (width 0.254) (layer "B.Cu") (net 47) (tstamp d75e36d2-c0b7-4143-a412-4c1ee8394dcf))
+  (segment (start 83.862 91.313) (end 84.738 91.313) (width 0.254) (layer "F.Cu") (net 48) (tstamp 03d2ef1d-2048-4d83-bc7a-ed1b15c212f6))
+  (segment (start 86.516 94.742) (end 86.516 99.187) (width 0.254) (layer "F.Cu") (net 48) (tstamp 06e4b67b-eb38-404b-b6b4-e066dee4f9e2))
+  (segment (start 85.5 92.725875) (end 85.873062 93.098938) (width 0.254) (layer "F.Cu") (net 48) (tstamp 132263e9-063b-4db4-9a14-5855647a2c25))
+  (segment (start 77.343 93.091) (end 76.388 94.046) (width 0.254) (layer "F.Cu") (net 48) (tstamp 3455e6f5-f296-4b08-b654-303b9f291e5a))
+  (segment (start 85.873062 93.098938) (end 85.873062 94.099062) (width 0.254) (layer "F.Cu") (net 48) (tstamp 3533ee14-c97b-41d4-8d4e-40d2b710484c))
+  (segment (start 85.873062 94.099062) (end 86.516 94.742) (width 0.254) (layer "F.Cu") (net 48) (tstamp 3c26f520-86e8-4e94-bbcf-df5b3ad8e422))
+  (segment (start 76.388 94.046) (end 76.388 94.4825) (width 0.254) (layer "F.Cu") (net 48) (tstamp 683ab5cb-64e1-4354-ab5d-60fbc84493aa))
+  (segment (start 77.343 90.678) (end 77.343 93.091) (width 0.254) (layer "F.Cu") (net 48) (tstamp 6845b85b-748e-4f13-8a5e-50648093fc4c))
+  (segment (start 82.187 89.719) (end 81.379 89.719) (width 0.254) (layer "F.Cu") (net 48) (tstamp 6acf7293-236f-4d38-9081-f9d8849960f0))
+  (segment (start 85.443 100.26) (end 83.987 100.26) (width 0.254) (layer "F.Cu") (net 48) (tstamp 86745043-6cc9-405c-a9a8-f8c5b7b1c285))
+  (segment (start 77.343 88.962) (end 77.343 90.678) (width 0.254) (layer "F.Cu") (net 48) (tstamp 998538c8-cd07-4113-9cbf-3885154d90ef))
+  (segment (start 81.379 89.719) (end 81.182 89.916) (width 0.254) (layer "F.Cu") (net 48) (tstamp be63b9da-ceaa-4fe3-9f60-0927d1fb0a80))
+  (segment (start 85.5 92.075) (end 85.5 92.725875) (width 0.254) (layer "F.Cu") (net 48) (tstamp c23e9ce6-c11c-4527-94a0-44e7f0ef068b))
+  (segment (start 86.516 99.187) (end 85.443 100.26) (width 0.254) (layer "F.Cu") (net 48) (tstamp e9a4990a-1af1-4880-800b-601a6e9160c2))
+  (segment (start 84.738 91.313) (end 85.5 92.075) (width 0.254) (layer "F.Cu") (net 48) (tstamp f0a7a5ec-5416-4782-8fa8-21a56658bced))
+  (via (at 81.182 89.916) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 48) (tstamp 814931ae-0f78-4ca5-84c5-d478fefc13c2))
+  (via (at 84.738 91.313) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 48) (tstamp bc27e994-48b4-41b2-a46a-9fcb9b0539ca))
+  (via (at 77.343 90.678) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 48) (tstamp fe747ca1-8209-4864-bc63-fb5de5ae8f87))
+  (segment (start 84.992 91.059) (end 84.738 91.313) (width 0.254) (layer "B.Cu") (net 48) (tstamp 01a9f7f2-1b3b-443a-925f-55faa3718259))
+  (segment (start 81.182 89.916) (end 84.611 89.916) (width 0.254) (layer "B.Cu") (net 48) (tstamp 06d56fc2-4c27-47a0-9c9c-836d3f915e4b))
+  (segment (start 84.992 90.297) (end 84.992 91.059) (width 0.254) (layer "B.Cu") (net 48) (tstamp 15609e48-9d47-4945-bbe9-c2e130825a14))
+  (segment (start 84.611 89.916) (end 84.992 90.297) (width 0.254) (layer "B.Cu") (net 48) (tstamp 19ff456f-fb01-44bf-9436-7f880cf9f89b))
+  (segment (start 78.105 89.916) (end 77.343 90.678) (width 0.254) (layer "B.Cu") (net 48) (tstamp 482181f9-c212-4b14-bac1-d1c911516b99))
+  (segment (start 78.105 89.916) (end 81.182 89.916) (width 0.254) (layer "B.Cu") (net 48) (tstamp 54822920-98bc-45f9-b183-551d000b82d8))
+  (segment (start 70.993 92.23) (end 70.993 88.962) (width 0.254) (layer "F.Cu") (net 49) (tstamp 4db31a95-92ac-483f-800c-04709b168da2))
+  (segment (start 62.637 97.642) (end 62.637 95.605) (width 0.254) (layer "F.Cu") (net 49) (tstamp fe8d3860-f928-4aa8-ace8-c47900cb1e7c))
+  (segment (start 62.637 95.605) (end 62.992 95.25) (width 0.254) (layer "F.Cu") (net 49) (tstamp fef63054-9cec-40a3-869c-d85840df538c))
+  (via (at 70.993 91.186) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 49) (tstamp 4d5fdac8-0758-4805-a449-8ef9bf042a5e))
+  (via (at 62.992 95.25) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 49) (tstamp cc6d9f11-e541-47f7-8410-972cfa6fbf8a))
+  (segment (start 63.627 94.615) (end 66.04 94.615) (width 0.254) (layer "B.Cu") (net 49) (tstamp 83cf6c93-5b48-4b0d-a22d-c813f77071a1))
+  (segment (start 69.469 91.186) (end 70.993 91.186) (width 0.254) (layer "B.Cu") (net 49) (tstamp 9627c5e1-aca5-409d-bab9-284088eaef9b))
+  (segment (start 62.992 95.25) (end 63.627 94.615) (width 0.254) (layer "B.Cu") (net 49) (tstamp db0c9a4e-5c26-41b0-8313-914a6721fd33))
+  (segment (start 66.04 94.615) (end 69.469 91.186) (width 0.254) (layer "B.Cu") (net 49) (tstamp f8a58984-e721-4d21-97fe-154d234f1bce))
+  (segment (start 61.976 94.107) (end 61.337 94.746) (width 0.254) (layer "F.Cu") (net 50) (tstamp 2f1b7e95-b56d-43f0-b717-f36eddfeb739))
+  (segment (start 72.263 92.23) (end 72.263 88.962) (width 0.254) (layer "F.Cu") (net 50) (tstamp 30ef0060-87fb-45c3-8b3f-1aab2dda1959))
+  (segment (start 61.337 94.746) (end 61.337 97.642) (width 0.254) (layer "F.Cu") (net 50) (tstamp d3a62b83-d71a-4ba5-9838-37b4462b84fb))
+  (via (at 61.976 94.107) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 50) (tstamp 0bed3e25-dea7-4639-83fb-ae40736b265f))
+  (via (at 72.263 90.424) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 50) (tstamp 23ba784d-bd15-4a90-b93f-a28d935b2d6c))
+  (segment (start 65.786 94.107) (end 69.469 90.424) (width 0.254) (layer "B.Cu") (net 50) (tstamp 24aaa6dd-0ada-44ab-8bc5-812eefb320cb))
+  (segment (start 69.469 90.424) (end 72.263 90.424) (width 0.254) (layer "B.Cu") (net 50) (tstamp 9770b786-0a52-4f84-81e7-20db7ac5fe89))
+  (segment (start 61.976 94.107) (end 65.786 94.107) (width 0.254) (layer "B.Cu") (net 50) (tstamp c89d81da-f46c-4885-82ac-01df2d710f23))
+  (segment (start 47.739 111.834) (end 47.752 111.821) (width 0.508) (layer "F.Cu") (net 51) (tstamp 08f8ab13-df8f-44c8-96b0-a9bf7e7d3bbd))
+  (segment (start 47.739 113.538) (end 47.739 111.834) (width 0.508) (layer "F.Cu") (net 51) (tstamp 9ff59349-6607-4a1b-aa73-51886c8e0913))
+  (segment (start 49.289 113.538) (end 49.289 112.789) (width 0.508) (layer "F.Cu") (net 52) (tstamp 222cf42c-80bf-4d32-8192-e0b29e8588fd))
+  (segment (start 49.337 109.921) (end 50.1595 109.921) (width 0.508) (layer "F.Cu") (net 52) (tstamp 34203c5e-a9ff-46c5-9585-acae951f2721))
+  (segment (start 49.022 112.522) (end 49.022 110.236) (width 0.508) (layer "F.Cu") (net 52) (tstamp 4f5115a1-0388-4f6a-9b2b-0a78e0e5eafb))
+  (segment (start 49.289 112.789) (end 49.022 112.522) (width 0.508) (layer "F.Cu") (net 52) (tstamp 8290f27f-5a4b-4a59-ad08-cfb52e86b329))
+  (segment (start 49.022 110.236) (end 49.337 109.921) (width 0.508) (layer "F.Cu") (net 52) (tstamp 8c20ff5f-7be3-4d2a-8ad0-c292ee10ab3e))
+  (segment (start 69.215 30.734) (end 72.39 30.734) (width 0.508) (layer "F.Cu") (net 53) (tstamp 1b76fb98-c53f-482b-9118-a62bfc9eb3d8))
+  (segment (start 78.72 30.099) (end 75.565 30.099) (width 0.508) (layer "F.Cu") (net 53) (tstamp 4177e2cd-91ca-4cba-8ecc-21c20b72b5f5))
+  (segment (start 72.39 30.734) (end 73.406 30.734) (width 0.508) (layer "F.Cu") (net 53) (tstamp 455c98b9-0060-45e2-8cd9-205604e68218))
+  (segment (start 68.55 27.488) (end 68.55 30.069) (width 0.508) (layer "F.Cu") (net 53) (tstamp 45e3e20d-d3d8-4a53-a9b5-f1bef24f8c42))
+  (segment (start 74.93 30.734) (end 73.406 30.734) (width 0.508) (layer "F.Cu") (net 53) (tstamp 6d742b3a-7443-418f-884c-7b435a5caa6c))
+  (segment (start 68.55 30.069) (end 69.215 30.734) (width 0.508) (layer "F.Cu") (net 53) (tstamp 93241985-aaff-4b85-93f0-ce5b30b3071e))
+  (segment (start 80.01 36.4036) (end 80.01 31.389) (width 0.508) (layer "F.Cu") (net 53) (tstamp 961e8b75-dd43-4fe3-8a76-2e456171526c))
+  (segment (start 75.565 30.099) (end 74.93 30.734) (width 0.508) (layer "F.Cu") (net 53) (tstamp 974ae28a-b34a-4bbc-80a5-cfbda93e9685))
+  (segment (start 73.45 27.488) (end 73.45 30.69) (width 0.508) (layer "F.Cu") (net 53) (tstamp b240750f-b6c0-4def-93b8-4f20372323c8))
+  (segment (start 72.403 30.747) (end 72.39 30.734) (width 0.508) (layer "F.Cu") (net 53) (tstamp cb4642c5-1c1f-49b6-a5c6-656841cc7cbd))
+  (segment (start 73.45 30.69) (end 73.406 30.734) (width 0.508) (layer "F.Cu") (net 53) (tstamp dda08fea-0d8d-4f09-9be3-2ce6212bc33c))
+  (segment (start 79.4312 36.9824) (end 80.01 36.4036) (width 0.508) (layer "F.Cu") (net 53) (tstamp ebb69c27-a3cd-46c0-ab7e-eb100f3f2efe))
+  (segment (start 80.01 31.389) (end 78.72 30.099) (width 0.508) (layer "F.Cu") (net 53) (tstamp f8196305-a031-48f9-8316-867d8924eaf9))
+  (segment (start 72.403 32.131) (end 72.403 30.747) (width 0.508) (layer "F.Cu") (net 53) (tstamp fc1a435f-6b1f-47aa-a7e7-c1c020992f9d))
+  (segment (start 50.673 36.259) (end 49.701 36.259) (width 0.508) (layer "F.Cu") (net 54) (tstamp 2591d2af-cf06-432c-a6f0-897a91227cc9))
+  (segment (start 49.701 36.259) (end 48.768 35.326) (width 0.508) (layer "F.Cu") (net 54) (tstamp 51d62a2d-855f-43f6-a23e-fe75f62407a1))
+  (segment (start 48.768 39.116) (end 48.768 37.826) (width 0.508) (layer "F.Cu") (net 55) (tstamp 3d14af64-ba98-4d6b-a5bf-efd0ccddae1b))
+  (segment (start 46.926 36.195) (end 46.926 37.846) (width 0.508) (layer "F.Cu") (net 55) (tstamp 52726553-bdb8-4b2b-adcd-915ba84bde54))
+  (segment (start 48.387 39.497) (end 48.768 39.116) (width 0.508) (layer "F.Cu") (net 55) (tstamp 5df28513-ad65-4def-981c-57a0e6c2d99e))
+  (segment (start 48.768 37.826) (end 46.946 37.826) (width 0.508) (layer "F.Cu") (net 55) (tstamp 9c4ab704-f9b4-4340-8c03-6f47adfb30ae))
+  (segment (start 46.946 37.826) (end 46.926 37.846) (width 0.508) (layer "F.Cu") (net 55) (tstamp aa67f3ad-91b1-4e1d-afe6-90aa90149a30))
+  (segment (start 46.547 39.497) (end 48.387 39.497) (width 0.508) (layer "F.Cu") (net 55) (tstamp c4d2ee63-6a45-4c7a-9a06-4e947ad710ec))
+  (segment (start 49.701 50.355) (end 50.673 50.355) (width 0.508) (layer "F.Cu") (net 56) (tstamp 4c4c3c92-3bf0-4706-9344-cf4b69406f85))
+  (segment (start 48.768 51.288) (end 49.701 50.355) (width 0.508) (layer "F.Cu") (net 56) (tstamp be33a07b-f6de-4721-8c9b-ede389acdb6c))
+  (segment (start 46.946 48.788) (end 46.926 48.768) (width 0.508) (layer "F.Cu") (net 57) (tstamp 34a1827a-9136-48b9-923c-72403e2ddce3))
+  (segment (start 48.768 47.498) (end 48.768 48.788) (width 0.508) (layer "F.Cu") (net 57) (tstamp 43e60e52-a318-4b8e-b71f-79a14339a30b))
+  (segment (start 48.387 47.117) (end 48.768 47.498) (width 0.508) (layer "F.Cu") (net 57) (tstamp 466f06bf-42fc-44f1-a0cc-8a168d7a8723))
+  (segment (start 46.926 50.419) (end 46.926 48.768) (width 0.508) (layer "F.Cu") (net 57) (tstamp 7ac23a80-9393-4911-aa64-38a92f5cb245))
+  (segment (start 46.547 47.117) (end 48.387 47.117) (width 0.508) (layer "F.Cu") (net 57) (tstamp fcf57cfc-5e5c-4a86-9c06-8ae182f7b1fb))
+  (segment (start 48.768 48.788) (end 46.946 48.788) (width 0.508) (layer "F.Cu") (net 57) (tstamp fe7d3af3-1027-483a-b9f0-50cb6a205e41))
+  (segment (start 49.701 54.039) (end 48.768 53.106) (width 0.508) (layer "F.Cu") (net 58) (tstamp 0d2fa609-954e-4efd-8279-4fdf22943d4c))
+  (segment (start 50.673 54.039) (end 49.701 54.039) (width 0.508) (layer "F.Cu") (net 58) (tstamp b113396b-259b-489c-afad-0662d23d2a97))
+  (segment (start 48.387 57.277) (end 48.768 56.896) (width 0.508) (layer "F.Cu") (net 59) (tstamp 0a9df130-b8ac-42cf-818f-9b487a206d90))
+  (segment (start 46.946 55.606) (end 46.926 55.626) (width 0.508) (layer "F.Cu") (net 59) (tstamp 3d4576e4-c97d-46fd-8df9-e2e2834313ad))
+  (segment (start 46.926 53.975) (end 46.926 55.626) (width 0.508) (layer "F.Cu") (net 59) (tstamp 43c39e61-dd4d-49a1-b349-53b3e48f2d08))
+  (segment (start 46.547 57.277) (end 48.387 57.277) (width 0.508) (layer "F.Cu") (net 59) (tstamp 4f2a75eb-d1d7-4d8c-a9c4-de352e0e667e))
+  (segment (start 48.768 55.606) (end 46.946 55.606) (width 0.508) (layer "F.Cu") (net 59) (tstamp 5a3b8522-888e-433a-ab26-6b14c6364525))
+  (segment (start 48.768 56.896) (end 48.768 55.606) (width 0.508) (layer "F.Cu") (net 59) (tstamp 8f34caed-5bc7-474a-b5ee-7de534f14e08))
+  (segment (start 48.768 69.068) (end 49.701 68.135) (width 0.508) (layer "F.Cu") (net 60) (tstamp 2d84dd68-a11c-4401-bd9b-4c3341561ff3))
+  (segment (start 49.701 68.135) (end 50.673 68.135) (width 0.508) (layer "F.Cu") (net 60) (tstamp 412e7750-b4cd-441e-a33a-7ebb110f9990))
+  (segment (start 48.387 64.897) (end 48.768 65.278) (width 0.508) (layer "F.Cu") (net 61) (tstamp 12668a4f-6fdb-4a33-b9b3-ba8ff49e9d72))
+  (segment (start 46.547 64.897) (end 48.387 64.897) (width 0.508) (layer "F.Cu") (net 61) (tstamp 77f98334-274a-443e-9dfb-79b2da06355b))
+  (segment (start 46.946 66.568) (end 46.926 66.548) (width 0.508) (layer "F.Cu") (net 61) (tstamp 8cd5c663-a7c6-4e9c-8e8d-b40a5dd804e9))
+  (segment (start 46.926 68.199) (end 46.926 66.548) (width 0.508) (layer "F.Cu") (net 61) (tstamp 9123055f-537b-4854-9f03-20013d6c3224))
+  (segment (start 48.768 65.278) (end 48.768 66.568) (width 0.508) (layer "F.Cu") (net 61) (tstamp cdb9010c-dfdd-4855-b2c1-309e3839a519))
+  (segment (start 48.768 66.568) (end 46.946 66.568) (width 0.508) (layer "F.Cu") (net 61) (tstamp e8675c70-298e-4668-92e2-a58952511211))
+  (segment (start 56.241 40.533) (end 55.943 40.831) (width 0.508) (layer "F.Cu") (net 62) (tstamp 3d4bf4a3-a566-41ff-b781-9fe35b92b9d0))
+  (segment (start 55.817 37.909) (end 57.467 36.259) (width 0.508) (layer "F.Cu") (net 62) (tstamp 8cba5090-3809-4796-9536-731c36597cc1))
+  (segment (start 56.241 39.096) (end 56.241 39.751) (width 0.508) (layer "F.Cu") (net 62) (tstamp 91083291-ed86-44fb-beed-79d42c03fb9b))
+  (segment (start 57.467 36.259) (end 57.912 36.259) (width 0.508) (layer "F.Cu") (net 62) (tstamp a3d022f6-9472-4043-9f56-520ca103994c))
+  (segment (start 55.626 37.909) (end 55.817 37.909) (width 0.508) (layer "F.Cu") (net 62) (tstamp a5c1538a-fb21-4bf9-a9cf-8059a8311f54))
+  (segment (start 55.626 38.481) (end 56.241 39.096) (width 0.508) (layer "F.Cu") (net 62) (tstamp b4ed7b74-3b2b-40ea-b1e2-e06cd034d2d1))
+  (segment (start 56.241 39.751) (end 56.241 40.533) (width 0.508) (layer "F.Cu") (net 62) (tstamp b7159c87-2f73-4ccf-ae8f-90c89c897f94))
+  (segment (start 55.626 37.909) (end 55.626 38.481) (width 0.508) (layer "F.Cu") (net 62) (tstamp ce049052-ffe3-4d76-83f7-688a50afebfc))
+  (segment (start 55.943 40.831) (end 55.943 41.656) (width 0.508) (layer "F.Cu") (net 62) (tstamp d4c974fd-c0d0-45a7-8533-807fddefd865))
+  (segment (start 51.497 39.497) (end 52.832 39.497) (width 0.508) (layer "F.Cu") (net 63) (tstamp 20570d71-edb4-48d9-a4df-b714ff0bd7ab))
+  (segment (start 53.741 39.751) (end 53.086 39.751) (width 0.508) (layer "F.Cu") (net 63) (tstamp b7e4e4a4-7e14-4655-9d37-5fc2f5873c9f))
+  (segment (start 53.086 39.751) (end 52.832 39.497) (width 0.508) (layer "F.Cu") (net 63) (tstamp bf691ae4-e938-4ed6-95b9-5092d084eb23))
+  (segment (start 56.241 47.518) (end 56.241 46.863) (width 0.508) (layer "F.Cu") (net 64) (tstamp 2618c7c0-4327-471c-8c12-b04729f07fc2))
+  (segment (start 57.594 50.355) (end 57.912 50.355) (width 0.508) (layer "F.Cu") (net 64) (tstamp 2992c88a-99f5-4186-9fea-604ac06183c2))
+  (segment (start 56.241 46.081) (end 55.943 45.783) (width 0.508) (layer "F.Cu") (net 64) (tstamp 3f9a97f2-c29d-46c6-bd22-4cee90ac285c))
+  (segment (start 55.626 48.705) (end 55.944 48.705) (width 0.508) (layer "F.Cu") (net 64) (tstamp 5eb824a8-2bd0-4356-b844-8f7c42e2c66b))
+  (segment (start 56.241 46.863) (end 56.241 46.081) (width 0.508) (layer "F.Cu") (net 64) (tstamp 6d4d852f-66b0-4044-8f8a-81e5c7f38314))
+  (segment (start 55.944 48.705) (end 57.594 50.355) (width 0.508) (layer "F.Cu") (net 64) (tstamp c5037f80-e1fa-4ebd-89c5-e445de6a19c4))
+  (segment (start 55.943 45.783) (end 55.943 44.958) (width 0.508) (layer "F.Cu") (net 64) (tstamp d39609e7-5c25-471e-b764-80d033adec02))
+  (segment (start 55.626 48.133) (end 56.241 47.518) (width 0.508) (layer "F.Cu") (net 64) (tstamp f655e31a-fd93-49ef-8f90-4ebc229f7155))
+  (segment (start 55.626 48.705) (end 55.626 48.133) (width 0.508) (layer "F.Cu") (net 64) (tstamp f785231a-3287-407d-964e-51bb69bf407c))
+  (segment (start 53.086 46.863) (end 52.832 47.117) (width 0.508) (layer "F.Cu") (net 65) (tstamp 5b2ddff1-c97a-4dd0-bc84-46fedc80a6c4))
+  (segment (start 53.741 46.863) (end 53.086 46.863) (width 0.508) (layer "F.Cu") (net 65) (tstamp a05c2020-8daa-4ae5-94e7-6d5a5e4dd36e))
+  (segment (start 51.497 47.117) (end 52.832 47.117) (width 0.508) (layer "F.Cu") (net 65) (tstamp bbf9ffcb-f98f-4367-9d20-4dab39268501))
+  (segment (start 55.943 58.611) (end 55.943 59.436) (width 0.508) (layer "F.Cu") (net 66) (tstamp 5f72575c-53c7-40d8-9487-3af884d3cc12))
+  (segment (start 56.241 56.876) (end 56.241 57.531) (width 0.508) (layer "F.Cu") (net 66) (tstamp 70a813e6-f8be-47a6-a1af-289dd1bbf06d))
+  (segment (start 55.626 55.689) (end 55.817 55.689) (width 0.508) (layer "F.Cu") (net 66) (tstamp 71bce786-4a26-46e5-a636-33c73a9705c6))
+  (segment (start 56.241 57.531) (end 56.241 58.313) (width 0.508) (layer "F.Cu") (net 66) (tstamp 74b98794-2a4a-4be8-82bc-6da9661fe838))
+  (segment (start 55.626 56.261) (end 56.241 56.876) (width 0.508) (layer "F.Cu") (net 66) (tstamp 7a70cfb4-87f3-44da-ad6a-cab414a9b920))
+  (segment (start 56.241 58.313) (end 55.943 58.611) (width 0.508) (layer "F.Cu") (net 66) (tstamp 99391bb4-794d-4a81-924d-ab598c7bd37d))
+  (segment (start 55.626 55.689) (end 55.626 56.261) (width 0.508) (layer "F.Cu") (net 66) (tstamp 9b04c9d3-42be-49a9-bd36-d54e6086177e))
+  (segment (start 55.817 55.689) (end 57.467 54.039) (width 0.508) (layer "F.Cu") (net 66) (tstamp a1f7fe85-9dcf-40c5-aeb1-9cadf6b7b6d8))
+  (segment (start 57.467 54.039) (end 57.912 54.039) (width 0.508) (layer "F.Cu") (net 66) (tstamp ec6435c2-a647-4e25-84c4-7d3e9500e36e))
+  (segment (start 52.705 57.277) (end 52.959 57.531) (width 0.508) (layer "F.Cu") (net 67) (tstamp 1db20dc4-4322-4ab4-9ad6-11ce157ee2ff))
+  (segment (start 51.497 57.277) (end 52.705 57.277) (width 0.508) (layer "F.Cu") (net 67) (tstamp 7cad6f88-01de-48a0-80fe-09fc80265668))
+  (segment (start 52.959 57.531) (end 53.741 57.531) (width 0.508) (layer "F.Cu") (net 67) (tstamp a3edb5cf-078c-4625-b961-53b4487e43ad))
+  (segment (start 55.944 66.485) (end 57.594 68.135) (width 0.508) (layer "F.Cu") (net 68) (tstamp 0a152fce-a4dd-439b-8318-e5809a02cbf0))
+  (segment (start 56.241 63.861) (end 55.943 63.563) (width 0.508) (layer "F.Cu") (net 68) (tstamp 0df4c20a-33bf-4bd3-8cae-8d8c77c3000b))
+  (segment (start 55.626 66.485) (end 55.626 65.913) (width 0.508) (layer "F.Cu") (net 68) (tstamp 1f18c2df-14e6-4ad5-b6d0-f6b2e1ba1990))
+  (segment (start 55.626 65.913) (end 56.241 65.298) (width 0.508) (layer "F.Cu") (net 68) (tstamp 40050c8e-3a27-465e-9ab9-4a3e4c230fbb))
+  (segment (start 56.241 65.298) (end 56.241 64.643) (width 0.508) (layer "F.Cu") (net 68) (tstamp 4f263e6d-13d9-4843-b8a9-361c1c76d391))
+  (segment (start 55.943 63.563) (end 55.943 62.738) (width 0.508) (layer "F.Cu") (net 68) (tstamp 588ef796-315f-4770-9195-49f4b5b24298))
+  (segment (start 55.626 66.485) (end 55.944 66.485) (width 0.508) (layer "F.Cu") (net 68) (tstamp 5d08f5fe-ad05-4c4d-a437-e356faa7fb72))
+  (segment (start 57.594 68.135) (end 57.912 68.135) (width 0.508) (layer "F.Cu") (net 68) (tstamp abcc583a-475a-40b3-a65c-c26c19615761))
+  (segment (start 56.241 64.643) (end 56.241 63.861) (width 0.508) (layer "F.Cu") (net 68) (tstamp e3eeb035-ce4c-4c19-9478-a84adf3c561f))
+  (segment (start 51.497 64.897) (end 52.705 64.897) (width 0.508) (layer "F.Cu") (net 69) (tstamp 146658ef-0e80-4ed5-9e82-ce783edec269))
+  (segment (start 52.959 64.643) (end 52.705 64.897) (width 0.508) (layer "F.Cu") (net 69) (tstamp 2ff2194d-4767-420e-977e-93e0f5dc540f))
+  (segment (start 53.741 64.643) (end 52.959 64.643) (width 0.508) (layer "F.Cu") (net 69) (tstamp e652c30a-f736-4adb-88c4-815d18e94955))
+  (segment (start 49.701 71.819) (end 48.768 70.886) (width 0.508) (layer "F.Cu") (net 70) (tstamp 64ee10a1-0d9c-49d2-80fc-2cd882fdd199))
+  (segment (start 50.673 71.819) (end 49.701 71.819) (width 0.508) (layer "F.Cu") (net 70) (tstamp f9d9ea89-1ca1-4e6f-81ce-c4b2101c7e03))
+  (segment (start 48.768 73.386) (end 46.946 73.386) (width 0.508) (layer "F.Cu") (net 71) (tstamp 69e79416-f3de-49ab-a596-22c2a56d8459))
+  (segment (start 48.387 75.057) (end 48.768 74.676) (width 0.508) (layer "F.Cu") (net 71) (tstamp 93c90a47-1bd7-4e37-90b2-d40d5f98d033))
+  (segment (start 46.926 71.755) (end 46.926 73.406) (width 0.508) (layer "F.Cu") (net 71) (tstamp c0dd72dc-2b57-40a4-9aa7-7afcf628c9cd))
+  (segment (start 48.768 74.676) (end 48.768 73.386) (width 0.508) (layer "F.Cu") (net 71) (tstamp d1554b11-99ca-4717-bf34-c500e877a9da))
+  (segment (start 46.547 75.057) (end 48.387 75.057) (width 0.508) (layer "F.Cu") (net 71) (tstamp da0d70fb-ba30-4f9a-8dcc-14556d56cc36))
+  (segment (start 46.946 73.386) (end 46.926 73.406) (width 0.508) (layer "F.Cu") (net 71) (tstamp ea166632-7a33-4ae5-a011-38f8e1d7e9f2))
+  (segment (start 49.701 85.915) (end 50.673 85.915) (width 0.508) (layer "F.Cu") (net 72) (tstamp 789d39d1-0111-48e2-87dc-b5749a460882))
+  (segment (start 48.768 86.848) (end 49.701 85.915) (width 0.508) (layer "F.Cu") (net 72) (tstamp 8aed0506-800b-4909-a516-a4b6219b0aa7))
+  (segment (start 48.768 83.058) (end 48.768 84.348) (width 0.508) (layer "F.Cu") (net 73) (tstamp 2b888def-5495-426e-90b2-79c3e63d0ab5))
+  (segment (start 48.768 84.348) (end 46.946 84.348) (width 0.508) (layer "F.Cu") (net 73) (tstamp 4a99acae-ab00-4aad-83df-fceac53bc22e))
+  (segment (start 46.547 82.677) (end 48.387 82.677) (width 0.508) (layer "F.Cu") (net 73) (tstamp 8d416e5b-2bc2-4025-9313-9bca2ba25969))
+  (segment (start 46.926 85.979) (end 46.926 84.328) (width 0.508) (layer "F.Cu") (net 73) (tstamp a371cf87-cdb1-4deb-b135-7d0f8a664684))
+  (segment (start 46.946 84.348) (end 46.926 84.328) (width 0.508) (layer "F.Cu") (net 73) (tstamp a567a0c0-9bfa-4649-aba6-40509d35d39f))
+  (segment (start 48.387 82.677) (end 48.768 83.058) (width 0.508) (layer "F.Cu") (net 73) (tstamp c6656b70-fcbb-46d0-a7d8-d16ff36b8082))
+  (segment (start 49.701 89.599) (end 48.768 88.666) (width 0.508) (layer "F.Cu") (net 74) (tstamp 1de84df9-3310-4726-8d7d-0cb8430b7e3e))
+  (segment (start 50.673 89.599) (end 49.701 89.599) (width 0.508) (layer "F.Cu") (net 74) (tstamp b1908869-5bb2-4d94-b52f-1fd06d4cc38d))
+  (segment (start 48.768 92.456) (end 48.768 91.166) (width 0.508) (layer "F.Cu") (net 75) (tstamp 4d187c9b-5701-40b6-b8a3-8e742b7a4a8b))
+  (segment (start 46.547 92.837) (end 48.387 92.837) (width 0.508) (layer "F.Cu") (net 75) (tstamp 50bb35e7-8c85-4a02-b974-e8f7406fecb1))
+  (segment (start 46.946 91.166) (end 46.926 91.186) (width 0.508) (layer "F.Cu") (net 75) (tstamp 5c8ec649-d879-4049-8c45-11df380bacbe))
+  (segment (start 46.926 89.535) (end 46.926 91.186) (width 0.508) (layer "F.Cu") (net 75) (tstamp 6303af14-ff38-48b3-9e61-9e8b6a05499e))
+  (segment (start 48.387 92.837) (end 48.768 92.456) (width 0.508) (layer "F.Cu") (net 75) (tstamp c3ab5854-a8ff-45b5-957e-6405b3e65203))
+  (segment (start 48.768 91.166) (end 46.946 91.166) (width 0.508) (layer "F.Cu") (net 75) (tstamp cc606f19-6c12-46da-a800-b6505726e359))
+  (segment (start 48.768 104.628) (end 49.701 103.695) (width 0.508) (layer "F.Cu") (net 76) (tstamp 8f357dd7-e788-45bc-b4e7-4c3a478714d4))
+  (segment (start 49.701 103.695) (end 50.673 103.695) (width 0.508) (layer "F.Cu") (net 76) (tstamp f6bbb85f-43b8-4a05-963a-79ad0e7a77ab))
+  (segment (start 46.547 100.457) (end 48.387 100.457) (width 0.508) (layer "F.Cu") (net 77) (tstamp 02fd4ee2-b649-4b95-8525-04ab627c1fd5))
+  (segment (start 46.946 102.128) (end 46.926 102.108) (width 0.508) (layer "F.Cu") (net 77) (tstamp 0b8dd979-3690-4065-af55-771b99236d9f))
+  (segment (start 48.768 100.838) (end 48.768 102.128) (width 0.508) (layer "F.Cu") (net 77) (tstamp 135d214a-18ad-4997-8d3a-79f20a6e5e79))
+  (segment (start 46.926 103.759) (end 46.926 102.108) (width 0.508) (layer "F.Cu") (net 77) (tstamp 14ceea97-dbd0-48ec-b6f1-a2ea81931c26))
+  (segment (start 48.387 100.457) (end 48.768 100.838) (width 0.508) (layer "F.Cu") (net 77) (tstamp 2f7776d5-b796-4581-9e7e-73d6edcc791a))
+  (segment (start 48.768 102.128) (end 46.946 102.128) (width 0.508) (layer "F.Cu") (net 77) (tstamp 44885f8d-344c-441b-9a50-d5b3ef249728))
+  (segment (start 56.241 74.656) (end 56.241 75.311) (width 0.508) (layer "F.Cu") (net 78) (tstamp 04a62b92-5824-4554-a9c3-830636aba7ee))
+  (segment (start 55.626 73.469) (end 55.817 73.469) (width 0.508) (layer "F.Cu") (net 78) (tstamp 0cbe668a-a84a-4ffd-a086-128b63b19929))
+  (segment (start 55.943 76.391) (end 55.943 77.216) (width 0.508) (layer "F.Cu") (net 78) (tstamp 14fa8442-5943-45c8-83bb-3f86b762ab0b))
+  (segment (start 55.626 73.469) (end 55.626 74.041) (width 0.508) (layer "F.Cu") (net 78) (tstamp 1562fe7e-851e-421b-b724-2715df9b4ad0))
+  (segment (start 56.241 75.311) (end 56.241 76.093) (width 0.508) (layer "F.Cu") (net 78) (tstamp 3c1e5de0-67e6-48f1-86db-65e59a4cd435))
+  (segment (start 55.817 73.469) (end 57.467 71.819) (width 0.508) (layer "F.Cu") (net 78) (tstamp 3cb366f0-3497-4abf-b656-753a701d0b40))
+  (segment (start 57.467 71.819) (end 57.912 71.819) (width 0.508) (layer "F.Cu") (net 78) (tstamp e592fe24-0746-4338-8691-df369a692bfc))
+  (segment (start 56.241 76.093) (end 55.943 76.391) (width 0.508) (layer "F.Cu") (net 78) (tstamp ed0595ca-39e6-4e5b-8d67-97d3f51021e6))
+  (segment (start 55.626 74.041) (end 56.241 74.656) (width 0.508) (layer "F.Cu") (net 78) (tstamp f4664cb2-8a14-4562-9833-5463190ade30))
+  (segment (start 52.959 75.311) (end 53.741 75.311) (width 0.508) (layer "F.Cu") (net 79) (tstamp 54c37300-c4f1-46c3-809d-038a133419f5))
+  (segment (start 51.497 75.057) (end 52.705 75.057) (width 0.508) (layer "F.Cu") (net 79) (tstamp a1820d7d-c600-4145-9636-d25ea7e0a499))
+  (segment (start 52.705 75.057) (end 52.959 75.311) (width 0.508) (layer "F.Cu") (net 79) (tstamp b5295c51-b3e7-46ea-9015-2d7f73fcbde9))
+  (segment (start 55.626 84.265) (end 55.626 83.693) (width 0.508) (layer "F.Cu") (net 80) (tstamp 03ea503c-6bdb-4651-9705-4f1373d0920d))
+  (segment (start 56.241 83.078) (end 56.241 82.423) (width 0.508) (layer "F.Cu") (net 80) (tstamp 08caba89-fcda-45bd-bbec-fefacb1be335))
+  (segment (start 56.241 82.423) (end 56.241 81.641) (width 0.508) (layer "F.Cu") (net 80) (tstamp 49aae7c2-3d04-4ea8-98df-5008337a71db))
+  (segment (start 55.944 84.265) (end 57.594 85.915) (width 0.508) (layer "F.Cu") (net 80) (tstamp 99aea7f3-7dad-4039-b0a1-4c716d41dfc4))
+  (segment (start 55.943 81.343) (end 55.943 80.518) (width 0.508) (layer "F.Cu") (net 80) (tstamp d23ffe36-5586-4047-a1c4-bde25afed228))
+  (segment (start 56.241 81.641) (end 55.943 81.343) (width 0.508) (layer "F.Cu") (net 80) (tstamp d3ddc7b1-2af3-4720-bde6-4d11a5e77885))
+  (segment (start 57.594 85.915) (end 57.912 85.915) (width 0.508) (layer "F.Cu") (net 80) (tstamp d8ec090e-bd14-47bf-9806-4feb2806331b))
+  (segment (start 55.626 83.693) (end 56.241 83.078) (width 0.508) (layer "F.Cu") (net 80) (tstamp de923022-45bc-4a37-ba0c-b6a9648e712e))
+  (segment (start 55.626 84.265) (end 55.944 84.265) (width 0.508) (layer "F.Cu") (net 80) (tstamp f1ab3fad-ac8e-4d89-9718-355cc0e5287d))
+  (segment (start 53.741 82.423) (end 52.959 82.423) (width 0.508) (layer "F.Cu") (net 81) (tstamp 3356a72d-ff10-4ed3-b665-f2380b631ffb))
+  (segment (start 52.959 82.423) (end 52.705 82.677) (width 0.508) (layer "F.Cu") (net 81) (tstamp 5cd8811b-9716-462e-af31-dc9f4f1c8b96))
+  (segment (start 51.497 82.677) (end 52.705 82.677) (width 0.508) (layer "F.Cu") (net 81) (tstamp a4fb47d9-9ddb-445c-b4ec-b917cf6c35e6))
+  (segment (start 55.626 91.249) (end 55.817 91.249) (width 0.508) (layer "F.Cu") (net 82) (tstamp 528204d4-fe96-4fc2-a815-8554cb004937))
+  (segment (start 57.467 89.599) (end 57.912 89.599) (width 0.508) (layer "F.Cu") (net 82) (tstamp 76e0a298-f7a2-4e74-8637-124ac9b43e68))
+  (segment (start 55.817 91.249) (end 57.467 89.599) (width 0.508) (layer "F.Cu") (net 82) (tstamp 7e026be3-26b1-4e67-b8b6-1c222cb1e34d))
+  (segment (start 55.626 91.821) (end 56.241 92.436) (width 0.508) (layer "F.Cu") (net 82) (tstamp b22aaae2-2a5d-4305-8665-ae420e47b245))
+  (segment (start 56.241 93.873) (end 55.943 94.171) (width 0.508) (layer "F.Cu") (net 82) (tstamp bf1ffc44-b060-4e50-80e8-921d00f76d95))
+  (segment (start 55.943 94.171) (end 55.943 94.996) (width 0.508) (layer "F.Cu") (net 82) (tstamp c91e6317-887b-4864-87da-8b38d770f121))
+  (segment (start 56.241 93.091) (end 56.241 93.873) (width 0.508) (layer "F.Cu") (net 82) (tstamp f8260486-1fb5-4b47-8992-9369c3d8dcd0))
+  (segment (start 56.241 92.436) (end 56.241 93.091) (width 0.508) (layer "F.Cu") (net 82) (tstamp fcfdabf6-52d4-47ac-ba0d-9d8f4a45a982))
+  (segment (start 55.626 91.249) (end 55.626 91.821) (width 0.508) (layer "F.Cu") (net 82) (tstamp fd122c87-4ed3-4c19-a9a2-17a491ad3a37))
+  (segment (start 52.705 92.837) (end 52.959 93.091) (width 0.508) (layer "F.Cu") (net 83) (tstamp 162f8714-09e7-47e6-b689-e49b67fd551c))
+  (segment (start 51.497 92.837) (end 52.705 92.837) (width 0.508) (layer "F.Cu") (net 83) (tstamp 2619ac2a-979c-48f4-a860-b6504bf4c611))
+  (segment (start 52.959 93.091) (end 53.741 93.091) (width 0.508) (layer "F.Cu") (net 83) (tstamp cdf9adf2-3e48-482f-8262-88e6465d9b69))
+  (segment (start 55.944 102.045) (end 57.594 103.695) (width 0.508) (layer "F.Cu") (net 84) (tstamp 0817ea5a-b5cb-4191-8fb4-bff6e35d8c02))
+  (segment (start 55.626 101.473) (end 56.241 100.858) (width 0.508) (layer "F.Cu") (net 84) (tstamp 32e551ae-5296-43f5-97c5-c09b807f4a3b))
+  (segment (start 55.943 99.123) (end 55.943 98.298) (width 0.508) (layer "F.Cu") (net 84) (tstamp 59bcf725-e75d-40f3-90a0-2f6e50b04bb3))
+  (segment (start 55.626 102.045) (end 55.944 102.045) (width 0.508) (layer "F.Cu") (net 84) (tstamp 59e48ac8-3a54-4527-bb77-c3ffd11b1ec5))
+  (segment (start 56.241 100.203) (end 56.241 99.421) (width 0.508) (layer "F.Cu") (net 84) (tstamp 7fa5c0a4-5b9c-4073-a647-8d6d105c9f63))
+  (segment (start 57.594 103.695) (end 57.912 103.695) (width 0.508) (layer "F.Cu") (net 84) (tstamp b675f145-6297-4461-9f1c-4c8fa775b76e))
+  (segment (start 56.241 99.421) (end 55.943 99.123) (width 0.508) (layer "F.Cu") (net 84) (tstamp c9ada971-bc1d-4640-883e-dd253e387523))
+  (segment (start 56.241 100.858) (end 56.241 100.203) (width 0.508) (layer "F.Cu") (net 84) (tstamp d36038dc-7a8e-4122-b834-b8ad8b218b75))
+  (segment (start 55.626 102.045) (end 55.626 101.473) (width 0.508) (layer "F.Cu") (net 84) (tstamp e3b3dcf1-5294-450e-8d78-0b8e5ab369d5))
+  (segment (start 53.741 100.203) (end 52.959 100.203) (width 0.508) (layer "F.Cu") (net 85) (tstamp 884fb802-a7a1-446d-9452-7e93219911b1))
+  (segment (start 52.959 100.203) (end 52.705 100.457) (width 0.508) (layer "F.Cu") (net 85) (tstamp af8cbb32-2902-420a-b405-47386190d398))
+  (segment (start 51.497 100.457) (end 52.705 100.457) (width 0.508) (layer "F.Cu") (net 85) (tstamp ee75ac02-ac86-4fad-a8a5-8b52b7ed33e6))
+  (segment (start 64.897 103.632) (end 63.881 102.616) (width 0.254) (layer "F.Cu") (net 86) (tstamp 1aa46233-41ab-4f8c-9f0d-7201f61bcff5))
+  (segment (start 72.644 106.9975) (end 72.644 104.775) (width 0.254) (layer "F.Cu") (net 86) (tstamp 365e9e9a-9a89-4b8f-9647-9c92f6e2e094))
+  (segment (start 63.881 102.616) (end 63.881 98.989) (width 0.254) (layer "F.Cu") (net 86) (tstamp 4377feb3-0205-4c19-a2cd-c73e3129a2a4))
+  (segment (start 72.898 108.2675) (end 73.406 107.7595) (width 0.254) (layer "F.Cu") (net 86) (tstamp 462b46cb-5e3e-413d-b759-c8724ab77613))
+  (segment (start 72.898 108.712) (end 72.898 108.2675) (width 0.254) (layer "F.Cu") (net 86) (tstamp 5802cc4f-0fe8-4757-be94-9f78f394be24))
+  (segment (start 72.644 104.775) (end 71.501 103.632) (width 0.254) (layer "F.Cu") (net 86) (tstamp 7d830519-5e57-4b49-a401-397f535b6a44))
+  (segment (start 63.881 98.989) (end 63.937 98.933) (width 0.254) (layer "F.Cu") (net 86) (tstamp 82cb894e-7e79-48cd-94f7-74b503193fbb))
+  (segment (start 71.501 103.632) (end 64.897 103.632) (width 0.254) (layer "F.Cu") (net 86) (tstamp a4b0dce6-5280-49ea-9427-b8f11876fea1))
+  (segment (start 73.406 107.7595) (end 72.644 106.9975) (width 0.254) (layer "F.Cu") (net 86) (tstamp ae538304-b84a-40b5-8c28-92403a1cc74b))
+  (segment (start 71.243 113.796) (end 71.243 112.541) (width 0.254) (layer "F.Cu") (net 86) (tstamp b1df24af-16a7-417a-ba9b-f3560b3cb242))
+  (segment (start 70.243 113.804) (end 70.485 114.046) (width 0.254) (layer "F.Cu") (net 86) (tstamp c39ab59d-92a6-46b7-8c6f-1d6c02f6a6dd))
+  (segment (start 70.485 114.046) (end 70.993 114.046) (width 0.254) (layer "F.Cu") (net 86) (tstamp e03e70c6-d805-4ec5-babe-74eebdb0a23b))
+  (segment (start 70.243 112.541) (end 70.243 113.804) (width 0.254) (layer "F.Cu") (net 86) (tstamp e620be2a-4545-4a17-8ae8-85d1650cab4e))
+  (segment (start 63.937 98.933) (end 63.937 97.642) (width 0.254) (layer "F.Cu") (net 86) (tstamp ed31b76f-1b66-4675-886c-0247c95a9f0f))
+  (segment (start 70.993 114.046) (end 71.243 113.796) (width 0.254) (layer "F.Cu") (net 86) (tstamp ef335856-9081-4528-916c-02521b9be1fa))
+  (via (at 72.898 108.712) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 86) (tstamp 28fb0838-ebba-4aa4-b3a0-1e8ce57438a4))
+  (via (at 70.993 114.046) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 86) (tstamp c0bc4c36-bd7a-403f-9969-1c241686b131))
+  (segment (start 70.993 113.411) (end 70.993 114.046) (width 0.254) (layer "B.Cu") (net 86) (tstamp 4fff6eab-a6ba-40cf-aa58-f42bb1b2a5bb))
+  (segment (start 72.644 111.76) (end 70.993 113.411) (width 0.254) (layer "B.Cu") (net 86) (tstamp 9805eb63-03ac-4e6b-b16e-885ad7d6e594))
+  (segment (start 72.898 108.712) (end 72.644 108.966) (width 0.254) (layer "B.Cu") (net 86) (tstamp 9ba39bcc-47ef-4867-aef0-6faad5aa6510))
+  (segment (start 72.644 108.966) (end 72.644 111.76) (width 0.254) (layer "B.Cu") (net 86) (tstamp be770b1d-8193-4e36-9cf3-45c8ac8b6b27))
+  (segment (start 63.287 97.642) (end 63.287 98.847) (width 0.254) (layer "F.Cu") (net 87) (tstamp 095532e5-c5ab-4149-b3dc-b564406ea250))
+  (segment (start 72.136 105.029) (end 72.136 106.9975) (width 0.254) (layer "F.Cu") (net 87) (tstamp 3504ca07-dea0-49d5-9a36-246983b76370))
+  (segment (start 72.136 106.9975) (end 71.374 107.7595) (width 0.254) (layer "F.Cu") (net 87) (tstamp 3ff23f26-681d-4972-b6ab-310528ea6a2f))
+  (segment (start 74.803 106.906) (end 74.803 107.696) (width 0.254) (layer "F.Cu") (net 87) (tstamp 480025fc-b806-4448-b817-dab0d0df3ebc))
+  (segment (start 71.743 110.986) (end 71.743 112.541) (width 0.254) (layer "F.Cu") (net 87) (tstamp 61c8208c-ee48-4845-adf9-edde6dee966b))
+  (segment (start 71.882 108.712) (end 71.882 108.2675) (width 0.254) (layer "F.Cu") (net 87) (tstamp 73612a65-55e0-47ac-abf5-6bd22bae800a))
+  (segment (start 70.743 110.994) (end 70.743 112.541) (width 0.254) (layer "F.Cu") (net 87) (tstamp 7f8af241-730a-4aa1-9725-4a6e359e70fd))
+  (segment (start 63.373 102.87) (end 64.643 104.14) (width 0.254) (layer "F.Cu") (net 87) (tstamp ba95926e-eb8f-47ef-a2dc-95b2255f75a3))
+  (segment (start 63.287 98.847) (end 63.373 98.933) (width 0.254) (layer "F.Cu") (net 87) (tstamp c1d88615-2792-4915-a1e7-704819d46d9b))
+  (segment (start 71.501 110.744) (end 71.743 110.986) (width 0.254) (layer "F.Cu") (net 87) (tstamp d7c29989-3404-45ec-92ad-51bc82c91bfa))
+  (segment (start 71.882 108.2675) (end 71.374 107.7595) (width 0.254) (layer "F.Cu") (net 87) (tstamp db027974-9e96-4204-8a29-2ca0bc487cc2))
+  (segment (start 64.643 104.14) (end 71.247 104.14) (width 0.254) (layer "F.Cu") (net 87) (tstamp dc7afcfd-31ff-43c1-a6e9-44062b4fbfe2))
+  (segment (start 70.993 110.744) (end 70.743 110.994) (width 0.254) (layer "F.Cu") (net 87) (tstamp e1128b69-922f-4c99-b648-48d25df84a85))
+  (segment (start 70.993 110.744) (end 71.501 110.744) (width 0.254) (layer "F.Cu") (net 87) (tstamp f041ea59-b256-4434-bced-c8c8952926c2))
+  (segment (start 63.373 98.933) (end 63.373 102.87) (width 0.254) (layer "F.Cu") (net 87) (tstamp fb31381c-ddf9-48a4-a385-de6ad97a3af5))
+  (segment (start 71.247 104.14) (end 72.136 105.029) (width 0.254) (layer "F.Cu") (net 87) (tstamp fc91a52e-7149-45d0-94e2-37fed6684fda))
+  (via (at 70.993 110.744) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 87) (tstamp 5a552147-700e-4d74-9ee2-bc9600755d33))
+  (via (at 71.882 108.712) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 87) (tstamp 7afa7ce7-1e15-4ab3-b8ce-a5048cb99b34))
+  (via (at 74.803 107.696) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 87) (tstamp dc0124f9-add0-46c4-946d-eaf58a6e2459))
+  (segment (start 72.136 111.506) (end 72.136 108.966) (width 0.254) (layer "B.Cu") (net 87) (tstamp 079fac35-8d17-42c2-84c8-eb32f4ee3d23))
+  (segment (start 72.136 108.966) (end 71.882 108.712) (width 0.254) (layer "B.Cu") (net 87) (tstamp 1d86387a-6f6c-4701-b565-269cde7df25b))
+  (segment (start 70.993 110.744) (end 70.993 111.633) (width 0.254) (layer "B.Cu") (net 87) (tstamp 1e7b3f04-b104-4067-966e-712262850800))
+  (segment (start 70.993 111.633) (end 71.374 112.014) (width 0.254) (layer "B.Cu") (net 87) (tstamp 266603ab-4739-4888-b51c-d9b9156b33a5))
+  (segment (start 71.882 108.077) (end 71.882 108.712) (width 0.254) (layer "B.Cu") (net 87) (tstamp 2cddfd34-0075-4294-a92c-5037e50ac13e))
+  (segment (start 74.803 107.696) (end 72.263 107.696) (width 0.254) (layer "B.Cu") (net 87) (tstamp 57ab9d5e-14af-44bb-b2cb-acd082118db8))
+  (segment (start 72.263 107.696) (end 71.882 108.077) (width 0.254) (layer "B.Cu") (net 87) (tstamp a74799b6-c494-4a30-ae00-c9903da3fb68))
+  (segment (start 71.628 112.014) (end 72.136 111.506) (width 0.254) (layer "B.Cu") (net 87) (tstamp ece33ab7-c76a-44e5-946f-65f0d3304593))
+  (segment (start 71.374 112.014) (end 71.628 112.014) (width 0.254) (layer "B.Cu") (net 87) (tstamp f76ec4ff-bb96-4358-a1c4-7c691b304597))
+  (segment (start 80.772 29.972) (end 80.518 30.226) (width 0.254) (layer "F.Cu") (net 88) (tstamp 01aaf37b-bba0-4105-a58c-6e2072a9e6fe))
+  (segment (start 71.501 29.337) (end 71.75 29.088) (width 0.254) (layer "F.Cu") (net 88) (tstamp 18222e7a-0555-4992-8af9-f29225b8c028))
+  (segment (start 70.993 29.337) (end 71.501 29.337) (width 0.254) (layer "F.Cu") (net 88) (tstamp 2cbe1576-dfea-4c9a-94ab-f4220f3d69b7))
+  (segment (start 84.836 33.401) (end 84.836 30.607) (width 0.254) (layer "F.Cu") (net 88) (tstamp 31a2c4eb-9b51-4110-8424-18973cfbe3f0))
+  (segment (start 84.836 30.607) (end 84.201 29.972) (width 0.254) (layer "F.Cu") (net 88) (tstamp 59623ef1-ab45-4c96-972c-9e92d912f316))
+  (segment (start 83.058 33.782) (end 83.439 34.163) (width 0.254) (layer "F.Cu") (net 88) (tstamp 5dfb51bb-4a26-407b-84b0-bac365839f98))
+  (segment (start 70.75 29.094) (end 70.993 29.337) (width 0.254) (layer "F.Cu") (net 88) (tstamp 64b42ed9-bafe-407d-a40c-9b71b23b895e))
+  (segment (start 84.074 34.163) (end 84.836 33.401) (width 0.254) (layer "F.Cu") (net 88) (tstamp 78803105-a3ab-491f-a279-d3e948132c2f))
+  (segment (start 70.75 27.488) (end 70.75 29.094) (width 0.254) (layer "F.Cu") (net 88) (tstamp 86e393fd-451f-488e-a5a9-7aa2c521073a))
+  (segment (start 83.439 34.163) (end 84.074 34.163) (width 0.254) (layer "F.Cu") (net 88) (tstamp b7fb3caf-9b49-4b56-b511-385640178b09))
+  (segment (start 71.75 29.088) (end 71.75 27.488) (width 0.254) (layer "F.Cu") (net 88) (tstamp cfee9f5c-3eed-453e-b10c-02121d67cbb4))
+  (segment (start 84.201 29.972) (end 80.772 29.972) (width 0.254) (layer "F.Cu") (net 88) (tstamp e88eac83-32b8-4b9e-a91f-3f1f311b03ab))
+  (segment (start 82.358 33.782) (end 83.058 33.782) (width 0.254) (layer "F.Cu") (net 88) (tstamp ffe00e7f-6779-4877-97a8-4f9cb2fd07bb))
+  (via (at 71.501 29.337) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 88) (tstamp 79c37d74-44c5-4412-8b50-e2a5c25e80a2))
+  (via (at 80.518 30.226) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 88) (tstamp 8c6eb8bb-c398-4c96-8ac0-9c5cf4b71492))
+  (segment (start 80.518 30.226) (end 80.264 29.972) (width 0.254) (layer "B.Cu") (net 88) (tstamp 2431e67a-b513-45c8-9685-78f7ba6d9ccd))
+  (segment (start 76.2 31.369) (end 73.533 31.369) (width 0.254) (layer "B.Cu") (net 88) (tstamp 3c54e9e8-d2fa-42e9-a3ff-e99a9b384b48))
+  (segment (start 73.533 31.369) (end 72.39 30.226) (width 0.254) (layer "B.Cu") (net 88) (tstamp 40767d04-d71c-4e5d-a782-28aed2a98d0e))
+  (segment (start 72.39 27.813) (end 72.009 27.432) (width 0.254) (layer "B.Cu") (net 88) (tstamp 449b7f31-61e0-42f5-b34d-3d09ccc93106))
+  (segment (start 71.755 27.432) (end 71.501 27.686) (width 0.254) (layer "B.Cu") (net 88) (tstamp 81cf8610-4665-4503-8ca5-a154b34cda3d))
+  (segment (start 80.264 29.972) (end 77.597 29.972) (width 0.254) (layer "B.Cu") (net 88) (tstamp 839389bf-eac7-4f53-b6a9-8a5e596fee0a))
+  (segment (start 72.009 27.432) (end 71.755 27.432) (width 0.254) (layer "B.Cu") (net 88) (tstamp b19e9b7e-80ca-451d-a1fe-da8a84a8f307))
+  (segment (start 72.39 30.226) (end 72.39 27.813) (width 0.254) (layer "B.Cu") (net 88) (tstamp b3097322-84fb-4871-b1dc-805008824b74))
+  (segment (start 71.501 27.686) (end 71.501 29.337) (width 0.254) (layer "B.Cu") (net 88) (tstamp cce4f926-7405-4091-93d7-febf0148fb7e))
+  (segment (start 77.597 29.972) (end 76.2 31.369) (width 0.254) (layer "B.Cu") (net 88) (tstamp fd117781-3e5d-4723-89e8-2c1b7f16dc0f))
+  (segment (start 71.25 27.488) (end 71.25 25.911) (width 0.254) (layer "F.Cu") (net 89) (tstamp 28a4b491-7327-488d-abc8-63dbea680fbd))
+  (segment (start 70.25 25.889) (end 70.25 27.488) (width 0.254) (layer "F.Cu") (net 89) (tstamp 41d3baac-a54a-4a28-9592-33cad9034dea))
+  (segment (start 71.25 25.911) (end 70.993 25.654) (width 0.254) (layer "F.Cu") (net 89) (tstamp 477f6aa7-5654-4a0b-ad13-5f43bbf4b29f))
+  (segment (start 82.358 35.052) (end 83.058 35.052) (width 0.254) (layer "F.Cu") (net 89) (tstamp 584fdd17-0bfa-41a4-b768-da6b25ae1048))
+  (segment (start 70.993 25.654) (end 70.485 25.654) (width 0.254) (layer "F.Cu") (net 89) (tstamp 5e981d17-fe7d-4520-8477-238e50c1db82))
+  (segment (start 84.455 29.464) (end 80.772 29.464) (width 0.254) (layer "F.Cu") (net 89) (tstamp 6a561523-8c9b-4d9b-9530-586662e9902f))
+  (segment (start 80.772 29.464) (end 80.518 29.21) (width 0.254) (layer "F.Cu") (net 89) (tstamp 7c2a96f5-ad49-4a3c-8a06-38816331b027))
+  (segment (start 70.485 25.654) (end 70.25 25.889) (width 0.254) (layer "F.Cu") (net 89) (tstamp 9de8a14a-7b43-4881-ba5d-6ee1d1639949))
+  (segment (start 83.058 35.052) (end 83.439 34.671) (width 0.254) (layer "F.Cu") (net 89) (tstamp ad05c2af-c3aa-4017-a7a7-493df1762dc3))
+  (segment (start 83.439 34.671) (end 84.328 34.671) (width 0.254) (layer "F.Cu") (net 89) (tstamp bd0753cf-263d-4fee-b1b6-005aa96de668))
+  (segment (start 85.344 30.353) (end 84.455 29.464) (width 0.254) (layer "F.Cu") (net 89) (tstamp f55e2f5f-5550-49c9-8cd5-91b4c6c1a7ec))
+  (segment (start 85.344 33.655) (end 85.344 30.353) (width 0.254) (layer "F.Cu") (net 89) (tstamp fdc45a5c-9693-43b8-bab1-3c01192c32cc))
+  (segment (start 84.328 34.671) (end 85.344 33.655) (width 0.254) (layer "F.Cu") (net 89) (tstamp ff6678ca-460c-4632-81d1-38803181fd48))
+  (via (at 70.993 25.654) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 89) (tstamp 692f3dcd-d458-4fcc-b79e-50f12d18d553))
+  (via (at 80.518 29.21) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 89) (tstamp fe67d87e-4d3f-4d58-9111-93c3ea592415))
+  (segment (start 71.247 26.924) (end 72.263 26.924) (width 0.254) (layer "B.Cu") (net 89) (tstamp 1e408bea-3137-40fd-92ce-f2864fde7be2))
+  (segment (start 76.0095 30.861) (end 77.4065 29.464) (width 0.254) (layer "B.Cu") (net 89) (tstamp 2666b79c-1bf8-4759-a7cb-d3b5869fee6c))
+  (segment (start 70.993 26.67) (end 71.247 26.924) (width 0.254) (layer "B.Cu") (net 89) (tstamp 5fad0382-dfcd-4ffc-b5ac-0b12df69dc95))
+  (segment (start 72.898 29.972) (end 73.787 30.861) (width 0.254) (layer "B.Cu") (net 89) (tstamp 69ac8e1a-a9ea-4541-b1fd-18bdfbbc4def))
+  (segment (start 70.993 25.654) (end 70.993 26.67) (width 0.254) (layer "B.Cu") (net 89) (tstamp 6c9db723-92d7-4b6f-8050-5b2a84f66d19))
+  (segment (start 80.264 29.464) (end 80.518 29.21) (width 0.254) (layer "B.Cu") (net 89) (tstamp 8181cec7-22b3-490f-ae77-425194ace7e3))
+  (segment (start 72.263 26.924) (end 72.898 27.559) (width 0.254) (layer "B.Cu") (net 89) (tstamp ad347f97-99be-4b4f-b854-7274c9d3348a))
+  (segment (start 73.787 30.861) (end 76.0095 30.861) (width 0.254) (layer "B.Cu") (net 89) (tstamp d220b206-2df6-4fb9-964a-7bc817827f90))
+  (segment (start 77.4065 29.464) (end 80.264 29.464) (width 0.254) (layer "B.Cu") (net 89) (tstamp e29c5eba-60d9-4589-adb0-be7ab322983a))
+  (segment (start 72.898 27.559) (end 72.898 29.972) (width 0.254) (layer "B.Cu") (net 89) (tstamp ef727443-1ab8-4c47-ae55-01f75541015f))
+  (segment (start 91.567 35.814) (end 89.592 37.789) (width 0.254) (layer "F.Cu") (net 90) (tstamp 4138f7d4-c47e-45f4-813a-bf38fed30dab))
+  (segment (start 95.453 29.21) (end 91.567 33.096) (width 0.254) (layer "F.Cu") (net 90) (tstamp 6a914427-88fa-465c-9e97-c90432533abd))
+  (segment (start 91.567 33.096) (end 91.567 35.814) (width 0.254) (layer "F.Cu") (net 90) (tstamp a5d94498-ec5d-4f0d-8288-3ce9d9343f02))
+  (segment (start 89.592 37.789) (end 87.906 37.789) (width 0.254) (layer "F.Cu") (net 90) (tstamp aba25ea6-93bc-40a1-a138-8f85507e3101))
+  (segment (start 87.906 38.589) (end 89.935 38.589) (width 0.254) (layer "F.Cu") (net 91) (tstamp 372d3711-0c41-4f5c-b59e-492b3aff718e))
+  (segment (start 92.329 36.195) (end 92.329 33.985) (width 0.254) (layer "F.Cu") (net 91) (tstamp 3fd18397-945a-4a59-a4e3-a8865505a6dd))
+  (segment (start 92.329 33.985) (end 95.453 30.861) (width 0.254) (layer "F.Cu") (net 91) (tstamp 46cc02b9-dd67-4212-9cd9-9e5e6226929f))
+  (segment (start 89.935 38.589) (end 92.329 36.195) (width 0.254) (layer "F.Cu") (net 91) (tstamp b26a1780-8a0e-4146-bd50-2539df868de5))
+  (segment (start 93.091 36.449) (end 93.091 34.874) (width 0.254) (layer "F.Cu") (net 92) (tstamp 03c07c16-34f2-4df8-b637-0d17524165f3))
+  (segment (start 90.151 39.389) (end 93.091 36.449) (width 0.254) (layer "F.Cu") (net 92) (tstamp 07d12326-9f02-4e03-8a54-2dc4b62685d1))
+  (segment (start 93.091 34.874) (end 95.453 32.512) (width 0.254) (layer "F.Cu") (net 92) (tstamp a268dd6a-fa6f-4c04-adf6-ee836b90a75f))
+  (segment (start 87.906 39.389) (end 90.151 39.389) (width 0.254) (layer "F.Cu") (net 92) (tstamp f216f84c-d215-4c68-be83-0e69a9de24d8))
+  (segment (start 90.367 40.189) (end 93.853 36.703) (width 0.254) (layer "F.Cu") (net 93) (tstamp 0cf89dc8-61e5-431c-8598-620db8ce70d9))
+  (segment (start 87.906 40.189) (end 90.367 40.189) (width 0.254) (layer "F.Cu") (net 93) (tstamp 0ec5984b-6670-4d1e-817d-7c2fa478179d))
+  (segment (start 93.853 35.763) (end 95.453 34.163) (width 0.254) (layer "F.Cu") (net 93) (tstamp b401c5d1-1926-4fc5-bd16-980237dda914))
+  (segment (start 93.853 36.703) (end 93.853 35.763) (width 0.254) (layer "F.Cu") (net 93) (tstamp b968d4e4-6457-4367-b112-8383eabe9207))
+  (segment (start 89.795 41.853) (end 95.453 36.195) (width 0.254) (layer "F.Cu") (net 94) (tstamp 6e2db7b7-cf86-46d7-a995-d3b9b8085669))
+  (segment (start 87.895 41.853) (end 89.795 41.853) (width 0.254) (layer "F.Cu") (net 94) (tstamp ae2f9415-6fec-46ec-b3df-33708430b1c5))
+  (segment (start 90.646 42.653) (end 95.453 37.846) (width 0.254) (layer "F.Cu") (net 95) (tstamp 43e1dea9-d585-4759-b8f2-1ad95ef8ef69))
+  (segment (start 87.895 42.653) (end 90.646 42.653) (width 0.254) (layer "F.Cu") (net 95) (tstamp 633afca1-1845-418f-9f03-dd4585033a99))
+  (segment (start 91.497 43.453) (end 95.453 39.497) (width 0.254) (layer "F.Cu") (net 96) (tstamp 5513e3b2-c0ff-4c12-9276-db32a8bff68f))
+  (segment (start 87.895 43.453) (end 91.497 43.453) (width 0.254) (layer "F.Cu") (net 96) (tstamp a73b093f-23d3-45f6-ba15-b9aa433b1964))
+  (segment (start 92.348 44.253) (end 95.453 41.148) (width 0.254) (layer "F.Cu") (net 97) (tstamp af03879f-ea01-44c0-bea7-da9f08e7ec11))
+  (segment (start 87.895 44.253) (end 92.348 44.253) (width 0.254) (layer "F.Cu") (net 97) (tstamp c72814c3-d13e-4b4b-858c-04870ff304b3))
+  (segment (start 92.8685 45.917) (end 95.4785 43.307) (width 0.254) (layer "F.Cu") (net 98) (tstamp a1dc44e3-400c-427a-8af0-3ba9819c689c))
+  (segment (start 87.895 45.917) (end 92.8685 45.917) (width 0.254) (layer "F.Cu") (net 98) (tstamp cc44926b-47f0-4ac2-8da2-18819c66085d))
+  (segment (start 93.7195 46.717) (end 95.4785 44.958) (width 0.254) (layer "F.Cu") (net 99) (tstamp 3176a8b1-5bbe-4c66-a29f-fb1d209c9b27))
+  (segment (start 87.895 46.717) (end 93.7195 46.717) (width 0.254) (layer "F.Cu") (net 99) (tstamp b5848363-cddf-4c7f-bd22-0b52d17aca41))
+  (segment (start 94.5705 47.517) (end 95.4785 46.609) (width 0.254) (layer "F.Cu") (net 100) (tstamp ba5d120a-fc1a-489e-a602-94da470c9ef9))
+  (segment (start 87.895 47.517) (end 94.5705 47.517) (width 0.254) (layer "F.Cu") (net 100) (tstamp fe06d318-d68e-458f-91ff-55a322cd1ceb))
+  (segment (start 95.4215 48.317) (end 95.4785 48.26) (width 0.254) (layer "F.Cu") (net 101) (tstamp 401c5a9d-b61a-474a-82d7-b4aa48eb0f41))
+  (segment (start 87.895 48.317) (end 95.4215 48.317) (width 0.254) (layer "F.Cu") (net 101) (tstamp cb6e8a41-9bda-4aa2-9e4d-ee82f522b138))
+  (segment (start 72.771 109.855) (end 73.443 110.527) (width 0.508) (layer "F.Cu") (net 102) (tstamp 01971d66-8e2a-4b74-b784-920a0e43a2d7))
+  (segment (start 69.342 109.855) (end 72.771 109.855) (width 0.508) (layer "F.Cu") (net 102) (tstamp 140976ea-1de9-4abd-b470-18cf18dfe532))
+  (segment (start 69.2635 109.7765) (end 69.342 109.855) (width 0.762) (layer "F.Cu") (net 102) (tstamp 8d0df369-ef2f-4747-ba28-a81b8aebdc16))
+  (segment (start 68.543 112.541) (end 68.543 110.4) (width 0.508) (layer "F.Cu") (net 102) (tstamp a6dc4bc5-517d-45e8-850a-002cc9377a09))
+  (segment (start 69.088 109.855) (end 69.342 109.855) (width 0.508) (layer "F.Cu") (net 102) (tstamp e379e809-d74e-43cd-a021-d021e0ea2f10))
+  (segment (start 68.543 110.4) (end 69.088 109.855) (width 0.508) (layer "F.Cu") (net 102) (tstamp e7c6cda8-1d14-4dd7-a20b-bca847e12c29))
+  (segment (start 69.2635 107.696) (end 69.2635 109.7765) (width 0.762) (layer "F.Cu") (net 102) (tstamp eb3725ec-d7ca-405d-906e-d640663e16d0))
+  (segment (start 73.443 110.527) (end 73.443 112.541) (width 0.508) (layer "F.Cu") (net 102) (tstamp f96a841d-eb49-4c72-837f-841cbeeb698e))
+  (segment (start 72.898 48.006) (end 72.644 48.26) (width 0.254) (layer "F.Cu") (net 103) (tstamp 6d90e815-d380-490c-9b6b-7dd041f13ba0))
+  (segment (start 83.439 36.449) (end 84.074 36.449) (width 0.254) (layer "F.Cu") (net 103) (tstamp 7c43bf20-afcc-472d-adfa-2071a7b1efd2))
+  (segment (start 72.898 47.371) (end 72.898 48.006) (width 0.254) (layer "F.Cu") (net 103) (tstamp 7dddf7b0-8ef2-4e04-acec-41cc88a6a3cf))
+  (segment (start 82.55 37.338) (end 83.439 36.449) (width 0.254) (layer "F.Cu") (net 103) (tstamp 86c89ecb-c5d3-4dcc-9864-7ccf80c284f0))
+  (segment (start 72.644 48.26) (end 72.644 50.927) (width 0.254) (layer "F.Cu") (net 103) (tstamp 905e5785-2681-48d0-86f4-fea35fcea10e))
+  (segment (start 90.297 26.162) (end 85.852 26.162) (width 0.254) (layer "F.Cu") (net 103) (tstamp 9be367ad-4b41-4b83-9ec2-f28ca3a79443))
+  (segment (start 69.088 52.07) (end 68.417 51.399) (width 0.254) (layer "F.Cu") (net 103) (tstamp a0f6a8e8-44c0-48ae-a08c-00128984bede))
+  (segment (start 90.932 29.591) (end 90.932 26.797) (width 0.254) (layer "F.Cu") (net 103) (tstamp a1e1ff77-e621-4b94-b9de-aa94dbcbc867))
+  (segment (start 84.074 36.449) (end 90.932 29.591) (width 0.254) (layer "F.Cu") (net 103) (tstamp a75178ba-e728-4385-82c0-d87678ab41f5))
+  (segment (start 68.417 51.399) (end 68.417 50.0095) (width 0.254) (layer "F.Cu") (net 103) (tstamp ca7bf162-bf34-4033-ab4d-69d577b533c5))
+  (segment (start 72.644 50.927) (end 71.501 52.07) (width 0.254) (layer "F.Cu") (net 103) (tstamp cdd6454e-887c-4f07-a398-53ec7d5ff97d))
+  (segment (start 85.344 25.654) (end 85.344 24.384) (width 0.254) (layer "F.Cu") (net 103) (tstamp d01bfe44-4a4e-420e-9416-6d081d0d1598))
+  (segment (start 90.932 26.797) (end 90.297 26.162) (width 0.254) (layer "F.Cu") (net 103) (tstamp d1d9a0db-d7cd-42a9-a085-634b769a6ad3))
+  (segment (start 71.501 52.07) (end 69.088 52.07) (width 0.254) (layer "F.Cu") (net 103) (tstamp e5e65055-1a94-4009-8049-75fc8a047d27))
+  (segment (start 85.852 26.162) (end 85.344 25.654) (width 0.254) (layer "F.Cu") (net 103) (tstamp f21739a9-3b2a-47ca-8724-e495dbfaa309))
+  (via (at 72.898 47.371) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 103) (tstamp 52f16ee9-6560-4245-bb68-567f9f9b836c))
+  (via (at 82.55 37.338) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 103) (tstamp fda3f33d-c117-4b71-babc-8f455b2602d7))
+  (segment (start 80.645 37.338) (end 79.121 38.862) (width 0.254) (layer "B.Cu") (net 103) (tstamp 0c499d50-7933-4cae-a7c7-0b44ca953998))
+  (segment (start 79.121 38.862) (end 79.121 40.64) (width 0.254) (layer "B.Cu") (net 103) (tstamp 5df16849-62de-496a-9405-93e785cc1555))
+  (segment (start 82.55 37.338) (end 80.645 37.338) (width 0.254) (layer "B.Cu") (net 103) (tstamp 7e7e7370-a5d1-49e4-9825-5118ccfaa660))
+  (segment (start 79.121 40.64) (end 72.898 46.863) (width 0.254) (layer "B.Cu") (net 103) (tstamp de098d21-025d-4a89-ab21-6796a7eb71d9))
+  (segment (start 72.898 46.863) (end 72.898 47.371) (width 0.254) (layer "B.Cu") (net 103) (tstamp f0cd75ac-0c59-40fe-9102-1b04fcbbde63))
+  (segment (start 89.662 25.654) (end 90.551 25.654) (width 0.254) (layer "F.Cu") (net 104) (tstamp 0fe4debf-a1e6-4e6e-bf93-b390dc9c72d6))
+  (segment (start 71.247 51.562) (end 69.342 51.562) (width 0.254) (layer "F.Cu") (net 104) (tstamp 1845e202-8223-4da2-9328-e87b73ba8b06))
+  (segment (start 72.136 50.673) (end 71.247 51.562) (width 0.254) (layer "F.Cu") (net 104) (tstamp 1ef920de-0cee-41d7-a7e4-9c38f9b58742))
+  (segment (start 89.344 24.384) (end 89.344 25.336) (width 0.254) (layer "F.Cu") (net 104) (tstamp 331faa51-062a-4881-96e5-8cafc52efdaa))
+  (segment (start 68.917 51.137) (end 68.917 50.0095) (width 0.254) (layer "F.Cu") (net 104) (tstamp 3e39f116-f5c3-4c48-a7fd-0d2486e4e668))
+  (segment (start 72.136 46.863) (end 72.136 50.673) (width 0.254) (layer "F.Cu") (net 104) (tstamp 423b2815-6eea-4de1-adc2-2a1dc35bbd2b))
+  (segment (start 91.44 26.543) (end 91.44 29.845) (width 0.254) (layer "F.Cu") (net 104) (tstamp 61fbd74c-8e3b-4cd2-b563-a5bae8c53d5f))
+  (segment (start 83.947 37.338) (end 83.693 37.338) (width 0.254) (layer "F.Cu") (net 104) (tstamp 99c5202c-8a89-47bd-be64-bed4ba6efe1a))
+  (segment (start 90.551 25.654) (end 91.44 26.543) (width 0.254) (layer "F.Cu") (net 104) (tstamp 9f97822a-1c53-4fb6-a5f7-b42cbeaffe79))
+  (segment (start 69.342 51.562) (end 68.917 51.137) (width 0.254) (layer "F.Cu") (net 104) (tstamp a67faf40-5793-43be-ad64-c6cbe1e2fdf3))
+  (segment (start 89.344 25.336) (end 89.662 25.654) (width 0.254) (layer "F.Cu") (net 104) (tstamp d9e9ef61-1d12-49b7-b809-a7e23eff965c))
+  (segment (start 91.44 29.845) (end 83.947 37.338) (width 0.254) (layer "F.Cu") (net 104) (tstamp f630f971-e28d-4f79-9c01-02396ea4192d))
+  (via (at 83.693 37.338) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 104) (tstamp 1e231f6c-587c-41b1-b09c-43b52d79e2fe))
+  (via (at 72.136 46.863) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 104) (tstamp 9f45fa7c-3d74-47e3-8053-7aeb320c653b))
+  (segment (start 78.613 38.608) (end 80.645 36.576) (width 0.254) (layer "B.Cu") (net 104) (tstamp 0c5ec33e-9c2d-47a9-b5b6-373040c58a02))
+  (segment (start 80.645 36.576) (end 82.931 36.576) (width 0.254) (layer "B.Cu") (net 104) (tstamp 939252aa-efa3-4c9c-a12b-06bef049ce68))
+  (segment (start 78.613 40.386) (end 78.613 38.608) (width 0.254) (layer "B.Cu") (net 104) (tstamp a9f668cf-45ea-4a76-8b51-343353cccc8a))
+  (segment (start 82.931 36.576) (end 83.693 37.338) (width 0.254) (layer "B.Cu") (net 104) (tstamp d49f096c-4c90-4385-bede-4360fb062d25))
+  (segment (start 72.136 46.863) (end 78.613 40.386) (width 0.254) (layer "B.Cu") (net 104) (tstamp f88b63c4-367b-4292-b90c-aa4dae280abb))
+  (segment (start 65.417 52.07) (end 65.417 50.0095) (width 0.254) (layer "F.Cu") (net 105) (tstamp 29f1df0f-59e9-4c1f-9bef-29a52a13f415))
+  (segment (start 85.344 29.337) (end 85.344 27.559) (width 0.254) (layer "F.Cu") (net 105) (tstamp 4dae481f-66c3-4892-88aa-05913dcebcbd))
+  (segment (start 61.341 79.375) (end 61.341 91.838) (width 0.254) (layer "F.Cu") (net 105) (tstamp 6cddb655-2820-4408-a8d5-106d488bfc67))
+  (segment (start 65.417 55.106) (end 62.357 58.166) (width 0.254) (layer "F.Cu") (net 105) (tstamp 786478c7-2e09-496c-ac5e-a4c15322e089))
+  (segment (start 61.849 66.929) (end 61.849 78.867) (width 0.254) (layer "F.Cu") (net 105) (tstamp 9347b358-e7d2-4266-aa63-0249c0beee71))
+  (segment (start 86.0425 30.0355) (end 85.344 29.337) (width 0.254) (layer "F.Cu") (net 105) (tstamp 9d53f6fb-8452-4d28-a4cb-25ee8efde1d1))
+  (segment (start 62.357 66.421) (end 61.849 66.929) (width 0.254) (layer "F.Cu") (net 105) (tstamp ca530c2b-b3eb-4393-9d9e-44b908bece7a))
+  (segment (start 62.357 58.166) (end 62.357 66.421) (width 0.254) (layer "F.Cu") (net 105) (tstamp ccf8cf60-8803-44d8-bf4d-6a7c624a6f32))
+  (segment (start 77.408 33.782) (end 78.867 33.782) (width 0.254) (layer "F.Cu") (net 105) (tstamp ce8a216f-bc08-4125-bb2f-29d2a957af5c))
+  (segment (start 61.341 91.838) (end 61.337 91.842) (width 0.254) (layer "F.Cu") (net 105) (tstamp d46b6029-f2b0-43b0-93a6-596f9afc5502))
+  (segment (start 61.849 78.867) (end 61.341 79.375) (width 0.254) (layer "F.Cu") (net 105) (tstamp d75f5ac9-0688-4241-9ec8-ed1b6dd6e099))
+  (segment (start 65.417 52.07) (end 65.417 55.106) (width 0.254) (layer "F.Cu") (net 105) (tstamp ef5bae67-0b92-4589-847a-b22be19baccd))
+  (via (at 65.417 52.07) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 105) (tstamp 127c05d2-451a-4424-ac50-e1ae6f6653ff))
+  (via (at 86.0425 30.0355) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 105) (tstamp 75fa4f02-fea9-4e8d-a88b-d51125bd7395))
+  (via (at 78.867 33.782) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 105) (tstamp dc3660ee-3f09-400b-a4f7-843fb25b6867))
+  (segment (start 70.739 43.18) (end 66.802 47.117) (width 0.254) (layer "B.Cu") (net 105) (tstamp 01b90865-a1a8-48ef-b1d0-da7c3d404f3e))
+  (segment (start 67.691 50.3555) (end 67.691 51.689) (width 0.254) (layer "B.Cu") (net 105) (tstamp 0d4180c9-3f07-4d91-b3c2-a9e361b2fe3d))
+  (segment (start 73.66 38.735) (end 70.739 41.656) (width 0.254) (layer "B.Cu") (net 105) (tstamp 0e840677-c1d4-47a9-8a25-e5ae01dbc7aa))
+  (segment (start 67.31 52.07) (end 65.417 52.07) (width 0.254) (layer "B.Cu") (net 105) (tstamp 16e63b59-8269-4f41-94a6-6f34c5f8b3da))
+  (segment (start 67.691 51.689) (end 67.31 52.07) (width 0.254) (layer "B.Cu") (net 105) (tstamp 23958eb6-075d-491c-938b-78a5c5b88ba6))
+  (segment (start 84.963 29.845) (end 81.026 33.782) (width 0.254) (layer "B.Cu") (net 105) (tstamp 56d2ee64-a381-4f15-8f81-39e9d8874964))
+  (segment (start 70.739 41.656) (end 70.739 43.18) (width 0.254) (layer "B.Cu") (net 105) (tstamp 65a3b63f-ffcc-4661-b465-92fd95202ba3))
+  (segment (start 73.66 36.322) (end 73.66 38.735) (width 0.254) (layer "B.Cu") (net 105) (tstamp 7a41e19c-4469-4985-ab10-4acceaa12cee))
+  (segment (start 66.802 49.4665) (end 67.691 50.3555) (width 0.254) (layer "B.Cu") (net 105) (tstamp 9b5443b4-1433-4bc6-8ab5-d1ca593e0d13))
+  (segment (start 74.676 35.306) (end 73.66 36.322) (width 0.254) (layer "B.Cu") (net 105) (tstamp a3613f2e-5260-4162-9bcf-6022f07ab7a8))
+  (segment (start 77.343 35.306) (end 74.676 35.306) (width 0.254) (layer "B.Cu") (net 105) (tstamp ab31e41f-b3b2-4709-9caa-77c24b0a5866))
+  (segment (start 86.0425 30.0355) (end 85.852 29.845) (width 0.254) (layer "B.Cu") (net 105) (tstamp c3d165f3-69d7-44d3-8f4a-f4593b7a9a11))
+  (segment (start 66.802 47.117) (end 66.802 49.4665) (width 0.254) (layer "B.Cu") (net 105) (tstamp ea6a6cf8-28d0-426d-8b7c-495b20b241b0))
+  (segment (start 81.026 33.782) (end 78.867 33.782) (width 0.254) (layer "B.Cu") (net 105) (tstamp f452bb78-5f6c-47c4-a616-0beed61df862))
+  (segment (start 85.852 29.845) (end 84.963 29.845) (width 0.254) (layer "B.Cu") (net 105) (tstamp f7753ad7-46fa-4ee8-b82a-307d381d8fc7))
+  (segment (start 78.867 33.782) (end 77.343 35.306) (width 0.254) (layer "B.Cu") (net 105) (tstamp f886844d-4f06-402c-a0ba-3dee7f76cc71))
+  (segment (start 62.865 66.6115) (end 62.865 58.42) (width 0.254) (layer "F.Cu") (net 106) (tstamp 08e4a7d4-c4db-4a06-9bad-44bb49a3b5e5))
+  (segment (start 66.917 51.828) (end 66.917 51.308) (width 0.254) (layer "F.Cu") (net 106) (tstamp 0c91ac88-0878-40d6-86b8-a410a503a227))
+  (segment (start 65.913 52.832) (end 66.917 51.828) (width 0.254) (layer "F.Cu") (net 106) (tstamp 40dbd46f-2717-42fc-a0e3-52db06740492))
+  (segment (start 65.913 55.372) (end 65.913 52.832) (width 0.254) (layer "F.Cu") (net 106) (tstamp 7316a744-56f9-41d0-93d6-d78cdf27b3e8))
+  (segment (start 62.357 79.121) (end 62.357 67.1195) (width 0.254) (layer "F.Cu") (net 106) (tstamp 8bdca612-c9b6-44cf-bcfe-eb18587fb462))
+  (segment (start 78.486 32.512) (end 78.867 32.893) (width 0.254) (layer "F.Cu") (net 106) (tstamp 8d8ea2ac-775b-425b-8851-e4e64d21c8e9))
+  (segment (start 61.849 83.376) (end 61.849 79.629) (width 0.254) (layer "F.Cu") (net 106) (tstamp 92bbc261-8633-415c-9b01-e5437babbb89))
+  (segment (start 66.917 50.0095) (end 66.917 51.308) (width 0.254) (layer "F.Cu") (net 106) (tstamp b20ff687-4593-4320-aaeb-ea7b4dde5629))
+  (segment (start 77.408 32.512) (end 78.486 32.512) (width 0.254) (layer "F.Cu") (net 106) (tstamp b9bc685c-1152-40a7-8ef8-8980afc5135f))
+  (segment (start 61.849 79.629) (end 62.357 79.121) (width 0.254) (layer "F.Cu") (net 106) (tstamp ef89e0e2-eecb-4f15-8d90-7c5df8f0d936))
+  (segment (start 62.357 67.1195) (end 62.865 66.6115) (width 0.254) (layer "F.Cu") (net 106) (tstamp f034c135-266a-4894-a7db-36276221783a))
+  (segment (start 62.357 83.884) (end 61.849 83.376) (width 0.254) (layer "F.Cu") (net 106) (tstamp f530e4a7-a62c-4725-bfd0-b10d2185de62))
+  (segment (start 62.865 58.42) (end 65.913 55.372) (width 0.254) (layer "F.Cu") (net 106) (tstamp faee7778-b79a-484d-9cbf-dc9c393aefe1))
+  (via (at 66.917 51.308) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 106) (tstamp 07f302b3-107a-49b3-92b3-71c3387abe81))
+  (via (at 78.867 32.893) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 106) (tstamp ac0a364b-e1e7-4d6b-8400-c21a23c6ceba))
+  (segment (start 70.231 42.926) (end 66.294 46.863) (width 0.254) (layer "B.Cu") (net 106) (tstamp 0a84a134-e239-49f0-934d-480e47b59760))
+  (segment (start 66.294 49.657) (end 66.917 50.28) (width 0.254) (layer "B.Cu") (net 106) (tstamp 114ed4b4-664f-424f-af8c-6c0193a0989b))
+  (segment (start 89.344 28.766) (end 89.344 27.559) (width 0.254) (layer "B.Cu") (net 106) (tstamp 1f7ffcfb-30cd-4df9-8285-5098b7c70fb5))
+  (segment (start 70.231 41.402) (end 70.231 42.926) (width 0.254) (layer "B.Cu") (net 106) (tstamp 25c6fa14-c4fa-47cf-bc89-811cd9d0fae6))
+  (segment (start 66.917 50.28) (end 66.917 51.308) (width 0.254) (layer "B.Cu") (net 106) (tstamp 3eb9531e-8a10-4512-a9b0-f204dfb67c86))
+  (segment (start 78.867 32.893) (end 81.0895 32.893) (width 0.254) (layer "B.Cu") (net 106) (tstamp 5737792a-3e1f-4a52-adf4-cc04ca876b1d))
+  (segment (start 88.773 29.337) (end 89.344 28.766) (width 0.254) (layer "B.Cu") (net 106) (tstamp 6761d528-2d46-4299-94fc-a84bb9a7680c))
+  (segment (start 84.6455 29.337) (end 88.773 29.337) (width 0.254) (layer "B.Cu") (net 106) (tstamp 6dc787af-3505-435b-897f-1c8f760ff6da))
+  (segment (start 78.486 32.893) (end 76.581 34.798) (width 0.254) (layer "B.Cu") (net 106) (tstamp 8e0011ad-c935-482f-b6e8-abe79c5da028))
+  (segment (start 76.581 34.798) (end 74.422 34.798) (width 0.254) (layer "B.Cu") (net 106) (tstamp a38c55ed-405d-4ba8-bb68-2e5b5f1f62a7))
+  (segment (start 73.152 36.068) (end 73.152 38.481) (width 0.254) (layer "B.Cu") (net 106) (tstamp a556a1f1-b83a-423e-9549-3a2b8ed92b17))
+  (segment (start 81.0895 32.893) (end 84.6455 29.337) (width 0.254) (layer "B.Cu") (net 106) (tstamp a7986adb-442b-4030-9a2a-d275fa614873))
+  (segment (start 78.867 32.893) (end 78.486 32.893) (width 0.254) (layer "B.Cu") (net 106) (tstamp bc9dfcb9-8b9d-481d-8c9d-d10303f71a51))
+  (segment (start 66.294 46.863) (end 66.294 49.657) (width 0.254) (layer "B.Cu") (net 106) (tstamp e446f1e5-91b5-4e62-b2ed-3a0a3cda2616))
+  (segment (start 73.152 38.481) (end 70.231 41.402) (width 0.254) (layer "B.Cu") (net 106) (tstamp efd4cd55-0890-4cea-a1fc-d8480095ba80))
+  (segment (start 74.422 34.798) (end 73.152 36.068) (width 0.254) (layer "B.Cu") (net 106) (tstamp fd27f610-24ff-43ae-9d08-4d447c522e9d))
+  (segment (start 74.803 105.946) (end 76.096 105.946) (width 0.254) (layer "F.Cu") (net 107) (tstamp 5d52e18d-5bd9-4033-9661-e3031c0f6b20))
+  (segment (start 76.096 105.946) (end 77.343 107.193) (width 0.254) (layer "F.Cu") (net 107) (tstamp 8eeca382-95da-42ec-b6f5-4fab0d653e6a))
+  (segment (start 86.135 81.788) (end 87.151 80.772) (width 0.254) (layer "F.Cu") (net 108) (tstamp 158e869c-2a38-46b3-ac8e-49d43d25e32e))
+  (segment (start 87.151 79.121) (end 88.675 77.597) (width 0.254) (layer "F.Cu") (net 108) (tstamp 29390895-088b-4785-8b53-872f7c8f226a))
+  (segment (start 86.135 82.55) (end 86.135 81.788) (width 0.254) (layer "F.Cu") (net 108) (tstamp 5d23a1f5-4429-48b2-a4b0-965bf2978937))
+  (segment (start 87.151 80.772) (end 87.151 79.121) (width 0.254) (layer "F.Cu") (net 108) (tstamp 6f6926bf-7e47-48e8-8b9d-4525e28765ec))
+  (segment (start 83.987 83.255) (end 85.43 83.255) (width 0.254) (layer "F.Cu") (net 108) (tstamp db3d71dd-0529-4872-909e-519dcf06e3ad))
+  (segment (start 85.43 83.255) (end 86.135 82.55) (width 0.254) (layer "F.Cu") (net 108) (tstamp f5cbd38e-bc0a-45e9-98a1-af368997f549))
+  (segment (start 87.151 92.202) (end 87.151 93.853) (width 0.254) (layer "F.Cu") (net 109) (tstamp 429a5904-3699-43f4-b4fb-7ea7551ccccc))
+  (segment (start 86.135 90.424) (end 86.135 91.186) (width 0.254) (layer "F.Cu") (net 109) (tstamp 80114e82-46be-4559-a67a-4a2ad6e365c8))
+  (segment (start 86.135 91.186) (end 87.151 92.202) (width 0.254) (layer "F.Cu") (net 109) (tstamp 80bbb8b6-3d3b-422e-ac7a-de81416c12fb))
+  (segment (start 87.151 93.853) (end 88.675 95.377) (width 0.254) (layer "F.Cu") (net 109) (tstamp 857dd48e-fda6-4e20-85ff-cf8993adf8f0))
+  (segment (start 83.987 89.719) (end 85.43 89.719) (width 0.254) (layer "F.Cu") (net 109) (tstamp dddd0042-b9fd-4fa4-842d-f1b65e29d191))
+  (segment (start 85.43 89.719) (end 86.135 90.424) (width 0.254) (layer "F.Cu") (net 109) (tstamp f8235f0a-1907-4ca9-9638-22e0a4772171))
+  (segment (start 67.437 44.831) (end 65.671 46.597) (width 0.254) (layer "F.Cu") (net 118) (tstamp 0f7a2958-2a58-4cfa-96b4-baa5cd649110))
+  (segment (start 64.389 33.02) (end 68.326 33.02) (width 0.254) (layer "F.Cu") (net 118) (tstamp 360e298c-23f0-45ec-9ac9-f2dd1a9d9cd3))
+  (segment (start 62.357 31.242) (end 62.357 32.639) (width 0.254) (layer "F.Cu") (net 118) (tstamp 3c96dc3c-e7b5-4e6e-ab02-1785704eb716))
+  (segment (start 65.671 46.597) (end 62.0045 46.597) (width 0.254) (layer "F.Cu") (net 118) (tstamp 3eb1e149-1ee2-403c-9205-5459f4a3effb))
+  (segment (start 62.357 31.242) (end 62.992 30.607) (width 0.254) (layer "F.Cu") (net 118) (tstamp 440c177b-669d-43e9-8802-9c0fa9c741f7))
+  (segment (start 67.437 43.434) (end 67.437 44.831) (width 0.254) (layer "F.Cu") (net 118) (tstamp 55e84a59-79d4-492d-b26e-803cc292cef4))
+  (segment (start 62.992 30.607) (end 62.992 29.554) (width 0.254) (layer "F.Cu") (net 118) (tstamp b5c7b6e3-3a24-467a-a9e9-0b624c09faa4))
+  (via (at 67.437 43.434) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 118) (tstamp 02039b57-458e-4fef-b826-c7dc66a0cd69))
+  (via (at 68.326 33.02) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 118) (tstamp 0544f892-a682-4288-9413-203c6f70f6a3))
+  (via (at 64.389 33.02) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 118) (tstamp 1f6511a7-5302-4fd9-9285-4b05d4cca9d0))
+  (via (at 62.357 31.242) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 118) (tstamp 39d5ef4a-4ebd-4ea8-8ed8-ba62e599c549))
+  (segment (start 67.437 42.037) (end 70.739 38.735) (width 0.254) (layer "B.Cu") (net 118) (tstamp 09639d18-e464-4aa1-a47c-2f33928ef8d9))
+  (segment (start 70.739 34.544) (end 69.215 33.02) (width 0.254) (layer "B.Cu") (net 118) (tstamp 25c93734-0288-4b96-9725-b6316d4e1779))
+  (segment (start 62.357 32.385) (end 62.357 31.242) (width 0.254) (layer "B.Cu") (net 118) (tstamp 481f175c-40ac-466d-afd6-d865f8a9226a))
+  (segment (start 69.215 33.02) (end 68.326 33.02) (width 0.254) (layer "B.Cu") (net 118) (tstamp 672d5ece-7694-43bc-992a-a06c65de0de9))
+  (segment (start 62.992 33.02) (end 62.357 32.385) (width 0.254) (layer "B.Cu") (net 118) (tstamp a71ef28c-d43d-4cf4-bab9-f9737e79d085))
+  (segment (start 70.739 38.735) (end 70.739 34.544) (width 0.254) (layer "B.Cu") (net 118) (tstamp e81652d7-d3cd-4e45-b7f1-cadf52ab7398))
+  (segment (start 64.389 33.02) (end 62.992 33.02) (width 0.254) (layer "B.Cu") (net 118) (tstamp ef44bb35-4b9b-4484-93c6-a74254d4c69b))
+  (segment (start 67.437 43.434) (end 67.437 42.037) (width 0.254) (layer "B.Cu") (net 118) (tstamp ef8b9df8-b5a6-4c53-a3b5-94e7dc23d75b))
+  (segment (start 65.409 46.097) (end 62.0045 46.097) (width 0.254) (layer "F.Cu") (net 119) (tstamp 2b2f30c0-5366-49a9-bb6f-cfbc17fecb1a))
+  (segment (start 66.7385 44.7675) (end 65.409 46.097) (width 0.254) (layer "F.Cu") (net 119) (tstamp 54f56881-2101-44fd-a2ae-02957df379a1))
+  (segment (start 63.754 33.655) (end 67.564 33.655) (width 0.254) (layer "F.Cu") (net 119) (tstamp 99436dbf-a566-47ec-b9fc-2f919a18506b))
+  (segment (start 61.087 31.242) (end 61.341 30.988) (width 0.254) (layer "F.Cu") (net 119) (tstamp b2de6a17-3c75-433c-8f58-cf8166157904))
+  (segment (start 66.7385 44.196) (end 66.7385 44.7675) (width 0.254) (layer "F.Cu") (net 119) (tstamp cc79d47d-6911-40b9-a60d-31e7356be015))
+  (segment (start 61.341 30.988) (end 61.341 29.554) (width 0.254) (layer "F.Cu") (net 119) (tstamp ce245e33-24c7-4b6f-b47b-875823bcca03))
+  (segment (start 61.087 31.242) (end 61.087 32.639) (width 0.254) (layer "F.Cu") (net 119) (tstamp de59c2cb-11f4-421a-9af1-52876174dacd))
+  (via (at 63.754 33.655) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 119) (tstamp 322a5cd3-de11-4296-925a-8567677ed4fc))
+  (via (at 61.087 31.242) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 119) (tstamp 73a99b71-6832-42b3-b3c8-089f561f23f4))
+  (via (at 67.564 33.655) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 119) (tstamp a77cfbb3-738c-4149-b5c4-c7ad8b600b21))
+  (via (at 66.7385 44.196) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 119) (tstamp f3f6444c-15ac-4530-a99a-100269b2b4af))
+  (segment (start 63.754 33.655) (end 62.103 33.655) (width 0.254) (layer "B.Cu") (net 119) (tstamp 33d31f51-d592-41ec-ae79-07b6163620fb))
+  (segment (start 61.087 32.639) (end 61.087 31.242) (width 0.254) (layer "B.Cu") (net 119) (tstamp 52554fb5-b30d-4d96-8a1b-61b7c5b83e93))
+  (segment (start 62.103 33.655) (end 61.087 32.639) (width 0.254) (layer "B.Cu") (net 119) (tstamp 5cae66d4-ec08-419c-b283-9bdcfc43ea8a))
+  (segment (start 69.063657 33.655) (end 67.564 33.655) (width 0.254) (layer "B.Cu") (net 119) (tstamp 60602e81-1d57-4f13-b63b-dc03d839fa00))
+  (segment (start 70.231 34.822343) (end 69.063657 33.655) (width 0.254) (layer "B.Cu") (net 119) (tstamp 6523acf3-3edb-42c5-9279-652dbea1ea32))
+  (segment (start 70.231 38.481) (end 70.231 34.822343) (width 0.254) (layer "B.Cu") (net 119) (tstamp 9c556bd7-16f1-4cfd-bfe2-1453a4da79bd))
+  (segment (start 66.7385 44.196) (end 66.7385 41.9735) (width 0.254) (layer "B.Cu") (net 119) (tstamp 9c896400-f33c-4d9e-9515-2c793dd5915e))
+  (segment (start 66.7385 41.9735) (end 70.231 38.481) (width 0.254) (layer "B.Cu") (net 119) (tstamp a097d041-649e-4f30-94bb-875aa3faa44e))
+  (segment (start 69.1388 38.5572) (end 68.417 39.279) (width 0.254) (layer "F.Cu") (net 120) (tstamp 09d2ef17-32f6-46e0-b22c-f2e9ef452887))
+  (segment (start 59.69 29.554) (end 59.69 31.115) (width 0.254) (layer "F.Cu") (net 120) (tstamp 28f2b704-81e2-434e-a9d8-650d963dc51b))
+  (segment (start 59.817 33.909) (end 59.817 32.639) (width 0.254) (layer "F.Cu") (net 120) (tstamp 443c16b5-666e-4c0e-b03d-214703405610))
+  (segment (start 68.417 39.279) (end 68.417 41.6845) (width 0.254) (layer "F.Cu") (net 120) (tstamp 50d50d44-6b8c-4ac4-b3c7-fce8f1bfc185))
+  (segment (start 68.326 34.29) (end 60.198 34.29) (width 0.254) (layer "F.Cu") (net 120) (tstamp 7ba95ae2-14e3-4051-9a50-1ca4809bfc6c))
+  (segment (start 59.69 31.115) (end 59.817 31.242) (width 0.254) (layer "F.Cu") (net 120) (tstamp 9cd2f219-61e6-4417-a939-9a5568a9039e))
+  (segment (start 60.198 34.29) (end 59.817 33.909) (width 0.254) (layer "F.Cu") (net 120) (tstamp e07bb8fa-ae3e-447b-850a-cde19ad63898))
+  (segment (start 59.817 31.242) (end 59.817 32.639) (width 0.254) (layer "F.Cu") (net 120) (tstamp e438dbc5-4cd5-469e-9b59-c4169c9e634e))
+  (via (at 68.326 34.29) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 120) (tstamp 8431e69b-294b-4f37-86e7-1d93bf6a5557))
+  (via (at 69.1388 38.5572) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 120) (tstamp fb6eb33c-6ef8-48b1-a835-bf4981620d8d))
+  (segment (start 68.961 34.29) (end 69.723 35.052) (width 0.254) (layer "B.Cu") (net 120) (tstamp 2e65a10f-d34d-44ac-857f-c1ce886cc181))
+  (segment (start 69.723 37.973) (end 69.1388 38.5572) (width 0.254) (layer "B.Cu") (net 120) (tstamp 9a38e36e-6252-4de0-aaff-8ff39ba41362))
+  (segment (start 68.326 34.29) (end 68.961 34.29) (width 0.254) (layer "B.Cu") (net 120) (tstamp b97b4db8-a645-46c6-a0c8-acb36fa96ca4))
+  (segment (start 69.723 35.052) (end 69.723 37.973) (width 0.254) (layer "B.Cu") (net 120) (tstamp c476d24d-c4ca-4232-ac3f-7b7351c229b2))
+  (segment (start 67.5894 34.925) (end 59.563 34.925) (width 0.254) (layer "F.Cu") (net 121) (tstamp 08c571fe-e128-4aa5-8dd8-a88449c9693a))
+  (segment (start 58.039 29.554) (end 58.039 30.734) (width 0.254) (layer "F.Cu") (net 121) (tstamp 429cd62b-b1e7-418c-b8d6-ddc0bd1a6ad9))
+  (segment (start 58.039 30.734) (end 58.547 31.242) (width 0.254) (layer "F.Cu") (net 121) (tstamp 91b9e4bf-f882-422f-af16-ed39f13270e6))
+  (segment (start 58.547 31.242) (end 58.547 32.639) (width 0.254) (layer "F.Cu") (net 121) (tstamp 971784df-e689-46b0-a6af-fb77b0952f6f))
+  (segment (start 68.1228 38.5572) (end 67.917 38.763) (width 0.254) (layer "F.Cu") (net 121) (tstamp 9ccf56cc-7d1e-4eaf-9fbf-cb858307a1bd))
+  (segment (start 58.547 33.909) (end 58.547 32.639) (width 0.254) (layer "F.Cu") (net 121) (tstamp aa29a317-ca96-469c-a1dc-10d62daf9756))
+  (segment (start 59.563 34.925) (end 58.547 33.909) (width 0.254) (layer "F.Cu") (net 121) (tstamp d7c01459-c698-4819-af8b-c53ebb352ba6))
+  (segment (start 67.917 38.763) (end 67.917 41.6845) (width 0.254) (layer "F.Cu") (net 121) (tstamp f4b1ccf0-f32a-4062-88e7-49a4a09ca84d))
+  (via (at 68.1228 38.5572) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 121) (tstamp 7ff4c384-9df2-4bd5-a2c5-a74cbf35dab8))
+  (via (at 67.5894 34.925) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 121) (tstamp e8c54c05-63a9-455d-bdfb-ec9d34d5704d))
+  (segment (start 68.834 34.925) (end 69.215 35.306) (width 0.254) (layer "B.Cu") (net 121) (tstamp 0680d52a-4cf3-4b5e-aa29-47c25e72e752))
+  (segment (start 69.215 37.465) (end 68.1228 38.5572) (width 0.254) (layer "B.Cu") (net 121) (tstamp 2f97df6a-490e-41a5-936e-f8e89931396c))
+  (segment (start 69.215 35.306) (end 69.215 37.465) (width 0.254) (layer "B.Cu") (net 121) (tstamp 3a614698-e785-4b4a-be3c-40c3df7e9a73))
+  (segment (start 67.5894 34.925) (end 68.834 34.925) (width 0.254) (layer "B.Cu") (net 121) (tstamp cf5d7118-3f1b-45e5-b637-42d2c2bbfd2b))
+  (segment (start 43.751 37.846) (end 45.276 37.846) (width 0.508) (layer "F.Cu") (net 126) (tstamp 28bd8755-4a7e-48d9-bbc4-7e9118961183))
+  (segment (start 45.276 36.195) (end 45.276 37.846) (width 0.508) (layer "F.Cu") (net 126) (tstamp ebab73e4-dac5-42ee-a36b-6565d485f08a))
+  (segment (start 43.751 36.195) (end 43.751 37.846) (width 0.508) (layer "F.Cu") (net 126) (tstamp ff397ca9-2d7c-4280-8c9d-00e28937e465))
+  (segment (start 45.276 48.768) (end 43.751 48.768) (width 0.508) (layer "F.Cu") (net 127) (tstamp 576662d5-4cb1-469a-90f6-6f9edf15fd19))
+  (segment (start 43.751 50.419) (end 43.751 48.768) (width 0.508) (layer "F.Cu") (net 127) (tstamp 7aab4931-f373-48a3-9d5e-cad2e517c90a))
+  (segment (start 45.276 50.419) (end 45.276 48.768) (width 0.508) (layer "F.Cu") (net 127) (tstamp fdf58ecf-5c6a-4911-bc2a-df499b898518))
+  (segment (start 45.276 53.975) (end 45.276 55.626) (width 0.508) (layer "F.Cu") (net 128) (tstamp 51922c32-3153-4784-9c44-365e7ca38435))
+  (segment (start 43.751 53.975) (end 43.751 55.626) (width 0.508) (layer "F.Cu") (net 128) (tstamp 670e954e-c5d0-4d4b-99f2-076c96f2a873))
+  (segment (start 43.751 55.626) (end 45.276 55.626) (width 0.508) (layer "F.Cu") (net 128) (tstamp f2c266bb-bba2-4a76-a6b5-a6d6cf7e1306))
+  (segment (start 45.276 68.199) (end 45.276 66.548) (width 0.508) (layer "F.Cu") (net 129) (tstamp 3f2ee35e-5899-4aaf-9133-c58b8fa10d6d))
+  (segment (start 43.751 68.199) (end 43.751 66.548) (width 0.508) (layer "F.Cu") (net 129) (tstamp e1c524a4-4ceb-4be7-b127-0e0663e98ec0))
+  (segment (start 45.276 66.548) (end 43.751 66.548) (width 0.508) (layer "F.Cu") (net 129) (tstamp fc4cc5f6-8415-4574-b8e9-71ba6d2392d1))
+  (segment (start 43.751 73.406) (end 45.276 73.406) (width 0.508) (layer "F.Cu") (net 138) (tstamp 5c0ae6df-df5e-46f7-adbc-b2dd19a33b83))
+  (segment (start 45.276 71.755) (end 45.276 73.406) (width 0.508) (layer "F.Cu") (net 138) (tstamp 738de3c0-3ed4-463f-a2f6-12aa49f6f239))
+  (segment (start 43.751 71.755) (end 43.751 73.406) (width 0.508) (layer "F.Cu") (net 138) (tstamp fa70f8c7-cdb2-46d3-aa4d-4089a3790888))
+  (segment (start 43.751 85.979) (end 43.751 84.328) (width 0.508) (layer "F.Cu") (net 139) (tstamp 402a7f8a-98b1-449c-80ce-7dcf171b45a0))
+  (segment (start 45.276 84.328) (end 43.751 84.328) (width 0.508) (layer "F.Cu") (net 139) (tstamp 7a2319c8-b547-4019-8ef3-7356be9ef4cb))
+  (segment (start 45.276 85.979) (end 45.276 84.328) (width 0.508) (layer "F.Cu") (net 139) (tstamp fc897132-d471-4499-8fc1-58da83a3894c))
+  (segment (start 43.751 89.535) (end 43.751 91.186) (width 0.508) (layer "F.Cu") (net 140) (tstamp 4b8d6cf1-fc91-4493-873f-bf68a41f7d7c))
+  (segment (start 43.751 91.186) (end 45.276 91.186) (width 0.508) (layer "F.Cu") (net 140) (tstamp bc925d3e-9063-464c-b203-0f2185509aea))
+  (segment (start 45.276 89.535) (end 45.276 91.186) (width 0.508) (layer "F.Cu") (net 140) (tstamp f64ef5b3-6ac1-4cee-a2bf-c84af26be453))
+  (segment (start 45.276 103.759) (end 45.276 102.108) (width 0.508) (layer "F.Cu") (net 141) (tstamp 24c32544-98f1-4e8c-99a1-2d5932441d8a))
+  (segment (start 43.751 103.759) (end 43.751 102.108) (width 0.508) (layer "F.Cu") (net 141) (tstamp 2c1ea1c4-d6c7-4c2b-8b03-710a8a65eee6))
+  (segment (start 45.276 102.108) (end 43.751 102.108) (width 0.508) (layer "F.Cu") (net 141) (tstamp 4d2827ee-11ab-44f5-b4f5-f7a3783cee3e))
+  (segment (start 63.373 58.674) (end 67.437 54.61) (width 0.254) (layer "F.Cu") (net 149) (tstamp 08cdc053-d8e3-4e41-aa51-f903d3ace743))
+  (segment (start 80.645 48.768) (end 85.16 44.253) (width 0.254) (layer "F.Cu") (net 149) (tstamp 17afcf0b-1343-47bb-bbfb-b20e6128d0be))
+  (segment (start 64.008 83.884) (end 62.357 82.233) (width 0.254) (layer "F.Cu") (net 149) (tstamp 1d434b3a-387d-4bd0-b568-066aab794bc3))
+  (segment (start 62.357 79.883) (end 62.865 79.375) (width 0.254) (layer "F.Cu") (net 149) (tstamp 2a32598c-51bd-4bf3-a8fb-35392ff18d9d))
+  (segment (start 75.057 52.578) (end 75.057 51.435) (width 0.254) (layer "F.Cu") (net 149) (tstamp 356e79a3-0c26-4255-bd3d-63839d158c4e))
+  (segment (start 62.865 79.375) (end 62.865 67.31) (width 0.254) (layer "F.Cu") (net 149) (tstamp 65cd28e0-0fb4-40ed-9ed9-c5cf4381e5c0))
+  (segment (start 85.16 44.253) (end 86.095 44.253) (width 0.254) (layer "F.Cu") (net 149) (tstamp 68b986c3-f549-4b89-9988-2769c9295a31))
+  (segment (start 73.025 54.61) (end 75.057 52.578) (width 0.254) (layer "F.Cu") (net 149) (tstamp 68e2270d-4520-4c29-978a-fa929ac18b16))
+  (segment (start 67.437 54.61) (end 73.025 54.61) (width 0.254) (layer "F.Cu") (net 149) (tstamp 791502e0-038a-4d1c-a102-01ab6c9f3413))
+  (segment (start 63.353 47.097) (end 62.0045 47.097) (width 0.254) (layer "F.Cu") (net 149) (tstamp 875a06e8-07a4-4c29-a2e8-e7ca00c8418d))
+  (segment (start 67.945 47.498) (end 63.754 47.498) (width 0.254) (layer "F.Cu") (net 149) (tstamp ab8c586a-e3d2-414e-8e94-d383164d27ff))
+  (segment (start 62.357 82.233) (end 62.357 79.883) (width 0.254) (layer "F.Cu") (net 149) (tstamp c684cb39-d77a-4597-9ec2-02ba47f1fd66))
+  (segment (start 63.373 66.802) (end 63.373 58.674) (width 0.254) (layer "F.Cu") (net 149) (tstamp c75a99bd-d944-4c55-8154-530c2850be1d))
+  (segment (start 62.865 67.31) (end 63.373 66.802) (width 0.254) (layer "F.Cu") (net 149) (tstamp c8efa912-bd1e-45cb-8a72-9d24fbe97302))
+  (segment (start 75.057 48.768) (end 80.645 48.768) (width 0.254) (layer "F.Cu") (net 149) (tstamp c92562a6-528e-4d04-919e-b6b52429cfae))
+  (segment (start 63.754 47.498) (end 63.353 47.097) (width 0.254) (layer "F.Cu") (net 149) (tstamp f3f25f61-cce3-44fa-aabe-ba93f8beb912))
+  (via (at 67.945 47.498) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 149) (tstamp 4aca2df4-788f-41a0-b8b3-04a4dee70cb6))
+  (via (at 75.057 48.768) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 149) (tstamp 5951dd66-fbce-48e1-ada8-254f4fbfe48b))
+  (via (at 75.057 51.435) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 149) (tstamp 7664a375-d686-49fb-8fc0-eab21fb1732e))
+  (segment (start 75.057 48.768) (end 70.231 48.768) (width 0.254) (layer "B.Cu") (net 149) (tstamp 398e1e97-d134-4432-8b71-73bcd25fb38e))
+  (segment (start 68.961 47.498) (end 67.945 47.498) (width 0.254) (layer "B.Cu") (net 149) (tstamp 6b696eee-90c5-4db5-95b3-1176d72d1bce))
+  (segment (start 70.231 48.768) (end 68.961 47.498) (width 0.254) (layer "B.Cu") (net 149) (tstamp ce2084a2-c81c-4b43-8395-99b2a735d841))
+  (segment (start 75.057 48.768) (end 75.057 51.435) (width 0.254) (layer "B.Cu") (net 149) (tstamp f0978d1e-9685-4238-a605-5511cc84b633))
+  (segment (start 69.215 58.166) (end 66.929 60.452) (width 0.254) (layer "F.Cu") (net 150) (tstamp 191a6cc7-0932-4572-b1ec-9c91f5c8ecb9))
+  (segment (start 79.629 43.053) (end 79.585 43.097) (width 0.254) (layer "F.Cu") (net 150) (tstamp 326066a9-4576-41ef-8655-3cfb18b11a32))
+  (segment (start 79.629 43.053) (end 79.756 43.053) (width 0.254) (layer "F.Cu") (net 150) (tstamp 3a9da3c6-7a69-4c19-b50a-a0a77f57a48e))
+  (segment (start 67.187 79.76) (end 67.187 91.842) (width 0.254) (layer "F.Cu") (net 150) (tstamp 4adf55ed-a6b3-4070-98e8-02cd09d15083))
+  (segment (start 66.929 60.452) (end 66.929 68.58) (width 0.254) (layer "F.Cu") (net 150) (tstamp 5d7fd7de-1bce-4828-9e06-aab7a69a5839))
+  (segment (start 79.629 53.34) (end 74.803 58.166) (width 0.254) (layer "F.Cu") (net 150) (tstamp 62c72cc8-2556-40e2-a3ce-317ffe4b8847))
+  (segment (start 85.02 37.789) (end 86.106 37.789) (width 0.254) (layer "F.Cu") (net 150) (tstamp 84b8b977-bd64-4ab3-ab14-133dbaaee64f))
+  (segment (start 79.756 43.053) (end 85.02 37.789) (width 0.254) (layer "F.Cu") (net 150) (tstamp 8e5d3819-a704-4540-a8ed-bb3c753a00d9))
+  (segment (start 79.585 43.097) (end 70.3295 43.097) (width 0.254) (layer "F.Cu") (net 150) (tstamp a0cd930b-c229-4357-b37b-dbf7064665ba))
+  (segment (start 74.803 58.166) (end 69.215 58.166) (width 0.254) (layer "F.Cu") (net 150) (tstamp ba3e8a44-9a4c-4767-bbf9-4695b2c4139d))
+  (segment (start 66.421 69.088) (end 66.421 78.994) (width 0.254) (layer "F.Cu") (net 150) (tstamp bdbb8129-1afd-46c4-8a83-66362c60e751))
+  (segment (start 66.929 68.58) (end 66.421 69.088) (width 0.254) (layer "F.Cu") (net 150) (tstamp dc2e7806-5c68-4413-990f-8bf8e573e5fa))
+  (segment (start 66.421 78.994) (end 67.187 79.76) (width 0.254) (layer "F.Cu") (net 150) (tstamp e094caac-eed7-4d65-81b4-0d4cc632e924))
+  (segment (start 79.629 50.8) (end 79.629 53.34) (width 0.254) (layer "F.Cu") (net 150) (tstamp ecdcd609-b011-49c3-aef7-7f7f087a581d))
+  (via (at 79.629 43.053) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 150) (tstamp 0529ff69-ecae-401b-820b-81eb65c49b65))
+  (via (at 79.629 50.8) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 150) (tstamp 9a72f169-1cc8-46d7-bc2b-abf24e66c92e))
+  (segment (start 79.629 43.053) (end 79.629 50.8) (width 0.254) (layer "B.Cu") (net 150) (tstamp 3b6615f2-b1fb-4da2-9a1c-58f465a38f0d))
+  (segment (start 78.994 53.213) (end 74.549 57.658) (width 0.254) (layer "F.Cu") (net 151) (tstamp 0ae50e74-910b-4c16-8914-5b4b5fa2330c))
+  (segment (start 74.803 43.815) (end 79.883 43.815) (width 0.254) (layer "F.Cu") (net 151) (tstamp 1108bca9-6ccf-4abb-bdda-12d1de350128))
+  (segment (start 74.585 43.597) (end 74.803 43.815) (width 0.254) (layer "F.Cu") (net 151) (tstamp 251567bc-d215-4b8b-b861-0147d5117fe7))
+  (segment (start 85.109 38.589) (end 86.106 38.589) (width 0.254) (layer "F.Cu") (net 151) (tstamp 2b36b8f4-f258-41d9-9cc8-b72b9232b67a))
+  (segment (start 66.421 68.326) (end 65.913 68.834) (width 0.254) (layer "F.Cu") (net 151) (tstamp 3e43c4c3-f69a-4ff2-8ef4-37d59f431a98))
+  (segment (start 74.549 57.658) (end 68.961 57.658) (width 0.254) (layer "F.Cu") (net 151) (tstamp 6680f68c-e2ae-43b4-998b-c624fb3cb2e6))
+  (segment (start 70.3295 43.597) (end 74.585 43.597) (width 0.254) (layer "F.Cu") (net 151) (tstamp 6cd7bda6-74ba-4191-b169-621fc821c5b3))
+  (segment (start 79.883 43.815) (end 85.109 38.589) (width 0.254) (layer "F.Cu") (net 151) (tstamp 6f4de046-a71b-4f32-b72e-bec7a9e625cb))
+  (segment (start 65.913 79.248) (end 66.537 79.872) (width 0.254) (layer "F.Cu") (net 151) (tstamp 75eb2e75-cf46-4430-923e-77b3fda96d63))
+  (segment (start 68.961 57.658) (end 66.421 60.198) (width 0.254) (layer "F.Cu") (net 151) (tstamp 761575f9-d22b-4e1e-a41b-a6930179c201))
+  (segment (start 78.994 51.435) (end 78.994 53.213) (width 0.254) (layer "F.Cu") (net 151) (tstamp 7e314afd-2db1-49be-9c99-416539307247))
+  (segment (start 66.537 79.872) (end 66.537 91.842) (width 0.254) (layer "F.Cu") (net 151) (tstamp d0e5b461-27ea-47b8-8dcd-2454d6b3759f))
+  (segment (start 66.421 60.198) (end 66.421 68.326) (width 0.254) (layer "F.Cu") (net 151) (tstamp dc8f65ac-0a96-42a4-9a57-b106329b310b))
+  (segment (start 65.913 68.834) (end 65.913 79.248) (width 0.254) (layer "F.Cu") (net 151) (tstamp e7c47c7b-2243-40a5-8f50-92687085ac79))
+  (via (at 78.994 43.815) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 151) (tstamp 00785c32-6229-416c-b6c4-0e867099c6c7))
+  (via (at 78.994 51.435) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 151) (tstamp 4030de46-1de7-48bc-b6cf-1d51a180ab9a))
+  (segment (start 78.994 43.815) (end 78.994 51.435) (width 0.254) (layer "B.Cu") (net 151) (tstamp f84a656b-da7a-4cda-a0e8-2e94b3ce3ec2))
+  (segment (start 74.295 57.15) (end 68.707 57.15) (width 0.254) (layer "F.Cu") (net 152) (tstamp 24c3e15b-1dd0-45f5-9c02-20093cdfb7b4))
+  (segment (start 74.323 44.097) (end 74.676 44.45) (width 0.254) (layer "F.Cu") (net 152) (tstamp 263d6e4d-ba46-4c20-a3a0-e12cc1ec827e))
+  (segment (start 78.359 50.8) (end 78.359 53.086) (width 0.254) (layer "F.Cu") (net 152) (tstamp 38be9796-eed8-471c-8090-81eaf9a96a1e))
+  (segment (start 65.887 89.18) (end 65.887 91.842) (width 0.254) (layer "F.Cu") (net 152) (tstamp 3e49e461-2b38-48ba-9aeb-e0208c801afd))
+  (segment (start 65.405 79.502) (end 66.04 80.137) (width 0.254) (layer "F.Cu") (net 152) (tstamp 4e04c1a8-6b54-4e38-9844-b5dc46887484))
+  (segment (start 66.04 80.137) (end 66.04 89.027) (width 0.254) (layer "F.Cu") (net 152) (tstamp 5d713e06-0b6e-435d-aca6-9cdf0e78b59b))
+  (segment (start 74.676 44.45) (end 80.137 44.45) (width 0.254) (layer "F.Cu") (net 152) (tstamp 60fb626a-9dea-4ea5-a607-7ce9ff8b354c))
+  (segment (start 65.405 68.58) (end 65.405 79.502) (width 0.254) (layer "F.Cu") (net 152) (tstamp 83a0d4e8-3908-474a-b8b9-177c1cd491b6))
+  (segment (start 78.359 53.086) (end 74.295 57.15) (width 0.254) (layer "F.Cu") (net 152) (tstamp a2287f30-66df-4839-9952-b7bcbf1ae203))
+  (segment (start 66.04 89.027) (end 65.887 89.18) (width 0.254) (layer "F.Cu") (net 152) (tstamp abf7fba2-e36b-4505-bb22-521868417e6b))
+  (segment (start 85.198 39.389) (end 86.106 39.389) (width 0.254) (layer "F.Cu") (net 152) (tstamp af567bdf-bbc5-4dd8-b928-7fb4cd7941f9))
+  (segment (start 65.913 59.944) (end 65.913 68.072) (width 0.254) (layer "F.Cu") (net 152) (tstamp b044f5b1-96aa-4037-81da-9c7515ee6708))
+  (segment (start 80.137 44.45) (end 85.198 39.389) (width 0.254) (layer "F.Cu") (net 152) (tstamp e7db8b9b-c071-4ba2-957c-92cd8400a942))
+  (segment (start 70.3295 44.097) (end 74.323 44.097) (width 0.254) (layer "F.Cu") (net 152) (tstamp ea43731f-59ad-4bff-a656-c8e05e69b40f))
+  (segment (start 68.707 57.15) (end 65.913 59.944) (width 0.254) (layer "F.Cu") (net 152) (tstamp f50d504e-dfa9-49ec-b1ff-491b05baab0a))
+  (segment (start 65.913 68.072) (end 65.405 68.58) (width 0.254) (layer "F.Cu") (net 152) (tstamp fd77e8a7-769b-4c2c-847d-724d9442d3e5))
+  (via (at 78.359 44.45) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 152) (tstamp 25f7e965-2f56-4d3b-9093-b7bc3be46d1d))
+  (via (at 78.359 50.8) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 152) (tstamp 3e179000-2fd1-4e44-9761-597031648e6d))
+  (segment (start 78.359 44.45) (end 78.359 50.8) (width 0.254) (layer "B.Cu") (net 152) (tstamp 0c18b70e-7176-4fff-aac9-be4795696b9b))
+  (segment (start 65.405 67.818) (end 64.897 68.326) (width 0.254) (layer "F.Cu") (net 153) (tstamp 12b64421-2182-4104-91ee-482af4b8e856))
+  (segment (start 85.287 40.189) (end 86.106 40.189) (width 0.254) (layer "F.Cu") (net 153) (tstamp 18997780-d3cc-4495-b067-773313ebc584))
+  (segment (start 70.3295 44.597) (end 74.085342 44.597) (width 0.254) (layer "F.Cu") (net 153) (tstamp 1a5afe9c-23ef-4266-aa52-012b427b6c01))
+  (segment (start 65.237 89.068) (end 65.237 91.842) (width 0.254) (layer "F.Cu") (net 153) (tstamp 37d2e673-c902-411d-bfc9-872a7333a3c8))
+  (segment (start 65.532 88.773) (end 65.237 89.068) (width 0.254) (layer "F.Cu") (net 153) (tstamp 47ffb1cc-0da7-43c8-b177-b1d5e249132a))
+  (segment (start 68.453 56.642) (end 65.405 59.69) (width 0.254) (layer "F.Cu") (net 153) (tstamp 4a3b9954-fc9a-42af-a810-28705f1233dc))
+  (segment (start 65.405 59.69) (end 65.405 67.818) (width 0.254) (layer "F.Cu") (net 153) (tstamp 6cfb1b64-b475-4f79-9e97-1544a6739d47))
+  (segment (start 64.897 79.756) (end 65.532 80.391) (width 0.254) (layer "F.Cu") (net 153) (tstamp 75102fb4-91b5-44ad-99be-32f07b559bda))
+  (segment (start 77.724 51.435) (end 77.724 52.959) (width 0.254) (layer "F.Cu") (net 153) (tstamp 9326c96e-6fe9-4cc6-8608-5704ad616945))
+  (segment (start 65.532 80.391) (end 65.532 88.773) (width 0.254) (layer "F.Cu") (net 153) (tstamp 9933827c-f0fa-477d-8665-eb053be29b62))
+  (segment (start 74.573342 45.085) (end 80.391 45.085) (width 0.254) (layer "F.Cu") (net 153) (tstamp b546b454-4584-4fa2-a729-49285c053eb4))
+  (segment (start 64.897 68.326) (end 64.897 79.756) (width 0.254) (layer "F.Cu") (net 153) (tstamp c806f925-1948-432b-87e2-edeaa4cbd93c))
+  (segment (start 77.724 52.959) (end 74.041 56.642) (width 0.254) (layer "F.Cu") (net 153) (tstamp ce325684-c7bb-49f5-beba-a174feb3e2e1))
+  (segment (start 74.041 56.642) (end 68.453 56.642) (width 0.254) (layer "F.Cu") (net 153) (tstamp d7b83362-823c-4fc9-858b-35e2576bca53))
+  (segment (start 74.085342 44.597) (end 74.573342 45.085) (width 0.254) (layer "F.Cu") (net 153) (tstamp dbefbad6-807f-43d7-9e5d-291b27fde6ff))
+  (segment (start 80.391 45.085) (end 85.287 40.189) (width 0.254) (layer "F.Cu") (net 153) (tstamp fb9a456d-ca4b-4913-9fb3-f31eac0d3f12))
+  (via (at 77.724 45.085) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 153) (tstamp 807eb125-85c5-46bc-a806-d07b4eee5d14))
+  (via (at 77.724 51.435) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 153) (tstamp ceef6046-4939-412b-998b-cc0255f09d78))
+  (segment (start 77.724 45.085) (end 77.724 51.435) (width 0.254) (layer "B.Cu") (net 153) (tstamp 6459055d-aa85-4c54-b872-ef48aa70cf40))
+  (segment (start 64.897 59.436) (end 64.897 67.564) (width 0.254) (layer "F.Cu") (net 154) (tstamp 05e6d24f-a57c-41d1-9e66-7605655d227d))
+  (segment (start 65.024 88.519) (end 64.587 88.956) (width 0.254) (layer "F.Cu") (net 154) (tstamp 0f1e4e03-8f02-4c52-b595-e9f643ff33dd))
+  (segment (start 64.897 67.564) (end 64.389 68.072) (width 0.254) (layer "F.Cu") (net 154) (tstamp 110718cb-4dc6-4f95-ae0b-67e4c9860b20))
+  (segment (start 73.787 56.134) (end 68.199 56.134) (width 0.254) (layer "F.Cu") (net 154) (tstamp 12476dd6-7c0f-4729-a8fc-f8efbab0164e))
+  (segment (start 77.089 52.832) (end 73.787 56.134) (width 0.254) (layer "F.Cu") (net 154) (tstamp 1a127ece-b2ff-4d0d-9ad2-4fface29d322))
+  (segment (start 77.089 50.8) (end 77.089 52.832) (width 0.254) (layer "F.Cu") (net 154) (tstamp 1a729a0f-3be8-47df-9569-d67a0ff55f0a))
+  (segment (start 64.587 88.956) (end 64.587 91.842) (width 0.254) (layer "F.Cu") (net 154) (tstamp 28ec4386-a3d4-4bb1-8d72-bf1f5f970141))
+  (segment (start 77.089 45.72) (end 81.026 45.72) (width 0.254) (layer "F.Cu") (net 154) (tstamp 4eb21fad-3bce-469e-9488-5a05a5394b56))
+  (segment (start 65.024 80.645) (end 65.024 88.519) (width 0.254) (layer "F.Cu") (net 154) (tstamp 6b3ee874-2e29-4e38-aa3c-93e6d8c7ce61))
+  (segment (start 81.026 45.72) (end 84.893 41.853) (width 0.254) (layer "F.Cu") (net 154) (tstamp 6cf0c49e-2991-4a23-9f5b-e5a08afe599c))
+  (segment (start 64.389 80.01) (end 65.024 80.645) (width 0.254) (layer "F.Cu") (net 154) (tstamp 8429e06f-d0f2-45de-bf9a-91eee4b9bf4f))
+  (segment (start 68.199 56.134) (end 64.897 59.436) (width 0.254) (layer "F.Cu") (net 154) (tstamp a192275a-e85e-403f-92bf-a0d8aedf6ed0))
+  (segment (start 84.893 41.853) (end 86.095 41.853) (width 0.254) (layer "F.Cu") (net 154) (tstamp da819273-0535-4680-8ced-3e065308f846))
+  (segment (start 64.389 68.072) (end 64.389 80.01) (width 0.254) (layer "F.Cu") (net 154) (tstamp db822f11-ad9d-408c-af30-efd2edfdecfe))
+  (segment (start 74.422 45.72) (end 73.799 45.097) (width 0.254) (layer "F.Cu") (net 154) (tstamp e4ce128b-534f-44fe-923f-8c4f1d26bf66))
+  (segment (start 73.799 45.097) (end 70.3295 45.097) (width 0.254) (layer "F.Cu") (net 154) (tstamp e55fbb8f-05ea-4aaa-a896-b5c5581d7a40))
+  (segment (start 77.089 45.72) (end 74.422 45.72) (width 0.254) (layer "F.Cu") (net 154) (tstamp f143519c-d45e-4a02-9ed7-22098306efde))
+  (via (at 77.089 45.72) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 154) (tstamp 9a9e7778-5e62-4bc3-a92e-87c966b99c12))
+  (via (at 77.089 50.8) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 154) (tstamp f11eb200-1f9d-4553-8471-4cdef8fc7a28))
+  (segment (start 77.089 45.72) (end 77.089 50.8) (width 0.254) (layer "B.Cu") (net 154) (tstamp 1e276e33-e6cf-40eb-8ebc-f53eb62c25df))
+  (segment (start 73.537 45.597) (end 70.3295 45.597) (width 0.254) (layer "F.Cu") (net 155) (tstamp 02bc0835-d648-4f73-98bb-942b7e4ffcf0))
+  (segment (start 73.533 55.626) (end 67.945 55.626) (width 0.254) (layer "F.Cu") (net 155) (tstamp 306e62f2-b733-4fd5-9b78-23febfd9d87b))
+  (segment (start 76.454 46.355) (end 81.28 46.355) (width 0.254) (layer "F.Cu") (net 155) (tstamp 36a026ae-ee96-47d7-869a-d7d24480ad6a))
+  (segment (start 64.389 67.31) (end 63.881 67.818) (width 0.254) (layer "F.Cu") (net 155) (tstamp 4a1210da-dbb5-4cc0-96ec-0cf7a6fb0127))
+  (segment (start 81.28 46.355) (end 84.982 42.653) (width 0.254) (layer "F.Cu") (net 155) (tstamp 4ae5846a-78ee-4e15-8ec1-4fa613ef9efc))
+  (segment (start 84.982 42.653) (end 86.095 42.653) (width 0.254) (layer "F.Cu") (net 155) (tstamp 65498cf4-f899-4773-a478-833b056de5d1))
+  (segment (start 63.287 88.224) (end 63.287 91.842) (width 0.254) (layer "F.Cu") (net 155) (tstamp 85641512-5db7-4440-be1d-07aa1cee8b49))
+  (segment (start 76.454 51.435) (end 76.454 52.705) (width 0.254) (layer "F.Cu") (net 155) (tstamp 8bb444a4-0e6f-4ec9-b85e-22f194d06a1c))
+  (segment (start 63.5 88.011) (end 63.287 88.224) (width 0.254) (layer "F.Cu") (net 155) (tstamp 8eb3093d-94ed-4ad5-ab81-583768f3d9c6))
+  (segment (start 76.454 52.705) (end 73.533 55.626) (width 0.254) (layer "F.Cu") (net 155) (tstamp 96f95503-32eb-4137-892a-06bcf31d908c))
+  (segment (start 64.389 59.182) (end 64.389 67.31) (width 0.254) (layer "F.Cu") (net 155) (tstamp bd0a70f5-6021-46d6-90eb-06de7d2612aa))
+  (segment (start 67.945 55.626) (end 64.389 59.182) (width 0.254) (layer "F.Cu") (net 155) (tstamp ddb33938-dbfa-43f2-85de-111d8b713e5f))
+  (segment (start 74.295 46.355) (end 73.537 45.597) (width 0.254) (layer "F.Cu") (net 155) (tstamp de13f658-57c3-48d2-9ed4-e242b7eb5476))
+  (segment (start 76.454 46.355) (end 74.295 46.355) (width 0.254) (layer "F.Cu") (net 155) (tstamp e11ff96f-a9cb-447b-95f7-a887d25172fa))
+  (segment (start 63.881 67.818) (end 63.881 80.899) (width 0.254) (layer "F.Cu") (net 155) (tstamp fd93cafc-a1bb-4a0a-8c88-f6b33e20e2ea))
+  (via (at 63.5 88.011) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 155) (tstamp 1263eb6c-3cd3-43cb-9337-706fd825528b))
+  (via (at 63.881 80.899) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 155) (tstamp d7d5a7c4-c1c6-47e0-aae1-cc5c7c2657b4))
+  (via (at 76.454 51.435) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 155) (tstamp e356a6c2-7dab-4b7a-a4e8-dcbeb0104ea4))
+  (via (at 76.454 46.355) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 155) (tstamp ee38fee3-ea83-41cd-a1f0-4b0adfec92b4))
+  (segment (start 63.881 87.63) (end 63.881 80.899) (width 0.254) (layer "B.Cu") (net 155) (tstamp 1da4575f-fcbf-45fb-a3f9-3cfb13767fcd))
+  (segment (start 63.5 88.011) (end 63.881 87.63) (width 0.254) (layer "B.Cu") (net 155) (tstamp 22e9afbe-d741-48ba-ac2a-dd109ca69d7d))
+  (segment (start 76.454 46.355) (end 76.454 51.435) (width 0.254) (layer "B.Cu") (net 155) (tstamp e14d69dd-18ce-4ec4-8d9d-4599bee6375c))
+  (segment (start 73.279 55.118) (end 67.691 55.118) (width 0.254) (layer "F.Cu") (net 156) (tstamp 1ac3f9ef-1c65-4de9-8746-1f1e14c73e4e))
+  (segment (start 75.819 46.99) (end 74.172 46.99) (width 0.254) (layer "F.Cu") (net 156) (tstamp 2f6a6a59-bd98-4ebe-a047-d71cc687ea22))
+  (segment (start 63.881 67.056) (end 63.373 67.564) (width 0.254) (layer "F.Cu") (net 156) (tstamp 3214abb8-e4fa-45d6-91c4-0c6cad18c646))
+  (segment (start 75.819 52.578) (end 73.279 55.118) (width 0.254) (layer "F.Cu") (net 156) (tstamp 32b3a672-b060-4aba-b9ea-de7c7050b1e8))
+  (segment (start 63.246 87.122) (end 62.637 87.731) (width 0.254) (layer "F.Cu") (net 156) (tstamp 3c2e2325-1116-4e0f-8738-a53a4c0087d7))
+  (segment (start 81.534 46.99) (end 85.071 43.453) (width 0.254) (layer "F.Cu") (net 156) (tstamp 46ccf328-7190-447b-bc8c-f54745646ed4))
+  (segment (start 75.819 50.8) (end 75.819 52.578) (width 0.254) (layer "F.Cu") (net 156) (tstamp 55121327-9418-4384-a5e8-ec2afad398ef))
+  (segment (start 63.881 58.928) (end 63.881 67.056) (width 0.254) (layer "F.Cu") (net 156) (tstamp 57ade377-1763-42fe-87e1-880907c2796a))
+  (segment (start 74.172 46.99) (end 73.279 46.097) (width 0.254) (layer "F.Cu") (net 156) (tstamp 60f098e5-f22f-44f7-becf-38fe0a254464))
+  (segment (start 85.071 43.453) (end 86.095 43.453) (width 0.254) (layer "F.Cu") (net 156) (tstamp 68fca326-f9d0-49bb-ae3b-efc33075e964))
+  (segment (start 63.246 80.264) (end 63.246 81.661) (width 0.254) (layer "F.Cu") (net 156) (tstamp 6bea062c-36d2-42f8-872f-66aac3a8c181))
+  (segment (start 63.373 67.564) (end 63.373 80.137) (width 0.254) (layer "F.Cu") (net 156) (tstamp 6c0393fe-1a57-454c-9d8b-54a0132c0bf0))
+  (segment (start 67.691 55.118) (end 63.881 58.928) (width 0.254) (layer "F.Cu") (net 156) (tstamp 75e502cb-34dd-4802-a3aa-77709ed3dcd0))
+  (segment (start 75.819 46.99) (end 81.534 46.99) (width 0.254) (layer "F.Cu") (net 156) (tstamp 9e74c83d-2376-48c4-836c-35ea2f2f9c9f))
+  (segment (start 73.279 46.097) (end 70.3295 46.097) (width 0.254) (layer "F.Cu") (net 156) (tstamp bda75d19-b7c8-4cb6-b012-90c23cff5275))
+  (segment (start 63.246 86.614) (end 63.246 87.122) (width 0.254) (layer "F.Cu") (net 156) (tstamp c123d912-e695-421f-9f2d-2625e35eb572))
+  (segment (start 62.637 87.731) (end 62.637 91.842) (width 0.254) (layer "F.Cu") (net 156) (tstamp ea6cf400-12fb-452c-afe5-c6f9d3ab9779))
+  (segment (start 63.373 80.137) (end 63.246 80.264) (width 0.254) (layer "F.Cu") (net 156) (tstamp f6fe79d2-8e69-4320-9821-83f7312d5e8c))
+  (via (at 63.246 86.614) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 156) (tstamp 29842d7a-3fc6-43f8-a231-2a4b38d090de))
+  (via (at 75.819 50.8) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 156) (tstamp 2c6944d9-f7eb-44f7-8c8b-c7e75389764a))
+  (via (at 75.819 46.99) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 156) (tstamp 78277f12-e551-43d3-a8a5-cc736b968c1f))
+  (via (at 63.246 81.661) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 156) (tstamp cf676540-d84d-43c0-a22f-ee525f5f4827))
+  (segment (start 75.819 50.8) (end 75.819 46.99) (width 0.254) (layer "B.Cu") (net 156) (tstamp a1de4266-2635-489c-b2d0-9cc91dbfb541))
+  (segment (start 63.246 81.661) (end 63.246 86.614) (width 0.254) (layer "B.Cu") (net 156) (tstamp dab1d18c-9496-48ab-8eb7-6fc971fd0920))
+  (segment (start 83.185 51.308) (end 75.311 59.182) (width 0.254) (layer "F.Cu") (net 157) (tstamp 0c827c65-7dfd-4aef-99b3-3b8e8e5728e9))
+  (segment (start 67.437 78.486) (end 68.326 79.375) (width 0.254) (layer "F.Cu") (net 157) (tstamp 35d79ea8-11ce-4d75-9adc-4c33bca5e623))
+  (segment (start 65.913 94.615) (end 65.237 95.291) (width 0.254) (layer "F.Cu") (net 157) (tstamp 38f9ee6e-f860-4021-852c-720d21255691))
+  (segment (start 67.945 69.088) (end 67.437 69.596) (width 0.254) (layer "F.Cu") (net 157) (tstamp 3a4f3a11-8c45-4cd4-b130-29d6227863a6))
+  (segment (start 86.095 46.717) (end 84.855 46.717) (width 0.254) (layer "F.Cu") (net 157) (tstamp 3e3972d8-2370-4971-a7e5-df6b2c8ca29a))
+  (segment (start 68.326 93.6625) (end 67.3735 94.615) (width 0.254) (layer "F.Cu") (net 157) (tstamp 57b677d5-b835-4242-b8a8-b2bb50049c8d))
+  (segment (start 69.723 59.182) (end 67.945 60.96) (width 0.254) (layer "F.Cu") (net 157) (tstamp 5b50dda3-bc05-43f0-89db-5975df87395a))
+  (segment (start 67.3735 94.615) (end 65.913 94.615) (width 0.254) (layer "F.Cu") (net 157) (tstamp 5d317ebf-9223-46c3-a321-ef187edd6446))
+  (segment (start 84.855 46.717) (end 84.836 46.736) (width 0.254) (layer "F.Cu") (net 157) (tstamp 7e5bfce3-5586-4e1a-afb9-5805baa5beb5))
+  (segment (start 65.237 95.291) (end 65.237 97.642) (width 0.254) (layer "F.Cu") (net 157) (tstamp 9c490e50-5a59-4a6a-a350-2fa908cdcee4))
+  (segment (start 83.185 50.8) (end 83.185 51.308) (width 0.254) (layer "F.Cu") (net 157) (tstamp c16c9b78-41dc-4651-9755-afeba2a3c3c9))
+  (segment (start 75.311 59.182) (end 69.723 59.182) (width 0.254) (layer "F.Cu") (net 157) (tstamp c2915919-8c9a-4903-bdcd-493976079906))
+  (segment (start 67.945 60.96) (end 67.945 69.088) (width 0.254) (layer "F.Cu") (net 157) (tstamp c68e7869-2280-4b41-b694-24b3405cf2df))
+  (segment (start 67.437 69.596) (end 67.437 78.486) (width 0.254) (layer "F.Cu") (net 157) (tstamp e4706ec6-990f-481f-8f84-786b306dc82f))
+  (segment (start 68.326 79.375) (end 68.326 93.6625) (width 0.254) (layer "F.Cu") (net 157) (tstamp f4e5ea60-3a87-412c-bfaa-6512b400379b))
+  (via (at 83.185 50.8) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 157) (tstamp a94f730e-96c3-404d-92ca-0aaa5b31f172))
+  (via (at 84.836 46.736) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 157) (tstamp e4b0ebf7-5afb-4aaa-afed-a554b26836f4))
+  (segment (start 83.185 50.8) (end 83.185 48.387) (width 0.254) (layer "B.Cu") (net 157) (tstamp 29142969-3d71-4f57-920f-081c94075cd8))
+  (segment (start 83.185 48.387) (end 84.836 46.736) (width 0.254) (layer "B.Cu") (net 157) (tstamp 40f76fa9-d436-4e97-a0f5-22ecd38d794d))
+  (segment (start 84.055 47.517) (end 86.095 47.517) (width 0.254) (layer "F.Cu") (net 158) (tstamp 013fe49f-2c84-422b-828b-192bc9041b62))
+  (segment (start 67.056 94.107) (end 67.818 93.345) (width 0.254) (layer "F.Cu") (net 158) (tstamp 0e6ba8ea-5513-4886-9352-73925d475a18))
+  (segment (start 82.423 49.149) (end 84.055 47.517) (width 0.254) (layer "F.Cu") (net 158) (tstamp 1e25671c-9573-4202-aec7-385e800b1f1d))
+  (segment (start 67.437 60.706) (end 69.469 58.674) (width 0.254) (layer "F.Cu") (net 158) (tstamp 1e587815-f0c5-40c6-b490-0a184f8ca6fe))
+  (segment (start 67.818 79.629) (end 66.929 78.74) (width 0.254) (layer "F.Cu") (net 158) (tstamp 1e5b8460-d645-4788-9274-e9c2b73787b7))
+  (segment (start 66.929 78.74) (end 66.929 69.342) (width 0.254) (layer "F.Cu") (net 158) (tstamp 434ef878-4271-4113-83d5-8084b15e64b5))
+  (segment (start 67.437 68.834) (end 67.437 60.706) (width 0.254) (layer "F.Cu") (net 158) (tstamp 5a01e790-bc81-4607-9b38-7817981882ab))
+  (segment (start 64.587 97.642) (end 64.587 95.1155) (width 0.254) (layer "F.Cu") (net 158) (tstamp 63c4ac4e-338a-425d-b722-e7107109b972))
+  (segment (start 75.057 58.674) (end 82.423 51.308) (width 0.254) (layer "F.Cu") (net 158) (tstamp 658f582c-bc27-48d6-8383-d42eff06914f))
+  (segment (start 64.587 95.1155) (end 65.5955 94.107) (width 0.254) (layer "F.Cu") (net 158) (tstamp 85c95fe5-4d69-45d3-9763-99b6f018262b))
+  (segment (start 82.423 51.308) (end 82.423 49.149) (width 0.254) (layer "F.Cu") (net 158) (tstamp 9480bd7e-1685-4825-b605-6e3e431cc796))
+  (segment (start 69.469 58.674) (end 75.057 58.674) (width 0.254) (layer "F.Cu") (net 158) (tstamp 9f65840b-560d-42c3-b03c-199e076c6d4b))
+  (segment (start 65.5955 94.107) (end 67.056 94.107) (width 0.254) (layer "F.Cu") (net 158) (tstamp ae82800a-c163-447d-bce9-f0347c0d58f8))
+  (segment (start 66.929 69.342) (end 67.437 68.834) (width 0.254) (layer "F.Cu") (net 158) (tstamp bccd008d-ead2-42e8-9678-80be64887b02))
+  (segment (start 67.818 93.345) (end 67.818 79.629) (width 0.254) (layer "F.Cu") (net 158) (tstamp e195c682-8014-4488-a19b-ddfaeef2c5b4))
+  (segment (start 84.385 45.917) (end 86.095 45.917) (width 0.254) (layer "F.Cu") (net 159) (tstamp 09c0bb30-b6a5-4080-a12f-888dcdfacc31))
+  (segment (start 68.58 48.26) (end 65.405 48.26) (width 0.254) (layer "F.Cu") (net 159) (tstamp 10a6462b-bd66-4a79-a4b1-62a719be16dc))
+  (segment (start 74.295 49.53) (end 80.772 49.53) (width 0.254) (layer "F.Cu") (net 159) (tstamp 214eb730-6d56-49e1-a692-1534bd3f4989))
+  (segment (start 65.405 48.26) (end 64.917 48.748) (width 0.254) (layer "F.Cu") (net 159) (tstamp 912405e7-b904-4528-a0ef-43c17a560174))
+  (segment (start 80.772 49.53) (end 84.385 45.917) (width 0.254) (layer "F.Cu") (net 159) (tstamp ec5f6379-89d9-428a-ab10-c462a4f09a0e))
+  (segment (start 64.917 48.748) (end 64.917 50.0095) (width 0.254) (layer "F.Cu") (net 159) (tstamp fd1040ec-d59e-4c7b-8a76-7626c8163e38))
+  (via (at 68.58 48.26) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 159) (tstamp 71be39c0-f7fb-4d64-970c-5995d8a71e52))
+  (via (at 74.295 49.53) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 159) (tstamp c35ed318-60b0-4677-a7f0-4f0fc7600373))
+  (segment (start 74.295 49.53) (end 69.85 49.53) (width 0.254) (layer "B.Cu") (net 159) (tstamp 1b90ce25-f1f0-4ed0-b95e-9930c407f254))
+  (segment (start 69.85 49.53) (end 68.58 48.26) (width 0.254) (layer "B.Cu") (net 159) (tstamp 67b463ed-22df-4494-a9dd-b6d6fbf7cb67))
+  (segment (start 69.743 115.209) (end 70.358 115.824) (width 0.254) (layer "F.Cu") (net 163) (tstamp 103dada2-6cce-479a-8e99-9a3725e80218))
+  (segment (start 70.358 115.824) (end 78.994 115.824) (width 0.254) (layer "F.Cu") (net 163) (tstamp 77365422-b612-46cf-9065-e1e5429df98f))
+  (segment (start 78.994 115.824) (end 79.883 114.935) (width 0.254) (layer "F.Cu") (net 163) (tstamp 9db3c756-c5d2-4e3f-b3c1-f4297d088376))
+  (segment (start 69.743 112.541) (end 69.743 115.209) (width 0.254) (layer "F.Cu") (net 163) (tstamp 9fc451d9-2a13-476f-ba25-52b661ead7f2))
+  (segment (start 79.883 114.935) (end 79.883 113.601) (width 0.254) (layer "F.Cu") (net 163) (tstamp cd8e5a20-a0a3-4dfc-b7a5-a6f361aa22c2))
+  (segment (start 77.724 115.316) (end 78.232 114.808) (width 0.254) (layer "F.Cu") (net 165) (tstamp 21e89539-a7ce-49d8-b380-8ea153d881a9))
+  (segment (start 72.743 112.541) (end 72.743 114.78) (width 0.254) (layer "F.Cu") (net 165) (tstamp 6db40b6d-0814-42a2-b936-ccac2beb9384))
+  (segment (start 73.279 115.316) (end 77.724 115.316) (width 0.254) (layer "F.Cu") (net 165) (tstamp 94fc6e20-64c6-4dbc-b5a5-89c8d7720650))
+  (segment (start 78.232 114.808) (end 78.232 113.601) (width 0.254) (layer "F.Cu") (net 165) (tstamp f10ab766-26d4-42c1-90ff-9f50d0294b1d))
+  (segment (start 72.743 114.78) (end 73.279 115.316) (width 0.254) (layer "F.Cu") (net 165) (tstamp fcbc9123-e12d-46ca-a704-f1e076771240))
+  (segment (start 78.74 25.273) (end 78.74 26.353) (width 0.254) (layer "F.Cu") (net 167) (tstamp 02de3ecd-004f-4344-b71f-3f8009adb6a2))
+  (segment (start 72.771 24.638) (end 78.105 24.638) (width 0.254) (layer "F.Cu") (net 167) (tstamp 35975f65-f5ab-478a-a06b-72e8bb60f5e0))
+  (segment (start 72.25 25.159) (end 72.771 24.638) (width 0.254) (layer "F.Cu") (net 167) (tstamp 7f23a7e0-03a2-4b46-a88d-85fec2c628ef))
+  (segment (start 78.105 24.638) (end 78.74 25.273) (width 0.254) (layer "F.Cu") (net 167) (tstamp bcea42e5-ef5d-4ad0-9a6b-f0a2c3ff2800))
+  (segment (start 72.25 27.488) (end 72.25 25.159) (width 0.254) (layer "F.Cu") (net 167) (tstamp d500c5d2-0434-4e3f-ae8e-d8988d329f2f))
+  (segment (start 80.518 26.353) (end 80.518 24.892) (width 0.254) (layer "F.Cu") (net 169) (tstamp 1ebd37d8-7743-4f0f-ae9c-607a6429fbf2))
+  (segment (start 79.756 24.13) (end 69.85 24.13) (width 0.254) (layer "F.Cu") (net 169) (tstamp 3e1d5b26-1be4-4382-b8b9-116f30826c3c))
+  (segment (start 69.25 24.73) (end 69.25 27.488) (width 0.254) (layer "F.Cu") (net 169) (tstamp 47075870-0877-488b-95ac-2499ec30c23b))
+  (segment (start 80.518 24.892) (end 79.756 24.13) (width 0.254) (layer "F.Cu") (net 169) (tstamp 4e2f90ae-a98a-4c99-b810-937edfb8dc6f))
+  (segment (start 69.85 24.13) (end 69.25 24.73) (width 0.254) (layer "F.Cu") (net 169) (tstamp a6b03da8-2f97-4321-a329-2066116eec75))
+  (segment (start 78.74 86.995) (end 79.883 85.852) (width 0.254) (layer "F.Cu") (net 178) (tstamp 358a3a07-c77f-4cbf-a81e-f39eab7bb79b))
+  (segment (start 74.422 86.995) (end 78.74 86.995) (width 0.254) (layer "F.Cu") (net 178) (tstamp a5fb7ac3-54e4-4e62-bec8-87a39d24c46a))
+  (segment (start 62.992 93.345) (end 62.992 94.234) (width 0.254) (layer "F.Cu") (net 178) (tstamp a730549d-55cd-493c-88b6-ae8e22601326))
+  (segment (start 62.992 94.234) (end 61.987 95.239) (width 0.254) (layer "F.Cu") (net 178) (tstamp b596165b-e01e-40a3-a681-1a0eb97e5eb9))
+  (segment (start 61.987 95.239) (end 61.987 97.642) (width 0.254) (layer "F.Cu") (net 178) (tstamp b79bd797-8b1d-4b05-8b55-5a061515dc17))
+  (segment (start 79.883 85.852) (end 79.883 84.012) (width 0.254) (layer "F.Cu") (net 178) (tstamp dd288c99-fab7-48b5-a10a-64924f741362))
+  (via (at 62.992 93.345) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 178) (tstamp 7ac621b7-1401-475d-8b2b-40ab5388c8ee))
+  (via (at 74.422 86.995) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 178) (tstamp c9500a19-c9de-4974-9573-c6593eb072d3))
+  (segment (start 69.469 89.662) (end 71.755 89.662) (width 0.254) (layer "B.Cu") (net 178) (tstamp 24da6517-9cbd-410f-86a8-b5e0b74061c6))
+  (segment (start 62.992 93.345) (end 63.246 93.599) (width 0.254) (layer "B.Cu") (net 178) (tstamp 577ed374-f60d-4101-b3b6-545125a02acb))
+  (segment (start 63.246 93.599) (end 65.532 93.599) (width 0.254) (layer "B.Cu") (net 178) (tstamp 6cb8f5eb-578e-4737-bfee-c5ee0fe675ed))
+  (segment (start 65.532 93.599) (end 69.469 89.662) (width 0.254) (layer "B.Cu") (net 178) (tstamp bc7717b2-2a28-4c67-b3f8-495162f7e282))
+  (segment (start 71.755 89.662) (end 74.422 86.995) (width 0.254) (layer "B.Cu") (net 178) (tstamp e796d438-9b56-4db1-ac70-b17831501b0b))
+  (segment (start 86.77 83.185) (end 86.77 82.042) (width 0.254) (layer "F.Cu") (net 181) (tstamp 2f0970d1-8732-466f-8bcd-f3a814447182))
+  (segment (start 83.987 84.055) (end 85.9 84.055) (width 0.254) (layer "F.Cu") (net 181) (tstamp 325969a2-d73e-4c20-9026-9d5f2dbd36f3))
+  (segment (start 92.3824 81.6356) (end 99.4664 81.6356) (width 0.254) (layer "F.Cu") (net 181) (tstamp 3e56f958-4c7d-4f2f-9795-2422c6f0263e))
+  (segment (start 92.1906 81.4438) (end 92.3824 81.6356) (width 0.254) (layer "F.Cu") (net 181) (tstamp 65d75b09-ae10-4c8c-ac2c-f1e58ab475f6))
+  (segment (start 100.076 86.64) (end 101.306 87.87) (width 0.254) (layer "F.Cu") (net 181) (tstamp 72958795-a56a-4452-8a49-b0a195e6ae89))
+  (segment (start 100.076 82.2452) (end 100.076 86.64) (width 0.254) (layer "F.Cu") (net 181) (tstamp ad5f35a9-95e8-4bf2-9fca-cc3e327e7ca8))
+  (segment (start 86.77 82.042) (end 88.675 80.137) (width 0.254) (layer "F.Cu") (net 181) (tstamp b2093412-58d3-4982-9f58-8d5180b90ec6))
+  (segment (start 89.9818 81.4438) (end 92.1906 81.4438) (width 0.254) (layer "F.Cu") (net 181) (tstamp cbcc62d9-34be-475e-84d3-fcac2932528e))
+  (segment (start 99.4664 81.6356) (end 100.076 82.2452) (width 0.254) (layer "F.Cu") (net 181) (tstamp cec30648-9a4c-4aa2-814a-ab15176f2f5b))
+  (segment (start 85.9 84.055) (end 86.77 83.185) (width 0.254) (layer "F.Cu") (net 181) (tstamp d21bbe8d-e753-4f08-8f03-3e771bfc18ef))
+  (segment (start 88.675 80.137) (end 89.9818 81.4438) (width 0.254) (layer "F.Cu") (net 181) (tstamp ffab03fd-15fb-41b3-bd02-5a3811377045))
+  (segment (start 100.022 89.154) (end 101.306 87.87) (width 0.254) (layer "B.Cu") (net 181) (tstamp 4450ece4-ab25-4bf0-adac-25f25c381f65))
+  (segment (start 96.226 95.377) (end 97.4852 94.1178) (width 0.254) (layer "B.Cu") (net 181) (tstamp 69801413-3cfe-4173-8249-0e4789b052aa))
+  (segment (start 97.4852 89.7128) (end 98.044 89.154) (width 0.254) (layer "B.Cu") (net 181) (tstamp 7e2fb019-e3fb-4840-9d03-c73a9f085f3d))
+  (segment (start 98.044 89.154) (end 100.022 89.154) (width 0.254) (layer "B.Cu") (net 181) (tstamp c754cd50-2415-4a94-9102-6d7fa607aa5e))
+  (segment (start 97.4852 94.1178) (end 97.4852 89.7128) (width 0.254) (layer "B.Cu") (net 181) (tstamp ef93f8dc-a53d-489e-8d44-e25ec79244af))
+  (segment (start 96.9264 84.1248) (end 97.536 84.7344) (width 0.254) (layer "F.Cu") (net 182) (tstamp 16dc9d6e-b2bc-49d1-98d9-dcba17a120e8))
+  (segment (start 86.497 84.855) (end 88.675 82.677) (width 0.254) (layer "F.Cu") (net 182) (tstamp 1b6bf327-9c1d-46e0-a213-f33a0ddadacc))
+  (segment (start 97.536 86.6) (end 98.806 87.87) (width 0.254) (layer "F.Cu") (net 182) (tstamp 2174ae2e-f568-4cfe-b076-97b9b224b53f))
+  (segment (start 92.5068 83.9216) (end 92.964 83.9216) (width 0.254) (layer "F.Cu") (net 182) (tstamp 2a2a9a9b-f789-43ee-8817-e1a7fc5b23e2))
+  (segment (start 89.9196 83.9216) (end 92.5068 83.9216) (width 0.254) (layer "F.Cu") (net 182) (tstamp 3e687fb1-de31-4e84-8517-e83d356f5c5a))
+  (segment (start 93.1672 84.1248) (end 96.9264 84.1248) (width 0.254) (layer "F.Cu") (net 182) (tstamp 5b0bcef7-c66a-42c7-bcdc-2dcd24556a52))
+  (segment (start 92.964 83.9216) (end 93.1672 84.1248) (width 0.254) (layer "F.Cu") (net 182) (tstamp 5d9bdf9d-8b03-4222-bcdc-ce88ddfd8477))
+  (segment (start 97.536 84.7344) (end 97.536 86.6) (width 0.254) (layer "F.Cu") (net 182) (tstamp 998b8743-1cd0-43ba-b7f2-d7f9a698884c))
+  (segment (start 88.675 82.677) (end 89.9196 83.9216) (width 0.254) (layer "F.Cu") (net 182) (tstamp c4d64ead-7373-404e-95ed-2e9934949f89))
+  (segment (start 83.987 84.855) (end 86.497 84.855) (width 0.254) (layer "F.Cu") (net 182) (tstamp db514eac-0634-46b7-b8e2-49f8849b5478))
+  (via (at 92.5068 83.9216) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 182) (tstamp 74c392fa-a2ed-4526-b653-a007c7fbc6c7))
+  (segment (start 92.5068 92.5068) (end 92.5068 83.9216) (width 0.254) (layer "B.Cu") (net 182) (tstamp 73aad059-69d3-4dfe-9eed-ed190e72535d))
+  (segment (start 93.726 95.377) (end 92.5068 94.1578) (width 0.254) (layer "B.Cu") (net 182) (tstamp a21166cc-8a3e-4563-884d-202f649aeffa))
+  (segment (start 92.5068 94.1578) (end 92.5068 92.5068) (width 0.254) (layer "B.Cu") (net 182) (tstamp abee6c2b-37f1-4d25-873c-15ae36bfb62c))
+  (segment (start 94.996 96.647) (end 94.996 99.107) (width 0.254) (layer "F.Cu") (net 183) (tstamp 05fa93e3-e496-408f-acd0-6e388a4e7cef))
+  (segment (start 100.076 94.107) (end 100.076 91.6) (width 0.254) (layer "F.Cu") (net 183) (tstamp 0bc6fe86-a440-4b5d-991b-13d59585c7cd))
+  (segment (start 83.987 85.655) (end 86.586 85.655) (width 0.254) (layer "F.Cu") (net 183) (tstamp 6aef8887-1b33-41f8-b1e1-b61b4d69849e))
+  (segment (start 87.024 85.217) (end 88.675 85.217) (width 0.254) (layer "F.Cu") (net 183) (tstamp 6ba0bfc5-2292-431e-afc1-f78a48cd9ec0))
+  (segment (start 86.586 85.655) (end 87.024 85.217) (width 0.254) (layer "F.Cu") (net 183) (tstamp 729fa9f0-e581-4684-8079-a392df650d90))
+  (segment (start 94.996 99.107) (end 93.726 100.377) (width 0.254) (layer "F.Cu") (net 183) (tstamp 923ce603-5d96-402d-9609-bdc3c630b96a))
+  (segment (start 100.076 91.6) (end 101.306 90.37) (width 0.254) (layer "F.Cu") (net 183) (tstamp 925c3600-b2ae-41b2-ac12-facb8bda58a3))
+  (via (at 100.076 94.107) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 183) (tstamp 8b993b01-db9d-478a-b899-ef56129aa629))
+  (via (at 94.996 96.647) (size 0.6096) (drill 0.3048) (layers "F.Cu" "B.Cu") (net 183) (tstamp ac5de568-ce3f-45c7-8221-becea5ff1fe5))
+  (segment (start 89.9668 86.5088) (end 89.9668 96.2406) (width 0.254) (layer "B.Cu") (net 183) (tstamp 2f878cd4-27f6-416c-bf90-14e09e5ae3af))
+  (segment (start 88.675 85.217) (end 89.9668 86.5088) (width 0.254) (layer "B.Cu") (net 183) (tstamp 3e8f9f67-ad9e-4a17-b0bf-da9954c5d59a))
+  (segment (start 100.076 94.107) (end 100.076 96.012) (width 0.254) (layer "B.Cu") (net 183) (tstamp 48a5919a-2279-4244-8460-2e98b38e84ff))
+  (segment (start 100.076 96.012) (end 99.441 96.647) (width 0.254) (layer "B.Cu") (net 183) (tstamp 558bcaf6-f8a4-4fff-859b-d6c635d4b558))
+  (segment (start 90.3732 96.647) (end 94.996 96.647) (width 0.254) (layer "B.Cu") (net 183) (tstamp 74e5a7ee-ba33-4788-82f8-a0fbd42afd8f))
+  (segment (start 99.441 96.647) (end 94.996 96.647) (width 0.254) (layer "B.Cu") (net 183) (tstamp 87a0101c-9002-46fa-b9ad-b0389c2eccb7))
+  (segment (start 89.9668 96.2406) (end 90.3732 96.647) (width 0.254) (layer "B.Cu") (net 183) (tstamp e56a7e61-4159-42bd-9724-140d7aa88ffa))
+  (segment (start 88.675 87.757) (end 89.945 89.027) (width 0.254) (layer "F.Cu") (net 184) (tstamp 091a5297-2c41-424e-9227-3cffd181e257))
+  (segment (start 86.586 87.319) (end 87.024 87.757) (width 0.254) (layer "F.Cu") (net 184) (tstamp 3d6060e4-7d5a-4599-9846-73997a264db8))
+  (segment (start 92.376 89.027) (end 93.726 90.377) (width 0.254) (layer "F.Cu") (net 184) (tstamp 66c1c6f9-52b0-4e5b-866e-c717e8955ba7))
+  (segment (start 83.987 87.319) (end 86.586 87.319) (width 0.254) (layer "F.Cu") (net 184) (tstamp 742234ae-6e81-4e2c-baa8-a67f97399b3e))
+  (segment (start 87.024 87.757) (end 88.675 87.757) (width 0.254) (layer "F.Cu") (net 184) (tstamp 9c5af5ab-b3f4-4c57-8095-273b75afb547))
+  (segment (start 89.945 89.027) (end 92.376 89.027) (width 0.254) (layer "F.Cu") (net 184) (tstamp bcf2e392-db88-44c4-834b-2538934afe4d))
+  (segment (start 94.996 84.7344) (end 95.6056 84.1248) (width 0.254) (layer "B.Cu") (net 184) (tstamp 3569876d-ca28-4947-bb28-69b4d3b9d4aa))
+  (segment (start 93.726 90.377) (end 94.996 89.107) (width 0.254) (layer "B.Cu") (net 184) (tstamp 5b16c78a-3640-45b4-8aa7-96b6d38ef437))
+  (segment (start 97.5512 84.1248) (end 98.806 82.87) (width 0.254) (layer "B.Cu") (net 184) (tstamp b4e2a467-2531-4667-9396-fe6c3f0690e7))
+  (segment (start 95.6056 84.1248) (end 97.5512 84.1248) (width 0.254) (layer "B.Cu") (net 184) (tstamp bd24d1ea-0fdb-4004-8f51-f28be01494e1))
+  (segment (start 94.996 89.107) (end 94.996 84.7344) (width 0.254) (layer "B.Cu") (net 184) (tstamp bef871db-45f8-4d5a-aedd-2c47846d7d60))
+  (segment (start 97.536 96.64) (end 98.806 95.37) (width 0.254) (layer "F.Cu") (net 185) (tstamp 25b5ce31-45c0-406a-aed4-c4bfcde9e2e2))
+  (segment (start 86.497 88.119) (end 88.675 90.297) (width 0.254) (layer "F.Cu") (net 185) (tstamp 5516bf1d-7ea4-4f98-9c22-328b3ef86059))
+  (segment (start 97.536 94.1) (end 98.806 95.37) (width 0.254) (layer "F.Cu") (net 185) (tstamp 559254b6-faf2-4572-9dfd-eb15129a9c55))
+  (segment (start 83.987 88.119) (end 86.497 88.119) (width 0.254) (layer "F.Cu") (net 185) (tstamp 71e828cd-fcd5-4c2b-a8fd-e7fa84a4706b))
+  (segment (start 97.536 92.202) (end 97.536 94.1) (width 0.254) (layer "F.Cu") (net 185) (tstamp 9a8dd85e-8d5a-4f2b-bede-97d13fa90848))
+  (segment (start 89.945 91.567) (end 96.901 91.567) (width 0.254) (layer "F.Cu") (net 185) (tstamp a8dc3c17-7628-4b8f-ae43-630170946543))
+  (segment (start 96.901 91.567) (end 97.536 92.202) (width 0.254) (layer "F.Cu") (net 185) (tstamp acfe83d5-7bcd-4b54-983b-999b8a4c05a8))
+  (segment (start 96.226 100.377) (end 97.536 99.067) (width 0.254) (layer "F.Cu") (net 185) (tstamp ccffbda1-0f45-4cc4-89bd-4981339048ad))
+  (segment (start 97.536 99.067) (end 97.536 96.64) (width 0.254) (layer "F.Cu") (net 185) (tstamp d1e2e170-bb2c-431e-b26c-56fc734d845d))
+  (segment (start 88.675 90.297) (end 89.945 91.567) (width 0.254) (layer "F.Cu") (net 185) (tstamp dc399c4d-8724-413e-9275-39be85dd94a6))
+  (segment (start 83.987 88.919) (end 85.9 88.919) (width 0.254) (layer "F.Cu") (net 186) (tstamp 0eeb4a88-fdbf-470e-a13a-07d415adfee9))
+  (segment (start 90.765 97.877) (end 93.726 97.877) (width 0.254) (layer "F.Cu") (net 186) (tstamp 5aefa6f2-414a-4d27-a391-e4682b6fe615))
+  (segment (start 86.77 89.789) (end 86.77 90.932) (width 0.254) (layer "F.Cu") (net 186) (tstamp 7fabbaa8-ec86-48ff-98d1-d971c565c830))
+  (segment (start 89.916 94.078) (end 89.916 97.028) (width 0.254) (layer "F.Cu") (net 186) (tstamp 8a5798d6-af41-4090-82bb-5eab54c9ee4e))
+  (segment (start 89.916 97.028) (end 90.765 97.877) (width 0.254) (layer "F.Cu") (net 186) (tstamp 9c863bd3-6958-499a-9f6c-2f924615baa0))
+  (segment (start 85.9 88.919) (end 86.77 89.789) (width 0.254) (layer "F.Cu") (net 186) (tstamp a670fbb7-d45d-406a-9b74-99d37989a059))
+  (segment (start 86.77 90.932) (end 88.675 92.837) (width 0.254) (layer "F.Cu") (net 186) (tstamp f7424136-afd7-4379-ae05-d2e20bfb206a))
+  (segment (start 88.675 92.837) (end 89.916 94.078) (width 0.254) (layer "F.Cu") (net 186) (tstamp fe9eebc8-f100-4ecf-aad6-e98081211c0c))
+  (segment (start 93.726 97.877) (end 95.036 99.187) (width 0.254) (layer "B.Cu") (net 186) (tstamp 010d971b-f4e9-4d76-a1d2-d522cf9608d7))
+  (segment (start 97.489 99.187) (end 98.806 97.87) (width 0.254) (layer "B.Cu") (net 186) (tstamp 3959107c-d5dd-4504-b27c-bd3b3ac7510d))
+  (segment (start 95.036 99.187) (end 97.489 99.187) (width 0.254) (layer "B.Cu") (net 186) (tstamp d3c8fd7d-5d4b-4bc8-a5ad-74ff9ab4b7eb))
+  (segment (start 42.101 36.195) (end 42.101 37.846) (width 0.508) (layer "F.Cu") (net 198) (tstamp 002294fd-99df-445b-a23b-5d9269413d54))
+  (segment (start 46.547 40.767) (end 45.339 40.767) (width 0.508) (layer "F.Cu") (net 198) (tstamp 047eba39-7309-46e2-81ec-232c8d0d2d0e))
+  (segment (start 45.339 40.767) (end 44.323 39.751) (width 0.508) (layer "F.Cu") (net 198) (tstamp 14e30065-b33c-456f-8801-df391ebd0b08))
+  (segment (start 44.323 39.751) (end 43.751 39.751) (width 0.508) (layer "F.Cu") (net 198) (tstamp 49d46156-87a7-4884-a765-dcfc8673c251))
+  (segment (start 42.101 38.005) (end 42.101 37.846) (width 0.508) (layer "F.Cu") (net 198) (tstamp 85918d77-cdd7-4490-b4fc-4e2f21cdf41f))
+  (segment (start 43.751 39.655) (end 42.101 38.005) (width 0.508) (layer "F.Cu") (net 198) (tstamp ba6cd161-a051-48c5-8795-6025ff61745b))
+  (segment (start 43.751 39.751) (end 43.751 39.655) (width 0.508) (layer "F.Cu") (net 198) (tstamp e52fa6c5-a360-40f9-9d1a-a4a80cd35780))
+  (segment (start 42.101 48.768) (end 42.101 48.6085) (width 0.508) (layer "F.Cu") (net 199) (tstamp 0a8bd211-4bb9-4ecb-93b3-b1e25e98c7ca))
+  (segment (start 44.323 46.863) (end 45.339 45.847) (width 0.508) (layer "F.Cu") (net 199) (tstamp 2827eb56-a31a-4cb7-8c32-d5dda177d31b))
+  (segment (start 42.101 48.6085) (end 43.751 46.9585) (width 0.508) (layer "F.Cu") (net 199) (tstamp 3d1b966d-e99d-417f-9ee8-6fe6f354f332))
+  (segment (start 43.751 46.9585) (end 43.751 46.863) (width 0.508) (layer "F.Cu") (net 199) (tstamp 8bbc28f0-f986-4be9-a622-81c05b4aeeaa))
+  (segment (start 45.339 45.847) (end 46.547 45.847) (width 0.508) (layer "F.Cu") (net 199) (tstamp a4e7e61f-d80f-47a6-9fef-0e8596e8b000))
+  (segment (start 43.751 46.863) (end 44.323 46.863) (width 0.508) (layer "F.Cu") (net 199) (tstamp af8d72c9-29c9-42d1-8440-fa9241fd21fd))
+  (segment (start 42.101 50.419) (end 42.101 48.768) (width 0.508) (layer "F.Cu") (net 199) (tstamp f67df571-14df-478b-8e8c-801e49f224d9))
+  (segment (start 43.751 57.435) (end 42.101 55.785) (width 0.508) (layer "F.Cu") (net 200) (tstamp 1dd5a56c-2cf1-4389-af1e-7bbd88ad053b))
+  (segment (start 45.339 58.547) (end 44.323 57.531) (width 0.508) (layer "F.Cu") (net 200) (tstamp 4af96c2a-1ba7-4e7b-9df5-cdcb1f426926))
+  (segment (start 46.547 58.547) (end 45.339 58.547) (width 0.508) (layer "F.Cu") (net 200) (tstamp 81a1c786-258d-4322-a784-7c881ac6d313))
+  (segment (start 42.101 53.975) (end 42.101 55.626) (width 0.508) (layer "F.Cu") (net 200) (tstamp 8f1d998a-8a67-456e-8107-56e557ce2da6))
+  (segment (start 42.101 55.785) (end 42.101 55.626) (width 0.508) (layer "F.Cu") (net 200) (tstamp c1f54bc3-fd6f-4698-b6c8-3a1077504a72))
+  (segment (start 43.751 57.531) (end 43.751 57.435) (width 0.508) (layer "F.Cu") (net 200) (tstamp d27f771a-8ebe-43ba-9f79-d71aaeeadd02))
+  (segment (start 44.323 57.531) (end 43.751 57.531) (width 0.508) (layer "F.Cu") (net 200) (tstamp fcadb861-3681-437a-81f3-11dfdd4b64ce))
+  (segment (start 42.101 68.199) (end 42.101 66.548) (width 0.508) (layer "F.Cu") (net 201) (tstamp 1cf201c2-0c15-4339-bdbe-74e919836c14))
+  (segment (start 44.323 64.643) (end 45.339 63.627) (width 0.508) (layer "F.Cu") (net 201) (tstamp 240c56f7-1aa8-43be-a5b2-865259d5ea74))
+  (segment (start 42.101 66.3885) (end 43.751 64.7385) (width 0.508) (layer "F.Cu") (net 201) (tstamp 3cd89bdb-5b89-483e-bfce-c1711972951d))
+  (segment (start 42.101 66.548) (end 42.101 66.3885) (width 0.508) (layer "F.Cu") (net 201) (tstamp 5bf453ce-80b8-41f8-b251-59bef52a9d59))
+  (segment (start 43.751 64.643) (end 44.323 64.643) (width 0.508) (layer "F.Cu") (net 201) (tstamp 81476d59-9aad-4016-adf7-662cfb6dd468))
+  (segment (start 43.751 64.7385) (end 43.751 64.643) (width 0.508) (layer "F.Cu") (net 201) (tstamp b44bc761-16a0-46ee-b5ce-77253e941be1))
+  (segment (start 45.339 63.627) (end 46.547 63.627) (width 0.508) (layer "F.Cu") (net 201) (tstamp db1a1a5e-c908-4395-a48b-192ba3b485a7))
+  (segment (start 51.497 40.767) (end 52.578 40.767) (width 0.508) (layer "F.Cu") (net 202) (tstamp 7534be35-b54d-464a-a3f7-7586982173f7))
+  (segment (start 52.578 40.767) (end 53.467 41.656) (width 0.508) (layer "F.Cu") (net 202) (tstamp c40b42da-f1ba-4bed-afd6-2d4218f8974d))
+  (segment (start 53.467 41.656) (end 54.293 41.656) (width 0.508) (layer "F.Cu") (net 202) (tstamp d4b86a68-d864-40f9-bd7b-7066a0c2aab2))
+  (segment (start 52.578 45.847) (end 53.467 44.958) (width 0.508) (layer "F.Cu") (net 203) (tstamp 261871ba-a611-4f5d-a476-9f4deced8852))
+  (segment (start 51.497 45.847) (end 52.578 45.847) (width 0.508) (layer "F.Cu") (net 203) (tstamp 62aa9a4e-94aa-43b0-b81e-ac1e88b9c507))
+  (segment (start 53.467 44.958) (end 54.293 44.958) (width 0.508) (layer "F.Cu") (net 203) (tstamp 83cf5a85-0220-4ca1-9bdd-f306886aca47))
+  (segment (start 51.497 58.547) (end 52.578 58.547) (width 0.508) (layer "F.Cu") (net 204) (tstamp 5de0aa06-b258-42cc-a73c-3fe656e3b7f0))
+  (segment (start 52.578 58.547) (end 53.467 59.436) (width 0.508) (layer "F.Cu") (net 204) (tstamp 6a650425-c9f7-4103-bb73-10829131590f))
+  (segment (start 53.467 59.436) (end 54.293 59.436) (width 0.508) (layer "F.Cu") (net 204) (tstamp f53ba261-7fe9-4a6b-b48e-84961b6e4e2c))
+  (segment (start 52.578 63.627) (end 53.467 62.738) (width 0.508) (layer "F.Cu") (net 205) (tstamp 5191f656-f14f-42be-9896-67feb4676428))
+  (segment (start 51.497 63.627) (end 52.578 63.627) (width 0.508) (layer "F.Cu") (net 205) (tstamp 99fe3b28-4a51-4e95-b6ba-340c1e9262d5))
+  (segment (start 53.467 62.738) (end 54.293 62.738) (width 0.508) (layer "F.Cu") (net 205) (tstamp b9424347-0da0-4258-83cb-2c73d7fa5705))
+  (segment (start 43.751 75.215) (end 42.101 73.565) (width 0.508) (layer "F.Cu") (net 206) (tstamp 14cf9579-1652-4fd4-bbb6-d62e63b11a4a))
+  (segment (start 42.101 73.565) (end 42.101 73.406) (width 0.508) (layer "F.Cu") (net 206) (tstamp 17a2ab82-ced8-410f-974e-a2f0fae6e9cc))
+  (segment (start 44.323 75.311) (end 43.751 75.311) (width 0.508) (layer "F.Cu") (net 206) (tstamp 1ac5bd14-2141-4e07-8a6e-e8f5b85a6fb4))
+  (segment (start 46.547 76.327) (end 45.339 76.327) (width 0.508) (layer "F.Cu") (net 206) (tstamp 1fab1992-5abb-4153-b700-e9ed7cd174df))
+  (segment (start 43.751 75.311) (end 43.751 75.215) (width 0.508) (layer "F.Cu") (net 206) (tstamp 4713cd46-ed66-4332-8741-aeb505f5691a))
+  (segment (start 42.101 71.755) (end 42.101 73.406) (width 0.508) (layer "F.Cu") (net 206) (tstamp 6034e2ea-f8f8-4a0a-9b30-e9923ef1cfd0))
+  (segment (start 45.339 76.327) (end 44.323 75.311) (width 0.508) (layer "F.Cu") (net 206) (tstamp 836486ab-d2fd-4c25-ab1d-dc6c9d4cd324))
+  (segment (start 45.339 81.407) (end 46.547 81.407) (width 0.508) (layer "F.Cu") (net 207) (tstamp 1e04f499-078a-4fc1-bd44-67265d0fdf5e))
+  (segment (start 42.101 85.979) (end 42.101 84.328) (width 0.508) (layer "F.Cu") (net 207) (tstamp 78f07a0e-f8dc-4eb6-abc4-ea5d78a4fda2))
+  (segment (start 43.751 82.5185) (end 43.751 82.423) (width 0.508) (layer "F.Cu") (net 207) (tstamp 7b192a51-14ea-425b-b895-49ed62229023))
+  (segment (start 42.101 84.1685) (end 43.751 82.5185) (width 0.508) (layer "F.Cu") (net 207) (tstamp 80b818b2-21be-4b4f-8ac4-4e310f0af00c))
+  (segment (start 43.751 82.423) (end 44.323 82.423) (width 0.508) (layer "F.Cu") (net 207) (tstamp ad43c22c-a188-4d07-b4a5-134acb8bfd18))
+  (segment (start 42.101 84.328) (end 42.101 84.1685) (width 0.508) (layer "F.Cu") (net 207) (tstamp d84f917f-2c46-4bab-afc6-859ddb8dfa7f))
+  (segment (start 44.323 82.423) (end 45.339 81.407) (width 0.508) (layer "F.Cu") (net 207) (tstamp e7cd972a-439d-49d8-96a3-581772c27597))
+  (segment (start 42.101 89.535) (end 42.101 91.186) (width 0.508) (layer "F.Cu") (net 208) (tstamp 09f72e5a-4035-46c9-95f5-2b32aa1c1fb8))
+  (segment (start 43.751 92.995) (end 42.101 91.345) (width 0.508) (layer "F.Cu") (net 208) (tstamp 28710652-ebde-4723-a031-5895ee21a8ba))
+  (segment (start 46.547 94.107) (end 45.339 94.107) (width 0.508) (layer "F.Cu") (net 208) (tstamp 333305b7-545a-4929-86de-4689bb61980d))
+  (segment (start 42.101 91.345) (end 42.101 91.186) (width 0.508) (layer "F.Cu") (net 208) (tstamp 62380dd6-5a9c-4029-b9fb-54c71d8194a6))
+  (segment (start 45.339 94.107) (end 44.323 93.091) (width 0.508) (layer "F.Cu") (net 208) (tstamp 7b0f453c-94fd-4971-8bf8-09a7bf559aef))
+  (segment (start 43.751 93.091) (end 43.751 92.995) (width 0.508) (layer "F.Cu") (net 208) (tstamp 8fd6a5af-ab30-48a4-97ab-d8e1edc58e1b))
+  (segment (start 44.323 93.091) (end 43.751 93.091) (width 0.508) (layer "F.Cu") (net 208) (tstamp f3149515-c968-487f-b7ec-7cf6fff4e991))
+  (segment (start 45.339 99.187) (end 46.547 99.187) (width 0.508) (layer "F.Cu") (net 209) (tstamp 10ad9ae4-ba47-4e76-a9f0-5f5b2cc9df8e))
+  (segment (start 42.101 101.9485) (end 43.751 100.2985) (width 0.508) (layer "F.Cu") (net 209) (tstamp 37b9ea46-e1f3-4da5-8699-c9ff6c69fc04))
+  (segment (start 42.101 103.759) (end 42.101 102.108) (width 0.508) (layer "F.Cu") (net 209) (tstamp 536fc6db-87df-413b-8a6c-63da53918573))
+  (segment (start 44.323 100.203) (end 45.339 99.187) (width 0.508) (layer "F.Cu") (net 209) (tstamp 6372cae1-f3e3-4a06-8a1b-7ac0bbec169b))
+  (segment (start 42.101 102.108) (end 42.101 101.9485) (width 0.508) (layer "F.Cu") (net 209) (tstamp 7483700b-03ca-4a8f-aff4-30c4f5ecc60b))
+  (segment (start 43.751 100.203) (end 44.323 100.203) (width 0.508) (layer "F.Cu") (net 209) (tstamp 7d6a2823-020c-495e-be62-8c052a4d8fac))
+  (segment (start 43.751 100.2985) (end 43.751 100.203) (width 0.508) (layer "F.Cu") (net 209) (tstamp b7433af8-073d-49f4-9d85-5fb0180b1614))
+  (segment (start 53.467 77.216) (end 54.293 77.216) (width 0.508) (layer "F.Cu") (net 210) (tstamp ce15ff0a-a4ac-460e-94eb-8d2ac4be0988))
+  (segment (start 51.497 76.327) (end 52.578 76.327) (width 0.508) (layer "F.Cu") (net 210) (tstamp d1dcaad9-1d23-4bc4-af8e-20bd47477fa9))
+  (segment (start 52.578 76.327) (end 53.467 77.216) (width 0.508) (layer "F.Cu") (net 210) (tstamp e3fbbe10-c8fd-4642-8968-816249bcc789))
+  (segment (start 51.497 81.407) (end 52.578 81.407) (width 0.508) (layer "F.Cu") (net 211) (tstamp 47643a43-f03e-422e-acbe-f2b69745e564))
+  (segment (start 52.578 81.407) (end 53.467 80.518) (width 0.508) (layer "F.Cu") (net 211) (tstamp c770f062-695f-4941-9f9b-cda3fdfeff4c))
+  (segment (start 53.467 80.518) (end 54.293 80.518) (width 0.508) (layer "F.Cu") (net 211) (tstamp dc6dfc4f-1f69-4189-9528-4af5b637f378))
+  (segment (start 53.467 94.996) (end 54.293 94.996) (width 0.508) (layer "F.Cu") (net 212) (tstamp 42ccc843-5bb6-4ba0-8a41-546f88f583b1))
+  (segment (start 52.578 94.107) (end 53.467 94.996) (width 0.508) (layer "F.Cu") (net 212) (tstamp a022193c-3346-41e2-9452-3f0b1172dc82))
+  (segment (start 51.497 94.107) (end 52.578 94.107) (width 0.508) (layer "F.Cu") (net 212) (tstamp be0b850f-c43d-42e0-a22b-6e54b824f602))
+  (segment (start 52.578 99.187) (end 53.467 98.298) (width 0.508) (layer "F.Cu") (net 213) (tstamp 1fdf20ef-75d3-4f40-b133-8e619dd0e258))
+  (segment (start 51.497 99.187) (end 52.578 99.187) (width 0.508) (layer "F.Cu") (net 213) (tstamp 8cb555ba-0f94-4569-a971-8848a3f6af06))
+  (segment (start 53.467 98.298) (end 54.293 98.298) (width 0.508) (layer "F.Cu") (net 213) (tstamp e29fe4ea-3d2b-4683-8f16-1e72948bfeb6))
+  (segment (start 78.613 80.617) (end 78.613 84.012) (width 0.254) (layer "F.Cu") (net 214) (tstamp 9c924f00-063f-4f4b-bd3a-b3544aaf5196))
+  (segment (start 72.263 80.617) (end 72.263 84.012) (width 0.254) (layer "F.Cu") (net 215) (tstamp c2ca0bf3-12f1-4855-a1b8-445511cba5c5))
+  (segment (start 62.357 85.534) (end 64.008 85.534) (width 0.254) (layer "F.Cu") (net 216) (tstamp 00a26e9c-f3f5-48a1-abe2-bb49168fd4b8))
+  (segment (start 62.357 86.741) (end 62.357 85.534) (width 0.254) (layer "F.Cu") (net 216) (tstamp 7b38d371-3100-407a-8fe0-66f59bd31204))
+  (segment (start 61.987 87.111) (end 62.357 86.741) (width 0.254) (layer "F.Cu") (net 216) (tstamp 886b8283-dbd3-4f42-9d00-1403776276e3))
+  (segment (start 61.987 91.842) (end 61.987 87.111) (width 0.254) (layer "F.Cu") (net 216) (tstamp a439f05d-8f3b-4c86-842a-d0d34866a40d))
+
+  (zone (net 0) (net_name "") (layer "F.Cu") (tstamp f450a0e3-e0d1-4fed-8f15-f41bd04cd97d) (hatch edge 0.5)
+    (connect_pads (clearance 0))
+    (min_thickness 0.1524) (filled_areas_thickness no)
+    (keepout (tracks allowed) (vias allowed) (pads allowed) (copperpour not_allowed) (footprints allowed))
+    (fill (thermal_gap 0.1905) (thermal_bridge_width 0.254))
+    (polygon
+      (pts
+        (xy 63.881 27.051)
+        (xy 57.023 27.051)
+        (xy 57.023 30.607)
+        (xy 63.881 30.607)
+      )
+    )
+  )
+  (zone (net 0) (net_name "") (layers "F&B.Cu") (tstamp 14d4d02b-fa94-4e19-8bdd-ab96b60667b1) (hatch edge 0.5)
+    (connect_pads (clearance 0))
+    (min_thickness 0.1524) (filled_areas_thickness no)
+    (keepout (tracks not_allowed) (vias not_allowed) (pads not_allowed) (copperpour not_allowed) (footprints allowed))
+    (fill (thermal_gap 0.1905) (thermal_bridge_width 0.254))
+    (polygon
+      (pts
+        (xy 110 19)
+        (xy 110 28)
+        (xy 103 28)
+        (xy 101 26)
+        (xy 101 19)
+      )
+    )
+  )
+  (zone (net 0) (net_name "") (layers "F&B.Cu") (tstamp 204c0e53-471c-4d96-9a44-cbed7151721a) (hatch edge 0.5)
+    (connect_pads (clearance 0))
+    (min_thickness 0.1524) (filled_areas_thickness no)
+    (keepout (tracks not_allowed) (vias not_allowed) (pads not_allowed) (copperpour not_allowed) (footprints allowed))
+    (fill (thermal_gap 0.1905) (thermal_bridge_width 0.254))
+    (polygon
+      (pts
+        (xy 110 121)
+        (xy 101 121)
+        (xy 101 114)
+        (xy 103 112)
+        (xy 110 112)
+      )
+    )
+  )
+  (zone (net 9) (net_name "GND") (layers "F&B.Cu") (tstamp 3d08b08e-c15c-46f0-913e-b36aa26eb9f5) (hatch edge 0.5)
+    (connect_pads (clearance 0.1905))
+    (min_thickness 0.1524) (filled_areas_thickness no)
+    (fill yes (thermal_gap 0.1905) (thermal_bridge_width 0.254))
+    (polygon
+      (pts
+        (xy 25 21)
+        (xy 25 119)
+        (xy 108 119)
+        (xy 108 21)
+      )
+    )
+    (filled_polygon
+      (layer "F.Cu")
+      (pts
+        (xy 51.710195 111.083196)
+        (xy 51.733078 111.102741)
+        (xy 51.733254 111.102566)
+        (xy 51.826434 111.195746)
+        (xy 51.876125 111.221065)
+        (xy 51.936824 111.251993)
+        (xy 51.943847 111.255571)
+        (xy 51.949692 111.256496)
+        (xy 51.949693 111.256497)
+        (xy 51.950836 111.256678)
+        (xy 52.041263 111.271)
+        (xy 52.606736 111.270999)
+        (xy 52.704153 111.255571)
+        (xy 52.821566 111.195746)
+        (xy 52.914746 111.102566)
+        (xy 52.914921 111.102741)
+        (xy 52.937805 111.083196)
+        (xy 52.971945 111.075)
+        (xy 53.327055 111.075)
+        (xy 53.361195 111.083196)
+        (xy 53.384078 111.102741)
+        (xy 53.384254 111.102566)
+        (xy 53.477434 111.195746)
+        (xy 53.527125 111.221065)
+        (xy 53.587824 111.251993)
+        (xy 53.594847 111.255571)
+        (xy 53.600692 111.256496)
+        (xy 53.600693 111.256497)
+        (xy 53.601836 111.256678)
+        (xy 53.692263 111.271)
+        (xy 54.257736 111.270999)
+        (xy 54.355153 111.255571)
+        (xy 54.444206 111.210195)
+        (xy 54.478346 111.202)
+        (xy 55.443583 111.202)
+        (xy 55.453398 111.202643)
+        (xy 55.486 111.206935)
+        (xy 55.490884 111.206292)
+        (xy 55.490889 111.206292)
+        (xy 55.516108 111.202971)
+        (xy 55.52348 111.202)
+        (xy 55.523491 111.202)
+        (xy 55.523492 111.202)
+        (xy 55.617351 111.189642)
+        (xy 55.627167 111.189)
+        (xy 56.096508 111.189)
+        (xy 56.171492 111.189)
+        (xy 56.8838 111.189)
+        (xy 56.9214 111.199075)
+        (xy 56.948925 111.2266)
+        (xy 56.959 111.2642)
+        (xy 56.959 114.772132)
+        (xy 56.953276 114.80091)
+        (xy 56.936974 114.825306)
+        (xy 56.278306 115.483974)
+        (xy 56.25391 115.500276)
+        (xy 56.225132 115.506)
+        (xy 47.279868 115.506)
+        (xy 47.25109 115.500276)
+        (xy 47.226694 115.483974)
+        (xy 46.441026 114.698306)
+        (xy 46.424724 114.67391)
+        (xy 46.419 114.645132)
+        (xy 46.419 111.541869)
+        (xy 46.424724 111.513091)
+        (xy 46.441025 111.488695)
+        (xy 46.718693 111.211026)
+        (xy 46.74309 111.194724)
+        (xy 46.771868 111.189)
+        (xy 46.896677 111.189)
+        (xy 46.931399 111.197496)
+        (xy 46.955339 111.21849)
+        (xy 46.95586 111.219607)
+        (xy 46.96051 111.224257)
+        (xy 47.029079 111.292826)
+        (xy 47.048543 111.326537)
+        (xy 47.048543 111.365463)
+        (xy 47.029079 111.399174)
+        (xy 46.960512 111.46774)
+        (xy 46.960509 111.467743)
+        (xy 46.95586 111.472393)
+        (xy 46.953081 111.478352)
+        (xy 46.95308 111.478354)
+        (xy 46.907469 111.576167)
+        (xy 46.907466 111.576174)
+        (xy 46.905039 111.581381)
+        (xy 46.904288 111.587081)
+        (xy 46.904288 111.587083)
+        (xy 46.898951 111.627623)
+        (xy 46.8985 111.631048)
+        (xy 46.8985 112.010952)
+        (xy 46.898819 112.01338)
+        (xy 46.89882 112.013385)
+        (xy 46.902644 112.042426)
+        (xy 46.905039 112.060619)
+        (xy 46.907467 112.065827)
+        (xy 46.907469 112.065832)
+        (xy 46.943814 112.143773)
+        (xy 46.95586 112.169607)
+        (xy 47.040893 112.25464)
+        (xy 47.098037 112.281286)
+        (xy 47.144667 112.30303)
+        (xy 47.144668 112.30303)
+        (xy 47.149881 112.305461)
+        (xy 47.199548 112.312)
+        (xy 47.2188 112.312)
+        (xy 47.2564 112.322075)
+        (xy 47.283925 112.3496)
+        (xy 47.294 112.3872)
+        (xy 47.294 112.890055)
+        (xy 47.285804 112.924195)
+        (xy 47.266258 112.947078)
+        (xy 47.266434 112.947254)
+        (xy 47.264207 112.94948)
+        (xy 47.264201 112.949486)
+        (xy 47.26225 112.951437)
+        (xy 47.262247 112.95144)
+        (xy 47.177443 113.036244)
+        (xy 47.17744 113.036247)
+        (xy 47.173254 113.040434)
+        (xy 47.170567 113.045706)
+        (xy 47.170565 113.04571)
+        (xy 47.116115 113.152573)
+        (xy 47.116112 113.152579)
+        (xy 47.113429 113.157847)
+        (xy 47.112504 113.163686)
+        (xy 47.112502 113.163693)
+        (xy 47.101954 113.230298)
+        (xy 47.098 113.255263)
+        (xy 47.098 113.258215)
+        (xy 47.098 113.258216)
+        (xy 47.098 113.817781)
+        (xy 47.098 113.817793)
+        (xy 47.098001 113.820736)
+        (xy 47.098462 113.82365)
+        (xy 47.098463 113.823656)
+        (xy 47.105259 113.866564)
+        (xy 47.113429 113.918153)
+        (xy 47.116114 113.923423)
+        (xy 47.116115 113.923425)
+        (xy 47.163446 114.016318)
+        (xy 47.173254 114.035566)
+        (xy 47.266434 114.128746)
+        (xy 47.31516 114.153573)
+        (xy 47.374467 114.183792)
+        (xy 47.383847 114.188571)
+        (xy 47.389692 114.189496)
+        (xy 47.389693 114.189497)
+        (xy 47.400571 114.191219)
+        (xy 47.481263 114.204)
+        (xy 47.996736 114.203999)
+        (xy 48.094153 114.188571)
+        (xy 48.211566 114.128746)
+        (xy 48.304746 114.035566)
+        (xy 48.364571 113.918153)
+        (xy 48.38 113.820737)
+        (xy 48.379999 113.255264)
+        (xy 48.364571 113.157847)
+        (xy 48.304746 113.040434)
+        (xy 48.211566 112.947254)
+        (xy 48.211741 112.947078)
+        (xy 48.192196 112.924195)
+        (xy 48.184 112.890055)
+        (xy 48.184 112.3872)
+        (xy 48.194075 112.3496)
+        (xy 48.2216 112.322075)
+        (xy 48.2592 112.312)
+        (xy 48.301995 112.312)
+        (xy 48.304452 112.312)
+        (xy 48.354119 112.305461)
+        (xy 48.463107 112.25464)
+        (xy 48.463168 112.254771)
+        (xy 48.496879 112.242915)
+        (xy 48.536522 112.25125)
+        (xy 48.566089 112.278942)
+        (xy 48.577 112.317954)
+        (xy 48.577 112.492793)
+        (xy 48.576527 112.501212)
+        (xy 48.572919 112.533229)
+        (xy 48.572919 112.533233)
+        (xy 48.572289 112.538827)
+        (xy 48.573335 112.54436)
+        (xy 48.573336 112.544362)
+        (xy 48.582947 112.59516)
+        (xy 48.583418 112.597931)
+        (xy 48.591049 112.648561)
+        (xy 48.591967 112.654647)
+        (xy 48.594411 112.659722)
+        (xy 48.59511 112.661988)
+        (xy 48.595221 112.662435)
+        (xy 48.595394 112.662853)
+        (xy 48.596181 112.665102)
+        (xy 48.597228 112.670634)
+        (xy 48.599859 112.675612)
+        (xy 48.624022 112.721332)
+        (xy 48.625281 112.723825)
+        (xy 48.650171 112.775509)
+        (xy 48.654 112.779636)
+        (xy 48.65534 112.781601)
+        (xy 48.655575 112.781992)
+        (xy 48.655863 112.782339)
+        (xy 48.657278 112.784256)
+        (xy 48.65991 112.789235)
+        (xy 48.663893 112.793218)
+        (xy 48.663894 112.793219)
+        (xy 48.700458 112.829783)
+        (xy 48.702409 112.831808)
+        (xy 48.731364 112.863014)
+        (xy 48.741413 112.873844)
+        (xy 48.746291 112.87666)
+        (xy 48.748148 112.878141)
+        (xy 48.754435 112.88376)
+        (xy 48.764007 112.893332)
+        (xy 48.783471 112.927043)
+        (xy 48.783471 112.965969)
+        (xy 48.764008 112.999679)
+        (xy 48.723254 113.040434)
+        (xy 48.720567 113.045706)
+        (xy 48.720565 113.04571)
+        (xy 48.666115 113.152573)
+        (xy 48.666112 113.152579)
+        (xy 48.663429 113.157847)
+        (xy 48.662504 113.163686)
+        (xy 48.662502 113.163693)
+        (xy 48.651954 113.230298)
+        (xy 48.648 113.255263)
+        (xy 48.648 113.258215)
+        (xy 48.648 113.258216)
+        (xy 48.648 113.817781)
+        (xy 48.648 113.817793)
+        (xy 48.648001 113.820736)
+        (xy 48.648462 113.82365)
+        (xy 48.648463 113.823656)
+        (xy 48.655259 113.866564)
+        (xy 48.663429 113.918153)
+        (xy 48.666114 113.923423)
+        (xy 48.666115 113.923425)
+        (xy 48.713446 114.016318)
+        (xy 48.723254 114.035566)
+        (xy 48.816434 114.128746)
+        (xy 48.86516 114.153573)
+        (xy 48.924467 114.183792)
+        (xy 48.933847 114.188571)
+        (xy 48.939692 114.189496)
+        (xy 48.939693 114.189497)
+        (xy 48.950571 114.191219)
+        (xy 49.031263 114.204)
+        (xy 49.546736 114.203999)
+        (xy 49.644153 114.188571)
+        (xy 49.761566 114.128746)
+        (xy 49.854746 114.035566)
+        (xy 49.907135 113.932746)
+        (xy 51.6585 113.932746)
+        (xy 51.658962 113.938618)
+        (xy 51.672984 114.027151)
+        (xy 51.676597 114.038271)
+        (xy 51.730976 114.144994)
+        (xy 51.737851 114.154456)
+        (xy 51.822543 114.239148)
+        (xy 51.832005 114.246023)
+        (xy 51.938728 114.300402)
+        (xy 51.949848 114.304015)
+        (xy 52.038381 114.318037)
+        (xy 52.044254 114.3185)
+        (xy 52.187098 114.3185)
+        (xy 52.194907 114.316407)
+        (xy 52.197 114.308598)
+        (xy 52.451 114.308598)
+        (xy 52.453092 114.316407)
+        (xy 52.460902 114.3185)
+        (xy 52.603746 114.3185)
+        (xy 52.609618 114.318037)
+        (xy 52.698151 114.304015)
+        (xy 52.709271 114.300402)
+        (xy 52.815994 114.246023)
+        (xy 52.825456 114.239148)
+        (xy 52.910148 114.154456)
+        (xy 52.917023 114.144994)
+        (xy 52.971402 114.038271)
+        (xy 52.975015 114.027151)
+        (xy 52.989037 113.938618)
+        (xy 52.9895 113.932746)
+        (xy 53.3095 113.932746)
+        (xy 53.309962 113.938618)
+        (xy 53.323984 114.027151)
+        (xy 53.327597 114.038271)
+        (xy 53.381976 114.144994)
+        (xy 53.388851 114.154456)
+        (xy 53.473543 114.239148)
+        (xy 53.483005 114.246023)
+        (xy 53.589728 114.300402)
+        (xy 53.600848 114.304015)
+        (xy 53.689381 114.318037)
+        (xy 53.695254 114.3185)
+        (xy 53.838098 114.3185)
+        (xy 53.845907 114.316407)
+        (xy 53.848 114.308598)
+        (xy 54.102 114.308598)
+        (xy 54.104092 114.316407)
+        (xy 54.111902 114.3185)
+        (xy 54.254746 114.3185)
+        (xy 54.260618 114.318037)
+        (xy 54.349151 114.304015)
+        (xy 54.360271 114.300402)
+        (xy 54.466994 114.246023)
+        (xy 54.476456 114.239148)
+        (xy 54.561148 114.154456)
+        (xy 54.568023 114.144994)
+        (xy 54.622402 114.038271)
+        (xy 54.626015 114.027151)
+        (xy 54.640037 113.938618)
+        (xy 54.6405 113.932746)
+        (xy 54.6405 113.814902)
+        (xy 54.638407 113.807092)
+        (xy 54.630598 113.805)
+        (xy 54.111902 113.805)
+        (xy 54.104092 113.807092)
+        (xy 54.102 113.814902)
+        (xy 54.102 114.308598)
+        (xy 53.848 114.308598)
+        (xy 53.848 113.814902)
+        (xy 53.845907 113.807092)
+        (xy 53.838098 113.805)
+        (xy 53.319402 113.805)
+        (xy 53.311592 113.807092)
+        (xy 53.3095 113.814902)
+        (xy 53.3095 113.932746)
+        (xy 52.9895 113.932746)
+        (xy 52.9895 113.814902)
+        (xy 52.987407 113.807092)
+        (xy 52.979598 113.805)
+        (xy 52.460902 113.805)
+        (xy 52.453092 113.807092)
+        (xy 52.451 113.814902)
+        (xy 52.451 114.308598)
+        (xy 52.197 114.308598)
+        (xy 52.197 113.814902)
+        (xy 52.194907 113.807092)
+        (xy 52.187098 113.805)
+        (xy 51.668402 113.805)
+        (xy 51.660592 113.807092)
+        (xy 51.6585 113.814902)
+        (xy 51.6585 113.932746)
+        (xy 49.907135 113.932746)
+        (xy 49.914571 113.918153)
+        (xy 49.93 113.820737)
+        (xy 49.93 113.541098)
+        (xy 51.6585 113.541098)
+        (xy 51.660592 113.548907)
+        (xy 51.668402 113.551)
+        (xy 52.187098 113.551)
+        (xy 52.194907 113.548907)
+        (xy 52.197 113.541098)
+        (xy 52.451 113.541098)
+        (xy 52.453092 113.548907)
+        (xy 52.460902 113.551)
+        (xy 52.979598 113.551)
+        (xy 52.987407 113.548907)
+        (xy 52.9895 113.541098)
+        (xy 53.3095 113.541098)
+        (xy 53.311592 113.548907)
+        (xy 53.319402 113.551)
+        (xy 53.838098 113.551)
+        (xy 53.845907 113.548907)
+        (xy 53.848 113.541098)
+        (xy 54.102 113.541098)
+        (xy 54.104092 113.548907)
+        (xy 54.111902 113.551)
+        (xy 54.630598 113.551)
+        (xy 54.638407 113.548907)
+        (xy 54.6405 113.541098)
+        (xy 54.6405 113.423254)
+        (xy 54.640037 113.417381)
+        (xy 54.626015 113.328848)
+        (xy 54.622402 113.317728)
+        (xy 54.568023 113.211005)
+        (xy 54.561148 113.201543)
+        (xy 54.476456 113.116851)
+        (xy 54.466994 113.109976)
+        (xy 54.360271 113.055597)
+        (xy 54.349151 113.051984)
+        (xy 54.260618 113.037962)
+        (xy 54.254746 113.0375)
+        (xy 54.111902 113.0375)
+        (xy 54.104092 113.039592)
+        (xy 54.102 113.047402)
+        (xy 54.102 113.541098)
+        (xy 53.848 113.541098)
+        (xy 53.848 113.047402)
+        (xy 53.845907 113.039592)
+        (xy 53.838098 113.0375)
+        (xy 53.695254 113.0375)
+        (xy 53.689381 113.037962)
+        (xy 53.600848 113.051984)
+        (xy 53.589728 113.055597)
+        (xy 53.483005 113.109976)
+        (xy 53.473543 113.116851)
+        (xy 53.388851 113.201543)
+        (xy 53.381976 113.211005)
+        (xy 53.327597 113.317728)
+        (xy 53.323984 113.328848)
+        (xy 53.309962 113.417381)
+        (xy 53.3095 113.423254)
+        (xy 53.3095 113.541098)
+        (xy 52.9895 113.541098)
+        (xy 52.9895 113.423254)
+        (xy 52.989037 113.417381)
+        (xy 52.975015 113.328848)
+        (xy 52.971402 113.317728)
+        (xy 52.917023 113.211005)
+        (xy 52.910148 113.201543)
+        (xy 52.825456 113.116851)
+        (xy 52.815994 113.109976)
+        (xy 52.709271 113.055597)
+        (xy 52.698151 113.051984)
+        (xy 52.609618 113.037962)
+        (xy 52.603746 113.0375)
+        (xy 52.460902 113.0375)
+        (xy 52.453092 113.039592)
+        (xy 52.451 113.047402)
+        (xy 52.451 113.541098)
+        (xy 52.197 113.541098)
+        (xy 52.197 113.047402)
+        (xy 52.194907 113.039592)
+        (xy 52.187098 113.0375)
+        (xy 52.044254 113.0375)
+        (xy 52.038381 113.037962)
+        (xy 51.949848 113.051984)
+        (xy 51.938728 113.055597)
+        (xy 51.832005 113.109976)
+        (xy 51.822543 113.116851)
+        (xy 51.737851 113.201543)
+        (xy 51.730976 113.211005)
+        (xy 51.676597 113.317728)
+        (xy 51.672984 113.328848)
+        (xy 51.658962 113.417381)
+        (xy 51.6585 113.423254)
+        (xy 51.6585 113.541098)
+        (xy 49.93 113.541098)
+        (xy 49.929999 113.255264)
+        (xy 49.914571 113.157847)
+        (xy 49.854746 113.040434)
+        (xy 49.761566 112.947254)
+        (xy 49.761741 112.947078)
+        (xy 49.742196 112.924195)
+        (xy 49.734 112.890055)
+        (xy 49.734 112.818207)
+        (xy 49.734473 112.809788)
+        (xy 49.736741 112.78966)
+        (xy 49.738711 112.772173)
+        (xy 49.72805 112.71583)
+        (xy 49.727579 112.713056)
+        (xy 49.725533 112.699484)
+        (xy 49.719033 112.656353)
+        (xy 49.716585 112.651271)
+        (xy 49.71589 112.649017)
+        (xy 49.715778 112.648566)
+        (xy 49.715776 112.648561)
+        (xy 49.715598 112.64813)
+        (xy 49.714819 112.645905)
+        (xy 49.713772 112.640366)
+        (xy 49.711138 112.635382)
+        (xy 49.711137 112.635379)
+        (xy 49.686972 112.589656)
+        (xy 49.685704 112.587145)
+        (xy 49.682012 112.579478)
+        (xy 49.660829 112.535491)
+        (xy 49.656995 112.531359)
+        (xy 49.655661 112.529402)
+        (xy 49.655426 112.529012)
+        (xy 49.655132 112.528657)
+        (xy 49.653725 112.52675)
+        (xy 49.65109 112.521765)
+        (xy 49.61054 112.481215)
+        (xy 49.608589 112.47919)
+        (xy 49.57342 112.441287)
+        (xy 49.569587 112.437156)
+        (xy 49.564707 112.434338)
+        (xy 49.562852 112.432859)
+        (xy 49.556565 112.42724)
+        (xy 49.513467 112.384142)
+        (xy 49.491727 112.337522)
+        (xy 49.505041 112.287835)
+        (xy 49.547178 112.25833)
+        (xy 49.598422 112.262814)
+        (xy 49.684664 112.303029)
+        (xy 49.684667 112.30303)
+        (xy 49.689881 112.305461)
+        (xy 49.739548 112.312)
+        (xy 50.841995 112.312)
+        (xy 50.844452 112.312)
+        (xy 50.894119 112.305461)
+        (xy 50.899332 112.303029)
+        (xy 50.904856 112.30142)
+        (xy 50.905207 112.302625)
+        (xy 50.943069 112.297634)
+        (xy 50.983194 112.318519)
+        (xy 51.086682 112.422007)
+        (xy 51.092301 112.428294)
+        (xy 51.101978 112.440429)
+        (xy 51.115905 112.457892)
+        (xy 51.163311 112.490212)
+        (xy 51.165548 112.4918)
+        (xy 51.211717 112.525875)
+        (xy 51.217039 112.527736)
+        (xy 51.219128 112.528841)
+        (xy 51.219527 112.529081)
+        (xy 51.219526 112.529081)
+        (xy 51.219954 112.529258)
+        (xy 51.222084 112.530283)
+        (xy 51.226741 112.533459)
+        (xy 51.281536 112.55036)
+        (xy 51.284179 112.55123)
+        (xy 51.338335 112.570181)
+        (xy 51.343972 112.570391)
+        (xy 51.346294 112.570831)
+        (xy 51.346747 112.570943)
+        (xy 51.347211 112.570987)
+        (xy 51.34954 112.571338)
+        (xy 51.354927 112.573)
+        (xy 51.412276 112.573)
+        (xy 51.415088 112.573053)
+        (xy 51.472387 112.575197)
+        (xy 51.477832 112.573737)
+        (xy 51.480183 112.573473)
+        (xy 51.488603 112.573)
+        (xy 51.676055 112.573)
+        (xy 51.710195 112.581196)
+        (xy 51.733078 112.600741)
+        (xy 51.733254 112.600566)
+        (xy 51.826434 112.693746)
+        (xy 51.882955 112.722545)
+        (xy 51.93535 112.749242)
+        (xy 51.943847 112.753571)
+        (xy 51.949692 112.754496)
+        (xy 51.949693 112.754497)
+        (xy 51.960408 112.756194)
+        (xy 52.041263 112.769)
+        (xy 52.606736 112.768999)
+        (xy 52.704153 112.753571)
+        (xy 52.821566 112.693746)
+        (xy 52.914746 112.600566)
+        (xy 52.914921 112.600741)
+        (xy 52.937805 112.581196)
+        (xy 52.971945 112.573)
+        (xy 53.327055 112.573)
+        (xy 53.361195 112.581196)
+        (xy 53.384078 112.600741)
+        (xy 53.384254 112.600566)
+        (xy 53.477434 112.693746)
+        (xy 53.533955 112.722545)
+        (xy 53.58635 112.749242)
+        (xy 53.594847 112.753571)
+        (xy 53.600692 112.754496)
+        (xy 53.600693 112.754497)
+        (xy 53.611408 112.756194)
+        (xy 53.692263 112.769)
+        (xy 54.257736 112.768999)
+        (xy 54.355153 112.753571)
+        (xy 54.418692 112.721195)
+        (xy 54.452832 112.713)
+        (xy 56.169035 112.713)
+        (xy 56.171492 112.713)
+        (xy 56.283322 112.698277)
+        (xy 56.422468 112.640641)
+        (xy 56.541955 112.548955)
+        (xy 56.633641 112.429468)
+        (xy 56.691277 112.290322)
+        (xy 56.710936 112.141)
+        (xy 56.691277 111.991678)
+        (xy 56.640717 111.869616)
+        (xy 56.635525 111.85708)
+        (xy 56.635524 111.857079)
+        (xy 56.633641 111.852532)
+        (xy 56.541955 111.733045)
+        (xy 56.422468 111.641359)
+        (xy 56.417923 111.639476)
+        (xy 56.417919 111.639474)
+        (xy 56.292199 111.5874)
+        (xy 56.283322 111.583723)
+        (xy 56.278443 111.58308)
+        (xy 56.278441 111.58308)
+        (xy 56.173925 111.56932)
+        (xy 56.17392 111.569319)
+        (xy 56.171492 111.569)
+        (xy 56.169035 111.569)
+        (xy 54.50386 111.569)
+        (xy 54.46972 111.560804)
+        (xy 54.469282 111.560581)
+        (xy 54.44559 111.548509)
+        (xy 54.360426 111.505115)
+        (xy 54.360422 111.505113)
+        (xy 54.355153 111.502429)
+        (xy 54.349311 111.501503)
+        (xy 54.349306 111.501502)
+        (xy 54.260655 111.487462)
+        (xy 54.260652 111.487461)
+        (xy 54.257737 111.487)
+        (xy 54.254783 111.487)
+        (xy 53.695218 111.487)
+        (xy 53.695205 111.487)
+        (xy 53.692264 111.487001)
+        (xy 53.68935 111.487462)
+        (xy 53.689343 111.487463)
+        (xy 53.600692 111.501503)
+        (xy 53.60069 111.501503)
+        (xy 53.594847 111.502429)
+        (xy 53.589577 111.505113)
+        (xy 53.589574 111.505115)
+        (xy 53.48271 111.559565)
+        (xy 53.482706 111.559567)
+        (xy 53.477434 111.562254)
+        (xy 53.473247 111.56644)
+        (xy 53.473244 111.566443)
+        (xy 53.38844 111.651247)
+        (xy 53.388437 111.65125)
+        (xy 53.386486 111.653201)
+        (xy 53.38648 111.653207)
+        (xy 53.384254 111.655434)
+        (xy 53.384078 111.655258)
+        (xy 53.361195 111.674804)
+        (xy 53.327055 111.683)
+        (xy 52.971945 111.683)
+        (xy 52.937805 111.674804)
+        (xy 52.914921 111.655258)
+        (xy 52.914746 111.655434)
+        (xy 52.821566 111.562254)
+        (xy 52.805263 111.553947)
+        (xy 52.709426 111.505115)
+        (xy 52.709422 111.505113)
+        (xy 52.704153 111.502429)
+        (xy 52.698311 111.501503)
+        (xy 52.698306 111.501502)
+        (xy 52.609655 111.487462)
+        (xy 52.609652 111.487461)
+        (xy 52.606737 111.487)
+        (xy 52.603783 111.487)
+        (xy 52.044218 111.487)
+        (xy 52.044205 111.487)
+        (xy 52.041264 111.487001)
+        (xy 52.03835 111.487462)
+        (xy 52.038343 111.487463)
+        (xy 51.949692 111.501503)
+        (xy 51.94969 111.501503)
+        (xy 51.943847 111.502429)
+        (xy 51.938577 111.505113)
+        (xy 51.938574 111.505115)
+        (xy 51.83171 111.559565)
+        (xy 51.831706 111.559567)
+        (xy 51.826434 111.562254)
+        (xy 51.822247 111.56644)
+        (xy 51.822244 111.566443)
+        (xy 51.73744 111.651247)
+        (xy 51.737437 111.65125)
+        (xy 51.735486 111.653201)
+        (xy 51.73548 111.653207)
+        (xy 51.733254 111.655434)
+        (xy 51.733078 111.655258)
+        (xy 51.710195 111.674804)
+        (xy 51.676055 111.683)
+        (xy 51.637473 111.683)
+        (xy 51.608695 111.677276)
+        (xy 51.584299 111.660974)
+        (xy 51.450321 111.526996)
+        (xy 51.444701 111.520708)
+        (xy 51.424611 111.495516)
+        (xy 51.424608 111.495513)
+        (xy 51.421095 111.491108)
+        (xy 51.416438 111.487932)
+        (xy 51.416435 111.48793)
+        (xy 51.373731 111.458814)
+        (xy 51.37144 111.457188)
+        (xy 51.325285 111.423125)
+        (xy 51.326065 111.422068)
+        (xy 51.302598 111.399876)
+        (xy 51.291813 111.361066)
+        (xy 51.302604 111.322258)
+        (xy 51.331871 111.294589)
+        (xy 51.380369 111.268957)
+        (xy 51.382824 111.267718)
+        (xy 51.434509 111.242829)
+        (xy 51.438641 111.238993)
+        (xy 51.440594 111.237663)
+        (xy 51.440991 111.237423)
+        (xy 51.441355 111.237122)
+        (xy 51.443246 111.235726)
+        (xy 51.448235 111.23309)
+        (xy 51.488822 111.192501)
+        (xy 51.490766 111.190628)
+        (xy 51.532844 111.151587)
+        (xy 51.535664 111.146699)
+        (xy 51.537133 111.144859)
+        (xy 51.542746 111.138577)
+        (xy 51.5843 111.097024)
+        (xy 51.608697 111.080724)
+        (xy 51.637474 111.075)
+        (xy 51.676055 111.075)
+      )
+    )
+    (filled_polygon
+      (layer "F.Cu")
+      (pts
+        (xy 73.14491 46.420724)
+        (xy 73.169306 46.437026)
+        (xy 73.934995 47.202715)
+        (xy 73.939427 47.207551)
+        (xy 73.959872 47.231917)
+        (xy 73.96444 47.23736)
+        (xy 73.998134 47.256813)
+        (xy 74.00366 47.260334)
+        (xy 74.024605 47.275)
+        (xy 74.035534 47.282652)
+        (xy 74.041886 47.284353)
+        (xy 74.047852 47.287136)
+        (xy 74.047848 47.287144)
+        (xy 74.049678 47.287902)
+        (xy 74.049682 47.287893)
+        (xy 74.055861 47.290142)
+        (xy 74.06156 47.293432)
+        (xy 74.099882 47.300188)
+        (xy 74.106275 47.301606)
+        (xy 74.143857 47.311677)
+        (xy 74.18262 47.308286)
+        (xy 74.189174 47.308)
+        (xy 75.404169 47.308)
+        (xy 75.435408 47.314795)
+        (xy 75.461001 47.333954)
+        (xy 75.490982 47.368553)
+        (xy 75.495504 47.371459)
+        (xy 75.495505 47.37146)
+        (xy 75.57216 47.420724)
+        (xy 75.610919 47.445633)
+        (xy 75.747715 47.4858)
+        (xy 75.884904 47.4858)
+        (xy 75.890285 47.4858)
+        (xy 76.027081 47.445633)
+        (xy 76.147018 47.368553)
+        (xy 76.176999 47.333954)
+        (xy 76.202592 47.314795)
+        (xy 76.233831 47.308)
+        (xy 81.473731 47.308)
+        (xy 81.51551 47.320673)
+        (xy 81.543207 47.354422)
+        (xy 81.547486 47.397871)
+        (xy 81.526905 47.436374)
+        (xy 80.535306 48.427974)
+        (xy 80.51091 48.444276)
+        (xy 80.482132 48.45)
+        (xy 75.471831 48.45)
+        (xy 75.440592 48.443205)
+        (xy 75.414999 48.424046)
+        (xy 75.395132 48.401119)
+        (xy 75.385018 48.389447)
+        (xy 75.380496 48.386541)
+        (xy 75.380494 48.386539)
+        (xy 75.269602 48.315272)
+        (xy 75.269599 48.31527)
+        (xy 75.265081 48.312367)
+        (xy 75.259925 48.310853)
+        (xy 75.259923 48.310852)
+        (xy 75.133447 48.273715)
+        (xy 75.133442 48.273714)
+        (xy 75.128285 48.2722)
+        (xy 74.985715 48.2722)
+        (xy 74.980558 48.273714)
+        (xy 74.980552 48.273715)
+        (xy 74.854076 48.310852)
+        (xy 74.854071 48.310854)
+        (xy 74.848919 48.312367)
+        (xy 74.844403 48.315269)
+        (xy 74.844397 48.315272)
+        (xy 74.733505 48.386539)
+        (xy 74.733499 48.386543)
+        (xy 74.728982 48.389447)
+        (xy 74.725461 48.393509)
+        (xy 74.72546 48.393511)
+        (xy 74.63914 48.493128)
+        (xy 74.639136 48.493133)
+        (xy 74.635618 48.497194)
+        (xy 74.633385 48.502082)
+        (xy 74.633382 48.502088)
+        (xy 74.578626 48.621987)
+        (xy 74.578624 48.621993)
+        (xy 74.576392 48.626881)
+        (xy 74.575627 48.632195)
+        (xy 74.575626 48.632202)
+        (xy 74.558074 48.754284)
+        (xy 74.556102 48.768)
+        (xy 74.556867 48.773321)
+        (xy 74.575626 48.903797)
+        (xy 74.575627 48.903802)
+        (xy 74.576392 48.909119)
+        (xy 74.578624 48.914008)
+        (xy 74.578626 48.914012)
+        (xy 74.607794 48.97788)
+        (xy 74.613395 49.022471)
+        (xy 74.592565 49.062293)
+        (xy 74.552743 49.083124)
+        (xy 74.508152 49.077524)
+        (xy 74.507603 49.077273)
+        (xy 74.503081 49.074367)
+        (xy 74.497923 49.072852)
+        (xy 74.49792 49.072851)
+        (xy 74.371447 49.035715)
+        (xy 74.371442 49.035714)
+        (xy 74.366285 49.0342)
+        (xy 74.223715 49.0342)
+        (xy 74.218558 49.035714)
+        (xy 74.218552 49.035715)
+        (xy 74.092076 49.072852)
+        (xy 74.092071 49.072854)
+        (xy 74.086919 49.074367)
+        (xy 74.082403 49.077269)
+        (xy 74.082397 49.077272)
+        (xy 73.971505 49.148539)
+        (xy 73.971499 49.148543)
+        (xy 73.966982 49.151447)
+        (xy 73.963461 49.155509)
+        (xy 73.96346 49.155511)
+        (xy 73.87714 49.255128)
+        (xy 73.877136 49.255133)
+        (xy 73.873618 49.259194)
+        (xy 73.871385 49.264082)
+        (xy 73.871382 49.264088)
+        (xy 73.816626 49.383987)
+        (xy 73.816624 49.383993)
+        (xy 73.814392 49.388881)
+        (xy 73.813627 49.394195)
+        (xy 73.813626 49.394202)
+        (xy 73.794867 49.524679)
+        (xy 73.794102 49.53)
+        (xy 73.794867 49.535321)
+        (xy 73.813626 49.665797)
+        (xy 73.813627 49.665802)
+        (xy 73.814392 49.671119)
+        (xy 73.816624 49.676008)
+        (xy 73.816626 49.676012)
+        (xy 73.871382 49.795911)
+        (xy 73.871383 49.795913)
+        (xy 73.873618 49.800806)
+        (xy 73.877138 49.804869)
+        (xy 73.87714 49.804871)
+        (xy 73.901889 49.833432)
+        (xy 73.966982 49.908553)
+        (xy 73.971504 49.911459)
+        (xy 73.971505 49.91146)
+        (xy 74.040573 49.955848)
+        (xy 74.086919 49.985633)
+        (xy 74.223715 50.0258)
+        (xy 74.360904 50.0258)
+        (xy 74.366285 50.0258)
+        (xy 74.503081 49.985633)
+        (xy 74.623018 49.908553)
+        (xy 74.652999 49.873954)
+        (xy 74.678592 49.854795)
+        (xy 74.709831 49.848)
+        (xy 80.75483 49.848)
+        (xy 80.761383 49.848285)
+        (xy 80.800143 49.851677)
+        (xy 80.837728 49.841605)
+        (xy 80.844121 49.840187)
+        (xy 80.88244 49.833432)
+        (xy 80.88814 49.83014)
+        (xy 80.894321 49.827891)
+        (xy 80.894324 49.827901)
+        (xy 80.896151 49.827145)
+        (xy 80.896147 49.827136)
+        (xy 80.90211 49.824354)
+        (xy 80.908466 49.822652)
+        (xy 80.94036 49.800319)
+        (xy 80.945853 49.79682)
+        (xy 80.97956 49.77736)
+        (xy 81.004583 49.747537)
+        (xy 81.008994 49.742724)
+        (xy 84.230722 46.520997)
+        (xy 84.274523 46.499558)
+        (xy 84.322266 46.509498)
+        (xy 84.353873 46.546637)
+        (xy 84.355971 46.593612)
+        (xy 84.355392 46.594881)
+        (xy 84.354628 46.600192)
+        (xy 84.354627 46.600197)
+        (xy 84.337836 46.716987)
+        (xy 84.335102 46.736)
+        (xy 84.335867 46.741321)
+        (xy 84.354626 46.871797)
+        (xy 84.354627 46.871802)
+        (xy 84.355392 46.877119)
+        (xy 84.357624 46.882008)
+        (xy 84.357626 46.882012)
+        (xy 84.412382 47.001911)
+        (xy 84.412383 47.001913)
+        (xy 84.414618 47.006806)
+        (xy 84.418138 47.010869)
+        (xy 84.41814 47.010871)
+        (xy 84.473322 47.074554)
+        (xy 84.490925 47.113098)
+        (xy 84.484894 47.155039)
+        (xy 84.457146 47.187062)
+        (xy 84.41649 47.199)
+        (xy 84.072174 47.199)
+        (xy 84.065621 47.198714)
+        (xy 84.03341 47.195896)
+        (xy 84.033408 47.195896)
+        (xy 84.026857 47.195323)
+        (xy 84.020507 47.197024)
+        (xy 84.020499 47.197025)
+        (xy 83.989266 47.205394)
+        (xy 83.982865 47.206813)
+        (xy 83.951037 47.212425)
+        (xy 83.951032 47.212426)
+        (xy 83.94456 47.213568)
+        (xy 83.938866 47.216854)
+        (xy 83.932681 47.219106)
+        (xy 83.932678 47.219099)
+        (xy 83.930842 47.21986)
+        (xy 83.930846 47.219867)
+        (xy 83.924888 47.222644)
+        (xy 83.918534 47.224348)
+        (xy 83.913147 47.228119)
+        (xy 83.913142 47.228122)
+        (xy 83.886655 47.246667)
+        (xy 83.881128 47.250189)
+        (xy 83.853133 47.266352)
+        (xy 83.853129 47.266355)
+        (xy 83.84744 47.26964)
+        (xy 83.843215 47.274673)
+        (xy 83.843211 47.274678)
+        (xy 83.822421 47.299454)
+        (xy 83.81799 47.304288)
+        (xy 82.210288 48.91199)
+        (xy 82.205454 48.916421)
+        (xy 82.180678 48.937211)
+        (xy 82.180673 48.937215)
+        (xy 82.17564 48.94144)
+        (xy 82.172355 48.947129)
+        (xy 82.172352 48.947133)
+        (xy 82.156189 48.975128)
+        (xy 82.152667 48.980655)
+        (xy 82.134122 49.007142)
+        (xy 82.134119 49.007147)
+        (xy 82.130348 49.012534)
+        (xy 82.128644 49.018888)
+        (xy 82.125867 49.024846)
+        (xy 82.12586 49.024842)
+        (xy 82.125099 49.026678)
+        (xy 82.125106 49.026681)
+        (xy 82.122854 49.032866)
+        (xy 82.119568 49.03856)
+        (xy 82.118426 49.045032)
+        (xy 82.118425 49.045037)
+        (xy 82.112813 49.076865)
+        (xy 82.111394 49.083266)
+        (xy 82.103025 49.114499)
+        (xy 82.103024 49.114507)
+        (xy 82.101323 49.120857)
+        (xy 82.101896 49.127408)
+        (xy 82.101896 49.12741)
+        (xy 82.104714 49.159616)
+        (xy 82.105 49.16617)
+        (xy 82.105 51.145132)
+        (xy 82.099276 51.17391)
+        (xy 82.082974 51.198306)
+        (xy 80.075374 53.205905)
+        (xy 80.036871 53.226486)
+        (xy 79.993422 53.222207)
+        (xy 79.959673 53.19451)
+        (xy 79.947 53.152731)
+        (xy 79.947 51.218163)
+        (xy 79.951741 51.191883)
+        (xy 79.965368 51.168917)
+        (xy 80.02483 51.100294)
+        (xy 80.050382 51.070806)
+        (xy 80.109608 50.941119)
+        (xy 80.127981 50.813332)
+        (xy 80.129133 50.805321)
+        (xy 80.129898 50.8)
+        (xy 80.109608 50.658881)
+        (xy 80.050382 50.529194)
+        (xy 79.957018 50.421447)
+        (xy 79.952496 50.418541)
+        (xy 79.952494 50.418539)
+        (xy 79.841602 50.347272)
+        (xy 79.841599 50.34727)
+        (xy 79.837081 50.344367)
+        (xy 79.831925 50.342853)
+        (xy 79.831923 50.342852)
+        (xy 79.705447 50.305715)
+        (xy 79.705442 50.305714)
+        (xy 79.700285 50.3042)
+        (xy 79.557715 50.3042)
+        (xy 79.552558 50.305714)
+        (xy 79.552552 50.305715)
+        (xy 79.426076 50.342852)
+        (xy 79.426071 50.342854)
+        (xy 79.420919 50.344367)
+        (xy 79.416403 50.347269)
+        (xy 79.416397 50.347272)
+        (xy 79.305505 50.418539)
+        (xy 79.305499 50.418543)
+        (xy 79.300982 50.421447)
+        (xy 79.297461 50.425509)
+        (xy 79.29746 50.425511)
+        (xy 79.21114 50.525128)
+        (xy 79.211136 50.525133)
+        (xy 79.207618 50.529194)
+        (xy 79.205385 50.534082)
+        (xy 79.205382 50.534088)
+        (xy 79.150626 50.653987)
+        (xy 79.150624 50.653993)
+        (xy 79.148392 50.658881)
+        (xy 79.147627 50.664195)
+        (xy 79.147626 50.664202)
+        (xy 79.132001 50.772884)
+        (xy 79.128102 50.8)
+        (xy 79.128867 50.805321)
+        (xy 79.135765 50.853298)
+        (xy 79.129734 50.895239)
+        (xy 79.101986 50.927262)
+        (xy 79.06133 50.9392)
+        (xy 78.92667 50.9392)
+        (xy 78.886014 50.927262)
+        (xy 78.858266 50.895239)
+        (xy 78.852235 50.853298)
+        (xy 78.859133 50.805321)
+        (xy 78.859898 50.8)
+        (xy 78.839608 50.658881)
+        (xy 78.780382 50.529194)
+        (xy 78.687018 50.421447)
+        (xy 78.682496 50.418541)
+        (xy 78.682494 50.418539)
+        (xy 78.571602 50.347272)
+        (xy 78.571599 50.34727)
+        (xy 78.567081 50.344367)
+        (xy 78.561925 50.342853)
+        (xy 78.561923 50.342852)
+        (xy 78.435447 50.305715)
+        (xy 78.435442 50.305714)
+        (xy 78.430285 50.3042)
+        (xy 78.287715 50.3042)
+        (xy 78.282558 50.305714)
+        (xy 78.282552 50.305715)
+        (xy 78.156076 50.342852)
+        (xy 78.156071 50.342854)
+        (xy 78.150919 50.344367)
+        (xy 78.146403 50.347269)
+        (xy 78.146397 50.347272)
+        (xy 78.035505 50.418539)
+        (xy 78.035499 50.418543)
+        (xy 78.030982 50.421447)
+        (xy 78.027461 50.425509)
+        (xy 78.02746 50.425511)
+        (xy 77.94114 50.525128)
+        (xy 77.941136 50.525133)
+        (xy 77.937618 50.529194)
+        (xy 77.935385 50.534082)
+        (xy 77.935382 50.534088)
+        (xy 77.880626 50.653987)
+        (xy 77.880624 50.653993)
+        (xy 77.878392 50.658881)
+        (xy 77.877627 50.664195)
+        (xy 77.877626 50.664202)
+        (xy 77.862001 50.772884)
+        (xy 77.858102 50.8)
+        (xy 77.858867 50.805321)
+        (xy 77.865765 50.853298)
+        (xy 77.859734 50.895239)
+        (xy 77.831986 50.927262)
+        (xy 77.79133 50.9392)
+        (xy 77.65667 50.9392)
+        (xy 77.616014 50.927262)
+        (xy 77.588266 50.895239)
+        (xy 77.582235 50.853298)
+        (xy 77.589133 50.805321)
+        (xy 77.589898 50.8)
+        (xy 77.569608 50.658881)
+        (xy 77.510382 50.529194)
+        (xy 77.417018 50.421447)
+        (xy 77.412496 50.418541)
+        (xy 77.412494 50.418539)
+        (xy 77.301602 50.347272)
+        (xy 77.301599 50.34727)
+        (xy 77.297081 50.344367)
+        (xy 77.291925 50.342853)
+        (xy 77.291923 50.342852)
+        (xy 77.165447 50.305715)
+        (xy 77.165442 50.305714)
+        (xy 77.160285 50.3042)
+        (xy 77.017715 50.3042)
+        (xy 77.012558 50.305714)
+        (xy 77.012552 50.305715)
+        (xy 76.886076 50.342852)
+        (xy 76.886071 50.342854)
+        (xy 76.880919 50.344367)
+        (xy 76.876403 50.347269)
+        (xy 76.876397 50.347272)
+        (xy 76.765505 50.418539)
+        (xy 76.765499 50.418543)
+        (xy 76.760982 50.421447)
+        (xy 76.757461 50.425509)
+        (xy 76.75746 50.425511)
+        (xy 76.67114 50.525128)
+        (xy 76.671136 50.525133)
+        (xy 76.667618 50.529194)
+        (xy 76.665385 50.534082)
+        (xy 76.665382 50.534088)
+        (xy 76.610626 50.653987)
+        (xy 76.610624 50.653993)
+        (xy 76.608392 50.658881)
+        (xy 76.607627 50.664195)
+        (xy 76.607626 50.664202)
+        (xy 76.592001 50.772884)
+        (xy 76.588102 50.8)
+        (xy 76.588867 50.805321)
+        (xy 76.595765 50.853298)
+        (xy 76.589734 50.895239)
+        (xy 76.561986 50.927262)
+        (xy 76.52133 50.9392)
+        (xy 76.38667 50.9392)
+        (xy 76.346014 50.927262)
+        (xy 76.318266 50.895239)
+        (xy 76.312235 50.853298)
+        (xy 76.319133 50.805321)
+        (xy 76.319898 50.8)
+        (xy 76.299608 50.658881)
+        (xy 76.240382 50.529194)
+        (xy 76.147018 50.421447)
+        (xy 76.142496 50.418541)
+        (xy 76.142494 50.418539)
+        (xy 76.031602 50.347272)
+        (xy 76.031599 50.34727)
+        (xy 76.027081 50.344367)
+        (xy 76.021925 50.342853)
+        (xy 76.021923 50.342852)
+        (xy 75.895447 50.305715)
+        (xy 75.895442 50.305714)
+        (xy 75.890285 50.3042)
+        (xy 75.747715 50.3042)
+        (xy 75.742558 50.305714)
+        (xy 75.742552 50.305715)
+        (xy 75.616076 50.342852)
+        (xy 75.616071 50.342854)
+        (xy 75.610919 50.344367)
+        (xy 75.606403 50.347269)
+        (xy 75.606397 50.347272)
+        (xy 75.495505 50.418539)
+        (xy 75.495499 50.418543)
+        (xy 75.490982 50.421447)
+        (xy 75.487461 50.425509)
+        (xy 75.48746 50.425511)
+        (xy 75.40114 50.525128)
+        (xy 75.401136 50.525133)
+        (xy 75.397618 50.529194)
+        (xy 75.395385 50.534082)
+        (xy 75.395382 50.534088)
+        (xy 75.340626 50.653987)
+        (xy 75.340624 50.653993)
+        (xy 75.338392 50.658881)
+        (xy 75.337627 50.664195)
+        (xy 75.337626 50.664202)
+        (xy 75.322001 50.772884)
+        (xy 75.318102 50.8)
+        (xy 75.318867 50.805321)
+        (xy 75.330712 50.887705)
+        (xy 75.321402 50.936007)
+        (xy 75.284226 50.96822)
+        (xy 75.235091 50.970561)
+        (xy 75.133447 50.940715)
+        (xy 75.133442 50.940714)
+        (xy 75.128285 50.9392)
+        (xy 74.985715 50.9392)
+        (xy 74.980558 50.940714)
+        (xy 74.980552 50.940715)
+        (xy 74.854076 50.977852)
+        (xy 74.854071 50.977854)
+        (xy 74.848919 50.979367)
+        (xy 74.844403 50.982269)
+        (xy 74.844397 50.982272)
+        (xy 74.733505 51.053539)
+        (xy 74.733499 51.053543)
+        (xy 74.728982 51.056447)
+        (xy 74.725461 51.060509)
+        (xy 74.72546 51.060511)
+        (xy 74.63914 51.160128)
+        (xy 74.639136 51.160133)
+        (xy 74.635618 51.164194)
+        (xy 74.633385 51.169082)
+        (xy 74.633382 51.169088)
+        (xy 74.578626 51.288987)
+        (xy 74.578624 51.288993)
+        (xy 74.576392 51.293881)
+        (xy 74.575627 51.299195)
+        (xy 74.575626 51.299202)
+        (xy 74.563274 51.385115)
+        (xy 74.556102 51.435)
+        (xy 74.556867 51.440321)
+        (xy 74.575626 51.570797)
+        (xy 74.575627 51.570802)
+        (xy 74.576392 51.576119)
+        (xy 74.578624 51.581008)
+        (xy 74.578626 51.581012)
+        (xy 74.633382 51.700911)
+        (xy 74.633383 51.700913)
+        (xy 74.635618 51.705806)
+        (xy 74.639138 51.709869)
+        (xy 74.63914 51.709871)
+        (xy 74.720632 51.803917)
+        (xy 74.734259 51.826883)
+        (xy 74.739 51.853163)
+        (xy 74.739 52.415132)
+        (xy 74.733276 52.44391)
+        (xy 74.716974 52.468306)
+        (xy 72.915306 54.269974)
+        (xy 72.89091 54.286276)
+        (xy 72.862132 54.292)
+        (xy 67.45417 54.292)
+        (xy 67.447616 54.291714)
+        (xy 67.41541 54.288896)
+        (xy 67.415408 54.288896)
+        (xy 67.408857 54.288323)
+        (xy 67.402507 54.290024)
+        (xy 67.402499 54.290025)
+        (xy 67.371266 54.298394)
+        (xy 67.364865 54.299813)
+        (xy 67.333037 54.305425)
+        (xy 67.333032 54.305426)
+        (xy 67.32656 54.306568)
+        (xy 67.320866 54.309854)
+        (xy 67.314681 54.312106)
+        (xy 67.314678 54.312099)
+        (xy 67.312842 54.31286)
+        (xy 67.312846 54.312867)
+        (xy 67.306888 54.315644)
+        (xy 67.300534 54.317348)
+        (xy 67.295147 54.321119)
+        (xy 67.295142 54.321122)
+        (xy 67.268655 54.339667)
+        (xy 67.263128 54.343189)
+        (xy 67.235133 54.359352)
+        (xy 67.235129 54.359355)
+        (xy 67.22944 54.36264)
+        (xy 67.225215 54.367673)
+        (xy 67.225211 54.367678)
+        (xy 67.204421 54.392454)
+        (xy 67.19999 54.397288)
+        (xy 66.359374 55.237905)
+        (xy 66.320871 55.258486)
+        (xy 66.277422 55.254207)
+        (xy 66.243673 55.22651)
+        (xy 66.231 55.184731)
+        (xy 66.231 52.994868)
+        (xy 66.236724 52.96609)
+        (xy 66.253023 52.941696)
+        (xy 67.129729 52.064988)
+        (xy 67.134531 52.060588)
+        (xy 67.16436 52.03556)
+        (xy 67.183813 52.001865)
+        (xy 67.18734 51.996328)
+        (xy 67.209651 51.964466)
+        (xy 67.211354 51.958109)
+        (xy 67.214134 51.952148)
+        (xy 67.214144 51.952152)
+        (xy 67.214901 51.950324)
+        (xy 67.214891 51.950321)
+        (xy 67.21714 51.94414)
+        (xy 67.220432 51.93844)
+        (xy 67.227189 51.900112)
+        (xy 67.228605 51.893724)
+        (xy 67.238677 51.856143)
+        (xy 67.235285 51.817383)
+        (xy 67.235 51.81083)
+        (xy 67.235 51.726163)
+        (xy 67.239741 51.699883)
+        (xy 67.253368 51.676917)
+        (xy 67.31067 51.610787)
+        (xy 67.338382 51.578806)
+        (xy 67.397608 51.449119)
+        (xy 67.417898 51.308)
+        (xy 67.397608 51.166881)
+        (xy 67.341689 51.044437)
+        (xy 67.337014 50.99547)
+        (xy 67.363608 50.954088)
+        (xy 67.410092 50.937999)
+        (xy 67.518196 50.937999)
+        (xy 67.595788 50.922566)
+        (xy 67.625222 50.902898)
+        (xy 67.667 50.890225)
+        (xy 67.708777 50.902898)
+        (xy 67.738212 50.922566)
+        (xy 67.815803 50.938)
+        (xy 68.018196 50.937999)
+        (xy 68.018196 50.938131)
+        (xy 68.05706 50.945202)
+        (xy 68.08766 50.972936)
+        (xy 68.099 51.012647)
+        (xy 68.099 51.38183)
+        (xy 68.098714 51.388384)
+        (xy 68.096652 51.411957)
+        (xy 68.095323 51.427143)
+        (xy 68.097024 51.433493)
+        (xy 68.097025 51.433498)
+        (xy 68.105394 51.464731)
+        (xy 68.106813 51.471133)
+        (xy 68.112425 51.502961)
+        (xy 68.112426 51.502963)
+        (xy 68.113568 51.50944)
+        (xy 68.116856 51.515136)
+        (xy 68.119107 51.521319)
+        (xy 68.119098 51.521321)
+        (xy 68.119857 51.523153)
+        (xy 68.119865 51.52315)
+        (xy 68.122644 51.529111)
+        (xy 68.124348 51.535466)
+        (xy 68.131027 51.545005)
+        (xy 68.146662 51.567335)
+        (xy 68.150185 51.572866)
+        (xy 68.166348 51.600861)
+        (xy 68.166353 51.600867)
+        (xy 68.16964 51.60656)
+        (xy 68.174678 51.610787)
+        (xy 68.199448 51.631572)
+        (xy 68.204284 51.636004)
+        (xy 68.850995 52.282715)
+        (xy 68.855427 52.287551)
+        (xy 68.88044 52.31736)
+        (xy 68.914144 52.336819)
+        (xy 68.919646 52.340323)
+        (xy 68.951534 52.362651)
+        (xy 68.95789 52.364354)
+        (xy 68.963852 52.367134)
+        (xy 68.963847 52.367143)
+        (xy 68.965675 52.3679)
+        (xy 68.965679 52.367892)
+        (xy 68.971862 52.370142)
+        (xy 68.97756 52.373432)
+        (xy 69.015885 52.380189)
+        (xy 69.02227 52.381604)
+        (xy 69.059857 52.391677)
+        (xy 69.098616 52.388285)
+        (xy 69.10517 52.388)
+        (xy 71.48383 52.388)
+        (xy 71.490383 52.388285)
+        (xy 71.529143 52.391677)
+        (xy 71.566728 52.381605)
+        (xy 71.573121 52.380187)
+        (xy 71.61144 52.373432)
+        (xy 71.61714 52.37014)
+        (xy 71.623321 52.367891)
+        (xy 71.623324 52.367901)
+        (xy 71.625151 52.367145)
+        (xy 71.625147 52.367136)
+        (xy 71.63111 52.364354)
+        (xy 71.637466 52.362652)
+        (xy 71.66936 52.340319)
+        (xy 71.674853 52.33682)
+        (xy 71.70856 52.31736)
+        (xy 71.733583 52.287537)
+        (xy 71.737994 52.282724)
+        (xy 72.856724 51.163994)
+        (xy 72.861537 51.159583)
+        (xy 72.89136 51.13456)
+        (xy 72.91082 51.100853)
+        (xy 72.914319 51.09536)
+        (xy 72.936652 51.063466)
+        (xy 72.938354 51.05711)
+        (xy 72.941136 51.051147)
+        (xy 72.941145 51.051151)
+        (xy 72.941901 51.049324)
+        (xy 72.941891 51.049321)
+        (xy 72.94414 51.04314)
+        (xy 72.947432 51.03744)
+        (xy 72.954187 50.999121)
+        (xy 72.955605 50.992728)
+        (xy 72.965677 50.955143)
+        (xy 72.962285 50.916383)
+        (xy 72.962 50.90983)
+        (xy 72.962 48.422869)
+        (xy 72.967724 48.394091)
+        (xy 72.984025 48.369695)
+        (xy 73.01212 48.3416)
+        (xy 73.11073 48.242988)
+        (xy 73.115543 48.238578)
+        (xy 73.14536 48.21356)
+        (xy 73.16482 48.179853)
+        (xy 73.168319 48.17436)
+        (xy 73.190652 48.142466)
+        (xy 73.192354 48.13611)
+        (xy 73.195136 48.130147)
+        (xy 73.195145 48.130151)
+        (xy 73.195901 48.128324)
+        (xy 73.195891 48.128321)
+        (xy 73.19814 48.12214)
+        (xy 73.201432 48.11644)
+        (xy 73.208187 48.078121)
+        (xy 73.209605 48.071728)
+        (xy 73.219677 48.034143)
+        (xy 73.216285 47.995383)
+        (xy 73.216 47.98883)
+        (xy 73.216 47.789163)
+        (xy 73.220741 47.762883)
+        (xy 73.234368 47.739917)
+        (xy 73.262133 47.707874)
+        (xy 73.319382 47.641806)
+        (xy 73.378608 47.512119)
+        (xy 73.398898 47.371)
+        (xy 73.395787 47.349366)
+        (xy 73.383043 47.260729)
+        (xy 73.378608 47.229881)
+        (xy 73.319382 47.100194)
+        (xy 73.226018 46.992447)
+        (xy 73.221496 46.989541)
+        (xy 73.221494 46.989539)
+        (xy 73.110602 46.918272)
+        (xy 73.110599 46.91827)
+        (xy 73.106081 46.915367)
+        (xy 73.100925 46.913853)
+        (xy 73.100923 46.913852)
+        (xy 72.974447 46.876715)
+        (xy 72.974442 46.876714)
+        (xy 72.969285 46.8752)
+        (xy 72.826715 46.8752)
+        (xy 72.821558 46.876714)
+        (xy 72.821552 46.876715)
+        (xy 72.72954 46.903733)
+        (xy 72.687168 46.903733)
+        (xy 72.651522 46.880825)
+        (xy 72.633919 46.842281)
+        (xy 72.624223 46.774847)
+        (xy 72.616608 46.721881)
+        (xy 72.557382 46.592194)
+        (xy 72.536801 46.568443)
+        (xy 72.530842 46.561565)
+        (xy 72.511674 46.539445)
+        (xy 72.494072 46.500902)
+        (xy 72.500103 46.458961)
+        (xy 72.527851 46.426938)
+        (xy 72.568507 46.415)
+        (xy 73.116132 46.415)
+      )
+    )
+    (filled_polygon
+      (layer "F.Cu")
+      (pts
+        (xy 86.36291 88.442724)
+        (xy 86.387306 88.459026)
+        (xy 87.709692 89.781412)
+        (xy 87.730904 89.823551)
+        (xy 87.72284 89.870033)
+        (xy 87.710327 89.893443)
+        (xy 87.710322 89.893454)
+        (xy 87.708588 89.896699)
+        (xy 87.707519 89.900222)
+        (xy 87.707516 89.90023)
+        (xy 87.650133 90.089396)
+        (xy 87.649062 90.092928)
+        (xy 87.6487 90.096596)
+        (xy 87.6487 90.0966)
+        (xy 87.629604 90.290488)
+        (xy 87.628963 90.297)
+        (xy 87.629325 90.300675)
+        (xy 87.629325 90.300676)
+        (xy 87.647585 90.486082)
+        (xy 87.649062 90.501072)
+        (xy 87.650132 90.504601)
+        (xy 87.650133 90.504603)
+        (xy 87.707516 90.693769)
+        (xy 87.707518 90.693774)
+        (xy 87.708588 90.697301)
+        (xy 87.805252 90.878147)
+        (xy 87.807596 90.881003)
+        (xy 87.807598 90.881006)
+        (xy 87.932545 91.033254)
+        (xy 87.93534 91.03666)
+        (xy 87.938195 91.039003)
+        (xy 88.075542 91.151721)
+        (xy 88.093853 91.166748)
+        (xy 88.274699 91.263412)
+        (xy 88.470928 91.322938)
+        (xy 88.675 91.343037)
+        (xy 88.879072 91.322938)
+        (xy 89.075301 91.263412)
+        (xy 89.101962 91.24916)
+        (xy 89.148445 91.241094)
+        (xy 89.190586 91.262306)
+        (xy 89.707995 91.779715)
+        (xy 89.712427 91.784551)
+        (xy 89.732774 91.8088)
+        (xy 89.73744 91.81436)
+        (xy 89.771134 91.833813)
+        (xy 89.776658 91.837332)
+        (xy 89.777364 91.837827)
+        (xy 89.797605 91.852)
+        (xy 89.808534 91.859652)
+        (xy 89.814886 91.861353)
+        (xy 89.820852 91.864136)
+        (xy 89.820848 91.864144)
+        (xy 89.822678 91.864902)
+        (xy 89.822682 91.864893)
+        (xy 89.828861 91.867142)
+        (xy 89.83456 91.870432)
+        (xy 89.872882 91.877188)
+        (xy 89.879275 91.878606)
+        (xy 89.916857 91.888677)
+        (xy 89.955616 91.885285)
+        (xy 89.96217 91.885)
+        (xy 90.525533 91.885)
+        (xy 90.564457 91.895857)
+        (xy 90.592141 91.925295)
+        (xy 90.600591 91.964811)
+        (xy 90.587368 92.002996)
+        (xy 90.577742 92.016903)
+        (xy 90.581787 92.024182)
+        (xy 91.207999 92.650394)
+        (xy 91.215 92.654436)
+        (xy 91.222 92.650394)
+        (xy 91.848211 92.024182)
+        (xy 91.852256 92.016903)
+        (xy 91.842631 92.002996)
+        (xy 91.829408 91.964811)
+        (xy 91.837858 91.925295)
+        (xy 91.865542 91.895857)
+        (xy 91.904466 91.885)
+        (xy 93.260036 91.885)
+        (xy 93.306301 91.900916)
+        (xy 93.332982 91.941928)
+        (xy 93.328785 91.990674)
+        (xy 93.295485 92.02652)
+        (xy 93.197238 92.079034)
+        (xy 93.197233 92.079036)
+        (xy 93.19398 92.080776)
+        (xy 93.191127 92.083117)
+        (xy 93.191123 92.08312)
+        (xy 93.051722 92.197523)
+        (xy 93.051716 92.197528)
+        (xy 93.048867 92.199867)
+        (xy 93.046528 92.202716)
+        (xy 93.046523 92.202722)
+        (xy 92.93212 92.342123)
+        (xy 92.932117 92.342127)
+        (xy 92.929776 92.34498)
+        (xy 92.928036 92.348233)
+        (xy 92.928034 92.348238)
+        (xy 92.843023 92.50728)
+        (xy 92.843018 92.507292)
+        (xy 92.841283 92.510538)
+        (xy 92.840212 92.514066)
+        (xy 92.840212 92.514068)
+        (xy 92.788598 92.684216)
+        (xy 92.786789 92.690179)
+        (xy 92.786427 92.693847)
+        (xy 92.786427 92.693851)
+        (xy 92.771639 92.844)
+        (xy 92.768389 92.877)
+        (xy 92.768751 92.880676)
+        (xy 92.786099 93.056821)
+        (xy 92.786789 93.063821)
+        (xy 92.787859 93.06735)
+        (xy 92.78786 93.067352)
+        (xy 92.803099 93.117587)
+        (xy 92.841283 93.243462)
+        (xy 92.843019 93.246711)
+        (xy 92.843023 93.246719)
+        (xy 92.921651 93.39382)
+        (xy 92.929776 93.40902)
+        (xy 92.968327 93.455994)
+        (xy 93.045596 93.550148)
+        (xy 93.048867 93.554133)
+        (xy 93.19398 93.673224)
+        (xy 93.259956 93.708489)
+        (xy 93.35628 93.759976)
+        (xy 93.356283 93.759977)
+        (xy 93.359538 93.761717)
+        (xy 93.539179 93.816211)
+        (xy 93.709781 93.833013)
+        (xy 93.714912 93.833519)
+        (xy 93.726 93.834611)
+        (xy 93.737088 93.833519)
+        (xy 93.740679 93.833165)
+        (xy 93.912821 93.816211)
+        (xy 94.092462 93.761717)
+        (xy 94.25802 93.673224)
+        (xy 94.403133 93.554133)
+        (xy 94.522224 93.40902)
+        (xy 94.610717 93.243462)
+        (xy 94.665211 93.063821)
+        (xy 94.683611 92.877)
+        (xy 94.665211 92.690179)
+        (xy 94.610717 92.510538)
+        (xy 94.608862 92.507068)
+        (xy 94.564996 92.425)
+        (xy 94.522224 92.34498)
+        (xy 94.403133 92.199867)
+        (xy 94.394603 92.192867)
+        (xy 94.271963 92.092219)
+        (xy 94.25802 92.080776)
+        (xy 94.237375 92.069741)
+        (xy 94.156515 92.02652)
+        (xy 94.123215 91.990674)
+        (xy 94.119018 91.941928)
+        (xy 94.145699 91.900916)
+        (xy 94.191964 91.885)
+        (xy 95.760036 91.885)
+        (xy 95.806301 91.900916)
+        (xy 95.832982 91.941928)
+        (xy 95.828785 91.990674)
+        (xy 95.795485 92.02652)
+        (xy 95.697238 92.079034)
+        (xy 95.697233 92.079036)
+        (xy 95.69398 92.080776)
+        (xy 95.691127 92.083117)
+        (xy 95.691123 92.08312)
+        (xy 95.551722 92.197523)
+        (xy 95.551716 92.197528)
+        (xy 95.548867 92.199867)
+        (xy 95.546528 92.202716)
+        (xy 95.546523 92.202722)
+        (xy 95.43212 92.342123)
+        (xy 95.432117 92.342127)
+        (xy 95.429776 92.34498)
+        (xy 95.428036 92.348233)
+        (xy 95.428034 92.348238)
+        (xy 95.343023 92.50728)
+        (xy 95.343018 92.507292)
+        (xy 95.341283 92.510538)
+        (xy 95.340212 92.514066)
+        (xy 95.340212 92.514068)
+        (xy 95.288598 92.684216)
+        (xy 95.286789 92.690179)
+        (xy 95.286427 92.693847)
+        (xy 95.286427 92.693851)
+        (xy 95.271639 92.844)
+        (xy 95.268389 92.877)
+        (xy 95.268751 92.880676)
+        (xy 95.286099 93.056821)
+        (xy 95.286789 93.063821)
+        (xy 95.287859 93.06735)
+        (xy 95.28786 93.067352)
+        (xy 95.303099 93.117587)
+        (xy 95.341283 93.243462)
+        (xy 95.343019 93.246711)
+        (xy 95.343023 93.246719)
+        (xy 95.421651 93.39382)
+        (xy 95.429776 93.40902)
+        (xy 95.468327 93.455994)
+        (xy 95.545596 93.550148)
+        (xy 95.548867 93.554133)
+        (xy 95.69398 93.673224)
+        (xy 95.759956 93.708489)
+        (xy 95.85628 93.759976)
+        (xy 95.856283 93.759977)
+        (xy 95.859538 93.761717)
+        (xy 96.039179 93.816211)
+        (xy 96.209781 93.833013)
+        (xy 96.214912 93.833519)
+        (xy 96.226 93.834611)
+        (xy 96.237088 93.833519)
+        (xy 96.240679 93.833165)
+        (xy 96.412821 93.816211)
+        (xy 96.592462 93.761717)
+        (xy 96.75802 93.673224)
+        (xy 96.903133 93.554133)
+        (xy 97.022224 93.40902)
+        (xy 97.068625 93.322211)
+        (xy 97.07648 93.307515)
+        (xy 97.112326 93.274215)
+        (xy 97.161072 93.270018)
+        (xy 97.202084 93.296699)
+        (xy 97.218 93.342964)
+        (xy 97.218 94.08283)
+        (xy 97.217714 94.089384)
+        (xy 97.214973 94.120715)
+        (xy 97.214323 94.128143)
+        (xy 97.216024 94.134493)
+        (xy 97.216025 94.134498)
+        (xy 97.224394 94.165731)
+        (xy 97.225813 94.172133)
+        (xy 97.231425 94.203961)
+        (xy 97.231426 94.203963)
+        (xy 97.232568 94.21044)
+        (xy 97.235856 94.216136)
+        (xy 97.238107 94.222319)
+        (xy 97.238098 94.222321)
+        (xy 97.238857 94.224153)
+        (xy 97.238865 94.22415)
+        (xy 97.241644 94.230111)
+        (xy 97.243348 94.236466)
+        (xy 97.256736 94.255587)
+        (xy 97.265662 94.268335)
+        (xy 97.269185 94.273866)
+        (xy 97.285348 94.301861)
+        (xy 97.285353 94.301867)
+        (xy 97.28864 94.30756)
+        (xy 97.316585 94.331009)
+        (xy 97.318448 94.332572)
+        (xy 97.323284 94.337004)
+        (xy 97.906103 94.919823)
+        (xy 97.926684 94.958325)
+        (xy 97.922445 95.001363)
+        (xy 97.921283 95.003538)
+        (xy 97.920213 95.007064)
+        (xy 97.920213 95.007065)
+        (xy 97.868426 95.177783)
+        (xy 97.866789 95.183179)
+        (xy 97.866427 95.186847)
+        (xy 97.866427 95.186851)
+        (xy 97.849396 95.359771)
+        (xy 97.848389 95.37)
+        (xy 97.848751 95.373676)
+        (xy 97.865652 95.545284)
+        (xy 97.866789 95.556821)
+        (xy 97.867859 95.56035)
+        (xy 97.86786 95.560352)
+        (xy 97.920211 95.732931)
+        (xy 97.921283 95.736462)
+        (xy 97.922446 95.738638)
+        (xy 97.926682 95.781676)
+        (xy 97.906102 95.820176)
+        (xy 97.323288 96.40299)
+        (xy 97.318454 96.407421)
+        (xy 97.293678 96.428211)
+        (xy 97.293673 96.428215)
+        (xy 97.28864 96.43244)
+        (xy 97.285355 96.438129)
+        (xy 97.285352 96.438133)
+        (xy 97.269189 96.466128)
+        (xy 97.265667 96.471655)
+        (xy 97.247122 96.498142)
+        (xy 97.247119 96.498147)
+        (xy 97.243348 96.503534)
+        (xy 97.241644 96.509888)
+        (xy 97.238867 96.515846)
+        (xy 97.23886 96.515842)
+        (xy 97.238099 96.517678)
+        (xy 97.238106 96.517681)
+        (xy 97.235854 96.523866)
+        (xy 97.232568 96.52956)
+        (xy 97.231426 96.536032)
+        (xy 97.231425 96.536037)
+        (xy 97.225813 96.567865)
+        (xy 97.224394 96.574266)
+        (xy 97.216025 96.605499)
+        (xy 97.216024 96.605507)
+        (xy 97.214323 96.611857)
+        (xy 97.214896 96.618408)
+        (xy 97.214896 96.61841)
+        (xy 97.217714 96.650616)
+        (xy 97.218 96.65717)
+        (xy 97.218 97.411036)
+        (xy 97.202084 97.457301)
+        (xy 97.161072 97.483982)
+        (xy 97.112326 97.479785)
+        (xy 97.07648 97.446485)
+        (xy 97.047883 97.392984)
+        (xy 97.022224 97.34498)
+        (xy 96.903133 97.199867)
+        (xy 96.894603 97.192867)
+        (xy 96.816818 97.12903)
+        (xy 96.75802 97.080776)
+        (xy 96.754761 97.079034)
+        (xy 96.595719 96.994023)
+        (xy 96.595711 96.994019)
+        (xy 96.592462 96.992283)
+        (xy 96.490662 96.961402)
+        (xy 96.416352 96.93886)
+        (xy 96.41635 96.938859)
+        (xy 96.412821 96.937789)
+        (xy 96.40915 96.937427)
+        (xy 96.409148 96.937427)
+        (xy 96.229676 96.919751)
+        (xy 96.226 96.919389)
+        (xy 96.222324 96.919751)
+        (xy 96.042851 96.937427)
+        (xy 96.042847 96.937427)
+        (xy 96.039179 96.937789)
+        (xy 96.035651 96.938859)
+        (xy 96.035647 96.93886)
+        (xy 95.863068 96.991212)
+        (xy 95.863066 96.991212)
+        (xy 95.859538 96.992283)
+        (xy 95.856292 96.994018)
+        (xy 95.85628 96.994023)
+        (xy 95.697238 97.079034)
+        (xy 95.697233 97.079036)
+        (xy 95.69398 97.080776)
+        (xy 95.691127 97.083117)
+        (xy 95.691123 97.08312)
+        (xy 95.551722 97.197523)
+        (xy 95.551716 97.197528)
+        (xy 95.548867 97.199867)
+        (xy 95.546528 97.202716)
+        (xy 95.546523 97.202722)
+        (xy 95.44733 97.32359)
+        (xy 95.409257 97.34836)
+        (xy 95.363866 97.346688)
+        (xy 95.327718 97.319185)
+        (xy 95.314 97.275884)
+        (xy 95.314 97.065163)
+        (xy 95.318741 97.038883)
+        (xy 95.332368 97.015917)
+        (xy 95.373981 96.967893)
+        (xy 95.417382 96.917806)
+        (xy 95.476608 96.788119)
+        (xy 95.496898 96.647)
+        (xy 95.476608 96.505881)
+        (xy 95.417382 96.376194)
+        (xy 95.409635 96.367254)
+        (xy 95.35934 96.309211)
+        (xy 95.324018 96.268447)
+        (xy 95.319496 96.265541)
+        (xy 95.319494 96.265539)
+        (xy 95.208602 96.194272)
+        (xy 95.208599 96.19427)
+        (xy 95.204081 96.191367)
+        (xy 95.198925 96.189853)
+        (xy 95.198923 96.189852)
+        (xy 95.072447 96.152715)
+        (xy 95.072442 96.152714)
+        (xy 95.067285 96.1512)
+        (xy 94.924715 96.1512)
+        (xy 94.919558 96.152714)
+        (xy 94.919552 96.152715)
+        (xy 94.793076 96.189852)
+        (xy 94.793071 96.189854)
+        (xy 94.787919 96.191367)
+        (xy 94.783403 96.194269)
+        (xy 94.783397 96.194272)
+        (xy 94.672505 96.265539)
+        (xy 94.672499 96.265543)
+        (xy 94.667982 96.268447)
+        (xy 94.664461 96.272509)
+        (xy 94.66446 96.272511)
+        (xy 94.57814 96.372128)
+        (xy 94.578136 96.372133)
+        (xy 94.574618 96.376194)
+        (xy 94.572385 96.381082)
+        (xy 94.572382 96.381088)
+        (xy 94.517626 96.500987)
+        (xy 94.517624 96.500993)
+        (xy 94.515392 96.505881)
+        (xy 94.514627 96.511195)
+        (xy 94.514626 96.511202)
+        (xy 94.496087 96.640151)
+        (xy 94.495102 96.647)
+        (xy 94.495867 96.652321)
+        (xy 94.514626 96.782797)
+        (xy 94.514627 96.782802)
+        (xy 94.515392 96.788119)
+        (xy 94.517624 96.793008)
+        (xy 94.517626 96.793012)
+        (xy 94.572382 96.912911)
+        (xy 94.572383 96.912913)
+        (xy 94.574618 96.917806)
+        (xy 94.578138 96.921869)
+        (xy 94.57814 96.921871)
+        (xy 94.659632 97.015917)
+        (xy 94.673259 97.038883)
+        (xy 94.678 97.065163)
+        (xy 94.678 97.336202)
+        (xy 94.662084 97.382467)
+        (xy 94.621072 97.409148)
+        (xy 94.572326 97.404951)
+        (xy 94.53648 97.371651)
+        (xy 94.530664 97.36077)
+        (xy 94.522224 97.34498)
+        (xy 94.403133 97.199867)
+        (xy 94.394603 97.192867)
+        (xy 94.316818 97.12903)
+        (xy 94.25802 97.080776)
+        (xy 94.254761 97.079034)
+        (xy 94.095719 96.994023)
+        (xy 94.095711 96.994019)
+        (xy 94.092462 96.992283)
+        (xy 93.990662 96.961402)
+        (xy 93.916352 96.93886)
+        (xy 93.91635 96.938859)
+        (xy 93.912821 96.937789)
+        (xy 93.90915 96.937427)
+        (xy 93.909148 96.937427)
+        (xy 93.729676 96.919751)
+        (xy 93.726 96.919389)
+        (xy 93.722324 96.919751)
+        (xy 93.542851 96.937427)
+        (xy 93.542847 96.937427)
+        (xy 93.539179 96.937789)
+        (xy 93.535651 96.938859)
+        (xy 93.535647 96.93886)
+        (xy 93.363068 96.991212)
+        (xy 93.363066 96.991212)
+        (xy 93.359538 96.992283)
+        (xy 93.356292 96.994018)
+        (xy 93.35628 96.994023)
+        (xy 93.197238 97.079034)
+        (xy 93.197233 97.079036)
+        (xy 93.19398 97.080776)
+        (xy 93.191127 97.083117)
+        (xy 93.191123 97.08312)
+        (xy 93.051722 97.197523)
+        (xy 93.051716 97.197528)
+        (xy 93.048867 97.199867)
+        (xy 93.046528 97.202716)
+        (xy 93.046523 97.202722)
+        (xy 92.93212 97.342123)
+        (xy 92.932117 97.342127)
+        (xy 92.929776 97.34498)
+        (xy 92.928036 97.348233)
+        (xy 92.928034 97.348238)
+        (xy 92.843027 97.507274)
+        (xy 92.843024 97.507279)
+        (xy 92.841283 97.510538)
+        (xy 92.840565 97.512902)
+        (xy 92.81313 97.546328)
+        (xy 92.771354 97.559)
+        (xy 90.927868 97.559)
+        (xy 90.89909 97.553276)
+        (xy 90.874694 97.536974)
+        (xy 90.256026 96.918306)
+        (xy 90.239724 96.89391)
+        (xy 90.234 96.865132)
+        (xy 90.234 96.197095)
+        (xy 90.577741 96.197095)
+        (xy 90.582477 96.203939)
+        (xy 90.631278 96.243988)
+        (xy 90.637386 96.24807)
+        (xy 90.811634 96.341207)
+        (xy 90.818426 96.34402)
+        (xy 91.007491 96.401372)
+        (xy 91.014701 96.402807)
+        (xy 91.211325 96.422173)
+        (xy 91.218675 96.422173)
+        (xy 91.415298 96.402807)
+        (xy 91.422508 96.401372)
+        (xy 91.611573 96.34402)
+        (xy 91.618365 96.341207)
+        (xy 91.792613 96.24807)
+        (xy 91.798721 96.243988)
+        (xy 91.84752 96.203939)
+        (xy 91.852257 96.197096)
+        (xy 91.848211 96.189816)
+        (xy 91.222 95.563605)
+        (xy 91.215 95.559563)
+        (xy 91.207999 95.563605)
+        (xy 90.581787 96.189816)
+        (xy 90.577741 96.197095)
+        (xy 90.234 96.197095)
+        (xy 90.234 96.031969)
+        (xy 90.247718 95.988668)
+        (xy 90.283866 95.961165)
+        (xy 90.329256 95.959493)
+        (xy 90.36733 95.984262)
+        (xy 90.388059 96.009521)
+        (xy 90.394903 96.014257)
+        (xy 90.402182 96.010211)
+        (xy 91.028394 95.384)
+        (xy 91.032435 95.377)
+        (xy 91.397563 95.377)
+        (xy 91.401605 95.384)
+        (xy 92.027816 96.010211)
+        (xy 92.035096 96.014257)
+        (xy 92.041939 96.00952)
+        (xy 92.081988 95.960721)
+        (xy 92.08607 95.954613)
+        (xy 92.179207 95.780365)
+        (xy 92.18202 95.773573)
+        (xy 92.239372 95.584508)
+        (xy 92.240807 95.577298)
+        (xy 92.260173 95.380675)
+        (xy 92.260173 95.377)
+        (xy 92.768389 95.377)
+        (xy 92.768751 95.380675)
+        (xy 92.768751 95.380676)
+        (xy 92.786369 95.559563)
+        (xy 92.786789 95.563821)
+        (xy 92.787859 95.56735)
+        (xy 92.78786 95.567352)
+        (xy 92.800919 95.610402)
+        (xy 92.841283 95.743462)
+        (xy 92.843019 95.746711)
+        (xy 92.843023 95.746719)
+        (xy 92.915935 95.883126)
+        (xy 92.929776 95.90902)
+        (xy 92.93212 95.911876)
+        (xy 93.030077 96.031238)
+        (xy 93.048867 96.054133)
+        (xy 93.19398 96.173224)
+        (xy 93.263172 96.210208)
+        (xy 93.35628 96.259976)
+        (xy 93.356283 96.259977)
+        (xy 93.359538 96.261717)
+        (xy 93.539179 96.316211)
+        (xy 93.726 96.334611)
+        (xy 93.912821 96.316211)
+        (xy 94.092462 96.261717)
+        (xy 94.25802 96.173224)
+        (xy 94.403133 96.054133)
+        (xy 94.522224 95.90902)
+        (xy 94.610717 95.743462)
+        (xy 94.665211 95.563821)
+        (xy 94.683611 95.377)
+        (xy 95.268389 95.377)
+        (xy 95.268751 95.380675)
+        (xy 95.268751 95.380676)
+        (xy 95.286369 95.559563)
+        (xy 95.286789 95.563821)
+        (xy 95.287859 95.56735)
+        (xy 95.28786 95.567352)
+        (xy 95.300919 95.610402)
+        (xy 95.341283 95.743462)
+        (xy 95.343019 95.746711)
+        (xy 95.343023 95.746719)
+        (xy 95.415935 95.883126)
+        (xy 95.429776 95.90902)
+        (xy 95.43212 95.911876)
+        (xy 95.530077 96.031238)
+        (xy 95.548867 96.054133)
+        (xy 95.69398 96.173224)
+        (xy 95.763172 96.210208)
+        (xy 95.85628 96.259976)
+        (xy 95.856283 96.259977)
+        (xy 95.859538 96.261717)
+        (xy 96.039179 96.316211)
+        (xy 96.226 96.334611)
+        (xy 96.412821 96.316211)
+        (xy 96.592462 96.261717)
+        (xy 96.75802 96.173224)
+        (xy 96.903133 96.054133)
+        (xy 97.022224 95.90902)
+        (xy 97.110717 95.743462)
+        (xy 97.165211 95.563821)
+        (xy 97.183611 95.377)
+        (xy 97.182992 95.37072)
+        (xy 97.179343 95.333665)
+        (xy 97.165211 95.190179)
+        (xy 97.110717 95.010538)
+        (xy 97.108862 95.007068)
+        (xy 97.056964 94.909974)
+        (xy 97.022224 94.84498)
+        (xy 96.903133 94.699867)
+        (xy 96.894603 94.692867)
+        (xy 96.786493 94.604143)
+        (xy 96.75802 94.580776)
+        (xy 96.739678 94.570972)
+        (xy 96.595719 94.494023)
+        (xy 96.595711 94.494019)
+        (xy 96.592462 94.492283)
+        (xy 96.486894 94.460259)
+        (xy 96.416352 94.43886)
+        (xy 96.41635 94.438859)
+        (xy 96.412821 94.437789)
+        (xy 96.40915 94.437427)
+        (xy 96.409148 94.437427)
+        (xy 96.229676 94.419751)
+        (xy 96.226 94.419389)
+        (xy 96.222324 94.419751)
+        (xy 96.042851 94.437427)
+        (xy 96.042847 94.437427)
+        (xy 96.039179 94.437789)
+        (xy 96.035651 94.438859)
+        (xy 96.035647 94.43886)
+        (xy 95.863068 94.491212)
+        (xy 95.863066 94.491212)
+        (xy 95.859538 94.492283)
+        (xy 95.856292 94.494018)
+        (xy 95.85628 94.494023)
+        (xy 95.697238 94.579034)
+        (xy 95.697233 94.579036)
+        (xy 95.69398 94.580776)
+        (xy 95.691127 94.583117)
+        (xy 95.691123 94.58312)
+        (xy 95.551722 94.697523)
+        (xy 95.551716 94.697528)
+        (xy 95.548867 94.699867)
+        (xy 95.546528 94.702716)
+        (xy 95.546523 94.702722)
+        (xy 95.43212 94.842123)
+        (xy 95.432117 94.842127)
+        (xy 95.429776 94.84498)
+        (xy 95.428036 94.848233)
+        (xy 95.428034 94.848238)
+        (xy 95.343023 95.00728)
+        (xy 95.343018 95.007292)
+        (xy 95.341283 95.010538)
+        (xy 95.340212 95.014066)
+        (xy 95.340212 95.014068)
+        (xy 95.287903 95.186507)
+        (xy 95.286789 95.190179)
+        (xy 95.286427 95.193847)
+        (xy 95.286427 95.193851)
+        (xy 95.269002 95.370776)
+        (xy 95.268389 95.377)
+        (xy 94.683611 95.377)
+        (xy 94.682992 95.37072)
+        (xy 94.679343 95.333665)
+        (xy 94.665211 95.190179)
+        (xy 94.610717 95.010538)
+        (xy 94.608862 95.007068)
+        (xy 94.556964 94.909974)
+        (xy 94.522224 94.84498)
+        (xy 94.403133 94.699867)
+        (xy 94.394603 94.692867)
+        (xy 94.286493 94.604143)
+        (xy 94.25802 94.580776)
+        (xy 94.239678 94.570972)
+        (xy 94.095719 94.494023)
+        (xy 94.095711 94.494019)
+        (xy 94.092462 94.492283)
+        (xy 93.986894 94.460259)
+        (xy 93.916352 94.43886)
+        (xy 93.91635 94.438859)
+        (xy 93.912821 94.437789)
+        (xy 93.90915 94.437427)
+        (xy 93.909148 94.437427)
+        (xy 93.729676 94.419751)
+        (xy 93.726 94.419389)
+        (xy 93.722324 94.419751)
+        (xy 93.542851 94.437427)
+        (xy 93.542847 94.437427)
+        (xy 93.539179 94.437789)
+        (xy 93.535651 94.438859)
+        (xy 93.535647 94.43886)
+        (xy 93.363068 94.491212)
+        (xy 93.363066 94.491212)
+        (xy 93.359538 94.492283)
+        (xy 93.356292 94.494018)
+        (xy 93.35628 94.494023)
+        (xy 93.197238 94.579034)
+        (xy 93.197233 94.579036)
+        (xy 93.19398 94.580776)
+        (xy 93.191127 94.583117)
+        (xy 93.191123 94.58312)
+        (xy 93.051722 94.697523)
+        (xy 93.051716 94.697528)
+        (xy 93.048867 94.699867)
+        (xy 93.046528 94.702716)
+        (xy 93.046523 94.702722)
+        (xy 92.93212 94.842123)
+        (xy 92.932117 94.842127)
+        (xy 92.929776 94.84498)
+        (xy 92.928036 94.848233)
+        (xy 92.928034 94.848238)
+        (xy 92.843023 95.00728)
+        (xy 92.843018 95.007292)
+        (xy 92.841283 95.010538)
+        (xy 92.840212 95.014066)
+        (xy 92.840212 95.014068)
+        (xy 92.787903 95.186507)
+        (xy 92.786789 95.190179)
+        (xy 92.786427 95.193847)
+        (xy 92.786427 95.193851)
+        (xy 92.769002 95.370776)
+        (xy 92.768389 95.377)
+        (xy 92.260173 95.377)
+        (xy 92.260173 95.373325)
+        (xy 92.240807 95.176701)
+        (xy 92.239372 95.169491)
+        (xy 92.18202 94.980426)
+        (xy 92.179207 94.973634)
+        (xy 92.08607 94.799386)
+        (xy 92.081988 94.793278)
+        (xy 92.041939 94.744477)
+        (xy 92.035095 94.739741)
+        (xy 92.027816 94.743787)
+        (xy 91.401605 95.369999)
+        (xy 91.397563 95.377)
+        (xy 91.032435 95.377)
+        (xy 91.032436 95.376999)
+        (xy 91.028394 95.369999)
+        (xy 90.402182 94.743787)
+        (xy 90.394903 94.739742)
+        (xy 90.388058 94.744479)
+        (xy 90.367331 94.769737)
+        (xy 90.329257 94.794507)
+        (xy 90.283866 94.792835)
+        (xy 90.247718 94.765332)
+        (xy 90.234 94.722031)
+        (xy 90.234 94.556903)
+        (xy 90.577742 94.556903)
+        (xy 90.581787 94.564182)
+        (xy 91.207999 95.190394)
+        (xy 91.215 95.194436)
+        (xy 91.222 95.190394)
+        (xy 91.848211 94.564182)
+        (xy 91.852257 94.556903)
+        (xy 91.847521 94.550059)
+        (xy 91.798722 94.510011)
+        (xy 91.792613 94.505929)
+        (xy 91.618365 94.412792)
+        (xy 91.611573 94.409979)
+        (xy 91.422508 94.352627)
+        (xy 91.415298 94.351192)
+        (xy 91.218675 94.331827)
+        (xy 91.211325 94.331827)
+        (xy 91.014701 94.351192)
+        (xy 91.007491 94.352627)
+        (xy 90.818426 94.409979)
+        (xy 90.811634 94.412792)
+        (xy 90.637383 94.505931)
+        (xy 90.631281 94.510008)
+        (xy 90.582479 94.550058)
+        (xy 90.577742 94.556903)
+        (xy 90.234 94.556903)
+        (xy 90.234 94.09517)
+        (xy 90.234286 94.088616)
+        (xy 90.234739 94.083435)
+        (xy 90.237677 94.049857)
+        (xy 90.227606 94.012275)
+        (xy 90.226187 94.005875)
+        (xy 90.219432 93.96756)
+        (xy 90.216142 93.961861)
+        (xy 90.213893 93.955682)
+        (xy 90.213902 93.955678)
+        (xy 90.213144 93.953848)
+        (xy 90.213136 93.953852)
+        (xy 90.210353 93.947886)
+        (xy 90.208652 93.941534)
+        (xy 90.193227 93.919505)
+        (xy 90.186334 93.90966)
+        (xy 90.182809 93.904127)
+        (xy 90.182329 93.903296)
+        (xy 90.16336 93.87044)
+        (xy 90.156494 93.864679)
+        (xy 90.133551 93.845427)
+        (xy 90.128715 93.840995)
+        (xy 89.944815 93.657095)
+        (xy 90.577741 93.657095)
+        (xy 90.582477 93.663939)
+        (xy 90.631278 93.703988)
+        (xy 90.637386 93.70807)
+        (xy 90.811634 93.801207)
+        (xy 90.818426 93.80402)
+        (xy 91.007491 93.861372)
+        (xy 91.014701 93.862807)
+        (xy 91.211325 93.882173)
+        (xy 91.218675 93.882173)
+        (xy 91.415298 93.862807)
+        (xy 91.422508 93.861372)
+        (xy 91.611573 93.80402)
+        (xy 91.618365 93.801207)
+        (xy 91.792613 93.70807)
+        (xy 91.798721 93.703988)
+        (xy 91.84752 93.663939)
+        (xy 91.852257 93.657096)
+        (xy 91.848211 93.649816)
+        (xy 91.222 93.023605)
+        (xy 91.215 93.019563)
+        (xy 91.207999 93.023605)
+        (xy 90.581787 93.649816)
+        (xy 90.577741 93.657095)
+        (xy 89.944815 93.657095)
+        (xy 89.640306 93.352586)
+        (xy 89.619094 93.310445)
+        (xy 89.62716 93.263962)
+        (xy 89.641412 93.237301)
+        (xy 89.700938 93.041072)
+        (xy 89.720675 92.840675)
+        (xy 90.169827 92.840675)
+        (xy 90.189192 93.037298)
+        (xy 90.190627 93.044508)
+        (xy 90.247979 93.233573)
+        (xy 90.250792 93.240365)
+        (xy 90.343929 93.414613)
+        (xy 90.348011 93.420722)
+        (xy 90.388059 93.469521)
+        (xy 90.394903 93.474257)
+        (xy 90.402182 93.470211)
+        (xy 91.028394 92.844)
+        (xy 91.032436 92.837)
+        (xy 91.397563 92.837)
+        (xy 91.401605 92.844)
+        (xy 92.027816 93.470211)
+        (xy 92.035096 93.474257)
+        (xy 92.041939 93.46952)
+        (xy 92.081988 93.420721)
+        (xy 92.08607 93.414613)
+        (xy 92.179207 93.240365)
+        (xy 92.18202 93.233573)
+        (xy 92.239372 93.044508)
+        (xy 92.240807 93.037298)
+        (xy 92.260173 92.840675)
+        (xy 92.260173 92.833325)
+        (xy 92.240807 92.636701)
+        (xy 92.239372 92.629491)
+        (xy 92.18202 92.440426)
+        (xy 92.179207 92.433634)
+        (xy 92.08607 92.259386)
+        (xy 92.081988 92.253278)
+        (xy 92.041939 92.204477)
+        (xy 92.035095 92.199741)
+        (xy 92.027816 92.203787)
+        (xy 91.401605 92.829999)
+        (xy 91.397563 92.837)
+        (xy 91.032436 92.837)
+        (xy 91.028394 92.829999)
+        (xy 90.402182 92.203787)
+        (xy 90.394903 92.199742)
+        (xy 90.388058 92.204479)
+        (xy 90.348008 92.253281)
+        (xy 90.343931 92.259383)
+        (xy 90.250792 92.433634)
+        (xy 90.247979 92.440426)
+        (xy 90.190627 92.629491)
+        (xy 90.189192 92.636701)
+        (xy 90.169827 92.833325)
+        (xy 90.169827 92.840675)
+        (xy 89.720675 92.840675)
+        (xy 89.721037 92.837)
+        (xy 89.720347 92.829999)
+        (xy 89.716538 92.791318)
+        (xy 89.700938 92.632928)
+        (xy 89.641412 92.436699)
+        (xy 89.544748 92.255853)
+        (xy 89.528993 92.236656)
+        (xy 89.417003 92.100195)
+        (xy 89.41466 92.09734)
+        (xy 89.403501 92.088182)
+        (xy 89.259006 91.969598)
+        (xy 89.259003 91.969596)
+        (xy 89.256147 91.967252)
+        (xy 89.075301 91.870588)
+        (xy 89.071774 91.869518)
+        (xy 89.071769 91.869516)
+        (xy 88.882603 91.812133)
+        (xy 88.882601 91.812132)
+        (xy 88.879072 91.811062)
+        (xy 88.875401 91.8107)
+        (xy 88.875399 91.8107)
+        (xy 88.678676 91.791325)
+        (xy 88.675 91.790963)
+        (xy 88.671324 91.791325)
+        (xy 88.4746 91.8107)
+        (xy 88.474596 91.8107)
+        (xy 88.470928 91.811062)
+        (xy 88.4674 91.812132)
+        (xy 88.467396 91.812133)
+        (xy 88.27823 91.869516)
+        (xy 88.278222 91.869519)
+        (xy 88.274699 91.870588)
+        (xy 88.271454 91.872322)
+        (xy 88.271443 91.872327)
+        (xy 88.248033 91.88484)
+        (xy 88.201551 91.892904)
+        (xy 88.159412 91.871692)
+        (xy 87.110026 90.822306)
+        (xy 87.093724 90.79791)
+        (xy 87.088 90.769132)
+        (xy 87.088 89.806174)
+        (xy 87.088286 89.799621)
+        (xy 87.089879 89.781412)
+        (xy 87.091677 89.760857)
+        (xy 87.081606 89.723275)
+        (xy 87.080187 89.716875)
+        (xy 87.080007 89.715853)
+        (xy 87.073432 89.67856)
+        (xy 87.070142 89.672861)
+        (xy 87.067893 89.666682)
+        (xy 87.067902 89.666678)
+        (xy 87.067144 89.664848)
+        (xy 87.067136 89.664852)
+        (xy 87.064353 89.658886)
+        (xy 87.062652 89.652534)
+        (xy 87.040332 89.620658)
+        (xy 87.036809 89.615127)
+        (xy 87.035341 89.612585)
+        (xy 87.01736 89.58144)
+        (xy 87.00615 89.572034)
+        (xy 86.987551 89.556427)
+        (xy 86.982715 89.551995)
+        (xy 86.137004 88.706284)
+        (xy 86.132572 88.701448)
+        (xy 86.111787 88.676678)
+        (xy 86.10756 88.67164)
+        (xy 86.101867 88.668353)
+        (xy 86.101861 88.668348)
+        (xy 86.073866 88.652185)
+        (xy 86.068335 88.648662)
+        (xy 86.05798 88.641412)
+        (xy 86.036466 88.626348)
+        (xy 86.030111 88.624644)
+        (xy 86.02415 88.621865)
+        (xy 86.024153 88.621857)
+        (xy 86.022321 88.621098)
+        (xy 86.022319 88.621107)
+        (xy 86.016136 88.618856)
+        (xy 86.01044 88.615568)
+        (xy 86.003963 88.614426)
+        (xy 86.003961 88.614425)
+        (xy 85.972133 88.608813)
+        (xy 85.965731 88.607394)
+        (xy 85.934498 88.599025)
+        (xy 85.934493 88.599024)
+        (xy 85.928143 88.597323)
+        (xy 85.921591 88.597896)
+        (xy 85.921589 88.597896)
+        (xy 85.889384 88.600714)
+        (xy 85.88283 88.601)
+        (xy 84.573511 88.601)
+        (xy 84.544733 88.595276)
+        (xy 84.52542 88.58237)
+        (xy 84.524703 88.581297)
+        (xy 84.518545 88.577182)
+        (xy 84.513537 88.572174)
+        (xy 84.494073 88.538463)
+        (xy 84.494073 88.499537)
+        (xy 84.513537 88.465826)
+        (xy 84.518545 88.460817)
+        (xy 84.524703 88.456703)
+        (xy 84.52542 88.455629)
+        (xy 84.544733 88.442724)
+        (xy 84.573511 88.437)
+        (xy 86.334132 88.437)
+      )
+    )
+    (filled_polygon
+      (layer "F.Cu")
+      (pts
+        (xy 87.672647 88.089799)
+        (xy 87.699812 88.128371)
+        (xy 87.707515 88.153767)
+        (xy 87.707518 88.153775)
+        (xy 87.708588 88.157301)
+        (xy 87.805252 88.338147)
+        (xy 87.807596 88.341003)
+        (xy 87.807598 88.341006)
+        (xy 87.91194 88.468147)
+        (xy 87.93534 88.49666)
+        (xy 87.938195 88.499003)
+        (xy 88.039936 88.5825)
+        (xy 88.093853 88.626748)
+        (xy 88.274699 88.723412)
+        (xy 88.470928 88.782938)
+        (xy 88.675 88.803037)
+        (xy 88.879072 88.782938)
+        (xy 89.075301 88.723412)
+        (xy 89.101962 88.70916)
+        (xy 89.148445 88.701094)
+        (xy 89.190586 88.722306)
+        (xy 89.707995 89.239715)
+        (xy 89.712427 89.244551)
+        (xy 89.715068 89.247699)
+        (xy 89.73744 89.27436)
+        (xy 89.771134 89.293813)
+        (xy 89.776658 89.297332)
+        (xy 89.783443 89.302083)
+        (xy 89.797205 89.31172)
+        (xy 89.808534 89.319652)
+        (xy 89.814886 89.321353)
+        (xy 89.820852 89.324136)
+        (xy 89.820848 89.324144)
+        (xy 89.822678 89.324902)
+        (xy 89.822682 89.324893)
+        (xy 89.828861 89.327142)
+        (xy 89.83456 89.330432)
+        (xy 89.872882 89.337188)
+        (xy 89.879275 89.338606)
+        (xy 89.916857 89.348677)
+        (xy 89.955616 89.345285)
+        (xy 89.96217 89.345)
+        (xy 90.525533 89.345)
+        (xy 90.564457 89.355857)
+        (xy 90.592141 89.385295)
+        (xy 90.600591 89.424811)
+        (xy 90.587368 89.462996)
+        (xy 90.577742 89.476903)
+        (xy 90.581787 89.484182)
+        (xy 91.207999 90.110394)
+        (xy 91.215 90.114436)
+        (xy 91.222 90.110394)
+        (xy 91.848211 89.484182)
+        (xy 91.852256 89.476903)
+        (xy 91.842631 89.462996)
+        (xy 91.829408 89.424811)
+        (xy 91.837858 89.385295)
+        (xy 91.865542 89.355857)
+        (xy 91.904466 89.345)
+        (xy 92.213132 89.345)
+        (xy 92.24191 89.350724)
+        (xy 92.266306 89.367026)
+        (xy 92.826103 89.926823)
+        (xy 92.846684 89.965325)
+        (xy 92.842445 90.008363)
+        (xy 92.841283 90.010538)
+        (xy 92.840213 90.014064)
+        (xy 92.840213 90.014065)
+        (xy 92.788375 90.184951)
+        (xy 92.786789 90.190179)
+        (xy 92.786427 90.193847)
+        (xy 92.786427 90.193851)
+        (xy 92.769078 90.37)
+        (xy 92.768389 90.377)
+        (xy 92.768751 90.380675)
+        (xy 92.768751 90.380676)
+        (xy 92.786392 90.559797)
+        (xy 92.786789 90.563821)
+        (xy 92.787859 90.56735)
+        (xy 92.78786 90.567352)
+        (xy 92.790347 90.575551)
+        (xy 92.841283 90.743462)
+        (xy 92.843019 90.746711)
+        (xy 92.843023 90.746719)
+        (xy 92.911385 90.874613)
+        (xy 92.929776 90.90902)
+        (xy 93.048867 91.054133)
+        (xy 93.051722 91.056476)
+        (xy 93.12385 91.11567)
+        (xy 93.14862 91.153743)
+        (xy 93.146948 91.199134)
+        (xy 93.119445 91.235282)
+        (xy 93.076144 91.249)
+        (xy 91.904466 91.249)
+        (xy 91.865542 91.238143)
+        (xy 91.837858 91.208706)
+        (xy 91.829407 91.16919)
+        (xy 91.842631 91.131005)
+        (xy 91.852257 91.117096)
+        (xy 91.848211 91.109816)
+        (xy 91.222 90.483605)
+        (xy 91.215 90.479563)
+        (xy 91.207999 90.483605)
+        (xy 90.581787 91.109816)
+        (xy 90.577741 91.117095)
+        (xy 90.587368 91.131005)
+        (xy 90.600592 91.16919)
+        (xy 90.592141 91.208706)
+        (xy 90.564457 91.238143)
+        (xy 90.525533 91.249)
+        (xy 90.107868 91.249)
+        (xy 90.07909 91.243276)
+        (xy 90.054694 91.226974)
+        (xy 89.640306 90.812586)
+        (xy 89.619094 90.770445)
+        (xy 89.62716 90.723962)
+        (xy 89.641412 90.697301)
+        (xy 89.700938 90.501072)
+        (xy 89.720675 90.300675)
+        (xy 90.169827 90.300675)
+        (xy 90.189192 90.497298)
+        (xy 90.190627 90.504508)
+        (xy 90.247979 90.693573)
+        (xy 90.250792 90.700365)
+        (xy 90.343929 90.874613)
+        (xy 90.348011 90.880722)
+        (xy 90.388059 90.929521)
+        (xy 90.394903 90.934257)
+        (xy 90.402182 90.930211)
+        (xy 91.028394 90.304)
+        (xy 91.032436 90.297)
+        (xy 91.032435 90.296999)
+        (xy 91.397563 90.296999)
+        (xy 91.401605 90.304)
+        (xy 92.027816 90.930211)
+        (xy 92.035096 90.934257)
+        (xy 92.041939 90.92952)
+        (xy 92.081988 90.880721)
+        (xy 92.08607 90.874613)
+        (xy 92.179207 90.700365)
+        (xy 92.18202 90.693573)
+        (xy 92.239372 90.504508)
+        (xy 92.240807 90.497298)
+        (xy 92.260173 90.300675)
+        (xy 92.260173 90.293325)
+        (xy 92.240807 90.096701)
+        (xy 92.239372 90.089491)
+        (xy 92.18202 89.900426)
+        (xy 92.179207 89.893634)
+        (xy 92.08607 89.719386)
+        (xy 92.081988 89.713278)
+        (xy 92.041939 89.664477)
+        (xy 92.035095 89.659741)
+        (xy 92.027816 89.663787)
+        (xy 91.401605 90.289999)
+        (xy 91.397563 90.296999)
+        (xy 91.032435 90.296999)
+        (xy 91.028394 90.289999)
+        (xy 90.402182 89.663787)
+        (xy 90.394903 89.659742)
+        (xy 90.388058 89.664479)
+        (xy 90.348008 89.713281)
+        (xy 90.343931 89.719383)
+        (xy 90.250792 89.893634)
+        (xy 90.247979 89.900426)
+        (xy 90.190627 90.089491)
+        (xy 90.189192 90.096701)
+        (xy 90.169827 90.293325)
+        (xy 90.169827 90.300675)
+        (xy 89.720675 90.300675)
+        (xy 89.721037 90.297)
+        (xy 89.720347 90.289999)
+        (xy 89.714067 90.22623)
+        (xy 89.700938 90.092928)
+        (xy 89.641412 89.896699)
+        (xy 89.544748 89.715853)
+        (xy 89.514142 89.67856)
+        (xy 89.417003 89.560195)
+        (xy 89.41466 89.55734)
+        (xy 89.382585 89.531017)
+        (xy 89.259006 89.429598)
+        (xy 89.259003 89.429596)
+        (xy 89.256147 89.427252)
+        (xy 89.24465 89.421107)
+        (xy 89.215551 89.405553)
+        (xy 89.075301 89.330588)
+        (xy 89.071774 89.329518)
+        (xy 89.071769 89.329516)
+        (xy 88.882603 89.272133)
+        (xy 88.882601 89.272132)
+        (xy 88.879072 89.271062)
+        (xy 88.875401 89.2707)
+        (xy 88.875399 89.2707)
+        (xy 88.678676 89.251325)
+        (xy 88.675 89.250963)
+        (xy 88.671324 89.251325)
+        (xy 88.4746 89.2707)
+        (xy 88.474596 89.2707)
+        (xy 88.470928 89.271062)
+        (xy 88.4674 89.272132)
+        (xy 88.467396 89.272133)
+        (xy 88.27823 89.329516)
+        (xy 88.278222 89.329519)
+        (xy 88.274699 89.330588)
+        (xy 88.271454 89.332322)
+        (xy 88.271443 89.332327)
+        (xy 88.248033 89.34484)
+        (xy 88.201551 89.352904)
+        (xy 88.159412 89.331692)
+        (xy 87.031094 88.203374)
+        (xy 87.010513 88.164871)
+        (xy 87.014792 88.121422)
+        (xy 87.042489 88.087673)
+        (xy 87.084268 88.075)
+        (xy 87.62785 88.075)
+      )
+    )
+    (filled_polygon
+      (layer "F.Cu")
+      (pts
+        (xy 98.253547 81.967318)
+        (xy 98.28105 82.003466)
+        (xy 98.282722 82.048857)
+        (xy 98.257952 82.08693)
+        (xy 98.131722 82.190523)
+        (xy 98.131716 82.190528)
+        (xy 98.128867 82.192867)
+        (xy 98.126528 82.195716)
+        (xy 98.126523 82.195722)
+        (xy 98.01212 82.335123)
+        (xy 98.012117 82.335127)
+        (xy 98.009776 82.33798)
+        (xy 98.008036 82.341233)
+        (xy 98.008034 82.341238)
+        (xy 97.923023 82.50028)
+        (xy 97.923018 82.500292)
+        (xy 97.921283 82.503538)
+        (xy 97.920212 82.507066)
+        (xy 97.920212 82.507068)
+        (xy 97.868524 82.67746)
+        (xy 97.866789 82.683179)
+        (xy 97.866427 82.686847)
+        (xy 97.866427 82.686851)
+        (xy 97.84902 82.863595)
+        (xy 97.848389 82.87)
+        (xy 97.85285 82.915294)
+        (xy 97.866242 83.051274)
+        (xy 97.866789 83.056821)
+        (xy 97.867859 83.06035)
+        (xy 97.86786 83.060352)
+        (xy 97.883232 83.111026)
+        (xy 97.921283 83.236462)
+        (xy 97.923019 83.239711)
+        (xy 97.923023 83.239719)
+        (xy 98.006979 83.396787)
+        (xy 98.009776 83.40202)
+        (xy 98.066482 83.471116)
+        (xy 98.126196 83.543879)
+        (xy 98.128867 83.547133)
+        (xy 98.27398 83.666224)
+        (xy 98.348736 83.706182)
+        (xy 98.43628 83.752976)
+        (xy 98.436283 83.752977)
+        (xy 98.439538 83.754717)
+        (xy 98.619179 83.809211)
+        (xy 98.776647 83.82472)
+        (xy 98.79876 83.826898)
+        (xy 98.806 83.827611)
+        (xy 98.81324 83.826898)
+        (xy 98.835353 83.82472)
+        (xy 98.992821 83.809211)
+        (xy 99.172462 83.754717)
+        (xy 99.33802 83.666224)
+        (xy 99.483133 83.547133)
+        (xy 99.602224 83.40202)
+        (xy 99.61648 83.375348)
+        (xy 99.652326 83.342049)
+        (xy 99.701072 83.337852)
+        (xy 99.742084 83.364533)
+        (xy 99.758 83.410798)
+        (xy 99.758 84.829202)
+        (xy 99.742084 84.875467)
+        (xy 99.701072 84.902148)
+        (xy 99.652326 84.897951)
+        (xy 99.61648 84.864651)
+        (xy 99.602224 84.83798)
+        (xy 99.483133 84.692867)
+        (xy 99.449793 84.665506)
+        (xy 99.407528 84.63082)
+        (xy 99.33802 84.573776)
+        (xy 99.324988 84.56681)
+        (xy 99.175719 84.487023)
+        (xy 99.175711 84.487019)
+        (xy 99.172462 84.485283)
+        (xy 99.044537 84.446477)
+        (xy 98.996352 84.43186)
+        (xy 98.99635 84.431859)
+        (xy 98.992821 84.430789)
+        (xy 98.98915 84.430427)
+        (xy 98.989148 84.430427)
+        (xy 98.809676 84.412751)
+        (xy 98.806 84.412389)
+        (xy 98.802324 84.412751)
+        (xy 98.622851 84.430427)
+        (xy 98.622847 84.430427)
+        (xy 98.619179 84.430789)
+        (xy 98.615651 84.431859)
+        (xy 98.615647 84.43186)
+        (xy 98.443068 84.484212)
+        (xy 98.443066 84.484212)
+        (xy 98.439538 84.485283)
+        (xy 98.436292 84.487018)
+        (xy 98.43628 84.487023)
+        (xy 98.277238 84.572034)
+        (xy 98.277233 84.572036)
+        (xy 98.27398 84.573776)
+        (xy 98.271127 84.576117)
+        (xy 98.271123 84.57612)
+        (xy 98.131722 84.690523)
+        (xy 98.131716 84.690528)
+        (xy 98.128867 84.692867)
+        (xy 98.126528 84.695716)
+        (xy 98.126523 84.695722)
+        (xy 98.01212 84.835123)
+        (xy 98.012117 84.835127)
+        (xy 98.009776 84.83798)
+        (xy 98.008036 84.841233)
+        (xy 98.008034 84.841238)
+        (xy 97.99552 84.864651)
+        (xy 97.959674 84.897951)
+        (xy 97.910928 84.902148)
+        (xy 97.869916 84.875467)
+        (xy 97.854 84.829202)
+        (xy 97.854 84.751574)
+        (xy 97.854286 84.745021)
+        (xy 97.85638 84.721081)
+        (xy 97.857677 84.706257)
+        (xy 97.847606 84.668675)
+        (xy 97.846187 84.662275)
+        (xy 97.839432 84.62396)
+        (xy 97.836142 84.618261)
+        (xy 97.833893 84.612082)
+        (xy 97.833902 84.612078)
+        (xy 97.833144 84.610248)
+        (xy 97.833136 84.610252)
+        (xy 97.830353 84.604286)
+        (xy 97.828652 84.597934)
+        (xy 97.818746 84.583787)
+        (xy 97.806334 84.56606)
+        (xy 97.802809 84.560527)
+        (xy 97.793794 84.544913)
+        (xy 97.78336 84.52684)
+        (xy 97.771987 84.517297)
+        (xy 97.753551 84.501827)
+        (xy 97.748715 84.497395)
+        (xy 97.163404 83.912084)
+        (xy 97.158972 83.907248)
+        (xy 97.138187 83.882478)
+        (xy 97.13396 83.87744)
+        (xy 97.128267 83.874153)
+        (xy 97.128261 83.874148)
+        (xy 97.100266 83.857985)
+        (xy 97.094735 83.854462)
+        (xy 97.076852 83.841941)
+        (xy 97.062866 83.832148)
+        (xy 97.056511 83.830444)
+        (xy 97.05055 83.827665)
+        (xy 97.050553 83.827657)
+        (xy 97.048721 83.826898)
+        (xy 97.048719 83.826907)
+        (xy 97.042536 83.824656)
+        (xy 97.03684 83.821368)
+        (xy 97.030363 83.820226)
+        (xy 97.030361 83.820225)
+        (xy 96.998533 83.814613)
+        (xy 96.992131 83.813194)
+        (xy 96.960898 83.804825)
+        (xy 96.960893 83.804824)
+        (xy 96.954543 83.803123)
+        (xy 96.947991 83.803696)
+        (xy 96.947989 83.803696)
+        (xy 96.915784 83.806514)
+        (xy 96.90923 83.8068)
+        (xy 96.805358 83.8068)
+        (xy 96.760565 83.792004)
+        (xy 96.733398 83.753437)
+        (xy 96.73455 83.706277)
+        (xy 96.759206 83.67467)
+        (xy 96.75802 83.673224)
+        (xy 96.766046 83.666637)
+        (xy 96.903133 83.554133)
+        (xy 97.022224 83.40902)
+        (xy 97.110717 83.243462)
+        (xy 97.165211 83.063821)
+        (xy 97.182475 82.888539)
+        (xy 97.183249 82.880676)
+        (xy 97.183611 82.877)
+        (xy 97.182849 82.869268)
+        (xy 97.179931 82.83964)
+        (xy 97.165211 82.690179)
+        (xy 97.110717 82.510538)
+        (xy 97.108862 82.507068)
+        (xy 97.040944 82.380003)
+        (xy 97.022224 82.34498)
+        (xy 96.903133 82.199867)
+        (xy 96.897165 82.194969)
+        (xy 96.765519 82.08693)
+        (xy 96.740749 82.048857)
+        (xy 96.742421 82.003466)
+        (xy 96.769924 81.967318)
+        (xy 96.813225 81.9536)
+        (xy 98.210246 81.9536)
+      )
+    )
+    (filled_polygon
+      (layer "F.Cu")
+      (pts
+        (xy 89.190586 81.102306)
+        (xy 89.744795 81.656515)
+        (xy 89.749227 81.661351)
+        (xy 89.77424 81.69116)
+        (xy 89.807944 81.710619)
+        (xy 89.813446 81.714123)
+        (xy 89.845334 81.736451)
+        (xy 89.85169 81.738154)
+        (xy 89.857652 81.740934)
+        (xy 89.857647 81.740943)
+        (xy 89.859475 81.7417)
+        (xy 89.859479 81.741692)
+        (xy 89.865662 81.743942)
+        (xy 89.87136 81.747232)
+        (xy 89.909685 81.753989)
+        (xy 89.91607 81.755404)
+        (xy 89.953657 81.765477)
+        (xy 89.992416 81.762085)
+        (xy 89.99897 81.7618)
+        (xy 90.502915 81.7618)
+        (xy 90.541576 81.772499)
+        (xy 90.569236 81.801552)
+        (xy 90.578024 81.840691)
+        (xy 90.577269 81.856052)
+        (xy 90.581787 81.864182)
+        (xy 91.207999 82.490394)
+        (xy 91.215 82.494436)
+        (xy 91.222 82.490394)
+        (xy 91.848211 81.864182)
+        (xy 91.852729 81.856052)
+        (xy 91.851975 81.840691)
+        (xy 91.860763 81.801552)
+        (xy 91.888423 81.772499)
+        (xy 91.927084 81.7618)
+        (xy 92.027732 81.7618)
+        (xy 92.05651 81.767524)
+        (xy 92.080906 81.783826)
+        (xy 92.145395 81.848315)
+        (xy 92.149827 81.853151)
+        (xy 92.165338 81.871637)
+        (xy 92.17484 81.88296)
+        (xy 92.208534 81.902413)
+        (xy 92.21406 81.905934)
+        (xy 92.23736 81.922249)
+        (xy 92.245934 81.928252)
+        (xy 92.252286 81.929953)
+        (xy 92.258252 81.932736)
+        (xy 92.258248 81.932744)
+        (xy 92.260078 81.933502)
+        (xy 92.260082 81.933493)
+        (xy 92.266261 81.935742)
+        (xy 92.27196 81.939032)
+        (xy 92.310282 81.945788)
+        (xy 92.316675 81.947206)
+        (xy 92.354257 81.957277)
+        (xy 92.393016 81.953885)
+        (xy 92.39957 81.9536)
+        (xy 93.138775 81.9536)
+        (xy 93.182076 81.967318)
+        (xy 93.209579 82.003466)
+        (xy 93.211251 82.048857)
+        (xy 93.186481 82.08693)
+        (xy 93.051722 82.197523)
+        (xy 93.051716 82.197528)
+        (xy 93.048867 82.199867)
+        (xy 93.046528 82.202716)
+        (xy 93.046523 82.202722)
+        (xy 92.93212 82.342123)
+        (xy 92.932117 82.342127)
+        (xy 92.929776 82.34498)
+        (xy 92.928036 82.348233)
+        (xy 92.928034 82.348238)
+        (xy 92.843023 82.50728)
+        (xy 92.843018 82.507292)
+        (xy 92.841283 82.510538)
+        (xy 92.840212 82.514066)
+        (xy 92.840212 82.514068)
+        (xy 92.788318 82.685139)
+        (xy 92.786789 82.690179)
+        (xy 92.786427 82.693847)
+        (xy 92.786427 82.693851)
+        (xy 92.769139 82.869385)
+        (xy 92.768389 82.877)
+        (xy 92.768751 82.880676)
+        (xy 92.786215 83.058)
+        (xy 92.786789 83.063821)
+        (xy 92.787859 83.06735)
+        (xy 92.78786 83.067352)
+        (xy 92.802011 83.114)
+        (xy 92.841283 83.243462)
+        (xy 92.843019 83.246711)
+        (xy 92.843023 83.246719)
+        (xy 92.913962 83.379435)
+        (xy 92.929776 83.40902)
+        (xy 92.988598 83.480695)
+        (xy 93.005101 83.519195)
+        (xy 92.998447 83.560552)
+        (xy 92.970699 83.591933)
+        (xy 92.930467 83.6036)
+        (xy 92.921631 83.6036)
+        (xy 92.890392 83.596805)
+        (xy 92.864799 83.577646)
+        (xy 92.846454 83.556476)
+        (xy 92.834818 83.543047)
+        (xy 92.830296 83.540141)
+        (xy 92.830294 83.540139)
+        (xy 92.719402 83.468872)
+        (xy 92.719399 83.46887)
+        (xy 92.714881 83.465967)
+        (xy 92.709725 83.464453)
+        (xy 92.709723 83.464452)
+        (xy 92.583247 83.427315)
+        (xy 92.583242 83.427314)
+        (xy 92.578085 83.4258)
+        (xy 92.435515 83.4258)
+        (xy 92.430358 83.427314)
+        (xy 92.430352 83.427315)
+        (xy 92.303876 83.464452)
+        (xy 92.303871 83.464454)
+        (xy 92.298719 83.465967)
+        (xy 92.294203 83.468869)
+        (xy 92.294197 83.468872)
+        (xy 92.183305 83.540139)
+        (xy 92.183299 83.540143)
+        (xy 92.178782 83.543047)
+        (xy 92.175261 83.547109)
+        (xy 92.17526 83.547111)
+        (xy 92.148801 83.577646)
+        (xy 92.123208 83.596805)
+        (xy 92.091969 83.6036)
+        (xy 91.922045 83.6036)
+        (xy 91.883121 83.592743)
+        (xy 91.855437 83.563306)
+        (xy 91.846986 83.52379)
+        (xy 91.852199 83.508734)
+        (xy 91.852729 83.497946)
+        (xy 91.848211 83.489816)
+        (xy 91.222 82.863605)
+        (xy 91.215 82.859563)
+        (xy 91.207999 82.863605)
+        (xy 90.581787 83.489816)
+        (xy 90.577269 83.497946)
+        (xy 90.577799 83.508733)
+        (xy 90.583013 83.52379)
+        (xy 90.574562 83.563306)
+        (xy 90.546878 83.592743)
+        (xy 90.507954 83.6036)
+        (xy 90.082468 83.6036)
+        (xy 90.05369 83.597876)
+        (xy 90.029294 83.581574)
+        (xy 89.640306 83.192586)
+        (xy 89.619094 83.150445)
+        (xy 89.627161 83.103961)
+        (xy 89.641412 83.077301)
+        (xy 89.700938 82.881072)
+        (xy 89.720675 82.680675)
+        (xy 90.169827 82.680675)
+        (xy 90.189192 82.877298)
+        (xy 90.190627 82.884508)
+        (xy 90.247979 83.073573)
+        (xy 90.250792 83.080365)
+        (xy 90.343929 83.254613)
+        (xy 90.348011 83.260722)
+        (xy 90.388059 83.309521)
+        (xy 90.394903 83.314257)
+        (xy 90.402182 83.310211)
+        (xy 91.028394 82.684)
+        (xy 91.032436 82.677)
+        (xy 91.397563 82.677)
+        (xy 91.401605 82.684)
+        (xy 92.027816 83.310211)
+        (xy 92.035096 83.314257)
+        (xy 92.041939 83.30952)
+        (xy 92.081988 83.260721)
+        (xy 92.08607 83.254613)
+        (xy 92.179207 83.080365)
+        (xy 92.18202 83.073573)
+        (xy 92.239372 82.884508)
+        (xy 92.240807 82.877298)
+        (xy 92.260173 82.680675)
+        (xy 92.260173 82.673325)
+        (xy 92.240807 82.476701)
+        (xy 92.239372 82.469491)
+        (xy 92.18202 82.280426)
+        (xy 92.179207 82.273634)
+        (xy 92.08607 82.099386)
+        (xy 92.081988 82.093278)
+        (xy 92.041939 82.044477)
+        (xy 92.035095 82.039741)
+        (xy 92.027816 82.043787)
+        (xy 91.401605 82.669999)
+        (xy 91.397563 82.677)
+        (xy 91.032436 82.677)
+        (xy 91.028394 82.669999)
+        (xy 90.402182 82.043787)
+        (xy 90.394903 82.039742)
+        (xy 90.388058 82.044479)
+        (xy 90.348008 82.093281)
+        (xy 90.343931 82.099383)
+        (xy 90.250792 82.273634)
+        (xy 90.247979 82.280426)
+        (xy 90.190627 82.469491)
+        (xy 90.189192 82.476701)
+        (xy 90.169827 82.673325)
+        (xy 90.169827 82.680675)
+        (xy 89.720675 82.680675)
+        (xy 89.721037 82.677)
+        (xy 89.720347 82.669999)
+        (xy 89.715314 82.618893)
+        (xy 89.700938 82.472928)
+        (xy 89.641412 82.276699)
+        (xy 89.544748 82.095853)
+        (xy 89.512815 82.056943)
+        (xy 89.417003 81.940195)
+        (xy 89.41466 81.93734)
+        (xy 89.411691 81.934903)
+        (xy 89.259006 81.809598)
+        (xy 89.259003 81.809596)
+        (xy 89.256147 81.807252)
+        (xy 89.250663 81.804321)
+        (xy 89.202182 81.778407)
+        (xy 89.075301 81.710588)
+        (xy 89.071774 81.709518)
+        (xy 89.071769 81.709516)
+        (xy 88.882603 81.652133)
+        (xy 88.882601 81.652132)
+        (xy 88.879072 81.651062)
+        (xy 88.875401 81.6507)
+        (xy 88.875399 81.6507)
+        (xy 88.678676 81.631325)
+        (xy 88.675 81.630963)
+        (xy 88.671324 81.631325)
+        (xy 88.4746 81.6507)
+        (xy 88.474596 81.6507)
+        (xy 88.470928 81.651062)
+        (xy 88.4674 81.652132)
+        (xy 88.467396 81.652133)
+        (xy 88.27823 81.709516)
+        (xy 88.278222 81.709519)
+        (xy 88.274699 81.710588)
+        (xy 88.271447 81.712325)
+        (xy 88.271445 81.712327)
+        (xy 88.097111 81.80551)
+        (xy 88.097106 81.805512)
+        (xy 88.093853 81.807252)
+        (xy 88.091 81.809593)
+        (xy 88.090993 81.809598)
+        (xy 87.938195 81.934996)
+        (xy 87.938189 81.935001)
+        (xy 87.93534 81.93734)
+        (xy 87.933001 81.940189)
+        (xy 87.932996 81.940195)
+        (xy 87.807598 82.092993)
+        (xy 87.807593 82.093)
+        (xy 87.805252 82.095853)
+        (xy 87.803512 82.099106)
+        (xy 87.80351 82.099111)
+        (xy 87.718 82.25909)
+        (xy 87.708588 82.276699)
+        (xy 87.707519 82.280222)
+        (xy 87.707516 82.28023)
+        (xy 87.65021 82.469142)
+        (xy 87.649062 82.472928)
+        (xy 87.6487 82.476596)
+        (xy 87.6487 82.4766)
+        (xy 87.629604 82.670488)
+        (xy 87.628963 82.677)
+        (xy 87.629325 82.680675)
+        (xy 87.629325 82.680676)
+        (xy 87.648311 82.873454)
+        (xy 87.649062 82.881072)
+        (xy 87.650132 82.884601)
+        (xy 87.650133 82.884603)
+        (xy 87.670026 82.950181)
+        (xy 87.708588 83.077301)
+        (xy 87.722839 83.103963)
+        (xy 87.730905 83.150445)
+        (xy 87.709693 83.192585)
+        (xy 86.387306 84.514974)
+        (xy 86.36291 84.531276)
+        (xy 86.334132 84.537)
+        (xy 84.573511 84.537)
+        (xy 84.544733 84.531276)
+        (xy 84.52542 84.51837)
+        (xy 84.524703 84.517297)
+        (xy 84.518545 84.513182)
+        (xy 84.513537 84.508174)
+        (xy 84.494073 84.474463)
+        (xy 84.494073 84.435537)
+        (xy 84.513537 84.401826)
+        (xy 84.518545 84.396817)
+        (xy 84.524703 84.392703)
+        (xy 84.52542 84.391629)
+        (xy 84.544733 84.378724)
+        (xy 84.573511 84.373)
+        (xy 85.88283 84.373)
+        (xy 85.889383 84.373285)
+        (xy 85.928143 84.376677)
+        (xy 85.965728 84.366605)
+        (xy 85.972121 84.365187)
+        (xy 86.01044 84.358432)
+        (xy 86.01614 84.35514)
+        (xy 86.022321 84.352891)
+        (xy 86.022324 84.352901)
+        (xy 86.024151 84.352145)
+        (xy 86.024147 84.352136)
+        (xy 86.03011 84.349354)
+        (xy 86.036466 84.347652)
+        (xy 86.06836 84.325319)
+        (xy 86.073853 84.32182)
+        (xy 86.10756 84.30236)
+        (xy 86.132583 84.272537)
+        (xy 86.136994 84.267724)
+        (xy 86.982724 83.421994)
+        (xy 86.987537 83.417583)
+        (xy 87.01736 83.39256)
+        (xy 87.03682 83.358853)
+        (xy 87.040319 83.35336)
+        (xy 87.062652 83.321466)
+        (xy 87.064354 83.31511)
+        (xy 87.067136 83.309147)
+        (xy 87.067145 83.309151)
+        (xy 87.067901 83.307324)
+        (xy 87.067891 83.307321)
+        (xy 87.07014 83.30114)
+        (xy 87.073432 83.29544)
+        (xy 87.080188 83.25712)
+        (xy 87.081605 83.250728)
+        (xy 87.091677 83.213143)
+        (xy 87.088286 83.174379)
+        (xy 87.088 83.167826)
+        (xy 87.088 82.204868)
+        (xy 87.093724 82.17609)
+        (xy 87.110026 82.151694)
+        (xy 87.371447 81.890273)
+        (xy 88.159414 81.102304)
+        (xy 88.201552 81.081094)
+        (xy 88.248035 81.089159)
+        (xy 88.274699 81.103412)
+        (xy 88.470928 81.162938)
+        (xy 88.675 81.183037)
+        (xy 88.879072 81.162938)
+        (xy 89.075301 81.103412)
+        (xy 89.101962 81.08916)
+        (xy 89.148445 81.081094)
+      )
+    )
+    (filled_polygon
+      (layer "F.Cu")
+      (pts
+        (xy 95.682076 81.967318)
+        (xy 95.709579 82.003466)
+        (xy 95.711251 82.048857)
+        (xy 95.686481 82.08693)
+        (xy 95.551722 82.197523)
+        (xy 95.551716 82.197528)
+        (xy 95.548867 82.199867)
+        (xy 95.546528 82.202716)
+        (xy 95.546523 82.202722)
+        (xy 95.43212 82.342123)
+        (xy 95.432117 82.342127)
+        (xy 95.429776 82.34498)
+        (xy 95.428036 82.348233)
+        (xy 95.428034 82.348238)
+        (xy 95.343023 82.50728)
+        (xy 95.343018 82.507292)
+        (xy 95.341283 82.510538)
+        (xy 95.340212 82.514066)
+        (xy 95.340212 82.514068)
+        (xy 95.288318 82.685139)
+        (xy 95.286789 82.690179)
+        (xy 95.286427 82.693847)
+        (xy 95.286427 82.693851)
+        (xy 95.269139 82.869385)
+        (xy 95.268389 82.877)
+        (xy 95.268751 82.880676)
+        (xy 95.286215 83.058)
+        (xy 95.286789 83.063821)
+        (xy 95.287859 83.06735)
+        (xy 95.28786 83.067352)
+        (xy 95.302011 83.114)
+        (xy 95.341283 83.243462)
+        (xy 95.343019 83.246711)
+        (xy 95.343023 83.246719)
+        (xy 95.413962 83.379435)
+        (xy 95.429776 83.40902)
+        (xy 95.456663 83.441782)
+        (xy 95.496664 83.490524)
+        (xy 95.548867 83.554133)
+        (xy 95.680866 83.662462)
+        (xy 95.69398 83.673224)
+        (xy 95.692793 83.67467)
+        (xy 95.71745 83.706277)
+        (xy 95.718602 83.753437)
+        (xy 95.691435 83.792004)
+        (xy 95.646642 83.8068)
+        (xy 94.305358 83.8068)
+        (xy 94.260565 83.792004)
+        (xy 94.233398 83.753437)
+        (xy 94.23455 83.706277)
+        (xy 94.259206 83.67467)
+        (xy 94.25802 83.673224)
+        (xy 94.266046 83.666637)
+        (xy 94.403133 83.554133)
+        (xy 94.522224 83.40902)
+        (xy 94.610717 83.243462)
+        (xy 94.665211 83.063821)
+        (xy 94.682475 82.888539)
+        (xy 94.683249 82.880676)
+        (xy 94.683611 82.877)
+        (xy 94.682849 82.869268)
+        (xy 94.679931 82.83964)
+        (xy 94.665211 82.690179)
+        (xy 94.610717 82.510538)
+        (xy 94.608862 82.507068)
+        (xy 94.540944 82.380003)
+        (xy 94.522224 82.34498)
+        (xy 94.403133 82.199867)
+        (xy 94.397165 82.194969)
+        (xy 94.265519 82.08693)
+        (xy 94.240749 82.048857)
+        (xy 94.242421 82.003466)
+        (xy 94.269924 81.967318)
+        (xy 94.313225 81.9536)
+        (xy 95.638775 81.9536)
+      )
+    )
+    (filled_polygon
+      (layer "F.Cu")
+      (pts
+        (xy 100.9624 21.010075)
+        (xy 100.989925 21.0376)
+        (xy 101 21.0752)
+        (xy 101 26)
+        (xy 103 28)
+        (xy 103.007405 28)
+        (xy 107.9248 28)
+        (xy 107.9624 28.010075)
+        (xy 107.989925 28.0376)
+        (xy 108 28.0752)
+        (xy 108 111.9248)
+        (xy 107.989925 111.9624)
+        (xy 107.9624 111.989925)
+        (xy 107.9248 112)
+        (xy 103 112)
+        (xy 102.994764 112.005235)
+        (xy 102.994761 112.005238)
+        (xy 101.005238 113.994761)
+        (xy 101.005235 113.994764)
+        (xy 101 114)
+        (xy 101 114.007405)
+        (xy 101 118.9248)
+        (xy 100.989925 118.9624)
+        (xy 100.9624 118.989925)
+        (xy 100.9248 119)
+        (xy 32.0752 119)
+        (xy 32.0376 118.989925)
+        (xy 32.010075 118.9624)
+        (xy 32 118.9248)
+        (xy 32 117.975491)
+        (xy 65.9825 117.975491)
+        (xy 65.982773 117.980016)
+        (xy 65.997093 118.097949)
+        (xy 65.999253 118.106712)
+        (xy 66.055488 118.254992)
+        (xy 66.059687 118.262993)
+        (xy 66.149773 118.393505)
+        (xy 66.155762 118.400265)
+        (xy 66.274468 118.505429)
+        (xy 66.281897 118.510557)
+        (xy 66.422319 118.584256)
+        (xy 66.43076 118.587457)
+        (xy 66.534886 118.613122)
+        (xy 66.543448 118.612604)
+        (xy 66.546 118.604416)
+        (xy 66.8 118.604416)
+        (xy 66.802551 118.612604)
+        (xy 66.811113 118.613122)
+        (xy 66.915239 118.587457)
+        (xy 66.92368 118.584256)
+        (xy 67.064102 118.510557)
+        (xy 67.071531 118.505429)
+        (xy 67.190237 118.400265)
+        (xy 67.196226 118.393505)
+        (xy 67.286312 118.262993)
+        (xy 67.290511 118.254992)
+        (xy 67.346746 118.106712)
+        (xy 67.348906 118.097949)
+        (xy 67.363226 117.980016)
+        (xy 67.3635 117.975491)
+        (xy 74.6225 117.975491)
+        (xy 74.622773 117.980016)
+        (xy 74.637093 118.097949)
+        (xy 74.639253 118.106712)
+        (xy 74.695488 118.254992)
+        (xy 74.699687 118.262993)
+        (xy 74.789773 118.393505)
+        (xy 74.795762 118.400265)
+        (xy 74.914468 118.505429)
+        (xy 74.921897 118.510557)
+        (xy 75.062319 118.584256)
+        (xy 75.07076 118.587457)
+        (xy 75.174886 118.613122)
+        (xy 75.183448 118.612604)
+        (xy 75.186 118.604416)
+        (xy 75.44 118.604416)
+        (xy 75.442551 118.612604)
+        (xy 75.451113 118.613122)
+        (xy 75.555239 118.587457)
+        (xy 75.56368 118.584256)
+        (xy 75.704102 118.510557)
+        (xy 75.711531 118.505429)
+        (xy 75.830237 118.400265)
+        (xy 75.836226 118.393505)
+        (xy 75.926312 118.262993)
+        (xy 75.930511 118.254992)
+        (xy 75.986746 118.106712)
+        (xy 75.988906 118.097949)
+        (xy 76.003226 117.980016)
+        (xy 76.0035 117.975491)
+        (xy 76.0035 117.772902)
+        (xy 76.001407 117.765092)
+        (xy 75.993598 117.763)
+        (xy 75.449902 117.763)
+        (xy 75.442092 117.765092)
+        (xy 75.44 117.772902)
+        (xy 75.44 118.604416)
+        (xy 75.186 118.604416)
+        (xy 75.186 117.772902)
+        (xy 75.183907 117.765092)
+        (xy 75.176098 117.763)
+        (xy 74.632402 117.763)
+        (xy 74.624592 117.765092)
+        (xy 74.6225 117.772902)
+        (xy 74.6225 117.975491)
+        (xy 67.3635 117.975491)
+        (xy 67.3635 117.772902)
+        (xy 67.361407 117.765092)
+        (xy 67.353598 117.763)
+        (xy 66.809902 117.763)
+        (xy 66.802092 117.765092)
+        (xy 66.8 117.772902)
+        (xy 66.8 118.604416)
+        (xy 66.546 118.604416)
+        (xy 66.546 117.772902)
+        (xy 66.543907 117.765092)
+        (xy 66.536098 117.763)
+        (xy 65.992402 117.763)
+        (xy 65.984592 117.765092)
+        (xy 65.9825 117.772902)
+        (xy 65.9825 117.975491)
+        (xy 32 117.975491)
+        (xy 32 117.499098)
+        (xy 65.9825 117.499098)
+        (xy 65.984592 117.506907)
+        (xy 65.992402 117.509)
+        (xy 66.536098 117.509)
+        (xy 66.543907 117.506907)
+        (xy 66.546 117.499098)
+        (xy 66.8 117.499098)
+        (xy 66.802092 117.506907)
+        (xy 66.809902 117.509)
+        (xy 67.353598 117.509)
+        (xy 67.361407 117.506907)
+        (xy 67.3635 117.499098)
+        (xy 74.6225 117.499098)
+        (xy 74.624592 117.506907)
+        (xy 74.632402 117.509)
+        (xy 75.176098 117.509)
+        (xy 75.183907 117.506907)
+        (xy 75.186 117.499098)
+        (xy 75.44 117.499098)
+        (xy 75.442092 117.506907)
+        (xy 75.449902 117.509)
+        (xy 75.993598 117.509)
+        (xy 76.001407 117.506907)
+        (xy 76.0035 117.499098)
+        (xy 76.0035 117.296509)
+        (xy 76.003226 117.291983)
+        (xy 75.988906 117.17405)
+        (xy 75.986746 117.165287)
+        (xy 75.930511 117.017007)
+        (xy 75.926312 117.009006)
+        (xy 75.836226 116.878494)
+        (xy 75.830237 116.871734)
+        (xy 75.711531 116.76657)
+        (xy 75.704102 116.761442)
+        (xy 75.56368 116.687743)
+        (xy 75.555239 116.684542)
+        (xy 75.451113 116.658877)
+        (xy 75.442551 116.659395)
+        (xy 75.44 116.667584)
+        (xy 75.44 117.499098)
+        (xy 75.186 117.499098)
+        (xy 75.186 116.667584)
+        (xy 75.183448 116.659395)
+        (xy 75.174886 116.658877)
+        (xy 75.07076 116.684542)
+        (xy 75.062319 116.687743)
+        (xy 74.921897 116.761442)
+        (xy 74.914468 116.76657)
+        (xy 74.795762 116.871734)
+        (xy 74.789773 116.878494)
+        (xy 74.699687 117.009006)
+        (xy 74.695488 117.017007)
+        (xy 74.639253 117.165287)
+        (xy 74.637093 117.17405)
+        (xy 74.622773 117.291983)
+        (xy 74.6225 117.296509)
+        (xy 74.6225 117.499098)
+        (xy 67.3635 117.499098)
+        (xy 67.3635 117.296509)
+        (xy 67.363226 117.291983)
+        (xy 67.348906 117.17405)
+        (xy 67.346746 117.165287)
+        (xy 67.290511 117.017007)
+        (xy 67.286312 117.009006)
+        (xy 67.196226 116.878494)
+        (xy 67.190237 116.871734)
+        (xy 67.071531 116.76657)
+        (xy 67.064102 116.761442)
+        (xy 66.92368 116.687743)
+        (xy 66.915239 116.684542)
+        (xy 66.811113 116.658877)
+        (xy 66.802551 116.659395)
+        (xy 66.8 116.667584)
+        (xy 66.8 117.499098)
+        (xy 66.546 117.499098)
+        (xy 66.546 116.667584)
+        (xy 66.543448 116.659395)
+        (xy 66.534886 116.658877)
+        (xy 66.43076 116.684542)
+        (xy 66.422319 116.687743)
+        (xy 66.281897 116.761442)
+        (xy 66.274468 116.76657)
+        (xy 66.155762 116.871734)
+        (xy 66.149773 116.878494)
+        (xy 66.059687 117.009006)
+        (xy 66.055488 117.017007)
+        (xy 65.999253 117.165287)
+        (xy 65.997093 117.17405)
+        (xy 65.982773 117.291983)
+        (xy 65.9825 117.296509)
+        (xy 65.9825 117.499098)
+        (xy 32 117.499098)
+        (xy 32 116.625287)
+        (xy 61.865406 116.625287)
+        (xy 61.869779 116.632228)
+        (xy 61.887919 116.648765)
+        (xy 61.893446 116.652939)
+        (xy 62.075118 116.765426)
+        (xy 62.081317 116.768513)
+        (xy 62.280563 116.845701)
+        (xy 62.287227 116.847598)
+        (xy 62.497274 116.886862)
+        (xy 62.504155 116.8875)
+        (xy 62.717845 116.8875)
+        (xy 62.724725 116.886862)
+        (xy 62.934772 116.847598)
+        (xy 62.941436 116.845701)
+        (xy 63.140682 116.768513)
+        (xy 63.146881 116.765426)
+        (xy 63.328554 116.652939)
+        (xy 63.334079 116.648766)
+        (xy 63.35222 116.632228)
+        (xy 63.356592 116.625287)
+        (xy 63.352544 116.618149)
+        (xy 62.618 115.883605)
+        (xy 62.611 115.879563)
+        (xy 62.603999 115.883605)
+        (xy 61.869454 116.618149)
+        (xy 61.865406 116.625287)
+        (xy 32 116.625287)
+        (xy 32 115.820777)
+        (xy 38.209819 115.820777)
+        (xy 38.215715 115.83302)
+        (xy 38.215719 115.833027)
+        (xy 38.221279 115.848917)
+        (xy 38.222422 115.853925)
+        (xy 38.222423 115.853928)
+        (xy 38.224308 115.862185)
+        (xy 38.229589 115.868807)
+        (xy 38.23279 115.872822)
+        (xy 38.241743 115.887071)
+        (xy 38.24397 115.891694)
+        (xy 38.243972 115.891696)
+        (xy 38.247649 115.899331)
+        (xy 38.258282 115.90781)
+        (xy 38.27019 115.919718)
+        (xy 38.270449 115.920043)
+        (xy 38.273387 115.923728)
+        (xy 38.273389 115.923729)
+        (xy 38.27867 115.930352)
+        (xy 38.290921 115.936252)
+        (xy 38.305177 115.945209)
+        (xy 38.315816 115.953693)
+        (xy 38.329076 115.956719)
+        (xy 38.344971 115.962281)
+        (xy 38.349587 115.964504)
+        (xy 38.357224 115.968182)
+        (xy 38.379298 115.968182)
+        (xy 38.444414 115.968182)
+        (xy 41.380479 115.968182)
+        (xy 41.423521 115.968182)
+        (xy 44.359587 115.968182)
+        (xy 44.424703 115.968182)
+        (xy 44.438303 115.968182)
+        (xy 44.446777 115.968182)
+        (xy 44.459021 115.962284)
+        (xy 44.474929 115.956718)
+        (xy 44.476253 115.956415)
+        (xy 44.488185 115.953693)
+        (xy 44.498817 115.945213)
+        (xy 44.513078 115.936253)
+        (xy 44.517693 115.93403)
+        (xy 44.517692 115.93403)
+        (xy 44.525331 115.930352)
+        (xy 44.533811 115.919716)
+        (xy 44.545716 115.907811)
+        (xy 44.556352 115.899331)
+        (xy 44.562253 115.887078)
+        (xy 44.571214 115.872817)
+        (xy 44.579693 115.862185)
+        (xy 44.582718 115.848929)
+        (xy 44.588285 115.83302)
+        (xy 44.594182 115.820777)
+        (xy 44.594182 115.733587)
+        (xy 44.594182 114.836143)
+        (xy 45.779323 114.836143)
+        (xy 45.781024 114.842493)
+        (xy 45.781025 114.842498)
+        (xy 45.789394 114.873731)
+        (xy 45.790813 114.880133)
+        (xy 45.796425 114.911961)
+        (xy 45.796426 114.911963)
+        (xy 45.797568 114.91844)
+        (xy 45.800856 114.924136)
+        (xy 45.803107 114.930319)
+        (xy 45.803098 114.930321)
+        (xy 45.803857 114.932153)
+        (xy 45.803865 114.93215)
+        (xy 45.806644 114.938111)
+        (xy 45.808348 114.944466)
+        (xy 45.821425 114.963143)
+        (xy 45.830662 114.976335)
+        (xy 45.834185 114.981866)
+        (xy 45.850348 115.009861)
+        (xy 45.850353 115.009867)
+        (xy 45.85364 115.01556)
+        (xy 45.858678 115.019787)
+        (xy 45.883448 115.040572)
+        (xy 45.888284 115.045004)
+        (xy 46.879995 116.036715)
+        (xy 46.884427 116.041551)
+        (xy 46.90944 116.07136)
+        (xy 46.943134 116.090813)
+        (xy 46.948658 116.094332)
+        (xy 46.980534 116.116652)
+        (xy 46.986886 116.118353)
+        (xy 46.992852 116.121136)
+        (xy 46.992848 116.121144)
+        (xy 46.994678 116.121902)
+        (xy 46.994682 116.121893)
+        (xy 47.000861 116.124142)
+        (xy 47.00656 116.127432)
+        (xy 47.044882 116.134188)
+        (xy 47.051275 116.135606)
+        (xy 47.088857 116.145677)
+        (xy 47.127616 116.142285)
+        (xy 47.13417 116.142)
+        (xy 56.37083 116.142)
+        (xy 56.377383 116.142285)
+        (xy 56.416143 116.145677)
+        (xy 56.453728 116.135605)
+        (xy 56.460121 116.134187)
+        (xy 56.49844 116.127432)
+        (xy 56.50414 116.12414)
+        (xy 56.510321 116.121891)
+        (xy 56.510324 116.121901)
+        (xy 56.512151 116.121145)
+        (xy 56.512147 116.121136)
+        (xy 56.51811 116.118354)
+        (xy 56.524466 116.116652)
+        (xy 56.55636 116.094319)
+        (xy 56.561853 116.09082)
+        (xy 56.59556 116.07136)
+        (xy 56.620583 116.041537)
+        (xy 56.624994 116.036724)
+        (xy 56.961254 115.700464)
+        (xy 61.415721 115.700464)
+        (xy 61.435435 115.913221)
+        (xy 61.43671 115.920043)
+        (xy 61.495181 116.125547)
+        (xy 61.497689 116.132019)
+        (xy 61.59293 116.323291)
+        (xy 61.596574 116.329175)
+        (xy 61.677262 116.436023)
+        (xy 61.684011 116.441038)
+        (xy 61.691391 116.437002)
+        (xy 62.424394 115.704)
+        (xy 62.428436 115.697)
+        (xy 62.793563 115.697)
+        (xy 62.797605 115.704)
+        (xy 63.530607 116.437002)
+        (xy 63.537987 116.441039)
+        (xy 63.544734 116.436026)
+        (xy 63.625427 116.329172)
+        (xy 63.629069 116.323291)
+        (xy 63.72431 116.132019)
+        (xy 63.726818 116.125547)
+        (xy 63.785289 115.920043)
+        (xy 63.786564 115.913221)
+        (xy 63.806279 115.700464)
+        (xy 63.806279 115.693536)
+        (xy 63.786564 115.480778)
+        (xy 63.785289 115.473956)
+        (xy 63.726818 115.268452)
+        (xy 63.72431 115.26198)
+        (xy 63.629069 115.070708)
+        (xy 63.625425 115.064824)
+        (xy 63.544736 114.957975)
+        (xy 63.537987 114.95296)
+        (xy 63.530607 114.956996)
+        (xy 62.797605 115.689999)
+        (xy 62.793563 115.697)
+        (xy 62.428436 115.697)
+        (xy 62.424394 115.689999)
+        (xy 61.691391 114.956996)
+        (xy 61.684011 114.95296)
+        (xy 61.677263 114.957975)
+        (xy 61.596574 115.064824)
+        (xy 61.59293 115.070708)
+        (xy 61.497689 115.26198)
+        (xy 61.495181 115.268452)
+        (xy 61.43671 115.473956)
+        (xy 61.435435 115.480778)
+        (xy 61.415721 115.693536)
+        (xy 61.415721 115.700464)
+        (xy 56.961254 115.700464)
+        (xy 57.489724 115.171994)
+        (xy 57.494537 115.167583)
+        (xy 57.52436 115.14256)
+        (xy 57.54382 115.108853)
+        (xy 57.547319 115.10336)
+        (xy 57.569652 115.071466)
+        (xy 57.571354 115.06511)
+        (xy 57.574136 115.059147)
+        (xy 57.574145 115.059151)
+        (xy 57.574901 115.057324)
+        (xy 57.574891 115.057321)
+        (xy 57.57714 115.05114)
+        (xy 57.580432 115.04544)
+        (xy 57.587187 115.007121)
+        (xy 57.588605 115.000728)
+        (xy 57.598677 114.963143)
+        (xy 57.595285 114.924383)
+        (xy 57.595 114.91783)
+        (xy 57.595 114.768712)
+        (xy 61.865406 114.768712)
+        (xy 61.869454 114.775849)
+        (xy 62.603999 115.510394)
+        (xy 62.611 115.514436)
+        (xy 62.618 115.510394)
+        (xy 63.352544 114.775849)
+        (xy 63.356592 114.768711)
+        (xy 63.352221 114.761771)
+        (xy 63.33408 114.745234)
+        (xy 63.328553 114.74106)
+        (xy 63.146881 114.628573)
+        (xy 63.140682 114.625486)
+        (xy 62.941436 114.548298)
+        (xy 62.934772 114.546401)
+        (xy 62.724725 114.507137)
+        (xy 62.717845 114.5065)
+        (xy 62.504155 114.5065)
+        (xy 62.497274 114.507137)
+        (xy 62.287227 114.546401)
+        (xy 62.280563 114.548298)
+        (xy 62.081317 114.625486)
+        (xy 62.075118 114.628573)
+        (xy 61.89344 114.741063)
+        (xy 61.887924 114.745229)
+        (xy 61.869779 114.761769)
+        (xy 61.865406 114.768712)
+        (xy 57.595 114.768712)
+        (xy 57.595 114.045491)
+        (xy 65.9825 114.045491)
+        (xy 65.982773 114.050016)
+        (xy 65.997093 114.167949)
+        (xy 65.999253 114.176712)
+        (xy 66.055488 114.324992)
+        (xy 66.059687 114.332993)
+        (xy 66.149773 114.463505)
+        (xy 66.155762 114.470265)
+        (xy 66.274468 114.575429)
+        (xy 66.281897 114.580557)
+        (xy 66.422319 114.654256)
+        (xy 66.43076 114.657457)
+        (xy 66.534886 114.683122)
+        (xy 66.543448 114.682604)
+        (xy 66.546 114.674416)
+        (xy 66.8 114.674416)
+        (xy 66.802551 114.682604)
+        (xy 66.811113 114.683122)
+        (xy 66.915239 114.657457)
+        (xy 66.92368 114.654256)
+        (xy 67.064102 114.580557)
+        (xy 67.071531 114.575429)
+        (xy 67.190237 114.470265)
+        (xy 67.196226 114.463505)
+        (xy 67.286312 114.332993)
+        (xy 67.290511 114.324992)
+        (xy 67.346746 114.176712)
+        (xy 67.348906 114.167949)
+        (xy 67.363226 114.050016)
+        (xy 67.3635 114.045491)
+        (xy 67.3635 113.5317)
+        (xy 67.373575 113.4941)
+        (xy 67.4011 113.466575)
+        (xy 67.4387 113.4565)
+        (xy 67.631408 113.4565)
+        (xy 67.671119 113.46784)
+        (xy 67.698853 113.49844)
+        (xy 67.706246 113.539071)
+        (xy 67.691068 113.577479)
+        (xy 67.6033 113.691859)
+        (xy 67.603297 113.691862)
+        (xy 67.600302 113.695767)
+        (xy 67.598421 113.700307)
+        (xy 67.598417 113.700315)
+        (xy 67.546219 113.826333)
+        (xy 67.542313 113.835764)
+        (xy 67.541671 113.84064)
+        (xy 67.54167 113.840644)
+        (xy 67.526639 113.954816)
+        (xy 67.522534 113.986)
+        (xy 67.523177 113.990884)
+        (xy 67.540342 114.121269)
+        (xy 67.542313 114.136236)
+        (xy 67.550342 114.15562)
+        (xy 67.598417 114.271684)
+        (xy 67.598419 114.271688)
+        (xy 67.600302 114.276233)
+        (xy 67.692549 114.396451)
+        (xy 67.812767 114.488698)
+        (xy 67.952764 114.546687)
+        (xy 68.06528 114.5615)
+        (xy 68.138263 114.5615)
+        (xy 68.14072 114.5615)
+        (xy 68.253236 114.546687)
+        (xy 68.393233 114.488698)
+        (xy 68.513451 114.396451)
+        (xy 68.605698 114.276233)
+        (xy 68.663687 114.136236)
+        (xy 68.683466 113.986)
+        (xy 68.663687 113.835764)
+        (xy 68.605698 113.695767)
+        (xy 68.552628 113.626605)
+        (xy 68.515316 113.577979)
+        (xy 68.500138 113.539571)
+        (xy 68.507531 113.49894)
+        (xy 68.535265 113.46834)
+        (xy 68.574976 113.457)
+        (xy 68.858116 113.457)
+        (xy 68.861812 113.457)
+        (xy 68.917525 113.445918)
+        (xy 68.926221 113.440107)
+        (xy 68.968 113.427433)
+        (xy 69.009778 113.440107)
+        (xy 69.018475 113.445918)
+        (xy 69.074188 113.457)
+        (xy 69.077884 113.457)
+        (xy 69.3498 113.457)
+        (xy 69.3874 113.467075)
+        (xy 69.414925 113.4946)
+        (xy 69.425 113.5322)
+        (xy 69.425 115.19183)
+        (xy 69.424714 115.198383)
+        (xy 69.421323 115.237143)
+        (xy 69.423024 115.243493)
+        (xy 69.423025 115.243498)
+        (xy 69.431394 115.274731)
+        (xy 69.432813 115.281133)
+        (xy 69.438425 115.312961)
+        (xy 69.438426 115.312963)
+        (xy 69.439568 115.31944)
+        (xy 69.442856 115.325136)
+        (xy 69.445107 115.331319)
+        (xy 69.445098 115.331321)
+        (xy 69.445857 115.333153)
+        (xy 69.445865 115.33315)
+        (xy 69.448644 115.339111)
+        (xy 69.450348 115.345466)
+        (xy 69.454121 115.350854)
+        (xy 69.472662 115.377335)
+        (xy 69.476185 115.382866)
+        (xy 69.492348 115.410861)
+        (xy 69.492353 115.410867)
+        (xy 69.49564 115.41656)
+        (xy 69.500678 115.420787)
+        (xy 69.525448 115.441572)
+        (xy 69.530284 115.446004)
+        (xy 70.120995 116.036715)
+        (xy 70.125427 116.041551)
+        (xy 70.15044 116.07136)
+        (xy 70.184144 116.090819)
+        (xy 70.189646 116.094323)
+        (xy 70.221534 116.116651)
+        (xy 70.22789 116.118354)
+        (xy 70.233852 116.121134)
+        (xy 70.233847 116.121143)
+        (xy 70.235675 116.1219)
+        (xy 70.235679 116.121892)
+        (xy 70.241862 116.124142)
+        (xy 70.24756 116.127432)
+        (xy 70.285885 116.134189)
+        (xy 70.29227 116.135604)
+        (xy 70.329857 116.145677)
+        (xy 70.368616 116.142285)
+        (xy 70.37517 116.142)
+        (xy 78.97683 116.142)
+        (xy 78.983383 116.142285)
+        (xy 79.022143 116.145677)
+        (xy 79.059728 116.135605)
+        (xy 79.066121 116.134187)
+        (xy 79.10444 116.127432)
+        (xy 79.11014 116.12414)
+        (xy 79.116321 116.121891)
+        (xy 79.116324 116.121901)
+        (xy 79.118151 116.121145)
+        (xy 79.118147 116.121136)
+        (xy 79.12411 116.118354)
+        (xy 79.130466 116.116652)
+        (xy 79.16236 116.094319)
+        (xy 79.167853 116.09082)
+        (xy 79.20156 116.07136)
+        (xy 79.226583 116.041537)
+        (xy 79.230994 116.036724)
+        (xy 80.095724 115.171994)
+        (xy 80.100537 115.167583)
+        (xy 80.13036 115.14256)
+        (xy 80.14982 115.108853)
+        (xy 80.153319 115.10336)
+        (xy 80.175652 115.071466)
+        (xy 80.177354 115.06511)
+        (xy 80.180136 115.059147)
+        (xy 80.180145 115.059151)
+        (xy 80.180901 115.057324)
+        (xy 80.180891 115.057321)
+        (xy 80.18314 115.05114)
+        (xy 80.186432 115.04544)
+        (xy 80.193187 115.007121)
+        (xy 80.194605 115.000728)
+        (xy 80.204677 114.963143)
+        (xy 80.201285 114.924383)
+        (xy 80.201 114.91783)
+        (xy 80.201 114.254291)
+        (xy 80.209196 114.220151)
+        (xy 80.231998 114.193454)
+        (xy 80.264435 114.180017)
+        (xy 80.265687 114.179818)
+        (xy 80.280332 114.177499)
+        (xy 80.390689 114.121269)
+        (xy 80.478269 114.033689)
+        (xy 80.534499 113.923332)
+        (xy 80.549 113.831774)
+        (xy 80.549 113.370226)
+        (xy 80.534499 113.278668)
+        (xy 80.529712 113.269274)
+        (xy 80.49411 113.1994)
+        (xy 80.478269 113.168311)
+        (xy 80.390689 113.080731)
+        (xy 80.383298 113.076965)
+        (xy 80.285605 113.027187)
+        (xy 80.2856 113.027185)
+        (xy 80.280332 113.024501)
+        (xy 80.27449 113.023575)
+        (xy 80.274485 113.023574)
+        (xy 80.191692 113.010462)
+        (xy 80.19169 113.010461)
+        (xy 80.188774 113.01)
+        (xy 79.577226 113.01)
+        (xy 79.57431 113.010461)
+        (xy 79.574307 113.010462)
+        (xy 79.491514 113.023574)
+        (xy 79.491507 113.023576)
+        (xy 79.485668 113.024501)
+        (xy 79.4804 113.027184)
+        (xy 79.480394 113.027187)
+        (xy 79.380587 113.078042)
+        (xy 79.380583 113.078044)
+        (xy 79.375311 113.080731)
+        (xy 79.371124 113.084917)
+        (xy 79.371121 113.08492)
+        (xy 79.29192 113.164121)
+        (xy 79.291917 113.164124)
+        (xy 79.287731 113.168311)
+        (xy 79.285044 113.173583)
+        (xy 79.285042 113.173587)
+        (xy 79.234187 113.273394)
+        (xy 79.234184 113.2734)
+        (xy 79.231501 113.278668)
+        (xy 79.230576 113.284507)
+        (xy 79.230574 113.284514)
+        (xy 79.218851 113.358537)
+        (xy 79.217 113.370226)
+        (xy 79.217 113.831774)
+        (xy 79.217461 113.83469)
+        (xy 79.217462 113.834692)
+        (xy 79.230574 113.917485)
+        (xy 79.230575 113.91749)
+        (xy 79.231501 113.923332)
+        (xy 79.234185 113.9286)
+        (xy 79.234187 113.928605)
+        (xy 79.285042 114.028412)
+        (xy 79.287731 114.033689)
+        (xy 79.375311 114.121269)
+        (xy 79.485668 114.177499)
+        (xy 79.500126 114.179789)
+        (xy 79.501565 114.180017)
+        (xy 79.534002 114.193454)
+        (xy 79.556804 114.220151)
+        (xy 79.565 114.254291)
+        (xy 79.565 114.772132)
+        (xy 79.559276 114.80091)
+        (xy 79.542974 114.825306)
+        (xy 78.884306 115.483974)
+        (xy 78.85991 115.500276)
+        (xy 78.831132 115.506)
+        (xy 78.165268 115.506)
+        (xy 78.123489 115.493327)
+        (xy 78.095792 115.459578)
+        (xy 78.091513 115.416129)
+        (xy 78.112093 115.377626)
+        (xy 78.176758 115.312961)
+        (xy 78.444724 115.044993)
+        (xy 78.449537 115.040583)
+        (xy 78.47936 115.01556)
+        (xy 78.498813 114.981865)
+        (xy 78.50234 114.976328)
+        (xy 78.502588 114.975974)
+        (xy 78.524651 114.944466)
+        (xy 78.526354 114.938109)
+        (xy 78.529134 114.932148)
+        (xy 78.529144 114.932152)
+        (xy 78.529901 114.930324)
+        (xy 78.529891 114.930321)
+        (xy 78.53214 114.92414)
+        (xy 78.535432 114.91844)
+        (xy 78.542189 114.880112)
+        (xy 78.543605 114.873724)
+        (xy 78.553677 114.836143)
+        (xy 78.550285 114.797383)
+        (xy 78.55 114.79083)
+        (xy 78.55 114.254291)
+        (xy 78.558196 114.220151)
+        (xy 78.580998 114.193454)
+        (xy 78.613435 114.180017)
+        (xy 78.614687 114.179818)
+        (xy 78.629332 114.177499)
+        (xy 78.739689 114.121269)
+        (xy 78.827269 114.033689)
+        (xy 78.883499 113.923332)
+        (xy 78.898 113.831774)
+        (xy 78.898 113.370226)
+        (xy 78.883499 113.278668)
+        (xy 78.878712 113.269274)
+        (xy 78.84311 113.1994)
+        (xy 78.827269 113.168311)
+        (xy 78.739689 113.080731)
+        (xy 78.732298 113.076965)
+        (xy 78.634605 113.027187)
+        (xy 78.6346 113.027185)
+        (xy 78.629332 113.024501)
+        (xy 78.62349 113.023575)
+        (xy 78.623485 113.023574)
+        (xy 78.540692 113.010462)
+        (xy 78.54069 113.010461)
+        (xy 78.537774 113.01)
+        (xy 77.926226 113.01)
+        (xy 77.92331 113.010461)
+        (xy 77.923307 113.010462)
+        (xy 77.840514 113.023574)
+        (xy 77.840507 113.023576)
+        (xy 77.834668 113.024501)
+        (xy 77.8294 113.027184)
+        (xy 77.829394 113.027187)
+        (xy 77.729587 113.078042)
+        (xy 77.729583 113.078044)
+        (xy 77.724311 113.080731)
+        (xy 77.720124 113.084917)
+        (xy 77.720121 113.08492)
+        (xy 77.64092 113.164121)
+        (xy 77.640917 113.164124)
+        (xy 77.636731 113.168311)
+        (xy 77.634044 113.173583)
+        (xy 77.634042 113.173587)
+        (xy 77.583187 113.273394)
+        (xy 77.583184 113.2734)
+        (xy 77.580501 113.278668)
+        (xy 77.579576 113.284507)
+        (xy 77.579574 113.284514)
+        (xy 77.567851 113.358537)
+        (xy 77.566 113.370226)
+        (xy 77.566 113.831774)
+        (xy 77.566461 113.83469)
+        (xy 77.566462 113.834692)
+        (xy 77.579574 113.917485)
+        (xy 77.579575 113.91749)
+        (xy 77.580501 113.923332)
+        (xy 77.583185 113.9286)
+        (xy 77.583187 113.928605)
+        (xy 77.634042 114.028412)
+        (xy 77.636731 114.033689)
+        (xy 77.724311 114.121269)
+        (xy 77.834668 114.177499)
+        (xy 77.849126 114.179789)
+        (xy 77.850565 114.180017)
+        (xy 77.883002 114.193454)
+        (xy 77.905804 114.220151)
+        (xy 77.914 114.254291)
+        (xy 77.914 114.645132)
+        (xy 77.908276 114.67391)
+        (xy 77.891974 114.698307)
+        (xy 77.614305 114.975975)
+        (xy 77.589909 114.992276)
+        (xy 77.561131 114.998)
+        (xy 73.441868 114.998)
+        (xy 73.41309 114.992276)
+        (xy 73.388693 114.975974)
+        (xy 73.083025 114.670305)
+        (xy 73.066724 114.645909)
+        (xy 73.061 114.617131)
+        (xy 73.061 113.5322)
+        (xy 73.071075 113.4946)
+        (xy 73.0986 113.467075)
+        (xy 73.1362 113.457)
+        (xy 73.411024 113.457)
+        (xy 73.450735 113.46834)
+        (xy 73.478469 113.49894)
+        (xy 73.485862 113.539571)
+        (xy 73.470684 113.577979)
+        (xy 73.3833 113.691859)
+        (xy 73.383297 113.691862)
+        (xy 73.380302 113.695767)
+        (xy 73.378421 113.700307)
+        (xy 73.378417 113.700315)
+        (xy 73.326219 113.826333)
+        (xy 73.322313 113.835764)
+        (xy 73.321671 113.84064)
+        (xy 73.32167 113.840644)
+        (xy 73.306639 113.954816)
+        (xy 73.302534 113.986)
+        (xy 73.303177 113.990884)
+        (xy 73.320342 114.121269)
+        (xy 73.322313 114.136236)
+        (xy 73.330342 114.15562)
+        (xy 73.378417 114.271684)
+        (xy 73.378419 114.271688)
+        (xy 73.380302 114.276233)
+        (xy 73.472549 114.396451)
+        (xy 73.592767 114.488698)
+        (xy 73.732764 114.546687)
+        (xy 73.84528 114.5615)
+        (xy 73.918263 114.5615)
+        (xy 73.92072 114.5615)
+        (xy 74.033236 114.546687)
+        (xy 74.173233 114.488698)
+        (xy 74.293451 114.396451)
+        (xy 74.385698 114.276233)
+        (xy 74.443687 114.136236)
+        (xy 74.463466 113.986)
+        (xy 74.443687 113.835764)
+        (xy 74.385698 113.695767)
+        (xy 74.307581 113.593963)
+        (xy 74.294932 113.577479)
+        (xy 74.279754 113.539071)
+        (xy 74.287147 113.49844)
+        (xy 74.314881 113.46784)
+        (xy 74.354592 113.4565)
+        (xy 74.5473 113.4565)
+        (xy 74.5849 113.466575)
+        (xy 74.612425 113.4941)
+        (xy 74.6225 113.5317)
+        (xy 74.6225 114.045491)
+        (xy 74.622773 114.050016)
+        (xy 74.637093 114.167949)
+        (xy 74.639253 114.176712)
+        (xy 74.695488 114.324992)
+        (xy 74.699687 114.332993)
+        (xy 74.789773 114.463505)
+        (xy 74.795762 114.470265)
+        (xy 74.914468 114.575429)
+        (xy 74.921897 114.580557)
+        (xy 75.062319 114.654256)
+        (xy 75.07076 114.657457)
+        (xy 75.174886 114.683122)
+        (xy 75.183448 114.682604)
+        (xy 75.186 114.674416)
+        (xy 75.44 114.674416)
+        (xy 75.442551 114.682604)
+        (xy 75.451113 114.683122)
+        (xy 75.555239 114.657457)
+        (xy 75.56368 114.654256)
+        (xy 75.704102 114.580557)
+        (xy 75.711531 114.575429)
+        (xy 75.830237 114.470265)
+        (xy 75.836226 114.463505)
+        (xy 75.926312 114.332993)
+        (xy 75.930511 114.324992)
+        (xy 75.986746 114.176712)
+        (xy 75.988906 114.167949)
+        (xy 76.003226 114.050016)
+        (xy 76.0035 114.045491)
+        (xy 76.0035 113.592902)
+        (xy 76.001407 113.585092)
+        (xy 75.993598 113.583)
+        (xy 75.449902 113.583)
+        (xy 75.442092 113.585092)
+        (xy 75.44 113.592902)
+        (xy 75.44 114.674416)
+        (xy 75.186 114.674416)
+        (xy 75.186 113.319098)
+        (xy 75.44 113.319098)
+        (xy 75.442092 113.326907)
+        (xy 75.449902 113.329)
+        (xy 75.993598 113.329)
+        (xy 76.001407 113.326907)
+        (xy 76.0035 113.319098)
+        (xy 76.0035 112.866509)
+        (xy 76.003226 112.861983)
+        (xy 75.988906 112.74405)
+        (xy 75.986746 112.735287)
+        (xy 75.930511 112.587007)
+        (xy 75.926312 112.579006)
+        (xy 75.836226 112.448494)
+        (xy 75.830237 112.441734)
+        (xy 75.711531 112.33657)
+        (xy 75.704102 112.331442)
+        (xy 75.56368 112.257743)
+        (xy 75.555239 112.254542)
+        (xy 75.451113 112.228877)
+        (xy 75.442551 112.229395)
+        (xy 75.44 112.237584)
+        (xy 75.44 113.319098)
+        (xy 75.186 113.319098)
+        (xy 75.186 112.237584)
+        (xy 75.183448 112.229395)
+        (xy 75.174886 112.228877)
+        (xy 75.07076 112.254542)
+        (xy 75.062319 112.257743)
+        (xy 74.921897 112.331442)
+        (xy 74.914468 112.33657)
+        (xy 74.858567 112.386095)
+        (xy 74.820015 112.404151)
+        (xy 74.777837 112.398382)
+        (xy 74.74555 112.370637)
+        (xy 74.7335 112.329807)
+        (xy 74.7335 112.178779)
+        (xy 77.566501 112.178779)
+        (xy 77.566963 112.184654)
+        (xy 77.580057 112.267328)
+        (xy 77.583669 112.278447)
+        (xy 77.634452 112.378114)
+        (xy 77.64133 112.38758)
+        (xy 77.720419 112.466669)
+        (xy 77.729885 112.473547)
+        (xy 77.829551 112.52433)
+        (xy 77.840671 112.527943)
+        (xy 77.923346 112.541037)
+        (xy 77.929219 112.5415)
+        (xy 78.095098 112.5415)
+        (xy 78.102907 112.539407)
+        (xy 78.105 112.531598)
+        (xy 78.105 112.531597)
+        (xy 78.359 112.531597)
+        (xy 78.361092 112.539406)
+        (xy 78.368902 112.541499)
+        (xy 78.534779 112.541499)
+        (xy 78.540654 112.541036)
+        (xy 78.623328 112.527942)
+        (xy 78.634447 112.52433)
+        (xy 78.734114 112.473547)
+        (xy 78.74358 112.466669)
+        (xy 78.822669 112.38758)
+        (xy 78.829547 112.378114)
+        (xy 78.88033 112.278448)
+        (xy 78.883943 112.267328)
+        (xy 78.897037 112.184653)
+        (xy 78.8975 112.178781)
+        (xy 78.8975 112.178779)
+        (xy 79.217501 112.178779)
+        (xy 79.217963 112.184654)
+        (xy 79.231057 112.267328)
+        (xy 79.234669 112.278447)
+        (xy 79.285452 112.378114)
+        (xy 79.29233 112.38758)
+        (xy 79.371419 112.466669)
+        (xy 79.380885 112.473547)
+        (xy 79.480551 112.52433)
+        (xy 79.491671 112.527943)
+        (xy 79.574346 112.541037)
+        (xy 79.580219 112.5415)
+        (xy 79.746098 112.5415)
+        (xy 79.753907 112.539407)
+        (xy 79.756 112.531598)
+        (xy 79.756 112.531597)
+        (xy 80.01 112.531597)
+        (xy 80.012092 112.539406)
+        (xy 80.019902 112.541499)
+        (xy 80.185779 112.541499)
+        (xy 80.191654 112.541036)
+        (xy 80.274328 112.527942)
+        (xy 80.285447 112.52433)
+        (xy 80.385114 112.473547)
+        (xy 80.39458 112.466669)
+        (xy 80.473669 112.38758)
+        (xy 80.480547 112.378114)
+        (xy 80.53133 112.278448)
+        (xy 80.534943 112.267328)
+        (xy 80.548037 112.184653)
+        (xy 80.5485 112.178781)
+        (xy 80.5485 112.087902)
+        (xy 80.546407 112.080092)
+        (xy 80.538598 112.078)
+        (xy 80.019902 112.078)
+        (xy 80.012092 112.080092)
+        (xy 80.01 112.087902)
+        (xy 80.01 112.531597)
+        (xy 79.756 112.531597)
+        (xy 79.756 112.087902)
+        (xy 79.753907 112.080092)
+        (xy 79.746098 112.078)
+        (xy 79.227403 112.078)
+        (xy 79.219593 112.080092)
+        (xy 79.217501 112.087902)
+        (xy 79.217501 112.178779)
+        (xy 78.8975 112.178779)
+        (xy 78.8975 112.087902)
+        (xy 78.895407 112.080092)
+        (xy 78.887598 112.078)
+        (xy 78.368902 112.078)
+        (xy 78.361092 112.080092)
+        (xy 78.359 112.087902)
+        (xy 78.359 112.531597)
+        (xy 78.105 112.531597)
+        (xy 78.105 112.087902)
+        (xy 78.102907 112.080092)
+        (xy 78.095098 112.078)
+        (xy 77.576403 112.078)
+        (xy 77.568593 112.080092)
+        (xy 77.566501 112.087902)
+        (xy 77.566501 112.178779)
+        (xy 74.7335 112.178779)
+        (xy 74.7335 111.814098)
+        (xy 77.5665 111.814098)
+        (xy 77.568592 111.821907)
+        (xy 77.576402 111.824)
+        (xy 78.095098 111.824)
+        (xy 78.102907 111.821907)
+        (xy 78.105 111.814098)
+        (xy 78.359 111.814098)
+        (xy 78.361092 111.821907)
+        (xy 78.368902 111.824)
+        (xy 78.887597 111.824)
+        (xy 78.895406 111.821907)
+        (xy 78.897499 111.814098)
+        (xy 79.2175 111.814098)
+        (xy 79.219592 111.821907)
+        (xy 79.227402 111.824)
+        (xy 79.746098 111.824)
+        (xy 79.753907 111.821907)
+        (xy 79.756 111.814098)
+        (xy 80.01 111.814098)
+        (xy 80.012092 111.821907)
+        (xy 80.019902 111.824)
+        (xy 80.538597 111.824)
+        (xy 80.546406 111.821907)
+        (xy 80.548499 111.814098)
+        (xy 80.548499 111.723221)
+        (xy 80.548036 111.717345)
+        (xy 80.534942 111.634671)
+        (xy 80.53133 111.623552)
+        (xy 80.480547 111.523885)
+        (xy 80.473669 111.514419)
+        (xy 80.39458 111.43533)
+        (xy 80.385114 111.428452)
+        (xy 80.285448 111.377669)
+        (xy 80.274328 111.374056)
+        (xy 80.191653 111.360962)
+        (xy 80.185781 111.3605)
+        (xy 80.019902 111.3605)
+        (xy 80.012092 111.362592)
+        (xy 80.01 111.370402)
+        (xy 80.01 111.814098)
+        (xy 79.756 111.814098)
+        (xy 79.756 111.370403)
+        (xy 79.753907 111.362593)
+        (xy 79.746098 111.360501)
+        (xy 79.580221 111.360501)
+        (xy 79.574345 111.360963)
+        (xy 79.491671 111.374057)
+        (xy 79.480552 111.377669)
+        (xy 79.380885 111.428452)
+        (xy 79.371419 111.43533)
+        (xy 79.29233 111.514419)
+        (xy 79.285452 111.523885)
+        (xy 79.234669 111.623551)
+        (xy 79.231056 111.634671)
+        (xy 79.217962 111.717346)
+        (xy 79.2175 111.723219)
+        (xy 79.2175 111.814098)
+        (xy 78.897499 111.814098)
+        (xy 78.897499 111.723221)
+        (xy 78.897036 111.717345)
+        (xy 78.883942 111.634671)
+        (xy 78.88033 111.623552)
+        (xy 78.829547 111.523885)
+        (xy 78.822669 111.514419)
+        (xy 78.74358 111.43533)
+        (xy 78.734114 111.428452)
+        (xy 78.634448 111.377669)
+        (xy 78.623328 111.374056)
+        (xy 78.540653 111.360962)
+        (xy 78.534781 111.3605)
+        (xy 78.368902 111.3605)
+        (xy 78.361092 111.362592)
+        (xy 78.359 111.370402)
+        (xy 78.359 111.814098)
+        (xy 78.105 111.814098)
+        (xy 78.105 111.370403)
+        (xy 78.102907 111.362593)
+        (xy 78.095098 111.360501)
+        (xy 77.929221 111.360501)
+        (xy 77.923345 111.360963)
+        (xy 77.840671 111.374057)
+        (xy 77.829552 111.377669)
+        (xy 77.729885 111.428452)
+        (xy 77.720419 111.43533)
+        (xy 77.64133 111.514419)
+        (xy 77.634452 111.523885)
+        (xy 77.583669 111.623551)
+        (xy 77.580056 111.634671)
+        (xy 77.566962 111.717346)
+        (xy 77.5665 111.723219)
+        (xy 77.5665 111.814098)
+        (xy 74.7335 111.814098)
+        (xy 74.7335 111.800934)
+        (xy 74.732778 111.793613)
+        (xy 74.723892 111.748936)
+        (xy 74.718331 111.735511)
+        (xy 74.684456 111.684813)
+        (xy 74.674186 111.674543)
+        (xy 74.623488 111.640668)
+        (xy 74.610063 111.635107)
+        (xy 74.565386 111.626221)
+        (xy 74.558066 111.6255)
+        (xy 74.379902 111.6255)
+        (xy 74.372092 111.627592)
+        (xy 74.37 111.635402)
+        (xy 74.37 112.5928)
+        (xy 74.359925 112.6304)
+        (xy 74.3324 112.657925)
+        (xy 74.2948 112.668)
+        (xy 74.0092 112.668)
+        (xy 73.9716 112.657925)
+        (xy 73.944075 112.6304)
+        (xy 73.934 112.5928)
+        (xy 73.934 112.4892)
+        (xy 73.944075 112.4516)
+        (xy 73.9716 112.424075)
+        (xy 74.0092 112.414)
+        (xy 74.106098 112.414)
+        (xy 74.113907 112.411907)
+        (xy 74.116 112.404098)
+        (xy 74.116 111.635402)
+        (xy 74.113907 111.627592)
+        (xy 74.106098 111.6255)
+        (xy 73.9632 111.6255)
+        (xy 73.9256 111.615425)
+        (xy 73.898075 111.5879)
+        (xy 73.888 111.5503)
+        (xy 73.888 110.556207)
+        (xy 73.888473 110.547788)
+        (xy 73.889887 110.535239)
+        (xy 73.892711 110.510173)
+        (xy 73.88205 110.45383)
+        (xy 73.881579 110.451056)
+        (xy 73.880629 110.444755)
+        (xy 73.873033 110.394353)
+        (xy 73.870585 110.389271)
+        (xy 73.86989 110.387017)
+        (xy 73.869778 110.386566)
+        (xy 73.869777 110.386562)
+        (xy 73.869599 110.386132)
+        (xy 73.868819 110.383903)
+        (xy 73.867772 110.378366)
+        (xy 73.865139 110.373384)
+        (xy 73.865138 110.373381)
+        (xy 73.840975 110.327663)
+        (xy 73.839707 110.325151)
+        (xy 73.835461 110.316335)
+        (xy 73.814829 110.273491)
+        (xy 73.810995 110.269359)
+        (xy 73.809659 110.267399)
+        (xy 73.809423 110.267007)
+        (xy 73.809129 110.266652)
+        (xy 73.807724 110.264749)
+        (xy 73.805091 110.259766)
+        (xy 73.764539 110.219214)
+        (xy 73.762589 110.21719)
+        (xy 73.72742 110.179287)
+        (xy 73.723587 110.175156)
+        (xy 73.718707 110.172338)
+        (xy 73.716852 110.170859)
+        (xy 73.710565 110.16524)
+        (xy 73.106321 109.560996)
+        (xy 73.100701 109.554708)
+        (xy 73.080611 109.529516)
+        (xy 73.080608 109.529513)
+        (xy 73.077095 109.525108)
+        (xy 73.072438 109.521932)
+        (xy 73.072435 109.52193)
+        (xy 73.029731 109.492814)
+        (xy 73.02744 109.491188)
+        (xy 72.985822 109.460473)
+        (xy 72.985816 109.46047)
+        (xy 72.981284 109.457125)
+        (xy 72.975965 109.455263)
+        (xy 72.973862 109.454152)
+        (xy 72.973476 109.453919)
+        (xy 72.973052 109.453744)
+        (xy 72.970913 109.452714)
+        (xy 72.966259 109.449541)
+        (xy 72.960876 109.44788)
+        (xy 72.960875 109.44788)
+        (xy 72.911471 109.43264)
+        (xy 72.908802 109.431761)
+        (xy 72.859988 109.414681)
+        (xy 72.859984 109.41468)
+        (xy 72.854665 109.412819)
+        (xy 72.849031 109.412607)
+        (xy 72.846702 109.412167)
+        (xy 72.846256 109.412056)
+        (xy 72.845817 109.412015)
+        (xy 72.843451 109.411658)
+        (xy 72.838073 109.41)
+        (xy 72.832441 109.41)
+        (xy 72.780707 109.41)
+        (xy 72.777896 109.409947)
+        (xy 72.726244 109.408014)
+        (xy 72.726239 109.408014)
+        (xy 72.720614 109.407804)
+        (xy 72.715173 109.409261)
+        (xy 72.712819 109.409527)
+        (xy 72.704401 109.41)
+        (xy 69.9107 109.41)
+        (xy 69.8731 109.399925)
+        (xy 69.845575 109.3724)
+        (xy 69.8355 109.3348)
+        (xy 69.8355 108.464358)
+        (xy 69.850194 108.419703)
+        (xy 69.892615 108.362224)
+        (xy 69.892615 108.362222)
+        (xy 69.895961 108.35769)
+        (xy 69.939246 108.233988)
+        (xy 69.942 108.20462)
+        (xy 69.942 107.18738)
+        (xy 69.939246 107.158012)
+        (xy 69.895961 107.03431)
+        (xy 69.818137 106.928863)
+        (xy 69.762507 106.887806)
+        (xy 69.717224 106.854385)
+        (xy 69.717222 106.854384)
+        (xy 69.71269 106.851039)
+        (xy 69.704594 106.848206)
+        (xy 69.593302 106.809263)
+        (xy 69.593297 106.809262)
+        (xy 69.588988 106.807754)
+        (xy 69.58444 106.807327)
+        (xy 69.584438 106.807327)
+        (xy 69.561361 106.805163)
+        (xy 69.561355 106.805162)
+        (xy 69.55962 106.805)
+        (xy 68.96738 106.805)
+        (xy 68.965645 106.805162)
+        (xy 68.965638 106.805163)
+        (xy 68.942561 106.807327)
+        (xy 68.942557 106.807327)
+        (xy 68.938012 106.807754)
+        (xy 68.933703 106.809261)
+        (xy 68.933697 106.809263)
+        (xy 68.81963 106.849177)
+        (xy 68.819627 106.849178)
+        (xy 68.81431 106.851039)
+        (xy 68.809779 106.854382)
+        (xy 68.809775 106.854385)
+        (xy 68.713394 106.925518)
+        (xy 68.71339 106.925521)
+        (xy 68.708863 106.928863)
+        (xy 68.705521 106.93339)
+        (xy 68.705518 106.933394)
+        (xy 68.634385 107.029775)
+        (xy 68.634382 107.029779)
+        (xy 68.631039 107.03431)
+        (xy 68.629179 107.039626)
+        (xy 68.629177 107.03963)
+        (xy 68.589263 107.153697)
+        (xy 68.589261 107.153703)
+        (xy 68.587754 107.158012)
+        (xy 68.585 107.18738)
+        (xy 68.585 108.20462)
+        (xy 68.585162 108.206355)
+        (xy 68.585163 108.206361)
+        (xy 68.587221 108.228312)
+        (xy 68.587754 108.233988)
+        (xy 68.589262 108.238297)
+        (xy 68.589263 108.238302)
+        (xy 68.629178 108.352373)
+        (xy 68.629179 108.352375)
+        (xy 68.631039 108.35769)
+        (xy 68.63438 108.362217)
+        (xy 68.634384 108.362224)
+        (xy 68.676806 108.419703)
+        (xy 68.6915 108.464358)
+        (xy 68.6915 109.591027)
+        (xy 68.685776 109.619805)
+        (xy 68.669476 109.644198)
+        (xy 68.340874 109.9728)
+        (xy 68.248995 110.064679)
+        (xy 68.24271 110.070296)
+        (xy 68.217515 110.090389)
+        (xy 68.21751 110.090394)
+        (xy 68.213108 110.093905)
+        (xy 68.209935 110.098558)
+        (xy 68.209931 110.098563)
+        (xy 68.18081 110.141275)
+        (xy 68.179206 110.143536)
+        (xy 68.145125 110.189716)
+        (xy 68.143264 110.19503)
+        (xy 68.142144 110.197151)
+        (xy 68.141919 110.197524)
+        (xy 68.141745 110.197945)
+        (xy 68.140714 110.200085)
+        (xy 68.137541 110.204741)
+        (xy 68.13588 110.210123)
+        (xy 68.13588 110.210125)
+        (xy 68.120638 110.259535)
+        (xy 68.119759 110.262204)
+        (xy 68.102679 110.311015)
+        (xy 68.102677 110.311024)
+        (xy 68.100819 110.316335)
+        (xy 68.100608 110.32196)
+        (xy 68.100164 110.324308)
+        (xy 68.100057 110.324739)
+        (xy 68.100015 110.325187)
+        (xy 68.099659 110.327543)
+        (xy 68.098 110.332927)
+        (xy 68.098 110.338561)
+        (xy 68.098 110.390293)
+        (xy 68.097947 110.393104)
+        (xy 68.096014 110.444755)
+        (xy 68.096014 110.444759)
+        (xy 68.095804 110.450386)
+        (xy 68.097261 110.455826)
+        (xy 68.097527 110.458181)
+        (xy 68.098 110.466599)
+        (xy 68.098 111.5503)
+        (xy 68.087925 111.5879)
+        (xy 68.0604 111.615425)
+        (xy 68.0228 111.6255)
+        (xy 67.879902 111.6255)
+        (xy 67.872092 111.627592)
+        (xy 67.87 111.635402)
+        (xy 67.87 112.5928)
+        (xy 67.859925 112.6304)
+        (xy 67.8324 112.657925)
+        (xy 67.7948 112.668)
+        (xy 67.2877 112.668)
+        (xy 67.2501 112.657925)
+        (xy 67.222575 112.6304)
+        (xy 67.2125 112.5928)
+        (xy 67.2125 112.4892)
+        (xy 67.222575 112.4516)
+        (xy 67.2501 112.424075)
+        (xy 67.2877 112.414)
+        (xy 67.606098 112.414)
+        (xy 67.613907 112.411907)
+        (xy 67.616 112.404098)
+        (xy 67.616 111.635402)
+        (xy 67.613907 111.627592)
+        (xy 67.606098 111.6255)
+        (xy 67.427934 111.6255)
+        (xy 67.420613 111.626221)
+        (xy 67.375936 111.635107)
+        (xy 67.362511 111.640668)
+        (xy 67.311813 111.674543)
+        (xy 67.301543 111.684813)
+        (xy 67.267668 111.735511)
+        (xy 67.262107 111.748936)
+        (xy 67.253221 111.793613)
+        (xy 67.2525 111.800934)
+        (xy 67.2525 112.329807)
+        (xy 67.24045 112.370637)
+        (xy 67.208163 112.398382)
+        (xy 67.165985 112.404151)
+        (xy 67.127433 112.386095)
+        (xy 67.071531 112.33657)
+        (xy 67.064102 112.331442)
+        (xy 66.92368 112.257743)
+        (xy 66.915239 112.254542)
+        (xy 66.811113 112.228877)
+        (xy 66.802551 112.229395)
+        (xy 66.8 112.237584)
+        (xy 66.8 114.674416)
+        (xy 66.546 114.674416)
+        (xy 66.546 113.592902)
+        (xy 66.543907 113.585092)
+        (xy 66.536098 113.583)
+        (xy 65.992402 113.583)
+        (xy 65.984592 113.585092)
+        (xy 65.9825 113.592902)
+        (xy 65.9825 114.045491)
+        (xy 57.595 114.045491)
+        (xy 57.595 112.522)
+        (xy 58.239898 112.522)
+        (xy 58.240219 112.525464)
+        (xy 58.259844 112.737257)
+        (xy 58.260264 112.741783)
+        (xy 58.261214 112.745124)
+        (xy 58.261215 112.745126)
+        (xy 58.304029 112.895602)
+        (xy 58.320668 112.954082)
+        (xy 58.33408 112.981016)
+        (xy 58.417504 113.148556)
+        (xy 58.417508 113.148563)
+        (xy 58.419054 113.151667)
+        (xy 58.421147 113.154439)
+        (xy 58.421148 113.15444)
+        (xy 58.454648 113.198801)
+        (xy 58.55207 113.327809)
+        (xy 58.715188 113.47651)
+        (xy 58.902851 113.592707)
+        (xy 59.108671 113.672442)
+        (xy 59.325638 113.713)
+        (xy 59.542891 113.713)
+        (xy 59.546362 113.713)
+        (xy 59.763329 113.672442)
+        (xy 59.969149 113.592707)
+        (xy 60.156812 113.47651)
+        (xy 60.31993 113.327809)
+        (xy 60.452946 113.151667)
+        (xy 60.551332 112.954082)
+        (xy 60.611736 112.741783)
+        (xy 60.632102 112.522)
+        (xy 60.611736 112.302217)
+        (xy 60.551332 112.089918)
+        (xy 60.471096 111.928782)
+        (xy 60.454495 111.895443)
+        (xy 60.454492 111.895439)
+        (xy 60.452946 111.892333)
+        (xy 60.31993 111.716191)
+        (xy 60.156812 111.56749)
+        (xy 60.153852 111.565657)
+        (xy 59.972105 111.453123)
+        (xy 59.972102 111.453121)
+        (xy 59.969149 111.451293)
+        (xy 59.965911 111.450038)
+        (xy 59.965906 111.450036)
+        (xy 59.766574 111.372815)
+        (xy 59.766572 111.372814)
+        (xy 59.763329 111.371558)
+        (xy 59.759919 111.37092)
+        (xy 59.75991 111.370918)
+        (xy 59.549771 111.331637)
+        (xy 59.549768 111.331636)
+        (xy 59.546362 111.331)
+        (xy 59.325638 111.331)
+        (xy 59.322232 111.331636)
+        (xy 59.322228 111.331637)
+        (xy 59.112089 111.370918)
+        (xy 59.112078 111.370921)
+        (xy 59.108671 111.371558)
+        (xy 59.105429 111.372813)
+        (xy 59.105425 111.372815)
+        (xy 58.906093 111.450036)
+        (xy 58.906083 111.45004)
+        (xy 58.902851 111.451293)
+        (xy 58.899901 111.453119)
+        (xy 58.899894 111.453123)
+        (xy 58.718147 111.565657)
+        (xy 58.71814 111.565661)
+        (xy 58.715188 111.56749)
+        (xy 58.712623 111.569827)
+        (xy 58.712618 111.569832)
+        (xy 58.554635 111.713852)
+        (xy 58.554631 111.713856)
+        (xy 58.55207 111.716191)
+        (xy 58.54998 111.718958)
+        (xy 58.549976 111.718963)
+        (xy 58.421148 111.889559)
+        (xy 58.421144 111.889565)
+        (xy 58.419054 111.892333)
+        (xy 58.417511 111.895431)
+        (xy 58.417504 111.895443)
+        (xy 58.327512 112.076173)
+        (xy 58.320668 112.089918)
+        (xy 58.319715 112.093267)
+        (xy 58.319714 112.09327)
+        (xy 58.261901 112.296465)
+        (xy 58.260264 112.302217)
+        (xy 58.259943 112.30567)
+        (xy 58.259943 112.305676)
+        (xy 58.242847 112.490179)
+        (xy 58.239898 112.522)
+        (xy 57.595 112.522)
+        (xy 57.595 111.2642)
+        (xy 57.605075 111.2266)
+        (xy 57.6326 111.199075)
+        (xy 57.6702 111.189)
+        (xy 58.758583 111.189)
+        (xy 58.768398 111.189643)
+        (xy 58.801 111.193935)
+        (xy 58.805884 111.193292)
+        (xy 58.805889 111.193292)
+        (xy 58.831108 111.189971)
+        (xy 58.83848 111.189)
+        (xy 58.838491 111.189)
+        (xy 58.838492 111.189)
+        (xy 58.950322 111.174277)
+        (xy 59.089468 111.116641)
+        (xy 59.100624 111.108081)
+        (xy 59.178954 111.047976)
+        (xy 59.178958 111.047972)
+        (xy 59.205045 111.027955)
+        (xy 59.205044 111.027955)
+        (xy 59.208955 111.024955)
+        (xy 59.228984 110.998851)
+        (xy 59.235456 110.991473)
+        (xy 60.064473 110.162455)
+        (xy 60.071851 110.155984)
+        (xy 60.097955 110.135955)
+        (xy 60.130222 110.093905)
+        (xy 60.189641 110.016468)
+        (xy 60.247277 109.877322)
+        (xy 60.266936 109.728)
+        (xy 60.262642 109.695391)
+        (xy 60.262 109.685576)
+        (xy 60.262 108.853078)
+        (xy 60.267724 108.8243)
+        (xy 60.284026 108.799904)
+        (xy 60.793904 108.290026)
+        (xy 60.8183 108.273724)
+        (xy 60.847078 108.268)
+        (xy 61.5448 108.268)
+        (xy 61.5824 108.278075)
+        (xy 61.609925 108.3056)
+        (xy 61.62 108.3432)
+        (xy 61.62 108.514812)
+        (xy 61.631082 108.570525)
+        (xy 61.635194 108.57668)
+        (xy 61.635196 108.576683)
+        (xy 61.669182 108.627545)
+        (xy 61.673297 108.633703)
+        (xy 61.679454 108.637817)
+        (xy 61.730316 108.671803)
+        (xy 61.730317 108.671803)
+        (xy 61.736475 108.675918)
+        (xy 61.792188 108.687)
+        (xy 62.0908 108.687)
+        (xy 62.1284 108.697075)
+        (xy 62.155925 108.7246)
+        (xy 62.166 108.7622)
+        (xy 62.166 111.365631)
+        (xy 62.15284 111.408129)
+        (xy 62.117965 111.435752)
+        (xy 62.112077 111.438033)
+        (xy 62.081093 111.450036)
+        (xy 62.081083 111.45004)
+        (xy 62.077851 111.451293)
+        (xy 62.074901 111.453119)
+        (xy 62.074894 111.453123)
+        (xy 61.893147 111.565657)
+        (xy 61.89314 111.565661)
+        (xy 61.890188 111.56749)
+        (xy 61.887623 111.569827)
+        (xy 61.887618 111.569832)
+        (xy 61.729635 111.713852)
+        (xy 61.729631 111.713856)
+        (xy 61.72707 111.716191)
+        (xy 61.72498 111.718958)
+        (xy 61.724976 111.718963)
+        (xy 61.596148 111.889559)
+        (xy 61.596144 111.889565)
+        (xy 61.594054 111.892333)
+        (xy 61.592511 111.895431)
+        (xy 61.592504 111.895443)
+        (xy 61.502512 112.076173)
+        (xy 61.495668 112.089918)
+        (xy 61.494715 112.093267)
+        (xy 61.494714 112.09327)
+        (xy 61.436901 112.296465)
+        (xy 61.435264 112.302217)
+        (xy 61.434943 112.30567)
+        (xy 61.434943 112.305676)
+        (xy 61.417847 112.490179)
+        (xy 61.414898 112.522)
+        (xy 61.415219 112.525464)
+        (xy 61.434844 112.737257)
+        (xy 61.435264 112.741783)
+        (xy 61.436214 112.745124)
+        (xy 61.436215 112.745126)
+        (xy 61.479029 112.895602)
+        (xy 61.495668 112.954082)
+        (xy 61.50908 112.981016)
+        (xy 61.592504 113.148556)
+        (xy 61.592508 113.148563)
+        (xy 61.594054 113.151667)
+        (xy 61.596147 113.154439)
+        (xy 61.596148 113.15444)
+        (xy 61.629648 113.198801)
+        (xy 61.72707 113.327809)
+        (xy 61.890188 113.47651)
+        (xy 62.077851 113.592707)
+        (xy 62.283671 113.672442)
+        (xy 62.500638 113.713)
+        (xy 62.717891 113.713)
+        (xy 62.721362 113.713)
+        (xy 62.938329 113.672442)
+        (xy 63.144149 113.592707)
+        (xy 63.331812 113.47651)
+        (xy 63.49493 113.327809)
+        (xy 63.501508 113.319098)
+        (xy 65.9825 113.319098)
+        (xy 65.984592 113.326907)
+        (xy 65.992402 113.329)
+        (xy 66.536098 113.329)
+        (xy 66.543907 113.326907)
+        (xy 66.546 113.319098)
+        (xy 66.546 112.237584)
+        (xy 66.543448 112.229395)
+        (xy 66.534886 112.228877)
+        (xy 66.43076 112.254542)
+        (xy 66.422319 112.257743)
+        (xy 66.281897 112.331442)
+        (xy 66.274468 112.33657)
+        (xy 66.155762 112.441734)
+        (xy 66.149773 112.448494)
+        (xy 66.059687 112.579006)
+        (xy 66.055488 112.587007)
+        (xy 65.999253 112.735287)
+        (xy 65.997093 112.74405)
+        (xy 65.982773 112.861983)
+        (xy 65.9825 112.866509)
+        (xy 65.9825 113.319098)
+        (xy 63.501508 113.319098)
+        (xy 63.627946 113.151667)
+        (xy 63.726332 112.954082)
+        (xy 63.786736 112.741783)
+        (xy 63.807102 112.522)
+        (xy 63.786736 112.302217)
+        (xy 63.726332 112.089918)
+        (xy 63.646096 111.928782)
+        (xy 63.629495 111.895443)
+        (xy 63.629492 111.895439)
+        (xy 63.627946 111.892333)
+        (xy 63.49493 111.716191)
+        (xy 63.331812 111.56749)
+        (xy 63.328852 111.565657)
+        (xy 63.147105 111.453123)
+        (xy 63.147102 111.453121)
+        (xy 63.144149 111.451293)
+        (xy 63.140911 111.450038)
+        (xy 63.140906 111.450036)
+        (xy 63.112581 111.439063)
+        (xy 63.104034 111.435752)
+        (xy 63.06916 111.408129)
+        (xy 63.056 111.365631)
+        (xy 63.056 108.7622)
+        (xy 63.066075 108.7246)
+        (xy 63.0936 108.697075)
+        (xy 63.1312 108.687)
+        (xy 63.426116 108.687)
+        (xy 63.429812 108.687)
+        (xy 63.485525 108.675918)
+        (xy 63.548703 108.633703)
+        (xy 63.590918 108.570525)
+        (xy 63.602 108.514812)
+        (xy 63.602 108.4702)
+        (xy 63.612075 108.4326)
+        (xy 63.6396 108.405075)
+        (xy 63.6772 108.395)
+        (xy 66.745613 108.395)
+        (xy 66.779502 108.403069)
+        (xy 66.806117 108.425543)
+        (xy 66.833863 108.463137)
+        (xy 66.93931 108.540961)
+        (xy 67.063012 108.584246)
+        (xy 67.09238 108.587)
+        (xy 67.682866 108.587)
+        (xy 67.68462 108.587)
+        (xy 67.713988 108.584246)
+        (xy 67.83769 108.540961)
+        (xy 67.943137 108.463137)
+        (xy 68.020961 108.35769)
+        (xy 68.064246 108.233988)
+        (xy 68.067 108.20462)
+        (xy 68.067 107.873177)
+        (xy 68.069185 107.85518)
+        (xy 68.072431 107.842012)
+        (xy 68.0875 107.780874)
+        (xy 68.0875 107.611126)
+        (xy 68.069184 107.536817)
+        (xy 68.067 107.518823)
+        (xy 68.067 107.189134)
+        (xy 68.067 107.18738)
+        (xy 68.064246 107.158012)
+        (xy 68.020961 107.03431)
+        (xy 68.017617 107.029779)
+        (xy 68.017615 107.029775)
+        (xy 67.975194 106.972297)
+        (xy 67.9605 106.927642)
+        (xy 67.9605 106.573566)
+        (xy 70.7835 106.573566)
+        (xy 70.784221 106.580886)
+        (xy 70.793107 106.625563)
+        (xy 70.798668 106.638988)
+        (xy 70.832543 106.689686)
+        (xy 70.842813 106.699956)
+        (xy 70.893511 106.733831)
+        (xy 70.906936 106.739392)
+        (xy 70.951613 106.748278)
+        (xy 70.958934 106.749)
+        (xy 71.237098 106.749)
+        (xy 71.244907 106.746907)
+        (xy 71.247 106.739098)
+        (xy 71.247 106.245402)
+        (xy 71.244907 106.237592)
+        (xy 71.237098 106.2355)
+        (xy 70.793402 106.2355)
+        (xy 70.785592 106.237592)
+        (xy 70.7835 106.245402)
+        (xy 70.7835 106.573566)
+        (xy 67.9605 106.573566)
+        (xy 67.9605 106.22196)
+        (xy 67.966224 106.193182)
+        (xy 67.982526 106.168786)
+        (xy 67.984029 106.167283)
+        (xy 67.989746 106.161566)
+        (xy 68.049571 106.044153)
+        (xy 68.065 105.946737)
+        (xy 68.065 105.943746)
+        (xy 68.3335 105.943746)
+        (xy 68.333962 105.949618)
+        (xy 68.347984 106.038151)
+        (xy 68.351597 106.049271)
+        (xy 68.405976 106.155994)
+        (xy 68.412851 106.165456)
+        (xy 68.497543 106.250148)
+        (xy 68.507005 106.257023)
+        (xy 68.613728 106.311402)
+        (xy 68.624848 106.315015)
+        (xy 68.713381 106.329037)
+        (xy 68.719254 106.3295)
+        (xy 68.837098 106.3295)
+        (xy 68.844907 106.327407)
+        (xy 68.847 106.319598)
+        (xy 69.101 106.319598)
+        (xy 69.103092 106.327407)
+        (xy 69.110902 106.3295)
+        (xy 69.228746 106.3295)
+        (xy 69.234618 106.329037)
+        (xy 69.323151 106.315015)
+        (xy 69.334271 106.311402)
+        (xy 69.440994 106.257023)
+        (xy 69.450456 106.250148)
+        (xy 69.535148 106.165456)
+        (xy 69.542023 106.155994)
+        (xy 69.596402 106.049271)
+        (xy 69.600015 106.038151)
+        (xy 69.610556 105.971598)
+        (xy 70.7835 105.971598)
+        (xy 70.785592 105.979407)
+        (xy 70.793402 105.9815)
+        (xy 71.237098 105.9815)
+        (xy 71.244907 105.979407)
+        (xy 71.247 105.971598)
+        (xy 71.247 105.477902)
+        (xy 71.244907 105.470092)
+        (xy 71.237098 105.468)
+        (xy 70.958934 105.468)
+        (xy 70.951613 105.468721)
+        (xy 70.906936 105.477607)
+        (xy 70.893511 105.483168)
+        (xy 70.842813 105.517043)
+        (xy 70.832543 105.527313)
+        (xy 70.798668 105.578011)
+        (xy 70.793107 105.591436)
+        (xy 70.784221 105.636113)
+        (xy 70.7835 105.643434)
+        (xy 70.7835 105.971598)
+        (xy 69.610556 105.971598)
+        (xy 69.614037 105.949618)
+        (xy 69.6145 105.943746)
+        (xy 69.6145 105.800902)
+        (xy 69.612407 105.793092)
+        (xy 69.604598 105.791)
+        (xy 69.110902 105.791)
+        (xy 69.103092 105.793092)
+        (xy 69.101 105.800902)
+        (xy 69.101 106.319598)
+        (xy 68.847 106.319598)
+        (xy 68.847 105.800902)
+        (xy 68.844907 105.793092)
+        (xy 68.837098 105.791)
+        (xy 68.343402 105.791)
+        (xy 68.335592 105.793092)
+        (xy 68.3335 105.800902)
+        (xy 68.3335 105.943746)
+        (xy 68.065 105.943746)
+        (xy 68.064999 105.527098)
+        (xy 68.3335 105.527098)
+        (xy 68.335592 105.534907)
+        (xy 68.343402 105.537)
+        (xy 68.837098 105.537)
+        (xy 68.844907 105.534907)
+        (xy 68.847 105.527098)
+        (xy 69.101 105.527098)
+        (xy 69.103092 105.534907)
+        (xy 69.110902 105.537)
+        (xy 69.604598 105.537)
+        (xy 69.612407 105.534907)
+        (xy 69.6145 105.527098)
+        (xy 69.6145 105.384254)
+        (xy 69.614037 105.378381)
+        (xy 69.600015 105.289848)
+        (xy 69.596402 105.278728)
+        (xy 69.542023 105.172005)
+        (xy 69.535148 105.162543)
+        (xy 69.450456 105.077851)
+        (xy 69.440994 105.070976)
+        (xy 69.334271 105.016597)
+        (xy 69.323151 105.012984)
+        (xy 69.234618 104.998962)
+        (xy 69.228746 104.9985)
+        (xy 69.110902 104.9985)
+        (xy 69.103092 105.000592)
+        (xy 69.101 105.008402)
+        (xy 69.101 105.527098)
+        (xy 68.847 105.527098)
+        (xy 68.847 105.008402)
+        (xy 68.844907 105.000592)
+        (xy 68.837098 104.9985)
+        (xy 68.719254 104.9985)
+        (xy 68.713381 104.998962)
+        (xy 68.624848 105.012984)
+        (xy 68.613728 105.016597)
+        (xy 68.507005 105.070976)
+        (xy 68.497543 105.077851)
+        (xy 68.412851 105.162543)
+        (xy 68.405976 105.172005)
+        (xy 68.351597 105.278728)
+        (xy 68.347984 105.289848)
+        (xy 68.333962 105.378381)
+        (xy 68.3335 105.384254)
+        (xy 68.3335 105.527098)
+        (xy 68.064999 105.527098)
+        (xy 68.064999 105.381264)
+        (xy 68.049571 105.283847)
+        (xy 67.989746 105.166434)
+        (xy 67.896566 105.073254)
+        (xy 67.891289 105.070565)
+        (xy 67.784426 105.016115)
+        (xy 67.784422 105.016113)
+        (xy 67.779153 105.013429)
+        (xy 67.773311 105.012503)
+        (xy 67.773306 105.012502)
+        (xy 67.684655 104.998462)
+        (xy 67.684652 104.998461)
+        (xy 67.681737 104.998)
+        (xy 67.678783 104.998)
+        (xy 67.169218 104.998)
+        (xy 67.169205 104.998)
+        (xy 67.166264 104.998001)
+        (xy 67.16335 104.998462)
+        (xy 67.163343 104.998463)
+        (xy 67.074692 105.012503)
+        (xy 67.07469 105.012503)
+        (xy 67.068847 105.013429)
+        (xy 67.063577 105.016113)
+        (xy 67.063574 105.016115)
+        (xy 66.95671 105.070565)
+        (xy 66.956706 105.070567)
+        (xy 66.951434 105.073254)
+        (xy 66.947247 105.07744)
+        (xy 66.947244 105.077443)
+        (xy 66.862443 105.162244)
+        (xy 66.86244 105.162247)
+        (xy 66.858254 105.166434)
+        (xy 66.855567 105.171706)
+        (xy 66.855565 105.17171)
+        (xy 66.801115 105.278573)
+        (xy 66.801112 105.278579)
+        (xy 66.798429 105.283847)
+        (xy 66.797504 105.289686)
+        (xy 66.797502 105.289693)
+        (xy 66.792861 105.319)
+        (xy 66.783 105.381263)
+        (xy 66.783 105.384215)
+        (xy 66.783 105.384216)
+        (xy 66.783 105.943781)
+        (xy 66.783 105.943793)
+        (xy 66.783001 105.946736)
+        (xy 66.783462 105.94965)
+        (xy 66.783463 105.949656)
+        (xy 66.795443 106.025298)
+        (xy 66.798429 106.044153)
+        (xy 66.801114 106.049423)
+        (xy 66.801115 106.049425)
+        (xy 66.808304 106.063534)
+        (xy 66.8165 106.097674)
+        (xy 66.8165 106.9218)
+        (xy 66.806425 106.9594)
+        (xy 66.7789 106.986925)
+        (xy 66.7413 106.997)
+        (xy 63.6772 106.997)
+        (xy 63.6396 106.986925)
+        (xy 63.612075 106.9594)
+        (xy 63.602 106.9218)
+        (xy 63.602 106.880884)
+        (xy 63.602 106.877188)
+        (xy 63.590918 106.821475)
+        (xy 63.581464 106.807327)
+        (xy 63.552817 106.764454)
+        (xy 63.548703 106.758297)
+        (xy 63.542545 106.754182)
+        (xy 63.491683 106.720196)
+        (xy 63.49168 106.720194)
+        (xy 63.485525 106.716082)
+        (xy 63.478261 106.714637)
+        (xy 63.459602 106.710925)
+        (xy 63.429812 106.705)
+        (xy 61.792188 106.705)
+        (xy 61.788563 106.70572)
+        (xy 61.788563 106.705721)
+        (xy 61.743738 106.714637)
+        (xy 61.743736 106.714637)
+        (xy 61.736475 106.716082)
+        (xy 61.730321 106.720193)
+        (xy 61.730316 106.720196)
+        (xy 61.679454 106.754182)
+        (xy 61.679451 106.754184)
+        (xy 61.673297 106.758297)
+        (xy 61.669184 106.764451)
+        (xy 61.669182 106.764454)
+        (xy 61.635196 106.815316)
+        (xy 61.635193 106.815321)
+        (xy 61.631082 106.821475)
+        (xy 61.629637 106.828736)
+        (xy 61.629637 106.828738)
+        (xy 61.628465 106.834632)
+        (xy 61.62 106.877188)
+        (xy 61.62 106.880884)
+        (xy 61.62 107.0488)
+        (xy 61.609925 107.0864)
+        (xy 61.5824 107.113925)
+        (xy 61.5448 107.124)
+        (xy 60.621424 107.124)
+        (xy 60.611608 107.123357)
+        (xy 60.583884 107.119707)
+        (xy 60.579 107.119064)
+        (xy 60.574116 107.119707)
+        (xy 60.434558 107.13808)
+        (xy 60.434554 107.138081)
+        (xy 60.429678 107.138723)
+        (xy 60.42513 107.140606)
+        (xy 60.425129 107.140607)
+        (xy 60.29508 107.194474)
+        (xy 60.295072 107.194478)
+        (xy 60.290532 107.196359)
+        (xy 60.286627 107.199354)
+        (xy 60.286624 107.199357)
+        (xy 60.211169 107.257257)
+        (xy 60.174951 107.285047)
+        (xy 60.174947 107.28505)
+        (xy 60.171045 107.288045)
+        (xy 60.168049 107.291948)
+        (xy 60.168045 107.291953)
+        (xy 60.151022 107.314137)
+        (xy 60.144538 107.32153)
+        (xy 59.31553 108.150538)
+        (xy 59.308137 108.157022)
+        (xy 59.285953 108.174045)
+        (xy 59.285948 108.174049)
+        (xy 59.282045 108.177045)
+        (xy 59.279049 108.180948)
+        (xy 59.279046 108.180952)
+        (xy 59.259025 108.207044)
+        (xy 59.259024 108.207046)
+        (xy 59.22355 108.253277)
+        (xy 59.193357 108.292624)
+        (xy 59.193354 108.292627)
+        (xy 59.190359 108.296532)
+        (xy 59.188478 108.301072)
+        (xy 59.188474 108.30108)
+        (xy 59.151884 108.389418)
+        (xy 59.132723 108.435678)
+        (xy 59.132081 108.440554)
+        (xy 59.13208 108.440558)
+        (xy 59.121827 108.518436)
+        (xy 59.118 108.547508)
+        (xy 59.118 108.547514)
+        (xy 59.113065 108.585)
+        (xy 59.113708 108.589884)
+        (xy 59.117357 108.617602)
+        (xy 59.118 108.627417)
+        (xy 59.118 109.459922)
+        (xy 59.112276 109.4887)
+        (xy 59.095974 109.513096)
+        (xy 58.586096 110.022974)
+        (xy 58.5617 110.039276)
+        (xy 58.532922 110.045)
+        (xy 57.314492 110.045)
+        (xy 56.171492 110.045)
+        (xy 55.541424 110.045)
+        (xy 55.531608 110.044357)
+        (xy 55.503884 110.040707)
+        (xy 55.499 110.040064)
+        (xy 55.494116 110.040707)
+        (xy 55.367649 110.057357)
+        (xy 55.357833 110.058)
+        (xy 54.478346 110.058)
+        (xy 54.444206 110.049804)
+        (xy 54.360426 110.007115)
+        (xy 54.360422 110.007113)
+        (xy 54.355153 110.004429)
+        (xy 54.349311 110.003503)
+        (xy 54.349306 110.003502)
+        (xy 54.260655 109.989462)
+        (xy 54.260652 109.989461)
+        (xy 54.257737 109.989)
+        (xy 54.254783 109.989)
+        (xy 53.695218 109.989)
+        (xy 53.695205 109.989)
+        (xy 53.692264 109.989001)
+        (xy 53.68935 109.989462)
+        (xy 53.689343 109.989463)
+        (xy 53.600692 110.003503)
+        (xy 53.60069 110.003503)
+        (xy 53.594847 110.004429)
+        (xy 53.589577 110.007113)
+        (xy 53.589574 110.007115)
+        (xy 53.48271 110.061565)
+        (xy 53.482706 110.061567)
+        (xy 53.477434 110.064254)
+        (xy 53.473247 110.06844)
+        (xy 53.473244 110.068443)
+        (xy 53.38844 110.153247)
+        (xy 53.388437 110.15325)
+        (xy 53.386486 110.155201)
+        (xy 53.38648 110.155207)
+        (xy 53.384254 110.157434)
+        (xy 53.384078 110.157258)
+        (xy 53.361195 110.176804)
+        (xy 53.327055 110.185)
+        (xy 52.971945 110.185)
+        (xy 52.937805 110.176804)
+        (xy 52.914921 110.157258)
+        (xy 52.914746 110.157434)
+        (xy 52.821566 110.064254)
+        (xy 52.793772 110.050092)
+        (xy 52.709426 110.007115)
+        (xy 52.709422 110.007113)
+        (xy 52.704153 110.004429)
+        (xy 52.698311 110.003503)
+        (xy 52.698306 110.003502)
+        (xy 52.609655 109.989462)
+        (xy 52.609652 109.989461)
+        (xy 52.606737 109.989)
+        (xy 52.603783 109.989)
+        (xy 52.044218 109.989)
+        (xy 52.044205 109.989)
+        (xy 52.041264 109.989001)
+        (xy 52.03835 109.989462)
+        (xy 52.038343 109.989463)
+        (xy 51.949692 110.003503)
+        (xy 51.94969 110.003503)
+        (xy 51.943847 110.004429)
+        (xy 51.938577 110.007113)
+        (xy 51.938574 110.007115)
+        (xy 51.83171 110.061565)
+        (xy 51.831706 110.061567)
+        (xy 51.826434 110.064254)
+        (xy 51.822247 110.06844)
+        (xy 51.822244 110.068443)
+        (xy 51.73744 110.153247)
+        (xy 51.737437 110.15325)
+        (xy 51.735486 110.155201)
+        (xy 51.73548 110.155207)
+        (xy 51.733254 110.157434)
+        (xy 51.733078 110.157258)
+        (xy 51.710195 110.176804)
+        (xy 51.676055 110.185)
+        (xy 51.451198 110.185)
+        (xy 51.442779 110.184527)
+        (xy 51.41077 110.18092)
+        (xy 51.410765 110.18092)
+        (xy 51.405173 110.18029)
+        (xy 51.399639 110.181336)
+        (xy 51.399636 110.181337)
+        (xy 51.348867 110.190942)
+        (xy 51.346098 110.191413)
+        (xy 51.294918 110.199128)
+        (xy 51.294916 110.199128)
+        (xy 51.289353 110.199967)
+        (xy 51.284282 110.202408)
+        (xy 51.281984 110.203117)
+        (xy 51.281566 110.20322)
+        (xy 51.281143 110.203396)
+        (xy 51.278897 110.204181)
+        (xy 51.273366 110.205229)
+        (xy 51.26839 110.207858)
+        (xy 51.268386 110.20786)
+        (xy 51.251288 110.216896)
+        (xy 51.211582 110.225469)
+        (xy 51.17321 110.21214)
+        (xy 51.147369 110.180799)
+        (xy 51.141598 110.14059)
+        (xy 51.145178 110.113395)
+        (xy 51.1455 110.110952)
+        (xy 51.1455 109.731048)
+        (xy 51.138961 109.681381)
+        (xy 51.08814 109.572393)
+        (xy 51.003107 109.48736)
+        (xy 50.977731 109.475527)
+        (xy 50.899332 109.438969)
+        (xy 50.899327 109.438967)
+        (xy 50.894119 109.436539)
+        (xy 50.888417 109.435788)
+        (xy 50.888416 109.435788)
+        (xy 50.846885 109.43032)
+        (xy 50.84688 109.430319)
+        (xy 50.844452 109.43)
+        (xy 49.739548 109.43)
+        (xy 49.73712 109.430319)
+        (xy 49.737114 109.43032)
+        (xy 49.695583 109.435788)
+        (xy 49.695581 109.435788)
+        (xy 49.689881 109.436539)
+        (xy 49.684668 109.438969)
+        (xy 49.684667 109.43897)
+        (xy 49.620363 109.468955)
+        (xy 49.588583 109.476)
+        (xy 49.366207 109.476)
+        (xy 49.357788 109.475527)
+        (xy 49.32577 109.471919)
+        (xy 49.325765 109.471919)
+        (xy 49.320173 109.471289)
+        (xy 49.314639 109.472335)
+        (xy 49.314636 109.472336)
+        (xy 49.263837 109.481947)
+        (xy 49.261067 109.482418)
+        (xy 49.209924 109.490127)
+        (xy 49.209922 109.490127)
+        (xy 49.204353 109.490967)
+        (xy 49.199279 109.493409)
+        (xy 49.196993 109.494115)
+        (xy 49.196563 109.494221)
+        (xy 49.196138 109.494398)
+        (xy 49.193901 109.49518)
+        (xy 49.188366 109.496228)
+        (xy 49.183391 109.498857)
+        (xy 49.183383 109.49886)
+        (xy 49.137653 109.523028)
+        (xy 49.135147 109.524293)
+        (xy 49.088565 109.546727)
+        (xy 49.088562 109.546728)
+        (xy 49.083491 109.549171)
+        (xy 49.079363 109.552999)
+        (xy 49.077392 109.554344)
+        (xy 49.077007 109.554575)
+        (xy 49.07667 109.554855)
+        (xy 49.074738 109.55628)
+        (xy 49.069765 109.55891)
+        (xy 49.065785 109.562889)
+        (xy 49.065782 109.562892)
+        (xy 49.029213 109.59946)
+        (xy 49.027191 109.601408)
+        (xy 48.989281 109.636584)
+        (xy 48.989276 109.636589)
+        (xy 48.985156 109.640413)
+        (xy 48.982343 109.645283)
+        (xy 48.980856 109.647149)
+        (xy 48.975239 109.653434)
+        (xy 48.733371 109.895302)
+        (xy 48.69487 109.915882)
+        (xy 48.651421 109.911603)
+        (xy 48.617673 109.883906)
+        (xy 48.604999 109.842127)
+        (xy 48.604999 109.733559)
+        (xy 48.604678 109.728663)
+        (xy 48.599223 109.68722)
+        (xy 48.596038 109.676294)
+        (xy 48.550506 109.57865)
+        (xy 48.543068 109.568028)
+        (xy 48.467471 109.492431)
+        (xy 48.456849 109.484993)
+        (xy 48.359201 109.439459)
+        (xy 48.348284 109.436277)
+        (xy 48.306836 109.43082)
+        (xy 48.301943 109.4305)
+        (xy 47.888902 109.4305)
+        (xy 47.881092 109.432592)
+        (xy 47.879 109.440402)
+        (xy 47.879 109.9728)
+        (xy 47.868925 110.0104)
+        (xy 47.8414 110.037925)
+        (xy 47.8038 110.048)
+        (xy 46.908903 110.048)
+        (xy 46.901093 110.050092)
+        (xy 46.899001 110.057902)
+        (xy 46.899001 110.108441)
+        (xy 46.899321 110.113336)
+        (xy 46.904776 110.154779)
+        (xy 46.907961 110.165705)
+        (xy 46.953493 110.263349)
+        (xy 46.960931 110.273971)
+        (xy 47.029432 110.342472)
+        (xy 47.048896 110.376183)
+        (xy 47.048896 110.415109)
+        (xy 47.029433 110.448819)
+        (xy 46.95586 110.522393)
+        (xy 46.955339 110.523509)
+        (xy 46.931399 110.544504)
+        (xy 46.896677 110.553)
+        (xy 46.62617 110.553)
+        (xy 46.619616 110.552714)
+        (xy 46.58741 110.549896)
+        (xy 46.587408 110.549896)
+        (xy 46.580857 110.549323)
+        (xy 46.574507 110.551024)
+        (xy 46.5745 110.551025)
+        (xy 46.543271 110.559393)
+        (xy 46.53687 110.560812)
+        (xy 46.505038 110.566425)
+        (xy 46.505034 110.566426)
+        (xy 46.49856 110.567568)
+        (xy 46.492864 110.570856)
+        (xy 46.48668 110.573107)
+        (xy 46.486677 110.5731)
+        (xy 46.484846 110.573858)
+        (xy 46.48485 110.573865)
+        (xy 46.478882 110.576647)
+        (xy 46.472534 110.578349)
+        (xy 46.467152 110.582116)
+        (xy 46.467148 110.582119)
+        (xy 46.44067 110.600659)
+        (xy 46.435141 110.604181)
+        (xy 46.407136 110.62035)
+        (xy 46.40713 110.620354)
+        (xy 46.40144 110.62364)
+        (xy 46.397213 110.628676)
+        (xy 46.397212 110.628678)
+        (xy 46.376416 110.65346)
+        (xy 46.371985 110.658294)
+        (xy 45.888288 111.14199)
+        (xy 45.883454 111.146421)
+        (xy 45.858678 111.167211)
+        (xy 45.858673 111.167215)
+        (xy 45.85364 111.17144)
+        (xy 45.850355 111.177129)
+        (xy 45.850352 111.177133)
+        (xy 45.834189 111.205128)
+        (xy 45.830667 111.210655)
+        (xy 45.812122 111.237142)
+        (xy 45.812119 111.237147)
+        (xy 45.808348 111.242534)
+        (xy 45.806644 111.248888)
+        (xy 45.803867 111.254846)
+        (xy 45.80386 111.254842)
+        (xy 45.803099 111.256678)
+        (xy 45.803106 111.256681)
+        (xy 45.800854 111.262866)
+        (xy 45.797568 111.26856)
+        (xy 45.796426 111.275032)
+        (xy 45.796425 111.275037)
+        (xy 45.790813 111.306865)
+        (xy 45.789394 111.313266)
+        (xy 45.781025 111.344499)
+        (xy 45.781024 111.344507)
+        (xy 45.779323 111.350857)
+        (xy 45.779896 111.357408)
+        (xy 45.779896 111.35741)
+        (xy 45.782714 111.389616)
+        (xy 45.783 111.39617)
+        (xy 45.783 114.79083)
+        (xy 45.782714 114.797384)
+        (xy 45.779897 114.829587)
+        (xy 45.779323 114.836143)
+        (xy 44.594182 114.836143)
+        (xy 44.594182 112.754479)
+        (xy 44.594182 109.784098)
+        (xy 46.899 109.784098)
+        (xy 46.901092 109.791907)
+        (xy 46.908902 109.794)
+        (xy 47.615098 109.794)
+        (xy 47.622907 109.791907)
+        (xy 47.625 109.784098)
+        (xy 47.625 109.440403)
+        (xy 47.622907 109.432593)
+        (xy 47.615098 109.430501)
+        (xy 47.202059 109.430501)
+        (xy 47.197163 109.430821)
+        (xy 47.15572 109.436276)
+        (xy 47.144794 109.439461)
+        (xy 47.04715 109.484993)
+        (xy 47.036528 109.492431)
+        (xy 46.960931 109.568028)
+        (xy 46.953493 109.57865)
+        (xy 46.907959 109.676298)
+        (xy 46.904777 109.687215)
+        (xy 46.89932 109.728663)
+        (xy 46.899 109.733557)
+        (xy 46.899 109.784098)
+        (xy 44.594182 109.784098)
+        (xy 44.594182 109.753298)
+        (xy 44.594182 109.731224)
+        (xy 44.588281 109.718971)
+        (xy 44.582719 109.703076)
+        (xy 44.579693 109.689816)
+        (xy 44.571209 109.679177)
+        (xy 44.562252 109.664921)
+        (xy 44.560028 109.660304)
+        (xy 44.556352 109.65267)
+        (xy 44.549729 109.647389)
+        (xy 44.549728 109.647387)
+        (xy 44.545719 109.644191)
+        (xy 44.533808 109.63228)
+        (xy 44.530612 109.628272)
+        (xy 44.525331 109.621649)
+        (xy 44.517696 109.617972)
+        (xy 44.517694 109.61797)
+        (xy 44.513071 109.615743)
+        (xy 44.498822 109.60679)
+        (xy 44.494807 109.603589)
+        (xy 44.494808 109.603589)
+        (xy 44.488185 109.598308)
+        (xy 44.479928 109.596423)
+        (xy 44.479925 109.596422)
+        (xy 44.474917 109.595279)
+        (xy 44.45903 109.58972)
+        (xy 44.446777 109.583819)
+        (xy 44.424703 109.583819)
+        (xy 41.423521 109.583819)
+        (xy 38.444414 109.583819)
+        (xy 38.357224 109.583819)
+        (xy 38.349591 109.587494)
+        (xy 38.349585 109.587496)
+        (xy 38.344968 109.58972)
+        (xy 38.329079 109.59528)
+        (xy 38.324078 109.596421)
+        (xy 38.324073 109.596423)
+        (xy 38.315816 109.598308)
+        (xy 38.309193 109.603588)
+        (xy 38.309189 109.603591)
+        (xy 38.305175 109.606792)
+        (xy 38.290927 109.615745)
+        (xy 38.286302 109.617972)
+        (xy 38.286298 109.617974)
+        (xy 38.27867 109.621649)
+        (xy 38.273391 109.628268)
+        (xy 38.273389 109.62827)
+        (xy 38.270188 109.632285)
+        (xy 38.258285 109.644188)
+        (xy 38.25427 109.647389)
+        (xy 38.254268 109.647391)
+        (xy 38.247649 109.65267)
+        (xy 38.243974 109.660298)
+        (xy 38.243972 109.660302)
+        (xy 38.241745 109.664927)
+        (xy 38.232792 109.679175)
+        (xy 38.229591 109.683189)
+        (xy 38.229588 109.683193)
+        (xy 38.224308 109.689816)
+        (xy 38.222423 109.698073)
+        (xy 38.222421 109.698078)
+        (xy 38.22128 109.703079)
+        (xy 38.21572 109.718968)
+        (xy 38.213496 109.723585)
+        (xy 38.213494 109.723591)
+        (xy 38.209819 109.731224)
+        (xy 38.209819 109.753298)
+        (xy 38.209819 110.121377)
+        (xy 38.209819 110.143451)
+        (xy 38.209819 112.754479)
+        (xy 38.209819 115.733587)
+        (xy 38.209819 115.820777)
+        (xy 32 115.820777)
+        (xy 32 114.007405)
+        (xy 32 114)
+        (xy 30 112)
+        (xy 25.0752 112)
+        (xy 25.0376 111.989925)
+        (xy 25.010075 111.9624)
+        (xy 25 111.9248)
+        (xy 25 109.334746)
+        (xy 51.6585 109.334746)
+        (xy 51.658962 109.340618)
+        (xy 51.672984 109.429151)
+        (xy 51.676597 109.440271)
+        (xy 51.730976 109.546994)
+        (xy 51.737851 109.556456)
+        (xy 51.822543 109.641148)
+        (xy 51.832005 109.648023)
+        (xy 51.938728 109.702402)
+        (xy 51.949848 109.706015)
+        (xy 52.038381 109.720037)
+        (xy 52.044254 109.7205)
+        (xy 52.187098 109.7205)
+        (xy 52.194907 109.718407)
+        (xy 52.197 109.710598)
+        (xy 52.451 109.710598)
+        (xy 52.453092 109.718407)
+        (xy 52.460902 109.7205)
+        (xy 52.603746 109.7205)
+        (xy 52.609618 109.720037)
+        (xy 52.698151 109.706015)
+        (xy 52.709271 109.702402)
+        (xy 52.815994 109.648023)
+        (xy 52.825456 109.641148)
+        (xy 52.910148 109.556456)
+        (xy 52.917023 109.546994)
+        (xy 52.971402 109.440271)
+        (xy 52.975015 109.429151)
+        (xy 52.989037 109.340618)
+        (xy 52.9895 109.334746)
+        (xy 53.3095 109.334746)
+        (xy 53.309962 109.340618)
+        (xy 53.323984 109.429151)
+        (xy 53.327597 109.440271)
+        (xy 53.381976 109.546994)
+        (xy 53.388851 109.556456)
+        (xy 53.473543 109.641148)
+        (xy 53.483005 109.648023)
+        (xy 53.589728 109.702402)
+        (xy 53.600848 109.706015)
+        (xy 53.689381 109.720037)
+        (xy 53.695254 109.7205)
+        (xy 53.838098 109.7205)
+        (xy 53.845907 109.718407)
+        (xy 53.848 109.710598)
+        (xy 54.102 109.710598)
+        (xy 54.104092 109.718407)
+        (xy 54.111902 109.7205)
+        (xy 54.254746 109.7205)
+        (xy 54.260618 109.720037)
+        (xy 54.349151 109.706015)
+        (xy 54.360271 109.702402)
+        (xy 54.466994 109.648023)
+        (xy 54.476456 109.641148)
+        (xy 54.561148 109.556456)
+        (xy 54.568023 109.546994)
+        (xy 54.622402 109.440271)
+        (xy 54.626015 109.429151)
+        (xy 54.640037 109.340618)
+        (xy 54.6405 109.334746)
+        (xy 54.6405 109.216902)
+        (xy 54.638407 109.209092)
+        (xy 54.630598 109.207)
+        (xy 54.111902 109.207)
+        (xy 54.104092 109.209092)
+        (xy 54.102 109.216902)
+        (xy 54.102 109.710598)
+        (xy 53.848 109.710598)
+        (xy 53.848 109.216902)
+        (xy 53.845907 109.209092)
+        (xy 53.838098 109.207)
+        (xy 53.319402 109.207)
+        (xy 53.311592 109.209092)
+        (xy 53.3095 109.216902)
+        (xy 53.3095 109.334746)
+        (xy 52.9895 109.334746)
+        (xy 52.9895 109.216902)
+        (xy 52.987407 109.209092)
+        (xy 52.979598 109.207)
+        (xy 52.460902 109.207)
+        (xy 52.453092 109.209092)
+        (xy 52.451 109.216902)
+        (xy 52.451 109.710598)
+        (xy 52.197 109.710598)
+        (xy 52.197 109.216902)
+        (xy 52.194907 109.209092)
+        (xy 52.187098 109.207)
+        (xy 51.668402 109.207)
+        (xy 51.660592 109.209092)
+        (xy 51.6585 109.216902)
+        (xy 51.6585 109.334746)
+        (xy 25 109.334746)
+        (xy 25 108.943098)
+        (xy 51.6585 108.943098)
+        (xy 51.660592 108.950907)
+        (xy 51.668402 108.953)
+        (xy 52.187098 108.953)
+        (xy 52.194907 108.950907)
+        (xy 52.197 108.943098)
+        (xy 52.451 108.943098)
+        (xy 52.453092 108.950907)
+        (xy 52.460902 108.953)
+        (xy 52.979598 108.953)
+        (xy 52.987407 108.950907)
+        (xy 52.9895 108.943098)
+        (xy 53.3095 108.943098)
+        (xy 53.311592 108.950907)
+        (xy 53.319402 108.953)
+        (xy 53.838098 108.953)
+        (xy 53.845907 108.950907)
+        (xy 53.848 108.943098)
+        (xy 54.102 108.943098)
+        (xy 54.104092 108.950907)
+        (xy 54.111902 108.953)
+        (xy 54.630598 108.953)
+        (xy 54.638407 108.950907)
+        (xy 54.6405 108.943098)
+        (xy 54.6405 108.825254)
+        (xy 54.640037 108.819381)
+        (xy 54.626015 108.730848)
+        (xy 54.622402 108.719728)
+        (xy 54.568023 108.613005)
+        (xy 54.561148 108.603543)
+        (xy 54.476456 108.518851)
+        (xy 54.466994 108.511976)
+        (xy 54.360271 108.457597)
+        (xy 54.349151 108.453984)
+        (xy 54.260618 108.439962)
+        (xy 54.254746 108.4395)
+        (xy 54.111902 108.4395)
+        (xy 54.104092 108.441592)
+        (xy 54.102 108.449402)
+        (xy 54.102 108.943098)
+        (xy 53.848 108.943098)
+        (xy 53.848 108.449402)
+        (xy 53.845907 108.441592)
+        (xy 53.838098 108.4395)
+        (xy 53.695254 108.4395)
+        (xy 53.689381 108.439962)
+        (xy 53.600848 108.453984)
+        (xy 53.589728 108.457597)
+        (xy 53.483005 108.511976)
+        (xy 53.473543 108.518851)
+        (xy 53.388851 108.603543)
+        (xy 53.381976 108.613005)
+        (xy 53.327597 108.719728)
+        (xy 53.323984 108.730848)
+        (xy 53.309962 108.819381)
+        (xy 53.3095 108.825254)
+        (xy 53.3095 108.943098)
+        (xy 52.9895 108.943098)
+        (xy 52.9895 108.825254)
+        (xy 52.989037 108.819381)
+        (xy 52.975015 108.730848)
+        (xy 52.971402 108.719728)
+        (xy 52.917023 108.613005)
+        (xy 52.910148 108.603543)
+        (xy 52.825456 108.518851)
+        (xy 52.815994 108.511976)
+        (xy 52.709271 108.457597)
+        (xy 52.698151 108.453984)
+        (xy 52.609618 108.439962)
+        (xy 52.603746 108.4395)
+        (xy 52.460902 108.4395)
+        (xy 52.453092 108.441592)
+        (xy 52.451 108.449402)
+        (xy 52.451 108.943098)
+        (xy 52.197 108.943098)
+        (xy 52.197 108.449402)
+        (xy 52.194907 108.441592)
+        (xy 52.187098 108.4395)
+        (xy 52.044254 108.4395)
+        (xy 52.038381 108.439962)
+        (xy 51.949848 108.453984)
+        (xy 51.938728 108.457597)
+        (xy 51.832005 108.511976)
+        (xy 51.822543 108.518851)
+        (xy 51.737851 108.603543)
+        (xy 51.730976 108.613005)
+        (xy 51.676597 108.719728)
+        (xy 51.672984 108.730848)
+        (xy 51.658962 108.819381)
+        (xy 51.6585 108.825254)
+        (xy 51.6585 108.943098)
+        (xy 25 108.943098)
+        (xy 25 106.630095)
+        (xy 29.575241 106.630095)
+        (xy 29.579977 106.636939)
+        (xy 29.628778 106.676988)
+        (xy 29.634886 106.68107)
+        (xy 29.809134 106.774207)
+        (xy 29.815926 106.77702)
+        (xy 30.004991 106.834372)
+        (xy 30.012201 106.835807)
+        (xy 30.208825 106.855173)
+        (xy 30.216175 106.855173)
+        (xy 30.412798 106.835807)
+        (xy 30.420008 106.834372)
+        (xy 30.609073 106.77702)
+        (xy 30.615865 106.774207)
+        (xy 30.790113 106.68107)
+        (xy 30.796221 106.676988)
+        (xy 30.84502 106.636939)
+        (xy 30.849757 106.630096)
+        (xy 30.845711 106.622816)
+        (xy 30.686013 106.463118)
+        (xy 31.7115 106.463118)
+        (xy 31.711662 106.464853)
+        (xy 31.711663 106.464859)
+        (xy 31.713795 106.4876)
+        (xy 31.714294 106.492913)
+        (xy 31.715802 106.497223)
+        (xy 31.715803 106.497227)
+        (xy 31.75634 106.613076)
+        (xy 31.756341 106.613078)
+        (xy 31.758201 106.618393)
+        (xy 31.761543 106.622921)
+        (xy 31.761544 106.622923)
+        (xy 31.829233 106.714637)
+        (xy 31.837144 106.725356)
+        (xy 31.944107 106.804299)
+        (xy 32.069587 106.848206)
+        (xy 32.099382 106.851)
+        (xy 33.403864 106.851)
+        (xy 33.405618 106.851)
+        (xy 33.435413 106.848206)
+        (xy 33.560893 106.804299)
+        (xy 33.667856 106.725356)
+        (xy 33.746799 106.618393)
+        (xy 33.790706 106.492913)
+        (xy 33.7935 106.463118)
+        (xy 33.7935 105.537)
+        (xy 38.869102 105.537)
+        (xy 38.869867 105.542321)
+        (xy 38.888626 105.672797)
+        (xy 38.888627 105.672802)
+        (xy 38.889392 105.678119)
+        (xy 38.891624 105.683008)
+        (xy 38.891626 105.683012)
+        (xy 38.946382 105.802911)
+        (xy 38.946383 105.802913)
+        (xy 38.948618 105.807806)
+        (xy 38.952138 105.811869)
+        (xy 38.95214 105.811871)
+        (xy 38.974755 105.83797)
+        (xy 39.041982 105.915553)
+        (xy 39.046504 105.918459)
+        (xy 39.046505 105.91846)
+        (xy 39.157397 105.989727)
+        (xy 39.161919 105.992633)
+        (xy 39.298715 106.0328)
+        (xy 39.435904 106.0328)
+        (xy 39.441285 106.0328)
+        (xy 39.578081 105.992633)
+        (xy 39.582606 105.989724)
+        (xy 39.58464 105.988796)
+        (xy 39.61588 105.982)
+        (xy 46.99812 105.982)
+        (xy 47.02936 105.988796)
+        (xy 47.031394 105.989724)
+        (xy 47.035919 105.992633)
+        (xy 47.172715 106.0328)
+        (xy 47.309904 106.0328)
+        (xy 47.315285 106.0328)
+        (xy 47.452081 105.992633)
+        (xy 47.470854 105.980568)
+        (xy 62.009268 105.980568)
+        (xy 62.014005 105.987412)
+        (xy 62.055187 106.02121)
+        (xy 62.061307 106.025299)
+        (xy 62.226855 106.113787)
+        (xy 62.233656 106.116604)
+        (xy 62.413293 106.171096)
+        (xy 62.420503 106.17253)
+        (xy 62.607324 106.190931)
+        (xy 62.614676 106.190931)
+        (xy 62.801496 106.17253)
+        (xy 62.808706 106.171096)
+        (xy 62.988343 106.116604)
+        (xy 62.995144 106.113787)
+        (xy 63.160694 106.025298)
+        (xy 63.166811 106.021211)
+        (xy 63.207994 105.987412)
+        (xy 63.21273 105.980568)
+        (xy 63.208685 105.97329)
+        (xy 62.618 105.382605)
+        (xy 62.611 105.378563)
+        (xy 62.603999 105.382605)
+        (xy 62.013313 105.97329)
+        (xy 62.009268 105.980568)
+        (xy 47.470854 105.980568)
+        (xy 47.572018 105.915553)
+        (xy 47.665382 105.807806)
+        (xy 47.724608 105.678119)
+        (xy 47.744898 105.537)
+        (xy 47.724608 105.395881)
+        (xy 47.665382 105.266194)
+        (xy 47.572018 105.158447)
+        (xy 47.567496 105.155541)
+        (xy 47.567494 105.155539)
+        (xy 47.553915 105.146812)
+        (xy 48.077 105.146812)
+        (xy 48.08007 105.162244)
+        (xy 48.085391 105.188999)
+        (xy 48.088082 105.202525)
+        (xy 48.092194 105.20868)
+        (xy 48.092196 105.208683)
+        (xy 48.123276 105.255196)
+        (xy 48.130297 105.265703)
+        (xy 48.136454 105.269817)
+        (xy 48.187316 105.303803)
+        (xy 48.187317 105.303803)
+        (xy 48.193475 105.307918)
+        (xy 48.249188 105.319)
+        (xy 49.283116 105.319)
+        (xy 49.286812 105.319)
+        (xy 49.342525 105.307918)
+        (xy 49.405703 105.265703)
+        (xy 49.447918 105.202525)
+        (xy 49.448485 105.199676)
+        (xy 61.616069 105.199676)
+        (xy 61.634469 105.386496)
+        (xy 61.635903 105.393706)
+        (xy 61.690395 105.573343)
+        (xy 61.693212 105.580144)
+        (xy 61.7817 105.745692)
+        (xy 61.785789 105.751812)
+        (xy 61.819586 105.792993)
+        (xy 61.826429 105.79773)
+        (xy 61.833709 105.793684)
+        (xy 62.424394 105.203)
+        (xy 62.428436 105.196)
+        (xy 62.793563 105.196)
+        (xy 62.797605 105.203)
+        (xy 63.38829 105.793685)
+        (xy 63.395568 105.79773)
+        (xy 63.402412 105.792994)
+        (xy 63.436211 105.751811)
+        (xy 63.440298 105.745694)
+        (xy 63.528787 105.580144)
+        (xy 63.531604 105.573343)
+        (xy 63.586096 105.393706)
+        (xy 63.58753 105.386496)
+        (xy 63.605931 105.199676)
+        (xy 63.605931 105.192324)
+        (xy 63.58753 105.005503)
+        (xy 63.586096 104.998293)
+        (xy 63.531604 104.818656)
+        (xy 63.528787 104.811855)
+        (xy 63.440299 104.646307)
+        (xy 63.43621 104.640187)
+        (xy 63.402412 104.599005)
+        (xy 63.395568 104.594268)
+        (xy 63.38829 104.598313)
+        (xy 62.797605 105.188999)
+        (xy 62.793563 105.196)
+        (xy 62.428436 105.196)
+        (xy 62.424394 105.188999)
+        (xy 61.833709 104.598314)
+        (xy 61.82643 104.594268)
+        (xy 61.819587 104.599004)
+        (xy 61.785789 104.640187)
+        (xy 61.7817 104.646307)
+        (xy 61.693212 104.811855)
+        (xy 61.690395 104.818656)
+        (xy 61.635903 104.998293)
+        (xy 61.634469 105.005503)
+        (xy 61.616069 105.192324)
+        (xy 61.616069 105.199676)
+        (xy 49.448485 105.199676)
+        (xy 49.459 105.146812)
+        (xy 49.459 104.597473)
+        (xy 49.464724 104.568695)
+        (xy 49.481026 104.544299)
+        (xy 49.613895 104.41143)
+        (xy 62.009268 104.41143)
+        (xy 62.013314 104.418709)
+        (xy 62.603999 105.009394)
+        (xy 62.611 105.013436)
+        (xy 62.618 105.009394)
+        (xy 63.208684 104.418709)
+        (xy 63.21273 104.411429)
+        (xy 63.207993 104.404586)
+        (xy 63.166812 104.370789)
+        (xy 63.160692 104.3667)
+        (xy 62.995144 104.278212)
+        (xy 62.988343 104.275395)
+        (xy 62.808706 104.220903)
+        (xy 62.801496 104.219469)
+        (xy 62.614676 104.201069)
+        (xy 62.607324 104.201069)
+        (xy 62.420503 104.219469)
+        (xy 62.413293 104.220903)
+        (xy 62.233656 104.275395)
+        (xy 62.226855 104.278212)
+        (xy 62.061307 104.3667)
+        (xy 62.055187 104.370789)
+        (xy 62.014004 104.404587)
+        (xy 62.009268 104.41143)
+        (xy 49.613895 104.41143)
+        (xy 49.8633 104.162026)
+        (xy 49.887696 104.145724)
+        (xy 49.916474 104.14)
+        (xy 50.058894 104.14)
+        (xy 50.087672 104.145724)
+        (xy 50.112068 104.162026)
+        (xy 50.165311 104.215269)
+        (xy 50.206806 104.236412)
+        (xy 50.269448 104.26833)
+        (xy 50.275668 104.271499)
+        (xy 50.281513 104.272424)
+        (xy 50.281514 104.272425)
+        (xy 50.29273 104.274201)
+        (xy 50.367226 104.286)
+        (xy 50.97582 104.286)
+        (xy 50.978774 104.286)
+        (xy 51.070332 104.271499)
+        (xy 51.180689 104.215269)
+        (xy 51.268269 104.127689)
+        (xy 51.324499 104.017332)
+        (xy 51.339 103.925774)
+        (xy 51.339 103.899746)
+        (xy 51.6585 103.899746)
+        (xy 51.658962 103.905618)
+        (xy 51.672984 103.994151)
+        (xy 51.676597 104.005271)
+        (xy 51.730976 104.111994)
+        (xy 51.737851 104.121456)
+        (xy 51.822543 104.206148)
+        (xy 51.832005 104.213023)
+        (xy 51.938728 104.267402)
+        (xy 51.949848 104.271015)
+        (xy 52.038381 104.285037)
+        (xy 52.044254 104.2855)
+        (xy 52.187098 104.2855)
+        (xy 52.194907 104.283407)
+        (xy 52.197 104.275598)
+        (xy 52.451 104.275598)
+        (xy 52.453092 104.283407)
+        (xy 52.460902 104.2855)
+        (xy 52.603746 104.2855)
+        (xy 52.609618 104.285037)
+        (xy 52.698151 104.271015)
+        (xy 52.709271 104.267402)
+        (xy 52.815994 104.213023)
+        (xy 52.825456 104.206148)
+        (xy 52.910148 104.121456)
+        (xy 52.917023 104.111994)
+        (xy 52.971402 104.005271)
+        (xy 52.975015 103.994151)
+        (xy 52.986319 103.922779)
+        (xy 53.309501 103.922779)
+        (xy 53.309963 103.928654)
+        (xy 53.323057 104.011328)
+        (xy 53.326669 104.022447)
+        (xy 53.377452 104.122114)
+        (xy 53.38433 104.13158)
+        (xy 53.463419 104.210669)
+        (xy 53.472885 104.217547)
+        (xy 53.572551 104.26833)
+        (xy 53.583671 104.271943)
+        (xy 53.666346 104.285037)
+        (xy 53.672219 104.2855)
+        (xy 53.838098 104.2855)
+        (xy 53.845907 104.283407)
+        (xy 53.848 104.275598)
+        (xy 53.848 104.275597)
+        (xy 54.102 104.275597)
+        (xy 54.104092 104.283406)
+        (xy 54.111902 104.285499)
+        (xy 54.277779 104.285499)
+        (xy 54.283654 104.285036)
+        (xy 54.366328 104.271942)
+        (xy 54.377447 104.26833)
+        (xy 54.477114 104.217547)
+        (xy 54.48658 104.210669)
+        (xy 54.565669 104.13158)
+        (xy 54.572547 104.122114)
+        (xy 54.62333 104.022448)
+        (xy 54.626943 104.011328)
+        (xy 54.640037 103.928653)
+        (xy 54.6405 103.922781)
+        (xy 54.6405 103.922779)
+        (xy 54.960501 103.922779)
+        (xy 54.960963 103.928654)
+        (xy 54.974057 104.011328)
+        (xy 54.977669 104.022447)
+        (xy 55.028452 104.122114)
+        (xy 55.03533 104.13158)
+        (xy 55.114419 104.210669)
+        (xy 55.123885 104.217547)
+        (xy 55.223551 104.26833)
+        (xy 55.234671 104.271943)
+        (xy 55.317346 104.285037)
+        (xy 55.323219 104.2855)
+        (xy 55.489098 104.2855)
+        (xy 55.496907 104.283407)
+        (xy 55.499 104.275598)
+        (xy 55.499 104.275597)
+        (xy 55.753 104.275597)
+        (xy 55.755092 104.283406)
+        (xy 55.762902 104.285499)
+        (xy 55.928779 104.285499)
+        (xy 55.934654 104.285036)
+        (xy 56.017328 104.271942)
+        (xy 56.028447 104.26833)
+        (xy 56.128114 104.217547)
+        (xy 56.13758 104.210669)
+        (xy 56.216669 104.13158)
+        (xy 56.223547 104.122114)
+        (xy 56.27433 104.022448)
+        (xy 56.277943 104.011328)
+        (xy 56.291037 103.928653)
+        (xy 56.2915 103.922781)
+        (xy 56.2915 103.831902)
+        (xy 56.289407 103.824092)
+        (xy 56.281598 103.822)
+        (xy 55.762902 103.822)
+        (xy 55.755092 103.824092)
+        (xy 55.753 103.831902)
+        (xy 55.753 104.275597)
+        (xy 55.499 104.275597)
+        (xy 55.499 103.831902)
+        (xy 55.496907 103.824092)
+        (xy 55.489098 103.822)
+        (xy 54.970403 103.822)
+        (xy 54.962593 103.824092)
+        (xy 54.960501 103.831902)
+        (xy 54.960501 103.922779)
+        (xy 54.6405 103.922779)
+        (xy 54.6405 103.831902)
+        (xy 54.638407 103.824092)
+        (xy 54.630598 103.822)
+        (xy 54.111902 103.822)
+        (xy 54.104092 103.824092)
+        (xy 54.102 103.831902)
+        (xy 54.102 104.275597)
+        (xy 53.848 104.275597)
+        (xy 53.848 103.831902)
+        (xy 53.845907 103.824092)
+        (xy 53.838098 103.822)
+        (xy 53.319403 103.822)
+        (xy 53.311593 103.824092)
+        (xy 53.309501 103.831902)
+        (xy 53.309501 103.922779)
+        (xy 52.986319 103.922779)
+        (xy 52.989037 103.905618)
+        (xy 52.9895 103.899746)
+        (xy 52.9895 103.781902)
+        (xy 52.987407 103.774092)
+        (xy 52.979598 103.772)
+        (xy 52.460902 103.772)
+        (xy 52.453092 103.774092)
+        (xy 52.451 103.781902)
+        (xy 52.451 104.275598)
+        (xy 52.197 104.275598)
+        (xy 52.197 103.781902)
+        (xy 52.194907 103.774092)
+        (xy 52.187098 103.772)
+        (xy 51.668402 103.772)
+        (xy 51.660592 103.774092)
+        (xy 51.6585 103.781902)
+        (xy 51.6585 103.899746)
+        (xy 51.339 103.899746)
+        (xy 51.339 103.558098)
+        (xy 53.3095 103.558098)
+        (xy 53.311592 103.565907)
+        (xy 53.319402 103.568)
+        (xy 53.838098 103.568)
+        (xy 53.845907 103.565907)
+        (xy 53.848 103.558098)
+        (xy 54.102 103.558098)
+        (xy 54.104092 103.565907)
+        (xy 54.111902 103.568)
+        (xy 54.630597 103.568)
+        (xy 54.638406 103.565907)
+        (xy 54.640499 103.558098)
+        (xy 54.9605 103.558098)
+        (xy 54.962592 103.565907)
+        (xy 54.970402 103.568)
+        (xy 55.489098 103.568)
+        (xy 55.496907 103.565907)
+        (xy 55.499 103.558098)
+        (xy 55.753 103.558098)
+        (xy 55.755092 103.565907)
+        (xy 55.762902 103.568)
+        (xy 56.281597 103.568)
+        (xy 56.289406 103.565907)
+        (xy 56.291499 103.558098)
+        (xy 56.291499 103.467221)
+        (xy 56.291036 103.461345)
+        (xy 56.277942 103.378671)
+        (xy 56.27433 103.367552)
+        (xy 56.223547 103.267885)
+        (xy 56.216669 103.258419)
+        (xy 56.13758 103.17933)
+        (xy 56.128114 103.172452)
+        (xy 56.028448 103.121669)
+        (xy 56.017328 103.118056)
+        (xy 55.934653 103.104962)
+        (xy 55.928781 103.1045)
+        (xy 55.762902 103.1045)
+        (xy 55.755092 103.106592)
+        (xy 55.753 103.114402)
+        (xy 55.753 103.558098)
+        (xy 55.499 103.558098)
+        (xy 55.499 103.114403)
+        (xy 55.496907 103.106593)
+        (xy 55.489098 103.104501)
+        (xy 55.323221 103.104501)
+        (xy 55.317345 103.104963)
+        (xy 55.234671 103.118057)
+        (xy 55.223552 103.121669)
+        (xy 55.123885 103.172452)
+        (xy 55.114419 103.17933)
+        (xy 55.03533 103.258419)
+        (xy 55.028452 103.267885)
+        (xy 54.977669 103.367551)
+        (xy 54.974056 103.378671)
+        (xy 54.960962 103.461346)
+        (xy 54.9605 103.467219)
+        (xy 54.9605 103.558098)
+        (xy 54.640499 103.558098)
+        (xy 54.640499 103.467221)
+        (xy 54.640036 103.461345)
+        (xy 54.626942 103.378671)
+        (xy 54.62333 103.367552)
+        (xy 54.572547 103.267885)
+        (xy 54.565669 103.258419)
+        (xy 54.48658 103.17933)
+        (xy 54.477114 103.172452)
+        (xy 54.377448 103.121669)
+        (xy 54.366328 103.118056)
+        (xy 54.283653 103.104962)
+        (xy 54.277781 103.1045)
+        (xy 54.111902 103.1045)
+        (xy 54.104092 103.106592)
+        (xy 54.102 103.114402)
+        (xy 54.102 103.558098)
+        (xy 53.848 103.558098)
+        (xy 53.848 103.114403)
+        (xy 53.845907 103.106593)
+        (xy 53.838098 103.104501)
+        (xy 53.672221 103.104501)
+        (xy 53.666345 103.104963)
+        (xy 53.583671 103.118057)
+        (xy 53.572552 103.121669)
+        (xy 53.472885 103.172452)
+        (xy 53.463419 103.17933)
+        (xy 53.38433 103.258419)
+        (xy 53.377452 103.267885)
+        (xy 53.326669 103.367551)
+        (xy 53.323056 103.378671)
+        (xy 53.309962 103.461346)
+        (xy 53.3095 103.467219)
+        (xy 53.3095 103.558098)
+        (xy 51.339 103.558098)
+        (xy 51.339 103.508098)
+        (xy 51.6585 103.508098)
+        (xy 51.660592 103.515907)
+        (xy 51.668402 103.518)
+        (xy 52.187098 103.518)
+        (xy 52.194907 103.515907)
+        (xy 52.197 103.508098)
+        (xy 52.451 103.508098)
+        (xy 52.453092 103.515907)
+        (xy 52.460902 103.518)
+        (xy 52.979598 103.518)
+        (xy 52.987407 103.515907)
+        (xy 52.9895 103.508098)
+        (xy 52.9895 103.390254)
+        (xy 52.989037 103.384381)
+        (xy 52.975015 103.295848)
+        (xy 52.971402 103.284728)
+        (xy 52.917023 103.178005)
+        (xy 52.910148 103.168543)
+        (xy 52.825456 103.083851)
+        (xy 52.815994 103.076976)
+        (xy 52.709271 103.022597)
+        (xy 52.698151 103.018984)
+        (xy 52.609618 103.004962)
+        (xy 52.603746 103.0045)
+        (xy 52.460902 103.0045)
+        (xy 52.453092 103.006592)
+        (xy 52.451 103.014402)
+        (xy 52.451 103.508098)
+        (xy 52.197 103.508098)
+        (xy 52.197 103.014402)
+        (xy 52.194907 103.006592)
+        (xy 52.187098 103.0045)
+        (xy 52.044254 103.0045)
+        (xy 52.038381 103.004962)
+        (xy 51.949848 103.018984)
+        (xy 51.938728 103.022597)
+        (xy 51.832005 103.076976)
+        (xy 51.822543 103.083851)
+        (xy 51.737851 103.168543)
+        (xy 51.730976 103.178005)
+        (xy 51.676597 103.284728)
+        (xy 51.672984 103.295848)
+        (xy 51.658962 103.384381)
+        (xy 51.6585 103.390254)
+        (xy 51.6585 103.508098)
+        (xy 51.339 103.508098)
+        (xy 51.339 103.464226)
+        (xy 51.324499 103.372668)
+        (xy 51.305647 103.33567)
+        (xy 51.270957 103.267587)
+        (xy 51.268269 103.262311)
+        (xy 51.180689 103.174731)
+        (xy 51.175412 103.172042)
+        (xy 51.075605 103.121187)
+        (xy 51.0756 103.121185)
+        (xy 51.070332 103.118501)
+        (xy 51.06449 103.117575)
+        (xy 51.064485 103.117574)
+        (xy 50.981692 103.104462)
+        (xy 50.98169 103.104461)
+        (xy 50.978774 103.104)
+        (xy 50.367226 103.104)
+        (xy 50.36431 103.104461)
+        (xy 50.364307 103.104462)
+        (xy 50.281514 103.117574)
+        (xy 50.281507 103.117576)
+        (xy 50.275668 103.118501)
+        (xy 50.2704 103.121184)
+        (xy 50.270394 103.121187)
+        (xy 50.170587 103.172042)
+        (xy 50.170583 103.172044)
+        (xy 50.165311 103.174731)
+        (xy 50.161124 103.178917)
+        (xy 50.161121 103.17892)
+        (xy 50.112068 103.227974)
+        (xy 50.087672 103.244276)
+        (xy 50.058894 103.25)
+        (xy 49.730207 103.25)
+        (xy 49.721788 103.249527)
+        (xy 49.68977 103.245919)
+        (xy 49.689765 103.245919)
+        (xy 49.684173 103.245289)
+        (xy 49.678639 103.246335)
+        (xy 49.678636 103.246336)
+        (xy 49.627837 103.255947)
+        (xy 49.625067 103.256418)
+        (xy 49.573924 103.264127)
+        (xy 49.573922 103.264127)
+        (xy 49.568353 103.264967)
+        (xy 49.563279 103.267409)
+        (xy 49.560993 103.268115)
+        (xy 49.560563 103.268221)
+        (xy 49.560138 103.268398)
+        (xy 49.557901 103.26918)
+        (xy 49.552366 103.270228)
+        (xy 49.547391 103.272857)
+        (xy 49.547383 103.27286)
+        (xy 49.501653 103.297028)
+        (xy 49.499147 103.298293)
+        (xy 49.452565 103.320727)
+        (xy 49.452562 103.320728)
+        (xy 49.447491 103.323171)
+        (xy 49.443363 103.326999)
+        (xy 49.441392 103.328344)
+        (xy 49.441007 103.328575)
+        (xy 49.44067 103.328855)
+        (xy 49.438738 103.33028)
+        (xy 49.433765 103.33291)
+        (xy 49.429785 103.336889)
+        (xy 49.429782 103.336892)
+        (xy 49.393213 103.37346)
+        (xy 49.391191 103.375408)
+        (xy 49.353281 103.410584)
+        (xy 49.353276 103.410589)
+        (xy 49.349156 103.414413)
+        (xy 49.346343 103.419283)
+        (xy 49.344856 103.421149)
+        (xy 49.339239 103.427434)
+        (xy 48.851698 103.914976)
+        (xy 48.827305 103.931276)
+        (xy 48.798527 103.937)
+        (xy 48.249188 103.937)
+        (xy 48.245563 103.93772)
+        (xy 48.245563 103.937721)
+        (xy 48.200738 103.946637)
+        (xy 48.200736 103.946637)
+        (xy 48.193475 103.948082)
+        (xy 48.187321 103.952193)
+        (xy 48.187316 103.952196)
+        (xy 48.136454 103.986182)
+        (xy 48.136451 103.986184)
+        (xy 48.130297 103.990297)
+        (xy 48.126184 103.996451)
+        (xy 48.126182 103.996454)
+        (xy 48.092196 104.047316)
+        (xy 48.092193 104.047321)
+        (xy 48.088082 104.053475)
+        (xy 48.086637 104.060736)
+        (xy 48.086637 104.060738)
+        (xy 48.079436 104.096939)
+        (xy 48.077 104.109188)
+        (xy 48.077 105.146812)
+        (xy 47.553915 105.146812)
+        (xy 47.456602 105.084272)
+        (xy 47.456599 105.08427)
+        (xy 47.452081 105.081367)
+        (xy 47.446925 105.079853)
+        (xy 47.446923 105.079852)
+        (xy 47.320447 105.042715)
+        (xy 47.320442 105.042714)
+        (xy 47.315285 105.0412)
+        (xy 47.172715 105.0412)
+        (xy 47.167558 105.042714)
+        (xy 47.167552 105.042715)
+        (xy 47.041079 105.079851)
+        (xy 47.041073 105.079853)
+        (xy 47.035919 105.081367)
+        (xy 47.031394 105.084274)
+        (xy 47.02936 105.085204)
+        (xy 46.99812 105.092)
+        (xy 39.61588 105.092)
+        (xy 39.58464 105.085204)
+        (xy 39.582605 105.084274)
+        (xy 39.578081 105.081367)
+        (xy 39.572923 105.079852)
+        (xy 39.57292 105.079851)
+        (xy 39.446447 105.042715)
+        (xy 39.446442 105.042714)
+        (xy 39.441285 105.0412)
+        (xy 39.298715 105.0412)
+        (xy 39.293558 105.042714)
+        (xy 39.293552 105.042715)
+        (xy 39.167076 105.079852)
+        (xy 39.167071 105.079854)
+        (xy 39.161919 105.081367)
+        (xy 39.157403 105.084269)
+        (xy 39.157397 105.084272)
+        (xy 39.046505 105.155539)
+        (xy 39.046499 105.155543)
+        (xy 39.041982 105.158447)
+        (xy 39.038461 105.162509)
+        (xy 39.03846 105.162511)
+        (xy 38.95214 105.262128)
+        (xy 38.952136 105.262133)
+        (xy 38.948618 105.266194)
+        (xy 38.946385 105.271082)
+        (xy 38.946382 105.271088)
+        (xy 38.891626 105.390987)
+        (xy 38.891624 105.390993)
+        (xy 38.889392 105.395881)
+        (xy 38.888627 105.401195)
+        (xy 38.888626 105.401202)
+        (xy 38.871151 105.522748)
+        (xy 38.869102 105.537)
+        (xy 33.7935 105.537)
+        (xy 33.7935 105.156882)
+        (xy 33.790706 105.127087)
+        (xy 33.746799 105.001607)
+        (xy 33.667856 104.894644)
+        (xy 33.663328 104.891302)
+        (xy 33.565423 104.819044)
+        (xy 33.565421 104.819043)
+        (xy 33.560893 104.815701)
+        (xy 33.555578 104.813841)
+        (xy 33.555576 104.81384)
+        (xy 33.439727 104.773303)
+        (xy 33.439723 104.773302)
+        (xy 33.435413 104.771794)
+        (xy 33.430865 104.771367)
+        (xy 33.430863 104.771367)
+        (xy 33.407359 104.769163)
+        (xy 33.407353 104.769162)
+        (xy 33.405618 104.769)
+        (xy 32.099382 104.769)
+        (xy 32.097647 104.769162)
+        (xy 32.09764 104.769163)
+        (xy 32.074136 104.771367)
+        (xy 32.074132 104.771367)
+        (xy 32.069587 104.771794)
+        (xy 32.065278 104.773301)
+        (xy 32.065272 104.773303)
+        (xy 31.949423 104.81384)
+        (xy 31.949418 104.813842)
+        (xy 31.944107 104.815701)
+        (xy 31.939581 104.819041)
+        (xy 31.939576 104.819044)
+        (xy 31.841671 104.891302)
+        (xy 31.841667 104.891305)
+        (xy 31.837144 104.894644)
+        (xy 31.833805 104.899167)
+        (xy 31.833802 104.899171)
+        (xy 31.761544 104.997076)
+        (xy 31.761541 104.997081)
+        (xy 31.758201 105.001607)
+        (xy 31.756342 105.006918)
+        (xy 31.75634 105.006923)
+        (xy 31.715803 105.122772)
+        (xy 31.715801 105.122778)
+        (xy 31.714294 105.127087)
+        (xy 31.713867 105.131632)
+        (xy 31.713867 105.131636)
+        (xy 31.712791 105.143116)
+        (xy 31.7115 105.156882)
+        (xy 31.7115 106.463118)
+        (xy 30.686013 106.463118)
+        (xy 30.2195 105.996605)
+        (xy 30.2125 105.992563)
+        (xy 30.205499 105.996605)
+        (xy 29.579287 106.622816)
+        (xy 29.575241 106.630095)
+        (xy 25 106.630095)
+        (xy 25 105.813675)
+        (xy 29.167327 105.813675)
+        (xy 29.186692 106.010298)
+        (xy 29.188127 106.017508)
+        (xy 29.245479 106.206573)
+        (xy 29.248292 106.213365)
+        (xy 29.341429 106.387613)
+        (xy 29.345511 106.393722)
+        (xy 29.385559 106.442521)
+        (xy 29.392403 106.447257)
+        (xy 29.399682 106.443211)
+        (xy 30.025894 105.817)
+        (xy 30.029936 105.81)
+        (xy 30.395063 105.81)
+        (xy 30.399105 105.817)
+        (xy 31.025316 106.443211)
+        (xy 31.032596 106.447257)
+        (xy 31.039439 106.44252)
+        (xy 31.079488 106.393721)
+        (xy 31.08357 106.387613)
+        (xy 31.176707 106.213365)
+        (xy 31.17952 106.206573)
+        (xy 31.236872 106.017508)
+        (xy 31.238307 106.010298)
+        (xy 31.257673 105.813675)
+        (xy 31.257673 105.806325)
+        (xy 31.238307 105.609701)
+        (xy 31.236872 105.602491)
+        (xy 31.17952 105.413426)
+        (xy 31.176707 105.406634)
+        (xy 31.08357 105.232386)
+        (xy 31.079488 105.226278)
+        (xy 31.039439 105.177477)
+        (xy 31.032595 105.172741)
+        (xy 31.025316 105.176787)
+        (xy 30.399105 105.802999)
+        (xy 30.395063 105.81)
+        (xy 30.029936 105.81)
+        (xy 30.025894 105.802999)
+        (xy 29.399682 105.176787)
+        (xy 29.392403 105.172742)
+        (xy 29.385558 105.177479)
+        (xy 29.345508 105.226281)
+        (xy 29.341431 105.232383)
+        (xy 29.248292 105.406634)
+        (xy 29.245479 105.413426)
+        (xy 29.188127 105.602491)
+        (xy 29.186692 105.609701)
+        (xy 29.167327 105.806325)
+        (xy 29.167327 105.813675)
+        (xy 25 105.813675)
+        (xy 25 104.989903)
+        (xy 29.575242 104.989903)
+        (xy 29.579287 104.997182)
+        (xy 30.205499 105.623394)
+        (xy 30.2125 105.627436)
+        (xy 30.2195 105.623394)
+        (xy 30.845711 104.997182)
+        (xy 30.849757 104.989903)
+        (xy 30.845021 104.983059)
+        (xy 30.796222 104.943011)
+        (xy 30.790113 104.938929)
+        (xy 30.615865 104.845792)
+        (xy 30.609073 104.842979)
+        (xy 30.420008 104.785627)
+        (xy 30.412798 104.784192)
+        (xy 30.216175 104.764827)
+        (xy 30.208825 104.764827)
+        (xy 30.012201 104.784192)
+        (xy 30.004991 104.785627)
+        (xy 29.815926 104.842979)
+        (xy 29.809134 104.845792)
+        (xy 29.634883 104.938931)
+        (xy 29.628781 104.943008)
+        (xy 29.579979 104.983058)
+        (xy 29.575242 104.989903)
+        (xy 25 104.989903)
+        (xy 25 104.090095)
+        (xy 29.575241 104.090095)
+        (xy 29.579977 104.096939)
+        (xy 29.628778 104.136988)
+        (xy 29.634886 104.14107)
+        (xy 29.809134 104.234207)
+        (xy 29.815926 104.23702)
+        (xy 30.004991 104.294372)
+        (xy 30.012201 104.295807)
+        (xy 30.208825 104.315173)
+        (xy 30.216175 104.315173)
+        (xy 30.412798 104.295807)
+        (xy 30.420008 104.294372)
+        (xy 30.609073 104.23702)
+        (xy 30.615865 104.234207)
+        (xy 30.790113 104.14107)
+        (xy 30.796221 104.136988)
+        (xy 30.84502 104.096939)
+        (xy 30.849757 104.090096)
+        (xy 30.845711 104.082816)
+        (xy 30.2195 103.456605)
+        (xy 30.2125 103.452563)
+        (xy 30.205499 103.456605)
+        (xy 29.579287 104.082816)
+        (xy 29.575241 104.090095)
+        (xy 25 104.090095)
+        (xy 25 103.273675)
+        (xy 29.167327 103.273675)
+        (xy 29.186692 103.470298)
+        (xy 29.188127 103.477508)
+        (xy 29.245479 103.666573)
+        (xy 29.248292 103.673365)
+        (xy 29.341429 103.847613)
+        (xy 29.345511 103.853722)
+        (xy 29.385559 103.902521)
+        (xy 29.392403 103.907257)
+        (xy 29.399682 103.903211)
+        (xy 30.025894 103.277)
+        (xy 30.029936 103.27)
+        (xy 30.395063 103.27)
+        (xy 30.399105 103.277)
+        (xy 31.025316 103.903211)
+        (xy 31.032596 103.907257)
+        (xy 31.039439 103.90252)
+        (xy 31.079488 103.853721)
+        (xy 31.08357 103.847613)
+        (xy 31.176707 103.673365)
+        (xy 31.17952 103.666573)
+        (xy 31.236872 103.477508)
+        (xy 31.238307 103.470298)
+        (xy 31.257673 103.273675)
+        (xy 31.257673 103.27)
+        (xy 31.706463 103.27)
+        (xy 31.706825 103.273675)
+        (xy 31.706825 103.273676)
+        (xy 31.725308 103.461346)
+        (xy 31.726562 103.474072)
+        (xy 31.727632 103.477601)
+        (xy 31.727633 103.477603)
+        (xy 31.785016 103.666769)
+        (xy 31.785018 103.666774)
+        (xy 31.786088 103.670301)
+        (xy 31.882752 103.851147)
+        (xy 31.885096 103.854003)
+        (xy 31.885098 103.854006)
+        (xy 32.010496 104.006804)
+        (xy 32.01284 104.00966)
+        (xy 32.015695 104.012003)
+        (xy 32.137534 104.111994)
+        (xy 32.171353 104.139748)
+        (xy 32.352199 104.236412)
+        (xy 32.548428 104.295938)
+        (xy 32.732346 104.314052)
+        (xy 32.743727 104.315173)
+        (xy 32.7525 104.316037)
+        (xy 32.761273 104.315173)
+        (xy 32.772654 104.314052)
+        (xy 32.956572 104.295938)
+        (xy 33.152801 104.236412)
+        (xy 33.333647 104.139748)
+        (xy 33.49216 104.00966)
+        (xy 33.622248 103.851147)
+        (xy 33.718912 103.670301)
+        (xy 33.778438 103.474072)
+        (xy 33.798537 103.27)
+        (xy 33.797847 103.262999)
+        (xy 33.795923 103.243462)
+        (xy 33.778438 103.065928)
+        (xy 33.718912 102.869699)
+        (xy 33.622248 102.688853)
+        (xy 33.617591 102.683179)
+        (xy 33.494503 102.533195)
+        (xy 33.49216 102.53034)
+        (xy 33.472576 102.514268)
+        (xy 33.336506 102.402598)
+        (xy 33.336503 102.402596)
+        (xy 33.333647 102.400252)
+        (xy 33.152801 102.303588)
+        (xy 33.149274 102.302518)
+        (xy 33.149269 102.302516)
+        (xy 32.960103 102.245133)
+        (xy 32.960101 102.245132)
+        (xy 32.956572 102.244062)
+        (xy 32.952901 102.2437)
+        (xy 32.952899 102.2437)
+        (xy 32.756176 102.224325)
+        (xy 32.7525 102.223963)
+        (xy 32.748824 102.224325)
+        (xy 32.5521 102.2437)
+        (xy 32.552096 102.2437)
+        (xy 32.548428 102.244062)
+        (xy 32.5449 102.245132)
+        (xy 32.544896 102.245133)
+        (xy 32.35573 102.302516)
+        (xy 32.355722 102.302519)
+        (xy 32.352199 102.303588)
+        (xy 32.348947 102.305325)
+        (xy 32.348945 102.305327)
+        (xy 32.174611 102.39851)
+        (xy 32.174606 102.398512)
+        (xy 32.171353 102.400252)
+        (xy 32.1685 102.402593)
+        (xy 32.168493 102.402598)
+        (xy 32.015695 102.527996)
+        (xy 32.015689 102.528001)
+        (xy 32.01284 102.53034)
+        (xy 32.010501 102.533189)
+        (xy 32.010496 102.533195)
+        (xy 31.885098 102.685993)
+        (xy 31.885093 102.686)
+        (xy 31.882752 102.688853)
+        (xy 31.881012 102.692106)
+        (xy 31.88101 102.692111)
+        (xy 31.791601 102.859384)
+        (xy 31.786088 102.869699)
+        (xy 31.785019 102.873222)
+        (xy 31.785016 102.87323)
+        (xy 31.728346 103.060047)
+        (xy 31.726562 103.065928)
+        (xy 31.7262 103.069596)
+        (xy 31.7262 103.0696)
+        (xy 31.707041 103.264127)
+        (xy 31.706463 103.27)
+        (xy 31.257673 103.27)
+        (xy 31.257673 103.266325)
+        (xy 31.238307 103.069701)
+        (xy 31.236872 103.062491)
+        (xy 31.17952 102.873426)
+        (xy 31.176707 102.866634)
+        (xy 31.08357 102.692386)
+        (xy 31.079488 102.686278)
+        (xy 31.039439 102.637477)
+        (xy 31.032595 102.632741)
+        (xy 31.025316 102.636787)
+        (xy 30.399105 103.262999)
+        (xy 30.395063 103.27)
+        (xy 30.029936 103.27)
+        (xy 30.025894 103.262999)
+        (xy 29.399682 102.636787)
+        (xy 29.392403 102.632742)
+        (xy 29.385558 102.637479)
+        (xy 29.345508 102.686281)
+        (xy 29.341431 102.692383)
+        (xy 29.248292 102.866634)
+        (xy 29.245479 102.873426)
+        (xy 29.188127 103.062491)
+        (xy 29.186692 103.069701)
+        (xy 29.167327 103.266325)
+        (xy 29.167327 103.273675)
+        (xy 25 103.273675)
+        (xy 25 102.449903)
+        (xy 29.575242 102.449903)
+        (xy 29.579287 102.457182)
+        (xy 30.205499 103.083394)
+        (xy 30.2125 103.087436)
+        (xy 30.2195 103.083394)
+        (xy 30.845711 102.457182)
+        (xy 30.849757 102.449903)
+        (xy 30.845021 102.443059)
+        (xy 30.796222 102.403011)
+        (xy 30.790113 102.398929)
+        (xy 30.615865 102.305792)
+        (xy 30.609073 102.302979)
+        (xy 30.420008 102.245627)
+        (xy 30.412798 102.244192)
+        (xy 30.216175 102.224827)
+        (xy 30.208825 102.224827)
+        (xy 30.012201 102.244192)
+        (xy 30.004991 102.245627)
+        (xy 29.815926 102.302979)
+        (xy 29.809134 102.305792)
+        (xy 29.634883 102.398931)
+        (xy 29.628781 102.403008)
+        (xy 29.579979 102.443058)
+        (xy 29.575242 102.449903)
+        (xy 25 102.449903)
+        (xy 25 101.550095)
+        (xy 29.575241 101.550095)
+        (xy 29.579977 101.556939)
+        (xy 29.628778 101.596988)
+        (xy 29.634886 101.60107)
+        (xy 29.809134 101.694207)
+        (xy 29.815926 101.69702)
+        (xy 30.004991 101.754372)
+        (xy 30.012201 101.755807)
+        (xy 30.208825 101.775173)
+        (xy 30.216175 101.775173)
+        (xy 30.412798 101.755807)
+        (xy 30.420008 101.754372)
+        (xy 30.609073 101.69702)
+        (xy 30.615865 101.694207)
+        (xy 30.790113 101.60107)
+        (xy 30.796221 101.596988)
+        (xy 30.84502 101.556939)
+        (xy 30.849757 101.550096)
+        (xy 30.845711 101.542816)
+        (xy 30.2195 100.916605)
+        (xy 30.2125 100.912563)
+        (xy 30.205499 100.916605)
+        (xy 29.579287 101.542816)
+        (xy 29.575241 101.550095)
+        (xy 25 101.550095)
+        (xy 25 100.733675)
+        (xy 29.167327 100.733675)
+        (xy 29.186692 100.930298)
+        (xy 29.188127 100.937508)
+        (xy 29.245479 101.126573)
+        (xy 29.248292 101.133365)
+        (xy 29.341429 101.307613)
+        (xy 29.345511 101.313722)
+        (xy 29.385559 101.362521)
+        (xy 29.392403 101.367257)
+        (xy 29.399682 101.363211)
+        (xy 30.025894 100.737)
+        (xy 30.029936 100.73)
+        (xy 30.395063 100.73)
+        (xy 30.399105 100.737)
+        (xy 31.025316 101.363211)
+        (xy 31.032596 101.367257)
+        (xy 31.039439 101.36252)
+        (xy 31.079488 101.313721)
+        (xy 31.08357 101.307613)
+        (xy 31.176707 101.133365)
+        (xy 31.17952 101.126573)
+        (xy 31.236872 100.937508)
+        (xy 31.238307 100.930298)
+        (xy 31.257673 100.733675)
+        (xy 31.257673 100.73)
+        (xy 31.706463 100.73)
+        (xy 31.706825 100.733675)
+        (xy 31.706825 100.733676)
+        (xy 31.725689 100.925215)
+        (xy 31.726562 100.934072)
+        (xy 31.727632 100.937601)
+        (xy 31.727633 100.937603)
+        (xy 31.785016 101.126769)
+        (xy 31.785018 101.126774)
+        (xy 31.786088 101.130301)
+        (xy 31.882752 101.311147)
+        (xy 31.885096 101.314003)
+        (xy 31.885098 101.314006)
+        (xy 31.998508 101.452196)
+        (xy 32.01284 101.46966)
+        (xy 32.015695 101.472003)
+        (xy 32.122533 101.559683)
+        (xy 32.171353 101.599748)
+        (xy 32.352199 101.696412)
+        (xy 32.548428 101.755938)
+        (xy 32.735297 101.774342)
+        (xy 32.743727 101.775173)
+        (xy 32.7525 101.776037)
+        (xy 32.761273 101.775173)
+        (xy 32.768039 101.774506)
+        (xy 32.956572 101.755938)
+        (xy 33.152801 101.696412)
+        (xy 33.333647 101.599748)
+        (xy 33.49216 101.46966)
+        (xy 33.596146 101.342952)
+        (xy 37.123 101.342952)
+        (xy 37.123319 101.34538)
+        (xy 37.12332 101.345385)
+        (xy 37.126845 101.372159)
+        (xy 37.129539 101.392619)
+        (xy 37.131967 101.397827)
+        (xy 37.131969 101.397832)
+        (xy 37.164975 101.468614)
+        (xy 37.18036 101.501607)
+        (xy 37.265393 101.58664)
+        (xy 37.320446 101.612311)
+        (xy 37.369167 101.63503)
+        (xy 37.369168 101.63503)
+        (xy 37.374381 101.637461)
+        (xy 37.424048 101.644)
+        (xy 37.5313 101.644)
+        (xy 37.5689 101.654075)
+        (xy 37.596425 101.6816)
+        (xy 37.6065 101.7192)
+        (xy 37.6065 103.554293)
+        (xy 37.606027 103.562712)
+        (xy 37.602419 103.594729)
+        (xy 37.602419 103.594733)
+        (xy 37.601789 103.600327)
+        (xy 37.602835 103.60586)
+        (xy 37.602836 103.605862)
+        (xy 37.612447 103.65666)
+        (xy 37.612918 103.659431)
+        (xy 37.618279 103.695)
+        (xy 37.621467 103.716147)
+        (xy 37.623911 103.721222)
+        (xy 37.62461 103.723488)
+        (xy 37.624721 103.723935)
+        (xy 37.624894 103.724353)
+        (xy 37.625681 103.726602)
+        (xy 37.626728 103.732134)
+        (xy 37.629359 103.737112)
+        (xy 37.653522 103.782832)
+        (xy 37.654781 103.785325)
+        (xy 37.679671 103.837009)
+        (xy 37.6835 103.841136)
+        (xy 37.68484 103.843101)
+        (xy 37.685075 103.843492)
+        (xy 37.685363 103.843839)
+        (xy 37.686778 103.845756)
+        (xy 37.68941 103.850735)
+        (xy 37.693394 103.854719)
+        (xy 37.729958 103.891283)
+        (xy 37.731909 103.893308)
+        (xy 37.741098 103.903211)
+        (xy 37.770913 103.935344)
+        (xy 37.775791 103.93816)
+        (xy 37.777648 103.939641)
+        (xy 37.783935 103.94526)
+        (xy 38.272682 104.434007)
+        (xy 38.278301 104.440294)
+        (xy 38.286191 104.450187)
+        (xy 38.301905 104.469892)
+        (xy 38.306559 104.473065)
+        (xy 38.349266 104.502183)
+        (xy 38.351559 104.50381)
+        (xy 38.375474 104.52146)
+        (xy 38.397716 104.537875)
+        (xy 38.403034 104.539735)
+        (xy 38.405135 104.540846)
+        (xy 38.405524 104.541081)
+        (xy 38.405957 104.54126)
+        (xy 38.408085 104.542285)
+        (xy 38.412741 104.545459)
+        (xy 38.467533 104.56236)
+        (xy 38.470184 104.563232)
+        (xy 38.519015 104.58032)
+        (xy 38.519018 104.58032)
+        (xy 38.524335 104.582181)
+        (xy 38.529964 104.582391)
+        (xy 38.532293 104.582832)
+        (xy 38.532737 104.582942)
+        (xy 38.533205 104.582986)
+        (xy 38.535538 104.583337)
+        (xy 38.540927 104.585)
+        (xy 38.598293 104.585)
+        (xy 38.601103 104.585052)
+        (xy 38.658386 104.587196)
+        (xy 38.663827 104.585738)
+        (xy 38.666181 104.585473)
+        (xy 38.674599 104.585)
+        (xy 40.26712 104.585)
+        (xy 40.29836 104.591796)
+        (xy 40.300394 104.592724)
+        (xy 40.304919 104.595633)
+        (xy 40.441715 104.6358)
+        (xy 40.578904 104.6358)
+        (xy 40.584285 104.6358)
+        (xy 40.721081 104.595633)
+        (xy 40.841018 104.518553)
+        (xy 40.934382 104.410806)
+        (xy 40.993608 104.281119)
+        (xy 41.01155 104.156332)
+        (xy 41.013133 104.145321)
+        (xy 41.013898 104.14)
+        (xy 40.993608 103.998881)
+        (xy 40.934382 103.869194)
+        (xy 40.921221 103.854006)
+        (xy 40.861722 103.785341)
+        (xy 40.841018 103.761447)
+        (xy 40.836496 103.758541)
+        (xy 40.836494 103.758539)
+        (xy 40.725602 103.687272)
+        (xy 40.725599 103.68727)
+        (xy 40.721081 103.684367)
+        (xy 40.715925 103.682853)
+        (xy 40.715923 103.682852)
+        (xy 40.589447 103.645715)
+        (xy 40.589442 103.645714)
+        (xy 40.584285 103.6442)
+        (xy 40.441715 103.6442)
+        (xy 40.436558 103.645714)
+        (xy 40.436552 103.645715)
+        (xy 40.310079 103.682851)
+        (xy 40.310073 103.682853)
+        (xy 40.304919 103.684367)
+        (xy 40.300394 103.687274)
+        (xy 40.29836 103.688204)
+        (xy 40.26712 103.695)
+        (xy 38.823473 103.695)
+        (xy 38.794695 103.689276)
+        (xy 38.770299 103.672974)
+        (xy 38.518526 103.421201)
+        (xy 38.502224 103.396805)
+        (xy 38.4965 103.368027)
+        (xy 38.4965 101.7192)
+        (xy 38.506575 101.6816)
+        (xy 38.5341 101.654075)
+        (xy 38.5717 101.644)
+        (xy 38.676495 101.644)
+        (xy 38.678952 101.644)
+        (xy 38.728619 101.637461)
+        (xy 38.837607 101.58664)
+        (xy 38.92264 101.501607)
+        (xy 38.973461 101.392619)
+        (xy 38.98 101.342952)
+        (xy 38.98 100.963048)
+        (xy 38.973461 100.913381)
+        (xy 38.968163 100.90202)
+        (xy 38.955435 100.874724)
+        (xy 38.92264 100.804393)
+        (xy 38.837607 100.71936)
+        (xy 38.819012 100.710689)
+        (xy 38.733832 100.670969)
+        (xy 38.733827 100.670967)
+        (xy 38.728619 100.668539)
+        (xy 38.722917 100.667788)
+        (xy 38.722916 100.667788)
+        (xy 38.681385 100.66232)
+        (xy 38.68138 100.662319)
+        (xy 38.678952 100.662)
+        (xy 37.424048 100.662)
+        (xy 37.42162 100.662319)
+        (xy 37.421614 100.66232)
+        (xy 37.380083 100.667788)
+        (xy 37.380081 100.667788)
+        (xy 37.374381 100.668539)
+        (xy 37.369174 100.670966)
+        (xy 37.369167 100.670969)
+        (xy 37.271354 100.71658)
+        (xy 37.271352 100.716581)
+        (xy 37.265393 100.71936)
+        (xy 37.260743 100.724009)
+        (xy 37.26074 100.724012)
+        (xy 37.185012 100.79974)
+        (xy 37.185009 100.799743)
+        (xy 37.18036 100.804393)
+        (xy 37.177581 100.810352)
+        (xy 37.17758 100.810354)
+        (xy 37.131969 100.908167)
+        (xy 37.131966 100.908174)
+        (xy 37.129539 100.913381)
+        (xy 37.128788 100.919081)
+        (xy 37.128788 100.919083)
+        (xy 37.123543 100.958926)
+        (xy 37.123 100.963048)
+        (xy 37.123 101.342952)
+        (xy 33.596146 101.342952)
+        (xy 33.622248 101.311147)
+        (xy 33.718912 101.130301)
+        (xy 33.778438 100.934072)
+        (xy 33.797901 100.736462)
+        (xy 33.798175 100.733676)
+        (xy 33.798175 100.733675)
+        (xy 33.798537 100.73)
+        (xy 33.798087 100.725436)
+        (xy 33.796115 100.705409)
+        (xy 33.778438 100.525928)
+        (xy 33.718912 100.329699)
+        (xy 33.622248 100.148853)
+        (xy 33.601793 100.123929)
+        (xy 33.494503 99.993195)
+        (xy 33.49216 99.99034)
+        (xy 33.48265 99.982535)
+        (xy 33.336506 99.862598)
+        (xy 33.336503 99.862596)
+        (xy 33.333647 99.860252)
+        (xy 33.152801 99.763588)
+        (xy 33.149274 99.762518)
+        (xy 33.149269 99.762516)
+        (xy 32.960103 99.705133)
+        (xy 32.960101 99.705132)
+        (xy 32.956572 99.704062)
+        (xy 32.952901 99.7037)
+        (xy 32.952899 99.7037)
+        (xy 32.756176 99.684325)
+        (xy 32.7525 99.683963)
+        (xy 32.748824 99.684325)
+        (xy 32.5521 99.7037)
+        (xy 32.552096 99.7037)
+        (xy 32.548428 99.704062)
+        (xy 32.5449 99.705132)
+        (xy 32.544896 99.705133)
+        (xy 32.35573 99.762516)
+        (xy 32.355722 99.762519)
+        (xy 32.352199 99.763588)
+        (xy 32.348947 99.765325)
+        (xy 32.348945 99.765327)
+        (xy 32.174611 99.85851)
+        (xy 32.174606 99.858512)
+        (xy 32.171353 99.860252)
+        (xy 32.1685 99.862593)
+        (xy 32.168493 99.862598)
+        (xy 32.015695 99.987996)
+        (xy 32.015689 99.988001)
+        (xy 32.01284 99.99034)
+        (xy 32.010501 99.993189)
+        (xy 32.010496 99.993195)
+        (xy 31.885098 100.145993)
+        (xy 31.885093 100.146)
+        (xy 31.882752 100.148853)
+        (xy 31.881012 100.152106)
+        (xy 31.88101 100.152111)
+        (xy 31.788428 100.325321)
+        (xy 31.786088 100.329699)
+        (xy 31.785019 100.333222)
+        (xy 31.785016 100.33323)
+        (xy 31.728042 100.521048)
+        (xy 31.726562 100.525928)
+        (xy 31.7262 100.529596)
+        (xy 31.7262 100.5296)
+        (xy 31.706825 100.726324)
+        (xy 31.706463 100.73)
+        (xy 31.257673 100.73)
+        (xy 31.257673 100.726325)
+        (xy 31.238307 100.529701)
+        (xy 31.236872 100.522491)
+        (xy 31.17952 100.333426)
+        (xy 31.176707 100.326634)
+        (xy 31.08357 100.152386)
+        (xy 31.079488 100.146278)
+        (xy 31.039439 100.097477)
+        (xy 31.032595 100.092741)
+        (xy 31.025316 100.096787)
+        (xy 30.399105 100.722999)
+        (xy 30.395063 100.73)
+        (xy 30.029936 100.73)
+        (xy 30.025894 100.722999)
+        (xy 29.399682 100.096787)
+        (xy 29.392403 100.092742)
+        (xy 29.385558 100.097479)
+        (xy 29.345508 100.146281)
+        (xy 29.341431 100.152383)
+        (xy 29.248292 100.326634)
+        (xy 29.245479 100.333426)
+        (xy 29.188127 100.522491)
+        (xy 29.186692 100.529701)
+        (xy 29.167327 100.726325)
+        (xy 29.167327 100.733675)
+        (xy 25 100.733675)
+        (xy 25 99.909903)
+        (xy 29.575242 99.909903)
+        (xy 29.579287 99.917182)
+        (xy 30.205499 100.543394)
+        (xy 30.2125 100.547436)
+        (xy 30.2195 100.543394)
+        (xy 30.845711 99.917182)
+        (xy 30.849757 99.909903)
+        (xy 30.845021 99.903059)
+        (xy 30.796222 99.863011)
+        (xy 30.790113 99.858929)
+        (xy 30.615865 99.765792)
+        (xy 30.609073 99.762979)
+        (xy 30.420008 99.705627)
+        (xy 30.412798 99.704192)
+        (xy 30.216175 99.684827)
+        (xy 30.208825 99.684827)
+        (xy 30.012201 99.704192)
+        (xy 30.004991 99.705627)
+        (xy 29.815926 99.762979)
+        (xy 29.809134 99.765792)
+        (xy 29.634883 99.858931)
+        (xy 29.628781 99.863008)
+        (xy 29.579979 99.903058)
+        (xy 29.575242 99.909903)
+        (xy 25 99.909903)
+        (xy 25 99.442952)
+        (xy 37.123 99.442952)
+        (xy 37.123319 99.44538)
+        (xy 37.12332 99.445385)
+        (xy 37.126228 99.467474)
+        (xy 37.129539 99.492619)
+        (xy 37.131967 99.497827)
+        (xy 37.131969 99.497832)
+        (xy 37.171976 99.583628)
+        (xy 37.18036 99.601607)
+        (xy 37.265393 99.68664)
+        (xy 37.326982 99.715359)
+        (xy 37.369167 99.73503)
+        (xy 37.369168 99.73503)
+        (xy 37.374381 99.737461)
+        (xy 37.424048 99.744)
+        (xy 38.676495 99.744)
+        (xy 38.678952 99.744)
+        (xy 38.728619 99.737461)
+        (xy 38.798136 99.705045)
+        (xy 38.829917 99.698)
+        (xy 39.020793 99.698)
+        (xy 39.029211 99.698472)
+        (xy 39.036792 99.699327)
+        (xy 39.037671 99.699426)
+        (xy 39.076137 99.715359)
+        (xy 39.100231 99.749315)
+        (xy 39.102566 99.790886)
+        (xy 39.082426 99.827326)
+        (xy 39.060012 99.84974)
+        (xy 39.060009 99.849743)
+        (xy 39.05536 99.854393)
+        (xy 39.052581 99.860352)
+        (xy 39.05258 99.860354)
+        (xy 39.006969 99.958167)
+        (xy 39.006966 99.958174)
+        (xy 39.004539 99.963381)
+        (xy 39.003788 99.969081)
+        (xy 39.003788 99.969083)
+        (xy 38.998439 100.009716)
+        (xy 38.998 100.013048)
+        (xy 38.998 100.392952)
+        (xy 38.998319 100.39538)
+        (xy 38.99832 100.395385)
+        (xy 39.003611 100.435571)
+        (xy 39.004539 100.442619)
+        (xy 39.006967 100.447827)
+        (xy 39.006969 100.447832)
+        (xy 39.043007 100.525116)
+        (xy 39.05536 100.551607)
+        (xy 39.140393 100.63664)
+        (xy 39.207191 100.667788)
+        (xy 39.244167 100.68503)
+        (xy 39.244168 100.68503)
+        (xy 39.249381 100.687461)
+        (xy 39.299048 100.694)
+        (xy 40.551495 100.694)
+        (xy 40.553952 100.694)
+        (xy 40.603619 100.687461)
+        (xy 40.673136 100.655045)
+        (xy 40.704917 100.648)
+        (xy 40.962391 100.648)
+        (xy 40.979123 100.649885)
+        (xy 40.98737 100.651768)
+        (xy 41.034846 100.64821)
+        (xy 41.040467 100.648)
+        (xy 41.502706 100.648)
+        (xy 41.541997 100.659081)
+        (xy 41.569709 100.689059)
+        (xy 41.57804 100.705409)
+        (xy 41.578042 100.705412)
+        (xy 41.580731 100.710689)
+        (xy 41.668311 100.798269)
+        (xy 41.724899 100.827102)
+        (xy 41.77149 100.850842)
+        (xy 41.778668 100.854499)
+        (xy 41.784513 100.855424)
+        (xy 41.784514 100.855425)
+        (xy 41.79573 100.857201)
+        (xy 41.870226 100.869)
+        (xy 42.32882 100.869)
+        (xy 42.331774 100.869)
+        (xy 42.363872 100.863916)
+        (xy 42.409776 100.871186)
+        (xy 42.44264 100.90405)
+        (xy 42.44991 100.949954)
+        (xy 42.42881 100.991364)
+        (xy 42.000201 101.419974)
+        (xy 41.975805 101.436276)
+        (xy 41.947027 101.442)
+        (xy 41.870226 101.442)
+        (xy 41.86731 101.442461)
+        (xy 41.867307 101.442462)
+        (xy 41.784514 101.455574)
+        (xy 41.784507 101.455576)
+        (xy 41.778668 101.456501)
+        (xy 41.7734 101.459184)
+        (xy 41.773394 101.459187)
+        (xy 41.673587 101.510042)
+        (xy 41.673583 101.510044)
+        (xy 41.668311 101.512731)
+        (xy 41.664124 101.516917)
+        (xy 41.664121 101.51692)
+        (xy 41.58492 101.596121)
+        (xy 41.584917 101.596124)
+        (xy 41.580731 101.600311)
+        (xy 41.578044 101.605583)
+        (xy 41.578042 101.605587)
+        (xy 41.527187 101.705394)
+        (xy 41.527184 101.7054)
+        (xy 41.524501 101.710668)
+        (xy 41.523576 101.716507)
+        (xy 41.523574 101.716514)
+        (xy 41.510462 101.799307)
+        (xy 41.51 101.802226)
+        (xy 41.51 102.413774)
+        (xy 41.510461 102.41669)
+        (xy 41.510462 102.416692)
+        (xy 41.523574 102.499485)
+        (xy 41.523575 102.49949)
+        (xy 41.524501 102.505332)
+        (xy 41.527185 102.5106)
+        (xy 41.527187 102.510605)
+        (xy 41.578042 102.610412)
+        (xy 41.580731 102.615689)
+        (xy 41.584919 102.619877)
+        (xy 41.58492 102.619878)
+        (xy 41.633974 102.668932)
+        (xy 41.650276 102.693328)
+        (xy 41.656 102.722106)
+        (xy 41.656 103.144894)
+        (xy 41.650276 103.173672)
+        (xy 41.633974 103.198068)
+        (xy 41.58492 103.247121)
+        (xy 41.584917 103.247124)
+        (xy 41.580731 103.251311)
+        (xy 41.578044 103.256583)
+        (xy 41.578042 103.256587)
+        (xy 41.527187 103.356394)
+        (xy 41.527184 103.3564)
+        (xy 41.524501 103.361668)
+        (xy 41.523576 103.367507)
+        (xy 41.523574 103.367514)
+        (xy 41.510462 103.450307)
+        (xy 41.51 103.453226)
+        (xy 41.51 104.064774)
+        (xy 41.510461 104.06769)
+        (xy 41.510462 104.067692)
+        (xy 41.523574 104.150485)
+        (xy 41.523575 104.15049)
+        (xy 41.524501 104.156332)
+        (xy 41.527185 104.1616)
+        (xy 41.527187 104.161605)
+        (xy 41.575402 104.25623)
+        (xy 41.580731 104.266689)
+        (xy 41.668311 104.354269)
+        (xy 41.692708 104.3667)
+        (xy 41.769663 104.405911)
+        (xy 41.778668 104.410499)
+        (xy 41.784513 104.411424)
+        (xy 41.784514 104.411425)
+        (xy 41.784546 104.41143)
+        (xy 41.870226 104.425)
+        (xy 42.32882 104.425)
+        (xy 42.331774 104.425)
+        (xy 42.423332 104.410499)
+        (xy 42.533689 104.354269)
+        (xy 42.621269 104.266689)
+        (xy 42.677499 104.156332)
+        (xy 42.692 104.064774)
+        (xy 42.692 103.453226)
+        (xy 42.677499 103.361668)
+        (xy 42.660519 103.328344)
+        (xy 42.634358 103.277)
+        (xy 42.621269 103.251311)
+        (xy 42.568026 103.198068)
+        (xy 42.551724 103.173672)
+        (xy 42.546 103.144894)
+        (xy 42.546 102.722106)
+        (xy 42.551724 102.693328)
+        (xy 42.568026 102.668932)
+        (xy 42.590146 102.646812)
+        (xy 42.621269 102.615689)
+        (xy 42.677499 102.505332)
+        (xy 42.692 102.413774)
+        (xy 42.692 102.017973)
+        (xy 42.697724 101.989195)
+        (xy 42.714022 101.964802)
+        (xy 43.053772 101.625052)
+        (xy 43.098104 101.603549)
+        (xy 43.146234 101.614109)
+        (xy 43.177495 101.652198)
+        (xy 43.178465 101.701463)
+        (xy 43.177188 101.705394)
+        (xy 43.174501 101.710668)
+        (xy 43.173575 101.716509)
+        (xy 43.173574 101.716515)
+        (xy 43.160462 101.799307)
+        (xy 43.16 101.802226)
+        (xy 43.16 102.413774)
+        (xy 43.160461 102.41669)
+        (xy 43.160462 102.416692)
+        (xy 43.173574 102.499485)
+        (xy 43.173575 102.49949)
+        (xy 43.174501 102.505332)
+        (xy 43.177185 102.5106)
+        (xy 43.177187 102.510605)
+        (xy 43.228042 102.610412)
+        (xy 43.230731 102.615689)
+        (xy 43.234919 102.619877)
+        (xy 43.23492 102.619878)
+        (xy 43.283974 102.668932)
+        (xy 43.300276 102.693328)
+        (xy 43.306 102.722106)
+        (xy 43.306 103.144894)
+        (xy 43.300276 103.173672)
+        (xy 43.283974 103.198068)
+        (xy 43.23492 103.247121)
+        (xy 43.234917 103.247124)
+        (xy 43.230731 103.251311)
+        (xy 43.228044 103.256583)
+        (xy 43.228042 103.256587)
+        (xy 43.177187 103.356394)
+        (xy 43.177184 103.3564)
+        (xy 43.174501 103.361668)
+        (xy 43.173576 103.367507)
+        (xy 43.173574 103.367514)
+        (xy 43.160462 103.450307)
+        (xy 43.16 103.453226)
+        (xy 43.16 104.064774)
+        (xy 43.160461 104.06769)
+        (xy 43.160462 104.067692)
+        (xy 43.173574 104.150485)
+        (xy 43.173575 104.15049)
+        (xy 43.174501 104.156332)
+        (xy 43.177185 104.1616)
+        (xy 43.177187 104.161605)
+        (xy 43.225402 104.25623)
+        (xy 43.230731 104.266689)
+        (xy 43.318311 104.354269)
+        (xy 43.342708 104.3667)
+        (xy 43.419663 104.405911)
+        (xy 43.428668 104.410499)
+        (xy 43.434513 104.411424)
+        (xy 43.434514 104.411425)
+        (xy 43.434546 104.41143)
+        (xy 43.520226 104.425)
+        (xy 43.97882 104.425)
+        (xy 43.981774 104.425)
+        (xy 44.073332 104.410499)
+        (xy 44.183689 104.354269)
+        (xy 44.271269 104.266689)
+        (xy 44.327499 104.156332)
+        (xy 44.342 104.064774)
+        (xy 44.342 103.453226)
+        (xy 44.327499 103.361668)
+        (xy 44.310519 103.328344)
+        (xy 44.284358 103.277)
+        (xy 44.271269 103.251311)
+        (xy 44.218026 103.198068)
+        (xy 44.201724 103.173672)
+        (xy 44.196 103.144894)
+        (xy 44.196 102.722106)
+        (xy 44.201724 102.693328)
+        (xy 44.218026 102.668932)
+        (xy 44.240146 102.646812)
+        (xy 44.271269 102.615689)
+        (xy 44.276397 102.605625)
+        (xy 44.282291 102.594059)
+        (xy 44.310003 102.564081)
+        (xy 44.349294 102.553)
+        (xy 44.677706 102.553)
+        (xy 44.716997 102.564081)
+        (xy 44.744709 102.594059)
+        (xy 44.75304 102.610409)
+        (xy 44.753042 102.610412)
+        (xy 44.755731 102.615689)
+        (xy 44.75992 102.619878)
+        (xy 44.808974 102.668932)
+        (xy 44.825276 102.693328)
+        (xy 44.831 102.722106)
+        (xy 44.831 103.144894)
+        (xy 44.825276 103.173672)
+        (xy 44.808974 103.198068)
+        (xy 44.75992 103.247121)
+        (xy 44.759917 103.247124)
+        (xy 44.755731 103.251311)
+        (xy 44.753044 103.256583)
+        (xy 44.753042 103.256587)
+        (xy 44.702187 103.356394)
+        (xy 44.702184 103.3564)
+        (xy 44.699501 103.361668)
+        (xy 44.698576 103.367507)
+        (xy 44.698574 103.367514)
+        (xy 44.685462 103.450307)
+        (xy 44.685 103.453226)
+        (xy 44.685 104.064774)
+        (xy 44.685461 104.06769)
+        (xy 44.685462 104.067692)
+        (xy 44.698574 104.150485)
+        (xy 44.698575 104.15049)
+        (xy 44.699501 104.156332)
+        (xy 44.702185 104.1616)
+        (xy 44.702187 104.161605)
+        (xy 44.750402 104.25623)
+        (xy 44.755731 104.266689)
+        (xy 44.843311 104.354269)
+        (xy 44.867708 104.3667)
+        (xy 44.944663 104.405911)
+        (xy 44.953668 104.410499)
+        (xy 44.959513 104.411424)
+        (xy 44.959514 104.411425)
+        (xy 44.959546 104.41143)
+        (xy 45.045226 104.425)
+        (xy 45.50382 104.425)
+        (xy 45.506774 104.425)
+        (xy 45.598332 104.410499)
+        (xy 45.708689 104.354269)
+        (xy 45.796269 104.266689)
+        (xy 45.852499 104.156332)
+        (xy 45.867 104.064774)
+        (xy 45.867 103.453226)
+        (xy 45.852499 103.361668)
+        (xy 45.835519 103.328344)
+        (xy 45.809358 103.277)
+        (xy 45.796269 103.251311)
+        (xy 45.743026 103.198068)
+        (xy 45.726724 103.173672)
+        (xy 45.721 103.144894)
+        (xy 45.721 102.722106)
+        (xy 45.726724 102.693328)
+        (xy 45.743026 102.668932)
+        (xy 45.765146 102.646812)
+        (xy 45.796269 102.615689)
+        (xy 45.852499 102.505332)
+        (xy 45.867 102.413774)
+        (xy 45.867 101.802226)
+        (xy 45.852499 101.710668)
+        (xy 45.838401 101.683)
+        (xy 45.80729 101.621941)
+        (xy 45.796269 101.600311)
+        (xy 45.708689 101.512731)
+        (xy 45.703412 101.510042)
+        (xy 45.603605 101.459187)
+        (xy 45.6036 101.459185)
+        (xy 45.598332 101.456501)
+        (xy 45.59249 101.455575)
+        (xy 45.592485 101.455574)
+        (xy 45.509692 101.442462)
+        (xy 45.50969 101.442461)
+        (xy 45.506774 101.442)
+        (xy 45.045226 101.442)
+        (xy 45.04231 101.442461)
+        (xy 45.042307 101.442462)
+        (xy 44.959514 101.455574)
+        (xy 44.959507 101.455576)
+        (xy 44.953668 101.456501)
+        (xy 44.9484 101.459184)
+        (xy 44.948394 101.459187)
+        (xy 44.848587 101.510042)
+        (xy 44.848583 101.510044)
+        (xy 44.843311 101.512731)
+        (xy 44.839124 101.516917)
+        (xy 44.839121 101.51692)
+        (xy 44.75992 101.596121)
+        (xy 44.759917 101.596124)
+        (xy 44.755731 101.600311)
+        (xy 44.753043 101.605584)
+        (xy 44.75304 101.60559)
+        (xy 44.744709 101.621941)
+        (xy 44.716997 101.651919)
+        (xy 44.677706 101.663)
+        (xy 44.349294 101.663)
+        (xy 44.310003 101.651919)
+        (xy 44.282291 101.621941)
+        (xy 44.273959 101.60559)
+        (xy 44.273957 101.605587)
+        (xy 44.271269 101.600311)
+        (xy 44.183689 101.512731)
+        (xy 44.178412 101.510042)
+        (xy 44.078605 101.459187)
+        (xy 44.0786 101.459185)
+        (xy 44.073332 101.456501)
+        (xy 44.06749 101.455575)
+        (xy 44.067485 101.455574)
+        (xy 43.984692 101.442462)
+        (xy 43.98469 101.442461)
+        (xy 43.981774 101.442)
+        (xy 43.520226 101.442)
+        (xy 43.51731 101.442461)
+        (xy 43.517307 101.442462)
+        (xy 43.434515 101.455574)
+        (xy 43.434509 101.455575)
+        (xy 43.428668 101.456501)
+        (xy 43.423397 101.459186)
+        (xy 43.419463 101.460465)
+        (xy 43.370198 101.459495)
+        (xy 43.332109 101.428234)
+        (xy 43.321549 101.380104)
+        (xy 43.343053 101.335771)
+        (xy 43.787799 100.891025)
+        (xy 43.812195 100.874724)
+        (xy 43.840973 100.869)
+        (xy 43.97882 100.869)
+        (xy 43.981774 100.869)
+        (xy 44.073332 100.854499)
+        (xy 44.183689 100.798269)
+        (xy 44.271269 100.710689)
+        (xy 44.280435 100.692698)
+        (xy 44.306954 100.663465)
+        (xy 44.339912 100.653164)
+        (xy 44.339827 100.652711)
+        (xy 44.370261 100.646952)
+        (xy 45.381 100.646952)
+        (xy 45.381319 100.64938)
+        (xy 45.38132 100.649385)
+        (xy 45.386432 100.688211)
+        (xy 45.387539 100.696619)
+        (xy 45.389967 100.701827)
+        (xy 45.389969 100.701832)
+        (xy 45.420421 100.767136)
+        (xy 45.43836 100.805607)
+        (xy 45.523393 100.89064)
+        (xy 45.586902 100.920254)
+        (xy 45.627167 100.93903)
+        (xy 45.627168 100.93903)
+        (xy 45.632381 100.941461)
+        (xy 45.682048 100.948)
+        (xy 47.409495 100.948)
+        (xy 47.411952 100.948)
+        (xy 47.461619 100.941461)
+        (xy 47.523592 100.912563)
+        (xy 47.531137 100.909045)
+        (xy 47.562917 100.902)
+        (xy 48.171527 100.902)
+        (xy 48.200305 100.907724)
+        (xy 48.224701 100.924026)
+        (xy 48.300974 101.000299)
+        (xy 48.317276 101.024695)
+        (xy 48.323 101.053473)
+        (xy 48.323 101.361937)
+        (xy 48.31412 101.397386)
+        (xy 48.289578 101.424464)
+        (xy 48.255169 101.436775)
+        (xy 48.252882 101.437)
+        (xy 48.249188 101.437)
+        (xy 48.245572 101.437719)
+        (xy 48.245564 101.43772)
+        (xy 48.200738 101.446637)
+        (xy 48.200736 101.446637)
+        (xy 48.193475 101.448082)
+        (xy 48.187321 101.452193)
+        (xy 48.187316 101.452196)
+        (xy 48.136454 101.486182)
+        (xy 48.136451 101.486184)
+        (xy 48.130297 101.490297)
+        (xy 48.126184 101.496451)
+        (xy 48.126182 101.496454)
+        (xy 48.092196 101.547316)
+        (xy 48.092193 101.547321)
+        (xy 48.088082 101.553475)
+        (xy 48.086637 101.560736)
+        (xy 48.086637 101.560738)
+        (xy 48.07772 101.605564)
+        (xy 48.077719 101.605572)
+        (xy 48.077 101.609188)
+        (xy 48.077 101.612882)
+        (xy 48.076775 101.615169)
+        (xy 48.064464 101.649578)
+        (xy 48.037386 101.67412)
+        (xy 48.001937 101.683)
+        (xy 47.534484 101.683)
+        (xy 47.495192 101.671919)
+        (xy 47.46748 101.64194)
+        (xy 47.45729 101.621941)
+        (xy 47.446269 101.600311)
+        (xy 47.358689 101.512731)
+        (xy 47.353412 101.510042)
+        (xy 47.253605 101.459187)
+        (xy 47.2536 101.459185)
+        (xy 47.248332 101.456501)
+        (xy 47.24249 101.455575)
+        (xy 47.242485 101.455574)
+        (xy 47.159692 101.442462)
+        (xy 47.15969 101.442461)
+        (xy 47.156774 101.442)
+        (xy 46.695226 101.442)
+        (xy 46.69231 101.442461)
+        (xy 46.692307 101.442462)
+        (xy 46.609514 101.455574)
+        (xy 46.609507 101.455576)
+        (xy 46.603668 101.456501)
+        (xy 46.5984 101.459184)
+        (xy 46.598394 101.459187)
+        (xy 46.498587 101.510042)
+        (xy 46.498583 101.510044)
+        (xy 46.493311 101.512731)
+        (xy 46.489124 101.516917)
+        (xy 46.489121 101.51692)
+        (xy 46.40992 101.596121)
+        (xy 46.409917 101.596124)
+        (xy 46.405731 101.600311)
+        (xy 46.403044 101.605583)
+        (xy 46.403042 101.605587)
+        (xy 46.352187 101.705394)
+        (xy 46.352184 101.7054)
+        (xy 46.349501 101.710668)
+        (xy 46.348576 101.716507)
+        (xy 46.348574 101.716514)
+        (xy 46.335462 101.799307)
+        (xy 46.335 101.802226)
+        (xy 46.335 102.413774)
+        (xy 46.335461 102.41669)
+        (xy 46.335462 102.416692)
+        (xy 46.348574 102.499485)
+        (xy 46.348575 102.49949)
+        (xy 46.349501 102.505332)
+        (xy 46.352185 102.5106)
+        (xy 46.352187 102.510605)
+        (xy 46.403042 102.610412)
+        (xy 46.405731 102.615689)
+        (xy 46.409919 102.619877)
+        (xy 46.40992 102.619878)
+        (xy 46.458974 102.668932)
+        (xy 46.475276 102.693328)
+        (xy 46.481 102.722106)
+        (xy 46.481 103.144894)
+        (xy 46.475276 103.173672)
+        (xy 46.458974 103.198068)
+        (xy 46.40992 103.247121)
+        (xy 46.409917 103.247124)
+        (xy 46.405731 103.251311)
+        (xy 46.403044 103.256583)
+        (xy 46.403042 103.256587)
+        (xy 46.352187 103.356394)
+        (xy 46.352184 103.3564)
+        (xy 46.349501 103.361668)
+        (xy 46.348576 103.367507)
+        (xy 46.348574 103.367514)
+        (xy 46.335462 103.450307)
+        (xy 46.335 103.453226)
+        (xy 46.335 104.064774)
+        (xy 46.335461 104.06769)
+        (xy 46.335462 104.067692)
+        (xy 46.348574 104.150485)
+        (xy 46.348575 104.15049)
+        (xy 46.349501 104.156332)
+        (xy 46.352185 104.1616)
+        (xy 46.352187 104.161605)
+        (xy 46.400402 104.25623)
+        (xy 46.405731 104.266689)
+        (xy 46.493311 104.354269)
+        (xy 46.517708 104.3667)
+        (xy 46.594663 104.405911)
+        (xy 46.603668 104.410499)
+        (xy 46.609513 104.411424)
+        (xy 46.609514 104.411425)
+        (xy 46.609546 104.41143)
+        (xy 46.695226 104.425)
+        (xy 47.15382 104.425)
+        (xy 47.156774 104.425)
+        (xy 47.248332 104.410499)
+        (xy 47.358689 104.354269)
+        (xy 47.446269 104.266689)
+        (xy 47.502499 104.156332)
+        (xy 47.517 104.064774)
+        (xy 47.517 103.453226)
+        (xy 47.502499 103.361668)
+        (xy 47.485519 103.328344)
+        (xy 47.459358 103.277)
+        (xy 47.446269 103.251311)
+        (xy 47.393026 103.198068)
+        (xy 47.376724 103.173672)
+        (xy 47.371 103.144894)
+        (xy 47.371 102.722106)
+        (xy 47.376724 102.693328)
+        (xy 47.393026 102.668932)
+        (xy 47.415146 102.646812)
+        (xy 47.446269 102.615689)
+        (xy 47.448958 102.61041)
+        (xy 47.452436 102.605625)
+        (xy 47.453907 102.606694)
+        (xy 47.474811 102.584082)
+        (xy 47.514103 102.573)
+        (xy 48.001937 102.573)
+        (xy 48.037386 102.58188)
+        (xy 48.064464 102.606422)
+        (xy 48.076775 102.640831)
+        (xy 48.077 102.643116)
+        (xy 48.077 102.646812)
+        (xy 48.077719 102.650428)
+        (xy 48.07772 102.650435)
+        (xy 48.086357 102.693851)
+        (xy 48.088082 102.702525)
+        (xy 48.092194 102.70868)
+        (xy 48.092196 102.708683)
+        (xy 48.121005 102.751797)
+        (xy 48.130297 102.765703)
+        (xy 48.136454 102.769817)
+        (xy 48.187316 102.803803)
+        (xy 48.187317 102.803803)
+        (xy 48.193475 102.807918)
+        (xy 48.249188 102.819)
+        (xy 49.283116 102.819)
+        (xy 49.286812 102.819)
+        (xy 49.342525 102.807918)
+        (xy 49.405703 102.765703)
+        (xy 49.447918 102.702525)
+        (xy 49.459 102.646812)
+        (xy 49.459 101.641873)
+        (xy 49.471673 101.600094)
+        (xy 49.505422 101.572397)
+        (xy 49.548871 101.568118)
+        (xy 49.587374 101.588699)
+        (xy 49.984974 101.986299)
+        (xy 50.001276 102.010695)
+        (xy 50.007 102.039473)
+        (xy 50.007 102.275774)
+        (xy 50.007461 102.27869)
+        (xy 50.007462 102.278692)
+        (xy 50.020574 102.361485)
+        (xy 50.020575 102.36149)
+        (xy 50.021501 102.367332)
+        (xy 50.024185 102.3726)
+        (xy 50.024187 102.372605)
+        (xy 50.075042 102.472412)
+        (xy 50.077731 102.477689)
+        (xy 50.165311 102.565269)
+        (xy 50.221814 102.594059)
+        (xy 50.264875 102.616)
+        (xy 50.275668 102.621499)
+        (xy 50.281513 102.622424)
+        (xy 50.281514 102.622425)
+        (xy 50.29273 102.624201)
+        (xy 50.367226 102.636)
+        (xy 50.97582 102.636)
+        (xy 50.978774 102.636)
+        (xy 51.070332 102.621499)
+        (xy 51.180689 102.565269)
+        (xy 51.233932 102.512025)
+        (xy 51.258328 102.495724)
+        (xy 51.287106 102.49)
+        (xy 51.647649 102.49)
+        (xy 51.686941 102.501081)
+        (xy 51.714652 102.53106)
+        (xy 51.730561 102.562284)
+        (xy 51.730566 102.562291)
+        (xy 51.733254 102.567566)
+        (xy 51.826434 102.660746)
+        (xy 51.877454 102.686742)
+        (xy 51.920515 102.708683)
+        (xy 51.943847 102.720571)
+        (xy 51.949692 102.721496)
+        (xy 51.949693 102.721497)
+        (xy 51.960571 102.723219)
+        (xy 52.041263 102.736)
+        (xy 52.606736 102.735999)
+        (xy 52.704153 102.720571)
+        (xy 52.821566 102.660746)
+        (xy 52.914746 102.567566)
+        (xy 52.917435 102.562287)
+        (xy 52.917438 102.562284)
+        (xy 52.933348 102.53106)
+        (xy 52.961059 102.501081)
+        (xy 53.000351 102.49)
+        (xy 53.360894 102.49)
+        (xy 53.389672 102.495724)
+        (xy 53.414067 102.512025)
+        (xy 53.467311 102.565269)
+        (xy 53.523814 102.594059)
+        (xy 53.566875 102.616)
+        (xy 53.577668 102.621499)
+        (xy 53.583513 102.622424)
+        (xy 53.583514 102.622425)
+        (xy 53.59473 102.624201)
+        (xy 53.669226 102.636)
+        (xy 54.27782 102.636)
+        (xy 54.280774 102.636)
+        (xy 54.372332 102.621499)
+        (xy 54.482689 102.565269)
+        (xy 54.570269 102.477689)
+        (xy 54.626499 102.367332)
+        (xy 54.641 102.275774)
+        (xy 54.96 102.275774)
+        (xy 54.960461 102.27869)
+        (xy 54.960462 102.278692)
+        (xy 54.973574 102.361485)
+        (xy 54.973575 102.36149)
+        (xy 54.974501 102.367332)
+        (xy 54.977185 102.3726)
+        (xy 54.977187 102.372605)
+        (xy 55.028042 102.472412)
+        (xy 55.030731 102.477689)
+        (xy 55.118311 102.565269)
+        (xy 55.174814 102.594059)
+        (xy 55.217875 102.616)
+        (xy 55.228668 102.621499)
+        (xy 55.234513 102.622424)
+        (xy 55.234514 102.622425)
+        (xy 55.24573 102.624201)
+        (xy 55.320226 102.636)
+        (xy 55.874527 102.636)
+        (xy 55.903305 102.641724)
+        (xy 55.927701 102.658026)
+        (xy 57.238234 103.968559)
+        (xy 57.257313 104.005999)
+        (xy 57.257747 104.005859)
+        (xy 57.258636 104.008595)
+        (xy 57.259333 104.009963)
+        (xy 57.259573 104.01148)
+        (xy 57.259575 104.011485)
+        (xy 57.260501 104.017332)
+        (xy 57.263187 104.022604)
+        (xy 57.263188 104.022606)
+        (xy 57.287124 104.069583)
+        (xy 57.316731 104.127689)
+        (xy 57.404311 104.215269)
+        (xy 57.445806 104.236412)
+        (xy 57.508448 104.26833)
+        (xy 57.514668 104.271499)
+        (xy 57.520513 104.272424)
+        (xy 57.520514 104.272425)
+        (xy 57.53173 104.274201)
+        (xy 57.606226 104.286)
+        (xy 58.21482 104.286)
+        (xy 58.217774 104.286)
+        (xy 58.309332 104.271499)
+        (xy 58.419689 104.215269)
+        (xy 58.507269 104.127689)
+        (xy 58.563499 104.017332)
+        (xy 58.578 103.925774)
+        (xy 58.578 103.464226)
+        (xy 58.563499 103.372668)
+        (xy 58.544647 103.33567)
+        (xy 58.509957 103.267587)
+        (xy 58.507269 103.262311)
+        (xy 58.419689 103.174731)
+        (xy 58.414412 103.172042)
+        (xy 58.314605 103.121187)
+        (xy 58.3146 103.121185)
+        (xy 58.309332 103.118501)
+        (xy 58.30349 103.117575)
+        (xy 58.303485 103.117574)
+        (xy 58.220692 103.104462)
+        (xy 58.22069 103.104461)
+        (xy 58.217774 103.104)
+        (xy 58.21482 103.104)
+        (xy 57.663473 103.104)
+        (xy 57.634695 103.098276)
+        (xy 57.610299 103.081974)
+        (xy 56.299764 101.771439)
+        (xy 56.280689 101.733999)
+        (xy 56.280253 101.734141)
+        (xy 56.279357 101.731385)
+        (xy 56.278664 101.730024)
+        (xy 56.277499 101.722668)
+        (xy 56.274363 101.716514)
+        (xy 56.241864 101.652731)
+        (xy 56.221269 101.612311)
+        (xy 56.217082 101.608124)
+        (xy 56.214066 101.603973)
+        (xy 56.200628 101.571535)
+        (xy 56.203382 101.536532)
+        (xy 56.221726 101.506597)
+        (xy 56.535014 101.193309)
+        (xy 56.541283 101.187706)
+        (xy 56.570892 101.164095)
+        (xy 56.603182 101.116731)
+        (xy 56.604811 101.114437)
+        (xy 56.635525 101.072823)
+        (xy 56.635525 101.072822)
+        (xy 56.638875 101.068284)
+        (xy 56.640737 101.062959)
+        (xy 56.641843 101.060868)
+        (xy 56.64208 101.060474)
+        (xy 56.642264 101.060031)
+        (xy 56.64328 101.05792)
+        (xy 56.646459 101.053259)
+        (xy 56.663383 100.998389)
+        (xy 56.664227 100.995825)
+        (xy 56.680047 100.950619)
+        (xy 56.682237 100.944361)
+        (xy 56.709701 100.907869)
+        (xy 56.753216 100.894)
+        (xy 56.756116 100.894)
+        (xy 56.759812 100.894)
+        (xy 56.815525 100.882918)
+        (xy 56.878703 100.840703)
+        (xy 56.920918 100.777525)
+        (xy 56.932 100.721812)
+        (xy 56.932 99.684188)
+        (xy 56.920918 99.628475)
+        (xy 56.915283 99.620042)
+        (xy 56.882817 99.571454)
+        (xy 56.878703 99.565297)
+        (xy 56.870831 99.560037)
+        (xy 56.821683 99.527196)
+        (xy 56.82168 99.527194)
+        (xy 56.815525 99.523082)
+        (xy 56.808261 99.521637)
+        (xy 56.763437 99.512721)
+        (xy 56.763436 99.51272)
+        (xy 56.759812 99.512)
+        (xy 56.756117 99.512)
+        (xy 56.755305 99.51192)
+        (xy 56.718589 99.498001)
+        (xy 56.693893 99.467474)
+        (xy 56.687951 99.428664)
+        (xy 56.690711 99.404173)
+        (xy 56.68005 99.34783)
+        (xy 56.679579 99.345056)
+        (xy 56.675328 99.316852)
+        (xy 56.671033 99.288353)
+        (xy 56.668585 99.283271)
+        (xy 56.66789 99.281017)
+        (xy 56.667778 99.280566)
+        (xy 56.667777 99.280562)
+        (xy 56.667599 99.280132)
+        (xy 56.666819 99.277903)
+        (xy 56.665772 99.272366)
+        (xy 56.663139 99.267384)
+        (xy 56.663138 99.267381)
+        (xy 56.646381 99.235675)
+        (xy 56.638966 99.221646)
+        (xy 56.637707 99.219151)
+        (xy 56.635643 99.214866)
+        (xy 56.616323 99.174746)
+        (xy 57.2465 99.174746)
+        (xy 57.246962 99.180618)
+        (xy 57.260984 99.269151)
+        (xy 57.264597 99.280271)
+        (xy 57.318976 99.386994)
+        (xy 57.325851 99.396456)
+        (xy 57.410543 99.481148)
+        (xy 57.420005 99.488023)
+        (xy 57.526728 99.542402)
+        (xy 57.537848 99.546015)
+        (xy 57.626381 99.560037)
+        (xy 57.632254 99.5605)
+        (xy 57.775098 99.5605)
+        (xy 57.782907 99.558407)
+        (xy 57.785 99.550598)
+        (xy 57.785 99.056902)
+        (xy 57.782907 99.049092)
+        (xy 57.775098 99.047)
+        (xy 57.256402 99.047)
+        (xy 57.248592 99.049092)
+        (xy 57.2465 99.056902)
+        (xy 57.2465 99.174746)
+        (xy 56.616323 99.174746)
+        (xy 56.612829 99.167491)
+        (xy 56.608995 99.163359)
+        (xy 56.607659 99.161399)
+        (xy 56.607423 99.161007)
+        (xy 56.607129 99.160652)
+        (xy 56.605724 99.158749)
+        (xy 56.603091 99.153766)
+        (xy 56.56254 99.113215)
+        (xy 56.560589 99.11119)
+        (xy 56.546851 99.096384)
+        (xy 56.521587 99.069156)
+        (xy 56.516707 99.066338)
+        (xy 56.514852 99.064859)
+        (xy 56.508565 99.05924)
+        (xy 56.412315 98.96299)
+        (xy 56.392851 98.929279)
+        (xy 56.392852 98.890352)
+        (xy 56.412312 98.856645)
+        (xy 56.463269 98.805689)
+        (xy 56.47478 98.783098)
+        (xy 57.2465 98.783098)
+        (xy 57.248592 98.790907)
+        (xy 57.256402 98.793)
+        (xy 57.775098 98.793)
+        (xy 57.782907 98.790907)
+        (xy 57.785 98.783098)
+        (xy 57.785 98.289402)
+        (xy 57.782907 98.281592)
+        (xy 57.775098 98.2795)
+        (xy 57.632254 98.2795)
+        (xy 57.626381 98.279962)
+        (xy 57.537848 98.293984)
+        (xy 57.526728 98.297597)
+        (xy 57.420005 98.351976)
+        (xy 57.410543 98.358851)
+        (xy 57.325851 98.443543)
+        (xy 57.318976 98.453005)
+        (xy 57.264597 98.559728)
+        (xy 57.260984 98.570848)
+        (xy 57.246962 98.659381)
+        (xy 57.2465 98.665254)
+        (xy 57.2465 98.783098)
+        (xy 56.47478 98.783098)
+        (xy 56.519499 98.695332)
+        (xy 56.534 98.603774)
+        (xy 56.534 97.992226)
+        (xy 56.521026 97.910307)
+        (xy 56.520425 97.906514)
+        (xy 56.520424 97.906513)
+        (xy 56.519499 97.900668)
+        (xy 56.516797 97.895366)
+        (xy 56.473745 97.810871)
+        (xy 56.463269 97.790311)
+        (xy 56.375689 97.702731)
+        (xy 56.370412 97.700042)
+        (xy 56.270605 97.649187)
+        (xy 56.2706 97.649185)
+        (xy 56.265332 97.646501)
+        (xy 56.25949 97.645575)
+        (xy 56.259485 97.645574)
+        (xy 56.176692 97.632462)
+        (xy 56.17669 97.632461)
+        (xy 56.173774 97.632)
+        (xy 55.712226 97.632)
+        (xy 55.70931 97.632461)
+        (xy 55.709307 97.632462)
+        (xy 55.626514 97.645574)
+        (xy 55.626507 97.645576)
+        (xy 55.620668 97.646501)
+        (xy 55.6154 97.649184)
+        (xy 55.615394 97.649187)
+        (xy 55.515587 97.700042)
+        (xy 55.515583 97.700044)
+        (xy 55.510311 97.702731)
+        (xy 55.506124 97.706917)
+        (xy 55.506121 97.70692)
+        (xy 55.42692 97.786121)
+        (xy 55.426917 97.786124)
+        (xy 55.422731 97.790311)
+        (xy 55.420044 97.795583)
+        (xy 55.420042 97.795587)
+        (xy 55.369187 97.895394)
+        (xy 55.369184 97.8954)
+        (xy 55.366501 97.900668)
+        (xy 55.365576 97.906507)
+        (xy 55.365574 97.906514)
+        (xy 55.352997 97.985928)
+        (xy 55.352 97.992226)
+        (xy 55.352 98.603774)
+        (xy 55.352461 98.60669)
+        (xy 55.352462 98.606692)
+        (xy 55.365574 98.689485)
+        (xy 55.365575 98.68949)
+        (xy 55.366501 98.695332)
+        (xy 55.369185 98.7006)
+        (xy 55.369187 98.700605)
+        (xy 55.420042 98.800412)
+        (xy 55.422731 98.805689)
+        (xy 55.42692 98.809878)
+        (xy 55.475974 98.858932)
+        (xy 55.492276 98.883328)
+        (xy 55.498 98.912106)
+        (xy 55.498 99.093793)
+        (xy 55.497527 99.102212)
+        (xy 55.493919 99.134229)
+        (xy 55.493919 99.134233)
+        (xy 55.493289 99.139827)
+        (xy 55.494335 99.14536)
+        (xy 55.494336 99.145362)
+        (xy 55.503947 99.19616)
+        (xy 55.504418 99.198931)
+        (xy 55.511344 99.244884)
+        (xy 55.512967 99.255647)
+        (xy 55.515411 99.260722)
+        (xy 55.51611 99.262988)
+        (xy 55.516221 99.263435)
+        (xy 55.516394 99.263853)
+        (xy 55.517181 99.266102)
+        (xy 55.518228 99.271634)
+        (xy 55.525745 99.285857)
+        (xy 55.545022 99.322332)
+        (xy 55.546281 99.324825)
+        (xy 55.571171 99.376509)
+        (xy 55.575 99.380636)
+        (xy 55.57634 99.382601)
+        (xy 55.576575 99.382992)
+        (xy 55.576863 99.383339)
+        (xy 55.578278 99.385256)
+        (xy 55.58091 99.390235)
+        (xy 55.584894 99.394219)
+        (xy 55.621458 99.430783)
+        (xy 55.623408 99.432807)
+        (xy 55.631594 99.441629)
+        (xy 55.650567 99.479949)
+        (xy 55.645583 99.522417)
+        (xy 55.618253 99.555303)
+        (xy 55.609453 99.561183)
+        (xy 55.609451 99.561184)
+        (xy 55.603297 99.565297)
+        (xy 55.599184 99.571451)
+        (xy 55.599182 99.571454)
+        (xy 55.565196 99.622316)
+        (xy 55.565193 99.622321)
+        (xy 55.561082 99.628475)
+        (xy 55.559637 99.635736)
+        (xy 55.559637 99.635738)
+        (xy 55.550721 99.680562)
+        (xy 55.55 99.684188)
+        (xy 55.55 100.721812)
+        (xy 55.550898 100.726325)
+        (xy 55.559015 100.767136)
+        (xy 55.561082 100.777525)
+        (xy 55.579293 100.804779)
+        (xy 55.591605 100.853928)
+        (xy 55.569941 100.899732)
+        (xy 55.331995 101.137678)
+        (xy 55.32571 101.143296)
+        (xy 55.300515 101.163389)
+        (xy 55.30051 101.163394)
+        (xy 55.296108 101.166905)
+        (xy 55.292935 101.171558)
+        (xy 55.292931 101.171563)
+        (xy 55.26381 101.214275)
+        (xy 55.262206 101.216536)
+        (xy 55.228125 101.262716)
+        (xy 55.226264 101.26803)
+        (xy 55.225144 101.270151)
+        (xy 55.224919 101.270524)
+        (xy 55.224745 101.270945)
+        (xy 55.223714 101.273085)
+        (xy 55.220541 101.277741)
+        (xy 55.21888 101.283123)
+        (xy 55.21888 101.283125)
+        (xy 55.203638 101.332535)
+        (xy 55.202759 101.335204)
+        (xy 55.185679 101.384015)
+        (xy 55.185677 101.384024)
+        (xy 55.183819 101.389335)
+        (xy 55.183608 101.39496)
+        (xy 55.183164 101.397308)
+        (xy 55.183057 101.397739)
+        (xy 55.183015 101.398187)
+        (xy 55.182659 101.400543)
+        (xy 55.181 101.405927)
+        (xy 55.181 101.411561)
+        (xy 55.181 101.446707)
+        (xy 55.169919 101.485999)
+        (xy 55.139941 101.513709)
+        (xy 55.118311 101.524731)
+        (xy 55.114126 101.528915)
+        (xy 55.114123 101.528918)
+        (xy 55.03492 101.608121)
+        (xy 55.034917 101.608124)
+        (xy 55.030731 101.612311)
+        (xy 55.028044 101.617583)
+        (xy 55.028042 101.617587)
+        (xy 54.977187 101.717394)
+        (xy 54.977184 101.7174)
+        (xy 54.974501 101.722668)
+        (xy 54.973576 101.728507)
+        (xy 54.973574 101.728514)
+        (xy 54.960462 101.811307)
+        (xy 54.96 101.814226)
+        (xy 54.96 102.275774)
+        (xy 54.641 102.275774)
+        (xy 54.641 101.814226)
+        (xy 54.62788 101.731385)
+        (xy 54.627425 101.728514)
+        (xy 54.627424 101.728513)
+        (xy 54.626499 101.722668)
+        (xy 54.623363 101.716514)
+        (xy 54.590864 101.652731)
+        (xy 54.570269 101.612311)
+        (xy 54.482689 101.524731)
+        (xy 54.468545 101.517524)
+        (xy 54.377605 101.471187)
+        (xy 54.3776 101.471185)
+        (xy 54.372332 101.468501)
+        (xy 54.36649 101.467575)
+        (xy 54.366485 101.467574)
+        (xy 54.283692 101.454462)
+        (xy 54.28369 101.454461)
+        (xy 54.280774 101.454)
+        (xy 53.669226 101.454)
+        (xy 53.66631 101.454461)
+        (xy 53.666307 101.454462)
+        (xy 53.583514 101.467574)
+        (xy 53.583507 101.467576)
+        (xy 53.577668 101.468501)
+        (xy 53.5724 101.471184)
+        (xy 53.572394 101.471187)
+        (xy 53.472587 101.522042)
+        (xy 53.472583 101.522044)
+        (xy 53.467311 101.524731)
+        (xy 53.463124 101.528917)
+        (xy 53.463121 101.52892)
+        (xy 53.414068 101.577974)
+        (xy 53.389672 101.594276)
+        (xy 53.360894 101.6)
+        (xy 52.92346 101.6)
+        (xy 52.894682 101.594276)
+        (xy 52.870286 101.577974)
+        (xy 52.825755 101.533443)
+        (xy 52.821566 101.529254)
+        (xy 52.816289 101.526565)
+        (xy 52.709426 101.472115)
+        (xy 52.709422 101.472113)
+        (xy 52.704153 101.469429)
+        (xy 52.698311 101.468503)
+        (xy 52.698306 101.468502)
+        (xy 52.609655 101.454462)
+        (xy 52.609652 101.454461)
+        (xy 52.606737 101.454)
+        (xy 52.603783 101.454)
+        (xy 52.044218 101.454)
+        (xy 52.044205 101.454)
+        (xy 52.041264 101.454001)
+        (xy 52.03835 101.454462)
+        (xy 52.038343 101.454463)
+        (xy 51.949692 101.468503)
+        (xy 51.94969 101.468503)
+        (xy 51.943847 101.469429)
+        (xy 51.938577 101.472113)
+        (xy 51.938574 101.472115)
+        (xy 51.83171 101.526565)
+        (xy 51.831706 101.526567)
+        (xy 51.826434 101.529254)
+        (xy 51.822247 101.53344)
+        (xy 51.822244 101.533443)
+        (xy 51.777714 101.577974)
+        (xy 51.753318 101.594276)
+        (xy 51.72454 101.6)
+        (xy 51.287106 101.6)
+        (xy 51.258328 101.594276)
+        (xy 51.233932 101.577974)
+        (xy 51.184878 101.52892)
+        (xy 51.180689 101.524731)
+        (xy 51.166545 101.517524)
+        (xy 51.075605 101.471187)
+        (xy 51.0756 101.471185)
+        (xy 51.070332 101.468501)
+        (xy 51.06449 101.467575)
+        (xy 51.064485 101.467574)
+        (xy 50.981692 101.454462)
+        (xy 50.98169 101.454461)
+        (xy 50.978774 101.454)
+        (xy 50.97582 101.454)
+        (xy 50.742473 101.454)
+        (xy 50.713695 101.448276)
+        (xy 50.689299 101.431974)
+        (xy 50.124026 100.866701)
+        (xy 50.107724 100.842305)
+        (xy 50.102 100.813527)
+        (xy 50.102 100.646952)
+        (xy 50.331 100.646952)
+        (xy 50.331319 100.64938)
+        (xy 50.33132 100.649385)
+        (xy 50.336432 100.688211)
+        (xy 50.337539 100.696619)
+        (xy 50.339967 100.701827)
+        (xy 50.339969 100.701832)
+        (xy 50.370421 100.767136)
+        (xy 50.38836 100.805607)
+        (xy 50.473393 100.89064)
+        (xy 50.536902 100.920254)
+        (xy 50.577167 100.93903)
+        (xy 50.577168 100.93903)
+        (xy 50.582381 100.941461)
+        (xy 50.632048 100.948)
+        (xy 52.359495 100.948)
+        (xy 52.361952 100.948)
+        (xy 52.411619 100.941461)
+        (xy 52.473592 100.912563)
+        (xy 52.481137 100.909045)
+        (xy 52.512917 100.902)
+        (xy 52.675793 100.902)
+        (xy 52.684212 100.902473)
+        (xy 52.721827 100.906711)
+        (xy 52.778177 100.896048)
+        (xy 52.780933 100.89558)
+        (xy 52.837647 100.887033)
+        (xy 52.842731 100.884583)
+        (xy 52.844984 100.883889)
+        (xy 52.845436 100.883777)
+        (xy 52.845878 100.883594)
+        (xy 52.848087 100.88282)
+        (xy 52.853634 100.881772)
+        (xy 52.904348 100.854967)
+        (xy 52.906825 100.853718)
+        (xy 52.958509 100.828829)
+        (xy 52.962641 100.824993)
+        (xy 52.964594 100.823663)
+        (xy 52.964991 100.823423)
+        (xy 52.965355 100.823122)
+        (xy 52.967246 100.821726)
+        (xy 52.972235 100.81909)
+        (xy 52.977346 100.813977)
+        (xy 52.978797 100.813202)
+        (xy 52.980759 100.811755)
+        (xy 52.98097 100.81204)
+        (xy 53.015849 100.793394)
+        (xy 53.0593 100.797671)
+        (xy 53.093051 100.825369)
+        (xy 53.096996 100.831274)
+        (xy 53.103297 100.840703)
+        (xy 53.109454 100.844817)
+        (xy 53.160316 100.878803)
+        (xy 53.160317 100.878803)
+        (xy 53.166475 100.882918)
+        (xy 53.222188 100.894)
+        (xy 54.256116 100.894)
+        (xy 54.259812 100.894)
+        (xy 54.315525 100.882918)
+        (xy 54.378703 100.840703)
+        (xy 54.420918 100.777525)
+        (xy 54.432 100.721812)
+        (xy 54.432 99.684188)
+        (xy 54.420918 99.628475)
+        (xy 54.415283 99.620042)
+        (xy 54.382817 99.571454)
+        (xy 54.378703 99.565297)
+        (xy 54.370831 99.560037)
+        (xy 54.321683 99.527196)
+        (xy 54.32168 99.527194)
+        (xy 54.315525 99.523082)
+        (xy 54.308261 99.521637)
+        (xy 54.289602 99.517925)
+        (xy 54.259812 99.512)
+        (xy 53.222188 99.512)
+        (xy 53.218563 99.51272)
+        (xy 53.218563 99.512721)
+        (xy 53.173738 99.521637)
+        (xy 53.173736 99.521637)
+        (xy 53.166475 99.523082)
+        (xy 53.160321 99.527193)
+        (xy 53.160316 99.527196)
+        (xy 53.109454 99.561182)
+        (xy 53.109451 99.561184)
+        (xy 53.103297 99.565297)
+        (xy 53.099184 99.571451)
+        (xy 53.099182 99.571454)
+        (xy 53.065196 99.622316)
+        (xy 53.065193 99.622321)
+        (xy 53.061082 99.628475)
+        (xy 53.059637 99.635736)
+        (xy 53.059637 99.635738)
+        (xy 53.050721 99.680562)
+        (xy 53.05 99.684188)
+        (xy 53.05 99.687882)
+        (xy 53.04992 99.688694)
+        (xy 53.036002 99.72541)
+        (xy 53.005476 99.750105)
+        (xy 52.966663 99.756048)
+        (xy 52.947771 99.753919)
+        (xy 52.947766 99.753919)
+        (xy 52.942173 99.753289)
+        (xy 52.936639 99.754335)
+        (xy 52.936636 99.754336)
+        (xy 52.885837 99.763947)
+        (xy 52.883067 99.764418)
+        (xy 52.831924 99.772127)
+        (xy 52.831922 99.772127)
+        (xy 52.826353 99.772967)
+        (xy 52.821279 99.775409)
+        (xy 52.818993 99.776115)
+        (xy 52.818563 99.776221)
+        (xy 52.818138 99.776398)
+        (xy 52.815901 99.77718)
+        (xy 52.810366 99.778228)
+        (xy 52.805391 99.780857)
+        (xy 52.805383 99.78086)
+        (xy 52.759653 99.805028)
+        (xy 52.757147 99.806293)
+        (xy 52.710565 99.828727)
+        (xy 52.710562 99.828728)
+        (xy 52.705491 99.831171)
+        (xy 52.701363 99.834999)
+        (xy 52.699392 99.836344)
+        (xy 52.699007 99.836575)
+        (xy 52.69867 99.836855)
+        (xy 52.696738 99.83828)
+        (xy 52.691765 99.84091)
+        (xy 52.687785 99.844889)
+        (xy 52.687782 99.844892)
+        (xy 52.651213 99.88146)
+        (xy 52.649191 99.883408)
+        (xy 52.611284 99.918582)
+        (xy 52.611281 99.918584)
+        (xy 52.607156 99.922413)
+        (xy 52.604341 99.927287)
+        (xy 52.602859 99.929146)
+        (xy 52.597243 99.93543)
+        (xy 52.550139 99.982535)
+        (xy 52.510023 100.003418)
+        (xy 52.465184 99.997516)
+        (xy 52.421492 99.977143)
+        (xy 52.411619 99.972539)
+        (xy 52.405917 99.971788)
+        (xy 52.405916 99.971788)
+        (xy 52.364385 99.96632)
+        (xy 52.36438 99.966319)
+        (xy 52.361952 99.966)
+        (xy 50.632048 99.966)
+        (xy 50.62962 99.966319)
+        (xy 50.629614 99.96632)
+        (xy 50.588083 99.971788)
+        (xy 50.588081 99.971788)
+        (xy 50.582381 99.972539)
+        (xy 50.577174 99.974966)
+        (xy 50.577167 99.974969)
+        (xy 50.479354 100.02058)
+        (xy 50.479352 100.020581)
+        (xy 50.473393 100.02336)
+        (xy 50.468743 100.028009)
+        (xy 50.46874 100.028012)
+        (xy 50.393012 100.10374)
+        (xy 50.393009 100.103743)
+        (xy 50.38836 100.108393)
+        (xy 50.385581 100.114352)
+        (xy 50.38558 100.114354)
+        (xy 50.339969 100.212167)
+        (xy 50.339966 100.212174)
+        (xy 50.337539 100.217381)
+        (xy 50.336788 100.223081)
+        (xy 50.336788 100.223083)
+        (xy 50.331905 100.260175)
+        (xy 50.331 100.267048)
+        (xy 50.331 100.646952)
+        (xy 50.102 100.646952)
+        (xy 50.102 99.376952)
+        (xy 50.331 99.376952)
+        (xy 50.331319 99.37938)
+        (xy 50.33132 99.379385)
+        (xy 50.33649 99.41865)
+        (xy 50.337539 99.426619)
+        (xy 50.339967 99.431827)
+        (xy 50.339969 99.431832)
+        (xy 50.377315 99.51192)
+        (xy 50.38836 99.535607)
+        (xy 50.473393 99.62064)
+        (xy 50.528815 99.646483)
+        (xy 50.577167 99.66903)
+        (xy 50.577168 99.66903)
+        (xy 50.582381 99.671461)
+        (xy 50.632048 99.678)
+        (xy 52.359495 99.678)
+        (xy 52.361952 99.678)
+        (xy 52.411619 99.671461)
+        (xy 52.481136 99.639045)
+        (xy 52.512917 99.632)
+        (xy 52.548793 99.632)
+        (xy 52.557212 99.632473)
+        (xy 52.594827 99.636711)
+        (xy 52.651177 99.626048)
+        (xy 52.653933 99.62558)
+        (xy 52.710647 99.617033)
+        (xy 52.715731 99.614583)
+        (xy 52.717984 99.613889)
+        (xy 52.718436 99.613777)
+        (xy 52.718878 99.613594)
+        (xy 52.721087 99.61282)
+        (xy 52.726634 99.611772)
+        (xy 52.777348 99.584967)
+        (xy 52.779825 99.583718)
+        (xy 52.831509 99.558829)
+        (xy 52.835641 99.554993)
+        (xy 52.837594 99.553663)
+        (xy 52.837991 99.553423)
+        (xy 52.838355 99.553122)
+        (xy 52.840246 99.551726)
+        (xy 52.845235 99.54909)
+        (xy 52.885822 99.508501)
+        (xy 52.887766 99.506628)
+        (xy 52.929844 99.467587)
+        (xy 52.932664 99.4627)
+        (xy 52.934137 99.460854)
+        (xy 52.939742 99.454581)
+        (xy 53.629301 98.765023)
+        (xy 53.653695 98.748724)
+        (xy 53.682473 98.743)
+        (xy 53.694706 98.743)
+        (xy 53.733997 98.754081)
+        (xy 53.761709 98.784059)
+        (xy 53.77004 98.800409)
+        (xy 53.770042 98.800412)
+        (xy 53.772731 98.805689)
+        (xy 53.860311 98.893269)
+        (xy 53.900368 98.913679)
+        (xy 53.960134 98.944132)
+        (xy 53.970668 98.949499)
+        (xy 53.976513 98.950424)
+        (xy 53.976514 98.950425)
+        (xy 53.98773 98.952201)
+        (xy 54.062226 98.964)
+        (xy 54.52082 98.964)
+        (xy 54.523774 98.964)
+        (xy 54.615332 98.949499)
+        (xy 54.725689 98.893269)
+        (xy 54.813269 98.805689)
+        (xy 54.869499 98.695332)
+        (xy 54.884 98.603774)
+        (xy 54.884 97.992226)
+        (xy 54.871026 97.910307)
+        (xy 54.870425 97.906514)
+        (xy 54.870424 97.906513)
+        (xy 54.869499 97.900668)
+        (xy 54.866797 97.895366)
+        (xy 54.823745 97.810871)
+        (xy 54.813269 97.790311)
+        (xy 54.725689 97.702731)
+        (xy 54.720412 97.700042)
+        (xy 54.620605 97.649187)
+        (xy 54.6206 97.649185)
+        (xy 54.615332 97.646501)
+        (xy 54.60949 97.645575)
+        (xy 54.609485 97.645574)
+        (xy 54.526692 97.632462)
+        (xy 54.52669 97.632461)
+        (xy 54.523774 97.632)
+        (xy 54.062226 97.632)
+        (xy 54.05931 97.632461)
+        (xy 54.059307 97.632462)
+        (xy 53.976514 97.645574)
+        (xy 53.976507 97.645576)
+        (xy 53.970668 97.646501)
+        (xy 53.9654 97.649184)
+        (xy 53.965394 97.649187)
+        (xy 53.865587 97.700042)
+        (xy 53.865583 97.700044)
+        (xy 53.860311 97.702731)
+        (xy 53.856124 97.706917)
+        (xy 53.856121 97.70692)
+        (xy 53.77692 97.786121)
+        (xy 53.776917 97.786124)
+        (xy 53.772731 97.790311)
+        (xy 53.770043 97.795584)
+        (xy 53.77004 97.79559)
+        (xy 53.761709 97.811941)
+        (xy 53.733997 97.841919)
+        (xy 53.694706 97.853)
+        (xy 53.496207 97.853)
+        (xy 53.487788 97.852527)
+        (xy 53.45577 97.848919)
+        (xy 53.455765 97.848919)
+        (xy 53.450173 97.848289)
+        (xy 53.444639 97.849335)
+        (xy 53.444636 97.849336)
+        (xy 53.393837 97.858947)
+        (xy 53.391067 97.859418)
+        (xy 53.339924 97.867127)
+        (xy 53.339922 97.867127)
+        (xy 53.334353 97.867967)
+        (xy 53.329279 97.870409)
+        (xy 53.326993 97.871115)
+        (xy 53.326563 97.871221)
+        (xy 53.326138 97.871398)
+        (xy 53.323901 97.87218)
+        (xy 53.318366 97.873228)
+        (xy 53.313391 97.875857)
+        (xy 53.313383 97.87586)
+        (xy 53.267653 97.900028)
+        (xy 53.265147 97.901293)
+        (xy 53.218565 97.923727)
+        (xy 53.218562 97.923728)
+        (xy 53.213491 97.926171)
+        (xy 53.209363 97.929999)
+        (xy 53.207392 97.931344)
+        (xy 53.207007 97.931575)
+        (xy 53.20667 97.931855)
+        (xy 53.204738 97.93328)
+        (xy 53.199765 97.93591)
+        (xy 53.195785 97.939889)
+        (xy 53.195782 97.939892)
+        (xy 53.159213 97.97646)
+        (xy 53.157191 97.978408)
+        (xy 53.119281 98.013584)
+        (xy 53.119276 98.013589)
+        (xy 53.115156 98.017413)
+        (xy 53.112343 98.022283)
+        (xy 53.110856 98.024149)
+        (xy 53.105239 98.030434)
+        (xy 52.456855 98.678818)
+        (xy 52.427854 98.696853)
+        (xy 52.393866 98.700201)
+        (xy 52.364387 98.69632)
+        (xy 52.364378 98.696319)
+        (xy 52.361952 98.696)
+        (xy 50.632048 98.696)
+        (xy 50.62962 98.696319)
+        (xy 50.629614 98.69632)
+        (xy 50.588083 98.701788)
+        (xy 50.588081 98.701788)
+        (xy 50.582381 98.702539)
+        (xy 50.577174 98.704966)
+        (xy 50.577167 98.704969)
+        (xy 50.479354 98.75058)
+        (xy 50.479352 98.750581)
+        (xy 50.473393 98.75336)
+        (xy 50.468743 98.758009)
+        (xy 50.46874 98.758012)
+        (xy 50.393012 98.83374)
+        (xy 50.393009 98.833743)
+        (xy 50.38836 98.838393)
+        (xy 50.385581 98.844352)
+        (xy 50.38558 98.844354)
+        (xy 50.339969 98.942167)
+        (xy 50.339966 98.942174)
+        (xy 50.337539 98.947381)
+        (xy 50.336788 98.953081)
+        (xy 50.336788 98.953083)
+        (xy 50.331725 98.991545)
+        (xy 50.331 98.997048)
+        (xy 50.331 99.376952)
+        (xy 50.102 99.376952)
+        (xy 50.102 98.640473)
+        (xy 50.107724 98.611695)
+        (xy 50.124026 98.587299)
+        (xy 50.327299 98.384026)
+        (xy 50.351695 98.367724)
+        (xy 50.380473 98.362)
+        (xy 50.481083 98.362)
+        (xy 50.512863 98.369045)
+        (xy 50.582381 98.401461)
+        (xy 50.632048 98.408)
+        (xy 52.359495 98.408)
+        (xy 52.361952 98.408)
+        (xy 52.411619 98.401461)
+        (xy 52.520607 98.35064)
+        (xy 52.60564 98.265607)
+        (xy 52.656461 98.156619)
+        (xy 52.663 98.106952)
+        (xy 52.663 97.727048)
+        (xy 52.656461 97.677381)
+        (xy 52.652948 97.669848)
+        (xy 52.626152 97.612383)
+        (xy 52.60564 97.568393)
+        (xy 52.520607 97.48336)
+        (xy 52.495231 97.471527)
+        (xy 52.416832 97.434969)
+        (xy 52.416827 97.434967)
+        (xy 52.411619 97.432539)
+        (xy 52.405917 97.431788)
+        (xy 52.405916 97.431788)
+        (xy 52.364385 97.42632)
+        (xy 52.36438 97.426319)
+        (xy 52.361952 97.426)
+        (xy 50.632048 97.426)
+        (xy 50.62962 97.426319)
+        (xy 50.629614 97.42632)
+        (xy 50.588083 97.431788)
+        (xy 50.588081 97.431788)
+        (xy 50.582381 97.432539)
+        (xy 50.577168 97.434969)
+        (xy 50.577167 97.43497)
+        (xy 50.512863 97.464955)
+        (xy 50.481083 97.472)
+        (xy 50.194198 97.472)
+        (xy 50.185779 97.471527)
+        (xy 50.15377 97.46792)
+        (xy 50.153765 97.46792)
+        (xy 50.148173 97.46729)
+        (xy 50.142639 97.468336)
+        (xy 50.142636 97.468337)
+        (xy 50.091867 97.477942)
+        (xy 50.089098 97.478413)
+        (xy 50.037918 97.486128)
+        (xy 50.037916 97.486128)
+        (xy 50.032353 97.486967)
+        (xy 50.027282 97.489408)
+        (xy 50.024984 97.490117)
+        (xy 50.024566 97.49022)
+        (xy 50.024143 97.490396)
+        (xy 50.021897 97.491181)
+        (xy 50.016366 97.492229)
+        (xy 50.011392 97.494857)
+        (xy 50.011388 97.494859)
+        (xy 49.965677 97.519017)
+        (xy 49.963171 97.520282)
+        (xy 49.916564 97.542727)
+        (xy 49.916559 97.542729)
+        (xy 49.911491 97.545171)
+        (xy 49.907364 97.548999)
+        (xy 49.905392 97.550344)
+        (xy 49.905007 97.550575)
+        (xy 49.90467 97.550855)
+        (xy 49.902738 97.55228)
+        (xy 49.897765 97.55491)
+        (xy 49.893785 97.558889)
+        (xy 49.893782 97.558892)
+        (xy 49.857213 97.59546)
+        (xy 49.855191 97.597408)
+        (xy 49.817281 97.632584)
+        (xy 49.817276 97.632589)
+        (xy 49.813156 97.636413)
+        (xy 49.810343 97.641283)
+        (xy 49.808856 97.643149)
+        (xy 49.803239 97.649434)
+        (xy 49.362995 98.089678)
+        (xy 49.35671 98.095296)
+        (xy 49.331515 98.115389)
+        (xy 49.33151 98.115394)
+        (xy 49.327108 98.118905)
+        (xy 49.323935 98.123558)
+        (xy 49.323931 98.123563)
+        (xy 49.29481 98.166275)
+        (xy 49.293206 98.168536)
+        (xy 49.259125 98.214716)
+        (xy 49.257264 98.22003)
+        (xy 49.256144 98.222151)
+        (xy 49.255919 98.222524)
+        (xy 49.255745 98.222945)
+        (xy 49.254714 98.225085)
+        (xy 49.251541 98.229741)
+        (xy 49.24988 98.235123)
+        (xy 49.24988 98.235125)
+        (xy 49.234638 98.284535)
+        (xy 49.233759 98.287204)
+        (xy 49.216679 98.336015)
+        (xy 49.216677 98.336024)
+        (xy 49.214819 98.341335)
+        (xy 49.214608 98.34696)
+        (xy 49.214164 98.349308)
+        (xy 49.214057 98.349739)
+        (xy 49.214015 98.350187)
+        (xy 49.213659 98.352543)
+        (xy 49.212 98.357927)
+        (xy 49.212 98.363561)
+        (xy 49.212 98.415293)
+        (xy 49.211947 98.418104)
+        (xy 49.210014 98.469755)
+        (xy 49.210014 98.469759)
+        (xy 49.209804 98.475386)
+        (xy 49.211261 98.480826)
+        (xy 49.211527 98.483181)
+        (xy 49.212 98.491599)
+        (xy 49.212 100.470667)
+        (xy 49.198933 100.513029)
+        (xy 49.164274 100.540669)
+        (xy 49.120067 100.543982)
+        (xy 49.081675 100.521816)
+        (xy 49.05242 100.490287)
+        (xy 49.048587 100.486156)
+        (xy 49.043707 100.483338)
+        (xy 49.041852 100.481859)
+        (xy 49.035565 100.47624)
+        (xy 48.722321 100.162996)
+        (xy 48.716701 100.156708)
+        (xy 48.696611 100.131516)
+        (xy 48.696608 100.131513)
+        (xy 48.693095 100.127108)
+        (xy 48.688438 100.123932)
+        (xy 48.688435 100.12393)
+        (xy 48.645731 100.094814)
+        (xy 48.64344 100.093188)
+        (xy 48.601822 100.062473)
+        (xy 48.601816 100.06247)
+        (xy 48.597284 100.059125)
+        (xy 48.591965 100.057263)
+        (xy 48.589862 100.056152)
+        (xy 48.589476 100.055919)
+        (xy 48.589052 100.055744)
+        (xy 48.586913 100.054714)
+        (xy 48.582259 100.051541)
+        (xy 48.576876 100.04988)
+        (xy 48.576875 100.04988)
+        (xy 48.527471 100.03464)
+        (xy 48.524802 100.033761)
+        (xy 48.475988 100.016681)
+        (xy 48.475984 100.01668)
+        (xy 48.470665 100.014819)
+        (xy 48.465031 100.014607)
+        (xy 48.462702 100.014167)
+        (xy 48.462256 100.014056)
+        (xy 48.461817 100.014015)
+        (xy 48.459451 100.013658)
+        (xy 48.454073 100.012)
+        (xy 48.448441 100.012)
+        (xy 48.396707 100.012)
+        (xy 48.393896 100.011947)
+        (xy 48.342244 100.010014)
+        (xy 48.342239 100.010014)
+        (xy 48.336614 100.009804)
+        (xy 48.331173 100.011261)
+        (xy 48.328819 100.011527)
+        (xy 48.320401 100.012)
+        (xy 47.562917 100.012)
+        (xy 47.531137 100.004955)
+        (xy 47.471492 99.977143)
+        (xy 47.461619 99.972539)
+        (xy 47.455917 99.971788)
+        (xy 47.455916 99.971788)
+        (xy 47.414385 99.96632)
+        (xy 47.41438 99.966319)
+        (xy 47.411952 99.966)
+        (xy 45.682048 99.966)
+        (xy 45.67962 99.966319)
+        (xy 45.679614 99.96632)
+        (xy 45.638083 99.971788)
+        (xy 45.638081 99.971788)
+        (xy 45.632381 99.972539)
+        (xy 45.627174 99.974966)
+        (xy 45.627167 99.974969)
+        (xy 45.529354 100.02058)
+        (xy 45.529352 100.020581)
+        (xy 45.523393 100.02336)
+        (xy 45.518743 100.028009)
+        (xy 45.51874 100.028012)
+        (xy 45.443012 100.10374)
+        (xy 45.443009 100.103743)
+        (xy 45.43836 100.108393)
+        (xy 45.435581 100.114352)
+        (xy 45.43558 100.114354)
+        (xy 45.389969 100.212167)
+        (xy 45.389966 100.212174)
+        (xy 45.387539 100.217381)
+        (xy 45.386788 100.223081)
+        (xy 45.386788 100.223083)
+        (xy 45.381905 100.260175)
+        (xy 45.381 100.267048)
+        (xy 45.381 100.646952)
+        (xy 44.370261 100.646952)
+        (xy 44.396177 100.642048)
+        (xy 44.398933 100.64158)
+        (xy 44.455647 100.633033)
+        (xy 44.460731 100.630583)
+        (xy 44.462984 100.629889)
+        (xy 44.463436 100.629777)
+        (xy 44.463878 100.629594)
+        (xy 44.466087 100.62882)
+        (xy 44.471634 100.627772)
+        (xy 44.522348 100.600967)
+        (xy 44.524825 100.599718)
+        (xy 44.576509 100.574829)
+        (xy 44.580641 100.570993)
+        (xy 44.582594 100.569663)
+        (xy 44.582991 100.569423)
+        (xy 44.583355 100.569122)
+        (xy 44.585246 100.567726)
+        (xy 44.590235 100.56509)
+        (xy 44.630822 100.524501)
+        (xy 44.632766 100.522628)
+        (xy 44.674844 100.483587)
+        (xy 44.677664 100.4787)
+        (xy 44.679137 100.476854)
+        (xy 44.68475 100.470573)
+        (xy 45.493862 99.661462)
+        (xy 45.533975 99.640581)
+        (xy 45.578814 99.646483)
+        (xy 45.632381 99.671461)
+        (xy 45.682048 99.678)
+        (xy 47.409495 99.678)
+        (xy 47.411952 99.678)
+        (xy 47.461619 99.671461)
+        (xy 47.570607 99.62064)
+        (xy 47.65564 99.535607)
+        (xy 47.706461 99.426619)
+        (xy 47.713 99.376952)
+        (xy 47.713 98.997048)
+        (xy 47.706461 98.947381)
+        (xy 47.702422 98.93872)
+        (xy 47.682482 98.895957)
+        (xy 47.65564 98.838393)
+        (xy 47.570607 98.75336)
+        (xy 47.556431 98.746749)
+        (xy 47.466832 98.704969)
+        (xy 47.466827 98.704967)
+        (xy 47.461619 98.702539)
+        (xy 47.455917 98.701788)
+        (xy 47.455916 98.701788)
+        (xy 47.414385 98.69632)
+        (xy 47.41438 98.696319)
+        (xy 47.411952 98.696)
+        (xy 45.682048 98.696)
+        (xy 45.67962 98.696319)
+        (xy 45.679614 98.69632)
+        (xy 45.638083 98.701788)
+        (xy 45.638081 98.701788)
+        (xy 45.632381 98.702539)
+        (xy 45.627168 98.704969)
+        (xy 45.627167 98.70497)
+        (xy 45.562863 98.734955)
+        (xy 45.531083 98.742)
+        (xy 45.368207 98.742)
+        (xy 45.359788 98.741527)
+        (xy 45.32777 98.737919)
+        (xy 45.327765 98.737919)
+        (xy 45.322173 98.737289)
+        (xy 45.316639 98.738335)
+        (xy 45.316636 98.738336)
+        (xy 45.265837 98.747947)
+        (xy 45.263067 98.748418)
+        (xy 45.211924 98.756127)
+        (xy 45.211922 98.756127)
+        (xy 45.206353 98.756967)
+        (xy 45.201279 98.759409)
+        (xy 45.198993 98.760115)
+        (xy 45.198563 98.760221)
+        (xy 45.198138 98.760398)
+        (xy 45.195901 98.76118)
+        (xy 45.190366 98.762228)
+        (xy 45.185391 98.764857)
+        (xy 45.185383 98.76486)
+        (xy 45.139653 98.789028)
+        (xy 45.137147 98.790293)
+        (xy 45.090565 98.812727)
+        (xy 45.090562 98.812728)
+        (xy 45.085491 98.815171)
+        (xy 45.081363 98.818999)
+        (xy 45.079392 98.820344)
+        (xy 45.079007 98.820575)
+        (xy 45.07867 98.820855)
+        (xy 45.076738 98.82228)
+        (xy 45.071765 98.82491)
+        (xy 45.067785 98.828889)
+        (xy 45.067782 98.828892)
+        (xy 45.031213 98.86546)
+        (xy 45.029191 98.867408)
+        (xy 44.991281 98.902584)
+        (xy 44.991276 98.902589)
+        (xy 44.987156 98.906413)
+        (xy 44.984343 98.911283)
+        (xy 44.982856 98.913149)
+        (xy 44.977239 98.919434)
+        (xy 44.289403 99.60727)
+        (xy 44.259467 99.625616)
+        (xy 44.224464 99.62837)
+        (xy 44.192026 99.614933)
+        (xy 44.187875 99.611917)
+        (xy 44.183689 99.607731)
+        (xy 44.137745 99.584321)
+        (xy 44.078605 99.554187)
+        (xy 44.0786 99.554185)
+        (xy 44.073332 99.551501)
+        (xy 44.06749 99.550575)
+        (xy 44.067485 99.550574)
+        (xy 43.984692 99.537462)
+        (xy 43.98469 99.537461)
+        (xy 43.981774 99.537)
+        (xy 43.520226 99.537)
+        (xy 43.51731 99.537461)
+        (xy 43.517307 99.537462)
+        (xy 43.434514 99.550574)
+        (xy 43.434507 99.550576)
+        (xy 43.428668 99.551501)
+        (xy 43.4234 99.554184)
+        (xy 43.423394 99.554187)
+        (xy 43.323587 99.605042)
+        (xy 43.323583 99.605044)
+        (xy 43.318311 99.607731)
+        (xy 43.314124 99.611917)
+        (xy 43.314121 99.61192)
+        (xy 43.23492 99.691121)
+        (xy 43.234917 99.691124)
+        (xy 43.230731 99.695311)
+        (xy 43.228044 99.700583)
+        (xy 43.228042 99.700587)
+        (xy 43.177187 99.800394)
+        (xy 43.177184 99.8004)
+        (xy 43.174501 99.805668)
+        (xy 43.173576 99.811507)
+        (xy 43.173574 99.811514)
+        (xy 43.161461 99.888)
+        (xy 43.16 99.897226)
+        (xy 43.16 99.90018)
+        (xy 43.16 100.229027)
+        (xy 43.154276 100.257805)
+        (xy 43.137976 100.282198)
+        (xy 42.972343 100.447832)
+        (xy 42.814364 100.605811)
+        (xy 42.772954 100.62691)
+        (xy 42.72705 100.61964)
+        (xy 42.694186 100.586776)
+        (xy 42.686916 100.540872)
+        (xy 42.688585 100.530336)
+        (xy 42.692 100.508774)
+        (xy 42.692 99.897226)
+        (xy 42.677499 99.805668)
+        (xy 42.674151 99.799098)
+        (xy 42.631484 99.715359)
+        (xy 42.621269 99.695311)
+        (xy 42.568026 99.642068)
+        (xy 42.551724 99.617672)
+        (xy 42.546 99.588894)
+        (xy 42.546 99.039106)
+        (xy 42.551724 99.010328)
+        (xy 42.568026 98.985932)
+        (xy 42.590968 98.96299)
+        (xy 42.621269 98.932689)
+        (xy 42.677499 98.822332)
+        (xy 42.692 98.730774)
+        (xy 42.692 98.727779)
+        (xy 43.160501 98.727779)
+        (xy 43.160963 98.733654)
+        (xy 43.174057 98.816328)
+        (xy 43.177669 98.827447)
+        (xy 43.228452 98.927114)
+        (xy 43.23533 98.93658)
+        (xy 43.314419 99.015669)
+        (xy 43.323885 99.022547)
+        (xy 43.423551 99.07333)
+        (xy 43.434671 99.076943)
+        (xy 43.517346 99.090037)
+        (xy 43.523219 99.0905)
+        (xy 43.614098 99.0905)
+        (xy 43.621907 99.088407)
+        (xy 43.624 99.080598)
+        (xy 43.624 99.080597)
+        (xy 43.878 99.080597)
+        (xy 43.880092 99.088406)
+        (xy 43.887902 99.090499)
+        (xy 43.978779 99.090499)
+        (xy 43.984654 99.090036)
+        (xy 44.067328 99.076942)
+        (xy 44.078447 99.07333)
+        (xy 44.178114 99.022547)
+        (xy 44.18758 99.015669)
+        (xy 44.266669 98.93658)
+        (xy 44.273547 98.927114)
+        (xy 44.32433 98.827448)
+        (xy 44.327943 98.816328)
+        (xy 44.341037 98.733653)
+        (xy 44.3415 98.727781)
+        (xy 44.3415 98.561902)
+        (xy 44.339407 98.554092)
+        (xy 44.331598 98.552)
+        (xy 43.887902 98.552)
+        (xy 43.880092 98.554092)
+        (xy 43.878 98.561902)
+        (xy 43.878 99.080597)
+        (xy 43.624 99.080597)
+        (xy 43.624 98.561902)
+        (xy 43.621907 98.554092)
+        (xy 43.614098 98.552)
+        (xy 43.170403 98.552)
+        (xy 43.162593 98.554092)
+        (xy 43.160501 98.561902)
+        (xy 43.160501 98.727779)
+        (xy 42.692 98.727779)
+        (xy 42.692 98.288098)
+        (xy 43.1605 98.288098)
+        (xy 43.162592 98.295907)
+        (xy 43.170402 98.298)
+        (xy 43.614098 98.298)
+        (xy 43.621907 98.295907)
+        (xy 43.624 98.288098)
+        (xy 43.878 98.288098)
+        (xy 43.880092 98.295907)
+        (xy 43.887902 98.298)
+        (xy 44.331597 98.298)
+        (xy 44.339406 98.295907)
+        (xy 44.341499 98.288098)
+        (xy 44.341499 98.122221)
+        (xy 44.341036 98.116345)
+        (xy 44.339151 98.104441)
+        (xy 45.381501 98.104441)
+        (xy 45.381821 98.109336)
+        (xy 45.387276 98.150779)
+        (xy 45.390461 98.161705)
+        (xy 45.435993 98.259349)
+        (xy 45.443431 98.269971)
+        (xy 45.519028 98.345568)
+        (xy 45.52965 98.353006)
+        (xy 45.627298 98.39854)
+        (xy 45.638215 98.401722)
+        (xy 45.679663 98.407179)
+        (xy 45.684557 98.4075)
+        (xy 46.410098 98.4075)
+        (xy 46.417907 98.405407)
+        (xy 46.42 98.397598)
+        (xy 46.42 98.397597)
+        (xy 46.674 98.397597)
+        (xy 46.676092 98.405406)
+        (xy 46.683902 98.407499)
+        (xy 47.409441 98.407499)
+        (xy 47.414336 98.407178)
+        (xy 47.455779 98.401723)
+        (xy 47.466705 98.398538)
+        (xy 47.564349 98.353006)
+        (xy 47.574971 98.345568)
+        (xy 47.650568 98.269971)
+        (xy 47.658006 98.259349)
+        (xy 47.70354 98.161701)
+        (xy 47.706722 98.150784)
+        (xy 47.712179 98.109336)
+        (xy 47.7125 98.104443)
+        (xy 47.7125 98.053902)
+        (xy 47.710407 98.046092)
+        (xy 47.702598 98.044)
+        (xy 46.683902 98.044)
+        (xy 46.676092 98.046092)
+        (xy 46.674 98.053902)
+        (xy 46.674 98.397597)
+        (xy 46.42 98.397597)
+        (xy 46.42 98.053902)
+        (xy 46.417907 98.046092)
+        (xy 46.410098 98.044)
+        (xy 45.391403 98.044)
+        (xy 45.383593 98.046092)
+        (xy 45.381501 98.053902)
+        (xy 45.381501 98.104441)
+        (xy 44.339151 98.104441)
+        (xy 44.327942 98.033671)
+        (xy 44.32433 98.022552)
+        (xy 44.273547 97.922885)
+        (xy 44.266669 97.913419)
+        (xy 44.18758 97.83433)
+        (xy 44.178114 97.827452)
+        (xy 44.085178 97.780098)
+        (xy 45.3815 97.780098)
+        (xy 45.383592 97.787907)
+        (xy 45.391402 97.79)
+        (xy 46.410098 97.79)
+        (xy 46.417907 97.787907)
+        (xy 46.42 97.780098)
+        (xy 46.674 97.780098)
+        (xy 46.676092 97.787907)
+        (xy 46.683902 97.79)
+        (xy 47.702597 97.79)
+        (xy 47.710406 97.787907)
+        (xy 47.712499 97.780098)
+        (xy 47.712499 97.729559)
+        (xy 47.712178 97.724663)
+        (xy 47.706723 97.68322)
+        (xy 47.703538 97.672294)
+        (xy 47.658006 97.57465)
+        (xy 47.650568 97.564028)
+        (xy 47.574971 97.488431)
+        (xy 47.564349 97.480993)
+        (xy 47.466701 97.435459)
+        (xy 47.455784 97.432277)
+        (xy 47.414336 97.42682)
+        (xy 47.409443 97.4265)
+        (xy 46.683902 97.4265)
+        (xy 46.676092 97.428592)
+        (xy 46.674 97.436402)
+        (xy 46.674 97.780098)
+        (xy 46.42 97.780098)
+        (xy 46.42 97.436403)
+        (xy 46.417907 97.428593)
+        (xy 46.410098 97.426501)
+        (xy 45.684559 97.426501)
+        (xy 45.679663 97.426821)
+        (xy 45.63822 97.432276)
+        (xy 45.627294 97.435461)
+        (xy 45.52965 97.480993)
+        (xy 45.519028 97.488431)
+        (xy 45.443431 97.564028)
+        (xy 45.435993 97.57465)
+        (xy 45.390459 97.672298)
+        (xy 45.387277 97.683215)
+        (xy 45.38182 97.724663)
+        (xy 45.3815 97.729557)
+        (xy 45.3815 97.780098)
+        (xy 44.085178 97.780098)
+        (xy 44.078448 97.776669)
+        (xy 44.067328 97.773056)
+        (xy 43.984653 97.759962)
+        (xy 43.978781 97.7595)
+        (xy 43.887902 97.7595)
+        (xy 43.880092 97.761592)
+        (xy 43.878 97.769402)
+        (xy 43.878 98.288098)
+        (xy 43.624 98.288098)
+        (xy 43.624 97.769403)
+        (xy 43.621907 97.761593)
+        (xy 43.614098 97.759501)
+        (xy 43.523221 97.759501)
+        (xy 43.517345 97.759963)
+        (xy 43.434671 97.773057)
+        (xy 43.423552 97.776669)
+        (xy 43.323885 97.827452)
+        (xy 43.314419 97.83433)
+        (xy 43.23533 97.913419)
+        (xy 43.228452 97.922885)
+        (xy 43.177669 98.022551)
+        (xy 43.174056 98.033671)
+        (xy 43.160962 98.116346)
+        (xy 43.1605 98.122219)
+        (xy 43.1605 98.288098)
+        (xy 42.692 98.288098)
+        (xy 42.692 98.119226)
+        (xy 42.677499 98.027668)
+        (xy 42.660945 97.99518)
+        (xy 42.638679 97.95148)
+        (xy 42.621269 97.917311)
+        (xy 42.533689 97.829731)
+        (xy 42.528412 97.827042)
+        (xy 42.428605 97.776187)
+        (xy 42.4286 97.776185)
+        (xy 42.423332 97.773501)
+        (xy 42.41749 97.772575)
+        (xy 42.417485 97.772574)
+        (xy 42.334692 97.759462)
+        (xy 42.33469 97.759461)
+        (xy 42.331774 97.759)
+        (xy 41.870226 97.759)
+        (xy 41.86731 97.759461)
+        (xy 41.867307 97.759462)
+        (xy 41.784514 97.772574)
+        (xy 41.784507 97.772576)
+        (xy 41.778668 97.773501)
+        (xy 41.7734 97.776184)
+        (xy 41.773394 97.776187)
+        (xy 41.673587 97.827042)
+        (xy 41.673583 97.827044)
+        (xy 41.668311 97.829731)
+        (xy 41.664124 97.833917)
+        (xy 41.664121 97.83392)
+        (xy 41.584918 97.913123)
+        (xy 41.584915 97.913126)
+        (xy 41.580731 97.917311)
+        (xy 41.578515 97.921659)
+        (xy 41.547317 97.946394)
+        (xy 41.50722 97.95148)
+        (xy 41.470282 97.935074)
+        (xy 41.447172 97.901914)
+        (xy 41.446819 97.900905)
+        (xy 41.445771 97.895366)
+        (xy 41.418974 97.844663)
+        (xy 41.417715 97.842168)
+        (xy 41.417522 97.841767)
+        (xy 41.392829 97.790491)
+        (xy 41.388995 97.786358)
+        (xy 41.387661 97.784402)
+        (xy 41.387426 97.784012)
+        (xy 41.387132 97.783657)
+        (xy 41.385725 97.78175)
+        (xy 41.38309 97.776765)
+        (xy 41.34254 97.736215)
+        (xy 41.340589 97.73419)
+        (xy 41.30542 97.696287)
+        (xy 41.301587 97.692156)
+        (xy 41.296707 97.689338)
+        (xy 41.294852 97.687859)
+        (xy 41.288565 97.68224)
+        (xy 40.848321 97.241996)
+        (xy 40.842701 97.235708)
+        (xy 40.822611 97.210516)
+        (xy 40.822608 97.210513)
+        (xy 40.819095 97.206108)
+        (xy 40.814438 97.202932)
+        (xy 40.814435 97.20293)
+        (xy 40.771731 97.173814)
+        (xy 40.76944 97.172188)
+        (xy 40.727822 97.141473)
+        (xy 40.727816 97.14147)
+        (xy 40.723284 97.138125)
+        (xy 40.717965 97.136263)
+        (xy 40.715862 97.135152)
+        (xy 40.715476 97.134919)
+        (xy 40.715052 97.134744)
+        (xy 40.712913 97.133714)
+        (xy 40.708259 97.130541)
+        (xy 40.702876 97.12888)
+        (xy 40.702875 97.12888)
+        (xy 40.653471 97.11364)
+        (xy 40.650802 97.112761)
+        (xy 40.601988 97.095681)
+        (xy 40.601984 97.09568)
+        (xy 40.596665 97.093819)
+        (xy 40.591031 97.093607)
+        (xy 40.588702 97.093167)
+        (xy 40.588256 97.093056)
+        (xy 40.587817 97.093015)
+        (xy 40.585451 97.092658)
+        (xy 40.580073 97.091)
+        (xy 40.574441 97.091)
+        (xy 40.522707 97.091)
+        (xy 40.519896 97.090947)
+        (xy 40.468244 97.089014)
+        (xy 40.468239 97.089014)
+        (xy 40.462614 97.088804)
+        (xy 40.457173 97.090261)
+        (xy 40.454819 97.090527)
+        (xy 40.446401 97.091)
+        (xy 40.402613 97.091)
+        (xy 40.363322 97.079919)
+        (xy 40.33561 97.049942)
+        (xy 40.332435 97.043711)
+        (xy 40.332434 97.04371)
+        (xy 40.329746 97.038434)
+        (xy 40.236566 96.945254)
+        (xy 40.231289 96.942565)
+        (xy 40.200243 96.926746)
+        (xy 41.5105 96.926746)
+        (xy 41.510962 96.932618)
+        (xy 41.524984 97.021151)
+        (xy 41.528597 97.032271)
+        (xy 41.582976 97.138994)
+        (xy 41.589851 97.148456)
+        (xy 41.674543 97.233148)
+        (xy 41.684005 97.240023)
+        (xy 41.790728 97.294402)
+        (xy 41.801848 97.298015)
+        (xy 41.890381 97.312037)
+        (xy 41.896254 97.3125)
+        (xy 42.014098 97.3125)
+        (xy 42.021907 97.310407)
+        (xy 42.024 97.302598)
+        (xy 42.278 97.302598)
+        (xy 42.280092 97.310407)
+        (xy 42.287902 97.3125)
+        (xy 42.405746 97.3125)
+        (xy 42.411618 97.312037)
+        (xy 42.500151 97.298015)
+        (xy 42.511271 97.294402)
+        (xy 42.617994 97.240023)
+        (xy 42.627456 97.233148)
+        (xy 42.712148 97.148456)
+        (xy 42.719023 97.138994)
+        (xy 42.773402 97.032271)
+        (xy 42.777015 97.021151)
+        (xy 42.791037 96.932618)
+        (xy 42.791496 96.926793)
+        (xy 43.06 96.926793)
+        (xy 43.060001 96.929736)
+        (xy 43.060462 96.93265)
+        (xy 43.060463 96.932656)
+        (xy 43.07387 97.017312)
+        (xy 43.075429 97.027153)
+        (xy 43.078114 97.032423)
+        (xy 43.078115 97.032425)
+        (xy 43.132564 97.139288)
+        (xy 43.135254 97.144566)
+        (xy 43.228434 97.237746)
+        (xy 43.345847 97.297571)
+        (xy 43.351692 97.298496)
+        (xy 43.351693 97.298497)
+        (xy 43.362571 97.300219)
+        (xy 43.443263 97.313)
+        (xy 43.958736 97.312999)
+        (xy 44.056153 97.297571)
+        (xy 44.173566 97.237746)
+        (xy 44.266746 97.144566)
+        (xy 44.271543 97.135152)
+        (xy 44.27261 97.133058)
+        (xy 44.300322 97.103081)
+        (xy 44.339613 97.092)
+        (xy 44.58512 97.092)
+        (xy 44.61636 97.098796)
+        (xy 44.618394 97.099724)
+        (xy 44.622919 97.102633)
+        (xy 44.759715 97.1428)
+        (xy 44.896904 97.1428)
+        (xy 44.902285 97.1428)
+        (xy 45.039081 97.102633)
+        (xy 45.043606 97.099724)
+        (xy 45.04564 97.098796)
+        (xy 45.07688 97.092)
+        (xy 45.531083 97.092)
+        (xy 45.562863 97.099045)
+        (xy 45.570558 97.102633)
+        (xy 45.632381 97.131461)
+        (xy 45.682048 97.138)
+        (xy 47.409495 97.138)
+        (xy 47.411952 97.138)
+        (xy 47.461619 97.131461)
+        (xy 47.570607 97.08064)
+        (xy 47.65564 96.995607)
+        (xy 47.706461 96.886619)
+        (xy 47.713 96.836952)
+        (xy 50.331 96.836952)
+        (xy 50.331319 96.83938)
+        (xy 50.33132 96.839385)
+        (xy 50.333054 96.852556)
+        (xy 50.337539 96.886619)
+        (xy 50.339967 96.891827)
+        (xy 50.339969 96.891832)
+        (xy 50.37241 96.961402)
+        (xy 50.38836 96.995607)
+        (xy 50.473393 97.08064)
+        (xy 50.521519 97.103081)
+        (xy 50.577167 97.12903)
+        (xy 50.577168 97.12903)
+        (xy 50.582381 97.131461)
+        (xy 50.632048 97.138)
+        (xy 52.359495 97.138)
+        (xy 52.361952 97.138)
+        (xy 52.411619 97.131461)
+        (xy 52.473563 97.102576)
+        (xy 52.481137 97.099045)
+        (xy 52.512917 97.092)
+        (xy 52.96712 97.092)
+        (xy 52.99836 97.098796)
+        (xy 53.000394 97.099724)
+        (xy 53.004919 97.102633)
+        (xy 53.141715 97.1428)
+        (xy 53.278904 97.1428)
+        (xy 53.284285 97.1428)
+        (xy 53.421081 97.102633)
+        (xy 53.425606 97.099724)
+        (xy 53.42764 97.098796)
+        (xy 53.45888 97.092)
+        (xy 53.704387 97.092)
+        (xy 53.743678 97.103081)
+        (xy 53.77139 97.133058)
+        (xy 53.774564 97.139288)
+        (xy 53.774565 97.139289)
+        (xy 53.777254 97.144566)
+        (xy 53.870434 97.237746)
+        (xy 53.987847 97.297571)
+        (xy 53.993692 97.298496)
+        (xy 53.993693 97.298497)
+        (xy 54.004571 97.300219)
+        (xy 54.085263 97.313)
+        (xy 54.600736 97.312999)
+        (xy 54.698153 97.297571)
+        (xy 54.815566 97.237746)
+        (xy 54.908746 97.144566)
+        (xy 54.968571 97.027153)
+        (xy 54.984 96.929737)
+        (xy 54.984 96.926746)
+        (xy 55.2525 96.926746)
+        (xy 55.252962 96.932618)
+        (xy 55.266984 97.021151)
+        (xy 55.270597 97.032271)
+        (xy 55.324976 97.138994)
+        (xy 55.331851 97.148456)
+        (xy 55.416543 97.233148)
+        (xy 55.426005 97.240023)
+        (xy 55.532728 97.294402)
+        (xy 55.543848 97.298015)
+        (xy 55.632381 97.312037)
+        (xy 55.638254 97.3125)
+        (xy 55.756098 97.3125)
+        (xy 55.763907 97.310407)
+        (xy 55.766 97.302598)
+        (xy 56.02 97.302598)
+        (xy 56.022092 97.310407)
+        (xy 56.029902 97.3125)
+        (xy 56.147746 97.3125)
+        (xy 56.153618 97.312037)
+        (xy 56.242151 97.298015)
+        (xy 56.253271 97.294402)
+        (xy 56.359994 97.240023)
+        (xy 56.369456 97.233148)
+        (xy 56.454148 97.148456)
+        (xy 56.461023 97.138994)
+        (xy 56.515402 97.032271)
+        (xy 56.519015 97.021151)
+        (xy 56.533037 96.932618)
+        (xy 56.5335 96.926746)
+        (xy 56.5335 96.783902)
+        (xy 56.531407 96.776092)
+        (xy 56.523598 96.774)
+        (xy 56.029902 96.774)
+        (xy 56.022092 96.776092)
+        (xy 56.02 96.783902)
+        (xy 56.02 97.302598)
+        (xy 55.766 97.302598)
+        (xy 55.766 96.783902)
+        (xy 55.763907 96.776092)
+        (xy 55.756098 96.774)
+        (xy 55.262402 96.774)
+        (xy 55.254592 96.776092)
+        (xy 55.2525 96.783902)
+        (xy 55.2525 96.926746)
+        (xy 54.984 96.926746)
+        (xy 54.983999 96.510098)
+        (xy 55.2525 96.510098)
+        (xy 55.254592 96.517907)
+        (xy 55.262402 96.52)
+        (xy 55.756098 96.52)
+        (xy 55.763907 96.517907)
+        (xy 55.766 96.510098)
+        (xy 56.02 96.510098)
+        (xy 56.022092 96.517907)
+        (xy 56.029902 96.52)
+        (xy 56.523598 96.52)
+        (xy 56.531407 96.517907)
+        (xy 56.5335 96.510098)
+        (xy 56.5335 96.367254)
+        (xy 56.533037 96.361381)
+        (xy 56.519015 96.272848)
+        (xy 56.515402 96.261728)
+        (xy 56.461023 96.155005)
+        (xy 56.454148 96.145543)
+        (xy 56.369456 96.060851)
+        (xy 56.359994 96.053976)
+        (xy 56.253271 95.999597)
+        (xy 56.242151 95.995984)
+        (xy 56.153618 95.981962)
+        (xy 56.147746 95.9815)
+        (xy 56.029902 95.9815)
+        (xy 56.022092 95.983592)
+        (xy 56.02 95.991402)
+        (xy 56.02 96.510098)
+        (xy 55.766 96.510098)
+        (xy 55.766 95.991402)
+        (xy 55.763907 95.983592)
+        (xy 55.756098 95.9815)
+        (xy 55.638254 95.9815)
+        (xy 55.632381 95.981962)
+        (xy 55.543848 95.995984)
+        (xy 55.532728 95.999597)
+        (xy 55.426005 96.053976)
+        (xy 55.416543 96.060851)
+        (xy 55.331851 96.145543)
+        (xy 55.324976 96.155005)
+        (xy 55.270597 96.261728)
+        (xy 55.266984 96.272848)
+        (xy 55.252962 96.361381)
+        (xy 55.2525 96.367254)
+        (xy 55.2525 96.510098)
+        (xy 54.983999 96.510098)
+        (xy 54.983999 96.364264)
+        (xy 54.968571 96.266847)
+        (xy 54.908746 96.149434)
+        (xy 54.815566 96.056254)
+        (xy 54.810289 96.053565)
+        (xy 54.703426 95.999115)
+        (xy 54.703422 95.999113)
+        (xy 54.698153 95.996429)
+        (xy 54.692311 95.995503)
+        (xy 54.692306 95.995502)
+        (xy 54.603655 95.981462)
+        (xy 54.603652 95.981461)
+        (xy 54.600737 95.981)
+        (xy 54.597783 95.981)
+        (xy 54.088218 95.981)
+        (xy 54.088205 95.981)
+        (xy 54.085264 95.981001)
+        (xy 54.08235 95.981462)
+        (xy 54.082343 95.981463)
+        (xy 53.993692 95.995503)
+        (xy 53.99369 95.995503)
+        (xy 53.987847 95.996429)
+        (xy 53.982577 95.999113)
+        (xy 53.982574 95.999115)
+        (xy 53.87571 96.053565)
+        (xy 53.875706 96.053567)
+        (xy 53.870434 96.056254)
+        (xy 53.866247 96.06044)
+        (xy 53.866244 96.060443)
+        (xy 53.781443 96.145244)
+        (xy 53.78144 96.145247)
+        (xy 53.777254 96.149434)
+        (xy 53.774568 96.154705)
+        (xy 53.774564 96.154711)
+        (xy 53.77139 96.160942)
+        (xy 53.743678 96.190919)
+        (xy 53.704387 96.202)
+        (xy 53.45888 96.202)
+        (xy 53.42764 96.195204)
+        (xy 53.425605 96.194274)
+        (xy 53.421081 96.191367)
+        (xy 53.415923 96.189852)
+        (xy 53.41592 96.189851)
+        (xy 53.289447 96.152715)
+        (xy 53.289442 96.152714)
+        (xy 53.284285 96.1512)
+        (xy 53.141715 96.1512)
+        (xy 53.136558 96.152714)
+        (xy 53.136552 96.152715)
+        (xy 53.010079 96.189851)
+        (xy 53.010073 96.189853)
+        (xy 53.004919 96.191367)
+        (xy 53.000394 96.194274)
+        (xy 52.99836 96.195204)
+        (xy 52.96712 96.202)
+        (xy 52.512917 96.202)
+        (xy 52.481137 96.194955)
+        (xy 52.432899 96.172462)
+        (xy 52.411619 96.162539)
+        (xy 52.405917 96.161788)
+        (xy 52.405916 96.161788)
+        (xy 52.364385 96.15632)
+        (xy 52.36438 96.156319)
+        (xy 52.361952 96.156)
+        (xy 50.632048 96.156)
+        (xy 50.62962 96.156319)
+        (xy 50.629614 96.15632)
+        (xy 50.588083 96.161788)
+        (xy 50.588081 96.161788)
+        (xy 50.582381 96.162539)
+        (xy 50.577174 96.164966)
+        (xy 50.577167 96.164969)
+        (xy 50.479354 96.21058)
+        (xy 50.479352 96.210581)
+        (xy 50.473393 96.21336)
+        (xy 50.468743 96.218009)
+        (xy 50.46874 96.218012)
+        (xy 50.393012 96.29374)
+        (xy 50.393009 96.293743)
+        (xy 50.38836 96.298393)
+        (xy 50.385581 96.304352)
+        (xy 50.38558 96.304354)
+        (xy 50.339969 96.402167)
+        (xy 50.339966 96.402174)
+        (xy 50.337539 96.407381)
+        (xy 50.336788 96.413081)
+        (xy 50.336788 96.413083)
+        (xy 50.333786 96.43589)
+        (xy 50.331 96.457048)
+        (xy 50.331 96.836952)
+        (xy 47.713 96.836952)
+        (xy 47.713 96.457048)
+        (xy 47.706461 96.407381)
+        (xy 47.703889 96.401866)
+        (xy 47.684994 96.361344)
+        (xy 47.65564 96.298393)
+        (xy 47.570607 96.21336)
+        (xy 47.549404 96.203473)
+        (xy 47.466832 96.164969)
+        (xy 47.466827 96.164967)
+        (xy 47.461619 96.162539)
+        (xy 47.455917 96.161788)
+        (xy 47.455916 96.161788)
+        (xy 47.414385 96.15632)
+        (xy 47.41438 96.156319)
+        (xy 47.411952 96.156)
+        (xy 45.682048 96.156)
+        (xy 45.67962 96.156319)
+        (xy 45.679614 96.15632)
+        (xy 45.638083 96.161788)
+        (xy 45.638081 96.161788)
+        (xy 45.632381 96.162539)
+        (xy 45.627168 96.164969)
+        (xy 45.627167 96.16497)
+        (xy 45.562863 96.194955)
+        (xy 45.531083 96.202)
+        (xy 45.07688 96.202)
+        (xy 45.04564 96.195204)
+        (xy 45.043605 96.194274)
+        (xy 45.039081 96.191367)
+        (xy 45.033923 96.189852)
+        (xy 45.03392 96.189851)
+        (xy 44.907447 96.152715)
+        (xy 44.907442 96.152714)
+        (xy 44.902285 96.1512)
+        (xy 44.759715 96.1512)
+        (xy 44.754558 96.152714)
+        (xy 44.754552 96.152715)
+        (xy 44.628079 96.189851)
+        (xy 44.628073 96.189853)
+        (xy 44.622919 96.191367)
+        (xy 44.618394 96.194274)
+        (xy 44.61636 96.195204)
+        (xy 44.58512 96.202)
+        (xy 44.339613 96.202)
+        (xy 44.300322 96.190919)
+        (xy 44.27261 96.160942)
+        (xy 44.269435 96.154711)
+        (xy 44.269434 96.154709)
+        (xy 44.266746 96.149434)
+        (xy 44.173566 96.056254)
+        (xy 44.168289 96.053565)
+        (xy 44.061426 95.999115)
+        (xy 44.061422 95.999113)
+        (xy 44.056153 95.996429)
+        (xy 44.050311 95.995503)
+        (xy 44.050306 95.995502)
+        (xy 43.961655 95.981462)
+        (xy 43.961652 95.981461)
+        (xy 43.958737 95.981)
+        (xy 43.955783 95.981)
+        (xy 43.446218 95.981)
+        (xy 43.446205 95.981)
+        (xy 43.443264 95.981001)
+        (xy 43.44035 95.981462)
+        (xy 43.440343 95.981463)
+        (xy 43.351692 95.995503)
+        (xy 43.35169 95.995503)
+        (xy 43.345847 95.996429)
+        (xy 43.340577 95.999113)
+        (xy 43.340574 95.999115)
+        (xy 43.23371 96.053565)
+        (xy 43.233706 96.053567)
+        (xy 43.228434 96.056254)
+        (xy 43.224247 96.06044)
+        (xy 43.224244 96.060443)
+        (xy 43.139443 96.145244)
+        (xy 43.13944 96.145247)
+        (xy 43.135254 96.149434)
+        (xy 43.132567 96.154706)
+        (xy 43.132565 96.15471)
+        (xy 43.078115 96.261573)
+        (xy 43.078112 96.261579)
+        (xy 43.075429 96.266847)
+        (xy 43.074504 96.272686)
+        (xy 43.074502 96.272693)
+        (xy 43.061767 96.353106)
+        (xy 43.06 96.364263)
+        (xy 43.06 96.367215)
+        (xy 43.06 96.367216)
+        (xy 43.06 96.926781)
+        (xy 43.06 96.926793)
+        (xy 42.791496 96.926793)
+        (xy 42.7915 96.926746)
+        (xy 42.7915 96.783902)
+        (xy 42.789407 96.776092)
+        (xy 42.781598 96.774)
+        (xy 42.287902 96.774)
+        (xy 42.280092 96.776092)
+        (xy 42.278 96.783902)
+        (xy 42.278 97.302598)
+        (xy 42.024 97.302598)
+        (xy 42.024 96.783902)
+        (xy 42.021907 96.776092)
+        (xy 42.014098 96.774)
+        (xy 41.520402 96.774)
+        (xy 41.512592 96.776092)
+        (xy 41.5105 96.783902)
+        (xy 41.5105 96.926746)
+        (xy 40.200243 96.926746)
+        (xy 40.124426 96.888115)
+        (xy 40.124422 96.888113)
+        (xy 40.119153 96.885429)
+        (xy 40.113311 96.884503)
+        (xy 40.113306 96.884502)
+        (xy 40.024655 96.870462)
+        (xy 40.024652 96.870461)
+        (xy 40.021737 96.87)
+        (xy 40.018783 96.87)
+        (xy 39.509218 96.87)
+        (xy 39.509205 96.87)
+        (xy 39.506264 96.870001)
+        (xy 39.50335 96.870462)
+        (xy 39.503343 96.870463)
+        (xy 39.414692 96.884503)
+        (xy 39.41469 96.884503)
+        (xy 39.408847 96.885429)
+        (xy 39.403577 96.888113)
+        (xy 39.403574 96.888115)
+        (xy 39.29671 96.942565)
+        (xy 39.296706 96.942567)
+        (xy 39.291434 96.945254)
+        (xy 39.287247 96.94944)
+        (xy 39.287244 96.949443)
+        (xy 39.202443 97.034244)
+        (xy 39.20244 97.034247)
+        (xy 39.198254 97.038434)
+        (xy 39.195567 97.043706)
+        (xy 39.195565 97.04371)
+        (xy 39.141115 97.150573)
+        (xy 39.141112 97.150579)
+        (xy 39.138429 97.155847)
+        (xy 39.137504 97.161686)
+        (xy 39.137502 97.161693)
+        (xy 39.124784 97.241996)
+        (xy 39.123 97.253263)
+        (xy 39.123 97.256215)
+        (xy 39.123 97.256216)
+        (xy 39.123 97.815781)
+        (xy 39.123 97.815793)
+        (xy 39.123001 97.818736)
+        (xy 39.123462 97.82165)
+        (xy 39.123463 97.821656)
+        (xy 39.136174 97.901914)
+        (xy 39.138429 97.916153)
+        (xy 39.141114 97.921423)
+        (xy 39.141115 97.921425)
+        (xy 39.194996 98.027173)
+        (xy 39.198254 98.033566)
+        (xy 39.291434 98.126746)
+        (xy 39.331842 98.147335)
+        (xy 39.401836 98.182999)
+        (xy 39.408847 98.186571)
+        (xy 39.414692 98.187496)
+        (xy 39.414693 98.187497)
+        (xy 39.425571 98.189219)
+        (xy 39.506263 98.202)
+        (xy 40.021736 98.201999)
+        (xy 40.119153 98.186571)
+        (xy 40.236566 98.126746)
+        (xy 40.302322 98.060989)
+        (xy 40.336029 98.041528)
+        (xy 40.374956 98.041528)
+        (xy 40.408667 98.060992)
+        (xy 40.553974 98.206299)
+        (xy 40.570276 98.230695)
+        (xy 40.576 98.259473)
+        (xy 40.576 99.6368)
+        (xy 40.565925 99.6744)
+        (xy 40.5384 99.701925)
+        (xy 40.5008 99.712)
+        (xy 39.401873 99.712)
+        (xy 39.360095 99.699327)
+        (xy 39.332398 99.66558)
+        (xy 39.328117 99.622132)
+        (xy 39.348696 99.583628)
+        (xy 39.351548 99.580776)
+        (xy 39.357821 99.574502)
+        (xy 39.359766 99.572628)
+        (xy 39.401844 99.533587)
+        (xy 39.404664 99.5287)
+        (xy 39.406137 99.526854)
+        (xy 39.41175 99.520573)
+        (xy 39.515826 99.416497)
+        (xy 39.54781 99.39752)
+        (xy 39.578081 99.388633)
+        (xy 39.698018 99.311553)
+        (xy 39.791382 99.203806)
+        (xy 39.850608 99.074119)
+        (xy 39.867794 98.954587)
+        (xy 39.870133 98.938321)
+        (xy 39.870898 98.933)
+        (xy 39.868947 98.919434)
+        (xy 39.854986 98.822332)
+        (xy 39.850608 98.791881)
+        (xy 39.791382 98.662194)
+        (xy 39.781558 98.650857)
+        (xy 39.738201 98.60082)
+        (xy 39.698018 98.554447)
+        (xy 39.693496 98.551541)
+        (xy 39.693494 98.551539)
+        (xy 39.582602 98.480272)
+        (xy 39.582599 98.48027)
+        (xy 39.578081 98.477367)
+        (xy 39.572925 98.475853)
+        (xy 39.572923 98.475852)
+        (xy 39.446447 98.438715)
+        (xy 39.446442 98.438714)
+        (xy 39.441285 98.4372)
+        (xy 39.298715 98.4372)
+        (xy 39.293558 98.438714)
+        (xy 39.293552 98.438715)
+        (xy 39.167076 98.475852)
+        (xy 39.167071 98.475854)
+        (xy 39.161919 98.477367)
+        (xy 39.157403 98.480269)
+        (xy 39.157397 98.480272)
+        (xy 39.046505 98.551539)
+        (xy 39.046499 98.551543)
+        (xy 39.041982 98.554447)
+        (xy 39.038461 98.558509)
+        (xy 39.03846 98.558511)
+        (xy 38.952763 98.65741)
+        (xy 38.948618 98.662194)
+        (xy 38.946386 98.66708)
+        (xy 38.946381 98.667089)
+        (xy 38.902106 98.764039)
+        (xy 38.874358 98.796062)
+        (xy 38.833702 98.808)
+        (xy 38.829917 98.808)
+        (xy 38.798137 98.800955)
+        (xy 38.759841 98.783098)
+        (xy 38.728619 98.768539)
+        (xy 38.722917 98.767788)
+        (xy 38.722916 98.767788)
+        (xy 38.681385 98.76232)
+        (xy 38.68138 98.762319)
+        (xy 38.678952 98.762)
+        (xy 37.424048 98.762)
+        (xy 37.42162 98.762319)
+        (xy 37.421614 98.76232)
+        (xy 37.380083 98.767788)
+        (xy 37.380081 98.767788)
+        (xy 37.374381 98.768539)
+        (xy 37.369174 98.770966)
+        (xy 37.369167 98.770969)
+        (xy 37.271354 98.81658)
+        (xy 37.271352 98.816581)
+        (xy 37.265393 98.81936)
+        (xy 37.260743 98.824009)
+        (xy 37.26074 98.824012)
+        (xy 37.185012 98.89974)
+        (xy 37.185009 98.899743)
+        (xy 37.18036 98.904393)
+        (xy 37.177581 98.910352)
+        (xy 37.17758 98.910354)
+        (xy 37.131969 99.008167)
+        (xy 37.131966 99.008174)
+        (xy 37.129539 99.013381)
+        (xy 37.128788 99.019081)
+        (xy 37.128788 99.019083)
+        (xy 37.123777 99.057147)
+        (xy 37.123 99.063048)
+        (xy 37.123 99.442952)
+        (xy 25 99.442952)
+        (xy 25 99.010095)
+        (xy 29.575241 99.010095)
+        (xy 29.579977 99.016939)
+        (xy 29.628778 99.056988)
+        (xy 29.634886 99.06107)
+        (xy 29.809134 99.154207)
+        (xy 29.815926 99.15702)
+        (xy 30.004991 99.214372)
+        (xy 30.012201 99.215807)
+        (xy 30.208825 99.235173)
+        (xy 30.216175 99.235173)
+        (xy 30.412798 99.215807)
+        (xy 30.420008 99.214372)
+        (xy 30.609073 99.15702)
+        (xy 30.615865 99.154207)
+        (xy 30.790113 99.06107)
+        (xy 30.796221 99.056988)
+        (xy 30.84502 99.016939)
+        (xy 30.849757 99.010096)
+        (xy 30.845711 99.002816)
+        (xy 30.2195 98.376605)
+        (xy 30.2125 98.372563)
+        (xy 30.205499 98.376605)
+        (xy 29.579287 99.002816)
+        (xy 29.575241 99.010095)
+        (xy 25 99.010095)
+        (xy 25 98.193675)
+        (xy 29.167327 98.193675)
+        (xy 29.186692 98.390298)
+        (xy 29.188127 98.397508)
+        (xy 29.245479 98.586573)
+        (xy 29.248292 98.593365)
+        (xy 29.341429 98.767613)
+        (xy 29.345511 98.773722)
+        (xy 29.385559 98.822521)
+        (xy 29.392403 98.827257)
+        (xy 29.399682 98.823211)
+        (xy 30.025894 98.197)
+        (xy 30.029936 98.19)
+        (xy 30.395063 98.19)
+        (xy 30.399105 98.197)
+        (xy 31.025316 98.823211)
+        (xy 31.032596 98.827257)
+        (xy 31.039439 98.82252)
+        (xy 31.079488 98.773721)
+        (xy 31.08357 98.767613)
+        (xy 31.176707 98.593365)
+        (xy 31.17952 98.586573)
+        (xy 31.236872 98.397508)
+        (xy 31.238307 98.390298)
+        (xy 31.257673 98.193675)
+        (xy 31.257673 98.19)
+        (xy 31.706463 98.19)
+        (xy 31.706825 98.193675)
+        (xy 31.706825 98.193676)
+        (xy 31.725572 98.384026)
+        (xy 31.726562 98.394072)
+        (xy 31.727632 98.397598)
+        (xy 31.727633 98.397603)
+        (xy 31.785016 98.586769)
+        (xy 31.785018 98.586774)
+        (xy 31.786088 98.590301)
+        (xy 31.882752 98.771147)
+        (xy 31.885096 98.774003)
+        (xy 31.885098 98.774006)
+        (xy 31.996996 98.910354)
+        (xy 32.01284 98.92966)
+        (xy 32.023825 98.938675)
+        (xy 32.168188 99.057151)
+        (xy 32.171353 99.059748)
+        (xy 32.352199 99.156412)
+        (xy 32.548428 99.215938)
+        (xy 32.726132 99.23344)
+        (xy 32.743727 99.235173)
+        (xy 32.7525 99.236037)
+        (xy 32.761273 99.235173)
+        (xy 32.778868 99.23344)
+        (xy 32.956572 99.215938)
+        (xy 33.152801 99.156412)
+        (xy 33.333647 99.059748)
+        (xy 33.49216 98.92966)
+        (xy 33.622248 98.771147)
+        (xy 33.718912 98.590301)
+        (xy 33.778438 98.394072)
+        (xy 33.798537 98.19)
+        (xy 33.797847 98.182999)
+        (xy 33.793925 98.143177)
+        (xy 33.778438 97.985928)
+        (xy 33.718912 97.789699)
+        (xy 33.622248 97.608853)
+        (xy 33.593935 97.574354)
+        (xy 33.506803 97.468182)
+        (xy 33.49216 97.45034)
+        (xy 33.475178 97.436403)
+        (xy 33.336506 97.322598)
+        (xy 33.336503 97.322596)
+        (xy 33.333647 97.320252)
+        (xy 33.152801 97.223588)
+        (xy 33.149274 97.222518)
+        (xy 33.149269 97.222516)
+        (xy 32.960103 97.165133)
+        (xy 32.960101 97.165132)
+        (xy 32.956572 97.164062)
+        (xy 32.952901 97.1637)
+        (xy 32.952899 97.1637)
+        (xy 32.756176 97.144325)
+        (xy 32.7525 97.143963)
+        (xy 32.748824 97.144325)
+        (xy 32.5521 97.1637)
+        (xy 32.552096 97.1637)
+        (xy 32.548428 97.164062)
+        (xy 32.5449 97.165132)
+        (xy 32.544896 97.165133)
+        (xy 32.35573 97.222516)
+        (xy 32.355722 97.222519)
+        (xy 32.352199 97.223588)
+        (xy 32.348947 97.225325)
+        (xy 32.348945 97.225327)
+        (xy 32.174611 97.31851)
+        (xy 32.174606 97.318512)
+        (xy 32.171353 97.320252)
+        (xy 32.1685 97.322593)
+        (xy 32.168493 97.322598)
+        (xy 32.015695 97.447996)
+        (xy 32.015689 97.448001)
+        (xy 32.01284 97.45034)
+        (xy 32.010501 97.453189)
+        (xy 32.010496 97.453195)
+        (xy 31.885098 97.605993)
+        (xy 31.885093 97.606)
+        (xy 31.882752 97.608853)
+        (xy 31.881012 97.612106)
+        (xy 31.88101 97.612111)
+        (xy 31.78899 97.784269)
+        (xy 31.786088 97.789699)
+        (xy 31.785019 97.793222)
+        (xy 31.785016 97.79323)
+        (xy 31.729744 97.975438)
+        (xy 31.726562 97.985928)
+        (xy 31.7262 97.989596)
+        (xy 31.7262 97.9896)
+        (xy 31.707065 98.183884)
+        (xy 31.706463 98.19)
+        (xy 31.257673 98.19)
+        (xy 31.257673 98.186325)
+        (xy 31.238307 97.989701)
+        (xy 31.236872 97.982491)
+        (xy 31.17952 97.793426)
+        (xy 31.176707 97.786634)
+        (xy 31.08357 97.612386)
+        (xy 31.079488 97.606278)
+        (xy 31.039439 97.557477)
+        (xy 31.032595 97.552741)
+        (xy 31.025316 97.556787)
+        (xy 30.399105 98.182999)
+        (xy 30.395063 98.19)
+        (xy 30.029936 98.19)
+        (xy 30.025894 98.182999)
+        (xy 29.399682 97.556787)
+        (xy 29.392403 97.552742)
+        (xy 29.385558 97.557479)
+        (xy 29.345508 97.606281)
+        (xy 29.341431 97.612383)
+        (xy 29.248292 97.786634)
+        (xy 29.245479 97.793426)
+        (xy 29.188127 97.982491)
+        (xy 29.186692 97.989701)
+        (xy 29.167327 98.186325)
+        (xy 29.167327 98.193675)
+        (xy 25 98.193675)
+        (xy 25 97.369903)
+        (xy 29.575242 97.369903)
+        (xy 29.579287 97.377182)
+        (xy 30.205499 98.003394)
+        (xy 30.2125 98.007436)
+        (xy 30.2195 98.003394)
+        (xy 30.845711 97.377182)
+        (xy 30.849757 97.369903)
+        (xy 30.845021 97.363059)
+        (xy 30.796222 97.323011)
+        (xy 30.790113 97.318929)
+        (xy 30.615865 97.225792)
+        (xy 30.609073 97.222979)
+        (xy 30.420008 97.165627)
+        (xy 30.412798 97.164192)
+        (xy 30.216175 97.144827)
+        (xy 30.208825 97.144827)
+        (xy 30.012201 97.164192)
+        (xy 30.004991 97.165627)
+        (xy 29.815926 97.222979)
+        (xy 29.809134 97.225792)
+        (xy 29.634883 97.318931)
+        (xy 29.628781 97.323008)
+        (xy 29.579979 97.363058)
+        (xy 29.575242 97.369903)
+        (xy 25 97.369903)
+        (xy 25 87.83)
+        (xy 30.112566 87.83)
+        (xy 30.112798 87.832948)
+        (xy 30.131238 88.067257)
+        (xy 30.13227 88.080363)
+        (xy 30.132957 88.083226)
+        (xy 30.132959 88.083236)
+        (xy 30.179987 88.279119)
+        (xy 30.190897 88.324561)
+        (xy 30.192028 88.327293)
+        (xy 30.192029 88.327294)
+        (xy 30.262182 88.49666)
+        (xy 30.287003 88.556582)
+        (xy 30.28854 88.55909)
+        (xy 30.288542 88.559094)
+        (xy 30.405346 88.749701)
+        (xy 30.418222 88.770712)
+        (xy 30.420136 88.772953)
+        (xy 30.420139 88.772957)
+        (xy 30.566155 88.94392)
+        (xy 30.581322 88.961678)
+        (xy 30.635558 89.008)
+        (xy 30.732846 89.091092)
+        (xy 30.772288 89.124778)
+        (xy 30.986418 89.255997)
+        (xy 31.218439 89.352103)
+        (xy 31.462637 89.41073)
+        (xy 31.650308 89.4255)
+        (xy 31.774212 89.4255)
+        (xy 31.775692 89.4255)
+        (xy 31.963363 89.41073)
+        (xy 32.207561 89.352103)
+        (xy 32.439582 89.255997)
+        (xy 32.653712 89.124778)
+        (xy 32.844678 88.961678)
+        (xy 33.007778 88.770712)
+        (xy 33.138997 88.556582)
+        (xy 33.235103 88.324561)
+        (xy 33.29373 88.080363)
+        (xy 33.313434 87.83)
+        (xy 33.29373 87.579637)
+        (xy 33.235103 87.335439)
+        (xy 33.138997 87.103418)
+        (xy 33.007778 86.889288)
+        (xy 33.004551 86.88551)
+        (xy 32.873555 86.732133)
+        (xy 32.844678 86.698322)
+        (xy 32.76995 86.634498)
+        (xy 32.655957 86.537139)
+        (xy 32.655953 86.537136)
+        (xy 32.653712 86.535222)
+        (xy 32.606026 86.506)
+        (xy 32.442094 86.405542)
+        (xy 32.44209 86.40554)
+        (xy 32.439582 86.404003)
+        (xy 32.411497 86.39237)
+        (xy 32.210294 86.309029)
+        (xy 32.210293 86.309028)
+        (xy 32.207561 86.307897)
+        (xy 32.204683 86.307206)
+        (xy 32.20468 86.307205)
+        (xy 31.966236 86.249959)
+        (xy 31.966226 86.249957)
+        (xy 31.963363 86.24927)
+        (xy 31.960416 86.249038)
+        (xy 31.777169 86.234616)
+        (xy 31.777162 86.234615)
+        (xy 31.775692 86.2345)
+        (xy 31.650308 86.2345)
+        (xy 31.648838 86.234615)
+        (xy 31.64883 86.234616)
+        (xy 31.465583 86.249038)
+        (xy 31.465581 86.249038)
+        (xy 31.462637 86.24927)
+        (xy 31.459775 86.249957)
+        (xy 31.459763 86.249959)
+        (xy 31.221319 86.307205)
+        (xy 31.221312 86.307207)
+        (xy 31.218439 86.307897)
+        (xy 31.21571 86.309027)
+        (xy 31.215705 86.309029)
+        (xy 30.98914 86.402875)
+        (xy 30.989134 86.402877)
+        (xy 30.986418 86.404003)
+        (xy 30.983914 86.405537)
+        (xy 30.983905 86.405542)
+        (xy 30.774803 86.53368)
+        (xy 30.774795 86.533685)
+        (xy 30.772288 86.535222)
+        (xy 30.770051 86.537131)
+        (xy 30.770042 86.537139)
+        (xy 30.583562 86.696408)
+        (xy 30.583556 86.696413)
+        (xy 30.581322 86.698322)
+        (xy 30.579413 86.700556)
+        (xy 30.579408 86.700562)
+        (xy 30.420139 86.887042)
+        (xy 30.420131 86.887051)
+        (xy 30.418222 86.889288)
+        (xy 30.416685 86.891795)
+        (xy 30.41668 86.891803)
+        (xy 30.288542 87.100905)
+        (xy 30.288537 87.100914)
+        (xy 30.287003 87.103418)
+        (xy 30.285877 87.106134)
+        (xy 30.285875 87.10614)
+        (xy 30.193332 87.32956)
+        (xy 30.190897 87.335439)
+        (xy 30.190207 87.338312)
+        (xy 30.190205 87.338319)
+        (xy 30.132959 87.576763)
+        (xy 30.132957 87.576775)
+        (xy 30.13227 87.579637)
+        (xy 30.132038 87.582581)
+        (xy 30.132038 87.582583)
+        (xy 30.115202 87.796501)
+        (xy 30.112566 87.83)
+        (xy 25 87.83)
+        (xy 25 79.710095)
+        (xy 29.555741 79.710095)
+        (xy 29.560477 79.716939)
+        (xy 29.609278 79.756988)
+        (xy 29.615386 79.76107)
+        (xy 29.789634 79.854207)
+        (xy 29.796426 79.85702)
+        (xy 29.985491 79.914372)
+        (xy 29.992701 79.915807)
+        (xy 30.189325 79.935173)
+        (xy 30.196675 79.935173)
+        (xy 30.393298 79.915807)
+        (xy 30.400508 79.914372)
+        (xy 30.589573 79.85702)
+        (xy 30.596365 79.854207)
+        (xy 30.770613 79.76107)
+        (xy 30.776721 79.756988)
+        (xy 30.82552 79.716939)
+        (xy 30.830257 79.710096)
+        (xy 30.826211 79.702816)
+        (xy 30.666513 79.543118)
+        (xy 31.692 79.543118)
+        (xy 31.692162 79.544853)
+        (xy 31.692163 79.544859)
+        (xy 31.693733 79.561607)
+        (xy 31.694794 79.572913)
+        (xy 31.696302 79.577223)
+        (xy 31.696303 79.577227)
+        (xy 31.73684 79.693076)
+        (xy 31.736841 79.693078)
+        (xy 31.738701 79.698393)
+        (xy 31.742043 79.702921)
+        (xy 31.742044 79.702923)
+        (xy 31.810199 79.795269)
+        (xy 31.817644 79.805356)
+        (xy 31.924607 79.884299)
+        (xy 32.050087 79.928206)
+        (xy 32.079882 79.931)
+        (xy 32.2763 79.931)
+        (xy 32.3139 79.941075)
+        (xy 32.341425 79.9686)
+        (xy 32.3515 80.0062)
+        (xy 32.3515 81.025955)
+        (xy 32.351494 81.026)
+        (xy 32.351488 81.026)
+        (xy 32.351488 81.191281)
+        (xy 32.35163 81.192908)
+        (xy 32.351631 81.192923)
+        (xy 32.380156 81.518954)
+        (xy 32.380299 81.520585)
+        (xy 32.38058 81.522181)
+        (xy 32.380582 81.522193)
+        (xy 32.437418 81.844522)
+        (xy 32.43742 81.844533)
+        (xy 32.437701 81.846124)
+        (xy 32.438117 81.847679)
+        (xy 32.438121 81.847694)
+        (xy 32.499702 82.077511)
+        (xy 32.523258 82.165422)
+        (xy 32.523816 82.166957)
+        (xy 32.523818 82.166961)
+        (xy 32.635756 82.474506)
+        (xy 32.635762 82.47452)
+        (xy 32.636318 82.476048)
+        (xy 32.679024 82.56763)
+        (xy 32.770585 82.763982)
+        (xy 32.776021 82.775638)
+        (xy 32.850726 82.905029)
+        (xy 32.940284 83.060148)
+        (xy 32.941303 83.061912)
+        (xy 33.130907 83.332691)
+        (xy 33.131958 83.333943)
+        (xy 33.131963 83.33395)
+        (xy 33.25276 83.477907)
+        (xy 33.34339 83.585914)
+        (xy 33.344554 83.587078)
+        (xy 33.344555 83.587079)
+        (xy 33.460262 83.702785)
+        (xy 33.460262 83.702786)
+        (xy 33.460263 83.702787)
+        (xy 33.460262 83.702785)
+        (xy 33.480515 83.723037)
+        (xy 33.480517 83.723039)
+        (xy 33.61494 83.857463)
+        (xy 33.617485 83.860136)
+        (xy 33.82241 84.086237)
+        (xy 33.827079 84.091927)
+        (xy 34.007249 84.334857)
+        (xy 34.007763 84.33555)
+        (xy 34.011861 84.341684)
+        (xy 34.031814 84.374973)
+        (xy 34.167785 84.601829)
+        (xy 34.171264 84.608337)
+        (xy 34.300943 84.882521)
+        (xy 34.303767 84.889339)
+        (xy 34.383033 85.110871)
+        (xy 34.404712 85.171461)
+        (xy 34.405947 85.174911)
+        (xy 34.408089 85.181973)
+        (xy 34.481783 85.476179)
+        (xy 34.483223 85.483417)
+        (xy 34.527727 85.78344)
+        (xy 34.52845 85.790784)
+        (xy 34.543409 86.095289)
+        (xy 34.5435 86.098979)
+        (xy 34.5435 93.757611)
+        (xy 34.543508 93.757659)
+        (xy 34.543512 93.757756)
+        (xy 34.543512 93.903296)
+        (xy 34.543654 93.904923)
+        (xy 34.543655 93.904938)
+        (xy 34.573398 94.244907)
+        (xy 34.574416 94.256539)
+        (xy 34.574697 94.258135)
+        (xy 34.574699 94.258147)
+        (xy 34.635707 94.604143)
+        (xy 34.635709 94.604154)
+        (xy 34.63599 94.605745)
+        (xy 34.636405 94.607295)
+        (xy 34.63641 94.607316)
+        (xy 34.725818 94.940993)
+        (xy 34.727764 94.948255)
+        (xy 34.72832 94.949784)
+        (xy 34.728324 94.949795)
+        (xy 34.7966 95.137381)
+        (xy 34.849041 95.281463)
+        (xy 34.902844 95.396846)
+        (xy 34.997808 95.6005)
+        (xy 34.998897 95.602834)
+        (xy 34.999717 95.604255)
+        (xy 34.999719 95.604258)
+        (xy 35.17163 95.90202)
+        (xy 35.176192 95.909921)
+        (xy 35.17714 95.911275)
+        (xy 35.177142 95.911278)
+        (xy 35.37745 96.197352)
+        (xy 35.379576 96.200387)
+        (xy 35.38063 96.201643)
+        (xy 35.380633 96.201647)
+        (xy 35.604942 96.468972)
+        (xy 35.607502 96.472022)
+        (xy 35.608666 96.473186)
+        (xy 35.687854 96.552375)
+        (xy 35.685545 96.554683)
+        (xy 35.685546 96.554685)
+        (xy 35.687855 96.552377)
+        (xy 35.732868 96.59739)
+        (xy 35.771652 96.636175)
+        (xy 35.771659 96.636181)
+        (xy 36.698889 97.563412)
+        (xy 36.720149 97.605883)
+        (xy 36.729625 97.67179)
+        (xy 36.729626 97.671795)
+        (xy 36.730392 97.677119)
+        (xy 36.735297 97.687859)
+        (xy 36.787382 97.801911)
+        (xy 36.787383 97.801913)
+        (xy 36.789618 97.806806)
+        (xy 36.793138 97.810869)
+        (xy 36.79314 97.810871)
+        (xy 36.82136 97.843438)
+        (xy 36.882982 97.914553)
+        (xy 36.887504 97.917459)
+        (xy 36.887505 97.91746)
+        (xy 36.982341 97.978408)
+        (xy 37.002919 97.991633)
+        (xy 37.139715 98.0318)
+        (xy 37.276904 98.0318)
+        (xy 37.282285 98.0318)
+        (xy 37.419081 97.991633)
+        (xy 37.44428 97.975437)
+        (xy 37.484937 97.9635)
+        (xy 37.566471 97.9635)
+        (xy 37.605763 97.974582)
+        (xy 37.633475 98.00456)
+        (xy 37.644996 98.027173)
+        (xy 37.648254 98.033566)
+        (xy 37.741434 98.126746)
+        (xy 37.781842 98.147335)
+        (xy 37.851836 98.182999)
+        (xy 37.858847 98.186571)
+        (xy 37.864692 98.187496)
+        (xy 37.864693 98.187497)
+        (xy 37.875571 98.189219)
+        (xy 37.956263 98.202)
+        (xy 38.471736 98.201999)
+        (xy 38.569153 98.186571)
+        (xy 38.686566 98.126746)
+        (xy 38.779746 98.033566)
+        (xy 38.839571 97.916153)
+        (xy 38.855 97.818737)
+        (xy 38.854999 97.253264)
+        (xy 38.839571 97.155847)
+        (xy 38.779746 97.038434)
+        (xy 38.686566 96.945254)
+        (xy 38.681289 96.942565)
+        (xy 38.574426 96.888115)
+        (xy 38.574422 96.888113)
+        (xy 38.569153 96.885429)
+        (xy 38.563311 96.884503)
+        (xy 38.563306 96.884502)
+        (xy 38.474655 96.870462)
+        (xy 38.474652 96.870461)
+        (xy 38.471737 96.87)
+        (xy 38.468783 96.87)
+        (xy 37.959218 96.87)
+        (xy 37.959205 96.87)
+        (xy 37.956264 96.870001)
+        (xy 37.95335 96.870462)
+        (xy 37.953343 96.870463)
+        (xy 37.864692 96.884503)
+        (xy 37.86469 96.884503)
+        (xy 37.858847 96.885429)
+        (xy 37.853577 96.888113)
+        (xy 37.853574 96.888115)
+        (xy 37.74671 96.942565)
+        (xy 37.746706 96.942567)
+        (xy 37.741434 96.945254)
+        (xy 37.737247 96.94944)
+        (xy 37.737244 96.949443)
+        (xy 37.652443 97.034244)
+        (xy 37.65244 97.034247)
+        (xy 37.648254 97.038434)
+        (xy 37.645567 97.043706)
+        (xy 37.645565 97.04371)
+        (xy 37.613362 97.106913)
+        (xy 37.585191 97.137171)
+        (xy 37.545284 97.147965)
+        (xy 37.505701 97.136035)
+        (xy 37.423602 97.083272)
+        (xy 37.423599 97.08327)
+        (xy 37.419081 97.080367)
+        (xy 37.413925 97.078853)
+        (xy 37.413923 97.078852)
+        (xy 37.287447 97.041715)
+        (xy 37.287442 97.041714)
+        (xy 37.282285 97.0402)
+        (xy 37.276905 97.0402)
+        (xy 37.275771 97.040037)
+        (xy 37.233299 97.018776)
+        (xy 36.724621 96.510098)
+        (xy 41.5105 96.510098)
+        (xy 41.512592 96.517907)
+        (xy 41.520402 96.52)
+        (xy 42.014098 96.52)
+        (xy 42.021907 96.517907)
+        (xy 42.024 96.510098)
+        (xy 42.278 96.510098)
+        (xy 42.280092 96.517907)
+        (xy 42.287902 96.52)
+        (xy 42.781598 96.52)
+        (xy 42.789407 96.517907)
+        (xy 42.7915 96.510098)
+        (xy 42.7915 96.367254)
+        (xy 42.791037 96.361381)
+        (xy 42.777015 96.272848)
+        (xy 42.773402 96.261728)
+        (xy 42.719023 96.155005)
+        (xy 42.712148 96.145543)
+        (xy 42.627456 96.060851)
+        (xy 42.617994 96.053976)
+        (xy 42.511271 95.999597)
+        (xy 42.500151 95.995984)
+        (xy 42.411618 95.981962)
+        (xy 42.405746 95.9815)
+        (xy 42.287902 95.9815)
+        (xy 42.280092 95.983592)
+        (xy 42.278 95.991402)
+        (xy 42.278 96.510098)
+        (xy 42.024 96.510098)
+        (xy 42.024 95.991402)
+        (xy 42.021907 95.983592)
+        (xy 42.014098 95.9815)
+        (xy 41.896254 95.9815)
+        (xy 41.890381 95.981962)
+        (xy 41.801848 95.995984)
+        (xy 41.790728 95.999597)
+        (xy 41.684005 96.053976)
+        (xy 41.674543 96.060851)
+        (xy 41.589851 96.145543)
+        (xy 41.582976 96.155005)
+        (xy 41.528597 96.261728)
+        (xy 41.524984 96.272848)
+        (xy 41.510962 96.361381)
+        (xy 41.5105 96.367254)
+        (xy 41.5105 96.510098)
+        (xy 36.724621 96.510098)
+        (xy 36.273721 96.059198)
+        (xy 36.271175 96.056525)
+        (xy 36.057538 95.820809)
+        (xy 36.052857 95.815105)
+        (xy 36.049343 95.810367)
+        (xy 35.864474 95.561098)
+        (xy 35.860384 95.554977)
+        (xy 35.85826 95.551434)
+        (xy 35.697796 95.28371)
+        (xy 35.694322 95.277209)
+        (xy 35.692955 95.274319)
+        (xy 35.599877 95.077519)
+        (xy 35.559116 94.991336)
+        (xy 35.556292 94.984518)
+        (xy 35.530663 94.912891)
+        (xy 35.449749 94.686751)
+        (xy 35.447616 94.679717)
+        (xy 35.370774 94.372942)
+        (xy 35.369335 94.365709)
+        (xy 35.32293 94.052876)
+        (xy 35.32221 94.045555)
+        (xy 35.306591 93.727608)
+        (xy 35.3065 93.723918)
+        (xy 35.3065 86.097453)
+        (xy 35.306508 86.097393)
+        (xy 35.306513 86.097408)
+        (xy 35.306513 85.925867)
+        (xy 35.276612 85.584092)
+        (xy 35.217038 85.246223)
+        (xy 35.216066 85.242597)
+        (xy 35.189942 85.145101)
+        (xy 35.128242 84.914832)
+        (xy 35.010902 84.592441)
+        (xy 34.86591 84.281504)
+        (xy 34.69437 83.984387)
+        (xy 34.497587 83.703352)
+        (xy 34.277058 83.440536)
+        (xy 34.200779 83.364257)
+        (xy 34.200777 83.364254)
+        (xy 34.001095 83.164572)
+        (xy 33.99855 83.1619)
+        (xy 33.979582 83.140972)
+        (xy 33.803054 82.946207)
+        (xy 33.798386 82.94052)
+        (xy 33.626079 82.708194)
+        (xy 33.621989 82.702072)
+        (xy 33.473285 82.45398)
+        (xy 33.469809 82.447475)
+        (xy 33.34614 82.186)
+        (xy 33.343328 82.179211)
+        (xy 33.245879 81.906865)
+        (xy 33.24374 81.899811)
+        (xy 33.243624 81.899349)
+        (xy 33.173463 81.61925)
+        (xy 33.172024 81.612017)
+        (xy 33.170737 81.603339)
+        (xy 33.129583 81.325902)
+        (xy 33.128862 81.318577)
+        (xy 33.114591 81.028096)
+        (xy 33.1145 81.024406)
+        (xy 33.1145 80.0062)
+        (xy 33.124575 79.9686)
+        (xy 33.1521 79.941075)
+        (xy 33.1897 79.931)
+        (xy 33.384364 79.931)
+        (xy 33.386118 79.931)
+        (xy 33.415913 79.928206)
+        (xy 33.541393 79.884299)
+        (xy 33.648356 79.805356)
+        (xy 33.727299 79.698393)
+        (xy 33.771206 79.572913)
+        (xy 33.774 79.543118)
+        (xy 33.774 78.236882)
+        (xy 33.771206 78.207087)
+        (xy 33.727299 78.081607)
+        (xy 33.715298 78.065347)
+        (xy 33.691734 78.033419)
+        (xy 33.648356 77.974644)
+        (xy 33.613831 77.949163)
+        (xy 33.545923 77.899044)
+        (xy 33.545921 77.899043)
+        (xy 33.541393 77.895701)
+        (xy 33.536078 77.893841)
+        (xy 33.536076 77.89384)
+        (xy 33.420227 77.853303)
+        (xy 33.420223 77.853302)
+        (xy 33.415913 77.851794)
+        (xy 33.411365 77.851367)
+        (xy 33.411363 77.851367)
+        (xy 33.387859 77.849163)
+        (xy 33.387853 77.849162)
+        (xy 33.386118 77.849)
+        (xy 32.079882 77.849)
+        (xy 32.078147 77.849162)
+        (xy 32.07814 77.849163)
+        (xy 32.054636 77.851367)
+        (xy 32.054632 77.851367)
+        (xy 32.050087 77.851794)
+        (xy 32.045778 77.853301)
+        (xy 32.045772 77.853303)
+        (xy 31.929923 77.89384)
+        (xy 31.929918 77.893842)
+        (xy 31.924607 77.895701)
+        (xy 31.920081 77.899041)
+        (xy 31.920076 77.899044)
+        (xy 31.822171 77.971302)
+        (xy 31.822167 77.971305)
+        (xy 31.817644 77.974644)
+        (xy 31.814305 77.979167)
+        (xy 31.814302 77.979171)
+        (xy 31.742044 78.077076)
+        (xy 31.742041 78.077081)
+        (xy 31.738701 78.081607)
+        (xy 31.736842 78.086918)
+        (xy 31.73684 78.086923)
+        (xy 31.696303 78.202772)
+        (xy 31.696301 78.202778)
+        (xy 31.694794 78.207087)
+        (xy 31.694367 78.211632)
+        (xy 31.694367 78.211636)
+        (xy 31.692246 78.234257)
+        (xy 31.692 78.236882)
+        (xy 31.692 79.543118)
+        (xy 30.666513 79.543118)
+        (xy 30.2 79.076605)
+        (xy 30.193 79.072563)
+        (xy 30.185999 79.076605)
+        (xy 29.559787 79.702816)
+        (xy 29.555741 79.710095)
+        (xy 25 79.710095)
+        (xy 25 78.893675)
+        (xy 29.147827 78.893675)
+        (xy 29.167192 79.090298)
+        (xy 29.168627 79.097508)
+        (xy 29.225979 79.286573)
+        (xy 29.228792 79.293365)
+        (xy 29.321929 79.467613)
+        (xy 29.326011 79.473722)
+        (xy 29.366059 79.522521)
+        (xy 29.372903 79.527257)
+        (xy 29.380182 79.523211)
+        (xy 30.006394 78.897)
+        (xy 30.010436 78.89)
+        (xy 30.375563 78.89)
+        (xy 30.379605 78.897)
+        (xy 31.005816 79.523211)
+        (xy 31.013096 79.527257)
+        (xy 31.019939 79.52252)
+        (xy 31.059988 79.473721)
+        (xy 31.06407 79.467613)
+        (xy 31.157207 79.293365)
+        (xy 31.16002 79.286573)
+        (xy 31.217372 79.097508)
+        (xy 31.218807 79.090298)
+        (xy 31.238173 78.893675)
+        (xy 31.238173 78.886325)
+        (xy 31.218807 78.689701)
+        (xy 31.217372 78.682491)
+        (xy 31.16002 78.493426)
+        (xy 31.157207 78.486634)
+        (xy 31.06407 78.312386)
+        (xy 31.059988 78.306278)
+        (xy 31.019939 78.257477)
+        (xy 31.013095 78.252741)
+        (xy 31.005816 78.256787)
+        (xy 30.379605 78.882999)
+        (xy 30.375563 78.89)
+        (xy 30.010436 78.89)
+        (xy 30.006394 78.882999)
+        (xy 29.380182 78.256787)
+        (xy 29.372903 78.252742)
+        (xy 29.366058 78.257479)
+        (xy 29.326008 78.306281)
+        (xy 29.321931 78.312383)
+        (xy 29.228792 78.486634)
+        (xy 29.225979 78.493426)
+        (xy 29.168627 78.682491)
+        (xy 29.167192 78.689701)
+        (xy 29.147827 78.886325)
+        (xy 29.147827 78.893675)
+        (xy 25 78.893675)
+        (xy 25 78.069903)
+        (xy 29.555742 78.069903)
+        (xy 29.559787 78.077182)
+        (xy 30.185999 78.703394)
+        (xy 30.193 78.707436)
+        (xy 30.2 78.703394)
+        (xy 30.826211 78.077182)
+        (xy 30.830257 78.069903)
+        (xy 30.825521 78.063059)
+        (xy 30.776722 78.023011)
+        (xy 30.770613 78.018929)
+        (xy 30.596365 77.925792)
+        (xy 30.589573 77.922979)
+        (xy 30.400508 77.865627)
+        (xy 30.393298 77.864192)
+        (xy 30.196675 77.844827)
+        (xy 30.189325 77.844827)
+        (xy 29.992701 77.864192)
+        (xy 29.985491 77.865627)
+        (xy 29.796426 77.922979)
+        (xy 29.789634 77.925792)
+        (xy 29.615383 78.018931)
+        (xy 29.609281 78.023008)
+        (xy 29.560479 78.063058)
+        (xy 29.555742 78.069903)
+        (xy 25 78.069903)
+        (xy 25 77.170095)
+        (xy 29.555741 77.170095)
+        (xy 29.560477 77.176939)
+        (xy 29.609278 77.216988)
+        (xy 29.615386 77.22107)
+        (xy 29.789634 77.314207)
+        (xy 29.796426 77.31702)
+        (xy 29.985491 77.374372)
+        (xy 29.992701 77.375807)
+        (xy 30.189325 77.395173)
+        (xy 30.196675 77.395173)
+        (xy 30.393298 77.375807)
+        (xy 30.400508 77.374372)
+        (xy 30.589573 77.31702)
+        (xy 30.596365 77.314207)
+        (xy 30.770613 77.22107)
+        (xy 30.776721 77.216988)
+        (xy 30.82552 77.176939)
+        (xy 30.830257 77.170096)
+        (xy 30.826211 77.162816)
+        (xy 30.2 76.536605)
+        (xy 30.193 76.532563)
+        (xy 30.185999 76.536605)
+        (xy 29.559787 77.162816)
+        (xy 29.555741 77.170095)
+        (xy 25 77.170095)
+        (xy 25 76.353675)
+        (xy 29.147827 76.353675)
+        (xy 29.167192 76.550298)
+        (xy 29.168627 76.557508)
+        (xy 29.225979 76.746573)
+        (xy 29.228789 76.753358)
+        (xy 29.321929 76.927613)
+        (xy 29.326011 76.933722)
+        (xy 29.366059 76.982521)
+        (xy 29.372903 76.987257)
+        (xy 29.380182 76.983211)
+        (xy 30.006394 76.357)
+        (xy 30.010436 76.35)
+        (xy 30.375563 76.35)
+        (xy 30.379605 76.357)
+        (xy 31.005816 76.983211)
+        (xy 31.013096 76.987257)
+        (xy 31.019939 76.98252)
+        (xy 31.059988 76.933721)
+        (xy 31.06407 76.927613)
+        (xy 31.157211 76.753358)
+        (xy 31.16002 76.746573)
+        (xy 31.217372 76.557508)
+        (xy 31.218807 76.550298)
+        (xy 31.238173 76.353675)
+        (xy 31.238173 76.35)
+        (xy 31.686963 76.35)
+        (xy 31.687325 76.353675)
+        (xy 31.687325 76.353676)
+        (xy 31.706438 76.547742)
+        (xy 31.707062 76.554072)
+        (xy 31.708132 76.557601)
+        (xy 31.708133 76.557603)
+        (xy 31.765516 76.746769)
+        (xy 31.765518 76.746774)
+        (xy 31.766588 76.750301)
+        (xy 31.863252 76.931147)
+        (xy 31.865596 76.934003)
+        (xy 31.865598 76.934006)
+        (xy 31.987973 77.08312)
+        (xy 31.99334 77.08966)
+        (xy 31.996195 77.092003)
+        (xy 32.147378 77.216076)
+        (xy 32.151853 77.219748)
+        (xy 32.332699 77.316412)
+        (xy 32.528928 77.375938)
+        (xy 32.715364 77.3943)
+        (xy 32.724227 77.395173)
+        (xy 32.733 77.396037)
+        (xy 32.741773 77.395173)
+        (xy 32.750636 77.3943)
+        (xy 32.937072 77.375938)
+        (xy 33.133301 77.316412)
+        (xy 33.314147 77.219748)
+        (xy 33.43342 77.121862)
+        (xy 33.466452 77.10624)
+        (xy 33.502952 77.108033)
+        (xy 33.534297 77.126821)
+        (xy 33.637492 77.230016)
+        (xy 33.640856 77.233607)
+        (xy 33.752668 77.361104)
+        (xy 33.758656 77.368908)
+        (xy 33.851503 77.507862)
+        (xy 33.856422 77.516382)
+        (xy 33.930331 77.66626)
+        (xy 33.934095 77.675347)
+        (xy 33.98781 77.833588)
+        (xy 33.990356 77.843089)
+        (xy 34.003284 77.908083)
+        (xy 34.022643 78.005412)
+        (xy 34.022957 78.006988)
+        (xy 34.024241 78.016742)
+        (xy 34.035338 78.186095)
+        (xy 34.035499 78.191012)
+        (xy 34.035499 78.215984)
+        (xy 34.035499 78.243267)
+        (xy 34.0355 78.24327)
+        (xy 34.0355 81.111705)
+        (xy 34.035502 81.111717)
+        (xy 34.035503 81.111741)
+        (xy 34.035503 81.233438)
+        (xy 34.035681 81.235247)
+        (xy 34.035682 81.235264)
+        (xy 34.065381 81.536811)
+        (xy 34.065383 81.536826)
+        (xy 34.065563 81.538651)
+        (xy 34.06592 81.540448)
+        (xy 34.065923 81.540465)
+        (xy 34.125036 81.837644)
+        (xy 34.125395 81.839448)
+        (xy 34.125925 81.841195)
+        (xy 34.125928 81.841207)
+        (xy 34.213887 82.131169)
+        (xy 34.21389 82.131178)
+        (xy 34.214422 82.132931)
+        (xy 34.331787 82.416276)
+        (xy 34.332655 82.417901)
+        (xy 34.332657 82.417904)
+        (xy 34.381167 82.50866)
+        (xy 34.476359 82.686752)
+        (xy 34.477374 82.688271)
+        (xy 34.645145 82.93936)
+        (xy 34.646746 82.941755)
+        (xy 34.841308 83.17883)
+        (xy 34.842622 83.180144)
+        (xy 34.842623 83.180145)
+        (xy 34.948422 83.285944)
+        (xy 34.950968 83.288617)
+        (xy 35.134152 83.49073)
+        (xy 35.14162 83.498969)
+        (xy 35.1463 83.504672)
+        (xy 35.159009 83.521809)
+        (xy 35.314293 83.731187)
+        (xy 35.318393 83.737322)
+        (xy 35.463387 83.979228)
+        (xy 35.466866 83.985737)
+        (xy 35.587445 84.240682)
+        (xy 35.590269 84.2475)
+        (xy 35.685281 84.513038)
+        (xy 35.687423 84.5201)
+        (xy 35.755948 84.793666)
+        (xy 35.757388 84.800904)
+        (xy 35.798771 85.079881)
+        (xy 35.799494 85.087225)
+        (xy 35.813409 85.370459)
+        (xy 35.8135 85.374149)
+        (xy 35.8135 93.695981)
+        (xy 35.813507 93.696025)
+        (xy 35.813511 93.696132)
+        (xy 35.813511 93.75374)
+        (xy 35.813511 93.810917)
+        (xy 35.813689 93.812725)
+        (xy 35.81369 93.812744)
+        (xy 35.842055 94.100767)
+        (xy 35.842056 94.100777)
+        (xy 35.842237 94.10261)
+        (xy 35.842596 94.104418)
+        (xy 35.842598 94.104427)
+        (xy 35.899054 94.388265)
+        (xy 35.899056 94.388276)
+        (xy 35.899416 94.390082)
+        (xy 35.899953 94.391852)
+        (xy 35.983962 94.668801)
+        (xy 35.983965 94.668812)
+        (xy 35.984498 94.670566)
+        (xy 35.9852 94.672262)
+        (xy 35.985203 94.672269)
+        (xy 36.095958 94.939661)
+        (xy 36.095963 94.939672)
+        (xy 36.096662 94.941359)
+        (xy 36.097523 94.94297)
+        (xy 36.097525 94.942974)
+        (xy 36.149273 95.039789)
+        (xy 36.234829 95.199854)
+        (xy 36.235844 95.201373)
+        (xy 36.396272 95.441473)
+        (xy 36.397668 95.443561)
+        (xy 36.583611 95.670133)
+        (xy 36.584926 95.671448)
+        (xy 36.642224 95.728746)
+        (xy 36.642225 95.728748)
+        (xy 36.698889 95.785412)
+        (xy 36.720149 95.827883)
+        (xy 36.729625 95.89379)
+        (xy 36.729626 95.893795)
+        (xy 36.730392 95.899119)
+        (xy 36.732627 95.904012)
+        (xy 36.732628 95.904015)
+        (xy 36.787382 96.023911)
+        (xy 36.787383 96.023913)
+        (xy 36.789618 96.028806)
+        (xy 36.793138 96.032869)
+        (xy 36.79314 96.032871)
+        (xy 36.82165 96.065773)
+        (xy 36.882982 96.136553)
+        (xy 36.887504 96.139459)
+        (xy 36.887505 96.13946)
+        (xy 36.998397 96.210727)
+        (xy 37.002919 96.213633)
+        (xy 37.139715 96.2538)
+        (xy 37.276904 96.2538)
+        (xy 37.282285 96.2538)
+        (xy 37.419081 96.213633)
+        (xy 37.44428 96.197437)
+        (xy 37.484937 96.1855)
+        (xy 37.566471 96.1855)
+        (xy 37.605763 96.196582)
+        (xy 37.633475 96.22656)
+        (xy 37.645564 96.250288)
+        (xy 37.648254 96.255566)
+        (xy 37.741434 96.348746)
+        (xy 37.777758 96.367254)
+        (xy 37.852466 96.40532)
+        (xy 37.858847 96.408571)
+        (xy 37.864692 96.409496)
+        (xy 37.864693 96.409497)
+        (xy 37.875571 96.411219)
+        (xy 37.956263 96.424)
+        (xy 38.471736 96.423999)
+        (xy 38.569153 96.408571)
+        (xy 38.686566 96.348746)
+        (xy 38.779746 96.255566)
+        (xy 38.839571 96.138153)
+        (xy 38.855 96.040737)
+        (xy 38.854999 95.475264)
+        (xy 38.839571 95.377847)
+        (xy 38.779746 95.260434)
+        (xy 38.686566 95.167254)
+        (xy 38.675413 95.161571)
+        (xy 38.574426 95.110115)
+        (xy 38.574422 95.110113)
+        (xy 38.569153 95.107429)
+        (xy 38.563311 95.106503)
+        (xy 38.563306 95.106502)
+        (xy 38.474655 95.092462)
+        (xy 38.474652 95.092461)
+        (xy 38.471737 95.092)
+        (xy 38.468783 95.092)
+        (xy 37.959218 95.092)
+        (xy 37.959205 95.092)
+        (xy 37.956264 95.092001)
+        (xy 37.95335 95.092462)
+        (xy 37.953343 95.092463)
+        (xy 37.864692 95.106503)
+        (xy 37.86469 95.106503)
+        (xy 37.858847 95.107429)
+        (xy 37.853577 95.110113)
+        (xy 37.853574 95.110115)
+        (xy 37.74671 95.164565)
+        (xy 37.746706 95.164567)
+        (xy 37.741434 95.167254)
+        (xy 37.737247 95.17144)
+        (xy 37.737244 95.171443)
+        (xy 37.652443 95.256244)
+        (xy 37.65244 95.256247)
+        (xy 37.648254 95.260434)
+        (xy 37.645567 95.265706)
+        (xy 37.645565 95.26571)
+        (xy 37.613362 95.328913)
+        (xy 37.585191 95.359171)
+        (xy 37.545284 95.369965)
+        (xy 37.505701 95.358035)
+        (xy 37.423602 95.305272)
+        (xy 37.423599 95.30527)
+        (xy 37.419081 95.302367)
+        (xy 37.413925 95.300853)
+        (xy 37.413923 95.300852)
+        (xy 37.287447 95.263715)
+        (xy 37.287442 95.263714)
+        (xy 37.282285 95.2622)
+        (xy 37.276905 95.2622)
+        (xy 37.275771 95.262037)
+        (xy 37.233299 95.240776)
+        (xy 37.228247 95.235724)
+        (xy 37.225349 95.232659)
+        (xy 37.186784 95.189505)
+        (xy 37.063679 95.051749)
+        (xy 37.058421 95.045156)
+        (xy 37.050757 95.034354)
+        (xy 36.919237 94.848993)
+        (xy 36.914754 94.841858)
+        (xy 36.798407 94.631342)
+        (xy 36.794748 94.623744)
+        (xy 36.792889 94.619257)
+        (xy 36.74684 94.508081)
+        (xy 36.702708 94.401535)
+        (xy 36.699923 94.393576)
+        (xy 36.681418 94.329344)
+        (xy 36.653073 94.230952)
+        (xy 37.123 94.230952)
+        (xy 37.123319 94.23338)
+        (xy 37.12332 94.233385)
+        (xy 37.127922 94.268335)
+        (xy 37.129539 94.280619)
+        (xy 37.131967 94.285827)
+        (xy 37.131969 94.285832)
+        (xy 37.168405 94.36397)
+        (xy 37.18036 94.389607)
+        (xy 37.265393 94.47464)
+        (xy 37.330491 94.504995)
+        (xy 37.369167 94.52303)
+        (xy 37.369168 94.52303)
+        (xy 37.374381 94.525461)
+        (xy 37.424048 94.532)
+        (xy 38.676495 94.532)
+        (xy 38.678952 94.532)
+        (xy 38.728619 94.525461)
+        (xy 38.790563 94.496576)
+        (xy 38.798137 94.493045)
+        (xy 38.829917 94.486)
+        (xy 38.833703 94.486)
+        (xy 38.874359 94.497938)
+        (xy 38.902106 94.52996)
+        (xy 38.906984 94.54064)
+        (xy 38.946382 94.626911)
+        (xy 38.946383 94.626913)
+        (xy 38.948618 94.631806)
+        (xy 38.952138 94.635869)
+        (xy 38.95214 94.635871)
+        (xy 38.981605 94.669875)
+        (xy 39.041982 94.739553)
+        (xy 39.046504 94.742459)
+        (xy 39.046505 94.74246)
+        (xy 39.157397 94.813727)
+        (xy 39.161919 94.816633)
+        (xy 39.298715 94.8568)
+        (xy 39.435904 94.8568)
+        (xy 39.441285 94.8568)
+        (xy 39.578081 94.816633)
+        (xy 39.698018 94.739553)
+        (xy 39.791382 94.631806)
+        (xy 39.850608 94.502119)
+        (xy 39.870898 94.361)
+        (xy 39.850608 94.219881)
+        (xy 39.791382 94.090194)
+        (xy 39.77898 94.075882)
+        (xy 39.759056 94.052888)
+        (xy 39.698018 93.982447)
+        (xy 39.693496 93.979541)
+        (xy 39.693494 93.979539)
+        (xy 39.582602 93.908272)
+        (xy 39.582599 93.90827)
+        (xy 39.578081 93.905367)
+        (xy 39.54781 93.896478)
+        (xy 39.515824 93.877499)
+        (xy 39.385321 93.746996)
+        (xy 39.379701 93.740708)
+        (xy 39.359608 93.715512)
+        (xy 39.359604 93.715508)
+        (xy 39.356095 93.711108)
+        (xy 39.355065 93.710406)
+        (xy 39.334008 93.673934)
+        (xy 39.33732 93.629727)
+        (xy 39.36496 93.595067)
+        (xy 39.407322 93.582)
+        (xy 40.5008 93.582)
+        (xy 40.5384 93.592075)
+        (xy 40.565925 93.6196)
+        (xy 40.576 93.6572)
+        (xy 40.576 95.034526)
+        (xy 40.570276 95.063304)
+        (xy 40.553974 95.087701)
+        (xy 40.408666 95.233007)
+        (xy 40.374955 95.25247)
+        (xy 40.336029 95.25247)
+        (xy 40.302318 95.233006)
+        (xy 40.240755 95.171443)
+        (xy 40.240754 95.171442)
+        (xy 40.236566 95.167254)
+        (xy 40.225413 95.161571)
+        (xy 40.124426 95.110115)
+        (xy 40.124422 95.110113)
+        (xy 40.119153 95.107429)
+        (xy 40.113311 95.106503)
+        (xy 40.113306 95.106502)
+        (xy 40.024655 95.092462)
+        (xy 40.024652 95.092461)
+        (xy 40.021737 95.092)
+        (xy 40.018783 95.092)
+        (xy 39.509218 95.092)
+        (xy 39.509205 95.092)
+        (xy 39.506264 95.092001)
+        (xy 39.50335 95.092462)
+        (xy 39.503343 95.092463)
+        (xy 39.414692 95.106503)
+        (xy 39.41469 95.106503)
+        (xy 39.408847 95.107429)
+        (xy 39.403577 95.110113)
+        (xy 39.403574 95.110115)
+        (xy 39.29671 95.164565)
+        (xy 39.296706 95.164567)
+        (xy 39.291434 95.167254)
+        (xy 39.287247 95.17144)
+        (xy 39.287244 95.171443)
+        (xy 39.202443 95.256244)
+        (xy 39.20244 95.256247)
+        (xy 39.198254 95.260434)
+        (xy 39.195567 95.265706)
+        (xy 39.195565 95.26571)
+        (xy 39.141115 95.372573)
+        (xy 39.141112 95.372579)
+        (xy 39.138429 95.377847)
+        (xy 39.137504 95.383686)
+        (xy 39.137502 95.383693)
+        (xy 39.123462 95.472343)
+        (xy 39.123 95.475263)
+        (xy 39.123 95.478215)
+        (xy 39.123 95.478216)
+        (xy 39.123 96.037781)
+        (xy 39.123 96.037793)
+        (xy 39.123001 96.040736)
+        (xy 39.123462 96.04365)
+        (xy 39.123463 96.043656)
+        (xy 39.136321 96.124843)
+        (xy 39.138429 96.138153)
+        (xy 39.141114 96.143423)
+        (xy 39.141115 96.143425)
+        (xy 39.195564 96.250288)
+        (xy 39.198254 96.255566)
+        (xy 39.291434 96.348746)
+        (xy 39.327758 96.367254)
+        (xy 39.402466 96.40532)
+        (xy 39.408847 96.408571)
+        (xy 39.414692 96.409496)
+        (xy 39.414693 96.409497)
+        (xy 39.425571 96.411219)
+        (xy 39.506263 96.424)
+        (xy 40.021736 96.423999)
+        (xy 40.119153 96.408571)
+        (xy 40.236566 96.348746)
+        (xy 40.329746 96.255566)
+        (xy 40.335609 96.244058)
+        (xy 40.363322 96.214081)
+        (xy 40.402613 96.203)
+        (xy 40.483793 96.203)
+        (xy 40.492212 96.203473)
+        (xy 40.529827 96.207711)
+        (xy 40.586177 96.197048)
+        (xy 40.588933 96.19658)
+        (xy 40.645647 96.188033)
+        (xy 40.650731 96.185583)
+        (xy 40.652984 96.184889)
+        (xy 40.653436 96.184777)
+        (xy 40.653878 96.184594)
+        (xy 40.656087 96.18382)
+        (xy 40.661634 96.182772)
+        (xy 40.712348 96.155967)
+        (xy 40.714825 96.154718)
+        (xy 40.766509 96.129829)
+        (xy 40.770641 96.125993)
+        (xy 40.772594 96.124663)
+        (xy 40.772991 96.124423)
+        (xy 40.773355 96.124122)
+        (xy 40.775246 96.122726)
+        (xy 40.780235 96.12009)
+        (xy 40.820822 96.079501)
+        (xy 40.822766 96.077628)
+        (xy 40.864844 96.038587)
+        (xy 40.867664 96.0337)
+        (xy 40.869137 96.031854)
+        (xy 40.87475 96.025573)
+        (xy 41.315014 95.585309)
+        (xy 41.321283 95.579706)
+        (xy 41.340426 95.564441)
+        (xy 45.381501 95.564441)
+        (xy 45.381821 95.569336)
+        (xy 45.387276 95.610779)
+        (xy 45.390461 95.621705)
+        (xy 45.435993 95.719349)
+        (xy 45.443431 95.729971)
+        (xy 45.519028 95.805568)
+        (xy 45.52965 95.813006)
+        (xy 45.627298 95.85854)
+        (xy 45.638215 95.861722)
+        (xy 45.679663 95.867179)
+        (xy 45.684557 95.8675)
+        (xy 46.410098 95.8675)
+        (xy 46.417907 95.865407)
+        (xy 46.42 95.857598)
+        (xy 46.42 95.857597)
+        (xy 46.674 95.857597)
+        (xy 46.676092 95.865406)
+        (xy 46.683902 95.867499)
+        (xy 47.409441 95.867499)
+        (xy 47.414336 95.867178)
+        (xy 47.455779 95.861723)
+        (xy 47.466705 95.858538)
+        (xy 47.564349 95.813006)
+        (xy 47.574971 95.805568)
+        (xy 47.650568 95.729971)
+        (xy 47.658006 95.719349)
+        (xy 47.70354 95.621701)
+        (xy 47.706722 95.610784)
+        (xy 47.712179 95.569336)
+        (xy 47.7125 95.564443)
+        (xy 47.7125 95.513902)
+        (xy 47.710407 95.506092)
+        (xy 47.702598 95.504)
+        (xy 46.683902 95.504)
+        (xy 46.676092 95.506092)
+        (xy 46.674 95.513902)
+        (xy 46.674 95.857597)
+        (xy 46.42 95.857597)
+        (xy 46.42 95.513902)
+        (xy 46.417907 95.506092)
+        (xy 46.410098 95.504)
+        (xy 45.391403 95.504)
+        (xy 45.383593 95.506092)
+        (xy 45.381501 95.513902)
+        (xy 45.381501 95.564441)
+        (xy 41.340426 95.564441)
+        (xy 41.350892 95.556095)
+        (xy 41.36156 95.540448)
+        (xy 41.38319 95.508723)
+        (xy 41.384818 95.506428)
+        (xy 41.38661 95.504)
+        (xy 41.418874 95.460284)
+        (xy 41.420737 95.454958)
+        (xy 41.421836 95.452879)
+        (xy 41.422078 95.452476)
+        (xy 41.422257 95.452045)
+        (xy 41.423279 95.449921)
+        (xy 41.426459 95.445259)
+        (xy 41.442309 95.393875)
+        (xy 41.443306 95.390643)
+        (xy 41.465687 95.356177)
+        (xy 41.502845 95.338624)
+        (xy 41.543681 95.343224)
+        (xy 41.576002 95.368605)
+        (xy 41.578043 95.371415)
+        (xy 41.580731 95.376689)
+        (xy 41.668311 95.464269)
+        (xy 41.703226 95.482059)
+        (xy 41.772448 95.51733)
+        (xy 41.778668 95.520499)
+        (xy 41.784513 95.521424)
+        (xy 41.784514 95.521425)
+        (xy 41.79573 95.523201)
+        (xy 41.870226 95.535)
+        (xy 42.32882 95.535)
+        (xy 42.331774 95.535)
+        (xy 42.423332 95.520499)
+        (xy 42.533689 95.464269)
+        (xy 42.621269 95.376689)
+        (xy 42.677499 95.266332)
+        (xy 42.692 95.174774)
+        (xy 42.692 95.171779)
+        (xy 43.160501 95.171779)
+        (xy 43.160963 95.177654)
+        (xy 43.174057 95.260328)
+        (xy 43.177669 95.271447)
+        (xy 43.228452 95.371114)
+        (xy 43.23533 95.38058)
+        (xy 43.314419 95.459669)
+        (xy 43.323885 95.466547)
+        (xy 43.423551 95.51733)
+        (xy 43.434671 95.520943)
+        (xy 43.517346 95.534037)
+        (xy 43.523219 95.5345)
+        (xy 43.614098 95.5345)
+        (xy 43.621907 95.532407)
+        (xy 43.624 95.524598)
+        (xy 43.624 95.524597)
+        (xy 43.878 95.524597)
+        (xy 43.880092 95.532406)
+        (xy 43.887902 95.534499)
+        (xy 43.978779 95.534499)
+        (xy 43.984654 95.534036)
+        (xy 44.067328 95.520942)
+        (xy 44.078447 95.51733)
+        (xy 44.178114 95.466547)
+        (xy 44.18758 95.459669)
+        (xy 44.266669 95.38058)
+        (xy 44.273547 95.371114)
+        (xy 44.32433 95.271448)
+        (xy 44.327943 95.260328)
+        (xy 44.331147 95.240098)
+        (xy 45.3815 95.240098)
+        (xy 45.383592 95.247907)
+        (xy 45.391402 95.25)
+        (xy 46.410098 95.25)
+        (xy 46.417907 95.247907)
+        (xy 46.42 95.240098)
+        (xy 46.674 95.240098)
+        (xy 46.676092 95.247907)
+        (xy 46.683902 95.25)
+        (xy 47.702597 95.25)
+        (xy 47.710406 95.247907)
+        (xy 47.712499 95.240098)
+        (xy 47.712499 95.189559)
+        (xy 47.712178 95.184663)
+        (xy 47.706723 95.14322)
+        (xy 47.703538 95.132294)
+        (xy 47.658006 95.03465)
+        (xy 47.650568 95.024028)
+        (xy 47.574971 94.948431)
+        (xy 47.564349 94.940993)
+        (xy 47.466701 94.895459)
+        (xy 47.455784 94.892277)
+        (xy 47.414336 94.88682)
+        (xy 47.409443 94.8865)
+        (xy 46.683902 94.8865)
+        (xy 46.676092 94.888592)
+        (xy 46.674 94.896402)
+        (xy 46.674 95.240098)
+        (xy 46.42 95.240098)
+        (xy 46.42 94.896403)
+        (xy 46.417907 94.888593)
+        (xy 46.410098 94.886501)
+        (xy 45.684559 94.886501)
+        (xy 45.679663 94.886821)
+        (xy 45.63822 94.892276)
+        (xy 45.627294 94.895461)
+        (xy 45.52965 94.940993)
+        (xy 45.519028 94.948431)
+        (xy 45.443431 95.024028)
+        (xy 45.435993 95.03465)
+        (xy 45.390459 95.132298)
+        (xy 45.387277 95.143215)
+        (xy 45.38182 95.184663)
+        (xy 45.3815 95.189557)
+        (xy 45.3815 95.240098)
+        (xy 44.331147 95.240098)
+        (xy 44.341037 95.177653)
+        (xy 44.3415 95.171781)
+        (xy 44.3415 95.005902)
+        (xy 44.339407 94.998092)
+        (xy 44.331598 94.996)
+        (xy 43.887902 94.996)
+        (xy 43.880092 94.998092)
+        (xy 43.878 95.005902)
+        (xy 43.878 95.524597)
+        (xy 43.624 95.524597)
+        (xy 43.624 95.005902)
+        (xy 43.621907 94.998092)
+        (xy 43.614098 94.996)
+        (xy 43.170403 94.996)
+        (xy 43.162593 94.998092)
+        (xy 43.160501 95.005902)
+        (xy 43.160501 95.171779)
+        (xy 42.692 95.171779)
+        (xy 42.692 94.732098)
+        (xy 43.1605 94.732098)
+        (xy 43.162592 94.739907)
+        (xy 43.170402 94.742)
+        (xy 43.614098 94.742)
+        (xy 43.621907 94.739907)
+        (xy 43.624 94.732098)
+        (xy 43.878 94.732098)
+        (xy 43.880092 94.739907)
+        (xy 43.887902 94.742)
+        (xy 44.331597 94.742)
+        (xy 44.339406 94.739907)
+        (xy 44.341499 94.732098)
+        (xy 44.341499 94.566221)
+        (xy 44.341036 94.560345)
+        (xy 44.327942 94.477671)
+        (xy 44.32433 94.466552)
+        (xy 44.273547 94.366885)
+        (xy 44.266669 94.357419)
+        (xy 44.18758 94.27833)
+        (xy 44.178114 94.271452)
+        (xy 44.078448 94.220669)
+        (xy 44.067328 94.217056)
+        (xy 43.984653 94.203962)
+        (xy 43.978781 94.2035)
+        (xy 43.887902 94.2035)
+        (xy 43.880092 94.205592)
+        (xy 43.878 94.213402)
+        (xy 43.878 94.732098)
+        (xy 43.624 94.732098)
+        (xy 43.624 94.213403)
+        (xy 43.621907 94.205593)
+        (xy 43.614098 94.203501)
+        (xy 43.523221 94.203501)
+        (xy 43.517345 94.203963)
+        (xy 43.434671 94.217057)
+        (xy 43.423552 94.220669)
+        (xy 43.323885 94.271452)
+        (xy 43.314419 94.27833)
+        (xy 43.23533 94.357419)
+        (xy 43.228452 94.366885)
+        (xy 43.177669 94.466551)
+        (xy 43.174056 94.477671)
+        (xy 43.160962 94.560346)
+        (xy 43.1605 94.566219)
+        (xy 43.1605 94.732098)
+        (xy 42.692 94.732098)
+        (xy 42.692 94.563226)
+        (xy 42.677499 94.471668)
+        (xy 42.672086 94.461045)
+        (xy 42.644699 94.407294)
+        (xy 42.621269 94.361311)
+        (xy 42.568026 94.308068)
+        (xy 42.551724 94.283672)
+        (xy 42.546 94.254894)
+        (xy 42.546 93.705106)
+        (xy 42.551724 93.676328)
+        (xy 42.568026 93.651932)
+        (xy 42.592551 93.627407)
+        (xy 42.621269 93.598689)
+        (xy 42.677499 93.488332)
+        (xy 42.692 93.396774)
+        (xy 42.692 92.785226)
+        (xy 42.686822 92.752532)
+        (xy 42.694092 92.706629)
+        (xy 42.726956 92.673765)
+        (xy 42.77286 92.666495)
+        (xy 42.81427 92.687595)
+        (xy 43.137974 93.011299)
+        (xy 43.154276 93.035695)
+        (xy 43.16 93.064473)
+        (xy 43.16 93.396774)
+        (xy 43.160461 93.39969)
+        (xy 43.160462 93.399692)
+        (xy 43.173574 93.482485)
+        (xy 43.173575 93.48249)
+        (xy 43.174501 93.488332)
+        (xy 43.177185 93.4936)
+        (xy 43.177187 93.493605)
+        (xy 43.225771 93.588955)
+        (xy 43.230731 93.598689)
+        (xy 43.318311 93.686269)
+        (xy 43.369739 93.712473)
+        (xy 43.416831 93.736468)
+        (xy 43.428668 93.742499)
+        (xy 43.434513 93.743424)
+        (xy 43.434514 93.743425)
+        (xy 43.443285 93.744814)
+        (xy 43.520226 93.757)
+        (xy 43.97882 93.757)
+        (xy 43.981774 93.757)
+        (xy 44.073332 93.742499)
+        (xy 44.183689 93.686269)
+        (xy 44.187875 93.682082)
+        (xy 44.192027 93.679066)
+        (xy 44.224465 93.665629)
+        (xy 44.259467 93.668383)
+        (xy 44.289404 93.686729)
+        (xy 45.003682 94.401007)
+        (xy 45.009301 94.407294)
+        (xy 45.032905 94.436892)
+        (xy 45.039752 94.44156)
+        (xy 45.080266 94.469183)
+        (xy 45.082559 94.47081)
+        (xy 45.124182 94.501529)
+        (xy 45.128716 94.504875)
+        (xy 45.134034 94.506735)
+        (xy 45.136135 94.507846)
+        (xy 45.136524 94.508081)
+        (xy 45.136957 94.50826)
+        (xy 45.139085 94.509285)
+        (xy 45.143741 94.512459)
+        (xy 45.198533 94.52936)
+        (xy 45.201184 94.530232)
+        (xy 45.250015 94.54732)
+        (xy 45.250018 94.54732)
+        (xy 45.255335 94.549181)
+        (xy 45.260964 94.549391)
+        (xy 45.263293 94.549832)
+        (xy 45.263737 94.549942)
+        (xy 45.264205 94.549986)
+        (xy 45.266538 94.550337)
+        (xy 45.271927 94.552)
+        (xy 45.329293 94.552)
+        (xy 45.332103 94.552052)
+        (xy 45.389386 94.554196)
+        (xy 45.394827 94.552738)
+        (xy 45.397181 94.552473)
+        (xy 45.405599 94.552)
+        (xy 45.531083 94.552)
+        (xy 45.562863 94.559045)
+        (xy 45.565651 94.560345)
+        (xy 45.632381 94.591461)
+        (xy 45.682048 94.598)
+        (xy 47.409495 94.598)
+        (xy 47.411952 94.598)
+        (xy 47.461619 94.591461)
+        (xy 47.570607 94.54064)
+        (xy 47.65564 94.455607)
+        (xy 47.706461 94.346619)
+        (xy 47.713 94.296952)
+        (xy 47.713 93.917048)
+        (xy 47.706461 93.867381)
+        (xy 47.703889 93.861866)
+        (xy 47.684302 93.81986)
+        (xy 47.65564 93.758393)
+        (xy 47.570607 93.67336)
+        (xy 47.554028 93.665629)
+        (xy 47.466832 93.624969)
+        (xy 47.466827 93.624967)
+        (xy 47.461619 93.622539)
+        (xy 47.455917 93.621788)
+        (xy 47.455916 93.621788)
+        (xy 47.414385 93.61632)
+        (xy 47.41438 93.616319)
+        (xy 47.411952 93.616)
+        (xy 45.682048 93.616)
+        (xy 45.67962 93.616319)
+        (xy 45.679614 93.61632)
+        (xy 45.638083 93.621788)
+        (xy 45.638081 93.621788)
+        (xy 45.632381 93.622539)
+        (xy 45.627173 93.624967)
+        (xy 45.627164 93.62497)
+        (xy 45.578813 93.647516)
+        (xy 45.533975 93.653418)
+        (xy 45.49386 93.632535)
+        (xy 44.888277 93.026952)
+        (xy 45.381 93.026952)
+        (xy 45.381319 93.02938)
+        (xy 45.38132 93.029385)
+        (xy 45.38594 93.064473)
+        (xy 45.387539 93.076619)
+        (xy 45.389967 93.081827)
+        (xy 45.389969 93.081832)
+        (xy 45.427877 93.163125)
+        (xy 45.43836 93.185607)
+        (xy 45.523393 93.27064)
+        (xy 45.583269 93.29856)
+        (xy 45.627167 93.31903)
+        (xy 45.627168 93.31903)
+        (xy 45.632381 93.321461)
+        (xy 45.682048 93.328)
+        (xy 47.409495 93.328)
+        (xy 47.411952 93.328)
+        (xy 47.461619 93.321461)
+        (xy 47.531136 93.289045)
+        (xy 47.562917 93.282)
+        (xy 48.357793 93.282)
+        (xy 48.366212 93.282473)
+        (xy 48.403827 93.286711)
+        (xy 48.460177 93.276048)
+        (xy 48.462933 93.27558)
+        (xy 48.519647 93.267033)
+        (xy 48.524731 93.264583)
+        (xy 48.526984 93.263889)
+        (xy 48.527436 93.263777)
+        (xy 48.527878 93.263594)
+        (xy 48.530087 93.26282)
+        (xy 48.535634 93.261772)
+        (xy 48.586348 93.234967)
+        (xy 48.588825 93.233718)
+        (xy 48.640509 93.208829)
+        (xy 48.644641 93.204993)
+        (xy 48.646594 93.203663)
+        (xy 48.646991 93.203423)
+        (xy 48.647355 93.203122)
+        (xy 48.649246 93.201726)
+        (xy 48.654235 93.19909)
+        (xy 48.694822 93.158501)
+        (xy 48.696766 93.156628)
+        (xy 48.738844 93.117587)
+        (xy 48.741664 93.1127)
+        (xy 48.743137 93.110854)
+        (xy 48.74875 93.104573)
+        (xy 49.062014 92.791309)
+        (xy 49.068295 92.785697)
+        (xy 49.089916 92.768456)
+        (xy 49.128382 92.752524)
+        (xy 49.169429 92.759499)
+        (xy 49.200474 92.787243)
+        (xy 49.212 92.827251)
+        (xy 49.212 94.839793)
+        (xy 49.211527 94.848212)
+        (xy 49.207919 94.880229)
+        (xy 49.207919 94.880233)
+        (xy 49.207289 94.885827)
+        (xy 49.208335 94.89136)
+        (xy 49.208336 94.891362)
+        (xy 49.217947 94.94216)
+        (xy 49.218418 94.944931)
+        (xy 49.224909 94.987998)
+        (xy 49.226967 95.001647)
+        (xy 49.229411 95.006722)
+        (xy 49.23011 95.008988)
+        (xy 49.230221 95.009435)
+        (xy 49.230394 95.009853)
+        (xy 49.231181 95.012102)
+        (xy 49.232228 95.017634)
+        (xy 49.241221 95.03465)
+        (xy 49.259022 95.068332)
+        (xy 49.260281 95.070825)
+        (xy 49.285171 95.122509)
+        (xy 49.289 95.126636)
+        (xy 49.29034 95.128601)
+        (xy 49.290575 95.128992)
+        (xy 49.290863 95.129339)
+        (xy 49.292278 95.131256)
+        (xy 49.29491 95.136235)
+        (xy 49.298893 95.140218)
+        (xy 49.298894 95.140219)
+        (xy 49.335458 95.176783)
+        (xy 49.337409 95.178808)
+        (xy 49.339021 95.180545)
+        (xy 49.376413 95.220844)
+        (xy 49.381291 95.22366)
+        (xy 49.383148 95.225141)
+        (xy 49.389435 95.23076)
+        (xy 49.829682 95.671007)
+        (xy 49.835301 95.677294)
+        (xy 49.858905 95.706892)
+        (xy 49.906291 95.7392)
+        (xy 49.908568 95.740817)
+        (xy 49.950176 95.771524)
+        (xy 49.950178 95.771525)
+        (xy 49.954716 95.774874)
+        (xy 49.960039 95.776736)
+        (xy 49.962129 95.777841)
+        (xy 49.962528 95.778081)
+        (xy 49.962949 95.778256)
+        (xy 49.965085 95.779284)
+        (xy 49.969741 95.782459)
+        (xy 50.024551 95.799366)
+        (xy 50.02722 95.800244)
+        (xy 50.081335 95.81918)
+        (xy 50.086973 95.81939)
+        (xy 50.089274 95.819826)
+        (xy 50.089737 95.819941)
+        (xy 50.090188 95.819983)
+        (xy 50.092536 95.820337)
+        (xy 50.097927 95.822)
+        (xy 50.155303 95.822)
+        (xy 50.158115 95.822053)
+        (xy 50.215386 95.824196)
+        (xy 50.220831 95.822736)
+        (xy 50.223173 95.822473)
+        (xy 50.231593 95.822)
+        (xy 50.481083 95.822)
+        (xy 50.512863 95.829045)
+        (xy 50.582381 95.861461)
+        (xy 50.632048 95.868)
+        (xy 52.359495 95.868)
+        (xy 52.361952 95.868)
+        (xy 52.411619 95.861461)
+        (xy 52.520607 95.81064)
+        (xy 52.60564 95.725607)
+        (xy 52.656461 95.616619)
+        (xy 52.663 95.566952)
+        (xy 52.663 95.187048)
+        (xy 52.656461 95.137381)
+        (xy 52.652732 95.129385)
+        (xy 52.624842 95.069573)
+        (xy 52.60564 95.028393)
+        (xy 52.520607 94.94336)
+        (xy 52.499003 94.933286)
+        (xy 52.416832 94.894969)
+        (xy 52.416827 94.894967)
+        (xy 52.411619 94.892539)
+        (xy 52.405917 94.891788)
+        (xy 52.405916 94.891788)
+        (xy 52.364385 94.88632)
+        (xy 52.36438 94.886319)
+        (xy 52.361952 94.886)
+        (xy 50.632048 94.886)
+        (xy 50.62962 94.886319)
+        (xy 50.629614 94.88632)
+        (xy 50.588083 94.891788)
+        (xy 50.588081 94.891788)
+        (xy 50.582381 94.892539)
+        (xy 50.577168 94.894969)
+        (xy 50.577167 94.89497)
+        (xy 50.512863 94.924955)
+        (xy 50.481083 94.932)
+        (xy 50.380473 94.932)
+        (xy 50.351695 94.926276)
+        (xy 50.327299 94.909974)
+        (xy 50.124026 94.706701)
+        (xy 50.107724 94.682305)
+        (xy 50.102 94.653527)
+        (xy 50.102 94.296952)
+        (xy 50.331 94.296952)
+        (xy 50.331319 94.29938)
+        (xy 50.33132 94.299385)
+        (xy 50.336788 94.340916)
+        (xy 50.337539 94.346619)
+        (xy 50.339967 94.351827)
+        (xy 50.339969 94.351832)
+        (xy 50.380551 94.43886)
+        (xy 50.38836 94.455607)
+        (xy 50.473393 94.54064)
+        (xy 50.544206 94.57366)
+        (xy 50.577167 94.58903)
+        (xy 50.577168 94.58903)
+        (xy 50.582381 94.591461)
+        (xy 50.632048 94.598)
+        (xy 52.359495 94.598)
+        (xy 52.361952 94.598)
+        (xy 52.393866 94.593798)
+        (xy 52.427854 94.597146)
+        (xy 52.456856 94.615181)
+        (xy 53.131682 95.290007)
+        (xy 53.137301 95.296294)
+        (xy 53.140936 95.300852)
+        (xy 53.160905 95.325892)
+        (xy 53.172306 95.333665)
+        (xy 53.208266 95.358183)
+        (xy 53.210559 95.35981)
+        (xy 53.248058 95.387485)
+        (xy 53.256716 95.393875)
+        (xy 53.262034 95.395735)
+        (xy 53.264135 95.396846)
+        (xy 53.264524 95.397081)
+        (xy 53.264957 95.39726)
+        (xy 53.267085 95.398285)
+        (xy 53.271741 95.401459)
+        (xy 53.326533 95.41836)
+        (xy 53.329184 95.419232)
+        (xy 53.378015 95.43632)
+        (xy 53.378018 95.43632)
+        (xy 53.383335 95.438181)
+        (xy 53.388964 95.438391)
+        (xy 53.391293 95.438832)
+        (xy 53.391737 95.438942)
+        (xy 53.392205 95.438986)
+        (xy 53.394538 95.439337)
+        (xy 53.399927 95.441)
+        (xy 53.457293 95.441)
+        (xy 53.460103 95.441052)
+        (xy 53.517386 95.443196)
+        (xy 53.522827 95.441738)
+        (xy 53.525181 95.441473)
+        (xy 53.533599 95.441)
+        (xy 53.694706 95.441)
+        (xy 53.733997 95.452081)
+        (xy 53.761709 95.482059)
+        (xy 53.77004 95.498409)
+        (xy 53.770042 95.498412)
+        (xy 53.772731 95.503689)
+        (xy 53.860311 95.591269)
+        (xy 53.910063 95.616619)
+        (xy 53.933484 95.628553)
+        (xy 53.970668 95.647499)
+        (xy 53.976513 95.648424)
+        (xy 53.976514 95.648425)
+        (xy 53.985935 95.649917)
+        (xy 54.062226 95.662)
+        (xy 54.52082 95.662)
+        (xy 54.523774 95.662)
+        (xy 54.615332 95.647499)
+        (xy 54.725689 95.591269)
+        (xy 54.813269 95.503689)
+        (xy 54.869499 95.393332)
+        (xy 54.884 95.301774)
+        (xy 54.884 94.690226)
+        (xy 54.87062 94.605745)
+        (xy 54.870425 94.604514)
+        (xy 54.870424 94.604513)
+        (xy 54.869499 94.598668)
+        (xy 54.852945 94.56618)
+        (xy 54.834491 94.529961)
+        (xy 54.813269 94.488311)
+        (xy 54.725689 94.400731)
+        (xy 54.719611 94.397634)
+        (xy 54.620605 94.347187)
+        (xy 54.6206 94.347185)
+        (xy 54.615332 94.344501)
+        (xy 54.60949 94.343575)
+        (xy 54.609485 94.343574)
+        (xy 54.526692 94.330462)
+        (xy 54.52669 94.330461)
+        (xy 54.523774 94.33)
+        (xy 54.062226 94.33)
+        (xy 54.05931 94.330461)
+        (xy 54.059307 94.330462)
+        (xy 53.976514 94.343574)
+        (xy 53.976507 94.343576)
+        (xy 53.970668 94.344501)
+        (xy 53.9654 94.347184)
+        (xy 53.965394 94.347187)
+        (xy 53.865587 94.398042)
+        (xy 53.865583 94.398044)
+        (xy 53.860311 94.400731)
+        (xy 53.856124 94.404917)
+        (xy 53.856121 94.40492)
+        (xy 53.77692 94.484121)
+        (xy 53.776917 94.484124)
+        (xy 53.772731 94.488311)
+        (xy 53.770043 94.493584)
+        (xy 53.77004 94.49359)
+        (xy 53.761709 94.509941)
+        (xy 53.733997 94.539919)
+        (xy 53.694706 94.551)
+        (xy 53.682473 94.551)
+        (xy 53.653695 94.545276)
+        (xy 53.629299 94.528974)
+        (xy 52.913321 93.812996)
+        (xy 52.907701 93.806708)
+        (xy 52.887611 93.781516)
+        (xy 52.887608 93.781513)
+        (xy 52.884095 93.777108)
+        (xy 52.879438 93.773932)
+        (xy 52.879435 93.77393)
+        (xy 52.836731 93.744814)
+        (xy 52.83444 93.743188)
+        (xy 52.792822 93.712473)
+        (xy 52.792816 93.71247)
+        (xy 52.788284 93.709125)
+        (xy 52.782965 93.707263)
+        (xy 52.780862 93.706152)
+        (xy 52.780476 93.705919)
+        (xy 52.780052 93.705744)
+        (xy 52.777913 93.704714)
+        (xy 52.773259 93.701541)
+        (xy 52.767876 93.69988)
+        (xy 52.767875 93.69988)
+        (xy 52.718471 93.68464)
+        (xy 52.715802 93.683761)
+        (xy 52.666988 93.666681)
+        (xy 52.666984 93.66668)
+        (xy 52.661665 93.664819)
+        (xy 52.656031 93.664607)
+        (xy 52.653702 93.664167)
+        (xy 52.653256 93.664056)
+        (xy 52.652817 93.664015)
+        (xy 52.650451 93.663658)
+        (xy 52.645073 93.662)
+        (xy 52.639441 93.662)
+        (xy 52.587707 93.662)
+        (xy 52.584896 93.661947)
+        (xy 52.533247 93.660014)
+        (xy 52.533242 93.660014)
+        (xy 52.527614 93.659804)
+        (xy 52.522172 93.661261)
+        (xy 52.521036 93.66139)
+        (xy 52.480841 93.654817)
+        (xy 52.427034 93.629727)
+        (xy 52.411619 93.622539)
+        (xy 52.405917 93.621788)
+        (xy 52.405916 93.621788)
+        (xy 52.364385 93.61632)
+        (xy 52.36438 93.616319)
+        (xy 52.361952 93.616)
+        (xy 50.632048 93.616)
+        (xy 50.62962 93.616319)
+        (xy 50.629614 93.61632)
+        (xy 50.588083 93.621788)
+        (xy 50.588081 93.621788)
+        (xy 50.582381 93.622539)
+        (xy 50.577174 93.624966)
+        (xy 50.577167 93.624969)
+        (xy 50.479354 93.67058)
+        (xy 50.479352 93.670581)
+        (xy 50.473393 93.67336)
+        (xy 50.468743 93.678009)
+        (xy 50.46874 93.678012)
+        (xy 50.393012 93.75374)
+        (xy 50.393009 93.753743)
+        (xy 50.38836 93.758393)
+        (xy 50.385581 93.764352)
+        (xy 50.38558 93.764354)
+        (xy 50.339969 93.862167)
+        (xy 50.339966 93.862174)
+        (xy 50.337539 93.867381)
+        (xy 50.336788 93.873081)
+        (xy 50.336788 93.873083)
+        (xy 50.331327 93.914566)
+        (xy 50.331 93.917048)
+        (xy 50.331 94.296952)
+        (xy 50.102 94.296952)
+        (xy 50.102 93.026952)
+        (xy 50.331 93.026952)
+        (xy 50.331319 93.02938)
+        (xy 50.33132 93.029385)
+        (xy 50.33594 93.064473)
+        (xy 50.337539 93.076619)
+        (xy 50.339967 93.081827)
+        (xy 50.339969 93.081832)
+        (xy 50.377877 93.163125)
+        (xy 50.38836 93.185607)
+        (xy 50.473393 93.27064)
+        (xy 50.533269 93.29856)
+        (xy 50.577167 93.31903)
+        (xy 50.577168 93.31903)
+        (xy 50.582381 93.321461)
+        (xy 50.632048 93.328)
+        (xy 52.359495 93.328)
+        (xy 52.361952 93.328)
+        (xy 52.411619 93.321461)
+        (xy 52.429445 93.313149)
+        (xy 52.460731 93.29856)
+        (xy 52.465183 93.296483)
+        (xy 52.510022 93.29058)
+        (xy 52.550138 93.311464)
+        (xy 52.623685 93.385011)
+        (xy 52.629304 93.391298)
+        (xy 52.652905 93.420892)
+        (xy 52.70029 93.453198)
+        (xy 52.702543 93.454797)
+        (xy 52.748716 93.488875)
+        (xy 52.754035 93.490736)
+        (xy 52.756137 93.491847)
+        (xy 52.756525 93.492081)
+        (xy 52.756957 93.49226)
+        (xy 52.759085 93.493285)
+        (xy 52.763741 93.496459)
+        (xy 52.818533 93.51336)
+        (xy 52.821184 93.514232)
+        (xy 52.870015 93.53132)
+        (xy 52.870018 93.53132)
+        (xy 52.875335 93.533181)
+        (xy 52.880964 93.533391)
+        (xy 52.883293 93.533832)
+        (xy 52.883737 93.533942)
+        (xy 52.884205 93.533986)
+        (xy 52.886538 93.534337)
+        (xy 52.891927 93.536)
+        (xy 52.949293 93.536)
+        (xy 52.952052 93.536051)
+        (xy 52.977847 93.537016)
+        (xy 53.01212 93.546744)
+        (xy 53.038072 93.571163)
+        (xy 53.049869 93.604788)
+        (xy 53.05 93.606116)
+        (xy 53.05 93.609812)
+        (xy 53.05072 93.613435)
+        (xy 53.050721 93.613438)
+        (xy 53.054188 93.630869)
+        (xy 53.061082 93.665525)
+        (xy 53.065194 93.67168)
+        (xy 53.065196 93.671683)
+        (xy 53.089256 93.70769)
+        (xy 53.103297 93.728703)
+        (xy 53.113607 93.735592)
+        (xy 53.160316 93.766803)
+        (xy 53.160317 93.766803)
+        (xy 53.166475 93.770918)
+        (xy 53.222188 93.782)
+        (xy 54.256116 93.782)
+        (xy 54.259812 93.782)
+        (xy 54.315525 93.770918)
+        (xy 54.378703 93.728703)
+        (xy 54.420918 93.665525)
+        (xy 54.432 93.609812)
+        (xy 54.432 92.572188)
+        (xy 54.420918 92.516475)
+        (xy 54.416801 92.510314)
+        (xy 54.382817 92.459454)
+        (xy 54.378703 92.453297)
+        (xy 54.372545 92.449182)
+        (xy 54.321683 92.415196)
+        (xy 54.32168 92.415194)
+        (xy 54.315525 92.411082)
+        (xy 54.308261 92.409637)
+        (xy 54.274763 92.402974)
+        (xy 54.259812 92.4)
+        (xy 53.222188 92.4)
+        (xy 53.218563 92.40072)
+        (xy 53.218563 92.400721)
+        (xy 53.173738 92.409637)
+        (xy 53.173736 92.409637)
+        (xy 53.166475 92.411082)
+        (xy 53.160321 92.415193)
+        (xy 53.160316 92.415196)
+        (xy 53.109454 92.449182)
+        (xy 53.109451 92.449184)
+        (xy 53.103297 92.453297)
+        (xy 53.099184 92.459451)
+        (xy 53.099181 92.459455)
+        (xy 53.091906 92.470343)
+        (xy 53.062428 92.496111)
+        (xy 53.023993 92.503568)
+        (xy 52.987018 92.490692)
+        (xy 52.96373 92.474813)
+        (xy 52.96144 92.473188)
+        (xy 52.919822 92.442473)
+        (xy 52.919816 92.44247)
+        (xy 52.915284 92.439125)
+        (xy 52.909965 92.437263)
+        (xy 52.907862 92.436152)
+        (xy 52.907476 92.435919)
+        (xy 52.907052 92.435744)
+        (xy 52.904913 92.434714)
+        (xy 52.900259 92.431541)
+        (xy 52.894876 92.42988)
+        (xy 52.894875 92.42988)
+        (xy 52.845471 92.41464)
+        (xy 52.842802 92.413761)
+        (xy 52.793988 92.396681)
+        (xy 52.793984 92.39668)
+        (xy 52.788665 92.394819)
+        (xy 52.783031 92.394607)
+        (xy 52.780702 92.394167)
+        (xy 52.780256 92.394056)
+        (xy 52.779817 92.394015)
+        (xy 52.777451 92.393658)
+        (xy 52.772073 92.392)
+        (xy 52.766441 92.392)
+        (xy 52.714707 92.392)
+        (xy 52.711896 92.391947)
+        (xy 52.660244 92.390014)
+        (xy 52.660239 92.390014)
+        (xy 52.654614 92.389804)
+        (xy 52.649173 92.391261)
+        (xy 52.646819 92.391527)
+        (xy 52.638401 92.392)
+        (xy 52.512917 92.392)
+        (xy 52.481137 92.384955)
+        (xy 52.429361 92.360812)
+        (xy 52.411619 92.352539)
+        (xy 52.405917 92.351788)
+        (xy 52.405916 92.351788)
+        (xy 52.364385 92.34632)
+        (xy 52.36438 92.346319)
+        (xy 52.361952 92.346)
+        (xy 50.632048 92.346)
+        (xy 50.62962 92.346319)
+        (xy 50.629614 92.34632)
+        (xy 50.588083 92.351788)
+        (xy 50.588081 92.351788)
+        (xy 50.582381 92.352539)
+        (xy 50.577174 92.354966)
+        (xy 50.577167 92.354969)
+        (xy 50.479354 92.40058)
+        (xy 50.479352 92.400581)
+        (xy 50.473393 92.40336)
+        (xy 50.468743 92.408009)
+        (xy 50.46874 92.408012)
+        (xy 50.393012 92.48374)
+        (xy 50.393009 92.483743)
+        (xy 50.38836 92.488393)
+        (xy 50.385581 92.494352)
+        (xy 50.38558 92.494354)
+        (xy 50.339969 92.592167)
+        (xy 50.339966 92.592174)
+        (xy 50.337539 92.597381)
+        (xy 50.336788 92.603081)
+        (xy 50.336788 92.603083)
+        (xy 50.331469 92.643487)
+        (xy 50.331 92.647048)
+        (xy 50.331 93.026952)
+        (xy 50.102 93.026952)
+        (xy 50.102 92.480473)
+        (xy 50.107724 92.451695)
+        (xy 50.124026 92.427299)
+        (xy 50.689299 91.862026)
+        (xy 50.713695 91.845724)
+        (xy 50.742473 91.84)
+        (xy 50.97582 91.84)
+        (xy 50.978774 91.84)
+        (xy 51.070332 91.825499)
+        (xy 51.180689 91.769269)
+        (xy 51.233932 91.716026)
+        (xy 51.258328 91.699724)
+        (xy 51.287106 91.694)
+        (xy 51.72454 91.694)
+        (xy 51.753318 91.699724)
+        (xy 51.777714 91.716026)
+        (xy 51.826434 91.764746)
+        (xy 51.868707 91.786285)
+        (xy 51.934143 91.819627)
+        (xy 51.943847 91.824571)
+        (xy 51.949692 91.825496)
+        (xy 51.949693 91.825497)
+        (xy 51.949706 91.825499)
+        (xy 52.041263 91.84)
+        (xy 52.606736 91.839999)
+        (xy 52.704153 91.824571)
+        (xy 52.821566 91.764746)
+        (xy 52.870286 91.716026)
+        (xy 52.894682 91.699724)
+        (xy 52.92346 91.694)
+        (xy 53.360894 91.694)
+        (xy 53.389672 91.699724)
+        (xy 53.414068 91.716026)
+        (xy 53.467311 91.769269)
+        (xy 53.500707 91.786285)
+        (xy 53.566143 91.819627)
+        (xy 53.577668 91.825499)
+        (xy 53.583513 91.826424)
+        (xy 53.583514 91.826425)
+        (xy 53.592733 91.827885)
+        (xy 53.669226 91.84)
+        (xy 54.27782 91.84)
+        (xy 54.280774 91.84)
+        (xy 54.372332 91.825499)
+        (xy 54.482689 91.769269)
+        (xy 54.570269 91.681689)
+        (xy 54.626499 91.571332)
+        (xy 54.641 91.479774)
+        (xy 54.96 91.479774)
+        (xy 54.960461 91.48269)
+        (xy 54.960462 91.482692)
+        (xy 54.973574 91.565485)
+        (xy 54.973575 91.56549)
+        (xy 54.974501 91.571332)
+        (xy 54.977185 91.5766)
+        (xy 54.977187 91.576605)
+        (xy 55.02386 91.668204)
+        (xy 55.030731 91.681689)
+        (xy 55.118311 91.769269)
+        (xy 55.123585 91.771956)
+        (xy 55.123589 91.771959)
+        (xy 55.1363 91.778435)
+        (xy 55.165531 91.804951)
+        (xy 55.175836 91.837912)
+        (xy 55.176289 91.837827)
+        (xy 55.17676 91.84032)
+        (xy 55.177334 91.843354)
+        (xy 55.177335 91.843359)
+        (xy 55.186947 91.89416)
+        (xy 55.187418 91.896931)
+        (xy 55.1942 91.941928)
+        (xy 55.195967 91.953647)
+        (xy 55.198411 91.958722)
+        (xy 55.19911 91.960988)
+        (xy 55.199221 91.961435)
+        (xy 55.199394 91.961853)
+        (xy 55.200181 91.964102)
+        (xy 55.201228 91.969634)
+        (xy 55.206178 91.979)
+        (xy 55.228022 92.020332)
+        (xy 55.229281 92.022825)
+        (xy 55.254171 92.074509)
+        (xy 55.258 92.078636)
+        (xy 55.25934 92.080601)
+        (xy 55.259575 92.080992)
+        (xy 55.259863 92.081339)
+        (xy 55.261278 92.083256)
+        (xy 55.26391 92.088235)
+        (xy 55.267893 92.092218)
+        (xy 55.267894 92.092219)
+        (xy 55.304458 92.128783)
+        (xy 55.306409 92.130808)
+        (xy 55.341579 92.168712)
+        (xy 55.345413 92.172844)
+        (xy 55.350291 92.17566)
+        (xy 55.352148 92.177141)
+        (xy 55.358435 92.18276)
+        (xy 55.569941 92.394266)
+        (xy 55.591605 92.440068)
+        (xy 55.579294 92.489217)
+        (xy 55.565197 92.510314)
+        (xy 55.565194 92.51032)
+        (xy 55.561082 92.516475)
+        (xy 55.559637 92.523736)
+        (xy 55.559637 92.523738)
+        (xy 55.550945 92.567437)
+        (xy 55.55 92.572188)
+        (xy 55.55 93.609812)
+        (xy 55.561082 93.665525)
+        (xy 55.565194 93.67168)
+        (xy 55.565196 93.671683)
+        (xy 55.589256 93.70769)
+        (xy 55.603297 93.728703)
+        (xy 55.613607 93.735592)
+        (xy 55.616009 93.737197)
+        (xy 55.644732 93.773561)
+        (xy 55.646684 93.81986)
+        (xy 55.621122 93.858512)
+        (xy 55.617518 93.861385)
+        (xy 55.617507 93.861396)
+        (xy 55.613108 93.864905)
+        (xy 55.609935 93.869558)
+        (xy 55.609931 93.869563)
+        (xy 55.58081 93.912275)
+        (xy 55.579206 93.914536)
+        (xy 55.545125 93.960716)
+        (xy 55.543264 93.96603)
+        (xy 55.542144 93.968151)
+        (xy 55.541919 93.968524)
+        (xy 55.541745 93.968945)
+        (xy 55.540714 93.971085)
+        (xy 55.537541 93.975741)
+        (xy 55.53588 93.981123)
+        (xy 55.53588 93.981125)
+        (xy 55.520638 94.030535)
+        (xy 55.519759 94.033204)
+        (xy 55.502679 94.082015)
+        (xy 55.502677 94.082024)
+        (xy 55.500819 94.087335)
+        (xy 55.500608 94.09296)
+        (xy 55.500164 94.095308)
+        (xy 55.500057 94.095739)
+        (xy 55.500015 94.096187)
+        (xy 55.499659 94.098543)
+        (xy 55.498 94.103927)
+        (xy 55.498 94.109561)
+        (xy 55.498 94.161293)
+        (xy 55.497947 94.164104)
+        (xy 55.496014 94.215755)
+        (xy 55.496014 94.215759)
+        (xy 55.495804 94.221386)
+        (xy 55.497261 94.226826)
+        (xy 55.497527 94.229181)
+        (xy 55.498 94.237599)
+        (xy 55.498 94.381894)
+        (xy 55.492276 94.410672)
+        (xy 55.475974 94.435068)
+        (xy 55.42692 94.484121)
+        (xy 55.426917 94.484124)
+        (xy 55.422731 94.488311)
+        (xy 55.420044 94.493583)
+        (xy 55.420042 94.493587)
+        (xy 55.369187 94.593394)
+        (xy 55.369184 94.5934)
+        (xy 55.366501 94.598668)
+        (xy 55.365576 94.604507)
+        (xy 55.365574 94.604514)
+        (xy 55.352879 94.684675)
+        (xy 55.352 94.690226)
+        (xy 55.352 95.301774)
+        (xy 55.352461 95.30469)
+        (xy 55.352462 95.304692)
+        (xy 55.365574 95.387485)
+        (xy 55.365575 95.38749)
+        (xy 55.366501 95.393332)
+        (xy 55.369185 95.3986)
+        (xy 55.369187 95.398605)
+        (xy 55.420042 95.498412)
+        (xy 55.422731 95.503689)
+        (xy 55.510311 95.591269)
+        (xy 55.560063 95.616619)
+        (xy 55.583484 95.628553)
+        (xy 55.620668 95.647499)
+        (xy 55.626513 95.648424)
+        (xy 55.626514 95.648425)
+        (xy 55.635935 95.649917)
+        (xy 55.712226 95.662)
+        (xy 56.17082 95.662)
+        (xy 56.173774 95.662)
+        (xy 56.265332 95.647499)
+        (xy 56.375689 95.591269)
+        (xy 56.463269 95.503689)
+        (xy 56.519499 95.393332)
+        (xy 56.534 95.301774)
+        (xy 56.534 94.690226)
+        (xy 56.524263 94.628746)
+        (xy 57.2465 94.628746)
+        (xy 57.246962 94.634618)
+        (xy 57.260984 94.723151)
+        (xy 57.264597 94.734271)
+        (xy 57.318976 94.840994)
+        (xy 57.325851 94.850456)
+        (xy 57.410543 94.935148)
+        (xy 57.420005 94.942023)
+        (xy 57.526728 94.996402)
+        (xy 57.537848 95.000015)
+        (xy 57.626381 95.014037)
+        (xy 57.632254 95.0145)
+        (xy 57.775098 95.0145)
+        (xy 57.782907 95.012407)
+        (xy 57.785 95.004598)
+        (xy 57.785 94.510902)
+        (xy 57.782907 94.503092)
+        (xy 57.775098 94.501)
+        (xy 57.256402 94.501)
+        (xy 57.248592 94.503092)
+        (xy 57.2465 94.510902)
+        (xy 57.2465 94.628746)
+        (xy 56.524263 94.628746)
+        (xy 56.52062 94.605745)
+        (xy 56.520425 94.604514)
+        (xy 56.520424 94.604513)
+        (xy 56.519499 94.598668)
+        (xy 56.502945 94.56618)
+        (xy 56.484491 94.529961)
+        (xy 56.463269 94.488311)
+        (xy 56.412314 94.437356)
+        (xy 56.392851 94.403646)
+        (xy 56.392851 94.36472)
+        (xy 56.412313 94.33101)
+        (xy 56.506225 94.237098)
+        (xy 57.2465 94.237098)
+        (xy 57.248592 94.244907)
+        (xy 57.256402 94.247)
+        (xy 57.775098 94.247)
+        (xy 57.782907 94.244907)
+        (xy 57.785 94.237098)
+        (xy 57.785 93.743402)
+        (xy 57.782907 93.735592)
+        (xy 57.775098 93.7335)
+        (xy 57.632254 93.7335)
+        (xy 57.626381 93.733962)
+        (xy 57.537848 93.747984)
+        (xy 57.526728 93.751597)
+        (xy 57.420005 93.805976)
+        (xy 57.410543 93.812851)
+        (xy 57.325851 93.897543)
+        (xy 57.318976 93.907005)
+        (xy 57.264597 94.013728)
+        (xy 57.260984 94.024848)
+        (xy 57.246962 94.113381)
+        (xy 57.2465 94.119254)
+        (xy 57.2465 94.237098)
+        (xy 56.506225 94.237098)
+        (xy 56.535011 94.208312)
+        (xy 56.541296 94.202695)
+        (xy 56.570892 94.179095)
+        (xy 56.603214 94.131684)
+        (xy 56.604794 94.129458)
+        (xy 56.638875 94.083283)
+        (xy 56.640739 94.077953)
+        (xy 56.641834 94.075882)
+        (xy 56.642077 94.075478)
+        (xy 56.64208 94.075472)
+        (xy 56.64226 94.075039)
+        (xy 56.64328 94.072919)
+        (xy 56.646459 94.068259)
+        (xy 56.66338 94.013399)
+        (xy 56.664224 94.010835)
+        (xy 56.683181 93.956665)
+        (xy 56.683391 93.951027)
+        (xy 56.683831 93.948705)
+        (xy 56.683942 93.948257)
+        (xy 56.683987 93.947779)
+        (xy 56.684335 93.945466)
+        (xy 56.686 93.940073)
+        (xy 56.686 93.882724)
+        (xy 56.686053 93.879914)
+        (xy 56.686252 93.874589)
+        (xy 56.687016 93.854155)
+        (xy 56.696747 93.819877)
+        (xy 56.721168 93.793925)
+        (xy 56.754795 93.78213)
+        (xy 56.756115 93.782)
+        (xy 56.759812 93.782)
+        (xy 56.815525 93.770918)
+        (xy 56.878703 93.728703)
+        (xy 56.920918 93.665525)
+        (xy 56.932 93.609812)
+        (xy 56.932 92.572188)
+        (xy 56.920918 92.516475)
+        (xy 56.916801 92.510314)
+        (xy 56.882817 92.459454)
+        (xy 56.878703 92.453297)
+        (xy 56.872545 92.449182)
+        (xy 56.821683 92.415196)
+        (xy 56.82168 92.415194)
+        (xy 56.815525 92.411082)
+        (xy 56.808261 92.409637)
+        (xy 56.774763 92.402974)
+        (xy 56.759812 92.4)
+        (xy 56.756116 92.4)
+        (xy 56.750314 92.4)
+        (xy 56.716006 92.391718)
+        (xy 56.689256 92.368697)
+        (xy 56.675954 92.336006)
+        (xy 56.675821 92.335123)
+        (xy 56.671033 92.303353)
+        (xy 56.668585 92.29827)
+        (xy 56.66789 92.296017)
+        (xy 56.667778 92.295566)
+        (xy 56.667776 92.295561)
+        (xy 56.667598 92.29513)
+        (xy 56.666819 92.292905)
+        (xy 56.665772 92.287366)
+        (xy 56.663138 92.282382)
+        (xy 56.663137 92.282379)
+        (xy 56.638972 92.236656)
+        (xy 56.637704 92.234145)
+        (xy 56.628913 92.21589)
+        (xy 56.612829 92.182491)
+        (xy 56.608995 92.178359)
+        (xy 56.607661 92.176402)
+        (xy 56.607426 92.176012)
+        (xy 56.607132 92.175657)
+        (xy 56.605725 92.17375)
+        (xy 56.60309 92.168765)
+        (xy 56.56254 92.128215)
+        (xy 56.560589 92.12619)
+        (xy 56.52542 92.088287)
+        (xy 56.521587 92.084156)
+        (xy 56.516707 92.081338)
+        (xy 56.514852 92.079859)
+        (xy 56.508565 92.07424)
+        (xy 56.221729 91.787404)
+        (xy 56.203383 91.757467)
+        (xy 56.200629 91.722465)
+        (xy 56.214066 91.690027)
+        (xy 56.217082 91.685875)
+        (xy 56.221269 91.681689)
+        (xy 56.277499 91.571332)
+        (xy 56.292 91.479774)
+        (xy 56.292 91.434473)
+        (xy 56.297724 91.405695)
+        (xy 56.314026 91.381299)
+        (xy 56.599162 91.096163)
+        (xy 57.492028 90.203295)
+        (xy 57.521962 90.184951)
+        (xy 57.55696 90.182197)
+        (xy 57.606226 90.19)
+        (xy 58.21482 90.19)
+        (xy 58.217774 90.19)
+        (xy 58.309332 90.175499)
+        (xy 58.419689 90.119269)
+        (xy 58.481626 90.057332)
+        (xy 58.520129 90.036751)
+        (xy 58.563578 90.04103)
+        (xy 58.597327 90.068727)
+        (xy 58.61 90.110506)
+        (xy 58.61 90.737494)
+        (xy 58.597327 90.779273)
+        (xy 58.563578 90.80697)
+        (xy 58.520129 90.811249)
+        (xy 58.481626 90.790668)
+        (xy 58.423878 90.73292)
+        (xy 58.419689 90.728731)
+        (xy 58.414412 90.726042)
+        (xy 58.314605 90.675187)
+        (xy 58.3146 90.675185)
+        (xy 58.309332 90.672501)
+        (xy 58.30349 90.671575)
+        (xy 58.303485 90.671574)
+        (xy 58.220692 90.658462)
+        (xy 58.22069 90.658461)
+        (xy 58.217774 90.658)
+        (xy 57.606226 90.658)
+        (xy 57.60331 90.658461)
+        (xy 57.603307 90.658462)
+        (xy 57.520514 90.671574)
+        (xy 57.520507 90.671576)
+        (xy 57.514668 90.672501)
+        (xy 57.5094 90.675184)
+        (xy 57.509394 90.675187)
+        (xy 57.409587 90.726042)
+        (xy 57.409583 90.726044)
+        (xy 57.404311 90.728731)
+        (xy 57.400124 90.732917)
+        (xy 57.400121 90.73292)
+        (xy 57.32092 90.812121)
+        (xy 57.320917 90.812124)
+        (xy 57.316731 90.816311)
+        (xy 57.314044 90.821583)
+        (xy 57.314042 90.821587)
+        (xy 57.263187 90.921394)
+        (xy 57.263184 90.9214)
+        (xy 57.260501 90.926668)
+        (xy 57.259576 90.932507)
+        (xy 57.259574 90.932514)
+        (xy 57.248745 91.000893)
+        (xy 57.246 91.018226)
+        (xy 57.246 91.479774)
+        (xy 57.246461 91.48269)
+        (xy 57.246462 91.482692)
+        (xy 57.259574 91.565485)
+        (xy 57.259575 91.56549)
+        (xy 57.260501 91.571332)
+        (xy 57.263185 91.5766)
+        (xy 57.263187 91.576605)
+        (xy 57.30986 91.668204)
+        (xy 57.316731 91.681689)
+        (xy 57.404311 91.769269)
+        (xy 57.409589 91.771958)
+        (xy 57.40959 91.771959)
+        (xy 57.425941 91.780291)
+        (xy 57.455919 91.808003)
+        (xy 57.467 91.847294)
+        (xy 57.467 92.185387)
+        (xy 57.455919 92.224678)
+        (xy 57.425942 92.25239)
+        (xy 57.419711 92.255564)
+        (xy 57.419705 92.255568)
+        (xy 57.414434 92.258254)
+        (xy 57.410247 92.26244)
+        (xy 57.410244 92.262443)
+        (xy 57.325443 92.347244)
+        (xy 57.32544 92.347247)
+        (xy 57.321254 92.351434)
+        (xy 57.318567 92.356706)
+        (xy 57.318565 92.35671)
+        (xy 57.264115 92.463573)
+        (xy 57.264112 92.463579)
+        (xy 57.261429 92.468847)
+        (xy 57.260504 92.474686)
+        (xy 57.260502 92.474693)
+        (xy 57.247639 92.555912)
+        (xy 57.246 92.566263)
+        (xy 57.246 92.569215)
+        (xy 57.246 92.569216)
+        (xy 57.246 93.078781)
+        (xy 57.246 93.078793)
+        (xy 57.246001 93.081736)
+        (xy 57.246462 93.08465)
+        (xy 57.246463 93.084656)
+        (xy 57.258892 93.163133)
+        (xy 57.261429 93.179153)
+        (xy 57.264114 93.184423)
+        (xy 57.264115 93.184425)
+        (xy 57.316232 93.286711)
+        (xy 57.321254 93.296566)
+        (xy 57.414434 93.389746)
+        (xy 57.457867 93.411876)
+        (xy 57.521421 93.444259)
+        (xy 57.531847 93.449571)
+        (xy 57.537692 93.450496)
+        (xy 57.537693 93.450497)
+        (xy 57.548571 93.452219)
+        (xy 57.629263 93.465)
+        (xy 58.194736 93.464999)
+        (xy 58.292153 93.449571)
+        (xy 58.409566 93.389746)
+        (xy 58.481626 93.317686)
+        (xy 58.520129 93.297105)
+        (xy 58.563578 93.301384)
+        (xy 58.597327 93.329081)
+        (xy 58.61 93.37086)
+        (xy 58.61 93.827847)
+        (xy 58.597327 93.869626)
+        (xy 58.563578 93.897323)
+        (xy 58.520129 93.901602)
+        (xy 58.481626 93.881021)
+        (xy 58.413456 93.812851)
+        (xy 58.403994 93.805976)
+        (xy 58.297271 93.751597)
+        (xy 58.286151 93.747984)
+        (xy 58.197618 93.733962)
+        (xy 58.191746 93.7335)
+        (xy 58.048902 93.7335)
+        (xy 58.041092 93.735592)
+        (xy 58.039 93.743402)
+        (xy 58.039 95.004598)
+        (xy 58.041092 95.012407)
+        (xy 58.048902 95.0145)
+        (xy 58.191746 95.0145)
+        (xy 58.197618 95.014037)
+        (xy 58.286151 95.000015)
+        (xy 58.297271 94.996402)
+        (xy 58.403994 94.942023)
+        (xy 58.413456 94.935148)
+        (xy 58.481626 94.866979)
+        (xy 58.520129 94.846398)
+        (xy 58.563578 94.850677)
+        (xy 58.597327 94.878374)
+        (xy 58.61 94.920153)
+        (xy 58.61 98.373847)
+        (xy 58.597327 98.415626)
+        (xy 58.563578 98.443323)
+        (xy 58.520129 98.447602)
+        (xy 58.481626 98.427021)
+        (xy 58.413456 98.358851)
+        (xy 58.403994 98.351976)
+        (xy 58.297271 98.297597)
+        (xy 58.286151 98.293984)
+        (xy 58.197618 98.279962)
+        (xy 58.191746 98.2795)
+        (xy 58.048902 98.2795)
+        (xy 58.041092 98.281592)
+        (xy 58.039 98.289402)
+        (xy 58.039 99.550598)
+        (xy 58.041092 99.558407)
+        (xy 58.048902 99.5605)
+        (xy 58.191746 99.5605)
+        (xy 58.197618 99.560037)
+        (xy 58.286151 99.546015)
+        (xy 58.297271 99.542402)
+        (xy 58.403994 99.488023)
+        (xy 58.413456 99.481148)
+        (xy 58.481626 99.412979)
+        (xy 58.520129 99.392398)
+        (xy 58.563578 99.396677)
+        (xy 58.597327 99.424374)
+        (xy 58.61 99.466153)
+        (xy 58.61 99.92314)
+        (xy 58.597327 99.964919)
+        (xy 58.563578 99.992616)
+        (xy 58.520129 99.996895)
+        (xy 58.481626 99.976314)
+        (xy 58.413755 99.908443)
+        (xy 58.413754 99.908442)
+        (xy 58.409566 99.904254)
+        (xy 58.40297 99.900893)
+        (xy 58.297426 99.847115)
+        (xy 58.297422 99.847113)
+        (xy 58.292153 99.844429)
+        (xy 58.286311 99.843503)
+        (xy 58.286306 99.843502)
+        (xy 58.197655 99.829462)
+        (xy 58.197652 99.829461)
+        (xy 58.194737 99.829)
+        (xy 58.191783 99.829)
+        (xy 57.632218 99.829)
+        (xy 57.632205 99.829)
+        (xy 57.629264 99.829001)
+        (xy 57.62635 99.829462)
+        (xy 57.626343 99.829463)
+        (xy 57.537692 99.843503)
+        (xy 57.53769 99.843503)
+        (xy 57.531847 99.844429)
+        (xy 57.526577 99.847113)
+        (xy 57.526574 99.847115)
+        (xy 57.41971 99.901565)
+        (xy 57.419706 99.901567)
+        (xy 57.414434 99.904254)
+        (xy 57.410247 99.90844)
+        (xy 57.410244 99.908443)
+        (xy 57.325443 99.993244)
+        (xy 57.32544 99.993247)
+        (xy 57.321254 99.997434)
+        (xy 57.318567 100.002706)
+        (xy 57.318565 100.00271)
+        (xy 57.264115 100.109573)
+        (xy 57.264112 100.109579)
+        (xy 57.261429 100.114847)
+        (xy 57.260504 100.120686)
+        (xy 57.260502 100.120693)
+        (xy 57.248416 100.197006)
+        (xy 57.246 100.212263)
+        (xy 57.246 100.215215)
+        (xy 57.246 100.215216)
+        (xy 57.246 100.724781)
+        (xy 57.246 100.724793)
+        (xy 57.246001 100.727736)
+        (xy 57.246462 100.73065)
+        (xy 57.246463 100.730656)
+        (xy 57.25894 100.809436)
+        (xy 57.261429 100.825153)
+        (xy 57.264114 100.830423)
+        (xy 57.264115 100.830425)
+        (xy 57.316474 100.933186)
+        (xy 57.321254 100.942566)
+        (xy 57.414434 101.035746)
+        (xy 57.41971 101.038434)
+        (xy 57.419711 101.038435)
+        (xy 57.425942 101.04161)
+        (xy 57.455919 101.069322)
+        (xy 57.467 101.108613)
+        (xy 57.467 101.446706)
+        (xy 57.455919 101.485997)
+        (xy 57.425941 101.513709)
+        (xy 57.40959 101.52204)
+        (xy 57.409584 101.522043)
+        (xy 57.404311 101.524731)
+        (xy 57.400124 101.528917)
+        (xy 57.400121 101.52892)
+        (xy 57.32092 101.608121)
+        (xy 57.320917 101.608124)
+        (xy 57.316731 101.612311)
+        (xy 57.314044 101.617583)
+        (xy 57.314042 101.617587)
+        (xy 57.263187 101.717394)
+        (xy 57.263184 101.7174)
+        (xy 57.260501 101.722668)
+        (xy 57.259576 101.728507)
+        (xy 57.259574 101.728514)
+        (xy 57.246462 101.811307)
+        (xy 57.246 101.814226)
+        (xy 57.246 102.275774)
+        (xy 57.246461 102.27869)
+        (xy 57.246462 102.278692)
+        (xy 57.259574 102.361485)
+        (xy 57.259575 102.36149)
+        (xy 57.260501 102.367332)
+        (xy 57.263185 102.3726)
+        (xy 57.263187 102.372605)
+        (xy 57.314042 102.472412)
+        (xy 57.316731 102.477689)
+        (xy 57.404311 102.565269)
+        (xy 57.460814 102.594059)
+        (xy 57.503875 102.616)
+        (xy 57.514668 102.621499)
+        (xy 57.520513 102.622424)
+        (xy 57.520514 102.622425)
+        (xy 57.53173 102.624201)
+        (xy 57.606226 102.636)
+        (xy 58.21482 102.636)
+        (xy 58.217774 102.636)
+        (xy 58.309332 102.621499)
+        (xy 58.419689 102.565269)
+        (xy 58.507269 102.477689)
+        (xy 58.563499 102.367332)
+        (xy 58.578 102.275774)
+        (xy 58.578 101.814226)
+        (xy 58.56488 101.731385)
+        (xy 58.564425 101.728514)
+        (xy 58.564424 101.728513)
+        (xy 58.563499 101.722668)
+        (xy 58.560363 101.716514)
+        (xy 58.527864 101.652731)
+        (xy 58.507269 101.612311)
+        (xy 58.419689 101.524731)
+        (xy 58.414412 101.522042)
+        (xy 58.414409 101.52204)
+        (xy 58.398059 101.513709)
+        (xy 58.368081 101.485997)
+        (xy 58.357 101.446706)
+        (xy 58.357 101.108613)
+        (xy 58.368081 101.069322)
+        (xy 58.398058 101.04161)
+        (xy 58.401246 101.039984)
+        (xy 58.409566 101.035746)
+        (xy 58.502746 100.942566)
+        (xy 58.56058 100.829059)
+        (xy 58.588292 100.799081)
+        (xy 58.627584 100.788)
+        (xy 58.64383 100.788)
+        (xy 58.650383 100.788285)
+        (xy 58.689143 100.791677)
+        (xy 58.726728 100.781605)
+        (xy 58.733121 100.780187)
+        (xy 58.77144 100.773432)
+        (xy 58.77714 100.77014)
+        (xy 58.783321 100.767891)
+        (xy 58.783324 100.767901)
+        (xy 58.785151 100.767145)
+        (xy 58.785147 100.767136)
+        (xy 58.79111 100.764354)
+        (xy 58.797466 100.762652)
+        (xy 58.82936 100.740319)
+        (xy 58.834853 100.73682)
+        (xy 58.86856 100.71736)
+        (xy 58.893583 100.687537)
+        (xy 58.897994 100.682724)
+        (xy 59.140724 100.439994)
+        (xy 59.145537 100.435583)
+        (xy 59.17536 100.41056)
+        (xy 59.19482 100.376853)
+        (xy 59.198319 100.37136)
+        (xy 59.220652 100.339466)
+        (xy 59.222354 100.33311)
+        (xy 59.225136 100.327147)
+        (xy 59.225145 100.327151)
+        (xy 59.225901 100.325324)
+        (xy 59.225891 100.325321)
+        (xy 59.22814 100.31914)
+        (xy 59.231432 100.31344)
+        (xy 59.238187 100.275121)
+        (xy 59.239605 100.268728)
+        (xy 59.249677 100.231143)
+        (xy 59.246285 100.192383)
+        (xy 59.246 100.18583)
+        (xy 59.246 91.983869)
+        (xy 59.251724 91.955091)
+        (xy 59.268025 91.930695)
+        (xy 59.33128 91.86744)
+        (xy 59.648724 91.549993)
+        (xy 59.653537 91.545583)
+        (xy 59.68336 91.52056)
+        (xy 59.702813 91.486865)
+        (xy 59.70634 91.481328)
+        (xy 59.707428 91.479774)
+        (xy 59.728651 91.449466)
+        (xy 59.730354 91.443109)
+        (xy 59.733134 91.437148)
+        (xy 59.733144 91.437152)
+        (xy 59.733901 91.435324)
+        (xy 59.733891 91.435321)
+        (xy 59.73614 91.42914)
+        (xy 59.739432 91.42344)
+        (xy 59.746189 91.385112)
+        (xy 59.747605 91.378724)
+        (xy 59.757677 91.341143)
+        (xy 59.754285 91.302383)
+        (xy 59.754 91.29583)
+        (xy 59.754 83.855869)
+        (xy 59.759724 83.827091)
+        (xy 59.776025 83.802695)
+        (xy 59.83668 83.74204)
+        (xy 60.156724 83.421993)
+        (xy 60.161537 83.417583)
+        (xy 60.19136 83.39256)
+        (xy 60.20977 83.360671)
+        (xy 60.210813 83.358865)
+        (xy 60.21434 83.353328)
+        (xy 60.222238 83.342049)
+        (xy 60.236651 83.321466)
+        (xy 60.238354 83.315109)
+        (xy 60.241134 83.309148)
+        (xy 60.241144 83.309152)
+        (xy 60.241901 83.307324)
+        (xy 60.241891 83.307321)
+        (xy 60.24414 83.30114)
+        (xy 60.247432 83.29544)
+        (xy 60.254189 83.257112)
+        (xy 60.255605 83.250724)
+        (xy 60.265677 83.213143)
+        (xy 60.262286 83.174379)
+        (xy 60.262 83.16783)
+        (xy 60.262 74.838869)
+        (xy 60.267724 74.810091)
+        (xy 60.284025 74.785695)
+        (xy 60.34663 74.72309)
+        (xy 60.664724 74.404993)
+        (xy 60.669537 74.400583)
+        (xy 60.69936 74.37556)
+        (xy 60.718813 74.341865)
+        (xy 60.72234 74.336328)
+        (xy 60.744651 74.304466)
+        (xy 60.746354 74.298109)
+        (xy 60.749134 74.292148)
+        (xy 60.749144 74.292152)
+        (xy 60.749901 74.290324)
+        (xy 60.749891 74.290321)
+        (xy 60.75214 74.28414)
+        (xy 60.755432 74.27844)
+        (xy 60.762189 74.240112)
+        (xy 60.763605 74.233724)
+        (xy 60.773677 74.196143)
+        (xy 60.770285 74.157383)
+        (xy 60.77 74.15083)
+        (xy 60.77 66.456869)
+        (xy 60.775724 66.428091)
+        (xy 60.792025 66.403695)
+        (xy 60.828983 66.366735)
+        (xy 61.172724 66.022993)
+        (xy 61.177537 66.018583)
+        (xy 61.20736 65.99356)
+        (xy 61.226813 65.959865)
+        (xy 61.23034 65.954328)
+        (xy 61.230772 65.953711)
+        (xy 61.252651 65.922466)
+        (xy 61.254354 65.916109)
+        (xy 61.257134 65.910148)
+        (xy 61.257144 65.910152)
+        (xy 61.257901 65.908324)
+        (xy 61.257891 65.908321)
+        (xy 61.26014 65.90214)
+        (xy 61.263432 65.89644)
+        (xy 61.270189 65.858112)
+        (xy 61.271605 65.851724)
+        (xy 61.281677 65.814143)
+        (xy 61.278285 65.775383)
+        (xy 61.278 65.76883)
+        (xy 61.278 57.566868)
+        (xy 61.283724 57.53809)
+        (xy 61.300026 57.513694)
+        (xy 61.486247 57.327473)
+        (xy 62.061725 56.751993)
+        (xy 62.066537 56.747583)
+        (xy 62.09636 56.72256)
+        (xy 62.11582 56.688853)
+        (xy 62.119319 56.68336)
+        (xy 62.141652 56.651466)
+        (xy 62.143354 56.64511)
+        (xy 62.146136 56.639147)
+        (xy 62.146145 56.639151)
+        (xy 62.146901 56.637324)
+        (xy 62.146891 56.637321)
+        (xy 62.14914 56.63114)
+        (xy 62.152432 56.62544)
+        (xy 62.159187 56.587121)
+        (xy 62.160605 56.580728)
+        (xy 62.170677 56.543143)
+        (xy 62.167285 56.504383)
+        (xy 62.167 56.49783)
+        (xy 62.167 52.615163)
+        (xy 62.171741 52.588883)
+        (xy 62.185368 52.565917)
+        (xy 62.264621 52.474454)
+        (xy 62.270382 52.467806)
+        (xy 62.329608 52.338119)
+        (xy 62.349898 52.197)
+        (xy 62.329608 52.055881)
+        (xy 62.270382 51.926194)
+        (xy 62.2647 51.919637)
+        (xy 62.215212 51.862525)
+        (xy 62.177018 51.818447)
+        (xy 62.172496 51.815541)
+        (xy 62.172494 51.815539)
+        (xy 62.061602 51.744272)
+        (xy 62.061599 51.74427)
+        (xy 62.057081 51.741367)
+        (xy 62.051925 51.739853)
+        (xy 62.051923 51.739852)
+        (xy 61.925447 51.702715)
+        (xy 61.925442 51.702714)
+        (xy 61.920285 51.7012)
+        (xy 61.777715 51.7012)
+        (xy 61.772558 51.702714)
+        (xy 61.772552 51.702715)
+        (xy 61.646076 51.739852)
+        (xy 61.646071 51.739854)
+        (xy 61.640919 51.741367)
+        (xy 61.636403 51.744269)
+        (xy 61.636397 51.744272)
+        (xy 61.525505 51.815539)
+        (xy 61.525499 51.815543)
+        (xy 61.520982 51.818447)
+        (xy 61.517461 51.822509)
+        (xy 61.51746 51.822511)
+        (xy 61.43114 51.922128)
+        (xy 61.431136 51.922133)
+        (xy 61.427618 51.926194)
+        (xy 61.425385 51.931082)
+        (xy 61.425382 51.931088)
+        (xy 61.370626 52.050987)
+        (xy 61.370624 52.050993)
+        (xy 61.368392 52.055881)
+        (xy 61.367627 52.061195)
+        (xy 61.367626 52.061202)
+        (xy 61.352408 52.167052)
+        (xy 61.348102 52.197)
+        (xy 61.348867 52.202321)
+        (xy 61.367626 52.332797)
+        (xy 61.367627 52.332802)
+        (xy 61.368392 52.338119)
+        (xy 61.370624 52.343008)
+        (xy 61.370626 52.343012)
+        (xy 61.425382 52.462911)
+        (xy 61.425383 52.462913)
+        (xy 61.427618 52.467806)
+        (xy 61.431138 52.471869)
+        (xy 61.43114 52.471871)
+        (xy 61.450721 52.494468)
+        (xy 61.468897 52.538349)
+        (xy 61.457151 52.58437)
+        (xy 61.420169 52.614173)
+        (xy 61.372703 52.615868)
+        (xy 61.290447 52.591715)
+        (xy 61.290442 52.591714)
+        (xy 61.285285 52.5902)
+        (xy 61.142715 52.5902)
+        (xy 61.137559 52.591713)
+        (xy 61.137551 52.591715)
+        (xy 61.055296 52.615868)
+        (xy 61.00783 52.614172)
+        (xy 60.970847 52.584369)
+        (xy 60.959102 52.538348)
+        (xy 60.977279 52.494468)
+        (xy 61.000382 52.467806)
+        (xy 61.059608 52.338119)
+        (xy 61.079898 52.197)
+        (xy 61.059608 52.055881)
+        (xy 61.000382 51.926194)
+        (xy 60.9947 51.919637)
+        (xy 60.945212 51.862525)
+        (xy 60.907018 51.818447)
+        (xy 60.902496 51.815541)
+        (xy 60.902494 51.815539)
+        (xy 60.791602 51.744272)
+        (xy 60.791599 51.74427)
+        (xy 60.787081 51.741367)
+        (xy 60.781925 51.739853)
+        (xy 60.781923 51.739852)
+        (xy 60.655447 51.702715)
+        (xy 60.655442 51.702714)
+        (xy 60.650285 51.7012)
+        (xy 60.507715 51.7012)
+        (xy 60.502558 51.702714)
+        (xy 60.502552 51.702715)
+        (xy 60.376083 51.73985)
+        (xy 60.376078 51.739851)
+        (xy 60.370919 51.741367)
+        (xy 60.367743 51.743407)
+        (xy 60.319472 51.748018)
+        (xy 60.278089 51.721423)
+        (xy 60.262 51.674937)
+        (xy 60.262 48.422869)
+        (xy 60.267724 48.394091)
+        (xy 60.284025 48.369695)
+        (xy 60.344142 48.309578)
+        (xy 60.664724 47.988993)
+        (xy 60.669537 47.984583)
+        (xy 60.69936 47.95956)
+        (xy 60.718813 47.925865)
+        (xy 60.72234 47.920328)
+        (xy 60.726849 47.913889)
+        (xy 60.744651 47.888466)
+        (xy 60.746354 47.882109)
+        (xy 60.749134 47.876148)
+        (xy 60.749144 47.876152)
+        (xy 60.749901 47.874324)
+        (xy 60.749891 47.874321)
+        (xy 60.75214 47.86814)
+        (xy 60.755432 47.86244)
+        (xy 60.762189 47.824112)
+        (xy 60.763605 47.817724)
+        (xy 60.773677 47.780143)
+        (xy 60.770285 47.741383)
+        (xy 60.77 47.73483)
+        (xy 60.77 44.739869)
+        (xy 60.775724 44.711091)
+        (xy 60.792025 44.686695)
+        (xy 60.86724 44.61148)
+        (xy 60.947625 44.531093)
+        (xy 60.986129 44.510513)
+        (xy 61.029577 44.514792)
+        (xy 61.063326 44.542489)
+        (xy 61.076 44.584267)
+        (xy 61.076 44.694498)
+        (xy 61.076 44.694507)
+        (xy 61.076001 44.698196)
+        (xy 61.076721 44.701819)
+        (xy 61.076722 44.701822)
+        (xy 61.089676 44.766952)
+        (xy 61.091434 44.775788)
+        (xy 61.095548 44.781946)
+        (xy 61.09555 44.781949)
+        (xy 61.1111 44.80522)
+        (xy 61.123774 44.846998)
+        (xy 61.111101 44.888777)
+        (xy 61.095549 44.912052)
+        (xy 61.095547 44.912055)
+        (xy 61.091434 44.918212)
+        (xy 61.089989 44.925472)
+        (xy 61.089988 44.925477)
+        (xy 61.080565 44.972852)
+        (xy 61.076 44.995803)
+        (xy 61.076 44.999497)
+        (xy 61.076 44.999498)
+        (xy 61.076 45.194498)
+        (xy 61.076 45.194507)
+        (xy 61.076001 45.198196)
+        (xy 61.076721 45.201819)
+        (xy 61.076722 45.201822)
+        (xy 61.089988 45.268521)
+        (xy 61.089989 45.268523)
+        (xy 61.091434 45.275788)
+        (xy 61.095547 45.281944)
+        (xy 61.09555 45.28195)
+        (xy 61.1111 45.305222)
+        (xy 61.123773 45.347)
+        (xy 61.1111 45.388778)
+        (xy 61.095548 45.412052)
+        (xy 61.095544 45.412059)
+        (xy 61.091434 45.418212)
+        (xy 61.089989 45.425473)
+        (xy 61.089989 45.425475)
+        (xy 61.078585 45.482806)
+        (xy 61.076 45.495803)
+        (xy 61.076 45.499497)
+        (xy 61.076 45.499498)
+        (xy 61.076 45.694498)
+        (xy 61.076 45.694507)
+        (xy 61.076001 45.698196)
+        (xy 61.076721 45.701819)
+        (xy 61.076722 45.701822)
+        (xy 61.089988 45.768521)
+        (xy 61.089989 45.768523)
+        (xy 61.091434 45.775788)
+        (xy 61.095547 45.781944)
+        (xy 61.09555 45.78195)
+        (xy 61.1111 45.805222)
+        (xy 61.123773 45.847)
+        (xy 61.1111 45.888778)
+        (xy 61.095548 45.912052)
+        (xy 61.095544 45.912059)
+        (xy 61.091434 45.918212)
+        (xy 61.089989 45.925473)
+        (xy 61.089989 45.925475)
+        (xy 61.077992 45.98579)
+        (xy 61.076 45.995803)
+        (xy 61.076 45.999497)
+        (xy 61.076 45.999498)
+        (xy 61.076 46.194498)
+        (xy 61.076 46.194507)
+        (xy 61.076001 46.198196)
+        (xy 61.076721 46.201819)
+        (xy 61.076722 46.201822)
+        (xy 61.089988 46.268521)
+        (xy 61.089989 46.268523)
+        (xy 61.091434 46.275788)
+        (xy 61.095547 46.281944)
+        (xy 61.09555 46.28195)
+        (xy 61.1111 46.305222)
+        (xy 61.123773 46.347)
+        (xy 61.1111 46.388778)
+        (xy 61.095548 46.412052)
+        (xy 61.095544 46.412059)
+        (xy 61.091434 46.418212)
+        (xy 61.089989 46.425473)
+        (xy 61.089989 46.425475)
+        (xy 61.077353 46.489)
+        (xy 61.076 46.495803)
+        (xy 61.076 46.499497)
+        (xy 61.076 46.499498)
+        (xy 61.076 46.694498)
+        (xy 61.076 46.694507)
+        (xy 61.076001 46.698196)
+        (xy 61.076721 46.701819)
+        (xy 61.076722 46.701822)
+        (xy 61.089988 46.768521)
+        (xy 61.089989 46.768523)
+        (xy 61.091434 46.775788)
+        (xy 61.095547 46.781944)
+        (xy 61.09555 46.78195)
+        (xy 61.1111 46.805222)
+        (xy 61.123773 46.847)
+        (xy 61.1111 46.888778)
+        (xy 61.095548 46.912052)
+        (xy 61.095544 46.912059)
+        (xy 61.091434 46.918212)
+        (xy 61.089989 46.925473)
+        (xy 61.089989 46.925475)
+        (xy 61.077631 46.987601)
+        (xy 61.076 46.995803)
+        (xy 61.076 46.999497)
+        (xy 61.076 46.999498)
+        (xy 61.076 47.194498)
+        (xy 61.076 47.194507)
+        (xy 61.076001 47.198196)
+        (xy 61.076721 47.201819)
+        (xy 61.076722 47.201822)
+        (xy 61.089988 47.268521)
+        (xy 61.089989 47.268523)
+        (xy 61.091434 47.275788)
+        (xy 61.095547 47.281944)
+        (xy 61.09555 47.28195)
+        (xy 61.1111 47.305222)
+        (xy 61.123773 47.347)
+        (xy 61.1111 47.388778)
+        (xy 61.095548 47.412052)
+        (xy 61.095544 47.412059)
+        (xy 61.091434 47.418212)
+        (xy 61.089989 47.425473)
+        (xy 61.089989 47.425475)
+        (xy 61.08373 47.45694)
+        (xy 61.076 47.495803)
+        (xy 61.076 47.499497)
+        (xy 61.076 47.499498)
+        (xy 61.076 47.694498)
+        (xy 61.076 47.694507)
+        (xy 61.076001 47.698196)
+        (xy 61.076721 47.701819)
+        (xy 61.076722 47.701822)
+        (xy 61.089988 47.768521)
+        (xy 61.089989 47.768523)
+        (xy 61.091434 47.775788)
+        (xy 61.095547 47.781943)
+        (xy 61.09555 47.78195)
+        (xy 61.1111 47.805222)
+        (xy 61.123773 47.847)
+        (xy 61.1111 47.888778)
+        (xy 61.095548 47.912052)
+        (xy 61.095544 47.912059)
+        (xy 61.091434 47.918212)
+        (xy 61.089989 47.925473)
+        (xy 61.089989 47.925475)
+        (xy 61.07713 47.99012)
+        (xy 61.076 47.995803)
+        (xy 61.076 47.999497)
+        (xy 61.076 47.999498)
+        (xy 61.076 48.194498)
+        (xy 61.076 48.194507)
+        (xy 61.076001 48.198196)
+        (xy 61.076721 48.201819)
+        (xy 61.076722 48.201822)
+        (xy 61.089988 48.268521)
+        (xy 61.089989 48.268523)
+        (xy 61.091434 48.275788)
+        (xy 61.095547 48.281944)
+        (xy 61.09555 48.28195)
+        (xy 61.1111 48.305222)
+        (xy 61.123773 48.347)
+        (xy 61.1111 48.388778)
+        (xy 61.095548 48.412052)
+        (xy 61.095544 48.412059)
+        (xy 61.091434 48.418212)
+        (xy 61.089989 48.425473)
+        (xy 61.089989 48.425475)
+        (xy 61.080292 48.474226)
+        (xy 61.076 48.495803)
+        (xy 61.076 48.499497)
+        (xy 61.076 48.499498)
+        (xy 61.076 48.694498)
+        (xy 61.076 48.694507)
+        (xy 61.076001 48.698196)
+        (xy 61.076721 48.701815)
+        (xy 61.076722 48.701822)
+        (xy 61.089988 48.768521)
+        (xy 61.089989 48.768523)
+        (xy 61.091434 48.775788)
+        (xy 61.150225 48.863775)
+        (xy 61.238212 48.922566)
+        (xy 61.315803 48.938)
+        (xy 62.693196 48.937999)
+        (xy 62.770788 48.922566)
+        (xy 62.858775 48.863775)
+        (xy 62.917566 48.775788)
+        (xy 62.933 48.698197)
+        (xy 62.932999 48.495804)
+        (xy 62.917566 48.418212)
+        (xy 62.897897 48.388776)
+        (xy 62.885225 48.346998)
+        (xy 62.897898 48.305221)
+        (xy 62.917566 48.275788)
+        (xy 62.933 48.198197)
+        (xy 62.932999 47.995804)
+        (xy 62.917566 47.918212)
+        (xy 62.897898 47.888777)
+        (xy 62.885225 47.847)
+        (xy 62.897898 47.805222)
+        (xy 62.917566 47.775788)
+        (xy 62.933 47.698197)
+        (xy 62.932999 47.495804)
+        (xy 62.933131 47.495804)
+        (xy 62.940202 47.45694)
+        (xy 62.967936 47.42634)
+        (xy 63.007647 47.415)
+        (xy 63.190132 47.415)
+        (xy 63.21891 47.420724)
+        (xy 63.243306 47.437026)
+        (xy 63.516995 47.710715)
+        (xy 63.521427 47.715551)
+        (xy 63.541872 47.739917)
+        (xy 63.54644 47.74536)
+        (xy 63.580134 47.764813)
+        (xy 63.58566 47.768334)
+        (xy 63.597656 47.776734)
+        (xy 63.617534 47.790652)
+        (xy 63.623886 47.792353)
+        (xy 63.629852 47.795136)
+        (xy 63.629848 47.795144)
+        (xy 63.631678 47.795902)
+        (xy 63.631682 47.795893)
+        (xy 63.637861 47.798142)
+        (xy 63.64356 47.801432)
+        (xy 63.681882 47.808188)
+        (xy 63.688275 47.809606)
+        (xy 63.725857 47.819677)
+        (xy 63.76462 47.816286)
+        (xy 63.771174 47.816)
+        (xy 65.257624 47.816)
+        (xy 65.305959 47.833591)
+        (xy 65.33168 47.878135)
+        (xy 65.322755 47.928791)
+        (xy 65.29295 47.953808)
+        (xy 65.294546 47.956575)
+        (xy 65.292795 47.957586)
+        (xy 65.290812 47.958731)
+        (xy 65.283455 47.961777)
+        (xy 65.283358 47.96186)
+        (xy 65.282699 47.9621)
+        (xy 65.282696 47.962092)
+        (xy 65.280842 47.96286)
+        (xy 65.280846 47.962867)
+        (xy 65.274888 47.965644)
+        (xy 65.268534 47.967348)
+        (xy 65.263147 47.971119)
+        (xy 65.263142 47.971122)
+        (xy 65.236655 47.989667)
+        (xy 65.231128 47.993189)
+        (xy 65.203133 48.009352)
+        (xy 65.203129 48.009355)
+        (xy 65.19744 48.01264)
+        (xy 65.193215 48.017673)
+        (xy 65.193211 48.017678)
+        (xy 65.172421 48.042454)
+        (xy 65.16799 48.047288)
+        (xy 64.704288 48.51099)
+        (xy 64.699454 48.515421)
+        (xy 64.674678 48.536211)
+        (xy 64.674673 48.536215)
+        (xy 64.66964 48.54044)
+        (xy 64.666355 48.546129)
+        (xy 64.666352 48.546133)
+        (xy 64.650189 48.574128)
+        (xy 64.646667 48.579655)
+        (xy 64.628122 48.606142)
+        (xy 64.628119 48.606147)
+        (xy 64.624348 48.611534)
+        (xy 64.622644 48.617888)
+        (xy 64.619867 48.623846)
+        (xy 64.61986 48.623842)
+        (xy 64.619099 48.625678)
+        (xy 64.619106 48.625681)
+        (xy 64.616854 48.631866)
+        (xy 64.613568 48.63756)
+        (xy 64.612426 48.644032)
+        (xy 64.612425 48.644037)
+        (xy 64.606813 48.675865)
+        (xy 64.605394 48.682266)
+        (xy 64.597025 48.713499)
+        (xy 64.597024 48.713507)
+        (xy 64.595323 48.719857)
+        (xy 64.595896 48.726408)
+        (xy 64.595896 48.72641)
+        (xy 64.598714 48.758616)
+        (xy 64.599 48.76517)
+        (xy 64.599 49.006352)
+        (xy 64.58766 49.046063)
+        (xy 64.557059 49.073797)
+        (xy 64.518197 49.080868)
+        (xy 64.518197 49.081)
+        (xy 64.517471 49.081)
+        (xy 64.51747 49.081)
+        (xy 64.514498 49.081)
+        (xy 64.319501 49.081)
+        (xy 64.319491 49.081)
+        (xy 64.315804 49.081001)
+        (xy 64.312181 49.081721)
+        (xy 64.312177 49.081722)
+        (xy 64.245478 49.094988)
+        (xy 64.245474 49.094989)
+        (xy 64.238212 49.096434)
+        (xy 64.232055 49.100547)
+        (xy 64.23205 49.10055)
+        (xy 64.208776 49.116101)
+        (xy 64.166998 49.128773)
+        (xy 64.12522 49.116099)
+        (xy 64.101948 49.100549)
+        (xy 64.101944 49.100547)
+        (xy 64.095788 49.096434)
+        (xy 64.018197 49.081)
+        (xy 64.014501 49.081)
+        (xy 63.819501 49.081)
+        (xy 63.819491 49.081)
+        (xy 63.815804 49.081001)
+        (xy 63.812181 49.081721)
+        (xy 63.812177 49.081722)
+        (xy 63.745478 49.094988)
+        (xy 63.745474 49.094989)
+        (xy 63.738212 49.096434)
+        (xy 63.732055 49.100547)
+        (xy 63.73205 49.10055)
+        (xy 63.708776 49.116101)
+        (xy 63.666998 49.128773)
+        (xy 63.62522 49.116099)
+        (xy 63.601948 49.100549)
+        (xy 63.601944 49.100547)
+        (xy 63.595788 49.096434)
+        (xy 63.518197 49.081)
+        (xy 63.514501 49.081)
+        (xy 63.319501 49.081)
+        (xy 63.319491 49.081)
+        (xy 63.315804 49.081001)
+        (xy 63.312181 49.081721)
+        (xy 63.312177 49.081722)
+        (xy 63.245478 49.094988)
+        (xy 63.245474 49.094989)
+        (xy 63.238212 49.096434)
+        (xy 63.232055 49.100547)
+        (xy 63.232052 49.100549)
+        (xy 63.156378 49.151113)
+        (xy 63.156375 49.151115)
+        (xy 63.150225 49.155225)
+        (xy 63.146115 49.161375)
+        (xy 63.146113 49.161378)
+        (xy 63.095547 49.237055)
+        (xy 63.095545 49.237058)
+        (xy 63.091434 49.243212)
+        (xy 63.089989 49.250473)
+        (xy 63.089989 49.250475)
+        (xy 63.081026 49.295537)
+        (xy 63.076 49.320803)
+        (xy 63.076 49.324497)
+        (xy 63.076 49.324498)
+        (xy 63.076 50.694499)
+        (xy 63.076 50.694509)
+        (xy 63.076001 50.698196)
+        (xy 63.076721 50.701819)
+        (xy 63.076722 50.701822)
+        (xy 63.089988 50.768521)
+        (xy 63.089989 50.768523)
+        (xy 63.091434 50.775788)
+        (xy 63.095548 50.781945)
+        (xy 63.095549 50.781947)
+        (xy 63.122048 50.821605)
+        (xy 63.150225 50.863775)
+        (xy 63.238212 50.922566)
+        (xy 63.315803 50.938)
+        (xy 63.518196 50.937999)
+        (xy 63.595788 50.922566)
+        (xy 63.625222 50.902898)
+        (xy 63.667 50.890225)
+        (xy 63.708777 50.902898)
+        (xy 63.738212 50.922566)
+        (xy 63.815803 50.938)
+        (xy 64.018196 50.937999)
+        (xy 64.095788 50.922566)
+        (xy 64.125222 50.902898)
+        (xy 64.167 50.890225)
+        (xy 64.208777 50.902898)
+        (xy 64.238212 50.922566)
+        (xy 64.315803 50.938)
+        (xy 64.518196 50.937999)
+        (xy 64.595788 50.922566)
+        (xy 64.625222 50.902898)
+        (xy 64.667 50.890225)
+        (xy 64.708777 50.902898)
+        (xy 64.738212 50.922566)
+        (xy 64.815803 50.938)
+        (xy 65.018196 50.937999)
+        (xy 65.018196 50.938131)
+        (xy 65.05706 50.945202)
+        (xy 65.08766 50.972936)
+        (xy 65.099 51.012647)
+        (xy 65.099 51.651837)
+        (xy 65.094259 51.678117)
+        (xy 65.080632 51.701083)
+        (xy 64.99914 51.795128)
+        (xy 64.999136 51.795133)
+        (xy 64.995618 51.799194)
+        (xy 64.993385 51.804082)
+        (xy 64.993382 51.804088)
+        (xy 64.938626 51.923987)
+        (xy 64.938624 51.923993)
+        (xy 64.936392 51.928881)
+        (xy 64.935627 51.934195)
+        (xy 64.935626 51.934202)
+        (xy 64.925898 52.001865)
+        (xy 64.916102 52.07)
+        (xy 64.916867 52.075321)
+        (xy 64.935626 52.205797)
+        (xy 64.935627 52.205802)
+        (xy 64.936392 52.211119)
+        (xy 64.938624 52.216008)
+        (xy 64.938626 52.216012)
+        (xy 64.993382 52.335911)
+        (xy 64.993383 52.335913)
+        (xy 64.995618 52.340806)
+        (xy 64.999138 52.344869)
+        (xy 64.99914 52.344871)
+        (xy 65.080632 52.438917)
+        (xy 65.094259 52.461883)
+        (xy 65.099 52.488163)
+        (xy 65.099 54.943132)
+        (xy 65.093276 54.97191)
+        (xy 65.076974 54.996306)
+        (xy 62.144288 57.92899)
+        (xy 62.139454 57.933421)
+        (xy 62.114678 57.954211)
+        (xy 62.114673 57.954215)
+        (xy 62.10964 57.95844)
+        (xy 62.106355 57.964129)
+        (xy 62.106352 57.964133)
+        (xy 62.090189 57.992128)
+        (xy 62.086667 57.997655)
+        (xy 62.068122 58.024142)
+        (xy 62.068119 58.024147)
+        (xy 62.064348 58.029534)
+        (xy 62.062644 58.035888)
+        (xy 62.059867 58.041846)
+        (xy 62.05986 58.041842)
+        (xy 62.059099 58.043678)
+        (xy 62.059106 58.043681)
+        (xy 62.056854 58.049866)
+        (xy 62.053568 58.05556)
+        (xy 62.052426 58.062032)
+        (xy 62.052425 58.062037)
+        (xy 62.046813 58.093865)
+        (xy 62.045394 58.100266)
+        (xy 62.037025 58.131499)
+        (xy 62.037024 58.131507)
+        (xy 62.035323 58.137857)
+        (xy 62.035896 58.144408)
+        (xy 62.035896 58.14441)
+        (xy 62.038714 58.176616)
+        (xy 62.039 58.18317)
+        (xy 62.039 66.258132)
+        (xy 62.033276 66.28691)
+        (xy 62.016974 66.311307)
+        (xy 61.636282 66.691996)
+        (xy 61.631448 66.696426)
+        (xy 61.606678 66.717211)
+        (xy 61.606673 66.717215)
+        (xy 61.60164 66.72144)
+        (xy 61.598355 66.727129)
+        (xy 61.598352 66.727133)
+        (xy 61.582189 66.755128)
+        (xy 61.578667 66.760655)
+        (xy 61.560122 66.787142)
+        (xy 61.560119 66.787147)
+        (xy 61.556348 66.792534)
+        (xy 61.554644 66.798888)
+        (xy 61.551867 66.804846)
+        (xy 61.55186 66.804842)
+        (xy 61.551099 66.806678)
+        (xy 61.551106 66.806681)
+        (xy 61.548854 66.812866)
+        (xy 61.545568 66.81856)
+        (xy 61.544426 66.825032)
+        (xy 61.544425 66.825037)
+        (xy 61.538813 66.856865)
+        (xy 61.537394 66.863266)
+        (xy 61.529025 66.894499)
+        (xy 61.529024 66.894507)
+        (xy 61.527323 66.900857)
+        (xy 61.527896 66.907408)
+        (xy 61.527896 66.90741)
+        (xy 61.530714 66.939616)
+        (xy 61.531 66.94617)
+        (xy 61.531 78.704132)
+        (xy 61.525276 78.73291)
+        (xy 61.508974 78.757307)
+        (xy 61.128282 79.137996)
+        (xy 61.123448 79.142426)
+        (xy 61.098678 79.163211)
+        (xy 61.098673 79.163215)
+        (xy 61.09364 79.16744)
+        (xy 61.090355 79.173129)
+        (xy 61.090352 79.173133)
+        (xy 61.074189 79.201128)
+        (xy 61.070667 79.206655)
+        (xy 61.052122 79.233142)
+        (xy 61.052119 79.233147)
+        (xy 61.048348 79.238534)
+        (xy 61.046644 79.244888)
+        (xy 61.043867 79.250846)
+        (xy 61.04386 79.250842)
+        (xy 61.043099 79.252678)
+        (xy 61.043106 79.252681)
+        (xy 61.040854 79.258866)
+        (xy 61.037568 79.26456)
+        (xy 61.036426 79.271032)
+        (xy 61.036425 79.271037)
+        (xy 61.030813 79.302865)
+        (xy 61.029394 79.309266)
+        (xy 61.021025 79.340499)
+        (xy 61.021024 79.340507)
+        (xy 61.019323 79.346857)
+        (xy 61.019896 79.353408)
+        (xy 61.019896 79.35341)
+        (xy 61.022714 79.385616)
+        (xy 61.023 79.39217)
+        (xy 61.023 91.151489)
+        (xy 61.017276 91.180267)
+        (xy 61.002768 91.201977)
+        (xy 60.999297 91.204297)
+        (xy 60.995184 91.210451)
+        (xy 60.995182 91.210454)
+        (xy 60.961196 91.261316)
+        (xy 60.961193 91.261321)
+        (xy 60.957082 91.267475)
+        (xy 60.955637 91.274736)
+        (xy 60.955637 91.274738)
+        (xy 60.946968 91.31832)
+        (xy 60.946 91.323188)
+        (xy 60.946 92.360812)
+        (xy 60.948915 92.375467)
+        (xy 60.954386 92.402974)
+        (xy 60.957082 92.416525)
+        (xy 60.961194 92.42268)
+        (xy 60.961196 92.422683)
+        (xy 60.995182 92.473545)
+        (xy 60.999297 92.479703)
+        (xy 61.005454 92.483817)
+        (xy 61.056316 92.517803)
+        (xy 61.056317 92.517803)
+        (xy 61.062475 92.521918)
+        (xy 61.118188 92.533)
+        (xy 61.552116 92.533)
+        (xy 61.555812 92.533)
+        (xy 61.611525 92.521918)
+        (xy 61.620221 92.516107)
+        (xy 61.662 92.503433)
+        (xy 61.703778 92.516107)
+        (xy 61.712475 92.521918)
+        (xy 61.768188 92.533)
+        (xy 62.202116 92.533)
+        (xy 62.205812 92.533)
+        (xy 62.261525 92.521918)
+        (xy 62.270221 92.516107)
+        (xy 62.312 92.503433)
+        (xy 62.353778 92.516107)
+        (xy 62.362475 92.521918)
+        (xy 62.418188 92.533)
+        (xy 62.852116 92.533)
+        (xy 62.855812 92.533)
+        (xy 62.911525 92.521918)
+        (xy 62.920221 92.516107)
+        (xy 62.962 92.503433)
+        (xy 63.003778 92.516107)
+        (xy 63.012475 92.521918)
+        (xy 63.068188 92.533)
+        (xy 63.502116 92.533)
+        (xy 63.505812 92.533)
+        (xy 63.529129 92.528362)
+        (xy 63.572578 92.532641)
+        (xy 63.606327 92.560338)
+        (xy 63.619 92.602117)
+        (xy 63.619 93.182136)
+        (xy 63.607063 93.222792)
+        (xy 63.57504 93.25054)
+        (xy 63.533099 93.256571)
+        (xy 63.494556 93.23897)
+        (xy 63.472781 93.205089)
+        (xy 63.472608 93.203881)
+        (xy 63.451896 93.158529)
+        (xy 63.415617 93.079088)
+        (xy 63.413382 93.074194)
+        (xy 63.407453 93.067352)
+        (xy 63.369546 93.023605)
+        (xy 63.320018 92.966447)
+        (xy 63.315496 92.963541)
+        (xy 63.315494 92.963539)
+        (xy 63.204602 92.892272)
+        (xy 63.204599 92.89227)
+        (xy 63.200081 92.889367)
+        (xy 63.194925 92.887853)
+        (xy 63.194923 92.887852)
+        (xy 63.068447 92.850715)
+        (xy 63.068442 92.850714)
+        (xy 63.063285 92.8492)
+        (xy 62.920715 92.8492)
+        (xy 62.915558 92.850714)
+        (xy 62.915552 92.850715)
+        (xy 62.789076 92.887852)
+        (xy 62.789071 92.887854)
+        (xy 62.783919 92.889367)
+        (xy 62.779403 92.892269)
+        (xy 62.779397 92.892272)
+        (xy 62.668505 92.963539)
+        (xy 62.668499 92.963543)
+        (xy 62.663982 92.966447)
+        (xy 62.660461 92.970509)
+        (xy 62.66046 92.970511)
+        (xy 62.57414 93.070128)
+        (xy 62.574136 93.070133)
+        (xy 62.570618 93.074194)
+        (xy 62.568385 93.079082)
+        (xy 62.568382 93.079088)
+        (xy 62.513626 93.198987)
+        (xy 62.513624 93.198993)
+        (xy 62.511392 93.203881)
+        (xy 62.510627 93.209195)
+        (xy 62.510626 93.209202)
+        (xy 62.493391 93.329081)
+        (xy 62.491102 93.345)
+        (xy 62.491867 93.350321)
+        (xy 62.510626 93.480797)
+        (xy 62.510627 93.480802)
+        (xy 62.511392 93.486119)
+        (xy 62.513624 93.491008)
+        (xy 62.513626 93.491012)
+        (xy 62.568382 93.610911)
+        (xy 62.568383 93.610913)
+        (xy 62.570618 93.615806)
+        (xy 62.574138 93.619869)
+        (xy 62.57414 93.619871)
+        (xy 62.655632 93.713917)
+        (xy 62.669259 93.736883)
+        (xy 62.674 93.763163)
+        (xy 62.674 94.071131)
+        (xy 62.668276 94.099909)
+        (xy 62.651974 94.124306)
+        (xy 62.604356 94.171923)
+        (xy 62.5632 94.192981)
+        (xy 62.517502 94.185984)
+        (xy 62.484533 94.153575)
+        (xy 62.478409 94.117702)
+        (xy 62.476133 94.117702)
+        (xy 62.476133 94.112321)
+        (xy 62.476898 94.107)
+        (xy 62.475878 94.099909)
+        (xy 62.457965 93.975321)
+        (xy 62.456608 93.965881)
+        (xy 62.430508 93.908731)
+        (xy 62.399617 93.841088)
+        (xy 62.397382 93.836194)
+        (xy 62.383228 93.81986)
+        (xy 62.35624 93.788714)
+        (xy 62.304018 93.728447)
+        (xy 62.299496 93.725541)
+        (xy 62.299494 93.725539)
+        (xy 62.188602 93.654272)
+        (xy 62.188599 93.65427)
+        (xy 62.184081 93.651367)
+        (xy 62.178925 93.649853)
+        (xy 62.178923 93.649852)
+        (xy 62.052447 93.612715)
+        (xy 62.052442 93.612714)
+        (xy 62.047285 93.6112)
+        (xy 61.904715 93.6112)
+        (xy 61.899558 93.612714)
+        (xy 61.899552 93.612715)
+        (xy 61.773076 93.649852)
+        (xy 61.773071 93.649854)
+        (xy 61.767919 93.651367)
+        (xy 61.763403 93.654269)
+        (xy 61.763397 93.654272)
+        (xy 61.652505 93.725539)
+        (xy 61.652499 93.725543)
+        (xy 61.647982 93.728447)
+        (xy 61.644461 93.732509)
+        (xy 61.64446 93.732511)
+        (xy 61.55814 93.832128)
+        (xy 61.558136 93.832133)
+        (xy 61.554618 93.836194)
+        (xy 61.552385 93.841082)
+        (xy 61.552382 93.841088)
+        (xy 61.497626 93.960987)
+        (xy 61.497624 93.960993)
+        (xy 61.495392 93.965881)
+        (xy 61.494627 93.971195)
+        (xy 61.494626 93.971202)
+        (xy 61.475998 94.100767)
+        (xy 61.475102 94.107)
+        (xy 61.475867 94.112321)
+        (xy 61.475867 94.112324)
+        (xy 61.476178 94.114488)
+        (xy 61.473094 94.148937)
+        (xy 61.454917 94.178362)
+        (xy 61.124282 94.508996)
+        (xy 61.119448 94.513426)
+        (xy 61.094678 94.534211)
+        (xy 61.094673 94.534215)
+        (xy 61.08964 94.53844)
+        (xy 61.086355 94.544129)
+        (xy 61.086352 94.544133)
+        (xy 61.070189 94.572128)
+        (xy 61.066667 94.577655)
+        (xy 61.048122 94.604142)
+        (xy 61.048119 94.604147)
+        (xy 61.044348 94.609534)
+        (xy 61.042644 94.615888)
+        (xy 61.039867 94.621846)
+        (xy 61.03986 94.621842)
+        (xy 61.039099 94.623678)
+        (xy 61.039106 94.623681)
+        (xy 61.036854 94.629866)
+        (xy 61.033568 94.63556)
+        (xy 61.032426 94.642032)
+        (xy 61.032425 94.642037)
+        (xy 61.026813 94.673865)
+        (xy 61.025394 94.680266)
+        (xy 61.017025 94.711499)
+        (xy 61.017024 94.711507)
+        (xy 61.015323 94.717857)
+        (xy 61.015896 94.724408)
+        (xy 61.015896 94.72441)
+        (xy 61.018714 94.756616)
+        (xy 61.019 94.76317)
+        (xy 61.019 96.955489)
+        (xy 61.013276 96.984267)
+        (xy 61.00037 97.003579)
+        (xy 60.999297 97.004297)
+        (xy 60.995184 97.010451)
+        (xy 60.995182 97.010454)
+        (xy 60.961196 97.061316)
+        (xy 60.961193 97.061321)
+        (xy 60.957082 97.067475)
+        (xy 60.955637 97.074736)
+        (xy 60.955637 97.074738)
+        (xy 60.949787 97.104148)
+        (xy 60.946 97.123188)
+        (xy 60.946 98.160812)
+        (xy 60.949476 98.178286)
+        (xy 60.9541 98.201536)
+        (xy 60.957082 98.216525)
+        (xy 60.961194 98.22268)
+        (xy 60.961196 98.222683)
+        (xy 60.995182 98.273545)
+        (xy 60.999297 98.279703)
+        (xy 61.007224 98.285)
+        (xy 61.056316 98.317803)
+        (xy 61.056317 98.317803)
+        (xy 61.062475 98.321918)
+        (xy 61.118188 98.333)
+        (xy 61.552116 98.333)
+        (xy 61.555812 98.333)
+        (xy 61.611525 98.321918)
+        (xy 61.620221 98.316107)
+        (xy 61.662 98.303433)
+        (xy 61.703778 98.316107)
+        (xy 61.712475 98.321918)
+        (xy 61.768188 98.333)
+        (xy 62.202116 98.333)
+        (xy 62.205812 98.333)
+        (xy 62.261525 98.321918)
+        (xy 62.270221 98.316107)
+        (xy 62.312 98.303433)
+        (xy 62.353778 98.316107)
+        (xy 62.362475 98.321918)
+        (xy 62.418188 98.333)
+        (xy 62.852116 98.333)
+        (xy 62.855812 98.333)
+        (xy 62.879129 98.328362)
+        (xy 62.922578 98.332641)
+        (xy 62.956327 98.360338)
+        (xy 62.969 98.402117)
+        (xy 62.969 98.82983)
+        (xy 62.968714 98.836384)
+        (xy 62.966 98.867408)
+        (xy 62.965323 98.875143)
+        (xy 62.967024 98.881493)
+        (xy 62.967025 98.881498)
+        (xy 62.975394 98.912731)
+        (xy 62.976813 98.919133)
+        (xy 62.982425 98.950961)
+        (xy 62.982426 98.950963)
+        (xy 62.983568 98.95744)
+        (xy 62.986856 98.963136)
+        (xy 62.989107 98.969319)
+        (xy 62.989098 98.969321)
+        (xy 62.989857 98.971153)
+        (xy 62.989865 98.97115)
+        (xy 62.992644 98.977111)
+        (xy 62.994348 98.983466)
+        (xy 63.005025 98.998715)
+        (xy 63.016662 99.015335)
+        (xy 63.020185 99.020866)
+        (xy 63.036346 99.048857)
+        (xy 63.03635 99.048861)
+        (xy 63.03964 99.05456)
+        (xy 63.040278 99.055095)
+        (xy 63.050464 99.072738)
+        (xy 63.055 99.098459)
+        (xy 63.055 102.85283)
+        (xy 63.054714 102.859384)
+        (xy 63.051948 102.891003)
+        (xy 63.051323 102.898143)
+        (xy 63.053024 102.904493)
+        (xy 63.053025 102.904498)
+        (xy 63.061394 102.935731)
+        (xy 63.062813 102.942133)
+        (xy 63.068425 102.973961)
+        (xy 63.068426 102.973963)
+        (xy 63.069568 102.98044)
+        (xy 63.072856 102.986136)
+        (xy 63.075107 102.992319)
+        (xy 63.075098 102.992321)
+        (xy 63.075857 102.994153)
+        (xy 63.075865 102.99415)
+        (xy 63.078644 103.000111)
+        (xy 63.080348 103.006466)
+        (xy 63.09138 103.022222)
+        (xy 63.102662 103.038335)
+        (xy 63.106185 103.043866)
+        (xy 63.122348 103.071861)
+        (xy 63.122353 103.071867)
+        (xy 63.12564 103.07756)
+        (xy 63.13741 103.087436)
+        (xy 63.155448 103.102572)
+        (xy 63.160284 103.107004)
+        (xy 64.405995 104.352715)
+        (xy 64.410427 104.357551)
+        (xy 64.43544 104.38736)
+        (xy 64.469134 104.406813)
+        (xy 64.474658 104.410332)
+        (xy 64.481443 104.415083)
+        (xy 64.495605 104.425)
+        (xy 64.506534 104.432652)
+        (xy 64.512886 104.434353)
+        (xy 64.518852 104.437136)
+        (xy 64.518848 104.437144)
+        (xy 64.520678 104.437902)
+        (xy 64.520682 104.437893)
+        (xy 64.526861 104.440142)
+        (xy 64.53256 104.443432)
+        (xy 64.570882 104.450188)
+        (xy 64.577275 104.451606)
+        (xy 64.614857 104.461677)
+        (xy 64.653616 104.458285)
+        (xy 64.66017 104.458)
+        (xy 71.084132 104.458)
+        (xy 71.11291 104.463724)
+        (xy 71.137306 104.480026)
+        (xy 71.795974 105.138694)
+        (xy 71.812276 105.16309)
+        (xy 71.818 105.191868)
+        (xy 71.818 105.3928)
+        (xy 71.807925 105.4304)
+        (xy 71.7804 105.457925)
+        (xy 71.7428 105.468)
+        (xy 71.510902 105.468)
+        (xy 71.503092 105.470092)
+        (xy 71.501 105.477902)
+        (xy 71.501 106.739098)
+        (xy 71.503092 106.746907)
+        (xy 71.510902 106.749)
+        (xy 71.7428 106.749)
+        (xy 71.7804 106.759075)
+        (xy 71.807925 106.7866)
+        (xy 71.818 106.8242)
+        (xy 71.818 106.834632)
+        (xy 71.812276 106.86341)
+        (xy 71.795974 106.887806)
+        (xy 71.587306 107.096474)
+        (xy 71.56291 107.112776)
+        (xy 71.534132 107.1185)
+        (xy 70.955188 107.1185)
+        (xy 70.951563 107.11922)
+        (xy 70.951563 107.119221)
+        (xy 70.906738 107.128137)
+        (xy 70.906736 107.128137)
+        (xy 70.899475 107.129582)
+        (xy 70.893321 107.133693)
+        (xy 70.893316 107.133696)
+        (xy 70.842454 107.167682)
+        (xy 70.842451 107.167684)
+        (xy 70.836297 107.171797)
+        (xy 70.832184 107.177951)
+        (xy 70.832182 107.177954)
+        (xy 70.798196 107.228816)
+        (xy 70.798193 107.228821)
+        (xy 70.794082 107.234975)
+        (xy 70.783 107.290688)
+        (xy 70.783 108.228312)
+        (xy 70.794082 108.284025)
+        (xy 70.798194 108.29018)
+        (xy 70.798196 108.290183)
+        (xy 70.827105 108.333447)
+        (xy 70.836297 108.347203)
+        (xy 70.842454 108.351317)
+        (xy 70.893316 108.385303)
+        (xy 70.893317 108.385303)
+        (xy 70.899475 108.389418)
+        (xy 70.955188 108.4005)
+        (xy 71.362189 108.4005)
+        (xy 71.408674 108.416589)
+        (xy 71.435269 108.457971)
+        (xy 71.430593 108.506939)
+        (xy 71.403626 108.565987)
+        (xy 71.403624 108.565993)
+        (xy 71.401392 108.570881)
+        (xy 71.400627 108.576195)
+        (xy 71.400626 108.576202)
+        (xy 71.386881 108.671803)
+        (xy 71.381102 108.712)
+        (xy 71.381867 108.717321)
+        (xy 71.400626 108.847797)
+        (xy 71.400627 108.847802)
+        (xy 71.401392 108.853119)
+        (xy 71.403624 108.858008)
+        (xy 71.403626 108.858012)
+        (xy 71.458382 108.977911)
+        (xy 71.458383 108.977913)
+        (xy 71.460618 108.982806)
+        (xy 71.553982 109.090553)
+        (xy 71.673919 109.167633)
+        (xy 71.810715 109.2078)
+        (xy 71.947904 109.2078)
+        (xy 71.953285 109.2078)
+        (xy 72.090081 109.167633)
+        (xy 72.210018 109.090553)
+        (xy 72.303382 108.982806)
+        (xy 72.321597 108.942918)
+        (xy 72.349344 108.910899)
+        (xy 72.39 108.898961)
+        (xy 72.430656 108.910899)
+        (xy 72.458402 108.942918)
+        (xy 72.476618 108.982806)
+        (xy 72.569982 109.090553)
+        (xy 72.689919 109.167633)
+        (xy 72.826715 109.2078)
+        (xy 72.963904 109.2078)
+        (xy 72.969285 109.2078)
+        (xy 73.106081 109.167633)
+        (xy 73.226018 109.090553)
+        (xy 73.319382 108.982806)
+        (xy 73.378608 108.853119)
+        (xy 73.398898 108.712)
+        (xy 73.378608 108.570881)
+        (xy 73.364944 108.540961)
+        (xy 73.349407 108.506939)
+        (xy 73.344731 108.457971)
+        (xy 73.371326 108.416589)
+        (xy 73.417811 108.4005)
+        (xy 73.821116 108.4005)
+        (xy 73.824812 108.4005)
+        (xy 73.880525 108.389418)
+        (xy 73.943703 108.347203)
+        (xy 73.985918 108.284025)
+        (xy 73.997 108.228312)
+        (xy 73.997 107.290688)
+        (xy 73.985918 107.234975)
+        (xy 73.943703 107.171797)
+        (xy 73.923073 107.158012)
+        (xy 73.886683 107.133696)
+        (xy 73.88668 107.133694)
+        (xy 73.880525 107.129582)
+        (xy 73.873261 107.128137)
+        (xy 73.84923 107.123357)
+        (xy 73.824812 107.1185)
+        (xy 73.821116 107.1185)
+        (xy 73.245868 107.1185)
+        (xy 73.21709 107.112776)
+        (xy 73.192694 107.096474)
+        (xy 73.178558 107.082338)
+        (xy 74.302 107.082338)
+        (xy 74.302001 107.084782)
+        (xy 74.30232 107.087207)
+        (xy 74.302321 107.087218)
+        (xy 74.307595 107.127283)
+        (xy 74.307596 107.127286)
+        (xy 74.308347 107.132991)
+        (xy 74.310779 107.138206)
+        (xy 74.31078 107.138209)
+        (xy 74.354895 107.232815)
+        (xy 74.354896 107.232817)
+        (xy 74.357678 107.238782)
+        (xy 74.362333 107.243437)
+        (xy 74.407536 107.28864)
+        (xy 74.426516 107.320627)
+        (xy 74.427844 107.357798)
+        (xy 74.411195 107.391058)
+        (xy 74.385143 107.421124)
+        (xy 74.38514 107.421129)
+        (xy 74.381618 107.425194)
+        (xy 74.379385 107.430082)
+        (xy 74.379382 107.430088)
+        (xy 74.324626 107.549987)
+        (xy 74.324624 107.549993)
+        (xy 74.322392 107.554881)
+        (xy 74.321627 107.560195)
+        (xy 74.321626 107.560202)
+        (xy 74.302867 107.690679)
+        (xy 74.302102 107.696)
+        (xy 74.302867 107.701321)
+        (xy 74.321626 107.831797)
+        (xy 74.321627 107.831802)
+        (xy 74.322392 107.837119)
+        (xy 74.324624 107.842008)
+        (xy 74.324626 107.842012)
+        (xy 74.379382 107.961911)
+        (xy 74.379383 107.961913)
+        (xy 74.381618 107.966806)
+        (xy 74.474982 108.074553)
+        (xy 74.479504 108.077459)
+        (xy 74.479505 108.07746)
+        (xy 74.590397 108.148727)
+        (xy 74.594919 108.151633)
+        (xy 74.731715 108.1918)
+        (xy 74.868904 108.1918)
+        (xy 74.874285 108.1918)
+        (xy 75.011081 108.151633)
+        (xy 75.131018 108.074553)
+        (xy 75.224382 107.966806)
+        (xy 75.283608 107.837119)
+        (xy 75.303898 107.696)
+        (xy 75.283608 107.554881)
+        (xy 75.224382 107.425194)
+        (xy 75.206872 107.404987)
+        (xy 75.194804 107.391059)
+        (xy 75.178155 107.357798)
+        (xy 75.179483 107.320627)
+        (xy 75.19846 107.288643)
+        (xy 75.248322 107.238782)
+        (xy 75.297653 107.132991)
+        (xy 75.304 107.084783)
+        (xy 75.303999 106.727218)
+        (xy 75.297653 106.679009)
+        (xy 75.248322 106.573218)
+        (xy 75.165782 106.490678)
+        (xy 75.159815 106.487895)
+        (xy 75.159393 106.4876)
+        (xy 75.131144 106.449653)
+        (xy 75.131144 106.402347)
+        (xy 75.159393 106.3644)
+        (xy 75.159815 106.364104)
+        (xy 75.165782 106.361322)
+        (xy 75.241078 106.286026)
+        (xy 75.265474 106.269724)
+        (xy 75.294252 106.264)
+        (xy 75.933132 106.264)
+        (xy 75.96191 106.269724)
+        (xy 75.986306 106.286026)
+        (xy 76.279974 106.579694)
+        (xy 76.296276 106.60409)
+        (xy 76.302 106.632868)
+        (xy 76.302 108.061812)
+        (xy 76.313082 108.117525)
+        (xy 76.317194 108.12368)
+        (xy 76.317196 108.123683)
+        (xy 76.343828 108.163539)
+        (xy 76.355297 108.180703)
+        (xy 76.361454 108.184817)
+        (xy 76.412316 108.218803)
+        (xy 76.412317 108.218803)
+        (xy 76.418475 108.222918)
+        (xy 76.474188 108.234)
+        (xy 78.208116 108.234)
+        (xy 78.211812 108.234)
+        (xy 78.267525 108.222918)
+        (xy 78.330703 108.180703)
+        (xy 78.372918 108.117525)
+        (xy 78.384 108.061812)
+        (xy 78.384 106.324188)
+        (xy 78.372918 106.268475)
+        (xy 78.350884 106.2355)
+        (xy 78.334817 106.211454)
+        (xy 78.330703 106.205297)
+        (xy 78.324545 106.201182)
+        (xy 78.273683 106.167196)
+        (xy 78.27368 106.167194)
+        (xy 78.267525 106.163082)
+        (xy 78.260261 106.161637)
+        (xy 78.231891 106.155994)
+        (xy 78.211812 106.152)
+        (xy 78.208116 106.152)
+        (xy 76.782868 106.152)
+        (xy 76.75409 106.146276)
+        (xy 76.729694 106.129974)
+        (xy 76.333004 105.733284)
+        (xy 76.328572 105.728448)
+        (xy 76.307787 105.703678)
+        (xy 76.30356 105.69864)
+        (xy 76.297867 105.695353)
+        (xy 76.297861 105.695348)
+        (xy 76.269866 105.679185)
+        (xy 76.264335 105.675662)
+        (xy 76.258844 105.671818)
+        (xy 76.232466 105.653348)
+        (xy 76.226111 105.651644)
+        (xy 76.22015 105.648865)
+        (xy 76.220153 105.648857)
+        (xy 76.218321 105.648098)
+        (xy 76.218319 105.648107)
+        (xy 76.212136 105.645856)
+        (xy 76.20644 105.642568)
+        (xy 76.199963 105.641426)
+        (xy 76.199961 105.641425)
+        (xy 76.168133 105.635813)
+        (xy 76.161731 105.634394)
+        (xy 76.130498 105.626025)
+        (xy 76.130493 105.626024)
+        (xy 76.124143 105.624323)
+        (xy 76.117591 105.624896)
+        (xy 76.117589 105.624896)
+        (xy 76.085384 105.627714)
+        (xy 76.07883 105.628)
+        (xy 75.294252 105.628)
+        (xy 75.265474 105.622276)
+        (xy 75.241078 105.605974)
+        (xy 75.170437 105.535333)
+        (xy 75.165782 105.530678)
+        (xy 75.159817 105.527896)
+        (xy 75.159815 105.527895)
+        (xy 75.091598 105.496085)
+        (xy 75.059991 105.481347)
+        (xy 75.054279 105.480595)
+        (xy 75.014216 105.47532)
+        (xy 75.014211 105.475319)
+        (xy 75.011783 105.475)
+        (xy 75.009325 105.475)
+        (xy 74.596676 105.475)
+        (xy 74.59666 105.475)
+        (xy 74.594218 105.475001)
+        (xy 74.591793 105.47532)
+        (xy 74.591781 105.475321)
+        (xy 74.551716 105.480595)
+        (xy 74.551711 105.480596)
+        (xy 74.546009 105.481347)
+        (xy 74.540793 105.483778)
+        (xy 74.54079 105.48378)
+        (xy 74.446184 105.527895)
+        (xy 74.446179 105.527898)
+        (xy 74.440218 105.530678)
+        (xy 74.435565 105.53533)
+        (xy 74.435562 105.535333)
+        (xy 74.362333 105.608562)
+        (xy 74.36233 105.608565)
+        (xy 74.357678 105.613218)
+        (xy 74.354898 105.619179)
+        (xy 74.354895 105.619184)
+        (xy 74.31766 105.699037)
+        (xy 74.308347 105.719009)
+        (xy 74.307596 105.724711)
+        (xy 74.307596 105.724712)
+        (xy 74.304834 105.745694)
+        (xy 74.302 105.767217)
+        (xy 74.302 105.769673)
+        (xy 74.302 105.769674)
+        (xy 74.302 106.122323)
+        (xy 74.302 106.122338)
+        (xy 74.302001 106.124782)
+        (xy 74.30232 106.127207)
+        (xy 74.302321 106.127218)
+        (xy 74.307595 106.167283)
+        (xy 74.307596 106.167286)
+        (xy 74.308347 106.172991)
+        (xy 74.310779 106.178207)
+        (xy 74.31078 106.178209)
+        (xy 74.354895 106.272815)
+        (xy 74.354896 106.272817)
+        (xy 74.357678 106.278782)
+        (xy 74.440218 106.361322)
+        (xy 74.446176 106.3641)
+        (xy 74.446607 106.364402)
+        (xy 74.474855 106.402347)
+        (xy 74.474855 106.449653)
+        (xy 74.446607 106.487598)
+        (xy 74.446176 106.487899)
+        (xy 74.440218 106.490678)
+        (xy 74.43557 106.495325)
+        (xy 74.435567 106.495328)
+        (xy 74.362333 106.568562)
+        (xy 74.36233 106.568565)
+        (xy 74.357678 106.573218)
+        (xy 74.354898 106.579179)
+        (xy 74.354895 106.579184)
+        (xy 74.310779 106.673793)
+        (xy 74.308347 106.679009)
+        (xy 74.307596 106.684711)
+        (xy 74.307596 106.684712)
+        (xy 74.302321 106.724781)
+        (xy 74.302 106.727217)
+        (xy 74.302 106.729673)
+        (xy 74.302 106.729674)
+        (xy 74.302 107.082323)
+        (xy 74.302 107.082338)
+        (xy 73.178558 107.082338)
+        (xy 72.984026 106.887806)
+        (xy 72.967724 106.86341)
+        (xy 72.962 106.834632)
+        (xy 72.962 106.8242)
+        (xy 72.972075 106.7866)
+        (xy 72.9996 106.759075)
+        (xy 73.0372 106.749)
+        (xy 73.269098 106.749)
+        (xy 73.276907 106.746907)
+        (xy 73.279 106.739098)
+        (xy 73.533 106.739098)
+        (xy 73.535092 106.746907)
+        (xy 73.542902 106.749)
+        (xy 73.821066 106.749)
+        (xy 73.828386 106.748278)
+        (xy 73.873063 106.739392)
+        (xy 73.886488 106.733831)
+        (xy 73.937186 106.699956)
+        (xy 73.947456 106.689686)
+        (xy 73.981331 106.638988)
+        (xy 73.986892 106.625563)
+        (xy 73.995778 106.580886)
+        (xy 73.9965 106.573566)
+        (xy 73.9965 106.245402)
+        (xy 73.994407 106.237592)
+        (xy 73.986598 106.2355)
+        (xy 73.542902 106.2355)
+        (xy 73.535092 106.237592)
+        (xy 73.533 106.245402)
+        (xy 73.533 106.739098)
+        (xy 73.279 106.739098)
+        (xy 73.279 105.971598)
+        (xy 73.533 105.971598)
+        (xy 73.535092 105.979407)
+        (xy 73.542902 105.9815)
+        (xy 73.986598 105.9815)
+        (xy 73.994407 105.979407)
+        (xy 73.9965 105.971598)
+        (xy 73.9965 105.643434)
+        (xy 73.995778 105.636113)
+        (xy 73.986892 105.591436)
+        (xy 73.981331 105.578011)
+        (xy 73.947456 105.527313)
+        (xy 73.937186 105.517043)
+        (xy 73.886488 105.483168)
+        (xy 73.873063 105.477607)
+        (xy 73.828386 105.468721)
+        (xy 73.821066 105.468)
+        (xy 73.542902 105.468)
+        (xy 73.535092 105.470092)
+        (xy 73.533 105.477902)
+        (xy 73.533 105.971598)
+        (xy 73.279 105.971598)
+        (xy 73.279 105.477902)
+        (xy 73.276907 105.470092)
+        (xy 73.269098 105.468)
+        (xy 73.0372 105.468)
+        (xy 72.9996 105.457925)
+        (xy 72.972075 105.4304)
+        (xy 72.962 105.3928)
+        (xy 72.962 104.79217)
+        (xy 72.962286 104.785616)
+        (xy 72.963495 104.771794)
+        (xy 72.965677 104.746857)
+        (xy 72.955606 104.709275)
+        (xy 72.954187 104.702875)
+        (xy 72.947432 104.66456)
+        (xy 72.944142 104.658861)
+        (xy 72.941893 104.652682)
+        (xy 72.941902 104.652678)
+        (xy 72.941144 104.650848)
+        (xy 72.941136 104.650852)
+        (xy 72.938353 104.644886)
+        (xy 72.936652 104.638534)
+        (xy 72.914332 104.606658)
+        (xy 72.910809 104.601127)
+        (xy 72.909583 104.599004)
+        (xy 72.89136 104.56744)
+        (xy 72.885296 104.562352)
+        (xy 72.861551 104.542427)
+        (xy 72.856715 104.537995)
+        (xy 71.738004 103.419284)
+        (xy 71.733572 103.414448)
+        (xy 71.72554 103.404876)
+        (xy 71.70856 103.38464)
+        (xy 71.702867 103.381353)
+        (xy 71.702861 103.381348)
+        (xy 71.674866 103.365185)
+        (xy 71.669335 103.361662)
+        (xy 71.661811 103.356394)
+        (xy 71.637466 103.339348)
+        (xy 71.631111 103.337644)
+        (xy 71.62515 103.334865)
+        (xy 71.625153 103.334857)
+        (xy 71.623321 103.334098)
+        (xy 71.623319 103.334107)
+        (xy 71.617136 103.331856)
+        (xy 71.61144 103.328568)
+        (xy 71.604963 103.327426)
+        (xy 71.604961 103.327425)
+        (xy 71.573133 103.321813)
+        (xy 71.566731 103.320394)
+        (xy 71.535498 103.312025)
+        (xy 71.535493 103.312024)
+        (xy 71.529143 103.310323)
+        (xy 71.522591 103.310896)
+        (xy 71.522589 103.310896)
+        (xy 71.490384 103.313714)
+        (xy 71.48383 103.314)
+        (xy 65.059868 103.314)
+        (xy 65.03109 103.308276)
+        (xy 65.006694 103.291974)
+        (xy 64.221026 102.506306)
+        (xy 64.204724 102.48191)
+        (xy 64.199 102.453132)
+        (xy 64.199 101.367266)
+        (xy 65.7935 101.367266)
+        (xy 65.79382 101.372159)
+        (xy 65.799086 101.412156)
+        (xy 65.802268 101.423073)
+        (xy 65.846311 101.517524)
+        (xy 65.853749 101.528146)
+        (xy 65.926853 101.60125)
+        (xy 65.937475 101.608688)
+        (xy 66.031926 101.652731)
+        (xy 66.042843 101.655913)
+        (xy 66.08284 101.661179)
+        (xy 66.087734 101.6615)
+        (xy 66.157098 101.6615)
+        (xy 66.164907 101.659407)
+        (xy 66.167 101.651598)
+        (xy 66.167 101.327902)
+        (xy 66.164907 101.320092)
+        (xy 66.157098 101.318)
+        (xy 65.803402 101.318)
+        (xy 65.795592 101.320092)
+        (xy 65.7935 101.327902)
+        (xy 65.7935 101.367266)
+        (xy 64.199 101.367266)
+        (xy 64.199 99.136952)
+        (xy 64.2126 99.093819)
+        (xy 64.221858 99.080597)
+        (xy 64.229652 99.069466)
+        (xy 64.231354 99.063111)
+        (xy 64.234136 99.057147)
+        (xy 64.234145 99.057151)
+        (xy 64.234901 99.055324)
+        (xy 64.234891 99.055321)
+        (xy 64.23714 99.04914)
+        (xy 64.240432 99.04344)
+        (xy 64.247187 99.005121)
+        (xy 64.248605 98.998728)
+        (xy 64.258677 98.961143)
+        (xy 64.255285 98.922383)
+        (xy 64.255 98.91583)
+        (xy 64.255 98.402117)
+        (xy 64.267673 98.360338)
+        (xy 64.301422 98.332641)
+        (xy 64.344871 98.328362)
+        (xy 64.368188 98.333)
+        (xy 64.802116 98.333)
+        (xy 64.805812 98.333)
+        (xy 64.861525 98.321918)
+        (xy 64.870221 98.316107)
+        (xy 64.912 98.303433)
+        (xy 64.953778 98.316107)
+        (xy 64.962475 98.321918)
+        (xy 65.018188 98.333)
+        (xy 65.452116 98.333)
+        (xy 65.455812 98.333)
+        (xy 65.511525 98.321918)
+        (xy 65.520667 98.315809)
+        (xy 65.562444 98.303133)
+        (xy 65.604226 98.315805)
+        (xy 65.606511 98.317332)
+        (xy 65.619934 98.322891)
+        (xy 65.664613 98.331778)
+        (xy 65.671934 98.3325)
+        (xy 65.750098 98.3325)
+        (xy 65.757907 98.330407)
+        (xy 65.76 98.322598)
+        (xy 65.76 96.961402)
+        (xy 65.757907 96.953592)
+        (xy 65.750098 96.9515)
+        (xy 65.671934 96.9515)
+        (xy 65.664613 96.952221)
+        (xy 65.644871 96.956148)
+        (xy 65.601422 96.951869)
+        (xy 65.567673 96.924172)
+        (xy 65.555 96.882393)
+        (xy 65.555 95.453868)
+        (xy 65.560724 95.42509)
+        (xy 65.577026 95.400694)
+        (xy 66.022694 94.955026)
+        (xy 66.04709 94.938724)
+        (xy 66.075868 94.933)
+        (xy 67.35633 94.933)
+        (xy 67.362883 94.933285)
+        (xy 67.401643 94.936677)
+        (xy 67.439228 94.926605)
+        (xy 67.445621 94.925187)
+        (xy 67.48394 94.918432)
+        (xy 67.48964 94.91514)
+        (xy 67.495821 94.912891)
+        (xy 67.495824 94.912901)
+        (xy 67.497651 94.912145)
+        (xy 67.497647 94.912136)
+        (xy 67.50361 94.909354)
+        (xy 67.509966 94.907652)
+        (xy 67.54186 94.885319)
+        (xy 67.547353 94.88182)
+        (xy 67.58106 94.86236)
+        (xy 67.606083 94.832537)
+        (xy 67.610494 94.827724)
+        (xy 68.514626 93.923591)
+        (xy 68.553129 93.903011)
+        (xy 68.596578 93.90729)
+        (xy 68.630327 93.934987)
+        (xy 68.643 93.976766)
+        (xy 68.643 94.092921)
+        (xy 68.637276 94.121699)
+        (xy 68.620976 94.146092)
+        (xy 68.472575 94.294494)
+        (xy 68.33253 94.434539)
+        (xy 68.325137 94.441022)
+        (xy 68.302953 94.458045)
+        (xy 68.302948 94.458049)
+        (xy 68.299045 94.461045)
+        (xy 68.296049 94.464948)
+        (xy 68.296046 94.464952)
+        (xy 68.276025 94.491044)
+        (xy 68.276024 94.491046)
+        (xy 68.23002 94.551)
+        (xy 68.210357 94.576624)
+        (xy 68.210354 94.576627)
+        (xy 68.207359 94.580532)
+        (xy 68.205478 94.585072)
+        (xy 68.205474 94.58508)
+        (xy 68.153111 94.711499)
+        (xy 68.149723 94.719678)
+        (xy 68.149081 94.724554)
+        (xy 68.14908 94.724558)
+        (xy 68.140089 94.792853)
+        (xy 68.135 94.831508)
+        (xy 68.135 94.831514)
+        (xy 68.130065 94.869)
+        (xy 68.130708 94.873884)
+        (xy 68.134357 94.901602)
+        (xy 68.135 94.911417)
+        (xy 68.135 95.967759)
+        (xy 68.121688 96.010477)
+        (xy 68.086106 96.062025)
+        (xy 68.086102 96.062031)
+        (xy 68.08352 96.065773)
+        (xy 68.081906 96.070026)
+        (xy 68.081905 96.07003)
+        (xy 68.050515 96.1528)
+        (xy 68.019106 96.190489)
+        (xy 67.971138 96.200786)
+        (xy 67.927028 96.179308)
+        (xy 67.293004 95.545284)
+        (xy 67.288572 95.540448)
+        (xy 67.284929 95.536106)
+        (xy 67.26356 95.51064)
+        (xy 67.257867 95.507353)
+        (xy 67.257861 95.507348)
+        (xy 67.229866 95.491185)
+        (xy 67.224335 95.487662)
+        (xy 67.206628 95.475264)
+        (xy 67.192466 95.465348)
+        (xy 67.186111 95.463644)
+        (xy 67.18015 95.460865)
+        (xy 67.180153 95.460857)
+        (xy 67.178321 95.460098)
+        (xy 67.178319 95.460107)
+        (xy 67.172136 95.457856)
+        (xy 67.16644 95.454568)
+        (xy 67.159963 95.453426)
+        (xy 67.159961 95.453425)
+        (xy 67.128133 95.447813)
+        (xy 67.121731 95.446394)
+        (xy 67.090498 95.438025)
+        (xy 67.090493 95.438024)
+        (xy 67.084143 95.436323)
+        (xy 67.07946 95.436732)
+        (xy 67.053461 95.429265)
+        (xy 67.030823 95.411535)
+        (xy 67.012719 95.390643)
+        (xy 67.003018 95.379447)
+        (xy 66.998496 95.376541)
+        (xy 66.998494 95.376539)
+        (xy 66.887602 95.305272)
+        (xy 66.887599 95.30527)
+        (xy 66.883081 95.302367)
+        (xy 66.877925 95.300853)
+        (xy 66.877923 95.300852)
+        (xy 66.751447 95.263715)
+        (xy 66.751442 95.263714)
+        (xy 66.746285 95.2622)
+        (xy 66.603715 95.2622)
+        (xy 66.598558 95.263714)
+        (xy 66.598552 95.263715)
+        (xy 66.472076 95.300852)
+        (xy 66.472071 95.300854)
+        (xy 66.466919 95.302367)
+        (xy 66.462403 95.305269)
+        (xy 66.462397 95.305272)
+        (xy 66.351505 95.376539)
+        (xy 66.351499 95.376543)
+        (xy 66.346982 95.379447)
+        (xy 66.343461 95.383509)
+        (xy 66.34346 95.383511)
+        (xy 66.25714 95.483128)
+        (xy 66.257136 95.483133)
+        (xy 66.253618 95.487194)
+        (xy 66.251385 95.492082)
+        (xy 66.251382 95.492088)
+        (xy 66.196626 95.611987)
+        (xy 66.196624 95.611993)
+        (xy 66.194392 95.616881)
+        (xy 66.193627 95.622195)
+        (xy 66.193626 95.622202)
+        (xy 66.176192 95.743462)
+        (xy 66.174102 95.758)
+        (xy 66.174867 95.763321)
+        (xy 66.193626 95.893797)
+        (xy 66.193627 95.893802)
+        (xy 66.194392 95.899119)
+        (xy 66.196624 95.904008)
+        (xy 66.196626 95.904012)
+        (xy 66.251382 96.023911)
+        (xy 66.251383 96.023913)
+        (xy 66.253618 96.028806)
+        (xy 66.257138 96.032869)
+        (xy 66.25714 96.032871)
+        (xy 66.28565 96.065773)
+        (xy 66.346982 96.136553)
+        (xy 66.351504 96.139459)
+        (xy 66.351505 96.13946)
+        (xy 66.462397 96.210727)
+        (xy 66.466919 96.213633)
+        (xy 66.603715 96.2538)
+        (xy 66.740904 96.2538)
+        (xy 66.746285 96.2538)
+        (xy 66.883081 96.213633)
+        (xy 66.940967 96.17643)
+        (xy 66.989662 96.164923)
+        (xy 67.034798 96.186518)
+        (xy 67.477974 96.629694)
+        (xy 67.494276 96.65409)
+        (xy 67.5 96.682868)
+        (xy 67.5 96.878104)
+        (xy 67.487326 96.919884)
+        (xy 67.453575 96.947581)
+        (xy 67.413163 96.951558)
+        (xy 67.413112 96.952083)
+        (xy 67.410475 96.951823)
+        (xy 67.410124 96.951857)
+        (xy 67.409857 96.951804)
+        (xy 67.409434 96.95172)
+        (xy 67.409429 96.951719)
+        (xy 67.405812 96.951)
+        (xy 66.968188 96.951)
+        (xy 66.964563 96.95172)
+        (xy 66.964563 96.951721)
+        (xy 66.919738 96.960637)
+        (xy 66.919736 96.960637)
+        (xy 66.912475 96.962082)
+        (xy 66.906321 96.966193)
+        (xy 66.906313 96.966197)
+        (xy 66.903776 96.967893)
+        (xy 66.862 96.980565)
+        (xy 66.820224 96.967893)
+        (xy 66.817686 96.966197)
+        (xy 66.817679 96.966194)
+        (xy 66.811525 96.962082)
+        (xy 66.804261 96.960637)
+        (xy 66.77838 96.955489)
+        (xy 66.755812 96.951)
+        (xy 66.318188 96.951)
+        (xy 66.314563 96.95172)
+        (xy 66.314563 96.951721)
+        (xy 66.269738 96.960637)
+        (xy 66.269736 96.960637)
+        (xy 66.262475 96.962082)
+        (xy 66.256322 96.966193)
+        (xy 66.256313 96.966197)
+        (xy 66.253324 96.968195)
+        (xy 66.211549 96.980866)
+        (xy 66.169774 96.968195)
+        (xy 66.16749 96.966669)
+        (xy 66.154063 96.961107)
+        (xy 66.109386 96.952221)
+        (xy 66.102066 96.9515)
+        (xy 66.023902 96.9515)
+        (xy 66.016092 96.953592)
+        (xy 66.014 96.961402)
+        (xy 66.014 98.322598)
+        (xy 66.016092 98.330407)
+        (xy 66.023902 98.3325)
+        (xy 66.102066 98.3325)
+        (xy 66.109386 98.331778)
+        (xy 66.129129 98.327852)
+        (xy 66.172578 98.332131)
+        (xy 66.206327 98.359828)
+        (xy 66.219 98.401607)
+        (xy 66.219 98.908131)
+        (xy 66.213276 98.936909)
+        (xy 66.196974 98.961306)
+        (xy 66.081282 99.076996)
+        (xy 66.076448 99.081426)
+        (xy 66.051678 99.102211)
+        (xy 66.051673 99.102215)
+        (xy 66.04664 99.10644)
+        (xy 66.043355 99.112129)
+        (xy 66.043352 99.112133)
+        (xy 66.027189 99.140128)
+        (xy 66.023667 99.145655)
+        (xy 66.005122 99.172142)
+        (xy 66.005119 99.172147)
+        (xy 66.001348 99.177534)
+        (xy 65.999644 99.183888)
+        (xy 65.996867 99.189846)
+        (xy 65.99686 99.189842)
+        (xy 65.996099 99.191678)
+        (xy 65.996106 99.191681)
+        (xy 65.993854 99.197866)
+        (xy 65.990568 99.20356)
+        (xy 65.989426 99.210032)
+        (xy 65.989425 99.210037)
+        (xy 65.983813 99.241865)
+        (xy 65.982394 99.248266)
+        (xy 65.974025 99.279499)
+        (xy 65.974024 99.279507)
+        (xy 65.972323 99.285857)
+        (xy 65.972896 99.292408)
+        (xy 65.972896 99.29241)
+        (xy 65.975714 99.324616)
+        (xy 65.976 99.33117)
+        (xy 65.976 99.746888)
+        (xy 65.964228 99.787285)
+        (xy 65.941339 99.807365)
+        (xy 65.942571 99.809124)
+        (xy 65.937183 99.812896)
+        (xy 65.931218 99.815678)
+        (xy 65.926565 99.82033)
+        (xy 65.926562 99.820333)
+        (xy 65.853333 99.893562)
+        (xy 65.85333 99.893565)
+        (xy 65.848678 99.898218)
+        (xy 65.845898 99.904179)
+        (xy 65.845895 99.904184)
+        (xy 65.801779 99.998793)
+        (xy 65.799347 100.004009)
+        (xy 65.798596 100.009711)
+        (xy 65.798596 100.009712)
+        (xy 65.793321 100.049781)
+        (xy 65.793 100.052217)
+        (xy 65.793 100.054673)
+        (xy 65.793 100.054674)
+        (xy 65.793 100.407323)
+        (xy 65.793 100.407338)
+        (xy 65.793001 100.409782)
+        (xy 65.79332 100.412207)
+        (xy 65.793321 100.412218)
+        (xy 65.798595 100.452283)
+        (xy 65.798596 100.452286)
+        (xy 65.799347 100.457991)
+        (xy 65.801779 100.463206)
+        (xy 65.80178 100.463209)
+        (xy 65.845895 100.557815)
+        (xy 65.845896 100.557817)
+        (xy 65.848678 100.563782)
+        (xy 65.931218 100.646322)
+        (xy 65.937185 100.649104)
+        (xy 65.938047 100.649708)
+        (xy 65.966297 100.687653)
+        (xy 65.966299 100.73496)
+        (xy 65.938052 100.772907)
+        (xy 65.926854 100.780748)
+        (xy 65.853749 100.853853)
+        (xy 65.846311 100.864475)
+        (xy 65.802268 100.958926)
+        (xy 65.799086 100.969843)
+        (xy 65.79382 101.00984)
+        (xy 65.7935 101.014734)
+        (xy 65.7935 101.054098)
+        (xy 65.795592 101.061907)
+        (xy 65.803402 101.064)
+        (xy 66.3458 101.064)
+        (xy 66.3834 101.074075)
+        (xy 66.410925 101.1016)
+        (xy 66.421 101.1392)
+        (xy 66.421 101.651598)
+        (xy 66.423092 101.659407)
+        (xy 66.430902 101.6615)
+        (xy 66.500266 101.6615)
+        (xy 66.505159 101.661179)
+        (xy 66.545156 101.655913)
+        (xy 66.556073 101.652731)
+        (xy 66.650524 101.608688)
+        (xy 66.661146 101.60125)
+        (xy 66.73425 101.528146)
+        (xy 66.741688 101.517524)
+        (xy 66.785731 101.423073)
+        (xy 66.788913 101.412156)
+        (xy 66.790943 101.396742)
+        (xy 66.808317 101.357719)
+        (xy 66.844142 101.334454)
+        (xy 66.886858 101.334454)
+        (xy 66.922683 101.357719)
+        (xy 66.940057 101.396742)
+        (xy 66.942086 101.412156)
+        (xy 66.945268 101.423073)
+        (xy 66.989311 101.517524)
+        (xy 66.996749 101.528146)
+        (xy 67.069853 101.60125)
+        (xy 67.080475 101.608688)
+        (xy 67.174926 101.652731)
+        (xy 67.185843 101.655913)
+        (xy 67.22584 101.661179)
+        (xy 67.230734 101.6615)
+        (xy 67.300098 101.6615)
+        (xy 67.307907 101.659407)
+        (xy 67.31 101.651598)
+        (xy 67.31 101.1392)
+        (xy 67.320075 101.1016)
+        (xy 67.3476 101.074075)
+        (xy 67.3852 101.064)
+        (xy 67.4888 101.064)
+        (xy 67.5264 101.074075)
+        (xy 67.553925 101.1016)
+        (xy 67.564 101.1392)
+        (xy 67.564 101.651598)
+        (xy 67.566092 101.659407)
+        (xy 67.573902 101.6615)
+        (xy 67.643266 101.6615)
+        (xy 67.648159 101.661179)
+        (xy 67.688156 101.655913)
+        (xy 67.699073 101.652731)
+        (xy 67.793524 101.608688)
+        (xy 67.804146 101.60125)
+        (xy 67.87725 101.528146)
+        (xy 67.884688 101.517524)
+        (xy 67.928731 101.423073)
+        (xy 67.931913 101.412156)
+        (xy 67.937179 101.372159)
+        (xy 67.9375 101.367266)
+        (xy 67.9375 101.297571)
+        (xy 67.950173 101.255792)
+        (xy 67.983922 101.228095)
+        (xy 68.027371 101.223816)
+        (xy 68.065874 101.244397)
+        (xy 68.190183 101.368706)
+        (xy 68.209082 101.407023)
+        (xy 68.209985 101.406761)
+        (xy 68.211475 101.411875)
+        (xy 68.211565 101.412056)
+        (xy 68.211595 101.412284)
+        (xy 68.211596 101.412288)
+        (xy 68.212347 101.417991)
+        (xy 68.221106 101.436775)
+        (xy 68.258895 101.517815)
+        (xy 68.258896 101.517817)
+        (xy 68.261678 101.523782)
+        (xy 68.344218 101.606322)
+        (xy 68.450009 101.655653)
+        (xy 68.498217 101.662)
+        (xy 68.915782 101.661999)
+        (xy 68.963991 101.655653)
+        (xy 69.069782 101.606322)
+        (xy 69.076616 101.599487)
+        (xy 69.110328 101.580023)
+        (xy 69.149254 101.580023)
+        (xy 69.182965 101.599487)
+        (xy 69.305743 101.722265)
+        (xy 69.315525 101.73431)
+        (xy 69.32444 101.747956)
+        (xy 69.352304 101.769643)
+        (xy 69.35929 101.775813)
+        (xy 69.361591 101.778114)
+        (xy 69.36412 101.779919)
+        (xy 69.364124 101.779923)
+        (xy 69.37962 101.790986)
+        (xy 69.382113 101.792845)
+        (xy 69.419994 101.822329)
+        (xy 69.419998 101.822331)
+        (xy 69.424915 101.826158)
+        (xy 69.430704 101.828145)
+        (xy 69.431255 101.828489)
+        (xy 69.433547 101.829669)
+        (xy 69.434147 101.829917)
+        (xy 69.43913 101.833475)
+        (xy 69.467071 101.841793)
+        (xy 69.491104 101.848948)
+        (xy 69.494065 101.849897)
+        (xy 69.504023 101.853315)
+        (xy 69.545339 101.8675)
+        (xy 69.551459 101.8675)
+        (xy 69.552087 101.867645)
+        (xy 69.554648 101.868018)
+        (xy 69.555293 101.868058)
+        (xy 69.561159 101.869805)
+        (xy 69.615336 101.867564)
+        (xy 69.618445 101.8675)
+        (xy 69.67477 101.8675)
+        (xy 69.714062 101.878581)
+        (xy 69.741773 101.908559)
+        (xy 69.764563 101.953286)
+        (xy 69.764565 101.953289)
+        (xy 69.767254 101.958566)
+        (xy 69.860434 102.051746)
+        (xy 69.865709 102.054434)
+        (xy 69.865715 102.054438)
+        (xy 69.93544 102.089965)
+        (xy 69.965419 102.117676)
+        (xy 69.9765 102.156968)
+        (xy 69.9765 102.27112)
+        (xy 69.971758 102.2974)
+        (xy 69.958132 102.320366)
+        (xy 69.94014 102.341128)
+        (xy 69.940136 102.341133)
+        (xy 69.936618 102.345194)
+        (xy 69.934385 102.350082)
+        (xy 69.934382 102.350088)
+        (xy 69.879626 102.469987)
+        (xy 69.879624 102.469993)
+        (xy 69.877392 102.474881)
+        (xy 69.876627 102.480195)
+        (xy 69.876626 102.480202)
+        (xy 69.858594 102.605625)
+        (xy 69.857102 102.616)
+        (xy 69.857867 102.621321)
+        (xy 69.876626 102.751797)
+        (xy 69.876627 102.751802)
+        (xy 69.877392 102.757119)
+        (xy 69.879624 102.762008)
+        (xy 69.879626 102.762012)
+        (xy 69.934382 102.881911)
+        (xy 69.934383 102.881913)
+        (xy 69.936618 102.886806)
+        (xy 69.940138 102.890869)
+        (xy 69.94014 102.890871)
+        (xy 69.951948 102.904498)
+        (xy 70.029982 102.994553)
+        (xy 70.034504 102.997459)
+        (xy 70.034505 102.99746)
+        (xy 70.145397 103.068727)
+        (xy 70.149919 103.071633)
+        (xy 70.286715 103.1118)
+        (xy 70.423904 103.1118)
+        (xy 70.429285 103.1118)
+        (xy 70.566081 103.071633)
+        (xy 70.686018 102.994553)
+        (xy 70.715999 102.959954)
+        (xy 70.741592 102.940795)
+        (xy 70.772831 102.934)
+        (xy 72.862132 102.934)
+        (xy 72.89091 102.939724)
+        (xy 72.915306 102.956026)
+        (xy 74.824995 104.865715)
+        (xy 74.829427 104.870551)
+        (xy 74.849643 104.894644)
+        (xy 74.85444 104.90036)
+        (xy 74.888134 104.919813)
+        (xy 74.893658 104.923332)
+        (xy 74.925534 104.945652)
+        (xy 74.931886 104.947353)
+        (xy 74.937852 104.950136)
+        (xy 74.937848 104.950144)
+        (xy 74.939678 104.950902)
+        (xy 74.939682 104.950893)
+        (xy 74.945861 104.953142)
+        (xy 74.95156 104.956432)
+        (xy 74.989882 104.963188)
+        (xy 74.996275 104.964606)
+        (xy 75.033857 104.974677)
+        (xy 75.072616 104.971285)
+        (xy 75.07917 104.971)
+        (xy 76.29585 104.971)
+        (xy 76.340647 104.985799)
+        (xy 76.367812 105.024371)
+        (xy 76.375515 105.049767)
+        (xy 76.375518 105.049775)
+        (xy 76.376588 105.053301)
+        (xy 76.473252 105.234147)
+        (xy 76.475596 105.237003)
+        (xy 76.475598 105.237006)
+        (xy 76.595088 105.382605)
+        (xy 76.60334 105.39266)
+        (xy 76.636136 105.419575)
+        (xy 76.713624 105.483168)
+        (xy 76.761853 105.522748)
+        (xy 76.942699 105.619412)
+        (xy 77.138928 105.678938)
+        (xy 77.343 105.699037)
+        (xy 77.547072 105.678938)
+        (xy 77.743301 105.619412)
+        (xy 77.924147 105.522748)
+        (xy 78.08266 105.39266)
+        (xy 78.212748 105.234147)
+        (xy 78.309412 105.053301)
+        (xy 78.368938 104.857072)
+        (xy 78.389037 104.653)
+        (xy 78.368938 104.448928)
+        (xy 78.328918 104.317)
+        (xy 88.094566 104.317)
+        (xy 88.11427 104.567363)
+        (xy 88.114957 104.570226)
+        (xy 88.114959 104.570236)
+        (xy 88.172205 104.80868)
+        (xy 88.172897 104.811561)
+        (xy 88.174028 104.814293)
+        (xy 88.174029 104.814294)
+        (xy 88.261045 105.024371)
+        (xy 88.269003 105.043582)
+        (xy 88.27054 105.04609)
+        (xy 88.270542 105.046094)
+        (xy 88.366403 105.202525)
+        (xy 88.400222 105.257712)
+        (xy 88.402136 105.259953)
+        (xy 88.402139 105.259957)
+        (xy 88.517479 105.395003)
+        (xy 88.563322 105.448678)
+        (xy 88.565562 105.450591)
+        (xy 88.750522 105.608562)
+        (xy 88.754288 105.611778)
+        (xy 88.968418 105.742997)
+        (xy 89.200439 105.839103)
+        (xy 89.444637 105.89773)
+        (xy 89.632308 105.9125)
+        (xy 89.756212 105.9125)
+        (xy 89.757692 105.9125)
+        (xy 89.945363 105.89773)
+        (xy 90.189561 105.839103)
+        (xy 90.421582 105.742997)
+        (xy 90.635712 105.611778)
+        (xy 90.826678 105.448678)
+        (xy 90.989778 105.257712)
+        (xy 91.120997 105.043582)
+        (xy 91.217103 104.811561)
+        (xy 91.27573 104.567363)
+        (xy 91.295434 104.317)
+        (xy 91.27573 104.066637)
+        (xy 91.217103 103.822439)
+        (xy 91.120997 103.590418)
+        (xy 90.989778 103.376288)
+        (xy 90.982722 103.368027)
+        (xy 90.828591 103.187562)
+        (xy 90.826678 103.185322)
+        (xy 90.818111 103.178005)
+        (xy 90.637957 103.024139)
+        (xy 90.637953 103.024136)
+        (xy 90.635712 103.022222)
+        (xy 90.610001 103.006466)
+        (xy 90.424094 102.892542)
+        (xy 90.42409 102.89254)
+        (xy 90.421582 102.891003)
+        (xy 90.39665 102.880676)
+        (xy 90.387775 102.877)
+        (xy 92.768389 102.877)
+        (xy 92.768751 102.880675)
+        (xy 92.768751 102.880676)
+        (xy 92.786369 103.059563)
+        (xy 92.786789 103.063821)
+        (xy 92.787859 103.06735)
+        (xy 92.78786 103.067352)
+        (xy 92.801343 103.1118)
+        (xy 92.841283 103.243462)
+        (xy 92.843019 103.246711)
+        (xy 92.843023 103.246719)
+        (xy 92.919437 103.389678)
+        (xy 92.929776 103.40902)
+        (xy 93.048867 103.554133)
+        (xy 93.19398 103.673224)
+        (xy 93.23472 103.695)
+        (xy 93.35628 103.759976)
+        (xy 93.356283 103.759977)
+        (xy 93.359538 103.761717)
+        (xy 93.539179 103.816211)
+        (xy 93.698495 103.831902)
+        (xy 93.717227 103.833747)
+        (xy 93.726 103.834611)
+        (xy 93.734773 103.833747)
+        (xy 93.753505 103.831902)
+        (xy 93.912821 103.816211)
+        (xy 94.092462 103.761717)
+        (xy 94.25802 103.673224)
+        (xy 94.305121 103.634569)
+        (xy 95.651268 103.634569)
+        (xy 95.656004 103.641412)
+        (xy 95.691401 103.670461)
+        (xy 95.697521 103.67455)
+        (xy 95.856467 103.759508)
+        (xy 95.863268 103.762326)
+        (xy 96.035742 103.814645)
+        (xy 96.042952 103.81608)
+        (xy 96.222325 103.833747)
+        (xy 96.229675 103.833747)
+        (xy 96.409047 103.81608)
+        (xy 96.416257 103.814645)
+        (xy 96.588731 103.762326)
+        (xy 96.595532 103.759508)
+        (xy 96.75448 103.674549)
+        (xy 96.760597 103.670462)
+        (xy 96.795993 103.641412)
+        (xy 96.80073 103.634568)
+        (xy 96.796685 103.62729)
+        (xy 96.233 103.063605)
+        (xy 96.226 103.059563)
+        (xy 96.218999 103.063605)
+        (xy 95.655314 103.627289)
+        (xy 95.651268 103.634569)
+        (xy 94.305121 103.634569)
+        (xy 94.403133 103.554133)
+        (xy 94.522224 103.40902)
+        (xy 94.610717 103.243462)
+        (xy 94.665211 103.063821)
+        (xy 94.683249 102.880675)
+        (xy 95.269253 102.880675)
+        (xy 95.286919 103.060047)
+        (xy 95.288354 103.067257)
+        (xy 95.340673 103.239731)
+        (xy 95.343491 103.246532)
+        (xy 95.428449 103.405478)
+        (xy 95.432538 103.411598)
+        (xy 95.461586 103.446994)
+        (xy 95.46843 103.45173)
+        (xy 95.475709 103.447684)
+        (xy 96.039394 102.884)
+        (xy 96.043436 102.877)
+        (xy 96.408563 102.877)
+        (xy 96.412605 102.884)
+        (xy 96.97629 103.447685)
+        (xy 96.983568 103.45173)
+        (xy 96.990412 103.446993)
+        (xy 97.019462 103.411597)
+        (xy 97.023549 103.40548)
+        (xy 97.108508 103.246532)
+        (xy 97.111326 103.239731)
+        (xy 97.163645 103.067257)
+        (xy 97.16508 103.060047)
+        (xy 97.182747 102.880675)
+        (xy 97.182747 102.873325)
+        (xy 97.18242 102.87)
+        (xy 97.848389 102.87)
+        (xy 97.848751 102.873676)
+        (xy 97.861829 103.006466)
+        (xy 97.866789 103.056821)
+        (xy 97.867859 103.06035)
+        (xy 97.86786 103.060352)
+        (xy 97.881393 103.104963)
+        (xy 97.921283 103.236462)
+        (xy 97.923019 103.239711)
+        (xy 97.923023 103.239719)
+        (xy 98.008034 103.398761)
+        (xy 98.009776 103.40202)
+        (xy 98.025977 103.421761)
+        (xy 98.10324 103.515907)
+        (xy 98.128867 103.547133)
+        (xy 98.27398 103.666224)
+        (xy 98.315332 103.688327)
+        (xy 98.43628 103.752976)
+        (xy 98.436283 103.752977)
+        (xy 98.439538 103.754717)
+        (xy 98.619179 103.809211)
+        (xy 98.806 103.827611)
+        (xy 98.992821 103.809211)
+        (xy 99.172462 103.754717)
+        (xy 99.33802 103.666224)
+        (xy 99.483133 103.547133)
+        (xy 99.602224 103.40202)
+        (xy 99.690717 103.236462)
+        (xy 99.745211 103.056821)
+        (xy 99.763611 102.87)
+        (xy 100.348389 102.87)
+        (xy 100.348751 102.873676)
+        (xy 100.361829 103.006466)
+        (xy 100.366789 103.056821)
+        (xy 100.367859 103.06035)
+        (xy 100.36786 103.060352)
+        (xy 100.381393 103.104963)
+        (xy 100.421283 103.236462)
+        (xy 100.423019 103.239711)
+        (xy 100.423023 103.239719)
+        (xy 100.508034 103.398761)
+        (xy 100.509776 103.40202)
+        (xy 100.525977 103.421761)
+        (xy 100.60324 103.515907)
+        (xy 100.628867 103.547133)
+        (xy 100.77398 103.666224)
+        (xy 100.815332 103.688327)
+        (xy 100.93628 103.752976)
+        (xy 100.936283 103.752977)
+        (xy 100.939538 103.754717)
+        (xy 101.119179 103.809211)
+        (xy 101.306 103.827611)
+        (xy 101.492821 103.809211)
+        (xy 101.672462 103.754717)
+        (xy 101.83802 103.666224)
+        (xy 101.983133 103.547133)
+        (xy 102.102224 103.40202)
+        (xy 102.190717 103.236462)
+        (xy 102.245211 103.056821)
+        (xy 102.263611 102.87)
+        (xy 102.245211 102.683179)
+        (xy 102.190717 102.503538)
+        (xy 102.18654 102.495724)
+        (xy 102.121305 102.373678)
+        (xy 102.102224 102.33798)
+        (xy 101.983133 102.192867)
+        (xy 101.83802 102.073776)
+        (xy 101.820715 102.064526)
+        (xy 101.675719 101.987023)
+        (xy 101.675711 101.987019)
+        (xy 101.672462 101.985283)
+        (xy 101.521056 101.939354)
+        (xy 101.496352 101.93186)
+        (xy 101.49635 101.931859)
+        (xy 101.492821 101.930789)
+        (xy 101.48915 101.930427)
+        (xy 101.489148 101.930427)
+        (xy 101.309676 101.912751)
+        (xy 101.306 101.912389)
+        (xy 101.302324 101.912751)
+        (xy 101.122851 101.930427)
+        (xy 101.122847 101.930427)
+        (xy 101.119179 101.930789)
+        (xy 101.115651 101.931859)
+        (xy 101.115647 101.93186)
+        (xy 100.943068 101.984212)
+        (xy 100.943066 101.984212)
+        (xy 100.939538 101.985283)
+        (xy 100.936292 101.987018)
+        (xy 100.93628 101.987023)
+        (xy 100.777238 102.072034)
+        (xy 100.777233 102.072036)
+        (xy 100.77398 102.073776)
+        (xy 100.771127 102.076117)
+        (xy 100.771123 102.07612)
+        (xy 100.631722 102.190523)
+        (xy 100.631716 102.190528)
+        (xy 100.628867 102.192867)
+        (xy 100.626528 102.195716)
+        (xy 100.626523 102.195722)
+        (xy 100.51212 102.335123)
+        (xy 100.512117 102.335127)
+        (xy 100.509776 102.33798)
+        (xy 100.508036 102.341233)
+        (xy 100.508034 102.341238)
+        (xy 100.423023 102.50028)
+        (xy 100.423018 102.500292)
+        (xy 100.421283 102.503538)
+        (xy 100.420212 102.507066)
+        (xy 100.420212 102.507068)
+        (xy 100.371111 102.668932)
+        (xy 100.366789 102.683179)
+        (xy 100.366427 102.686847)
+        (xy 100.366427 102.686851)
+        (xy 100.349435 102.859384)
+        (xy 100.348389 102.87)
+        (xy 99.763611 102.87)
+        (xy 99.745211 102.683179)
+        (xy 99.690717 102.503538)
+        (xy 99.68654 102.495724)
+        (xy 99.621305 102.373678)
+        (xy 99.602224 102.33798)
+        (xy 99.483133 102.192867)
+        (xy 99.33802 102.073776)
+        (xy 99.320715 102.064526)
+        (xy 99.175719 101.987023)
+        (xy 99.175711 101.987019)
+        (xy 99.172462 101.985283)
+        (xy 99.021056 101.939354)
+        (xy 98.996352 101.93186)
+        (xy 98.99635 101.931859)
+        (xy 98.992821 101.930789)
+        (xy 98.98915 101.930427)
+        (xy 98.989148 101.930427)
+        (xy 98.809676 101.912751)
+        (xy 98.806 101.912389)
+        (xy 98.802324 101.912751)
+        (xy 98.622851 101.930427)
+        (xy 98.622847 101.930427)
+        (xy 98.619179 101.930789)
+        (xy 98.615651 101.931859)
+        (xy 98.615647 101.93186)
+        (xy 98.443068 101.984212)
+        (xy 98.443066 101.984212)
+        (xy 98.439538 101.985283)
+        (xy 98.436292 101.987018)
+        (xy 98.43628 101.987023)
+        (xy 98.277238 102.072034)
+        (xy 98.277233 102.072036)
+        (xy 98.27398 102.073776)
+        (xy 98.271127 102.076117)
+        (xy 98.271123 102.07612)
+        (xy 98.131722 102.190523)
+        (xy 98.131716 102.190528)
+        (xy 98.128867 102.192867)
+        (xy 98.126528 102.195716)
+        (xy 98.126523 102.195722)
+        (xy 98.01212 102.335123)
+        (xy 98.012117 102.335127)
+        (xy 98.009776 102.33798)
+        (xy 98.008036 102.341233)
+        (xy 98.008034 102.341238)
+        (xy 97.923023 102.50028)
+        (xy 97.923018 102.500292)
+        (xy 97.921283 102.503538)
+        (xy 97.920212 102.507066)
+        (xy 97.920212 102.507068)
+        (xy 97.871111 102.668932)
+        (xy 97.866789 102.683179)
+        (xy 97.866427 102.686847)
+        (xy 97.866427 102.686851)
+        (xy 97.849435 102.859384)
+        (xy 97.848389 102.87)
+        (xy 97.18242 102.87)
+        (xy 97.16508 102.693952)
+        (xy 97.163645 102.686742)
+        (xy 97.111326 102.514268)
+        (xy 97.108508 102.507467)
+        (xy 97.02355 102.348521)
+        (xy 97.019461 102.342401)
+        (xy 96.990412 102.307004)
+        (xy 96.983569 102.302268)
+        (xy 96.976289 102.306314)
+        (xy 96.412605 102.869999)
+        (xy 96.408563 102.877)
+        (xy 96.043436 102.877)
+        (xy 96.039394 102.869999)
+        (xy 95.475709 102.306314)
+        (xy 95.46843 102.302269)
+        (xy 95.461585 102.307006)
+        (xy 95.432538 102.3424)
+        (xy 95.428448 102.348523)
+        (xy 95.343491 102.507467)
+        (xy 95.340673 102.514268)
+        (xy 95.288354 102.686742)
+        (xy 95.286919 102.693952)
+        (xy 95.269253 102.873325)
+        (xy 95.269253 102.880675)
+        (xy 94.683249 102.880675)
+        (xy 94.683611 102.877)
+        (xy 94.682921 102.869999)
+        (xy 94.68123 102.85283)
+        (xy 94.665211 102.690179)
+        (xy 94.610717 102.510538)
+        (xy 94.608862 102.507068)
+        (xy 94.553241 102.403008)
+        (xy 94.522224 102.34498)
+        (xy 94.519153 102.341238)
+        (xy 94.405476 102.202722)
+        (xy 94.403133 102.199867)
+        (xy 94.394603 102.192867)
+        (xy 94.30512 102.11943)
+        (xy 95.651269 102.11943)
+        (xy 95.655314 102.126709)
+        (xy 96.218999 102.690394)
+        (xy 96.226 102.694436)
+        (xy 96.233 102.690394)
+        (xy 96.796684 102.126709)
+        (xy 96.80073 102.11943)
+        (xy 96.795994 102.112586)
+        (xy 96.760598 102.083538)
+        (xy 96.754478 102.079449)
+        (xy 96.595532 101.994491)
+        (xy 96.588731 101.991673)
+        (xy 96.416257 101.939354)
+        (xy 96.409047 101.937919)
+        (xy 96.229675 101.920253)
+        (xy 96.222325 101.920253)
+        (xy 96.042952 101.937919)
+        (xy 96.035742 101.939354)
+        (xy 95.863268 101.991673)
+        (xy 95.856467 101.994491)
+        (xy 95.697523 102.079448)
+        (xy 95.6914 102.083538)
+        (xy 95.656006 102.112585)
+        (xy 95.651269 102.11943)
+        (xy 94.30512 102.11943)
+        (xy 94.294708 102.110885)
+        (xy 94.25802 102.080776)
+        (xy 94.227619 102.064526)
+        (xy 94.095719 101.994023)
+        (xy 94.095711 101.994019)
+        (xy 94.092462 101.992283)
+        (xy 93.912821 101.937789)
+        (xy 93.90915 101.937427)
+        (xy 93.909148 101.937427)
+        (xy 93.729676 101.919751)
+        (xy 93.726 101.919389)
+        (xy 93.722324 101.919751)
+        (xy 93.542851 101.937427)
+        (xy 93.542847 101.937427)
+        (xy 93.539179 101.937789)
+        (xy 93.535651 101.938859)
+        (xy 93.535647 101.93886)
+        (xy 93.363068 101.991212)
+        (xy 93.363066 101.991212)
+        (xy 93.359538 101.992283)
+        (xy 93.356292 101.994018)
+        (xy 93.35628 101.994023)
+        (xy 93.197238 102.079034)
+        (xy 93.197233 102.079036)
+        (xy 93.19398 102.080776)
+        (xy 93.191127 102.083117)
+        (xy 93.191123 102.08312)
+        (xy 93.051722 102.197523)
+        (xy 93.051716 102.197528)
+        (xy 93.048867 102.199867)
+        (xy 93.046528 102.202716)
+        (xy 93.046523 102.202722)
+        (xy 92.932121 102.342122)
+        (xy 92.929776 102.34498)
+        (xy 92.928036 102.348233)
+        (xy 92.928034 102.348238)
+        (xy 92.843023 102.50728)
+        (xy 92.843018 102.507292)
+        (xy 92.841283 102.510538)
+        (xy 92.840212 102.514066)
+        (xy 92.840212 102.514068)
+        (xy 92.788059 102.685993)
+        (xy 92.786789 102.690179)
+        (xy 92.786427 102.693847)
+        (xy 92.786427 102.693851)
+        (xy 92.769078 102.87)
+        (xy 92.768389 102.877)
+        (xy 90.387775 102.877)
+        (xy 90.192294 102.796029)
+        (xy 90.192293 102.796028)
+        (xy 90.189561 102.794897)
+        (xy 90.186683 102.794206)
+        (xy 90.18668 102.794205)
+        (xy 89.948236 102.736959)
+        (xy 89.948226 102.736957)
+        (xy 89.945363 102.73627)
+        (xy 89.942416 102.736038)
+        (xy 89.759169 102.721616)
+        (xy 89.759162 102.721615)
+        (xy 89.757692 102.7215)
+        (xy 89.632308 102.7215)
+        (xy 89.630838 102.721615)
+        (xy 89.63083 102.721616)
+        (xy 89.447583 102.736038)
+        (xy 89.447581 102.736038)
+        (xy 89.444637 102.73627)
+        (xy 89.441775 102.736957)
+        (xy 89.441763 102.736959)
+        (xy 89.203319 102.794205)
+        (xy 89.203312 102.794207)
+        (xy 89.200439 102.794897)
+        (xy 89.19771 102.796027)
+        (xy 89.197705 102.796029)
+        (xy 88.97114 102.889875)
+        (xy 88.971134 102.889877)
+        (xy 88.968418 102.891003)
+        (xy 88.965914 102.892537)
+        (xy 88.965905 102.892542)
+        (xy 88.756803 103.02068)
+        (xy 88.756795 103.020685)
+        (xy 88.754288 103.022222)
+        (xy 88.752051 103.024131)
+        (xy 88.752042 103.024139)
+        (xy 88.565562 103.183408)
+        (xy 88.565556 103.183413)
+        (xy 88.563322 103.185322)
+        (xy 88.561413 103.187556)
+        (xy 88.561408 103.187562)
+        (xy 88.402139 103.374042)
+        (xy 88.402131 103.374051)
+        (xy 88.400222 103.376288)
+        (xy 88.398685 103.378795)
+        (xy 88.39868 103.378803)
+        (xy 88.270542 103.587905)
+        (xy 88.270537 103.587914)
+        (xy 88.269003 103.590418)
+        (xy 88.267877 103.593134)
+        (xy 88.267875 103.59314)
+        (xy 88.175327 103.816572)
+        (xy 88.172897 103.822439)
+        (xy 88.172207 103.825312)
+        (xy 88.172205 103.825319)
+        (xy 88.114959 104.063763)
+        (xy 88.114957 104.063775)
+        (xy 88.11427 104.066637)
+        (xy 88.094566 104.317)
+        (xy 78.328918 104.317)
+        (xy 78.309412 104.252699)
+        (xy 78.212748 104.071853)
+        (xy 78.206938 104.064774)
+        (xy 78.085003 103.916195)
+        (xy 78.08266 103.91334)
+        (xy 78.057002 103.892283)
+        (xy 77.927006 103.785598)
+        (xy 77.927003 103.785596)
+        (xy 77.924147 103.783252)
+        (xy 77.743301 103.686588)
+        (xy 77.739774 103.685518)
+        (xy 77.739769 103.685516)
+        (xy 77.550603 103.628133)
+        (xy 77.550601 103.628132)
+        (xy 77.547072 103.627062)
+        (xy 77.543401 103.6267)
+        (xy 77.543399 103.6267)
+        (xy 77.346676 103.607325)
+        (xy 77.343 103.606963)
+        (xy 77.339324 103.607325)
+        (xy 77.1426 103.6267)
+        (xy 77.142596 103.6267)
+        (xy 77.138928 103.627062)
+        (xy 77.1354 103.628132)
+        (xy 77.135396 103.628133)
+        (xy 76.94623 103.685516)
+        (xy 76.946222 103.685519)
+        (xy 76.942699 103.686588)
+        (xy 76.939447 103.688325)
+        (xy 76.939445 103.688327)
+        (xy 76.765111 103.78151)
+        (xy 76.765106 103.781512)
+        (xy 76.761853 103.783252)
+        (xy 76.759 103.785593)
+        (xy 76.758993 103.785598)
+        (xy 76.606195 103.910996)
+        (xy 76.606189 103.911001)
+        (xy 76.60334 103.91334)
+        (xy 76.601001 103.916189)
+        (xy 76.600996 103.916195)
+        (xy 76.475598 104.068993)
+        (xy 76.475593 104.069)
+        (xy 76.473252 104.071853)
+        (xy 76.471512 104.075106)
+        (xy 76.47151 104.075111)
+        (xy 76.384721 104.237483)
+        (xy 76.376588 104.252699)
+        (xy 76.375519 104.25622)
+        (xy 76.375515 104.256232)
+        (xy 76.367812 104.281629)
+        (xy 76.340647 104.320201)
+        (xy 76.29585 104.335)
+        (xy 75.224868 104.335)
+        (xy 75.19609 104.329276)
+        (xy 75.171694 104.312974)
+        (xy 73.262004 102.403284)
+        (xy 73.257572 102.398448)
+        (xy 73.236787 102.373678)
+        (xy 73.23256 102.36864)
+        (xy 73.226867 102.365353)
+        (xy 73.226861 102.365348)
+        (xy 73.198866 102.349185)
+        (xy 73.193335 102.345662)
+        (xy 73.178283 102.335123)
+        (xy 73.161466 102.323348)
+        (xy 73.155111 102.321644)
+        (xy 73.14915 102.318865)
+        (xy 73.149153 102.318857)
+        (xy 73.147321 102.318098)
+        (xy 73.147319 102.318107)
+        (xy 73.141136 102.315856)
+        (xy 73.13544 102.312568)
+        (xy 73.128963 102.311426)
+        (xy 73.128961 102.311425)
+        (xy 73.097133 102.305813)
+        (xy 73.090731 102.304394)
+        (xy 73.059498 102.296025)
+        (xy 73.059493 102.296024)
+        (xy 73.053143 102.294323)
+        (xy 73.046591 102.294896)
+        (xy 73.046589 102.294896)
+        (xy 73.014384 102.297714)
+        (xy 73.00783 102.298)
+        (xy 72.880304 102.298)
+        (xy 72.83771 102.284774)
+        (xy 72.810099 102.249749)
+        (xy 72.807182 102.205245)
+        (xy 72.829985 102.166916)
+        (xy 72.870488 102.148243)
+        (xy 72.891619 102.145461)
+        (xy 73.000607 102.09464)
+        (xy 73.08564 102.009607)
+        (xy 73.136461 101.900619)
+        (xy 73.143 101.850952)
+        (xy 73.143 101.471048)
+        (xy 73.136461 101.421381)
+        (xy 73.132159 101.412156)
+        (xy 73.109336 101.363211)
+        (xy 73.08564 101.312393)
+        (xy 73.000607 101.22736)
+        (xy 72.972546 101.214275)
+        (xy 72.896832 101.178969)
+        (xy 72.896827 101.178967)
+        (xy 72.891619 101.176539)
+        (xy 72.885917 101.175788)
+        (xy 72.885916 101.175788)
+        (xy 72.844385 101.17032)
+        (xy 72.84438 101.170319)
+        (xy 72.841952 101.17)
+        (xy 71.587048 101.17)
+        (xy 71.58462 101.170319)
+        (xy 71.584614 101.17032)
+        (xy 71.543083 101.175788)
+        (xy 71.543081 101.175788)
+        (xy 71.537381 101.176539)
+        (xy 71.532174 101.178966)
+        (xy 71.532167 101.178969)
+        (xy 71.434354 101.22458)
+        (xy 71.434352 101.224581)
+        (xy 71.428393 101.22736)
+        (xy 71.423743 101.232009)
+        (xy 71.42374 101.232012)
+        (xy 71.398279 101.257474)
+        (xy 71.373883 101.273776)
+        (xy 71.345105 101.2795)
+        (xy 71.096341 101.2795)
+        (xy 71.062201 101.271304)
+        (xy 71.035503 101.248501)
+        (xy 71.022067 101.216063)
+        (xy 71.014822 101.17032)
+        (xy 71.008571 101.130847)
+        (xy 70.948746 101.013434)
+        (xy 70.855566 100.920254)
+        (xy 70.850289 100.917565)
+        (xy 70.743426 100.863115)
+        (xy 70.743422 100.863113)
+        (xy 70.738153 100.860429)
+        (xy 70.732311 100.859503)
+        (xy 70.732306 100.859502)
+        (xy 70.643655 100.845462)
+        (xy 70.643652 100.845461)
+        (xy 70.640737 100.845)
+        (xy 70.637783 100.845)
+        (xy 70.078218 100.845)
+        (xy 70.078205 100.845)
+        (xy 70.075264 100.845001)
+        (xy 70.07235 100.845462)
+        (xy 70.072343 100.845463)
+        (xy 69.983692 100.859503)
+        (xy 69.98369 100.859503)
+        (xy 69.977847 100.860429)
+        (xy 69.972577 100.863113)
+        (xy 69.972574 100.863115)
+        (xy 69.86571 100.917565)
+        (xy 69.865706 100.917567)
+        (xy 69.860434 100.920254)
+        (xy 69.856247 100.92444)
+        (xy 69.856247 100.924441)
+        (xy 69.774779 101.005909)
+        (xy 69.741068 101.025372)
+        (xy 69.702142 101.025372)
+        (xy 69.668431 101.005908)
+        (xy 69.617252 100.954729)
+        (xy 69.607474 100.942689)
+        (xy 69.59856 100.929044)
+        (xy 69.593649 100.925221)
+        (xy 69.593643 100.925215)
+        (xy 69.57069 100.907351)
+        (xy 69.563705 100.901182)
+        (xy 69.563614 100.901091)
+        (xy 69.563613 100.90109)
+        (xy 69.561409 100.898886)
+        (xy 69.558874 100.897076)
+        (xy 69.558867 100.89707)
+        (xy 69.543354 100.885994)
+        (xy 69.540863 100.884137)
+        (xy 69.503001 100.854668)
+        (xy 69.503 100.854667)
+        (xy 69.498085 100.850842)
+        (xy 69.492296 100.848854)
+        (xy 69.491741 100.848507)
+        (xy 69.489457 100.847331)
+        (xy 69.488848 100.847079)
+        (xy 69.48387 100.843525)
+        (xy 69.477906 100.841749)
+        (xy 69.477899 100.841746)
+        (xy 69.431892 100.828049)
+        (xy 69.428934 100.827102)
+        (xy 69.405595 100.81909)
+        (xy 69.377661 100.8095)
+        (xy 69.371543 100.8095)
+        (xy 69.370905 100.809352)
+        (xy 69.368351 100.80898)
+        (xy 69.367703 100.80894)
+        (xy 69.361841 100.807195)
+        (xy 69.355618 100.807452)
+        (xy 69.355616 100.807452)
+        (xy 69.307663 100.809436)
+        (xy 69.304555 100.8095)
+        (xy 69.134752 100.8095)
+        (xy 69.105974 100.803776)
+        (xy 69.081578 100.787474)
+        (xy 69.074437 100.780333)
+        (xy 69.069782 100.775678)
+        (xy 69.063815 100.772895)
+        (xy 69.063393 100.7726)
+        (xy 69.035144 100.734653)
+        (xy 69.035144 100.687347)
+        (xy 69.063393 100.6494)
+        (xy 69.063815 100.649104)
+        (xy 69.069782 100.646322)
+        (xy 69.152322 100.563782)
+        (xy 69.201653 100.457991)
+        (xy 69.208 100.409783)
+        (xy 69.207999 100.190746)
+        (xy 69.6925 100.190746)
+        (xy 69.692962 100.196618)
+        (xy 69.706984 100.285151)
+        (xy 69.710597 100.296271)
+        (xy 69.764976 100.402994)
+        (xy 69.771851 100.412456)
+        (xy 69.856543 100.497148)
+        (xy 69.866005 100.504023)
+        (xy 69.972728 100.558402)
+        (xy 69.983848 100.562015)
+        (xy 70.072381 100.576037)
+        (xy 70.078254 100.5765)
+        (xy 70.221098 100.5765)
+        (xy 70.228907 100.574407)
+        (xy 70.231 100.566598)
+        (xy 70.485 100.566598)
+        (xy 70.487092 100.574407)
+        (xy 70.494902 100.5765)
+        (xy 70.637746 100.5765)
+        (xy 70.643618 100.576037)
+        (xy 70.732151 100.562015)
+        (xy 70.743271 100.558402)
+        (xy 70.849994 100.504023)
+        (xy 70.859456 100.497148)
+        (xy 70.944148 100.412456)
+        (xy 70.951023 100.402994)
+        (xy 71.005402 100.296271)
+        (xy 71.009015 100.285151)
+        (xy 71.023037 100.196618)
+        (xy 71.0235 100.190746)
+        (xy 71.0235 100.072902)
+        (xy 71.021407 100.065092)
+        (xy 71.013598 100.063)
+        (xy 70.494902 100.063)
+        (xy 70.487092 100.065092)
+        (xy 70.485 100.072902)
+        (xy 70.485 100.566598)
+        (xy 70.231 100.566598)
+        (xy 70.231 100.072902)
+        (xy 70.228907 100.065092)
+        (xy 70.221098 100.063)
+        (xy 69.702402 100.063)
+        (xy 69.694592 100.065092)
+        (xy 69.6925 100.072902)
+        (xy 69.6925 100.190746)
+        (xy 69.207999 100.190746)
+        (xy 69.207999 100.052218)
+        (xy 69.201653 100.004009)
+        (xy 69.175741 99.948441)
+        (xy 71.286501 99.948441)
+        (xy 71.286821 99.953336)
+        (xy 71.292276 99.994779)
+        (xy 71.295461 100.005705)
+        (xy 71.340993 100.103349)
+        (xy 71.348431 100.113971)
+        (xy 71.424028 100.189568)
+        (xy 71.43465 100.197006)
+        (xy 71.532298 100.24254)
+        (xy 71.543215 100.245722)
+        (xy 71.584663 100.251179)
+        (xy 71.589557 100.2515)
+        (xy 72.077598 100.2515)
+        (xy 72.085407 100.249407)
+        (xy 72.0875 100.241598)
+        (xy 72.0875 100.241597)
+        (xy 72.3415 100.241597)
+        (xy 72.343592 100.249406)
+        (xy 72.351402 100.251499)
+        (xy 72.839441 100.251499)
+        (xy 72.844336 100.251178)
+        (xy 72.885779 100.245723)
+        (xy 72.896705 100.242538)
+        (xy 72.994349 100.197006)
+        (xy 73.004971 100.189568)
+        (xy 73.080568 100.113971)
+        (xy 73.088006 100.103349)
+        (xy 73.13354 100.005701)
+        (xy 73.136722 99.994784)
+        (xy 73.142179 99.953336)
+        (xy 73.1425 99.948443)
+        (xy 73.1425 99.897902)
+        (xy 73.140407 99.890092)
+        (xy 73.132598 99.888)
+        (xy 72.351402 99.888)
+        (xy 72.343592 99.890092)
+        (xy 72.3415 99.897902)
+        (xy 72.3415 100.241597)
+        (xy 72.0875 100.241597)
+        (xy 72.0875 99.897902)
+        (xy 72.085407 99.890092)
+        (xy 72.077598 99.888)
+        (xy 71.296403 99.888)
+        (xy 71.288593 99.890092)
+        (xy 71.286501 99.897902)
+        (xy 71.286501 99.948441)
+        (xy 69.175741 99.948441)
+        (xy 69.152322 99.898218)
+        (xy 69.069782 99.815678)
+        (xy 69.063815 99.812896)
+        (xy 69.058429 99.809124)
+        (xy 69.05966 99.807365)
+        (xy 69.050237 99.799098)
+        (xy 69.6925 99.799098)
+        (xy 69.694592 99.806907)
+        (xy 69.702402 99.809)
+        (xy 70.221098 99.809)
+        (xy 70.228907 99.806907)
+        (xy 70.231 99.799098)
+        (xy 70.485 99.799098)
+        (xy 70.487092 99.806907)
+        (xy 70.494902 99.809)
+        (xy 71.013598 99.809)
+        (xy 71.021407 99.806907)
+        (xy 71.0235 99.799098)
+        (xy 71.0235 99.681254)
+        (xy 71.023037 99.675381)
+        (xy 71.014915 99.624098)
+        (xy 71.2865 99.624098)
+        (xy 71.288592 99.631907)
+        (xy 71.296402 99.634)
+        (xy 72.077598 99.634)
+        (xy 72.085407 99.631907)
+        (xy 72.0875 99.624098)
+        (xy 72.3415 99.624098)
+        (xy 72.343592 99.631907)
+        (xy 72.351402 99.634)
+        (xy 73.132597 99.634)
+        (xy 73.140406 99.631907)
+        (xy 73.142499 99.624098)
+        (xy 73.142499 99.573559)
+        (xy 73.142178 99.568663)
+        (xy 73.136723 99.52722)
+        (xy 73.133538 99.516294)
+        (xy 73.088006 99.41865)
+        (xy 73.080568 99.408028)
+        (xy 73.004971 99.332431)
+        (xy 72.994349 99.324993)
+        (xy 72.896701 99.279459)
+        (xy 72.885784 99.276277)
+        (xy 72.844336 99.27082)
+        (xy 72.839443 99.2705)
+        (xy 72.351402 99.2705)
+        (xy 72.343592 99.272592)
+        (xy 72.3415 99.280402)
+        (xy 72.3415 99.624098)
+        (xy 72.0875 99.624098)
+        (xy 72.0875 99.280403)
+        (xy 72.085407 99.272593)
+        (xy 72.077598 99.270501)
+        (xy 71.589559 99.270501)
+        (xy 71.584663 99.270821)
+        (xy 71.54322 99.276276)
+        (xy 71.532294 99.279461)
+        (xy 71.43465 99.324993)
+        (xy 71.424028 99.332431)
+        (xy 71.348431 99.408028)
+        (xy 71.340993 99.41865)
+        (xy 71.295459 99.516298)
+        (xy 71.292277 99.527215)
+        (xy 71.28682 99.568663)
+        (xy 71.2865 99.573557)
+        (xy 71.2865 99.624098)
+        (xy 71.014915 99.624098)
+        (xy 71.009015 99.586848)
+        (xy 71.005402 99.575728)
+        (xy 70.951023 99.469005)
+        (xy 70.944148 99.459543)
+        (xy 70.859456 99.374851)
+        (xy 70.849994 99.367976)
+        (xy 70.743271 99.313597)
+        (xy 70.732151 99.309984)
+        (xy 70.643618 99.295962)
+        (xy 70.637746 99.2955)
+        (xy 70.494902 99.2955)
+        (xy 70.487092 99.297592)
+        (xy 70.485 99.305402)
+        (xy 70.485 99.799098)
+        (xy 70.231 99.799098)
+        (xy 70.231 99.305402)
+        (xy 70.228907 99.297592)
+        (xy 70.221098 99.2955)
+        (xy 70.078254 99.2955)
+        (xy 70.072381 99.295962)
+        (xy 69.983848 99.309984)
+        (xy 69.972728 99.313597)
+        (xy 69.866005 99.367976)
+        (xy 69.856543 99.374851)
+        (xy 69.771851 99.459543)
+        (xy 69.764976 99.469005)
+        (xy 69.710597 99.575728)
+        (xy 69.706984 99.586848)
+        (xy 69.692962 99.675381)
+        (xy 69.6925 99.681254)
+        (xy 69.6925 99.799098)
+        (xy 69.050237 99.799098)
+        (xy 69.036772 99.787285)
+        (xy 69.025 99.746888)
+        (xy 69.025 99.58517)
+        (xy 69.025286 99.578616)
+        (xy 69.025802 99.57272)
+        (xy 69.028677 99.539857)
+        (xy 69.018606 99.502275)
+        (xy 69.017187 99.495875)
+        (xy 69.010432 99.45756)
+        (xy 69.007142 99.451861)
+        (xy 69.004893 99.445682)
+        (xy 69.004902 99.445678)
+        (xy 69.004144 99.443848)
+        (xy 69.004136 99.443852)
+        (xy 69.001353 99.437886)
+        (xy 68.999652 99.431534)
+        (xy 68.99438 99.424005)
+        (xy 68.977334 99.39966)
+        (xy 68.973809 99.394127)
+        (xy 68.972688 99.392186)
+        (xy 68.95436 99.36044)
+        (xy 68.924551 99.335427)
+        (xy 68.919715 99.330995)
+        (xy 68.158026 98.569306)
+        (xy 68.141724 98.54491)
+        (xy 68.136 98.516132)
+        (xy 68.136 98.51208)
+        (xy 68.14805 98.47125)
+        (xy 68.180337 98.443505)
+        (xy 68.222515 98.437736)
+        (xy 68.261065 98.455791)
+        (xy 68.307006 98.496491)
+        (xy 68.457311 98.575377)
+        (xy 68.622126 98.616)
+        (xy 68.787323 98.616)
+        (xy 68.791874 98.616)
+        (xy 68.956689 98.575377)
+        (xy 69.106994 98.496491)
+        (xy 69.234052 98.383927)
+        (xy 69.275592 98.323746)
+        (xy 71.7365 98.323746)
+        (xy 71.736962 98.329618)
+        (xy 71.750984 98.418151)
+        (xy 71.754597 98.429271)
+        (xy 71.808976 98.535994)
+        (xy 71.815851 98.545456)
+        (xy 71.900543 98.630148)
+        (xy 71.910005 98.637023)
+        (xy 72.016728 98.691402)
+        (xy 72.027848 98.695015)
+        (xy 72.116381 98.709037)
+        (xy 72.122254 98.7095)
+        (xy 72.240098 98.7095)
+        (xy 72.247907 98.707407)
+        (xy 72.25 98.699598)
+        (xy 72.504 98.699598)
+        (xy 72.506092 98.707407)
+        (xy 72.513902 98.7095)
+        (xy 72.631746 98.7095)
+        (xy 72.637618 98.709037)
+        (xy 72.726151 98.695015)
+        (xy 72.737271 98.691402)
+        (xy 72.843994 98.637023)
+        (xy 72.853456 98.630148)
+        (xy 72.938148 98.545456)
+        (xy 72.945023 98.535994)
+        (xy 72.999402 98.429271)
+        (xy 73.003015 98.418151)
+        (xy 73.017037 98.329618)
+        (xy 73.0175 98.323746)
+        (xy 73.0175 98.180902)
+        (xy 73.015407 98.173092)
+        (xy 73.007598 98.171)
+        (xy 72.513902 98.171)
+        (xy 72.506092 98.173092)
+        (xy 72.504 98.180902)
+        (xy 72.504 98.699598)
+        (xy 72.25 98.699598)
+        (xy 72.25 98.180902)
+        (xy 72.247907 98.173092)
+        (xy 72.240098 98.171)
+        (xy 71.746402 98.171)
+        (xy 71.738592 98.173092)
+        (xy 71.7365 98.180902)
+        (xy 71.7365 98.323746)
+        (xy 69.275592 98.323746)
+        (xy 69.33048 98.244227)
+        (xy 69.390673 98.08551)
+        (xy 69.406 97.959282)
+        (xy 69.406 97.907098)
+        (xy 71.7365 97.907098)
+        (xy 71.738592 97.914907)
+        (xy 71.746402 97.917)
+        (xy 72.240098 97.917)
+        (xy 72.247907 97.914907)
+        (xy 72.25 97.907098)
+        (xy 72.504 97.907098)
+        (xy 72.506092 97.914907)
+        (xy 72.513902 97.917)
+        (xy 73.007598 97.917)
+        (xy 73.015407 97.914907)
+        (xy 73.0175 97.907098)
+        (xy 73.0175 97.764254)
+        (xy 73.017037 97.758381)
+        (xy 73.003015 97.669848)
+        (xy 72.999402 97.658728)
+        (xy 72.945023 97.552005)
+        (xy 72.938148 97.542543)
+        (xy 72.853456 97.457851)
+        (xy 72.843994 97.450976)
+        (xy 72.737271 97.396597)
+        (xy 72.726151 97.392984)
+        (xy 72.637618 97.378962)
+        (xy 72.631746 97.3785)
+        (xy 72.513902 97.3785)
+        (xy 72.506092 97.380592)
+        (xy 72.504 97.388402)
+        (xy 72.504 97.907098)
+        (xy 72.25 97.907098)
+        (xy 72.25 97.388402)
+        (xy 72.247907 97.380592)
+        (xy 72.240098 97.3785)
+        (xy 72.122254 97.3785)
+        (xy 72.116381 97.378962)
+        (xy 72.027848 97.392984)
+        (xy 72.016728 97.396597)
+        (xy 71.910005 97.450976)
+        (xy 71.900543 97.457851)
+        (xy 71.815851 97.542543)
+        (xy 71.808976 97.552005)
+        (xy 71.754597 97.658728)
+        (xy 71.750984 97.669848)
+        (xy 71.736962 97.758381)
+        (xy 71.7365 97.764254)
+        (xy 71.7365 97.907098)
+        (xy 69.406 97.907098)
+        (xy 69.406 96.8497)
+        (xy 69.416075 96.8121)
+        (xy 69.4436 96.784575)
+        (xy 69.4812 96.7745)
+        (xy 73.08983 96.7745)
+        (xy 73.118608 96.780224)
+        (xy 73.143004 96.796526)
+        (xy 73.523474 97.176996)
+        (xy 73.539776 97.201392)
+        (xy 73.5455 97.23017)
+        (xy 73.5455 97.36077)
+        (xy 73.534419 97.400062)
+        (xy 73.504441 97.427773)
+        (xy 73.459713 97.450563)
+        (xy 73.459707 97.450566)
+        (xy 73.454434 97.453254)
+        (xy 73.450247 97.45744)
+        (xy 73.450244 97.457443)
+        (xy 73.365443 97.542244)
+        (xy 73.36544 97.542247)
+        (xy 73.361254 97.546434)
+        (xy 73.358567 97.551706)
+        (xy 73.358565 97.55171)
+        (xy 73.304115 97.658573)
+        (xy 73.304112 97.658579)
+        (xy 73.301429 97.663847)
+        (xy 73.300504 97.669686)
+        (xy 73.300502 97.669693)
+        (xy 73.290125 97.735216)
+        (xy 73.286 97.761263)
+        (xy 73.286 97.764215)
+        (xy 73.286 97.764216)
+        (xy 73.286 98.323781)
+        (xy 73.286 98.323793)
+        (xy 73.286001 98.326736)
+        (xy 73.286462 98.32965)
+        (xy 73.286463 98.329656)
+        (xy 73.300471 98.418104)
+        (xy 73.301429 98.424153)
+        (xy 73.304114 98.429423)
+        (xy 73.304115 98.429425)
+        (xy 73.348294 98.516132)
+        (xy 73.361254 98.541566)
+        (xy 73.454434 98.634746)
+        (xy 73.459712 98.637435)
+        (xy 73.459713 98.637436)
+        (xy 73.504441 98.660227)
+        (xy 73.534419 98.687938)
+        (xy 73.5455 98.72723)
+        (xy 73.5455 100.1448)
+        (xy 73.535425 100.1824)
+        (xy 73.5079 100.209925)
+        (xy 73.4703 100.22)
+        (xy 73.462048 100.22)
+        (xy 73.45962 100.220319)
+        (xy 73.459614 100.22032)
+        (xy 73.418083 100.225788)
+        (xy 73.418081 100.225788)
+        (xy 73.412381 100.226539)
+        (xy 73.407174 100.228966)
+        (xy 73.407167 100.228969)
+        (xy 73.309354 100.27458)
+        (xy 73.309352 100.274581)
+        (xy 73.303393 100.27736)
+        (xy 73.298743 100.282009)
+        (xy 73.29874 100.282012)
+        (xy 73.223012 100.35774)
+        (xy 73.223009 100.357743)
+        (xy 73.21836 100.362393)
+        (xy 73.215581 100.368352)
+        (xy 73.21558 100.368354)
+        (xy 73.169969 100.466167)
+        (xy 73.169966 100.466174)
+        (xy 73.167539 100.471381)
+        (xy 73.166788 100.477081)
+        (xy 73.166788 100.477083)
+        (xy 73.162056 100.513029)
+        (xy 73.161 100.521048)
+        (xy 73.161 100.900952)
+        (xy 73.161319 100.90338)
+        (xy 73.16132 100.903385)
+        (xy 73.165784 100.937289)
+        (xy 73.167539 100.950619)
+        (xy 73.169967 100.955827)
+        (xy 73.169969 100.955832)
+        (xy 73.209968 101.04161)
+        (xy 73.21836 101.059607)
+        (xy 73.303393 101.14464)
+        (xy 73.370191 101.175788)
+        (xy 73.407167 101.19303)
+        (xy 73.407168 101.19303)
+        (xy 73.412381 101.195461)
+        (xy 73.462048 101.202)
+        (xy 74.714495 101.202)
+        (xy 74.716952 101.202)
+        (xy 74.766619 101.195461)
+        (xy 74.875607 101.14464)
+        (xy 74.96064 101.059607)
+        (xy 75.011461 100.950619)
+        (xy 75.018 100.900952)
+        (xy 75.018 100.521048)
+        (xy 75.011461 100.471381)
+        (xy 75.00765 100.463209)
+        (xy 74.982737 100.409782)
+        (xy 74.96064 100.362393)
+        (xy 74.875607 100.27736)
+        (xy 74.857067 100.268715)
+        (xy 74.771832 100.228969)
+        (xy 74.771827 100.228967)
+        (xy 74.766619 100.226539)
+        (xy 74.760917 100.225788)
+        (xy 74.760916 100.225788)
+        (xy 74.719385 100.22032)
+        (xy 74.71938 100.220319)
+        (xy 74.716952 100.22)
+        (xy 74.714495 100.22)
+        (xy 74.3837 100.22)
+        (xy 74.3461 100.209925)
+        (xy 74.318575 100.1824)
+        (xy 74.3085 100.1448)
+        (xy 74.3085 98.72723)
+        (xy 74.319581 98.687938)
+        (xy 74.349559 98.660227)
+        (xy 74.388326 98.640473)
+        (xy 74.399566 98.634746)
+        (xy 74.492746 98.541566)
+        (xy 74.552571 98.424153)
+        (xy 74.568 98.326737)
+        (xy 74.567999 97.761264)
+        (xy 74.552571 97.663847)
+        (xy 74.492746 97.546434)
+        (xy 74.399566 97.453254)
+        (xy 74.394289 97.450565)
+        (xy 74.394286 97.450563)
+        (xy 74.349559 97.427773)
+        (xy 74.319581 97.400062)
+        (xy 74.3085 97.36077)
+        (xy 74.3085 97.088364)
+        (xy 74.310101 97.072932)
+        (xy 74.312165 97.063086)
+        (xy 74.313445 97.056983)
+        (xy 74.309076 97.02194)
+        (xy 74.3085 97.012639)
+        (xy 74.3085 97.012499)
+        (xy 74.3085 97.009389)
+        (xy 74.304853 96.987541)
+        (xy 74.304405 96.984464)
+        (xy 74.304374 96.984212)
+        (xy 74.297696 96.930639)
+        (xy 74.295007 96.92514)
+        (xy 74.294864 96.924519)
+        (xy 74.294073 96.922048)
+        (xy 74.293824 96.921448)
+        (xy 74.292818 96.915414)
+        (xy 74.267007 96.86772)
+        (xy 74.265586 96.864959)
+        (xy 74.259323 96.852148)
+        (xy 74.241776 96.816254)
+        (xy 74.237448 96.811926)
+        (xy 74.237103 96.811373)
+        (xy 74.235564 96.809309)
+        (xy 74.235132 96.80882)
+        (xy 74.23222 96.803438)
+        (xy 74.224712 96.796526)
+        (xy 74.192314 96.766701)
+        (xy 74.190072 96.764549)
+        (xy 73.693397 96.267874)
+        (xy 73.672816 96.229371)
+        (xy 73.677095 96.185922)
+        (xy 73.704792 96.152173)
+        (xy 73.746571 96.1395)
+        (xy 75.419113 96.1395)
+        (xy 75.425322 96.139756)
+        (xy 75.46994 96.143454)
+        (xy 75.51335 96.132459)
+        (xy 75.519409 96.131189)
+        (xy 75.563586 96.123818)
+        (xy 75.569503 96.120615)
+        (xy 75.586835 96.113851)
+        (xy 75.593366 96.112198)
+        (xy 75.630028 96.088245)
+        (xy 75.671159 96.076)
+        (xy 79.974132 96.076)
+        (xy 80.00291 96.081724)
+        (xy 80.027306 96.098026)
+        (xy 80.460974 96.531694)
+        (xy 80.477276 96.55609)
+        (xy 80.483 96.584868)
+        (xy 80.483 97.77283)
+        (xy 80.482714 97.779384)
+        (xy 80.481503 97.79323)
+        (xy 80.479323 97.818143)
+        (xy 80.481025 97.824496)
+        (xy 80.481599 97.831052)
+        (xy 80.481589 97.831052)
+        (xy 80.483 97.841767)
+        (xy 80.483 98.627233)
+        (xy 80.481589 98.637947)
+        (xy 80.481599 98.637948)
+        (xy 80.481025 98.644503)
+        (xy 80.479323 98.650857)
+        (xy 80.479896 98.657408)
+        (xy 80.479896 98.65741)
+        (xy 80.482714 98.689616)
+        (xy 80.483 98.69617)
+        (xy 80.483 99.42383)
+        (xy 80.482714 99.430384)
+        (xy 80.480599 99.454563)
+        (xy 80.479323 99.469143)
+        (xy 80.481025 99.475496)
+        (xy 80.481599 99.482052)
+        (xy 80.481589 99.482052)
+        (xy 80.483 99.492767)
+        (xy 80.483 99.93183)
+        (xy 80.482714 99.938384)
+        (xy 80.480309 99.965875)
+        (xy 80.479323 99.977143)
+        (xy 80.481024 99.983493)
+        (xy 80.481025 99.983498)
+        (xy 80.489394 100.014731)
+        (xy 80.490813 100.021133)
+        (xy 80.496425 100.052961)
+        (xy 80.496426 100.052963)
+        (xy 80.497568 100.05944)
+        (xy 80.500856 100.065136)
+        (xy 80.503107 100.071319)
+        (xy 80.503098 100.071321)
+        (xy 80.503857 100.073153)
+        (xy 80.503865 100.07315)
+        (xy 80.506644 100.079111)
+        (xy 80.508348 100.085466)
+        (xy 80.521143 100.10374)
+        (xy 80.530662 100.117335)
+        (xy 80.534185 100.122866)
+        (xy 80.550348 100.150861)
+        (xy 80.550353 100.150867)
+        (xy 80.55364 100.15656)
+        (xy 80.564542 100.165708)
+        (xy 80.583448 100.181572)
+        (xy 80.588284 100.186004)
+        (xy 80.874985 100.472705)
+        (xy 80.879417 100.47754)
+        (xy 80.900211 100.502321)
+        (xy 80.90444 100.50736)
+        (xy 80.93815 100.526822)
+        (xy 80.943664 100.530335)
+        (xy 80.975534 100.552651)
+        (xy 80.981888 100.554353)
+        (xy 80.987853 100.557135)
+        (xy 80.987848 100.557143)
+        (xy 80.989675 100.5579)
+        (xy 80.989679 100.557892)
+        (xy 80.995862 100.560142)
+        (xy 81.00156 100.563432)
+        (xy 81.039885 100.570189)
+        (xy 81.04627 100.571604)
+        (xy 81.083857 100.581677)
+        (xy 81.122616 100.578285)
+        (xy 81.12917 100.578)
+        (xy 81.562528 100.578)
+        (xy 81.597977 100.586879)
+        (xy 81.625053 100.61142)
+        (xy 81.630546 100.61964)
+        (xy 81.643761 100.639419)
+        (xy 81.649297 100.647703)
+        (xy 81.655454 100.651817)
+        (xy 81.706316 100.685803)
+        (xy 81.706317 100.685803)
+        (xy 81.712475 100.689918)
+        (xy 81.768188 100.701)
+        (xy 82.602116 100.701)
+        (xy 82.605812 100.701)
+        (xy 82.661525 100.689918)
+        (xy 82.724703 100.647703)
+        (xy 82.766918 100.584525)
+        (xy 82.778 100.528812)
+        (xy 82.778 99.991188)
+        (xy 82.766918 99.935475)
+        (xy 82.727695 99.876775)
+        (xy 82.715023 99.835)
+        (xy 82.727695 99.793224)
+        (xy 82.766918 99.734525)
+        (xy 82.778 99.678812)
+        (xy 82.778 99.241188)
+        (xy 82.766918 99.185475)
+        (xy 82.760843 99.176384)
+        (xy 82.728817 99.128454)
+        (xy 82.724703 99.122297)
+        (xy 82.718545 99.118182)
+        (xy 82.713537 99.113174)
+        (xy 82.694073 99.079463)
+        (xy 82.694073 99.040537)
+        (xy 82.713537 99.006826)
+        (xy 82.718544 99.001817)
+        (xy 82.724703 98.997703)
+        (xy 82.766918 98.934525)
+        (xy 82.778 98.878812)
+        (xy 82.778 98.441188)
+        (xy 82.766918 98.385475)
+        (xy 82.727695 98.326775)
+        (xy 82.715023 98.285)
+        (xy 82.727695 98.243224)
+        (xy 82.766918 98.184525)
+        (xy 82.778 98.128812)
+        (xy 82.778 97.591188)
+        (xy 82.766918 97.535475)
+        (xy 82.755668 97.518639)
+        (xy 82.728817 97.478454)
+        (xy 82.724703 97.472297)
+        (xy 82.718545 97.468182)
+        (xy 82.667683 97.434196)
+        (xy 82.66768 97.434194)
+        (xy 82.661525 97.430082)
+        (xy 82.654261 97.428637)
+        (xy 82.635602 97.424925)
+        (xy 82.605812 97.419)
+        (xy 81.768188 97.419)
+        (xy 81.764563 97.41972)
+        (xy 81.764563 97.419721)
+        (xy 81.719738 97.428637)
+        (xy 81.719736 97.428637)
+        (xy 81.712475 97.430082)
+        (xy 81.706321 97.434193)
+        (xy 81.706316 97.434196)
+        (xy 81.655454 97.468182)
+        (xy 81.655451 97.468184)
+        (xy 81.649297 97.472297)
+        (xy 81.645184 97.478451)
+        (xy 81.645182 97.478454)
+        (xy 81.63571 97.492631)
+        (xy 81.626064 97.507068)
+        (xy 81.625054 97.508579)
+        (xy 81.597977 97.533121)
+        (xy 81.562528 97.542)
+        (xy 81.1942 97.542)
+        (xy 81.1566 97.531925)
+        (xy 81.129075 97.5044)
+        (xy 81.119 97.4668)
+        (xy 81.119 96.545746)
+        (xy 81.6715 96.545746)
+        (xy 81.671962 96.551618)
+        (xy 81.685984 96.640151)
+        (xy 81.689597 96.651271)
+        (xy 81.743976 96.757994)
+        (xy 81.750851 96.767456)
+        (xy 81.835543 96.852148)
+        (xy 81.845005 96.859023)
+        (xy 81.951728 96.913402)
+        (xy 81.962848 96.917015)
+        (xy 82.051381 96.931037)
+        (xy 82.057254 96.9315)
+        (xy 82.175098 96.9315)
+        (xy 82.182907 96.929407)
+        (xy 82.185 96.921598)
+        (xy 82.439 96.921598)
+        (xy 82.441092 96.929407)
+        (xy 82.448902 96.9315)
+        (xy 82.566746 96.9315)
+        (xy 82.572618 96.931037)
+        (xy 82.661151 96.917015)
+        (xy 82.672271 96.913402)
+        (xy 82.778994 96.859023)
+        (xy 82.788456 96.852148)
+        (xy 82.873148 96.767456)
+        (xy 82.880023 96.757994)
+        (xy 82.934402 96.651271)
+        (xy 82.938015 96.640151)
+        (xy 82.952037 96.551618)
+        (xy 82.952496 96.545793)
+        (xy 83.221 96.545793)
+        (xy 83.221001 96.548736)
+        (xy 83.221462 96.55165)
+        (xy 83.221463 96.551656)
+        (xy 83.232035 96.61841)
+        (xy 83.236429 96.646153)
+        (xy 83.239114 96.651423)
+        (xy 83.239115 96.651425)
+        (xy 83.271198 96.714392)
+        (xy 83.296254 96.763566)
+        (xy 83.389434 96.856746)
+        (xy 83.448063 96.886619)
+        (xy 83.499663 96.912911)
+        (xy 83.506847 96.916571)
+        (xy 83.512692 96.917496)
+        (xy 83.512693 96.917497)
+        (xy 83.517801 96.918306)
+        (xy 83.604263 96.932)
+        (xy 84.119736 96.931999)
+        (xy 84.217153 96.916571)
+        (xy 84.334566 96.856746)
+        (xy 84.427746 96.763566)
+        (xy 84.432004 96.755208)
+        (xy 84.457154 96.726871)
+        (xy 84.49293 96.714392)
+        (xy 84.528315 96.720602)
+        (xy 84.529919 96.721633)
+        (xy 84.619986 96.748079)
+        (xy 84.659001 96.775167)
+        (xy 84.674 96.820233)
+        (xy 84.674 97.447835)
+        (xy 84.659201 97.492631)
+        (xy 84.62063 97.519797)
+        (xy 84.573466 97.518639)
+        (xy 84.536274 97.489614)
+        (xy 84.528817 97.478454)
+        (xy 84.524703 97.472297)
+        (xy 84.518545 97.468182)
+        (xy 84.467683 97.434196)
+        (xy 84.46768 97.434194)
+        (xy 84.461525 97.430082)
+        (xy 84.454261 97.428637)
+        (xy 84.435602 97.424925)
+        (xy 84.405812 97.419)
+        (xy 83.568188 97.419)
+        (xy 83.564563 97.41972)
+        (xy 83.564563 97.419721)
+        (xy 83.519738 97.428637)
+        (xy 83.519736 97.428637)
+        (xy 83.512475 97.430082)
+        (xy 83.506321 97.434193)
+        (xy 83.506316 97.434196)
+        (xy 83.455454 97.468182)
+        (xy 83.455451 97.468184)
+        (xy 83.449297 97.472297)
+        (xy 83.445184 97.478451)
+        (xy 83.445182 97.478454)
+        (xy 83.411196 97.529316)
+        (xy 83.411193 97.529321)
+        (xy 83.407082 97.535475)
+        (xy 83.405637 97.542736)
+        (xy 83.405637 97.542738)
+        (xy 83.398005 97.58111)
+        (xy 83.396 97.591188)
+        (xy 83.396 98.128812)
+        (xy 83.407082 98.184525)
+        (xy 83.424184 98.210119)
+        (xy 83.446302 98.243221)
+        (xy 83.458976 98.285)
+        (xy 83.446302 98.326779)
+        (xy 83.413009 98.376605)
+        (xy 83.407082 98.385475)
+        (xy 83.405637 98.392736)
+        (xy 83.405637 98.392738)
+        (xy 83.400551 98.418307)
+        (xy 83.396 98.441188)
+        (xy 83.396 98.878812)
+        (xy 83.398876 98.893269)
+        (xy 83.404891 98.923513)
+        (xy 83.407082 98.934525)
+        (xy 83.411194 98.94068)
+        (xy 83.411196 98.940683)
+        (xy 83.443384 98.988854)
+        (xy 83.449297 98.997703)
+        (xy 83.455454 99.001817)
+        (xy 83.460463 99.006826)
+        (xy 83.479927 99.040537)
+        (xy 83.479927 99.079463)
+        (xy 83.460463 99.113174)
+        (xy 83.455453 99.118183)
+        (xy 83.449297 99.122297)
+        (xy 83.445184 99.128451)
+        (xy 83.445182 99.128454)
+        (xy 83.411196 99.179316)
+        (xy 83.411193 99.179321)
+        (xy 83.407082 99.185475)
+        (xy 83.405637 99.192736)
+        (xy 83.405637 99.192738)
+        (xy 83.399884 99.221663)
+        (xy 83.396 99.241188)
+        (xy 83.396 99.678812)
+        (xy 83.398796 99.692867)
+        (xy 83.402601 99.712)
+        (xy 83.407082 99.734525)
+        (xy 83.421651 99.756329)
+        (xy 83.446302 99.793221)
+        (xy 83.458976 99.835)
+        (xy 83.446302 99.876779)
+        (xy 83.412864 99.926822)
+        (xy 83.407082 99.935475)
+        (xy 83.405637 99.942736)
+        (xy 83.405637 99.942738)
+        (xy 83.399226 99.974969)
+        (xy 83.396 99.991188)
+        (xy 83.396 100.528812)
+        (xy 83.399348 100.545645)
+        (xy 83.403113 100.564574)
+        (xy 83.407082 100.584525)
+        (xy 83.411194 100.59068)
+        (xy 83.411196 100.590683)
+        (xy 83.445182 100.641545)
+        (xy 83.449297 100.647703)
+        (xy 83.455454 100.651817)
+        (xy 83.506316 100.685803)
+        (xy 83.506317 100.685803)
+        (xy 83.512475 100.689918)
+        (xy 83.568188 100.701)
+        (xy 84.402116 100.701)
+        (xy 84.405812 100.701)
+        (xy 84.461525 100.689918)
+        (xy 84.524703 100.647703)
+        (xy 84.548946 100.61142)
+        (xy 84.576023 100.586879)
+        (xy 84.611472 100.578)
+        (xy 85.42583 100.578)
+        (xy 85.432383 100.578285)
+        (xy 85.471143 100.581677)
+        (xy 85.508728 100.571605)
+        (xy 85.515121 100.570187)
+        (xy 85.55344 100.563432)
+        (xy 85.55914 100.56014)
+        (xy 85.565321 100.557891)
+        (xy 85.565324 100.557901)
+        (xy 85.567151 100.557145)
+        (xy 85.567147 100.557136)
+        (xy 85.57311 100.554354)
+        (xy 85.579466 100.552652)
+        (xy 85.61136 100.530319)
+        (xy 85.616853 100.52682)
+        (xy 85.65056 100.50736)
+        (xy 85.675583 100.477537)
+        (xy 85.679994 100.472724)
+        (xy 86.728724 99.423994)
+        (xy 86.733537 99.419583)
+        (xy 86.76336 99.39456)
+        (xy 86.78282 99.360853)
+        (xy 86.786319 99.35536)
+        (xy 86.808652 99.323466)
+        (xy 86.810354 99.31711)
+        (xy 86.813136 99.311147)
+        (xy 86.813145 99.311151)
+        (xy 86.813901 99.309324)
+        (xy 86.813891 99.309321)
+        (xy 86.81614 99.30314)
+        (xy 86.819432 99.29744)
+        (xy 86.826187 99.259121)
+        (xy 86.827605 99.252728)
+        (xy 86.837677 99.215143)
+        (xy 86.834285 99.176383)
+        (xy 86.834 99.16983)
+        (xy 86.834 94.759174)
+        (xy 86.834286 94.752621)
+        (xy 86.835398 94.739907)
+        (xy 86.837677 94.713857)
+        (xy 86.827606 94.676275)
+        (xy 86.826187 94.669875)
+        (xy 86.825998 94.668801)
+        (xy 86.819432 94.63156)
+        (xy 86.816142 94.625861)
+        (xy 86.813893 94.619682)
+        (xy 86.813902 94.619678)
+        (xy 86.813144 94.617848)
+        (xy 86.813136 94.617852)
+        (xy 86.810353 94.611886)
+        (xy 86.808652 94.605534)
+        (xy 86.803844 94.598668)
+        (xy 86.786334 94.57366)
+        (xy 86.782809 94.568127)
+        (xy 86.781707 94.566219)
+        (xy 86.76336 94.53444)
+        (xy 86.758022 94.529961)
+        (xy 86.733551 94.509427)
+        (xy 86.728715 94.504995)
+        (xy 86.213088 93.989368)
+        (xy 86.196786 93.964972)
+        (xy 86.191062 93.936194)
+        (xy 86.191062 93.116109)
+        (xy 86.191348 93.109555)
+        (xy 86.193773 93.081832)
+        (xy 86.194739 93.070796)
+        (xy 86.184669 93.033214)
+        (xy 86.183251 93.026823)
+        (xy 86.176494 92.988498)
+        (xy 86.173203 92.982798)
+        (xy 86.170955 92.976621)
+        (xy 86.170965 92.976617)
+        (xy 86.170206 92.974786)
+        (xy 86.170198 92.97479)
+        (xy 86.167415 92.968824)
+        (xy 86.165714 92.962472)
+        (xy 86.143394 92.930596)
+        (xy 86.139871 92.925065)
+        (xy 86.132043 92.911507)
+        (xy 86.120422 92.891378)
+        (xy 86.09062 92.866371)
+        (xy 86.085783 92.861939)
+        (xy 85.840025 92.61618)
+        (xy 85.823724 92.591784)
+        (xy 85.818 92.563006)
+        (xy 85.818 92.092174)
+        (xy 85.818286 92.085621)
+        (xy 85.818801 92.079734)
+        (xy 85.821677 92.046857)
+        (xy 85.811606 92.009275)
+        (xy 85.810187 92.002875)
+        (xy 85.809291 91.997793)
+        (xy 85.803432 91.96456)
+        (xy 85.800142 91.958861)
+        (xy 85.797893 91.952682)
+        (xy 85.797902 91.952678)
+        (xy 85.797144 91.950848)
+        (xy 85.797136 91.950852)
+        (xy 85.794353 91.944886)
+        (xy 85.792652 91.938534)
+        (xy 85.770332 91.906658)
+        (xy 85.766809 91.901127)
+        (xy 85.766687 91.900916)
+        (xy 85.752846 91.876943)
+        (xy 85.750651 91.87314)
+        (xy 85.75065 91.873139)
+        (xy 85.74736 91.86744)
+        (xy 85.735186 91.857225)
+        (xy 85.717551 91.842427)
+        (xy 85.712715 91.837995)
+        (xy 85.259081 91.384361)
+        (xy 85.240902 91.354931)
+        (xy 85.237822 91.32048)
+        (xy 85.238898 91.313)
+        (xy 85.218608 91.171881)
+        (xy 85.159382 91.042194)
+        (xy 85.151635 91.033254)
+        (xy 85.103409 90.977598)
+        (xy 85.066018 90.934447)
+        (xy 85.061496 90.931541)
+        (xy 85.061494 90.931539)
+        (xy 84.950602 90.860272)
+        (xy 84.950599 90.86027)
+        (xy 84.946081 90.857367)
+        (xy 84.940925 90.855853)
+        (xy 84.940923 90.855852)
+        (xy 84.814447 90.818715)
+        (xy 84.814442 90.818714)
+        (xy 84.809285 90.8172)
+        (xy 84.666715 90.8172)
+        (xy 84.661558 90.818714)
+        (xy 84.661552 90.818715)
+        (xy 84.535075 90.855852)
+        (xy 84.535068 90.855854)
+        (xy 84.529919 90.857367)
+        (xy 84.528315 90.858397)
+        (xy 84.492927 90.864607)
+        (xy 84.457154 90.852128)
+        (xy 84.432005 90.823792)
+        (xy 84.430436 90.820712)
+        (xy 84.430433 90.820708)
+        (xy 84.427746 90.815434)
+        (xy 84.334566 90.722254)
+        (xy 84.329289 90.719565)
+        (xy 84.222426 90.665115)
+        (xy 84.222422 90.665113)
+        (xy 84.217153 90.662429)
+        (xy 84.211311 90.661503)
+        (xy 84.211306 90.661502)
+        (xy 84.122655 90.647462)
+        (xy 84.122652 90.647461)
+        (xy 84.119737 90.647)
+        (xy 84.116783 90.647)
+        (xy 83.607218 90.647)
+        (xy 83.607205 90.647)
+        (xy 83.604264 90.647001)
+        (xy 83.60135 90.647462)
+        (xy 83.601343 90.647463)
+        (xy 83.512692 90.661503)
+        (xy 83.51269 90.661503)
+        (xy 83.506847 90.662429)
+        (xy 83.501577 90.665113)
+        (xy 83.501574 90.665115)
+        (xy 83.39471 90.719565)
+        (xy 83.394706 90.719567)
+        (xy 83.389434 90.722254)
+        (xy 83.385247 90.72644)
+        (xy 83.385244 90.726443)
+        (xy 83.300443 90.811244)
+        (xy 83.30044 90.811247)
+        (xy 83.296254 90.815434)
+        (xy 83.293567 90.820706)
+        (xy 83.293565 90.82071)
+        (xy 83.239115 90.927573)
+        (xy 83.239112 90.927579)
+        (xy 83.236429 90.932847)
+        (xy 83.235504 90.938686)
+        (xy 83.235502 90.938693)
+        (xy 83.221462 91.027344)
+        (xy 83.221 91.030263)
+        (xy 83.221 91.033215)
+        (xy 83.221 91.033216)
+        (xy 83.221 91.592781)
+        (xy 83.221 91.592793)
+        (xy 83.221001 91.595736)
+        (xy 83.221462 91.59865)
+        (xy 83.221463 91.598656)
+        (xy 83.233778 91.676412)
+        (xy 83.236429 91.693153)
+        (xy 83.239114 91.698423)
+        (xy 83.239115 91.698425)
+        (xy 83.290569 91.79941)
+        (xy 83.296254 91.810566)
+        (xy 83.389434 91.903746)
+        (xy 83.409824 91.914135)
+        (xy 83.496835 91.95847)
+        (xy 83.506847 91.963571)
+        (xy 83.512692 91.964496)
+        (xy 83.512693 91.964497)
+        (xy 83.523571 91.966219)
+        (xy 83.604263 91.979)
+        (xy 84.119736 91.978999)
+        (xy 84.217153 91.963571)
+        (xy 84.334566 91.903746)
+        (xy 84.427746 91.810566)
+        (xy 84.432004 91.802208)
+        (xy 84.457154 91.773871)
+        (xy 84.49293 91.761392)
+        (xy 84.528315 91.767602)
+        (xy 84.529919 91.768633)
+        (xy 84.666715 91.8088)
+        (xy 84.752932 91.8088)
+        (xy 84.78171 91.814524)
+        (xy 84.806106 91.830826)
+        (xy 85.159974 92.184694)
+        (xy 85.176276 92.20909)
+        (xy 85.182 92.237868)
+        (xy 85.182 92.522293)
+        (xy 85.170077 92.562927)
+        (xy 85.138088 92.590675)
+        (xy 85.096178 92.596739)
+        (xy 85.067229 92.583562)
+        (xy 85.066018 92.585447)
+        (xy 84.950602 92.511272)
+        (xy 84.950599 92.51127)
+        (xy 84.946081 92.508367)
+        (xy 84.940925 92.506853)
+        (xy 84.940923 92.506852)
+        (xy 84.814447 92.469715)
+        (xy 84.814442 92.469714)
+        (xy 84.809285 92.4682)
+        (xy 84.666715 92.4682)
+        (xy 84.661558 92.469714)
+        (xy 84.661552 92.469715)
+        (xy 84.535075 92.506852)
+        (xy 84.535068 92.506854)
+        (xy 84.529919 92.508367)
+        (xy 84.528315 92.509397)
+        (xy 84.492927 92.515607)
+        (xy 84.457154 92.503128)
+        (xy 84.432005 92.474792)
+        (xy 84.430436 92.471712)
+        (xy 84.430433 92.471708)
+        (xy 84.427746 92.466434)
+        (xy 84.334566 92.373254)
+        (xy 84.328129 92.369974)
+        (xy 84.222426 92.316115)
+        (xy 84.222422 92.316113)
+        (xy 84.217153 92.313429)
+        (xy 84.211311 92.312503)
+        (xy 84.211306 92.312502)
+        (xy 84.122655 92.298462)
+        (xy 84.122652 92.298461)
+        (xy 84.119737 92.298)
+        (xy 84.116783 92.298)
+        (xy 83.607218 92.298)
+        (xy 83.607205 92.298)
+        (xy 83.604264 92.298001)
+        (xy 83.60135 92.298462)
+        (xy 83.601343 92.298463)
+        (xy 83.512692 92.312503)
+        (xy 83.51269 92.312503)
+        (xy 83.506847 92.313429)
+        (xy 83.501577 92.316113)
+        (xy 83.501574 92.316115)
+        (xy 83.39471 92.370565)
+        (xy 83.394706 92.370567)
+        (xy 83.389434 92.373254)
+        (xy 83.385247 92.37744)
+        (xy 83.385244 92.377443)
+        (xy 83.300443 92.462244)
+        (xy 83.30044 92.462247)
+        (xy 83.296254 92.466434)
+        (xy 83.293567 92.471706)
+        (xy 83.293565 92.47171)
+        (xy 83.239115 92.578573)
+        (xy 83.239112 92.578579)
+        (xy 83.236429 92.583847)
+        (xy 83.235504 92.589686)
+        (xy 83.235502 92.589693)
+        (xy 83.221462 92.678344)
+        (xy 83.221 92.681263)
+        (xy 83.221 92.684215)
+        (xy 83.221 92.684216)
+        (xy 83.221 93.243781)
+        (xy 83.221 93.243793)
+        (xy 83.221001 93.246736)
+        (xy 83.221462 93.24965)
+        (xy 83.221463 93.249656)
+        (xy 83.2344 93.331342)
+        (xy 83.236429 93.344153)
+        (xy 83.239114 93.349423)
+        (xy 83.239115 93.349425)
+        (xy 83.292812 93.454812)
+        (xy 83.296254 93.461566)
+        (xy 83.389434 93.554746)
+        (xy 83.442923 93.582)
+        (xy 83.499663 93.610911)
+        (xy 83.506847 93.614571)
+        (xy 83.512692 93.615496)
+        (xy 83.512693 93.615497)
+        (xy 83.51789 93.61632)
+        (xy 83.604263 93.63)
+        (xy 84.119736 93.629999)
+        (xy 84.217153 93.614571)
+        (xy 84.334566 93.554746)
+        (xy 84.427746 93.461566)
+        (xy 84.432004 93.453208)
+        (xy 84.457154 93.424871)
+        (xy 84.49293 93.412392)
+        (xy 84.528315 93.418602)
+        (xy 84.529919 93.419633)
+        (xy 84.666715 93.4598)
+        (xy 84.752932 93.4598)
+        (xy 84.78171 93.465524)
+        (xy 84.806106 93.481826)
+        (xy 85.007574 93.683294)
+        (xy 85.023876 93.70769)
+        (xy 85.0296 93.736468)
+        (xy 85.0296 94.083435)
+        (xy 85.015656 94.127055)
+        (xy 84.978995 94.154499)
+        (xy 84.933214 94.155589)
+        (xy 84.928238 94.154128)
+        (xy 84.91056 94.148937)
+        (xy 84.814447 94.120715)
+        (xy 84.814442 94.120714)
+        (xy 84.809285 94.1192)
+        (xy 84.666715 94.1192)
+        (xy 84.661558 94.120714)
+        (xy 84.661552 94.120715)
+        (xy 84.535075 94.157852)
+        (xy 84.535068 94.157854)
+        (xy 84.529919 94.159367)
+        (xy 84.528315 94.160397)
+        (xy 84.492927 94.166607)
+        (xy 84.457154 94.154128)
+        (xy 84.432005 94.125792)
+        (xy 84.430436 94.122712)
+        (xy 84.430433 94.122708)
+        (xy 84.427746 94.117434)
+        (xy 84.334566 94.024254)
+        (xy 84.329289 94.021565)
+        (xy 84.222426 93.967115)
+        (xy 84.222422 93.967113)
+        (xy 84.217153 93.964429)
+        (xy 84.211311 93.963503)
+        (xy 84.211306 93.963502)
+        (xy 84.122655 93.949462)
+        (xy 84.122652 93.949461)
+        (xy 84.119737 93.949)
+        (xy 84.116783 93.949)
+        (xy 83.607218 93.949)
+        (xy 83.607205 93.949)
+        (xy 83.604264 93.949001)
+        (xy 83.60135 93.949462)
+        (xy 83.601343 93.949463)
+        (xy 83.512692 93.963503)
+        (xy 83.51269 93.963503)
+        (xy 83.506847 93.964429)
+        (xy 83.501577 93.967113)
+        (xy 83.501574 93.967115)
+        (xy 83.39471 94.021565)
+        (xy 83.394706 94.021567)
+        (xy 83.389434 94.024254)
+        (xy 83.385247 94.02844)
+        (xy 83.385244 94.028443)
+        (xy 83.300443 94.113244)
+        (xy 83.30044 94.113247)
+        (xy 83.296254 94.117434)
+        (xy 83.293567 94.122706)
+        (xy 83.293565 94.12271)
+        (xy 83.239115 94.229573)
+        (xy 83.239112 94.229579)
+        (xy 83.236429 94.234847)
+        (xy 83.235504 94.240686)
+        (xy 83.235502 94.240693)
+        (xy 83.224832 94.308068)
+        (xy 83.221 94.332263)
+        (xy 83.221 94.335215)
+        (xy 83.221 94.335216)
+        (xy 83.221 94.894781)
+        (xy 83.221 94.894793)
+        (xy 83.221001 94.897736)
+        (xy 83.221462 94.90065)
+        (xy 83.221463 94.900656)
+        (xy 83.234745 94.984518)
+        (xy 83.236429 94.995153)
+        (xy 83.239114 95.000423)
+        (xy 83.239115 95.000425)
+        (xy 83.285775 95.092001)
+        (xy 83.296254 95.112566)
+        (xy 83.389434 95.205746)
+        (xy 83.438527 95.23076)
+        (xy 83.492578 95.258301)
+        (xy 83.506847 95.265571)
+        (xy 83.512692 95.266496)
+        (xy 83.512693 95.266497)
+        (xy 83.515156 95.266887)
+        (xy 83.604263 95.281)
+        (xy 84.119736 95.280999)
+        (xy 84.217153 95.265571)
+        (xy 84.334566 95.205746)
+        (xy 84.427746 95.112566)
+        (xy 84.432004 95.104208)
+        (xy 84.457154 95.075871)
+        (xy 84.49293 95.063392)
+        (xy 84.528315 95.069602)
+        (xy 84.529919 95.070633)
+        (xy 84.666715 95.1108)
+        (xy 84.752932 95.1108)
+        (xy 84.78171 95.116524)
+        (xy 84.806106 95.132826)
+        (xy 85.159974 95.486694)
+        (xy 85.176276 95.51109)
+        (xy 85.182 95.539868)
+        (xy 85.182 95.824293)
+        (xy 85.170077 95.864927)
+        (xy 85.138088 95.892675)
+        (xy 85.096178 95.898739)
+        (xy 85.067229 95.885562)
+        (xy 85.066018 95.887447)
+        (xy 84.950602 95.813272)
+        (xy 84.950599 95.81327)
+        (xy 84.946081 95.810367)
+        (xy 84.940925 95.808853)
+        (xy 84.940923 95.808852)
+        (xy 84.814447 95.771715)
+        (xy 84.814442 95.771714)
+        (xy 84.809285 95.7702)
+        (xy 84.666715 95.7702)
+        (xy 84.661558 95.771714)
+        (xy 84.661552 95.771715)
+        (xy 84.535075 95.808852)
+        (xy 84.535068 95.808854)
+        (xy 84.529919 95.810367)
+        (xy 84.528315 95.811397)
+        (xy 84.492927 95.817607)
+        (xy 84.457154 95.805128)
+        (xy 84.432005 95.776792)
+        (xy 84.430436 95.773712)
+        (xy 84.430433 95.773708)
+        (xy 84.427746 95.768434)
+        (xy 84.334566 95.675254)
+        (xy 84.329289 95.672565)
+        (xy 84.222426 95.618115)
+        (xy 84.222422 95.618113)
+        (xy 84.217153 95.615429)
+        (xy 84.211311 95.614503)
+        (xy 84.211306 95.614502)
+        (xy 84.122655 95.600462)
+        (xy 84.122652 95.600461)
+        (xy 84.119737 95.6)
+        (xy 84.116783 95.6)
+        (xy 83.607218 95.6)
+        (xy 83.607205 95.6)
+        (xy 83.604264 95.600001)
+        (xy 83.60135 95.600462)
+        (xy 83.601343 95.600463)
+        (xy 83.512692 95.614503)
+        (xy 83.51269 95.614503)
+        (xy 83.506847 95.615429)
+        (xy 83.501577 95.618113)
+        (xy 83.501574 95.618115)
+        (xy 83.39471 95.672565)
+        (xy 83.394706 95.672567)
+        (xy 83.389434 95.675254)
+        (xy 83.385247 95.67944)
+        (xy 83.385244 95.679443)
+        (xy 83.300443 95.764244)
+        (xy 83.30044 95.764247)
+        (xy 83.296254 95.768434)
+        (xy 83.293567 95.773706)
+        (xy 83.293565 95.77371)
+        (xy 83.239115 95.880573)
+        (xy 83.239112 95.880579)
+        (xy 83.236429 95.885847)
+        (xy 83.235504 95.891686)
+        (xy 83.235502 95.891693)
+        (xy 83.222483 95.9739)
+        (xy 83.221 95.983263)
+        (xy 83.221 95.986215)
+        (xy 83.221 95.986216)
+        (xy 83.221 96.545781)
+        (xy 83.221 96.545793)
+        (xy 82.952496 96.545793)
+        (xy 82.9525 96.545746)
+        (xy 82.9525 96.402902)
+        (xy 82.950407 96.395092)
+        (xy 82.942598 96.393)
+        (xy 82.448902 96.393)
+        (xy 82.441092 96.395092)
+        (xy 82.439 96.402902)
+        (xy 82.439 96.921598)
+        (xy 82.185 96.921598)
+        (xy 82.185 96.402902)
+        (xy 82.182907 96.395092)
+        (xy 82.175098 96.393)
+        (xy 81.681402 96.393)
+        (xy 81.673592 96.395092)
+        (xy 81.6715 96.402902)
+        (xy 81.6715 96.545746)
+        (xy 81.119 96.545746)
+        (xy 81.119 96.439174)
+        (xy 81.119286 96.432621)
+        (xy 81.12004 96.423999)
+        (xy 81.122677 96.393857)
+        (xy 81.112606 96.356275)
+        (xy 81.111187 96.349875)
+        (xy 81.110988 96.348746)
+        (xy 81.104432 96.31156)
+        (xy 81.101142 96.305861)
+        (xy 81.098893 96.299682)
+        (xy 81.098902 96.299678)
+        (xy 81.098144 96.297848)
+        (xy 81.098136 96.297852)
+        (xy 81.095353 96.291886)
+        (xy 81.093652 96.285534)
+        (xy 81.084769 96.272848)
+        (xy 81.071334 96.25366)
+        (xy 81.067809 96.248127)
+        (xy 81.067776 96.24807)
+        (xy 81.04836 96.21444)
+        (xy 81.034726 96.203)
+        (xy 81.018551 96.189427)
+        (xy 81.013715 96.184995)
+        (xy 80.957818 96.129098)
+        (xy 81.6715 96.129098)
+        (xy 81.673592 96.136907)
+        (xy 81.681402 96.139)
+        (xy 82.175098 96.139)
+        (xy 82.182907 96.136907)
+        (xy 82.185 96.129098)
+        (xy 82.439 96.129098)
+        (xy 82.441092 96.136907)
+        (xy 82.448902 96.139)
+        (xy 82.942598 96.139)
+        (xy 82.950407 96.136907)
+        (xy 82.9525 96.129098)
+        (xy 82.9525 95.986254)
+        (xy 82.952037 95.980381)
+        (xy 82.938015 95.891848)
+        (xy 82.934402 95.880728)
+        (xy 82.880023 95.774005)
+        (xy 82.873148 95.764543)
+        (xy 82.788456 95.679851)
+        (xy 82.778994 95.672976)
+        (xy 82.672271 95.618597)
+        (xy 82.661151 95.614984)
+        (xy 82.572618 95.600962)
+        (xy 82.566746 95.6005)
+        (xy 82.448902 95.6005)
+        (xy 82.441092 95.602592)
+        (xy 82.439 95.610402)
+        (xy 82.439 96.129098)
+        (xy 82.185 96.129098)
+        (xy 82.185 95.610402)
+        (xy 82.182907 95.602592)
+        (xy 82.175098 95.6005)
+        (xy 82.057254 95.6005)
+        (xy 82.051381 95.600962)
+        (xy 81.962848 95.614984)
+        (xy 81.951728 95.618597)
+        (xy 81.845005 95.672976)
+        (xy 81.835543 95.679851)
+        (xy 81.750851 95.764543)
+        (xy 81.743976 95.774005)
+        (xy 81.689597 95.880728)
+        (xy 81.685984 95.891848)
+        (xy 81.671962 95.980381)
+        (xy 81.6715 95.986254)
+        (xy 81.6715 96.129098)
+        (xy 80.957818 96.129098)
+        (xy 80.374004 95.545284)
+        (xy 80.369572 95.540448)
+        (xy 80.365929 95.536106)
+        (xy 80.34456 95.51064)
+        (xy 80.338867 95.507353)
+        (xy 80.338861 95.507348)
+        (xy 80.310866 95.491185)
+        (xy 80.305335 95.487662)
+        (xy 80.287628 95.475264)
+        (xy 80.273466 95.465348)
+        (xy 80.267111 95.463644)
+        (xy 80.26115 95.460865)
+        (xy 80.261153 95.460857)
+        (xy 80.259321 95.460098)
+        (xy 80.259319 95.460107)
+        (xy 80.253136 95.457856)
+        (xy 80.24744 95.454568)
+        (xy 80.240963 95.453426)
+        (xy 80.240961 95.453425)
+        (xy 80.209133 95.447813)
+        (xy 80.202731 95.446394)
+        (xy 80.171498 95.438025)
+        (xy 80.171493 95.438024)
+        (xy 80.165143 95.436323)
+        (xy 80.158591 95.436896)
+        (xy 80.158589 95.436896)
+        (xy 80.126384 95.439714)
+        (xy 80.11983 95.44)
+        (xy 76.714548 95.44)
+        (xy 76.667478 95.423447)
+        (xy 76.64113 95.381076)
+        (xy 76.647103 95.331539)
+        (xy 76.682768 95.296645)
+        (xy 76.687267 95.294547)
+        (xy 76.736607 95.27154)
+        (xy 76.82164 95.186507)
+        (xy 76.872461 95.077519)
+        (xy 76.879 95.027852)
+        (xy 76.879 94.894746)
+        (xy 81.6715 94.894746)
+        (xy 81.671962 94.900618)
+        (xy 81.685984 94.989151)
+        (xy 81.689597 95.000271)
+        (xy 81.743976 95.106994)
+        (xy 81.750851 95.116456)
+        (xy 81.835543 95.201148)
+        (xy 81.845005 95.208023)
+        (xy 81.951728 95.262402)
+        (xy 81.962848 95.266015)
+        (xy 82.051381 95.280037)
+        (xy 82.057254 95.2805)
+        (xy 82.175098 95.2805)
+        (xy 82.182907 95.278407)
+        (xy 82.185 95.270598)
+        (xy 82.439 95.270598)
+        (xy 82.441092 95.278407)
+        (xy 82.448902 95.2805)
+        (xy 82.566746 95.2805)
+        (xy 82.572618 95.280037)
+        (xy 82.661151 95.266015)
+        (xy 82.672271 95.262402)
+        (xy 82.778994 95.208023)
+        (xy 82.788456 95.201148)
+        (xy 82.873148 95.116456)
+        (xy 82.880023 95.106994)
+        (xy 82.934402 95.000271)
+        (xy 82.938015 94.989151)
+        (xy 82.952037 94.900618)
+        (xy 82.9525 94.894746)
+        (xy 82.9525 94.751902)
+        (xy 82.950407 94.744092)
+        (xy 82.942598 94.742)
+        (xy 82.448902 94.742)
+        (xy 82.441092 94.744092)
+        (xy 82.439 94.751902)
+        (xy 82.439 95.270598)
+        (xy 82.185 95.270598)
+        (xy 82.185 94.751902)
+        (xy 82.182907 94.744092)
+        (xy 82.175098 94.742)
+        (xy 81.681402 94.742)
+        (xy 81.673592 94.744092)
+        (xy 81.6715 94.751902)
+        (xy 81.6715 94.894746)
+        (xy 76.879 94.894746)
+        (xy 76.879 94.478098)
+        (xy 81.6715 94.478098)
+        (xy 81.673592 94.485907)
+        (xy 81.681402 94.488)
+        (xy 82.175098 94.488)
+        (xy 82.182907 94.485907)
+        (xy 82.185 94.478098)
+        (xy 82.439 94.478098)
+        (xy 82.441092 94.485907)
+        (xy 82.448902 94.488)
+        (xy 82.942598 94.488)
+        (xy 82.950407 94.485907)
+        (xy 82.9525 94.478098)
+        (xy 82.9525 94.335254)
+        (xy 82.952037 94.329381)
+        (xy 82.938015 94.240848)
+        (xy 82.934402 94.229728)
+        (xy 82.880023 94.123005)
+        (xy 82.873148 94.113543)
+        (xy 82.788456 94.028851)
+        (xy 82.778994 94.021976)
+        (xy 82.672271 93.967597)
+        (xy 82.661151 93.963984)
+        (xy 82.572618 93.949962)
+        (xy 82.566746 93.9495)
+        (xy 82.448902 93.9495)
+        (xy 82.441092 93.951592)
+        (xy 82.439 93.959402)
+        (xy 82.439 94.478098)
+        (xy 82.185 94.478098)
+        (xy 82.185 93.959402)
+        (xy 82.182907 93.951592)
+        (xy 82.175098 93.9495)
+        (xy 82.057254 93.9495)
+        (xy 82.051381 93.949962)
+        (xy 81.962848 93.963984)
+        (xy 81.951728 93.967597)
+        (xy 81.845005 94.021976)
+        (xy 81.835543 94.028851)
+        (xy 81.750851 94.113543)
+        (xy 81.743976 94.123005)
+        (xy 81.689597 94.229728)
+        (xy 81.685984 94.240848)
+        (xy 81.671962 94.329381)
+        (xy 81.6715 94.335254)
+        (xy 81.6715 94.478098)
+        (xy 76.879 94.478098)
+        (xy 76.879 94.035868)
+        (xy 76.884724 94.00709)
+        (xy 76.901023 93.982696)
+        (xy 77.555735 93.327983)
+        (xy 77.560537 93.323583)
+        (xy 77.59036 93.29856)
+        (xy 77.60982 93.264853)
+        (xy 77.613319 93.25936)
+        (xy 77.624252 93.243746)
+        (xy 81.6715 93.243746)
+        (xy 81.671962 93.249618)
+        (xy 81.685984 93.338151)
+        (xy 81.689597 93.349271)
+        (xy 81.743976 93.455994)
+        (xy 81.750851 93.465456)
+        (xy 81.835543 93.550148)
+        (xy 81.845005 93.557023)
+        (xy 81.951728 93.611402)
+        (xy 81.962848 93.615015)
+        (xy 82.051381 93.629037)
+        (xy 82.057254 93.6295)
+        (xy 82.175098 93.6295)
+        (xy 82.182907 93.627407)
+        (xy 82.185 93.619598)
+        (xy 82.439 93.619598)
+        (xy 82.441092 93.627407)
+        (xy 82.448902 93.6295)
+        (xy 82.566746 93.6295)
+        (xy 82.572618 93.629037)
+        (xy 82.661151 93.615015)
+        (xy 82.672271 93.611402)
+        (xy 82.778994 93.557023)
+        (xy 82.788456 93.550148)
+        (xy 82.873148 93.465456)
+        (xy 82.880023 93.455994)
+        (xy 82.934402 93.349271)
+        (xy 82.938015 93.338151)
+        (xy 82.952037 93.249618)
+        (xy 82.9525 93.243746)
+        (xy 82.9525 93.100902)
+        (xy 82.950407 93.093092)
+        (xy 82.942598 93.091)
+        (xy 82.448902 93.091)
+        (xy 82.441092 93.093092)
+        (xy 82.439 93.100902)
+        (xy 82.439 93.619598)
+        (xy 82.185 93.619598)
+        (xy 82.185 93.100902)
+        (xy 82.182907 93.093092)
+        (xy 82.175098 93.091)
+        (xy 81.681402 93.091)
+        (xy 81.673592 93.093092)
+        (xy 81.6715 93.100902)
+        (xy 81.6715 93.243746)
+        (xy 77.624252 93.243746)
+        (xy 77.635652 93.227466)
+        (xy 77.637354 93.22111)
+        (xy 77.640136 93.215147)
+        (xy 77.640145 93.215151)
+        (xy 77.640901 93.213324)
+        (xy 77.640891 93.213321)
+        (xy 77.64314 93.20714)
+        (xy 77.646432 93.20144)
+        (xy 77.653187 93.163121)
+        (xy 77.654605 93.156728)
+        (xy 77.664677 93.119143)
+        (xy 77.661285 93.080383)
+        (xy 77.661 93.07383)
+        (xy 77.661 92.827098)
+        (xy 81.6715 92.827098)
+        (xy 81.673592 92.834907)
+        (xy 81.681402 92.837)
+        (xy 82.175098 92.837)
+        (xy 82.182907 92.834907)
+        (xy 82.185 92.827098)
+        (xy 82.439 92.827098)
+        (xy 82.441092 92.834907)
+        (xy 82.448902 92.837)
+        (xy 82.942598 92.837)
+        (xy 82.950407 92.834907)
+        (xy 82.9525 92.827098)
+        (xy 82.9525 92.684254)
+        (xy 82.952037 92.678381)
+        (xy 82.938015 92.589848)
+        (xy 82.934402 92.578728)
+        (xy 82.880023 92.472005)
+        (xy 82.873148 92.462543)
+        (xy 82.788456 92.377851)
+        (xy 82.778994 92.370976)
+        (xy 82.672271 92.316597)
+        (xy 82.661151 92.312984)
+        (xy 82.572618 92.298962)
+        (xy 82.566746 92.2985)
+        (xy 82.448902 92.2985)
+        (xy 82.441092 92.300592)
+        (xy 82.439 92.308402)
+        (xy 82.439 92.827098)
+        (xy 82.185 92.827098)
+        (xy 82.185 92.308402)
+        (xy 82.182907 92.300592)
+        (xy 82.175098 92.2985)
+        (xy 82.057254 92.2985)
+        (xy 82.051381 92.298962)
+        (xy 81.962848 92.312984)
+        (xy 81.951728 92.316597)
+        (xy 81.845005 92.370976)
+        (xy 81.835543 92.377851)
+        (xy 81.750851 92.462543)
+        (xy 81.743976 92.472005)
+        (xy 81.689597 92.578728)
+        (xy 81.685984 92.589848)
+        (xy 81.671962 92.678381)
+        (xy 81.6715 92.684254)
+        (xy 81.6715 92.827098)
+        (xy 77.661 92.827098)
+        (xy 77.661 91.592746)
+        (xy 81.6715 91.592746)
+        (xy 81.671962 91.598618)
+        (xy 81.685984 91.687151)
+        (xy 81.689597 91.698271)
+        (xy 81.743976 91.804994)
+        (xy 81.750851 91.814456)
+        (xy 81.835543 91.899148)
+        (xy 81.845005 91.906023)
+        (xy 81.951728 91.960402)
+        (xy 81.962848 91.964015)
+        (xy 82.051381 91.978037)
+        (xy 82.057254 91.9785)
+        (xy 82.175098 91.9785)
+        (xy 82.182907 91.976407)
+        (xy 82.185 91.968598)
+        (xy 82.439 91.968598)
+        (xy 82.441092 91.976407)
+        (xy 82.448902 91.9785)
+        (xy 82.566746 91.9785)
+        (xy 82.572618 91.978037)
+        (xy 82.661151 91.964015)
+        (xy 82.672271 91.960402)
+        (xy 82.778994 91.906023)
+        (xy 82.788456 91.899148)
+        (xy 82.873148 91.814456)
+        (xy 82.880023 91.804994)
+        (xy 82.934402 91.698271)
+        (xy 82.938015 91.687151)
+        (xy 82.952037 91.598618)
+        (xy 82.9525 91.592746)
+        (xy 82.9525 91.449902)
+        (xy 82.950407 91.442092)
+        (xy 82.942598 91.44)
+        (xy 82.448902 91.44)
+        (xy 82.441092 91.442092)
+        (xy 82.439 91.449902)
+        (xy 82.439 91.968598)
+        (xy 82.185 91.968598)
+        (xy 82.185 91.449902)
+        (xy 82.182907 91.442092)
+        (xy 82.175098 91.44)
+        (xy 81.681402 91.44)
+        (xy 81.673592 91.442092)
+        (xy 81.6715 91.449902)
+        (xy 81.6715 91.592746)
+        (xy 77.661 91.592746)
+        (xy 77.661 91.176098)
+        (xy 81.6715 91.176098)
+        (xy 81.673592 91.183907)
+        (xy 81.681402 91.186)
+        (xy 82.175098 91.186)
+        (xy 82.182907 91.183907)
+        (xy 82.185 91.176098)
+        (xy 82.439 91.176098)
+        (xy 82.441092 91.183907)
+        (xy 82.448902 91.186)
+        (xy 82.942598 91.186)
+        (xy 82.950407 91.183907)
+        (xy 82.9525 91.176098)
+        (xy 82.9525 91.033254)
+        (xy 82.952037 91.027381)
+        (xy 82.938015 90.938848)
+        (xy 82.934402 90.927728)
+        (xy 82.880023 90.821005)
+        (xy 82.873148 90.811543)
+        (xy 82.788456 90.726851)
+        (xy 82.778994 90.719976)
+        (xy 82.672271 90.665597)
+        (xy 82.661151 90.661984)
+        (xy 82.572618 90.647962)
+        (xy 82.566746 90.6475)
+        (xy 82.448902 90.6475)
+        (xy 82.441092 90.649592)
+        (xy 82.439 90.657402)
+        (xy 82.439 91.176098)
+        (xy 82.185 91.176098)
+        (xy 82.185 90.657402)
+        (xy 82.182907 90.649592)
+        (xy 82.175098 90.6475)
+        (xy 82.057254 90.6475)
+        (xy 82.051381 90.647962)
+        (xy 81.962848 90.661984)
+        (xy 81.951728 90.665597)
+        (xy 81.845005 90.719976)
+        (xy 81.835543 90.726851)
+        (xy 81.750851 90.811543)
+        (xy 81.743976 90.821005)
+        (xy 81.689597 90.927728)
+        (xy 81.685984 90.938848)
+        (xy 81.671962 91.027381)
+        (xy 81.6715 91.033254)
+        (xy 81.6715 91.176098)
+        (xy 77.661 91.176098)
+        (xy 77.661 91.096163)
+        (xy 77.665741 91.069883)
+        (xy 77.679368 91.046917)
+        (xy 77.739433 90.977598)
+        (xy 77.764382 90.948806)
+        (xy 77.823608 90.819119)
+        (xy 77.843898 90.678)
+        (xy 77.823608 90.536881)
+        (xy 77.764382 90.407194)
+        (xy 77.758978 90.400957)
+        (xy 77.679368 90.309083)
+        (xy 77.665741 90.286117)
+        (xy 77.661 90.259837)
+        (xy 77.661 90.129823)
+        (xy 77.669496 90.095101)
+        (xy 77.69049 90.07116)
+        (xy 77.691607 90.07064)
+        (xy 77.77664 89.985607)
+        (xy 77.827461 89.876619)
+        (xy 77.834 89.826952)
+        (xy 78.122 89.826952)
+        (xy 78.122319 89.82938)
+        (xy 78.12232 89.829385)
+        (xy 78.12484 89.848523)
+        (xy 78.128539 89.876619)
+        (xy 78.130967 89.881827)
+        (xy 78.130969 89.881832)
+        (xy 78.170159 89.965875)
+        (xy 78.17936 89.985607)
+        (xy 78.264393 90.07064)
+        (xy 78.328526 90.100545)
+        (xy 78.368167 90.11903)
+        (xy 78.368168 90.11903)
+        (xy 78.373381 90.121461)
+        (xy 78.423048 90.128)
+        (xy 78.800495 90.128)
+        (xy 78.802952 90.128)
+        (xy 78.852619 90.121461)
+        (xy 78.961607 90.07064)
+        (xy 79.04664 89.985607)
+        (xy 79.097461 89.876619)
+        (xy 79.104 89.826952)
+        (xy 79.104 89.824441)
+        (xy 79.392501 89.824441)
+        (xy 79.392821 89.829336)
+        (xy 79.398276 89.870779)
+        (xy 79.401461 89.881705)
+        (xy 79.446993 89.979349)
+        (xy 79.454431 89.989971)
+        (xy 79.530028 90.065568)
+        (xy 79.54065 90.073006)
+        (xy 79.638298 90.11854)
+        (xy 79.649215 90.121722)
+        (xy 79.690663 90.127179)
+        (xy 79.695557 90.1275)
+        (xy 79.746098 90.1275)
+        (xy 79.753907 90.125407)
+        (xy 79.756 90.117598)
+        (xy 79.756 90.117597)
+        (xy 80.01 90.117597)
+        (xy 80.012092 90.125406)
+        (xy 80.019902 90.127499)
+        (xy 80.070441 90.127499)
+        (xy 80.075336 90.127178)
+        (xy 80.116779 90.121723)
+        (xy 80.127705 90.118538)
+        (xy 80.225349 90.073006)
+        (xy 80.235971 90.065568)
+        (xy 80.311568 89.989971)
+        (xy 80.319006 89.979349)
+        (xy 80.348546 89.916)
+        (xy 80.681102 89.916)
+        (xy 80.681867 89.921321)
+        (xy 80.700626 90.051797)
+        (xy 80.700627 90.051802)
+        (xy 80.701392 90.057119)
+        (xy 80.703624 90.062008)
+        (xy 80.703626 90.062012)
+        (xy 80.758382 90.181911)
+        (xy 80.758383 90.181913)
+        (xy 80.760618 90.186806)
+        (xy 80.764138 90.190869)
+        (xy 80.76414 90.190871)
+        (xy 80.780844 90.210148)
+        (xy 80.853982 90.294553)
+        (xy 80.858504 90.297459)
+        (xy 80.858505 90.29746)
+        (xy 80.965658 90.366324)
+        (xy 80.973919 90.371633)
+        (xy 81.110715 90.4118)
+        (xy 81.247904 90.4118)
+        (xy 81.253285 90.4118)
+        (xy 81.390081 90.371633)
+        (xy 81.510018 90.294553)
+        (xy 81.603382 90.186806)
+        (xy 81.605742 90.181637)
+        (xy 81.605986 90.181338)
+        (xy 81.608525 90.177388)
+        (xy 81.608973 90.177676)
+        (xy 81.6298 90.152142)
+        (xy 81.665221 90.138205)
+        (xy 81.702929 90.143399)
+        (xy 81.706313 90.144801)
+        (xy 81.712475 90.148918)
+        (xy 81.768188 90.16)
+        (xy 82.602116 90.16)
+        (xy 82.605812 90.16)
+        (xy 82.661525 90.148918)
+        (xy 82.724703 90.106703)
+        (xy 82.766918 90.043525)
+        (xy 82.778 89.987812)
+        (xy 83.396 89.987812)
+        (xy 83.401222 90.014065)
+        (xy 83.402671 90.021352)
+        (xy 83.407082 90.043525)
+        (xy 83.411194 90.04968)
+        (xy 83.411196 90.049683)
+        (xy 83.443752 90.098405)
+        (xy 83.449297 90.106703)
+        (xy 83.455454 90.110817)
+        (xy 83.506316 90.144803)
+        (xy 83.506317 90.144803)
+        (xy 83.512475 90.148918)
+        (xy 83.568188 90.16)
+        (xy 84.402116 90.16)
+        (xy 84.405812 90.16)
+        (xy 84.461525 90.148918)
+        (xy 84.524703 90.106703)
+        (xy 84.548946 90.07042)
+        (xy 84.576023 90.045879)
+        (xy 84.611472 90.037)
+        (xy 85.267132 90.037)
+        (xy 85.29591 90.042724)
+        (xy 85.320306 90.059026)
+        (xy 85.794974 90.533694)
+        (xy 85.811276 90.55809)
+        (xy 85.817 90.586868)
+        (xy 85.817 91.16883)
+        (xy 85.816714 91.175384)
+        (xy 85.81532 91.191321)
+        (xy 85.813323 91.214143)
+        (xy 85.815024 91.220493)
+        (xy 85.815025 91.220498)
+        (xy 85.823394 91.251731)
+        (xy 85.824813 91.258133)
+        (xy 85.830425 91.289961)
+        (xy 85.830426 91.289963)
+        (xy 85.831568 91.29644)
+        (xy 85.834856 91.302136)
+        (xy 85.837107 91.308319)
+        (xy 85.837098 91.308321)
+        (xy 85.837857 91.310153)
+        (xy 85.837865 91.31015)
+        (xy 85.840644 91.316111)
+        (xy 85.842348 91.322466)
+        (xy 85.85818 91.345077)
+        (xy 85.864662 91.354335)
+        (xy 85.868185 91.359866)
+        (xy 85.884348 91.387861)
+        (xy 85.884353 91.387867)
+        (xy 85.88764 91.39356)
+        (xy 85.906433 91.409329)
+        (xy 85.917448 91.418572)
+        (xy 85.922284 91.423004)
+        (xy 86.810974 92.311694)
+        (xy 86.827276 92.33609)
+        (xy 86.833 92.364868)
+        (xy 86.833 93.83583)
+        (xy 86.832714 93.842384)
+        (xy 86.830293 93.87006)
+        (xy 86.829323 93.881143)
+        (xy 86.831024 93.887493)
+        (xy 86.831025 93.887498)
+        (xy 86.839394 93.918731)
+        (xy 86.840813 93.925133)
+        (xy 86.846288 93.956185)
+        (xy 86.847568 93.96344)
+        (xy 86.850857 93.969136)
+        (xy 86.853108 93.975321)
+        (xy 86.853099 93.975324)
+        (xy 86.853857 93.977153)
+        (xy 86.853865 93.97715)
+        (xy 86.856645 93.983112)
+        (xy 86.858348 93.989466)
+        (xy 86.86212 93.994853)
+        (xy 86.880662 94.021335)
+        (xy 86.884185 94.026866)
+        (xy 86.900348 94.054861)
+        (xy 86.900353 94.054867)
+        (xy 86.90364 94.06056)
+        (xy 86.9219 94.075882)
+        (xy 86.933448 94.085572)
+        (xy 86.938284 94.090004)
+        (xy 87.709692 94.861412)
+        (xy 87.730904 94.903551)
+        (xy 87.72284 94.950033)
+        (xy 87.710327 94.973443)
+        (xy 87.710322 94.973454)
+        (xy 87.708588 94.976699)
+        (xy 87.707519 94.980222)
+        (xy 87.707516 94.98023)
+        (xy 87.650783 95.167254)
+        (xy 87.649062 95.172928)
+        (xy 87.6487 95.176596)
+        (xy 87.6487 95.1766)
+        (xy 87.629576 95.370776)
+        (xy 87.628963 95.377)
+        (xy 87.629325 95.380675)
+        (xy 87.629325 95.380676)
+        (xy 87.64771 95.567352)
+        (xy 87.649062 95.581072)
+        (xy 87.650132 95.584601)
+        (xy 87.650133 95.584603)
+        (xy 87.707516 95.773769)
+        (xy 87.707518 95.773774)
+        (xy 87.708588 95.777301)
+        (xy 87.805252 95.958147)
+        (xy 87.807596 95.961003)
+        (xy 87.807598 95.961006)
+        (xy 87.931678 96.112198)
+        (xy 87.93534 96.11666)
+        (xy 87.944799 96.124423)
+        (xy 88.054485 96.21444)
+        (xy 88.093853 96.246748)
+        (xy 88.274699 96.343412)
+        (xy 88.470928 96.402938)
+        (xy 88.657797 96.421342)
+        (xy 88.666227 96.422173)
+        (xy 88.675 96.423037)
+        (xy 88.683773 96.422173)
+        (xy 88.690539 96.421506)
+        (xy 88.879072 96.402938)
+        (xy 89.075301 96.343412)
+        (xy 89.256147 96.246748)
+        (xy 89.41466 96.11666)
+        (xy 89.46467 96.055721)
+        (xy 89.502743 96.030953)
+        (xy 89.548134 96.032625)
+        (xy 89.584282 96.060128)
+        (xy 89.598 96.103429)
+        (xy 89.598 97.01083)
+        (xy 89.597714 97.017384)
+        (xy 89.595411 97.043711)
+        (xy 89.594323 97.056143)
+        (xy 89.596024 97.062493)
+        (xy 89.596025 97.062498)
+        (xy 89.604394 97.093731)
+        (xy 89.605813 97.100133)
+        (xy 89.611425 97.131961)
+        (xy 89.611426 97.131963)
+        (xy 89.612568 97.13844)
+        (xy 89.615856 97.144136)
+        (xy 89.618107 97.150319)
+        (xy 89.618098 97.150321)
+        (xy 89.618857 97.152153)
+        (xy 89.618865 97.15215)
+        (xy 89.621644 97.158111)
+        (xy 89.623348 97.164466)
+        (xy 89.641593 97.190523)
+        (xy 89.645662 97.196335)
+        (xy 89.649185 97.201866)
+        (xy 89.665348 97.229861)
+        (xy 89.665353 97.229867)
+        (xy 89.66864 97.23556)
+        (xy 89.686258 97.250343)
+        (xy 89.698448 97.260572)
+        (xy 89.703284 97.265004)
+        (xy 90.527995 98.089715)
+        (xy 90.532427 98.094551)
+        (xy 90.552862 98.118905)
+        (xy 90.55744 98.12436)
+        (xy 90.591144 98.143819)
+        (xy 90.596646 98.147323)
+        (xy 90.628534 98.169651)
+        (xy 90.63489 98.171354)
+        (xy 90.640852 98.174134)
+        (xy 90.640847 98.174143)
+        (xy 90.642675 98.1749)
+        (xy 90.642679 98.174892)
+        (xy 90.648862 98.177142)
+        (xy 90.65456 98.180432)
+        (xy 90.692885 98.187189)
+        (xy 90.69927 98.188604)
+        (xy 90.736857 98.198677)
+        (xy 90.775616 98.195285)
+        (xy 90.78217 98.195)
+        (xy 92.771354 98.195)
+        (xy 92.81313 98.207672)
+        (xy 92.840565 98.241097)
+        (xy 92.841283 98.243462)
+        (xy 92.843026 98.246724)
+        (xy 92.843027 98.246725)
+        (xy 92.902466 98.357927)
+        (xy 92.929776 98.40902)
+        (xy 92.936068 98.416687)
+        (xy 93.038553 98.541566)
+        (xy 93.048867 98.554133)
+        (xy 93.19398 98.673224)
+        (xy 93.257932 98.707407)
+        (xy 93.35628 98.759976)
+        (xy 93.356283 98.759977)
+        (xy 93.359538 98.761717)
+        (xy 93.539179 98.816211)
+        (xy 93.726 98.834611)
+        (xy 93.912821 98.816211)
+        (xy 94.092462 98.761717)
+        (xy 94.25802 98.673224)
+        (xy 94.403133 98.554133)
+        (xy 94.522224 98.40902)
+        (xy 94.53648 98.382348)
+        (xy 94.572326 98.349049)
+        (xy 94.621072 98.344852)
+        (xy 94.662084 98.371533)
+        (xy 94.678 98.417798)
+        (xy 94.678 98.944132)
+        (xy 94.672276 98.97291)
+        (xy 94.655976 98.997303)
+        (xy 94.295252 99.358027)
+        (xy 94.176176 99.477103)
+        (xy 94.137676 99.497682)
+        (xy 94.094638 99.493446)
+        (xy 94.092462 99.492283)
+        (xy 94.088937 99.491213)
+        (xy 94.088933 99.491212)
+        (xy 93.916352 99.43886)
+        (xy 93.91635 99.438859)
+        (xy 93.912821 99.437789)
+        (xy 93.90915 99.437427)
+        (xy 93.909148 99.437427)
+        (xy 93.729676 99.419751)
+        (xy 93.726 99.419389)
+        (xy 93.722324 99.419751)
+        (xy 93.542851 99.437427)
+        (xy 93.542847 99.437427)
+        (xy 93.539179 99.437789)
+        (xy 93.535651 99.438859)
+        (xy 93.535647 99.43886)
+        (xy 93.363068 99.491212)
+        (xy 93.363066 99.491212)
+        (xy 93.359538 99.492283)
+        (xy 93.356292 99.494018)
+        (xy 93.35628 99.494023)
+        (xy 93.197238 99.579034)
+        (xy 93.197233 99.579036)
+        (xy 93.19398 99.580776)
+        (xy 93.191127 99.583117)
+        (xy 93.191123 99.58312)
+        (xy 93.051722 99.697523)
+        (xy 93.051716 99.697528)
+        (xy 93.048867 99.699867)
+        (xy 93.046528 99.702716)
+        (xy 93.046523 99.702722)
+        (xy 92.93212 99.842123)
+        (xy 92.932117 99.842127)
+        (xy 92.929776 99.84498)
+        (xy 92.910476 99.881086)
+        (xy 92.843023 100.00728)
+        (xy 92.843018 100.007292)
+        (xy 92.841283 100.010538)
+        (xy 92.840212 100.014066)
+        (xy 92.840212 100.014068)
+        (xy 92.788761 100.183679)
+        (xy 92.786789 100.190179)
+        (xy 92.786427 100.193847)
+        (xy 92.786427 100.193851)
+        (xy 92.769078 100.37)
+        (xy 92.768389 100.377)
+        (xy 92.768751 100.380676)
+        (xy 92.78613 100.557136)
+        (xy 92.786789 100.563821)
+        (xy 92.787859 100.56735)
+        (xy 92.78786 100.567352)
+        (xy 92.806667 100.629349)
+        (xy 92.841283 100.743462)
+        (xy 92.843019 100.746711)
+        (xy 92.843023 100.746719)
+        (xy 92.925538 100.901091)
+        (xy 92.929776 100.90902)
+        (xy 92.95878 100.944361)
+        (xy 93.030338 101.031556)
+        (xy 93.048867 101.054133)
+        (xy 93.19398 101.173224)
+        (xy 93.247816 101.202)
+        (xy 93.35628 101.259976)
+        (xy 93.356283 101.259977)
+        (xy 93.359538 101.261717)
+        (xy 93.539179 101.316211)
+        (xy 93.726 101.334611)
+        (xy 93.912821 101.316211)
+        (xy 94.092462 101.261717)
+        (xy 94.25802 101.173224)
+        (xy 94.403133 101.054133)
+        (xy 94.522224 100.90902)
+        (xy 94.610717 100.743462)
+        (xy 94.665211 100.563821)
+        (xy 94.683611 100.377)
+        (xy 94.665211 100.190179)
+        (xy 94.610717 100.010538)
+        (xy 94.609554 100.008362)
+        (xy 94.605315 99.965327)
+        (xy 94.625894 99.926824)
+        (xy 95.208724 99.343994)
+        (xy 95.213537 99.339583)
+        (xy 95.24336 99.31456)
+        (xy 95.26282 99.280853)
+        (xy 95.266319 99.27536)
+        (xy 95.288652 99.243466)
+        (xy 95.290354 99.23711)
+        (xy 95.293136 99.231147)
+        (xy 95.293145 99.231151)
+        (xy 95.293901 99.229324)
+        (xy 95.293891 99.229321)
+        (xy 95.29614 99.22314)
+        (xy 95.299432 99.21744)
+        (xy 95.306187 99.179121)
+        (xy 95.307605 99.172728)
+        (xy 95.317677 99.135143)
+        (xy 95.314285 99.096383)
+        (xy 95.314 99.08983)
+        (xy 95.314 98.478116)
+        (xy 95.327718 98.434815)
+        (xy 95.363866 98.407312)
+        (xy 95.409257 98.40564)
+        (xy 95.44733 98.43041)
+        (xy 95.540778 98.544277)
+        (xy 95.548867 98.554133)
+        (xy 95.69398 98.673224)
+        (xy 95.757932 98.707407)
+        (xy 95.85628 98.759976)
+        (xy 95.856283 98.759977)
+        (xy 95.859538 98.761717)
+        (xy 96.039179 98.816211)
+        (xy 96.226 98.834611)
+        (xy 96.412821 98.816211)
+        (xy 96.592462 98.761717)
+        (xy 96.75802 98.673224)
+        (xy 96.903133 98.554133)
+        (xy 97.022224 98.40902)
+        (xy 97.070981 98.317802)
+        (xy 97.07648 98.307515)
+        (xy 97.112326 98.274215)
+        (xy 97.161072 98.270018)
+        (xy 97.202084 98.296699)
+        (xy 97.218 98.342964)
+        (xy 97.218 98.904132)
+        (xy 97.212276 98.93291)
+        (xy 97.195976 98.957303)
+        (xy 96.805449 99.34783)
+        (xy 96.676176 99.477103)
+        (xy 96.637676 99.497682)
+        (xy 96.594638 99.493446)
+        (xy 96.592462 99.492283)
+        (xy 96.588937 99.491213)
+        (xy 96.588933 99.491212)
+        (xy 96.416352 99.43886)
+        (xy 96.41635 99.438859)
+        (xy 96.412821 99.437789)
+        (xy 96.40915 99.437427)
+        (xy 96.409148 99.437427)
+        (xy 96.229676 99.419751)
+        (xy 96.226 99.419389)
+        (xy 96.222324 99.419751)
+        (xy 96.042851 99.437427)
+        (xy 96.042847 99.437427)
+        (xy 96.039179 99.437789)
+        (xy 96.035651 99.438859)
+        (xy 96.035647 99.43886)
+        (xy 95.863068 99.491212)
+        (xy 95.863066 99.491212)
+        (xy 95.859538 99.492283)
+        (xy 95.856292 99.494018)
+        (xy 95.85628 99.494023)
+        (xy 95.697238 99.579034)
+        (xy 95.697233 99.579036)
+        (xy 95.69398 99.580776)
+        (xy 95.691127 99.583117)
+        (xy 95.691123 99.58312)
+        (xy 95.551722 99.697523)
+        (xy 95.551716 99.697528)
+        (xy 95.548867 99.699867)
+        (xy 95.546528 99.702716)
+        (xy 95.546523 99.702722)
+        (xy 95.43212 99.842123)
+        (xy 95.432117 99.842127)
+        (xy 95.429776 99.84498)
+        (xy 95.410476 99.881086)
+        (xy 95.343023 100.00728)
+        (xy 95.343018 100.007292)
+        (xy 95.341283 100.010538)
+        (xy 95.340212 100.014066)
+        (xy 95.340212 100.014068)
+        (xy 95.288761 100.183679)
+        (xy 95.286789 100.190179)
+        (xy 95.286427 100.193847)
+        (xy 95.286427 100.193851)
+        (xy 95.269078 100.37)
+        (xy 95.268389 100.377)
+        (xy 95.268751 100.380676)
+        (xy 95.28613 100.557136)
+        (xy 95.286789 100.563821)
+        (xy 95.287859 100.56735)
+        (xy 95.28786 100.567352)
+        (xy 95.306667 100.629349)
+        (xy 95.341283 100.743462)
+        (xy 95.343019 100.746711)
+        (xy 95.343023 100.746719)
+        (xy 95.425538 100.901091)
+        (xy 95.429776 100.90902)
+        (xy 95.45878 100.944361)
+        (xy 95.530338 101.031556)
+        (xy 95.548867 101.054133)
+        (xy 95.69398 101.173224)
+        (xy 95.747816 101.202)
+        (xy 95.85628 101.259976)
+        (xy 95.856283 101.259977)
+        (xy 95.859538 101.261717)
+        (xy 96.039179 101.316211)
+        (xy 96.226 101.334611)
+        (xy 96.412821 101.316211)
+        (xy 96.592462 101.261717)
+        (xy 96.75802 101.173224)
+        (xy 96.903133 101.054133)
+        (xy 97.022224 100.90902)
+        (xy 97.110717 100.743462)
+        (xy 97.165211 100.563821)
+        (xy 97.183611 100.377)
+        (xy 97.182922 100.37)
+        (xy 97.848389 100.37)
+        (xy 97.848751 100.373676)
+        (xy 97.866006 100.548877)
+        (xy 97.866789 100.556821)
+        (xy 97.867859 100.56035)
+        (xy 97.86786 100.560352)
+        (xy 97.870844 100.570188)
+        (xy 97.921283 100.736462)
+        (xy 97.923019 100.739711)
+        (xy 97.923023 100.739719)
+        (xy 98.005103 100.893278)
+        (xy 98.009776 100.90202)
+        (xy 98.057863 100.960614)
+        (xy 98.095034 101.005908)
+        (xy 98.128867 101.047133)
+        (xy 98.27398 101.166224)
+        (xy 98.340912 101.202)
+        (xy 98.43628 101.252976)
+        (xy 98.436283 101.252977)
+        (xy 98.439538 101.254717)
+        (xy 98.619179 101.309211)
+        (xy 98.806 101.327611)
+        (xy 98.992821 101.309211)
+        (xy 99.172462 101.254717)
+        (xy 99.33802 101.166224)
+        (xy 99.483133 101.047133)
+        (xy 99.602224 100.90202)
+        (xy 99.690717 100.736462)
+        (xy 99.745211 100.556821)
+        (xy 99.763611 100.37)
+        (xy 100.348389 100.37)
+        (xy 100.348751 100.373676)
+        (xy 100.366006 100.548877)
+        (xy 100.366789 100.556821)
+        (xy 100.367859 100.56035)
+        (xy 100.36786 100.560352)
+        (xy 100.370844 100.570188)
+        (xy 100.421283 100.736462)
+        (xy 100.423019 100.739711)
+        (xy 100.423023 100.739719)
+        (xy 100.505103 100.893278)
+        (xy 100.509776 100.90202)
+        (xy 100.557863 100.960614)
+        (xy 100.595034 101.005908)
+        (xy 100.628867 101.047133)
+        (xy 100.77398 101.166224)
+        (xy 100.840912 101.202)
+        (xy 100.93628 101.252976)
+        (xy 100.936283 101.252977)
+        (xy 100.939538 101.254717)
+        (xy 101.119179 101.309211)
+        (xy 101.306 101.327611)
+        (xy 101.492821 101.309211)
+        (xy 101.672462 101.254717)
+        (xy 101.83802 101.166224)
+        (xy 101.983133 101.047133)
+        (xy 102.102224 100.90202)
+        (xy 102.190717 100.736462)
+        (xy 102.245211 100.556821)
+        (xy 102.263611 100.37)
+        (xy 102.245211 100.183179)
+        (xy 102.190717 100.003538)
+        (xy 102.188179 99.99879)
+        (xy 102.139887 99.908443)
+        (xy 102.102224 99.83798)
+        (xy 101.983133 99.692867)
+        (xy 101.975545 99.68664)
+        (xy 101.891752 99.617873)
+        (xy 101.83802 99.573776)
+        (xy 101.814631 99.561274)
+        (xy 101.675719 99.487023)
+        (xy 101.675711 99.487019)
+        (xy 101.672462 99.485283)
+        (xy 101.549861 99.448092)
+        (xy 101.496352 99.43186)
+        (xy 101.49635 99.431859)
+        (xy 101.492821 99.430789)
+        (xy 101.48915 99.430427)
+        (xy 101.489148 99.430427)
+        (xy 101.309676 99.412751)
+        (xy 101.306 99.412389)
+        (xy 101.302324 99.412751)
+        (xy 101.122851 99.430427)
+        (xy 101.122847 99.430427)
+        (xy 101.119179 99.430789)
+        (xy 101.115651 99.431859)
+        (xy 101.115647 99.43186)
+        (xy 100.943068 99.484212)
+        (xy 100.943066 99.484212)
+        (xy 100.939538 99.485283)
+        (xy 100.936292 99.487018)
+        (xy 100.93628 99.487023)
+        (xy 100.777238 99.572034)
+        (xy 100.777233 99.572036)
+        (xy 100.77398 99.573776)
+        (xy 100.771127 99.576117)
+        (xy 100.771123 99.57612)
+        (xy 100.631722 99.690523)
+        (xy 100.631716 99.690528)
+        (xy 100.628867 99.692867)
+        (xy 100.626528 99.695716)
+        (xy 100.626523 99.695722)
+        (xy 100.51212 99.835123)
+        (xy 100.512117 99.835127)
+        (xy 100.509776 99.83798)
+        (xy 100.508036 99.841233)
+        (xy 100.508034 99.841238)
+        (xy 100.423023 100.00028)
+        (xy 100.423018 100.000292)
+        (xy 100.421283 100.003538)
+        (xy 100.420212 100.007066)
+        (xy 100.420212 100.007068)
+        (xy 100.372089 100.165708)
+        (xy 100.366789 100.183179)
+        (xy 100.366427 100.186847)
+        (xy 100.366427 100.186851)
+        (xy 100.352609 100.327151)
+        (xy 100.348389 100.37)
+        (xy 99.763611 100.37)
+        (xy 99.745211 100.183179)
+        (xy 99.690717 100.003538)
+        (xy 99.688179 99.99879)
+        (xy 99.639887 99.908443)
+        (xy 99.602224 99.83798)
+        (xy 99.483133 99.692867)
+        (xy 99.475545 99.68664)
+        (xy 99.391752 99.617873)
+        (xy 99.33802 99.573776)
+        (xy 99.314631 99.561274)
+        (xy 99.175719 99.487023)
+        (xy 99.175711 99.487019)
+        (xy 99.172462 99.485283)
+        (xy 99.049861 99.448092)
+        (xy 98.996352 99.43186)
+        (xy 98.99635 99.431859)
+        (xy 98.992821 99.430789)
+        (xy 98.98915 99.430427)
+        (xy 98.989148 99.430427)
+        (xy 98.809676 99.412751)
+        (xy 98.806 99.412389)
+        (xy 98.802324 99.412751)
+        (xy 98.622851 99.430427)
+        (xy 98.622847 99.430427)
+        (xy 98.619179 99.430789)
+        (xy 98.615651 99.431859)
+        (xy 98.615647 99.43186)
+        (xy 98.443068 99.484212)
+        (xy 98.443066 99.484212)
+        (xy 98.439538 99.485283)
+        (xy 98.436292 99.487018)
+        (xy 98.43628 99.487023)
+        (xy 98.277238 99.572034)
+        (xy 98.277233 99.572036)
+        (xy 98.27398 99.573776)
+        (xy 98.271127 99.576117)
+        (xy 98.271123 99.57612)
+        (xy 98.131722 99.690523)
+        (xy 98.131716 99.690528)
+        (xy 98.128867 99.692867)
+        (xy 98.126528 99.695716)
+        (xy 98.126523 99.695722)
+        (xy 98.01212 99.835123)
+        (xy 98.012117 99.835127)
+        (xy 98.009776 99.83798)
+        (xy 98.008036 99.841233)
+        (xy 98.008034 99.841238)
+        (xy 97.923023 100.00028)
+        (xy 97.923018 100.000292)
+        (xy 97.921283 100.003538)
+        (xy 97.920212 100.007066)
+        (xy 97.920212 100.007068)
+        (xy 97.872089 100.165708)
+        (xy 97.866789 100.183179)
+        (xy 97.866427 100.186847)
+        (xy 97.866427 100.186851)
+        (xy 97.852609 100.327151)
+        (xy 97.848389 100.37)
+        (xy 97.182922 100.37)
+        (xy 97.165211 100.190179)
+        (xy 97.110717 100.010538)
+        (xy 97.109554 100.008362)
+        (xy 97.105315 99.965327)
+        (xy 97.125894 99.926824)
+        (xy 97.748724 99.303994)
+        (xy 97.753537 99.299583)
+        (xy 97.78336 99.27456)
+        (xy 97.80282 99.240853)
+        (xy 97.806319 99.23536)
+        (xy 97.828652 99.203466)
+        (xy 97.830354 99.19711)
+        (xy 97.833136 99.191147)
+        (xy 97.833145 99.191151)
+        (xy 97.833901 99.189324)
+        (xy 97.833891 99.189321)
+        (xy 97.83614 99.18314)
+        (xy 97.839432 99.17744)
+        (xy 97.846187 99.139121)
+        (xy 97.847605 99.132728)
+        (xy 97.857677 99.095143)
+        (xy 97.854286 99.056379)
+        (xy 97.854 99.049826)
+        (xy 97.854 98.410798)
+        (xy 97.869916 98.364533)
+        (xy 97.910928 98.337852)
+        (xy 97.959674 98.342049)
+        (xy 97.995519 98.375348)
+        (xy 98.009776 98.40202)
+        (xy 98.065365 98.469755)
+        (xy 98.119967 98.536289)
+        (xy 98.128867 98.547133)
+        (xy 98.27398 98.666224)
+        (xy 98.346468 98.70497)
+        (xy 98.43628 98.752976)
+        (xy 98.436283 98.752977)
+        (xy 98.439538 98.754717)
+        (xy 98.619179 98.809211)
+        (xy 98.806 98.827611)
+        (xy 98.992821 98.809211)
+        (xy 99.172462 98.754717)
+        (xy 99.33802 98.666224)
+        (xy 99.483133 98.547133)
+        (xy 99.602224 98.40202)
+        (xy 99.690717 98.236462)
+        (xy 99.745211 98.056821)
+        (xy 99.763611 97.87)
+        (xy 100.348389 97.87)
+        (xy 100.348751 97.873676)
+        (xy 100.364498 98.033566)
+        (xy 100.366789 98.056821)
+        (xy 100.367859 98.06035)
+        (xy 100.36786 98.060352)
+        (xy 100.385747 98.119317)
+        (xy 100.421283 98.236462)
+        (xy 100.423019 98.239711)
+        (xy 100.423023 98.239719)
+        (xy 100.500105 98.383927)
+        (xy 100.509776 98.40202)
+        (xy 100.565365 98.469755)
+        (xy 100.619967 98.536289)
+        (xy 100.628867 98.547133)
+        (xy 100.77398 98.666224)
+        (xy 100.846468 98.70497)
+        (xy 100.93628 98.752976)
+        (xy 100.936283 98.752977)
+        (xy 100.939538 98.754717)
+        (xy 101.119179 98.809211)
+        (xy 101.306 98.827611)
+        (xy 101.492821 98.809211)
+        (xy 101.672462 98.754717)
+        (xy 101.83802 98.666224)
+        (xy 101.983133 98.547133)
+        (xy 102.102224 98.40202)
+        (xy 102.190717 98.236462)
+        (xy 102.245211 98.056821)
+        (xy 102.263611 97.87)
+        (xy 102.245211 97.683179)
+        (xy 102.190717 97.503538)
+        (xy 102.184672 97.492229)
+        (xy 102.140264 97.409148)
+        (xy 102.102224 97.33798)
+        (xy 101.983133 97.192867)
+        (xy 101.931803 97.150742)
+        (xy 101.905346 97.129029)
+        (xy 101.83802 97.073776)
+        (xy 101.818021 97.063086)
+        (xy 101.675719 96.987023)
+        (xy 101.675711 96.987019)
+        (xy 101.672462 96.985283)
+        (xy 101.559447 96.951)
+        (xy 101.496352 96.93186)
+        (xy 101.49635 96.931859)
+        (xy 101.492821 96.930789)
+        (xy 101.48915 96.930427)
+        (xy 101.489148 96.930427)
+        (xy 101.309676 96.912751)
+        (xy 101.306 96.912389)
+        (xy 101.302324 96.912751)
+        (xy 101.122851 96.930427)
+        (xy 101.122847 96.930427)
+        (xy 101.119179 96.930789)
+        (xy 101.115651 96.931859)
+        (xy 101.115647 96.93186)
+        (xy 100.943068 96.984212)
+        (xy 100.943066 96.984212)
+        (xy 100.939538 96.985283)
+        (xy 100.936292 96.987018)
+        (xy 100.93628 96.987023)
+        (xy 100.777238 97.072034)
+        (xy 100.777233 97.072036)
+        (xy 100.77398 97.073776)
+        (xy 100.771127 97.076117)
+        (xy 100.771123 97.07612)
+        (xy 100.631722 97.190523)
+        (xy 100.631716 97.190528)
+        (xy 100.628867 97.192867)
+        (xy 100.626528 97.195716)
+        (xy 100.626523 97.195722)
+        (xy 100.51212 97.335123)
+        (xy 100.512117 97.335127)
+        (xy 100.509776 97.33798)
+        (xy 100.508036 97.341233)
+        (xy 100.508034 97.341238)
+        (xy 100.423023 97.50028)
+        (xy 100.423018 97.500292)
+        (xy 100.421283 97.503538)
+        (xy 100.420212 97.507066)
+        (xy 100.420212 97.507068)
+        (xy 100.368548 97.677381)
+        (xy 100.366789 97.683179)
+        (xy 100.366427 97.686847)
+        (xy 100.366427 97.686851)
+        (xy 100.351902 97.83433)
+        (xy 100.348389 97.87)
+        (xy 99.763611 97.87)
+        (xy 99.745211 97.683179)
+        (xy 99.690717 97.503538)
+        (xy 99.684672 97.492229)
+        (xy 99.640264 97.409148)
+        (xy 99.602224 97.33798)
+        (xy 99.483133 97.192867)
+        (xy 99.431803 97.150742)
+        (xy 99.405346 97.129029)
+        (xy 99.33802 97.073776)
+        (xy 99.318021 97.063086)
+        (xy 99.175719 96.987023)
+        (xy 99.175711 96.987019)
+        (xy 99.172462 96.985283)
+        (xy 99.059447 96.951)
+        (xy 98.996352 96.93186)
+        (xy 98.99635 96.931859)
+        (xy 98.992821 96.930789)
+        (xy 98.98915 96.930427)
+        (xy 98.989148 96.930427)
+        (xy 98.809676 96.912751)
+        (xy 98.806 96.912389)
+        (xy 98.802324 96.912751)
+        (xy 98.622851 96.930427)
+        (xy 98.622847 96.930427)
+        (xy 98.619179 96.930789)
+        (xy 98.615651 96.931859)
+        (xy 98.615647 96.93186)
+        (xy 98.443068 96.984212)
+        (xy 98.443066 96.984212)
+        (xy 98.439538 96.985283)
+        (xy 98.436292 96.987018)
+        (xy 98.43628 96.987023)
+        (xy 98.277238 97.072034)
+        (xy 98.277233 97.072036)
+        (xy 98.27398 97.073776)
+        (xy 98.271127 97.076117)
+        (xy 98.271123 97.07612)
+        (xy 98.131722 97.190523)
+        (xy 98.131716 97.190528)
+        (xy 98.128867 97.192867)
+        (xy 98.126528 97.195716)
+        (xy 98.126523 97.195722)
+        (xy 98.01212 97.335123)
+        (xy 98.012117 97.335127)
+        (xy 98.009776 97.33798)
+        (xy 98.008036 97.341233)
+        (xy 98.008034 97.341238)
+        (xy 97.99552 97.364651)
+        (xy 97.959674 97.397951)
+        (xy 97.910928 97.402148)
+        (xy 97.869916 97.375467)
+        (xy 97.854 97.329202)
+        (xy 97.854 96.802868)
+        (xy 97.859724 96.77409)
+        (xy 97.876023 96.749696)
+        (xy 98.355825 96.269893)
+        (xy 98.394326 96.249315)
+        (xy 98.437362 96.253554)
+        (xy 98.439538 96.254717)
+        (xy 98.619179 96.309211)
+        (xy 98.806 96.327611)
+        (xy 98.992821 96.309211)
+        (xy 99.172462 96.254717)
+        (xy 99.33802 96.166224)
+        (xy 99.483133 96.047133)
+        (xy 99.602224 95.90202)
+        (xy 99.690717 95.736462)
+        (xy 99.745211 95.556821)
+        (xy 99.763611 95.37)
+        (xy 100.348389 95.37)
+        (xy 100.348751 95.373676)
+        (xy 100.365652 95.545284)
+        (xy 100.366789 95.556821)
+        (xy 100.367859 95.56035)
+        (xy 100.36786 95.560352)
+        (xy 100.38651 95.621832)
+        (xy 100.421283 95.736462)
+        (xy 100.423019 95.739711)
+        (xy 100.423023 95.739719)
+        (xy 100.504256 95.891693)
+        (xy 100.509776 95.90202)
+        (xy 100.558315 95.961165)
+        (xy 100.626013 96.043656)
+        (xy 100.628867 96.047133)
+        (xy 100.77398 96.166224)
+        (xy 100.849636 96.206663)
+        (xy 100.93628 96.252976)
+        (xy 100.936283 96.252977)
+        (xy 100.939538 96.254717)
+        (xy 101.119179 96.309211)
+        (xy 101.306 96.327611)
+        (xy 101.492821 96.309211)
+        (xy 101.672462 96.254717)
+        (xy 101.83802 96.166224)
+        (xy 101.983133 96.047133)
+        (xy 102.102224 95.90202)
+        (xy 102.190717 95.736462)
+        (xy 102.245211 95.556821)
+        (xy 102.263611 95.37)
+        (xy 102.245211 95.183179)
+        (xy 102.190717 95.003538)
+        (xy 102.186728 94.996076)
+        (xy 102.140115 94.908869)
+        (xy 102.102224 94.83798)
+        (xy 101.983133 94.692867)
+        (xy 101.953808 94.668801)
+        (xy 101.898906 94.623744)
+        (xy 101.83802 94.573776)
+        (xy 101.820071 94.564182)
+        (xy 101.675719 94.487023)
+        (xy 101.675711 94.487019)
+        (xy 101.672462 94.485283)
+        (xy 101.55498 94.449645)
+        (xy 101.496352 94.43186)
+        (xy 101.49635 94.431859)
+        (xy 101.492821 94.430789)
+        (xy 101.48915 94.430427)
+        (xy 101.489148 94.430427)
+        (xy 101.309676 94.412751)
+        (xy 101.306 94.412389)
+        (xy 101.302324 94.412751)
+        (xy 101.122851 94.430427)
+        (xy 101.122847 94.430427)
+        (xy 101.119179 94.430789)
+        (xy 101.115651 94.431859)
+        (xy 101.115647 94.43186)
+        (xy 100.943068 94.484212)
+        (xy 100.943066 94.484212)
+        (xy 100.939538 94.485283)
+        (xy 100.936292 94.487018)
+        (xy 100.93628 94.487023)
+        (xy 100.777238 94.572034)
+        (xy 100.777233 94.572036)
+        (xy 100.77398 94.573776)
+        (xy 100.771127 94.576117)
+        (xy 100.771123 94.57612)
+        (xy 100.631722 94.690523)
+        (xy 100.631716 94.690528)
+        (xy 100.628867 94.692867)
+        (xy 100.626528 94.695716)
+        (xy 100.626523 94.695722)
+        (xy 100.51212 94.835123)
+        (xy 100.512117 94.835127)
+        (xy 100.509776 94.83798)
+        (xy 100.508036 94.841233)
+        (xy 100.508034 94.841238)
+        (xy 100.423023 95.00028)
+        (xy 100.423018 95.000292)
+        (xy 100.421283 95.003538)
+        (xy 100.420213 95.007065)
+        (xy 100.420212 95.007068)
+        (xy 100.368426 95.177783)
+        (xy 100.366789 95.183179)
+        (xy 100.366427 95.186847)
+        (xy 100.366427 95.186851)
+        (xy 100.349396 95.359771)
+        (xy 100.348389 95.37)
+        (xy 99.763611 95.37)
+        (xy 99.745211 95.183179)
+        (xy 99.690717 95.003538)
+        (xy 99.686728 94.996076)
+        (xy 99.640115 94.908869)
+        (xy 99.602224 94.83798)
+        (xy 99.483133 94.692867)
+        (xy 99.453808 94.668801)
+        (xy 99.398906 94.623744)
+        (xy 99.33802 94.573776)
+        (xy 99.320071 94.564182)
+        (xy 99.175719 94.487023)
+        (xy 99.175711 94.487019)
+        (xy 99.172462 94.485283)
+        (xy 99.05498 94.449645)
+        (xy 98.996352 94.43186)
+        (xy 98.99635 94.431859)
+        (xy 98.992821 94.430789)
+        (xy 98.98915 94.430427)
+        (xy 98.989148 94.430427)
+        (xy 98.809676 94.412751)
+        (xy 98.806 94.412389)
+        (xy 98.802324 94.412751)
+        (xy 98.622851 94.430427)
+        (xy 98.622847 94.430427)
+        (xy 98.619179 94.430789)
+        (xy 98.615651 94.431859)
+        (xy 98.615647 94.43186)
+        (xy 98.443065 94.484213)
+        (xy 98.439538 94.485283)
+        (xy 98.437363 94.486445)
+        (xy 98.394325 94.490684)
+        (xy 98.355823 94.470103)
+        (xy 97.876026 93.990306)
+        (xy 97.859724 93.96591)
+        (xy 97.854 93.937132)
+        (xy 97.854 93.410798)
+        (xy 97.869916 93.364533)
+        (xy 97.910928 93.337852)
+        (xy 97.959674 93.342049)
+        (xy 97.995519 93.375348)
+        (xy 98.009776 93.40202)
+        (xy 98.061082 93.464537)
+        (xy 98.121532 93.538196)
+        (xy 98.128867 93.547133)
+        (xy 98.27398 93.666224)
+        (xy 98.329934 93.696132)
+        (xy 98.43628 93.752976)
+        (xy 98.436283 93.752977)
+        (xy 98.439538 93.754717)
+        (xy 98.619179 93.809211)
+        (xy 98.806 93.827611)
+        (xy 98.992821 93.809211)
+        (xy 99.172462 93.754717)
+        (xy 99.33802 93.666224)
+        (xy 99.483133 93.547133)
+        (xy 99.602224 93.40202)
+        (xy 99.61648 93.375348)
+        (xy 99.652326 93.342049)
+        (xy 99.701072 93.337852)
+        (xy 99.742084 93.364533)
+        (xy 99.758 93.410798)
+        (xy 99.758 93.688837)
+        (xy 99.753259 93.715117)
+        (xy 99.739632 93.738083)
+        (xy 99.65814 93.832128)
+        (xy 99.658136 93.832133)
+        (xy 99.654618 93.836194)
+        (xy 99.652385 93.841082)
+        (xy 99.652382 93.841088)
+        (xy 99.597626 93.960987)
+        (xy 99.597624 93.960993)
+        (xy 99.595392 93.965881)
+        (xy 99.594627 93.971195)
+        (xy 99.594626 93.971202)
+        (xy 99.575998 94.100767)
+        (xy 99.575102 94.107)
+        (xy 99.575867 94.112321)
+        (xy 99.594626 94.242797)
+        (xy 99.594627 94.242802)
+        (xy 99.595392 94.248119)
+        (xy 99.597624 94.253008)
+        (xy 99.597626 94.253012)
+        (xy 99.652382 94.372911)
+        (xy 99.652383 94.372913)
+        (xy 99.654618 94.377806)
+        (xy 99.658138 94.381869)
+        (xy 99.65814 94.381871)
+        (xy 99.684898 94.412751)
+        (xy 99.747982 94.485553)
+        (xy 99.752504 94.488459)
+        (xy 99.752505 94.48846)
+        (xy 99.854791 94.554196)
+        (xy 99.867919 94.562633)
+        (xy 100.004715 94.6028)
+        (xy 100.141904 94.6028)
+        (xy 100.147285 94.6028)
+        (xy 100.284081 94.562633)
+        (xy 100.404018 94.485553)
+        (xy 100.497382 94.377806)
+        (xy 100.556608 94.248119)
+        (xy 100.576898 94.107)
+        (xy 100.575878 94.099909)
+        (xy 100.557965 93.975321)
+        (xy 100.556608 93.965881)
+        (xy 100.530508 93.908731)
+        (xy 100.499617 93.841088)
+        (xy 100.497382 93.836194)
+        (xy 100.483243 93.819877)
+        (xy 100.412368 93.738083)
+        (xy 100.398741 93.715117)
+        (xy 100.394 93.688837)
+        (xy 100.394 93.471116)
+        (xy 100.407718 93.427815)
+        (xy 100.443866 93.400312)
+        (xy 100.489257 93.39864)
+        (xy 100.52733 93.42341)
+        (xy 100.626523 93.544277)
+        (xy 100.628867 93.547133)
+        (xy 100.77398 93.666224)
+        (xy 100.829934 93.696132)
+        (xy 100.93628 93.752976)
+        (xy 100.936283 93.752977)
+        (xy 100.939538 93.754717)
+        (xy 101.119179 93.809211)
+        (xy 101.306 93.827611)
+        (xy 101.492821 93.809211)
+        (xy 101.672462 93.754717)
+        (xy 101.83802 93.666224)
+        (xy 101.983133 93.547133)
+        (xy 102.102224 93.40202)
+        (xy 102.190717 93.236462)
+        (xy 102.245211 93.056821)
+        (xy 102.263611 92.87)
+        (xy 102.245211 92.683179)
+        (xy 102.190717 92.503538)
+        (xy 102.188783 92.49992)
+        (xy 102.13576 92.400721)
+        (xy 102.102224 92.33798)
+        (xy 101.983133 92.192867)
+        (xy 101.979415 92.189816)
+        (xy 101.849406 92.08312)
+        (xy 101.83802 92.073776)
+        (xy 101.830471 92.069741)
+        (xy 101.675719 91.987023)
+        (xy 101.675711 91.987019)
+        (xy 101.672462 91.985283)
+        (xy 101.492821 91.930789)
+        (xy 101.48915 91.930427)
+        (xy 101.489148 91.930427)
+        (xy 101.309676 91.912751)
+        (xy 101.306 91.912389)
+        (xy 101.302324 91.912751)
+        (xy 101.122851 91.930427)
+        (xy 101.122847 91.930427)
+        (xy 101.119179 91.930789)
+        (xy 101.115651 91.931859)
+        (xy 101.115647 91.93186)
+        (xy 100.943068 91.984212)
+        (xy 100.943066 91.984212)
+        (xy 100.939538 91.985283)
+        (xy 100.936292 91.987018)
+        (xy 100.93628 91.987023)
+        (xy 100.777238 92.072034)
+        (xy 100.777233 92.072036)
+        (xy 100.77398 92.073776)
+        (xy 100.771127 92.076117)
+        (xy 100.771123 92.07612)
+        (xy 100.631722 92.190523)
+        (xy 100.631716 92.190528)
+        (xy 100.628867 92.192867)
+        (xy 100.626528 92.195716)
+        (xy 100.626523 92.195722)
+        (xy 100.52733 92.31659)
+        (xy 100.489257 92.34136)
+        (xy 100.443866 92.339688)
+        (xy 100.407718 92.312185)
+        (xy 100.394 92.268884)
+        (xy 100.394 91.762868)
+        (xy 100.399724 91.73409)
+        (xy 100.416023 91.709696)
+        (xy 100.855825 91.269893)
+        (xy 100.894326 91.249315)
+        (xy 100.937362 91.253554)
+        (xy 100.939538 91.254717)
+        (xy 101.119179 91.309211)
+        (xy 101.289781 91.326013)
+        (xy 101.301004 91.327119)
+        (xy 101.306 91.327611)
+        (xy 101.310996 91.327119)
+        (xy 101.320679 91.326165)
+        (xy 101.492821 91.309211)
+        (xy 101.672462 91.254717)
+        (xy 101.83802 91.166224)
+        (xy 101.983133 91.047133)
+        (xy 102.102224 90.90202)
+        (xy 102.190717 90.736462)
+        (xy 102.245211 90.556821)
+        (xy 102.26256 90.380675)
+        (xy 102.263249 90.373676)
+        (xy 102.263611 90.37)
+        (xy 102.245211 90.183179)
+        (xy 102.190717 90.003538)
+        (xy 102.188869 90.000081)
+        (xy 102.125663 89.881832)
+        (xy 102.102224 89.83798)
+        (xy 101.983133 89.692867)
+        (xy 101.951226 89.666682)
+        (xy 101.849406 89.58312)
+        (xy 101.83802 89.573776)
+        (xy 101.807271 89.55734)
+        (xy 101.675719 89.487023)
+        (xy 101.675711 89.487019)
+        (xy 101.672462 89.485283)
+        (xy 101.55174 89.448662)
+        (xy 101.496352 89.43186)
+        (xy 101.49635 89.431859)
+        (xy 101.492821 89.430789)
+        (xy 101.48915 89.430427)
+        (xy 101.489148 89.430427)
+        (xy 101.309676 89.412751)
+        (xy 101.306 89.412389)
+        (xy 101.302324 89.412751)
+        (xy 101.122851 89.430427)
+        (xy 101.122847 89.430427)
+        (xy 101.119179 89.430789)
+        (xy 101.115651 89.431859)
+        (xy 101.115647 89.43186)
+        (xy 100.943068 89.484212)
+        (xy 100.943066 89.484212)
+        (xy 100.939538 89.485283)
+        (xy 100.936292 89.487018)
+        (xy 100.93628 89.487023)
+        (xy 100.777238 89.572034)
+        (xy 100.777233 89.572036)
+        (xy 100.77398 89.573776)
+        (xy 100.771127 89.576117)
+        (xy 100.771123 89.57612)
+        (xy 100.631722 89.690523)
+        (xy 100.631716 89.690528)
+        (xy 100.628867 89.692867)
+        (xy 100.626528 89.695716)
+        (xy 100.626523 89.695722)
+        (xy 100.51212 89.835123)
+        (xy 100.512117 89.835127)
+        (xy 100.509776 89.83798)
+        (xy 100.508036 89.841233)
+        (xy 100.508034 89.841238)
+        (xy 100.423023 90.00028)
+        (xy 100.423018 90.000292)
+        (xy 100.421283 90.003538)
+        (xy 100.420212 90.007066)
+        (xy 100.420212 90.007068)
+        (xy 100.367876 90.179597)
+        (xy 100.366789 90.183179)
+        (xy 100.366427 90.186847)
+        (xy 100.366427 90.186851)
+        (xy 100.350446 90.349115)
+        (xy 100.348389 90.37)
+        (xy 100.348751 90.373676)
+        (xy 100.364823 90.536866)
+        (xy 100.366789 90.556821)
+        (xy 100.367859 90.56035)
+        (xy 100.36786 90.560352)
+        (xy 100.420211 90.732931)
+        (xy 100.421283 90.736462)
+        (xy 100.422446 90.738638)
+        (xy 100.426682 90.781676)
+        (xy 100.406102 90.820176)
+        (xy 99.863288 91.36299)
+        (xy 99.858454 91.367421)
+        (xy 99.833678 91.388211)
+        (xy 99.833673 91.388215)
+        (xy 99.82864 91.39244)
+        (xy 99.825355 91.398129)
+        (xy 99.825352 91.398133)
+        (xy 99.809189 91.426128)
+        (xy 99.805667 91.431655)
+        (xy 99.787122 91.458142)
+        (xy 99.787119 91.458147)
+        (xy 99.783348 91.463534)
+        (xy 99.781644 91.469888)
+        (xy 99.778867 91.475846)
+        (xy 99.77886 91.475842)
+        (xy 99.778099 91.477678)
+        (xy 99.778106 91.477681)
+        (xy 99.775854 91.483866)
+        (xy 99.772568 91.48956)
+        (xy 99.771426 91.496032)
+        (xy 99.771425 91.496037)
+        (xy 99.765813 91.527865)
+        (xy 99.764394 91.534266)
+        (xy 99.756025 91.565499)
+        (xy 99.756024 91.565507)
+        (xy 99.754323 91.571857)
+        (xy 99.754896 91.578408)
+        (xy 99.754896 91.57841)
+        (xy 99.757714 91.610616)
+        (xy 99.758 91.61717)
+        (xy 99.758 92.329202)
+        (xy 99.742084 92.375467)
+        (xy 99.701072 92.402148)
+        (xy 99.652326 92.397951)
+        (xy 99.61648 92.364651)
+        (xy 99.610006 92.352539)
+        (xy 99.602224 92.33798)
+        (xy 99.483133 92.192867)
+        (xy 99.479415 92.189816)
+        (xy 99.349406 92.08312)
+        (xy 99.33802 92.073776)
+        (xy 99.330471 92.069741)
+        (xy 99.175719 91.987023)
+        (xy 99.175711 91.987019)
+        (xy 99.172462 91.985283)
+        (xy 98.992821 91.930789)
+        (xy 98.98915 91.930427)
+        (xy 98.989148 91.930427)
+        (xy 98.809676 91.912751)
+        (xy 98.806 91.912389)
+        (xy 98.802324 91.912751)
+        (xy 98.622851 91.930427)
+        (xy 98.622847 91.930427)
+        (xy 98.619179 91.930789)
+        (xy 98.615651 91.931859)
+        (xy 98.615647 91.93186)
+        (xy 98.443068 91.984212)
+        (xy 98.443066 91.984212)
+        (xy 98.439538 91.985283)
+        (xy 98.436292 91.987018)
+        (xy 98.43628 91.987023)
+        (xy 98.277238 92.072034)
+        (xy 98.277233 92.072036)
+        (xy 98.27398 92.073776)
+        (xy 98.271127 92.076117)
+        (xy 98.271123 92.07612)
+        (xy 98.131722 92.190523)
+        (xy 98.131716 92.190528)
+        (xy 98.128867 92.192867)
+        (xy 98.126528 92.195716)
+        (xy 98.126523 92.195722)
+        (xy 98.01212 92.335123)
+        (xy 98.012117 92.335127)
+        (xy 98.009776 92.33798)
+        (xy 98.008036 92.341233)
+        (xy 98.008034 92.341238)
+        (xy 97.99552 92.364651)
+        (xy 97.959674 92.397951)
+        (xy 97.910928 92.402148)
+        (xy 97.869916 92.375467)
+        (xy 97.854 92.329202)
+        (xy 97.854 92.219174)
+        (xy 97.854286 92.212621)
+        (xy 97.854432 92.210949)
+        (xy 97.857677 92.173857)
+        (xy 97.847606 92.136275)
+        (xy 97.846187 92.129875)
+        (xy 97.846171 92.129783)
+        (xy 97.839432 92.09156)
+        (xy 97.836142 92.085861)
+        (xy 97.833893 92.079682)
+        (xy 97.833902 92.079678)
+        (xy 97.833144 92.077848)
+        (xy 97.833136 92.077852)
+        (xy 97.830353 92.071886)
+        (xy 97.828652 92.065534)
+        (xy 97.821077 92.054716)
+        (xy 97.806334 92.03366)
+        (xy 97.802809 92.028127)
+        (xy 97.801881 92.02652)
+        (xy 97.78336 91.99444)
+        (xy 97.772447 91.985283)
+        (xy 97.753551 91.969427)
+        (xy 97.748715 91.964995)
+        (xy 97.138004 91.354284)
+        (xy 97.133572 91.349448)
+        (xy 97.131854 91.347401)
+        (xy 97.10856 91.31964)
+        (xy 97.102867 91.316353)
+        (xy 97.102861 91.316348)
+        (xy 97.074866 91.300185)
+        (xy 97.069335 91.296662)
+        (xy 97.050258 91.283305)
+        (xy 97.037466 91.274348)
+        (xy 97.031111 91.272644)
+        (xy 97.02515 91.269865)
+        (xy 97.025153 91.269857)
+        (xy 97.023321 91.269098)
+        (xy 97.023319 91.269107)
+        (xy 97.017136 91.266856)
+        (xy 97.01144 91.263568)
+        (xy 97.004963 91.262426)
+        (xy 97.004961 91.262425)
+        (xy 96.973133 91.256813)
+        (xy 96.966731 91.255394)
+        (xy 96.935498 91.247025)
+        (xy 96.935493 91.247024)
+        (xy 96.929143 91.245323)
+        (xy 96.922591 91.245896)
+        (xy 96.922589 91.245896)
+        (xy 96.890384 91.248714)
+        (xy 96.88383 91.249)
+        (xy 96.865031 91.249)
+        (xy 96.826107 91.238143)
+        (xy 96.798423 91.208706)
+        (xy 96.789972 91.169189)
+        (xy 96.801125 91.136982)
+        (xy 96.801202 91.135417)
+        (xy 96.796685 91.12729)
+        (xy 96.233 90.563605)
+        (xy 96.226 90.559563)
+        (xy 96.218999 90.563605)
+        (xy 95.655314 91.127289)
+        (xy 95.650796 91.135419)
+        (xy 95.650873 91.136983)
+        (xy 95.662026 91.16919)
+        (xy 95.653575 91.208706)
+        (xy 95.625891 91.238143)
+        (xy 95.586967 91.249)
+        (xy 94.375856 91.249)
+        (xy 94.332555 91.235282)
+        (xy 94.305052 91.199134)
+        (xy 94.30338 91.153743)
+        (xy 94.32815 91.11567)
+        (xy 94.369319 91.081883)
+        (xy 94.403133 91.054133)
+        (xy 94.522224 90.90902)
+        (xy 94.610717 90.743462)
+        (xy 94.665211 90.563821)
+        (xy 94.683249 90.380675)
+        (xy 95.269253 90.380675)
+        (xy 95.286919 90.560047)
+        (xy 95.288354 90.567257)
+        (xy 95.340673 90.739731)
+        (xy 95.343491 90.746532)
+        (xy 95.428449 90.905478)
+        (xy 95.432538 90.911598)
+        (xy 95.461586 90.946994)
+        (xy 95.46843 90.95173)
+        (xy 95.475709 90.947684)
+        (xy 96.039394 90.384)
+        (xy 96.043436 90.377)
+        (xy 96.408563 90.377)
+        (xy 96.412605 90.384)
+        (xy 96.97629 90.947685)
+        (xy 96.983568 90.95173)
+        (xy 96.990412 90.946993)
+        (xy 97.019462 90.911597)
+        (xy 97.023549 90.90548)
+        (xy 97.108508 90.746532)
+        (xy 97.111326 90.739731)
+        (xy 97.163645 90.567257)
+        (xy 97.16508 90.560047)
+        (xy 97.182747 90.380675)
+        (xy 97.182747 90.373325)
+        (xy 97.18242 90.37)
+        (xy 97.848389 90.37)
+        (xy 97.848751 90.373676)
+        (xy 97.864823 90.536866)
+        (xy 97.866789 90.556821)
+        (xy 97.867859 90.56035)
+        (xy 97.86786 90.560352)
+        (xy 97.880091 90.600672)
+        (xy 97.921283 90.736462)
+        (xy 97.923019 90.739711)
+        (xy 97.923023 90.739719)
+        (xy 98.006819 90.896488)
+        (xy 98.009776 90.90202)
+        (xy 98.050572 90.95173)
+        (xy 98.125015 91.04244)
+        (xy 98.128867 91.047133)
+        (xy 98.27398 91.166224)
+        (xy 98.329328 91.195808)
+        (xy 98.43628 91.252976)
+        (xy 98.436283 91.252977)
+        (xy 98.439538 91.254717)
+        (xy 98.619179 91.309211)
+        (xy 98.789781 91.326013)
+        (xy 98.801004 91.327119)
+        (xy 98.806 91.327611)
+        (xy 98.810996 91.327119)
+        (xy 98.820679 91.326165)
+        (xy 98.992821 91.309211)
+        (xy 99.172462 91.254717)
+        (xy 99.33802 91.166224)
+        (xy 99.483133 91.047133)
+        (xy 99.602224 90.90202)
+        (xy 99.690717 90.736462)
+        (xy 99.745211 90.556821)
+        (xy 99.76256 90.380675)
+        (xy 99.763249 90.373676)
+        (xy 99.763611 90.37)
+        (xy 99.745211 90.183179)
+        (xy 99.690717 90.003538)
+        (xy 99.688869 90.000081)
+        (xy 99.625663 89.881832)
+        (xy 99.602224 89.83798)
+        (xy 99.483133 89.692867)
+        (xy 99.451226 89.666682)
+        (xy 99.349406 89.58312)
+        (xy 99.33802 89.573776)
+        (xy 99.307271 89.55734)
+        (xy 99.175719 89.487023)
+        (xy 99.175711 89.487019)
+        (xy 99.172462 89.485283)
+        (xy 99.05174 89.448662)
+        (xy 98.996352 89.43186)
+        (xy 98.99635 89.431859)
+        (xy 98.992821 89.430789)
+        (xy 98.98915 89.430427)
+        (xy 98.989148 89.430427)
+        (xy 98.809676 89.412751)
+        (xy 98.806 89.412389)
+        (xy 98.802324 89.412751)
+        (xy 98.622851 89.430427)
+        (xy 98.622847 89.430427)
+        (xy 98.619179 89.430789)
+        (xy 98.615651 89.431859)
+        (xy 98.615647 89.43186)
+        (xy 98.443068 89.484212)
+        (xy 98.443066 89.484212)
+        (xy 98.439538 89.485283)
+        (xy 98.436292 89.487018)
+        (xy 98.43628 89.487023)
+        (xy 98.277238 89.572034)
+        (xy 98.277233 89.572036)
+        (xy 98.27398 89.573776)
+        (xy 98.271127 89.576117)
+        (xy 98.271123 89.57612)
+        (xy 98.131722 89.690523)
+        (xy 98.131716 89.690528)
+        (xy 98.128867 89.692867)
+        (xy 98.126528 89.695716)
+        (xy 98.126523 89.695722)
+        (xy 98.01212 89.835123)
+        (xy 98.012117 89.835127)
+        (xy 98.009776 89.83798)
+        (xy 98.008036 89.841233)
+        (xy 98.008034 89.841238)
+        (xy 97.923023 90.00028)
+        (xy 97.923018 90.000292)
+        (xy 97.921283 90.003538)
+        (xy 97.920212 90.007066)
+        (xy 97.920212 90.007068)
+        (xy 97.867876 90.179597)
+        (xy 97.866789 90.183179)
+        (xy 97.866427 90.186847)
+        (xy 97.866427 90.186851)
+        (xy 97.850446 90.349115)
+        (xy 97.848389 90.37)
+        (xy 97.18242 90.37)
+        (xy 97.16508 90.193952)
+        (xy 97.163645 90.186742)
+        (xy 97.111326 90.014268)
+        (xy 97.108508 90.007467)
+        (xy 97.02355 89.848521)
+        (xy 97.019461 89.842401)
+        (xy 96.990412 89.807004)
+        (xy 96.983569 89.802268)
+        (xy 96.976289 89.806314)
+        (xy 96.412605 90.369999)
+        (xy 96.408563 90.377)
+        (xy 96.043436 90.377)
+        (xy 96.039394 90.369999)
+        (xy 95.475709 89.806314)
+        (xy 95.46843 89.802269)
+        (xy 95.461585 89.807006)
+        (xy 95.432538 89.8424)
+        (xy 95.428448 89.848523)
+        (xy 95.343491 90.007467)
+        (xy 95.340673 90.014268)
+        (xy 95.288354 90.186742)
+        (xy 95.286919 90.193952)
+        (xy 95.269253 90.373325)
+        (xy 95.269253 90.380675)
+        (xy 94.683249 90.380675)
+        (xy 94.683611 90.377)
+        (xy 94.682921 90.369999)
+        (xy 94.680541 90.34583)
+        (xy 94.665211 90.190179)
+        (xy 94.610717 90.010538)
+        (xy 94.608862 90.007068)
+        (xy 94.553635 89.903746)
+        (xy 94.522224 89.84498)
+        (xy 94.403133 89.699867)
+        (xy 94.394603 89.692867)
+        (xy 94.30512 89.61943)
+        (xy 95.651269 89.61943)
+        (xy 95.655314 89.626709)
+        (xy 96.218999 90.190394)
+        (xy 96.226 90.194436)
+        (xy 96.233 90.190394)
+        (xy 96.796684 89.626709)
+        (xy 96.80073 89.61943)
+        (xy 96.795994 89.612586)
+        (xy 96.760598 89.583538)
+        (xy 96.754478 89.579449)
+        (xy 96.595532 89.494491)
+        (xy 96.588731 89.491673)
+        (xy 96.416257 89.439354)
+        (xy 96.409047 89.437919)
+        (xy 96.229675 89.420253)
+        (xy 96.222325 89.420253)
+        (xy 96.042952 89.437919)
+        (xy 96.035742 89.439354)
+        (xy 95.863268 89.491673)
+        (xy 95.856467 89.494491)
+        (xy 95.697523 89.579448)
+        (xy 95.6914 89.583538)
+        (xy 95.656006 89.612585)
+        (xy 95.651269 89.61943)
+        (xy 94.30512 89.61943)
+        (xy 94.25802 89.580776)
+        (xy 94.214175 89.55734)
+        (xy 94.095719 89.494023)
+        (xy 94.095711 89.494019)
+        (xy 94.092462 89.492283)
+        (xy 93.912821 89.437789)
+        (xy 93.90915 89.437427)
+        (xy 93.909148 89.437427)
+        (xy 93.729676 89.419751)
+        (xy 93.726 89.419389)
+        (xy 93.722324 89.419751)
+        (xy 93.542851 89.437427)
+        (xy 93.542847 89.437427)
+        (xy 93.539179 89.437789)
+        (xy 93.535651 89.438859)
+        (xy 93.535647 89.43886)
+        (xy 93.363065 89.491213)
+        (xy 93.359538 89.492283)
+        (xy 93.357363 89.493445)
+        (xy 93.314325 89.497684)
+        (xy 93.275823 89.477103)
+        (xy 92.613004 88.814284)
+        (xy 92.608572 88.809448)
+        (xy 92.607474 88.808139)
+        (xy 92.58356 88.77964)
+        (xy 92.577867 88.776353)
+        (xy 92.577861 88.776348)
+        (xy 92.549866 88.760185)
+        (xy 92.544335 88.756662)
+        (xy 92.526552 88.744211)
+        (xy 92.512466 88.734348)
+        (xy 92.506111 88.732644)
+        (xy 92.50015 88.729865)
+        (xy 92.500153 88.729857)
+        (xy 92.498321 88.729098)
+        (xy 92.498319 88.729107)
+        (xy 92.492136 88.726856)
+        (xy 92.48644 88.723568)
+        (xy 92.479963 88.722426)
+        (xy 92.479961 88.722425)
+        (xy 92.448133 88.716813)
+        (xy 92.441731 88.715394)
+        (xy 92.410498 88.707025)
+        (xy 92.410493 88.707024)
+        (xy 92.404143 88.705323)
+        (xy 92.397591 88.705896)
+        (xy 92.397589 88.705896)
+        (xy 92.365384 88.708714)
+        (xy 92.35883 88.709)
+        (xy 91.904466 88.709)
+        (xy 91.865542 88.698143)
+        (xy 91.837858 88.668706)
+        (xy 91.830557 88.634569)
+        (xy 93.151268 88.634569)
+        (xy 93.156004 88.641412)
+        (xy 93.191401 88.670461)
+        (xy 93.197521 88.67455)
+        (xy 93.356467 88.759508)
+        (xy 93.363268 88.762326)
+        (xy 93.535742 88.814645)
+        (xy 93.542952 88.81608)
+        (xy 93.722325 88.833747)
+        (xy 93.729675 88.833747)
+        (xy 93.909047 88.81608)
+        (xy 93.916257 88.814645)
+        (xy 94.088731 88.762326)
+        (xy 94.095532 88.759508)
+        (xy 94.25448 88.674549)
+        (xy 94.260597 88.670462)
+        (xy 94.295993 88.641412)
+        (xy 94.300729 88.634569)
+        (xy 95.651268 88.634569)
+        (xy 95.656004 88.641412)
+        (xy 95.691401 88.670461)
+        (xy 95.697521 88.67455)
+        (xy 95.856467 88.759508)
+        (xy 95.863268 88.762326)
+        (xy 96.035742 88.814645)
+        (xy 96.042952 88.81608)
+        (xy 96.222325 88.833747)
+        (xy 96.229675 88.833747)
+        (xy 96.409047 88.81608)
+        (xy 96.416257 88.814645)
+        (xy 96.588731 88.762326)
+        (xy 96.595532 88.759508)
+        (xy 96.75448 88.674549)
+        (xy 96.760597 88.670462)
+        (xy 96.795993 88.641412)
+        (xy 96.80073 88.634568)
+        (xy 96.796685 88.62729)
+        (xy 96.233 88.063605)
+        (xy 96.226 88.059563)
+        (xy 96.218999 88.063605)
+        (xy 95.655314 88.627289)
+        (xy 95.651268 88.634569)
+        (xy 94.300729 88.634569)
+        (xy 94.30073 88.634568)
+        (xy 94.296685 88.62729)
+        (xy 93.733 88.063605)
+        (xy 93.726 88.059563)
+        (xy 93.718999 88.063605)
+        (xy 93.155314 88.627289)
+        (xy 93.151268 88.634569)
+        (xy 91.830557 88.634569)
+        (xy 91.829407 88.62919)
+        (xy 91.842631 88.591005)
+        (xy 91.852257 88.577096)
+        (xy 91.848211 88.569816)
+        (xy 91.222 87.943605)
+        (xy 91.215 87.939563)
+        (xy 91.207999 87.943605)
+        (xy 90.581787 88.569816)
+        (xy 90.577741 88.577095)
+        (xy 90.587368 88.591005)
+        (xy 90.600592 88.62919)
+        (xy 90.592141 88.668706)
+        (xy 90.564457 88.698143)
+        (xy 90.525533 88.709)
+        (xy 90.107868 88.709)
+        (xy 90.07909 88.703276)
+        (xy 90.054694 88.686974)
+        (xy 89.640306 88.272586)
+        (xy 89.619094 88.230445)
+        (xy 89.62716 88.183962)
+        (xy 89.641412 88.157301)
+        (xy 89.700938 87.961072)
+        (xy 89.720675 87.760675)
+        (xy 90.169827 87.760675)
+        (xy 90.189192 87.957298)
+        (xy 90.190627 87.964508)
+        (xy 90.247979 88.153573)
+        (xy 90.250792 88.160365)
+        (xy 90.343929 88.334613)
+        (xy 90.348011 88.340722)
+        (xy 90.388059 88.389521)
+        (xy 90.394903 88.394257)
+        (xy 90.402182 88.390211)
+        (xy 91.028394 87.764)
+        (xy 91.032436 87.757)
+        (xy 91.397563 87.757)
+        (xy 91.401605 87.764)
+        (xy 92.027816 88.390211)
+        (xy 92.035096 88.394257)
+        (xy 92.041939 88.38952)
+        (xy 92.081988 88.340721)
+        (xy 92.08607 88.334613)
+        (xy 92.179207 88.160365)
+        (xy 92.18202 88.153573)
+        (xy 92.239372 87.964508)
+        (xy 92.240807 87.957298)
+        (xy 92.248354 87.880675)
+        (xy 92.769253 87.880675)
+        (xy 92.786919 88.060047)
+        (xy 92.788354 88.067257)
+        (xy 92.840673 88.239731)
+        (xy 92.843491 88.246532)
+        (xy 92.928449 88.405478)
+        (xy 92.932538 88.411598)
+        (xy 92.961586 88.446994)
+        (xy 92.96843 88.45173)
+        (xy 92.975709 88.447684)
+        (xy 93.539394 87.884)
+        (xy 93.543436 87.877)
+        (xy 93.908563 87.877)
+        (xy 93.912605 87.884)
+        (xy 94.47629 88.447685)
+        (xy 94.483568 88.45173)
+        (xy 94.490412 88.446993)
+        (xy 94.519462 88.411597)
+        (xy 94.523549 88.40548)
+        (xy 94.608508 88.246532)
+        (xy 94.611326 88.239731)
+        (xy 94.663645 88.067257)
+        (xy 94.66508 88.060047)
+        (xy 94.682747 87.880675)
+        (xy 95.269253 87.880675)
+        (xy 95.286919 88.060047)
+        (xy 95.288354 88.067257)
+        (xy 95.340673 88.239731)
+        (xy 95.343491 88.246532)
+        (xy 95.428449 88.405478)
+        (xy 95.432538 88.411598)
+        (xy 95.461586 88.446994)
+        (xy 95.46843 88.45173)
+        (xy 95.475709 88.447684)
+        (xy 96.039394 87.884)
+        (xy 96.043436 87.877)
+        (xy 96.408563 87.877)
+        (xy 96.412605 87.884)
+        (xy 96.97629 88.447685)
+        (xy 96.983568 88.45173)
+        (xy 96.990412 88.446993)
+        (xy 97.019462 88.411597)
+        (xy 97.023549 88.40548)
+        (xy 97.108508 88.246532)
+        (xy 97.111326 88.239731)
+        (xy 97.163645 88.067257)
+        (xy 97.16508 88.060047)
+        (xy 97.182747 87.880675)
+        (xy 97.182747 87.873325)
+        (xy 97.16508 87.693952)
+        (xy 97.163645 87.686742)
+        (xy 97.111326 87.514268)
+        (xy 97.108508 87.507467)
+        (xy 97.02355 87.348521)
+        (xy 97.019461 87.342401)
+        (xy 96.990412 87.307004)
+        (xy 96.983569 87.302268)
+        (xy 96.976289 87.306314)
+        (xy 96.412605 87.869999)
+        (xy 96.408563 87.877)
+        (xy 96.043436 87.877)
+        (xy 96.039394 87.869999)
+        (xy 95.475709 87.306314)
+        (xy 95.46843 87.302269)
+        (xy 95.461585 87.307006)
+        (xy 95.432538 87.3424)
+        (xy 95.428448 87.348523)
+        (xy 95.343491 87.507467)
+        (xy 95.340673 87.514268)
+        (xy 95.288354 87.686742)
+        (xy 95.286919 87.693952)
+        (xy 95.269253 87.873325)
+        (xy 95.269253 87.880675)
+        (xy 94.682747 87.880675)
+        (xy 94.682747 87.873325)
+        (xy 94.66508 87.693952)
+        (xy 94.663645 87.686742)
+        (xy 94.611326 87.514268)
+        (xy 94.608508 87.507467)
+        (xy 94.52355 87.348521)
+        (xy 94.519461 87.342401)
+        (xy 94.490412 87.307004)
+        (xy 94.483569 87.302268)
+        (xy 94.476289 87.306314)
+        (xy 93.912605 87.869999)
+        (xy 93.908563 87.877)
+        (xy 93.543436 87.877)
+        (xy 93.539394 87.869999)
+        (xy 92.975709 87.306314)
+        (xy 92.96843 87.302269)
+        (xy 92.961585 87.307006)
+        (xy 92.932538 87.3424)
+        (xy 92.928448 87.348523)
+        (xy 92.843491 87.507467)
+        (xy 92.840673 87.514268)
+        (xy 92.788354 87.686742)
+        (xy 92.786919 87.693952)
+        (xy 92.769253 87.873325)
+        (xy 92.769253 87.880675)
+        (xy 92.248354 87.880675)
+        (xy 92.260173 87.760675)
+        (xy 92.260173 87.753325)
+        (xy 92.240807 87.556701)
+        (xy 92.239372 87.549491)
+        (xy 92.18202 87.360426)
+        (xy 92.179207 87.353634)
+        (xy 92.08607 87.179386)
+        (xy 92.081988 87.173278)
+        (xy 92.041939 87.124477)
+        (xy 92.035095 87.119741)
+        (xy 92.027816 87.123787)
+        (xy 91.401605 87.749999)
+        (xy 91.397563 87.757)
+        (xy 91.032436 87.757)
+        (xy 91.028394 87.749999)
+        (xy 90.402182 87.123787)
+        (xy 90.394903 87.119742)
+        (xy 90.388058 87.124479)
+        (xy 90.348008 87.173281)
+        (xy 90.343931 87.179383)
+        (xy 90.250792 87.353634)
+        (xy 90.247979 87.360426)
+        (xy 90.190627 87.549491)
+        (xy 90.189192 87.556701)
+        (xy 90.169827 87.753325)
+        (xy 90.169827 87.760675)
+        (xy 89.720675 87.760675)
+        (xy 89.721037 87.757)
+        (xy 89.720347 87.749999)
+        (xy 89.715642 87.70222)
+        (xy 89.700938 87.552928)
+        (xy 89.641412 87.356699)
+        (xy 89.544748 87.175853)
+        (xy 89.523648 87.150143)
+        (xy 89.417003 87.020195)
+        (xy 89.41466 87.01734)
+        (xy 89.411108 87.014425)
+        (xy 89.316647 86.936903)
+        (xy 90.577742 86.936903)
+        (xy 90.581787 86.944182)
+        (xy 91.207999 87.570394)
+        (xy 91.215 87.574436)
+        (xy 91.222 87.570394)
+        (xy 91.672963 87.11943)
+        (xy 93.151269 87.11943)
+        (xy 93.155314 87.126709)
+        (xy 93.718999 87.690394)
+        (xy 93.726 87.694436)
+        (xy 93.733 87.690394)
+        (xy 94.296684 87.126709)
+        (xy 94.30073 87.11943)
+        (xy 95.651269 87.11943)
+        (xy 95.655314 87.126709)
+        (xy 96.218999 87.690394)
+        (xy 96.226 87.694436)
+        (xy 96.233 87.690394)
+        (xy 96.796684 87.126709)
+        (xy 96.80073 87.11943)
+        (xy 96.795994 87.112586)
+        (xy 96.760598 87.083538)
+        (xy 96.754478 87.079449)
+        (xy 96.595532 86.994491)
+        (xy 96.588731 86.991673)
+        (xy 96.416257 86.939354)
+        (xy 96.409047 86.937919)
+        (xy 96.229675 86.920253)
+        (xy 96.222325 86.920253)
+        (xy 96.042952 86.937919)
+        (xy 96.035742 86.939354)
+        (xy 95.863268 86.991673)
+        (xy 95.856467 86.994491)
+        (xy 95.697523 87.079448)
+        (xy 95.6914 87.083538)
+        (xy 95.656006 87.112585)
+        (xy 95.651269 87.11943)
+        (xy 94.30073 87.11943)
+        (xy 94.295994 87.112586)
+        (xy 94.260598 87.083538)
+        (xy 94.254478 87.079449)
+        (xy 94.095532 86.994491)
+        (xy 94.088731 86.991673)
+        (xy 93.916257 86.939354)
+        (xy 93.909047 86.937919)
+        (xy 93.729675 86.920253)
+        (xy 93.722325 86.920253)
+        (xy 93.542952 86.937919)
+        (xy 93.535742 86.939354)
+        (xy 93.363268 86.991673)
+        (xy 93.356467 86.994491)
+        (xy 93.197523 87.079448)
+        (xy 93.1914 87.083538)
+        (xy 93.156006 87.112585)
+        (xy 93.151269 87.11943)
+        (xy 91.672963 87.11943)
+        (xy 91.848211 86.944182)
+        (xy 91.852257 86.936903)
+        (xy 91.847521 86.930059)
+        (xy 91.798722 86.890011)
+        (xy 91.792613 86.885929)
+        (xy 91.618365 86.792792)
+        (xy 91.611573 86.789979)
+        (xy 91.422508 86.732627)
+        (xy 91.415298 86.731192)
+        (xy 91.218675 86.711827)
+        (xy 91.211325 86.711827)
+        (xy 91.014701 86.731192)
+        (xy 91.007491 86.732627)
+        (xy 90.818426 86.789979)
+        (xy 90.811634 86.792792)
+        (xy 90.637383 86.885931)
+        (xy 90.631281 86.890008)
+        (xy 90.582479 86.930058)
+        (xy 90.577742 86.936903)
+        (xy 89.316647 86.936903)
+        (xy 89.259006 86.889598)
+        (xy 89.259003 86.889596)
+        (xy 89.256147 86.887252)
+        (xy 89.075301 86.790588)
+        (xy 89.071774 86.789518)
+        (xy 89.071769 86.789516)
+        (xy 88.882603 86.732133)
+        (xy 88.882601 86.732132)
+        (xy 88.879072 86.731062)
+        (xy 88.875401 86.7307)
+        (xy 88.875399 86.7307)
+        (xy 88.678676 86.711325)
+        (xy 88.675 86.710963)
+        (xy 88.671324 86.711325)
+        (xy 88.4746 86.7307)
+        (xy 88.474596 86.7307)
+        (xy 88.470928 86.731062)
+        (xy 88.4674 86.732132)
+        (xy 88.467396 86.732133)
+        (xy 88.27823 86.789516)
+        (xy 88.278222 86.789519)
+        (xy 88.274699 86.790588)
+        (xy 88.271447 86.792325)
+        (xy 88.271445 86.792327)
+        (xy 88.097111 86.88551)
+        (xy 88.097106 86.885512)
+        (xy 88.093853 86.887252)
+        (xy 88.091 86.889593)
+        (xy 88.090993 86.889598)
+        (xy 87.938195 87.014996)
+        (xy 87.938189 87.015001)
+        (xy 87.93534 87.01734)
+        (xy 87.933001 87.020189)
+        (xy 87.932996 87.020195)
+        (xy 87.807598 87.172993)
+        (xy 87.807593 87.173)
+        (xy 87.805252 87.175853)
+        (xy 87.803512 87.179106)
+        (xy 87.80351 87.179111)
+        (xy 87.718593 87.33798)
+        (xy 87.708588 87.356699)
+        (xy 87.707519 87.36022)
+        (xy 87.707515 87.360232)
+        (xy 87.699812 87.385629)
+        (xy 87.672647 87.424201)
+        (xy 87.62785 87.439)
+        (xy 87.186868 87.439)
+        (xy 87.15809 87.433276)
+        (xy 87.133694 87.416974)
+        (xy 86.823004 87.106284)
+        (xy 86.818572 87.101448)
+        (xy 86.818116 87.100905)
+        (xy 86.79356 87.07164)
+        (xy 86.787867 87.068353)
+        (xy 86.787861 87.068348)
+        (xy 86.759866 87.052185)
+        (xy 86.754335 87.048662)
+        (xy 86.748844 87.044818)
+        (xy 86.722466 87.026348)
+        (xy 86.716111 87.024644)
+        (xy 86.71015 87.021865)
+        (xy 86.710153 87.021857)
+        (xy 86.708321 87.021098)
+        (xy 86.708319 87.021107)
+        (xy 86.702136 87.018856)
+        (xy 86.69644 87.015568)
+        (xy 86.689963 87.014426)
+        (xy 86.689961 87.014425)
+        (xy 86.658133 87.008813)
+        (xy 86.651731 87.007394)
+        (xy 86.620498 86.999025)
+        (xy 86.620493 86.999024)
+        (xy 86.614143 86.997323)
+        (xy 86.607591 86.997896)
+        (xy 86.607589 86.997896)
+        (xy 86.575384 87.000714)
+        (xy 86.56883 87.001)
+        (xy 84.611472 87.001)
+        (xy 84.576023 86.992121)
+        (xy 84.548946 86.967579)
+        (xy 84.530499 86.939972)
+        (xy 84.524703 86.931297)
+        (xy 84.508175 86.920253)
+        (xy 84.467683 86.893196)
+        (xy 84.46768 86.893194)
+        (xy 84.461525 86.889082)
+        (xy 84.454261 86.887637)
+        (xy 84.415419 86.879911)
+        (xy 84.405812 86.878)
+        (xy 83.568188 86.878)
+        (xy 83.564563 86.87872)
+        (xy 83.564563 86.878721)
+        (xy 83.519738 86.887637)
+        (xy 83.519736 86.887637)
+        (xy 83.512475 86.889082)
+        (xy 83.506321 86.893193)
+        (xy 83.506316 86.893196)
+        (xy 83.455454 86.927182)
+        (xy 83.455451 86.927184)
+        (xy 83.449297 86.931297)
+        (xy 83.445184 86.937451)
+        (xy 83.445182 86.937454)
+        (xy 83.411196 86.988316)
+        (xy 83.411193 86.988321)
+        (xy 83.407082 86.994475)
+        (xy 83.405637 87.001736)
+        (xy 83.405637 87.001738)
+        (xy 83.399585 87.032163)
+        (xy 83.396 87.050188)
+        (xy 83.396 87.587812)
+        (xy 83.407082 87.643525)
+        (xy 83.446302 87.702222)
+        (xy 83.458976 87.743998)
+        (xy 83.446303 87.785777)
+        (xy 83.407082 87.844475)
+        (xy 83.405637 87.851736)
+        (xy 83.405637 87.851738)
+        (xy 83.40097 87.875202)
+        (xy 83.396 87.900188)
+        (xy 83.396 88.337812)
+        (xy 83.407082 88.393525)
+        (xy 83.411194 88.39968)
+        (xy 83.411196 88.399683)
+        (xy 83.443271 88.447685)
+        (xy 83.449297 88.456703)
+        (xy 83.455454 88.460817)
+        (xy 83.460463 88.465826)
+        (xy 83.479927 88.499537)
+        (xy 83.479927 88.538463)
+        (xy 83.460463 88.572174)
+        (xy 83.455453 88.577183)
+        (xy 83.449297 88.581297)
+        (xy 83.445184 88.587451)
+        (xy 83.445182 88.587454)
+        (xy 83.411196 88.638316)
+        (xy 83.411193 88.638321)
+        (xy 83.407082 88.644475)
+        (xy 83.405637 88.651736)
+        (xy 83.405637 88.651738)
+        (xy 83.4011 88.674549)
+        (xy 83.396 88.700188)
+        (xy 83.396 89.137812)
+        (xy 83.39922 89.154)
+        (xy 83.40479 89.182005)
+        (xy 83.407082 89.193525)
+        (xy 83.446302 89.252222)
+        (xy 83.458976 89.293998)
+        (xy 83.446303 89.335777)
+        (xy 83.407082 89.394475)
+        (xy 83.405637 89.401736)
+        (xy 83.405637 89.401738)
+        (xy 83.399931 89.430427)
+        (xy 83.396 89.450188)
+        (xy 83.396 89.987812)
+        (xy 82.778 89.987812)
+        (xy 82.778 89.450188)
+        (xy 82.766918 89.394475)
+        (xy 82.727695 89.335775)
+        (xy 82.715023 89.294)
+        (xy 82.727695 89.252224)
+        (xy 82.766918 89.193525)
+        (xy 82.778 89.137812)
+        (xy 82.778 88.700188)
+        (xy 82.766918 88.644475)
+        (xy 82.760298 88.634568)
+        (xy 82.728817 88.587454)
+        (xy 82.724703 88.581297)
+        (xy 82.718545 88.577182)
+        (xy 82.713537 88.572174)
+        (xy 82.694073 88.538463)
+        (xy 82.694073 88.499537)
+        (xy 82.713537 88.465826)
+        (xy 82.718544 88.460817)
+        (xy 82.724703 88.456703)
+        (xy 82.766918 88.393525)
+        (xy 82.778 88.337812)
+        (xy 82.778 87.900188)
+        (xy 82.766918 87.844475)
+        (xy 82.727695 87.785775)
+        (xy 82.715023 87.744)
+        (xy 82.727695 87.702224)
+        (xy 82.766918 87.643525)
+        (xy 82.778 87.587812)
+        (xy 82.778 87.050188)
+        (xy 82.766918 86.994475)
+        (xy 82.762763 86.988257)
+        (xy 82.728817 86.937454)
+        (xy 82.724703 86.931297)
+        (xy 82.708175 86.920253)
+        (xy 82.667683 86.893196)
+        (xy 82.66768 86.893194)
+        (xy 82.661525 86.889082)
+        (xy 82.654261 86.887637)
+        (xy 82.615419 86.879911)
+        (xy 82.605812 86.878)
+        (xy 81.768188 86.878)
+        (xy 81.764563 86.87872)
+        (xy 81.764563 86.878721)
+        (xy 81.719738 86.887637)
+        (xy 81.719736 86.887637)
+        (xy 81.712475 86.889082)
+        (xy 81.649646 86.931064)
+        (xy 81.615906 86.943306)
+        (xy 81.580334 86.938515)
+        (xy 81.551035 86.917783)
+        (xy 81.546361 86.912389)
+        (xy 81.510018 86.870447)
+        (xy 81.505496 86.867541)
+        (xy 81.505494 86.867539)
+        (xy 81.394602 86.796272)
+        (xy 81.394599 86.79627)
+        (xy 81.390081 86.793367)
+        (xy 81.384925 86.791853)
+        (xy 81.384923 86.791852)
+        (xy 81.258447 86.754715)
+        (xy 81.258442 86.754714)
+        (xy 81.253285 86.7532)
+        (xy 81.110715 86.7532)
+        (xy 81.105558 86.754714)
+        (xy 81.105552 86.754715)
+        (xy 80.979076 86.791852)
+        (xy 80.979071 86.791854)
+        (xy 80.973919 86.793367)
+        (xy 80.969403 86.796269)
+        (xy 80.969397 86.796272)
+        (xy 80.858505 86.867539)
+        (xy 80.858499 86.867543)
+        (xy 80.853982 86.870447)
+        (xy 80.850461 86.874509)
+        (xy 80.85046 86.874511)
+        (xy 80.76414 86.974128)
+        (xy 80.764136 86.974133)
+        (xy 80.760618 86.978194)
+        (xy 80.758385 86.983082)
+        (xy 80.758382 86.983088)
+        (xy 80.703626 87.102987)
+        (xy 80.703624 87.102993)
+        (xy 80.701392 87.107881)
+        (xy 80.700627 87.113195)
+        (xy 80.700626 87.113202)
+        (xy 80.684415 87.225957)
+        (xy 80.681102 87.249)
+        (xy 80.681867 87.254321)
+        (xy 80.700626 87.384797)
+        (xy 80.700627 87.384802)
+        (xy 80.701392 87.390119)
+        (xy 80.703624 87.395008)
+        (xy 80.703626 87.395012)
+        (xy 80.758382 87.514911)
+        (xy 80.758383 87.514913)
+        (xy 80.760618 87.519806)
+        (xy 80.764138 87.523869)
+        (xy 80.76414 87.523871)
+        (xy 80.790119 87.553852)
+        (xy 80.853982 87.627553)
+        (xy 80.858506 87.63046)
+        (xy 80.862571 87.633983)
+        (xy 80.861803 87.634869)
+        (xy 80.888567 87.668907)
+        (xy 80.888567 87.718093)
+        (xy 80.861803 87.75213)
+        (xy 80.862571 87.753017)
+        (xy 80.858504 87.75654)
+        (xy 80.853982 87.759447)
+        (xy 80.850461 87.763509)
+        (xy 80.85046 87.763511)
+        (xy 80.76414 87.863128)
+        (xy 80.764136 87.863133)
+        (xy 80.760618 87.867194)
+        (xy 80.758385 87.872082)
+        (xy 80.758382 87.872088)
+        (xy 80.703626 87.991987)
+        (xy 80.703624 87.991993)
+        (xy 80.701392 87.996881)
+        (xy 80.700627 88.002195)
+        (xy 80.700626 88.002202)
+        (xy 80.682486 88.128371)
+        (xy 80.681102 88.138)
+        (xy 80.681867 88.143321)
+        (xy 80.700626 88.273797)
+        (xy 80.700627 88.273802)
+        (xy 80.701392 88.279119)
+        (xy 80.703624 88.284008)
+        (xy 80.703626 88.284012)
+        (xy 80.758382 88.403911)
+        (xy 80.758383 88.403913)
+        (xy 80.760618 88.408806)
+        (xy 80.853982 88.516553)
+        (xy 80.858506 88.51946)
+        (xy 80.862571 88.522983)
+        (xy 80.861803 88.523869)
+        (xy 80.888567 88.557907)
+        (xy 80.888567 88.607093)
+        (xy 80.861803 88.64113)
+        (xy 80.862571 88.642017)
+        (xy 80.858504 88.64554)
+        (xy 80.853982 88.648447)
+        (xy 80.850461 88.652509)
+        (xy 80.85046 88.652511)
+        (xy 80.76414 88.752128)
+        (xy 80.764136 88.752133)
+        (xy 80.760618 88.756194)
+        (xy 80.758385 88.761082)
+        (xy 80.758382 88.761088)
+        (xy 80.703626 88.880987)
+        (xy 80.703624 88.880993)
+        (xy 80.701392 88.885881)
+        (xy 80.700627 88.891195)
+        (xy 80.700626 88.891202)
+        (xy 80.683834 89.008)
+        (xy 80.681102 89.027)
+        (xy 80.681867 89.032321)
+        (xy 80.700626 89.162797)
+        (xy 80.700627 89.162802)
+        (xy 80.701392 89.168119)
+        (xy 80.703624 89.173008)
+        (xy 80.703626 89.173012)
+        (xy 80.758382 89.292911)
+        (xy 80.758383 89.292913)
+        (xy 80.760618 89.297806)
+        (xy 80.764138 89.301869)
+        (xy 80.76414 89.301871)
+        (xy 80.790531 89.332327)
+        (xy 80.853982 89.405553)
+        (xy 80.858506 89.40846)
+        (xy 80.862571 89.411983)
+        (xy 80.861803 89.412869)
+        (xy 80.888567 89.446907)
+        (xy 80.888567 89.496093)
+        (xy 80.861803 89.53013)
+        (xy 80.862571 89.531017)
+        (xy 80.858504 89.53454)
+        (xy 80.853982 89.537447)
+        (xy 80.850461 89.541509)
+        (xy 80.85046 89.541511)
+        (xy 80.76414 89.641128)
+        (xy 80.764136 89.641133)
+        (xy 80.760618 89.645194)
+        (xy 80.758385 89.650082)
+        (xy 80.758382 89.650088)
+        (xy 80.703626 89.769987)
+        (xy 80.703624 89.769993)
+        (xy 80.701392 89.774881)
+        (xy 80.700627 89.780195)
+        (xy 80.700626 89.780202)
+        (xy 80.684407 89.893012)
+        (xy 80.681102 89.916)
+        (xy 80.348546 89.916)
+        (xy 80.36454 89.881701)
+        (xy 80.367722 89.870784)
+        (xy 80.373179 89.829336)
+        (xy 80.3735 89.824443)
+        (xy 80.3735 89.098902)
+        (xy 80.371407 89.091092)
+        (xy 80.363598 89.089)
+        (xy 80.019902 89.089)
+        (xy 80.012092 89.091092)
+        (xy 80.01 89.098902)
+        (xy 80.01 90.117597)
+        (xy 79.756 90.117597)
+        (xy 79.756 89.098902)
+        (xy 79.753907 89.091092)
+        (xy 79.746098 89.089)
+        (xy 79.402403 89.089)
+        (xy 79.394593 89.091092)
+        (xy 79.392501 89.098902)
+        (xy 79.392501 89.824441)
+        (xy 79.104 89.824441)
+        (xy 79.104 88.825098)
+        (xy 79.3925 88.825098)
+        (xy 79.394592 88.832907)
+        (xy 79.402402 88.835)
+        (xy 79.746098 88.835)
+        (xy 79.753907 88.832907)
+        (xy 79.756 88.825098)
+        (xy 80.01 88.825098)
+        (xy 80.012092 88.832907)
+        (xy 80.019902 88.835)
+        (xy 80.363597 88.835)
+        (xy 80.371406 88.832907)
+        (xy 80.373499 88.825098)
+        (xy 80.373499 88.099559)
+        (xy 80.373178 88.094663)
+        (xy 80.367723 88.05322)
+        (xy 80.364538 88.042294)
+        (xy 80.319006 87.94465)
+        (xy 80.311568 87.934028)
+        (xy 80.235971 87.858431)
+        (xy 80.225349 87.850993)
+        (xy 80.127701 87.805459)
+        (xy 80.116784 87.802277)
+        (xy 80.075336 87.79682)
+        (xy 80.070443 87.7965)
+        (xy 80.019902 87.7965)
+        (xy 80.012092 87.798592)
+        (xy 80.01 87.806402)
+        (xy 80.01 88.825098)
+        (xy 79.756 88.825098)
+        (xy 79.756 87.806403)
+        (xy 79.753907 87.798593)
+        (xy 79.746098 87.796501)
+        (xy 79.695559 87.796501)
+        (xy 79.690663 87.796821)
+        (xy 79.64922 87.802276)
+        (xy 79.638294 87.805461)
+        (xy 79.54065 87.850993)
+        (xy 79.530028 87.858431)
+        (xy 79.454431 87.934028)
+        (xy 79.446993 87.94465)
+        (xy 79.401459 88.042298)
+        (xy 79.398277 88.053215)
+        (xy 79.39282 88.094663)
+        (xy 79.3925 88.099557)
+        (xy 79.3925 88.825098)
+        (xy 79.104 88.825098)
+        (xy 79.104 88.097048)
+        (xy 79.097461 88.047381)
+        (xy 79.04664 87.938393)
+        (xy 78.961607 87.85336)
+        (xy 78.917833 87.832948)
+        (xy 78.857832 87.804969)
+        (xy 78.857827 87.804967)
+        (xy 78.852619 87.802539)
+        (xy 78.846917 87.801788)
+        (xy 78.846916 87.801788)
+        (xy 78.805385 87.79632)
+        (xy 78.80538 87.796319)
+        (xy 78.802952 87.796)
+        (xy 78.423048 87.796)
+        (xy 78.42062 87.796319)
+        (xy 78.420614 87.79632)
+        (xy 78.379083 87.801788)
+        (xy 78.379081 87.801788)
+        (xy 78.373381 87.802539)
+        (xy 78.368174 87.804966)
+        (xy 78.368167 87.804969)
+        (xy 78.270354 87.85058)
+        (xy 78.270352 87.850581)
+        (xy 78.264393 87.85336)
+        (xy 78.259743 87.858009)
+        (xy 78.25974 87.858012)
+        (xy 78.184012 87.93374)
+        (xy 78.184009 87.933743)
+        (xy 78.17936 87.938393)
+        (xy 78.176581 87.944352)
+        (xy 78.17658 87.944354)
+        (xy 78.130969 88.042167)
+        (xy 78.130966 88.042174)
+        (xy 78.128539 88.047381)
+        (xy 78.127788 88.053081)
+        (xy 78.127788 88.053083)
+        (xy 78.122734 88.091475)
+        (xy 78.122 88.097048)
+        (xy 78.122 89.826952)
+        (xy 77.834 89.826952)
+        (xy 77.834 88.097048)
+        (xy 77.827461 88.047381)
+        (xy 77.77664 87.938393)
+        (xy 77.691607 87.85336)
+        (xy 77.647833 87.832948)
+        (xy 77.587832 87.804969)
+        (xy 77.587827 87.804967)
+        (xy 77.582619 87.802539)
+        (xy 77.576917 87.801788)
+        (xy 77.576916 87.801788)
+        (xy 77.535385 87.79632)
+        (xy 77.53538 87.796319)
+        (xy 77.532952 87.796)
+        (xy 77.153048 87.796)
+        (xy 77.15062 87.796319)
+        (xy 77.150614 87.79632)
+        (xy 77.109083 87.801788)
+        (xy 77.109081 87.801788)
+        (xy 77.103381 87.802539)
+        (xy 77.098174 87.804966)
+        (xy 77.098167 87.804969)
+        (xy 77.000354 87.85058)
+        (xy 77.000352 87.850581)
+        (xy 76.994393 87.85336)
+        (xy 76.989743 87.858009)
+        (xy 76.98974 87.858012)
+        (xy 76.914012 87.93374)
+        (xy 76.914009 87.933743)
+        (xy 76.90936 87.938393)
+        (xy 76.906581 87.944352)
+        (xy 76.90658 87.944354)
+        (xy 76.860969 88.042167)
+        (xy 76.860966 88.042174)
+        (xy 76.858539 88.047381)
+        (xy 76.857788 88.053081)
+        (xy 76.857788 88.053083)
+        (xy 76.852734 88.091475)
+        (xy 76.852 88.097048)
+        (xy 76.852 89.826952)
+        (xy 76.852319 89.82938)
+        (xy 76.85232 89.829385)
+        (xy 76.85484 89.848523)
+        (xy 76.858539 89.876619)
+        (xy 76.860967 89.881827)
+        (xy 76.860969 89.881832)
+        (xy 76.900159 89.965875)
+        (xy 76.90936 89.985607)
+        (xy 76.994393 90.07064)
+        (xy 76.995509 90.07116)
+        (xy 77.016504 90.095101)
+        (xy 77.025 90.129823)
+        (xy 77.025 90.259837)
+        (xy 77.020259 90.286117)
+        (xy 77.006632 90.309083)
+        (xy 76.922332 90.40637)
+        (xy 76.886686 90.429278)
+        (xy 76.844314 90.429278)
+        (xy 76.808668 90.40637)
+        (xy 76.795474 90.391143)
+        (xy 76.716018 90.299447)
+        (xy 76.711496 90.296541)
+        (xy 76.711494 90.296539)
+        (xy 76.600602 90.225272)
+        (xy 76.600599 90.22527)
+        (xy 76.596081 90.222367)
+        (xy 76.486459 90.190179)
+        (xy 76.465528 90.184033)
+        (xy 76.424438 90.154029)
+        (xy 76.411856 90.10473)
+        (xy 76.433539 90.058707)
+        (xy 76.50664 89.985607)
+        (xy 76.557461 89.876619)
+        (xy 76.564 89.826952)
+        (xy 76.564 88.097048)
+        (xy 76.557461 88.047381)
+        (xy 76.50664 87.938393)
+        (xy 76.421607 87.85336)
+        (xy 76.377833 87.832948)
+        (xy 76.317832 87.804969)
+        (xy 76.317827 87.804967)
+        (xy 76.312619 87.802539)
+        (xy 76.306917 87.801788)
+        (xy 76.306916 87.801788)
+        (xy 76.265385 87.79632)
+        (xy 76.26538 87.796319)
+        (xy 76.262952 87.796)
+        (xy 75.883048 87.796)
+        (xy 75.88062 87.796319)
+        (xy 75.880614 87.79632)
+        (xy 75.839083 87.801788)
+        (xy 75.839081 87.801788)
+        (xy 75.833381 87.802539)
+        (xy 75.828174 87.804966)
+        (xy 75.828167 87.804969)
+        (xy 75.730354 87.85058)
+        (xy 75.730352 87.850581)
+        (xy 75.724393 87.85336)
+        (xy 75.719743 87.858009)
+        (xy 75.71974 87.858012)
+        (xy 75.644012 87.93374)
+        (xy 75.644009 87.933743)
+        (xy 75.63936 87.938393)
+        (xy 75.636581 87.944352)
+        (xy 75.63658 87.944354)
+        (xy 75.590969 88.042167)
+        (xy 75.590966 88.042174)
+        (xy 75.588539 88.047381)
+        (xy 75.587788 88.053081)
+        (xy 75.587788 88.053083)
+        (xy 75.582734 88.091475)
+        (xy 75.582 88.097048)
+        (xy 75.582 89.826952)
+        (xy 75.582319 89.82938)
+        (xy 75.58232 89.829385)
+        (xy 75.58484 89.848523)
+        (xy 75.588539 89.876619)
+        (xy 75.590967 89.881827)
+        (xy 75.590969 89.881832)
+        (xy 75.630159 89.965875)
+        (xy 75.63936 89.985607)
+        (xy 75.724393 90.07064)
+        (xy 75.725509 90.07116)
+        (xy 75.746504 90.095101)
+        (xy 75.755 90.129823)
+        (xy 75.755 90.34583)
+        (xy 75.754714 90.352384)
+        (xy 75.752239 90.380676)
+        (xy 75.751323 90.391143)
+        (xy 75.753024 90.397493)
+        (xy 75.753025 90.397498)
+        (xy 75.761394 90.428731)
+        (xy 75.762813 90.435133)
+        (xy 75.768425 90.466961)
+        (xy 75.768426 90.466963)
+        (xy 75.769568 90.47344)
+        (xy 75.772856 90.479136)
+        (xy 75.775107 90.485319)
+        (xy 75.775098 90.485321)
+        (xy 75.775857 90.487153)
+        (xy 75.775865 90.48715)
+        (xy 75.778644 90.493111)
+        (xy 75.780348 90.499466)
+        (xy 75.797654 90.524182)
+        (xy 75.802662 90.531335)
+        (xy 75.806185 90.536866)
+        (xy 75.822348 90.564861)
+        (xy 75.822353 90.564867)
+        (xy 75.82564 90.57056)
+        (xy 75.855448 90.595572)
+        (xy 75.860284 90.600004)
+        (xy 75.866917 90.606637)
+        (xy 75.885094 90.63606)
+        (xy 75.888178 90.670507)
+        (xy 75.887867 90.672671)
+        (xy 75.887867 90.672679)
+        (xy 75.887102 90.678)
+        (xy 75.887867 90.683321)
+        (xy 75.906626 90.813797)
+        (xy 75.906627 90.813802)
+        (xy 75.907392 90.819119)
+        (xy 75.909624 90.824008)
+        (xy 75.909626 90.824012)
+        (xy 75.964382 90.943911)
+        (xy 75.964383 90.943913)
+        (xy 75.966618 90.948806)
+        (xy 75.970138 90.952869)
+        (xy 75.97014 90.952871)
+        (xy 76.051632 91.046917)
+        (xy 76.065259 91.069883)
+        (xy 76.07 91.096163)
+        (xy 76.07 91.345077)
+        (xy 76.061504 91.379799)
+        (xy 76.040509 91.403739)
+        (xy 76.039393 91.40426)
+        (xy 76.034745 91.408907)
+        (xy 76.034745 91.408908)
+        (xy 75.96582 91.477833)
+        (xy 75.932109 91.497296)
+        (xy 75.893183 91.497296)
+        (xy 75.859472 91.477832)
+        (xy 75.790971 91.409331)
+        (xy 75.780349 91.401893)
+        (xy 75.682701 91.356359)
+        (xy 75.671784 91.353177)
+        (xy 75.630336 91.34772)
+        (xy 75.625443 91.3474)
+        (xy 75.574902 91.3474)
+        (xy 75.567092 91.349492)
+        (xy 75.565 91.357302)
+        (xy 75.565 93.043497)
+        (xy 75.567092 93.051306)
+        (xy 75.574902 93.053399)
+        (xy 75.625441 93.053399)
+        (xy 75.630336 93.053078)
+        (xy 75.671779 93.047623)
+        (xy 75.682705 93.044438)
+        (xy 75.780349 92.998906)
+        (xy 75.790968 92.99147)
+        (xy 75.859471 92.922967)
+        (xy 75.893182 92.903503)
+        (xy 75.932109 92.903503)
+        (xy 75.96582 92.922967)
+        (xy 76.039393 92.99654)
+        (xy 76.088767 93.019563)
+        (xy 76.143167 93.04493)
+        (xy 76.143168 93.04493)
+        (xy 76.148381 93.047361)
+        (xy 76.198048 93.0539)
+        (xy 76.575495 93.0539)
+        (xy 76.577952 93.0539)
+        (xy 76.627619 93.047361)
+        (xy 76.736607 92.99654)
+        (xy 76.82164 92.911507)
+        (xy 76.872461 92.802519)
+        (xy 76.875243 92.781387)
+        (xy 76.893916 92.740885)
+        (xy 76.932245 92.718082)
+        (xy 76.976749 92.720999)
+        (xy 77.011774 92.74861)
+        (xy 77.025 92.791204)
+        (xy 77.025 92.928132)
+        (xy 77.019276 92.95691)
+        (xy 77.002974 92.981306)
+        (xy 76.384406 93.599874)
+        (xy 76.36001 93.616176)
+        (xy 76.331232 93.6219)
+        (xy 76.198048 93.6219)
+        (xy 76.19562 93.622219)
+        (xy 76.195614 93.62222)
+        (xy 76.154083 93.627688)
+        (xy 76.154081 93.627688)
+        (xy 76.148381 93.628439)
+        (xy 76.143174 93.630866)
+        (xy 76.143167 93.630869)
+        (xy 76.045354 93.67648)
+        (xy 76.045352 93.676481)
+        (xy 76.039393 93.67926)
+        (xy 76.034743 93.683909)
+        (xy 76.03474 93.683912)
+        (xy 75.966174 93.752479)
+        (xy 75.932463 93.771943)
+        (xy 75.893537 93.771943)
+        (xy 75.859826 93.752479)
+        (xy 75.791259 93.683912)
+        (xy 75.791258 93.683911)
+        (xy 75.786607 93.67926)
+        (xy 75.763281 93.668383)
+        (xy 75.682832 93.630869)
+        (xy 75.682827 93.630867)
+        (xy 75.677619 93.628439)
+        (xy 75.671917 93.627688)
+        (xy 75.671916 93.627688)
+        (xy 75.630385 93.62222)
+        (xy 75.63038 93.622219)
+        (xy 75.627952 93.6219)
+        (xy 75.248048 93.6219)
+        (xy 75.24562 93.622219)
+        (xy 75.245614 93.62222)
+        (xy 75.204083 93.627688)
+        (xy 75.204081 93.627688)
+        (xy 75.198381 93.628439)
+        (xy 75.193174 93.630866)
+        (xy 75.193167 93.630869)
+        (xy 75.095354 93.67648)
+        (xy 75.095352 93.676481)
+        (xy 75.089393 93.67926)
+        (xy 75.084743 93.683909)
+        (xy 75.08474 93.683912)
+        (xy 75.016174 93.752479)
+        (xy 74.982463 93.771943)
+        (xy 74.943537 93.771943)
+        (xy 74.909826 93.752479)
+        (xy 74.841259 93.683912)
+        (xy 74.841258 93.683911)
+        (xy 74.836607 93.67926)
+        (xy 74.813281 93.668383)
+        (xy 74.732832 93.630869)
+        (xy 74.732827 93.630867)
+        (xy 74.727619 93.628439)
+        (xy 74.721917 93.627688)
+        (xy 74.721916 93.627688)
+        (xy 74.680385 93.62222)
+        (xy 74.68038 93.622219)
+        (xy 74.677952 93.6219)
+        (xy 74.675495 93.6219)
+        (xy 74.544768 93.6219)
+        (xy 74.51599 93.616176)
+        (xy 74.491594 93.599874)
+        (xy 73.873026 92.981306)
+        (xy 73.856724 92.95691)
+        (xy 73.851 92.928132)
+        (xy 73.851 92.791204)
+        (xy 73.864226 92.74861)
+        (xy 73.899251 92.720999)
+        (xy 73.943755 92.718082)
+        (xy 73.982084 92.740885)
+        (xy 74.000756 92.781387)
+        (xy 74.003539 92.802519)
+        (xy 74.005967 92.807727)
+        (xy 74.005969 92.807732)
+        (xy 74.043 92.887146)
+        (xy 74.05436 92.911507)
+        (xy 74.139393 92.99654)
+        (xy 74.188767 93.019563)
+        (xy 74.243167 93.04493)
+        (xy 74.243168 93.04493)
+        (xy 74.248381 93.047361)
+        (xy 74.298048 93.0539)
+        (xy 74.675495 93.0539)
+        (xy 74.677952 93.0539)
+        (xy 74.727619 93.047361)
+        (xy 74.836607 92.99654)
+        (xy 74.910182 92.922964)
+        (xy 74.943889 92.903503)
+        (xy 74.982816 92.903503)
+        (xy 75.016527 92.922967)
+        (xy 75.085028 92.991468)
+        (xy 75.09565 92.998906)
+        (xy 75.193298 93.04444)
+        (xy 75.204215 93.047622)
+        (xy 75.245663 93.053079)
+        (xy 75.250557 93.0534)
+        (xy 75.301098 93.0534)
+        (xy 75.308907 93.051307)
+        (xy 75.311 93.043498)
+        (xy 75.311 91.357303)
+        (xy 75.308907 91.349493)
+        (xy 75.301098 91.347401)
+        (xy 75.250559 91.347401)
+        (xy 75.245663 91.347721)
+        (xy 75.20422 91.353176)
+        (xy 75.193294 91.356361)
+        (xy 75.09565 91.401893)
+        (xy 75.085031 91.409329)
+        (xy 75.016527 91.477833)
+        (xy 74.982816 91.497296)
+        (xy 74.94389 91.497296)
+        (xy 74.910179 91.477832)
+        (xy 74.841257 91.40891)
+        (xy 74.841256 91.408909)
+        (xy 74.836607 91.40426)
+        (xy 74.83549 91.403739)
+        (xy 74.814496 91.379799)
+        (xy 74.806 91.345077)
+        (xy 74.806 91.096163)
+        (xy 74.810741 91.069883)
+        (xy 74.824368 91.046917)
+        (xy 74.884433 90.977598)
+        (xy 74.909382 90.948806)
+        (xy 74.968608 90.819119)
+        (xy 74.988898 90.678)
+        (xy 74.988133 90.672679)
+        (xy 74.988133 90.672674)
+        (xy 74.979525 90.61281)
+        (xy 74.982607 90.578359)
+        (xy 75.000783 90.548935)
+        (xy 75.015724 90.533994)
+        (xy 75.020537 90.529583)
+        (xy 75.05036 90.50456)
+        (xy 75.06982 90.470853)
+        (xy 75.073319 90.46536)
+        (xy 75.095652 90.433466)
+        (xy 75.097354 90.42711)
+        (xy 75.100136 90.421147)
+        (xy 75.100145 90.421151)
+        (xy 75.100901 90.419324)
+        (xy 75.100891 90.419321)
+        (xy 75.10314 90.41314)
+        (xy 75.106432 90.40744)
+        (xy 75.113187 90.369121)
+        (xy 75.114605 90.362728)
+        (xy 75.124677 90.325143)
+        (xy 75.121285 90.286383)
+        (xy 75.121 90.27983)
+        (xy 75.121 90.129823)
+        (xy 75.129496 90.095101)
+        (xy 75.15049 90.07116)
+        (xy 75.151607 90.07064)
+        (xy 75.23664 89.985607)
+        (xy 75.287461 89.876619)
+        (xy 75.294 89.826952)
+        (xy 75.294 88.097048)
+        (xy 75.287461 88.047381)
+        (xy 75.23664 87.938393)
+        (xy 75.151607 87.85336)
+        (xy 75.107833 87.832948)
+        (xy 75.047832 87.804969)
+        (xy 75.047827 87.804967)
+        (xy 75.042619 87.802539)
+        (xy 75.036917 87.801788)
+        (xy 75.036916 87.801788)
+        (xy 74.995385 87.79632)
+        (xy 74.99538 87.796319)
+        (xy 74.992952 87.796)
+        (xy 74.613048 87.796)
+        (xy 74.61062 87.796319)
+        (xy 74.610614 87.79632)
+        (xy 74.569083 87.801788)
+        (xy 74.569081 87.801788)
+        (xy 74.563381 87.802539)
+        (xy 74.558174 87.804966)
+        (xy 74.558167 87.804969)
+        (xy 74.460354 87.85058)
+        (xy 74.460352 87.850581)
+        (xy 74.454393 87.85336)
+        (xy 74.449743 87.858009)
+        (xy 74.44974 87.858012)
+        (xy 74.374012 87.93374)
+        (xy 74.374009 87.933743)
+        (xy 74.36936 87.938393)
+        (xy 74.366581 87.944352)
+        (xy 74.36658 87.944354)
+        (xy 74.320969 88.042167)
+        (xy 74.320966 88.042174)
+        (xy 74.318539 88.047381)
+        (xy 74.317788 88.053081)
+        (xy 74.317788 88.053083)
+        (xy 74.312734 88.091475)
+        (xy 74.312 88.097048)
+        (xy 74.312 89.826952)
+        (xy 74.312319 89.82938)
+        (xy 74.31232 89.829385)
+        (xy 74.31484 89.848523)
+        (xy 74.318539 89.876619)
+        (xy 74.320967 89.881827)
+        (xy 74.320969 89.881832)
+        (xy 74.360159 89.965875)
+        (xy 74.36936 89.985607)
+        (xy 74.374011 89.990258)
+        (xy 74.374012 89.990259)
+        (xy 74.442458 90.058705)
+        (xy 74.464143 90.104731)
+        (xy 74.451561 90.154029)
+        (xy 74.410471 90.184033)
+        (xy 74.300104 90.21644)
+        (xy 74.279919 90.222367)
+        (xy 74.275403 90.225269)
+        (xy 74.275397 90.225272)
+        (xy 74.164505 90.296539)
+        (xy 74.164499 90.296543)
+        (xy 74.159982 90.299447)
+        (xy 74.156461 90.303509)
+        (xy 74.15646 90.303511)
+        (xy 74.067332 90.40637)
+        (xy 74.031686 90.429278)
+        (xy 73.989314 90.429278)
+        (xy 73.953668 90.40637)
+        (xy 73.869368 90.309083)
+        (xy 73.855741 90.286117)
+        (xy 73.851 90.259837)
+        (xy 73.851 90.129823)
+        (xy 73.859496 90.095101)
+        (xy 73.88049 90.07116)
+        (xy 73.881607 90.07064)
+        (xy 73.96664 89.985607)
+        (xy 74.017461 89.876619)
+        (xy 74.024 89.826952)
+        (xy 74.024 88.097048)
+        (xy 74.017461 88.047381)
+        (xy 73.96664 87.938393)
+        (xy 73.881607 87.85336)
+        (xy 73.837833 87.832948)
+        (xy 73.777832 87.804969)
+        (xy 73.777827 87.804967)
+        (xy 73.772619 87.802539)
+        (xy 73.766917 87.801788)
+        (xy 73.766916 87.801788)
+        (xy 73.725385 87.79632)
+        (xy 73.72538 87.796319)
+        (xy 73.722952 87.796)
+        (xy 73.343048 87.796)
+        (xy 73.34062 87.796319)
+        (xy 73.340614 87.79632)
+        (xy 73.299083 87.801788)
+        (xy 73.299081 87.801788)
+        (xy 73.293381 87.802539)
+        (xy 73.288174 87.804966)
+        (xy 73.288167 87.804969)
+        (xy 73.190354 87.85058)
+        (xy 73.190352 87.850581)
+        (xy 73.184393 87.85336)
+        (xy 73.179743 87.858009)
+        (xy 73.17974 87.858012)
+        (xy 73.104012 87.93374)
+        (xy 73.104009 87.933743)
+        (xy 73.09936 87.938393)
+        (xy 73.096581 87.944352)
+        (xy 73.09658 87.944354)
+        (xy 73.050969 88.042167)
+        (xy 73.050966 88.042174)
+        (xy 73.048539 88.047381)
+        (xy 73.047788 88.053081)
+        (xy 73.047788 88.053083)
+        (xy 73.042734 88.091475)
+        (xy 73.042 88.097048)
+        (xy 73.042 89.826952)
+        (xy 73.042319 89.82938)
+        (xy 73.04232 89.829385)
+        (xy 73.04484 89.848523)
+        (xy 73.048539 89.876619)
+        (xy 73.050967 89.881827)
+        (xy 73.050969 89.881832)
+        (xy 73.090159 89.965875)
+        (xy 73.09936 89.985607)
+        (xy 73.184393 90.07064)
+        (xy 73.185509 90.07116)
+        (xy 73.206504 90.095101)
+        (xy 73.215 90.129823)
+        (xy 73.215 90.259837)
+        (xy 73.210259 90.286117)
+        (xy 73.196632 90.309083)
+        (xy 73.11514 90.403128)
+        (xy 73.115136 90.403133)
+        (xy 73.111618 90.407194)
+        (xy 73.109385 90.412082)
+        (xy 73.109382 90.412088)
+        (xy 73.054626 90.531987)
+        (xy 73.054624 90.531993)
+        (xy 73.052392 90.536881)
+        (xy 73.051627 90.542195)
+        (xy 73.051626 90.542202)
+        (xy 73.033885 90.665597)
+        (xy 73.032102 90.678)
+        (xy 73.032867 90.683321)
+        (xy 73.051626 90.813797)
+        (xy 73.051627 90.813802)
+        (xy 73.052392 90.819119)
+        (xy 73.054624 90.824008)
+        (xy 73.054626 90.824012)
+        (xy 73.109382 90.943911)
+        (xy 73.109383 90.943913)
+        (xy 73.111618 90.948806)
+        (xy 73.115138 90.952869)
+        (xy 73.11514 90.952871)
+        (xy 73.196632 91.046917)
+        (xy 73.210259 91.069883)
+        (xy 73.215 91.096163)
+        (xy 73.215 93.07383)
+        (xy 73.214714 93.080384)
+        (xy 73.211897 93.112587)
+        (xy 73.211323 93.119143)
+        (xy 73.213024 93.125493)
+        (xy 73.213025 93.125498)
+        (xy 73.221394 93.156731)
+        (xy 73.222813 93.163133)
+        (xy 73.228425 93.194961)
+        (xy 73.228426 93.194963)
+        (xy 73.229568 93.20144)
+        (xy 73.232856 93.207136)
+        (xy 73.235107 93.213319)
+        (xy 73.235098 93.213321)
+        (xy 73.235857 93.215153)
+        (xy 73.235865 93.21515)
+        (xy 73.238644 93.221111)
+        (xy 73.240348 93.227466)
+        (xy 73.255885 93.249656)
+        (xy 73.262662 93.259335)
+        (xy 73.266185 93.264866)
+        (xy 73.282348 93.292861)
+        (xy 73.282353 93.292867)
+        (xy 73.28564 93.29856)
+        (xy 73.310034 93.319029)
+        (xy 73.315448 93.323572)
+        (xy 73.320284 93.328004)
+        (xy 73.974974 93.982694)
+        (xy 73.991276 94.00709)
+        (xy 73.997 94.035868)
+        (xy 73.997 95.027852)
+        (xy 73.997319 95.03028)
+        (xy 73.99732 95.030285)
+        (xy 74.002282 95.067972)
+        (xy 74.003539 95.077519)
+        (xy 74.005967 95.082727)
+        (xy 74.005969 95.082732)
+        (xy 74.032776 95.140219)
+        (xy 74.05436 95.186507)
+        (xy 74.059012 95.191159)
+        (xy 74.115979 95.248126)
+        (xy 74.13656 95.286629)
+        (xy 74.132281 95.330078)
+        (xy 74.104584 95.363827)
+        (xy 74.062805 95.3765)
+        (xy 71.004371 95.3765)
+        (xy 70.975593 95.370776)
+        (xy 70.951196 95.354474)
+        (xy 70.804745 95.208023)
+        (xy 70.65421 95.057487)
+        (xy 70.63295 95.015015)
+        (xy 70.629231 94.989151)
+        (xy 70.622708 94.943781)
+        (xy 70.563482 94.814094)
+        (xy 70.548905 94.797272)
+        (xy 70.521229 94.765332)
+        (xy 70.503867 94.745295)
+        (xy 70.490241 94.722331)
+        (xy 70.4855 94.696051)
+        (xy 70.4855 93.641445)
+        (xy 70.498173 93.599666)
+        (xy 70.531922 93.571969)
+        (xy 70.575371 93.56769)
+        (xy 70.613874 93.588271)
+        (xy 70.625853 93.60025)
+        (xy 70.636475 93.607688)
+        (xy 70.730926 93.651731)
+        (xy 70.741843 93.654913)
+        (xy 70.78184 93.660179)
+        (xy 70.786734 93.6605)
+        (xy 70.856098 93.6605)
+        (xy 70.863907 93.658407)
+        (xy 70.866 93.650598)
+        (xy 71.12 93.650598)
+        (xy 71.122092 93.658407)
+        (xy 71.129902 93.6605)
+        (xy 71.199266 93.6605)
+        (xy 71.204159 93.660179)
+        (xy 71.244156 93.654913)
+        (xy 71.255073 93.651731)
+        (xy 71.349524 93.607688)
+        (xy 71.360146 93.60025)
+        (xy 71.43325 93.527146)
+        (xy 71.440688 93.516524)
+        (xy 71.484731 93.422073)
+        (xy 71.487913 93.411156)
+        (xy 71.493179 93.371159)
+        (xy 71.4935 93.366266)
+        (xy 71.7625 93.366266)
+        (xy 71.76282 93.371159)
+        (xy 71.768086 93.411156)
+        (xy 71.771268 93.422073)
+        (xy 71.815311 93.516524)
+        (xy 71.822749 93.527146)
+        (xy 71.895853 93.60025)
+        (xy 71.906475 93.607688)
+        (xy 72.000926 93.651731)
+        (xy 72.011843 93.654913)
+        (xy 72.05184 93.660179)
+        (xy 72.056734 93.6605)
+        (xy 72.126098 93.6605)
+        (xy 72.133907 93.658407)
+        (xy 72.136 93.650598)
+        (xy 72.39 93.650598)
+        (xy 72.392092 93.658407)
+        (xy 72.399902 93.6605)
+        (xy 72.469266 93.6605)
+        (xy 72.474159 93.660179)
+        (xy 72.514156 93.654913)
+        (xy 72.525073 93.651731)
+        (xy 72.619524 93.607688)
+        (xy 72.630146 93.60025)
+        (xy 72.70325 93.527146)
+        (xy 72.710688 93.516524)
+        (xy 72.754731 93.422073)
+        (xy 72.757913 93.411156)
+        (xy 72.763179 93.371159)
+        (xy 72.7635 93.366266)
+        (xy 72.7635 93.326902)
+        (xy 72.761407 93.319092)
+        (xy 72.753598 93.317)
+        (xy 72.399902 93.317)
+        (xy 72.392092 93.319092)
+        (xy 72.39 93.326902)
+        (xy 72.39 93.650598)
+        (xy 72.136 93.650598)
+        (xy 72.136 93.326902)
+        (xy 72.133907 93.319092)
+        (xy 72.126098 93.317)
+        (xy 71.772402 93.317)
+        (xy 71.764592 93.319092)
+        (xy 71.7625 93.326902)
+        (xy 71.7625 93.366266)
+        (xy 71.4935 93.366266)
+        (xy 71.4935 93.326902)
+        (xy 71.491407 93.319092)
+        (xy 71.483598 93.317)
+        (xy 71.129902 93.317)
+        (xy 71.122092 93.319092)
+        (xy 71.12 93.326902)
+        (xy 71.12 93.650598)
+        (xy 70.866 93.650598)
+        (xy 70.866 93.1382)
+        (xy 70.876075 93.1006)
+        (xy 70.9036 93.073075)
+        (xy 70.9412 93.063)
+        (xy 71.483598 93.063)
+        (xy 71.491407 93.060907)
+        (xy 71.4935 93.053098)
+        (xy 71.4935 93.013734)
+        (xy 71.493179 93.00884)
+        (xy 71.487913 92.968843)
+        (xy 71.484731 92.957926)
+        (xy 71.440688 92.863475)
+        (xy 71.43325 92.852853)
+        (xy 71.360145 92.779748)
+        (xy 71.348949 92.771908)
+        (xy 71.3207 92.73396)
+        (xy 71.320702 92.686653)
+        (xy 71.348953 92.648707)
+        (xy 71.34981 92.648106)
+        (xy 71.355782 92.645322)
+        (xy 71.438322 92.562782)
+        (xy 71.487653 92.456991)
+        (xy 71.494 92.408783)
+        (xy 71.494 92.406338)
+        (xy 71.762 92.406338)
+        (xy 71.762001 92.408782)
+        (xy 71.76232 92.411207)
+        (xy 71.762321 92.411218)
+        (xy 71.767595 92.451283)
+        (xy 71.767596 92.451286)
+        (xy 71.768347 92.456991)
+        (xy 71.770779 92.462206)
+        (xy 71.77078 92.462209)
+        (xy 71.814895 92.556815)
+        (xy 71.814896 92.556817)
+        (xy 71.817678 92.562782)
+        (xy 71.900218 92.645322)
+        (xy 71.906185 92.648104)
+        (xy 71.907047 92.648708)
+        (xy 71.935297 92.686653)
+        (xy 71.935299 92.73396)
+        (xy 71.907052 92.771907)
+        (xy 71.895854 92.779748)
+        (xy 71.822749 92.852853)
+        (xy 71.815311 92.863475)
+        (xy 71.771268 92.957926)
+        (xy 71.768086 92.968843)
+        (xy 71.76282 93.00884)
+        (xy 71.7625 93.013734)
+        (xy 71.7625 93.053098)
+        (xy 71.764592 93.060907)
+        (xy 71.772402 93.063)
+        (xy 72.753598 93.063)
+        (xy 72.761407 93.060907)
+        (xy 72.7635 93.053098)
+        (xy 72.7635 93.013734)
+        (xy 72.763179 93.00884)
+        (xy 72.757913 92.968843)
+        (xy 72.754731 92.957926)
+        (xy 72.710688 92.863475)
+        (xy 72.70325 92.852853)
+        (xy 72.630145 92.779748)
+        (xy 72.618949 92.771908)
+        (xy 72.5907 92.73396)
+        (xy 72.590702 92.686653)
+        (xy 72.618953 92.648707)
+        (xy 72.61981 92.648106)
+        (xy 72.625782 92.645322)
+        (xy 72.708322 92.562782)
+        (xy 72.757653 92.456991)
+        (xy 72.764 92.408783)
+        (xy 72.763999 92.051218)
+        (xy 72.757653 92.003009)
+        (xy 72.708322 91.897218)
+        (xy 72.625782 91.814678)
+        (xy 72.619815 91.811896)
+        (xy 72.614429 91.808124)
+        (xy 72.61566 91.806365)
+        (xy 72.592772 91.786285)
+        (xy 72.581 91.745888)
+        (xy 72.581 90.842163)
+        (xy 72.585741 90.815883)
+        (xy 72.599368 90.792917)
+        (xy 72.644354 90.741)
+        (xy 72.684382 90.694806)
+        (xy 72.743608 90.565119)
+        (xy 72.763898 90.424)
+        (xy 72.743608 90.282881)
+        (xy 72.684382 90.153194)
+        (xy 72.658119 90.122885)
+        (xy 72.641472 90.089627)
+        (xy 72.642799 90.052455)
+        (xy 72.661778 90.020468)
+        (xy 72.69664 89.985607)
+        (xy 72.747461 89.876619)
+        (xy 72.754 89.826952)
+        (xy 72.754 88.097048)
+        (xy 72.747461 88.047381)
+        (xy 72.69664 87.938393)
+        (xy 72.611607 87.85336)
+        (xy 72.567833 87.832948)
+        (xy 72.507832 87.804969)
+        (xy 72.507827 87.804967)
+        (xy 72.502619 87.802539)
+        (xy 72.496917 87.801788)
+        (xy 72.496916 87.801788)
+        (xy 72.455385 87.79632)
+        (xy 72.45538 87.796319)
+        (xy 72.452952 87.796)
+        (xy 72.073048 87.796)
+        (xy 72.07062 87.796319)
+        (xy 72.070614 87.79632)
+        (xy 72.029083 87.801788)
+        (xy 72.029081 87.801788)
+        (xy 72.023381 87.802539)
+        (xy 72.018174 87.804966)
+        (xy 72.018167 87.804969)
+        (xy 71.920354 87.85058)
+        (xy 71.920352 87.850581)
+        (xy 71.914393 87.85336)
+        (xy 71.909743 87.858009)
+        (xy 71.90974 87.858012)
+        (xy 71.834012 87.93374)
+        (xy 71.834009 87.933743)
+        (xy 71.82936 87.938393)
+        (xy 71.826581 87.944352)
+        (xy 71.82658 87.944354)
+        (xy 71.780969 88.042167)
+        (xy 71.780966 88.042174)
+        (xy 71.778539 88.047381)
+        (xy 71.777788 88.053081)
+        (xy 71.777788 88.053083)
+        (xy 71.772734 88.091475)
+        (xy 71.772 88.097048)
+        (xy 71.772 89.826952)
+        (xy 71.772319 89.82938)
+        (xy 71.77232 89.829385)
+        (xy 71.77484 89.848523)
+        (xy 71.778539 89.876619)
+        (xy 71.780967 89.881827)
+        (xy 71.780969 89.881832)
+        (xy 71.820159 89.965875)
+        (xy 71.82936 89.985607)
+        (xy 71.834011 89.990258)
+        (xy 71.834012 89.990259)
+        (xy 71.86422 90.020467)
+        (xy 71.8832 90.052454)
+        (xy 71.884528 90.089625)
+        (xy 71.867879 90.122885)
+        (xy 71.845143 90.149124)
+        (xy 71.84514 90.149129)
+        (xy 71.841618 90.153194)
+        (xy 71.839385 90.158082)
+        (xy 71.839382 90.158088)
+        (xy 71.784626 90.277987)
+        (xy 71.784624 90.277993)
+        (xy 71.782392 90.282881)
+        (xy 71.781627 90.288195)
+        (xy 71.781626 90.288202)
+        (xy 71.768658 90.378402)
+        (xy 71.762102 90.424)
+        (xy 71.762867 90.429321)
+        (xy 71.781626 90.559797)
+        (xy 71.781627 90.559802)
+        (xy 71.782392 90.565119)
+        (xy 71.784624 90.570008)
+        (xy 71.784626 90.570012)
+        (xy 71.839382 90.689911)
+        (xy 71.839383 90.689913)
+        (xy 71.841618 90.694806)
+        (xy 71.845138 90.698869)
+        (xy 71.84514 90.698871)
+        (xy 71.926632 90.792917)
+        (xy 71.940259 90.815883)
+        (xy 71.945 90.842163)
+        (xy 71.945 91.745888)
+        (xy 71.933228 91.786285)
+        (xy 71.910339 91.806365)
+        (xy 71.911571 91.808124)
+        (xy 71.906183 91.811896)
+        (xy 71.900218 91.814678)
+        (xy 71.895565 91.81933)
+        (xy 71.895562 91.819333)
+        (xy 71.822333 91.892562)
+        (xy 71.82233 91.892565)
+        (xy 71.817678 91.897218)
+        (xy 71.814898 91.903179)
+        (xy 71.814895 91.903184)
+        (xy 71.770779 91.997793)
+        (xy 71.768347 92.003009)
+        (xy 71.767596 92.008711)
+        (xy 71.767596 92.008712)
+        (xy 71.762321 92.048781)
+        (xy 71.762 92.051217)
+        (xy 71.762 92.053673)
+        (xy 71.762 92.053674)
+        (xy 71.762 92.406323)
+        (xy 71.762 92.406338)
+        (xy 71.494 92.406338)
+        (xy 71.493999 92.051218)
+        (xy 71.487653 92.003009)
+        (xy 71.438322 91.897218)
+        (xy 71.355782 91.814678)
+        (xy 71.349815 91.811896)
+        (xy 71.344429 91.808124)
+        (xy 71.34566 91.806365)
+        (xy 71.322772 91.786285)
+        (xy 71.311 91.745888)
+        (xy 71.311 91.604163)
+        (xy 71.315741 91.577883)
+        (xy 71.329368 91.554917)
+        (xy 71.386 91.48956)
+        (xy 71.414382 91.456806)
+        (xy 71.473608 91.327119)
+        (xy 71.493898 91.186)
+        (xy 71.486625 91.135419)
+        (xy 71.474373 91.050202)
+        (xy 71.473608 91.044881)
+        (xy 71.414382 90.915194)
+        (xy 71.405963 90.905478)
+        (xy 71.329368 90.817083)
+        (xy 71.315741 90.794117)
+        (xy 71.311 90.767837)
+        (xy 71.311 90.129823)
+        (xy 71.319496 90.095101)
+        (xy 71.34049 90.07116)
+        (xy 71.341607 90.07064)
+        (xy 71.42664 89.985607)
+        (xy 71.477461 89.876619)
+        (xy 71.484 89.826952)
+        (xy 71.484 88.097048)
+        (xy 71.477461 88.047381)
+        (xy 71.42664 87.938393)
+        (xy 71.341607 87.85336)
+        (xy 71.297833 87.832948)
+        (xy 71.237832 87.804969)
+        (xy 71.237827 87.804967)
+        (xy 71.232619 87.802539)
+        (xy 71.226917 87.801788)
+        (xy 71.226916 87.801788)
+        (xy 71.185385 87.79632)
+        (xy 71.18538 87.796319)
+        (xy 71.182952 87.796)
+        (xy 70.803048 87.796)
+        (xy 70.80062 87.796319)
+        (xy 70.800614 87.79632)
+        (xy 70.759083 87.801788)
+        (xy 70.759081 87.801788)
+        (xy 70.753381 87.802539)
+        (xy 70.748174 87.804966)
+        (xy 70.748167 87.804969)
+        (xy 70.650354 87.85058)
+        (xy 70.650352 87.850581)
+        (xy 70.644393 87.85336)
+        (xy 70.639743 87.858009)
+        (xy 70.63974 87.858012)
+        (xy 70.613874 87.883879)
+        (xy 70.575371 87.90446)
+        (xy 70.531922 87.900181)
+        (xy 70.498173 87.872484)
+        (xy 70.4855 87.830705)
+        (xy 70.4855 86.995)
+        (xy 73.921102 86.995)
+        (xy 73.921867 87.000321)
+        (xy 73.940626 87.130797)
+        (xy 73.940627 87.130802)
+        (xy 73.941392 87.136119)
+        (xy 73.943624 87.141008)
+        (xy 73.943626 87.141012)
+        (xy 73.998382 87.260911)
+        (xy 73.998383 87.260913)
+        (xy 74.000618 87.265806)
+        (xy 74.004138 87.269869)
+        (xy 74.00414 87.269871)
+        (xy 74.036318 87.307006)
+        (xy 74.093982 87.373553)
+        (xy 74.098504 87.376459)
+        (xy 74.098505 87.37646)
+        (xy 74.184507 87.431731)
+        (xy 74.213919 87.450633)
+        (xy 74.350715 87.4908)
+        (xy 74.487904 87.4908)
+        (xy 74.493285 87.4908)
+        (xy 74.630081 87.450633)
+        (xy 74.750018 87.373553)
+        (xy 74.777012 87.342401)
+        (xy 74.779999 87.338954)
+        (xy 74.805592 87.319795)
+        (xy 74.836831 87.313)
+        (xy 78.72283 87.313)
+        (xy 78.729383 87.313285)
+        (xy 78.768143 87.316677)
+        (xy 78.805728 87.306605)
+        (xy 78.812121 87.305187)
+        (xy 78.85044 87.298432)
+        (xy 78.85614 87.29514)
+        (xy 78.862321 87.292891)
+        (xy 78.862324 87.292901)
+        (xy 78.864151 87.292145)
+        (xy 78.864147 87.292136)
+        (xy 78.87011 87.289354)
+        (xy 78.876466 87.287652)
+        (xy 78.90836 87.265319)
+        (xy 78.913853 87.26182)
+        (xy 78.94756 87.24236)
+        (xy 78.972583 87.212537)
+        (xy 78.976994 87.207724)
+        (xy 80.095724 86.088994)
+        (xy 80.100537 86.084583)
+        (xy 80.13036 86.05956)
+        (xy 80.14982 86.025853)
+        (xy 80.153319 86.02036)
+        (xy 80.175652 85.988466)
+        (xy 80.177354 85.98211)
+        (xy 80.180136 85.976147)
+        (xy 80.180145 85.976151)
+        (xy 80.180901 85.974324)
+        (xy 80.180891 85.974321)
+        (xy 80.18314 85.96814)
+        (xy 80.186432 85.96244)
+        (xy 80.193187 85.924121)
+        (xy 80.194605 85.917728)
+        (xy 80.204677 85.880143)
+        (xy 80.201285 85.841383)
+        (xy 80.201 85.83483)
+        (xy 80.201 85.725)
+        (xy 80.681102 85.725)
+        (xy 80.681867 85.730321)
+        (xy 80.700626 85.860797)
+        (xy 80.700627 85.860802)
+        (xy 80.701392 85.866119)
+        (xy 80.703624 85.871008)
+        (xy 80.703626 85.871012)
+        (xy 80.758382 85.990911)
+        (xy 80.758383 85.990913)
+        (xy 80.760618 85.995806)
+        (xy 80.764138 85.999869)
+        (xy 80.76414 85.999871)
+        (xy 80.790088 86.029816)
+        (xy 80.853982 86.103553)
+        (xy 80.858504 86.106459)
+        (xy 80.858505 86.10646)
+        (xy 80.969397 86.177727)
+        (xy 80.973919 86.180633)
+        (xy 81.110715 86.2208)
+        (xy 81.247904 86.2208)
+        (xy 81.253285 86.2208)
+        (xy 81.390081 86.180633)
+        (xy 81.510018 86.103553)
+        (xy 81.551037 86.056214)
+        (xy 81.580334 86.035484)
+        (xy 81.615906 86.030693)
+        (xy 81.649644 86.042934)
+        (xy 81.712475 86.084918)
+        (xy 81.768188 86.096)
+        (xy 82.602116 86.096)
+        (xy 82.605812 86.096)
+        (xy 82.661525 86.084918)
+        (xy 82.724703 86.042703)
+        (xy 82.766918 85.979525)
+        (xy 82.778 85.923812)
+        (xy 83.396 85.923812)
+        (xy 83.407082 85.979525)
+        (xy 83.411194 85.98568)
+        (xy 83.411196 85.985683)
+        (xy 83.43805 86.025871)
+        (xy 83.449297 86.042703)
+        (xy 83.455454 86.046817)
+        (xy 83.506316 86.080803)
+        (xy 83.506317 86.080803)
+        (xy 83.512475 86.084918)
+        (xy 83.568188 86.096)
+        (xy 84.402116 86.096)
+        (xy 84.405812 86.096)
+        (xy 84.461525 86.084918)
+        (xy 84.524703 86.042703)
+        (xy 84.548946 86.00642)
+        (xy 84.576023 85.981879)
+        (xy 84.611472 85.973)
+        (xy 86.56883 85.973)
+        (xy 86.575383 85.973285)
+        (xy 86.614143 85.976677)
+        (xy 86.651728 85.966605)
+        (xy 86.658121 85.965187)
+        (xy 86.69644 85.958432)
+        (xy 86.70214 85.95514)
+        (xy 86.708321 85.952891)
+        (xy 86.708324 85.952901)
+        (xy 86.710151 85.952145)
+        (xy 86.710147 85.952136)
+        (xy 86.71611 85.949354)
+        (xy 86.722466 85.947652)
+        (xy 86.75436 85.925319)
+        (xy 86.759853 85.92182)
+        (xy 86.79356 85.90236)
+        (xy 86.818578 85.872543)
+        (xy 86.822988 85.86773)
+        (xy 87.133694 85.557025)
+        (xy 87.158091 85.540724)
+        (xy 87.186869 85.535)
+        (xy 87.62785 85.535)
+        (xy 87.672647 85.549799)
+        (xy 87.699812 85.588371)
+        (xy 87.707515 85.613767)
+        (xy 87.707518 85.613775)
+        (xy 87.708588 85.617301)
+        (xy 87.805252 85.798147)
+        (xy 87.807596 85.801003)
+        (xy 87.807598 85.801006)
+        (xy 87.932247 85.952891)
+        (xy 87.93534 85.95666)
+        (xy 87.958942 85.97603)
+        (xy 88.079195 86.074719)
+        (xy 88.093853 86.086748)
+        (xy 88.274699 86.183412)
+        (xy 88.470928 86.242938)
+        (xy 88.643921 86.259976)
+        (xy 88.666227 86.262173)
+        (xy 88.675 86.263037)
+        (xy 88.683773 86.262173)
+        (xy 88.706079 86.259976)
+        (xy 88.879072 86.242938)
+        (xy 89.075301 86.183412)
+        (xy 89.256147 86.086748)
+        (xy 89.316649 86.037095)
+        (xy 90.577741 86.037095)
+        (xy 90.582477 86.043939)
+        (xy 90.631278 86.083988)
+        (xy 90.637386 86.08807)
+        (xy 90.811634 86.181207)
+        (xy 90.818426 86.18402)
+        (xy 91.007491 86.241372)
+        (xy 91.014701 86.242807)
+        (xy 91.211325 86.262173)
+        (xy 91.218675 86.262173)
+        (xy 91.415298 86.242807)
+        (xy 91.422508 86.241372)
+        (xy 91.611573 86.18402)
+        (xy 91.618365 86.181207)
+        (xy 91.792613 86.08807)
+        (xy 91.798721 86.083988)
+        (xy 91.84752 86.043939)
+        (xy 91.852257 86.037096)
+        (xy 91.848211 86.029816)
+        (xy 91.222 85.403605)
+        (xy 91.215 85.399563)
+        (xy 91.207999 85.403605)
+        (xy 90.581787 86.029816)
+        (xy 90.577741 86.037095)
+        (xy 89.316649 86.037095)
+        (xy 89.41466 85.95666)
+        (xy 89.544748 85.798147)
+        (xy 89.641412 85.617301)
+        (xy 89.700938 85.421072)
+        (xy 89.720675 85.220675)
+        (xy 90.169827 85.220675)
+        (xy 90.189192 85.417298)
+        (xy 90.190627 85.424508)
+        (xy 90.247979 85.613573)
+        (xy 90.250792 85.620365)
+        (xy 90.343929 85.794613)
+        (xy 90.348011 85.800722)
+        (xy 90.388059 85.849521)
+        (xy 90.394903 85.854257)
+        (xy 90.402182 85.850211)
+        (xy 91.028394 85.224)
+        (xy 91.032436 85.217)
+        (xy 91.397563 85.217)
+        (xy 91.401605 85.224)
+        (xy 92.027816 85.850211)
+        (xy 92.035096 85.854257)
+        (xy 92.041939 85.84952)
+        (xy 92.081988 85.800721)
+        (xy 92.08607 85.794613)
+        (xy 92.179207 85.620365)
+        (xy 92.18202 85.613573)
+        (xy 92.239372 85.424508)
+        (xy 92.240807 85.417298)
+        (xy 92.260173 85.220675)
+        (xy 92.260173 85.213325)
+        (xy 92.240807 85.016701)
+        (xy 92.239372 85.009491)
+        (xy 92.18202 84.820426)
+        (xy 92.179207 84.813634)
+        (xy 92.08607 84.639386)
+        (xy 92.081988 84.633278)
+        (xy 92.041939 84.584477)
+        (xy 92.035095 84.579741)
+        (xy 92.027816 84.583787)
+        (xy 91.401605 85.209999)
+        (xy 91.397563 85.217)
+        (xy 91.032436 85.217)
+        (xy 91.028394 85.209999)
+        (xy 90.402182 84.583787)
+        (xy 90.394903 84.579742)
+        (xy 90.388058 84.584479)
+        (xy 90.348008 84.633281)
+        (xy 90.343931 84.639383)
+        (xy 90.250792 84.813634)
+        (xy 90.247979 84.820426)
+        (xy 90.190627 85.009491)
+        (xy 90.189192 85.016701)
+        (xy 90.169827 85.213325)
+        (xy 90.169827 85.220675)
+        (xy 89.720675 85.220675)
+        (xy 89.721037 85.217)
+        (xy 89.720347 85.209999)
+        (xy 89.718068 85.186851)
+        (xy 89.700938 85.012928)
+        (xy 89.641412 84.816699)
+        (xy 89.544748 84.635853)
+        (xy 89.540302 84.630436)
+        (xy 89.417003 84.480195)
+        (xy 89.41466 84.47734)
+        (xy 89.411245 84.474537)
+        (xy 89.259006 84.349598)
+        (xy 89.259003 84.349596)
+        (xy 89.256147 84.347252)
+        (xy 89.075301 84.250588)
+        (xy 89.071774 84.249518)
+        (xy 89.071769 84.249516)
+        (xy 88.882603 84.192133)
+        (xy 88.882601 84.192132)
+        (xy 88.879072 84.191062)
+        (xy 88.875401 84.1907)
+        (xy 88.875399 84.1907)
+        (xy 88.678676 84.171325)
+        (xy 88.675 84.170963)
+        (xy 88.671324 84.171325)
+        (xy 88.4746 84.1907)
+        (xy 88.474596 84.1907)
+        (xy 88.470928 84.191062)
+        (xy 88.4674 84.192132)
+        (xy 88.467396 84.192133)
+        (xy 88.27823 84.249516)
+        (xy 88.278222 84.249519)
+        (xy 88.274699 84.250588)
+        (xy 88.271447 84.252325)
+        (xy 88.271445 84.252327)
+        (xy 88.097111 84.34551)
+        (xy 88.097106 84.345512)
+        (xy 88.093853 84.347252)
+        (xy 88.091 84.349593)
+        (xy 88.090993 84.349598)
+        (xy 87.938195 84.474996)
+        (xy 87.938191 84.475)
+        (xy 87.93534 84.47734)
+        (xy 87.933001 84.480189)
+        (xy 87.932996 84.480195)
+        (xy 87.807598 84.632993)
+        (xy 87.807593 84.633)
+        (xy 87.805252 84.635853)
+        (xy 87.803512 84.639106)
+        (xy 87.80351 84.639111)
+        (xy 87.710327 84.813445)
+        (xy 87.708588 84.816699)
+        (xy 87.707519 84.82022)
+        (xy 87.707515 84.820232)
+        (xy 87.699812 84.845629)
+        (xy 87.672647 84.884201)
+        (xy 87.62785 84.899)
+        (xy 87.084267 84.899)
+        (xy 87.042488 84.886327)
+        (xy 87.014791 84.852578)
+        (xy 87.010512 84.809129)
+        (xy 87.031093 84.770626)
+        (xy 87.594894 84.206825)
+        (xy 88.159414 83.642304)
+        (xy 88.201552 83.621094)
+        (xy 88.248035 83.629159)
+        (xy 88.274699 83.643412)
+        (xy 88.470928 83.702938)
+        (xy 88.675 83.723037)
+        (xy 88.879072 83.702938)
+        (xy 89.075301 83.643412)
+        (xy 89.101962 83.62916)
+        (xy 89.148445 83.621094)
+        (xy 89.190586 83.642306)
+        (xy 89.682595 84.134315)
+        (xy 89.687027 84.139151)
+        (xy 89.71204 84.16896)
+        (xy 89.745734 84.188413)
+        (xy 89.75126 84.191934)
+        (xy 89.775911 84.209195)
+        (xy 89.783134 84.214252)
+        (xy 89.789486 84.215953)
+        (xy 89.795452 84.218736)
+        (xy 89.795448 84.218744)
+        (xy 89.797278 84.219502)
+        (xy 89.797282 84.219493)
+        (xy 89.803461 84.221742)
+        (xy 89.80916 84.225032)
+        (xy 89.847482 84.231788)
+        (xy 89.853875 84.233206)
+        (xy 89.891457 84.243277)
+        (xy 89.930216 84.239885)
+        (xy 89.93677 84.2396)
+        (xy 90.555644 84.2396)
+        (xy 90.598945 84.253318)
+        (xy 90.626448 84.289466)
+        (xy 90.62812 84.334857)
+        (xy 90.60335 84.372931)
+        (xy 90.582479 84.390058)
+        (xy 90.577742 84.396903)
+        (xy 90.581787 84.404182)
+        (xy 91.207999 85.030394)
+        (xy 91.215 85.034436)
+        (xy 91.222 85.030394)
+        (xy 91.848211 84.404182)
+        (xy 91.852257 84.396903)
+        (xy 91.847519 84.390058)
+        (xy 91.826649 84.37293)
+        (xy 91.801879 84.334857)
+        (xy 91.803551 84.289466)
+        (xy 91.831054 84.253318)
+        (xy 91.874355 84.2396)
+        (xy 92.091969 84.2396)
+        (xy 92.123208 84.246395)
+        (xy 92.148801 84.265554)
+        (xy 92.154864 84.272551)
+        (xy 92.178782 84.300153)
+        (xy 92.183304 84.303059)
+        (xy 92.183305 84.30306)
+        (xy 92.292025 84.372931)
+        (xy 92.298719 84.377233)
+        (xy 92.435515 84.4174)
+        (xy 92.572704 84.4174)
+        (xy 92.578085 84.4174)
+        (xy 92.714881 84.377233)
+        (xy 92.819157 84.310217)
+        (xy 92.86785 84.298711)
+        (xy 92.912986 84.320306)
+        (xy 92.930195 84.337515)
+        (xy 92.934627 84.342351)
+        (xy 92.94812 84.358432)
+        (xy 92.95964 84.37216)
+        (xy 92.993334 84.391613)
+        (xy 92.998858 84.395132)
+        (xy 93.030734 84.417452)
+        (xy 93.037086 84.419153)
+        (xy 93.043052 84.421936)
+        (xy 93.043048 84.421944)
+        (xy 93.044878 84.422702)
+        (xy 93.044882 84.422693)
+        (xy 93.051061 84.424942)
+        (xy 93.05676 84.428232)
+        (xy 93.095082 84.434988)
+        (xy 93.101475 84.436406)
+        (xy 93.139057 84.446477)
+        (xy 93.145613 84.445903)
+        (xy 93.152167 84.446477)
+        (xy 93.151972 84.448696)
+        (xy 93.189281 84.457931)
+        (xy 93.219475 84.496183)
+        (xy 93.219877 84.544913)
+        (xy 93.193222 84.579852)
+        (xy 93.19398 84.580776)
+        (xy 93.051722 84.697523)
+        (xy 93.051716 84.697528)
+        (xy 93.048867 84.699867)
+        (xy 93.046528 84.702716)
+        (xy 93.046523 84.702722)
+        (xy 92.93212 84.842123)
+        (xy 92.932117 84.842127)
+        (xy 92.929776 84.84498)
+        (xy 92.928036 84.848233)
+        (xy 92.928034 84.848238)
+        (xy 92.843023 85.00728)
+        (xy 92.843018 85.007292)
+        (xy 92.841283 85.010538)
+        (xy 92.840212 85.014066)
+        (xy 92.840212 85.014068)
+        (xy 92.788156 85.185673)
+        (xy 92.786789 85.190179)
+        (xy 92.786427 85.193847)
+        (xy 92.786427 85.193851)
+        (xy 92.772224 85.338057)
+        (xy 92.768389 85.377)
+        (xy 92.768751 85.380676)
+        (xy 92.786119 85.557025)
+        (xy 92.786789 85.563821)
+        (xy 92.787859 85.56735)
+        (xy 92.78786 85.567352)
+        (xy 92.808203 85.634413)
+        (xy 92.841283 85.743462)
+        (xy 92.843019 85.746711)
+        (xy 92.843023 85.746719)
+        (xy 92.911778 85.875349)
+        (xy 92.929776 85.90902)
+        (xy 92.980737 85.971116)
+        (xy 93.040626 86.044092)
+        (xy 93.048867 86.054133)
+        (xy 93.19398 86.173224)
+        (xy 93.270242 86.213987)
+        (xy 93.35628 86.259976)
+        (xy 93.356283 86.259977)
+        (xy 93.359538 86.261717)
+        (xy 93.539179 86.316211)
+        (xy 93.726 86.334611)
+        (xy 93.912821 86.316211)
+        (xy 94.092462 86.261717)
+        (xy 94.25802 86.173224)
+        (xy 94.403133 86.054133)
+        (xy 94.522224 85.90902)
+        (xy 94.610717 85.743462)
+        (xy 94.665211 85.563821)
+        (xy 94.683611 85.377)
+        (xy 94.665211 85.190179)
+        (xy 94.610717 85.010538)
+        (xy 94.608862 85.007068)
+        (xy 94.545008 84.887606)
+        (xy 94.522224 84.84498)
+        (xy 94.403133 84.699867)
+        (xy 94.397058 84.694881)
+        (xy 94.260881 84.583123)
+        (xy 94.260874 84.583118)
+        (xy 94.25802 84.580776)
+        (xy 94.256592 84.580013)
+        (xy 94.227969 84.543333)
+        (xy 94.226811 84.49617)
+        (xy 94.253977 84.457599)
+        (xy 94.298773 84.4428)
+        (xy 95.653227 84.4428)
+        (xy 95.698023 84.457599)
+        (xy 95.725189 84.49617)
+        (xy 95.724031 84.543333)
+        (xy 95.695407 84.580013)
+        (xy 95.69398 84.580776)
+        (xy 95.691129 84.583115)
+        (xy 95.691118 84.583123)
+        (xy 95.551722 84.697523)
+        (xy 95.551716 84.697528)
+        (xy 95.548867 84.699867)
+        (xy 95.546528 84.702716)
+        (xy 95.546523 84.702722)
+        (xy 95.43212 84.842123)
+        (xy 95.432117 84.842127)
+        (xy 95.429776 84.84498)
+        (xy 95.428036 84.848233)
+        (xy 95.428034 84.848238)
+        (xy 95.343023 85.00728)
+        (xy 95.343018 85.007292)
+        (xy 95.341283 85.010538)
+        (xy 95.340212 85.014066)
+        (xy 95.340212 85.014068)
+        (xy 95.288156 85.185673)
+        (xy 95.286789 85.190179)
+        (xy 95.286427 85.193847)
+        (xy 95.286427 85.193851)
+        (xy 95.272224 85.338057)
+        (xy 95.268389 85.377)
+        (xy 95.268751 85.380676)
+        (xy 95.286119 85.557025)
+        (xy 95.286789 85.563821)
+        (xy 95.287859 85.56735)
+        (xy 95.28786 85.567352)
+        (xy 95.308203 85.634413)
+        (xy 95.341283 85.743462)
+        (xy 95.343019 85.746711)
+        (xy 95.343023 85.746719)
+        (xy 95.411778 85.875349)
+        (xy 95.429776 85.90902)
+        (xy 95.480737 85.971116)
+        (xy 95.540626 86.044092)
+        (xy 95.548867 86.054133)
+        (xy 95.69398 86.173224)
+        (xy 95.770242 86.213987)
+        (xy 95.85628 86.259976)
+        (xy 95.856283 86.259977)
+        (xy 95.859538 86.261717)
+        (xy 96.039179 86.316211)
+        (xy 96.226 86.334611)
+        (xy 96.412821 86.316211)
+        (xy 96.592462 86.261717)
+        (xy 96.75802 86.173224)
+        (xy 96.903133 86.054133)
+        (xy 97.022224 85.90902)
+        (xy 97.076479 85.807515)
+        (xy 97.112326 85.774215)
+        (xy 97.161072 85.770018)
+        (xy 97.202084 85.796699)
+        (xy 97.218 85.842964)
+        (xy 97.218 86.58283)
+        (xy 97.217714 86.589384)
+        (xy 97.214991 86.620511)
+        (xy 97.214323 86.628143)
+        (xy 97.216024 86.634493)
+        (xy 97.216025 86.634498)
+        (xy 97.224394 86.665731)
+        (xy 97.225813 86.672133)
+        (xy 97.231425 86.703961)
+        (xy 97.231426 86.703963)
+        (xy 97.232568 86.71044)
+        (xy 97.235856 86.716136)
+        (xy 97.238107 86.722319)
+        (xy 97.238098 86.722321)
+        (xy 97.238857 86.724153)
+        (xy 97.238865 86.72415)
+        (xy 97.241644 86.730111)
+        (xy 97.243348 86.736466)
+        (xy 97.260302 86.760679)
+        (xy 97.265662 86.768335)
+        (xy 97.269185 86.773866)
+        (xy 97.285348 86.801861)
+        (xy 97.285353 86.801867)
+        (xy 97.28864 86.80756)
+        (xy 97.300454 86.817473)
+        (xy 97.318448 86.832572)
+        (xy 97.323284 86.837004)
+        (xy 97.906103 87.419823)
+        (xy 97.926684 87.458325)
+        (xy 97.922445 87.501363)
+        (xy 97.921283 87.503538)
+        (xy 97.920213 87.507064)
+        (xy 97.920213 87.507065)
+        (xy 97.870659 87.670422)
+        (xy 97.866789 87.683179)
+        (xy 97.866427 87.686847)
+        (xy 97.866427 87.686851)
+        (xy 97.852259 87.830705)
+        (xy 97.848389 87.87)
+        (xy 97.848751 87.873676)
+        (xy 97.865358 88.042298)
+        (xy 97.866789 88.056821)
+        (xy 97.867859 88.06035)
+        (xy 97.86786 88.060352)
+        (xy 97.880269 88.101257)
+        (xy 97.921283 88.236462)
+        (xy 97.923019 88.239711)
+        (xy 97.923023 88.239719)
+        (xy 98.00063 88.384909)
+        (xy 98.009776 88.40202)
+        (xy 98.128867 88.547133)
+        (xy 98.27398 88.666224)
+        (xy 98.330673 88.696527)
+        (xy 98.43628 88.752976)
+        (xy 98.436283 88.752977)
+        (xy 98.439538 88.754717)
+        (xy 98.619179 88.809211)
+        (xy 98.806 88.827611)
+        (xy 98.992821 88.809211)
+        (xy 99.172462 88.754717)
+        (xy 99.33802 88.666224)
+        (xy 99.483133 88.547133)
+        (xy 99.602224 88.40202)
+        (xy 99.690717 88.236462)
+        (xy 99.745211 88.056821)
+        (xy 99.763611 87.87)
+        (xy 99.745211 87.683179)
+        (xy 99.690717 87.503538)
+        (xy 99.684062 87.491088)
+        (xy 99.617635 87.366812)
+        (xy 99.602224 87.33798)
+        (xy 99.483133 87.192867)
+        (xy 99.458916 87.172993)
+        (xy 99.385309 87.112585)
+        (xy 99.33802 87.073776)
+        (xy 99.300805 87.053884)
+        (xy 99.175719 86.987023)
+        (xy 99.175711 86.987019)
+        (xy 99.172462 86.985283)
+        (xy 99.051404 86.94856)
+        (xy 98.996352 86.93186)
+        (xy 98.99635 86.931859)
+        (xy 98.992821 86.930789)
+        (xy 98.98915 86.930427)
+        (xy 98.989148 86.930427)
+        (xy 98.809676 86.912751)
+        (xy 98.806 86.912389)
+        (xy 98.802324 86.912751)
+        (xy 98.622851 86.930427)
+        (xy 98.622847 86.930427)
+        (xy 98.619179 86.930789)
+        (xy 98.615651 86.931859)
+        (xy 98.615647 86.93186)
+        (xy 98.443065 86.984213)
+        (xy 98.439538 86.985283)
+        (xy 98.437363 86.986445)
+        (xy 98.394325 86.990684)
+        (xy 98.355823 86.970103)
+        (xy 97.876026 86.490306)
+        (xy 97.859724 86.46591)
+        (xy 97.854 86.437132)
+        (xy 97.854 85.910798)
+        (xy 97.869916 85.864533)
+        (xy 97.910928 85.837852)
+        (xy 97.959674 85.842049)
+        (xy 97.995519 85.875348)
+        (xy 98.009776 85.90202)
+        (xy 98.051525 85.952891)
+        (xy 98.125422 86.042936)
+        (xy 98.128867 86.047133)
+        (xy 98.27398 86.166224)
+        (xy 98.315766 86.188559)
+        (xy 98.43628 86.252976)
+        (xy 98.436283 86.252977)
+        (xy 98.439538 86.254717)
+        (xy 98.619179 86.309211)
+        (xy 98.806 86.327611)
+        (xy 98.992821 86.309211)
+        (xy 99.172462 86.254717)
+        (xy 99.33802 86.166224)
+        (xy 99.483133 86.047133)
+        (xy 99.602224 85.90202)
+        (xy 99.61648 85.875348)
+        (xy 99.652326 85.842049)
+        (xy 99.701072 85.837852)
+        (xy 99.742084 85.864533)
+        (xy 99.758 85.910798)
+        (xy 99.758 86.62283)
+        (xy 99.757714 86.629384)
+        (xy 99.75501 86.660294)
+        (xy 99.754323 86.668143)
+        (xy 99.756024 86.674493)
+        (xy 99.756025 86.674498)
+        (xy 99.764394 86.705731)
+        (xy 99.765813 86.712133)
+        (xy 99.771425 86.743961)
+        (xy 99.771426 86.743963)
+        (xy 99.772568 86.75044)
+        (xy 99.775856 86.756136)
+        (xy 99.778107 86.762319)
+        (xy 99.778098 86.762321)
+        (xy 99.778857 86.764153)
+        (xy 99.778865 86.76415)
+        (xy 99.781644 86.770111)
+        (xy 99.783348 86.776466)
+        (xy 99.79281 86.789979)
+        (xy 99.805662 86.808335)
+        (xy 99.809185 86.813866)
+        (xy 99.825348 86.841861)
+        (xy 99.825353 86.841867)
+        (xy 99.82864 86.84756)
+        (xy 99.847428 86.863325)
+        (xy 99.858448 86.872572)
+        (xy 99.863284 86.877004)
+        (xy 100.406103 87.419823)
+        (xy 100.426684 87.458325)
+        (xy 100.422445 87.501363)
+        (xy 100.421283 87.503538)
+        (xy 100.420213 87.507064)
+        (xy 100.420213 87.507065)
+        (xy 100.370659 87.670422)
+        (xy 100.366789 87.683179)
+        (xy 100.366427 87.686847)
+        (xy 100.366427 87.686851)
+        (xy 100.352259 87.830705)
+        (xy 100.348389 87.87)
+        (xy 100.348751 87.873676)
+        (xy 100.365358 88.042298)
+        (xy 100.366789 88.056821)
+        (xy 100.367859 88.06035)
+        (xy 100.36786 88.060352)
+        (xy 100.380269 88.101257)
+        (xy 100.421283 88.236462)
+        (xy 100.423019 88.239711)
+        (xy 100.423023 88.239719)
+        (xy 100.50063 88.384909)
+        (xy 100.509776 88.40202)
+        (xy 100.628867 88.547133)
+        (xy 100.77398 88.666224)
+        (xy 100.830673 88.696527)
+        (xy 100.93628 88.752976)
+        (xy 100.936283 88.752977)
+        (xy 100.939538 88.754717)
+        (xy 101.119179 88.809211)
+        (xy 101.306 88.827611)
+        (xy 101.492821 88.809211)
+        (xy 101.672462 88.754717)
+        (xy 101.83802 88.666224)
+        (xy 101.983133 88.547133)
+        (xy 102.102224 88.40202)
+        (xy 102.190717 88.236462)
+        (xy 102.245211 88.056821)
+        (xy 102.263611 87.87)
+        (xy 102.245211 87.683179)
+        (xy 102.190717 87.503538)
+        (xy 102.184062 87.491088)
+        (xy 102.117635 87.366812)
+        (xy 102.102224 87.33798)
+        (xy 101.983133 87.192867)
+        (xy 101.958916 87.172993)
+        (xy 101.885309 87.112585)
+        (xy 101.83802 87.073776)
+        (xy 101.800805 87.053884)
+        (xy 101.675719 86.987023)
+        (xy 101.675711 86.987019)
+        (xy 101.672462 86.985283)
+        (xy 101.551404 86.94856)
+        (xy 101.496352 86.93186)
+        (xy 101.49635 86.931859)
+        (xy 101.492821 86.930789)
+        (xy 101.48915 86.930427)
+        (xy 101.489148 86.930427)
+        (xy 101.309676 86.912751)
+        (xy 101.306 86.912389)
+        (xy 101.302324 86.912751)
+        (xy 101.122851 86.930427)
+        (xy 101.122847 86.930427)
+        (xy 101.119179 86.930789)
+        (xy 101.115651 86.931859)
+        (xy 101.115647 86.93186)
+        (xy 100.943065 86.984213)
+        (xy 100.939538 86.985283)
+        (xy 100.937363 86.986445)
+        (xy 100.894325 86.990684)
+        (xy 100.855823 86.970103)
+        (xy 100.416026 86.530306)
+        (xy 100.399724 86.50591)
+        (xy 100.394 86.477132)
+        (xy 100.394 85.971116)
+        (xy 100.407718 85.927815)
+        (xy 100.443866 85.900312)
+        (xy 100.489257 85.89864)
+        (xy 100.52733 85.92341)
+        (xy 100.626246 86.043939)
+        (xy 100.628867 86.047133)
+        (xy 100.77398 86.166224)
+        (xy 100.815766 86.188559)
+        (xy 100.93628 86.252976)
+        (xy 100.936283 86.252977)
+        (xy 100.939538 86.254717)
+        (xy 101.119179 86.309211)
+        (xy 101.306 86.327611)
+        (xy 101.492821 86.309211)
+        (xy 101.672462 86.254717)
+        (xy 101.83802 86.166224)
+        (xy 101.983133 86.047133)
+        (xy 102.102224 85.90202)
+        (xy 102.190717 85.736462)
+        (xy 102.245211 85.556821)
+        (xy 102.263611 85.37)
+        (xy 102.245211 85.183179)
+        (xy 102.190717 85.003538)
+        (xy 102.177892 84.979545)
+        (xy 102.146423 84.92067)
+        (xy 102.102224 84.83798)
+        (xy 101.983133 84.692867)
+        (xy 101.949793 84.665506)
+        (xy 101.907528 84.63082)
+        (xy 101.83802 84.573776)
+        (xy 101.824988 84.56681)
+        (xy 101.675719 84.487023)
+        (xy 101.675711 84.487019)
+        (xy 101.672462 84.485283)
+        (xy 101.544537 84.446477)
+        (xy 101.496352 84.43186)
+        (xy 101.49635 84.431859)
+        (xy 101.492821 84.430789)
+        (xy 101.48915 84.430427)
+        (xy 101.489148 84.430427)
+        (xy 101.309676 84.412751)
+        (xy 101.306 84.412389)
+        (xy 101.302324 84.412751)
+        (xy 101.122851 84.430427)
+        (xy 101.122847 84.430427)
+        (xy 101.119179 84.430789)
+        (xy 101.115651 84.431859)
+        (xy 101.115647 84.43186)
+        (xy 100.943068 84.484212)
+        (xy 100.943066 84.484212)
+        (xy 100.939538 84.485283)
+        (xy 100.936292 84.487018)
+        (xy 100.93628 84.487023)
+        (xy 100.777238 84.572034)
+        (xy 100.777233 84.572036)
+        (xy 100.77398 84.573776)
+        (xy 100.771127 84.576117)
+        (xy 100.771123 84.57612)
+        (xy 100.631722 84.690523)
+        (xy 100.631716 84.690528)
+        (xy 100.628867 84.692867)
+        (xy 100.626528 84.695716)
+        (xy 100.626523 84.695722)
+        (xy 100.52733 84.81659)
+        (xy 100.489257 84.84136)
+        (xy 100.443866 84.839688)
+        (xy 100.407718 84.812185)
+        (xy 100.394 84.768884)
+        (xy 100.394 83.471116)
+        (xy 100.407718 83.427815)
+        (xy 100.443866 83.400312)
+        (xy 100.489257 83.39864)
+        (xy 100.52733 83.42341)
+        (xy 100.626523 83.544277)
+        (xy 100.628867 83.547133)
+        (xy 100.77398 83.666224)
+        (xy 100.848736 83.706182)
+        (xy 100.93628 83.752976)
+        (xy 100.936283 83.752977)
+        (xy 100.939538 83.754717)
+        (xy 101.119179 83.809211)
+        (xy 101.276647 83.82472)
+        (xy 101.29876 83.826898)
+        (xy 101.306 83.827611)
+        (xy 101.31324 83.826898)
+        (xy 101.335353 83.82472)
+        (xy 101.492821 83.809211)
+        (xy 101.672462 83.754717)
+        (xy 101.83802 83.666224)
+        (xy 101.983133 83.547133)
+        (xy 102.102224 83.40202)
+        (xy 102.190717 83.236462)
+        (xy 102.245211 83.056821)
+        (xy 102.263611 82.87)
+        (xy 102.262939 82.863182)
+        (xy 102.259045 82.823637)
+        (xy 102.245211 82.683179)
+        (xy 102.190717 82.503538)
+        (xy 102.183691 82.490394)
+        (xy 102.128496 82.387132)
+        (xy 102.102224 82.33798)
+        (xy 101.983133 82.192867)
+        (xy 101.975155 82.18632)
+        (xy 101.895621 82.121048)
+        (xy 101.83802 82.073776)
+        (xy 101.806528 82.056943)
+        (xy 101.675719 81.987023)
+        (xy 101.675711 81.987019)
+        (xy 101.672462 81.985283)
+        (xy 101.545002 81.946618)
+        (xy 101.496352 81.93186)
+        (xy 101.49635 81.931859)
+        (xy 101.492821 81.930789)
+        (xy 101.48915 81.930427)
+        (xy 101.489148 81.930427)
+        (xy 101.309676 81.912751)
+        (xy 101.306 81.912389)
+        (xy 101.302324 81.912751)
+        (xy 101.122851 81.930427)
+        (xy 101.122847 81.930427)
+        (xy 101.119179 81.930789)
+        (xy 101.115651 81.931859)
+        (xy 101.115647 81.93186)
+        (xy 100.943068 81.984212)
+        (xy 100.943066 81.984212)
+        (xy 100.939538 81.985283)
+        (xy 100.936292 81.987018)
+        (xy 100.93628 81.987023)
+        (xy 100.777238 82.072034)
+        (xy 100.777233 82.072036)
+        (xy 100.77398 82.073776)
+        (xy 100.771127 82.076117)
+        (xy 100.771123 82.07612)
+        (xy 100.631722 82.190523)
+        (xy 100.631716 82.190528)
+        (xy 100.628867 82.192867)
+        (xy 100.626528 82.195716)
+        (xy 100.626523 82.195722)
+        (xy 100.52733 82.31659)
+        (xy 100.489257 82.34136)
+        (xy 100.443866 82.339688)
+        (xy 100.407718 82.312185)
+        (xy 100.394 82.268884)
+        (xy 100.394 82.262374)
+        (xy 100.394286 82.255821)
+        (xy 100.39619 82.234056)
+        (xy 100.397677 82.217057)
+        (xy 100.387606 82.179475)
+        (xy 100.386187 82.173075)
+        (xy 100.384838 82.165422)
+        (xy 100.379432 82.13476)
+        (xy 100.376142 82.129061)
+        (xy 100.373893 82.122882)
+        (xy 100.373902 82.122878)
+        (xy 100.373144 82.121048)
+        (xy 100.373136 82.121052)
+        (xy 100.370353 82.115086)
+        (xy 100.368652 82.108734)
+        (xy 100.362165 82.09947)
+        (xy 100.346334 82.07686)
+        (xy 100.342809 82.071327)
+        (xy 100.340377 82.067115)
+        (xy 100.32336 82.03764)
+        (xy 100.316059 82.031514)
+        (xy 100.293551 82.012627)
+        (xy 100.288715 82.008195)
+        (xy 99.703404 81.422884)
+        (xy 99.698972 81.418048)
+        (xy 99.679705 81.395087)
+        (xy 99.67396 81.38824)
+        (xy 99.668267 81.384953)
+        (xy 99.668261 81.384948)
+        (xy 99.640266 81.368785)
+        (xy 99.634735 81.365262)
+        (xy 99.621717 81.356147)
+        (xy 99.602866 81.342948)
+        (xy 99.596511 81.341244)
+        (xy 99.59055 81.338465)
+        (xy 99.590553 81.338457)
+        (xy 99.588721 81.337698)
+        (xy 99.588719 81.337707)
+        (xy 99.582536 81.335456)
+        (xy 99.57684 81.332168)
+        (xy 99.570363 81.331026)
+        (xy 99.570361 81.331025)
+        (xy 99.538533 81.325413)
+        (xy 99.532131 81.323994)
+        (xy 99.500898 81.315625)
+        (xy 99.500893 81.315624)
+        (xy 99.494543 81.313923)
+        (xy 99.487991 81.314496)
+        (xy 99.487989 81.314496)
+        (xy 99.455784 81.317314)
+        (xy 99.44923 81.3176)
+        (xy 99.353971 81.3176)
+        (xy 99.307706 81.301684)
+        (xy 99.281025 81.260672)
+        (xy 99.285222 81.211926)
+        (xy 99.318521 81.17608)
+        (xy 99.334483 81.167547)
+        (xy 99.340597 81.163462)
+        (xy 99.375993 81.134412)
+        (xy 99.380729 81.127569)
+        (xy 100.731268 81.127569)
+        (xy 100.736004 81.134412)
+        (xy 100.771401 81.163461)
+        (xy 100.777521 81.16755)
+        (xy 100.936467 81.252508)
+        (xy 100.943268 81.255326)
+        (xy 101.115742 81.307645)
+        (xy 101.122952 81.30908)
+        (xy 101.302325 81.326747)
+        (xy 101.309675 81.326747)
+        (xy 101.489047 81.30908)
+        (xy 101.496257 81.307645)
+        (xy 101.668731 81.255326)
+        (xy 101.675532 81.252508)
+        (xy 101.83448 81.167549)
+        (xy 101.840597 81.163462)
+        (xy 101.875993 81.134412)
+        (xy 101.88073 81.127568)
+        (xy 101.876685 81.12029)
+        (xy 101.313 80.556605)
+        (xy 101.306 80.552563)
+        (xy 101.298999 80.556605)
+        (xy 100.735314 81.120289)
+        (xy 100.731268 81.127569)
+        (xy 99.380729 81.127569)
+        (xy 99.38073 81.127568)
+        (xy 99.376685 81.12029)
+        (xy 98.813 80.556605)
+        (xy 98.806 80.552563)
+        (xy 98.798999 80.556605)
+        (xy 98.235314 81.120289)
+        (xy 98.231268 81.127569)
+        (xy 98.236004 81.134412)
+        (xy 98.271401 81.163461)
+        (xy 98.277517 81.167548)
+        (xy 98.293479 81.17608)
+        (xy 98.326778 81.211926)
+        (xy 98.330975 81.260672)
+        (xy 98.304294 81.301684)
+        (xy 98.258029 81.3176)
+        (xy 96.787067 81.3176)
+        (xy 96.740802 81.301684)
+        (xy 96.714121 81.260673)
+        (xy 96.718318 81.211927)
+        (xy 96.751616 81.17608)
+        (xy 96.754487 81.174545)
+        (xy 96.760597 81.170462)
+        (xy 96.795993 81.141412)
+        (xy 96.80073 81.134568)
+        (xy 96.796685 81.12729)
+        (xy 96.233 80.563605)
+        (xy 96.226 80.559563)
+        (xy 96.218999 80.563605)
+        (xy 95.655314 81.127289)
+        (xy 95.651268 81.134569)
+        (xy 95.656004 81.141412)
+        (xy 95.691401 81.170461)
+        (xy 95.697514 81.174546)
+        (xy 95.700384 81.17608)
+        (xy 95.733682 81.211927)
+        (xy 95.737879 81.260673)
+        (xy 95.711198 81.301684)
+        (xy 95.664933 81.3176)
+        (xy 94.287067 81.3176)
+        (xy 94.240802 81.301684)
+        (xy 94.214121 81.260673)
+        (xy 94.218318 81.211927)
+        (xy 94.251616 81.17608)
+        (xy 94.254487 81.174545)
+        (xy 94.260597 81.170462)
+        (xy 94.295993 81.141412)
+        (xy 94.30073 81.134568)
+        (xy 94.296685 81.12729)
+        (xy 93.733 80.563605)
+        (xy 93.726 80.559563)
+        (xy 93.718999 80.563605)
+        (xy 93.155314 81.127289)
+        (xy 93.151268 81.134569)
+        (xy 93.156004 81.141412)
+        (xy 93.191401 81.170461)
+        (xy 93.197514 81.174546)
+        (xy 93.200384 81.17608)
+        (xy 93.233682 81.211927)
+        (xy 93.237879 81.260673)
+        (xy 93.211198 81.301684)
+        (xy 93.164933 81.3176)
+        (xy 92.545268 81.3176)
+        (xy 92.51649 81.311876)
+        (xy 92.492094 81.295574)
+        (xy 92.427604 81.231084)
+        (xy 92.423172 81.226248)
+        (xy 92.406231 81.206059)
+        (xy 92.39816 81.19644)
+        (xy 92.392467 81.193153)
+        (xy 92.392461 81.193148)
+        (xy 92.364466 81.176985)
+        (xy 92.358935 81.173462)
+        (xy 92.342373 81.161866)
+        (xy 92.327066 81.151148)
+        (xy 92.320711 81.149444)
+        (xy 92.31475 81.146665)
+        (xy 92.314753 81.146657)
+        (xy 92.312921 81.145898)
+        (xy 92.312919 81.145907)
+        (xy 92.306736 81.143656)
+        (xy 92.30104 81.140368)
+        (xy 92.294563 81.139226)
+        (xy 92.294561 81.139225)
+        (xy 92.262733 81.133613)
+        (xy 92.256331 81.132194)
+        (xy 92.225098 81.123825)
+        (xy 92.225093 81.123824)
+        (xy 92.218743 81.122123)
+        (xy 92.212191 81.122696)
+        (xy 92.212189 81.122696)
+        (xy 92.179984 81.125514)
+        (xy 92.17343 81.1258)
+        (xy 91.860464 81.1258)
+        (xy 91.817163 81.112083)
+        (xy 91.78966 81.075935)
+        (xy 91.787988 81.030544)
+        (xy 91.812757 80.99247)
+        (xy 91.84752 80.963939)
+        (xy 91.852257 80.957096)
+        (xy 91.848211 80.949816)
+        (xy 91.222 80.323605)
+        (xy 91.215 80.319563)
+        (xy 91.207999 80.323605)
+        (xy 90.581787 80.949816)
+        (xy 90.577741 80.957095)
+        (xy 90.582479 80.96394)
+        (xy 90.617242 80.99247)
+        (xy 90.642012 81.030543)
+        (xy 90.64034 81.075934)
+        (xy 90.612837 81.112082)
+        (xy 90.569536 81.1258)
+        (xy 90.144668 81.1258)
+        (xy 90.11589 81.120076)
+        (xy 90.091494 81.103774)
+        (xy 89.640306 80.652586)
+        (xy 89.619094 80.610445)
+        (xy 89.627161 80.563961)
+        (xy 89.641412 80.537301)
+        (xy 89.700938 80.341072)
+        (xy 89.720134 80.146171)
+        (xy 89.720675 80.140676)
+        (xy 89.720675 80.140675)
+        (xy 90.169827 80.140675)
+        (xy 90.189192 80.337298)
+        (xy 90.190627 80.344508)
+        (xy 90.247979 80.533573)
+        (xy 90.250792 80.540365)
+        (xy 90.343929 80.714613)
+        (xy 90.348011 80.720722)
+        (xy 90.388059 80.769521)
+        (xy 90.394903 80.774257)
+        (xy 90.402182 80.770211)
+        (xy 91.028394 80.144)
+        (xy 91.032436 80.137)
+        (xy 91.397563 80.137)
+        (xy 91.401605 80.144)
+        (xy 92.027816 80.770211)
+        (xy 92.035096 80.774257)
+        (xy 92.041939 80.76952)
+        (xy 92.081988 80.720721)
+        (xy 92.08607 80.714613)
+        (xy 92.179207 80.540365)
+        (xy 92.18202 80.533573)
+        (xy 92.228401 80.380675)
+        (xy 92.769253 80.380675)
+        (xy 92.786919 80.560047)
+        (xy 92.788354 80.567257)
+        (xy 92.840673 80.739731)
+        (xy 92.843491 80.746532)
+        (xy 92.928449 80.905478)
+        (xy 92.932538 80.911598)
+        (xy 92.961586 80.946994)
+        (xy 92.96843 80.95173)
+        (xy 92.975709 80.947684)
+        (xy 93.539394 80.384)
+        (xy 93.543435 80.377)
+        (xy 93.908563 80.377)
+        (xy 93.912605 80.384)
+        (xy 94.47629 80.947685)
+        (xy 94.483568 80.95173)
+        (xy 94.490412 80.946993)
+        (xy 94.519462 80.911597)
+        (xy 94.523549 80.90548)
+        (xy 94.608508 80.746532)
+        (xy 94.611326 80.739731)
+        (xy 94.663645 80.567257)
+        (xy 94.66508 80.560047)
+        (xy 94.682747 80.380675)
+        (xy 95.269253 80.380675)
+        (xy 95.286919 80.560047)
+        (xy 95.288354 80.567257)
+        (xy 95.340673 80.739731)
+        (xy 95.343491 80.746532)
+        (xy 95.428449 80.905478)
+        (xy 95.432538 80.911598)
+        (xy 95.461586 80.946994)
+        (xy 95.46843 80.95173)
+        (xy 95.475709 80.947684)
+        (xy 96.039394 80.384)
+        (xy 96.043435 80.377)
+        (xy 96.408563 80.377)
+        (xy 96.412605 80.384)
+        (xy 96.97629 80.947685)
+        (xy 96.983568 80.95173)
+        (xy 96.990412 80.946993)
+        (xy 97.019462 80.911597)
+        (xy 97.023549 80.90548)
+        (xy 97.108508 80.746532)
+        (xy 97.111326 80.739731)
+        (xy 97.163645 80.567257)
+        (xy 97.16508 80.560047)
+        (xy 97.182747 80.380675)
+        (xy 97.182747 80.373675)
+        (xy 97.849253 80.373675)
+        (xy 97.866919 80.553047)
+        (xy 97.868354 80.560257)
+        (xy 97.920673 80.732731)
+        (xy 97.923491 80.739532)
+        (xy 98.008449 80.898478)
+        (xy 98.012538 80.904598)
+        (xy 98.041586 80.939994)
+        (xy 98.04843 80.94473)
+        (xy 98.055709 80.940684)
+        (xy 98.619394 80.377)
+        (xy 98.623435 80.37)
+        (xy 98.988563 80.37)
+        (xy 98.992605 80.377)
+        (xy 99.55629 80.940685)
+        (xy 99.563568 80.94473)
+        (xy 99.570412 80.939993)
+        (xy 99.599462 80.904597)
+        (xy 99.603549 80.89848)
+        (xy 99.688508 80.739532)
+        (xy 99.691326 80.732731)
+        (xy 99.743645 80.560257)
+        (xy 99.74508 80.553047)
+        (xy 99.762747 80.373675)
+        (xy 100.349253 80.373675)
+        (xy 100.366919 80.553047)
+        (xy 100.368354 80.560257)
+        (xy 100.420673 80.732731)
+        (xy 100.423491 80.739532)
+        (xy 100.508449 80.898478)
+        (xy 100.512538 80.904598)
+        (xy 100.541586 80.939994)
+        (xy 100.54843 80.94473)
+        (xy 100.555709 80.940684)
+        (xy 101.119394 80.377)
+        (xy 101.123435 80.37)
+        (xy 101.488563 80.37)
+        (xy 101.492605 80.377)
+        (xy 102.05629 80.940685)
+        (xy 102.063568 80.94473)
+        (xy 102.070412 80.939993)
+        (xy 102.099462 80.904597)
+        (xy 102.103549 80.89848)
+        (xy 102.188508 80.739532)
+        (xy 102.191326 80.732731)
+        (xy 102.243645 80.560257)
+        (xy 102.24508 80.553047)
+        (xy 102.262747 80.373675)
+        (xy 102.262747 80.366325)
+        (xy 102.24508 80.186952)
+        (xy 102.243645 80.179742)
+        (xy 102.191326 80.007268)
+        (xy 102.188508 80.000467)
+        (xy 102.10355 79.841521)
+        (xy 102.099461 79.835401)
+        (xy 102.070412 79.800004)
+        (xy 102.063569 79.795268)
+        (xy 102.056289 79.799314)
+        (xy 101.492605 80.362999)
+        (xy 101.488563 80.37)
+        (xy 101.123435 80.37)
+        (xy 101.123436 80.369999)
+        (xy 101.119394 80.362999)
+        (xy 100.555709 79.799314)
+        (xy 100.54843 79.795269)
+        (xy 100.541585 79.800006)
+        (xy 100.512538 79.8354)
+        (xy 100.508448 79.841523)
+        (xy 100.423491 80.000467)
+        (xy 100.420673 80.007268)
+        (xy 100.368354 80.179742)
+        (xy 100.366919 80.186952)
+        (xy 100.349253 80.366325)
+        (xy 100.349253 80.373675)
+        (xy 99.762747 80.373675)
+        (xy 99.762747 80.366325)
+        (xy 99.74508 80.186952)
+        (xy 99.743645 80.179742)
+        (xy 99.691326 80.007268)
+        (xy 99.688508 80.000467)
+        (xy 99.60355 79.841521)
+        (xy 99.599461 79.835401)
+        (xy 99.570412 79.800004)
+        (xy 99.563569 79.795268)
+        (xy 99.556289 79.799314)
+        (xy 98.992605 80.362999)
+        (xy 98.988563 80.37)
+        (xy 98.623435 80.37)
+        (xy 98.623436 80.369999)
+        (xy 98.619394 80.362999)
+        (xy 98.055709 79.799314)
+        (xy 98.04843 79.795269)
+        (xy 98.041585 79.800006)
+        (xy 98.012538 79.8354)
+        (xy 98.008448 79.841523)
+        (xy 97.923491 80.000467)
+        (xy 97.920673 80.007268)
+        (xy 97.868354 80.179742)
+        (xy 97.866919 80.186952)
+        (xy 97.849253 80.366325)
+        (xy 97.849253 80.373675)
+        (xy 97.182747 80.373675)
+        (xy 97.182747 80.373325)
+        (xy 97.16508 80.193952)
+        (xy 97.163645 80.186742)
+        (xy 97.111326 80.014268)
+        (xy 97.108508 80.007467)
+        (xy 97.02355 79.848521)
+        (xy 97.019461 79.842401)
+        (xy 96.990412 79.807004)
+        (xy 96.983569 79.802268)
+        (xy 96.976289 79.806314)
+        (xy 96.412605 80.369999)
+        (xy 96.408563 80.377)
+        (xy 96.043435 80.377)
+        (xy 96.043436 80.376999)
+        (xy 96.039394 80.369999)
+        (xy 95.475709 79.806314)
+        (xy 95.46843 79.802269)
+        (xy 95.461585 79.807006)
+        (xy 95.432538 79.8424)
+        (xy 95.428448 79.848523)
+        (xy 95.343491 80.007467)
+        (xy 95.340673 80.014268)
+        (xy 95.288354 80.186742)
+        (xy 95.286919 80.193952)
+        (xy 95.269253 80.373325)
+        (xy 95.269253 80.380675)
+        (xy 94.682747 80.380675)
+        (xy 94.682747 80.373325)
+        (xy 94.66508 80.193952)
+        (xy 94.663645 80.186742)
+        (xy 94.611326 80.014268)
+        (xy 94.608508 80.007467)
+        (xy 94.52355 79.848521)
+        (xy 94.519461 79.842401)
+        (xy 94.490412 79.807004)
+        (xy 94.483569 79.802268)
+        (xy 94.476289 79.806314)
+        (xy 93.912605 80.369999)
+        (xy 93.908563 80.377)
+        (xy 93.543435 80.377)
+        (xy 93.543436 80.376999)
+        (xy 93.539394 80.369999)
+        (xy 92.975709 79.806314)
+        (xy 92.96843 79.802269)
+        (xy 92.961585 79.807006)
+        (xy 92.932538 79.8424)
+        (xy 92.928448 79.848523)
+        (xy 92.843491 80.007467)
+        (xy 92.840673 80.014268)
+        (xy 92.788354 80.186742)
+        (xy 92.786919 80.193952)
+        (xy 92.769253 80.373325)
+        (xy 92.769253 80.380675)
+        (xy 92.228401 80.380675)
+        (xy 92.239372 80.344508)
+        (xy 92.240807 80.337298)
+        (xy 92.260173 80.140675)
+        (xy 92.260173 80.133325)
+        (xy 92.240807 79.936701)
+        (xy 92.239372 79.929491)
+        (xy 92.18202 79.740426)
+        (xy 92.179207 79.733634)
+        (xy 92.118164 79.61943)
+        (xy 93.151269 79.61943)
+        (xy 93.155314 79.626709)
+        (xy 93.718999 80.190394)
+        (xy 93.726 80.194436)
+        (xy 93.733 80.190394)
+        (xy 94.296684 79.626709)
+        (xy 94.30073 79.61943)
+        (xy 95.651269 79.61943)
+        (xy 95.655314 79.626709)
+        (xy 96.218999 80.190394)
+        (xy 96.226 80.194436)
+        (xy 96.233 80.190394)
+        (xy 96.796684 79.626709)
+        (xy 96.80073 79.61943)
+        (xy 96.795994 79.612586)
+        (xy 96.795804 79.61243)
+        (xy 98.231269 79.61243)
+        (xy 98.235314 79.619709)
+        (xy 98.798999 80.183394)
+        (xy 98.806 80.187436)
+        (xy 98.813 80.183394)
+        (xy 99.376684 79.619709)
+        (xy 99.38073 79.61243)
+        (xy 100.731269 79.61243)
+        (xy 100.735314 79.619709)
+        (xy 101.298999 80.183394)
+        (xy 101.306 80.187436)
+        (xy 101.313 80.183394)
+        (xy 101.876684 79.619709)
+        (xy 101.88073 79.61243)
+        (xy 101.875994 79.605586)
+        (xy 101.840598 79.576538)
+        (xy 101.834478 79.572449)
+        (xy 101.675532 79.487491)
+        (xy 101.668731 79.484673)
+        (xy 101.496257 79.432354)
+        (xy 101.489047 79.430919)
+        (xy 101.309675 79.413253)
+        (xy 101.302325 79.413253)
+        (xy 101.122952 79.430919)
+        (xy 101.115742 79.432354)
+        (xy 100.943268 79.484673)
+        (xy 100.936467 79.487491)
+        (xy 100.777523 79.572448)
+        (xy 100.7714 79.576538)
+        (xy 100.736006 79.605585)
+        (xy 100.731269 79.61243)
+        (xy 99.38073 79.61243)
+        (xy 99.375994 79.605586)
+        (xy 99.340598 79.576538)
+        (xy 99.334478 79.572449)
+        (xy 99.175532 79.487491)
+        (xy 99.168731 79.484673)
+        (xy 98.996257 79.432354)
+        (xy 98.989047 79.430919)
+        (xy 98.809675 79.413253)
+        (xy 98.802325 79.413253)
+        (xy 98.622952 79.430919)
+        (xy 98.615742 79.432354)
+        (xy 98.443268 79.484673)
+        (xy 98.436467 79.487491)
+        (xy 98.277523 79.572448)
+        (xy 98.2714 79.576538)
+        (xy 98.236006 79.605585)
+        (xy 98.231269 79.61243)
+        (xy 96.795804 79.61243)
+        (xy 96.760598 79.583538)
+        (xy 96.754478 79.579449)
+        (xy 96.595532 79.494491)
+        (xy 96.588731 79.491673)
+        (xy 96.416257 79.439354)
+        (xy 96.409047 79.437919)
+        (xy 96.229675 79.420253)
+        (xy 96.222325 79.420253)
+        (xy 96.042952 79.437919)
+        (xy 96.035742 79.439354)
+        (xy 95.863268 79.491673)
+        (xy 95.856467 79.494491)
+        (xy 95.697523 79.579448)
+        (xy 95.6914 79.583538)
+        (xy 95.656006 79.612585)
+        (xy 95.651269 79.61943)
+        (xy 94.30073 79.61943)
+        (xy 94.295994 79.612586)
+        (xy 94.260598 79.583538)
+        (xy 94.254478 79.579449)
+        (xy 94.095532 79.494491)
+        (xy 94.088731 79.491673)
+        (xy 93.916257 79.439354)
+        (xy 93.909047 79.437919)
+        (xy 93.729675 79.420253)
+        (xy 93.722325 79.420253)
+        (xy 93.542952 79.437919)
+        (xy 93.535742 79.439354)
+        (xy 93.363268 79.491673)
+        (xy 93.356467 79.494491)
+        (xy 93.197523 79.579448)
+        (xy 93.1914 79.583538)
+        (xy 93.156006 79.612585)
+        (xy 93.151269 79.61943)
+        (xy 92.118164 79.61943)
+        (xy 92.08607 79.559386)
+        (xy 92.081988 79.553278)
+        (xy 92.041939 79.504477)
+        (xy 92.035095 79.499741)
+        (xy 92.027816 79.503787)
+        (xy 91.401605 80.129999)
+        (xy 91.397563 80.137)
+        (xy 91.032436 80.137)
+        (xy 91.028394 80.129999)
+        (xy 90.402182 79.503787)
+        (xy 90.394903 79.499742)
+        (xy 90.388058 79.504479)
+        (xy 90.348008 79.553281)
+        (xy 90.343931 79.559383)
+        (xy 90.250792 79.733634)
+        (xy 90.247979 79.740426)
+        (xy 90.190627 79.929491)
+        (xy 90.189192 79.936701)
+        (xy 90.169827 80.133325)
+        (xy 90.169827 80.140675)
+        (xy 89.720675 80.140675)
+        (xy 89.721037 80.137)
+        (xy 89.720347 80.129999)
+        (xy 89.716518 80.091115)
+        (xy 89.700938 79.932928)
+        (xy 89.641412 79.736699)
+        (xy 89.544748 79.555853)
+        (xy 89.539011 79.548863)
+        (xy 89.417003 79.400195)
+        (xy 89.41466 79.39734)
+        (xy 89.408382 79.392188)
+        (xy 89.316647 79.316903)
+        (xy 90.577742 79.316903)
+        (xy 90.581787 79.324182)
+        (xy 91.207999 79.950394)
+        (xy 91.215 79.954436)
+        (xy 91.222 79.950394)
+        (xy 91.848211 79.324182)
+        (xy 91.852257 79.316903)
+        (xy 91.847521 79.310059)
+        (xy 91.798722 79.270011)
+        (xy 91.792613 79.265929)
+        (xy 91.618365 79.172792)
+        (xy 91.611573 79.169979)
+        (xy 91.422508 79.112627)
+        (xy 91.415298 79.111192)
+        (xy 91.218675 79.091827)
+        (xy 91.211325 79.091827)
+        (xy 91.014701 79.111192)
+        (xy 91.007491 79.112627)
+        (xy 90.818426 79.169979)
+        (xy 90.811634 79.172792)
+        (xy 90.637383 79.265931)
+        (xy 90.631281 79.270008)
+        (xy 90.582479 79.310058)
+        (xy 90.577742 79.316903)
+        (xy 89.316647 79.316903)
+        (xy 89.259006 79.269598)
+        (xy 89.259003 79.269596)
+        (xy 89.256147 79.267252)
+        (xy 89.075301 79.170588)
+        (xy 89.071774 79.169518)
+        (xy 89.071769 79.169516)
+        (xy 88.882603 79.112133)
+        (xy 88.882601 79.112132)
+        (xy 88.879072 79.111062)
+        (xy 88.875401 79.1107)
+        (xy 88.875399 79.1107)
+        (xy 88.678676 79.091325)
+        (xy 88.675 79.090963)
+        (xy 88.671324 79.091325)
+        (xy 88.4746 79.1107)
+        (xy 88.474596 79.1107)
+        (xy 88.470928 79.111062)
+        (xy 88.4674 79.112132)
+        (xy 88.467396 79.112133)
+        (xy 88.27823 79.169516)
+        (xy 88.278222 79.169519)
+        (xy 88.274699 79.170588)
+        (xy 88.271447 79.172325)
+        (xy 88.271445 79.172327)
+        (xy 88.097111 79.26551)
+        (xy 88.097106 79.265512)
+        (xy 88.093853 79.267252)
+        (xy 88.091 79.269593)
+        (xy 88.090993 79.269598)
+        (xy 87.938195 79.394996)
+        (xy 87.938189 79.395001)
+        (xy 87.93534 79.39734)
+        (xy 87.933001 79.400189)
+        (xy 87.932996 79.400195)
+        (xy 87.807598 79.552993)
+        (xy 87.807593 79.553)
+        (xy 87.805252 79.555853)
+        (xy 87.803512 79.559106)
+        (xy 87.80351 79.559111)
+        (xy 87.712053 79.730216)
+        (xy 87.708588 79.736699)
+        (xy 87.707519 79.740222)
+        (xy 87.707516 79.74023)
+        (xy 87.650494 79.928206)
+        (xy 87.649062 79.932928)
+        (xy 87.6487 79.936596)
+        (xy 87.6487 79.9366)
+        (xy 87.629622 80.130306)
+        (xy 87.628963 80.137)
+        (xy 87.629325 80.140675)
+        (xy 87.629325 80.140676)
+        (xy 87.648596 80.336346)
+        (xy 87.649062 80.341072)
+        (xy 87.650132 80.344601)
+        (xy 87.650133 80.344603)
+        (xy 87.662084 80.384)
+        (xy 87.708588 80.537301)
+        (xy 87.722839 80.563963)
+        (xy 87.730905 80.610445)
+        (xy 87.709693 80.652585)
+        (xy 87.597372 80.764906)
+        (xy 87.558871 80.785486)
+        (xy 87.515422 80.781207)
+        (xy 87.481674 80.75351)
+        (xy 87.469 80.711731)
+        (xy 87.469 79.283868)
+        (xy 87.474724 79.25509)
+        (xy 87.491026 79.230694)
+        (xy 88.061694 78.660026)
+        (xy 88.08609 78.643724)
+        (xy 88.114868 78.638)
+        (xy 89.326364 78.638)
+        (xy 89.328118 78.638)
+        (xy 89.357913 78.635206)
+        (xy 89.483393 78.591299)
+        (xy 89.590356 78.512356)
+        (xy 89.660662 78.417095)
+        (xy 90.577741 78.417095)
+        (xy 90.582477 78.423939)
+        (xy 90.631278 78.463988)
+        (xy 90.637386 78.46807)
+        (xy 90.811634 78.561207)
+        (xy 90.818426 78.56402)
+        (xy 91.007491 78.621372)
+        (xy 91.014701 78.622807)
+        (xy 91.211325 78.642173)
+        (xy 91.218675 78.642173)
+        (xy 91.415298 78.622807)
+        (xy 91.422508 78.621372)
+        (xy 91.611573 78.56402)
+        (xy 91.618365 78.561207)
+        (xy 91.792613 78.46807)
+        (xy 91.798721 78.463988)
+        (xy 91.84752 78.423939)
+        (xy 91.852257 78.417096)
+        (xy 91.848211 78.409816)
+        (xy 91.222 77.783605)
+        (xy 91.215 77.779563)
+        (xy 91.207999 77.783605)
+        (xy 90.581787 78.409816)
+        (xy 90.577741 78.417095)
+        (xy 89.660662 78.417095)
+        (xy 89.669299 78.405393)
+        (xy 89.713206 78.279913)
+        (xy 89.716 78.250118)
+        (xy 89.716 77.600675)
+        (xy 90.169827 77.600675)
+        (xy 90.189192 77.797298)
+        (xy 90.190627 77.804508)
+        (xy 90.247979 77.993573)
+        (xy 90.250792 78.000365)
+        (xy 90.343929 78.174613)
+        (xy 90.348011 78.180722)
+        (xy 90.388059 78.229521)
+        (xy 90.394903 78.234257)
+        (xy 90.402182 78.230211)
+        (xy 91.028394 77.604)
+        (xy 91.032436 77.597)
+        (xy 91.397563 77.597)
+        (xy 91.401605 77.604)
+        (xy 92.027816 78.230211)
+        (xy 92.035096 78.234257)
+        (xy 92.041939 78.22952)
+        (xy 92.081988 78.180721)
+        (xy 92.08607 78.174613)
+        (xy 92.179207 78.000365)
+        (xy 92.18202 77.993573)
+        (xy 92.217382 77.877)
+        (xy 92.768389 77.877)
+        (xy 92.768751 77.880676)
+        (xy 92.786099 78.056821)
+        (xy 92.786789 78.063821)
+        (xy 92.787859 78.06735)
+        (xy 92.78786 78.067352)
+        (xy 92.793337 78.085406)
+        (xy 92.841283 78.243462)
+        (xy 92.843019 78.246711)
+        (xy 92.843023 78.246719)
+        (xy 92.928034 78.405761)
+        (xy 92.929776 78.40902)
+        (xy 92.949751 78.43336)
+        (xy 93.014581 78.512356)
+        (xy 93.048867 78.554133)
+        (xy 93.19398 78.673224)
+        (xy 93.250424 78.703394)
+        (xy 93.35628 78.759976)
+        (xy 93.356283 78.759977)
+        (xy 93.359538 78.761717)
+        (xy 93.539179 78.816211)
+        (xy 93.726 78.834611)
+        (xy 93.912821 78.816211)
+        (xy 94.092462 78.761717)
+        (xy 94.25802 78.673224)
+        (xy 94.403133 78.554133)
+        (xy 94.522224 78.40902)
+        (xy 94.610717 78.243462)
+        (xy 94.665211 78.063821)
+        (xy 94.683611 77.877)
+        (xy 95.268389 77.877)
+        (xy 95.268751 77.880676)
+        (xy 95.286099 78.056821)
+        (xy 95.286789 78.063821)
+        (xy 95.287859 78.06735)
+        (xy 95.28786 78.067352)
+        (xy 95.293337 78.085406)
+        (xy 95.341283 78.243462)
+        (xy 95.343019 78.246711)
+        (xy 95.343023 78.246719)
+        (xy 95.428034 78.405761)
+        (xy 95.429776 78.40902)
+        (xy 95.449751 78.43336)
+        (xy 95.514581 78.512356)
+        (xy 95.548867 78.554133)
+        (xy 95.69398 78.673224)
+        (xy 95.750424 78.703394)
+        (xy 95.85628 78.759976)
+        (xy 95.856283 78.759977)
+        (xy 95.859538 78.761717)
+        (xy 96.039179 78.816211)
+        (xy 96.226 78.834611)
+        (xy 96.412821 78.816211)
+        (xy 96.592462 78.761717)
+        (xy 96.75802 78.673224)
+        (xy 96.903133 78.554133)
+        (xy 97.022224 78.40902)
+        (xy 97.110717 78.243462)
+        (xy 97.165211 78.063821)
+        (xy 97.183611 77.877)
+        (xy 97.182922 77.87)
+        (xy 97.848389 77.87)
+        (xy 97.848751 77.873676)
+        (xy 97.865908 78.047883)
+        (xy 97.866789 78.056821)
+        (xy 97.867859 78.06035)
+        (xy 97.86786 78.060352)
+        (xy 97.885687 78.119119)
+        (xy 97.921283 78.236462)
+        (xy 97.923019 78.239711)
+        (xy 97.923023 78.239719)
+        (xy 98.008034 78.398761)
+        (xy 98.009776 78.40202)
+        (xy 98.03 78.426663)
+        (xy 98.094279 78.504988)
+        (xy 98.128867 78.547133)
+        (xy 98.27398 78.666224)
+        (xy 98.34352 78.703394)
+        (xy 98.43628 78.752976)
+        (xy 98.436283 78.752977)
+        (xy 98.439538 78.754717)
+        (xy 98.619179 78.809211)
+        (xy 98.806 78.827611)
+        (xy 98.992821 78.809211)
+        (xy 99.172462 78.754717)
+        (xy 99.33802 78.666224)
+        (xy 99.483133 78.547133)
+        (xy 99.602224 78.40202)
+        (xy 99.690717 78.236462)
+        (xy 99.745211 78.056821)
+        (xy 99.763611 77.87)
+        (xy 100.348389 77.87)
+        (xy 100.348751 77.873676)
+        (xy 100.365908 78.047883)
+        (xy 100.366789 78.056821)
+        (xy 100.367859 78.06035)
+        (xy 100.36786 78.060352)
+        (xy 100.385687 78.119119)
+        (xy 100.421283 78.236462)
+        (xy 100.423019 78.239711)
+        (xy 100.423023 78.239719)
+        (xy 100.508034 78.398761)
+        (xy 100.509776 78.40202)
+        (xy 100.53 78.426663)
+        (xy 100.594279 78.504988)
+        (xy 100.628867 78.547133)
+        (xy 100.77398 78.666224)
+        (xy 100.84352 78.703394)
+        (xy 100.93628 78.752976)
+        (xy 100.936283 78.752977)
+        (xy 100.939538 78.754717)
+        (xy 101.119179 78.809211)
+        (xy 101.306 78.827611)
+        (xy 101.492821 78.809211)
+        (xy 101.672462 78.754717)
+        (xy 101.83802 78.666224)
+        (xy 101.983133 78.547133)
+        (xy 102.102224 78.40202)
+        (xy 102.190717 78.236462)
+        (xy 102.245211 78.056821)
+        (xy 102.263611 77.87)
+        (xy 102.26309 77.864715)
+        (xy 102.261132 77.844827)
+        (xy 102.245211 77.683179)
+        (xy 102.190717 77.503538)
+        (xy 102.184254 77.491447)
+        (xy 102.140455 77.409505)
+        (xy 102.102224 77.33798)
+        (xy 101.983133 77.192867)
+        (xy 101.966907 77.179551)
+        (xy 101.879762 77.108033)
+        (xy 101.83802 77.073776)
+        (xy 101.781045 77.043322)
+        (xy 101.675719 76.987023)
+        (xy 101.675711 76.987019)
+        (xy 101.672462 76.985283)
+        (xy 101.541765 76.945636)
+        (xy 101.496352 76.93186)
+        (xy 101.49635 76.931859)
+        (xy 101.492821 76.930789)
+        (xy 101.48915 76.930427)
+        (xy 101.489148 76.930427)
+        (xy 101.309676 76.912751)
+        (xy 101.306 76.912389)
+        (xy 101.302324 76.912751)
+        (xy 101.122851 76.930427)
+        (xy 101.122847 76.930427)
+        (xy 101.119179 76.930789)
+        (xy 101.115651 76.931859)
+        (xy 101.115647 76.93186)
+        (xy 100.943068 76.984212)
+        (xy 100.943066 76.984212)
+        (xy 100.939538 76.985283)
+        (xy 100.936292 76.987018)
+        (xy 100.93628 76.987023)
+        (xy 100.777238 77.072034)
+        (xy 100.777233 77.072036)
+        (xy 100.77398 77.073776)
+        (xy 100.771127 77.076117)
+        (xy 100.771123 77.07612)
+        (xy 100.631722 77.190523)
+        (xy 100.631716 77.190528)
+        (xy 100.628867 77.192867)
+        (xy 100.626528 77.195716)
+        (xy 100.626523 77.195722)
+        (xy 100.51212 77.335123)
+        (xy 100.512117 77.335127)
+        (xy 100.509776 77.33798)
+        (xy 100.508036 77.341233)
+        (xy 100.508034 77.341238)
+        (xy 100.423023 77.50028)
+        (xy 100.423018 77.500292)
+        (xy 100.421283 77.503538)
+        (xy 100.420212 77.507066)
+        (xy 100.420212 77.507068)
+        (xy 100.369165 77.675347)
+        (xy 100.366789 77.683179)
+        (xy 100.366427 77.686847)
+        (xy 100.366427 77.686851)
+        (xy 100.3489 77.864812)
+        (xy 100.348389 77.87)
+        (xy 99.763611 77.87)
+        (xy 99.76309 77.864715)
+        (xy 99.761132 77.844827)
+        (xy 99.745211 77.683179)
+        (xy 99.690717 77.503538)
+        (xy 99.684254 77.491447)
+        (xy 99.640455 77.409505)
+        (xy 99.602224 77.33798)
+        (xy 99.483133 77.192867)
+        (xy 99.466907 77.179551)
+        (xy 99.379762 77.108033)
+        (xy 99.33802 77.073776)
+        (xy 99.281045 77.043322)
+        (xy 99.175719 76.987023)
+        (xy 99.175711 76.987019)
+        (xy 99.172462 76.985283)
+        (xy 99.041765 76.945636)
+        (xy 98.996352 76.93186)
+        (xy 98.99635 76.931859)
+        (xy 98.992821 76.930789)
+        (xy 98.98915 76.930427)
+        (xy 98.989148 76.930427)
+        (xy 98.809676 76.912751)
+        (xy 98.806 76.912389)
+        (xy 98.802324 76.912751)
+        (xy 98.622851 76.930427)
+        (xy 98.622847 76.930427)
+        (xy 98.619179 76.930789)
+        (xy 98.615651 76.931859)
+        (xy 98.615647 76.93186)
+        (xy 98.443068 76.984212)
+        (xy 98.443066 76.984212)
+        (xy 98.439538 76.985283)
+        (xy 98.436292 76.987018)
+        (xy 98.43628 76.987023)
+        (xy 98.277238 77.072034)
+        (xy 98.277233 77.072036)
+        (xy 98.27398 77.073776)
+        (xy 98.271127 77.076117)
+        (xy 98.271123 77.07612)
+        (xy 98.131722 77.190523)
+        (xy 98.131716 77.190528)
+        (xy 98.128867 77.192867)
+        (xy 98.126528 77.195716)
+        (xy 98.126523 77.195722)
+        (xy 98.01212 77.335123)
+        (xy 98.012117 77.335127)
+        (xy 98.009776 77.33798)
+        (xy 98.008036 77.341233)
+        (xy 98.008034 77.341238)
+        (xy 97.923023 77.50028)
+        (xy 97.923018 77.500292)
+        (xy 97.921283 77.503538)
+        (xy 97.920212 77.507066)
+        (xy 97.920212 77.507068)
+        (xy 97.869165 77.675347)
+        (xy 97.866789 77.683179)
+        (xy 97.866427 77.686847)
+        (xy 97.866427 77.686851)
+        (xy 97.8489 77.864812)
+        (xy 97.848389 77.87)
+        (xy 97.182922 77.87)
+        (xy 97.165211 77.690179)
+        (xy 97.110717 77.510538)
+        (xy 97.108862 77.507068)
+        (xy 97.059349 77.414436)
+        (xy 97.022224 77.34498)
+        (xy 96.903133 77.199867)
+        (xy 96.899895 77.19721)
+        (xy 96.800281 77.115459)
+        (xy 96.75802 77.080776)
+        (xy 96.754761 77.079034)
+        (xy 96.595719 76.994023)
+        (xy 96.595711 76.994019)
+        (xy 96.592462 76.992283)
+        (xy 96.471166 76.955488)
+        (xy 96.416352 76.93886)
+        (xy 96.41635 76.938859)
+        (xy 96.412821 76.937789)
+        (xy 96.40915 76.937427)
+        (xy 96.409148 76.937427)
+        (xy 96.229676 76.919751)
+        (xy 96.226 76.919389)
+        (xy 96.222324 76.919751)
+        (xy 96.042851 76.937427)
+        (xy 96.042847 76.937427)
+        (xy 96.039179 76.937789)
+        (xy 96.035651 76.938859)
+        (xy 96.035647 76.93886)
+        (xy 95.863068 76.991212)
+        (xy 95.863066 76.991212)
+        (xy 95.859538 76.992283)
+        (xy 95.856292 76.994018)
+        (xy 95.85628 76.994023)
+        (xy 95.697238 77.079034)
+        (xy 95.697233 77.079036)
+        (xy 95.69398 77.080776)
+        (xy 95.691127 77.083117)
+        (xy 95.691123 77.08312)
+        (xy 95.551722 77.197523)
+        (xy 95.551716 77.197528)
+        (xy 95.548867 77.199867)
+        (xy 95.546528 77.202716)
+        (xy 95.546523 77.202722)
+        (xy 95.43212 77.342123)
+        (xy 95.432117 77.342127)
+        (xy 95.429776 77.34498)
+        (xy 95.428036 77.348233)
+        (xy 95.428034 77.348238)
+        (xy 95.343023 77.50728)
+        (xy 95.343018 77.507292)
+        (xy 95.341283 77.510538)
+        (xy 95.340212 77.514066)
+        (xy 95.340212 77.514068)
+        (xy 95.287891 77.686547)
+        (xy 95.286789 77.690179)
+        (xy 95.286427 77.693847)
+        (xy 95.286427 77.693851)
+        (xy 95.269168 77.869091)
+        (xy 95.268389 77.877)
+        (xy 94.683611 77.877)
+        (xy 94.665211 77.690179)
+        (xy 94.610717 77.510538)
+        (xy 94.608862 77.507068)
+        (xy 94.559349 77.414436)
+        (xy 94.522224 77.34498)
+        (xy 94.403133 77.199867)
+        (xy 94.399895 77.19721)
+        (xy 94.300281 77.115459)
+        (xy 94.25802 77.080776)
+        (xy 94.254761 77.079034)
+        (xy 94.095719 76.994023)
+        (xy 94.095711 76.994019)
+        (xy 94.092462 76.992283)
+        (xy 93.971166 76.955488)
+        (xy 93.916352 76.93886)
+        (xy 93.91635 76.938859)
+        (xy 93.912821 76.937789)
+        (xy 93.90915 76.937427)
+        (xy 93.909148 76.937427)
+        (xy 93.729676 76.919751)
+        (xy 93.726 76.919389)
+        (xy 93.722324 76.919751)
+        (xy 93.542851 76.937427)
+        (xy 93.542847 76.937427)
+        (xy 93.539179 76.937789)
+        (xy 93.535651 76.938859)
+        (xy 93.535647 76.93886)
+        (xy 93.363068 76.991212)
+        (xy 93.363066 76.991212)
+        (xy 93.359538 76.992283)
+        (xy 93.356292 76.994018)
+        (xy 93.35628 76.994023)
+        (xy 93.197238 77.079034)
+        (xy 93.197233 77.079036)
+        (xy 93.19398 77.080776)
+        (xy 93.191127 77.083117)
+        (xy 93.191123 77.08312)
+        (xy 93.051722 77.197523)
+        (xy 93.051716 77.197528)
+        (xy 93.048867 77.199867)
+        (xy 93.046528 77.202716)
+        (xy 93.046523 77.202722)
+        (xy 92.93212 77.342123)
+        (xy 92.932117 77.342127)
+        (xy 92.929776 77.34498)
+        (xy 92.928036 77.348233)
+        (xy 92.928034 77.348238)
+        (xy 92.843023 77.50728)
+        (xy 92.843018 77.507292)
+        (xy 92.841283 77.510538)
+        (xy 92.840212 77.514066)
+        (xy 92.840212 77.514068)
+        (xy 92.787891 77.686547)
+        (xy 92.786789 77.690179)
+        (xy 92.786427 77.693847)
+        (xy 92.786427 77.693851)
+        (xy 92.769168 77.869091)
+        (xy 92.768389 77.877)
+        (xy 92.217382 77.877)
+        (xy 92.239372 77.804508)
+        (xy 92.240807 77.797298)
+        (xy 92.260173 77.600675)
+        (xy 92.260173 77.593325)
+        (xy 92.240807 77.396701)
+        (xy 92.239372 77.389491)
+        (xy 92.18202 77.200426)
+        (xy 92.179207 77.193634)
+        (xy 92.08607 77.019386)
+        (xy 92.081988 77.013278)
+        (xy 92.041939 76.964477)
+        (xy 92.035095 76.959741)
+        (xy 92.027816 76.963787)
+        (xy 91.401605 77.589999)
+        (xy 91.397563 77.597)
+        (xy 91.032436 77.597)
+        (xy 91.028394 77.589999)
+        (xy 90.402182 76.963787)
+        (xy 90.394903 76.959742)
+        (xy 90.388058 76.964479)
+        (xy 90.348008 77.013281)
+        (xy 90.343931 77.019383)
+        (xy 90.250792 77.193634)
+        (xy 90.247979 77.200426)
+        (xy 90.190627 77.389491)
+        (xy 90.189192 77.396701)
+        (xy 90.169827 77.593325)
+        (xy 90.169827 77.600675)
+        (xy 89.716 77.600675)
+        (xy 89.716 76.943882)
+        (xy 89.713206 76.914087)
+        (xy 89.669299 76.788607)
+        (xy 89.660661 76.776903)
+        (xy 90.577742 76.776903)
+        (xy 90.581787 76.784182)
+        (xy 91.207999 77.410394)
+        (xy 91.215 77.414436)
+        (xy 91.222 77.410394)
+        (xy 91.848211 76.784182)
+        (xy 91.852257 76.776903)
+        (xy 91.847521 76.770059)
+        (xy 91.798722 76.730011)
+        (xy 91.792613 76.725929)
+        (xy 91.618365 76.632792)
+        (xy 91.611573 76.629979)
+        (xy 91.422508 76.572627)
+        (xy 91.415298 76.571192)
+        (xy 91.218675 76.551827)
+        (xy 91.211325 76.551827)
+        (xy 91.014701 76.571192)
+        (xy 91.007491 76.572627)
+        (xy 90.818426 76.629979)
+        (xy 90.811634 76.632792)
+        (xy 90.637383 76.725931)
+        (xy 90.631281 76.730008)
+        (xy 90.582479 76.770058)
+        (xy 90.577742 76.776903)
+        (xy 89.660661 76.776903)
+        (xy 89.657081 76.772053)
+        (xy 89.629085 76.73412)
+        (xy 89.590356 76.681644)
+        (xy 89.574098 76.669645)
+        (xy 89.487923 76.606044)
+        (xy 89.487921 76.606043)
+        (xy 89.483393 76.602701)
+        (xy 89.478078 76.600841)
+        (xy 89.478076 76.60084)
+        (xy 89.362227 76.560303)
+        (xy 89.362223 76.560302)
+        (xy 89.357913 76.558794)
+        (xy 89.353365 76.558367)
+        (xy 89.353363 76.558367)
+        (xy 89.329859 76.556163)
+        (xy 89.329853 76.556162)
+        (xy 89.328118 76.556)
+        (xy 88.021882 76.556)
+        (xy 88.020147 76.556162)
+        (xy 88.02014 76.556163)
+        (xy 87.996636 76.558367)
+        (xy 87.996632 76.558367)
+        (xy 87.992087 76.558794)
+        (xy 87.987778 76.560301)
+        (xy 87.987772 76.560303)
+        (xy 87.871923 76.60084)
+        (xy 87.871918 76.600842)
+        (xy 87.866607 76.602701)
+        (xy 87.862081 76.606041)
+        (xy 87.862076 76.606044)
+        (xy 87.764171 76.678302)
+        (xy 87.764167 76.678305)
+        (xy 87.759644 76.681644)
+        (xy 87.756305 76.686167)
+        (xy 87.756302 76.686171)
+        (xy 87.684044 76.784076)
+        (xy 87.684041 76.784081)
+        (xy 87.680701 76.788607)
+        (xy 87.678842 76.793918)
+        (xy 87.67884 76.793923)
+        (xy 87.638303 76.909772)
+        (xy 87.638301 76.909778)
+        (xy 87.636794 76.914087)
+        (xy 87.636367 76.918632)
+        (xy 87.636367 76.918636)
+        (xy 87.634605 76.937427)
+        (xy 87.634 76.943882)
+        (xy 87.634 76.945636)
+        (xy 87.634 78.157132)
+        (xy 87.628276 78.18591)
+        (xy 87.611976 78.210303)
+        (xy 87.099584 78.722695)
+        (xy 86.938288 78.883991)
+        (xy 86.933454 78.888421)
+        (xy 86.908678 78.909211)
+        (xy 86.908673 78.909215)
+        (xy 86.90364 78.91344)
+        (xy 86.900355 78.919129)
+        (xy 86.900352 78.919133)
+        (xy 86.884189 78.947128)
+        (xy 86.880667 78.952655)
+        (xy 86.862122 78.979142)
+        (xy 86.862119 78.979147)
+        (xy 86.858348 78.984534)
+        (xy 86.856644 78.990888)
+        (xy 86.853867 78.996846)
+        (xy 86.85386 78.996842)
+        (xy 86.853099 78.998678)
+        (xy 86.853106 78.998681)
+        (xy 86.850854 79.004866)
+        (xy 86.847568 79.01056)
+        (xy 86.846426 79.017032)
+        (xy 86.846425 79.017037)
+        (xy 86.840813 79.048865)
+        (xy 86.839394 79.055266)
+        (xy 86.831025 79.086499)
+        (xy 86.831024 79.086507)
+        (xy 86.829323 79.092857)
+        (xy 86.829896 79.099408)
+        (xy 86.829896 79.09941)
+        (xy 86.832714 79.131616)
+        (xy 86.833 79.13817)
+        (xy 86.833 80.609132)
+        (xy 86.827276 80.63791)
+        (xy 86.810974 80.662306)
+        (xy 85.922288 81.55099)
+        (xy 85.917454 81.555421)
+        (xy 85.892678 81.576211)
+        (xy 85.892673 81.576215)
+        (xy 85.88764 81.58044)
+        (xy 85.884355 81.586129)
+        (xy 85.884352 81.586133)
+        (xy 85.868189 81.614128)
+        (xy 85.864667 81.619655)
+        (xy 85.846122 81.646142)
+        (xy 85.846119 81.646147)
+        (xy 85.842348 81.651534)
+        (xy 85.840644 81.657888)
+        (xy 85.837867 81.663846)
+        (xy 85.83786 81.663842)
+        (xy 85.837099 81.665678)
+        (xy 85.837106 81.665681)
+        (xy 85.834854 81.671866)
+        (xy 85.831568 81.67756)
+        (xy 85.830426 81.684032)
+        (xy 85.830425 81.684037)
+        (xy 85.824813 81.715865)
+        (xy 85.823394 81.722266)
+        (xy 85.815025 81.753499)
+        (xy 85.815024 81.753507)
+        (xy 85.813323 81.759857)
+        (xy 85.813896 81.766408)
+        (xy 85.813896 81.76641)
+        (xy 85.816714 81.798616)
+        (xy 85.817 81.80517)
+        (xy 85.817 82.387132)
+        (xy 85.811276 82.41591)
+        (xy 85.794974 82.440306)
+        (xy 85.320306 82.914974)
+        (xy 85.29591 82.931276)
+        (xy 85.267132 82.937)
+        (xy 84.611472 82.937)
+        (xy 84.576023 82.928121)
+        (xy 84.548946 82.903579)
+        (xy 84.539263 82.889088)
+        (xy 84.524703 82.867297)
+        (xy 84.517289 82.862343)
+        (xy 84.467683 82.829196)
+        (xy 84.46768 82.829194)
+        (xy 84.461525 82.825082)
+        (xy 84.454261 82.823637)
+        (xy 84.434513 82.819709)
+        (xy 84.405812 82.814)
+        (xy 83.568188 82.814)
+        (xy 83.564563 82.81472)
+        (xy 83.564563 82.814721)
+        (xy 83.519738 82.823637)
+        (xy 83.519736 82.823637)
+        (xy 83.512475 82.825082)
+        (xy 83.506321 82.829193)
+        (xy 83.506316 82.829196)
+        (xy 83.455454 82.863182)
+        (xy 83.455451 82.863184)
+        (xy 83.449297 82.867297)
+        (xy 83.445184 82.873451)
+        (xy 83.445182 82.873454)
+        (xy 83.411196 82.924316)
+        (xy 83.411193 82.924321)
+        (xy 83.407082 82.930475)
+        (xy 83.405637 82.937736)
+        (xy 83.405637 82.937738)
+        (xy 83.396721 82.982563)
+        (xy 83.396 82.986188)
+        (xy 83.396 83.523812)
+        (xy 83.407082 83.579525)
+        (xy 83.427001 83.609335)
+        (xy 83.446302 83.638221)
+        (xy 83.458976 83.68)
+        (xy 83.446302 83.721779)
+        (xy 83.415875 83.767316)
+        (xy 83.407082 83.780475)
+        (xy 83.405637 83.787736)
+        (xy 83.405637 83.787738)
+        (xy 83.397778 83.827249)
+        (xy 83.396 83.836188)
+        (xy 83.396 84.273812)
+        (xy 83.407082 84.329525)
+        (xy 83.411194 84.33568)
+        (xy 83.411196 84.335683)
+        (xy 83.445182 84.386545)
+        (xy 83.449297 84.392703)
+        (xy 83.455454 84.396817)
+        (xy 83.460463 84.401826)
+        (xy 83.479927 84.435537)
+        (xy 83.479927 84.474463)
+        (xy 83.460463 84.508174)
+        (xy 83.455453 84.513183)
+        (xy 83.449297 84.517297)
+        (xy 83.445184 84.523451)
+        (xy 83.445182 84.523454)
+        (xy 83.411196 84.574316)
+        (xy 83.411193 84.574321)
+        (xy 83.407082 84.580475)
+        (xy 83.405637 84.587736)
+        (xy 83.405637 84.587738)
+        (xy 83.400796 84.612078)
+        (xy 83.396 84.636188)
+        (xy 83.396 85.073812)
+        (xy 83.398668 85.087225)
+        (xy 83.404389 85.115989)
+        (xy 83.407082 85.129525)
+        (xy 83.411197 85.135683)
+        (xy 83.446302 85.188221)
+        (xy 83.458976 85.23)
+        (xy 83.446302 85.271779)
+        (xy 83.411409 85.324)
+        (xy 83.407082 85.330475)
+        (xy 83.405637 85.337736)
+        (xy 83.405637 85.337738)
+        (xy 83.39871 85.372564)
+        (xy 83.396 85.386188)
+        (xy 83.396 85.923812)
+        (xy 82.778 85.923812)
+        (xy 82.778 85.386188)
+        (xy 82.766918 85.330475)
+        (xy 82.727695 85.271775)
+        (xy 82.715023 85.23)
+        (xy 82.727695 85.188224)
+        (xy 82.766918 85.129525)
+        (xy 82.778 85.073812)
+        (xy 82.778 84.636188)
+        (xy 82.766918 84.580475)
+        (xy 82.759977 84.570088)
+        (xy 82.728817 84.523454)
+        (xy 82.724703 84.517297)
+        (xy 82.718545 84.513182)
+        (xy 82.713537 84.508174)
+        (xy 82.694073 84.474463)
+        (xy 82.694073 84.435537)
+        (xy 82.713537 84.401826)
+        (xy 82.718544 84.396817)
+        (xy 82.724703 84.392703)
+        (xy 82.766918 84.329525)
+        (xy 82.778 84.273812)
+        (xy 82.778 83.836188)
+        (xy 82.766918 83.780475)
+        (xy 82.727695 83.721775)
+        (xy 82.715023 83.68)
+        (xy 82.727695 83.638224)
+        (xy 82.766918 83.579525)
+        (xy 82.778 83.523812)
+        (xy 82.778 82.986188)
+        (xy 82.766918 82.930475)
+        (xy 82.761578 82.922484)
+        (xy 82.728817 82.873454)
+        (xy 82.724703 82.867297)
+        (xy 82.717289 82.862343)
+        (xy 82.667683 82.829196)
+        (xy 82.66768 82.829194)
+        (xy 82.661525 82.825082)
+        (xy 82.654261 82.823637)
+        (xy 82.634513 82.819709)
+        (xy 82.605812 82.814)
+        (xy 81.768188 82.814)
+        (xy 81.764563 82.81472)
+        (xy 81.764563 82.814721)
+        (xy 81.719735 82.823637)
+        (xy 81.71973 82.823638)
+        (xy 81.712475 82.825082)
+        (xy 81.706322 82.829193)
+        (xy 81.702924 82.830601)
+        (xy 81.665219 82.835793)
+        (xy 81.629801 82.821857)
+        (xy 81.608974 82.796325)
+        (xy 81.608526 82.796613)
+        (xy 81.605989 82.792665)
+        (xy 81.605743 82.792364)
+        (xy 81.603382 82.787194)
+        (xy 81.510018 82.679447)
+        (xy 81.505496 82.676541)
+        (xy 81.505494 82.676539)
+        (xy 81.394602 82.605272)
+        (xy 81.394599 82.60527)
+        (xy 81.390081 82.602367)
+        (xy 81.384925 82.600853)
+        (xy 81.384923 82.600852)
+        (xy 81.258447 82.563715)
+        (xy 81.258442 82.563714)
+        (xy 81.253285 82.5622)
+        (xy 81.110715 82.5622)
+        (xy 81.105558 82.563714)
+        (xy 81.105552 82.563715)
+        (xy 80.979076 82.600852)
+        (xy 80.979071 82.600854)
+        (xy 80.973919 82.602367)
+        (xy 80.969403 82.605269)
+        (xy 80.969397 82.605272)
+        (xy 80.858505 82.676539)
+        (xy 80.858499 82.676543)
+        (xy 80.853982 82.679447)
+        (xy 80.850461 82.683509)
+        (xy 80.85046 82.683511)
+        (xy 80.76414 82.783128)
+        (xy 80.764136 82.783133)
+        (xy 80.760618 82.787194)
+        (xy 80.758385 82.792082)
+        (xy 80.758382 82.792088)
+        (xy 80.703626 82.911987)
+        (xy 80.703624 82.911993)
+        (xy 80.701392 82.916881)
+        (xy 80.700627 82.922195)
+        (xy 80.700626 82.922202)
+        (xy 80.684667 83.033202)
+        (xy 80.681102 83.058)
+        (xy 80.681867 83.063321)
+        (xy 80.700626 83.193797)
+        (xy 80.700627 83.193802)
+        (xy 80.701392 83.199119)
+        (xy 80.703624 83.204008)
+        (xy 80.703626 83.204012)
+        (xy 80.758382 83.323911)
+        (xy 80.758383 83.323913)
+        (xy 80.760618 83.328806)
+        (xy 80.764138 83.332869)
+        (xy 80.76414 83.332871)
+        (xy 80.788229 83.360671)
+        (xy 80.853982 83.436553)
+        (xy 80.858506 83.43946)
+        (xy 80.862571 83.442983)
+        (xy 80.861803 83.443869)
+        (xy 80.888567 83.477907)
+        (xy 80.888567 83.527093)
+        (xy 80.861803 83.56113)
+        (xy 80.862571 83.562017)
+        (xy 80.858504 83.56554)
+        (xy 80.853982 83.568447)
+        (xy 80.850461 83.572509)
+        (xy 80.85046 83.572511)
+        (xy 80.76414 83.672128)
+        (xy 80.764136 83.672133)
+        (xy 80.760618 83.676194)
+        (xy 80.758385 83.681082)
+        (xy 80.758382 83.681088)
+        (xy 80.703626 83.800987)
+        (xy 80.703624 83.800993)
+        (xy 80.701392 83.805881)
+        (xy 80.700627 83.811195)
+        (xy 80.700626 83.811202)
+        (xy 80.682483 83.937394)
+        (xy 80.681102 83.947)
+        (xy 80.681867 83.952321)
+        (xy 80.700626 84.082797)
+        (xy 80.700627 84.082802)
+        (xy 80.701392 84.088119)
+        (xy 80.703624 84.093008)
+        (xy 80.703626 84.093012)
+        (xy 80.758382 84.212911)
+        (xy 80.758383 84.212913)
+        (xy 80.760618 84.217806)
+        (xy 80.764138 84.221869)
+        (xy 80.76414 84.221871)
+        (xy 80.791754 84.253739)
+        (xy 80.853982 84.325553)
+        (xy 80.858506 84.32846)
+        (xy 80.86257 84.331982)
+        (xy 80.861801 84.332869)
+        (xy 80.888565 84.366896)
+        (xy 80.88857 84.416085)
+        (xy 80.861804 84.450132)
+        (xy 80.862571 84.451017)
+        (xy 80.858504 84.45454)
+        (xy 80.853982 84.457447)
+        (xy 80.850461 84.461509)
+        (xy 80.85046 84.461511)
+        (xy 80.76414 84.561128)
+        (xy 80.764136 84.561133)
+        (xy 80.760618 84.565194)
+        (xy 80.758385 84.570082)
+        (xy 80.758382 84.570088)
+        (xy 80.703626 84.689987)
+        (xy 80.703624 84.689993)
+        (xy 80.701392 84.694881)
+        (xy 80.700627 84.700195)
+        (xy 80.700626 84.700202)
+        (xy 80.683893 84.81659)
+        (xy 80.681102 84.836)
+        (xy 80.681867 84.841321)
+        (xy 80.700626 84.971797)
+        (xy 80.700627 84.971802)
+        (xy 80.701392 84.977119)
+        (xy 80.703624 84.982008)
+        (xy 80.703626 84.982012)
+        (xy 80.758382 85.101911)
+        (xy 80.758383 85.101913)
+        (xy 80.760618 85.106806)
+        (xy 80.764138 85.110869)
+        (xy 80.76414 85.110871)
+        (xy 80.772605 85.12064)
+        (xy 80.853982 85.214553)
+        (xy 80.858506 85.21746)
+        (xy 80.86257 85.220982)
+        (xy 80.861801 85.221869)
+        (xy 80.888565 85.255896)
+        (xy 80.88857 85.305085)
+        (xy 80.861804 85.339132)
+        (xy 80.862571 85.340017)
+        (xy 80.858504 85.34354)
+        (xy 80.853982 85.346447)
+        (xy 80.850461 85.350509)
+        (xy 80.85046 85.350511)
+        (xy 80.76414 85.450128)
+        (xy 80.764136 85.450133)
+        (xy 80.760618 85.454194)
+        (xy 80.758385 85.459082)
+        (xy 80.758382 85.459088)
+        (xy 80.703626 85.578987)
+        (xy 80.703624 85.578993)
+        (xy 80.701392 85.583881)
+        (xy 80.700627 85.589195)
+        (xy 80.700626 85.589202)
+        (xy 80.686534 85.687219)
+        (xy 80.681102 85.725)
+        (xy 80.201 85.725)
+        (xy 80.201 85.179823)
+        (xy 80.209496 85.145101)
+        (xy 80.23049 85.12116)
+        (xy 80.231607 85.12064)
+        (xy 80.31664 85.035607)
+        (xy 80.367461 84.926619)
+        (xy 80.374 84.876952)
+        (xy 80.374 83.147048)
+        (xy 80.367461 83.097381)
+        (xy 80.364572 83.091186)
+        (xy 80.346835 83.053148)
+        (xy 80.31664 82.988393)
+        (xy 80.231607 82.90336)
+        (xy 80.191382 82.884603)
+        (xy 80.127832 82.854969)
+        (xy 80.127827 82.854967)
+        (xy 80.122619 82.852539)
+        (xy 80.116917 82.851788)
+        (xy 80.116916 82.851788)
+        (xy 80.075385 82.84632)
+        (xy 80.07538 82.846319)
+        (xy 80.072952 82.846)
+        (xy 79.693048 82.846)
+        (xy 79.69062 82.846319)
+        (xy 79.690614 82.84632)
+        (xy 79.649083 82.851788)
+        (xy 79.649081 82.851788)
+        (xy 79.643381 82.852539)
+        (xy 79.638174 82.854966)
+        (xy 79.638167 82.854969)
+        (xy 79.540354 82.90058)
+        (xy 79.540352 82.900581)
+        (xy 79.534393 82.90336)
+        (xy 79.529743 82.908009)
+        (xy 79.52974 82.908012)
+        (xy 79.454012 82.98374)
+        (xy 79.454009 82.983743)
+        (xy 79.44936 82.988393)
+        (xy 79.446581 82.994352)
+        (xy 79.44658 82.994354)
+        (xy 79.400969 83.092167)
+        (xy 79.400966 83.092174)
+        (xy 79.398539 83.097381)
+        (xy 79.397788 83.103081)
+        (xy 79.397788 83.103083)
+        (xy 79.3928 83.140972)
+        (xy 79.392 83.147048)
+        (xy 79.392 84.876952)
+        (xy 79.392319 84.87938)
+        (xy 79.39232 84.879385)
+        (xy 79.397195 84.916413)
+        (xy 79.398539 84.926619)
+        (xy 79.400967 84.931827)
+        (xy 79.400969 84.931832)
+        (xy 79.428008 84.989817)
+        (xy 79.44936 85.035607)
+        (xy 79.534393 85.12064)
+        (xy 79.535509 85.12116)
+        (xy 79.556504 85.145101)
+        (xy 79.565 85.179823)
+        (xy 79.565 85.689132)
+        (xy 79.559276 85.71791)
+        (xy 79.542974 85.742306)
+        (xy 78.630306 86.654974)
+        (xy 78.60591 86.671276)
+        (xy 78.577132 86.677)
+        (xy 74.836831 86.677)
+        (xy 74.805592 86.670205)
+        (xy 74.779999 86.651046)
+        (xy 74.765659 86.634498)
+        (xy 74.750018 86.616447)
+        (xy 74.745496 86.613541)
+        (xy 74.745494 86.613539)
+        (xy 74.634602 86.542272)
+        (xy 74.634599 86.54227)
+        (xy 74.630081 86.539367)
+        (xy 74.624925 86.537853)
+        (xy 74.624923 86.537852)
+        (xy 74.498447 86.500715)
+        (xy 74.498442 86.500714)
+        (xy 74.493285 86.4992)
+        (xy 74.350715 86.4992)
+        (xy 74.345558 86.500714)
+        (xy 74.345552 86.500715)
+        (xy 74.219076 86.537852)
+        (xy 74.219071 86.537854)
+        (xy 74.213919 86.539367)
+        (xy 74.209403 86.542269)
+        (xy 74.209397 86.542272)
+        (xy 74.098505 86.613539)
+        (xy 74.098499 86.613543)
+        (xy 74.093982 86.616447)
+        (xy 74.090461 86.620509)
+        (xy 74.09046 86.620511)
+        (xy 74.00414 86.720128)
+        (xy 74.004136 86.720133)
+        (xy 74.000618 86.724194)
+        (xy 73.998385 86.729082)
+        (xy 73.998382 86.729088)
+        (xy 73.943626 86.848987)
+        (xy 73.943624 86.848993)
+        (xy 73.941392 86.853881)
+        (xy 73.940627 86.859195)
+        (xy 73.940626 86.859202)
+        (xy 73.922063 86.988316)
+        (xy 73.921102 86.995)
+        (xy 70.4855 86.995)
+        (xy 70.4855 85.143295)
+        (xy 70.498173 85.101516)
+        (xy 70.531922 85.073819)
+        (xy 70.575371 85.06954)
+        (xy 70.613873 85.09012)
+        (xy 70.644393 85.12064)
+        (xy 70.710207 85.151329)
+        (xy 70.748167 85.16903)
+        (xy 70.748168 85.16903)
+        (xy 70.753381 85.171461)
+        (xy 70.803048 85.178)
+        (xy 71.180495 85.178)
+        (xy 71.182952 85.178)
+        (xy 71.232619 85.171461)
+        (xy 71.341607 85.12064)
+        (xy 71.42664 85.035607)
+        (xy 71.477461 84.926619)
+        (xy 71.484 84.876952)
+        (xy 71.484 83.147048)
+        (xy 71.477461 83.097381)
+        (xy 71.474572 83.091186)
+        (xy 71.456835 83.053148)
+        (xy 71.42664 82.988393)
+        (xy 71.341607 82.90336)
+        (xy 71.34049 82.902839)
+        (xy 71.319496 82.878899)
+        (xy 71.311 82.844177)
+        (xy 71.311 81.101112)
+        (xy 71.322772 81.060715)
+        (xy 71.34566 81.040634)
+        (xy 71.344429 81.038876)
+        (xy 71.349814 81.035104)
+        (xy 71.355782 81.032322)
+        (xy 71.438322 80.949782)
+        (xy 71.487653 80.843991)
+        (xy 71.494 80.795783)
+        (xy 71.494 80.793338)
+        (xy 71.762 80.793338)
+        (xy 71.762001 80.795782)
+        (xy 71.76232 80.798207)
+        (xy 71.762321 80.798218)
+        (xy 71.767595 80.838283)
+        (xy 71.767596 80.838286)
+        (xy 71.768347 80.843991)
+        (xy 71.770779 80.849206)
+        (xy 71.77078 80.849209)
+        (xy 71.814895 80.943815)
+        (xy 71.814896 80.943817)
+        (xy 71.817678 80.949782)
+        (xy 71.900218 81.032322)
+        (xy 71.906184 81.035104)
+        (xy 71.911571 81.038876)
+        (xy 71.910339 81.040634)
+        (xy 71.933228 81.060715)
+        (xy 71.945 81.101112)
+        (xy 71.945 82.844177)
+        (xy 71.936504 82.878899)
+        (xy 71.915509 82.902839)
+        (xy 71.914393 82.90336)
+        (xy 71.909745 82.908007)
+        (xy 71.909742 82.90801)
+        (xy 71.834012 82.98374)
+        (xy 71.834009 82.983743)
+        (xy 71.82936 82.988393)
+        (xy 71.826581 82.994352)
+        (xy 71.82658 82.994354)
+        (xy 71.780969 83.092167)
+        (xy 71.780966 83.092174)
+        (xy 71.778539 83.097381)
+        (xy 71.777788 83.103081)
+        (xy 71.777788 83.103083)
+        (xy 71.7728 83.140972)
+        (xy 71.772 83.147048)
+        (xy 71.772 84.876952)
+        (xy 71.772319 84.87938)
+        (xy 71.77232 84.879385)
+        (xy 71.777195 84.916413)
+        (xy 71.778539 84.926619)
+        (xy 71.780967 84.931827)
+        (xy 71.780969 84.931832)
+        (xy 71.808008 84.989817)
+        (xy 71.82936 85.035607)
+        (xy 71.914393 85.12064)
+        (xy 71.980207 85.151329)
+        (xy 72.018167 85.16903)
+        (xy 72.018168 85.16903)
+        (xy 72.023381 85.171461)
+        (xy 72.073048 85.178)
+        (xy 72.450495 85.178)
+        (xy 72.452952 85.178)
+        (xy 72.502619 85.171461)
+        (xy 72.611607 85.12064)
+        (xy 72.69664 85.035607)
+        (xy 72.747461 84.926619)
+        (xy 72.754 84.876952)
+        (xy 72.754 83.147048)
+        (xy 72.747461 83.097381)
+        (xy 72.744572 83.091186)
+        (xy 72.726835 83.053148)
+        (xy 72.69664 82.988393)
+        (xy 72.611607 82.90336)
+        (xy 72.61049 82.902839)
+        (xy 72.589496 82.878899)
+        (xy 72.581 82.844177)
+        (xy 72.581 81.101112)
+        (xy 72.592772 81.060715)
+        (xy 72.61566 81.040634)
+        (xy 72.614429 81.038876)
+        (xy 72.619814 81.035104)
+        (xy 72.625782 81.032322)
+        (xy 72.708322 80.949782)
+        (xy 72.757653 80.843991)
+        (xy 72.764 80.795783)
+        (xy 72.763999 80.438218)
+        (xy 72.757653 80.390009)
+        (xy 72.708322 80.284218)
+        (xy 72.625782 80.201678)
+        (xy 72.619817 80.198896)
+        (xy 72.618951 80.19829)
+        (xy 72.590701 80.160343)
+        (xy 72.590701 80.113036)
+        (xy 72.618951 80.07509)
+        (xy 72.630145 80.067251)
+        (xy 72.70325 79.994146)
+        (xy 72.710688 79.983524)
+        (xy 72.754731 79.889073)
+        (xy 72.757913 79.878156)
+        (xy 72.763179 79.838159)
+        (xy 72.7635 79.833266)
+        (xy 72.7635 79.793902)
+        (xy 72.761407 79.786092)
+        (xy 72.753598 79.784)
+        (xy 71.772402 79.784)
+        (xy 71.764592 79.786092)
+        (xy 71.7625 79.793902)
+        (xy 71.7625 79.833266)
+        (xy 71.76282 79.838159)
+        (xy 71.768086 79.878156)
+        (xy 71.771268 79.889073)
+        (xy 71.815311 79.983524)
+        (xy 71.822749 79.994146)
+        (xy 71.895856 80.067253)
+        (xy 71.907049 80.075091)
+        (xy 71.935298 80.113037)
+        (xy 71.935298 80.160343)
+        (xy 71.90705 80.198289)
+        (xy 71.906181 80.198897)
+        (xy 71.900218 80.201678)
+        (xy 71.895566 80.206329)
+        (xy 71.895563 80.206332)
+        (xy 71.822333 80.279562)
+        (xy 71.82233 80.279565)
+        (xy 71.817678 80.284218)
+        (xy 71.814898 80.290179)
+        (xy 71.814895 80.290184)
+        (xy 71.770779 80.384793)
+        (xy 71.768347 80.390009)
+        (xy 71.767596 80.395711)
+        (xy 71.767596 80.395712)
+        (xy 71.762321 80.435781)
+        (xy 71.762 80.438217)
+        (xy 71.762 80.440673)
+        (xy 71.762 80.440674)
+        (xy 71.762 80.793323)
+        (xy 71.762 80.793338)
+        (xy 71.494 80.793338)
+        (xy 71.493999 80.438218)
+        (xy 71.487653 80.390009)
+        (xy 71.438322 80.284218)
+        (xy 71.355782 80.201678)
+        (xy 71.349817 80.198896)
+        (xy 71.348951 80.19829)
+        (xy 71.320701 80.160343)
+        (xy 71.320701 80.113036)
+        (xy 71.348951 80.07509)
+        (xy 71.360145 80.067251)
+        (xy 71.43325 79.994146)
+        (xy 71.440688 79.983524)
+        (xy 71.484731 79.889073)
+        (xy 71.487913 79.878156)
+        (xy 71.493179 79.838159)
+        (xy 71.4935 79.833266)
+        (xy 71.4935 79.793902)
+        (xy 71.491407 79.786092)
+        (xy 71.483598 79.784)
+        (xy 70.9412 79.784)
+        (xy 70.9036 79.773925)
+        (xy 70.876075 79.7464)
+        (xy 70.866 79.7088)
+        (xy 70.866 79.520098)
+        (xy 71.12 79.520098)
+        (xy 71.122092 79.527907)
+        (xy 71.129902 79.53)
+        (xy 71.483598 79.53)
+        (xy 71.491407 79.527907)
+        (xy 71.4935 79.520098)
+        (xy 71.7625 79.520098)
+        (xy 71.764592 79.527907)
+        (xy 71.772402 79.53)
+        (xy 72.126098 79.53)
+        (xy 72.133907 79.527907)
+        (xy 72.136 79.520098)
+        (xy 72.39 79.520098)
+        (xy 72.392092 79.527907)
+        (xy 72.399902 79.53)
+        (xy 72.753598 79.53)
+        (xy 72.761407 79.527907)
+        (xy 72.7635 79.520098)
+        (xy 72.7635 79.480734)
+        (xy 72.763179 79.47584)
+        (xy 72.757913 79.435843)
+        (xy 72.754731 79.424926)
+        (xy 72.710688 79.330475)
+        (xy 72.70325 79.319853)
+        (xy 72.630146 79.246749)
+        (xy 72.619524 79.239311)
+        (xy 72.525073 79.195268)
+        (xy 72.514156 79.192086)
+        (xy 72.474159 79.18682)
+        (xy 72.469266 79.1865)
+        (xy 72.399902 79.1865)
+        (xy 72.392092 79.188592)
+        (xy 72.39 79.196402)
+        (xy 72.39 79.520098)
+        (xy 72.136 79.520098)
+        (xy 72.136 79.196402)
+        (xy 72.133907 79.188592)
+        (xy 72.126098 79.1865)
+        (xy 72.056734 79.1865)
+        (xy 72.05184 79.18682)
+        (xy 72.011843 79.192086)
+        (xy 72.000926 79.195268)
+        (xy 71.906475 79.239311)
+        (xy 71.895853 79.246749)
+        (xy 71.822749 79.319853)
+        (xy 71.815311 79.330475)
+        (xy 71.771268 79.424926)
+        (xy 71.768086 79.435843)
+        (xy 71.76282 79.47584)
+        (xy 71.7625 79.480734)
+        (xy 71.7625 79.520098)
+        (xy 71.4935 79.520098)
+        (xy 71.4935 79.480734)
+        (xy 71.493179 79.47584)
+        (xy 71.487913 79.435843)
+        (xy 71.484731 79.424926)
+        (xy 71.440688 79.330475)
+        (xy 71.43325 79.319853)
+        (xy 71.360146 79.246749)
+        (xy 71.349524 79.239311)
+        (xy 71.255073 79.195268)
+        (xy 71.244156 79.192086)
+        (xy 71.204159 79.18682)
+        (xy 71.199266 79.1865)
+        (xy 71.129902 79.1865)
+        (xy 71.122092 79.188592)
+        (xy 71.12 79.196402)
+        (xy 71.12 79.520098)
+        (xy 70.866 79.520098)
+        (xy 70.866 79.196402)
+        (xy 70.863907 79.188592)
+        (xy 70.856098 79.1865)
+        (xy 70.786734 79.1865)
+        (xy 70.78184 79.18682)
+        (xy 70.741843 79.192086)
+        (xy 70.730926 79.195268)
+        (xy 70.636475 79.239311)
+        (xy 70.625853 79.246749)
+        (xy 70.613874 79.258729)
+        (xy 70.575371 79.27931)
+        (xy 70.531922 79.275031)
+        (xy 70.498173 79.247334)
+        (xy 70.4855 79.205555)
+        (xy 70.4855 77.811571)
+        (xy 70.491224 77.782793)
+        (xy 70.507526 77.758397)
+        (xy 70.7867 77.479223)
+        (xy 70.829175 77.457962)
+        (xy 70.830302 77.4578)
+        (xy 70.835685 77.4578)
+        (xy 70.972481 77.417633)
+        (xy 71.069256 77.355437)
+        (xy 71.109913 77.3435)
+        (xy 74.9813 77.3435)
+        (xy 75.0189 77.353575)
+        (xy 75.046425 77.3811)
+        (xy 75.0565 77.4187)
+        (xy 75.0565 77.697105)
+        (xy 75.050776 77.725883)
+        (xy 75.034474 77.750279)
+        (xy 75.016174 77.768579)
+        (xy 74.982463 77.788043)
+        (xy 74.943537 77.788043)
+        (xy 74.909826 77.768579)
+        (xy 74.841259 77.700012)
+        (xy 74.836607 77.69536)
+        (xy 74.812822 77.684269)
+        (xy 74.732832 77.646969)
+        (xy 74.732827 77.646967)
+        (xy 74.727619 77.644539)
+        (xy 74.721917 77.643788)
+        (xy 74.721916 77.643788)
+        (xy 74.680385 77.63832)
+        (xy 74.68038 77.638319)
+        (xy 74.677952 77.638)
+        (xy 74.298048 77.638)
+        (xy 74.29562 77.638319)
+        (xy 74.295614 77.63832)
+        (xy 74.254083 77.643788)
+        (xy 74.254081 77.643788)
+        (xy 74.248381 77.644539)
+        (xy 74.243174 77.646966)
+        (xy 74.243167 77.646969)
+        (xy 74.145354 77.69258)
+        (xy 74.145352 77.692581)
+        (xy 74.139393 77.69536)
+        (xy 74.134743 77.700009)
+        (xy 74.13474 77.700012)
+        (xy 74.059012 77.77574)
+        (xy 74.059009 77.775743)
+        (xy 74.05436 77.780393)
+        (xy 74.051581 77.786352)
+        (xy 74.05158 77.786354)
+        (xy 74.005969 77.884167)
+        (xy 74.005966 77.884174)
+        (xy 74.003539 77.889381)
+        (xy 74.002788 77.895081)
+        (xy 74.002788 77.895083)
+        (xy 73.999116 77.922979)
+        (xy 73.997 77.939048)
+        (xy 73.997 77.941505)
+        (xy 73.997 78.938132)
+        (xy 73.991276 78.96691)
+        (xy 73.974976 78.991303)
+        (xy 73.481606 79.484673)
+        (xy 73.320288 79.645991)
+        (xy 73.315454 79.650421)
+        (xy 73.290678 79.671211)
+        (xy 73.290673 79.671215)
+        (xy 73.28564 79.67544)
+        (xy 73.282355 79.681129)
+        (xy 73.282352 79.681133)
+        (xy 73.266189 79.709128)
+        (xy 73.262667 79.714655)
+        (xy 73.244122 79.741142)
+        (xy 73.244121 79.741145)
+        (xy 73.240348 79.746534)
+        (xy 73.238644 79.752888)
+        (xy 73.235867 79.758846)
+        (xy 73.23586 79.758842)
+        (xy 73.235099 79.760678)
+        (xy 73.235106 79.760681)
+        (xy 73.232854 79.766866)
+        (xy 73.229568 79.77256)
+        (xy 73.228426 79.779032)
+        (xy 73.228425 79.779037)
+        (xy 73.222813 79.810865)
+        (xy 73.221394 79.817266)
+        (xy 73.213025 79.848499)
+        (xy 73.213024 79.848507)
+        (xy 73.211323 79.854857)
+        (xy 73.211896 79.861408)
+        (xy 73.211896 79.86141)
+        (xy 73.214714 79.893616)
+        (xy 73.215 79.90017)
+        (xy 73.215 81.877837)
+        (xy 73.210259 81.904117)
+        (xy 73.196632 81.927083)
+        (xy 73.11514 82.021128)
+        (xy 73.115136 82.021133)
+        (xy 73.111618 82.025194)
+        (xy 73.109385 82.030082)
+        (xy 73.109382 82.030088)
+        (xy 73.054626 82.149987)
+        (xy 73.054624 82.149993)
+        (xy 73.052392 82.154881)
+        (xy 73.051627 82.160195)
+        (xy 73.051626 82.160202)
+        (xy 73.034877 82.276699)
+        (xy 73.032102 82.296)
+        (xy 73.032867 82.301321)
+        (xy 73.051626 82.431797)
+        (xy 73.051627 82.431802)
+        (xy 73.052392 82.437119)
+        (xy 73.054624 82.442008)
+        (xy 73.054626 82.442012)
+        (xy 73.109382 82.561911)
+        (xy 73.109383 82.561913)
+        (xy 73.111618 82.566806)
+        (xy 73.115138 82.570869)
+        (xy 73.11514 82.570871)
+        (xy 73.196632 82.664917)
+        (xy 73.210259 82.687883)
+        (xy 73.215 82.714163)
+        (xy 73.215 82.844177)
+        (xy 73.206504 82.878899)
+        (xy 73.185509 82.902839)
+        (xy 73.184393 82.90336)
+        (xy 73.179745 82.908007)
+        (xy 73.179742 82.90801)
+        (xy 73.104012 82.98374)
+        (xy 73.104009 82.983743)
+        (xy 73.09936 82.988393)
+        (xy 73.096581 82.994352)
+        (xy 73.09658 82.994354)
+        (xy 73.050969 83.092167)
+        (xy 73.050966 83.092174)
+        (xy 73.048539 83.097381)
+        (xy 73.047788 83.103081)
+        (xy 73.047788 83.103083)
+        (xy 73.0428 83.140972)
+        (xy 73.042 83.147048)
+        (xy 73.042 84.876952)
+        (xy 73.042319 84.87938)
+        (xy 73.04232 84.879385)
+        (xy 73.047195 84.916413)
+        (xy 73.048539 84.926619)
+        (xy 73.050967 84.931827)
+        (xy 73.050969 84.931832)
+        (xy 73.078008 84.989817)
+        (xy 73.09936 85.035607)
+        (xy 73.184393 85.12064)
+        (xy 73.250207 85.151329)
+        (xy 73.288167 85.16903)
+        (xy 73.288168 85.16903)
+        (xy 73.293381 85.171461)
+        (xy 73.343048 85.178)
+        (xy 73.720495 85.178)
+        (xy 73.722952 85.178)
+        (xy 73.772619 85.171461)
+        (xy 73.881607 85.12064)
+        (xy 73.96664 85.035607)
+        (xy 74.017461 84.926619)
+        (xy 74.024 84.876952)
+        (xy 74.024 83.147048)
+        (xy 74.017461 83.097381)
+        (xy 74.014572 83.091186)
+        (xy 73.996835 83.053148)
+        (xy 73.96664 82.988393)
+        (xy 73.881607 82.90336)
+        (xy 73.88049 82.902839)
+        (xy 73.859496 82.878899)
+        (xy 73.851 82.844177)
+        (xy 73.851 82.714163)
+        (xy 73.855741 82.687884)
+        (xy 73.869367 82.664918)
+        (xy 73.888793 82.642499)
+        (xy 73.95367 82.567627)
+        (xy 73.989312 82.544721)
+        (xy 74.031685 82.544721)
+        (xy 74.067331 82.567629)
+        (xy 74.159982 82.674553)
+        (xy 74.164504 82.677459)
+        (xy 74.164505 82.67746)
+        (xy 74.267328 82.743541)
+        (xy 74.279919 82.751633)
+        (xy 74.41047 82.789966)
+        (xy 74.451561 82.81997)
+        (xy 74.464144 82.869268)
+        (xy 74.442459 82.915294)
+        (xy 74.36936 82.988393)
+        (xy 74.366581 82.994352)
+        (xy 74.36658 82.994354)
+        (xy 74.320969 83.092167)
+        (xy 74.320966 83.092174)
+        (xy 74.318539 83.097381)
+        (xy 74.317788 83.103081)
+        (xy 74.317788 83.103083)
+        (xy 74.3128 83.140972)
+        (xy 74.312 83.147048)
+        (xy 74.312 84.876952)
+        (xy 74.312319 84.87938)
+        (xy 74.31232 84.879385)
+        (xy 74.317195 84.916413)
+        (xy 74.318539 84.926619)
+        (xy 74.320967 84.931827)
+        (xy 74.320969 84.931832)
+        (xy 74.348008 84.989817)
+        (xy 74.36936 85.035607)
+        (xy 74.454393 85.12064)
+        (xy 74.520207 85.151329)
+        (xy 74.558167 85.16903)
+        (xy 74.558168 85.16903)
+        (xy 74.563381 85.171461)
+        (xy 74.613048 85.178)
+        (xy 74.990495 85.178)
+        (xy 74.992952 85.178)
+        (xy 75.042619 85.171461)
+        (xy 75.151607 85.12064)
+        (xy 75.23664 85.035607)
+        (xy 75.287461 84.926619)
+        (xy 75.294 84.876952)
+        (xy 75.294 83.147048)
+        (xy 75.287461 83.097381)
+        (xy 75.284572 83.091186)
+        (xy 75.266835 83.053148)
+        (xy 75.23664 82.988393)
+        (xy 75.151607 82.90336)
+        (xy 75.15049 82.902839)
+        (xy 75.129496 82.878899)
+        (xy 75.121 82.844177)
+        (xy 75.121 82.69417)
+        (xy 75.121286 82.687616)
+        (xy 75.122001 82.679447)
+        (xy 75.124677 82.648857)
+        (xy 75.114606 82.611275)
+        (xy 75.113187 82.604875)
+        (xy 75.106432 82.56656)
+        (xy 75.103142 82.560861)
+        (xy 75.100893 82.554682)
+        (xy 75.100902 82.554678)
+        (xy 75.100144 82.552848)
+        (xy 75.100136 82.552852)
+        (xy 75.097353 82.546886)
+        (xy 75.095652 82.540534)
+        (xy 75.073332 82.508658)
+        (xy 75.069809 82.503127)
+        (xy 75.068165 82.50028)
+        (xy 75.05036 82.46944)
+        (xy 75.03194 82.453984)
+        (xy 75.020551 82.444427)
+        (xy 75.015715 82.439995)
+        (xy 75.000785 82.425065)
+        (xy 74.982607 82.395638)
+        (xy 74.979525 82.361188)
+        (xy 74.988133 82.301326)
+        (xy 74.988133 82.301321)
+        (xy 74.988898 82.296)
+        (xy 74.985142 82.26988)
+        (xy 74.969373 82.160202)
+        (xy 74.968608 82.154881)
+        (xy 74.950078 82.114307)
+        (xy 74.911617 82.030088)
+        (xy 74.909382 82.025194)
+        (xy 74.894652 82.008195)
+        (xy 74.824368 81.927083)
+        (xy 74.810741 81.904117)
+        (xy 74.806 81.877837)
+        (xy 74.806 81.621823)
+        (xy 74.814496 81.587101)
+        (xy 74.83549 81.56316)
+        (xy 74.836607 81.56264)
+        (xy 74.910182 81.489064)
+        (xy 74.943889 81.469603)
+        (xy 74.982816 81.469603)
+        (xy 75.016527 81.489067)
+        (xy 75.085028 81.557568)
+        (xy 75.09565 81.565006)
+        (xy 75.193298 81.61054)
+        (xy 75.204215 81.613722)
+        (xy 75.245663 81.619179)
+        (xy 75.250557 81.6195)
+        (xy 75.301098 81.6195)
+        (xy 75.308907 81.617407)
+        (xy 75.311 81.609598)
+        (xy 75.311 79.923403)
+        (xy 75.308907 79.915593)
+        (xy 75.301098 79.913501)
+        (xy 75.250559 79.913501)
+        (xy 75.245663 79.913821)
+        (xy 75.20422 79.919276)
+        (xy 75.193294 79.922461)
+        (xy 75.09565 79.967993)
+        (xy 75.085031 79.975429)
+        (xy 75.016527 80.043933)
+        (xy 74.982816 80.063396)
+        (xy 74.94389 80.063396)
+        (xy 74.910179 80.043932)
+        (xy 74.841259 79.975012)
+        (xy 74.841258 79.975011)
+        (xy 74.836607 79.97036)
+        (xy 74.822431 79.963749)
+        (xy 74.732832 79.921969)
+        (xy 74.732827 79.921967)
+        (xy 74.727619 79.919539)
+        (xy 74.721917 79.918788)
+        (xy 74.721916 79.918788)
+        (xy 74.680385 79.91332)
+        (xy 74.68038 79.913319)
+        (xy 74.677952 79.913)
+        (xy 74.298048 79.913)
+        (xy 74.29562 79.913319)
+        (xy 74.295614 79.91332)
+        (xy 74.254083 79.918788)
+        (xy 74.254081 79.918788)
+        (xy 74.248381 79.919539)
+        (xy 74.243174 79.921966)
+        (xy 74.243167 79.921969)
+        (xy 74.145354 79.96758)
+        (xy 74.145352 79.967581)
+        (xy 74.139393 79.97036)
+        (xy 74.134743 79.975009)
+        (xy 74.13474 79.975012)
+        (xy 74.059012 80.05074)
+        (xy 74.059009 80.050743)
+        (xy 74.05436 80.055393)
+        (xy 74.051581 80.061352)
+        (xy 74.05158 80.061354)
+        (xy 74.005969 80.159167)
+        (xy 74.005966 80.159174)
+        (xy 74.003539 80.164381)
+        (xy 74.002788 80.170081)
+        (xy 74.002788 80.170083)
+        (xy 74.000757 80.185512)
+        (xy 73.982084 80.226015)
+        (xy 73.943755 80.248818)
+        (xy 73.899251 80.245901)
+        (xy 73.864226 80.21829)
+        (xy 73.851 80.175696)
+        (xy 73.851 80.045868)
+        (xy 73.856724 80.01709)
+        (xy 73.873026 79.992694)
+        (xy 74.498694 79.367026)
+        (xy 74.52309 79.350724)
+        (xy 74.551868 79.345)
+        (xy 74.675495 79.345)
+        (xy 74.677952 79.345)
+        (xy 74.727619 79.338461)
+        (xy 74.836607 79.28764)
+        (xy 74.909825 79.214421)
+        (xy 74.943537 79.194957)
+        (xy 74.982463 79.194957)
+        (xy 75.016174 79.214421)
+        (xy 75.089393 79.28764)
+        (xy 75.158475 79.319853)
+        (xy 75.193167 79.33603)
+        (xy 75.193168 79.33603)
+        (xy 75.198381 79.338461)
+        (xy 75.248048 79.345)
+        (xy 75.625495 79.345)
+        (xy 75.627952 79.345)
+        (xy 75.677619 79.338461)
+        (xy 75.786607 79.28764)
+        (xy 75.859825 79.214421)
+        (xy 75.893537 79.194957)
+        (xy 75.932463 79.194957)
+        (xy 75.966174 79.214421)
+        (xy 76.039393 79.28764)
+        (xy 76.108475 79.319853)
+        (xy 76.143167 79.33603)
+        (xy 76.143168 79.33603)
+        (xy 76.148381 79.338461)
+        (xy 76.198048 79.345)
+        (xy 76.324132 79.345)
+        (xy 76.35291 79.350724)
+        (xy 76.377306 79.367026)
+        (xy 77.002974 79.992694)
+        (xy 77.019276 80.01709)
+        (xy 77.025 80.045868)
+        (xy 77.025 80.175696)
+        (xy 77.011774 80.21829)
+        (xy 76.976749 80.245901)
+        (xy 76.932245 80.248818)
+        (xy 76.893916 80.226015)
+        (xy 76.875243 80.185512)
+        (xy 76.874483 80.179742)
+        (xy 76.872461 80.164381)
+        (xy 76.86389 80.146001)
+        (xy 76.84728 80.11038)
+        (xy 76.82164 80.055393)
+        (xy 76.736607 79.97036)
+        (xy 76.722431 79.963749)
+        (xy 76.632832 79.921969)
+        (xy 76.632827 79.921967)
+        (xy 76.627619 79.919539)
+        (xy 76.621917 79.918788)
+        (xy 76.621916 79.918788)
+        (xy 76.580385 79.91332)
+        (xy 76.58038 79.913319)
+        (xy 76.577952 79.913)
+        (xy 76.198048 79.913)
+        (xy 76.19562 79.913319)
+        (xy 76.195614 79.91332)
+        (xy 76.154083 79.918788)
+        (xy 76.154081 79.918788)
+        (xy 76.148381 79.919539)
+        (xy 76.143174 79.921966)
+        (xy 76.143167 79.921969)
+        (xy 76.045354 79.96758)
+        (xy 76.045352 79.967581)
+        (xy 76.039393 79.97036)
+        (xy 76.034743 79.97501)
+        (xy 75.96582 80.043933)
+        (xy 75.932109 80.063396)
+        (xy 75.893183 80.063396)
+        (xy 75.859472 80.043932)
+        (xy 75.790971 79.975431)
+        (xy 75.780349 79.967993)
+        (xy 75.682701 79.922459)
+        (xy 75.671784 79.919277)
+        (xy 75.630336 79.91382)
+        (xy 75.625443 79.9135)
+        (xy 75.574902 79.9135)
+        (xy 75.567092 79.915592)
+        (xy 75.565 79.923402)
+        (xy 75.565 81.609597)
+        (xy 75.567092 81.617406)
+        (xy 75.574902 81.619499)
+        (xy 75.625441 81.619499)
+        (xy 75.630336 81.619178)
+        (xy 75.671779 81.613723)
+        (xy 75.682705 81.610538)
+        (xy 75.780349 81.565006)
+        (xy 75.790968 81.55757)
+        (xy 75.859471 81.489067)
+        (xy 75.893182 81.469603)
+        (xy 75.932109 81.469603)
+        (xy 75.965819 81.489066)
+        (xy 76.039393 81.56264)
+        (xy 76.040509 81.56316)
+        (xy 76.061504 81.587101)
+        (xy 76.07 81.621823)
+        (xy 76.07 81.877837)
+        (xy 76.065259 81.904117)
+        (xy 76.051632 81.927083)
+        (xy 75.97014 82.021128)
+        (xy 75.970136 82.021133)
+        (xy 75.966618 82.025194)
+        (xy 75.964385 82.030082)
+        (xy 75.964382 82.030088)
+        (xy 75.909626 82.149987)
+        (xy 75.909624 82.149993)
+        (xy 75.907392 82.154881)
+        (xy 75.906627 82.160195)
+        (xy 75.906626 82.160202)
+        (xy 75.889877 82.276699)
+        (xy 75.887102 82.296)
+        (xy 75.887867 82.301321)
+        (xy 75.887867 82.301324)
+        (xy 75.888178 82.303487)
+        (xy 75.885094 82.337936)
+        (xy 75.866917 82.367361)
+        (xy 75.860288 82.37399)
+        (xy 75.855454 82.378421)
+        (xy 75.830678 82.399211)
+        (xy 75.830673 82.399215)
+        (xy 75.82564 82.40344)
+        (xy 75.822355 82.409129)
+        (xy 75.822352 82.409133)
+        (xy 75.806189 82.437128)
+        (xy 75.802667 82.442655)
+        (xy 75.784122 82.469142)
+        (xy 75.784119 82.469147)
+        (xy 75.780348 82.474534)
+        (xy 75.778644 82.480888)
+        (xy 75.775867 82.486846)
+        (xy 75.77586 82.486842)
+        (xy 75.775099 82.488678)
+        (xy 75.775106 82.488681)
+        (xy 75.772854 82.494866)
+        (xy 75.769568 82.50056)
+        (xy 75.768426 82.507032)
+        (xy 75.768425 82.507037)
+        (xy 75.762813 82.538865)
+        (xy 75.761394 82.545266)
+        (xy 75.753025 82.576499)
+        (xy 75.753024 82.576507)
+        (xy 75.751323 82.582857)
+        (xy 75.751896 82.589408)
+        (xy 75.751896 82.58941)
+        (xy 75.754714 82.621616)
+        (xy 75.755 82.62817)
+        (xy 75.755 82.844177)
+        (xy 75.746504 82.878899)
+        (xy 75.725509 82.902839)
+        (xy 75.724393 82.90336)
+        (xy 75.719745 82.908007)
+        (xy 75.719742 82.90801)
+        (xy 75.644012 82.98374)
+        (xy 75.644009 82.983743)
+        (xy 75.63936 82.988393)
+        (xy 75.636581 82.994352)
+        (xy 75.63658 82.994354)
+        (xy 75.590969 83.092167)
+        (xy 75.590966 83.092174)
+        (xy 75.588539 83.097381)
+        (xy 75.587788 83.103081)
+        (xy 75.587788 83.103083)
+        (xy 75.5828 83.140972)
+        (xy 75.582 83.147048)
+        (xy 75.582 84.876952)
+        (xy 75.582319 84.87938)
+        (xy 75.58232 84.879385)
+        (xy 75.587195 84.916413)
+        (xy 75.588539 84.926619)
+        (xy 75.590967 84.931827)
+        (xy 75.590969 84.931832)
+        (xy 75.618008 84.989817)
+        (xy 75.63936 85.035607)
+        (xy 75.724393 85.12064)
+        (xy 75.790207 85.151329)
+        (xy 75.828167 85.16903)
+        (xy 75.828168 85.16903)
+        (xy 75.833381 85.171461)
+        (xy 75.883048 85.178)
+        (xy 76.260495 85.178)
+        (xy 76.262952 85.178)
+        (xy 76.312619 85.171461)
+        (xy 76.421607 85.12064)
+        (xy 76.50664 85.035607)
+        (xy 76.557461 84.926619)
+        (xy 76.564 84.876952)
+        (xy 76.564 83.147048)
+        (xy 76.557461 83.097381)
+        (xy 76.554572 83.091186)
+        (xy 76.536835 83.053148)
+        (xy 76.50664 82.988393)
+        (xy 76.433541 82.915294)
+        (xy 76.411856 82.869268)
+        (xy 76.424438 82.81997)
+        (xy 76.465527 82.789966)
+        (xy 76.596081 82.751633)
+        (xy 76.716018 82.674553)
+        (xy 76.80867 82.567627)
+        (xy 76.844312 82.544721)
+        (xy 76.886685 82.544721)
+        (xy 76.922331 82.567629)
+        (xy 77.006632 82.664917)
+        (xy 77.020259 82.687883)
+        (xy 77.025 82.714163)
+        (xy 77.025 82.844177)
+        (xy 77.016504 82.878899)
+        (xy 76.995509 82.902839)
+        (xy 76.994393 82.90336)
+        (xy 76.989745 82.908007)
+        (xy 76.989742 82.90801)
+        (xy 76.914012 82.98374)
+        (xy 76.914009 82.983743)
+        (xy 76.90936 82.988393)
+        (xy 76.906581 82.994352)
+        (xy 76.90658 82.994354)
+        (xy 76.860969 83.092167)
+        (xy 76.860966 83.092174)
+        (xy 76.858539 83.097381)
+        (xy 76.857788 83.103081)
+        (xy 76.857788 83.103083)
+        (xy 76.8528 83.140972)
+        (xy 76.852 83.147048)
+        (xy 76.852 84.876952)
+        (xy 76.852319 84.87938)
+        (xy 76.85232 84.879385)
+        (xy 76.857195 84.916413)
+        (xy 76.858539 84.926619)
+        (xy 76.860967 84.931827)
+        (xy 76.860969 84.931832)
+        (xy 76.888008 84.989817)
+        (xy 76.90936 85.035607)
+        (xy 76.994393 85.12064)
+        (xy 77.060207 85.151329)
+        (xy 77.098167 85.16903)
+        (xy 77.098168 85.16903)
+        (xy 77.103381 85.171461)
+        (xy 77.153048 85.178)
+        (xy 77.530495 85.178)
+        (xy 77.532952 85.178)
+        (xy 77.582619 85.171461)
+        (xy 77.691607 85.12064)
+        (xy 77.77664 85.035607)
+        (xy 77.827461 84.926619)
+        (xy 77.834 84.876952)
+        (xy 77.834 83.147048)
+        (xy 77.827461 83.097381)
+        (xy 77.824572 83.091186)
+        (xy 77.806835 83.053148)
+        (xy 77.77664 82.988393)
+        (xy 77.691607 82.90336)
+        (xy 77.69049 82.902839)
+        (xy 77.669496 82.878899)
+        (xy 77.661 82.844177)
+        (xy 77.661 82.714163)
+        (xy 77.665741 82.687883)
+        (xy 77.679368 82.664917)
+        (xy 77.714056 82.624885)
+        (xy 77.764382 82.566806)
+        (xy 77.823608 82.437119)
+        (xy 77.843898 82.296)
+        (xy 77.840142 82.26988)
+        (xy 77.824373 82.160202)
+        (xy 77.823608 82.154881)
+        (xy 77.805078 82.114307)
+        (xy 77.766617 82.030088)
+        (xy 77.764382 82.025194)
+        (xy 77.749652 82.008195)
+        (xy 77.679368 81.927083)
+        (xy 77.665741 81.904117)
+        (xy 77.661 81.877837)
+        (xy 77.661 80.793338)
+        (xy 78.112 80.793338)
+        (xy 78.112001 80.795782)
+        (xy 78.11232 80.798207)
+        (xy 78.112321 80.798218)
+        (xy 78.117595 80.838283)
+        (xy 78.117596 80.838286)
+        (xy 78.118347 80.843991)
+        (xy 78.120779 80.849206)
+        (xy 78.12078 80.849209)
+        (xy 78.164895 80.943815)
+        (xy 78.164896 80.943817)
+        (xy 78.167678 80.949782)
+        (xy 78.250218 81.032322)
+        (xy 78.256184 81.035104)
+        (xy 78.261571 81.038876)
+        (xy 78.260339 81.040634)
+        (xy 78.283228 81.060715)
+        (xy 78.295 81.101112)
+        (xy 78.295 82.844177)
+        (xy 78.286504 82.878899)
+        (xy 78.265509 82.902839)
+        (xy 78.264393 82.90336)
+        (xy 78.259745 82.908007)
+        (xy 78.259742 82.90801)
+        (xy 78.184012 82.98374)
+        (xy 78.184009 82.983743)
+        (xy 78.17936 82.988393)
+        (xy 78.176581 82.994352)
+        (xy 78.17658 82.994354)
+        (xy 78.130969 83.092167)
+        (xy 78.130966 83.092174)
+        (xy 78.128539 83.097381)
+        (xy 78.127788 83.103081)
+        (xy 78.127788 83.103083)
+        (xy 78.1228 83.140972)
+        (xy 78.122 83.147048)
+        (xy 78.122 84.876952)
+        (xy 78.122319 84.87938)
+        (xy 78.12232 84.879385)
+        (xy 78.127195 84.916413)
+        (xy 78.128539 84.926619)
+        (xy 78.130967 84.931827)
+        (xy 78.130969 84.931832)
+        (xy 78.158008 84.989817)
+        (xy 78.17936 85.035607)
+        (xy 78.264393 85.12064)
+        (xy 78.330207 85.151329)
+        (xy 78.368167 85.16903)
+        (xy 78.368168 85.16903)
+        (xy 78.373381 85.171461)
+        (xy 78.423048 85.178)
+        (xy 78.800495 85.178)
+        (xy 78.802952 85.178)
+        (xy 78.852619 85.171461)
+        (xy 78.961607 85.12064)
+        (xy 79.04664 85.035607)
+        (xy 79.097461 84.926619)
+        (xy 79.104 84.876952)
+        (xy 79.104 83.147048)
+        (xy 79.097461 83.097381)
+        (xy 79.094572 83.091186)
+        (xy 79.076835 83.053148)
+        (xy 79.04664 82.988393)
+        (xy 78.961607 82.90336)
+        (xy 78.96049 82.902839)
+        (xy 78.939496 82.878899)
+        (xy 78.931 82.844177)
+        (xy 78.931 81.940746)
+        (xy 81.6715 81.940746)
+        (xy 81.671962 81.946618)
+        (xy 81.685984 82.035151)
+        (xy 81.689597 82.046271)
+        (xy 81.743976 82.152994)
+        (xy 81.750851 82.162456)
+        (xy 81.835543 82.247148)
+        (xy 81.845005 82.254023)
+        (xy 81.951728 82.308402)
+        (xy 81.962848 82.312015)
+        (xy 82.051381 82.326037)
+        (xy 82.057254 82.3265)
+        (xy 82.175098 82.3265)
+        (xy 82.182907 82.324407)
+        (xy 82.185 82.316598)
+        (xy 82.439 82.316598)
+        (xy 82.441092 82.324407)
+        (xy 82.448902 82.3265)
+        (xy 82.566746 82.3265)
+        (xy 82.572618 82.326037)
+        (xy 82.661151 82.312015)
+        (xy 82.672271 82.308402)
+        (xy 82.778994 82.254023)
+        (xy 82.788456 82.247148)
+        (xy 82.873148 82.162456)
+        (xy 82.880023 82.152994)
+        (xy 82.934402 82.046271)
+        (xy 82.938015 82.035151)
+        (xy 82.952037 81.946618)
+        (xy 82.952496 81.940793)
+        (xy 83.221 81.940793)
+        (xy 83.221001 81.943736)
+        (xy 83.221462 81.94665)
+        (xy 83.221463 81.946656)
+        (xy 83.234902 82.031514)
+        (xy 83.236429 82.041153)
+        (xy 83.239114 82.046423)
+        (xy 83.239115 82.046425)
+        (xy 83.292752 82.151694)
+        (xy 83.296254 82.158566)
+        (xy 83.389434 82.251746)
+        (xy 83.506847 82.311571)
+        (xy 83.512692 82.312496)
+        (xy 83.512693 82.312497)
+        (xy 83.517056 82.313188)
+        (xy 83.604263 82.327)
+        (xy 84.119736 82.326999)
+        (xy 84.217153 82.311571)
+        (xy 84.334566 82.251746)
+        (xy 84.427746 82.158566)
+        (xy 84.432004 82.150208)
+        (xy 84.457154 82.121871)
+        (xy 84.49293 82.109392)
+        (xy 84.528315 82.115602)
+        (xy 84.529919 82.116633)
+        (xy 84.666715 82.1568)
+        (xy 84.803904 82.1568)
+        (xy 84.809285 82.1568)
+        (xy 84.946081 82.116633)
+        (xy 85.066018 82.039553)
+        (xy 85.159382 81.931806)
+        (xy 85.218608 81.802119)
+        (xy 85.238898 81.661)
+        (xy 85.237821 81.653513)
+        (xy 85.240902 81.619066)
+        (xy 85.259079 81.589639)
+        (xy 85.839724 81.008994)
+        (xy 85.844537 81.004583)
+        (xy 85.87436 80.97956)
+        (xy 85.89382 80.945853)
+        (xy 85.897319 80.94036)
+        (xy 85.919652 80.908466)
+        (xy 85.921354 80.90211)
+        (xy 85.924136 80.896147)
+        (xy 85.924145 80.896151)
+        (xy 85.924901 80.894324)
+        (xy 85.924891 80.894321)
+        (xy 85.92714 80.88814)
+        (xy 85.930432 80.88244)
+        (xy 85.937187 80.844121)
+        (xy 85.938605 80.837728)
+        (xy 85.948677 80.800143)
+        (xy 85.945285 80.761383)
+        (xy 85.945 80.75483)
+        (xy 85.945 79.918869)
+        (xy 85.950724 79.890091)
+        (xy 85.967025 79.865695)
+        (xy 86.027364 79.805356)
+        (xy 86.22073 79.611988)
+        (xy 86.225543 79.607578)
+        (xy 86.25536 79.58256)
+        (xy 86.274818 79.548856)
+        (xy 86.278333 79.543338)
+        (xy 86.300651 79.511466)
+        (xy 86.302354 79.505107)
+        (xy 86.305134 79.499147)
+        (xy 86.305144 79.499151)
+        (xy 86.305901 79.497324)
+        (xy 86.305891 79.497321)
+        (xy 86.30814 79.49114)
+        (xy 86.311432 79.48544)
+        (xy 86.318189 79.447112)
+        (xy 86.319605 79.440724)
+        (xy 86.329677 79.403143)
+        (xy 86.326285 79.364383)
+        (xy 86.326 79.35783)
+        (xy 86.326 78.775869)
+        (xy 86.331724 78.747091)
+        (xy 86.348025 78.722695)
+        (xy 86.410694 78.660026)
+        (xy 86.728724 78.341993)
+        (xy 86.733537 78.337583)
+        (xy 86.76336 78.31256)
+        (xy 86.782813 78.278865)
+        (xy 86.78634 78.273328)
+        (xy 86.808651 78.241466)
+        (xy 86.810354 78.235109)
+        (xy 86.813134 78.229148)
+        (xy 86.813144 78.229152)
+        (xy 86.813901 78.227324)
+        (xy 86.813891 78.227321)
+        (xy 86.81614 78.22114)
+        (xy 86.819432 78.21544)
+        (xy 86.826189 78.177112)
+        (xy 86.827605 78.170724)
+        (xy 86.837677 78.133143)
+        (xy 86.834285 78.094383)
+        (xy 86.834 78.08783)
+        (xy 86.834 75.377)
+        (xy 92.768389 75.377)
+        (xy 92.768751 75.380676)
+        (xy 92.786099 75.556821)
+        (xy 92.786789 75.563821)
+        (xy 92.787859 75.56735)
+        (xy 92.78786 75.567352)
+        (xy 92.801191 75.611298)
+        (xy 92.841283 75.743462)
+        (xy 92.843019 75.746711)
+        (xy 92.843023 75.746719)
+        (xy 92.922992 75.896328)
+        (xy 92.929776 75.90902)
+        (xy 92.974406 75.963402)
+        (xy 93.03891 76.042001)
+        (xy 93.048867 76.054133)
+        (xy 93.19398 76.173224)
+        (xy 93.263595 76.210434)
+        (xy 93.35628 76.259976)
+        (xy 93.356283 76.259977)
+        (xy 93.359538 76.261717)
+        (xy 93.539179 76.316211)
+        (xy 93.726 76.334611)
+        (xy 93.912821 76.316211)
+        (xy 94.092462 76.261717)
+        (xy 94.25802 76.173224)
+        (xy 94.403133 76.054133)
+        (xy 94.522224 75.90902)
+        (xy 94.610717 75.743462)
+        (xy 94.665211 75.563821)
+        (xy 94.683611 75.377)
+        (xy 95.268389 75.377)
+        (xy 95.268751 75.380676)
+        (xy 95.286099 75.556821)
+        (xy 95.286789 75.563821)
+        (xy 95.287859 75.56735)
+        (xy 95.28786 75.567352)
+        (xy 95.301191 75.611298)
+        (xy 95.341283 75.743462)
+        (xy 95.343019 75.746711)
+        (xy 95.343023 75.746719)
+        (xy 95.422992 75.896328)
+        (xy 95.429776 75.90902)
+        (xy 95.474406 75.963402)
+        (xy 95.53891 76.042001)
+        (xy 95.548867 76.054133)
+        (xy 95.69398 76.173224)
+        (xy 95.763595 76.210434)
+        (xy 95.85628 76.259976)
+        (xy 95.856283 76.259977)
+        (xy 95.859538 76.261717)
+        (xy 96.039179 76.316211)
+        (xy 96.226 76.334611)
+        (xy 96.412821 76.316211)
+        (xy 96.592462 76.261717)
+        (xy 96.75802 76.173224)
+        (xy 96.903133 76.054133)
+        (xy 97.022224 75.90902)
+        (xy 97.110717 75.743462)
+        (xy 97.165211 75.563821)
+        (xy 97.183611 75.377)
+        (xy 97.182922 75.37)
+        (xy 97.848389 75.37)
+        (xy 97.848751 75.373676)
+        (xy 97.866026 75.549081)
+        (xy 97.866789 75.556821)
+        (xy 97.867859 75.56035)
+        (xy 97.86786 75.560352)
+        (xy 97.877115 75.59086)
+        (xy 97.921283 75.736462)
+        (xy 97.923019 75.739711)
+        (xy 97.923023 75.739719)
+        (xy 97.996509 75.8772)
+        (xy 98.009776 75.90202)
+        (xy 98.052404 75.953962)
+        (xy 98.125157 76.042613)
+        (xy 98.128867 76.047133)
+        (xy 98.27398 76.166224)
+        (xy 98.356691 76.210434)
+        (xy 98.43628 76.252976)
+        (xy 98.436283 76.252977)
+        (xy 98.439538 76.254717)
+        (xy 98.619179 76.309211)
+        (xy 98.806 76.327611)
+        (xy 98.992821 76.309211)
+        (xy 99.172462 76.254717)
+        (xy 99.33802 76.166224)
+        (xy 99.483133 76.047133)
+        (xy 99.602224 75.90202)
+        (xy 99.690717 75.736462)
+        (xy 99.745211 75.556821)
+        (xy 99.763611 75.37)
+        (xy 100.348389 75.37)
+        (xy 100.348751 75.373676)
+        (xy 100.366026 75.549081)
+        (xy 100.366789 75.556821)
+        (xy 100.367859 75.56035)
+        (xy 100.36786 75.560352)
+        (xy 100.377115 75.59086)
+        (xy 100.421283 75.736462)
+        (xy 100.423019 75.739711)
+        (xy 100.423023 75.739719)
+        (xy 100.496509 75.8772)
+        (xy 100.509776 75.90202)
+        (xy 100.552404 75.953962)
+        (xy 100.625157 76.042613)
+        (xy 100.628867 76.047133)
+        (xy 100.77398 76.166224)
+        (xy 100.856691 76.210434)
+        (xy 100.93628 76.252976)
+        (xy 100.936283 76.252977)
+        (xy 100.939538 76.254717)
+        (xy 101.119179 76.309211)
+        (xy 101.306 76.327611)
+        (xy 101.492821 76.309211)
+        (xy 101.672462 76.254717)
+        (xy 101.83802 76.166224)
+        (xy 101.983133 76.047133)
+        (xy 102.102224 75.90202)
+        (xy 102.190717 75.736462)
+        (xy 102.245211 75.556821)
+        (xy 102.263611 75.37)
+        (xy 102.245211 75.183179)
+        (xy 102.190717 75.003538)
+        (xy 102.182655 74.988456)
+        (xy 102.129082 74.888227)
+        (xy 102.102224 74.83798)
+        (xy 101.983133 74.692867)
+        (xy 101.980057 74.690343)
+        (xy 101.884596 74.612)
+        (xy 101.83802 74.573776)
+        (xy 101.800498 74.55372)
+        (xy 101.675719 74.487023)
+        (xy 101.675711 74.487019)
+        (xy 101.672462 74.485283)
+        (xy 101.569815 74.454145)
+        (xy 101.496352 74.43186)
+        (xy 101.49635 74.431859)
+        (xy 101.492821 74.430789)
+        (xy 101.48915 74.430427)
+        (xy 101.489148 74.430427)
+        (xy 101.309676 74.412751)
+        (xy 101.306 74.412389)
+        (xy 101.302324 74.412751)
+        (xy 101.122851 74.430427)
+        (xy 101.122847 74.430427)
+        (xy 101.119179 74.430789)
+        (xy 101.115651 74.431859)
+        (xy 101.115647 74.43186)
+        (xy 100.943068 74.484212)
+        (xy 100.943066 74.484212)
+        (xy 100.939538 74.485283)
+        (xy 100.936292 74.487018)
+        (xy 100.93628 74.487023)
+        (xy 100.777238 74.572034)
+        (xy 100.777233 74.572036)
+        (xy 100.77398 74.573776)
+        (xy 100.771127 74.576117)
+        (xy 100.771123 74.57612)
+        (xy 100.631722 74.690523)
+        (xy 100.631716 74.690528)
+        (xy 100.628867 74.692867)
+        (xy 100.626528 74.695716)
+        (xy 100.626523 74.695722)
+        (xy 100.51212 74.835123)
+        (xy 100.512117 74.835127)
+        (xy 100.509776 74.83798)
+        (xy 100.508036 74.841233)
+        (xy 100.508034 74.841238)
+        (xy 100.423023 75.00028)
+        (xy 100.423018 75.000292)
+        (xy 100.421283 75.003538)
+        (xy 100.420212 75.007066)
+        (xy 100.420212 75.007068)
+        (xy 100.386375 75.118614)
+        (xy 100.366789 75.183179)
+        (xy 100.366427 75.186847)
+        (xy 100.366427 75.186851)
+        (xy 100.356178 75.290916)
+        (xy 100.348389 75.37)
+        (xy 99.763611 75.37)
+        (xy 99.745211 75.183179)
+        (xy 99.690717 75.003538)
+        (xy 99.682655 74.988456)
+        (xy 99.629082 74.888227)
+        (xy 99.602224 74.83798)
+        (xy 99.483133 74.692867)
+        (xy 99.480057 74.690343)
+        (xy 99.384596 74.612)
+        (xy 99.33802 74.573776)
+        (xy 99.300498 74.55372)
+        (xy 99.175719 74.487023)
+        (xy 99.175711 74.487019)
+        (xy 99.172462 74.485283)
+        (xy 99.069815 74.454145)
+        (xy 98.996352 74.43186)
+        (xy 98.99635 74.431859)
+        (xy 98.992821 74.430789)
+        (xy 98.98915 74.430427)
+        (xy 98.989148 74.430427)
+        (xy 98.809676 74.412751)
+        (xy 98.806 74.412389)
+        (xy 98.802324 74.412751)
+        (xy 98.622851 74.430427)
+        (xy 98.622847 74.430427)
+        (xy 98.619179 74.430789)
+        (xy 98.615651 74.431859)
+        (xy 98.615647 74.43186)
+        (xy 98.443068 74.484212)
+        (xy 98.443066 74.484212)
+        (xy 98.439538 74.485283)
+        (xy 98.436292 74.487018)
+        (xy 98.43628 74.487023)
+        (xy 98.277238 74.572034)
+        (xy 98.277233 74.572036)
+        (xy 98.27398 74.573776)
+        (xy 98.271127 74.576117)
+        (xy 98.271123 74.57612)
+        (xy 98.131722 74.690523)
+        (xy 98.131716 74.690528)
+        (xy 98.128867 74.692867)
+        (xy 98.126528 74.695716)
+        (xy 98.126523 74.695722)
+        (xy 98.01212 74.835123)
+        (xy 98.012117 74.835127)
+        (xy 98.009776 74.83798)
+        (xy 98.008036 74.841233)
+        (xy 98.008034 74.841238)
+        (xy 97.923023 75.00028)
+        (xy 97.923018 75.000292)
+        (xy 97.921283 75.003538)
+        (xy 97.920212 75.007066)
+        (xy 97.920212 75.007068)
+        (xy 97.886375 75.118614)
+        (xy 97.866789 75.183179)
+        (xy 97.866427 75.186847)
+        (xy 97.866427 75.186851)
+        (xy 97.856178 75.290916)
+        (xy 97.848389 75.37)
+        (xy 97.182922 75.37)
+        (xy 97.165211 75.190179)
+        (xy 97.110717 75.010538)
+        (xy 97.108862 75.007068)
+        (xy 97.056841 74.909744)
+        (xy 97.022224 74.84498)
+        (xy 96.903133 74.699867)
+        (xy 96.896828 74.694693)
+        (xy 96.80177 74.616681)
+        (xy 96.75802 74.580776)
+        (xy 96.741205 74.571788)
+        (xy 96.595719 74.494023)
+        (xy 96.595711 74.494019)
+        (xy 96.592462 74.492283)
+        (xy 96.502641 74.465035)
+        (xy 96.416352 74.43886)
+        (xy 96.41635 74.438859)
+        (xy 96.412821 74.437789)
+        (xy 96.40915 74.437427)
+        (xy 96.409148 74.437427)
+        (xy 96.229676 74.419751)
+        (xy 96.226 74.419389)
+        (xy 96.222324 74.419751)
+        (xy 96.042851 74.437427)
+        (xy 96.042847 74.437427)
+        (xy 96.039179 74.437789)
+        (xy 96.035651 74.438859)
+        (xy 96.035647 74.43886)
+        (xy 95.863068 74.491212)
+        (xy 95.863066 74.491212)
+        (xy 95.859538 74.492283)
+        (xy 95.856292 74.494018)
+        (xy 95.85628 74.494023)
+        (xy 95.697238 74.579034)
+        (xy 95.697233 74.579036)
+        (xy 95.69398 74.580776)
+        (xy 95.691127 74.583117)
+        (xy 95.691123 74.58312)
+        (xy 95.551722 74.697523)
+        (xy 95.551716 74.697528)
+        (xy 95.548867 74.699867)
+        (xy 95.546528 74.702716)
+        (xy 95.546523 74.702722)
+        (xy 95.43212 74.842123)
+        (xy 95.432117 74.842127)
+        (xy 95.429776 74.84498)
+        (xy 95.428036 74.848233)
+        (xy 95.428034 74.848238)
+        (xy 95.343023 75.00728)
+        (xy 95.343018 75.007292)
+        (xy 95.341283 75.010538)
+        (xy 95.340212 75.014066)
+        (xy 95.340212 75.014068)
+        (xy 95.289984 75.179647)
+        (xy 95.286789 75.190179)
+        (xy 95.286427 75.193847)
+        (xy 95.286427 75.193851)
+        (xy 95.272934 75.330854)
+        (xy 95.268389 75.377)
+        (xy 94.683611 75.377)
+        (xy 94.665211 75.190179)
+        (xy 94.610717 75.010538)
+        (xy 94.608862 75.007068)
+        (xy 94.556841 74.909744)
+        (xy 94.522224 74.84498)
+        (xy 94.403133 74.699867)
+        (xy 94.396828 74.694693)
+        (xy 94.30177 74.616681)
+        (xy 94.25802 74.580776)
+        (xy 94.241205 74.571788)
+        (xy 94.095719 74.494023)
+        (xy 94.095711 74.494019)
+        (xy 94.092462 74.492283)
+        (xy 94.002641 74.465035)
+        (xy 93.916352 74.43886)
+        (xy 93.91635 74.438859)
+        (xy 93.912821 74.437789)
+        (xy 93.90915 74.437427)
+        (xy 93.909148 74.437427)
+        (xy 93.729676 74.419751)
+        (xy 93.726 74.419389)
+        (xy 93.722324 74.419751)
+        (xy 93.542851 74.437427)
+        (xy 93.542847 74.437427)
+        (xy 93.539179 74.437789)
+        (xy 93.535651 74.438859)
+        (xy 93.535647 74.43886)
+        (xy 93.363068 74.491212)
+        (xy 93.363066 74.491212)
+        (xy 93.359538 74.492283)
+        (xy 93.356292 74.494018)
+        (xy 93.35628 74.494023)
+        (xy 93.197238 74.579034)
+        (xy 93.197233 74.579036)
+        (xy 93.19398 74.580776)
+        (xy 93.191127 74.583117)
+        (xy 93.191123 74.58312)
+        (xy 93.051722 74.697523)
+        (xy 93.051716 74.697528)
+        (xy 93.048867 74.699867)
+        (xy 93.046528 74.702716)
+        (xy 93.046523 74.702722)
+        (xy 92.93212 74.842123)
+        (xy 92.932117 74.842127)
+        (xy 92.929776 74.84498)
+        (xy 92.928036 74.848233)
+        (xy 92.928034 74.848238)
+        (xy 92.843023 75.00728)
+        (xy 92.843018 75.007292)
+        (xy 92.841283 75.010538)
+        (xy 92.840212 75.014066)
+        (xy 92.840212 75.014068)
+        (xy 92.789984 75.179647)
+        (xy 92.786789 75.190179)
+        (xy 92.786427 75.193847)
+        (xy 92.786427 75.193851)
+        (xy 92.772934 75.330854)
+        (xy 92.768389 75.377)
+        (xy 86.834 75.377)
+        (xy 86.834 73.67717)
+        (xy 86.834286 73.670616)
+        (xy 86.835698 73.654473)
+        (xy 86.837677 73.631857)
+        (xy 86.827606 73.594275)
+        (xy 86.826187 73.587875)
+        (xy 86.820651 73.556476)
+        (xy 86.819432 73.54956)
+        (xy 86.816142 73.543861)
+        (xy 86.813893 73.537682)
+        (xy 86.813902 73.537678)
+        (xy 86.813144 73.535848)
+        (xy 86.813136 73.535852)
+        (xy 86.810353 73.529886)
+        (xy 86.808652 73.523534)
+        (xy 86.786332 73.491658)
+        (xy 86.782809 73.486127)
+        (xy 86.766651 73.45814)
+        (xy 86.76665 73.458139)
+        (xy 86.76336 73.45244)
+        (xy 86.733551 73.427427)
+        (xy 86.728715 73.422995)
+        (xy 86.18272 72.877)
+        (xy 92.768389 72.877)
+        (xy 92.768751 72.880676)
+        (xy 92.786099 73.056821)
+        (xy 92.786789 73.063821)
+        (xy 92.787859 73.06735)
+        (xy 92.78786 73.067352)
+        (xy 92.810321 73.141394)
+        (xy 92.841283 73.243462)
+        (xy 92.843019 73.246711)
+        (xy 92.843023 73.246719)
+        (xy 92.924292 73.398761)
+        (xy 92.929776 73.40902)
+        (xy 93.048867 73.554133)
+        (xy 93.19398 73.673224)
+        (xy 93.260575 73.70882)
+        (xy 93.35628 73.759976)
+        (xy 93.356283 73.759977)
+        (xy 93.359538 73.761717)
+        (xy 93.539179 73.816211)
+        (xy 93.726 73.834611)
+        (xy 93.912821 73.816211)
+        (xy 94.092462 73.761717)
+        (xy 94.25802 73.673224)
+        (xy 94.403133 73.554133)
+        (xy 94.522224 73.40902)
+        (xy 94.610717 73.243462)
+        (xy 94.665211 73.063821)
+        (xy 94.683611 72.877)
+        (xy 95.268389 72.877)
+        (xy 95.268751 72.880676)
+        (xy 95.286099 73.056821)
+        (xy 95.286789 73.063821)
+        (xy 95.287859 73.06735)
+        (xy 95.28786 73.067352)
+        (xy 95.310321 73.141394)
+        (xy 95.341283 73.243462)
+        (xy 95.343019 73.246711)
+        (xy 95.343023 73.246719)
+        (xy 95.424292 73.398761)
+        (xy 95.429776 73.40902)
+        (xy 95.548867 73.554133)
+        (xy 95.69398 73.673224)
+        (xy 95.760575 73.70882)
+        (xy 95.85628 73.759976)
+        (xy 95.856283 73.759977)
+        (xy 95.859538 73.761717)
+        (xy 96.039179 73.816211)
+        (xy 96.226 73.834611)
+        (xy 96.412821 73.816211)
+        (xy 96.592462 73.761717)
+        (xy 96.75802 73.673224)
+        (xy 96.903133 73.554133)
+        (xy 97.022224 73.40902)
+        (xy 97.110717 73.243462)
+        (xy 97.165211 73.063821)
+        (xy 97.183611 72.877)
+        (xy 97.182922 72.87)
+        (xy 97.848389 72.87)
+        (xy 97.848751 72.873676)
+        (xy 97.865593 73.044683)
+        (xy 97.866789 73.056821)
+        (xy 97.867859 73.06035)
+        (xy 97.86786 73.060352)
+        (xy 97.885078 73.117111)
+        (xy 97.921283 73.236462)
+        (xy 97.923019 73.239711)
+        (xy 97.923023 73.239719)
+        (xy 97.953346 73.296448)
+        (xy 98.009776 73.40202)
+        (xy 98.051155 73.45244)
+        (xy 98.113395 73.528281)
+        (xy 98.128867 73.547133)
+        (xy 98.27398 73.666224)
+        (xy 98.342207 73.702692)
+        (xy 98.43628 73.752976)
+        (xy 98.436283 73.752977)
+        (xy 98.439538 73.754717)
+        (xy 98.619179 73.809211)
+        (xy 98.806 73.827611)
+        (xy 98.992821 73.809211)
+        (xy 99.172462 73.754717)
+        (xy 99.33802 73.666224)
+        (xy 99.483133 73.547133)
+        (xy 99.602224 73.40202)
+        (xy 99.690717 73.236462)
+        (xy 99.745211 73.056821)
+        (xy 99.763611 72.87)
+        (xy 100.348389 72.87)
+        (xy 100.348751 72.873676)
+        (xy 100.365593 73.044683)
+        (xy 100.366789 73.056821)
+        (xy 100.367859 73.06035)
+        (xy 100.36786 73.060352)
+        (xy 100.385078 73.117111)
+        (xy 100.421283 73.236462)
+        (xy 100.423019 73.239711)
+        (xy 100.423023 73.239719)
+        (xy 100.453346 73.296448)
+        (xy 100.509776 73.40202)
+        (xy 100.551155 73.45244)
+        (xy 100.613395 73.528281)
+        (xy 100.628867 73.547133)
+        (xy 100.77398 73.666224)
+        (xy 100.842207 73.702692)
+        (xy 100.93628 73.752976)
+        (xy 100.936283 73.752977)
+        (xy 100.939538 73.754717)
+        (xy 101.119179 73.809211)
+        (xy 101.306 73.827611)
+        (xy 101.492821 73.809211)
+        (xy 101.672462 73.754717)
+        (xy 101.83802 73.666224)
+        (xy 101.983133 73.547133)
+        (xy 102.102224 73.40202)
+        (xy 102.190717 73.236462)
+        (xy 102.245211 73.056821)
+        (xy 102.263611 72.87)
+        (xy 102.245211 72.683179)
+        (xy 102.190717 72.503538)
+        (xy 102.188272 72.498964)
+        (xy 102.133464 72.396425)
+        (xy 102.102224 72.33798)
+        (xy 101.983133 72.192867)
+        (xy 101.83802 72.073776)
+        (xy 101.793116 72.049774)
+        (xy 101.675719 71.987023)
+        (xy 101.675711 71.987019)
+        (xy 101.672462 71.985283)
+        (xy 101.549861 71.948092)
+        (xy 101.496352 71.93186)
+        (xy 101.49635 71.931859)
+        (xy 101.492821 71.930789)
+        (xy 101.48915 71.930427)
+        (xy 101.489148 71.930427)
+        (xy 101.309676 71.912751)
+        (xy 101.306 71.912389)
+        (xy 101.302324 71.912751)
+        (xy 101.122851 71.930427)
+        (xy 101.122847 71.930427)
+        (xy 101.119179 71.930789)
+        (xy 101.115651 71.931859)
+        (xy 101.115647 71.93186)
+        (xy 100.943068 71.984212)
+        (xy 100.943066 71.984212)
+        (xy 100.939538 71.985283)
+        (xy 100.936292 71.987018)
+        (xy 100.93628 71.987023)
+        (xy 100.777238 72.072034)
+        (xy 100.777233 72.072036)
+        (xy 100.77398 72.073776)
+        (xy 100.771127 72.076117)
+        (xy 100.771123 72.07612)
+        (xy 100.631722 72.190523)
+        (xy 100.631716 72.190528)
+        (xy 100.628867 72.192867)
+        (xy 100.626528 72.195716)
+        (xy 100.626523 72.195722)
+        (xy 100.51212 72.335123)
+        (xy 100.512117 72.335127)
+        (xy 100.509776 72.33798)
+        (xy 100.508036 72.341233)
+        (xy 100.508034 72.341238)
+        (xy 100.423023 72.50028)
+        (xy 100.423018 72.500292)
+        (xy 100.421283 72.503538)
+        (xy 100.420212 72.507066)
+        (xy 100.420212 72.507068)
+        (xy 100.41916 72.510538)
+        (xy 100.366789 72.683179)
+        (xy 100.366427 72.686847)
+        (xy 100.366427 72.686851)
+        (xy 100.350819 72.845327)
+        (xy 100.348389 72.87)
+        (xy 99.763611 72.87)
+        (xy 99.745211 72.683179)
+        (xy 99.690717 72.503538)
+        (xy 99.688272 72.498964)
+        (xy 99.633464 72.396425)
+        (xy 99.602224 72.33798)
+        (xy 99.483133 72.192867)
+        (xy 99.33802 72.073776)
+        (xy 99.293116 72.049774)
+        (xy 99.175719 71.987023)
+        (xy 99.175711 71.987019)
+        (xy 99.172462 71.985283)
+        (xy 99.049861 71.948092)
+        (xy 98.996352 71.93186)
+        (xy 98.99635 71.931859)
+        (xy 98.992821 71.930789)
+        (xy 98.98915 71.930427)
+        (xy 98.989148 71.930427)
+        (xy 98.809676 71.912751)
+        (xy 98.806 71.912389)
+        (xy 98.802324 71.912751)
+        (xy 98.622851 71.930427)
+        (xy 98.622847 71.930427)
+        (xy 98.619179 71.930789)
+        (xy 98.615651 71.931859)
+        (xy 98.615647 71.93186)
+        (xy 98.443068 71.984212)
+        (xy 98.443066 71.984212)
+        (xy 98.439538 71.985283)
+        (xy 98.436292 71.987018)
+        (xy 98.43628 71.987023)
+        (xy 98.277238 72.072034)
+        (xy 98.277233 72.072036)
+        (xy 98.27398 72.073776)
+        (xy 98.271127 72.076117)
+        (xy 98.271123 72.07612)
+        (xy 98.131722 72.190523)
+        (xy 98.131716 72.190528)
+        (xy 98.128867 72.192867)
+        (xy 98.126528 72.195716)
+        (xy 98.126523 72.195722)
+        (xy 98.01212 72.335123)
+        (xy 98.012117 72.335127)
+        (xy 98.009776 72.33798)
+        (xy 98.008036 72.341233)
+        (xy 98.008034 72.341238)
+        (xy 97.923023 72.50028)
+        (xy 97.923018 72.500292)
+        (xy 97.921283 72.503538)
+        (xy 97.920212 72.507066)
+        (xy 97.920212 72.507068)
+        (xy 97.91916 72.510538)
+        (xy 97.866789 72.683179)
+        (xy 97.866427 72.686847)
+        (xy 97.866427 72.686851)
+        (xy 97.850819 72.845327)
+        (xy 97.848389 72.87)
+        (xy 97.182922 72.87)
+        (xy 97.165211 72.690179)
+        (xy 97.110717 72.510538)
+        (xy 97.108862 72.507068)
+        (xy 97.065059 72.425119)
+        (xy 97.022224 72.34498)
+        (xy 96.903133 72.199867)
+        (xy 96.894603 72.192867)
+        (xy 96.760876 72.08312)
+        (xy 96.75802 72.080776)
+        (xy 96.741665 72.072034)
+        (xy 96.595719 71.994023)
+        (xy 96.595711 71.994019)
+        (xy 96.592462 71.992283)
+        (xy 96.412821 71.937789)
+        (xy 96.40915 71.937427)
+        (xy 96.409148 71.937427)
+        (xy 96.229676 71.919751)
+        (xy 96.226 71.919389)
+        (xy 96.222324 71.919751)
+        (xy 96.042851 71.937427)
+        (xy 96.042847 71.937427)
+        (xy 96.039179 71.937789)
+        (xy 96.035651 71.938859)
+        (xy 96.035647 71.93886)
+        (xy 95.863068 71.991212)
+        (xy 95.863066 71.991212)
+        (xy 95.859538 71.992283)
+        (xy 95.856292 71.994018)
+        (xy 95.85628 71.994023)
+        (xy 95.697238 72.079034)
+        (xy 95.697233 72.079036)
+        (xy 95.69398 72.080776)
+        (xy 95.691127 72.083117)
+        (xy 95.691123 72.08312)
+        (xy 95.551722 72.197523)
+        (xy 95.551716 72.197528)
+        (xy 95.548867 72.199867)
+        (xy 95.546528 72.202716)
+        (xy 95.546523 72.202722)
+        (xy 95.43212 72.342123)
+        (xy 95.432117 72.342127)
+        (xy 95.429776 72.34498)
+        (xy 95.428036 72.348233)
+        (xy 95.428034 72.348238)
+        (xy 95.343023 72.50728)
+        (xy 95.343018 72.507292)
+        (xy 95.341283 72.510538)
+        (xy 95.340212 72.514066)
+        (xy 95.340212 72.514068)
+        (xy 95.289984 72.679647)
+        (xy 95.286789 72.690179)
+        (xy 95.286427 72.693847)
+        (xy 95.286427 72.693851)
+        (xy 95.270937 72.851128)
+        (xy 95.268389 72.877)
+        (xy 94.683611 72.877)
+        (xy 94.665211 72.690179)
+        (xy 94.610717 72.510538)
+        (xy 94.608862 72.507068)
+        (xy 94.565059 72.425119)
+        (xy 94.522224 72.34498)
+        (xy 94.403133 72.199867)
+        (xy 94.394603 72.192867)
+        (xy 94.260876 72.08312)
+        (xy 94.25802 72.080776)
+        (xy 94.241665 72.072034)
+        (xy 94.095719 71.994023)
+        (xy 94.095711 71.994019)
+        (xy 94.092462 71.992283)
+        (xy 93.912821 71.937789)
+        (xy 93.90915 71.937427)
+        (xy 93.909148 71.937427)
+        (xy 93.729676 71.919751)
+        (xy 93.726 71.919389)
+        (xy 93.722324 71.919751)
+        (xy 93.542851 71.937427)
+        (xy 93.542847 71.937427)
+        (xy 93.539179 71.937789)
+        (xy 93.535651 71.938859)
+        (xy 93.535647 71.93886)
+        (xy 93.363068 71.991212)
+        (xy 93.363066 71.991212)
+        (xy 93.359538 71.992283)
+        (xy 93.356292 71.994018)
+        (xy 93.35628 71.994023)
+        (xy 93.197238 72.079034)
+        (xy 93.197233 72.079036)
+        (xy 93.19398 72.080776)
+        (xy 93.191127 72.083117)
+        (xy 93.191123 72.08312)
+        (xy 93.051722 72.197523)
+        (xy 93.051716 72.197528)
+        (xy 93.048867 72.199867)
+        (xy 93.046528 72.202716)
+        (xy 93.046523 72.202722)
+        (xy 92.93212 72.342123)
+        (xy 92.932117 72.342127)
+        (xy 92.929776 72.34498)
+        (xy 92.928036 72.348233)
+        (xy 92.928034 72.348238)
+        (xy 92.843023 72.50728)
+        (xy 92.843018 72.507292)
+        (xy 92.841283 72.510538)
+        (xy 92.840212 72.514066)
+        (xy 92.840212 72.514068)
+        (xy 92.789984 72.679647)
+        (xy 92.786789 72.690179)
+        (xy 92.786427 72.693847)
+        (xy 92.786427 72.693851)
+        (xy 92.770937 72.851128)
+        (xy 92.768389 72.877)
+        (xy 86.18272 72.877)
+        (xy 85.807004 72.501284)
+        (xy 85.802572 72.496448)
+        (xy 85.781787 72.471678)
+        (xy 85.77756 72.46664)
+        (xy 85.771867 72.463353)
+        (xy 85.771861 72.463348)
+        (xy 85.743866 72.447185)
+        (xy 85.738335 72.443662)
+        (xy 85.719034 72.430148)
+        (xy 85.706466 72.421348)
+        (xy 85.700111 72.419644)
+        (xy 85.69415 72.416865)
+        (xy 85.694153 72.416857)
+        (xy 85.692321 72.416098)
+        (xy 85.692319 72.416107)
+        (xy 85.686136 72.413856)
+        (xy 85.68044 72.410568)
+        (xy 85.673963 72.409426)
+        (xy 85.673961 72.409425)
+        (xy 85.642133 72.403813)
+        (xy 85.635731 72.402394)
+        (xy 85.604498 72.394025)
+        (xy 85.604493 72.394024)
+        (xy 85.598143 72.392323)
+        (xy 85.591591 72.392896)
+        (xy 85.591589 72.392896)
+        (xy 85.559384 72.395714)
+        (xy 85.55283 72.396)
+        (xy 84.611472 72.396)
+        (xy 84.576023 72.387121)
+        (xy 84.548946 72.362579)
+        (xy 84.528817 72.332454)
+        (xy 84.524703 72.326297)
+        (xy 84.518545 72.322182)
+        (xy 84.467683 72.288196)
+        (xy 84.46768 72.288194)
+        (xy 84.461525 72.284082)
+        (xy 84.454261 72.282637)
+        (xy 84.42759 72.277332)
+        (xy 84.405812 72.273)
+        (xy 83.568188 72.273)
+        (xy 83.564563 72.27372)
+        (xy 83.564563 72.273721)
+        (xy 83.519738 72.282637)
+        (xy 83.519736 72.282637)
+        (xy 83.512475 72.284082)
+        (xy 83.506321 72.288193)
+        (xy 83.506316 72.288196)
+        (xy 83.455454 72.322182)
+        (xy 83.455451 72.322184)
+        (xy 83.449297 72.326297)
+        (xy 83.445184 72.332451)
+        (xy 83.445182 72.332454)
+        (xy 83.411196 72.383316)
+        (xy 83.411193 72.383321)
+        (xy 83.407082 72.389475)
+        (xy 83.405637 72.396736)
+        (xy 83.405637 72.396738)
+        (xy 83.398992 72.430148)
+        (xy 83.396 72.445188)
+        (xy 83.396 72.982812)
+        (xy 83.397529 72.990499)
+        (xy 83.404783 73.02697)
+        (xy 83.407082 73.038525)
+        (xy 83.411197 73.044683)
+        (xy 83.446302 73.097221)
+        (xy 83.458976 73.139)
+        (xy 83.446302 73.180779)
+        (xy 83.411455 73.232931)
+        (xy 83.407082 73.239475)
+        (xy 83.405637 73.246736)
+        (xy 83.405637 73.246738)
+        (xy 83.400676 73.271678)
+        (xy 83.396 73.295188)
+        (xy 83.396 73.732812)
+        (xy 83.407082 73.788525)
+        (xy 83.411194 73.79468)
+        (xy 83.411196 73.794683)
+        (xy 83.445182 73.845545)
+        (xy 83.449297 73.851703)
+        (xy 83.455454 73.855817)
+        (xy 83.460463 73.860826)
+        (xy 83.479927 73.894537)
+        (xy 83.479927 73.933463)
+        (xy 83.460463 73.967174)
+        (xy 83.455453 73.972183)
+        (xy 83.449297 73.976297)
+        (xy 83.445184 73.982451)
+        (xy 83.445182 73.982454)
+        (xy 83.411196 74.033316)
+        (xy 83.411193 74.033321)
+        (xy 83.407082 74.039475)
+        (xy 83.405637 74.046736)
+        (xy 83.405637 74.046738)
+        (xy 83.401548 74.067294)
+        (xy 83.396 74.095188)
+        (xy 83.396 74.532812)
+        (xy 83.396721 74.536436)
+        (xy 83.404385 74.574969)
+        (xy 83.407082 74.588525)
+        (xy 83.425896 74.616681)
+        (xy 83.446302 74.647221)
+        (xy 83.458976 74.689)
+        (xy 83.446302 74.730779)
+        (xy 83.412029 74.782072)
+        (xy 83.407082 74.789475)
+        (xy 83.405637 74.796736)
+        (xy 83.405637 74.796738)
+        (xy 83.399226 74.82897)
+        (xy 83.396 74.845188)
+        (xy 83.396 75.382812)
+        (xy 83.407082 75.438525)
+        (xy 83.411194 75.44468)
+        (xy 83.411196 75.444683)
+        (xy 83.445182 75.495545)
+        (xy 83.449297 75.501703)
+        (xy 83.455454 75.505817)
+        (xy 83.506316 75.539803)
+        (xy 83.506317 75.539803)
+        (xy 83.512475 75.543918)
+        (xy 83.568188 75.555)
+        (xy 84.402116 75.555)
+        (xy 84.405812 75.555)
+        (xy 84.461525 75.543918)
+        (xy 84.524703 75.501703)
+        (xy 84.536274 75.484385)
+        (xy 84.573466 75.455361)
+        (xy 84.62063 75.454203)
+        (xy 84.659201 75.481369)
+        (xy 84.674 75.526165)
+        (xy 84.674 76.153767)
+        (xy 84.659001 76.198833)
+        (xy 84.619986 76.225921)
+        (xy 84.535075 76.250852)
+        (xy 84.535068 76.250854)
+        (xy 84.529919 76.252367)
+        (xy 84.528315 76.253397)
+        (xy 84.492927 76.259607)
+        (xy 84.457154 76.247128)
+        (xy 84.432005 76.218792)
+        (xy 84.430436 76.215712)
+        (xy 84.430433 76.215708)
+        (xy 84.427746 76.210434)
+        (xy 84.334566 76.117254)
+        (xy 84.329289 76.114565)
+        (xy 84.222426 76.060115)
+        (xy 84.222422 76.060113)
+        (xy 84.217153 76.057429)
+        (xy 84.211311 76.056503)
+        (xy 84.211306 76.056502)
+        (xy 84.122655 76.042462)
+        (xy 84.122652 76.042461)
+        (xy 84.119737 76.042)
+        (xy 84.116783 76.042)
+        (xy 83.607218 76.042)
+        (xy 83.607205 76.042)
+        (xy 83.604264 76.042001)
+        (xy 83.60135 76.042462)
+        (xy 83.601343 76.042463)
+        (xy 83.512692 76.056503)
+        (xy 83.51269 76.056503)
+        (xy 83.506847 76.057429)
+        (xy 83.501577 76.060113)
+        (xy 83.501574 76.060115)
+        (xy 83.39471 76.114565)
+        (xy 83.394706 76.114567)
+        (xy 83.389434 76.117254)
+        (xy 83.385247 76.12144)
+        (xy 83.385244 76.121443)
+        (xy 83.300443 76.206244)
+        (xy 83.30044 76.206247)
+        (xy 83.296254 76.210434)
+        (xy 83.293567 76.215706)
+        (xy 83.293565 76.21571)
+        (xy 83.239115 76.322573)
+        (xy 83.239112 76.322579)
+        (xy 83.236429 76.327847)
+        (xy 83.235504 76.333686)
+        (xy 83.235502 76.333693)
+        (xy 83.22239 76.416485)
+        (xy 83.221 76.425263)
+        (xy 83.221 76.428215)
+        (xy 83.221 76.428216)
+        (xy 83.221 76.987781)
+        (xy 83.221 76.987793)
+        (xy 83.221001 76.990736)
+        (xy 83.221462 76.99365)
+        (xy 83.221463 76.993656)
+        (xy 83.235503 77.082307)
+        (xy 83.236429 77.088153)
+        (xy 83.239114 77.093423)
+        (xy 83.239115 77.093425)
+        (xy 83.289783 77.192867)
+        (xy 83.296254 77.205566)
+        (xy 83.389434 77.298746)
+        (xy 83.450171 77.329693)
+        (xy 83.497041 77.353575)
+        (xy 83.506847 77.358571)
+        (xy 83.512692 77.359496)
+        (xy 83.512693 77.359497)
+        (xy 83.517252 77.360219)
+        (xy 83.604263 77.374)
+        (xy 84.119736 77.373999)
+        (xy 84.217153 77.358571)
+        (xy 84.334566 77.298746)
+        (xy 84.427746 77.205566)
+        (xy 84.432004 77.197208)
+        (xy 84.457154 77.168871)
+        (xy 84.49293 77.156392)
+        (xy 84.528315 77.162602)
+        (xy 84.529919 77.163633)
+        (xy 84.666715 77.2038)
+        (xy 84.803904 77.2038)
+        (xy 84.809285 77.2038)
+        (xy 84.946081 77.163633)
+        (xy 85.066018 77.086553)
+        (xy 85.067229 77.088437)
+        (xy 85.096178 77.075261)
+        (xy 85.138088 77.081325)
+        (xy 85.170077 77.109073)
+        (xy 85.182 77.149707)
+        (xy 85.182 77.434132)
+        (xy 85.176276 77.46291)
+        (xy 85.159974 77.487306)
+        (xy 84.806106 77.841174)
+        (xy 84.78171 77.857476)
+        (xy 84.752932 77.8632)
+        (xy 84.666715 77.8632)
+        (xy 84.661558 77.864714)
+        (xy 84.661552 77.864715)
+        (xy 84.535075 77.901852)
+        (xy 84.535068 77.901854)
+        (xy 84.529919 77.903367)
+        (xy 84.528315 77.904397)
+        (xy 84.492927 77.910607)
+        (xy 84.457154 77.898128)
+        (xy 84.432005 77.869792)
+        (xy 84.430436 77.866712)
+        (xy 84.430433 77.866708)
+        (xy 84.427746 77.861434)
+        (xy 84.334566 77.768254)
+        (xy 84.308554 77.755)
+        (xy 84.222426 77.711115)
+        (xy 84.222422 77.711113)
+        (xy 84.217153 77.708429)
+        (xy 84.211311 77.707503)
+        (xy 84.211306 77.707502)
+        (xy 84.122655 77.693462)
+        (xy 84.122652 77.693461)
+        (xy 84.119737 77.693)
+        (xy 84.116783 77.693)
+        (xy 83.607218 77.693)
+        (xy 83.607205 77.693)
+        (xy 83.604264 77.693001)
+        (xy 83.60135 77.693462)
+        (xy 83.601343 77.693463)
+        (xy 83.512692 77.707503)
+        (xy 83.51269 77.707503)
+        (xy 83.506847 77.708429)
+        (xy 83.501577 77.711113)
+        (xy 83.501574 77.711115)
+        (xy 83.39471 77.765565)
+        (xy 83.394706 77.765567)
+        (xy 83.389434 77.768254)
+        (xy 83.385247 77.77244)
+        (xy 83.385244 77.772443)
+        (xy 83.300443 77.857244)
+        (xy 83.30044 77.857247)
+        (xy 83.296254 77.861434)
+        (xy 83.293567 77.866706)
+        (xy 83.293565 77.86671)
+        (xy 83.239115 77.973573)
+        (xy 83.239112 77.973579)
+        (xy 83.236429 77.978847)
+        (xy 83.235504 77.984686)
+        (xy 83.235502 77.984693)
+        (xy 83.222007 78.069903)
+        (xy 83.221 78.076263)
+        (xy 83.221 78.079215)
+        (xy 83.221 78.079216)
+        (xy 83.221 78.638781)
+        (xy 83.221 78.638793)
+        (xy 83.221001 78.641736)
+        (xy 83.221462 78.64465)
+        (xy 83.221463 78.644656)
+        (xy 83.23544 78.73291)
+        (xy 83.236429 78.739153)
+        (xy 83.239114 78.744423)
+        (xy 83.239115 78.744425)
+        (xy 83.2815 78.827611)
+        (xy 83.296254 78.856566)
+        (xy 83.389434 78.949746)
+        (xy 83.506847 79.009571)
+        (xy 83.512692 79.010496)
+        (xy 83.512693 79.010497)
+        (xy 83.513091 79.01056)
+        (xy 83.604263 79.025)
+        (xy 84.119736 79.024999)
+        (xy 84.217153 79.009571)
+        (xy 84.334566 78.949746)
+        (xy 84.427746 78.856566)
+        (xy 84.432004 78.848208)
+        (xy 84.457154 78.819871)
+        (xy 84.49293 78.807392)
+        (xy 84.528315 78.813602)
+        (xy 84.529919 78.814633)
+        (xy 84.666715 78.8548)
+        (xy 84.803904 78.8548)
+        (xy 84.809285 78.8548)
+        (xy 84.946081 78.814633)
+        (xy 85.066018 78.737553)
+        (xy 85.067229 78.739437)
+        (xy 85.096178 78.726261)
+        (xy 85.138088 78.732325)
+        (xy 85.170077 78.760073)
+        (xy 85.182 78.800707)
+        (xy 85.182 79.085132)
+        (xy 85.176276 79.11391)
+        (xy 85.159974 79.138306)
+        (xy 84.806106 79.492174)
+        (xy 84.78171 79.508476)
+        (xy 84.752932 79.5142)
+        (xy 84.666715 79.5142)
+        (xy 84.661558 79.515714)
+        (xy 84.661552 79.515715)
+        (xy 84.535075 79.552852)
+        (xy 84.535068 79.552854)
+        (xy 84.529919 79.554367)
+        (xy 84.528315 79.555397)
+        (xy 84.492927 79.561607)
+        (xy 84.457154 79.549128)
+        (xy 84.432005 79.520792)
+        (xy 84.430436 79.517712)
+        (xy 84.430433 79.517708)
+        (xy 84.427746 79.512434)
+        (xy 84.334566 79.419254)
+        (xy 84.329289 79.416565)
+        (xy 84.222426 79.362115)
+        (xy 84.222422 79.362113)
+        (xy 84.217153 79.359429)
+        (xy 84.211311 79.358503)
+        (xy 84.211306 79.358502)
+        (xy 84.122655 79.344462)
+        (xy 84.122652 79.344461)
+        (xy 84.119737 79.344)
+        (xy 84.116783 79.344)
+        (xy 83.607218 79.344)
+        (xy 83.607205 79.344)
+        (xy 83.604264 79.344001)
+        (xy 83.60135 79.344462)
+        (xy 83.601343 79.344463)
+        (xy 83.512692 79.358503)
+        (xy 83.51269 79.358503)
+        (xy 83.506847 79.359429)
+        (xy 83.501577 79.362113)
+        (xy 83.501574 79.362115)
+        (xy 83.39471 79.416565)
+        (xy 83.394706 79.416567)
+        (xy 83.389434 79.419254)
+        (xy 83.385247 79.42344)
+        (xy 83.385244 79.423443)
+        (xy 83.300443 79.508244)
+        (xy 83.30044 79.508247)
+        (xy 83.296254 79.512434)
+        (xy 83.293567 79.517706)
+        (xy 83.293565 79.51771)
+        (xy 83.239115 79.624573)
+        (xy 83.239112 79.624579)
+        (xy 83.236429 79.629847)
+        (xy 83.235504 79.635686)
+        (xy 83.235502 79.635693)
+        (xy 83.222635 79.716939)
+        (xy 83.221 79.727263)
+        (xy 83.221 79.730215)
+        (xy 83.221 79.730216)
+        (xy 83.221 80.289781)
+        (xy 83.221 80.289793)
+        (xy 83.221001 80.292736)
+        (xy 83.221462 80.29565)
+        (xy 83.221463 80.295656)
+        (xy 83.235478 80.384151)
+        (xy 83.236429 80.390153)
+        (xy 83.239114 80.395423)
+        (xy 83.239115 80.395425)
+        (xy 83.292379 80.499962)
+        (xy 83.296254 80.507566)
+        (xy 83.389434 80.600746)
+        (xy 83.435324 80.624128)
+        (xy 83.491175 80.652586)
+        (xy 83.506847 80.660571)
+        (xy 83.512692 80.661496)
+        (xy 83.512693 80.661497)
+        (xy 83.517801 80.662306)
+        (xy 83.604263 80.676)
+        (xy 84.119736 80.675999)
+        (xy 84.217153 80.660571)
+        (xy 84.334566 80.600746)
+        (xy 84.427746 80.507566)
+        (xy 84.432004 80.499208)
+        (xy 84.457154 80.470871)
+        (xy 84.49293 80.458392)
+        (xy 84.528315 80.464602)
+        (xy 84.529919 80.465633)
+        (xy 84.666715 80.5058)
+        (xy 84.803904 80.5058)
+        (xy 84.809285 80.5058)
+        (xy 84.946081 80.465633)
+        (xy 85.066018 80.388553)
+        (xy 85.159382 80.280806)
+        (xy 85.165396 80.267636)
+        (xy 85.200139 80.23163)
+        (xy 85.249785 80.225395)
+        (xy 85.292354 80.25169)
+        (xy 85.309 80.298876)
+        (xy 85.309 80.609132)
+        (xy 85.303276 80.63791)
+        (xy 85.286974 80.662306)
+        (xy 84.806106 81.143174)
+        (xy 84.78171 81.159476)
+        (xy 84.752932 81.1652)
+        (xy 84.666715 81.1652)
+        (xy 84.661558 81.166714)
+        (xy 84.661552 81.166715)
+        (xy 84.535075 81.203852)
+        (xy 84.535068 81.203854)
+        (xy 84.529919 81.205367)
+        (xy 84.528315 81.206397)
+        (xy 84.492927 81.212607)
+        (xy 84.457154 81.200128)
+        (xy 84.432005 81.171792)
+        (xy 84.430436 81.168712)
+        (xy 84.430433 81.168708)
+        (xy 84.427746 81.163434)
+        (xy 84.334566 81.070254)
+        (xy 84.322987 81.064354)
+        (xy 84.222426 81.013115)
+        (xy 84.222422 81.013113)
+        (xy 84.217153 81.010429)
+        (xy 84.211311 81.009503)
+        (xy 84.211306 81.009502)
+        (xy 84.122655 80.995462)
+        (xy 84.122652 80.995461)
+        (xy 84.119737 80.995)
+        (xy 84.116783 80.995)
+        (xy 83.607218 80.995)
+        (xy 83.607205 80.995)
+        (xy 83.604264 80.995001)
+        (xy 83.60135 80.995462)
+        (xy 83.601343 80.995463)
+        (xy 83.512692 81.009503)
+        (xy 83.51269 81.009503)
+        (xy 83.506847 81.010429)
+        (xy 83.501577 81.013113)
+        (xy 83.501574 81.013115)
+        (xy 83.39471 81.067565)
+        (xy 83.394706 81.067567)
+        (xy 83.389434 81.070254)
+        (xy 83.385247 81.07444)
+        (xy 83.385244 81.074443)
+        (xy 83.300443 81.159244)
+        (xy 83.30044 81.159247)
+        (xy 83.296254 81.163434)
+        (xy 83.293567 81.168706)
+        (xy 83.293565 81.16871)
+        (xy 83.239115 81.275573)
+        (xy 83.239112 81.275579)
+        (xy 83.236429 81.280847)
+        (xy 83.235504 81.286686)
+        (xy 83.235502 81.286693)
+        (xy 83.221462 81.375344)
+        (xy 83.221 81.378263)
+        (xy 83.221 81.381215)
+        (xy 83.221 81.381216)
+        (xy 83.221 81.940781)
+        (xy 83.221 81.940793)
+        (xy 82.952496 81.940793)
+        (xy 82.9525 81.940746)
+        (xy 82.9525 81.797902)
+        (xy 82.950407 81.790092)
+        (xy 82.942598 81.788)
+        (xy 82.448902 81.788)
+        (xy 82.441092 81.790092)
+        (xy 82.439 81.797902)
+        (xy 82.439 82.316598)
+        (xy 82.185 82.316598)
+        (xy 82.185 81.797902)
+        (xy 82.182907 81.790092)
+        (xy 82.175098 81.788)
+        (xy 81.681402 81.788)
+        (xy 81.673592 81.790092)
+        (xy 81.6715 81.797902)
+        (xy 81.6715 81.940746)
+        (xy 78.931 81.940746)
+        (xy 78.931 81.524098)
+        (xy 81.6715 81.524098)
+        (xy 81.673592 81.531907)
+        (xy 81.681402 81.534)
+        (xy 82.175098 81.534)
+        (xy 82.182907 81.531907)
+        (xy 82.185 81.524098)
+        (xy 82.439 81.524098)
+        (xy 82.441092 81.531907)
+        (xy 82.448902 81.534)
+        (xy 82.942598 81.534)
+        (xy 82.950407 81.531907)
+        (xy 82.9525 81.524098)
+        (xy 82.9525 81.381254)
+        (xy 82.952037 81.375381)
+        (xy 82.938015 81.286848)
+        (xy 82.934402 81.275728)
+        (xy 82.880023 81.169005)
+        (xy 82.873148 81.159543)
+        (xy 82.788456 81.074851)
+        (xy 82.778994 81.067976)
+        (xy 82.672271 81.013597)
+        (xy 82.661151 81.009984)
+        (xy 82.572618 80.995962)
+        (xy 82.566746 80.9955)
+        (xy 82.448902 80.9955)
+        (xy 82.441092 80.997592)
+        (xy 82.439 81.005402)
+        (xy 82.439 81.524098)
+        (xy 82.185 81.524098)
+        (xy 82.185 81.005402)
+        (xy 82.182907 80.997592)
+        (xy 82.175098 80.9955)
+        (xy 82.057254 80.9955)
+        (xy 82.051381 80.995962)
+        (xy 81.962848 81.009984)
+        (xy 81.951728 81.013597)
+        (xy 81.845005 81.067976)
+        (xy 81.835543 81.074851)
+        (xy 81.750851 81.159543)
+        (xy 81.743976 81.169005)
+        (xy 81.689597 81.275728)
+        (xy 81.685984 81.286848)
+        (xy 81.671962 81.375381)
+        (xy 81.6715 81.381254)
+        (xy 81.6715 81.524098)
+        (xy 78.931 81.524098)
+        (xy 78.931 81.101112)
+        (xy 78.942772 81.060715)
+        (xy 78.96566 81.040634)
+        (xy 78.964429 81.038876)
+        (xy 78.969814 81.035104)
+        (xy 78.975782 81.032322)
+        (xy 79.058322 80.949782)
+        (xy 79.107653 80.843991)
+        (xy 79.114 80.795783)
+        (xy 79.113999 80.438218)
+        (xy 79.107653 80.390009)
+        (xy 79.0609 80.289746)
+        (xy 81.6715 80.289746)
+        (xy 81.671962 80.295618)
+        (xy 81.685984 80.384151)
+        (xy 81.689597 80.395271)
+        (xy 81.743976 80.501994)
+        (xy 81.750851 80.511456)
+        (xy 81.835543 80.596148)
+        (xy 81.845005 80.603023)
+        (xy 81.951728 80.657402)
+        (xy 81.962848 80.661015)
+        (xy 82.051381 80.675037)
+        (xy 82.057254 80.6755)
+        (xy 82.175098 80.6755)
+        (xy 82.182907 80.673407)
+        (xy 82.185 80.665598)
+        (xy 82.439 80.665598)
+        (xy 82.441092 80.673407)
+        (xy 82.448902 80.6755)
+        (xy 82.566746 80.6755)
+        (xy 82.572618 80.675037)
+        (xy 82.661151 80.661015)
+        (xy 82.672271 80.657402)
+        (xy 82.778994 80.603023)
+        (xy 82.788456 80.596148)
+        (xy 82.873148 80.511456)
+        (xy 82.880023 80.501994)
+        (xy 82.934402 80.395271)
+        (xy 82.938015 80.384151)
+        (xy 82.952037 80.295618)
+        (xy 82.9525 80.289746)
+        (xy 82.9525 80.146902)
+        (xy 82.950407 80.139092)
+        (xy 82.942598 80.137)
+        (xy 82.448902 80.137)
+        (xy 82.441092 80.139092)
+        (xy 82.439 80.146902)
+        (xy 82.439 80.665598)
+        (xy 82.185 80.665598)
+        (xy 82.185 80.146902)
+        (xy 82.182907 80.139092)
+        (xy 82.175098 80.137)
+        (xy 81.681402 80.137)
+        (xy 81.673592 80.139092)
+        (xy 81.6715 80.146902)
+        (xy 81.6715 80.289746)
+        (xy 79.0609 80.289746)
+        (xy 79.058322 80.284218)
+        (xy 78.975782 80.201678)
+        (xy 78.969817 80.198896)
+        (xy 78.968951 80.19829)
+        (xy 78.940701 80.160343)
+        (xy 78.940701 80.113036)
+        (xy 78.968951 80.07509)
+        (xy 78.980145 80.067251)
+        (xy 79.05325 79.994146)
+        (xy 79.060688 79.983524)
+        (xy 79.104731 79.889073)
+        (xy 79.107913 79.878156)
+        (xy 79.108579 79.873098)
+        (xy 81.6715 79.873098)
+        (xy 81.673592 79.880907)
+        (xy 81.681402 79.883)
+        (xy 82.175098 79.883)
+        (xy 82.182907 79.880907)
+        (xy 82.185 79.873098)
+        (xy 82.439 79.873098)
+        (xy 82.441092 79.880907)
+        (xy 82.448902 79.883)
+        (xy 82.942598 79.883)
+        (xy 82.950407 79.880907)
+        (xy 82.9525 79.873098)
+        (xy 82.9525 79.730254)
+        (xy 82.952037 79.724381)
+        (xy 82.938015 79.635848)
+        (xy 82.934402 79.624728)
+        (xy 82.880023 79.518005)
+        (xy 82.873148 79.508543)
+        (xy 82.788456 79.423851)
+        (xy 82.778994 79.416976)
+        (xy 82.672271 79.362597)
+        (xy 82.661151 79.358984)
+        (xy 82.572618 79.344962)
+        (xy 82.566746 79.3445)
+        (xy 82.448902 79.3445)
+        (xy 82.441092 79.346592)
+        (xy 82.439 79.354402)
+        (xy 82.439 79.873098)
+        (xy 82.185 79.873098)
+        (xy 82.185 79.354402)
+        (xy 82.182907 79.346592)
+        (xy 82.175098 79.3445)
+        (xy 82.057254 79.3445)
+        (xy 82.051381 79.344962)
+        (xy 81.962848 79.358984)
+        (xy 81.951728 79.362597)
+        (xy 81.845005 79.416976)
+        (xy 81.835543 79.423851)
+        (xy 81.750851 79.508543)
+        (xy 81.743976 79.518005)
+        (xy 81.689597 79.624728)
+        (xy 81.685984 79.635848)
+        (xy 81.671962 79.724381)
+        (xy 81.6715 79.730254)
+        (xy 81.6715 79.873098)
+        (xy 79.108579 79.873098)
+        (xy 79.113179 79.838159)
+        (xy 79.1135 79.833266)
+        (xy 79.1135 79.793902)
+        (xy 79.111407 79.786092)
+        (xy 79.103598 79.784)
+        (xy 78.122402 79.784)
+        (xy 78.114592 79.786092)
+        (xy 78.1125 79.793902)
+        (xy 78.1125 79.833266)
+        (xy 78.11282 79.838159)
+        (xy 78.118086 79.878156)
+        (xy 78.121268 79.889073)
+        (xy 78.165311 79.983524)
+        (xy 78.172749 79.994146)
+        (xy 78.245856 80.067253)
+        (xy 78.257049 80.075091)
+        (xy 78.285298 80.113037)
+        (xy 78.285298 80.160343)
+        (xy 78.25705 80.198289)
+        (xy 78.256181 80.198897)
+        (xy 78.250218 80.201678)
+        (xy 78.245566 80.206329)
+        (xy 78.245563 80.206332)
+        (xy 78.172333 80.279562)
+        (xy 78.17233 80.279565)
+        (xy 78.167678 80.284218)
+        (xy 78.164898 80.290179)
+        (xy 78.164895 80.290184)
+        (xy 78.120779 80.384793)
+        (xy 78.118347 80.390009)
+        (xy 78.117596 80.395711)
+        (xy 78.117596 80.395712)
+        (xy 78.112321 80.435781)
+        (xy 78.112 80.438217)
+        (xy 78.112 80.440673)
+        (xy 78.112 80.440674)
+        (xy 78.112 80.793323)
+        (xy 78.112 80.793338)
+        (xy 77.661 80.793338)
+        (xy 77.661 79.90017)
+        (xy 77.661286 79.893616)
+        (xy 77.662619 79.878376)
+        (xy 77.664677 79.854857)
+        (xy 77.654604 79.817266)
+        (xy 77.653187 79.810875)
+        (xy 77.646432 79.77256)
+        (xy 77.643142 79.766861)
+        (xy 77.640893 79.760682)
+        (xy 77.640902 79.760678)
+        (xy 77.640144 79.758848)
+        (xy 77.640136 79.758852)
+        (xy 77.637353 79.752886)
+        (xy 77.635652 79.746534)
+        (xy 77.631375 79.740426)
+        (xy 77.613334 79.71466)
+        (xy 77.609809 79.709127)
+        (xy 77.60962 79.7088)
+        (xy 77.59036 79.67544)
+        (xy 77.560544 79.650421)
+        (xy 77.555715 79.645995)
+        (xy 77.429818 79.520098)
+        (xy 78.1125 79.520098)
+        (xy 78.114592 79.527907)
+        (xy 78.122402 79.53)
+        (xy 78.476098 79.53)
+        (xy 78.483907 79.527907)
+        (xy 78.486 79.520098)
+        (xy 78.74 79.520098)
+        (xy 78.742092 79.527907)
+        (xy 78.749902 79.53)
+        (xy 79.103598 79.53)
+        (xy 79.111407 79.527907)
+        (xy 79.1135 79.520098)
+        (xy 79.1135 79.480734)
+        (xy 79.113179 79.47584)
+        (xy 79.107913 79.435843)
+        (xy 79.104731 79.424926)
+        (xy 79.060688 79.330475)
+        (xy 79.05325 79.319853)
+        (xy 78.980146 79.246749)
+        (xy 78.969524 79.239311)
+        (xy 78.875073 79.195268)
+        (xy 78.864156 79.192086)
+        (xy 78.824159 79.18682)
+        (xy 78.819266 79.1865)
+        (xy 78.749902 79.1865)
+        (xy 78.742092 79.188592)
+        (xy 78.74 79.196402)
+        (xy 78.74 79.520098)
+        (xy 78.486 79.520098)
+        (xy 78.486 79.196402)
+        (xy 78.483907 79.188592)
+        (xy 78.476098 79.1865)
+        (xy 78.406734 79.1865)
+        (xy 78.40184 79.18682)
+        (xy 78.361843 79.192086)
+        (xy 78.350926 79.195268)
+        (xy 78.256475 79.239311)
+        (xy 78.245853 79.246749)
+        (xy 78.172749 79.319853)
+        (xy 78.165311 79.330475)
+        (xy 78.121268 79.424926)
+        (xy 78.118086 79.435843)
+        (xy 78.11282 79.47584)
+        (xy 78.1125 79.480734)
+        (xy 78.1125 79.520098)
+        (xy 77.429818 79.520098)
+        (xy 76.901026 78.991306)
+        (xy 76.884724 78.96691)
+        (xy 76.879 78.938132)
+        (xy 76.879 78.638746)
+        (xy 81.6715 78.638746)
+        (xy 81.671962 78.644618)
+        (xy 81.685984 78.733151)
+        (xy 81.689597 78.744271)
+        (xy 81.743976 78.850994)
+        (xy 81.750851 78.860456)
+        (xy 81.835543 78.945148)
+        (xy 81.845005 78.952023)
+        (xy 81.951728 79.006402)
+        (xy 81.962848 79.010015)
+        (xy 82.051381 79.024037)
+        (xy 82.057254 79.0245)
+        (xy 82.175098 79.0245)
+        (xy 82.182907 79.022407)
+        (xy 82.185 79.014598)
+        (xy 82.439 79.014598)
+        (xy 82.441092 79.022407)
+        (xy 82.448902 79.0245)
+        (xy 82.566746 79.0245)
+        (xy 82.572618 79.024037)
+        (xy 82.661151 79.010015)
+        (xy 82.672271 79.006402)
+        (xy 82.778994 78.952023)
+        (xy 82.788456 78.945148)
+        (xy 82.873148 78.860456)
+        (xy 82.880023 78.850994)
+        (xy 82.934402 78.744271)
+        (xy 82.938015 78.733151)
+        (xy 82.952037 78.644618)
+        (xy 82.9525 78.638746)
+        (xy 82.9525 78.495902)
+        (xy 82.950407 78.488092)
+        (xy 82.942598 78.486)
+        (xy 82.448902 78.486)
+        (xy 82.441092 78.488092)
+        (xy 82.439 78.495902)
+        (xy 82.439 79.014598)
+        (xy 82.185 79.014598)
+        (xy 82.185 78.495902)
+        (xy 82.182907 78.488092)
+        (xy 82.175098 78.486)
+        (xy 81.681402 78.486)
+        (xy 81.673592 78.488092)
+        (xy 81.6715 78.495902)
+        (xy 81.6715 78.638746)
+        (xy 76.879 78.638746)
+        (xy 76.879 78.222098)
+        (xy 81.6715 78.222098)
+        (xy 81.673592 78.229907)
+        (xy 81.681402 78.232)
+        (xy 82.175098 78.232)
+        (xy 82.182907 78.229907)
+        (xy 82.185 78.222098)
+        (xy 82.439 78.222098)
+        (xy 82.441092 78.229907)
+        (xy 82.448902 78.232)
+        (xy 82.942598 78.232)
+        (xy 82.950407 78.229907)
+        (xy 82.9525 78.222098)
+        (xy 82.9525 78.079254)
+        (xy 82.952037 78.073381)
+        (xy 82.938015 77.984848)
+        (xy 82.934402 77.973728)
+        (xy 82.880023 77.867005)
+        (xy 82.873148 77.857543)
+        (xy 82.788456 77.772851)
+        (xy 82.778994 77.765976)
+        (xy 82.672271 77.711597)
+        (xy 82.661151 77.707984)
+        (xy 82.572618 77.693962)
+        (xy 82.566746 77.6935)
+        (xy 82.448902 77.6935)
+        (xy 82.441092 77.695592)
+        (xy 82.439 77.703402)
+        (xy 82.439 78.222098)
+        (xy 82.185 78.222098)
+        (xy 82.185 77.703402)
+        (xy 82.182907 77.695592)
+        (xy 82.175098 77.6935)
+        (xy 82.057254 77.6935)
+        (xy 82.051381 77.693962)
+        (xy 81.962848 77.707984)
+        (xy 81.951728 77.711597)
+        (xy 81.845005 77.765976)
+        (xy 81.835543 77.772851)
+        (xy 81.750851 77.857543)
+        (xy 81.743976 77.867005)
+        (xy 81.689597 77.973728)
+        (xy 81.685984 77.984848)
+        (xy 81.671962 78.073381)
+        (xy 81.6715 78.079254)
+        (xy 81.6715 78.222098)
+        (xy 76.879 78.222098)
+        (xy 76.879 77.941505)
+        (xy 76.879 77.939048)
+        (xy 76.872461 77.889381)
+        (xy 76.869019 77.882)
+        (xy 76.853631 77.849)
+        (xy 76.82164 77.780393)
+        (xy 76.736607 77.69536)
+        (xy 76.712822 77.684269)
+        (xy 76.632832 77.646969)
+        (xy 76.632827 77.646967)
+        (xy 76.627619 77.644539)
+        (xy 76.621917 77.643788)
+        (xy 76.621916 77.643788)
+        (xy 76.580385 77.63832)
+        (xy 76.58038 77.638319)
+        (xy 76.577952 77.638)
+        (xy 76.198048 77.638)
+        (xy 76.19562 77.638319)
+        (xy 76.195614 77.63832)
+        (xy 76.154083 77.643788)
+        (xy 76.154081 77.643788)
+        (xy 76.148381 77.644539)
+        (xy 76.143174 77.646966)
+        (xy 76.143167 77.646969)
+        (xy 76.045354 77.69258)
+        (xy 76.045352 77.692581)
+        (xy 76.039393 77.69536)
+        (xy 76.034743 77.700009)
+        (xy 76.03474 77.700012)
+        (xy 75.966174 77.768579)
+        (xy 75.932463 77.788043)
+        (xy 75.893537 77.788043)
+        (xy 75.859826 77.768579)
+        (xy 75.841526 77.750279)
+        (xy 75.825224 77.725883)
+        (xy 75.8195 77.697105)
+        (xy 75.8195 77.3552)
+        (xy 75.829575 77.3176)
+        (xy 75.8571 77.290075)
+        (xy 75.8947 77.28)
+        (xy 80.24683 77.28)
+        (xy 80.253383 77.280285)
+        (xy 80.292143 77.283677)
+        (xy 80.329728 77.273605)
+        (xy 80.336121 77.272187)
+        (xy 80.37444 77.265432)
+        (xy 80.38014 77.26214)
+        (xy 80.386321 77.259891)
+        (xy 80.386324 77.259901)
+        (xy 80.388151 77.259145)
+        (xy 80.388147 77.259136)
+        (xy 80.39411 77.256354)
+        (xy 80.400466 77.254652)
+        (xy 80.43236 77.232319)
+        (xy 80.437853 77.22882)
+        (xy 80.47156 77.20936)
+        (xy 80.496583 77.179537)
+        (xy 80.500994 77.174724)
+        (xy 80.687972 76.987746)
+        (xy 81.6715 76.987746)
+        (xy 81.671962 76.993618)
+        (xy 81.685984 77.082151)
+        (xy 81.689597 77.093271)
+        (xy 81.743976 77.199994)
+        (xy 81.750851 77.209456)
+        (xy 81.835543 77.294148)
+        (xy 81.845005 77.301023)
+        (xy 81.951728 77.355402)
+        (xy 81.962848 77.359015)
+        (xy 82.051381 77.373037)
+        (xy 82.057254 77.3735)
+        (xy 82.175098 77.3735)
+        (xy 82.182907 77.371407)
+        (xy 82.185 77.363598)
+        (xy 82.439 77.363598)
+        (xy 82.441092 77.371407)
+        (xy 82.448902 77.3735)
+        (xy 82.566746 77.3735)
+        (xy 82.572618 77.373037)
+        (xy 82.661151 77.359015)
+        (xy 82.672271 77.355402)
+        (xy 82.778994 77.301023)
+        (xy 82.788456 77.294148)
+        (xy 82.873148 77.209456)
+        (xy 82.880023 77.199994)
+        (xy 82.934402 77.093271)
+        (xy 82.938015 77.082151)
+        (xy 82.952037 76.993618)
+        (xy 82.9525 76.987746)
+        (xy 82.9525 76.844902)
+        (xy 82.950407 76.837092)
+        (xy 82.942598 76.835)
+        (xy 82.448902 76.835)
+        (xy 82.441092 76.837092)
+        (xy 82.439 76.844902)
+        (xy 82.439 77.363598)
+        (xy 82.185 77.363598)
+        (xy 82.185 76.844902)
+        (xy 82.182907 76.837092)
+        (xy 82.175098 76.835)
+        (xy 81.681402 76.835)
+        (xy 81.673592 76.837092)
+        (xy 81.6715 76.844902)
+        (xy 81.6715 76.987746)
+        (xy 80.687972 76.987746)
+        (xy 81.013724 76.661994)
+        (xy 81.018537 76.657583)
+        (xy 81.04836 76.63256)
+        (xy 81.06782 76.598853)
+        (xy 81.071319 76.59336)
+        (xy 81.086907 76.571098)
+        (xy 81.6715 76.571098)
+        (xy 81.673592 76.578907)
+        (xy 81.681402 76.581)
+        (xy 82.175098 76.581)
+        (xy 82.182907 76.578907)
+        (xy 82.185 76.571098)
+        (xy 82.439 76.571098)
+        (xy 82.441092 76.578907)
+        (xy 82.448902 76.581)
+        (xy 82.942598 76.581)
+        (xy 82.950407 76.578907)
+        (xy 82.9525 76.571098)
+        (xy 82.9525 76.428254)
+        (xy 82.952037 76.422381)
+        (xy 82.938015 76.333848)
+        (xy 82.934402 76.322728)
+        (xy 82.880023 76.216005)
+        (xy 82.873148 76.206543)
+        (xy 82.788456 76.121851)
+        (xy 82.778994 76.114976)
+        (xy 82.672271 76.060597)
+        (xy 82.661151 76.056984)
+        (xy 82.572618 76.042962)
+        (xy 82.566746 76.0425)
+        (xy 82.448902 76.0425)
+        (xy 82.441092 76.044592)
+        (xy 82.439 76.052402)
+        (xy 82.439 76.571098)
+        (xy 82.185 76.571098)
+        (xy 82.185 76.052402)
+        (xy 82.182907 76.044592)
+        (xy 82.175098 76.0425)
+        (xy 82.057254 76.0425)
+        (xy 82.051381 76.042962)
+        (xy 81.962848 76.056984)
+        (xy 81.951728 76.060597)
+        (xy 81.845005 76.114976)
+        (xy 81.835543 76.121851)
+        (xy 81.750851 76.206543)
+        (xy 81.743976 76.216005)
+        (xy 81.689597 76.322728)
+        (xy 81.685984 76.333848)
+        (xy 81.671962 76.422381)
+        (xy 81.6715 76.428254)
+        (xy 81.6715 76.571098)
+        (xy 81.086907 76.571098)
+        (xy 81.093652 76.561466)
+        (xy 81.095354 76.55511)
+        (xy 81.098136 76.549147)
+        (xy 81.098145 76.549151)
+        (xy 81.098901 76.547324)
+        (xy 81.098891 76.547321)
+        (xy 81.10114 76.54114)
+        (xy 81.104432 76.53544)
+        (xy 81.111187 76.497121)
+        (xy 81.112605 76.490728)
+        (xy 81.122677 76.453143)
+        (xy 81.119286 76.414379)
+        (xy 81.119 76.407826)
+        (xy 81.119 75.5072)
+        (xy 81.129075 75.4696)
+        (xy 81.1566 75.442075)
+        (xy 81.1942 75.432)
+        (xy 81.562528 75.432)
+        (xy 81.597977 75.440879)
+        (xy 81.625054 75.465421)
+        (xy 81.643761 75.493419)
+        (xy 81.649297 75.501703)
+        (xy 81.655454 75.505817)
+        (xy 81.706316 75.539803)
+        (xy 81.706317 75.539803)
+        (xy 81.712475 75.543918)
+        (xy 81.768188 75.555)
+        (xy 82.602116 75.555)
+        (xy 82.605812 75.555)
+        (xy 82.661525 75.543918)
+        (xy 82.724703 75.501703)
+        (xy 82.766918 75.438525)
+        (xy 82.778 75.382812)
+        (xy 82.778 74.845188)
+        (xy 82.766918 74.789475)
+        (xy 82.727695 74.730775)
+        (xy 82.715023 74.689)
+        (xy 82.727695 74.647224)
+        (xy 82.766918 74.588525)
+        (xy 82.778 74.532812)
+        (xy 82.778 74.095188)
+        (xy 82.766918 74.039475)
+        (xy 82.759128 74.027817)
+        (xy 82.728817 73.982454)
+        (xy 82.724703 73.976297)
+        (xy 82.718545 73.972182)
+        (xy 82.713537 73.967174)
+        (xy 82.694073 73.933463)
+        (xy 82.694073 73.894537)
+        (xy 82.713537 73.860826)
+        (xy 82.718544 73.855817)
+        (xy 82.724703 73.851703)
+        (xy 82.766918 73.788525)
+        (xy 82.778 73.732812)
+        (xy 82.778 73.295188)
+        (xy 82.766918 73.239475)
+        (xy 82.727695 73.180775)
+        (xy 82.715023 73.139)
+        (xy 82.727695 73.097224)
+        (xy 82.766918 73.038525)
+        (xy 82.778 72.982812)
+        (xy 82.778 72.445188)
+        (xy 82.766918 72.389475)
+        (xy 82.754176 72.370406)
+        (xy 82.728817 72.332454)
+        (xy 82.724703 72.326297)
+        (xy 82.718545 72.322182)
+        (xy 82.667683 72.288196)
+        (xy 82.66768 72.288194)
+        (xy 82.661525 72.284082)
+        (xy 82.654261 72.282637)
+        (xy 82.62759 72.277332)
+        (xy 82.605812 72.273)
+        (xy 81.768188 72.273)
+        (xy 81.764563 72.27372)
+        (xy 81.764563 72.273721)
+        (xy 81.719738 72.282637)
+        (xy 81.719736 72.282637)
+        (xy 81.712475 72.284082)
+        (xy 81.706321 72.288193)
+        (xy 81.706316 72.288196)
+        (xy 81.655454 72.322182)
+        (xy 81.655451 72.322184)
+        (xy 81.649297 72.326297)
+        (xy 81.645184 72.332451)
+        (xy 81.645182 72.332454)
+        (xy 81.625054 72.362579)
+        (xy 81.597977 72.387121)
+        (xy 81.562528 72.396)
+        (xy 81.12917 72.396)
+        (xy 81.122616 72.395714)
+        (xy 81.09041 72.392896)
+        (xy 81.090408 72.392896)
+        (xy 81.083857 72.392323)
+        (xy 81.077507 72.394024)
+        (xy 81.0775 72.394025)
+        (xy 81.046271 72.402393)
+        (xy 81.03987 72.403812)
+        (xy 81.008038 72.409425)
+        (xy 81.008034 72.409426)
+        (xy 81.00156 72.410568)
+        (xy 80.995864 72.413856)
+        (xy 80.98968 72.416107)
+        (xy 80.989677 72.4161)
+        (xy 80.987846 72.416858)
+        (xy 80.98785 72.416865)
+        (xy 80.981882 72.419647)
+        (xy 80.975534 72.421349)
+        (xy 80.970152 72.425116)
+        (xy 80.970148 72.425119)
+        (xy 80.94367 72.443659)
+        (xy 80.938141 72.447181)
+        (xy 80.910136 72.46335)
+        (xy 80.91013 72.463354)
+        (xy 80.90444 72.46664)
+        (xy 80.900215 72.471674)
+        (xy 80.900211 72.471678)
+        (xy 80.879416 72.496459)
+        (xy 80.874986 72.501292)
+        (xy 80.588288 72.78799)
+        (xy 80.583454 72.792421)
+        (xy 80.558678 72.813211)
+        (xy 80.558673 72.813215)
+        (xy 80.55364 72.81744)
+        (xy 80.550355 72.823129)
+        (xy 80.550352 72.823133)
+        (xy 80.534189 72.851128)
+        (xy 80.530667 72.856655)
+        (xy 80.512122 72.883142)
+        (xy 80.512119 72.883147)
+        (xy 80.508348 72.888534)
+        (xy 80.506644 72.894888)
+        (xy 80.503867 72.900846)
+        (xy 80.50386 72.900842)
+        (xy 80.503099 72.902678)
+        (xy 80.503106 72.902681)
+        (xy 80.500854 72.908866)
+        (xy 80.497568 72.91456)
+        (xy 80.496426 72.921032)
+        (xy 80.496425 72.921037)
+        (xy 80.490813 72.952865)
+        (xy 80.489394 72.959266)
+        (xy 80.481025 72.990499)
+        (xy 80.481024 72.990507)
+        (xy 80.479323 72.996857)
+        (xy 80.479896 73.003408)
+        (xy 80.479896 73.00341)
+        (xy 80.482714 73.035616)
+        (xy 80.483 73.04217)
+        (xy 80.483 73.481233)
+        (xy 80.481589 73.491947)
+        (xy 80.481599 73.491948)
+        (xy 80.481025 73.498503)
+        (xy 80.479323 73.504857)
+        (xy 80.479896 73.511408)
+        (xy 80.479896 73.51141)
+        (xy 80.482714 73.543616)
+        (xy 80.483 73.55017)
+        (xy 80.483 74.281233)
+        (xy 80.481589 74.291947)
+        (xy 80.481599 74.291948)
+        (xy 80.481025 74.298503)
+        (xy 80.479323 74.304857)
+        (xy 80.479896 74.311408)
+        (xy 80.479896 74.31141)
+        (xy 80.482714 74.343616)
+        (xy 80.483 74.35017)
+        (xy 80.483 75.132233)
+        (xy 80.481589 75.142947)
+        (xy 80.481599 75.142948)
+        (xy 80.481025 75.149503)
+        (xy 80.479323 75.155857)
+        (xy 80.479896 75.162408)
+        (xy 80.479896 75.16241)
+        (xy 80.482714 75.194616)
+        (xy 80.483 75.20117)
+        (xy 80.483 76.262132)
+        (xy 80.477276 76.29091)
+        (xy 80.460974 76.315306)
+        (xy 80.154306 76.621974)
+        (xy 80.12991 76.638276)
+        (xy 80.101132 76.644)
+        (xy 75.678525 76.644)
+        (xy 75.648318 76.637666)
+        (xy 75.64338 76.6355)
+        (xy 75.627397 76.625976)
+        (xy 75.626999 76.625666)
+        (xy 75.626996 76.625664)
+        (xy 75.622085 76.621842)
+        (xy 75.616197 76.61982)
+        (xy 75.616196 76.61982)
+        (xy 75.579739 76.607304)
+        (xy 75.573964 76.605051)
+        (xy 75.532948 76.58706)
+        (xy 75.526741 76.586545)
+        (xy 75.52674 76.586545)
+        (xy 75.526308 76.586509)
+        (xy 75.526228 76.586502)
+        (xy 75.508031 76.582686)
+        (xy 75.507812 76.582611)
+        (xy 75.50755 76.582521)
+        (xy 75.507547 76.58252)
+        (xy 75.501661 76.5805)
+        (xy 75.495433 76.5805)
+        (xy 75.456887 76.5805)
+        (xy 75.450677 76.580243)
+        (xy 75.412269 76.57706)
+        (xy 75.412266 76.57706)
+        (xy 75.40606 76.576546)
+        (xy 75.400024 76.578074)
+        (xy 75.400017 76.578075)
+        (xy 75.39953 76.578199)
+        (xy 75.381071 76.5805)
+        (xy 71.109913 76.5805)
+        (xy 71.069256 76.568562)
+        (xy 71.066595 76.566852)
+        (xy 71.035882 76.547113)
+        (xy 70.977002 76.509272)
+        (xy 70.976999 76.50927)
+        (xy 70.972481 76.506367)
+        (xy 70.967325 76.504853)
+        (xy 70.967323 76.504852)
+        (xy 70.840847 76.467715)
+        (xy 70.840842 76.467714)
+        (xy 70.835685 76.4662)
+        (xy 70.693115 76.4662)
+        (xy 70.687958 76.467714)
+        (xy 70.687952 76.467715)
+        (xy 70.561476 76.504852)
+        (xy 70.561471 76.504854)
+        (xy 70.556319 76.506367)
+        (xy 70.551803 76.509269)
+        (xy 70.551797 76.509272)
+        (xy 70.440905 76.580539)
+        (xy 70.440899 76.580543)
+        (xy 70.436382 76.583447)
+        (xy 70.432861 76.587509)
+        (xy 70.43286 76.587511)
+        (xy 70.34654 76.687128)
+        (xy 70.346536 76.687133)
+        (xy 70.343018 76.691194)
+        (xy 70.340785 76.696082)
+        (xy 70.340782 76.696088)
+        (xy 70.286026 76.815987)
+        (xy 70.286024 76.815993)
+        (xy 70.283792 76.820881)
+        (xy 70.283026 76.826202)
+        (xy 70.283025 76.826209)
+        (xy 70.273548 76.892116)
+        (xy 70.252289 76.934586)
+        (xy 69.915372 77.271503)
+        (xy 69.876871 77.292083)
+        (xy 69.833422 77.287804)
+        (xy 69.799674 77.260107)
+        (xy 69.787 77.218328)
+        (xy 69.787 70.377)
+        (xy 92.768389 70.377)
+        (xy 92.768751 70.380676)
+        (xy 92.786099 70.556821)
+        (xy 92.786789 70.563821)
+        (xy 92.787859 70.56735)
+        (xy 92.78786 70.567352)
+        (xy 92.809133 70.637479)
+        (xy 92.841283 70.743462)
+        (xy 92.843019 70.746711)
+        (xy 92.843023 70.746719)
+        (xy 92.924292 70.898761)
+        (xy 92.929776 70.90902)
+        (xy 93.048867 71.054133)
+        (xy 93.19398 71.173224)
+        (xy 93.276758 71.21747)
+        (xy 93.35628 71.259976)
+        (xy 93.356283 71.259977)
+        (xy 93.359538 71.261717)
+        (xy 93.539179 71.316211)
+        (xy 93.726 71.334611)
+        (xy 93.912821 71.316211)
+        (xy 94.092462 71.261717)
+        (xy 94.25802 71.173224)
+        (xy 94.403133 71.054133)
+        (xy 94.522224 70.90902)
+        (xy 94.610717 70.743462)
+        (xy 94.665211 70.563821)
+        (xy 94.683611 70.377)
+        (xy 95.268389 70.377)
+        (xy 95.268751 70.380676)
+        (xy 95.286099 70.556821)
+        (xy 95.286789 70.563821)
+        (xy 95.287859 70.56735)
+        (xy 95.28786 70.567352)
+        (xy 95.309133 70.637479)
+        (xy 95.341283 70.743462)
+        (xy 95.343019 70.746711)
+        (xy 95.343023 70.746719)
+        (xy 95.424292 70.898761)
+        (xy 95.429776 70.90902)
+        (xy 95.548867 71.054133)
+        (xy 95.69398 71.173224)
+        (xy 95.776758 71.21747)
+        (xy 95.85628 71.259976)
+        (xy 95.856283 71.259977)
+        (xy 95.859538 71.261717)
+        (xy 96.039179 71.316211)
+        (xy 96.226 71.334611)
+        (xy 96.412821 71.316211)
+        (xy 96.592462 71.261717)
+        (xy 96.75802 71.173224)
+        (xy 96.903133 71.054133)
+        (xy 97.022224 70.90902)
+        (xy 97.110717 70.743462)
+        (xy 97.165211 70.563821)
+        (xy 97.183611 70.377)
+        (xy 97.182922 70.37)
+        (xy 97.848389 70.37)
+        (xy 97.848751 70.373676)
+        (xy 97.856975 70.457182)
+        (xy 97.866789 70.556821)
+        (xy 97.867859 70.56035)
+        (xy 97.86786 70.560352)
+        (xy 97.889819 70.632741)
+        (xy 97.921283 70.736462)
+        (xy 97.923019 70.739711)
+        (xy 97.923023 70.739719)
+        (xy 97.990862 70.866634)
+        (xy 98.009776 70.90202)
+        (xy 98.128867 71.047133)
+        (xy 98.27398 71.166224)
+        (xy 98.356758 71.21047)
+        (xy 98.43628 71.252976)
+        (xy 98.436283 71.252977)
+        (xy 98.439538 71.254717)
+        (xy 98.619179 71.309211)
+        (xy 98.806 71.327611)
+        (xy 98.992821 71.309211)
+        (xy 99.172462 71.254717)
+        (xy 99.33802 71.166224)
+        (xy 99.483133 71.047133)
+        (xy 99.602224 70.90202)
+        (xy 99.690717 70.736462)
+        (xy 99.745211 70.556821)
+        (xy 99.763611 70.37)
+        (xy 100.348389 70.37)
+        (xy 100.348751 70.373676)
+        (xy 100.356975 70.457182)
+        (xy 100.366789 70.556821)
+        (xy 100.367859 70.56035)
+        (xy 100.36786 70.560352)
+        (xy 100.389819 70.632741)
+        (xy 100.421283 70.736462)
+        (xy 100.423019 70.739711)
+        (xy 100.423023 70.739719)
+        (xy 100.490862 70.866634)
+        (xy 100.509776 70.90202)
+        (xy 100.628867 71.047133)
+        (xy 100.77398 71.166224)
+        (xy 100.856758 71.21047)
+        (xy 100.93628 71.252976)
+        (xy 100.936283 71.252977)
+        (xy 100.939538 71.254717)
+        (xy 101.119179 71.309211)
+        (xy 101.306 71.327611)
+        (xy 101.492821 71.309211)
+        (xy 101.672462 71.254717)
+        (xy 101.83802 71.166224)
+        (xy 101.983133 71.047133)
+        (xy 102.102224 70.90202)
+        (xy 102.190717 70.736462)
+        (xy 102.245211 70.556821)
+        (xy 102.263611 70.37)
+        (xy 102.245211 70.183179)
+        (xy 102.190717 70.003538)
+        (xy 102.179376 69.982321)
+        (xy 102.107707 69.848238)
+        (xy 102.102224 69.83798)
+        (xy 101.983133 69.692867)
+        (xy 101.83802 69.573776)
+        (xy 101.834761 69.572034)
+        (xy 101.675719 69.487023)
+        (xy 101.675711 69.487019)
+        (xy 101.672462 69.485283)
+        (xy 101.582641 69.458035)
+        (xy 101.496352 69.43186)
+        (xy 101.49635 69.431859)
+        (xy 101.492821 69.430789)
+        (xy 101.48915 69.430427)
+        (xy 101.489148 69.430427)
+        (xy 101.309676 69.412751)
+        (xy 101.306 69.412389)
+        (xy 101.302324 69.412751)
+        (xy 101.122851 69.430427)
+        (xy 101.122847 69.430427)
+        (xy 101.119179 69.430789)
+        (xy 101.115651 69.431859)
+        (xy 101.115647 69.43186)
+        (xy 100.943068 69.484212)
+        (xy 100.943066 69.484212)
+        (xy 100.939538 69.485283)
+        (xy 100.936292 69.487018)
+        (xy 100.93628 69.487023)
+        (xy 100.777238 69.572034)
+        (xy 100.777233 69.572036)
+        (xy 100.77398 69.573776)
+        (xy 100.771127 69.576117)
+        (xy 100.771123 69.57612)
+        (xy 100.631722 69.690523)
+        (xy 100.631716 69.690528)
+        (xy 100.628867 69.692867)
+        (xy 100.626528 69.695716)
+        (xy 100.626523 69.695722)
+        (xy 100.51212 69.835123)
+        (xy 100.512117 69.835127)
+        (xy 100.509776 69.83798)
+        (xy 100.508036 69.841233)
+        (xy 100.508034 69.841238)
+        (xy 100.423023 70.00028)
+        (xy 100.423018 70.000292)
+        (xy 100.421283 70.003538)
+        (xy 100.420212 70.007066)
+        (xy 100.420212 70.007068)
+        (xy 100.385041 70.123012)
+        (xy 100.366789 70.183179)
+        (xy 100.366427 70.186847)
+        (xy 100.366427 70.186851)
+        (xy 100.354713 70.305792)
+        (xy 100.348389 70.37)
+        (xy 99.763611 70.37)
+        (xy 99.745211 70.183179)
+        (xy 99.690717 70.003538)
+        (xy 99.679376 69.982321)
+        (xy 99.607707 69.848238)
+        (xy 99.602224 69.83798)
+        (xy 99.483133 69.692867)
+        (xy 99.33802 69.573776)
+        (xy 99.334761 69.572034)
+        (xy 99.175719 69.487023)
+        (xy 99.175711 69.487019)
+        (xy 99.172462 69.485283)
+        (xy 99.082641 69.458035)
+        (xy 98.996352 69.43186)
+        (xy 98.99635 69.431859)
+        (xy 98.992821 69.430789)
+        (xy 98.98915 69.430427)
+        (xy 98.989148 69.430427)
+        (xy 98.809676 69.412751)
+        (xy 98.806 69.412389)
+        (xy 98.802324 69.412751)
+        (xy 98.622851 69.430427)
+        (xy 98.622847 69.430427)
+        (xy 98.619179 69.430789)
+        (xy 98.615651 69.431859)
+        (xy 98.615647 69.43186)
+        (xy 98.443068 69.484212)
+        (xy 98.443066 69.484212)
+        (xy 98.439538 69.485283)
+        (xy 98.436292 69.487018)
+        (xy 98.43628 69.487023)
+        (xy 98.277238 69.572034)
+        (xy 98.277233 69.572036)
+        (xy 98.27398 69.573776)
+        (xy 98.271127 69.576117)
+        (xy 98.271123 69.57612)
+        (xy 98.131722 69.690523)
+        (xy 98.131716 69.690528)
+        (xy 98.128867 69.692867)
+        (xy 98.126528 69.695716)
+        (xy 98.126523 69.695722)
+        (xy 98.01212 69.835123)
+        (xy 98.012117 69.835127)
+        (xy 98.009776 69.83798)
+        (xy 98.008036 69.841233)
+        (xy 98.008034 69.841238)
+        (xy 97.923023 70.00028)
+        (xy 97.923018 70.000292)
+        (xy 97.921283 70.003538)
+        (xy 97.920212 70.007066)
+        (xy 97.920212 70.007068)
+        (xy 97.885041 70.123012)
+        (xy 97.866789 70.183179)
+        (xy 97.866427 70.186847)
+        (xy 97.866427 70.186851)
+        (xy 97.854713 70.305792)
+        (xy 97.848389 70.37)
+        (xy 97.182922 70.37)
+        (xy 97.165211 70.190179)
+        (xy 97.110717 70.010538)
+        (xy 97.108862 70.007068)
+        (xy 97.023965 69.848238)
+        (xy 97.022224 69.84498)
+        (xy 96.903133 69.699867)
+        (xy 96.894603 69.692867)
+        (xy 96.779552 69.598447)
+        (xy 96.75802 69.580776)
+        (xy 96.741665 69.572034)
+        (xy 96.595719 69.494023)
+        (xy 96.595711 69.494019)
+        (xy 96.592462 69.492283)
+        (xy 96.412821 69.437789)
+        (xy 96.40915 69.437427)
+        (xy 96.409148 69.437427)
+        (xy 96.229676 69.419751)
+        (xy 96.226 69.419389)
+        (xy 96.222324 69.419751)
+        (xy 96.042851 69.437427)
+        (xy 96.042847 69.437427)
+        (xy 96.039179 69.437789)
+        (xy 96.035651 69.438859)
+        (xy 96.035647 69.43886)
+        (xy 95.863068 69.491212)
+        (xy 95.863066 69.491212)
+        (xy 95.859538 69.492283)
+        (xy 95.856292 69.494018)
+        (xy 95.85628 69.494023)
+        (xy 95.697238 69.579034)
+        (xy 95.697233 69.579036)
+        (xy 95.69398 69.580776)
+        (xy 95.691129 69.583116)
+        (xy 95.691123 69.58312)
+        (xy 95.551722 69.697523)
+        (xy 95.551716 69.697528)
+        (xy 95.548867 69.699867)
+        (xy 95.546528 69.702716)
+        (xy 95.546523 69.702722)
+        (xy 95.43212 69.842123)
+        (xy 95.432117 69.842127)
+        (xy 95.429776 69.84498)
+        (xy 95.428036 69.848233)
+        (xy 95.428034 69.848238)
+        (xy 95.343023 70.00728)
+        (xy 95.343018 70.007292)
+        (xy 95.341283 70.010538)
+        (xy 95.340212 70.014066)
+        (xy 95.340212 70.014068)
+        (xy 95.289984 70.179647)
+        (xy 95.286789 70.190179)
+        (xy 95.286427 70.193847)
+        (xy 95.286427 70.193851)
+        (xy 95.274127 70.318738)
+        (xy 95.268389 70.377)
+        (xy 94.683611 70.377)
+        (xy 94.665211 70.190179)
+        (xy 94.610717 70.010538)
+        (xy 94.608862 70.007068)
+        (xy 94.523965 69.848238)
+        (xy 94.522224 69.84498)
+        (xy 94.403133 69.699867)
+        (xy 94.394603 69.692867)
+        (xy 94.279552 69.598447)
+        (xy 94.25802 69.580776)
+        (xy 94.241665 69.572034)
+        (xy 94.095719 69.494023)
+        (xy 94.095711 69.494019)
+        (xy 94.092462 69.492283)
+        (xy 93.912821 69.437789)
+        (xy 93.90915 69.437427)
+        (xy 93.909148 69.437427)
+        (xy 93.729676 69.419751)
+        (xy 93.726 69.419389)
+        (xy 93.722324 69.419751)
+        (xy 93.542851 69.437427)
+        (xy 93.542847 69.437427)
+        (xy 93.539179 69.437789)
+        (xy 93.535651 69.438859)
+        (xy 93.535647 69.43886)
+        (xy 93.363068 69.491212)
+        (xy 93.363066 69.491212)
+        (xy 93.359538 69.492283)
+        (xy 93.356292 69.494018)
+        (xy 93.35628 69.494023)
+        (xy 93.197238 69.579034)
+        (xy 93.197233 69.579036)
+        (xy 93.19398 69.580776)
+        (xy 93.191129 69.583116)
+        (xy 93.191123 69.58312)
+        (xy 93.051722 69.697523)
+        (xy 93.051716 69.697528)
+        (xy 93.048867 69.699867)
+        (xy 93.046528 69.702716)
+        (xy 93.046523 69.702722)
+        (xy 92.93212 69.842123)
+        (xy 92.932117 69.842127)
+        (xy 92.929776 69.84498)
+        (xy 92.928036 69.848233)
+        (xy 92.928034 69.848238)
+        (xy 92.843023 70.00728)
+        (xy 92.843018 70.007292)
+        (xy 92.841283 70.010538)
+        (xy 92.840212 70.014066)
+        (xy 92.840212 70.014068)
+        (xy 92.789984 70.179647)
+        (xy 92.786789 70.190179)
+        (xy 92.786427 70.193847)
+        (xy 92.786427 70.193851)
+        (xy 92.774127 70.318738)
+        (xy 92.768389 70.377)
+        (xy 69.787 70.377)
+        (xy 69.787 68.657)
+        (xy 88.094566 68.657)
+        (xy 88.094798 68.659948)
+        (xy 88.110899 68.864537)
+        (xy 88.11427 68.907363)
+        (xy 88.114957 68.910226)
+        (xy 88.114959 68.910236)
+        (xy 88.168574 69.133554)
+        (xy 88.172897 69.151561)
+        (xy 88.174028 69.154293)
+        (xy 88.174029 69.154294)
+        (xy 88.238999 69.311147)
+        (xy 88.269003 69.383582)
+        (xy 88.27054 69.38609)
+        (xy 88.270542 69.386094)
+        (xy 88.39128 69.58312)
+        (xy 88.400222 69.597712)
+        (xy 88.402136 69.599953)
+        (xy 88.402139 69.599957)
+        (xy 88.513286 69.730093)
+        (xy 88.563322 69.788678)
+        (xy 88.754288 69.951778)
+        (xy 88.968418 70.082997)
+        (xy 89.200439 70.179103)
+        (xy 89.444637 70.23773)
+        (xy 89.632308 70.2525)
+        (xy 89.756212 70.2525)
+        (xy 89.757692 70.2525)
+        (xy 89.945363 70.23773)
+        (xy 90.189561 70.179103)
+        (xy 90.421582 70.082997)
+        (xy 90.635712 69.951778)
+        (xy 90.826678 69.788678)
+        (xy 90.989778 69.597712)
+        (xy 91.120997 69.383582)
+        (xy 91.217103 69.151561)
+        (xy 91.27573 68.907363)
+        (xy 91.295434 68.657)
+        (xy 91.293669 68.634569)
+        (xy 93.151268 68.634569)
+        (xy 93.156004 68.641412)
+        (xy 93.191401 68.670461)
+        (xy 93.197521 68.67455)
+        (xy 93.356467 68.759508)
+        (xy 93.363268 68.762326)
+        (xy 93.535742 68.814645)
+        (xy 93.542952 68.81608)
+        (xy 93.722325 68.833747)
+        (xy 93.729675 68.833747)
+        (xy 93.909047 68.81608)
+        (xy 93.916257 68.814645)
+        (xy 94.088731 68.762326)
+        (xy 94.095532 68.759508)
+        (xy 94.25448 68.674549)
+        (xy 94.260597 68.670462)
+        (xy 94.295993 68.641412)
+        (xy 94.300729 68.634569)
+        (xy 95.651268 68.634569)
+        (xy 95.656004 68.641412)
+        (xy 95.691401 68.670461)
+        (xy 95.697521 68.67455)
+        (xy 95.856467 68.759508)
+        (xy 95.863268 68.762326)
+        (xy 96.035742 68.814645)
+        (xy 96.042952 68.81608)
+        (xy 96.222325 68.833747)
+        (xy 96.229675 68.833747)
+        (xy 96.409047 68.81608)
+        (xy 96.416257 68.814645)
+        (xy 96.588731 68.762326)
+        (xy 96.595532 68.759508)
+        (xy 96.75448 68.674549)
+        (xy 96.760597 68.670462)
+        (xy 96.795993 68.641412)
+        (xy 96.80073 68.634568)
+        (xy 96.796685 68.62729)
+        (xy 96.233 68.063605)
+        (xy 96.226 68.059563)
+        (xy 96.218999 68.063605)
+        (xy 95.655314 68.627289)
+        (xy 95.651268 68.634569)
+        (xy 94.300729 68.634569)
+        (xy 94.30073 68.634568)
+        (xy 94.296685 68.62729)
+        (xy 93.733 68.063605)
+        (xy 93.726 68.059563)
+        (xy 93.718999 68.063605)
+        (xy 93.155314 68.627289)
+        (xy 93.151268 68.634569)
+        (xy 91.293669 68.634569)
+        (xy 91.27573 68.406637)
+        (xy 91.217103 68.162439)
+        (xy 91.120997 67.930418)
+        (xy 91.090514 67.880675)
+        (xy 92.769253 67.880675)
+        (xy 92.786919 68.060047)
+        (xy 92.788354 68.067257)
+        (xy 92.840673 68.239731)
+        (xy 92.843491 68.246532)
+        (xy 92.928449 68.405478)
+        (xy 92.932538 68.411598)
+        (xy 92.961586 68.446994)
+        (xy 92.96843 68.45173)
+        (xy 92.975709 68.447684)
+        (xy 93.539394 67.884)
+        (xy 93.543436 67.877)
+        (xy 93.908563 67.877)
+        (xy 93.912605 67.884)
+        (xy 94.47629 68.447685)
+        (xy 94.483568 68.45173)
+        (xy 94.490412 68.446993)
+        (xy 94.519462 68.411597)
+        (xy 94.523549 68.40548)
+        (xy 94.608508 68.246532)
+        (xy 94.611326 68.239731)
+        (xy 94.663645 68.067257)
+        (xy 94.66508 68.060047)
+        (xy 94.682747 67.880675)
+        (xy 95.269253 67.880675)
+        (xy 95.286919 68.060047)
+        (xy 95.288354 68.067257)
+        (xy 95.340673 68.239731)
+        (xy 95.343491 68.246532)
+        (xy 95.428449 68.405478)
+        (xy 95.432538 68.411598)
+        (xy 95.461586 68.446994)
+        (xy 95.46843 68.45173)
+        (xy 95.475709 68.447684)
+        (xy 96.039394 67.884)
+        (xy 96.043436 67.877)
+        (xy 96.408563 67.877)
+        (xy 96.412605 67.884)
+        (xy 96.97629 68.447685)
+        (xy 96.983568 68.45173)
+        (xy 96.990412 68.446993)
+        (xy 97.019462 68.411597)
+        (xy 97.023549 68.40548)
+        (xy 97.108508 68.246532)
+        (xy 97.111326 68.239731)
+        (xy 97.163645 68.067257)
+        (xy 97.16508 68.060047)
+        (xy 97.182747 67.880675)
+        (xy 97.182747 67.873325)
+        (xy 97.18242 67.87)
+        (xy 97.848389 67.87)
+        (xy 97.848751 67.873676)
+        (xy 97.865709 68.045862)
+        (xy 97.866789 68.056821)
+        (xy 97.921283 68.236462)
+        (xy 97.923019 68.239711)
+        (xy 97.923023 68.239719)
+        (xy 98.002326 68.388082)
+        (xy 98.009776 68.40202)
+        (xy 98.029322 68.425837)
+        (xy 98.111464 68.525928)
+        (xy 98.128867 68.547133)
+        (xy 98.27398 68.666224)
+        (xy 98.289557 68.67455)
+        (xy 98.43628 68.752976)
+        (xy 98.436283 68.752977)
+        (xy 98.439538 68.754717)
+        (xy 98.619179 68.809211)
+        (xy 98.806 68.827611)
+        (xy 98.992821 68.809211)
+        (xy 99.172462 68.754717)
+        (xy 99.33802 68.666224)
+        (xy 99.483133 68.547133)
+        (xy 99.602224 68.40202)
+        (xy 99.690717 68.236462)
+        (xy 99.745211 68.056821)
+        (xy 99.763611 67.87)
+        (xy 100.348389 67.87)
+        (xy 100.348751 67.873676)
+        (xy 100.365709 68.045862)
+        (xy 100.366789 68.056821)
+        (xy 100.421283 68.236462)
+        (xy 100.423019 68.239711)
+        (xy 100.423023 68.239719)
+        (xy 100.502326 68.388082)
+        (xy 100.509776 68.40202)
+        (xy 100.529322 68.425837)
+        (xy 100.611464 68.525928)
+        (xy 100.628867 68.547133)
+        (xy 100.77398 68.666224)
+        (xy 100.789557 68.67455)
+        (xy 100.93628 68.752976)
+        (xy 100.936283 68.752977)
+        (xy 100.939538 68.754717)
+        (xy 101.119179 68.809211)
+        (xy 101.306 68.827611)
+        (xy 101.492821 68.809211)
+        (xy 101.672462 68.754717)
+        (xy 101.83802 68.666224)
+        (xy 101.983133 68.547133)
+        (xy 102.102224 68.40202)
+        (xy 102.190717 68.236462)
+        (xy 102.245211 68.056821)
+        (xy 102.263611 67.87)
+        (xy 102.245211 67.683179)
+        (xy 102.190717 67.503538)
+        (xy 102.168833 67.462597)
+        (xy 102.116206 67.364139)
+        (xy 102.102224 67.33798)
+        (xy 101.983133 67.192867)
+        (xy 101.96258 67.176)
+        (xy 101.867569 67.098026)
+        (xy 101.83802 67.073776)
+        (xy 101.816784 67.062425)
+        (xy 101.675719 66.987023)
+        (xy 101.675711 66.987019)
+        (xy 101.672462 66.985283)
+        (xy 101.543525 66.94617)
+        (xy 101.496352 66.93186)
+        (xy 101.49635 66.931859)
+        (xy 101.492821 66.930789)
+        (xy 101.48915 66.930427)
+        (xy 101.489148 66.930427)
+        (xy 101.309676 66.912751)
+        (xy 101.306 66.912389)
+        (xy 101.302324 66.912751)
+        (xy 101.122851 66.930427)
+        (xy 101.122847 66.930427)
+        (xy 101.119179 66.930789)
+        (xy 101.115651 66.931859)
+        (xy 101.115647 66.93186)
+        (xy 100.943068 66.984212)
+        (xy 100.943066 66.984212)
+        (xy 100.939538 66.985283)
+        (xy 100.936292 66.987018)
+        (xy 100.93628 66.987023)
+        (xy 100.777238 67.072034)
+        (xy 100.777233 67.072036)
+        (xy 100.77398 67.073776)
+        (xy 100.771127 67.076117)
+        (xy 100.771123 67.07612)
+        (xy 100.631722 67.190523)
+        (xy 100.631716 67.190528)
+        (xy 100.628867 67.192867)
+        (xy 100.626528 67.195716)
+        (xy 100.626523 67.195722)
+        (xy 100.51212 67.335123)
+        (xy 100.512117 67.335127)
+        (xy 100.509776 67.33798)
+        (xy 100.508036 67.341233)
+        (xy 100.508034 67.341238)
+        (xy 100.423023 67.50028)
+        (xy 100.423018 67.500292)
+        (xy 100.421283 67.503538)
+        (xy 100.420212 67.507066)
+        (xy 100.420212 67.507068)
+        (xy 100.372221 67.665273)
+        (xy 100.366789 67.683179)
+        (xy 100.366427 67.686847)
+        (xy 100.366427 67.686851)
+        (xy 100.351658 67.836805)
+        (xy 100.348389 67.87)
+        (xy 99.763611 67.87)
+        (xy 99.745211 67.683179)
+        (xy 99.690717 67.503538)
+        (xy 99.668833 67.462597)
+        (xy 99.616206 67.364139)
+        (xy 99.602224 67.33798)
+        (xy 99.483133 67.192867)
+        (xy 99.46258 67.176)
+        (xy 99.367569 67.098026)
+        (xy 99.33802 67.073776)
+        (xy 99.316784 67.062425)
+        (xy 99.175719 66.987023)
+        (xy 99.175711 66.987019)
+        (xy 99.172462 66.985283)
+        (xy 99.043525 66.94617)
+        (xy 98.996352 66.93186)
+        (xy 98.99635 66.931859)
+        (xy 98.992821 66.930789)
+        (xy 98.98915 66.930427)
+        (xy 98.989148 66.930427)
+        (xy 98.809676 66.912751)
+        (xy 98.806 66.912389)
+        (xy 98.802324 66.912751)
+        (xy 98.622851 66.930427)
+        (xy 98.622847 66.930427)
+        (xy 98.619179 66.930789)
+        (xy 98.615651 66.931859)
+        (xy 98.615647 66.93186)
+        (xy 98.443068 66.984212)
+        (xy 98.443066 66.984212)
+        (xy 98.439538 66.985283)
+        (xy 98.436292 66.987018)
+        (xy 98.43628 66.987023)
+        (xy 98.277238 67.072034)
+        (xy 98.277233 67.072036)
+        (xy 98.27398 67.073776)
+        (xy 98.271127 67.076117)
+        (xy 98.271123 67.07612)
+        (xy 98.131722 67.190523)
+        (xy 98.131716 67.190528)
+        (xy 98.128867 67.192867)
+        (xy 98.126528 67.195716)
+        (xy 98.126523 67.195722)
+        (xy 98.01212 67.335123)
+        (xy 98.012117 67.335127)
+        (xy 98.009776 67.33798)
+        (xy 98.008036 67.341233)
+        (xy 98.008034 67.341238)
+        (xy 97.923023 67.50028)
+        (xy 97.923018 67.500292)
+        (xy 97.921283 67.503538)
+        (xy 97.920212 67.507066)
+        (xy 97.920212 67.507068)
+        (xy 97.872221 67.665273)
+        (xy 97.866789 67.683179)
+        (xy 97.866427 67.686847)
+        (xy 97.866427 67.686851)
+        (xy 97.851658 67.836805)
+        (xy 97.848389 67.87)
+        (xy 97.18242 67.87)
+        (xy 97.16508 67.693952)
+        (xy 97.163645 67.686742)
+        (xy 97.111326 67.514268)
+        (xy 97.108508 67.507467)
+        (xy 97.02355 67.348521)
+        (xy 97.019461 67.342401)
+        (xy 96.990412 67.307004)
+        (xy 96.983569 67.302268)
+        (xy 96.976289 67.306314)
+        (xy 96.412605 67.869999)
+        (xy 96.408563 67.877)
+        (xy 96.043436 67.877)
+        (xy 96.039394 67.869999)
+        (xy 95.475709 67.306314)
+        (xy 95.46843 67.302269)
+        (xy 95.461585 67.307006)
+        (xy 95.432538 67.3424)
+        (xy 95.428448 67.348523)
+        (xy 95.343491 67.507467)
+        (xy 95.340673 67.514268)
+        (xy 95.288354 67.686742)
+        (xy 95.286919 67.693952)
+        (xy 95.269253 67.873325)
+        (xy 95.269253 67.880675)
+        (xy 94.682747 67.880675)
+        (xy 94.682747 67.873325)
+        (xy 94.66508 67.693952)
+        (xy 94.663645 67.686742)
+        (xy 94.611326 67.514268)
+        (xy 94.608508 67.507467)
+        (xy 94.52355 67.348521)
+        (xy 94.519461 67.342401)
+        (xy 94.490412 67.307004)
+        (xy 94.483569 67.302268)
+        (xy 94.476289 67.306314)
+        (xy 93.912605 67.869999)
+        (xy 93.908563 67.877)
+        (xy 93.543436 67.877)
+        (xy 93.539394 67.869999)
+        (xy 92.975709 67.306314)
+        (xy 92.96843 67.302269)
+        (xy 92.961585 67.307006)
+        (xy 92.932538 67.3424)
+        (xy 92.928448 67.348523)
+        (xy 92.843491 67.507467)
+        (xy 92.840673 67.514268)
+        (xy 92.788354 67.686742)
+        (xy 92.786919 67.693952)
+        (xy 92.769253 67.873325)
+        (xy 92.769253 67.880675)
+        (xy 91.090514 67.880675)
+        (xy 90.989778 67.716288)
+        (xy 90.984602 67.710228)
+        (xy 90.857721 67.561669)
+        (xy 90.826678 67.525322)
+        (xy 90.734497 67.446592)
+        (xy 90.637957 67.364139)
+        (xy 90.637953 67.364136)
+        (xy 90.635712 67.362222)
+        (xy 90.633196 67.36068)
+        (xy 90.424094 67.232542)
+        (xy 90.42409 67.23254)
+        (xy 90.421582 67.231003)
+        (xy 90.386083 67.216299)
+        (xy 90.192294 67.136029)
+        (xy 90.192293 67.136028)
+        (xy 90.189561 67.134897)
+        (xy 90.186683 67.134206)
+        (xy 90.18668 67.134205)
+        (xy 90.125138 67.11943)
+        (xy 93.151269 67.11943)
+        (xy 93.155314 67.126709)
+        (xy 93.718999 67.690394)
+        (xy 93.725999 67.694436)
+        (xy 93.733 67.690394)
+        (xy 94.296684 67.126709)
+        (xy 94.30073 67.11943)
+        (xy 95.651269 67.11943)
+        (xy 95.655314 67.126709)
+        (xy 96.218999 67.690394)
+        (xy 96.225999 67.694436)
+        (xy 96.233 67.690394)
+        (xy 96.796684 67.126709)
+        (xy 96.80073 67.11943)
+        (xy 96.795994 67.112586)
+        (xy 96.760598 67.083538)
+        (xy 96.754478 67.079449)
+        (xy 96.595532 66.994491)
+        (xy 96.588731 66.991673)
+        (xy 96.416257 66.939354)
+        (xy 96.409047 66.937919)
+        (xy 96.229675 66.920253)
+        (xy 96.222325 66.920253)
+        (xy 96.042952 66.937919)
+        (xy 96.035742 66.939354)
+        (xy 95.863268 66.991673)
+        (xy 95.856467 66.994491)
+        (xy 95.697523 67.079448)
+        (xy 95.6914 67.083538)
+        (xy 95.656006 67.112585)
+        (xy 95.651269 67.11943)
+        (xy 94.30073 67.11943)
+        (xy 94.295994 67.112586)
+        (xy 94.260598 67.083538)
+        (xy 94.254478 67.079449)
+        (xy 94.095532 66.994491)
+        (xy 94.088731 66.991673)
+        (xy 93.916257 66.939354)
+        (xy 93.909047 66.937919)
+        (xy 93.729675 66.920253)
+        (xy 93.722325 66.920253)
+        (xy 93.542952 66.937919)
+        (xy 93.535742 66.939354)
+        (xy 93.363268 66.991673)
+        (xy 93.356467 66.994491)
+        (xy 93.197523 67.079448)
+        (xy 93.1914 67.083538)
+        (xy 93.156006 67.112585)
+        (xy 93.151269 67.11943)
+        (xy 90.125138 67.11943)
+        (xy 89.948236 67.076959)
+        (xy 89.948226 67.076957)
+        (xy 89.945363 67.07627)
+        (xy 89.942416 67.076038)
+        (xy 89.759169 67.061616)
+        (xy 89.759162 67.061615)
+        (xy 89.757692 67.0615)
+        (xy 89.632308 67.0615)
+        (xy 89.630838 67.061615)
+        (xy 89.63083 67.061616)
+        (xy 89.447583 67.076038)
+        (xy 89.447581 67.076038)
+        (xy 89.444637 67.07627)
+        (xy 89.441775 67.076957)
+        (xy 89.441763 67.076959)
+        (xy 89.203319 67.134205)
+        (xy 89.203312 67.134207)
+        (xy 89.200439 67.134897)
+        (xy 89.19771 67.136027)
+        (xy 89.197705 67.136029)
+        (xy 88.97114 67.229875)
+        (xy 88.971134 67.229877)
+        (xy 88.968418 67.231003)
+        (xy 88.965914 67.232537)
+        (xy 88.965905 67.232542)
+        (xy 88.756803 67.36068)
+        (xy 88.756795 67.360685)
+        (xy 88.754288 67.362222)
+        (xy 88.752051 67.364131)
+        (xy 88.752042 67.364139)
+        (xy 88.565562 67.523408)
+        (xy 88.565556 67.523413)
+        (xy 88.563322 67.525322)
+        (xy 88.561413 67.527556)
+        (xy 88.561408 67.527562)
+        (xy 88.402139 67.714042)
+        (xy 88.402131 67.714051)
+        (xy 88.400222 67.716288)
+        (xy 88.398685 67.718795)
+        (xy 88.39868 67.718803)
+        (xy 88.270542 67.927905)
+        (xy 88.270537 67.927914)
+        (xy 88.269003 67.930418)
+        (xy 88.267877 67.933134)
+        (xy 88.267875 67.93314)
+        (xy 88.177175 68.152111)
+        (xy 88.172897 68.162439)
+        (xy 88.172207 68.165312)
+        (xy 88.172205 68.165319)
+        (xy 88.114959 68.403763)
+        (xy 88.114957 68.403775)
+        (xy 88.11427 68.406637)
+        (xy 88.114038 68.409581)
+        (xy 88.114038 68.409583)
+        (xy 88.099801 68.590485)
+        (xy 88.094566 68.657)
+        (xy 69.787 68.657)
+        (xy 69.787 65.377)
+        (xy 92.768389 65.377)
+        (xy 92.768751 65.380676)
+        (xy 92.786099 65.556821)
+        (xy 92.786789 65.563821)
+        (xy 92.787859 65.56735)
+        (xy 92.78786 65.567352)
+        (xy 92.801438 65.612111)
+        (xy 92.841283 65.743462)
+        (xy 92.843019 65.746711)
+        (xy 92.843023 65.746719)
+        (xy 92.921995 65.894463)
+        (xy 92.929776 65.90902)
+        (xy 92.969168 65.957019)
+        (xy 93.041834 66.045564)
+        (xy 93.048867 66.054133)
+        (xy 93.19398 66.173224)
+        (xy 93.238462 66.197)
+        (xy 93.35628 66.259976)
+        (xy 93.356283 66.259977)
+        (xy 93.359538 66.261717)
+        (xy 93.539179 66.316211)
+        (xy 93.726 66.334611)
+        (xy 93.912821 66.316211)
+        (xy 94.092462 66.261717)
+        (xy 94.25802 66.173224)
+        (xy 94.403133 66.054133)
+        (xy 94.522224 65.90902)
+        (xy 94.610717 65.743462)
+        (xy 94.665211 65.563821)
+        (xy 94.683611 65.377)
+        (xy 95.268389 65.377)
+        (xy 95.268751 65.380676)
+        (xy 95.286099 65.556821)
+        (xy 95.286789 65.563821)
+        (xy 95.287859 65.56735)
+        (xy 95.28786 65.567352)
+        (xy 95.301438 65.612111)
+        (xy 95.341283 65.743462)
+        (xy 95.343019 65.746711)
+        (xy 95.343023 65.746719)
+        (xy 95.421995 65.894463)
+        (xy 95.429776 65.90902)
+        (xy 95.469168 65.957019)
+        (xy 95.541834 66.045564)
+        (xy 95.548867 66.054133)
+        (xy 95.69398 66.173224)
+        (xy 95.738462 66.197)
+        (xy 95.85628 66.259976)
+        (xy 95.856283 66.259977)
+        (xy 95.859538 66.261717)
+        (xy 96.039179 66.316211)
+        (xy 96.226 66.334611)
+        (xy 96.412821 66.316211)
+        (xy 96.592462 66.261717)
+        (xy 96.75802 66.173224)
+        (xy 96.903133 66.054133)
+        (xy 97.022224 65.90902)
+        (xy 97.110717 65.743462)
+        (xy 97.165211 65.563821)
+        (xy 97.183611 65.377)
+        (xy 97.182922 65.37)
+        (xy 97.848389 65.37)
+        (xy 97.848751 65.373676)
+        (xy 97.86598 65.548613)
+        (xy 97.866789 65.556821)
+        (xy 97.867859 65.56035)
+        (xy 97.86786 65.560352)
+        (xy 97.88121 65.60436)
+        (xy 97.921283 65.736462)
+        (xy 97.923019 65.739711)
+        (xy 97.923023 65.739719)
+        (xy 98.006793 65.89644)
+        (xy 98.009776 65.90202)
+        (xy 98.035476 65.933335)
+        (xy 98.12545 66.04297)
+        (xy 98.128867 66.047133)
+        (xy 98.27398 66.166224)
+        (xy 98.318462 66.19)
+        (xy 98.43628 66.252976)
+        (xy 98.436283 66.252977)
+        (xy 98.439538 66.254717)
+        (xy 98.619179 66.309211)
+        (xy 98.806 66.327611)
+        (xy 98.992821 66.309211)
+        (xy 99.172462 66.254717)
+        (xy 99.33802 66.166224)
+        (xy 99.483133 66.047133)
+        (xy 99.602224 65.90202)
+        (xy 99.690717 65.736462)
+        (xy 99.745211 65.556821)
+        (xy 99.763611 65.37)
+        (xy 100.348389 65.37)
+        (xy 100.348751 65.373676)
+        (xy 100.36598 65.548613)
+        (xy 100.366789 65.556821)
+        (xy 100.367859 65.56035)
+        (xy 100.36786 65.560352)
+        (xy 100.38121 65.60436)
+        (xy 100.421283 65.736462)
+        (xy 100.423019 65.739711)
+        (xy 100.423023 65.739719)
+        (xy 100.506793 65.89644)
+        (xy 100.509776 65.90202)
+        (xy 100.535476 65.933335)
+        (xy 100.62545 66.04297)
+        (xy 100.628867 66.047133)
+        (xy 100.77398 66.166224)
+        (xy 100.818462 66.19)
+        (xy 100.93628 66.252976)
+        (xy 100.936283 66.252977)
+        (xy 100.939538 66.254717)
+        (xy 101.119179 66.309211)
+        (xy 101.306 66.327611)
+        (xy 101.492821 66.309211)
+        (xy 101.672462 66.254717)
+        (xy 101.83802 66.166224)
+        (xy 101.983133 66.047133)
+        (xy 102.102224 65.90202)
+        (xy 102.190717 65.736462)
+        (xy 102.245211 65.556821)
+        (xy 102.263611 65.37)
+        (xy 102.245211 65.183179)
+        (xy 102.190717 65.003538)
+        (xy 102.186826 64.996259)
+        (xy 102.136562 64.902221)
+        (xy 102.102224 64.83798)
+        (xy 101.983133 64.692867)
+        (xy 101.83802 64.573776)
+        (xy 101.813544 64.560693)
+        (xy 101.675719 64.487023)
+        (xy 101.675711 64.487019)
+        (xy 101.672462 64.485283)
+        (xy 101.562569 64.451947)
+        (xy 101.496352 64.43186)
+        (xy 101.49635 64.431859)
+        (xy 101.492821 64.430789)
+        (xy 101.48915 64.430427)
+        (xy 101.489148 64.430427)
+        (xy 101.309676 64.412751)
+        (xy 101.306 64.412389)
+        (xy 101.302324 64.412751)
+        (xy 101.122851 64.430427)
+        (xy 101.122847 64.430427)
+        (xy 101.119179 64.430789)
+        (xy 101.115651 64.431859)
+        (xy 101.115647 64.43186)
+        (xy 100.943068 64.484212)
+        (xy 100.943066 64.484212)
+        (xy 100.939538 64.485283)
+        (xy 100.936292 64.487018)
+        (xy 100.93628 64.487023)
+        (xy 100.777238 64.572034)
+        (xy 100.777233 64.572036)
+        (xy 100.77398 64.573776)
+        (xy 100.771127 64.576117)
+        (xy 100.771123 64.57612)
+        (xy 100.631722 64.690523)
+        (xy 100.631716 64.690528)
+        (xy 100.628867 64.692867)
+        (xy 100.626528 64.695716)
+        (xy 100.626523 64.695722)
+        (xy 100.51212 64.835123)
+        (xy 100.512117 64.835127)
+        (xy 100.509776 64.83798)
+        (xy 100.508036 64.841233)
+        (xy 100.508034 64.841238)
+        (xy 100.423023 65.00028)
+        (xy 100.423018 65.000292)
+        (xy 100.421283 65.003538)
+        (xy 100.420212 65.007066)
+        (xy 100.420212 65.007068)
+        (xy 100.370588 65.170656)
+        (xy 100.366789 65.183179)
+        (xy 100.366427 65.186847)
+        (xy 100.366427 65.186851)
+        (xy 100.352006 65.333278)
+        (xy 100.348389 65.37)
+        (xy 99.763611 65.37)
+        (xy 99.745211 65.183179)
+        (xy 99.690717 65.003538)
+        (xy 99.686826 64.996259)
+        (xy 99.636562 64.902221)
+        (xy 99.602224 64.83798)
+        (xy 99.483133 64.692867)
+        (xy 99.33802 64.573776)
+        (xy 99.313544 64.560693)
+        (xy 99.175719 64.487023)
+        (xy 99.175711 64.487019)
+        (xy 99.172462 64.485283)
+        (xy 99.062569 64.451947)
+        (xy 98.996352 64.43186)
+        (xy 98.99635 64.431859)
+        (xy 98.992821 64.430789)
+        (xy 98.98915 64.430427)
+        (xy 98.989148 64.430427)
+        (xy 98.809676 64.412751)
+        (xy 98.806 64.412389)
+        (xy 98.802324 64.412751)
+        (xy 98.622851 64.430427)
+        (xy 98.622847 64.430427)
+        (xy 98.619179 64.430789)
+        (xy 98.615651 64.431859)
+        (xy 98.615647 64.43186)
+        (xy 98.443068 64.484212)
+        (xy 98.443066 64.484212)
+        (xy 98.439538 64.485283)
+        (xy 98.436292 64.487018)
+        (xy 98.43628 64.487023)
+        (xy 98.277238 64.572034)
+        (xy 98.277233 64.572036)
+        (xy 98.27398 64.573776)
+        (xy 98.271127 64.576117)
+        (xy 98.271123 64.57612)
+        (xy 98.131722 64.690523)
+        (xy 98.131716 64.690528)
+        (xy 98.128867 64.692867)
+        (xy 98.126528 64.695716)
+        (xy 98.126523 64.695722)
+        (xy 98.01212 64.835123)
+        (xy 98.012117 64.835127)
+        (xy 98.009776 64.83798)
+        (xy 98.008036 64.841233)
+        (xy 98.008034 64.841238)
+        (xy 97.923023 65.00028)
+        (xy 97.923018 65.000292)
+        (xy 97.921283 65.003538)
+        (xy 97.920212 65.007066)
+        (xy 97.920212 65.007068)
+        (xy 97.870588 65.170656)
+        (xy 97.866789 65.183179)
+        (xy 97.866427 65.186847)
+        (xy 97.866427 65.186851)
+        (xy 97.852006 65.333278)
+        (xy 97.848389 65.37)
+        (xy 97.182922 65.37)
+        (xy 97.165211 65.190179)
+        (xy 97.110717 65.010538)
+        (xy 97.108862 65.007068)
+        (xy 97.065614 64.926156)
+        (xy 97.022224 64.84498)
+        (xy 96.903133 64.699867)
+        (xy 96.897413 64.695173)
+        (xy 96.802748 64.617483)
+        (xy 96.75802 64.580776)
+        (xy 96.732449 64.567108)
+        (xy 96.595719 64.494023)
+        (xy 96.595711 64.494019)
+        (xy 96.592462 64.492283)
+        (xy 96.466446 64.454056)
+        (xy 96.416352 64.43886)
+        (xy 96.41635 64.438859)
+        (xy 96.412821 64.437789)
+        (xy 96.40915 64.437427)
+        (xy 96.409148 64.437427)
+        (xy 96.229676 64.419751)
+        (xy 96.226 64.419389)
+        (xy 96.222324 64.419751)
+        (xy 96.042851 64.437427)
+        (xy 96.042847 64.437427)
+        (xy 96.039179 64.437789)
+        (xy 96.035651 64.438859)
+        (xy 96.035647 64.43886)
+        (xy 95.863068 64.491212)
+        (xy 95.863066 64.491212)
+        (xy 95.859538 64.492283)
+        (xy 95.856292 64.494018)
+        (xy 95.85628 64.494023)
+        (xy 95.697238 64.579034)
+        (xy 95.697233 64.579036)
+        (xy 95.69398 64.580776)
+        (xy 95.691127 64.583117)
+        (xy 95.691123 64.58312)
+        (xy 95.551722 64.697523)
+        (xy 95.551716 64.697528)
+        (xy 95.548867 64.699867)
+        (xy 95.546528 64.702716)
+        (xy 95.546523 64.702722)
+        (xy 95.43212 64.842123)
+        (xy 95.432117 64.842127)
+        (xy 95.429776 64.84498)
+        (xy 95.428036 64.848233)
+        (xy 95.428034 64.848238)
+        (xy 95.343023 65.00728)
+        (xy 95.343018 65.007292)
+        (xy 95.341283 65.010538)
+        (xy 95.340212 65.014066)
+        (xy 95.340212 65.014068)
+        (xy 95.289984 65.179647)
+        (xy 95.286789 65.190179)
+        (xy 95.286427 65.193847)
+        (xy 95.286427 65.193851)
+        (xy 95.271634 65.34405)
+        (xy 95.268389 65.377)
+        (xy 94.683611 65.377)
+        (xy 94.665211 65.190179)
+        (xy 94.610717 65.010538)
+        (xy 94.608862 65.007068)
+        (xy 94.565614 64.926156)
+        (xy 94.522224 64.84498)
+        (xy 94.403133 64.699867)
+        (xy 94.397413 64.695173)
+        (xy 94.302748 64.617483)
+        (xy 94.25802 64.580776)
+        (xy 94.232449 64.567108)
+        (xy 94.095719 64.494023)
+        (xy 94.095711 64.494019)
+        (xy 94.092462 64.492283)
+        (xy 93.966446 64.454056)
+        (xy 93.916352 64.43886)
+        (xy 93.91635 64.438859)
+        (xy 93.912821 64.437789)
+        (xy 93.90915 64.437427)
+        (xy 93.909148 64.437427)
+        (xy 93.729676 64.419751)
+        (xy 93.726 64.419389)
+        (xy 93.722324 64.419751)
+        (xy 93.542851 64.437427)
+        (xy 93.542847 64.437427)
+        (xy 93.539179 64.437789)
+        (xy 93.535651 64.438859)
+        (xy 93.535647 64.43886)
+        (xy 93.363068 64.491212)
+        (xy 93.363066 64.491212)
+        (xy 93.359538 64.492283)
+        (xy 93.356292 64.494018)
+        (xy 93.35628 64.494023)
+        (xy 93.197238 64.579034)
+        (xy 93.197233 64.579036)
+        (xy 93.19398 64.580776)
+        (xy 93.191127 64.583117)
+        (xy 93.191123 64.58312)
+        (xy 93.051722 64.697523)
+        (xy 93.051716 64.697528)
+        (xy 93.048867 64.699867)
+        (xy 93.046528 64.702716)
+        (xy 93.046523 64.702722)
+        (xy 92.93212 64.842123)
+        (xy 92.932117 64.842127)
+        (xy 92.929776 64.84498)
+        (xy 92.928036 64.848233)
+        (xy 92.928034 64.848238)
+        (xy 92.843023 65.00728)
+        (xy 92.843018 65.007292)
+        (xy 92.841283 65.010538)
+        (xy 92.840212 65.014066)
+        (xy 92.840212 65.014068)
+        (xy 92.789984 65.179647)
+        (xy 92.786789 65.190179)
+        (xy 92.786427 65.193847)
+        (xy 92.786427 65.193851)
+        (xy 92.771634 65.34405)
+        (xy 92.768389 65.377)
+        (xy 69.787 65.377)
+        (xy 69.787 62.877)
+        (xy 92.768389 62.877)
+        (xy 92.768751 62.880676)
+        (xy 92.786099 63.056821)
+        (xy 92.786789 63.063821)
+        (xy 92.787859 63.06735)
+        (xy 92.78786 63.067352)
+        (xy 92.812744 63.149381)
+        (xy 92.841283 63.243462)
+        (xy 92.843019 63.246711)
+        (xy 92.843023 63.246719)
+        (xy 92.91821 63.387381)
+        (xy 92.929776 63.40902)
+        (xy 92.952778 63.437048)
+        (xy 93.038429 63.541415)
+        (xy 93.048867 63.554133)
+        (xy 93.19398 63.673224)
+        (xy 93.26584 63.711634)
+        (xy 93.35628 63.759976)
+        (xy 93.356283 63.759977)
+        (xy 93.359538 63.761717)
+        (xy 93.539179 63.816211)
+        (xy 93.703531 63.832398)
+        (xy 93.722019 63.834219)
+        (xy 93.726 63.834611)
+        (xy 93.729981 63.834219)
+        (xy 93.748469 63.832398)
+        (xy 93.912821 63.816211)
+        (xy 94.092462 63.761717)
+        (xy 94.25802 63.673224)
+        (xy 94.403133 63.554133)
+        (xy 94.522224 63.40902)
+        (xy 94.610717 63.243462)
+        (xy 94.665211 63.063821)
+        (xy 94.683611 62.877)
+        (xy 95.268389 62.877)
+        (xy 95.268751 62.880676)
+        (xy 95.286099 63.056821)
+        (xy 95.286789 63.063821)
+        (xy 95.287859 63.06735)
+        (xy 95.28786 63.067352)
+        (xy 95.312744 63.149381)
+        (xy 95.341283 63.243462)
+        (xy 95.343019 63.246711)
+        (xy 95.343023 63.246719)
+        (xy 95.41821 63.387381)
+        (xy 95.429776 63.40902)
+        (xy 95.452778 63.437048)
+        (xy 95.538429 63.541415)
+        (xy 95.548867 63.554133)
+        (xy 95.69398 63.673224)
+        (xy 95.76584 63.711634)
+        (xy 95.85628 63.759976)
+        (xy 95.856283 63.759977)
+        (xy 95.859538 63.761717)
+        (xy 96.039179 63.816211)
+        (xy 96.203531 63.832398)
+        (xy 96.222019 63.834219)
+        (xy 96.226 63.834611)
+        (xy 96.229981 63.834219)
+        (xy 96.248469 63.832398)
+        (xy 96.412821 63.816211)
+        (xy 96.592462 63.761717)
+        (xy 96.75802 63.673224)
+        (xy 96.903133 63.554133)
+        (xy 97.022224 63.40902)
+        (xy 97.110717 63.243462)
+        (xy 97.165211 63.063821)
+        (xy 97.183611 62.877)
+        (xy 97.182922 62.87)
+        (xy 97.848389 62.87)
+        (xy 97.848751 62.873676)
+        (xy 97.86605 63.049325)
+        (xy 97.866789 63.056821)
+        (xy 97.867859 63.06035)
+        (xy 97.86786 63.060352)
+        (xy 97.880553 63.102194)
+        (xy 97.921283 63.236462)
+        (xy 97.923019 63.239711)
+        (xy 97.923023 63.239719)
+        (xy 98.001647 63.386812)
+        (xy 98.009776 63.40202)
+        (xy 98.042912 63.442396)
+        (xy 98.124173 63.541414)
+        (xy 98.128867 63.547133)
+        (xy 98.27398 63.666224)
+        (xy 98.34276 63.702988)
+        (xy 98.43628 63.752976)
+        (xy 98.436283 63.752977)
+        (xy 98.439538 63.754717)
+        (xy 98.619179 63.809211)
+        (xy 98.806 63.827611)
+        (xy 98.992821 63.809211)
+        (xy 99.172462 63.754717)
+        (xy 99.33802 63.666224)
+        (xy 99.483133 63.547133)
+        (xy 99.602224 63.40202)
+        (xy 99.690717 63.236462)
+        (xy 99.745211 63.056821)
+        (xy 99.763611 62.87)
+        (xy 100.348389 62.87)
+        (xy 100.348751 62.873676)
+        (xy 100.36605 63.049325)
+        (xy 100.366789 63.056821)
+        (xy 100.367859 63.06035)
+        (xy 100.36786 63.060352)
+        (xy 100.380553 63.102194)
+        (xy 100.421283 63.236462)
+        (xy 100.423019 63.239711)
+        (xy 100.423023 63.239719)
+        (xy 100.501647 63.386812)
+        (xy 100.509776 63.40202)
+        (xy 100.542912 63.442396)
+        (xy 100.624173 63.541414)
+        (xy 100.628867 63.547133)
+        (xy 100.77398 63.666224)
+        (xy 100.84276 63.702988)
+        (xy 100.93628 63.752976)
+        (xy 100.936283 63.752977)
+        (xy 100.939538 63.754717)
+        (xy 101.119179 63.809211)
+        (xy 101.306 63.827611)
+        (xy 101.492821 63.809211)
+        (xy 101.672462 63.754717)
+        (xy 101.83802 63.666224)
+        (xy 101.983133 63.547133)
+        (xy 102.102224 63.40202)
+        (xy 102.190717 63.236462)
+        (xy 102.245211 63.056821)
+        (xy 102.263611 62.87)
+        (xy 102.245211 62.683179)
+        (xy 102.190717 62.503538)
+        (xy 102.185566 62.493902)
+        (xy 102.140443 62.409482)
+        (xy 102.102224 62.33798)
+        (xy 101.983133 62.192867)
+        (xy 101.962842 62.176215)
+        (xy 101.849406 62.08312)
+        (xy 101.83802 62.073776)
+        (xy 101.834697 62.072)
+        (xy 101.675719 61.987023)
+        (xy 101.675711 61.987019)
+        (xy 101.672462 61.985283)
+        (xy 101.521834 61.93959)
+        (xy 101.496352 61.93186)
+        (xy 101.49635 61.931859)
+        (xy 101.492821 61.930789)
+        (xy 101.48915 61.930427)
+        (xy 101.489148 61.930427)
+        (xy 101.309676 61.912751)
+        (xy 101.306 61.912389)
+        (xy 101.302324 61.912751)
+        (xy 101.122851 61.930427)
+        (xy 101.122847 61.930427)
+        (xy 101.119179 61.930789)
+        (xy 101.115651 61.931859)
+        (xy 101.115647 61.93186)
+        (xy 100.943068 61.984212)
+        (xy 100.943066 61.984212)
+        (xy 100.939538 61.985283)
+        (xy 100.936292 61.987018)
+        (xy 100.93628 61.987023)
+        (xy 100.777238 62.072034)
+        (xy 100.777233 62.072036)
+        (xy 100.77398 62.073776)
+        (xy 100.771127 62.076117)
+        (xy 100.771123 62.07612)
+        (xy 100.631722 62.190523)
+        (xy 100.631716 62.190528)
+        (xy 100.628867 62.192867)
+        (xy 100.626528 62.195716)
+        (xy 100.626523 62.195722)
+        (xy 100.51212 62.335123)
+        (xy 100.512117 62.335127)
+        (xy 100.509776 62.33798)
+        (xy 100.508036 62.341233)
+        (xy 100.508034 62.341238)
+        (xy 100.423023 62.50028)
+        (xy 100.423018 62.500292)
+        (xy 100.421283 62.503538)
+        (xy 100.420212 62.507066)
+        (xy 100.420212 62.507068)
+        (xy 100.373055 62.662524)
+        (xy 100.366789 62.683179)
+        (xy 100.366427 62.686847)
+        (xy 100.366427 62.686851)
+        (xy 100.353012 62.823058)
+        (xy 100.348389 62.87)
+        (xy 99.763611 62.87)
+        (xy 99.745211 62.683179)
+        (xy 99.690717 62.503538)
+        (xy 99.685566 62.493902)
+        (xy 99.640443 62.409482)
+        (xy 99.602224 62.33798)
+        (xy 99.483133 62.192867)
+        (xy 99.462842 62.176215)
+        (xy 99.349406 62.08312)
+        (xy 99.33802 62.073776)
+        (xy 99.334697 62.072)
+        (xy 99.175719 61.987023)
+        (xy 99.175711 61.987019)
+        (xy 99.172462 61.985283)
+        (xy 99.021834 61.93959)
+        (xy 98.996352 61.93186)
+        (xy 98.99635 61.931859)
+        (xy 98.992821 61.930789)
+        (xy 98.98915 61.930427)
+        (xy 98.989148 61.930427)
+        (xy 98.809676 61.912751)
+        (xy 98.806 61.912389)
+        (xy 98.802324 61.912751)
+        (xy 98.622851 61.930427)
+        (xy 98.622847 61.930427)
+        (xy 98.619179 61.930789)
+        (xy 98.615651 61.931859)
+        (xy 98.615647 61.93186)
+        (xy 98.443068 61.984212)
+        (xy 98.443066 61.984212)
+        (xy 98.439538 61.985283)
+        (xy 98.436292 61.987018)
+        (xy 98.43628 61.987023)
+        (xy 98.277238 62.072034)
+        (xy 98.277233 62.072036)
+        (xy 98.27398 62.073776)
+        (xy 98.271127 62.076117)
+        (xy 98.271123 62.07612)
+        (xy 98.131722 62.190523)
+        (xy 98.131716 62.190528)
+        (xy 98.128867 62.192867)
+        (xy 98.126528 62.195716)
+        (xy 98.126523 62.195722)
+        (xy 98.01212 62.335123)
+        (xy 98.012117 62.335127)
+        (xy 98.009776 62.33798)
+        (xy 98.008036 62.341233)
+        (xy 98.008034 62.341238)
+        (xy 97.923023 62.50028)
+        (xy 97.923018 62.500292)
+        (xy 97.921283 62.503538)
+        (xy 97.920212 62.507066)
+        (xy 97.920212 62.507068)
+        (xy 97.873055 62.662524)
+        (xy 97.866789 62.683179)
+        (xy 97.866427 62.686847)
+        (xy 97.866427 62.686851)
+        (xy 97.853012 62.823058)
+        (xy 97.848389 62.87)
+        (xy 97.182922 62.87)
+        (xy 97.165211 62.690179)
+        (xy 97.110717 62.510538)
+        (xy 97.108862 62.507068)
+        (xy 97.054351 62.405085)
+        (xy 97.022224 62.34498)
+        (xy 96.903133 62.199867)
+        (xy 96.894603 62.192867)
+        (xy 96.761657 62.083761)
+        (xy 96.75802 62.080776)
+        (xy 96.750993 62.07702)
+        (xy 96.595719 61.994023)
+        (xy 96.595711 61.994019)
+        (xy 96.592462 61.992283)
+        (xy 96.412821 61.937789)
+        (xy 96.40915 61.937427)
+        (xy 96.409148 61.937427)
+        (xy 96.229676 61.919751)
+        (xy 96.226 61.919389)
+        (xy 96.222324 61.919751)
+        (xy 96.042851 61.937427)
+        (xy 96.042847 61.937427)
+        (xy 96.039179 61.937789)
+        (xy 96.035651 61.938859)
+        (xy 96.035647 61.93886)
+        (xy 95.863068 61.991212)
+        (xy 95.863066 61.991212)
+        (xy 95.859538 61.992283)
+        (xy 95.856292 61.994018)
+        (xy 95.85628 61.994023)
+        (xy 95.697238 62.079034)
+        (xy 95.697233 62.079036)
+        (xy 95.69398 62.080776)
+        (xy 95.691127 62.083117)
+        (xy 95.691123 62.08312)
+        (xy 95.551722 62.197523)
+        (xy 95.551716 62.197528)
+        (xy 95.548867 62.199867)
+        (xy 95.546528 62.202716)
+        (xy 95.546523 62.202722)
+        (xy 95.43212 62.342123)
+        (xy 95.432117 62.342127)
+        (xy 95.429776 62.34498)
+        (xy 95.428036 62.348233)
+        (xy 95.428034 62.348238)
+        (xy 95.343023 62.50728)
+        (xy 95.343018 62.507292)
+        (xy 95.341283 62.510538)
+        (xy 95.340212 62.514066)
+        (xy 95.340212 62.514068)
+        (xy 95.28812 62.685792)
+        (xy 95.286789 62.690179)
+        (xy 95.286427 62.693847)
+        (xy 95.286427 62.693851)
+        (xy 95.271294 62.8475)
+        (xy 95.268389 62.877)
+        (xy 94.683611 62.877)
+        (xy 94.665211 62.690179)
+        (xy 94.610717 62.510538)
+        (xy 94.608862 62.507068)
+        (xy 94.554351 62.405085)
+        (xy 94.522224 62.34498)
+        (xy 94.403133 62.199867)
+        (xy 94.394603 62.192867)
+        (xy 94.261657 62.083761)
+        (xy 94.25802 62.080776)
+        (xy 94.250993 62.07702)
+        (xy 94.095719 61.994023)
+        (xy 94.095711 61.994019)
+        (xy 94.092462 61.992283)
+        (xy 93.912821 61.937789)
+        (xy 93.90915 61.937427)
+        (xy 93.909148 61.937427)
+        (xy 93.729676 61.919751)
+        (xy 93.726 61.919389)
+        (xy 93.722324 61.919751)
+        (xy 93.542851 61.937427)
+        (xy 93.542847 61.937427)
+        (xy 93.539179 61.937789)
+        (xy 93.535651 61.938859)
+        (xy 93.535647 61.93886)
+        (xy 93.363068 61.991212)
+        (xy 93.363066 61.991212)
+        (xy 93.359538 61.992283)
+        (xy 93.356292 61.994018)
+        (xy 93.35628 61.994023)
+        (xy 93.197238 62.079034)
+        (xy 93.197233 62.079036)
+        (xy 93.19398 62.080776)
+        (xy 93.191127 62.083117)
+        (xy 93.191123 62.08312)
+        (xy 93.051722 62.197523)
+        (xy 93.051716 62.197528)
+        (xy 93.048867 62.199867)
+        (xy 93.046528 62.202716)
+        (xy 93.046523 62.202722)
+        (xy 92.93212 62.342123)
+        (xy 92.932117 62.342127)
+        (xy 92.929776 62.34498)
+        (xy 92.928036 62.348233)
+        (xy 92.928034 62.348238)
+        (xy 92.843023 62.50728)
+        (xy 92.843018 62.507292)
+        (xy 92.841283 62.510538)
+        (xy 92.840212 62.514066)
+        (xy 92.840212 62.514068)
+        (xy 92.78812 62.685792)
+        (xy 92.786789 62.690179)
+        (xy 92.786427 62.693847)
+        (xy 92.786427 62.693851)
+        (xy 92.771294 62.8475)
+        (xy 92.768389 62.877)
+        (xy 69.787 62.877)
+        (xy 69.787 61.863078)
+        (xy 69.792724 61.8343)
+        (xy 69.809026 61.809904)
+        (xy 70.484361 61.134569)
+        (xy 93.151268 61.134569)
+        (xy 93.156004 61.141412)
+        (xy 93.191401 61.170461)
+        (xy 93.197521 61.17455)
+        (xy 93.356467 61.259508)
+        (xy 93.363268 61.262326)
+        (xy 93.535742 61.314645)
+        (xy 93.542952 61.31608)
+        (xy 93.722325 61.333747)
+        (xy 93.729675 61.333747)
+        (xy 93.909047 61.31608)
+        (xy 93.916257 61.314645)
+        (xy 94.088731 61.262326)
+        (xy 94.095532 61.259508)
+        (xy 94.25448 61.174549)
+        (xy 94.260597 61.170462)
+        (xy 94.295993 61.141412)
+        (xy 94.300729 61.134569)
+        (xy 95.651268 61.134569)
+        (xy 95.656004 61.141412)
+        (xy 95.691401 61.170461)
+        (xy 95.697521 61.17455)
+        (xy 95.856467 61.259508)
+        (xy 95.863268 61.262326)
+        (xy 96.035742 61.314645)
+        (xy 96.042952 61.31608)
+        (xy 96.222325 61.333747)
+        (xy 96.229675 61.333747)
+        (xy 96.409047 61.31608)
+        (xy 96.416257 61.314645)
+        (xy 96.588731 61.262326)
+        (xy 96.595532 61.259508)
+        (xy 96.75448 61.174549)
+        (xy 96.760597 61.170462)
+        (xy 96.795993 61.141412)
+        (xy 96.80073 61.134568)
+        (xy 96.796685 61.12729)
+        (xy 96.233 60.563605)
+        (xy 96.225999 60.559563)
+        (xy 96.218999 60.563605)
+        (xy 95.655314 61.127289)
+        (xy 95.651268 61.134569)
+        (xy 94.300729 61.134569)
+        (xy 94.30073 61.134568)
+        (xy 94.296685 61.12729)
+        (xy 93.733 60.563605)
+        (xy 93.725999 60.559563)
+        (xy 93.718999 60.563605)
+        (xy 93.155314 61.127289)
+        (xy 93.151268 61.134569)
+        (xy 70.484361 61.134569)
+        (xy 70.572904 61.046026)
+        (xy 70.5973 61.029724)
+        (xy 70.626078 61.024)
+        (xy 76.030583 61.024)
+        (xy 76.040398 61.024643)
+        (xy 76.073 61.028935)
+        (xy 76.077884 61.028292)
+        (xy 76.077889 61.028292)
+        (xy 76.103108 61.024971)
+        (xy 76.11048 61.024)
+        (xy 76.110491 61.024)
+        (xy 76.110492 61.024)
+        (xy 76.222322 61.009277)
+        (xy 76.361468 60.951641)
+        (xy 76.368975 60.945881)
+        (xy 76.450954 60.882976)
+        (xy 76.450958 60.882972)
+        (xy 76.475683 60.864)
+        (xy 76.480955 60.859955)
+        (xy 76.500984 60.833851)
+        (xy 76.507456 60.826473)
+        (xy 76.953254 60.380675)
+        (xy 92.769253 60.380675)
+        (xy 92.786919 60.560047)
+        (xy 92.788354 60.567257)
+        (xy 92.840673 60.739731)
+        (xy 92.843491 60.746532)
+        (xy 92.928449 60.905478)
+        (xy 92.932538 60.911598)
+        (xy 92.961586 60.946994)
+        (xy 92.96843 60.95173)
+        (xy 92.975709 60.947684)
+        (xy 93.539394 60.384)
+        (xy 93.543436 60.376999)
+        (xy 93.908563 60.376999)
+        (xy 93.912605 60.384)
+        (xy 94.47629 60.947685)
+        (xy 94.483568 60.95173)
+        (xy 94.490412 60.946993)
+        (xy 94.519462 60.911597)
+        (xy 94.523549 60.90548)
+        (xy 94.608508 60.746532)
+        (xy 94.611326 60.739731)
+        (xy 94.663645 60.567257)
+        (xy 94.66508 60.560047)
+        (xy 94.682747 60.380675)
+        (xy 95.269253 60.380675)
+        (xy 95.286919 60.560047)
+        (xy 95.288354 60.567257)
+        (xy 95.340673 60.739731)
+        (xy 95.343491 60.746532)
+        (xy 95.428449 60.905478)
+        (xy 95.432538 60.911598)
+        (xy 95.461586 60.946994)
+        (xy 95.46843 60.95173)
+        (xy 95.475709 60.947684)
+        (xy 96.039394 60.384)
+        (xy 96.043436 60.376999)
+        (xy 96.408563 60.376999)
+        (xy 96.412605 60.384)
+        (xy 96.97629 60.947685)
+        (xy 96.983568 60.95173)
+        (xy 96.990412 60.946993)
+        (xy 97.019462 60.911597)
+        (xy 97.023549 60.90548)
+        (xy 97.108508 60.746532)
+        (xy 97.111326 60.739731)
+        (xy 97.163645 60.567257)
+        (xy 97.16508 60.560047)
+        (xy 97.182747 60.380675)
+        (xy 97.182747 60.373325)
+        (xy 97.18242 60.37)
+        (xy 97.848389 60.37)
+        (xy 97.848751 60.373676)
+        (xy 97.862923 60.517575)
+        (xy 97.866789 60.556821)
+        (xy 97.867859 60.56035)
+        (xy 97.86786 60.560352)
+        (xy 97.881395 60.604969)
+        (xy 97.921283 60.736462)
+        (xy 97.923019 60.739711)
+        (xy 97.923023 60.739719)
+        (xy 97.999596 60.882974)
+        (xy 98.009776 60.90202)
+        (xy 98.128867 61.047133)
+        (xy 98.27398 61.166224)
+        (xy 98.289557 61.17455)
+        (xy 98.43628 61.252976)
+        (xy 98.436283 61.252977)
+        (xy 98.439538 61.254717)
+        (xy 98.619179 61.309211)
+        (xy 98.806 61.327611)
+        (xy 98.992821 61.309211)
+        (xy 99.172462 61.254717)
+        (xy 99.33802 61.166224)
+        (xy 99.483133 61.047133)
+        (xy 99.602224 60.90202)
+        (xy 99.690717 60.736462)
+        (xy 99.745211 60.556821)
+        (xy 99.763611 60.37)
+        (xy 100.348389 60.37)
+        (xy 100.348751 60.373676)
+        (xy 100.362923 60.517575)
+        (xy 100.366789 60.556821)
+        (xy 100.367859 60.56035)
+        (xy 100.36786 60.560352)
+        (xy 100.381395 60.604969)
+        (xy 100.421283 60.736462)
+        (xy 100.423019 60.739711)
+        (xy 100.423023 60.739719)
+        (xy 100.499596 60.882974)
+        (xy 100.509776 60.90202)
+        (xy 100.628867 61.047133)
+        (xy 100.77398 61.166224)
+        (xy 100.789557 61.17455)
+        (xy 100.93628 61.252976)
+        (xy 100.936283 61.252977)
+        (xy 100.939538 61.254717)
+        (xy 101.119179 61.309211)
+        (xy 101.306 61.327611)
+        (xy 101.492821 61.309211)
+        (xy 101.672462 61.254717)
+        (xy 101.83802 61.166224)
+        (xy 101.983133 61.047133)
+        (xy 102.102224 60.90202)
+        (xy 102.190717 60.736462)
+        (xy 102.245211 60.556821)
+        (xy 102.263611 60.37)
+        (xy 102.245211 60.183179)
+        (xy 102.190717 60.003538)
+        (xy 102.188616 59.999608)
+        (xy 102.135417 59.900079)
+        (xy 102.102224 59.83798)
+        (xy 101.983133 59.692867)
+        (xy 101.958933 59.673007)
+        (xy 101.878813 59.607254)
+        (xy 101.83802 59.573776)
+        (xy 101.793754 59.550115)
+        (xy 101.675719 59.487023)
+        (xy 101.675711 59.487019)
+        (xy 101.672462 59.485283)
+        (xy 101.552815 59.448988)
+        (xy 101.496352 59.43186)
+        (xy 101.49635 59.431859)
+        (xy 101.492821 59.430789)
+        (xy 101.48915 59.430427)
+        (xy 101.489148 59.430427)
+        (xy 101.309676 59.412751)
+        (xy 101.306 59.412389)
+        (xy 101.302324 59.412751)
+        (xy 101.122851 59.430427)
+        (xy 101.122847 59.430427)
+        (xy 101.119179 59.430789)
+        (xy 101.115651 59.431859)
+        (xy 101.115647 59.43186)
+        (xy 100.943068 59.484212)
+        (xy 100.943066 59.484212)
+        (xy 100.939538 59.485283)
+        (xy 100.936292 59.487018)
+        (xy 100.93628 59.487023)
+        (xy 100.777238 59.572034)
+        (xy 100.777233 59.572036)
+        (xy 100.77398 59.573776)
+        (xy 100.771127 59.576117)
+        (xy 100.771123 59.57612)
+        (xy 100.631722 59.690523)
+        (xy 100.631716 59.690528)
+        (xy 100.628867 59.692867)
+        (xy 100.626528 59.695716)
+        (xy 100.626523 59.695722)
+        (xy 100.51212 59.835123)
+        (xy 100.512117 59.835127)
+        (xy 100.509776 59.83798)
+        (xy 100.508036 59.841233)
+        (xy 100.508034 59.841238)
+        (xy 100.423023 60.00028)
+        (xy 100.423018 60.000292)
+        (xy 100.421283 60.003538)
+        (xy 100.420212 60.007066)
+        (xy 100.420212 60.007068)
+        (xy 100.370609 60.170587)
+        (xy 100.366789 60.183179)
+        (xy 100.366427 60.186847)
+        (xy 100.366427 60.186851)
+        (xy 100.354527 60.307679)
+        (xy 100.348389 60.37)
+        (xy 99.763611 60.37)
+        (xy 99.745211 60.183179)
+        (xy 99.690717 60.003538)
+        (xy 99.688616 59.999608)
+        (xy 99.635417 59.900079)
+        (xy 99.602224 59.83798)
+        (xy 99.483133 59.692867)
+        (xy 99.458933 59.673007)
+        (xy 99.378813 59.607254)
+        (xy 99.33802 59.573776)
+        (xy 99.293754 59.550115)
+        (xy 99.175719 59.487023)
+        (xy 99.175711 59.487019)
+        (xy 99.172462 59.485283)
+        (xy 99.052815 59.448988)
+        (xy 98.996352 59.43186)
+        (xy 98.99635 59.431859)
+        (xy 98.992821 59.430789)
+        (xy 98.98915 59.430427)
+        (xy 98.989148 59.430427)
+        (xy 98.809676 59.412751)
+        (xy 98.806 59.412389)
+        (xy 98.802324 59.412751)
+        (xy 98.622851 59.430427)
+        (xy 98.622847 59.430427)
+        (xy 98.619179 59.430789)
+        (xy 98.615651 59.431859)
+        (xy 98.615647 59.43186)
+        (xy 98.443068 59.484212)
+        (xy 98.443066 59.484212)
+        (xy 98.439538 59.485283)
+        (xy 98.436292 59.487018)
+        (xy 98.43628 59.487023)
+        (xy 98.277238 59.572034)
+        (xy 98.277233 59.572036)
+        (xy 98.27398 59.573776)
+        (xy 98.271127 59.576117)
+        (xy 98.271123 59.57612)
+        (xy 98.131722 59.690523)
+        (xy 98.131716 59.690528)
+        (xy 98.128867 59.692867)
+        (xy 98.126528 59.695716)
+        (xy 98.126523 59.695722)
+        (xy 98.01212 59.835123)
+        (xy 98.012117 59.835127)
+        (xy 98.009776 59.83798)
+        (xy 98.008036 59.841233)
+        (xy 98.008034 59.841238)
+        (xy 97.923023 60.00028)
+        (xy 97.923018 60.000292)
+        (xy 97.921283 60.003538)
+        (xy 97.920212 60.007066)
+        (xy 97.920212 60.007068)
+        (xy 97.870609 60.170587)
+        (xy 97.866789 60.183179)
+        (xy 97.866427 60.186847)
+        (xy 97.866427 60.186851)
+        (xy 97.854527 60.307679)
+        (xy 97.848389 60.37)
+        (xy 97.18242 60.37)
+        (xy 97.16508 60.193952)
+        (xy 97.163645 60.186742)
+        (xy 97.111326 60.014268)
+        (xy 97.108508 60.007467)
+        (xy 97.02355 59.848521)
+        (xy 97.019461 59.842401)
+        (xy 96.990412 59.807004)
+        (xy 96.983569 59.802268)
+        (xy 96.976289 59.806314)
+        (xy 96.412605 60.369999)
+        (xy 96.408563 60.376999)
+        (xy 96.043436 60.376999)
+        (xy 96.039394 60.369999)
+        (xy 95.475709 59.806314)
+        (xy 95.46843 59.802269)
+        (xy 95.461585 59.807006)
+        (xy 95.432538 59.8424)
+        (xy 95.428448 59.848523)
+        (xy 95.343491 60.007467)
+        (xy 95.340673 60.014268)
+        (xy 95.288354 60.186742)
+        (xy 95.286919 60.193952)
+        (xy 95.269253 60.373325)
+        (xy 95.269253 60.380675)
+        (xy 94.682747 60.380675)
+        (xy 94.682747 60.373325)
+        (xy 94.66508 60.193952)
+        (xy 94.663645 60.186742)
+        (xy 94.611326 60.014268)
+        (xy 94.608508 60.007467)
+        (xy 94.52355 59.848521)
+        (xy 94.519461 59.842401)
+        (xy 94.490412 59.807004)
+        (xy 94.483569 59.802268)
+        (xy 94.476289 59.806314)
+        (xy 93.912605 60.369999)
+        (xy 93.908563 60.376999)
+        (xy 93.543436 60.376999)
+        (xy 93.539394 60.369999)
+        (xy 92.975709 59.806314)
+        (xy 92.96843 59.802269)
+        (xy 92.961585 59.807006)
+        (xy 92.932538 59.8424)
+        (xy 92.928448 59.848523)
+        (xy 92.843491 60.007467)
+        (xy 92.840673 60.014268)
+        (xy 92.788354 60.186742)
+        (xy 92.786919 60.193952)
+        (xy 92.769253 60.373325)
+        (xy 92.769253 60.380675)
+        (xy 76.953254 60.380675)
+        (xy 77.446774 59.887154)
+        (xy 77.486391 59.866362)
+        (xy 77.552483 59.854251)
+        (xy 77.707275 59.784584)
+        (xy 77.80737 59.706166)
+        (xy 77.894106 59.61943)
+        (xy 93.151269 59.61943)
+        (xy 93.155314 59.626709)
+        (xy 93.718999 60.190394)
+        (xy 93.726 60.194436)
+        (xy 93.733 60.190394)
+        (xy 94.296684 59.626709)
+        (xy 94.30073 59.61943)
+        (xy 95.651269 59.61943)
+        (xy 95.655314 59.626709)
+        (xy 96.218999 60.190394)
+        (xy 96.226 60.194436)
+        (xy 96.233 60.190394)
+        (xy 96.796684 59.626709)
+        (xy 96.80073 59.61943)
+        (xy 96.795994 59.612586)
+        (xy 96.760598 59.583538)
+        (xy 96.754478 59.579449)
+        (xy 96.595532 59.494491)
+        (xy 96.588731 59.491673)
+        (xy 96.416257 59.439354)
+        (xy 96.409047 59.437919)
+        (xy 96.229675 59.420253)
+        (xy 96.222325 59.420253)
+        (xy 96.042952 59.437919)
+        (xy 96.035742 59.439354)
+        (xy 95.863268 59.491673)
+        (xy 95.856467 59.494491)
+        (xy 95.697523 59.579448)
+        (xy 95.6914 59.583538)
+        (xy 95.656006 59.612585)
+        (xy 95.651269 59.61943)
+        (xy 94.30073 59.61943)
+        (xy 94.295994 59.612586)
+        (xy 94.260598 59.583538)
+        (xy 94.254478 59.579449)
+        (xy 94.095532 59.494491)
+        (xy 94.088731 59.491673)
+        (xy 93.916257 59.439354)
+        (xy 93.909047 59.437919)
+        (xy 93.729675 59.420253)
+        (xy 93.722325 59.420253)
+        (xy 93.542952 59.437919)
+        (xy 93.535742 59.439354)
+        (xy 93.363268 59.491673)
+        (xy 93.356467 59.494491)
+        (xy 93.197523 59.579448)
+        (xy 93.1914 59.583538)
+        (xy 93.156006 59.612585)
+        (xy 93.151269 59.61943)
+        (xy 77.894106 59.61943)
+        (xy 78.378865 59.134669)
+        (xy 78.37887 59.134666)
+        (xy 79.010165 58.50337)
+        (xy 79.088584 58.403275)
+        (xy 79.158251 58.248483)
+        (xy 79.188849 58.081515)
+        (xy 79.1786 57.912076)
+        (xy 79.165489 57.87)
+        (xy 97.848389 57.87)
+        (xy 97.848751 57.873676)
+        (xy 97.866098 58.049812)
+        (xy 97.866789 58.056821)
+        (xy 97.867859 58.06035)
+        (xy 97.86786 58.060352)
+        (xy 97.868884 58.063727)
+        (xy 97.921283 58.236462)
+        (xy 97.923019 58.239711)
+        (xy 97.923023 58.239719)
+        (xy 98.006657 58.396185)
+        (xy 98.009776 58.40202)
+        (xy 98.025455 58.421125)
+        (xy 98.114965 58.530194)
+        (xy 98.128867 58.547133)
+        (xy 98.27398 58.666224)
+        (xy 98.312849 58.687)
+        (xy 98.43628 58.752976)
+        (xy 98.436283 58.752977)
+        (xy 98.439538 58.754717)
+        (xy 98.619179 58.809211)
+        (xy 98.806 58.827611)
+        (xy 98.992821 58.809211)
+        (xy 99.172462 58.754717)
+        (xy 99.33802 58.666224)
+        (xy 99.483133 58.547133)
+        (xy 99.602224 58.40202)
+        (xy 99.690717 58.236462)
+        (xy 99.745211 58.056821)
+        (xy 99.763611 57.87)
+        (xy 100.348389 57.87)
+        (xy 100.348751 57.873676)
+        (xy 100.366098 58.049812)
+        (xy 100.366789 58.056821)
+        (xy 100.367859 58.06035)
+        (xy 100.36786 58.060352)
+        (xy 100.368884 58.063727)
+        (xy 100.421283 58.236462)
+        (xy 100.423019 58.239711)
+        (xy 100.423023 58.239719)
+        (xy 100.506657 58.396185)
+        (xy 100.509776 58.40202)
+        (xy 100.525455 58.421125)
+        (xy 100.614965 58.530194)
+        (xy 100.628867 58.547133)
+        (xy 100.77398 58.666224)
+        (xy 100.812849 58.687)
+        (xy 100.93628 58.752976)
+        (xy 100.936283 58.752977)
+        (xy 100.939538 58.754717)
+        (xy 101.119179 58.809211)
+        (xy 101.306 58.827611)
+        (xy 101.492821 58.809211)
+        (xy 101.672462 58.754717)
+        (xy 101.83802 58.666224)
+        (xy 101.983133 58.547133)
+        (xy 102.102224 58.40202)
+        (xy 102.190717 58.236462)
+        (xy 102.245211 58.056821)
+        (xy 102.263611 57.87)
+        (xy 102.245211 57.683179)
+        (xy 102.190717 57.503538)
+        (xy 102.179399 57.482364)
+        (xy 102.134975 57.399253)
+        (xy 102.102224 57.33798)
+        (xy 101.983133 57.192867)
+        (xy 101.97037 57.182393)
+        (xy 101.855962 57.088501)
+        (xy 101.83802 57.073776)
+        (xy 101.811839 57.059782)
+        (xy 101.675719 56.987023)
+        (xy 101.675711 56.987019)
+        (xy 101.672462 56.985283)
+        (xy 101.577496 56.956475)
+        (xy 101.496352 56.93186)
+        (xy 101.49635 56.931859)
+        (xy 101.492821 56.930789)
+        (xy 101.48915 56.930427)
+        (xy 101.489148 56.930427)
+        (xy 101.309676 56.912751)
+        (xy 101.306 56.912389)
+        (xy 101.302324 56.912751)
+        (xy 101.122851 56.930427)
+        (xy 101.122847 56.930427)
+        (xy 101.119179 56.930789)
+        (xy 101.115651 56.931859)
+        (xy 101.115647 56.93186)
+        (xy 100.943068 56.984212)
+        (xy 100.943066 56.984212)
+        (xy 100.939538 56.985283)
+        (xy 100.936292 56.987018)
+        (xy 100.93628 56.987023)
+        (xy 100.777238 57.072034)
+        (xy 100.777233 57.072036)
+        (xy 100.77398 57.073776)
+        (xy 100.771127 57.076117)
+        (xy 100.771123 57.07612)
+        (xy 100.631722 57.190523)
+        (xy 100.631716 57.190528)
+        (xy 100.628867 57.192867)
+        (xy 100.626528 57.195716)
+        (xy 100.626523 57.195722)
+        (xy 100.51212 57.335123)
+        (xy 100.512117 57.335127)
+        (xy 100.509776 57.33798)
+        (xy 100.508036 57.341233)
+        (xy 100.508034 57.341238)
+        (xy 100.423023 57.50028)
+        (xy 100.423018 57.500292)
+        (xy 100.421283 57.503538)
+        (xy 100.420212 57.507066)
+        (xy 100.420212 57.507068)
+        (xy 100.369662 57.673709)
+        (xy 100.366789 57.683179)
+        (xy 100.366427 57.686847)
+        (xy 100.366427 57.686851)
+        (xy 100.352354 57.829746)
+        (xy 100.348389 57.87)
+        (xy 99.763611 57.87)
+        (xy 99.745211 57.683179)
+        (xy 99.690717 57.503538)
+        (xy 99.679399 57.482364)
+        (xy 99.634975 57.399253)
+        (xy 99.602224 57.33798)
+        (xy 99.483133 57.192867)
+        (xy 99.47037 57.182393)
+        (xy 99.355962 57.088501)
+        (xy 99.33802 57.073776)
+        (xy 99.311839 57.059782)
+        (xy 99.175719 56.987023)
+        (xy 99.175711 56.987019)
+        (xy 99.172462 56.985283)
+        (xy 99.077496 56.956475)
+        (xy 98.996352 56.93186)
+        (xy 98.99635 56.931859)
+        (xy 98.992821 56.930789)
+        (xy 98.98915 56.930427)
+        (xy 98.989148 56.930427)
+        (xy 98.809676 56.912751)
+        (xy 98.806 56.912389)
+        (xy 98.802324 56.912751)
+        (xy 98.622851 56.930427)
+        (xy 98.622847 56.930427)
+        (xy 98.619179 56.930789)
+        (xy 98.615651 56.931859)
+        (xy 98.615647 56.93186)
+        (xy 98.443068 56.984212)
+        (xy 98.443066 56.984212)
+        (xy 98.439538 56.985283)
+        (xy 98.436292 56.987018)
+        (xy 98.43628 56.987023)
+        (xy 98.277238 57.072034)
+        (xy 98.277233 57.072036)
+        (xy 98.27398 57.073776)
+        (xy 98.271127 57.076117)
+        (xy 98.271123 57.07612)
+        (xy 98.131722 57.190523)
+        (xy 98.131716 57.190528)
+        (xy 98.128867 57.192867)
+        (xy 98.126528 57.195716)
+        (xy 98.126523 57.195722)
+        (xy 98.01212 57.335123)
+        (xy 98.012117 57.335127)
+        (xy 98.009776 57.33798)
+        (xy 98.008036 57.341233)
+        (xy 98.008034 57.341238)
+        (xy 97.923023 57.50028)
+        (xy 97.923018 57.500292)
+        (xy 97.921283 57.503538)
+        (xy 97.920212 57.507066)
+        (xy 97.920212 57.507068)
+        (xy 97.869662 57.673709)
+        (xy 97.866789 57.683179)
+        (xy 97.866427 57.686847)
+        (xy 97.866427 57.686851)
+        (xy 97.852354 57.829746)
+        (xy 97.848389 57.87)
+        (xy 79.165489 57.87)
+        (xy 79.1281 57.750014)
+        (xy 79.040283 57.604747)
+        (xy 78.920253 57.484717)
+        (xy 78.901408 57.473325)
+        (xy 78.778878 57.399253)
+        (xy 78.778879 57.399253)
+        (xy 78.774986 57.3969)
+        (xy 78.612924 57.3464)
+        (xy 78.608388 57.346125)
+        (xy 78.608385 57.346125)
+        (xy 78.539622 57.341966)
+        (xy 78.499595 57.327473)
+        (xy 78.47385 57.293569)
+        (xy 78.470638 57.25112)
+        (xy 78.490987 57.213731)
+        (xy 79.577149 56.127569)
+        (xy 98.231268 56.127569)
+        (xy 98.236004 56.134412)
+        (xy 98.271401 56.163461)
+        (xy 98.277521 56.16755)
+        (xy 98.436467 56.252508)
+        (xy 98.443268 56.255326)
+        (xy 98.615742 56.307645)
+        (xy 98.622952 56.30908)
+        (xy 98.802325 56.326747)
+        (xy 98.809675 56.326747)
+        (xy 98.989047 56.30908)
+        (xy 98.996257 56.307645)
+        (xy 99.168731 56.255326)
+        (xy 99.175532 56.252508)
+        (xy 99.33448 56.167549)
+        (xy 99.340597 56.163462)
+        (xy 99.375993 56.134412)
+        (xy 99.380729 56.127569)
+        (xy 100.731268 56.127569)
+        (xy 100.736004 56.134412)
+        (xy 100.771401 56.163461)
+        (xy 100.777521 56.16755)
+        (xy 100.936467 56.252508)
+        (xy 100.943268 56.255326)
+        (xy 101.115742 56.307645)
+        (xy 101.122952 56.30908)
+        (xy 101.302325 56.326747)
+        (xy 101.309675 56.326747)
+        (xy 101.489047 56.30908)
+        (xy 101.496257 56.307645)
+        (xy 101.668731 56.255326)
+        (xy 101.675532 56.252508)
+        (xy 101.83448 56.167549)
+        (xy 101.840597 56.163462)
+        (xy 101.875993 56.134412)
+        (xy 101.88073 56.127568)
+        (xy 101.876685 56.12029)
+        (xy 101.313 55.556605)
+        (xy 101.305999 55.552563)
+        (xy 101.298999 55.556605)
+        (xy 100.735314 56.120289)
+        (xy 100.731268 56.127569)
+        (xy 99.380729 56.127569)
+        (xy 99.38073 56.127568)
+        (xy 99.376685 56.12029)
+        (xy 98.813 55.556605)
+        (xy 98.805999 55.552563)
+        (xy 98.798999 55.556605)
+        (xy 98.235314 56.120289)
+        (xy 98.231268 56.127569)
+        (xy 79.577149 56.127569)
+        (xy 80.331043 55.373675)
+        (xy 97.849253 55.373675)
+        (xy 97.866919 55.553047)
+        (xy 97.868354 55.560257)
+        (xy 97.920673 55.732731)
+        (xy 97.923491 55.739532)
+        (xy 98.008449 55.898478)
+        (xy 98.012538 55.904598)
+        (xy 98.041586 55.939994)
+        (xy 98.04843 55.94473)
+        (xy 98.055709 55.940684)
+        (xy 98.619394 55.377)
+        (xy 98.623436 55.37)
+        (xy 98.988563 55.37)
+        (xy 98.992605 55.377)
+        (xy 99.55629 55.940685)
+        (xy 99.563568 55.94473)
+        (xy 99.570412 55.939993)
+        (xy 99.599462 55.904597)
+        (xy 99.603549 55.89848)
+        (xy 99.688508 55.739532)
+        (xy 99.691326 55.732731)
+        (xy 99.743645 55.560257)
+        (xy 99.74508 55.553047)
+        (xy 99.762747 55.373675)
+        (xy 100.349253 55.373675)
+        (xy 100.366919 55.553047)
+        (xy 100.368354 55.560257)
+        (xy 100.420673 55.732731)
+        (xy 100.423491 55.739532)
+        (xy 100.508449 55.898478)
+        (xy 100.512538 55.904598)
+        (xy 100.541586 55.939994)
+        (xy 100.54843 55.94473)
+        (xy 100.555709 55.940684)
+        (xy 101.119394 55.377)
+        (xy 101.123436 55.37)
+        (xy 101.488563 55.37)
+        (xy 101.492605 55.377)
+        (xy 102.05629 55.940685)
+        (xy 102.063568 55.94473)
+        (xy 102.070412 55.939993)
+        (xy 102.099462 55.904597)
+        (xy 102.103549 55.89848)
+        (xy 102.188508 55.739532)
+        (xy 102.191326 55.732731)
+        (xy 102.243645 55.560257)
+        (xy 102.24508 55.553047)
+        (xy 102.262747 55.373675)
+        (xy 102.262747 55.366325)
+        (xy 102.24508 55.186952)
+        (xy 102.243645 55.179742)
+        (xy 102.191326 55.007268)
+        (xy 102.188508 55.000467)
+        (xy 102.10355 54.841521)
+        (xy 102.099461 54.835401)
+        (xy 102.070412 54.800004)
+        (xy 102.063569 54.795268)
+        (xy 102.056289 54.799314)
+        (xy 101.492605 55.362999)
+        (xy 101.488563 55.37)
+        (xy 101.123436 55.37)
+        (xy 101.119394 55.362999)
+        (xy 100.555709 54.799314)
+        (xy 100.54843 54.795269)
+        (xy 100.541585 54.800006)
+        (xy 100.512538 54.8354)
+        (xy 100.508448 54.841523)
+        (xy 100.423491 55.000467)
+        (xy 100.420673 55.007268)
+        (xy 100.368354 55.179742)
+        (xy 100.366919 55.186952)
+        (xy 100.349253 55.366325)
+        (xy 100.349253 55.373675)
+        (xy 99.762747 55.373675)
+        (xy 99.762747 55.366325)
+        (xy 99.74508 55.186952)
+        (xy 99.743645 55.179742)
+        (xy 99.691326 55.007268)
+        (xy 99.688508 55.000467)
+        (xy 99.60355 54.841521)
+        (xy 99.599461 54.835401)
+        (xy 99.570412 54.800004)
+        (xy 99.563569 54.795268)
+        (xy 99.556289 54.799314)
+        (xy 98.992605 55.362999)
+        (xy 98.988563 55.37)
+        (xy 98.623436 55.37)
+        (xy 98.619394 55.362999)
+        (xy 98.055709 54.799314)
+        (xy 98.04843 54.795269)
+        (xy 98.041585 54.800006)
+        (xy 98.012538 54.8354)
+        (xy 98.008448 54.841523)
+        (xy 97.923491 55.000467)
+        (xy 97.920673 55.007268)
+        (xy 97.868354 55.179742)
+        (xy 97.866919 55.186952)
+        (xy 97.849253 55.366325)
+        (xy 97.849253 55.373675)
+        (xy 80.331043 55.373675)
+        (xy 81.092288 54.61243)
+        (xy 98.231269 54.61243)
+        (xy 98.235314 54.619709)
+        (xy 98.798999 55.183394)
+        (xy 98.806 55.187436)
+        (xy 98.813 55.183394)
+        (xy 99.376684 54.619709)
+        (xy 99.38073 54.61243)
+        (xy 100.731269 54.61243)
+        (xy 100.735314 54.619709)
+        (xy 101.298999 55.183394)
+        (xy 101.306 55.187436)
+        (xy 101.313 55.183394)
+        (xy 101.876684 54.619709)
+        (xy 101.88073 54.61243)
+        (xy 101.875994 54.605586)
+        (xy 101.840598 54.576538)
+        (xy 101.834478 54.572449)
+        (xy 101.675532 54.487491)
+        (xy 101.668731 54.484673)
+        (xy 101.496257 54.432354)
+        (xy 101.489047 54.430919)
+        (xy 101.309675 54.413253)
+        (xy 101.302325 54.413253)
+        (xy 101.122952 54.430919)
+        (xy 101.115742 54.432354)
+        (xy 100.943268 54.484673)
+        (xy 100.936467 54.487491)
+        (xy 100.777523 54.572448)
+        (xy 100.7714 54.576538)
+        (xy 100.736006 54.605585)
+        (xy 100.731269 54.61243)
+        (xy 99.38073 54.61243)
+        (xy 99.375994 54.605586)
+        (xy 99.340598 54.576538)
+        (xy 99.334478 54.572449)
+        (xy 99.175532 54.487491)
+        (xy 99.168731 54.484673)
+        (xy 98.996257 54.432354)
+        (xy 98.989047 54.430919)
+        (xy 98.809675 54.413253)
+        (xy 98.802325 54.413253)
+        (xy 98.622952 54.430919)
+        (xy 98.615742 54.432354)
+        (xy 98.443268 54.484673)
+        (xy 98.436467 54.487491)
+        (xy 98.277523 54.572448)
+        (xy 98.2714 54.576538)
+        (xy 98.236006 54.605585)
+        (xy 98.231269 54.61243)
+        (xy 81.092288 54.61243)
+        (xy 84.159724 51.544994)
+        (xy 84.164537 51.540583)
+        (xy 84.19436 51.51556)
+        (xy 84.21382 51.481853)
+        (xy 84.217319 51.47636)
+        (xy 84.239652 51.444466)
+        (xy 84.241354 51.43811)
+        (xy 84.244136 51.432147)
+        (xy 84.244145 51.432151)
+        (xy 84.244901 51.430324)
+        (xy 84.244891 51.430321)
+        (xy 84.24714 51.42414)
+        (xy 84.250432 51.41844)
+        (xy 84.257187 51.380121)
+        (xy 84.258605 51.373728)
+        (xy 84.268677 51.336143)
+        (xy 84.265285 51.297383)
+        (xy 84.265 51.29083)
+        (xy 84.265 49.248368)
+        (xy 84.270724 49.21959)
+        (xy 84.287026 49.195194)
+        (xy 84.825194 48.657026)
+        (xy 84.84959 48.640724)
+        (xy 84.878368 48.635)
+        (xy 85.470528 48.635)
+        (xy 85.505977 48.643879)
+        (xy 85.533054 48.668421)
+        (xy 85.552949 48.698197)
+        (xy 85.557297 48.704703)
+        (xy 85.563454 48.708817)
+        (xy 85.614316 48.742803)
+        (xy 85.614317 48.742803)
+        (xy 85.620475 48.746918)
+        (xy 85.676188 48.758)
+        (xy 86.510116 48.758)
+        (xy 86.513812 48.758)
+        (xy 86.569525 48.746918)
+        (xy 86.632703 48.704703)
+        (xy 86.674918 48.641525)
+        (xy 86.686 48.585812)
+        (xy 87.304 48.585812)
+        (xy 87.304721 48.589436)
+        (xy 87.313227 48.632202)
+        (xy 87.315082 48.641525)
+        (xy 87.319194 48.64768)
+        (xy 87.319196 48.647683)
+        (xy 87.353182 48.698545)
+        (xy 87.357297 48.704703)
+        (xy 87.363454 48.708817)
+        (xy 87.414316 48.742803)
+        (xy 87.414317 48.742803)
+        (xy 87.420475 48.746918)
+        (xy 87.476188 48.758)
+        (xy 88.310116 48.758)
+        (xy 88.313812 48.758)
+        (xy 88.369525 48.746918)
+        (xy 88.432703 48.704703)
+        (xy 88.456946 48.66842)
+        (xy 88.484023 48.643879)
+        (xy 88.519472 48.635)
+        (xy 94.8143 48.635)
+        (xy 94.853592 48.646081)
+        (xy 94.881304 48.67606)
+        (xy 94.906958 48.72641)
+        (xy 94.924123 48.760097)
+        (xy 95.015903 48.851877)
+        (xy 95.131552 48.910803)
+        (xy 95.2275 48.926)
+        (xy 95.726546 48.926)
+        (xy 95.7295 48.926)
+        (xy 95.825448 48.910803)
+        (xy 95.941097 48.851877)
+        (xy 96.032877 48.760097)
+        (xy 96.091803 48.644448)
+        (xy 96.107 48.5485)
+        (xy 96.107 48.545502)
+        (xy 96.4255 48.545502)
+        (xy 96.425962 48.551374)
+        (xy 96.439752 48.638445)
+        (xy 96.443365 48.649565)
+        (xy 96.496844 48.754522)
+        (xy 96.503722 48.763988)
+        (xy 96.587011 48.847277)
+        (xy 96.596477 48.854155)
+        (xy 96.701434 48.907634)
+        (xy 96.712554 48.911247)
+        (xy 96.799625 48.925037)
+        (xy 96.805498 48.9255)
+        (xy 96.916598 48.9255)
+        (xy 96.924407 48.923407)
+        (xy 96.9265 48.915598)
+        (xy 97.1805 48.915598)
+        (xy 97.182592 48.923407)
+        (xy 97.190402 48.9255)
+        (xy 97.301502 48.9255)
+        (xy 97.307374 48.925037)
+        (xy 97.394445 48.911247)
+        (xy 97.405565 48.907634)
+        (xy 97.510522 48.854155)
+        (xy 97.519988 48.847277)
+        (xy 97.603277 48.763988)
+        (xy 97.610155 48.754522)
+        (xy 97.663634 48.649565)
+        (xy 97.667247 48.638445)
+        (xy 97.681037 48.551374)
+        (xy 97.6815 48.545502)
+        (xy 97.6815 48.396902)
+        (xy 97.679407 48.389092)
+        (xy 97.671598 48.387)
+        (xy 97.190402 48.387)
+        (xy 97.182592 48.389092)
+        (xy 97.1805 48.396902)
+        (xy 97.1805 48.915598)
+        (xy 96.9265 48.915598)
+        (xy 96.9265 48.396902)
+        (xy 96.924407 48.389092)
+        (xy 96.916598 48.387)
+        (xy 96.435402 48.387)
+        (xy 96.427592 48.389092)
+        (xy 96.4255 48.396902)
+        (xy 96.4255 48.545502)
+        (xy 96.107 48.545502)
+        (xy 96.107 48.123098)
+        (xy 96.4255 48.123098)
+        (xy 96.427592 48.130907)
+        (xy 96.435402 48.133)
+        (xy 96.916598 48.133)
+        (xy 96.924407 48.130907)
+        (xy 96.9265 48.123098)
+        (xy 97.1805 48.123098)
+        (xy 97.182592 48.130907)
+        (xy 97.190402 48.133)
+        (xy 97.671598 48.133)
+        (xy 97.679407 48.130907)
+        (xy 97.6815 48.123098)
+        (xy 97.6815 47.974498)
+        (xy 97.681037 47.968625)
+        (xy 97.667247 47.881554)
+        (xy 97.663634 47.870434)
+        (xy 97.610155 47.765477)
+        (xy 97.603277 47.756011)
+        (xy 97.519988 47.672722)
+        (xy 97.510522 47.665844)
+        (xy 97.405565 47.612365)
+        (xy 97.394445 47.608752)
+        (xy 97.307374 47.594962)
+        (xy 97.301502 47.5945)
+        (xy 97.190402 47.5945)
+        (xy 97.182592 47.596592)
+        (xy 97.1805 47.604402)
+        (xy 97.1805 48.123098)
+        (xy 96.9265 48.123098)
+        (xy 96.9265 47.604402)
+        (xy 96.924407 47.596592)
+        (xy 96.916598 47.5945)
+        (xy 96.805498 47.5945)
+        (xy 96.799625 47.594962)
+        (xy 96.712554 47.608752)
+        (xy 96.701434 47.612365)
+        (xy 96.596477 47.665844)
+        (xy 96.587011 47.672722)
+        (xy 96.503722 47.756011)
+        (xy 96.496844 47.765477)
+        (xy 96.443365 47.870434)
+        (xy 96.439752 47.881554)
+        (xy 96.425962 47.968625)
+        (xy 96.4255 47.974498)
+        (xy 96.4255 48.123098)
+        (xy 96.107 48.123098)
+        (xy 96.107 47.9715)
+        (xy 96.091803 47.875552)
+        (xy 96.085943 47.864052)
+        (xy 96.054987 47.803296)
+        (xy 96.032877 47.759903)
+        (xy 95.941097 47.668123)
+        (xy 95.93582 47.665434)
+        (xy 95.830721 47.611883)
+        (xy 95.830717 47.611881)
+        (xy 95.825448 47.609197)
+        (xy 95.819606 47.608271)
+        (xy 95.819601 47.60827)
+        (xy 95.732418 47.594462)
+        (xy 95.732415 47.594461)
+        (xy 95.7295 47.594)
+        (xy 95.2275 47.594)
+        (xy 95.224585 47.594461)
+        (xy 95.224581 47.594462)
+        (xy 95.137392 47.608271)
+        (xy 95.137385 47.608272)
+        (xy 95.131552 47.609197)
+        (xy 95.126434 47.611804)
+        (xy 95.077249 47.610835)
+        (xy 95.039161 47.579574)
+        (xy 95.028602 47.531444)
+        (xy 95.050104 47.487114)
+        (xy 95.240196 47.297023)
+        (xy 95.26459 47.280724)
+        (xy 95.293368 47.275)
+        (xy 95.726546 47.275)
+        (xy 95.7295 47.275)
+        (xy 95.825448 47.259803)
+        (xy 95.941097 47.200877)
+        (xy 96.032877 47.109097)
+        (xy 96.091803 46.993448)
+        (xy 96.107 46.8975)
+        (xy 96.107 46.894502)
+        (xy 96.4255 46.894502)
+        (xy 96.425962 46.900374)
+        (xy 96.439752 46.987445)
+        (xy 96.443365 46.998565)
+        (xy 96.496844 47.103522)
+        (xy 96.503722 47.112988)
+        (xy 96.587011 47.196277)
+        (xy 96.596477 47.203155)
+        (xy 96.701434 47.256634)
+        (xy 96.712554 47.260247)
+        (xy 96.799625 47.274037)
+        (xy 96.805498 47.2745)
+        (xy 96.916598 47.2745)
+        (xy 96.924407 47.272407)
+        (xy 96.9265 47.264598)
+        (xy 97.1805 47.264598)
+        (xy 97.182592 47.272407)
+        (xy 97.190402 47.2745)
+        (xy 97.301502 47.2745)
+        (xy 97.307374 47.274037)
+        (xy 97.394445 47.260247)
+        (xy 97.405565 47.256634)
+        (xy 97.510522 47.203155)
+        (xy 97.519988 47.196277)
+        (xy 97.603277 47.112988)
+        (xy 97.610155 47.103522)
+        (xy 97.663634 46.998565)
+        (xy 97.667247 46.987445)
+        (xy 97.681037 46.900374)
+        (xy 97.6815 46.894502)
+        (xy 97.6815 46.745902)
+        (xy 97.679407 46.738092)
+        (xy 97.671598 46.736)
+        (xy 97.190402 46.736)
+        (xy 97.182592 46.738092)
+        (xy 97.1805 46.745902)
+        (xy 97.1805 47.264598)
+        (xy 96.9265 47.264598)
+        (xy 96.9265 46.745902)
+        (xy 96.924407 46.738092)
+        (xy 96.916598 46.736)
+        (xy 96.435402 46.736)
+        (xy 96.427592 46.738092)
+        (xy 96.4255 46.745902)
+        (xy 96.4255 46.894502)
+        (xy 96.107 46.894502)
+        (xy 96.107 46.472098)
+        (xy 96.4255 46.472098)
+        (xy 96.427592 46.479907)
+        (xy 96.435402 46.482)
+        (xy 96.916598 46.482)
+        (xy 96.924407 46.479907)
+        (xy 96.9265 46.472098)
+        (xy 97.1805 46.472098)
+        (xy 97.182592 46.479907)
+        (xy 97.190402 46.482)
+        (xy 97.671598 46.482)
+        (xy 97.679407 46.479907)
+        (xy 97.6815 46.472098)
+        (xy 97.6815 46.323498)
+        (xy 97.681037 46.317625)
+        (xy 97.667247 46.230554)
+        (xy 97.663634 46.219434)
+        (xy 97.610155 46.114477)
+        (xy 97.603277 46.105011)
+        (xy 97.519988 46.021722)
+        (xy 97.510522 46.014844)
+        (xy 97.405565 45.961365)
+        (xy 97.394445 45.957752)
+        (xy 97.307374 45.943962)
+        (xy 97.301502 45.9435)
+        (xy 97.190402 45.9435)
+        (xy 97.182592 45.945592)
+        (xy 97.1805 45.953402)
+        (xy 97.1805 46.472098)
+        (xy 96.9265 46.472098)
+        (xy 96.9265 45.953402)
+        (xy 96.924407 45.945592)
+        (xy 96.916598 45.9435)
+        (xy 96.805498 45.9435)
+        (xy 96.799625 45.943962)
+        (xy 96.712554 45.957752)
+        (xy 96.701434 45.961365)
+        (xy 96.596477 46.014844)
+        (xy 96.587011 46.021722)
+        (xy 96.503722 46.105011)
+        (xy 96.496844 46.114477)
+        (xy 96.443365 46.219434)
+        (xy 96.439752 46.230554)
+        (xy 96.425962 46.317625)
+        (xy 96.4255 46.323498)
+        (xy 96.4255 46.472098)
+        (xy 96.107 46.472098)
+        (xy 96.107 46.3205)
+        (xy 96.091803 46.224552)
+        (xy 96.08709 46.215303)
+        (xy 96.057894 46.158001)
+        (xy 96.032877 46.108903)
+        (xy 95.941097 46.017123)
+        (xy 95.93582 46.014434)
+        (xy 95.830721 45.960883)
+        (xy 95.830717 45.960881)
+        (xy 95.825448 45.958197)
+        (xy 95.819606 45.957271)
+        (xy 95.819601 45.95727)
+        (xy 95.732418 45.943462)
+        (xy 95.732415 45.943461)
+        (xy 95.7295 45.943)
+        (xy 95.2275 45.943)
+        (xy 95.224585 45.943461)
+        (xy 95.224581 45.943462)
+        (xy 95.137397 45.957271)
+        (xy 95.137395 45.957271)
+        (xy 95.131552 45.958197)
+        (xy 95.126434 45.960804)
+        (xy 95.077251 45.959836)
+        (xy 95.039162 45.928575)
+        (xy 95.028603 45.880445)
+        (xy 95.050106 45.836113)
+        (xy 95.240196 45.646023)
+        (xy 95.26459 45.629724)
+        (xy 95.293368 45.624)
+        (xy 95.726546 45.624)
+        (xy 95.7295 45.624)
+        (xy 95.825448 45.608803)
+        (xy 95.941097 45.549877)
+        (xy 96.032877 45.458097)
+        (xy 96.091803 45.342448)
+        (xy 96.107 45.2465)
+        (xy 96.107 45.243502)
+        (xy 96.4255 45.243502)
+        (xy 96.425962 45.249374)
+        (xy 96.439752 45.336445)
+        (xy 96.443365 45.347565)
+        (xy 96.496844 45.452522)
+        (xy 96.503722 45.461988)
+        (xy 96.587011 45.545277)
+        (xy 96.596477 45.552155)
+        (xy 96.701434 45.605634)
+        (xy 96.712554 45.609247)
+        (xy 96.799625 45.623037)
+        (xy 96.805498 45.6235)
+        (xy 96.916598 45.6235)
+        (xy 96.924407 45.621407)
+        (xy 96.9265 45.613598)
+        (xy 97.1805 45.613598)
+        (xy 97.182592 45.621407)
+        (xy 97.190402 45.6235)
+        (xy 97.301502 45.6235)
+        (xy 97.307374 45.623037)
+        (xy 97.394445 45.609247)
+        (xy 97.405565 45.605634)
+        (xy 97.510522 45.552155)
+        (xy 97.519988 45.545277)
+        (xy 97.603277 45.461988)
+        (xy 97.610155 45.452522)
+        (xy 97.663634 45.347565)
+        (xy 97.667247 45.336445)
+        (xy 97.681037 45.249374)
+        (xy 97.6815 45.243502)
+        (xy 97.6815 45.094902)
+        (xy 97.679407 45.087092)
+        (xy 97.671598 45.085)
+        (xy 97.190402 45.085)
+        (xy 97.182592 45.087092)
+        (xy 97.1805 45.094902)
+        (xy 97.1805 45.613598)
+        (xy 96.9265 45.613598)
+        (xy 96.9265 45.094902)
+        (xy 96.924407 45.087092)
+        (xy 96.916598 45.085)
+        (xy 96.435402 45.085)
+        (xy 96.427592 45.087092)
+        (xy 96.4255 45.094902)
+        (xy 96.4255 45.243502)
+        (xy 96.107 45.243502)
+        (xy 96.107 44.821098)
+        (xy 96.4255 44.821098)
+        (xy 96.427592 44.828907)
+        (xy 96.435402 44.831)
+        (xy 96.916598 44.831)
+        (xy 96.924407 44.828907)
+        (xy 96.9265 44.821098)
+        (xy 97.1805 44.821098)
+        (xy 97.182592 44.828907)
+        (xy 97.190402 44.831)
+        (xy 97.671598 44.831)
+        (xy 97.679407 44.828907)
+        (xy 97.6815 44.821098)
+        (xy 97.6815 44.672498)
+        (xy 97.681037 44.666625)
+        (xy 97.667247 44.579554)
+        (xy 97.663634 44.568434)
+        (xy 97.610155 44.463477)
+        (xy 97.603277 44.454011)
+        (xy 97.519988 44.370722)
+        (xy 97.510522 44.363844)
+        (xy 97.405565 44.310365)
+        (xy 97.394445 44.306752)
+        (xy 97.307374 44.292962)
+        (xy 97.301502 44.2925)
+        (xy 97.190402 44.2925)
+        (xy 97.182592 44.294592)
+        (xy 97.1805 44.302402)
+        (xy 97.1805 44.821098)
+        (xy 96.9265 44.821098)
+        (xy 96.9265 44.302402)
+        (xy 96.924407 44.294592)
+        (xy 96.916598 44.2925)
+        (xy 96.805498 44.2925)
+        (xy 96.799625 44.292962)
+        (xy 96.712554 44.306752)
+        (xy 96.701434 44.310365)
+        (xy 96.596477 44.363844)
+        (xy 96.587011 44.370722)
+        (xy 96.503722 44.454011)
+        (xy 96.496844 44.463477)
+        (xy 96.443365 44.568434)
+        (xy 96.439752 44.579554)
+        (xy 96.425962 44.666625)
+        (xy 96.4255 44.672498)
+        (xy 96.4255 44.821098)
+        (xy 96.107 44.821098)
+        (xy 96.107 44.6695)
+        (xy 96.091803 44.573552)
+        (xy 96.085243 44.560678)
+        (xy 96.05127 44.494001)
+        (xy 96.032877 44.457903)
+        (xy 95.941097 44.366123)
+        (xy 95.93444 44.362731)
+        (xy 95.830721 44.309883)
+        (xy 95.830717 44.309881)
+        (xy 95.825448 44.307197)
+        (xy 95.819606 44.306271)
+        (xy 95.819601 44.30627)
+        (xy 95.732418 44.292462)
+        (xy 95.732415 44.292461)
+        (xy 95.7295 44.292)
+        (xy 95.2275 44.292)
+        (xy 95.224585 44.292461)
+        (xy 95.224581 44.292462)
+        (xy 95.137397 44.306271)
+        (xy 95.137395 44.306271)
+        (xy 95.131552 44.307197)
+        (xy 95.126434 44.309804)
+        (xy 95.077251 44.308836)
+        (xy 95.039162 44.277575)
+        (xy 95.028603 44.229445)
+        (xy 95.050106 44.185113)
+        (xy 95.240196 43.995023)
+        (xy 95.26459 43.978724)
+        (xy 95.293368 43.973)
+        (xy 95.726546 43.973)
+        (xy 95.7295 43.973)
+        (xy 95.825448 43.957803)
+        (xy 95.941097 43.898877)
+        (xy 96.032877 43.807097)
+        (xy 96.091803 43.691448)
+        (xy 96.107 43.5955)
+        (xy 96.107 43.592502)
+        (xy 96.4255 43.592502)
+        (xy 96.425962 43.598374)
+        (xy 96.439752 43.685445)
+        (xy 96.443365 43.696565)
+        (xy 96.496844 43.801522)
+        (xy 96.503722 43.810988)
+        (xy 96.587011 43.894277)
+        (xy 96.596477 43.901155)
+        (xy 96.701434 43.954634)
+        (xy 96.712554 43.958247)
+        (xy 96.799625 43.972037)
+        (xy 96.805498 43.9725)
+        (xy 96.916598 43.9725)
+        (xy 96.924407 43.970407)
+        (xy 96.9265 43.962598)
+        (xy 97.1805 43.962598)
+        (xy 97.182592 43.970407)
+        (xy 97.190402 43.9725)
+        (xy 97.301502 43.9725)
+        (xy 97.307374 43.972037)
+        (xy 97.394445 43.958247)
+        (xy 97.405565 43.954634)
+        (xy 97.510522 43.901155)
+        (xy 97.519988 43.894277)
+        (xy 97.603277 43.810988)
+        (xy 97.610155 43.801522)
+        (xy 97.663634 43.696565)
+        (xy 97.667247 43.685445)
+        (xy 97.681037 43.598374)
+        (xy 97.6815 43.592502)
+        (xy 97.6815 43.443902)
+        (xy 97.679407 43.436092)
+        (xy 97.671598 43.434)
+        (xy 97.190402 43.434)
+        (xy 97.182592 43.436092)
+        (xy 97.1805 43.443902)
+        (xy 97.1805 43.962598)
+        (xy 96.9265 43.962598)
+        (xy 96.9265 43.443902)
+        (xy 96.924407 43.436092)
+        (xy 96.916598 43.434)
+        (xy 96.435402 43.434)
+        (xy 96.427592 43.436092)
+        (xy 96.4255 43.443902)
+        (xy 96.4255 43.592502)
+        (xy 96.107 43.592502)
+        (xy 96.107 43.170098)
+        (xy 96.4255 43.170098)
+        (xy 96.427592 43.177907)
+        (xy 96.435402 43.18)
+        (xy 96.916598 43.18)
+        (xy 96.924407 43.177907)
+        (xy 96.9265 43.170098)
+        (xy 97.1805 43.170098)
+        (xy 97.182592 43.177907)
+        (xy 97.190402 43.18)
+        (xy 97.671598 43.18)
+        (xy 97.679407 43.177907)
+        (xy 97.6815 43.170098)
+        (xy 97.6815 43.021498)
+        (xy 97.681037 43.015625)
+        (xy 97.667247 42.928554)
+        (xy 97.663634 42.917434)
+        (xy 97.610155 42.812477)
+        (xy 97.603277 42.803011)
+        (xy 97.519988 42.719722)
+        (xy 97.510522 42.712844)
+        (xy 97.405565 42.659365)
+        (xy 97.394445 42.655752)
+        (xy 97.307374 42.641962)
+        (xy 97.301502 42.6415)
+        (xy 97.190402 42.6415)
+        (xy 97.182592 42.643592)
+        (xy 97.1805 42.651402)
+        (xy 97.1805 43.170098)
+        (xy 96.9265 43.170098)
+        (xy 96.9265 42.651402)
+        (xy 96.924407 42.643592)
+        (xy 96.916598 42.6415)
+        (xy 96.805498 42.6415)
+        (xy 96.799625 42.641962)
+        (xy 96.712554 42.655752)
+        (xy 96.701434 42.659365)
+        (xy 96.596477 42.712844)
+        (xy 96.587011 42.719722)
+        (xy 96.503722 42.803011)
+        (xy 96.496844 42.812477)
+        (xy 96.443365 42.917434)
+        (xy 96.439752 42.928554)
+        (xy 96.425962 43.015625)
+        (xy 96.4255 43.021498)
+        (xy 96.4255 43.170098)
+        (xy 96.107 43.170098)
+        (xy 96.107 43.0185)
+        (xy 96.091803 42.922552)
+        (xy 96.088243 42.915566)
+        (xy 96.058188 42.856579)
+        (xy 96.032877 42.806903)
+        (xy 95.941097 42.715123)
+        (xy 95.91859 42.703655)
+        (xy 95.830721 42.658883)
+        (xy 95.830717 42.658881)
+        (xy 95.825448 42.656197)
+        (xy 95.819606 42.655271)
+        (xy 95.819601 42.65527)
+        (xy 95.732418 42.641462)
+        (xy 95.732415 42.641461)
+        (xy 95.7295 42.641)
+        (xy 95.2275 42.641)
+        (xy 95.224585 42.641461)
+        (xy 95.224581 42.641462)
+        (xy 95.137398 42.65527)
+        (xy 95.137391 42.655272)
+        (xy 95.131552 42.656197)
+        (xy 95.126284 42.65888)
+        (xy 95.126278 42.658883)
+        (xy 95.021179 42.712434)
+        (xy 95.021175 42.712436)
+        (xy 95.015903 42.715123)
+        (xy 95.011716 42.719309)
+        (xy 95.011713 42.719312)
+        (xy 94.928312 42.802713)
+        (xy 94.928309 42.802716)
+        (xy 94.924123 42.806903)
+        (xy 94.921436 42.812175)
+        (xy 94.921434 42.812179)
+        (xy 94.867883 42.917278)
+        (xy 94.86788 42.917284)
+        (xy 94.865197 42.922552)
+        (xy 94.864272 42.928391)
+        (xy 94.86427 42.928398)
+        (xy 94.851545 43.008746)
+        (xy 94.85 43.0185)
+        (xy 94.85 43.021454)
+        (xy 94.85 43.454632)
+        (xy 94.844276 43.48341)
+        (xy 94.827974 43.507806)
+        (xy 92.758806 45.576974)
+        (xy 92.73441 45.593276)
+        (xy 92.705632 45.599)
+        (xy 88.519472 45.599)
+        (xy 88.484023 45.590121)
+        (xy 88.456946 45.565579)
+        (xy 88.453044 45.55974)
+        (xy 88.432703 45.529297)
+        (xy 88.426545 45.525182)
+        (xy 88.375683 45.491196)
+        (xy 88.37568 45.491194)
+        (xy 88.369525 45.487082)
+        (xy 88.362261 45.485637)
+        (xy 88.323419 45.477911)
+        (xy 88.313812 45.476)
+        (xy 87.476188 45.476)
+        (xy 87.472563 45.47672)
+        (xy 87.472563 45.476721)
+        (xy 87.427738 45.485637)
+        (xy 87.427736 45.485637)
+        (xy 87.420475 45.487082)
+        (xy 87.414321 45.491193)
+        (xy 87.414316 45.491196)
+        (xy 87.363454 45.525182)
+        (xy 87.363451 45.525184)
+        (xy 87.357297 45.529297)
+        (xy 87.353184 45.535451)
+        (xy 87.353182 45.535454)
+        (xy 87.319196 45.586316)
+        (xy 87.319193 45.586321)
+        (xy 87.315082 45.592475)
+        (xy 87.313637 45.599736)
+        (xy 87.313637 45.599738)
+        (xy 87.309327 45.621407)
+        (xy 87.304 45.648188)
+        (xy 87.304 46.185812)
+        (xy 87.306309 46.19742)
+        (xy 87.312867 46.230392)
+        (xy 87.315082 46.241525)
+        (xy 87.333531 46.269135)
+        (xy 87.354302 46.300221)
+        (xy 87.366976 46.342)
+        (xy 87.354302 46.383779)
+        (xy 87.319261 46.436221)
+        (xy 87.315082 46.442475)
+        (xy 87.313637 46.449736)
+        (xy 87.313637 46.449738)
+        (xy 87.305396 46.491171)
+        (xy 87.304 46.498188)
+        (xy 87.304 46.935812)
+        (xy 87.315082 46.991525)
+        (xy 87.319194 46.99768)
+        (xy 87.319196 46.997683)
+        (xy 87.349054 47.042367)
+        (xy 87.357297 47.054703)
+        (xy 87.363454 47.058817)
+        (xy 87.368463 47.063826)
+        (xy 87.387927 47.097537)
+        (xy 87.387927 47.136463)
+        (xy 87.368463 47.170174)
+        (xy 87.363453 47.175183)
+        (xy 87.357297 47.179297)
+        (xy 87.353184 47.185451)
+        (xy 87.353182 47.185454)
+        (xy 87.319196 47.236316)
+        (xy 87.319193 47.236321)
+        (xy 87.315082 47.242475)
+        (xy 87.313637 47.249736)
+        (xy 87.313637 47.249738)
+        (xy 87.307841 47.278879)
+        (xy 87.304 47.298188)
+        (xy 87.304 47.735812)
+        (xy 87.315082 47.791525)
+        (xy 87.330695 47.814891)
+        (xy 87.354302 47.850221)
+        (xy 87.366976 47.892)
+        (xy 87.354302 47.933779)
+        (xy 87.331048 47.968581)
+        (xy 87.315082 47.992475)
+        (xy 87.313637 47.999736)
+        (xy 87.313637 47.999738)
+        (xy 87.30483 48.044015)
+        (xy 87.304 48.048188)
+        (xy 87.304 48.585812)
+        (xy 86.686 48.585812)
+        (xy 86.686 48.048188)
+        (xy 86.674918 47.992475)
+        (xy 86.635695 47.933775)
+        (xy 86.623023 47.892)
+        (xy 86.635695 47.850224)
+        (xy 86.674918 47.791525)
+        (xy 86.686 47.735812)
+        (xy 86.686 47.298188)
+        (xy 86.674918 47.242475)
+        (xy 86.670058 47.235202)
+        (xy 86.639331 47.189216)
+        (xy 86.632703 47.179297)
+        (xy 86.626545 47.175182)
+        (xy 86.621537 47.170174)
+        (xy 86.602073 47.136463)
+        (xy 86.602073 47.097537)
+        (xy 86.621537 47.063826)
+        (xy 86.626544 47.058817)
+        (xy 86.632703 47.054703)
+        (xy 86.674918 46.991525)
+        (xy 86.686 46.935812)
+        (xy 86.686 46.498188)
+        (xy 86.674918 46.442475)
+        (xy 86.635695 46.383775)
+        (xy 86.623023 46.342)
+        (xy 86.635695 46.300224)
+        (xy 86.674918 46.241525)
+        (xy 86.686 46.185812)
+        (xy 86.686 45.648188)
+        (xy 86.674918 45.592475)
+        (xy 86.669732 45.584714)
+        (xy 86.636817 45.535454)
+        (xy 86.632703 45.529297)
+        (xy 86.626545 45.525182)
+        (xy 86.575683 45.491196)
+        (xy 86.57568 45.491194)
+        (xy 86.569525 45.487082)
+        (xy 86.562261 45.485637)
+        (xy 86.523419 45.477911)
+        (xy 86.513812 45.476)
+        (xy 85.676188 45.476)
+        (xy 85.672563 45.47672)
+        (xy 85.672563 45.476721)
+        (xy 85.627738 45.485637)
+        (xy 85.627736 45.485637)
+        (xy 85.620475 45.487082)
+        (xy 85.614321 45.491193)
+        (xy 85.614316 45.491196)
+        (xy 85.563454 45.525182)
+        (xy 85.563451 45.525184)
+        (xy 85.557297 45.529297)
+        (xy 85.553184 45.535451)
+        (xy 85.553182 45.535454)
+        (xy 85.533054 45.565579)
+        (xy 85.505977 45.590121)
+        (xy 85.470528 45.599)
+        (xy 84.445267 45.599)
+        (xy 84.403488 45.586327)
+        (xy 84.375791 45.552578)
+        (xy 84.371512 45.509129)
+        (xy 84.392093 45.470626)
+        (xy 84.755118 45.107602)
+        (xy 85.269693 44.593026)
+        (xy 85.29409 44.576724)
+        (xy 85.322868 44.571)
+        (xy 85.470528 44.571)
+        (xy 85.505977 44.579879)
+        (xy 85.533053 44.60442)
+        (xy 85.557297 44.640703)
+        (xy 85.563454 44.644817)
+        (xy 85.614316 44.678803)
+        (xy 85.614317 44.678803)
+        (xy 85.620475 44.682918)
+        (xy 85.676188 44.694)
+        (xy 86.510116 44.694)
+        (xy 86.513812 44.694)
+        (xy 86.569525 44.682918)
+        (xy 86.632703 44.640703)
+        (xy 86.674918 44.577525)
+        (xy 86.686 44.521812)
+        (xy 87.304 44.521812)
+        (xy 87.315082 44.577525)
+        (xy 87.319194 44.58368)
+        (xy 87.319196 44.583683)
+        (xy 87.33777 44.61148)
+        (xy 87.357297 44.640703)
+        (xy 87.363454 44.644817)
+        (xy 87.414316 44.678803)
+        (xy 87.414317 44.678803)
+        (xy 87.420475 44.682918)
+        (xy 87.476188 44.694)
+        (xy 88.310116 44.694)
+        (xy 88.313812 44.694)
+        (xy 88.369525 44.682918)
+        (xy 88.432703 44.640703)
+        (xy 88.456946 44.60442)
+        (xy 88.484023 44.579879)
+        (xy 88.519472 44.571)
+        (xy 92.33083 44.571)
+        (xy 92.337383 44.571285)
+        (xy 92.376143 44.574677)
+        (xy 92.413728 44.564605)
+        (xy 92.420121 44.563187)
+        (xy 92.45844 44.556432)
+        (xy 92.46414 44.55314)
+        (xy 92.470321 44.550891)
+        (xy 92.470324 44.550901)
+        (xy 92.472151 44.550145)
+        (xy 92.472147 44.550136)
+        (xy 92.47811 44.547354)
+        (xy 92.484466 44.545652)
+        (xy 92.51636 44.523319)
+        (xy 92.521853 44.51982)
+        (xy 92.55556 44.50036)
+        (xy 92.580583 44.470537)
+        (xy 92.584994 44.465724)
+        (xy 95.214693 41.836026)
+        (xy 95.23909 41.819724)
+        (xy 95.267868 41.814)
+        (xy 95.701046 41.814)
+        (xy 95.704 41.814)
+        (xy 95.799948 41.798803)
+        (xy 95.915597 41.739877)
+        (xy 96.007377 41.648097)
+        (xy 96.066303 41.532448)
+        (xy 96.0815 41.4365)
+        (xy 96.0815 41.433502)
+        (xy 96.4 41.433502)
+        (xy 96.400462 41.439374)
+        (xy 96.414252 41.526445)
+        (xy 96.417865 41.537565)
+        (xy 96.471344 41.642522)
+        (xy 96.478222 41.651988)
+        (xy 96.561511 41.735277)
+        (xy 96.570977 41.742155)
+        (xy 96.675934 41.795634)
+        (xy 96.687054 41.799247)
+        (xy 96.774125 41.813037)
+        (xy 96.779998 41.8135)
+        (xy 96.891098 41.8135)
+        (xy 96.898907 41.811407)
+        (xy 96.901 41.803598)
+        (xy 97.155 41.803598)
+        (xy 97.157092 41.811407)
+        (xy 97.164902 41.8135)
+        (xy 97.276002 41.8135)
+        (xy 97.281874 41.813037)
+        (xy 97.368945 41.799247)
+        (xy 97.380065 41.795634)
+        (xy 97.485022 41.742155)
+        (xy 97.494488 41.735277)
+        (xy 97.577777 41.651988)
+        (xy 97.584655 41.642522)
+        (xy 97.638134 41.537565)
+        (xy 97.641747 41.526445)
+        (xy 97.655537 41.439374)
+        (xy 97.656 41.433502)
+        (xy 97.656 41.284902)
+        (xy 97.653907 41.277092)
+        (xy 97.646098 41.275)
+        (xy 97.164902 41.275)
+        (xy 97.157092 41.277092)
+        (xy 97.155 41.284902)
+        (xy 97.155 41.803598)
+        (xy 96.901 41.803598)
+        (xy 96.901 41.284902)
+        (xy 96.898907 41.277092)
+        (xy 96.891098 41.275)
+        (xy 96.409902 41.275)
+        (xy 96.402092 41.277092)
+        (xy 96.4 41.284902)
+        (xy 96.4 41.433502)
+        (xy 96.0815 41.433502)
+        (xy 96.0815 41.011098)
+        (xy 96.4 41.011098)
+        (xy 96.402092 41.018907)
+        (xy 96.409902 41.021)
+        (xy 96.891098 41.021)
+        (xy 96.898907 41.018907)
+        (xy 96.901 41.011098)
+        (xy 97.155 41.011098)
+        (xy 97.157092 41.018907)
+        (xy 97.164902 41.021)
+        (xy 97.646098 41.021)
+        (xy 97.653907 41.018907)
+        (xy 97.656 41.011098)
+        (xy 97.656 40.862498)
+        (xy 97.655537 40.856625)
+        (xy 97.641747 40.769554)
+        (xy 97.638134 40.758434)
+        (xy 97.584655 40.653477)
+        (xy 97.577777 40.644011)
+        (xy 97.494488 40.560722)
+        (xy 97.485022 40.553844)
+        (xy 97.380065 40.500365)
+        (xy 97.368945 40.496752)
+        (xy 97.281874 40.482962)
+        (xy 97.276002 40.4825)
+        (xy 97.164902 40.4825)
+        (xy 97.157092 40.484592)
+        (xy 97.155 40.492402)
+        (xy 97.155 41.011098)
+        (xy 96.901 41.011098)
+        (xy 96.901 40.492402)
+        (xy 96.898907 40.484592)
+        (xy 96.891098 40.4825)
+        (xy 96.779998 40.4825)
+        (xy 96.774125 40.482962)
+        (xy 96.687054 40.496752)
+        (xy 96.675934 40.500365)
+        (xy 96.570977 40.553844)
+        (xy 96.561511 40.560722)
+        (xy 96.478222 40.644011)
+        (xy 96.471344 40.653477)
+        (xy 96.417865 40.758434)
+        (xy 96.414252 40.769554)
+        (xy 96.400462 40.856625)
+        (xy 96.4 40.862498)
+        (xy 96.4 41.011098)
+        (xy 96.0815 41.011098)
+        (xy 96.0815 40.8595)
+        (xy 96.066303 40.763552)
+        (xy 96.062822 40.756721)
+        (xy 96.029779 40.691869)
+        (xy 96.007377 40.647903)
+        (xy 95.915597 40.556123)
+        (xy 95.905684 40.551072)
+        (xy 95.805221 40.499883)
+        (xy 95.805217 40.499881)
+        (xy 95.799948 40.497197)
+        (xy 95.794106 40.496271)
+        (xy 95.794101 40.49627)
+        (xy 95.706918 40.482462)
+        (xy 95.706915 40.482461)
+        (xy 95.704 40.482)
+        (xy 95.202 40.482)
+        (xy 95.199085 40.482461)
+        (xy 95.199081 40.482462)
+        (xy 95.111897 40.496271)
+        (xy 95.111895 40.496271)
+        (xy 95.106052 40.497197)
+        (xy 95.100934 40.499804)
+        (xy 95.051751 40.498836)
+        (xy 95.013662 40.467575)
+        (xy 95.003103 40.419445)
+        (xy 95.024606 40.375113)
+        (xy 95.214696 40.185022)
+        (xy 95.23909 40.168724)
+        (xy 95.267868 40.163)
+        (xy 95.701046 40.163)
+        (xy 95.704 40.163)
+        (xy 95.799948 40.147803)
+        (xy 95.915597 40.088877)
+        (xy 96.007377 39.997097)
+        (xy 96.066303 39.881448)
+        (xy 96.0815 39.7855)
+        (xy 96.0815 39.782502)
+        (xy 96.4 39.782502)
+        (xy 96.400462 39.788374)
+        (xy 96.414252 39.875445)
+        (xy 96.417865 39.886565)
+        (xy 96.471344 39.991522)
+        (xy 96.478222 40.000988)
+        (xy 96.561511 40.084277)
+        (xy 96.570977 40.091155)
+        (xy 96.675934 40.144634)
+        (xy 96.687054 40.148247)
+        (xy 96.774125 40.162037)
+        (xy 96.779998 40.1625)
+        (xy 96.891098 40.1625)
+        (xy 96.898907 40.160407)
+        (xy 96.901 40.152598)
+        (xy 97.155 40.152598)
+        (xy 97.157092 40.160407)
+        (xy 97.164902 40.1625)
+        (xy 97.276002 40.1625)
+        (xy 97.281874 40.162037)
+        (xy 97.368945 40.148247)
+        (xy 97.380065 40.144634)
+        (xy 97.485022 40.091155)
+        (xy 97.494488 40.084277)
+        (xy 97.577777 40.000988)
+        (xy 97.584655 39.991522)
+        (xy 97.638134 39.886565)
+        (xy 97.641747 39.875445)
+        (xy 97.655537 39.788374)
+        (xy 97.656 39.782502)
+        (xy 97.656 39.633902)
+        (xy 97.653907 39.626092)
+        (xy 97.646098 39.624)
+        (xy 97.164902 39.624)
+        (xy 97.157092 39.626092)
+        (xy 97.155 39.633902)
+        (xy 97.155 40.152598)
+        (xy 96.901 40.152598)
+        (xy 96.901 39.633902)
+        (xy 96.898907 39.626092)
+        (xy 96.891098 39.624)
+        (xy 96.409902 39.624)
+        (xy 96.402092 39.626092)
+        (xy 96.4 39.633902)
+        (xy 96.4 39.782502)
+        (xy 96.0815 39.782502)
+        (xy 96.0815 39.360098)
+        (xy 96.4 39.360098)
+        (xy 96.402092 39.367907)
+        (xy 96.409902 39.37)
+        (xy 96.891098 39.37)
+        (xy 96.898907 39.367907)
+        (xy 96.901 39.360098)
+        (xy 97.155 39.360098)
+        (xy 97.157092 39.367907)
+        (xy 97.164902 39.37)
+        (xy 97.646098 39.37)
+        (xy 97.653907 39.367907)
+        (xy 97.656 39.360098)
+        (xy 97.656 39.211498)
+        (xy 97.655537 39.205625)
+        (xy 97.641747 39.118554)
+        (xy 97.638134 39.107434)
+        (xy 97.584655 39.002477)
+        (xy 97.577777 38.993011)
+        (xy 97.494488 38.909722)
+        (xy 97.485022 38.902844)
+        (xy 97.380065 38.849365)
+        (xy 97.368945 38.845752)
+        (xy 97.281874 38.831962)
+        (xy 97.276002 38.8315)
+        (xy 97.164902 38.8315)
+        (xy 97.157092 38.833592)
+        (xy 97.155 38.841402)
+        (xy 97.155 39.360098)
+        (xy 96.901 39.360098)
+        (xy 96.901 38.841402)
+        (xy 96.898907 38.833592)
+        (xy 96.891098 38.8315)
+        (xy 96.779998 38.8315)
+        (xy 96.774125 38.831962)
+        (xy 96.687054 38.845752)
+        (xy 96.675934 38.849365)
+        (xy 96.570977 38.902844)
+        (xy 96.561511 38.909722)
+        (xy 96.478222 38.993011)
+        (xy 96.471344 39.002477)
+        (xy 96.417865 39.107434)
+        (xy 96.414252 39.118554)
+        (xy 96.400462 39.205625)
+        (xy 96.4 39.211498)
+        (xy 96.4 39.360098)
+        (xy 96.0815 39.360098)
+        (xy 96.0815 39.2085)
+        (xy 96.066303 39.112552)
+        (xy 96.061617 39.103356)
+        (xy 96.032534 39.046276)
+        (xy 96.007377 38.996903)
+        (xy 95.915597 38.905123)
+        (xy 95.89898 38.896656)
+        (xy 95.805221 38.848883)
+        (xy 95.805217 38.848881)
+        (xy 95.799948 38.846197)
+        (xy 95.794106 38.845271)
+        (xy 95.794101 38.84527)
+        (xy 95.706918 38.831462)
+        (xy 95.706915 38.831461)
+        (xy 95.704 38.831)
+        (xy 95.202 38.831)
+        (xy 95.199085 38.831461)
+        (xy 95.199081 38.831462)
+        (xy 95.111897 38.845271)
+        (xy 95.111895 38.845271)
+        (xy 95.106052 38.846197)
+        (xy 95.100934 38.848804)
+        (xy 95.051751 38.847836)
+        (xy 95.013662 38.816575)
+        (xy 95.003103 38.768445)
+        (xy 95.024606 38.724113)
+        (xy 95.214696 38.534022)
+        (xy 95.23909 38.517724)
+        (xy 95.267868 38.512)
+        (xy 95.701046 38.512)
+        (xy 95.704 38.512)
+        (xy 95.799948 38.496803)
+        (xy 95.915597 38.437877)
+        (xy 96.007377 38.346097)
+        (xy 96.066303 38.230448)
+        (xy 96.0815 38.1345)
+        (xy 96.0815 38.131502)
+        (xy 96.4 38.131502)
+        (xy 96.400462 38.137374)
+        (xy 96.414252 38.224445)
+        (xy 96.417865 38.235565)
+        (xy 96.471344 38.340522)
+        (xy 96.478222 38.349988)
+        (xy 96.561511 38.433277)
+        (xy 96.570977 38.440155)
+        (xy 96.675934 38.493634)
+        (xy 96.687054 38.497247)
+        (xy 96.774125 38.511037)
+        (xy 96.779998 38.5115)
+        (xy 96.891098 38.5115)
+        (xy 96.898907 38.509407)
+        (xy 96.901 38.501598)
+        (xy 97.155 38.501598)
+        (xy 97.157092 38.509407)
+        (xy 97.164902 38.5115)
+        (xy 97.276002 38.5115)
+        (xy 97.281874 38.511037)
+        (xy 97.368945 38.497247)
+        (xy 97.380065 38.493634)
+        (xy 97.485022 38.440155)
+        (xy 97.494488 38.433277)
+        (xy 97.577777 38.349988)
+        (xy 97.584655 38.340522)
+        (xy 97.638134 38.235565)
+        (xy 97.641747 38.224445)
+        (xy 97.655537 38.137374)
+        (xy 97.656 38.131502)
+        (xy 97.656 37.982902)
+        (xy 97.653907 37.975092)
+        (xy 97.646098 37.973)
+        (xy 97.164902 37.973)
+        (xy 97.157092 37.975092)
+        (xy 97.155 37.982902)
+        (xy 97.155 38.501598)
+        (xy 96.901 38.501598)
+        (xy 96.901 37.982902)
+        (xy 96.898907 37.975092)
+        (xy 96.891098 37.973)
+        (xy 96.409902 37.973)
+        (xy 96.402092 37.975092)
+        (xy 96.4 37.982902)
+        (xy 96.4 38.131502)
+        (xy 96.0815 38.131502)
+        (xy 96.0815 37.709098)
+        (xy 96.4 37.709098)
+        (xy 96.402092 37.716907)
+        (xy 96.409902 37.719)
+        (xy 96.891098 37.719)
+        (xy 96.898907 37.716907)
+        (xy 96.901 37.709098)
+        (xy 97.155 37.709098)
+        (xy 97.157092 37.716907)
+        (xy 97.164902 37.719)
+        (xy 97.646098 37.719)
+        (xy 97.653907 37.716907)
+        (xy 97.656 37.709098)
+        (xy 97.656 37.560498)
+        (xy 97.655537 37.554625)
+        (xy 97.641747 37.467554)
+        (xy 97.638134 37.456434)
+        (xy 97.584655 37.351477)
+        (xy 97.577777 37.342011)
+        (xy 97.494488 37.258722)
+        (xy 97.485022 37.251844)
+        (xy 97.380065 37.198365)
+        (xy 97.368945 37.194752)
+        (xy 97.281874 37.180962)
+        (xy 97.276002 37.1805)
+        (xy 97.164902 37.1805)
+        (xy 97.157092 37.182592)
+        (xy 97.155 37.190402)
+        (xy 97.155 37.709098)
+        (xy 96.901 37.709098)
+        (xy 96.901 37.190402)
+        (xy 96.898907 37.182592)
+        (xy 96.891098 37.1805)
+        (xy 96.779998 37.1805)
+        (xy 96.774125 37.180962)
+        (xy 96.687054 37.194752)
+        (xy 96.675934 37.198365)
+        (xy 96.570977 37.251844)
+        (xy 96.561511 37.258722)
+        (xy 96.478222 37.342011)
+        (xy 96.471344 37.351477)
+        (xy 96.417865 37.456434)
+        (xy 96.414252 37.467554)
+        (xy 96.400462 37.554625)
+        (xy 96.4 37.560498)
+        (xy 96.4 37.709098)
+        (xy 96.0815 37.709098)
+        (xy 96.0815 37.5575)
+        (xy 96.066303 37.461552)
+        (xy 96.007377 37.345903)
+        (xy 95.915597 37.254123)
+        (xy 95.91032 37.251434)
+        (xy 95.805221 37.197883)
+        (xy 95.805217 37.197881)
+        (xy 95.799948 37.195197)
+        (xy 95.794106 37.194271)
+        (xy 95.794101 37.19427)
+        (xy 95.706918 37.180462)
+        (xy 95.706915 37.180461)
+        (xy 95.704 37.18)
+        (xy 95.202 37.18)
+        (xy 95.199085 37.180461)
+        (xy 95.199081 37.180462)
+        (xy 95.111897 37.194271)
+        (xy 95.111895 37.194271)
+        (xy 95.106052 37.195197)
+        (xy 95.100934 37.197804)
+        (xy 95.051751 37.196836)
+        (xy 95.013662 37.165575)
+        (xy 95.003103 37.117445)
+        (xy 95.024606 37.073113)
+        (xy 95.214697 36.883022)
+        (xy 95.23909 36.866724)
+        (xy 95.267868 36.861)
+        (xy 95.701046 36.861)
+        (xy 95.704 36.861)
+        (xy 95.799948 36.845803)
+        (xy 95.915597 36.786877)
+        (xy 96.007377 36.695097)
+        (xy 96.066303 36.579448)
+        (xy 96.0815 36.4835)
+        (xy 96.0815 36.480502)
+        (xy 96.4 36.480502)
+        (xy 96.400462 36.486374)
+        (xy 96.414252 36.573445)
+        (xy 96.417865 36.584565)
+        (xy 96.471344 36.689522)
+        (xy 96.478222 36.698988)
+        (xy 96.561511 36.782277)
+        (xy 96.570977 36.789155)
+        (xy 96.675934 36.842634)
+        (xy 96.687054 36.846247)
+        (xy 96.774125 36.860037)
+        (xy 96.779998 36.8605)
+        (xy 96.891098 36.8605)
+        (xy 96.898907 36.858407)
+        (xy 96.901 36.850598)
+        (xy 97.155 36.850598)
+        (xy 97.157092 36.858407)
+        (xy 97.164902 36.8605)
+        (xy 97.276002 36.8605)
+        (xy 97.281874 36.860037)
+        (xy 97.368945 36.846247)
+        (xy 97.380065 36.842634)
+        (xy 97.485022 36.789155)
+        (xy 97.494488 36.782277)
+        (xy 97.577777 36.698988)
+        (xy 97.584655 36.689522)
+        (xy 97.638134 36.584565)
+        (xy 97.641747 36.573445)
+        (xy 97.655537 36.486374)
+        (xy 97.656 36.480502)
+        (xy 97.656 36.331902)
+        (xy 97.653907 36.324092)
+        (xy 97.646098 36.322)
+        (xy 97.164902 36.322)
+        (xy 97.157092 36.324092)
+        (xy 97.155 36.331902)
+        (xy 97.155 36.850598)
+        (xy 96.901 36.850598)
+        (xy 96.901 36.331902)
+        (xy 96.898907 36.324092)
+        (xy 96.891098 36.322)
+        (xy 96.409902 36.322)
+        (xy 96.402092 36.324092)
+        (xy 96.4 36.331902)
+        (xy 96.4 36.480502)
+        (xy 96.0815 36.480502)
+        (xy 96.0815 36.058098)
+        (xy 96.4 36.058098)
+        (xy 96.402092 36.065907)
+        (xy 96.409902 36.068)
+        (xy 96.891098 36.068)
+        (xy 96.898907 36.065907)
+        (xy 96.901 36.058098)
+        (xy 97.155 36.058098)
+        (xy 97.157092 36.065907)
+        (xy 97.164902 36.068)
+        (xy 97.646098 36.068)
+        (xy 97.653907 36.065907)
+        (xy 97.656 36.058098)
+        (xy 97.656 35.909498)
+        (xy 97.655537 35.903625)
+        (xy 97.641747 35.816554)
+        (xy 97.638134 35.805434)
+        (xy 97.584655 35.700477)
+        (xy 97.577777 35.691011)
+        (xy 97.494488 35.607722)
+        (xy 97.485022 35.600844)
+        (xy 97.380065 35.547365)
+        (xy 97.368945 35.543752)
+        (xy 97.281874 35.529962)
+        (xy 97.276002 35.5295)
+        (xy 97.164902 35.5295)
+        (xy 97.157092 35.531592)
+        (xy 97.155 35.539402)
+        (xy 97.155 36.058098)
+        (xy 96.901 36.058098)
+        (xy 96.901 35.539402)
+        (xy 96.898907 35.531592)
+        (xy 96.891098 35.5295)
+        (xy 96.779998 35.5295)
+        (xy 96.774125 35.529962)
+        (xy 96.687054 35.543752)
+        (xy 96.675934 35.547365)
+        (xy 96.570977 35.600844)
+        (xy 96.561511 35.607722)
+        (xy 96.478222 35.691011)
+        (xy 96.471344 35.700477)
+        (xy 96.417865 35.805434)
+        (xy 96.414252 35.816554)
+        (xy 96.400462 35.903625)
+        (xy 96.4 35.909498)
+        (xy 96.4 36.058098)
+        (xy 96.0815 36.058098)
+        (xy 96.0815 35.9065)
+        (xy 96.066303 35.810552)
+        (xy 96.041827 35.762516)
+        (xy 96.028338 35.736042)
+        (xy 96.007377 35.694903)
+        (xy 95.915597 35.603123)
+        (xy 95.90894 35.599731)
+        (xy 95.805221 35.546883)
+        (xy 95.805217 35.546881)
+        (xy 95.799948 35.544197)
+        (xy 95.794106 35.543271)
+        (xy 95.794101 35.54327)
+        (xy 95.706918 35.529462)
+        (xy 95.706915 35.529461)
+        (xy 95.704 35.529)
+        (xy 95.202 35.529)
+        (xy 95.199085 35.529461)
+        (xy 95.199081 35.529462)
+        (xy 95.111898 35.54327)
+        (xy 95.111891 35.543272)
+        (xy 95.106052 35.544197)
+        (xy 95.100784 35.54688)
+        (xy 95.100778 35.546883)
+        (xy 94.995679 35.600434)
+        (xy 94.995675 35.600436)
+        (xy 94.990403 35.603123)
+        (xy 94.986216 35.607309)
+        (xy 94.986213 35.607312)
+        (xy 94.902812 35.690713)
+        (xy 94.902809 35.690716)
+        (xy 94.898623 35.694903)
+        (xy 94.895936 35.700175)
+        (xy 94.895934 35.700179)
+        (xy 94.842383 35.805278)
+        (xy 94.84238 35.805284)
+        (xy 94.839697 35.810552)
+        (xy 94.838772 35.816391)
+        (xy 94.83877 35.816398)
+        (xy 94.826019 35.89691)
+        (xy 94.8245 35.9065)
+        (xy 94.8245 35.909454)
+        (xy 94.8245 36.342632)
+        (xy 94.818776 36.37141)
+        (xy 94.802474 36.395806)
+        (xy 94.255564 36.942715)
+        (xy 94.216738 36.96336)
+        (xy 94.173005 36.958762)
+        (xy 94.13932 36.930495)
+        (xy 94.127202 36.888224)
+        (xy 94.139322 36.850926)
+        (xy 94.139096 36.850821)
+        (xy 94.139958 36.848972)
+        (xy 94.140792 36.846404)
+        (xy 94.145651 36.839466)
+        (xy 94.147353 36.833111)
+        (xy 94.150134 36.827148)
+        (xy 94.150144 36.827152)
+        (xy 94.150901 36.825324)
+        (xy 94.150891 36.825321)
+        (xy 94.15314 36.81914)
+        (xy 94.156432 36.81344)
+        (xy 94.163189 36.775112)
+        (xy 94.164605 36.768724)
+        (xy 94.174677 36.731143)
+        (xy 94.171285 36.692383)
+        (xy 94.171 36.68583)
+        (xy 94.171 35.925868)
+        (xy 94.176724 35.89709)
+        (xy 94.193026 35.872694)
+        (xy 95.214694 34.851026)
+        (xy 95.23909 34.834724)
+        (xy 95.267868 34.829)
+        (xy 95.701046 34.829)
+        (xy 95.704 34.829)
+        (xy 95.799948 34.813803)
+        (xy 95.915597 34.754877)
+        (xy 96.007377 34.663097)
+        (xy 96.066303 34.547448)
+        (xy 96.0815 34.4515)
+        (xy 96.0815 34.448502)
+        (xy 96.4 34.448502)
+        (xy 96.400462 34.454374)
+        (xy 96.414252 34.541445)
+        (xy 96.417865 34.552565)
+        (xy 96.471344 34.657522)
+        (xy 96.478222 34.666988)
+        (xy 96.561511 34.750277)
+        (xy 96.570977 34.757155)
+        (xy 96.675934 34.810634)
+        (xy 96.687054 34.814247)
+        (xy 96.774125 34.828037)
+        (xy 96.779998 34.8285)
+        (xy 96.891098 34.8285)
+        (xy 96.898907 34.826407)
+        (xy 96.901 34.818598)
+        (xy 97.155 34.818598)
+        (xy 97.157092 34.826407)
+        (xy 97.164902 34.8285)
+        (xy 97.276002 34.8285)
+        (xy 97.281874 34.828037)
+        (xy 97.368945 34.814247)
+        (xy 97.380065 34.810634)
+        (xy 97.485022 34.757155)
+        (xy 97.494488 34.750277)
+        (xy 97.577777 34.666988)
+        (xy 97.584655 34.657522)
+        (xy 97.638134 34.552565)
+        (xy 97.641747 34.541445)
+        (xy 97.655537 34.454374)
+        (xy 97.656 34.448502)
+        (xy 97.656 34.299902)
+        (xy 97.653907 34.292092)
+        (xy 97.646098 34.29)
+        (xy 97.164902 34.29)
+        (xy 97.157092 34.292092)
+        (xy 97.155 34.299902)
+        (xy 97.155 34.818598)
+        (xy 96.901 34.818598)
+        (xy 96.901 34.299902)
+        (xy 96.898907 34.292092)
+        (xy 96.891098 34.29)
+        (xy 96.409902 34.29)
+        (xy 96.402092 34.292092)
+        (xy 96.4 34.299902)
+        (xy 96.4 34.448502)
+        (xy 96.0815 34.448502)
+        (xy 96.0815 34.026098)
+        (xy 96.4 34.026098)
+        (xy 96.402092 34.033907)
+        (xy 96.409902 34.036)
+        (xy 96.891098 34.036)
+        (xy 96.898907 34.033907)
+        (xy 96.901 34.026098)
+        (xy 97.155 34.026098)
+        (xy 97.157092 34.033907)
+        (xy 97.164902 34.036)
+        (xy 97.646098 34.036)
+        (xy 97.653907 34.033907)
+        (xy 97.656 34.026098)
+        (xy 97.656 33.877498)
+        (xy 97.655537 33.871625)
+        (xy 97.641747 33.784554)
+        (xy 97.638134 33.773434)
+        (xy 97.584655 33.668477)
+        (xy 97.577777 33.659011)
+        (xy 97.494488 33.575722)
+        (xy 97.485022 33.568844)
+        (xy 97.380065 33.515365)
+        (xy 97.368945 33.511752)
+        (xy 97.281874 33.497962)
+        (xy 97.276002 33.4975)
+        (xy 97.164902 33.4975)
+        (xy 97.157092 33.499592)
+        (xy 97.155 33.507402)
+        (xy 97.155 34.026098)
+        (xy 96.901 34.026098)
+        (xy 96.901 33.507402)
+        (xy 96.898907 33.499592)
+        (xy 96.891098 33.4975)
+        (xy 96.779998 33.4975)
+        (xy 96.774125 33.497962)
+        (xy 96.687054 33.511752)
+        (xy 96.675934 33.515365)
+        (xy 96.570977 33.568844)
+        (xy 96.561511 33.575722)
+        (xy 96.478222 33.659011)
+        (xy 96.471344 33.668477)
+        (xy 96.417865 33.773434)
+        (xy 96.414252 33.784554)
+        (xy 96.400462 33.871625)
+        (xy 96.4 33.877498)
+        (xy 96.4 34.026098)
+        (xy 96.0815 34.026098)
+        (xy 96.0815 33.8745)
+        (xy 96.066303 33.778552)
+        (xy 96.007377 33.662903)
+        (xy 95.915597 33.571123)
+        (xy 95.91032 33.568434)
+        (xy 95.805221 33.514883)
+        (xy 95.805217 33.514881)
+        (xy 95.799948 33.512197)
+        (xy 95.794106 33.511271)
+        (xy 95.794101 33.51127)
+        (xy 95.706918 33.497462)
+        (xy 95.706915 33.497461)
+        (xy 95.704 33.497)
+        (xy 95.202 33.497)
+        (xy 95.199085 33.497461)
+        (xy 95.199081 33.497462)
+        (xy 95.111894 33.511271)
+        (xy 95.111889 33.511272)
+        (xy 95.106052 33.512197)
+        (xy 95.100934 33.514804)
+        (xy 95.05175 33.513837)
+        (xy 95.013661 33.482576)
+        (xy 95.003101 33.434446)
+        (xy 95.024604 33.390115)
+        (xy 95.214696 33.200022)
+        (xy 95.239089 33.183724)
+        (xy 95.267867 33.178)
+        (xy 95.701046 33.178)
+        (xy 95.704 33.178)
+        (xy 95.799948 33.162803)
+        (xy 95.915597 33.103877)
+        (xy 96.007377 33.012097)
+        (xy 96.066303 32.896448)
+        (xy 96.0815 32.8005)
+        (xy 96.0815 32.797502)
+        (xy 96.4 32.797502)
+        (xy 96.400462 32.803374)
+        (xy 96.414252 32.890445)
+        (xy 96.417865 32.901565)
+        (xy 96.471344 33.006522)
+        (xy 96.478222 33.015988)
+        (xy 96.561511 33.099277)
+        (xy 96.570977 33.106155)
+        (xy 96.675934 33.159634)
+        (xy 96.687054 33.163247)
+        (xy 96.774125 33.177037)
+        (xy 96.779998 33.1775)
+        (xy 96.891098 33.1775)
+        (xy 96.898907 33.175407)
+        (xy 96.901 33.167598)
+        (xy 97.155 33.167598)
+        (xy 97.157092 33.175407)
+        (xy 97.164902 33.1775)
+        (xy 97.276002 33.1775)
+        (xy 97.281874 33.177037)
+        (xy 97.368945 33.163247)
+        (xy 97.380065 33.159634)
+        (xy 97.485022 33.106155)
+        (xy 97.494488 33.099277)
+        (xy 97.577777 33.015988)
+        (xy 97.584655 33.006522)
+        (xy 97.638134 32.901565)
+        (xy 97.641747 32.890445)
+        (xy 97.655537 32.803374)
+        (xy 97.656 32.797502)
+        (xy 97.656 32.648902)
+        (xy 97.653907 32.641092)
+        (xy 97.646098 32.639)
+        (xy 97.164902 32.639)
+        (xy 97.157092 32.641092)
+        (xy 97.155 32.648902)
+        (xy 97.155 33.167598)
+        (xy 96.901 33.167598)
+        (xy 96.901 32.648902)
+        (xy 96.898907 32.641092)
+        (xy 96.891098 32.639)
+        (xy 96.409902 32.639)
+        (xy 96.402092 32.641092)
+        (xy 96.4 32.648902)
+        (xy 96.4 32.797502)
+        (xy 96.0815 32.797502)
+        (xy 96.0815 32.375098)
+        (xy 96.4 32.375098)
+        (xy 96.402092 32.382907)
+        (xy 96.409902 32.385)
+        (xy 96.891098 32.385)
+        (xy 96.898907 32.382907)
+        (xy 96.901 32.375098)
+        (xy 97.155 32.375098)
+        (xy 97.157092 32.382907)
+        (xy 97.164902 32.385)
+        (xy 97.646098 32.385)
+        (xy 97.653907 32.382907)
+        (xy 97.656 32.375098)
+        (xy 97.656 32.226498)
+        (xy 97.655537 32.220625)
+        (xy 97.641747 32.133554)
+        (xy 97.638134 32.122434)
+        (xy 97.584655 32.017477)
+        (xy 97.577777 32.008011)
+        (xy 97.494488 31.924722)
+        (xy 97.485022 31.917844)
+        (xy 97.380065 31.864365)
+        (xy 97.368945 31.860752)
+        (xy 97.281874 31.846962)
+        (xy 97.276002 31.8465)
+        (xy 97.164902 31.8465)
+        (xy 97.157092 31.848592)
+        (xy 97.155 31.856402)
+        (xy 97.155 32.375098)
+        (xy 96.901 32.375098)
+        (xy 96.901 31.856402)
+        (xy 96.898907 31.848592)
+        (xy 96.891098 31.8465)
+        (xy 96.779998 31.8465)
+        (xy 96.774125 31.846962)
+        (xy 96.687054 31.860752)
+        (xy 96.675934 31.864365)
+        (xy 96.570977 31.917844)
+        (xy 96.561511 31.924722)
+        (xy 96.478222 32.008011)
+        (xy 96.471344 32.017477)
+        (xy 96.417865 32.122434)
+        (xy 96.414252 32.133554)
+        (xy 96.400462 32.220625)
+        (xy 96.4 32.226498)
+        (xy 96.4 32.375098)
+        (xy 96.0815 32.375098)
+        (xy 96.0815 32.2235)
+        (xy 96.066303 32.127552)
+        (xy 96.041238 32.07836)
+        (xy 96.010065 32.017179)
+        (xy 96.007377 32.011903)
+        (xy 95.915597 31.920123)
+        (xy 95.91032 31.917434)
+        (xy 95.805221 31.863883)
+        (xy 95.805217 31.863881)
+        (xy 95.799948 31.861197)
+        (xy 95.794106 31.860271)
+        (xy 95.794101 31.86027)
+        (xy 95.706918 31.846462)
+        (xy 95.706915 31.846461)
+        (xy 95.704 31.846)
+        (xy 95.202 31.846)
+        (xy 95.199085 31.846461)
+        (xy 95.199081 31.846462)
+        (xy 95.111897 31.860271)
+        (xy 95.111895 31.860271)
+        (xy 95.106052 31.861197)
+        (xy 95.100934 31.863804)
+        (xy 95.051751 31.862836)
+        (xy 95.013662 31.831575)
+        (xy 95.003103 31.783445)
+        (xy 95.024606 31.739113)
+        (xy 95.214697 31.549022)
+        (xy 95.23909 31.532724)
+        (xy 95.267868 31.527)
+        (xy 95.701046 31.527)
+        (xy 95.704 31.527)
+        (xy 95.799948 31.511803)
+        (xy 95.915597 31.452877)
+        (xy 96.007377 31.361097)
+        (xy 96.066303 31.245448)
+        (xy 96.0815 31.1495)
+        (xy 96.0815 31.146502)
+        (xy 96.4 31.146502)
+        (xy 96.400462 31.152374)
+        (xy 96.414252 31.239445)
+        (xy 96.417865 31.250565)
+        (xy 96.471344 31.355522)
+        (xy 96.478222 31.364988)
+        (xy 96.561511 31.448277)
+        (xy 96.570977 31.455155)
+        (xy 96.675934 31.508634)
+        (xy 96.687054 31.512247)
+        (xy 96.774125 31.526037)
+        (xy 96.779998 31.5265)
+        (xy 96.891098 31.5265)
+        (xy 96.898907 31.524407)
+        (xy 96.901 31.516598)
+        (xy 97.155 31.516598)
+        (xy 97.157092 31.524407)
+        (xy 97.164902 31.5265)
+        (xy 97.276002 31.5265)
+        (xy 97.281874 31.526037)
+        (xy 97.368945 31.512247)
+        (xy 97.380065 31.508634)
+        (xy 97.485022 31.455155)
+        (xy 97.494488 31.448277)
+        (xy 97.577777 31.364988)
+        (xy 97.584655 31.355522)
+        (xy 97.638134 31.250565)
+        (xy 97.641747 31.239445)
+        (xy 97.655537 31.152374)
+        (xy 97.656 31.146502)
+        (xy 97.656 30.997902)
+        (xy 97.653907 30.990092)
+        (xy 97.646098 30.988)
+        (xy 97.164902 30.988)
+        (xy 97.157092 30.990092)
+        (xy 97.155 30.997902)
+        (xy 97.155 31.516598)
+        (xy 96.901 31.516598)
+        (xy 96.901 30.997902)
+        (xy 96.898907 30.990092)
+        (xy 96.891098 30.988)
+        (xy 96.409902 30.988)
+        (xy 96.402092 30.990092)
+        (xy 96.4 30.997902)
+        (xy 96.4 31.146502)
+        (xy 96.0815 31.146502)
+        (xy 96.0815 30.724098)
+        (xy 96.4 30.724098)
+        (xy 96.402092 30.731907)
+        (xy 96.409902 30.734)
+        (xy 96.891098 30.734)
+        (xy 96.898907 30.731907)
+        (xy 96.901 30.724098)
+        (xy 97.155 30.724098)
+        (xy 97.157092 30.731907)
+        (xy 97.164902 30.734)
+        (xy 97.646098 30.734)
+        (xy 97.653907 30.731907)
+        (xy 97.656 30.724098)
+        (xy 97.656 30.575498)
+        (xy 97.655537 30.569625)
+        (xy 97.641747 30.482554)
+        (xy 97.638134 30.471434)
+        (xy 97.584655 30.366477)
+        (xy 97.577777 30.357011)
+        (xy 97.494488 30.273722)
+        (xy 97.485022 30.266844)
+        (xy 97.380065 30.213365)
+        (xy 97.368945 30.209752)
+        (xy 97.281874 30.195962)
+        (xy 97.276002 30.1955)
+        (xy 97.164902 30.1955)
+        (xy 97.157092 30.197592)
+        (xy 97.155 30.205402)
+        (xy 97.155 30.724098)
+        (xy 96.901 30.724098)
+        (xy 96.901 30.205402)
+        (xy 96.898907 30.197592)
+        (xy 96.891098 30.1955)
+        (xy 96.779998 30.1955)
+        (xy 96.774125 30.195962)
+        (xy 96.687054 30.209752)
+        (xy 96.675934 30.213365)
+        (xy 96.570977 30.266844)
+        (xy 96.561511 30.273722)
+        (xy 96.478222 30.357011)
+        (xy 96.471344 30.366477)
+        (xy 96.417865 30.471434)
+        (xy 96.414252 30.482554)
+        (xy 96.400462 30.569625)
+        (xy 96.4 30.575498)
+        (xy 96.4 30.724098)
+        (xy 96.0815 30.724098)
+        (xy 96.0815 30.5725)
+        (xy 96.066303 30.476552)
+        (xy 96.049152 30.442892)
+        (xy 96.010065 30.366179)
+        (xy 96.007377 30.360903)
+        (xy 95.915597 30.269123)
+        (xy 95.880814 30.2514)
+        (xy 95.805221 30.212883)
+        (xy 95.805217 30.212881)
+        (xy 95.799948 30.210197)
+        (xy 95.794106 30.209271)
+        (xy 95.794101 30.20927)
+        (xy 95.706918 30.195462)
+        (xy 95.706915 30.195461)
+        (xy 95.704 30.195)
+        (xy 95.202 30.195)
+        (xy 95.199085 30.195461)
+        (xy 95.199081 30.195462)
+        (xy 95.111897 30.209271)
+        (xy 95.111895 30.209271)
+        (xy 95.106052 30.210197)
+        (xy 95.100934 30.212804)
+        (xy 95.051751 30.211836)
+        (xy 95.013662 30.180575)
+        (xy 95.003103 30.132445)
+        (xy 95.024606 30.088113)
+        (xy 95.214697 29.898022)
+        (xy 95.23909 29.881724)
+        (xy 95.267868 29.876)
+        (xy 95.701046 29.876)
+        (xy 95.704 29.876)
+        (xy 95.799948 29.860803)
+        (xy 95.915597 29.801877)
+        (xy 96.007377 29.710097)
+        (xy 96.066303 29.594448)
+        (xy 96.0815 29.4985)
+        (xy 96.0815 29.495502)
+        (xy 96.4 29.495502)
+        (xy 96.400462 29.501374)
+        (xy 96.414252 29.588445)
+        (xy 96.417865 29.599565)
+        (xy 96.471344 29.704522)
+        (xy 96.478222 29.713988)
+        (xy 96.561511 29.797277)
+        (xy 96.570977 29.804155)
+        (xy 96.675934 29.857634)
+        (xy 96.687054 29.861247)
+        (xy 96.774125 29.875037)
+        (xy 96.779998 29.8755)
+        (xy 96.891098 29.8755)
+        (xy 96.898907 29.873407)
+        (xy 96.901 29.865598)
+        (xy 97.155 29.865598)
+        (xy 97.157092 29.873407)
+        (xy 97.164902 29.8755)
+        (xy 97.276002 29.8755)
+        (xy 97.281874 29.875037)
+        (xy 97.368945 29.861247)
+        (xy 97.380065 29.857634)
+        (xy 97.485022 29.804155)
+        (xy 97.494488 29.797277)
+        (xy 97.577777 29.713988)
+        (xy 97.584655 29.704522)
+        (xy 97.638134 29.599565)
+        (xy 97.641747 29.588445)
+        (xy 97.655537 29.501374)
+        (xy 97.656 29.495502)
+        (xy 97.656 29.346902)
+        (xy 97.653907 29.339092)
+        (xy 97.646098 29.337)
+        (xy 97.164902 29.337)
+        (xy 97.157092 29.339092)
+        (xy 97.155 29.346902)
+        (xy 97.155 29.865598)
+        (xy 96.901 29.865598)
+        (xy 96.901 29.346902)
+        (xy 96.898907 29.339092)
+        (xy 96.891098 29.337)
+        (xy 96.409902 29.337)
+        (xy 96.402092 29.339092)
+        (xy 96.4 29.346902)
+        (xy 96.4 29.495502)
+        (xy 96.0815 29.495502)
+        (xy 96.0815 29.073098)
+        (xy 96.4 29.073098)
+        (xy 96.402092 29.080907)
+        (xy 96.409902 29.083)
+        (xy 96.891098 29.083)
+        (xy 96.898907 29.080907)
+        (xy 96.901 29.073098)
+        (xy 97.155 29.073098)
+        (xy 97.157092 29.080907)
+        (xy 97.164902 29.083)
+        (xy 97.646098 29.083)
+        (xy 97.653907 29.080907)
+        (xy 97.656 29.073098)
+        (xy 97.656 28.924498)
+        (xy 97.655537 28.918625)
+        (xy 97.641747 28.831554)
+        (xy 97.638134 28.820434)
+        (xy 97.584655 28.715477)
+        (xy 97.577777 28.706011)
+        (xy 97.494488 28.622722)
+        (xy 97.485022 28.615844)
+        (xy 97.380065 28.562365)
+        (xy 97.368945 28.558752)
+        (xy 97.281874 28.544962)
+        (xy 97.276002 28.5445)
+        (xy 97.164902 28.5445)
+        (xy 97.157092 28.546592)
+        (xy 97.155 28.554402)
+        (xy 97.155 29.073098)
+        (xy 96.901 29.073098)
+        (xy 96.901 28.554402)
+        (xy 96.898907 28.546592)
+        (xy 96.891098 28.5445)
+        (xy 96.779998 28.5445)
+        (xy 96.774125 28.544962)
+        (xy 96.687054 28.558752)
+        (xy 96.675934 28.562365)
+        (xy 96.570977 28.615844)
+        (xy 96.561511 28.622722)
+        (xy 96.478222 28.706011)
+        (xy 96.471344 28.715477)
+        (xy 96.417865 28.820434)
+        (xy 96.414252 28.831554)
+        (xy 96.400462 28.918625)
+        (xy 96.4 28.924498)
+        (xy 96.4 29.073098)
+        (xy 96.0815 29.073098)
+        (xy 96.0815 28.9215)
+        (xy 96.066303 28.825552)
+        (xy 96.007377 28.709903)
+        (xy 95.915597 28.618123)
+        (xy 95.91032 28.615434)
+        (xy 95.805221 28.561883)
+        (xy 95.805217 28.561881)
+        (xy 95.799948 28.559197)
+        (xy 95.794106 28.558271)
+        (xy 95.794101 28.55827)
+        (xy 95.706918 28.544462)
+        (xy 95.706915 28.544461)
+        (xy 95.704 28.544)
+        (xy 95.202 28.544)
+        (xy 95.199085 28.544461)
+        (xy 95.199081 28.544462)
+        (xy 95.111898 28.55827)
+        (xy 95.111891 28.558272)
+        (xy 95.106052 28.559197)
+        (xy 95.100784 28.56188)
+        (xy 95.100778 28.561883)
+        (xy 94.995679 28.615434)
+        (xy 94.995675 28.615436)
+        (xy 94.990403 28.618123)
+        (xy 94.986216 28.622309)
+        (xy 94.986213 28.622312)
+        (xy 94.902812 28.705713)
+        (xy 94.902809 28.705716)
+        (xy 94.898623 28.709903)
+        (xy 94.895936 28.715175)
+        (xy 94.895934 28.715179)
+        (xy 94.842383 28.820278)
+        (xy 94.84238 28.820284)
+        (xy 94.839697 28.825552)
+        (xy 94.838772 28.831391)
+        (xy 94.83877 28.831398)
+        (xy 94.824962 28.918581)
+        (xy 94.8245 28.9215)
+        (xy 94.8245 28.924454)
+        (xy 94.8245 29.357632)
+        (xy 94.818776 29.38641)
+        (xy 94.802474 29.410806)
+        (xy 91.354288 32.85899)
+        (xy 91.349454 32.863421)
+        (xy 91.324678 32.884211)
+        (xy 91.324673 32.884215)
+        (xy 91.31964 32.88844)
+        (xy 91.316355 32.894129)
+        (xy 91.316352 32.894133)
+        (xy 91.300189 32.922128)
+        (xy 91.296667 32.927655)
+        (xy 91.278122 32.954142)
+        (xy 91.278119 32.954147)
+        (xy 91.274348 32.959534)
+        (xy 91.272644 32.965888)
+        (xy 91.269867 32.971846)
+        (xy 91.26986 32.971842)
+        (xy 91.269099 32.973678)
+        (xy 91.269106 32.973681)
+        (xy 91.266854 32.979866)
+        (xy 91.263568 32.98556)
+        (xy 91.262426 32.992032)
+        (xy 91.262425 32.992037)
+        (xy 91.256813 33.023865)
+        (xy 91.255394 33.030266)
+        (xy 91.247025 33.061499)
+        (xy 91.247024 33.061507)
+        (xy 91.245323 33.067857)
+        (xy 91.245896 33.074408)
+        (xy 91.245896 33.07441)
+        (xy 91.248714 33.106616)
+        (xy 91.249 33.11317)
+        (xy 91.249 35.651132)
+        (xy 91.243276 35.67991)
+        (xy 91.226974 35.704306)
+        (xy 89.482306 37.448974)
+        (xy 89.45791 37.465276)
+        (xy 89.429132 37.471)
+        (xy 88.530472 37.471)
+        (xy 88.495023 37.462121)
+        (xy 88.467946 37.437579)
+        (xy 88.458164 37.42294)
+        (xy 88.443703 37.401297)
+        (xy 88.437545 37.397182)
+        (xy 88.386683 37.363196)
+        (xy 88.38668 37.363194)
+        (xy 88.380525 37.359082)
+        (xy 88.373261 37.357637)
+        (xy 88.340794 37.351179)
+        (xy 88.324812 37.348)
+        (xy 87.487188 37.348)
+        (xy 87.483563 37.34872)
+        (xy 87.483563 37.348721)
+        (xy 87.438738 37.357637)
+        (xy 87.438736 37.357637)
+        (xy 87.431475 37.359082)
+        (xy 87.425321 37.363193)
+        (xy 87.425316 37.363196)
+        (xy 87.374454 37.397182)
+        (xy 87.374451 37.397184)
+        (xy 87.368297 37.401297)
+        (xy 87.364184 37.407451)
+        (xy 87.364182 37.407454)
+        (xy 87.330196 37.458316)
+        (xy 87.330193 37.458321)
+        (xy 87.326082 37.464475)
+        (xy 87.324637 37.471736)
+        (xy 87.324637 37.471738)
+        (xy 87.315721 37.516563)
+        (xy 87.315 37.520188)
+        (xy 87.315 38.057812)
+        (xy 87.326082 38.113525)
+        (xy 87.339494 38.133597)
+        (xy 87.365302 38.172221)
+        (xy 87.377976 38.214)
+        (xy 87.365302 38.255779)
+        (xy 87.332195 38.305327)
+        (xy 87.326082 38.314475)
+        (xy 87.324637 38.321736)
+        (xy 87.324637 38.321738)
+        (xy 87.315972 38.3653)
+        (xy 87.315 38.370188)
+        (xy 87.315 38.807812)
+        (xy 87.315721 38.811436)
+        (xy 87.323169 38.848883)
+        (xy 87.326082 38.863525)
+        (xy 87.330194 38.86968)
+        (xy 87.330196 38.869683)
+        (xy 87.357968 38.911245)
+        (xy 87.368297 38.926703)
+        (xy 87.374454 38.930817)
+        (xy 87.379463 38.935826)
+        (xy 87.398927 38.969537)
+        (xy 87.398927 39.008463)
+        (xy 87.379463 39.042174)
+        (xy 87.374453 39.047183)
+        (xy 87.368297 39.051297)
+        (xy 87.364184 39.057451)
+        (xy 87.364182 39.057454)
+        (xy 87.330196 39.108316)
+        (xy 87.330193 39.108321)
+        (xy 87.326082 39.114475)
+        (xy 87.324637 39.121736)
+        (xy 87.324637 39.121738)
+        (xy 87.31589 39.165714)
+        (xy 87.315 39.170188)
+        (xy 87.315 39.607812)
+        (xy 87.315721 39.611436)
+        (xy 87.324516 39.655655)
+        (xy 87.326082 39.663525)
+        (xy 87.348988 39.697806)
+        (xy 87.365302 39.722221)
+        (xy 87.377976 39.764)
+        (xy 87.365302 39.805779)
+        (xy 87.333268 39.853721)
+        (xy 87.326082 39.864475)
+        (xy 87.324637 39.871736)
+        (xy 87.324637 39.871738)
+        (xy 87.320267 39.893709)
+        (xy 87.315 39.920188)
+        (xy 87.315 40.457812)
+        (xy 87.326082 40.513525)
+        (xy 87.330194 40.51968)
+        (xy 87.330196 40.519683)
+        (xy 87.360722 40.565367)
+        (xy 87.368297 40.576703)
+        (xy 87.374454 40.580817)
+        (xy 87.425316 40.614803)
+        (xy 87.425317 40.614803)
+        (xy 87.431475 40.618918)
+        (xy 87.487188 40.63)
+        (xy 88.321116 40.63)
+        (xy 88.324812 40.63)
+        (xy 88.380525 40.618918)
+        (xy 88.443703 40.576703)
+        (xy 88.467946 40.54042)
+        (xy 88.495023 40.515879)
+        (xy 88.530472 40.507)
+        (xy 90.34983 40.507)
+        (xy 90.356383 40.507285)
+        (xy 90.395143 40.510677)
+        (xy 90.432728 40.500605)
+        (xy 90.439121 40.499187)
+        (xy 90.47744 40.492432)
+        (xy 90.48314 40.48914)
+        (xy 90.489321 40.486891)
+        (xy 90.489324 40.486901)
+        (xy 90.491151 40.486145)
+        (xy 90.491147 40.486136)
+        (xy 90.497109 40.483354)
+        (xy 90.503466 40.481652)
+        (xy 90.510405 40.476792)
+        (xy 90.512972 40.475958)
+        (xy 90.514818 40.475098)
+        (xy 90.514923 40.475324)
+        (xy 90.552223 40.463203)
+        (xy 90.594494 40.475321)
+        (xy 90.622761 40.509006)
+        (xy 90.627359 40.552739)
+        (xy 90.606714 40.591565)
+        (xy 89.685306 41.512974)
+        (xy 89.66091 41.529276)
+        (xy 89.632132 41.535)
+        (xy 88.519472 41.535)
+        (xy 88.484023 41.526121)
+        (xy 88.456946 41.501579)
+        (xy 88.436817 41.471454)
+        (xy 88.432703 41.465297)
+        (xy 88.426545 41.461182)
+        (xy 88.375683 41.427196)
+        (xy 88.37568 41.427194)
+        (xy 88.369525 41.423082)
+        (xy 88.362261 41.421637)
+        (xy 88.343602 41.417925)
+        (xy 88.313812 41.412)
+        (xy 87.476188 41.412)
+        (xy 87.472563 41.41272)
+        (xy 87.472563 41.412721)
+        (xy 87.427738 41.421637)
+        (xy 87.427736 41.421637)
+        (xy 87.420475 41.423082)
+        (xy 87.414321 41.427193)
+        (xy 87.414316 41.427196)
+        (xy 87.363454 41.461182)
+        (xy 87.363451 41.461184)
+        (xy 87.357297 41.465297)
+        (xy 87.353184 41.471451)
+        (xy 87.353182 41.471454)
+        (xy 87.319196 41.522316)
+        (xy 87.319193 41.522321)
+        (xy 87.315082 41.528475)
+        (xy 87.313637 41.535736)
+        (xy 87.313637 41.535738)
+        (xy 87.308742 41.560348)
+        (xy 87.304 41.584188)
+        (xy 87.304 42.121812)
+        (xy 87.315082 42.177525)
+        (xy 87.325026 42.192407)
+        (xy 87.354302 42.236221)
+        (xy 87.366976 42.278)
+        (xy 87.354302 42.319779)
+        (xy 87.32108 42.369499)
+        (xy 87.315082 42.378475)
+        (xy 87.313637 42.385736)
+        (xy 87.313637 42.385738)
+        (xy 87.310804 42.399982)
+        (xy 87.304 42.434188)
+        (xy 87.304 42.871812)
+        (xy 87.304721 42.875436)
+        (xy 87.313229 42.918212)
+        (xy 87.315082 42.927525)
+        (xy 87.319194 42.93368)
+        (xy 87.319196 42.933683)
+        (xy 87.347956 42.976724)
+        (xy 87.357297 42.990703)
+        (xy 87.363454 42.994817)
+        (xy 87.368463 42.999826)
+        (xy 87.387927 43.033537)
+        (xy 87.387927 43.072463)
+        (xy 87.368463 43.106174)
+        (xy 87.363453 43.111183)
+        (xy 87.357297 43.115297)
+        (xy 87.353184 43.121451)
+        (xy 87.353182 43.121454)
+        (xy 87.319196 43.172316)
+        (xy 87.319193 43.172321)
+        (xy 87.315082 43.178475)
+        (xy 87.313637 43.185736)
+        (xy 87.313637 43.185738)
+        (xy 87.311895 43.194498)
+        (xy 87.304 43.234188)
+        (xy 87.304 43.671812)
+        (xy 87.305889 43.681307)
+        (xy 87.311584 43.709942)
+        (xy 87.315082 43.727525)
+        (xy 87.333896 43.755681)
+        (xy 87.354302 43.786221)
+        (xy 87.366976 43.828)
+        (xy 87.354302 43.869779)
+        (xy 87.32194 43.918212)
+        (xy 87.315082 43.928475)
+        (xy 87.313637 43.935736)
+        (xy 87.313637 43.935738)
+        (xy 87.306226 43.972999)
+        (xy 87.304 43.984188)
+        (xy 87.304 44.521812)
+        (xy 86.686 44.521812)
+        (xy 86.686 43.984188)
+        (xy 86.674918 43.928475)
+        (xy 86.635695 43.869775)
+        (xy 86.623023 43.828)
+        (xy 86.635695 43.786224)
+        (xy 86.674918 43.727525)
+        (xy 86.686 43.671812)
+        (xy 86.686 43.234188)
+        (xy 86.674918 43.178475)
+        (xy 86.667977 43.168088)
+        (xy 86.636817 43.121454)
+        (xy 86.632703 43.115297)
+        (xy 86.626545 43.111182)
+        (xy 86.621537 43.106174)
+        (xy 86.602073 43.072463)
+        (xy 86.602073 43.033537)
+        (xy 86.621537 42.999826)
+        (xy 86.626544 42.994817)
+        (xy 86.632703 42.990703)
+        (xy 86.674918 42.927525)
+        (xy 86.686 42.871812)
+        (xy 86.686 42.434188)
+        (xy 86.674918 42.378475)
+        (xy 86.635696 42.319776)
+        (xy 86.623023 42.277998)
+        (xy 86.635696 42.236223)
+        (xy 86.674918 42.177525)
+        (xy 86.686 42.121812)
+        (xy 86.686 41.584188)
+        (xy 86.674918 41.528475)
+        (xy 86.66456 41.512974)
+        (xy 86.636817 41.471454)
+        (xy 86.632703 41.465297)
+        (xy 86.626545 41.461182)
+        (xy 86.575683 41.427196)
+        (xy 86.57568 41.427194)
+        (xy 86.569525 41.423082)
+        (xy 86.562261 41.421637)
+        (xy 86.543602 41.417925)
+        (xy 86.513812 41.412)
+        (xy 85.676188 41.412)
+        (xy 85.672563 41.41272)
+        (xy 85.672563 41.412721)
+        (xy 85.627738 41.421637)
+        (xy 85.627736 41.421637)
+        (xy 85.620475 41.423082)
+        (xy 85.614321 41.427193)
+        (xy 85.614316 41.427196)
+        (xy 85.563454 41.461182)
+        (xy 85.563451 41.461184)
+        (xy 85.557297 41.465297)
+        (xy 85.553184 41.471451)
+        (xy 85.553182 41.471454)
+        (xy 85.533054 41.501579)
+        (xy 85.505977 41.526121)
+        (xy 85.470528 41.535)
+        (xy 84.91017 41.535)
+        (xy 84.903616 41.534714)
+        (xy 84.87141 41.531896)
+        (xy 84.871408 41.531896)
+        (xy 84.864857 41.531323)
+        (xy 84.858507 41.533024)
+        (xy 84.858499 41.533025)
+        (xy 84.827266 41.541394)
+        (xy 84.820865 41.542813)
+        (xy 84.789037 41.548425)
+        (xy 84.789032 41.548426)
+        (xy 84.78256 41.549568)
+        (xy 84.776866 41.552854)
+        (xy 84.770681 41.555106)
+        (xy 84.770678 41.555099)
+        (xy 84.768842 41.55586)
+        (xy 84.768846 41.555867)
+        (xy 84.762888 41.558644)
+        (xy 84.756534 41.560348)
+        (xy 84.751147 41.564119)
+        (xy 84.751142 41.564122)
+        (xy 84.724655 41.582667)
+        (xy 84.719128 41.586189)
+        (xy 84.691133 41.602352)
+        (xy 84.691129 41.602355)
+        (xy 84.68544 41.60564)
+        (xy 84.681215 41.610673)
+        (xy 84.681211 41.610678)
+        (xy 84.660421 41.635454)
+        (xy 84.65599 41.640288)
+        (xy 80.916306 45.379974)
+        (xy 80.89191 45.396276)
+        (xy 80.863132 45.402)
+        (xy 80.705267 45.402)
+        (xy 80.663488 45.389327)
+        (xy 80.635791 45.355578)
+        (xy 80.631512 45.312129)
+        (xy 80.652093 45.273626)
+        (xy 85.396694 40.529026)
+        (xy 85.42109 40.512724)
+        (xy 85.449868 40.507)
+        (xy 85.481528 40.507)
+        (xy 85.516977 40.515879)
+        (xy 85.544053 40.54042)
+        (xy 85.568297 40.576703)
+        (xy 85.574454 40.580817)
+        (xy 85.625316 40.614803)
+        (xy 85.625317 40.614803)
+        (xy 85.631475 40.618918)
+        (xy 85.687188 40.63)
+        (xy 86.521116 40.63)
+        (xy 86.524812 40.63)
+        (xy 86.580525 40.618918)
+        (xy 86.643703 40.576703)
+        (xy 86.685918 40.513525)
+        (xy 86.697 40.457812)
+        (xy 86.697 39.920188)
+        (xy 86.685918 39.864475)
+        (xy 86.646695 39.805775)
+        (xy 86.634023 39.764)
+        (xy 86.646695 39.722224)
+        (xy 86.685918 39.663525)
+        (xy 86.697 39.607812)
+        (xy 86.697 39.170188)
+        (xy 86.685918 39.114475)
+        (xy 86.681213 39.107434)
+        (xy 86.647817 39.057454)
+        (xy 86.643703 39.051297)
+        (xy 86.637545 39.047182)
+        (xy 86.632537 39.042174)
+        (xy 86.613073 39.008463)
+        (xy 86.613073 38.969537)
+        (xy 86.632537 38.935826)
+        (xy 86.637544 38.930817)
+        (xy 86.643703 38.926703)
+        (xy 86.685918 38.863525)
+        (xy 86.697 38.807812)
+        (xy 86.697 38.370188)
+        (xy 86.685918 38.314475)
+        (xy 86.646695 38.255775)
+        (xy 86.634023 38.214)
+        (xy 86.646695 38.172224)
+        (xy 86.685918 38.113525)
+        (xy 86.697 38.057812)
+        (xy 86.697 37.520188)
+        (xy 86.685918 37.464475)
+        (xy 86.679262 37.454514)
+        (xy 86.647817 37.407454)
+        (xy 86.643703 37.401297)
+        (xy 86.637545 37.397182)
+        (xy 86.586683 37.363196)
+        (xy 86.58668 37.363194)
+        (xy 86.580525 37.359082)
+        (xy 86.573261 37.357637)
+        (xy 86.540794 37.351179)
+        (xy 86.524812 37.348)
+        (xy 85.687188 37.348)
+        (xy 85.683563 37.34872)
+        (xy 85.683563 37.348721)
+        (xy 85.638738 37.357637)
+        (xy 85.638736 37.357637)
+        (xy 85.631475 37.359082)
+        (xy 85.625321 37.363193)
+        (xy 85.625316 37.363196)
+        (xy 85.574454 37.397182)
+        (xy 85.574451 37.397184)
+        (xy 85.568297 37.401297)
+        (xy 85.564184 37.407451)
+        (xy 85.564182 37.407454)
+        (xy 85.544054 37.437579)
+        (xy 85.516977 37.462121)
+        (xy 85.481528 37.471)
+        (xy 85.03717 37.471)
+        (xy 85.030616 37.470714)
+        (xy 84.99841 37.467896)
+        (xy 84.998408 37.467896)
+        (xy 84.991857 37.467323)
+        (xy 84.985507 37.469024)
+        (xy 84.985499 37.469025)
+        (xy 84.954266 37.477394)
+        (xy 84.947865 37.478813)
+        (xy 84.916037 37.484425)
+        (xy 84.916032 37.484426)
+        (xy 84.90956 37.485568)
+        (xy 84.903866 37.488854)
+        (xy 84.897681 37.491106)
+        (xy 84.897678 37.491099)
+        (xy 84.895842 37.49186)
+        (xy 84.895846 37.491867)
+        (xy 84.889888 37.494644)
+        (xy 84.883534 37.496348)
+        (xy 84.878147 37.500119)
+        (xy 84.878142 37.500122)
+        (xy 84.851655 37.518667)
+        (xy 84.846128 37.522189)
+        (xy 84.818133 37.538352)
+        (xy 84.818129 37.538355)
+        (xy 84.81244 37.54164)
+        (xy 84.808215 37.546673)
+        (xy 84.808211 37.546678)
+        (xy 84.787421 37.571454)
+        (xy 84.78299 37.576288)
+        (xy 79.810524 42.548754)
+        (xy 79.775948 42.568444)
+        (xy 79.736166 42.567734)
+        (xy 79.705452 42.558716)
+        (xy 79.705444 42.558714)
+        (xy 79.700285 42.5572)
+        (xy 79.557715 42.5572)
+        (xy 79.552558 42.558714)
+        (xy 79.552552 42.558715)
+        (xy 79.426076 42.595852)
+        (xy 79.426071 42.595854)
+        (xy 79.420919 42.597367)
+        (xy 79.416403 42.600269)
+        (xy 79.416397 42.600272)
+        (xy 79.305505 42.671539)
+        (xy 79.305499 42.671543)
+        (xy 79.300982 42.674447)
+        (xy 79.297462 42.678509)
+        (xy 79.29746 42.678511)
+        (xy 79.232875 42.753046)
+        (xy 79.207282 42.772204)
+        (xy 79.176043 42.779)
+        (xy 71.125236 42.779)
+        (xy 71.099427 42.773865)
+        (xy 71.095788 42.771434)
+        (xy 71.088528 42.769989)
+        (xy 71.088526 42.769989)
+        (xy 71.036253 42.759591)
+        (xy 71.018197 42.756)
+        (xy 71.014501 42.756)
+        (xy 69.6445 42.756)
+        (xy 69.644489 42.756)
+        (xy 69.640804 42.756001)
+        (xy 69.637181 42.756721)
+        (xy 69.637177 42.756722)
+        (xy 69.570478 42.769988)
+        (xy 69.570474 42.769989)
+        (xy 69.563212 42.771434)
+        (xy 69.557055 42.775547)
+        (xy 69.557052 42.775549)
+        (xy 69.481378 42.826113)
+        (xy 69.481375 42.826115)
+        (xy 69.475225 42.830225)
+        (xy 69.471115 42.836375)
+        (xy 69.471113 42.836378)
+        (xy 69.420547 42.912055)
+        (xy 69.420545 42.912058)
+        (xy 69.416434 42.918212)
+        (xy 69.414989 42.925473)
+        (xy 69.414989 42.925475)
+        (xy 69.409367 42.95374)
+        (xy 69.401 42.995803)
+        (xy 69.401 42.999497)
+        (xy 69.401 42.999498)
+        (xy 69.401 43.194498)
+        (xy 69.401 43.194507)
+        (xy 69.401001 43.198196)
+        (xy 69.401721 43.201819)
+        (xy 69.401722 43.201822)
+        (xy 69.408159 43.234188)
+        (xy 69.416434 43.275788)
+        (xy 69.420548 43.281946)
+        (xy 69.42055 43.281949)
+        (xy 69.4361 43.30522)
+        (xy 69.448774 43.346998)
+        (xy 69.436101 43.388777)
+        (xy 69.420549 43.412052)
+        (xy 69.420547 43.412055)
+        (xy 69.416434 43.418212)
+        (xy 69.414989 43.425472)
+        (xy 69.414988 43.425477)
+        (xy 69.408935 43.455911)
+        (xy 69.401 43.495803)
+        (xy 69.401 43.499497)
+        (xy 69.401 43.499498)
+        (xy 69.401 43.694498)
+        (xy 69.401 43.694507)
+        (xy 69.401001 43.698196)
+        (xy 69.401721 43.701819)
+        (xy 69.401722 43.701822)
+        (xy 69.414988 43.768521)
+        (xy 69.414989 43.768523)
+        (xy 69.416434 43.775788)
+        (xy 69.420547 43.781944)
+        (xy 69.42055 43.78195)
+        (xy 69.4361 43.805222)
+        (xy 69.448773 43.847)
+        (xy 69.4361 43.888778)
+        (xy 69.420548 43.912052)
+        (xy 69.420544 43.912059)
+        (xy 69.416434 43.918212)
+        (xy 69.414989 43.925473)
+        (xy 69.414989 43.925475)
+        (xy 69.403426 43.983605)
+        (xy 69.401 43.995803)
+        (xy 69.401 43.999497)
+        (xy 69.401 43.999498)
+        (xy 69.401 44.194498)
+        (xy 69.401 44.194507)
+        (xy 69.401001 44.198196)
+        (xy 69.401721 44.201819)
+        (xy 69.401722 44.201822)
+        (xy 69.414988 44.268521)
+        (xy 69.414989 44.268523)
+        (xy 69.416434 44.275788)
+        (xy 69.420547 44.281944)
+        (xy 69.42055 44.28195)
+        (xy 69.4361 44.305222)
+        (xy 69.448773 44.347)
+        (xy 69.4361 44.388778)
+        (xy 69.420548 44.412052)
+        (xy 69.420544 44.412059)
+        (xy 69.416434 44.418212)
+        (xy 69.414989 44.425473)
+        (xy 69.414989 44.425475)
+        (xy 69.403814 44.481655)
+        (xy 69.401 44.495803)
+        (xy 69.401 44.499497)
+        (xy 69.401 44.499498)
+        (xy 69.401 44.694498)
+        (xy 69.401 44.694507)
+        (xy 69.401001 44.698196)
+        (xy 69.401721 44.701819)
+        (xy 69.401722 44.701822)
+        (xy 69.414676 44.766952)
+        (xy 69.416434 44.775788)
+        (xy 69.420548 44.781946)
+        (xy 69.42055 44.781949)
+        (xy 69.4361 44.80522)
+        (xy 69.448774 44.846998)
+        (xy 69.436101 44.888777)
+        (xy 69.420549 44.912052)
+        (xy 69.420547 44.912055)
+        (xy 69.416434 44.918212)
+        (xy 69.414989 44.925472)
+        (xy 69.414988 44.925477)
+        (xy 69.405565 44.972852)
+        (xy 69.401 44.995803)
+        (xy 69.401 44.999497)
+        (xy 69.401 44.999498)
+        (xy 69.401 45.194498)
+        (xy 69.401 45.194507)
+        (xy 69.401001 45.198196)
+        (xy 69.401721 45.201819)
+        (xy 69.401722 45.201822)
+        (xy 69.414988 45.268521)
+        (xy 69.414989 45.268523)
+        (xy 69.416434 45.275788)
+        (xy 69.420547 45.281944)
+        (xy 69.42055 45.28195)
+        (xy 69.4361 45.305222)
+        (xy 69.448773 45.347)
+        (xy 69.4361 45.388778)
+        (xy 69.420548 45.412052)
+        (xy 69.420544 45.412059)
+        (xy 69.416434 45.418212)
+        (xy 69.414989 45.425473)
+        (xy 69.414989 45.425475)
+        (xy 69.403585 45.482806)
+        (xy 69.401 45.495803)
+        (xy 69.401 45.499497)
+        (xy 69.401 45.499498)
+        (xy 69.401 45.694498)
+        (xy 69.401 45.694507)
+        (xy 69.401001 45.698196)
+        (xy 69.401721 45.701819)
+        (xy 69.401722 45.701822)
+        (xy 69.414988 45.768521)
+        (xy 69.414989 45.768523)
+        (xy 69.416434 45.775788)
+        (xy 69.420547 45.781944)
+        (xy 69.42055 45.78195)
+        (xy 69.4361 45.805222)
+        (xy 69.448773 45.847)
+        (xy 69.4361 45.888778)
+        (xy 69.420548 45.912052)
+        (xy 69.420544 45.912059)
+        (xy 69.416434 45.918212)
+        (xy 69.414989 45.925473)
+        (xy 69.414989 45.925475)
+        (xy 69.402992 45.98579)
+        (xy 69.401 45.995803)
+        (xy 69.401 45.999497)
+        (xy 69.401 45.999498)
+        (xy 69.401 46.194498)
+        (xy 69.401 46.194507)
+        (xy 69.401001 46.198196)
+        (xy 69.401721 46.201819)
+        (xy 69.401722 46.201822)
+        (xy 69.414988 46.268521)
+        (xy 69.414989 46.268523)
+        (xy 69.416434 46.275788)
+        (xy 69.420547 46.281944)
+        (xy 69.42055 46.28195)
+        (xy 69.4361 46.305222)
+        (xy 69.448773 46.347)
+        (xy 69.4361 46.388778)
+        (xy 69.420548 46.412052)
+        (xy 69.420544 46.412059)
+        (xy 69.416434 46.418212)
+        (xy 69.414989 46.425473)
+        (xy 69.414989 46.425475)
+        (xy 69.402353 46.489)
+        (xy 69.401 46.495803)
+        (xy 69.401 46.499497)
+        (xy 69.401 46.499498)
+        (xy 69.401 46.694498)
+        (xy 69.401 46.694507)
+        (xy 69.401001 46.698196)
+        (xy 69.401721 46.701819)
+        (xy 69.401722 46.701822)
+        (xy 69.414988 46.768521)
+        (xy 69.414989 46.768523)
+        (xy 69.416434 46.775788)
+        (xy 69.420547 46.781944)
+        (xy 69.42055 46.78195)
+        (xy 69.4361 46.805222)
+        (xy 69.448773 46.847)
+        (xy 69.4361 46.888778)
+        (xy 69.420548 46.912052)
+        (xy 69.420544 46.912059)
+        (xy 69.416434 46.918212)
+        (xy 69.414989 46.925473)
+        (xy 69.414989 46.925475)
+        (xy 69.402631 46.987601)
+        (xy 69.401 46.995803)
+        (xy 69.401 46.999497)
+        (xy 69.401 46.999498)
+        (xy 69.401 47.194498)
+        (xy 69.401 47.194507)
+        (xy 69.401001 47.198196)
+        (xy 69.401721 47.201819)
+        (xy 69.401722 47.201822)
+        (xy 69.414988 47.268521)
+        (xy 69.414989 47.268523)
+        (xy 69.416434 47.275788)
+        (xy 69.420547 47.281944)
+        (xy 69.42055 47.28195)
+        (xy 69.4361 47.305222)
+        (xy 69.448773 47.347)
+        (xy 69.4361 47.388778)
+        (xy 69.420548 47.412052)
+        (xy 69.420544 47.412059)
+        (xy 69.416434 47.418212)
+        (xy 69.414989 47.425473)
+        (xy 69.414989 47.425475)
+        (xy 69.40873 47.45694)
+        (xy 69.401 47.495803)
+        (xy 69.401 47.499497)
+        (xy 69.401 47.499498)
+        (xy 69.401 47.694498)
+        (xy 69.401 47.694507)
+        (xy 69.401001 47.698196)
+        (xy 69.401721 47.701819)
+        (xy 69.401722 47.701822)
+        (xy 69.414988 47.768521)
+        (xy 69.414989 47.768523)
+        (xy 69.416434 47.775788)
+        (xy 69.420547 47.781943)
+        (xy 69.42055 47.78195)
+        (xy 69.4361 47.805222)
+        (xy 69.448773 47.847)
+        (xy 69.4361 47.888778)
+        (xy 69.420548 47.912052)
+        (xy 69.420544 47.912059)
+        (xy 69.416434 47.918212)
+        (xy 69.414989 47.925473)
+        (xy 69.414989 47.925475)
+        (xy 69.40213 47.99012)
+        (xy 69.401 47.995803)
+        (xy 69.401 47.999497)
+        (xy 69.401 47.999498)
+        (xy 69.401 48.194498)
+        (xy 69.401 48.194507)
+        (xy 69.401001 48.198196)
+        (xy 69.401721 48.201819)
+        (xy 69.401722 48.201822)
+        (xy 69.414988 48.268521)
+        (xy 69.414989 48.268523)
+        (xy 69.416434 48.275788)
+        (xy 69.420547 48.281944)
+        (xy 69.42055 48.28195)
+        (xy 69.4361 48.305222)
+        (xy 69.448773 48.347)
+        (xy 69.4361 48.388778)
+        (xy 69.420548 48.412052)
+        (xy 69.420544 48.412059)
+        (xy 69.416434 48.418212)
+        (xy 69.414989 48.425473)
+        (xy 69.414989 48.425475)
+        (xy 69.405292 48.474226)
+        (xy 69.401 48.495803)
+        (xy 69.401 48.499497)
+        (xy 69.401 48.499498)
+        (xy 69.401 48.694498)
+        (xy 69.401 48.694507)
+        (xy 69.401001 48.698196)
+        (xy 69.401721 48.701815)
+        (xy 69.401722 48.701822)
+        (xy 69.414988 48.768521)
+        (xy 69.414989 48.768523)
+        (xy 69.416434 48.775788)
+        (xy 69.475225 48.863775)
+        (xy 69.563212 48.922566)
+        (xy 69.640803 48.938)
+        (xy 71.018196 48.937999)
+        (xy 71.095788 48.922566)
+        (xy 71.183775 48.863775)
+        (xy 71.242566 48.775788)
+        (xy 71.258 48.698197)
+        (xy 71.257999 48.495804)
+        (xy 71.242566 48.418212)
+        (xy 71.222897 48.388776)
+        (xy 71.210225 48.346998)
+        (xy 71.222898 48.305221)
+        (xy 71.242566 48.275788)
+        (xy 71.258 48.198197)
+        (xy 71.257999 47.995804)
+        (xy 71.242566 47.918212)
+        (xy 71.222898 47.888777)
+        (xy 71.210225 47.847)
+        (xy 71.222898 47.805222)
+        (xy 71.242566 47.775788)
+        (xy 71.258 47.698197)
+        (xy 71.257999 47.495804)
+        (xy 71.242566 47.418212)
+        (xy 71.222897 47.388776)
+        (xy 71.210225 47.346998)
+        (xy 71.222898 47.305221)
+        (xy 71.242566 47.275788)
+        (xy 71.258 47.198197)
+        (xy 71.257999 46.995804)
+        (xy 71.242566 46.918212)
+        (xy 71.222897 46.888776)
+        (xy 71.210225 46.846998)
+        (xy 71.222898 46.805221)
+        (xy 71.242566 46.775788)
+        (xy 71.258 46.698197)
+        (xy 71.257999 46.495804)
+        (xy 71.258131 46.495804)
+        (xy 71.265202 46.45694)
+        (xy 71.292936 46.42634)
+        (xy 71.332647 46.415)
+        (xy 71.703493 46.415)
+        (xy 71.744149 46.426938)
+        (xy 71.771897 46.458961)
+        (xy 71.777928 46.500902)
+        (xy 71.760325 46.539446)
+        (xy 71.71814 46.588128)
+        (xy 71.718136 46.588133)
+        (xy 71.714618 46.592194)
+        (xy 71.712385 46.597082)
+        (xy 71.712382 46.597088)
+        (xy 71.657626 46.716987)
+        (xy 71.657624 46.716993)
+        (xy 71.655392 46.721881)
+        (xy 71.654627 46.727195)
+        (xy 71.654626 46.727202)
+        (xy 71.638081 46.842281)
+        (xy 71.635102 46.863)
+        (xy 71.635867 46.868321)
+        (xy 71.654626 46.998797)
+        (xy 71.654627 46.998802)
+        (xy 71.655392 47.004119)
+        (xy 71.657624 47.009008)
+        (xy 71.657626 47.009012)
+        (xy 71.712382 47.128911)
+        (xy 71.712383 47.128913)
+        (xy 71.714618 47.133806)
+        (xy 71.718138 47.137869)
+        (xy 71.71814 47.137871)
+        (xy 71.799632 47.231917)
+        (xy 71.813259 47.254883)
+        (xy 71.818 47.281163)
+        (xy 71.818 50.510132)
+        (xy 71.812276 50.53891)
+        (xy 71.795974 50.563306)
+        (xy 71.137306 51.221974)
+        (xy 71.11291 51.238276)
+        (xy 71.084132 51.244)
+        (xy 69.504868 51.244)
+        (xy 69.47609 51.238276)
+        (xy 69.451694 51.221974)
+        (xy 69.257026 51.027306)
+        (xy 69.240724 51.00291)
+        (xy 69.235 50.974132)
+        (xy 69.235 50.805236)
+        (xy 69.240134 50.779427)
+        (xy 69.242566 50.775788)
+        (xy 69.258 50.698197)
+        (xy 69.257999 49.320804)
+        (xy 69.242566 49.243212)
+        (xy 69.183775 49.155225)
+        (xy 69.17151 49.14703)
+        (xy 69.101944 49.100547)
+        (xy 69.101942 49.100546)
+        (xy 69.095788 49.096434)
+        (xy 69.018197 49.081)
+        (xy 69.014501 49.081)
+        (xy 68.819501 49.081)
+        (xy 68.819491 49.081)
+        (xy 68.815804 49.081001)
+        (xy 68.812181 49.081721)
+        (xy 68.812177 49.081722)
+        (xy 68.745478 49.094988)
+        (xy 68.745474 49.094989)
+        (xy 68.738212 49.096434)
+        (xy 68.732055 49.100547)
+        (xy 68.73205 49.10055)
+        (xy 68.708776 49.116101)
+        (xy 68.666998 49.128773)
+        (xy 68.62522 49.116099)
+        (xy 68.601948 49.100549)
+        (xy 68.601944 49.100547)
+        (xy 68.595788 49.096434)
+        (xy 68.518197 49.081)
+        (xy 68.514501 49.081)
+        (xy 68.319501 49.081)
+        (xy 68.319491 49.081)
+        (xy 68.315804 49.081001)
+        (xy 68.312181 49.081721)
+        (xy 68.312177 49.081722)
+        (xy 68.245478 49.094988)
+        (xy 68.245474 49.094989)
+        (xy 68.238212 49.096434)
+        (xy 68.232055 49.100547)
+        (xy 68.23205 49.10055)
+        (xy 68.208776 49.116101)
+        (xy 68.166998 49.128773)
+        (xy 68.12522 49.116099)
+        (xy 68.101948 49.100549)
+        (xy 68.101944 49.100547)
+        (xy 68.095788 49.096434)
+        (xy 68.018197 49.081)
+        (xy 68.014501 49.081)
+        (xy 67.819501 49.081)
+        (xy 67.819491 49.081)
+        (xy 67.815804 49.081001)
+        (xy 67.812181 49.081721)
+        (xy 67.812177 49.081722)
+        (xy 67.745478 49.094988)
+        (xy 67.745474 49.094989)
+        (xy 67.738212 49.096434)
+        (xy 67.732055 49.100547)
+        (xy 67.73205 49.10055)
+        (xy 67.708776 49.116101)
+        (xy 67.666998 49.128773)
+        (xy 67.62522 49.116099)
+        (xy 67.601948 49.100549)
+        (xy 67.601944 49.100547)
+        (xy 67.595788 49.096434)
+        (xy 67.518197 49.081)
+        (xy 67.514501 49.081)
+        (xy 67.319501 49.081)
+        (xy 67.319491 49.081)
+        (xy 67.315804 49.081001)
+        (xy 67.312181 49.081721)
+        (xy 67.312177 49.081722)
+        (xy 67.245478 49.094988)
+        (xy 67.245474 49.094989)
+        (xy 67.238212 49.096434)
+        (xy 67.232055 49.100547)
+        (xy 67.23205 49.10055)
+        (xy 67.208776 49.116101)
+        (xy 67.166998 49.128773)
+        (xy 67.12522 49.116099)
+        (xy 67.101948 49.100549)
+        (xy 67.101944 49.100547)
+        (xy 67.095788 49.096434)
+        (xy 67.018197 49.081)
+        (xy 67.014501 49.081)
+        (xy 66.819501 49.081)
+        (xy 66.819491 49.081)
+        (xy 66.815804 49.081001)
+        (xy 66.812181 49.081721)
+        (xy 66.812177 49.081722)
+        (xy 66.745478 49.094988)
+        (xy 66.745474 49.094989)
+        (xy 66.738212 49.096434)
+        (xy 66.732055 49.100547)
+        (xy 66.73205 49.10055)
+        (xy 66.708776 49.116101)
+        (xy 66.666998 49.128773)
+        (xy 66.62522 49.116099)
+        (xy 66.601948 49.100549)
+        (xy 66.601944 49.100547)
+        (xy 66.595788 49.096434)
+        (xy 66.518197 49.081)
+        (xy 66.514501 49.081)
+        (xy 66.319501 49.081)
+        (xy 66.319491 49.081)
+        (xy 66.315804 49.081001)
+        (xy 66.312181 49.081721)
+        (xy 66.312177 49.081722)
+        (xy 66.245478 49.094988)
+        (xy 66.245474 49.094989)
+        (xy 66.238212 49.096434)
+        (xy 66.232055 49.100547)
+        (xy 66.23205 49.10055)
+        (xy 66.208776 49.116101)
+        (xy 66.166998 49.128773)
+        (xy 66.12522 49.116099)
+        (xy 66.101948 49.100549)
+        (xy 66.101944 49.100547)
+        (xy 66.095788 49.096434)
+        (xy 66.018197 49.081)
+        (xy 66.014501 49.081)
+        (xy 65.819501 49.081)
+        (xy 65.819491 49.081)
+        (xy 65.815804 49.081001)
+        (xy 65.812181 49.081721)
+        (xy 65.812177 49.081722)
+        (xy 65.745478 49.094988)
+        (xy 65.745474 49.094989)
+        (xy 65.738212 49.096434)
+        (xy 65.732055 49.100547)
+        (xy 65.73205 49.10055)
+        (xy 65.708776 49.116101)
+        (xy 65.666998 49.128773)
+        (xy 65.62522 49.116099)
+        (xy 65.601948 49.100549)
+        (xy 65.601944 49.100547)
+        (xy 65.595788 49.096434)
+        (xy 65.518197 49.081)
+        (xy 65.514501 49.081)
+        (xy 65.319501 49.081)
+        (xy 65.319491 49.081)
+        (xy 65.316532 49.081)
+        (xy 65.316527 49.081)
+        (xy 65.315804 49.081001)
+        (xy 65.315804 49.080869)
+        (xy 65.27694 49.073798)
+        (xy 65.24634 49.046064)
+        (xy 65.235 49.006353)
+        (xy 65.235 48.910868)
+        (xy 65.240724 48.88209)
+        (xy 65.257026 48.857694)
+        (xy 65.514694 48.600026)
+        (xy 65.53909 48.583724)
+        (xy 65.567868 48.578)
+        (xy 68.165169 48.578)
+        (xy 68.196408 48.584795)
+        (xy 68.222001 48.603954)
+        (xy 68.237002 48.621266)
+        (xy 68.251982 48.638553)
+        (xy 68.256504 48.641459)
+        (xy 68.256505 48.64146)
+        (xy 68.339033 48.694498)
+        (xy 68.371919 48.715633)
+        (xy 68.508715 48.7558)
+        (xy 68.645904 48.7558)
+        (xy 68.651285 48.7558)
+        (xy 68.788081 48.715633)
+        (xy 68.908018 48.638553)
+        (xy 69.001382 48.530806)
+        (xy 69.060608 48.401119)
+        (xy 69.080898 48.26)
+        (xy 69.060608 48.118881)
+        (xy 69.001382 47.989194)
+        (xy 68.985722 47.971122)
+        (xy 68.953364 47.933779)
+        (xy 68.908018 47.881447)
+        (xy 68.903496 47.878541)
+        (xy 68.903494 47.878539)
+        (xy 68.792602 47.807272)
+        (xy 68.792599 47.80727)
+        (xy 68.788081 47.804367)
+        (xy 68.782925 47.802853)
+        (xy 68.782923 47.802852)
+        (xy 68.656447 47.765715)
+        (xy 68.656442 47.765714)
+        (xy 68.651285 47.7642)
+        (xy 68.508715 47.7642)
+        (xy 68.503552 47.765715)
+        (xy 68.498231 47.766481)
+        (xy 68.49807 47.765361)
+        (xy 68.462385 47.765358)
+        (xy 68.426742 47.742448)
+        (xy 68.409142 47.703905)
+        (xy 68.415172 47.66197)
+        (xy 68.425608 47.639119)
+        (xy 68.445898 47.498)
+        (xy 68.425608 47.356881)
+        (xy 68.366382 47.227194)
+        (xy 68.353584 47.212425)
+        (xy 68.318289 47.171692)
+        (xy 68.273018 47.119447)
+        (xy 68.268496 47.116541)
+        (xy 68.268494 47.116539)
+        (xy 68.157602 47.045272)
+        (xy 68.157599 47.04527)
+        (xy 68.153081 47.042367)
+        (xy 68.147925 47.040853)
+        (xy 68.147923 47.040852)
+        (xy 68.021447 47.003715)
+        (xy 68.021442 47.003714)
+        (xy 68.016285 47.0022)
+        (xy 67.873715 47.0022)
+        (xy 67.868558 47.003714)
+        (xy 67.868552 47.003715)
+        (xy 67.742076 47.040852)
+        (xy 67.742071 47.040854)
+        (xy 67.736919 47.042367)
+        (xy 67.732403 47.045269)
+        (xy 67.732397 47.045272)
+        (xy 67.621505 47.116539)
+        (xy 67.621499 47.116543)
+        (xy 67.616982 47.119447)
+        (xy 67.613461 47.123509)
+        (xy 67.61346 47.123511)
+        (xy 67.587001 47.154046)
+        (xy 67.561408 47.173205)
+        (xy 67.530169 47.18)
+        (xy 63.916868 47.18)
+        (xy 63.88809 47.174276)
+        (xy 63.863694 47.157974)
+        (xy 63.749094 47.043374)
+        (xy 63.728513 47.004871)
+        (xy 63.732792 46.961422)
+        (xy 63.760489 46.927673)
+        (xy 63.802268 46.915)
+        (xy 65.65383 46.915)
+        (xy 65.660383 46.915285)
+        (xy 65.699143 46.918677)
+        (xy 65.736728 46.908605)
+        (xy 65.743121 46.907187)
+        (xy 65.78144 46.900432)
+        (xy 65.78714 46.89714)
+        (xy 65.793321 46.894891)
+        (xy 65.793324 46.894901)
+        (xy 65.795151 46.894145)
+        (xy 65.795147 46.894136)
+        (xy 65.80111 46.891354)
+        (xy 65.807466 46.889652)
+        (xy 65.83936 46.867319)
+        (xy 65.844853 46.86382)
+        (xy 65.87856 46.84436)
+        (xy 65.903583 46.814537)
+        (xy 65.907994 46.809724)
+        (xy 67.649724 45.067994)
+        (xy 67.654537 45.063583)
+        (xy 67.68436 45.03856)
+        (xy 67.70382 45.004853)
+        (xy 67.707319 44.99936)
+        (xy 67.729652 44.967466)
+        (xy 67.731354 44.96111)
+        (xy 67.734136 44.955147)
+        (xy 67.734145 44.955151)
+        (xy 67.734901 44.953324)
+        (xy 67.734891 44.953321)
+        (xy 67.73714 44.94714)
+        (xy 67.740432 44.94144)
+        (xy 67.747187 44.903121)
+        (xy 67.748605 44.896728)
+        (xy 67.758677 44.859143)
+        (xy 67.755285 44.820383)
+        (xy 67.755 44.81383)
+        (xy 67.755 43.852163)
+        (xy 67.759741 43.825883)
+        (xy 67.773368 43.802917)
+        (xy 67.804565 43.766914)
+        (xy 67.858382 43.704806)
+        (xy 67.917608 43.575119)
+        (xy 67.937898 43.434)
+        (xy 67.917608 43.292881)
+        (xy 67.858382 43.163194)
+        (xy 67.765018 43.055447)
+        (xy 67.760496 43.052541)
+        (xy 67.760494 43.052539)
+        (xy 67.649602 42.981272)
+        (xy 67.649599 42.98127)
+        (xy 67.645081 42.978367)
+        (xy 67.639925 42.976853)
+        (xy 67.639923 42.976852)
+        (xy 67.513447 42.939715)
+        (xy 67.513442 42.939714)
+        (xy 67.508285 42.9382)
+        (xy 67.365715 42.9382)
+        (xy 67.360558 42.939714)
+        (xy 67.360552 42.939715)
+        (xy 67.234076 42.976852)
+        (xy 67.234071 42.976854)
+        (xy 67.228919 42.978367)
+        (xy 67.224403 42.981269)
+        (xy 67.224397 42.981272)
+        (xy 67.113505 43.052539)
+        (xy 67.113499 43.052543)
+        (xy 67.108982 43.055447)
+        (xy 67.105461 43.059509)
+        (xy 67.10546 43.059511)
+        (xy 67.01914 43.159128)
+        (xy 67.019136 43.159133)
+        (xy 67.015618 43.163194)
+        (xy 67.013385 43.168082)
+        (xy 67.013382 43.168088)
+        (xy 66.958626 43.287987)
+        (xy 66.958624 43.287993)
+        (xy 66.956392 43.292881)
+        (xy 66.955627 43.298195)
+        (xy 66.955626 43.298202)
+        (xy 66.942604 43.388777)
+        (xy 66.936102 43.434)
+        (xy 66.936867 43.439321)
+        (xy 66.955626 43.569797)
+        (xy 66.955627 43.569802)
+        (xy 66.956392 43.575119)
+        (xy 66.958624 43.580007)
+        (xy 66.958625 43.580009)
+        (xy 66.961702 43.586746)
+        (xy 66.97666 43.6195)
+        (xy 66.982691 43.66144)
+        (xy 66.965089 43.699983)
+        (xy 66.929443 43.722892)
+        (xy 66.887071 43.722892)
+        (xy 66.81495 43.701716)
+        (xy 66.814946 43.701715)
+        (xy 66.809785 43.7002)
+        (xy 66.667215 43.7002)
+        (xy 66.662058 43.701714)
+        (xy 66.662052 43.701715)
+        (xy 66.535576 43.738852)
+        (xy 66.535571 43.738854)
+        (xy 66.530419 43.740367)
+        (xy 66.525903 43.743269)
+        (xy 66.525897 43.743272)
+        (xy 66.415005 43.814539)
+        (xy 66.414999 43.814543)
+        (xy 66.410482 43.817447)
+        (xy 66.406961 43.821509)
+        (xy 66.40696 43.821511)
+        (xy 66.32064 43.921128)
+        (xy 66.320636 43.921133)
+        (xy 66.317118 43.925194)
+        (xy 66.314885 43.930082)
+        (xy 66.314882 43.930088)
+        (xy 66.260126 44.049987)
+        (xy 66.260124 44.049993)
+        (xy 66.257892 44.054881)
+        (xy 66.257127 44.060195)
+        (xy 66.257126 44.060202)
+        (xy 66.244441 44.148431)
+        (xy 66.237602 44.196)
+        (xy 66.238367 44.201321)
+        (xy 66.257126 44.331797)
+        (xy 66.257127 44.331802)
+        (xy 66.257892 44.337119)
+        (xy 66.260124 44.342008)
+        (xy 66.260126 44.342012)
+        (xy 66.314882 44.461911)
+        (xy 66.314883 44.461913)
+        (xy 66.317118 44.466806)
+        (xy 66.320638 44.470869)
+        (xy 66.32064 44.470871)
+        (xy 66.397707 44.55981)
+        (xy 66.414356 44.593071)
+        (xy 66.413029 44.630242)
+        (xy 66.394049 44.66223)
+        (xy 65.299306 45.756974)
+        (xy 65.27491 45.773276)
+        (xy 65.246132 45.779)
+        (xy 64.806898 45.779)
+        (xy 64.761832 45.764001)
+        (xy 64.734744 45.724987)
+        (xy 64.736439 45.677521)
+        (xy 64.766241 45.640538)
+        (xy 64.844018 45.590553)
+        (xy 64.937382 45.482806)
+        (xy 64.996608 45.353119)
+        (xy 65.016898 45.212)
+        (xy 64.996608 45.070881)
+        (xy 64.937382 44.941194)
+        (xy 64.844018 44.833447)
+        (xy 64.839496 44.830541)
+        (xy 64.839494 44.830539)
+        (xy 64.762044 44.780764)
+        (xy 64.734296 44.74874)
+        (xy 64.728267 44.706799)
+        (xy 64.745867 44.668258)
+        (xy 64.810382 44.593806)
+        (xy 64.869608 44.464119)
+        (xy 64.886992 44.343215)
+        (xy 64.889133 44.328321)
+        (xy 64.889898 44.323)
+        (xy 64.887947 44.309434)
+        (xy 64.874357 44.21491)
+        (xy 64.869608 44.181881)
+        (xy 64.810382 44.052194)
+        (xy 64.785692 44.023701)
+        (xy 64.761519 43.995804)
+        (xy 64.717018 43.944447)
+        (xy 64.712496 43.941541)
+        (xy 64.712494 43.941539)
+        (xy 64.601602 43.870272)
+        (xy 64.601599 43.87027)
+        (xy 64.597081 43.867367)
+        (xy 64.591925 43.865853)
+        (xy 64.591923 43.865852)
+        (xy 64.465447 43.828715)
+        (xy 64.465442 43.828714)
+        (xy 64.460285 43.8272)
+        (xy 64.317715 43.8272)
+        (xy 64.312552 43.828715)
+        (xy 64.307231 43.829481)
+        (xy 64.30707 43.828361)
+        (xy 64.271385 43.828358)
+        (xy 64.235742 43.805448)
+        (xy 64.218142 43.766905)
+        (xy 64.224172 43.72497)
+        (xy 64.234608 43.702119)
+        (xy 64.254898 43.561)
+        (xy 64.234608 43.419881)
+        (xy 64.175382 43.290194)
+        (xy 64.082018 43.182447)
+        (xy 64.077496 43.179541)
+        (xy 64.077494 43.179539)
+        (xy 63.966602 43.108272)
+        (xy 63.966599 43.10827)
+        (xy 63.962081 43.105367)
+        (xy 63.956925 43.103853)
+        (xy 63.956923 43.103852)
+        (xy 63.830447 43.066715)
+        (xy 63.830442 43.066714)
+        (xy 63.825285 43.0652)
+        (xy 63.682715 43.0652)
+        (xy 63.677558 43.066714)
+        (xy 63.677552 43.066715)
+        (xy 63.551076 43.103852)
+        (xy 63.551071 43.103854)
+        (xy 63.545919 43.105367)
+        (xy 63.541403 43.108269)
+        (xy 63.541397 43.108272)
+        (xy 63.430505 43.179539)
+        (xy 63.430499 43.179543)
+        (xy 63.425982 43.182447)
+        (xy 63.422461 43.186509)
+        (xy 63.42246 43.186511)
+        (xy 63.33614 43.286128)
+        (xy 63.336136 43.286133)
+        (xy 63.332618 43.290194)
+        (xy 63.330385 43.295082)
+        (xy 63.330382 43.295088)
+        (xy 63.275626 43.414987)
+        (xy 63.275624 43.414993)
+        (xy 63.273392 43.419881)
+        (xy 63.272627 43.425195)
+        (xy 63.272626 43.425202)
+        (xy 63.25442 43.551832)
+        (xy 63.253102 43.561)
+        (xy 63.253867 43.566321)
+        (xy 63.272626 43.696797)
+        (xy 63.272627 43.696802)
+        (xy 63.273392 43.702119)
+        (xy 63.275624 43.707008)
+        (xy 63.275626 43.707012)
+        (xy 63.330382 43.826911)
+        (xy 63.330383 43.826913)
+        (xy 63.332618 43.831806)
+        (xy 63.336138 43.835869)
+        (xy 63.33614 43.835871)
+        (xy 63.383727 43.890788)
+        (xy 63.400376 43.924049)
+        (xy 63.399049 43.96122)
+        (xy 63.38007 43.993208)
+        (xy 63.116306 44.256974)
+        (xy 63.091909 44.273276)
+        (xy 63.063131 44.279)
+        (xy 63.007648 44.279)
+        (xy 62.967937 44.26766)
+        (xy 62.940203 44.237059)
+        (xy 62.933132 44.198197)
+        (xy 62.933 44.198197)
+        (xy 62.932999 43.995804)
+        (xy 62.917566 43.918212)
+        (xy 62.897897 43.888776)
+        (xy 62.885225 43.846998)
+        (xy 62.897898 43.805221)
+        (xy 62.917566 43.775788)
+        (xy 62.933 43.698197)
+        (xy 62.932999 43.495804)
+        (xy 62.917566 43.418212)
+        (xy 62.897899 43.388778)
+        (xy 62.885226 43.346998)
+        (xy 62.8979 43.305219)
+        (xy 62.902589 43.298202)
+        (xy 62.917566 43.275788)
+        (xy 62.933 43.198197)
+        (xy 62.932999 42.995804)
+        (xy 62.917566 42.918212)
+        (xy 62.858775 42.830225)
+        (xy 62.835554 42.814709)
+        (xy 62.776944 42.775547)
+        (xy 62.776942 42.775546)
+        (xy 62.770788 42.771434)
+        (xy 62.693197 42.756)
+        (xy 62.689501 42.756)
+        (xy 61.3195 42.756)
+        (xy 61.319489 42.756)
+        (xy 61.315804 42.756001)
+        (xy 61.312181 42.756721)
+        (xy 61.312177 42.756722)
+        (xy 61.245476 42.769989)
+        (xy 61.245475 42.769989)
+        (xy 61.238212 42.771434)
+        (xy 61.234571 42.773866)
+        (xy 61.208764 42.779)
+        (xy 60.425174 42.779)
+        (xy 60.418621 42.778714)
+        (xy 60.38641 42.775896)
+        (xy 60.386408 42.775896)
+        (xy 60.379857 42.775323)
+        (xy 60.373507 42.777024)
+        (xy 60.373499 42.777025)
+        (xy 60.342266 42.785394)
+        (xy 60.335865 42.786813)
+        (xy 60.304037 42.792425)
+        (xy 60.304032 42.792426)
+        (xy 60.29756 42.793568)
+        (xy 60.291866 42.796854)
+        (xy 60.285681 42.799106)
+        (xy 60.285678 42.799099)
+        (xy 60.283842 42.79986)
+        (xy 60.283846 42.799867)
+        (xy 60.277888 42.802644)
+        (xy 60.271534 42.804348)
+        (xy 60.266147 42.808119)
+        (xy 60.266142 42.808122)
+        (xy 60.239655 42.826667)
+        (xy 60.234128 42.830189)
+        (xy 60.206133 42.846352)
+        (xy 60.206129 42.846355)
+        (xy 60.20044 42.84964)
+        (xy 60.196215 42.854673)
+        (xy 60.196211 42.854678)
+        (xy 60.175421 42.879454)
+        (xy 60.17099 42.884288)
+        (xy 59.374374 43.680906)
+        (xy 59.335871 43.701487)
+        (xy 59.292422 43.697208)
+        (xy 59.258673 43.669511)
+        (xy 59.246 43.627732)
+        (xy 59.246 40.675869)
+        (xy 59.251724 40.647091)
+        (xy 59.268025 40.622695)
+        (xy 59.545693 40.345026)
+        (xy 59.57009 40.328724)
+        (xy 59.598868 40.323)
+        (xy 62.702132 40.323)
+        (xy 62.73091 40.328724)
+        (xy 62.755306 40.345026)
+        (xy 63.076974 40.666694)
+        (xy 63.093276 40.69109)
+        (xy 63.099 40.719868)
+        (xy 63.099 40.888764)
+        (xy 63.093865 40.914572)
+        (xy 63.091434 40.918212)
+        (xy 63.08999 40.925469)
+        (xy 63.089989 40.925473)
+        (xy 63.078519 40.983141)
+        (xy 63.076 40.995803)
+        (xy 63.076 40.999497)
+        (xy 63.076 40.999498)
+        (xy 63.076 42.369499)
+        (xy 63.076 42.369509)
+        (xy 63.076001 42.373196)
+        (xy 63.076721 42.376819)
+        (xy 63.076722 42.376822)
+        (xy 63.089988 42.443521)
+        (xy 63.089989 42.443523)
+        (xy 63.091434 42.450788)
+        (xy 63.095548 42.456945)
+        (xy 63.095549 42.456947)
+        (xy 63.138831 42.521723)
+        (xy 63.150225 42.538775)
+        (xy 63.238212 42.597566)
+        (xy 63.315803 42.613)
+        (xy 63.518196 42.612999)
+        (xy 63.595788 42.597566)
+        (xy 63.625222 42.577898)
+        (xy 63.667 42.565225)
+        (xy 63.708777 42.577898)
+        (xy 63.738212 42.597566)
+        (xy 63.815803 42.613)
+        (xy 64.018196 42.612999)
+        (xy 64.095788 42.597566)
+        (xy 64.125222 42.577898)
+        (xy 64.167 42.565225)
+        (xy 64.208777 42.577898)
+        (xy 64.238212 42.597566)
+        (xy 64.315803 42.613)
+        (xy 64.518196 42.612999)
+        (xy 64.595788 42.597566)
+        (xy 64.625222 42.577898)
+        (xy 64.667 42.565225)
+        (xy 64.708777 42.577898)
+        (xy 64.738212 42.597566)
+        (xy 64.815803 42.613)
+        (xy 65.018196 42.612999)
+        (xy 65.095788 42.597566)
+        (xy 65.125222 42.577898)
+        (xy 65.167 42.565225)
+        (xy 65.208777 42.577898)
+        (xy 65.238212 42.597566)
+        (xy 65.315803 42.613)
+        (xy 65.518196 42.612999)
+        (xy 65.595788 42.597566)
+        (xy 65.625671 42.577598)
+        (xy 65.667447 42.564925)
+        (xy 65.709226 42.577598)
+        (xy 65.732247 42.59298)
+        (xy 65.74567 42.598539)
+        (xy 65.779059 42.605181)
+        (xy 65.787528 42.604347)
+        (xy 65.79 42.596202)
+        (xy 65.79 40.772797)
+        (xy 65.787529 40.764653)
+        (xy 65.779059 40.763819)
+        (xy 65.745671 40.77046)
+        (xy 65.732248 40.776019)
+        (xy 65.709228 40.791401)
+        (xy 65.667449 40.804074)
+        (xy 65.625671 40.791401)
+        (xy 65.601944 40.775547)
+        (xy 65.601942 40.775546)
+        (xy 65.595788 40.771434)
+        (xy 65.585552 40.769398)
+        (xy 65.536531 40.759647)
+        (xy 65.518197 40.756)
+        (xy 65.514501 40.756)
+        (xy 65.319501 40.756)
+        (xy 65.319491 40.756)
+        (xy 65.315804 40.756001)
+        (xy 65.312181 40.756721)
+        (xy 65.312177 40.756722)
+        (xy 65.245476 40.769989)
+        (xy 65.245475 40.769989)
+        (xy 65.238212 40.771434)
+        (xy 65.232057 40.775546)
+        (xy 65.232053 40.775548)
+        (xy 65.208777 40.791101)
+        (xy 65.166998 40.803774)
+        (xy 65.12522 40.7911)
+        (xy 65.117029 40.785627)
+        (xy 65.095788 40.771434)
+        (xy 65.085552 40.769398)
+        (xy 65.036531 40.759647)
+        (xy 65.018197 40.756)
+        (xy 65.014501 40.756)
+        (xy 64.819501 40.756)
+        (xy 64.819491 40.756)
+        (xy 64.816532 40.756)
+        (xy 64.816527 40.756)
+        (xy 64.815804 40.756001)
+        (xy 64.815804 40.755869)
+        (xy 64.77694 40.748798)
+        (xy 64.74634 40.721064)
+        (xy 64.735 40.681353)
+        (xy 64.735 38.027252)
+        (xy 64.740724 37.998474)
+        (xy 64.757026 37.974078)
+        (xy 64.793309 37.937795)
+        (xy 64.834322 37.896782)
+        (xy 64.883653 37.790991)
+        (xy 64.89 37.742783)
+        (xy 64.89 37.740338)
+        (xy 65.666 37.740338)
+        (xy 65.666001 37.742782)
+        (xy 65.66632 37.745207)
+        (xy 65.666321 37.745218)
+        (xy 65.671595 37.785283)
+        (xy 65.671596 37.785286)
+        (xy 65.672347 37.790991)
+        (xy 65.674779 37.796206)
+        (xy 65.67478 37.796209)
+        (xy 65.718895 37.890815)
+        (xy 65.718896 37.890817)
+        (xy 65.721678 37.896782)
+        (xy 65.804218 37.979322)
+        (xy 65.810184 37.982104)
+        (xy 65.815571 37.985876)
+        (xy 65.814339 37.987634)
+        (xy 65.837228 38.007715)
+        (xy 65.849 38.048112)
+        (xy 65.849 38.84483)
+        (xy 65.848714 38.851384)
+        (xy 65.846066 38.881652)
+        (xy 65.845323 38.890143)
+        (xy 65.847024 38.896493)
+        (xy 65.847025 38.896498)
+        (xy 65.855394 38.927731)
+        (xy 65.856813 38.934133)
+        (xy 65.862425 38.965961)
+        (xy 65.862426 38.965963)
+        (xy 65.863568 38.97244)
+        (xy 65.866856 38.978136)
+        (xy 65.869107 38.984319)
+        (xy 65.869098 38.984321)
+        (xy 65.869857 38.986153)
+        (xy 65.869865 38.98615)
+        (xy 65.872644 38.992111)
+        (xy 65.874348 38.998466)
+        (xy 65.881342 39.008455)
+        (xy 65.896662 39.030335)
+        (xy 65.900185 39.035866)
+        (xy 65.916348 39.063861)
+        (xy 65.916353 39.063867)
+        (xy 65.91964 39.06956)
+        (xy 65.940944 39.087436)
+        (xy 65.949448 39.094572)
+        (xy 65.954284 39.099004)
+        (xy 66.076974 39.221694)
+        (xy 66.093276 39.24609)
+        (xy 66.099 39.274868)
+        (xy 66.099 40.691321)
+        (xy 66.090121 40.726769)
+        (xy 66.06558 40.753847)
+        (xy 66.053207 40.758274)
+        (xy 66.046814 40.76352)
+        (xy 66.044 40.772798)
+        (xy 66.044 42.596203)
+        (xy 66.04647 42.604346)
+        (xy 66.05494 42.60518)
+        (xy 66.088325 42.59854)
+        (xy 66.101751 42.592979)
+        (xy 66.124769 42.577599)
+        (xy 66.166549 42.564925)
+        (xy 66.208328 42.577599)
+        (xy 66.232051 42.59345)
+        (xy 66.232053 42.593451)
+        (xy 66.238212 42.597566)
+        (xy 66.315803 42.613)
+        (xy 66.518196 42.612999)
+        (xy 66.595788 42.597566)
+        (xy 66.625222 42.577898)
+        (xy 66.667 42.565225)
+        (xy 66.708777 42.577898)
+        (xy 66.738212 42.597566)
+        (xy 66.815803 42.613)
+        (xy 67.018196 42.612999)
+        (xy 67.095788 42.597566)
+        (xy 67.125222 42.577898)
+        (xy 67.167 42.565225)
+        (xy 67.208777 42.577898)
+        (xy 67.238212 42.597566)
+        (xy 67.315803 42.613)
+        (xy 67.518196 42.612999)
+        (xy 67.595788 42.597566)
+        (xy 67.625222 42.577898)
+        (xy 67.667 42.565225)
+        (xy 67.708777 42.577898)
+        (xy 67.738212 42.597566)
+        (xy 67.815803 42.613)
+        (xy 68.018196 42.612999)
+        (xy 68.095788 42.597566)
+        (xy 68.125222 42.577898)
+        (xy 68.167 42.565225)
+        (xy 68.208777 42.577898)
+        (xy 68.238212 42.597566)
+        (xy 68.315803 42.613)
+        (xy 68.518196 42.612999)
+        (xy 68.595788 42.597566)
+        (xy 68.625222 42.577898)
+        (xy 68.667 42.565225)
+        (xy 68.708777 42.577898)
+        (xy 68.738212 42.597566)
+        (xy 68.815803 42.613)
+        (xy 69.018196 42.612999)
+        (xy 69.095788 42.597566)
+        (xy 69.183775 42.538775)
+        (xy 69.242566 42.450788)
+        (xy 69.258 42.373197)
+        (xy 69.257999 40.995804)
+        (xy 69.242566 40.918212)
+        (xy 69.183775 40.830225)
+        (xy 69.177621 40.826113)
+        (xy 69.101944 40.775547)
+        (xy 69.101942 40.775546)
+        (xy 69.095788 40.771434)
+        (xy 69.085552 40.769398)
+        (xy 69.036531 40.759647)
+        (xy 69.018197 40.756)
+        (xy 69.014501 40.756)
+        (xy 68.819501 40.756)
+        (xy 68.819491 40.756)
+        (xy 68.816532 40.756)
+        (xy 68.816527 40.756)
+        (xy 68.815804 40.756001)
+        (xy 68.815804 40.755869)
+        (xy 68.77694 40.748798)
+        (xy 68.74634 40.721064)
+        (xy 68.735 40.681353)
+        (xy 68.735 39.441868)
+        (xy 68.740724 39.41309)
+        (xy 68.757026 39.388694)
+        (xy 69.070694 39.075026)
+        (xy 69.09509 39.058724)
+        (xy 69.123868 39.053)
+        (xy 69.204704 39.053)
+        (xy 69.210085 39.053)
+        (xy 69.346881 39.012833)
+        (xy 69.466818 38.935753)
+        (xy 69.560182 38.828006)
+        (xy 69.619408 38.698319)
+        (xy 69.639698 38.5572)
+        (xy 69.63572 38.529536)
+        (xy 69.6231 38.441757)
+        (xy 69.619408 38.416081)
+        (xy 69.560182 38.286394)
+        (xy 69.466818 38.178647)
+        (xy 69.462296 38.175741)
+        (xy 69.462294 38.175739)
+        (xy 69.351402 38.104472)
+        (xy 69.351399 38.10447)
+        (xy 69.346881 38.101567)
+        (xy 69.341725 38.100053)
+        (xy 69.341723 38.100052)
+        (xy 69.317207 38.092854)
+        (xy 69.281561 38.069946)
+        (xy 69.263958 38.031402)
+        (xy 69.269989 37.989461)
+        (xy 69.297737 37.957438)
+        (xy 69.338393 37.9455)
+        (xy 70.084636 37.9455)
+        (xy 70.100068 37.947101)
+        (xy 70.107563 37.948672)
+        (xy 70.116017 37.950445)
+        (xy 70.15105 37.946077)
+        (xy 70.160352 37.9455)
+        (xy 70.160501 37.9455)
+        (xy 70.163611 37.9455)
+        (xy 70.185499 37.941847)
+        (xy 70.188506 37.941408)
+        (xy 70.24236 37.934696)
+        (xy 70.247858 37.932007)
+        (xy 70.248483 37.931863)
+        (xy 70.250955 37.93107)
+        (xy 70.251546 37.930825)
+        (xy 70.257586 37.929818)
+        (xy 70.305321 37.903984)
+        (xy 70.307999 37.902605)
+        (xy 70.356746 37.878776)
+        (xy 70.361073 37.874447)
+        (xy 70.361617 37.874108)
+        (xy 70.363696 37.872558)
+        (xy 70.364176 37.872133)
+        (xy 70.369562 37.86922)
+        (xy 70.406322 37.829286)
+        (xy 70.408427 37.827093)
+        (xy 71.9653 36.270222)
+        (xy 72.007775 36.248962)
+        (xy 72.008902 36.2488)
+        (xy 72.014285 36.2488)
+        (xy 72.019445 36.247284)
+        (xy 72.024773 36.246519)
+        (xy 72.02497 36.247892)
+        (xy 72.063558 36.248766)
+        (xy 72.100191 36.27601)
+        (xy 72.114315 36.319424)
+        (xy 72.103656 36.353598)
+        (xy 72.10536 36.354393)
+        (xy 72.056969 36.458167)
+        (xy 72.056966 36.458174)
+        (xy 72.054539 36.463381)
+        (xy 72.053788 36.469081)
+        (xy 72.053788 36.469083)
+        (xy 72.049232 36.503692)
+        (xy 72.048 36.513048)
+        (xy 72.048 36.892952)
+        (xy 72.048319 36.89538)
+        (xy 72.04832 36.895385)
+        (xy 72.053062 36.931402)
+        (xy 72.054539 36.942619)
+        (xy 72.056967 36.947827)
+        (xy 72.056969 36.947832)
+        (xy 72.087941 37.014251)
+        (xy 72.10536 37.051607)
+        (xy 72.190393 37.13664)
+        (xy 72.258238 37.168276)
+        (xy 72.294167 37.18503)
+        (xy 72.294168 37.18503)
+        (xy 72.299381 37.187461)
+        (xy 72.349048 37.194)
+        (xy 72.4563 37.194)
+        (xy 72.4939 37.204075)
+        (xy 72.521425 37.2316)
+        (xy 72.5315 37.2692)
+        (xy 72.5315 37.768293)
+        (xy 72.531027 37.776712)
+        (xy 72.527419 37.808729)
+        (xy 72.527419 37.808733)
+        (xy 72.526789 37.814327)
+        (xy 72.527835 37.81986)
+        (xy 72.527836 37.819862)
+        (xy 72.537447 37.87066)
+        (xy 72.537918 37.873431)
+        (xy 72.544112 37.914527)
+        (xy 72.546467 37.930147)
+        (xy 72.548911 37.935222)
+        (xy 72.54961 37.937488)
+        (xy 72.549721 37.937935)
+        (xy 72.549894 37.938353)
+        (xy 72.550681 37.940602)
+        (xy 72.551728 37.946134)
+        (xy 72.554359 37.951112)
+        (xy 72.578522 37.996832)
+        (xy 72.579781 37.999325)
+        (xy 72.604671 38.051009)
+        (xy 72.6085 38.055136)
+        (xy 72.60984 38.057101)
+        (xy 72.610075 38.057492)
+        (xy 72.610363 38.057839)
+        (xy 72.611778 38.059756)
+        (xy 72.61441 38.064735)
+        (xy 72.618393 38.068718)
+        (xy 72.618394 38.068719)
+        (xy 72.654959 38.105284)
+        (xy 72.656884 38.107281)
+        (xy 72.673927 38.125649)
+        (xy 72.688802 38.149323)
+        (xy 72.694 38.176796)
+        (xy 72.694 38.722055)
+        (xy 72.685804 38.756195)
+        (xy 72.666258 38.779078)
+        (xy 72.666434 38.779254)
+        (xy 72.664207 38.78148)
+        (xy 72.664201 38.781486)
+        (xy 72.66225 38.783437)
+        (xy 72.662247 38.78344)
+        (xy 72.577443 38.868244)
+        (xy 72.57744 38.868247)
+        (xy 72.573254 38.872434)
+        (xy 72.570567 38.877706)
+        (xy 72.570565 38.87771)
+        (xy 72.516115 38.984573)
+        (xy 72.516112 38.984579)
+        (xy 72.513429 38.989847)
+        (xy 72.512504 38.995686)
+        (xy 72.512502 38.995693)
+        (xy 72.498462 39.084343)
+        (xy 72.498 39.087263)
+        (xy 72.498 39.090215)
+        (xy 72.498 39.090216)
+        (xy 72.498 39.649781)
+        (xy 72.498 39.649793)
+        (xy 72.498001 39.652736)
+        (xy 72.498462 39.65565)
+        (xy 72.498463 39.655656)
+        (xy 72.511628 39.738781)
+        (xy 72.513429 39.750153)
+        (xy 72.516114 39.755423)
+        (xy 72.516115 39.755425)
+        (xy 72.566199 39.853721)
+        (xy 72.573254 39.867566)
+        (xy 72.664207 39.958519)
+        (xy 72.666434 39.960746)
+        (xy 72.666258 39.960921)
+        (xy 72.685804 39.983805)
+        (xy 72.694 40.017945)
+        (xy 72.694 40.597793)
+        (xy 72.693527 40.606212)
+        (xy 72.689919 40.638229)
+        (xy 72.689919 40.638233)
+        (xy 72.689289 40.643827)
+        (xy 72.690335 40.64936)
+        (xy 72.690336 40.649362)
+        (xy 72.699947 40.70016)
+        (xy 72.700418 40.702931)
+        (xy 72.708092 40.753847)
+        (xy 72.708967 40.759647)
+        (xy 72.711411 40.764722)
+        (xy 72.71211 40.766988)
+        (xy 72.712221 40.767435)
+        (xy 72.712394 40.767853)
+        (xy 72.713181 40.770102)
+        (xy 72.714228 40.775634)
+        (xy 72.727802 40.801318)
+        (xy 72.741022 40.826332)
+        (xy 72.742281 40.828825)
+        (xy 72.767171 40.880509)
+        (xy 72.771 40.884636)
+        (xy 72.77234 40.886601)
+        (xy 72.772575 40.886992)
+        (xy 72.772863 40.887339)
+        (xy 72.774278 40.889256)
+        (xy 72.77691 40.894235)
+        (xy 72.780894 40.898218)
+        (xy 72.780894 40.898219)
+        (xy 72.817458 40.934783)
+        (xy 72.819409 40.936808)
+        (xy 72.858413 40.978844)
+        (xy 72.863291 40.98166)
+        (xy 72.865148 40.983141)
+        (xy 72.871435 40.98876)
+        (xy 73.451682 41.569007)
+        (xy 73.457301 41.575294)
+        (xy 73.465005 41.584955)
+        (xy 73.480905 41.604892)
+        (xy 73.528308 41.63721)
+        (xy 73.530544 41.638798)
+        (xy 73.576716 41.672875)
+        (xy 73.582035 41.674736)
+        (xy 73.584137 41.675847)
+        (xy 73.584525 41.676081)
+        (xy 73.584957 41.67626)
+        (xy 73.587085 41.677284)
+        (xy 73.591741 41.680459)
+        (xy 73.646544 41.697363)
+        (xy 73.649191 41.698234)
+        (xy 73.703335 41.71718)
+        (xy 73.708973 41.71739)
+        (xy 73.711274 41.717826)
+        (xy 73.711737 41.717941)
+        (xy 73.712188 41.717983)
+        (xy 73.714536 41.718337)
+        (xy 73.719927 41.72)
+        (xy 73.777303 41.72)
+        (xy 73.780115 41.720053)
+        (xy 73.837386 41.722196)
+        (xy 73.842831 41.720736)
+        (xy 73.845173 41.720473)
+        (xy 73.853593 41.72)
+        (xy 76.145393 41.72)
+        (xy 76.153812 41.720473)
+        (xy 76.191427 41.724711)
+        (xy 76.247777 41.714048)
+        (xy 76.250533 41.71358)
+        (xy 76.307247 41.705033)
+        (xy 76.312331 41.702583)
+        (xy 76.314584 41.701889)
+        (xy 76.315036 41.701777)
+        (xy 76.315478 41.701594)
+        (xy 76.317687 41.70082)
+        (xy 76.323234 41.699772)
+        (xy 76.373948 41.672967)
+        (xy 76.376425 41.671718)
+        (xy 76.428109 41.646829)
+        (xy 76.432241 41.642993)
+        (xy 76.434194 41.641663)
+        (xy 76.434591 41.641423)
+        (xy 76.434955 41.641122)
+        (xy 76.436846 41.639726)
+        (xy 76.441835 41.63709)
+        (xy 76.482422 41.596501)
+        (xy 76.484366 41.594628)
+        (xy 76.526444 41.555587)
+        (xy 76.529264 41.5507)
+        (xy 76.530737 41.548854)
+        (xy 76.53635 41.542573)
+        (xy 77.225214 40.853709)
+        (xy 77.231483 40.848106)
+        (xy 77.261092 40.824495)
+        (xy 77.293415 40.777085)
+        (xy 77.294973 40.774889)
+        (xy 77.329075 40.728684)
+        (xy 77.330936 40.723363)
+        (xy 77.332045 40.721266)
+        (xy 77.332279 40.720877)
+        (xy 77.332464 40.720431)
+        (xy 77.33348 40.71832)
+        (xy 77.336659 40.713659)
+        (xy 77.353579 40.658802)
+        (xy 77.354423 40.656238)
+        (xy 77.37124 40.608182)
+        (xy 77.371518 40.607389)
+        (xy 77.371518 40.607388)
+        (xy 77.373381 40.602065)
+        (xy 77.373591 40.596428)
+        (xy 77.374031 40.594106)
+        (xy 77.374143 40.593654)
+        (xy 77.374187 40.593187)
+        (xy 77.374537 40.590861)
+        (xy 77.3762 40.585473)
+        (xy 77.3762 40.528107)
+        (xy 77.376253 40.525296)
+        (xy 77.377009 40.505093)
+        (xy 77.378396 40.468014)
+        (xy 77.376938 40.462572)
+        (xy 77.376673 40.460219)
+        (xy 77.3762 40.451801)
+        (xy 77.3762 39.780463)
+        (xy 77.38508 39.745014)
+        (xy 77.409622 39.717936)
+        (xy 77.444031 39.705625)
+        (xy 77.446315 39.7054)
+        (xy 77.450012 39.7054)
+        (xy 77.505725 39.694318)
+        (xy 77.568903 39.652103)
+        (xy 77.611118 39.588925)
+        (xy 77.6222 39.533212)
+        (xy 78.7402 39.533212)
+        (xy 78.751282 39.588925)
+        (xy 78.755394 39.59508)
+        (xy 78.755396 39.595083)
+        (xy 78.788505 39.644632)
+        (xy 78.793497 39.652103)
+        (xy 78.799654 39.656217)
+        (xy 78.850516 39.690203)
+        (xy 78.850517 39.690203)
+        (xy 78.856675 39.694318)
+        (xy 78.912388 39.7054)
+        (xy 79.946316 39.7054)
+        (xy 79.950012 39.7054)
+        (xy 80.005725 39.694318)
+        (xy 80.068903 39.652103)
+        (xy 80.090474 39.619819)
+        (xy 80.117552 39.595279)
+        (xy 80.153 39.5864)
+        (xy 80.6328 39.5864)
+        (xy 80.6704 39.596475)
+        (xy 80.697925 39.624)
+        (xy 80.708 39.6616)
+        (xy 80.708 39.966292)
+        (xy 80.708319 39.96872)
+        (xy 80.70832 39.968725)
+        (xy 80.720296 40.059692)
+        (xy 80.722723 40.078122)
+        (xy 80.728291 40.091565)
+        (xy 80.778474 40.212719)
+        (xy 80.778476 40.212723)
+        (xy 80.780359 40.217268)
+        (xy 80.872045 40.336755)
+        (xy 80.991532 40.428441)
+        (xy 80.996079 40.430324)
+        (xy 80.99608 40.430325)
+        (xy 81.01065 40.43636)
+        (xy 81.130678 40.486077)
+        (xy 81.28 40.505736)
+        (xy 81.429322 40.486077)
+        (xy 81.568468 40.428441)
+        (xy 81.687955 40.336755)
+        (xy 81.779641 40.217268)
+        (xy 81.837277 40.078122)
+        (xy 81.852 39.966292)
+        (xy 81.852 39.361617)
+        (xy 81.852643 39.351802)
+        (xy 81.856292 39.324084)
+        (xy 81.856935 39.3192)
+        (xy 81.852 39.281714)
+        (xy 81.852 39.281708)
+        (xy 81.837277 39.169878)
+        (xy 81.779641 39.030732)
+        (xy 81.763028 39.009082)
+        (xy 81.710976 38.941246)
+        (xy 81.710974 38.941244)
+        (xy 81.703641 38.931688)
+        (xy 81.698262 38.924678)
+        (xy 81.687955 38.911245)
+        (xy 81.676472 38.902434)
+        (xy 81.661861 38.891222)
+        (xy 81.654466 38.884736)
+        (xy 81.409662 38.639932)
+        (xy 81.403176 38.632537)
+        (xy 81.383155 38.606445)
+        (xy 81.352017 38.582552)
+        (xy 81.263668 38.514759)
+        (xy 81.259123 38.512876)
+        (xy 81.259119 38.512874)
+        (xy 81.15034 38.467817)
+        (xy 81.124522 38.457123)
+        (xy 81.119643 38.45648)
+        (xy 81.119641 38.45648)
+        (xy 81.012702 38.442401)
+        (xy 81.012694 38.4424)
+        (xy 81.012692 38.4424)
+        (xy 81.01269 38.4424)
+        (xy 81.012679 38.442399)
+        (xy 80.980084 38.438108)
+        (xy 80.9752 38.437465)
+        (xy 80.970316 38.438108)
+        (xy 80.942598 38.441757)
+        (xy 80.932783 38.4424)
+        (xy 80.153 38.4424)
+        (xy 80.117552 38.433521)
+        (xy 80.090474 38.40898)
+        (xy 80.088939 38.406683)
+        (xy 80.068903 38.376697)
+        (xy 80.059162 38.370188)
+        (xy 80.011883 38.338596)
+        (xy 80.01188 38.338594)
+        (xy 80.005725 38.334482)
+        (xy 79.998461 38.333037)
+        (xy 79.974163 38.328204)
+        (xy 79.950012 38.3234)
+        (xy 78.912388 38.3234)
+        (xy 78.908763 38.32412)
+        (xy 78.908763 38.324121)
+        (xy 78.863938 38.333037)
+        (xy 78.863936 38.333037)
+        (xy 78.856675 38.334482)
+        (xy 78.850521 38.338593)
+        (xy 78.850516 38.338596)
+        (xy 78.799654 38.372582)
+        (xy 78.799651 38.372584)
+        (xy 78.793497 38.376697)
+        (xy 78.789384 38.382851)
+        (xy 78.789382 38.382854)
+        (xy 78.755396 38.433716)
+        (xy 78.755393 38.433721)
+        (xy 78.751282 38.439875)
+        (xy 78.749837 38.447136)
+        (xy 78.749837 38.447138)
+        (xy 78.749287 38.449903)
+        (xy 78.7402 38.495588)
+        (xy 78.7402 39.533212)
+        (xy 77.6222 39.533212)
+        (xy 77.6222 38.495588)
+        (xy 77.611118 38.439875)
+        (xy 77.606983 38.433687)
+        (xy 77.573017 38.382854)
+        (xy 77.568903 38.376697)
+        (xy 77.559162 38.370188)
+        (xy 77.511883 38.338596)
+        (xy 77.51188 38.338594)
+        (xy 77.505725 38.334482)
+        (xy 77.498464 38.333037)
+        (xy 77.49846 38.333036)
+        (xy 77.487531 38.330863)
+        (xy 77.44407 38.304815)
+        (xy 77.427 38.257108)
+        (xy 77.427 37.739692)
+        (xy 77.44407 37.691985)
+        (xy 77.487531 37.665937)
+        (xy 77.49846 37.663763)
+        (xy 77.498459 37.663763)
+        (xy 77.505725 37.662318)
+        (xy 77.568903 37.620103)
+        (xy 77.611118 37.556925)
+        (xy 77.6222 37.501212)
+        (xy 77.6222 36.463588)
+        (xy 77.611118 36.407875)
+        (xy 77.596501 36.386)
+        (xy 77.573017 36.350854)
+        (xy 77.568903 36.344697)
+        (xy 77.562745 36.340582)
+        (xy 77.511883 36.306596)
+        (xy 77.51188 36.306594)
+        (xy 77.505725 36.302482)
+        (xy 77.498461 36.301037)
+        (xy 77.479802 36.297325)
+        (xy 77.450012 36.2914)
+        (xy 76.412388 36.2914)
+        (xy 76.408763 36.29212)
+        (xy 76.408763 36.292121)
+        (xy 76.363938 36.301037)
+        (xy 76.363936 36.301037)
+        (xy 76.356675 36.302482)
+        (xy 76.350521 36.306593)
+        (xy 76.350516 36.306596)
+        (xy 76.299654 36.340582)
+        (xy 76.299651 36.340584)
+        (xy 76.293497 36.344697)
+        (xy 76.289384 36.350851)
+        (xy 76.289382 36.350854)
+        (xy 76.255396 36.401716)
+        (xy 76.255393 36.401721)
+        (xy 76.251282 36.407875)
+        (xy 76.249837 36.415136)
+        (xy 76.249837 36.415138)
+        (xy 76.245433 36.437281)
+        (xy 76.2402 36.463588)
+        (xy 76.2402 37.501212)
+        (xy 76.240921 37.504836)
+        (xy 76.248475 37.542816)
+        (xy 76.251282 37.556925)
+        (xy 76.255394 37.56308)
+        (xy 76.255396 37.563083)
+        (xy 76.289382 37.613945)
+        (xy 76.293497 37.620103)
+        (xy 76.299654 37.624217)
+        (xy 76.350516 37.658203)
+        (xy 76.350517 37.658203)
+        (xy 76.356675 37.662318)
+        (xy 76.412388 37.6734)
+        (xy 76.4618 37.6734)
+        (xy 76.4994 37.683475)
+        (xy 76.526925 37.711)
+        (xy 76.537 37.7486)
+        (xy 76.537 38.2482)
+        (xy 76.526925 38.2858)
+        (xy 76.4994 38.313325)
+        (xy 76.4618 38.3234)
+        (xy 76.412388 38.3234)
+        (xy 76.408763 38.32412)
+        (xy 76.408763 38.324121)
+        (xy 76.363938 38.333037)
+        (xy 76.363936 38.333037)
+        (xy 76.356675 38.334482)
+        (xy 76.350521 38.338593)
+        (xy 76.350516 38.338596)
+        (xy 76.299654 38.372582)
+        (xy 76.299651 38.372584)
+        (xy 76.293497 38.376697)
+        (xy 76.289384 38.382851)
+        (xy 76.289382 38.382854)
+        (xy 76.255396 38.433716)
+        (xy 76.255393 38.433721)
+        (xy 76.251282 38.439875)
+        (xy 76.249837 38.447136)
+        (xy 76.249837 38.447138)
+        (xy 76.249287 38.449903)
+        (xy 76.2402 38.495588)
+        (xy 76.2402 39.533212)
+        (xy 76.251282 39.588925)
+        (xy 76.255394 39.59508)
+        (xy 76.255396 39.595083)
+        (xy 76.288505 39.644632)
+        (xy 76.293497 39.652103)
+        (xy 76.299654 39.656217)
+        (xy 76.350516 39.690203)
+        (xy 76.350517 39.690203)
+        (xy 76.356675 39.694318)
+        (xy 76.412388 39.7054)
+        (xy 76.416085 39.7054)
+        (xy 76.418369 39.705625)
+        (xy 76.452778 39.717936)
+        (xy 76.47732 39.745014)
+        (xy 76.4862 39.780463)
+        (xy 76.4862 40.302927)
+        (xy 76.480476 40.331705)
+        (xy 76.464174 40.356101)
+        (xy 76.012301 40.807974)
+        (xy 75.987905 40.824276)
+        (xy 75.959127 40.83)
+        (xy 74.002473 40.83)
+        (xy 73.973695 40.824276)
+        (xy 73.949299 40.807974)
+        (xy 73.606026 40.464701)
+        (xy 73.589724 40.440305)
+        (xy 73.584 40.411527)
+        (xy 73.584 40.017945)
+        (xy 73.592196 39.983805)
+        (xy 73.611741 39.960921)
+        (xy 73.611566 39.960746)
+        (xy 73.611565 39.960746)
+        (xy 73.704746 39.867566)
+        (xy 73.764571 39.750153)
+        (xy 73.78 39.652737)
+        (xy 73.78 39.649746)
+        (xy 74.0485 39.649746)
+        (xy 74.048962 39.655618)
+        (xy 74.062984 39.744151)
+        (xy 74.066597 39.755271)
+        (xy 74.120976 39.861994)
+        (xy 74.127851 39.871456)
+        (xy 74.212543 39.956148)
+        (xy 74.222005 39.963023)
+        (xy 74.328728 40.017402)
+        (xy 74.339848 40.021015)
+        (xy 74.428381 40.035037)
+        (xy 74.434254 40.0355)
+        (xy 74.552098 40.0355)
+        (xy 74.559907 40.033407)
+        (xy 74.562 40.025598)
+        (xy 74.816 40.025598)
+        (xy 74.818092 40.033407)
+        (xy 74.825902 40.0355)
+        (xy 74.943746 40.0355)
+        (xy 74.949618 40.035037)
+        (xy 75.038151 40.021015)
+        (xy 75.049271 40.017402)
+        (xy 75.155994 39.963023)
+        (xy 75.165456 39.956148)
+        (xy 75.250148 39.871456)
+        (xy 75.257023 39.861994)
+        (xy 75.311402 39.755271)
+        (xy 75.315015 39.744151)
+        (xy 75.329037 39.655618)
+        (xy 75.3295 39.649746)
+        (xy 75.3295 39.506902)
+        (xy 75.327407 39.499092)
+        (xy 75.319598 39.497)
+        (xy 74.825902 39.497)
+        (xy 74.818092 39.499092)
+        (xy 74.816 39.506902)
+        (xy 74.816 40.025598)
+        (xy 74.562 40.025598)
+        (xy 74.562 39.506902)
+        (xy 74.559907 39.499092)
+        (xy 74.552098 39.497)
+        (xy 74.058402 39.497)
+        (xy 74.050592 39.499092)
+        (xy 74.0485 39.506902)
+        (xy 74.0485 39.649746)
+        (xy 73.78 39.649746)
+        (xy 73.779999 39.233098)
+        (xy 74.0485 39.233098)
+        (xy 74.050592 39.240907)
+        (xy 74.058402 39.243)
+        (xy 74.552098 39.243)
+        (xy 74.559907 39.240907)
+        (xy 74.562 39.233098)
+        (xy 74.816 39.233098)
+        (xy 74.818092 39.240907)
+        (xy 74.825902 39.243)
+        (xy 75.319598 39.243)
+        (xy 75.327407 39.240907)
+        (xy 75.3295 39.233098)
+        (xy 75.3295 39.090254)
+        (xy 75.329037 39.084381)
+        (xy 75.315015 38.995848)
+        (xy 75.311402 38.984728)
+        (xy 75.257023 38.878005)
+        (xy 75.250148 38.868543)
+        (xy 75.165456 38.783851)
+        (xy 75.155994 38.776976)
+        (xy 75.049271 38.722597)
+        (xy 75.038151 38.718984)
+        (xy 74.949618 38.704962)
+        (xy 74.943746 38.7045)
+        (xy 74.825902 38.7045)
+        (xy 74.818092 38.706592)
+        (xy 74.816 38.714402)
+        (xy 74.816 39.233098)
+        (xy 74.562 39.233098)
+        (xy 74.562 38.714402)
+        (xy 74.559907 38.706592)
+        (xy 74.552098 38.7045)
+        (xy 74.434254 38.7045)
+        (xy 74.428381 38.704962)
+        (xy 74.339848 38.718984)
+        (xy 74.328728 38.722597)
+        (xy 74.222005 38.776976)
+        (xy 74.212543 38.783851)
+        (xy 74.127851 38.868543)
+        (xy 74.120976 38.878005)
+        (xy 74.066597 38.984728)
+        (xy 74.062984 38.995848)
+        (xy 74.048962 39.084381)
+        (xy 74.0485 39.090254)
+        (xy 74.0485 39.233098)
+        (xy 73.779999 39.233098)
+        (xy 73.779999 39.087264)
+        (xy 73.764571 38.989847)
+        (xy 73.704746 38.872434)
+        (xy 73.611566 38.779254)
+        (xy 73.611741 38.779078)
+        (xy 73.592196 38.756195)
+        (xy 73.584 38.722055)
+        (xy 73.584 37.989207)
+        (xy 73.584473 37.980788)
+        (xy 73.587804 37.951224)
+        (xy 73.588711 37.943173)
+        (xy 73.57805 37.88683)
+        (xy 73.577579 37.884056)
+        (xy 73.575343 37.86922)
+        (xy 73.571006 37.840441)
+        (xy 73.923501 37.840441)
+        (xy 73.923821 37.845336)
+        (xy 73.929276 37.886779)
+        (xy 73.932461 37.897705)
+        (xy 73.977993 37.995349)
+        (xy 73.985431 38.005971)
+        (xy 74.061028 38.081568)
+        (xy 74.07165 38.089006)
+        (xy 74.169298 38.13454)
+        (xy 74.180215 38.137722)
+        (xy 74.221663 38.143179)
+        (xy 74.226557 38.1435)
+        (xy 74.714598 38.1435)
+        (xy 74.722407 38.141407)
+        (xy 74.7245 38.133598)
+        (xy 74.7245 38.133597)
+        (xy 74.9785 38.133597)
+        (xy 74.980592 38.141406)
+        (xy 74.988402 38.143499)
+        (xy 75.476441 38.143499)
+        (xy 75.481336 38.143178)
+        (xy 75.522779 38.137723)
+        (xy 75.533705 38.134538)
+        (xy 75.631349 38.089006)
+        (xy 75.641971 38.081568)
+        (xy 75.717568 38.005971)
+        (xy 75.725006 37.995349)
+        (xy 75.77054 37.897701)
+        (xy 75.773722 37.886784)
+        (xy 75.779179 37.845336)
+        (xy 75.7795 37.840443)
+        (xy 75.7795 37.789902)
+        (xy 75.777407 37.782092)
+        (xy 75.769598 37.78)
+        (xy 74.988402 37.78)
+        (xy 74.980592 37.782092)
+        (xy 74.9785 37.789902)
+        (xy 74.9785 38.133597)
+        (xy 74.7245 38.133597)
+        (xy 74.7245 37.789902)
+        (xy 74.722407 37.782092)
+        (xy 74.714598 37.78)
+        (xy 73.933403 37.78)
+        (xy 73.925593 37.782092)
+        (xy 73.923501 37.789902)
+        (xy 73.923501 37.840441)
+        (xy 73.571006 37.840441)
+        (xy 73.569033 37.827353)
+        (xy 73.566585 37.822271)
+        (xy 73.56589 37.820017)
+        (xy 73.565778 37.819566)
+        (xy 73.565777 37.819562)
+        (xy 73.565599 37.819132)
+        (xy 73.564819 37.816904)
+        (xy 73.563772 37.811366)
+        (xy 73.536972 37.760657)
+        (xy 73.535705 37.758147)
+        (xy 73.513272 37.711564)
+        (xy 73.513271 37.711563)
+        (xy 73.510829 37.706491)
+        (xy 73.506998 37.702362)
+        (xy 73.505666 37.700408)
+        (xy 73.505427 37.700012)
+        (xy 73.505137 37.699662)
+        (xy 73.503725 37.697749)
+        (xy 73.501091 37.692765)
+        (xy 73.460528 37.652203)
+        (xy 73.458577 37.650178)
+        (xy 73.441574 37.631853)
+        (xy 73.426698 37.608178)
+        (xy 73.4215 37.580704)
+        (xy 73.4215 37.516098)
+        (xy 73.9235 37.516098)
+        (xy 73.925592 37.523907)
+        (xy 73.933402 37.526)
+        (xy 74.714598 37.526)
+        (xy 74.722407 37.523907)
+        (xy 74.7245 37.516098)
+        (xy 74.9785 37.516098)
+        (xy 74.980592 37.523907)
+        (xy 74.988402 37.526)
+        (xy 75.769597 37.526)
+        (xy 75.777406 37.523907)
+        (xy 75.779499 37.516098)
+        (xy 75.779499 37.465559)
+        (xy 75.779178 37.460663)
+        (xy 75.773723 37.41922)
+        (xy 75.770538 37.408294)
+        (xy 75.725006 37.31065)
+        (xy 75.717568 37.300028)
+        (xy 75.641971 37.224431)
+        (xy 75.631349 37.216993)
+        (xy 75.533701 37.171459)
+        (xy 75.522784 37.168277)
+        (xy 75.481336 37.16282)
+        (xy 75.476443 37.1625)
+        (xy 74.988402 37.1625)
+        (xy 74.980592 37.164592)
+        (xy 74.9785 37.172402)
+        (xy 74.9785 37.516098)
+        (xy 74.7245 37.516098)
+        (xy 74.7245 37.172403)
+        (xy 74.722407 37.164593)
+        (xy 74.714598 37.162501)
+        (xy 74.226559 37.162501)
+        (xy 74.221663 37.162821)
+        (xy 74.18022 37.168276)
+        (xy 74.169294 37.171461)
+        (xy 74.07165 37.216993)
+        (xy 74.061028 37.224431)
+        (xy 73.985431 37.300028)
+        (xy 73.977993 37.31065)
+        (xy 73.932459 37.408298)
+        (xy 73.929277 37.419215)
+        (xy 73.92382 37.460663)
+        (xy 73.9235 37.465557)
+        (xy 73.9235 37.516098)
+        (xy 73.4215 37.516098)
+        (xy 73.4215 37.2692)
+        (xy 73.431575 37.2316)
+        (xy 73.4591 37.204075)
+        (xy 73.4967 37.194)
+        (xy 73.601495 37.194)
+        (xy 73.603952 37.194)
+        (xy 73.653619 37.187461)
+        (xy 73.762607 37.13664)
+        (xy 73.84764 37.051607)
+        (xy 73.898461 36.942619)
+        (xy 73.905 36.892952)
+        (xy 73.905 36.513048)
+        (xy 73.898461 36.463381)
+        (xy 73.84764 36.354393)
+        (xy 73.762607 36.26936)
+        (xy 73.761564 36.268874)
+        (xy 73.735309 36.23387)
+        (xy 73.7348 36.187085)
+        (xy 73.762053 36.149055)
+        (xy 73.806519 36.1345)
+        (xy 73.982105 36.1345)
+        (xy 74.010883 36.140224)
+        (xy 74.035279 36.156526)
+        (xy 74.065393 36.18664)
+        (xy 74.119779 36.212)
+        (xy 74.169167 36.23503)
+        (xy 74.169168 36.23503)
+        (xy 74.174381 36.237461)
+        (xy 74.224048 36.244)
+        (xy 75.476495 36.244)
+        (xy 75.478952 36.244)
+        (xy 75.528619 36.237461)
+        (xy 75.637607 36.18664)
+        (xy 75.72264 36.101607)
+        (xy 75.773461 35.992619)
+        (xy 75.78 35.942952)
+        (xy 75.78 35.563048)
+        (xy 75.773461 35.513381)
+        (xy 75.72264 35.404393)
+        (xy 75.637607 35.31936)
+        (xy 75.623431 35.312749)
+        (xy 75.533832 35.270969)
+        (xy 75.533827 35.270967)
+        (xy 75.528619 35.268539)
+        (xy 75.522917 35.267788)
+        (xy 75.522916 35.267788)
+        (xy 75.481385 35.26232)
+        (xy 75.48138 35.262319)
+        (xy 75.478952 35.262)
+        (xy 75.476495 35.262)
+        (xy 75.0822 35.262)
+        (xy 75.0446 35.251925)
+        (xy 75.017075 35.2244)
+        (xy 75.007 35.1868)
+        (xy 75.007 34.751584)
+        (xy 75.018081 34.712292)
+        (xy 75.048059 34.68458)
+        (xy 75.161566 34.626746)
+        (xy 75.254746 34.533566)
+        (xy 75.314571 34.416153)
+        (xy 75.33 34.318737)
+        (xy 75.329999 33.753264)
+        (xy 75.314571 33.655847)
+        (xy 75.254746 33.538434)
+        (xy 75.161566 33.445254)
+        (xy 75.138287 33.433393)
+        (xy 75.13406 33.431239)
+        (xy 75.104081 33.403527)
+        (xy 75.093 33.364235)
+        (xy 75.093 32.368252)
+        (xy 75.098724 32.339474)
+        (xy 75.115026 32.315078)
+        (xy 75.135656 32.294448)
+        (xy 75.190322 32.239782)
+        (xy 75.193104 32.233814)
+        (xy 75.196876 32.228429)
+        (xy 75.198634 32.22966)
+        (xy 75.218715 32.206772)
+        (xy 75.259112 32.195)
+        (xy 75.4258 32.195)
+        (xy 75.4634 32.205075)
+        (xy 75.490925 32.2326)
+        (xy 75.501 32.2702)
+        (xy 75.501 34.70463)
+        (xy 75.500714 34.711184)
+        (xy 75.498409 34.737534)
+        (xy 75.497323 34.749943)
+        (xy 75.499024 34.756293)
+        (xy 75.499025 34.756298)
+        (xy 75.507394 34.787531)
+        (xy 75.508813 34.793933)
+        (xy 75.514425 34.825761)
+        (xy 75.514426 34.825763)
+        (xy 75.515568 34.83224)
+        (xy 75.518856 34.837936)
+        (xy 75.521107 34.844119)
+        (xy 75.521098 34.844121)
+        (xy 75.521857 34.845953)
+        (xy 75.521865 34.84595)
+        (xy 75.524644 34.851911)
+        (xy 75.526348 34.858266)
+        (xy 75.544166 34.883713)
+        (xy 75.548662 34.890135)
+        (xy 75.552185 34.895666)
+        (xy 75.568348 34.923661)
+        (xy 75.568353 34.923667)
+        (xy 75.57164 34.92936)
+        (xy 75.601448 34.954372)
+        (xy 75.606284 34.958804)
+        (xy 75.912195 35.264715)
+        (xy 75.916627 35.269551)
+        (xy 75.94164 35.29936)
+        (xy 75.975344 35.318819)
+        (xy 75.980846 35.322323)
+        (xy 76.012734 35.344651)
+        (xy 76.01909 35.346354)
+        (xy 76.025052 35.349134)
+        (xy 76.025047 35.349143)
+        (xy 76.026875 35.3499)
+        (xy 76.026879 35.349892)
+        (xy 76.033062 35.352142)
+        (xy 76.03876 35.355432)
+        (xy 76.077085 35.362189)
+        (xy 76.08347 35.363604)
+        (xy 76.121057 35.373677)
+        (xy 76.159816 35.370285)
+        (xy 76.16637 35.37)
+        (xy 76.240177 35.37)
+        (xy 76.274899 35.378496)
+        (xy 76.298839 35.39949)
+        (xy 76.29936 35.400607)
+        (xy 76.384393 35.48564)
+        (xy 76.443885 35.513381)
+        (xy 76.488167 35.53403)
+        (xy 76.488168 35.53403)
+        (xy 76.493381 35.536461)
+        (xy 76.543048 35.543)
+        (xy 78.270495 35.543)
+        (xy 78.272952 35.543)
+        (xy 78.322619 35.536461)
+        (xy 78.431607 35.48564)
+        (xy 78.51664 35.400607)
+        (xy 78.567461 35.291619)
+        (xy 78.574 35.241952)
+        (xy 78.574 34.862048)
+        (xy 78.567461 34.812381)
+        (xy 78.555873 34.787531)
+        (xy 78.541709 34.757155)
+        (xy 78.51664 34.703393)
+        (xy 78.431607 34.61836)
+        (xy 78.393859 34.600758)
+        (xy 78.327832 34.569969)
+        (xy 78.327827 34.569967)
+        (xy 78.322619 34.567539)
+        (xy 78.316917 34.566788)
+        (xy 78.316916 34.566788)
+        (xy 78.275385 34.56132)
+        (xy 78.27538 34.561319)
+        (xy 78.272952 34.561)
+        (xy 76.543048 34.561)
+        (xy 76.54062 34.561319)
+        (xy 76.540614 34.56132)
+        (xy 76.499083 34.566788)
+        (xy 76.499081 34.566788)
+        (xy 76.493381 34.567539)
+        (xy 76.488174 34.569966)
+        (xy 76.488167 34.569969)
+        (xy 76.390354 34.61558)
+        (xy 76.390352 34.615581)
+        (xy 76.384393 34.61836)
+        (xy 76.379743 34.62301)
+        (xy 76.32801 34.674743)
+        (xy 76.294299 34.694206)
+        (xy 76.255373 34.694206)
+        (xy 76.221662 34.674742)
+        (xy 76.159026 34.612106)
+        (xy 76.142724 34.58771)
+        (xy 76.137 34.558932)
+        (xy 76.137 34.12163)
+        (xy 76.153553 34.07456)
+        (xy 76.195924 34.048212)
+        (xy 76.24546 34.054185)
+        (xy 76.280355 34.08985)
+        (xy 76.29936 34.130607)
+        (xy 76.384393 34.21564)
+        (xy 76.434805 34.239147)
+        (xy 76.488167 34.26403)
+        (xy 76.488168 34.26403)
+        (xy 76.493381 34.266461)
+        (xy 76.543048 34.273)
+        (xy 78.270495 34.273)
+        (xy 78.272952 34.273)
+        (xy 78.322619 34.266461)
+        (xy 78.431607 34.21564)
+        (xy 78.4643 34.182946)
+        (xy 78.509435 34.161352)
+        (xy 78.558129 34.172858)
+        (xy 78.658919 34.237633)
+        (xy 78.795715 34.2778)
+        (xy 78.932904 34.2778)
+        (xy 78.938285 34.2778)
+        (xy 79.075081 34.237633)
+        (xy 79.195018 34.160553)
+        (xy 79.288382 34.052806)
+        (xy 79.347608 33.923119)
+        (xy 79.367898 33.782)
+        (xy 79.347608 33.640881)
+        (xy 79.288382 33.511194)
+        (xy 79.284107 33.506261)
+        (xy 79.235651 33.45034)
+        (xy 79.195018 33.403447)
+        (xy 79.190494 33.400539)
+        (xy 79.186429 33.397017)
+        (xy 79.187197 33.39613)
+        (xy 79.160433 33.362096)
+        (xy 79.160433 33.312904)
+        (xy 79.187197 33.278869)
+        (xy 79.186429 33.277983)
+        (xy 79.190492 33.274461)
+        (xy 79.195018 33.271553)
+        (xy 79.288382 33.163806)
+        (xy 79.347608 33.034119)
+        (xy 79.367898 32.893)
+        (xy 79.347608 32.751881)
+        (xy 79.288382 32.622194)
+        (xy 79.195018 32.514447)
+        (xy 79.190496 32.511541)
+        (xy 79.190494 32.511539)
+        (xy 79.079602 32.440272)
+        (xy 79.079599 32.44027)
+        (xy 79.075081 32.437367)
+        (xy 79.069925 32.435853)
+        (xy 79.069923 32.435852)
+        (xy 78.943447 32.398715)
+        (xy 78.943442 32.398714)
+        (xy 78.938285 32.3972)
+        (xy 78.932904 32.3972)
+        (xy 78.852068 32.3972)
+        (xy 78.82329 32.391476)
+        (xy 78.798894 32.375174)
+        (xy 78.723004 32.299284)
+        (xy 78.718572 32.294448)
+        (xy 78.704951 32.278215)
+        (xy 78.69356 32.26464)
+        (xy 78.687867 32.261353)
+        (xy 78.687861 32.261348)
+        (xy 78.659866 32.245185)
+        (xy 78.654335 32.241662)
+        (xy 78.641392 32.2326)
+        (xy 78.622466 32.219348)
+        (xy 78.616111 32.217644)
+        (xy 78.61015 32.214865)
+        (xy 78.610153 32.214857)
+        (xy 78.608321 32.214098)
+        (xy 78.608319 32.214107)
+        (xy 78.602136 32.211856)
+        (xy 78.59644 32.208568)
+        (xy 78.589963 32.207426)
+        (xy 78.589961 32.207425)
+        (xy 78.570569 32.204006)
+        (xy 78.543223 32.193372)
+        (xy 78.522029 32.173082)
+        (xy 78.519419 32.169354)
+        (xy 78.51664 32.163393)
+        (xy 78.431607 32.07836)
+        (xy 78.417431 32.071749)
+        (xy 78.327832 32.029969)
+        (xy 78.327827 32.029967)
+        (xy 78.322619 32.027539)
+        (xy 78.316917 32.026788)
+        (xy 78.316916 32.026788)
+        (xy 78.275385 32.02132)
+        (xy 78.27538 32.021319)
+        (xy 78.272952 32.021)
+        (xy 76.543048 32.021)
+        (xy 76.54062 32.021319)
+        (xy 76.540614 32.02132)
+        (xy 76.499083 32.026788)
+        (xy 76.499081 32.026788)
+        (xy 76.493381 32.027539)
+        (xy 76.488174 32.029966)
+        (xy 76.488167 32.029969)
+        (xy 76.390354 32.07558)
+        (xy 76.390352 32.075581)
+        (xy 76.384393 32.07836)
+        (xy 76.379743 32.083009)
+        (xy 76.37974 32.083012)
+        (xy 76.304012 32.15874)
+        (xy 76.304009 32.158743)
+        (xy 76.29936 32.163393)
+        (xy 76.296581 32.169352)
+        (xy 76.29658 32.169354)
+        (xy 76.280355 32.20415)
+        (xy 76.24546 32.239815)
+        (xy 76.195924 32.245788)
+        (xy 76.153553 32.21944)
+        (xy 76.137 32.17237)
+        (xy 76.137 31.735068)
+        (xy 76.142724 31.70629)
+        (xy 76.159022 31.681897)
+        (xy 76.221665 31.619254)
+        (xy 76.255372 31.599793)
+        (xy 76.294299 31.599793)
+        (xy 76.32801 31.619257)
+        (xy 76.384393 31.67564)
+        (xy 76.430591 31.697182)
+        (xy 76.488167 31.72403)
+        (xy 76.488168 31.72403)
+        (xy 76.493381 31.726461)
+        (xy 76.543048 31.733)
+        (xy 78.270495 31.733)
+        (xy 78.272952 31.733)
+        (xy 78.322619 31.726461)
+        (xy 78.431607 31.67564)
+        (xy 78.51664 31.590607)
+        (xy 78.567461 31.481619)
+        (xy 78.574 31.431952)
+        (xy 78.574 31.052048)
+        (xy 78.567461 31.002381)
+        (xy 78.563851 30.99464)
+        (xy 78.550545 30.966104)
+        (xy 78.51664 30.893393)
+        (xy 78.431607 30.80836)
+        (xy 78.390672 30.789272)
+        (xy 78.327832 30.759969)
+        (xy 78.327827 30.759967)
+        (xy 78.322619 30.757539)
+        (xy 78.316917 30.756788)
+        (xy 78.316916 30.756788)
+        (xy 78.275385 30.75132)
+        (xy 78.27538 30.751319)
+        (xy 78.272952 30.751)
+        (xy 76.543048 30.751)
+        (xy 76.54062 30.751319)
+        (xy 76.540614 30.75132)
+        (xy 76.499083 30.756788)
+        (xy 76.499081 30.756788)
+        (xy 76.493381 30.757539)
+        (xy 76.488174 30.759966)
+        (xy 76.488167 30.759969)
+        (xy 76.390354 30.80558)
+        (xy 76.390352 30.805581)
+        (xy 76.384393 30.80836)
+        (xy 76.379743 30.813009)
+        (xy 76.37974 30.813012)
+        (xy 76.30401 30.888742)
+        (xy 76.304007 30.888745)
+        (xy 76.29936 30.893393)
+        (xy 76.298839 30.894509)
+        (xy 76.274899 30.915504)
+        (xy 76.240177 30.924)
+        (xy 76.16637 30.924)
+        (xy 76.159816 30.923714)
+        (xy 76.12761 30.920896)
+        (xy 76.127608 30.920896)
+        (xy 76.121057 30.920323)
+        (xy 76.114707 30.922024)
+        (xy 76.1147 30.922025)
+        (xy 76.083471 30.930393)
+        (xy 76.07707 30.931812)
+        (xy 76.045238 30.937425)
+        (xy 76.045234 30.937426)
+        (xy 76.03876 30.938568)
+        (xy 76.033064 30.941856)
+        (xy 76.02688 30.944107)
+        (xy 76.026877 30.9441)
+        (xy 76.025045 30.944858)
+        (xy 76.025049 30.944866)
+        (xy 76.019084 30.947646)
+        (xy 76.012734 30.949349)
+        (xy 76.007349 30.953118)
+        (xy 76.007343 30.953122)
+        (xy 75.980855 30.971668)
+        (xy 75.975327 30.975189)
+        (xy 75.94164 30.99464)
+        (xy 75.937415 30.999674)
+        (xy 75.93741 30.999679)
+        (xy 75.916621 31.024454)
+        (xy 75.91219 31.029288)
+        (xy 75.606288 31.33519)
+        (xy 75.601454 31.339621)
+        (xy 75.576678 31.360411)
+        (xy 75.576673 31.360415)
+        (xy 75.57164 31.36464)
+        (xy 75.568355 31.370329)
+        (xy 75.568352 31.370333)
+        (xy 75.552189 31.398328)
+        (xy 75.548667 31.403855)
+        (xy 75.530122 31.430342)
+        (xy 75.530119 31.430347)
+        (xy 75.526348 31.435734)
+        (xy 75.524644 31.442088)
+        (xy 75.521867 31.448046)
+        (xy 75.52186 31.448042)
+        (xy 75.521099 31.449878)
+        (xy 75.521106 31.449881)
+        (xy 75.518854 31.456065)
+        (xy 75.515568 31.46176)
+        (xy 75.509378 31.496861)
+        (xy 75.48366 31.541407)
+        (xy 75.435322 31.559)
+        (xy 75.259112 31.559)
+        (xy 75.218715 31.547228)
+        (xy 75.198634 31.524339)
+        (xy 75.196876 31.525571)
+        (xy 75.193104 31.520184)
+        (xy 75.190322 31.514218)
+        (xy 75.107782 31.431678)
+        (xy 75.101817 31.428896)
+        (xy 75.101815 31.428895)
+        (xy 75.033598 31.397085)
+        (xy 75.001991 31.382347)
+        (xy 74.996279 31.381595)
+        (xy 74.956216 31.37632)
+        (xy 74.956211 31.376319)
+        (xy 74.953783 31.376)
+        (xy 74.951325 31.376)
+        (xy 74.598676 31.376)
+        (xy 74.59866 31.376)
+        (xy 74.596218 31.376001)
+        (xy 74.593793 31.37632)
+        (xy 74.593781 31.376321)
+        (xy 74.553716 31.381595)
+        (xy 74.553711 31.381596)
+        (xy 74.548009 31.382347)
+        (xy 74.542793 31.384778)
+        (xy 74.54279 31.38478)
+        (xy 74.448184 31.428895)
+        (xy 74.448179 31.428898)
+        (xy 74.442218 31.431678)
+        (xy 74.437565 31.43633)
+        (xy 74.437562 31.436333)
+        (xy 74.364332 31.509563)
+        (xy 74.364329 31.509566)
+        (xy 74.359678 31.514218)
+        (xy 74.356897 31.520181)
+        (xy 74.356289 31.52105)
+        (xy 74.318343 31.549298)
+        (xy 74.271037 31.549298)
+        (xy 74.233091 31.521049)
+        (xy 74.225253 31.509856)
+        (xy 74.152146 31.436749)
+        (xy 74.141524 31.429311)
+        (xy 74.047073 31.385268)
+        (xy 74.036156 31.382086)
+        (xy 73.996159 31.37682)
+        (xy 73.991266 31.3765)
+        (xy 73.951902 31.3765)
+        (xy 73.944092 31.378592)
+        (xy 73.942 31.386402)
+        (xy 73.942 32.367598)
+        (xy 73.944092 32.375407)
+        (xy 73.951902 32.3775)
+        (xy 73.991266 32.3775)
+        (xy 73.996159 32.377179)
+        (xy 74.036156 32.371913)
+        (xy 74.047073 32.368731)
+        (xy 74.141524 32.324688)
+        (xy 74.152146 32.31725)
+        (xy 74.225251 32.244145)
+        (xy 74.23309 32.232951)
+        (xy 74.271036 32.204701)
+        (xy 74.318343 32.204701)
+        (xy 74.35629 32.232951)
+        (xy 74.356896 32.233817)
+        (xy 74.359678 32.239782)
+        (xy 74.36433 32.244434)
+        (xy 74.364331 32.244435)
+        (xy 74.434974 32.315078)
+        (xy 74.451276 32.339474)
+        (xy 74.457 32.368252)
+        (xy 74.457 33.301698)
+        (xy 74.448803 33.335838)
+        (xy 74.426001 33.362537)
+        (xy 74.393564 33.375971)
+        (xy 74.369258 33.37982)
+        (xy 74.339692 33.384503)
+        (xy 74.33969 33.384503)
+        (xy 74.333847 33.385429)
+        (xy 74.328577 33.388113)
+        (xy 74.328574 33.388115)
+        (xy 74.22171 33.442565)
+        (xy 74.221706 33.442567)
+        (xy 74.216434 33.445254)
+        (xy 74.212247 33.44944)
+        (xy 74.212244 33.449443)
+        (xy 74.127443 33.534244)
+        (xy 74.12744 33.534247)
+        (xy 74.123254 33.538434)
+        (xy 74.120567 33.543706)
+        (xy 74.120565 33.54371)
+        (xy 74.066115 33.650573)
+        (xy 74.066112 33.650579)
+        (xy 74.063429 33.655847)
+        (xy 74.062504 33.661686)
+        (xy 74.062502 33.661693)
+        (xy 74.049672 33.742704)
+        (xy 74.048 33.753263)
+        (xy 74.048 33.756215)
+        (xy 74.048 33.756216)
+        (xy 74.048 34.315781)
+        (xy 74.048 34.315793)
+        (xy 74.048001 34.318736)
+        (xy 74.048462 34.32165)
+        (xy 74.048463 34.321656)
+        (xy 74.060491 34.397603)
+        (xy 74.063429 34.416153)
+        (xy 74.066114 34.421423)
+        (xy 74.066115 34.421425)
+        (xy 74.09526 34.478626)
+        (xy 74.123254 34.533566)
+        (xy 74.216434 34.626746)
+        (xy 74.32994 34.68458)
+        (xy 74.359919 34.712292)
+        (xy 74.371 34.751584)
+        (xy 74.371 35.1868)
+        (xy 74.360925 35.2244)
+        (xy 74.3334 35.251925)
+        (xy 74.2958 35.262)
+        (xy 74.224048 35.262)
+        (xy 74.22162 35.262319)
+        (xy 74.221614 35.26232)
+        (xy 74.180083 35.267788)
+        (xy 74.180081 35.267788)
+        (xy 74.174381 35.268539)
+        (xy 74.169174 35.270966)
+        (xy 74.169167 35.270969)
+        (xy 74.071354 35.31658)
+        (xy 74.071352 35.316581)
+        (xy 74.065393 35.31936)
+        (xy 74.060743 35.324009)
+        (xy 74.06074 35.324012)
+        (xy 74.035279 35.349474)
+        (xy 74.010883 35.365776)
+        (xy 73.982105 35.3715)
+        (xy 72.288513 35.3715)
+        (xy 72.247856 35.359562)
+        (xy 72.232159 35.349474)
+        (xy 72.192541 35.324012)
+        (xy 72.155602 35.300272)
+        (xy 72.155599 35.30027)
+        (xy 72.151081 35.297367)
+        (xy 72.145925 35.295853)
+        (xy 72.145923 35.295852)
+        (xy 72.019447 35.258715)
+        (xy 72.019442 35.258714)
+        (xy 72.014285 35.2572)
+        (xy 71.871715 35.2572)
+        (xy 71.866558 35.258714)
+        (xy 71.866552 35.258715)
+        (xy 71.740076 35.295852)
+        (xy 71.740071 35.295854)
+        (xy 71.734919 35.297367)
+        (xy 71.730403 35.300269)
+        (xy 71.730397 35.300272)
+        (xy 71.619505 35.371539)
+        (xy 71.619499 35.371543)
+        (xy 71.614982 35.374447)
+        (xy 71.611461 35.378509)
+        (xy 71.61146 35.378511)
+        (xy 71.52514 35.478128)
+        (xy 71.525136 35.478133)
+        (xy 71.521618 35.482194)
+        (xy 71.519385 35.487082)
+        (xy 71.519382 35.487088)
+        (xy 71.464626 35.606987)
+        (xy 71.464624 35.606993)
+        (xy 71.462392 35.611881)
+        (xy 71.461626 35.617202)
+        (xy 71.461625 35.617209)
+        (xy 71.452148 35.683116)
+        (xy 71.430888 35.725587)
+        (xy 69.996003 37.160474)
+        (xy 69.971607 37.176776)
+        (xy 69.942829 37.1825)
+        (xy 68.880752 37.1825)
+        (xy 68.851974 37.176776)
+        (xy 68.827578 37.160474)
+        (xy 68.820435 37.153331)
+        (xy 68.815782 37.148678)
+        (xy 68.809817 37.145896)
+        (xy 68.808951 37.14529)
+        (xy 68.780701 37.107343)
+        (xy 68.780701 37.060036)
+        (xy 68.808951 37.02209)
+        (xy 68.820145 37.014251)
+        (xy 68.89325 36.941146)
+        (xy 68.900688 36.930524)
+        (xy 68.944731 36.836073)
+        (xy 68.947913 36.825156)
+        (xy 68.953179 36.785159)
+        (xy 68.9535 36.780266)
+        (xy 68.9535 36.740902)
+        (xy 68.951407 36.733092)
+        (xy 68.943598 36.731)
+        (xy 68.4012 36.731)
+        (xy 68.3636 36.720925)
+        (xy 68.336075 36.6934)
+        (xy 68.326 36.6558)
+        (xy 68.326 36.467098)
+        (xy 68.58 36.467098)
+        (xy 68.582092 36.474907)
+        (xy 68.589902 36.477)
+        (xy 68.943598 36.477)
+        (xy 68.951407 36.474907)
+        (xy 68.9535 36.467098)
+        (xy 68.9535 36.427734)
+        (xy 68.953179 36.42284)
+        (xy 68.947913 36.382843)
+        (xy 68.944731 36.371926)
+        (xy 68.900688 36.277475)
+        (xy 68.89325 36.266853)
+        (xy 68.820146 36.193749)
+        (xy 68.809524 36.186311)
+        (xy 68.715073 36.142268)
+        (xy 68.704156 36.139086)
+        (xy 68.664159 36.13382)
+        (xy 68.659266 36.1335)
+        (xy 68.589902 36.1335)
+        (xy 68.582092 36.135592)
+        (xy 68.58 36.143402)
+        (xy 68.58 36.467098)
+        (xy 68.326 36.467098)
+        (xy 68.326 36.143402)
+        (xy 68.323907 36.135592)
+        (xy 68.316098 36.1335)
+        (xy 68.246734 36.1335)
+        (xy 68.24184 36.13382)
+        (xy 68.201843 36.139086)
+        (xy 68.190926 36.142268)
+        (xy 68.096475 36.186311)
+        (xy 68.085853 36.193749)
+        (xy 68.012749 36.266853)
+        (xy 68.005311 36.277475)
+        (xy 67.961268 36.371926)
+        (xy 67.958086 36.382842)
+        (xy 67.956057 36.398258)
+        (xy 67.938682 36.437281)
+        (xy 67.902858 36.460545)
+        (xy 67.860142 36.460545)
+        (xy 67.824318 36.437281)
+        (xy 67.806943 36.398258)
+        (xy 67.804913 36.382842)
+        (xy 67.801731 36.371926)
+        (xy 67.757688 36.277475)
+        (xy 67.75025 36.266853)
+        (xy 67.677146 36.193749)
+        (xy 67.666524 36.186311)
+        (xy 67.572073 36.142268)
+        (xy 67.561156 36.139086)
+        (xy 67.521159 36.13382)
+        (xy 67.516266 36.1335)
+        (xy 67.446902 36.1335)
+        (xy 67.439092 36.135592)
+        (xy 67.437 36.143402)
+        (xy 67.437 36.6558)
+        (xy 67.426925 36.6934)
+        (xy 67.3994 36.720925)
+        (xy 67.3618 36.731)
+        (xy 67.2582 36.731)
+        (xy 67.2206 36.720925)
+        (xy 67.193075 36.6934)
+        (xy 67.183 36.6558)
+        (xy 67.183 36.143402)
+        (xy 67.180907 36.135592)
+        (xy 67.173098 36.1335)
+        (xy 67.103734 36.1335)
+        (xy 67.09884 36.13382)
+        (xy 67.058843 36.139086)
+        (xy 67.047926 36.142268)
+        (xy 66.953475 36.186311)
+        (xy 66.942853 36.193749)
+        (xy 66.869749 36.266853)
+        (xy 66.862311 36.277475)
+        (xy 66.818268 36.371926)
+        (xy 66.815086 36.382842)
+        (xy 66.813057 36.398258)
+        (xy 66.795682 36.437281)
+        (xy 66.759858 36.460545)
+        (xy 66.717142 36.460545)
+        (xy 66.681318 36.437281)
+        (xy 66.663943 36.398258)
+        (xy 66.661913 36.382842)
+        (xy 66.658731 36.371926)
+        (xy 66.614688 36.277475)
+        (xy 66.60725 36.266853)
+        (xy 66.534146 36.193749)
+        (xy 66.523524 36.186311)
+        (xy 66.429073 36.142268)
+        (xy 66.418156 36.139086)
+        (xy 66.378159 36.13382)
+        (xy 66.373266 36.1335)
+        (xy 66.303902 36.1335)
+        (xy 66.296092 36.135592)
+        (xy 66.294 36.143402)
+        (xy 66.294 36.6558)
+        (xy 66.283925 36.6934)
+        (xy 66.2564 36.720925)
+        (xy 66.2188 36.731)
+        (xy 65.676402 36.731)
+        (xy 65.668592 36.733092)
+        (xy 65.6665 36.740902)
+        (xy 65.6665 36.780266)
+        (xy 65.66682 36.785159)
+        (xy 65.672086 36.825156)
+        (xy 65.675268 36.836073)
+        (xy 65.719311 36.930524)
+        (xy 65.726749 36.941146)
+        (xy 65.799856 37.014253)
+        (xy 65.811049 37.022091)
+        (xy 65.839298 37.060037)
+        (xy 65.839298 37.107343)
+        (xy 65.81105 37.145289)
+        (xy 65.810181 37.145897)
+        (xy 65.804218 37.148678)
+        (xy 65.799566 37.153329)
+        (xy 65.799563 37.153332)
+        (xy 65.726333 37.226562)
+        (xy 65.72633 37.226565)
+        (xy 65.721678 37.231218)
+        (xy 65.718898 37.237179)
+        (xy 65.718895 37.237184)
+        (xy 65.674779 37.331793)
+        (xy 65.672347 37.337009)
+        (xy 65.671596 37.342711)
+        (xy 65.671596 37.342712)
+        (xy 65.666321 37.382781)
+        (xy 65.666 37.385217)
+        (xy 65.666 37.387673)
+        (xy 65.666 37.387674)
+        (xy 65.666 37.740323)
+        (xy 65.666 37.740338)
+        (xy 64.89 37.740338)
+        (xy 64.889999 37.385218)
+        (xy 64.883653 37.337009)
+        (xy 64.834322 37.231218)
+        (xy 64.751782 37.148678)
+        (xy 64.745817 37.145896)
+        (xy 64.744951 37.14529)
+        (xy 64.716701 37.107343)
+        (xy 64.716701 37.060036)
+        (xy 64.744951 37.02209)
+        (xy 64.756145 37.014251)
+        (xy 64.82925 36.941146)
+        (xy 64.836688 36.930524)
+        (xy 64.880731 36.836073)
+        (xy 64.883913 36.825156)
+        (xy 64.889179 36.785159)
+        (xy 64.8895 36.780266)
+        (xy 64.8895 36.740902)
+        (xy 64.887407 36.733092)
+        (xy 64.879598 36.731)
+        (xy 63.898402 36.731)
+        (xy 63.890592 36.733092)
+        (xy 63.8885 36.740902)
+        (xy 63.8885 36.780266)
+        (xy 63.88882 36.785159)
+        (xy 63.894086 36.825156)
+        (xy 63.897268 36.836073)
+        (xy 63.941311 36.930524)
+        (xy 63.948749 36.941146)
+        (xy 64.021856 37.014253)
+        (xy 64.033049 37.022091)
+        (xy 64.061298 37.060037)
+        (xy 64.061298 37.107343)
+        (xy 64.03305 37.145289)
+        (xy 64.032181 37.145897)
+        (xy 64.026218 37.148678)
+        (xy 64.021566 37.153329)
+        (xy 64.021563 37.153332)
+        (xy 63.948333 37.226562)
+        (xy 63.94833 37.226565)
+        (xy 63.943678 37.231218)
+        (xy 63.940898 37.237179)
+        (xy 63.940895 37.237184)
+        (xy 63.896779 37.331793)
+        (xy 63.894347 37.337009)
+        (xy 63.893596 37.342711)
+        (xy 63.893596 37.342712)
+        (xy 63.888321 37.382781)
+        (xy 63.888 37.385217)
+        (xy 63.888 37.387673)
+        (xy 63.888 37.387674)
+        (xy 63.888 37.740323)
+        (xy 63.888 37.740338)
+        (xy 63.888001 37.742782)
+        (xy 63.88832 37.745207)
+        (xy 63.888321 37.745218)
+        (xy 63.893595 37.785283)
+        (xy 63.893596 37.785286)
+        (xy 63.894347 37.790991)
+        (xy 63.896779 37.796206)
+        (xy 63.89678 37.796209)
+        (xy 63.940895 37.890815)
+        (xy 63.940896 37.890817)
+        (xy 63.943678 37.896782)
+        (xy 64.026218 37.979322)
+        (xy 64.055584 37.993015)
+        (xy 64.087223 38.020763)
+        (xy 64.099 38.061168)
+        (xy 64.099 39.845732)
+        (xy 64.086327 39.887511)
+        (xy 64.052578 39.915208)
+        (xy 64.009129 39.919487)
+        (xy 63.970626 39.898906)
+        (xy 63.343004 39.271284)
+        (xy 63.338572 39.266448)
+        (xy 63.329064 39.255117)
+        (xy 63.31356 39.23664)
+        (xy 63.307867 39.233353)
+        (xy 63.307861 39.233348)
+        (xy 63.279866 39.217185)
+        (xy 63.274335 39.213662)
+        (xy 63.262856 39.205625)
+        (xy 63.242466 39.191348)
+        (xy 63.236111 39.189644)
+        (xy 63.23015 39.186865)
+        (xy 63.230153 39.186857)
+        (xy 63.228321 39.186098)
+        (xy 63.228319 39.186107)
+        (xy 63.222136 39.183856)
+        (xy 63.21644 39.180568)
+        (xy 63.209963 39.179426)
+        (xy 63.209961 39.179425)
+        (xy 63.178133 39.173813)
+        (xy 63.171731 39.172394)
+        (xy 63.140498 39.164025)
+        (xy 63.140493 39.164024)
+        (xy 63.134143 39.162323)
+        (xy 63.127591 39.162896)
+        (xy 63.127589 39.162896)
+        (xy 63.095384 39.165714)
+        (xy 63.08883 39.166)
+        (xy 58.627584 39.166)
+        (xy 58.588292 39.154919)
+        (xy 58.56058 39.12494)
+        (xy 58.559883 39.123573)
+        (xy 58.502746 39.011434)
+        (xy 58.409566 38.918254)
+        (xy 58.404291 38.915566)
+        (xy 58.404288 38.915564)
+        (xy 58.398058 38.91239)
+        (xy 58.368081 38.884678)
+        (xy 58.357 38.845387)
+        (xy 58.357 38.507294)
+        (xy 58.368081 38.468003)
+        (xy 58.398059 38.440291)
+        (xy 58.411823 38.433277)
+        (xy 58.419689 38.429269)
+        (xy 58.507269 38.341689)
+        (xy 58.563499 38.231332)
+        (xy 58.578 38.139774)
+        (xy 58.578 37.678226)
+        (xy 58.565199 37.597401)
+        (xy 58.564425 37.592514)
+        (xy 58.564424 37.592513)
+        (xy 58.563499 37.586668)
+        (xy 58.557023 37.573959)
+        (xy 58.532587 37.526)
+        (xy 58.507269 37.476311)
+        (xy 58.419689 37.388731)
+        (xy 58.414412 37.386042)
+        (xy 58.314605 37.335187)
+        (xy 58.3146 37.335185)
+        (xy 58.309332 37.332501)
+        (xy 58.30349 37.331575)
+        (xy 58.303485 37.331574)
+        (xy 58.220692 37.318462)
+        (xy 58.22069 37.318461)
+        (xy 58.217774 37.318)
+        (xy 57.606226 37.318)
+        (xy 57.60331 37.318461)
+        (xy 57.603307 37.318462)
+        (xy 57.520514 37.331574)
+        (xy 57.520507 37.331576)
+        (xy 57.514668 37.332501)
+        (xy 57.5094 37.335184)
+        (xy 57.509394 37.335187)
+        (xy 57.409587 37.386042)
+        (xy 57.409583 37.386044)
+        (xy 57.404311 37.388731)
+        (xy 57.400124 37.392917)
+        (xy 57.400121 37.39292)
+        (xy 57.32092 37.472121)
+        (xy 57.320917 37.472124)
+        (xy 57.316731 37.476311)
+        (xy 57.314044 37.481583)
+        (xy 57.314042 37.481587)
+        (xy 57.263187 37.581394)
+        (xy 57.263184 37.5814)
+        (xy 57.260501 37.586668)
+        (xy 57.259576 37.592507)
+        (xy 57.259574 37.592514)
+        (xy 57.246764 37.6734)
+        (xy 57.246 37.678226)
+        (xy 57.246 38.139774)
+        (xy 57.246461 38.14269)
+        (xy 57.246462 38.142692)
+        (xy 57.259574 38.225485)
+        (xy 57.259575 38.22549)
+        (xy 57.260501 38.231332)
+        (xy 57.263185 38.2366)
+        (xy 57.263187 38.236605)
+        (xy 57.313059 38.334482)
+        (xy 57.316731 38.341689)
+        (xy 57.404311 38.429269)
+        (xy 57.409589 38.431958)
+        (xy 57.40959 38.431959)
+        (xy 57.425941 38.440291)
+        (xy 57.455919 38.468003)
+        (xy 57.467 38.507294)
+        (xy 57.467 38.845387)
+        (xy 57.455919 38.884678)
+        (xy 57.425942 38.91239)
+        (xy 57.419711 38.915564)
+        (xy 57.419705 38.915568)
+        (xy 57.414434 38.918254)
+        (xy 57.410247 38.92244)
+        (xy 57.410244 38.922443)
+        (xy 57.325443 39.007244)
+        (xy 57.32544 39.007247)
+        (xy 57.321254 39.011434)
+        (xy 57.318567 39.016706)
+        (xy 57.318565 39.01671)
+        (xy 57.264115 39.123573)
+        (xy 57.264112 39.123579)
+        (xy 57.261429 39.128847)
+        (xy 57.260504 39.134686)
+        (xy 57.260502 39.134693)
+        (xy 57.246462 39.223344)
+        (xy 57.246 39.226263)
+        (xy 57.246 39.229215)
+        (xy 57.246 39.229216)
+        (xy 57.246 39.738781)
+        (xy 57.246 39.738793)
+        (xy 57.246001 39.741736)
+        (xy 57.246462 39.74465)
+        (xy 57.246463 39.744656)
+        (xy 57.2573 39.813081)
+        (xy 57.261429 39.839153)
+        (xy 57.264114 39.844423)
+        (xy 57.264115 39.844425)
+        (xy 57.316232 39.946711)
+        (xy 57.321254 39.956566)
+        (xy 57.414434 40.049746)
+        (xy 57.466908 40.076483)
+        (xy 57.521421 40.104259)
+        (xy 57.531847 40.109571)
+        (xy 57.537692 40.110496)
+        (xy 57.537693 40.110497)
+        (xy 57.548571 40.112219)
+        (xy 57.629263 40.125)
+        (xy 58.194736 40.124999)
+        (xy 58.292153 40.109571)
+        (xy 58.409566 40.049746)
+        (xy 58.502746 39.956566)
+        (xy 58.56058 39.843059)
+        (xy 58.588292 39.813081)
+        (xy 58.627584 39.802)
+        (xy 59.007731 39.802)
+        (xy 59.04951 39.814674)
+        (xy 59.077207 39.848422)
+        (xy 59.081486 39.891871)
+        (xy 59.060905 39.930375)
+        (xy 58.715282 40.275996)
+        (xy 58.710448 40.280426)
+        (xy 58.685678 40.301211)
+        (xy 58.685673 40.301215)
+        (xy 58.68064 40.30544)
+        (xy 58.677355 40.311129)
+        (xy 58.677352 40.311133)
+        (xy 58.661189 40.339128)
+        (xy 58.657667 40.344655)
+        (xy 58.639122 40.371142)
+        (xy 58.639119 40.371147)
+        (xy 58.635348 40.376534)
+        (xy 58.633644 40.382888)
+        (xy 58.630867 40.388846)
+        (xy 58.63086 40.388842)
+        (xy 58.630099 40.390678)
+        (xy 58.630106 40.390681)
+        (xy 58.627854 40.396866)
+        (xy 58.624568 40.40256)
+        (xy 58.623426 40.409032)
+        (xy 58.623425 40.409037)
+        (xy 58.617813 40.440865)
+        (xy 58.616394 40.447266)
+        (xy 58.608025 40.478499)
+        (xy 58.608024 40.478507)
+        (xy 58.606323 40.484857)
+        (xy 58.606896 40.491408)
+        (xy 58.606882 40.491571)
+        (xy 58.591628 40.530795)
+        (xy 58.557687 40.55568)
+        (xy 58.515691 40.558432)
+        (xy 58.478794 40.538189)
+        (xy 58.413456 40.472851)
+        (xy 58.403994 40.465976)
+        (xy 58.297271 40.411597)
+        (xy 58.286151 40.407984)
+        (xy 58.197618 40.393962)
+        (xy 58.191746 40.3935)
+        (xy 58.048902 40.3935)
+        (xy 58.041092 40.395592)
+        (xy 58.039 40.403402)
+        (xy 58.039 41.664598)
+        (xy 58.041092 41.672407)
+        (xy 58.048902 41.6745)
+        (xy 58.191746 41.6745)
+        (xy 58.197618 41.674037)
+        (xy 58.286151 41.660015)
+        (xy 58.297271 41.656402)
+        (xy 58.403994 41.602023)
+        (xy 58.413456 41.595148)
+        (xy 58.481626 41.526979)
+        (xy 58.520129 41.506398)
+        (xy 58.563578 41.510677)
+        (xy 58.597327 41.538374)
+        (xy 58.61 41.580153)
+        (xy 58.61 45.033847)
+        (xy 58.597327 45.075626)
+        (xy 58.563578 45.103323)
+        (xy 58.520129 45.107602)
+        (xy 58.481626 45.087021)
+        (xy 58.413456 45.018851)
+        (xy 58.403994 45.011976)
+        (xy 58.297271 44.957597)
+        (xy 58.286151 44.953984)
+        (xy 58.197618 44.939962)
+        (xy 58.191746 44.9395)
+        (xy 58.048902 44.9395)
+        (xy 58.041092 44.941592)
+        (xy 58.039 44.949402)
+        (xy 58.039 46.210598)
+        (xy 58.041092 46.218407)
+        (xy 58.048902 46.2205)
+        (xy 58.191746 46.2205)
+        (xy 58.197618 46.220037)
+        (xy 58.286151 46.206015)
+        (xy 58.297271 46.202402)
+        (xy 58.403994 46.148023)
+        (xy 58.413456 46.141148)
+        (xy 58.481626 46.072979)
+        (xy 58.520129 46.052398)
+        (xy 58.563578 46.056677)
+        (xy 58.597327 46.084374)
+        (xy 58.61 46.126153)
+        (xy 58.61 46.58314)
+        (xy 58.597327 46.624919)
+        (xy 58.563578 46.652616)
+        (xy 58.520129 46.656895)
+        (xy 58.481626 46.636314)
+        (xy 58.413755 46.568443)
+        (xy 58.409566 46.564254)
+        (xy 58.404289 46.561565)
+        (xy 58.297426 46.507115)
+        (xy 58.297422 46.507113)
+        (xy 58.292153 46.504429)
+        (xy 58.286311 46.503503)
+        (xy 58.286306 46.503502)
+        (xy 58.197655 46.489462)
+        (xy 58.197652 46.489461)
+        (xy 58.194737 46.489)
+        (xy 58.191783 46.489)
+        (xy 57.632218 46.489)
+        (xy 57.632205 46.489)
+        (xy 57.629264 46.489001)
+        (xy 57.62635 46.489462)
+        (xy 57.626343 46.489463)
+        (xy 57.537692 46.503503)
+        (xy 57.53769 46.503503)
+        (xy 57.531847 46.504429)
+        (xy 57.526577 46.507113)
+        (xy 57.526574 46.507115)
+        (xy 57.41971 46.561565)
+        (xy 57.419706 46.561567)
+        (xy 57.414434 46.564254)
+        (xy 57.410247 46.56844)
+        (xy 57.410244 46.568443)
+        (xy 57.325443 46.653244)
+        (xy 57.32544 46.653247)
+        (xy 57.321254 46.657434)
+        (xy 57.318567 46.662706)
+        (xy 57.318565 46.66271)
+        (xy 57.264115 46.769573)
+        (xy 57.264112 46.769579)
+        (xy 57.261429 46.774847)
+        (xy 57.260504 46.780686)
+        (xy 57.260502 46.780693)
+        (xy 57.24678 46.867336)
+        (xy 57.246 46.872263)
+        (xy 57.246 46.875215)
+        (xy 57.246 46.875216)
+        (xy 57.246 47.384781)
+        (xy 57.246 47.384793)
+        (xy 57.246001 47.387736)
+        (xy 57.246462 47.39065)
+        (xy 57.246463 47.390656)
+        (xy 57.253238 47.433432)
+        (xy 57.261429 47.485153)
+        (xy 57.264114 47.490423)
+        (xy 57.264115 47.490425)
+        (xy 57.317379 47.594962)
+        (xy 57.321254 47.602566)
+        (xy 57.414434 47.695746)
+        (xy 57.41971 47.698434)
+        (xy 57.419711 47.698435)
+        (xy 57.425942 47.70161)
+        (xy 57.455919 47.729322)
+        (xy 57.467 47.768613)
+        (xy 57.467 48.106706)
+        (xy 57.455919 48.145997)
+        (xy 57.425941 48.173709)
+        (xy 57.40959 48.18204)
+        (xy 57.409584 48.182043)
+        (xy 57.404311 48.184731)
+        (xy 57.400124 48.188917)
+        (xy 57.400121 48.18892)
+        (xy 57.32092 48.268121)
+        (xy 57.320917 48.268124)
+        (xy 57.316731 48.272311)
+        (xy 57.314044 48.277583)
+        (xy 57.314042 48.277587)
+        (xy 57.263187 48.377394)
+        (xy 57.263184 48.3774)
+        (xy 57.260501 48.382668)
+        (xy 57.259576 48.388507)
+        (xy 57.259574 48.388514)
+        (xy 57.246462 48.471307)
+        (xy 57.246 48.474226)
+        (xy 57.246 48.935774)
+        (xy 57.246461 48.93869)
+        (xy 57.246462 48.938692)
+        (xy 57.259574 49.021485)
+        (xy 57.259575 49.02149)
+        (xy 57.260501 49.027332)
+        (xy 57.263185 49.0326)
+        (xy 57.263187 49.032605)
+        (xy 57.312188 49.128773)
+        (xy 57.316731 49.137689)
+        (xy 57.404311 49.225269)
+        (xy 57.449645 49.248368)
+        (xy 57.492908 49.270412)
+        (xy 57.514668 49.281499)
+        (xy 57.520513 49.282424)
+        (xy 57.520514 49.282425)
+        (xy 57.524713 49.28309)
+        (xy 57.606226 49.296)
+        (xy 58.21482 49.296)
+        (xy 58.217774 49.296)
+        (xy 58.309332 49.281499)
+        (xy 58.419689 49.225269)
+        (xy 58.481626 49.163332)
+        (xy 58.520129 49.142751)
+        (xy 58.563578 49.14703)
+        (xy 58.597327 49.174727)
+        (xy 58.61 49.216506)
+        (xy 58.61 49.843494)
+        (xy 58.597327 49.885273)
+        (xy 58.563578 49.91297)
+        (xy 58.520129 49.917249)
+        (xy 58.481626 49.896668)
+        (xy 58.423878 49.83892)
+        (xy 58.419689 49.834731)
+        (xy 58.414412 49.832042)
+        (xy 58.314605 49.781187)
+        (xy 58.3146 49.781185)
+        (xy 58.309332 49.778501)
+        (xy 58.30349 49.777575)
+        (xy 58.303485 49.777574)
+        (xy 58.220692 49.764462)
+        (xy 58.22069 49.764461)
+        (xy 58.217774 49.764)
+        (xy 58.21482 49.764)
+        (xy 57.663473 49.764)
+        (xy 57.634695 49.758276)
+        (xy 57.610299 49.741974)
+        (xy 56.299764 48.431439)
+        (xy 56.280689 48.393999)
+        (xy 56.280253 48.394141)
+        (xy 56.279357 48.391385)
+        (xy 56.278664 48.390024)
+        (xy 56.277499 48.382668)
+        (xy 56.274363 48.376514)
+        (xy 56.241679 48.312367)
+        (xy 56.221269 48.272311)
+        (xy 56.217082 48.268124)
+        (xy 56.214066 48.263973)
+        (xy 56.200628 48.231535)
+        (xy 56.203382 48.196532)
+        (xy 56.221726 48.166597)
+        (xy 56.535014 47.853309)
+        (xy 56.541283 47.847706)
+        (xy 56.570892 47.824095)
+        (xy 56.603182 47.776731)
+        (xy 56.604811 47.774437)
+        (xy 56.635525 47.732823)
+        (xy 56.635525 47.732822)
+        (xy 56.638875 47.728284)
+        (xy 56.640737 47.722959)
+        (xy 56.641843 47.720868)
+        (xy 56.64208 47.720474)
+        (xy 56.642264 47.720031)
+        (xy 56.64328 47.71792)
+        (xy 56.646459 47.713259)
+        (xy 56.663383 47.658389)
+        (xy 56.664227 47.655825)
+        (xy 56.679436 47.612365)
+        (xy 56.682237 47.604361)
+        (xy 56.709701 47.567869)
+        (xy 56.753216 47.554)
+        (xy 56.756116 47.554)
+        (xy 56.759812 47.554)
+        (xy 56.815525 47.542918)
+        (xy 56.878703 47.500703)
+        (xy 56.920918 47.437525)
+        (xy 56.932 47.381812)
+        (xy 56.932 46.344188)
+        (xy 56.920918 46.288475)
+        (xy 56.916606 46.282022)
+        (xy 56.882817 46.231454)
+        (xy 56.878703 46.225297)
+        (xy 56.871524 46.2205)
+        (xy 56.821683 46.187196)
+        (xy 56.82168 46.187194)
+        (xy 56.815525 46.183082)
+        (xy 56.808261 46.181637)
+        (xy 56.763437 46.172721)
+        (xy 56.763436 46.17272)
+        (xy 56.759812 46.172)
+        (xy 56.756117 46.172)
+        (xy 56.755305 46.17192)
+        (xy 56.718589 46.158001)
+        (xy 56.693893 46.127474)
+        (xy 56.687951 46.088664)
+        (xy 56.690711 46.064173)
+        (xy 56.68005 46.00783)
+        (xy 56.679579 46.005056)
+        (xy 56.674968 45.97446)
+        (xy 56.671033 45.948353)
+        (xy 56.668585 45.943271)
+        (xy 56.66789 45.941017)
+        (xy 56.667778 45.940566)
+        (xy 56.667777 45.940562)
+        (xy 56.667599 45.940132)
+        (xy 56.666819 45.937903)
+        (xy 56.665772 45.932366)
+        (xy 56.663139 45.927384)
+        (xy 56.663138 45.927381)
+        (xy 56.648827 45.900304)
+        (xy 56.638966 45.881646)
+        (xy 56.637707 45.879151)
+        (xy 56.63471 45.872928)
+        (xy 56.616323 45.834746)
+        (xy 57.2465 45.834746)
+        (xy 57.246962 45.840618)
+        (xy 57.260984 45.929151)
+        (xy 57.264597 45.940271)
+        (xy 57.318976 46.046994)
+        (xy 57.325851 46.056456)
+        (xy 57.410543 46.141148)
+        (xy 57.420005 46.148023)
+        (xy 57.526728 46.202402)
+        (xy 57.537848 46.206015)
+        (xy 57.626381 46.220037)
+        (xy 57.632254 46.2205)
+        (xy 57.775098 46.2205)
+        (xy 57.782907 46.218407)
+        (xy 57.785 46.210598)
+        (xy 57.785 45.716902)
+        (xy 57.782907 45.709092)
+        (xy 57.775098 45.707)
+        (xy 57.256402 45.707)
+        (xy 57.248592 45.709092)
+        (xy 57.2465 45.716902)
+        (xy 57.2465 45.834746)
+        (xy 56.616323 45.834746)
+        (xy 56.612829 45.827491)
+        (xy 56.608995 45.823359)
+        (xy 56.607659 45.821399)
+        (xy 56.607423 45.821007)
+        (xy 56.607129 45.820652)
+        (xy 56.605724 45.818749)
+        (xy 56.603091 45.813766)
+        (xy 56.56254 45.773215)
+        (xy 56.560589 45.77119)
+        (xy 56.52542 45.733287)
+        (xy 56.521587 45.729156)
+        (xy 56.516707 45.726338)
+        (xy 56.514852 45.724859)
+        (xy 56.508565 45.71924)
+        (xy 56.412315 45.62299)
+        (xy 56.392851 45.589279)
+        (xy 56.392852 45.550352)
+        (xy 56.412312 45.516645)
+        (xy 56.463269 45.465689)
+        (xy 56.47478 45.443098)
+        (xy 57.2465 45.443098)
+        (xy 57.248592 45.450907)
+        (xy 57.256402 45.453)
+        (xy 57.775098 45.453)
+        (xy 57.782907 45.450907)
+        (xy 57.785 45.443098)
+        (xy 57.785 44.949402)
+        (xy 57.782907 44.941592)
+        (xy 57.775098 44.9395)
+        (xy 57.632254 44.9395)
+        (xy 57.626381 44.939962)
+        (xy 57.537848 44.953984)
+        (xy 57.526728 44.957597)
+        (xy 57.420005 45.011976)
+        (xy 57.410543 45.018851)
+        (xy 57.325851 45.103543)
+        (xy 57.318976 45.113005)
+        (xy 57.264597 45.219728)
+        (xy 57.260984 45.230848)
+        (xy 57.246962 45.319381)
+        (xy 57.2465 45.325254)
+        (xy 57.2465 45.443098)
+        (xy 56.47478 45.443098)
+        (xy 56.519499 45.355332)
+        (xy 56.534 45.263774)
+        (xy 56.534 44.652226)
+        (xy 56.521026 44.570307)
+        (xy 56.520425 44.566514)
+        (xy 56.520424 44.566513)
+        (xy 56.519499 44.560668)
+        (xy 56.516797 44.555366)
+        (xy 56.473582 44.470551)
+        (xy 56.463269 44.450311)
+        (xy 56.375689 44.362731)
+        (xy 56.370412 44.360042)
+        (xy 56.270605 44.309187)
+        (xy 56.2706 44.309185)
+        (xy 56.265332 44.306501)
+        (xy 56.25949 44.305575)
+        (xy 56.259485 44.305574)
+        (xy 56.176692 44.292462)
+        (xy 56.17669 44.292461)
+        (xy 56.173774 44.292)
+        (xy 55.712226 44.292)
+        (xy 55.70931 44.292461)
+        (xy 55.709307 44.292462)
+        (xy 55.626514 44.305574)
+        (xy 55.626507 44.305576)
+        (xy 55.620668 44.306501)
+        (xy 55.6154 44.309184)
+        (xy 55.615394 44.309187)
+        (xy 55.515587 44.360042)
+        (xy 55.515583 44.360044)
+        (xy 55.510311 44.362731)
+        (xy 55.506124 44.366917)
+        (xy 55.506121 44.36692)
+        (xy 55.42692 44.446121)
+        (xy 55.426917 44.446124)
+        (xy 55.422731 44.450311)
+        (xy 55.420044 44.455583)
+        (xy 55.420042 44.455587)
+        (xy 55.369187 44.555394)
+        (xy 55.369184 44.5554)
+        (xy 55.366501 44.560668)
+        (xy 55.365576 44.566507)
+        (xy 55.365574 44.566514)
+        (xy 55.352462 44.649307)
+        (xy 55.352 44.652226)
+        (xy 55.352 45.263774)
+        (xy 55.352461 45.26669)
+        (xy 55.352462 45.266692)
+        (xy 55.365574 45.349485)
+        (xy 55.365575 45.34949)
+        (xy 55.366501 45.355332)
+        (xy 55.369185 45.3606)
+        (xy 55.369187 45.360605)
+        (xy 55.420042 45.460412)
+        (xy 55.422731 45.465689)
+        (xy 55.42692 45.469878)
+        (xy 55.475974 45.518932)
+        (xy 55.492276 45.543328)
+        (xy 55.498 45.572106)
+        (xy 55.498 45.753793)
+        (xy 55.497527 45.762212)
+        (xy 55.493919 45.794229)
+        (xy 55.493919 45.794233)
+        (xy 55.493289 45.799827)
+        (xy 55.494335 45.80536)
+        (xy 55.494336 45.805362)
+        (xy 55.503947 45.85616)
+        (xy 55.504418 45.858931)
+        (xy 55.507844 45.881663)
+        (xy 55.512967 45.915647)
+        (xy 55.515411 45.920722)
+        (xy 55.51611 45.922988)
+        (xy 55.516221 45.923435)
+        (xy 55.516394 45.923853)
+        (xy 55.517181 45.926102)
+        (xy 55.518228 45.931634)
+        (xy 55.53001 45.953928)
+        (xy 55.545022 45.982332)
+        (xy 55.546281 45.984825)
+        (xy 55.571171 46.036509)
+        (xy 55.575 46.040636)
+        (xy 55.57634 46.042601)
+        (xy 55.576575 46.042992)
+        (xy 55.576863 46.043339)
+        (xy 55.578278 46.045256)
+        (xy 55.58091 46.050235)
+        (xy 55.584894 46.054219)
+        (xy 55.621458 46.090783)
+        (xy 55.623408 46.092807)
+        (xy 55.631594 46.101629)
+        (xy 55.650567 46.139949)
+        (xy 55.645583 46.182417)
+        (xy 55.618253 46.215303)
+        (xy 55.609453 46.221183)
+        (xy 55.609451 46.221184)
+        (xy 55.603297 46.225297)
+        (xy 55.599184 46.231451)
+        (xy 55.599182 46.231454)
+        (xy 55.565196 46.282316)
+        (xy 55.565193 46.282321)
+        (xy 55.561082 46.288475)
+        (xy 55.559637 46.295736)
+        (xy 55.559637 46.295738)
+        (xy 55.550721 46.340563)
+        (xy 55.55 46.344188)
+        (xy 55.55 47.381812)
+        (xy 55.550721 47.385436)
+        (xy 55.556601 47.415)
+        (xy 55.561082 47.437525)
+        (xy 55.579293 47.464779)
+        (xy 55.591605 47.513928)
+        (xy 55.569941 47.559732)
+        (xy 55.331995 47.797678)
+        (xy 55.32571 47.803296)
+        (xy 55.300515 47.823389)
+        (xy 55.30051 47.823394)
+        (xy 55.296108 47.826905)
+        (xy 55.292935 47.831558)
+        (xy 55.292931 47.831563)
+        (xy 55.26381 47.874275)
+        (xy 55.262206 47.876536)
+        (xy 55.228125 47.922716)
+        (xy 55.226264 47.92803)
+        (xy 55.225144 47.930151)
+        (xy 55.224919 47.930524)
+        (xy 55.224745 47.930945)
+        (xy 55.223714 47.933085)
+        (xy 55.220541 47.937741)
+        (xy 55.21888 47.943123)
+        (xy 55.21888 47.943125)
+        (xy 55.203638 47.992535)
+        (xy 55.202759 47.995204)
+        (xy 55.185679 48.044015)
+        (xy 55.185677 48.044024)
+        (xy 55.183819 48.049335)
+        (xy 55.183608 48.05496)
+        (xy 55.183164 48.057308)
+        (xy 55.183057 48.057739)
+        (xy 55.183015 48.058187)
+        (xy 55.182659 48.060543)
+        (xy 55.181 48.065927)
+        (xy 55.181 48.071561)
+        (xy 55.181 48.106707)
+        (xy 55.169919 48.145999)
+        (xy 55.139941 48.173709)
+        (xy 55.118311 48.184731)
+        (xy 55.114126 48.188915)
+        (xy 55.114123 48.188918)
+        (xy 55.03492 48.268121)
+        (xy 55.034917 48.268124)
+        (xy 55.030731 48.272311)
+        (xy 55.028044 48.277583)
+        (xy 55.028042 48.277587)
+        (xy 54.977187 48.377394)
+        (xy 54.977184 48.3774)
+        (xy 54.974501 48.382668)
+        (xy 54.973576 48.388507)
+        (xy 54.973574 48.388514)
+        (xy 54.960462 48.471307)
+        (xy 54.96 48.474226)
+        (xy 54.96 48.935774)
+        (xy 54.960461 48.93869)
+        (xy 54.960462 48.938692)
+        (xy 54.973574 49.021485)
+        (xy 54.973575 49.02149)
+        (xy 54.974501 49.027332)
+        (xy 54.977185 49.0326)
+        (xy 54.977187 49.032605)
+        (xy 55.026188 49.128773)
+        (xy 55.030731 49.137689)
+        (xy 55.118311 49.225269)
+        (xy 55.163645 49.248368)
+        (xy 55.206908 49.270412)
+        (xy 55.228668 49.281499)
+        (xy 55.234513 49.282424)
+        (xy 55.234514 49.282425)
+        (xy 55.238713 49.28309)
+        (xy 55.320226 49.296)
+        (xy 55.874527 49.296)
+        (xy 55.903305 49.301724)
+        (xy 55.927701 49.318026)
+        (xy 57.238234 50.628559)
+        (xy 57.257313 50.665999)
+        (xy 57.257747 50.665859)
+        (xy 57.258636 50.668595)
+        (xy 57.259333 50.669963)
+        (xy 57.259573 50.67148)
+        (xy 57.259575 50.671485)
+        (xy 57.260501 50.677332)
+        (xy 57.263187 50.682604)
+        (xy 57.263188 50.682606)
+        (xy 57.283169 50.72182)
+        (xy 57.316731 50.787689)
+        (xy 57.404311 50.875269)
+        (xy 57.428718 50.887705)
+        (xy 57.508448 50.92833)
+        (xy 57.514668 50.931499)
+        (xy 57.520513 50.932424)
+        (xy 57.520514 50.932425)
+        (xy 57.53173 50.934201)
+        (xy 57.606226 50.946)
+        (xy 58.21482 50.946)
+        (xy 58.217774 50.946)
+        (xy 58.309332 50.931499)
+        (xy 58.419689 50.875269)
+        (xy 58.481626 50.813331)
+        (xy 58.520129 50.792751)
+        (xy 58.563578 50.79703)
+        (xy 58.597327 50.824727)
+        (xy 58.61 50.866506)
+        (xy 58.61 53.527494)
+        (xy 58.597327 53.569273)
+        (xy 58.563578 53.59697)
+        (xy 58.520129 53.601249)
+        (xy 58.481626 53.580668)
+        (xy 58.423878 53.52292)
+        (xy 58.423877 53.522919)
+        (xy 58.419689 53.518731)
+        (xy 58.414412 53.516042)
+        (xy 58.314605 53.465187)
+        (xy 58.3146 53.465185)
+        (xy 58.309332 53.462501)
+        (xy 58.30349 53.461575)
+        (xy 58.303485 53.461574)
+        (xy 58.220692 53.448462)
+        (xy 58.22069 53.448461)
+        (xy 58.217774 53.448)
+        (xy 57.606226 53.448)
+        (xy 57.60331 53.448461)
+        (xy 57.603307 53.448462)
+        (xy 57.520514 53.461574)
+        (xy 57.520507 53.461576)
+        (xy 57.514668 53.462501)
+        (xy 57.5094 53.465184)
+        (xy 57.509394 53.465187)
+        (xy 57.409587 53.516042)
+        (xy 57.409583 53.516044)
+        (xy 57.404311 53.518731)
+        (xy 57.400124 53.522917)
+        (xy 57.400121 53.52292)
+        (xy 57.320917 53.602124)
+        (xy 57.320914 53.602127)
+        (xy 57.316731 53.606311)
+        (xy 57.316112 53.607525)
+        (xy 57.292796 53.627741)
+        (xy 57.267655 53.641028)
+        (xy 57.265146 53.642294)
+        (xy 57.218567 53.664726)
+        (xy 57.218564 53.664727)
+        (xy 57.213491 53.667171)
+        (xy 57.209363 53.671)
+        (xy 57.207392 53.672344)
+        (xy 57.207007 53.672575)
+        (xy 57.20667 53.672855)
+        (xy 57.204738 53.67428)
+        (xy 57.199765 53.67691)
+        (xy 57.195785 53.680889)
+        (xy 57.195782 53.680892)
+        (xy 57.159213 53.71746)
+        (xy 57.157191 53.719408)
+        (xy 57.119281 53.754584)
+        (xy 57.119276 53.754589)
+        (xy 57.115156 53.758413)
+        (xy 57.112343 53.763283)
+        (xy 57.110856 53.765149)
+        (xy 57.105239 53.771434)
+        (xy 56.365 54.511674)
+        (xy 56.32823 54.531889)
+        (xy 56.286353 54.529254)
+        (xy 56.252406 54.50459)
+        (xy 56.23696 54.465576)
+        (xy 56.244823 54.424359)
+        (xy 56.274329 54.36645)
+        (xy 56.277943 54.355328)
+        (xy 56.291037 54.272653)
+        (xy 56.2915 54.266781)
+        (xy 56.2915 54.175902)
+        (xy 56.289407 54.168092)
+        (xy 56.281598 54.166)
+        (xy 55.762902 54.166)
+        (xy 55.755092 54.168092)
+        (xy 55.753 54.175902)
+        (xy 55.753 54.619597)
+        (xy 55.755092 54.627406)
+        (xy 55.762902 54.629499)
+        (xy 55.928779 54.629499)
+        (xy 55.934654 54.629036)
+        (xy 56.017328 54.615942)
+        (xy 56.028449 54.612329)
+        (xy 56.086359 54.582823)
+        (xy 56.127576 54.57496)
+        (xy 56.16659 54.590406)
+        (xy 56.191254 54.624353)
+        (xy 56.193889 54.66623)
+        (xy 56.173675 54.702999)
+        (xy 55.800698 55.075976)
+        (xy 55.776305 55.092276)
+        (xy 55.747527 55.098)
+        (xy 55.320226 55.098)
+        (xy 55.31731 55.098461)
+        (xy 55.317307 55.098462)
+        (xy 55.234514 55.111574)
+        (xy 55.234507 55.111576)
+        (xy 55.228668 55.112501)
+        (xy 55.2234 55.115184)
+        (xy 55.223394 55.115187)
+        (xy 55.123587 55.166042)
+        (xy 55.123583 55.166044)
+        (xy 55.118311 55.168731)
+        (xy 55.114124 55.172917)
+        (xy 55.114121 55.17292)
+        (xy 55.03492 55.252121)
+        (xy 55.034917 55.252124)
+        (xy 55.030731 55.256311)
+        (xy 55.028044 55.261583)
+        (xy 55.028042 55.261587)
+        (xy 54.977187 55.361394)
+        (xy 54.977184 55.3614)
+        (xy 54.974501 55.366668)
+        (xy 54.973576 55.372507)
+        (xy 54.973574 55.372514)
+        (xy 54.960462 55.455307)
+        (xy 54.96 55.458226)
+        (xy 54.96 55.919774)
+        (xy 54.960461 55.92269)
+        (xy 54.960462 55.922692)
+        (xy 54.973574 56.005485)
+        (xy 54.973575 56.00549)
+        (xy 54.974501 56.011332)
+        (xy 54.977185 56.0166)
+        (xy 54.977187 56.016605)
+        (xy 55.019155 56.09897)
+        (xy 55.030731 56.121689)
+        (xy 55.118311 56.209269)
+        (xy 55.123585 56.211956)
+        (xy 55.123589 56.211959)
+        (xy 55.1363 56.218435)
+        (xy 55.165531 56.244951)
+        (xy 55.175836 56.277912)
+        (xy 55.176289 56.277827)
+        (xy 55.176612 56.279537)
+        (xy 55.177334 56.283354)
+        (xy 55.177335 56.283359)
+        (xy 55.186947 56.33416)
+        (xy 55.187418 56.336931)
+        (xy 55.192713 56.372063)
+        (xy 55.195967 56.393647)
+        (xy 55.198411 56.398722)
+        (xy 55.19911 56.400988)
+        (xy 55.199221 56.401435)
+        (xy 55.199394 56.401853)
+        (xy 55.200181 56.404102)
+        (xy 55.201228 56.409634)
+        (xy 55.203859 56.414612)
+        (xy 55.228022 56.460332)
+        (xy 55.229281 56.462825)
+        (xy 55.254171 56.514509)
+        (xy 55.258 56.518636)
+        (xy 55.25934 56.520601)
+        (xy 55.259575 56.520992)
+        (xy 55.259863 56.521339)
+        (xy 55.261278 56.523256)
+        (xy 55.26391 56.528235)
+        (xy 55.267893 56.532218)
+        (xy 55.267894 56.532219)
+        (xy 55.304458 56.568783)
+        (xy 55.306409 56.570808)
+        (xy 55.345413 56.612844)
+        (xy 55.350291 56.61566)
+        (xy 55.352148 56.617141)
+        (xy 55.358435 56.62276)
+        (xy 55.569941 56.834266)
+        (xy 55.591605 56.880068)
+        (xy 55.579294 56.929217)
+        (xy 55.565197 56.950314)
+        (xy 55.565194 56.95032)
+        (xy 55.561082 56.956475)
+        (xy 55.559637 56.963736)
+        (xy 55.559637 56.963738)
+        (xy 55.550721 57.008563)
+        (xy 55.55 57.012188)
+        (xy 55.55 58.049812)
+        (xy 55.561082 58.105525)
+        (xy 55.565194 58.11168)
+        (xy 55.565196 58.111683)
+        (xy 55.599055 58.162355)
+        (xy 55.603297 58.168703)
+        (xy 55.613607 58.175592)
+        (xy 55.616009 58.177197)
+        (xy 55.644732 58.213561)
+        (xy 55.646684 58.25986)
+        (xy 55.621122 58.298512)
+        (xy 55.617518 58.301385)
+        (xy 55.617507 58.301396)
+        (xy 55.613108 58.304905)
+        (xy 55.609935 58.309558)
+        (xy 55.609931 58.309563)
+        (xy 55.58081 58.352275)
+        (xy 55.579206 58.354536)
+        (xy 55.545125 58.400716)
+        (xy 55.543264 58.40603)
+        (xy 55.542144 58.408151)
+        (xy 55.541919 58.408524)
+        (xy 55.541745 58.408945)
+        (xy 55.540714 58.411085)
+        (xy 55.537541 58.415741)
+        (xy 55.53588 58.421123)
+        (xy 55.53588 58.421125)
+        (xy 55.520638 58.470535)
+        (xy 55.519759 58.473204)
+        (xy 55.502679 58.522015)
+        (xy 55.502677 58.522024)
+        (xy 55.500819 58.527335)
+        (xy 55.500608 58.53296)
+        (xy 55.500164 58.535308)
+        (xy 55.500057 58.535739)
+        (xy 55.500015 58.536187)
+        (xy 55.499659 58.538543)
+        (xy 55.498 58.543927)
+        (xy 55.498 58.549561)
+        (xy 55.498 58.601293)
+        (xy 55.497947 58.604104)
+        (xy 55.496014 58.655755)
+        (xy 55.496014 58.655759)
+        (xy 55.495804 58.661386)
+        (xy 55.497261 58.666826)
+        (xy 55.497527 58.669181)
+        (xy 55.498 58.677599)
+        (xy 55.498 58.821894)
+        (xy 55.492276 58.850672)
+        (xy 55.475974 58.875068)
+        (xy 55.42692 58.924121)
+        (xy 55.426917 58.924124)
+        (xy 55.422731 58.928311)
+        (xy 55.420044 58.933583)
+        (xy 55.420042 58.933587)
+        (xy 55.369187 59.033394)
+        (xy 55.369184 59.0334)
+        (xy 55.366501 59.038668)
+        (xy 55.365576 59.044507)
+        (xy 55.365574 59.044514)
+        (xy 55.352879 59.124675)
+        (xy 55.352 59.130226)
+        (xy 55.352 59.741774)
+        (xy 55.352461 59.74469)
+        (xy 55.352462 59.744692)
+        (xy 55.365574 59.827485)
+        (xy 55.365575 59.82749)
+        (xy 55.366501 59.833332)
+        (xy 55.369185 59.8386)
+        (xy 55.369187 59.838605)
+        (xy 55.420042 59.938412)
+        (xy 55.422731 59.943689)
+        (xy 55.510311 60.031269)
+        (xy 55.548611 60.050784)
+        (xy 55.614177 60.084192)
+        (xy 55.620668 60.087499)
+        (xy 55.626513 60.088424)
+        (xy 55.626514 60.088425)
+        (xy 55.626767 60.088465)
+        (xy 55.712226 60.102)
+        (xy 56.17082 60.102)
+        (xy 56.173774 60.102)
+        (xy 56.265332 60.087499)
+        (xy 56.375689 60.031269)
+        (xy 56.463269 59.943689)
+        (xy 56.519499 59.833332)
+        (xy 56.534 59.741774)
+        (xy 56.534 59.130226)
+        (xy 56.524263 59.068746)
+        (xy 57.2465 59.068746)
+        (xy 57.246962 59.074618)
+        (xy 57.260984 59.163151)
+        (xy 57.264597 59.174271)
+        (xy 57.318976 59.280994)
+        (xy 57.325851 59.290456)
+        (xy 57.410543 59.375148)
+        (xy 57.420005 59.382023)
+        (xy 57.526728 59.436402)
+        (xy 57.537848 59.440015)
+        (xy 57.626381 59.454037)
+        (xy 57.632254 59.4545)
+        (xy 57.775098 59.4545)
+        (xy 57.782907 59.452407)
+        (xy 57.785 59.444598)
+        (xy 57.785 58.950902)
+        (xy 57.782907 58.943092)
+        (xy 57.775098 58.941)
+        (xy 57.256402 58.941)
+        (xy 57.248592 58.943092)
+        (xy 57.2465 58.950902)
+        (xy 57.2465 59.068746)
+        (xy 56.524263 59.068746)
+        (xy 56.519499 59.038668)
+        (xy 56.502945 59.00618)
+        (xy 56.484491 58.969961)
+        (xy 56.463269 58.928311)
+        (xy 56.412315 58.877357)
+        (xy 56.392851 58.843646)
+        (xy 56.392851 58.80472)
+        (xy 56.412313 58.77101)
+        (xy 56.506225 58.677098)
+        (xy 57.2465 58.677098)
+        (xy 57.248592 58.684907)
+        (xy 57.256402 58.687)
+        (xy 57.775098 58.687)
+        (xy 57.782907 58.684907)
+        (xy 57.785 58.677098)
+        (xy 57.785 58.183402)
+        (xy 57.782907 58.175592)
+        (xy 57.775098 58.1735)
+        (xy 57.632254 58.1735)
+        (xy 57.626381 58.173962)
+        (xy 57.537848 58.187984)
+        (xy 57.526728 58.191597)
+        (xy 57.420005 58.245976)
+        (xy 57.410543 58.252851)
+        (xy 57.325851 58.337543)
+        (xy 57.318976 58.347005)
+        (xy 57.264597 58.453728)
+        (xy 57.260984 58.464848)
+        (xy 57.246962 58.553381)
+        (xy 57.2465 58.559254)
+        (xy 57.2465 58.677098)
+        (xy 56.506225 58.677098)
+        (xy 56.535011 58.648312)
+        (xy 56.541296 58.642695)
+        (xy 56.570892 58.619095)
+        (xy 56.603214 58.571684)
+        (xy 56.604794 58.569458)
+        (xy 56.638875 58.523283)
+        (xy 56.640739 58.517953)
+        (xy 56.641834 58.515882)
+        (xy 56.642077 58.515478)
+        (xy 56.64208 58.515472)
+        (xy 56.64226 58.515039)
+        (xy 56.64328 58.512919)
+        (xy 56.646459 58.508259)
+        (xy 56.66338 58.453399)
+        (xy 56.664224 58.450835)
+        (xy 56.683181 58.396665)
+        (xy 56.683391 58.391027)
+        (xy 56.683831 58.388705)
+        (xy 56.683942 58.388257)
+        (xy 56.683987 58.387779)
+        (xy 56.684335 58.385466)
+        (xy 56.686 58.380073)
+        (xy 56.686 58.322724)
+        (xy 56.686053 58.319914)
+        (xy 56.686171 58.316745)
+        (xy 56.687016 58.294155)
+        (xy 56.696747 58.259877)
+        (xy 56.721168 58.233925)
+        (xy 56.754795 58.22213)
+        (xy 56.756115 58.222)
+        (xy 56.759812 58.222)
+        (xy 56.815525 58.210918)
+        (xy 56.878703 58.168703)
+        (xy 56.920918 58.105525)
+        (xy 56.932 58.049812)
+        (xy 56.932 57.012188)
+        (xy 56.920918 56.956475)
+        (xy 56.916801 56.950314)
+        (xy 56.882817 56.899454)
+        (xy 56.878703 56.893297)
+        (xy 56.863311 56.883012)
+        (xy 56.821683 56.855196)
+        (xy 56.82168 56.855194)
+        (xy 56.815525 56.851082)
+        (xy 56.808261 56.849637)
+        (xy 56.774763 56.842974)
+        (xy 56.759812 56.84)
+        (xy 56.756116 56.84)
+        (xy 56.750314 56.84)
+        (xy 56.716006 56.831718)
+        (xy 56.689256 56.808697)
+        (xy 56.675954 56.776006)
+        (xy 56.671873 56.748929)
+        (xy 56.671033 56.743353)
+        (xy 56.668585 56.73827)
+        (xy 56.66789 56.736017)
+        (xy 56.667778 56.735566)
+        (xy 56.667776 56.735561)
+        (xy 56.667598 56.73513)
+        (xy 56.666819 56.732905)
+        (xy 56.665772 56.727366)
+        (xy 56.663138 56.722382)
+        (xy 56.663137 56.722379)
+        (xy 56.638972 56.676656)
+        (xy 56.637704 56.674145)
+        (xy 56.629376 56.656852)
+        (xy 56.612829 56.622491)
+        (xy 56.608995 56.618359)
+        (xy 56.607661 56.616402)
+        (xy 56.607426 56.616012)
+        (xy 56.607132 56.615657)
+        (xy 56.605725 56.61375)
+        (xy 56.60309 56.608765)
+        (xy 56.56254 56.568215)
+        (xy 56.560589 56.56619)
+        (xy 56.52542 56.528287)
+        (xy 56.521587 56.524156)
+        (xy 56.516707 56.521338)
+        (xy 56.514852 56.519859)
+        (xy 56.508565 56.51424)
+        (xy 56.221729 56.227404)
+        (xy 56.203383 56.197467)
+        (xy 56.200629 56.162465)
+        (xy 56.214066 56.130027)
+        (xy 56.217082 56.125875)
+        (xy 56.221269 56.121689)
+        (xy 56.277499 56.011332)
+        (xy 56.292 55.919774)
+        (xy 56.292 55.874473)
+        (xy 56.297724 55.845695)
+        (xy 56.314026 55.821299)
+        (xy 56.582762 55.552563)
+        (xy 57.492028 54.643295)
+        (xy 57.521962 54.624951)
+        (xy 57.55696 54.622197)
+        (xy 57.606226 54.63)
+        (xy 58.21482 54.63)
+        (xy 58.217774 54.63)
+        (xy 58.309332 54.615499)
+        (xy 58.419689 54.559269)
+        (xy 58.481626 54.497332)
+        (xy 58.520129 54.476751)
+        (xy 58.563578 54.48103)
+        (xy 58.597327 54.508727)
+        (xy 58.61 54.550506)
+        (xy 58.61 55.177494)
+        (xy 58.597327 55.219273)
+        (xy 58.563578 55.24697)
+        (xy 58.520129 55.251249)
+        (xy 58.481626 55.230668)
+        (xy 58.423878 55.17292)
+        (xy 58.419689 55.168731)
+        (xy 58.406958 55.162244)
+        (xy 58.314605 55.115187)
+        (xy 58.3146 55.115185)
+        (xy 58.309332 55.112501)
+        (xy 58.30349 55.111575)
+        (xy 58.303485 55.111574)
+        (xy 58.220692 55.098462)
+        (xy 58.22069 55.098461)
+        (xy 58.217774 55.098)
+        (xy 57.606226 55.098)
+        (xy 57.60331 55.098461)
+        (xy 57.603307 55.098462)
+        (xy 57.520514 55.111574)
+        (xy 57.520507 55.111576)
+        (xy 57.514668 55.112501)
+        (xy 57.5094 55.115184)
+        (xy 57.509394 55.115187)
+        (xy 57.409587 55.166042)
+        (xy 57.409583 55.166044)
+        (xy 57.404311 55.168731)
+        (xy 57.400124 55.172917)
+        (xy 57.400121 55.17292)
+        (xy 57.32092 55.252121)
+        (xy 57.320917 55.252124)
+        (xy 57.316731 55.256311)
+        (xy 57.314044 55.261583)
+        (xy 57.314042 55.261587)
+        (xy 57.263187 55.361394)
+        (xy 57.263184 55.3614)
+        (xy 57.260501 55.366668)
+        (xy 57.259576 55.372507)
+        (xy 57.259574 55.372514)
+        (xy 57.246462 55.455307)
+        (xy 57.246 55.458226)
+        (xy 57.246 55.919774)
+        (xy 57.246461 55.92269)
+        (xy 57.246462 55.922692)
+        (xy 57.259574 56.005485)
+        (xy 57.259575 56.00549)
+        (xy 57.260501 56.011332)
+        (xy 57.263185 56.0166)
+        (xy 57.263187 56.016605)
+        (xy 57.305155 56.09897)
+        (xy 57.316731 56.121689)
+        (xy 57.404311 56.209269)
+        (xy 57.409589 56.211958)
+        (xy 57.40959 56.211959)
+        (xy 57.425941 56.220291)
+        (xy 57.455919 56.248003)
+        (xy 57.467 56.287294)
+        (xy 57.467 56.625387)
+        (xy 57.455919 56.664678)
+        (xy 57.425942 56.69239)
+        (xy 57.419711 56.695564)
+        (xy 57.419705 56.695568)
+        (xy 57.414434 56.698254)
+        (xy 57.410247 56.70244)
+        (xy 57.410244 56.702443)
+        (xy 57.325443 56.787244)
+        (xy 57.32544 56.787247)
+        (xy 57.321254 56.791434)
+        (xy 57.318567 56.796706)
+        (xy 57.318565 56.79671)
+        (xy 57.264115 56.903573)
+        (xy 57.264112 56.903579)
+        (xy 57.261429 56.908847)
+        (xy 57.260504 56.914686)
+        (xy 57.260502 56.914693)
+        (xy 57.247639 56.995912)
+        (xy 57.246 57.006263)
+        (xy 57.246 57.009215)
+        (xy 57.246 57.009216)
+        (xy 57.246 57.518781)
+        (xy 57.246 57.518793)
+        (xy 57.246001 57.521736)
+        (xy 57.246462 57.52465)
+        (xy 57.246463 57.524656)
+        (xy 57.259764 57.608638)
+        (xy 57.261429 57.619153)
+        (xy 57.264114 57.624423)
+        (xy 57.264115 57.624425)
+        (xy 57.316232 57.726711)
+        (xy 57.321254 57.736566)
+        (xy 57.414434 57.829746)
+        (xy 57.433954 57.839692)
+        (xy 57.521421 57.884259)
+        (xy 57.531847 57.889571)
+        (xy 57.537692 57.890496)
+        (xy 57.537693 57.890497)
+        (xy 57.548571 57.892219)
+        (xy 57.629263 57.905)
+        (xy 58.194736 57.904999)
+        (xy 58.292153 57.889571)
+        (xy 58.409566 57.829746)
+        (xy 58.481625 57.757686)
+        (xy 58.520129 57.737105)
+        (xy 58.563578 57.741384)
+        (xy 58.597327 57.769081)
+        (xy 58.61 57.81086)
+        (xy 58.61 58.267847)
+        (xy 58.597327 58.309626)
+        (xy 58.563578 58.337323)
+        (xy 58.520129 58.341602)
+        (xy 58.481626 58.321021)
+        (xy 58.413456 58.252851)
+        (xy 58.403994 58.245976)
+        (xy 58.297271 58.191597)
+        (xy 58.286151 58.187984)
+        (xy 58.197618 58.173962)
+        (xy 58.191746 58.1735)
+        (xy 58.048902 58.1735)
+        (xy 58.041092 58.175592)
+        (xy 58.039 58.183402)
+        (xy 58.039 59.444598)
+        (xy 58.041092 59.452407)
+        (xy 58.048902 59.4545)
+        (xy 58.191746 59.4545)
+        (xy 58.197618 59.454037)
+        (xy 58.286151 59.440015)
+        (xy 58.297271 59.436402)
+        (xy 58.403994 59.382023)
+        (xy 58.413456 59.375148)
+        (xy 58.481626 59.306979)
+        (xy 58.520129 59.286398)
+        (xy 58.563578 59.290677)
+        (xy 58.597327 59.318374)
+        (xy 58.61 59.360153)
+        (xy 58.61 62.813847)
+        (xy 58.597327 62.855626)
+        (xy 58.563578 62.883323)
+        (xy 58.520129 62.887602)
+        (xy 58.481626 62.867021)
+        (xy 58.413456 62.798851)
+        (xy 58.403994 62.791976)
+        (xy 58.297271 62.737597)
+        (xy 58.286151 62.733984)
+        (xy 58.197618 62.719962)
+        (xy 58.191746 62.7195)
+        (xy 58.048902 62.7195)
+        (xy 58.041092 62.721592)
+        (xy 58.039 62.729402)
+        (xy 58.039 63.990598)
+        (xy 58.041092 63.998407)
+        (xy 58.048902 64.0005)
+        (xy 58.191746 64.0005)
+        (xy 58.197618 64.000037)
+        (xy 58.286151 63.986015)
+        (xy 58.297271 63.982402)
+        (xy 58.403994 63.928023)
+        (xy 58.413456 63.921148)
+        (xy 58.481626 63.852979)
+        (xy 58.520129 63.832398)
+        (xy 58.563578 63.836677)
+        (xy 58.597327 63.864374)
+        (xy 58.61 63.906153)
+        (xy 58.61 64.353131)
+        (xy 58.604274 64.381912)
+        (xy 58.587969 64.406311)
+        (xy 58.582964 64.411315)
+        (xy 58.549253 64.430774)
+        (xy 58.510329 64.430772)
+        (xy 58.476621 64.411309)
+        (xy 58.413755 64.348443)
+        (xy 58.409566 64.344254)
+        (xy 58.404289 64.341565)
+        (xy 58.297426 64.287115)
+        (xy 58.297422 64.287113)
+        (xy 58.292153 64.284429)
+        (xy 58.286311 64.283503)
+        (xy 58.286306 64.283502)
+        (xy 58.197655 64.269462)
+        (xy 58.197652 64.269461)
+        (xy 58.194737 64.269)
+        (xy 58.191783 64.269)
+        (xy 57.632218 64.269)
+        (xy 57.632205 64.269)
+        (xy 57.629264 64.269001)
+        (xy 57.62635 64.269462)
+        (xy 57.626343 64.269463)
+        (xy 57.537692 64.283503)
+        (xy 57.53769 64.283503)
+        (xy 57.531847 64.284429)
+        (xy 57.526577 64.287113)
+        (xy 57.526574 64.287115)
+        (xy 57.41971 64.341565)
+        (xy 57.419706 64.341567)
+        (xy 57.414434 64.344254)
+        (xy 57.410247 64.34844)
+        (xy 57.410244 64.348443)
+        (xy 57.325443 64.433244)
+        (xy 57.32544 64.433247)
+        (xy 57.321254 64.437434)
+        (xy 57.318567 64.442706)
+        (xy 57.318565 64.44271)
+        (xy 57.264115 64.549573)
+        (xy 57.264112 64.549579)
+        (xy 57.261429 64.554847)
+        (xy 57.260504 64.560686)
+        (xy 57.260502 64.560693)
+        (xy 57.247626 64.641994)
+        (xy 57.246 64.652263)
+        (xy 57.246 64.655215)
+        (xy 57.246 64.655216)
+        (xy 57.246 65.164781)
+        (xy 57.246 65.164793)
+        (xy 57.246001 65.167736)
+        (xy 57.246462 65.17065)
+        (xy 57.246463 65.170656)
+        (xy 57.257171 65.238269)
+        (xy 57.261429 65.265153)
+        (xy 57.264114 65.270423)
+        (xy 57.264115 65.270425)
+        (xy 57.31851 65.377182)
+        (xy 57.321254 65.382566)
+        (xy 57.414434 65.475746)
+        (xy 57.41971 65.478434)
+        (xy 57.419711 65.478435)
+        (xy 57.425942 65.48161)
+        (xy 57.455919 65.509322)
+        (xy 57.467 65.548613)
+        (xy 57.467 65.886706)
+        (xy 57.455919 65.925997)
+        (xy 57.425941 65.953709)
+        (xy 57.40959 65.96204)
+        (xy 57.409584 65.962043)
+        (xy 57.404311 65.964731)
+        (xy 57.400124 65.968917)
+        (xy 57.400121 65.96892)
+        (xy 57.32092 66.048121)
+        (xy 57.320917 66.048124)
+        (xy 57.316731 66.052311)
+        (xy 57.314044 66.057583)
+        (xy 57.314042 66.057587)
+        (xy 57.263187 66.157394)
+        (xy 57.263184 66.1574)
+        (xy 57.260501 66.162668)
+        (xy 57.259576 66.168507)
+        (xy 57.259574 66.168514)
+        (xy 57.246462 66.251307)
+        (xy 57.246 66.254226)
+        (xy 57.246 66.715774)
+        (xy 57.246461 66.71869)
+        (xy 57.246462 66.718692)
+        (xy 57.259574 66.801485)
+        (xy 57.259575 66.80149)
+        (xy 57.260501 66.807332)
+        (xy 57.263185 66.8126)
+        (xy 57.263187 66.812605)
+        (xy 57.314042 66.912412)
+        (xy 57.316731 66.917689)
+        (xy 57.404311 67.005269)
+        (xy 57.460814 67.034059)
+        (xy 57.505814 67.056988)
+        (xy 57.514668 67.061499)
+        (xy 57.520513 67.062424)
+        (xy 57.520514 67.062425)
+        (xy 57.53173 67.064201)
+        (xy 57.606226 67.076)
+        (xy 58.21482 67.076)
+        (xy 58.217774 67.076)
+        (xy 58.309332 67.061499)
+        (xy 58.419689 67.005269)
+        (xy 58.481626 66.943332)
+        (xy 58.520129 66.922751)
+        (xy 58.563578 66.92703)
+        (xy 58.597327 66.954727)
+        (xy 58.61 66.996506)
+        (xy 58.61 67.623494)
+        (xy 58.597327 67.665273)
+        (xy 58.563578 67.69297)
+        (xy 58.520129 67.697249)
+        (xy 58.481626 67.676668)
+        (xy 58.423878 67.61892)
+        (xy 58.419689 67.614731)
+        (xy 58.414412 67.612042)
+        (xy 58.314605 67.561187)
+        (xy 58.3146 67.561185)
+        (xy 58.309332 67.558501)
+        (xy 58.30349 67.557575)
+        (xy 58.303485 67.557574)
+        (xy 58.220692 67.544462)
+        (xy 58.22069 67.544461)
+        (xy 58.217774 67.544)
+        (xy 58.21482 67.544)
+        (xy 57.663473 67.544)
+        (xy 57.634695 67.538276)
+        (xy 57.610299 67.521974)
+        (xy 56.299764 66.211439)
+        (xy 56.280689 66.173999)
+        (xy 56.280253 66.174141)
+        (xy 56.279357 66.171385)
+        (xy 56.278664 66.170024)
+        (xy 56.277499 66.162668)
+        (xy 56.274363 66.156514)
+        (xy 56.242549 66.094075)
+        (xy 56.221269 66.052311)
+        (xy 56.217082 66.048124)
+        (xy 56.214066 66.043973)
+        (xy 56.200628 66.011535)
+        (xy 56.203382 65.976532)
+        (xy 56.221726 65.946597)
+        (xy 56.535014 65.633309)
+        (xy 56.541283 65.627706)
+        (xy 56.570892 65.604095)
+        (xy 56.603182 65.556731)
+        (xy 56.604811 65.554437)
+        (xy 56.635525 65.512823)
+        (xy 56.635525 65.512822)
+        (xy 56.638875 65.508284)
+        (xy 56.640737 65.502959)
+        (xy 56.641843 65.500868)
+        (xy 56.64208 65.500474)
+        (xy 56.642264 65.500031)
+        (xy 56.64328 65.49792)
+        (xy 56.646459 65.493259)
+        (xy 56.663383 65.438389)
+        (xy 56.664227 65.435825)
+        (xy 56.679342 65.392634)
+        (xy 56.682237 65.384361)
+        (xy 56.709701 65.347869)
+        (xy 56.753216 65.334)
+        (xy 56.756116 65.334)
+        (xy 56.759812 65.334)
+        (xy 56.815525 65.322918)
+        (xy 56.878703 65.280703)
+        (xy 56.920918 65.217525)
+        (xy 56.932 65.161812)
+        (xy 56.932 64.124188)
+        (xy 56.920918 64.068475)
+        (xy 56.915283 64.060042)
+        (xy 56.882817 64.011454)
+        (xy 56.878703 64.005297)
+        (xy 56.870831 64.000037)
+        (xy 56.821683 63.967196)
+        (xy 56.82168 63.967194)
+        (xy 56.815525 63.963082)
+        (xy 56.808261 63.961637)
+        (xy 56.763437 63.952721)
+        (xy 56.763436 63.95272)
+        (xy 56.759812 63.952)
+        (xy 56.756117 63.952)
+        (xy 56.755305 63.95192)
+        (xy 56.718589 63.938001)
+        (xy 56.693893 63.907474)
+        (xy 56.687951 63.868664)
+        (xy 56.690711 63.844173)
+        (xy 56.68005 63.78783)
+        (xy 56.679579 63.785056)
+        (xy 56.674744 63.752976)
+        (xy 56.671033 63.728353)
+        (xy 56.668585 63.723271)
+        (xy 56.66789 63.721017)
+        (xy 56.667778 63.720566)
+        (xy 56.667777 63.720562)
+        (xy 56.667599 63.720132)
+        (xy 56.666819 63.717903)
+        (xy 56.665772 63.712366)
+        (xy 56.663139 63.707384)
+        (xy 56.663138 63.707381)
+        (xy 56.648827 63.680304)
+        (xy 56.638966 63.661646)
+        (xy 56.637707 63.659151)
+        (xy 56.636671 63.657)
+        (xy 56.616323 63.614746)
+        (xy 57.2465 63.614746)
+        (xy 57.246962 63.620618)
+        (xy 57.260984 63.709151)
+        (xy 57.264597 63.720271)
+        (xy 57.318976 63.826994)
+        (xy 57.325851 63.836456)
+        (xy 57.410543 63.921148)
+        (xy 57.420005 63.928023)
+        (xy 57.526728 63.982402)
+        (xy 57.537848 63.986015)
+        (xy 57.626381 64.000037)
+        (xy 57.632254 64.0005)
+        (xy 57.775098 64.0005)
+        (xy 57.782907 63.998407)
+        (xy 57.785 63.990598)
+        (xy 57.785 63.496902)
+        (xy 57.782907 63.489092)
+        (xy 57.775098 63.487)
+        (xy 57.256402 63.487)
+        (xy 57.248592 63.489092)
+        (xy 57.2465 63.496902)
+        (xy 57.2465 63.614746)
+        (xy 56.616323 63.614746)
+        (xy 56.612829 63.607491)
+        (xy 56.608995 63.603359)
+        (xy 56.607659 63.601399)
+        (xy 56.607423 63.601007)
+        (xy 56.607129 63.600652)
+        (xy 56.605724 63.598749)
+        (xy 56.603091 63.593766)
+        (xy 56.562539 63.553214)
+        (xy 56.560589 63.55119)
+        (xy 56.52542 63.513287)
+        (xy 56.521587 63.509156)
+        (xy 56.516707 63.506338)
+        (xy 56.514852 63.504859)
+        (xy 56.508565 63.49924)
+        (xy 56.412315 63.40299)
+        (xy 56.392851 63.369279)
+        (xy 56.392852 63.330352)
+        (xy 56.412312 63.296645)
+        (xy 56.463269 63.245689)
+        (xy 56.47478 63.223098)
+        (xy 57.2465 63.223098)
+        (xy 57.248592 63.230907)
+        (xy 57.256402 63.233)
+        (xy 57.775098 63.233)
+        (xy 57.782907 63.230907)
+        (xy 57.785 63.223098)
+        (xy 57.785 62.729402)
+        (xy 57.782907 62.721592)
+        (xy 57.775098 62.7195)
+        (xy 57.632254 62.7195)
+        (xy 57.626381 62.719962)
+        (xy 57.537848 62.733984)
+        (xy 57.526728 62.737597)
+        (xy 57.420005 62.791976)
+        (xy 57.410543 62.798851)
+        (xy 57.325851 62.883543)
+        (xy 57.318976 62.893005)
+        (xy 57.264597 62.999728)
+        (xy 57.260984 63.010848)
+        (xy 57.246962 63.099381)
+        (xy 57.2465 63.105254)
+        (xy 57.2465 63.223098)
+        (xy 56.47478 63.223098)
+        (xy 56.519499 63.135332)
+        (xy 56.534 63.043774)
+        (xy 56.534 62.432226)
+        (xy 56.521026 62.350307)
+        (xy 56.520425 62.346514)
+        (xy 56.520424 62.346513)
+        (xy 56.519499 62.340668)
+        (xy 56.516797 62.335366)
+        (xy 56.465957 62.235587)
+        (xy 56.463269 62.230311)
+        (xy 56.375689 62.142731)
+        (xy 56.369146 62.139397)
+        (xy 56.270605 62.089187)
+        (xy 56.2706 62.089185)
+        (xy 56.265332 62.086501)
+        (xy 56.25949 62.085575)
+        (xy 56.259485 62.085574)
+        (xy 56.176692 62.072462)
+        (xy 56.17669 62.072461)
+        (xy 56.173774 62.072)
+        (xy 55.712226 62.072)
+        (xy 55.70931 62.072461)
+        (xy 55.709307 62.072462)
+        (xy 55.626514 62.085574)
+        (xy 55.626507 62.085576)
+        (xy 55.620668 62.086501)
+        (xy 55.6154 62.089184)
+        (xy 55.615394 62.089187)
+        (xy 55.515587 62.140042)
+        (xy 55.515583 62.140044)
+        (xy 55.510311 62.142731)
+        (xy 55.506124 62.146917)
+        (xy 55.506121 62.14692)
+        (xy 55.42692 62.226121)
+        (xy 55.426917 62.226124)
+        (xy 55.422731 62.230311)
+        (xy 55.420044 62.235583)
+        (xy 55.420042 62.235587)
+        (xy 55.369187 62.335394)
+        (xy 55.369184 62.3354)
+        (xy 55.366501 62.340668)
+        (xy 55.365576 62.346507)
+        (xy 55.365574 62.346514)
+        (xy 55.352462 62.429307)
+        (xy 55.352 62.432226)
+        (xy 55.352 63.043774)
+        (xy 55.352461 63.04669)
+        (xy 55.352462 63.046692)
+        (xy 55.365574 63.129485)
+        (xy 55.365575 63.12949)
+        (xy 55.366501 63.135332)
+        (xy 55.369185 63.1406)
+        (xy 55.369187 63.140605)
+        (xy 55.420042 63.240412)
+        (xy 55.422731 63.245689)
+        (xy 55.426919 63.249877)
+        (xy 55.42692 63.249878)
+        (xy 55.475974 63.298932)
+        (xy 55.492276 63.323328)
+        (xy 55.498 63.352106)
+        (xy 55.498 63.533793)
+        (xy 55.497527 63.542212)
+        (xy 55.493919 63.574229)
+        (xy 55.493919 63.574233)
+        (xy 55.493289 63.579827)
+        (xy 55.494335 63.58536)
+        (xy 55.494336 63.585362)
+        (xy 55.503947 63.63616)
+        (xy 55.504418 63.638931)
+        (xy 55.509849 63.674965)
+        (xy 55.512967 63.695647)
+        (xy 55.515411 63.700722)
+        (xy 55.51611 63.702988)
+        (xy 55.516221 63.703435)
+        (xy 55.516394 63.703853)
+        (xy 55.517181 63.706102)
+        (xy 55.518228 63.711634)
+        (xy 55.522949 63.720566)
+        (xy 55.545022 63.762332)
+        (xy 55.546281 63.764825)
+        (xy 55.571171 63.816509)
+        (xy 55.575 63.820636)
+        (xy 55.57634 63.822601)
+        (xy 55.576575 63.822992)
+        (xy 55.576863 63.823339)
+        (xy 55.578278 63.825256)
+        (xy 55.58091 63.830235)
+        (xy 55.584893 63.834218)
+        (xy 55.584894 63.834219)
+        (xy 55.621458 63.870783)
+        (xy 55.623408 63.872807)
+        (xy 55.631594 63.881629)
+        (xy 55.650567 63.919949)
+        (xy 55.645583 63.962417)
+        (xy 55.618253 63.995303)
+        (xy 55.609453 64.001183)
+        (xy 55.609451 64.001184)
+        (xy 55.603297 64.005297)
+        (xy 55.599184 64.011451)
+        (xy 55.599182 64.011454)
+        (xy 55.565196 64.062316)
+        (xy 55.565193 64.062321)
+        (xy 55.561082 64.068475)
+        (xy 55.559637 64.075736)
+        (xy 55.559637 64.075738)
+        (xy 55.550721 64.120562)
+        (xy 55.55 64.124188)
+        (xy 55.55 65.161812)
+        (xy 55.561082 65.217525)
+        (xy 55.579293 65.244779)
+        (xy 55.591605 65.293928)
+        (xy 55.569941 65.339732)
+        (xy 55.331995 65.577678)
+        (xy 55.32571 65.583296)
+        (xy 55.300515 65.603389)
+        (xy 55.30051 65.603394)
+        (xy 55.296108 65.606905)
+        (xy 55.292935 65.611558)
+        (xy 55.292931 65.611563)
+        (xy 55.26381 65.654275)
+        (xy 55.262206 65.656536)
+        (xy 55.228125 65.702716)
+        (xy 55.226264 65.70803)
+        (xy 55.225144 65.710151)
+        (xy 55.224919 65.710524)
+        (xy 55.224745 65.710945)
+        (xy 55.223714 65.713085)
+        (xy 55.220541 65.717741)
+        (xy 55.21888 65.723123)
+        (xy 55.21888 65.723125)
+        (xy 55.203638 65.772535)
+        (xy 55.202759 65.775204)
+        (xy 55.185679 65.824015)
+        (xy 55.185677 65.824024)
+        (xy 55.183819 65.829335)
+        (xy 55.183608 65.83496)
+        (xy 55.183164 65.837308)
+        (xy 55.183057 65.837739)
+        (xy 55.183015 65.838187)
+        (xy 55.182659 65.840543)
+        (xy 55.181 65.845927)
+        (xy 55.181 65.851561)
+        (xy 55.181 65.886707)
+        (xy 55.169919 65.925999)
+        (xy 55.139941 65.953709)
+        (xy 55.118311 65.964731)
+        (xy 55.114126 65.968915)
+        (xy 55.114123 65.968918)
+        (xy 55.03492 66.048121)
+        (xy 55.034917 66.048124)
+        (xy 55.030731 66.052311)
+        (xy 55.028044 66.057583)
+        (xy 55.028042 66.057587)
+        (xy 54.977187 66.157394)
+        (xy 54.977184 66.1574)
+        (xy 54.974501 66.162668)
+        (xy 54.973576 66.168507)
+        (xy 54.973574 66.168514)
+        (xy 54.960462 66.251307)
+        (xy 54.96 66.254226)
+        (xy 54.96 66.715774)
+        (xy 54.960461 66.71869)
+        (xy 54.960462 66.718692)
+        (xy 54.973574 66.801485)
+        (xy 54.973575 66.80149)
+        (xy 54.974501 66.807332)
+        (xy 54.977185 66.8126)
+        (xy 54.977187 66.812605)
+        (xy 55.028042 66.912412)
+        (xy 55.030731 66.917689)
+        (xy 55.118311 67.005269)
+        (xy 55.174814 67.034059)
+        (xy 55.219814 67.056988)
+        (xy 55.228668 67.061499)
+        (xy 55.234513 67.062424)
+        (xy 55.234514 67.062425)
+        (xy 55.24573 67.064201)
+        (xy 55.320226 67.076)
+        (xy 55.874527 67.076)
+        (xy 55.903305 67.081724)
+        (xy 55.927701 67.098026)
+        (xy 57.238234 68.408559)
+        (xy 57.257313 68.445999)
+        (xy 57.257747 68.445859)
+        (xy 57.258636 68.448595)
+        (xy 57.259333 68.449963)
+        (xy 57.259573 68.45148)
+        (xy 57.259575 68.451485)
+        (xy 57.260501 68.457332)
+        (xy 57.263187 68.462604)
+        (xy 57.263188 68.462606)
+        (xy 57.307304 68.549188)
+        (xy 57.316731 68.567689)
+        (xy 57.404311 68.655269)
+        (xy 57.429228 68.667965)
+        (xy 57.508448 68.70833)
+        (xy 57.514668 68.711499)
+        (xy 57.520513 68.712424)
+        (xy 57.520514 68.712425)
+        (xy 57.53173 68.714201)
+        (xy 57.606226 68.726)
+        (xy 58.21482 68.726)
+        (xy 58.217774 68.726)
+        (xy 58.309332 68.711499)
+        (xy 58.419689 68.655269)
+        (xy 58.481625 68.593332)
+        (xy 58.520129 68.572751)
+        (xy 58.563578 68.57703)
+        (xy 58.597327 68.604727)
+        (xy 58.61 68.646506)
+        (xy 58.61 71.307494)
+        (xy 58.597327 71.349273)
+        (xy 58.563578 71.37697)
+        (xy 58.520129 71.381249)
+        (xy 58.481626 71.360668)
+        (xy 58.423878 71.30292)
+        (xy 58.423877 71.302919)
+        (xy 58.419689 71.298731)
+        (xy 58.414412 71.296042)
+        (xy 58.314605 71.245187)
+        (xy 58.3146 71.245185)
+        (xy 58.309332 71.242501)
+        (xy 58.30349 71.241575)
+        (xy 58.303485 71.241574)
+        (xy 58.220692 71.228462)
+        (xy 58.22069 71.228461)
+        (xy 58.217774 71.228)
+        (xy 57.606226 71.228)
+        (xy 57.60331 71.228461)
+        (xy 57.603307 71.228462)
+        (xy 57.520514 71.241574)
+        (xy 57.520507 71.241576)
+        (xy 57.514668 71.242501)
+        (xy 57.5094 71.245184)
+        (xy 57.509394 71.245187)
+        (xy 57.409587 71.296042)
+        (xy 57.409583 71.296044)
+        (xy 57.404311 71.298731)
+        (xy 57.400124 71.302917)
+        (xy 57.400121 71.30292)
+        (xy 57.320917 71.382124)
+        (xy 57.320914 71.382127)
+        (xy 57.316731 71.386311)
+        (xy 57.316112 71.387525)
+        (xy 57.292796 71.407741)
+        (xy 57.267655 71.421028)
+        (xy 57.265146 71.422294)
+        (xy 57.218567 71.444726)
+        (xy 57.218564 71.444727)
+        (xy 57.213491 71.447171)
+        (xy 57.209363 71.451)
+        (xy 57.207392 71.452344)
+        (xy 57.207007 71.452575)
+        (xy 57.20667 71.452855)
+        (xy 57.204738 71.45428)
+        (xy 57.199765 71.45691)
+        (xy 57.195785 71.460889)
+        (xy 57.195782 71.460892)
+        (xy 57.159213 71.49746)
+        (xy 57.157191 71.499408)
+        (xy 57.119281 71.534584)
+        (xy 57.119276 71.534589)
+        (xy 57.115156 71.538413)
+        (xy 57.112343 71.543283)
+        (xy 57.110856 71.545149)
+        (xy 57.105239 71.551434)
+        (xy 56.365 72.291674)
+        (xy 56.32823 72.311889)
+        (xy 56.286353 72.309254)
+        (xy 56.252406 72.28459)
+        (xy 56.23696 72.245576)
+        (xy 56.244823 72.204359)
+        (xy 56.274329 72.14645)
+        (xy 56.277943 72.135328)
+        (xy 56.291037 72.052653)
+        (xy 56.2915 72.046781)
+        (xy 56.2915 71.955902)
+        (xy 56.289407 71.948092)
+        (xy 56.281598 71.946)
+        (xy 55.762902 71.946)
+        (xy 55.755092 71.948092)
+        (xy 55.753 71.955902)
+        (xy 55.753 72.399597)
+        (xy 55.755092 72.407406)
+        (xy 55.762902 72.409499)
+        (xy 55.928779 72.409499)
+        (xy 55.934654 72.409036)
+        (xy 56.017328 72.395942)
+        (xy 56.028449 72.392329)
+        (xy 56.086359 72.362823)
+        (xy 56.127576 72.35496)
+        (xy 56.16659 72.370406)
+        (xy 56.191254 72.404353)
+        (xy 56.193889 72.44623)
+        (xy 56.173675 72.482999)
+        (xy 55.800698 72.855976)
+        (xy 55.776305 72.872276)
+        (xy 55.747527 72.878)
+        (xy 55.320226 72.878)
+        (xy 55.31731 72.878461)
+        (xy 55.317307 72.878462)
+        (xy 55.234514 72.891574)
+        (xy 55.234507 72.891576)
+        (xy 55.228668 72.892501)
+        (xy 55.2234 72.895184)
+        (xy 55.223394 72.895187)
+        (xy 55.123587 72.946042)
+        (xy 55.123583 72.946044)
+        (xy 55.118311 72.948731)
+        (xy 55.114124 72.952917)
+        (xy 55.114121 72.95292)
+        (xy 55.03492 73.032121)
+        (xy 55.034917 73.032124)
+        (xy 55.030731 73.036311)
+        (xy 55.028044 73.041583)
+        (xy 55.028042 73.041587)
+        (xy 54.977187 73.141394)
+        (xy 54.977184 73.1414)
+        (xy 54.974501 73.146668)
+        (xy 54.973576 73.152507)
+        (xy 54.973574 73.152514)
+        (xy 54.960777 73.233319)
+        (xy 54.96 73.238226)
+        (xy 54.96 73.699774)
+        (xy 54.960461 73.70269)
+        (xy 54.960462 73.702692)
+        (xy 54.973574 73.785485)
+        (xy 54.973575 73.78549)
+        (xy 54.974501 73.791332)
+        (xy 54.977185 73.7966)
+        (xy 54.977187 73.796605)
+        (xy 55.019155 73.87897)
+        (xy 55.030731 73.901689)
+        (xy 55.118311 73.989269)
+        (xy 55.123585 73.991956)
+        (xy 55.123589 73.991959)
+        (xy 55.1363 73.998435)
+        (xy 55.165531 74.024951)
+        (xy 55.175836 74.057912)
+        (xy 55.176289 74.057827)
+        (xy 55.176612 74.059537)
+        (xy 55.177334 74.063354)
+        (xy 55.177335 74.063359)
+        (xy 55.186947 74.11416)
+        (xy 55.187418 74.116931)
+        (xy 55.194253 74.16228)
+        (xy 55.195967 74.173647)
+        (xy 55.198411 74.178722)
+        (xy 55.19911 74.180988)
+        (xy 55.199221 74.181435)
+        (xy 55.199394 74.181853)
+        (xy 55.200181 74.184102)
+        (xy 55.201228 74.189634)
+        (xy 55.203859 74.194612)
+        (xy 55.228022 74.240332)
+        (xy 55.229281 74.242825)
+        (xy 55.254171 74.294509)
+        (xy 55.258 74.298636)
+        (xy 55.25934 74.300601)
+        (xy 55.259575 74.300992)
+        (xy 55.259863 74.301339)
+        (xy 55.261278 74.303256)
+        (xy 55.26391 74.308235)
+        (xy 55.267893 74.312218)
+        (xy 55.267894 74.312219)
+        (xy 55.304458 74.348783)
+        (xy 55.306409 74.350808)
+        (xy 55.345413 74.392844)
+        (xy 55.350291 74.39566)
+        (xy 55.352148 74.397141)
+        (xy 55.358435 74.40276)
+        (xy 55.569941 74.614266)
+        (xy 55.591605 74.660068)
+        (xy 55.579294 74.709217)
+        (xy 55.565197 74.730314)
+        (xy 55.565194 74.73032)
+        (xy 55.561082 74.736475)
+        (xy 55.559637 74.743736)
+        (xy 55.559637 74.743738)
+        (xy 55.550721 74.788563)
+        (xy 55.55 74.792188)
+        (xy 55.55 75.829812)
+        (xy 55.561082 75.885525)
+        (xy 55.565194 75.89168)
+        (xy 55.565196 75.891683)
+        (xy 55.594052 75.934867)
+        (xy 55.603297 75.948703)
+        (xy 55.613607 75.955592)
+        (xy 55.616009 75.957197)
+        (xy 55.644732 75.993561)
+        (xy 55.646684 76.03986)
+        (xy 55.621122 76.078512)
+        (xy 55.617518 76.081385)
+        (xy 55.617507 76.081396)
+        (xy 55.613108 76.084905)
+        (xy 55.609935 76.089558)
+        (xy 55.609931 76.089563)
+        (xy 55.58081 76.132275)
+        (xy 55.579206 76.134536)
+        (xy 55.545125 76.180716)
+        (xy 55.543264 76.18603)
+        (xy 55.542144 76.188151)
+        (xy 55.541919 76.188524)
+        (xy 55.541745 76.188945)
+        (xy 55.540714 76.191085)
+        (xy 55.537541 76.195741)
+        (xy 55.53588 76.201123)
+        (xy 55.53588 76.201125)
+        (xy 55.520638 76.250535)
+        (xy 55.519759 76.253204)
+        (xy 55.502679 76.302015)
+        (xy 55.502677 76.302024)
+        (xy 55.500819 76.307335)
+        (xy 55.500608 76.31296)
+        (xy 55.500164 76.315308)
+        (xy 55.500057 76.315739)
+        (xy 55.500015 76.316187)
+        (xy 55.499659 76.318543)
+        (xy 55.498 76.323927)
+        (xy 55.498 76.329561)
+        (xy 55.498 76.381293)
+        (xy 55.497947 76.384104)
+        (xy 55.496014 76.435755)
+        (xy 55.496014 76.435759)
+        (xy 55.495804 76.441386)
+        (xy 55.497261 76.446826)
+        (xy 55.497527 76.449181)
+        (xy 55.498 76.457599)
+        (xy 55.498 76.601894)
+        (xy 55.492276 76.630672)
+        (xy 55.475974 76.655068)
+        (xy 55.42692 76.704121)
+        (xy 55.426917 76.704124)
+        (xy 55.422731 76.708311)
+        (xy 55.420044 76.713583)
+        (xy 55.420042 76.713587)
+        (xy 55.369187 76.813394)
+        (xy 55.369184 76.8134)
+        (xy 55.366501 76.818668)
+        (xy 55.365576 76.824507)
+        (xy 55.365574 76.824514)
+        (xy 55.352879 76.904675)
+        (xy 55.352 76.910226)
+        (xy 55.352 77.521774)
+        (xy 55.352461 77.52469)
+        (xy 55.352462 77.524692)
+        (xy 55.365574 77.607485)
+        (xy 55.365575 77.60749)
+        (xy 55.366501 77.613332)
+        (xy 55.369185 77.6186)
+        (xy 55.369187 77.618605)
+        (xy 55.420042 77.718412)
+        (xy 55.422731 77.723689)
+        (xy 55.510311 77.811269)
+        (xy 55.548611 77.830784)
+        (xy 55.614177 77.864192)
+        (xy 55.620668 77.867499)
+        (xy 55.626513 77.868424)
+        (xy 55.626514 77.868425)
+        (xy 55.635146 77.869792)
+        (xy 55.712226 77.882)
+        (xy 56.17082 77.882)
+        (xy 56.173774 77.882)
+        (xy 56.265332 77.867499)
+        (xy 56.375689 77.811269)
+        (xy 56.463269 77.723689)
+        (xy 56.519499 77.613332)
+        (xy 56.534 77.521774)
+        (xy 56.534 76.910226)
+        (xy 56.524263 76.848746)
+        (xy 57.2465 76.848746)
+        (xy 57.246962 76.854618)
+        (xy 57.260984 76.943151)
+        (xy 57.264597 76.954271)
+        (xy 57.318976 77.060994)
+        (xy 57.325851 77.070456)
+        (xy 57.410543 77.155148)
+        (xy 57.420005 77.162023)
+        (xy 57.526728 77.216402)
+        (xy 57.537848 77.220015)
+        (xy 57.626381 77.234037)
+        (xy 57.632254 77.2345)
+        (xy 57.775098 77.2345)
+        (xy 57.782907 77.232407)
+        (xy 57.785 77.224598)
+        (xy 57.785 76.730902)
+        (xy 57.782907 76.723092)
+        (xy 57.775098 76.721)
+        (xy 57.256402 76.721)
+        (xy 57.248592 76.723092)
+        (xy 57.2465 76.730902)
+        (xy 57.2465 76.848746)
+        (xy 56.524263 76.848746)
+        (xy 56.519499 76.818668)
+        (xy 56.514971 76.809782)
+        (xy 56.484491 76.749961)
+        (xy 56.463269 76.708311)
+        (xy 56.412315 76.657357)
+        (xy 56.392851 76.623646)
+        (xy 56.392851 76.58472)
+        (xy 56.412313 76.55101)
+        (xy 56.506225 76.457098)
+        (xy 57.2465 76.457098)
+        (xy 57.248592 76.464907)
+        (xy 57.256402 76.467)
+        (xy 57.775098 76.467)
+        (xy 57.782907 76.464907)
+        (xy 57.785 76.457098)
+        (xy 57.785 75.963402)
+        (xy 57.782907 75.955592)
+        (xy 57.775098 75.9535)
+        (xy 57.632254 75.9535)
+        (xy 57.626381 75.953962)
+        (xy 57.537848 75.967984)
+        (xy 57.526728 75.971597)
+        (xy 57.420005 76.025976)
+        (xy 57.410543 76.032851)
+        (xy 57.325851 76.117543)
+        (xy 57.318976 76.127005)
+        (xy 57.264597 76.233728)
+        (xy 57.260984 76.244848)
+        (xy 57.246962 76.333381)
+        (xy 57.2465 76.339254)
+        (xy 57.2465 76.457098)
+        (xy 56.506225 76.457098)
+        (xy 56.535011 76.428312)
+        (xy 56.541296 76.422695)
+        (xy 56.570892 76.399095)
+        (xy 56.603214 76.351684)
+        (xy 56.604794 76.349458)
+        (xy 56.638875 76.303283)
+        (xy 56.640739 76.297953)
+        (xy 56.641834 76.295882)
+        (xy 56.642077 76.295478)
+        (xy 56.64208 76.295472)
+        (xy 56.64226 76.295039)
+        (xy 56.64328 76.292919)
+        (xy 56.646459 76.288259)
+        (xy 56.66338 76.233399)
+        (xy 56.664224 76.230835)
+        (xy 56.683181 76.176665)
+        (xy 56.683391 76.171027)
+        (xy 56.683831 76.168705)
+        (xy 56.683942 76.168257)
+        (xy 56.683987 76.167779)
+        (xy 56.684335 76.165466)
+        (xy 56.686 76.160073)
+        (xy 56.686 76.102724)
+        (xy 56.686053 76.099914)
+        (xy 56.686171 76.096745)
+        (xy 56.687016 76.074155)
+        (xy 56.696747 76.039877)
+        (xy 56.721168 76.013925)
+        (xy 56.754795 76.00213)
+        (xy 56.756115 76.002)
+        (xy 56.759812 76.002)
+        (xy 56.815525 75.990918)
+        (xy 56.878703 75.948703)
+        (xy 56.920918 75.885525)
+        (xy 56.932 75.829812)
+        (xy 56.932 74.792188)
+        (xy 56.920918 74.736475)
+        (xy 56.916801 74.730314)
+        (xy 56.883566 74.680575)
+        (xy 56.878703 74.673297)
+        (xy 56.863311 74.663012)
+        (xy 56.821683 74.635196)
+        (xy 56.82168 74.635194)
+        (xy 56.815525 74.631082)
+        (xy 56.808261 74.629637)
+        (xy 56.773969 74.622816)
+        (xy 56.759812 74.62)
+        (xy 56.756116 74.62)
+        (xy 56.750314 74.62)
+        (xy 56.716006 74.611718)
+        (xy 56.689256 74.588697)
+        (xy 56.675954 74.556006)
+        (xy 56.671033 74.523353)
+        (xy 56.668585 74.51827)
+        (xy 56.66789 74.516017)
+        (xy 56.667778 74.515566)
+        (xy 56.667776 74.515561)
+        (xy 56.667598 74.51513)
+        (xy 56.666819 74.512905)
+        (xy 56.665772 74.507366)
+        (xy 56.663138 74.502382)
+        (xy 56.663137 74.502379)
+        (xy 56.638972 74.456656)
+        (xy 56.637704 74.454145)
+        (xy 56.633145 74.444678)
+        (xy 56.612829 74.402491)
+        (xy 56.608995 74.398359)
+        (xy 56.607661 74.396402)
+        (xy 56.607426 74.396012)
+        (xy 56.607132 74.395657)
+        (xy 56.605725 74.39375)
+        (xy 56.60309 74.388765)
+        (xy 56.56254 74.348215)
+        (xy 56.560589 74.34619)
+        (xy 56.52542 74.308287)
+        (xy 56.521587 74.304156)
+        (xy 56.516707 74.301338)
+        (xy 56.514852 74.299859)
+        (xy 56.508565 74.29424)
+        (xy 56.221729 74.007404)
+        (xy 56.203383 73.977467)
+        (xy 56.200629 73.942465)
+        (xy 56.214066 73.910027)
+        (xy 56.217082 73.905875)
+        (xy 56.221269 73.901689)
+        (xy 56.277499 73.791332)
+        (xy 56.292 73.699774)
+        (xy 56.292 73.654473)
+        (xy 56.297724 73.625695)
+        (xy 56.314026 73.601299)
+        (xy 56.516564 73.398761)
+        (xy 57.492028 72.423295)
+        (xy 57.521962 72.404951)
+        (xy 57.55696 72.402197)
+        (xy 57.606226 72.41)
+        (xy 58.21482 72.41)
+        (xy 58.217774 72.41)
+        (xy 58.309332 72.395499)
+        (xy 58.419689 72.339269)
+        (xy 58.481626 72.277332)
+        (xy 58.520129 72.256751)
+        (xy 58.563578 72.26103)
+        (xy 58.597327 72.288727)
+        (xy 58.61 72.330506)
+        (xy 58.61 72.957494)
+        (xy 58.597327 72.999273)
+        (xy 58.563578 73.02697)
+        (xy 58.520129 73.031249)
+        (xy 58.481626 73.010668)
+        (xy 58.423878 72.95292)
+        (xy 58.419689 72.948731)
+        (xy 58.408463 72.943011)
+        (xy 58.314605 72.895187)
+        (xy 58.3146 72.895185)
+        (xy 58.309332 72.892501)
+        (xy 58.30349 72.891575)
+        (xy 58.303485 72.891574)
+        (xy 58.220692 72.878462)
+        (xy 58.22069 72.878461)
+        (xy 58.217774 72.878)
+        (xy 57.606226 72.878)
+        (xy 57.60331 72.878461)
+        (xy 57.603307 72.878462)
+        (xy 57.520514 72.891574)
+        (xy 57.520507 72.891576)
+        (xy 57.514668 72.892501)
+        (xy 57.5094 72.895184)
+        (xy 57.509394 72.895187)
+        (xy 57.409587 72.946042)
+        (xy 57.409583 72.946044)
+        (xy 57.404311 72.948731)
+        (xy 57.400124 72.952917)
+        (xy 57.400121 72.95292)
+        (xy 57.32092 73.032121)
+        (xy 57.320917 73.032124)
+        (xy 57.316731 73.036311)
+        (xy 57.314044 73.041583)
+        (xy 57.314042 73.041587)
+        (xy 57.263187 73.141394)
+        (xy 57.263184 73.1414)
+        (xy 57.260501 73.146668)
+        (xy 57.259576 73.152507)
+        (xy 57.259574 73.152514)
+        (xy 57.246777 73.233319)
+        (xy 57.246 73.238226)
+        (xy 57.246 73.699774)
+        (xy 57.246461 73.70269)
+        (xy 57.246462 73.702692)
+        (xy 57.259574 73.785485)
+        (xy 57.259575 73.78549)
+        (xy 57.260501 73.791332)
+        (xy 57.263185 73.7966)
+        (xy 57.263187 73.796605)
+        (xy 57.305155 73.87897)
+        (xy 57.316731 73.901689)
+        (xy 57.404311 73.989269)
+        (xy 57.409589 73.991958)
+        (xy 57.40959 73.991959)
+        (xy 57.425941 74.000291)
+        (xy 57.455919 74.028003)
+        (xy 57.467 74.067294)
+        (xy 57.467 74.405387)
+        (xy 57.455919 74.444678)
+        (xy 57.425942 74.47239)
+        (xy 57.419711 74.475564)
+        (xy 57.419705 74.475568)
+        (xy 57.414434 74.478254)
+        (xy 57.410247 74.48244)
+        (xy 57.410244 74.482443)
+        (xy 57.325443 74.567244)
+        (xy 57.32544 74.567247)
+        (xy 57.321254 74.571434)
+        (xy 57.318567 74.576706)
+        (xy 57.318565 74.57671)
+        (xy 57.264115 74.683573)
+        (xy 57.264112 74.683579)
+        (xy 57.261429 74.688847)
+        (xy 57.260504 74.694686)
+        (xy 57.260502 74.694693)
+        (xy 57.246466 74.783319)
+        (xy 57.246 74.786263)
+        (xy 57.246 74.789215)
+        (xy 57.246 74.789216)
+        (xy 57.246 75.298781)
+        (xy 57.246 75.298793)
+        (xy 57.246001 75.301736)
+        (xy 57.246462 75.30465)
+        (xy 57.246463 75.304656)
+        (xy 57.258964 75.383588)
+        (xy 57.261429 75.399153)
+        (xy 57.264114 75.404423)
+        (xy 57.264115 75.404425)
+        (xy 57.316232 75.506711)
+        (xy 57.321254 75.516566)
+        (xy 57.414434 75.609746)
+        (xy 57.433954 75.619692)
+        (xy 57.521421 75.664259)
+        (xy 57.531847 75.669571)
+        (xy 57.537692 75.670496)
+        (xy 57.537693 75.670497)
+        (xy 57.548571 75.672219)
+        (xy 57.629263 75.685)
+        (xy 58.194736 75.684999)
+        (xy 58.292153 75.669571)
+        (xy 58.409566 75.609746)
+        (xy 58.481626 75.537685)
+        (xy 58.520129 75.517105)
+        (xy 58.563578 75.521384)
+        (xy 58.597327 75.549081)
+        (xy 58.61 75.59086)
+        (xy 58.61 76.047847)
+        (xy 58.597327 76.089626)
+        (xy 58.563578 76.117323)
+        (xy 58.520129 76.121602)
+        (xy 58.481626 76.101021)
+        (xy 58.413456 76.032851)
+        (xy 58.403994 76.025976)
+        (xy 58.297271 75.971597)
+        (xy 58.286151 75.967984)
+        (xy 58.197618 75.953962)
+        (xy 58.191746 75.9535)
+        (xy 58.048902 75.9535)
+        (xy 58.041092 75.955592)
+        (xy 58.039 75.963402)
+        (xy 58.039 77.224598)
+        (xy 58.041092 77.232407)
+        (xy 58.048902 77.2345)
+        (xy 58.191746 77.2345)
+        (xy 58.197618 77.234037)
+        (xy 58.286151 77.220015)
+        (xy 58.297271 77.216402)
+        (xy 58.403994 77.162023)
+        (xy 58.413456 77.155148)
+        (xy 58.481626 77.086979)
+        (xy 58.520129 77.066398)
+        (xy 58.563578 77.070677)
+        (xy 58.597327 77.098374)
+        (xy 58.61 77.140153)
+        (xy 58.61 80.593847)
+        (xy 58.597327 80.635626)
+        (xy 58.563578 80.663323)
+        (xy 58.520129 80.667602)
+        (xy 58.481626 80.647021)
+        (xy 58.413456 80.578851)
+        (xy 58.403994 80.571976)
+        (xy 58.297271 80.517597)
+        (xy 58.286151 80.513984)
+        (xy 58.197618 80.499962)
+        (xy 58.191746 80.4995)
+        (xy 58.048902 80.4995)
+        (xy 58.041092 80.501592)
+        (xy 58.039 80.509402)
+        (xy 58.039 81.770598)
+        (xy 58.041092 81.778407)
+        (xy 58.048902 81.7805)
+        (xy 58.191746 81.7805)
+        (xy 58.197618 81.780037)
+        (xy 58.286151 81.766015)
+        (xy 58.297271 81.762402)
+        (xy 58.403994 81.708023)
+        (xy 58.413456 81.701148)
+        (xy 58.481626 81.632979)
+        (xy 58.520129 81.612398)
+        (xy 58.563578 81.616677)
+        (xy 58.597327 81.644374)
+        (xy 58.61 81.686153)
+        (xy 58.61 82.14314)
+        (xy 58.597327 82.184919)
+        (xy 58.563578 82.212616)
+        (xy 58.520129 82.216895)
+        (xy 58.481626 82.196314)
+        (xy 58.413755 82.128443)
+        (xy 58.409566 82.124254)
+        (xy 58.403274 82.121048)
+        (xy 58.297426 82.067115)
+        (xy 58.297422 82.067113)
+        (xy 58.292153 82.064429)
+        (xy 58.286311 82.063503)
+        (xy 58.286306 82.063502)
+        (xy 58.197655 82.049462)
+        (xy 58.197652 82.049461)
+        (xy 58.194737 82.049)
+        (xy 58.191783 82.049)
+        (xy 57.632218 82.049)
+        (xy 57.632205 82.049)
+        (xy 57.629264 82.049001)
+        (xy 57.62635 82.049462)
+        (xy 57.626343 82.049463)
+        (xy 57.537692 82.063503)
+        (xy 57.53769 82.063503)
+        (xy 57.531847 82.064429)
+        (xy 57.526577 82.067113)
+        (xy 57.526574 82.067115)
+        (xy 57.41971 82.121565)
+        (xy 57.419706 82.121567)
+        (xy 57.414434 82.124254)
+        (xy 57.410247 82.12844)
+        (xy 57.410244 82.128443)
+        (xy 57.325443 82.213244)
+        (xy 57.32544 82.213247)
+        (xy 57.321254 82.217434)
+        (xy 57.318567 82.222706)
+        (xy 57.318565 82.22271)
+        (xy 57.264115 82.329573)
+        (xy 57.264112 82.329579)
+        (xy 57.261429 82.334847)
+        (xy 57.260504 82.340686)
+        (xy 57.260502 82.340693)
+        (xy 57.24714 82.425065)
+        (xy 57.246 82.432263)
+        (xy 57.246 82.435215)
+        (xy 57.246 82.435216)
+        (xy 57.246 82.944781)
+        (xy 57.246 82.944793)
+        (xy 57.246001 82.947736)
+        (xy 57.246462 82.95065)
+        (xy 57.246463 82.950656)
+        (xy 57.257171 83.018269)
+        (xy 57.261429 83.045153)
+        (xy 57.264114 83.050423)
+        (xy 57.264115 83.050425)
+        (xy 57.316474 83.153186)
+        (xy 57.321254 83.162566)
+        (xy 57.414434 83.255746)
+        (xy 57.41971 83.258434)
+        (xy 57.419711 83.258435)
+        (xy 57.425942 83.26161)
+        (xy 57.455919 83.289322)
+        (xy 57.467 83.328613)
+        (xy 57.467 83.666706)
+        (xy 57.455919 83.705997)
+        (xy 57.425941 83.733709)
+        (xy 57.40959 83.74204)
+        (xy 57.409584 83.742043)
+        (xy 57.404311 83.744731)
+        (xy 57.400124 83.748917)
+        (xy 57.400121 83.74892)
+        (xy 57.32092 83.828121)
+        (xy 57.320917 83.828124)
+        (xy 57.316731 83.832311)
+        (xy 57.314044 83.837583)
+        (xy 57.314042 83.837587)
+        (xy 57.263187 83.937394)
+        (xy 57.263184 83.9374)
+        (xy 57.260501 83.942668)
+        (xy 57.259576 83.948507)
+        (xy 57.259574 83.948514)
+        (xy 57.246462 84.031307)
+        (xy 57.246 84.034226)
+        (xy 57.246 84.495774)
+        (xy 57.246461 84.49869)
+        (xy 57.246462 84.498692)
+        (xy 57.259574 84.581485)
+        (xy 57.259575 84.58149)
+        (xy 57.260501 84.587332)
+        (xy 57.263185 84.5926)
+        (xy 57.263187 84.592605)
+        (xy 57.314042 84.692412)
+        (xy 57.316731 84.697689)
+        (xy 57.404311 84.785269)
+        (xy 57.451139 84.809129)
+        (xy 57.507761 84.83798)
+        (xy 57.514668 84.841499)
+        (xy 57.520513 84.842424)
+        (xy 57.520514 84.842425)
+        (xy 57.53173 84.844201)
+        (xy 57.606226 84.856)
+        (xy 58.21482 84.856)
+        (xy 58.217774 84.856)
+        (xy 58.309332 84.841499)
+        (xy 58.419689 84.785269)
+        (xy 58.481626 84.723332)
+        (xy 58.520129 84.702751)
+        (xy 58.563578 84.70703)
+        (xy 58.597327 84.734727)
+        (xy 58.61 84.776506)
+        (xy 58.61 85.403494)
+        (xy 58.597327 85.445273)
+        (xy 58.563578 85.47297)
+        (xy 58.520129 85.477249)
+        (xy 58.481626 85.456668)
+        (xy 58.423878 85.39892)
+        (xy 58.419689 85.394731)
+        (xy 58.414412 85.392042)
+        (xy 58.314605 85.341187)
+        (xy 58.3146 85.341185)
+        (xy 58.309332 85.338501)
+        (xy 58.30349 85.337575)
+        (xy 58.303485 85.337574)
+        (xy 58.220692 85.324462)
+        (xy 58.22069 85.324461)
+        (xy 58.217774 85.324)
+        (xy 58.21482 85.324)
+        (xy 57.663473 85.324)
+        (xy 57.634695 85.318276)
+        (xy 57.610299 85.301974)
+        (xy 56.299764 83.991439)
+        (xy 56.280689 83.953999)
+        (xy 56.280253 83.954141)
+        (xy 56.279357 83.951385)
+        (xy 56.278664 83.950024)
+        (xy 56.277499 83.942668)
+        (xy 56.274363 83.936514)
+        (xy 56.242549 83.874075)
+        (xy 56.221269 83.832311)
+        (xy 56.217082 83.828124)
+        (xy 56.214066 83.823973)
+        (xy 56.200628 83.791535)
+        (xy 56.203382 83.756532)
+        (xy 56.221726 83.726597)
+        (xy 56.535014 83.413309)
+        (xy 56.541283 83.407706)
+        (xy 56.570892 83.384095)
+        (xy 56.603182 83.336731)
+        (xy 56.604811 83.334437)
+        (xy 56.635525 83.292823)
+        (xy 56.635525 83.292822)
+        (xy 56.638875 83.288284)
+        (xy 56.640737 83.282959)
+        (xy 56.641843 83.280868)
+        (xy 56.64208 83.280474)
+        (xy 56.642264 83.280031)
+        (xy 56.64328 83.27792)
+        (xy 56.646459 83.273259)
+        (xy 56.663383 83.218389)
+        (xy 56.664227 83.215825)
+        (xy 56.676549 83.180614)
+        (xy 56.682237 83.164361)
+        (xy 56.709701 83.127869)
+        (xy 56.753216 83.114)
+        (xy 56.756116 83.114)
+        (xy 56.759812 83.114)
+        (xy 56.815525 83.102918)
+        (xy 56.878703 83.060703)
+        (xy 56.920918 82.997525)
+        (xy 56.932 82.941812)
+        (xy 56.932 81.904188)
+        (xy 56.920918 81.848475)
+        (xy 56.915283 81.840042)
+        (xy 56.882817 81.791454)
+        (xy 56.878703 81.785297)
+        (xy 56.870831 81.780037)
+        (xy 56.821683 81.747196)
+        (xy 56.82168 81.747194)
+        (xy 56.815525 81.743082)
+        (xy 56.808261 81.741637)
+        (xy 56.763437 81.732721)
+        (xy 56.763436 81.73272)
+        (xy 56.759812 81.732)
+        (xy 56.756117 81.732)
+        (xy 56.755305 81.73192)
+        (xy 56.718589 81.718001)
+        (xy 56.693893 81.687474)
+        (xy 56.687951 81.648664)
+        (xy 56.690711 81.624173)
+        (xy 56.68005 81.56783)
+        (xy 56.679579 81.565056)
+        (xy 56.674583 81.531907)
+        (xy 56.671033 81.508353)
+        (xy 56.668585 81.503271)
+        (xy 56.66789 81.501017)
+        (xy 56.667778 81.500566)
+        (xy 56.667777 81.500562)
+        (xy 56.667599 81.500132)
+        (xy 56.666819 81.497903)
+        (xy 56.665772 81.492366)
+        (xy 56.663139 81.487384)
+        (xy 56.663138 81.487381)
+        (xy 56.646071 81.455089)
+        (xy 56.638966 81.441646)
+        (xy 56.637707 81.439151)
+        (xy 56.630317 81.423806)
+        (xy 56.616323 81.394746)
+        (xy 57.2465 81.394746)
+        (xy 57.246962 81.400618)
+        (xy 57.260984 81.489151)
+        (xy 57.264597 81.500271)
+        (xy 57.318976 81.606994)
+        (xy 57.325851 81.616456)
+        (xy 57.410543 81.701148)
+        (xy 57.420005 81.708023)
+        (xy 57.526728 81.762402)
+        (xy 57.537848 81.766015)
+        (xy 57.626381 81.780037)
+        (xy 57.632254 81.7805)
+        (xy 57.775098 81.7805)
+        (xy 57.782907 81.778407)
+        (xy 57.785 81.770598)
+        (xy 57.785 81.276902)
+        (xy 57.782907 81.269092)
+        (xy 57.775098 81.267)
+        (xy 57.256402 81.267)
+        (xy 57.248592 81.269092)
+        (xy 57.2465 81.276902)
+        (xy 57.2465 81.394746)
+        (xy 56.616323 81.394746)
+        (xy 56.612829 81.387491)
+        (xy 56.608995 81.383359)
+        (xy 56.607659 81.381399)
+        (xy 56.607423 81.381007)
+        (xy 56.607129 81.380652)
+        (xy 56.605724 81.378749)
+        (xy 56.603091 81.373766)
+        (xy 56.56254 81.333215)
+        (xy 56.560589 81.33119)
+        (xy 56.545099 81.314496)
+        (xy 56.521587 81.289156)
+        (xy 56.516707 81.286338)
+        (xy 56.514852 81.284859)
+        (xy 56.508565 81.27924)
+        (xy 56.412315 81.18299)
+        (xy 56.392851 81.149279)
+        (xy 56.392852 81.110352)
+        (xy 56.412312 81.076645)
+        (xy 56.463269 81.025689)
+        (xy 56.47478 81.003098)
+        (xy 57.2465 81.003098)
+        (xy 57.248592 81.010907)
+        (xy 57.256402 81.013)
+        (xy 57.775098 81.013)
+        (xy 57.782907 81.010907)
+        (xy 57.785 81.003098)
+        (xy 57.785 80.509402)
+        (xy 57.782907 80.501592)
+        (xy 57.775098 80.4995)
+        (xy 57.632254 80.4995)
+        (xy 57.626381 80.499962)
+        (xy 57.537848 80.513984)
+        (xy 57.526728 80.517597)
+        (xy 57.420005 80.571976)
+        (xy 57.410543 80.578851)
+        (xy 57.325851 80.663543)
+        (xy 57.318976 80.673005)
+        (xy 57.264597 80.779728)
+        (xy 57.260984 80.790848)
+        (xy 57.246962 80.879381)
+        (xy 57.2465 80.885254)
+        (xy 57.2465 81.003098)
+        (xy 56.47478 81.003098)
+        (xy 56.519499 80.915332)
+        (xy 56.534 80.823774)
+        (xy 56.534 80.212226)
+        (xy 56.521504 80.133325)
+        (xy 56.520425 80.126514)
+        (xy 56.520424 80.126513)
+        (xy 56.519499 80.120668)
+        (xy 56.516797 80.115366)
+        (xy 56.486773 80.05644)
+        (xy 56.463269 80.010311)
+        (xy 56.375689 79.922731)
+        (xy 56.370412 79.920042)
+        (xy 56.270605 79.869187)
+        (xy 56.2706 79.869185)
+        (xy 56.265332 79.866501)
+        (xy 56.25949 79.865575)
+        (xy 56.259485 79.865574)
+        (xy 56.176692 79.852462)
+        (xy 56.17669 79.852461)
+        (xy 56.173774 79.852)
+        (xy 55.712226 79.852)
+        (xy 55.70931 79.852461)
+        (xy 55.709307 79.852462)
+        (xy 55.626514 79.865574)
+        (xy 55.626507 79.865576)
+        (xy 55.620668 79.866501)
+        (xy 55.6154 79.869184)
+        (xy 55.615394 79.869187)
+        (xy 55.515587 79.920042)
+        (xy 55.515583 79.920044)
+        (xy 55.510311 79.922731)
+        (xy 55.506124 79.926917)
+        (xy 55.506121 79.92692)
+        (xy 55.42692 80.006121)
+        (xy 55.426917 80.006124)
+        (xy 55.422731 80.010311)
+        (xy 55.420044 80.015583)
+        (xy 55.420042 80.015587)
+        (xy 55.369187 80.115394)
+        (xy 55.369184 80.1154)
+        (xy 55.366501 80.120668)
+        (xy 55.365576 80.126507)
+        (xy 55.365574 80.126514)
+        (xy 55.352933 80.206332)
+        (xy 55.352 80.212226)
+        (xy 55.352 80.823774)
+        (xy 55.352461 80.82669)
+        (xy 55.352462 80.826692)
+        (xy 55.365574 80.909485)
+        (xy 55.365575 80.90949)
+        (xy 55.366501 80.915332)
+        (xy 55.369185 80.9206)
+        (xy 55.369187 80.920605)
+        (xy 55.420042 81.020412)
+        (xy 55.422731 81.025689)
+        (xy 55.42692 81.029878)
+        (xy 55.475974 81.078932)
+        (xy 55.492276 81.103328)
+        (xy 55.498 81.132106)
+        (xy 55.498 81.313793)
+        (xy 55.497527 81.322212)
+        (xy 55.493919 81.354229)
+        (xy 55.493919 81.354233)
+        (xy 55.493289 81.359827)
+        (xy 55.494335 81.36536)
+        (xy 55.494336 81.365362)
+        (xy 55.503947 81.41616)
+        (xy 55.504418 81.418931)
+        (xy 55.507844 81.441663)
+        (xy 55.512967 81.475647)
+        (xy 55.515411 81.480722)
+        (xy 55.51611 81.482988)
+        (xy 55.516221 81.483435)
+        (xy 55.516394 81.483853)
+        (xy 55.517181 81.486102)
+        (xy 55.518228 81.491634)
+        (xy 55.522949 81.500566)
+        (xy 55.545022 81.542332)
+        (xy 55.546281 81.544825)
+        (xy 55.571171 81.596509)
+        (xy 55.575 81.600636)
+        (xy 55.57634 81.602601)
+        (xy 55.576575 81.602992)
+        (xy 55.576863 81.603339)
+        (xy 55.578278 81.605256)
+        (xy 55.58091 81.610235)
+        (xy 55.584894 81.614219)
+        (xy 55.621458 81.650783)
+        (xy 55.623408 81.652807)
+        (xy 55.631594 81.661629)
+        (xy 55.650567 81.699949)
+        (xy 55.645583 81.742417)
+        (xy 55.618253 81.775303)
+        (xy 55.609453 81.781183)
+        (xy 55.609451 81.781184)
+        (xy 55.603297 81.785297)
+        (xy 55.599184 81.791451)
+        (xy 55.599182 81.791454)
+        (xy 55.565196 81.842316)
+        (xy 55.565193 81.842321)
+        (xy 55.561082 81.848475)
+        (xy 55.559637 81.855736)
+        (xy 55.559637 81.855738)
+        (xy 55.550871 81.899811)
+        (xy 55.55 81.904188)
+        (xy 55.55 82.941812)
+        (xy 55.550721 82.945436)
+        (xy 55.559265 82.988393)
+        (xy 55.561082 82.997525)
+        (xy 55.579293 83.024779)
+        (xy 55.591605 83.073928)
+        (xy 55.569941 83.119732)
+        (xy 55.331995 83.357678)
+        (xy 55.32571 83.363296)
+        (xy 55.300515 83.383389)
+        (xy 55.30051 83.383394)
+        (xy 55.296108 83.386905)
+        (xy 55.292935 83.391558)
+        (xy 55.292931 83.391563)
+        (xy 55.26381 83.434275)
+        (xy 55.262206 83.436536)
+        (xy 55.228125 83.482716)
+        (xy 55.226264 83.48803)
+        (xy 55.225144 83.490151)
+        (xy 55.224919 83.490524)
+        (xy 55.224745 83.490945)
+        (xy 55.223714 83.493085)
+        (xy 55.220541 83.497741)
+        (xy 55.21888 83.503123)
+        (xy 55.21888 83.503125)
+        (xy 55.203638 83.552535)
+        (xy 55.202759 83.555204)
+        (xy 55.185679 83.604015)
+        (xy 55.185677 83.604024)
+        (xy 55.183819 83.609335)
+        (xy 55.183608 83.61496)
+        (xy 55.183164 83.617308)
+        (xy 55.183057 83.617739)
+        (xy 55.183015 83.618187)
+        (xy 55.182659 83.620543)
+        (xy 55.181 83.625927)
+        (xy 55.181 83.631561)
+        (xy 55.181 83.666707)
+        (xy 55.169919 83.705999)
+        (xy 55.139941 83.733709)
+        (xy 55.118311 83.744731)
+        (xy 55.114126 83.748915)
+        (xy 55.114123 83.748918)
+        (xy 55.03492 83.828121)
+        (xy 55.034917 83.828124)
+        (xy 55.030731 83.832311)
+        (xy 55.028044 83.837583)
+        (xy 55.028042 83.837587)
+        (xy 54.977187 83.937394)
+        (xy 54.977184 83.9374)
+        (xy 54.974501 83.942668)
+        (xy 54.973576 83.948507)
+        (xy 54.973574 83.948514)
+        (xy 54.960462 84.031307)
+        (xy 54.96 84.034226)
+        (xy 54.96 84.495774)
+        (xy 54.960461 84.49869)
+        (xy 54.960462 84.498692)
+        (xy 54.973574 84.581485)
+        (xy 54.973575 84.58149)
+        (xy 54.974501 84.587332)
+        (xy 54.977185 84.5926)
+        (xy 54.977187 84.592605)
+        (xy 55.028042 84.692412)
+        (xy 55.030731 84.697689)
+        (xy 55.118311 84.785269)
+        (xy 55.165139 84.809129)
+        (xy 55.221761 84.83798)
+        (xy 55.228668 84.841499)
+        (xy 55.234513 84.842424)
+        (xy 55.234514 84.842425)
+        (xy 55.24573 84.844201)
+        (xy 55.320226 84.856)
+        (xy 55.874527 84.856)
+        (xy 55.903305 84.861724)
+        (xy 55.927701 84.878026)
+        (xy 57.238234 86.188559)
+        (xy 57.257313 86.225999)
+        (xy 57.257747 86.225859)
+        (xy 57.258636 86.228595)
+        (xy 57.259333 86.229963)
+        (xy 57.259573 86.23148)
+        (xy 57.259575 86.231485)
+        (xy 57.260501 86.237332)
+        (xy 57.263187 86.242604)
+        (xy 57.263188 86.242606)
+        (xy 57.307304 86.329188)
+        (xy 57.316731 86.347689)
+        (xy 57.404311 86.435269)
+        (xy 57.461311 86.464312)
+        (xy 57.508448 86.48833)
+        (xy 57.514668 86.491499)
+        (xy 57.520513 86.492424)
+        (xy 57.520514 86.492425)
+        (xy 57.53173 86.494201)
+        (xy 57.606226 86.506)
+        (xy 58.21482 86.506)
+        (xy 58.217774 86.506)
+        (xy 58.309332 86.491499)
+        (xy 58.419689 86.435269)
+        (xy 58.481626 86.373332)
+        (xy 58.520129 86.352751)
+        (xy 58.563578 86.35703)
+        (xy 58.597327 86.384727)
+        (xy 58.61 86.426506)
+        (xy 58.61 89.087494)
+        (xy 58.597327 89.129273)
+        (xy 58.563578 89.15697)
+        (xy 58.520129 89.161249)
+        (xy 58.481626 89.140668)
+        (xy 58.423878 89.08292)
+        (xy 58.423877 89.082919)
+        (xy 58.419689 89.078731)
+        (xy 58.411142 89.074376)
+        (xy 58.314605 89.025187)
+        (xy 58.3146 89.025185)
+        (xy 58.309332 89.022501)
+        (xy 58.30349 89.021575)
+        (xy 58.303485 89.021574)
+        (xy 58.220692 89.008462)
+        (xy 58.22069 89.008461)
+        (xy 58.217774 89.008)
+        (xy 57.606226 89.008)
+        (xy 57.60331 89.008461)
+        (xy 57.603307 89.008462)
+        (xy 57.520514 89.021574)
+        (xy 57.520507 89.021576)
+        (xy 57.514668 89.022501)
+        (xy 57.5094 89.025184)
+        (xy 57.509394 89.025187)
+        (xy 57.409587 89.076042)
+        (xy 57.409583 89.076044)
+        (xy 57.404311 89.078731)
+        (xy 57.400124 89.082917)
+        (xy 57.400121 89.08292)
+        (xy 57.320917 89.162124)
+        (xy 57.320914 89.162127)
+        (xy 57.316731 89.166311)
+        (xy 57.316112 89.167525)
+        (xy 57.292796 89.187741)
+        (xy 57.267655 89.201028)
+        (xy 57.265146 89.202294)
+        (xy 57.218567 89.224726)
+        (xy 57.218564 89.224727)
+        (xy 57.213491 89.227171)
+        (xy 57.209363 89.231)
+        (xy 57.207392 89.232344)
+        (xy 57.207007 89.232575)
+        (xy 57.20667 89.232855)
+        (xy 57.204738 89.23428)
+        (xy 57.199765 89.23691)
+        (xy 57.195785 89.240889)
+        (xy 57.195782 89.240892)
+        (xy 57.159213 89.27746)
+        (xy 57.157191 89.279408)
+        (xy 57.119281 89.314584)
+        (xy 57.119276 89.314589)
+        (xy 57.115156 89.318413)
+        (xy 57.112343 89.323283)
+        (xy 57.110856 89.325149)
+        (xy 57.105239 89.331434)
+        (xy 56.365 90.071674)
+        (xy 56.32823 90.091889)
+        (xy 56.286353 90.089254)
+        (xy 56.252406 90.06459)
+        (xy 56.23696 90.025576)
+        (xy 56.244823 89.984359)
+        (xy 56.274329 89.92645)
+        (xy 56.277943 89.915328)
+        (xy 56.291037 89.832653)
+        (xy 56.2915 89.826781)
+        (xy 56.2915 89.735902)
+        (xy 56.289407 89.728092)
+        (xy 56.281598 89.726)
+        (xy 55.762902 89.726)
+        (xy 55.755092 89.728092)
+        (xy 55.753 89.735902)
+        (xy 55.753 90.179597)
+        (xy 55.755092 90.187406)
+        (xy 55.762902 90.189499)
+        (xy 55.928779 90.189499)
+        (xy 55.934654 90.189036)
+        (xy 56.017328 90.175942)
+        (xy 56.028449 90.172329)
+        (xy 56.086359 90.142823)
+        (xy 56.127576 90.13496)
+        (xy 56.16659 90.150406)
+        (xy 56.191254 90.184353)
+        (xy 56.193889 90.22623)
+        (xy 56.173675 90.262999)
+        (xy 55.800698 90.635976)
+        (xy 55.776305 90.652276)
+        (xy 55.747527 90.658)
+        (xy 55.320226 90.658)
+        (xy 55.31731 90.658461)
+        (xy 55.317307 90.658462)
+        (xy 55.234514 90.671574)
+        (xy 55.234507 90.671576)
+        (xy 55.228668 90.672501)
+        (xy 55.2234 90.675184)
+        (xy 55.223394 90.675187)
+        (xy 55.123587 90.726042)
+        (xy 55.123583 90.726044)
+        (xy 55.118311 90.728731)
+        (xy 55.114124 90.732917)
+        (xy 55.114121 90.73292)
+        (xy 55.03492 90.812121)
+        (xy 55.034917 90.812124)
+        (xy 55.030731 90.816311)
+        (xy 55.028044 90.821583)
+        (xy 55.028042 90.821587)
+        (xy 54.977187 90.921394)
+        (xy 54.977184 90.9214)
+        (xy 54.974501 90.926668)
+        (xy 54.973576 90.932507)
+        (xy 54.973574 90.932514)
+        (xy 54.962745 91.000893)
+        (xy 54.96 91.018226)
+        (xy 54.96 91.479774)
+        (xy 54.641 91.479774)
+        (xy 54.641 91.018226)
+        (xy 54.626499 90.926668)
+        (xy 54.623146 90.920088)
+        (xy 54.574081 90.823792)
+        (xy 54.570269 90.816311)
+        (xy 54.482689 90.728731)
+        (xy 54.477412 90.726042)
+        (xy 54.377605 90.675187)
+        (xy 54.3776 90.675185)
+        (xy 54.372332 90.672501)
+        (xy 54.36649 90.671575)
+        (xy 54.366485 90.671574)
+        (xy 54.283692 90.658462)
+        (xy 54.28369 90.658461)
+        (xy 54.280774 90.658)
+        (xy 53.669226 90.658)
+        (xy 53.66631 90.658461)
+        (xy 53.666307 90.658462)
+        (xy 53.583514 90.671574)
+        (xy 53.583507 90.671576)
+        (xy 53.577668 90.672501)
+        (xy 53.5724 90.675184)
+        (xy 53.572394 90.675187)
+        (xy 53.472587 90.726042)
+        (xy 53.472583 90.726044)
+        (xy 53.467311 90.728731)
+        (xy 53.463124 90.732917)
+        (xy 53.463121 90.73292)
+        (xy 53.414068 90.781974)
+        (xy 53.389672 90.798276)
+        (xy 53.360894 90.804)
+        (xy 53.000351 90.804)
+        (xy 52.961059 90.792919)
+        (xy 52.933348 90.76294)
+        (xy 52.917438 90.731715)
+        (xy 52.917434 90.731709)
+        (xy 52.914746 90.726434)
+        (xy 52.821566 90.633254)
+        (xy 52.816289 90.630565)
+        (xy 52.709426 90.576115)
+        (xy 52.709422 90.576113)
+        (xy 52.704153 90.573429)
+        (xy 52.698311 90.572503)
+        (xy 52.698306 90.572502)
+        (xy 52.609655 90.558462)
+        (xy 52.609652 90.558461)
+        (xy 52.606737 90.558)
+        (xy 52.603783 90.558)
+        (xy 52.044218 90.558)
+        (xy 52.044205 90.558)
+        (xy 52.041264 90.558001)
+        (xy 52.03835 90.558462)
+        (xy 52.038343 90.558463)
+        (xy 51.949692 90.572503)
+        (xy 51.94969 90.572503)
+        (xy 51.943847 90.573429)
+        (xy 51.938577 90.576113)
+        (xy 51.938574 90.576115)
+        (xy 51.83171 90.630565)
+        (xy 51.831706 90.630567)
+        (xy 51.826434 90.633254)
+        (xy 51.822247 90.63744)
+        (xy 51.822244 90.637443)
+        (xy 51.737443 90.722244)
+        (xy 51.73744 90.722247)
+        (xy 51.733254 90.726434)
+        (xy 51.730568 90.731704)
+        (xy 51.730561 90.731715)
+        (xy 51.714652 90.76294)
+        (xy 51.686941 90.792919)
+        (xy 51.647649 90.804)
+        (xy 51.287106 90.804)
+        (xy 51.258328 90.798276)
+        (xy 51.233932 90.781974)
+        (xy 51.184878 90.73292)
+        (xy 51.180689 90.728731)
+        (xy 51.175412 90.726042)
+        (xy 51.075605 90.675187)
+        (xy 51.0756 90.675185)
+        (xy 51.070332 90.672501)
+        (xy 51.06449 90.671575)
+        (xy 51.064485 90.671574)
+        (xy 50.981692 90.658462)
+        (xy 50.98169 90.658461)
+        (xy 50.978774 90.658)
+        (xy 50.367226 90.658)
+        (xy 50.36431 90.658461)
+        (xy 50.364307 90.658462)
+        (xy 50.281514 90.671574)
+        (xy 50.281507 90.671576)
+        (xy 50.275668 90.672501)
+        (xy 50.2704 90.675184)
+        (xy 50.270394 90.675187)
+        (xy 50.170587 90.726042)
+        (xy 50.170583 90.726044)
+        (xy 50.165311 90.728731)
+        (xy 50.161124 90.732917)
+        (xy 50.161121 90.73292)
+        (xy 50.08192 90.812121)
+        (xy 50.081917 90.812124)
+        (xy 50.077731 90.816311)
+        (xy 50.075044 90.821583)
+        (xy 50.075042 90.821587)
+        (xy 50.024187 90.921394)
+        (xy 50.024184 90.9214)
+        (xy 50.021501 90.926668)
+        (xy 50.020576 90.932507)
+        (xy 50.020574 90.932514)
+        (xy 50.009745 91.000893)
+        (xy 50.007 91.018226)
+        (xy 50.007 91.02118)
+        (xy 50.007 91.254527)
+        (xy 50.001276 91.283305)
+        (xy 49.984974 91.307701)
+        (xy 49.587374 91.7053)
+        (xy 49.548871 91.725881)
+        (xy 49.505422 91.721602)
+        (xy 49.471673 91.693905)
+        (xy 49.459 91.652126)
+        (xy 49.459 90.650884)
+        (xy 49.459 90.647188)
+        (xy 49.447918 90.591475)
+        (xy 49.436767 90.574787)
+        (xy 49.409817 90.534454)
+        (xy 49.405703 90.528297)
+        (xy 49.376505 90.508787)
+        (xy 49.348683 90.490196)
+        (xy 49.34868 90.490194)
+        (xy 49.342525 90.486082)
+        (xy 49.335261 90.484637)
+        (xy 49.309752 90.479563)
+        (xy 49.286812 90.475)
+        (xy 48.249188 90.475)
+        (xy 48.245563 90.47572)
+        (xy 48.245563 90.475721)
+        (xy 48.200738 90.484637)
+        (xy 48.200736 90.484637)
+        (xy 48.193475 90.486082)
+        (xy 48.187321 90.490193)
+        (xy 48.187316 90.490196)
+        (xy 48.136454 90.524182)
+        (xy 48.136451 90.524184)
+        (xy 48.130297 90.528297)
+        (xy 48.126184 90.534451)
+        (xy 48.126182 90.534454)
+        (xy 48.092196 90.585316)
+        (xy 48.092193 90.585321)
+        (xy 48.088082 90.591475)
+        (xy 48.086637 90.598736)
+        (xy 48.086637 90.598738)
+        (xy 48.07772 90.643564)
+        (xy 48.077719 90.643572)
+        (xy 48.077 90.647188)
+        (xy 48.077 90.650882)
+        (xy 48.076775 90.653169)
+        (xy 48.064464 90.687578)
+        (xy 48.037386 90.71212)
+        (xy 48.001937 90.721)
+        (xy 47.514103 90.721)
+        (xy 47.474811 90.709918)
+        (xy 47.453907 90.687305)
+        (xy 47.452436 90.688375)
+        (xy 47.448957 90.683587)
+        (xy 47.446269 90.678311)
+        (xy 47.393026 90.625068)
+        (xy 47.376724 90.600672)
+        (xy 47.371 90.571894)
+        (xy 47.371 90.149106)
+        (xy 47.376724 90.120328)
+        (xy 47.393026 90.095932)
+        (xy 47.417284 90.071674)
+        (xy 47.446269 90.042689)
+        (xy 47.502499 89.932332)
+        (xy 47.517 89.840774)
+        (xy 47.517 89.229226)
+        (xy 47.509966 89.184812)
+        (xy 48.077 89.184812)
+        (xy 48.088082 89.240525)
+        (xy 48.092194 89.24668)
+        (xy 48.092196 89.246683)
+        (xy 48.126041 89.297334)
+        (xy 48.130297 89.303703)
+        (xy 48.136454 89.307817)
+        (xy 48.187316 89.341803)
+        (xy 48.187317 89.341803)
+        (xy 48.193475 89.345918)
+        (xy 48.249188 89.357)
+        (xy 48.798527 89.357)
+        (xy 48.827305 89.362724)
+        (xy 48.8517 89.379025)
+        (xy 49.113802 89.641128)
+        (xy 49.365686 89.893012)
+        (xy 49.371305 89.899299)
+        (xy 49.391389 89.924484)
+        (xy 49.391391 89.924486)
+        (xy 49.394905 89.928892)
+        (xy 49.44229 89.961198)
+        (xy 49.444543 89.962797)
+        (xy 49.490716 89.996875)
+        (xy 49.496035 89.998736)
+        (xy 49.498137 89.999847)
+        (xy 49.498525 90.000081)
+        (xy 49.498957 90.00026)
+        (xy 49.501085 90.001285)
+        (xy 49.505741 90.004459)
+        (xy 49.560533 90.02136)
+        (xy 49.563184 90.022232)
+        (xy 49.612015 90.03932)
+        (xy 49.612018 90.03932)
+        (xy 49.617335 90.041181)
+        (xy 49.622964 90.041391)
+        (xy 49.625293 90.041832)
+        (xy 49.625737 90.041942)
+        (xy 49.626205 90.041986)
+        (xy 49.628538 90.042337)
+        (xy 49.633927 90.044)
+        (xy 49.691293 90.044)
+        (xy 49.694103 90.044052)
+        (xy 49.751386 90.046196)
+        (xy 49.756831 90.044736)
+        (xy 49.759173 90.044473)
+        (xy 49.767593 90.044)
+        (xy 50.058894 90.044)
+        (xy 50.087672 90.049724)
+        (xy 50.112067 90.066025)
+        (xy 50.165311 90.119269)
+        (xy 50.196106 90.13496)
+        (xy 50.269448 90.17233)
+        (xy 50.275668 90.175499)
+        (xy 50.281513 90.176424)
+        (xy 50.281514 90.176425)
+        (xy 50.287595 90.177388)
+        (xy 50.367226 90.19)
+        (xy 50.97582 90.19)
+        (xy 50.978774 90.19)
+        (xy 51.070332 90.175499)
+        (xy 51.180689 90.119269)
+        (xy 51.268269 90.031689)
+        (xy 51.324499 89.921332)
+        (xy 51.327284 89.903746)
+        (xy 51.6585 89.903746)
+        (xy 51.658962 89.909618)
+        (xy 51.672984 89.998151)
+        (xy 51.676597 90.009271)
+        (xy 51.730976 90.115994)
+        (xy 51.737851 90.125456)
+        (xy 51.822543 90.210148)
+        (xy 51.832005 90.217023)
+        (xy 51.938728 90.271402)
+        (xy 51.949848 90.275015)
+        (xy 52.038381 90.289037)
+        (xy 52.044254 90.2895)
+        (xy 52.187098 90.2895)
+        (xy 52.194907 90.287407)
+        (xy 52.197 90.279598)
+        (xy 52.451 90.279598)
+        (xy 52.453092 90.287407)
+        (xy 52.460902 90.2895)
+        (xy 52.603746 90.2895)
+        (xy 52.609618 90.289037)
+        (xy 52.698151 90.275015)
+        (xy 52.709271 90.271402)
+        (xy 52.815994 90.217023)
+        (xy 52.825456 90.210148)
+        (xy 52.910148 90.125456)
+        (xy 52.917023 90.115994)
+        (xy 52.971402 90.009271)
+        (xy 52.975015 89.998151)
+        (xy 52.989037 89.909618)
+        (xy 52.9895 89.903746)
+        (xy 52.9895 89.826779)
+        (xy 53.309501 89.826779)
+        (xy 53.309963 89.832654)
+        (xy 53.323057 89.915328)
+        (xy 53.326669 89.926447)
+        (xy 53.377452 90.026114)
+        (xy 53.38433 90.03558)
+        (xy 53.463419 90.114669)
+        (xy 53.472885 90.121547)
+        (xy 53.572551 90.17233)
+        (xy 53.583671 90.175943)
+        (xy 53.666346 90.189037)
+        (xy 53.672219 90.1895)
+        (xy 53.838098 90.1895)
+        (xy 53.845907 90.187407)
+        (xy 53.848 90.179598)
+        (xy 53.848 90.179597)
+        (xy 54.102 90.179597)
+        (xy 54.104092 90.187406)
+        (xy 54.111902 90.189499)
+        (xy 54.277779 90.189499)
+        (xy 54.283654 90.189036)
+        (xy 54.366328 90.175942)
+        (xy 54.377447 90.17233)
+        (xy 54.477114 90.121547)
+        (xy 54.48658 90.114669)
+        (xy 54.565669 90.03558)
+        (xy 54.572547 90.026114)
+        (xy 54.62333 89.926448)
+        (xy 54.626943 89.915328)
+        (xy 54.640037 89.832653)
+        (xy 54.6405 89.826781)
+        (xy 54.6405 89.826779)
+        (xy 54.960501 89.826779)
+        (xy 54.960963 89.832654)
+        (xy 54.974057 89.915328)
+        (xy 54.977669 89.926447)
+        (xy 55.028452 90.026114)
+        (xy 55.03533 90.03558)
+        (xy 55.114419 90.114669)
+        (xy 55.123885 90.121547)
+        (xy 55.223551 90.17233)
+        (xy 55.234671 90.175943)
+        (xy 55.317346 90.189037)
+        (xy 55.323219 90.1895)
+        (xy 55.489098 90.1895)
+        (xy 55.496907 90.187407)
+        (xy 55.499 90.179598)
+        (xy 55.499 89.735902)
+        (xy 55.496907 89.728092)
+        (xy 55.489098 89.726)
+        (xy 54.970403 89.726)
+        (xy 54.962593 89.728092)
+        (xy 54.960501 89.735902)
+        (xy 54.960501 89.826779)
+        (xy 54.6405 89.826779)
+        (xy 54.6405 89.735902)
+        (xy 54.638407 89.728092)
+        (xy 54.630598 89.726)
+        (xy 54.111902 89.726)
+        (xy 54.104092 89.728092)
+        (xy 54.102 89.735902)
+        (xy 54.102 90.179597)
+        (xy 53.848 90.179597)
+        (xy 53.848 89.735902)
+        (xy 53.845907 89.728092)
+        (xy 53.838098 89.726)
+        (xy 53.319403 89.726)
+        (xy 53.311593 89.728092)
+        (xy 53.309501 89.735902)
+        (xy 53.309501 89.826779)
+        (xy 52.9895 89.826779)
+        (xy 52.9895 89.785902)
+        (xy 52.987407 89.778092)
+        (xy 52.979598 89.776)
+        (xy 52.460902 89.776)
+        (xy 52.453092 89.778092)
+        (xy 52.451 89.785902)
+        (xy 52.451 90.279598)
+        (xy 52.197 90.279598)
+        (xy 52.197 89.785902)
+        (xy 52.194907 89.778092)
+        (xy 52.187098 89.776)
+        (xy 51.668402 89.776)
+        (xy 51.660592 89.778092)
+        (xy 51.6585 89.785902)
+        (xy 51.6585 89.903746)
+        (xy 51.327284 89.903746)
+        (xy 51.339 89.829774)
+        (xy 51.339 89.512098)
+        (xy 51.6585 89.512098)
+        (xy 51.660592 89.519907)
+        (xy 51.668402 89.522)
+        (xy 52.187098 89.522)
+        (xy 52.194907 89.519907)
+        (xy 52.197 89.512098)
+        (xy 52.451 89.512098)
+        (xy 52.453092 89.519907)
+        (xy 52.460902 89.522)
+        (xy 52.979598 89.522)
+        (xy 52.987407 89.519907)
+        (xy 52.9895 89.512098)
+        (xy 52.9895 89.462098)
+        (xy 53.3095 89.462098)
+        (xy 53.311592 89.469907)
+        (xy 53.319402 89.472)
+        (xy 53.838098 89.472)
+        (xy 53.845907 89.469907)
+        (xy 53.848 89.462098)
+        (xy 54.102 89.462098)
+        (xy 54.104092 89.469907)
+        (xy 54.111902 89.472)
+        (xy 54.630597 89.472)
+        (xy 54.638406 89.469907)
+        (xy 54.640499 89.462098)
+        (xy 54.9605 89.462098)
+        (xy 54.962592 89.469907)
+        (xy 54.970402 89.472)
+        (xy 55.489098 89.472)
+        (xy 55.496907 89.469907)
+        (xy 55.499 89.462098)
+        (xy 55.753 89.462098)
+        (xy 55.755092 89.469907)
+        (xy 55.762902 89.472)
+        (xy 56.281597 89.472)
+        (xy 56.289406 89.469907)
+        (xy 56.291499 89.462098)
+        (xy 56.291499 89.371221)
+        (xy 56.291036 89.365345)
+        (xy 56.277942 89.282671)
+        (xy 56.27433 89.271552)
+        (xy 56.223547 89.171885)
+        (xy 56.216669 89.162419)
+        (xy 56.13758 89.08333)
+        (xy 56.128114 89.076452)
+        (xy 56.028448 89.025669)
+        (xy 56.017328 89.022056)
+        (xy 55.934653 89.008962)
+        (xy 55.928781 89.0085)
+        (xy 55.762902 89.0085)
+        (xy 55.755092 89.010592)
+        (xy 55.753 89.018402)
+        (xy 55.753 89.462098)
+        (xy 55.499 89.462098)
+        (xy 55.499 89.018403)
+        (xy 55.496907 89.010593)
+        (xy 55.489098 89.008501)
+        (xy 55.323221 89.008501)
+        (xy 55.317345 89.008963)
+        (xy 55.234671 89.022057)
+        (xy 55.223552 89.025669)
+        (xy 55.123885 89.076452)
+        (xy 55.114419 89.08333)
+        (xy 55.03533 89.162419)
+        (xy 55.028452 89.171885)
+        (xy 54.977669 89.271551)
+        (xy 54.974056 89.282671)
+        (xy 54.960962 89.365346)
+        (xy 54.9605 89.371219)
+        (xy 54.9605 89.462098)
+        (xy 54.640499 89.462098)
+        (xy 54.640499 89.371221)
+        (xy 54.640036 89.365345)
+        (xy 54.626942 89.282671)
+        (xy 54.62333 89.271552)
+        (xy 54.572547 89.171885)
+        (xy 54.565669 89.162419)
+        (xy 54.48658 89.08333)
+        (xy 54.477114 89.076452)
+        (xy 54.377448 89.025669)
+        (xy 54.366328 89.022056)
+        (xy 54.283653 89.008962)
+        (xy 54.277781 89.0085)
+        (xy 54.111902 89.0085)
+        (xy 54.104092 89.010592)
+        (xy 54.102 89.018402)
+        (xy 54.102 89.462098)
+        (xy 53.848 89.462098)
+        (xy 53.848 89.018403)
+        (xy 53.845907 89.010593)
+        (xy 53.838098 89.008501)
+        (xy 53.672221 89.008501)
+        (xy 53.666345 89.008963)
+        (xy 53.583671 89.022057)
+        (xy 53.572552 89.025669)
+        (xy 53.472885 89.076452)
+        (xy 53.463419 89.08333)
+        (xy 53.38433 89.162419)
+        (xy 53.377452 89.171885)
+        (xy 53.326669 89.271551)
+        (xy 53.323056 89.282671)
+        (xy 53.309962 89.365346)
+        (xy 53.3095 89.371219)
+        (xy 53.3095 89.462098)
+        (xy 52.9895 89.462098)
+        (xy 52.9895 89.394254)
+        (xy 52.989037 89.388381)
+        (xy 52.975015 89.299848)
+        (xy 52.971402 89.288728)
+        (xy 52.917023 89.182005)
+        (xy 52.910148 89.172543)
+        (xy 52.825456 89.087851)
+        (xy 52.815994 89.080976)
+        (xy 52.709271 89.026597)
+        (xy 52.698151 89.022984)
+        (xy 52.609618 89.008962)
+        (xy 52.603746 89.0085)
+        (xy 52.460902 89.0085)
+        (xy 52.453092 89.010592)
+        (xy 52.451 89.018402)
+        (xy 52.451 89.512098)
+        (xy 52.197 89.512098)
+        (xy 52.197 89.018402)
+        (xy 52.194907 89.010592)
+        (xy 52.187098 89.0085)
+        (xy 52.044254 89.0085)
+        (xy 52.038381 89.008962)
+        (xy 51.949848 89.022984)
+        (xy 51.938728 89.026597)
+        (xy 51.832005 89.080976)
+        (xy 51.822543 89.087851)
+        (xy 51.737851 89.172543)
+        (xy 51.730976 89.182005)
+        (xy 51.676597 89.288728)
+        (xy 51.672984 89.299848)
+        (xy 51.658962 89.388381)
+        (xy 51.6585 89.394254)
+        (xy 51.6585 89.512098)
+        (xy 51.339 89.512098)
+        (xy 51.339 89.368226)
+        (xy 51.324499 89.276668)
+        (xy 51.320753 89.269317)
+        (xy 51.279188 89.187741)
+        (xy 51.268269 89.166311)
+        (xy 51.180689 89.078731)
+        (xy 51.172142 89.074376)
+        (xy 51.075605 89.025187)
+        (xy 51.0756 89.025185)
+        (xy 51.070332 89.022501)
+        (xy 51.06449 89.021575)
+        (xy 51.064485 89.021574)
+        (xy 50.981692 89.008462)
+        (xy 50.98169 89.008461)
+        (xy 50.978774 89.008)
+        (xy 50.367226 89.008)
+        (xy 50.36431 89.008461)
+        (xy 50.364307 89.008462)
+        (xy 50.281514 89.021574)
+        (xy 50.281507 89.021576)
+        (xy 50.275668 89.022501)
+        (xy 50.2704 89.025184)
+        (xy 50.270394 89.025187)
+        (xy 50.170587 89.076042)
+        (xy 50.170583 89.076044)
+        (xy 50.165311 89.078731)
+        (xy 50.161124 89.082917)
+        (xy 50.161121 89.08292)
+        (xy 50.112068 89.131974)
+        (xy 50.087672 89.148276)
+        (xy 50.058894 89.154)
+        (xy 49.916473 89.154)
+        (xy 49.887695 89.148276)
+        (xy 49.863299 89.131974)
+        (xy 49.481026 88.749701)
+        (xy 49.464724 88.725305)
+        (xy 49.459 88.696527)
+        (xy 49.459 88.150884)
+        (xy 49.459 88.147188)
+        (xy 49.447918 88.091475)
+        (xy 49.439366 88.078677)
+        (xy 49.409817 88.034454)
+        (xy 49.405703 88.028297)
+        (xy 49.399545 88.024182)
+        (xy 49.348683 87.990196)
+        (xy 49.34868 87.990194)
+        (xy 49.342525 87.986082)
+        (xy 49.335261 87.984637)
+        (xy 49.316602 87.980925)
+        (xy 49.286812 87.975)
+        (xy 48.249188 87.975)
+        (xy 48.245563 87.97572)
+        (xy 48.245563 87.975721)
+        (xy 48.200738 87.984637)
+        (xy 48.200736 87.984637)
+        (xy 48.193475 87.986082)
+        (xy 48.187321 87.990193)
+        (xy 48.187316 87.990196)
+        (xy 48.136454 88.024182)
+        (xy 48.136451 88.024184)
+        (xy 48.130297 88.028297)
+        (xy 48.126184 88.034451)
+        (xy 48.126182 88.034454)
+        (xy 48.092196 88.085316)
+        (xy 48.092193 88.085321)
+        (xy 48.088082 88.091475)
+        (xy 48.086637 88.098736)
+        (xy 48.086637 88.098738)
+        (xy 48.086474 88.099557)
+        (xy 48.077 88.147188)
+        (xy 48.077 89.184812)
+        (xy 47.509966 89.184812)
+        (xy 47.502499 89.137668)
+        (xy 47.496716 89.126319)
+        (xy 47.448957 89.032587)
+        (xy 47.446269 89.027311)
+        (xy 47.358689 88.939731)
+        (xy 47.348246 88.93441)
+        (xy 47.253605 88.886187)
+        (xy 47.2536 88.886185)
+        (xy 47.248332 88.883501)
+        (xy 47.24249 88.882575)
+        (xy 47.242485 88.882574)
+        (xy 47.159692 88.869462)
+        (xy 47.15969 88.869461)
+        (xy 47.156774 88.869)
+        (xy 46.695226 88.869)
+        (xy 46.69231 88.869461)
+        (xy 46.692307 88.869462)
+        (xy 46.609514 88.882574)
+        (xy 46.609507 88.882576)
+        (xy 46.603668 88.883501)
+        (xy 46.5984 88.886184)
+        (xy 46.598394 88.886187)
+        (xy 46.498587 88.937042)
+        (xy 46.498583 88.937044)
+        (xy 46.493311 88.939731)
+        (xy 46.489124 88.943917)
+        (xy 46.489121 88.94392)
+        (xy 46.40992 89.023121)
+        (xy 46.409917 89.023124)
+        (xy 46.405731 89.027311)
+        (xy 46.403044 89.032583)
+        (xy 46.403042 89.032587)
+        (xy 46.352187 89.132394)
+        (xy 46.352184 89.1324)
+        (xy 46.349501 89.137668)
+        (xy 46.348576 89.143507)
+        (xy 46.348574 89.143514)
+        (xy 46.335462 89.226307)
+        (xy 46.335 89.229226)
+        (xy 46.335 89.840774)
+        (xy 46.335461 89.84369)
+        (xy 46.335462 89.843692)
+        (xy 46.348574 89.926485)
+        (xy 46.348575 89.92649)
+        (xy 46.349501 89.932332)
+        (xy 46.352185 89.9376)
+        (xy 46.352187 89.937605)
+        (xy 46.402456 90.036261)
+        (xy 46.405731 90.042689)
+        (xy 46.40992 90.046878)
+        (xy 46.458974 90.095932)
+        (xy 46.475276 90.120328)
+        (xy 46.481 90.149106)
+        (xy 46.481 90.571894)
+        (xy 46.475276 90.600672)
+        (xy 46.458974 90.625068)
+        (xy 46.40992 90.674121)
+        (xy 46.409917 90.674124)
+        (xy 46.405731 90.678311)
+        (xy 46.403044 90.683583)
+        (xy 46.403042 90.683587)
+        (xy 46.352187 90.783394)
+        (xy 46.352184 90.7834)
+        (xy 46.349501 90.788668)
+        (xy 46.348576 90.794507)
+        (xy 46.348574 90.794514)
+        (xy 46.336026 90.873746)
+        (xy 46.335 90.880226)
+        (xy 46.335 91.491774)
+        (xy 46.335461 91.49469)
+        (xy 46.335462 91.494692)
+        (xy 46.348574 91.577485)
+        (xy 46.348575 91.57749)
+        (xy 46.349501 91.583332)
+        (xy 46.352185 91.5886)
+        (xy 46.352187 91.588605)
+        (xy 46.403042 91.688412)
+        (xy 46.405731 91.693689)
+        (xy 46.493311 91.781269)
+        (xy 46.526842 91.798354)
+        (xy 46.590571 91.830826)
+        (xy 46.603668 91.837499)
+        (xy 46.609513 91.838424)
+        (xy 46.609514 91.838425)
+        (xy 46.619453 91.839999)
+        (xy 46.695226 91.852)
+        (xy 47.15382 91.852)
+        (xy 47.156774 91.852)
+        (xy 47.248332 91.837499)
+        (xy 47.358689 91.781269)
+        (xy 47.446269 91.693689)
+        (xy 47.467479 91.65206)
+        (xy 47.495192 91.622081)
+        (xy 47.534484 91.611)
+        (xy 48.001937 91.611)
+        (xy 48.037386 91.61988)
+        (xy 48.064464 91.644422)
+        (xy 48.076775 91.678831)
+        (xy 48.077 91.681118)
+        (xy 48.077 91.684812)
+        (xy 48.077719 91.688428)
+        (xy 48.07772 91.688435)
+        (xy 48.086637 91.733261)
+        (xy 48.088082 91.740525)
+        (xy 48.092194 91.74668)
+        (xy 48.092196 91.746683)
+        (xy 48.123677 91.793796)
+        (xy 48.130297 91.803703)
+        (xy 48.136454 91.807817)
+        (xy 48.187316 91.841803)
+        (xy 48.187317 91.841803)
+        (xy 48.193475 91.845918)
+        (xy 48.249188 91.857)
+        (xy 48.252885 91.857)
+        (xy 48.255169 91.857225)
+        (xy 48.289578 91.869536)
+        (xy 48.31412 91.896614)
+        (xy 48.323 91.932063)
+        (xy 48.323 92.240527)
+        (xy 48.317276 92.269305)
+        (xy 48.300974 92.293701)
+        (xy 48.224701 92.369974)
+        (xy 48.200305 92.386276)
+        (xy 48.171527 92.392)
+        (xy 47.562917 92.392)
+        (xy 47.531137 92.384955)
+        (xy 47.479361 92.360812)
+        (xy 47.461619 92.352539)
+        (xy 47.455917 92.351788)
+        (xy 47.455916 92.351788)
+        (xy 47.414385 92.34632)
+        (xy 47.41438 92.346319)
+        (xy 47.411952 92.346)
+        (xy 45.682048 92.346)
+        (xy 45.67962 92.346319)
+        (xy 45.679614 92.34632)
+        (xy 45.638083 92.351788)
+        (xy 45.638081 92.351788)
+        (xy 45.632381 92.352539)
+        (xy 45.627174 92.354966)
+        (xy 45.627167 92.354969)
+        (xy 45.529354 92.40058)
+        (xy 45.529352 92.400581)
+        (xy 45.523393 92.40336)
+        (xy 45.518743 92.408009)
+        (xy 45.51874 92.408012)
+        (xy 45.443012 92.48374)
+        (xy 45.443009 92.483743)
+        (xy 45.43836 92.488393)
+        (xy 45.435581 92.494352)
+        (xy 45.43558 92.494354)
+        (xy 45.389969 92.592167)
+        (xy 45.389966 92.592174)
+        (xy 45.387539 92.597381)
+        (xy 45.386788 92.603081)
+        (xy 45.386788 92.603083)
+        (xy 45.381469 92.643487)
+        (xy 45.381 92.647048)
+        (xy 45.381 93.026952)
+        (xy 44.888277 93.026952)
+        (xy 44.658321 92.796996)
+        (xy 44.652701 92.790708)
+        (xy 44.632611 92.765516)
+        (xy 44.632608 92.765513)
+        (xy 44.629095 92.761108)
+        (xy 44.624438 92.757932)
+        (xy 44.624435 92.75793)
+        (xy 44.581731 92.728814)
+        (xy 44.57944 92.727188)
+        (xy 44.537822 92.696473)
+        (xy 44.537816 92.69647)
+        (xy 44.533284 92.693125)
+        (xy 44.527965 92.691263)
+        (xy 44.525862 92.690152)
+        (xy 44.525476 92.689919)
+        (xy 44.525052 92.689744)
+        (xy 44.522913 92.688714)
+        (xy 44.518259 92.685541)
+        (xy 44.512876 92.68388)
+        (xy 44.512875 92.68388)
+        (xy 44.463471 92.66864)
+        (xy 44.460802 92.667761)
+        (xy 44.411988 92.650681)
+        (xy 44.411984 92.65068)
+        (xy 44.406665 92.648819)
+        (xy 44.401031 92.648607)
+        (xy 44.398702 92.648167)
+        (xy 44.398256 92.648056)
+        (xy 44.397817 92.648015)
+        (xy 44.395451 92.647658)
+        (xy 44.390073 92.646)
+        (xy 44.384441 92.646)
+        (xy 44.349293 92.646)
+        (xy 44.31 92.634918)
+        (xy 44.282289 92.604939)
+        (xy 44.273958 92.588589)
+        (xy 44.271269 92.583311)
+        (xy 44.183689 92.495731)
+        (xy 44.178412 92.493042)
+        (xy 44.078605 92.442187)
+        (xy 44.0786 92.442185)
+        (xy 44.073332 92.439501)
+        (xy 44.06749 92.438575)
+        (xy 44.067485 92.438574)
+        (xy 43.984692 92.425462)
+        (xy 43.98469 92.425461)
+        (xy 43.981774 92.425)
+        (xy 43.97882 92.425)
+        (xy 43.841473 92.425)
+        (xy 43.812695 92.419276)
+        (xy 43.788299 92.402974)
+        (xy 43.343795 91.95847)
+        (xy 43.32229 91.914135)
+        (xy 43.33285 91.866005)
+        (xy 43.37094 91.834744)
+        (xy 43.420206 91.833776)
+        (xy 43.423394 91.834812)
+        (xy 43.428668 91.837499)
+        (xy 43.434513 91.838424)
+        (xy 43.434514 91.838425)
+        (xy 43.444453 91.839999)
+        (xy 43.520226 91.852)
+        (xy 43.97882 91.852)
+        (xy 43.981774 91.852)
+        (xy 44.073332 91.837499)
+        (xy 44.183689 91.781269)
+        (xy 44.271269 91.693689)
+        (xy 44.276859 91.682718)
+        (xy 44.282291 91.672059)
+        (xy 44.310003 91.642081)
+        (xy 44.349294 91.631)
+        (xy 44.677706 91.631)
+        (xy 44.716997 91.642081)
+        (xy 44.744709 91.672059)
+        (xy 44.75304 91.688409)
+        (xy 44.753042 91.688412)
+        (xy 44.755731 91.693689)
+        (xy 44.843311 91.781269)
+        (xy 44.876842 91.798354)
+        (xy 44.940571 91.830826)
+        (xy 44.953668 91.837499)
+        (xy 44.959513 91.838424)
+        (xy 44.959514 91.838425)
+        (xy 44.969453 91.839999)
+        (xy 45.045226 91.852)
+        (xy 45.50382 91.852)
+        (xy 45.506774 91.852)
+        (xy 45.598332 91.837499)
+        (xy 45.708689 91.781269)
+        (xy 45.796269 91.693689)
+        (xy 45.852499 91.583332)
+        (xy 45.867 91.491774)
+        (xy 45.867 90.880226)
+        (xy 45.852499 90.788668)
+        (xy 45.848936 90.781676)
+        (xy 45.805945 90.697301)
+        (xy 45.796269 90.678311)
+        (xy 45.743026 90.625068)
+        (xy 45.726724 90.600672)
+        (xy 45.721 90.571894)
+        (xy 45.721 90.149106)
+        (xy 45.726724 90.120328)
+        (xy 45.743026 90.095932)
+        (xy 45.767284 90.071674)
+        (xy 45.796269 90.042689)
+        (xy 45.852499 89.932332)
+        (xy 45.867 89.840774)
+        (xy 45.867 89.229226)
+        (xy 45.852499 89.137668)
+        (xy 45.846716 89.126319)
+        (xy 45.798957 89.032587)
+        (xy 45.796269 89.027311)
+        (xy 45.708689 88.939731)
+        (xy 45.698246 88.93441)
+        (xy 45.603605 88.886187)
+        (xy 45.6036 88.886185)
+        (xy 45.598332 88.883501)
+        (xy 45.59249 88.882575)
+        (xy 45.592485 88.882574)
+        (xy 45.509692 88.869462)
+        (xy 45.50969 88.869461)
+        (xy 45.506774 88.869)
+        (xy 45.045226 88.869)
+        (xy 45.04231 88.869461)
+        (xy 45.042307 88.869462)
+        (xy 44.959514 88.882574)
+        (xy 44.959507 88.882576)
+        (xy 44.953668 88.883501)
+        (xy 44.9484 88.886184)
+        (xy 44.948394 88.886187)
+        (xy 44.848587 88.937042)
+        (xy 44.848583 88.937044)
+        (xy 44.843311 88.939731)
+        (xy 44.839124 88.943917)
+        (xy 44.839121 88.94392)
+        (xy 44.75992 89.023121)
+        (xy 44.759917 89.023124)
+        (xy 44.755731 89.027311)
+        (xy 44.753044 89.032583)
+        (xy 44.753042 89.032587)
+        (xy 44.702187 89.132394)
+        (xy 44.702184 89.1324)
+        (xy 44.699501 89.137668)
+        (xy 44.698576 89.143507)
+        (xy 44.698574 89.143514)
+        (xy 44.685462 89.226307)
+        (xy 44.685 89.229226)
+        (xy 44.685 89.840774)
+        (xy 44.685461 89.84369)
+        (xy 44.685462 89.843692)
+        (xy 44.698574 89.926485)
+        (xy 44.698575 89.92649)
+        (xy 44.699501 89.932332)
+        (xy 44.702185 89.9376)
+        (xy 44.702187 89.937605)
+        (xy 44.752456 90.036261)
+        (xy 44.755731 90.042689)
+        (xy 44.75992 90.046878)
+        (xy 44.808974 90.095932)
+        (xy 44.825276 90.120328)
+        (xy 44.831 90.149106)
+        (xy 44.831 90.571894)
+        (xy 44.825276 90.600672)
+        (xy 44.808974 90.625068)
+        (xy 44.75992 90.674121)
+        (xy 44.759917 90.674124)
+        (xy 44.755731 90.678311)
+        (xy 44.753043 90.683584)
+        (xy 44.75304 90.68359)
+        (xy 44.744709 90.699941)
+        (xy 44.716997 90.729919)
+        (xy 44.677706 90.741)
+        (xy 44.349294 90.741)
+        (xy 44.310003 90.729919)
+        (xy 44.282291 90.699941)
+        (xy 44.273959 90.68359)
+        (xy 44.273957 90.683587)
+        (xy 44.271269 90.678311)
+        (xy 44.218026 90.625068)
+        (xy 44.201724 90.600672)
+        (xy 44.196 90.571894)
+        (xy 44.196 90.149106)
+        (xy 44.201724 90.120328)
+        (xy 44.218026 90.095932)
+        (xy 44.242284 90.071674)
+        (xy 44.271269 90.042689)
+        (xy 44.327499 89.932332)
+        (xy 44.342 89.840774)
+        (xy 44.342 89.229226)
+        (xy 44.327499 89.137668)
+        (xy 44.321716 89.126319)
+        (xy 44.273957 89.032587)
+        (xy 44.271269 89.027311)
+        (xy 44.183689 88.939731)
+        (xy 44.173246 88.93441)
+        (xy 44.078605 88.886187)
+        (xy 44.0786 88.886185)
+        (xy 44.073332 88.883501)
+        (xy 44.06749 88.882575)
+        (xy 44.067485 88.882574)
+        (xy 43.984692 88.869462)
+        (xy 43.98469 88.869461)
+        (xy 43.981774 88.869)
+        (xy 43.520226 88.869)
+        (xy 43.51731 88.869461)
+        (xy 43.517307 88.869462)
+        (xy 43.434514 88.882574)
+        (xy 43.434507 88.882576)
+        (xy 43.428668 88.883501)
+        (xy 43.4234 88.886184)
+        (xy 43.423394 88.886187)
+        (xy 43.323587 88.937042)
+        (xy 43.323583 88.937044)
+        (xy 43.318311 88.939731)
+        (xy 43.314124 88.943917)
+        (xy 43.314121 88.94392)
+        (xy 43.23492 89.023121)
+        (xy 43.234917 89.023124)
+        (xy 43.230731 89.027311)
+        (xy 43.228044 89.032583)
+        (xy 43.228042 89.032587)
+        (xy 43.177187 89.132394)
+        (xy 43.177184 89.1324)
+        (xy 43.174501 89.137668)
+        (xy 43.173576 89.143507)
+        (xy 43.173574 89.143514)
+        (xy 43.160462 89.226307)
+        (xy 43.16 89.229226)
+        (xy 43.16 89.840774)
+        (xy 43.160461 89.84369)
+        (xy 43.160462 89.843692)
+        (xy 43.173574 89.926485)
+        (xy 43.173575 89.92649)
+        (xy 43.174501 89.932332)
+        (xy 43.177185 89.9376)
+        (xy 43.177187 89.937605)
+        (xy 43.227456 90.036261)
+        (xy 43.230731 90.042689)
+        (xy 43.23492 90.046878)
+        (xy 43.283974 90.095932)
+        (xy 43.300276 90.120328)
+        (xy 43.306 90.149106)
+        (xy 43.306 90.571894)
+        (xy 43.300276 90.600672)
+        (xy 43.283974 90.625068)
+        (xy 43.23492 90.674121)
+        (xy 43.234917 90.674124)
+        (xy 43.230731 90.678311)
+        (xy 43.228044 90.683583)
+        (xy 43.228042 90.683587)
+        (xy 43.177187 90.783394)
+        (xy 43.177184 90.7834)
+        (xy 43.174501 90.788668)
+        (xy 43.173576 90.794507)
+        (xy 43.173574 90.794514)
+        (xy 43.161026 90.873746)
+        (xy 43.16 90.880226)
+        (xy 43.16 91.491774)
+        (xy 43.160461 91.49469)
+        (xy 43.160462 91.494692)
+        (xy 43.173575 91.57749)
+        (xy 43.173576 91.577494)
+        (xy 43.174501 91.583332)
+        (xy 43.177184 91.588598)
+        (xy 43.178223 91.591795)
+        (xy 43.177254 91.64106)
+        (xy 43.145994 91.679149)
+        (xy 43.097863 91.689709)
+        (xy 43.053529 91.668204)
+        (xy 42.714026 91.328701)
+        (xy 42.697724 91.304305)
+        (xy 42.692 91.275527)
+        (xy 42.692 90.88318)
+        (xy 42.692 90.880226)
+        (xy 42.677499 90.788668)
+        (xy 42.673936 90.781676)
+        (xy 42.630945 90.697301)
+        (xy 42.621269 90.678311)
+        (xy 42.568026 90.625068)
+        (xy 42.551724 90.600672)
+        (xy 42.546 90.571894)
+        (xy 42.546 90.149106)
+        (xy 42.551724 90.120328)
+        (xy 42.568026 90.095932)
+        (xy 42.592284 90.071674)
+        (xy 42.621269 90.042689)
+        (xy 42.677499 89.932332)
+        (xy 42.692 89.840774)
+        (xy 42.692 89.229226)
+        (xy 42.677499 89.137668)
+        (xy 42.671716 89.126319)
+        (xy 42.623957 89.032587)
+        (xy 42.621269 89.027311)
+        (xy 42.533689 88.939731)
+        (xy 42.523246 88.93441)
+        (xy 42.428605 88.886187)
+        (xy 42.4286 88.886185)
+        (xy 42.423332 88.883501)
+        (xy 42.41749 88.882575)
+        (xy 42.417485 88.882574)
+        (xy 42.334692 88.869462)
+        (xy 42.33469 88.869461)
+        (xy 42.331774 88.869)
+        (xy 41.870226 88.869)
+        (xy 41.86731 88.869461)
+        (xy 41.867307 88.869462)
+        (xy 41.784514 88.882574)
+        (xy 41.784507 88.882576)
+        (xy 41.778668 88.883501)
+        (xy 41.7734 88.886184)
+        (xy 41.773394 88.886187)
+        (xy 41.673587 88.937042)
+        (xy 41.673583 88.937044)
+        (xy 41.668311 88.939731)
+        (xy 41.664124 88.943917)
+        (xy 41.664121 88.94392)
+        (xy 41.58492 89.023121)
+        (xy 41.584917 89.023124)
+        (xy 41.580731 89.027311)
+        (xy 41.578044 89.032583)
+        (xy 41.578042 89.032587)
+        (xy 41.527187 89.132394)
+        (xy 41.527184 89.1324)
+        (xy 41.524501 89.137668)
+        (xy 41.523576 89.143507)
+        (xy 41.523574 89.143514)
+        (xy 41.510462 89.226307)
+        (xy 41.51 89.229226)
+        (xy 41.51 89.840774)
+        (xy 41.510461 89.84369)
+        (xy 41.510462 89.843692)
+        (xy 41.523574 89.926485)
+        (xy 41.523575 89.92649)
+        (xy 41.524501 89.932332)
+        (xy 41.527185 89.9376)
+        (xy 41.527187 89.937605)
+        (xy 41.577456 90.036261)
+        (xy 41.580731 90.042689)
+        (xy 41.58492 90.046878)
+        (xy 41.633974 90.095932)
+        (xy 41.650276 90.120328)
+        (xy 41.656 90.149106)
+        (xy 41.656 90.571894)
+        (xy 41.650276 90.600672)
+        (xy 41.633974 90.625068)
+        (xy 41.58492 90.674121)
+        (xy 41.584917 90.674124)
+        (xy 41.580731 90.678311)
+        (xy 41.578044 90.683583)
+        (xy 41.578042 90.683587)
+        (xy 41.527187 90.783394)
+        (xy 41.527184 90.7834)
+        (xy 41.524501 90.788668)
+        (xy 41.523576 90.794507)
+        (xy 41.523574 90.794514)
+        (xy 41.511026 90.873746)
+        (xy 41.51 90.880226)
+        (xy 41.51 91.491774)
+        (xy 41.510461 91.49469)
+        (xy 41.510462 91.494692)
+        (xy 41.523574 91.577485)
+        (xy 41.523575 91.57749)
+        (xy 41.524501 91.583332)
+        (xy 41.527185 91.5886)
+        (xy 41.527187 91.588605)
+        (xy 41.578042 91.688412)
+        (xy 41.580731 91.693689)
+        (xy 41.668311 91.781269)
+        (xy 41.701842 91.798354)
+        (xy 41.765571 91.830826)
+        (xy 41.778668 91.837499)
+        (xy 41.784513 91.838424)
+        (xy 41.784514 91.838425)
+        (xy 41.794453 91.839999)
+        (xy 41.870226 91.852)
+        (xy 41.947527 91.852)
+        (xy 41.976305 91.857724)
+        (xy 42.000701 91.874026)
+        (xy 42.429404 92.302729)
+        (xy 42.450504 92.344139)
+        (xy 42.443234 92.390042)
+        (xy 42.410371 92.422906)
+        (xy 42.364468 92.430177)
+        (xy 42.334697 92.425462)
+        (xy 42.334685 92.425461)
+        (xy 42.331774 92.425)
+        (xy 41.870226 92.425)
+        (xy 41.86731 92.425461)
+        (xy 41.867307 92.425462)
+        (xy 41.784514 92.438574)
+        (xy 41.784507 92.438576)
+        (xy 41.778668 92.439501)
+        (xy 41.7734 92.442184)
+        (xy 41.773394 92.442187)
+        (xy 41.673587 92.493042)
+        (xy 41.673583 92.493044)
+        (xy 41.668311 92.495731)
+        (xy 41.664124 92.499917)
+        (xy 41.664121 92.49992)
+        (xy 41.58492 92.579121)
+        (xy 41.584917 92.579124)
+        (xy 41.580731 92.583311)
+        (xy 41.578043 92.588584)
+        (xy 41.57804 92.58859)
+        (xy 41.569709 92.604941)
+        (xy 41.541997 92.634919)
+        (xy 41.502706 92.646)
+        (xy 41.079609 92.646)
+        (xy 41.062876 92.644114)
+        (xy 41.05463 92.642232)
+        (xy 41.049009 92.642653)
+        (xy 41.049007 92.642653)
+        (xy 41.007153 92.64579)
+        (xy 41.001533 92.646)
+        (xy 40.704917 92.646)
+        (xy 40.673137 92.638955)
+        (xy 40.638983 92.623029)
+        (xy 40.603619 92.606539)
+        (xy 40.597917 92.605788)
+        (xy 40.597916 92.605788)
+        (xy 40.556385 92.60032)
+        (xy 40.55638 92.600319)
+        (xy 40.553952 92.6)
+        (xy 39.401873 92.6)
+        (xy 39.360095 92.587327)
+        (xy 39.332398 92.55358)
+        (xy 39.328117 92.510132)
+        (xy 39.348696 92.471628)
+        (xy 39.352124 92.4682)
+        (xy 39.357821 92.462502)
+        (xy 39.359766 92.460628)
+        (xy 39.401844 92.421587)
+        (xy 39.404664 92.4167)
+        (xy 39.406137 92.414854)
+        (xy 39.41175 92.408573)
+        (xy 39.664014 92.156309)
+        (xy 39.670283 92.150706)
+        (xy 39.699892 92.127095)
+        (xy 39.732182 92.079731)
+        (xy 39.733811 92.077437)
+        (xy 39.764525 92.035823)
+        (xy 39.764525 92.035822)
+        (xy 39.767875 92.031284)
+        (xy 39.769737 92.025959)
+        (xy 39.770843 92.023868)
+        (xy 39.77108 92.023474)
+        (xy 39.771264 92.023031)
+        (xy 39.77228 92.02092)
+        (xy 39.775459 92.016259)
+        (xy 39.792383 91.961389)
+        (xy 39.793227 91.958825)
+        (xy 39.81218 91.904665)
+        (xy 39.81239 91.899027)
+        (xy 39.812827 91.896722)
+        (xy 39.812941 91.89626)
+        (xy 39.812984 91.895807)
+        (xy 39.813337 91.893461)
+        (xy 39.815 91.888073)
+        (xy 39.815 91.830697)
+        (xy 39.815053 91.827885)
+        (xy 39.815898 91.80529)
+        (xy 39.817196 91.770614)
+        (xy 39.815736 91.765168)
+        (xy 39.815473 91.762827)
+        (xy 39.815 91.754407)
+        (xy 39.815 88.2772)
+        (xy 39.825075 88.2396)
+        (xy 39.8526 88.212075)
+        (xy 39.8902 88.202)
+        (xy 46.99812 88.202)
+        (xy 47.02936 88.208796)
+        (xy 47.031394 88.209724)
+        (xy 47.035919 88.212633)
+        (xy 47.172715 88.2528)
+        (xy 47.309904 88.2528)
+        (xy 47.315285 88.2528)
+        (xy 47.452081 88.212633)
+        (xy 47.572018 88.135553)
+        (xy 47.665382 88.027806)
+        (xy 47.724608 87.898119)
+        (xy 47.744898 87.757)
+        (xy 47.724608 87.615881)
+        (xy 47.665382 87.486194)
+        (xy 47.572018 87.378447)
+        (xy 47.567496 87.375541)
+        (xy 47.567494 87.375539)
+        (xy 47.553915 87.366812)
+        (xy 48.077 87.366812)
+        (xy 48.088082 87.422525)
+        (xy 48.092194 87.42868)
+        (xy 48.092196 87.428683)
+        (xy 48.126182 87.479545)
+        (xy 48.130297 87.485703)
+        (xy 48.136454 87.489817)
+        (xy 48.187316 87.523803)
+        (xy 48.187317 87.523803)
+        (xy 48.193475 87.527918)
+        (xy 48.249188 87.539)
+        (xy 49.283116 87.539)
+        (xy 49.286812 87.539)
+        (xy 49.342525 87.527918)
+        (xy 49.405703 87.485703)
+        (xy 49.447918 87.422525)
+        (xy 49.459 87.366812)
+        (xy 49.459 86.817473)
+        (xy 49.464724 86.788695)
+        (xy 49.481026 86.764299)
+        (xy 49.8633 86.382026)
+        (xy 49.887696 86.365724)
+        (xy 49.916474 86.36)
+        (xy 50.058894 86.36)
+        (xy 50.087672 86.365724)
+        (xy 50.112068 86.382026)
+        (xy 50.165311 86.435269)
+        (xy 50.222311 86.464312)
+        (xy 50.269448 86.48833)
+        (xy 50.275668 86.491499)
+        (xy 50.281513 86.492424)
+        (xy 50.281514 86.492425)
+        (xy 50.29273 86.494201)
+        (xy 50.367226 86.506)
+        (xy 50.97582 86.506)
+        (xy 50.978774 86.506)
+        (xy 51.070332 86.491499)
+        (xy 51.180689 86.435269)
+        (xy 51.268269 86.347689)
+        (xy 51.324499 86.237332)
+        (xy 51.339 86.145774)
+        (xy 51.339 86.119746)
+        (xy 51.6585 86.119746)
+        (xy 51.658962 86.125618)
+        (xy 51.672984 86.214151)
+        (xy 51.676597 86.225271)
+        (xy 51.730976 86.331994)
+        (xy 51.737851 86.341456)
+        (xy 51.822543 86.426148)
+        (xy 51.832005 86.433023)
+        (xy 51.938728 86.487402)
+        (xy 51.949848 86.491015)
+        (xy 52.038381 86.505037)
+        (xy 52.044254 86.5055)
+        (xy 52.187098 86.5055)
+        (xy 52.194907 86.503407)
+        (xy 52.197 86.495598)
+        (xy 52.451 86.495598)
+        (xy 52.453092 86.503407)
+        (xy 52.460902 86.5055)
+        (xy 52.603746 86.5055)
+        (xy 52.609618 86.505037)
+        (xy 52.698151 86.491015)
+        (xy 52.709271 86.487402)
+        (xy 52.815994 86.433023)
+        (xy 52.825456 86.426148)
+        (xy 52.910148 86.341456)
+        (xy 52.917023 86.331994)
+        (xy 52.971402 86.225271)
+        (xy 52.975015 86.214151)
+        (xy 52.986319 86.142779)
+        (xy 53.309501 86.142779)
+        (xy 53.309963 86.148654)
+        (xy 53.323057 86.231328)
+        (xy 53.326669 86.242447)
+        (xy 53.377452 86.342114)
+        (xy 53.38433 86.35158)
+        (xy 53.463419 86.430669)
+        (xy 53.472885 86.437547)
+        (xy 53.572551 86.48833)
+        (xy 53.583671 86.491943)
+        (xy 53.666346 86.505037)
+        (xy 53.672219 86.5055)
+        (xy 53.838098 86.5055)
+        (xy 53.845907 86.503407)
+        (xy 53.848 86.495598)
+        (xy 53.848 86.495597)
+        (xy 54.102 86.495597)
+        (xy 54.104092 86.503406)
+        (xy 54.111902 86.505499)
+        (xy 54.277779 86.505499)
+        (xy 54.283654 86.505036)
+        (xy 54.366328 86.491942)
+        (xy 54.377447 86.48833)
+        (xy 54.477114 86.437547)
+        (xy 54.48658 86.430669)
+        (xy 54.565669 86.35158)
+        (xy 54.572547 86.342114)
+        (xy 54.62333 86.242448)
+        (xy 54.626943 86.231328)
+        (xy 54.640037 86.148653)
+        (xy 54.6405 86.142781)
+        (xy 54.6405 86.142779)
+        (xy 54.960501 86.142779)
+        (xy 54.960963 86.148654)
+        (xy 54.974057 86.231328)
+        (xy 54.977669 86.242447)
+        (xy 55.028452 86.342114)
+        (xy 55.03533 86.35158)
+        (xy 55.114419 86.430669)
+        (xy 55.123885 86.437547)
+        (xy 55.223551 86.48833)
+        (xy 55.234671 86.491943)
+        (xy 55.317346 86.505037)
+        (xy 55.323219 86.5055)
+        (xy 55.489098 86.5055)
+        (xy 55.496907 86.503407)
+        (xy 55.499 86.495598)
+        (xy 55.499 86.495597)
+        (xy 55.753 86.495597)
+        (xy 55.755092 86.503406)
+        (xy 55.762902 86.505499)
+        (xy 55.928779 86.505499)
+        (xy 55.934654 86.505036)
+        (xy 56.017328 86.491942)
+        (xy 56.028447 86.48833)
+        (xy 56.128114 86.437547)
+        (xy 56.13758 86.430669)
+        (xy 56.216669 86.35158)
+        (xy 56.223547 86.342114)
+        (xy 56.27433 86.242448)
+        (xy 56.277943 86.231328)
+        (xy 56.291037 86.148653)
+        (xy 56.2915 86.142781)
+        (xy 56.2915 86.051902)
+        (xy 56.289407 86.044092)
+        (xy 56.281598 86.042)
+        (xy 55.762902 86.042)
+        (xy 55.755092 86.044092)
+        (xy 55.753 86.051902)
+        (xy 55.753 86.495597)
+        (xy 55.499 86.495597)
+        (xy 55.499 86.051902)
+        (xy 55.496907 86.044092)
+        (xy 55.489098 86.042)
+        (xy 54.970403 86.042)
+        (xy 54.962593 86.044092)
+        (xy 54.960501 86.051902)
+        (xy 54.960501 86.142779)
+        (xy 54.6405 86.142779)
+        (xy 54.6405 86.051902)
+        (xy 54.638407 86.044092)
+        (xy 54.630598 86.042)
+        (xy 54.111902 86.042)
+        (xy 54.104092 86.044092)
+        (xy 54.102 86.051902)
+        (xy 54.102 86.495597)
+        (xy 53.848 86.495597)
+        (xy 53.848 86.051902)
+        (xy 53.845907 86.044092)
+        (xy 53.838098 86.042)
+        (xy 53.319403 86.042)
+        (xy 53.311593 86.044092)
+        (xy 53.309501 86.051902)
+        (xy 53.309501 86.142779)
+        (xy 52.986319 86.142779)
+        (xy 52.989037 86.125618)
+        (xy 52.9895 86.119746)
+        (xy 52.9895 86.001902)
+        (xy 52.987407 85.994092)
+        (xy 52.979598 85.992)
+        (xy 52.460902 85.992)
+        (xy 52.453092 85.994092)
+        (xy 52.451 86.001902)
+        (xy 52.451 86.495598)
+        (xy 52.197 86.495598)
+        (xy 52.197 86.001902)
+        (xy 52.194907 85.994092)
+        (xy 52.187098 85.992)
+        (xy 51.668402 85.992)
+        (xy 51.660592 85.994092)
+        (xy 51.6585 86.001902)
+        (xy 51.6585 86.119746)
+        (xy 51.339 86.119746)
+        (xy 51.339 85.778098)
+        (xy 53.3095 85.778098)
+        (xy 53.311592 85.785907)
+        (xy 53.319402 85.788)
+        (xy 53.838098 85.788)
+        (xy 53.845907 85.785907)
+        (xy 53.848 85.778098)
+        (xy 54.102 85.778098)
+        (xy 54.104092 85.785907)
+        (xy 54.111902 85.788)
+        (xy 54.630597 85.788)
+        (xy 54.638406 85.785907)
+        (xy 54.640499 85.778098)
+        (xy 54.9605 85.778098)
+        (xy 54.962592 85.785907)
+        (xy 54.970402 85.788)
+        (xy 55.489098 85.788)
+        (xy 55.496907 85.785907)
+        (xy 55.499 85.778098)
+        (xy 55.753 85.778098)
+        (xy 55.755092 85.785907)
+        (xy 55.762902 85.788)
+        (xy 56.281597 85.788)
+        (xy 56.289406 85.785907)
+        (xy 56.291499 85.778098)
+        (xy 56.291499 85.687221)
+        (xy 56.291036 85.681345)
+        (xy 56.277942 85.598671)
+        (xy 56.27433 85.587552)
+        (xy 56.223547 85.487885)
+        (xy 56.216669 85.478419)
+        (xy 56.13758 85.39933)
+        (xy 56.128114 85.392452)
+        (xy 56.028448 85.341669)
+        (xy 56.017328 85.338056)
+        (xy 55.934653 85.324962)
+        (xy 55.928781 85.3245)
+        (xy 55.762902 85.3245)
+        (xy 55.755092 85.326592)
+        (xy 55.753 85.334402)
+        (xy 55.753 85.778098)
+        (xy 55.499 85.778098)
+        (xy 55.499 85.334403)
+        (xy 55.496907 85.326593)
+        (xy 55.489098 85.324501)
+        (xy 55.323221 85.324501)
+        (xy 55.317345 85.324963)
+        (xy 55.234671 85.338057)
+        (xy 55.223552 85.341669)
+        (xy 55.123885 85.392452)
+        (xy 55.114419 85.39933)
+        (xy 55.03533 85.478419)
+        (xy 55.028452 85.487885)
+        (xy 54.977669 85.587551)
+        (xy 54.974056 85.598671)
+        (xy 54.960962 85.681346)
+        (xy 54.9605 85.687219)
+        (xy 54.9605 85.778098)
+        (xy 54.640499 85.778098)
+        (xy 54.640499 85.687221)
+        (xy 54.640036 85.681345)
+        (xy 54.626942 85.598671)
+        (xy 54.62333 85.587552)
+        (xy 54.572547 85.487885)
+        (xy 54.565669 85.478419)
+        (xy 54.48658 85.39933)
+        (xy 54.477114 85.392452)
+        (xy 54.377448 85.341669)
+        (xy 54.366328 85.338056)
+        (xy 54.283653 85.324962)
+        (xy 54.277781 85.3245)
+        (xy 54.111902 85.3245)
+        (xy 54.104092 85.326592)
+        (xy 54.102 85.334402)
+        (xy 54.102 85.778098)
+        (xy 53.848 85.778098)
+        (xy 53.848 85.334403)
+        (xy 53.845907 85.326593)
+        (xy 53.838098 85.324501)
+        (xy 53.672221 85.324501)
+        (xy 53.666345 85.324963)
+        (xy 53.583671 85.338057)
+        (xy 53.572552 85.341669)
+        (xy 53.472885 85.392452)
+        (xy 53.463419 85.39933)
+        (xy 53.38433 85.478419)
+        (xy 53.377452 85.487885)
+        (xy 53.326669 85.587551)
+        (xy 53.323056 85.598671)
+        (xy 53.309962 85.681346)
+        (xy 53.3095 85.687219)
+        (xy 53.3095 85.778098)
+        (xy 51.339 85.778098)
+        (xy 51.339 85.728098)
+        (xy 51.6585 85.728098)
+        (xy 51.660592 85.735907)
+        (xy 51.668402 85.738)
+        (xy 52.187098 85.738)
+        (xy 52.194907 85.735907)
+        (xy 52.197 85.728098)
+        (xy 52.451 85.728098)
+        (xy 52.453092 85.735907)
+        (xy 52.460902 85.738)
+        (xy 52.979598 85.738)
+        (xy 52.987407 85.735907)
+        (xy 52.9895 85.728098)
+        (xy 52.9895 85.610254)
+        (xy 52.989037 85.604381)
+        (xy 52.975015 85.515848)
+        (xy 52.971402 85.504728)
+        (xy 52.917023 85.398005)
+        (xy 52.910148 85.388543)
+        (xy 52.825456 85.303851)
+        (xy 52.815994 85.296976)
+        (xy 52.709271 85.242597)
+        (xy 52.698151 85.238984)
+        (xy 52.609618 85.224962)
+        (xy 52.603746 85.2245)
+        (xy 52.460902 85.2245)
+        (xy 52.453092 85.226592)
+        (xy 52.451 85.234402)
+        (xy 52.451 85.728098)
+        (xy 52.197 85.728098)
+        (xy 52.197 85.234402)
+        (xy 52.194907 85.226592)
+        (xy 52.187098 85.2245)
+        (xy 52.044254 85.2245)
+        (xy 52.038381 85.224962)
+        (xy 51.949848 85.238984)
+        (xy 51.938728 85.242597)
+        (xy 51.832005 85.296976)
+        (xy 51.822543 85.303851)
+        (xy 51.737851 85.388543)
+        (xy 51.730976 85.398005)
+        (xy 51.676597 85.504728)
+        (xy 51.672984 85.515848)
+        (xy 51.658962 85.604381)
+        (xy 51.6585 85.610254)
+        (xy 51.6585 85.728098)
+        (xy 51.339 85.728098)
+        (xy 51.339 85.684226)
+        (xy 51.324499 85.592668)
+        (xy 51.320959 85.585721)
+        (xy 51.270957 85.487587)
+        (xy 51.268269 85.482311)
+        (xy 51.180689 85.394731)
+        (xy 51.175412 85.392042)
+        (xy 51.075605 85.341187)
+        (xy 51.0756 85.341185)
+        (xy 51.070332 85.338501)
+        (xy 51.06449 85.337575)
+        (xy 51.064485 85.337574)
+        (xy 50.981692 85.324462)
+        (xy 50.98169 85.324461)
+        (xy 50.978774 85.324)
+        (xy 50.367226 85.324)
+        (xy 50.36431 85.324461)
+        (xy 50.364307 85.324462)
+        (xy 50.281514 85.337574)
+        (xy 50.281507 85.337576)
+        (xy 50.275668 85.338501)
+        (xy 50.2704 85.341184)
+        (xy 50.270394 85.341187)
+        (xy 50.170587 85.392042)
+        (xy 50.170583 85.392044)
+        (xy 50.165311 85.394731)
+        (xy 50.161124 85.398917)
+        (xy 50.161121 85.39892)
+        (xy 50.112068 85.447974)
+        (xy 50.087672 85.464276)
+        (xy 50.058894 85.47)
+        (xy 49.730207 85.47)
+        (xy 49.721788 85.469527)
+        (xy 49.68977 85.465919)
+        (xy 49.689765 85.465919)
+        (xy 49.684173 85.465289)
+        (xy 49.678639 85.466335)
+        (xy 49.678636 85.466336)
+        (xy 49.627837 85.475947)
+        (xy 49.625067 85.476418)
+        (xy 49.573924 85.484127)
+        (xy 49.573922 85.484127)
+        (xy 49.568353 85.484967)
+        (xy 49.563279 85.487409)
+        (xy 49.560993 85.488115)
+        (xy 49.560563 85.488221)
+        (xy 49.560138 85.488398)
+        (xy 49.557901 85.48918)
+        (xy 49.552366 85.490228)
+        (xy 49.547391 85.492857)
+        (xy 49.547383 85.49286)
+        (xy 49.501653 85.517028)
+        (xy 49.499147 85.518293)
+        (xy 49.452565 85.540727)
+        (xy 49.452562 85.540728)
+        (xy 49.447491 85.543171)
+        (xy 49.443363 85.546999)
+        (xy 49.441392 85.548344)
+        (xy 49.441007 85.548575)
+        (xy 49.44067 85.548855)
+        (xy 49.438738 85.55028)
+        (xy 49.433765 85.55291)
+        (xy 49.429785 85.556889)
+        (xy 49.429782 85.556892)
+        (xy 49.393213 85.59346)
+        (xy 49.391191 85.595408)
+        (xy 49.353281 85.630584)
+        (xy 49.353276 85.630589)
+        (xy 49.349156 85.634413)
+        (xy 49.346343 85.639283)
+        (xy 49.344856 85.641149)
+        (xy 49.339239 85.647434)
+        (xy 48.851698 86.134976)
+        (xy 48.827305 86.151276)
+        (xy 48.798527 86.157)
+        (xy 48.249188 86.157)
+        (xy 48.245563 86.15772)
+        (xy 48.245563 86.157721)
+        (xy 48.200738 86.166637)
+        (xy 48.200736 86.166637)
+        (xy 48.193475 86.168082)
+        (xy 48.187321 86.172193)
+        (xy 48.187316 86.172196)
+        (xy 48.136454 86.206182)
+        (xy 48.136451 86.206184)
+        (xy 48.130297 86.210297)
+        (xy 48.126184 86.216451)
+        (xy 48.126182 86.216454)
+        (xy 48.092196 86.267316)
+        (xy 48.092193 86.267321)
+        (xy 48.088082 86.273475)
+        (xy 48.086637 86.280736)
+        (xy 48.086637 86.280738)
+        (xy 48.079581 86.316211)
+        (xy 48.077 86.329188)
+        (xy 48.077 87.366812)
+        (xy 47.553915 87.366812)
+        (xy 47.456602 87.304272)
+        (xy 47.456599 87.30427)
+        (xy 47.452081 87.301367)
+        (xy 47.446925 87.299853)
+        (xy 47.446923 87.299852)
+        (xy 47.320447 87.262715)
+        (xy 47.320442 87.262714)
+        (xy 47.315285 87.2612)
+        (xy 47.172715 87.2612)
+        (xy 47.167558 87.262714)
+        (xy 47.167552 87.262715)
+        (xy 47.041079 87.299851)
+        (xy 47.041073 87.299853)
+        (xy 47.035919 87.301367)
+        (xy 47.031394 87.304274)
+        (xy 47.02936 87.305204)
+        (xy 46.99812 87.312)
+        (xy 39.61588 87.312)
+        (xy 39.58464 87.305204)
+        (xy 39.582605 87.304274)
+        (xy 39.578081 87.301367)
+        (xy 39.572923 87.299852)
+        (xy 39.57292 87.299851)
+        (xy 39.446447 87.262715)
+        (xy 39.446442 87.262714)
+        (xy 39.441285 87.2612)
+        (xy 39.298715 87.2612)
+        (xy 39.293558 87.262714)
+        (xy 39.293552 87.262715)
+        (xy 39.167076 87.299852)
+        (xy 39.167071 87.299854)
+        (xy 39.161919 87.301367)
+        (xy 39.157403 87.304269)
+        (xy 39.157397 87.304272)
+        (xy 39.046505 87.375539)
+        (xy 39.046499 87.375543)
+        (xy 39.041982 87.378447)
+        (xy 39.038461 87.382509)
+        (xy 39.03846 87.382511)
+        (xy 38.95214 87.482128)
+        (xy 38.952136 87.482133)
+        (xy 38.948618 87.486194)
+        (xy 38.946385 87.491082)
+        (xy 38.946382 87.491088)
+        (xy 38.891626 87.610987)
+        (xy 38.891624 87.610993)
+        (xy 38.889392 87.615881)
+        (xy 38.888627 87.621195)
+        (xy 38.888626 87.621202)
+        (xy 38.872103 87.736128)
+        (xy 38.869102 87.757)
+        (xy 38.869867 87.762321)
+        (xy 38.888626 87.892797)
+        (xy 38.888627 87.892802)
+        (xy 38.889392 87.898119)
+        (xy 38.891625 87.903008)
+        (xy 38.891626 87.903012)
+        (xy 38.918204 87.961209)
+        (xy 38.925 87.992448)
+        (xy 38.925 91.605527)
+        (xy 38.919276 91.634305)
+        (xy 38.902974 91.658701)
+        (xy 38.887701 91.673974)
+        (xy 38.863305 91.690276)
+        (xy 38.834527 91.696)
+        (xy 38.829917 91.696)
+        (xy 38.798137 91.688955)
+        (xy 38.733832 91.65897)
+        (xy 38.733833 91.65897)
+        (xy 38.728619 91.656539)
+        (xy 38.722917 91.655788)
+        (xy 38.722916 91.655788)
+        (xy 38.681385 91.65032)
+        (xy 38.68138 91.650319)
+        (xy 38.678952 91.65)
+        (xy 37.424048 91.65)
+        (xy 37.42162 91.650319)
+        (xy 37.421614 91.65032)
+        (xy 37.380083 91.655788)
+        (xy 37.380081 91.655788)
+        (xy 37.374381 91.656539)
+        (xy 37.369174 91.658966)
+        (xy 37.369167 91.658969)
+        (xy 37.271354 91.70458)
+        (xy 37.271352 91.704581)
+        (xy 37.265393 91.70736)
+        (xy 37.260743 91.712009)
+        (xy 37.26074 91.712012)
+        (xy 37.185012 91.78774)
+        (xy 37.185009 91.787743)
+        (xy 37.18036 91.792393)
+        (xy 37.177581 91.798352)
+        (xy 37.17758 91.798354)
+        (xy 37.131969 91.896167)
+        (xy 37.131966 91.896174)
+        (xy 37.129539 91.901381)
+        (xy 37.128788 91.907081)
+        (xy 37.128788 91.907083)
+        (xy 37.124201 91.941928)
+        (xy 37.123 91.951048)
+        (xy 37.123 92.330952)
+        (xy 37.123319 92.33338)
+        (xy 37.12332 92.333385)
+        (xy 37.128215 92.370565)
+        (xy 37.129539 92.380619)
+        (xy 37.131967 92.385827)
+        (xy 37.131969 92.385832)
+        (xy 37.165151 92.456991)
+        (xy 37.18036 92.489607)
+        (xy 37.265393 92.57464)
+        (xy 37.326982 92.603359)
+        (xy 37.369167 92.62303)
+        (xy 37.369168 92.62303)
+        (xy 37.374381 92.625461)
+        (xy 37.424048 92.632)
+        (xy 38.676495 92.632)
+        (xy 38.678952 92.632)
+        (xy 38.728619 92.625461)
+        (xy 38.795756 92.594155)
+        (xy 38.798137 92.593045)
+        (xy 38.829917 92.586)
+        (xy 39.020793 92.586)
+        (xy 39.029211 92.586472)
+        (xy 39.036792 92.587327)
+        (xy 39.037671 92.587426)
+        (xy 39.076137 92.603359)
+        (xy 39.100231 92.637315)
+        (xy 39.102566 92.678886)
+        (xy 39.082426 92.715326)
+        (xy 39.060012 92.73774)
+        (xy 39.060009 92.737743)
+        (xy 39.05536 92.742393)
+        (xy 39.052581 92.748352)
+        (xy 39.05258 92.748354)
+        (xy 39.006969 92.846167)
+        (xy 39.006966 92.846174)
+        (xy 39.004539 92.851381)
+        (xy 39.003788 92.857081)
+        (xy 39.003788 92.857083)
+        (xy 38.998523 92.897078)
+        (xy 38.998 92.901048)
+        (xy 38.998 93.280952)
+        (xy 38.998319 93.28338)
+        (xy 38.99832 93.283385)
+        (xy 39.001497 93.307515)
+        (xy 39.004539 93.330619)
+        (xy 39.006967 93.335827)
+        (xy 39.006969 93.335832)
+        (xy 39.044577 93.416483)
+        (xy 39.05536 93.439607)
+        (xy 39.060012 93.444259)
+        (xy 39.082232 93.466479)
+        (xy 39.102947 93.505672)
+        (xy 39.097984 93.549724)
+        (xy 39.069068 93.583326)
+        (xy 39.026248 93.5948)
+        (xy 39.005245 93.594014)
+        (xy 39.00524 93.594014)
+        (xy 38.999614 93.593804)
+        (xy 38.994173 93.595261)
+        (xy 38.991819 93.595527)
+        (xy 38.983401 93.596)
+        (xy 38.829917 93.596)
+        (xy 38.798137 93.588955)
+        (xy 38.733832 93.55897)
+        (xy 38.733833 93.55897)
+        (xy 38.728619 93.556539)
+        (xy 38.722917 93.555788)
+        (xy 38.722916 93.555788)
+        (xy 38.681385 93.55032)
+        (xy 38.68138 93.550319)
+        (xy 38.678952 93.55)
+        (xy 37.424048 93.55)
+        (xy 37.42162 93.550319)
+        (xy 37.421614 93.55032)
+        (xy 37.380083 93.555788)
+        (xy 37.380081 93.555788)
+        (xy 37.374381 93.556539)
+        (xy 37.369174 93.558966)
+        (xy 37.369167 93.558969)
+        (xy 37.271354 93.60458)
+        (xy 37.271352 93.604581)
+        (xy 37.265393 93.60736)
+        (xy 37.260743 93.612009)
+        (xy 37.26074 93.612012)
+        (xy 37.185012 93.68774)
+        (xy 37.185009 93.687743)
+        (xy 37.18036 93.692393)
+        (xy 37.177581 93.698352)
+        (xy 37.17758 93.698354)
+        (xy 37.131969 93.796167)
+        (xy 37.131966 93.796174)
+        (xy 37.129539 93.801381)
+        (xy 37.128788 93.807081)
+        (xy 37.128788 93.807083)
+        (xy 37.124141 93.842384)
+        (xy 37.123 93.851048)
+        (xy 37.123 94.230952)
+        (xy 36.653073 94.230952)
+        (xy 36.63334 94.162456)
+        (xy 36.631464 94.154238)
+        (xy 36.631445 94.154128)
+        (xy 36.591176 93.917109)
+        (xy 36.590233 93.908731)
+        (xy 36.589974 93.904127)
+        (xy 36.576617 93.666224)
+        (xy 36.5765 93.662027)
+        (xy 36.5765 93.64032)
+        (xy 36.576501 93.609523)
+        (xy 36.5765 93.60952)
+        (xy 36.5765 85.372634)
+        (xy 36.576508 85.372581)
+        (xy 36.576514 85.372594)
+        (xy 36.576513 85.21052)
+        (xy 36.548261 84.887606)
+        (xy 36.491973 84.568382)
+        (xy 36.485684 84.544913)
+        (xy 36.459903 84.448696)
+        (xy 36.408077 84.255279)
+        (xy 36.297212 83.95068)
+        (xy 36.160221 83.656902)
+        (xy 36.105979 83.562952)
+        (xy 37.123 83.562952)
+        (xy 37.123319 83.56538)
+        (xy 37.12332 83.565385)
+        (xy 37.128406 83.604015)
+        (xy 37.129539 83.612619)
+        (xy 37.131967 83.617827)
+        (xy 37.131969 83.617832)
+        (xy 37.165355 83.689429)
+        (xy 37.18036 83.721607)
+        (xy 37.265393 83.80664)
+        (xy 37.32876 83.836188)
+        (xy 37.369167 83.85503)
+        (xy 37.369168 83.85503)
+        (xy 37.374381 83.857461)
+        (xy 37.424048 83.864)
+        (xy 37.5313 83.864)
+        (xy 37.5689 83.874075)
+        (xy 37.596425 83.9016)
+        (xy 37.6065 83.9392)
+        (xy 37.6065 85.774293)
+        (xy 37.606027 85.782712)
+        (xy 37.602419 85.814729)
+        (xy 37.602419 85.814733)
+        (xy 37.601789 85.820327)
+        (xy 37.602835 85.82586)
+        (xy 37.602836 85.825862)
+        (xy 37.612447 85.87666)
+        (xy 37.612918 85.879431)
+        (xy 37.619607 85.923812)
+        (xy 37.621467 85.936147)
+        (xy 37.623911 85.941222)
+        (xy 37.62461 85.943488)
+        (xy 37.624721 85.943935)
+        (xy 37.624894 85.944353)
+        (xy 37.625681 85.946602)
+        (xy 37.626728 85.952134)
+        (xy 37.632175 85.96244)
+        (xy 37.653522 86.002832)
+        (xy 37.654781 86.005325)
+        (xy 37.679671 86.057009)
+        (xy 37.6835 86.061136)
+        (xy 37.68484 86.063101)
+        (xy 37.685075 86.063492)
+        (xy 37.685363 86.063839)
+        (xy 37.686778 86.065756)
+        (xy 37.68941 86.070735)
+        (xy 37.693394 86.074719)
+        (xy 37.729958 86.111283)
+        (xy 37.731909 86.113308)
+        (xy 37.770913 86.155344)
+        (xy 37.775791 86.15816)
+        (xy 37.777648 86.159641)
+        (xy 37.783935 86.16526)
+        (xy 38.272682 86.654007)
+        (xy 38.278301 86.660294)
+        (xy 38.291624 86.677)
+        (xy 38.301905 86.689892)
+        (xy 38.306559 86.693065)
+        (xy 38.349266 86.722183)
+        (xy 38.351559 86.72381)
+        (xy 38.393182 86.754529)
+        (xy 38.397716 86.757875)
+        (xy 38.403034 86.759735)
+        (xy 38.405135 86.760846)
+        (xy 38.405524 86.761081)
+        (xy 38.405957 86.76126)
+        (xy 38.408085 86.762285)
+        (xy 38.412741 86.765459)
+        (xy 38.467533 86.78236)
+        (xy 38.470184 86.783232)
+        (xy 38.519015 86.80032)
+        (xy 38.519018 86.80032)
+        (xy 38.524335 86.802181)
+        (xy 38.529964 86.802391)
+        (xy 38.532293 86.802832)
+        (xy 38.532737 86.802942)
+        (xy 38.533205 86.802986)
+        (xy 38.535538 86.803337)
+        (xy 38.540927 86.805)
+        (xy 38.598293 86.805)
+        (xy 38.601103 86.805052)
+        (xy 38.658386 86.807196)
+        (xy 38.663827 86.805738)
+        (xy 38.666181 86.805473)
+        (xy 38.674599 86.805)
+        (xy 40.26712 86.805)
+        (xy 40.29836 86.811796)
+        (xy 40.300394 86.812724)
+        (xy 40.304919 86.815633)
+        (xy 40.441715 86.8558)
+        (xy 40.578904 86.8558)
+        (xy 40.584285 86.8558)
+        (xy 40.721081 86.815633)
+        (xy 40.841018 86.738553)
+        (xy 40.934382 86.630806)
+        (xy 40.993608 86.501119)
+        (xy 41.012128 86.37231)
+        (xy 41.013133 86.365321)
+        (xy 41.013898 86.36)
+        (xy 41.006647 86.309572)
+        (xy 40.994373 86.224202)
+        (xy 40.993608 86.218881)
+        (xy 40.934382 86.089194)
+        (xy 40.906031 86.056476)
+        (xy 40.879512 86.025871)
+        (xy 40.841018 85.981447)
+        (xy 40.836496 85.978541)
+        (xy 40.836494 85.978539)
+        (xy 40.725602 85.907272)
+        (xy 40.725599 85.90727)
+        (xy 40.721081 85.904367)
+        (xy 40.715925 85.902853)
+        (xy 40.715923 85.902852)
+        (xy 40.589447 85.865715)
+        (xy 40.589442 85.865714)
+        (xy 40.584285 85.8642)
+        (xy 40.441715 85.8642)
+        (xy 40.436558 85.865714)
+        (xy 40.436552 85.865715)
+        (xy 40.310079 85.902851)
+        (xy 40.310073 85.902853)
+        (xy 40.304919 85.904367)
+        (xy 40.300394 85.907274)
+        (xy 40.29836 85.908204)
+        (xy 40.26712 85.915)
+        (xy 38.823473 85.915)
+        (xy 38.794695 85.909276)
+        (xy 38.770299 85.892974)
+        (xy 38.518526 85.641201)
+        (xy 38.502224 85.616805)
+        (xy 38.4965 85.588027)
+        (xy 38.4965 83.9392)
+        (xy 38.506575 83.9016)
+        (xy 38.5341 83.874075)
+        (xy 38.5717 83.864)
+        (xy 38.676495 83.864)
+        (xy 38.678952 83.864)
+        (xy 38.728619 83.857461)
+        (xy 38.837607 83.80664)
+        (xy 38.92264 83.721607)
+        (xy 38.973461 83.612619)
+        (xy 38.98 83.562952)
+        (xy 38.98 83.183048)
+        (xy 38.973461 83.133381)
+        (xy 38.967096 83.119732)
+        (xy 38.954243 83.092167)
+        (xy 38.92264 83.024393)
+        (xy 38.837607 82.93936)
+        (xy 38.823431 82.932749)
+        (xy 38.733832 82.890969)
+        (xy 38.733827 82.890967)
+        (xy 38.728619 82.888539)
+        (xy 38.722917 82.887788)
+        (xy 38.722916 82.887788)
+        (xy 38.681385 82.88232)
+        (xy 38.68138 82.882319)
+        (xy 38.678952 82.882)
+        (xy 37.424048 82.882)
+        (xy 37.42162 82.882319)
+        (xy 37.421614 82.88232)
+        (xy 37.380083 82.887788)
+        (xy 37.380081 82.887788)
+        (xy 37.374381 82.888539)
+        (xy 37.369174 82.890966)
+        (xy 37.369167 82.890969)
+        (xy 37.271354 82.93658)
+        (xy 37.271352 82.936581)
+        (xy 37.265393 82.93936)
+        (xy 37.260743 82.944009)
+        (xy 37.26074 82.944012)
+        (xy 37.185012 83.01974)
+        (xy 37.185009 83.019743)
+        (xy 37.18036 83.024393)
+        (xy 37.177581 83.030352)
+        (xy 37.17758 83.030354)
+        (xy 37.131969 83.128167)
+        (xy 37.131966 83.128174)
+        (xy 37.129539 83.133381)
+        (xy 37.128788 83.139081)
+        (xy 37.128788 83.139083)
+        (xy 37.123745 83.177392)
+        (xy 37.123 83.183048)
+        (xy 37.123 83.562952)
+        (xy 36.105979 83.562952)
+        (xy 35.998147 83.376181)
+        (xy 35.812223 83.110655)
+        (xy 35.806093 83.103349)
+        (xy 35.604915 82.863595)
+        (xy 35.604909 82.863589)
+        (xy 35.603864 82.862343)
+        (xy 35.490738 82.749216)
+        (xy 35.487849 82.746159)
+        (xy 35.451276 82.705234)
+        (xy 35.315846 82.553686)
+        (xy 35.310588 82.547093)
+        (xy 35.162431 82.338286)
+        (xy 35.157944 82.331146)
+        (xy 35.157075 82.329573)
+        (xy 35.034094 82.107055)
+        (xy 35.030442 82.09947)
+        (xy 35.030407 82.099386)
+        (xy 34.932461 81.862924)
+        (xy 34.929677 81.854965)
+        (xy 34.926668 81.844522)
+        (xy 34.879517 81.680854)
+        (xy 34.87436 81.662952)
+        (xy 37.123 81.662952)
+        (xy 37.123319 81.66538)
+        (xy 37.12332 81.665385)
+        (xy 37.126228 81.687474)
+        (xy 37.129539 81.712619)
+        (xy 37.131967 81.717827)
+        (xy 37.131969 81.717832)
+        (xy 37.1663 81.791454)
+        (xy 37.18036 81.821607)
+        (xy 37.265393 81.90664)
+        (xy 37.326204 81.934996)
+        (xy 37.369167 81.95503)
+        (xy 37.369168 81.95503)
+        (xy 37.374381 81.957461)
+        (xy 37.424048 81.964)
+        (xy 38.676495 81.964)
+        (xy 38.678952 81.964)
+        (xy 38.728619 81.957461)
+        (xy 38.798136 81.925045)
+        (xy 38.829917 81.918)
+        (xy 39.020793 81.918)
+        (xy 39.029211 81.918472)
+        (xy 39.036171 81.919257)
+        (xy 39.037671 81.919426)
+        (xy 39.076137 81.935359)
+        (xy 39.100231 81.969315)
+        (xy 39.102566 82.010886)
+        (xy 39.082426 82.047326)
+        (xy 39.060012 82.06974)
+        (xy 39.060009 82.069743)
+        (xy 39.05536 82.074393)
+        (xy 39.052581 82.080352)
+        (xy 39.05258 82.080354)
+        (xy 39.006969 82.178167)
+        (xy 39.006966 82.178174)
+        (xy 39.004539 82.183381)
+        (xy 39.003788 82.189081)
+        (xy 39.003788 82.189083)
+        (xy 38.999268 82.223418)
+        (xy 38.998 82.233048)
+        (xy 38.998 82.612952)
+        (xy 38.998319 82.61538)
+        (xy 38.99832 82.615385)
+        (xy 39.000572 82.632489)
+        (xy 39.004539 82.662619)
+        (xy 39.006967 82.667827)
+        (xy 39.006969 82.667832)
+        (xy 39.043494 82.746159)
+        (xy 39.05536 82.771607)
+        (xy 39.140393 82.85664)
+        (xy 39.200157 82.884508)
+        (xy 39.244167 82.90503)
+        (xy 39.244168 82.90503)
+        (xy 39.249381 82.907461)
+        (xy 39.299048 82.914)
+        (xy 40.551495 82.914)
+        (xy 40.553952 82.914)
+        (xy 40.603619 82.907461)
+        (xy 40.665563 82.878576)
+        (xy 40.673137 82.875045)
+        (xy 40.704917 82.868)
+        (xy 40.962391 82.868)
+        (xy 40.979123 82.869885)
+        (xy 40.98737 82.871768)
+        (xy 41.034846 82.86821)
+        (xy 41.040467 82.868)
+        (xy 41.502706 82.868)
+        (xy 41.541997 82.879081)
+        (xy 41.569709 82.909059)
+        (xy 41.57804 82.925409)
+        (xy 41.578042 82.925412)
+        (xy 41.580731 82.930689)
+        (xy 41.668311 83.018269)
+        (xy 41.725311 83.047312)
+        (xy 41.753964 83.061912)
+        (xy 41.778668 83.074499)
+        (xy 41.784513 83.075424)
+        (xy 41.784514 83.075425)
+        (xy 41.79573 83.077201)
+        (xy 41.870226 83.089)
+        (xy 42.32882 83.089)
+        (xy 42.331774 83.089)
+        (xy 42.363872 83.083916)
+        (xy 42.409776 83.091186)
+        (xy 42.44264 83.12405)
+        (xy 42.44991 83.169954)
+        (xy 42.42881 83.211364)
+        (xy 42.000201 83.639974)
+        (xy 41.975805 83.656276)
+        (xy 41.947027 83.662)
+        (xy 41.870226 83.662)
+        (xy 41.86731 83.662461)
+        (xy 41.867307 83.662462)
+        (xy 41.784514 83.675574)
+        (xy 41.784507 83.675576)
+        (xy 41.778668 83.676501)
+        (xy 41.7734 83.679184)
+        (xy 41.773394 83.679187)
+        (xy 41.673587 83.730042)
+        (xy 41.673583 83.730044)
+        (xy 41.668311 83.732731)
+        (xy 41.664124 83.736917)
+        (xy 41.664121 83.73692)
+        (xy 41.58492 83.816121)
+        (xy 41.584917 83.816124)
+        (xy 41.580731 83.820311)
+        (xy 41.578044 83.825583)
+        (xy 41.578042 83.825587)
+        (xy 41.527187 83.925394)
+        (xy 41.527184 83.9254)
+        (xy 41.524501 83.930668)
+        (xy 41.523576 83.936507)
+        (xy 41.523574 83.936514)
+        (xy 41.510462 84.019307)
+        (xy 41.51 84.022226)
+        (xy 41.51 84.633774)
+        (xy 41.510461 84.63669)
+        (xy 41.510462 84.636692)
+        (xy 41.523574 84.719485)
+        (xy 41.523575 84.71949)
+        (xy 41.524501 84.725332)
+        (xy 41.527185 84.7306)
+        (xy 41.527187 84.730605)
+        (xy 41.578042 84.830412)
+        (xy 41.580731 84.835689)
+        (xy 41.58492 84.839878)
+        (xy 41.633974 84.888932)
+        (xy 41.650276 84.913328)
+        (xy 41.656 84.942106)
+        (xy 41.656 85.364894)
+        (xy 41.650276 85.393672)
+        (xy 41.633974 85.418068)
+        (xy 41.58492 85.467121)
+        (xy 41.584917 85.467124)
+        (xy 41.580731 85.471311)
+        (xy 41.578044 85.476583)
+        (xy 41.578042 85.476587)
+        (xy 41.527187 85.576394)
+        (xy 41.527184 85.5764)
+        (xy 41.524501 85.581668)
+        (xy 41.523576 85.587507)
+        (xy 41.523574 85.587514)
+        (xy 41.510462 85.670307)
+        (xy 41.51 85.673226)
+        (xy 41.51 86.284774)
+        (xy 41.510461 86.28769)
+        (xy 41.510462 86.287692)
+        (xy 41.523574 86.370485)
+        (xy 41.523575 86.37049)
+        (xy 41.524501 86.376332)
+        (xy 41.527185 86.3816)
+        (xy 41.527187 86.381605)
+        (xy 41.578042 86.481412)
+        (xy 41.580731 86.486689)
+        (xy 41.668311 86.574269)
+        (xy 41.675891 86.578131)
+        (xy 41.769663 86.625911)
+        (xy 41.778668 86.630499)
+        (xy 41.784513 86.631424)
+        (xy 41.784514 86.631425)
+        (xy 41.79573 86.633201)
+        (xy 41.870226 86.645)
+        (xy 42.32882 86.645)
+        (xy 42.331774 86.645)
+        (xy 42.423332 86.630499)
+        (xy 42.533689 86.574269)
+        (xy 42.621269 86.486689)
+        (xy 42.677499 86.376332)
+        (xy 42.692 86.284774)
+        (xy 42.692 85.673226)
+        (xy 42.677499 85.581668)
+        (xy 42.668405 85.563821)
+        (xy 42.625577 85.479766)
+        (xy 42.621269 85.471311)
+        (xy 42.568026 85.418068)
+        (xy 42.551724 85.393672)
+        (xy 42.546 85.364894)
+        (xy 42.546 84.942106)
+        (xy 42.551724 84.913328)
+        (xy 42.568026 84.888932)
+        (xy 42.592307 84.864651)
+        (xy 42.621269 84.835689)
+        (xy 42.677499 84.725332)
+        (xy 42.692 84.633774)
+        (xy 42.692 84.237973)
+        (xy 42.697724 84.209195)
+        (xy 42.714022 84.184802)
+        (xy 43.053772 83.845052)
+        (xy 43.098104 83.823549)
+        (xy 43.146234 83.834109)
+        (xy 43.177495 83.872198)
+        (xy 43.178465 83.921463)
+        (xy 43.177188 83.925394)
+        (xy 43.174501 83.930668)
+        (xy 43.173575 83.936509)
+        (xy 43.173574 83.936515)
+        (xy 43.164876 83.991439)
+        (xy 43.16 84.022226)
+        (xy 43.16 84.633774)
+        (xy 43.160461 84.63669)
+        (xy 43.160462 84.636692)
+        (xy 43.173574 84.719485)
+        (xy 43.173575 84.71949)
+        (xy 43.174501 84.725332)
+        (xy 43.177185 84.7306)
+        (xy 43.177187 84.730605)
+        (xy 43.228042 84.830412)
+        (xy 43.230731 84.835689)
+        (xy 43.23492 84.839878)
+        (xy 43.283974 84.888932)
+        (xy 43.300276 84.913328)
+        (xy 43.306 84.942106)
+        (xy 43.306 85.364894)
+        (xy 43.300276 85.393672)
+        (xy 43.283974 85.418068)
+        (xy 43.23492 85.467121)
+        (xy 43.234917 85.467124)
+        (xy 43.230731 85.471311)
+        (xy 43.228044 85.476583)
+        (xy 43.228042 85.476587)
+        (xy 43.177187 85.576394)
+        (xy 43.177184 85.5764)
+        (xy 43.174501 85.581668)
+        (xy 43.173576 85.587507)
+        (xy 43.173574 85.587514)
+        (xy 43.160462 85.670307)
+        (xy 43.16 85.673226)
+        (xy 43.16 86.284774)
+        (xy 43.160461 86.28769)
+        (xy 43.160462 86.287692)
+        (xy 43.173574 86.370485)
+        (xy 43.173575 86.37049)
+        (xy 43.174501 86.376332)
+        (xy 43.177185 86.3816)
+        (xy 43.177187 86.381605)
+        (xy 43.228042 86.481412)
+        (xy 43.230731 86.486689)
+        (xy 43.318311 86.574269)
+        (xy 43.325891 86.578131)
+        (xy 43.419663 86.625911)
+        (xy 43.428668 86.630499)
+        (xy 43.434513 86.631424)
+        (xy 43.434514 86.631425)
+        (xy 43.44573 86.633201)
+        (xy 43.520226 86.645)
+        (xy 43.97882 86.645)
+        (xy 43.981774 86.645)
+        (xy 44.073332 86.630499)
+        (xy 44.183689 86.574269)
+        (xy 44.271269 86.486689)
+        (xy 44.327499 86.376332)
+        (xy 44.342 86.284774)
+        (xy 44.342 85.673226)
+        (xy 44.327499 85.581668)
+        (xy 44.318405 85.563821)
+        (xy 44.275577 85.479766)
+        (xy 44.271269 85.471311)
+        (xy 44.218026 85.418068)
+        (xy 44.201724 85.393672)
+        (xy 44.196 85.364894)
+        (xy 44.196 84.942106)
+        (xy 44.201724 84.913328)
+        (xy 44.218026 84.888932)
+        (xy 44.242307 84.864651)
+        (xy 44.271269 84.835689)
+        (xy 44.279146 84.82023)
+        (xy 44.282291 84.814059)
+        (xy 44.310003 84.784081)
+        (xy 44.349294 84.773)
+        (xy 44.677706 84.773)
+        (xy 44.716997 84.784081)
+        (xy 44.744709 84.814059)
+        (xy 44.75304 84.830409)
+        (xy 44.753042 84.830412)
+        (xy 44.755731 84.835689)
+        (xy 44.75992 84.839878)
+        (xy 44.808974 84.888932)
+        (xy 44.825276 84.913328)
+        (xy 44.831 84.942106)
+        (xy 44.831 85.364894)
+        (xy 44.825276 85.393672)
+        (xy 44.808974 85.418068)
+        (xy 44.75992 85.467121)
+        (xy 44.759917 85.467124)
+        (xy 44.755731 85.471311)
+        (xy 44.753044 85.476583)
+        (xy 44.753042 85.476587)
+        (xy 44.702187 85.576394)
+        (xy 44.702184 85.5764)
+        (xy 44.699501 85.581668)
+        (xy 44.698576 85.587507)
+        (xy 44.698574 85.587514)
+        (xy 44.685462 85.670307)
+        (xy 44.685 85.673226)
+        (xy 44.685 86.284774)
+        (xy 44.685461 86.28769)
+        (xy 44.685462 86.287692)
+        (xy 44.698574 86.370485)
+        (xy 44.698575 86.37049)
+        (xy 44.699501 86.376332)
+        (xy 44.702185 86.3816)
+        (xy 44.702187 86.381605)
+        (xy 44.753042 86.481412)
+        (xy 44.755731 86.486689)
+        (xy 44.843311 86.574269)
+        (xy 44.850891 86.578131)
+        (xy 44.944663 86.625911)
+        (xy 44.953668 86.630499)
+        (xy 44.959513 86.631424)
+        (xy 44.959514 86.631425)
+        (xy 44.97073 86.633201)
+        (xy 45.045226 86.645)
+        (xy 45.50382 86.645)
+        (xy 45.506774 86.645)
+        (xy 45.598332 86.630499)
+        (xy 45.708689 86.574269)
+        (xy 45.796269 86.486689)
+        (xy 45.852499 86.376332)
+        (xy 45.867 86.284774)
+        (xy 45.867 85.673226)
+        (xy 45.852499 85.581668)
+        (xy 45.843405 85.563821)
+        (xy 45.800577 85.479766)
+        (xy 45.796269 85.471311)
+        (xy 45.743026 85.418068)
+        (xy 45.726724 85.393672)
+        (xy 45.721 85.364894)
+        (xy 45.721 84.942106)
+        (xy 45.726724 84.913328)
+        (xy 45.743026 84.888932)
+        (xy 45.767307 84.864651)
+        (xy 45.796269 84.835689)
+        (xy 45.852499 84.725332)
+        (xy 45.867 84.633774)
+        (xy 45.867 84.022226)
+        (xy 45.852499 83.930668)
+        (xy 45.838401 83.903)
+        (xy 45.806242 83.839884)
+        (xy 45.796269 83.820311)
+        (xy 45.708689 83.732731)
+        (xy 45.703412 83.730042)
+        (xy 45.603605 83.679187)
+        (xy 45.6036 83.679185)
+        (xy 45.598332 83.676501)
+        (xy 45.59249 83.675575)
+        (xy 45.592485 83.675574)
+        (xy 45.509692 83.662462)
+        (xy 45.50969 83.662461)
+        (xy 45.506774 83.662)
+        (xy 45.045226 83.662)
+        (xy 45.04231 83.662461)
+        (xy 45.042307 83.662462)
+        (xy 44.959514 83.675574)
+        (xy 44.959507 83.675576)
+        (xy 44.953668 83.676501)
+        (xy 44.9484 83.679184)
+        (xy 44.948394 83.679187)
+        (xy 44.848587 83.730042)
+        (xy 44.848583 83.730044)
+        (xy 44.843311 83.732731)
+        (xy 44.839124 83.736917)
+        (xy 44.839121 83.73692)
+        (xy 44.75992 83.816121)
+        (xy 44.759917 83.816124)
+        (xy 44.755731 83.820311)
+        (xy 44.753043 83.825584)
+        (xy 44.75304 83.82559)
+        (xy 44.744709 83.841941)
+        (xy 44.716997 83.871919)
+        (xy 44.677706 83.883)
+        (xy 44.349294 83.883)
+        (xy 44.310003 83.871919)
+        (xy 44.282291 83.841941)
+        (xy 44.273959 83.82559)
+        (xy 44.273957 83.825587)
+        (xy 44.271269 83.820311)
+        (xy 44.183689 83.732731)
+        (xy 44.178412 83.730042)
+        (xy 44.078605 83.679187)
+        (xy 44.0786 83.679185)
+        (xy 44.073332 83.676501)
+        (xy 44.06749 83.675575)
+        (xy 44.067485 83.675574)
+        (xy 43.984692 83.662462)
+        (xy 43.98469 83.662461)
+        (xy 43.981774 83.662)
+        (xy 43.520226 83.662)
+        (xy 43.51731 83.662461)
+        (xy 43.517307 83.662462)
+        (xy 43.434515 83.675574)
+        (xy 43.434509 83.675575)
+        (xy 43.428668 83.676501)
+        (xy 43.423397 83.679186)
+        (xy 43.419463 83.680465)
+        (xy 43.370198 83.679495)
+        (xy 43.332109 83.648234)
+        (xy 43.321549 83.600104)
+        (xy 43.343053 83.555771)
+        (xy 43.787799 83.111025)
+        (xy 43.812195 83.094724)
+        (xy 43.840973 83.089)
+        (xy 43.97882 83.089)
+        (xy 43.981774 83.089)
+        (xy 44.073332 83.074499)
+        (xy 44.183689 83.018269)
+        (xy 44.271269 82.930689)
+        (xy 44.280435 82.912698)
+        (xy 44.306954 82.883465)
+        (xy 44.339912 82.873164)
+        (xy 44.339827 82.872711)
+        (xy 44.370261 82.866952)
+        (xy 45.381 82.866952)
+        (xy 45.381319 82.86938)
+        (xy 45.38132 82.869385)
+        (xy 45.386406 82.908012)
+        (xy 45.387539 82.916619)
+        (xy 45.389967 82.921827)
+        (xy 45.389969 82.921832)
+        (xy 45.421007 82.988393)
+        (xy 45.43836 83.025607)
+        (xy 45.523393 83.11064)
+        (xy 45.594991 83.144026)
+        (xy 45.627167 83.15903)
+        (xy 45.627168 83.15903)
+        (xy 45.632381 83.161461)
+        (xy 45.682048 83.168)
+        (xy 47.409495 83.168)
+        (xy 47.411952 83.168)
+        (xy 47.461619 83.161461)
+        (xy 47.531136 83.129045)
+        (xy 47.562917 83.122)
+        (xy 48.171527 83.122)
+        (xy 48.200305 83.127724)
+        (xy 48.224701 83.144026)
+        (xy 48.300974 83.220299)
+        (xy 48.317276 83.244695)
+        (xy 48.323 83.273473)
+        (xy 48.323 83.581937)
+        (xy 48.31412 83.617386)
+        (xy 48.289578 83.644464)
+        (xy 48.255169 83.656775)
+        (xy 48.252882 83.657)
+        (xy 48.249188 83.657)
+        (xy 48.245572 83.657719)
+        (xy 48.245564 83.65772)
+        (xy 48.200738 83.666637)
+        (xy 48.200736 83.666637)
+        (xy 48.193475 83.668082)
+        (xy 48.187321 83.672193)
+        (xy 48.187316 83.672196)
+        (xy 48.136454 83.706182)
+        (xy 48.136451 83.706184)
+        (xy 48.130297 83.710297)
+        (xy 48.126184 83.716451)
+        (xy 48.126182 83.716454)
+        (xy 48.092196 83.767316)
+        (xy 48.092193 83.767321)
+        (xy 48.088082 83.773475)
+        (xy 48.086637 83.780736)
+        (xy 48.086637 83.780738)
+        (xy 48.07772 83.825564)
+        (xy 48.077719 83.825572)
+        (xy 48.077 83.829188)
+        (xy 48.077 83.832882)
+        (xy 48.076775 83.835169)
+        (xy 48.064464 83.869578)
+        (xy 48.037386 83.89412)
+        (xy 48.001937 83.903)
+        (xy 47.534484 83.903)
+        (xy 47.495192 83.891919)
+        (xy 47.46748 83.86194)
+        (xy 47.456242 83.839884)
+        (xy 47.446269 83.820311)
+        (xy 47.358689 83.732731)
+        (xy 47.353412 83.730042)
+        (xy 47.253605 83.679187)
+        (xy 47.2536 83.679185)
+        (xy 47.248332 83.676501)
+        (xy 47.24249 83.675575)
+        (xy 47.242485 83.675574)
+        (xy 47.159692 83.662462)
+        (xy 47.15969 83.662461)
+        (xy 47.156774 83.662)
+        (xy 46.695226 83.662)
+        (xy 46.69231 83.662461)
+        (xy 46.692307 83.662462)
+        (xy 46.609514 83.675574)
+        (xy 46.609507 83.675576)
+        (xy 46.603668 83.676501)
+        (xy 46.5984 83.679184)
+        (xy 46.598394 83.679187)
+        (xy 46.498587 83.730042)
+        (xy 46.498583 83.730044)
+        (xy 46.493311 83.732731)
+        (xy 46.489124 83.736917)
+        (xy 46.489121 83.73692)
+        (xy 46.40992 83.816121)
+        (xy 46.409917 83.816124)
+        (xy 46.405731 83.820311)
+        (xy 46.403044 83.825583)
+        (xy 46.403042 83.825587)
+        (xy 46.352187 83.925394)
+        (xy 46.352184 83.9254)
+        (xy 46.349501 83.930668)
+        (xy 46.348576 83.936507)
+        (xy 46.348574 83.936514)
+        (xy 46.335462 84.019307)
+        (xy 46.335 84.022226)
+        (xy 46.335 84.633774)
+        (xy 46.335461 84.63669)
+        (xy 46.335462 84.636692)
+        (xy 46.348574 84.719485)
+        (xy 46.348575 84.71949)
+        (xy 46.349501 84.725332)
+        (xy 46.352185 84.7306)
+        (xy 46.352187 84.730605)
+        (xy 46.403042 84.830412)
+        (xy 46.405731 84.835689)
+        (xy 46.40992 84.839878)
+        (xy 46.458974 84.888932)
+        (xy 46.475276 84.913328)
+        (xy 46.481 84.942106)
+        (xy 46.481 85.364894)
+        (xy 46.475276 85.393672)
+        (xy 46.458974 85.418068)
+        (xy 46.40992 85.467121)
+        (xy 46.409917 85.467124)
+        (xy 46.405731 85.471311)
+        (xy 46.403044 85.476583)
+        (xy 46.403042 85.476587)
+        (xy 46.352187 85.576394)
+        (xy 46.352184 85.5764)
+        (xy 46.349501 85.581668)
+        (xy 46.348576 85.587507)
+        (xy 46.348574 85.587514)
+        (xy 46.335462 85.670307)
+        (xy 46.335 85.673226)
+        (xy 46.335 86.284774)
+        (xy 46.335461 86.28769)
+        (xy 46.335462 86.287692)
+        (xy 46.348574 86.370485)
+        (xy 46.348575 86.37049)
+        (xy 46.349501 86.376332)
+        (xy 46.352185 86.3816)
+        (xy 46.352187 86.381605)
+        (xy 46.403042 86.481412)
+        (xy 46.405731 86.486689)
+        (xy 46.493311 86.574269)
+        (xy 46.500891 86.578131)
+        (xy 46.594663 86.625911)
+        (xy 46.603668 86.630499)
+        (xy 46.609513 86.631424)
+        (xy 46.609514 86.631425)
+        (xy 46.62073 86.633201)
+        (xy 46.695226 86.645)
+        (xy 47.15382 86.645)
+        (xy 47.156774 86.645)
+        (xy 47.248332 86.630499)
+        (xy 47.358689 86.574269)
+        (xy 47.446269 86.486689)
+        (xy 47.502499 86.376332)
+        (xy 47.517 86.284774)
+        (xy 47.517 85.673226)
+        (xy 47.502499 85.581668)
+        (xy 47.493405 85.563821)
+        (xy 47.450577 85.479766)
+        (xy 47.446269 85.471311)
+        (xy 47.393026 85.418068)
+        (xy 47.376724 85.393672)
+        (xy 47.371 85.364894)
+        (xy 47.371 84.942106)
+        (xy 47.376724 84.913328)
+        (xy 47.393026 84.888932)
+        (xy 47.417307 84.864651)
+        (xy 47.446269 84.835689)
+        (xy 47.448958 84.83041)
+        (xy 47.452436 84.825625)
+        (xy 47.453907 84.826694)
+        (xy 47.474811 84.804082)
+        (xy 47.514103 84.793)
+        (xy 48.001937 84.793)
+        (xy 48.037386 84.80188)
+        (xy 48.064464 84.826422)
+        (xy 48.076775 84.860831)
+        (xy 48.077 84.863116)
+        (xy 48.077 84.866812)
+        (xy 48.077719 84.870428)
+        (xy 48.07772 84.870435)
+        (xy 48.0863 84.913568)
+        (xy 48.088082 84.922525)
+        (xy 48.092194 84.92868)
+        (xy 48.092196 84.928683)
+        (xy 48.113247 84.960187)
+        (xy 48.130297 84.985703)
+        (xy 48.136454 84.989817)
+        (xy 48.187316 85.023803)
+        (xy 48.187317 85.023803)
+        (xy 48.193475 85.027918)
+        (xy 48.249188 85.039)
+        (xy 49.283116 85.039)
+        (xy 49.286812 85.039)
+        (xy 49.342525 85.027918)
+        (xy 49.405703 84.985703)
+        (xy 49.447918 84.922525)
+        (xy 49.459 84.866812)
+        (xy 49.459 83.861873)
+        (xy 49.471673 83.820094)
+        (xy 49.505422 83.792397)
+        (xy 49.548871 83.788118)
+        (xy 49.587374 83.808699)
+        (xy 49.984974 84.206299)
+        (xy 50.001276 84.230695)
+        (xy 50.007 84.259473)
+        (xy 50.007 84.495774)
+        (xy 50.007461 84.49869)
+        (xy 50.007462 84.498692)
+        (xy 50.020574 84.581485)
+        (xy 50.020575 84.58149)
+        (xy 50.021501 84.587332)
+        (xy 50.024185 84.5926)
+        (xy 50.024187 84.592605)
+        (xy 50.075042 84.692412)
+        (xy 50.077731 84.697689)
+        (xy 50.165311 84.785269)
+        (xy 50.212139 84.809129)
+        (xy 50.268761 84.83798)
+        (xy 50.275668 84.841499)
+        (xy 50.281513 84.842424)
+        (xy 50.281514 84.842425)
+        (xy 50.29273 84.844201)
+        (xy 50.367226 84.856)
+        (xy 50.97582 84.856)
+        (xy 50.978774 84.856)
+        (xy 51.070332 84.841499)
+        (xy 51.180689 84.785269)
+        (xy 51.233931 84.732026)
+        (xy 51.258328 84.715724)
+        (xy 51.287106 84.71)
+        (xy 51.647649 84.71)
+        (xy 51.686941 84.721081)
+        (xy 51.714652 84.75106)
+        (xy 51.730561 84.782284)
+        (xy 51.730566 84.782291)
+        (xy 51.733254 84.787566)
+        (xy 51.826434 84.880746)
+        (xy 51.868438 84.902148)
+        (xy 51.926695 84.931832)
+        (xy 51.943847 84.940571)
+        (xy 51.949692 84.941496)
+        (xy 51.949693 84.941497)
+        (xy 51.959183 84.943)
+        (xy 52.041263 84.956)
+        (xy 52.606736 84.955999)
+        (xy 52.704153 84.940571)
+        (xy 52.821566 84.880746)
+        (xy 52.914746 84.787566)
+        (xy 52.917435 84.782287)
+        (xy 52.917438 84.782284)
+        (xy 52.933348 84.75106)
+        (xy 52.961059 84.721081)
+        (xy 53.000351 84.71)
+        (xy 53.360894 84.71)
+        (xy 53.389672 84.715724)
+        (xy 53.414068 84.732026)
+        (xy 53.467311 84.785269)
+        (xy 53.514139 84.809129)
+        (xy 53.570761 84.83798)
+        (xy 53.577668 84.841499)
+        (xy 53.583513 84.842424)
+        (xy 53.583514 84.842425)
+        (xy 53.59473 84.844201)
+        (xy 53.669226 84.856)
+        (xy 54.27782 84.856)
+        (xy 54.280774 84.856)
+        (xy 54.372332 84.841499)
+        (xy 54.482689 84.785269)
+        (xy 54.570269 84.697689)
+        (xy 54.626499 84.587332)
+        (xy 54.641 84.495774)
+        (xy 54.641 84.034226)
+        (xy 54.627768 83.95068)
+        (xy 54.627425 83.948514)
+        (xy 54.627424 83.948513)
+        (xy 54.626499 83.942668)
+        (xy 54.623363 83.936514)
+        (xy 54.591549 83.874075)
+        (xy 54.570269 83.832311)
+        (xy 54.482689 83.744731)
+        (xy 54.477408 83.74204)
+        (xy 54.377605 83.691187)
+        (xy 54.3776 83.691185)
+        (xy 54.372332 83.688501)
+        (xy 54.36649 83.687575)
+        (xy 54.366485 83.687574)
+        (xy 54.283692 83.674462)
+        (xy 54.28369 83.674461)
+        (xy 54.280774 83.674)
+        (xy 53.669226 83.674)
+        (xy 53.66631 83.674461)
+        (xy 53.666307 83.674462)
+        (xy 53.583514 83.687574)
+        (xy 53.583507 83.687576)
+        (xy 53.577668 83.688501)
+        (xy 53.5724 83.691184)
+        (xy 53.572394 83.691187)
+        (xy 53.472587 83.742042)
+        (xy 53.472583 83.742044)
+        (xy 53.467311 83.744731)
+        (xy 53.463124 83.748917)
+        (xy 53.463121 83.74892)
+        (xy 53.414068 83.797974)
+        (xy 53.389672 83.814276)
+        (xy 53.360894 83.82)
+        (xy 52.92346 83.82)
+        (xy 52.894682 83.814276)
+        (xy 52.870286 83.797974)
+        (xy 52.825755 83.753443)
+        (xy 52.821566 83.749254)
+        (xy 52.816289 83.746565)
+        (xy 52.709426 83.692115)
+        (xy 52.709422 83.692113)
+        (xy 52.704153 83.689429)
+        (xy 52.698311 83.688503)
+        (xy 52.698306 83.688502)
+        (xy 52.609655 83.674462)
+        (xy 52.609652 83.674461)
+        (xy 52.606737 83.674)
+        (xy 52.603783 83.674)
+        (xy 52.044218 83.674)
+        (xy 52.044205 83.674)
+        (xy 52.041264 83.674001)
+        (xy 52.03835 83.674462)
+        (xy 52.038343 83.674463)
+        (xy 51.949692 83.688503)
+        (xy 51.94969 83.688503)
+        (xy 51.943847 83.689429)
+        (xy 51.938577 83.692113)
+        (xy 51.938574 83.692115)
+        (xy 51.83171 83.746565)
+        (xy 51.831706 83.746567)
+        (xy 51.826434 83.749254)
+        (xy 51.822247 83.75344)
+        (xy 51.822244 83.753443)
+        (xy 51.777714 83.797974)
+        (xy 51.753318 83.814276)
+        (xy 51.72454 83.82)
+        (xy 51.287106 83.82)
+        (xy 51.258328 83.814276)
+        (xy 51.233932 83.797974)
+        (xy 51.184878 83.74892)
+        (xy 51.184877 83.748919)
+        (xy 51.180689 83.744731)
+        (xy 51.175408 83.74204)
+        (xy 51.075605 83.691187)
+        (xy 51.0756 83.691185)
+        (xy 51.070332 83.688501)
+        (xy 51.06449 83.687575)
+        (xy 51.064485 83.687574)
+        (xy 50.981692 83.674462)
+        (xy 50.98169 83.674461)
+        (xy 50.978774 83.674)
+        (xy 50.97582 83.674)
+        (xy 50.742473 83.674)
+        (xy 50.713695 83.668276)
+        (xy 50.689299 83.651974)
+        (xy 50.124026 83.086701)
+        (xy 50.107724 83.062305)
+        (xy 50.102 83.033527)
+        (xy 50.102 82.866952)
+        (xy 50.331 82.866952)
+        (xy 50.331319 82.86938)
+        (xy 50.33132 82.869385)
+        (xy 50.336406 82.908012)
+        (xy 50.337539 82.916619)
+        (xy 50.339967 82.921827)
+        (xy 50.339969 82.921832)
+        (xy 50.371007 82.988393)
+        (xy 50.38836 83.025607)
+        (xy 50.473393 83.11064)
+        (xy 50.544991 83.144026)
+        (xy 50.577167 83.15903)
+        (xy 50.577168 83.15903)
+        (xy 50.582381 83.161461)
+        (xy 50.632048 83.168)
+        (xy 52.359495 83.168)
+        (xy 52.361952 83.168)
+        (xy 52.411619 83.161461)
+        (xy 52.481136 83.129045)
+        (xy 52.512917 83.122)
+        (xy 52.675793 83.122)
+        (xy 52.684212 83.122473)
+        (xy 52.721827 83.126711)
+        (xy 52.778177 83.116048)
+        (xy 52.780933 83.11558)
+        (xy 52.837647 83.107033)
+        (xy 52.842731 83.104583)
+        (xy 52.844984 83.103889)
+        (xy 52.845436 83.103777)
+        (xy 52.845878 83.103594)
+        (xy 52.848087 83.10282)
+        (xy 52.853634 83.101772)
+        (xy 52.904348 83.074967)
+        (xy 52.906825 83.073718)
+        (xy 52.958509 83.048829)
+        (xy 52.962641 83.044993)
+        (xy 52.964594 83.043663)
+        (xy 52.964991 83.043423)
+        (xy 52.965355 83.043122)
+        (xy 52.967246 83.041726)
+        (xy 52.972235 83.03909)
+        (xy 52.977346 83.033977)
+        (xy 52.978797 83.033202)
+        (xy 52.980759 83.031755)
+        (xy 52.98097 83.03204)
+        (xy 53.015849 83.013394)
+        (xy 53.0593 83.017671)
+        (xy 53.093051 83.045369)
+        (xy 53.096996 83.051274)
+        (xy 53.103297 83.060703)
+        (xy 53.109454 83.064817)
+        (xy 53.160316 83.098803)
+        (xy 53.160317 83.098803)
+        (xy 53.166475 83.102918)
+        (xy 53.222188 83.114)
+        (xy 54.256116 83.114)
+        (xy 54.259812 83.114)
+        (xy 54.315525 83.102918)
+        (xy 54.378703 83.060703)
+        (xy 54.420918 82.997525)
+        (xy 54.432 82.941812)
+        (xy 54.432 81.904188)
+        (xy 54.420918 81.848475)
+        (xy 54.415283 81.840042)
+        (xy 54.382817 81.791454)
+        (xy 54.378703 81.785297)
+        (xy 54.370831 81.780037)
+        (xy 54.321683 81.747196)
+        (xy 54.32168 81.747194)
+        (xy 54.315525 81.743082)
+        (xy 54.308261 81.741637)
+        (xy 54.289602 81.737925)
+        (xy 54.259812 81.732)
+        (xy 53.222188 81.732)
+        (xy 53.218563 81.73272)
+        (xy 53.218563 81.732721)
+        (xy 53.173738 81.741637)
+        (xy 53.173736 81.741637)
+        (xy 53.166475 81.743082)
+        (xy 53.160321 81.747193)
+        (xy 53.160316 81.747196)
+        (xy 53.109454 81.781182)
+        (xy 53.109451 81.781184)
+        (xy 53.103297 81.785297)
+        (xy 53.099184 81.791451)
+        (xy 53.099182 81.791454)
+        (xy 53.065196 81.842316)
+        (xy 53.065193 81.842321)
+        (xy 53.061082 81.848475)
+        (xy 53.059637 81.855736)
+        (xy 53.059637 81.855738)
+        (xy 53.050721 81.900562)
+        (xy 53.05 81.904188)
+        (xy 53.05 81.907882)
+        (xy 53.04992 81.908694)
+        (xy 53.036002 81.94541)
+        (xy 53.005476 81.970105)
+        (xy 52.966663 81.976048)
+        (xy 52.947771 81.973919)
+        (xy 52.947766 81.973919)
+        (xy 52.942173 81.973289)
+        (xy 52.936639 81.974335)
+        (xy 52.936636 81.974336)
+        (xy 52.885837 81.983947)
+        (xy 52.883067 81.984418)
+        (xy 52.831924 81.992127)
+        (xy 52.831922 81.992127)
+        (xy 52.826353 81.992967)
+        (xy 52.821279 81.995409)
+        (xy 52.818993 81.996115)
+        (xy 52.818563 81.996221)
+        (xy 52.818138 81.996398)
+        (xy 52.815901 81.99718)
+        (xy 52.810366 81.998228)
+        (xy 52.805391 82.000857)
+        (xy 52.805383 82.00086)
+        (xy 52.759653 82.025028)
+        (xy 52.757147 82.026293)
+        (xy 52.710565 82.048727)
+        (xy 52.710562 82.048728)
+        (xy 52.705491 82.051171)
+        (xy 52.701363 82.054999)
+        (xy 52.699392 82.056344)
+        (xy 52.699007 82.056575)
+        (xy 52.69867 82.056855)
+        (xy 52.696738 82.05828)
+        (xy 52.691765 82.06091)
+        (xy 52.687785 82.064889)
+        (xy 52.687782 82.064892)
+        (xy 52.651213 82.10146)
+        (xy 52.649191 82.103408)
+        (xy 52.611284 82.138582)
+        (xy 52.611281 82.138584)
+        (xy 52.607156 82.142413)
+        (xy 52.604341 82.147287)
+        (xy 52.602859 82.149146)
+        (xy 52.597243 82.15543)
+        (xy 52.550139 82.202535)
+        (xy 52.510023 82.223418)
+        (xy 52.465184 82.217516)
+        (xy 52.422307 82.197523)
+        (xy 52.411619 82.192539)
+        (xy 52.405917 82.191788)
+        (xy 52.405916 82.191788)
+        (xy 52.364385 82.18632)
+        (xy 52.36438 82.186319)
+        (xy 52.361952 82.186)
+        (xy 50.632048 82.186)
+        (xy 50.62962 82.186319)
+        (xy 50.629614 82.18632)
+        (xy 50.588083 82.191788)
+        (xy 50.588081 82.191788)
+        (xy 50.582381 82.192539)
+        (xy 50.577174 82.194966)
+        (xy 50.577167 82.194969)
+        (xy 50.479354 82.24058)
+        (xy 50.479352 82.240581)
+        (xy 50.473393 82.24336)
+        (xy 50.468743 82.248009)
+        (xy 50.46874 82.248012)
+        (xy 50.393012 82.32374)
+        (xy 50.393009 82.323743)
+        (xy 50.38836 82.328393)
+        (xy 50.385581 82.334352)
+        (xy 50.38558 82.334354)
+        (xy 50.339969 82.432167)
+        (xy 50.339966 82.432174)
+        (xy 50.337539 82.437381)
+        (xy 50.336788 82.443081)
+        (xy 50.336788 82.443083)
+        (xy 50.331905 82.480175)
+        (xy 50.331 82.487048)
+        (xy 50.331 82.866952)
+        (xy 50.102 82.866952)
+        (xy 50.102 81.596952)
+        (xy 50.331 81.596952)
+        (xy 50.331319 81.59938)
+        (xy 50.33132 81.599385)
+        (xy 50.336788 81.640916)
+        (xy 50.337539 81.646619)
+        (xy 50.339967 81.651827)
+        (xy 50.339969 81.651832)
+        (xy 50.377315 81.73192)
+        (xy 50.38836 81.755607)
+        (xy 50.473393 81.84064)
+        (xy 50.52388 81.864182)
+        (xy 50.577167 81.88903)
+        (xy 50.577168 81.88903)
+        (xy 50.582381 81.891461)
+        (xy 50.632048 81.898)
+        (xy 52.359495 81.898)
+        (xy 52.361952 81.898)
+        (xy 52.411619 81.891461)
+        (xy 52.481136 81.859045)
+        (xy 52.512917 81.852)
+        (xy 52.548793 81.852)
+        (xy 52.557212 81.852473)
+        (xy 52.594827 81.856711)
+        (xy 52.651177 81.846048)
+        (xy 52.653933 81.84558)
+        (xy 52.710647 81.837033)
+        (xy 52.715731 81.834583)
+        (xy 52.717984 81.833889)
+        (xy 52.718436 81.833777)
+        (xy 52.718878 81.833594)
+        (xy 52.721087 81.83282)
+        (xy 52.726634 81.831772)
+        (xy 52.777348 81.804967)
+        (xy 52.779825 81.803718)
+        (xy 52.831509 81.778829)
+        (xy 52.835641 81.774993)
+        (xy 52.837594 81.773663)
+        (xy 52.837991 81.773423)
+        (xy 52.838355 81.773122)
+        (xy 52.840246 81.771726)
+        (xy 52.845235 81.76909)
+        (xy 52.885822 81.728501)
+        (xy 52.887766 81.726628)
+        (xy 52.929844 81.687587)
+        (xy 52.932664 81.6827)
+        (xy 52.934137 81.680854)
+        (xy 52.939742 81.674581)
+        (xy 53.629301 80.985023)
+        (xy 53.653695 80.968724)
+        (xy 53.682473 80.963)
+        (xy 53.694706 80.963)
+        (xy 53.733997 80.974081)
+        (xy 53.761709 81.004059)
+        (xy 53.77004 81.020409)
+        (xy 53.770042 81.020412)
+        (xy 53.772731 81.025689)
+        (xy 53.860311 81.113269)
+        (xy 53.915544 81.141412)
+        (xy 53.96223 81.1652)
+        (xy 53.970668 81.169499)
+        (xy 53.976513 81.170424)
+        (xy 53.976514 81.170425)
+        (xy 53.976748 81.170462)
+        (xy 54.062226 81.184)
+        (xy 54.52082 81.184)
+        (xy 54.523774 81.184)
+        (xy 54.615332 81.169499)
+        (xy 54.725689 81.113269)
+        (xy 54.813269 81.025689)
+        (xy 54.869499 80.915332)
+        (xy 54.884 80.823774)
+        (xy 54.884 80.212226)
+        (xy 54.871504 80.133325)
+        (xy 54.870425 80.126514)
+        (xy 54.870424 80.126513)
+        (xy 54.869499 80.120668)
+        (xy 54.866797 80.115366)
+        (xy 54.836773 80.05644)
+        (xy 54.813269 80.010311)
+        (xy 54.725689 79.922731)
+        (xy 54.720412 79.920042)
+        (xy 54.620605 79.869187)
+        (xy 54.6206 79.869185)
+        (xy 54.615332 79.866501)
+        (xy 54.60949 79.865575)
+        (xy 54.609485 79.865574)
+        (xy 54.526692 79.852462)
+        (xy 54.52669 79.852461)
+        (xy 54.523774 79.852)
+        (xy 54.062226 79.852)
+        (xy 54.05931 79.852461)
+        (xy 54.059307 79.852462)
+        (xy 53.976514 79.865574)
+        (xy 53.976507 79.865576)
+        (xy 53.970668 79.866501)
+        (xy 53.9654 79.869184)
+        (xy 53.965394 79.869187)
+        (xy 53.865587 79.920042)
+        (xy 53.865583 79.920044)
+        (xy 53.860311 79.922731)
+        (xy 53.856124 79.926917)
+        (xy 53.856121 79.92692)
+        (xy 53.77692 80.006121)
+        (xy 53.776917 80.006124)
+        (xy 53.772731 80.010311)
+        (xy 53.770043 80.015584)
+        (xy 53.77004 80.01559)
+        (xy 53.761709 80.031941)
+        (xy 53.733997 80.061919)
+        (xy 53.694706 80.073)
+        (xy 53.496207 80.073)
+        (xy 53.487788 80.072527)
+        (xy 53.45577 80.068919)
+        (xy 53.455765 80.068919)
+        (xy 53.450173 80.068289)
+        (xy 53.444639 80.069335)
+        (xy 53.444636 80.069336)
+        (xy 53.393837 80.078947)
+        (xy 53.391067 80.079418)
+        (xy 53.339924 80.087127)
+        (xy 53.339922 80.087127)
+        (xy 53.334353 80.087967)
+        (xy 53.329279 80.090409)
+        (xy 53.326993 80.091115)
+        (xy 53.326563 80.091221)
+        (xy 53.326138 80.091398)
+        (xy 53.323901 80.09218)
+        (xy 53.318366 80.093228)
+        (xy 53.313391 80.095857)
+        (xy 53.313383 80.09586)
+        (xy 53.267653 80.120028)
+        (xy 53.265147 80.121293)
+        (xy 53.218565 80.143727)
+        (xy 53.218562 80.143728)
+        (xy 53.213491 80.146171)
+        (xy 53.209363 80.149999)
+        (xy 53.207392 80.151344)
+        (xy 53.207007 80.151575)
+        (xy 53.20667 80.151855)
+        (xy 53.204738 80.15328)
+        (xy 53.199765 80.15591)
+        (xy 53.195785 80.159889)
+        (xy 53.195782 80.159892)
+        (xy 53.159213 80.19646)
+        (xy 53.157191 80.198408)
+        (xy 53.119281 80.233584)
+        (xy 53.119276 80.233589)
+        (xy 53.115156 80.237413)
+        (xy 53.112343 80.242283)
+        (xy 53.110856 80.244149)
+        (xy 53.105239 80.250434)
+        (xy 52.456855 80.898818)
+        (xy 52.427854 80.916853)
+        (xy 52.393866 80.920201)
+        (xy 52.364387 80.91632)
+        (xy 52.364378 80.916319)
+        (xy 52.361952 80.916)
+        (xy 50.632048 80.916)
+        (xy 50.62962 80.916319)
+        (xy 50.629614 80.91632)
+        (xy 50.588083 80.921788)
+        (xy 50.588081 80.921788)
+        (xy 50.582381 80.922539)
+        (xy 50.577174 80.924966)
+        (xy 50.577167 80.924969)
+        (xy 50.479354 80.97058)
+        (xy 50.479352 80.970581)
+        (xy 50.473393 80.97336)
+        (xy 50.468743 80.978009)
+        (xy 50.46874 80.978012)
+        (xy 50.393012 81.05374)
+        (xy 50.393009 81.053743)
+        (xy 50.38836 81.058393)
+        (xy 50.385581 81.064352)
+        (xy 50.38558 81.064354)
+        (xy 50.339969 81.162167)
+        (xy 50.339966 81.162174)
+        (xy 50.337539 81.167381)
+        (xy 50.336788 81.173081)
+        (xy 50.336788 81.173083)
+        (xy 50.331585 81.212607)
+        (xy 50.331 81.217048)
+        (xy 50.331 81.596952)
+        (xy 50.102 81.596952)
+        (xy 50.102 80.860473)
+        (xy 50.107724 80.831695)
+        (xy 50.124026 80.807299)
+        (xy 50.327299 80.604026)
+        (xy 50.351695 80.587724)
+        (xy 50.380473 80.582)
+        (xy 50.481083 80.582)
+        (xy 50.512863 80.589045)
+        (xy 50.582381 80.621461)
+        (xy 50.632048 80.628)
+        (xy 52.359495 80.628)
+        (xy 52.361952 80.628)
+        (xy 52.411619 80.621461)
+        (xy 52.520607 80.57064)
+        (xy 52.60564 80.485607)
+        (xy 52.656461 80.376619)
+        (xy 52.663 80.326952)
+        (xy 52.663 79.947048)
+        (xy 52.656461 79.897381)
+        (xy 52.653821 79.89172)
+        (xy 52.6353 79.852)
+        (xy 52.60564 79.788393)
+        (xy 52.520607 79.70336)
+        (xy 52.506431 79.696749)
+        (xy 52.416832 79.654969)
+        (xy 52.416827 79.654967)
+        (xy 52.411619 79.652539)
+        (xy 52.405917 79.651788)
+        (xy 52.405916 79.651788)
+        (xy 52.364385 79.64632)
+        (xy 52.36438 79.646319)
+        (xy 52.361952 79.646)
+        (xy 50.632048 79.646)
+        (xy 50.62962 79.646319)
+        (xy 50.629614 79.64632)
+        (xy 50.588083 79.651788)
+        (xy 50.588081 79.651788)
+        (xy 50.582381 79.652539)
+        (xy 50.577168 79.654969)
+        (xy 50.577167 79.65497)
+        (xy 50.512863 79.684955)
+        (xy 50.481083 79.692)
+        (xy 50.194198 79.692)
+        (xy 50.185779 79.691527)
+        (xy 50.15377 79.68792)
+        (xy 50.153765 79.68792)
+        (xy 50.148173 79.68729)
+        (xy 50.142639 79.688336)
+        (xy 50.142636 79.688337)
+        (xy 50.091867 79.697942)
+        (xy 50.089098 79.698413)
+        (xy 50.037918 79.706128)
+        (xy 50.037916 79.706128)
+        (xy 50.032353 79.706967)
+        (xy 50.027282 79.709408)
+        (xy 50.024984 79.710117)
+        (xy 50.024566 79.71022)
+        (xy 50.024143 79.710396)
+        (xy 50.021897 79.711181)
+        (xy 50.016366 79.712229)
+        (xy 50.011392 79.714857)
+        (xy 50.011388 79.714859)
+        (xy 49.965677 79.739017)
+        (xy 49.963171 79.740282)
+        (xy 49.916564 79.762727)
+        (xy 49.916559 79.762729)
+        (xy 49.911491 79.765171)
+        (xy 49.907364 79.768999)
+        (xy 49.905392 79.770344)
+        (xy 49.905007 79.770575)
+        (xy 49.90467 79.770855)
+        (xy 49.902738 79.77228)
+        (xy 49.897765 79.77491)
+        (xy 49.893785 79.778889)
+        (xy 49.893782 79.778892)
+        (xy 49.857213 79.81546)
+        (xy 49.855191 79.817408)
+        (xy 49.817281 79.852584)
+        (xy 49.817276 79.852589)
+        (xy 49.813156 79.856413)
+        (xy 49.810343 79.861283)
+        (xy 49.808856 79.863149)
+        (xy 49.803239 79.869434)
+        (xy 49.362995 80.309678)
+        (xy 49.35671 80.315296)
+        (xy 49.331515 80.335389)
+        (xy 49.33151 80.335394)
+        (xy 49.327108 80.338905)
+        (xy 49.323935 80.343558)
+        (xy 49.323931 80.343563)
+        (xy 49.29481 80.386275)
+        (xy 49.293206 80.388536)
+        (xy 49.259125 80.434716)
+        (xy 49.257264 80.44003)
+        (xy 49.256144 80.442151)
+        (xy 49.255919 80.442524)
+        (xy 49.255745 80.442945)
+        (xy 49.254714 80.445085)
+        (xy 49.251541 80.449741)
+        (xy 49.24988 80.455123)
+        (xy 49.24988 80.455125)
+        (xy 49.234638 80.504535)
+        (xy 49.233759 80.507204)
+        (xy 49.216679 80.556015)
+        (xy 49.216677 80.556024)
+        (xy 49.214819 80.561335)
+        (xy 49.214608 80.56696)
+        (xy 49.214164 80.569308)
+        (xy 49.214057 80.569739)
+        (xy 49.214015 80.570187)
+        (xy 49.213659 80.572543)
+        (xy 49.212 80.577927)
+        (xy 49.212 80.583561)
+        (xy 49.212 80.635293)
+        (xy 49.211947 80.638104)
+        (xy 49.210014 80.689755)
+        (xy 49.210014 80.689759)
+        (xy 49.209804 80.695386)
+        (xy 49.211261 80.700826)
+        (xy 49.211527 80.703181)
+        (xy 49.212 80.711599)
+        (xy 49.212 82.690667)
+        (xy 49.198933 82.733029)
+        (xy 49.164274 82.760669)
+        (xy 49.120067 82.763982)
+        (xy 49.081675 82.741816)
+        (xy 49.05242 82.710287)
+        (xy 49.048587 82.706156)
+        (xy 49.043707 82.703338)
+        (xy 49.041852 82.701859)
+        (xy 49.035565 82.69624)
+        (xy 48.722321 82.382996)
+        (xy 48.716701 82.376708)
+        (xy 48.696611 82.351516)
+        (xy 48.696608 82.351513)
+        (xy 48.693095 82.347108)
+        (xy 48.688438 82.343932)
+        (xy 48.688435 82.34393)
+        (xy 48.645731 82.314814)
+        (xy 48.64344 82.313188)
+        (xy 48.601822 82.282473)
+        (xy 48.601816 82.28247)
+        (xy 48.597284 82.279125)
+        (xy 48.591965 82.277263)
+        (xy 48.589862 82.276152)
+        (xy 48.589476 82.275919)
+        (xy 48.589052 82.275744)
+        (xy 48.586913 82.274714)
+        (xy 48.582259 82.271541)
+        (xy 48.576876 82.26988)
+        (xy 48.576875 82.26988)
+        (xy 48.527471 82.25464)
+        (xy 48.524802 82.253761)
+        (xy 48.475988 82.236681)
+        (xy 48.475984 82.23668)
+        (xy 48.470665 82.234819)
+        (xy 48.465031 82.234607)
+        (xy 48.462702 82.234167)
+        (xy 48.462256 82.234056)
+        (xy 48.461817 82.234015)
+        (xy 48.459451 82.233658)
+        (xy 48.454073 82.232)
+        (xy 48.448441 82.232)
+        (xy 48.396707 82.232)
+        (xy 48.393896 82.231947)
+        (xy 48.342244 82.230014)
+        (xy 48.342239 82.230014)
+        (xy 48.336614 82.229804)
+        (xy 48.331173 82.231261)
+        (xy 48.328819 82.231527)
+        (xy 48.320401 82.232)
+        (xy 47.562917 82.232)
+        (xy 47.531137 82.224955)
+        (xy 47.472307 82.197523)
+        (xy 47.461619 82.192539)
+        (xy 47.455917 82.191788)
+        (xy 47.455916 82.191788)
+        (xy 47.414385 82.18632)
+        (xy 47.41438 82.186319)
+        (xy 47.411952 82.186)
+        (xy 45.682048 82.186)
+        (xy 45.67962 82.186319)
+        (xy 45.679614 82.18632)
+        (xy 45.638083 82.191788)
+        (xy 45.638081 82.191788)
+        (xy 45.632381 82.192539)
+        (xy 45.627174 82.194966)
+        (xy 45.627167 82.194969)
+        (xy 45.529354 82.24058)
+        (xy 45.529352 82.240581)
+        (xy 45.523393 82.24336)
+        (xy 45.518743 82.248009)
+        (xy 45.51874 82.248012)
+        (xy 45.443012 82.32374)
+        (xy 45.443009 82.323743)
+        (xy 45.43836 82.328393)
+        (xy 45.435581 82.334352)
+        (xy 45.43558 82.334354)
+        (xy 45.389969 82.432167)
+        (xy 45.389966 82.432174)
+        (xy 45.387539 82.437381)
+        (xy 45.386788 82.443081)
+        (xy 45.386788 82.443083)
+        (xy 45.381905 82.480175)
+        (xy 45.381 82.487048)
+        (xy 45.381 82.866952)
+        (xy 44.370261 82.866952)
+        (xy 44.396177 82.862048)
+        (xy 44.398933 82.86158)
+        (xy 44.455647 82.853033)
+        (xy 44.460731 82.850583)
+        (xy 44.462984 82.849889)
+        (xy 44.463436 82.849777)
+        (xy 44.463878 82.849594)
+        (xy 44.466087 82.84882)
+        (xy 44.471634 82.847772)
+        (xy 44.522348 82.820967)
+        (xy 44.524825 82.819718)
+        (xy 44.576509 82.794829)
+        (xy 44.580641 82.790993)
+        (xy 44.582594 82.789663)
+        (xy 44.582991 82.789423)
+        (xy 44.583355 82.789122)
+        (xy 44.585246 82.787726)
+        (xy 44.590235 82.78509)
+        (xy 44.630822 82.744501)
+        (xy 44.632766 82.742628)
+        (xy 44.674844 82.703587)
+        (xy 44.677664 82.6987)
+        (xy 44.679137 82.696854)
+        (xy 44.68475 82.690573)
+        (xy 45.493862 81.881462)
+        (xy 45.533975 81.860581)
+        (xy 45.578814 81.866483)
+        (xy 45.632381 81.891461)
+        (xy 45.682048 81.898)
+        (xy 47.409495 81.898)
+        (xy 47.411952 81.898)
+        (xy 47.461619 81.891461)
+        (xy 47.570607 81.84064)
+        (xy 47.65564 81.755607)
+        (xy 47.706461 81.646619)
+        (xy 47.713 81.596952)
+        (xy 47.713 81.217048)
+        (xy 47.706461 81.167381)
+        (xy 47.703889 81.161866)
+        (xy 47.685357 81.122123)
+        (xy 47.65564 81.058393)
+        (xy 47.570607 80.97336)
+        (xy 47.550403 80.963939)
+        (xy 47.466832 80.924969)
+        (xy 47.466827 80.924967)
+        (xy 47.461619 80.922539)
+        (xy 47.455917 80.921788)
+        (xy 47.455916 80.921788)
+        (xy 47.414385 80.91632)
+        (xy 47.41438 80.916319)
+        (xy 47.411952 80.916)
+        (xy 45.682048 80.916)
+        (xy 45.67962 80.916319)
+        (xy 45.679614 80.91632)
+        (xy 45.638083 80.921788)
+        (xy 45.638081 80.921788)
+        (xy 45.632381 80.922539)
+        (xy 45.627168 80.924969)
+        (xy 45.627167 80.92497)
+        (xy 45.562863 80.954955)
+        (xy 45.531083 80.962)
+        (xy 45.368207 80.962)
+        (xy 45.359788 80.961527)
+        (xy 45.32777 80.957919)
+        (xy 45.327765 80.957919)
+        (xy 45.322173 80.957289)
+        (xy 45.316639 80.958335)
+        (xy 45.316636 80.958336)
+        (xy 45.265837 80.967947)
+        (xy 45.263067 80.968418)
+        (xy 45.211924 80.976127)
+        (xy 45.211922 80.976127)
+        (xy 45.206353 80.976967)
+        (xy 45.201279 80.979409)
+        (xy 45.198993 80.980115)
+        (xy 45.198563 80.980221)
+        (xy 45.198138 80.980398)
+        (xy 45.195901 80.98118)
+        (xy 45.190366 80.982228)
+        (xy 45.185391 80.984857)
+        (xy 45.185383 80.98486)
+        (xy 45.139653 81.009028)
+        (xy 45.137147 81.010293)
+        (xy 45.090565 81.032727)
+        (xy 45.090562 81.032728)
+        (xy 45.085491 81.035171)
+        (xy 45.081363 81.038999)
+        (xy 45.079392 81.040344)
+        (xy 45.079007 81.040575)
+        (xy 45.07867 81.040855)
+        (xy 45.076738 81.04228)
+        (xy 45.071765 81.04491)
+        (xy 45.067785 81.048889)
+        (xy 45.067782 81.048892)
+        (xy 45.031213 81.08546)
+        (xy 45.029191 81.087408)
+        (xy 44.991281 81.122584)
+        (xy 44.991276 81.122589)
+        (xy 44.987156 81.126413)
+        (xy 44.984343 81.131283)
+        (xy 44.982856 81.133149)
+        (xy 44.977239 81.139434)
+        (xy 44.289403 81.82727)
+        (xy 44.259467 81.845616)
+        (xy 44.224464 81.84837)
+        (xy 44.192026 81.834933)
+        (xy 44.187875 81.831917)
+        (xy 44.183689 81.827731)
+        (xy 44.137745 81.804321)
+        (xy 44.078605 81.774187)
+        (xy 44.0786 81.774185)
+        (xy 44.073332 81.771501)
+        (xy 44.06749 81.770575)
+        (xy 44.067485 81.770574)
+        (xy 43.984692 81.757462)
+        (xy 43.98469 81.757461)
+        (xy 43.981774 81.757)
+        (xy 43.520226 81.757)
+        (xy 43.51731 81.757461)
+        (xy 43.517307 81.757462)
+        (xy 43.434514 81.770574)
+        (xy 43.434507 81.770576)
+        (xy 43.428668 81.771501)
+        (xy 43.4234 81.774184)
+        (xy 43.423394 81.774187)
+        (xy 43.323587 81.825042)
+        (xy 43.323583 81.825044)
+        (xy 43.318311 81.827731)
+        (xy 43.314124 81.831917)
+        (xy 43.314121 81.83192)
+        (xy 43.23492 81.911121)
+        (xy 43.234917 81.911124)
+        (xy 43.230731 81.915311)
+        (xy 43.228044 81.920583)
+        (xy 43.228042 81.920587)
+        (xy 43.177187 82.020394)
+        (xy 43.177184 82.0204)
+        (xy 43.174501 82.025668)
+        (xy 43.173576 82.031507)
+        (xy 43.173574 82.031514)
+        (xy 43.160554 82.113727)
+        (xy 43.16 82.117226)
+        (xy 43.16 82.12018)
+        (xy 43.16 82.449027)
+        (xy 43.154276 82.477805)
+        (xy 43.137976 82.502198)
+        (xy 42.975258 82.664917)
+        (xy 42.814364 82.825811)
+        (xy 42.772954 82.84691)
+        (xy 42.72705 82.83964)
+        (xy 42.694186 82.806776)
+        (xy 42.686916 82.760872)
+        (xy 42.686948 82.760669)
+        (xy 42.692 82.728774)
+        (xy 42.692 82.117226)
+        (xy 42.677499 82.025668)
+        (xy 42.666186 82.003466)
+        (xy 42.633937 81.940173)
+        (xy 42.621269 81.915311)
+        (xy 42.568026 81.862068)
+        (xy 42.551724 81.837672)
+        (xy 42.546 81.808894)
+        (xy 42.546 81.259106)
+        (xy 42.551724 81.230328)
+        (xy 42.568026 81.205932)
+        (xy 42.591283 81.182675)
+        (xy 42.621269 81.152689)
+        (xy 42.677499 81.042332)
+        (xy 42.692 80.950774)
+        (xy 42.692 80.947779)
+        (xy 43.160501 80.947779)
+        (xy 43.160963 80.953654)
+        (xy 43.174057 81.036328)
+        (xy 43.177669 81.047447)
+        (xy 43.228452 81.147114)
+        (xy 43.23533 81.15658)
+        (xy 43.314419 81.235669)
+        (xy 43.323885 81.242547)
+        (xy 43.423551 81.29333)
+        (xy 43.434671 81.296943)
+        (xy 43.517346 81.310037)
+        (xy 43.523219 81.3105)
+        (xy 43.614098 81.3105)
+        (xy 43.621907 81.308407)
+        (xy 43.624 81.300598)
+        (xy 43.624 81.300597)
+        (xy 43.878 81.300597)
+        (xy 43.880092 81.308406)
+        (xy 43.887902 81.310499)
+        (xy 43.978779 81.310499)
+        (xy 43.984654 81.310036)
+        (xy 44.067328 81.296942)
+        (xy 44.078447 81.29333)
+        (xy 44.178114 81.242547)
+        (xy 44.18758 81.235669)
+        (xy 44.266669 81.15658)
+        (xy 44.273547 81.147114)
+        (xy 44.32433 81.047448)
+        (xy 44.327943 81.036328)
+        (xy 44.341037 80.953653)
+        (xy 44.3415 80.947781)
+        (xy 44.3415 80.781902)
+        (xy 44.339407 80.774092)
+        (xy 44.331598 80.772)
+        (xy 43.887902 80.772)
+        (xy 43.880092 80.774092)
+        (xy 43.878 80.781902)
+        (xy 43.878 81.300597)
+        (xy 43.624 81.300597)
+        (xy 43.624 80.781902)
+        (xy 43.621907 80.774092)
+        (xy 43.614098 80.772)
+        (xy 43.170403 80.772)
+        (xy 43.162593 80.774092)
+        (xy 43.160501 80.781902)
+        (xy 43.160501 80.947779)
+        (xy 42.692 80.947779)
+        (xy 42.692 80.508098)
+        (xy 43.1605 80.508098)
+        (xy 43.162592 80.515907)
+        (xy 43.170402 80.518)
+        (xy 43.614098 80.518)
+        (xy 43.621907 80.515907)
+        (xy 43.624 80.508098)
+        (xy 43.878 80.508098)
+        (xy 43.880092 80.515907)
+        (xy 43.887902 80.518)
+        (xy 44.331597 80.518)
+        (xy 44.339406 80.515907)
+        (xy 44.341499 80.508098)
+        (xy 44.341499 80.342221)
+        (xy 44.341036 80.336345)
+        (xy 44.339151 80.324441)
+        (xy 45.381501 80.324441)
+        (xy 45.381821 80.329336)
+        (xy 45.387276 80.370779)
+        (xy 45.390461 80.381705)
+        (xy 45.435993 80.479349)
+        (xy 45.443431 80.489971)
+        (xy 45.519028 80.565568)
+        (xy 45.52965 80.573006)
+        (xy 45.627298 80.61854)
+        (xy 45.638215 80.621722)
+        (xy 45.679663 80.627179)
+        (xy 45.684557 80.6275)
+        (xy 46.410098 80.6275)
+        (xy 46.417907 80.625407)
+        (xy 46.42 80.617598)
+        (xy 46.42 80.617597)
+        (xy 46.674 80.617597)
+        (xy 46.676092 80.625406)
+        (xy 46.683902 80.627499)
+        (xy 47.409441 80.627499)
+        (xy 47.414336 80.627178)
+        (xy 47.455779 80.621723)
+        (xy 47.466705 80.618538)
+        (xy 47.564349 80.573006)
+        (xy 47.574971 80.565568)
+        (xy 47.650568 80.489971)
+        (xy 47.658006 80.479349)
+        (xy 47.70354 80.381701)
+        (xy 47.706722 80.370784)
+        (xy 47.712179 80.329336)
+        (xy 47.7125 80.324443)
+        (xy 47.7125 80.273902)
+        (xy 47.710407 80.266092)
+        (xy 47.702598 80.264)
+        (xy 46.683902 80.264)
+        (xy 46.676092 80.266092)
+        (xy 46.674 80.273902)
+        (xy 46.674 80.617597)
+        (xy 46.42 80.617597)
+        (xy 46.42 80.273902)
+        (xy 46.417907 80.266092)
+        (xy 46.410098 80.264)
+        (xy 45.391403 80.264)
+        (xy 45.383593 80.266092)
+        (xy 45.381501 80.273902)
+        (xy 45.381501 80.324441)
+        (xy 44.339151 80.324441)
+        (xy 44.327942 80.253671)
+        (xy 44.32433 80.242552)
+        (xy 44.273547 80.142885)
+        (xy 44.266669 80.133419)
+        (xy 44.18758 80.05433)
+        (xy 44.178114 80.047452)
+        (xy 44.085178 80.000098)
+        (xy 45.3815 80.000098)
+        (xy 45.383592 80.007907)
+        (xy 45.391402 80.01)
+        (xy 46.410098 80.01)
+        (xy 46.417907 80.007907)
+        (xy 46.42 80.000098)
+        (xy 46.674 80.000098)
+        (xy 46.676092 80.007907)
+        (xy 46.683902 80.01)
+        (xy 47.702597 80.01)
+        (xy 47.710406 80.007907)
+        (xy 47.712499 80.000098)
+        (xy 47.712499 79.949559)
+        (xy 47.712178 79.944663)
+        (xy 47.706723 79.90322)
+        (xy 47.703538 79.892294)
+        (xy 47.658006 79.79465)
+        (xy 47.650568 79.784028)
+        (xy 47.574971 79.708431)
+        (xy 47.564349 79.700993)
+        (xy 47.466701 79.655459)
+        (xy 47.455784 79.652277)
+        (xy 47.414336 79.64682)
+        (xy 47.409443 79.6465)
+        (xy 46.683902 79.6465)
+        (xy 46.676092 79.648592)
+        (xy 46.674 79.656402)
+        (xy 46.674 80.000098)
+        (xy 46.42 80.000098)
+        (xy 46.42 79.656403)
+        (xy 46.417907 79.648593)
+        (xy 46.410098 79.646501)
+        (xy 45.684559 79.646501)
+        (xy 45.679663 79.646821)
+        (xy 45.63822 79.652276)
+        (xy 45.627294 79.655461)
+        (xy 45.52965 79.700993)
+        (xy 45.519028 79.708431)
+        (xy 45.443431 79.784028)
+        (xy 45.435993 79.79465)
+        (xy 45.390459 79.892298)
+        (xy 45.387277 79.903215)
+        (xy 45.38182 79.944663)
+        (xy 45.3815 79.949557)
+        (xy 45.3815 80.000098)
+        (xy 44.085178 80.000098)
+        (xy 44.078448 79.996669)
+        (xy 44.067328 79.993056)
+        (xy 43.984653 79.979962)
+        (xy 43.978781 79.9795)
+        (xy 43.887902 79.9795)
+        (xy 43.880092 79.981592)
+        (xy 43.878 79.989402)
+        (xy 43.878 80.508098)
+        (xy 43.624 80.508098)
+        (xy 43.624 79.989403)
+        (xy 43.621907 79.981593)
+        (xy 43.614098 79.979501)
+        (xy 43.523221 79.979501)
+        (xy 43.517345 79.979963)
+        (xy 43.434671 79.993057)
+        (xy 43.423552 79.996669)
+        (xy 43.323885 80.047452)
+        (xy 43.314419 80.05433)
+        (xy 43.23533 80.133419)
+        (xy 43.228452 80.142885)
+        (xy 43.177669 80.242551)
+        (xy 43.174056 80.253671)
+        (xy 43.160962 80.336346)
+        (xy 43.1605 80.342219)
+        (xy 43.1605 80.508098)
+        (xy 42.692 80.508098)
+        (xy 42.692 80.339226)
+        (xy 42.677499 80.247668)
+        (xy 42.668241 80.229499)
+        (xy 42.637967 80.170083)
+        (xy 42.621269 80.137311)
+        (xy 42.533689 80.049731)
+        (xy 42.528412 80.047042)
+        (xy 42.428605 79.996187)
+        (xy 42.4286 79.996185)
+        (xy 42.423332 79.993501)
+        (xy 42.41749 79.992575)
+        (xy 42.417485 79.992574)
+        (xy 42.334692 79.979462)
+        (xy 42.33469 79.979461)
+        (xy 42.331774 79.979)
+        (xy 41.870226 79.979)
+        (xy 41.86731 79.979461)
+        (xy 41.867307 79.979462)
+        (xy 41.784514 79.992574)
+        (xy 41.784507 79.992576)
+        (xy 41.778668 79.993501)
+        (xy 41.7734 79.996184)
+        (xy 41.773394 79.996187)
+        (xy 41.673587 80.047042)
+        (xy 41.673583 80.047044)
+        (xy 41.668311 80.049731)
+        (xy 41.664124 80.053917)
+        (xy 41.664121 80.05392)
+        (xy 41.584918 80.133123)
+        (xy 41.584915 80.133126)
+        (xy 41.580731 80.137311)
+        (xy 41.578515 80.141659)
+        (xy 41.547317 80.166394)
+        (xy 41.50722 80.17148)
+        (xy 41.470282 80.155074)
+        (xy 41.447172 80.121914)
+        (xy 41.446819 80.120905)
+        (xy 41.445771 80.115366)
+        (xy 41.418974 80.064663)
+        (xy 41.417715 80.062168)
+        (xy 41.392829 80.010491)
+        (xy 41.388995 80.006358)
+        (xy 41.387661 80.004402)
+        (xy 41.387426 80.004012)
+        (xy 41.387132 80.003657)
+        (xy 41.385725 80.00175)
+        (xy 41.38309 79.996765)
+        (xy 41.34254 79.956215)
+        (xy 41.340589 79.95419)
+        (xy 41.30542 79.916287)
+        (xy 41.301587 79.912156)
+        (xy 41.296707 79.909338)
+        (xy 41.294852 79.907859)
+        (xy 41.288565 79.90224)
+        (xy 40.848321 79.461996)
+        (xy 40.842701 79.455708)
+        (xy 40.822611 79.430516)
+        (xy 40.822608 79.430513)
+        (xy 40.819095 79.426108)
+        (xy 40.814438 79.422932)
+        (xy 40.814435 79.42293)
+        (xy 40.771731 79.393814)
+        (xy 40.76944 79.392188)
+        (xy 40.727822 79.361473)
+        (xy 40.727816 79.36147)
+        (xy 40.723284 79.358125)
+        (xy 40.717965 79.356263)
+        (xy 40.715862 79.355152)
+        (xy 40.715476 79.354919)
+        (xy 40.715052 79.354744)
+        (xy 40.712913 79.353714)
+        (xy 40.708259 79.350541)
+        (xy 40.702876 79.34888)
+        (xy 40.702875 79.34888)
+        (xy 40.653471 79.33364)
+        (xy 40.650802 79.332761)
+        (xy 40.601988 79.315681)
+        (xy 40.601984 79.31568)
+        (xy 40.596665 79.313819)
+        (xy 40.591031 79.313607)
+        (xy 40.588702 79.313167)
+        (xy 40.588256 79.313056)
+        (xy 40.587817 79.313015)
+        (xy 40.585451 79.312658)
+        (xy 40.580073 79.311)
+        (xy 40.574441 79.311)
+        (xy 40.522707 79.311)
+        (xy 40.519896 79.310947)
+        (xy 40.468244 79.309014)
+        (xy 40.468239 79.309014)
+        (xy 40.462614 79.308804)
+        (xy 40.457173 79.310261)
+        (xy 40.454819 79.310527)
+        (xy 40.446401 79.311)
+        (xy 40.402613 79.311)
+        (xy 40.363322 79.299919)
+        (xy 40.33561 79.269942)
+        (xy 40.332435 79.263711)
+        (xy 40.332434 79.26371)
+        (xy 40.329746 79.258434)
+        (xy 40.236566 79.165254)
+        (xy 40.231289 79.162565)
+        (xy 40.200243 79.146746)
+        (xy 41.5105 79.146746)
+        (xy 41.510962 79.152618)
+        (xy 41.524984 79.241151)
+        (xy 41.528597 79.252271)
+        (xy 41.582976 79.358994)
+        (xy 41.589851 79.368456)
+        (xy 41.674543 79.453148)
+        (xy 41.684005 79.460023)
+        (xy 41.790728 79.514402)
+        (xy 41.801848 79.518015)
+        (xy 41.890381 79.532037)
+        (xy 41.896254 79.5325)
+        (xy 42.014098 79.5325)
+        (xy 42.021907 79.530407)
+        (xy 42.024 79.522598)
+        (xy 42.278 79.522598)
+        (xy 42.280092 79.530407)
+        (xy 42.287902 79.5325)
+        (xy 42.405746 79.5325)
+        (xy 42.411618 79.532037)
+        (xy 42.500151 79.518015)
+        (xy 42.511271 79.514402)
+        (xy 42.617994 79.460023)
+        (xy 42.627456 79.453148)
+        (xy 42.712148 79.368456)
+        (xy 42.719023 79.358994)
+        (xy 42.773402 79.252271)
+        (xy 42.777015 79.241151)
+        (xy 42.791037 79.152618)
+        (xy 42.791496 79.146793)
+        (xy 43.06 79.146793)
+        (xy 43.060001 79.149736)
+        (xy 43.060462 79.15265)
+        (xy 43.060463 79.152656)
+        (xy 43.06814 79.201128)
+        (xy 43.075429 79.247153)
+        (xy 43.078114 79.252423)
+        (xy 43.078115 79.252425)
+        (xy 43.132564 79.359288)
+        (xy 43.135254 79.364566)
+        (xy 43.228434 79.457746)
+        (xy 43.286812 79.487491)
+        (xy 43.328128 79.508543)
+        (xy 43.345847 79.517571)
+        (xy 43.351692 79.518496)
+        (xy 43.351693 79.518497)
+        (xy 43.361802 79.520098)
+        (xy 43.443263 79.533)
+        (xy 43.958736 79.532999)
+        (xy 44.056153 79.517571)
+        (xy 44.173566 79.457746)
+        (xy 44.266746 79.364566)
+        (xy 44.271543 79.355152)
+        (xy 44.27261 79.353058)
+        (xy 44.300322 79.323081)
+        (xy 44.339613 79.312)
+        (xy 44.58512 79.312)
+        (xy 44.61636 79.318796)
+        (xy 44.618394 79.319724)
+        (xy 44.622919 79.322633)
+        (xy 44.759715 79.3628)
+        (xy 44.896904 79.3628)
+        (xy 44.902285 79.3628)
+        (xy 45.039081 79.322633)
+        (xy 45.043606 79.319724)
+        (xy 45.04564 79.318796)
+        (xy 45.07688 79.312)
+        (xy 45.531083 79.312)
+        (xy 45.562863 79.319045)
+        (xy 45.632381 79.351461)
+        (xy 45.682048 79.358)
+        (xy 47.409495 79.358)
+        (xy 47.411952 79.358)
+        (xy 47.461619 79.351461)
+        (xy 47.570607 79.30064)
+        (xy 47.65564 79.215607)
+        (xy 47.706461 79.106619)
+        (xy 47.713 79.056952)
+        (xy 50.331 79.056952)
+        (xy 50.331319 79.05938)
+        (xy 50.33132 79.059385)
+        (xy 50.335727 79.092857)
+        (xy 50.337539 79.106619)
+        (xy 50.339967 79.111827)
+        (xy 50.339969 79.111832)
+        (xy 50.368395 79.172792)
+        (xy 50.38836 79.215607)
+        (xy 50.473393 79.30064)
+        (xy 50.537376 79.330475)
+        (xy 50.577167 79.34903)
+        (xy 50.577168 79.34903)
+        (xy 50.582381 79.351461)
+        (xy 50.632048 79.358)
+        (xy 52.359495 79.358)
+        (xy 52.361952 79.358)
+        (xy 52.411619 79.351461)
+        (xy 52.481136 79.319045)
+        (xy 52.512917 79.312)
+        (xy 52.96712 79.312)
+        (xy 52.99836 79.318796)
+        (xy 53.000394 79.319724)
+        (xy 53.004919 79.322633)
+        (xy 53.141715 79.3628)
+        (xy 53.278904 79.3628)
+        (xy 53.284285 79.3628)
+        (xy 53.421081 79.322633)
+        (xy 53.425606 79.319724)
+        (xy 53.42764 79.318796)
+        (xy 53.45888 79.312)
+        (xy 53.704387 79.312)
+        (xy 53.743678 79.323081)
+        (xy 53.77139 79.353058)
+        (xy 53.774564 79.359288)
+        (xy 53.774565 79.359289)
+        (xy 53.777254 79.364566)
+        (xy 53.870434 79.457746)
+        (xy 53.928812 79.487491)
+        (xy 53.970128 79.508543)
+        (xy 53.987847 79.517571)
+        (xy 53.993692 79.518496)
+        (xy 53.993693 79.518497)
+        (xy 54.003802 79.520098)
+        (xy 54.085263 79.533)
+        (xy 54.600736 79.532999)
+        (xy 54.698153 79.517571)
+        (xy 54.815566 79.457746)
+        (xy 54.908746 79.364566)
+        (xy 54.968571 79.247153)
+        (xy 54.984 79.149737)
+        (xy 54.984 79.146746)
+        (xy 55.2525 79.146746)
+        (xy 55.252962 79.152618)
+        (xy 55.266984 79.241151)
+        (xy 55.270597 79.252271)
+        (xy 55.324976 79.358994)
+        (xy 55.331851 79.368456)
+        (xy 55.416543 79.453148)
+        (xy 55.426005 79.460023)
+        (xy 55.532728 79.514402)
+        (xy 55.543848 79.518015)
+        (xy 55.632381 79.532037)
+        (xy 55.638254 79.5325)
+        (xy 55.756098 79.5325)
+        (xy 55.763907 79.530407)
+        (xy 55.766 79.522598)
+        (xy 56.02 79.522598)
+        (xy 56.022092 79.530407)
+        (xy 56.029902 79.5325)
+        (xy 56.147746 79.5325)
+        (xy 56.153618 79.532037)
+        (xy 56.242151 79.518015)
+        (xy 56.253271 79.514402)
+        (xy 56.359994 79.460023)
+        (xy 56.369456 79.453148)
+        (xy 56.454148 79.368456)
+        (xy 56.461023 79.358994)
+        (xy 56.515402 79.252271)
+        (xy 56.519015 79.241151)
+        (xy 56.533037 79.152618)
+        (xy 56.5335 79.146746)
+        (xy 56.5335 79.003902)
+        (xy 56.531407 78.996092)
+        (xy 56.523598 78.994)
+        (xy 56.029902 78.994)
+        (xy 56.022092 78.996092)
+        (xy 56.02 79.003902)
+        (xy 56.02 79.522598)
+        (xy 55.766 79.522598)
+        (xy 55.766 79.003902)
+        (xy 55.763907 78.996092)
+        (xy 55.756098 78.994)
+        (xy 55.262402 78.994)
+        (xy 55.254592 78.996092)
+        (xy 55.2525 79.003902)
+        (xy 55.2525 79.146746)
+        (xy 54.984 79.146746)
+        (xy 54.983999 78.730098)
+        (xy 55.2525 78.730098)
+        (xy 55.254592 78.737907)
+        (xy 55.262402 78.74)
+        (xy 55.756098 78.74)
+        (xy 55.763907 78.737907)
+        (xy 55.766 78.730098)
+        (xy 56.02 78.730098)
+        (xy 56.022092 78.737907)
+        (xy 56.029902 78.74)
+        (xy 56.523598 78.74)
+        (xy 56.531407 78.737907)
+        (xy 56.5335 78.730098)
+        (xy 56.5335 78.587254)
+        (xy 56.533037 78.581381)
+        (xy 56.519015 78.492848)
+        (xy 56.515402 78.481728)
+        (xy 56.461023 78.375005)
+        (xy 56.454148 78.365543)
+        (xy 56.369456 78.280851)
+        (xy 56.359994 78.273976)
+        (xy 56.253271 78.219597)
+        (xy 56.242151 78.215984)
+        (xy 56.153618 78.201962)
+        (xy 56.147746 78.2015)
+        (xy 56.029902 78.2015)
+        (xy 56.022092 78.203592)
+        (xy 56.02 78.211402)
+        (xy 56.02 78.730098)
+        (xy 55.766 78.730098)
+        (xy 55.766 78.211402)
+        (xy 55.763907 78.203592)
+        (xy 55.756098 78.2015)
+        (xy 55.638254 78.2015)
+        (xy 55.632381 78.201962)
+        (xy 55.543848 78.215984)
+        (xy 55.532728 78.219597)
+        (xy 55.426005 78.273976)
+        (xy 55.416543 78.280851)
+        (xy 55.331851 78.365543)
+        (xy 55.324976 78.375005)
+        (xy 55.270597 78.481728)
+        (xy 55.266984 78.492848)
+        (xy 55.252962 78.581381)
+        (xy 55.2525 78.587254)
+        (xy 55.2525 78.730098)
+        (xy 54.983999 78.730098)
+        (xy 54.983999 78.584264)
+        (xy 54.968571 78.486847)
+        (xy 54.908746 78.369434)
+        (xy 54.815566 78.276254)
+        (xy 54.810289 78.273565)
+        (xy 54.703426 78.219115)
+        (xy 54.703422 78.219113)
+        (xy 54.698153 78.216429)
+        (xy 54.692311 78.215503)
+        (xy 54.692306 78.215502)
+        (xy 54.603655 78.201462)
+        (xy 54.603652 78.201461)
+        (xy 54.600737 78.201)
+        (xy 54.597783 78.201)
+        (xy 54.088218 78.201)
+        (xy 54.088205 78.201)
+        (xy 54.085264 78.201001)
+        (xy 54.08235 78.201462)
+        (xy 54.082343 78.201463)
+        (xy 53.993692 78.215503)
+        (xy 53.99369 78.215503)
+        (xy 53.987847 78.216429)
+        (xy 53.982577 78.219113)
+        (xy 53.982574 78.219115)
+        (xy 53.87571 78.273565)
+        (xy 53.875706 78.273567)
+        (xy 53.870434 78.276254)
+        (xy 53.866247 78.28044)
+        (xy 53.866244 78.280443)
+        (xy 53.781443 78.365244)
+        (xy 53.78144 78.365247)
+        (xy 53.777254 78.369434)
+        (xy 53.774568 78.374705)
+        (xy 53.774564 78.374711)
+        (xy 53.77139 78.380942)
+        (xy 53.743678 78.410919)
+        (xy 53.704387 78.422)
+        (xy 53.45888 78.422)
+        (xy 53.42764 78.415204)
+        (xy 53.425605 78.414274)
+        (xy 53.421081 78.411367)
+        (xy 53.415923 78.409852)
+        (xy 53.41592 78.409851)
+        (xy 53.289447 78.372715)
+        (xy 53.289442 78.372714)
+        (xy 53.284285 78.3712)
+        (xy 53.141715 78.3712)
+        (xy 53.136558 78.372714)
+        (xy 53.136552 78.372715)
+        (xy 53.010079 78.409851)
+        (xy 53.010073 78.409853)
+        (xy 53.004919 78.411367)
+        (xy 53.000394 78.414274)
+        (xy 52.99836 78.415204)
+        (xy 52.96712 78.422)
+        (xy 52.512917 78.422)
+        (xy 52.481137 78.414955)
+        (xy 52.416832 78.38497)
+        (xy 52.416833 78.38497)
+        (xy 52.411619 78.382539)
+        (xy 52.405917 78.381788)
+        (xy 52.405916 78.381788)
+        (xy 52.364385 78.37632)
+        (xy 52.36438 78.376319)
+        (xy 52.361952 78.376)
+        (xy 50.632048 78.376)
+        (xy 50.62962 78.376319)
+        (xy 50.629614 78.37632)
+        (xy 50.588083 78.381788)
+        (xy 50.588081 78.381788)
+        (xy 50.582381 78.382539)
+        (xy 50.577174 78.384966)
+        (xy 50.577167 78.384969)
+        (xy 50.479354 78.43058)
+        (xy 50.479352 78.430581)
+        (xy 50.473393 78.43336)
+        (xy 50.468743 78.438009)
+        (xy 50.46874 78.438012)
+        (xy 50.393012 78.51374)
+        (xy 50.393009 78.513743)
+        (xy 50.38836 78.518393)
+        (xy 50.385581 78.524352)
+        (xy 50.38558 78.524354)
+        (xy 50.339969 78.622167)
+        (xy 50.339966 78.622174)
+        (xy 50.337539 78.627381)
+        (xy 50.336788 78.633081)
+        (xy 50.336788 78.633083)
+        (xy 50.332196 78.667965)
+        (xy 50.331 78.677048)
+        (xy 50.331 79.056952)
+        (xy 47.713 79.056952)
+        (xy 47.713 78.677048)
+        (xy 47.706461 78.627381)
+        (xy 47.65564 78.518393)
+        (xy 47.570607 78.43336)
+        (xy 47.549404 78.423473)
+        (xy 47.466832 78.384969)
+        (xy 47.466827 78.384967)
+        (xy 47.461619 78.382539)
+        (xy 47.455917 78.381788)
+        (xy 47.455916 78.381788)
+        (xy 47.414385 78.37632)
+        (xy 47.41438 78.376319)
+        (xy 47.411952 78.376)
+        (xy 45.682048 78.376)
+        (xy 45.67962 78.376319)
+        (xy 45.679614 78.37632)
+        (xy 45.638083 78.381788)
+        (xy 45.638081 78.381788)
+        (xy 45.632381 78.382539)
+        (xy 45.627168 78.384969)
+        (xy 45.627167 78.38497)
+        (xy 45.562863 78.414955)
+        (xy 45.531083 78.422)
+        (xy 45.07688 78.422)
+        (xy 45.04564 78.415204)
+        (xy 45.043605 78.414274)
+        (xy 45.039081 78.411367)
+        (xy 45.033923 78.409852)
+        (xy 45.03392 78.409851)
+        (xy 44.907447 78.372715)
+        (xy 44.907442 78.372714)
+        (xy 44.902285 78.3712)
+        (xy 44.759715 78.3712)
+        (xy 44.754558 78.372714)
+        (xy 44.754552 78.372715)
+        (xy 44.628079 78.409851)
+        (xy 44.628073 78.409853)
+        (xy 44.622919 78.411367)
+        (xy 44.618394 78.414274)
+        (xy 44.61636 78.415204)
+        (xy 44.58512 78.422)
+        (xy 44.339613 78.422)
+        (xy 44.300322 78.410919)
+        (xy 44.27261 78.380942)
+        (xy 44.269435 78.374711)
+        (xy 44.269434 78.374709)
+        (xy 44.266746 78.369434)
+        (xy 44.173566 78.276254)
+        (xy 44.168289 78.273565)
+        (xy 44.061426 78.219115)
+        (xy 44.061422 78.219113)
+        (xy 44.056153 78.216429)
+        (xy 44.050311 78.215503)
+        (xy 44.050306 78.215502)
+        (xy 43.961655 78.201462)
+        (xy 43.961652 78.201461)
+        (xy 43.958737 78.201)
+        (xy 43.955783 78.201)
+        (xy 43.446218 78.201)
+        (xy 43.446205 78.201)
+        (xy 43.443264 78.201001)
+        (xy 43.44035 78.201462)
+        (xy 43.440343 78.201463)
+        (xy 43.351692 78.215503)
+        (xy 43.35169 78.215503)
+        (xy 43.345847 78.216429)
+        (xy 43.340577 78.219113)
+        (xy 43.340574 78.219115)
+        (xy 43.23371 78.273565)
+        (xy 43.233706 78.273567)
+        (xy 43.228434 78.276254)
+        (xy 43.224247 78.28044)
+        (xy 43.224244 78.280443)
+        (xy 43.139443 78.365244)
+        (xy 43.13944 78.365247)
+        (xy 43.135254 78.369434)
+        (xy 43.132567 78.374706)
+        (xy 43.132565 78.37471)
+        (xy 43.078115 78.481573)
+        (xy 43.078112 78.481579)
+        (xy 43.075429 78.486847)
+        (xy 43.074504 78.492686)
+        (xy 43.074502 78.492693)
+        (xy 43.060631 78.580279)
+        (xy 43.06 78.584263)
+        (xy 43.06 78.587215)
+        (xy 43.06 78.587216)
+        (xy 43.06 79.146781)
+        (xy 43.06 79.146793)
+        (xy 42.791496 79.146793)
+        (xy 42.7915 79.146746)
+        (xy 42.7915 79.003902)
+        (xy 42.789407 78.996092)
+        (xy 42.781598 78.994)
+        (xy 42.287902 78.994)
+        (xy 42.280092 78.996092)
+        (xy 42.278 79.003902)
+        (xy 42.278 79.522598)
+        (xy 42.024 79.522598)
+        (xy 42.024 79.003902)
+        (xy 42.021907 78.996092)
+        (xy 42.014098 78.994)
+        (xy 41.520402 78.994)
+        (xy 41.512592 78.996092)
+        (xy 41.5105 79.003902)
+        (xy 41.5105 79.146746)
+        (xy 40.200243 79.146746)
+        (xy 40.124426 79.108115)
+        (xy 40.124422 79.108113)
+        (xy 40.119153 79.105429)
+        (xy 40.113311 79.104503)
+        (xy 40.113306 79.104502)
+        (xy 40.024655 79.090462)
+        (xy 40.024652 79.090461)
+        (xy 40.021737 79.09)
+        (xy 40.018783 79.09)
+        (xy 39.509218 79.09)
+        (xy 39.509205 79.09)
+        (xy 39.506264 79.090001)
+        (xy 39.50335 79.090462)
+        (xy 39.503343 79.090463)
+        (xy 39.414692 79.104503)
+        (xy 39.41469 79.104503)
+        (xy 39.408847 79.105429)
+        (xy 39.403577 79.108113)
+        (xy 39.403574 79.108115)
+        (xy 39.29671 79.162565)
+        (xy 39.296706 79.162567)
+        (xy 39.291434 79.165254)
+        (xy 39.287247 79.16944)
+        (xy 39.287244 79.169443)
+        (xy 39.202443 79.254244)
+        (xy 39.20244 79.254247)
+        (xy 39.198254 79.258434)
+        (xy 39.195567 79.263706)
+        (xy 39.195565 79.26371)
+        (xy 39.141115 79.370573)
+        (xy 39.141112 79.370579)
+        (xy 39.138429 79.375847)
+        (xy 39.137504 79.381686)
+        (xy 39.137502 79.381693)
+        (xy 39.124784 79.461996)
+        (xy 39.123 79.473263)
+        (xy 39.123 79.476215)
+        (xy 39.123 79.476216)
+        (xy 39.123 80.035781)
+        (xy 39.123 80.035793)
+        (xy 39.123001 80.038736)
+        (xy 39.123462 80.04165)
+        (xy 39.123463 80.041656)
+        (xy 39.136174 80.121914)
+        (xy 39.138429 80.136153)
+        (xy 39.141114 80.141423)
+        (xy 39.141115 80.141425)
+        (xy 39.194996 80.247173)
+        (xy 39.198254 80.253566)
+        (xy 39.291434 80.346746)
+        (xy 39.338601 80.370779)
+        (xy 39.386971 80.395425)
+        (xy 39.408847 80.406571)
+        (xy 39.414692 80.407496)
+        (xy 39.414693 80.407497)
+        (xy 39.425571 80.409219)
+        (xy 39.506263 80.422)
+        (xy 40.021736 80.421999)
+        (xy 40.119153 80.406571)
+        (xy 40.236566 80.346746)
+        (xy 40.302322 80.280989)
+        (xy 40.336029 80.261528)
+        (xy 40.374956 80.261528)
+        (xy 40.408667 80.280992)
+        (xy 40.553974 80.426299)
+        (xy 40.570276 80.450695)
+        (xy 40.576 80.479473)
+        (xy 40.576 81.8568)
+        (xy 40.565925 81.8944)
+        (xy 40.5384 81.921925)
+        (xy 40.5008 81.932)
+        (xy 39.401873 81.932)
+        (xy 39.360095 81.919327)
+        (xy 39.332398 81.88558)
+        (xy 39.328117 81.842132)
+        (xy 39.348696 81.803628)
+        (xy 39.350772 81.801552)
+        (xy 39.357821 81.794502)
+        (xy 39.359766 81.792628)
+        (xy 39.401844 81.753587)
+        (xy 39.404664 81.7487)
+        (xy 39.406137 81.746854)
+        (xy 39.41175 81.740573)
+        (xy 39.515826 81.636497)
+        (xy 39.54781 81.61752)
+        (xy 39.578081 81.608633)
+        (xy 39.698018 81.531553)
+        (xy 39.791382 81.423806)
+        (xy 39.850608 81.294119)
+        (xy 39.867956 81.173462)
+        (xy 39.870133 81.158321)
+        (xy 39.870898 81.153)
+        (xy 39.868947 81.139434)
+        (xy 39.854986 81.042332)
+        (xy 39.850608 81.011881)
+        (xy 39.791382 80.882194)
+        (xy 39.698018 80.774447)
+        (xy 39.693496 80.771541)
+        (xy 39.693494 80.771539)
+        (xy 39.582602 80.700272)
+        (xy 39.582599 80.70027)
+        (xy 39.578081 80.697367)
+        (xy 39.572925 80.695853)
+        (xy 39.572923 80.695852)
+        (xy 39.446447 80.658715)
+        (xy 39.446442 80.658714)
+        (xy 39.441285 80.6572)
+        (xy 39.298715 80.6572)
+        (xy 39.293558 80.658714)
+        (xy 39.293552 80.658715)
+        (xy 39.167076 80.695852)
+        (xy 39.167071 80.695854)
+        (xy 39.161919 80.697367)
+        (xy 39.157403 80.700269)
+        (xy 39.157397 80.700272)
+        (xy 39.046505 80.771539)
+        (xy 39.046499 80.771543)
+        (xy 39.041982 80.774447)
+        (xy 39.038461 80.778509)
+        (xy 39.03846 80.778511)
+        (xy 38.981721 80.843991)
+        (xy 38.948618 80.882194)
+        (xy 38.946386 80.88708)
+        (xy 38.946381 80.887089)
+        (xy 38.902106 80.984039)
+        (xy 38.874358 81.016062)
+        (xy 38.833702 81.028)
+        (xy 38.829917 81.028)
+        (xy 38.798137 81.020955)
+        (xy 38.767521 81.006679)
+        (xy 38.728619 80.988539)
+        (xy 38.722917 80.987788)
+        (xy 38.722916 80.987788)
+        (xy 38.681385 80.98232)
+        (xy 38.68138 80.982319)
+        (xy 38.678952 80.982)
+        (xy 37.424048 80.982)
+        (xy 37.42162 80.982319)
+        (xy 37.421614 80.98232)
+        (xy 37.380083 80.987788)
+        (xy 37.380081 80.987788)
+        (xy 37.374381 80.988539)
+        (xy 37.369174 80.990966)
+        (xy 37.369167 80.990969)
+        (xy 37.271354 81.03658)
+        (xy 37.271352 81.036581)
+        (xy 37.265393 81.03936)
+        (xy 37.260743 81.044009)
+        (xy 37.26074 81.044012)
+        (xy 37.185012 81.11974)
+        (xy 37.185009 81.119743)
+        (xy 37.18036 81.124393)
+        (xy 37.177581 81.130352)
+        (xy 37.17758 81.130354)
+        (xy 37.131969 81.228167)
+        (xy 37.131966 81.228174)
+        (xy 37.129539 81.233381)
+        (xy 37.128788 81.239081)
+        (xy 37.128788 81.239083)
+        (xy 37.123341 81.28046)
+        (xy 37.123 81.283048)
+        (xy 37.123 81.662952)
+        (xy 34.87436 81.662952)
+        (xy 34.858802 81.60895)
+        (xy 34.856925 81.600728)
+        (xy 34.852759 81.576211)
+        (xy 34.814039 81.348313)
+        (xy 34.813095 81.339933)
+        (xy 34.812969 81.337698)
+        (xy 34.798617 81.082142)
+        (xy 34.7985 81.077927)
+        (xy 34.7985 78.156915)
+        (xy 34.7985 78.156809)
+        (xy 34.798494 78.156774)
+        (xy 34.798491 78.156701)
+        (xy 34.798491 78.11379)
+        (xy 34.798492 78.069597)
+        (xy 34.771886 77.833436)
+        (xy 34.719004 77.601738)
+        (xy 34.640513 77.377419)
+        (xy 34.564101 77.218745)
+        (xy 34.538317 77.165202)
+        (xy 34.538316 77.1652)
+        (xy 34.5374 77.163298)
+        (xy 34.479202 77.070677)
+        (xy 34.412079 76.96385)
+        (xy 34.412074 76.963843)
+        (xy 34.41096 76.96207)
+        (xy 34.409103 76.959742)
+        (xy 34.302615 76.826209)
+        (xy 34.262785 76.776263)
+        (xy 34.223779 76.737257)
+        (xy 34.223777 76.737254)
+        (xy 33.943271 76.456748)
+        (xy 33.943218 76.456695)
+        (xy 33.943198 76.456681)
+        (xy 33.943172 76.456657)
+        (xy 33.886522 76.400005)
+        (xy 33.886521 76.400004)
+        (xy 33.884783 76.398266)
+        (xy 33.882833 76.39677)
+        (xy 33.88283 76.396767)
+        (xy 33.821882 76.35)
+        (xy 33.801396 76.33428)
+        (xy 33.781444 76.31115)
+        (xy 33.772338 76.281993)
+        (xy 33.758938 76.145928)
+        (xy 33.699412 75.949699)
+        (xy 33.602748 75.768853)
+        (xy 33.576165 75.736462)
+        (xy 33.475003 75.613195)
+        (xy 33.47266 75.61034)
+        (xy 33.420279 75.567352)
+        (xy 33.317006 75.482598)
+        (xy 33.317003 75.482596)
+        (xy 33.314147 75.480252)
+        (xy 33.133301 75.383588)
+        (xy 33.129774 75.382518)
+        (xy 33.129769 75.382516)
+        (xy 32.940603 75.325133)
+        (xy 32.940601 75.325132)
+        (xy 32.937072 75.324062)
+        (xy 32.933401 75.3237)
+        (xy 32.933399 75.3237)
+        (xy 32.736676 75.304325)
+        (xy 32.733 75.303963)
+        (xy 32.729324 75.304325)
+        (xy 32.5326 75.3237)
+        (xy 32.532596 75.3237)
+        (xy 32.528928 75.324062)
+        (xy 32.5254 75.325132)
+        (xy 32.525396 75.325133)
+        (xy 32.33623 75.382516)
+        (xy 32.336222 75.382519)
+        (xy 32.332699 75.383588)
+        (xy 32.329447 75.385325)
+        (xy 32.329445 75.385327)
+        (xy 32.155111 75.47851)
+        (xy 32.155106 75.478512)
+        (xy 32.151853 75.480252)
+        (xy 32.149 75.482593)
+        (xy 32.148993 75.482598)
+        (xy 31.996195 75.607996)
+        (xy 31.996191 75.608)
+        (xy 31.99334 75.61034)
+        (xy 31.991001 75.613189)
+        (xy 31.990996 75.613195)
+        (xy 31.865598 75.765993)
+        (xy 31.865593 75.766)
+        (xy 31.863252 75.768853)
+        (xy 31.861512 75.772106)
+        (xy 31.86151 75.772111)
+        (xy 31.774516 75.934867)
+        (xy 31.766588 75.949699)
+        (xy 31.765519 75.953222)
+        (xy 31.765516 75.95323)
+        (xy 31.70901 76.139505)
+        (xy 31.707062 76.145928)
+        (xy 31.7067 76.149596)
+        (xy 31.7067 76.1496)
+        (xy 31.687381 76.345755)
+        (xy 31.686963 76.35)
+        (xy 31.238173 76.35)
+        (xy 31.238173 76.346325)
+        (xy 31.218807 76.149701)
+        (xy 31.217372 76.142491)
+        (xy 31.16002 75.953426)
+        (xy 31.157207 75.946634)
+        (xy 31.06407 75.772386)
+        (xy 31.059988 75.766278)
+        (xy 31.019939 75.717477)
+        (xy 31.013095 75.712741)
+        (xy 31.005816 75.716787)
+        (xy 30.379605 76.342999)
+        (xy 30.375563 76.35)
+        (xy 30.010436 76.35)
+        (xy 30.006394 76.342999)
+        (xy 29.380182 75.716787)
+        (xy 29.372903 75.712742)
+        (xy 29.366058 75.717479)
+        (xy 29.326008 75.766281)
+        (xy 29.321931 75.772383)
+        (xy 29.228792 75.946634)
+        (xy 29.225979 75.953426)
+        (xy 29.168627 76.142491)
+        (xy 29.167192 76.149701)
+        (xy 29.147827 76.346325)
+        (xy 29.147827 76.353675)
+        (xy 25 76.353675)
+        (xy 25 75.529903)
+        (xy 29.555742 75.529903)
+        (xy 29.559787 75.537182)
+        (xy 30.185999 76.163394)
+        (xy 30.192999 76.167436)
+        (xy 30.2 76.163394)
+        (xy 30.826211 75.537182)
+        (xy 30.830257 75.529903)
+        (xy 30.825521 75.523059)
+        (xy 30.776722 75.483011)
+        (xy 30.770613 75.478929)
+        (xy 30.596365 75.385792)
+        (xy 30.589573 75.382979)
+        (xy 30.400508 75.325627)
+        (xy 30.393298 75.324192)
+        (xy 30.196675 75.304827)
+        (xy 30.189325 75.304827)
+        (xy 29.992701 75.324192)
+        (xy 29.985491 75.325627)
+        (xy 29.796426 75.382979)
+        (xy 29.789634 75.385792)
+        (xy 29.615383 75.478931)
+        (xy 29.609281 75.483008)
+        (xy 29.560479 75.523058)
+        (xy 29.555742 75.529903)
+        (xy 25 75.529903)
+        (xy 25 74.630095)
+        (xy 29.555741 74.630095)
+        (xy 29.560477 74.636939)
+        (xy 29.609278 74.676988)
+        (xy 29.615386 74.68107)
+        (xy 29.789634 74.774207)
+        (xy 29.796426 74.77702)
+        (xy 29.985491 74.834372)
+        (xy 29.992701 74.835807)
+        (xy 30.189325 74.855173)
+        (xy 30.196675 74.855173)
+        (xy 30.393298 74.835807)
+        (xy 30.400508 74.834372)
+        (xy 30.589573 74.77702)
+        (xy 30.596365 74.774207)
+        (xy 30.770613 74.68107)
+        (xy 30.776721 74.676988)
+        (xy 30.82552 74.636939)
+        (xy 30.830257 74.630096)
+        (xy 30.826211 74.622816)
+        (xy 30.2 73.996605)
+        (xy 30.193 73.992563)
+        (xy 30.185999 73.996605)
+        (xy 29.559787 74.622816)
+        (xy 29.555741 74.630095)
+        (xy 25 74.630095)
+        (xy 25 73.813675)
+        (xy 29.147827 73.813675)
+        (xy 29.167192 74.010298)
+        (xy 29.168627 74.017508)
+        (xy 29.225979 74.206573)
+        (xy 29.228792 74.213365)
+        (xy 29.321929 74.387613)
+        (xy 29.326011 74.393722)
+        (xy 29.366059 74.442521)
+        (xy 29.372903 74.447257)
+        (xy 29.380182 74.443211)
+        (xy 30.006394 73.817)
+        (xy 30.010436 73.81)
+        (xy 30.375563 73.81)
+        (xy 30.379605 73.817)
+        (xy 31.005816 74.443211)
+        (xy 31.013096 74.447257)
+        (xy 31.019939 74.44252)
+        (xy 31.059988 74.393721)
+        (xy 31.06407 74.387613)
+        (xy 31.157207 74.213365)
+        (xy 31.16002 74.206573)
+        (xy 31.217372 74.017508)
+        (xy 31.218807 74.010298)
+        (xy 31.238173 73.813675)
+        (xy 31.238173 73.81)
+        (xy 31.686963 73.81)
+        (xy 31.687325 73.813675)
+        (xy 31.687325 73.813676)
+        (xy 31.705704 74.000291)
+        (xy 31.707062 74.014072)
+        (xy 31.708132 74.017601)
+        (xy 31.708133 74.017603)
+        (xy 31.765516 74.206769)
+        (xy 31.765518 74.206774)
+        (xy 31.766588 74.210301)
+        (xy 31.863252 74.391147)
+        (xy 31.865596 74.394003)
+        (xy 31.865598 74.394006)
+        (xy 31.97648 74.529116)
+        (xy 31.99334 74.54966)
+        (xy 31.996195 74.552003)
+        (xy 32.142108 74.671751)
+        (xy 32.151853 74.679748)
+        (xy 32.332699 74.776412)
+        (xy 32.528928 74.835938)
+        (xy 32.715797 74.854342)
+        (xy 32.724227 74.855173)
+        (xy 32.733 74.856037)
+        (xy 32.741773 74.855173)
+        (xy 32.748539 74.854506)
+        (xy 32.937072 74.835938)
+        (xy 33.110571 74.783306)
+        (xy 33.150671 74.782323)
+        (xy 33.185573 74.802095)
+        (xy 34.625229 76.24175)
+        (xy 34.625237 76.241759)
+        (xy 34.625239 76.241762)
+        (xy 34.625243 76.241766)
+        (xy 34.625244 76.241767)
+        (xy 34.662272 76.278793)
+        (xy 34.665635 76.282384)
+        (xy 34.694361 76.315139)
+        (xy 34.774873 76.406943)
+        (xy 34.780861 76.414747)
+        (xy 34.87153 76.55044)
+        (xy 34.876448 76.558958)
+        (xy 34.923846 76.655068)
+        (xy 34.948037 76.704121)
+        (xy 34.948625 76.705312)
+        (xy 34.952389 76.714399)
+        (xy 34.960148 76.737255)
+        (xy 35.004846 76.868931)
+        (xy 35.007392 76.878432)
+        (xy 35.03923 77.038487)
+        (xy 35.040514 77.048239)
+        (xy 35.048365 77.168012)
+        (xy 35.050278 77.19721)
+        (xy 35.05133 77.213252)
+        (xy 35.051491 77.218171)
+        (xy 35.051491 77.340737)
+        (xy 35.051727 77.342838)
+        (xy 35.051728 77.342842)
+        (xy 35.079187 77.586552)
+        (xy 35.079188 77.586562)
+        (xy 35.079423 77.588641)
+        (xy 35.079888 77.590678)
+        (xy 35.079889 77.590684)
+        (xy 35.134467 77.829802)
+        (xy 35.134937 77.83186)
+        (xy 35.135632 77.833848)
+        (xy 35.135635 77.833856)
+        (xy 35.207709 78.039826)
+        (xy 35.217334 78.067333)
+        (xy 35.218242 78.06922)
+        (xy 35.218244 78.069223)
+        (xy 35.236607 78.107354)
+        (xy 35.325578 78.2921)
+        (xy 35.326698 78.293882)
+        (xy 35.3267 78.293886)
+        (xy 35.35415 78.337571)
+        (xy 35.458308 78.503334)
+        (xy 35.613854 78.698379)
+        (xy 35.681122 78.765645)
+        (xy 36.324724 79.409246)
+        (xy 36.69889 79.783413)
+        (xy 36.720149 79.825883)
+        (xy 36.729625 79.89179)
+        (xy 36.729626 79.891795)
+        (xy 36.730392 79.897119)
+        (xy 36.732628 79.902015)
+        (xy 36.787382 80.021911)
+        (xy 36.787383 80.021913)
+        (xy 36.789618 80.026806)
+        (xy 36.793138 80.030869)
+        (xy 36.79314 80.030871)
+        (xy 36.834799 80.078947)
+        (xy 36.882982 80.134553)
+        (xy 36.887504 80.137459)
+        (xy 36.887505 80.13746)
+        (xy 36.998397 80.208727)
+        (xy 37.002919 80.211633)
+        (xy 37.139715 80.2518)
+        (xy 37.276904 80.2518)
+        (xy 37.282285 80.2518)
+        (xy 37.419081 80.211633)
+        (xy 37.44428 80.195437)
+        (xy 37.484937 80.1835)
+        (xy 37.566471 80.1835)
+        (xy 37.605763 80.194582)
+        (xy 37.633475 80.22456)
+        (xy 37.644996 80.247173)
+        (xy 37.648254 80.253566)
+        (xy 37.741434 80.346746)
+        (xy 37.788601 80.370779)
+        (xy 37.836971 80.395425)
+        (xy 37.858847 80.406571)
+        (xy 37.864692 80.407496)
+        (xy 37.864693 80.407497)
+        (xy 37.875571 80.409219)
+        (xy 37.956263 80.422)
+        (xy 38.471736 80.421999)
+        (xy 38.569153 80.406571)
+        (xy 38.686566 80.346746)
+        (xy 38.779746 80.253566)
+        (xy 38.839571 80.136153)
+        (xy 38.855 80.038737)
+        (xy 38.854999 79.473264)
+        (xy 38.839571 79.375847)
+        (xy 38.779746 79.258434)
+        (xy 38.686566 79.165254)
+        (xy 38.681289 79.162565)
+        (xy 38.574426 79.108115)
+        (xy 38.574422 79.108113)
+        (xy 38.569153 79.105429)
+        (xy 38.563311 79.104503)
+        (xy 38.563306 79.104502)
+        (xy 38.474655 79.090462)
+        (xy 38.474652 79.090461)
+        (xy 38.471737 79.09)
+        (xy 38.468783 79.09)
+        (xy 37.959218 79.09)
+        (xy 37.959205 79.09)
+        (xy 37.956264 79.090001)
+        (xy 37.95335 79.090462)
+        (xy 37.953343 79.090463)
+        (xy 37.864692 79.104503)
+        (xy 37.86469 79.104503)
+        (xy 37.858847 79.105429)
+        (xy 37.853577 79.108113)
+        (xy 37.853574 79.108115)
+        (xy 37.74671 79.162565)
+        (xy 37.746706 79.162567)
+        (xy 37.741434 79.165254)
+        (xy 37.737247 79.16944)
+        (xy 37.737244 79.169443)
+        (xy 37.652443 79.254244)
+        (xy 37.65244 79.254247)
+        (xy 37.648254 79.258434)
+        (xy 37.645567 79.263706)
+        (xy 37.645565 79.26371)
+        (xy 37.613362 79.326913)
+        (xy 37.585191 79.357171)
+        (xy 37.545284 79.367965)
+        (xy 37.505701 79.356035)
+        (xy 37.423602 79.303272)
+        (xy 37.423599 79.30327)
+        (xy 37.419081 79.300367)
+        (xy 37.413925 79.298853)
+        (xy 37.413923 79.298852)
+        (xy 37.287447 79.261715)
+        (xy 37.287442 79.261714)
+        (xy 37.282285 79.2602)
+        (xy 37.276905 79.2602)
+        (xy 37.275771 79.260037)
+        (xy 37.233298 79.238776)
+        (xy 37.067085 79.072563)
+        (xy 36.886909 78.892386)
+        (xy 36.886908 78.892385)
+        (xy 36.724621 78.730098)
+        (xy 41.5105 78.730098)
+        (xy 41.512592 78.737907)
+        (xy 41.520402 78.74)
+        (xy 42.014098 78.74)
+        (xy 42.021907 78.737907)
+        (xy 42.024 78.730098)
+        (xy 42.278 78.730098)
+        (xy 42.280092 78.737907)
+        (xy 42.287902 78.74)
+        (xy 42.781598 78.74)
+        (xy 42.789407 78.737907)
+        (xy 42.7915 78.730098)
+        (xy 42.7915 78.587254)
+        (xy 42.791037 78.581381)
+        (xy 42.777015 78.492848)
+        (xy 42.773402 78.481728)
+        (xy 42.719023 78.375005)
+        (xy 42.712148 78.365543)
+        (xy 42.627456 78.280851)
+        (xy 42.617994 78.273976)
+        (xy 42.511271 78.219597)
+        (xy 42.500151 78.215984)
+        (xy 42.411618 78.201962)
+        (xy 42.405746 78.2015)
+        (xy 42.287902 78.2015)
+        (xy 42.280092 78.203592)
+        (xy 42.278 78.211402)
+        (xy 42.278 78.730098)
+        (xy 42.024 78.730098)
+        (xy 42.024 78.211402)
+        (xy 42.021907 78.203592)
+        (xy 42.014098 78.2015)
+        (xy 41.896254 78.2015)
+        (xy 41.890381 78.201962)
+        (xy 41.801848 78.215984)
+        (xy 41.790728 78.219597)
+        (xy 41.684005 78.273976)
+        (xy 41.674543 78.280851)
+        (xy 41.589851 78.365543)
+        (xy 41.582976 78.375005)
+        (xy 41.528597 78.481728)
+        (xy 41.524984 78.492848)
+        (xy 41.510962 78.581381)
+        (xy 41.5105 78.587254)
+        (xy 41.5105 78.730098)
+        (xy 36.724621 78.730098)
+        (xy 36.243328 78.248806)
+        (xy 36.239969 78.24522)
+        (xy 36.119061 78.107354)
+        (xy 36.113073 78.099551)
+        (xy 36.051223 78.006988)
+        (xy 36.012582 77.94916)
+        (xy 36.00767 77.940653)
+        (xy 35.927658 77.778407)
+        (xy 35.923901 77.769334)
+        (xy 35.923534 77.768254)
+        (xy 35.882363 77.646969)
+        (xy 35.86576 77.598057)
+        (xy 35.863214 77.588556)
+        (xy 35.855359 77.549065)
+        (xy 35.827925 77.411149)
+        (xy 35.826644 77.401413)
+        (xy 35.814671 77.218745)
+        (xy 35.81451 77.213827)
+        (xy 35.81451 77.100973)
+        (xy 35.81451 77.098856)
+        (xy 35.788278 76.86604)
+        (xy 35.736143 76.637626)
+        (xy 35.658761 76.416485)
+        (xy 35.557105 76.205399)
+        (xy 35.55525 76.202447)
+        (xy 35.492589 76.102724)
+        (xy 35.432454 76.007022)
+        (xy 35.286375 75.82385)
+        (xy 35.231377 75.768853)
+        (xy 33.725094 74.262571)
+        (xy 33.705323 74.22767)
+        (xy 33.706306 74.187571)
+        (xy 33.758938 74.014072)
+        (xy 33.779037 73.81)
+        (xy 33.778347 73.802999)
+        (xy 33.776772 73.787)
+        (xy 33.758938 73.605928)
+        (xy 33.699412 73.409699)
+        (xy 33.602748 73.228853)
+        (xy 33.574165 73.194025)
+        (xy 33.475003 73.073195)
+        (xy 33.47266 73.07034)
+        (xy 33.469019 73.067352)
+        (xy 33.317006 72.942598)
+        (xy 33.317003 72.942596)
+        (xy 33.314147 72.940252)
+        (xy 33.133301 72.843588)
+        (xy 33.129774 72.842518)
+        (xy 33.129769 72.842516)
+        (xy 32.940603 72.785133)
+        (xy 32.940601 72.785132)
+        (xy 32.937072 72.784062)
+        (xy 32.933401 72.7837)
+        (xy 32.933399 72.7837)
+        (xy 32.736676 72.764325)
+        (xy 32.733 72.763963)
+        (xy 32.729324 72.764325)
+        (xy 32.5326 72.7837)
+        (xy 32.532596 72.7837)
+        (xy 32.528928 72.784062)
+        (xy 32.5254 72.785132)
+        (xy 32.525396 72.785133)
+        (xy 32.33623 72.842516)
+        (xy 32.336222 72.842519)
+        (xy 32.332699 72.843588)
+        (xy 32.329447 72.845325)
+        (xy 32.329445 72.845327)
+        (xy 32.155111 72.93851)
+        (xy 32.155106 72.938512)
+        (xy 32.151853 72.940252)
+        (xy 32.149 72.942593)
+        (xy 32.148993 72.942598)
+        (xy 31.996195 73.067996)
+        (xy 31.996189 73.068001)
+        (xy 31.99334 73.07034)
+        (xy 31.991001 73.073189)
+        (xy 31.990996 73.073195)
+        (xy 31.865598 73.225993)
+        (xy 31.865593 73.226)
+        (xy 31.863252 73.228853)
+        (xy 31.861512 73.232106)
+        (xy 31.86151 73.232111)
+        (xy 31.769166 73.404876)
+        (xy 31.766588 73.409699)
+        (xy 31.765519 73.413222)
+        (xy 31.765516 73.41323)
+        (xy 31.708466 73.601299)
+        (xy 31.707062 73.605928)
+        (xy 31.7067 73.609596)
+        (xy 31.7067 73.6096)
+        (xy 31.68762 73.803332)
+        (xy 31.686963 73.81)
+        (xy 31.238173 73.81)
+        (xy 31.238173 73.806325)
+        (xy 31.218807 73.609701)
+        (xy 31.217372 73.602491)
+        (xy 31.16002 73.413426)
+        (xy 31.157207 73.406634)
+        (xy 31.06407 73.232386)
+        (xy 31.059988 73.226278)
+        (xy 31.019939 73.177477)
+        (xy 31.013095 73.172741)
+        (xy 31.005816 73.176787)
+        (xy 30.379605 73.802999)
+        (xy 30.375563 73.81)
+        (xy 30.010436 73.81)
+        (xy 30.006394 73.802999)
+        (xy 29.380182 73.176787)
+        (xy 29.372903 73.172742)
+        (xy 29.366058 73.177479)
+        (xy 29.326008 73.226281)
+        (xy 29.321931 73.232383)
+        (xy 29.228792 73.406634)
+        (xy 29.225979 73.413426)
+        (xy 29.168627 73.602491)
+        (xy 29.167192 73.609701)
+        (xy 29.147827 73.806325)
+        (xy 29.147827 73.813675)
+        (xy 25 73.813675)
+        (xy 25 72.989903)
+        (xy 29.555742 72.989903)
+        (xy 29.559787 72.997182)
+        (xy 30.185999 73.623394)
+        (xy 30.192999 73.627436)
+        (xy 30.2 73.623394)
+        (xy 30.826211 72.997182)
+        (xy 30.830257 72.989903)
+        (xy 30.825521 72.983059)
+        (xy 30.776722 72.943011)
+        (xy 30.770613 72.938929)
+        (xy 30.596365 72.845792)
+        (xy 30.589573 72.842979)
+        (xy 30.400508 72.785627)
+        (xy 30.393298 72.784192)
+        (xy 30.196675 72.764827)
+        (xy 30.189325 72.764827)
+        (xy 29.992701 72.784192)
+        (xy 29.985491 72.785627)
+        (xy 29.796426 72.842979)
+        (xy 29.789634 72.845792)
+        (xy 29.615383 72.938931)
+        (xy 29.609281 72.943008)
+        (xy 29.560479 72.983058)
+        (xy 29.555742 72.989903)
+        (xy 25 72.989903)
+        (xy 25 72.090095)
+        (xy 29.555741 72.090095)
+        (xy 29.560477 72.096939)
+        (xy 29.609278 72.136988)
+        (xy 29.615386 72.14107)
+        (xy 29.789634 72.234207)
+        (xy 29.796426 72.23702)
+        (xy 29.985491 72.294372)
+        (xy 29.992701 72.295807)
+        (xy 30.189325 72.315173)
+        (xy 30.196675 72.315173)
+        (xy 30.393298 72.295807)
+        (xy 30.400508 72.294372)
+        (xy 30.589573 72.23702)
+        (xy 30.596365 72.234207)
+        (xy 30.770613 72.14107)
+        (xy 30.776721 72.136988)
+        (xy 30.82552 72.096939)
+        (xy 30.830257 72.090096)
+        (xy 30.826211 72.082816)
+        (xy 30.2 71.456605)
+        (xy 30.193 71.452563)
+        (xy 30.185999 71.456605)
+        (xy 29.559787 72.082816)
+        (xy 29.555741 72.090095)
+        (xy 25 72.090095)
+        (xy 25 71.273675)
+        (xy 29.147827 71.273675)
+        (xy 29.167192 71.470298)
+        (xy 29.168627 71.477508)
+        (xy 29.225979 71.666573)
+        (xy 29.228792 71.673365)
+        (xy 29.321929 71.847613)
+        (xy 29.326011 71.853722)
+        (xy 29.366059 71.902521)
+        (xy 29.372903 71.907257)
+        (xy 29.380182 71.903211)
+        (xy 30.006394 71.277)
+        (xy 30.010436 71.27)
+        (xy 30.375563 71.27)
+        (xy 30.379605 71.277)
+        (xy 31.005816 71.903211)
+        (xy 31.013096 71.907257)
+        (xy 31.019939 71.90252)
+        (xy 31.059988 71.853721)
+        (xy 31.06407 71.847613)
+        (xy 31.157207 71.673365)
+        (xy 31.16002 71.666573)
+        (xy 31.217372 71.477508)
+        (xy 31.218807 71.470298)
+        (xy 31.238173 71.273675)
+        (xy 31.238173 71.27)
+        (xy 31.686963 71.27)
+        (xy 31.687325 71.273675)
+        (xy 31.687325 71.273676)
+        (xy 31.705371 71.45691)
+        (xy 31.707062 71.474072)
+        (xy 31.708132 71.477601)
+        (xy 31.708133 71.477603)
+        (xy 31.765516 71.666769)
+        (xy 31.765518 71.666774)
+        (xy 31.766588 71.670301)
+        (xy 31.863252 71.851147)
+        (xy 31.865596 71.854003)
+        (xy 31.865598 71.854006)
+        (xy 31.983846 71.998092)
+        (xy 31.99334 72.00966)
+        (xy 31.996195 72.012003)
+        (xy 32.146658 72.135485)
+        (xy 32.151853 72.139748)
+        (xy 32.332699 72.236412)
+        (xy 32.528928 72.295938)
+        (xy 32.715797 72.314342)
+        (xy 32.724227 72.315173)
+        (xy 32.733 72.316037)
+        (xy 32.741773 72.315173)
+        (xy 32.748539 72.314506)
+        (xy 32.937072 72.295938)
+        (xy 33.110571 72.243306)
+        (xy 33.150671 72.242323)
+        (xy 33.185572 72.262094)
+        (xy 34.758087 73.834611)
+        (xy 35.282027 74.358551)
+        (xy 35.319311 74.395835)
+        (xy 35.322209 74.398899)
+        (xy 35.327666 74.405005)
+        (xy 35.497385 74.594916)
+        (xy 35.508502 74.607355)
+        (xy 35.513759 74.613947)
+        (xy 35.673353 74.838869)
+        (xy 35.67431 74.840217)
+        (xy 35.678794 74.847354)
+        (xy 35.713595 74.91032)
+        (xy 35.813002 75.09018)
+        (xy 35.816661 75.097778)
+        (xy 35.922836 75.354102)
+        (xy 35.925621 75.362062)
+        (xy 36.002427 75.62866)
+        (xy 36.004303 75.636881)
+        (xy 36.050776 75.910391)
+        (xy 36.051721 75.918771)
+        (xy 36.067382 76.197632)
+        (xy 36.0675 76.201849)
+        (xy 36.0675 76.529191)
+        (xy 36.067505 76.529225)
+        (xy 36.067508 76.529296)
+        (xy 36.067508 76.616403)
+        (xy 36.067744 76.618504)
+        (xy 36.067745 76.618509)
+        (xy 36.093683 76.848746)
+        (xy 36.094114 76.852564)
+        (xy 36.094581 76.85461)
+        (xy 36.146528 77.082215)
+        (xy 36.146531 77.082228)
+        (xy 36.146996 77.084262)
+        (xy 36.147688 77.086242)
+        (xy 36.14769 77.086246)
+        (xy 36.224788 77.306585)
+        (xy 36.224791 77.306594)
+        (xy 36.225487 77.308581)
+        (xy 36.226402 77.310482)
+        (xy 36.226405 77.310488)
+        (xy 36.327682 77.520797)
+        (xy 36.327686 77.520805)
+        (xy 36.3286 77.522702)
+        (xy 36.329721 77.524486)
+        (xy 36.45392 77.722149)
+        (xy 36.453928 77.72216)
+        (xy 36.45504 77.72393)
+        (xy 36.456349 77.725572)
+        (xy 36.456353 77.725577)
+        (xy 36.577108 77.877)
+        (xy 36.603215 77.909737)
+        (xy 36.604713 77.911235)
+        (xy 36.642224 77.948746)
+        (xy 36.642225 77.948748)
+        (xy 36.698889 78.005412)
+        (xy 36.720149 78.047883)
+        (xy 36.729625 78.11379)
+        (xy 36.729626 78.113795)
+        (xy 36.730392 78.119119)
+        (xy 36.732628 78.124015)
+        (xy 36.787382 78.243911)
+        (xy 36.787383 78.243913)
+        (xy 36.789618 78.248806)
+        (xy 36.793138 78.252869)
+        (xy 36.79314 78.252871)
+        (xy 36.827133 78.2921)
+        (xy 36.882982 78.356553)
+        (xy 36.887504 78.359459)
+        (xy 36.887505 78.35946)
+        (xy 36.998397 78.430727)
+        (xy 37.002919 78.433633)
+        (xy 37.139715 78.4738)
+        (xy 37.276904 78.4738)
+        (xy 37.282285 78.4738)
+        (xy 37.419081 78.433633)
+        (xy 37.44428 78.417437)
+        (xy 37.484937 78.4055)
+        (xy 37.566471 78.4055)
+        (xy 37.605763 78.416582)
+        (xy 37.633475 78.44656)
+        (xy 37.645564 78.470288)
+        (xy 37.648254 78.475566)
+        (xy 37.741434 78.568746)
+        (xy 37.777758 78.587254)
+        (xy 37.847534 78.622807)
+        (xy 37.858847 78.628571)
+        (xy 37.864692 78.629496)
+        (xy 37.864693 78.629497)
+        (xy 37.875571 78.631219)
+        (xy 37.956263 78.644)
+        (xy 38.471736 78.643999)
+        (xy 38.569153 78.628571)
+        (xy 38.686566 78.568746)
+        (xy 38.779746 78.475566)
+        (xy 38.839571 78.358153)
+        (xy 38.855 78.260737)
+        (xy 38.854999 77.695264)
+        (xy 38.839571 77.597847)
+        (xy 38.779746 77.480434)
+        (xy 38.686566 77.387254)
+        (xy 38.681289 77.384565)
+        (xy 38.574426 77.330115)
+        (xy 38.574422 77.330113)
+        (xy 38.569153 77.327429)
+        (xy 38.563311 77.326503)
+        (xy 38.563306 77.326502)
+        (xy 38.474655 77.312462)
+        (xy 38.474652 77.312461)
+        (xy 38.471737 77.312)
+        (xy 38.468783 77.312)
+        (xy 37.959218 77.312)
+        (xy 37.959205 77.312)
+        (xy 37.956264 77.312001)
+        (xy 37.95335 77.312462)
+        (xy 37.953343 77.312463)
+        (xy 37.864692 77.326503)
+        (xy 37.86469 77.326503)
+        (xy 37.858847 77.327429)
+        (xy 37.853577 77.330113)
+        (xy 37.853574 77.330115)
+        (xy 37.74671 77.384565)
+        (xy 37.746706 77.384567)
+        (xy 37.741434 77.387254)
+        (xy 37.737247 77.39144)
+        (xy 37.737244 77.391443)
+        (xy 37.652443 77.476244)
+        (xy 37.65244 77.476247)
+        (xy 37.648254 77.480434)
+        (xy 37.645567 77.485706)
+        (xy 37.645565 77.48571)
+        (xy 37.613362 77.548913)
+        (xy 37.585191 77.579171)
+        (xy 37.545284 77.589965)
+        (xy 37.505701 77.578035)
+        (xy 37.423602 77.525272)
+        (xy 37.423599 77.52527)
+        (xy 37.419081 77.522367)
+        (xy 37.413925 77.520853)
+        (xy 37.413923 77.520852)
+        (xy 37.287447 77.483715)
+        (xy 37.287442 77.483714)
+        (xy 37.282285 77.4822)
+        (xy 37.276905 77.4822)
+        (xy 37.275771 77.482037)
+        (xy 37.233299 77.460776)
+        (xy 37.228514 77.455991)
+        (xy 37.22515 77.4524)
+        (xy 37.113331 77.324895)
+        (xy 37.107343 77.317091)
+        (xy 37.014496 77.178137)
+        (xy 37.009577 77.169617)
+        (xy 37.008992 77.168431)
+        (xy 36.982629 77.11497)
+        (xy 36.935668 77.019739)
+        (xy 36.931904 77.010652)
+        (xy 36.89766 76.909772)
+        (xy 36.878188 76.852408)
+        (xy 36.875643 76.84291)
+        (xy 36.87407 76.835)
+        (xy 36.84304 76.678997)
+        (xy 36.841759 76.669267)
+        (xy 36.83066 76.499903)
+        (xy 36.8305 76.494986)
+        (xy 36.8305 76.474894)
+        (xy 36.830501 76.450952)
+        (xy 37.123 76.450952)
+        (xy 37.123319 76.45338)
+        (xy 37.12332 76.453385)
+        (xy 37.125113 76.467)
+        (xy 37.129539 76.500619)
+        (xy 37.131967 76.505827)
+        (xy 37.131969 76.505832)
+        (xy 37.16773 76.582521)
+        (xy 37.18036 76.609607)
+        (xy 37.265393 76.69464)
+        (xy 37.332494 76.725929)
+        (xy 37.369167 76.74303)
+        (xy 37.369168 76.74303)
+        (xy 37.374381 76.745461)
+        (xy 37.424048 76.752)
+        (xy 38.676495 76.752)
+        (xy 38.678952 76.752)
+        (xy 38.728619 76.745461)
+        (xy 38.796968 76.71359)
+        (xy 38.798137 76.713045)
+        (xy 38.829917 76.706)
+        (xy 38.833703 76.706)
+        (xy 38.874359 76.717938)
+        (xy 38.902106 76.74996)
+        (xy 38.909101 76.765276)
+        (xy 38.946382 76.846911)
+        (xy 38.946383 76.846913)
+        (xy 38.948618 76.851806)
+        (xy 38.952138 76.855869)
+        (xy 38.95214 76.855871)
+        (xy 38.960952 76.86604)
+        (xy 39.041982 76.959553)
+        (xy 39.046504 76.962459)
+        (xy 39.046505 76.96246)
+        (xy 39.135632 77.019739)
+        (xy 39.161919 77.036633)
+        (xy 39.298715 77.0768)
+        (xy 39.435904 77.0768)
+        (xy 39.441285 77.0768)
+        (xy 39.578081 77.036633)
+        (xy 39.698018 76.959553)
+        (xy 39.791382 76.851806)
+        (xy 39.850608 76.722119)
+        (xy 39.870898 76.581)
+        (xy 39.850608 76.439881)
+        (xy 39.791382 76.310194)
+        (xy 39.77898 76.295882)
+        (xy 39.749376 76.261717)
+        (xy 39.698018 76.202447)
+        (xy 39.693496 76.199541)
+        (xy 39.693494 76.199539)
+        (xy 39.582602 76.128272)
+        (xy 39.582599 76.12827)
+        (xy 39.578081 76.125367)
+        (xy 39.54781 76.116478)
+        (xy 39.515824 76.097499)
+        (xy 39.385321 75.966996)
+        (xy 39.379701 75.960708)
+        (xy 39.359608 75.935512)
+        (xy 39.359604 75.935508)
+        (xy 39.356095 75.931108)
+        (xy 39.355065 75.930406)
+        (xy 39.334008 75.893934)
+        (xy 39.33732 75.849727)
+        (xy 39.36496 75.815067)
+        (xy 39.407322 75.802)
+        (xy 40.5008 75.802)
+        (xy 40.5384 75.812075)
+        (xy 40.565925 75.8396)
+        (xy 40.576 75.8772)
+        (xy 40.576 77.254526)
+        (xy 40.570276 77.283304)
+        (xy 40.553974 77.307701)
+        (xy 40.408666 77.453007)
+        (xy 40.374955 77.47247)
+        (xy 40.336029 77.47247)
+        (xy 40.302318 77.453006)
+        (xy 40.240755 77.391443)
+        (xy 40.236566 77.387254)
+        (xy 40.231289 77.384565)
+        (xy 40.124426 77.330115)
+        (xy 40.124422 77.330113)
+        (xy 40.119153 77.327429)
+        (xy 40.113311 77.326503)
+        (xy 40.113306 77.326502)
+        (xy 40.024655 77.312462)
+        (xy 40.024652 77.312461)
+        (xy 40.021737 77.312)
+        (xy 40.018783 77.312)
+        (xy 39.509218 77.312)
+        (xy 39.509205 77.312)
+        (xy 39.506264 77.312001)
+        (xy 39.50335 77.312462)
+        (xy 39.503343 77.312463)
+        (xy 39.414692 77.326503)
+        (xy 39.41469 77.326503)
+        (xy 39.408847 77.327429)
+        (xy 39.403577 77.330113)
+        (xy 39.403574 77.330115)
+        (xy 39.29671 77.384565)
+        (xy 39.296706 77.384567)
+        (xy 39.291434 77.387254)
+        (xy 39.287247 77.39144)
+        (xy 39.287244 77.391443)
+        (xy 39.202443 77.476244)
+        (xy 39.20244 77.476247)
+        (xy 39.198254 77.480434)
+        (xy 39.195567 77.485706)
+        (xy 39.195565 77.48571)
+        (xy 39.141115 77.592573)
+        (xy 39.141112 77.592579)
+        (xy 39.138429 77.597847)
+        (xy 39.137504 77.603686)
+        (xy 39.137502 77.603693)
+        (xy 39.123805 77.690179)
+        (xy 39.123 77.695263)
+        (xy 39.123 77.698215)
+        (xy 39.123 77.698216)
+        (xy 39.123 78.257781)
+        (xy 39.123 78.257793)
+        (xy 39.123001 78.260736)
+        (xy 39.123462 78.26365)
+        (xy 39.123463 78.263656)
+        (xy 39.137111 78.349829)
+        (xy 39.138429 78.358153)
+        (xy 39.141114 78.363423)
+        (xy 39.141115 78.363425)
+        (xy 39.195564 78.470288)
+        (xy 39.198254 78.475566)
+        (xy 39.291434 78.568746)
+        (xy 39.327758 78.587254)
+        (xy 39.397534 78.622807)
+        (xy 39.408847 78.628571)
+        (xy 39.414692 78.629496)
+        (xy 39.414693 78.629497)
+        (xy 39.425571 78.631219)
+        (xy 39.506263 78.644)
+        (xy 40.021736 78.643999)
+        (xy 40.119153 78.628571)
+        (xy 40.236566 78.568746)
+        (xy 40.329746 78.475566)
+        (xy 40.335609 78.464058)
+        (xy 40.363322 78.434081)
+        (xy 40.402613 78.423)
+        (xy 40.483793 78.423)
+        (xy 40.492212 78.423473)
+        (xy 40.529827 78.427711)
+        (xy 40.586177 78.417048)
+        (xy 40.588933 78.41658)
+        (xy 40.645647 78.408033)
+        (xy 40.650731 78.405583)
+        (xy 40.652984 78.404889)
+        (xy 40.653436 78.404777)
+        (xy 40.653878 78.404594)
+        (xy 40.656087 78.40382)
+        (xy 40.661634 78.402772)
+        (xy 40.712348 78.375967)
+        (xy 40.714825 78.374718)
+        (xy 40.766509 78.349829)
+        (xy 40.770641 78.345993)
+        (xy 40.772594 78.344663)
+        (xy 40.772991 78.344423)
+        (xy 40.773355 78.344122)
+        (xy 40.775246 78.342726)
+        (xy 40.780235 78.34009)
+        (xy 40.820822 78.299501)
+        (xy 40.822766 78.297628)
+        (xy 40.864844 78.258587)
+        (xy 40.867664 78.2537)
+        (xy 40.869137 78.251854)
+        (xy 40.87475 78.245573)
+        (xy 41.315014 77.805309)
+        (xy 41.321283 77.799706)
+        (xy 41.340426 77.784441)
+        (xy 45.381501 77.784441)
+        (xy 45.381821 77.789336)
+        (xy 45.387276 77.830779)
+        (xy 45.390461 77.841705)
+        (xy 45.435993 77.939349)
+        (xy 45.443431 77.949971)
+        (xy 45.519028 78.025568)
+        (xy 45.52965 78.033006)
+        (xy 45.627298 78.07854)
+        (xy 45.638215 78.081722)
+        (xy 45.679663 78.087179)
+        (xy 45.684557 78.0875)
+        (xy 46.410098 78.0875)
+        (xy 46.417907 78.085407)
+        (xy 46.42 78.077598)
+        (xy 46.42 78.077597)
+        (xy 46.674 78.077597)
+        (xy 46.676092 78.085406)
+        (xy 46.683902 78.087499)
+        (xy 47.409441 78.087499)
+        (xy 47.414336 78.087178)
+        (xy 47.455779 78.081723)
+        (xy 47.466705 78.078538)
+        (xy 47.564349 78.033006)
+        (xy 47.574971 78.025568)
+        (xy 47.650568 77.949971)
+        (xy 47.658006 77.939349)
+        (xy 47.70354 77.841701)
+        (xy 47.706722 77.830784)
+        (xy 47.712179 77.789336)
+        (xy 47.7125 77.784443)
+        (xy 47.7125 77.733902)
+        (xy 47.710407 77.726092)
+        (xy 47.702598 77.724)
+        (xy 46.683902 77.724)
+        (xy 46.676092 77.726092)
+        (xy 46.674 77.733902)
+        (xy 46.674 78.077597)
+        (xy 46.42 78.077597)
+        (xy 46.42 77.733902)
+        (xy 46.417907 77.726092)
+        (xy 46.410098 77.724)
+        (xy 45.391403 77.724)
+        (xy 45.383593 77.726092)
+        (xy 45.381501 77.733902)
+        (xy 45.381501 77.784441)
+        (xy 41.340426 77.784441)
+        (xy 41.350892 77.776095)
+        (xy 41.355502 77.769334)
+        (xy 41.38319 77.728723)
+        (xy 41.384818 77.726428)
+        (xy 41.386662 77.72393)
+        (xy 41.418874 77.680284)
+        (xy 41.420737 77.674958)
+        (xy 41.421836 77.672879)
+        (xy 41.422078 77.672476)
+        (xy 41.422257 77.672045)
+        (xy 41.423279 77.669921)
+        (xy 41.426459 77.665259)
+        (xy 41.442309 77.613875)
+        (xy 41.443306 77.610643)
+        (xy 41.465687 77.576177)
+        (xy 41.502845 77.558624)
+        (xy 41.543681 77.563224)
+        (xy 41.576002 77.588605)
+        (xy 41.578043 77.591415)
+        (xy 41.580731 77.596689)
+        (xy 41.668311 77.684269)
+        (xy 41.720999 77.711115)
+        (xy 41.772448 77.73733)
+        (xy 41.778668 77.740499)
+        (xy 41.784513 77.741424)
+        (xy 41.784514 77.741425)
+        (xy 41.79573 77.743201)
+        (xy 41.870226 77.755)
+        (xy 42.32882 77.755)
+        (xy 42.331774 77.755)
+        (xy 42.423332 77.740499)
+        (xy 42.533689 77.684269)
+        (xy 42.621269 77.596689)
+        (xy 42.677499 77.486332)
+        (xy 42.692 77.394774)
+        (xy 42.692 77.391779)
+        (xy 43.160501 77.391779)
+        (xy 43.160963 77.397654)
+        (xy 43.174057 77.480328)
+        (xy 43.177669 77.491447)
+        (xy 43.228452 77.591114)
+        (xy 43.23533 77.60058)
+        (xy 43.314419 77.679669)
+        (xy 43.323885 77.686547)
+        (xy 43.423551 77.73733)
+        (xy 43.434671 77.740943)
+        (xy 43.517346 77.754037)
+        (xy 43.523219 77.7545)
+        (xy 43.614098 77.7545)
+        (xy 43.621907 77.752407)
+        (xy 43.624 77.744598)
+        (xy 43.624 77.744597)
+        (xy 43.878 77.744597)
+        (xy 43.880092 77.752406)
+        (xy 43.887902 77.754499)
+        (xy 43.978779 77.754499)
+        (xy 43.984654 77.754036)
+        (xy 44.067328 77.740942)
+        (xy 44.078447 77.73733)
+        (xy 44.178114 77.686547)
+        (xy 44.18758 77.679669)
+        (xy 44.266669 77.60058)
+        (xy 44.273547 77.591114)
+        (xy 44.32433 77.491448)
+        (xy 44.327943 77.480328)
+        (xy 44.331147 77.460098)
+        (xy 45.3815 77.460098)
+        (xy 45.383592 77.467907)
+        (xy 45.391402 77.47)
+        (xy 46.410098 77.47)
+        (xy 46.417907 77.467907)
+        (xy 46.42 77.460098)
+        (xy 46.674 77.460098)
+        (xy 46.676092 77.467907)
+        (xy 46.683902 77.47)
+        (xy 47.702597 77.47)
+        (xy 47.710406 77.467907)
+        (xy 47.712499 77.460098)
+        (xy 47.712499 77.409559)
+        (xy 47.712178 77.404663)
+        (xy 47.706723 77.36322)
+        (xy 47.703538 77.352294)
+        (xy 47.658006 77.25465)
+        (xy 47.650568 77.244028)
+        (xy 47.574971 77.168431)
+        (xy 47.564349 77.160993)
+        (xy 47.466701 77.115459)
+        (xy 47.455784 77.112277)
+        (xy 47.414336 77.10682)
+        (xy 47.409443 77.1065)
+        (xy 46.683902 77.1065)
+        (xy 46.676092 77.108592)
+        (xy 46.674 77.116402)
+        (xy 46.674 77.460098)
+        (xy 46.42 77.460098)
+        (xy 46.42 77.116403)
+        (xy 46.417907 77.108593)
+        (xy 46.410098 77.106501)
+        (xy 45.684559 77.106501)
+        (xy 45.679663 77.106821)
+        (xy 45.63822 77.112276)
+        (xy 45.627294 77.115461)
+        (xy 45.52965 77.160993)
+        (xy 45.519028 77.168431)
+        (xy 45.443431 77.244028)
+        (xy 45.435993 77.25465)
+        (xy 45.390459 77.352298)
+        (xy 45.387277 77.363215)
+        (xy 45.38182 77.404663)
+        (xy 45.3815 77.409557)
+        (xy 45.3815 77.460098)
+        (xy 44.331147 77.460098)
+        (xy 44.341037 77.397653)
+        (xy 44.3415 77.391781)
+        (xy 44.3415 77.225902)
+        (xy 44.339407 77.218092)
+        (xy 44.331598 77.216)
+        (xy 43.887902 77.216)
+        (xy 43.880092 77.218092)
+        (xy 43.878 77.225902)
+        (xy 43.878 77.744597)
+        (xy 43.624 77.744597)
+        (xy 43.624 77.225902)
+        (xy 43.621907 77.218092)
+        (xy 43.614098 77.216)
+        (xy 43.170403 77.216)
+        (xy 43.162593 77.218092)
+        (xy 43.160501 77.225902)
+        (xy 43.160501 77.391779)
+        (xy 42.692 77.391779)
+        (xy 42.692 76.952098)
+        (xy 43.1605 76.952098)
+        (xy 43.162592 76.959907)
+        (xy 43.170402 76.962)
+        (xy 43.614098 76.962)
+        (xy 43.621907 76.959907)
+        (xy 43.624 76.952098)
+        (xy 43.878 76.952098)
+        (xy 43.880092 76.959907)
+        (xy 43.887902 76.962)
+        (xy 44.331597 76.962)
+        (xy 44.339406 76.959907)
+        (xy 44.341499 76.952098)
+        (xy 44.341499 76.786221)
+        (xy 44.341036 76.780345)
+        (xy 44.327942 76.697671)
+        (xy 44.32433 76.686552)
+        (xy 44.273547 76.586885)
+        (xy 44.266669 76.577419)
+        (xy 44.18758 76.49833)
+        (xy 44.178114 76.491452)
+        (xy 44.078448 76.440669)
+        (xy 44.067328 76.437056)
+        (xy 43.984653 76.423962)
+        (xy 43.978781 76.4235)
+        (xy 43.887902 76.4235)
+        (xy 43.880092 76.425592)
+        (xy 43.878 76.433402)
+        (xy 43.878 76.952098)
+        (xy 43.624 76.952098)
+        (xy 43.624 76.433403)
+        (xy 43.621907 76.425593)
+        (xy 43.614098 76.423501)
+        (xy 43.523221 76.423501)
+        (xy 43.517345 76.423963)
+        (xy 43.434671 76.437057)
+        (xy 43.423552 76.440669)
+        (xy 43.323885 76.491452)
+        (xy 43.314419 76.49833)
+        (xy 43.23533 76.577419)
+        (xy 43.228452 76.586885)
+        (xy 43.177669 76.686551)
+        (xy 43.174056 76.697671)
+        (xy 43.160962 76.780346)
+        (xy 43.1605 76.786219)
+        (xy 43.1605 76.952098)
+        (xy 42.692 76.952098)
+        (xy 42.692 76.783226)
+        (xy 42.677499 76.691668)
+        (xy 42.672391 76.681644)
+        (xy 42.638057 76.614259)
+        (xy 42.621269 76.581311)
+        (xy 42.568026 76.528068)
+        (xy 42.551724 76.503672)
+        (xy 42.546 76.474894)
+        (xy 42.546 75.925106)
+        (xy 42.551724 75.896328)
+        (xy 42.568026 75.871932)
+        (xy 42.590231 75.849727)
+        (xy 42.621269 75.818689)
+        (xy 42.677499 75.708332)
+        (xy 42.692 75.616774)
+        (xy 42.692 75.005226)
+        (xy 42.686822 74.972532)
+        (xy 42.694092 74.926629)
+        (xy 42.726956 74.893765)
+        (xy 42.77286 74.886495)
+        (xy 42.81427 74.907595)
+        (xy 43.137974 75.231299)
+        (xy 43.154276 75.255695)
+        (xy 43.16 75.284473)
+        (xy 43.16 75.616774)
+        (xy 43.160461 75.61969)
+        (xy 43.160462 75.619692)
+        (xy 43.173574 75.702485)
+        (xy 43.173575 75.70249)
+        (xy 43.174501 75.708332)
+        (xy 43.177185 75.7136)
+        (xy 43.177187 75.713605)
+        (xy 43.220748 75.799097)
+        (xy 43.230731 75.818689)
+        (xy 43.318311 75.906269)
+        (xy 43.369739 75.932473)
+        (xy 43.411006 75.9535)
+        (xy 43.428668 75.962499)
+        (xy 43.434513 75.963424)
+        (xy 43.434514 75.963425)
+        (xy 43.443285 75.964814)
+        (xy 43.520226 75.977)
+        (xy 43.97882 75.977)
+        (xy 43.981774 75.977)
+        (xy 44.073332 75.962499)
+        (xy 44.183689 75.906269)
+        (xy 44.187875 75.902082)
+        (xy 44.192027 75.899066)
+        (xy 44.224465 75.885629)
+        (xy 44.259467 75.888383)
+        (xy 44.289404 75.906729)
+        (xy 45.003682 76.621007)
+        (xy 45.009301 76.627294)
+        (xy 45.018002 76.638205)
+        (xy 45.032905 76.656892)
+        (xy 45.037559 76.660065)
+        (xy 45.080266 76.689183)
+        (xy 45.082559 76.69081)
+        (xy 45.124182 76.721529)
+        (xy 45.128716 76.724875)
+        (xy 45.134034 76.726735)
+        (xy 45.136135 76.727846)
+        (xy 45.136524 76.728081)
+        (xy 45.136957 76.72826)
+        (xy 45.139085 76.729285)
+        (xy 45.143741 76.732459)
+        (xy 45.198533 76.74936)
+        (xy 45.201184 76.750232)
+        (xy 45.250015 76.76732)
+        (xy 45.250018 76.76732)
+        (xy 45.255335 76.769181)
+        (xy 45.260964 76.769391)
+        (xy 45.263293 76.769832)
+        (xy 45.263737 76.769942)
+        (xy 45.264205 76.769986)
+        (xy 45.266538 76.770337)
+        (xy 45.271927 76.772)
+        (xy 45.329293 76.772)
+        (xy 45.332103 76.772052)
+        (xy 45.389386 76.774196)
+        (xy 45.394827 76.772738)
+        (xy 45.397181 76.772473)
+        (xy 45.405599 76.772)
+        (xy 45.531083 76.772)
+        (xy 45.562863 76.779045)
+        (xy 45.565651 76.780345)
+        (xy 45.632381 76.811461)
+        (xy 45.682048 76.818)
+        (xy 47.409495 76.818)
+        (xy 47.411952 76.818)
+        (xy 47.461619 76.811461)
+        (xy 47.570607 76.76064)
+        (xy 47.65564 76.675607)
+        (xy 47.706461 76.566619)
+        (xy 47.713 76.516952)
+        (xy 47.713 76.137048)
+        (xy 47.706461 76.087381)
+        (xy 47.702325 76.078512)
+        (xy 47.687693 76.047133)
+        (xy 47.65564 75.978393)
+        (xy 47.570607 75.89336)
+        (xy 47.554028 75.885629)
+        (xy 47.466832 75.844969)
+        (xy 47.466827 75.844967)
+        (xy 47.461619 75.842539)
+        (xy 47.455917 75.841788)
+        (xy 47.455916 75.841788)
+        (xy 47.414385 75.83632)
+        (xy 47.41438 75.836319)
+        (xy 47.411952 75.836)
+        (xy 45.682048 75.836)
+        (xy 45.67962 75.836319)
+        (xy 45.679614 75.83632)
+        (xy 45.638083 75.841788)
+        (xy 45.638081 75.841788)
+        (xy 45.632381 75.842539)
+        (xy 45.627173 75.844967)
+        (xy 45.627164 75.84497)
+        (xy 45.578813 75.867516)
+        (xy 45.533975 75.873418)
+        (xy 45.49386 75.852535)
+        (xy 44.888277 75.246952)
+        (xy 45.381 75.246952)
+        (xy 45.387539 75.296619)
+        (xy 45.389967 75.301827)
+        (xy 45.389969 75.301832)
+        (xy 45.428903 75.385327)
+        (xy 45.43836 75.405607)
+        (xy 45.523393 75.49064)
+        (xy 45.587976 75.520755)
+        (xy 45.627167 75.53903)
+        (xy 45.627168 75.53903)
+        (xy 45.632381 75.541461)
+        (xy 45.682048 75.548)
+        (xy 47.409495 75.548)
+        (xy 47.411952 75.548)
+        (xy 47.461619 75.541461)
+        (xy 47.531136 75.509045)
+        (xy 47.562917 75.502)
+        (xy 48.357793 75.502)
+        (xy 48.366212 75.502473)
+        (xy 48.403827 75.506711)
+        (xy 48.460177 75.496048)
+        (xy 48.462933 75.49558)
+        (xy 48.519647 75.487033)
+        (xy 48.524731 75.484583)
+        (xy 48.526984 75.483889)
+        (xy 48.527436 75.483777)
+        (xy 48.527878 75.483594)
+        (xy 48.530087 75.48282)
+        (xy 48.535634 75.481772)
+        (xy 48.586348 75.454967)
+        (xy 48.588825 75.453718)
+        (xy 48.640509 75.428829)
+        (xy 48.644641 75.424993)
+        (xy 48.646594 75.423663)
+        (xy 48.646991 75.423423)
+        (xy 48.647355 75.423122)
+        (xy 48.649246 75.421726)
+        (xy 48.654235 75.41909)
+        (xy 48.694822 75.378501)
+        (xy 48.696766 75.376628)
+        (xy 48.738844 75.337587)
+        (xy 48.741664 75.3327)
+        (xy 48.743137 75.330854)
+        (xy 48.74875 75.324573)
+        (xy 49.062014 75.011309)
+        (xy 49.068295 75.005697)
+        (xy 49.071003 75.003538)
+        (xy 49.075088 75.00028)
+        (xy 49.089916 74.988456)
+        (xy 49.128382 74.972524)
+        (xy 49.169429 74.979499)
+        (xy 49.200474 75.007243)
+        (xy 49.212 75.047251)
+        (xy 49.212 77.059793)
+        (xy 49.211527 77.068212)
+        (xy 49.207919 77.100229)
+        (xy 49.207919 77.100233)
+        (xy 49.207289 77.105827)
+        (xy 49.208335 77.11136)
+        (xy 49.208336 77.111362)
+        (xy 49.217947 77.16216)
+        (xy 49.218418 77.164931)
+        (xy 49.226092 77.215847)
+        (xy 49.226967 77.221647)
+        (xy 49.229411 77.226722)
+        (xy 49.23011 77.228988)
+        (xy 49.230221 77.229435)
+        (xy 49.230394 77.229853)
+        (xy 49.231181 77.232102)
+        (xy 49.232228 77.237634)
+        (xy 49.241221 77.25465)
+        (xy 49.259022 77.288332)
+        (xy 49.260281 77.290825)
+        (xy 49.285171 77.342509)
+        (xy 49.289 77.346636)
+        (xy 49.29034 77.348601)
+        (xy 49.290575 77.348992)
+        (xy 49.290863 77.349339)
+        (xy 49.292278 77.351256)
+        (xy 49.29491 77.356235)
+        (xy 49.298894 77.360219)
+        (xy 49.335458 77.396783)
+        (xy 49.337409 77.398808)
+        (xy 49.376413 77.440844)
+        (xy 49.381291 77.44366)
+        (xy 49.383148 77.445141)
+        (xy 49.389435 77.45076)
+        (xy 49.829682 77.891007)
+        (xy 49.835301 77.897294)
+        (xy 49.858905 77.926892)
+        (xy 49.906291 77.9592)
+        (xy 49.908568 77.960817)
+        (xy 49.950176 77.991524)
+        (xy 49.950178 77.991525)
+        (xy 49.954716 77.994874)
+        (xy 49.960039 77.996736)
+        (xy 49.962129 77.997841)
+        (xy 49.962528 77.998081)
+        (xy 49.962949 77.998256)
+        (xy 49.965085 77.999284)
+        (xy 49.969741 78.002459)
+        (xy 50.000104 78.011825)
+        (xy 50.024551 78.019366)
+        (xy 50.02722 78.020244)
+        (xy 50.081335 78.03918)
+        (xy 50.086973 78.03939)
+        (xy 50.089274 78.039826)
+        (xy 50.089737 78.039941)
+        (xy 50.090188 78.039983)
+        (xy 50.092536 78.040337)
+        (xy 50.097927 78.042)
+        (xy 50.155303 78.042)
+        (xy 50.158115 78.042053)
+        (xy 50.215386 78.044196)
+        (xy 50.220831 78.042736)
+        (xy 50.223173 78.042473)
+        (xy 50.231593 78.042)
+        (xy 50.481083 78.042)
+        (xy 50.512863 78.049045)
+        (xy 50.582381 78.081461)
+        (xy 50.632048 78.088)
+        (xy 52.359495 78.088)
+        (xy 52.361952 78.088)
+        (xy 52.411619 78.081461)
+        (xy 52.520607 78.03064)
+        (xy 52.60564 77.945607)
+        (xy 52.656461 77.836619)
+        (xy 52.663 77.786952)
+        (xy 52.663 77.407048)
+        (xy 52.656461 77.357381)
+        (xy 52.650678 77.34498)
+        (xy 52.634595 77.310488)
+        (xy 52.60564 77.248393)
+        (xy 52.520607 77.16336)
+        (xy 52.470839 77.140153)
+        (xy 52.416832 77.114969)
+        (xy 52.416827 77.114967)
+        (xy 52.411619 77.112539)
+        (xy 52.405917 77.111788)
+        (xy 52.405916 77.111788)
+        (xy 52.364385 77.10632)
+        (xy 52.36438 77.106319)
+        (xy 52.361952 77.106)
+        (xy 50.632048 77.106)
+        (xy 50.62962 77.106319)
+        (xy 50.629614 77.10632)
+        (xy 50.588083 77.111788)
+        (xy 50.588081 77.111788)
+        (xy 50.582381 77.112539)
+        (xy 50.577168 77.114969)
+        (xy 50.577167 77.11497)
+        (xy 50.512863 77.144955)
+        (xy 50.481083 77.152)
+        (xy 50.380473 77.152)
+        (xy 50.351695 77.146276)
+        (xy 50.327299 77.129974)
+        (xy 50.124026 76.926701)
+        (xy 50.107724 76.902305)
+        (xy 50.102 76.873527)
+        (xy 50.102 76.516952)
+        (xy 50.331 76.516952)
+        (xy 50.331319 76.51938)
+        (xy 50.33132 76.519385)
+        (xy 50.336509 76.558794)
+        (xy 50.337539 76.566619)
+        (xy 50.339967 76.571827)
+        (xy 50.339969 76.571832)
+        (xy 50.373622 76.644)
+        (xy 50.38836 76.675607)
+        (xy 50.473393 76.76064)
+        (xy 50.528253 76.786221)
+        (xy 50.577167 76.80903)
+        (xy 50.577168 76.80903)
+        (xy 50.582381 76.811461)
+        (xy 50.632048 76.818)
+        (xy 52.359495 76.818)
+        (xy 52.361952 76.818)
+        (xy 52.393866 76.813798)
+        (xy 52.427854 76.817146)
+        (xy 52.456856 76.835181)
+        (xy 53.131682 77.510007)
+        (xy 53.137301 77.516294)
+        (xy 53.140892 77.520797)
+        (xy 53.160905 77.545892)
+        (xy 53.165559 77.549065)
+        (xy 53.208266 77.578183)
+        (xy 53.210559 77.57981)
+        (xy 53.248058 77.607485)
+        (xy 53.256716 77.613875)
+        (xy 53.262034 77.615735)
+        (xy 53.264135 77.616846)
+        (xy 53.264524 77.617081)
+        (xy 53.264957 77.61726)
+        (xy 53.267085 77.618285)
+        (xy 53.271741 77.621459)
+        (xy 53.326533 77.63836)
+        (xy 53.329184 77.639232)
+        (xy 53.378015 77.65632)
+        (xy 53.378018 77.65632)
+        (xy 53.383335 77.658181)
+        (xy 53.388964 77.658391)
+        (xy 53.391293 77.658832)
+        (xy 53.391737 77.658942)
+        (xy 53.392205 77.658986)
+        (xy 53.394538 77.659337)
+        (xy 53.399927 77.661)
+        (xy 53.457293 77.661)
+        (xy 53.460103 77.661052)
+        (xy 53.517386 77.663196)
+        (xy 53.522827 77.661738)
+        (xy 53.525181 77.661473)
+        (xy 53.533599 77.661)
+        (xy 53.694706 77.661)
+        (xy 53.733997 77.672081)
+        (xy 53.761709 77.702059)
+        (xy 53.77004 77.718409)
+        (xy 53.770042 77.718412)
+        (xy 53.772731 77.723689)
+        (xy 53.860311 77.811269)
+        (xy 53.898611 77.830784)
+        (xy 53.964177 77.864192)
+        (xy 53.970668 77.867499)
+        (xy 53.976513 77.868424)
+        (xy 53.976514 77.868425)
+        (xy 53.985146 77.869792)
+        (xy 54.062226 77.882)
+        (xy 54.52082 77.882)
+        (xy 54.523774 77.882)
+        (xy 54.615332 77.867499)
+        (xy 54.725689 77.811269)
+        (xy 54.813269 77.723689)
+        (xy 54.869499 77.613332)
+        (xy 54.884 77.521774)
+        (xy 54.884 76.910226)
+        (xy 54.869499 76.818668)
+        (xy 54.864971 76.809782)
+        (xy 54.834491 76.749961)
+        (xy 54.813269 76.708311)
+        (xy 54.725689 76.620731)
+        (xy 54.717195 76.616403)
+        (xy 54.620605 76.567187)
+        (xy 54.6206 76.567185)
+        (xy 54.615332 76.564501)
+        (xy 54.60949 76.563575)
+        (xy 54.609485 76.563574)
+        (xy 54.526692 76.550462)
+        (xy 54.52669 76.550461)
+        (xy 54.523774 76.55)
+        (xy 54.062226 76.55)
+        (xy 54.05931 76.550461)
+        (xy 54.059307 76.550462)
+        (xy 53.976514 76.563574)
+        (xy 53.976507 76.563576)
+        (xy 53.970668 76.564501)
+        (xy 53.9654 76.567184)
+        (xy 53.965394 76.567187)
+        (xy 53.865587 76.618042)
+        (xy 53.865583 76.618044)
+        (xy 53.860311 76.620731)
+        (xy 53.856124 76.624917)
+        (xy 53.856121 76.62492)
+        (xy 53.77692 76.704121)
+        (xy 53.776917 76.704124)
+        (xy 53.772731 76.708311)
+        (xy 53.770043 76.713584)
+        (xy 53.77004 76.71359)
+        (xy 53.761709 76.729941)
+        (xy 53.733997 76.759919)
+        (xy 53.694706 76.771)
+        (xy 53.682473 76.771)
+        (xy 53.653695 76.765276)
+        (xy 53.629299 76.748974)
+        (xy 52.913321 76.032996)
+        (xy 52.907701 76.026708)
+        (xy 52.887611 76.001516)
+        (xy 52.887608 76.001513)
+        (xy 52.884095 75.997108)
+        (xy 52.879438 75.993932)
+        (xy 52.879435 75.99393)
+        (xy 52.836731 75.964814)
+        (xy 52.83444 75.963188)
+        (xy 52.792822 75.932473)
+        (xy 52.792816 75.93247)
+        (xy 52.788284 75.929125)
+        (xy 52.782965 75.927263)
+        (xy 52.780862 75.926152)
+        (xy 52.780476 75.925919)
+        (xy 52.780052 75.925744)
+        (xy 52.777913 75.924714)
+        (xy 52.773259 75.921541)
+        (xy 52.767876 75.91988)
+        (xy 52.767875 75.91988)
+        (xy 52.718471 75.90464)
+        (xy 52.715802 75.903761)
+        (xy 52.666988 75.886681)
+        (xy 52.666984 75.88668)
+        (xy 52.661665 75.884819)
+        (xy 52.656031 75.884607)
+        (xy 52.653702 75.884167)
+        (xy 52.653256 75.884056)
+        (xy 52.652817 75.884015)
+        (xy 52.650451 75.883658)
+        (xy 52.645073 75.882)
+        (xy 52.639441 75.882)
+        (xy 52.587707 75.882)
+        (xy 52.584896 75.881947)
+        (xy 52.533247 75.880014)
+        (xy 52.533242 75.880014)
+        (xy 52.527614 75.879804)
+        (xy 52.522172 75.881261)
+        (xy 52.521036 75.88139)
+        (xy 52.480841 75.874817)
+        (xy 52.439502 75.855541)
+        (xy 52.411619 75.842539)
+        (xy 52.405917 75.841788)
+        (xy 52.405916 75.841788)
+        (xy 52.364385 75.83632)
+        (xy 52.36438 75.836319)
+        (xy 52.361952 75.836)
+        (xy 50.632048 75.836)
+        (xy 50.62962 75.836319)
+        (xy 50.629614 75.83632)
+        (xy 50.588083 75.841788)
+        (xy 50.588081 75.841788)
+        (xy 50.582381 75.842539)
+        (xy 50.577174 75.844966)
+        (xy 50.577167 75.844969)
+        (xy 50.479354 75.89058)
+        (xy 50.479352 75.890581)
+        (xy 50.473393 75.89336)
+        (xy 50.468743 75.898009)
+        (xy 50.46874 75.898012)
+        (xy 50.393012 75.97374)
+        (xy 50.393009 75.973743)
+        (xy 50.38836 75.978393)
+        (xy 50.385581 75.984352)
+        (xy 50.38558 75.984354)
+        (xy 50.339969 76.082167)
+        (xy 50.339966 76.082174)
+        (xy 50.337539 76.087381)
+        (xy 50.336788 76.093081)
+        (xy 50.336788 76.093083)
+        (xy 50.331327 76.134566)
+        (xy 50.331 76.137048)
+        (xy 50.331 76.516952)
+        (xy 50.102 76.516952)
+        (xy 50.102 75.246952)
+        (xy 50.331 75.246952)
+        (xy 50.337539 75.296619)
+        (xy 50.339967 75.301827)
+        (xy 50.339969 75.301832)
+        (xy 50.378903 75.385327)
+        (xy 50.38836 75.405607)
+        (xy 50.473393 75.49064)
+        (xy 50.537976 75.520755)
+        (xy 50.577167 75.53903)
+        (xy 50.577168 75.53903)
+        (xy 50.582381 75.541461)
+        (xy 50.632048 75.548)
+        (xy 52.359495 75.548)
+        (xy 52.361952 75.548)
+        (xy 52.411619 75.541461)
+        (xy 52.465183 75.516483)
+        (xy 52.510022 75.51058)
+        (xy 52.550138 75.531464)
+        (xy 52.623685 75.605011)
+        (xy 52.629304 75.611298)
+        (xy 52.652905 75.640892)
+        (xy 52.70029 75.673198)
+        (xy 52.702543 75.674797)
+        (xy 52.748716 75.708875)
+        (xy 52.754035 75.710736)
+        (xy 52.756137 75.711847)
+        (xy 52.756525 75.712081)
+        (xy 52.756957 75.71226)
+        (xy 52.759085 75.713285)
+        (xy 52.763741 75.716459)
+        (xy 52.818533 75.73336)
+        (xy 52.821184 75.734232)
+        (xy 52.870015 75.75132)
+        (xy 52.870018 75.75132)
+        (xy 52.875335 75.753181)
+        (xy 52.880964 75.753391)
+        (xy 52.883293 75.753832)
+        (xy 52.883737 75.753942)
+        (xy 52.884205 75.753986)
+        (xy 52.886538 75.754337)
+        (xy 52.891927 75.756)
+        (xy 52.949293 75.756)
+        (xy 52.952052 75.756051)
+        (xy 52.977847 75.757016)
+        (xy 53.01212 75.766744)
+        (xy 53.038072 75.791163)
+        (xy 53.049869 75.824788)
+        (xy 53.05 75.826116)
+        (xy 53.05 75.829812)
+        (xy 53.05072 75.833435)
+        (xy 53.050721 75.833438)
+        (xy 53.052768 75.843727)
+        (xy 53.061082 75.885525)
+        (xy 53.065194 75.89168)
+        (xy 53.065196 75.891683)
+        (xy 53.094052 75.934867)
+        (xy 53.103297 75.948703)
+        (xy 53.113607 75.955592)
+        (xy 53.160316 75.986803)
+        (xy 53.160317 75.986803)
+        (xy 53.166475 75.990918)
+        (xy 53.222188 76.002)
+        (xy 54.256116 76.002)
+        (xy 54.259812 76.002)
+        (xy 54.315525 75.990918)
+        (xy 54.378703 75.948703)
+        (xy 54.420918 75.885525)
+        (xy 54.432 75.829812)
+        (xy 54.432 74.792188)
+        (xy 54.420918 74.736475)
+        (xy 54.416801 74.730314)
+        (xy 54.383566 74.680575)
+        (xy 54.378703 74.673297)
+        (xy 54.363311 74.663012)
+        (xy 54.321683 74.635196)
+        (xy 54.32168 74.635194)
+        (xy 54.315525 74.631082)
+        (xy 54.308261 74.629637)
+        (xy 54.273969 74.622816)
+        (xy 54.259812 74.62)
+        (xy 53.222188 74.62)
+        (xy 53.218563 74.62072)
+        (xy 53.218563 74.620721)
+        (xy 53.173738 74.629637)
+        (xy 53.173736 74.629637)
+        (xy 53.166475 74.631082)
+        (xy 53.160321 74.635193)
+        (xy 53.160316 74.635196)
+        (xy 53.109454 74.669182)
+        (xy 53.109451 74.669184)
+        (xy 53.103297 74.673297)
+        (xy 53.099184 74.679451)
+        (xy 53.099181 74.679455)
+        (xy 53.091906 74.690343)
+        (xy 53.062428 74.716111)
+        (xy 53.023993 74.723568)
+        (xy 52.987018 74.710692)
+        (xy 52.96373 74.694813)
+        (xy 52.96144 74.693188)
+        (xy 52.919822 74.662473)
+        (xy 52.919816 74.66247)
+        (xy 52.915284 74.659125)
+        (xy 52.909965 74.657263)
+        (xy 52.907862 74.656152)
+        (xy 52.907476 74.655919)
+        (xy 52.907052 74.655744)
+        (xy 52.904913 74.654714)
+        (xy 52.900259 74.651541)
+        (xy 52.894876 74.64988)
+        (xy 52.894875 74.64988)
+        (xy 52.845471 74.63464)
+        (xy 52.842802 74.633761)
+        (xy 52.793988 74.616681)
+        (xy 52.793984 74.61668)
+        (xy 52.788665 74.614819)
+        (xy 52.783031 74.614607)
+        (xy 52.780702 74.614167)
+        (xy 52.780256 74.614056)
+        (xy 52.779817 74.614015)
+        (xy 52.777451 74.613658)
+        (xy 52.772073 74.612)
+        (xy 52.766441 74.612)
+        (xy 52.714707 74.612)
+        (xy 52.711896 74.611947)
+        (xy 52.660244 74.610014)
+        (xy 52.660239 74.610014)
+        (xy 52.654614 74.609804)
+        (xy 52.649173 74.611261)
+        (xy 52.646819 74.611527)
+        (xy 52.638401 74.612)
+        (xy 52.512917 74.612)
+        (xy 52.481137 74.604955)
+        (xy 52.430324 74.581261)
+        (xy 52.411619 74.572539)
+        (xy 52.405917 74.571788)
+        (xy 52.405916 74.571788)
+        (xy 52.364385 74.56632)
+        (xy 52.36438 74.566319)
+        (xy 52.361952 74.566)
+        (xy 50.632048 74.566)
+        (xy 50.62962 74.566319)
+        (xy 50.629614 74.56632)
+        (xy 50.588083 74.571788)
+        (xy 50.588081 74.571788)
+        (xy 50.582381 74.572539)
+        (xy 50.577174 74.574966)
+        (xy 50.577167 74.574969)
+        (xy 50.479354 74.62058)
+        (xy 50.479352 74.620581)
+        (xy 50.473393 74.62336)
+        (xy 50.468743 74.628009)
+        (xy 50.46874 74.628012)
+        (xy 50.393012 74.70374)
+        (xy 50.393009 74.703743)
+        (xy 50.38836 74.708393)
+        (xy 50.385581 74.714352)
+        (xy 50.38558 74.714354)
+        (xy 50.339969 74.812167)
+        (xy 50.339966 74.812174)
+        (xy 50.337539 74.817381)
+        (xy 50.336788 74.823081)
+        (xy 50.336788 74.823083)
+        (xy 50.331469 74.863487)
+        (xy 50.331 74.867048)
+        (xy 50.331 75.246952)
+        (xy 50.102 75.246952)
+        (xy 50.102 74.700473)
+        (xy 50.107724 74.671695)
+        (xy 50.124026 74.647299)
+        (xy 50.689299 74.082026)
+        (xy 50.713695 74.065724)
+        (xy 50.742473 74.06)
+        (xy 50.97582 74.06)
+        (xy 50.978774 74.06)
+        (xy 51.070332 74.045499)
+        (xy 51.180689 73.989269)
+        (xy 51.233932 73.936026)
+        (xy 51.258328 73.919724)
+        (xy 51.287106 73.914)
+        (xy 51.72454 73.914)
+        (xy 51.753318 73.919724)
+        (xy 51.777714 73.936026)
+        (xy 51.826434 73.984746)
+        (xy 51.880694 74.012393)
+        (xy 51.933845 74.039475)
+        (xy 51.943847 74.044571)
+        (xy 51.949692 74.045496)
+        (xy 51.949693 74.045497)
+        (xy 51.949706 74.045499)
+        (xy 52.041263 74.06)
+        (xy 52.606736 74.059999)
+        (xy 52.704153 74.044571)
+        (xy 52.821566 73.984746)
+        (xy 52.870286 73.936026)
+        (xy 52.894682 73.919724)
+        (xy 52.92346 73.914)
+        (xy 53.360894 73.914)
+        (xy 53.389672 73.919724)
+        (xy 53.414068 73.936026)
+        (xy 53.467311 73.989269)
+        (xy 53.512694 74.012393)
+        (xy 53.554915 74.033906)
+        (xy 53.577668 74.045499)
+        (xy 53.583513 74.046424)
+        (xy 53.583514 74.046425)
+        (xy 53.592733 74.047885)
+        (xy 53.669226 74.06)
+        (xy 54.27782 74.06)
+        (xy 54.280774 74.06)
+        (xy 54.372332 74.045499)
+        (xy 54.482689 73.989269)
+        (xy 54.570269 73.901689)
+        (xy 54.626499 73.791332)
+        (xy 54.641 73.699774)
+        (xy 54.641 73.238226)
+        (xy 54.628091 73.15672)
+        (xy 54.627425 73.152514)
+        (xy 54.627424 73.152513)
+        (xy 54.626499 73.146668)
+        (xy 54.602835 73.100226)
+        (xy 54.584286 73.063821)
+        (xy 54.570269 73.036311)
+        (xy 54.482689 72.948731)
+        (xy 54.471463 72.943011)
+        (xy 54.377605 72.895187)
+        (xy 54.3776 72.895185)
+        (xy 54.372332 72.892501)
+        (xy 54.36649 72.891575)
+        (xy 54.366485 72.891574)
+        (xy 54.283692 72.878462)
+        (xy 54.28369 72.878461)
+        (xy 54.280774 72.878)
+        (xy 53.669226 72.878)
+        (xy 53.66631 72.878461)
+        (xy 53.666307 72.878462)
+        (xy 53.583514 72.891574)
+        (xy 53.583507 72.891576)
+        (xy 53.577668 72.892501)
+        (xy 53.5724 72.895184)
+        (xy 53.572394 72.895187)
+        (xy 53.472587 72.946042)
+        (xy 53.472583 72.946044)
+        (xy 53.467311 72.948731)
+        (xy 53.463124 72.952917)
+        (xy 53.463121 72.95292)
+        (xy 53.414068 73.001974)
+        (xy 53.389672 73.018276)
+        (xy 53.360894 73.024)
+        (xy 53.000351 73.024)
+        (xy 52.961059 73.012919)
+        (xy 52.933348 72.98294)
+        (xy 52.917438 72.951715)
+        (xy 52.917434 72.951709)
+        (xy 52.914746 72.946434)
+        (xy 52.821566 72.853254)
+        (xy 52.816289 72.850565)
+        (xy 52.709426 72.796115)
+        (xy 52.709422 72.796113)
+        (xy 52.704153 72.793429)
+        (xy 52.698311 72.792503)
+        (xy 52.698306 72.792502)
+        (xy 52.609655 72.778462)
+        (xy 52.609652 72.778461)
+        (xy 52.606737 72.778)
+        (xy 52.603783 72.778)
+        (xy 52.044218 72.778)
+        (xy 52.044205 72.778)
+        (xy 52.041264 72.778001)
+        (xy 52.03835 72.778462)
+        (xy 52.038343 72.778463)
+        (xy 51.949692 72.792503)
+        (xy 51.94969 72.792503)
+        (xy 51.943847 72.793429)
+        (xy 51.938577 72.796113)
+        (xy 51.938574 72.796115)
+        (xy 51.83171 72.850565)
+        (xy 51.831706 72.850567)
+        (xy 51.826434 72.853254)
+        (xy 51.822247 72.85744)
+        (xy 51.822244 72.857443)
+        (xy 51.737443 72.942244)
+        (xy 51.73744 72.942247)
+        (xy 51.733254 72.946434)
+        (xy 51.730568 72.951704)
+        (xy 51.730561 72.951715)
+        (xy 51.714652 72.98294)
+        (xy 51.686941 73.012919)
+        (xy 51.647649 73.024)
+        (xy 51.287106 73.024)
+        (xy 51.258328 73.018276)
+        (xy 51.233932 73.001974)
+        (xy 51.184878 72.95292)
+        (xy 51.180689 72.948731)
+        (xy 51.169463 72.943011)
+        (xy 51.075605 72.895187)
+        (xy 51.0756 72.895185)
+        (xy 51.070332 72.892501)
+        (xy 51.06449 72.891575)
+        (xy 51.064485 72.891574)
+        (xy 50.981692 72.878462)
+        (xy 50.98169 72.878461)
+        (xy 50.978774 72.878)
+        (xy 50.367226 72.878)
+        (xy 50.36431 72.878461)
+        (xy 50.364307 72.878462)
+        (xy 50.281514 72.891574)
+        (xy 50.281507 72.891576)
+        (xy 50.275668 72.892501)
+        (xy 50.2704 72.895184)
+        (xy 50.270394 72.895187)
+        (xy 50.170587 72.946042)
+        (xy 50.170583 72.946044)
+        (xy 50.165311 72.948731)
+        (xy 50.161124 72.952917)
+        (xy 50.161121 72.95292)
+        (xy 50.08192 73.032121)
+        (xy 50.081917 73.032124)
+        (xy 50.077731 73.036311)
+        (xy 50.075044 73.041583)
+        (xy 50.075042 73.041587)
+        (xy 50.024187 73.141394)
+        (xy 50.024184 73.1414)
+        (xy 50.021501 73.146668)
+        (xy 50.020576 73.152507)
+        (xy 50.020574 73.152514)
+        (xy 50.007777 73.233319)
+        (xy 50.007 73.238226)
+        (xy 50.007 73.24118)
+        (xy 50.007 73.474527)
+        (xy 50.001276 73.503305)
+        (xy 49.984974 73.527701)
+        (xy 49.587374 73.9253)
+        (xy 49.548871 73.945881)
+        (xy 49.505422 73.941602)
+        (xy 49.471673 73.913905)
+        (xy 49.459 73.872126)
+        (xy 49.459 72.870884)
+        (xy 49.459 72.867188)
+        (xy 49.447918 72.811475)
+        (xy 49.43524 72.792502)
+        (xy 49.409817 72.754454)
+        (xy 49.405703 72.748297)
+        (xy 49.399545 72.744182)
+        (xy 49.348683 72.710196)
+        (xy 49.34868 72.710194)
+        (xy 49.342525 72.706082)
+        (xy 49.335261 72.704637)
+        (xy 49.316602 72.700925)
+        (xy 49.286812 72.695)
+        (xy 48.249188 72.695)
+        (xy 48.245563 72.69572)
+        (xy 48.245563 72.695721)
+        (xy 48.200738 72.704637)
+        (xy 48.200736 72.704637)
+        (xy 48.193475 72.706082)
+        (xy 48.187321 72.710193)
+        (xy 48.187316 72.710196)
+        (xy 48.136454 72.744182)
+        (xy 48.136451 72.744184)
+        (xy 48.130297 72.748297)
+        (xy 48.126184 72.754451)
+        (xy 48.126182 72.754454)
+        (xy 48.092196 72.805316)
+        (xy 48.092193 72.805321)
+        (xy 48.088082 72.811475)
+        (xy 48.086637 72.818736)
+        (xy 48.086637 72.818738)
+        (xy 48.07772 72.863564)
+        (xy 48.077719 72.863572)
+        (xy 48.077 72.867188)
+        (xy 48.077 72.870882)
+        (xy 48.076775 72.873169)
+        (xy 48.064464 72.907578)
+        (xy 48.037386 72.93212)
+        (xy 48.001937 72.941)
+        (xy 47.514103 72.941)
+        (xy 47.474811 72.929918)
+        (xy 47.453907 72.907305)
+        (xy 47.452436 72.908375)
+        (xy 47.448957 72.903587)
+        (xy 47.446269 72.898311)
+        (xy 47.393026 72.845068)
+        (xy 47.376724 72.820672)
+        (xy 47.371 72.791894)
+        (xy 47.371 72.369106)
+        (xy 47.376724 72.340328)
+        (xy 47.393026 72.315932)
+        (xy 47.417284 72.291674)
+        (xy 47.446269 72.262689)
+        (xy 47.502499 72.152332)
+        (xy 47.517 72.060774)
+        (xy 47.517 71.449226)
+        (xy 47.509966 71.404812)
+        (xy 48.077 71.404812)
+        (xy 48.088082 71.460525)
+        (xy 48.092194 71.46668)
+        (xy 48.092196 71.466683)
+        (xy 48.126182 71.517545)
+        (xy 48.130297 71.523703)
+        (xy 48.136454 71.527817)
+        (xy 48.187316 71.561803)
+        (xy 48.187317 71.561803)
+        (xy 48.193475 71.565918)
+        (xy 48.249188 71.577)
+        (xy 48.798527 71.577)
+        (xy 48.827305 71.582724)
+        (xy 48.8517 71.599025)
+        (xy 49.155194 71.90252)
+        (xy 49.365686 72.113012)
+        (xy 49.371305 72.119299)
+        (xy 49.391389 72.144484)
+        (xy 49.391391 72.144486)
+        (xy 49.394905 72.148892)
+        (xy 49.44229 72.181198)
+        (xy 49.444543 72.182797)
+        (xy 49.490716 72.216875)
+        (xy 49.496035 72.218736)
+        (xy 49.498137 72.219847)
+        (xy 49.498525 72.220081)
+        (xy 49.498957 72.22026)
+        (xy 49.501085 72.221285)
+        (xy 49.505741 72.224459)
+        (xy 49.560533 72.24136)
+        (xy 49.563184 72.242232)
+        (xy 49.612015 72.25932)
+        (xy 49.612018 72.25932)
+        (xy 49.617335 72.261181)
+        (xy 49.622964 72.261391)
+        (xy 49.625293 72.261832)
+        (xy 49.625737 72.261942)
+        (xy 49.626205 72.261986)
+        (xy 49.628538 72.262337)
+        (xy 49.633927 72.264)
+        (xy 49.691293 72.264)
+        (xy 49.694103 72.264052)
+        (xy 49.751386 72.266196)
+        (xy 49.756831 72.264736)
+        (xy 49.759173 72.264473)
+        (xy 49.767593 72.264)
+        (xy 50.058894 72.264)
+        (xy 50.087672 72.269724)
+        (xy 50.112068 72.286026)
+        (xy 50.165311 72.339269)
+        (xy 50.177454 72.345456)
+        (xy 50.269448 72.39233)
+        (xy 50.275668 72.395499)
+        (xy 50.281513 72.396424)
+        (xy 50.281514 72.396425)
+        (xy 50.29273 72.398201)
+        (xy 50.367226 72.41)
+        (xy 50.97582 72.41)
+        (xy 50.978774 72.41)
+        (xy 51.070332 72.395499)
+        (xy 51.180689 72.339269)
+        (xy 51.268269 72.251689)
+        (xy 51.324499 72.141332)
+        (xy 51.327284 72.123746)
+        (xy 51.6585 72.123746)
+        (xy 51.658962 72.129618)
+        (xy 51.672984 72.218151)
+        (xy 51.676597 72.229271)
+        (xy 51.730976 72.335994)
+        (xy 51.737851 72.345456)
+        (xy 51.822543 72.430148)
+        (xy 51.832005 72.437023)
+        (xy 51.938728 72.491402)
+        (xy 51.949848 72.495015)
+        (xy 52.038381 72.509037)
+        (xy 52.044254 72.5095)
+        (xy 52.187098 72.5095)
+        (xy 52.194907 72.507407)
+        (xy 52.197 72.499598)
+        (xy 52.451 72.499598)
+        (xy 52.453092 72.507407)
+        (xy 52.460902 72.5095)
+        (xy 52.603746 72.5095)
+        (xy 52.609618 72.509037)
+        (xy 52.698151 72.495015)
+        (xy 52.709271 72.491402)
+        (xy 52.815994 72.437023)
+        (xy 52.825456 72.430148)
+        (xy 52.910148 72.345456)
+        (xy 52.917023 72.335994)
+        (xy 52.971402 72.229271)
+        (xy 52.975015 72.218151)
+        (xy 52.989037 72.129618)
+        (xy 52.9895 72.123746)
+        (xy 52.9895 72.046779)
+        (xy 53.309501 72.046779)
+        (xy 53.309963 72.052654)
+        (xy 53.323057 72.135328)
+        (xy 53.326669 72.146447)
+        (xy 53.377452 72.246114)
+        (xy 53.38433 72.25558)
+        (xy 53.463419 72.334669)
+        (xy 53.472885 72.341547)
+        (xy 53.572551 72.39233)
+        (xy 53.583671 72.395943)
+        (xy 53.666346 72.409037)
+        (xy 53.672219 72.4095)
+        (xy 53.838098 72.4095)
+        (xy 53.845907 72.407407)
+        (xy 53.848 72.399598)
+        (xy 53.848 72.399597)
+        (xy 54.102 72.399597)
+        (xy 54.104092 72.407406)
+        (xy 54.111902 72.409499)
+        (xy 54.277779 72.409499)
+        (xy 54.283654 72.409036)
+        (xy 54.366328 72.395942)
+        (xy 54.377447 72.39233)
+        (xy 54.477114 72.341547)
+        (xy 54.48658 72.334669)
+        (xy 54.565669 72.25558)
+        (xy 54.572547 72.246114)
+        (xy 54.62333 72.146448)
+        (xy 54.626943 72.135328)
+        (xy 54.640037 72.052653)
+        (xy 54.6405 72.046781)
+        (xy 54.6405 72.046779)
+        (xy 54.960501 72.046779)
+        (xy 54.960963 72.052654)
+        (xy 54.974057 72.135328)
+        (xy 54.977669 72.146447)
+        (xy 55.028452 72.246114)
+        (xy 55.03533 72.25558)
+        (xy 55.114419 72.334669)
+        (xy 55.123885 72.341547)
+        (xy 55.223551 72.39233)
+        (xy 55.234671 72.395943)
+        (xy 55.317346 72.409037)
+        (xy 55.323219 72.4095)
+        (xy 55.489098 72.4095)
+        (xy 55.496907 72.407407)
+        (xy 55.499 72.399598)
+        (xy 55.499 71.955902)
+        (xy 55.496907 71.948092)
+        (xy 55.489098 71.946)
+        (xy 54.970403 71.946)
+        (xy 54.962593 71.948092)
+        (xy 54.960501 71.955902)
+        (xy 54.960501 72.046779)
+        (xy 54.6405 72.046779)
+        (xy 54.6405 71.955902)
+        (xy 54.638407 71.948092)
+        (xy 54.630598 71.946)
+        (xy 54.111902 71.946)
+        (xy 54.104092 71.948092)
+        (xy 54.102 71.955902)
+        (xy 54.102 72.399597)
+        (xy 53.848 72.399597)
+        (xy 53.848 71.955902)
+        (xy 53.845907 71.948092)
+        (xy 53.838098 71.946)
+        (xy 53.319403 71.946)
+        (xy 53.311593 71.948092)
+        (xy 53.309501 71.955902)
+        (xy 53.309501 72.046779)
+        (xy 52.9895 72.046779)
+        (xy 52.9895 72.005902)
+        (xy 52.987407 71.998092)
+        (xy 52.979598 71.996)
+        (xy 52.460902 71.996)
+        (xy 52.453092 71.998092)
+        (xy 52.451 72.005902)
+        (xy 52.451 72.499598)
+        (xy 52.197 72.499598)
+        (xy 52.197 72.005902)
+        (xy 52.194907 71.998092)
+        (xy 52.187098 71.996)
+        (xy 51.668402 71.996)
+        (xy 51.660592 71.998092)
+        (xy 51.6585 72.005902)
+        (xy 51.6585 72.123746)
+        (xy 51.327284 72.123746)
+        (xy 51.339 72.049774)
+        (xy 51.339 71.732098)
+        (xy 51.6585 71.732098)
+        (xy 51.660592 71.739907)
+        (xy 51.668402 71.742)
+        (xy 52.187098 71.742)
+        (xy 52.194907 71.739907)
+        (xy 52.197 71.732098)
+        (xy 52.451 71.732098)
+        (xy 52.453092 71.739907)
+        (xy 52.460902 71.742)
+        (xy 52.979598 71.742)
+        (xy 52.987407 71.739907)
+        (xy 52.9895 71.732098)
+        (xy 52.9895 71.682098)
+        (xy 53.3095 71.682098)
+        (xy 53.311592 71.689907)
+        (xy 53.319402 71.692)
+        (xy 53.838098 71.692)
+        (xy 53.845907 71.689907)
+        (xy 53.848 71.682098)
+        (xy 54.102 71.682098)
+        (xy 54.104092 71.689907)
+        (xy 54.111902 71.692)
+        (xy 54.630597 71.692)
+        (xy 54.638406 71.689907)
+        (xy 54.640499 71.682098)
+        (xy 54.9605 71.682098)
+        (xy 54.962592 71.689907)
+        (xy 54.970402 71.692)
+        (xy 55.489098 71.692)
+        (xy 55.496907 71.689907)
+        (xy 55.499 71.682098)
+        (xy 55.753 71.682098)
+        (xy 55.755092 71.689907)
+        (xy 55.762902 71.692)
+        (xy 56.281597 71.692)
+        (xy 56.289406 71.689907)
+        (xy 56.291499 71.682098)
+        (xy 56.291499 71.591221)
+        (xy 56.291036 71.585345)
+        (xy 56.277942 71.502671)
+        (xy 56.27433 71.491552)
+        (xy 56.223547 71.391885)
+        (xy 56.216669 71.382419)
+        (xy 56.13758 71.30333)
+        (xy 56.128114 71.296452)
+        (xy 56.028448 71.245669)
+        (xy 56.017328 71.242056)
+        (xy 55.934653 71.228962)
+        (xy 55.928781 71.2285)
+        (xy 55.762902 71.2285)
+        (xy 55.755092 71.230592)
+        (xy 55.753 71.238402)
+        (xy 55.753 71.682098)
+        (xy 55.499 71.682098)
+        (xy 55.499 71.238403)
+        (xy 55.496907 71.230593)
+        (xy 55.489098 71.228501)
+        (xy 55.323221 71.228501)
+        (xy 55.317345 71.228963)
+        (xy 55.234671 71.242057)
+        (xy 55.223552 71.245669)
+        (xy 55.123885 71.296452)
+        (xy 55.114419 71.30333)
+        (xy 55.03533 71.382419)
+        (xy 55.028452 71.391885)
+        (xy 54.977669 71.491551)
+        (xy 54.974056 71.502671)
+        (xy 54.960962 71.585346)
+        (xy 54.9605 71.591219)
+        (xy 54.9605 71.682098)
+        (xy 54.640499 71.682098)
+        (xy 54.640499 71.591221)
+        (xy 54.640036 71.585345)
+        (xy 54.626942 71.502671)
+        (xy 54.62333 71.491552)
+        (xy 54.572547 71.391885)
+        (xy 54.565669 71.382419)
+        (xy 54.48658 71.30333)
+        (xy 54.477114 71.296452)
+        (xy 54.377448 71.245669)
+        (xy 54.366328 71.242056)
+        (xy 54.283653 71.228962)
+        (xy 54.277781 71.2285)
+        (xy 54.111902 71.2285)
+        (xy 54.104092 71.230592)
+        (xy 54.102 71.238402)
+        (xy 54.102 71.682098)
+        (xy 53.848 71.682098)
+        (xy 53.848 71.238403)
+        (xy 53.845907 71.230593)
+        (xy 53.838098 71.228501)
+        (xy 53.672221 71.228501)
+        (xy 53.666345 71.228963)
+        (xy 53.583671 71.242057)
+        (xy 53.572552 71.245669)
+        (xy 53.472885 71.296452)
+        (xy 53.463419 71.30333)
+        (xy 53.38433 71.382419)
+        (xy 53.377452 71.391885)
+        (xy 53.326669 71.491551)
+        (xy 53.323056 71.502671)
+        (xy 53.309962 71.585346)
+        (xy 53.3095 71.591219)
+        (xy 53.3095 71.682098)
+        (xy 52.9895 71.682098)
+        (xy 52.9895 71.614254)
+        (xy 52.989037 71.608381)
+        (xy 52.975015 71.519848)
+        (xy 52.971402 71.508728)
+        (xy 52.917023 71.402005)
+        (xy 52.910148 71.392543)
+        (xy 52.825456 71.307851)
+        (xy 52.815994 71.300976)
+        (xy 52.709271 71.246597)
+        (xy 52.698151 71.242984)
+        (xy 52.609618 71.228962)
+        (xy 52.603746 71.2285)
+        (xy 52.460902 71.2285)
+        (xy 52.453092 71.230592)
+        (xy 52.451 71.238402)
+        (xy 52.451 71.732098)
+        (xy 52.197 71.732098)
+        (xy 52.197 71.238402)
+        (xy 52.194907 71.230592)
+        (xy 52.187098 71.2285)
+        (xy 52.044254 71.2285)
+        (xy 52.038381 71.228962)
+        (xy 51.949848 71.242984)
+        (xy 51.938728 71.246597)
+        (xy 51.832005 71.300976)
+        (xy 51.822543 71.307851)
+        (xy 51.737851 71.392543)
+        (xy 51.730976 71.402005)
+        (xy 51.676597 71.508728)
+        (xy 51.672984 71.519848)
+        (xy 51.658962 71.608381)
+        (xy 51.6585 71.614254)
+        (xy 51.6585 71.732098)
+        (xy 51.339 71.732098)
+        (xy 51.339 71.588226)
+        (xy 51.324499 71.496668)
+        (xy 51.314736 71.477508)
+        (xy 51.277696 71.404812)
+        (xy 51.268269 71.386311)
+        (xy 51.180689 71.298731)
+        (xy 51.175412 71.296042)
+        (xy 51.075605 71.245187)
+        (xy 51.0756 71.245185)
+        (xy 51.070332 71.242501)
+        (xy 51.06449 71.241575)
+        (xy 51.064485 71.241574)
+        (xy 50.981692 71.228462)
+        (xy 50.98169 71.228461)
+        (xy 50.978774 71.228)
+        (xy 50.367226 71.228)
+        (xy 50.36431 71.228461)
+        (xy 50.364307 71.228462)
+        (xy 50.281514 71.241574)
+        (xy 50.281507 71.241576)
+        (xy 50.275668 71.242501)
+        (xy 50.2704 71.245184)
+        (xy 50.270394 71.245187)
+        (xy 50.170587 71.296042)
+        (xy 50.170583 71.296044)
+        (xy 50.165311 71.298731)
+        (xy 50.161124 71.302917)
+        (xy 50.161121 71.30292)
+        (xy 50.112068 71.351974)
+        (xy 50.087672 71.368276)
+        (xy 50.058894 71.374)
+        (xy 49.916473 71.374)
+        (xy 49.887695 71.368276)
+        (xy 49.863299 71.351974)
+        (xy 49.481026 70.969701)
+        (xy 49.464724 70.945305)
+        (xy 49.459 70.916527)
+        (xy 49.459 70.370884)
+        (xy 49.459 70.367188)
+        (xy 49.447918 70.311475)
+        (xy 49.405703 70.248297)
+        (xy 49.399365 70.244062)
+        (xy 49.348683 70.210196)
+        (xy 49.34868 70.210194)
+        (xy 49.342525 70.206082)
+        (xy 49.335261 70.204637)
+        (xy 49.316602 70.200925)
+        (xy 49.286812 70.195)
+        (xy 48.249188 70.195)
+        (xy 48.245563 70.19572)
+        (xy 48.245563 70.195721)
+        (xy 48.200738 70.204637)
+        (xy 48.200736 70.204637)
+        (xy 48.193475 70.206082)
+        (xy 48.187321 70.210193)
+        (xy 48.187316 70.210196)
+        (xy 48.136454 70.244182)
+        (xy 48.136451 70.244184)
+        (xy 48.130297 70.248297)
+        (xy 48.126184 70.254451)
+        (xy 48.126182 70.254454)
+        (xy 48.092196 70.305316)
+        (xy 48.092193 70.305321)
+        (xy 48.088082 70.311475)
+        (xy 48.077 70.367188)
+        (xy 48.077 71.404812)
+        (xy 47.509966 71.404812)
+        (xy 47.502499 71.357668)
+        (xy 47.490566 71.334249)
+        (xy 47.455957 71.266325)
+        (xy 47.446269 71.247311)
+        (xy 47.358689 71.159731)
+        (xy 47.353412 71.157042)
+        (xy 47.253605 71.106187)
+        (xy 47.2536 71.106185)
+        (xy 47.248332 71.103501)
+        (xy 47.24249 71.102575)
+        (xy 47.242485 71.102574)
+        (xy 47.159692 71.089462)
+        (xy 47.15969 71.089461)
+        (xy 47.156774 71.089)
+        (xy 46.695226 71.089)
+        (xy 46.69231 71.089461)
+        (xy 46.692307 71.089462)
+        (xy 46.609514 71.102574)
+        (xy 46.609507 71.102576)
+        (xy 46.603668 71.103501)
+        (xy 46.5984 71.106184)
+        (xy 46.598394 71.106187)
+        (xy 46.498587 71.157042)
+        (xy 46.498583 71.157044)
+        (xy 46.493311 71.159731)
+        (xy 46.489124 71.163917)
+        (xy 46.489121 71.16392)
+        (xy 46.40992 71.243121)
+        (xy 46.409917 71.243124)
+        (xy 46.405731 71.247311)
+        (xy 46.403044 71.252583)
+        (xy 46.403042 71.252587)
+        (xy 46.352187 71.352394)
+        (xy 46.352184 71.3524)
+        (xy 46.349501 71.357668)
+        (xy 46.348576 71.363507)
+        (xy 46.348574 71.363514)
+        (xy 46.335462 71.446307)
+        (xy 46.335 71.449226)
+        (xy 46.335 72.060774)
+        (xy 46.335461 72.06369)
+        (xy 46.335462 72.063692)
+        (xy 46.348574 72.146485)
+        (xy 46.348575 72.14649)
+        (xy 46.349501 72.152332)
+        (xy 46.352185 72.1576)
+        (xy 46.352187 72.157605)
+        (xy 46.402705 72.256751)
+        (xy 46.405731 72.262689)
+        (xy 46.40992 72.266878)
+        (xy 46.458974 72.315932)
+        (xy 46.475276 72.340328)
+        (xy 46.481 72.369106)
+        (xy 46.481 72.791894)
+        (xy 46.475276 72.820672)
+        (xy 46.458974 72.845068)
+        (xy 46.40992 72.894121)
+        (xy 46.409917 72.894124)
+        (xy 46.405731 72.898311)
+        (xy 46.403044 72.903583)
+        (xy 46.403042 72.903587)
+        (xy 46.352187 73.003394)
+        (xy 46.352184 73.0034)
+        (xy 46.349501 73.008668)
+        (xy 46.348576 73.014507)
+        (xy 46.348574 73.014514)
+        (xy 46.339733 73.07034)
+        (xy 46.335 73.100226)
+        (xy 46.335 73.711774)
+        (xy 46.335461 73.71469)
+        (xy 46.335462 73.714692)
+        (xy 46.348574 73.797485)
+        (xy 46.348575 73.79749)
+        (xy 46.349501 73.803332)
+        (xy 46.352185 73.8086)
+        (xy 46.352187 73.808605)
+        (xy 46.403042 73.908412)
+        (xy 46.405731 73.913689)
+        (xy 46.493311 74.001269)
+        (xy 46.525368 74.017603)
+        (xy 46.597756 74.054487)
+        (xy 46.603668 74.057499)
+        (xy 46.609513 74.058424)
+        (xy 46.609514 74.058425)
+        (xy 46.619453 74.059999)
+        (xy 46.695226 74.072)
+        (xy 47.15382 74.072)
+        (xy 47.156774 74.072)
+        (xy 47.248332 74.057499)
+        (xy 47.358689 74.001269)
+        (xy 47.446269 73.913689)
+        (xy 47.467479 73.87206)
+        (xy 47.495192 73.842081)
+        (xy 47.534484 73.831)
+        (xy 48.001937 73.831)
+        (xy 48.037386 73.83988)
+        (xy 48.064464 73.864422)
+        (xy 48.076775 73.898831)
+        (xy 48.077 73.901118)
+        (xy 48.077 73.904812)
+        (xy 48.077719 73.908428)
+        (xy 48.07772 73.908435)
+        (xy 48.085169 73.945881)
+        (xy 48.088082 73.960525)
+        (xy 48.092194 73.96668)
+        (xy 48.092196 73.966683)
+        (xy 48.126182 74.017545)
+        (xy 48.130297 74.023703)
+        (xy 48.136454 74.027817)
+        (xy 48.187316 74.061803)
+        (xy 48.187317 74.061803)
+        (xy 48.193475 74.065918)
+        (xy 48.249188 74.077)
+        (xy 48.252885 74.077)
+        (xy 48.255169 74.077225)
+        (xy 48.289578 74.089536)
+        (xy 48.31412 74.116614)
+        (xy 48.323 74.152063)
+        (xy 48.323 74.460527)
+        (xy 48.317276 74.489305)
+        (xy 48.300974 74.513701)
+        (xy 48.224701 74.589974)
+        (xy 48.200305 74.606276)
+        (xy 48.171527 74.612)
+        (xy 47.562917 74.612)
+        (xy 47.531137 74.604955)
+        (xy 47.480324 74.581261)
+        (xy 47.461619 74.572539)
+        (xy 47.455917 74.571788)
+        (xy 47.455916 74.571788)
+        (xy 47.414385 74.56632)
+        (xy 47.41438 74.566319)
+        (xy 47.411952 74.566)
+        (xy 45.682048 74.566)
+        (xy 45.67962 74.566319)
+        (xy 45.679614 74.56632)
+        (xy 45.638083 74.571788)
+        (xy 45.638081 74.571788)
+        (xy 45.632381 74.572539)
+        (xy 45.627174 74.574966)
+        (xy 45.627167 74.574969)
+        (xy 45.529354 74.62058)
+        (xy 45.529352 74.620581)
+        (xy 45.523393 74.62336)
+        (xy 45.518743 74.628009)
+        (xy 45.51874 74.628012)
+        (xy 45.443012 74.70374)
+        (xy 45.443009 74.703743)
+        (xy 45.43836 74.708393)
+        (xy 45.435581 74.714352)
+        (xy 45.43558 74.714354)
+        (xy 45.389969 74.812167)
+        (xy 45.389966 74.812174)
+        (xy 45.387539 74.817381)
+        (xy 45.386788 74.823081)
+        (xy 45.386788 74.823083)
+        (xy 45.381469 74.863487)
+        (xy 45.381 74.867048)
+        (xy 45.381 75.246952)
+        (xy 44.888277 75.246952)
+        (xy 44.658321 75.016996)
+        (xy 44.652701 75.010708)
+        (xy 44.632611 74.985516)
+        (xy 44.632608 74.985513)
+        (xy 44.629095 74.981108)
+        (xy 44.624438 74.977932)
+        (xy 44.624435 74.97793)
+        (xy 44.581731 74.948814)
+        (xy 44.57944 74.947188)
+        (xy 44.537822 74.916473)
+        (xy 44.537816 74.91647)
+        (xy 44.533284 74.913125)
+        (xy 44.527965 74.911263)
+        (xy 44.525862 74.910152)
+        (xy 44.525476 74.909919)
+        (xy 44.525052 74.909744)
+        (xy 44.522913 74.908714)
+        (xy 44.518259 74.905541)
+        (xy 44.512876 74.90388)
+        (xy 44.512875 74.90388)
+        (xy 44.463471 74.88864)
+        (xy 44.460802 74.887761)
+        (xy 44.411988 74.870681)
+        (xy 44.411984 74.87068)
+        (xy 44.406665 74.868819)
+        (xy 44.401031 74.868607)
+        (xy 44.398702 74.868167)
+        (xy 44.398256 74.868056)
+        (xy 44.397817 74.868015)
+        (xy 44.395451 74.867658)
+        (xy 44.390073 74.866)
+        (xy 44.384441 74.866)
+        (xy 44.349293 74.866)
+        (xy 44.31 74.854918)
+        (xy 44.282289 74.824939)
+        (xy 44.275039 74.810711)
+        (xy 44.271269 74.803311)
+        (xy 44.183689 74.715731)
+        (xy 44.178412 74.713042)
+        (xy 44.078605 74.662187)
+        (xy 44.0786 74.662185)
+        (xy 44.073332 74.659501)
+        (xy 44.06749 74.658575)
+        (xy 44.067485 74.658574)
+        (xy 43.984692 74.645462)
+        (xy 43.98469 74.645461)
+        (xy 43.981774 74.645)
+        (xy 43.97882 74.645)
+        (xy 43.841473 74.645)
+        (xy 43.812695 74.639276)
+        (xy 43.788299 74.622974)
+        (xy 43.343795 74.17847)
+        (xy 43.32229 74.134135)
+        (xy 43.33285 74.086005)
+        (xy 43.37094 74.054744)
+        (xy 43.420206 74.053776)
+        (xy 43.423394 74.054812)
+        (xy 43.428668 74.057499)
+        (xy 43.434513 74.058424)
+        (xy 43.434514 74.058425)
+        (xy 43.444453 74.059999)
+        (xy 43.520226 74.072)
+        (xy 43.97882 74.072)
+        (xy 43.981774 74.072)
+        (xy 44.073332 74.057499)
+        (xy 44.183689 74.001269)
+        (xy 44.271269 73.913689)
+        (xy 44.27628 73.903854)
+        (xy 44.282291 73.892059)
+        (xy 44.310003 73.862081)
+        (xy 44.349294 73.851)
+        (xy 44.677706 73.851)
+        (xy 44.716997 73.862081)
+        (xy 44.744709 73.892059)
+        (xy 44.75304 73.908409)
+        (xy 44.753042 73.908412)
+        (xy 44.755731 73.913689)
+        (xy 44.843311 74.001269)
+        (xy 44.875368 74.017603)
+        (xy 44.947756 74.054487)
+        (xy 44.953668 74.057499)
+        (xy 44.959513 74.058424)
+        (xy 44.959514 74.058425)
+        (xy 44.969453 74.059999)
+        (xy 45.045226 74.072)
+        (xy 45.50382 74.072)
+        (xy 45.506774 74.072)
+        (xy 45.598332 74.057499)
+        (xy 45.708689 74.001269)
+        (xy 45.796269 73.913689)
+        (xy 45.852499 73.803332)
+        (xy 45.867 73.711774)
+        (xy 45.867 73.100226)
+        (xy 45.852499 73.008668)
+        (xy 45.843241 72.990499)
+        (xy 45.816965 72.938929)
+        (xy 45.796269 72.898311)
+        (xy 45.743026 72.845068)
+        (xy 45.726724 72.820672)
+        (xy 45.721 72.791894)
+        (xy 45.721 72.369106)
+        (xy 45.726724 72.340328)
+        (xy 45.743026 72.315932)
+        (xy 45.767284 72.291674)
+        (xy 45.796269 72.262689)
+        (xy 45.852499 72.152332)
+        (xy 45.867 72.060774)
+        (xy 45.867 71.449226)
+        (xy 45.852499 71.357668)
+        (xy 45.840566 71.334249)
+        (xy 45.805957 71.266325)
+        (xy 45.796269 71.247311)
+        (xy 45.708689 71.159731)
+        (xy 45.703412 71.157042)
+        (xy 45.603605 71.106187)
+        (xy 45.6036 71.106185)
+        (xy 45.598332 71.103501)
+        (xy 45.59249 71.102575)
+        (xy 45.592485 71.102574)
+        (xy 45.509692 71.089462)
+        (xy 45.50969 71.089461)
+        (xy 45.506774 71.089)
+        (xy 45.045226 71.089)
+        (xy 45.04231 71.089461)
+        (xy 45.042307 71.089462)
+        (xy 44.959514 71.102574)
+        (xy 44.959507 71.102576)
+        (xy 44.953668 71.103501)
+        (xy 44.9484 71.106184)
+        (xy 44.948394 71.106187)
+        (xy 44.848587 71.157042)
+        (xy 44.848583 71.157044)
+        (xy 44.843311 71.159731)
+        (xy 44.839124 71.163917)
+        (xy 44.839121 71.16392)
+        (xy 44.75992 71.243121)
+        (xy 44.759917 71.243124)
+        (xy 44.755731 71.247311)
+        (xy 44.753044 71.252583)
+        (xy 44.753042 71.252587)
+        (xy 44.702187 71.352394)
+        (xy 44.702184 71.3524)
+        (xy 44.699501 71.357668)
+        (xy 44.698576 71.363507)
+        (xy 44.698574 71.363514)
+        (xy 44.685462 71.446307)
+        (xy 44.685 71.449226)
+        (xy 44.685 72.060774)
+        (xy 44.685461 72.06369)
+        (xy 44.685462 72.063692)
+        (xy 44.698574 72.146485)
+        (xy 44.698575 72.14649)
+        (xy 44.699501 72.152332)
+        (xy 44.702185 72.1576)
+        (xy 44.702187 72.157605)
+        (xy 44.752705 72.256751)
+        (xy 44.755731 72.262689)
+        (xy 44.75992 72.266878)
+        (xy 44.808974 72.315932)
+        (xy 44.825276 72.340328)
+        (xy 44.831 72.369106)
+        (xy 44.831 72.791894)
+        (xy 44.825276 72.820672)
+        (xy 44.808974 72.845068)
+        (xy 44.75992 72.894121)
+        (xy 44.759917 72.894124)
+        (xy 44.755731 72.898311)
+        (xy 44.753043 72.903584)
+        (xy 44.75304 72.90359)
+        (xy 44.744709 72.919941)
+        (xy 44.716997 72.949919)
+        (xy 44.677706 72.961)
+        (xy 44.349294 72.961)
+        (xy 44.310003 72.949919)
+        (xy 44.282291 72.919941)
+        (xy 44.273959 72.90359)
+        (xy 44.273957 72.903587)
+        (xy 44.271269 72.898311)
+        (xy 44.218026 72.845068)
+        (xy 44.201724 72.820672)
+        (xy 44.196 72.791894)
+        (xy 44.196 72.369106)
+        (xy 44.201724 72.340328)
+        (xy 44.218026 72.315932)
+        (xy 44.242284 72.291674)
+        (xy 44.271269 72.262689)
+        (xy 44.327499 72.152332)
+        (xy 44.342 72.060774)
+        (xy 44.342 71.449226)
+        (xy 44.327499 71.357668)
+        (xy 44.315566 71.334249)
+        (xy 44.280957 71.266325)
+        (xy 44.271269 71.247311)
+        (xy 44.183689 71.159731)
+        (xy 44.178412 71.157042)
+        (xy 44.078605 71.106187)
+        (xy 44.0786 71.106185)
+        (xy 44.073332 71.103501)
+        (xy 44.06749 71.102575)
+        (xy 44.067485 71.102574)
+        (xy 43.984692 71.089462)
+        (xy 43.98469 71.089461)
+        (xy 43.981774 71.089)
+        (xy 43.520226 71.089)
+        (xy 43.51731 71.089461)
+        (xy 43.517307 71.089462)
+        (xy 43.434514 71.102574)
+        (xy 43.434507 71.102576)
+        (xy 43.428668 71.103501)
+        (xy 43.4234 71.106184)
+        (xy 43.423394 71.106187)
+        (xy 43.323587 71.157042)
+        (xy 43.323583 71.157044)
+        (xy 43.318311 71.159731)
+        (xy 43.314124 71.163917)
+        (xy 43.314121 71.16392)
+        (xy 43.23492 71.243121)
+        (xy 43.234917 71.243124)
+        (xy 43.230731 71.247311)
+        (xy 43.228044 71.252583)
+        (xy 43.228042 71.252587)
+        (xy 43.177187 71.352394)
+        (xy 43.177184 71.3524)
+        (xy 43.174501 71.357668)
+        (xy 43.173576 71.363507)
+        (xy 43.173574 71.363514)
+        (xy 43.160462 71.446307)
+        (xy 43.16 71.449226)
+        (xy 43.16 72.060774)
+        (xy 43.160461 72.06369)
+        (xy 43.160462 72.063692)
+        (xy 43.173574 72.146485)
+        (xy 43.173575 72.14649)
+        (xy 43.174501 72.152332)
+        (xy 43.177185 72.1576)
+        (xy 43.177187 72.157605)
+        (xy 43.227705 72.256751)
+        (xy 43.230731 72.262689)
+        (xy 43.23492 72.266878)
+        (xy 43.283974 72.315932)
+        (xy 43.300276 72.340328)
+        (xy 43.306 72.369106)
+        (xy 43.306 72.791894)
+        (xy 43.300276 72.820672)
+        (xy 43.283974 72.845068)
+        (xy 43.23492 72.894121)
+        (xy 43.234917 72.894124)
+        (xy 43.230731 72.898311)
+        (xy 43.228044 72.903583)
+        (xy 43.228042 72.903587)
+        (xy 43.177187 73.003394)
+        (xy 43.177184 73.0034)
+        (xy 43.174501 73.008668)
+        (xy 43.173576 73.014507)
+        (xy 43.173574 73.014514)
+        (xy 43.164733 73.07034)
+        (xy 43.16 73.100226)
+        (xy 43.16 73.711774)
+        (xy 43.160461 73.71469)
+        (xy 43.160462 73.714692)
+        (xy 43.173575 73.79749)
+        (xy 43.173576 73.797494)
+        (xy 43.174501 73.803332)
+        (xy 43.177184 73.808598)
+        (xy 43.178223 73.811795)
+        (xy 43.177254 73.86106)
+        (xy 43.145994 73.899149)
+        (xy 43.097863 73.909709)
+        (xy 43.053529 73.888204)
+        (xy 42.714026 73.548701)
+        (xy 42.697724 73.524305)
+        (xy 42.692 73.495527)
+        (xy 42.692 73.10318)
+        (xy 42.692 73.100226)
+        (xy 42.677499 73.008668)
+        (xy 42.668241 72.990499)
+        (xy 42.641965 72.938929)
+        (xy 42.621269 72.898311)
+        (xy 42.568026 72.845068)
+        (xy 42.551724 72.820672)
+        (xy 42.546 72.791894)
+        (xy 42.546 72.369106)
+        (xy 42.551724 72.340328)
+        (xy 42.568026 72.315932)
+        (xy 42.592284 72.291674)
+        (xy 42.621269 72.262689)
+        (xy 42.677499 72.152332)
+        (xy 42.692 72.060774)
+        (xy 42.692 71.449226)
+        (xy 42.677499 71.357668)
+        (xy 42.665566 71.334249)
+        (xy 42.630957 71.266325)
+        (xy 42.621269 71.247311)
+        (xy 42.533689 71.159731)
+        (xy 42.528412 71.157042)
+        (xy 42.428605 71.106187)
+        (xy 42.4286 71.106185)
+        (xy 42.423332 71.103501)
+        (xy 42.41749 71.102575)
+        (xy 42.417485 71.102574)
+        (xy 42.334692 71.089462)
+        (xy 42.33469 71.089461)
+        (xy 42.331774 71.089)
+        (xy 41.870226 71.089)
+        (xy 41.86731 71.089461)
+        (xy 41.867307 71.089462)
+        (xy 41.784514 71.102574)
+        (xy 41.784507 71.102576)
+        (xy 41.778668 71.103501)
+        (xy 41.7734 71.106184)
+        (xy 41.773394 71.106187)
+        (xy 41.673587 71.157042)
+        (xy 41.673583 71.157044)
+        (xy 41.668311 71.159731)
+        (xy 41.664124 71.163917)
+        (xy 41.664121 71.16392)
+        (xy 41.58492 71.243121)
+        (xy 41.584917 71.243124)
+        (xy 41.580731 71.247311)
+        (xy 41.578044 71.252583)
+        (xy 41.578042 71.252587)
+        (xy 41.527187 71.352394)
+        (xy 41.527184 71.3524)
+        (xy 41.524501 71.357668)
+        (xy 41.523576 71.363507)
+        (xy 41.523574 71.363514)
+        (xy 41.510462 71.446307)
+        (xy 41.51 71.449226)
+        (xy 41.51 72.060774)
+        (xy 41.510461 72.06369)
+        (xy 41.510462 72.063692)
+        (xy 41.523574 72.146485)
+        (xy 41.523575 72.14649)
+        (xy 41.524501 72.152332)
+        (xy 41.527185 72.1576)
+        (xy 41.527187 72.157605)
+        (xy 41.577705 72.256751)
+        (xy 41.580731 72.262689)
+        (xy 41.58492 72.266878)
+        (xy 41.633974 72.315932)
+        (xy 41.650276 72.340328)
+        (xy 41.656 72.369106)
+        (xy 41.656 72.791894)
+        (xy 41.650276 72.820672)
+        (xy 41.633974 72.845068)
+        (xy 41.58492 72.894121)
+        (xy 41.584917 72.894124)
+        (xy 41.580731 72.898311)
+        (xy 41.578044 72.903583)
+        (xy 41.578042 72.903587)
+        (xy 41.527187 73.003394)
+        (xy 41.527184 73.0034)
+        (xy 41.524501 73.008668)
+        (xy 41.523576 73.014507)
+        (xy 41.523574 73.014514)
+        (xy 41.514733 73.07034)
+        (xy 41.51 73.100226)
+        (xy 41.51 73.711774)
+        (xy 41.510461 73.71469)
+        (xy 41.510462 73.714692)
+        (xy 41.523574 73.797485)
+        (xy 41.523575 73.79749)
+        (xy 41.524501 73.803332)
+        (xy 41.527185 73.8086)
+        (xy 41.527187 73.808605)
+        (xy 41.578042 73.908412)
+        (xy 41.580731 73.913689)
+        (xy 41.668311 74.001269)
+        (xy 41.700368 74.017603)
+        (xy 41.772756 74.054487)
+        (xy 41.778668 74.057499)
+        (xy 41.784513 74.058424)
+        (xy 41.784514 74.058425)
+        (xy 41.794453 74.059999)
+        (xy 41.870226 74.072)
+        (xy 41.947527 74.072)
+        (xy 41.976305 74.077724)
+        (xy 42.000701 74.094026)
+        (xy 42.429404 74.522729)
+        (xy 42.450504 74.564139)
+        (xy 42.443234 74.610042)
+        (xy 42.410371 74.642906)
+        (xy 42.364468 74.650177)
+        (xy 42.334697 74.645462)
+        (xy 42.334685 74.645461)
+        (xy 42.331774 74.645)
+        (xy 41.870226 74.645)
+        (xy 41.86731 74.645461)
+        (xy 41.867307 74.645462)
+        (xy 41.784514 74.658574)
+        (xy 41.784507 74.658576)
+        (xy 41.778668 74.659501)
+        (xy 41.7734 74.662184)
+        (xy 41.773394 74.662187)
+        (xy 41.673587 74.713042)
+        (xy 41.673583 74.713044)
+        (xy 41.668311 74.715731)
+        (xy 41.664124 74.719917)
+        (xy 41.664121 74.71992)
+        (xy 41.58492 74.799121)
+        (xy 41.584917 74.799124)
+        (xy 41.580731 74.803311)
+        (xy 41.578043 74.808584)
+        (xy 41.57804 74.80859)
+        (xy 41.569709 74.824941)
+        (xy 41.541997 74.854919)
+        (xy 41.502706 74.866)
+        (xy 41.079609 74.866)
+        (xy 41.062876 74.864114)
+        (xy 41.05463 74.862232)
+        (xy 41.049009 74.862653)
+        (xy 41.049007 74.862653)
+        (xy 41.007153 74.86579)
+        (xy 41.001533 74.866)
+        (xy 40.704917 74.866)
+        (xy 40.673137 74.858955)
+        (xy 40.62455 74.836299)
+        (xy 40.603619 74.826539)
+        (xy 40.597917 74.825788)
+        (xy 40.597916 74.825788)
+        (xy 40.556385 74.82032)
+        (xy 40.55638 74.820319)
+        (xy 40.553952 74.82)
+        (xy 39.401873 74.82)
+        (xy 39.360095 74.807327)
+        (xy 39.332398 74.77358)
+        (xy 39.328117 74.730132)
+        (xy 39.348696 74.691628)
+        (xy 39.351477 74.688847)
+        (xy 39.357821 74.682502)
+        (xy 39.359766 74.680628)
+        (xy 39.401844 74.641587)
+        (xy 39.404664 74.6367)
+        (xy 39.406137 74.634854)
+        (xy 39.41175 74.628573)
+        (xy 39.664014 74.376309)
+        (xy 39.670283 74.370706)
+        (xy 39.699892 74.347095)
+        (xy 39.732182 74.299731)
+        (xy 39.733811 74.297437)
+        (xy 39.764525 74.255823)
+        (xy 39.764525 74.255822)
+        (xy 39.767875 74.251284)
+        (xy 39.769737 74.245959)
+        (xy 39.770843 74.243868)
+        (xy 39.77108 74.243474)
+        (xy 39.771264 74.243031)
+        (xy 39.77228 74.24092)
+        (xy 39.775459 74.236259)
+        (xy 39.792383 74.181389)
+        (xy 39.793227 74.178825)
+        (xy 39.81218 74.124665)
+        (xy 39.81239 74.119027)
+        (xy 39.812827 74.116722)
+        (xy 39.812941 74.11626)
+        (xy 39.812984 74.115807)
+        (xy 39.813337 74.113461)
+        (xy 39.815 74.108073)
+        (xy 39.815 74.050697)
+        (xy 39.815053 74.047885)
+        (xy 39.815804 74.027817)
+        (xy 39.817196 73.990614)
+        (xy 39.815736 73.985168)
+        (xy 39.815473 73.982827)
+        (xy 39.815 73.974407)
+        (xy 39.815 70.4972)
+        (xy 39.825075 70.4596)
+        (xy 39.8526 70.432075)
+        (xy 39.8902 70.422)
+        (xy 46.99812 70.422)
+        (xy 47.02936 70.428796)
+        (xy 47.031394 70.429724)
+        (xy 47.035919 70.432633)
+        (xy 47.172715 70.4728)
+        (xy 47.309904 70.4728)
+        (xy 47.315285 70.4728)
+        (xy 47.452081 70.432633)
+        (xy 47.572018 70.355553)
+        (xy 47.665382 70.247806)
+        (xy 47.724608 70.118119)
+        (xy 47.744898 69.977)
+        (xy 47.724608 69.835881)
+        (xy 47.665382 69.706194)
+        (xy 47.657868 69.697523)
+        (xy 47.610212 69.642525)
+        (xy 47.572018 69.598447)
+        (xy 47.567496 69.595541)
+        (xy 47.567494 69.595539)
+        (xy 47.553915 69.586812)
+        (xy 48.077 69.586812)
+        (xy 48.088082 69.642525)
+        (xy 48.092194 69.64868)
+        (xy 48.092196 69.648683)
+        (xy 48.124089 69.696412)
+        (xy 48.130297 69.705703)
+        (xy 48.136454 69.709817)
+        (xy 48.187316 69.743803)
+        (xy 48.187317 69.743803)
+        (xy 48.193475 69.747918)
+        (xy 48.249188 69.759)
+        (xy 49.283116 69.759)
+        (xy 49.286812 69.759)
+        (xy 49.342525 69.747918)
+        (xy 49.405703 69.705703)
+        (xy 49.447918 69.642525)
+        (xy 49.459 69.586812)
+        (xy 49.459 69.037473)
+        (xy 49.464724 69.008695)
+        (xy 49.481026 68.984299)
+        (xy 49.8633 68.602026)
+        (xy 49.887696 68.585724)
+        (xy 49.916474 68.58)
+        (xy 50.058894 68.58)
+        (xy 50.087672 68.585724)
+        (xy 50.112068 68.602026)
+        (xy 50.165311 68.655269)
+        (xy 50.190228 68.667965)
+        (xy 50.269448 68.70833)
+        (xy 50.275668 68.711499)
+        (xy 50.281513 68.712424)
+        (xy 50.281514 68.712425)
+        (xy 50.29273 68.714201)
+        (xy 50.367226 68.726)
+        (xy 50.97582 68.726)
+        (xy 50.978774 68.726)
+        (xy 51.070332 68.711499)
+        (xy 51.180689 68.655269)
+        (xy 51.268269 68.567689)
+        (xy 51.324499 68.457332)
+        (xy 51.339 68.365774)
+        (xy 51.339 68.339746)
+        (xy 51.6585 68.339746)
+        (xy 51.658962 68.345618)
+        (xy 51.672984 68.434151)
+        (xy 51.676597 68.445271)
+        (xy 51.730976 68.551994)
+        (xy 51.737851 68.561456)
+        (xy 51.822543 68.646148)
+        (xy 51.832005 68.653023)
+        (xy 51.938728 68.707402)
+        (xy 51.949848 68.711015)
+        (xy 52.038381 68.725037)
+        (xy 52.044254 68.7255)
+        (xy 52.187098 68.7255)
+        (xy 52.194907 68.723407)
+        (xy 52.197 68.715598)
+        (xy 52.451 68.715598)
+        (xy 52.453092 68.723407)
+        (xy 52.460902 68.7255)
+        (xy 52.603746 68.7255)
+        (xy 52.609618 68.725037)
+        (xy 52.698151 68.711015)
+        (xy 52.709271 68.707402)
+        (xy 52.815994 68.653023)
+        (xy 52.825456 68.646148)
+        (xy 52.910148 68.561456)
+        (xy 52.917023 68.551994)
+        (xy 52.971402 68.445271)
+        (xy 52.975015 68.434151)
+        (xy 52.986319 68.362779)
+        (xy 53.309501 68.362779)
+        (xy 53.309963 68.368654)
+        (xy 53.323057 68.451328)
+        (xy 53.326669 68.462447)
+        (xy 53.377452 68.562114)
+        (xy 53.38433 68.57158)
+        (xy 53.463419 68.650669)
+        (xy 53.472885 68.657547)
+        (xy 53.572551 68.70833)
+        (xy 53.583671 68.711943)
+        (xy 53.666346 68.725037)
+        (xy 53.672219 68.7255)
+        (xy 53.838098 68.7255)
+        (xy 53.845907 68.723407)
+        (xy 53.848 68.715598)
+        (xy 53.848 68.715597)
+        (xy 54.102 68.715597)
+        (xy 54.104092 68.723406)
+        (xy 54.111902 68.725499)
+        (xy 54.277779 68.725499)
+        (xy 54.283654 68.725036)
+        (xy 54.366328 68.711942)
+        (xy 54.377447 68.70833)
+        (xy 54.477114 68.657547)
+        (xy 54.48658 68.650669)
+        (xy 54.565669 68.57158)
+        (xy 54.572547 68.562114)
+        (xy 54.62333 68.462448)
+        (xy 54.626943 68.451328)
+        (xy 54.640037 68.368653)
+        (xy 54.6405 68.362781)
+        (xy 54.6405 68.362779)
+        (xy 54.960501 68.362779)
+        (xy 54.960963 68.368654)
+        (xy 54.974057 68.451328)
+        (xy 54.977669 68.462447)
+        (xy 55.028452 68.562114)
+        (xy 55.03533 68.57158)
+        (xy 55.114419 68.650669)
+        (xy 55.123885 68.657547)
+        (xy 55.223551 68.70833)
+        (xy 55.234671 68.711943)
+        (xy 55.317346 68.725037)
+        (xy 55.323219 68.7255)
+        (xy 55.489098 68.7255)
+        (xy 55.496907 68.723407)
+        (xy 55.499 68.715598)
+        (xy 55.499 68.715597)
+        (xy 55.753 68.715597)
+        (xy 55.755092 68.723406)
+        (xy 55.762902 68.725499)
+        (xy 55.928779 68.725499)
+        (xy 55.934654 68.725036)
+        (xy 56.017328 68.711942)
+        (xy 56.028447 68.70833)
+        (xy 56.128114 68.657547)
+        (xy 56.13758 68.650669)
+        (xy 56.216669 68.57158)
+        (xy 56.223547 68.562114)
+        (xy 56.27433 68.462448)
+        (xy 56.277943 68.451328)
+        (xy 56.291037 68.368653)
+        (xy 56.2915 68.362781)
+        (xy 56.2915 68.271902)
+        (xy 56.289407 68.264092)
+        (xy 56.281598 68.262)
+        (xy 55.762902 68.262)
+        (xy 55.755092 68.264092)
+        (xy 55.753 68.271902)
+        (xy 55.753 68.715597)
+        (xy 55.499 68.715597)
+        (xy 55.499 68.271902)
+        (xy 55.496907 68.264092)
+        (xy 55.489098 68.262)
+        (xy 54.970403 68.262)
+        (xy 54.962593 68.264092)
+        (xy 54.960501 68.271902)
+        (xy 54.960501 68.362779)
+        (xy 54.6405 68.362779)
+        (xy 54.6405 68.271902)
+        (xy 54.638407 68.264092)
+        (xy 54.630598 68.262)
+        (xy 54.111902 68.262)
+        (xy 54.104092 68.264092)
+        (xy 54.102 68.271902)
+        (xy 54.102 68.715597)
+        (xy 53.848 68.715597)
+        (xy 53.848 68.271902)
+        (xy 53.845907 68.264092)
+        (xy 53.838098 68.262)
+        (xy 53.319403 68.262)
+        (xy 53.311593 68.264092)
+        (xy 53.309501 68.271902)
+        (xy 53.309501 68.362779)
+        (xy 52.986319 68.362779)
+        (xy 52.989037 68.345618)
+        (xy 52.9895 68.339746)
+        (xy 52.9895 68.221902)
+        (xy 52.987407 68.214092)
+        (xy 52.979598 68.212)
+        (xy 52.460902 68.212)
+        (xy 52.453092 68.214092)
+        (xy 52.451 68.221902)
+        (xy 52.451 68.715598)
+        (xy 52.197 68.715598)
+        (xy 52.197 68.221902)
+        (xy 52.194907 68.214092)
+        (xy 52.187098 68.212)
+        (xy 51.668402 68.212)
+        (xy 51.660592 68.214092)
+        (xy 51.6585 68.221902)
+        (xy 51.6585 68.339746)
+        (xy 51.339 68.339746)
+        (xy 51.339 67.998098)
+        (xy 53.3095 67.998098)
+        (xy 53.311592 68.005907)
+        (xy 53.319402 68.008)
+        (xy 53.838098 68.008)
+        (xy 53.845907 68.005907)
+        (xy 53.848 67.998098)
+        (xy 54.102 67.998098)
+        (xy 54.104092 68.005907)
+        (xy 54.111902 68.008)
+        (xy 54.630597 68.008)
+        (xy 54.638406 68.005907)
+        (xy 54.640499 67.998098)
+        (xy 54.9605 67.998098)
+        (xy 54.962592 68.005907)
+        (xy 54.970402 68.008)
+        (xy 55.489098 68.008)
+        (xy 55.496907 68.005907)
+        (xy 55.499 67.998098)
+        (xy 55.753 67.998098)
+        (xy 55.755092 68.005907)
+        (xy 55.762902 68.008)
+        (xy 56.281597 68.008)
+        (xy 56.289406 68.005907)
+        (xy 56.291499 67.998098)
+        (xy 56.291499 67.907221)
+        (xy 56.291036 67.901345)
+        (xy 56.277942 67.818671)
+        (xy 56.27433 67.807552)
+        (xy 56.223547 67.707885)
+        (xy 56.216669 67.698419)
+        (xy 56.13758 67.61933)
+        (xy 56.128114 67.612452)
+        (xy 56.028448 67.561669)
+        (xy 56.017328 67.558056)
+        (xy 55.934653 67.544962)
+        (xy 55.928781 67.5445)
+        (xy 55.762902 67.5445)
+        (xy 55.755092 67.546592)
+        (xy 55.753 67.554402)
+        (xy 55.753 67.998098)
+        (xy 55.499 67.998098)
+        (xy 55.499 67.554403)
+        (xy 55.496907 67.546593)
+        (xy 55.489098 67.544501)
+        (xy 55.323221 67.544501)
+        (xy 55.317345 67.544963)
+        (xy 55.234671 67.558057)
+        (xy 55.223552 67.561669)
+        (xy 55.123885 67.612452)
+        (xy 55.114419 67.61933)
+        (xy 55.03533 67.698419)
+        (xy 55.028452 67.707885)
+        (xy 54.977669 67.807551)
+        (xy 54.974056 67.818671)
+        (xy 54.960962 67.901346)
+        (xy 54.9605 67.907219)
+        (xy 54.9605 67.998098)
+        (xy 54.640499 67.998098)
+        (xy 54.640499 67.907221)
+        (xy 54.640036 67.901345)
+        (xy 54.626942 67.818671)
+        (xy 54.62333 67.807552)
+        (xy 54.572547 67.707885)
+        (xy 54.565669 67.698419)
+        (xy 54.48658 67.61933)
+        (xy 54.477114 67.612452)
+        (xy 54.377448 67.561669)
+        (xy 54.366328 67.558056)
+        (xy 54.283653 67.544962)
+        (xy 54.277781 67.5445)
+        (xy 54.111902 67.5445)
+        (xy 54.104092 67.546592)
+        (xy 54.102 67.554402)
+        (xy 54.102 67.998098)
+        (xy 53.848 67.998098)
+        (xy 53.848 67.554403)
+        (xy 53.845907 67.546593)
+        (xy 53.838098 67.544501)
+        (xy 53.672221 67.544501)
+        (xy 53.666345 67.544963)
+        (xy 53.583671 67.558057)
+        (xy 53.572552 67.561669)
+        (xy 53.472885 67.612452)
+        (xy 53.463419 67.61933)
+        (xy 53.38433 67.698419)
+        (xy 53.377452 67.707885)
+        (xy 53.326669 67.807551)
+        (xy 53.323056 67.818671)
+        (xy 53.309962 67.901346)
+        (xy 53.3095 67.907219)
+        (xy 53.3095 67.998098)
+        (xy 51.339 67.998098)
+        (xy 51.339 67.948098)
+        (xy 51.6585 67.948098)
+        (xy 51.660592 67.955907)
+        (xy 51.668402 67.958)
+        (xy 52.187098 67.958)
+        (xy 52.194907 67.955907)
+        (xy 52.197 67.948098)
+        (xy 52.451 67.948098)
+        (xy 52.453092 67.955907)
+        (xy 52.460902 67.958)
+        (xy 52.979598 67.958)
+        (xy 52.987407 67.955907)
+        (xy 52.9895 67.948098)
+        (xy 52.9895 67.830254)
+        (xy 52.989037 67.824381)
+        (xy 52.975015 67.735848)
+        (xy 52.971402 67.724728)
+        (xy 52.917023 67.618005)
+        (xy 52.910148 67.608543)
+        (xy 52.825456 67.523851)
+        (xy 52.815994 67.516976)
+        (xy 52.709271 67.462597)
+        (xy 52.698151 67.458984)
+        (xy 52.609618 67.444962)
+        (xy 52.603746 67.4445)
+        (xy 52.460902 67.4445)
+        (xy 52.453092 67.446592)
+        (xy 52.451 67.454402)
+        (xy 52.451 67.948098)
+        (xy 52.197 67.948098)
+        (xy 52.197 67.454402)
+        (xy 52.194907 67.446592)
+        (xy 52.187098 67.4445)
+        (xy 52.044254 67.4445)
+        (xy 52.038381 67.444962)
+        (xy 51.949848 67.458984)
+        (xy 51.938728 67.462597)
+        (xy 51.832005 67.516976)
+        (xy 51.822543 67.523851)
+        (xy 51.737851 67.608543)
+        (xy 51.730976 67.618005)
+        (xy 51.676597 67.724728)
+        (xy 51.672984 67.735848)
+        (xy 51.658962 67.824381)
+        (xy 51.6585 67.830254)
+        (xy 51.6585 67.948098)
+        (xy 51.339 67.948098)
+        (xy 51.339 67.904226)
+        (xy 51.324499 67.812668)
+        (xy 51.268269 67.702311)
+        (xy 51.180689 67.614731)
+        (xy 51.175412 67.612042)
+        (xy 51.075605 67.561187)
+        (xy 51.0756 67.561185)
+        (xy 51.070332 67.558501)
+        (xy 51.06449 67.557575)
+        (xy 51.064485 67.557574)
+        (xy 50.981692 67.544462)
+        (xy 50.98169 67.544461)
+        (xy 50.978774 67.544)
+        (xy 50.367226 67.544)
+        (xy 50.36431 67.544461)
+        (xy 50.364307 67.544462)
+        (xy 50.281514 67.557574)
+        (xy 50.281507 67.557576)
+        (xy 50.275668 67.558501)
+        (xy 50.2704 67.561184)
+        (xy 50.270394 67.561187)
+        (xy 50.170587 67.612042)
+        (xy 50.170583 67.612044)
+        (xy 50.165311 67.614731)
+        (xy 50.161124 67.618917)
+        (xy 50.161121 67.61892)
+        (xy 50.112068 67.667974)
+        (xy 50.087672 67.684276)
+        (xy 50.058894 67.69)
+        (xy 49.730207 67.69)
+        (xy 49.721788 67.689527)
+        (xy 49.68977 67.685919)
+        (xy 49.689765 67.685919)
+        (xy 49.684173 67.685289)
+        (xy 49.678639 67.686335)
+        (xy 49.678636 67.686336)
+        (xy 49.627837 67.695947)
+        (xy 49.625067 67.696418)
+        (xy 49.573924 67.704127)
+        (xy 49.573922 67.704127)
+        (xy 49.568353 67.704967)
+        (xy 49.563279 67.707409)
+        (xy 49.560993 67.708115)
+        (xy 49.560563 67.708221)
+        (xy 49.560138 67.708398)
+        (xy 49.557901 67.70918)
+        (xy 49.552366 67.710228)
+        (xy 49.547391 67.712857)
+        (xy 49.547383 67.71286)
+        (xy 49.501653 67.737028)
+        (xy 49.499147 67.738293)
+        (xy 49.452565 67.760727)
+        (xy 49.452562 67.760728)
+        (xy 49.447491 67.763171)
+        (xy 49.443363 67.766999)
+        (xy 49.441392 67.768344)
+        (xy 49.441007 67.768575)
+        (xy 49.44067 67.768855)
+        (xy 49.438738 67.77028)
+        (xy 49.433765 67.77291)
+        (xy 49.429785 67.776889)
+        (xy 49.429782 67.776892)
+        (xy 49.393213 67.81346)
+        (xy 49.391191 67.815408)
+        (xy 49.353281 67.850584)
+        (xy 49.353276 67.850589)
+        (xy 49.349156 67.854413)
+        (xy 49.346343 67.859283)
+        (xy 49.344856 67.861149)
+        (xy 49.339239 67.867434)
+        (xy 48.851698 68.354976)
+        (xy 48.827305 68.371276)
+        (xy 48.798527 68.377)
+        (xy 48.249188 68.377)
+        (xy 48.245563 68.37772)
+        (xy 48.245563 68.377721)
+        (xy 48.200738 68.386637)
+        (xy 48.200736 68.386637)
+        (xy 48.193475 68.388082)
+        (xy 48.187321 68.392193)
+        (xy 48.187316 68.392196)
+        (xy 48.136454 68.426182)
+        (xy 48.136451 68.426184)
+        (xy 48.130297 68.430297)
+        (xy 48.126184 68.436451)
+        (xy 48.126182 68.436454)
+        (xy 48.092196 68.487316)
+        (xy 48.092193 68.487321)
+        (xy 48.088082 68.493475)
+        (xy 48.077 68.549188)
+        (xy 48.077 69.586812)
+        (xy 47.553915 69.586812)
+        (xy 47.456602 69.524272)
+        (xy 47.456599 69.52427)
+        (xy 47.452081 69.521367)
+        (xy 47.446925 69.519853)
+        (xy 47.446923 69.519852)
+        (xy 47.320447 69.482715)
+        (xy 47.320442 69.482714)
+        (xy 47.315285 69.4812)
+        (xy 47.172715 69.4812)
+        (xy 47.167558 69.482714)
+        (xy 47.167552 69.482715)
+        (xy 47.041079 69.519851)
+        (xy 47.041073 69.519853)
+        (xy 47.035919 69.521367)
+        (xy 47.031394 69.524274)
+        (xy 47.02936 69.525204)
+        (xy 46.99812 69.532)
+        (xy 39.61588 69.532)
+        (xy 39.58464 69.525204)
+        (xy 39.582605 69.524274)
+        (xy 39.578081 69.521367)
+        (xy 39.572923 69.519852)
+        (xy 39.57292 69.519851)
+        (xy 39.446447 69.482715)
+        (xy 39.446442 69.482714)
+        (xy 39.441285 69.4812)
+        (xy 39.298715 69.4812)
+        (xy 39.293558 69.482714)
+        (xy 39.293552 69.482715)
+        (xy 39.167076 69.519852)
+        (xy 39.167071 69.519854)
+        (xy 39.161919 69.521367)
+        (xy 39.157403 69.524269)
+        (xy 39.157397 69.524272)
+        (xy 39.046505 69.595539)
+        (xy 39.046499 69.595543)
+        (xy 39.041982 69.598447)
+        (xy 39.038461 69.602509)
+        (xy 39.03846 69.602511)
+        (xy 38.95214 69.702128)
+        (xy 38.952136 69.702133)
+        (xy 38.948618 69.706194)
+        (xy 38.946385 69.711082)
+        (xy 38.946382 69.711088)
+        (xy 38.891626 69.830987)
+        (xy 38.891624 69.830993)
+        (xy 38.889392 69.835881)
+        (xy 38.888627 69.841195)
+        (xy 38.888626 69.841202)
+        (xy 38.873004 69.94986)
+        (xy 38.869102 69.977)
+        (xy 38.869867 69.982321)
+        (xy 38.888626 70.112797)
+        (xy 38.888627 70.112802)
+        (xy 38.889392 70.118119)
+        (xy 38.891625 70.123008)
+        (xy 38.891626 70.123012)
+        (xy 38.918204 70.181209)
+        (xy 38.925 70.212448)
+        (xy 38.925 73.825527)
+        (xy 38.919276 73.854305)
+        (xy 38.902974 73.878701)
+        (xy 38.887701 73.893974)
+        (xy 38.863305 73.910276)
+        (xy 38.834527 73.916)
+        (xy 38.829917 73.916)
+        (xy 38.798137 73.908955)
+        (xy 38.733832 73.87897)
+        (xy 38.733833 73.87897)
+        (xy 38.728619 73.876539)
+        (xy 38.722917 73.875788)
+        (xy 38.722916 73.875788)
+        (xy 38.681385 73.87032)
+        (xy 38.68138 73.870319)
+        (xy 38.678952 73.87)
+        (xy 37.424048 73.87)
+        (xy 37.42162 73.870319)
+        (xy 37.421614 73.87032)
+        (xy 37.380083 73.875788)
+        (xy 37.380081 73.875788)
+        (xy 37.374381 73.876539)
+        (xy 37.369174 73.878966)
+        (xy 37.369167 73.878969)
+        (xy 37.271354 73.92458)
+        (xy 37.271352 73.924581)
+        (xy 37.265393 73.92736)
+        (xy 37.260743 73.932009)
+        (xy 37.26074 73.932012)
+        (xy 37.185012 74.00774)
+        (xy 37.185009 74.007743)
+        (xy 37.18036 74.012393)
+        (xy 37.177581 74.018352)
+        (xy 37.17758 74.018354)
+        (xy 37.131969 74.116167)
+        (xy 37.131966 74.116174)
+        (xy 37.129539 74.121381)
+        (xy 37.128788 74.127081)
+        (xy 37.128788 74.127083)
+        (xy 37.1255 74.152063)
+        (xy 37.123 74.171048)
+        (xy 37.123 74.550952)
+        (xy 37.123319 74.55338)
+        (xy 37.12332 74.553385)
+        (xy 37.128757 74.59468)
+        (xy 37.129539 74.600619)
+        (xy 37.131967 74.605827)
+        (xy 37.131969 74.605832)
+        (xy 37.167273 74.681541)
+        (xy 37.18036 74.709607)
+        (xy 37.265393 74.79464)
+        (xy 37.326982 74.823359)
+        (xy 37.369167 74.84303)
+        (xy 37.369168 74.84303)
+        (xy 37.374381 74.845461)
+        (xy 37.424048 74.852)
+        (xy 38.676495 74.852)
+        (xy 38.678952 74.852)
+        (xy 38.728619 74.845461)
+        (xy 38.798136 74.813045)
+        (xy 38.829917 74.806)
+        (xy 39.020793 74.806)
+        (xy 39.029211 74.806472)
+        (xy 39.036792 74.807327)
+        (xy 39.037671 74.807426)
+        (xy 39.076137 74.823359)
+        (xy 39.100231 74.857315)
+        (xy 39.102566 74.898886)
+        (xy 39.082426 74.935326)
+        (xy 39.060012 74.95774)
+        (xy 39.060009 74.957743)
+        (xy 39.05536 74.962393)
+        (xy 39.052581 74.968352)
+        (xy 39.05258 74.968354)
+        (xy 39.006969 75.066167)
+        (xy 39.006966 75.066174)
+        (xy 39.004539 75.071381)
+        (xy 39.003788 75.077081)
+        (xy 39.003788 75.077083)
+        (xy 39.001064 75.097778)
+        (xy 38.998 75.121048)
+        (xy 38.998 75.500952)
+        (xy 38.998319 75.50338)
+        (xy 38.99832 75.503385)
+        (xy 39.002017 75.531464)
+        (xy 39.004539 75.550619)
+        (xy 39.006967 75.555827)
+        (xy 39.006969 75.555832)
+        (xy 39.040929 75.62866)
+        (xy 39.05536 75.659607)
+        (xy 39.060012 75.664259)
+        (xy 39.082232 75.686479)
+        (xy 39.102947 75.725672)
+        (xy 39.097984 75.769724)
+        (xy 39.069068 75.803326)
+        (xy 39.026248 75.8148)
+        (xy 39.005245 75.814014)
+        (xy 39.00524 75.814014)
+        (xy 38.999614 75.813804)
+        (xy 38.994173 75.815261)
+        (xy 38.991819 75.815527)
+        (xy 38.983401 75.816)
+        (xy 38.829917 75.816)
+        (xy 38.798137 75.808955)
+        (xy 38.733832 75.77897)
+        (xy 38.733833 75.77897)
+        (xy 38.728619 75.776539)
+        (xy 38.722917 75.775788)
+        (xy 38.722916 75.775788)
+        (xy 38.681385 75.77032)
+        (xy 38.68138 75.770319)
+        (xy 38.678952 75.77)
+        (xy 37.424048 75.77)
+        (xy 37.42162 75.770319)
+        (xy 37.421614 75.77032)
+        (xy 37.380083 75.775788)
+        (xy 37.380081 75.775788)
+        (xy 37.374381 75.776539)
+        (xy 37.369174 75.778966)
+        (xy 37.369167 75.778969)
+        (xy 37.271354 75.82458)
+        (xy 37.271352 75.824581)
+        (xy 37.265393 75.82736)
+        (xy 37.260743 75.832009)
+        (xy 37.26074 75.832012)
+        (xy 37.185012 75.90774)
+        (xy 37.185009 75.907743)
+        (xy 37.18036 75.912393)
+        (xy 37.177581 75.918352)
+        (xy 37.17758 75.918354)
+        (xy 37.131969 76.016167)
+        (xy 37.131966 76.016174)
+        (xy 37.129539 76.021381)
+        (xy 37.128788 76.027081)
+        (xy 37.128788 76.027083)
+        (xy 37.12463 76.058671)
+        (xy 37.123 76.071048)
+        (xy 37.123 76.450952)
+        (xy 36.830501 76.450952)
+        (xy 36.830501 76.442733)
+        (xy 36.8305 76.44273)
+        (xy 36.8305 76.200056)
+        (xy 36.830507 76.2)
+        (xy 36.830515 76.2)
+        (xy 36.830515 76.037274)
+        (xy 36.798615 75.713388)
+        (xy 36.735121 75.394189)
+        (xy 36.640646 75.082751)
+        (xy 36.516098 74.782072)
+        (xy 36.362678 74.49505)
+        (xy 36.181864 74.224448)
+        (xy 35.975396 73.972872)
+        (xy 35.956839 73.954316)
+        (xy 35.904211 73.901689)
+        (xy 33.725095 71.722572)
+        (xy 33.705323 71.68767)
+        (xy 33.706306 71.647571)
+        (xy 33.758938 71.474072)
+        (xy 33.779037 71.27)
+        (xy 33.778347 71.262999)
+        (xy 33.769677 71.174965)
+        (xy 33.758938 71.065928)
+        (xy 33.699412 70.869699)
+        (xy 33.602748 70.688853)
+        (xy 33.47266 70.53034)
+        (xy 33.366308 70.443059)
+        (xy 33.317006 70.402598)
+        (xy 33.317003 70.402596)
+        (xy 33.314147 70.400252)
+        (xy 33.133301 70.303588)
+        (xy 33.129774 70.302518)
+        (xy 33.129769 70.302516)
+        (xy 32.940603 70.245133)
+        (xy 32.940601 70.245132)
+        (xy 32.937072 70.244062)
+        (xy 32.933401 70.2437)
+        (xy 32.933399 70.2437)
+        (xy 32.736676 70.224325)
+        (xy 32.733 70.223963)
+        (xy 32.729324 70.224325)
+        (xy 32.5326 70.2437)
+        (xy 32.532596 70.2437)
+        (xy 32.528928 70.244062)
+        (xy 32.5254 70.245132)
+        (xy 32.525396 70.245133)
+        (xy 32.33623 70.302516)
+        (xy 32.336222 70.302519)
+        (xy 32.332699 70.303588)
+        (xy 32.329447 70.305325)
+        (xy 32.329445 70.305327)
+        (xy 32.155111 70.39851)
+        (xy 32.155106 70.398512)
+        (xy 32.151853 70.400252)
+        (xy 32.149 70.402593)
+        (xy 32.148993 70.402598)
+        (xy 31.996195 70.527996)
+        (xy 31.996189 70.528001)
+        (xy 31.99334 70.53034)
+        (xy 31.991001 70.533189)
+        (xy 31.990996 70.533195)
+        (xy 31.865598 70.685993)
+        (xy 31.865593 70.686)
+        (xy 31.863252 70.688853)
+        (xy 31.861512 70.692106)
+        (xy 31.86151 70.692111)
+        (xy 31.832322 70.746719)
+        (xy 31.766588 70.869699)
+        (xy 31.765519 70.873222)
+        (xy 31.765516 70.87323)
+        (xy 31.711506 71.051277)
+        (xy 31.707062 71.065928)
+        (xy 31.7067 71.069596)
+        (xy 31.7067 71.0696)
+        (xy 31.687325 71.266324)
+        (xy 31.686963 71.27)
+        (xy 31.238173 71.27)
+        (xy 31.238173 71.266325)
+        (xy 31.218807 71.069701)
+        (xy 31.217372 71.062491)
+        (xy 31.16002 70.873426)
+        (xy 31.157207 70.866634)
+        (xy 31.06407 70.692386)
+        (xy 31.059988 70.686278)
+        (xy 31.019939 70.637477)
+        (xy 31.013095 70.632741)
+        (xy 31.005816 70.636787)
+        (xy 30.379605 71.262999)
+        (xy 30.375563 71.27)
+        (xy 30.010436 71.27)
+        (xy 30.006394 71.262999)
+        (xy 29.380182 70.636787)
+        (xy 29.372903 70.632742)
+        (xy 29.366058 70.637479)
+        (xy 29.326008 70.686281)
+        (xy 29.321931 70.692383)
+        (xy 29.228792 70.866634)
+        (xy 29.225979 70.873426)
+        (xy 29.168627 71.062491)
+        (xy 29.167192 71.069701)
+        (xy 29.147827 71.266325)
+        (xy 29.147827 71.273675)
+        (xy 25 71.273675)
+        (xy 25 70.449903)
+        (xy 29.555742 70.449903)
+        (xy 29.559787 70.457182)
+        (xy 30.185999 71.083394)
+        (xy 30.193 71.087436)
+        (xy 30.2 71.083394)
+        (xy 30.826211 70.457182)
+        (xy 30.830257 70.449903)
+        (xy 30.825521 70.443059)
+        (xy 30.776722 70.403011)
+        (xy 30.770613 70.398929)
+        (xy 30.596365 70.305792)
+        (xy 30.589573 70.302979)
+        (xy 30.400508 70.245627)
+        (xy 30.393298 70.244192)
+        (xy 30.196675 70.224827)
+        (xy 30.189325 70.224827)
+        (xy 29.992701 70.244192)
+        (xy 29.985491 70.245627)
+        (xy 29.796426 70.302979)
+        (xy 29.789634 70.305792)
+        (xy 29.615383 70.398931)
+        (xy 29.609281 70.403008)
+        (xy 29.560479 70.443058)
+        (xy 29.555742 70.449903)
+        (xy 25 70.449903)
+        (xy 25 69.550095)
+        (xy 29.555741 69.550095)
+        (xy 29.560477 69.556939)
+        (xy 29.609278 69.596988)
+        (xy 29.615386 69.60107)
+        (xy 29.789634 69.694207)
+        (xy 29.796426 69.69702)
+        (xy 29.985491 69.754372)
+        (xy 29.992701 69.755807)
+        (xy 30.189325 69.775173)
+        (xy 30.196675 69.775173)
+        (xy 30.393298 69.755807)
+        (xy 30.400508 69.754372)
+        (xy 30.589573 69.69702)
+        (xy 30.596365 69.694207)
+        (xy 30.770613 69.60107)
+        (xy 30.776721 69.596988)
+        (xy 30.82552 69.556939)
+        (xy 30.830257 69.550096)
+        (xy 30.826211 69.542816)
+        (xy 30.2 68.916605)
+        (xy 30.193 68.912563)
+        (xy 30.185999 68.916605)
+        (xy 29.559787 69.542816)
+        (xy 29.555741 69.550095)
+        (xy 25 69.550095)
+        (xy 25 68.733675)
+        (xy 29.147827 68.733675)
+        (xy 29.167192 68.930298)
+        (xy 29.168627 68.937508)
+        (xy 29.225979 69.126573)
+        (xy 29.228792 69.133365)
+        (xy 29.321929 69.307613)
+        (xy 29.326011 69.313722)
+        (xy 29.366059 69.362521)
+        (xy 29.372903 69.367257)
+        (xy 29.380182 69.363211)
+        (xy 30.006394 68.737)
+        (xy 30.010436 68.73)
+        (xy 30.375563 68.73)
+        (xy 30.379605 68.737)
+        (xy 31.005816 69.363211)
+        (xy 31.013096 69.367257)
+        (xy 31.019939 69.36252)
+        (xy 31.059988 69.313721)
+        (xy 31.06407 69.307613)
+        (xy 31.157207 69.133365)
+        (xy 31.16002 69.126573)
+        (xy 31.217372 68.937508)
+        (xy 31.218807 68.930298)
+        (xy 31.238173 68.733675)
+        (xy 31.238173 68.73)
+        (xy 31.686963 68.73)
+        (xy 31.687325 68.733675)
+        (xy 31.687325 68.733676)
+        (xy 31.705341 68.916605)
+        (xy 31.707062 68.934072)
+        (xy 31.708132 68.937601)
+        (xy 31.708133 68.937603)
+        (xy 31.765516 69.126769)
+        (xy 31.765518 69.126774)
+        (xy 31.766588 69.130301)
+        (xy 31.863252 69.311147)
+        (xy 31.865596 69.314003)
+        (xy 31.865598 69.314006)
+        (xy 31.9093 69.367257)
+        (xy 31.99334 69.46966)
+        (xy 31.996195 69.472003)
+        (xy 32.128735 69.580776)
+        (xy 32.151853 69.599748)
+        (xy 32.332699 69.696412)
+        (xy 32.528928 69.755938)
+        (xy 32.715797 69.774342)
+        (xy 32.724227 69.775173)
+        (xy 32.733 69.776037)
+        (xy 32.741773 69.775173)
+        (xy 32.748539 69.774506)
+        (xy 32.937072 69.755938)
+        (xy 33.133301 69.696412)
+        (xy 33.314147 69.599748)
+        (xy 33.47266 69.46966)
+        (xy 33.602748 69.311147)
+        (xy 33.699412 69.130301)
+        (xy 33.758938 68.934072)
+        (xy 33.779037 68.73)
+        (xy 33.778347 68.722999)
+        (xy 33.772525 68.663879)
+        (xy 33.758938 68.525928)
+        (xy 33.706306 68.352428)
+        (xy 33.705323 68.312327)
+        (xy 33.725093 68.277427)
+        (xy 35.882686 66.119836)
+        (xy 35.882725 66.119779)
+        (xy 35.882787 66.119712)
+        (xy 35.975385 66.027118)
+        (xy 36.175771 65.782952)
+        (xy 37.123 65.782952)
+        (xy 37.123319 65.78538)
+        (xy 37.12332 65.785385)
+        (xy 37.127891 65.820104)
+        (xy 37.129539 65.832619)
+        (xy 37.131967 65.837827)
+        (xy 37.131969 65.837832)
+        (xy 37.166175 65.911187)
+        (xy 37.18036 65.941607)
+        (xy 37.265393 66.02664)
+        (xy 37.320446 66.052311)
+        (xy 37.369167 66.07503)
+        (xy 37.369168 66.07503)
+        (xy 37.374381 66.077461)
+        (xy 37.424048 66.084)
+        (xy 37.5313 66.084)
+        (xy 37.5689 66.094075)
+        (xy 37.596425 66.1216)
+        (xy 37.6065 66.1592)
+        (xy 37.6065 67.994293)
+        (xy 37.606027 68.002712)
+        (xy 37.602419 68.034729)
+        (xy 37.602419 68.034733)
+        (xy 37.601789 68.040327)
+        (xy 37.602835 68.04586)
+        (xy 37.602836 68.045862)
+        (xy 37.612447 68.09666)
+        (xy 37.612918 68.099431)
+        (xy 37.620367 68.148853)
+        (xy 37.621467 68.156147)
+        (xy 37.623911 68.161222)
+        (xy 37.62461 68.163488)
+        (xy 37.624721 68.163935)
+        (xy 37.624894 68.164353)
+        (xy 37.625681 68.166602)
+        (xy 37.626728 68.172134)
+        (xy 37.629359 68.177112)
+        (xy 37.653522 68.222832)
+        (xy 37.654781 68.225325)
+        (xy 37.679671 68.277009)
+        (xy 37.6835 68.281136)
+        (xy 37.68484 68.283101)
+        (xy 37.685075 68.283492)
+        (xy 37.685363 68.283839)
+        (xy 37.686778 68.285756)
+        (xy 37.68941 68.290735)
+        (xy 37.693394 68.294719)
+        (xy 37.729958 68.331283)
+        (xy 37.731909 68.333308)
+        (xy 37.737883 68.339746)
+        (xy 37.770913 68.375344)
+        (xy 37.775791 68.37816)
+        (xy 37.777648 68.379641)
+        (xy 37.783935 68.38526)
+        (xy 38.272682 68.874007)
+        (xy 38.278301 68.880294)
+        (xy 38.301905 68.909892)
+        (xy 38.306559 68.913065)
+        (xy 38.349266 68.942183)
+        (xy 38.351559 68.94381)
+        (xy 38.375474 68.96146)
+        (xy 38.397716 68.977875)
+        (xy 38.403034 68.979735)
+        (xy 38.405135 68.980846)
+        (xy 38.405524 68.981081)
+        (xy 38.405957 68.98126)
+        (xy 38.408085 68.982285)
+        (xy 38.412741 68.985459)
+        (xy 38.467533 69.00236)
+        (xy 38.470184 69.003232)
+        (xy 38.519015 69.02032)
+        (xy 38.519018 69.02032)
+        (xy 38.524335 69.022181)
+        (xy 38.529964 69.022391)
+        (xy 38.532293 69.022832)
+        (xy 38.532737 69.022942)
+        (xy 38.533205 69.022986)
+        (xy 38.535538 69.023337)
+        (xy 38.540927 69.025)
+        (xy 38.598293 69.025)
+        (xy 38.601103 69.025052)
+        (xy 38.658386 69.027196)
+        (xy 38.663827 69.025738)
+        (xy 38.666181 69.025473)
+        (xy 38.674599 69.025)
+        (xy 40.26712 69.025)
+        (xy 40.29836 69.031796)
+        (xy 40.300394 69.032724)
+        (xy 40.304919 69.035633)
+        (xy 40.441715 69.0758)
+        (xy 40.578904 69.0758)
+        (xy 40.584285 69.0758)
+        (xy 40.721081 69.035633)
+        (xy 40.841018 68.958553)
+        (xy 40.934382 68.850806)
+        (xy 40.993608 68.721119)
+        (xy 41.011981 68.593332)
+        (xy 41.013133 68.585321)
+        (xy 41.013898 68.58)
+        (xy 40.993608 68.438881)
+        (xy 40.934382 68.309194)
+        (xy 40.841018 68.201447)
+        (xy 40.836496 68.198541)
+        (xy 40.836494 68.198539)
+        (xy 40.725602 68.127272)
+        (xy 40.725599 68.12727)
+        (xy 40.721081 68.124367)
+        (xy 40.715925 68.122853)
+        (xy 40.715923 68.122852)
+        (xy 40.589447 68.085715)
+        (xy 40.589442 68.085714)
+        (xy 40.584285 68.0842)
+        (xy 40.441715 68.0842)
+        (xy 40.436558 68.085714)
+        (xy 40.436552 68.085715)
+        (xy 40.310079 68.122851)
+        (xy 40.310073 68.122853)
+        (xy 40.304919 68.124367)
+        (xy 40.300394 68.127274)
+        (xy 40.29836 68.128204)
+        (xy 40.26712 68.135)
+        (xy 38.823473 68.135)
+        (xy 38.794695 68.129276)
+        (xy 38.770299 68.112974)
+        (xy 38.518526 67.861201)
+        (xy 38.502224 67.836805)
+        (xy 38.4965 67.808027)
+        (xy 38.4965 66.1592)
+        (xy 38.506575 66.1216)
+        (xy 38.5341 66.094075)
+        (xy 38.5717 66.084)
+        (xy 38.676495 66.084)
+        (xy 38.678952 66.084)
+        (xy 38.728619 66.077461)
+        (xy 38.837607 66.02664)
+        (xy 38.92264 65.941607)
+        (xy 38.973461 65.832619)
+        (xy 38.98 65.782952)
+        (xy 38.98 65.403048)
+        (xy 38.973461 65.353381)
+        (xy 38.967096 65.339732)
+        (xy 38.955435 65.314724)
+        (xy 38.92264 65.244393)
+        (xy 38.837607 65.15936)
+        (xy 38.819012 65.150689)
+        (xy 38.733832 65.110969)
+        (xy 38.733827 65.110967)
+        (xy 38.728619 65.108539)
+        (xy 38.722917 65.107788)
+        (xy 38.722916 65.107788)
+        (xy 38.681385 65.10232)
+        (xy 38.68138 65.102319)
+        (xy 38.678952 65.102)
+        (xy 37.424048 65.102)
+        (xy 37.42162 65.102319)
+        (xy 37.421614 65.10232)
+        (xy 37.380083 65.107788)
+        (xy 37.380081 65.107788)
+        (xy 37.374381 65.108539)
+        (xy 37.369174 65.110966)
+        (xy 37.369167 65.110969)
+        (xy 37.271354 65.15658)
+        (xy 37.271352 65.156581)
+        (xy 37.265393 65.15936)
+        (xy 37.260743 65.164009)
+        (xy 37.26074 65.164012)
+        (xy 37.185012 65.23974)
+        (xy 37.185009 65.239743)
+        (xy 37.18036 65.244393)
+        (xy 37.177581 65.250352)
+        (xy 37.17758 65.250354)
+        (xy 37.131969 65.348167)
+        (xy 37.131966 65.348174)
+        (xy 37.129539 65.353381)
+        (xy 37.128788 65.359081)
+        (xy 37.128788 65.359083)
+        (xy 37.124786 65.389485)
+        (xy 37.123 65.403048)
+        (xy 37.123 65.782952)
+        (xy 36.175771 65.782952)
+        (xy 36.181852 65.775543)
+        (xy 36.362666 65.504942)
+        (xy 36.516085 65.217921)
+        (xy 36.640631 64.917244)
+        (xy 36.735106 64.605807)
+        (xy 36.7986 64.28661)
+        (xy 36.8305 63.962726)
+        (xy 36.8305 63.882952)
+        (xy 37.123 63.882952)
+        (xy 37.123319 63.88538)
+        (xy 37.12332 63.885385)
+        (xy 37.126228 63.907474)
+        (xy 37.129539 63.932619)
+        (xy 37.131967 63.937827)
+        (xy 37.131969 63.937832)
+        (xy 37.1663 64.011454)
+        (xy 37.18036 64.041607)
+        (xy 37.265393 64.12664)
+        (xy 37.326982 64.155359)
+        (xy 37.369167 64.17503)
+        (xy 37.369168 64.17503)
+        (xy 37.374381 64.177461)
+        (xy 37.424048 64.184)
+        (xy 38.676495 64.184)
+        (xy 38.678952 64.184)
+        (xy 38.728619 64.177461)
+        (xy 38.798136 64.145045)
+        (xy 38.829917 64.138)
+        (xy 39.020793 64.138)
+        (xy 39.029211 64.138472)
+        (xy 39.036792 64.139327)
+        (xy 39.037671 64.139426)
+        (xy 39.076137 64.155359)
+        (xy 39.100231 64.189315)
+        (xy 39.102566 64.230886)
+        (xy 39.082426 64.267326)
+        (xy 39.060012 64.28974)
+        (xy 39.060009 64.289743)
+        (xy 39.05536 64.294393)
+        (xy 39.052581 64.300352)
+        (xy 39.05258 64.300354)
+        (xy 39.006969 64.398167)
+        (xy 39.006966 64.398174)
+        (xy 39.004539 64.403381)
+        (xy 39.003788 64.409081)
+        (xy 39.003788 64.409083)
+        (xy 38.999268 64.443418)
+        (xy 38.998 64.453048)
+        (xy 38.998 64.832952)
+        (xy 38.998319 64.83538)
+        (xy 38.99832 64.835385)
+        (xy 39.003788 64.876916)
+        (xy 39.004539 64.882619)
+        (xy 39.006967 64.887827)
+        (xy 39.006969 64.887832)
+        (xy 39.044919 64.969216)
+        (xy 39.05536 64.991607)
+        (xy 39.140393 65.07664)
+        (xy 39.207191 65.107788)
+        (xy 39.244167 65.12503)
+        (xy 39.244168 65.12503)
+        (xy 39.249381 65.127461)
+        (xy 39.299048 65.134)
+        (xy 40.551495 65.134)
+        (xy 40.553952 65.134)
+        (xy 40.603619 65.127461)
+        (xy 40.673136 65.095045)
+        (xy 40.704917 65.088)
+        (xy 40.962391 65.088)
+        (xy 40.979123 65.089885)
+        (xy 40.98737 65.091768)
+        (xy 41.034846 65.08821)
+        (xy 41.040467 65.088)
+        (xy 41.502706 65.088)
+        (xy 41.541997 65.099081)
+        (xy 41.569709 65.129059)
+        (xy 41.57804 65.145409)
+        (xy 41.578042 65.145412)
+        (xy 41.580731 65.150689)
+        (xy 41.668311 65.238269)
+        (xy 41.778668 65.294499)
+        (xy 41.784513 65.295424)
+        (xy 41.784514 65.295425)
+        (xy 41.79573 65.297201)
+        (xy 41.870226 65.309)
+        (xy 42.32882 65.309)
+        (xy 42.331774 65.309)
+        (xy 42.363872 65.303916)
+        (xy 42.409776 65.311186)
+        (xy 42.44264 65.34405)
+        (xy 42.44991 65.389954)
+        (xy 42.42881 65.431364)
+        (xy 42.000201 65.859974)
+        (xy 41.975805 65.876276)
+        (xy 41.947027 65.882)
+        (xy 41.870226 65.882)
+        (xy 41.86731 65.882461)
+        (xy 41.867307 65.882462)
+        (xy 41.784514 65.895574)
+        (xy 41.784507 65.895576)
+        (xy 41.778668 65.896501)
+        (xy 41.7734 65.899184)
+        (xy 41.773394 65.899187)
+        (xy 41.673587 65.950042)
+        (xy 41.673583 65.950044)
+        (xy 41.668311 65.952731)
+        (xy 41.664124 65.956917)
+        (xy 41.664121 65.95692)
+        (xy 41.58492 66.036121)
+        (xy 41.584917 66.036124)
+        (xy 41.580731 66.040311)
+        (xy 41.578044 66.045583)
+        (xy 41.578042 66.045587)
+        (xy 41.527187 66.145394)
+        (xy 41.527184 66.1454)
+        (xy 41.524501 66.150668)
+        (xy 41.523576 66.156507)
+        (xy 41.523574 66.156514)
+        (xy 41.510462 66.239307)
+        (xy 41.51 66.242226)
+        (xy 41.51 66.853774)
+        (xy 41.510461 66.85669)
+        (xy 41.510462 66.856692)
+        (xy 41.523574 66.939485)
+        (xy 41.523575 66.93949)
+        (xy 41.524501 66.945332)
+        (xy 41.527185 66.9506)
+        (xy 41.527187 66.950605)
+        (xy 41.578042 67.050412)
+        (xy 41.580731 67.055689)
+        (xy 41.584919 67.059877)
+        (xy 41.58492 67.059878)
+        (xy 41.633974 67.108932)
+        (xy 41.650276 67.133328)
+        (xy 41.656 67.162106)
+        (xy 41.656 67.584894)
+        (xy 41.650276 67.613672)
+        (xy 41.633974 67.638068)
+        (xy 41.58492 67.687121)
+        (xy 41.584917 67.687124)
+        (xy 41.580731 67.691311)
+        (xy 41.578044 67.696583)
+        (xy 41.578042 67.696587)
+        (xy 41.527187 67.796394)
+        (xy 41.527184 67.7964)
+        (xy 41.524501 67.801668)
+        (xy 41.523576 67.807507)
+        (xy 41.523574 67.807514)
+        (xy 41.511461 67.884)
+        (xy 41.51 67.893226)
+        (xy 41.51 68.504774)
+        (xy 41.510461 68.50769)
+        (xy 41.510462 68.507692)
+        (xy 41.523574 68.590485)
+        (xy 41.523575 68.59049)
+        (xy 41.524501 68.596332)
+        (xy 41.527185 68.6016)
+        (xy 41.527187 68.601605)
+        (xy 41.564355 68.67455)
+        (xy 41.580731 68.706689)
+        (xy 41.668311 68.794269)
+        (xy 41.697636 68.809211)
+        (xy 41.769663 68.845911)
+        (xy 41.778668 68.850499)
+        (xy 41.784513 68.851424)
+        (xy 41.784514 68.851425)
+        (xy 41.79573 68.853201)
+        (xy 41.870226 68.865)
+        (xy 42.32882 68.865)
+        (xy 42.331774 68.865)
+        (xy 42.423332 68.850499)
+        (xy 42.533689 68.794269)
+        (xy 42.621269 68.706689)
+        (xy 42.677499 68.596332)
+        (xy 42.692 68.504774)
+        (xy 42.692 67.893226)
+        (xy 42.677499 67.801668)
+        (xy 42.660519 67.768344)
+        (xy 42.628563 67.705627)
+        (xy 42.621269 67.691311)
+        (xy 42.568026 67.638068)
+        (xy 42.551724 67.613672)
+        (xy 42.546 67.584894)
+        (xy 42.546 67.162106)
+        (xy 42.551724 67.133328)
+        (xy 42.568026 67.108932)
+        (xy 42.590146 67.086812)
+        (xy 42.621269 67.055689)
+        (xy 42.677499 66.945332)
+        (xy 42.692 66.853774)
+        (xy 42.692 66.457973)
+        (xy 42.697724 66.429195)
+        (xy 42.714022 66.404802)
+        (xy 43.053772 66.065052)
+        (xy 43.098104 66.043549)
+        (xy 43.146234 66.054109)
+        (xy 43.177495 66.092198)
+        (xy 43.178465 66.141463)
+        (xy 43.177188 66.145394)
+        (xy 43.174501 66.150668)
+        (xy 43.173575 66.156509)
+        (xy 43.173574 66.156515)
+        (xy 43.164876 66.211439)
+        (xy 43.16 66.242226)
+        (xy 43.16 66.853774)
+        (xy 43.160461 66.85669)
+        (xy 43.160462 66.856692)
+        (xy 43.173574 66.939485)
+        (xy 43.173575 66.93949)
+        (xy 43.174501 66.945332)
+        (xy 43.177185 66.9506)
+        (xy 43.177187 66.950605)
+        (xy 43.228042 67.050412)
+        (xy 43.230731 67.055689)
+        (xy 43.234919 67.059877)
+        (xy 43.23492 67.059878)
+        (xy 43.283974 67.108932)
+        (xy 43.300276 67.133328)
+        (xy 43.306 67.162106)
+        (xy 43.306 67.584894)
+        (xy 43.300276 67.613672)
+        (xy 43.283974 67.638068)
+        (xy 43.23492 67.687121)
+        (xy 43.234917 67.687124)
+        (xy 43.230731 67.691311)
+        (xy 43.228044 67.696583)
+        (xy 43.228042 67.696587)
+        (xy 43.177187 67.796394)
+        (xy 43.177184 67.7964)
+        (xy 43.174501 67.801668)
+        (xy 43.173576 67.807507)
+        (xy 43.173574 67.807514)
+        (xy 43.161461 67.884)
+        (xy 43.16 67.893226)
+        (xy 43.16 68.504774)
+        (xy 43.160461 68.50769)
+        (xy 43.160462 68.507692)
+        (xy 43.173574 68.590485)
+        (xy 43.173575 68.59049)
+        (xy 43.174501 68.596332)
+        (xy 43.177185 68.6016)
+        (xy 43.177187 68.601605)
+        (xy 43.214355 68.67455)
+        (xy 43.230731 68.706689)
+        (xy 43.318311 68.794269)
+        (xy 43.347636 68.809211)
+        (xy 43.419663 68.845911)
+        (xy 43.428668 68.850499)
+        (xy 43.434513 68.851424)
+        (xy 43.434514 68.851425)
+        (xy 43.44573 68.853201)
+        (xy 43.520226 68.865)
+        (xy 43.97882 68.865)
+        (xy 43.981774 68.865)
+        (xy 44.073332 68.850499)
+        (xy 44.183689 68.794269)
+        (xy 44.271269 68.706689)
+        (xy 44.327499 68.596332)
+        (xy 44.342 68.504774)
+        (xy 44.342 67.893226)
+        (xy 44.327499 67.801668)
+        (xy 44.310519 67.768344)
+        (xy 44.278563 67.705627)
+        (xy 44.271269 67.691311)
+        (xy 44.218026 67.638068)
+        (xy 44.201724 67.613672)
+        (xy 44.196 67.584894)
+        (xy 44.196 67.162106)
+        (xy 44.201724 67.133328)
+        (xy 44.218026 67.108932)
+        (xy 44.240146 67.086812)
+        (xy 44.271269 67.055689)
+        (xy 44.276397 67.045625)
+        (xy 44.282291 67.034059)
+        (xy 44.310003 67.004081)
+        (xy 44.349294 66.993)
+        (xy 44.677706 66.993)
+        (xy 44.716997 67.004081)
+        (xy 44.744709 67.034059)
+        (xy 44.75304 67.050409)
+        (xy 44.753042 67.050412)
+        (xy 44.755731 67.055689)
+        (xy 44.75992 67.059878)
+        (xy 44.808974 67.108932)
+        (xy 44.825276 67.133328)
+        (xy 44.831 67.162106)
+        (xy 44.831 67.584894)
+        (xy 44.825276 67.613672)
+        (xy 44.808974 67.638068)
+        (xy 44.75992 67.687121)
+        (xy 44.759917 67.687124)
+        (xy 44.755731 67.691311)
+        (xy 44.753044 67.696583)
+        (xy 44.753042 67.696587)
+        (xy 44.702187 67.796394)
+        (xy 44.702184 67.7964)
+        (xy 44.699501 67.801668)
+        (xy 44.698576 67.807507)
+        (xy 44.698574 67.807514)
+        (xy 44.686461 67.884)
+        (xy 44.685 67.893226)
+        (xy 44.685 68.504774)
+        (xy 44.685461 68.50769)
+        (xy 44.685462 68.507692)
+        (xy 44.698574 68.590485)
+        (xy 44.698575 68.59049)
+        (xy 44.699501 68.596332)
+        (xy 44.702185 68.6016)
+        (xy 44.702187 68.601605)
+        (xy 44.739355 68.67455)
+        (xy 44.755731 68.706689)
+        (xy 44.843311 68.794269)
+        (xy 44.872636 68.809211)
+        (xy 44.944663 68.845911)
+        (xy 44.953668 68.850499)
+        (xy 44.959513 68.851424)
+        (xy 44.959514 68.851425)
+        (xy 44.97073 68.853201)
+        (xy 45.045226 68.865)
+        (xy 45.50382 68.865)
+        (xy 45.506774 68.865)
+        (xy 45.598332 68.850499)
+        (xy 45.708689 68.794269)
+        (xy 45.796269 68.706689)
+        (xy 45.852499 68.596332)
+        (xy 45.867 68.504774)
+        (xy 45.867 67.893226)
+        (xy 45.852499 67.801668)
+        (xy 45.835519 67.768344)
+        (xy 45.803563 67.705627)
+        (xy 45.796269 67.691311)
+        (xy 45.743026 67.638068)
+        (xy 45.726724 67.613672)
+        (xy 45.721 67.584894)
+        (xy 45.721 67.162106)
+        (xy 45.726724 67.133328)
+        (xy 45.743026 67.108932)
+        (xy 45.765146 67.086812)
+        (xy 45.796269 67.055689)
+        (xy 45.852499 66.945332)
+        (xy 45.867 66.853774)
+        (xy 45.867 66.242226)
+        (xy 45.852499 66.150668)
+        (xy 45.838401 66.123)
+        (xy 45.80729 66.061941)
+        (xy 45.796269 66.040311)
+        (xy 45.708689 65.952731)
+        (xy 45.703412 65.950042)
+        (xy 45.603605 65.899187)
+        (xy 45.6036 65.899185)
+        (xy 45.598332 65.896501)
+        (xy 45.59249 65.895575)
+        (xy 45.592485 65.895574)
+        (xy 45.509692 65.882462)
+        (xy 45.50969 65.882461)
+        (xy 45.506774 65.882)
+        (xy 45.045226 65.882)
+        (xy 45.04231 65.882461)
+        (xy 45.042307 65.882462)
+        (xy 44.959514 65.895574)
+        (xy 44.959507 65.895576)
+        (xy 44.953668 65.896501)
+        (xy 44.9484 65.899184)
+        (xy 44.948394 65.899187)
+        (xy 44.848587 65.950042)
+        (xy 44.848583 65.950044)
+        (xy 44.843311 65.952731)
+        (xy 44.839124 65.956917)
+        (xy 44.839121 65.95692)
+        (xy 44.75992 66.036121)
+        (xy 44.759917 66.036124)
+        (xy 44.755731 66.040311)
+        (xy 44.753043 66.045584)
+        (xy 44.75304 66.04559)
+        (xy 44.744709 66.061941)
+        (xy 44.716997 66.091919)
+        (xy 44.677706 66.103)
+        (xy 44.349294 66.103)
+        (xy 44.310003 66.091919)
+        (xy 44.282291 66.061941)
+        (xy 44.273959 66.04559)
+        (xy 44.273957 66.045587)
+        (xy 44.271269 66.040311)
+        (xy 44.183689 65.952731)
+        (xy 44.178412 65.950042)
+        (xy 44.078605 65.899187)
+        (xy 44.0786 65.899185)
+        (xy 44.073332 65.896501)
+        (xy 44.06749 65.895575)
+        (xy 44.067485 65.895574)
+        (xy 43.984692 65.882462)
+        (xy 43.98469 65.882461)
+        (xy 43.981774 65.882)
+        (xy 43.520226 65.882)
+        (xy 43.51731 65.882461)
+        (xy 43.517307 65.882462)
+        (xy 43.434515 65.895574)
+        (xy 43.434509 65.895575)
+        (xy 43.428668 65.896501)
+        (xy 43.423397 65.899186)
+        (xy 43.419463 65.900465)
+        (xy 43.370198 65.899495)
+        (xy 43.332109 65.868234)
+        (xy 43.321549 65.820104)
+        (xy 43.343053 65.775771)
+        (xy 43.787799 65.331025)
+        (xy 43.812195 65.314724)
+        (xy 43.840973 65.309)
+        (xy 43.97882 65.309)
+        (xy 43.981774 65.309)
+        (xy 44.073332 65.294499)
+        (xy 44.183689 65.238269)
+        (xy 44.271269 65.150689)
+        (xy 44.280435 65.132698)
+        (xy 44.306954 65.103465)
+        (xy 44.339912 65.093164)
+        (xy 44.339827 65.092711)
+        (xy 44.370261 65.086952)
+        (xy 45.381 65.086952)
+        (xy 45.381319 65.08938)
+        (xy 45.38132 65.089385)
+        (xy 45.386333 65.127461)
+        (xy 45.387539 65.136619)
+        (xy 45.389967 65.141827)
+        (xy 45.389969 65.141832)
+        (xy 45.431546 65.230993)
+        (xy 45.43836 65.245607)
+        (xy 45.523393 65.33064)
+        (xy 45.592915 65.363058)
+        (xy 45.627167 65.37903)
+        (xy 45.627168 65.37903)
+        (xy 45.632381 65.381461)
+        (xy 45.682048 65.388)
+        (xy 47.409495 65.388)
+        (xy 47.411952 65.388)
+        (xy 47.461619 65.381461)
+        (xy 47.531136 65.349045)
+        (xy 47.562917 65.342)
+        (xy 48.171527 65.342)
+        (xy 48.200305 65.347724)
+        (xy 48.224701 65.364026)
+        (xy 48.300974 65.440299)
+        (xy 48.317276 65.464695)
+        (xy 48.323 65.493473)
+        (xy 48.323 65.801937)
+        (xy 48.31412 65.837386)
+        (xy 48.289578 65.864464)
+        (xy 48.255169 65.876775)
+        (xy 48.252882 65.877)
+        (xy 48.249188 65.877)
+        (xy 48.245572 65.877719)
+        (xy 48.245564 65.87772)
+        (xy 48.200738 65.886637)
+        (xy 48.200736 65.886637)
+        (xy 48.193475 65.888082)
+        (xy 48.187321 65.892193)
+        (xy 48.187316 65.892196)
+        (xy 48.136454 65.926182)
+        (xy 48.136451 65.926184)
+        (xy 48.130297 65.930297)
+        (xy 48.126184 65.936451)
+        (xy 48.126182 65.936454)
+        (xy 48.092196 65.987316)
+        (xy 48.092193 65.987321)
+        (xy 48.088082 65.993475)
+        (xy 48.086637 66.000736)
+        (xy 48.086637 66.000738)
+        (xy 48.07772 66.045564)
+        (xy 48.077719 66.045572)
+        (xy 48.077 66.049188)
+        (xy 48.077 66.052882)
+        (xy 48.076775 66.055169)
+        (xy 48.064464 66.089578)
+        (xy 48.037386 66.11412)
+        (xy 48.001937 66.123)
+        (xy 47.534484 66.123)
+        (xy 47.495192 66.111919)
+        (xy 47.46748 66.08194)
+        (xy 47.45729 66.061941)
+        (xy 47.446269 66.040311)
+        (xy 47.358689 65.952731)
+        (xy 47.353412 65.950042)
+        (xy 47.253605 65.899187)
+        (xy 47.2536 65.899185)
+        (xy 47.248332 65.896501)
+        (xy 47.24249 65.895575)
+        (xy 47.242485 65.895574)
+        (xy 47.159692 65.882462)
+        (xy 47.15969 65.882461)
+        (xy 47.156774 65.882)
+        (xy 46.695226 65.882)
+        (xy 46.69231 65.882461)
+        (xy 46.692307 65.882462)
+        (xy 46.609514 65.895574)
+        (xy 46.609507 65.895576)
+        (xy 46.603668 65.896501)
+        (xy 46.5984 65.899184)
+        (xy 46.598394 65.899187)
+        (xy 46.498587 65.950042)
+        (xy 46.498583 65.950044)
+        (xy 46.493311 65.952731)
+        (xy 46.489124 65.956917)
+        (xy 46.489121 65.95692)
+        (xy 46.40992 66.036121)
+        (xy 46.409917 66.036124)
+        (xy 46.405731 66.040311)
+        (xy 46.403044 66.045583)
+        (xy 46.403042 66.045587)
+        (xy 46.352187 66.145394)
+        (xy 46.352184 66.1454)
+        (xy 46.349501 66.150668)
+        (xy 46.348576 66.156507)
+        (xy 46.348574 66.156514)
+        (xy 46.335462 66.239307)
+        (xy 46.335 66.242226)
+        (xy 46.335 66.853774)
+        (xy 46.335461 66.85669)
+        (xy 46.335462 66.856692)
+        (xy 46.348574 66.939485)
+        (xy 46.348575 66.93949)
+        (xy 46.349501 66.945332)
+        (xy 46.352185 66.9506)
+        (xy 46.352187 66.950605)
+        (xy 46.403042 67.050412)
+        (xy 46.405731 67.055689)
+        (xy 46.409919 67.059877)
+        (xy 46.40992 67.059878)
+        (xy 46.458974 67.108932)
+        (xy 46.475276 67.133328)
+        (xy 46.481 67.162106)
+        (xy 46.481 67.584894)
+        (xy 46.475276 67.613672)
+        (xy 46.458974 67.638068)
+        (xy 46.40992 67.687121)
+        (xy 46.409917 67.687124)
+        (xy 46.405731 67.691311)
+        (xy 46.403044 67.696583)
+        (xy 46.403042 67.696587)
+        (xy 46.352187 67.796394)
+        (xy 46.352184 67.7964)
+        (xy 46.349501 67.801668)
+        (xy 46.348576 67.807507)
+        (xy 46.348574 67.807514)
+        (xy 46.336461 67.884)
+        (xy 46.335 67.893226)
+        (xy 46.335 68.504774)
+        (xy 46.335461 68.50769)
+        (xy 46.335462 68.507692)
+        (xy 46.348574 68.590485)
+        (xy 46.348575 68.59049)
+        (xy 46.349501 68.596332)
+        (xy 46.352185 68.6016)
+        (xy 46.352187 68.601605)
+        (xy 46.389355 68.67455)
+        (xy 46.405731 68.706689)
+        (xy 46.493311 68.794269)
+        (xy 46.522636 68.809211)
+        (xy 46.594663 68.845911)
+        (xy 46.603668 68.850499)
+        (xy 46.609513 68.851424)
+        (xy 46.609514 68.851425)
+        (xy 46.62073 68.853201)
+        (xy 46.695226 68.865)
+        (xy 47.15382 68.865)
+        (xy 47.156774 68.865)
+        (xy 47.248332 68.850499)
+        (xy 47.358689 68.794269)
+        (xy 47.446269 68.706689)
+        (xy 47.502499 68.596332)
+        (xy 47.517 68.504774)
+        (xy 47.517 67.893226)
+        (xy 47.502499 67.801668)
+        (xy 47.485519 67.768344)
+        (xy 47.453563 67.705627)
+        (xy 47.446269 67.691311)
+        (xy 47.393026 67.638068)
+        (xy 47.376724 67.613672)
+        (xy 47.371 67.584894)
+        (xy 47.371 67.162106)
+        (xy 47.376724 67.133328)
+        (xy 47.393026 67.108932)
+        (xy 47.415146 67.086812)
+        (xy 47.446269 67.055689)
+        (xy 47.448958 67.05041)
+        (xy 47.452436 67.045625)
+        (xy 47.453907 67.046694)
+        (xy 47.474811 67.024082)
+        (xy 47.514103 67.013)
+        (xy 48.001937 67.013)
+        (xy 48.037386 67.02188)
+        (xy 48.064464 67.046422)
+        (xy 48.076775 67.080831)
+        (xy 48.077 67.083116)
+        (xy 48.077 67.086812)
+        (xy 48.077719 67.090428)
+        (xy 48.07772 67.090435)
+        (xy 48.086427 67.134205)
+        (xy 48.088082 67.142525)
+        (xy 48.092194 67.14868)
+        (xy 48.092196 67.148683)
+        (xy 48.126182 67.199545)
+        (xy 48.130297 67.205703)
+        (xy 48.136454 67.209817)
+        (xy 48.187316 67.243803)
+        (xy 48.187317 67.243803)
+        (xy 48.193475 67.247918)
+        (xy 48.249188 67.259)
+        (xy 49.283116 67.259)
+        (xy 49.286812 67.259)
+        (xy 49.342525 67.247918)
+        (xy 49.405703 67.205703)
+        (xy 49.447918 67.142525)
+        (xy 49.459 67.086812)
+        (xy 49.459 66.081873)
+        (xy 49.471673 66.040094)
+        (xy 49.505422 66.012397)
+        (xy 49.548871 66.008118)
+        (xy 49.587374 66.028699)
+        (xy 49.984974 66.426299)
+        (xy 50.001276 66.450695)
+        (xy 50.007 66.479473)
+        (xy 50.007 66.715774)
+        (xy 50.007461 66.71869)
+        (xy 50.007462 66.718692)
+        (xy 50.020574 66.801485)
+        (xy 50.020575 66.80149)
+        (xy 50.021501 66.807332)
+        (xy 50.024185 66.8126)
+        (xy 50.024187 66.812605)
+        (xy 50.075042 66.912412)
+        (xy 50.077731 66.917689)
+        (xy 50.165311 67.005269)
+        (xy 50.221814 67.034059)
+        (xy 50.266814 67.056988)
+        (xy 50.275668 67.061499)
+        (xy 50.281513 67.062424)
+        (xy 50.281514 67.062425)
+        (xy 50.29273 67.064201)
+        (xy 50.367226 67.076)
+        (xy 50.97582 67.076)
+        (xy 50.978774 67.076)
+        (xy 51.070332 67.061499)
+        (xy 51.180689 67.005269)
+        (xy 51.233932 66.952025)
+        (xy 51.258328 66.935724)
+        (xy 51.287106 66.93)
+        (xy 51.647649 66.93)
+        (xy 51.686941 66.941081)
+        (xy 51.714652 66.97106)
+        (xy 51.730561 67.002284)
+        (xy 51.730566 67.002291)
+        (xy 51.733254 67.007566)
+        (xy 51.826434 67.100746)
+        (xy 51.877389 67.126709)
+        (xy 51.936877 67.15702)
+        (xy 51.943847 67.160571)
+        (xy 51.949692 67.161496)
+        (xy 51.949693 67.161497)
+        (xy 51.960571 67.163219)
+        (xy 52.041263 67.176)
+        (xy 52.606736 67.175999)
+        (xy 52.704153 67.160571)
+        (xy 52.821566 67.100746)
+        (xy 52.914746 67.007566)
+        (xy 52.917435 67.002287)
+        (xy 52.917438 67.002284)
+        (xy 52.933348 66.97106)
+        (xy 52.961059 66.941081)
+        (xy 53.000351 66.93)
+        (xy 53.360894 66.93)
+        (xy 53.389672 66.935724)
+        (xy 53.414068 66.952026)
+        (xy 53.467311 67.005269)
+        (xy 53.523814 67.034059)
+        (xy 53.568814 67.056988)
+        (xy 53.577668 67.061499)
+        (xy 53.583513 67.062424)
+        (xy 53.583514 67.062425)
+        (xy 53.59473 67.064201)
+        (xy 53.669226 67.076)
+        (xy 54.27782 67.076)
+        (xy 54.280774 67.076)
+        (xy 54.372332 67.061499)
+        (xy 54.482689 67.005269)
+        (xy 54.570269 66.917689)
+        (xy 54.626499 66.807332)
+        (xy 54.641 66.715774)
+        (xy 54.641 66.254226)
+        (xy 54.62788 66.171385)
+        (xy 54.627425 66.168514)
+        (xy 54.627424 66.168513)
+        (xy 54.626499 66.162668)
+        (xy 54.623363 66.156514)
+        (xy 54.591549 66.094075)
+        (xy 54.570269 66.052311)
+        (xy 54.482689 65.964731)
+        (xy 54.473139 65.959865)
+        (xy 54.377605 65.911187)
+        (xy 54.3776 65.911185)
+        (xy 54.372332 65.908501)
+        (xy 54.36649 65.907575)
+        (xy 54.366485 65.907574)
+        (xy 54.283692 65.894462)
+        (xy 54.28369 65.894461)
+        (xy 54.280774 65.894)
+        (xy 53.669226 65.894)
+        (xy 53.66631 65.894461)
+        (xy 53.666307 65.894462)
+        (xy 53.583514 65.907574)
+        (xy 53.583507 65.907576)
+        (xy 53.577668 65.908501)
+        (xy 53.5724 65.911184)
+        (xy 53.572394 65.911187)
+        (xy 53.472587 65.962042)
+        (xy 53.472583 65.962044)
+        (xy 53.467311 65.964731)
+        (xy 53.463124 65.968917)
+        (xy 53.463121 65.96892)
+        (xy 53.414068 66.017974)
+        (xy 53.389672 66.034276)
+        (xy 53.360894 66.04)
+        (xy 52.92346 66.04)
+        (xy 52.894682 66.034276)
+        (xy 52.870286 66.017974)
+        (xy 52.825755 65.973443)
+        (xy 52.821566 65.969254)
+        (xy 52.816289 65.966565)
+        (xy 52.709426 65.912115)
+        (xy 52.709422 65.912113)
+        (xy 52.704153 65.909429)
+        (xy 52.698311 65.908503)
+        (xy 52.698306 65.908502)
+        (xy 52.609655 65.894462)
+        (xy 52.609652 65.894461)
+        (xy 52.606737 65.894)
+        (xy 52.603783 65.894)
+        (xy 52.044218 65.894)
+        (xy 52.044205 65.894)
+        (xy 52.041264 65.894001)
+        (xy 52.03835 65.894462)
+        (xy 52.038343 65.894463)
+        (xy 51.949692 65.908503)
+        (xy 51.94969 65.908503)
+        (xy 51.943847 65.909429)
+        (xy 51.938577 65.912113)
+        (xy 51.938574 65.912115)
+        (xy 51.83171 65.966565)
+        (xy 51.831706 65.966567)
+        (xy 51.826434 65.969254)
+        (xy 51.822247 65.97344)
+        (xy 51.822244 65.973443)
+        (xy 51.777714 66.017974)
+        (xy 51.753318 66.034276)
+        (xy 51.72454 66.04)
+        (xy 51.287106 66.04)
+        (xy 51.258328 66.034276)
+        (xy 51.233932 66.017974)
+        (xy 51.184878 65.96892)
+        (xy 51.184877 65.968919)
+        (xy 51.180689 65.964731)
+        (xy 51.171139 65.959865)
+        (xy 51.075605 65.911187)
+        (xy 51.0756 65.911185)
+        (xy 51.070332 65.908501)
+        (xy 51.06449 65.907575)
+        (xy 51.064485 65.907574)
+        (xy 50.981692 65.894462)
+        (xy 50.98169 65.894461)
+        (xy 50.978774 65.894)
+        (xy 50.97582 65.894)
+        (xy 50.742473 65.894)
+        (xy 50.713695 65.888276)
+        (xy 50.689299 65.871974)
+        (xy 50.124026 65.306701)
+        (xy 50.107724 65.282305)
+        (xy 50.102 65.253527)
+        (xy 50.102 65.086952)
+        (xy 50.331 65.086952)
+        (xy 50.331319 65.08938)
+        (xy 50.33132 65.089385)
+        (xy 50.336333 65.127461)
+        (xy 50.337539 65.136619)
+        (xy 50.339967 65.141827)
+        (xy 50.339969 65.141832)
+        (xy 50.381546 65.230993)
+        (xy 50.38836 65.245607)
+        (xy 50.473393 65.33064)
+        (xy 50.542915 65.363058)
+        (xy 50.577167 65.37903)
+        (xy 50.577168 65.37903)
+        (xy 50.582381 65.381461)
+        (xy 50.632048 65.388)
+        (xy 52.359495 65.388)
+        (xy 52.361952 65.388)
+        (xy 52.411619 65.381461)
+        (xy 52.481136 65.349045)
+        (xy 52.512917 65.342)
+        (xy 52.675793 65.342)
+        (xy 52.684212 65.342473)
+        (xy 52.721827 65.346711)
+        (xy 52.778177 65.336048)
+        (xy 52.780933 65.33558)
+        (xy 52.837647 65.327033)
+        (xy 52.842731 65.324583)
+        (xy 52.844984 65.323889)
+        (xy 52.845436 65.323777)
+        (xy 52.845878 65.323594)
+        (xy 52.848087 65.32282)
+        (xy 52.853634 65.321772)
+        (xy 52.904348 65.294967)
+        (xy 52.906825 65.293718)
+        (xy 52.958509 65.268829)
+        (xy 52.962641 65.264993)
+        (xy 52.964594 65.263663)
+        (xy 52.964991 65.263423)
+        (xy 52.965355 65.263122)
+        (xy 52.967246 65.261726)
+        (xy 52.972235 65.25909)
+        (xy 52.977346 65.253977)
+        (xy 52.978797 65.253202)
+        (xy 52.980759 65.251755)
+        (xy 52.98097 65.25204)
+        (xy 53.015849 65.233394)
+        (xy 53.0593 65.237671)
+        (xy 53.093051 65.265369)
+        (xy 53.096996 65.271274)
+        (xy 53.103297 65.280703)
+        (xy 53.109454 65.284817)
+        (xy 53.160316 65.318803)
+        (xy 53.160317 65.318803)
+        (xy 53.166475 65.322918)
+        (xy 53.222188 65.334)
+        (xy 54.256116 65.334)
+        (xy 54.259812 65.334)
+        (xy 54.315525 65.322918)
+        (xy 54.378703 65.280703)
+        (xy 54.420918 65.217525)
+        (xy 54.432 65.161812)
+        (xy 54.432 64.124188)
+        (xy 54.420918 64.068475)
+        (xy 54.415283 64.060042)
+        (xy 54.382817 64.011454)
+        (xy 54.378703 64.005297)
+        (xy 54.370831 64.000037)
+        (xy 54.321683 63.967196)
+        (xy 54.32168 63.967194)
+        (xy 54.315525 63.963082)
+        (xy 54.308261 63.961637)
+        (xy 54.289602 63.957925)
+        (xy 54.259812 63.952)
+        (xy 53.222188 63.952)
+        (xy 53.218563 63.95272)
+        (xy 53.218563 63.952721)
+        (xy 53.173738 63.961637)
+        (xy 53.173736 63.961637)
+        (xy 53.166475 63.963082)
+        (xy 53.160321 63.967193)
+        (xy 53.160316 63.967196)
+        (xy 53.109454 64.001182)
+        (xy 53.109451 64.001184)
+        (xy 53.103297 64.005297)
+        (xy 53.099184 64.011451)
+        (xy 53.099182 64.011454)
+        (xy 53.065196 64.062316)
+        (xy 53.065193 64.062321)
+        (xy 53.061082 64.068475)
+        (xy 53.059637 64.075736)
+        (xy 53.059637 64.075738)
+        (xy 53.050721 64.120562)
+        (xy 53.05 64.124188)
+        (xy 53.05 64.127882)
+        (xy 53.04992 64.128694)
+        (xy 53.036002 64.16541)
+        (xy 53.005476 64.190105)
+        (xy 52.966663 64.196048)
+        (xy 52.947771 64.193919)
+        (xy 52.947766 64.193919)
+        (xy 52.942173 64.193289)
+        (xy 52.936639 64.194335)
+        (xy 52.936636 64.194336)
+        (xy 52.885837 64.203947)
+        (xy 52.883067 64.204418)
+        (xy 52.831924 64.212127)
+        (xy 52.831922 64.212127)
+        (xy 52.826353 64.212967)
+        (xy 52.821279 64.215409)
+        (xy 52.818993 64.216115)
+        (xy 52.818563 64.216221)
+        (xy 52.818138 64.216398)
+        (xy 52.815901 64.21718)
+        (xy 52.810366 64.218228)
+        (xy 52.805391 64.220857)
+        (xy 52.805383 64.22086)
+        (xy 52.759653 64.245028)
+        (xy 52.757147 64.246293)
+        (xy 52.710565 64.268727)
+        (xy 52.710562 64.268728)
+        (xy 52.705491 64.271171)
+        (xy 52.701363 64.274999)
+        (xy 52.699392 64.276344)
+        (xy 52.699007 64.276575)
+        (xy 52.69867 64.276855)
+        (xy 52.696738 64.27828)
+        (xy 52.691765 64.28091)
+        (xy 52.687785 64.284889)
+        (xy 52.687782 64.284892)
+        (xy 52.651213 64.32146)
+        (xy 52.649191 64.323408)
+        (xy 52.611284 64.358582)
+        (xy 52.611281 64.358584)
+        (xy 52.607156 64.362413)
+        (xy 52.604341 64.367287)
+        (xy 52.602859 64.369146)
+        (xy 52.597243 64.37543)
+        (xy 52.550139 64.422535)
+        (xy 52.510023 64.443418)
+        (xy 52.465184 64.437516)
+        (xy 52.416832 64.41497)
+        (xy 52.416833 64.41497)
+        (xy 52.411619 64.412539)
+        (xy 52.405917 64.411788)
+        (xy 52.405916 64.411788)
+        (xy 52.364385 64.40632)
+        (xy 52.36438 64.406319)
+        (xy 52.361952 64.406)
+        (xy 50.632048 64.406)
+        (xy 50.62962 64.406319)
+        (xy 50.629614 64.40632)
+        (xy 50.588083 64.411788)
+        (xy 50.588081 64.411788)
+        (xy 50.582381 64.412539)
+        (xy 50.577174 64.414966)
+        (xy 50.577167 64.414969)
+        (xy 50.479354 64.46058)
+        (xy 50.479352 64.460581)
+        (xy 50.473393 64.46336)
+        (xy 50.468743 64.468009)
+        (xy 50.46874 64.468012)
+        (xy 50.393012 64.54374)
+        (xy 50.393009 64.543743)
+        (xy 50.38836 64.548393)
+        (xy 50.385581 64.554352)
+        (xy 50.38558 64.554354)
+        (xy 50.339969 64.652167)
+        (xy 50.339966 64.652174)
+        (xy 50.337539 64.657381)
+        (xy 50.336788 64.663081)
+        (xy 50.336788 64.663083)
+        (xy 50.33157 64.702722)
+        (xy 50.331 64.707048)
+        (xy 50.331 65.086952)
+        (xy 50.102 65.086952)
+        (xy 50.102 63.816952)
+        (xy 50.331 63.816952)
+        (xy 50.331319 63.81938)
+        (xy 50.33132 63.819385)
+        (xy 50.336339 63.857508)
+        (xy 50.337539 63.866619)
+        (xy 50.339967 63.871827)
+        (xy 50.339969 63.871832)
+        (xy 50.377315 63.95192)
+        (xy 50.38836 63.975607)
+        (xy 50.473393 64.06064)
+        (xy 50.528815 64.086483)
+        (xy 50.577167 64.10903)
+        (xy 50.577168 64.10903)
+        (xy 50.582381 64.111461)
+        (xy 50.632048 64.118)
+        (xy 52.359495 64.118)
+        (xy 52.361952 64.118)
+        (xy 52.411619 64.111461)
+        (xy 52.474654 64.082068)
+        (xy 52.481137 64.079045)
+        (xy 52.512917 64.072)
+        (xy 52.548793 64.072)
+        (xy 52.557212 64.072473)
+        (xy 52.594827 64.076711)
+        (xy 52.651177 64.066048)
+        (xy 52.653933 64.06558)
+        (xy 52.710647 64.057033)
+        (xy 52.715731 64.054583)
+        (xy 52.717984 64.053889)
+        (xy 52.718436 64.053777)
+        (xy 52.718878 64.053594)
+        (xy 52.721087 64.05282)
+        (xy 52.726634 64.051772)
+        (xy 52.777348 64.024967)
+        (xy 52.779825 64.023718)
+        (xy 52.831509 63.998829)
+        (xy 52.835641 63.994993)
+        (xy 52.837594 63.993663)
+        (xy 52.837991 63.993423)
+        (xy 52.838355 63.993122)
+        (xy 52.840246 63.991726)
+        (xy 52.845235 63.98909)
+        (xy 52.885822 63.948501)
+        (xy 52.887766 63.946628)
+        (xy 52.929844 63.907587)
+        (xy 52.932664 63.9027)
+        (xy 52.934137 63.900854)
+        (xy 52.939742 63.894581)
+        (xy 53.629301 63.205023)
+        (xy 53.653695 63.188724)
+        (xy 53.682473 63.183)
+        (xy 53.694706 63.183)
+        (xy 53.733997 63.194081)
+        (xy 53.761709 63.224059)
+        (xy 53.77004 63.240409)
+        (xy 53.770042 63.240412)
+        (xy 53.772731 63.245689)
+        (xy 53.860311 63.333269)
+        (xy 53.900529 63.353761)
+        (xy 53.949424 63.378675)
+        (xy 53.970668 63.389499)
+        (xy 53.976513 63.390424)
+        (xy 53.976514 63.390425)
+        (xy 53.98773 63.392201)
+        (xy 54.062226 63.404)
+        (xy 54.52082 63.404)
+        (xy 54.523774 63.404)
+        (xy 54.615332 63.389499)
+        (xy 54.725689 63.333269)
+        (xy 54.813269 63.245689)
+        (xy 54.869499 63.135332)
+        (xy 54.884 63.043774)
+        (xy 54.884 62.432226)
+        (xy 54.871026 62.350307)
+        (xy 54.870425 62.346514)
+        (xy 54.870424 62.346513)
+        (xy 54.869499 62.340668)
+        (xy 54.866797 62.335366)
+        (xy 54.815957 62.235587)
+        (xy 54.813269 62.230311)
+        (xy 54.725689 62.142731)
+        (xy 54.719146 62.139397)
+        (xy 54.620605 62.089187)
+        (xy 54.6206 62.089185)
+        (xy 54.615332 62.086501)
+        (xy 54.60949 62.085575)
+        (xy 54.609485 62.085574)
+        (xy 54.526692 62.072462)
+        (xy 54.52669 62.072461)
+        (xy 54.523774 62.072)
+        (xy 54.062226 62.072)
+        (xy 54.05931 62.072461)
+        (xy 54.059307 62.072462)
+        (xy 53.976514 62.085574)
+        (xy 53.976507 62.085576)
+        (xy 53.970668 62.086501)
+        (xy 53.9654 62.089184)
+        (xy 53.965394 62.089187)
+        (xy 53.865587 62.140042)
+        (xy 53.865583 62.140044)
+        (xy 53.860311 62.142731)
+        (xy 53.856124 62.146917)
+        (xy 53.856121 62.14692)
+        (xy 53.77692 62.226121)
+        (xy 53.776917 62.226124)
+        (xy 53.772731 62.230311)
+        (xy 53.770043 62.235584)
+        (xy 53.77004 62.23559)
+        (xy 53.761709 62.251941)
+        (xy 53.733997 62.281919)
+        (xy 53.694706 62.293)
+        (xy 53.496207 62.293)
+        (xy 53.487788 62.292527)
+        (xy 53.45577 62.288919)
+        (xy 53.455765 62.288919)
+        (xy 53.450173 62.288289)
+        (xy 53.444639 62.289335)
+        (xy 53.444636 62.289336)
+        (xy 53.393837 62.298947)
+        (xy 53.391067 62.299418)
+        (xy 53.339924 62.307127)
+        (xy 53.339922 62.307127)
+        (xy 53.334353 62.307967)
+        (xy 53.329279 62.310409)
+        (xy 53.326993 62.311115)
+        (xy 53.326563 62.311221)
+        (xy 53.326138 62.311398)
+        (xy 53.323901 62.31218)
+        (xy 53.318366 62.313228)
+        (xy 53.313391 62.315857)
+        (xy 53.313383 62.31586)
+        (xy 53.267653 62.340028)
+        (xy 53.265147 62.341293)
+        (xy 53.218565 62.363727)
+        (xy 53.218562 62.363728)
+        (xy 53.213491 62.366171)
+        (xy 53.209363 62.369999)
+        (xy 53.207392 62.371344)
+        (xy 53.207007 62.371575)
+        (xy 53.20667 62.371855)
+        (xy 53.204738 62.37328)
+        (xy 53.199765 62.37591)
+        (xy 53.195785 62.379889)
+        (xy 53.195782 62.379892)
+        (xy 53.159213 62.41646)
+        (xy 53.157191 62.418408)
+        (xy 53.119281 62.453584)
+        (xy 53.119276 62.453589)
+        (xy 53.115156 62.457413)
+        (xy 53.112343 62.462283)
+        (xy 53.110856 62.464149)
+        (xy 53.105239 62.470434)
+        (xy 52.456855 63.118818)
+        (xy 52.427854 63.136853)
+        (xy 52.393866 63.140201)
+        (xy 52.364387 63.13632)
+        (xy 52.364378 63.136319)
+        (xy 52.361952 63.136)
+        (xy 50.632048 63.136)
+        (xy 50.62962 63.136319)
+        (xy 50.629614 63.13632)
+        (xy 50.588083 63.141788)
+        (xy 50.588081 63.141788)
+        (xy 50.582381 63.142539)
+        (xy 50.577174 63.144966)
+        (xy 50.577167 63.144969)
+        (xy 50.479354 63.19058)
+        (xy 50.479352 63.190581)
+        (xy 50.473393 63.19336)
+        (xy 50.468743 63.198009)
+        (xy 50.46874 63.198012)
+        (xy 50.393012 63.27374)
+        (xy 50.393009 63.273743)
+        (xy 50.38836 63.278393)
+        (xy 50.385581 63.284352)
+        (xy 50.38558 63.284354)
+        (xy 50.339969 63.382167)
+        (xy 50.339966 63.382174)
+        (xy 50.337539 63.387381)
+        (xy 50.336788 63.393081)
+        (xy 50.336788 63.393083)
+        (xy 50.335236 63.404876)
+        (xy 50.331 63.437048)
+        (xy 50.331 63.816952)
+        (xy 50.102 63.816952)
+        (xy 50.102 63.080473)
+        (xy 50.107724 63.051695)
+        (xy 50.124026 63.027299)
+        (xy 50.327299 62.824026)
+        (xy 50.351695 62.807724)
+        (xy 50.380473 62.802)
+        (xy 50.481083 62.802)
+        (xy 50.512863 62.809045)
+        (xy 50.582381 62.841461)
+        (xy 50.632048 62.848)
+        (xy 52.359495 62.848)
+        (xy 52.361952 62.848)
+        (xy 52.411619 62.841461)
+        (xy 52.520607 62.79064)
+        (xy 52.60564 62.705607)
+        (xy 52.656461 62.596619)
+        (xy 52.663 62.546952)
+        (xy 52.663 62.167048)
+        (xy 52.656461 62.117381)
+        (xy 52.60564 62.008393)
+        (xy 52.520607 61.92336)
+        (xy 52.495231 61.911527)
+        (xy 52.416832 61.874969)
+        (xy 52.416827 61.874967)
+        (xy 52.411619 61.872539)
+        (xy 52.405917 61.871788)
+        (xy 52.405916 61.871788)
+        (xy 52.364385 61.86632)
+        (xy 52.36438 61.866319)
+        (xy 52.361952 61.866)
+        (xy 50.632048 61.866)
+        (xy 50.62962 61.866319)
+        (xy 50.629614 61.86632)
+        (xy 50.588083 61.871788)
+        (xy 50.588081 61.871788)
+        (xy 50.582381 61.872539)
+        (xy 50.577168 61.874969)
+        (xy 50.577167 61.87497)
+        (xy 50.512863 61.904955)
+        (xy 50.481083 61.912)
+        (xy 50.194198 61.912)
+        (xy 50.185779 61.911527)
+        (xy 50.15377 61.90792)
+        (xy 50.153765 61.90792)
+        (xy 50.148173 61.90729)
+        (xy 50.142639 61.908336)
+        (xy 50.142636 61.908337)
+        (xy 50.091867 61.917942)
+        (xy 50.089098 61.918413)
+        (xy 50.037918 61.926128)
+        (xy 50.037916 61.926128)
+        (xy 50.032353 61.926967)
+        (xy 50.027282 61.929408)
+        (xy 50.024984 61.930117)
+        (xy 50.024566 61.93022)
+        (xy 50.024143 61.930396)
+        (xy 50.021897 61.931181)
+        (xy 50.016366 61.932229)
+        (xy 50.011392 61.934857)
+        (xy 50.011388 61.934859)
+        (xy 49.965677 61.959017)
+        (xy 49.963171 61.960282)
+        (xy 49.916564 61.982727)
+        (xy 49.916559 61.982729)
+        (xy 49.911491 61.985171)
+        (xy 49.907364 61.988999)
+        (xy 49.905392 61.990344)
+        (xy 49.905007 61.990575)
+        (xy 49.90467 61.990855)
+        (xy 49.902738 61.99228)
+        (xy 49.897765 61.99491)
+        (xy 49.893785 61.998889)
+        (xy 49.893782 61.998892)
+        (xy 49.857213 62.03546)
+        (xy 49.855191 62.037408)
+        (xy 49.817281 62.072584)
+        (xy 49.817276 62.072589)
+        (xy 49.813156 62.076413)
+        (xy 49.810343 62.081283)
+        (xy 49.808856 62.083149)
+        (xy 49.803239 62.089434)
+        (xy 49.362995 62.529678)
+        (xy 49.35671 62.535296)
+        (xy 49.331515 62.555389)
+        (xy 49.33151 62.555394)
+        (xy 49.327108 62.558905)
+        (xy 49.323935 62.563558)
+        (xy 49.323931 62.563563)
+        (xy 49.29481 62.606275)
+        (xy 49.293206 62.608536)
+        (xy 49.259125 62.654716)
+        (xy 49.257264 62.66003)
+        (xy 49.256144 62.662151)
+        (xy 49.255919 62.662524)
+        (xy 49.255745 62.662945)
+        (xy 49.254714 62.665085)
+        (xy 49.251541 62.669741)
+        (xy 49.24988 62.675123)
+        (xy 49.24988 62.675125)
+        (xy 49.234638 62.724535)
+        (xy 49.233759 62.727204)
+        (xy 49.216679 62.776015)
+        (xy 49.216677 62.776024)
+        (xy 49.214819 62.781335)
+        (xy 49.214608 62.78696)
+        (xy 49.214164 62.789308)
+        (xy 49.214057 62.789739)
+        (xy 49.214015 62.790187)
+        (xy 49.213659 62.792543)
+        (xy 49.212 62.797927)
+        (xy 49.212 62.803561)
+        (xy 49.212 62.855293)
+        (xy 49.211947 62.858104)
+        (xy 49.210014 62.909755)
+        (xy 49.210014 62.909759)
+        (xy 49.209804 62.915386)
+        (xy 49.211261 62.920826)
+        (xy 49.211527 62.923181)
+        (xy 49.212 62.931599)
+        (xy 49.212 64.910667)
+        (xy 49.198933 64.953029)
+        (xy 49.164274 64.980669)
+        (xy 49.120067 64.983982)
+        (xy 49.081675 64.961816)
+        (xy 49.05242 64.930287)
+        (xy 49.048587 64.926156)
+        (xy 49.043707 64.923338)
+        (xy 49.041852 64.921859)
+        (xy 49.035565 64.91624)
+        (xy 48.722321 64.602996)
+        (xy 48.716701 64.596708)
+        (xy 48.696611 64.571516)
+        (xy 48.696608 64.571513)
+        (xy 48.693095 64.567108)
+        (xy 48.688438 64.563932)
+        (xy 48.688435 64.56393)
+        (xy 48.645731 64.534814)
+        (xy 48.64344 64.533188)
+        (xy 48.601822 64.502473)
+        (xy 48.601816 64.50247)
+        (xy 48.597284 64.499125)
+        (xy 48.591965 64.497263)
+        (xy 48.589862 64.496152)
+        (xy 48.589476 64.495919)
+        (xy 48.589052 64.495744)
+        (xy 48.586913 64.494714)
+        (xy 48.582259 64.491541)
+        (xy 48.576876 64.48988)
+        (xy 48.576875 64.48988)
+        (xy 48.527471 64.47464)
+        (xy 48.524802 64.473761)
+        (xy 48.475988 64.456681)
+        (xy 48.475984 64.45668)
+        (xy 48.470665 64.454819)
+        (xy 48.465031 64.454607)
+        (xy 48.462702 64.454167)
+        (xy 48.462256 64.454056)
+        (xy 48.461817 64.454015)
+        (xy 48.459451 64.453658)
+        (xy 48.454073 64.452)
+        (xy 48.448441 64.452)
+        (xy 48.396707 64.452)
+        (xy 48.393896 64.451947)
+        (xy 48.342244 64.450014)
+        (xy 48.342239 64.450014)
+        (xy 48.336614 64.449804)
+        (xy 48.331173 64.451261)
+        (xy 48.328819 64.451527)
+        (xy 48.320401 64.452)
+        (xy 47.562917 64.452)
+        (xy 47.531137 64.444955)
+        (xy 47.466832 64.41497)
+        (xy 47.466833 64.41497)
+        (xy 47.461619 64.412539)
+        (xy 47.455917 64.411788)
+        (xy 47.455916 64.411788)
+        (xy 47.414385 64.40632)
+        (xy 47.41438 64.406319)
+        (xy 47.411952 64.406)
+        (xy 45.682048 64.406)
+        (xy 45.67962 64.406319)
+        (xy 45.679614 64.40632)
+        (xy 45.638083 64.411788)
+        (xy 45.638081 64.411788)
+        (xy 45.632381 64.412539)
+        (xy 45.627174 64.414966)
+        (xy 45.627167 64.414969)
+        (xy 45.529354 64.46058)
+        (xy 45.529352 64.460581)
+        (xy 45.523393 64.46336)
+        (xy 45.518743 64.468009)
+        (xy 45.51874 64.468012)
+        (xy 45.443012 64.54374)
+        (xy 45.443009 64.543743)
+        (xy 45.43836 64.548393)
+        (xy 45.435581 64.554352)
+        (xy 45.43558 64.554354)
+        (xy 45.389969 64.652167)
+        (xy 45.389966 64.652174)
+        (xy 45.387539 64.657381)
+        (xy 45.386788 64.663081)
+        (xy 45.386788 64.663083)
+        (xy 45.38157 64.702722)
+        (xy 45.381 64.707048)
+        (xy 45.381 65.086952)
+        (xy 44.370261 65.086952)
+        (xy 44.396177 65.082048)
+        (xy 44.398933 65.08158)
+        (xy 44.455647 65.073033)
+        (xy 44.460731 65.070583)
+        (xy 44.462984 65.069889)
+        (xy 44.463436 65.069777)
+        (xy 44.463878 65.069594)
+        (xy 44.466087 65.06882)
+        (xy 44.471634 65.067772)
+        (xy 44.522348 65.040967)
+        (xy 44.524825 65.039718)
+        (xy 44.576509 65.014829)
+        (xy 44.580641 65.010993)
+        (xy 44.582594 65.009663)
+        (xy 44.582991 65.009423)
+        (xy 44.583355 65.009122)
+        (xy 44.585246 65.007726)
+        (xy 44.590235 65.00509)
+        (xy 44.630822 64.964501)
+        (xy 44.632766 64.962628)
+        (xy 44.674844 64.923587)
+        (xy 44.677664 64.9187)
+        (xy 44.679137 64.916854)
+        (xy 44.68475 64.910573)
+        (xy 45.493862 64.101462)
+        (xy 45.533975 64.080581)
+        (xy 45.578814 64.086483)
+        (xy 45.632381 64.111461)
+        (xy 45.682048 64.118)
+        (xy 47.409495 64.118)
+        (xy 47.411952 64.118)
+        (xy 47.461619 64.111461)
+        (xy 47.570607 64.06064)
+        (xy 47.65564 63.975607)
+        (xy 47.706461 63.866619)
+        (xy 47.713 63.816952)
+        (xy 47.713 63.437048)
+        (xy 47.706461 63.387381)
+        (xy 47.702401 63.378675)
+        (xy 47.682482 63.335957)
+        (xy 47.65564 63.278393)
+        (xy 47.570607 63.19336)
+        (xy 47.556431 63.186749)
+        (xy 47.466832 63.144969)
+        (xy 47.466827 63.144967)
+        (xy 47.461619 63.142539)
+        (xy 47.455917 63.141788)
+        (xy 47.455916 63.141788)
+        (xy 47.414385 63.13632)
+        (xy 47.41438 63.136319)
+        (xy 47.411952 63.136)
+        (xy 45.682048 63.136)
+        (xy 45.67962 63.136319)
+        (xy 45.679614 63.13632)
+        (xy 45.638083 63.141788)
+        (xy 45.638081 63.141788)
+        (xy 45.632381 63.142539)
+        (xy 45.627168 63.144969)
+        (xy 45.627167 63.14497)
+        (xy 45.562863 63.174955)
+        (xy 45.531083 63.182)
+        (xy 45.368207 63.182)
+        (xy 45.359788 63.181527)
+        (xy 45.32777 63.177919)
+        (xy 45.327765 63.177919)
+        (xy 45.322173 63.177289)
+        (xy 45.316639 63.178335)
+        (xy 45.316636 63.178336)
+        (xy 45.265837 63.187947)
+        (xy 45.263067 63.188418)
+        (xy 45.211924 63.196127)
+        (xy 45.211922 63.196127)
+        (xy 45.206353 63.196967)
+        (xy 45.201279 63.199409)
+        (xy 45.198993 63.200115)
+        (xy 45.198563 63.200221)
+        (xy 45.198138 63.200398)
+        (xy 45.195901 63.20118)
+        (xy 45.190366 63.202228)
+        (xy 45.185391 63.204857)
+        (xy 45.185383 63.20486)
+        (xy 45.139653 63.229028)
+        (xy 45.137147 63.230293)
+        (xy 45.090565 63.252727)
+        (xy 45.090562 63.252728)
+        (xy 45.085491 63.255171)
+        (xy 45.081363 63.258999)
+        (xy 45.079392 63.260344)
+        (xy 45.079007 63.260575)
+        (xy 45.07867 63.260855)
+        (xy 45.076738 63.26228)
+        (xy 45.071765 63.26491)
+        (xy 45.067785 63.268889)
+        (xy 45.067782 63.268892)
+        (xy 45.031213 63.30546)
+        (xy 45.029191 63.307408)
+        (xy 44.991281 63.342584)
+        (xy 44.991276 63.342589)
+        (xy 44.987156 63.346413)
+        (xy 44.984343 63.351283)
+        (xy 44.982856 63.353149)
+        (xy 44.977239 63.359434)
+        (xy 44.289403 64.04727)
+        (xy 44.259467 64.065616)
+        (xy 44.224464 64.06837)
+        (xy 44.192026 64.054933)
+        (xy 44.187875 64.051917)
+        (xy 44.183689 64.047731)
+        (xy 44.137745 64.024321)
+        (xy 44.078605 63.994187)
+        (xy 44.0786 63.994185)
+        (xy 44.073332 63.991501)
+        (xy 44.06749 63.990575)
+        (xy 44.067485 63.990574)
+        (xy 43.984692 63.977462)
+        (xy 43.98469 63.977461)
+        (xy 43.981774 63.977)
+        (xy 43.520226 63.977)
+        (xy 43.51731 63.977461)
+        (xy 43.517307 63.977462)
+        (xy 43.434514 63.990574)
+        (xy 43.434507 63.990576)
+        (xy 43.428668 63.991501)
+        (xy 43.4234 63.994184)
+        (xy 43.423394 63.994187)
+        (xy 43.323587 64.045042)
+        (xy 43.323583 64.045044)
+        (xy 43.318311 64.047731)
+        (xy 43.314124 64.051917)
+        (xy 43.314121 64.05192)
+        (xy 43.23492 64.131121)
+        (xy 43.234917 64.131124)
+        (xy 43.230731 64.135311)
+        (xy 43.228044 64.140583)
+        (xy 43.228042 64.140587)
+        (xy 43.177187 64.240394)
+        (xy 43.177184 64.2404)
+        (xy 43.174501 64.245668)
+        (xy 43.173576 64.251507)
+        (xy 43.173574 64.251514)
+        (xy 43.160462 64.334307)
+        (xy 43.16 64.337226)
+        (xy 43.16 64.34018)
+        (xy 43.16 64.669027)
+        (xy 43.154276 64.697805)
+        (xy 43.137976 64.722198)
+        (xy 42.972343 64.887832)
+        (xy 42.814364 65.045811)
+        (xy 42.772954 65.06691)
+        (xy 42.72705 65.05964)
+        (xy 42.694186 65.026776)
+        (xy 42.686916 64.980872)
+        (xy 42.688762 64.969216)
+        (xy 42.692 64.948774)
+        (xy 42.692 64.337226)
+        (xy 42.677499 64.245668)
+        (xy 42.672892 64.236627)
+        (xy 42.642746 64.177461)
+        (xy 42.621269 64.135311)
+        (xy 42.568026 64.082068)
+        (xy 42.551724 64.057672)
+        (xy 42.546 64.028894)
+        (xy 42.546 63.479106)
+        (xy 42.551724 63.450328)
+        (xy 42.568026 63.425932)
+        (xy 42.591938 63.40202)
+        (xy 42.621269 63.372689)
+        (xy 42.677499 63.262332)
+        (xy 42.692 63.170774)
+        (xy 42.692 63.167779)
+        (xy 43.160501 63.167779)
+        (xy 43.160963 63.173654)
+        (xy 43.174057 63.256328)
+        (xy 43.177669 63.267447)
+        (xy 43.228452 63.367114)
+        (xy 43.23533 63.37658)
+        (xy 43.314419 63.455669)
+        (xy 43.323885 63.462547)
+        (xy 43.423551 63.51333)
+        (xy 43.434671 63.516943)
+        (xy 43.517346 63.530037)
+        (xy 43.523219 63.5305)
+        (xy 43.614098 63.5305)
+        (xy 43.621907 63.528407)
+        (xy 43.624 63.520598)
+        (xy 43.624 63.520597)
+        (xy 43.878 63.520597)
+        (xy 43.880092 63.528406)
+        (xy 43.887902 63.530499)
+        (xy 43.978779 63.530499)
+        (xy 43.984654 63.530036)
+        (xy 44.067328 63.516942)
+        (xy 44.078447 63.51333)
+        (xy 44.178114 63.462547)
+        (xy 44.18758 63.455669)
+        (xy 44.266669 63.37658)
+        (xy 44.273547 63.367114)
+        (xy 44.32433 63.267448)
+        (xy 44.327943 63.256328)
+        (xy 44.341037 63.173653)
+        (xy 44.3415 63.167781)
+        (xy 44.3415 63.001902)
+        (xy 44.339407 62.994092)
+        (xy 44.331598 62.992)
+        (xy 43.887902 62.992)
+        (xy 43.880092 62.994092)
+        (xy 43.878 63.001902)
+        (xy 43.878 63.520597)
+        (xy 43.624 63.520597)
+        (xy 43.624 63.001902)
+        (xy 43.621907 62.994092)
+        (xy 43.614098 62.992)
+        (xy 43.170403 62.992)
+        (xy 43.162593 62.994092)
+        (xy 43.160501 63.001902)
+        (xy 43.160501 63.167779)
+        (xy 42.692 63.167779)
+        (xy 42.692 62.728098)
+        (xy 43.1605 62.728098)
+        (xy 43.162592 62.735907)
+        (xy 43.170402 62.738)
+        (xy 43.614098 62.738)
+        (xy 43.621907 62.735907)
+        (xy 43.624 62.728098)
+        (xy 43.878 62.728098)
+        (xy 43.880092 62.735907)
+        (xy 43.887902 62.738)
+        (xy 44.331597 62.738)
+        (xy 44.339406 62.735907)
+        (xy 44.341499 62.728098)
+        (xy 44.341499 62.562221)
+        (xy 44.341036 62.556345)
+        (xy 44.339151 62.544441)
+        (xy 45.381501 62.544441)
+        (xy 45.381821 62.549336)
+        (xy 45.387276 62.590779)
+        (xy 45.390461 62.601705)
+        (xy 45.435993 62.699349)
+        (xy 45.443431 62.709971)
+        (xy 45.519028 62.785568)
+        (xy 45.52965 62.793006)
+        (xy 45.627298 62.83854)
+        (xy 45.638215 62.841722)
+        (xy 45.679663 62.847179)
+        (xy 45.684557 62.8475)
+        (xy 46.410098 62.8475)
+        (xy 46.417907 62.845407)
+        (xy 46.42 62.837598)
+        (xy 46.42 62.837597)
+        (xy 46.674 62.837597)
+        (xy 46.676092 62.845406)
+        (xy 46.683902 62.847499)
+        (xy 47.409441 62.847499)
+        (xy 47.414336 62.847178)
+        (xy 47.455779 62.841723)
+        (xy 47.466705 62.838538)
+        (xy 47.564349 62.793006)
+        (xy 47.574971 62.785568)
+        (xy 47.650568 62.709971)
+        (xy 47.658006 62.699349)
+        (xy 47.70354 62.601701)
+        (xy 47.706722 62.590784)
+        (xy 47.712179 62.549336)
+        (xy 47.7125 62.544443)
+        (xy 47.7125 62.493902)
+        (xy 47.710407 62.486092)
+        (xy 47.702598 62.484)
+        (xy 46.683902 62.484)
+        (xy 46.676092 62.486092)
+        (xy 46.674 62.493902)
+        (xy 46.674 62.837597)
+        (xy 46.42 62.837597)
+        (xy 46.42 62.493902)
+        (xy 46.417907 62.486092)
+        (xy 46.410098 62.484)
+        (xy 45.391403 62.484)
+        (xy 45.383593 62.486092)
+        (xy 45.381501 62.493902)
+        (xy 45.381501 62.544441)
+        (xy 44.339151 62.544441)
+        (xy 44.327942 62.473671)
+        (xy 44.32433 62.462552)
+        (xy 44.273547 62.362885)
+        (xy 44.266669 62.353419)
+        (xy 44.18758 62.27433)
+        (xy 44.178114 62.267452)
+        (xy 44.085178 62.220098)
+        (xy 45.3815 62.220098)
+        (xy 45.383592 62.227907)
+        (xy 45.391402 62.23)
+        (xy 46.410098 62.23)
+        (xy 46.417907 62.227907)
+        (xy 46.42 62.220098)
+        (xy 46.674 62.220098)
+        (xy 46.676092 62.227907)
+        (xy 46.683902 62.23)
+        (xy 47.702597 62.23)
+        (xy 47.710406 62.227907)
+        (xy 47.712499 62.220098)
+        (xy 47.712499 62.169559)
+        (xy 47.712178 62.164663)
+        (xy 47.706723 62.12322)
+        (xy 47.703538 62.112294)
+        (xy 47.658006 62.01465)
+        (xy 47.650568 62.004028)
+        (xy 47.574971 61.928431)
+        (xy 47.564349 61.920993)
+        (xy 47.466701 61.875459)
+        (xy 47.455784 61.872277)
+        (xy 47.414336 61.86682)
+        (xy 47.409443 61.8665)
+        (xy 46.683902 61.8665)
+        (xy 46.676092 61.868592)
+        (xy 46.674 61.876402)
+        (xy 46.674 62.220098)
+        (xy 46.42 62.220098)
+        (xy 46.42 61.876403)
+        (xy 46.417907 61.868593)
+        (xy 46.410098 61.866501)
+        (xy 45.684559 61.866501)
+        (xy 45.679663 61.866821)
+        (xy 45.63822 61.872276)
+        (xy 45.627294 61.875461)
+        (xy 45.52965 61.920993)
+        (xy 45.519028 61.928431)
+        (xy 45.443431 62.004028)
+        (xy 45.435993 62.01465)
+        (xy 45.390459 62.112298)
+        (xy 45.387277 62.123215)
+        (xy 45.38182 62.164663)
+        (xy 45.3815 62.169557)
+        (xy 45.3815 62.220098)
+        (xy 44.085178 62.220098)
+        (xy 44.078448 62.216669)
+        (xy 44.067328 62.213056)
+        (xy 43.984653 62.199962)
+        (xy 43.978781 62.1995)
+        (xy 43.887902 62.1995)
+        (xy 43.880092 62.201592)
+        (xy 43.878 62.209402)
+        (xy 43.878 62.728098)
+        (xy 43.624 62.728098)
+        (xy 43.624 62.209403)
+        (xy 43.621907 62.201593)
+        (xy 43.614098 62.199501)
+        (xy 43.523221 62.199501)
+        (xy 43.517345 62.199963)
+        (xy 43.434671 62.213057)
+        (xy 43.423552 62.216669)
+        (xy 43.323885 62.267452)
+        (xy 43.314419 62.27433)
+        (xy 43.23533 62.353419)
+        (xy 43.228452 62.362885)
+        (xy 43.177669 62.462551)
+        (xy 43.174056 62.473671)
+        (xy 43.160962 62.556346)
+        (xy 43.1605 62.562219)
+        (xy 43.1605 62.728098)
+        (xy 42.692 62.728098)
+        (xy 42.692 62.559226)
+        (xy 42.677499 62.467668)
+        (xy 42.660945 62.43518)
+        (xy 42.642136 62.398264)
+        (xy 42.621269 62.357311)
+        (xy 42.533689 62.269731)
+        (xy 42.528412 62.267042)
+        (xy 42.428605 62.216187)
+        (xy 42.4286 62.216185)
+        (xy 42.423332 62.213501)
+        (xy 42.41749 62.212575)
+        (xy 42.417485 62.212574)
+        (xy 42.334692 62.199462)
+        (xy 42.33469 62.199461)
+        (xy 42.331774 62.199)
+        (xy 41.870226 62.199)
+        (xy 41.86731 62.199461)
+        (xy 41.867307 62.199462)
+        (xy 41.784514 62.212574)
+        (xy 41.784507 62.212576)
+        (xy 41.778668 62.213501)
+        (xy 41.7734 62.216184)
+        (xy 41.773394 62.216187)
+        (xy 41.673587 62.267042)
+        (xy 41.673583 62.267044)
+        (xy 41.668311 62.269731)
+        (xy 41.664124 62.273917)
+        (xy 41.664121 62.27392)
+        (xy 41.584918 62.353123)
+        (xy 41.584915 62.353126)
+        (xy 41.580731 62.357311)
+        (xy 41.578515 62.361659)
+        (xy 41.547317 62.386394)
+        (xy 41.50722 62.39148)
+        (xy 41.470282 62.375074)
+        (xy 41.447172 62.341914)
+        (xy 41.446819 62.340905)
+        (xy 41.445771 62.335366)
+        (xy 41.418974 62.284663)
+        (xy 41.417715 62.282168)
+        (xy 41.417595 62.281919)
+        (xy 41.392829 62.230491)
+        (xy 41.388995 62.226358)
+        (xy 41.387661 62.224402)
+        (xy 41.387426 62.224012)
+        (xy 41.387132 62.223657)
+        (xy 41.385725 62.22175)
+        (xy 41.38309 62.216765)
+        (xy 41.342539 62.176214)
+        (xy 41.340589 62.17419)
+        (xy 41.30542 62.136287)
+        (xy 41.301587 62.132156)
+        (xy 41.296707 62.129338)
+        (xy 41.294852 62.127859)
+        (xy 41.288565 62.12224)
+        (xy 40.848321 61.681996)
+        (xy 40.842701 61.675708)
+        (xy 40.822611 61.650516)
+        (xy 40.822608 61.650513)
+        (xy 40.819095 61.646108)
+        (xy 40.814438 61.642932)
+        (xy 40.814435 61.64293)
+        (xy 40.771731 61.613814)
+        (xy 40.76944 61.612188)
+        (xy 40.727822 61.581473)
+        (xy 40.727816 61.58147)
+        (xy 40.723284 61.578125)
+        (xy 40.717965 61.576263)
+        (xy 40.715862 61.575152)
+        (xy 40.715476 61.574919)
+        (xy 40.715052 61.574744)
+        (xy 40.712913 61.573714)
+        (xy 40.708259 61.570541)
+        (xy 40.702876 61.56888)
+        (xy 40.702875 61.56888)
+        (xy 40.653471 61.55364)
+        (xy 40.650802 61.552761)
+        (xy 40.601988 61.535681)
+        (xy 40.601984 61.53568)
+        (xy 40.596665 61.533819)
+        (xy 40.591031 61.533607)
+        (xy 40.588702 61.533167)
+        (xy 40.588256 61.533056)
+        (xy 40.587817 61.533015)
+        (xy 40.585451 61.532658)
+        (xy 40.580073 61.531)
+        (xy 40.574441 61.531)
+        (xy 40.522707 61.531)
+        (xy 40.519896 61.530947)
+        (xy 40.468244 61.529014)
+        (xy 40.468239 61.529014)
+        (xy 40.462614 61.528804)
+        (xy 40.457173 61.530261)
+        (xy 40.454819 61.530527)
+        (xy 40.446401 61.531)
+        (xy 40.402613 61.531)
+        (xy 40.363322 61.519919)
+        (xy 40.33561 61.489942)
+        (xy 40.332435 61.483711)
+        (xy 40.332434 61.48371)
+        (xy 40.329746 61.478434)
+        (xy 40.236566 61.385254)
+        (xy 40.231289 61.382565)
+        (xy 40.200243 61.366746)
+        (xy 41.5105 61.366746)
+        (xy 41.510962 61.372618)
+        (xy 41.524984 61.461151)
+        (xy 41.528597 61.472271)
+        (xy 41.582976 61.578994)
+        (xy 41.589851 61.588456)
+        (xy 41.674543 61.673148)
+        (xy 41.684005 61.680023)
+        (xy 41.790728 61.734402)
+        (xy 41.801848 61.738015)
+        (xy 41.890381 61.752037)
+        (xy 41.896254 61.7525)
+        (xy 42.014098 61.7525)
+        (xy 42.021907 61.750407)
+        (xy 42.024 61.742598)
+        (xy 42.278 61.742598)
+        (xy 42.280092 61.750407)
+        (xy 42.287902 61.7525)
+        (xy 42.405746 61.7525)
+        (xy 42.411618 61.752037)
+        (xy 42.500151 61.738015)
+        (xy 42.511271 61.734402)
+        (xy 42.617994 61.680023)
+        (xy 42.627456 61.673148)
+        (xy 42.712148 61.588456)
+        (xy 42.719023 61.578994)
+        (xy 42.773402 61.472271)
+        (xy 42.777015 61.461151)
+        (xy 42.791037 61.372618)
+        (xy 42.791496 61.366793)
+        (xy 43.06 61.366793)
+        (xy 43.060001 61.369736)
+        (xy 43.060462 61.37265)
+        (xy 43.060463 61.372656)
+        (xy 43.063122 61.389443)
+        (xy 43.075429 61.467153)
+        (xy 43.078114 61.472423)
+        (xy 43.078115 61.472425)
+        (xy 43.132564 61.579288)
+        (xy 43.135254 61.584566)
+        (xy 43.228434 61.677746)
+        (xy 43.345847 61.737571)
+        (xy 43.351692 61.738496)
+        (xy 43.351693 61.738497)
+        (xy 43.362571 61.740219)
+        (xy 43.443263 61.753)
+        (xy 43.958736 61.752999)
+        (xy 44.056153 61.737571)
+        (xy 44.173566 61.677746)
+        (xy 44.266746 61.584566)
+        (xy 44.271543 61.575152)
+        (xy 44.27261 61.573058)
+        (xy 44.300322 61.543081)
+        (xy 44.339613 61.532)
+        (xy 44.58512 61.532)
+        (xy 44.61636 61.538796)
+        (xy 44.618394 61.539724)
+        (xy 44.622919 61.542633)
+        (xy 44.759715 61.5828)
+        (xy 44.896904 61.5828)
+        (xy 44.902285 61.5828)
+        (xy 45.039081 61.542633)
+        (xy 45.043606 61.539724)
+        (xy 45.04564 61.538796)
+        (xy 45.07688 61.532)
+        (xy 45.531083 61.532)
+        (xy 45.562863 61.539045)
+        (xy 45.632381 61.571461)
+        (xy 45.682048 61.578)
+        (xy 47.409495 61.578)
+        (xy 47.411952 61.578)
+        (xy 47.461619 61.571461)
+        (xy 47.570607 61.52064)
+        (xy 47.65564 61.435607)
+        (xy 47.706461 61.326619)
+        (xy 47.713 61.276952)
+        (xy 50.331 61.276952)
+        (xy 50.331319 61.27938)
+        (xy 50.33132 61.279385)
+        (xy 50.336151 61.31608)
+        (xy 50.337539 61.326619)
+        (xy 50.339967 61.331827)
+        (xy 50.339969 61.331832)
+        (xy 50.381749 61.421431)
+        (xy 50.38836 61.435607)
+        (xy 50.473393 61.52064)
+        (xy 50.521519 61.543081)
+        (xy 50.577167 61.56903)
+        (xy 50.577168 61.56903)
+        (xy 50.582381 61.571461)
+        (xy 50.632048 61.578)
+        (xy 52.359495 61.578)
+        (xy 52.361952 61.578)
+        (xy 52.411619 61.571461)
+        (xy 52.481136 61.539045)
+        (xy 52.512917 61.532)
+        (xy 52.96712 61.532)
+        (xy 52.99836 61.538796)
+        (xy 53.000394 61.539724)
+        (xy 53.004919 61.542633)
+        (xy 53.141715 61.5828)
+        (xy 53.278904 61.5828)
+        (xy 53.284285 61.5828)
+        (xy 53.421081 61.542633)
+        (xy 53.425606 61.539724)
+        (xy 53.42764 61.538796)
+        (xy 53.45888 61.532)
+        (xy 53.704387 61.532)
+        (xy 53.743678 61.543081)
+        (xy 53.77139 61.573058)
+        (xy 53.774564 61.579288)
+        (xy 53.774565 61.579289)
+        (xy 53.777254 61.584566)
+        (xy 53.870434 61.677746)
+        (xy 53.987847 61.737571)
+        (xy 53.993692 61.738496)
+        (xy 53.993693 61.738497)
+        (xy 54.004571 61.740219)
+        (xy 54.085263 61.753)
+        (xy 54.600736 61.752999)
+        (xy 54.698153 61.737571)
+        (xy 54.815566 61.677746)
+        (xy 54.908746 61.584566)
+        (xy 54.968571 61.467153)
+        (xy 54.984 61.369737)
+        (xy 54.984 61.366746)
+        (xy 55.2525 61.366746)
+        (xy 55.252962 61.372618)
+        (xy 55.266984 61.461151)
+        (xy 55.270597 61.472271)
+        (xy 55.324976 61.578994)
+        (xy 55.331851 61.588456)
+        (xy 55.416543 61.673148)
+        (xy 55.426005 61.680023)
+        (xy 55.532728 61.734402)
+        (xy 55.543848 61.738015)
+        (xy 55.632381 61.752037)
+        (xy 55.638254 61.7525)
+        (xy 55.756098 61.7525)
+        (xy 55.763907 61.750407)
+        (xy 55.766 61.742598)
+        (xy 56.02 61.742598)
+        (xy 56.022092 61.750407)
+        (xy 56.029902 61.7525)
+        (xy 56.147746 61.7525)
+        (xy 56.153618 61.752037)
+        (xy 56.242151 61.738015)
+        (xy 56.253271 61.734402)
+        (xy 56.359994 61.680023)
+        (xy 56.369456 61.673148)
+        (xy 56.454148 61.588456)
+        (xy 56.461023 61.578994)
+        (xy 56.515402 61.472271)
+        (xy 56.519015 61.461151)
+        (xy 56.533037 61.372618)
+        (xy 56.5335 61.366746)
+        (xy 56.5335 61.223902)
+        (xy 56.531407 61.216092)
+        (xy 56.523598 61.214)
+        (xy 56.029902 61.214)
+        (xy 56.022092 61.216092)
+        (xy 56.02 61.223902)
+        (xy 56.02 61.742598)
+        (xy 55.766 61.742598)
+        (xy 55.766 61.223902)
+        (xy 55.763907 61.216092)
+        (xy 55.756098 61.214)
+        (xy 55.262402 61.214)
+        (xy 55.254592 61.216092)
+        (xy 55.2525 61.223902)
+        (xy 55.2525 61.366746)
+        (xy 54.984 61.366746)
+        (xy 54.983999 60.950098)
+        (xy 55.2525 60.950098)
+        (xy 55.254592 60.957907)
+        (xy 55.262402 60.96)
+        (xy 55.756098 60.96)
+        (xy 55.763907 60.957907)
+        (xy 55.766 60.950098)
+        (xy 56.02 60.950098)
+        (xy 56.022092 60.957907)
+        (xy 56.029902 60.96)
+        (xy 56.523598 60.96)
+        (xy 56.531407 60.957907)
+        (xy 56.5335 60.950098)
+        (xy 56.5335 60.807254)
+        (xy 56.533037 60.801381)
+        (xy 56.519015 60.712848)
+        (xy 56.515402 60.701728)
+        (xy 56.461023 60.595005)
+        (xy 56.454148 60.585543)
+        (xy 56.369456 60.500851)
+        (xy 56.359994 60.493976)
+        (xy 56.253271 60.439597)
+        (xy 56.242151 60.435984)
+        (xy 56.153618 60.421962)
+        (xy 56.147746 60.4215)
+        (xy 56.029902 60.4215)
+        (xy 56.022092 60.423592)
+        (xy 56.02 60.431402)
+        (xy 56.02 60.950098)
+        (xy 55.766 60.950098)
+        (xy 55.766 60.431402)
+        (xy 55.763907 60.423592)
+        (xy 55.756098 60.4215)
+        (xy 55.638254 60.4215)
+        (xy 55.632381 60.421962)
+        (xy 55.543848 60.435984)
+        (xy 55.532728 60.439597)
+        (xy 55.426005 60.493976)
+        (xy 55.416543 60.500851)
+        (xy 55.331851 60.585543)
+        (xy 55.324976 60.595005)
+        (xy 55.270597 60.701728)
+        (xy 55.266984 60.712848)
+        (xy 55.252962 60.801381)
+        (xy 55.2525 60.807254)
+        (xy 55.2525 60.950098)
+        (xy 54.983999 60.950098)
+        (xy 54.983999 60.804264)
+        (xy 54.968571 60.706847)
+        (xy 54.908746 60.589434)
+        (xy 54.815566 60.496254)
+        (xy 54.810289 60.493565)
+        (xy 54.703426 60.439115)
+        (xy 54.703422 60.439113)
+        (xy 54.698153 60.436429)
+        (xy 54.692311 60.435503)
+        (xy 54.692306 60.435502)
+        (xy 54.603655 60.421462)
+        (xy 54.603652 60.421461)
+        (xy 54.600737 60.421)
+        (xy 54.597783 60.421)
+        (xy 54.088218 60.421)
+        (xy 54.088205 60.421)
+        (xy 54.085264 60.421001)
+        (xy 54.08235 60.421462)
+        (xy 54.082343 60.421463)
+        (xy 53.993692 60.435503)
+        (xy 53.99369 60.435503)
+        (xy 53.987847 60.436429)
+        (xy 53.982577 60.439113)
+        (xy 53.982574 60.439115)
+        (xy 53.87571 60.493565)
+        (xy 53.875706 60.493567)
+        (xy 53.870434 60.496254)
+        (xy 53.866247 60.50044)
+        (xy 53.866244 60.500443)
+        (xy 53.781443 60.585244)
+        (xy 53.78144 60.585247)
+        (xy 53.777254 60.589434)
+        (xy 53.774568 60.594705)
+        (xy 53.774564 60.594711)
+        (xy 53.77139 60.600942)
+        (xy 53.743678 60.630919)
+        (xy 53.704387 60.642)
+        (xy 53.45888 60.642)
+        (xy 53.42764 60.635204)
+        (xy 53.425605 60.634274)
+        (xy 53.421081 60.631367)
+        (xy 53.415923 60.629852)
+        (xy 53.41592 60.629851)
+        (xy 53.289447 60.592715)
+        (xy 53.289442 60.592714)
+        (xy 53.284285 60.5912)
+        (xy 53.141715 60.5912)
+        (xy 53.136558 60.592714)
+        (xy 53.136552 60.592715)
+        (xy 53.010079 60.629851)
+        (xy 53.010073 60.629853)
+        (xy 53.004919 60.631367)
+        (xy 53.000394 60.634274)
+        (xy 52.99836 60.635204)
+        (xy 52.96712 60.642)
+        (xy 52.512917 60.642)
+        (xy 52.481137 60.634955)
+        (xy 52.416832 60.60497)
+        (xy 52.416833 60.60497)
+        (xy 52.411619 60.602539)
+        (xy 52.405917 60.601788)
+        (xy 52.405916 60.601788)
+        (xy 52.364385 60.59632)
+        (xy 52.36438 60.596319)
+        (xy 52.361952 60.596)
+        (xy 50.632048 60.596)
+        (xy 50.62962 60.596319)
+        (xy 50.629614 60.59632)
+        (xy 50.588083 60.601788)
+        (xy 50.588081 60.601788)
+        (xy 50.582381 60.602539)
+        (xy 50.577174 60.604966)
+        (xy 50.577167 60.604969)
+        (xy 50.479354 60.65058)
+        (xy 50.479352 60.650581)
+        (xy 50.473393 60.65336)
+        (xy 50.468743 60.658009)
+        (xy 50.46874 60.658012)
+        (xy 50.393012 60.73374)
+        (xy 50.393009 60.733743)
+        (xy 50.38836 60.738393)
+        (xy 50.385581 60.744352)
+        (xy 50.38558 60.744354)
+        (xy 50.339969 60.842167)
+        (xy 50.339966 60.842174)
+        (xy 50.337539 60.847381)
+        (xy 50.336788 60.853081)
+        (xy 50.336788 60.853083)
+        (xy 50.332853 60.882976)
+        (xy 50.331 60.897048)
+        (xy 50.331 61.276952)
+        (xy 47.713 61.276952)
+        (xy 47.713 60.897048)
+        (xy 47.706461 60.847381)
+        (xy 47.65564 60.738393)
+        (xy 47.570607 60.65336)
+        (xy 47.549404 60.643473)
+        (xy 47.466832 60.604969)
+        (xy 47.466827 60.604967)
+        (xy 47.461619 60.602539)
+        (xy 47.455917 60.601788)
+        (xy 47.455916 60.601788)
+        (xy 47.414385 60.59632)
+        (xy 47.41438 60.596319)
+        (xy 47.411952 60.596)
+        (xy 45.682048 60.596)
+        (xy 45.67962 60.596319)
+        (xy 45.679614 60.59632)
+        (xy 45.638083 60.601788)
+        (xy 45.638081 60.601788)
+        (xy 45.632381 60.602539)
+        (xy 45.627168 60.604969)
+        (xy 45.627167 60.60497)
+        (xy 45.562863 60.634955)
+        (xy 45.531083 60.642)
+        (xy 45.07688 60.642)
+        (xy 45.04564 60.635204)
+        (xy 45.043605 60.634274)
+        (xy 45.039081 60.631367)
+        (xy 45.033923 60.629852)
+        (xy 45.03392 60.629851)
+        (xy 44.907447 60.592715)
+        (xy 44.907442 60.592714)
+        (xy 44.902285 60.5912)
+        (xy 44.759715 60.5912)
+        (xy 44.754558 60.592714)
+        (xy 44.754552 60.592715)
+        (xy 44.628079 60.629851)
+        (xy 44.628073 60.629853)
+        (xy 44.622919 60.631367)
+        (xy 44.618394 60.634274)
+        (xy 44.61636 60.635204)
+        (xy 44.58512 60.642)
+        (xy 44.339613 60.642)
+        (xy 44.300322 60.630919)
+        (xy 44.27261 60.600942)
+        (xy 44.269435 60.594711)
+        (xy 44.269434 60.594709)
+        (xy 44.266746 60.589434)
+        (xy 44.173566 60.496254)
+        (xy 44.168289 60.493565)
+        (xy 44.061426 60.439115)
+        (xy 44.061422 60.439113)
+        (xy 44.056153 60.436429)
+        (xy 44.050311 60.435503)
+        (xy 44.050306 60.435502)
+        (xy 43.961655 60.421462)
+        (xy 43.961652 60.421461)
+        (xy 43.958737 60.421)
+        (xy 43.955783 60.421)
+        (xy 43.446218 60.421)
+        (xy 43.446205 60.421)
+        (xy 43.443264 60.421001)
+        (xy 43.44035 60.421462)
+        (xy 43.440343 60.421463)
+        (xy 43.351692 60.435503)
+        (xy 43.35169 60.435503)
+        (xy 43.345847 60.436429)
+        (xy 43.340577 60.439113)
+        (xy 43.340574 60.439115)
+        (xy 43.23371 60.493565)
+        (xy 43.233706 60.493567)
+        (xy 43.228434 60.496254)
+        (xy 43.224247 60.50044)
+        (xy 43.224244 60.500443)
+        (xy 43.139443 60.585244)
+        (xy 43.13944 60.585247)
+        (xy 43.135254 60.589434)
+        (xy 43.132567 60.594706)
+        (xy 43.132565 60.59471)
+        (xy 43.078115 60.701573)
+        (xy 43.078112 60.701579)
+        (xy 43.075429 60.706847)
+        (xy 43.074504 60.712686)
+        (xy 43.074502 60.712693)
+        (xy 43.060462 60.801343)
+        (xy 43.06 60.804263)
+        (xy 43.06 60.807215)
+        (xy 43.06 60.807216)
+        (xy 43.06 61.366781)
+        (xy 43.06 61.366793)
+        (xy 42.791496 61.366793)
+        (xy 42.7915 61.366746)
+        (xy 42.7915 61.223902)
+        (xy 42.789407 61.216092)
+        (xy 42.781598 61.214)
+        (xy 42.287902 61.214)
+        (xy 42.280092 61.216092)
+        (xy 42.278 61.223902)
+        (xy 42.278 61.742598)
+        (xy 42.024 61.742598)
+        (xy 42.024 61.223902)
+        (xy 42.021907 61.216092)
+        (xy 42.014098 61.214)
+        (xy 41.520402 61.214)
+        (xy 41.512592 61.216092)
+        (xy 41.5105 61.223902)
+        (xy 41.5105 61.366746)
+        (xy 40.200243 61.366746)
+        (xy 40.124426 61.328115)
+        (xy 40.124422 61.328113)
+        (xy 40.119153 61.325429)
+        (xy 40.113311 61.324503)
+        (xy 40.113306 61.324502)
+        (xy 40.024655 61.310462)
+        (xy 40.024652 61.310461)
+        (xy 40.021737 61.31)
+        (xy 40.018783 61.31)
+        (xy 39.509218 61.31)
+        (xy 39.509205 61.31)
+        (xy 39.506264 61.310001)
+        (xy 39.50335 61.310462)
+        (xy 39.503343 61.310463)
+        (xy 39.414692 61.324503)
+        (xy 39.41469 61.324503)
+        (xy 39.408847 61.325429)
+        (xy 39.403577 61.328113)
+        (xy 39.403574 61.328115)
+        (xy 39.29671 61.382565)
+        (xy 39.296706 61.382567)
+        (xy 39.291434 61.385254)
+        (xy 39.287247 61.38944)
+        (xy 39.287244 61.389443)
+        (xy 39.202443 61.474244)
+        (xy 39.20244 61.474247)
+        (xy 39.198254 61.478434)
+        (xy 39.195567 61.483706)
+        (xy 39.195565 61.48371)
+        (xy 39.141115 61.590573)
+        (xy 39.141112 61.590579)
+        (xy 39.138429 61.595847)
+        (xy 39.137504 61.601686)
+        (xy 39.137502 61.601693)
+        (xy 39.124784 61.681996)
+        (xy 39.123 61.693263)
+        (xy 39.123 61.696215)
+        (xy 39.123 61.696216)
+        (xy 39.123 62.255781)
+        (xy 39.123 62.255793)
+        (xy 39.123001 62.258736)
+        (xy 39.123462 62.26165)
+        (xy 39.123463 62.261656)
+        (xy 39.136902 62.346514)
+        (xy 39.138429 62.356153)
+        (xy 39.141114 62.361423)
+        (xy 39.141115 62.361425)
+        (xy 39.195563 62.468286)
+        (xy 39.198254 62.473566)
+        (xy 39.291434 62.566746)
+        (xy 39.306348 62.574345)
+        (xy 39.397114 62.620593)
+        (xy 39.408847 62.626571)
+        (xy 39.414692 62.627496)
+        (xy 39.414693 62.627497)
+        (xy 39.425571 62.629219)
+        (xy 39.506263 62.642)
+        (xy 40.021736 62.641999)
+        (xy 40.119153 62.626571)
+        (xy 40.236566 62.566746)
+        (xy 40.302322 62.500989)
+        (xy 40.336029 62.481528)
+        (xy 40.374956 62.481528)
+        (xy 40.408667 62.500992)
+        (xy 40.553974 62.646299)
+        (xy 40.570276 62.670695)
+        (xy 40.576 62.699473)
+        (xy 40.576 64.0768)
+        (xy 40.565925 64.1144)
+        (xy 40.5384 64.141925)
+        (xy 40.5008 64.152)
+        (xy 39.401873 64.152)
+        (xy 39.360095 64.139327)
+        (xy 39.332398 64.10558)
+        (xy 39.328117 64.062132)
+        (xy 39.348696 64.023628)
+        (xy 39.357821 64.014502)
+        (xy 39.359766 64.012628)
+        (xy 39.401844 63.973587)
+        (xy 39.404664 63.9687)
+        (xy 39.406137 63.966854)
+        (xy 39.41175 63.960573)
+        (xy 39.515826 63.856497)
+        (xy 39.54781 63.83752)
+        (xy 39.578081 63.828633)
+        (xy 39.698018 63.751553)
+        (xy 39.791382 63.643806)
+        (xy 39.850608 63.514119)
+        (xy 39.867343 63.397727)
+        (xy 39.870133 63.378321)
+        (xy 39.870898 63.373)
+        (xy 39.868947 63.359434)
+        (xy 39.854986 63.262332)
+        (xy 39.850608 63.231881)
+        (xy 39.791382 63.102194)
+        (xy 39.774975 63.08326)
+        (xy 39.734158 63.036155)
+        (xy 39.698018 62.994447)
+        (xy 39.693496 62.991541)
+        (xy 39.693494 62.991539)
+        (xy 39.582602 62.920272)
+        (xy 39.582599 62.92027)
+        (xy 39.578081 62.917367)
+        (xy 39.572925 62.915853)
+        (xy 39.572923 62.915852)
+        (xy 39.446447 62.878715)
+        (xy 39.446442 62.878714)
+        (xy 39.441285 62.8772)
+        (xy 39.298715 62.8772)
+        (xy 39.293558 62.878714)
+        (xy 39.293552 62.878715)
+        (xy 39.167076 62.915852)
+        (xy 39.167071 62.915854)
+        (xy 39.161919 62.917367)
+        (xy 39.157403 62.920269)
+        (xy 39.157397 62.920272)
+        (xy 39.046505 62.991539)
+        (xy 39.046499 62.991543)
+        (xy 39.041982 62.994447)
+        (xy 39.038461 62.998509)
+        (xy 39.03846 62.998511)
+        (xy 38.963285 63.085267)
+        (xy 38.948618 63.102194)
+        (xy 38.946386 63.10708)
+        (xy 38.946381 63.107089)
+        (xy 38.902106 63.204039)
+        (xy 38.874358 63.236062)
+        (xy 38.833702 63.248)
+        (xy 38.829917 63.248)
+        (xy 38.798137 63.240955)
+        (xy 38.759841 63.223098)
+        (xy 38.728619 63.208539)
+        (xy 38.722917 63.207788)
+        (xy 38.722916 63.207788)
+        (xy 38.681385 63.20232)
+        (xy 38.68138 63.202319)
+        (xy 38.678952 63.202)
+        (xy 37.424048 63.202)
+        (xy 37.42162 63.202319)
+        (xy 37.421614 63.20232)
+        (xy 37.380083 63.207788)
+        (xy 37.380081 63.207788)
+        (xy 37.374381 63.208539)
+        (xy 37.369174 63.210966)
+        (xy 37.369167 63.210969)
+        (xy 37.271354 63.25658)
+        (xy 37.271352 63.256581)
+        (xy 37.265393 63.25936)
+        (xy 37.260743 63.264009)
+        (xy 37.26074 63.264012)
+        (xy 37.185012 63.33974)
+        (xy 37.185009 63.339743)
+        (xy 37.18036 63.344393)
+        (xy 37.177581 63.350352)
+        (xy 37.17758 63.350354)
+        (xy 37.131969 63.448167)
+        (xy 37.131966 63.448174)
+        (xy 37.129539 63.453381)
+        (xy 37.128788 63.459081)
+        (xy 37.128788 63.459083)
+        (xy 37.125113 63.487)
+        (xy 37.123 63.503048)
+        (xy 37.123 63.882952)
+        (xy 36.8305 63.882952)
+        (xy 36.8305 63.802101)
+        (xy 36.830618 63.797899)
+        (xy 36.835104 63.718014)
+        (xy 36.843986 63.559848)
+        (xy 36.844928 63.551489)
+        (xy 36.884509 63.318534)
+        (xy 36.886385 63.310316)
+        (xy 36.9518 63.083254)
+        (xy 36.954584 63.075301)
+        (xy 36.960776 63.060352)
+        (xy 37.045013 62.856983)
+        (xy 37.048658 62.849413)
+        (xy 37.162975 62.642572)
+        (xy 37.167444 62.63546)
+        (xy 37.268803 62.492608)
+        (xy 37.308945 62.463971)
+        (xy 37.419081 62.431633)
+        (xy 37.5057 62.375964)
+        (xy 37.545282 62.364034)
+        (xy 37.585189 62.374828)
+        (xy 37.61336 62.405085)
+        (xy 37.645563 62.468286)
+        (xy 37.645565 62.468289)
+        (xy 37.648254 62.473566)
+        (xy 37.741434 62.566746)
+        (xy 37.756348 62.574345)
+        (xy 37.847114 62.620593)
+        (xy 37.858847 62.626571)
+        (xy 37.864692 62.627496)
+        (xy 37.864693 62.627497)
+        (xy 37.875571 62.629219)
+        (xy 37.956263 62.642)
+        (xy 38.471736 62.641999)
+        (xy 38.569153 62.626571)
+        (xy 38.686566 62.566746)
+        (xy 38.779746 62.473566)
+        (xy 38.839571 62.356153)
+        (xy 38.855 62.258737)
+        (xy 38.854999 61.693264)
+        (xy 38.839571 61.595847)
+        (xy 38.779746 61.478434)
+        (xy 38.686566 61.385254)
+        (xy 38.681289 61.382565)
+        (xy 38.574426 61.328115)
+        (xy 38.574422 61.328113)
+        (xy 38.569153 61.325429)
+        (xy 38.563311 61.324503)
+        (xy 38.563306 61.324502)
+        (xy 38.474655 61.310462)
+        (xy 38.474652 61.310461)
+        (xy 38.471737 61.31)
+        (xy 38.468783 61.31)
+        (xy 37.959218 61.31)
+        (xy 37.959205 61.31)
+        (xy 37.956264 61.310001)
+        (xy 37.95335 61.310462)
+        (xy 37.953343 61.310463)
+        (xy 37.864692 61.324503)
+        (xy 37.86469 61.324503)
+        (xy 37.858847 61.325429)
+        (xy 37.853577 61.328113)
+        (xy 37.853574 61.328115)
+        (xy 37.74671 61.382565)
+        (xy 37.746706 61.382567)
+        (xy 37.741434 61.385254)
+        (xy 37.737247 61.38944)
+        (xy 37.737244 61.389443)
+        (xy 37.652443 61.474244)
+        (xy 37.65244 61.474247)
+        (xy 37.648254 61.478434)
+        (xy 37.645567 61.483707)
+        (xy 37.645563 61.483713)
+        (xy 37.61336 61.546914)
+        (xy 37.585189 61.577171)
+        (xy 37.545282 61.587965)
+        (xy 37.5057 61.576035)
+        (xy 37.504587 61.57532)
+        (xy 37.460388 61.546914)
+        (xy 37.423602 61.523272)
+        (xy 37.423599 61.52327)
+        (xy 37.419081 61.520367)
+        (xy 37.413925 61.518853)
+        (xy 37.413923 61.518852)
+        (xy 37.287447 61.481715)
+        (xy 37.287442 61.481714)
+        (xy 37.282285 61.4802)
+        (xy 37.139715 61.4802)
+        (xy 37.134558 61.481714)
+        (xy 37.134552 61.481715)
+        (xy 37.008076 61.518852)
+        (xy 37.008071 61.518854)
+        (xy 37.002919 61.520367)
+        (xy 36.998403 61.523269)
+        (xy 36.998397 61.523272)
+        (xy 36.887505 61.594539)
+        (xy 36.887499 61.594543)
+        (xy 36.882982 61.597447)
+        (xy 36.879461 61.601509)
+        (xy 36.87946 61.601511)
+        (xy 36.79314 61.701128)
+        (xy 36.793136 61.701133)
+        (xy 36.789618 61.705194)
+        (xy 36.787385 61.710082)
+        (xy 36.787382 61.710088)
+        (xy 36.732627 61.829986)
+        (xy 36.730392 61.834881)
+        (xy 36.729627 61.840198)
+        (xy 36.729624 61.84021)
+        (xy 36.715335 61.93959)
+        (xy 36.699032 61.976592)
+        (xy 36.645451 62.041882)
+        (xy 36.645438 62.041899)
+        (xy 36.644278 62.043313)
+        (xy 36.643268 62.044824)
+        (xy 36.643258 62.044838)
+        (xy 36.484523 62.282402)
+        (xy 36.484511 62.282421)
+        (xy 36.483498 62.283938)
+        (xy 36.482628 62.285565)
+        (xy 36.482623 62.285574)
+        (xy 36.347952 62.537525)
+        (xy 36.347944 62.537541)
+        (xy 36.347078 62.539162)
+        (xy 36.346377 62.540853)
+        (xy 36.34637 62.540869)
+        (xy 36.2431 62.790187)
+        (xy 36.236331 62.806529)
+        (xy 36.235801 62.808275)
+        (xy 36.235796 62.80829)
+        (xy 36.152857 63.081704)
+        (xy 36.152852 63.08172)
+        (xy 36.152324 63.083464)
+        (xy 36.151966 63.085259)
+        (xy 36.151965 63.085267)
+        (xy 36.096226 63.365484)
+        (xy 36.096222 63.365504)
+        (xy 36.095866 63.367299)
+        (xy 36.095686 63.36912)
+        (xy 36.095684 63.369138)
+        (xy 36.067679 63.653475)
+        (xy 36.067678 63.653494)
+        (xy 36.0675 63.655302)
+        (xy 36.0675 63.657138)
+        (xy 36.0675 63.797884)
+        (xy 36.067382 63.802101)
+        (xy 36.051706 64.081226)
+        (xy 36.050761 64.089606)
+        (xy 36.004289 64.363115)
+        (xy 36.002413 64.371336)
+        (xy 35.925607 64.637932)
+        (xy 35.922822 64.645892)
+        (xy 35.816645 64.902221)
+        (xy 35.812985 64.909819)
+        (xy 35.678787 65.152626)
+        (xy 35.674301 65.159767)
+        (xy 35.513748 65.386041)
+        (xy 35.50849 65.392634)
+        (xy 35.322013 65.601296)
+        (xy 35.319115 65.60436)
+        (xy 35.282028 65.641448)
+        (xy 35.282026 65.64145)
+        (xy 33.185572 67.737903)
+        (xy 33.15067 67.757675)
+        (xy 33.110569 67.756691)
+        (xy 32.940606 67.705133)
+        (xy 32.940596 67.705131)
+        (xy 32.937072 67.704062)
+        (xy 32.933401 67.7037)
+        (xy 32.933399 67.7037)
+        (xy 32.736676 67.684325)
+        (xy 32.733 67.683963)
+        (xy 32.729324 67.684325)
+        (xy 32.5326 67.7037)
+        (xy 32.532596 67.7037)
+        (xy 32.528928 67.704062)
+        (xy 32.5254 67.705132)
+        (xy 32.525396 67.705133)
+        (xy 32.33623 67.762516)
+        (xy 32.336222 67.762519)
+        (xy 32.332699 67.763588)
+        (xy 32.329447 67.765325)
+        (xy 32.329445 67.765327)
+        (xy 32.155111 67.85851)
+        (xy 32.155106 67.858512)
+        (xy 32.151853 67.860252)
+        (xy 32.149 67.862593)
+        (xy 32.148993 67.862598)
+        (xy 31.996195 67.987996)
+        (xy 31.996189 67.988001)
+        (xy 31.99334 67.99034)
+        (xy 31.991001 67.993189)
+        (xy 31.990996 67.993195)
+        (xy 31.865598 68.145993)
+        (xy 31.865593 68.146)
+        (xy 31.863252 68.148853)
+        (xy 31.861512 68.152106)
+        (xy 31.86151 68.152111)
+        (xy 31.77585 68.312371)
+        (xy 31.766588 68.329699)
+        (xy 31.765519 68.333222)
+        (xy 31.765516 68.33323)
+        (xy 31.708133 68.522396)
+        (xy 31.707062 68.525928)
+        (xy 31.7067 68.529596)
+        (xy 31.7067 68.5296)
+        (xy 31.687612 68.723406)
+        (xy 31.686963 68.73)
+        (xy 31.238173 68.73)
+        (xy 31.238173 68.726325)
+        (xy 31.218807 68.529701)
+        (xy 31.217372 68.522491)
+        (xy 31.16002 68.333426)
+        (xy 31.157207 68.326634)
+        (xy 31.06407 68.152386)
+        (xy 31.059988 68.146278)
+        (xy 31.019939 68.097477)
+        (xy 31.013095 68.092741)
+        (xy 31.005816 68.096787)
+        (xy 30.379605 68.722999)
+        (xy 30.375563 68.73)
+        (xy 30.010436 68.73)
+        (xy 30.006394 68.722999)
+        (xy 29.380182 68.096787)
+        (xy 29.372903 68.092742)
+        (xy 29.366058 68.097479)
+        (xy 29.326008 68.146281)
+        (xy 29.321931 68.152383)
+        (xy 29.228792 68.326634)
+        (xy 29.225979 68.333426)
+        (xy 29.168627 68.522491)
+        (xy 29.167192 68.529701)
+        (xy 29.147827 68.726325)
+        (xy 29.147827 68.733675)
+        (xy 25 68.733675)
+        (xy 25 67.909903)
+        (xy 29.555742 67.909903)
+        (xy 29.559787 67.917182)
+        (xy 30.185999 68.543394)
+        (xy 30.192999 68.547436)
+        (xy 30.2 68.543394)
+        (xy 30.826211 67.917182)
+        (xy 30.830257 67.909903)
+        (xy 30.825521 67.903059)
+        (xy 30.776722 67.863011)
+        (xy 30.770613 67.858929)
+        (xy 30.596365 67.765792)
+        (xy 30.589573 67.762979)
+        (xy 30.400508 67.705627)
+        (xy 30.393298 67.704192)
+        (xy 30.196675 67.684827)
+        (xy 30.189325 67.684827)
+        (xy 29.992701 67.704192)
+        (xy 29.985491 67.705627)
+        (xy 29.796426 67.762979)
+        (xy 29.789634 67.765792)
+        (xy 29.615383 67.858931)
+        (xy 29.609281 67.863008)
+        (xy 29.560479 67.903058)
+        (xy 29.555742 67.909903)
+        (xy 25 67.909903)
+        (xy 25 67.010095)
+        (xy 29.555741 67.010095)
+        (xy 29.560477 67.016939)
+        (xy 29.609278 67.056988)
+        (xy 29.615386 67.06107)
+        (xy 29.789634 67.154207)
+        (xy 29.796426 67.15702)
+        (xy 29.985491 67.214372)
+        (xy 29.992701 67.215807)
+        (xy 30.189325 67.235173)
+        (xy 30.196675 67.235173)
+        (xy 30.393298 67.215807)
+        (xy 30.400508 67.214372)
+        (xy 30.589573 67.15702)
+        (xy 30.596365 67.154207)
+        (xy 30.770613 67.06107)
+        (xy 30.776721 67.056988)
+        (xy 30.82552 67.016939)
+        (xy 30.830257 67.010096)
+        (xy 30.826211 67.002816)
+        (xy 30.2 66.376605)
+        (xy 30.192999 66.372563)
+        (xy 30.185999 66.376605)
+        (xy 29.559787 67.002816)
+        (xy 29.555741 67.010095)
+        (xy 25 67.010095)
+        (xy 25 66.193675)
+        (xy 29.147827 66.193675)
+        (xy 29.167192 66.390298)
+        (xy 29.168627 66.397508)
+        (xy 29.225979 66.586573)
+        (xy 29.228792 66.593365)
+        (xy 29.321929 66.767613)
+        (xy 29.326011 66.773722)
+        (xy 29.366059 66.822521)
+        (xy 29.372903 66.827257)
+        (xy 29.380182 66.823211)
+        (xy 30.006394 66.197)
+        (xy 30.010436 66.19)
+        (xy 30.375563 66.19)
+        (xy 30.379605 66.197)
+        (xy 31.005816 66.823211)
+        (xy 31.013096 66.827257)
+        (xy 31.019939 66.82252)
+        (xy 31.059988 66.773721)
+        (xy 31.06407 66.767613)
+        (xy 31.157207 66.593365)
+        (xy 31.16002 66.586573)
+        (xy 31.217372 66.397508)
+        (xy 31.218807 66.390298)
+        (xy 31.238173 66.193675)
+        (xy 31.238173 66.19)
+        (xy 31.686963 66.19)
+        (xy 31.687325 66.193675)
+        (xy 31.687325 66.193676)
+        (xy 31.705341 66.376605)
+        (xy 31.707062 66.394072)
+        (xy 31.708132 66.397601)
+        (xy 31.708133 66.397603)
+        (xy 31.765516 66.586769)
+        (xy 31.765518 66.586774)
+        (xy 31.766588 66.590301)
+        (xy 31.863252 66.771147)
+        (xy 31.865596 66.774003)
+        (xy 31.865598 66.774006)
+        (xy 31.938852 66.863266)
+        (xy 31.99334 66.92966)
+        (xy 31.996195 66.932003)
+        (xy 32.135946 67.046694)
+        (xy 32.151853 67.059748)
+        (xy 32.332699 67.156412)
+        (xy 32.528928 67.215938)
+        (xy 32.715797 67.234342)
+        (xy 32.724227 67.235173)
+        (xy 32.733 67.236037)
+        (xy 32.741773 67.235173)
+        (xy 32.748539 67.234506)
+        (xy 32.937072 67.215938)
+        (xy 33.133301 67.156412)
+        (xy 33.314147 67.059748)
+        (xy 33.47266 66.92966)
+        (xy 33.602748 66.771147)
+        (xy 33.699412 66.590301)
+        (xy 33.758938 66.394072)
+        (xy 33.779037 66.19)
+        (xy 33.778347 66.182999)
+        (xy 33.776345 66.162668)
+        (xy 33.758938 65.985928)
+        (xy 33.706306 65.812428)
+        (xy 33.705323 65.772327)
+        (xy 33.725093 65.737427)
+        (xy 35.225896 64.236627)
+        (xy 35.225923 64.236587)
+        (xy 35.225958 64.236549)
+        (xy 35.286367 64.176144)
+        (xy 35.432445 63.992972)
+        (xy 35.557096 63.794596)
+        (xy 35.658751 63.583511)
+        (xy 35.736133 63.362372)
+        (xy 35.788268 63.133958)
+        (xy 35.8145 62.901144)
+        (xy 35.8145 62.786457)
+        (xy 35.814661 62.781544)
+        (xy 35.817515 62.738)
+        (xy 35.827603 62.584088)
+        (xy 35.828884 62.574355)
+        (xy 35.86701 62.382683)
+        (xy 35.869549 62.373207)
+        (xy 35.932367 62.188151)
+        (xy 35.936118 62.179092)
+        (xy 36.022557 62.003811)
+        (xy 36.027463 61.995313)
+        (xy 36.096432 61.892095)
+        (xy 36.136031 61.832831)
+        (xy 36.142013 61.825033)
+        (xy 36.272432 61.676316)
+        (xy 36.275784 61.672739)
+        (xy 36.312888 61.635634)
+        (xy 36.312887 61.635634)
+        (xy 36.312891 61.635631)
+        (xy 36.31289 61.635631)
+        (xy 36.998424 60.950098)
+        (xy 41.5105 60.950098)
+        (xy 41.512592 60.957907)
+        (xy 41.520402 60.96)
+        (xy 42.014098 60.96)
+        (xy 42.021907 60.957907)
+        (xy 42.024 60.950098)
+        (xy 42.278 60.950098)
+        (xy 42.280092 60.957907)
+        (xy 42.287902 60.96)
+        (xy 42.781598 60.96)
+        (xy 42.789407 60.957907)
+        (xy 42.7915 60.950098)
+        (xy 42.7915 60.807254)
+        (xy 42.791037 60.801381)
+        (xy 42.777015 60.712848)
+        (xy 42.773402 60.701728)
+        (xy 42.719023 60.595005)
+        (xy 42.712148 60.585543)
+        (xy 42.627456 60.500851)
+        (xy 42.617994 60.493976)
+        (xy 42.511271 60.439597)
+        (xy 42.500151 60.435984)
+        (xy 42.411618 60.421962)
+        (xy 42.405746 60.4215)
+        (xy 42.287902 60.4215)
+        (xy 42.280092 60.423592)
+        (xy 42.278 60.431402)
+        (xy 42.278 60.950098)
+        (xy 42.024 60.950098)
+        (xy 42.024 60.431402)
+        (xy 42.021907 60.423592)
+        (xy 42.014098 60.4215)
+        (xy 41.896254 60.4215)
+        (xy 41.890381 60.421962)
+        (xy 41.801848 60.435984)
+        (xy 41.790728 60.439597)
+        (xy 41.684005 60.493976)
+        (xy 41.674543 60.500851)
+        (xy 41.589851 60.585543)
+        (xy 41.582976 60.595005)
+        (xy 41.528597 60.701728)
+        (xy 41.524984 60.712848)
+        (xy 41.510962 60.801381)
+        (xy 41.5105 60.807254)
+        (xy 41.5105 60.950098)
+        (xy 36.998424 60.950098)
+        (xy 37.2333 60.715222)
+        (xy 37.275775 60.693962)
+        (xy 37.276902 60.6938)
+        (xy 37.282285 60.6938)
+        (xy 37.419081 60.653633)
+        (xy 37.5057 60.597964)
+        (xy 37.545282 60.586034)
+        (xy 37.585189 60.596828)
+        (xy 37.61336 60.627085)
+        (xy 37.645563 60.690286)
+        (xy 37.645565 60.690289)
+        (xy 37.648254 60.695566)
+        (xy 37.741434 60.788746)
+        (xy 37.777758 60.807254)
+        (xy 37.815461 60.826465)
+        (xy 37.858847 60.848571)
+        (xy 37.864692 60.849496)
+        (xy 37.864693 60.849497)
+        (xy 37.875571 60.851219)
+        (xy 37.956263 60.864)
+        (xy 38.471736 60.863999)
+        (xy 38.569153 60.848571)
+        (xy 38.686566 60.788746)
+        (xy 38.779746 60.695566)
+        (xy 38.839571 60.578153)
+        (xy 38.855 60.480737)
+        (xy 38.854999 59.915264)
+        (xy 38.839571 59.817847)
+        (xy 38.779746 59.700434)
+        (xy 38.686566 59.607254)
+        (xy 38.681289 59.604565)
+        (xy 38.574426 59.550115)
+        (xy 38.574422 59.550113)
+        (xy 38.569153 59.547429)
+        (xy 38.563311 59.546503)
+        (xy 38.563306 59.546502)
+        (xy 38.474655 59.532462)
+        (xy 38.474652 59.532461)
+        (xy 38.471737 59.532)
+        (xy 38.468783 59.532)
+        (xy 37.959218 59.532)
+        (xy 37.959205 59.532)
+        (xy 37.956264 59.532001)
+        (xy 37.95335 59.532462)
+        (xy 37.953343 59.532463)
+        (xy 37.864692 59.546503)
+        (xy 37.86469 59.546503)
+        (xy 37.858847 59.547429)
+        (xy 37.853577 59.550113)
+        (xy 37.853574 59.550115)
+        (xy 37.74671 59.604565)
+        (xy 37.746706 59.604567)
+        (xy 37.741434 59.607254)
+        (xy 37.737247 59.61144)
+        (xy 37.737244 59.611443)
+        (xy 37.652443 59.696244)
+        (xy 37.65244 59.696247)
+        (xy 37.648254 59.700434)
+        (xy 37.645567 59.705707)
+        (xy 37.645563 59.705713)
+        (xy 37.61336 59.768914)
+        (xy 37.585189 59.799171)
+        (xy 37.545282 59.809965)
+        (xy 37.5057 59.798035)
+        (xy 37.482654 59.783224)
+        (xy 37.455686 59.765892)
+        (xy 37.423602 59.745272)
+        (xy 37.423599 59.74527)
+        (xy 37.419081 59.742367)
+        (xy 37.413925 59.740853)
+        (xy 37.413923 59.740852)
+        (xy 37.287447 59.703715)
+        (xy 37.287442 59.703714)
+        (xy 37.282285 59.7022)
+        (xy 37.139715 59.7022)
+        (xy 37.134558 59.703714)
+        (xy 37.134552 59.703715)
+        (xy 37.008076 59.740852)
+        (xy 37.008071 59.740854)
+        (xy 37.002919 59.742367)
+        (xy 36.998403 59.745269)
+        (xy 36.998397 59.745272)
+        (xy 36.887505 59.816539)
+        (xy 36.887499 59.816543)
+        (xy 36.882982 59.819447)
+        (xy 36.879461 59.823509)
+        (xy 36.87946 59.823511)
+        (xy 36.79314 59.923128)
+        (xy 36.793136 59.923133)
+        (xy 36.789618 59.927194)
+        (xy 36.787385 59.932082)
+        (xy 36.787382 59.932088)
+        (xy 36.732626 60.051987)
+        (xy 36.732624 60.051993)
+        (xy 36.730392 60.056881)
+        (xy 36.729626 60.062202)
+        (xy 36.729625 60.062209)
+        (xy 36.720148 60.128116)
+        (xy 36.698888 60.170587)
+        (xy 35.734592 61.134884)
+        (xy 35.734577 61.134894)
+        (xy 35.734571 61.134899)
+        (xy 35.734567 61.134903)
+        (xy 35.643462 61.226009)
+        (xy 35.643453 61.226018)
+        (xy 35.641966 61.227506)
+        (xy 35.640656 61.229148)
+        (xy 35.640645 61.229161)
+        (xy 35.479962 61.430652)
+        (xy 35.47995 61.430668)
+        (xy 35.478646 61.432304)
+        (xy 35.477528 61.434081)
+        (xy 35.477521 61.434093)
+        (xy 35.340406 61.652313)
+        (xy 35.340399 61.652324)
+        (xy 35.339284 61.6541)
+        (xy 35.338372 61.655991)
+        (xy 35.338369 61.655999)
+        (xy 35.226545 61.888206)
+        (xy 35.226541 61.888213)
+        (xy 35.225631 61.890105)
+        (xy 35.224938 61.892084)
+        (xy 35.224934 61.892095)
+        (xy 35.13981 62.135366)
+        (xy 35.139807 62.135375)
+        (xy 35.139116 62.137351)
+        (xy 35.138652 62.13938)
+        (xy 35.138648 62.139397)
+        (xy 35.083758 62.379892)
+        (xy 35.080828 62.392729)
+        (xy 35.080593 62.394807)
+        (xy 35.080591 62.394824)
+        (xy 35.052742 62.642)
+        (xy 35.0515 62.653027)
+        (xy 35.0515 62.655144)
+        (xy 35.0515 62.781538)
+        (xy 35.051339 62.786455)
+        (xy 35.051065 62.79064)
+        (xy 35.040504 62.951758)
+        (xy 35.03922 62.96151)
+        (xy 35.007383 63.121562)
+        (xy 35.004837 63.131063)
+        (xy 34.952382 63.285589)
+        (xy 34.948617 63.294678)
+        (xy 34.876436 63.441042)
+        (xy 34.871518 63.449561)
+        (xy 34.780853 63.585247)
+        (xy 34.774865 63.59305)
+        (xy 34.66553 63.71772)
+        (xy 34.662166 63.721312)
+        (xy 34.62524 63.758237)
+        (xy 34.625226 63.758251)
+        (xy 33.185572 65.197904)
+        (xy 33.15067 65.217676)
+        (xy 33.110568 65.216692)
+        (xy 32.940603 65.165133)
+        (xy 32.940601 65.165132)
+        (xy 32.937072 65.164062)
+        (xy 32.933401 65.1637)
+        (xy 32.933399 65.1637)
+        (xy 32.736676 65.144325)
+        (xy 32.733 65.143963)
+        (xy 32.729324 65.144325)
+        (xy 32.5326 65.1637)
+        (xy 32.532596 65.1637)
+        (xy 32.528928 65.164062)
+        (xy 32.5254 65.165132)
+        (xy 32.525396 65.165133)
+        (xy 32.33623 65.222516)
+        (xy 32.336222 65.222519)
+        (xy 32.332699 65.223588)
+        (xy 32.329447 65.225325)
+        (xy 32.329445 65.225327)
+        (xy 32.155111 65.31851)
+        (xy 32.155106 65.318512)
+        (xy 32.151853 65.320252)
+        (xy 32.149 65.322593)
+        (xy 32.148993 65.322598)
+        (xy 31.996195 65.447996)
+        (xy 31.996189 65.448001)
+        (xy 31.99334 65.45034)
+        (xy 31.991001 65.453189)
+        (xy 31.990996 65.453195)
+        (xy 31.865598 65.605993)
+        (xy 31.865593 65.606)
+        (xy 31.863252 65.608853)
+        (xy 31.861512 65.612106)
+        (xy 31.86151 65.612111)
+        (xy 31.770194 65.782952)
+        (xy 31.766588 65.789699)
+        (xy 31.765519 65.793222)
+        (xy 31.765516 65.79323)
+        (xy 31.709912 65.976532)
+        (xy 31.707062 65.985928)
+        (xy 31.7067 65.989596)
+        (xy 31.7067 65.9896)
+        (xy 31.687325 66.186324)
+        (xy 31.686963 66.19)
+        (xy 31.238173 66.19)
+        (xy 31.238173 66.186325)
+        (xy 31.218807 65.989701)
+        (xy 31.217372 65.982491)
+        (xy 31.16002 65.793426)
+        (xy 31.157207 65.786634)
+        (xy 31.06407 65.612386)
+        (xy 31.059988 65.606278)
+        (xy 31.019939 65.557477)
+        (xy 31.013095 65.552741)
+        (xy 31.005816 65.556787)
+        (xy 30.379605 66.182999)
+        (xy 30.375563 66.19)
+        (xy 30.010436 66.19)
+        (xy 30.006394 66.182999)
+        (xy 29.380182 65.556787)
+        (xy 29.372903 65.552742)
+        (xy 29.366058 65.557479)
+        (xy 29.326008 65.606281)
+        (xy 29.321931 65.612383)
+        (xy 29.228792 65.786634)
+        (xy 29.225979 65.793426)
+        (xy 29.168627 65.982491)
+        (xy 29.167192 65.989701)
+        (xy 29.147827 66.186325)
+        (xy 29.147827 66.193675)
+        (xy 25 66.193675)
+        (xy 25 65.369903)
+        (xy 29.555742 65.369903)
+        (xy 29.559787 65.377182)
+        (xy 30.185999 66.003394)
+        (xy 30.193 66.007436)
+        (xy 30.2 66.003394)
+        (xy 30.826211 65.377182)
+        (xy 30.830257 65.369903)
+        (xy 30.825521 65.363059)
+        (xy 30.776722 65.323011)
+        (xy 30.770613 65.318929)
+        (xy 30.596365 65.225792)
+        (xy 30.589573 65.222979)
+        (xy 30.400508 65.165627)
+        (xy 30.393298 65.164192)
+        (xy 30.196675 65.144827)
+        (xy 30.189325 65.144827)
+        (xy 29.992701 65.164192)
+        (xy 29.985491 65.165627)
+        (xy 29.796426 65.222979)
+        (xy 29.789634 65.225792)
+        (xy 29.615383 65.318931)
+        (xy 29.609281 65.323008)
+        (xy 29.560479 65.363058)
+        (xy 29.555742 65.369903)
+        (xy 25 65.369903)
+        (xy 25 64.470095)
+        (xy 29.555741 64.470095)
+        (xy 29.560477 64.476939)
+        (xy 29.609278 64.516988)
+        (xy 29.615386 64.52107)
+        (xy 29.789634 64.614207)
+        (xy 29.796426 64.61702)
+        (xy 29.985491 64.674372)
+        (xy 29.992701 64.675807)
+        (xy 30.189325 64.695173)
+        (xy 30.196675 64.695173)
+        (xy 30.393298 64.675807)
+        (xy 30.400508 64.674372)
+        (xy 30.589573 64.61702)
+        (xy 30.596365 64.614207)
+        (xy 30.770613 64.52107)
+        (xy 30.776721 64.516988)
+        (xy 30.82552 64.476939)
+        (xy 30.830257 64.470096)
+        (xy 30.826211 64.462816)
+        (xy 30.2 63.836605)
+        (xy 30.192999 63.832563)
+        (xy 30.185999 63.836605)
+        (xy 29.559787 64.462816)
+        (xy 29.555741 64.470095)
+        (xy 25 64.470095)
+        (xy 25 63.653675)
+        (xy 29.147827 63.653675)
+        (xy 29.167192 63.850298)
+        (xy 29.168627 63.857508)
+        (xy 29.225979 64.046573)
+        (xy 29.228792 64.053365)
+        (xy 29.321929 64.227613)
+        (xy 29.326011 64.233722)
+        (xy 29.366059 64.282521)
+        (xy 29.372903 64.287257)
+        (xy 29.380182 64.283211)
+        (xy 30.006394 63.657)
+        (xy 30.010436 63.65)
+        (xy 30.375563 63.65)
+        (xy 30.379605 63.657)
+        (xy 31.005816 64.283211)
+        (xy 31.013096 64.287257)
+        (xy 31.019939 64.28252)
+        (xy 31.059988 64.233721)
+        (xy 31.06407 64.227613)
+        (xy 31.157207 64.053365)
+        (xy 31.16002 64.046573)
+        (xy 31.217372 63.857508)
+        (xy 31.218807 63.850298)
+        (xy 31.238173 63.653675)
+        (xy 31.238173 63.65)
+        (xy 31.686963 63.65)
+        (xy 31.687325 63.653675)
+        (xy 31.687325 63.653676)
+        (xy 31.705431 63.837518)
+        (xy 31.707062 63.854072)
+        (xy 31.708132 63.857601)
+        (xy 31.708133 63.857603)
+        (xy 31.765516 64.046769)
+        (xy 31.765518 64.046774)
+        (xy 31.766588 64.050301)
+        (xy 31.833256 64.175029)
+        (xy 31.855368 64.216398)
+        (xy 31.863252 64.231147)
+        (xy 31.865596 64.234003)
+        (xy 31.865598 64.234006)
+        (xy 31.977009 64.369761)
+        (xy 31.99334 64.38966)
+        (xy 31.996195 64.392003)
+        (xy 32.117482 64.491541)
+        (xy 32.151853 64.519748)
+        (xy 32.332699 64.616412)
+        (xy 32.528928 64.675938)
+        (xy 32.700814 64.692867)
+        (xy 32.724227 64.695173)
+        (xy 32.733 64.696037)
+        (xy 32.741773 64.695173)
+        (xy 32.748539 64.694506)
+        (xy 32.937072 64.675938)
+        (xy 33.133301 64.616412)
+        (xy 33.314147 64.519748)
+        (xy 33.47266 64.38966)
+        (xy 33.602748 64.231147)
+        (xy 33.699412 64.050301)
+        (xy 33.758938 63.854072)
+        (xy 33.772338 63.71801)
+        (xy 33.781443 63.688855)
+        (xy 33.801394 63.665725)
+        (xy 33.884786 63.601737)
+        (xy 33.945108 63.541414)
+        (xy 33.96557 63.52095)
+        (xy 33.965572 63.520949)
+        (xy 33.965573 63.52095)
+        (xy 34.004358 63.482164)
+        (xy 34.004358 63.482162)
+        (xy 34.178744 63.307777)
+        (xy 34.178763 63.307763)
+        (xy 34.178767 63.307767)
+        (xy 34.262791 63.223743)
+        (xy 34.410967 63.037936)
+        (xy 34.537407 62.836706)
+        (xy 34.640522 62.622584)
+        (xy 34.719013 62.398264)
+        (xy 34.771895 62.166566)
+        (xy 34.798501 61.930404)
+        (xy 34.7985 61.811576)
+        (xy 34.7985 61.785237)
+        (xy 34.7985 58.92202)
+        (xy 34.798618 58.917804)
+        (xy 34.807214 58.764735)
+        (xy 34.81248 58.670952)
+        (xy 37.123 58.670952)
+        (xy 37.123319 58.67338)
+        (xy 37.12332 58.673385)
+        (xy 37.12438 58.681433)
+        (xy 37.129539 58.720619)
+        (xy 37.131967 58.725827)
+        (xy 37.131969 58.725832)
+        (xy 37.168405 58.80397)
+        (xy 37.18036 58.829607)
+        (xy 37.265393 58.91464)
+        (xy 37.334816 58.947012)
+        (xy 37.369167 58.96303)
+        (xy 37.369168 58.96303)
+        (xy 37.374381 58.965461)
+        (xy 37.424048 58.972)
+        (xy 38.676495 58.972)
+        (xy 38.678952 58.972)
+        (xy 38.728619 58.965461)
+        (xy 38.796968 58.93359)
+        (xy 38.798137 58.933045)
+        (xy 38.829917 58.926)
+        (xy 38.833703 58.926)
+        (xy 38.874359 58.937938)
+        (xy 38.902106 58.96996)
+        (xy 38.906984 58.98064)
+        (xy 38.946382 59.066911)
+        (xy 38.946383 59.066913)
+        (xy 38.948618 59.071806)
+        (xy 39.041982 59.179553)
+        (xy 39.161919 59.256633)
+        (xy 39.298715 59.2968)
+        (xy 39.435904 59.2968)
+        (xy 39.441285 59.2968)
+        (xy 39.578081 59.256633)
+        (xy 39.698018 59.179553)
+        (xy 39.791382 59.071806)
+        (xy 39.850608 58.942119)
+        (xy 39.870898 58.801)
+        (xy 39.850608 58.659881)
+        (xy 39.791382 58.530194)
+        (xy 39.77898 58.515882)
+        (xy 39.760325 58.494352)
+        (xy 39.698018 58.422447)
+        (xy 39.693496 58.419541)
+        (xy 39.693494 58.419539)
+        (xy 39.582602 58.348272)
+        (xy 39.582599 58.34827)
+        (xy 39.578081 58.345367)
+        (xy 39.54781 58.336478)
+        (xy 39.515824 58.317499)
+        (xy 39.385321 58.186996)
+        (xy 39.379701 58.180708)
+        (xy 39.359608 58.155512)
+        (xy 39.359604 58.155508)
+        (xy 39.356095 58.151108)
+        (xy 39.355065 58.150406)
+        (xy 39.334008 58.113934)
+        (xy 39.33732 58.069727)
+        (xy 39.36496 58.035067)
+        (xy 39.407322 58.022)
+        (xy 40.5008 58.022)
+        (xy 40.5384 58.032075)
+        (xy 40.565925 58.0596)
+        (xy 40.576 58.0972)
+        (xy 40.576 59.474526)
+        (xy 40.570276 59.503304)
+        (xy 40.553974 59.527701)
+        (xy 40.408666 59.673007)
+        (xy 40.374955 59.69247)
+        (xy 40.336029 59.69247)
+        (xy 40.302318 59.673006)
+        (xy 40.240755 59.611443)
+        (xy 40.236566 59.607254)
+        (xy 40.231289 59.604565)
+        (xy 40.124426 59.550115)
+        (xy 40.124422 59.550113)
+        (xy 40.119153 59.547429)
+        (xy 40.113311 59.546503)
+        (xy 40.113306 59.546502)
+        (xy 40.024655 59.532462)
+        (xy 40.024652 59.532461)
+        (xy 40.021737 59.532)
+        (xy 40.018783 59.532)
+        (xy 39.509218 59.532)
+        (xy 39.509205 59.532)
+        (xy 39.506264 59.532001)
+        (xy 39.50335 59.532462)
+        (xy 39.503343 59.532463)
+        (xy 39.414692 59.546503)
+        (xy 39.41469 59.546503)
+        (xy 39.408847 59.547429)
+        (xy 39.403577 59.550113)
+        (xy 39.403574 59.550115)
+        (xy 39.29671 59.604565)
+        (xy 39.296706 59.604567)
+        (xy 39.291434 59.607254)
+        (xy 39.287247 59.61144)
+        (xy 39.287244 59.611443)
+        (xy 39.202443 59.696244)
+        (xy 39.20244 59.696247)
+        (xy 39.198254 59.700434)
+        (xy 39.195567 59.705706)
+        (xy 39.195565 59.70571)
+        (xy 39.141115 59.812573)
+        (xy 39.141112 59.812579)
+        (xy 39.138429 59.817847)
+        (xy 39.137504 59.823686)
+        (xy 39.137502 59.823693)
+        (xy 39.123462 59.912343)
+        (xy 39.123 59.915263)
+        (xy 39.123 59.918215)
+        (xy 39.123 59.918216)
+        (xy 39.123 60.477781)
+        (xy 39.123 60.477793)
+        (xy 39.123001 60.480736)
+        (xy 39.123462 60.48365)
+        (xy 39.123463 60.483656)
+        (xy 39.136703 60.567257)
+        (xy 39.138429 60.578153)
+        (xy 39.141114 60.583423)
+        (xy 39.141115 60.583425)
+        (xy 39.195564 60.690288)
+        (xy 39.198254 60.695566)
+        (xy 39.291434 60.788746)
+        (xy 39.327758 60.807254)
+        (xy 39.365461 60.826465)
+        (xy 39.408847 60.848571)
+        (xy 39.414692 60.849496)
+        (xy 39.414693 60.849497)
+        (xy 39.425571 60.851219)
+        (xy 39.506263 60.864)
+        (xy 40.021736 60.863999)
+        (xy 40.119153 60.848571)
+        (xy 40.236566 60.788746)
+        (xy 40.329746 60.695566)
+        (xy 40.335609 60.684058)
+        (xy 40.363322 60.654081)
+        (xy 40.402613 60.643)
+        (xy 40.483793 60.643)
+        (xy 40.492212 60.643473)
+        (xy 40.529827 60.647711)
+        (xy 40.586177 60.637048)
+        (xy 40.588933 60.63658)
+        (xy 40.645647 60.628033)
+        (xy 40.650731 60.625583)
+        (xy 40.652984 60.624889)
+        (xy 40.653436 60.624777)
+        (xy 40.653878 60.624594)
+        (xy 40.656087 60.62382)
+        (xy 40.661634 60.622772)
+        (xy 40.712348 60.595967)
+        (xy 40.714825 60.594718)
+        (xy 40.766509 60.569829)
+        (xy 40.770641 60.565993)
+        (xy 40.772594 60.564663)
+        (xy 40.772991 60.564423)
+        (xy 40.773355 60.564122)
+        (xy 40.775246 60.562726)
+        (xy 40.780235 60.56009)
+        (xy 40.820822 60.519501)
+        (xy 40.822766 60.517628)
+        (xy 40.864844 60.478587)
+        (xy 40.867664 60.4737)
+        (xy 40.869137 60.471854)
+        (xy 40.87475 60.465573)
+        (xy 41.315014 60.025309)
+        (xy 41.321283 60.019706)
+        (xy 41.340426 60.004441)
+        (xy 45.381501 60.004441)
+        (xy 45.381821 60.009336)
+        (xy 45.387276 60.050779)
+        (xy 45.390461 60.061705)
+        (xy 45.435993 60.159349)
+        (xy 45.443431 60.169971)
+        (xy 45.519028 60.245568)
+        (xy 45.52965 60.253006)
+        (xy 45.627298 60.29854)
+        (xy 45.638215 60.301722)
+        (xy 45.679663 60.307179)
+        (xy 45.684557 60.3075)
+        (xy 46.410098 60.3075)
+        (xy 46.417907 60.305407)
+        (xy 46.42 60.297598)
+        (xy 46.42 60.297597)
+        (xy 46.674 60.297597)
+        (xy 46.676092 60.305406)
+        (xy 46.683902 60.307499)
+        (xy 47.409441 60.307499)
+        (xy 47.414336 60.307178)
+        (xy 47.455779 60.301723)
+        (xy 47.466705 60.298538)
+        (xy 47.564349 60.253006)
+        (xy 47.574971 60.245568)
+        (xy 47.650568 60.169971)
+        (xy 47.658006 60.159349)
+        (xy 47.70354 60.061701)
+        (xy 47.706722 60.050784)
+        (xy 47.712179 60.009336)
+        (xy 47.7125 60.004443)
+        (xy 47.7125 59.953902)
+        (xy 47.710407 59.946092)
+        (xy 47.702598 59.944)
+        (xy 46.683902 59.944)
+        (xy 46.676092 59.946092)
+        (xy 46.674 59.953902)
+        (xy 46.674 60.297597)
+        (xy 46.42 60.297597)
+        (xy 46.42 59.953902)
+        (xy 46.417907 59.946092)
+        (xy 46.410098 59.944)
+        (xy 45.391403 59.944)
+        (xy 45.383593 59.946092)
+        (xy 45.381501 59.953902)
+        (xy 45.381501 60.004441)
+        (xy 41.340426 60.004441)
+        (xy 41.350892 59.996095)
+        (xy 41.35407 59.991434)
+        (xy 41.38319 59.948723)
+        (xy 41.384818 59.946428)
+        (xy 41.38661 59.944)
+        (xy 41.418874 59.900284)
+        (xy 41.420737 59.894958)
+        (xy 41.421836 59.892879)
+        (xy 41.422078 59.892476)
+        (xy 41.422257 59.892045)
+        (xy 41.423279 59.889921)
+        (xy 41.426459 59.885259)
+        (xy 41.442309 59.833875)
+        (xy 41.443306 59.830643)
+        (xy 41.465687 59.796177)
+        (xy 41.502845 59.778624)
+        (xy 41.543681 59.783224)
+        (xy 41.576002 59.808605)
+        (xy 41.578043 59.811415)
+        (xy 41.580731 59.816689)
+        (xy 41.668311 59.904269)
+        (xy 41.703226 59.922059)
+        (xy 41.772448 59.95733)
+        (xy 41.778668 59.960499)
+        (xy 41.784513 59.961424)
+        (xy 41.784514 59.961425)
+        (xy 41.79573 59.963201)
+        (xy 41.870226 59.975)
+        (xy 42.32882 59.975)
+        (xy 42.331774 59.975)
+        (xy 42.423332 59.960499)
+        (xy 42.533689 59.904269)
+        (xy 42.621269 59.816689)
+        (xy 42.677499 59.706332)
+        (xy 42.692 59.614774)
+        (xy 42.692 59.611779)
+        (xy 43.160501 59.611779)
+        (xy 43.160963 59.617654)
+        (xy 43.174057 59.700328)
+        (xy 43.177669 59.711447)
+        (xy 43.228452 59.811114)
+        (xy 43.23533 59.82058)
+        (xy 43.314419 59.899669)
+        (xy 43.323885 59.906547)
+        (xy 43.423551 59.95733)
+        (xy 43.434671 59.960943)
+        (xy 43.517346 59.974037)
+        (xy 43.523219 59.9745)
+        (xy 43.614098 59.9745)
+        (xy 43.621907 59.972407)
+        (xy 43.624 59.964598)
+        (xy 43.624 59.964597)
+        (xy 43.878 59.964597)
+        (xy 43.880092 59.972406)
+        (xy 43.887902 59.974499)
+        (xy 43.978779 59.974499)
+        (xy 43.984654 59.974036)
+        (xy 44.067328 59.960942)
+        (xy 44.078447 59.95733)
+        (xy 44.178114 59.906547)
+        (xy 44.18758 59.899669)
+        (xy 44.266669 59.82058)
+        (xy 44.273547 59.811114)
+        (xy 44.32433 59.711448)
+        (xy 44.327943 59.700328)
+        (xy 44.331147 59.680098)
+        (xy 45.3815 59.680098)
+        (xy 45.383592 59.687907)
+        (xy 45.391402 59.69)
+        (xy 46.410098 59.69)
+        (xy 46.417907 59.687907)
+        (xy 46.42 59.680098)
+        (xy 46.674 59.680098)
+        (xy 46.676092 59.687907)
+        (xy 46.683902 59.69)
+        (xy 47.702597 59.69)
+        (xy 47.710406 59.687907)
+        (xy 47.712499 59.680098)
+        (xy 47.712499 59.629559)
+        (xy 47.712178 59.624663)
+        (xy 47.706723 59.58322)
+        (xy 47.703538 59.572294)
+        (xy 47.658006 59.47465)
+        (xy 47.650568 59.464028)
+        (xy 47.574971 59.388431)
+        (xy 47.564349 59.380993)
+        (xy 47.466701 59.335459)
+        (xy 47.455784 59.332277)
+        (xy 47.414336 59.32682)
+        (xy 47.409443 59.3265)
+        (xy 46.683902 59.3265)
+        (xy 46.676092 59.328592)
+        (xy 46.674 59.336402)
+        (xy 46.674 59.680098)
+        (xy 46.42 59.680098)
+        (xy 46.42 59.336403)
+        (xy 46.417907 59.328593)
+        (xy 46.410098 59.326501)
+        (xy 45.684559 59.326501)
+        (xy 45.679663 59.326821)
+        (xy 45.63822 59.332276)
+        (xy 45.627294 59.335461)
+        (xy 45.52965 59.380993)
+        (xy 45.519028 59.388431)
+        (xy 45.443431 59.464028)
+        (xy 45.435993 59.47465)
+        (xy 45.390459 59.572298)
+        (xy 45.387277 59.583215)
+        (xy 45.38182 59.624663)
+        (xy 45.3815 59.629557)
+        (xy 45.3815 59.680098)
+        (xy 44.331147 59.680098)
+        (xy 44.341037 59.617653)
+        (xy 44.3415 59.611781)
+        (xy 44.3415 59.445902)
+        (xy 44.339407 59.438092)
+        (xy 44.331598 59.436)
+        (xy 43.887902 59.436)
+        (xy 43.880092 59.438092)
+        (xy 43.878 59.445902)
+        (xy 43.878 59.964597)
+        (xy 43.624 59.964597)
+        (xy 43.624 59.445902)
+        (xy 43.621907 59.438092)
+        (xy 43.614098 59.436)
+        (xy 43.170403 59.436)
+        (xy 43.162593 59.438092)
+        (xy 43.160501 59.445902)
+        (xy 43.160501 59.611779)
+        (xy 42.692 59.611779)
+        (xy 42.692 59.172098)
+        (xy 43.1605 59.172098)
+        (xy 43.162592 59.179907)
+        (xy 43.170402 59.182)
+        (xy 43.614098 59.182)
+        (xy 43.621907 59.179907)
+        (xy 43.624 59.172098)
+        (xy 43.878 59.172098)
+        (xy 43.880092 59.179907)
+        (xy 43.887902 59.182)
+        (xy 44.331597 59.182)
+        (xy 44.339406 59.179907)
+        (xy 44.341499 59.172098)
+        (xy 44.341499 59.006221)
+        (xy 44.341036 59.000345)
+        (xy 44.327942 58.917671)
+        (xy 44.32433 58.906552)
+        (xy 44.273547 58.806885)
+        (xy 44.266669 58.797419)
+        (xy 44.18758 58.71833)
+        (xy 44.178114 58.711452)
+        (xy 44.078448 58.660669)
+        (xy 44.067328 58.657056)
+        (xy 43.984653 58.643962)
+        (xy 43.978781 58.6435)
+        (xy 43.887902 58.6435)
+        (xy 43.880092 58.645592)
+        (xy 43.878 58.653402)
+        (xy 43.878 59.172098)
+        (xy 43.624 59.172098)
+        (xy 43.624 58.653403)
+        (xy 43.621907 58.645593)
+        (xy 43.614098 58.643501)
+        (xy 43.523221 58.643501)
+        (xy 43.517345 58.643963)
+        (xy 43.434671 58.657057)
+        (xy 43.423552 58.660669)
+        (xy 43.323885 58.711452)
+        (xy 43.314419 58.71833)
+        (xy 43.23533 58.797419)
+        (xy 43.228452 58.806885)
+        (xy 43.177669 58.906551)
+        (xy 43.174056 58.917671)
+        (xy 43.160962 59.000346)
+        (xy 43.1605 59.006219)
+        (xy 43.1605 59.172098)
+        (xy 42.692 59.172098)
+        (xy 42.692 59.003226)
+        (xy 42.677499 58.911668)
+        (xy 42.669315 58.895607)
+        (xy 42.638057 58.834259)
+        (xy 42.621269 58.801311)
+        (xy 42.568025 58.748067)
+        (xy 42.551724 58.723672)
+        (xy 42.546 58.694894)
+        (xy 42.546 58.145106)
+        (xy 42.551724 58.116328)
+        (xy 42.568026 58.091932)
+        (xy 42.590231 58.069727)
+        (xy 42.621269 58.038689)
+        (xy 42.677499 57.928332)
+        (xy 42.692 57.836774)
+        (xy 42.692 57.225226)
+        (xy 42.686822 57.192532)
+        (xy 42.694092 57.146629)
+        (xy 42.726956 57.113765)
+        (xy 42.77286 57.106495)
+        (xy 42.81427 57.127595)
+        (xy 43.137974 57.451299)
+        (xy 43.154276 57.475695)
+        (xy 43.16 57.504473)
+        (xy 43.16 57.836774)
+        (xy 43.160461 57.83969)
+        (xy 43.160462 57.839692)
+        (xy 43.173574 57.922485)
+        (xy 43.173575 57.92249)
+        (xy 43.174501 57.928332)
+        (xy 43.177185 57.9336)
+        (xy 43.177187 57.933605)
+        (xy 43.220748 58.019097)
+        (xy 43.230731 58.038689)
+        (xy 43.318311 58.126269)
+        (xy 43.369739 58.152473)
+        (xy 43.411006 58.1735)
+        (xy 43.428668 58.182499)
+        (xy 43.434513 58.183424)
+        (xy 43.434514 58.183425)
+        (xy 43.443285 58.184814)
+        (xy 43.520226 58.197)
+        (xy 43.97882 58.197)
+        (xy 43.981774 58.197)
+        (xy 44.073332 58.182499)
+        (xy 44.183689 58.126269)
+        (xy 44.187875 58.122082)
+        (xy 44.192027 58.119066)
+        (xy 44.224465 58.105629)
+        (xy 44.259467 58.108383)
+        (xy 44.289404 58.126729)
+        (xy 45.003682 58.841007)
+        (xy 45.009301 58.847294)
+        (xy 45.032905 58.876892)
+        (xy 45.037559 58.880065)
+        (xy 45.080266 58.909183)
+        (xy 45.082559 58.91081)
+        (xy 45.124182 58.941529)
+        (xy 45.128716 58.944875)
+        (xy 45.134034 58.946735)
+        (xy 45.136135 58.947846)
+        (xy 45.136524 58.948081)
+        (xy 45.136957 58.94826)
+        (xy 45.139085 58.949285)
+        (xy 45.143741 58.952459)
+        (xy 45.198533 58.96936)
+        (xy 45.201184 58.970232)
+        (xy 45.250015 58.98732)
+        (xy 45.250018 58.98732)
+        (xy 45.255335 58.989181)
+        (xy 45.260964 58.989391)
+        (xy 45.263293 58.989832)
+        (xy 45.263737 58.989942)
+        (xy 45.264205 58.989986)
+        (xy 45.266538 58.990337)
+        (xy 45.271927 58.992)
+        (xy 45.329293 58.992)
+        (xy 45.332103 58.992052)
+        (xy 45.389386 58.994196)
+        (xy 45.394827 58.992738)
+        (xy 45.397181 58.992473)
+        (xy 45.405599 58.992)
+        (xy 45.531083 58.992)
+        (xy 45.562863 58.999045)
+        (xy 45.565651 59.000345)
+        (xy 45.632381 59.031461)
+        (xy 45.682048 59.038)
+        (xy 47.409495 59.038)
+        (xy 47.411952 59.038)
+        (xy 47.461619 59.031461)
+        (xy 47.570607 58.98064)
+        (xy 47.65564 58.895607)
+        (xy 47.706461 58.786619)
+        (xy 47.713 58.736952)
+        (xy 47.713 58.357048)
+        (xy 47.706461 58.307381)
+        (xy 47.702325 58.298512)
+        (xy 47.684302 58.25986)
+        (xy 47.65564 58.198393)
+        (xy 47.570607 58.11336)
+        (xy 47.554028 58.105629)
+        (xy 47.466832 58.064969)
+        (xy 47.466827 58.064967)
+        (xy 47.461619 58.062539)
+        (xy 47.455917 58.061788)
+        (xy 47.455916 58.061788)
+        (xy 47.414385 58.05632)
+        (xy 47.41438 58.056319)
+        (xy 47.411952 58.056)
+        (xy 45.682048 58.056)
+        (xy 45.67962 58.056319)
+        (xy 45.679614 58.05632)
+        (xy 45.638083 58.061788)
+        (xy 45.638081 58.061788)
+        (xy 45.632381 58.062539)
+        (xy 45.627173 58.064967)
+        (xy 45.627164 58.06497)
+        (xy 45.578813 58.087516)
+        (xy 45.533975 58.093418)
+        (xy 45.49386 58.072535)
+        (xy 44.888277 57.466952)
+        (xy 45.381 57.466952)
+        (xy 45.381319 57.46938)
+        (xy 45.38132 57.469385)
+        (xy 45.386788 57.510916)
+        (xy 45.387539 57.516619)
+        (xy 45.389967 57.521827)
+        (xy 45.389969 57.521832)
+        (xy 45.427132 57.601528)
+        (xy 45.43836 57.625607)
+        (xy 45.523393 57.71064)
+        (xy 45.587976 57.740755)
+        (xy 45.627167 57.75903)
+        (xy 45.627168 57.75903)
+        (xy 45.632381 57.761461)
+        (xy 45.682048 57.768)
+        (xy 47.409495 57.768)
+        (xy 47.411952 57.768)
+        (xy 47.461619 57.761461)
+        (xy 47.531136 57.729045)
+        (xy 47.562917 57.722)
+        (xy 48.357793 57.722)
+        (xy 48.366212 57.722473)
+        (xy 48.403827 57.726711)
+        (xy 48.460177 57.716048)
+        (xy 48.462933 57.71558)
+        (xy 48.519647 57.707033)
+        (xy 48.524731 57.704583)
+        (xy 48.526984 57.703889)
+        (xy 48.527436 57.703777)
+        (xy 48.527878 57.703594)
+        (xy 48.530087 57.70282)
+        (xy 48.535634 57.701772)
+        (xy 48.586348 57.674967)
+        (xy 48.588825 57.673718)
+        (xy 48.640509 57.648829)
+        (xy 48.644641 57.644993)
+        (xy 48.646594 57.643663)
+        (xy 48.646991 57.643423)
+        (xy 48.647355 57.643122)
+        (xy 48.649246 57.641726)
+        (xy 48.654235 57.63909)
+        (xy 48.694822 57.598501)
+        (xy 48.696766 57.596628)
+        (xy 48.738844 57.557587)
+        (xy 48.741664 57.5527)
+        (xy 48.743137 57.550854)
+        (xy 48.74875 57.544573)
+        (xy 49.062014 57.231309)
+        (xy 49.068295 57.225697)
+        (xy 49.089916 57.208456)
+        (xy 49.128382 57.192524)
+        (xy 49.169429 57.199499)
+        (xy 49.200474 57.227243)
+        (xy 49.212 57.267251)
+        (xy 49.212 59.279793)
+        (xy 49.211527 59.288212)
+        (xy 49.207919 59.320229)
+        (xy 49.207919 59.320233)
+        (xy 49.207289 59.325827)
+        (xy 49.208335 59.33136)
+        (xy 49.208336 59.331362)
+        (xy 49.217947 59.38216)
+        (xy 49.218418 59.384931)
+        (xy 49.222611 59.412751)
+        (xy 49.226967 59.441647)
+        (xy 49.229411 59.446722)
+        (xy 49.23011 59.448988)
+        (xy 49.230221 59.449435)
+        (xy 49.230394 59.449853)
+        (xy 49.231181 59.452102)
+        (xy 49.232228 59.457634)
+        (xy 49.241221 59.47465)
+        (xy 49.259022 59.508332)
+        (xy 49.260281 59.510825)
+        (xy 49.285171 59.562509)
+        (xy 49.289 59.566636)
+        (xy 49.29034 59.568601)
+        (xy 49.290575 59.568992)
+        (xy 49.290863 59.569339)
+        (xy 49.292278 59.571256)
+        (xy 49.29491 59.576235)
+        (xy 49.298894 59.580219)
+        (xy 49.335458 59.616783)
+        (xy 49.337409 59.618808)
+        (xy 49.376413 59.660844)
+        (xy 49.381291 59.66366)
+        (xy 49.383148 59.665141)
+        (xy 49.389435 59.67076)
+        (xy 49.829682 60.111007)
+        (xy 49.835301 60.117294)
+        (xy 49.858905 60.146892)
+        (xy 49.906291 60.1792)
+        (xy 49.908568 60.180817)
+        (xy 49.950176 60.211524)
+        (xy 49.950178 60.211525)
+        (xy 49.954716 60.214874)
+        (xy 49.960039 60.216736)
+        (xy 49.962129 60.217841)
+        (xy 49.962528 60.218081)
+        (xy 49.962949 60.218256)
+        (xy 49.965085 60.219284)
+        (xy 49.969741 60.222459)
+        (xy 50.021776 60.23851)
+        (xy 50.024551 60.239366)
+        (xy 50.02722 60.240244)
+        (xy 50.081335 60.25918)
+        (xy 50.086973 60.25939)
+        (xy 50.089274 60.259826)
+        (xy 50.089737 60.259941)
+        (xy 50.090188 60.259983)
+        (xy 50.092536 60.260337)
+        (xy 50.097927 60.262)
+        (xy 50.155303 60.262)
+        (xy 50.158115 60.262053)
+        (xy 50.215386 60.264196)
+        (xy 50.220831 60.262736)
+        (xy 50.223173 60.262473)
+        (xy 50.231593 60.262)
+        (xy 50.481083 60.262)
+        (xy 50.512863 60.269045)
+        (xy 50.582381 60.301461)
+        (xy 50.632048 60.308)
+        (xy 52.359495 60.308)
+        (xy 52.361952 60.308)
+        (xy 52.411619 60.301461)
+        (xy 52.520607 60.25064)
+        (xy 52.60564 60.165607)
+        (xy 52.656461 60.056619)
+        (xy 52.663 60.006952)
+        (xy 52.663 59.627048)
+        (xy 52.656461 59.577381)
+        (xy 52.60564 59.468393)
+        (xy 52.520607 59.38336)
+        (xy 52.470839 59.360153)
+        (xy 52.416832 59.334969)
+        (xy 52.416827 59.334967)
+        (xy 52.411619 59.332539)
+        (xy 52.405917 59.331788)
+        (xy 52.405916 59.331788)
+        (xy 52.364385 59.32632)
+        (xy 52.36438 59.326319)
+        (xy 52.361952 59.326)
+        (xy 50.632048 59.326)
+        (xy 50.62962 59.326319)
+        (xy 50.629614 59.32632)
+        (xy 50.588083 59.331788)
+        (xy 50.588081 59.331788)
+        (xy 50.582381 59.332539)
+        (xy 50.577168 59.334969)
+        (xy 50.577167 59.33497)
+        (xy 50.512863 59.364955)
+        (xy 50.481083 59.372)
+        (xy 50.380473 59.372)
+        (xy 50.351695 59.366276)
+        (xy 50.327299 59.349974)
+        (xy 50.124026 59.146701)
+        (xy 50.107724 59.122305)
+        (xy 50.102 59.093527)
+        (xy 50.102 58.736952)
+        (xy 50.331 58.736952)
+        (xy 50.331319 58.73938)
+        (xy 50.33132 58.739385)
+        (xy 50.334658 58.764735)
+        (xy 50.337539 58.786619)
+        (xy 50.339967 58.791827)
+        (xy 50.339969 58.791832)
+        (xy 50.377579 58.872487)
+        (xy 50.38836 58.895607)
+        (xy 50.473393 58.98064)
+        (xy 50.528253 59.006221)
+        (xy 50.577167 59.02903)
+        (xy 50.577168 59.02903)
+        (xy 50.582381 59.031461)
+        (xy 50.632048 59.038)
+        (xy 52.359495 59.038)
+        (xy 52.361952 59.038)
+        (xy 52.393866 59.033798)
+        (xy 52.427854 59.037146)
+        (xy 52.456856 59.055181)
+        (xy 53.131682 59.730007)
+        (xy 53.137301 59.736294)
+        (xy 53.140936 59.740852)
+        (xy 53.160905 59.765892)
+        (xy 53.165559 59.769065)
+        (xy 53.208266 59.798183)
+        (xy 53.210559 59.79981)
+        (xy 53.248058 59.827485)
+        (xy 53.256716 59.833875)
+        (xy 53.262034 59.835735)
+        (xy 53.264135 59.836846)
+        (xy 53.264524 59.837081)
+        (xy 53.264957 59.83726)
+        (xy 53.267085 59.838285)
+        (xy 53.271741 59.841459)
+        (xy 53.326533 59.85836)
+        (xy 53.329184 59.859232)
+        (xy 53.378015 59.87632)
+        (xy 53.378018 59.87632)
+        (xy 53.383335 59.878181)
+        (xy 53.388964 59.878391)
+        (xy 53.391293 59.878832)
+        (xy 53.391737 59.878942)
+        (xy 53.392205 59.878986)
+        (xy 53.394538 59.879337)
+        (xy 53.399927 59.881)
+        (xy 53.457293 59.881)
+        (xy 53.460103 59.881052)
+        (xy 53.517386 59.883196)
+        (xy 53.522827 59.881738)
+        (xy 53.525181 59.881473)
+        (xy 53.533599 59.881)
+        (xy 53.694706 59.881)
+        (xy 53.733997 59.892081)
+        (xy 53.761709 59.922059)
+        (xy 53.77004 59.938409)
+        (xy 53.770042 59.938412)
+        (xy 53.772731 59.943689)
+        (xy 53.860311 60.031269)
+        (xy 53.898611 60.050784)
+        (xy 53.964177 60.084192)
+        (xy 53.970668 60.087499)
+        (xy 53.976513 60.088424)
+        (xy 53.976514 60.088425)
+        (xy 53.976767 60.088465)
+        (xy 54.062226 60.102)
+        (xy 54.52082 60.102)
+        (xy 54.523774 60.102)
+        (xy 54.615332 60.087499)
+        (xy 54.725689 60.031269)
+        (xy 54.813269 59.943689)
+        (xy 54.869499 59.833332)
+        (xy 54.884 59.741774)
+        (xy 54.884 59.130226)
+        (xy 54.869499 59.038668)
+        (xy 54.852945 59.00618)
+        (xy 54.834491 58.969961)
+        (xy 54.813269 58.928311)
+        (xy 54.725689 58.840731)
+        (xy 54.720412 58.838042)
+        (xy 54.620605 58.787187)
+        (xy 54.6206 58.787185)
+        (xy 54.615332 58.784501)
+        (xy 54.60949 58.783575)
+        (xy 54.609485 58.783574)
+        (xy 54.526692 58.770462)
+        (xy 54.52669 58.770461)
+        (xy 54.523774 58.77)
+        (xy 54.062226 58.77)
+        (xy 54.05931 58.770461)
+        (xy 54.059307 58.770462)
+        (xy 53.976514 58.783574)
+        (xy 53.976507 58.783576)
+        (xy 53.970668 58.784501)
+        (xy 53.9654 58.787184)
+        (xy 53.965394 58.787187)
+        (xy 53.865587 58.838042)
+        (xy 53.865583 58.838044)
+        (xy 53.860311 58.840731)
+        (xy 53.856124 58.844917)
+        (xy 53.856121 58.84492)
+        (xy 53.77692 58.924121)
+        (xy 53.776917 58.924124)
+        (xy 53.772731 58.928311)
+        (xy 53.770043 58.933584)
+        (xy 53.77004 58.93359)
+        (xy 53.761709 58.949941)
+        (xy 53.733997 58.979919)
+        (xy 53.694706 58.991)
+        (xy 53.682473 58.991)
+        (xy 53.653695 58.985276)
+        (xy 53.629299 58.968974)
+        (xy 52.913321 58.252996)
+        (xy 52.907701 58.246708)
+        (xy 52.887611 58.221516)
+        (xy 52.887608 58.221513)
+        (xy 52.884095 58.217108)
+        (xy 52.879438 58.213932)
+        (xy 52.879435 58.21393)
+        (xy 52.836731 58.184814)
+        (xy 52.83444 58.183188)
+        (xy 52.792822 58.152473)
+        (xy 52.792816 58.15247)
+        (xy 52.788284 58.149125)
+        (xy 52.782965 58.147263)
+        (xy 52.780862 58.146152)
+        (xy 52.780476 58.145919)
+        (xy 52.780052 58.145744)
+        (xy 52.777913 58.144714)
+        (xy 52.773259 58.141541)
+        (xy 52.767876 58.13988)
+        (xy 52.767875 58.13988)
+        (xy 52.718471 58.12464)
+        (xy 52.715802 58.123761)
+        (xy 52.666988 58.106681)
+        (xy 52.666984 58.10668)
+        (xy 52.661665 58.104819)
+        (xy 52.656031 58.104607)
+        (xy 52.653702 58.104167)
+        (xy 52.653256 58.104056)
+        (xy 52.652817 58.104015)
+        (xy 52.650451 58.103658)
+        (xy 52.645073 58.102)
+        (xy 52.639441 58.102)
+        (xy 52.587707 58.102)
+        (xy 52.584896 58.101947)
+        (xy 52.533247 58.100014)
+        (xy 52.533242 58.100014)
+        (xy 52.527614 58.099804)
+        (xy 52.522172 58.101261)
+        (xy 52.521036 58.10139)
+        (xy 52.480841 58.094817)
+        (xy 52.416832 58.06497)
+        (xy 52.416833 58.06497)
+        (xy 52.411619 58.062539)
+        (xy 52.405917 58.061788)
+        (xy 52.405916 58.061788)
+        (xy 52.364385 58.05632)
+        (xy 52.36438 58.056319)
+        (xy 52.361952 58.056)
+        (xy 50.632048 58.056)
+        (xy 50.62962 58.056319)
+        (xy 50.629614 58.05632)
+        (xy 50.588083 58.061788)
+        (xy 50.588081 58.061788)
+        (xy 50.582381 58.062539)
+        (xy 50.577174 58.064966)
+        (xy 50.577167 58.064969)
+        (xy 50.479354 58.11058)
+        (xy 50.479352 58.110581)
+        (xy 50.473393 58.11336)
+        (xy 50.468743 58.118009)
+        (xy 50.46874 58.118012)
+        (xy 50.393012 58.19374)
+        (xy 50.393009 58.193743)
+        (xy 50.38836 58.198393)
+        (xy 50.385581 58.204352)
+        (xy 50.38558 58.204354)
+        (xy 50.339969 58.302167)
+        (xy 50.339966 58.302174)
+        (xy 50.337539 58.307381)
+        (xy 50.336788 58.313081)
+        (xy 50.336788 58.313083)
+        (xy 50.331327 58.354566)
+        (xy 50.331 58.357048)
+        (xy 50.331 58.736952)
+        (xy 50.102 58.736952)
+        (xy 50.102 57.466952)
+        (xy 50.331 57.466952)
+        (xy 50.331319 57.46938)
+        (xy 50.33132 57.469385)
+        (xy 50.336788 57.510916)
+        (xy 50.337539 57.516619)
+        (xy 50.339967 57.521827)
+        (xy 50.339969 57.521832)
+        (xy 50.377132 57.601528)
+        (xy 50.38836 57.625607)
+        (xy 50.473393 57.71064)
+        (xy 50.537976 57.740755)
+        (xy 50.577167 57.75903)
+        (xy 50.577168 57.75903)
+        (xy 50.582381 57.761461)
+        (xy 50.632048 57.768)
+        (xy 52.359495 57.768)
+        (xy 52.361952 57.768)
+        (xy 52.411619 57.761461)
+        (xy 52.465183 57.736483)
+        (xy 52.510022 57.73058)
+        (xy 52.550138 57.751464)
+        (xy 52.623685 57.825011)
+        (xy 52.629304 57.831298)
+        (xy 52.652905 57.860892)
+        (xy 52.70029 57.893198)
+        (xy 52.702543 57.894797)
+        (xy 52.748716 57.928875)
+        (xy 52.754035 57.930736)
+        (xy 52.756137 57.931847)
+        (xy 52.756525 57.932081)
+        (xy 52.756957 57.93226)
+        (xy 52.759085 57.933285)
+        (xy 52.763741 57.936459)
+        (xy 52.818533 57.95336)
+        (xy 52.821184 57.954232)
+        (xy 52.870015 57.97132)
+        (xy 52.870018 57.97132)
+        (xy 52.875335 57.973181)
+        (xy 52.880964 57.973391)
+        (xy 52.883293 57.973832)
+        (xy 52.883737 57.973942)
+        (xy 52.884205 57.973986)
+        (xy 52.886538 57.974337)
+        (xy 52.891927 57.976)
+        (xy 52.949293 57.976)
+        (xy 52.952052 57.976051)
+        (xy 52.977847 57.977016)
+        (xy 53.01212 57.986744)
+        (xy 53.038072 58.011163)
+        (xy 53.049869 58.044788)
+        (xy 53.05 58.046116)
+        (xy 53.05 58.049812)
+        (xy 53.05072 58.053435)
+        (xy 53.050721 58.053438)
+        (xy 53.056068 58.08032)
+        (xy 53.061082 58.105525)
+        (xy 53.065194 58.11168)
+        (xy 53.065196 58.111683)
+        (xy 53.099055 58.162355)
+        (xy 53.103297 58.168703)
+        (xy 53.113607 58.175592)
+        (xy 53.160316 58.206803)
+        (xy 53.160317 58.206803)
+        (xy 53.166475 58.210918)
+        (xy 53.222188 58.222)
+        (xy 54.256116 58.222)
+        (xy 54.259812 58.222)
+        (xy 54.315525 58.210918)
+        (xy 54.378703 58.168703)
+        (xy 54.420918 58.105525)
+        (xy 54.432 58.049812)
+        (xy 54.432 57.012188)
+        (xy 54.420918 56.956475)
+        (xy 54.416801 56.950314)
+        (xy 54.382817 56.899454)
+        (xy 54.378703 56.893297)
+        (xy 54.363311 56.883012)
+        (xy 54.321683 56.855196)
+        (xy 54.32168 56.855194)
+        (xy 54.315525 56.851082)
+        (xy 54.308261 56.849637)
+        (xy 54.274763 56.842974)
+        (xy 54.259812 56.84)
+        (xy 53.222188 56.84)
+        (xy 53.218563 56.84072)
+        (xy 53.218563 56.840721)
+        (xy 53.173738 56.849637)
+        (xy 53.173736 56.849637)
+        (xy 53.166475 56.851082)
+        (xy 53.160321 56.855193)
+        (xy 53.160316 56.855196)
+        (xy 53.109454 56.889182)
+        (xy 53.109451 56.889184)
+        (xy 53.103297 56.893297)
+        (xy 53.099184 56.899451)
+        (xy 53.099181 56.899455)
+        (xy 53.091906 56.910343)
+        (xy 53.062428 56.936111)
+        (xy 53.023993 56.943568)
+        (xy 52.987018 56.930692)
+        (xy 52.96373 56.914813)
+        (xy 52.96144 56.913188)
+        (xy 52.919822 56.882473)
+        (xy 52.919816 56.88247)
+        (xy 52.915284 56.879125)
+        (xy 52.909965 56.877263)
+        (xy 52.907862 56.876152)
+        (xy 52.907476 56.875919)
+        (xy 52.907052 56.875744)
+        (xy 52.904913 56.874714)
+        (xy 52.900259 56.871541)
+        (xy 52.894876 56.86988)
+        (xy 52.894875 56.86988)
+        (xy 52.845471 56.85464)
+        (xy 52.842802 56.853761)
+        (xy 52.793988 56.836681)
+        (xy 52.793984 56.83668)
+        (xy 52.788665 56.834819)
+        (xy 52.783031 56.834607)
+        (xy 52.780702 56.834167)
+        (xy 52.780256 56.834056)
+        (xy 52.779817 56.834015)
+        (xy 52.777451 56.833658)
+        (xy 52.772073 56.832)
+        (xy 52.766441 56.832)
+        (xy 52.714707 56.832)
+        (xy 52.711896 56.831947)
+        (xy 52.660244 56.830014)
+        (xy 52.660239 56.830014)
+        (xy 52.654614 56.829804)
+        (xy 52.649173 56.831261)
+        (xy 52.646819 56.831527)
+        (xy 52.638401 56.832)
+        (xy 52.512917 56.832)
+        (xy 52.481137 56.824955)
+        (xy 52.416832 56.79497)
+        (xy 52.416833 56.79497)
+        (xy 52.411619 56.792539)
+        (xy 52.405917 56.791788)
+        (xy 52.405916 56.791788)
+        (xy 52.364385 56.78632)
+        (xy 52.36438 56.786319)
+        (xy 52.361952 56.786)
+        (xy 50.632048 56.786)
+        (xy 50.62962 56.786319)
+        (xy 50.629614 56.78632)
+        (xy 50.588083 56.791788)
+        (xy 50.588081 56.791788)
+        (xy 50.582381 56.792539)
+        (xy 50.577174 56.794966)
+        (xy 50.577167 56.794969)
+        (xy 50.479354 56.84058)
+        (xy 50.479352 56.840581)
+        (xy 50.473393 56.84336)
+        (xy 50.468743 56.848009)
+        (xy 50.46874 56.848012)
+        (xy 50.393012 56.92374)
+        (xy 50.393009 56.923743)
+        (xy 50.38836 56.928393)
+        (xy 50.385581 56.934352)
+        (xy 50.38558 56.934354)
+        (xy 50.339969 57.032167)
+        (xy 50.339966 57.032174)
+        (xy 50.337539 57.037381)
+        (xy 50.336788 57.043081)
+        (xy 50.336788 57.043083)
+        (xy 50.331469 57.083487)
+        (xy 50.331 57.087048)
+        (xy 50.331 57.466952)
+        (xy 50.102 57.466952)
+        (xy 50.102 56.920473)
+        (xy 50.107724 56.891695)
+        (xy 50.124026 56.867299)
+        (xy 50.689299 56.302026)
+        (xy 50.713695 56.285724)
+        (xy 50.742473 56.28)
+        (xy 50.97582 56.28)
+        (xy 50.978774 56.28)
+        (xy 51.070332 56.265499)
+        (xy 51.180689 56.209269)
+        (xy 51.233931 56.156026)
+        (xy 51.258328 56.139724)
+        (xy 51.287106 56.134)
+        (xy 51.72454 56.134)
+        (xy 51.753318 56.139724)
+        (xy 51.777714 56.156026)
+        (xy 51.826434 56.204746)
+        (xy 51.849006 56.216247)
+        (xy 51.925702 56.255326)
+        (xy 51.943847 56.264571)
+        (xy 51.949692 56.265496)
+        (xy 51.949693 56.265497)
+        (xy 51.949706 56.265499)
+        (xy 52.041263 56.28)
+        (xy 52.606736 56.279999)
+        (xy 52.704153 56.264571)
+        (xy 52.821566 56.204746)
+        (xy 52.870285 56.156026)
+        (xy 52.894682 56.139724)
+        (xy 52.92346 56.134)
+        (xy 53.360894 56.134)
+        (xy 53.389672 56.139724)
+        (xy 53.414068 56.156026)
+        (xy 53.467311 56.209269)
+        (xy 53.577668 56.265499)
+        (xy 53.583513 56.266424)
+        (xy 53.583514 56.266425)
+        (xy 53.592733 56.267885)
+        (xy 53.669226 56.28)
+        (xy 54.27782 56.28)
+        (xy 54.280774 56.28)
+        (xy 54.372332 56.265499)
+        (xy 54.482689 56.209269)
+        (xy 54.570269 56.121689)
+        (xy 54.626499 56.011332)
+        (xy 54.641 55.919774)
+        (xy 54.641 55.458226)
+        (xy 54.626499 55.366668)
+        (xy 54.602835 55.320226)
+        (xy 54.572957 55.261587)
+        (xy 54.570269 55.256311)
+        (xy 54.482689 55.168731)
+        (xy 54.469958 55.162244)
+        (xy 54.377605 55.115187)
+        (xy 54.3776 55.115185)
+        (xy 54.372332 55.112501)
+        (xy 54.36649 55.111575)
+        (xy 54.366485 55.111574)
+        (xy 54.283692 55.098462)
+        (xy 54.28369 55.098461)
+        (xy 54.280774 55.098)
+        (xy 53.669226 55.098)
+        (xy 53.66631 55.098461)
+        (xy 53.666307 55.098462)
+        (xy 53.583514 55.111574)
+        (xy 53.583507 55.111576)
+        (xy 53.577668 55.112501)
+        (xy 53.5724 55.115184)
+        (xy 53.572394 55.115187)
+        (xy 53.472587 55.166042)
+        (xy 53.472583 55.166044)
+        (xy 53.467311 55.168731)
+        (xy 53.463124 55.172917)
+        (xy 53.463121 55.17292)
+        (xy 53.414068 55.221974)
+        (xy 53.389672 55.238276)
+        (xy 53.360894 55.244)
+        (xy 53.000351 55.244)
+        (xy 52.961059 55.232919)
+        (xy 52.933348 55.20294)
+        (xy 52.917438 55.171715)
+        (xy 52.917434 55.171709)
+        (xy 52.914746 55.166434)
+        (xy 52.821566 55.073254)
+        (xy 52.816289 55.070565)
+        (xy 52.709426 55.016115)
+        (xy 52.709422 55.016113)
+        (xy 52.704153 55.013429)
+        (xy 52.698311 55.012503)
+        (xy 52.698306 55.012502)
+        (xy 52.609655 54.998462)
+        (xy 52.609652 54.998461)
+        (xy 52.606737 54.998)
+        (xy 52.603783 54.998)
+        (xy 52.044218 54.998)
+        (xy 52.044205 54.998)
+        (xy 52.041264 54.998001)
+        (xy 52.03835 54.998462)
+        (xy 52.038343 54.998463)
+        (xy 51.949692 55.012503)
+        (xy 51.94969 55.012503)
+        (xy 51.943847 55.013429)
+        (xy 51.938577 55.016113)
+        (xy 51.938574 55.016115)
+        (xy 51.83171 55.070565)
+        (xy 51.831706 55.070567)
+        (xy 51.826434 55.073254)
+        (xy 51.822247 55.07744)
+        (xy 51.822244 55.077443)
+        (xy 51.737443 55.162244)
+        (xy 51.73744 55.162247)
+        (xy 51.733254 55.166434)
+        (xy 51.730568 55.171704)
+        (xy 51.730561 55.171715)
+        (xy 51.714652 55.20294)
+        (xy 51.686941 55.232919)
+        (xy 51.647649 55.244)
+        (xy 51.287106 55.244)
+        (xy 51.258328 55.238276)
+        (xy 51.233932 55.221974)
+        (xy 51.184878 55.17292)
+        (xy 51.180689 55.168731)
+        (xy 51.167958 55.162244)
+        (xy 51.075605 55.115187)
+        (xy 51.0756 55.115185)
+        (xy 51.070332 55.112501)
+        (xy 51.06449 55.111575)
+        (xy 51.064485 55.111574)
+        (xy 50.981692 55.098462)
+        (xy 50.98169 55.098461)
+        (xy 50.978774 55.098)
+        (xy 50.367226 55.098)
+        (xy 50.36431 55.098461)
+        (xy 50.364307 55.098462)
+        (xy 50.281514 55.111574)
+        (xy 50.281507 55.111576)
+        (xy 50.275668 55.112501)
+        (xy 50.2704 55.115184)
+        (xy 50.270394 55.115187)
+        (xy 50.170587 55.166042)
+        (xy 50.170583 55.166044)
+        (xy 50.165311 55.168731)
+        (xy 50.161124 55.172917)
+        (xy 50.161121 55.17292)
+        (xy 50.08192 55.252121)
+        (xy 50.081917 55.252124)
+        (xy 50.077731 55.256311)
+        (xy 50.075044 55.261583)
+        (xy 50.075042 55.261587)
+        (xy 50.024187 55.361394)
+        (xy 50.024184 55.3614)
+        (xy 50.021501 55.366668)
+        (xy 50.020576 55.372507)
+        (xy 50.020574 55.372514)
+        (xy 50.007462 55.455307)
+        (xy 50.007 55.458226)
+        (xy 50.007 55.46118)
+        (xy 50.007 55.694527)
+        (xy 50.001276 55.723305)
+        (xy 49.984974 55.747701)
+        (xy 49.587374 56.1453)
+        (xy 49.548871 56.165881)
+        (xy 49.505422 56.161602)
+        (xy 49.471673 56.133905)
+        (xy 49.459 56.092126)
+        (xy 49.459 55.090884)
+        (xy 49.459 55.087188)
+        (xy 49.447918 55.031475)
+        (xy 49.43524 55.012502)
+        (xy 49.409817 54.974454)
+        (xy 49.405703 54.968297)
+        (xy 49.368042 54.943132)
+        (xy 49.348683 54.930196)
+        (xy 49.34868 54.930194)
+        (xy 49.342525 54.926082)
+        (xy 49.335261 54.924637)
+        (xy 49.312668 54.920143)
+        (xy 49.286812 54.915)
+        (xy 48.249188 54.915)
+        (xy 48.245563 54.91572)
+        (xy 48.245563 54.915721)
+        (xy 48.200738 54.924637)
+        (xy 48.200736 54.924637)
+        (xy 48.193475 54.926082)
+        (xy 48.187321 54.930193)
+        (xy 48.187316 54.930196)
+        (xy 48.136454 54.964182)
+        (xy 48.136451 54.964184)
+        (xy 48.130297 54.968297)
+        (xy 48.126184 54.974451)
+        (xy 48.126182 54.974454)
+        (xy 48.092196 55.025316)
+        (xy 48.092193 55.025321)
+        (xy 48.088082 55.031475)
+        (xy 48.086637 55.038736)
+        (xy 48.086637 55.038738)
+        (xy 48.07772 55.083564)
+        (xy 48.077719 55.083572)
+        (xy 48.077 55.087188)
+        (xy 48.077 55.090882)
+        (xy 48.076775 55.093169)
+        (xy 48.064464 55.127578)
+        (xy 48.037386 55.15212)
+        (xy 48.001937 55.161)
+        (xy 47.514103 55.161)
+        (xy 47.474811 55.149918)
+        (xy 47.453907 55.127305)
+        (xy 47.452436 55.128375)
+        (xy 47.448957 55.123587)
+        (xy 47.446269 55.118311)
+        (xy 47.393025 55.065067)
+        (xy 47.376724 55.040672)
+        (xy 47.371 55.011894)
+        (xy 47.371 54.589106)
+        (xy 47.376724 54.560328)
+        (xy 47.393026 54.535932)
+        (xy 47.417284 54.511674)
+        (xy 47.446269 54.482689)
+        (xy 47.502499 54.372332)
+        (xy 47.517 54.280774)
+        (xy 47.517 53.669226)
+        (xy 47.509966 53.624812)
+        (xy 48.077 53.624812)
+        (xy 48.088082 53.680525)
+        (xy 48.092194 53.68668)
+        (xy 48.092196 53.686683)
+        (xy 48.126182 53.737545)
+        (xy 48.130297 53.743703)
+        (xy 48.136454 53.747817)
+        (xy 48.187316 53.781803)
+        (xy 48.187317 53.781803)
+        (xy 48.193475 53.785918)
+        (xy 48.249188 53.797)
+        (xy 48.798527 53.797)
+        (xy 48.827305 53.802724)
+        (xy 48.8517 53.819025)
+        (xy 49.198674 54.166)
+        (xy 49.365686 54.333012)
+        (xy 49.371305 54.339299)
+        (xy 49.391389 54.364484)
+        (xy 49.391391 54.364486)
+        (xy 49.394905 54.368892)
+        (xy 49.44229 54.401198)
+        (xy 49.444543 54.402797)
+        (xy 49.490716 54.436875)
+        (xy 49.496035 54.438736)
+        (xy 49.498137 54.439847)
+        (xy 49.498525 54.440081)
+        (xy 49.498957 54.44026)
+        (xy 49.501085 54.441285)
+        (xy 49.505741 54.444459)
+        (xy 49.560533 54.46136)
+        (xy 49.563184 54.462232)
+        (xy 49.612015 54.47932)
+        (xy 49.612018 54.47932)
+        (xy 49.617335 54.481181)
+        (xy 49.622964 54.481391)
+        (xy 49.625293 54.481832)
+        (xy 49.625737 54.481942)
+        (xy 49.626205 54.481986)
+        (xy 49.628538 54.482337)
+        (xy 49.633927 54.484)
+        (xy 49.691293 54.484)
+        (xy 49.694103 54.484052)
+        (xy 49.751386 54.486196)
+        (xy 49.756831 54.484736)
+        (xy 49.759173 54.484473)
+        (xy 49.767593 54.484)
+        (xy 50.058894 54.484)
+        (xy 50.087672 54.489724)
+        (xy 50.112068 54.506026)
+        (xy 50.165311 54.559269)
+        (xy 50.177454 54.565456)
+        (xy 50.269644 54.61243)
+        (xy 50.275668 54.615499)
+        (xy 50.281513 54.616424)
+        (xy 50.281514 54.616425)
+        (xy 50.29273 54.618201)
+        (xy 50.367226 54.63)
+        (xy 50.97582 54.63)
+        (xy 50.978774 54.63)
+        (xy 51.070332 54.615499)
+        (xy 51.180689 54.559269)
+        (xy 51.268269 54.471689)
+        (xy 51.324499 54.361332)
+        (xy 51.327284 54.343746)
+        (xy 51.6585 54.343746)
+        (xy 51.658962 54.349618)
+        (xy 51.672984 54.438151)
+        (xy 51.676597 54.449271)
+        (xy 51.730976 54.555994)
+        (xy 51.737851 54.565456)
+        (xy 51.822543 54.650148)
+        (xy 51.832005 54.657023)
+        (xy 51.938728 54.711402)
+        (xy 51.949848 54.715015)
+        (xy 52.038381 54.729037)
+        (xy 52.044254 54.7295)
+        (xy 52.187098 54.7295)
+        (xy 52.194907 54.727407)
+        (xy 52.197 54.719598)
+        (xy 52.451 54.719598)
+        (xy 52.453092 54.727407)
+        (xy 52.460902 54.7295)
+        (xy 52.603746 54.7295)
+        (xy 52.609618 54.729037)
+        (xy 52.698151 54.715015)
+        (xy 52.709271 54.711402)
+        (xy 52.815994 54.657023)
+        (xy 52.825456 54.650148)
+        (xy 52.910148 54.565456)
+        (xy 52.917023 54.555994)
+        (xy 52.971402 54.449271)
+        (xy 52.975015 54.438151)
+        (xy 52.989037 54.349618)
+        (xy 52.9895 54.343746)
+        (xy 52.9895 54.266779)
+        (xy 53.309501 54.266779)
+        (xy 53.309963 54.272654)
+        (xy 53.323057 54.355328)
+        (xy 53.326669 54.366447)
+        (xy 53.377452 54.466114)
+        (xy 53.38433 54.47558)
+        (xy 53.463419 54.554669)
+        (xy 53.472885 54.561547)
+        (xy 53.572551 54.61233)
+        (xy 53.583671 54.615943)
+        (xy 53.666346 54.629037)
+        (xy 53.672219 54.6295)
+        (xy 53.838098 54.6295)
+        (xy 53.845907 54.627407)
+        (xy 53.848 54.619598)
+        (xy 53.848 54.619597)
+        (xy 54.102 54.619597)
+        (xy 54.104092 54.627406)
+        (xy 54.111902 54.629499)
+        (xy 54.277779 54.629499)
+        (xy 54.283654 54.629036)
+        (xy 54.366328 54.615942)
+        (xy 54.377447 54.61233)
+        (xy 54.477114 54.561547)
+        (xy 54.48658 54.554669)
+        (xy 54.565669 54.47558)
+        (xy 54.572547 54.466114)
+        (xy 54.62333 54.366448)
+        (xy 54.626943 54.355328)
+        (xy 54.640037 54.272653)
+        (xy 54.6405 54.266781)
+        (xy 54.6405 54.266779)
+        (xy 54.960501 54.266779)
+        (xy 54.960963 54.272654)
+        (xy 54.974057 54.355328)
+        (xy 54.977669 54.366447)
+        (xy 55.028452 54.466114)
+        (xy 55.03533 54.47558)
+        (xy 55.114419 54.554669)
+        (xy 55.123885 54.561547)
+        (xy 55.223551 54.61233)
+        (xy 55.234671 54.615943)
+        (xy 55.317346 54.629037)
+        (xy 55.323219 54.6295)
+        (xy 55.489098 54.6295)
+        (xy 55.496907 54.627407)
+        (xy 55.499 54.619598)
+        (xy 55.499 54.175902)
+        (xy 55.496907 54.168092)
+        (xy 55.489098 54.166)
+        (xy 54.970403 54.166)
+        (xy 54.962593 54.168092)
+        (xy 54.960501 54.175902)
+        (xy 54.960501 54.266779)
+        (xy 54.6405 54.266779)
+        (xy 54.6405 54.175902)
+        (xy 54.638407 54.168092)
+        (xy 54.630598 54.166)
+        (xy 54.111902 54.166)
+        (xy 54.104092 54.168092)
+        (xy 54.102 54.175902)
+        (xy 54.102 54.619597)
+        (xy 53.848 54.619597)
+        (xy 53.848 54.175902)
+        (xy 53.845907 54.168092)
+        (xy 53.838098 54.166)
+        (xy 53.319403 54.166)
+        (xy 53.311593 54.168092)
+        (xy 53.309501 54.175902)
+        (xy 53.309501 54.266779)
+        (xy 52.9895 54.266779)
+        (xy 52.9895 54.225902)
+        (xy 52.987407 54.218092)
+        (xy 52.979598 54.216)
+        (xy 52.460902 54.216)
+        (xy 52.453092 54.218092)
+        (xy 52.451 54.225902)
+        (xy 52.451 54.719598)
+        (xy 52.197 54.719598)
+        (xy 52.197 54.225902)
+        (xy 52.194907 54.218092)
+        (xy 52.187098 54.216)
+        (xy 51.668402 54.216)
+        (xy 51.660592 54.218092)
+        (xy 51.6585 54.225902)
+        (xy 51.6585 54.343746)
+        (xy 51.327284 54.343746)
+        (xy 51.339 54.269774)
+        (xy 51.339 53.952098)
+        (xy 51.6585 53.952098)
+        (xy 51.660592 53.959907)
+        (xy 51.668402 53.962)
+        (xy 52.187098 53.962)
+        (xy 52.194907 53.959907)
+        (xy 52.197 53.952098)
+        (xy 52.451 53.952098)
+        (xy 52.453092 53.959907)
+        (xy 52.460902 53.962)
+        (xy 52.979598 53.962)
+        (xy 52.987407 53.959907)
+        (xy 52.9895 53.952098)
+        (xy 52.9895 53.902098)
+        (xy 53.3095 53.902098)
+        (xy 53.311592 53.909907)
+        (xy 53.319402 53.912)
+        (xy 53.838098 53.912)
+        (xy 53.845907 53.909907)
+        (xy 53.848 53.902098)
+        (xy 54.102 53.902098)
+        (xy 54.104092 53.909907)
+        (xy 54.111902 53.912)
+        (xy 54.630597 53.912)
+        (xy 54.638406 53.909907)
+        (xy 54.640499 53.902098)
+        (xy 54.9605 53.902098)
+        (xy 54.962592 53.909907)
+        (xy 54.970402 53.912)
+        (xy 55.489098 53.912)
+        (xy 55.496907 53.909907)
+        (xy 55.499 53.902098)
+        (xy 55.753 53.902098)
+        (xy 55.755092 53.909907)
+        (xy 55.762902 53.912)
+        (xy 56.281597 53.912)
+        (xy 56.289406 53.909907)
+        (xy 56.291499 53.902098)
+        (xy 56.291499 53.811221)
+        (xy 56.291036 53.805345)
+        (xy 56.277942 53.722671)
+        (xy 56.27433 53.711552)
+        (xy 56.223547 53.611885)
+        (xy 56.216669 53.602419)
+        (xy 56.13758 53.52333)
+        (xy 56.128114 53.516452)
+        (xy 56.028448 53.465669)
+        (xy 56.017328 53.462056)
+        (xy 55.934653 53.448962)
+        (xy 55.928781 53.4485)
+        (xy 55.762902 53.4485)
+        (xy 55.755092 53.450592)
+        (xy 55.753 53.458402)
+        (xy 55.753 53.902098)
+        (xy 55.499 53.902098)
+        (xy 55.499 53.458403)
+        (xy 55.496907 53.450593)
+        (xy 55.489098 53.448501)
+        (xy 55.323221 53.448501)
+        (xy 55.317345 53.448963)
+        (xy 55.234671 53.462057)
+        (xy 55.223552 53.465669)
+        (xy 55.123885 53.516452)
+        (xy 55.114419 53.52333)
+        (xy 55.03533 53.602419)
+        (xy 55.028452 53.611885)
+        (xy 54.977669 53.711551)
+        (xy 54.974056 53.722671)
+        (xy 54.960962 53.805346)
+        (xy 54.9605 53.811219)
+        (xy 54.9605 53.902098)
+        (xy 54.640499 53.902098)
+        (xy 54.640499 53.811221)
+        (xy 54.640036 53.805345)
+        (xy 54.626942 53.722671)
+        (xy 54.62333 53.711552)
+        (xy 54.572547 53.611885)
+        (xy 54.565669 53.602419)
+        (xy 54.48658 53.52333)
+        (xy 54.477114 53.516452)
+        (xy 54.377448 53.465669)
+        (xy 54.366328 53.462056)
+        (xy 54.283653 53.448962)
+        (xy 54.277781 53.4485)
+        (xy 54.111902 53.4485)
+        (xy 54.104092 53.450592)
+        (xy 54.102 53.458402)
+        (xy 54.102 53.902098)
+        (xy 53.848 53.902098)
+        (xy 53.848 53.458403)
+        (xy 53.845907 53.450593)
+        (xy 53.838098 53.448501)
+        (xy 53.672221 53.448501)
+        (xy 53.666345 53.448963)
+        (xy 53.583671 53.462057)
+        (xy 53.572552 53.465669)
+        (xy 53.472885 53.516452)
+        (xy 53.463419 53.52333)
+        (xy 53.38433 53.602419)
+        (xy 53.377452 53.611885)
+        (xy 53.326669 53.711551)
+        (xy 53.323056 53.722671)
+        (xy 53.309962 53.805346)
+        (xy 53.3095 53.811219)
+        (xy 53.3095 53.902098)
+        (xy 52.9895 53.902098)
+        (xy 52.9895 53.834254)
+        (xy 52.989037 53.828381)
+        (xy 52.975015 53.739848)
+        (xy 52.971402 53.728728)
+        (xy 52.917023 53.622005)
+        (xy 52.910148 53.612543)
+        (xy 52.825456 53.527851)
+        (xy 52.815994 53.520976)
+        (xy 52.709271 53.466597)
+        (xy 52.698151 53.462984)
+        (xy 52.609618 53.448962)
+        (xy 52.603746 53.4485)
+        (xy 52.460902 53.4485)
+        (xy 52.453092 53.450592)
+        (xy 52.451 53.458402)
+        (xy 52.451 53.952098)
+        (xy 52.197 53.952098)
+        (xy 52.197 53.458402)
+        (xy 52.194907 53.450592)
+        (xy 52.187098 53.4485)
+        (xy 52.044254 53.4485)
+        (xy 52.038381 53.448962)
+        (xy 51.949848 53.462984)
+        (xy 51.938728 53.466597)
+        (xy 51.832005 53.520976)
+        (xy 51.822543 53.527851)
+        (xy 51.737851 53.612543)
+        (xy 51.730976 53.622005)
+        (xy 51.676597 53.728728)
+        (xy 51.672984 53.739848)
+        (xy 51.658962 53.828381)
+        (xy 51.6585 53.834254)
+        (xy 51.6585 53.952098)
+        (xy 51.339 53.952098)
+        (xy 51.339 53.808226)
+        (xy 51.324499 53.716668)
+        (xy 51.311982 53.692103)
+        (xy 51.277696 53.624812)
+        (xy 51.268269 53.606311)
+        (xy 51.180689 53.518731)
+        (xy 51.175412 53.516042)
+        (xy 51.075605 53.465187)
+        (xy 51.0756 53.465185)
+        (xy 51.070332 53.462501)
+        (xy 51.06449 53.461575)
+        (xy 51.064485 53.461574)
+        (xy 50.981692 53.448462)
+        (xy 50.98169 53.448461)
+        (xy 50.978774 53.448)
+        (xy 50.367226 53.448)
+        (xy 50.36431 53.448461)
+        (xy 50.364307 53.448462)
+        (xy 50.281514 53.461574)
+        (xy 50.281507 53.461576)
+        (xy 50.275668 53.462501)
+        (xy 50.2704 53.465184)
+        (xy 50.270394 53.465187)
+        (xy 50.170587 53.516042)
+        (xy 50.170583 53.516044)
+        (xy 50.165311 53.518731)
+        (xy 50.161124 53.522917)
+        (xy 50.161121 53.52292)
+        (xy 50.112068 53.571974)
+        (xy 50.087672 53.588276)
+        (xy 50.058894 53.594)
+        (xy 49.916473 53.594)
+        (xy 49.887695 53.588276)
+        (xy 49.863299 53.571974)
+        (xy 49.481026 53.189701)
+        (xy 49.464724 53.165305)
+        (xy 49.459 53.136527)
+        (xy 49.459 52.590884)
+        (xy 49.459 52.587188)
+        (xy 49.447918 52.531475)
+        (xy 49.405703 52.468297)
+        (xy 49.399545 52.464182)
+        (xy 49.348683 52.430196)
+        (xy 49.34868 52.430194)
+        (xy 49.342525 52.426082)
+        (xy 49.335261 52.424637)
+        (xy 49.298958 52.417416)
+        (xy 49.286812 52.415)
+        (xy 48.249188 52.415)
+        (xy 48.245563 52.41572)
+        (xy 48.245563 52.415721)
+        (xy 48.200738 52.424637)
+        (xy 48.200736 52.424637)
+        (xy 48.193475 52.426082)
+        (xy 48.187321 52.430193)
+        (xy 48.187316 52.430196)
+        (xy 48.136454 52.464182)
+        (xy 48.136451 52.464184)
+        (xy 48.130297 52.468297)
+        (xy 48.126184 52.474451)
+        (xy 48.126182 52.474454)
+        (xy 48.092196 52.525316)
+        (xy 48.092193 52.525321)
+        (xy 48.088082 52.531475)
+        (xy 48.086637 52.538736)
+        (xy 48.086637 52.538738)
+        (xy 48.081231 52.565917)
+        (xy 48.077 52.587188)
+        (xy 48.077 53.624812)
+        (xy 47.509966 53.624812)
+        (xy 47.502499 53.577668)
+        (xy 47.446269 53.467311)
+        (xy 47.358689 53.379731)
+        (xy 47.353412 53.377042)
+        (xy 47.253605 53.326187)
+        (xy 47.2536 53.326185)
+        (xy 47.248332 53.323501)
+        (xy 47.24249 53.322575)
+        (xy 47.242485 53.322574)
+        (xy 47.159692 53.309462)
+        (xy 47.15969 53.309461)
+        (xy 47.156774 53.309)
+        (xy 46.695226 53.309)
+        (xy 46.69231 53.309461)
+        (xy 46.692307 53.309462)
+        (xy 46.609514 53.322574)
+        (xy 46.609507 53.322576)
+        (xy 46.603668 53.323501)
+        (xy 46.5984 53.326184)
+        (xy 46.598394 53.326187)
+        (xy 46.498587 53.377042)
+        (xy 46.498583 53.377044)
+        (xy 46.493311 53.379731)
+        (xy 46.489124 53.383917)
+        (xy 46.489121 53.38392)
+        (xy 46.40992 53.463121)
+        (xy 46.409917 53.463124)
+        (xy 46.405731 53.467311)
+        (xy 46.403044 53.472583)
+        (xy 46.403042 53.472587)
+        (xy 46.352187 53.572394)
+        (xy 46.352184 53.5724)
+        (xy 46.349501 53.577668)
+        (xy 46.348576 53.583507)
+        (xy 46.348574 53.583514)
+        (xy 46.335462 53.666307)
+        (xy 46.335 53.669226)
+        (xy 46.335 54.280774)
+        (xy 46.335461 54.28369)
+        (xy 46.335462 54.283692)
+        (xy 46.348574 54.366485)
+        (xy 46.348575 54.36649)
+        (xy 46.349501 54.372332)
+        (xy 46.352185 54.3776)
+        (xy 46.352187 54.377605)
+        (xy 46.402705 54.476751)
+        (xy 46.405731 54.482689)
+        (xy 46.409919 54.486877)
+        (xy 46.40992 54.486878)
+        (xy 46.458974 54.535932)
+        (xy 46.475276 54.560328)
+        (xy 46.481 54.589106)
+        (xy 46.481 55.011894)
+        (xy 46.475276 55.040672)
+        (xy 46.458974 55.065068)
+        (xy 46.40992 55.114121)
+        (xy 46.409917 55.114124)
+        (xy 46.405731 55.118311)
+        (xy 46.403044 55.123583)
+        (xy 46.403042 55.123587)
+        (xy 46.352187 55.223394)
+        (xy 46.352184 55.2234)
+        (xy 46.349501 55.228668)
+        (xy 46.348576 55.234507)
+        (xy 46.348574 55.234514)
+        (xy 46.335462 55.317307)
+        (xy 46.335 55.320226)
+        (xy 46.335 55.931774)
+        (xy 46.335461 55.93469)
+        (xy 46.335462 55.934692)
+        (xy 46.348574 56.017485)
+        (xy 46.348575 56.01749)
+        (xy 46.349501 56.023332)
+        (xy 46.352185 56.0286)
+        (xy 46.352187 56.028605)
+        (xy 46.403042 56.128412)
+        (xy 46.405731 56.133689)
+        (xy 46.493311 56.221269)
+        (xy 46.526842 56.238354)
+        (xy 46.587578 56.269301)
+        (xy 46.603668 56.277499)
+        (xy 46.609513 56.278424)
+        (xy 46.609514 56.278425)
+        (xy 46.619453 56.279999)
+        (xy 46.695226 56.292)
+        (xy 47.15382 56.292)
+        (xy 47.156774 56.292)
+        (xy 47.248332 56.277499)
+        (xy 47.358689 56.221269)
+        (xy 47.446269 56.133689)
+        (xy 47.467479 56.09206)
+        (xy 47.495192 56.062081)
+        (xy 47.534484 56.051)
+        (xy 48.001937 56.051)
+        (xy 48.037386 56.05988)
+        (xy 48.064464 56.084422)
+        (xy 48.076775 56.118831)
+        (xy 48.077 56.121118)
+        (xy 48.077 56.124812)
+        (xy 48.077719 56.128428)
+        (xy 48.07772 56.128435)
+        (xy 48.084688 56.163461)
+        (xy 48.088082 56.180525)
+        (xy 48.092194 56.18668)
+        (xy 48.092196 56.186683)
+        (xy 48.126182 56.237545)
+        (xy 48.130297 56.243703)
+        (xy 48.136454 56.247817)
+        (xy 48.187316 56.281803)
+        (xy 48.187317 56.281803)
+        (xy 48.193475 56.285918)
+        (xy 48.249188 56.297)
+        (xy 48.252885 56.297)
+        (xy 48.255169 56.297225)
+        (xy 48.289578 56.309536)
+        (xy 48.31412 56.336614)
+        (xy 48.323 56.372063)
+        (xy 48.323 56.680527)
+        (xy 48.317276 56.709305)
+        (xy 48.300974 56.733701)
+        (xy 48.224701 56.809974)
+        (xy 48.200305 56.826276)
+        (xy 48.171527 56.832)
+        (xy 47.562917 56.832)
+        (xy 47.531137 56.824955)
+        (xy 47.466832 56.79497)
+        (xy 47.466833 56.79497)
+        (xy 47.461619 56.792539)
+        (xy 47.455917 56.791788)
+        (xy 47.455916 56.791788)
+        (xy 47.414385 56.78632)
+        (xy 47.41438 56.786319)
+        (xy 47.411952 56.786)
+        (xy 45.682048 56.786)
+        (xy 45.67962 56.786319)
+        (xy 45.679614 56.78632)
+        (xy 45.638083 56.791788)
+        (xy 45.638081 56.791788)
+        (xy 45.632381 56.792539)
+        (xy 45.627174 56.794966)
+        (xy 45.627167 56.794969)
+        (xy 45.529354 56.84058)
+        (xy 45.529352 56.840581)
+        (xy 45.523393 56.84336)
+        (xy 45.518743 56.848009)
+        (xy 45.51874 56.848012)
+        (xy 45.443012 56.92374)
+        (xy 45.443009 56.923743)
+        (xy 45.43836 56.928393)
+        (xy 45.435581 56.934352)
+        (xy 45.43558 56.934354)
+        (xy 45.389969 57.032167)
+        (xy 45.389966 57.032174)
+        (xy 45.387539 57.037381)
+        (xy 45.386788 57.043081)
+        (xy 45.386788 57.043083)
+        (xy 45.381469 57.083487)
+        (xy 45.381 57.087048)
+        (xy 45.381 57.466952)
+        (xy 44.888277 57.466952)
+        (xy 44.658321 57.236996)
+        (xy 44.652701 57.230708)
+        (xy 44.632611 57.205516)
+        (xy 44.632608 57.205513)
+        (xy 44.629095 57.201108)
+        (xy 44.624438 57.197932)
+        (xy 44.624435 57.19793)
+        (xy 44.581731 57.168814)
+        (xy 44.57944 57.167188)
+        (xy 44.537822 57.136473)
+        (xy 44.537816 57.13647)
+        (xy 44.533284 57.133125)
+        (xy 44.527965 57.131263)
+        (xy 44.525862 57.130152)
+        (xy 44.525476 57.129919)
+        (xy 44.525052 57.129744)
+        (xy 44.522913 57.128714)
+        (xy 44.518259 57.125541)
+        (xy 44.512876 57.12388)
+        (xy 44.512875 57.12388)
+        (xy 44.463471 57.10864)
+        (xy 44.460802 57.107761)
+        (xy 44.411988 57.090681)
+        (xy 44.411984 57.09068)
+        (xy 44.406665 57.088819)
+        (xy 44.401031 57.088607)
+        (xy 44.398702 57.088167)
+        (xy 44.398256 57.088056)
+        (xy 44.397817 57.088015)
+        (xy 44.395451 57.087658)
+        (xy 44.390073 57.086)
+        (xy 44.384441 57.086)
+        (xy 44.349293 57.086)
+        (xy 44.31 57.074918)
+        (xy 44.282289 57.044939)
+        (xy 44.273958 57.028589)
+        (xy 44.271269 57.023311)
+        (xy 44.183689 56.935731)
+        (xy 44.17399 56.930789)
+        (xy 44.078605 56.882187)
+        (xy 44.0786 56.882185)
+        (xy 44.073332 56.879501)
+        (xy 44.06749 56.878575)
+        (xy 44.067485 56.878574)
+        (xy 43.984692 56.865462)
+        (xy 43.98469 56.865461)
+        (xy 43.981774 56.865)
+        (xy 43.97882 56.865)
+        (xy 43.841473 56.865)
+        (xy 43.812695 56.859276)
+        (xy 43.788299 56.842974)
+        (xy 43.343795 56.39847)
+        (xy 43.32229 56.354135)
+        (xy 43.33285 56.306005)
+        (xy 43.37094 56.274744)
+        (xy 43.420206 56.273776)
+        (xy 43.423394 56.274812)
+        (xy 43.428668 56.277499)
+        (xy 43.434513 56.278424)
+        (xy 43.434514 56.278425)
+        (xy 43.444453 56.279999)
+        (xy 43.520226 56.292)
+        (xy 43.97882 56.292)
+        (xy 43.981774 56.292)
+        (xy 44.073332 56.277499)
+        (xy 44.183689 56.221269)
+        (xy 44.271269 56.133689)
+        (xy 44.27628 56.123854)
+        (xy 44.282291 56.112059)
+        (xy 44.310003 56.082081)
+        (xy 44.349294 56.071)
+        (xy 44.677706 56.071)
+        (xy 44.716997 56.082081)
+        (xy 44.744709 56.112059)
+        (xy 44.75304 56.128409)
+        (xy 44.753042 56.128412)
+        (xy 44.755731 56.133689)
+        (xy 44.843311 56.221269)
+        (xy 44.876842 56.238354)
+        (xy 44.937578 56.269301)
+        (xy 44.953668 56.277499)
+        (xy 44.959513 56.278424)
+        (xy 44.959514 56.278425)
+        (xy 44.969453 56.279999)
+        (xy 45.045226 56.292)
+        (xy 45.50382 56.292)
+        (xy 45.506774 56.292)
+        (xy 45.598332 56.277499)
+        (xy 45.708689 56.221269)
+        (xy 45.796269 56.133689)
+        (xy 45.852499 56.023332)
+        (xy 45.867 55.931774)
+        (xy 45.867 55.320226)
+        (xy 45.852499 55.228668)
+        (xy 45.841129 55.206354)
+        (xy 45.800991 55.127578)
+        (xy 45.796269 55.118311)
+        (xy 45.743025 55.065067)
+        (xy 45.726724 55.040672)
+        (xy 45.721 55.011894)
+        (xy 45.721 54.589106)
+        (xy 45.726724 54.560328)
+        (xy 45.743026 54.535932)
+        (xy 45.767284 54.511674)
+        (xy 45.796269 54.482689)
+        (xy 45.852499 54.372332)
+        (xy 45.867 54.280774)
+        (xy 45.867 53.669226)
+        (xy 45.852499 53.577668)
+        (xy 45.796269 53.467311)
+        (xy 45.708689 53.379731)
+        (xy 45.703412 53.377042)
+        (xy 45.603605 53.326187)
+        (xy 45.6036 53.326185)
+        (xy 45.598332 53.323501)
+        (xy 45.59249 53.322575)
+        (xy 45.592485 53.322574)
+        (xy 45.509692 53.309462)
+        (xy 45.50969 53.309461)
+        (xy 45.506774 53.309)
+        (xy 45.045226 53.309)
+        (xy 45.04231 53.309461)
+        (xy 45.042307 53.309462)
+        (xy 44.959514 53.322574)
+        (xy 44.959507 53.322576)
+        (xy 44.953668 53.323501)
+        (xy 44.9484 53.326184)
+        (xy 44.948394 53.326187)
+        (xy 44.848587 53.377042)
+        (xy 44.848583 53.377044)
+        (xy 44.843311 53.379731)
+        (xy 44.839124 53.383917)
+        (xy 44.839121 53.38392)
+        (xy 44.75992 53.463121)
+        (xy 44.759917 53.463124)
+        (xy 44.755731 53.467311)
+        (xy 44.753044 53.472583)
+        (xy 44.753042 53.472587)
+        (xy 44.702187 53.572394)
+        (xy 44.702184 53.5724)
+        (xy 44.699501 53.577668)
+        (xy 44.698576 53.583507)
+        (xy 44.698574 53.583514)
+        (xy 44.685462 53.666307)
+        (xy 44.685 53.669226)
+        (xy 44.685 54.280774)
+        (xy 44.685461 54.28369)
+        (xy 44.685462 54.283692)
+        (xy 44.698574 54.366485)
+        (xy 44.698575 54.36649)
+        (xy 44.699501 54.372332)
+        (xy 44.702185 54.3776)
+        (xy 44.702187 54.377605)
+        (xy 44.752705 54.476751)
+        (xy 44.755731 54.482689)
+        (xy 44.759919 54.486877)
+        (xy 44.75992 54.486878)
+        (xy 44.808974 54.535932)
+        (xy 44.825276 54.560328)
+        (xy 44.831 54.589106)
+        (xy 44.831 55.011894)
+        (xy 44.825276 55.040672)
+        (xy 44.808974 55.065068)
+        (xy 44.75992 55.114121)
+        (xy 44.759917 55.114124)
+        (xy 44.755731 55.118311)
+        (xy 44.753043 55.123584)
+        (xy 44.75304 55.12359)
+        (xy 44.744709 55.139941)
+        (xy 44.716997 55.169919)
+        (xy 44.677706 55.181)
+        (xy 44.349294 55.181)
+        (xy 44.310003 55.169919)
+        (xy 44.282291 55.139941)
+        (xy 44.273959 55.12359)
+        (xy 44.273957 55.123587)
+        (xy 44.271269 55.118311)
+        (xy 44.218025 55.065067)
+        (xy 44.201724 55.040672)
+        (xy 44.196 55.011894)
+        (xy 44.196 54.589106)
+        (xy 44.201724 54.560328)
+        (xy 44.218026 54.535932)
+        (xy 44.242284 54.511674)
+        (xy 44.271269 54.482689)
+        (xy 44.327499 54.372332)
+        (xy 44.342 54.280774)
+        (xy 44.342 53.669226)
+        (xy 44.327499 53.577668)
+        (xy 44.271269 53.467311)
+        (xy 44.183689 53.379731)
+        (xy 44.178412 53.377042)
+        (xy 44.078605 53.326187)
+        (xy 44.0786 53.326185)
+        (xy 44.073332 53.323501)
+        (xy 44.06749 53.322575)
+        (xy 44.067485 53.322574)
+        (xy 43.984692 53.309462)
+        (xy 43.98469 53.309461)
+        (xy 43.981774 53.309)
+        (xy 43.520226 53.309)
+        (xy 43.51731 53.309461)
+        (xy 43.517307 53.309462)
+        (xy 43.434514 53.322574)
+        (xy 43.434507 53.322576)
+        (xy 43.428668 53.323501)
+        (xy 43.4234 53.326184)
+        (xy 43.423394 53.326187)
+        (xy 43.323587 53.377042)
+        (xy 43.323583 53.377044)
+        (xy 43.318311 53.379731)
+        (xy 43.314124 53.383917)
+        (xy 43.314121 53.38392)
+        (xy 43.23492 53.463121)
+        (xy 43.234917 53.463124)
+        (xy 43.230731 53.467311)
+        (xy 43.228044 53.472583)
+        (xy 43.228042 53.472587)
+        (xy 43.177187 53.572394)
+        (xy 43.177184 53.5724)
+        (xy 43.174501 53.577668)
+        (xy 43.173576 53.583507)
+        (xy 43.173574 53.583514)
+        (xy 43.160462 53.666307)
+        (xy 43.16 53.669226)
+        (xy 43.16 54.280774)
+        (xy 43.160461 54.28369)
+        (xy 43.160462 54.283692)
+        (xy 43.173574 54.366485)
+        (xy 43.173575 54.36649)
+        (xy 43.174501 54.372332)
+        (xy 43.177185 54.3776)
+        (xy 43.177187 54.377605)
+        (xy 43.227705 54.476751)
+        (xy 43.230731 54.482689)
+        (xy 43.234919 54.486877)
+        (xy 43.23492 54.486878)
+        (xy 43.283974 54.535932)
+        (xy 43.300276 54.560328)
+        (xy 43.306 54.589106)
+        (xy 43.306 55.011894)
+        (xy 43.300276 55.040672)
+        (xy 43.283974 55.065068)
+        (xy 43.23492 55.114121)
+        (xy 43.234917 55.114124)
+        (xy 43.230731 55.118311)
+        (xy 43.228044 55.123583)
+        (xy 43.228042 55.123587)
+        (xy 43.177187 55.223394)
+        (xy 43.177184 55.2234)
+        (xy 43.174501 55.228668)
+        (xy 43.173576 55.234507)
+        (xy 43.173574 55.234514)
+        (xy 43.160462 55.317307)
+        (xy 43.16 55.320226)
+        (xy 43.16 55.931774)
+        (xy 43.160461 55.93469)
+        (xy 43.160462 55.934692)
+        (xy 43.173575 56.01749)
+        (xy 43.173576 56.017494)
+        (xy 43.174501 56.023332)
+        (xy 43.177184 56.028598)
+        (xy 43.178223 56.031795)
+        (xy 43.177254 56.08106)
+        (xy 43.145994 56.119149)
+        (xy 43.097863 56.129709)
+        (xy 43.053529 56.108204)
+        (xy 42.714026 55.768701)
+        (xy 42.697724 55.744305)
+        (xy 42.692 55.715527)
+        (xy 42.692 55.32318)
+        (xy 42.692 55.320226)
+        (xy 42.677499 55.228668)
+        (xy 42.666129 55.206354)
+        (xy 42.625991 55.127578)
+        (xy 42.621269 55.118311)
+        (xy 42.568025 55.065067)
+        (xy 42.551724 55.040672)
+        (xy 42.546 55.011894)
+        (xy 42.546 54.589106)
+        (xy 42.551724 54.560328)
+        (xy 42.568026 54.535932)
+        (xy 42.592284 54.511674)
+        (xy 42.621269 54.482689)
+        (xy 42.677499 54.372332)
+        (xy 42.692 54.280774)
+        (xy 42.692 53.669226)
+        (xy 42.677499 53.577668)
+        (xy 42.621269 53.467311)
+        (xy 42.533689 53.379731)
+        (xy 42.528412 53.377042)
+        (xy 42.428605 53.326187)
+        (xy 42.4286 53.326185)
+        (xy 42.423332 53.323501)
+        (xy 42.41749 53.322575)
+        (xy 42.417485 53.322574)
+        (xy 42.334692 53.309462)
+        (xy 42.33469 53.309461)
+        (xy 42.331774 53.309)
+        (xy 41.870226 53.309)
+        (xy 41.86731 53.309461)
+        (xy 41.867307 53.309462)
+        (xy 41.784514 53.322574)
+        (xy 41.784507 53.322576)
+        (xy 41.778668 53.323501)
+        (xy 41.7734 53.326184)
+        (xy 41.773394 53.326187)
+        (xy 41.673587 53.377042)
+        (xy 41.673583 53.377044)
+        (xy 41.668311 53.379731)
+        (xy 41.664124 53.383917)
+        (xy 41.664121 53.38392)
+        (xy 41.58492 53.463121)
+        (xy 41.584917 53.463124)
+        (xy 41.580731 53.467311)
+        (xy 41.578044 53.472583)
+        (xy 41.578042 53.472587)
+        (xy 41.527187 53.572394)
+        (xy 41.527184 53.5724)
+        (xy 41.524501 53.577668)
+        (xy 41.523576 53.583507)
+        (xy 41.523574 53.583514)
+        (xy 41.510462 53.666307)
+        (xy 41.51 53.669226)
+        (xy 41.51 54.280774)
+        (xy 41.510461 54.28369)
+        (xy 41.510462 54.283692)
+        (xy 41.523574 54.366485)
+        (xy 41.523575 54.36649)
+        (xy 41.524501 54.372332)
+        (xy 41.527185 54.3776)
+        (xy 41.527187 54.377605)
+        (xy 41.577705 54.476751)
+        (xy 41.580731 54.482689)
+        (xy 41.584919 54.486877)
+        (xy 41.58492 54.486878)
+        (xy 41.633974 54.535932)
+        (xy 41.650276 54.560328)
+        (xy 41.656 54.589106)
+        (xy 41.656 55.011894)
+        (xy 41.650276 55.040672)
+        (xy 41.633974 55.065068)
+        (xy 41.58492 55.114121)
+        (xy 41.584917 55.114124)
+        (xy 41.580731 55.118311)
+        (xy 41.578044 55.123583)
+        (xy 41.578042 55.123587)
+        (xy 41.527187 55.223394)
+        (xy 41.527184 55.2234)
+        (xy 41.524501 55.228668)
+        (xy 41.523576 55.234507)
+        (xy 41.523574 55.234514)
+        (xy 41.510462 55.317307)
+        (xy 41.51 55.320226)
+        (xy 41.51 55.931774)
+        (xy 41.510461 55.93469)
+        (xy 41.510462 55.934692)
+        (xy 41.523574 56.017485)
+        (xy 41.523575 56.01749)
+        (xy 41.524501 56.023332)
+        (xy 41.527185 56.0286)
+        (xy 41.527187 56.028605)
+        (xy 41.578042 56.128412)
+        (xy 41.580731 56.133689)
+        (xy 41.668311 56.221269)
+        (xy 41.701842 56.238354)
+        (xy 41.762578 56.269301)
+        (xy 41.778668 56.277499)
+        (xy 41.784513 56.278424)
+        (xy 41.784514 56.278425)
+        (xy 41.794453 56.279999)
+        (xy 41.870226 56.292)
+        (xy 41.947527 56.292)
+        (xy 41.976305 56.297724)
+        (xy 42.000701 56.314026)
+        (xy 42.429404 56.742729)
+        (xy 42.450504 56.784139)
+        (xy 42.443234 56.830042)
+        (xy 42.410371 56.862906)
+        (xy 42.364468 56.870177)
+        (xy 42.334697 56.865462)
+        (xy 42.334685 56.865461)
+        (xy 42.331774 56.865)
+        (xy 41.870226 56.865)
+        (xy 41.86731 56.865461)
+        (xy 41.867307 56.865462)
+        (xy 41.784514 56.878574)
+        (xy 41.784507 56.878576)
+        (xy 41.778668 56.879501)
+        (xy 41.7734 56.882184)
+        (xy 41.773394 56.882187)
+        (xy 41.673587 56.933042)
+        (xy 41.673583 56.933044)
+        (xy 41.668311 56.935731)
+        (xy 41.664124 56.939917)
+        (xy 41.664121 56.93992)
+        (xy 41.58492 57.019121)
+        (xy 41.584917 57.019124)
+        (xy 41.580731 57.023311)
+        (xy 41.578043 57.028584)
+        (xy 41.57804 57.02859)
+        (xy 41.569709 57.044941)
+        (xy 41.541997 57.074919)
+        (xy 41.502706 57.086)
+        (xy 41.079609 57.086)
+        (xy 41.062876 57.084114)
+        (xy 41.05463 57.082232)
+        (xy 41.049009 57.082653)
+        (xy 41.049007 57.082653)
+        (xy 41.007153 57.08579)
+        (xy 41.001533 57.086)
+        (xy 40.704917 57.086)
+        (xy 40.673137 57.078955)
+        (xy 40.628719 57.058243)
+        (xy 40.603619 57.046539)
+        (xy 40.597917 57.045788)
+        (xy 40.597916 57.045788)
+        (xy 40.556385 57.04032)
+        (xy 40.55638 57.040319)
+        (xy 40.553952 57.04)
+        (xy 39.401873 57.04)
+        (xy 39.360095 57.027327)
+        (xy 39.332398 56.99358)
+        (xy 39.328117 56.950132)
+        (xy 39.348696 56.911628)
+        (xy 39.351477 56.908847)
+        (xy 39.357821 56.902502)
+        (xy 39.359766 56.900628)
+        (xy 39.401844 56.861587)
+        (xy 39.404664 56.8567)
+        (xy 39.406137 56.854854)
+        (xy 39.41175 56.848573)
+        (xy 39.664014 56.596309)
+        (xy 39.670283 56.590706)
+        (xy 39.699892 56.567095)
+        (xy 39.732182 56.519731)
+        (xy 39.733811 56.517437)
+        (xy 39.764525 56.475823)
+        (xy 39.764525 56.475822)
+        (xy 39.767875 56.471284)
+        (xy 39.769737 56.465959)
+        (xy 39.770843 56.463868)
+        (xy 39.77108 56.463474)
+        (xy 39.771264 56.463031)
+        (xy 39.77228 56.46092)
+        (xy 39.775459 56.456259)
+        (xy 39.792383 56.401389)
+        (xy 39.793227 56.398825)
+        (xy 39.81218 56.344665)
+        (xy 39.81239 56.339027)
+        (xy 39.812827 56.336722)
+        (xy 39.812941 56.33626)
+        (xy 39.812984 56.335807)
+        (xy 39.813337 56.333461)
+        (xy 39.815 56.328073)
+        (xy 39.815 56.270697)
+        (xy 39.815053 56.267885)
+        (xy 39.815804 56.247817)
+        (xy 39.817196 56.210614)
+        (xy 39.815736 56.205168)
+        (xy 39.815473 56.202827)
+        (xy 39.815 56.194407)
+        (xy 39.815 52.7172)
+        (xy 39.825075 52.6796)
+        (xy 39.8526 52.652075)
+        (xy 39.8902 52.642)
+        (xy 46.99812 52.642)
+        (xy 47.02936 52.648796)
+        (xy 47.031394 52.649724)
+        (xy 47.035919 52.652633)
+        (xy 47.172715 52.6928)
+        (xy 47.309904 52.6928)
+        (xy 47.315285 52.6928)
+        (xy 47.452081 52.652633)
+        (xy 47.572018 52.575553)
+        (xy 47.665382 52.467806)
+        (xy 47.724608 52.338119)
+        (xy 47.744898 52.197)
+        (xy 47.724608 52.055881)
+        (xy 47.665382 51.926194)
+        (xy 47.6597 51.919637)
+        (xy 47.610212 51.862525)
+        (xy 47.572018 51.818447)
+        (xy 47.567496 51.815541)
+        (xy 47.567494 51.815539)
+        (xy 47.553915 51.806812)
+        (xy 48.077 51.806812)
+        (xy 48.088082 51.862525)
+        (xy 48.092194 51.86868)
+        (xy 48.092196 51.868683)
+        (xy 48.124323 51.916763)
+        (xy 48.130297 51.925703)
+        (xy 48.136454 51.929817)
+        (xy 48.187316 51.963803)
+        (xy 48.187317 51.963803)
+        (xy 48.193475 51.967918)
+        (xy 48.249188 51.979)
+        (xy 49.283116 51.979)
+        (xy 49.286812 51.979)
+        (xy 49.342525 51.967918)
+        (xy 49.405703 51.925703)
+        (xy 49.447918 51.862525)
+        (xy 49.459 51.806812)
+        (xy 49.459 51.257473)
+        (xy 49.464724 51.228695)
+        (xy 49.481026 51.204299)
+        (xy 49.8633 50.822026)
+        (xy 49.887696 50.805724)
+        (xy 49.916474 50.8)
+        (xy 50.058894 50.8)
+        (xy 50.087672 50.805724)
+        (xy 50.112068 50.822026)
+        (xy 50.165311 50.875269)
+        (xy 50.189718 50.887705)
+        (xy 50.269448 50.92833)
+        (xy 50.275668 50.931499)
+        (xy 50.281513 50.932424)
+        (xy 50.281514 50.932425)
+        (xy 50.29273 50.934201)
+        (xy 50.367226 50.946)
+        (xy 50.97582 50.946)
+        (xy 50.978774 50.946)
+        (xy 51.070332 50.931499)
+        (xy 51.180689 50.875269)
+        (xy 51.268269 50.787689)
+        (xy 51.324499 50.677332)
+        (xy 51.339 50.585774)
+        (xy 51.339 50.559746)
+        (xy 51.6585 50.559746)
+        (xy 51.658962 50.565618)
+        (xy 51.672984 50.654151)
+        (xy 51.676597 50.665271)
+        (xy 51.730976 50.771994)
+        (xy 51.737851 50.781456)
+        (xy 51.822543 50.866148)
+        (xy 51.832005 50.873023)
+        (xy 51.938728 50.927402)
+        (xy 51.949848 50.931015)
+        (xy 52.038381 50.945037)
+        (xy 52.044254 50.9455)
+        (xy 52.187098 50.9455)
+        (xy 52.194907 50.943407)
+        (xy 52.197 50.935598)
+        (xy 52.451 50.935598)
+        (xy 52.453092 50.943407)
+        (xy 52.460902 50.9455)
+        (xy 52.603746 50.9455)
+        (xy 52.609618 50.945037)
+        (xy 52.698151 50.931015)
+        (xy 52.709271 50.927402)
+        (xy 52.815994 50.873023)
+        (xy 52.825456 50.866148)
+        (xy 52.910148 50.781456)
+        (xy 52.917023 50.771994)
+        (xy 52.971402 50.665271)
+        (xy 52.975015 50.654151)
+        (xy 52.986319 50.582779)
+        (xy 53.309501 50.582779)
+        (xy 53.309963 50.588654)
+        (xy 53.323057 50.671328)
+        (xy 53.326669 50.682447)
+        (xy 53.377452 50.782114)
+        (xy 53.38433 50.79158)
+        (xy 53.463419 50.870669)
+        (xy 53.472885 50.877547)
+        (xy 53.572551 50.92833)
+        (xy 53.583671 50.931943)
+        (xy 53.666346 50.945037)
+        (xy 53.672219 50.9455)
+        (xy 53.838098 50.9455)
+        (xy 53.845907 50.943407)
+        (xy 53.848 50.935598)
+        (xy 53.848 50.935597)
+        (xy 54.102 50.935597)
+        (xy 54.104092 50.943406)
+        (xy 54.111902 50.945499)
+        (xy 54.277779 50.945499)
+        (xy 54.283654 50.945036)
+        (xy 54.366328 50.931942)
+        (xy 54.377447 50.92833)
+        (xy 54.477114 50.877547)
+        (xy 54.48658 50.870669)
+        (xy 54.565669 50.79158)
+        (xy 54.572547 50.782114)
+        (xy 54.62333 50.682448)
+        (xy 54.626943 50.671328)
+        (xy 54.640037 50.588653)
+        (xy 54.6405 50.582781)
+        (xy 54.6405 50.582779)
+        (xy 54.960501 50.582779)
+        (xy 54.960963 50.588654)
+        (xy 54.974057 50.671328)
+        (xy 54.977669 50.682447)
+        (xy 55.028452 50.782114)
+        (xy 55.03533 50.79158)
+        (xy 55.114419 50.870669)
+        (xy 55.123885 50.877547)
+        (xy 55.223551 50.92833)
+        (xy 55.234671 50.931943)
+        (xy 55.317346 50.945037)
+        (xy 55.323219 50.9455)
+        (xy 55.489098 50.9455)
+        (xy 55.496907 50.943407)
+        (xy 55.499 50.935598)
+        (xy 55.499 50.935597)
+        (xy 55.753 50.935597)
+        (xy 55.755092 50.943406)
+        (xy 55.762902 50.945499)
+        (xy 55.928779 50.945499)
+        (xy 55.934654 50.945036)
+        (xy 56.017328 50.931942)
+        (xy 56.028447 50.92833)
+        (xy 56.128114 50.877547)
+        (xy 56.13758 50.870669)
+        (xy 56.216669 50.79158)
+        (xy 56.223547 50.782114)
+        (xy 56.27433 50.682448)
+        (xy 56.277943 50.671328)
+        (xy 56.291037 50.588653)
+        (xy 56.2915 50.582781)
+        (xy 56.2915 50.491902)
+        (xy 56.289407 50.484092)
+        (xy 56.281598 50.482)
+        (xy 55.762902 50.482)
+        (xy 55.755092 50.484092)
+        (xy 55.753 50.491902)
+        (xy 55.753 50.935597)
+        (xy 55.499 50.935597)
+        (xy 55.499 50.491902)
+        (xy 55.496907 50.484092)
+        (xy 55.489098 50.482)
+        (xy 54.970403 50.482)
+        (xy 54.962593 50.484092)
+        (xy 54.960501 50.491902)
+        (xy 54.960501 50.582779)
+        (xy 54.6405 50.582779)
+        (xy 54.6405 50.491902)
+        (xy 54.638407 50.484092)
+        (xy 54.630598 50.482)
+        (xy 54.111902 50.482)
+        (xy 54.104092 50.484092)
+        (xy 54.102 50.491902)
+        (xy 54.102 50.935597)
+        (xy 53.848 50.935597)
+        (xy 53.848 50.491902)
+        (xy 53.845907 50.484092)
+        (xy 53.838098 50.482)
+        (xy 53.319403 50.482)
+        (xy 53.311593 50.484092)
+        (xy 53.309501 50.491902)
+        (xy 53.309501 50.582779)
+        (xy 52.986319 50.582779)
+        (xy 52.989037 50.565618)
+        (xy 52.9895 50.559746)
+        (xy 52.9895 50.441902)
+        (xy 52.987407 50.434092)
+        (xy 52.979598 50.432)
+        (xy 52.460902 50.432)
+        (xy 52.453092 50.434092)
+        (xy 52.451 50.441902)
+        (xy 52.451 50.935598)
+        (xy 52.197 50.935598)
+        (xy 52.197 50.441902)
+        (xy 52.194907 50.434092)
+        (xy 52.187098 50.432)
+        (xy 51.668402 50.432)
+        (xy 51.660592 50.434092)
+        (xy 51.6585 50.441902)
+        (xy 51.6585 50.559746)
+        (xy 51.339 50.559746)
+        (xy 51.339 50.218098)
+        (xy 53.3095 50.218098)
+        (xy 53.311592 50.225907)
+        (xy 53.319402 50.228)
+        (xy 53.838098 50.228)
+        (xy 53.845907 50.225907)
+        (xy 53.848 50.218098)
+        (xy 54.102 50.218098)
+        (xy 54.104092 50.225907)
+        (xy 54.111902 50.228)
+        (xy 54.630597 50.228)
+        (xy 54.638406 50.225907)
+        (xy 54.640499 50.218098)
+        (xy 54.9605 50.218098)
+        (xy 54.962592 50.225907)
+        (xy 54.970402 50.228)
+        (xy 55.489098 50.228)
+        (xy 55.496907 50.225907)
+        (xy 55.499 50.218098)
+        (xy 55.753 50.218098)
+        (xy 55.755092 50.225907)
+        (xy 55.762902 50.228)
+        (xy 56.281597 50.228)
+        (xy 56.289406 50.225907)
+        (xy 56.291499 50.218098)
+        (xy 56.291499 50.127221)
+        (xy 56.291036 50.121345)
+        (xy 56.277942 50.038671)
+        (xy 56.27433 50.027552)
+        (xy 56.223547 49.927885)
+        (xy 56.216669 49.918419)
+        (xy 56.13758 49.83933)
+        (xy 56.128114 49.832452)
+        (xy 56.028448 49.781669)
+        (xy 56.017328 49.778056)
+        (xy 55.934653 49.764962)
+        (xy 55.928781 49.7645)
+        (xy 55.762902 49.7645)
+        (xy 55.755092 49.766592)
+        (xy 55.753 49.774402)
+        (xy 55.753 50.218098)
+        (xy 55.499 50.218098)
+        (xy 55.499 49.774403)
+        (xy 55.496907 49.766593)
+        (xy 55.489098 49.764501)
+        (xy 55.323221 49.764501)
+        (xy 55.317345 49.764963)
+        (xy 55.234671 49.778057)
+        (xy 55.223552 49.781669)
+        (xy 55.123885 49.832452)
+        (xy 55.114419 49.83933)
+        (xy 55.03533 49.918419)
+        (xy 55.028452 49.927885)
+        (xy 54.977669 50.027551)
+        (xy 54.974056 50.038671)
+        (xy 54.960962 50.121346)
+        (xy 54.9605 50.127219)
+        (xy 54.9605 50.218098)
+        (xy 54.640499 50.218098)
+        (xy 54.640499 50.127221)
+        (xy 54.640036 50.121345)
+        (xy 54.626942 50.038671)
+        (xy 54.62333 50.027552)
+        (xy 54.572547 49.927885)
+        (xy 54.565669 49.918419)
+        (xy 54.48658 49.83933)
+        (xy 54.477114 49.832452)
+        (xy 54.377448 49.781669)
+        (xy 54.366328 49.778056)
+        (xy 54.283653 49.764962)
+        (xy 54.277781 49.7645)
+        (xy 54.111902 49.7645)
+        (xy 54.104092 49.766592)
+        (xy 54.102 49.774402)
+        (xy 54.102 50.218098)
+        (xy 53.848 50.218098)
+        (xy 53.848 49.774403)
+        (xy 53.845907 49.766593)
+        (xy 53.838098 49.764501)
+        (xy 53.672221 49.764501)
+        (xy 53.666345 49.764963)
+        (xy 53.583671 49.778057)
+        (xy 53.572552 49.781669)
+        (xy 53.472885 49.832452)
+        (xy 53.463419 49.83933)
+        (xy 53.38433 49.918419)
+        (xy 53.377452 49.927885)
+        (xy 53.326669 50.027551)
+        (xy 53.323056 50.038671)
+        (xy 53.309962 50.121346)
+        (xy 53.3095 50.127219)
+        (xy 53.3095 50.218098)
+        (xy 51.339 50.218098)
+        (xy 51.339 50.168098)
+        (xy 51.6585 50.168098)
+        (xy 51.660592 50.175907)
+        (xy 51.668402 50.178)
+        (xy 52.187098 50.178)
+        (xy 52.194907 50.175907)
+        (xy 52.197 50.168098)
+        (xy 52.451 50.168098)
+        (xy 52.453092 50.175907)
+        (xy 52.460902 50.178)
+        (xy 52.979598 50.178)
+        (xy 52.987407 50.175907)
+        (xy 52.9895 50.168098)
+        (xy 52.9895 50.050254)
+        (xy 52.989037 50.044381)
+        (xy 52.975015 49.955848)
+        (xy 52.971402 49.944728)
+        (xy 52.917023 49.838005)
+        (xy 52.910148 49.828543)
+        (xy 52.825456 49.743851)
+        (xy 52.815994 49.736976)
+        (xy 52.709271 49.682597)
+        (xy 52.698151 49.678984)
+        (xy 52.609618 49.664962)
+        (xy 52.603746 49.6645)
+        (xy 52.460902 49.6645)
+        (xy 52.453092 49.666592)
+        (xy 52.451 49.674402)
+        (xy 52.451 50.168098)
+        (xy 52.197 50.168098)
+        (xy 52.197 49.674402)
+        (xy 52.194907 49.666592)
+        (xy 52.187098 49.6645)
+        (xy 52.044254 49.6645)
+        (xy 52.038381 49.664962)
+        (xy 51.949848 49.678984)
+        (xy 51.938728 49.682597)
+        (xy 51.832005 49.736976)
+        (xy 51.822543 49.743851)
+        (xy 51.737851 49.828543)
+        (xy 51.730976 49.838005)
+        (xy 51.676597 49.944728)
+        (xy 51.672984 49.955848)
+        (xy 51.658962 50.044381)
+        (xy 51.6585 50.050254)
+        (xy 51.6585 50.168098)
+        (xy 51.339 50.168098)
+        (xy 51.339 50.124226)
+        (xy 51.324499 50.032668)
+        (xy 51.268269 49.922311)
+        (xy 51.180689 49.834731)
+        (xy 51.175412 49.832042)
+        (xy 51.075605 49.781187)
+        (xy 51.0756 49.781185)
+        (xy 51.070332 49.778501)
+        (xy 51.06449 49.777575)
+        (xy 51.064485 49.777574)
+        (xy 50.981692 49.764462)
+        (xy 50.98169 49.764461)
+        (xy 50.978774 49.764)
+        (xy 50.367226 49.764)
+        (xy 50.36431 49.764461)
+        (xy 50.364307 49.764462)
+        (xy 50.281514 49.777574)
+        (xy 50.281507 49.777576)
+        (xy 50.275668 49.778501)
+        (xy 50.2704 49.781184)
+        (xy 50.270394 49.781187)
+        (xy 50.170587 49.832042)
+        (xy 50.170583 49.832044)
+        (xy 50.165311 49.834731)
+        (xy 50.161124 49.838917)
+        (xy 50.161121 49.83892)
+        (xy 50.112068 49.887974)
+        (xy 50.087672 49.904276)
+        (xy 50.058894 49.91)
+        (xy 49.730207 49.91)
+        (xy 49.721788 49.909527)
+        (xy 49.68977 49.905919)
+        (xy 49.689765 49.905919)
+        (xy 49.684173 49.905289)
+        (xy 49.678639 49.906335)
+        (xy 49.678636 49.906336)
+        (xy 49.627837 49.915947)
+        (xy 49.625067 49.916418)
+        (xy 49.573924 49.924127)
+        (xy 49.573922 49.924127)
+        (xy 49.568353 49.924967)
+        (xy 49.563279 49.927409)
+        (xy 49.560993 49.928115)
+        (xy 49.560563 49.928221)
+        (xy 49.560138 49.928398)
+        (xy 49.557901 49.92918)
+        (xy 49.552366 49.930228)
+        (xy 49.547391 49.932857)
+        (xy 49.547383 49.93286)
+        (xy 49.501653 49.957028)
+        (xy 49.499147 49.958293)
+        (xy 49.452565 49.980727)
+        (xy 49.452562 49.980728)
+        (xy 49.447491 49.983171)
+        (xy 49.443363 49.986999)
+        (xy 49.441392 49.988344)
+        (xy 49.441007 49.988575)
+        (xy 49.44067 49.988855)
+        (xy 49.438738 49.99028)
+        (xy 49.433765 49.99291)
+        (xy 49.429785 49.996889)
+        (xy 49.429782 49.996892)
+        (xy 49.393213 50.03346)
+        (xy 49.391191 50.035408)
+        (xy 49.353281 50.070584)
+        (xy 49.353276 50.070589)
+        (xy 49.349156 50.074413)
+        (xy 49.346343 50.079283)
+        (xy 49.344856 50.081149)
+        (xy 49.339239 50.087434)
+        (xy 48.851698 50.574976)
+        (xy 48.827305 50.591276)
+        (xy 48.798527 50.597)
+        (xy 48.249188 50.597)
+        (xy 48.245563 50.59772)
+        (xy 48.245563 50.597721)
+        (xy 48.200738 50.606637)
+        (xy 48.200736 50.606637)
+        (xy 48.193475 50.608082)
+        (xy 48.187321 50.612193)
+        (xy 48.187316 50.612196)
+        (xy 48.136454 50.646182)
+        (xy 48.136451 50.646184)
+        (xy 48.130297 50.650297)
+        (xy 48.126184 50.656451)
+        (xy 48.126182 50.656454)
+        (xy 48.092196 50.707316)
+        (xy 48.092193 50.707321)
+        (xy 48.088082 50.713475)
+        (xy 48.086637 50.720736)
+        (xy 48.086637 50.720738)
+        (xy 48.081703 50.745542)
+        (xy 48.077 50.769188)
+        (xy 48.077 51.806812)
+        (xy 47.553915 51.806812)
+        (xy 47.456602 51.744272)
+        (xy 47.456599 51.74427)
+        (xy 47.452081 51.741367)
+        (xy 47.446925 51.739853)
+        (xy 47.446923 51.739852)
+        (xy 47.320447 51.702715)
+        (xy 47.320442 51.702714)
+        (xy 47.315285 51.7012)
+        (xy 47.172715 51.7012)
+        (xy 47.167558 51.702714)
+        (xy 47.167552 51.702715)
+        (xy 47.041079 51.739851)
+        (xy 47.041073 51.739853)
+        (xy 47.035919 51.741367)
+        (xy 47.031394 51.744274)
+        (xy 47.02936 51.745204)
+        (xy 46.99812 51.752)
+        (xy 39.61588 51.752)
+        (xy 39.58464 51.745204)
+        (xy 39.582605 51.744274)
+        (xy 39.578081 51.741367)
+        (xy 39.572923 51.739852)
+        (xy 39.57292 51.739851)
+        (xy 39.446447 51.702715)
+        (xy 39.446442 51.702714)
+        (xy 39.441285 51.7012)
+        (xy 39.298715 51.7012)
+        (xy 39.293558 51.702714)
+        (xy 39.293552 51.702715)
+        (xy 39.167076 51.739852)
+        (xy 39.167071 51.739854)
+        (xy 39.161919 51.741367)
+        (xy 39.157403 51.744269)
+        (xy 39.157397 51.744272)
+        (xy 39.046505 51.815539)
+        (xy 39.046499 51.815543)
+        (xy 39.041982 51.818447)
+        (xy 39.038461 51.822509)
+        (xy 39.03846 51.822511)
+        (xy 38.95214 51.922128)
+        (xy 38.952136 51.922133)
+        (xy 38.948618 51.926194)
+        (xy 38.946385 51.931082)
+        (xy 38.946382 51.931088)
+        (xy 38.891626 52.050987)
+        (xy 38.891624 52.050993)
+        (xy 38.889392 52.055881)
+        (xy 38.888627 52.061195)
+        (xy 38.888626 52.061202)
+        (xy 38.873408 52.167052)
+        (xy 38.869102 52.197)
+        (xy 38.869867 52.202321)
+        (xy 38.888626 52.332797)
+        (xy 38.888627 52.332802)
+        (xy 38.889392 52.338119)
+        (xy 38.891625 52.343008)
+        (xy 38.891626 52.343012)
+        (xy 38.918204 52.401209)
+        (xy 38.925 52.432448)
+        (xy 38.925 56.045527)
+        (xy 38.919276 56.074305)
+        (xy 38.902974 56.098701)
+        (xy 38.887701 56.113974)
+        (xy 38.863305 56.130276)
+        (xy 38.834527 56.136)
+        (xy 38.829917 56.136)
+        (xy 38.798137 56.128955)
+        (xy 38.733832 56.09897)
+        (xy 38.733833 56.09897)
+        (xy 38.728619 56.096539)
+        (xy 38.722917 56.095788)
+        (xy 38.722916 56.095788)
+        (xy 38.681385 56.09032)
+        (xy 38.68138 56.090319)
+        (xy 38.678952 56.09)
+        (xy 37.424048 56.09)
+        (xy 37.42162 56.090319)
+        (xy 37.421614 56.09032)
+        (xy 37.380083 56.095788)
+        (xy 37.380081 56.095788)
+        (xy 37.374381 56.096539)
+        (xy 37.369174 56.098966)
+        (xy 37.369167 56.098969)
+        (xy 37.271354 56.14458)
+        (xy 37.271352 56.144581)
+        (xy 37.265393 56.14736)
+        (xy 37.260743 56.152009)
+        (xy 37.26074 56.152012)
+        (xy 37.185012 56.22774)
+        (xy 37.185009 56.227743)
+        (xy 37.18036 56.232393)
+        (xy 37.177581 56.238352)
+        (xy 37.17758 56.238354)
+        (xy 37.131969 56.336167)
+        (xy 37.131966 56.336174)
+        (xy 37.129539 56.341381)
+        (xy 37.128788 56.347081)
+        (xy 37.128788 56.347083)
+        (xy 37.1255 56.372063)
+        (xy 37.123 56.391048)
+        (xy 37.123 56.770952)
+        (xy 37.123319 56.77338)
+        (xy 37.12332 56.773385)
+        (xy 37.128788 56.814916)
+        (xy 37.129539 56.820619)
+        (xy 37.131967 56.825827)
+        (xy 37.131969 56.825832)
+        (xy 37.1663 56.899454)
+        (xy 37.18036 56.929607)
+        (xy 37.265393 57.01464)
+        (xy 37.326982 57.043359)
+        (xy 37.369167 57.06303)
+        (xy 37.369168 57.06303)
+        (xy 37.374381 57.065461)
+        (xy 37.424048 57.072)
+        (xy 38.676495 57.072)
+        (xy 38.678952 57.072)
+        (xy 38.728619 57.065461)
+        (xy 38.798136 57.033045)
+        (xy 38.829917 57.026)
+        (xy 39.020793 57.026)
+        (xy 39.029211 57.026472)
+        (xy 39.036792 57.027327)
+        (xy 39.037671 57.027426)
+        (xy 39.076137 57.043359)
+        (xy 39.100231 57.077315)
+        (xy 39.102566 57.118886)
+        (xy 39.082426 57.155326)
+        (xy 39.060012 57.17774)
+        (xy 39.060009 57.177743)
+        (xy 39.05536 57.182393)
+        (xy 39.052581 57.188352)
+        (xy 39.05258 57.188354)
+        (xy 39.006969 57.286167)
+        (xy 39.006966 57.286174)
+        (xy 39.004539 57.291381)
+        (xy 39.003788 57.297081)
+        (xy 39.003788 57.297083)
+        (xy 38.998404 57.33798)
+        (xy 38.998 57.341048)
+        (xy 38.998 57.720952)
+        (xy 38.998319 57.72338)
+        (xy 38.99832 57.723385)
+        (xy 39.001826 57.750014)
+        (xy 39.004539 57.770619)
+        (xy 39.006967 57.775827)
+        (xy 39.006969 57.775832)
+        (xy 39.044577 57.856483)
+        (xy 39.05536 57.879607)
+        (xy 39.060012 57.884259)
+        (xy 39.082232 57.906479)
+        (xy 39.102947 57.945672)
+        (xy 39.097984 57.989724)
+        (xy 39.069068 58.023326)
+        (xy 39.026248 58.0348)
+        (xy 39.005245 58.034014)
+        (xy 39.00524 58.034014)
+        (xy 38.999614 58.033804)
+        (xy 38.994173 58.035261)
+        (xy 38.991819 58.035527)
+        (xy 38.983401 58.036)
+        (xy 38.829917 58.036)
+        (xy 38.798137 58.028955)
+        (xy 38.733832 57.99897)
+        (xy 38.733833 57.99897)
+        (xy 38.728619 57.996539)
+        (xy 38.722917 57.995788)
+        (xy 38.722916 57.995788)
+        (xy 38.681385 57.99032)
+        (xy 38.68138 57.990319)
+        (xy 38.678952 57.99)
+        (xy 37.424048 57.99)
+        (xy 37.42162 57.990319)
+        (xy 37.421614 57.99032)
+        (xy 37.380083 57.995788)
+        (xy 37.380081 57.995788)
+        (xy 37.374381 57.996539)
+        (xy 37.369174 57.998966)
+        (xy 37.369167 57.998969)
+        (xy 37.271354 58.04458)
+        (xy 37.271352 58.044581)
+        (xy 37.265393 58.04736)
+        (xy 37.260743 58.052009)
+        (xy 37.26074 58.052012)
+        (xy 37.185012 58.12774)
+        (xy 37.185009 58.127743)
+        (xy 37.18036 58.132393)
+        (xy 37.177581 58.138352)
+        (xy 37.17758 58.138354)
+        (xy 37.131969 58.236167)
+        (xy 37.131966 58.236174)
+        (xy 37.129539 58.241381)
+        (xy 37.128788 58.247081)
+        (xy 37.128788 58.247083)
+        (xy 37.12463 58.278671)
+        (xy 37.123 58.291048)
+        (xy 37.123 58.670952)
+        (xy 34.81248 58.670952)
+        (xy 34.813092 58.660062)
+        (xy 34.814036 58.651685)
+        (xy 34.815348 58.643962)
+        (xy 34.856922 58.399266)
+        (xy 34.858799 58.391048)
+        (xy 34.863586 58.374433)
+        (xy 34.929676 58.145027)
+        (xy 34.93246 58.137074)
+        (xy 34.949963 58.094817)
+        (xy 35.030442 57.900521)
+        (xy 35.034087 57.892951)
+        (xy 35.157952 57.668834)
+        (xy 35.162421 57.661722)
+        (xy 35.310592 57.452895)
+        (xy 35.315835 57.44632)
+        (xy 35.48783 57.253856)
+        (xy 35.490676 57.250845)
+        (xy 35.528047 57.213475)
+        (xy 35.528049 57.213469)
+        (xy 35.603862 57.137657)
+        (xy 35.812218 56.889348)
+        (xy 35.998139 56.623825)
+        (xy 36.160212 56.343108)
+        (xy 36.297201 56.049333)
+        (xy 36.408065 55.744738)
+        (xy 36.49196 55.431638)
+        (xy 36.548248 55.112419)
+        (xy 36.576499 54.789508)
+        (xy 36.5765 54.627436)
+        (xy 36.5765 54.572584)
+        (xy 36.5765 54.572583)
+        (xy 36.5765 48.002952)
+        (xy 37.123 48.002952)
+        (xy 37.123319 48.00538)
+        (xy 37.12332 48.005385)
+        (xy 37.128547 48.045086)
+        (xy 37.129539 48.052619)
+        (xy 37.131967 48.057827)
+        (xy 37.131969 48.057832)
+        (xy 37.171435 48.142466)
+        (xy 37.18036 48.161607)
+        (xy 37.265393 48.24664)
+        (xy 37.320208 48.2722)
+        (xy 37.369167 48.29503)
+        (xy 37.369168 48.29503)
+        (xy 37.374381 48.297461)
+        (xy 37.424048 48.304)
+        (xy 37.5313 48.304)
+        (xy 37.5689 48.314075)
+        (xy 37.596425 48.3416)
+        (xy 37.6065 48.3792)
+        (xy 37.6065 50.214293)
+        (xy 37.606027 50.222712)
+        (xy 37.602419 50.254729)
+        (xy 37.602419 50.254733)
+        (xy 37.601789 50.260327)
+        (xy 37.602835 50.26586)
+        (xy 37.602836 50.265862)
+        (xy 37.612447 50.31666)
+        (xy 37.612918 50.319431)
+        (xy 37.618279 50.355)
+        (xy 37.621467 50.376147)
+        (xy 37.623911 50.381222)
+        (xy 37.62461 50.383488)
+        (xy 37.624721 50.383935)
+        (xy 37.624894 50.384353)
+        (xy 37.625681 50.386602)
+        (xy 37.626728 50.392134)
+        (xy 37.629359 50.397112)
+        (xy 37.653522 50.442832)
+        (xy 37.654781 50.445325)
+        (xy 37.679671 50.497009)
+        (xy 37.6835 50.501136)
+        (xy 37.68484 50.503101)
+        (xy 37.685075 50.503492)
+        (xy 37.685363 50.503839)
+        (xy 37.686778 50.505756)
+        (xy 37.68941 50.510735)
+        (xy 37.693393 50.514718)
+        (xy 37.693394 50.514719)
+        (xy 37.729958 50.551283)
+        (xy 37.731909 50.553308)
+        (xy 37.770913 50.595344)
+        (xy 37.775791 50.59816)
+        (xy 37.777648 50.599641)
+        (xy 37.783935 50.60526)
+        (xy 38.272682 51.094007)
+        (xy 38.278301 51.100294)
+        (xy 38.301905 51.129892)
+        (xy 38.306559 51.133065)
+        (xy 38.349266 51.162183)
+        (xy 38.351559 51.16381)
+        (xy 38.389597 51.191883)
+        (xy 38.397716 51.197875)
+        (xy 38.403034 51.199735)
+        (xy 38.405135 51.200846)
+        (xy 38.405524 51.201081)
+        (xy 38.405957 51.20126)
+        (xy 38.408085 51.202285)
+        (xy 38.412741 51.205459)
+        (xy 38.467533 51.22236)
+        (xy 38.470184 51.223232)
+        (xy 38.519015 51.24032)
+        (xy 38.519018 51.24032)
+        (xy 38.524335 51.242181)
+        (xy 38.529964 51.242391)
+        (xy 38.532293 51.242832)
+        (xy 38.532737 51.242942)
+        (xy 38.533205 51.242986)
+        (xy 38.535538 51.243337)
+        (xy 38.540927 51.245)
+        (xy 38.598293 51.245)
+        (xy 38.601103 51.245052)
+        (xy 38.658386 51.247196)
+        (xy 38.663827 51.245738)
+        (xy 38.666181 51.245473)
+        (xy 38.674599 51.245)
+        (xy 40.26712 51.245)
+        (xy 40.29836 51.251796)
+        (xy 40.300394 51.252724)
+        (xy 40.304919 51.255633)
+        (xy 40.441715 51.2958)
+        (xy 40.578904 51.2958)
+        (xy 40.584285 51.2958)
+        (xy 40.721081 51.255633)
+        (xy 40.841018 51.178553)
+        (xy 40.934382 51.070806)
+        (xy 40.993608 50.941119)
+        (xy 41.011981 50.813332)
+        (xy 41.013133 50.805321)
+        (xy 41.013898 50.8)
+        (xy 40.993608 50.658881)
+        (xy 40.934382 50.529194)
+        (xy 40.841018 50.421447)
+        (xy 40.836496 50.418541)
+        (xy 40.836494 50.418539)
+        (xy 40.725602 50.347272)
+        (xy 40.725599 50.34727)
+        (xy 40.721081 50.344367)
+        (xy 40.715925 50.342853)
+        (xy 40.715923 50.342852)
+        (xy 40.589447 50.305715)
+        (xy 40.589442 50.305714)
+        (xy 40.584285 50.3042)
+        (xy 40.441715 50.3042)
+        (xy 40.436558 50.305714)
+        (xy 40.436552 50.305715)
+        (xy 40.310079 50.342851)
+        (xy 40.310073 50.342853)
+        (xy 40.304919 50.344367)
+        (xy 40.300394 50.347274)
+        (xy 40.29836 50.348204)
+        (xy 40.26712 50.355)
+        (xy 38.823473 50.355)
+        (xy 38.794695 50.349276)
+        (xy 38.770299 50.332974)
+        (xy 38.518526 50.081201)
+        (xy 38.502224 50.056805)
+        (xy 38.4965 50.028027)
+        (xy 38.4965 48.3792)
+        (xy 38.506575 48.3416)
+        (xy 38.5341 48.314075)
+        (xy 38.5717 48.304)
+        (xy 38.676495 48.304)
+        (xy 38.678952 48.304)
+        (xy 38.728619 48.297461)
+        (xy 38.837607 48.24664)
+        (xy 38.92264 48.161607)
+        (xy 38.973461 48.052619)
+        (xy 38.98 48.002952)
+        (xy 38.98 47.623048)
+        (xy 38.973461 47.573381)
+        (xy 38.967096 47.559732)
+        (xy 38.953906 47.531444)
+        (xy 38.92264 47.464393)
+        (xy 38.837607 47.37936)
+        (xy 38.814431 47.368553)
+        (xy 38.733832 47.330969)
+        (xy 38.733827 47.330967)
+        (xy 38.728619 47.328539)
+        (xy 38.722917 47.327788)
+        (xy 38.722916 47.327788)
+        (xy 38.681385 47.32232)
+        (xy 38.68138 47.322319)
+        (xy 38.678952 47.322)
+        (xy 37.424048 47.322)
+        (xy 37.42162 47.322319)
+        (xy 37.421614 47.32232)
+        (xy 37.380083 47.327788)
+        (xy 37.380081 47.327788)
+        (xy 37.374381 47.328539)
+        (xy 37.369174 47.330966)
+        (xy 37.369167 47.330969)
+        (xy 37.271354 47.37658)
+        (xy 37.271352 47.376581)
+        (xy 37.265393 47.37936)
+        (xy 37.260743 47.384009)
+        (xy 37.26074 47.384012)
+        (xy 37.185012 47.45974)
+        (xy 37.185009 47.459743)
+        (xy 37.18036 47.464393)
+        (xy 37.177581 47.470352)
+        (xy 37.17758 47.470354)
+        (xy 37.131969 47.568167)
+        (xy 37.131966 47.568174)
+        (xy 37.129539 47.573381)
+        (xy 37.128788 47.579081)
+        (xy 37.128788 47.579083)
+        (xy 37.124824 47.609197)
+        (xy 37.123 47.623048)
+        (xy 37.123 48.002952)
+        (xy 36.5765 48.002952)
+        (xy 36.5765 46.39048)
+        (xy 36.576501 46.390477)
+        (xy 36.5765 46.337738)
+        (xy 36.576618 46.333523)
+        (xy 36.576734 46.331461)
+        (xy 36.589563 46.102952)
+        (xy 37.123 46.102952)
+        (xy 37.123319 46.10538)
+        (xy 37.12332 46.105385)
+        (xy 37.12716 46.134551)
+        (xy 37.129539 46.152619)
+        (xy 37.131967 46.157827)
+        (xy 37.131969 46.157832)
+        (xy 37.168873 46.236973)
+        (xy 37.18036 46.261607)
+        (xy 37.265393 46.34664)
+        (xy 37.338104 46.380545)
+        (xy 37.369167 46.39503)
+        (xy 37.369168 46.39503)
+        (xy 37.374381 46.397461)
+        (xy 37.424048 46.404)
+        (xy 38.676495 46.404)
+        (xy 38.678952 46.404)
+        (xy 38.728619 46.397461)
+        (xy 38.798136 46.365045)
+        (xy 38.829917 46.358)
+        (xy 39.020793 46.358)
+        (xy 39.029211 46.358472)
+        (xy 39.0361 46.359249)
+        (xy 39.037671 46.359426)
+        (xy 39.076137 46.375359)
+        (xy 39.100231 46.409315)
+        (xy 39.102566 46.450886)
+        (xy 39.082426 46.487326)
+        (xy 39.060012 46.50974)
+        (xy 39.060009 46.509743)
+        (xy 39.05536 46.514393)
+        (xy 39.052581 46.520352)
+        (xy 39.05258 46.520354)
+        (xy 39.006969 46.618167)
+        (xy 39.006966 46.618174)
+        (xy 39.004539 46.623381)
+        (xy 39.003788 46.629081)
+        (xy 39.003788 46.629083)
+        (xy 38.998892 46.666275)
+        (xy 38.998 46.673048)
+        (xy 38.998 47.052952)
+        (xy 38.998319 47.05538)
+        (xy 38.99832 47.055385)
+        (xy 39.000844 47.074554)
+        (xy 39.004539 47.102619)
+        (xy 39.006967 47.107827)
+        (xy 39.006969 47.107832)
+        (xy 39.043165 47.185454)
+        (xy 39.05536 47.211607)
+        (xy 39.140393 47.29664)
+        (xy 39.207191 47.327788)
+        (xy 39.244167 47.34503)
+        (xy 39.244168 47.34503)
+        (xy 39.249381 47.347461)
+        (xy 39.299048 47.354)
+        (xy 40.551495 47.354)
+        (xy 40.553952 47.354)
+        (xy 40.603619 47.347461)
+        (xy 40.673136 47.315045)
+        (xy 40.704917 47.308)
+        (xy 40.953927 47.308)
+        (xy 40.962391 47.308)
+        (xy 40.979123 47.309885)
+        (xy 40.98737 47.311768)
+        (xy 41.034846 47.30821)
+        (xy 41.040467 47.308)
+        (xy 41.054346 47.308)
+        (xy 41.502706 47.308)
+        (xy 41.541997 47.319081)
+        (xy 41.569709 47.349059)
+        (xy 41.57804 47.365409)
+        (xy 41.578042 47.365412)
+        (xy 41.580731 47.370689)
+        (xy 41.668311 47.458269)
+        (xy 41.778668 47.514499)
+        (xy 41.784513 47.515424)
+        (xy 41.784514 47.515425)
+        (xy 41.794535 47.517012)
+        (xy 41.870226 47.529)
+        (xy 42.32882 47.529)
+        (xy 42.331774 47.529)
+        (xy 42.363872 47.523916)
+        (xy 42.409776 47.531186)
+        (xy 42.44264 47.56405)
+        (xy 42.44991 47.609954)
+        (xy 42.42881 47.651364)
+        (xy 42.000201 48.079974)
+        (xy 41.975805 48.096276)
+        (xy 41.947027 48.102)
+        (xy 41.870226 48.102)
+        (xy 41.86731 48.102461)
+        (xy 41.867307 48.102462)
+        (xy 41.784514 48.115574)
+        (xy 41.784507 48.115576)
+        (xy 41.778668 48.116501)
+        (xy 41.7734 48.119184)
+        (xy 41.773394 48.119187)
+        (xy 41.673587 48.170042)
+        (xy 41.673583 48.170044)
+        (xy 41.668311 48.172731)
+        (xy 41.664124 48.176917)
+        (xy 41.664121 48.17692)
+        (xy 41.58492 48.256121)
+        (xy 41.584917 48.256124)
+        (xy 41.580731 48.260311)
+        (xy 41.578044 48.265583)
+        (xy 41.578042 48.265587)
+        (xy 41.527187 48.365394)
+        (xy 41.527184 48.3654)
+        (xy 41.524501 48.370668)
+        (xy 41.523576 48.376507)
+        (xy 41.523574 48.376514)
+        (xy 41.511936 48.45)
+        (xy 41.51 48.462226)
+        (xy 41.51 49.073774)
+        (xy 41.510461 49.07669)
+        (xy 41.510462 49.076692)
+        (xy 41.523574 49.159485)
+        (xy 41.523575 49.15949)
+        (xy 41.524501 49.165332)
+        (xy 41.527185 49.1706)
+        (xy 41.527187 49.170605)
+        (xy 41.578042 49.270412)
+        (xy 41.580731 49.275689)
+        (xy 41.58492 49.279878)
+        (xy 41.633974 49.328932)
+        (xy 41.650276 49.353328)
+        (xy 41.656 49.382106)
+        (xy 41.656 49.804894)
+        (xy 41.650276 49.833672)
+        (xy 41.633974 49.858068)
+        (xy 41.58492 49.907121)
+        (xy 41.584917 49.907124)
+        (xy 41.580731 49.911311)
+        (xy 41.578044 49.916583)
+        (xy 41.578042 49.916587)
+        (xy 41.527187 50.016394)
+        (xy 41.527184 50.0164)
+        (xy 41.524501 50.021668)
+        (xy 41.523576 50.027507)
+        (xy 41.523574 50.027514)
+        (xy 41.510462 50.110307)
+        (xy 41.51 50.113226)
+        (xy 41.51 50.724774)
+        (xy 41.510461 50.72769)
+        (xy 41.510462 50.727692)
+        (xy 41.523574 50.810485)
+        (xy 41.523575 50.81049)
+        (xy 41.524501 50.816332)
+        (xy 41.527185 50.8216)
+        (xy 41.527187 50.821605)
+        (xy 41.57548 50.916384)
+        (xy 41.580731 50.926689)
+        (xy 41.668311 51.014269)
+        (xy 41.719914 51.040562)
+        (xy 41.769663 51.065911)
+        (xy 41.778668 51.070499)
+        (xy 41.784513 51.071424)
+        (xy 41.784514 51.071425)
+        (xy 41.79573 51.073201)
+        (xy 41.870226 51.085)
+        (xy 42.32882 51.085)
+        (xy 42.331774 51.085)
+        (xy 42.423332 51.070499)
+        (xy 42.533689 51.014269)
+        (xy 42.621269 50.926689)
+        (xy 42.677499 50.816332)
+        (xy 42.692 50.724774)
+        (xy 42.692 50.113226)
+        (xy 42.677499 50.021668)
+        (xy 42.660519 49.988344)
+        (xy 42.626874 49.922311)
+        (xy 42.621269 49.911311)
+        (xy 42.568026 49.858068)
+        (xy 42.551724 49.833672)
+        (xy 42.546 49.804894)
+        (xy 42.546 49.382106)
+        (xy 42.551724 49.353328)
+        (xy 42.568026 49.328932)
+        (xy 42.590146 49.306812)
+        (xy 42.621269 49.275689)
+        (xy 42.677499 49.165332)
+        (xy 42.692 49.073774)
+        (xy 42.692 48.677973)
+        (xy 42.697724 48.649195)
+        (xy 42.714022 48.624802)
+        (xy 43.053772 48.285052)
+        (xy 43.098104 48.263549)
+        (xy 43.146234 48.274109)
+        (xy 43.177495 48.312198)
+        (xy 43.178465 48.361463)
+        (xy 43.177188 48.365394)
+        (xy 43.174501 48.370668)
+        (xy 43.173575 48.376509)
+        (xy 43.173574 48.376515)
+        (xy 43.162843 48.444276)
+        (xy 43.16 48.462226)
+        (xy 43.16 49.073774)
+        (xy 43.160461 49.07669)
+        (xy 43.160462 49.076692)
+        (xy 43.173574 49.159485)
+        (xy 43.173575 49.15949)
+        (xy 43.174501 49.165332)
+        (xy 43.177185 49.1706)
+        (xy 43.177187 49.170605)
+        (xy 43.228042 49.270412)
+        (xy 43.230731 49.275689)
+        (xy 43.23492 49.279878)
+        (xy 43.283974 49.328932)
+        (xy 43.300276 49.353328)
+        (xy 43.306 49.382106)
+        (xy 43.306 49.804894)
+        (xy 43.300276 49.833672)
+        (xy 43.283974 49.858068)
+        (xy 43.23492 49.907121)
+        (xy 43.234917 49.907124)
+        (xy 43.230731 49.911311)
+        (xy 43.228044 49.916583)
+        (xy 43.228042 49.916587)
+        (xy 43.177187 50.016394)
+        (xy 43.177184 50.0164)
+        (xy 43.174501 50.021668)
+        (xy 43.173576 50.027507)
+        (xy 43.173574 50.027514)
+        (xy 43.160462 50.110307)
+        (xy 43.16 50.113226)
+        (xy 43.16 50.724774)
+        (xy 43.160461 50.72769)
+        (xy 43.160462 50.727692)
+        (xy 43.173574 50.810485)
+        (xy 43.173575 50.81049)
+        (xy 43.174501 50.816332)
+        (xy 43.177185 50.8216)
+        (xy 43.177187 50.821605)
+        (xy 43.22548 50.916384)
+        (xy 43.230731 50.926689)
+        (xy 43.318311 51.014269)
+        (xy 43.369914 51.040562)
+        (xy 43.419663 51.065911)
+        (xy 43.428668 51.070499)
+        (xy 43.434513 51.071424)
+        (xy 43.434514 51.071425)
+        (xy 43.44573 51.073201)
+        (xy 43.520226 51.085)
+        (xy 43.97882 51.085)
+        (xy 43.981774 51.085)
+        (xy 44.073332 51.070499)
+        (xy 44.183689 51.014269)
+        (xy 44.271269 50.926689)
+        (xy 44.327499 50.816332)
+        (xy 44.342 50.724774)
+        (xy 44.342 50.113226)
+        (xy 44.327499 50.021668)
+        (xy 44.310519 49.988344)
+        (xy 44.276874 49.922311)
+        (xy 44.271269 49.911311)
+        (xy 44.218026 49.858068)
+        (xy 44.201724 49.833672)
+        (xy 44.196 49.804894)
+        (xy 44.196 49.382106)
+        (xy 44.201724 49.353328)
+        (xy 44.218026 49.328932)
+        (xy 44.240146 49.306812)
+        (xy 44.271269 49.275689)
+        (xy 44.279674 49.259194)
+        (xy 44.282291 49.254059)
+        (xy 44.310003 49.224081)
+        (xy 44.349294 49.213)
+        (xy 44.677706 49.213)
+        (xy 44.716997 49.224081)
+        (xy 44.744709 49.254059)
+        (xy 44.75304 49.270409)
+        (xy 44.753042 49.270412)
+        (xy 44.755731 49.275689)
+        (xy 44.75992 49.279878)
+        (xy 44.808974 49.328932)
+        (xy 44.825276 49.353328)
+        (xy 44.831 49.382106)
+        (xy 44.831 49.804894)
+        (xy 44.825276 49.833672)
+        (xy 44.808974 49.858068)
+        (xy 44.75992 49.907121)
+        (xy 44.759917 49.907124)
+        (xy 44.755731 49.911311)
+        (xy 44.753044 49.916583)
+        (xy 44.753042 49.916587)
+        (xy 44.702187 50.016394)
+        (xy 44.702184 50.0164)
+        (xy 44.699501 50.021668)
+        (xy 44.698576 50.027507)
+        (xy 44.698574 50.027514)
+        (xy 44.685462 50.110307)
+        (xy 44.685 50.113226)
+        (xy 44.685 50.724774)
+        (xy 44.685461 50.72769)
+        (xy 44.685462 50.727692)
+        (xy 44.698574 50.810485)
+        (xy 44.698575 50.81049)
+        (xy 44.699501 50.816332)
+        (xy 44.702185 50.8216)
+        (xy 44.702187 50.821605)
+        (xy 44.75048 50.916384)
+        (xy 44.755731 50.926689)
+        (xy 44.843311 51.014269)
+        (xy 44.894914 51.040562)
+        (xy 44.944663 51.065911)
+        (xy 44.953668 51.070499)
+        (xy 44.959513 51.071424)
+        (xy 44.959514 51.071425)
+        (xy 44.97073 51.073201)
+        (xy 45.045226 51.085)
+        (xy 45.50382 51.085)
+        (xy 45.506774 51.085)
+        (xy 45.598332 51.070499)
+        (xy 45.708689 51.014269)
+        (xy 45.796269 50.926689)
+        (xy 45.852499 50.816332)
+        (xy 45.867 50.724774)
+        (xy 45.867 50.113226)
+        (xy 45.852499 50.021668)
+        (xy 45.835519 49.988344)
+        (xy 45.801874 49.922311)
+        (xy 45.796269 49.911311)
+        (xy 45.743026 49.858068)
+        (xy 45.726724 49.833672)
+        (xy 45.721 49.804894)
+        (xy 45.721 49.382106)
+        (xy 45.726724 49.353328)
+        (xy 45.743026 49.328932)
+        (xy 45.765146 49.306812)
+        (xy 45.796269 49.275689)
+        (xy 45.852499 49.165332)
+        (xy 45.867 49.073774)
+        (xy 45.867 48.462226)
+        (xy 45.852499 48.370668)
+        (xy 45.840439 48.347)
+        (xy 45.808876 48.285054)
+        (xy 45.796269 48.260311)
+        (xy 45.708689 48.172731)
+        (xy 45.703412 48.170042)
+        (xy 45.603605 48.119187)
+        (xy 45.6036 48.119185)
+        (xy 45.598332 48.116501)
+        (xy 45.59249 48.115575)
+        (xy 45.592485 48.115574)
+        (xy 45.509692 48.102462)
+        (xy 45.50969 48.102461)
+        (xy 45.506774 48.102)
+        (xy 45.045226 48.102)
+        (xy 45.04231 48.102461)
+        (xy 45.042307 48.102462)
+        (xy 44.959514 48.115574)
+        (xy 44.959507 48.115576)
+        (xy 44.953668 48.116501)
+        (xy 44.9484 48.119184)
+        (xy 44.948394 48.119187)
+        (xy 44.848587 48.170042)
+        (xy 44.848583 48.170044)
+        (xy 44.843311 48.172731)
+        (xy 44.839124 48.176917)
+        (xy 44.839121 48.17692)
+        (xy 44.75992 48.256121)
+        (xy 44.759917 48.256124)
+        (xy 44.755731 48.260311)
+        (xy 44.753043 48.265584)
+        (xy 44.75304 48.26559)
+        (xy 44.744709 48.281941)
+        (xy 44.716997 48.311919)
+        (xy 44.677706 48.323)
+        (xy 44.349294 48.323)
+        (xy 44.310003 48.311919)
+        (xy 44.282291 48.281941)
+        (xy 44.273959 48.26559)
+        (xy 44.273957 48.265587)
+        (xy 44.271269 48.260311)
+        (xy 44.183689 48.172731)
+        (xy 44.178412 48.170042)
+        (xy 44.078605 48.119187)
+        (xy 44.0786 48.119185)
+        (xy 44.073332 48.116501)
+        (xy 44.06749 48.115575)
+        (xy 44.067485 48.115574)
+        (xy 43.984692 48.102462)
+        (xy 43.98469 48.102461)
+        (xy 43.981774 48.102)
+        (xy 43.520226 48.102)
+        (xy 43.51731 48.102461)
+        (xy 43.517307 48.102462)
+        (xy 43.434515 48.115574)
+        (xy 43.434509 48.115575)
+        (xy 43.428668 48.116501)
+        (xy 43.423397 48.119186)
+        (xy 43.419463 48.120465)
+        (xy 43.370198 48.119495)
+        (xy 43.332109 48.088234)
+        (xy 43.321549 48.040104)
+        (xy 43.343053 47.995771)
+        (xy 43.787799 47.551025)
+        (xy 43.812195 47.534724)
+        (xy 43.840973 47.529)
+        (xy 43.97882 47.529)
+        (xy 43.981774 47.529)
+        (xy 44.073332 47.514499)
+        (xy 44.183689 47.458269)
+        (xy 44.271269 47.370689)
+        (xy 44.280435 47.352698)
+        (xy 44.306954 47.323465)
+        (xy 44.339912 47.313164)
+        (xy 44.339827 47.312711)
+        (xy 44.370261 47.306952)
+        (xy 45.381 47.306952)
+        (xy 45.381319 47.30938)
+        (xy 45.38132 47.309385)
+        (xy 45.386333 47.347461)
+        (xy 45.387539 47.356619)
+        (xy 45.389967 47.361827)
+        (xy 45.389969 47.361832)
+        (xy 45.42005 47.42634)
+        (xy 45.43836 47.465607)
+        (xy 45.523393 47.55064)
+        (xy 45.594991 47.584026)
+        (xy 45.627167 47.59903)
+        (xy 45.627168 47.59903)
+        (xy 45.632381 47.601461)
+        (xy 45.682048 47.608)
+        (xy 47.409495 47.608)
+        (xy 47.411952 47.608)
+        (xy 47.461619 47.601461)
+        (xy 47.531136 47.569045)
+        (xy 47.562917 47.562)
+        (xy 48.171527 47.562)
+        (xy 48.200305 47.567724)
+        (xy 48.224701 47.584026)
+        (xy 48.300974 47.660299)
+        (xy 48.317276 47.684695)
+        (xy 48.323 47.713473)
+        (xy 48.323 48.021937)
+        (xy 48.31412 48.057386)
+        (xy 48.289578 48.084464)
+        (xy 48.255169 48.096775)
+        (xy 48.252882 48.097)
+        (xy 48.249188 48.097)
+        (xy 48.245572 48.097719)
+        (xy 48.245564 48.09772)
+        (xy 48.200738 48.106637)
+        (xy 48.200736 48.106637)
+        (xy 48.193475 48.108082)
+        (xy 48.187321 48.112193)
+        (xy 48.187316 48.112196)
+        (xy 48.136454 48.146182)
+        (xy 48.136451 48.146184)
+        (xy 48.130297 48.150297)
+        (xy 48.126184 48.156451)
+        (xy 48.126182 48.156454)
+        (xy 48.092196 48.207316)
+        (xy 48.092193 48.207321)
+        (xy 48.088082 48.213475)
+        (xy 48.086637 48.220736)
+        (xy 48.086637 48.220738)
+        (xy 48.07772 48.265564)
+        (xy 48.077719 48.265572)
+        (xy 48.077 48.269188)
+        (xy 48.077 48.272882)
+        (xy 48.076775 48.275169)
+        (xy 48.064464 48.309578)
+        (xy 48.037386 48.33412)
+        (xy 48.001937 48.343)
+        (xy 47.534484 48.343)
+        (xy 47.495192 48.331919)
+        (xy 47.46748 48.30194)
+        (xy 47.458876 48.285054)
+        (xy 47.446269 48.260311)
+        (xy 47.358689 48.172731)
+        (xy 47.353412 48.170042)
+        (xy 47.253605 48.119187)
+        (xy 47.2536 48.119185)
+        (xy 47.248332 48.116501)
+        (xy 47.24249 48.115575)
+        (xy 47.242485 48.115574)
+        (xy 47.159692 48.102462)
+        (xy 47.15969 48.102461)
+        (xy 47.156774 48.102)
+        (xy 46.695226 48.102)
+        (xy 46.69231 48.102461)
+        (xy 46.692307 48.102462)
+        (xy 46.609514 48.115574)
+        (xy 46.609507 48.115576)
+        (xy 46.603668 48.116501)
+        (xy 46.5984 48.119184)
+        (xy 46.598394 48.119187)
+        (xy 46.498587 48.170042)
+        (xy 46.498583 48.170044)
+        (xy 46.493311 48.172731)
+        (xy 46.489124 48.176917)
+        (xy 46.489121 48.17692)
+        (xy 46.40992 48.256121)
+        (xy 46.409917 48.256124)
+        (xy 46.405731 48.260311)
+        (xy 46.403044 48.265583)
+        (xy 46.403042 48.265587)
+        (xy 46.352187 48.365394)
+        (xy 46.352184 48.3654)
+        (xy 46.349501 48.370668)
+        (xy 46.348576 48.376507)
+        (xy 46.348574 48.376514)
+        (xy 46.336936 48.45)
+        (xy 46.335 48.462226)
+        (xy 46.335 49.073774)
+        (xy 46.335461 49.07669)
+        (xy 46.335462 49.076692)
+        (xy 46.348574 49.159485)
+        (xy 46.348575 49.15949)
+        (xy 46.349501 49.165332)
+        (xy 46.352185 49.1706)
+        (xy 46.352187 49.170605)
+        (xy 46.403042 49.270412)
+        (xy 46.405731 49.275689)
+        (xy 46.40992 49.279878)
+        (xy 46.458974 49.328932)
+        (xy 46.475276 49.353328)
+        (xy 46.481 49.382106)
+        (xy 46.481 49.804894)
+        (xy 46.475276 49.833672)
+        (xy 46.458974 49.858068)
+        (xy 46.40992 49.907121)
+        (xy 46.409917 49.907124)
+        (xy 46.405731 49.911311)
+        (xy 46.403044 49.916583)
+        (xy 46.403042 49.916587)
+        (xy 46.352187 50.016394)
+        (xy 46.352184 50.0164)
+        (xy 46.349501 50.021668)
+        (xy 46.348576 50.027507)
+        (xy 46.348574 50.027514)
+        (xy 46.335462 50.110307)
+        (xy 46.335 50.113226)
+        (xy 46.335 50.724774)
+        (xy 46.335461 50.72769)
+        (xy 46.335462 50.727692)
+        (xy 46.348574 50.810485)
+        (xy 46.348575 50.81049)
+        (xy 46.349501 50.816332)
+        (xy 46.352185 50.8216)
+        (xy 46.352187 50.821605)
+        (xy 46.40048 50.916384)
+        (xy 46.405731 50.926689)
+        (xy 46.493311 51.014269)
+        (xy 46.544914 51.040562)
+        (xy 46.594663 51.065911)
+        (xy 46.603668 51.070499)
+        (xy 46.609513 51.071424)
+        (xy 46.609514 51.071425)
+        (xy 46.62073 51.073201)
+        (xy 46.695226 51.085)
+        (xy 47.15382 51.085)
+        (xy 47.156774 51.085)
+        (xy 47.248332 51.070499)
+        (xy 47.358689 51.014269)
+        (xy 47.446269 50.926689)
+        (xy 47.502499 50.816332)
+        (xy 47.517 50.724774)
+        (xy 47.517 50.113226)
+        (xy 47.502499 50.021668)
+        (xy 47.485519 49.988344)
+        (xy 47.451874 49.922311)
+        (xy 47.446269 49.911311)
+        (xy 47.393026 49.858068)
+        (xy 47.376724 49.833672)
+        (xy 47.371 49.804894)
+        (xy 47.371 49.382106)
+        (xy 47.376724 49.353328)
+        (xy 47.393026 49.328932)
+        (xy 47.415146 49.306812)
+        (xy 47.446269 49.275689)
+        (xy 47.448958 49.27041)
+        (xy 47.452436 49.265625)
+        (xy 47.453907 49.266694)
+        (xy 47.474811 49.244082)
+        (xy 47.514103 49.233)
+        (xy 48.001937 49.233)
+        (xy 48.037386 49.24188)
+        (xy 48.064464 49.266422)
+        (xy 48.076775 49.300831)
+        (xy 48.077 49.303116)
+        (xy 48.077 49.306812)
+        (xy 48.077719 49.310428)
+        (xy 48.07772 49.310435)
+        (xy 48.086637 49.355261)
+        (xy 48.088082 49.362525)
+        (xy 48.092194 49.36868)
+        (xy 48.092196 49.368683)
+        (xy 48.126182 49.419545)
+        (xy 48.130297 49.425703)
+        (xy 48.136454 49.429817)
+        (xy 48.187316 49.463803)
+        (xy 48.187317 49.463803)
+        (xy 48.193475 49.467918)
+        (xy 48.249188 49.479)
+        (xy 49.283116 49.479)
+        (xy 49.286812 49.479)
+        (xy 49.342525 49.467918)
+        (xy 49.405703 49.425703)
+        (xy 49.447918 49.362525)
+        (xy 49.459 49.306812)
+        (xy 49.459 48.301873)
+        (xy 49.471673 48.260094)
+        (xy 49.505422 48.232397)
+        (xy 49.548871 48.228118)
+        (xy 49.587374 48.248699)
+        (xy 49.984974 48.646299)
+        (xy 50.001276 48.670695)
+        (xy 50.007 48.699473)
+        (xy 50.007 48.935774)
+        (xy 50.007461 48.93869)
+        (xy 50.007462 48.938692)
+        (xy 50.020574 49.021485)
+        (xy 50.020575 49.02149)
+        (xy 50.021501 49.027332)
+        (xy 50.024185 49.0326)
+        (xy 50.024187 49.032605)
+        (xy 50.073188 49.128773)
+        (xy 50.077731 49.137689)
+        (xy 50.165311 49.225269)
+        (xy 50.210645 49.248368)
+        (xy 50.253908 49.270412)
+        (xy 50.275668 49.281499)
+        (xy 50.281513 49.282424)
+        (xy 50.281514 49.282425)
+        (xy 50.285713 49.28309)
+        (xy 50.367226 49.296)
+        (xy 50.97582 49.296)
+        (xy 50.978774 49.296)
+        (xy 51.070332 49.281499)
+        (xy 51.180689 49.225269)
+        (xy 51.233932 49.172025)
+        (xy 51.258328 49.155724)
+        (xy 51.287106 49.15)
+        (xy 51.647649 49.15)
+        (xy 51.686941 49.161081)
+        (xy 51.714652 49.19106)
+        (xy 51.730561 49.222284)
+        (xy 51.730566 49.222291)
+        (xy 51.733254 49.227566)
+        (xy 51.826434 49.320746)
+        (xy 51.833798 49.324498)
+        (xy 51.920515 49.368683)
+        (xy 51.943847 49.380571)
+        (xy 51.949692 49.381496)
+        (xy 51.949693 49.381497)
+        (xy 51.960571 49.383219)
+        (xy 52.041263 49.396)
+        (xy 52.606736 49.395999)
+        (xy 52.704153 49.380571)
+        (xy 52.821566 49.320746)
+        (xy 52.914746 49.227566)
+        (xy 52.917435 49.222287)
+        (xy 52.917438 49.222284)
+        (xy 52.933348 49.19106)
+        (xy 52.961059 49.161081)
+        (xy 53.000351 49.15)
+        (xy 53.360894 49.15)
+        (xy 53.389672 49.155724)
+        (xy 53.414067 49.172025)
+        (xy 53.467311 49.225269)
+        (xy 53.512645 49.248368)
+        (xy 53.555908 49.270412)
+        (xy 53.577668 49.281499)
+        (xy 53.583513 49.282424)
+        (xy 53.583514 49.282425)
+        (xy 53.587713 49.28309)
+        (xy 53.669226 49.296)
+        (xy 54.27782 49.296)
+        (xy 54.280774 49.296)
+        (xy 54.372332 49.281499)
+        (xy 54.482689 49.225269)
+        (xy 54.570269 49.137689)
+        (xy 54.626499 49.027332)
+        (xy 54.641 48.935774)
+        (xy 54.641 48.474226)
+        (xy 54.62788 48.391385)
+        (xy 54.627425 48.388514)
+        (xy 54.627424 48.388513)
+        (xy 54.626499 48.382668)
+        (xy 54.623363 48.376514)
+        (xy 54.590679 48.312367)
+        (xy 54.570269 48.272311)
+        (xy 54.482689 48.184731)
+        (xy 54.473151 48.179871)
+        (xy 54.377605 48.131187)
+        (xy 54.3776 48.131185)
+        (xy 54.372332 48.128501)
+        (xy 54.36649 48.127575)
+        (xy 54.366485 48.127574)
+        (xy 54.283692 48.114462)
+        (xy 54.28369 48.114461)
+        (xy 54.280774 48.114)
+        (xy 53.669226 48.114)
+        (xy 53.66631 48.114461)
+        (xy 53.666307 48.114462)
+        (xy 53.583514 48.127574)
+        (xy 53.583507 48.127576)
+        (xy 53.577668 48.128501)
+        (xy 53.5724 48.131184)
+        (xy 53.572394 48.131187)
+        (xy 53.472587 48.182042)
+        (xy 53.472583 48.182044)
+        (xy 53.467311 48.184731)
+        (xy 53.463124 48.188917)
+        (xy 53.463121 48.18892)
+        (xy 53.414068 48.237974)
+        (xy 53.389672 48.254276)
+        (xy 53.360894 48.26)
+        (xy 52.92346 48.26)
+        (xy 52.894682 48.254276)
+        (xy 52.870286 48.237974)
+        (xy 52.825755 48.193443)
+        (xy 52.821566 48.189254)
+        (xy 52.816289 48.186565)
+        (xy 52.709426 48.132115)
+        (xy 52.709422 48.132113)
+        (xy 52.704153 48.129429)
+        (xy 52.698311 48.128503)
+        (xy 52.698306 48.128502)
+        (xy 52.609655 48.114462)
+        (xy 52.609652 48.114461)
+        (xy 52.606737 48.114)
+        (xy 52.603783 48.114)
+        (xy 52.044218 48.114)
+        (xy 52.044205 48.114)
+        (xy 52.041264 48.114001)
+        (xy 52.03835 48.114462)
+        (xy 52.038343 48.114463)
+        (xy 51.949692 48.128503)
+        (xy 51.94969 48.128503)
+        (xy 51.943847 48.129429)
+        (xy 51.938577 48.132113)
+        (xy 51.938574 48.132115)
+        (xy 51.83171 48.186565)
+        (xy 51.831706 48.186567)
+        (xy 51.826434 48.189254)
+        (xy 51.822247 48.19344)
+        (xy 51.822244 48.193443)
+        (xy 51.777714 48.237974)
+        (xy 51.753318 48.254276)
+        (xy 51.72454 48.26)
+        (xy 51.287106 48.26)
+        (xy 51.258328 48.254276)
+        (xy 51.233932 48.237974)
+        (xy 51.184878 48.18892)
+        (xy 51.184877 48.188919)
+        (xy 51.180689 48.184731)
+        (xy 51.171151 48.179871)
+        (xy 51.075605 48.131187)
+        (xy 51.0756 48.131185)
+        (xy 51.070332 48.128501)
+        (xy 51.06449 48.127575)
+        (xy 51.064485 48.127574)
+        (xy 50.981692 48.114462)
+        (xy 50.98169 48.114461)
+        (xy 50.978774 48.114)
+        (xy 50.97582 48.114)
+        (xy 50.742473 48.114)
+        (xy 50.713695 48.108276)
+        (xy 50.689299 48.091974)
+        (xy 50.124026 47.526701)
+        (xy 50.107724 47.502305)
+        (xy 50.102 47.473527)
+        (xy 50.102 47.306952)
+        (xy 50.331 47.306952)
+        (xy 50.331319 47.30938)
+        (xy 50.33132 47.309385)
+        (xy 50.336333 47.347461)
+        (xy 50.337539 47.356619)
+        (xy 50.339967 47.361827)
+        (xy 50.339969 47.361832)
+        (xy 50.37005 47.42634)
+        (xy 50.38836 47.465607)
+        (xy 50.473393 47.55064)
+        (xy 50.544991 47.584026)
+        (xy 50.577167 47.59903)
+        (xy 50.577168 47.59903)
+        (xy 50.582381 47.601461)
+        (xy 50.632048 47.608)
+        (xy 52.359495 47.608)
+        (xy 52.361952 47.608)
+        (xy 52.411619 47.601461)
+        (xy 52.481136 47.569045)
+        (xy 52.512917 47.562)
+        (xy 52.802793 47.562)
+        (xy 52.811212 47.562473)
+        (xy 52.848827 47.566711)
+        (xy 52.905177 47.556048)
+        (xy 52.907933 47.55558)
+        (xy 52.964647 47.547033)
+        (xy 52.969731 47.544583)
+        (xy 52.971984 47.543889)
+        (xy 52.972436 47.543777)
+        (xy 52.972878 47.543594)
+        (xy 52.975087 47.54282)
+        (xy 52.980634 47.541772)
+        (xy 53.031349 47.514967)
+        (xy 53.033782 47.513738)
+        (xy 53.046826 47.507456)
+        (xy 53.084719 47.500196)
+        (xy 53.121229 47.512685)
+        (xy 53.160316 47.538803)
+        (xy 53.160317 47.538803)
+        (xy 53.166475 47.542918)
+        (xy 53.222188 47.554)
+        (xy 54.256116 47.554)
+        (xy 54.259812 47.554)
+        (xy 54.315525 47.542918)
+        (xy 54.378703 47.500703)
+        (xy 54.420918 47.437525)
+        (xy 54.432 47.381812)
+        (xy 54.432 46.344188)
+        (xy 54.420918 46.288475)
+        (xy 54.416606 46.282022)
+        (xy 54.382817 46.231454)
+        (xy 54.378703 46.225297)
+        (xy 54.371524 46.2205)
+        (xy 54.321683 46.187196)
+        (xy 54.32168 46.187194)
+        (xy 54.315525 46.183082)
+        (xy 54.308261 46.181637)
+        (xy 54.289602 46.177925)
+        (xy 54.259812 46.172)
+        (xy 53.222188 46.172)
+        (xy 53.218563 46.17272)
+        (xy 53.218563 46.172721)
+        (xy 53.173738 46.181637)
+        (xy 53.173736 46.181637)
+        (xy 53.166475 46.183082)
+        (xy 53.160321 46.187193)
+        (xy 53.160316 46.187196)
+        (xy 53.109454 46.221182)
+        (xy 53.109451 46.221184)
+        (xy 53.103297 46.225297)
+        (xy 53.099184 46.231451)
+        (xy 53.099182 46.231454)
+        (xy 53.065196 46.282316)
+        (xy 53.065193 46.282321)
+        (xy 53.061082 46.288475)
+        (xy 53.059637 46.295736)
+        (xy 53.059637 46.295738)
+        (xy 53.050721 46.340563)
+        (xy 53.05 46.344188)
+        (xy 53.05 46.347884)
+        (xy 53.05 46.353685)
+        (xy 53.041718 46.387992)
+        (xy 53.018698 46.414743)
+        (xy 52.986008 46.428044)
+        (xy 52.977283 46.42936)
+        (xy 52.958924 46.432127)
+        (xy 52.958922 46.432127)
+        (xy 52.953353 46.432967)
+        (xy 52.948279 46.435409)
+        (xy 52.945993 46.436115)
+        (xy 52.945563 46.436221)
+        (xy 52.945138 46.436398)
+        (xy 52.942901 46.43718)
+        (xy 52.937366 46.438228)
+        (xy 52.932391 46.440857)
+        (xy 52.932383 46.44086)
+        (xy 52.886653 46.465028)
+        (xy 52.884147 46.466293)
+        (xy 52.837565 46.488727)
+        (xy 52.837562 46.488728)
+        (xy 52.832491 46.491171)
+        (xy 52.828363 46.494999)
+        (xy 52.826392 46.496344)
+        (xy 52.826007 46.496575)
+        (xy 52.82567 46.496855)
+        (xy 52.823738 46.49828)
+        (xy 52.818765 46.50091)
+        (xy 52.814785 46.504889)
+        (xy 52.814782 46.504892)
+        (xy 52.778213 46.54146)
+        (xy 52.776191 46.543408)
+        (xy 52.738284 46.578582)
+        (xy 52.738281 46.578584)
+        (xy 52.734156 46.582413)
+        (xy 52.731341 46.587287)
+        (xy 52.729859 46.589146)
+        (xy 52.724243 46.595429)
+        (xy 52.669701 46.649973)
+        (xy 52.645304 46.666275)
+        (xy 52.616526 46.672)
+        (xy 52.512917 46.672)
+        (xy 52.481137 46.664955)
+        (xy 52.449007 46.649973)
+        (xy 52.411619 46.632539)
+        (xy 52.405917 46.631788)
+        (xy 52.405916 46.631788)
+        (xy 52.364385 46.62632)
+        (xy 52.36438 46.626319)
+        (xy 52.361952 46.626)
+        (xy 50.632048 46.626)
+        (xy 50.62962 46.626319)
+        (xy 50.629614 46.62632)
+        (xy 50.588083 46.631788)
+        (xy 50.588081 46.631788)
+        (xy 50.582381 46.632539)
+        (xy 50.577174 46.634966)
+        (xy 50.577167 46.634969)
+        (xy 50.479354 46.68058)
+        (xy 50.479352 46.680581)
+        (xy 50.473393 46.68336)
+        (xy 50.468743 46.688009)
+        (xy 50.46874 46.688012)
+        (xy 50.393012 46.76374)
+        (xy 50.393009 46.763743)
+        (xy 50.38836 46.768393)
+        (xy 50.385581 46.774352)
+        (xy 50.38558 46.774354)
+        (xy 50.339969 46.872167)
+        (xy 50.339966 46.872174)
+        (xy 50.337539 46.877381)
+        (xy 50.336788 46.883081)
+        (xy 50.336788 46.883083)
+        (xy 50.331905 46.920175)
+        (xy 50.331 46.927048)
+        (xy 50.331 47.306952)
+        (xy 50.102 47.306952)
+        (xy 50.102 46.036952)
+        (xy 50.331 46.036952)
+        (xy 50.331319 46.03938)
+        (xy 50.33132 46.039385)
+        (xy 50.336788 46.080916)
+        (xy 50.337539 46.086619)
+        (xy 50.339967 46.091827)
+        (xy 50.339969 46.091832)
+        (xy 50.377315 46.17192)
+        (xy 50.38836 46.195607)
+        (xy 50.473393 46.28064)
+        (xy 50.528815 46.306483)
+        (xy 50.577167 46.32903)
+        (xy 50.577168 46.32903)
+        (xy 50.582381 46.331461)
+        (xy 50.632048 46.338)
+        (xy 52.359495 46.338)
+        (xy 52.361952 46.338)
+        (xy 52.411619 46.331461)
+        (xy 52.481136 46.299045)
+        (xy 52.512917 46.292)
+        (xy 52.548793 46.292)
+        (xy 52.557212 46.292473)
+        (xy 52.594827 46.296711)
+        (xy 52.651177 46.286048)
+        (xy 52.653933 46.28558)
+        (xy 52.710647 46.277033)
+        (xy 52.715731 46.274583)
+        (xy 52.717984 46.273889)
+        (xy 52.718436 46.273777)
+        (xy 52.718878 46.273594)
+        (xy 52.721087 46.27282)
+        (xy 52.726634 46.271772)
+        (xy 52.777348 46.244967)
+        (xy 52.779825 46.243718)
+        (xy 52.831509 46.218829)
+        (xy 52.835641 46.214993)
+        (xy 52.837594 46.213663)
+        (xy 52.837991 46.213423)
+        (xy 52.838355 46.213122)
+        (xy 52.840246 46.211726)
+        (xy 52.845235 46.20909)
+        (xy 52.885822 46.168501)
+        (xy 52.887766 46.166628)
+        (xy 52.929844 46.127587)
+        (xy 52.932664 46.1227)
+        (xy 52.934137 46.120854)
+        (xy 52.939742 46.114581)
+        (xy 53.629301 45.425023)
+        (xy 53.653695 45.408724)
+        (xy 53.682473 45.403)
+        (xy 53.694706 45.403)
+        (xy 53.733997 45.414081)
+        (xy 53.761709 45.444059)
+        (xy 53.77004 45.460409)
+        (xy 53.770042 45.460412)
+        (xy 53.772731 45.465689)
+        (xy 53.860311 45.553269)
+        (xy 53.911662 45.579434)
+        (xy 53.964275 45.606242)
+        (xy 53.970668 45.609499)
+        (xy 53.976513 45.610424)
+        (xy 53.976514 45.610425)
+        (xy 53.98773 45.612201)
+        (xy 54.062226 45.624)
+        (xy 54.52082 45.624)
+        (xy 54.523774 45.624)
+        (xy 54.615332 45.609499)
+        (xy 54.725689 45.553269)
+        (xy 54.813269 45.465689)
+        (xy 54.869499 45.355332)
+        (xy 54.884 45.263774)
+        (xy 54.884 44.652226)
+        (xy 54.871026 44.570307)
+        (xy 54.870425 44.566514)
+        (xy 54.870424 44.566513)
+        (xy 54.869499 44.560668)
+        (xy 54.866797 44.555366)
+        (xy 54.823582 44.470551)
+        (xy 54.813269 44.450311)
+        (xy 54.725689 44.362731)
+        (xy 54.720412 44.360042)
+        (xy 54.620605 44.309187)
+        (xy 54.6206 44.309185)
+        (xy 54.615332 44.306501)
+        (xy 54.60949 44.305575)
+        (xy 54.609485 44.305574)
+        (xy 54.526692 44.292462)
+        (xy 54.52669 44.292461)
+        (xy 54.523774 44.292)
+        (xy 54.062226 44.292)
+        (xy 54.05931 44.292461)
+        (xy 54.059307 44.292462)
+        (xy 53.976514 44.305574)
+        (xy 53.976507 44.305576)
+        (xy 53.970668 44.306501)
+        (xy 53.9654 44.309184)
+        (xy 53.965394 44.309187)
+        (xy 53.865587 44.360042)
+        (xy 53.865583 44.360044)
+        (xy 53.860311 44.362731)
+        (xy 53.856124 44.366917)
+        (xy 53.856121 44.36692)
+        (xy 53.77692 44.446121)
+        (xy 53.776917 44.446124)
+        (xy 53.772731 44.450311)
+        (xy 53.770043 44.455584)
+        (xy 53.77004 44.45559)
+        (xy 53.761709 44.471941)
+        (xy 53.733997 44.501919)
+        (xy 53.694706 44.513)
+        (xy 53.496207 44.513)
+        (xy 53.487788 44.512527)
+        (xy 53.45577 44.508919)
+        (xy 53.455765 44.508919)
+        (xy 53.450173 44.508289)
+        (xy 53.444639 44.509335)
+        (xy 53.444636 44.509336)
+        (xy 53.393837 44.518947)
+        (xy 53.391067 44.519418)
+        (xy 53.339924 44.527127)
+        (xy 53.339922 44.527127)
+        (xy 53.334353 44.527967)
+        (xy 53.329279 44.530409)
+        (xy 53.326993 44.531115)
+        (xy 53.326563 44.531221)
+        (xy 53.326138 44.531398)
+        (xy 53.323901 44.53218)
+        (xy 53.318366 44.533228)
+        (xy 53.313391 44.535857)
+        (xy 53.313383 44.53586)
+        (xy 53.267653 44.560028)
+        (xy 53.265147 44.561293)
+        (xy 53.218565 44.583727)
+        (xy 53.218562 44.583728)
+        (xy 53.213491 44.586171)
+        (xy 53.209363 44.589999)
+        (xy 53.207392 44.591344)
+        (xy 53.207007 44.591575)
+        (xy 53.20667 44.591855)
+        (xy 53.204738 44.59328)
+        (xy 53.199765 44.59591)
+        (xy 53.195785 44.599889)
+        (xy 53.195782 44.599892)
+        (xy 53.159213 44.63646)
+        (xy 53.157191 44.638408)
+        (xy 53.119281 44.673584)
+        (xy 53.119276 44.673589)
+        (xy 53.115156 44.677413)
+        (xy 53.112343 44.682283)
+        (xy 53.110856 44.684149)
+        (xy 53.105239 44.690434)
+        (xy 52.456855 45.338818)
+        (xy 52.427854 45.356853)
+        (xy 52.393866 45.360201)
+        (xy 52.364387 45.35632)
+        (xy 52.364378 45.356319)
+        (xy 52.361952 45.356)
+        (xy 50.632048 45.356)
+        (xy 50.62962 45.356319)
+        (xy 50.629614 45.35632)
+        (xy 50.588083 45.361788)
+        (xy 50.588081 45.361788)
+        (xy 50.582381 45.362539)
+        (xy 50.577174 45.364966)
+        (xy 50.577167 45.364969)
+        (xy 50.479354 45.41058)
+        (xy 50.479352 45.410581)
+        (xy 50.473393 45.41336)
+        (xy 50.468743 45.418009)
+        (xy 50.46874 45.418012)
+        (xy 50.393012 45.49374)
+        (xy 50.393009 45.493743)
+        (xy 50.38836 45.498393)
+        (xy 50.385581 45.504352)
+        (xy 50.38558 45.504354)
+        (xy 50.339969 45.602167)
+        (xy 50.339966 45.602174)
+        (xy 50.337539 45.607381)
+        (xy 50.336788 45.613081)
+        (xy 50.336788 45.613083)
+        (xy 50.33168 45.651884)
+        (xy 50.331 45.657048)
+        (xy 50.331 46.036952)
+        (xy 50.102 46.036952)
+        (xy 50.102 45.300473)
+        (xy 50.107724 45.271695)
+        (xy 50.124026 45.247299)
+        (xy 50.327299 45.044026)
+        (xy 50.351695 45.027724)
+        (xy 50.380473 45.022)
+        (xy 50.481083 45.022)
+        (xy 50.512863 45.029045)
+        (xy 50.582381 45.061461)
+        (xy 50.632048 45.068)
+        (xy 52.359495 45.068)
+        (xy 52.361952 45.068)
+        (xy 52.411619 45.061461)
+        (xy 52.520607 45.01064)
+        (xy 52.60564 44.925607)
+        (xy 52.656461 44.816619)
+        (xy 52.663 44.766952)
+        (xy 52.663 44.387048)
+        (xy 52.656461 44.337381)
+        (xy 52.652236 44.328321)
+        (xy 52.637358 44.296413)
+        (xy 52.60564 44.228393)
+        (xy 52.520607 44.14336)
+        (xy 52.495231 44.131527)
+        (xy 52.416832 44.094969)
+        (xy 52.416827 44.094967)
+        (xy 52.411619 44.092539)
+        (xy 52.405917 44.091788)
+        (xy 52.405916 44.091788)
+        (xy 52.364385 44.08632)
+        (xy 52.36438 44.086319)
+        (xy 52.361952 44.086)
+        (xy 50.632048 44.086)
+        (xy 50.62962 44.086319)
+        (xy 50.629614 44.08632)
+        (xy 50.588083 44.091788)
+        (xy 50.588081 44.091788)
+        (xy 50.582381 44.092539)
+        (xy 50.577168 44.094969)
+        (xy 50.577167 44.09497)
+        (xy 50.512863 44.124955)
+        (xy 50.481083 44.132)
+        (xy 50.194198 44.132)
+        (xy 50.185779 44.131527)
+        (xy 50.15377 44.12792)
+        (xy 50.153765 44.12792)
+        (xy 50.148173 44.12729)
+        (xy 50.142639 44.128336)
+        (xy 50.142636 44.128337)
+        (xy 50.091867 44.137942)
+        (xy 50.089098 44.138413)
+        (xy 50.037918 44.146128)
+        (xy 50.037916 44.146128)
+        (xy 50.032353 44.146967)
+        (xy 50.027282 44.149408)
+        (xy 50.024984 44.150117)
+        (xy 50.024566 44.15022)
+        (xy 50.024143 44.150396)
+        (xy 50.021897 44.151181)
+        (xy 50.016366 44.152229)
+        (xy 50.011392 44.154857)
+        (xy 50.011388 44.154859)
+        (xy 49.965677 44.179017)
+        (xy 49.963171 44.180282)
+        (xy 49.916564 44.202727)
+        (xy 49.916559 44.202729)
+        (xy 49.911491 44.205171)
+        (xy 49.907364 44.208999)
+        (xy 49.905392 44.210344)
+        (xy 49.905007 44.210575)
+        (xy 49.90467 44.210855)
+        (xy 49.902738 44.21228)
+        (xy 49.897765 44.21491)
+        (xy 49.893785 44.218889)
+        (xy 49.893782 44.218892)
+        (xy 49.857213 44.25546)
+        (xy 49.855191 44.257408)
+        (xy 49.817281 44.292584)
+        (xy 49.817276 44.292589)
+        (xy 49.813156 44.296413)
+        (xy 49.810343 44.301283)
+        (xy 49.808856 44.303149)
+        (xy 49.803239 44.309434)
+        (xy 49.362995 44.749678)
+        (xy 49.35671 44.755296)
+        (xy 49.331515 44.775389)
+        (xy 49.33151 44.775394)
+        (xy 49.327108 44.778905)
+        (xy 49.323935 44.783558)
+        (xy 49.323931 44.783563)
+        (xy 49.29481 44.826275)
+        (xy 49.293206 44.828536)
+        (xy 49.259125 44.874716)
+        (xy 49.257264 44.88003)
+        (xy 49.256144 44.882151)
+        (xy 49.255919 44.882524)
+        (xy 49.255745 44.882945)
+        (xy 49.254714 44.885085)
+        (xy 49.251541 44.889741)
+        (xy 49.24988 44.895123)
+        (xy 49.24988 44.895125)
+        (xy 49.234638 44.944535)
+        (xy 49.233759 44.947204)
+        (xy 49.216679 44.996015)
+        (xy 49.216677 44.996024)
+        (xy 49.214819 45.001335)
+        (xy 49.214608 45.00696)
+        (xy 49.214164 45.009308)
+        (xy 49.214057 45.009739)
+        (xy 49.214015 45.010187)
+        (xy 49.213659 45.012543)
+        (xy 49.212 45.017927)
+        (xy 49.212 45.023561)
+        (xy 49.212 45.075293)
+        (xy 49.211947 45.078104)
+        (xy 49.210014 45.129755)
+        (xy 49.210014 45.129759)
+        (xy 49.209804 45.135386)
+        (xy 49.211261 45.140826)
+        (xy 49.211527 45.143181)
+        (xy 49.212 45.151599)
+        (xy 49.212 47.130667)
+        (xy 49.198933 47.173029)
+        (xy 49.164274 47.200669)
+        (xy 49.120067 47.203982)
+        (xy 49.081675 47.181816)
+        (xy 49.05242 47.150287)
+        (xy 49.048587 47.146156)
+        (xy 49.043707 47.143338)
+        (xy 49.041852 47.141859)
+        (xy 49.035565 47.13624)
+        (xy 48.722321 46.822996)
+        (xy 48.716701 46.816708)
+        (xy 48.696611 46.791516)
+        (xy 48.696608 46.791513)
+        (xy 48.693095 46.787108)
+        (xy 48.688438 46.783932)
+        (xy 48.688435 46.78393)
+        (xy 48.645731 46.754814)
+        (xy 48.64344 46.753188)
+        (xy 48.601822 46.722473)
+        (xy 48.601816 46.72247)
+        (xy 48.597284 46.719125)
+        (xy 48.591965 46.717263)
+        (xy 48.589862 46.716152)
+        (xy 48.589476 46.715919)
+        (xy 48.589052 46.715744)
+        (xy 48.586913 46.714714)
+        (xy 48.582259 46.711541)
+        (xy 48.576876 46.70988)
+        (xy 48.576875 46.70988)
+        (xy 48.527471 46.69464)
+        (xy 48.524802 46.693761)
+        (xy 48.475988 46.676681)
+        (xy 48.475984 46.67668)
+        (xy 48.470665 46.674819)
+        (xy 48.465031 46.674607)
+        (xy 48.462702 46.674167)
+        (xy 48.462256 46.674056)
+        (xy 48.461817 46.674015)
+        (xy 48.459451 46.673658)
+        (xy 48.454073 46.672)
+        (xy 48.448441 46.672)
+        (xy 48.396707 46.672)
+        (xy 48.393896 46.671947)
+        (xy 48.342244 46.670014)
+        (xy 48.342239 46.670014)
+        (xy 48.336614 46.669804)
+        (xy 48.331173 46.671261)
+        (xy 48.328819 46.671527)
+        (xy 48.320401 46.672)
+        (xy 47.562917 46.672)
+        (xy 47.531137 46.664955)
+        (xy 47.499007 46.649973)
+        (xy 47.461619 46.632539)
+        (xy 47.455917 46.631788)
+        (xy 47.455916 46.631788)
+        (xy 47.414385 46.62632)
+        (xy 47.41438 46.626319)
+        (xy 47.411952 46.626)
+        (xy 45.682048 46.626)
+        (xy 45.67962 46.626319)
+        (xy 45.679614 46.62632)
+        (xy 45.638083 46.631788)
+        (xy 45.638081 46.631788)
+        (xy 45.632381 46.632539)
+        (xy 45.627174 46.634966)
+        (xy 45.627167 46.634969)
+        (xy 45.529354 46.68058)
+        (xy 45.529352 46.680581)
+        (xy 45.523393 46.68336)
+        (xy 45.518743 46.688009)
+        (xy 45.51874 46.688012)
+        (xy 45.443012 46.76374)
+        (xy 45.443009 46.763743)
+        (xy 45.43836 46.768393)
+        (xy 45.435581 46.774352)
+        (xy 45.43558 46.774354)
+        (xy 45.389969 46.872167)
+        (xy 45.389966 46.872174)
+        (xy 45.387539 46.877381)
+        (xy 45.386788 46.883081)
+        (xy 45.386788 46.883083)
+        (xy 45.381905 46.920175)
+        (xy 45.381 46.927048)
+        (xy 45.381 47.306952)
+        (xy 44.370261 47.306952)
+        (xy 44.396177 47.302048)
+        (xy 44.398933 47.30158)
+        (xy 44.455647 47.293033)
+        (xy 44.460731 47.290583)
+        (xy 44.462984 47.289889)
+        (xy 44.463436 47.289777)
+        (xy 44.463878 47.289594)
+        (xy 44.466087 47.28882)
+        (xy 44.471634 47.287772)
+        (xy 44.522348 47.260967)
+        (xy 44.524825 47.259718)
+        (xy 44.576509 47.234829)
+        (xy 44.580641 47.230993)
+        (xy 44.582594 47.229663)
+        (xy 44.582991 47.229423)
+        (xy 44.583355 47.229122)
+        (xy 44.585246 47.227726)
+        (xy 44.590235 47.22509)
+        (xy 44.630822 47.184501)
+        (xy 44.632766 47.182628)
+        (xy 44.674844 47.143587)
+        (xy 44.677664 47.1387)
+        (xy 44.679137 47.136854)
+        (xy 44.68475 47.130573)
+        (xy 45.493862 46.321462)
+        (xy 45.533975 46.300581)
+        (xy 45.578814 46.306483)
+        (xy 45.632381 46.331461)
+        (xy 45.682048 46.338)
+        (xy 47.409495 46.338)
+        (xy 47.411952 46.338)
+        (xy 47.461619 46.331461)
+        (xy 47.570607 46.28064)
+        (xy 47.65564 46.195607)
+        (xy 47.706461 46.086619)
+        (xy 47.713 46.036952)
+        (xy 47.713 45.657048)
+        (xy 47.706461 45.607381)
+        (xy 47.702401 45.598675)
+        (xy 47.682482 45.555957)
+        (xy 47.65564 45.498393)
+        (xy 47.570607 45.41336)
+        (xy 47.556431 45.406749)
+        (xy 47.466832 45.364969)
+        (xy 47.466827 45.364967)
+        (xy 47.461619 45.362539)
+        (xy 47.455917 45.361788)
+        (xy 47.455916 45.361788)
+        (xy 47.414385 45.35632)
+        (xy 47.41438 45.356319)
+        (xy 47.411952 45.356)
+        (xy 45.682048 45.356)
+        (xy 45.67962 45.356319)
+        (xy 45.679614 45.35632)
+        (xy 45.638083 45.361788)
+        (xy 45.638081 45.361788)
+        (xy 45.632381 45.362539)
+        (xy 45.627168 45.364969)
+        (xy 45.627167 45.36497)
+        (xy 45.562863 45.394955)
+        (xy 45.531083 45.402)
+        (xy 45.368207 45.402)
+        (xy 45.359788 45.401527)
+        (xy 45.32777 45.397919)
+        (xy 45.327765 45.397919)
+        (xy 45.322173 45.397289)
+        (xy 45.316639 45.398335)
+        (xy 45.316636 45.398336)
+        (xy 45.265837 45.407947)
+        (xy 45.263067 45.408418)
+        (xy 45.211924 45.416127)
+        (xy 45.211922 45.416127)
+        (xy 45.206353 45.416967)
+        (xy 45.201279 45.419409)
+        (xy 45.198993 45.420115)
+        (xy 45.198563 45.420221)
+        (xy 45.198138 45.420398)
+        (xy 45.195901 45.42118)
+        (xy 45.190366 45.422228)
+        (xy 45.185391 45.424857)
+        (xy 45.185383 45.42486)
+        (xy 45.139653 45.449028)
+        (xy 45.137147 45.450293)
+        (xy 45.090565 45.472727)
+        (xy 45.090562 45.472728)
+        (xy 45.085491 45.475171)
+        (xy 45.081363 45.478999)
+        (xy 45.079392 45.480344)
+        (xy 45.079007 45.480575)
+        (xy 45.07867 45.480855)
+        (xy 45.076738 45.48228)
+        (xy 45.071765 45.48491)
+        (xy 45.067785 45.488889)
+        (xy 45.067782 45.488892)
+        (xy 45.031213 45.52546)
+        (xy 45.029191 45.527408)
+        (xy 44.991281 45.562584)
+        (xy 44.991276 45.562589)
+        (xy 44.987156 45.566413)
+        (xy 44.984343 45.571283)
+        (xy 44.982856 45.573149)
+        (xy 44.977239 45.579434)
+        (xy 44.289403 46.26727)
+        (xy 44.259467 46.285616)
+        (xy 44.224464 46.28837)
+        (xy 44.192026 46.274933)
+        (xy 44.187875 46.271917)
+        (xy 44.183689 46.267731)
+        (xy 44.136879 46.24388)
+        (xy 44.078605 46.214187)
+        (xy 44.0786 46.214185)
+        (xy 44.073332 46.211501)
+        (xy 44.06749 46.210575)
+        (xy 44.067485 46.210574)
+        (xy 43.984692 46.197462)
+        (xy 43.98469 46.197461)
+        (xy 43.981774 46.197)
+        (xy 43.520226 46.197)
+        (xy 43.51731 46.197461)
+        (xy 43.517307 46.197462)
+        (xy 43.434514 46.210574)
+        (xy 43.434507 46.210576)
+        (xy 43.428668 46.211501)
+        (xy 43.4234 46.214184)
+        (xy 43.423394 46.214187)
+        (xy 43.323587 46.265042)
+        (xy 43.323583 46.265044)
+        (xy 43.318311 46.267731)
+        (xy 43.314124 46.271917)
+        (xy 43.314121 46.27192)
+        (xy 43.23492 46.351121)
+        (xy 43.234917 46.351124)
+        (xy 43.230731 46.355311)
+        (xy 43.228044 46.360583)
+        (xy 43.228042 46.360587)
+        (xy 43.177187 46.460394)
+        (xy 43.177184 46.4604)
+        (xy 43.174501 46.465668)
+        (xy 43.173576 46.471507)
+        (xy 43.173574 46.471514)
+        (xy 43.161677 46.546637)
+        (xy 43.16 46.557226)
+        (xy 43.16 46.56018)
+        (xy 43.16 46.889027)
+        (xy 43.154276 46.917805)
+        (xy 43.137976 46.942198)
+        (xy 42.975087 47.105088)
+        (xy 42.814364 47.265811)
+        (xy 42.772954 47.28691)
+        (xy 42.72705 47.27964)
+        (xy 42.694186 47.246776)
+        (xy 42.686916 47.200872)
+        (xy 42.686948 47.200669)
+        (xy 42.692 47.168774)
+        (xy 42.692 46.557226)
+        (xy 42.677499 46.465668)
+        (xy 42.656374 46.424209)
+        (xy 42.640613 46.393276)
+        (xy 42.621269 46.355311)
+        (xy 42.568026 46.302068)
+        (xy 42.551724 46.277672)
+        (xy 42.546 46.248894)
+        (xy 42.546 45.699106)
+        (xy 42.551724 45.670328)
+        (xy 42.568026 45.645932)
+        (xy 42.592551 45.621407)
+        (xy 42.621269 45.592689)
+        (xy 42.677499 45.482332)
+        (xy 42.692 45.390774)
+        (xy 42.692 45.387779)
+        (xy 43.160501 45.387779)
+        (xy 43.160963 45.393654)
+        (xy 43.174057 45.476328)
+        (xy 43.177669 45.487447)
+        (xy 43.228452 45.587114)
+        (xy 43.23533 45.59658)
+        (xy 43.314419 45.675669)
+        (xy 43.323885 45.682547)
+        (xy 43.423551 45.73333)
+        (xy 43.434671 45.736943)
+        (xy 43.517346 45.750037)
+        (xy 43.523219 45.7505)
+        (xy 43.614098 45.7505)
+        (xy 43.621907 45.748407)
+        (xy 43.624 45.740598)
+        (xy 43.624 45.740597)
+        (xy 43.878 45.740597)
+        (xy 43.880092 45.748406)
+        (xy 43.887902 45.750499)
+        (xy 43.978779 45.750499)
+        (xy 43.984654 45.750036)
+        (xy 44.067328 45.736942)
+        (xy 44.078447 45.73333)
+        (xy 44.178114 45.682547)
+        (xy 44.18758 45.675669)
+        (xy 44.266669 45.59658)
+        (xy 44.273547 45.587114)
+        (xy 44.32433 45.487448)
+        (xy 44.327943 45.476328)
+        (xy 44.341037 45.393653)
+        (xy 44.3415 45.387781)
+        (xy 44.3415 45.221902)
+        (xy 44.339407 45.214092)
+        (xy 44.331598 45.212)
+        (xy 43.887902 45.212)
+        (xy 43.880092 45.214092)
+        (xy 43.878 45.221902)
+        (xy 43.878 45.740597)
+        (xy 43.624 45.740597)
+        (xy 43.624 45.221902)
+        (xy 43.621907 45.214092)
+        (xy 43.614098 45.212)
+        (xy 43.170403 45.212)
+        (xy 43.162593 45.214092)
+        (xy 43.160501 45.221902)
+        (xy 43.160501 45.387779)
+        (xy 42.692 45.387779)
+        (xy 42.692 44.948098)
+        (xy 43.1605 44.948098)
+        (xy 43.162592 44.955907)
+        (xy 43.170402 44.958)
+        (xy 43.614098 44.958)
+        (xy 43.621907 44.955907)
+        (xy 43.624 44.948098)
+        (xy 43.878 44.948098)
+        (xy 43.880092 44.955907)
+        (xy 43.887902 44.958)
+        (xy 44.331597 44.958)
+        (xy 44.339406 44.955907)
+        (xy 44.341499 44.948098)
+        (xy 44.341499 44.782221)
+        (xy 44.341036 44.776345)
+        (xy 44.339151 44.764441)
+        (xy 45.381501 44.764441)
+        (xy 45.381821 44.769336)
+        (xy 45.387276 44.810779)
+        (xy 45.390461 44.821705)
+        (xy 45.435993 44.919349)
+        (xy 45.443431 44.929971)
+        (xy 45.519028 45.005568)
+        (xy 45.52965 45.013006)
+        (xy 45.627298 45.05854)
+        (xy 45.638215 45.061722)
+        (xy 45.679663 45.067179)
+        (xy 45.684557 45.0675)
+        (xy 46.410098 45.0675)
+        (xy 46.417907 45.065407)
+        (xy 46.42 45.057598)
+        (xy 46.42 45.057597)
+        (xy 46.674 45.057597)
+        (xy 46.676092 45.065406)
+        (xy 46.683902 45.067499)
+        (xy 47.409441 45.067499)
+        (xy 47.414336 45.067178)
+        (xy 47.455779 45.061723)
+        (xy 47.466705 45.058538)
+        (xy 47.564349 45.013006)
+        (xy 47.574971 45.005568)
+        (xy 47.650568 44.929971)
+        (xy 47.658006 44.919349)
+        (xy 47.70354 44.821701)
+        (xy 47.706722 44.810784)
+        (xy 47.712179 44.769336)
+        (xy 47.7125 44.764443)
+        (xy 47.7125 44.713902)
+        (xy 47.710407 44.706092)
+        (xy 47.702598 44.704)
+        (xy 46.683902 44.704)
+        (xy 46.676092 44.706092)
+        (xy 46.674 44.713902)
+        (xy 46.674 45.057597)
+        (xy 46.42 45.057597)
+        (xy 46.42 44.713902)
+        (xy 46.417907 44.706092)
+        (xy 46.410098 44.704)
+        (xy 45.391403 44.704)
+        (xy 45.383593 44.706092)
+        (xy 45.381501 44.713902)
+        (xy 45.381501 44.764441)
+        (xy 44.339151 44.764441)
+        (xy 44.327942 44.693671)
+        (xy 44.32433 44.682552)
+        (xy 44.273547 44.582885)
+        (xy 44.266669 44.573419)
+        (xy 44.18758 44.49433)
+        (xy 44.178114 44.487452)
+        (xy 44.085178 44.440098)
+        (xy 45.3815 44.440098)
+        (xy 45.383592 44.447907)
+        (xy 45.391402 44.45)
+        (xy 46.410098 44.45)
+        (xy 46.417907 44.447907)
+        (xy 46.42 44.440098)
+        (xy 46.674 44.440098)
+        (xy 46.676092 44.447907)
+        (xy 46.683902 44.45)
+        (xy 47.702597 44.45)
+        (xy 47.710406 44.447907)
+        (xy 47.712499 44.440098)
+        (xy 47.712499 44.389559)
+        (xy 47.712178 44.384663)
+        (xy 47.706723 44.34322)
+        (xy 47.703538 44.332294)
+        (xy 47.658006 44.23465)
+        (xy 47.650568 44.224028)
+        (xy 47.574971 44.148431)
+        (xy 47.564349 44.140993)
+        (xy 47.466701 44.095459)
+        (xy 47.455784 44.092277)
+        (xy 47.414336 44.08682)
+        (xy 47.409443 44.0865)
+        (xy 46.683902 44.0865)
+        (xy 46.676092 44.088592)
+        (xy 46.674 44.096402)
+        (xy 46.674 44.440098)
+        (xy 46.42 44.440098)
+        (xy 46.42 44.096403)
+        (xy 46.417907 44.088593)
+        (xy 46.410098 44.086501)
+        (xy 45.684559 44.086501)
+        (xy 45.679663 44.086821)
+        (xy 45.63822 44.092276)
+        (xy 45.627294 44.095461)
+        (xy 45.52965 44.140993)
+        (xy 45.519028 44.148431)
+        (xy 45.443431 44.224028)
+        (xy 45.435993 44.23465)
+        (xy 45.390459 44.332298)
+        (xy 45.387277 44.343215)
+        (xy 45.38182 44.384663)
+        (xy 45.3815 44.389557)
+        (xy 45.3815 44.440098)
+        (xy 44.085178 44.440098)
+        (xy 44.078448 44.436669)
+        (xy 44.067328 44.433056)
+        (xy 43.984653 44.419962)
+        (xy 43.978781 44.4195)
+        (xy 43.887902 44.4195)
+        (xy 43.880092 44.421592)
+        (xy 43.878 44.429402)
+        (xy 43.878 44.948098)
+        (xy 43.624 44.948098)
+        (xy 43.624 44.429403)
+        (xy 43.621907 44.421593)
+        (xy 43.614098 44.419501)
+        (xy 43.523221 44.419501)
+        (xy 43.517345 44.419963)
+        (xy 43.434671 44.433057)
+        (xy 43.423552 44.436669)
+        (xy 43.323885 44.487452)
+        (xy 43.314419 44.49433)
+        (xy 43.23533 44.573419)
+        (xy 43.228452 44.582885)
+        (xy 43.177669 44.682551)
+        (xy 43.174056 44.693671)
+        (xy 43.160962 44.776346)
+        (xy 43.1605 44.782219)
+        (xy 43.1605 44.948098)
+        (xy 42.692 44.948098)
+        (xy 42.692 44.779226)
+        (xy 42.677499 44.687668)
+        (xy 42.669769 44.672498)
+        (xy 42.638679 44.61148)
+        (xy 42.621269 44.577311)
+        (xy 42.533689 44.489731)
+        (xy 42.528412 44.487042)
+        (xy 42.428605 44.436187)
+        (xy 42.4286 44.436185)
+        (xy 42.423332 44.433501)
+        (xy 42.41749 44.432575)
+        (xy 42.417485 44.432574)
+        (xy 42.334692 44.419462)
+        (xy 42.33469 44.419461)
+        (xy 42.331774 44.419)
+        (xy 41.870226 44.419)
+        (xy 41.86731 44.419461)
+        (xy 41.867307 44.419462)
+        (xy 41.784514 44.432574)
+        (xy 41.784507 44.432576)
+        (xy 41.778668 44.433501)
+        (xy 41.7734 44.436184)
+        (xy 41.773394 44.436187)
+        (xy 41.673587 44.487042)
+        (xy 41.673583 44.487044)
+        (xy 41.668311 44.489731)
+        (xy 41.664124 44.493917)
+        (xy 41.664121 44.49392)
+        (xy 41.584918 44.573123)
+        (xy 41.584915 44.573126)
+        (xy 41.580731 44.577311)
+        (xy 41.578515 44.581659)
+        (xy 41.547317 44.606394)
+        (xy 41.50722 44.61148)
+        (xy 41.470282 44.595074)
+        (xy 41.447172 44.561914)
+        (xy 41.446819 44.560905)
+        (xy 41.445771 44.555366)
+        (xy 41.44258 44.549329)
+        (xy 41.432943 44.531094)
+        (xy 41.418974 44.504663)
+        (xy 41.417715 44.502168)
+        (xy 41.417595 44.501919)
+        (xy 41.392829 44.450491)
+        (xy 41.388995 44.446358)
+        (xy 41.387661 44.444402)
+        (xy 41.387426 44.444012)
+        (xy 41.387132 44.443657)
+        (xy 41.385725 44.44175)
+        (xy 41.38309 44.436765)
+        (xy 41.34254 44.396215)
+        (xy 41.340589 44.39419)
+        (xy 41.30542 44.356287)
+        (xy 41.301587 44.352156)
+        (xy 41.296707 44.349338)
+        (xy 41.294852 44.347859)
+        (xy 41.288565 44.34224)
+        (xy 40.848321 43.901996)
+        (xy 40.842701 43.895708)
+        (xy 40.822611 43.870516)
+        (xy 40.822608 43.870513)
+        (xy 40.819095 43.866108)
+        (xy 40.814438 43.862932)
+        (xy 40.814435 43.86293)
+        (xy 40.771731 43.833814)
+        (xy 40.76944 43.832188)
+        (xy 40.727822 43.801473)
+        (xy 40.727816 43.80147)
+        (xy 40.723284 43.798125)
+        (xy 40.717965 43.796263)
+        (xy 40.715862 43.795152)
+        (xy 40.715476 43.794919)
+        (xy 40.715052 43.794744)
+        (xy 40.712913 43.793714)
+        (xy 40.708259 43.790541)
+        (xy 40.702876 43.78888)
+        (xy 40.702875 43.78888)
+        (xy 40.653471 43.77364)
+        (xy 40.650802 43.772761)
+        (xy 40.601988 43.755681)
+        (xy 40.601984 43.75568)
+        (xy 40.596665 43.753819)
+        (xy 40.591031 43.753607)
+        (xy 40.588702 43.753167)
+        (xy 40.588256 43.753056)
+        (xy 40.587817 43.753015)
+        (xy 40.585451 43.752658)
+        (xy 40.580073 43.751)
+        (xy 40.574441 43.751)
+        (xy 40.522707 43.751)
+        (xy 40.519896 43.750947)
+        (xy 40.468244 43.749014)
+        (xy 40.468239 43.749014)
+        (xy 40.462614 43.748804)
+        (xy 40.457173 43.750261)
+        (xy 40.454819 43.750527)
+        (xy 40.446401 43.751)
+        (xy 40.402613 43.751)
+        (xy 40.363322 43.739919)
+        (xy 40.33561 43.709942)
+        (xy 40.332435 43.703711)
+        (xy 40.332434 43.70371)
+        (xy 40.329746 43.698434)
+        (xy 40.236566 43.605254)
+        (xy 40.22315 43.598418)
+        (xy 40.200243 43.586746)
+        (xy 41.5105 43.586746)
+        (xy 41.510962 43.592618)
+        (xy 41.524984 43.681151)
+        (xy 41.528597 43.692271)
+        (xy 41.582976 43.798994)
+        (xy 41.589851 43.808456)
+        (xy 41.674543 43.893148)
+        (xy 41.684005 43.900023)
+        (xy 41.790728 43.954402)
+        (xy 41.801848 43.958015)
+        (xy 41.890381 43.972037)
+        (xy 41.896254 43.9725)
+        (xy 42.014098 43.9725)
+        (xy 42.021907 43.970407)
+        (xy 42.024 43.962598)
+        (xy 42.278 43.962598)
+        (xy 42.280092 43.970407)
+        (xy 42.287902 43.9725)
+        (xy 42.405746 43.9725)
+        (xy 42.411618 43.972037)
+        (xy 42.500151 43.958015)
+        (xy 42.511271 43.954402)
+        (xy 42.617994 43.900023)
+        (xy 42.627456 43.893148)
+        (xy 42.712148 43.808456)
+        (xy 42.719023 43.798994)
+        (xy 42.773402 43.692271)
+        (xy 42.777015 43.681151)
+        (xy 42.791037 43.592618)
+        (xy 42.791496 43.586793)
+        (xy 43.06 43.586793)
+        (xy 43.060001 43.589736)
+        (xy 43.060462 43.59265)
+        (xy 43.060463 43.592656)
+        (xy 43.074478 43.681151)
+        (xy 43.075429 43.687153)
+        (xy 43.078114 43.692423)
+        (xy 43.078115 43.692425)
+        (xy 43.132564 43.799288)
+        (xy 43.135254 43.804566)
+        (xy 43.228434 43.897746)
+        (xy 43.282304 43.925194)
+        (xy 43.340082 43.954634)
+        (xy 43.345847 43.957571)
+        (xy 43.351692 43.958496)
+        (xy 43.351693 43.958497)
+        (xy 43.353158 43.958729)
+        (xy 43.443263 43.973)
+        (xy 43.958736 43.972999)
+        (xy 44.056153 43.957571)
+        (xy 44.173566 43.897746)
+        (xy 44.266746 43.804566)
+        (xy 44.271543 43.795152)
+        (xy 44.27261 43.793058)
+        (xy 44.300322 43.763081)
+        (xy 44.339613 43.752)
+        (xy 44.58512 43.752)
+        (xy 44.61636 43.758796)
+        (xy 44.618394 43.759724)
+        (xy 44.622919 43.762633)
+        (xy 44.759715 43.8028)
+        (xy 44.896904 43.8028)
+        (xy 44.902285 43.8028)
+        (xy 45.039081 43.762633)
+        (xy 45.043606 43.759724)
+        (xy 45.04564 43.758796)
+        (xy 45.07688 43.752)
+        (xy 45.531083 43.752)
+        (xy 45.562863 43.759045)
+        (xy 45.632381 43.791461)
+        (xy 45.682048 43.798)
+        (xy 47.409495 43.798)
+        (xy 47.411952 43.798)
+        (xy 47.461619 43.791461)
+        (xy 47.570607 43.74064)
+        (xy 47.65564 43.655607)
+        (xy 47.706461 43.546619)
+        (xy 47.713 43.496952)
+        (xy 50.331 43.496952)
+        (xy 50.331319 43.49938)
+        (xy 50.33132 43.499385)
+        (xy 50.332087 43.50521)
+        (xy 50.337539 43.546619)
+        (xy 50.339967 43.551827)
+        (xy 50.339969 43.551832)
+        (xy 50.367252 43.61034)
+        (xy 50.38836 43.655607)
+        (xy 50.473393 43.74064)
+        (xy 50.539115 43.771286)
+        (xy 50.577167 43.78903)
+        (xy 50.577168 43.78903)
+        (xy 50.582381 43.791461)
+        (xy 50.632048 43.798)
+        (xy 52.359495 43.798)
+        (xy 52.361952 43.798)
+        (xy 52.411619 43.791461)
+        (xy 52.481136 43.759045)
+        (xy 52.512917 43.752)
+        (xy 52.96712 43.752)
+        (xy 52.99836 43.758796)
+        (xy 53.000394 43.759724)
+        (xy 53.004919 43.762633)
+        (xy 53.141715 43.8028)
+        (xy 53.278904 43.8028)
+        (xy 53.284285 43.8028)
+        (xy 53.421081 43.762633)
+        (xy 53.425606 43.759724)
+        (xy 53.42764 43.758796)
+        (xy 53.45888 43.752)
+        (xy 53.704387 43.752)
+        (xy 53.743678 43.763081)
+        (xy 53.77139 43.793058)
+        (xy 53.774564 43.799288)
+        (xy 53.774565 43.799289)
+        (xy 53.777254 43.804566)
+        (xy 53.870434 43.897746)
+        (xy 53.924304 43.925194)
+        (xy 53.982082 43.954634)
+        (xy 53.987847 43.957571)
+        (xy 53.993692 43.958496)
+        (xy 53.993693 43.958497)
+        (xy 53.995158 43.958729)
+        (xy 54.085263 43.973)
+        (xy 54.600736 43.972999)
+        (xy 54.698153 43.957571)
+        (xy 54.815566 43.897746)
+        (xy 54.908746 43.804566)
+        (xy 54.968571 43.687153)
+        (xy 54.984 43.589737)
+        (xy 54.984 43.586746)
+        (xy 55.2525 43.586746)
+        (xy 55.252962 43.592618)
+        (xy 55.266984 43.681151)
+        (xy 55.270597 43.692271)
+        (xy 55.324976 43.798994)
+        (xy 55.331851 43.808456)
+        (xy 55.416543 43.893148)
+        (xy 55.426005 43.900023)
+        (xy 55.532728 43.954402)
+        (xy 55.543848 43.958015)
+        (xy 55.632381 43.972037)
+        (xy 55.638254 43.9725)
+        (xy 55.756098 43.9725)
+        (xy 55.763907 43.970407)
+        (xy 55.766 43.962598)
+        (xy 56.02 43.962598)
+        (xy 56.022092 43.970407)
+        (xy 56.029902 43.9725)
+        (xy 56.147746 43.9725)
+        (xy 56.153618 43.972037)
+        (xy 56.242151 43.958015)
+        (xy 56.253271 43.954402)
+        (xy 56.359994 43.900023)
+        (xy 56.369456 43.893148)
+        (xy 56.454148 43.808456)
+        (xy 56.461023 43.798994)
+        (xy 56.515402 43.692271)
+        (xy 56.519015 43.681151)
+        (xy 56.533037 43.592618)
+        (xy 56.5335 43.586746)
+        (xy 56.5335 43.443902)
+        (xy 56.531407 43.436092)
+        (xy 56.523598 43.434)
+        (xy 56.029902 43.434)
+        (xy 56.022092 43.436092)
+        (xy 56.02 43.443902)
+        (xy 56.02 43.962598)
+        (xy 55.766 43.962598)
+        (xy 55.766 43.443902)
+        (xy 55.763907 43.436092)
+        (xy 55.756098 43.434)
+        (xy 55.262402 43.434)
+        (xy 55.254592 43.436092)
+        (xy 55.2525 43.443902)
+        (xy 55.2525 43.586746)
+        (xy 54.984 43.586746)
+        (xy 54.983999 43.170098)
+        (xy 55.2525 43.170098)
+        (xy 55.254592 43.177907)
+        (xy 55.262402 43.18)
+        (xy 55.756098 43.18)
+        (xy 55.763907 43.177907)
+        (xy 55.766 43.170098)
+        (xy 56.02 43.170098)
+        (xy 56.022092 43.177907)
+        (xy 56.029902 43.18)
+        (xy 56.523598 43.18)
+        (xy 56.531407 43.177907)
+        (xy 56.5335 43.170098)
+        (xy 56.5335 43.027254)
+        (xy 56.533037 43.021381)
+        (xy 56.519015 42.932848)
+        (xy 56.515402 42.921728)
+        (xy 56.461023 42.815005)
+        (xy 56.454148 42.805543)
+        (xy 56.369456 42.720851)
+        (xy 56.359994 42.713976)
+        (xy 56.253271 42.659597)
+        (xy 56.242151 42.655984)
+        (xy 56.153618 42.641962)
+        (xy 56.147746 42.6415)
+        (xy 56.029902 42.6415)
+        (xy 56.022092 42.643592)
+        (xy 56.02 42.651402)
+        (xy 56.02 43.170098)
+        (xy 55.766 43.170098)
+        (xy 55.766 42.651402)
+        (xy 55.763907 42.643592)
+        (xy 55.756098 42.6415)
+        (xy 55.638254 42.6415)
+        (xy 55.632381 42.641962)
+        (xy 55.543848 42.655984)
+        (xy 55.532728 42.659597)
+        (xy 55.426005 42.713976)
+        (xy 55.416543 42.720851)
+        (xy 55.331851 42.805543)
+        (xy 55.324976 42.815005)
+        (xy 55.270597 42.921728)
+        (xy 55.266984 42.932848)
+        (xy 55.252962 43.021381)
+        (xy 55.2525 43.027254)
+        (xy 55.2525 43.170098)
+        (xy 54.983999 43.170098)
+        (xy 54.983999 43.024264)
+        (xy 54.968571 42.926847)
+        (xy 54.908746 42.809434)
+        (xy 54.815566 42.716254)
+        (xy 54.808069 42.712434)
+        (xy 54.703426 42.659115)
+        (xy 54.703422 42.659113)
+        (xy 54.698153 42.656429)
+        (xy 54.692311 42.655503)
+        (xy 54.692306 42.655502)
+        (xy 54.603655 42.641462)
+        (xy 54.603652 42.641461)
+        (xy 54.600737 42.641)
+        (xy 54.597783 42.641)
+        (xy 54.088218 42.641)
+        (xy 54.088205 42.641)
+        (xy 54.085264 42.641001)
+        (xy 54.08235 42.641462)
+        (xy 54.082343 42.641463)
+        (xy 53.993692 42.655503)
+        (xy 53.99369 42.655503)
+        (xy 53.987847 42.656429)
+        (xy 53.982577 42.659113)
+        (xy 53.982574 42.659115)
+        (xy 53.87571 42.713565)
+        (xy 53.875706 42.713567)
+        (xy 53.870434 42.716254)
+        (xy 53.866247 42.72044)
+        (xy 53.866244 42.720443)
+        (xy 53.781443 42.805244)
+        (xy 53.78144 42.805247)
+        (xy 53.777254 42.809434)
+        (xy 53.774568 42.814705)
+        (xy 53.774564 42.814711)
+        (xy 53.77139 42.820942)
+        (xy 53.743678 42.850919)
+        (xy 53.704387 42.862)
+        (xy 53.45888 42.862)
+        (xy 53.42764 42.855204)
+        (xy 53.425605 42.854274)
+        (xy 53.421081 42.851367)
+        (xy 53.415923 42.849852)
+        (xy 53.41592 42.849851)
+        (xy 53.289447 42.812715)
+        (xy 53.289442 42.812714)
+        (xy 53.284285 42.8112)
+        (xy 53.141715 42.8112)
+        (xy 53.136558 42.812714)
+        (xy 53.136552 42.812715)
+        (xy 53.010079 42.849851)
+        (xy 53.010073 42.849853)
+        (xy 53.004919 42.851367)
+        (xy 53.000394 42.854274)
+        (xy 52.99836 42.855204)
+        (xy 52.96712 42.862)
+        (xy 52.512917 42.862)
+        (xy 52.481137 42.854955)
+        (xy 52.424503 42.828547)
+        (xy 52.411619 42.822539)
+        (xy 52.405917 42.821788)
+        (xy 52.405916 42.821788)
+        (xy 52.364385 42.81632)
+        (xy 52.36438 42.816319)
+        (xy 52.361952 42.816)
+        (xy 50.632048 42.816)
+        (xy 50.62962 42.816319)
+        (xy 50.629614 42.81632)
+        (xy 50.588083 42.821788)
+        (xy 50.588081 42.821788)
+        (xy 50.582381 42.822539)
+        (xy 50.577174 42.824966)
+        (xy 50.577167 42.824969)
+        (xy 50.479354 42.87058)
+        (xy 50.479352 42.870581)
+        (xy 50.473393 42.87336)
+        (xy 50.468743 42.878009)
+        (xy 50.46874 42.878012)
+        (xy 50.393012 42.95374)
+        (xy 50.393009 42.953743)
+        (xy 50.38836 42.958393)
+        (xy 50.385581 42.964352)
+        (xy 50.38558 42.964354)
+        (xy 50.339969 43.062167)
+        (xy 50.339966 43.062174)
+        (xy 50.337539 43.067381)
+        (xy 50.336788 43.073081)
+        (xy 50.336788 43.073083)
+        (xy 50.331537 43.112971)
+        (xy 50.331 43.117048)
+        (xy 50.331 43.496952)
+        (xy 47.713 43.496952)
+        (xy 47.713 43.117048)
+        (xy 47.706461 43.067381)
+        (xy 47.695558 43.044)
+        (xy 47.684994 43.021344)
+        (xy 47.65564 42.958393)
+        (xy 47.570607 42.87336)
+        (xy 47.549404 42.863473)
+        (xy 47.466832 42.824969)
+        (xy 47.466827 42.824967)
+        (xy 47.461619 42.822539)
+        (xy 47.455917 42.821788)
+        (xy 47.455916 42.821788)
+        (xy 47.414385 42.81632)
+        (xy 47.41438 42.816319)
+        (xy 47.411952 42.816)
+        (xy 45.682048 42.816)
+        (xy 45.67962 42.816319)
+        (xy 45.679614 42.81632)
+        (xy 45.638083 42.821788)
+        (xy 45.638081 42.821788)
+        (xy 45.632381 42.822539)
+        (xy 45.627168 42.824969)
+        (xy 45.627167 42.82497)
+        (xy 45.562863 42.854955)
+        (xy 45.531083 42.862)
+        (xy 45.07688 42.862)
+        (xy 45.04564 42.855204)
+        (xy 45.043605 42.854274)
+        (xy 45.039081 42.851367)
+        (xy 45.033923 42.849852)
+        (xy 45.03392 42.849851)
+        (xy 44.907447 42.812715)
+        (xy 44.907442 42.812714)
+        (xy 44.902285 42.8112)
+        (xy 44.759715 42.8112)
+        (xy 44.754558 42.812714)
+        (xy 44.754552 42.812715)
+        (xy 44.628079 42.849851)
+        (xy 44.628073 42.849853)
+        (xy 44.622919 42.851367)
+        (xy 44.618394 42.854274)
+        (xy 44.61636 42.855204)
+        (xy 44.58512 42.862)
+        (xy 44.339613 42.862)
+        (xy 44.300322 42.850919)
+        (xy 44.27261 42.820942)
+        (xy 44.269435 42.814711)
+        (xy 44.269434 42.814709)
+        (xy 44.266746 42.809434)
+        (xy 44.173566 42.716254)
+        (xy 44.166069 42.712434)
+        (xy 44.061426 42.659115)
+        (xy 44.061422 42.659113)
+        (xy 44.056153 42.656429)
+        (xy 44.050311 42.655503)
+        (xy 44.050306 42.655502)
+        (xy 43.961655 42.641462)
+        (xy 43.961652 42.641461)
+        (xy 43.958737 42.641)
+        (xy 43.955783 42.641)
+        (xy 43.446218 42.641)
+        (xy 43.446205 42.641)
+        (xy 43.443264 42.641001)
+        (xy 43.44035 42.641462)
+        (xy 43.440343 42.641463)
+        (xy 43.351692 42.655503)
+        (xy 43.35169 42.655503)
+        (xy 43.345847 42.656429)
+        (xy 43.340577 42.659113)
+        (xy 43.340574 42.659115)
+        (xy 43.23371 42.713565)
+        (xy 43.233706 42.713567)
+        (xy 43.228434 42.716254)
+        (xy 43.224247 42.72044)
+        (xy 43.224244 42.720443)
+        (xy 43.139443 42.805244)
+        (xy 43.13944 42.805247)
+        (xy 43.135254 42.809434)
+        (xy 43.132567 42.814706)
+        (xy 43.132565 42.81471)
+        (xy 43.078115 42.921573)
+        (xy 43.078112 42.921579)
+        (xy 43.075429 42.926847)
+        (xy 43.074504 42.932686)
+        (xy 43.074502 42.932693)
+        (xy 43.060462 43.021343)
+        (xy 43.06 43.024263)
+        (xy 43.06 43.027215)
+        (xy 43.06 43.027216)
+        (xy 43.06 43.586781)
+        (xy 43.06 43.586793)
+        (xy 42.791496 43.586793)
+        (xy 42.7915 43.586746)
+        (xy 42.7915 43.443902)
+        (xy 42.789407 43.436092)
+        (xy 42.781598 43.434)
+        (xy 42.287902 43.434)
+        (xy 42.280092 43.436092)
+        (xy 42.278 43.443902)
+        (xy 42.278 43.962598)
+        (xy 42.024 43.962598)
+        (xy 42.024 43.443902)
+        (xy 42.021907 43.436092)
+        (xy 42.014098 43.434)
+        (xy 41.520402 43.434)
+        (xy 41.512592 43.436092)
+        (xy 41.5105 43.443902)
+        (xy 41.5105 43.586746)
+        (xy 40.200243 43.586746)
+        (xy 40.124426 43.548115)
+        (xy 40.124422 43.548113)
+        (xy 40.119153 43.545429)
+        (xy 40.113311 43.544503)
+        (xy 40.113306 43.544502)
+        (xy 40.024655 43.530462)
+        (xy 40.024652 43.530461)
+        (xy 40.021737 43.53)
+        (xy 40.018783 43.53)
+        (xy 39.509218 43.53)
+        (xy 39.509205 43.53)
+        (xy 39.506264 43.530001)
+        (xy 39.50335 43.530462)
+        (xy 39.503343 43.530463)
+        (xy 39.414692 43.544503)
+        (xy 39.41469 43.544503)
+        (xy 39.408847 43.545429)
+        (xy 39.403577 43.548113)
+        (xy 39.403574 43.548115)
+        (xy 39.29671 43.602565)
+        (xy 39.296706 43.602567)
+        (xy 39.291434 43.605254)
+        (xy 39.287247 43.60944)
+        (xy 39.287244 43.609443)
+        (xy 39.202443 43.694244)
+        (xy 39.20244 43.694247)
+        (xy 39.198254 43.698434)
+        (xy 39.195567 43.703706)
+        (xy 39.195565 43.70371)
+        (xy 39.141115 43.810573)
+        (xy 39.141112 43.810579)
+        (xy 39.138429 43.815847)
+        (xy 39.137504 43.821686)
+        (xy 39.137502 43.821693)
+        (xy 39.124784 43.901996)
+        (xy 39.123 43.913263)
+        (xy 39.123 43.916215)
+        (xy 39.123 43.916216)
+        (xy 39.123 44.475781)
+        (xy 39.123 44.475793)
+        (xy 39.123001 44.478736)
+        (xy 39.123462 44.48165)
+        (xy 39.123463 44.481656)
+        (xy 39.137219 44.568513)
+        (xy 39.138429 44.576153)
+        (xy 39.141114 44.581423)
+        (xy 39.141115 44.581425)
+        (xy 39.195563 44.688286)
+        (xy 39.198254 44.693566)
+        (xy 39.291434 44.786746)
+        (xy 39.327691 44.80522)
+        (xy 39.391065 44.837511)
+        (xy 39.408847 44.846571)
+        (xy 39.414692 44.847496)
+        (xy 39.414693 44.847497)
+        (xy 39.425571 44.849219)
+        (xy 39.506263 44.862)
+        (xy 40.021736 44.861999)
+        (xy 40.119153 44.846571)
+        (xy 40.236566 44.786746)
+        (xy 40.302322 44.720989)
+        (xy 40.336029 44.701528)
+        (xy 40.374956 44.701528)
+        (xy 40.408667 44.720992)
+        (xy 40.553974 44.866299)
+        (xy 40.570276 44.890695)
+        (xy 40.576 44.919473)
+        (xy 40.576 46.2968)
+        (xy 40.565925 46.3344)
+        (xy 40.5384 46.361925)
+        (xy 40.5008 46.372)
+        (xy 39.401873 46.372)
+        (xy 39.360095 46.359327)
+        (xy 39.332398 46.32558)
+        (xy 39.328117 46.282132)
+        (xy 39.348696 46.243628)
+        (xy 39.352124 46.2402)
+        (xy 39.357821 46.234502)
+        (xy 39.359766 46.232628)
+        (xy 39.401844 46.193587)
+        (xy 39.404664 46.1887)
+        (xy 39.406137 46.186854)
+        (xy 39.41175 46.180573)
+        (xy 39.515826 46.076497)
+        (xy 39.54781 46.05752)
+        (xy 39.578081 46.048633)
+        (xy 39.698018 45.971553)
+        (xy 39.791382 45.863806)
+        (xy 39.850608 45.734119)
+        (xy 39.867941 45.613568)
+        (xy 39.870133 45.598321)
+        (xy 39.870898 45.593)
+        (xy 39.868947 45.579434)
+        (xy 39.854986 45.482332)
+        (xy 39.850608 45.451881)
+        (xy 39.791382 45.322194)
+        (xy 39.698018 45.214447)
+        (xy 39.693496 45.211541)
+        (xy 39.693494 45.211539)
+        (xy 39.582602 45.140272)
+        (xy 39.582599 45.14027)
+        (xy 39.578081 45.137367)
+        (xy 39.572925 45.135853)
+        (xy 39.572923 45.135852)
+        (xy 39.446447 45.098715)
+        (xy 39.446442 45.098714)
+        (xy 39.441285 45.0972)
+        (xy 39.298715 45.0972)
+        (xy 39.293558 45.098714)
+        (xy 39.293552 45.098715)
+        (xy 39.167076 45.135852)
+        (xy 39.167071 45.135854)
+        (xy 39.161919 45.137367)
+        (xy 39.157403 45.140269)
+        (xy 39.157397 45.140272)
+        (xy 39.046505 45.211539)
+        (xy 39.046499 45.211543)
+        (xy 39.041982 45.214447)
+        (xy 39.038461 45.218509)
+        (xy 39.03846 45.218511)
+        (xy 38.967439 45.300473)
+        (xy 38.948618 45.322194)
+        (xy 38.946386 45.32708)
+        (xy 38.946381 45.327089)
+        (xy 38.902106 45.424039)
+        (xy 38.874358 45.456062)
+        (xy 38.833702 45.468)
+        (xy 38.829917 45.468)
+        (xy 38.798137 45.460955)
+        (xy 38.759841 45.443098)
+        (xy 38.728619 45.428539)
+        (xy 38.722917 45.427788)
+        (xy 38.722916 45.427788)
+        (xy 38.681385 45.42232)
+        (xy 38.68138 45.422319)
+        (xy 38.678952 45.422)
+        (xy 37.424048 45.422)
+        (xy 37.42162 45.422319)
+        (xy 37.421614 45.42232)
+        (xy 37.380083 45.427788)
+        (xy 37.380081 45.427788)
+        (xy 37.374381 45.428539)
+        (xy 37.369174 45.430966)
+        (xy 37.369167 45.430969)
+        (xy 37.271354 45.47658)
+        (xy 37.271352 45.476581)
+        (xy 37.265393 45.47936)
+        (xy 37.260743 45.484009)
+        (xy 37.26074 45.484012)
+        (xy 37.185012 45.55974)
+        (xy 37.185009 45.559743)
+        (xy 37.18036 45.564393)
+        (xy 37.177581 45.570352)
+        (xy 37.17758 45.570354)
+        (xy 37.131969 45.668167)
+        (xy 37.131966 45.668174)
+        (xy 37.129539 45.673381)
+        (xy 37.128788 45.679081)
+        (xy 37.128788 45.679083)
+        (xy 37.125008 45.7078)
+        (xy 37.123 45.723048)
+        (xy 37.123 46.102952)
+        (xy 36.589563 46.102952)
+        (xy 36.590918 46.078826)
+        (xy 36.591862 46.070451)
+        (xy 36.592929 46.064173)
+        (xy 36.634237 45.821029)
+        (xy 36.636109 45.812833)
+        (xy 36.706142 45.569732)
+        (xy 36.708925 45.561779)
+        (xy 36.711337 45.555957)
+        (xy 36.805735 45.328053)
+        (xy 36.809393 45.320458)
+        (xy 36.813996 45.312129)
+        (xy 36.931764 45.099036)
+        (xy 36.936237 45.091917)
+        (xy 37.08264 44.885576)
+        (xy 37.087879 44.879006)
+        (xy 37.233717 44.715809)
+        (xy 37.254254 44.699645)
+        (xy 37.278131 44.6918)
+        (xy 37.282285 44.6918)
+        (xy 37.419081 44.651633)
+        (xy 37.5057 44.595964)
+        (xy 37.545282 44.584034)
+        (xy 37.585189 44.594828)
+        (xy 37.61336 44.625085)
+        (xy 37.645563 44.688286)
+        (xy 37.645565 44.688289)
+        (xy 37.648254 44.693566)
+        (xy 37.741434 44.786746)
+        (xy 37.777691 44.80522)
+        (xy 37.841065 44.837511)
+        (xy 37.858847 44.846571)
+        (xy 37.864692 44.847496)
+        (xy 37.864693 44.847497)
+        (xy 37.875571 44.849219)
+        (xy 37.956263 44.862)
+        (xy 38.471736 44.861999)
+        (xy 38.569153 44.846571)
+        (xy 38.686566 44.786746)
+        (xy 38.779746 44.693566)
+        (xy 38.839571 44.576153)
+        (xy 38.855 44.478737)
+        (xy 38.854999 43.913264)
+        (xy 38.839571 43.815847)
+        (xy 38.779746 43.698434)
+        (xy 38.686566 43.605254)
+        (xy 38.67315 43.598418)
+        (xy 38.574426 43.548115)
+        (xy 38.574422 43.548113)
+        (xy 38.569153 43.545429)
+        (xy 38.563311 43.544503)
+        (xy 38.563306 43.544502)
+        (xy 38.474655 43.530462)
+        (xy 38.474652 43.530461)
+        (xy 38.471737 43.53)
+        (xy 38.468783 43.53)
+        (xy 37.959218 43.53)
+        (xy 37.959205 43.53)
+        (xy 37.956264 43.530001)
+        (xy 37.95335 43.530462)
+        (xy 37.953343 43.530463)
+        (xy 37.864692 43.544503)
+        (xy 37.86469 43.544503)
+        (xy 37.858847 43.545429)
+        (xy 37.853577 43.548113)
+        (xy 37.853574 43.548115)
+        (xy 37.74671 43.602565)
+        (xy 37.746706 43.602567)
+        (xy 37.741434 43.605254)
+        (xy 37.737247 43.60944)
+        (xy 37.737244 43.609443)
+        (xy 37.652443 43.694244)
+        (xy 37.65244 43.694247)
+        (xy 37.648254 43.698434)
+        (xy 37.645567 43.703707)
+        (xy 37.645563 43.703713)
+        (xy 37.61336 43.766914)
+        (xy 37.585189 43.797171)
+        (xy 37.545282 43.807965)
+        (xy 37.5057 43.796035)
+        (xy 37.504587 43.79532)
+        (xy 37.466746 43.771)
+        (xy 37.423602 43.743272)
+        (xy 37.423599 43.74327)
+        (xy 37.419081 43.740367)
+        (xy 37.413925 43.738853)
+        (xy 37.413923 43.738852)
+        (xy 37.287447 43.701715)
+        (xy 37.287442 43.701714)
+        (xy 37.282285 43.7002)
+        (xy 37.139715 43.7002)
+        (xy 37.134558 43.701714)
+        (xy 37.134552 43.701715)
+        (xy 37.008076 43.738852)
+        (xy 37.008071 43.738854)
+        (xy 37.002919 43.740367)
+        (xy 36.998403 43.743269)
+        (xy 36.998397 43.743272)
+        (xy 36.887505 43.814539)
+        (xy 36.887499 43.814543)
+        (xy 36.882982 43.817447)
+        (xy 36.879461 43.821509)
+        (xy 36.87946 43.821511)
+        (xy 36.79314 43.921128)
+        (xy 36.793136 43.921133)
+        (xy 36.789618 43.925194)
+        (xy 36.787385 43.930082)
+        (xy 36.787382 43.930088)
+        (xy 36.732626 44.049987)
+        (xy 36.732624 44.049993)
+        (xy 36.730392 44.054881)
+        (xy 36.720317 44.124955)
+        (xy 36.720156 44.126072)
+        (xy 36.698896 44.168543)
+        (xy 36.613564 44.253877)
+        (xy 36.613554 44.253887)
+        (xy 36.612259 44.255183)
+        (xy 36.611104 44.256589)
+        (xy 36.611088 44.256608)
+        (xy 36.420566 44.488766)
+        (xy 36.420555 44.488779)
+        (xy 36.419396 44.490193)
+        (xy 36.418376 44.491719)
+        (xy 36.418369 44.491729)
+        (xy 36.251517 44.741447)
+        (xy 36.251511 44.741456)
+        (xy 36.250496 44.742976)
+        (xy 36.249634 44.744588)
+        (xy 36.249629 44.744597)
+        (xy 36.108061 45.009459)
+        (xy 36.108053 45.009474)
+        (xy 36.107187 45.011096)
+        (xy 36.106484 45.012791)
+        (xy 36.106476 45.01281)
+        (xy 35.991554 45.290268)
+        (xy 35.991548 45.290282)
+        (xy 35.990849 45.291972)
+        (xy 35.990319 45.293719)
+        (xy 35.990313 45.293736)
+        (xy 35.904398 45.576974)
+        (xy 35.902601 45.582898)
+        (xy 35.902242 45.584698)
+        (xy 35.902239 45.584714)
+        (xy 35.843654 45.879255)
+        (xy 35.843652 45.879267)
+        (xy 35.843293 45.881073)
+        (xy 35.843113 45.882899)
+        (xy 35.843111 45.882914)
+        (xy 35.813677 46.181798)
+        (xy 35.813675 46.181818)
+        (xy 35.813498 46.183626)
+        (xy 35.813498 46.185452)
+        (xy 35.813498 46.185462)
+        (xy 35.8135 46.298928)
+        (xy 35.8135 54.625596)
+        (xy 35.813409 54.629286)
+        (xy 35.79948 54.912799)
+        (xy 35.798757 54.920143)
+        (xy 35.757375 55.199116)
+        (xy 35.755935 55.206354)
+        (xy 35.687411 55.479916)
+        (xy 35.685269 55.486978)
+        (xy 35.590259 55.752512)
+        (xy 35.587435 55.75933)
+        (xy 35.466857 56.014271)
+        (xy 35.463378 56.02078)
+        (xy 35.318386 56.262682)
+        (xy 35.314286 56.268817)
+        (xy 35.146292 56.495333)
+        (xy 35.14161 56.501038)
+        (xy 34.950975 56.71137)
+        (xy 34.94843 56.714043)
+        (xy 34.841306 56.821168)
+        (xy 34.840133 56.822596)
+        (xy 34.840126 56.822605)
+        (xy 34.647919 57.05681)
+        (xy 34.647909 57.056823)
+        (xy 34.646744 57.058243)
+        (xy 34.645721 57.059772)
+        (xy 34.645715 57.059782)
+        (xy 34.477386 57.311703)
+        (xy 34.477377 57.311717)
+        (xy 34.476356 57.313246)
+        (xy 34.475492 57.314861)
+        (xy 34.475485 57.314874)
+        (xy 34.332654 57.582094)
+        (xy 34.332648 57.582105)
+        (xy 34.331784 57.583723)
+        (xy 34.331079 57.585422)
+        (xy 34.331077 57.585429)
+        (xy 34.227875 57.834582)
+        (xy 34.214419 57.867068)
+        (xy 34.213889 57.868814)
+        (xy 34.213884 57.868829)
+        (xy 34.125925 58.158792)
+        (xy 34.12592 58.158808)
+        (xy 34.125392 58.160552)
+        (xy 34.125034 58.162347)
+        (xy 34.125033 58.162355)
+        (xy 34.06592 58.459534)
+        (xy 34.065916 58.459554)
+        (xy 34.06556 58.461349)
+        (xy 34.06538 58.46317)
+        (xy 34.065378 58.463188)
+        (xy 34.035679 58.764735)
+        (xy 34.035678 58.764753)
+        (xy 34.0355 58.766562)
+        (xy 34.0355 58.856245)
+        (xy 34.0355 61.75673)
+        (xy 34.035499 61.756733)
+        (xy 34.035499 61.756737)
+        (xy 34.035499 61.756738)
+        (xy 34.035499 61.809123)
+        (xy 34.035338 61.81404)
+        (xy 34.024249 61.983258)
+        (xy 34.022965 61.993011)
+        (xy 33.990365 62.156911)
+        (xy 33.987819 62.166412)
+        (xy 33.934105 62.324654)
+        (xy 33.930341 62.333743)
+        (xy 33.856429 62.483621)
+        (xy 33.851511 62.49214)
+        (xy 33.758664 62.631096)
+        (xy 33.752675 62.6389)
+        (xy 33.640955 62.766293)
+        (xy 33.637591 62.769884)
+        (xy 33.534297 62.873178)
+        (xy 33.502952 62.891966)
+        (xy 33.466452 62.893759)
+        (xy 33.433417 62.878134)
+        (xy 33.317006 62.782598)
+        (xy 33.317003 62.782596)
+        (xy 33.314147 62.780252)
+        (xy 33.133301 62.683588)
+        (xy 33.129774 62.682518)
+        (xy 33.129769 62.682516)
+        (xy 32.940603 62.625133)
+        (xy 32.940601 62.625132)
+        (xy 32.937072 62.624062)
+        (xy 32.933401 62.6237)
+        (xy 32.933399 62.6237)
+        (xy 32.736676 62.604325)
+        (xy 32.733 62.603963)
+        (xy 32.729324 62.604325)
+        (xy 32.5326 62.6237)
+        (xy 32.532596 62.6237)
+        (xy 32.528928 62.624062)
+        (xy 32.5254 62.625132)
+        (xy 32.525396 62.625133)
+        (xy 32.33623 62.682516)
+        (xy 32.336222 62.682519)
+        (xy 32.332699 62.683588)
+        (xy 32.329447 62.685325)
+        (xy 32.329445 62.685327)
+        (xy 32.155111 62.77851)
+        (xy 32.155106 62.778512)
+        (xy 32.151853 62.780252)
+        (xy 32.149 62.782593)
+        (xy 32.148993 62.782598)
+        (xy 31.996195 62.907996)
+        (xy 31.996189 62.908001)
+        (xy 31.99334 62.91034)
+        (xy 31.991001 62.913189)
+        (xy 31.990996 62.913195)
+        (xy 31.865598 63.065993)
+        (xy 31.865593 63.066)
+        (xy 31.863252 63.068853)
+        (xy 31.861512 63.072106)
+        (xy 31.86151 63.072111)
+        (xy 31.768731 63.245689)
+        (xy 31.766588 63.249699)
+        (xy 31.765519 63.253222)
+        (xy 31.765516 63.25323)
+        (xy 31.70901 63.439505)
+        (xy 31.707062 63.445928)
+        (xy 31.7067 63.449596)
+        (xy 31.7067 63.4496)
+        (xy 31.687573 63.643806)
+        (xy 31.686963 63.65)
+        (xy 31.238173 63.65)
+        (xy 31.238173 63.646325)
+        (xy 31.218807 63.449701)
+        (xy 31.217372 63.442491)
+        (xy 31.16002 63.253426)
+        (xy 31.157207 63.246634)
+        (xy 31.06407 63.072386)
+        (xy 31.059988 63.066278)
+        (xy 31.019939 63.017477)
+        (xy 31.013095 63.012741)
+        (xy 31.005816 63.016787)
+        (xy 30.379605 63.642999)
+        (xy 30.375563 63.65)
+        (xy 30.010436 63.65)
+        (xy 30.006394 63.642999)
+        (xy 29.380182 63.016787)
+        (xy 29.372903 63.012742)
+        (xy 29.366058 63.017479)
+        (xy 29.326008 63.066281)
+        (xy 29.321931 63.072383)
+        (xy 29.228792 63.246634)
+        (xy 29.225979 63.253426)
+        (xy 29.168627 63.442491)
+        (xy 29.167192 63.449701)
+        (xy 29.147827 63.646325)
+        (xy 29.147827 63.653675)
+        (xy 25 63.653675)
+        (xy 25 62.829903)
+        (xy 29.555742 62.829903)
+        (xy 29.559787 62.837182)
+        (xy 30.185999 63.463394)
+        (xy 30.193 63.467436)
+        (xy 30.2 63.463394)
+        (xy 30.826211 62.837182)
+        (xy 30.830257 62.829903)
+        (xy 30.825521 62.823059)
+        (xy 30.776722 62.783011)
+        (xy 30.770613 62.778929)
+        (xy 30.596365 62.685792)
+        (xy 30.589573 62.682979)
+        (xy 30.400508 62.625627)
+        (xy 30.393298 62.624192)
+        (xy 30.196675 62.604827)
+        (xy 30.189325 62.604827)
+        (xy 29.992701 62.624192)
+        (xy 29.985491 62.625627)
+        (xy 29.796426 62.682979)
+        (xy 29.789634 62.685792)
+        (xy 29.615383 62.778931)
+        (xy 29.609281 62.783008)
+        (xy 29.560479 62.823058)
+        (xy 29.555742 62.829903)
+        (xy 25 62.829903)
+        (xy 25 61.930095)
+        (xy 29.555741 61.930095)
+        (xy 29.560477 61.936939)
+        (xy 29.609278 61.976988)
+        (xy 29.615386 61.98107)
+        (xy 29.789634 62.074207)
+        (xy 29.796426 62.07702)
+        (xy 29.985491 62.134372)
+        (xy 29.992701 62.135807)
+        (xy 30.189325 62.155173)
+        (xy 30.196675 62.155173)
+        (xy 30.393298 62.135807)
+        (xy 30.400508 62.134372)
+        (xy 30.589573 62.07702)
+        (xy 30.596365 62.074207)
+        (xy 30.770613 61.98107)
+        (xy 30.776721 61.976988)
+        (xy 30.82552 61.936939)
+        (xy 30.830257 61.930096)
+        (xy 30.826211 61.922816)
+        (xy 30.2 61.296605)
+        (xy 30.193 61.292563)
+        (xy 30.185999 61.296605)
+        (xy 29.559787 61.922816)
+        (xy 29.555741 61.930095)
+        (xy 25 61.930095)
+        (xy 25 61.113675)
+        (xy 29.147827 61.113675)
+        (xy 29.167192 61.310298)
+        (xy 29.168627 61.317508)
+        (xy 29.225979 61.506573)
+        (xy 29.228792 61.513365)
+        (xy 29.321929 61.687613)
+        (xy 29.326011 61.693722)
+        (xy 29.366059 61.742521)
+        (xy 29.372903 61.747257)
+        (xy 29.380182 61.743211)
+        (xy 30.006394 61.117)
+        (xy 30.010436 61.11)
+        (xy 30.375563 61.11)
+        (xy 30.379605 61.117)
+        (xy 31.005816 61.743211)
+        (xy 31.013096 61.747257)
+        (xy 31.019939 61.74252)
+        (xy 31.059988 61.693721)
+        (xy 31.06407 61.687613)
+        (xy 31.157207 61.513365)
+        (xy 31.16002 61.506573)
+        (xy 31.217372 61.317508)
+        (xy 31.218807 61.310298)
+        (xy 31.238173 61.113675)
+        (xy 31.238173 61.11)
+        (xy 31.686963 61.11)
+        (xy 31.687325 61.113675)
+        (xy 31.687325 61.113676)
+        (xy 31.706477 61.308139)
+        (xy 31.707062 61.314072)
+        (xy 31.708132 61.317601)
+        (xy 31.708133 61.317603)
+        (xy 31.765516 61.506769)
+        (xy 31.765518 61.506774)
+        (xy 31.766588 61.510301)
+        (xy 31.863252 61.691147)
+        (xy 31.865596 61.694003)
+        (xy 31.865598 61.694006)
+        (xy 31.990996 61.846804)
+        (xy 31.99334 61.84966)
+        (xy 31.996195 61.852003)
+        (xy 32.128133 61.960282)
+        (xy 32.151853 61.979748)
+        (xy 32.332699 62.076412)
+        (xy 32.528928 62.135938)
+        (xy 32.715797 62.154342)
+        (xy 32.724227 62.155173)
+        (xy 32.733 62.156037)
+        (xy 32.741773 62.155173)
+        (xy 32.748539 62.154506)
+        (xy 32.937072 62.135938)
+        (xy 33.133301 62.076412)
+        (xy 33.314147 61.979748)
+        (xy 33.47266 61.84966)
+        (xy 33.602748 61.691147)
+        (xy 33.699412 61.510301)
+        (xy 33.758938 61.314072)
+        (xy 33.779037 61.11)
+        (xy 33.778347 61.102999)
+        (xy 33.772564 61.044277)
+        (xy 33.758938 60.905928)
+        (xy 33.699412 60.709699)
+        (xy 33.602748 60.528853)
+        (xy 33.593492 60.517575)
+        (xy 33.475003 60.373195)
+        (xy 33.47266 60.37034)
+        (xy 33.469804 60.367996)
+        (xy 33.317006 60.242598)
+        (xy 33.317003 60.242596)
+        (xy 33.314147 60.240252)
+        (xy 33.15425 60.154785)
+        (xy 33.125199 60.127126)
+        (xy 33.1145 60.088465)
+        (xy 33.1145 58.975838)
+        (xy 33.114591 58.972148)
+        (xy 33.116512 58.933045)
+        (xy 33.128873 58.681421)
+        (xy 33.129593 58.6741)
+        (xy 33.172037 58.387975)
+        (xy 33.173474 58.380755)
+        (xy 33.243757 58.100171)
+        (xy 33.245887 58.093148)
+        (xy 33.343337 57.820796)
+        (xy 33.34615 57.814005)
+        (xy 33.469832 57.552506)
+        (xy 33.47329 57.546036)
+        (xy 33.622005 57.297924)
+        (xy 33.626082 57.291822)
+        (xy 33.798404 57.059476)
+        (xy 33.803055 57.053808)
+        (xy 33.998733 56.837914)
+        (xy 34.001218 56.835304)
+        (xy 34.038566 56.797957)
+        (xy 34.038566 56.797955)
+        (xy 34.155754 56.680767)
+        (xy 34.155761 56.680761)
+        (xy 34.155764 56.680764)
+        (xy 34.277059 56.559468)
+        (xy 34.497585 56.296656)
+        (xy 34.694365 56.015624)
+        (xy 34.865903 55.718511)
+        (xy 35.010893 55.407578)
+        (xy 35.128232 55.085192)
+        (xy 35.217026 54.753806)
+        (xy 35.2766 54.415941)
+        (xy 35.3065 54.07417)
+        (xy 35.3065 53.902632)
+        (xy 35.3065 53.847781)
+        (xy 35.3065 46.051249)
+        (xy 35.306591 46.047558)
+        (xy 35.309134 45.995803)
+        (xy 35.320126 45.772117)
+        (xy 35.320849 45.764783)
+        (xy 35.321231 45.762212)
+        (xy 35.361049 45.493799)
+        (xy 35.362489 45.486566)
+        (xy 35.364955 45.476721)
+        (xy 35.429056 45.220829)
+        (xy 35.431189 45.213795)
+        (xy 35.52349 44.955844)
+        (xy 35.526303 44.949053)
+        (xy 35.643443 44.701389)
+        (xy 35.646911 44.694902)
+        (xy 35.787756 44.459924)
+        (xy 35.791846 44.453803)
+        (xy 35.955045 44.23376)
+        (xy 35.959712 44.228073)
+        (xy 36.14497 44.023678)
+        (xy 36.147474 44.021048)
+        (xy 36.184925 43.983599)
+        (xy 36.184927 43.983594)
+        (xy 36.998423 43.170098)
+        (xy 41.5105 43.170098)
+        (xy 41.512592 43.177907)
+        (xy 41.520402 43.18)
+        (xy 42.014098 43.18)
+        (xy 42.021907 43.177907)
+        (xy 42.024 43.170098)
+        (xy 42.278 43.170098)
+        (xy 42.280092 43.177907)
+        (xy 42.287902 43.18)
+        (xy 42.781598 43.18)
+        (xy 42.789407 43.177907)
+        (xy 42.7915 43.170098)
+        (xy 42.7915 43.027254)
+        (xy 42.791037 43.021381)
+        (xy 42.777015 42.932848)
+        (xy 42.773402 42.921728)
+        (xy 42.719023 42.815005)
+        (xy 42.712148 42.805543)
+        (xy 42.627456 42.720851)
+        (xy 42.617994 42.713976)
+        (xy 42.511271 42.659597)
+        (xy 42.500151 42.655984)
+        (xy 42.411618 42.641962)
+        (xy 42.405746 42.6415)
+        (xy 42.287902 42.6415)
+        (xy 42.280092 42.643592)
+        (xy 42.278 42.651402)
+        (xy 42.278 43.170098)
+        (xy 42.024 43.170098)
+        (xy 42.024 42.651402)
+        (xy 42.021907 42.643592)
+        (xy 42.014098 42.6415)
+        (xy 41.896254 42.6415)
+        (xy 41.890381 42.641962)
+        (xy 41.801848 42.655984)
+        (xy 41.790728 42.659597)
+        (xy 41.684005 42.713976)
+        (xy 41.674543 42.720851)
+        (xy 41.589851 42.805543)
+        (xy 41.582976 42.815005)
+        (xy 41.528597 42.921728)
+        (xy 41.524984 42.932848)
+        (xy 41.510962 43.021381)
+        (xy 41.5105 43.027254)
+        (xy 41.5105 43.170098)
+        (xy 36.998423 43.170098)
+        (xy 37.233298 42.935223)
+        (xy 37.27577 42.913963)
+        (xy 37.276904 42.9138)
+        (xy 37.282285 42.9138)
+        (xy 37.419081 42.873633)
+        (xy 37.5057 42.817964)
+        (xy 37.545282 42.806034)
+        (xy 37.585189 42.816828)
+        (xy 37.61336 42.847085)
+        (xy 37.645563 42.910286)
+        (xy 37.645565 42.910289)
+        (xy 37.648254 42.915566)
+        (xy 37.741434 43.008746)
+        (xy 37.777758 43.027254)
+        (xy 37.84595 43.062)
+        (xy 37.858847 43.068571)
+        (xy 37.864692 43.069496)
+        (xy 37.864693 43.069497)
+        (xy 37.875571 43.071219)
+        (xy 37.956263 43.084)
+        (xy 38.471736 43.083999)
+        (xy 38.569153 43.068571)
+        (xy 38.686566 43.008746)
+        (xy 38.779746 42.915566)
+        (xy 38.839571 42.798153)
+        (xy 38.855 42.700737)
+        (xy 38.854999 42.135264)
+        (xy 38.839571 42.037847)
+        (xy 38.779746 41.920434)
+        (xy 38.686566 41.827254)
+        (xy 38.671788 41.819724)
+        (xy 38.574426 41.770115)
+        (xy 38.574422 41.770113)
+        (xy 38.569153 41.767429)
+        (xy 38.563311 41.766503)
+        (xy 38.563306 41.766502)
+        (xy 38.474655 41.752462)
+        (xy 38.474652 41.752461)
+        (xy 38.471737 41.752)
+        (xy 38.468783 41.752)
+        (xy 37.959218 41.752)
+        (xy 37.959205 41.752)
+        (xy 37.956264 41.752001)
+        (xy 37.95335 41.752462)
+        (xy 37.953343 41.752463)
+        (xy 37.864692 41.766503)
+        (xy 37.86469 41.766503)
+        (xy 37.858847 41.767429)
+        (xy 37.853577 41.770113)
+        (xy 37.853574 41.770115)
+        (xy 37.74671 41.824565)
+        (xy 37.746706 41.824567)
+        (xy 37.741434 41.827254)
+        (xy 37.737247 41.83144)
+        (xy 37.737244 41.831443)
+        (xy 37.652443 41.916244)
+        (xy 37.65244 41.916247)
+        (xy 37.648254 41.920434)
+        (xy 37.645567 41.925707)
+        (xy 37.645563 41.925713)
+        (xy 37.61336 41.988914)
+        (xy 37.585189 42.019171)
+        (xy 37.545282 42.029965)
+        (xy 37.5057 42.018035)
+        (xy 37.493661 42.010298)
+        (xy 37.455686 41.985892)
+        (xy 37.423602 41.965272)
+        (xy 37.423599 41.96527)
+        (xy 37.419081 41.962367)
+        (xy 37.413925 41.960853)
+        (xy 37.413923 41.960852)
+        (xy 37.287447 41.923715)
+        (xy 37.287442 41.923714)
+        (xy 37.282285 41.9222)
+        (xy 37.139715 41.9222)
+        (xy 37.134558 41.923714)
+        (xy 37.134552 41.923715)
+        (xy 37.008076 41.960852)
+        (xy 37.008071 41.960854)
+        (xy 37.002919 41.962367)
+        (xy 36.998403 41.965269)
+        (xy 36.998397 41.965272)
+        (xy 36.887505 42.036539)
+        (xy 36.887499 42.036543)
+        (xy 36.882982 42.039447)
+        (xy 36.879461 42.043509)
+        (xy 36.87946 42.043511)
+        (xy 36.79314 42.143128)
+        (xy 36.793136 42.143133)
+        (xy 36.789618 42.147194)
+        (xy 36.787385 42.152082)
+        (xy 36.787382 42.152088)
+        (xy 36.733176 42.270784)
+        (xy 36.730392 42.276881)
+        (xy 36.729626 42.282203)
+        (xy 36.729625 42.282209)
+        (xy 36.720149 42.348115)
+        (xy 36.698889 42.390586)
+        (xy 35.584309 43.505167)
+        (xy 35.58429 43.505186)
+        (xy 35.584267 43.50521)
+        (xy 35.584262 43.505215)
+        (xy 35.584253 43.505226)
+        (xy 35.48187 43.607607)
+        (xy 35.48186 43.607617)
+        (xy 35.480565 43.608913)
+        (xy 35.479402 43.61033)
+        (xy 35.479393 43.61034)
+        (xy 35.255482 43.883168)
+        (xy 35.255473 43.883178)
+        (xy 35.254315 43.884591)
+        (xy 35.253305 43.886102)
+        (xy 35.253292 43.88612)
+        (xy 35.057195 44.179592)
+        (xy 35.057189 44.179601)
+        (xy 35.056176 44.181118)
+        (xy 35.05532 44.182718)
+        (xy 35.05531 44.182736)
+        (xy 34.88893 44.494001)
+        (xy 34.888922 44.494017)
+        (xy 34.888056 44.495638)
+        (xy 34.887346 44.49735)
+        (xy 34.887345 44.497354)
+        (xy 34.752281 44.823415)
+        (xy 34.752277 44.823423)
+        (xy 34.751574 44.825123)
+        (xy 34.751043 44.826871)
+        (xy 34.751038 44.826887)
+        (xy 34.652533 45.151599)
+        (xy 34.648044 45.166398)
+        (xy 34.647687 45.168189)
+        (xy 34.647686 45.168196)
+        (xy 34.582517 45.495803)
+        (xy 34.578464 45.516178)
+        (xy 34.578283 45.518014)
+        (xy 34.578283 45.518015)
+        (xy 34.543682 45.869268)
+        (xy 34.543681 45.869283)
+        (xy 34.543503 45.871093)
+        (xy 34.543502 45.872908)
+        (xy 34.543502 45.872928)
+        (xy 34.543501 45.95727)
+        (xy 34.543501 45.98579)
+        (xy 34.5435 45.985794)
+        (xy 34.5435 46.023432)
+        (xy 34.5435 46.04941)
+        (xy 34.5435 46.04945)
+        (xy 34.543499 46.104301)
+        (xy 34.5435 46.104304)
+        (xy 34.5435 53.900796)
+        (xy 34.543409 53.904486)
+        (xy 34.528437 54.20925)
+        (xy 34.527714 54.216594)
+        (xy 34.483211 54.516612)
+        (xy 34.481771 54.52385)
+        (xy 34.408078 54.818051)
+        (xy 34.405936 54.825113)
+        (xy 34.303758 55.110679)
+        (xy 34.300934 55.117497)
+        (xy 34.171257 55.391677)
+        (xy 34.167778 55.398185)
+        (xy 34.011859 55.658322)
+        (xy 34.007759 55.664459)
+        (xy 33.827079 55.908078)
+        (xy 33.822397 55.913782)
+        (xy 33.617537 56.139809)
+        (xy 33.614993 56.142482)
+        (xy 33.437999 56.319477)
+        (xy 33.437987 56.319489)
+        (xy 33.437907 56.31957)
+        (xy 33.437884 56.3196)
+        (xy 33.437808 56.319684)
+        (xy 33.344575 56.412916)
+        (xy 33.344552 56.41294)
+        (xy 33.343399 56.414094)
+        (xy 33.342353 56.41534)
+        (xy 33.342337 56.415358)
+        (xy 33.131973 56.666057)
+        (xy 33.131959 56.666074)
+        (xy 33.130917 56.667317)
+        (xy 33.129979 56.668655)
+        (xy 33.129974 56.668663)
+        (xy 32.942968 56.935731)
+        (xy 32.941313 56.938095)
+        (xy 32.940495 56.939511)
+        (xy 32.940484 56.939529)
+        (xy 32.776852 57.222944)
+        (xy 32.776841 57.222964)
+        (xy 32.776031 57.224368)
+        (xy 32.775342 57.225845)
+        (xy 32.775335 57.225859)
+        (xy 32.637364 57.521737)
+        (xy 32.636329 57.523957)
+        (xy 32.635776 57.525476)
+        (xy 32.635767 57.525498)
+        (xy 32.523829 57.833042)
+        (xy 32.523825 57.833052)
+        (xy 32.523269 57.834582)
+        (xy 32.522847 57.836155)
+        (xy 32.522845 57.836163)
+        (xy 32.438133 58.152307)
+        (xy 32.438129 58.152326)
+        (xy 32.437713 58.153878)
+        (xy 32.437433 58.155463)
+        (xy 32.43743 58.155479)
+        (xy 32.380594 58.477808)
+        (xy 32.380591 58.477823)
+        (xy 32.380311 58.479417)
+        (xy 32.380169 58.481038)
+        (xy 32.380168 58.481047)
+        (xy 32.351643 58.807077)
+        (xy 32.351642 58.807093)
+        (xy 32.3515 58.80872)
+        (xy 32.3515 58.810371)
+        (xy 32.3515 60.088465)
+        (xy 32.340801 60.127126)
+        (xy 32.311749 60.154786)
+        (xy 32.155111 60.23851)
+        (xy 32.155106 60.238512)
+        (xy 32.151853 60.240252)
+        (xy 32.149 60.242593)
+        (xy 32.148993 60.242598)
+        (xy 31.996195 60.367996)
+        (xy 31.996189 60.368001)
+        (xy 31.99334 60.37034)
+        (xy 31.991001 60.373189)
+        (xy 31.990996 60.373195)
+        (xy 31.865598 60.525993)
+        (xy 31.865593 60.526)
+        (xy 31.863252 60.528853)
+        (xy 31.861512 60.532106)
+        (xy 31.86151 60.532111)
+        (xy 31.768327 60.706445)
+        (xy 31.766588 60.709699)
+        (xy 31.765519 60.713222)
+        (xy 31.765516 60.71323)
+        (xy 31.709236 60.898761)
+        (xy 31.707062 60.905928)
+        (xy 31.7067 60.909596)
+        (xy 31.7067 60.9096)
+        (xy 31.687325 61.106324)
+        (xy 31.686963 61.11)
+        (xy 31.238173 61.11)
+        (xy 31.238173 61.106325)
+        (xy 31.218807 60.909701)
+        (xy 31.217372 60.902491)
+        (xy 31.16002 60.713426)
+        (xy 31.157207 60.706634)
+        (xy 31.06407 60.532386)
+        (xy 31.059988 60.526278)
+        (xy 31.019939 60.477477)
+        (xy 31.013095 60.472741)
+        (xy 31.005816 60.476787)
+        (xy 30.379605 61.102999)
+        (xy 30.375563 61.11)
+        (xy 30.010436 61.11)
+        (xy 30.006394 61.102999)
+        (xy 29.380182 60.476787)
+        (xy 29.372903 60.472742)
+        (xy 29.366058 60.477479)
+        (xy 29.326008 60.526281)
+        (xy 29.321931 60.532383)
+        (xy 29.228792 60.706634)
+        (xy 29.225979 60.713426)
+        (xy 29.168627 60.902491)
+        (xy 29.167192 60.909701)
+        (xy 29.147827 61.106325)
+        (xy 29.147827 61.113675)
+        (xy 25 61.113675)
+        (xy 25 60.289903)
+        (xy 29.555742 60.289903)
+        (xy 29.559787 60.297182)
+        (xy 30.185999 60.923394)
+        (xy 30.193 60.927436)
+        (xy 30.2 60.923394)
+        (xy 30.826211 60.297182)
+        (xy 30.830257 60.289903)
+        (xy 30.825521 60.283059)
+        (xy 30.776722 60.243011)
+        (xy 30.770613 60.238929)
+        (xy 30.596365 60.145792)
+        (xy 30.589573 60.142979)
+        (xy 30.400508 60.085627)
+        (xy 30.393298 60.084192)
+        (xy 30.196675 60.064827)
+        (xy 30.189325 60.064827)
+        (xy 29.992701 60.084192)
+        (xy 29.985491 60.085627)
+        (xy 29.796426 60.142979)
+        (xy 29.789634 60.145792)
+        (xy 29.615383 60.238931)
+        (xy 29.609281 60.243008)
+        (xy 29.560479 60.283058)
+        (xy 29.555742 60.289903)
+        (xy 25 60.289903)
+        (xy 25 52.17)
+        (xy 30.112566 52.17)
+        (xy 30.112798 52.172948)
+        (xy 30.130762 52.401209)
+        (xy 30.13227 52.420363)
+        (xy 30.132957 52.423226)
+        (xy 30.132959 52.423236)
+        (xy 30.188397 52.654148)
+        (xy 30.190897 52.664561)
+        (xy 30.287003 52.896582)
+        (xy 30.28854 52.89909)
+        (xy 30.288542 52.899094)
+        (xy 30.41668 53.108196)
+        (xy 30.418222 53.110712)
+        (xy 30.420136 53.112953)
+        (xy 30.420139 53.112957)
+        (xy 30.517102 53.226486)
+        (xy 30.581322 53.301678)
+        (xy 30.618724 53.333622)
+        (xy 30.768536 53.461574)
+        (xy 30.772288 53.464778)
+        (xy 30.986418 53.595997)
+        (xy 31.218439 53.692103)
+        (xy 31.462637 53.75073)
+        (xy 31.650308 53.7655)
+        (xy 31.774212 53.7655)
+        (xy 31.775692 53.7655)
+        (xy 31.963363 53.75073)
+        (xy 32.207561 53.692103)
+        (xy 32.439582 53.595997)
+        (xy 32.653712 53.464778)
+        (xy 32.844678 53.301678)
+        (xy 33.007778 53.110712)
+        (xy 33.138997 52.896582)
+        (xy 33.235103 52.664561)
+        (xy 33.29373 52.420363)
+        (xy 33.313434 52.17)
+        (xy 33.29373 51.919637)
+        (xy 33.235103 51.675439)
+        (xy 33.138997 51.443418)
+        (xy 33.007778 51.229288)
+        (xy 33.005247 51.226325)
+        (xy 32.875894 51.074871)
+        (xy 32.844678 51.038322)
+        (xy 32.819663 51.016957)
+        (xy 32.655957 50.877139)
+        (xy 32.655953 50.877136)
+        (xy 32.653712 50.875222)
+        (xy 32.650124 50.873023)
+        (xy 32.442094 50.745542)
+        (xy 32.44209 50.74554)
+        (xy 32.439582 50.744003)
+        (xy 32.386027 50.72182)
+        (xy 32.210294 50.649029)
+        (xy 32.210293 50.649028)
+        (xy 32.207561 50.647897)
+        (xy 32.204683 50.647206)
+        (xy 32.20468 50.647205)
+        (xy 31.966236 50.589959)
+        (xy 31.966226 50.589957)
+        (xy 31.963363 50.58927)
+        (xy 31.960416 50.589038)
+        (xy 31.777169 50.574616)
+        (xy 31.777162 50.574615)
+        (xy 31.775692 50.5745)
+        (xy 31.650308 50.5745)
+        (xy 31.648838 50.574615)
+        (xy 31.64883 50.574616)
+        (xy 31.465583 50.589038)
+        (xy 31.465581 50.589038)
+        (xy 31.462637 50.58927)
+        (xy 31.459775 50.589957)
+        (xy 31.459763 50.589959)
+        (xy 31.221319 50.647205)
+        (xy 31.221312 50.647207)
+        (xy 31.218439 50.647897)
+        (xy 31.21571 50.649027)
+        (xy 31.215705 50.649029)
+        (xy 30.98914 50.742875)
+        (xy 30.989134 50.742877)
+        (xy 30.986418 50.744003)
+        (xy 30.983914 50.745537)
+        (xy 30.983905 50.745542)
+        (xy 30.774803 50.87368)
+        (xy 30.774795 50.873685)
+        (xy 30.772288 50.875222)
+        (xy 30.770051 50.877131)
+        (xy 30.770042 50.877139)
+        (xy 30.583562 51.036408)
+        (xy 30.583556 51.036413)
+        (xy 30.581322 51.038322)
+        (xy 30.579413 51.040556)
+        (xy 30.579408 51.040562)
+        (xy 30.420139 51.227042)
+        (xy 30.420131 51.227051)
+        (xy 30.418222 51.229288)
+        (xy 30.416685 51.231795)
+        (xy 30.41668 51.231803)
+        (xy 30.288542 51.440905)
+        (xy 30.288537 51.440914)
+        (xy 30.287003 51.443418)
+        (xy 30.285877 51.446134)
+        (xy 30.285875 51.44614)
+        (xy 30.200673 51.651837)
+        (xy 30.190897 51.675439)
+        (xy 30.190207 51.678312)
+        (xy 30.190205 51.678319)
+        (xy 30.132959 51.916763)
+        (xy 30.132957 51.916775)
+        (xy 30.13227 51.919637)
+        (xy 30.132038 51.922581)
+        (xy 30.132038 51.922583)
+        (xy 30.121547 52.055881)
+        (xy 30.112566 52.17)
+        (xy 25 52.17)
+        (xy 25 42.630095)
+        (xy 29.575241 42.630095)
+        (xy 29.579977 42.636939)
+        (xy 29.628778 42.676988)
+        (xy 29.634886 42.68107)
+        (xy 29.809134 42.774207)
+        (xy 29.815926 42.77702)
+        (xy 30.004991 42.834372)
+        (xy 30.012201 42.835807)
+        (xy 30.208825 42.855173)
+        (xy 30.216175 42.855173)
+        (xy 30.412798 42.835807)
+        (xy 30.420008 42.834372)
+        (xy 30.609073 42.77702)
+        (xy 30.615865 42.774207)
+        (xy 30.790113 42.68107)
+        (xy 30.796221 42.676988)
+        (xy 30.84502 42.636939)
+        (xy 30.849757 42.630096)
+        (xy 30.845711 42.622816)
+        (xy 30.686013 42.463118)
+        (xy 31.7115 42.463118)
+        (xy 31.711662 42.464853)
+        (xy 31.711663 42.464859)
+        (xy 31.713476 42.484196)
+        (xy 31.714294 42.492913)
+        (xy 31.715802 42.497223)
+        (xy 31.715803 42.497227)
+        (xy 31.75634 42.613076)
+        (xy 31.756341 42.613078)
+        (xy 31.758201 42.618393)
+        (xy 31.761543 42.622921)
+        (xy 31.761544 42.622923)
+        (xy 31.830426 42.716254)
+        (xy 31.837144 42.725356)
+        (xy 31.841671 42.728697)
+        (xy 31.935779 42.798153)
+        (xy 31.944107 42.804299)
+        (xy 32.069587 42.848206)
+        (xy 32.099382 42.851)
+        (xy 33.403864 42.851)
+        (xy 33.405618 42.851)
+        (xy 33.435413 42.848206)
+        (xy 33.560893 42.804299)
+        (xy 33.667856 42.725356)
+        (xy 33.746799 42.618393)
+        (xy 33.790706 42.492913)
+        (xy 33.7935 42.463118)
+        (xy 33.7935 41.156882)
+        (xy 33.790706 41.127087)
+        (xy 33.746799 41.001607)
+        (xy 33.667856 40.894644)
+        (xy 33.662854 40.890952)
+        (xy 37.123 40.890952)
+        (xy 37.123319 40.89338)
+        (xy 37.12332 40.893385)
+        (xy 37.128788 40.934916)
+        (xy 37.129539 40.940619)
+        (xy 37.131967 40.945827)
+        (xy 37.131969 40.945832)
+        (xy 37.168405 41.02397)
+        (xy 37.18036 41.049607)
+        (xy 37.265393 41.13464)
+        (xy 37.334816 41.167012)
+        (xy 37.369167 41.18303)
+        (xy 37.369168 41.18303)
+        (xy 37.374381 41.185461)
+        (xy 37.424048 41.192)
+        (xy 38.676495 41.192)
+        (xy 38.678952 41.192)
+        (xy 38.728619 41.185461)
+        (xy 38.796968 41.15359)
+        (xy 38.798137 41.153045)
+        (xy 38.829917 41.146)
+        (xy 38.833703 41.146)
+        (xy 38.874359 41.157938)
+        (xy 38.902106 41.18996)
+        (xy 38.906984 41.20064)
+        (xy 38.946382 41.286911)
+        (xy 38.946383 41.286913)
+        (xy 38.948618 41.291806)
+        (xy 39.041982 41.399553)
+        (xy 39.046504 41.402459)
+        (xy 39.046505 41.40246)
+        (xy 39.104012 41.439418)
+        (xy 39.161919 41.476633)
+        (xy 39.298715 41.5168)
+        (xy 39.435904 41.5168)
+        (xy 39.441285 41.5168)
+        (xy 39.578081 41.476633)
+        (xy 39.698018 41.399553)
+        (xy 39.791382 41.291806)
+        (xy 39.850608 41.162119)
+        (xy 39.870898 41.021)
+        (xy 39.850608 40.879881)
+        (xy 39.791382 40.750194)
+        (xy 39.77898 40.735882)
+        (xy 39.748027 40.70016)
+        (xy 39.698018 40.642447)
+        (xy 39.693496 40.639541)
+        (xy 39.693494 40.639539)
+        (xy 39.582602 40.568272)
+        (xy 39.582599 40.56827)
+        (xy 39.578081 40.565367)
+        (xy 39.54781 40.556478)
+        (xy 39.515824 40.537499)
+        (xy 39.385321 40.406996)
+        (xy 39.379701 40.400708)
+        (xy 39.359608 40.375512)
+        (xy 39.359604 40.375508)
+        (xy 39.356095 40.371108)
+        (xy 39.355065 40.370406)
+        (xy 39.334008 40.333934)
+        (xy 39.33732 40.289727)
+        (xy 39.36496 40.255067)
+        (xy 39.407322 40.242)
+        (xy 40.5008 40.242)
+        (xy 40.5384 40.252075)
+        (xy 40.565925 40.2796)
+        (xy 40.576 40.3172)
+        (xy 40.576 41.694526)
+        (xy 40.570276 41.723304)
+        (xy 40.553974 41.747701)
+        (xy 40.408666 41.893007)
+        (xy 40.374955 41.91247)
+        (xy 40.336029 41.91247)
+        (xy 40.302318 41.893006)
+        (xy 40.240755 41.831443)
+        (xy 40.236566 41.827254)
+        (xy 40.221788 41.819724)
+        (xy 40.124426 41.770115)
+        (xy 40.124422 41.770113)
+        (xy 40.119153 41.767429)
+        (xy 40.113311 41.766503)
+        (xy 40.113306 41.766502)
+        (xy 40.024655 41.752462)
+        (xy 40.024652 41.752461)
+        (xy 40.021737 41.752)
+        (xy 40.018783 41.752)
+        (xy 39.509218 41.752)
+        (xy 39.509205 41.752)
+        (xy 39.506264 41.752001)
+        (xy 39.50335 41.752462)
+        (xy 39.503343 41.752463)
+        (xy 39.414692 41.766503)
+        (xy 39.41469 41.766503)
+        (xy 39.408847 41.767429)
+        (xy 39.403577 41.770113)
+        (xy 39.403574 41.770115)
+        (xy 39.29671 41.824565)
+        (xy 39.296706 41.824567)
+        (xy 39.291434 41.827254)
+        (xy 39.287247 41.83144)
+        (xy 39.287244 41.831443)
+        (xy 39.202443 41.916244)
+        (xy 39.20244 41.916247)
+        (xy 39.198254 41.920434)
+        (xy 39.195567 41.925706)
+        (xy 39.195565 41.92571)
+        (xy 39.141115 42.032573)
+        (xy 39.141112 42.032579)
+        (xy 39.138429 42.037847)
+        (xy 39.137504 42.043686)
+        (xy 39.137502 42.043693)
+        (xy 39.123462 42.132343)
+        (xy 39.123 42.135263)
+        (xy 39.123 42.138215)
+        (xy 39.123 42.138216)
+        (xy 39.123 42.697781)
+        (xy 39.123 42.697793)
+        (xy 39.123001 42.700736)
+        (xy 39.123462 42.70365)
+        (xy 39.123463 42.703656)
+        (xy 39.136633 42.786813)
+        (xy 39.138429 42.798153)
+        (xy 39.141114 42.803423)
+        (xy 39.141115 42.803425)
+        (xy 39.195564 42.910288)
+        (xy 39.198254 42.915566)
+        (xy 39.291434 43.008746)
+        (xy 39.327758 43.027254)
+        (xy 39.39595 43.062)
+        (xy 39.408847 43.068571)
+        (xy 39.414692 43.069496)
+        (xy 39.414693 43.069497)
+        (xy 39.425571 43.071219)
+        (xy 39.506263 43.084)
+        (xy 40.021736 43.083999)
+        (xy 40.119153 43.068571)
+        (xy 40.236566 43.008746)
+        (xy 40.329746 42.915566)
+        (xy 40.335609 42.904058)
+        (xy 40.363322 42.874081)
+        (xy 40.402613 42.863)
+        (xy 40.483793 42.863)
+        (xy 40.492212 42.863473)
+        (xy 40.529827 42.867711)
+        (xy 40.586177 42.857048)
+        (xy 40.588933 42.85658)
+        (xy 40.645647 42.848033)
+        (xy 40.650731 42.845583)
+        (xy 40.652984 42.844889)
+        (xy 40.653436 42.844777)
+        (xy 40.653878 42.844594)
+        (xy 40.656087 42.84382)
+        (xy 40.661634 42.842772)
+        (xy 40.712348 42.815967)
+        (xy 40.714825 42.814718)
+        (xy 40.766509 42.789829)
+        (xy 40.770641 42.785993)
+        (xy 40.772594 42.784663)
+        (xy 40.772991 42.784423)
+        (xy 40.773355 42.784122)
+        (xy 40.775246 42.782726)
+        (xy 40.780235 42.78009)
+        (xy 40.820822 42.739501)
+        (xy 40.822766 42.737628)
+        (xy 40.864844 42.698587)
+        (xy 40.867664 42.6937)
+        (xy 40.869137 42.691854)
+        (xy 40.87475 42.685573)
+        (xy 41.315014 42.245309)
+        (xy 41.321283 42.239706)
+        (xy 41.340426 42.224441)
+        (xy 45.381501 42.224441)
+        (xy 45.381821 42.229336)
+        (xy 45.387276 42.270779)
+        (xy 45.390461 42.281705)
+        (xy 45.435993 42.379349)
+        (xy 45.443431 42.389971)
+        (xy 45.519028 42.465568)
+        (xy 45.52965 42.473006)
+        (xy 45.627298 42.51854)
+        (xy 45.638215 42.521722)
+        (xy 45.679663 42.527179)
+        (xy 45.684557 42.5275)
+        (xy 46.410098 42.5275)
+        (xy 46.417907 42.525407)
+        (xy 46.42 42.517598)
+        (xy 46.42 42.517597)
+        (xy 46.674 42.517597)
+        (xy 46.676092 42.525406)
+        (xy 46.683902 42.527499)
+        (xy 47.409441 42.527499)
+        (xy 47.414336 42.527178)
+        (xy 47.455779 42.521723)
+        (xy 47.466705 42.518538)
+        (xy 47.564349 42.473006)
+        (xy 47.574971 42.465568)
+        (xy 47.650568 42.389971)
+        (xy 47.658006 42.379349)
+        (xy 47.70354 42.281701)
+        (xy 47.706722 42.270784)
+        (xy 47.712179 42.229336)
+        (xy 47.7125 42.224443)
+        (xy 47.7125 42.173902)
+        (xy 47.710407 42.166092)
+        (xy 47.702598 42.164)
+        (xy 46.683902 42.164)
+        (xy 46.676092 42.166092)
+        (xy 46.674 42.173902)
+        (xy 46.674 42.517597)
+        (xy 46.42 42.517597)
+        (xy 46.42 42.173902)
+        (xy 46.417907 42.166092)
+        (xy 46.410098 42.164)
+        (xy 45.391403 42.164)
+        (xy 45.383593 42.166092)
+        (xy 45.381501 42.173902)
+        (xy 45.381501 42.224441)
+        (xy 41.340426 42.224441)
+        (xy 41.350892 42.216095)
+        (xy 41.358851 42.204422)
+        (xy 41.38319 42.168723)
+        (xy 41.384818 42.166428)
+        (xy 41.386789 42.163757)
+        (xy 41.418874 42.120284)
+        (xy 41.420737 42.114958)
+        (xy 41.421836 42.112879)
+        (xy 41.422078 42.112476)
+        (xy 41.422257 42.112045)
+        (xy 41.423279 42.109921)
+        (xy 41.426459 42.105259)
+        (xy 41.442309 42.053875)
+        (xy 41.443306 42.050643)
+        (xy 41.465687 42.016177)
+        (xy 41.502845 41.998624)
+        (xy 41.543681 42.003224)
+        (xy 41.576002 42.028605)
+        (xy 41.578043 42.031415)
+        (xy 41.580731 42.036689)
+        (xy 41.668311 42.124269)
+        (xy 41.703226 42.142059)
+        (xy 41.772448 42.17733)
+        (xy 41.778668 42.180499)
+        (xy 41.784513 42.181424)
+        (xy 41.784514 42.181425)
+        (xy 41.79573 42.183201)
+        (xy 41.870226 42.195)
+        (xy 42.32882 42.195)
+        (xy 42.331774 42.195)
+        (xy 42.423332 42.180499)
+        (xy 42.533689 42.124269)
+        (xy 42.621269 42.036689)
+        (xy 42.677499 41.926332)
+        (xy 42.692 41.834774)
+        (xy 42.692 41.831779)
+        (xy 43.160501 41.831779)
+        (xy 43.160963 41.837654)
+        (xy 43.174057 41.920328)
+        (xy 43.177669 41.931447)
+        (xy 43.228452 42.031114)
+        (xy 43.23533 42.04058)
+        (xy 43.314419 42.119669)
+        (xy 43.323885 42.126547)
+        (xy 43.423551 42.17733)
+        (xy 43.434671 42.180943)
+        (xy 43.517346 42.194037)
+        (xy 43.523219 42.1945)
+        (xy 43.614098 42.1945)
+        (xy 43.621907 42.192407)
+        (xy 43.624 42.184598)
+        (xy 43.624 42.184597)
+        (xy 43.878 42.184597)
+        (xy 43.880092 42.192406)
+        (xy 43.887902 42.194499)
+        (xy 43.978779 42.194499)
+        (xy 43.984654 42.194036)
+        (xy 44.067328 42.180942)
+        (xy 44.078447 42.17733)
+        (xy 44.178114 42.126547)
+        (xy 44.18758 42.119669)
+        (xy 44.266669 42.04058)
+        (xy 44.273547 42.031114)
+        (xy 44.32433 41.931448)
+        (xy 44.327943 41.920328)
+        (xy 44.331147 41.900098)
+        (xy 45.3815 41.900098)
+        (xy 45.383592 41.907907)
+        (xy 45.391402 41.91)
+        (xy 46.410098 41.91)
+        (xy 46.417907 41.907907)
+        (xy 46.42 41.900098)
+        (xy 46.674 41.900098)
+        (xy 46.676092 41.907907)
+        (xy 46.683902 41.91)
+        (xy 47.702597 41.91)
+        (xy 47.710406 41.907907)
+        (xy 47.712499 41.900098)
+        (xy 47.712499 41.849559)
+        (xy 47.712178 41.844663)
+        (xy 47.706723 41.80322)
+        (xy 47.703538 41.792294)
+        (xy 47.658006 41.69465)
+        (xy 47.650568 41.684028)
+        (xy 47.574971 41.608431)
+        (xy 47.564349 41.600993)
+        (xy 47.466701 41.555459)
+        (xy 47.455784 41.552277)
+        (xy 47.414336 41.54682)
+        (xy 47.409443 41.5465)
+        (xy 46.683902 41.5465)
+        (xy 46.676092 41.548592)
+        (xy 46.674 41.556402)
+        (xy 46.674 41.900098)
+        (xy 46.42 41.900098)
+        (xy 46.42 41.556403)
+        (xy 46.417907 41.548593)
+        (xy 46.410098 41.546501)
+        (xy 45.684559 41.546501)
+        (xy 45.679663 41.546821)
+        (xy 45.63822 41.552276)
+        (xy 45.627294 41.555461)
+        (xy 45.52965 41.600993)
+        (xy 45.519028 41.608431)
+        (xy 45.443431 41.684028)
+        (xy 45.435993 41.69465)
+        (xy 45.390459 41.792298)
+        (xy 45.387277 41.803215)
+        (xy 45.38182 41.844663)
+        (xy 45.3815 41.849557)
+        (xy 45.3815 41.900098)
+        (xy 44.331147 41.900098)
+        (xy 44.341037 41.837653)
+        (xy 44.3415 41.831781)
+        (xy 44.3415 41.665902)
+        (xy 44.339407 41.658092)
+        (xy 44.331598 41.656)
+        (xy 43.887902 41.656)
+        (xy 43.880092 41.658092)
+        (xy 43.878 41.665902)
+        (xy 43.878 42.184597)
+        (xy 43.624 42.184597)
+        (xy 43.624 41.665902)
+        (xy 43.621907 41.658092)
+        (xy 43.614098 41.656)
+        (xy 43.170403 41.656)
+        (xy 43.162593 41.658092)
+        (xy 43.160501 41.665902)
+        (xy 43.160501 41.831779)
+        (xy 42.692 41.831779)
+        (xy 42.692 41.392098)
+        (xy 43.1605 41.392098)
+        (xy 43.162592 41.399907)
+        (xy 43.170402 41.402)
+        (xy 43.614098 41.402)
+        (xy 43.621907 41.399907)
+        (xy 43.624 41.392098)
+        (xy 43.878 41.392098)
+        (xy 43.880092 41.399907)
+        (xy 43.887902 41.402)
+        (xy 44.331597 41.402)
+        (xy 44.339406 41.399907)
+        (xy 44.341499 41.392098)
+        (xy 44.341499 41.226221)
+        (xy 44.341036 41.220345)
+        (xy 44.327942 41.137671)
+        (xy 44.32433 41.126552)
+        (xy 44.273547 41.026885)
+        (xy 44.266669 41.017419)
+        (xy 44.18758 40.93833)
+        (xy 44.178114 40.931452)
+        (xy 44.078448 40.880669)
+        (xy 44.067328 40.877056)
+        (xy 43.984653 40.863962)
+        (xy 43.978781 40.8635)
+        (xy 43.887902 40.8635)
+        (xy 43.880092 40.865592)
+        (xy 43.878 40.873402)
+        (xy 43.878 41.392098)
+        (xy 43.624 41.392098)
+        (xy 43.624 40.873403)
+        (xy 43.621907 40.865593)
+        (xy 43.614098 40.863501)
+        (xy 43.523221 40.863501)
+        (xy 43.517345 40.863963)
+        (xy 43.434671 40.877057)
+        (xy 43.423552 40.880669)
+        (xy 43.323885 40.931452)
+        (xy 43.314419 40.93833)
+        (xy 43.23533 41.017419)
+        (xy 43.228452 41.026885)
+        (xy 43.177669 41.126551)
+        (xy 43.174056 41.137671)
+        (xy 43.160962 41.220346)
+        (xy 43.1605 41.226219)
+        (xy 43.1605 41.392098)
+        (xy 42.692 41.392098)
+        (xy 42.692 41.223226)
+        (xy 42.677499 41.131668)
+        (xy 42.669315 41.115607)
+        (xy 42.638057 41.054259)
+        (xy 42.621269 41.021311)
+        (xy 42.568025 40.968067)
+        (xy 42.551724 40.943672)
+        (xy 42.546 40.914894)
+        (xy 42.546 40.365106)
+        (xy 42.551724 40.336328)
+        (xy 42.568026 40.311932)
+        (xy 42.590231 40.289727)
+        (xy 42.621269 40.258689)
+        (xy 42.677499 40.148332)
+        (xy 42.692 40.056774)
+        (xy 42.692 39.445226)
+        (xy 42.686822 39.412532)
+        (xy 42.694092 39.366629)
+        (xy 42.726956 39.333765)
+        (xy 42.77286 39.326495)
+        (xy 42.81427 39.347595)
+        (xy 43.137974 39.671299)
+        (xy 43.154276 39.695695)
+        (xy 43.16 39.724473)
+        (xy 43.16 40.056774)
+        (xy 43.160461 40.05969)
+        (xy 43.160462 40.059692)
+        (xy 43.173574 40.142485)
+        (xy 43.173575 40.14249)
+        (xy 43.174501 40.148332)
+        (xy 43.177185 40.1536)
+        (xy 43.177187 40.153605)
+        (xy 43.21938 40.236412)
+        (xy 43.230731 40.258689)
+        (xy 43.318311 40.346269)
+        (xy 43.369739 40.372473)
+        (xy 43.411006 40.3935)
+        (xy 43.428668 40.402499)
+        (xy 43.434513 40.403424)
+        (xy 43.434514 40.403425)
+        (xy 43.443285 40.404814)
+        (xy 43.520226 40.417)
+        (xy 43.97882 40.417)
+        (xy 43.981774 40.417)
+        (xy 44.073332 40.402499)
+        (xy 44.183689 40.346269)
+        (xy 44.187875 40.342082)
+        (xy 44.192027 40.339066)
+        (xy 44.224465 40.325629)
+        (xy 44.259467 40.328383)
+        (xy 44.289404 40.346729)
+        (xy 45.003682 41.061007)
+        (xy 45.009301 41.067294)
+        (xy 45.032905 41.096892)
+        (xy 45.037559 41.100065)
+        (xy 45.080266 41.129183)
+        (xy 45.082559 41.13081)
+        (xy 45.124182 41.161529)
+        (xy 45.128716 41.164875)
+        (xy 45.134034 41.166735)
+        (xy 45.136135 41.167846)
+        (xy 45.136524 41.168081)
+        (xy 45.136957 41.16826)
+        (xy 45.139085 41.169285)
+        (xy 45.143741 41.172459)
+        (xy 45.198533 41.18936)
+        (xy 45.201184 41.190232)
+        (xy 45.250015 41.20732)
+        (xy 45.250018 41.20732)
+        (xy 45.255335 41.209181)
+        (xy 45.260964 41.209391)
+        (xy 45.263293 41.209832)
+        (xy 45.263737 41.209942)
+        (xy 45.264205 41.209986)
+        (xy 45.266538 41.210337)
+        (xy 45.271927 41.212)
+        (xy 45.329293 41.212)
+        (xy 45.332103 41.212052)
+        (xy 45.389386 41.214196)
+        (xy 45.394827 41.212738)
+        (xy 45.397181 41.212473)
+        (xy 45.405599 41.212)
+        (xy 45.531083 41.212)
+        (xy 45.562863 41.219045)
+        (xy 45.565651 41.220345)
+        (xy 45.632381 41.251461)
+        (xy 45.682048 41.258)
+        (xy 47.409495 41.258)
+        (xy 47.411952 41.258)
+        (xy 47.461619 41.251461)
+        (xy 47.570607 41.20064)
+        (xy 47.65564 41.115607)
+        (xy 47.706461 41.006619)
+        (xy 47.713 40.956952)
+        (xy 47.713 40.577048)
+        (xy 47.706461 40.527381)
+        (xy 47.702871 40.519683)
+        (xy 47.686632 40.484857)
+        (xy 47.65564 40.418393)
+        (xy 47.570607 40.33336)
+        (xy 47.554028 40.325629)
+        (xy 47.466832 40.284969)
+        (xy 47.466827 40.284967)
+        (xy 47.461619 40.282539)
+        (xy 47.455917 40.281788)
+        (xy 47.455916 40.281788)
+        (xy 47.414385 40.27632)
+        (xy 47.41438 40.276319)
+        (xy 47.411952 40.276)
+        (xy 45.682048 40.276)
+        (xy 45.67962 40.276319)
+        (xy 45.679614 40.27632)
+        (xy 45.638083 40.281788)
+        (xy 45.638081 40.281788)
+        (xy 45.632381 40.282539)
+        (xy 45.627173 40.284967)
+        (xy 45.627164 40.28497)
+        (xy 45.578813 40.307516)
+        (xy 45.533975 40.313418)
+        (xy 45.49386 40.292535)
+        (xy 44.888277 39.686952)
+        (xy 45.381 39.686952)
+        (xy 45.381319 39.68938)
+        (xy 45.38132 39.689385)
+        (xy 45.384393 39.712724)
+        (xy 45.387539 39.736619)
+        (xy 45.389967 39.741827)
+        (xy 45.389969 39.741832)
+        (xy 45.428274 39.823978)
+        (xy 45.43836 39.845607)
+        (xy 45.523393 39.93064)
+        (xy 45.567676 39.951289)
+        (xy 45.627167 39.97903)
+        (xy 45.627168 39.97903)
+        (xy 45.632381 39.981461)
+        (xy 45.682048 39.988)
+        (xy 47.409495 39.988)
+        (xy 47.411952 39.988)
+        (xy 47.461619 39.981461)
+        (xy 47.531136 39.949045)
+        (xy 47.562917 39.942)
+        (xy 48.357793 39.942)
+        (xy 48.366212 39.942473)
+        (xy 48.403827 39.946711)
+        (xy 48.460177 39.936048)
+        (xy 48.462933 39.93558)
+        (xy 48.519647 39.927033)
+        (xy 48.524731 39.924583)
+        (xy 48.526984 39.923889)
+        (xy 48.527436 39.923777)
+        (xy 48.527878 39.923594)
+        (xy 48.530087 39.92282)
+        (xy 48.535634 39.921772)
+        (xy 48.586348 39.894967)
+        (xy 48.588825 39.893718)
+        (xy 48.640509 39.868829)
+        (xy 48.644641 39.864993)
+        (xy 48.646594 39.863663)
+        (xy 48.646991 39.863423)
+        (xy 48.647355 39.863122)
+        (xy 48.649246 39.861726)
+        (xy 48.654235 39.85909)
+        (xy 48.694822 39.818501)
+        (xy 48.696766 39.816628)
+        (xy 48.738844 39.777587)
+        (xy 48.741664 39.7727)
+        (xy 48.743137 39.770854)
+        (xy 48.74875 39.764573)
+        (xy 49.062014 39.451309)
+        (xy 49.068295 39.445697)
+        (xy 49.089916 39.428456)
+        (xy 49.128382 39.412524)
+        (xy 49.169429 39.419499)
+        (xy 49.200474 39.447243)
+        (xy 49.212 39.487251)
+        (xy 49.212 41.499793)
+        (xy 49.211527 41.508212)
+        (xy 49.207919 41.540229)
+        (xy 49.207919 41.540233)
+        (xy 49.207289 41.545827)
+        (xy 49.208335 41.55136)
+        (xy 49.208336 41.551362)
+        (xy 49.217947 41.60216)
+        (xy 49.218418 41.604931)
+        (xy 49.224924 41.648097)
+        (xy 49.226967 41.661647)
+        (xy 49.229411 41.666722)
+        (xy 49.23011 41.668988)
+        (xy 49.230221 41.669435)
+        (xy 49.230394 41.669853)
+        (xy 49.231181 41.672102)
+        (xy 49.232228 41.677634)
+        (xy 49.241221 41.69465)
+        (xy 49.259022 41.728332)
+        (xy 49.260281 41.730825)
+        (xy 49.285171 41.782509)
+        (xy 49.289 41.786636)
+        (xy 49.29034 41.788601)
+        (xy 49.290575 41.788992)
+        (xy 49.290863 41.789339)
+        (xy 49.292278 41.791256)
+        (xy 49.29491 41.796235)
+        (xy 49.298893 41.800218)
+        (xy 49.298894 41.800219)
+        (xy 49.335458 41.836783)
+        (xy 49.337409 41.838808)
+        (xy 49.376413 41.880844)
+        (xy 49.381291 41.88366)
+        (xy 49.383148 41.885141)
+        (xy 49.389435 41.89076)
+        (xy 49.829682 42.331007)
+        (xy 49.835301 42.337294)
+        (xy 49.858905 42.366892)
+        (xy 49.906291 42.3992)
+        (xy 49.908568 42.400817)
+        (xy 49.950176 42.431524)
+        (xy 49.950178 42.431525)
+        (xy 49.954716 42.434874)
+        (xy 49.960039 42.436736)
+        (xy 49.962129 42.437841)
+        (xy 49.962528 42.438081)
+        (xy 49.962949 42.438256)
+        (xy 49.965085 42.439284)
+        (xy 49.969741 42.442459)
+        (xy 50.016699 42.456944)
+        (xy 50.024551 42.459366)
+        (xy 50.02722 42.460244)
+        (xy 50.081335 42.47918)
+        (xy 50.086973 42.47939)
+        (xy 50.089274 42.479826)
+        (xy 50.089737 42.479941)
+        (xy 50.090188 42.479983)
+        (xy 50.092536 42.480337)
+        (xy 50.097927 42.482)
+        (xy 50.155303 42.482)
+        (xy 50.158115 42.482053)
+        (xy 50.215386 42.484196)
+        (xy 50.220831 42.482736)
+        (xy 50.223173 42.482473)
+        (xy 50.231593 42.482)
+        (xy 50.481083 42.482)
+        (xy 50.512863 42.489045)
+        (xy 50.582381 42.521461)
+        (xy 50.632048 42.528)
+        (xy 52.359495 42.528)
+        (xy 52.361952 42.528)
+        (xy 52.411619 42.521461)
+        (xy 52.520607 42.47064)
+        (xy 52.60564 42.385607)
+        (xy 52.656461 42.276619)
+        (xy 52.663 42.226952)
+        (xy 52.663 41.847048)
+        (xy 52.656461 41.797381)
+        (xy 52.60564 41.688393)
+        (xy 52.520607 41.60336)
+        (xy 52.470839 41.580153)
+        (xy 52.416832 41.554969)
+        (xy 52.416827 41.554967)
+        (xy 52.411619 41.552539)
+        (xy 52.405917 41.551788)
+        (xy 52.405916 41.551788)
+        (xy 52.364385 41.54632)
+        (xy 52.36438 41.546319)
+        (xy 52.361952 41.546)
+        (xy 50.632048 41.546)
+        (xy 50.62962 41.546319)
+        (xy 50.629614 41.54632)
+        (xy 50.588083 41.551788)
+        (xy 50.588081 41.551788)
+        (xy 50.582381 41.552539)
+        (xy 50.577168 41.554969)
+        (xy 50.577167 41.55497)
+        (xy 50.512863 41.584955)
+        (xy 50.481083 41.592)
+        (xy 50.380473 41.592)
+        (xy 50.351695 41.586276)
+        (xy 50.327299 41.569974)
+        (xy 50.124026 41.366701)
+        (xy 50.107724 41.342305)
+        (xy 50.102 41.313527)
+        (xy 50.102 40.956952)
+        (xy 50.331 40.956952)
+        (xy 50.331319 40.95938)
+        (xy 50.33132 40.959385)
+        (xy 50.336601 40.999498)
+        (xy 50.337539 41.006619)
+        (xy 50.339967 41.011827)
+        (xy 50.339969 41.011832)
+        (xy 50.367407 41.070672)
+        (xy 50.38836 41.115607)
+        (xy 50.473393 41.20064)
+        (xy 50.541467 41.232383)
+        (xy 50.577167 41.24903)
+        (xy 50.577168 41.24903)
+        (xy 50.582381 41.251461)
+        (xy 50.632048 41.258)
+        (xy 52.359495 41.258)
+        (xy 52.361952 41.258)
+        (xy 52.393866 41.253798)
+        (xy 52.427854 41.257146)
+        (xy 52.456856 41.275181)
+        (xy 53.131682 41.950007)
+        (xy 53.137301 41.956294)
+        (xy 53.140936 41.960852)
+        (xy 53.160905 41.985892)
+        (xy 53.165559 41.989065)
+        (xy 53.208266 42.018183)
+        (xy 53.210559 42.01981)
+        (xy 53.248058 42.047485)
+        (xy 53.256716 42.053875)
+        (xy 53.262034 42.055735)
+        (xy 53.264135 42.056846)
+        (xy 53.264524 42.057081)
+        (xy 53.264957 42.05726)
+        (xy 53.267085 42.058285)
+        (xy 53.271741 42.061459)
+        (xy 53.326533 42.07836)
+        (xy 53.329184 42.079232)
+        (xy 53.378015 42.09632)
+        (xy 53.378018 42.09632)
+        (xy 53.383335 42.098181)
+        (xy 53.388964 42.098391)
+        (xy 53.391293 42.098832)
+        (xy 53.391737 42.098942)
+        (xy 53.392205 42.098986)
+        (xy 53.394538 42.099337)
+        (xy 53.399927 42.101)
+        (xy 53.457293 42.101)
+        (xy 53.460103 42.101052)
+        (xy 53.517386 42.103196)
+        (xy 53.522827 42.101738)
+        (xy 53.525181 42.101473)
+        (xy 53.533599 42.101)
+        (xy 53.694706 42.101)
+        (xy 53.733997 42.112081)
+        (xy 53.761709 42.142059)
+        (xy 53.77004 42.158409)
+        (xy 53.770042 42.158412)
+        (xy 53.772731 42.163689)
+        (xy 53.860311 42.251269)
+        (xy 53.898611 42.270784)
+        (xy 53.933533 42.288578)
+        (xy 53.970668 42.307499)
+        (xy 53.976513 42.308424)
+        (xy 53.976514 42.308425)
+        (xy 53.98773 42.310201)
+        (xy 54.062226 42.322)
+        (xy 54.52082 42.322)
+        (xy 54.523774 42.322)
+        (xy 54.615332 42.307499)
+        (xy 54.725689 42.251269)
+        (xy 54.813269 42.163689)
+        (xy 54.869499 42.053332)
+        (xy 54.884 41.961774)
+        (xy 54.884 41.350226)
+        (xy 54.869499 41.258668)
+        (xy 54.852945 41.22618)
+        (xy 54.834491 41.189961)
+        (xy 54.813269 41.148311)
+        (xy 54.725689 41.060731)
+        (xy 54.720412 41.058042)
+        (xy 54.620605 41.007187)
+        (xy 54.6206 41.007185)
+        (xy 54.615332 41.004501)
+        (xy 54.60949 41.003575)
+        (xy 54.609485 41.003574)
+        (xy 54.526692 40.990462)
+        (xy 54.52669 40.990461)
+        (xy 54.523774 40.99)
+        (xy 54.062226 40.99)
+        (xy 54.05931 40.990461)
+        (xy 54.059307 40.990462)
+        (xy 53.976514 41.003574)
+        (xy 53.976507 41.003576)
+        (xy 53.970668 41.004501)
+        (xy 53.9654 41.007184)
+        (xy 53.965394 41.007187)
+        (xy 53.865587 41.058042)
+        (xy 53.865583 41.058044)
+        (xy 53.860311 41.060731)
+        (xy 53.856124 41.064917)
+        (xy 53.856121 41.06492)
+        (xy 53.77692 41.144121)
+        (xy 53.776917 41.144124)
+        (xy 53.772731 41.148311)
+        (xy 53.770043 41.153584)
+        (xy 53.77004 41.15359)
+        (xy 53.761709 41.169941)
+        (xy 53.733997 41.199919)
+        (xy 53.694706 41.211)
+        (xy 53.682473 41.211)
+        (xy 53.653695 41.205276)
+        (xy 53.629299 41.188974)
+        (xy 52.913321 40.472996)
+        (xy 52.907701 40.466708)
+        (xy 52.887611 40.441516)
+        (xy 52.887608 40.441513)
+        (xy 52.884095 40.437108)
+        (xy 52.879438 40.433932)
+        (xy 52.879435 40.43393)
+        (xy 52.836731 40.404814)
+        (xy 52.83444 40.403188)
+        (xy 52.792822 40.372473)
+        (xy 52.792816 40.37247)
+        (xy 52.788284 40.369125)
+        (xy 52.782965 40.367263)
+        (xy 52.780862 40.366152)
+        (xy 52.780476 40.365919)
+        (xy 52.780052 40.365744)
+        (xy 52.777913 40.364714)
+        (xy 52.773259 40.361541)
+        (xy 52.767876 40.35988)
+        (xy 52.767875 40.35988)
+        (xy 52.718471 40.34464)
+        (xy 52.715802 40.343761)
+        (xy 52.666988 40.326681)
+        (xy 52.666984 40.32668)
+        (xy 52.661665 40.324819)
+        (xy 52.656031 40.324607)
+        (xy 52.653702 40.324167)
+        (xy 52.653256 40.324056)
+        (xy 52.652817 40.324015)
+        (xy 52.650451 40.323658)
+        (xy 52.645073 40.322)
+        (xy 52.639441 40.322)
+        (xy 52.587707 40.322)
+        (xy 52.584896 40.321947)
+        (xy 52.533247 40.320014)
+        (xy 52.533242 40.320014)
+        (xy 52.527614 40.319804)
+        (xy 52.522172 40.321261)
+        (xy 52.521036 40.32139)
+        (xy 52.480841 40.314817)
+        (xy 52.416832 40.28497)
+        (xy 52.416833 40.28497)
+        (xy 52.411619 40.282539)
+        (xy 52.405917 40.281788)
+        (xy 52.405916 40.281788)
+        (xy 52.364385 40.27632)
+        (xy 52.36438 40.276319)
+        (xy 52.361952 40.276)
+        (xy 50.632048 40.276)
+        (xy 50.62962 40.276319)
+        (xy 50.629614 40.27632)
+        (xy 50.588083 40.281788)
+        (xy 50.588081 40.281788)
+        (xy 50.582381 40.282539)
+        (xy 50.577174 40.284966)
+        (xy 50.577167 40.284969)
+        (xy 50.479354 40.33058)
+        (xy 50.479352 40.330581)
+        (xy 50.473393 40.33336)
+        (xy 50.468743 40.338009)
+        (xy 50.46874 40.338012)
+        (xy 50.393012 40.41374)
+        (xy 50.393009 40.413743)
+        (xy 50.38836 40.418393)
+        (xy 50.385581 40.424352)
+        (xy 50.38558 40.424354)
+        (xy 50.339969 40.522167)
+        (xy 50.339966 40.522174)
+        (xy 50.337539 40.527381)
+        (xy 50.336788 40.533081)
+        (xy 50.336788 40.533083)
+        (xy 50.331327 40.574566)
+        (xy 50.331 40.577048)
+        (xy 50.331 40.956952)
+        (xy 50.102 40.956952)
+        (xy 50.102 39.686952)
+        (xy 50.331 39.686952)
+        (xy 50.331319 39.68938)
+        (xy 50.33132 39.689385)
+        (xy 50.334393 39.712724)
+        (xy 50.337539 39.736619)
+        (xy 50.339967 39.741827)
+        (xy 50.339969 39.741832)
+        (xy 50.378274 39.823978)
+        (xy 50.38836 39.845607)
+        (xy 50.473393 39.93064)
+        (xy 50.517676 39.951289)
+        (xy 50.577167 39.97903)
+        (xy 50.577168 39.97903)
+        (xy 50.582381 39.981461)
+        (xy 50.632048 39.988)
+        (xy 52.359495 39.988)
+        (xy 52.361952 39.988)
+        (xy 52.411619 39.981461)
+        (xy 52.481136 39.949045)
+        (xy 52.512917 39.942)
+        (xy 52.616526 39.942)
+        (xy 52.645304 39.947724)
+        (xy 52.6697 39.964026)
+        (xy 52.750685 40.045011)
+        (xy 52.756304 40.051298)
+        (xy 52.779905 40.080892)
+        (xy 52.82729 40.113198)
+        (xy 52.829543 40.114797)
+        (xy 52.875716 40.148875)
+        (xy 52.881035 40.150736)
+        (xy 52.883137 40.151847)
+        (xy 52.883525 40.152081)
+        (xy 52.883957 40.15226)
+        (xy 52.886085 40.153285)
+        (xy 52.890741 40.156459)
+        (xy 52.945533 40.17336)
+        (xy 52.948145 40.174218)
+        (xy 52.999638 40.192237)
+        (xy 53.036131 40.219702)
+        (xy 53.05 40.263217)
+        (xy 53.05 40.269812)
+        (xy 53.061082 40.325525)
+        (xy 53.065194 40.33168)
+        (xy 53.065196 40.331683)
+        (xy 53.099182 40.382545)
+        (xy 53.103297 40.388703)
+        (xy 53.113607 40.395592)
+        (xy 53.160316 40.426803)
+        (xy 53.160317 40.426803)
+        (xy 53.166475 40.430918)
+        (xy 53.222188 40.442)
+        (xy 54.256116 40.442)
+        (xy 54.259812 40.442)
+        (xy 54.315525 40.430918)
+        (xy 54.378703 40.388703)
+        (xy 54.420918 40.325525)
+        (xy 54.432 40.269812)
+        (xy 54.432 39.232188)
+        (xy 54.420918 39.176475)
+        (xy 54.416801 39.170314)
+        (xy 54.382817 39.119454)
+        (xy 54.378703 39.113297)
+        (xy 54.371249 39.108316)
+        (xy 54.321683 39.075196)
+        (xy 54.32168 39.075194)
+        (xy 54.315525 39.071082)
+        (xy 54.308261 39.069637)
+        (xy 54.286326 39.065274)
+        (xy 54.259812 39.06)
+        (xy 53.222188 39.06)
+        (xy 53.218563 39.06072)
+        (xy 53.218563 39.060721)
+        (xy 53.173738 39.069637)
+        (xy 53.173736 39.069637)
+        (xy 53.166475 39.071082)
+        (xy 53.160317 39.075196)
+        (xy 53.160316 39.075197)
+        (xy 53.124678 39.09901)
+        (xy 53.086763 39.111585)
+        (xy 53.047757 39.102968)
+        (xy 53.046819 39.102472)
+        (xy 53.042284 39.099125)
+        (xy 53.036964 39.097263)
+        (xy 53.03486 39.096151)
+        (xy 53.034475 39.095919)
+        (xy 53.034052 39.095744)
+        (xy 53.031913 39.094714)
+        (xy 53.027259 39.091541)
+        (xy 53.021876 39.08988)
+        (xy 53.021875 39.08988)
+        (xy 52.972471 39.07464)
+        (xy 52.969802 39.073761)
+        (xy 52.920988 39.056681)
+        (xy 52.920984 39.05668)
+        (xy 52.915665 39.054819)
+        (xy 52.910031 39.054607)
+        (xy 52.907702 39.054167)
+        (xy 52.907256 39.054056)
+        (xy 52.906817 39.054015)
+        (xy 52.904451 39.053658)
+        (xy 52.899073 39.052)
+        (xy 52.893441 39.052)
+        (xy 52.841707 39.052)
+        (xy 52.838896 39.051947)
+        (xy 52.787244 39.050014)
+        (xy 52.787239 39.050014)
+        (xy 52.781614 39.049804)
+        (xy 52.776173 39.051261)
+        (xy 52.773819 39.051527)
+        (xy 52.765401 39.052)
+        (xy 52.512917 39.052)
+        (xy 52.481137 39.044955)
+        (xy 52.416832 39.01497)
+        (xy 52.416833 39.01497)
+        (xy 52.411619 39.012539)
+        (xy 52.405917 39.011788)
+        (xy 52.405916 39.011788)
+        (xy 52.364385 39.00632)
+        (xy 52.36438 39.006319)
+        (xy 52.361952 39.006)
+        (xy 50.632048 39.006)
+        (xy 50.62962 39.006319)
+        (xy 50.629614 39.00632)
+        (xy 50.588083 39.011788)
+        (xy 50.588081 39.011788)
+        (xy 50.582381 39.012539)
+        (xy 50.577174 39.014966)
+        (xy 50.577167 39.014969)
+        (xy 50.479354 39.06058)
+        (xy 50.479352 39.060581)
+        (xy 50.473393 39.06336)
+        (xy 50.468743 39.068009)
+        (xy 50.46874 39.068012)
+        (xy 50.393012 39.14374)
+        (xy 50.393009 39.143743)
+        (xy 50.38836 39.148393)
+        (xy 50.385581 39.154352)
+        (xy 50.38558 39.154354)
+        (xy 50.339969 39.252167)
+        (xy 50.339966 39.252174)
+        (xy 50.337539 39.257381)
+        (xy 50.336788 39.263081)
+        (xy 50.336788 39.263083)
+        (xy 50.331469 39.303487)
+        (xy 50.331 39.307048)
+        (xy 50.331 39.686952)
+        (xy 50.102 39.686952)
+        (xy 50.102 39.140473)
+        (xy 50.107724 39.111695)
+        (xy 50.124026 39.087299)
+        (xy 50.689299 38.522026)
+        (xy 50.713695 38.505724)
+        (xy 50.742473 38.5)
+        (xy 50.97582 38.5)
+        (xy 50.978774 38.5)
+        (xy 51.070332 38.485499)
+        (xy 51.180689 38.429269)
+        (xy 51.233931 38.376026)
+        (xy 51.258328 38.359724)
+        (xy 51.287106 38.354)
+        (xy 51.72454 38.354)
+        (xy 51.753318 38.359724)
+        (xy 51.777713 38.376025)
+        (xy 51.826434 38.424746)
+        (xy 51.858862 38.441269)
+        (xy 51.936838 38.481)
+        (xy 51.943847 38.484571)
+        (xy 51.949692 38.485496)
+        (xy 51.949693 38.485497)
+        (xy 51.949706 38.485499)
+        (xy 52.041263 38.5)
+        (xy 52.606736 38.499999)
+        (xy 52.704153 38.484571)
+        (xy 52.821566 38.424746)
+        (xy 52.870285 38.376026)
+        (xy 52.894682 38.359724)
+        (xy 52.92346 38.354)
+        (xy 53.360894 38.354)
+        (xy 53.389672 38.359724)
+        (xy 53.414067 38.376025)
+        (xy 53.467311 38.429269)
+        (xy 53.577668 38.485499)
+        (xy 53.583513 38.486424)
+        (xy 53.583514 38.486425)
+        (xy 53.59473 38.488201)
+        (xy 53.669226 38.5)
+        (xy 54.27782 38.5)
+        (xy 54.280774 38.5)
+        (xy 54.372332 38.485499)
+        (xy 54.482689 38.429269)
+        (xy 54.570269 38.341689)
+        (xy 54.626499 38.231332)
+        (xy 54.641 38.139774)
+        (xy 54.96 38.139774)
+        (xy 54.960461 38.14269)
+        (xy 54.960462 38.142692)
+        (xy 54.973574 38.225485)
+        (xy 54.973575 38.22549)
+        (xy 54.974501 38.231332)
+        (xy 54.977185 38.2366)
+        (xy 54.977187 38.236605)
+        (xy 55.027059 38.334482)
+        (xy 55.030731 38.341689)
+        (xy 55.118311 38.429269)
+        (xy 55.123585 38.431956)
+        (xy 55.123589 38.431959)
+        (xy 55.1363 38.438435)
+        (xy 55.165531 38.464951)
+        (xy 55.175836 38.497912)
+        (xy 55.176289 38.497827)
+        (xy 55.176612 38.499537)
+        (xy 55.177334 38.503354)
+        (xy 55.177335 38.503359)
+        (xy 55.186947 38.55416)
+        (xy 55.187418 38.556931)
+        (xy 55.194429 38.603447)
+        (xy 55.195967 38.613647)
+        (xy 55.198411 38.618722)
+        (xy 55.19911 38.620988)
+        (xy 55.199221 38.621435)
+        (xy 55.199394 38.621853)
+        (xy 55.200181 38.624102)
+        (xy 55.201228 38.629634)
+        (xy 55.203859 38.634612)
+        (xy 55.228022 38.680332)
+        (xy 55.229281 38.682825)
+        (xy 55.254171 38.734509)
+        (xy 55.258 38.738636)
+        (xy 55.25934 38.740601)
+        (xy 55.259575 38.740992)
+        (xy 55.259863 38.741339)
+        (xy 55.261278 38.743256)
+        (xy 55.26391 38.748235)
+        (xy 55.267894 38.752219)
+        (xy 55.304458 38.788783)
+        (xy 55.306409 38.790808)
+        (xy 55.345413 38.832844)
+        (xy 55.350291 38.83566)
+        (xy 55.352148 38.837141)
+        (xy 55.358435 38.84276)
+        (xy 55.569941 39.054266)
+        (xy 55.591605 39.100068)
+        (xy 55.579294 39.149217)
+        (xy 55.565197 39.170314)
+        (xy 55.565194 39.17032)
+        (xy 55.561082 39.176475)
+        (xy 55.559637 39.183736)
+        (xy 55.559637 39.183738)
+        (xy 55.550721 39.228563)
+        (xy 55.55 39.232188)
+        (xy 55.55 40.269812)
+        (xy 55.561082 40.325525)
+        (xy 55.565194 40.33168)
+        (xy 55.565196 40.331683)
+        (xy 55.599182 40.382545)
+        (xy 55.603297 40.388703)
+        (xy 55.613607 40.395592)
+        (xy 55.616009 40.397197)
+        (xy 55.644732 40.433561)
+        (xy 55.646684 40.47986)
+        (xy 55.621122 40.518512)
+        (xy 55.617518 40.521385)
+        (xy 55.617507 40.521396)
+        (xy 55.613108 40.524905)
+        (xy 55.609935 40.529558)
+        (xy 55.609931 40.529563)
+        (xy 55.58081 40.572275)
+        (xy 55.579206 40.574536)
+        (xy 55.545125 40.620716)
+        (xy 55.543264 40.62603)
+        (xy 55.542144 40.628151)
+        (xy 55.541919 40.628524)
+        (xy 55.541745 40.628945)
+        (xy 55.540714 40.631085)
+        (xy 55.537541 40.635741)
+        (xy 55.53588 40.641123)
+        (xy 55.53588 40.641125)
+        (xy 55.520638 40.690535)
+        (xy 55.519759 40.693204)
+        (xy 55.502679 40.742015)
+        (xy 55.502677 40.742024)
+        (xy 55.500819 40.747335)
+        (xy 55.500608 40.75296)
+        (xy 55.500164 40.755308)
+        (xy 55.500057 40.755739)
+        (xy 55.500015 40.756187)
+        (xy 55.499659 40.758543)
+        (xy 55.498 40.763927)
+        (xy 55.498 40.769561)
+        (xy 55.498 40.821293)
+        (xy 55.497947 40.824104)
+        (xy 55.496014 40.875755)
+        (xy 55.496014 40.875759)
+        (xy 55.495804 40.881386)
+        (xy 55.497261 40.886826)
+        (xy 55.497527 40.889181)
+        (xy 55.498 40.897599)
+        (xy 55.498 41.041894)
+        (xy 55.492276 41.070672)
+        (xy 55.475974 41.095068)
+        (xy 55.42692 41.144121)
+        (xy 55.426917 41.144124)
+        (xy 55.422731 41.148311)
+        (xy 55.420044 41.153583)
+        (xy 55.420042 41.153587)
+        (xy 55.369187 41.253394)
+        (xy 55.369184 41.2534)
+        (xy 55.366501 41.258668)
+        (xy 55.365576 41.264507)
+        (xy 55.365574 41.264514)
+        (xy 55.352879 41.344675)
+        (xy 55.352 41.350226)
+        (xy 55.352 41.961774)
+        (xy 55.352461 41.96469)
+        (xy 55.352462 41.964692)
+        (xy 55.365574 42.047485)
+        (xy 55.365575 42.04749)
+        (xy 55.366501 42.053332)
+        (xy 55.369185 42.0586)
+        (xy 55.369187 42.058605)
+        (xy 55.420042 42.158412)
+        (xy 55.422731 42.163689)
+        (xy 55.510311 42.251269)
+        (xy 55.548611 42.270784)
+        (xy 55.583533 42.288578)
+        (xy 55.620668 42.307499)
+        (xy 55.626513 42.308424)
+        (xy 55.626514 42.308425)
+        (xy 55.63773 42.310201)
+        (xy 55.712226 42.322)
+        (xy 56.17082 42.322)
+        (xy 56.173774 42.322)
+        (xy 56.265332 42.307499)
+        (xy 56.375689 42.251269)
+        (xy 56.463269 42.163689)
+        (xy 56.519499 42.053332)
+        (xy 56.534 41.961774)
+        (xy 56.534 41.350226)
+        (xy 56.524263 41.288746)
+        (xy 57.2465 41.288746)
+        (xy 57.246962 41.294618)
+        (xy 57.260984 41.383151)
+        (xy 57.264597 41.394271)
+        (xy 57.318976 41.500994)
+        (xy 57.325851 41.510456)
+        (xy 57.410543 41.595148)
+        (xy 57.420005 41.602023)
+        (xy 57.526728 41.656402)
+        (xy 57.537848 41.660015)
+        (xy 57.626381 41.674037)
+        (xy 57.632254 41.6745)
+        (xy 57.775098 41.6745)
+        (xy 57.782907 41.672407)
+        (xy 57.785 41.664598)
+        (xy 57.785 41.170902)
+        (xy 57.782907 41.163092)
+        (xy 57.775098 41.161)
+        (xy 57.256402 41.161)
+        (xy 57.248592 41.163092)
+        (xy 57.2465 41.170902)
+        (xy 57.2465 41.288746)
+        (xy 56.524263 41.288746)
+        (xy 56.519499 41.258668)
+        (xy 56.502945 41.22618)
+        (xy 56.484491 41.189961)
+        (xy 56.463269 41.148311)
+        (xy 56.412315 41.097357)
+        (xy 56.392851 41.063646)
+        (xy 56.392851 41.02472)
+        (xy 56.412313 40.99101)
+        (xy 56.506225 40.897098)
+        (xy 57.2465 40.897098)
+        (xy 57.248592 40.904907)
+        (xy 57.256402 40.907)
+        (xy 57.775098 40.907)
+        (xy 57.782907 40.904907)
+        (xy 57.785 40.897098)
+        (xy 57.785 40.403402)
+        (xy 57.782907 40.395592)
+        (xy 57.775098 40.3935)
+        (xy 57.632254 40.3935)
+        (xy 57.626381 40.393962)
+        (xy 57.537848 40.407984)
+        (xy 57.526728 40.411597)
+        (xy 57.420005 40.465976)
+        (xy 57.410543 40.472851)
+        (xy 57.325851 40.557543)
+        (xy 57.318976 40.567005)
+        (xy 57.264597 40.673728)
+        (xy 57.260984 40.684848)
+        (xy 57.246962 40.773381)
+        (xy 57.2465 40.779254)
+        (xy 57.2465 40.897098)
+        (xy 56.506225 40.897098)
+        (xy 56.535011 40.868312)
+        (xy 56.541296 40.862695)
+        (xy 56.570892 40.839095)
+        (xy 56.603214 40.791684)
+        (xy 56.604794 40.789458)
+        (xy 56.638875 40.743283)
+        (xy 56.640739 40.737953)
+        (xy 56.641834 40.735882)
+        (xy 56.642077 40.735478)
+        (xy 56.64208 40.735472)
+        (xy 56.64226 40.735039)
+        (xy 56.64328 40.732919)
+        (xy 56.646459 40.728259)
+        (xy 56.66338 40.673399)
+        (xy 56.664224 40.670835)
+        (xy 56.683181 40.616665)
+        (xy 56.683391 40.611027)
+        (xy 56.683831 40.608705)
+        (xy 56.683942 40.608257)
+        (xy 56.683987 40.607779)
+        (xy 56.684335 40.605466)
+        (xy 56.686 40.600073)
+        (xy 56.686 40.542724)
+        (xy 56.686053 40.539914)
+        (xy 56.686171 40.536745)
+        (xy 56.687016 40.514155)
+        (xy 56.696747 40.479877)
+        (xy 56.721168 40.453925)
+        (xy 56.754795 40.44213)
+        (xy 56.756115 40.442)
+        (xy 56.759812 40.442)
+        (xy 56.815525 40.430918)
+        (xy 56.878703 40.388703)
+        (xy 56.920918 40.325525)
+        (xy 56.932 40.269812)
+        (xy 56.932 39.232188)
+        (xy 56.920918 39.176475)
+        (xy 56.916801 39.170314)
+        (xy 56.882817 39.119454)
+        (xy 56.878703 39.113297)
+        (xy 56.871249 39.108316)
+        (xy 56.821683 39.075196)
+        (xy 56.82168 39.075194)
+        (xy 56.815525 39.071082)
+        (xy 56.808261 39.069637)
+        (xy 56.786326 39.065274)
+        (xy 56.759812 39.06)
+        (xy 56.756116 39.06)
+        (xy 56.750314 39.06)
+        (xy 56.716006 39.051718)
+        (xy 56.689256 39.028697)
+        (xy 56.675954 38.996006)
+        (xy 56.674469 38.98615)
+        (xy 56.671033 38.963353)
+        (xy 56.668585 38.95827)
+        (xy 56.66789 38.956017)
+        (xy 56.667778 38.955566)
+        (xy 56.667776 38.955561)
+        (xy 56.667598 38.95513)
+        (xy 56.666819 38.952905)
+        (xy 56.665772 38.947366)
+        (xy 56.663138 38.942382)
+        (xy 56.663137 38.942379)
+        (xy 56.638972 38.896656)
+        (xy 56.637704 38.894145)
+        (xy 56.634853 38.888225)
+        (xy 56.612829 38.842491)
+        (xy 56.608995 38.838359)
+        (xy 56.607661 38.836402)
+        (xy 56.607426 38.836012)
+        (xy 56.607132 38.835657)
+        (xy 56.605725 38.83375)
+        (xy 56.60309 38.828765)
+        (xy 56.56254 38.788215)
+        (xy 56.560589 38.78619)
+        (xy 56.52542 38.748287)
+        (xy 56.521587 38.744156)
+        (xy 56.516707 38.741338)
+        (xy 56.514852 38.739859)
+        (xy 56.508565 38.73424)
+        (xy 56.221729 38.447404)
+        (xy 56.203383 38.417467)
+        (xy 56.200629 38.382465)
+        (xy 56.214066 38.350027)
+        (xy 56.217082 38.345875)
+        (xy 56.221269 38.341689)
+        (xy 56.277499 38.231332)
+        (xy 56.292 38.139774)
+        (xy 56.292 38.094473)
+        (xy 56.297724 38.065695)
+        (xy 56.314026 38.041299)
+        (xy 56.606725 37.7486)
+        (xy 57.492028 36.863295)
+        (xy 57.521962 36.844951)
+        (xy 57.55696 36.842197)
+        (xy 57.606226 36.85)
+        (xy 58.21482 36.85)
+        (xy 58.217774 36.85)
+        (xy 58.309332 36.835499)
+        (xy 58.419689 36.779269)
+        (xy 58.507269 36.691689)
+        (xy 58.563499 36.581332)
+        (xy 58.578 36.489774)
+        (xy 58.578 36.467098)
+        (xy 63.8885 36.467098)
+        (xy 63.890592 36.474907)
+        (xy 63.898402 36.477)
+        (xy 64.252098 36.477)
+        (xy 64.259907 36.474907)
+        (xy 64.262 36.467098)
+        (xy 64.516 36.467098)
+        (xy 64.518092 36.474907)
+        (xy 64.525902 36.477)
+        (xy 64.879598 36.477)
+        (xy 64.887407 36.474907)
+        (xy 64.8895 36.467098)
+        (xy 65.6665 36.467098)
+        (xy 65.668592 36.474907)
+        (xy 65.676402 36.477)
+        (xy 66.030098 36.477)
+        (xy 66.037907 36.474907)
+        (xy 66.04 36.467098)
+        (xy 66.04 36.143402)
+        (xy 66.037907 36.135592)
+        (xy 66.030098 36.1335)
+        (xy 65.960734 36.1335)
+        (xy 65.95584 36.13382)
+        (xy 65.915843 36.139086)
+        (xy 65.904926 36.142268)
+        (xy 65.810475 36.186311)
+        (xy 65.799853 36.193749)
+        (xy 65.726749 36.266853)
+        (xy 65.719311 36.277475)
+        (xy 65.675268 36.371926)
+        (xy 65.672086 36.382843)
+        (xy 65.66682 36.42284)
+        (xy 65.6665 36.427734)
+        (xy 65.6665 36.467098)
+        (xy 64.8895 36.467098)
+        (xy 64.8895 36.427734)
+        (xy 64.889179 36.42284)
+        (xy 64.883913 36.382843)
+        (xy 64.880731 36.371926)
+        (xy 64.836688 36.277475)
+        (xy 64.82925 36.266853)
+        (xy 64.756146 36.193749)
+        (xy 64.745524 36.186311)
+        (xy 64.651073 36.142268)
+        (xy 64.640156 36.139086)
+        (xy 64.600159 36.13382)
+        (xy 64.595266 36.1335)
+        (xy 64.525902 36.1335)
+        (xy 64.518092 36.135592)
+        (xy 64.516 36.143402)
+        (xy 64.516 36.467098)
+        (xy 64.262 36.467098)
+        (xy 64.262 36.143402)
+        (xy 64.259907 36.135592)
+        (xy 64.252098 36.1335)
+        (xy 64.182734 36.1335)
+        (xy 64.17784 36.13382)
+        (xy 64.137843 36.139086)
+        (xy 64.126926 36.142268)
+        (xy 64.032475 36.186311)
+        (xy 64.021853 36.193749)
+        (xy 63.948749 36.266853)
+        (xy 63.941311 36.277475)
+        (xy 63.897268 36.371926)
+        (xy 63.894086 36.382843)
+        (xy 63.88882 36.42284)
+        (xy 63.8885 36.427734)
+        (xy 63.8885 36.467098)
+        (xy 58.578 36.467098)
+        (xy 58.578 36.028226)
+        (xy 58.563499 35.936668)
+        (xy 58.557268 35.92444)
+        (xy 58.515336 35.842143)
+        (xy 58.507269 35.826311)
+        (xy 58.419689 35.738731)
+        (xy 58.393893 35.725587)
+        (xy 58.314605 35.685187)
+        (xy 58.3146 35.685185)
+        (xy 58.309332 35.682501)
+        (xy 58.30349 35.681575)
+        (xy 58.303485 35.681574)
+        (xy 58.220692 35.668462)
+        (xy 58.22069 35.668461)
+        (xy 58.217774 35.668)
+        (xy 57.606226 35.668)
+        (xy 57.60331 35.668461)
+        (xy 57.603307 35.668462)
+        (xy 57.520514 35.681574)
+        (xy 57.520507 35.681576)
+        (xy 57.514668 35.682501)
+        (xy 57.5094 35.685184)
+        (xy 57.509394 35.685187)
+        (xy 57.409587 35.736042)
+        (xy 57.409583 35.736044)
+        (xy 57.404311 35.738731)
+        (xy 57.400124 35.742917)
+        (xy 57.400121 35.74292)
+        (xy 57.320917 35.822124)
+        (xy 57.320914 35.822127)
+        (xy 57.316731 35.826311)
+        (xy 57.316112 35.827525)
+        (xy 57.292796 35.847741)
+        (xy 57.267655 35.861028)
+        (xy 57.265146 35.862294)
+        (xy 57.218567 35.884726)
+        (xy 57.218564 35.884727)
+        (xy 57.213491 35.887171)
+        (xy 57.209363 35.891)
+        (xy 57.207392 35.892344)
+        (xy 57.207007 35.892575)
+        (xy 57.20667 35.892855)
+        (xy 57.204738 35.89428)
+        (xy 57.199765 35.89691)
+        (xy 57.195785 35.900889)
+        (xy 57.195782 35.900892)
+        (xy 57.159213 35.93746)
+        (xy 57.157191 35.939408)
+        (xy 57.119281 35.974584)
+        (xy 57.119276 35.974589)
+        (xy 57.115156 35.978413)
+        (xy 57.112343 35.983283)
+        (xy 57.110856 35.985149)
+        (xy 57.105239 35.991434)
+        (xy 56.365 36.731674)
+        (xy 56.32823 36.751889)
+        (xy 56.286353 36.749254)
+        (xy 56.252406 36.72459)
+        (xy 56.23696 36.685576)
+        (xy 56.244823 36.644359)
+        (xy 56.274329 36.58645)
+        (xy 56.277943 36.575328)
+        (xy 56.291037 36.492653)
+        (xy 56.2915 36.486781)
+        (xy 56.2915 36.395902)
+        (xy 56.289407 36.388092)
+        (xy 56.281598 36.386)
+        (xy 55.762902 36.386)
+        (xy 55.755092 36.388092)
+        (xy 55.753 36.395902)
+        (xy 55.753 36.839597)
+        (xy 55.755092 36.847406)
+        (xy 55.762902 36.849499)
+        (xy 55.928779 36.849499)
+        (xy 55.934654 36.849036)
+        (xy 56.017328 36.835942)
+        (xy 56.028449 36.832329)
+        (xy 56.086359 36.802823)
+        (xy 56.127576 36.79496)
+        (xy 56.16659 36.810406)
+        (xy 56.191254 36.844353)
+        (xy 56.193889 36.88623)
+        (xy 56.173675 36.922999)
+        (xy 55.800698 37.295976)
+        (xy 55.776305 37.312276)
+        (xy 55.747527 37.318)
+        (xy 55.320226 37.318)
+        (xy 55.31731 37.318461)
+        (xy 55.317307 37.318462)
+        (xy 55.234514 37.331574)
+        (xy 55.234507 37.331576)
+        (xy 55.228668 37.332501)
+        (xy 55.2234 37.335184)
+        (xy 55.223394 37.335187)
+        (xy 55.123587 37.386042)
+        (xy 55.123583 37.386044)
+        (xy 55.118311 37.388731)
+        (xy 55.114124 37.392917)
+        (xy 55.114121 37.39292)
+        (xy 55.03492 37.472121)
+        (xy 55.034917 37.472124)
+        (xy 55.030731 37.476311)
+        (xy 55.028044 37.481583)
+        (xy 55.028042 37.481587)
+        (xy 54.977187 37.581394)
+        (xy 54.977184 37.5814)
+        (xy 54.974501 37.586668)
+        (xy 54.973576 37.592507)
+        (xy 54.973574 37.592514)
+        (xy 54.960764 37.6734)
+        (xy 54.96 37.678226)
+        (xy 54.96 38.139774)
+        (xy 54.641 38.139774)
+        (xy 54.641 37.678226)
+        (xy 54.628199 37.597401)
+        (xy 54.627425 37.592514)
+        (xy 54.627424 37.592513)
+        (xy 54.626499 37.586668)
+        (xy 54.620023 37.573959)
+        (xy 54.595587 37.526)
+        (xy 54.570269 37.476311)
+        (xy 54.482689 37.388731)
+        (xy 54.477412 37.386042)
+        (xy 54.377605 37.335187)
+        (xy 54.3776 37.335185)
+        (xy 54.372332 37.332501)
+        (xy 54.36649 37.331575)
+        (xy 54.366485 37.331574)
+        (xy 54.283692 37.318462)
+        (xy 54.28369 37.318461)
+        (xy 54.280774 37.318)
+        (xy 53.669226 37.318)
+        (xy 53.66631 37.318461)
+        (xy 53.666307 37.318462)
+        (xy 53.583514 37.331574)
+        (xy 53.583507 37.331576)
+        (xy 53.577668 37.332501)
+        (xy 53.5724 37.335184)
+        (xy 53.572394 37.335187)
+        (xy 53.472587 37.386042)
+        (xy 53.472583 37.386044)
+        (xy 53.467311 37.388731)
+        (xy 53.463124 37.392917)
+        (xy 53.463121 37.39292)
+        (xy 53.414068 37.441974)
+        (xy 53.389672 37.458276)
+        (xy 53.360894 37.464)
+        (xy 53.000351 37.464)
+        (xy 52.961059 37.452919)
+        (xy 52.933348 37.42294)
+        (xy 52.917438 37.391715)
+        (xy 52.917434 37.391709)
+        (xy 52.914746 37.386434)
+        (xy 52.821566 37.293254)
+        (xy 52.816289 37.290565)
+        (xy 52.709426 37.236115)
+        (xy 52.709422 37.236113)
+        (xy 52.704153 37.233429)
+        (xy 52.698311 37.232503)
+        (xy 52.698306 37.232502)
+        (xy 52.609655 37.218462)
+        (xy 52.609652 37.218461)
+        (xy 52.606737 37.218)
+        (xy 52.603783 37.218)
+        (xy 52.044218 37.218)
+        (xy 52.044205 37.218)
+        (xy 52.041264 37.218001)
+        (xy 52.03835 37.218462)
+        (xy 52.038343 37.218463)
+        (xy 51.949692 37.232503)
+        (xy 51.94969 37.232503)
+        (xy 51.943847 37.233429)
+        (xy 51.938577 37.236113)
+        (xy 51.938574 37.236115)
+        (xy 51.83171 37.290565)
+        (xy 51.831706 37.290567)
+        (xy 51.826434 37.293254)
+        (xy 51.822247 37.29744)
+        (xy 51.822244 37.297443)
+        (xy 51.737443 37.382244)
+        (xy 51.73744 37.382247)
+        (xy 51.733254 37.386434)
+        (xy 51.730568 37.391704)
+        (xy 51.730561 37.391715)
+        (xy 51.714652 37.42294)
+        (xy 51.686941 37.452919)
+        (xy 51.647649 37.464)
+        (xy 51.287106 37.464)
+        (xy 51.258328 37.458276)
+        (xy 51.233932 37.441974)
+        (xy 51.184878 37.39292)
+        (xy 51.180689 37.388731)
+        (xy 51.175412 37.386042)
+        (xy 51.075605 37.335187)
+        (xy 51.0756 37.335185)
+        (xy 51.070332 37.332501)
+        (xy 51.06449 37.331575)
+        (xy 51.064485 37.331574)
+        (xy 50.981692 37.318462)
+        (xy 50.98169 37.318461)
+        (xy 50.978774 37.318)
+        (xy 50.367226 37.318)
+        (xy 50.36431 37.318461)
+        (xy 50.364307 37.318462)
+        (xy 50.281514 37.331574)
+        (xy 50.281507 37.331576)
+        (xy 50.275668 37.332501)
+        (xy 50.2704 37.335184)
+        (xy 50.270394 37.335187)
+        (xy 50.170587 37.386042)
+        (xy 50.170583 37.386044)
+        (xy 50.165311 37.388731)
+        (xy 50.161124 37.392917)
+        (xy 50.161121 37.39292)
+        (xy 50.08192 37.472121)
+        (xy 50.081917 37.472124)
+        (xy 50.077731 37.476311)
+        (xy 50.075044 37.481583)
+        (xy 50.075042 37.481587)
+        (xy 50.024187 37.581394)
+        (xy 50.024184 37.5814)
+        (xy 50.021501 37.586668)
+        (xy 50.020576 37.592507)
+        (xy 50.020574 37.592514)
+        (xy 50.007764 37.6734)
+        (xy 50.007 37.678226)
+        (xy 50.007 37.68118)
+        (xy 50.007 37.914527)
+        (xy 50.001276 37.943305)
+        (xy 49.984974 37.967701)
+        (xy 49.587374 38.3653)
+        (xy 49.548871 38.385881)
+        (xy 49.505422 38.381602)
+        (xy 49.471673 38.353905)
+        (xy 49.459 38.312126)
+        (xy 49.459 37.310884)
+        (xy 49.459 37.307188)
+        (xy 49.447918 37.251475)
+        (xy 49.43524 37.232502)
+        (xy 49.411409 37.196836)
+        (xy 49.405703 37.188297)
+        (xy 49.397165 37.182592)
+        (xy 49.348683 37.150196)
+        (xy 49.34868 37.150194)
+        (xy 49.342525 37.146082)
+        (xy 49.335261 37.144637)
+        (xy 49.309028 37.139419)
+        (xy 49.286812 37.135)
+        (xy 48.249188 37.135)
+        (xy 48.245563 37.13572)
+        (xy 48.245563 37.135721)
+        (xy 48.200738 37.144637)
+        (xy 48.200736 37.144637)
+        (xy 48.193475 37.146082)
+        (xy 48.187321 37.150193)
+        (xy 48.187316 37.150196)
+        (xy 48.136454 37.184182)
+        (xy 48.136451 37.184184)
+        (xy 48.130297 37.188297)
+        (xy 48.126184 37.194451)
+        (xy 48.126182 37.194454)
+        (xy 48.092196 37.245316)
+        (xy 48.092193 37.245321)
+        (xy 48.088082 37.251475)
+        (xy 48.086637 37.258736)
+        (xy 48.086637 37.258738)
+        (xy 48.07772 37.303564)
+        (xy 48.077719 37.303572)
+        (xy 48.077 37.307188)
+        (xy 48.077 37.310882)
+        (xy 48.076775 37.313169)
+        (xy 48.064464 37.347578)
+        (xy 48.037386 37.37212)
+        (xy 48.001937 37.381)
+        (xy 47.514103 37.381)
+        (xy 47.474811 37.369918)
+        (xy 47.453907 37.347305)
+        (xy 47.452436 37.348375)
+        (xy 47.448957 37.343587)
+        (xy 47.446269 37.338311)
+        (xy 47.393026 37.285068)
+        (xy 47.376724 37.260672)
+        (xy 47.371 37.231894)
+        (xy 47.371 36.809106)
+        (xy 47.376724 36.780328)
+        (xy 47.393026 36.755932)
+        (xy 47.417284 36.731674)
+        (xy 47.446269 36.702689)
+        (xy 47.502499 36.592332)
+        (xy 47.517 36.500774)
+        (xy 47.517 35.889226)
+        (xy 47.509966 35.844812)
+        (xy 48.077 35.844812)
+        (xy 48.080071 35.860252)
+        (xy 48.085454 35.887316)
+        (xy 48.088082 35.900525)
+        (xy 48.092194 35.90668)
+        (xy 48.092196 35.906683)
+        (xy 48.121452 35.950466)
+        (xy 48.130297 35.963703)
+        (xy 48.136454 35.967817)
+        (xy 48.187316 36.001803)
+        (xy 48.187317 36.001803)
+        (xy 48.193475 36.005918)
+        (xy 48.249188 36.017)
+        (xy 48.798527 36.017)
+        (xy 48.827305 36.022724)
+        (xy 48.8517 36.039025)
+        (xy 49.113711 36.301037)
+        (xy 49.365686 36.553012)
+        (xy 49.371305 36.559299)
+        (xy 49.391389 36.584484)
+        (xy 49.391391 36.584486)
+        (xy 49.394905 36.588892)
+        (xy 49.44229 36.621198)
+        (xy 49.444543 36.622797)
+        (xy 49.490716 36.656875)
+        (xy 49.496035 36.658736)
+        (xy 49.498137 36.659847)
+        (xy 49.498525 36.660081)
+        (xy 49.498957 36.66026)
+        (xy 49.501085 36.661285)
+        (xy 49.505741 36.664459)
+        (xy 49.560533 36.68136)
+        (xy 49.563184 36.682232)
+        (xy 49.612015 36.69932)
+        (xy 49.612018 36.69932)
+        (xy 49.617335 36.701181)
+        (xy 49.622964 36.701391)
+        (xy 49.625293 36.701832)
+        (xy 49.625737 36.701942)
+        (xy 49.626205 36.701986)
+        (xy 49.628538 36.702337)
+        (xy 49.633927 36.704)
+        (xy 49.691293 36.704)
+        (xy 49.694103 36.704052)
+        (xy 49.751386 36.706196)
+        (xy 49.756831 36.704736)
+        (xy 49.759173 36.704473)
+        (xy 49.767593 36.704)
+        (xy 50.058894 36.704)
+        (xy 50.087672 36.709724)
+        (xy 50.112068 36.726026)
+        (xy 50.165311 36.779269)
+        (xy 50.185518 36.789565)
+        (xy 50.269448 36.83233)
+        (xy 50.275668 36.835499)
+        (xy 50.281513 36.836424)
+        (xy 50.281514 36.836425)
+        (xy 50.29273 36.838201)
+        (xy 50.367226 36.85)
+        (xy 50.97582 36.85)
+        (xy 50.978774 36.85)
+        (xy 51.070332 36.835499)
+        (xy 51.180689 36.779269)
+        (xy 51.268269 36.691689)
+        (xy 51.324499 36.581332)
+        (xy 51.327284 36.563746)
+        (xy 51.6585 36.563746)
+        (xy 51.658962 36.569618)
+        (xy 51.672984 36.658151)
+        (xy 51.676597 36.669271)
+        (xy 51.730976 36.775994)
+        (xy 51.737851 36.785456)
+        (xy 51.822543 36.870148)
+        (xy 51.832005 36.877023)
+        (xy 51.938728 36.931402)
+        (xy 51.949848 36.935015)
+        (xy 52.038381 36.949037)
+        (xy 52.044254 36.9495)
+        (xy 52.187098 36.9495)
+        (xy 52.194907 36.947407)
+        (xy 52.197 36.939598)
+        (xy 52.451 36.939598)
+        (xy 52.453092 36.947407)
+        (xy 52.460902 36.9495)
+        (xy 52.603746 36.9495)
+        (xy 52.609618 36.949037)
+        (xy 52.698151 36.935015)
+        (xy 52.709271 36.931402)
+        (xy 52.815994 36.877023)
+        (xy 52.825456 36.870148)
+        (xy 52.910148 36.785456)
+        (xy 52.917023 36.775994)
+        (xy 52.971402 36.669271)
+        (xy 52.975015 36.658151)
+        (xy 52.989037 36.569618)
+        (xy 52.9895 36.563746)
+        (xy 52.9895 36.486779)
+        (xy 53.309501 36.486779)
+        (xy 53.309963 36.492654)
+        (xy 53.323057 36.575328)
+        (xy 53.326669 36.586447)
+        (xy 53.377452 36.686114)
+        (xy 53.38433 36.69558)
+        (xy 53.463419 36.774669)
+        (xy 53.472885 36.781547)
+        (xy 53.572551 36.83233)
+        (xy 53.583671 36.835943)
+        (xy 53.666346 36.849037)
+        (xy 53.672219 36.8495)
+        (xy 53.838098 36.8495)
+        (xy 53.845907 36.847407)
+        (xy 53.848 36.839598)
+        (xy 53.848 36.839597)
+        (xy 54.102 36.839597)
+        (xy 54.104092 36.847406)
+        (xy 54.111902 36.849499)
+        (xy 54.277779 36.849499)
+        (xy 54.283654 36.849036)
+        (xy 54.366328 36.835942)
+        (xy 54.377447 36.83233)
+        (xy 54.477114 36.781547)
+        (xy 54.48658 36.774669)
+        (xy 54.565669 36.69558)
+        (xy 54.572547 36.686114)
+        (xy 54.62333 36.586448)
+        (xy 54.626943 36.575328)
+        (xy 54.640037 36.492653)
+        (xy 54.6405 36.486781)
+        (xy 54.6405 36.486779)
+        (xy 54.960501 36.486779)
+        (xy 54.960963 36.492654)
+        (xy 54.974057 36.575328)
+        (xy 54.977669 36.586447)
+        (xy 55.028452 36.686114)
+        (xy 55.03533 36.69558)
+        (xy 55.114419 36.774669)
+        (xy 55.123885 36.781547)
+        (xy 55.223551 36.83233)
+        (xy 55.234671 36.835943)
+        (xy 55.317346 36.849037)
+        (xy 55.323219 36.8495)
+        (xy 55.489098 36.8495)
+        (xy 55.496907 36.847407)
+        (xy 55.499 36.839598)
+        (xy 55.499 36.395902)
+        (xy 55.496907 36.388092)
+        (xy 55.489098 36.386)
+        (xy 54.970403 36.386)
+        (xy 54.962593 36.388092)
+        (xy 54.960501 36.395902)
+        (xy 54.960501 36.486779)
+        (xy 54.6405 36.486779)
+        (xy 54.6405 36.395902)
+        (xy 54.638407 36.388092)
+        (xy 54.630598 36.386)
+        (xy 54.111902 36.386)
+        (xy 54.104092 36.388092)
+        (xy 54.102 36.395902)
+        (xy 54.102 36.839597)
+        (xy 53.848 36.839597)
+        (xy 53.848 36.395902)
+        (xy 53.845907 36.388092)
+        (xy 53.838098 36.386)
+        (xy 53.319403 36.386)
+        (xy 53.311593 36.388092)
+        (xy 53.309501 36.395902)
+        (xy 53.309501 36.486779)
+        (xy 52.9895 36.486779)
+        (xy 52.9895 36.445902)
+        (xy 52.987407 36.438092)
+        (xy 52.979598 36.436)
+        (xy 52.460902 36.436)
+        (xy 52.453092 36.438092)
+        (xy 52.451 36.445902)
+        (xy 52.451 36.939598)
+        (xy 52.197 36.939598)
+        (xy 52.197 36.445902)
+        (xy 52.194907 36.438092)
+        (xy 52.187098 36.436)
+        (xy 51.668402 36.436)
+        (xy 51.660592 36.438092)
+        (xy 51.6585 36.445902)
+        (xy 51.6585 36.563746)
+        (xy 51.327284 36.563746)
+        (xy 51.339 36.489774)
+        (xy 51.339 36.172098)
+        (xy 51.6585 36.172098)
+        (xy 51.660592 36.179907)
+        (xy 51.668402 36.182)
+        (xy 52.187098 36.182)
+        (xy 52.194907 36.179907)
+        (xy 52.197 36.172098)
+        (xy 52.451 36.172098)
+        (xy 52.453092 36.179907)
+        (xy 52.460902 36.182)
+        (xy 52.979598 36.182)
+        (xy 52.987407 36.179907)
+        (xy 52.9895 36.172098)
+        (xy 52.9895 36.122098)
+        (xy 53.3095 36.122098)
+        (xy 53.311592 36.129907)
+        (xy 53.319402 36.132)
+        (xy 53.838098 36.132)
+        (xy 53.845907 36.129907)
+        (xy 53.848 36.122098)
+        (xy 54.102 36.122098)
+        (xy 54.104092 36.129907)
+        (xy 54.111902 36.132)
+        (xy 54.630597 36.132)
+        (xy 54.638406 36.129907)
+        (xy 54.640499 36.122098)
+        (xy 54.9605 36.122098)
+        (xy 54.962592 36.129907)
+        (xy 54.970402 36.132)
+        (xy 55.489098 36.132)
+        (xy 55.496907 36.129907)
+        (xy 55.499 36.122098)
+        (xy 55.753 36.122098)
+        (xy 55.755092 36.129907)
+        (xy 55.762902 36.132)
+        (xy 56.281597 36.132)
+        (xy 56.289406 36.129907)
+        (xy 56.291499 36.122098)
+        (xy 56.291499 36.031221)
+        (xy 56.291036 36.025345)
+        (xy 56.277942 35.942671)
+        (xy 56.27433 35.931552)
+        (xy 56.223547 35.831885)
+        (xy 56.216669 35.822419)
+        (xy 56.13758 35.74333)
+        (xy 56.128114 35.736452)
+        (xy 56.028448 35.685669)
+        (xy 56.017328 35.682056)
+        (xy 55.934653 35.668962)
+        (xy 55.928781 35.6685)
+        (xy 55.762902 35.6685)
+        (xy 55.755092 35.670592)
+        (xy 55.753 35.678402)
+        (xy 55.753 36.122098)
+        (xy 55.499 36.122098)
+        (xy 55.499 35.678403)
+        (xy 55.496907 35.670593)
+        (xy 55.489098 35.668501)
+        (xy 55.323221 35.668501)
+        (xy 55.317345 35.668963)
+        (xy 55.234671 35.682057)
+        (xy 55.223552 35.685669)
+        (xy 55.123885 35.736452)
+        (xy 55.114419 35.74333)
+        (xy 55.03533 35.822419)
+        (xy 55.028452 35.831885)
+        (xy 54.977669 35.931551)
+        (xy 54.974056 35.942671)
+        (xy 54.960962 36.025346)
+        (xy 54.9605 36.031219)
+        (xy 54.9605 36.122098)
+        (xy 54.640499 36.122098)
+        (xy 54.640499 36.031221)
+        (xy 54.640036 36.025345)
+        (xy 54.626942 35.942671)
+        (xy 54.62333 35.931552)
+        (xy 54.572547 35.831885)
+        (xy 54.565669 35.822419)
+        (xy 54.48658 35.74333)
+        (xy 54.477114 35.736452)
+        (xy 54.377448 35.685669)
+        (xy 54.366328 35.682056)
+        (xy 54.283653 35.668962)
+        (xy 54.277781 35.6685)
+        (xy 54.111902 35.6685)
+        (xy 54.104092 35.670592)
+        (xy 54.102 35.678402)
+        (xy 54.102 36.122098)
+        (xy 53.848 36.122098)
+        (xy 53.848 35.678403)
+        (xy 53.845907 35.670593)
+        (xy 53.838098 35.668501)
+        (xy 53.672221 35.668501)
+        (xy 53.666345 35.668963)
+        (xy 53.583671 35.682057)
+        (xy 53.572552 35.685669)
+        (xy 53.472885 35.736452)
+        (xy 53.463419 35.74333)
+        (xy 53.38433 35.822419)
+        (xy 53.377452 35.831885)
+        (xy 53.326669 35.931551)
+        (xy 53.323056 35.942671)
+        (xy 53.309962 36.025346)
+        (xy 53.3095 36.031219)
+        (xy 53.3095 36.122098)
+        (xy 52.9895 36.122098)
+        (xy 52.9895 36.054254)
+        (xy 52.989037 36.048381)
+        (xy 52.975015 35.959848)
+        (xy 52.971402 35.948728)
+        (xy 52.917023 35.842005)
+        (xy 52.910148 35.832543)
+        (xy 52.825456 35.747851)
+        (xy 52.815994 35.740976)
+        (xy 52.709271 35.686597)
+        (xy 52.698151 35.682984)
+        (xy 52.609618 35.668962)
+        (xy 52.603746 35.6685)
+        (xy 52.460902 35.6685)
+        (xy 52.453092 35.670592)
+        (xy 52.451 35.678402)
+        (xy 52.451 36.172098)
+        (xy 52.197 36.172098)
+        (xy 52.197 35.678402)
+        (xy 52.194907 35.670592)
+        (xy 52.187098 35.6685)
+        (xy 52.044254 35.6685)
+        (xy 52.038381 35.668962)
+        (xy 51.949848 35.682984)
+        (xy 51.938728 35.686597)
+        (xy 51.832005 35.740976)
+        (xy 51.822543 35.747851)
+        (xy 51.737851 35.832543)
+        (xy 51.730976 35.842005)
+        (xy 51.676597 35.948728)
+        (xy 51.672984 35.959848)
+        (xy 51.658962 36.048381)
+        (xy 51.6585 36.054254)
+        (xy 51.6585 36.172098)
+        (xy 51.339 36.172098)
+        (xy 51.339 36.028226)
+        (xy 51.324499 35.936668)
+        (xy 51.318268 35.92444)
+        (xy 51.276336 35.842143)
+        (xy 51.268269 35.826311)
+        (xy 51.180689 35.738731)
+        (xy 51.154893 35.725587)
+        (xy 51.075605 35.685187)
+        (xy 51.0756 35.685185)
+        (xy 51.070332 35.682501)
+        (xy 51.06449 35.681575)
+        (xy 51.064485 35.681574)
+        (xy 50.981692 35.668462)
+        (xy 50.98169 35.668461)
+        (xy 50.978774 35.668)
+        (xy 50.367226 35.668)
+        (xy 50.36431 35.668461)
+        (xy 50.364307 35.668462)
+        (xy 50.281514 35.681574)
+        (xy 50.281507 35.681576)
+        (xy 50.275668 35.682501)
+        (xy 50.2704 35.685184)
+        (xy 50.270394 35.685187)
+        (xy 50.170587 35.736042)
+        (xy 50.170583 35.736044)
+        (xy 50.165311 35.738731)
+        (xy 50.161124 35.742917)
+        (xy 50.161121 35.74292)
+        (xy 50.112068 35.791974)
+        (xy 50.087672 35.808276)
+        (xy 50.058894 35.814)
+        (xy 49.916473 35.814)
+        (xy 49.887695 35.808276)
+        (xy 49.863299 35.791974)
+        (xy 49.481026 35.409701)
+        (xy 49.464724 35.385305)
+        (xy 49.459 35.356527)
+        (xy 49.459 34.810884)
+        (xy 49.459 34.807188)
+        (xy 49.447918 34.751475)
+        (xy 49.436241 34.734)
+        (xy 49.409817 34.694454)
+        (xy 49.405703 34.688297)
+        (xy 49.399545 34.684182)
+        (xy 49.348683 34.650196)
+        (xy 49.34868 34.650194)
+        (xy 49.342525 34.646082)
+        (xy 49.335261 34.644637)
+        (xy 49.296816 34.63699)
+        (xy 49.286812 34.635)
+        (xy 48.249188 34.635)
+        (xy 48.245563 34.63572)
+        (xy 48.245563 34.635721)
+        (xy 48.200738 34.644637)
+        (xy 48.200736 34.644637)
+        (xy 48.193475 34.646082)
+        (xy 48.187321 34.650193)
+        (xy 48.187316 34.650196)
+        (xy 48.136454 34.684182)
+        (xy 48.136451 34.684184)
+        (xy 48.130297 34.688297)
+        (xy 48.126184 34.694451)
+        (xy 48.126182 34.694454)
+        (xy 48.092196 34.745316)
+        (xy 48.092193 34.745321)
+        (xy 48.088082 34.751475)
+        (xy 48.086637 34.758736)
+        (xy 48.086637 34.758738)
+        (xy 48.077721 34.803563)
+        (xy 48.077 34.807188)
+        (xy 48.077 35.844812)
+        (xy 47.509966 35.844812)
+        (xy 47.502499 35.797668)
+        (xy 47.491909 35.776885)
+        (xy 47.465772 35.725587)
+        (xy 47.446269 35.687311)
+        (xy 47.358689 35.599731)
+        (xy 47.348727 35.594655)
+        (xy 47.253605 35.546187)
+        (xy 47.2536 35.546185)
+        (xy 47.248332 35.543501)
+        (xy 47.24249 35.542575)
+        (xy 47.242485 35.542574)
+        (xy 47.159692 35.529462)
+        (xy 47.15969 35.529461)
+        (xy 47.156774 35.529)
+        (xy 46.695226 35.529)
+        (xy 46.69231 35.529461)
+        (xy 46.692307 35.529462)
+        (xy 46.609514 35.542574)
+        (xy 46.609507 35.542576)
+        (xy 46.603668 35.543501)
+        (xy 46.5984 35.546184)
+        (xy 46.598394 35.546187)
+        (xy 46.498587 35.597042)
+        (xy 46.498583 35.597044)
+        (xy 46.493311 35.599731)
+        (xy 46.489124 35.603917)
+        (xy 46.489121 35.60392)
+        (xy 46.40992 35.683121)
+        (xy 46.409917 35.683124)
+        (xy 46.405731 35.687311)
+        (xy 46.403044 35.692583)
+        (xy 46.403042 35.692587)
+        (xy 46.352187 35.792394)
+        (xy 46.352184 35.7924)
+        (xy 46.349501 35.797668)
+        (xy 46.348576 35.803507)
+        (xy 46.348574 35.803514)
+        (xy 46.335462 35.886307)
+        (xy 46.335 35.889226)
+        (xy 46.335 36.500774)
+        (xy 46.335461 36.50369)
+        (xy 46.335462 36.503692)
+        (xy 46.348574 36.586485)
+        (xy 46.348575 36.58649)
+        (xy 46.349501 36.592332)
+        (xy 46.352185 36.5976)
+        (xy 46.352187 36.597605)
+        (xy 46.403042 36.697412)
+        (xy 46.405731 36.702689)
+        (xy 46.40992 36.706878)
+        (xy 46.458974 36.755932)
+        (xy 46.475276 36.780328)
+        (xy 46.481 36.809106)
+        (xy 46.481 37.231894)
+        (xy 46.475276 37.260672)
+        (xy 46.458974 37.285068)
+        (xy 46.40992 37.334121)
+        (xy 46.409917 37.334124)
+        (xy 46.405731 37.338311)
+        (xy 46.403044 37.343583)
+        (xy 46.403042 37.343587)
+        (xy 46.352187 37.443394)
+        (xy 46.352184 37.4434)
+        (xy 46.349501 37.448668)
+        (xy 46.348576 37.454507)
+        (xy 46.348574 37.454514)
+        (xy 46.337253 37.526)
+        (xy 46.335 37.540226)
+        (xy 46.335 38.151774)
+        (xy 46.335461 38.15469)
+        (xy 46.335462 38.154692)
+        (xy 46.348574 38.237485)
+        (xy 46.348575 38.23749)
+        (xy 46.349501 38.243332)
+        (xy 46.352185 38.2486)
+        (xy 46.352187 38.248605)
+        (xy 46.403042 38.348412)
+        (xy 46.405731 38.353689)
+        (xy 46.493311 38.441269)
+        (xy 46.526842 38.458354)
+        (xy 46.597028 38.494116)
+        (xy 46.603668 38.497499)
+        (xy 46.609513 38.498424)
+        (xy 46.609514 38.498425)
+        (xy 46.619453 38.499999)
+        (xy 46.695226 38.512)
+        (xy 47.15382 38.512)
+        (xy 47.156774 38.512)
+        (xy 47.248332 38.497499)
+        (xy 47.358689 38.441269)
+        (xy 47.446269 38.353689)
+        (xy 47.467479 38.31206)
+        (xy 47.495192 38.282081)
+        (xy 47.534484 38.271)
+        (xy 48.001937 38.271)
+        (xy 48.037386 38.27988)
+        (xy 48.064464 38.304422)
+        (xy 48.076775 38.338831)
+        (xy 48.077 38.341118)
+        (xy 48.077 38.344812)
+        (xy 48.077719 38.348428)
+        (xy 48.07772 38.348435)
+        (xy 48.084567 38.382854)
+        (xy 48.088082 38.400525)
+        (xy 48.092194 38.40668)
+        (xy 48.092196 38.406683)
+        (xy 48.126182 38.457545)
+        (xy 48.130297 38.463703)
+        (xy 48.136454 38.467817)
+        (xy 48.187316 38.501803)
+        (xy 48.187317 38.501803)
+        (xy 48.193475 38.505918)
+        (xy 48.249188 38.517)
+        (xy 48.252885 38.517)
+        (xy 48.255169 38.517225)
+        (xy 48.289578 38.529536)
+        (xy 48.31412 38.556614)
+        (xy 48.323 38.592063)
+        (xy 48.323 38.900527)
+        (xy 48.317276 38.929305)
+        (xy 48.300974 38.953701)
+        (xy 48.224701 39.029974)
+        (xy 48.200305 39.046276)
+        (xy 48.171527 39.052)
+        (xy 47.562917 39.052)
+        (xy 47.531137 39.044955)
+        (xy 47.466832 39.01497)
+        (xy 47.466833 39.01497)
+        (xy 47.461619 39.012539)
+        (xy 47.455917 39.011788)
+        (xy 47.455916 39.011788)
+        (xy 47.414385 39.00632)
+        (xy 47.41438 39.006319)
+        (xy 47.411952 39.006)
+        (xy 45.682048 39.006)
+        (xy 45.67962 39.006319)
+        (xy 45.679614 39.00632)
+        (xy 45.638083 39.011788)
+        (xy 45.638081 39.011788)
+        (xy 45.632381 39.012539)
+        (xy 45.627174 39.014966)
+        (xy 45.627167 39.014969)
+        (xy 45.529354 39.06058)
+        (xy 45.529352 39.060581)
+        (xy 45.523393 39.06336)
+        (xy 45.518743 39.068009)
+        (xy 45.51874 39.068012)
+        (xy 45.443012 39.14374)
+        (xy 45.443009 39.143743)
+        (xy 45.43836 39.148393)
+        (xy 45.435581 39.154352)
+        (xy 45.43558 39.154354)
+        (xy 45.389969 39.252167)
+        (xy 45.389966 39.252174)
+        (xy 45.387539 39.257381)
+        (xy 45.386788 39.263081)
+        (xy 45.386788 39.263083)
+        (xy 45.381469 39.303487)
+        (xy 45.381 39.307048)
+        (xy 45.381 39.686952)
+        (xy 44.888277 39.686952)
+        (xy 44.658321 39.456996)
+        (xy 44.652701 39.450708)
+        (xy 44.632611 39.425516)
+        (xy 44.632608 39.425513)
+        (xy 44.629095 39.421108)
+        (xy 44.624438 39.417932)
+        (xy 44.624435 39.41793)
+        (xy 44.581731 39.388814)
+        (xy 44.57944 39.387188)
+        (xy 44.537822 39.356473)
+        (xy 44.537816 39.35647)
+        (xy 44.533284 39.353125)
+        (xy 44.527965 39.351263)
+        (xy 44.525862 39.350152)
+        (xy 44.525476 39.349919)
+        (xy 44.525052 39.349744)
+        (xy 44.522913 39.348714)
+        (xy 44.518259 39.345541)
+        (xy 44.512876 39.34388)
+        (xy 44.512875 39.34388)
+        (xy 44.463471 39.32864)
+        (xy 44.460802 39.327761)
+        (xy 44.411988 39.310681)
+        (xy 44.411984 39.31068)
+        (xy 44.406665 39.308819)
+        (xy 44.401031 39.308607)
+        (xy 44.398702 39.308167)
+        (xy 44.398256 39.308056)
+        (xy 44.397817 39.308015)
+        (xy 44.395451 39.307658)
+        (xy 44.390073 39.306)
+        (xy 44.384441 39.306)
+        (xy 44.349293 39.306)
+        (xy 44.31 39.294918)
+        (xy 44.282289 39.264939)
+        (xy 44.273958 39.248589)
+        (xy 44.271269 39.243311)
+        (xy 44.183689 39.155731)
+        (xy 44.178412 39.153042)
+        (xy 44.078605 39.102187)
+        (xy 44.0786 39.102185)
+        (xy 44.073332 39.099501)
+        (xy 44.06749 39.098575)
+        (xy 44.067485 39.098574)
+        (xy 43.984692 39.085462)
+        (xy 43.98469 39.085461)
+        (xy 43.981774 39.085)
+        (xy 43.97882 39.085)
+        (xy 43.841473 39.085)
+        (xy 43.812695 39.079276)
+        (xy 43.788299 39.062974)
+        (xy 43.343795 38.61847)
+        (xy 43.32229 38.574135)
+        (xy 43.33285 38.526005)
+        (xy 43.37094 38.494744)
+        (xy 43.420206 38.493776)
+        (xy 43.423394 38.494812)
+        (xy 43.428668 38.497499)
+        (xy 43.434513 38.498424)
+        (xy 43.434514 38.498425)
+        (xy 43.444453 38.499999)
+        (xy 43.520226 38.512)
+        (xy 43.97882 38.512)
+        (xy 43.981774 38.512)
+        (xy 44.073332 38.497499)
+        (xy 44.183689 38.441269)
+        (xy 44.271269 38.353689)
+        (xy 44.27628 38.343854)
+        (xy 44.282291 38.332059)
+        (xy 44.310003 38.302081)
+        (xy 44.349294 38.291)
+        (xy 44.677706 38.291)
+        (xy 44.716997 38.302081)
+        (xy 44.744709 38.332059)
+        (xy 44.75304 38.348409)
+        (xy 44.753042 38.348412)
+        (xy 44.755731 38.353689)
+        (xy 44.843311 38.441269)
+        (xy 44.876842 38.458354)
+        (xy 44.947028 38.494116)
+        (xy 44.953668 38.497499)
+        (xy 44.959513 38.498424)
+        (xy 44.959514 38.498425)
+        (xy 44.969453 38.499999)
+        (xy 45.045226 38.512)
+        (xy 45.50382 38.512)
+        (xy 45.506774 38.512)
+        (xy 45.598332 38.497499)
+        (xy 45.708689 38.441269)
+        (xy 45.796269 38.353689)
+        (xy 45.852499 38.243332)
+        (xy 45.867 38.151774)
+        (xy 45.867 37.540226)
+        (xy 45.852499 37.448668)
+        (xy 45.837494 37.41922)
+        (xy 45.811018 37.367257)
+        (xy 45.796269 37.338311)
+        (xy 45.743026 37.285068)
+        (xy 45.726724 37.260672)
+        (xy 45.721 37.231894)
+        (xy 45.721 36.809106)
+        (xy 45.726724 36.780328)
+        (xy 45.743026 36.755932)
+        (xy 45.767284 36.731674)
+        (xy 45.796269 36.702689)
+        (xy 45.852499 36.592332)
+        (xy 45.867 36.500774)
+        (xy 45.867 35.889226)
+        (xy 45.852499 35.797668)
+        (xy 45.841909 35.776885)
+        (xy 45.815772 35.725587)
+        (xy 45.796269 35.687311)
+        (xy 45.708689 35.599731)
+        (xy 45.698727 35.594655)
+        (xy 45.603605 35.546187)
+        (xy 45.6036 35.546185)
+        (xy 45.598332 35.543501)
+        (xy 45.59249 35.542575)
+        (xy 45.592485 35.542574)
+        (xy 45.509692 35.529462)
+        (xy 45.50969 35.529461)
+        (xy 45.506774 35.529)
+        (xy 45.045226 35.529)
+        (xy 45.04231 35.529461)
+        (xy 45.042307 35.529462)
+        (xy 44.959514 35.542574)
+        (xy 44.959507 35.542576)
+        (xy 44.953668 35.543501)
+        (xy 44.9484 35.546184)
+        (xy 44.948394 35.546187)
+        (xy 44.848587 35.597042)
+        (xy 44.848583 35.597044)
+        (xy 44.843311 35.599731)
+        (xy 44.839124 35.603917)
+        (xy 44.839121 35.60392)
+        (xy 44.75992 35.683121)
+        (xy 44.759917 35.683124)
+        (xy 44.755731 35.687311)
+        (xy 44.753044 35.692583)
+        (xy 44.753042 35.692587)
+        (xy 44.702187 35.792394)
+        (xy 44.702184 35.7924)
+        (xy 44.699501 35.797668)
+        (xy 44.698576 35.803507)
+        (xy 44.698574 35.803514)
+        (xy 44.685462 35.886307)
+        (xy 44.685 35.889226)
+        (xy 44.685 36.500774)
+        (xy 44.685461 36.50369)
+        (xy 44.685462 36.503692)
+        (xy 44.698574 36.586485)
+        (xy 44.698575 36.58649)
+        (xy 44.699501 36.592332)
+        (xy 44.702185 36.5976)
+        (xy 44.702187 36.597605)
+        (xy 44.753042 36.697412)
+        (xy 44.755731 36.702689)
+        (xy 44.75992 36.706878)
+        (xy 44.808974 36.755932)
+        (xy 44.825276 36.780328)
+        (xy 44.831 36.809106)
+        (xy 44.831 37.231894)
+        (xy 44.825276 37.260672)
+        (xy 44.808974 37.285068)
+        (xy 44.75992 37.334121)
+        (xy 44.759917 37.334124)
+        (xy 44.755731 37.338311)
+        (xy 44.753043 37.343584)
+        (xy 44.75304 37.34359)
+        (xy 44.744709 37.359941)
+        (xy 44.716997 37.389919)
+        (xy 44.677706 37.401)
+        (xy 44.349294 37.401)
+        (xy 44.310003 37.389919)
+        (xy 44.282291 37.359941)
+        (xy 44.273959 37.34359)
+        (xy 44.273957 37.343587)
+        (xy 44.271269 37.338311)
+        (xy 44.218026 37.285068)
+        (xy 44.201724 37.260672)
+        (xy 44.196 37.231894)
+        (xy 44.196 36.809106)
+        (xy 44.201724 36.780328)
+        (xy 44.218026 36.755932)
+        (xy 44.242284 36.731674)
+        (xy 44.271269 36.702689)
+        (xy 44.327499 36.592332)
+        (xy 44.342 36.500774)
+        (xy 44.342 35.889226)
+        (xy 44.327499 35.797668)
+        (xy 44.316909 35.776885)
+        (xy 44.290772 35.725587)
+        (xy 44.271269 35.687311)
+        (xy 44.183689 35.599731)
+        (xy 44.173727 35.594655)
+        (xy 44.078605 35.546187)
+        (xy 44.0786 35.546185)
+        (xy 44.073332 35.543501)
+        (xy 44.06749 35.542575)
+        (xy 44.067485 35.542574)
+        (xy 43.984692 35.529462)
+        (xy 43.98469 35.529461)
+        (xy 43.981774 35.529)
+        (xy 43.520226 35.529)
+        (xy 43.51731 35.529461)
+        (xy 43.517307 35.529462)
+        (xy 43.434514 35.542574)
+        (xy 43.434507 35.542576)
+        (xy 43.428668 35.543501)
+        (xy 43.4234 35.546184)
+        (xy 43.423394 35.546187)
+        (xy 43.323587 35.597042)
+        (xy 43.323583 35.597044)
+        (xy 43.318311 35.599731)
+        (xy 43.314124 35.603917)
+        (xy 43.314121 35.60392)
+        (xy 43.23492 35.683121)
+        (xy 43.234917 35.683124)
+        (xy 43.230731 35.687311)
+        (xy 43.228044 35.692583)
+        (xy 43.228042 35.692587)
+        (xy 43.177187 35.792394)
+        (xy 43.177184 35.7924)
+        (xy 43.174501 35.797668)
+        (xy 43.173576 35.803507)
+        (xy 43.173574 35.803514)
+        (xy 43.160462 35.886307)
+        (xy 43.16 35.889226)
+        (xy 43.16 36.500774)
+        (xy 43.160461 36.50369)
+        (xy 43.160462 36.503692)
+        (xy 43.173574 36.586485)
+        (xy 43.173575 36.58649)
+        (xy 43.174501 36.592332)
+        (xy 43.177185 36.5976)
+        (xy 43.177187 36.597605)
+        (xy 43.228042 36.697412)
+        (xy 43.230731 36.702689)
+        (xy 43.23492 36.706878)
+        (xy 43.283974 36.755932)
+        (xy 43.300276 36.780328)
+        (xy 43.306 36.809106)
+        (xy 43.306 37.231894)
+        (xy 43.300276 37.260672)
+        (xy 43.283974 37.285068)
+        (xy 43.23492 37.334121)
+        (xy 43.234917 37.334124)
+        (xy 43.230731 37.338311)
+        (xy 43.228044 37.343583)
+        (xy 43.228042 37.343587)
+        (xy 43.177187 37.443394)
+        (xy 43.177184 37.4434)
+        (xy 43.174501 37.448668)
+        (xy 43.173576 37.454507)
+        (xy 43.173574 37.454514)
+        (xy 43.162253 37.526)
+        (xy 43.16 37.540226)
+        (xy 43.16 38.151774)
+        (xy 43.160461 38.15469)
+        (xy 43.160462 38.154692)
+        (xy 43.173575 38.23749)
+        (xy 43.173576 38.237494)
+        (xy 43.174501 38.243332)
+        (xy 43.177184 38.248598)
+        (xy 43.178223 38.251795)
+        (xy 43.177254 38.30106)
+        (xy 43.145994 38.339149)
+        (xy 43.097863 38.349709)
+        (xy 43.053529 38.328204)
+        (xy 42.714026 37.988701)
+        (xy 42.697724 37.964305)
+        (xy 42.692 37.935527)
+        (xy 42.692 37.54318)
+        (xy 42.692 37.540226)
+        (xy 42.677499 37.448668)
+        (xy 42.662494 37.41922)
+        (xy 42.636018 37.367257)
+        (xy 42.621269 37.338311)
+        (xy 42.568026 37.285068)
+        (xy 42.551724 37.260672)
+        (xy 42.546 37.231894)
+        (xy 42.546 36.809106)
+        (xy 42.551724 36.780328)
+        (xy 42.568026 36.755932)
+        (xy 42.592284 36.731674)
+        (xy 42.621269 36.702689)
+        (xy 42.677499 36.592332)
+        (xy 42.692 36.500774)
+        (xy 42.692 35.889226)
+        (xy 42.677499 35.797668)
+        (xy 42.666909 35.776885)
+        (xy 42.640772 35.725587)
+        (xy 42.621269 35.687311)
+        (xy 42.533689 35.599731)
+        (xy 42.523727 35.594655)
+        (xy 42.428605 35.546187)
+        (xy 42.4286 35.546185)
+        (xy 42.423332 35.543501)
+        (xy 42.41749 35.542575)
+        (xy 42.417485 35.542574)
+        (xy 42.334692 35.529462)
+        (xy 42.33469 35.529461)
+        (xy 42.331774 35.529)
+        (xy 41.870226 35.529)
+        (xy 41.86731 35.529461)
+        (xy 41.867307 35.529462)
+        (xy 41.784514 35.542574)
+        (xy 41.784507 35.542576)
+        (xy 41.778668 35.543501)
+        (xy 41.7734 35.546184)
+        (xy 41.773394 35.546187)
+        (xy 41.673587 35.597042)
+        (xy 41.673583 35.597044)
+        (xy 41.668311 35.599731)
+        (xy 41.664124 35.603917)
+        (xy 41.664121 35.60392)
+        (xy 41.58492 35.683121)
+        (xy 41.584917 35.683124)
+        (xy 41.580731 35.687311)
+        (xy 41.578044 35.692583)
+        (xy 41.578042 35.692587)
+        (xy 41.527187 35.792394)
+        (xy 41.527184 35.7924)
+        (xy 41.524501 35.797668)
+        (xy 41.523576 35.803507)
+        (xy 41.523574 35.803514)
+        (xy 41.510462 35.886307)
+        (xy 41.51 35.889226)
+        (xy 41.51 36.500774)
+        (xy 41.510461 36.50369)
+        (xy 41.510462 36.503692)
+        (xy 41.523574 36.586485)
+        (xy 41.523575 36.58649)
+        (xy 41.524501 36.592332)
+        (xy 41.527185 36.5976)
+        (xy 41.527187 36.597605)
+        (xy 41.578042 36.697412)
+        (xy 41.580731 36.702689)
+        (xy 41.58492 36.706878)
+        (xy 41.633974 36.755932)
+        (xy 41.650276 36.780328)
+        (xy 41.656 36.809106)
+        (xy 41.656 37.231894)
+        (xy 41.650276 37.260672)
+        (xy 41.633974 37.285068)
+        (xy 41.58492 37.334121)
+        (xy 41.584917 37.334124)
+        (xy 41.580731 37.338311)
+        (xy 41.578044 37.343583)
+        (xy 41.578042 37.343587)
+        (xy 41.527187 37.443394)
+        (xy 41.527184 37.4434)
+        (xy 41.524501 37.448668)
+        (xy 41.523576 37.454507)
+        (xy 41.523574 37.454514)
+        (xy 41.512253 37.526)
+        (xy 41.51 37.540226)
+        (xy 41.51 38.151774)
+        (xy 41.510461 38.15469)
+        (xy 41.510462 38.154692)
+        (xy 41.523574 38.237485)
+        (xy 41.523575 38.23749)
+        (xy 41.524501 38.243332)
+        (xy 41.527185 38.2486)
+        (xy 41.527187 38.248605)
+        (xy 41.578042 38.348412)
+        (xy 41.580731 38.353689)
+        (xy 41.668311 38.441269)
+        (xy 41.701842 38.458354)
+        (xy 41.772028 38.494116)
+        (xy 41.778668 38.497499)
+        (xy 41.784513 38.498424)
+        (xy 41.784514 38.498425)
+        (xy 41.794453 38.499999)
+        (xy 41.870226 38.512)
+        (xy 41.947527 38.512)
+        (xy 41.976305 38.517724)
+        (xy 42.000701 38.534026)
+        (xy 42.429404 38.962729)
+        (xy 42.450504 39.004139)
+        (xy 42.443234 39.050042)
+        (xy 42.410371 39.082906)
+        (xy 42.364468 39.090177)
+        (xy 42.334697 39.085462)
+        (xy 42.334685 39.085461)
+        (xy 42.331774 39.085)
+        (xy 41.870226 39.085)
+        (xy 41.86731 39.085461)
+        (xy 41.867307 39.085462)
+        (xy 41.784514 39.098574)
+        (xy 41.784507 39.098576)
+        (xy 41.778668 39.099501)
+        (xy 41.7734 39.102184)
+        (xy 41.773394 39.102187)
+        (xy 41.673587 39.153042)
+        (xy 41.673583 39.153044)
+        (xy 41.668311 39.155731)
+        (xy 41.664124 39.159917)
+        (xy 41.664121 39.15992)
+        (xy 41.58492 39.239121)
+        (xy 41.584917 39.239124)
+        (xy 41.580731 39.243311)
+        (xy 41.578043 39.248584)
+        (xy 41.57804 39.24859)
+        (xy 41.569709 39.264941)
+        (xy 41.541997 39.294919)
+        (xy 41.502706 39.306)
+        (xy 41.079609 39.306)
+        (xy 41.062876 39.304114)
+        (xy 41.05463 39.302232)
+        (xy 41.049009 39.302653)
+        (xy 41.049007 39.302653)
+        (xy 41.007153 39.30579)
+        (xy 41.001533 39.306)
+        (xy 40.704917 39.306)
+        (xy 40.673137 39.298955)
+        (xy 40.638983 39.283029)
+        (xy 40.603619 39.266539)
+        (xy 40.597917 39.265788)
+        (xy 40.597916 39.265788)
+        (xy 40.556385 39.26032)
+        (xy 40.55638 39.260319)
+        (xy 40.553952 39.26)
+        (xy 39.401873 39.26)
+        (xy 39.360095 39.247327)
+        (xy 39.332398 39.21358)
+        (xy 39.328117 39.170132)
+        (xy 39.348696 39.131628)
+        (xy 39.351477 39.128847)
+        (xy 39.357821 39.122502)
+        (xy 39.359766 39.120628)
+        (xy 39.401844 39.081587)
+        (xy 39.404664 39.0767)
+        (xy 39.406137 39.074854)
+        (xy 39.41175 39.068573)
+        (xy 39.515826 38.964497)
+        (xy 39.54781 38.94552)
+        (xy 39.578081 38.936633)
+        (xy 39.698018 38.859553)
+        (xy 39.791382 38.751806)
+        (xy 39.850608 38.622119)
+        (xy 39.869061 38.493776)
+        (xy 39.870133 38.486321)
+        (xy 39.870898 38.481)
+        (xy 39.86859 38.464951)
+        (xy 39.854973 38.370238)
+        (xy 39.850608 38.339881)
+        (xy 39.791382 38.210194)
+        (xy 39.698018 38.102447)
+        (xy 39.693496 38.099541)
+        (xy 39.693494 38.099539)
+        (xy 39.582602 38.028272)
+        (xy 39.582599 38.02827)
+        (xy 39.578081 38.025367)
+        (xy 39.572925 38.023853)
+        (xy 39.572923 38.023852)
+        (xy 39.446447 37.986715)
+        (xy 39.446442 37.986714)
+        (xy 39.441285 37.9852)
+        (xy 39.298715 37.9852)
+        (xy 39.293558 37.986714)
+        (xy 39.293552 37.986715)
+        (xy 39.167076 38.023852)
+        (xy 39.167071 38.023854)
+        (xy 39.161919 38.025367)
+        (xy 39.157403 38.028269)
+        (xy 39.157397 38.028272)
+        (xy 39.046505 38.099539)
+        (xy 39.046499 38.099543)
+        (xy 39.041982 38.102447)
+        (xy 39.038461 38.106509)
+        (xy 39.03846 38.106511)
+        (xy 38.975954 38.178647)
+        (xy 38.948618 38.210194)
+        (xy 38.946386 38.21508)
+        (xy 38.946381 38.215089)
+        (xy 38.902106 38.312039)
+        (xy 38.874358 38.344062)
+        (xy 38.833702 38.356)
+        (xy 38.829917 38.356)
+        (xy 38.798137 38.348955)
+        (xy 38.761902 38.332059)
+        (xy 38.728619 38.316539)
+        (xy 38.722917 38.315788)
+        (xy 38.722916 38.315788)
+        (xy 38.681385 38.31032)
+        (xy 38.68138 38.310319)
+        (xy 38.678952 38.31)
+        (xy 37.424048 38.31)
+        (xy 37.42162 38.310319)
+        (xy 37.421614 38.31032)
+        (xy 37.380083 38.315788)
+        (xy 37.380081 38.315788)
+        (xy 37.374381 38.316539)
+        (xy 37.369174 38.318966)
+        (xy 37.369167 38.318969)
+        (xy 37.271354 38.36458)
+        (xy 37.271352 38.364581)
+        (xy 37.265393 38.36736)
+        (xy 37.260743 38.372009)
+        (xy 37.26074 38.372012)
+        (xy 37.185012 38.44774)
+        (xy 37.185009 38.447743)
+        (xy 37.18036 38.452393)
+        (xy 37.177581 38.458352)
+        (xy 37.17758 38.458354)
+        (xy 37.131969 38.556167)
+        (xy 37.131966 38.556174)
+        (xy 37.129539 38.561381)
+        (xy 37.128788 38.567081)
+        (xy 37.128788 38.567083)
+        (xy 37.124001 38.603447)
+        (xy 37.123 38.611048)
+        (xy 37.123 38.990952)
+        (xy 37.123319 38.99338)
+        (xy 37.12332 38.993385)
+        (xy 37.128185 39.030335)
+        (xy 37.129539 39.040619)
+        (xy 37.131967 39.045827)
+        (xy 37.131969 39.045832)
+        (xy 37.166822 39.120575)
+        (xy 37.18036 39.149607)
+        (xy 37.265393 39.23464)
+        (xy 37.326982 39.263359)
+        (xy 37.369167 39.28303)
+        (xy 37.369168 39.28303)
+        (xy 37.374381 39.285461)
+        (xy 37.424048 39.292)
+        (xy 38.676495 39.292)
+        (xy 38.678952 39.292)
+        (xy 38.728619 39.285461)
+        (xy 38.798136 39.253045)
+        (xy 38.829917 39.246)
+        (xy 39.020793 39.246)
+        (xy 39.029211 39.246472)
+        (xy 39.036792 39.247327)
+        (xy 39.037671 39.247426)
+        (xy 39.076137 39.263359)
+        (xy 39.100231 39.297315)
+        (xy 39.102566 39.338886)
+        (xy 39.082426 39.375326)
+        (xy 39.060012 39.39774)
+        (xy 39.060009 39.397743)
+        (xy 39.05536 39.402393)
+        (xy 39.052581 39.408352)
+        (xy 39.05258 39.408354)
+        (xy 39.006969 39.506167)
+        (xy 39.006966 39.506174)
+        (xy 39.004539 39.511381)
+        (xy 39.003788 39.517081)
+        (xy 39.003788 39.517083)
+        (xy 39.001188 39.536836)
+        (xy 38.998 39.561048)
+        (xy 38.998 39.940952)
+        (xy 38.998319 39.94338)
+        (xy 38.99832 39.943385)
+        (xy 39.002455 39.974792)
+        (xy 39.004539 39.990619)
+        (xy 39.006967 39.995827)
+        (xy 39.006969 39.995832)
+        (xy 39.046633 40.080892)
+        (xy 39.05536 40.099607)
+        (xy 39.060012 40.104259)
+        (xy 39.082232 40.126479)
+        (xy 39.102947 40.165672)
+        (xy 39.097984 40.209724)
+        (xy 39.069068 40.243326)
+        (xy 39.026248 40.2548)
+        (xy 39.005245 40.254014)
+        (xy 39.00524 40.254014)
+        (xy 38.999614 40.253804)
+        (xy 38.994173 40.255261)
+        (xy 38.991819 40.255527)
+        (xy 38.983401 40.256)
+        (xy 38.829917 40.256)
+        (xy 38.798137 40.248955)
+        (xy 38.733832 40.21897)
+        (xy 38.733833 40.21897)
+        (xy 38.728619 40.216539)
+        (xy 38.722917 40.215788)
+        (xy 38.722916 40.215788)
+        (xy 38.681385 40.21032)
+        (xy 38.68138 40.210319)
+        (xy 38.678952 40.21)
+        (xy 37.424048 40.21)
+        (xy 37.42162 40.210319)
+        (xy 37.421614 40.21032)
+        (xy 37.380083 40.215788)
+        (xy 37.380081 40.215788)
+        (xy 37.374381 40.216539)
+        (xy 37.369174 40.218966)
+        (xy 37.369167 40.218969)
+        (xy 37.271354 40.26458)
+        (xy 37.271352 40.264581)
+        (xy 37.265393 40.26736)
+        (xy 37.260743 40.272009)
+        (xy 37.26074 40.272012)
+        (xy 37.185012 40.34774)
+        (xy 37.185009 40.347743)
+        (xy 37.18036 40.352393)
+        (xy 37.177581 40.358352)
+        (xy 37.17758 40.358354)
+        (xy 37.131969 40.456167)
+        (xy 37.131966 40.456174)
+        (xy 37.129539 40.461381)
+        (xy 37.128788 40.467081)
+        (xy 37.128788 40.467083)
+        (xy 37.124487 40.499757)
+        (xy 37.123 40.511048)
+        (xy 37.123 40.890952)
+        (xy 33.662854 40.890952)
+        (xy 33.565423 40.819044)
+        (xy 33.565421 40.819043)
+        (xy 33.560893 40.815701)
+        (xy 33.555578 40.813841)
+        (xy 33.555576 40.81384)
+        (xy 33.439727 40.773303)
+        (xy 33.439723 40.773302)
+        (xy 33.435413 40.771794)
+        (xy 33.430865 40.771367)
+        (xy 33.430863 40.771367)
+        (xy 33.407359 40.769163)
+        (xy 33.407353 40.769162)
+        (xy 33.405618 40.769)
+        (xy 32.099382 40.769)
+        (xy 32.097647 40.769162)
+        (xy 32.09764 40.769163)
+        (xy 32.074136 40.771367)
+        (xy 32.074132 40.771367)
+        (xy 32.069587 40.771794)
+        (xy 32.065278 40.773301)
+        (xy 32.065272 40.773303)
+        (xy 31.949423 40.81384)
+        (xy 31.949418 40.813842)
+        (xy 31.944107 40.815701)
+        (xy 31.939581 40.819041)
+        (xy 31.939576 40.819044)
+        (xy 31.841671 40.891302)
+        (xy 31.841667 40.891305)
+        (xy 31.837144 40.894644)
+        (xy 31.833805 40.899167)
+        (xy 31.833802 40.899171)
+        (xy 31.761544 40.997076)
+        (xy 31.761541 40.997081)
+        (xy 31.758201 41.001607)
+        (xy 31.756342 41.006918)
+        (xy 31.75634 41.006923)
+        (xy 31.715803 41.122772)
+        (xy 31.715801 41.122778)
+        (xy 31.714294 41.127087)
+        (xy 31.713867 41.131632)
+        (xy 31.713867 41.131636)
+        (xy 31.711663 41.15514)
+        (xy 31.7115 41.156882)
+        (xy 31.7115 42.463118)
+        (xy 30.686013 42.463118)
+        (xy 30.2195 41.996605)
+        (xy 30.2125 41.992563)
+        (xy 30.205499 41.996605)
+        (xy 29.579287 42.622816)
+        (xy 29.575241 42.630095)
+        (xy 25 42.630095)
+        (xy 25 41.813675)
+        (xy 29.167327 41.813675)
+        (xy 29.186692 42.010298)
+        (xy 29.188127 42.017508)
+        (xy 29.245479 42.206573)
+        (xy 29.248292 42.213365)
+        (xy 29.341429 42.387613)
+        (xy 29.345511 42.393722)
+        (xy 29.385559 42.442521)
+        (xy 29.392403 42.447257)
+        (xy 29.399682 42.443211)
+        (xy 30.025894 41.817)
+        (xy 30.029936 41.809999)
+        (xy 30.395063 41.809999)
+        (xy 30.399105 41.817)
+        (xy 31.025316 42.443211)
+        (xy 31.032596 42.447257)
+        (xy 31.039439 42.44252)
+        (xy 31.079488 42.393721)
+        (xy 31.08357 42.387613)
+        (xy 31.176707 42.213365)
+        (xy 31.17952 42.206573)
+        (xy 31.236872 42.017508)
+        (xy 31.238307 42.010298)
+        (xy 31.257673 41.813675)
+        (xy 31.257673 41.806325)
+        (xy 31.238307 41.609701)
+        (xy 31.236872 41.602491)
+        (xy 31.17952 41.413426)
+        (xy 31.176707 41.406634)
+        (xy 31.08357 41.232386)
+        (xy 31.079488 41.226278)
+        (xy 31.039439 41.177477)
+        (xy 31.032595 41.172741)
+        (xy 31.025316 41.176787)
+        (xy 30.399105 41.802999)
+        (xy 30.395063 41.809999)
+        (xy 30.029936 41.809999)
+        (xy 30.025894 41.802999)
+        (xy 29.399682 41.176787)
+        (xy 29.392403 41.172742)
+        (xy 29.385558 41.177479)
+        (xy 29.345508 41.226281)
+        (xy 29.341431 41.232383)
+        (xy 29.248292 41.406634)
+        (xy 29.245479 41.413426)
+        (xy 29.188127 41.602491)
+        (xy 29.186692 41.609701)
+        (xy 29.167327 41.806325)
+        (xy 29.167327 41.813675)
+        (xy 25 41.813675)
+        (xy 25 40.989903)
+        (xy 29.575242 40.989903)
+        (xy 29.579287 40.997182)
+        (xy 30.205499 41.623394)
+        (xy 30.2125 41.627436)
+        (xy 30.2195 41.623394)
+        (xy 30.845711 40.997182)
+        (xy 30.849757 40.989903)
+        (xy 30.845021 40.983059)
+        (xy 30.796222 40.943011)
+        (xy 30.790113 40.938929)
+        (xy 30.615865 40.845792)
+        (xy 30.609073 40.842979)
+        (xy 30.420008 40.785627)
+        (xy 30.412798 40.784192)
+        (xy 30.216175 40.764827)
+        (xy 30.208825 40.764827)
+        (xy 30.012201 40.784192)
+        (xy 30.004991 40.785627)
+        (xy 29.815926 40.842979)
+        (xy 29.809134 40.845792)
+        (xy 29.634883 40.938931)
+        (xy 29.628781 40.943008)
+        (xy 29.579979 40.983058)
+        (xy 29.575242 40.989903)
+        (xy 25 40.989903)
+        (xy 25 40.090095)
+        (xy 29.575241 40.090095)
+        (xy 29.579977 40.096939)
+        (xy 29.628778 40.136988)
+        (xy 29.634886 40.14107)
+        (xy 29.809134 40.234207)
+        (xy 29.815926 40.23702)
+        (xy 30.004991 40.294372)
+        (xy 30.012201 40.295807)
+        (xy 30.208825 40.315173)
+        (xy 30.216175 40.315173)
+        (xy 30.412798 40.295807)
+        (xy 30.420008 40.294372)
+        (xy 30.609073 40.23702)
+        (xy 30.615865 40.234207)
+        (xy 30.790113 40.14107)
+        (xy 30.796221 40.136988)
+        (xy 30.84502 40.096939)
+        (xy 30.849757 40.090096)
+        (xy 30.845711 40.082816)
+        (xy 30.2195 39.456605)
+        (xy 30.2125 39.452563)
+        (xy 30.205499 39.456605)
+        (xy 29.579287 40.082816)
+        (xy 29.575241 40.090095)
+        (xy 25 40.090095)
+        (xy 25 39.273675)
+        (xy 29.167327 39.273675)
+        (xy 29.186692 39.470298)
+        (xy 29.188127 39.477508)
+        (xy 29.245479 39.666573)
+        (xy 29.248292 39.673365)
+        (xy 29.341429 39.847613)
+        (xy 29.345511 39.853722)
+        (xy 29.385559 39.902521)
+        (xy 29.392403 39.907257)
+        (xy 29.399682 39.903211)
+        (xy 30.025894 39.277)
+        (xy 30.029936 39.27)
+        (xy 30.395063 39.27)
+        (xy 30.399105 39.277)
+        (xy 31.025316 39.903211)
+        (xy 31.032596 39.907257)
+        (xy 31.039439 39.90252)
+        (xy 31.079488 39.853721)
+        (xy 31.08357 39.847613)
+        (xy 31.176707 39.673365)
+        (xy 31.17952 39.666573)
+        (xy 31.236872 39.477508)
+        (xy 31.238307 39.470298)
+        (xy 31.257673 39.273675)
+        (xy 31.257673 39.27)
+        (xy 31.706463 39.27)
+        (xy 31.706825 39.273675)
+        (xy 31.706825 39.273676)
+        (xy 31.724841 39.456605)
+        (xy 31.726562 39.474072)
+        (xy 31.727632 39.477601)
+        (xy 31.727633 39.477603)
+        (xy 31.785016 39.666769)
+        (xy 31.785018 39.666774)
+        (xy 31.786088 39.670301)
+        (xy 31.882752 39.851147)
+        (xy 31.885096 39.854003)
+        (xy 31.885098 39.854006)
+        (xy 32.010496 40.006804)
+        (xy 32.01284 40.00966)
+        (xy 32.015695 40.012003)
+        (xy 32.155184 40.126479)
+        (xy 32.171353 40.139748)
+        (xy 32.352199 40.236412)
+        (xy 32.548428 40.295938)
+        (xy 32.735297 40.314342)
+        (xy 32.743727 40.315173)
+        (xy 32.7525 40.316037)
+        (xy 32.761273 40.315173)
+        (xy 32.768039 40.314506)
+        (xy 32.956572 40.295938)
+        (xy 33.152801 40.236412)
+        (xy 33.333647 40.139748)
+        (xy 33.49216 40.00966)
+        (xy 33.622248 39.851147)
+        (xy 33.718912 39.670301)
+        (xy 33.778438 39.474072)
+        (xy 33.798537 39.27)
+        (xy 33.797847 39.262999)
+        (xy 33.794927 39.233348)
+        (xy 33.778438 39.065928)
+        (xy 33.718912 38.869699)
+        (xy 33.622248 38.688853)
+        (xy 33.616273 38.681573)
+        (xy 33.494503 38.533195)
+        (xy 33.49216 38.53034)
+        (xy 33.486878 38.526005)
+        (xy 33.336506 38.402598)
+        (xy 33.336503 38.402596)
+        (xy 33.333647 38.400252)
+        (xy 33.152801 38.303588)
+        (xy 33.149274 38.302518)
+        (xy 33.149269 38.302516)
+        (xy 32.960103 38.245133)
+        (xy 32.960101 38.245132)
+        (xy 32.956572 38.244062)
+        (xy 32.952901 38.2437)
+        (xy 32.952899 38.2437)
+        (xy 32.756176 38.224325)
+        (xy 32.7525 38.223963)
+        (xy 32.748824 38.224325)
+        (xy 32.5521 38.2437)
+        (xy 32.552096 38.2437)
+        (xy 32.548428 38.244062)
+        (xy 32.5449 38.245132)
+        (xy 32.544896 38.245133)
+        (xy 32.35573 38.302516)
+        (xy 32.355722 38.302519)
+        (xy 32.352199 38.303588)
+        (xy 32.348947 38.305325)
+        (xy 32.348945 38.305327)
+        (xy 32.174611 38.39851)
+        (xy 32.174606 38.398512)
+        (xy 32.171353 38.400252)
+        (xy 32.1685 38.402593)
+        (xy 32.168493 38.402598)
+        (xy 32.015695 38.527996)
+        (xy 32.015689 38.528001)
+        (xy 32.01284 38.53034)
+        (xy 32.010501 38.533189)
+        (xy 32.010496 38.533195)
+        (xy 31.885098 38.685993)
+        (xy 31.885093 38.686)
+        (xy 31.882752 38.688853)
+        (xy 31.881012 38.692106)
+        (xy 31.88101 38.692111)
+        (xy 31.792634 38.857452)
+        (xy 31.786088 38.869699)
+        (xy 31.785019 38.873222)
+        (xy 31.785016 38.87323)
+        (xy 31.727633 39.062396)
+        (xy 31.726562 39.065928)
+        (xy 31.7262 39.069596)
+        (xy 31.7262 39.0696)
+        (xy 31.707144 39.263083)
+        (xy 31.706463 39.27)
+        (xy 31.257673 39.27)
+        (xy 31.257673 39.266325)
+        (xy 31.238307 39.069701)
+        (xy 31.236872 39.062491)
+        (xy 31.17952 38.873426)
+        (xy 31.176707 38.866634)
+        (xy 31.08357 38.692386)
+        (xy 31.079488 38.686278)
+        (xy 31.039439 38.637477)
+        (xy 31.032595 38.632741)
+        (xy 31.025316 38.636787)
+        (xy 30.399105 39.262999)
+        (xy 30.395063 39.27)
+        (xy 30.029936 39.27)
+        (xy 30.025894 39.262999)
+        (xy 29.399682 38.636787)
+        (xy 29.392403 38.632742)
+        (xy 29.385558 38.637479)
+        (xy 29.345508 38.686281)
+        (xy 29.341431 38.692383)
+        (xy 29.248292 38.866634)
+        (xy 29.245479 38.873426)
+        (xy 29.188127 39.062491)
+        (xy 29.186692 39.069701)
+        (xy 29.167327 39.266325)
+        (xy 29.167327 39.273675)
+        (xy 25 39.273675)
+        (xy 25 38.449903)
+        (xy 29.575242 38.449903)
+        (xy 29.579287 38.457182)
+        (xy 30.205499 39.083394)
+        (xy 30.2125 39.087436)
+        (xy 30.2195 39.083394)
+        (xy 30.845711 38.457182)
+        (xy 30.849757 38.449903)
+        (xy 30.845021 38.443059)
+        (xy 30.796222 38.403011)
+        (xy 30.790113 38.398929)
+        (xy 30.615865 38.305792)
+        (xy 30.609073 38.302979)
+        (xy 30.420008 38.245627)
+        (xy 30.412798 38.244192)
+        (xy 30.216175 38.224827)
+        (xy 30.208825 38.224827)
+        (xy 30.012201 38.244192)
+        (xy 30.004991 38.245627)
+        (xy 29.815926 38.302979)
+        (xy 29.809134 38.305792)
+        (xy 29.634883 38.398931)
+        (xy 29.628781 38.403008)
+        (xy 29.579979 38.443058)
+        (xy 29.575242 38.449903)
+        (xy 25 38.449903)
+        (xy 25 37.550095)
+        (xy 29.575241 37.550095)
+        (xy 29.579977 37.556939)
+        (xy 29.628778 37.596988)
+        (xy 29.634886 37.60107)
+        (xy 29.809134 37.694207)
+        (xy 29.815926 37.69702)
+        (xy 30.004991 37.754372)
+        (xy 30.012201 37.755807)
+        (xy 30.208825 37.775173)
+        (xy 30.216175 37.775173)
+        (xy 30.412798 37.755807)
+        (xy 30.420008 37.754372)
+        (xy 30.609073 37.69702)
+        (xy 30.615865 37.694207)
+        (xy 30.790113 37.60107)
+        (xy 30.796221 37.596988)
+        (xy 30.84502 37.556939)
+        (xy 30.849757 37.550096)
+        (xy 30.845711 37.542816)
+        (xy 30.2195 36.916605)
+        (xy 30.212499 36.912563)
+        (xy 30.205499 36.916605)
+        (xy 29.579287 37.542816)
+        (xy 29.575241 37.550095)
+        (xy 25 37.550095)
+        (xy 25 36.733675)
+        (xy 29.167327 36.733675)
+        (xy 29.186692 36.930298)
+        (xy 29.188127 36.937508)
+        (xy 29.245479 37.126573)
+        (xy 29.248292 37.133365)
+        (xy 29.341429 37.307613)
+        (xy 29.345511 37.313722)
+        (xy 29.385559 37.362521)
+        (xy 29.392403 37.367257)
+        (xy 29.399682 37.363211)
+        (xy 30.025894 36.737)
+        (xy 30.029936 36.729999)
+        (xy 30.395063 36.729999)
+        (xy 30.399105 36.737)
+        (xy 31.025316 37.363211)
+        (xy 31.032596 37.367257)
+        (xy 31.039439 37.36252)
+        (xy 31.079488 37.313721)
+        (xy 31.08357 37.307613)
+        (xy 31.176707 37.133365)
+        (xy 31.17952 37.126573)
+        (xy 31.236872 36.937508)
+        (xy 31.238307 36.930298)
+        (xy 31.257673 36.733675)
+        (xy 31.257673 36.73)
+        (xy 31.706463 36.73)
+        (xy 31.706825 36.733675)
+        (xy 31.706825 36.733676)
+        (xy 31.725471 36.923)
+        (xy 31.726562 36.934072)
+        (xy 31.727632 36.937601)
+        (xy 31.727633 36.937603)
+        (xy 31.785016 37.126769)
+        (xy 31.785018 37.126774)
+        (xy 31.786088 37.130301)
+        (xy 31.882752 37.311147)
+        (xy 31.885096 37.314003)
+        (xy 31.885098 37.314006)
+        (xy 31.971441 37.419215)
+        (xy 32.01284 37.46966)
+        (xy 32.015695 37.472003)
+        (xy 32.148988 37.581394)
+        (xy 32.171353 37.599748)
+        (xy 32.352199 37.696412)
+        (xy 32.548428 37.755938)
+        (xy 32.71673 37.772514)
+        (xy 32.743727 37.775173)
+        (xy 32.7525 37.776037)
+        (xy 32.761273 37.775173)
+        (xy 32.768039 37.774506)
+        (xy 32.956572 37.755938)
+        (xy 33.152801 37.696412)
+        (xy 33.333647 37.599748)
+        (xy 33.49216 37.46966)
+        (xy 33.622248 37.311147)
+        (xy 33.718912 37.130301)
+        (xy 33.778438 36.934072)
+        (xy 33.798537 36.73)
+        (xy 33.797847 36.722999)
+        (xy 33.791646 36.660032)
+        (xy 33.778438 36.525928)
+        (xy 33.718912 36.329699)
+        (xy 33.622248 36.148853)
+        (xy 33.617774 36.143402)
+        (xy 33.50613 36.007362)
+        (xy 33.49216 35.99034)
+        (xy 33.487988 35.986916)
+        (xy 33.336506 35.862598)
+        (xy 33.336503 35.862596)
+        (xy 33.333647 35.860252)
+        (xy 33.152801 35.763588)
+        (xy 33.149274 35.762518)
+        (xy 33.149269 35.762516)
+        (xy 32.960103 35.705133)
+        (xy 32.960101 35.705132)
+        (xy 32.956572 35.704062)
+        (xy 32.952901 35.7037)
+        (xy 32.952899 35.7037)
+        (xy 32.756176 35.684325)
+        (xy 32.7525 35.683963)
+        (xy 32.748824 35.684325)
+        (xy 32.5521 35.7037)
+        (xy 32.552096 35.7037)
+        (xy 32.548428 35.704062)
+        (xy 32.5449 35.705132)
+        (xy 32.544896 35.705133)
+        (xy 32.35573 35.762516)
+        (xy 32.355722 35.762519)
+        (xy 32.352199 35.763588)
+        (xy 32.348947 35.765325)
+        (xy 32.348945 35.765327)
+        (xy 32.174611 35.85851)
+        (xy 32.174606 35.858512)
+        (xy 32.171353 35.860252)
+        (xy 32.1685 35.862593)
+        (xy 32.168493 35.862598)
+        (xy 32.015695 35.987996)
+        (xy 32.015689 35.988001)
+        (xy 32.01284 35.99034)
+        (xy 32.010501 35.993189)
+        (xy 32.010496 35.993195)
+        (xy 31.885098 36.145993)
+        (xy 31.885093 36.146)
+        (xy 31.882752 36.148853)
+        (xy 31.881012 36.152106)
+        (xy 31.88101 36.152111)
+        (xy 31.792726 36.31728)
+        (xy 31.786088 36.329699)
+        (xy 31.785019 36.333222)
+        (xy 31.785016 36.33323)
+        (xy 31.728999 36.517893)
+        (xy 31.726562 36.525928)
+        (xy 31.7262 36.529596)
+        (xy 31.7262 36.5296)
+        (xy 31.706996 36.724587)
+        (xy 31.706463 36.73)
+        (xy 31.257673 36.73)
+        (xy 31.257673 36.726325)
+        (xy 31.238307 36.529701)
+        (xy 31.236872 36.522491)
+        (xy 31.17952 36.333426)
+        (xy 31.176707 36.326634)
+        (xy 31.08357 36.152386)
+        (xy 31.079488 36.146278)
+        (xy 31.039439 36.097477)
+        (xy 31.032595 36.092741)
+        (xy 31.025316 36.096787)
+        (xy 30.399105 36.722999)
+        (xy 30.395063 36.729999)
+        (xy 30.029936 36.729999)
+        (xy 30.025894 36.722999)
+        (xy 29.399682 36.096787)
+        (xy 29.392403 36.092742)
+        (xy 29.385558 36.097479)
+        (xy 29.345508 36.146281)
+        (xy 29.341431 36.152383)
+        (xy 29.248292 36.326634)
+        (xy 29.245479 36.333426)
+        (xy 29.188127 36.522491)
+        (xy 29.186692 36.529701)
+        (xy 29.167327 36.726325)
+        (xy 29.167327 36.733675)
+        (xy 25 36.733675)
+        (xy 25 35.909903)
+        (xy 29.575242 35.909903)
+        (xy 29.579287 35.917182)
+        (xy 30.205499 36.543394)
+        (xy 30.2125 36.547436)
+        (xy 30.2195 36.543394)
+        (xy 30.845711 35.917182)
+        (xy 30.849757 35.909903)
+        (xy 30.845021 35.903059)
+        (xy 30.796222 35.863011)
+        (xy 30.790113 35.858929)
+        (xy 30.615865 35.765792)
+        (xy 30.609073 35.762979)
+        (xy 30.420008 35.705627)
+        (xy 30.412798 35.704192)
+        (xy 30.216175 35.684827)
+        (xy 30.208825 35.684827)
+        (xy 30.012201 35.704192)
+        (xy 30.004991 35.705627)
+        (xy 29.815926 35.762979)
+        (xy 29.809134 35.765792)
+        (xy 29.634883 35.858931)
+        (xy 29.628781 35.863008)
+        (xy 29.579979 35.903058)
+        (xy 29.575242 35.909903)
+        (xy 25 35.909903)
+        (xy 25 35.010095)
+        (xy 29.575241 35.010095)
+        (xy 29.579977 35.016939)
+        (xy 29.628778 35.056988)
+        (xy 29.634886 35.06107)
+        (xy 29.809134 35.154207)
+        (xy 29.815926 35.15702)
+        (xy 30.004991 35.214372)
+        (xy 30.012201 35.215807)
+        (xy 30.208825 35.235173)
+        (xy 30.216175 35.235173)
+        (xy 30.412798 35.215807)
+        (xy 30.420008 35.214372)
+        (xy 30.609073 35.15702)
+        (xy 30.615865 35.154207)
+        (xy 30.790113 35.06107)
+        (xy 30.796221 35.056988)
+        (xy 30.84502 35.016939)
+        (xy 30.849757 35.010096)
+        (xy 30.845711 35.002816)
+        (xy 30.2195 34.376605)
+        (xy 30.2125 34.372563)
+        (xy 30.205499 34.376605)
+        (xy 29.579287 35.002816)
+        (xy 29.575241 35.010095)
+        (xy 25 35.010095)
+        (xy 25 34.193675)
+        (xy 29.167327 34.193675)
+        (xy 29.186692 34.390298)
+        (xy 29.188127 34.397508)
+        (xy 29.245479 34.586573)
+        (xy 29.248292 34.593365)
+        (xy 29.341429 34.767613)
+        (xy 29.345511 34.773722)
+        (xy 29.385559 34.822521)
+        (xy 29.392403 34.827257)
+        (xy 29.399682 34.823211)
+        (xy 30.025894 34.197)
+        (xy 30.029936 34.19)
+        (xy 30.395063 34.19)
+        (xy 30.399105 34.197)
+        (xy 31.025316 34.823211)
+        (xy 31.032596 34.827257)
+        (xy 31.039439 34.82252)
+        (xy 31.079488 34.773721)
+        (xy 31.08357 34.767613)
+        (xy 31.176707 34.593365)
+        (xy 31.17952 34.586573)
+        (xy 31.236872 34.397508)
+        (xy 31.238307 34.390298)
+        (xy 31.257673 34.193675)
+        (xy 31.257673 34.19)
+        (xy 31.706463 34.19)
+        (xy 31.706825 34.193675)
+        (xy 31.706825 34.193676)
+        (xy 31.724841 34.376605)
+        (xy 31.726562 34.394072)
+        (xy 31.727632 34.397601)
+        (xy 31.727633 34.397603)
+        (xy 31.785016 34.586769)
+        (xy 31.785018 34.586774)
+        (xy 31.786088 34.590301)
+        (xy 31.882752 34.771147)
+        (xy 31.885096 34.774003)
+        (xy 31.885098 34.774006)
+        (xy 32.010496 34.926804)
+        (xy 32.01284 34.92966)
+        (xy 32.015695 34.932003)
+        (xy 32.144962 35.03809)
+        (xy 32.171353 35.059748)
+        (xy 32.352199 35.156412)
+        (xy 32.548428 35.215938)
+        (xy 32.735297 35.234342)
+        (xy 32.743869 35.235187)
+        (xy 32.7525 35.236037)
+        (xy 32.761131 35.235187)
+        (xy 32.768039 35.234506)
+        (xy 32.956572 35.215938)
+        (xy 33.152801 35.156412)
+        (xy 33.333647 35.059748)
+        (xy 33.49216 34.92966)
+        (xy 33.622248 34.771147)
+        (xy 33.718912 34.590301)
+        (xy 33.778438 34.394072)
+        (xy 33.798537 34.19)
+        (xy 33.797847 34.182999)
+        (xy 33.793767 34.141572)
+        (xy 33.778438 33.985928)
+        (xy 33.718912 33.789699)
+        (xy 33.622248 33.608853)
+        (xy 33.599239 33.580817)
+        (xy 33.494503 33.453195)
+        (xy 33.49216 33.45034)
+        (xy 33.489304 33.447996)
+        (xy 33.336506 33.322598)
+        (xy 33.336503 33.322596)
+        (xy 33.333647 33.320252)
+        (xy 33.152801 33.223588)
+        (xy 33.149274 33.222518)
+        (xy 33.149269 33.222516)
+        (xy 32.960103 33.165133)
+        (xy 32.960101 33.165132)
+        (xy 32.956572 33.164062)
+        (xy 32.952901 33.1637)
+        (xy 32.952899 33.1637)
+        (xy 32.756176 33.144325)
+        (xy 32.7525 33.143963)
+        (xy 32.748824 33.144325)
+        (xy 32.5521 33.1637)
+        (xy 32.552096 33.1637)
+        (xy 32.548428 33.164062)
+        (xy 32.5449 33.165132)
+        (xy 32.544896 33.165133)
+        (xy 32.35573 33.222516)
+        (xy 32.355722 33.222519)
+        (xy 32.352199 33.223588)
+        (xy 32.348947 33.225325)
+        (xy 32.348945 33.225327)
+        (xy 32.174611 33.31851)
+        (xy 32.174606 33.318512)
+        (xy 32.171353 33.320252)
+        (xy 32.1685 33.322593)
+        (xy 32.168493 33.322598)
+        (xy 32.015695 33.447996)
+        (xy 32.015689 33.448001)
+        (xy 32.01284 33.45034)
+        (xy 32.010501 33.453189)
+        (xy 32.010496 33.453195)
+        (xy 31.885098 33.605993)
+        (xy 31.885093 33.606)
+        (xy 31.882752 33.608853)
+        (xy 31.881012 33.612106)
+        (xy 31.88101 33.612111)
+        (xy 31.788921 33.784398)
+        (xy 31.786088 33.789699)
+        (xy 31.785019 33.793222)
+        (xy 31.785016 33.79323)
+        (xy 31.727633 33.982396)
+        (xy 31.726562 33.985928)
+        (xy 31.7262 33.989596)
+        (xy 31.7262 33.9896)
+        (xy 31.706825 34.186324)
+        (xy 31.706463 34.19)
+        (xy 31.257673 34.19)
+        (xy 31.257673 34.186325)
+        (xy 31.238307 33.989701)
+        (xy 31.236872 33.982491)
+        (xy 31.17952 33.793426)
+        (xy 31.176707 33.786634)
+        (xy 31.08357 33.612386)
+        (xy 31.079488 33.606278)
+        (xy 31.039439 33.557477)
+        (xy 31.032595 33.552741)
+        (xy 31.025316 33.556787)
+        (xy 30.399105 34.182999)
+        (xy 30.395063 34.19)
+        (xy 30.029936 34.19)
+        (xy 30.025894 34.182999)
+        (xy 29.399682 33.556787)
+        (xy 29.392403 33.552742)
+        (xy 29.385558 33.557479)
+        (xy 29.345508 33.606281)
+        (xy 29.341431 33.612383)
+        (xy 29.248292 33.786634)
+        (xy 29.245479 33.793426)
+        (xy 29.188127 33.982491)
+        (xy 29.186692 33.989701)
+        (xy 29.167327 34.186325)
+        (xy 29.167327 34.193675)
+        (xy 25 34.193675)
+        (xy 25 33.369903)
+        (xy 29.575242 33.369903)
+        (xy 29.579287 33.377182)
+        (xy 30.205499 34.003394)
+        (xy 30.2125 34.007436)
+        (xy 30.2195 34.003394)
+        (xy 30.845711 33.377182)
+        (xy 30.849757 33.369903)
+        (xy 30.845021 33.363059)
+        (xy 30.796222 33.323011)
+        (xy 30.790113 33.318929)
+        (xy 30.615865 33.225792)
+        (xy 30.609073 33.222979)
+        (xy 30.420008 33.165627)
+        (xy 30.412798 33.164192)
+        (xy 30.216175 33.144827)
+        (xy 30.208825 33.144827)
+        (xy 30.012201 33.164192)
+        (xy 30.004991 33.165627)
+        (xy 29.815926 33.222979)
+        (xy 29.809134 33.225792)
+        (xy 29.634883 33.318931)
+        (xy 29.628781 33.323008)
+        (xy 29.579979 33.363058)
+        (xy 29.575242 33.369903)
+        (xy 25 33.369903)
+        (xy 25 28.0752)
+        (xy 25.010075 28.0376)
+        (xy 25.0376 28.010075)
+        (xy 25.0752 28)
+        (xy 29.992595 28)
+        (xy 30 28)
+        (xy 30.949 27.051)
+        (xy 57.023 27.051)
+        (xy 57.023 30.607)
+        (xy 57.6458 30.607)
+        (xy 57.6834 30.617075)
+        (xy 57.710925 30.6446)
+        (xy 57.721 30.6822)
+        (xy 57.721 30.71683)
+        (xy 57.720714 30.723383)
+        (xy 57.717323 30.762143)
+        (xy 57.719024 30.768493)
+        (xy 57.719025 30.768498)
+        (xy 57.727394 30.799731)
+        (xy 57.728813 30.806133)
+        (xy 57.734425 30.837961)
+        (xy 57.734426 30.837963)
+        (xy 57.735568 30.84444)
+        (xy 57.738856 30.850136)
+        (xy 57.741107 30.856319)
+        (xy 57.741098 30.856321)
+        (xy 57.741857 30.858153)
+        (xy 57.741865 30.85815)
+        (xy 57.744644 30.864111)
+        (xy 57.746348 30.870466)
+        (xy 57.750121 30.875854)
+        (xy 57.768662 30.902335)
+        (xy 57.772185 30.907866)
+        (xy 57.788348 30.935861)
+        (xy 57.788353 30.935867)
+        (xy 57.79164 30.94156)
+        (xy 57.796678 30.945787)
+        (xy 57.821448 30.966572)
+        (xy 57.826284 30.971004)
+        (xy 58.025917 31.170637)
+        (xy 58.206974 31.351693)
+        (xy 58.223276 31.376089)
+        (xy 58.229 31.404867)
+        (xy 58.229 31.5728)
+        (xy 58.218925 31.6104)
+        (xy 58.1914 31.637925)
+        (xy 58.155548 31.647531)
+        (xy 58.155559 31.647638)
+        (xy 58.154913 31.647701)
+        (xy 58.1538 31.648)
+        (xy 58.148188 31.648)
+        (xy 58.144563 31.64872)
+        (xy 58.144563 31.648721)
+        (xy 58.099738 31.657637)
+        (xy 58.099736 31.657637)
+        (xy 58.092475 31.659082)
+        (xy 58.086321 31.663193)
+        (xy 58.086316 31.663196)
+        (xy 58.035454 31.697182)
+        (xy 58.035451 31.697184)
+        (xy 58.029297 31.701297)
+        (xy 58.025184 31.707451)
+        (xy 58.025182 31.707454)
+        (xy 57.991196 31.758316)
+        (xy 57.991193 31.758321)
+        (xy 57.987082 31.764475)
+        (xy 57.985637 31.771736)
+        (xy 57.985637 31.771738)
+        (xy 57.97711 31.814606)
+        (xy 57.976 31.820188)
+        (xy 57.976 33.457812)
+        (xy 57.976721 33.461436)
+        (xy 57.98431 33.499592)
+        (xy 57.987082 33.513525)
+        (xy 57.991194 33.51968)
+        (xy 57.991196 33.519683)
+        (xy 58.025182 33.570545)
+        (xy 58.029297 33.576703)
+        (xy 58.035454 33.580817)
+        (xy 58.086316 33.614803)
+        (xy 58.086317 33.614803)
+        (xy 58.092475 33.618918)
+        (xy 58.148188 33.63)
+        (xy 58.1538 33.63)
+        (xy 58.154913 33.630298)
+        (xy 58.155559 33.630362)
+        (xy 58.155548 33.630468)
+        (xy 58.1914 33.640075)
+        (xy 58.218925 33.6676)
+        (xy 58.229 33.7052)
+        (xy 58.229 33.89183)
+        (xy 58.228714 33.898384)
+        (xy 58.226122 33.928012)
+        (xy 58.225323 33.937143)
+        (xy 58.227024 33.943493)
+        (xy 58.227025 33.943498)
+        (xy 58.235394 33.974731)
+        (xy 58.236813 33.981133)
+        (xy 58.242425 34.012961)
+        (xy 58.242426 34.012963)
+        (xy 58.243568 34.01944)
+        (xy 58.246856 34.025136)
+        (xy 58.249107 34.031319)
+        (xy 58.249098 34.031321)
+        (xy 58.249857 34.033153)
+        (xy 58.249865 34.03315)
+        (xy 58.252644 34.039111)
+        (xy 58.254348 34.045466)
+        (xy 58.260453 34.054185)
+        (xy 58.276662 34.077335)
+        (xy 58.280185 34.082866)
+        (xy 58.296348 34.110861)
+        (xy 58.296353 34.110867)
+        (xy 58.29964 34.11656)
+        (xy 58.329448 34.141572)
+        (xy 58.334284 34.146004)
+        (xy 59.325995 35.137715)
+        (xy 59.330427 35.142551)
+        (xy 59.342956 35.157483)
+        (xy 59.35544 35.17236)
+        (xy 59.389134 35.191813)
+        (xy 59.394658 35.195332)
+        (xy 59.426534 35.217652)
+        (xy 59.432886 35.219353)
+        (xy 59.438852 35.222136)
+        (xy 59.438848 35.222144)
+        (xy 59.440678 35.222902)
+        (xy 59.440682 35.222893)
+        (xy 59.446861 35.225142)
+        (xy 59.45256 35.228432)
+        (xy 59.490882 35.235188)
+        (xy 59.497275 35.236606)
+        (xy 59.534857 35.246677)
+        (xy 59.573616 35.243285)
+        (xy 59.58017 35.243)
+        (xy 67.174569 35.243)
+        (xy 67.205808 35.249795)
+        (xy 67.231401 35.268954)
+        (xy 67.246099 35.285916)
+        (xy 67.261382 35.303553)
+        (xy 67.265904 35.306459)
+        (xy 67.265905 35.30646)
+        (xy 67.376797 35.377727)
+        (xy 67.381319 35.380633)
+        (xy 67.518115 35.4208)
+        (xy 67.655304 35.4208)
+        (xy 67.660685 35.4208)
+        (xy 67.797481 35.380633)
+        (xy 67.917418 35.303553)
+        (xy 68.010782 35.195806)
+        (xy 68.070008 35.066119)
+        (xy 68.090298 34.925)
+        (xy 68.078807 34.84508)
+        (xy 68.088117 34.796779)
+        (xy 68.125293 34.764566)
+        (xy 68.174426 34.762225)
+        (xy 68.254715 34.7858)
+        (xy 68.391904 34.7858)
+        (xy 68.397285 34.7858)
+        (xy 68.534081 34.745633)
+        (xy 68.654018 34.668553)
+        (xy 68.747382 34.560806)
+        (xy 68.806608 34.431119)
+        (xy 68.823196 34.315746)
+        (xy 72.4985 34.315746)
+        (xy 72.498962 34.321618)
+        (xy 72.512984 34.410151)
+        (xy 72.516597 34.421271)
+        (xy 72.570976 34.527994)
+        (xy 72.577851 34.537456)
+        (xy 72.662543 34.622148)
+        (xy 72.672005 34.629023)
+        (xy 72.778728 34.683402)
+        (xy 72.789848 34.687015)
+        (xy 72.878381 34.701037)
+        (xy 72.884254 34.7015)
+        (xy 73.002098 34.7015)
+        (xy 73.009907 34.699407)
+        (xy 73.012 34.691598)
+        (xy 73.266 34.691598)
+        (xy 73.268092 34.699407)
+        (xy 73.275902 34.7015)
+        (xy 73.393746 34.7015)
+        (xy 73.399618 34.701037)
+        (xy 73.488151 34.687015)
+        (xy 73.499271 34.683402)
+        (xy 73.605994 34.629023)
+        (xy 73.615456 34.622148)
+        (xy 73.700148 34.537456)
+        (xy 73.707023 34.527994)
+        (xy 73.761402 34.421271)
+        (xy 73.765015 34.410151)
+        (xy 73.779037 34.321618)
+        (xy 73.7795 34.315746)
+        (xy 73.7795 34.172902)
+        (xy 73.777407 34.165092)
+        (xy 73.769598 34.163)
+        (xy 73.275902 34.163)
+        (xy 73.268092 34.165092)
+        (xy 73.266 34.172902)
+        (xy 73.266 34.691598)
+        (xy 73.012 34.691598)
+        (xy 73.012 34.172902)
+        (xy 73.009907 34.165092)
+        (xy 73.002098 34.163)
+        (xy 72.508402 34.163)
+        (xy 72.500592 34.165092)
+        (xy 72.4985 34.172902)
+        (xy 72.4985 34.315746)
+        (xy 68.823196 34.315746)
+        (xy 68.826898 34.29)
+        (xy 68.806608 34.148881)
+        (xy 68.747382 34.019194)
+        (xy 68.721738 33.9896)
+        (xy 68.693366 33.956857)
+        (xy 68.654018 33.911447)
+        (xy 68.649496 33.908541)
+        (xy 68.649494 33.908539)
+        (xy 68.634804 33.899098)
+        (xy 72.4985 33.899098)
+        (xy 72.500592 33.906907)
+        (xy 72.508402 33.909)
+        (xy 73.002098 33.909)
+        (xy 73.009907 33.906907)
+        (xy 73.012 33.899098)
+        (xy 73.266 33.899098)
+        (xy 73.268092 33.906907)
+        (xy 73.275902 33.909)
+        (xy 73.769598 33.909)
+        (xy 73.777407 33.906907)
+        (xy 73.7795 33.899098)
+        (xy 73.7795 33.756254)
+        (xy 73.779037 33.750381)
+        (xy 73.765015 33.661848)
+        (xy 73.761402 33.650728)
+        (xy 73.707023 33.544005)
+        (xy 73.700148 33.534543)
+        (xy 73.615456 33.449851)
+        (xy 73.605994 33.442976)
+        (xy 73.499271 33.388597)
+        (xy 73.488151 33.384984)
+        (xy 73.399618 33.370962)
+        (xy 73.393746 33.3705)
+        (xy 73.275902 33.3705)
+        (xy 73.268092 33.372592)
+        (xy 73.266 33.380402)
+        (xy 73.266 33.899098)
+        (xy 73.012 33.899098)
+        (xy 73.012 33.380402)
+        (xy 73.009907 33.372592)
+        (xy 73.002098 33.3705)
+        (xy 72.884254 33.3705)
+        (xy 72.878381 33.370962)
+        (xy 72.789848 33.384984)
+        (xy 72.778728 33.388597)
+        (xy 72.672005 33.442976)
+        (xy 72.662543 33.449851)
+        (xy 72.577851 33.534543)
+        (xy 72.570976 33.544005)
+        (xy 72.516597 33.650728)
+        (xy 72.512984 33.661848)
+        (xy 72.498962 33.750381)
+        (xy 72.4985 33.756254)
+        (xy 72.4985 33.899098)
+        (xy 68.634804 33.899098)
+        (xy 68.538602 33.837272)
+        (xy 68.538599 33.83727)
+        (xy 68.534081 33.834367)
+        (xy 68.528925 33.832853)
+        (xy 68.528923 33.832852)
+        (xy 68.402447 33.795715)
+        (xy 68.402442 33.795714)
+        (xy 68.397285 33.7942)
+        (xy 68.254715 33.7942)
+        (xy 68.249559 33.795713)
+        (xy 68.249551 33.795715)
+        (xy 68.147908 33.825561)
+        (xy 68.098773 33.82322)
+        (xy 68.061597 33.791006)
+        (xy 68.052288 33.742704)
+        (xy 68.064133 33.660326)
+        (xy 68.064133 33.660321)
+        (xy 68.064898 33.655)
+        (xy 68.064133 33.649679)
+        (xy 68.064133 33.649674)
+        (xy 68.052288 33.567295)
+        (xy 68.061597 33.518992)
+        (xy 68.098773 33.486779)
+        (xy 68.147906 33.484438)
+        (xy 68.254715 33.5158)
+        (xy 68.391904 33.5158)
+        (xy 68.397285 33.5158)
+        (xy 68.534081 33.475633)
+        (xy 68.654018 33.398553)
+        (xy 68.747382 33.290806)
+        (xy 68.806608 33.161119)
+        (xy 68.826898 33.02)
+        (xy 68.822877 32.992037)
+        (xy 68.807373 32.884202)
+        (xy 68.806608 32.878881)
+        (xy 68.747382 32.749194)
+        (xy 68.654018 32.641447)
+        (xy 68.649496 32.638541)
+        (xy 68.649494 32.638539)
+        (xy 68.538602 32.567272)
+        (xy 68.538599 32.56727)
+        (xy 68.534081 32.564367)
+        (xy 68.528925 32.562853)
+        (xy 68.528923 32.562852)
+        (xy 68.402447 32.525715)
+        (xy 68.402442 32.525714)
+        (xy 68.397285 32.5242)
+        (xy 68.254715 32.5242)
+        (xy 68.249558 32.525714)
+        (xy 68.249552 32.525715)
+        (xy 68.123076 32.562852)
+        (xy 68.123071 32.562854)
+        (xy 68.117919 32.564367)
+        (xy 68.113403 32.567269)
+        (xy 68.113397 32.567272)
+        (xy 68.002505 32.638539)
+        (xy 68.002499 32.638543)
+        (xy 67.997982 32.641447)
+        (xy 67.994461 32.645509)
+        (xy 67.99446 32.645511)
+        (xy 67.968001 32.676046)
+        (xy 67.942408 32.695205)
+        (xy 67.911169 32.702)
+        (xy 64.803831 32.702)
+        (xy 64.772592 32.695205)
+        (xy 64.746999 32.676046)
+        (xy 64.732776 32.659633)
+        (xy 64.717018 32.641447)
+        (xy 64.712496 32.638541)
+        (xy 64.712494 32.638539)
+        (xy 64.601602 32.567272)
+        (xy 64.601599 32.56727)
+        (xy 64.597081 32.564367)
+        (xy 64.591925 32.562853)
+        (xy 64.591923 32.562852)
+        (xy 64.465447 32.525715)
+        (xy 64.465442 32.525714)
+        (xy 64.460285 32.5242)
+        (xy 64.317715 32.5242)
+        (xy 64.312558 32.525714)
+        (xy 64.312552 32.525715)
+        (xy 64.186076 32.562852)
+        (xy 64.186071 32.562854)
+        (xy 64.180919 32.564367)
+        (xy 64.176403 32.567269)
+        (xy 64.176397 32.567272)
+        (xy 64.065505 32.638539)
+        (xy 64.065499 32.638543)
+        (xy 64.060982 32.641447)
+        (xy 64.057461 32.645509)
+        (xy 64.05746 32.645511)
+        (xy 63.97114 32.745128)
+        (xy 63.971136 32.745133)
+        (xy 63.967618 32.749194)
+        (xy 63.965385 32.754082)
+        (xy 63.965382 32.754088)
+        (xy 63.910626 32.873987)
+        (xy 63.910624 32.873993)
+        (xy 63.908392 32.878881)
+        (xy 63.907627 32.884195)
+        (xy 63.907626 32.884202)
+        (xy 63.889997 33.00682)
+        (xy 63.888102 33.02)
+        (xy 63.888867 33.025321)
+        (xy 63.895765 33.073298)
+        (xy 63.889734 33.115239)
+        (xy 63.861986 33.147262)
+        (xy 63.82133 33.1592)
+        (xy 63.682715 33.1592)
+        (xy 63.677558 33.160714)
+        (xy 63.677552 33.160715)
+        (xy 63.551076 33.197852)
+        (xy 63.551071 33.197854)
+        (xy 63.545919 33.199367)
+        (xy 63.541403 33.202269)
+        (xy 63.541397 33.202272)
+        (xy 63.430505 33.273539)
+        (xy 63.430499 33.273543)
+        (xy 63.425982 33.276447)
+        (xy 63.422461 33.280509)
+        (xy 63.42246 33.280511)
+        (xy 63.33614 33.380128)
+        (xy 63.336136 33.380133)
+        (xy 63.332618 33.384194)
+        (xy 63.330385 33.389082)
+        (xy 63.330382 33.389088)
+        (xy 63.275626 33.508987)
+        (xy 63.275624 33.508993)
+        (xy 63.273392 33.513881)
+        (xy 63.272627 33.519195)
+        (xy 63.272626 33.519202)
+        (xy 63.256644 33.630362)
+        (xy 63.253102 33.655)
+        (xy 63.253867 33.660321)
+        (xy 63.272626 33.790797)
+        (xy 63.272627 33.790802)
+        (xy 63.273392 33.796119)
+        (xy 63.275624 33.801008)
+        (xy 63.275626 33.801012)
+        (xy 63.305105 33.865561)
+        (xy 63.309781 33.914529)
+        (xy 63.283187 33.955911)
+        (xy 63.236701 33.972)
+        (xy 60.360868 33.972)
+        (xy 60.33209 33.966276)
+        (xy 60.307694 33.949974)
+        (xy 60.157026 33.799306)
+        (xy 60.140724 33.77491)
+        (xy 60.135 33.746132)
+        (xy 60.135 33.7052)
+        (xy 60.145075 33.6676)
+        (xy 60.1726 33.640075)
+        (xy 60.208451 33.630468)
+        (xy 60.208441 33.630362)
+        (xy 60.209086 33.630298)
+        (xy 60.2102 33.63)
+        (xy 60.212116 33.63)
+        (xy 60.215812 33.63)
+        (xy 60.271525 33.618918)
+        (xy 60.334703 33.576703)
+        (xy 60.376918 33.513525)
+        (xy 60.378362 33.506261)
+        (xy 60.381198 33.499417)
+        (xy 60.382403 33.499916)
+        (xy 60.404293 33.463394)
+        (xy 60.452 33.446324)
+        (xy 60.499707 33.463394)
+        (xy 60.521596 33.499916)
+        (xy 60.522802 33.499417)
+        (xy 60.525637 33.506261)
+        (xy 60.527082 33.513525)
+        (xy 60.531194 33.51968)
+        (xy 60.531196 33.519683)
+        (xy 60.565182 33.570545)
+        (xy 60.569297 33.576703)
+        (xy 60.575454 33.580817)
+        (xy 60.626316 33.614803)
+        (xy 60.626317 33.614803)
+        (xy 60.632475 33.618918)
+        (xy 60.688188 33.63)
+        (xy 61.482116 33.63)
+        (xy 61.485812 33.63)
+        (xy 61.541525 33.618918)
+        (xy 61.604703 33.576703)
+        (xy 61.646918 33.513525)
+        (xy 61.648362 33.506261)
+        (xy 61.651198 33.499417)
+        (xy 61.652403 33.499916)
+        (xy 61.674293 33.463394)
+        (xy 61.722 33.446324)
+        (xy 61.769707 33.463394)
+        (xy 61.791596 33.499916)
+        (xy 61.792802 33.499417)
+        (xy 61.795637 33.506261)
+        (xy 61.797082 33.513525)
+        (xy 61.801194 33.51968)
+        (xy 61.801196 33.519683)
+        (xy 61.835182 33.570545)
+        (xy 61.839297 33.576703)
+        (xy 61.845454 33.580817)
+        (xy 61.896316 33.614803)
+        (xy 61.896317 33.614803)
+        (xy 61.902475 33.618918)
+        (xy 61.958188 33.63)
+        (xy 62.752116 33.63)
+        (xy 62.755812 33.63)
+        (xy 62.811525 33.618918)
+        (xy 62.874703 33.576703)
+        (xy 62.916918 33.513525)
+        (xy 62.928 33.457812)
+        (xy 62.928 32.410746)
+        (xy 70.2125 32.410746)
+        (xy 70.212962 32.416618)
+        (xy 70.226984 32.505151)
+        (xy 70.230597 32.516271)
+        (xy 70.284976 32.622994)
+        (xy 70.291851 32.632456)
+        (xy 70.376543 32.717148)
+        (xy 70.386005 32.724023)
+        (xy 70.492728 32.778402)
+        (xy 70.503848 32.782015)
+        (xy 70.592381 32.796037)
+        (xy 70.598254 32.7965)
+        (xy 70.716098 32.7965)
+        (xy 70.723907 32.794407)
+        (xy 70.726 32.786598)
+        (xy 70.98 32.786598)
+        (xy 70.982092 32.794407)
+        (xy 70.989902 32.7965)
+        (xy 71.107746 32.7965)
+        (xy 71.113618 32.796037)
+        (xy 71.202151 32.782015)
+        (xy 71.213271 32.778402)
+        (xy 71.319994 32.724023)
+        (xy 71.329456 32.717148)
+        (xy 71.414148 32.632456)
+        (xy 71.421023 32.622994)
+        (xy 71.475402 32.516271)
+        (xy 71.479015 32.505151)
+        (xy 71.493037 32.416618)
+        (xy 71.4935 32.410746)
+        (xy 71.4935 32.267902)
+        (xy 71.491407 32.260092)
+        (xy 71.483598 32.258)
+        (xy 70.989902 32.258)
+        (xy 70.982092 32.260092)
+        (xy 70.98 32.267902)
+        (xy 70.98 32.786598)
+        (xy 70.726 32.786598)
+        (xy 70.726 32.267902)
+        (xy 70.723907 32.260092)
+        (xy 70.716098 32.258)
+        (xy 70.222402 32.258)
+        (xy 70.214592 32.260092)
+        (xy 70.2125 32.267902)
+        (xy 70.2125 32.410746)
+        (xy 62.928 32.410746)
+        (xy 62.928 31.994098)
+        (xy 70.2125 31.994098)
+        (xy 70.214592 32.001907)
+        (xy 70.222402 32.004)
+        (xy 70.716098 32.004)
+        (xy 70.723907 32.001907)
+        (xy 70.726 31.994098)
+        (xy 70.98 31.994098)
+        (xy 70.982092 32.001907)
+        (xy 70.989902 32.004)
+        (xy 71.483598 32.004)
+        (xy 71.491407 32.001907)
+        (xy 71.4935 31.994098)
+        (xy 71.4935 31.851254)
+        (xy 71.493037 31.845381)
+        (xy 71.479015 31.756848)
+        (xy 71.475402 31.745728)
+        (xy 71.421023 31.639005)
+        (xy 71.414148 31.629543)
+        (xy 71.329456 31.544851)
+        (xy 71.319994 31.537976)
+        (xy 71.213271 31.483597)
+        (xy 71.202151 31.479984)
+        (xy 71.113618 31.465962)
+        (xy 71.107746 31.4655)
+        (xy 70.989902 31.4655)
+        (xy 70.982092 31.467592)
+        (xy 70.98 31.475402)
+        (xy 70.98 31.994098)
+        (xy 70.726 31.994098)
+        (xy 70.726 31.475402)
+        (xy 70.723907 31.467592)
+        (xy 70.716098 31.4655)
+        (xy 70.598254 31.4655)
+        (xy 70.592381 31.465962)
+        (xy 70.503848 31.479984)
+        (xy 70.492728 31.483597)
+        (xy 70.386005 31.537976)
+        (xy 70.376543 31.544851)
+        (xy 70.291851 31.629543)
+        (xy 70.284976 31.639005)
+        (xy 70.230597 31.745728)
+        (xy 70.226984 31.756848)
+        (xy 70.212962 31.845381)
+        (xy 70.2125 31.851254)
+        (xy 70.2125 31.994098)
+        (xy 62.928 31.994098)
+        (xy 62.928 31.820188)
+        (xy 62.916918 31.764475)
+        (xy 62.911718 31.756693)
+        (xy 62.878817 31.707454)
+        (xy 62.874703 31.701297)
+        (xy 62.868545 31.697182)
+        (xy 62.817683 31.663196)
+        (xy 62.81768 31.663194)
+        (xy 62.811525 31.659082)
+        (xy 62.804261 31.657637)
+        (xy 62.802013 31.65719)
+        (xy 62.799481 31.655657)
+        (xy 62.797417 31.654802)
+        (xy 62.797547 31.654486)
+        (xy 62.75813 31.63062)
+        (xy 62.741497 31.582092)
+        (xy 62.759853 31.534189)
+        (xy 62.778382 31.512806)
+        (xy 62.837608 31.383119)
+        (xy 62.857898 31.242)
+        (xy 62.856821 31.234513)
+        (xy 62.859902 31.200066)
+        (xy 62.878079 31.170639)
+        (xy 63.204724 30.843994)
+        (xy 63.209537 30.839583)
+        (xy 63.23936 30.81456)
+        (xy 63.25882 30.780853)
+        (xy 63.262319 30.77536)
+        (xy 63.284652 30.743466)
+        (xy 63.286354 30.73711)
+        (xy 63.289136 30.731147)
+        (xy 63.289145 30.731151)
+        (xy 63.289901 30.729324)
+        (xy 63.289891 30.729321)
+        (xy 63.29214 30.72314)
+        (xy 63.295432 30.71744)
+        (xy 63.302187 30.679121)
+        (xy 63.303603 30.672733)
+        (xy 63.306283 30.662731)
+        (xy 63.333143 30.622539)
+        (xy 63.37892 30.607)
+        (xy 63.871098 30.607)
+        (xy 63.881 30.607)
+        (xy 63.881 27.162491)
+        (xy 65.9895 27.162491)
+        (xy 65.989773 27.167016)
+        (xy 66.004093 27.284949)
+        (xy 66.006253 27.293712)
+        (xy 66.062488 27.441992)
+        (xy 66.066687 27.449993)
+        (xy 66.156773 27.580505)
+        (xy 66.162762 27.587265)
+        (xy 66.281468 27.692429)
+        (xy 66.288897 27.697557)
+        (xy 66.429319 27.771256)
+        (xy 66.43776 27.774457)
+        (xy 66.541886 27.800122)
+        (xy 66.550448 27.799604)
+        (xy 66.553 27.791416)
+        (xy 66.807 27.791416)
+        (xy 66.809551 27.799604)
+        (xy 66.818113 27.800122)
+        (xy 66.922239 27.774457)
+        (xy 66.93068 27.771256)
+        (xy 67.071102 27.697557)
+        (xy 67.078531 27.692429)
+        (xy 67.134433 27.642905)
+        (xy 67.172985 27.624849)
+        (xy 67.215163 27.630618)
+        (xy 67.24745 27.658363)
+        (xy 67.2595 27.699193)
+        (xy 67.2595 28.228066)
+        (xy 67.260221 28.235386)
+        (xy 67.269107 28.280063)
+        (xy 67.274668 28.293488)
+        (xy 67.308543 28.344186)
+        (xy 67.318813 28.354456)
+        (xy 67.369511 28.388331)
+        (xy 67.382936 28.393892)
+        (xy 67.427613 28.402778)
+        (xy 67.434934 28.4035)
+        (xy 67.613098 28.4035)
+        (xy 67.620907 28.401407)
+        (xy 67.623 28.393598)
+        (xy 67.623 27.624902)
+        (xy 67.620907 27.617092)
+        (xy 67.613098 27.615)
+        (xy 67.2947 27.615)
+        (xy 67.2571 27.604925)
+        (xy 67.229575 27.5774)
+        (xy 67.2195 27.5398)
+        (xy 67.2195 27.4362)
+        (xy 67.229575 27.3986)
+        (xy 67.2571 27.371075)
+        (xy 67.2947 27.361)
+        (xy 67.613098 27.361)
+        (xy 67.620907 27.358907)
+        (xy 67.623 27.351098)
+        (xy 67.623 26.582399)
+        (xy 67.620907 26.574592)
+        (xy 67.6131 26.5725)
+        (xy 67.4457 26.5725)
+        (xy 67.4081 26.562425)
+        (xy 67.380575 26.5349)
+        (xy 67.3705 26.4973)
+        (xy 67.3705 26.043)
+        (xy 67.529534 26.043)
+        (xy 67.530177 26.047884)
+        (xy 67.543594 26.1498)
+        (xy 67.549313 26.193236)
+        (xy 67.551197 26.197784)
+        (xy 67.605417 26.328684)
+        (xy 67.605419 26.328688)
+        (xy 67.607302 26.333233)
+        (xy 67.6103 26.33714)
+        (xy 67.686233 26.436098)
+        (xy 67.696629 26.449646)
+        (xy 67.696631 26.449649)
+        (xy 67.699549 26.453451)
+        (xy 67.698792 26.454031)
+        (xy 67.707086 26.470848)
+        (xy 67.735446 26.480996)
+        (xy 67.819767 26.545698)
+        (xy 67.824318 26.547583)
+        (xy 67.830577 26.550176)
+        (xy 67.864326 26.577873)
+        (xy 67.877 26.619652)
+        (xy 67.877 28.393598)
+        (xy 67.879092 28.401407)
+        (xy 67.886902 28.4035)
+        (xy 68.0298 28.4035)
+        (xy 68.0674 28.413575)
+        (xy 68.094925 28.4411)
+        (xy 68.105 28.4787)
+        (xy 68.105 30.039793)
+        (xy 68.104527 30.048212)
+        (xy 68.100919 30.080229)
+        (xy 68.100919 30.080233)
+        (xy 68.100289 30.085827)
+        (xy 68.101335 30.09136)
+        (xy 68.101336 30.091362)
+        (xy 68.110947 30.14216)
+        (xy 68.111418 30.144931)
+        (xy 68.119034 30.195462)
+        (xy 68.119967 30.201647)
+        (xy 68.122411 30.206722)
+        (xy 68.12311 30.208988)
+        (xy 68.123221 30.209435)
+        (xy 68.123394 30.209853)
+        (xy 68.124181 30.212102)
+        (xy 68.125228 30.217634)
+        (xy 68.132462 30.231321)
+        (xy 68.152022 30.268332)
+        (xy 68.153281 30.270825)
+        (xy 68.178171 30.322509)
+        (xy 68.182 30.326636)
+        (xy 68.18334 30.328601)
+        (xy 68.183575 30.328992)
+        (xy 68.183863 30.329339)
+        (xy 68.185278 30.331256)
+        (xy 68.18791 30.336235)
+        (xy 68.191894 30.340219)
+        (xy 68.228458 30.376783)
+        (xy 68.230409 30.378808)
+        (xy 68.269413 30.420844)
+        (xy 68.274291 30.42366)
+        (xy 68.276148 30.425141)
+        (xy 68.282435 30.43076)
+        (xy 68.879682 31.028007)
+        (xy 68.885301 31.034294)
+        (xy 68.89946 31.052048)
+        (xy 68.908905 31.063892)
+        (xy 68.915122 31.068131)
+        (xy 68.956266 31.096183)
+        (xy 68.958559 31.09781)
+        (xy 68.988191 31.119679)
+        (xy 69.004716 31.131875)
+        (xy 69.010034 31.133735)
+        (xy 69.012135 31.134846)
+        (xy 69.012524 31.135081)
+        (xy 69.012957 31.13526)
+        (xy 69.015085 31.136285)
+        (xy 69.019741 31.139459)
+        (xy 69.074533 31.15636)
+        (xy 69.077176 31.157229)
+        (xy 69.082313 31.159027)
+        (xy 69.126015 31.17432)
+        (xy 69.126018 31.17432)
+        (xy 69.131335 31.176181)
+        (xy 69.136964 31.176391)
+        (xy 69.139293 31.176832)
+        (xy 69.139737 31.176942)
+        (xy 69.140205 31.176986)
+        (xy 69.142538 31.177337)
+        (xy 69.147927 31.179)
+        (xy 69.205293 31.179)
+        (xy 69.208103 31.179052)
+        (xy 69.265386 31.181196)
+        (xy 69.270827 31.179738)
+        (xy 69.273181 31.179473)
+        (xy 69.281599 31.179)
+        (xy 71.8828 31.179)
+        (xy 71.9204 31.189075)
+        (xy 71.947925 31.2166)
+        (xy 71.958 31.2542)
+        (xy 71.958 31.483055)
+        (xy 71.949804 31.517195)
+        (xy 71.930258 31.540078)
+        (xy 71.930434 31.540254)
+        (xy 71.928207 31.54248)
+        (xy 71.928201 31.542486)
+        (xy 71.92625 31.544437)
+        (xy 71.926247 31.54444)
+        (xy 71.841443 31.629244)
+        (xy 71.84144 31.629247)
+        (xy 71.837254 31.633434)
+        (xy 71.834567 31.638706)
+        (xy 71.834565 31.63871)
+        (xy 71.780115 31.745573)
+        (xy 71.780112 31.745579)
+        (xy 71.777429 31.750847)
+        (xy 71.776504 31.756686)
+        (xy 71.776502 31.756693)
+        (xy 71.766329 31.820928)
+        (xy 71.762 31.848263)
+        (xy 71.762 31.851215)
+        (xy 71.762 31.851216)
+        (xy 71.762 32.410781)
+        (xy 71.762 32.410793)
+        (xy 71.762001 32.413736)
+        (xy 71.762462 32.41665)
+        (xy 71.762463 32.416656)
+        (xy 71.776478 32.505151)
+        (xy 71.777429 32.511153)
+        (xy 71.780114 32.516423)
+        (xy 71.780115 32.516425)
+        (xy 71.831935 32.618128)
+        (xy 71.837254 32.628566)
+        (xy 71.930434 32.721746)
+        (xy 71.976324 32.745128)
+        (xy 72.041254 32.778212)
+        (xy 72.047847 32.781571)
+        (xy 72.053692 32.782496)
+        (xy 72.053693 32.782497)
+        (xy 72.064351 32.784185)
+        (xy 72.145263 32.797)
+        (xy 72.660736 32.796999)
+        (xy 72.758153 32.781571)
+        (xy 72.875566 32.721746)
+        (xy 72.968746 32.628566)
+        (xy 73.028571 32.511153)
+        (xy 73.044 32.413737)
+        (xy 73.043999 32.083266)
+        (xy 73.3445 32.083266)
+        (xy 73.34482 32.088159)
+        (xy 73.350086 32.128156)
+        (xy 73.353268 32.139073)
+        (xy 73.397311 32.233524)
+        (xy 73.404749 32.244146)
+        (xy 73.477853 32.31725)
+        (xy 73.488475 32.324688)
+        (xy 73.582926 32.368731)
+        (xy 73.593843 32.371913)
+        (xy 73.63384 32.377179)
+        (xy 73.638734 32.3775)
+        (xy 73.678098 32.3775)
+        (xy 73.685907 32.375407)
+        (xy 73.688 32.367598)
+        (xy 73.688 32.013902)
+        (xy 73.685907 32.006092)
+        (xy 73.678098 32.004)
+        (xy 73.354402 32.004)
+        (xy 73.346592 32.006092)
+        (xy 73.3445 32.013902)
+        (xy 73.3445 32.083266)
+        (xy 73.043999 32.083266)
+        (xy 73.043999 31.848264)
+        (xy 73.028571 31.750847)
+        (xy 73.023094 31.740098)
+        (xy 73.3445 31.740098)
+        (xy 73.346592 31.747907)
+        (xy 73.354402 31.75)
+        (xy 73.678098 31.75)
+        (xy 73.685907 31.747907)
+        (xy 73.688 31.740098)
+        (xy 73.688 31.386402)
+        (xy 73.685907 31.378592)
+        (xy 73.678098 31.3765)
+        (xy 73.638734 31.3765)
+        (xy 73.63384 31.37682)
+        (xy 73.593843 31.382086)
+        (xy 73.582926 31.385268)
+        (xy 73.488475 31.429311)
+        (xy 73.477853 31.436749)
+        (xy 73.404749 31.509853)
+        (xy 73.397311 31.520475)
+        (xy 73.353268 31.614926)
+        (xy 73.350086 31.625843)
+        (xy 73.34482 31.66584)
+        (xy 73.3445 31.670734)
+        (xy 73.3445 31.740098)
+        (xy 73.023094 31.740098)
+        (xy 72.968746 31.633434)
+        (xy 72.875566 31.540254)
+        (xy 72.875566 31.540253)
+        (xy 72.875741 31.540078)
+        (xy 72.856196 31.517195)
+        (xy 72.848 31.483055)
+        (xy 72.848 31.2542)
+        (xy 72.858075 31.2166)
+        (xy 72.8856 31.189075)
+        (xy 72.9232 31.179)
+        (xy 73.338927 31.179)
+        (xy 73.376793 31.179)
+        (xy 73.385212 31.179473)
+        (xy 73.422827 31.183711)
+        (xy 73.440796 31.18031)
+        (xy 73.454777 31.179)
+        (xy 74.900793 31.179)
+        (xy 74.909212 31.179473)
+        (xy 74.946827 31.183711)
+        (xy 75.003177 31.173048)
+        (xy 75.005933 31.17258)
+        (xy 75.062647 31.164033)
+        (xy 75.067731 31.161583)
+        (xy 75.069984 31.160889)
+        (xy 75.070436 31.160777)
+        (xy 75.070878 31.160594)
+        (xy 75.073087 31.15982)
+        (xy 75.078634 31.158772)
+        (xy 75.129348 31.131967)
+        (xy 75.131825 31.130718)
+        (xy 75.183509 31.105829)
+        (xy 75.187641 31.101993)
+        (xy 75.189594 31.100663)
+        (xy 75.189991 31.100423)
+        (xy 75.190355 31.100122)
+        (xy 75.192246 31.098726)
+        (xy 75.197235 31.09609)
+        (xy 75.237822 31.055501)
+        (xy 75.239766 31.053628)
+        (xy 75.281844 31.014587)
+        (xy 75.284664 31.0097)
+        (xy 75.286137 31.007854)
+        (xy 75.291742 31.001581)
+        (xy 75.727301 30.566023)
+        (xy 75.751695 30.549724)
+        (xy 75.780473 30.544)
+        (xy 78.504527 30.544)
+        (xy 78.533305 30.549724)
+        (xy 78.557701 30.566026)
+        (xy 79.542974 31.551299)
+        (xy 79.559276 31.575695)
+        (xy 79.565 31.604473)
+        (xy 79.565 36.188127)
+        (xy 79.559276 36.216905)
+        (xy 79.542974 36.241301)
+        (xy 79.514901 36.269374)
+        (xy 79.490505 36.285676)
+        (xy 79.461727 36.2914)
+        (xy 78.912388 36.2914)
+        (xy 78.908763 36.29212)
+        (xy 78.908763 36.292121)
+        (xy 78.863938 36.301037)
+        (xy 78.863936 36.301037)
+        (xy 78.856675 36.302482)
+        (xy 78.850521 36.306593)
+        (xy 78.850516 36.306596)
+        (xy 78.799654 36.340582)
+        (xy 78.799651 36.340584)
+        (xy 78.793497 36.344697)
+        (xy 78.789384 36.350851)
+        (xy 78.789382 36.350854)
+        (xy 78.755396 36.401716)
+        (xy 78.755393 36.401721)
+        (xy 78.751282 36.407875)
+        (xy 78.749837 36.415136)
+        (xy 78.749837 36.415138)
+        (xy 78.745433 36.437281)
+        (xy 78.7402 36.463588)
+        (xy 78.7402 37.501212)
+        (xy 78.740921 37.504836)
+        (xy 78.748475 37.542816)
+        (xy 78.751282 37.556925)
+        (xy 78.755394 37.56308)
+        (xy 78.755396 37.563083)
+        (xy 78.789382 37.613945)
+        (xy 78.793497 37.620103)
+        (xy 78.799654 37.624217)
+        (xy 78.850516 37.658203)
+        (xy 78.850517 37.658203)
+        (xy 78.856675 37.662318)
+        (xy 78.912388 37.6734)
+        (xy 79.946316 37.6734)
+        (xy 79.950012 37.6734)
+        (xy 80.005725 37.662318)
+        (xy 80.068903 37.620103)
+        (xy 80.111118 37.556925)
+        (xy 80.1222 37.501212)
+        (xy 80.1222 37.338)
+        (xy 82.049102 37.338)
+        (xy 82.049867 37.343321)
+        (xy 82.068626 37.473797)
+        (xy 82.068627 37.473802)
+        (xy 82.069392 37.479119)
+        (xy 82.071624 37.484008)
+        (xy 82.071626 37.484012)
+        (xy 82.126382 37.603911)
+        (xy 82.126383 37.603913)
+        (xy 82.128618 37.608806)
+        (xy 82.132138 37.612869)
+        (xy 82.13214 37.612871)
+        (xy 82.138407 37.620103)
+        (xy 82.221982 37.716553)
+        (xy 82.226504 37.719459)
+        (xy 82.226505 37.71946)
+        (xy 82.337397 37.790727)
+        (xy 82.341919 37.793633)
+        (xy 82.478715 37.8338)
+        (xy 82.615904 37.8338)
+        (xy 82.621285 37.8338)
+        (xy 82.758081 37.793633)
+        (xy 82.878018 37.716553)
+        (xy 82.971382 37.608806)
+        (xy 83.030608 37.479119)
+        (xy 83.047065 37.364657)
+        (xy 83.064668 37.326114)
+        (xy 83.100314 37.303206)
+        (xy 83.142686 37.303206)
+        (xy 83.178332 37.326114)
+        (xy 83.195934 37.364657)
+        (xy 83.196691 37.369918)
+        (xy 83.211626 37.473797)
+        (xy 83.211627 37.473802)
+        (xy 83.212392 37.479119)
+        (xy 83.214624 37.484008)
+        (xy 83.214626 37.484012)
+        (xy 83.269382 37.603911)
+        (xy 83.269383 37.603913)
+        (xy 83.271618 37.608806)
+        (xy 83.275138 37.612869)
+        (xy 83.27514 37.612871)
+        (xy 83.281407 37.620103)
+        (xy 83.364982 37.716553)
+        (xy 83.369504 37.719459)
+        (xy 83.369505 37.71946)
+        (xy 83.480397 37.790727)
+        (xy 83.484919 37.793633)
+        (xy 83.621715 37.8338)
+        (xy 83.758904 37.8338)
+        (xy 83.764285 37.8338)
+        (xy 83.901081 37.793633)
+        (xy 84.021018 37.716553)
+        (xy 84.106533 37.617861)
+        (xy 84.125762 37.601985)
+        (xy 84.15456 37.58536)
+        (xy 84.179583 37.555537)
+        (xy 84.183994 37.550724)
+        (xy 91.652724 30.081994)
+        (xy 91.657537 30.077583)
+        (xy 91.68736 30.05256)
+        (xy 91.70682 30.018853)
+        (xy 91.710319 30.01336)
+        (xy 91.732652 29.981466)
+        (xy 91.734354 29.97511)
+        (xy 91.737136 29.969147)
+        (xy 91.737145 29.969151)
+        (xy 91.737901 29.967324)
+        (xy 91.737891 29.967321)
+        (xy 91.74014 29.96114)
+        (xy 91.743432 29.95544)
+        (xy 91.750187 29.917121)
+        (xy 91.751605 29.910728)
+        (xy 91.761677 29.873143)
+        (xy 91.758285 29.834383)
+        (xy 91.758 29.82783)
+        (xy 91.758 26.56017)
+        (xy 91.758286 26.553616)
+        (xy 91.760347 26.53006)
+        (xy 91.761677 26.514857)
+        (xy 91.751606 26.477275)
+        (xy 91.750187 26.470875)
+        (xy 91.743432 26.43256)
+        (xy 91.740142 26.426861)
+        (xy 91.737893 26.420682)
+        (xy 91.737902 26.420678)
+        (xy 91.737144 26.418848)
+        (xy 91.737136 26.418852)
+        (xy 91.734353 26.412886)
+        (xy 91.732652 26.406534)
+        (xy 91.710332 26.374658)
+        (xy 91.706809 26.369127)
+        (xy 91.690651 26.34114)
+        (xy 91.69065 26.341139)
+        (xy 91.68736 26.33544)
+        (xy 91.657551 26.310427)
+        (xy 91.652715 26.305995)
+        (xy 90.788004 25.441284)
+        (xy 90.783572 25.436448)
+        (xy 90.762787 25.411678)
+        (xy 90.75856 25.40664)
+        (xy 90.752867 25.403353)
+        (xy 90.752861 25.403348)
+        (xy 90.724866 25.387185)
+        (xy 90.719335 25.383662)
+        (xy 90.700534 25.370498)
+        (xy 90.687466 25.361348)
+        (xy 90.681111 25.359644)
+        (xy 90.67515 25.356865)
+        (xy 90.675153 25.356857)
+        (xy 90.673321 25.356098)
+        (xy 90.673319 25.356107)
+        (xy 90.667136 25.353856)
+        (xy 90.66144 25.350568)
+        (xy 90.654963 25.349426)
+        (xy 90.654961 25.349425)
+        (xy 90.623133 25.343813)
+        (xy 90.616731 25.342394)
+        (xy 90.585498 25.334025)
+        (xy 90.585493 25.334024)
+        (xy 90.579143 25.332323)
+        (xy 90.572591 25.332896)
+        (xy 90.572589 25.332896)
+        (xy 90.540384 25.335714)
+        (xy 90.53383 25.336)
+        (xy 89.824868 25.336)
+        (xy 89.79609 25.330276)
+        (xy 89.771694 25.313974)
+        (xy 89.729746 25.272026)
+        (xy 89.708452 25.229318)
+        (xy 89.717149 25.182394)
+        (xy 89.752334 25.150153)
+        (xy 89.775787 25.139711)
+        (xy 89.775787 25.13971)
+        (xy 89.779385 25.138109)
+        (xy 89.926659 25.031108)
+        (xy 90.048468 24.895826)
+        (xy 90.139488 24.738174)
+        (xy 90.195742 24.565043)
+        (xy 90.21477 24.384)
+        (xy 90.195742 24.202957)
+        (xy 90.142179 24.038107)
+        (xy 90.140706 24.033574)
+        (xy 90.140705 24.033572)
+        (xy 90.139488 24.029826)
+        (xy 90.048468 23.872174)
+        (xy 89.926659 23.736892)
+        (xy 89.779385 23.629891)
+        (xy 89.775791 23.628291)
+        (xy 89.775788 23.628289)
+        (xy 89.61668 23.55745)
+        (xy 89.616676 23.557448)
+        (xy 89.613083 23.555849)
+        (xy 89.609232 23.55503)
+        (xy 89.609231 23.55503)
+        (xy 89.43887 23.518818)
+        (xy 89.438866 23.518817)
+        (xy 89.43502 23.518)
+        (xy 89.25298 23.518)
+        (xy 89.249134 23.518817)
+        (xy 89.249129 23.518818)
+        (xy 89.078768 23.55503)
+        (xy 89.078764 23.555031)
+        (xy 89.074917 23.555849)
+        (xy 89.071326 23.557447)
+        (xy 89.071319 23.55745)
+        (xy 88.912211 23.628289)
+        (xy 88.912203 23.628293)
+        (xy 88.908615 23.629891)
+        (xy 88.905431 23.632204)
+        (xy 88.905428 23.632206)
+        (xy 88.825623 23.690188)
+        (xy 88.761341 23.736892)
+        (xy 88.758706 23.739817)
+        (xy 88.758703 23.739821)
+        (xy 88.642171 23.869242)
+        (xy 88.642166 23.869247)
+        (xy 88.639532 23.872174)
+        (xy 88.637562 23.875584)
+        (xy 88.637559 23.87559)
+        (xy 88.550482 24.026413)
+        (xy 88.548512 24.029826)
+        (xy 88.547297 24.033564)
+        (xy 88.547293 24.033574)
+        (xy 88.493475 24.199209)
+        (xy 88.493473 24.199216)
+        (xy 88.492258 24.202957)
+        (xy 88.491846 24.206871)
+        (xy 88.491846 24.206874)
+        (xy 88.486798 24.254907)
+        (xy 88.47323 24.384)
+        (xy 88.473642 24.38792)
+        (xy 88.491834 24.561015)
+        (xy 88.492258 24.565043)
+        (xy 88.493474 24.568785)
+        (xy 88.493475 24.56879)
+        (xy 88.547293 24.734425)
+        (xy 88.547296 24.734432)
+        (xy 88.548512 24.738174)
+        (xy 88.558535 24.755534)
+        (xy 88.636114 24.889907)
+        (xy 88.639532 24.895826)
+        (xy 88.761341 25.031108)
+        (xy 88.908615 25.138109)
+        (xy 88.912208 25.139708)
+        (xy 88.912212 25.139711)
+        (xy 88.981386 25.170509)
+        (xy 89.013868 25.198251)
+        (xy 89.026 25.239208)
+        (xy 89.026 25.31883)
+        (xy 89.025714 25.325384)
+        (xy 89.02296 25.356867)
+        (xy 89.022323 25.364143)
+        (xy 89.024024 25.370493)
+        (xy 89.024025 25.370498)
+        (xy 89.032394 25.401731)
+        (xy 89.033813 25.408133)
+        (xy 89.039425 25.439961)
+        (xy 89.039426 25.439963)
+        (xy 89.040568 25.44644)
+        (xy 89.043856 25.452136)
+        (xy 89.046107 25.458319)
+        (xy 89.046098 25.458321)
+        (xy 89.046857 25.460153)
+        (xy 89.046865 25.46015)
+        (xy 89.049644 25.466111)
+        (xy 89.051348 25.472466)
+        (xy 89.058243 25.482313)
+        (xy 89.073662 25.504335)
+        (xy 89.077185 25.509866)
+        (xy 89.093348 25.537861)
+        (xy 89.093353 25.537867)
+        (xy 89.09664 25.54356)
+        (xy 89.101678 25.547787)
+        (xy 89.126448 25.568572)
+        (xy 89.131284 25.573004)
+        (xy 89.273906 25.715626)
+        (xy 89.294487 25.754129)
+        (xy 89.290208 25.797578)
+        (xy 89.262511 25.831327)
+        (xy 89.220732 25.844)
+        (xy 86.014868 25.844)
+        (xy 85.98609 25.838276)
+        (xy 85.961693 25.821974)
+        (xy 85.684025 25.544305)
+        (xy 85.667724 25.519909)
+        (xy 85.662 25.491131)
+        (xy 85.662 25.239208)
+        (xy 85.674132 25.198251)
+        (xy 85.706614 25.170509)
+        (xy 85.775787 25.139711)
+        (xy 85.775787 25.13971)
+        (xy 85.779385 25.138109)
+        (xy 85.926659 25.031108)
+        (xy 86.048468 24.895826)
+        (xy 86.139488 24.738174)
+        (xy 86.195742 24.565043)
+        (xy 86.200318 24.521509)
+        (xy 86.488185 24.521509)
+        (xy 86.492337 24.561015)
+        (xy 86.493969 24.568691)
+        (xy 86.547755 24.734223)
+        (xy 86.550941 24.741379)
+        (xy 86.637966 24.892113)
+        (xy 86.642578 24.898461)
+        (xy 86.759042 25.027806)
+        (xy 86.764863 25.033048)
+        (xy 86.905683 25.13536)
+        (xy 86.912458 25.139272)
+        (xy 87.071474 25.21007)
+        (xy 87.078926 25.212492)
+        (xy 87.206006 25.239504)
+        (xy 87.214506 25.23876)
+        (xy 87.217 25.230603)
+        (xy 87.471 25.230603)
+        (xy 87.473493 25.23876)
+        (xy 87.481993 25.239504)
+        (xy 87.609073 25.212492)
+        (xy 87.616525 25.21007)
+        (xy 87.775541 25.139272)
+        (xy 87.782316 25.13536)
+        (xy 87.923136 25.033048)
+        (xy 87.928957 25.027806)
+        (xy 88.045421 24.898461)
+        (xy 88.050033 24.892113)
+        (xy 88.137058 24.741379)
+        (xy 88.140244 24.734223)
+        (xy 88.19403 24.568691)
+        (xy 88.195662 24.561015)
+        (xy 88.199814 24.521509)
+        (xy 88.198366 24.513298)
+        (xy 88.19035 24.511)
+        (xy 87.480902 24.511)
+        (xy 87.473092 24.513092)
+        (xy 87.471 24.520902)
+        (xy 87.471 25.230603)
+        (xy 87.217 25.230603)
+        (xy 87.217 24.520902)
+        (xy 87.214907 24.513092)
+        (xy 87.207098 24.511)
+        (xy 86.49765 24.511)
+        (xy 86.489633 24.513298)
+        (xy 86.488185 24.521509)
+        (xy 86.200318 24.521509)
+        (xy 86.21477 24.384)
+        (xy 86.200317 24.24649)
+        (xy 86.488185 24.24649)
+        (xy 86.489633 24.254701)
+        (xy 86.49765 24.257)
+        (xy 87.207098 24.257)
+        (xy 87.214907 24.254907)
+        (xy 87.217 24.247098)
+        (xy 87.471 24.247098)
+        (xy 87.473092 24.254907)
+        (xy 87.480902 24.257)
+        (xy 88.19035 24.257)
+        (xy 88.198366 24.254701)
+        (xy 88.199814 24.24649)
+        (xy 88.195662 24.206984)
+        (xy 88.19403 24.199308)
+        (xy 88.140244 24.033776)
+        (xy 88.137058 24.02662)
+        (xy 88.050033 23.875886)
+        (xy 88.045421 23.869538)
+        (xy 87.928957 23.740193)
+        (xy 87.923136 23.734951)
+        (xy 87.782316 23.632639)
+        (xy 87.775541 23.628727)
+        (xy 87.616525 23.557929)
+        (xy 87.609073 23.555507)
+        (xy 87.481993 23.528495)
+        (xy 87.473493 23.529239)
+        (xy 87.471 23.537397)
+        (xy 87.471 24.247098)
+        (xy 87.217 24.247098)
+        (xy 87.217 23.537397)
+        (xy 87.214506 23.529239)
+        (xy 87.206006 23.528495)
+        (xy 87.078926 23.555507)
+        (xy 87.071474 23.557928)
+        (xy 86.912461 23.628726)
+        (xy 86.90568 23.632642)
+        (xy 86.764868 23.734948)
+        (xy 86.75904 23.740195)
+        (xy 86.642578 23.869538)
+        (xy 86.637966 23.875886)
+        (xy 86.550941 24.02662)
+        (xy 86.547755 24.033776)
+        (xy 86.493969 24.199308)
+        (xy 86.492337 24.206984)
+        (xy 86.488185 24.24649)
+        (xy 86.200317 24.24649)
+        (xy 86.195742 24.202957)
+        (xy 86.142179 24.038107)
+        (xy 86.140706 24.033574)
+        (xy 86.140705 24.033572)
+        (xy 86.139488 24.029826)
+        (xy 86.048468 23.872174)
+        (xy 85.926659 23.736892)
+        (xy 85.779385 23.629891)
+        (xy 85.775791 23.628291)
+        (xy 85.775788 23.628289)
+        (xy 85.61668 23.55745)
+        (xy 85.616676 23.557448)
+        (xy 85.613083 23.555849)
+        (xy 85.609232 23.55503)
+        (xy 85.609231 23.55503)
+        (xy 85.43887 23.518818)
+        (xy 85.438866 23.518817)
+        (xy 85.43502 23.518)
+        (xy 85.25298 23.518)
+        (xy 85.249134 23.518817)
+        (xy 85.249129 23.518818)
+        (xy 85.078768 23.55503)
+        (xy 85.078764 23.555031)
+        (xy 85.074917 23.555849)
+        (xy 85.071326 23.557447)
+        (xy 85.071319 23.55745)
+        (xy 84.912211 23.628289)
+        (xy 84.912203 23.628293)
+        (xy 84.908615 23.629891)
+        (xy 84.905431 23.632204)
+        (xy 84.905428 23.632206)
+        (xy 84.825623 23.690188)
+        (xy 84.761341 23.736892)
+        (xy 84.758706 23.739817)
+        (xy 84.758703 23.739821)
+        (xy 84.642171 23.869242)
+        (xy 84.642166 23.869247)
+        (xy 84.639532 23.872174)
+        (xy 84.637562 23.875584)
+        (xy 84.637559 23.87559)
+        (xy 84.550482 24.026413)
+        (xy 84.548512 24.029826)
+        (xy 84.547297 24.033564)
+        (xy 84.547293 24.033574)
+        (xy 84.493475 24.199209)
+        (xy 84.493473 24.199216)
+        (xy 84.492258 24.202957)
+        (xy 84.491846 24.206871)
+        (xy 84.491846 24.206874)
+        (xy 84.486798 24.254907)
+        (xy 84.47323 24.384)
+        (xy 84.473642 24.38792)
+        (xy 84.491834 24.561015)
+        (xy 84.492258 24.565043)
+        (xy 84.493474 24.568785)
+        (xy 84.493475 24.56879)
+        (xy 84.547293 24.734425)
+        (xy 84.547296 24.734432)
+        (xy 84.548512 24.738174)
+        (xy 84.558535 24.755534)
+        (xy 84.636114 24.889907)
+        (xy 84.639532 24.895826)
+        (xy 84.761341 25.031108)
+        (xy 84.908615 25.138109)
+        (xy 84.912208 25.139708)
+        (xy 84.912212 25.139711)
+        (xy 84.981386 25.170509)
+        (xy 85.013868 25.198251)
+        (xy 85.026 25.239208)
+        (xy 85.026 25.63683)
+        (xy 85.025714 25.643384)
+        (xy 85.02432 25.659322)
+        (xy 85.022323 25.682143)
+        (xy 85.024024 25.688493)
+        (xy 85.024025 25.688498)
+        (xy 85.032394 25.719731)
+        (xy 85.033813 25.726133)
+        (xy 85.039425 25.757961)
+        (xy 85.039426 25.757963)
+        (xy 85.040568 25.76444)
+        (xy 85.043856 25.770136)
+        (xy 85.046107 25.776319)
+        (xy 85.046098 25.776321)
+        (xy 85.046857 25.778153)
+        (xy 85.046865 25.77815)
+        (xy 85.049644 25.784111)
+        (xy 85.051348 25.790466)
+        (xy 85.055121 25.795854)
+        (xy 85.073662 25.822335)
+        (xy 85.077185 25.827866)
+        (xy 85.093348 25.855861)
+        (xy 85.093353 25.855867)
+        (xy 85.09664 25.86156)
+        (xy 85.101678 25.865787)
+        (xy 85.126448 25.886572)
+        (xy 85.131284 25.891004)
+        (xy 85.61499 26.374709)
+        (xy 85.619421 26.379544)
+        (xy 85.64444 26.40936)
+        (xy 85.67815 26.428822)
+        (xy 85.683664 26.432335)
+        (xy 85.715534 26.454651)
+        (xy 85.721888 26.456353)
+        (xy 85.727853 26.459135)
+        (xy 85.727848 26.459143)
+        (xy 85.729675 26.4599)
+        (xy 85.729679 26.459892)
+        (xy 85.735862 26.462142)
+        (xy 85.74156 26.465432)
+        (xy 85.779885 26.472189)
+        (xy 85.78627 26.473604)
+        (xy 85.823857 26.483677)
+        (xy 85.862616 26.480285)
+        (xy 85.86917 26.48)
+        (xy 90.134132 26.48)
+        (xy 90.16291 26.485724)
+        (xy 90.187306 26.502026)
+        (xy 90.591974 26.906694)
+        (xy 90.608276 26.93109)
+        (xy 90.614 26.959868)
+        (xy 90.614 29.428132)
+        (xy 90.608276 29.45691)
+        (xy 90.591974 29.481306)
+        (xy 83.964306 36.108974)
+        (xy 83.93991 36.125276)
+        (xy 83.911132 36.131)
+        (xy 83.45617 36.131)
+        (xy 83.449616 36.130714)
+        (xy 83.41741 36.127896)
+        (xy 83.417408 36.127896)
+        (xy 83.410857 36.127323)
+        (xy 83.404507 36.129024)
+        (xy 83.404499 36.129025)
+        (xy 83.373266 36.137394)
+        (xy 83.366865 36.138813)
+        (xy 83.335037 36.144425)
+        (xy 83.335032 36.144426)
+        (xy 83.32856 36.145568)
+        (xy 83.322866 36.148854)
+        (xy 83.316681 36.151106)
+        (xy 83.316678 36.151099)
+        (xy 83.314842 36.15186)
+        (xy 83.314846 36.151867)
+        (xy 83.308888 36.154644)
+        (xy 83.302534 36.156348)
+        (xy 83.297147 36.160119)
+        (xy 83.297142 36.160122)
+        (xy 83.270655 36.178667)
+        (xy 83.265128 36.182189)
+        (xy 83.237133 36.198352)
+        (xy 83.237129 36.198355)
+        (xy 83.23144 36.20164)
+        (xy 83.227215 36.206673)
+        (xy 83.227211 36.206678)
+        (xy 83.206421 36.231454)
+        (xy 83.20199 36.236288)
+        (xy 82.618103 36.820176)
+        (xy 82.59371 36.836476)
+        (xy 82.564932 36.8422)
+        (xy 82.478715 36.8422)
+        (xy 82.473558 36.843714)
+        (xy 82.473552 36.843715)
+        (xy 82.347076 36.880852)
+        (xy 82.347071 36.880854)
+        (xy 82.341919 36.882367)
+        (xy 82.337403 36.885269)
+        (xy 82.337397 36.885272)
+        (xy 82.226505 36.956539)
+        (xy 82.226499 36.956543)
+        (xy 82.221982 36.959447)
+        (xy 82.218461 36.963509)
+        (xy 82.21846 36.963511)
+        (xy 82.13214 37.063128)
+        (xy 82.132136 37.063133)
+        (xy 82.128618 37.067194)
+        (xy 82.126385 37.072082)
+        (xy 82.126382 37.072088)
+        (xy 82.071626 37.191987)
+        (xy 82.071624 37.191993)
+        (xy 82.069392 37.196881)
+        (xy 82.068627 37.202195)
+        (xy 82.068626 37.202202)
+        (xy 82.051911 37.318462)
+        (xy 82.049102 37.338)
+        (xy 80.1222 37.338)
+        (xy 80.1222 36.951874)
+        (xy 80.127924 36.923096)
+        (xy 80.144225 36.8987)
+        (xy 80.30401 36.738914)
+        (xy 80.310299 36.733294)
+        (xy 80.312996 36.731143)
+        (xy 80.339892 36.709695)
+        (xy 80.372215 36.662285)
+        (xy 80.373779 36.660081)
+        (xy 80.407875 36.613884)
+        (xy 80.409736 36.608563)
+        (xy 80.410845 36.606466)
+        (xy 80.411079 36.606077)
+        (xy 80.411264 36.605631)
+        (xy 80.41228 36.60352)
+        (xy 80.415459 36.598859)
+        (xy 80.432379 36.544002)
+        (xy 80.433223 36.541438)
+        (xy 80.452181 36.487265)
+        (xy 80.452391 36.481628)
+        (xy 80.452831 36.479306)
+        (xy 80.452943 36.478854)
+        (xy 80.452987 36.478387)
+        (xy 80.453337 36.476061)
+        (xy 80.455 36.470673)
+        (xy 80.455 36.413307)
+        (xy 80.455053 36.410496)
+        (xy 80.455599 36.395902)
+        (xy 80.457196 36.353214)
+        (xy 80.455738 36.347772)
+        (xy 80.455473 36.345419)
+        (xy 80.455 36.337001)
+        (xy 80.455 32.699441)
+        (xy 81.192501 32.699441)
+        (xy 81.192821 32.704336)
+        (xy 81.198276 32.745779)
+        (xy 81.201461 32.756705)
+        (xy 81.246993 32.854349)
+        (xy 81.254431 32.864971)
+        (xy 81.330028 32.940568)
+        (xy 81.34065 32.948006)
+        (xy 81.438298 32.99354)
+        (xy 81.449215 32.996722)
+        (xy 81.490663 33.002179)
+        (xy 81.495557 33.0025)
+        (xy 82.221098 33.0025)
+        (xy 82.228907 33.000407)
+        (xy 82.231 32.992598)
+        (xy 82.231 32.992597)
+        (xy 82.485 32.992597)
+        (xy 82.487092 33.000406)
+        (xy 82.494902 33.002499)
+        (xy 83.220441 33.002499)
+        (xy 83.225336 33.002178)
+        (xy 83.266779 32.996723)
+        (xy 83.277705 32.993538)
+        (xy 83.375349 32.948006)
+        (xy 83.385971 32.940568)
+        (xy 83.461568 32.864971)
+        (xy 83.469006 32.854349)
+        (xy 83.51454 32.756701)
+        (xy 83.517722 32.745784)
+        (xy 83.523179 32.704336)
+        (xy 83.5235 32.699443)
+        (xy 83.5235 32.648902)
+        (xy 83.521407 32.641092)
+        (xy 83.513598 32.639)
+        (xy 82.494902 32.639)
+        (xy 82.487092 32.641092)
+        (xy 82.485 32.648902)
+        (xy 82.485 32.992597)
+        (xy 82.231 32.992597)
+        (xy 82.231 32.648902)
+        (xy 82.228907 32.641092)
+        (xy 82.221098 32.639)
+        (xy 81.202403 32.639)
+        (xy 81.194593 32.641092)
+        (xy 81.192501 32.648902)
+        (xy 81.192501 32.699441)
+        (xy 80.455 32.699441)
+        (xy 80.455 32.375098)
+        (xy 81.1925 32.375098)
+        (xy 81.194592 32.382907)
+        (xy 81.202402 32.385)
+        (xy 82.221098 32.385)
+        (xy 82.228907 32.382907)
+        (xy 82.231 32.375098)
+        (xy 82.485 32.375098)
+        (xy 82.487092 32.382907)
+        (xy 82.494902 32.385)
+        (xy 83.513597 32.385)
+        (xy 83.521406 32.382907)
+        (xy 83.523499 32.375098)
+        (xy 83.523499 32.324559)
+        (xy 83.523178 32.319663)
+        (xy 83.517723 32.27822)
+        (xy 83.514538 32.267294)
+        (xy 83.469006 32.16965)
+        (xy 83.461568 32.159028)
+        (xy 83.385971 32.083431)
+        (xy 83.375349 32.075993)
+        (xy 83.277701 32.030459)
+        (xy 83.266784 32.027277)
+        (xy 83.225336 32.02182)
+        (xy 83.220443 32.0215)
+        (xy 82.494902 32.0215)
+        (xy 82.487092 32.023592)
+        (xy 82.485 32.031402)
+        (xy 82.485 32.375098)
+        (xy 82.231 32.375098)
+        (xy 82.231 32.031403)
+        (xy 82.228907 32.023593)
+        (xy 82.221098 32.021501)
+        (xy 81.495559 32.021501)
+        (xy 81.490663 32.021821)
+        (xy 81.44922 32.027276)
+        (xy 81.438294 32.030461)
+        (xy 81.34065 32.075993)
+        (xy 81.330028 32.083431)
+        (xy 81.254431 32.159028)
+        (xy 81.246993 32.16965)
+        (xy 81.201459 32.267298)
+        (xy 81.198277 32.278215)
+        (xy 81.19282 32.319663)
+        (xy 81.1925 32.324557)
+        (xy 81.1925 32.375098)
+        (xy 80.455 32.375098)
+        (xy 80.455 31.431952)
+        (xy 81.192 31.431952)
+        (xy 81.192319 31.43438)
+        (xy 81.19232 31.434385)
+        (xy 81.19772 31.475402)
+        (xy 81.198539 31.481619)
+        (xy 81.200967 31.486827)
+        (xy 81.200969 31.486832)
+        (xy 81.234622 31.559)
+        (xy 81.24936 31.590607)
+        (xy 81.334393 31.67564)
+        (xy 81.380591 31.697182)
+        (xy 81.438167 31.72403)
+        (xy 81.438168 31.72403)
+        (xy 81.443381 31.726461)
+        (xy 81.493048 31.733)
+        (xy 83.220495 31.733)
+        (xy 83.222952 31.733)
+        (xy 83.272619 31.726461)
+        (xy 83.381607 31.67564)
+        (xy 83.46664 31.590607)
+        (xy 83.517461 31.481619)
+        (xy 83.524 31.431952)
+        (xy 83.524 31.052048)
+        (xy 83.517461 31.002381)
+        (xy 83.513851 30.99464)
+        (xy 83.500545 30.966104)
+        (xy 83.46664 30.893393)
+        (xy 83.381607 30.80836)
+        (xy 83.340672 30.789272)
+        (xy 83.277832 30.759969)
+        (xy 83.277827 30.759967)
+        (xy 83.272619 30.757539)
+        (xy 83.266917 30.756788)
+        (xy 83.266916 30.756788)
+        (xy 83.225385 30.75132)
+        (xy 83.22538 30.751319)
+        (xy 83.222952 30.751)
+        (xy 81.493048 30.751)
+        (xy 81.49062 30.751319)
+        (xy 81.490614 30.75132)
+        (xy 81.449083 30.756788)
+        (xy 81.449081 30.756788)
+        (xy 81.443381 30.757539)
+        (xy 81.438174 30.759966)
+        (xy 81.438167 30.759969)
+        (xy 81.340354 30.80558)
+        (xy 81.340352 30.805581)
+        (xy 81.334393 30.80836)
+        (xy 81.329743 30.813009)
+        (xy 81.32974 30.813012)
+        (xy 81.254012 30.88874)
+        (xy 81.254011 30.888742)
+        (xy 81.24936 30.893393)
+        (xy 81.246581 30.899352)
+        (xy 81.24658 30.899354)
+        (xy 81.200969 30.997167)
+        (xy 81.200966 30.997174)
+        (xy 81.198539 31.002381)
+        (xy 81.197788 31.008081)
+        (xy 81.197788 31.008083)
+        (xy 81.193417 31.041287)
+        (xy 81.192 31.052048)
+        (xy 81.192 31.431952)
+        (xy 80.455 31.431952)
+        (xy 80.455 31.418198)
+        (xy 80.455473 31.409779)
+        (xy 80.458107 31.386402)
+        (xy 80.45971 31.372173)
+        (xy 80.449054 31.315856)
+        (xy 80.448583 31.313082)
+        (xy 80.444505 31.286027)
+        (xy 80.440033 31.256353)
+        (xy 80.437587 31.251274)
+        (xy 80.436885 31.248997)
+        (xy 80.436778 31.248566)
+        (xy 80.436596 31.248126)
+        (xy 80.435819 31.245905)
+        (xy 80.434771 31.240366)
+        (xy 80.407974 31.189663)
+        (xy 80.406715 31.187168)
+        (xy 80.381829 31.135491)
+        (xy 80.377995 31.131358)
+        (xy 80.376661 31.129402)
+        (xy 80.376426 31.129012)
+        (xy 80.376132 31.128657)
+        (xy 80.374725 31.12675)
+        (xy 80.37209 31.121765)
+        (xy 80.331539 31.081214)
+        (xy 80.329589 31.07919)
+        (xy 80.29442 31.041287)
+        (xy 80.290587 31.037156)
+        (xy 80.285707 31.034338)
+        (xy 80.283852 31.032859)
+        (xy 80.277565 31.02724)
+        (xy 79.055321 29.804996)
+        (xy 79.049701 29.798708)
+        (xy 79.029611 29.773516)
+        (xy 79.029608 29.773513)
+        (xy 79.026095 29.769108)
+        (xy 79.021438 29.765932)
+        (xy 79.021435 29.76593)
+        (xy 78.978731 29.736814)
+        (xy 78.97644 29.735188)
+        (xy 78.934822 29.704473)
+        (xy 78.934816 29.70447)
+        (xy 78.930284 29.701125)
+        (xy 78.924965 29.699263)
+        (xy 78.922862 29.698152)
+        (xy 78.922476 29.697919)
+        (xy 78.922052 29.697744)
+        (xy 78.919913 29.696714)
+        (xy 78.915259 29.693541)
+        (xy 78.909876 29.69188)
+        (xy 78.909875 29.69188)
+        (xy 78.860471 29.67664)
+        (xy 78.857802 29.675761)
+        (xy 78.808988 29.658681)
+        (xy 78.808984 29.65868)
+        (xy 78.803665 29.656819)
+        (xy 78.798031 29.656607)
+        (xy 78.795702 29.656167)
+        (xy 78.795256 29.656056)
+        (xy 78.794817 29.656015)
+        (xy 78.792451 29.655658)
+        (xy 78.787073 29.654)
+        (xy 78.781441 29.654)
+        (xy 78.729707 29.654)
+        (xy 78.726896 29.653947)
+        (xy 78.675244 29.652014)
+        (xy 78.675239 29.652014)
+        (xy 78.669614 29.651804)
+        (xy 78.664173 29.653261)
+        (xy 78.661819 29.653527)
+        (xy 78.653401 29.654)
+        (xy 75.594207 29.654)
+        (xy 75.585788 29.653527)
+        (xy 75.55377 29.649919)
+        (xy 75.553765 29.649919)
+        (xy 75.548173 29.649289)
+        (xy 75.542639 29.650335)
+        (xy 75.542636 29.650336)
+        (xy 75.491837 29.659947)
+        (xy 75.489067 29.660418)
+        (xy 75.437924 29.668127)
+        (xy 75.437922 29.668127)
+        (xy 75.432353 29.668967)
+        (xy 75.427279 29.671409)
+        (xy 75.424993 29.672115)
+        (xy 75.424561 29.672222)
+        (xy 75.424139 29.672397)
+        (xy 75.421898 29.67318)
+        (xy 75.416366 29.674228)
+        (xy 75.411388 29.676858)
+        (xy 75.411387 29.676859)
+        (xy 75.36566 29.701025)
+        (xy 75.363154 29.70229)
+        (xy 75.316565 29.724727)
+        (xy 75.316563 29.724728)
+        (xy 75.311491 29.727171)
+        (xy 75.307363 29.731)
+        (xy 75.305395 29.732342)
+        (xy 75.305007 29.732575)
+        (xy 75.30467 29.732855)
+        (xy 75.30274 29.734279)
+        (xy 75.297766 29.736909)
+        (xy 75.293787 29.740887)
+        (xy 75.293784 29.74089)
+        (xy 75.257213 29.77746)
+        (xy 75.255191 29.779408)
+        (xy 75.217281 29.814584)
+        (xy 75.217276 29.814589)
+        (xy 75.213156 29.818413)
+        (xy 75.210343 29.823283)
+        (xy 75.208856 29.825149)
+        (xy 75.203239 29.831434)
+        (xy 74.767698 30.266976)
+        (xy 74.743305 30.283276)
+        (xy 74.714527 30.289)
+        (xy 73.9702 30.289)
+        (xy 73.9326 30.278925)
+        (xy 73.905075 30.2514)
+        (xy 73.895 30.2138)
+        (xy 73.895 28.4787)
+        (xy 73.905075 28.4411)
+        (xy 73.9326 28.413575)
+        (xy 73.9702 28.4035)
+        (xy 74.113098 28.4035)
+        (xy 74.120907 28.401407)
+        (xy 74.123 28.393598)
+        (xy 74.377 28.393598)
+        (xy 74.379092 28.401407)
+        (xy 74.386902 28.4035)
+        (xy 74.565066 28.4035)
+        (xy 74.572386 28.402778)
+        (xy 74.617063 28.393892)
+        (xy 74.630488 28.388331)
+        (xy 74.681186 28.354456)
+        (xy 74.691456 28.344186)
+        (xy 74.725331 28.293488)
+        (xy 74.730892 28.280063)
+        (xy 74.739778 28.235386)
+        (xy 74.740232 28.230779)
+        (xy 78.074501 28.230779)
+        (xy 78.074963 28.236654)
+        (xy 78.088057 28.319328)
+        (xy 78.091669 28.330447)
+        (xy 78.142452 28.430114)
+        (xy 78.14933 28.43958)
+        (xy 78.228419 28.518669)
+        (xy 78.237885 28.525547)
+        (xy 78.337551 28.57633)
+        (xy 78.348671 28.579943)
+        (xy 78.431346 28.593037)
+        (xy 78.437219 28.5935)
+        (xy 78.603098 28.5935)
+        (xy 78.610907 28.591407)
+        (xy 78.613 28.583598)
+        (xy 78.613 28.583597)
+        (xy 78.867 28.583597)
+        (xy 78.869092 28.591406)
+        (xy 78.876902 28.593499)
+        (xy 79.042779 28.593499)
+        (xy 79.048654 28.593036)
+        (xy 79.131328 28.579942)
+        (xy 79.142447 28.57633)
+        (xy 79.242114 28.525547)
+        (xy 79.25158 28.518669)
+        (xy 79.330669 28.43958)
+        (xy 79.337547 28.430114)
+        (xy 79.38833 28.330448)
+        (xy 79.391943 28.319328)
+        (xy 79.405037 28.236653)
+        (xy 79.4055 28.230781)
+        (xy 79.4055 28.230779)
+        (xy 79.852501 28.230779)
+        (xy 79.852963 28.236654)
+        (xy 79.866057 28.319328)
+        (xy 79.869669 28.330447)
+        (xy 79.920452 28.430114)
+        (xy 79.92733 28.43958)
+        (xy 80.006419 28.518669)
+        (xy 80.015885 28.525547)
+        (xy 80.115551 28.57633)
+        (xy 80.126671 28.579943)
+        (xy 80.209346 28.593037)
+        (xy 80.215218 28.593499)
+        (xy 80.334753 28.593499)
+        (xy 80.37541 28.605436)
+        (xy 80.403158 28.637459)
+        (xy 80.409189 28.6794)
+        (xy 80.391587 28.717944)
+        (xy 80.355942 28.740852)
+        (xy 80.31508 28.752851)
+        (xy 80.315076 28.752852)
+        (xy 80.309919 28.754367)
+        (xy 80.305403 28.757269)
+        (xy 80.305397 28.757272)
+        (xy 80.194505 28.828539)
+        (xy 80.194499 28.828543)
+        (xy 80.189982 28.831447)
+        (xy 80.186461 28.835509)
+        (xy 80.18646 28.835511)
+        (xy 80.10014 28.935128)
+        (xy 80.100136 28.935133)
+        (xy 80.096618 28.939194)
+        (xy 80.094385 28.944082)
+        (xy 80.094382 28.944088)
+        (xy 80.039626 29.063987)
+        (xy 80.039624 29.063993)
+        (xy 80.037392 29.068881)
+        (xy 80.036627 29.074195)
+        (xy 80.036626 29.074202)
+        (xy 80.018833 29.197961)
+        (xy 80.017102 29.21)
+        (xy 80.017867 29.215321)
+        (xy 80.036626 29.345797)
+        (xy 80.036627 29.345802)
+        (xy 80.037392 29.351119)
+        (xy 80.039624 29.356008)
+        (xy 80.039626 29.356012)
+        (xy 80.094382 29.475911)
+        (xy 80.094383 29.475913)
+        (xy 80.096618 29.480806)
+        (xy 80.100138 29.484869)
+        (xy 80.10014 29.484871)
+        (xy 80.14269 29.533976)
+        (xy 80.189982 29.588553)
+        (xy 80.194504 29.591459)
+        (xy 80.194505 29.59146)
+        (xy 80.292966 29.654738)
+        (xy 80.323373 29.693405)
+        (xy 80.323373 29.742595)
+        (xy 80.292966 29.781262)
+        (xy 80.194505 29.844539)
+        (xy 80.194499 29.844543)
+        (xy 80.189982 29.847447)
+        (xy 80.186461 29.851509)
+        (xy 80.18646 29.851511)
+        (xy 80.10014 29.951128)
+        (xy 80.100136 29.951133)
+        (xy 80.096618 29.955194)
+        (xy 80.094385 29.960082)
+        (xy 80.094382 29.960088)
+        (xy 80.039626 30.079987)
+        (xy 80.039624 30.079993)
+        (xy 80.037392 30.084881)
+        (xy 80.036627 30.090195)
+        (xy 80.036626 30.090202)
+        (xy 80.019374 30.210197)
+        (xy 80.017102 30.226)
+        (xy 80.017867 30.231321)
+        (xy 80.036626 30.361797)
+        (xy 80.036627 30.361802)
+        (xy 80.037392 30.367119)
+        (xy 80.039624 30.372008)
+        (xy 80.039626 30.372012)
+        (xy 80.094382 30.491911)
+        (xy 80.094383 30.491913)
+        (xy 80.096618 30.496806)
+        (xy 80.189982 30.604553)
+        (xy 80.194504 30.607459)
+        (xy 80.194505 30.60746)
+        (xy 80.305397 30.678727)
+        (xy 80.309919 30.681633)
+        (xy 80.446715 30.7218)
+        (xy 80.583904 30.7218)
+        (xy 80.589285 30.7218)
+        (xy 80.726081 30.681633)
+        (xy 80.846018 30.604553)
+        (xy 80.939382 30.496806)
+        (xy 80.998608 30.367119)
+        (xy 80.999502 30.360903)
+        (xy 81.000424 30.354496)
+        (xy 81.013603 30.321579)
+        (xy 81.0404 30.298359)
+        (xy 81.074858 30.29)
+        (xy 84.038132 30.29)
+        (xy 84.06691 30.295724)
+        (xy 84.091306 30.312026)
+        (xy 84.495974 30.716694)
+        (xy 84.512276 30.74109)
+        (xy 84.518 30.769868)
+        (xy 84.518 33.238132)
+        (xy 84.512276 33.26691)
+        (xy 84.495974 33.291306)
+        (xy 83.964306 33.822974)
+        (xy 83.93991 33.839276)
+        (xy 83.911132 33.845)
+        (xy 83.601868 33.845)
+        (xy 83.57309 33.839276)
+        (xy 83.548694 33.822974)
+        (xy 83.546026 33.820306)
+        (xy 83.529724 33.79591)
+        (xy 83.524 33.767132)
+        (xy 83.524 33.594505)
+        (xy 83.524 33.592048)
+        (xy 83.517461 33.542381)
+        (xy 83.504863 33.515365)
+        (xy 83.49766 33.499916)
+        (xy 83.46664 33.433393)
+        (xy 83.381607 33.34836)
+        (xy 83.364399 33.340336)
+        (xy 83.277832 33.299969)
+        (xy 83.277827 33.299967)
+        (xy 83.272619 33.297539)
+        (xy 83.266917 33.296788)
+        (xy 83.266916 33.296788)
+        (xy 83.225385 33.29132)
+        (xy 83.22538 33.291319)
+        (xy 83.222952 33.291)
+        (xy 81.493048 33.291)
+        (xy 81.49062 33.291319)
+        (xy 81.490614 33.29132)
+        (xy 81.449083 33.296788)
+        (xy 81.449081 33.296788)
+        (xy 81.443381 33.297539)
+        (xy 81.438174 33.299966)
+        (xy 81.438167 33.299969)
+        (xy 81.340354 33.34558)
+        (xy 81.340352 33.345581)
+        (xy 81.334393 33.34836)
+        (xy 81.329743 33.353009)
+        (xy 81.32974 33.353012)
+        (xy 81.254012 33.42874)
+        (xy 81.254009 33.428743)
+        (xy 81.24936 33.433393)
+        (xy 81.246581 33.439352)
+        (xy 81.24658 33.439354)
+        (xy 81.200969 33.537167)
+        (xy 81.200966 33.537174)
+        (xy 81.198539 33.542381)
+        (xy 81.197788 33.548081)
+        (xy 81.197788 33.548083)
+        (xy 81.193479 33.580817)
+        (xy 81.192 33.592048)
+        (xy 81.192 33.971952)
+        (xy 81.192319 33.97438)
+        (xy 81.19232 33.974385)
+        (xy 81.196672 34.007436)
+        (xy 81.198539 34.021619)
+        (xy 81.200967 34.026827)
+        (xy 81.200969 34.026832)
+        (xy 81.227098 34.082866)
+        (xy 81.24936 34.130607)
+        (xy 81.334393 34.21564)
+        (xy 81.384805 34.239147)
+        (xy 81.438167 34.26403)
+        (xy 81.438168 34.26403)
+        (xy 81.443381 34.266461)
+        (xy 81.493048 34.273)
+        (xy 83.068132 34.273)
+        (xy 83.09691 34.278724)
+        (xy 83.121306 34.295026)
+        (xy 83.190105 34.363825)
+        (xy 83.209569 34.397536)
+        (xy 83.209569 34.436462)
+        (xy 83.190105 34.470173)
+        (xy 83.15524 34.50504)
+        (xy 83.121306 34.538974)
+        (xy 83.096909 34.555276)
+        (xy 83.068131 34.561)
+        (xy 81.493048 34.561)
+        (xy 81.49062 34.561319)
+        (xy 81.490614 34.56132)
+        (xy 81.449083 34.566788)
+        (xy 81.449081 34.566788)
+        (xy 81.443381 34.567539)
+        (xy 81.438174 34.569966)
+        (xy 81.438167 34.569969)
+        (xy 81.340354 34.61558)
+        (xy 81.340352 34.615581)
+        (xy 81.334393 34.61836)
+        (xy 81.329743 34.623009)
+        (xy 81.32974 34.623012)
+        (xy 81.254012 34.69874)
+        (xy 81.254009 34.698743)
+        (xy 81.24936 34.703393)
+        (xy 81.246581 34.709352)
+        (xy 81.24658 34.709354)
+        (xy 81.200969 34.807167)
+        (xy 81.200966 34.807174)
+        (xy 81.198539 34.812381)
+        (xy 81.197788 34.818081)
+        (xy 81.197788 34.818083)
+        (xy 81.192498 34.858266)
+        (xy 81.192 34.862048)
+        (xy 81.192 35.241952)
+        (xy 81.192319 35.24438)
+        (xy 81.19232 35.244385)
+        (xy 81.19582 35.270969)
+        (xy 81.198539 35.291619)
+        (xy 81.200967 35.296827)
+        (xy 81.200969 35.296832)
+        (xy 81.237162 35.374447)
+        (xy 81.24936 35.400607)
+        (xy 81.334393 35.48564)
+        (xy 81.393885 35.513381)
+        (xy 81.438167 35.53403)
+        (xy 81.438168 35.53403)
+        (xy 81.443381 35.536461)
+        (xy 81.493048 35.543)
+        (xy 83.220495 35.543)
+        (xy 83.222952 35.543)
+        (xy 83.272619 35.536461)
+        (xy 83.381607 35.48564)
+        (xy 83.46664 35.400607)
+        (xy 83.517461 35.291619)
+        (xy 83.524 35.241952)
+        (xy 83.524 35.066868)
+        (xy 83.529724 35.03809)
+        (xy 83.546026 35.013694)
+        (xy 83.548694 35.011026)
+        (xy 83.57309 34.994724)
+        (xy 83.601868 34.989)
+        (xy 84.31083 34.989)
+        (xy 84.317383 34.989285)
+        (xy 84.356143 34.992677)
+        (xy 84.393728 34.982605)
+        (xy 84.400121 34.981187)
+        (xy 84.43844 34.974432)
+        (xy 84.44414 34.97114)
+        (xy 84.450321 34.968891)
+        (xy 84.450324 34.968901)
+        (xy 84.452151 34.968145)
+        (xy 84.452147 34.968136)
+        (xy 84.45811 34.965354)
+        (xy 84.464466 34.963652)
+        (xy 84.49636 34.941319)
+        (xy 84.501853 34.93782)
+        (xy 84.53556 34.91836)
+        (xy 84.560583 34.888537)
+        (xy 84.564994 34.883724)
+        (xy 85.556724 33.891994)
+        (xy 85.561537 33.887583)
+        (xy 85.59136 33.86256)
+        (xy 85.61082 33.828853)
+        (xy 85.614319 33.82336)
+        (xy 85.636652 33.791466)
+        (xy 85.638354 33.78511)
+        (xy 85.641136 33.779147)
+        (xy 85.641145 33.779151)
+        (xy 85.641901 33.777324)
+        (xy 85.641891 33.777321)
+        (xy 85.64414 33.77114)
+        (xy 85.647432 33.76544)
+        (xy 85.654187 33.727121)
+        (xy 85.655605 33.720728)
+        (xy 85.665677 33.683143)
+        (xy 85.662285 33.644383)
+        (xy 85.662 33.63783)
+        (xy 85.662 30.518044)
+        (xy 85.672527 30.479672)
+        (xy 85.701161 30.452042)
+        (xy 85.739885 30.442892)
+        (xy 85.777856 30.454781)
+        (xy 85.834419 30.491133)
+        (xy 85.971215 30.5313)
+        (xy 86.108404 30.5313)
+        (xy 86.113785 30.5313)
+        (xy 86.250581 30.491133)
+        (xy 86.370518 30.414053)
+        (xy 86.463882 30.306306)
+        (xy 86.523108 30.176619)
+        (xy 86.543398 30.0355)
+        (xy 86.523108 29.894381)
+        (xy 86.463882 29.764694)
+        (xy 86.370518 29.656947)
+        (xy 86.365996 29.654041)
+        (xy 86.365994 29.654039)
+        (xy 86.255102 29.582772)
+        (xy 86.255099 29.58277)
+        (xy 86.250581 29.579867)
+        (xy 86.245425 29.578353)
+        (xy 86.245423 29.578352)
+        (xy 86.118947 29.541215)
+        (xy 86.118942 29.541214)
+        (xy 86.113785 29.5397)
+        (xy 86.108404 29.5397)
+        (xy 86.027568 29.5397)
+        (xy 85.99879 29.533976)
+        (xy 85.974394 29.517674)
+        (xy 85.684026 29.227306)
+        (xy 85.667724 29.20291)
+        (xy 85.662 29.174132)
+        (xy 85.662 28.414208)
+        (xy 85.674132 28.373251)
+        (xy 85.706614 28.345509)
+        (xy 85.775787 28.314711)
+        (xy 85.775787 28.31471)
+        (xy 85.779385 28.313109)
+        (xy 85.926659 28.206108)
+        (xy 86.048468 28.070826)
+        (xy 86.139488 27.913174)
+        (xy 86.195742 27.740043)
+        (xy 86.200318 27.696509)
+        (xy 86.488185 27.696509)
+        (xy 86.492337 27.736015)
+        (xy 86.493969 27.743691)
+        (xy 86.547755 27.909223)
+        (xy 86.550941 27.916379)
+        (xy 86.637966 28.067113)
+        (xy 86.642578 28.073461)
+        (xy 86.759042 28.202806)
+        (xy 86.764863 28.208048)
+        (xy 86.905683 28.31036)
+        (xy 86.912458 28.314272)
+        (xy 87.071474 28.38507)
+        (xy 87.078926 28.387492)
+        (xy 87.206006 28.414504)
+        (xy 87.214506 28.41376)
+        (xy 87.217 28.405603)
+        (xy 87.471 28.405603)
+        (xy 87.473493 28.41376)
+        (xy 87.481993 28.414504)
+        (xy 87.609073 28.387492)
+        (xy 87.616525 28.38507)
+        (xy 87.775541 28.314272)
+        (xy 87.782316 28.31036)
+        (xy 87.923136 28.208048)
+        (xy 87.928957 28.202806)
+        (xy 88.045421 28.073461)
+        (xy 88.050033 28.067113)
+        (xy 88.137058 27.916379)
+        (xy 88.140244 27.909223)
+        (xy 88.19403 27.743691)
+        (xy 88.195662 27.736015)
+        (xy 88.199814 27.696509)
+        (xy 88.198366 27.688298)
+        (xy 88.19035 27.686)
+        (xy 87.480902 27.686)
+        (xy 87.473092 27.688092)
+        (xy 87.471 27.695902)
+        (xy 87.471 28.405603)
+        (xy 87.217 28.405603)
+        (xy 87.217 27.695902)
+        (xy 87.214907 27.688092)
+        (xy 87.207098 27.686)
+        (xy 86.49765 27.686)
+        (xy 86.489633 27.688298)
+        (xy 86.488185 27.696509)
+        (xy 86.200318 27.696509)
+        (xy 86.21477 27.559)
+        (xy 88.47323 27.559)
+        (xy 88.473642 27.56292)
+        (xy 88.491834 27.736015)
+        (xy 88.492258 27.740043)
+        (xy 88.493474 27.743785)
+        (xy 88.493475 27.74379)
+        (xy 88.547293 27.909425)
+        (xy 88.547296 27.909432)
+        (xy 88.548512 27.913174)
+        (xy 88.550482 27.916586)
+        (xy 88.604457 28.010075)
+        (xy 88.639532 28.070826)
+        (xy 88.761341 28.206108)
+        (xy 88.908615 28.313109)
+        (xy 89.074917 28.387151)
+        (xy 89.25298 28.425)
+        (xy 89.431082 28.425)
+        (xy 89.43502 28.425)
+        (xy 89.613083 28.387151)
+        (xy 89.779385 28.313109)
+        (xy 89.926659 28.206108)
+        (xy 90.048468 28.070826)
+        (xy 90.139488 27.913174)
+        (xy 90.195742 27.740043)
+        (xy 90.21477 27.559)
+        (xy 90.195742 27.377957)
+        (xy 90.165522 27.284949)
+        (xy 90.140706 27.208574)
+        (xy 90.140705 27.208572)
+        (xy 90.139488 27.204826)
+        (xy 90.048468 27.047174)
+        (xy 89.926659 26.911892)
+        (xy 89.779385 26.804891)
+        (xy 89.775791 26.803291)
+        (xy 89.775788 26.803289)
+        (xy 89.61668 26.73245)
+        (xy 89.616676 26.732448)
+        (xy 89.613083 26.730849)
+        (xy 89.609232 26.73003)
+        (xy 89.609231 26.73003)
+        (xy 89.43887 26.693818)
+        (xy 89.438866 26.693817)
+        (xy 89.43502 26.693)
+        (xy 89.25298 26.693)
+        (xy 89.249134 26.693817)
+        (xy 89.249129 26.693818)
+        (xy 89.078768 26.73003)
+        (xy 89.078764 26.730031)
+        (xy 89.074917 26.730849)
+        (xy 89.071326 26.732447)
+        (xy 89.071319 26.73245)
+        (xy 88.912211 26.803289)
+        (xy 88.912203 26.803293)
+        (xy 88.908615 26.804891)
+        (xy 88.905431 26.807204)
+        (xy 88.905428 26.807206)
+        (xy 88.810801 26.875957)
+        (xy 88.761341 26.911892)
+        (xy 88.758706 26.914817)
+        (xy 88.758703 26.914821)
+        (xy 88.642171 27.044242)
+        (xy 88.642166 27.044247)
+        (xy 88.639532 27.047174)
+        (xy 88.637562 27.050584)
+        (xy 88.637559 27.05059)
+        (xy 88.550482 27.201413)
+        (xy 88.548512 27.204826)
+        (xy 88.547297 27.208564)
+        (xy 88.547293 27.208574)
+        (xy 88.493475 27.374209)
+        (xy 88.493473 27.374216)
+        (xy 88.492258 27.377957)
+        (xy 88.491846 27.381871)
+        (xy 88.491846 27.381874)
+        (xy 88.480763 27.48733)
+        (xy 88.47323 27.559)
+        (xy 86.21477 27.559)
+        (xy 86.200317 27.42149)
+        (xy 86.488185 27.42149)
+        (xy 86.489633 27.429701)
+        (xy 86.49765 27.432)
+        (xy 87.207098 27.432)
+        (xy 87.214907 27.429907)
+        (xy 87.217 27.422098)
+        (xy 87.471 27.422098)
+        (xy 87.473092 27.429907)
+        (xy 87.480902 27.432)
+        (xy 88.19035 27.432)
+        (xy 88.198366 27.429701)
+        (xy 88.199814 27.42149)
+        (xy 88.195662 27.381984)
+        (xy 88.19403 27.374308)
+        (xy 88.140244 27.208776)
+        (xy 88.137058 27.20162)
+        (xy 88.050033 27.050886)
+        (xy 88.045421 27.044538)
+        (xy 87.928957 26.915193)
+        (xy 87.923136 26.909951)
+        (xy 87.782316 26.807639)
+        (xy 87.775541 26.803727)
+        (xy 87.616525 26.732929)
+        (xy 87.609073 26.730507)
+        (xy 87.481993 26.703495)
+        (xy 87.473493 26.704239)
+        (xy 87.471 26.712397)
+        (xy 87.471 27.422098)
+        (xy 87.217 27.422098)
+        (xy 87.217 26.712397)
+        (xy 87.214506 26.704239)
+        (xy 87.206006 26.703495)
+        (xy 87.078926 26.730507)
+        (xy 87.071474 26.732928)
+        (xy 86.912461 26.803726)
+        (xy 86.90568 26.807642)
+        (xy 86.764868 26.909948)
+        (xy 86.75904 26.915195)
+        (xy 86.642578 27.044538)
+        (xy 86.637966 27.050886)
+        (xy 86.550941 27.20162)
+        (xy 86.547755 27.208776)
+        (xy 86.493969 27.374308)
+        (xy 86.492337 27.381984)
+        (xy 86.488185 27.42149)
+        (xy 86.200317 27.42149)
+        (xy 86.195742 27.377957)
+        (xy 86.165522 27.284949)
+        (xy 86.140706 27.208574)
+        (xy 86.140705 27.208572)
+        (xy 86.139488 27.204826)
+        (xy 86.048468 27.047174)
+        (xy 85.926659 26.911892)
+        (xy 85.779385 26.804891)
+        (xy 85.775791 26.803291)
+        (xy 85.775788 26.803289)
+        (xy 85.61668 26.73245)
+        (xy 85.616676 26.732448)
+        (xy 85.613083 26.730849)
+        (xy 85.609232 26.73003)
+        (xy 85.609231 26.73003)
+        (xy 85.43887 26.693818)
+        (xy 85.438866 26.693817)
+        (xy 85.43502 26.693)
+        (xy 85.25298 26.693)
+        (xy 85.249134 26.693817)
+        (xy 85.249129 26.693818)
+        (xy 85.078768 26.73003)
+        (xy 85.078764 26.730031)
+        (xy 85.074917 26.730849)
+        (xy 85.071326 26.732447)
+        (xy 85.071319 26.73245)
+        (xy 84.912211 26.803289)
+        (xy 84.912203 26.803293)
+        (xy 84.908615 26.804891)
+        (xy 84.905431 26.807204)
+        (xy 84.905428 26.807206)
+        (xy 84.810801 26.875957)
+        (xy 84.761341 26.911892)
+        (xy 84.758706 26.914817)
+        (xy 84.758703 26.914821)
+        (xy 84.642171 27.044242)
+        (xy 84.642166 27.044247)
+        (xy 84.639532 27.047174)
+        (xy 84.637562 27.050584)
+        (xy 84.637559 27.05059)
+        (xy 84.550482 27.201413)
+        (xy 84.548512 27.204826)
+        (xy 84.547297 27.208564)
+        (xy 84.547293 27.208574)
+        (xy 84.493475 27.374209)
+        (xy 84.493473 27.374216)
+        (xy 84.492258 27.377957)
+        (xy 84.491846 27.381871)
+        (xy 84.491846 27.381874)
+        (xy 84.480763 27.48733)
+        (xy 84.47323 27.559)
+        (xy 84.473642 27.56292)
+        (xy 84.491834 27.736015)
+        (xy 84.492258 27.740043)
+        (xy 84.493474 27.743785)
+        (xy 84.493475 27.74379)
+        (xy 84.547293 27.909425)
+        (xy 84.547296 27.909432)
+        (xy 84.548512 27.913174)
+        (xy 84.550482 27.916586)
+        (xy 84.604457 28.010075)
+        (xy 84.639532 28.070826)
+        (xy 84.761341 28.206108)
+        (xy 84.908615 28.313109)
+        (xy 84.912208 28.314708)
+        (xy 84.912212 28.314711)
+        (xy 84.981386 28.345509)
+        (xy 85.013868 28.373251)
+        (xy 85.026 28.414208)
+        (xy 85.026 29.31983)
+        (xy 85.025714 29.326384)
+        (xy 85.023122 29.356012)
+        (xy 85.022323 29.365143)
+        (xy 85.024024 29.371492)
+        (xy 85.024025 29.371499)
+        (xy 85.028915 29.389747)
+        (xy 85.025752 29.437987)
+        (xy 84.993877 29.474334)
+        (xy 84.946461 29.483766)
+        (xy 84.903103 29.462383)
+        (xy 84.692004 29.251284)
+        (xy 84.687572 29.246448)
+        (xy 84.66256 29.21664)
+        (xy 84.656867 29.213353)
+        (xy 84.656861 29.213348)
+        (xy 84.628866 29.197185)
+        (xy 84.623335 29.193662)
+        (xy 84.617844 29.189818)
+        (xy 84.591466 29.171348)
+        (xy 84.585111 29.169644)
+        (xy 84.57915 29.166865)
+        (xy 84.579153 29.166857)
+        (xy 84.577321 29.166098)
+        (xy 84.577319 29.166107)
+        (xy 84.571136 29.163856)
+        (xy 84.56544 29.160568)
+        (xy 84.558963 29.159426)
+        (xy 84.558961 29.159425)
+        (xy 84.527133 29.153813)
+        (xy 84.520731 29.152394)
+        (xy 84.489498 29.144025)
+        (xy 84.489493 29.144024)
+        (xy 84.483143 29.142323)
+        (xy 84.476591 29.142896)
+        (xy 84.476589 29.142896)
+        (xy 84.444384 29.145714)
+        (xy 84.43783 29.146)
+        (xy 81.074858 29.146)
+        (xy 81.0404 29.137641)
+        (xy 81.013603 29.114421)
+        (xy 81.000424 29.081504)
+        (xy 80.999374 29.074208)
+        (xy 80.999373 29.074207)
+        (xy 80.998608 29.068881)
+        (xy 80.939382 28.939194)
+        (xy 80.928441 28.926568)
+        (xy 80.887961 28.879852)
+        (xy 80.846018 28.831447)
+        (xy 80.841496 28.828541)
+        (xy 80.841494 28.828539)
+        (xy 80.730602 28.757272)
+        (xy 80.730599 28.75727)
+        (xy 80.726081 28.754367)
+        (xy 80.720925 28.752853)
+        (xy 80.720923 28.752852)
+        (xy 80.680057 28.740853)
+        (xy 80.644411 28.717944)
+        (xy 80.626808 28.679401)
+        (xy 80.632839 28.63746)
+        (xy 80.660587 28.605437)
+        (xy 80.701243 28.593499)
+        (xy 80.820779 28.593499)
+        (xy 80.826654 28.593036)
+        (xy 80.909328 28.579942)
+        (xy 80.920447 28.57633)
+        (xy 81.020114 28.525547)
+        (xy 81.02958 28.518669)
+        (xy 81.108669 28.43958)
+        (xy 81.115547 28.430114)
+        (xy 81.16633 28.330448)
+        (xy 81.169943 28.319328)
+        (xy 81.180478 28.252812)
+        (xy 82.478 28.252812)
+        (xy 82.489082 28.308525)
+        (xy 82.493194 28.31468)
+        (xy 82.493196 28.314683)
+        (xy 82.527182 28.365545)
+        (xy 82.531297 28.371703)
+        (xy 82.537454 28.375817)
+        (xy 82.588316 28.409803)
+        (xy 82.588317 28.409803)
+        (xy 82.594475 28.413918)
+        (xy 82.650188 28.425)
+        (xy 84.034116 28.425)
+        (xy 84.037812 28.425)
+        (xy 84.093525 28.413918)
+        (xy 84.156703 28.371703)
+        (xy 84.198918 28.308525)
+        (xy 84.21 28.252812)
+        (xy 84.21 26.865188)
+        (xy 84.198918 26.809475)
+        (xy 84.185823 26.789878)
+        (xy 84.160817 26.752454)
+        (xy 84.156703 26.746297)
+        (xy 84.136697 26.732929)
+        (xy 84.099683 26.708196)
+        (xy 84.09968 26.708194)
+        (xy 84.093525 26.704082)
+        (xy 84.086261 26.702637)
+        (xy 84.041924 26.693818)
+        (xy 84.037812 26.693)
+        (xy 82.650188 26.693)
+        (xy 82.646563 26.69372)
+        (xy 82.646563 26.693721)
+        (xy 82.601738 26.702637)
+        (xy 82.601736 26.702637)
+        (xy 82.594475 26.704082)
+        (xy 82.588321 26.708193)
+        (xy 82.588316 26.708196)
+        (xy 82.537454 26.742182)
+        (xy 82.537451 26.742184)
+        (xy 82.531297 26.746297)
+        (xy 82.527184 26.752451)
+        (xy 82.527182 26.752454)
+        (xy 82.493196 26.803316)
+        (xy 82.493193 26.803321)
+        (xy 82.489082 26.809475)
+        (xy 82.478 26.865188)
+        (xy 82.478 28.252812)
+        (xy 81.180478 28.252812)
+        (xy 81.183037 28.236653)
+        (xy 81.1835 28.230781)
+        (xy 81.1835 28.139902)
+        (xy 81.181407 28.132092)
+        (xy 81.173598 28.13)
+        (xy 79.862403 28.13)
+        (xy 79.854593 28.132092)
+        (xy 79.852501 28.139902)
+        (xy 79.852501 28.230779)
+        (xy 79.4055 28.230779)
+        (xy 79.4055 28.139902)
+        (xy 79.403407 28.132092)
+        (xy 79.395598 28.13)
+        (xy 78.876902 28.13)
+        (xy 78.869092 28.132092)
+        (xy 78.867 28.139902)
+        (xy 78.867 28.583597)
+        (xy 78.613 28.583597)
+        (xy 78.613 28.139902)
+        (xy 78.610907 28.132092)
+        (xy 78.603098 28.13)
+        (xy 78.084403 28.13)
+        (xy 78.076593 28.132092)
+        (xy 78.074501 28.139902)
+        (xy 78.074501 28.230779)
+        (xy 74.740232 28.230779)
+        (xy 74.7405 28.228066)
+        (xy 74.7405 27.866098)
+        (xy 78.0745 27.866098)
+        (xy 78.076592 27.873907)
+        (xy 78.084402 27.876)
+        (xy 78.603098 27.876)
+        (xy 78.610907 27.873907)
+        (xy 78.613 27.866098)
+        (xy 78.867 27.866098)
+        (xy 78.869092 27.873907)
+        (xy 78.876902 27.876)
+        (xy 79.395597 27.876)
+        (xy 79.403406 27.873907)
+        (xy 79.405499 27.866098)
+        (xy 79.8525 27.866098)
+        (xy 79.854592 27.873907)
+        (xy 79.862402 27.876)
+        (xy 80.381098 27.876)
+        (xy 80.388907 27.873907)
+        (xy 80.391 27.866098)
+        (xy 80.645 27.866098)
+        (xy 80.647092 27.873907)
+        (xy 80.654902 27.876)
+        (xy 81.173597 27.876)
+        (xy 81.181406 27.873907)
+        (xy 81.183499 27.866098)
+        (xy 81.183499 27.775221)
+        (xy 81.183036 27.769345)
+        (xy 81.169942 27.686671)
+        (xy 81.16633 27.675552)
+        (xy 81.115547 27.575885)
+        (xy 81.108669 27.566419)
+        (xy 81.02958 27.48733)
+        (xy 81.020114 27.480452)
+        (xy 80.920448 27.429669)
+        (xy 80.909328 27.426056)
+        (xy 80.826653 27.412962)
+        (xy 80.820781 27.4125)
+        (xy 80.654902 27.4125)
+        (xy 80.647092 27.414592)
+        (xy 80.645 27.422402)
+        (xy 80.645 27.866098)
+        (xy 80.391 27.866098)
+        (xy 80.391 27.422403)
+        (xy 80.388907 27.414593)
+        (xy 80.381098 27.412501)
+        (xy 80.215221 27.412501)
+        (xy 80.209345 27.412963)
+        (xy 80.126671 27.426057)
+        (xy 80.115552 27.429669)
+        (xy 80.015885 27.480452)
+        (xy 80.006419 27.48733)
+        (xy 79.92733 27.566419)
+        (xy 79.920452 27.575885)
+        (xy 79.869669 27.675551)
+        (xy 79.866056 27.686671)
+        (xy 79.852962 27.769346)
+        (xy 79.8525 27.775219)
+        (xy 79.8525 27.866098)
+        (xy 79.405499 27.866098)
+        (xy 79.405499 27.775221)
+        (xy 79.405036 27.769345)
+        (xy 79.391942 27.686671)
+        (xy 79.38833 27.675552)
+        (xy 79.337547 27.575885)
+        (xy 79.330669 27.566419)
+        (xy 79.25158 27.48733)
+        (xy 79.242114 27.480452)
+        (xy 79.142448 27.429669)
+        (xy 79.131328 27.426056)
+        (xy 79.048653 27.412962)
+        (xy 79.042781 27.4125)
+        (xy 78.876902 27.4125)
+        (xy 78.869092 27.414592)
+        (xy 78.867 27.422402)
+        (xy 78.867 27.866098)
+        (xy 78.613 27.866098)
+        (xy 78.613 27.422403)
+        (xy 78.610907 27.414593)
+        (xy 78.603098 27.412501)
+        (xy 78.437221 27.412501)
+        (xy 78.431345 27.412963)
+        (xy 78.348671 27.426057)
+        (xy 78.337552 27.429669)
+        (xy 78.237885 27.480452)
+        (xy 78.228419 27.48733)
+        (xy 78.14933 27.566419)
+        (xy 78.142452 27.575885)
+        (xy 78.091669 27.675551)
+        (xy 78.088056 27.686671)
+        (xy 78.074962 27.769346)
+        (xy 78.0745 27.775219)
+        (xy 78.0745 27.866098)
+        (xy 74.7405 27.866098)
+        (xy 74.7405 27.699193)
+        (xy 74.75255 27.658363)
+        (xy 74.784837 27.630618)
+        (xy 74.827015 27.624849)
+        (xy 74.865567 27.642905)
+        (xy 74.921468 27.692429)
+        (xy 74.928897 27.697557)
+        (xy 75.069319 27.771256)
+        (xy 75.07776 27.774457)
+        (xy 75.181886 27.800122)
+        (xy 75.190448 27.799604)
+        (xy 75.193 27.791416)
+        (xy 75.447 27.791416)
+        (xy 75.449551 27.799604)
+        (xy 75.458113 27.800122)
+        (xy 75.562239 27.774457)
+        (xy 75.57068 27.771256)
+        (xy 75.711102 27.697557)
+        (xy 75.718531 27.692429)
+        (xy 75.837237 27.587265)
+        (xy 75.843226 27.580505)
+        (xy 75.933312 27.449993)
+        (xy 75.937511 27.441992)
+        (xy 75.993746 27.293712)
+        (xy 75.995906 27.284949)
+        (xy 76.010226 27.167016)
+        (xy 76.0105 27.162491)
+        (xy 76.0105 26.709902)
+        (xy 76.008407 26.702092)
+        (xy 76.000598 26.7)
+        (xy 75.456902 26.7)
+        (xy 75.449092 26.702092)
+        (xy 75.447 26.709902)
+        (xy 75.447 27.791416)
+        (xy 75.193 27.791416)
+        (xy 75.193 26.436098)
+        (xy 75.447 26.436098)
+        (xy 75.449092 26.443907)
+        (xy 75.456902 26.446)
+        (xy 76.000598 26.446)
+        (xy 76.008407 26.443907)
+        (xy 76.0105 26.436098)
+        (xy 76.0105 25.983509)
+        (xy 76.010226 25.978983)
+        (xy 75.995906 25.86105)
+        (xy 75.993746 25.852287)
+        (xy 75.937511 25.704007)
+        (xy 75.933312 25.696006)
+        (xy 75.843226 25.565494)
+        (xy 75.837237 25.558734)
+        (xy 75.718531 25.45357)
+        (xy 75.711102 25.448442)
+        (xy 75.57068 25.374743)
+        (xy 75.562239 25.371542)
+        (xy 75.458113 25.345877)
+        (xy 75.449551 25.346395)
+        (xy 75.447 25.354584)
+        (xy 75.447 26.436098)
+        (xy 75.193 26.436098)
+        (xy 75.193 25.354584)
+        (xy 75.190448 25.346395)
+        (xy 75.181886 25.345877)
+        (xy 75.07776 25.371542)
+        (xy 75.069319 25.374743)
+        (xy 74.928897 25.448442)
+        (xy 74.921468 25.45357)
+        (xy 74.802762 25.558734)
+        (xy 74.796773 25.565494)
+        (xy 74.706687 25.696006)
+        (xy 74.702488 25.704007)
+        (xy 74.646253 25.852287)
+        (xy 74.644093 25.86105)
+        (xy 74.629773 25.978983)
+        (xy 74.6295 25.983509)
+        (xy 74.6295 26.4973)
+        (xy 74.619425 26.5349)
+        (xy 74.5919 26.562425)
+        (xy 74.5543 26.5725)
+        (xy 74.386899 26.5725)
+        (xy 74.379092 26.574591)
+        (xy 74.377 26.5824)
+        (xy 74.377 28.393598)
+        (xy 74.123 28.393598)
+        (xy 74.123 27.624902)
+        (xy 74.120907 27.617092)
+        (xy 74.113098 27.615)
+        (xy 74.0162 27.615)
+        (xy 73.9786 27.604925)
+        (xy 73.951075 27.5774)
+        (xy 73.941 27.5398)
+        (xy 73.941 27.4362)
+        (xy 73.951075 27.3986)
+        (xy 73.9786 27.371075)
+        (xy 74.0162 27.361)
+        (xy 74.113098 27.361)
+        (xy 74.120907 27.358907)
+        (xy 74.123 27.351098)
+        (xy 74.123 26.619652)
+        (xy 74.135674 26.577873)
+        (xy 74.169423 26.550176)
+        (xy 74.171854 26.549168)
+        (xy 74.180233 26.545698)
+        (xy 74.264554 26.480995)
+        (xy 74.292912 26.470848)
+        (xy 74.301208 26.454032)
+        (xy 74.300451 26.453451)
+        (xy 74.30045 26.453451)
+        (xy 74.392698 26.333233)
+        (xy 74.450687 26.193236)
+        (xy 74.470466 26.043)
+        (xy 74.450687 25.892764)
+        (xy 74.39592 25.760546)
+        (xy 74.394582 25.757315)
+        (xy 74.394581 25.757314)
+        (xy 74.392698 25.752767)
+        (xy 74.300451 25.632549)
+        (xy 74.180233 25.540302)
+        (xy 74.175688 25.538419)
+        (xy 74.175684 25.538417)
+        (xy 74.044784 25.484197)
+        (xy 74.040236 25.482313)
+        (xy 74.035357 25.48167)
+        (xy 74.035355 25.48167)
+        (xy 73.930153 25.46782)
+        (xy 73.930148 25.467819)
+        (xy 73.92772 25.4675)
+        (xy 73.85228 25.4675)
+        (xy 73.849852 25.467819)
+        (xy 73.849846 25.46782)
+        (xy 73.744644 25.48167)
+        (xy 73.74464 25.481671)
+        (xy 73.739764 25.482313)
+        (xy 73.735216 25.484196)
+        (xy 73.735215 25.484197)
+        (xy 73.604315 25.538417)
+        (xy 73.604307 25.538421)
+        (xy 73.599767 25.540302)
+        (xy 73.595862 25.543297)
+        (xy 73.595859 25.5433)
+        (xy 73.483455 25.629551)
+        (xy 73.483451 25.629554)
+        (xy 73.479549 25.632549)
+        (xy 73.476554 25.636451)
+        (xy 73.476551 25.636455)
+        (xy 73.3903 25.748859)
+        (xy 73.390297 25.748862)
+        (xy 73.387302 25.752767)
+        (xy 73.385421 25.757307)
+        (xy 73.385417 25.757315)
+        (xy 73.331878 25.886572)
+        (xy 73.329313 25.892764)
+        (xy 73.328671 25.89764)
+        (xy 73.32867 25.897644)
+        (xy 73.317962 25.978983)
+        (xy 73.309534 26.043)
+        (xy 73.310177 26.047884)
+        (xy 73.323594 26.1498)
+        (xy 73.329313 26.193236)
+        (xy 73.331197 26.197784)
+        (xy 73.385417 26.328684)
+        (xy 73.385419 26.328688)
+        (xy 73.387302 26.333233)
+        (xy 73.3903 26.33714)
+        (xy 73.477684 26.451021)
+        (xy 73.492862 26.489429)
+        (xy 73.485469 26.53006)
+        (xy 73.457735 26.56066)
+        (xy 73.418024 26.572)
+        (xy 73.131188 26.572)
+        (xy 73.127563 26.57272)
+        (xy 73.127563 26.572721)
+        (xy 73.082738 26.581637)
+        (xy 73.082736 26.581637)
+        (xy 73.075475 26.583082)
+        (xy 73.069321 26.587193)
+        (xy 73.069313 26.587197)
+        (xy 73.066776 26.588893)
+        (xy 73.025 26.601565)
+        (xy 72.983224 26.588893)
+        (xy 72.980686 26.587197)
+        (xy 72.980679 26.587194)
+        (xy 72.974525 26.583082)
+        (xy 72.967261 26.581637)
+        (xy 72.948338 26.577873)
+        (xy 72.918812 26.572)
+        (xy 72.6432 26.572)
+        (xy 72.6056 26.561925)
+        (xy 72.578075 26.5344)
+        (xy 72.568 26.4968)
+        (xy 72.568 25.321868)
+        (xy 72.573724 25.29309)
+        (xy 72.590026 25.268694)
+        (xy 72.880694 24.978026)
+        (xy 72.90509 24.961724)
+        (xy 72.933868 24.956)
+        (xy 77.942132 24.956)
+        (xy 77.97091 24.961724)
+        (xy 77.995306 24.978026)
+        (xy 78.399974 25.382694)
+        (xy 78.416276 25.40709)
+        (xy 78.422 25.435868)
+        (xy 78.422 25.699709)
+        (xy 78.413804 25.733849)
+        (xy 78.391002 25.760546)
+        (xy 78.358565 25.773983)
+        (xy 78.348514 25.775575)
+        (xy 78.348513 25.775575)
+        (xy 78.342668 25.776501)
+        (xy 78.3374 25.779184)
+        (xy 78.337394 25.779187)
+        (xy 78.237587 25.830042)
+        (xy 78.237583 25.830044)
+        (xy 78.232311 25.832731)
+        (xy 78.228124 25.836917)
+        (xy 78.228121 25.83692)
+        (xy 78.14892 25.916121)
+        (xy 78.148917 25.916124)
+        (xy 78.144731 25.920311)
+        (xy 78.142044 25.925583)
+        (xy 78.142042 25.925587)
+        (xy 78.091187 26.025394)
+        (xy 78.091184 26.0254)
+        (xy 78.088501 26.030668)
+        (xy 78.087576 26.036507)
+        (xy 78.087574 26.036514)
+        (xy 78.074462 26.119307)
+        (xy 78.074 26.122226)
+        (xy 78.074 26.583774)
+        (xy 78.074461 26.58669)
+        (xy 78.074462 26.586692)
+        (xy 78.087574 26.669485)
+        (xy 78.087575 26.66949)
+        (xy 78.088501 26.675332)
+        (xy 78.091185 26.6806)
+        (xy 78.091187 26.680605)
+        (xy 78.142042 26.780412)
+        (xy 78.144731 26.785689)
+        (xy 78.232311 26.873269)
+        (xy 78.289311 26.902312)
+        (xy 78.308112 26.911892)
+        (xy 78.342668 26.929499)
+        (xy 78.348513 26.930424)
+        (xy 78.348514 26.930425)
+        (xy 78.352713 26.93109)
+        (xy 78.434226 26.944)
+        (xy 79.04282 26.944)
+        (xy 79.045774 26.944)
+        (xy 79.137332 26.929499)
+        (xy 79.247689 26.873269)
+        (xy 79.335269 26.785689)
+        (xy 79.391499 26.675332)
+        (xy 79.406 26.583774)
+        (xy 79.406 26.122226)
+        (xy 79.391499 26.030668)
+        (xy 79.380345 26.008778)
+        (xy 79.337957 25.925587)
+        (xy 79.335269 25.920311)
+        (xy 79.247689 25.832731)
+        (xy 79.238141 25.827866)
+        (xy 79.142605 25.779187)
+        (xy 79.1426 25.779185)
+        (xy 79.137332 25.776501)
+        (xy 79.124913 25.774534)
+        (xy 79.121435 25.773983)
+        (xy 79.088998 25.760546)
+        (xy 79.066196 25.733849)
+        (xy 79.058 25.699709)
+        (xy 79.058 25.290174)
+        (xy 79.058286 25.283621)
+        (xy 79.058432 25.281949)
+        (xy 79.061677 25.244857)
+        (xy 79.051606 25.207275)
+        (xy 79.050187 25.200875)
+        (xy 79.049745 25.198367)
+        (xy 79.043432 25.16256)
+        (xy 79.040142 25.156861)
+        (xy 79.037893 25.150682)
+        (xy 79.037902 25.150678)
+        (xy 79.037144 25.148848)
+        (xy 79.037136 25.148852)
+        (xy 79.034353 25.142886)
+        (xy 79.032652 25.136534)
+        (xy 79.010332 25.104658)
+        (xy 79.006809 25.099127)
+        (xy 79.003425 25.093266)
+        (xy 78.98736 25.06544)
+        (xy 78.974962 25.055037)
+        (xy 78.957551 25.040427)
+        (xy 78.952715 25.035995)
+        (xy 78.493094 24.576374)
+        (xy 78.472513 24.537871)
+        (xy 78.476792 24.494422)
+        (xy 78.504489 24.460673)
+        (xy 78.546268 24.448)
+        (xy 79.593132 24.448)
+        (xy 79.62191 24.453724)
+        (xy 79.646306 24.470026)
+        (xy 80.177974 25.001694)
+        (xy 80.194276 25.02609)
+        (xy 80.2 25.054868)
+        (xy 80.2 25.699709)
+        (xy 80.191804 25.733849)
+        (xy 80.169002 25.760546)
+        (xy 80.136565 25.773983)
+        (xy 80.126514 25.775575)
+        (xy 80.126513 25.775575)
+        (xy 80.120668 25.776501)
+        (xy 80.1154 25.779184)
+        (xy 80.115394 25.779187)
+        (xy 80.015587 25.830042)
+        (xy 80.015583 25.830044)
+        (xy 80.010311 25.832731)
+        (xy 80.006124 25.836917)
+        (xy 80.006121 25.83692)
+        (xy 79.92692 25.916121)
+        (xy 79.926917 25.916124)
+        (xy 79.922731 25.920311)
+        (xy 79.920044 25.925583)
+        (xy 79.920042 25.925587)
+        (xy 79.869187 26.025394)
+        (xy 79.869184 26.0254)
+        (xy 79.866501 26.030668)
+        (xy 79.865576 26.036507)
+        (xy 79.865574 26.036514)
+        (xy 79.852462 26.119307)
+        (xy 79.852 26.122226)
+        (xy 79.852 26.583774)
+        (xy 79.852461 26.58669)
+        (xy 79.852462 26.586692)
+        (xy 79.865574 26.669485)
+        (xy 79.865575 26.66949)
+        (xy 79.866501 26.675332)
+        (xy 79.869185 26.6806)
+        (xy 79.869187 26.680605)
+        (xy 79.920042 26.780412)
+        (xy 79.922731 26.785689)
+        (xy 80.010311 26.873269)
+        (xy 80.067311 26.902312)
+        (xy 80.086112 26.911892)
+        (xy 80.120668 26.929499)
+        (xy 80.126513 26.930424)
+        (xy 80.126514 26.930425)
+        (xy 80.130713 26.93109)
+        (xy 80.212226 26.944)
+        (xy 80.82082 26.944)
+        (xy 80.823774 26.944)
+        (xy 80.915332 26.929499)
+        (xy 81.025689 26.873269)
+        (xy 81.113269 26.785689)
+        (xy 81.169499 26.675332)
+        (xy 81.184 26.583774)
+        (xy 81.184 26.122226)
+        (xy 81.169499 26.030668)
+        (xy 81.158345 26.008778)
+        (xy 81.115957 25.925587)
+        (xy 81.113269 25.920311)
+        (xy 81.025689 25.832731)
+        (xy 81.016141 25.827866)
+        (xy 80.920605 25.779187)
+        (xy 80.9206 25.779185)
+        (xy 80.915332 25.776501)
+        (xy 80.902913 25.774534)
+        (xy 80.899435 25.773983)
+        (xy 80.866998 25.760546)
+        (xy 80.844196 25.733849)
+        (xy 80.836 25.699709)
+        (xy 80.836 25.077812)
+        (xy 82.478 25.077812)
+        (xy 82.489082 25.133525)
+        (xy 82.493194 25.13968)
+        (xy 82.493196 25.139683)
+        (xy 82.527182 25.190545)
+        (xy 82.531297 25.196703)
+        (xy 82.537454 25.200817)
+        (xy 82.588316 25.234803)
+        (xy 82.588317 25.234803)
+        (xy 82.594475 25.238918)
+        (xy 82.650188 25.25)
+        (xy 84.034116 25.25)
+        (xy 84.037812 25.25)
+        (xy 84.093525 25.238918)
+        (xy 84.156703 25.196703)
+        (xy 84.198918 25.133525)
+        (xy 84.21 25.077812)
+        (xy 84.21 23.690188)
+        (xy 84.198918 23.634475)
+        (xy 84.156703 23.571297)
+        (xy 84.136697 23.557929)
+        (xy 84.099683 23.533196)
+        (xy 84.09968 23.533194)
+        (xy 84.093525 23.529082)
+        (xy 84.086261 23.527637)
+        (xy 84.041924 23.518818)
+        (xy 84.037812 23.518)
+        (xy 82.650188 23.518)
+        (xy 82.646563 23.51872)
+        (xy 82.646563 23.518721)
+        (xy 82.601738 23.527637)
+        (xy 82.601736 23.527637)
+        (xy 82.594475 23.529082)
+        (xy 82.588321 23.533193)
+        (xy 82.588316 23.533196)
+        (xy 82.537454 23.567182)
+        (xy 82.537451 23.567184)
+        (xy 82.531297 23.571297)
+        (xy 82.527184 23.577451)
+        (xy 82.527182 23.577454)
+        (xy 82.493196 23.628316)
+        (xy 82.493193 23.628321)
+        (xy 82.489082 23.634475)
+        (xy 82.478 23.690188)
+        (xy 82.478 25.077812)
+        (xy 80.836 25.077812)
+        (xy 80.836 24.909174)
+        (xy 80.836286 24.902621)
+        (xy 80.838081 24.882098)
+        (xy 80.839677 24.863857)
+        (xy 80.829606 24.826275)
+        (xy 80.828187 24.819875)
+        (xy 80.821432 24.78156)
+        (xy 80.818142 24.775861)
+        (xy 80.815893 24.769682)
+        (xy 80.815902 24.769678)
+        (xy 80.815144 24.767848)
+        (xy 80.815136 24.767852)
+        (xy 80.812353 24.761886)
+        (xy 80.810652 24.755534)
+        (xy 80.802495 24.743885)
+        (xy 80.788334 24.72366)
+        (xy 80.784809 24.718127)
+        (xy 80.768651 24.69014)
+        (xy 80.76865 24.690139)
+        (xy 80.76536 24.68444)
+        (xy 80.735551 24.659427)
+        (xy 80.730715 24.654995)
+        (xy 79.993004 23.917284)
+        (xy 79.988572 23.912448)
+        (xy 79.967787 23.887678)
+        (xy 79.96356 23.88264)
+        (xy 79.957867 23.879353)
+        (xy 79.957861 23.879348)
+        (xy 79.929866 23.863185)
+        (xy 79.924335 23.859662)
+        (xy 79.918844 23.855818)
+        (xy 79.892466 23.837348)
+        (xy 79.886111 23.835644)
+        (xy 79.88015 23.832865)
+        (xy 79.880153 23.832857)
+        (xy 79.878321 23.832098)
+        (xy 79.878319 23.832107)
+        (xy 79.872136 23.829856)
+        (xy 79.86644 23.826568)
+        (xy 79.859963 23.825426)
+        (xy 79.859961 23.825425)
+        (xy 79.828133 23.819813)
+        (xy 79.821731 23.818394)
+        (xy 79.790498 23.810025)
+        (xy 79.790493 23.810024)
+        (xy 79.784143 23.808323)
+        (xy 79.777591 23.808896)
+        (xy 79.777589 23.808896)
+        (xy 79.745384 23.811714)
+        (xy 79.73883 23.812)
+        (xy 69.86717 23.812)
+        (xy 69.860616 23.811714)
+        (xy 69.82841 23.808896)
+        (xy 69.828408 23.808896)
+        (xy 69.821857 23.808323)
+        (xy 69.815507 23.810024)
+        (xy 69.815499 23.810025)
+        (xy 69.784266 23.818394)
+        (xy 69.777865 23.819813)
+        (xy 69.746037 23.825425)
+        (xy 69.746032 23.825426)
+        (xy 69.73956 23.826568)
+        (xy 69.733866 23.829854)
+        (xy 69.727681 23.832106)
+        (xy 69.727678 23.832099)
+        (xy 69.725842 23.83286)
+        (xy 69.725846 23.832867)
+        (xy 69.719888 23.835644)
+        (xy 69.713534 23.837348)
+        (xy 69.708147 23.841119)
+        (xy 69.708142 23.841122)
+        (xy 69.681655 23.859667)
+        (xy 69.676128 23.863189)
+        (xy 69.648133 23.879352)
+        (xy 69.648129 23.879355)
+        (xy 69.64244 23.88264)
+        (xy 69.638215 23.887673)
+        (xy 69.638211 23.887678)
+        (xy 69.617421 23.912454)
+        (xy 69.61299 23.917288)
+        (xy 69.037288 24.49299)
+        (xy 69.032454 24.497421)
+        (xy 69.007678 24.518211)
+        (xy 69.007673 24.518215)
+        (xy 69.00264 24.52244)
+        (xy 68.999355 24.528129)
+        (xy 68.999352 24.528133)
+        (xy 68.983189 24.556128)
+        (xy 68.979667 24.561655)
+        (xy 68.961122 24.588142)
+        (xy 68.961119 24.588147)
+        (xy 68.957348 24.593534)
+        (xy 68.955644 24.599888)
+        (xy 68.952867 24.605846)
+        (xy 68.95286 24.605842)
+        (xy 68.952099 24.607678)
+        (xy 68.952106 24.607681)
+        (xy 68.949854 24.613866)
+        (xy 68.946568 24.61956)
+        (xy 68.945426 24.626032)
+        (xy 68.945425 24.626037)
+        (xy 68.939813 24.657865)
+        (xy 68.938394 24.664266)
+        (xy 68.930025 24.695499)
+        (xy 68.930024 24.695507)
+        (xy 68.928323 24.701857)
+        (xy 68.928896 24.708408)
+        (xy 68.928896 24.70841)
+        (xy 68.931714 24.740616)
+        (xy 68.932 24.74717)
+        (xy 68.932 26.4968)
+        (xy 68.921925 26.5344)
+        (xy 68.8944 26.561925)
+        (xy 68.8568 26.572)
+        (xy 68.581976 26.572)
+        (xy 68.542265 26.56066)
+        (xy 68.514531 26.53006)
+        (xy 68.507138 26.489429)
+        (xy 68.522316 26.451021)
+        (xy 68.580872 26.374709)
+        (xy 68.612698 26.333233)
+        (xy 68.670687 26.193236)
+        (xy 68.690466 26.043)
+        (xy 68.670687 25.892764)
+        (xy 68.61592 25.760546)
+        (xy 68.614582 25.757315)
+        (xy 68.614581 25.757314)
+        (xy 68.612698 25.752767)
+        (xy 68.520451 25.632549)
+        (xy 68.400233 25.540302)
+        (xy 68.395688 25.538419)
+        (xy 68.395684 25.538417)
+        (xy 68.264784 25.484197)
+        (xy 68.260236 25.482313)
+        (xy 68.255357 25.48167)
+        (xy 68.255355 25.48167)
+        (xy 68.150153 25.46782)
+        (xy 68.150148 25.467819)
+        (xy 68.14772 25.4675)
+        (xy 68.07228 25.4675)
+        (xy 68.069852 25.467819)
+        (xy 68.069846 25.46782)
+        (xy 67.964644 25.48167)
+        (xy 67.96464 25.481671)
+        (xy 67.959764 25.482313)
+        (xy 67.955216 25.484196)
+        (xy 67.955215 25.484197)
+        (xy 67.824315 25.538417)
+        (xy 67.824307 25.538421)
+        (xy 67.819767 25.540302)
+        (xy 67.815862 25.543297)
+        (xy 67.815859 25.5433)
+        (xy 67.703455 25.629551)
+        (xy 67.703451 25.629554)
+        (xy 67.699549 25.632549)
+        (xy 67.696554 25.636451)
+        (xy 67.696551 25.636455)
+        (xy 67.6103 25.748859)
+        (xy 67.610297 25.748862)
+        (xy 67.607302 25.752767)
+        (xy 67.605421 25.757307)
+        (xy 67.605417 25.757315)
+        (xy 67.551878 25.886572)
+        (xy 67.549313 25.892764)
+        (xy 67.548671 25.89764)
+        (xy 67.54867 25.897644)
+        (xy 67.537962 25.978983)
+        (xy 67.529534 26.043)
+        (xy 67.3705 26.043)
+        (xy 67.3705 25.983509)
+        (xy 67.370226 25.978983)
+        (xy 67.355906 25.86105)
+        (xy 67.353746 25.852287)
+        (xy 67.297511 25.704007)
+        (xy 67.293312 25.696006)
+        (xy 67.203226 25.565494)
+        (xy 67.197237 25.558734)
+        (xy 67.078531 25.45357)
+        (xy 67.071102 25.448442)
+        (xy 66.93068 25.374743)
+        (xy 66.922239 25.371542)
+        (xy 66.818113 25.345877)
+        (xy 66.809551 25.346395)
+        (xy 66.807 25.354584)
+        (xy 66.807 27.791416)
+        (xy 66.553 27.791416)
+        (xy 66.553 26.709902)
+        (xy 66.550907 26.702092)
+        (xy 66.543098 26.7)
+        (xy 65.999402 26.7)
+        (xy 65.991592 26.702092)
+        (xy 65.9895 26.709902)
+        (xy 65.9895 27.162491)
+        (xy 63.881 27.162491)
+        (xy 63.881 27.051)
+        (xy 57.023 27.051)
+        (xy 30.949 27.051)
+        (xy 31.563902 26.436098)
+        (xy 65.9895 26.436098)
+        (xy 65.991592 26.443907)
+        (xy 65.999402 26.446)
+        (xy 66.543098 26.446)
+        (xy 66.550907 26.443907)
+        (xy 66.553 26.436098)
+        (xy 66.553 25.354584)
+        (xy 66.550448 25.346395)
+        (xy 66.541886 25.345877)
+        (xy 66.43776 25.371542)
+        (xy 66.429319 25.374743)
+        (xy 66.288897 25.448442)
+        (xy 66.281468 25.45357)
+        (xy 66.162762 25.558734)
+        (xy 66.156773 25.565494)
+        (xy 66.066687 25.696006)
+        (xy 66.062488 25.704007)
+        (xy 66.006253 25.852287)
+        (xy 66.004093 25.86105)
+        (xy 65.989773 25.978983)
+        (xy 65.9895 25.983509)
+        (xy 65.9895 26.436098)
+        (xy 31.563902 26.436098)
+        (xy 32 26)
+        (xy 32 25.834066)
+        (xy 57.9765 25.834066)
+        (xy 57.977221 25.841386)
+        (xy 57.986107 25.886063)
+        (xy 57.991668 25.899488)
+        (xy 58.025543 25.950186)
+        (xy 58.035813 25.960456)
+        (xy 58.086511 25.994331)
+        (xy 58.099936 25.999892)
+        (xy 58.144613 26.008778)
+        (xy 58.151934 26.0095)
+        (xy 58.410098 26.0095)
+        (xy 58.417907 26.007407)
+        (xy 58.42 25.999598)
+        (xy 58.674 25.999598)
+        (xy 58.676092 26.007407)
+        (xy 58.683902 26.0095)
+        (xy 58.942066 26.0095)
+        (xy 58.949386 26.008778)
+        (xy 58.994063 25.999892)
+        (xy 59.007488 25.994331)
+        (xy 59.058186 25.960456)
+        (xy 59.068456 25.950186)
+        (xy 59.102331 25.899488)
+        (xy 59.107892 25.886062)
+        (xy 59.108245 25.884291)
+        (xy 59.109479 25.882231)
+        (xy 59.110726 25.879222)
+        (xy 59.111172 25.879406)
+        (xy 59.134293 25.84083)
+        (xy 59.182 25.82376)
+        (xy 59.229707 25.84083)
+        (xy 59.252827 25.879406)
+        (xy 59.253274 25.879222)
+        (xy 59.25452 25.882231)
+        (xy 59.255755 25.884291)
+        (xy 59.256107 25.886062)
+        (xy 59.261668 25.899488)
+        (xy 59.295543 25.950186)
+        (xy 59.305813 25.960456)
+        (xy 59.356511 25.994331)
+        (xy 59.369936 25.999892)
+        (xy 59.414613 26.008778)
+        (xy 59.421934 26.0095)
+        (xy 59.680098 26.0095)
+        (xy 59.687907 26.007407)
+        (xy 59.69 25.999598)
+        (xy 59.944 25.999598)
+        (xy 59.946092 26.007407)
+        (xy 59.953902 26.0095)
+        (xy 60.212066 26.0095)
+        (xy 60.219386 26.008778)
+        (xy 60.264063 25.999892)
+        (xy 60.277488 25.994331)
+        (xy 60.328186 25.960456)
+        (xy 60.338456 25.950186)
+        (xy 60.372331 25.899488)
+        (xy 60.377892 25.886062)
+        (xy 60.378245 25.884291)
+        (xy 60.379479 25.882231)
+        (xy 60.380726 25.879222)
+        (xy 60.381172 25.879406)
+        (xy 60.404293 25.84083)
+        (xy 60.452 25.82376)
+        (xy 60.499707 25.84083)
+        (xy 60.522827 25.879406)
+        (xy 60.523274 25.879222)
+        (xy 60.52452 25.882231)
+        (xy 60.525755 25.884291)
+        (xy 60.526107 25.886062)
+        (xy 60.531668 25.899488)
+        (xy 60.565543 25.950186)
+        (xy 60.575813 25.960456)
+        (xy 60.626511 25.994331)
+        (xy 60.639936 25.999892)
+        (xy 60.684613 26.008778)
+        (xy 60.691934 26.0095)
+        (xy 60.950098 26.0095)
+        (xy 60.957907 26.007407)
+        (xy 60.96 25.999598)
+        (xy 61.214 25.999598)
+        (xy 61.216092 26.007407)
+        (xy 61.223902 26.0095)
+        (xy 61.482066 26.0095)
+        (xy 61.489386 26.008778)
+        (xy 61.534063 25.999892)
+        (xy 61.547488 25.994331)
+        (xy 61.598186 25.960456)
+        (xy 61.608456 25.950186)
+        (xy 61.642331 25.899488)
+        (xy 61.647892 25.886062)
+        (xy 61.648245 25.884291)
+        (xy 61.649479 25.882231)
+        (xy 61.650726 25.879222)
+        (xy 61.651172 25.879406)
+        (xy 61.674293 25.84083)
+        (xy 61.722 25.82376)
+        (xy 61.769707 25.84083)
+        (xy 61.792827 25.879406)
+        (xy 61.793274 25.879222)
+        (xy 61.79452 25.882231)
+        (xy 61.795755 25.884291)
+        (xy 61.796107 25.886062)
+        (xy 61.801668 25.899488)
+        (xy 61.835543 25.950186)
+        (xy 61.845813 25.960456)
+        (xy 61.896511 25.994331)
+        (xy 61.909936 25.999892)
+        (xy 61.954613 26.008778)
+        (xy 61.961934 26.0095)
+        (xy 62.220098 26.0095)
+        (xy 62.227907 26.007407)
+        (xy 62.23 25.999598)
+        (xy 62.484 25.999598)
+        (xy 62.486092 26.007407)
+        (xy 62.493902 26.0095)
+        (xy 62.752066 26.0095)
+        (xy 62.759386 26.008778)
+        (xy 62.804063 25.999892)
+        (xy 62.817488 25.994331)
+        (xy 62.868186 25.960456)
+        (xy 62.878456 25.950186)
+        (xy 62.912331 25.899488)
+        (xy 62.917892 25.886063)
+        (xy 62.926778 25.841386)
+        (xy 62.9275 25.834066)
+        (xy 62.9275 25.155902)
+        (xy 62.925407 25.148092)
+        (xy 62.917598 25.146)
+        (xy 62.493902 25.146)
+        (xy 62.486092 25.148092)
+        (xy 62.484 25.155902)
+        (xy 62.484 25.999598)
+        (xy 62.23 25.999598)
+        (xy 62.23 24.882098)
+        (xy 62.484 24.882098)
+        (xy 62.486092 24.889907)
+        (xy 62.493902 24.892)
+        (xy 62.917598 24.892)
+        (xy 62.925407 24.889907)
+        (xy 62.9275 24.882098)
+        (xy 62.9275 24.203934)
+        (xy 62.926778 24.196613)
+        (xy 62.917892 24.151936)
+        (xy 62.912331 24.138511)
+        (xy 62.878456 24.087813)
+        (xy 62.868186 24.077543)
+        (xy 62.817488 24.043668)
+        (xy 62.804063 24.038107)
+        (xy 62.759386 24.029221)
+        (xy 62.752066 24.0285)
+        (xy 62.493902 24.0285)
+        (xy 62.486092 24.030592)
+        (xy 62.484 24.038402)
+        (xy 62.484 24.882098)
+        (xy 62.23 24.882098)
+        (xy 62.23 24.038402)
+        (xy 62.227907 24.030592)
+        (xy 62.220098 24.0285)
+        (xy 61.961934 24.0285)
+        (xy 61.954613 24.029221)
+        (xy 61.909936 24.038107)
+        (xy 61.896511 24.043668)
+        (xy 61.845813 24.077543)
+        (xy 61.835543 24.087813)
+        (xy 61.801668 24.138511)
+        (xy 61.796107 24.151936)
+        (xy 61.795755 24.15371)
+        (xy 61.794519 24.155771)
+        (xy 61.793274 24.158778)
+        (xy 61.792828 24.158593)
+        (xy 61.769706 24.197169)
+        (xy 61.722 24.214239)
+        (xy 61.674294 24.197169)
+        (xy 61.651171 24.158593)
+        (xy 61.650726 24.158778)
+        (xy 61.64948 24.155771)
+        (xy 61.648245 24.15371)
+        (xy 61.647892 24.151936)
+        (xy 61.642331 24.138511)
+        (xy 61.608456 24.087813)
+        (xy 61.598186 24.077543)
+        (xy 61.547488 24.043668)
+        (xy 61.534063 24.038107)
+        (xy 61.489386 24.029221)
+        (xy 61.482066 24.0285)
+        (xy 61.223902 24.0285)
+        (xy 61.216092 24.030592)
+        (xy 61.214 24.038402)
+        (xy 61.214 25.999598)
+        (xy 60.96 25.999598)
+        (xy 60.96 24.038402)
+        (xy 60.957907 24.030592)
+        (xy 60.950098 24.0285)
+        (xy 60.691934 24.0285)
+        (xy 60.684613 24.029221)
+        (xy 60.639936 24.038107)
+        (xy 60.626511 24.043668)
+        (xy 60.575813 24.077543)
+        (xy 60.565543 24.087813)
+        (xy 60.531668 24.138511)
+        (xy 60.526107 24.151936)
+        (xy 60.525755 24.15371)
+        (xy 60.524519 24.155771)
+        (xy 60.523274 24.158778)
+        (xy 60.522828 24.158593)
+        (xy 60.499706 24.197169)
+        (xy 60.452 24.214239)
+        (xy 60.404294 24.197169)
+        (xy 60.381171 24.158593)
+        (xy 60.380726 24.158778)
+        (xy 60.37948 24.155771)
+        (xy 60.378245 24.15371)
+        (xy 60.377892 24.151936)
+        (xy 60.372331 24.138511)
+        (xy 60.338456 24.087813)
+        (xy 60.328186 24.077543)
+        (xy 60.277488 24.043668)
+        (xy 60.264063 24.038107)
+        (xy 60.219386 24.029221)
+        (xy 60.212066 24.0285)
+        (xy 59.953902 24.0285)
+        (xy 59.946092 24.030592)
+        (xy 59.944 24.038402)
+        (xy 59.944 25.999598)
+        (xy 59.69 25.999598)
+        (xy 59.69 24.038402)
+        (xy 59.687907 24.030592)
+        (xy 59.680098 24.0285)
+        (xy 59.421934 24.0285)
+        (xy 59.414613 24.029221)
+        (xy 59.369936 24.038107)
+        (xy 59.356511 24.043668)
+        (xy 59.305813 24.077543)
+        (xy 59.295543 24.087813)
+        (xy 59.261668 24.138511)
+        (xy 59.256107 24.151936)
+        (xy 59.255755 24.15371)
+        (xy 59.254519 24.155771)
+        (xy 59.253274 24.158778)
+        (xy 59.252828 24.158593)
+        (xy 59.229706 24.197169)
+        (xy 59.182 24.214239)
+        (xy 59.134294 24.197169)
+        (xy 59.111171 24.158593)
+        (xy 59.110726 24.158778)
+        (xy 59.10948 24.155771)
+        (xy 59.108245 24.15371)
+        (xy 59.107892 24.151936)
+        (xy 59.102331 24.138511)
+        (xy 59.068456 24.087813)
+        (xy 59.058186 24.077543)
+        (xy 59.007488 24.043668)
+        (xy 58.994063 24.038107)
+        (xy 58.949386 24.029221)
+        (xy 58.942066 24.0285)
+        (xy 58.683902 24.0285)
+        (xy 58.676092 24.030592)
+        (xy 58.674 24.038402)
+        (xy 58.674 25.999598)
+        (xy 58.42 25.999598)
+        (xy 58.42 25.155902)
+        (xy 58.417907 25.148092)
+        (xy 58.410098 25.146)
+        (xy 57.986402 25.146)
+        (xy 57.978592 25.148092)
+        (xy 57.9765 25.155902)
+        (xy 57.9765 25.834066)
+        (xy 32 25.834066)
+        (xy 32 24.882098)
+        (xy 57.9765 24.882098)
+        (xy 57.978592 24.889907)
+        (xy 57.986402 24.892)
+        (xy 58.410098 24.892)
+        (xy 58.417907 24.889907)
+        (xy 58.42 24.882098)
+        (xy 58.42 24.038402)
+        (xy 58.417907 24.030592)
+        (xy 58.410098 24.0285)
+        (xy 58.151934 24.0285)
+        (xy 58.144613 24.029221)
+        (xy 58.099936 24.038107)
+        (xy 58.086511 24.043668)
+        (xy 58.035813 24.077543)
+        (xy 58.025543 24.087813)
+        (xy 57.991668 24.138511)
+        (xy 57.986107 24.151936)
+        (xy 57.977221 24.196613)
+        (xy 57.9765 24.203934)
+        (xy 57.9765 24.882098)
+        (xy 32 24.882098)
+        (xy 32 22.732491)
+        (xy 65.9895 22.732491)
+        (xy 65.989773 22.737016)
+        (xy 66.004093 22.854949)
+        (xy 66.006253 22.863712)
+        (xy 66.062488 23.011992)
+        (xy 66.066687 23.019993)
+        (xy 66.156773 23.150505)
+        (xy 66.162762 23.157265)
+        (xy 66.281468 23.262429)
+        (xy 66.288897 23.267557)
+        (xy 66.429319 23.341256)
+        (xy 66.43776 23.344457)
+        (xy 66.541886 23.370122)
+        (xy 66.550448 23.369604)
+        (xy 66.553 23.361416)
+        (xy 66.807 23.361416)
+        (xy 66.809551 23.369604)
+        (xy 66.818113 23.370122)
+        (xy 66.922239 23.344457)
+        (xy 66.93068 23.341256)
+        (xy 67.071102 23.267557)
+        (xy 67.078531 23.262429)
+        (xy 67.197237 23.157265)
+        (xy 67.203226 23.150505)
+        (xy 67.293312 23.019993)
+        (xy 67.297511 23.011992)
+        (xy 67.353746 22.863712)
+        (xy 67.355906 22.854949)
+        (xy 67.370226 22.737016)
+        (xy 67.3705 22.732491)
+        (xy 74.6295 22.732491)
+        (xy 74.629773 22.737016)
+        (xy 74.644093 22.854949)
+        (xy 74.646253 22.863712)
+        (xy 74.702488 23.011992)
+        (xy 74.706687 23.019993)
+        (xy 74.796773 23.150505)
+        (xy 74.802762 23.157265)
+        (xy 74.921468 23.262429)
+        (xy 74.928897 23.267557)
+        (xy 75.069319 23.341256)
+        (xy 75.07776 23.344457)
+        (xy 75.181886 23.370122)
+        (xy 75.190448 23.369604)
+        (xy 75.193 23.361416)
+        (xy 75.447 23.361416)
+        (xy 75.449551 23.369604)
+        (xy 75.458113 23.370122)
+        (xy 75.562239 23.344457)
+        (xy 75.57068 23.341256)
+        (xy 75.711102 23.267557)
+        (xy 75.718531 23.262429)
+        (xy 75.837237 23.157265)
+        (xy 75.843226 23.150505)
+        (xy 75.933312 23.019993)
+        (xy 75.937511 23.011992)
+        (xy 75.993746 22.863712)
+        (xy 75.995906 22.854949)
+        (xy 76.010226 22.737016)
+        (xy 76.0105 22.732491)
+        (xy 76.0105 22.529902)
+        (xy 76.008407 22.522092)
+        (xy 76.000598 22.52)
+        (xy 75.456902 22.52)
+        (xy 75.449092 22.522092)
+        (xy 75.447 22.529902)
+        (xy 75.447 23.361416)
+        (xy 75.193 23.361416)
+        (xy 75.193 22.529902)
+        (xy 75.190907 22.522092)
+        (xy 75.183098 22.52)
+        (xy 74.639402 22.52)
+        (xy 74.631592 22.522092)
+        (xy 74.6295 22.529902)
+        (xy 74.6295 22.732491)
+        (xy 67.3705 22.732491)
+        (xy 67.3705 22.529902)
+        (xy 67.368407 22.522092)
+        (xy 67.360598 22.52)
+        (xy 66.816902 22.52)
+        (xy 66.809092 22.522092)
+        (xy 66.807 22.529902)
+        (xy 66.807 23.361416)
+        (xy 66.553 23.361416)
+        (xy 66.553 22.529902)
+        (xy 66.550907 22.522092)
+        (xy 66.543098 22.52)
+        (xy 65.999402 22.52)
+        (xy 65.991592 22.522092)
+        (xy 65.9895 22.529902)
+        (xy 65.9895 22.732491)
+        (xy 32 22.732491)
+        (xy 32 22.256098)
+        (xy 65.9895 22.256098)
+        (xy 65.991592 22.263907)
+        (xy 65.999402 22.266)
+        (xy 66.543098 22.266)
+        (xy 66.550907 22.263907)
+        (xy 66.553 22.256098)
+        (xy 66.807 22.256098)
+        (xy 66.809092 22.263907)
+        (xy 66.816902 22.266)
+        (xy 67.360598 22.266)
+        (xy 67.368407 22.263907)
+        (xy 67.3705 22.256098)
+        (xy 74.6295 22.256098)
+        (xy 74.631592 22.263907)
+        (xy 74.639402 22.266)
+        (xy 75.183098 22.266)
+        (xy 75.190907 22.263907)
+        (xy 75.193 22.256098)
+        (xy 75.447 22.256098)
+        (xy 75.449092 22.263907)
+        (xy 75.456902 22.266)
+        (xy 76.000598 22.266)
+        (xy 76.008407 22.263907)
+        (xy 76.0105 22.256098)
+        (xy 76.0105 22.053509)
+        (xy 76.010226 22.048983)
+        (xy 75.995906 21.93105)
+        (xy 75.993746 21.922287)
+        (xy 75.937511 21.774007)
+        (xy 75.933312 21.766006)
+        (xy 75.843226 21.635494)
+        (xy 75.837237 21.628734)
+        (xy 75.718531 21.52357)
+        (xy 75.711102 21.518442)
+        (xy 75.57068 21.444743)
+        (xy 75.562239 21.441542)
+        (xy 75.458113 21.415877)
+        (xy 75.449551 21.416395)
+        (xy 75.447 21.424584)
+        (xy 75.447 22.256098)
+        (xy 75.193 22.256098)
+        (xy 75.193 21.424584)
+        (xy 75.190448 21.416395)
+        (xy 75.181886 21.415877)
+        (xy 75.07776 21.441542)
+        (xy 75.069319 21.444743)
+        (xy 74.928897 21.518442)
+        (xy 74.921468 21.52357)
+        (xy 74.802762 21.628734)
+        (xy 74.796773 21.635494)
+        (xy 74.706687 21.766006)
+        (xy 74.702488 21.774007)
+        (xy 74.646253 21.922287)
+        (xy 74.644093 21.93105)
+        (xy 74.629773 22.048983)
+        (xy 74.6295 22.053509)
+        (xy 74.6295 22.256098)
+        (xy 67.3705 22.256098)
+        (xy 67.3705 22.053509)
+        (xy 67.370226 22.048983)
+        (xy 67.355906 21.93105)
+        (xy 67.353746 21.922287)
+        (xy 67.297511 21.774007)
+        (xy 67.293312 21.766006)
+        (xy 67.203226 21.635494)
+        (xy 67.197237 21.628734)
+        (xy 67.078531 21.52357)
+        (xy 67.071102 21.518442)
+        (xy 66.93068 21.444743)
+        (xy 66.922239 21.441542)
+        (xy 66.818113 21.415877)
+        (xy 66.809551 21.416395)
+        (xy 66.807 21.424584)
+        (xy 66.807 22.256098)
+        (xy 66.553 22.256098)
+        (xy 66.553 21.424584)
+        (xy 66.550448 21.416395)
+        (xy 66.541886 21.415877)
+        (xy 66.43776 21.441542)
+        (xy 66.429319 21.444743)
+        (xy 66.288897 21.518442)
+        (xy 66.281468 21.52357)
+        (xy 66.162762 21.628734)
+        (xy 66.156773 21.635494)
+        (xy 66.066687 21.766006)
+        (xy 66.062488 21.774007)
+        (xy 66.006253 21.922287)
+        (xy 66.004093 21.93105)
+        (xy 65.989773 22.048983)
+        (xy 65.9895 22.053509)
+        (xy 65.9895 22.256098)
+        (xy 32 22.256098)
+        (xy 32 21.0752)
+        (xy 32.010075 21.0376)
+        (xy 32.0376 21.010075)
+        (xy 32.0752 21)
+        (xy 100.9248 21)
+      )
+    )
+    (filled_polygon
+      (layer "B.Cu")
+      (pts
+        (xy 94.662084 85.871533)
+        (xy 94.678 85.917798)
+        (xy 94.678 87.337261)
+        (xy 94.662084 87.383526)
+        (xy 94.621072 87.410207)
+        (xy 94.572326 87.40601)
+        (xy 94.53648 87.37271)
+        (xy 94.52355 87.348521)
+        (xy 94.519461 87.342401)
+        (xy 94.490412 87.307004)
+        (xy 94.483569 87.302268)
+        (xy 94.476289 87.306314)
+        (xy 93.912605 87.869999)
+        (xy 93.908563 87.877)
+        (xy 93.912605 87.884)
+        (xy 94.47629 88.447685)
+        (xy 94.483568 88.45173)
+        (xy 94.490412 88.446993)
+        (xy 94.519462 88.411597)
+        (xy 94.523549 88.40548)
+        (xy 94.53648 88.38129)
+        (xy 94.572326 88.34799)
+        (xy 94.621072 88.343793)
+        (xy 94.662084 88.370474)
+        (xy 94.678 88.416739)
+        (xy 94.678 88.944132)
+        (xy 94.672276 88.97291)
+        (xy 94.655976 88.997303)
+        (xy 94.295854 89.357425)
+        (xy 94.176176 89.477103)
+        (xy 94.137676 89.497682)
+        (xy 94.094638 89.493446)
+        (xy 94.092462 89.492283)
+        (xy 94.088937 89.491213)
+        (xy 94.088933 89.491212)
+        (xy 93.916352 89.43886)
+        (xy 93.91635 89.438859)
+        (xy 93.912821 89.437789)
+        (xy 93.90915 89.437427)
+        (xy 93.909148 89.437427)
+        (xy 93.729676 89.419751)
+        (xy 93.726 89.419389)
+        (xy 93.722324 89.419751)
+        (xy 93.542851 89.437427)
+        (xy 93.542847 89.437427)
+        (xy 93.539179 89.437789)
+        (xy 93.535651 89.438859)
+        (xy 93.535647 89.43886)
+        (xy 93.363068 89.491212)
+        (xy 93.363066 89.491212)
+        (xy 93.359538 89.492283)
+        (xy 93.356292 89.494018)
+        (xy 93.35628 89.494023)
+        (xy 93.197238 89.579034)
+        (xy 93.197233 89.579036)
+        (xy 93.19398 89.580776)
+        (xy 93.191127 89.583117)
+        (xy 93.191123 89.58312)
+        (xy 93.051722 89.697523)
+        (xy 93.051716 89.697528)
+        (xy 93.048867 89.699867)
+        (xy 92.958127 89.810432)
+        (xy 92.920057 89.835201)
+        (xy 92.874666 89.833529)
+        (xy 92.838518 89.806026)
+        (xy 92.8248 89.762725)
+        (xy 92.8248 88.634569)
+        (xy 93.151268 88.634569)
+        (xy 93.156004 88.641412)
+        (xy 93.191401 88.670461)
+        (xy 93.197521 88.67455)
+        (xy 93.356467 88.759508)
+        (xy 93.363268 88.762326)
+        (xy 93.535742 88.814645)
+        (xy 93.542952 88.81608)
+        (xy 93.722325 88.833747)
+        (xy 93.729675 88.833747)
+        (xy 93.909047 88.81608)
+        (xy 93.916257 88.814645)
+        (xy 94.088731 88.762326)
+        (xy 94.095532 88.759508)
+        (xy 94.25448 88.674549)
+        (xy 94.260597 88.670462)
+        (xy 94.295993 88.641412)
+        (xy 94.30073 88.634568)
+        (xy 94.296685 88.62729)
+        (xy 93.733 88.063605)
+        (xy 93.726 88.059563)
+        (xy 93.718999 88.063605)
+        (xy 93.155314 88.627289)
+        (xy 93.151268 88.634569)
+        (xy 92.8248 88.634569)
+        (xy 92.8248 88.490489)
+        (xy 92.838517 88.447188)
+        (xy 92.874665 88.419685)
+        (xy 92.920056 88.418013)
+        (xy 92.95813 88.442782)
+        (xy 92.961586 88.446993)
+        (xy 92.96843 88.45173)
+        (xy 92.975709 88.447684)
+        (xy 93.539394 87.884)
+        (xy 93.543436 87.877)
+        (xy 93.539394 87.869999)
+        (xy 92.975709 87.306314)
+        (xy 92.96843 87.302269)
+        (xy 92.961584 87.307007)
+        (xy 92.95813 87.311217)
+        (xy 92.920057 87.335986)
+        (xy 92.874666 87.334314)
+        (xy 92.838518 87.306811)
+        (xy 92.8248 87.26351)
+        (xy 92.8248 87.11943)
+        (xy 93.151269 87.11943)
+        (xy 93.155314 87.126709)
+        (xy 93.718999 87.690394)
+        (xy 93.726 87.694436)
+        (xy 93.733 87.690394)
+        (xy 94.296684 87.126709)
+        (xy 94.30073 87.11943)
+        (xy 94.295994 87.112586)
+        (xy 94.260598 87.083538)
+        (xy 94.254478 87.079449)
+        (xy 94.095532 86.994491)
+        (xy 94.088731 86.991673)
+        (xy 93.916257 86.939354)
+        (xy 93.909047 86.937919)
+        (xy 93.729675 86.920253)
+        (xy 93.722325 86.920253)
+        (xy 93.542952 86.937919)
+        (xy 93.535742 86.939354)
+        (xy 93.363268 86.991673)
+        (xy 93.356467 86.994491)
+        (xy 93.197523 87.079448)
+        (xy 93.1914 87.083538)
+        (xy 93.156006 87.112585)
+        (xy 93.151269 87.11943)
+        (xy 92.8248 87.11943)
+        (xy 92.8248 85.991275)
+        (xy 92.838518 85.947974)
+        (xy 92.874666 85.920471)
+        (xy 92.920057 85.918799)
+        (xy 92.958127 85.943567)
+        (xy 93.048867 86.054133)
+        (xy 93.19398 86.173224)
+        (xy 93.236286 86.195837)
+        (xy 93.35628 86.259976)
+        (xy 93.356283 86.259977)
+        (xy 93.359538 86.261717)
+        (xy 93.539179 86.316211)
+        (xy 93.726 86.334611)
+        (xy 93.912821 86.316211)
+        (xy 94.092462 86.261717)
+        (xy 94.25802 86.173224)
+        (xy 94.403133 86.054133)
+        (xy 94.522224 85.90902)
+        (xy 94.53648 85.882348)
+        (xy 94.572326 85.849049)
+        (xy 94.621072 85.844852)
+      )
+    )
+    (filled_polygon
+      (layer "B.Cu")
+      (pts
+        (xy 100.9624 21.010075)
+        (xy 100.989925 21.0376)
+        (xy 101 21.0752)
+        (xy 101 26)
+        (xy 103 28)
+        (xy 103.007405 28)
+        (xy 107.9248 28)
+        (xy 107.9624 28.010075)
+        (xy 107.989925 28.0376)
+        (xy 108 28.0752)
+        (xy 108 111.9248)
+        (xy 107.989925 111.9624)
+        (xy 107.9624 111.989925)
+        (xy 107.9248 112)
+        (xy 103 112)
+        (xy 102.994764 112.005235)
+        (xy 102.994761 112.005238)
+        (xy 101.005238 113.994761)
+        (xy 101.005235 113.994764)
+        (xy 101 114)
+        (xy 101 114.007405)
+        (xy 101 118.9248)
+        (xy 100.989925 118.9624)
+        (xy 100.9624 118.989925)
+        (xy 100.9248 119)
+        (xy 32.0752 119)
+        (xy 32.0376 118.989925)
+        (xy 32.010075 118.9624)
+        (xy 32 118.9248)
+        (xy 32 117.975491)
+        (xy 65.9825 117.975491)
+        (xy 65.982773 117.980016)
+        (xy 65.997093 118.097949)
+        (xy 65.999253 118.106712)
+        (xy 66.055488 118.254992)
+        (xy 66.059687 118.262993)
+        (xy 66.149773 118.393505)
+        (xy 66.155762 118.400265)
+        (xy 66.274468 118.505429)
+        (xy 66.281897 118.510557)
+        (xy 66.422319 118.584256)
+        (xy 66.43076 118.587457)
+        (xy 66.534886 118.613122)
+        (xy 66.543448 118.612604)
+        (xy 66.546 118.604416)
+        (xy 66.8 118.604416)
+        (xy 66.802551 118.612604)
+        (xy 66.811113 118.613122)
+        (xy 66.915239 118.587457)
+        (xy 66.92368 118.584256)
+        (xy 67.064102 118.510557)
+        (xy 67.071531 118.505429)
+        (xy 67.190237 118.400265)
+        (xy 67.196226 118.393505)
+        (xy 67.286312 118.262993)
+        (xy 67.290511 118.254992)
+        (xy 67.346746 118.106712)
+        (xy 67.348906 118.097949)
+        (xy 67.363226 117.980016)
+        (xy 67.3635 117.975491)
+        (xy 74.6225 117.975491)
+        (xy 74.622773 117.980016)
+        (xy 74.637093 118.097949)
+        (xy 74.639253 118.106712)
+        (xy 74.695488 118.254992)
+        (xy 74.699687 118.262993)
+        (xy 74.789773 118.393505)
+        (xy 74.795762 118.400265)
+        (xy 74.914468 118.505429)
+        (xy 74.921897 118.510557)
+        (xy 75.062319 118.584256)
+        (xy 75.07076 118.587457)
+        (xy 75.174886 118.613122)
+        (xy 75.183448 118.612604)
+        (xy 75.186 118.604416)
+        (xy 75.44 118.604416)
+        (xy 75.442551 118.612604)
+        (xy 75.451113 118.613122)
+        (xy 75.555239 118.587457)
+        (xy 75.56368 118.584256)
+        (xy 75.704102 118.510557)
+        (xy 75.711531 118.505429)
+        (xy 75.830237 118.400265)
+        (xy 75.836226 118.393505)
+        (xy 75.926312 118.262993)
+        (xy 75.930511 118.254992)
+        (xy 75.986746 118.106712)
+        (xy 75.988906 118.097949)
+        (xy 76.003226 117.980016)
+        (xy 76.0035 117.975491)
+        (xy 76.0035 117.772902)
+        (xy 76.001407 117.765092)
+        (xy 75.993598 117.763)
+        (xy 75.449902 117.763)
+        (xy 75.442092 117.765092)
+        (xy 75.44 117.772902)
+        (xy 75.44 118.604416)
+        (xy 75.186 118.604416)
+        (xy 75.186 117.772902)
+        (xy 75.183907 117.765092)
+        (xy 75.176098 117.763)
+        (xy 74.632402 117.763)
+        (xy 74.624592 117.765092)
+        (xy 74.6225 117.772902)
+        (xy 74.6225 117.975491)
+        (xy 67.3635 117.975491)
+        (xy 67.3635 117.772902)
+        (xy 67.361407 117.765092)
+        (xy 67.353598 117.763)
+        (xy 66.809902 117.763)
+        (xy 66.802092 117.765092)
+        (xy 66.8 117.772902)
+        (xy 66.8 118.604416)
+        (xy 66.546 118.604416)
+        (xy 66.546 117.772902)
+        (xy 66.543907 117.765092)
+        (xy 66.536098 117.763)
+        (xy 65.992402 117.763)
+        (xy 65.984592 117.765092)
+        (xy 65.9825 117.772902)
+        (xy 65.9825 117.975491)
+        (xy 32 117.975491)
+        (xy 32 117.499098)
+        (xy 65.9825 117.499098)
+        (xy 65.984592 117.506907)
+        (xy 65.992402 117.509)
+        (xy 66.536098 117.509)
+        (xy 66.543907 117.506907)
+        (xy 66.546 117.499098)
+        (xy 66.8 117.499098)
+        (xy 66.802092 117.506907)
+        (xy 66.809902 117.509)
+        (xy 67.353598 117.509)
+        (xy 67.361407 117.506907)
+        (xy 67.3635 117.499098)
+        (xy 74.6225 117.499098)
+        (xy 74.624592 117.506907)
+        (xy 74.632402 117.509)
+        (xy 75.176098 117.509)
+        (xy 75.183907 117.506907)
+        (xy 75.186 117.499098)
+        (xy 75.44 117.499098)
+        (xy 75.442092 117.506907)
+        (xy 75.449902 117.509)
+        (xy 75.993598 117.509)
+        (xy 76.001407 117.506907)
+        (xy 76.0035 117.499098)
+        (xy 76.0035 117.296509)
+        (xy 76.003226 117.291983)
+        (xy 75.988906 117.17405)
+        (xy 75.986746 117.165287)
+        (xy 75.930511 117.017007)
+        (xy 75.926312 117.009006)
+        (xy 75.836226 116.878494)
+        (xy 75.830237 116.871734)
+        (xy 75.711531 116.76657)
+        (xy 75.704102 116.761442)
+        (xy 75.56368 116.687743)
+        (xy 75.555239 116.684542)
+        (xy 75.451113 116.658877)
+        (xy 75.442551 116.659395)
+        (xy 75.44 116.667584)
+        (xy 75.44 117.499098)
+        (xy 75.186 117.499098)
+        (xy 75.186 116.667584)
+        (xy 75.183448 116.659395)
+        (xy 75.174886 116.658877)
+        (xy 75.07076 116.684542)
+        (xy 75.062319 116.687743)
+        (xy 74.921897 116.761442)
+        (xy 74.914468 116.76657)
+        (xy 74.795762 116.871734)
+        (xy 74.789773 116.878494)
+        (xy 74.699687 117.009006)
+        (xy 74.695488 117.017007)
+        (xy 74.639253 117.165287)
+        (xy 74.637093 117.17405)
+        (xy 74.622773 117.291983)
+        (xy 74.6225 117.296509)
+        (xy 74.6225 117.499098)
+        (xy 67.3635 117.499098)
+        (xy 67.3635 117.296509)
+        (xy 67.363226 117.291983)
+        (xy 67.348906 117.17405)
+        (xy 67.346746 117.165287)
+        (xy 67.290511 117.017007)
+        (xy 67.286312 117.009006)
+        (xy 67.196226 116.878494)
+        (xy 67.190237 116.871734)
+        (xy 67.071531 116.76657)
+        (xy 67.064102 116.761442)
+        (xy 66.92368 116.687743)
+        (xy 66.915239 116.684542)
+        (xy 66.811113 116.658877)
+        (xy 66.802551 116.659395)
+        (xy 66.8 116.667584)
+        (xy 66.8 117.499098)
+        (xy 66.546 117.499098)
+        (xy 66.546 116.667584)
+        (xy 66.543448 116.659395)
+        (xy 66.534886 116.658877)
+        (xy 66.43076 116.684542)
+        (xy 66.422319 116.687743)
+        (xy 66.281897 116.761442)
+        (xy 66.274468 116.76657)
+        (xy 66.155762 116.871734)
+        (xy 66.149773 116.878494)
+        (xy 66.059687 117.009006)
+        (xy 66.055488 117.017007)
+        (xy 65.999253 117.165287)
+        (xy 65.997093 117.17405)
+        (xy 65.982773 117.291983)
+        (xy 65.9825 117.296509)
+        (xy 65.9825 117.499098)
+        (xy 32 117.499098)
+        (xy 32 116.625287)
+        (xy 61.865406 116.625287)
+        (xy 61.869779 116.632228)
+        (xy 61.887919 116.648765)
+        (xy 61.893446 116.652939)
+        (xy 62.075118 116.765426)
+        (xy 62.081317 116.768513)
+        (xy 62.280563 116.845701)
+        (xy 62.287227 116.847598)
+        (xy 62.497274 116.886862)
+        (xy 62.504155 116.8875)
+        (xy 62.717845 116.8875)
+        (xy 62.724725 116.886862)
+        (xy 62.934772 116.847598)
+        (xy 62.941436 116.845701)
+        (xy 63.140682 116.768513)
+        (xy 63.146881 116.765426)
+        (xy 63.328554 116.652939)
+        (xy 63.334079 116.648766)
+        (xy 63.35222 116.632228)
+        (xy 63.356592 116.625287)
+        (xy 63.352544 116.618149)
+        (xy 62.618 115.883605)
+        (xy 62.611 115.879563)
+        (xy 62.603999 115.883605)
+        (xy 61.869454 116.618149)
+        (xy 61.865406 116.625287)
+        (xy 32 116.625287)
+        (xy 32 115.700464)
+        (xy 61.415721 115.700464)
+        (xy 61.435435 115.913221)
+        (xy 61.43671 115.920043)
+        (xy 61.495181 116.125547)
+        (xy 61.497689 116.132019)
+        (xy 61.59293 116.323291)
+        (xy 61.596574 116.329175)
+        (xy 61.677262 116.436023)
+        (xy 61.684011 116.441038)
+        (xy 61.691391 116.437002)
+        (xy 62.424394 115.704)
+        (xy 62.428436 115.697)
+        (xy 62.793563 115.697)
+        (xy 62.797605 115.704)
+        (xy 63.530607 116.437002)
+        (xy 63.537987 116.441039)
+        (xy 63.544734 116.436026)
+        (xy 63.625427 116.329172)
+        (xy 63.629069 116.323291)
+        (xy 63.72431 116.132019)
+        (xy 63.726818 116.125547)
+        (xy 63.785289 115.920043)
+        (xy 63.786564 115.913221)
+        (xy 63.806279 115.700464)
+        (xy 63.806279 115.693536)
+        (xy 63.786564 115.480778)
+        (xy 63.785289 115.473956)
+        (xy 63.726818 115.268452)
+        (xy 63.72431 115.26198)
+        (xy 63.629069 115.070708)
+        (xy 63.625425 115.064824)
+        (xy 63.544736 114.957975)
+        (xy 63.537987 114.95296)
+        (xy 63.530607 114.956996)
+        (xy 62.797605 115.689999)
+        (xy 62.793563 115.697)
+        (xy 62.428436 115.697)
+        (xy 62.424394 115.689999)
+        (xy 61.691391 114.956996)
+        (xy 61.684011 114.95296)
+        (xy 61.677263 114.957975)
+        (xy 61.596574 115.064824)
+        (xy 61.59293 115.070708)
+        (xy 61.497689 115.26198)
+        (xy 61.495181 115.268452)
+        (xy 61.43671 115.473956)
+        (xy 61.435435 115.480778)
+        (xy 61.415721 115.693536)
+        (xy 61.415721 115.700464)
+        (xy 32 115.700464)
+        (xy 32 114.768712)
+        (xy 61.865406 114.768712)
+        (xy 61.869454 114.775849)
+        (xy 62.603999 115.510394)
+        (xy 62.611 115.514436)
+        (xy 62.618 115.510394)
+        (xy 63.352544 114.775849)
+        (xy 63.356592 114.768711)
+        (xy 63.352221 114.761771)
+        (xy 63.33408 114.745234)
+        (xy 63.328553 114.74106)
+        (xy 63.146881 114.628573)
+        (xy 63.140682 114.625486)
+        (xy 62.941436 114.548298)
+        (xy 62.934772 114.546401)
+        (xy 62.724725 114.507137)
+        (xy 62.717845 114.5065)
+        (xy 62.504155 114.5065)
+        (xy 62.497274 114.507137)
+        (xy 62.287227 114.546401)
+        (xy 62.280563 114.548298)
+        (xy 62.081317 114.625486)
+        (xy 62.075118 114.628573)
+        (xy 61.89344 114.741063)
+        (xy 61.887924 114.745229)
+        (xy 61.869779 114.761769)
+        (xy 61.865406 114.768712)
+        (xy 32 114.768712)
+        (xy 32 114.045491)
+        (xy 65.9825 114.045491)
+        (xy 65.982773 114.050016)
+        (xy 65.997093 114.167949)
+        (xy 65.999253 114.176712)
+        (xy 66.055488 114.324992)
+        (xy 66.059687 114.332993)
+        (xy 66.149773 114.463505)
+        (xy 66.155762 114.470265)
+        (xy 66.274468 114.575429)
+        (xy 66.281897 114.580557)
+        (xy 66.422319 114.654256)
+        (xy 66.43076 114.657457)
+        (xy 66.534886 114.683122)
+        (xy 66.543448 114.682604)
+        (xy 66.546 114.674416)
+        (xy 66.8 114.674416)
+        (xy 66.802551 114.682604)
+        (xy 66.811113 114.683122)
+        (xy 66.915239 114.657457)
+        (xy 66.92368 114.654256)
+        (xy 67.064102 114.580557)
+        (xy 67.071531 114.575429)
+        (xy 67.190237 114.470265)
+        (xy 67.196226 114.463505)
+        (xy 67.286312 114.332993)
+        (xy 67.290511 114.324992)
+        (xy 67.346746 114.176712)
+        (xy 67.348906 114.167949)
+        (xy 67.363226 114.050016)
+        (xy 67.3635 114.045491)
+        (xy 67.3635 113.986)
+        (xy 67.522534 113.986)
+        (xy 67.542313 114.136236)
+        (xy 67.544197 114.140784)
+        (xy 67.598417 114.271684)
+        (xy 67.598419 114.271688)
+        (xy 67.600302 114.276233)
+        (xy 67.692549 114.396451)
+        (xy 67.812767 114.488698)
+        (xy 67.952764 114.546687)
+        (xy 68.06528 114.5615)
+        (xy 68.138263 114.5615)
+        (xy 68.14072 114.5615)
+        (xy 68.253236 114.546687)
+        (xy 68.393233 114.488698)
+        (xy 68.513451 114.396451)
+        (xy 68.605698 114.276233)
+        (xy 68.663687 114.136236)
+        (xy 68.675567 114.046)
+        (xy 70.492102 114.046)
+        (xy 70.492867 114.051321)
+        (xy 70.511626 114.181797)
+        (xy 70.511627 114.181802)
+        (xy 70.512392 114.187119)
+        (xy 70.514624 114.192008)
+        (xy 70.514626 114.192012)
+        (xy 70.569382 114.311911)
+        (xy 70.569383 114.311913)
+        (xy 70.571618 114.316806)
+        (xy 70.664982 114.424553)
+        (xy 70.669504 114.427459)
+        (xy 70.669505 114.42746)
+        (xy 70.780397 114.498727)
+        (xy 70.784919 114.501633)
+        (xy 70.921715 114.5418)
+        (xy 71.058904 114.5418)
+        (xy 71.064285 114.5418)
+        (xy 71.201081 114.501633)
+        (xy 71.321018 114.424553)
+        (xy 71.414382 114.316806)
+        (xy 71.473608 114.187119)
+        (xy 71.493898 114.046)
+        (xy 71.485271 113.986)
+        (xy 73.302534 113.986)
+        (xy 73.322313 114.136236)
+        (xy 73.324197 114.140784)
+        (xy 73.378417 114.271684)
+        (xy 73.378419 114.271688)
+        (xy 73.380302 114.276233)
+        (xy 73.472549 114.396451)
+        (xy 73.592767 114.488698)
+        (xy 73.732764 114.546687)
+        (xy 73.84528 114.5615)
+        (xy 73.918263 114.5615)
+        (xy 73.92072 114.5615)
+        (xy 74.033236 114.546687)
+        (xy 74.173233 114.488698)
+        (xy 74.293451 114.396451)
+        (xy 74.385698 114.276233)
+        (xy 74.443687 114.136236)
+        (xy 74.455634 114.045491)
+        (xy 74.6225 114.045491)
+        (xy 74.622773 114.050016)
+        (xy 74.637093 114.167949)
+        (xy 74.639253 114.176712)
+        (xy 74.695488 114.324992)
+        (xy 74.699687 114.332993)
+        (xy 74.789773 114.463505)
+        (xy 74.795762 114.470265)
+        (xy 74.914468 114.575429)
+        (xy 74.921897 114.580557)
+        (xy 75.062319 114.654256)
+        (xy 75.07076 114.657457)
+        (xy 75.174886 114.683122)
+        (xy 75.183448 114.682604)
+        (xy 75.186 114.674416)
+        (xy 75.44 114.674416)
+        (xy 75.442551 114.682604)
+        (xy 75.451113 114.683122)
+        (xy 75.555239 114.657457)
+        (xy 75.56368 114.654256)
+        (xy 75.704102 114.580557)
+        (xy 75.711531 114.575429)
+        (xy 75.830237 114.470265)
+        (xy 75.836226 114.463505)
+        (xy 75.926312 114.332993)
+        (xy 75.930511 114.324992)
+        (xy 75.986746 114.176712)
+        (xy 75.988906 114.167949)
+        (xy 76.003226 114.050016)
+        (xy 76.0035 114.045491)
+        (xy 76.0035 113.592902)
+        (xy 76.001407 113.585092)
+        (xy 75.993598 113.583)
+        (xy 75.449902 113.583)
+        (xy 75.442092 113.585092)
+        (xy 75.44 113.592902)
+        (xy 75.44 114.674416)
+        (xy 75.186 114.674416)
+        (xy 75.186 113.592902)
+        (xy 75.183907 113.585092)
+        (xy 75.176098 113.583)
+        (xy 74.632402 113.583)
+        (xy 74.624592 113.585092)
+        (xy 74.6225 113.592902)
+        (xy 74.6225 114.045491)
+        (xy 74.455634 114.045491)
+        (xy 74.463466 113.986)
+        (xy 74.443687 113.835764)
+        (xy 74.385698 113.695767)
+        (xy 74.293451 113.575549)
+        (xy 74.173233 113.483302)
+        (xy 74.168688 113.481419)
+        (xy 74.168684 113.481417)
+        (xy 74.037784 113.427197)
+        (xy 74.033236 113.425313)
+        (xy 74.028357 113.42467)
+        (xy 74.028355 113.42467)
+        (xy 73.923153 113.41082)
+        (xy 73.923148 113.410819)
+        (xy 73.92072 113.4105)
+        (xy 73.84528 113.4105)
+        (xy 73.842852 113.410819)
+        (xy 73.842846 113.41082)
+        (xy 73.737644 113.42467)
+        (xy 73.73764 113.424671)
+        (xy 73.732764 113.425313)
+        (xy 73.728216 113.427196)
+        (xy 73.728215 113.427197)
+        (xy 73.597315 113.481417)
+        (xy 73.597307 113.481421)
+        (xy 73.592767 113.483302)
+        (xy 73.588862 113.486297)
+        (xy 73.588859 113.4863)
+        (xy 73.476455 113.572551)
+        (xy 73.476451 113.572554)
+        (xy 73.472549 113.575549)
+        (xy 73.469554 113.579451)
+        (xy 73.469551 113.579455)
+        (xy 73.3833 113.691859)
+        (xy 73.383297 113.691862)
+        (xy 73.380302 113.695767)
+        (xy 73.378421 113.700307)
+        (xy 73.378417 113.700315)
+        (xy 73.324197 113.831215)
+        (xy 73.322313 113.835764)
+        (xy 73.321671 113.84064)
+        (xy 73.32167 113.840644)
+        (xy 73.312513 113.910202)
+        (xy 73.302534 113.986)
+        (xy 71.485271 113.986)
+        (xy 71.473608 113.904881)
+        (xy 71.414382 113.775194)
+        (xy 71.36049 113.713)
+        (xy 71.329368 113.677083)
+        (xy 71.315741 113.654117)
+        (xy 71.311 113.627837)
+        (xy 71.311 113.573868)
+        (xy 71.316724 113.54509)
+        (xy 71.333026 113.520694)
+        (xy 71.534622 113.319098)
+        (xy 74.6225 113.319098)
+        (xy 74.624592 113.326907)
+        (xy 74.632402 113.329)
+        (xy 75.176098 113.329)
+        (xy 75.183907 113.326907)
+        (xy 75.186 113.319098)
+        (xy 75.44 113.319098)
+        (xy 75.442092 113.326907)
+        (xy 75.449902 113.329)
+        (xy 75.993598 113.329)
+        (xy 76.001407 113.326907)
+        (xy 76.0035 113.319098)
+        (xy 76.0035 112.866509)
+        (xy 76.003226 112.861983)
+        (xy 75.988906 112.74405)
+        (xy 75.986746 112.735287)
+        (xy 75.930511 112.587007)
+        (xy 75.926312 112.579006)
+        (xy 75.836226 112.448494)
+        (xy 75.830237 112.441734)
+        (xy 75.711531 112.33657)
+        (xy 75.704102 112.331442)
+        (xy 75.56368 112.257743)
+        (xy 75.555239 112.254542)
+        (xy 75.451113 112.228877)
+        (xy 75.442551 112.229395)
+        (xy 75.44 112.237584)
+        (xy 75.44 113.319098)
+        (xy 75.186 113.319098)
+        (xy 75.186 112.237584)
+        (xy 75.183448 112.229395)
+        (xy 75.174886 112.228877)
+        (xy 75.07076 112.254542)
+        (xy 75.062319 112.257743)
+        (xy 74.921897 112.331442)
+        (xy 74.914468 112.33657)
+        (xy 74.795762 112.441734)
+        (xy 74.789773 112.448494)
+        (xy 74.699687 112.579006)
+        (xy 74.695488 112.587007)
+        (xy 74.639253 112.735287)
+        (xy 74.637093 112.74405)
+        (xy 74.622773 112.861983)
+        (xy 74.6225 112.866509)
+        (xy 74.6225 113.319098)
+        (xy 71.534622 113.319098)
+        (xy 71.705164 113.148556)
+        (xy 72.856724 111.996994)
+        (xy 72.861537 111.992583)
+        (xy 72.89136 111.96756)
+        (xy 72.91082 111.933853)
+        (xy 72.914319 111.92836)
+        (xy 72.936652 111.896466)
+        (xy 72.938354 111.89011)
+        (xy 72.941136 111.884147)
+        (xy 72.941145 111.884151)
+        (xy 72.941901 111.882324)
+        (xy 72.941891 111.882321)
+        (xy 72.94414 111.87614)
+        (xy 72.947432 111.87044)
+        (xy 72.954187 111.832121)
+        (xy 72.955605 111.825728)
+        (xy 72.965677 111.788143)
+        (xy 72.962286 111.749379)
+        (xy 72.962 111.742826)
+        (xy 72.962 109.266233)
+        (xy 72.976999 109.221167)
+        (xy 73.016014 109.194079)
+        (xy 73.106081 109.167633)
+        (xy 73.226018 109.090553)
+        (xy 73.319382 108.982806)
+        (xy 73.378608 108.853119)
+        (xy 73.398898 108.712)
+        (xy 73.378608 108.570881)
+        (xy 73.319382 108.441194)
+        (xy 73.226018 108.333447)
+        (xy 73.221496 108.330541)
+        (xy 73.221494 108.330539)
+        (xy 73.110602 108.259272)
+        (xy 73.110599 108.25927)
+        (xy 73.106081 108.256367)
+        (xy 73.100925 108.254853)
+        (xy 73.100923 108.254852)
+        (xy 72.974447 108.217715)
+        (xy 72.974442 108.217714)
+        (xy 72.969285 108.2162)
+        (xy 72.826715 108.2162)
+        (xy 72.821558 108.217714)
+        (xy 72.821552 108.217715)
+        (xy 72.695076 108.254852)
+        (xy 72.695071 108.254854)
+        (xy 72.689919 108.256367)
+        (xy 72.685403 108.259269)
+        (xy 72.685397 108.259272)
+        (xy 72.574505 108.330539)
+        (xy 72.574499 108.330543)
+        (xy 72.569982 108.333447)
+        (xy 72.566461 108.337509)
+        (xy 72.56646 108.337511)
+        (xy 72.48014 108.437128)
+        (xy 72.480136 108.437133)
+        (xy 72.476618 108.441194)
+        (xy 72.474385 108.446082)
+        (xy 72.474382 108.446088)
+        (xy 72.458404 108.481077)
+        (xy 72.430656 108.5131)
+        (xy 72.39 108.525038)
+        (xy 72.349344 108.5131)
+        (xy 72.321596 108.481077)
+        (xy 72.305617 108.446088)
+        (xy 72.303382 108.441194)
+        (xy 72.295935 108.4326)
+        (xy 72.218368 108.343083)
+        (xy 72.204741 108.320117)
+        (xy 72.2 108.293837)
+        (xy 72.2 108.239868)
+        (xy 72.205724 108.21109)
+        (xy 72.222026 108.186694)
+        (xy 72.372694 108.036026)
+        (xy 72.39709 108.019724)
+        (xy 72.425868 108.014)
+        (xy 74.388169 108.014)
+        (xy 74.419408 108.020795)
+        (xy 74.445001 108.039954)
+        (xy 74.452716 108.048857)
+        (xy 74.474982 108.074553)
+        (xy 74.479504 108.077459)
+        (xy 74.479505 108.07746)
+        (xy 74.590397 108.148727)
+        (xy 74.594919 108.151633)
+        (xy 74.731715 108.1918)
+        (xy 74.868904 108.1918)
+        (xy 74.874285 108.1918)
+        (xy 75.011081 108.151633)
+        (xy 75.131018 108.074553)
+        (xy 75.142058 108.061812)
+        (xy 76.302 108.061812)
+        (xy 76.313082 108.117525)
+        (xy 76.317194 108.12368)
+        (xy 76.317196 108.123683)
+        (xy 76.336884 108.153147)
+        (xy 76.355297 108.180703)
+        (xy 76.361454 108.184817)
+        (xy 76.412316 108.218803)
+        (xy 76.412317 108.218803)
+        (xy 76.418475 108.222918)
+        (xy 76.474188 108.234)
+        (xy 78.208116 108.234)
+        (xy 78.211812 108.234)
+        (xy 78.267525 108.222918)
+        (xy 78.330703 108.180703)
+        (xy 78.372918 108.117525)
+        (xy 78.384 108.061812)
+        (xy 78.384 106.324188)
+        (xy 78.372918 106.268475)
+        (xy 78.330703 106.205297)
+        (xy 78.324545 106.201182)
+        (xy 78.273683 106.167196)
+        (xy 78.27368 106.167194)
+        (xy 78.267525 106.163082)
+        (xy 78.260261 106.161637)
+        (xy 78.241602 106.157925)
+        (xy 78.211812 106.152)
+        (xy 76.474188 106.152)
+        (xy 76.470563 106.15272)
+        (xy 76.470563 106.152721)
+        (xy 76.425738 106.161637)
+        (xy 76.425736 106.161637)
+        (xy 76.418475 106.163082)
+        (xy 76.412321 106.167193)
+        (xy 76.412316 106.167196)
+        (xy 76.361454 106.201182)
+        (xy 76.361451 106.201184)
+        (xy 76.355297 106.205297)
+        (xy 76.351184 106.211451)
+        (xy 76.351182 106.211454)
+        (xy 76.317196 106.262316)
+        (xy 76.317193 106.262321)
+        (xy 76.313082 106.268475)
+        (xy 76.302 106.324188)
+        (xy 76.302 108.061812)
+        (xy 75.142058 108.061812)
+        (xy 75.224382 107.966806)
+        (xy 75.283608 107.837119)
+        (xy 75.303898 107.696)
+        (xy 75.283608 107.554881)
+        (xy 75.224382 107.425194)
+        (xy 75.208722 107.407122)
+        (xy 75.18324 107.377714)
+        (xy 75.131018 107.317447)
+        (xy 75.126496 107.314541)
+        (xy 75.126494 107.314539)
+        (xy 75.015602 107.243272)
+        (xy 75.015599 107.24327)
+        (xy 75.011081 107.240367)
+        (xy 75.005925 107.238853)
+        (xy 75.005923 107.238852)
+        (xy 74.879447 107.201715)
+        (xy 74.879442 107.201714)
+        (xy 74.874285 107.2002)
+        (xy 74.731715 107.2002)
+        (xy 74.726558 107.201714)
+        (xy 74.726552 107.201715)
+        (xy 74.600076 107.238852)
+        (xy 74.600071 107.238854)
+        (xy 74.594919 107.240367)
+        (xy 74.590403 107.243269)
+        (xy 74.590397 107.243272)
+        (xy 74.479505 107.314539)
+        (xy 74.479499 107.314543)
+        (xy 74.474982 107.317447)
+        (xy 74.471461 107.321509)
+        (xy 74.47146 107.321511)
+        (xy 74.445001 107.352046)
+        (xy 74.419408 107.371205)
+        (xy 74.388169 107.378)
+        (xy 72.28017 107.378)
+        (xy 72.273616 107.377714)
+        (xy 72.24141 107.374896)
+        (xy 72.241408 107.374896)
+        (xy 72.234857 107.374323)
+        (xy 72.228507 107.376024)
+        (xy 72.2285 107.376025)
+        (xy 72.197271 107.384393)
+        (xy 72.19087 107.385812)
+        (xy 72.159038 107.391425)
+        (xy 72.159034 107.391426)
+        (xy 72.15256 107.392568)
+        (xy 72.146864 107.395856)
+        (xy 72.14068 107.398107)
+        (xy 72.140677 107.3981)
+        (xy 72.138845 107.398858)
+        (xy 72.138849 107.398866)
+        (xy 72.132884 107.401646)
+        (xy 72.126534 107.403349)
+        (xy 72.121149 107.407118)
+        (xy 72.121143 107.407122)
+        (xy 72.094655 107.425668)
+        (xy 72.089127 107.429189)
+        (xy 72.05544 107.44864)
+        (xy 72.051215 107.453674)
+        (xy 72.05121 107.453679)
+        (xy 72.030421 107.478454)
+        (xy 72.02599 107.483288)
+        (xy 71.669288 107.83999)
+        (xy 71.664454 107.844421)
+        (xy 71.639678 107.865211)
+        (xy 71.639673 107.865215)
+        (xy 71.63464 107.86944)
+        (xy 71.631355 107.875129)
+        (xy 71.631352 107.875133)
+        (xy 71.615189 107.903128)
+        (xy 71.611667 107.908655)
+        (xy 71.593122 107.935142)
+        (xy 71.593119 107.935147)
+        (xy 71.589348 107.940534)
+        (xy 71.587644 107.946888)
+        (xy 71.584867 107.952846)
+        (xy 71.58486 107.952842)
+        (xy 71.584099 107.954678)
+        (xy 71.584106 107.954681)
+        (xy 71.581854 107.960866)
+        (xy 71.578568 107.96656)
+        (xy 71.577426 107.973032)
+        (xy 71.577425 107.973037)
+        (xy 71.571813 108.004865)
+        (xy 71.570394 108.011266)
+        (xy 71.562025 108.042499)
+        (xy 71.562024 108.042507)
+        (xy 71.560323 108.048857)
+        (xy 71.560896 108.055408)
+        (xy 71.560896 108.05541)
+        (xy 71.563714 108.087616)
+        (xy 71.564 108.09417)
+        (xy 71.564 108.293837)
+        (xy 71.559259 108.320117)
+        (xy 71.545632 108.343083)
+        (xy 71.46414 108.437128)
+        (xy 71.464136 108.437133)
+        (xy 71.460618 108.441194)
+        (xy 71.458385 108.446082)
+        (xy 71.458382 108.446088)
+        (xy 71.403626 108.565987)
+        (xy 71.403624 108.565993)
+        (xy 71.401392 108.570881)
+        (xy 71.400627 108.576195)
+        (xy 71.400626 108.576202)
+        (xy 71.386881 108.671803)
+        (xy 71.381102 108.712)
+        (xy 71.381867 108.717321)
+        (xy 71.400626 108.847797)
+        (xy 71.400627 108.847802)
+        (xy 71.401392 108.853119)
+        (xy 71.403624 108.858008)
+        (xy 71.403626 108.858012)
+        (xy 71.458382 108.977911)
+        (xy 71.458383 108.977913)
+        (xy 71.460618 108.982806)
+        (xy 71.553982 109.090553)
+        (xy 71.673919 109.167633)
+        (xy 71.763986 109.194079)
+        (xy 71.803001 109.221167)
+        (xy 71.818 109.266233)
+        (xy 71.818 111.343132)
+        (xy 71.812276 111.37191)
+        (xy 71.795974 111.396307)
+        (xy 71.554173 111.638106)
+        (xy 71.520462 111.657569)
+        (xy 71.481536 111.657569)
+        (xy 71.447825 111.638105)
+        (xy 71.333026 111.523306)
+        (xy 71.316724 111.49891)
+        (xy 71.311 111.470132)
+        (xy 71.311 111.162163)
+        (xy 71.315741 111.135883)
+        (xy 71.329368 111.112917)
+        (xy 71.393434 111.038981)
+        (xy 71.414382 111.014806)
+        (xy 71.473608 110.885119)
+        (xy 71.493898 110.744)
+        (xy 71.473608 110.602881)
+        (xy 71.414382 110.473194)
+        (xy 71.409602 110.467678)
+        (xy 71.359602 110.409975)
+        (xy 71.321018 110.365447)
+        (xy 71.316496 110.362541)
+        (xy 71.316494 110.362539)
+        (xy 71.205602 110.291272)
+        (xy 71.205599 110.29127)
+        (xy 71.201081 110.288367)
+        (xy 71.195925 110.286853)
+        (xy 71.195923 110.286852)
+        (xy 71.069447 110.249715)
+        (xy 71.069442 110.249714)
+        (xy 71.064285 110.2482)
+        (xy 70.921715 110.2482)
+        (xy 70.916558 110.249714)
+        (xy 70.916552 110.249715)
+        (xy 70.790076 110.286852)
+        (xy 70.790071 110.286854)
+        (xy 70.784919 110.288367)
+        (xy 70.780403 110.291269)
+        (xy 70.780397 110.291272)
+        (xy 70.669505 110.362539)
+        (xy 70.669499 110.362543)
+        (xy 70.664982 110.365447)
+        (xy 70.661461 110.369509)
+        (xy 70.66146 110.369511)
+        (xy 70.57514 110.469128)
+        (xy 70.575136 110.469133)
+        (xy 70.571618 110.473194)
+        (xy 70.569385 110.478082)
+        (xy 70.569382 110.478088)
+        (xy 70.514626 110.597987)
+        (xy 70.514624 110.597993)
+        (xy 70.512392 110.602881)
+        (xy 70.511627 110.608195)
+        (xy 70.511626 110.608202)
+        (xy 70.496789 110.711398)
+        (xy 70.492102 110.744)
+        (xy 70.492867 110.749321)
+        (xy 70.511626 110.879797)
+        (xy 70.511627 110.879802)
+        (xy 70.512392 110.885119)
+        (xy 70.514624 110.890008)
+        (xy 70.514626 110.890012)
+        (xy 70.569382 111.009911)
+        (xy 70.569383 111.009913)
+        (xy 70.571618 111.014806)
+        (xy 70.575138 111.018869)
+        (xy 70.57514 111.018871)
+        (xy 70.656632 111.112917)
+        (xy 70.670259 111.135883)
+        (xy 70.675 111.162163)
+        (xy 70.675 111.61583)
+        (xy 70.674714 111.622384)
+        (xy 70.672792 111.644357)
+        (xy 70.671323 111.661143)
+        (xy 70.673024 111.667493)
+        (xy 70.673025 111.667498)
+        (xy 70.681394 111.698731)
+        (xy 70.682813 111.705133)
+        (xy 70.688425 111.736961)
+        (xy 70.688426 111.736963)
+        (xy 70.689568 111.74344)
+        (xy 70.692856 111.749136)
+        (xy 70.695107 111.755319)
+        (xy 70.695098 111.755321)
+        (xy 70.695857 111.757153)
+        (xy 70.695865 111.75715)
+        (xy 70.698644 111.763111)
+        (xy 70.700348 111.769466)
+        (xy 70.704121 111.774854)
+        (xy 70.722662 111.801335)
+        (xy 70.726185 111.806866)
+        (xy 70.742348 111.834861)
+        (xy 70.742353 111.834867)
+        (xy 70.74564 111.84056)
+        (xy 70.759908 111.852532)
+        (xy 70.775448 111.865572)
+        (xy 70.780284 111.870004)
+        (xy 71.136995 112.226715)
+        (xy 71.141427 112.231551)
+        (xy 71.16644 112.26136)
+        (xy 71.200144 112.280819)
+        (xy 71.205646 112.284323)
+        (xy 71.237534 112.306651)
+        (xy 71.24389 112.308354)
+        (xy 71.249852 112.311134)
+        (xy 71.249847 112.311143)
+        (xy 71.251675 112.3119)
+        (xy 71.251679 112.311892)
+        (xy 71.257862 112.314142)
+        (xy 71.26356 112.317432)
+        (xy 71.301885 112.324189)
+        (xy 71.30827 112.325604)
+        (xy 71.345857 112.335677)
+        (xy 71.384616 112.332285)
+        (xy 71.39117 112.332)
+        (xy 71.440731 112.332)
+        (xy 71.48251 112.344673)
+        (xy 71.510207 112.378422)
+        (xy 71.514486 112.421871)
+        (xy 71.493905 112.460374)
+        (xy 70.780288 113.17399)
+        (xy 70.775454 113.178421)
+        (xy 70.750678 113.199211)
+        (xy 70.750673 113.199215)
+        (xy 70.74564 113.20344)
+        (xy 70.742355 113.209129)
+        (xy 70.742352 113.209133)
+        (xy 70.726189 113.237128)
+        (xy 70.722667 113.242655)
+        (xy 70.704122 113.269142)
+        (xy 70.704119 113.269147)
+        (xy 70.700348 113.274534)
+        (xy 70.698644 113.280888)
+        (xy 70.695867 113.286846)
+        (xy 70.69586 113.286842)
+        (xy 70.695099 113.288678)
+        (xy 70.695106 113.288681)
+        (xy 70.692854 113.294866)
+        (xy 70.689568 113.30056)
+        (xy 70.688426 113.307032)
+        (xy 70.688425 113.307037)
+        (xy 70.682813 113.338865)
+        (xy 70.681394 113.345266)
+        (xy 70.673025 113.376499)
+        (xy 70.673024 113.376507)
+        (xy 70.671323 113.382857)
+        (xy 70.671896 113.389408)
+        (xy 70.671896 113.38941)
+        (xy 70.674714 113.421616)
+        (xy 70.675 113.42817)
+        (xy 70.675 113.627837)
+        (xy 70.670259 113.654117)
+        (xy 70.656632 113.677083)
+        (xy 70.57514 113.771128)
+        (xy 70.575136 113.771133)
+        (xy 70.571618 113.775194)
+        (xy 70.569385 113.780082)
+        (xy 70.569382 113.780088)
+        (xy 70.514626 113.899987)
+        (xy 70.514624 113.899993)
+        (xy 70.512392 113.904881)
+        (xy 70.511627 113.910195)
+        (xy 70.511626 113.910202)
+        (xy 70.497651 114.007405)
+        (xy 70.492102 114.046)
+        (xy 68.675567 114.046)
+        (xy 68.683466 113.986)
+        (xy 68.663687 113.835764)
+        (xy 68.605698 113.695767)
+        (xy 68.513451 113.575549)
+        (xy 68.393233 113.483302)
+        (xy 68.388688 113.481419)
+        (xy 68.388684 113.481417)
+        (xy 68.257784 113.427197)
+        (xy 68.253236 113.425313)
+        (xy 68.248357 113.42467)
+        (xy 68.248355 113.42467)
+        (xy 68.143153 113.41082)
+        (xy 68.143148 113.410819)
+        (xy 68.14072 113.4105)
+        (xy 68.06528 113.4105)
+        (xy 68.062852 113.410819)
+        (xy 68.062846 113.41082)
+        (xy 67.957644 113.42467)
+        (xy 67.95764 113.424671)
+        (xy 67.952764 113.425313)
+        (xy 67.948216 113.427196)
+        (xy 67.948215 113.427197)
+        (xy 67.817315 113.481417)
+        (xy 67.817307 113.481421)
+        (xy 67.812767 113.483302)
+        (xy 67.808862 113.486297)
+        (xy 67.808859 113.4863)
+        (xy 67.696455 113.572551)
+        (xy 67.696451 113.572554)
+        (xy 67.692549 113.575549)
+        (xy 67.689554 113.579451)
+        (xy 67.689551 113.579455)
+        (xy 67.6033 113.691859)
+        (xy 67.603297 113.691862)
+        (xy 67.600302 113.695767)
+        (xy 67.598421 113.700307)
+        (xy 67.598417 113.700315)
+        (xy 67.544197 113.831215)
+        (xy 67.542313 113.835764)
+        (xy 67.541671 113.84064)
+        (xy 67.54167 113.840644)
+        (xy 67.532513 113.910202)
+        (xy 67.522534 113.986)
+        (xy 67.3635 113.986)
+        (xy 67.3635 113.592902)
+        (xy 67.361407 113.585092)
+        (xy 67.353598 113.583)
+        (xy 66.809902 113.583)
+        (xy 66.802092 113.585092)
+        (xy 66.8 113.592902)
+        (xy 66.8 114.674416)
+        (xy 66.546 114.674416)
+        (xy 66.546 113.592902)
+        (xy 66.543907 113.585092)
+        (xy 66.536098 113.583)
+        (xy 65.992402 113.583)
+        (xy 65.984592 113.585092)
+        (xy 65.9825 113.592902)
+        (xy 65.9825 114.045491)
+        (xy 32 114.045491)
+        (xy 32 114.007405)
+        (xy 32 114)
+        (xy 30 112)
+        (xy 25.0752 112)
+        (xy 25.0376 111.989925)
+        (xy 25.010075 111.9624)
+        (xy 25 111.9248)
+        (xy 25 106.630095)
+        (xy 29.575241 106.630095)
+        (xy 29.579977 106.636939)
+        (xy 29.628778 106.676988)
+        (xy 29.634886 106.68107)
+        (xy 29.809134 106.774207)
+        (xy 29.815926 106.77702)
+        (xy 30.004991 106.834372)
+        (xy 30.012201 106.835807)
+        (xy 30.208825 106.855173)
+        (xy 30.216175 106.855173)
+        (xy 30.412798 106.835807)
+        (xy 30.420008 106.834372)
+        (xy 30.609073 106.77702)
+        (xy 30.615865 106.774207)
+        (xy 30.790113 106.68107)
+        (xy 30.796221 106.676988)
+        (xy 30.84502 106.636939)
+        (xy 30.849757 106.630096)
+        (xy 30.845711 106.622816)
+        (xy 30.686013 106.463118)
+        (xy 31.7115 106.463118)
+        (xy 31.714294 106.492913)
+        (xy 31.715802 106.497223)
+        (xy 31.715803 106.497227)
+        (xy 31.75634 106.613076)
+        (xy 31.756341 106.613078)
+        (xy 31.758201 106.618393)
+        (xy 31.761543 106.622921)
+        (xy 31.761544 106.622923)
+        (xy 31.829233 106.714637)
+        (xy 31.837144 106.725356)
+        (xy 31.944107 106.804299)
+        (xy 32.069587 106.848206)
+        (xy 32.099382 106.851)
+        (xy 33.403864 106.851)
+        (xy 33.405618 106.851)
+        (xy 33.435413 106.848206)
+        (xy 33.560893 106.804299)
+        (xy 33.667856 106.725356)
+        (xy 33.746799 106.618393)
+        (xy 33.790706 106.492913)
+        (xy 33.7935 106.463118)
+        (xy 33.7935 106.230529)
+        (xy 33.810569 106.182823)
+        (xy 33.854028 106.156774)
+        (xy 34.160727 106.095764)
+        (xy 34.47331 106.00094)
+        (xy 34.775093 105.875934)
+        (xy 35.063171 105.721951)
+        (xy 35.33477 105.540473)
+        (xy 35.587272 105.333248)
+        (xy 35.657744 105.262776)
+        (xy 35.657746 105.262776)
+        (xy 36.001694 104.918827)
+        (xy 38.285289 104.918827)
+        (xy 38.286335 104.92436)
+        (xy 38.286336 104.924362)
+        (xy 38.295947 104.97516)
+        (xy 38.296418 104.977931)
+        (xy 38.30116 105.009394)
+        (xy 38.304967 105.034647)
+        (xy 38.307411 105.039722)
+        (xy 38.30811 105.041988)
+        (xy 38.308221 105.042435)
+        (xy 38.308394 105.042853)
+        (xy 38.309181 105.045102)
+        (xy 38.310228 105.050634)
+        (xy 38.312859 105.055612)
+        (xy 38.337022 105.101332)
+        (xy 38.338281 105.103825)
+        (xy 38.363171 105.155509)
+        (xy 38.367 105.159636)
+        (xy 38.36834 105.161601)
+        (xy 38.368575 105.161992)
+        (xy 38.368863 105.162339)
+        (xy 38.370278 105.164256)
+        (xy 38.37291 105.169235)
+        (xy 38.376894 105.173219)
+        (xy 38.413458 105.209783)
+        (xy 38.415409 105.211808)
+        (xy 38.445858 105.244624)
+        (xy 38.454413 105.253844)
+        (xy 38.459291 105.25666)
+        (xy 38.461148 105.258141)
+        (xy 38.467435 105.26376)
+        (xy 38.886183 105.682508)
+        (xy 38.901413 105.704442)
+        (xy 38.948618 105.807806)
+        (xy 38.952138 105.811869)
+        (xy 38.95214 105.811871)
+        (xy 38.963043 105.824453)
+        (xy 39.041982 105.915553)
+        (xy 39.046504 105.918459)
+        (xy 39.046505 105.91846)
+        (xy 39.143146 105.980568)
+        (xy 39.161919 105.992633)
+        (xy 39.298715 106.0328)
+        (xy 39.435904 106.0328)
+        (xy 39.441285 106.0328)
+        (xy 39.578081 105.992633)
+        (xy 39.698018 105.915553)
+        (xy 39.791382 105.807806)
+        (xy 39.850608 105.678119)
+        (xy 39.870898 105.537)
+        (xy 39.867766 105.51522)
+        (xy 39.851373 105.401202)
+        (xy 39.850608 105.395881)
+        (xy 39.791382 105.266194)
+        (xy 39.784356 105.258086)
+        (xy 39.742501 105.209783)
+        (xy 39.698018 105.158447)
+        (xy 39.693496 105.155541)
+        (xy 39.693494 105.155539)
+        (xy 39.582602 105.084272)
+        (xy 39.582599 105.08427)
+        (xy 39.578081 105.081367)
+        (xy 39.54781 105.072478)
+        (xy 39.515824 105.053499)
+        (xy 39.202026 104.739701)
+        (xy 39.185724 104.715305)
+        (xy 39.18 104.686527)
+        (xy 39.18 102.831473)
+        (xy 39.185724 102.802695)
+        (xy 39.202023 102.778301)
+        (xy 39.664023 102.3163)
+        (xy 39.670291 102.310699)
+        (xy 39.699892 102.287095)
+        (xy 39.732214 102.239684)
+        (xy 39.733803 102.237447)
+        (xy 39.767875 102.191283)
+        (xy 39.769739 102.185953)
+        (xy 39.770834 102.183882)
+        (xy 39.771077 102.183478)
+        (xy 39.77108 102.183472)
+        (xy 39.77126 102.183039)
+        (xy 39.77228 102.180919)
+        (xy 39.775459 102.176259)
+        (xy 39.79238 102.121399)
+        (xy 39.793224 102.118835)
+        (xy 39.812181 102.064665)
+        (xy 39.812391 102.059027)
+        (xy 39.812831 102.056705)
+        (xy 39.812942 102.056257)
+        (xy 39.812987 102.055779)
+        (xy 39.813335 102.053466)
+        (xy 39.815 102.048073)
+        (xy 39.815 101.990724)
+        (xy 39.815053 101.987912)
+        (xy 39.81648 101.949762)
+        (xy 39.817197 101.930613)
+        (xy 39.815737 101.925167)
+        (xy 39.815473 101.922817)
+        (xy 39.815 101.914397)
+        (xy 39.815 99.168448)
+        (xy 39.821796 99.137209)
+        (xy 39.848373 99.079012)
+        (xy 39.850608 99.074119)
+        (xy 39.870898 98.933)
+        (xy 39.850608 98.791881)
+        (xy 39.791382 98.662194)
+        (xy 39.698018 98.554447)
+        (xy 39.693496 98.551541)
+        (xy 39.693494 98.551539)
+        (xy 39.582602 98.480272)
+        (xy 39.582599 98.48027)
+        (xy 39.578081 98.477367)
+        (xy 39.572925 98.475853)
+        (xy 39.572923 98.475852)
+        (xy 39.446447 98.438715)
+        (xy 39.446442 98.438714)
+        (xy 39.441285 98.4372)
+        (xy 39.298715 98.4372)
+        (xy 39.293558 98.438714)
+        (xy 39.293552 98.438715)
+        (xy 39.167076 98.475852)
+        (xy 39.167071 98.475854)
+        (xy 39.161919 98.477367)
+        (xy 39.157403 98.480269)
+        (xy 39.157397 98.480272)
+        (xy 39.046505 98.551539)
+        (xy 39.046499 98.551543)
+        (xy 39.041982 98.554447)
+        (xy 39.038461 98.558509)
+        (xy 39.03846 98.558511)
+        (xy 38.95214 98.658128)
+        (xy 38.952136 98.658133)
+        (xy 38.948618 98.662194)
+        (xy 38.946385 98.667082)
+        (xy 38.946382 98.667088)
+        (xy 38.891626 98.786987)
+        (xy 38.891624 98.786993)
+        (xy 38.889392 98.791881)
+        (xy 38.888627 98.797195)
+        (xy 38.888626 98.797202)
+        (xy 38.869993 98.926804)
+        (xy 38.869102 98.933)
+        (xy 38.869867 98.938321)
+        (xy 38.888626 99.068797)
+        (xy 38.888627 99.068802)
+        (xy 38.889392 99.074119)
+        (xy 38.891625 99.079008)
+        (xy 38.891626 99.079012)
+        (xy 38.918204 99.137209)
+        (xy 38.925 99.168448)
+        (xy 38.925 101.765527)
+        (xy 38.919276 101.794305)
+        (xy 38.902976 101.818698)
+        (xy 38.5508 102.170874)
+        (xy 38.440995 102.280679)
+        (xy 38.43471 102.286296)
+        (xy 38.409515 102.306389)
+        (xy 38.40951 102.306394)
+        (xy 38.405108 102.309905)
+        (xy 38.401935 102.314558)
+        (xy 38.401931 102.314563)
+        (xy 38.37281 102.357275)
+        (xy 38.371206 102.359536)
+        (xy 38.337125 102.405716)
+        (xy 38.335264 102.41103)
+        (xy 38.334144 102.413151)
+        (xy 38.333919 102.413524)
+        (xy 38.333745 102.413945)
+        (xy 38.332714 102.416085)
+        (xy 38.329541 102.420741)
+        (xy 38.32788 102.426123)
+        (xy 38.32788 102.426125)
+        (xy 38.312638 102.475535)
+        (xy 38.311759 102.478204)
+        (xy 38.294679 102.527015)
+        (xy 38.294677 102.527024)
+        (xy 38.292819 102.532335)
+        (xy 38.292608 102.53796)
+        (xy 38.292164 102.540308)
+        (xy 38.292057 102.540739)
+        (xy 38.292015 102.541187)
+        (xy 38.291659 102.543543)
+        (xy 38.29 102.548927)
+        (xy 38.29 102.554561)
+        (xy 38.29 102.606293)
+        (xy 38.289947 102.609104)
+        (xy 38.288014 102.660755)
+        (xy 38.288014 102.660759)
+        (xy 38.287804 102.666386)
+        (xy 38.289261 102.671826)
+        (xy 38.289527 102.674181)
+        (xy 38.29 102.682599)
+        (xy 38.29 104.872793)
+        (xy 38.289527 104.881212)
+        (xy 38.285919 104.913229)
+        (xy 38.285919 104.913233)
+        (xy 38.285289 104.918827)
+        (xy 36.001694 104.918827)
+        (xy 36.252752 104.667769)
+        (xy 36.252757 104.667767)
+        (xy 36.291503 104.629019)
+        (xy 36.291547 104.628986)
+        (xy 36.291553 104.628992)
+        (xy 36.400662 104.51988)
+        (xy 36.596438 104.28132)
+        (xy 36.76789 104.024718)
+        (xy 36.913365 103.752548)
+        (xy 37.031463 103.467429)
+        (xy 37.121046 103.172108)
+        (xy 37.181252 102.869428)
+        (xy 37.2115 102.562305)
+        (xy 37.2115 102.408)
+        (xy 37.2115 102.353149)
+        (xy 37.2115 98.556664)
+        (xy 37.211501 98.556661)
+        (xy 37.2115 98.504759)
+        (xy 37.211732 98.498861)
+        (xy 37.213543 98.475852)
+        (xy 37.222353 98.363887)
+        (xy 37.224196 98.352252)
+        (xy 37.255112 98.223472)
+        (xy 37.258749 98.212275)
+        (xy 37.309435 98.089906)
+        (xy 37.314781 98.079415)
+        (xy 37.342358 98.034413)
+        (xy 37.360766 98.013994)
+        (xy 37.385289 98.001555)
+        (xy 37.413921 97.993148)
+        (xy 37.41392 97.993148)
+        (xy 37.419081 97.991633)
+        (xy 37.539018 97.914553)
+        (xy 37.632382 97.806806)
+        (xy 37.691608 97.677119)
+        (xy 37.711898 97.536)
+        (xy 37.691608 97.394881)
+        (xy 37.632382 97.265194)
+        (xy 37.539018 97.157447)
+        (xy 37.534496 97.154541)
+        (xy 37.534494 97.154539)
+        (xy 37.423602 97.083272)
+        (xy 37.423599 97.08327)
+        (xy 37.419081 97.080367)
+        (xy 37.413925 97.078853)
+        (xy 37.413923 97.078852)
+        (xy 37.287447 97.041715)
+        (xy 37.287442 97.041714)
+        (xy 37.282285 97.0402)
+        (xy 37.139715 97.0402)
+        (xy 37.134558 97.041714)
+        (xy 37.134552 97.041715)
+        (xy 37.008076 97.078852)
+        (xy 37.008071 97.078854)
+        (xy 37.002919 97.080367)
+        (xy 36.998403 97.083269)
+        (xy 36.998397 97.083272)
+        (xy 36.887505 97.154539)
+        (xy 36.887499 97.154543)
+        (xy 36.882982 97.157447)
+        (xy 36.879461 97.161509)
+        (xy 36.87946 97.161511)
+        (xy 36.79314 97.261128)
+        (xy 36.793136 97.261133)
+        (xy 36.789618 97.265194)
+        (xy 36.787385 97.270082)
+        (xy 36.787382 97.270088)
+        (xy 36.732626 97.389987)
+        (xy 36.732624 97.389993)
+        (xy 36.730392 97.394881)
+        (xy 36.729627 97.400195)
+        (xy 36.729626 97.400202)
+        (xy 36.715238 97.50028)
+        (xy 36.710102 97.536)
+        (xy 36.710867 97.541321)
+        (xy 36.710867 97.541324)
+        (xy 36.713525 97.559816)
+        (xy 36.704216 97.608113)
+        (xy 36.61875 97.756148)
+        (xy 36.617813 97.758408)
+        (xy 36.617808 97.75842)
+        (xy 36.535296 97.957625)
+        (xy 36.535291 97.957638)
+        (xy 36.534358 97.959892)
+        (xy 36.533727 97.962243)
+        (xy 36.533723 97.962258)
+        (xy 36.499518 98.08992)
+        (xy 36.477282 98.172909)
+        (xy 36.476963 98.175331)
+        (xy 36.476961 98.175342)
+        (xy 36.448819 98.389118)
+        (xy 36.448818 98.389126)
+        (xy 36.448499 98.391553)
+        (xy 36.448499 98.394009)
+        (xy 36.448499 98.39401)
+        (xy 36.4485 98.449429)
+        (xy 36.4485 102.405885)
+        (xy 36.448382 102.410102)
+        (xy 36.433784 102.670029)
+        (xy 36.43284 102.678408)
+        (xy 36.389587 102.932985)
+        (xy 36.38771 102.941207)
+        (xy 36.316227 103.189332)
+        (xy 36.313442 103.197291)
+        (xy 36.214627 103.435857)
+        (xy 36.210968 103.443455)
+        (xy 36.086066 103.669454)
+        (xy 36.08158 103.676594)
+        (xy 35.932158 103.88719)
+        (xy 35.9269 103.893784)
+        (xy 35.75361 104.087699)
+        (xy 35.750715 104.090761)
+        (xy 35.73511 104.106368)
+        (xy 35.735106 104.106372)
+        (xy 35.164723 104.676752)
+        (xy 35.161658 104.679649)
+        (xy 34.952198 104.866835)
+        (xy 34.945605 104.872093)
+        (xy 34.718221 105.033431)
+        (xy 34.711081 105.037918)
+        (xy 34.467052 105.17279)
+        (xy 34.459455 105.176448)
+        (xy 34.201878 105.283143)
+        (xy 34.193918 105.285929)
+        (xy 33.925995 105.363119)
+        (xy 33.917775 105.364995)
+        (xy 33.909616 105.366381)
+        (xy 33.881296 105.371193)
+        (xy 33.83863 105.365983)
+        (xy 33.805786 105.33825)
+        (xy 33.7935 105.297057)
+        (xy 33.7935 105.158636)
+        (xy 33.7935 105.156882)
+        (xy 33.790706 105.127087)
+        (xy 33.746799 105.001607)
+        (xy 33.667856 104.894644)
+        (xy 33.663328 104.891302)
+        (xy 33.565423 104.819044)
+        (xy 33.565421 104.819043)
+        (xy 33.560893 104.815701)
+        (xy 33.555578 104.813841)
+        (xy 33.555576 104.81384)
+        (xy 33.439727 104.773303)
+        (xy 33.439723 104.773302)
+        (xy 33.435413 104.771794)
+        (xy 33.430865 104.771367)
+        (xy 33.430863 104.771367)
+        (xy 33.407359 104.769163)
+        (xy 33.407353 104.769162)
+        (xy 33.405618 104.769)
+        (xy 32.099382 104.769)
+        (xy 32.097647 104.769162)
+        (xy 32.09764 104.769163)
+        (xy 32.074136 104.771367)
+        (xy 32.074132 104.771367)
+        (xy 32.069587 104.771794)
+        (xy 32.065278 104.773301)
+        (xy 32.065272 104.773303)
+        (xy 31.949423 104.81384)
+        (xy 31.949418 104.813842)
+        (xy 31.944107 104.815701)
+        (xy 31.939581 104.819041)
+        (xy 31.939576 104.819044)
+        (xy 31.841671 104.891302)
+        (xy 31.841667 104.891305)
+        (xy 31.837144 104.894644)
+        (xy 31.833805 104.899167)
+        (xy 31.833802 104.899171)
+        (xy 31.761544 104.997076)
+        (xy 31.761541 104.997081)
+        (xy 31.758201 105.001607)
+        (xy 31.756342 105.006918)
+        (xy 31.75634 105.006923)
+        (xy 31.715803 105.122772)
+        (xy 31.715801 105.122778)
+        (xy 31.714294 105.127087)
+        (xy 31.713867 105.131632)
+        (xy 31.713867 105.131636)
+        (xy 31.712104 105.150436)
+        (xy 31.7115 105.156882)
+        (xy 31.7115 106.463118)
+        (xy 30.686013 106.463118)
+        (xy 30.2195 105.996605)
+        (xy 30.2125 105.992563)
+        (xy 30.205499 105.996605)
+        (xy 29.579287 106.622816)
+        (xy 29.575241 106.630095)
+        (xy 25 106.630095)
+        (xy 25 105.813675)
+        (xy 29.167327 105.813675)
+        (xy 29.186692 106.010298)
+        (xy 29.188127 106.017508)
+        (xy 29.245479 106.206573)
+        (xy 29.248292 106.213365)
+        (xy 29.341429 106.387613)
+        (xy 29.345511 106.393722)
+        (xy 29.385559 106.442521)
+        (xy 29.392403 106.447257)
+        (xy 29.399682 106.443211)
+        (xy 30.025894 105.817)
+        (xy 30.029936 105.81)
+        (xy 30.395063 105.81)
+        (xy 30.399105 105.817)
+        (xy 31.025316 106.443211)
+        (xy 31.032596 106.447257)
+        (xy 31.039439 106.44252)
+        (xy 31.079488 106.393721)
+        (xy 31.08357 106.387613)
+        (xy 31.176707 106.213365)
+        (xy 31.17952 106.206573)
+        (xy 31.236872 106.017508)
+        (xy 31.238307 106.010298)
+        (xy 31.257673 105.813675)
+        (xy 31.257673 105.806325)
+        (xy 31.238307 105.609701)
+        (xy 31.236872 105.602491)
+        (xy 31.17952 105.413426)
+        (xy 31.176707 105.406634)
+        (xy 31.08357 105.232386)
+        (xy 31.079488 105.226278)
+        (xy 31.039439 105.177477)
+        (xy 31.032595 105.172741)
+        (xy 31.025316 105.176787)
+        (xy 30.399105 105.802999)
+        (xy 30.395063 105.81)
+        (xy 30.029936 105.81)
+        (xy 30.025894 105.802999)
+        (xy 29.399682 105.176787)
+        (xy 29.392403 105.172742)
+        (xy 29.385558 105.177479)
+        (xy 29.345508 105.226281)
+        (xy 29.341431 105.232383)
+        (xy 29.248292 105.406634)
+        (xy 29.245479 105.413426)
+        (xy 29.188127 105.602491)
+        (xy 29.186692 105.609701)
+        (xy 29.167327 105.806325)
+        (xy 29.167327 105.813675)
+        (xy 25 105.813675)
+        (xy 25 104.989903)
+        (xy 29.575242 104.989903)
+        (xy 29.579287 104.997182)
+        (xy 30.205499 105.623394)
+        (xy 30.2125 105.627436)
+        (xy 30.2195 105.623394)
+        (xy 30.845711 104.997182)
+        (xy 30.849757 104.989903)
+        (xy 30.845021 104.983059)
+        (xy 30.796222 104.943011)
+        (xy 30.790113 104.938929)
+        (xy 30.615865 104.845792)
+        (xy 30.609073 104.842979)
+        (xy 30.420008 104.785627)
+        (xy 30.412798 104.784192)
+        (xy 30.216175 104.764827)
+        (xy 30.208825 104.764827)
+        (xy 30.012201 104.784192)
+        (xy 30.004991 104.785627)
+        (xy 29.815926 104.842979)
+        (xy 29.809134 104.845792)
+        (xy 29.634883 104.938931)
+        (xy 29.628781 104.943008)
+        (xy 29.579979 104.983058)
+        (xy 29.575242 104.989903)
+        (xy 25 104.989903)
+        (xy 25 104.090095)
+        (xy 29.575241 104.090095)
+        (xy 29.579977 104.096939)
+        (xy 29.628778 104.136988)
+        (xy 29.634886 104.14107)
+        (xy 29.809134 104.234207)
+        (xy 29.815926 104.23702)
+        (xy 30.004991 104.294372)
+        (xy 30.012201 104.295807)
+        (xy 30.208825 104.315173)
+        (xy 30.216175 104.315173)
+        (xy 30.412798 104.295807)
+        (xy 30.420008 104.294372)
+        (xy 30.609073 104.23702)
+        (xy 30.615865 104.234207)
+        (xy 30.790113 104.14107)
+        (xy 30.796221 104.136988)
+        (xy 30.84502 104.096939)
+        (xy 30.849757 104.090096)
+        (xy 30.845711 104.082816)
+        (xy 30.2195 103.456605)
+        (xy 30.2125 103.452563)
+        (xy 30.205499 103.456605)
+        (xy 29.579287 104.082816)
+        (xy 29.575241 104.090095)
+        (xy 25 104.090095)
+        (xy 25 103.273675)
+        (xy 29.167327 103.273675)
+        (xy 29.186692 103.470298)
+        (xy 29.188127 103.477508)
+        (xy 29.245479 103.666573)
+        (xy 29.248292 103.673365)
+        (xy 29.341429 103.847613)
+        (xy 29.345511 103.853722)
+        (xy 29.385559 103.902521)
+        (xy 29.392403 103.907257)
+        (xy 29.399682 103.903211)
+        (xy 30.025894 103.277)
+        (xy 30.029936 103.27)
+        (xy 30.395063 103.27)
+        (xy 30.399105 103.277)
+        (xy 31.025316 103.903211)
+        (xy 31.032596 103.907257)
+        (xy 31.039439 103.90252)
+        (xy 31.079488 103.853721)
+        (xy 31.08357 103.847613)
+        (xy 31.176707 103.673365)
+        (xy 31.17952 103.666573)
+        (xy 31.236872 103.477508)
+        (xy 31.238307 103.470298)
+        (xy 31.257673 103.273675)
+        (xy 31.257673 103.27)
+        (xy 31.706463 103.27)
+        (xy 31.706825 103.273675)
+        (xy 31.706825 103.273676)
+        (xy 31.725907 103.467429)
+        (xy 31.726562 103.474072)
+        (xy 31.727632 103.477601)
+        (xy 31.727633 103.477603)
+        (xy 31.785016 103.666769)
+        (xy 31.785018 103.666774)
+        (xy 31.786088 103.670301)
+        (xy 31.882752 103.851147)
+        (xy 31.885096 103.854003)
+        (xy 31.885098 103.854006)
+        (xy 32.003994 103.998881)
+        (xy 32.01284 104.00966)
+        (xy 32.015695 104.012003)
+        (xy 32.11085 104.090095)
+        (xy 32.171353 104.139748)
+        (xy 32.352199 104.236412)
+        (xy 32.548428 104.295938)
+        (xy 32.732346 104.314052)
+        (xy 32.743727 104.315173)
+        (xy 32.7525 104.316037)
+        (xy 32.761273 104.315173)
+        (xy 32.772654 104.314052)
+        (xy 32.956572 104.295938)
+        (xy 33.152801 104.236412)
+        (xy 33.333647 104.139748)
+        (xy 33.49216 104.00966)
+        (xy 33.622248 103.851147)
+        (xy 33.718912 103.670301)
+        (xy 33.734509 103.618883)
+        (xy 33.75597 103.584993)
+        (xy 33.791799 103.566958)
+        (xy 33.816778 103.561991)
+        (xy 34.108979 103.473356)
+        (xy 34.391084 103.356507)
+        (xy 34.660378 103.212569)
+        (xy 34.914266 103.042928)
+        (xy 35.150304 102.849218)
+        (xy 35.258261 102.741261)
+        (xy 35.297047 102.702475)
+        (xy 35.512246 102.487275)
+        (xy 35.512262 102.487262)
+        (xy 35.512266 102.487266)
+        (xy 35.600284 102.399249)
+        (xy 35.751835 102.201743)
+        (xy 35.87631 101.986145)
+        (xy 35.971578 101.756144)
+        (xy 36.036009 101.515675)
+        (xy 36.068501 101.268854)
+        (xy 36.0685 101.144379)
+        (xy 36.0685 101.130301)
+        (xy 36.0685 98.504283)
+        (xy 36.068501 98.50428)
+        (xy 36.0685 98.451541)
+        (xy 36.068618 98.447326)
+        (xy 36.083583 98.180791)
+        (xy 36.084527 98.172415)
+        (xy 36.102977 98.063821)
+        (xy 36.128889 97.911303)
+        (xy 36.130761 97.903107)
+        (xy 36.204076 97.648612)
+        (xy 36.206855 97.640669)
+        (xy 36.308214 97.395964)
+        (xy 36.311862 97.388392)
+        (xy 36.439972 97.156589)
+        (xy 36.444457 97.149453)
+        (xy 36.597716 96.933453)
+        (xy 36.602963 96.926875)
+        (xy 36.611068 96.917806)
+        (xy 36.780688 96.727999)
+        (xy 36.783568 96.724952)
+        (xy 37.233298 96.275223)
+        (xy 37.27577 96.253963)
+        (xy 37.276904 96.2538)
+        (xy 37.282285 96.2538)
+        (xy 37.419081 96.213633)
+        (xy 37.539018 96.136553)
+        (xy 37.632382 96.028806)
+        (xy 37.691608 95.899119)
+        (xy 37.711898 95.758)
+        (xy 37.691608 95.616881)
+        (xy 37.632382 95.487194)
+        (xy 37.539018 95.379447)
+        (xy 37.534496 95.376541)
+        (xy 37.534494 95.376539)
+        (xy 37.423602 95.305272)
+        (xy 37.423599 95.30527)
+        (xy 37.419081 95.302367)
+        (xy 37.413925 95.300853)
+        (xy 37.413923 95.300852)
+        (xy 37.287447 95.263715)
+        (xy 37.287442 95.263714)
+        (xy 37.282285 95.2622)
+        (xy 37.139715 95.2622)
+        (xy 37.134558 95.263714)
+        (xy 37.134552 95.263715)
+        (xy 37.008076 95.300852)
+        (xy 37.008071 95.300854)
+        (xy 37.002919 95.302367)
+        (xy 36.998403 95.305269)
+        (xy 36.998397 95.305272)
+        (xy 36.887505 95.376539)
+        (xy 36.887499 95.376543)
+        (xy 36.882982 95.379447)
+        (xy 36.879461 95.383509)
+        (xy 36.87946 95.383511)
+        (xy 36.79314 95.483128)
+        (xy 36.793136 95.483133)
+        (xy 36.789618 95.487194)
+        (xy 36.787385 95.492082)
+        (xy 36.787382 95.492088)
+        (xy 36.737131 95.602124)
+        (xy 36.730392 95.616881)
+        (xy 36.729627 95.622202)
+        (xy 36.729625 95.622209)
+        (xy 36.720149 95.688115)
+        (xy 36.698889 95.730586)
+        (xy 36.242772 96.186703)
+        (xy 36.242732 96.186732)
+        (xy 36.242729 96.186729)
+        (xy 36.2427 96.186757)
+        (xy 36.242696 96.186761)
+        (xy 36.132873 96.296585)
+        (xy 36.132863 96.296595)
+        (xy 36.13157 96.297889)
+        (xy 36.130409 96.299303)
+        (xy 36.130396 96.299318)
+        (xy 35.933287 96.539497)
+        (xy 35.932112 96.540929)
+        (xy 35.931098 96.542446)
+        (xy 35.931088 96.54246)
+        (xy 35.758453 96.800829)
+        (xy 35.758447 96.800838)
+        (xy 35.757438 96.802349)
+        (xy 35.756579 96.803955)
+        (xy 35.756576 96.803961)
+        (xy 35.610092 97.078015)
+        (xy 35.610086 97.078027)
+        (xy 35.609229 97.079631)
+        (xy 35.608533 97.081309)
+        (xy 35.608525 97.081328)
+        (xy 35.489618 97.368402)
+        (xy 35.489612 97.368416)
+        (xy 35.488913 97.370106)
+        (xy 35.488382 97.371853)
+        (xy 35.488377 97.37187)
+        (xy 35.417272 97.606278)
+        (xy 35.397647 97.670975)
+        (xy 35.397288 97.672775)
+        (xy 35.397285 97.672791)
+        (xy 35.336673 97.977523)
+        (xy 35.336671 97.977534)
+        (xy 35.336312 97.979341)
+        (xy 35.336131 97.981171)
+        (xy 35.33613 97.981183)
+        (xy 35.305677 98.290406)
+        (xy 35.305675 98.290426)
+        (xy 35.305498 98.292234)
+        (xy 35.3055 98.417822)
+        (xy 35.3055 101.089533)
+        (xy 35.305499 101.089536)
+        (xy 35.305499 101.08954)
+        (xy 35.305499 101.089541)
+        (xy 35.305499 101.141436)
+        (xy 35.305267 101.147335)
+        (xy 35.291978 101.316215)
+        (xy 35.290132 101.32787)
+        (xy 35.25128 101.489709)
+        (xy 35.247634 101.500933)
+        (xy 35.183941 101.654703)
+        (xy 35.178584 101.665217)
+        (xy 35.091616 101.807137)
+        (xy 35.084679 101.816684)
+        (xy 34.974722 101.945426)
+        (xy 34.970714 101.949762)
+        (xy 34.720223 102.200252)
+        (xy 34.717158 102.203149)
+        (xy 34.525829 102.374132)
+        (xy 34.519236 102.37939)
+        (xy 34.311678 102.526658)
+        (xy 34.304537 102.531145)
+        (xy 34.081798 102.654247)
+        (xy 34.0742 102.657906)
+        (xy 33.839076 102.755295)
+        (xy 33.831116 102.75808)
+        (xy 33.740642 102.784144)
+        (xy 33.69056 102.781155)
+        (xy 33.653506 102.747333)
+        (xy 33.622248 102.688853)
+        (xy 33.49216 102.53034)
+        (xy 33.489304 102.527996)
+        (xy 33.336506 102.402598)
+        (xy 33.336503 102.402596)
+        (xy 33.333647 102.400252)
+        (xy 33.152801 102.303588)
+        (xy 33.149274 102.302518)
+        (xy 33.149269 102.302516)
+        (xy 32.960103 102.245133)
+        (xy 32.960101 102.245132)
+        (xy 32.956572 102.244062)
+        (xy 32.952901 102.2437)
+        (xy 32.952899 102.2437)
+        (xy 32.756176 102.224325)
+        (xy 32.7525 102.223963)
+        (xy 32.748824 102.224325)
+        (xy 32.5521 102.2437)
+        (xy 32.552096 102.2437)
+        (xy 32.548428 102.244062)
+        (xy 32.5449 102.245132)
+        (xy 32.544896 102.245133)
+        (xy 32.35573 102.302516)
+        (xy 32.355722 102.302519)
+        (xy 32.352199 102.303588)
+        (xy 32.348947 102.305325)
+        (xy 32.348945 102.305327)
+        (xy 32.174611 102.39851)
+        (xy 32.174606 102.398512)
+        (xy 32.171353 102.400252)
+        (xy 32.1685 102.402593)
+        (xy 32.168493 102.402598)
+        (xy 32.015695 102.527996)
+        (xy 32.015689 102.528001)
+        (xy 32.01284 102.53034)
+        (xy 32.010501 102.533189)
+        (xy 32.010496 102.533195)
+        (xy 31.885098 102.685993)
+        (xy 31.885093 102.686)
+        (xy 31.882752 102.688853)
+        (xy 31.881012 102.692106)
+        (xy 31.88101 102.692111)
+        (xy 31.831818 102.784144)
+        (xy 31.786088 102.869699)
+        (xy 31.785019 102.873222)
+        (xy 31.785016 102.87323)
+        (xy 31.728346 103.060047)
+        (xy 31.726562 103.065928)
+        (xy 31.7262 103.069596)
+        (xy 31.7262 103.0696)
+        (xy 31.706825 103.266324)
+        (xy 31.706463 103.27)
+        (xy 31.257673 103.27)
+        (xy 31.257673 103.266325)
+        (xy 31.238307 103.069701)
+        (xy 31.236872 103.062491)
+        (xy 31.17952 102.873426)
+        (xy 31.176707 102.866634)
+        (xy 31.08357 102.692386)
+        (xy 31.079488 102.686278)
+        (xy 31.039439 102.637477)
+        (xy 31.032595 102.632741)
+        (xy 31.025316 102.636787)
+        (xy 30.399105 103.262999)
+        (xy 30.395063 103.27)
+        (xy 30.029936 103.27)
+        (xy 30.025894 103.262999)
+        (xy 29.399682 102.636787)
+        (xy 29.392403 102.632742)
+        (xy 29.385558 102.637479)
+        (xy 29.345508 102.686281)
+        (xy 29.341431 102.692383)
+        (xy 29.248292 102.866634)
+        (xy 29.245479 102.873426)
+        (xy 29.188127 103.062491)
+        (xy 29.186692 103.069701)
+        (xy 29.167327 103.266325)
+        (xy 29.167327 103.273675)
+        (xy 25 103.273675)
+        (xy 25 102.449903)
+        (xy 29.575242 102.449903)
+        (xy 29.579287 102.457182)
+        (xy 30.205499 103.083394)
+        (xy 30.2125 103.087436)
+        (xy 30.2195 103.083394)
+        (xy 30.845711 102.457182)
+        (xy 30.849757 102.449903)
+        (xy 30.845021 102.443059)
+        (xy 30.796222 102.403011)
+        (xy 30.790113 102.398929)
+        (xy 30.615865 102.305792)
+        (xy 30.609073 102.302979)
+        (xy 30.420008 102.245627)
+        (xy 30.412798 102.244192)
+        (xy 30.216175 102.224827)
+        (xy 30.208825 102.224827)
+        (xy 30.012201 102.244192)
+        (xy 30.004991 102.245627)
+        (xy 29.815926 102.302979)
+        (xy 29.809134 102.305792)
+        (xy 29.634883 102.398931)
+        (xy 29.628781 102.403008)
+        (xy 29.579979 102.443058)
+        (xy 29.575242 102.449903)
+        (xy 25 102.449903)
+        (xy 25 101.550095)
+        (xy 29.575241 101.550095)
+        (xy 29.579977 101.556939)
+        (xy 29.628778 101.596988)
+        (xy 29.634886 101.60107)
+        (xy 29.809134 101.694207)
+        (xy 29.815926 101.69702)
+        (xy 30.004991 101.754372)
+        (xy 30.012201 101.755807)
+        (xy 30.208825 101.775173)
+        (xy 30.216175 101.775173)
+        (xy 30.412798 101.755807)
+        (xy 30.420008 101.754372)
+        (xy 30.609073 101.69702)
+        (xy 30.615865 101.694207)
+        (xy 30.790113 101.60107)
+        (xy 30.796221 101.596988)
+        (xy 30.84502 101.556939)
+        (xy 30.849757 101.550096)
+        (xy 30.845711 101.542816)
+        (xy 30.2195 100.916605)
+        (xy 30.2125 100.912563)
+        (xy 30.205499 100.916605)
+        (xy 29.579287 101.542816)
+        (xy 29.575241 101.550095)
+        (xy 25 101.550095)
+        (xy 25 100.733675)
+        (xy 29.167327 100.733675)
+        (xy 29.186692 100.930298)
+        (xy 29.188127 100.937508)
+        (xy 29.245479 101.126573)
+        (xy 29.248292 101.133365)
+        (xy 29.341429 101.307613)
+        (xy 29.345511 101.313722)
+        (xy 29.385559 101.362521)
+        (xy 29.392403 101.367257)
+        (xy 29.399682 101.363211)
+        (xy 30.025894 100.737)
+        (xy 30.029936 100.73)
+        (xy 30.395063 100.73)
+        (xy 30.399105 100.737)
+        (xy 31.025316 101.363211)
+        (xy 31.032596 101.367257)
+        (xy 31.039439 101.36252)
+        (xy 31.079488 101.313721)
+        (xy 31.08357 101.307613)
+        (xy 31.176707 101.133365)
+        (xy 31.17952 101.126573)
+        (xy 31.236872 100.937508)
+        (xy 31.238307 100.930298)
+        (xy 31.257673 100.733675)
+        (xy 31.257673 100.73)
+        (xy 31.706463 100.73)
+        (xy 31.706825 100.733675)
+        (xy 31.706825 100.733676)
+        (xy 31.724841 100.916605)
+        (xy 31.726562 100.934072)
+        (xy 31.727632 100.937601)
+        (xy 31.727633 100.937603)
+        (xy 31.785016 101.126769)
+        (xy 31.785018 101.126774)
+        (xy 31.786088 101.130301)
+        (xy 31.882752 101.311147)
+        (xy 31.885096 101.314003)
+        (xy 31.885098 101.314006)
+        (xy 31.9288 101.367257)
+        (xy 32.01284 101.46966)
+        (xy 32.015695 101.472003)
+        (xy 32.11085 101.550095)
+        (xy 32.171353 101.599748)
+        (xy 32.352199 101.696412)
+        (xy 32.548428 101.755938)
+        (xy 32.735297 101.774342)
+        (xy 32.743727 101.775173)
+        (xy 32.7525 101.776037)
+        (xy 32.761273 101.775173)
+        (xy 32.768039 101.774506)
+        (xy 32.956572 101.755938)
+        (xy 33.152801 101.696412)
+        (xy 33.333647 101.599748)
+        (xy 33.49216 101.46966)
+        (xy 33.622248 101.311147)
+        (xy 33.718912 101.130301)
+        (xy 33.778438 100.934072)
+        (xy 33.780681 100.911294)
+        (xy 33.793885 100.875579)
+        (xy 33.822889 100.850913)
+        (xy 33.875967 100.825353)
+        (xy 34.096499 100.686783)
+        (xy 34.30013 100.524392)
+        (xy 34.374656 100.449864)
+        (xy 34.392202 100.432321)
+        (xy 34.392769 100.432888)
+        (xy 34.392784 100.432877)
+        (xy 34.392215 100.432308)
+        (xy 34.431001 100.393522)
+        (xy 34.431051 100.393429)
+        (xy 34.431173 100.393288)
+        (xy 34.476558 100.347908)
+        (xy 34.621863 100.158561)
+        (xy 34.741208 99.951867)
+        (xy 34.832554 99.731364)
+        (xy 34.894336 99.500824)
+        (xy 34.925497 99.264192)
+        (xy 34.925498 99.208508)
+        (xy 34.9255 99.208504)
+        (xy 34.9255 99.144832)
+        (xy 34.925502 99.090003)
+        (xy 34.9255 99.089996)
+        (xy 34.9255 96.949115)
+        (xy 34.925618 96.944899)
+        (xy 34.934148 96.793012)
+        (xy 34.939733 96.693552)
+        (xy 34.940677 96.685175)
+        (xy 34.965886 96.536806)
+        (xy 34.982491 96.43907)
+        (xy 34.984368 96.430852)
+        (xy 35.053472 96.190984)
+        (xy 35.056256 96.183031)
+        (xy 35.070573 96.148466)
+        (xy 35.151787 95.952395)
+        (xy 35.155432 95.944825)
+        (xy 35.276199 95.726314)
+        (xy 35.280668 95.719202)
+        (xy 35.425133 95.515598)
+        (xy 35.430376 95.509023)
+        (xy 35.59811 95.321328)
+        (xy 35.600991 95.318282)
+        (xy 35.638316 95.280956)
+        (xy 35.638315 95.280956)
+        (xy 35.638319 95.280953)
+        (xy 35.638318 95.280953)
+        (xy 35.740989 95.178284)
+        (xy 35.740996 95.178274)
+        (xy 35.84922 95.070051)
+        (xy 36.086633 94.787113)
+        (xy 36.298483 94.48456)
+        (xy 36.369821 94.361)
+        (xy 38.869102 94.361)
+        (xy 38.869867 94.366321)
+        (xy 38.888626 94.496797)
+        (xy 38.888627 94.496802)
+        (xy 38.889392 94.502119)
+        (xy 38.891624 94.507008)
+        (xy 38.891626 94.507012)
+        (xy 38.946382 94.626911)
+        (xy 38.946383 94.626913)
+        (xy 38.948618 94.631806)
+        (xy 38.952138 94.635869)
+        (xy 38.95214 94.635871)
+        (xy 38.975162 94.662439)
+        (xy 39.041982 94.739553)
+        (xy 39.046504 94.742459)
+        (xy 39.046505 94.74246)
+        (xy 39.154998 94.812185)
+        (xy 39.161919 94.816633)
+        (xy 39.298715 94.8568)
+        (xy 39.435904 94.8568)
+        (xy 39.441285 94.8568)
+        (xy 39.578081 94.816633)
+        (xy 39.698018 94.739553)
+        (xy 39.791382 94.631806)
+        (xy 39.850608 94.502119)
+        (xy 39.870898 94.361)
+        (xy 39.850608 94.219881)
+        (xy 39.822972 94.159367)
+        (xy 39.821796 94.156791)
+        (xy 39.815 94.125552)
+        (xy 39.815 91.020473)
+        (xy 39.820724 90.991695)
+        (xy 39.837026 90.967299)
+        (xy 40.802299 90.002026)
+        (xy 40.826695 89.985724)
+        (xy 40.855473 89.98)
+        (xy 45.1998 89.98)
+        (xy 45.2374 89.990075)
+        (xy 45.264925 90.0176)
+        (xy 45.275 90.0552)
+        (xy 45.275 96.1268)
+        (xy 45.264925 96.1644)
+        (xy 45.2374 96.191925)
+        (xy 45.1998 96.202)
+        (xy 45.07688 96.202)
+        (xy 45.04564 96.195204)
+        (xy 45.043605 96.194274)
+        (xy 45.039081 96.191367)
+        (xy 45.033923 96.189852)
+        (xy 45.03392 96.189851)
+        (xy 44.907447 96.152715)
+        (xy 44.907442 96.152714)
+        (xy 44.902285 96.1512)
+        (xy 44.759715 96.1512)
+        (xy 44.754558 96.152714)
+        (xy 44.754552 96.152715)
+        (xy 44.628076 96.189852)
+        (xy 44.628071 96.189854)
+        (xy 44.622919 96.191367)
+        (xy 44.618403 96.194269)
+        (xy 44.618397 96.194272)
+        (xy 44.507505 96.265539)
+        (xy 44.507499 96.265543)
+        (xy 44.502982 96.268447)
+        (xy 44.499461 96.272509)
+        (xy 44.49946 96.272511)
+        (xy 44.41314 96.372128)
+        (xy 44.413136 96.372133)
+        (xy 44.409618 96.376194)
+        (xy 44.407385 96.381082)
+        (xy 44.407382 96.381088)
+        (xy 44.352626 96.500987)
+        (xy 44.352624 96.500993)
+        (xy 44.350392 96.505881)
+        (xy 44.349627 96.511195)
+        (xy 44.349626 96.511202)
+        (xy 44.331038 96.640488)
+        (xy 44.330102 96.647)
+        (xy 44.330867 96.652321)
+        (xy 44.349626 96.782797)
+        (xy 44.349627 96.782802)
+        (xy 44.350392 96.788119)
+        (xy 44.352624 96.793008)
+        (xy 44.352626 96.793012)
+        (xy 44.407382 96.912911)
+        (xy 44.407383 96.912913)
+        (xy 44.409618 96.917806)
+        (xy 44.413138 96.921869)
+        (xy 44.41314 96.921871)
+        (xy 44.437889 96.950432)
+        (xy 44.502982 97.025553)
+        (xy 44.507504 97.028459)
+        (xy 44.507505 97.02846)
+        (xy 44.618397 97.099727)
+        (xy 44.622919 97.102633)
+        (xy 44.759715 97.1428)
+        (xy 44.896904 97.1428)
+        (xy 44.902285 97.1428)
+        (xy 45.039081 97.102633)
+        (xy 45.043606 97.099724)
+        (xy 45.04564 97.098796)
+        (xy 45.07688 97.092)
+        (xy 45.1998 97.092)
+        (xy 45.2374 97.102075)
+        (xy 45.264925 97.1296)
+        (xy 45.275 97.1672)
+        (xy 45.275 103.6198)
+        (xy 45.264925 103.6574)
+        (xy 45.2374 103.684925)
+        (xy 45.1998 103.695)
+        (xy 40.75888 103.695)
+        (xy 40.72764 103.688204)
+        (xy 40.725605 103.687274)
+        (xy 40.721081 103.684367)
+        (xy 40.715923 103.682852)
+        (xy 40.71592 103.682851)
+        (xy 40.589447 103.645715)
+        (xy 40.589442 103.645714)
+        (xy 40.584285 103.6442)
+        (xy 40.441715 103.6442)
+        (xy 40.436558 103.645714)
+        (xy 40.436552 103.645715)
+        (xy 40.310076 103.682852)
+        (xy 40.310071 103.682854)
+        (xy 40.304919 103.684367)
+        (xy 40.300403 103.687269)
+        (xy 40.300397 103.687272)
+        (xy 40.189505 103.758539)
+        (xy 40.189499 103.758543)
+        (xy 40.184982 103.761447)
+        (xy 40.181461 103.765509)
+        (xy 40.18146 103.765511)
+        (xy 40.09514 103.865128)
+        (xy 40.095136 103.865133)
+        (xy 40.091618 103.869194)
+        (xy 40.089385 103.874082)
+        (xy 40.089382 103.874088)
+        (xy 40.034626 103.993987)
+        (xy 40.034624 103.993993)
+        (xy 40.032392 103.998881)
+        (xy 40.031627 104.004195)
+        (xy 40.031626 104.004202)
+        (xy 40.016937 104.10637)
+        (xy 40.012102 104.14)
+        (xy 40.012867 104.145321)
+        (xy 40.031626 104.275797)
+        (xy 40.031627 104.275802)
+        (xy 40.032392 104.281119)
+        (xy 40.034624 104.286008)
+        (xy 40.034626 104.286012)
+        (xy 40.089382 104.405911)
+        (xy 40.089383 104.405913)
+        (xy 40.091618 104.410806)
+        (xy 40.095138 104.414869)
+        (xy 40.09514 104.414871)
+        (xy 40.124651 104.448928)
+        (xy 40.184982 104.518553)
+        (xy 40.189504 104.521459)
+        (xy 40.189505 104.52146)
+        (xy 40.300397 104.592727)
+        (xy 40.304919 104.595633)
+        (xy 40.441715 104.6358)
+        (xy 40.578904 104.6358)
+        (xy 40.584285 104.6358)
+        (xy 40.721081 104.595633)
+        (xy 40.725606 104.592724)
+        (xy 40.72764 104.591796)
+        (xy 40.75888 104.585)
+        (xy 45.1998 104.585)
+        (xy 45.2374 104.595075)
+        (xy 45.264925 104.6226)
+        (xy 45.275 104.6602)
+        (xy 45.275 106.764583)
+        (xy 45.274356 106.774398)
+        (xy 45.270065 106.807)
+        (xy 45.275 106.844486)
+        (xy 45.275 106.844492)
+        (xy 45.286784 106.934)
+        (xy 45.289723 106.956322)
+        (xy 45.291607 106.96087)
+        (xy 45.345474 107.090919)
+        (xy 45.345476 107.090923)
+        (xy 45.347359 107.095468)
+        (xy 45.401136 107.165552)
+        (xy 45.439045 107.214955)
+        (xy 45.452769 107.225486)
+        (xy 45.465137 107.234976)
+        (xy 45.472532 107.241462)
+        (xy 46.555536 108.324466)
+        (xy 46.562022 108.331861)
+        (xy 46.569869 108.342088)
+        (xy 46.582045 108.357955)
+        (xy 46.612044 108.380974)
+        (xy 46.612046 108.380976)
+        (xy 46.690524 108.441194)
+        (xy 46.701532 108.449641)
+        (xy 46.840678 108.507277)
+        (xy 46.952508 108.522)
+        (xy 46.952507 108.522)
+        (xy 46.952522 108.522001)
+        (xy 46.985111 108.526292)
+        (xy 46.985116 108.526292)
+        (xy 46.99 108.526935)
+        (xy 46.994884 108.526292)
+        (xy 47.00441 108.525038)
+        (xy 47.022601 108.522643)
+        (xy 47.032417 108.522)
+        (xy 49.995583 108.522)
+        (xy 50.005398 108.522643)
+        (xy 50.038 108.526935)
+        (xy 50.042884 108.526292)
+        (xy 50.042889 108.526292)
+        (xy 50.068108 108.522971)
+        (xy 50.07548 108.522)
+        (xy 50.075491 108.522)
+        (xy 50.075492 108.522)
+        (xy 50.187322 108.507277)
+        (xy 50.326468 108.449641)
+        (xy 50.337476 108.441194)
+        (xy 50.415954 108.380976)
+        (xy 50.415958 108.380972)
+        (xy 50.442045 108.360955)
+        (xy 50.442044 108.360955)
+        (xy 50.445955 108.357955)
+        (xy 50.465984 108.331851)
+        (xy 50.472455 108.324473)
+        (xy 51.268903 107.528026)
+        (xy 51.2933 107.511724)
+        (xy 51.322078 107.506)
+        (xy 55.992922 107.506)
+        (xy 56.0217 107.511724)
+        (xy 56.046096 107.528026)
+        (xy 56.428974 107.910904)
+        (xy 56.445276 107.9353)
+        (xy 56.451 107.964078)
+        (xy 56.451 109.713922)
+        (xy 56.445276 109.7427)
+        (xy 56.428974 109.767096)
+        (xy 56.173096 110.022974)
+        (xy 56.1487 110.039276)
+        (xy 56.119922 110.045)
+        (xy 54.826508 110.045)
+        (xy 54.82408 110.045319)
+        (xy 54.824074 110.04532)
+        (xy 54.719558 110.05908)
+        (xy 54.719554 110.059081)
+        (xy 54.714678 110.059723)
+        (xy 54.71013 110.061606)
+        (xy 54.710129 110.061607)
+        (xy 54.58008 110.115474)
+        (xy 54.580072 110.115478)
+        (xy 54.575532 110.117359)
+        (xy 54.571627 110.120354)
+        (xy 54.571624 110.120357)
+        (xy 54.459951 110.206047)
+        (xy 54.459947 110.20605)
+        (xy 54.456045 110.209045)
+        (xy 54.45305 110.212947)
+        (xy 54.453047 110.212951)
+        (xy 54.367357 110.324624)
+        (xy 54.367354 110.324627)
+        (xy 54.364359 110.328532)
+        (xy 54.362478 110.333072)
+        (xy 54.362474 110.33308)
+        (xy 54.308607 110.463129)
+        (xy 54.306723 110.467678)
+        (xy 54.306081 110.472554)
+        (xy 54.30608 110.472558)
+        (xy 54.293643 110.567027)
+        (xy 54.287064 110.617)
+        (xy 54.287707 110.621884)
+        (xy 54.304484 110.749321)
+        (xy 54.306723 110.766322)
+        (xy 54.308607 110.77087)
+        (xy 54.362474 110.900919)
+        (xy 54.362476 110.900923)
+        (xy 54.364359 110.905468)
+        (xy 54.456045 111.024955)
+        (xy 54.575532 111.116641)
+        (xy 54.714678 111.174277)
+        (xy 54.826508 111.189)
+        (xy 56.345583 111.189)
+        (xy 56.355398 111.189643)
+        (xy 56.388 111.193935)
+        (xy 56.392884 111.193292)
+        (xy 56.392889 111.193292)
+        (xy 56.418108 111.189971)
+        (xy 56.42548 111.189)
+        (xy 56.425491 111.189)
+        (xy 56.425492 111.189)
+        (xy 56.537322 111.174277)
+        (xy 56.676468 111.116641)
+        (xy 56.795955 111.024955)
+        (xy 56.815984 110.998851)
+        (xy 56.822455 110.991473)
+        (xy 57.397473 110.416455)
+        (xy 57.404851 110.409984)
+        (xy 57.430955 110.389955)
+        (xy 57.459139 110.353224)
+        (xy 57.496971 110.327041)
+        (xy 57.542972 110.327794)
+        (xy 57.579926 110.355201)
+        (xy 57.594 110.399003)
+        (xy 57.594 110.475921)
+        (xy 57.588276 110.504699)
+        (xy 57.571974 110.529094)
+        (xy 57.534045 110.567024)
+        (xy 57.534042 110.567027)
+        (xy 56.554096 111.546974)
+        (xy 56.5297 111.563276)
+        (xy 56.500922 111.569)
+        (xy 54.826508 111.569)
+        (xy 54.82408 111.569319)
+        (xy 54.824074 111.56932)
+        (xy 54.719558 111.58308)
+        (xy 54.719554 111.583081)
+        (xy 54.714678 111.583723)
+        (xy 54.71013 111.585606)
+        (xy 54.710129 111.585607)
+        (xy 54.58008 111.639474)
+        (xy 54.580072 111.639478)
+        (xy 54.575532 111.641359)
+        (xy 54.571627 111.644354)
+        (xy 54.571624 111.644357)
+        (xy 54.459951 111.730047)
+        (xy 54.459947 111.73005)
+        (xy 54.456045 111.733045)
+        (xy 54.45305 111.736947)
+        (xy 54.453047 111.736951)
+        (xy 54.367357 111.848624)
+        (xy 54.367354 111.848627)
+        (xy 54.364359 111.852532)
+        (xy 54.362478 111.857072)
+        (xy 54.362474 111.85708)
+        (xy 54.31885 111.9624)
+        (xy 54.306723 111.991678)
+        (xy 54.306081 111.996554)
+        (xy 54.30608 111.996558)
+        (xy 54.2942 112.086799)
+        (xy 54.287064 112.141)
+        (xy 54.287707 112.145884)
+        (xy 54.305934 112.284335)
+        (xy 54.306723 112.290322)
+        (xy 54.308607 112.29487)
+        (xy 54.362474 112.424919)
+        (xy 54.362476 112.424923)
+        (xy 54.364359 112.429468)
+        (xy 54.456045 112.548955)
+        (xy 54.575532 112.640641)
+        (xy 54.714678 112.698277)
+        (xy 54.826508 112.713)
+        (xy 56.726583 112.713)
+        (xy 56.736398 112.713643)
+        (xy 56.769 112.717935)
+        (xy 56.773884 112.717292)
+        (xy 56.773889 112.717292)
+        (xy 56.799108 112.713971)
+        (xy 56.80648 112.713)
+        (xy 56.806491 112.713)
+        (xy 56.806492 112.713)
+        (xy 56.918322 112.698277)
+        (xy 57.057468 112.640641)
+        (xy 57.176955 112.548955)
+        (xy 57.196984 112.522851)
+        (xy 57.203455 112.515473)
+        (xy 57.948628 111.7703)
+        (xy 57.982339 111.750837)
+        (xy 58.021265 111.750837)
+        (xy 58.054976 111.770301)
+        (xy 58.301363 112.016688)
+        (xy 58.320974 112.050958)
+        (xy 58.320518 112.090441)
+        (xy 58.265037 112.285441)
+        (xy 58.260264 112.302217)
+        (xy 58.259943 112.30567)
+        (xy 58.259943 112.305676)
+        (xy 58.240683 112.513518)
+        (xy 58.239898 112.522)
+        (xy 58.240219 112.525464)
+        (xy 58.257994 112.717292)
+        (xy 58.260264 112.741783)
+        (xy 58.320668 112.954082)
+        (xy 58.322221 112.9572)
+        (xy 58.417504 113.148556)
+        (xy 58.417508 113.148563)
+        (xy 58.419054 113.151667)
+        (xy 58.421147 113.154439)
+        (xy 58.421148 113.15444)
+        (xy 58.437671 113.17632)
+        (xy 58.55207 113.327809)
+        (xy 58.715188 113.47651)
+        (xy 58.902851 113.592707)
+        (xy 59.108671 113.672442)
+        (xy 59.325638 113.713)
+        (xy 59.542891 113.713)
+        (xy 59.546362 113.713)
+        (xy 59.763329 113.672442)
+        (xy 59.969149 113.592707)
+        (xy 60.156812 113.47651)
+        (xy 60.31993 113.327809)
+        (xy 60.452946 113.151667)
+        (xy 60.551332 112.954082)
+        (xy 60.611736 112.741783)
+        (xy 60.632102 112.522)
+        (xy 61.414898 112.522)
+        (xy 61.415219 112.525464)
+        (xy 61.432994 112.717292)
+        (xy 61.435264 112.741783)
+        (xy 61.495668 112.954082)
+        (xy 61.497221 112.9572)
+        (xy 61.592504 113.148556)
+        (xy 61.592508 113.148563)
+        (xy 61.594054 113.151667)
+        (xy 61.596147 113.154439)
+        (xy 61.596148 113.15444)
+        (xy 61.612671 113.17632)
+        (xy 61.72707 113.327809)
+        (xy 61.890188 113.47651)
+        (xy 62.077851 113.592707)
+        (xy 62.283671 113.672442)
+        (xy 62.500638 113.713)
+        (xy 62.717891 113.713)
+        (xy 62.721362 113.713)
+        (xy 62.938329 113.672442)
+        (xy 63.144149 113.592707)
+        (xy 63.331812 113.47651)
+        (xy 63.49493 113.327809)
+        (xy 63.501508 113.319098)
+        (xy 65.9825 113.319098)
+        (xy 65.984592 113.326907)
+        (xy 65.992402 113.329)
+        (xy 66.536098 113.329)
+        (xy 66.543907 113.326907)
+        (xy 66.546 113.319098)
+        (xy 66.8 113.319098)
+        (xy 66.802092 113.326907)
+        (xy 66.809902 113.329)
+        (xy 67.353598 113.329)
+        (xy 67.361407 113.326907)
+        (xy 67.3635 113.319098)
+        (xy 67.3635 112.866509)
+        (xy 67.363226 112.861983)
+        (xy 67.348906 112.74405)
+        (xy 67.346746 112.735287)
+        (xy 67.290511 112.587007)
+        (xy 67.286312 112.579006)
+        (xy 67.196226 112.448494)
+        (xy 67.190237 112.441734)
+        (xy 67.071531 112.33657)
+        (xy 67.064102 112.331442)
+        (xy 66.92368 112.257743)
+        (xy 66.915239 112.254542)
+        (xy 66.811113 112.228877)
+        (xy 66.802551 112.229395)
+        (xy 66.8 112.237584)
+        (xy 66.8 113.319098)
+        (xy 66.546 113.319098)
+        (xy 66.546 112.237584)
+        (xy 66.543448 112.229395)
+        (xy 66.534886 112.228877)
+        (xy 66.43076 112.254542)
+        (xy 66.422319 112.257743)
+        (xy 66.281897 112.331442)
+        (xy 66.274468 112.33657)
+        (xy 66.155762 112.441734)
+        (xy 66.149773 112.448494)
+        (xy 66.059687 112.579006)
+        (xy 66.055488 112.587007)
+        (xy 65.999253 112.735287)
+        (xy 65.997093 112.74405)
+        (xy 65.982773 112.861983)
+        (xy 65.9825 112.866509)
+        (xy 65.9825 113.319098)
+        (xy 63.501508 113.319098)
+        (xy 63.627946 113.151667)
+        (xy 63.726332 112.954082)
+        (xy 63.786736 112.741783)
+        (xy 63.807102 112.522)
+        (xy 63.786736 112.302217)
+        (xy 63.726332 112.089918)
+        (xy 63.64863 111.933871)
+        (xy 63.629495 111.895443)
+        (xy 63.629492 111.895439)
+        (xy 63.627946 111.892333)
+        (xy 63.49493 111.716191)
+        (xy 63.331812 111.56749)
+        (xy 63.328852 111.565657)
+        (xy 63.147105 111.453123)
+        (xy 63.147102 111.453121)
+        (xy 63.144149 111.451293)
+        (xy 63.140911 111.450038)
+        (xy 63.140906 111.450036)
+        (xy 62.941574 111.372815)
+        (xy 62.941572 111.372814)
+        (xy 62.938329 111.371558)
+        (xy 62.934919 111.37092)
+        (xy 62.93491 111.370918)
+        (xy 62.724771 111.331637)
+        (xy 62.724768 111.331636)
+        (xy 62.721362 111.331)
+        (xy 62.500638 111.331)
+        (xy 62.497232 111.331636)
+        (xy 62.497228 111.331637)
+        (xy 62.287089 111.370918)
+        (xy 62.287078 111.370921)
+        (xy 62.283671 111.371558)
+        (xy 62.280429 111.372813)
+        (xy 62.280425 111.372815)
+        (xy 62.081093 111.450036)
+        (xy 62.081083 111.45004)
+        (xy 62.077851 111.451293)
+        (xy 62.074901 111.453119)
+        (xy 62.074894 111.453123)
+        (xy 61.893147 111.565657)
+        (xy 61.89314 111.565661)
+        (xy 61.890188 111.56749)
+        (xy 61.887623 111.569827)
+        (xy 61.887618 111.569832)
+        (xy 61.729635 111.713852)
+        (xy 61.729631 111.713856)
+        (xy 61.72707 111.716191)
+        (xy 61.72498 111.718958)
+        (xy 61.724976 111.718963)
+        (xy 61.596148 111.889559)
+        (xy 61.596144 111.889565)
+        (xy 61.594054 111.892333)
+        (xy 61.592511 111.895431)
+        (xy 61.592504 111.895443)
+        (xy 61.532132 112.016688)
+        (xy 61.495668 112.089918)
+        (xy 61.494715 112.093267)
+        (xy 61.494714 112.09327)
+        (xy 61.440352 112.284335)
+        (xy 61.435264 112.302217)
+        (xy 61.434943 112.30567)
+        (xy 61.434943 112.305676)
+        (xy 61.415683 112.513518)
+        (xy 61.414898 112.522)
+        (xy 60.632102 112.522)
+        (xy 60.611736 112.302217)
+        (xy 60.551332 112.089918)
+        (xy 60.47363 111.933871)
+        (xy 60.454495 111.895443)
+        (xy 60.454492 111.895439)
+        (xy 60.452946 111.892333)
+        (xy 60.31993 111.716191)
+        (xy 60.156812 111.56749)
+        (xy 60.153852 111.565657)
+        (xy 59.972105 111.453123)
+        (xy 59.972102 111.453121)
+        (xy 59.969149 111.451293)
+        (xy 59.965911 111.450038)
+        (xy 59.965906 111.450036)
+        (xy 59.766574 111.372815)
+        (xy 59.766572 111.372814)
+        (xy 59.763329 111.371558)
+        (xy 59.759919 111.37092)
+        (xy 59.75991 111.370918)
+        (xy 59.549771 111.331637)
+        (xy 59.549768 111.331636)
+        (xy 59.546362 111.331)
+        (xy 59.325638 111.331)
+        (xy 59.322232 111.331636)
+        (xy 59.322228 111.331637)
+        (xy 59.112089 111.370918)
+        (xy 59.112078 111.370921)
+        (xy 59.108671 111.371558)
+        (xy 59.105429 111.372813)
+        (xy 59.105425 111.372815)
+        (xy 59.014684 111.407968)
+        (xy 58.971997 111.411427)
+        (xy 58.934345 111.39102)
+        (xy 58.673085 111.12976)
+        (xy 58.651702 111.086399)
+        (xy 58.661137 111.038981)
+        (xy 58.662637 111.036382)
+        (xy 58.665641 111.032468)
+        (xy 58.723277 110.893322)
+        (xy 58.738 110.781492)
+        (xy 58.738 110.781486)
+        (xy 58.742935 110.744)
+        (xy 58.738643 110.711398)
+        (xy 58.738 110.701583)
+        (xy 58.738 108.514812)
+        (xy 61.62 108.514812)
+        (xy 61.631082 108.570525)
+        (xy 61.635194 108.57668)
+        (xy 61.635196 108.576683)
+        (xy 61.669182 108.627545)
+        (xy 61.673297 108.633703)
+        (xy 61.679454 108.637817)
+        (xy 61.730316 108.671803)
+        (xy 61.730317 108.671803)
+        (xy 61.736475 108.675918)
+        (xy 61.792188 108.687)
+        (xy 63.426116 108.687)
+        (xy 63.429812 108.687)
+        (xy 63.485525 108.675918)
+        (xy 63.548703 108.633703)
+        (xy 63.590918 108.570525)
+        (xy 63.602 108.514812)
+        (xy 63.602 108.4702)
+        (xy 63.612075 108.4326)
+        (xy 63.6396 108.405075)
+        (xy 63.6772 108.395)
+        (xy 66.397607 108.395)
+        (xy 66.402146 108.395136)
+        (xy 66.463515 108.398849)
+        (xy 66.523996 108.387764)
+        (xy 66.528462 108.387084)
+        (xy 66.58951 108.379673)
+        (xy 66.597353 108.376698)
+        (xy 66.603084 108.374525)
+        (xy 66.616201 108.370868)
+        (xy 66.617448 108.370639)
+        (xy 66.630483 108.368251)
+        (xy 66.653359 108.357955)
+        (xy 66.686552 108.343016)
+        (xy 66.690717 108.341289)
+        (xy 66.748227 108.31948)
+        (xy 66.760182 108.311227)
+        (xy 66.772035 108.304541)
+        (xy 66.785275 108.298584)
+        (xy 66.833694 108.260649)
+        (xy 66.837321 108.257982)
+        (xy 66.863564 108.239868)
+        (xy 66.887927 108.223052)
+        (xy 66.928723 108.177001)
+        (xy 66.931788 108.173746)
+        (xy 69.184737 105.920796)
+        (xy 69.187992 105.917731)
+        (xy 69.234052 105.876927)
+        (xy 69.268979 105.826325)
+        (xy 69.271673 105.822663)
+        (xy 69.309584 105.774275)
+        (xy 69.315541 105.761035)
+        (xy 69.322227 105.749182)
+        (xy 69.33048 105.737227)
+        (xy 69.352289 105.679717)
+        (xy 69.354016 105.675552)
+        (xy 69.370045 105.639936)
+        (xy 69.379251 105.619483)
+        (xy 69.381867 105.605201)
+        (xy 69.385525 105.592084)
+        (xy 69.389059 105.582765)
+        (xy 69.390673 105.57851)
+        (xy 69.398084 105.517462)
+        (xy 69.398764 105.512996)
+        (xy 69.409849 105.452515)
+        (xy 69.406136 105.391147)
+        (xy 69.406 105.386608)
+        (xy 69.406 104.653)
+        (xy 76.296963 104.653)
+        (xy 76.297325 104.656676)
+        (xy 76.313316 104.819044)
+        (xy 76.317062 104.857072)
+        (xy 76.318132 104.860601)
+        (xy 76.318133 104.860603)
+        (xy 76.375516 105.049769)
+        (xy 76.375518 105.049774)
+        (xy 76.376588 105.053301)
+        (xy 76.473252 105.234147)
+        (xy 76.475596 105.237003)
+        (xy 76.475598 105.237006)
+        (xy 76.522665 105.294357)
+        (xy 76.60334 105.39266)
+        (xy 76.632426 105.41653)
+        (xy 76.755426 105.517474)
+        (xy 76.761853 105.522748)
+        (xy 76.942699 105.619412)
+        (xy 77.138928 105.678938)
+        (xy 77.343 105.699037)
+        (xy 77.547072 105.678938)
+        (xy 77.743301 105.619412)
+        (xy 77.924147 105.522748)
+        (xy 78.08266 105.39266)
+        (xy 78.212748 105.234147)
+        (xy 78.309412 105.053301)
+        (xy 78.368938 104.857072)
+        (xy 78.389037 104.653)
+        (xy 78.368938 104.448928)
+        (xy 78.328918 104.317)
+        (xy 88.094566 104.317)
+        (xy 88.11427 104.567363)
+        (xy 88.114957 104.570226)
+        (xy 88.114959 104.570236)
+        (xy 88.172205 104.80868)
+        (xy 88.172897 104.811561)
+        (xy 88.174028 104.814293)
+        (xy 88.174029 104.814294)
+        (xy 88.249783 104.997182)
+        (xy 88.269003 105.043582)
+        (xy 88.27054 105.04609)
+        (xy 88.270542 105.046094)
+        (xy 88.39868 105.255196)
+        (xy 88.400222 105.257712)
+        (xy 88.402136 105.259953)
+        (xy 88.402139 105.259957)
+        (xy 88.517479 105.395003)
+        (xy 88.563322 105.448678)
+        (xy 88.565562 105.450591)
+        (xy 88.710048 105.573994)
+        (xy 88.754288 105.611778)
+        (xy 88.968418 105.742997)
+        (xy 89.200439 105.839103)
+        (xy 89.444637 105.89773)
+        (xy 89.632308 105.9125)
+        (xy 89.756212 105.9125)
+        (xy 89.757692 105.9125)
+        (xy 89.945363 105.89773)
+        (xy 90.189561 105.839103)
+        (xy 90.421582 105.742997)
+        (xy 90.635712 105.611778)
+        (xy 90.826678 105.448678)
+        (xy 90.989778 105.257712)
+        (xy 91.120997 105.043582)
+        (xy 91.217103 104.811561)
+        (xy 91.27573 104.567363)
+        (xy 91.295434 104.317)
+        (xy 91.27573 104.066637)
+        (xy 91.217103 103.822439)
+        (xy 91.120997 103.590418)
+        (xy 90.989778 103.376288)
+        (xy 90.972883 103.356507)
+        (xy 90.828591 103.187562)
+        (xy 90.826678 103.185322)
+        (xy 90.712068 103.087436)
+        (xy 90.637957 103.024139)
+        (xy 90.637953 103.024136)
+        (xy 90.635712 103.022222)
+        (xy 90.595304 102.99746)
+        (xy 90.424094 102.892542)
+        (xy 90.42409 102.89254)
+        (xy 90.421582 102.891003)
+        (xy 90.39665 102.880676)
+        (xy 90.387775 102.877)
+        (xy 92.768389 102.877)
+        (xy 92.768751 102.880675)
+        (xy 92.768751 102.880676)
+        (xy 92.786369 103.059563)
+        (xy 92.786789 103.063821)
+        (xy 92.787859 103.06735)
+        (xy 92.78786 103.067352)
+        (xy 92.801343 103.1118)
+        (xy 92.841283 103.243462)
+        (xy 92.843019 103.246711)
+        (xy 92.843023 103.246719)
+        (xy 92.924292 103.398761)
+        (xy 92.929776 103.40902)
+        (xy 93.048867 103.554133)
+        (xy 93.19398 103.673224)
+        (xy 93.222236 103.688327)
+        (xy 93.35628 103.759976)
+        (xy 93.356283 103.759977)
+        (xy 93.359538 103.761717)
+        (xy 93.539179 103.816211)
+        (xy 93.709781 103.833013)
+        (xy 93.717227 103.833747)
+        (xy 93.726 103.834611)
+        (xy 93.734773 103.833747)
+        (xy 93.740679 103.833165)
+        (xy 93.912821 103.816211)
+        (xy 94.092462 103.761717)
+        (xy 94.25802 103.673224)
+        (xy 94.305121 103.634569)
+        (xy 95.651268 103.634569)
+        (xy 95.656004 103.641412)
+        (xy 95.691401 103.670461)
+        (xy 95.697521 103.67455)
+        (xy 95.856467 103.759508)
+        (xy 95.863268 103.762326)
+        (xy 96.035742 103.814645)
+        (xy 96.042952 103.81608)
+        (xy 96.222325 103.833747)
+        (xy 96.229675 103.833747)
+        (xy 96.409047 103.81608)
+        (xy 96.416257 103.814645)
+        (xy 96.588731 103.762326)
+        (xy 96.595532 103.759508)
+        (xy 96.75448 103.674549)
+        (xy 96.760597 103.670462)
+        (xy 96.795993 103.641412)
+        (xy 96.80073 103.634568)
+        (xy 96.796685 103.62729)
+        (xy 96.233 103.063605)
+        (xy 96.226 103.059563)
+        (xy 96.218999 103.063605)
+        (xy 95.655314 103.627289)
+        (xy 95.651268 103.634569)
+        (xy 94.305121 103.634569)
+        (xy 94.403133 103.554133)
+        (xy 94.522224 103.40902)
+        (xy 94.610717 103.243462)
+        (xy 94.665211 103.063821)
+        (xy 94.683249 102.880675)
+        (xy 95.269253 102.880675)
+        (xy 95.286919 103.060047)
+        (xy 95.288354 103.067257)
+        (xy 95.340673 103.239731)
+        (xy 95.343491 103.246532)
+        (xy 95.428449 103.405478)
+        (xy 95.432538 103.411598)
+        (xy 95.461586 103.446994)
+        (xy 95.46843 103.45173)
+        (xy 95.475709 103.447684)
+        (xy 96.039394 102.884)
+        (xy 96.043436 102.877)
+        (xy 96.408563 102.877)
+        (xy 96.412605 102.884)
+        (xy 96.97629 103.447685)
+        (xy 96.983568 103.45173)
+        (xy 96.990412 103.446993)
+        (xy 97.019462 103.411597)
+        (xy 97.023549 103.40548)
+        (xy 97.108508 103.246532)
+        (xy 97.111326 103.239731)
+        (xy 97.163645 103.067257)
+        (xy 97.16508 103.060047)
+        (xy 97.182747 102.880675)
+        (xy 97.182747 102.873325)
+        (xy 97.18242 102.87)
+        (xy 97.848389 102.87)
+        (xy 97.848751 102.873676)
+        (xy 97.86542 103.042928)
+        (xy 97.866789 103.056821)
+        (xy 97.867859 103.06035)
+        (xy 97.86786 103.060352)
+        (xy 97.870696 103.069701)
+        (xy 97.921283 103.236462)
+        (xy 97.923019 103.239711)
+        (xy 97.923023 103.239719)
+        (xy 97.985824 103.35721)
+        (xy 98.009776 103.40202)
+        (xy 98.128867 103.547133)
+        (xy 98.27398 103.666224)
+        (xy 98.315332 103.688327)
+        (xy 98.43628 103.752976)
+        (xy 98.436283 103.752977)
+        (xy 98.439538 103.754717)
+        (xy 98.619179 103.809211)
+        (xy 98.806 103.827611)
+        (xy 98.992821 103.809211)
+        (xy 99.172462 103.754717)
+        (xy 99.33802 103.666224)
+        (xy 99.483133 103.547133)
+        (xy 99.602224 103.40202)
+        (xy 99.690717 103.236462)
+        (xy 99.745211 103.056821)
+        (xy 99.763611 102.87)
+        (xy 100.348389 102.87)
+        (xy 100.348751 102.873676)
+        (xy 100.36542 103.042928)
+        (xy 100.366789 103.056821)
+        (xy 100.367859 103.06035)
+        (xy 100.36786 103.060352)
+        (xy 100.370696 103.069701)
+        (xy 100.421283 103.236462)
+        (xy 100.423019 103.239711)
+        (xy 100.423023 103.239719)
+        (xy 100.485824 103.35721)
+        (xy 100.509776 103.40202)
+        (xy 100.628867 103.547133)
+        (xy 100.77398 103.666224)
+        (xy 100.815332 103.688327)
+        (xy 100.93628 103.752976)
+        (xy 100.936283 103.752977)
+        (xy 100.939538 103.754717)
+        (xy 101.119179 103.809211)
+        (xy 101.306 103.827611)
+        (xy 101.492821 103.809211)
+        (xy 101.672462 103.754717)
+        (xy 101.83802 103.666224)
+        (xy 101.983133 103.547133)
+        (xy 102.102224 103.40202)
+        (xy 102.190717 103.236462)
+        (xy 102.245211 103.056821)
+        (xy 102.263611 102.87)
+        (xy 102.245211 102.683179)
+        (xy 102.190717 102.503538)
+        (xy 102.182019 102.487266)
+        (xy 102.123053 102.376948)
+        (xy 102.102224 102.33798)
+        (xy 101.983133 102.192867)
+        (xy 101.971692 102.183478)
+        (xy 101.849406 102.08312)
+        (xy 101.83802 102.073776)
+        (xy 101.806083 102.056705)
+        (xy 101.675719 101.987023)
+        (xy 101.675711 101.987019)
+        (xy 101.672462 101.985283)
+        (xy 101.521056 101.939354)
+        (xy 101.496352 101.93186)
+        (xy 101.49635 101.931859)
+        (xy 101.492821 101.930789)
+        (xy 101.48915 101.930427)
+        (xy 101.489148 101.930427)
+        (xy 101.309676 101.912751)
+        (xy 101.306 101.912389)
+        (xy 101.302324 101.912751)
+        (xy 101.122851 101.930427)
+        (xy 101.122847 101.930427)
+        (xy 101.119179 101.930789)
+        (xy 101.115651 101.931859)
+        (xy 101.115647 101.93186)
+        (xy 100.943068 101.984212)
+        (xy 100.943066 101.984212)
+        (xy 100.939538 101.985283)
+        (xy 100.936292 101.987018)
+        (xy 100.93628 101.987023)
+        (xy 100.777238 102.072034)
+        (xy 100.777233 102.072036)
+        (xy 100.77398 102.073776)
+        (xy 100.771127 102.076117)
+        (xy 100.771123 102.07612)
+        (xy 100.631722 102.190523)
+        (xy 100.631716 102.190528)
+        (xy 100.628867 102.192867)
+        (xy 100.626528 102.195716)
+        (xy 100.626523 102.195722)
+        (xy 100.51212 102.335123)
+        (xy 100.512117 102.335127)
+        (xy 100.509776 102.33798)
+        (xy 100.508036 102.341233)
+        (xy 100.508034 102.341238)
+        (xy 100.423023 102.50028)
+        (xy 100.423018 102.500292)
+        (xy 100.421283 102.503538)
+        (xy 100.420212 102.507066)
+        (xy 100.420212 102.507068)
+        (xy 100.369397 102.674582)
+        (xy 100.366789 102.683179)
+        (xy 100.366427 102.686847)
+        (xy 100.366427 102.686851)
+        (xy 100.350565 102.847909)
+        (xy 100.348389 102.87)
+        (xy 99.763611 102.87)
+        (xy 99.745211 102.683179)
+        (xy 99.690717 102.503538)
+        (xy 99.682019 102.487266)
+        (xy 99.623053 102.376948)
+        (xy 99.602224 102.33798)
+        (xy 99.483133 102.192867)
+        (xy 99.471692 102.183478)
+        (xy 99.349406 102.08312)
+        (xy 99.33802 102.073776)
+        (xy 99.306083 102.056705)
+        (xy 99.175719 101.987023)
+        (xy 99.175711 101.987019)
+        (xy 99.172462 101.985283)
+        (xy 99.021056 101.939354)
+        (xy 98.996352 101.93186)
+        (xy 98.99635 101.931859)
+        (xy 98.992821 101.930789)
+        (xy 98.98915 101.930427)
+        (xy 98.989148 101.930427)
+        (xy 98.809676 101.912751)
+        (xy 98.806 101.912389)
+        (xy 98.802324 101.912751)
+        (xy 98.622851 101.930427)
+        (xy 98.622847 101.930427)
+        (xy 98.619179 101.930789)
+        (xy 98.615651 101.931859)
+        (xy 98.615647 101.93186)
+        (xy 98.443068 101.984212)
+        (xy 98.443066 101.984212)
+        (xy 98.439538 101.985283)
+        (xy 98.436292 101.987018)
+        (xy 98.43628 101.987023)
+        (xy 98.277238 102.072034)
+        (xy 98.277233 102.072036)
+        (xy 98.27398 102.073776)
+        (xy 98.271127 102.076117)
+        (xy 98.271123 102.07612)
+        (xy 98.131722 102.190523)
+        (xy 98.131716 102.190528)
+        (xy 98.128867 102.192867)
+        (xy 98.126528 102.195716)
+        (xy 98.126523 102.195722)
+        (xy 98.01212 102.335123)
+        (xy 98.012117 102.335127)
+        (xy 98.009776 102.33798)
+        (xy 98.008036 102.341233)
+        (xy 98.008034 102.341238)
+        (xy 97.923023 102.50028)
+        (xy 97.923018 102.500292)
+        (xy 97.921283 102.503538)
+        (xy 97.920212 102.507066)
+        (xy 97.920212 102.507068)
+        (xy 97.869397 102.674582)
+        (xy 97.866789 102.683179)
+        (xy 97.866427 102.686847)
+        (xy 97.866427 102.686851)
+        (xy 97.850565 102.847909)
+        (xy 97.848389 102.87)
+        (xy 97.18242 102.87)
+        (xy 97.16508 102.693952)
+        (xy 97.163645 102.686742)
+        (xy 97.111326 102.514268)
+        (xy 97.108508 102.507467)
+        (xy 97.02355 102.348521)
+        (xy 97.019461 102.342401)
+        (xy 96.990412 102.307004)
+        (xy 96.983569 102.302268)
+        (xy 96.976289 102.306314)
+        (xy 96.412605 102.869999)
+        (xy 96.408563 102.877)
+        (xy 96.043436 102.877)
+        (xy 96.039394 102.869999)
+        (xy 95.475709 102.306314)
+        (xy 95.46843 102.302269)
+        (xy 95.461585 102.307006)
+        (xy 95.432538 102.3424)
+        (xy 95.428448 102.348523)
+        (xy 95.343491 102.507467)
+        (xy 95.340673 102.514268)
+        (xy 95.288354 102.686742)
+        (xy 95.286919 102.693952)
+        (xy 95.269253 102.873325)
+        (xy 95.269253 102.880675)
+        (xy 94.683249 102.880675)
+        (xy 94.683611 102.877)
+        (xy 94.682921 102.869999)
+        (xy 94.679127 102.831473)
+        (xy 94.665211 102.690179)
+        (xy 94.610717 102.510538)
+        (xy 94.608862 102.507068)
+        (xy 94.558662 102.413151)
+        (xy 94.522224 102.34498)
+        (xy 94.519153 102.341238)
+        (xy 94.405476 102.202722)
+        (xy 94.403133 102.199867)
+        (xy 94.394603 102.192867)
+        (xy 94.30512 102.11943)
+        (xy 95.651269 102.11943)
+        (xy 95.655314 102.126709)
+        (xy 96.218999 102.690394)
+        (xy 96.226 102.694436)
+        (xy 96.233 102.690394)
+        (xy 96.796684 102.126709)
+        (xy 96.80073 102.11943)
+        (xy 96.795994 102.112586)
+        (xy 96.760598 102.083538)
+        (xy 96.754478 102.079449)
+        (xy 96.595532 101.994491)
+        (xy 96.588731 101.991673)
+        (xy 96.416257 101.939354)
+        (xy 96.409047 101.937919)
+        (xy 96.229675 101.920253)
+        (xy 96.222325 101.920253)
+        (xy 96.042952 101.937919)
+        (xy 96.035742 101.939354)
+        (xy 95.863268 101.991673)
+        (xy 95.856467 101.994491)
+        (xy 95.697523 102.079448)
+        (xy 95.6914 102.083538)
+        (xy 95.656006 102.112585)
+        (xy 95.651269 102.11943)
+        (xy 94.30512 102.11943)
+        (xy 94.279953 102.098776)
+        (xy 94.25802 102.080776)
+        (xy 94.212987 102.056705)
+        (xy 94.095719 101.994023)
+        (xy 94.095711 101.994019)
+        (xy 94.092462 101.992283)
+        (xy 94.002641 101.965036)
+        (xy 93.916352 101.93886)
+        (xy 93.91635 101.938859)
+        (xy 93.912821 101.937789)
+        (xy 93.90915 101.937427)
+        (xy 93.909148 101.937427)
+        (xy 93.729676 101.919751)
+        (xy 93.726 101.919389)
+        (xy 93.722324 101.919751)
+        (xy 93.542851 101.937427)
+        (xy 93.542847 101.937427)
+        (xy 93.539179 101.937789)
+        (xy 93.535651 101.938859)
+        (xy 93.535647 101.93886)
+        (xy 93.363068 101.991212)
+        (xy 93.363066 101.991212)
+        (xy 93.359538 101.992283)
+        (xy 93.356292 101.994018)
+        (xy 93.35628 101.994023)
+        (xy 93.197238 102.079034)
+        (xy 93.197233 102.079036)
+        (xy 93.19398 102.080776)
+        (xy 93.191127 102.083117)
+        (xy 93.191123 102.08312)
+        (xy 93.051722 102.197523)
+        (xy 93.051716 102.197528)
+        (xy 93.048867 102.199867)
+        (xy 93.046528 102.202716)
+        (xy 93.046523 102.202722)
+        (xy 92.932121 102.342122)
+        (xy 92.929776 102.34498)
+        (xy 92.928036 102.348233)
+        (xy 92.928034 102.348238)
+        (xy 92.843023 102.50728)
+        (xy 92.843018 102.507292)
+        (xy 92.841283 102.510538)
+        (xy 92.840212 102.514066)
+        (xy 92.840212 102.514068)
+        (xy 92.788058 102.685996)
+        (xy 92.786789 102.690179)
+        (xy 92.786427 102.693847)
+        (xy 92.786427 102.693851)
+        (xy 92.769078 102.87)
+        (xy 92.768389 102.877)
+        (xy 90.387775 102.877)
+        (xy 90.192294 102.796029)
+        (xy 90.192293 102.796028)
+        (xy 90.189561 102.794897)
+        (xy 90.186683 102.794206)
+        (xy 90.18668 102.794205)
+        (xy 89.948236 102.736959)
+        (xy 89.948226 102.736957)
+        (xy 89.945363 102.73627)
+        (xy 89.942416 102.736038)
+        (xy 89.759169 102.721616)
+        (xy 89.759162 102.721615)
+        (xy 89.757692 102.7215)
+        (xy 89.632308 102.7215)
+        (xy 89.630838 102.721615)
+        (xy 89.63083 102.721616)
+        (xy 89.447583 102.736038)
+        (xy 89.447581 102.736038)
+        (xy 89.444637 102.73627)
+        (xy 89.441775 102.736957)
+        (xy 89.441763 102.736959)
+        (xy 89.203319 102.794205)
+        (xy 89.203312 102.794207)
+        (xy 89.200439 102.794897)
+        (xy 89.19771 102.796027)
+        (xy 89.197705 102.796029)
+        (xy 88.97114 102.889875)
+        (xy 88.971134 102.889877)
+        (xy 88.968418 102.891003)
+        (xy 88.965914 102.892537)
+        (xy 88.965905 102.892542)
+        (xy 88.756803 103.02068)
+        (xy 88.756795 103.020685)
+        (xy 88.754288 103.022222)
+        (xy 88.752051 103.024131)
+        (xy 88.752042 103.024139)
+        (xy 88.565562 103.183408)
+        (xy 88.565556 103.183413)
+        (xy 88.563322 103.185322)
+        (xy 88.561413 103.187556)
+        (xy 88.561408 103.187562)
+        (xy 88.402139 103.374042)
+        (xy 88.402131 103.374051)
+        (xy 88.400222 103.376288)
+        (xy 88.398685 103.378795)
+        (xy 88.39868 103.378803)
+        (xy 88.270542 103.587905)
+        (xy 88.270537 103.587914)
+        (xy 88.269003 103.590418)
+        (xy 88.267877 103.593134)
+        (xy 88.267875 103.59314)
+        (xy 88.175327 103.816572)
+        (xy 88.172897 103.822439)
+        (xy 88.172207 103.825312)
+        (xy 88.172205 103.825319)
+        (xy 88.114959 104.063763)
+        (xy 88.114957 104.063775)
+        (xy 88.11427 104.066637)
+        (xy 88.094566 104.317)
+        (xy 78.328918 104.317)
+        (xy 78.309412 104.252699)
+        (xy 78.212748 104.071853)
+        (xy 78.16363 104.012003)
+        (xy 78.085003 103.916195)
+        (xy 78.08266 103.91334)
+        (xy 78.028868 103.869194)
+        (xy 77.927006 103.785598)
+        (xy 77.927003 103.785596)
+        (xy 77.924147 103.783252)
+        (xy 77.743301 103.686588)
+        (xy 77.739774 103.685518)
+        (xy 77.739769 103.685516)
+        (xy 77.550603 103.628133)
+        (xy 77.550601 103.628132)
+        (xy 77.547072 103.627062)
+        (xy 77.543401 103.6267)
+        (xy 77.543399 103.6267)
+        (xy 77.346676 103.607325)
+        (xy 77.343 103.606963)
+        (xy 77.339324 103.607325)
+        (xy 77.1426 103.6267)
+        (xy 77.142596 103.6267)
+        (xy 77.138928 103.627062)
+        (xy 77.1354 103.628132)
+        (xy 77.135396 103.628133)
+        (xy 76.94623 103.685516)
+        (xy 76.946222 103.685519)
+        (xy 76.942699 103.686588)
+        (xy 76.939447 103.688325)
+        (xy 76.939445 103.688327)
+        (xy 76.765111 103.78151)
+        (xy 76.765106 103.781512)
+        (xy 76.761853 103.783252)
+        (xy 76.759 103.785593)
+        (xy 76.758993 103.785598)
+        (xy 76.606195 103.910996)
+        (xy 76.606189 103.911001)
+        (xy 76.60334 103.91334)
+        (xy 76.601001 103.916189)
+        (xy 76.600996 103.916195)
+        (xy 76.475598 104.068993)
+        (xy 76.475593 104.069)
+        (xy 76.473252 104.071853)
+        (xy 76.471512 104.075106)
+        (xy 76.47151 104.075111)
+        (xy 76.384721 104.237483)
+        (xy 76.376588 104.252699)
+        (xy 76.375519 104.256222)
+        (xy 76.375516 104.25623)
+        (xy 76.318133 104.445396)
+        (xy 76.317062 104.448928)
+        (xy 76.3167 104.452596)
+        (xy 76.3167 104.4526)
+        (xy 76.299324 104.629023)
+        (xy 76.296963 104.653)
+        (xy 69.406 104.653)
+        (xy 69.406 102.38507)
+        (xy 69.418674 102.343291)
+        (xy 69.452422 102.315594)
+        (xy 69.495871 102.311315)
+        (xy 69.534372 102.331894)
+        (xy 69.84589 102.643413)
+        (xy 69.867149 102.685883)
+        (xy 69.876625 102.75179)
+        (xy 69.876626 102.751795)
+        (xy 69.877392 102.757119)
+        (xy 69.879627 102.762012)
+        (xy 69.879628 102.762015)
+        (xy 69.934382 102.881911)
+        (xy 69.934383 102.881913)
+        (xy 69.936618 102.886806)
+        (xy 69.940138 102.890869)
+        (xy 69.94014 102.890871)
+        (xy 69.941588 102.892542)
+        (xy 70.029982 102.994553)
+        (xy 70.034504 102.997459)
+        (xy 70.034505 102.99746)
+        (xy 70.145397 103.068727)
+        (xy 70.149919 103.071633)
+        (xy 70.286715 103.1118)
+        (xy 70.423904 103.1118)
+        (xy 70.429285 103.1118)
+        (xy 70.566081 103.071633)
+        (xy 70.686018 102.994553)
+        (xy 70.779382 102.886806)
+        (xy 70.838608 102.757119)
+        (xy 70.858898 102.616)
+        (xy 70.857906 102.609104)
+        (xy 70.839373 102.480202)
+        (xy 70.838608 102.474881)
+        (xy 70.779382 102.345194)
+        (xy 70.770655 102.335123)
+        (xy 70.732085 102.290611)
+        (xy 70.686018 102.237447)
+        (xy 70.681496 102.234541)
+        (xy 70.681494 102.234539)
+        (xy 70.570602 102.163272)
+        (xy 70.570599 102.16327)
+        (xy 70.566081 102.160367)
+        (xy 70.560925 102.158853)
+        (xy 70.560923 102.158852)
+        (xy 70.434447 102.121715)
+        (xy 70.434442 102.121714)
+        (xy 70.429285 102.1202)
+        (xy 70.423905 102.1202)
+        (xy 70.422771 102.120037)
+        (xy 70.380299 102.098776)
+        (xy 70.126526 101.845003)
+        (xy 70.110224 101.820607)
+        (xy 70.1045 101.791829)
+        (xy 70.1045 100.377)
+        (xy 92.768389 100.377)
+        (xy 92.768751 100.380676)
+        (xy 92.786099 100.556821)
+        (xy 92.786789 100.563821)
+        (xy 92.841283 100.743462)
+        (xy 92.843019 100.746711)
+        (xy 92.843023 100.746719)
+        (xy 92.911901 100.875579)
+        (xy 92.929776 100.90902)
+        (xy 93.048867 101.054133)
+        (xy 93.19398 101.173224)
+        (xy 93.276759 101.21747)
+        (xy 93.35628 101.259976)
+        (xy 93.356283 101.259977)
+        (xy 93.359538 101.261717)
+        (xy 93.539179 101.316211)
+        (xy 93.726 101.334611)
+        (xy 93.912821 101.316211)
+        (xy 94.092462 101.261717)
+        (xy 94.25802 101.173224)
+        (xy 94.403133 101.054133)
+        (xy 94.522224 100.90902)
+        (xy 94.610717 100.743462)
+        (xy 94.665211 100.563821)
+        (xy 94.683611 100.377)
+        (xy 94.665211 100.190179)
+        (xy 94.610717 100.010538)
+        (xy 94.608862 100.007068)
+        (xy 94.54568 99.888863)
+        (xy 94.522224 99.84498)
+        (xy 94.403133 99.699867)
+        (xy 94.394603 99.692867)
+        (xy 94.260876 99.58312)
+        (xy 94.25802 99.580776)
+        (xy 94.241665 99.572034)
+        (xy 94.095719 99.494023)
+        (xy 94.095711 99.494019)
+        (xy 94.092462 99.492283)
+        (xy 93.971048 99.455452)
+        (xy 93.916352 99.43886)
+        (xy 93.91635 99.438859)
+        (xy 93.912821 99.437789)
+        (xy 93.90915 99.437427)
+        (xy 93.909148 99.437427)
+        (xy 93.729676 99.419751)
+        (xy 93.726 99.419389)
+        (xy 93.722324 99.419751)
+        (xy 93.542851 99.437427)
+        (xy 93.542847 99.437427)
+        (xy 93.539179 99.437789)
+        (xy 93.535651 99.438859)
+        (xy 93.535647 99.43886)
+        (xy 93.363068 99.491212)
+        (xy 93.363066 99.491212)
+        (xy 93.359538 99.492283)
+        (xy 93.356292 99.494018)
+        (xy 93.35628 99.494023)
+        (xy 93.197238 99.579034)
+        (xy 93.197233 99.579036)
+        (xy 93.19398 99.580776)
+        (xy 93.191127 99.583117)
+        (xy 93.191123 99.58312)
+        (xy 93.051722 99.697523)
+        (xy 93.051716 99.697528)
+        (xy 93.048867 99.699867)
+        (xy 93.046528 99.702716)
+        (xy 93.046523 99.702722)
+        (xy 92.93212 99.842123)
+        (xy 92.932117 99.842127)
+        (xy 92.929776 99.84498)
+        (xy 92.928036 99.848233)
+        (xy 92.928034 99.848238)
+        (xy 92.843023 100.00728)
+        (xy 92.843018 100.007292)
+        (xy 92.841283 100.010538)
+        (xy 92.840212 100.014066)
+        (xy 92.840212 100.014068)
+        (xy 92.789984 100.179647)
+        (xy 92.786789 100.190179)
+        (xy 92.786427 100.193847)
+        (xy 92.786427 100.193851)
+        (xy 92.771446 100.345962)
+        (xy 92.768389 100.377)
+        (xy 70.1045 100.377)
+        (xy 70.1045 95.69317)
+        (xy 70.110224 95.664393)
+        (xy 70.126522 95.639999)
+        (xy 70.1644 95.602121)
+        (xy 70.20687 95.580863)
+        (xy 70.208004 95.5807)
+        (xy 70.213385 95.5807)
+        (xy 70.350181 95.540533)
+        (xy 70.470118 95.463453)
+        (xy 70.563482 95.355706)
+        (xy 70.622708 95.226019)
+        (xy 70.642998 95.0849)
+        (xy 70.622708 94.943781)
+        (xy 70.563482 94.814094)
+        (xy 70.550737 94.799386)
+        (xy 70.500841 94.741803)
+        (xy 70.470118 94.706347)
+        (xy 70.465596 94.703441)
+        (xy 70.465594 94.703439)
+        (xy 70.354702 94.632172)
+        (xy 70.354699 94.63217)
+        (xy 70.350181 94.629267)
+        (xy 70.345025 94.627753)
+        (xy 70.345023 94.627752)
+        (xy 70.218547 94.590615)
+        (xy 70.218542 94.590614)
+        (xy 70.213385 94.5891)
+        (xy 70.070815 94.5891)
+        (xy 70.065658 94.590614)
+        (xy 70.065652 94.590615)
+        (xy 69.939176 94.627752)
+        (xy 69.939171 94.627754)
+        (xy 69.934019 94.629267)
+        (xy 69.929503 94.632169)
+        (xy 69.929497 94.632172)
+        (xy 69.818605 94.703439)
+        (xy 69.818599 94.703443)
+        (xy 69.814082 94.706347)
+        (xy 69.810561 94.710409)
+        (xy 69.81056 94.710411)
+        (xy 69.72424 94.810028)
+        (xy 69.724236 94.810033)
+        (xy 69.720718 94.814094)
+        (xy 69.718485 94.818982)
+        (xy 69.718482 94.818988)
+        (xy 69.665514 94.934973)
+        (xy 69.661492 94.943781)
+        (xy 69.660727 94.949102)
+        (xy 69.660725 94.949109)
+        (xy 69.651249 95.015015)
+        (xy 69.629989 95.057486)
+        (xy 69.486731 95.200744)
+        (xy 69.474692 95.210522)
+        (xy 69.466264 95.216028)
+        (xy 69.466258 95.216032)
+        (xy 69.461044 95.21944)
+        (xy 69.457217 95.224355)
+        (xy 69.457211 95.224362)
+        (xy 69.439355 95.247303)
+        (xy 69.433211 95.254263)
+        (xy 69.433098 95.254375)
+        (xy 69.433078 95.254398)
+        (xy 69.430886 95.256591)
+        (xy 69.429084 95.259114)
+        (xy 69.429082 95.259117)
+        (xy 69.418008 95.274627)
+        (xy 69.416154 95.277113)
+        (xy 69.386665 95.315002)
+        (xy 69.386663 95.315005)
+        (xy 69.382842 95.319915)
+        (xy 69.380855 95.325699)
+        (xy 69.380502 95.326265)
+        (xy 69.379335 95.328533)
+        (xy 69.37908 95.329149)
+        (xy 69.375525 95.33413)
+        (xy 69.373749 95.340094)
+        (xy 69.373745 95.340103)
+        (xy 69.360052 95.386097)
+        (xy 69.359105 95.389056)
+        (xy 69.343521 95.43445)
+        (xy 69.34352 95.434453)
+        (xy 69.3415 95.440339)
+        (xy 69.3415 95.446454)
+        (xy 69.341353 95.447087)
+        (xy 69.340981 95.449645)
+        (xy 69.34094 95.450295)
+        (xy 69.339195 95.456159)
+        (xy 69.339452 95.46238)
+        (xy 69.339452 95.462383)
+        (xy 69.341436 95.510337)
+        (xy 69.3415 95.513445)
+        (xy 69.3415 95.854176)
+        (xy 69.32945 95.895006)
+        (xy 69.297163 95.922751)
+        (xy 69.254985 95.92852)
+        (xy 69.216433 95.910464)
+        (xy 69.211124 95.905761)
+        (xy 69.106994 95.813509)
+        (xy 69.027362 95.771715)
+        (xy 68.960719 95.736738)
+        (xy 68.960718 95.736737)
+        (xy 68.956689 95.734623)
+        (xy 68.952271 95.733534)
+        (xy 68.796291 95.695088)
+        (xy 68.796285 95.695087)
+        (xy 68.791874 95.694)
+        (xy 68.622126 95.694)
+        (xy 68.617715 95.695087)
+        (xy 68.617708 95.695088)
+        (xy 68.461728 95.733534)
+        (xy 68.461725 95.733534)
+        (xy 68.457311 95.734623)
+        (xy 68.453284 95.736736)
+        (xy 68.45328 95.736738)
+        (xy 68.311033 95.811395)
+        (xy 68.31103 95.811396)
+        (xy 68.307006 95.813509)
+        (xy 68.303607 95.81652)
+        (xy 68.303603 95.816523)
+        (xy 68.183354 95.923054)
+        (xy 68.183347 95.923061)
+        (xy 68.179948 95.926073)
+        (xy 68.177364 95.929816)
+        (xy 68.17736 95.929821)
+        (xy 68.086106 96.062025)
+        (xy 68.086102 96.062031)
+        (xy 68.08352 96.065773)
+        (xy 68.081906 96.070026)
+        (xy 68.081905 96.07003)
+        (xy 68.024939 96.220238)
+        (xy 68.024937 96.220242)
+        (xy 68.023327 96.22449)
+        (xy 68.022779 96.228998)
+        (xy 68.022779 96.229001)
+        (xy 68.008273 96.348464)
+        (xy 68.008272 96.348475)
+        (xy 68.008 96.350718)
+        (xy 68.008 96.35299)
+        (xy 68.008 105.089317)
+        (xy 68.002276 105.118095)
+        (xy 67.985974 105.142491)
+        (xy 66.15349 106.974974)
+        (xy 66.129094 106.991276)
+        (xy 66.100316 106.997)
+        (xy 63.6772 106.997)
+        (xy 63.6396 106.986925)
+        (xy 63.612075 106.9594)
+        (xy 63.602 106.9218)
+        (xy 63.602 106.880884)
+        (xy 63.602 106.877188)
+        (xy 63.590918 106.821475)
+        (xy 63.584509 106.811884)
+        (xy 63.552817 106.764454)
+        (xy 63.548703 106.758297)
+        (xy 63.541578 106.753536)
+        (xy 63.491683 106.720196)
+        (xy 63.49168 106.720194)
+        (xy 63.485525 106.716082)
+        (xy 63.478261 106.714637)
+        (xy 63.459602 106.710925)
+        (xy 63.429812 106.705)
+        (xy 61.792188 106.705)
+        (xy 61.788563 106.70572)
+        (xy 61.788563 106.705721)
+        (xy 61.743738 106.714637)
+        (xy 61.743736 106.714637)
+        (xy 61.736475 106.716082)
+        (xy 61.730321 106.720193)
+        (xy 61.730316 106.720196)
+        (xy 61.679454 106.754182)
+        (xy 61.679451 106.754184)
+        (xy 61.673297 106.758297)
+        (xy 61.669184 106.764451)
+        (xy 61.669182 106.764454)
+        (xy 61.635196 106.815316)
+        (xy 61.635193 106.815321)
+        (xy 61.631082 106.821475)
+        (xy 61.629637 106.828736)
+        (xy 61.629637 106.828738)
+        (xy 61.626065 106.846696)
+        (xy 61.62 106.877188)
+        (xy 61.62 108.514812)
+        (xy 58.738 108.514812)
+        (xy 58.738 107.230417)
+        (xy 58.738643 107.220602)
+        (xy 58.742292 107.192884)
+        (xy 58.742935 107.188)
+        (xy 58.738 107.150514)
+        (xy 58.738 107.150508)
+        (xy 58.723277 107.038678)
+        (xy 58.665641 106.899532)
+        (xy 58.623407 106.844492)
+        (xy 58.596976 106.810046)
+        (xy 58.59877 106.808668)
+        (xy 58.598769 106.808666)
+        (xy 58.596974 106.810044)
+        (xy 58.573955 106.780045)
+        (xy 58.547861 106.760022)
+        (xy 58.540466 106.753536)
+        (xy 57.767498 105.980568)
+        (xy 62.009268 105.980568)
+        (xy 62.014005 105.987412)
+        (xy 62.055187 106.02121)
+        (xy 62.061307 106.025299)
+        (xy 62.226855 106.113787)
+        (xy 62.233656 106.116604)
+        (xy 62.413293 106.171096)
+        (xy 62.420503 106.17253)
+        (xy 62.607324 106.190931)
+        (xy 62.614676 106.190931)
+        (xy 62.801496 106.17253)
+        (xy 62.808706 106.171096)
+        (xy 62.988343 106.116604)
+        (xy 62.995144 106.113787)
+        (xy 63.160694 106.025298)
+        (xy 63.166811 106.021211)
+        (xy 63.207994 105.987412)
+        (xy 63.21273 105.980568)
+        (xy 63.208685 105.97329)
+        (xy 62.618 105.382605)
+        (xy 62.611 105.378563)
+        (xy 62.603999 105.382605)
+        (xy 62.013313 105.97329)
+        (xy 62.009268 105.980568)
+        (xy 57.767498 105.980568)
+        (xy 57.203462 105.416532)
+        (xy 57.196976 105.409137)
+        (xy 57.184333 105.39266)
+        (xy 57.176955 105.383045)
+        (xy 57.16151 105.371194)
+        (xy 57.121826 105.340743)
+        (xy 57.061375 105.294357)
+        (xy 57.057468 105.291359)
+        (xy 57.052923 105.289476)
+        (xy 57.052919 105.289474)
+        (xy 56.92287 105.235607)
+        (xy 56.922871 105.235607)
+        (xy 56.918322 105.233723)
+        (xy 56.913443 105.23308)
+        (xy 56.913441 105.23308)
+        (xy 56.806502 105.219001)
+        (xy 56.806494 105.219)
+        (xy 56.806492 105.219)
+        (xy 56.80649 105.219)
+        (xy 56.806479 105.218999)
+        (xy 56.773884 105.214708)
+        (xy 56.769 105.214065)
+        (xy 56.764116 105.214708)
+        (xy 56.736398 105.218357)
+        (xy 56.726583 105.219)
+        (xy 50.588424 105.219)
+        (xy 50.578608 105.218357)
+        (xy 50.550884 105.214707)
+        (xy 50.546 105.214064)
+        (xy 50.541116 105.214707)
+        (xy 50.401558 105.23308)
+        (xy 50.401554 105.233081)
+        (xy 50.396678 105.233723)
+        (xy 50.39213 105.235606)
+        (xy 50.392129 105.235607)
+        (xy 50.26208 105.289474)
+        (xy 50.262072 105.289478)
+        (xy 50.257532 105.291359)
+        (xy 50.253627 105.294354)
+        (xy 50.253624 105.294357)
+        (xy 50.193174 105.340743)
+        (xy 50.141951 105.380047)
+        (xy 50.141947 105.38005)
+        (xy 50.138045 105.383045)
+        (xy 50.135049 105.386948)
+        (xy 50.135045 105.386953)
+        (xy 50.118022 105.409137)
+        (xy 50.111538 105.41653)
+        (xy 49.315096 106.212974)
+        (xy 49.2907 106.229276)
+        (xy 49.261922 106.235)
+        (xy 47.893078 106.235)
+        (xy 47.8643 106.229276)
+        (xy 47.839904 106.212974)
+        (xy 47.663823 106.036893)
+        (xy 47.645277 106.006332)
+        (xy 47.64294 105.97066)
+        (xy 47.657335 105.937942)
+        (xy 47.743641 105.825468)
+        (xy 47.801277 105.686322)
+        (xy 47.820936 105.537)
+        (xy 47.801277 105.387678)
+        (xy 47.747621 105.258141)
+        (xy 47.745525 105.25308)
+        (xy 47.745524 105.253079)
+        (xy 47.743641 105.248532)
+        (xy 47.706152 105.199676)
+        (xy 61.616069 105.199676)
+        (xy 61.634469 105.386496)
+        (xy 61.635903 105.393706)
+        (xy 61.690395 105.573343)
+        (xy 61.693212 105.580144)
+        (xy 61.7817 105.745692)
+        (xy 61.785789 105.751812)
+        (xy 61.819586 105.792993)
+        (xy 61.826429 105.79773)
+        (xy 61.833709 105.793684)
+        (xy 62.424394 105.203)
+        (xy 62.428436 105.196)
+        (xy 62.793563 105.196)
+        (xy 62.797605 105.203)
+        (xy 63.38829 105.793685)
+        (xy 63.395568 105.79773)
+        (xy 63.402412 105.792994)
+        (xy 63.436211 105.751811)
+        (xy 63.440298 105.745694)
+        (xy 63.528787 105.580144)
+        (xy 63.531604 105.573343)
+        (xy 63.586096 105.393706)
+        (xy 63.58753 105.386496)
+        (xy 63.605931 105.199676)
+        (xy 63.605931 105.192324)
+        (xy 63.58753 105.005503)
+        (xy 63.586096 104.998293)
+        (xy 63.531604 104.818656)
+        (xy 63.528787 104.811855)
+        (xy 63.440299 104.646307)
+        (xy 63.43621 104.640187)
+        (xy 63.402412 104.599005)
+        (xy 63.395568 104.594268)
+        (xy 63.38829 104.598313)
+        (xy 62.797605 105.188999)
+        (xy 62.793563 105.196)
+        (xy 62.428436 105.196)
+        (xy 62.424394 105.188999)
+        (xy 61.833709 104.598314)
+        (xy 61.82643 104.594268)
+        (xy 61.819587 104.599004)
+        (xy 61.785789 104.640187)
+        (xy 61.7817 104.646307)
+        (xy 61.693212 104.811855)
+        (xy 61.690395 104.818656)
+        (xy 61.635903 104.998293)
+        (xy 61.634469 105.005503)
+        (xy 61.616069 105.192324)
+        (xy 61.616069 105.199676)
+        (xy 47.706152 105.199676)
+        (xy 47.651955 105.129045)
+        (xy 47.59142 105.082594)
+        (xy 47.569755 105.056196)
+        (xy 47.562 105.022936)
+        (xy 47.562 104.41143)
+        (xy 62.009268 104.41143)
+        (xy 62.013314 104.418709)
+        (xy 62.603999 105.009394)
+        (xy 62.611 105.013436)
+        (xy 62.618 105.009394)
+        (xy 63.208684 104.418709)
+        (xy 63.21273 104.411429)
+        (xy 63.207993 104.404586)
+        (xy 63.166812 104.370789)
+        (xy 63.160692 104.3667)
+        (xy 62.995144 104.278212)
+        (xy 62.988343 104.275395)
+        (xy 62.808706 104.220903)
+        (xy 62.801496 104.219469)
+        (xy 62.614676 104.201069)
+        (xy 62.607324 104.201069)
+        (xy 62.420503 104.219469)
+        (xy 62.413293 104.220903)
+        (xy 62.233656 104.275395)
+        (xy 62.226855 104.278212)
+        (xy 62.061307 104.3667)
+        (xy 62.055187 104.370789)
+        (xy 62.014004 104.404587)
+        (xy 62.009268 104.41143)
+        (xy 47.562 104.41143)
+        (xy 47.562 97.1672)
+        (xy 47.572075 97.1296)
+        (xy 47.5996 97.102075)
+        (xy 47.6372 97.092)
+        (xy 52.96712 97.092)
+        (xy 52.99836 97.098796)
+        (xy 53.000394 97.099724)
+        (xy 53.004919 97.102633)
+        (xy 53.141715 97.1428)
+        (xy 53.278904 97.1428)
+        (xy 53.284285 97.1428)
+        (xy 53.421081 97.102633)
+        (xy 53.541018 97.025553)
+        (xy 53.634382 96.917806)
+        (xy 53.693608 96.788119)
+        (xy 53.713898 96.647)
+        (xy 53.693608 96.505881)
+        (xy 53.634382 96.376194)
+        (xy 53.614275 96.35299)
+        (xy 53.57634 96.309211)
+        (xy 53.541018 96.268447)
+        (xy 53.536496 96.265541)
+        (xy 53.536494 96.265539)
+        (xy 53.425602 96.194272)
+        (xy 53.425599 96.19427)
+        (xy 53.421081 96.191367)
+        (xy 53.415925 96.189853)
+        (xy 53.415923 96.189852)
+        (xy 53.289447 96.152715)
+        (xy 53.289442 96.152714)
+        (xy 53.284285 96.1512)
+        (xy 53.141715 96.1512)
+        (xy 53.136558 96.152714)
+        (xy 53.136552 96.152715)
+        (xy 53.010079 96.189851)
+        (xy 53.010073 96.189853)
+        (xy 53.004919 96.191367)
+        (xy 53.000394 96.194274)
+        (xy 52.99836 96.195204)
+        (xy 52.96712 96.202)
+        (xy 47.6372 96.202)
+        (xy 47.5996 96.191925)
+        (xy 47.572075 96.1644)
+        (xy 47.562 96.1268)
+        (xy 47.562 94.107)
+        (xy 61.475102 94.107)
+        (xy 61.475867 94.112321)
+        (xy 61.494626 94.242797)
+        (xy 61.494627 94.242802)
+        (xy 61.495392 94.248119)
+        (xy 61.497624 94.253008)
+        (xy 61.497626 94.253012)
+        (xy 61.552382 94.372911)
+        (xy 61.552383 94.372913)
+        (xy 61.554618 94.377806)
+        (xy 61.558138 94.381869)
+        (xy 61.55814 94.381871)
+        (xy 61.584898 94.412751)
+        (xy 61.647982 94.485553)
+        (xy 61.652504 94.488459)
+        (xy 61.652505 94.48846)
+        (xy 61.759003 94.556903)
+        (xy 61.767919 94.562633)
+        (xy 61.904715 94.6028)
+        (xy 62.041904 94.6028)
+        (xy 62.047285 94.6028)
+        (xy 62.184081 94.562633)
+        (xy 62.304018 94.485553)
+        (xy 62.333999 94.450954)
+        (xy 62.359592 94.431795)
+        (xy 62.390831 94.425)
+        (xy 63.185732 94.425)
+        (xy 63.227511 94.437673)
+        (xy 63.255208 94.471422)
+        (xy 63.259487 94.514871)
+        (xy 63.238906 94.553374)
+        (xy 63.060106 94.732174)
+        (xy 63.03571 94.748476)
+        (xy 63.006932 94.7542)
+        (xy 62.920715 94.7542)
+        (xy 62.915558 94.755714)
+        (xy 62.915552 94.755715)
+        (xy 62.789076 94.792852)
+        (xy 62.789071 94.792854)
+        (xy 62.783919 94.794367)
+        (xy 62.779403 94.797269)
+        (xy 62.779397 94.797272)
+        (xy 62.668505 94.868539)
+        (xy 62.668499 94.868543)
+        (xy 62.663982 94.871447)
+        (xy 62.660461 94.875509)
+        (xy 62.66046 94.875511)
+        (xy 62.57414 94.975128)
+        (xy 62.574136 94.975133)
+        (xy 62.570618 94.979194)
+        (xy 62.568385 94.984082)
+        (xy 62.568382 94.984088)
+        (xy 62.513626 95.103987)
+        (xy 62.513624 95.103993)
+        (xy 62.511392 95.108881)
+        (xy 62.510627 95.114195)
+        (xy 62.510626 95.114202)
+        (xy 62.497131 95.208068)
+        (xy 62.491102 95.25)
+        (xy 62.491867 95.255321)
+        (xy 62.510626 95.385797)
+        (xy 62.510627 95.385802)
+        (xy 62.511392 95.391119)
+        (xy 62.513624 95.396008)
+        (xy 62.513626 95.396012)
+        (xy 62.568382 95.515911)
+        (xy 62.568383 95.515913)
+        (xy 62.570618 95.520806)
+        (xy 62.574138 95.524869)
+        (xy 62.57414 95.524871)
+        (xy 62.598643 95.553148)
+        (xy 62.663982 95.628553)
+        (xy 62.668504 95.631459)
+        (xy 62.668505 95.63146)
+        (xy 62.765818 95.694)
+        (xy 62.783919 95.705633)
+        (xy 62.920715 95.7458)
+        (xy 63.057904 95.7458)
+        (xy 63.063285 95.7458)
+        (xy 63.200081 95.705633)
+        (xy 63.2682 95.661854)
+        (xy 63.308855 95.649917)
+        (xy 63.349512 95.661854)
+        (xy 63.37726 95.693877)
+        (xy 63.383291 95.735819)
+        (xy 63.380102 95.758)
+        (xy 63.380867 95.763321)
+        (xy 63.399626 95.893797)
+        (xy 63.399627 95.893802)
+        (xy 63.400392 95.899119)
+        (xy 63.402624 95.904008)
+        (xy 63.402626 95.904012)
+        (xy 63.457382 96.023911)
+        (xy 63.457383 96.023913)
+        (xy 63.459618 96.028806)
+        (xy 63.463138 96.032869)
+        (xy 63.46314 96.032871)
+        (xy 63.49165 96.065773)
+        (xy 63.552982 96.136553)
+        (xy 63.557504 96.139459)
+        (xy 63.557505 96.13946)
+        (xy 63.654818 96.202)
+        (xy 63.672919 96.213633)
+        (xy 63.809715 96.2538)
+        (xy 63.946904 96.2538)
+        (xy 63.952285 96.2538)
+        (xy 64.089081 96.213633)
+        (xy 64.209018 96.136553)
+        (xy 64.238999 96.101954)
+        (xy 64.264592 96.082795)
+        (xy 64.295831 96.076)
+        (xy 66.260169 96.076)
+        (xy 66.291408 96.082795)
+        (xy 66.317001 96.101954)
+        (xy 66.346982 96.136553)
+        (xy 66.351504 96.139459)
+        (xy 66.351505 96.13946)
+        (xy 66.448818 96.202)
+        (xy 66.466919 96.213633)
+        (xy 66.603715 96.2538)
+        (xy 66.740904 96.2538)
+        (xy 66.746285 96.2538)
+        (xy 66.883081 96.213633)
+        (xy 67.003018 96.136553)
+        (xy 67.096382 96.028806)
+        (xy 67.155608 95.899119)
+        (xy 67.175898 95.758)
+        (xy 67.155608 95.616881)
+        (xy 67.096382 95.487194)
+        (xy 67.003018 95.379447)
+        (xy 66.998496 95.376541)
+        (xy 66.998494 95.376539)
+        (xy 66.887602 95.305272)
+        (xy 66.887599 95.30527)
+        (xy 66.883081 95.302367)
+        (xy 66.877925 95.300853)
+        (xy 66.877923 95.300852)
+        (xy 66.751447 95.263715)
+        (xy 66.751442 95.263714)
+        (xy 66.746285 95.2622)
+        (xy 66.603715 95.2622)
+        (xy 66.598558 95.263714)
+        (xy 66.598552 95.263715)
+        (xy 66.472076 95.300852)
+        (xy 66.472071 95.300854)
+        (xy 66.466919 95.302367)
+        (xy 66.462403 95.305269)
+        (xy 66.462397 95.305272)
+        (xy 66.351505 95.376539)
+        (xy 66.351499 95.376543)
+        (xy 66.346982 95.379447)
+        (xy 66.343461 95.383509)
+        (xy 66.34346 95.383511)
+        (xy 66.317001 95.414046)
+        (xy 66.291408 95.433205)
+        (xy 66.260169 95.44)
+        (xy 64.295831 95.44)
+        (xy 64.264592 95.433205)
+        (xy 64.238999 95.414046)
+        (xy 64.217344 95.389056)
+        (xy 64.209018 95.379447)
+        (xy 64.204496 95.376541)
+        (xy 64.204494 95.376539)
+        (xy 64.093602 95.305272)
+        (xy 64.093599 95.30527)
+        (xy 64.089081 95.302367)
+        (xy 64.083925 95.300853)
+        (xy 64.083923 95.300852)
+        (xy 63.957447 95.263715)
+        (xy 63.957442 95.263714)
+        (xy 63.952285 95.2622)
+        (xy 63.809715 95.2622)
+        (xy 63.804558 95.263714)
+        (xy 63.804552 95.263715)
+        (xy 63.678076 95.300852)
+        (xy 63.678071 95.300854)
+        (xy 63.672919 95.302367)
+        (xy 63.668402 95.305269)
+        (xy 63.668393 95.305274)
+        (xy 63.604799 95.346144)
+        (xy 63.564142 95.358082)
+        (xy 63.523485 95.346143)
+        (xy 63.495738 95.314119)
+        (xy 63.489709 95.272177)
+        (xy 63.490926 95.263715)
+        (xy 63.492898 95.25)
+        (xy 63.491822 95.242518)
+        (xy 63.494902 95.208068)
+        (xy 63.513079 95.178639)
+        (xy 63.736694 94.955025)
+        (xy 63.761091 94.938724)
+        (xy 63.789869 94.933)
+        (xy 66.02283 94.933)
+        (xy 66.029383 94.933285)
+        (xy 66.068143 94.936677)
+        (xy 66.105728 94.926605)
+        (xy 66.112121 94.925187)
+        (xy 66.15044 94.918432)
+        (xy 66.15614 94.91514)
+        (xy 66.162321 94.912891)
+        (xy 66.162324 94.912901)
+        (xy 66.164151 94.912145)
+        (xy 66.164147 94.912136)
+        (xy 66.17011 94.909354)
+        (xy 66.176466 94.907652)
+        (xy 66.20836 94.885319)
+        (xy 66.213853 94.88182)
+        (xy 66.24756 94.86236)
+        (xy 66.272583 94.832537)
+        (xy 66.276994 94.827724)
+        (xy 69.578693 91.526026)
+        (xy 69.60309 91.509724)
+        (xy 69.631868 91.504)
+        (xy 70.578169 91.504)
+        (xy 70.609408 91.510795)
+        (xy 70.635001 91.529954)
+        (xy 70.664982 91.564553)
+        (xy 70.784919 91.641633)
+        (xy 70.921715 91.6818)
+        (xy 71.058904 91.6818)
+        (xy 71.064285 91.6818)
+        (xy 71.201081 91.641633)
+        (xy 71.321018 91.564553)
+        (xy 71.414382 91.456806)
+        (xy 71.473608 91.327119)
+        (xy 71.493898 91.186)
+        (xy 71.473608 91.044881)
+        (xy 71.414382 90.915194)
+        (xy 71.37214 90.866445)
+        (xy 71.354538 90.827902)
+        (xy 71.360569 90.785961)
+        (xy 71.388317 90.753938)
+        (xy 71.428973 90.742)
+        (xy 71.848169 90.742)
+        (xy 71.879408 90.748795)
+        (xy 71.905001 90.767954)
+        (xy 71.934982 90.802553)
+        (xy 71.939504 90.805459)
+        (xy 71.939505 90.80546)
+        (xy 72.036818 90.868)
+        (xy 72.054919 90.879633)
+        (xy 72.191715 90.9198)
+        (xy 72.328904 90.9198)
+        (xy 72.334285 90.9198)
+        (xy 72.471081 90.879633)
+        (xy 72.591018 90.802553)
+        (xy 72.684382 90.694806)
+        (xy 72.692057 90.678)
+        (xy 73.032102 90.678)
+        (xy 73.032867 90.683321)
+        (xy 73.051626 90.813797)
+        (xy 73.051627 90.813802)
+        (xy 73.052392 90.819119)
+        (xy 73.054624 90.824008)
+        (xy 73.054626 90.824012)
+        (xy 73.109382 90.943911)
+        (xy 73.109383 90.943913)
+        (xy 73.111618 90.948806)
+        (xy 73.115138 90.952869)
+        (xy 73.11514 90.952871)
+        (xy 73.127642 90.967299)
+        (xy 73.204982 91.056553)
+        (xy 73.209504 91.059459)
+        (xy 73.209505 91.05946)
+        (xy 73.315049 91.12729)
+        (xy 73.324919 91.133633)
+        (xy 73.461715 91.1738)
+        (xy 73.598904 91.1738)
+        (xy 73.604285 91.1738)
+        (xy 73.741081 91.133633)
+        (xy 73.861018 91.056553)
+        (xy 73.953667 90.94963)
+        (xy 73.989314 90.926721)
+        (xy 74.031686 90.926721)
+        (xy 74.067332 90.94963)
+        (xy 74.156457 91.052486)
+        (xy 74.15646 91.052489)
+        (xy 74.159982 91.056553)
+        (xy 74.164504 91.059459)
+        (xy 74.164505 91.05946)
+        (xy 74.270049 91.12729)
+        (xy 74.279919 91.133633)
+        (xy 74.416715 91.1738)
+        (xy 74.553904 91.1738)
+        (xy 74.559285 91.1738)
+        (xy 74.696081 91.133633)
+        (xy 74.816018 91.056553)
+        (xy 74.909382 90.948806)
+        (xy 74.968608 90.819119)
+        (xy 74.988898 90.678)
+        (xy 74.987821 90.670513)
+        (xy 74.990902 90.636066)
+        (xy 75.009079 90.606639)
+        (xy 77.137693 88.478025)
+        (xy 77.162089 88.461724)
+        (xy 77.190867 88.456)
+        (xy 80.767169 88.456)
+        (xy 80.798408 88.462795)
+        (xy 80.824001 88.481954)
+        (xy 80.853982 88.516553)
+        (xy 80.858506 88.51946)
+        (xy 80.862571 88.522983)
+        (xy 80.861803 88.523869)
+        (xy 80.888567 88.557907)
+        (xy 80.888567 88.607093)
+        (xy 80.861803 88.64113)
+        (xy 80.862571 88.642017)
+        (xy 80.858504 88.64554)
+        (xy 80.853982 88.648447)
+        (xy 80.850461 88.652509)
+        (xy 80.85046 88.652511)
+        (xy 80.824001 88.683046)
+        (xy 80.798408 88.702205)
+        (xy 80.767169 88.709)
+        (xy 78.056174 88.709)
+        (xy 78.049621 88.708714)
+        (xy 78.01741 88.705896)
+        (xy 78.017408 88.705896)
+        (xy 78.010857 88.705323)
+        (xy 78.004507 88.707024)
+        (xy 78.004499 88.707025)
+        (xy 77.973266 88.715394)
+        (xy 77.966865 88.716813)
+        (xy 77.935037 88.722425)
+        (xy 77.935032 88.722426)
+        (xy 77.92856 88.723568)
+        (xy 77.922866 88.726854)
+        (xy 77.916681 88.729106)
+        (xy 77.916678 88.729099)
+        (xy 77.914842 88.72986)
+        (xy 77.914846 88.729867)
+        (xy 77.908888 88.732644)
+        (xy 77.902534 88.734348)
+        (xy 77.897147 88.738119)
+        (xy 77.897142 88.738122)
+        (xy 77.870655 88.756667)
+        (xy 77.865128 88.760189)
+        (xy 77.837133 88.776352)
+        (xy 77.837129 88.776355)
+        (xy 77.83144 88.77964)
+        (xy 77.827215 88.784673)
+        (xy 77.827211 88.784678)
+        (xy 77.806421 88.809454)
+        (xy 77.80199 88.814288)
+        (xy 76.456106 90.160174)
+        (xy 76.43171 90.176476)
+        (xy 76.402932 90.1822)
+        (xy 76.316715 90.1822)
+        (xy 76.311558 90.183714)
+        (xy 76.311552 90.183715)
+        (xy 76.185076 90.220852)
+        (xy 76.185071 90.220854)
+        (xy 76.179919 90.222367)
+        (xy 76.175403 90.225269)
+        (xy 76.175397 90.225272)
+        (xy 76.064505 90.296539)
+        (xy 76.064499 90.296543)
+        (xy 76.059982 90.299447)
+        (xy 76.056461 90.303509)
+        (xy 76.05646 90.303511)
+        (xy 75.97014 90.403128)
+        (xy 75.970136 90.403133)
+        (xy 75.966618 90.407194)
+        (xy 75.964385 90.412082)
+        (xy 75.964382 90.412088)
+        (xy 75.909626 90.531987)
+        (xy 75.909624 90.531993)
+        (xy 75.907392 90.536881)
+        (xy 75.906627 90.542195)
+        (xy 75.906626 90.542202)
+        (xy 75.896916 90.609741)
+        (xy 75.887102 90.678)
+        (xy 75.887867 90.683321)
+        (xy 75.906626 90.813797)
+        (xy 75.906627 90.813802)
+        (xy 75.907392 90.819119)
+        (xy 75.909624 90.824008)
+        (xy 75.909626 90.824012)
+        (xy 75.964382 90.943911)
+        (xy 75.964383 90.943913)
+        (xy 75.966618 90.948806)
+        (xy 75.970138 90.952869)
+        (xy 75.97014 90.952871)
+        (xy 75.982642 90.967299)
+        (xy 76.059982 91.056553)
+        (xy 76.064504 91.059459)
+        (xy 76.064505 91.05946)
+        (xy 76.170049 91.12729)
+        (xy 76.179919 91.133633)
+        (xy 76.316715 91.1738)
+        (xy 76.453904 91.1738)
+        (xy 76.459285 91.1738)
+        (xy 76.596081 91.133633)
+        (xy 76.716018 91.056553)
+        (xy 76.808667 90.94963)
+        (xy 76.844314 90.926721)
+        (xy 76.886686 90.926721)
+        (xy 76.922332 90.94963)
+        (xy 77.011457 91.052486)
+        (xy 77.01146 91.052489)
+        (xy 77.014982 91.056553)
+        (xy 77.019504 91.059459)
+        (xy 77.019505 91.05946)
+        (xy 77.125049 91.12729)
+        (xy 77.134919 91.133633)
+        (xy 77.271715 91.1738)
+        (xy 77.408904 91.1738)
+        (xy 77.414285 91.1738)
+        (xy 77.551081 91.133633)
+        (xy 77.671018 91.056553)
+        (xy 77.764382 90.948806)
+        (xy 77.823608 90.819119)
+        (xy 77.843898 90.678)
+        (xy 77.842821 90.670513)
+        (xy 77.845902 90.636066)
+        (xy 77.864077 90.606641)
+        (xy 78.214696 90.256023)
+        (xy 78.23909 90.239724)
+        (xy 78.267868 90.234)
+        (xy 80.767169 90.234)
+        (xy 80.798408 90.240795)
+        (xy 80.824001 90.259954)
+        (xy 80.853982 90.294553)
+        (xy 80.858504 90.297459)
+        (xy 80.858505 90.29746)
+        (xy 80.965658 90.366324)
+        (xy 80.973919 90.371633)
+        (xy 81.110715 90.4118)
+        (xy 81.247904 90.4118)
+        (xy 81.253285 90.4118)
+        (xy 81.390081 90.371633)
+        (xy 81.510018 90.294553)
+        (xy 81.539999 90.259954)
+        (xy 81.565592 90.240795)
+        (xy 81.596831 90.234)
+        (xy 84.448132 90.234)
+        (xy 84.47691 90.239724)
+        (xy 84.501306 90.256026)
+        (xy 84.651974 90.406694)
+        (xy 84.668276 90.43109)
+        (xy 84.674 90.459868)
+        (xy 84.674 90.758767)
+        (xy 84.659001 90.803833)
+        (xy 84.619986 90.830921)
+        (xy 84.535076 90.855852)
+        (xy 84.535071 90.855854)
+        (xy 84.529919 90.857367)
+        (xy 84.525403 90.860269)
+        (xy 84.525397 90.860272)
+        (xy 84.414505 90.931539)
+        (xy 84.414499 90.931543)
+        (xy 84.409982 90.934447)
+        (xy 84.406461 90.938509)
+        (xy 84.40646 90.938511)
+        (xy 84.32014 91.038128)
+        (xy 84.320136 91.038133)
+        (xy 84.316618 91.042194)
+        (xy 84.314385 91.047082)
+        (xy 84.314382 91.047088)
+        (xy 84.259626 91.166987)
+        (xy 84.259624 91.166993)
+        (xy 84.257392 91.171881)
+        (xy 84.256627 91.177195)
+        (xy 84.256626 91.177202)
+        (xy 84.242094 91.278281)
+        (xy 84.237102 91.313)
+        (xy 84.237867 91.318321)
+        (xy 84.256626 91.448797)
+        (xy 84.256627 91.448802)
+        (xy 84.257392 91.454119)
+        (xy 84.259624 91.459008)
+        (xy 84.259626 91.459012)
+        (xy 84.314382 91.578911)
+        (xy 84.314383 91.578913)
+        (xy 84.316618 91.583806)
+        (xy 84.409982 91.691553)
+        (xy 84.414504 91.694459)
+        (xy 84.414505 91.69446)
+        (xy 84.50825 91.754707)
+        (xy 84.529919 91.768633)
+        (xy 84.666715 91.8088)
+        (xy 84.803904 91.8088)
+        (xy 84.809285 91.8088)
+        (xy 84.946081 91.768633)
+        (xy 85.066018 91.691553)
+        (xy 85.067229 91.693437)
+        (xy 85.096178 91.680261)
+        (xy 85.138088 91.686325)
+        (xy 85.170077 91.714073)
+        (xy 85.182 91.754707)
+        (xy 85.182 92.039132)
+        (xy 85.176276 92.06791)
+        (xy 85.159974 92.092306)
+        (xy 84.806106 92.446174)
+        (xy 84.78171 92.462476)
+        (xy 84.752932 92.4682)
+        (xy 84.666715 92.4682)
+        (xy 84.661558 92.469714)
+        (xy 84.661552 92.469715)
+        (xy 84.535076 92.506852)
+        (xy 84.535071 92.506854)
+        (xy 84.529919 92.508367)
+        (xy 84.525403 92.511269)
+        (xy 84.525397 92.511272)
+        (xy 84.414505 92.582539)
+        (xy 84.414499 92.582543)
+        (xy 84.409982 92.585447)
+        (xy 84.406461 92.589509)
+        (xy 84.40646 92.589511)
+        (xy 84.32014 92.689128)
+        (xy 84.320136 92.689133)
+        (xy 84.316618 92.693194)
+        (xy 84.314385 92.698082)
+        (xy 84.314382 92.698088)
+        (xy 84.259626 92.817987)
+        (xy 84.259624 92.817993)
+        (xy 84.257392 92.822881)
+        (xy 84.256627 92.828195)
+        (xy 84.256626 92.828202)
+        (xy 84.243535 92.919255)
+        (xy 84.237102 92.964)
+        (xy 84.237867 92.969321)
+        (xy 84.256626 93.099797)
+        (xy 84.256627 93.099802)
+        (xy 84.257392 93.105119)
+        (xy 84.259624 93.110008)
+        (xy 84.259626 93.110012)
+        (xy 84.314382 93.229911)
+        (xy 84.314383 93.229913)
+        (xy 84.316618 93.234806)
+        (xy 84.320138 93.238869)
+        (xy 84.32014 93.238871)
+        (xy 84.327192 93.247009)
+        (xy 84.409982 93.342553)
+        (xy 84.414504 93.345459)
+        (xy 84.414505 93.34546)
+        (xy 84.506957 93.404876)
+        (xy 84.529919 93.419633)
+        (xy 84.666715 93.4598)
+        (xy 84.803904 93.4598)
+        (xy 84.809285 93.4598)
+        (xy 84.946081 93.419633)
+        (xy 85.066018 93.342553)
+        (xy 85.159382 93.234806)
+        (xy 85.218608 93.105119)
+        (xy 85.238898 92.964)
+        (xy 85.237821 92.956513)
+        (xy 85.240902 92.922066)
+        (xy 85.259077 92.892641)
+        (xy 85.561627 92.590092)
+        (xy 85.600129 92.569513)
+        (xy 85.643578 92.573792)
+        (xy 85.677327 92.601489)
+        (xy 85.69 92.643268)
+        (xy 85.69 93.182132)
+        (xy 85.684276 93.21091)
+        (xy 85.667974 93.235306)
+        (xy 84.806106 94.097174)
+        (xy 84.78171 94.113476)
+        (xy 84.752932 94.1192)
+        (xy 84.666715 94.1192)
+        (xy 84.661558 94.120714)
+        (xy 84.661552 94.120715)
+        (xy 84.535076 94.157852)
+        (xy 84.535071 94.157854)
+        (xy 84.529919 94.159367)
+        (xy 84.525403 94.162269)
+        (xy 84.525397 94.162272)
+        (xy 84.414505 94.233539)
+        (xy 84.414499 94.233543)
+        (xy 84.409982 94.236447)
+        (xy 84.406461 94.240509)
+        (xy 84.40646 94.240511)
+        (xy 84.32014 94.340128)
+        (xy 84.320136 94.340133)
+        (xy 84.316618 94.344194)
+        (xy 84.314385 94.349082)
+        (xy 84.314382 94.349088)
+        (xy 84.259626 94.468987)
+        (xy 84.259624 94.468993)
+        (xy 84.257392 94.473881)
+        (xy 84.256627 94.479195)
+        (xy 84.256626 94.479202)
+        (xy 84.241602 94.583703)
+        (xy 84.237102 94.615)
+        (xy 84.237867 94.620321)
+        (xy 84.256626 94.750797)
+        (xy 84.256627 94.750802)
+        (xy 84.257392 94.756119)
+        (xy 84.259624 94.761008)
+        (xy 84.259626 94.761012)
+        (xy 84.314382 94.880911)
+        (xy 84.314383 94.880913)
+        (xy 84.316618 94.885806)
+        (xy 84.320138 94.889869)
+        (xy 84.32014 94.889871)
+        (xy 84.332278 94.903879)
+        (xy 84.409982 94.993553)
+        (xy 84.414504 94.996459)
+        (xy 84.414505 94.99646)
+        (xy 84.509462 95.057486)
+        (xy 84.529919 95.070633)
+        (xy 84.666715 95.1108)
+        (xy 84.803904 95.1108)
+        (xy 84.809285 95.1108)
+        (xy 84.946081 95.070633)
+        (xy 85.066018 94.993553)
+        (xy 85.159382 94.885806)
+        (xy 85.218608 94.756119)
+        (xy 85.238898 94.615)
+        (xy 85.237821 94.607513)
+        (xy 85.240902 94.573066)
+        (xy 85.259079 94.543639)
+        (xy 86.069625 93.733094)
+        (xy 86.108129 93.712513)
+        (xy 86.151578 93.716792)
+        (xy 86.185327 93.744489)
+        (xy 86.198 93.786268)
+        (xy 86.198 94.325132)
+        (xy 86.192276 94.35391)
+        (xy 86.175974 94.378306)
+        (xy 84.806106 95.748174)
+        (xy 84.78171 95.764476)
+        (xy 84.752932 95.7702)
+        (xy 84.666715 95.7702)
+        (xy 84.661558 95.771714)
+        (xy 84.661552 95.771715)
+        (xy 84.535076 95.808852)
+        (xy 84.535071 95.808854)
+        (xy 84.529919 95.810367)
+        (xy 84.525403 95.813269)
+        (xy 84.525397 95.813272)
+        (xy 84.414505 95.884539)
+        (xy 84.414499 95.884543)
+        (xy 84.409982 95.887447)
+        (xy 84.406461 95.891509)
+        (xy 84.40646 95.891511)
+        (xy 84.32014 95.991128)
+        (xy 84.320136 95.991133)
+        (xy 84.316618 95.995194)
+        (xy 84.314385 96.000082)
+        (xy 84.314382 96.000088)
+        (xy 84.259626 96.119987)
+        (xy 84.259624 96.119993)
+        (xy 84.257392 96.124881)
+        (xy 84.256627 96.130195)
+        (xy 84.256626 96.130202)
+        (xy 84.238856 96.2538)
+        (xy 84.237102 96.266)
+        (xy 84.237867 96.271321)
+        (xy 84.256626 96.401797)
+        (xy 84.256627 96.401802)
+        (xy 84.257392 96.407119)
+        (xy 84.259624 96.412008)
+        (xy 84.259626 96.412012)
+        (xy 84.314382 96.531911)
+        (xy 84.314383 96.531913)
+        (xy 84.316618 96.536806)
+        (xy 84.320138 96.540869)
+        (xy 84.32014 96.540871)
+        (xy 84.321517 96.54246)
+        (xy 84.409982 96.644553)
+        (xy 84.529919 96.721633)
+        (xy 84.666715 96.7618)
+        (xy 84.803904 96.7618)
+        (xy 84.809285 96.7618)
+        (xy 84.946081 96.721633)
+        (xy 85.066018 96.644553)
+        (xy 85.159382 96.536806)
+        (xy 85.218608 96.407119)
+        (xy 85.238898 96.266)
+        (xy 85.237821 96.258513)
+        (xy 85.240902 96.224066)
+        (xy 85.259079 96.194639)
+        (xy 86.076718 95.377)
+        (xy 87.628963 95.377)
+        (xy 87.629325 95.380675)
+        (xy 87.629325 95.380676)
+        (xy 87.64771 95.567352)
+        (xy 87.649062 95.581072)
+        (xy 87.650132 95.584601)
+        (xy 87.650133 95.584603)
+        (xy 87.707516 95.773769)
+        (xy 87.707518 95.773774)
+        (xy 87.708588 95.777301)
+        (xy 87.805252 95.958147)
+        (xy 87.807596 95.961003)
+        (xy 87.807598 95.961006)
+        (xy 87.885948 96.056476)
+        (xy 87.93534 96.11666)
+        (xy 87.938195 96.119003)
+        (xy 88.062789 96.221255)
+        (xy 88.093853 96.246748)
+        (xy 88.274699 96.343412)
+        (xy 88.470928 96.402938)
+        (xy 88.675 96.423037)
+        (xy 88.879072 96.402938)
+        (xy 89.075301 96.343412)
+        (xy 89.256147 96.246748)
+        (xy 89.41466 96.11666)
+        (xy 89.515471 95.99382)
+        (xy 89.553543 95.969052)
+        (xy 89.598934 95.970724)
+        (xy 89.635082 95.998227)
+        (xy 89.6488 96.041528)
+        (xy 89.6488 96.22343)
+        (xy 89.648514 96.229984)
+        (xy 89.645738 96.261717)
+        (xy 89.645123 96.268743)
+        (xy 89.646824 96.275093)
+        (xy 89.646825 96.275098)
+        (xy 89.655194 96.306331)
+        (xy 89.656613 96.312733)
+        (xy 89.662225 96.344561)
+        (xy 89.662226 96.344563)
+        (xy 89.663368 96.35104)
+        (xy 89.666656 96.356736)
+        (xy 89.668907 96.362919)
+        (xy 89.668898 96.362921)
+        (xy 89.669657 96.364753)
+        (xy 89.669665 96.36475)
+        (xy 89.672444 96.370711)
+        (xy 89.674148 96.377066)
+        (xy 89.677921 96.382454)
+        (xy 89.696462 96.408935)
+        (xy 89.699985 96.414466)
+        (xy 89.716148 96.442461)
+        (xy 89.716153 96.442467)
+        (xy 89.71944 96.44816)
+        (xy 89.724478 96.452387)
+        (xy 89.749248 96.473172)
+        (xy 89.754084 96.477604)
+        (xy 90.136195 96.859715)
+        (xy 90.140627 96.864551)
+        (xy 90.16564 96.89436)
+        (xy 90.199344 96.913819)
+        (xy 90.204846 96.917323)
+        (xy 90.236734 96.939651)
+        (xy 90.24309 96.941354)
+        (xy 90.249052 96.944134)
+        (xy 90.249047 96.944143)
+        (xy 90.250875 96.9449)
+        (xy 90.250879 96.944892)
+        (xy 90.257062 96.947142)
+        (xy 90.26276 96.950432)
+        (xy 90.301085 96.957189)
+        (xy 90.30747 96.958604)
+        (xy 90.345057 96.968677)
+        (xy 90.383816 96.965285)
+        (xy 90.39037 96.965)
+        (xy 93.124884 96.965)
+        (xy 93.168185 96.978718)
+        (xy 93.195688 97.014866)
+        (xy 93.19736 97.060257)
+        (xy 93.17259 97.09833)
+        (xy 93.051722 97.197523)
+        (xy 93.051716 97.197528)
+        (xy 93.048867 97.199867)
+        (xy 93.046528 97.202716)
+        (xy 93.046523 97.202722)
+        (xy 92.93212 97.342123)
+        (xy 92.932117 97.342127)
+        (xy 92.929776 97.34498)
+        (xy 92.928036 97.348233)
+        (xy 92.928034 97.348238)
+        (xy 92.843023 97.50728)
+        (xy 92.843018 97.507292)
+        (xy 92.841283 97.510538)
+        (xy 92.840212 97.514066)
+        (xy 92.840212 97.514068)
+        (xy 92.789984 97.679647)
+        (xy 92.786789 97.690179)
+        (xy 92.786427 97.693847)
+        (xy 92.786427 97.693851)
+        (xy 92.775302 97.806806)
+        (xy 92.768389 97.877)
+        (xy 92.768751 97.880676)
+        (xy 92.786099 98.056821)
+        (xy 92.786789 98.063821)
+        (xy 92.841283 98.243462)
+        (xy 92.843019 98.246711)
+        (xy 92.843023 98.246719)
+        (xy 92.886029 98.327176)
+        (xy 92.929776 98.40902)
+        (xy 92.93212 98.411876)
+        (xy 93.008348 98.504761)
+        (xy 93.048867 98.554133)
+        (xy 93.19398 98.673224)
+        (xy 93.276759 98.71747)
+        (xy 93.35628 98.759976)
+        (xy 93.356283 98.759977)
+        (xy 93.359538 98.761717)
+        (xy 93.539179 98.816211)
+        (xy 93.726 98.834611)
+        (xy 93.912821 98.816211)
+        (xy 94.092462 98.761717)
+        (xy 94.094632 98.760556)
+        (xy 94.137668 98.756314)
+        (xy 94.176176 98.776896)
+        (xy 94.798995 99.399715)
+        (xy 94.803427 99.404551)
+        (xy 94.815877 99.419389)
+        (xy 94.82844 99.43436)
+        (xy 94.862134 99.453813)
+        (xy 94.867658 99.457332)
+        (xy 94.899534 99.479652)
+        (xy 94.905886 99.481353)
+        (xy 94.911852 99.484136)
+        (xy 94.911848 99.484144)
+        (xy 94.913678 99.484902)
+        (xy 94.913682 99.484893)
+        (xy 94.919861 99.487142)
+        (xy 94.92556 99.490432)
+        (xy 94.963882 99.497188)
+        (xy 94.970275 99.498606)
+        (xy 95.007857 99.508677)
+        (xy 95.04662 99.505286)
+        (xy 95.053174 99.505)
+        (xy 95.576144 99.505)
+        (xy 95.619445 99.518718)
+        (xy 95.646948 99.554866)
+        (xy 95.64862 99.600257)
+        (xy 95.62385 99.63833)
+        (xy 95.551722 99.697523)
+        (xy 95.551716 99.697528)
+        (xy 95.548867 99.699867)
+        (xy 95.546528 99.702716)
+        (xy 95.546523 99.702722)
+        (xy 95.43212 99.842123)
+        (xy 95.432117 99.842127)
+        (xy 95.429776 99.84498)
+        (xy 95.428036 99.848233)
+        (xy 95.428034 99.848238)
+        (xy 95.343023 100.00728)
+        (xy 95.343018 100.007292)
+        (xy 95.341283 100.010538)
+        (xy 95.340212 100.014066)
+        (xy 95.340212 100.014068)
+        (xy 95.289984 100.179647)
+        (xy 95.286789 100.190179)
+        (xy 95.286427 100.193847)
+        (xy 95.286427 100.193851)
+        (xy 95.271446 100.345962)
+        (xy 95.268389 100.377)
+        (xy 95.268751 100.380676)
+        (xy 95.286099 100.556821)
+        (xy 95.286789 100.563821)
+        (xy 95.341283 100.743462)
+        (xy 95.343019 100.746711)
+        (xy 95.343023 100.746719)
+        (xy 95.411901 100.875579)
+        (xy 95.429776 100.90902)
+        (xy 95.548867 101.054133)
+        (xy 95.69398 101.173224)
+        (xy 95.776759 101.21747)
+        (xy 95.85628 101.259976)
+        (xy 95.856283 101.259977)
+        (xy 95.859538 101.261717)
+        (xy 96.039179 101.316211)
+        (xy 96.226 101.334611)
+        (xy 96.412821 101.316211)
+        (xy 96.592462 101.261717)
+        (xy 96.75802 101.173224)
+        (xy 96.903133 101.054133)
+        (xy 97.022224 100.90902)
+        (xy 97.110717 100.743462)
+        (xy 97.165211 100.563821)
+        (xy 97.183611 100.377)
+        (xy 97.182922 100.37)
+        (xy 97.848389 100.37)
+        (xy 97.848751 100.373676)
+        (xy 97.865864 100.547436)
+        (xy 97.866789 100.556821)
+        (xy 97.867859 100.56035)
+        (xy 97.86786 100.560352)
+        (xy 97.894036 100.646641)
+        (xy 97.921283 100.736462)
+        (xy 97.923019 100.739711)
+        (xy 97.923023 100.739719)
+        (xy 97.982457 100.85091)
+        (xy 98.009776 100.90202)
+        (xy 98.128867 101.047133)
+        (xy 98.27398 101.166224)
+        (xy 98.356759 101.21047)
+        (xy 98.43628 101.252976)
+        (xy 98.436283 101.252977)
+        (xy 98.439538 101.254717)
+        (xy 98.619179 101.309211)
+        (xy 98.806 101.327611)
+        (xy 98.992821 101.309211)
+        (xy 99.172462 101.254717)
+        (xy 99.33802 101.166224)
+        (xy 99.483133 101.047133)
+        (xy 99.602224 100.90202)
+        (xy 99.690717 100.736462)
+        (xy 99.745211 100.556821)
+        (xy 99.763611 100.37)
+        (xy 100.348389 100.37)
+        (xy 100.348751 100.373676)
+        (xy 100.365864 100.547436)
+        (xy 100.366789 100.556821)
+        (xy 100.367859 100.56035)
+        (xy 100.36786 100.560352)
+        (xy 100.394036 100.646641)
+        (xy 100.421283 100.736462)
+        (xy 100.423019 100.739711)
+        (xy 100.423023 100.739719)
+        (xy 100.482457 100.85091)
+        (xy 100.509776 100.90202)
+        (xy 100.628867 101.047133)
+        (xy 100.77398 101.166224)
+        (xy 100.856759 101.21047)
+        (xy 100.93628 101.252976)
+        (xy 100.936283 101.252977)
+        (xy 100.939538 101.254717)
+        (xy 101.119179 101.309211)
+        (xy 101.306 101.327611)
+        (xy 101.492821 101.309211)
+        (xy 101.672462 101.254717)
+        (xy 101.83802 101.166224)
+        (xy 101.983133 101.047133)
+        (xy 102.102224 100.90202)
+        (xy 102.190717 100.736462)
+        (xy 102.245211 100.556821)
+        (xy 102.263611 100.37)
+        (xy 102.245211 100.183179)
+        (xy 102.190717 100.003538)
+        (xy 102.183662 99.99034)
+        (xy 102.133536 99.89656)
+        (xy 102.102224 99.83798)
+        (xy 101.983133 99.692867)
+        (xy 101.972283 99.683963)
+        (xy 101.849406 99.58312)
+        (xy 101.83802 99.573776)
+        (xy 101.802642 99.554866)
+        (xy 101.675719 99.487023)
+        (xy 101.675711 99.487019)
+        (xy 101.672462 99.485283)
+        (xy 101.568707 99.453809)
+        (xy 101.496352 99.43186)
+        (xy 101.49635 99.431859)
+        (xy 101.492821 99.430789)
+        (xy 101.48915 99.430427)
+        (xy 101.489148 99.430427)
+        (xy 101.309676 99.412751)
+        (xy 101.306 99.412389)
+        (xy 101.302324 99.412751)
+        (xy 101.122851 99.430427)
+        (xy 101.122847 99.430427)
+        (xy 101.119179 99.430789)
+        (xy 101.115651 99.431859)
+        (xy 101.115647 99.43186)
+        (xy 100.943068 99.484212)
+        (xy 100.943066 99.484212)
+        (xy 100.939538 99.485283)
+        (xy 100.936292 99.487018)
+        (xy 100.93628 99.487023)
+        (xy 100.777238 99.572034)
+        (xy 100.777233 99.572036)
+        (xy 100.77398 99.573776)
+        (xy 100.771127 99.576117)
+        (xy 100.771123 99.57612)
+        (xy 100.631722 99.690523)
+        (xy 100.631716 99.690528)
+        (xy 100.628867 99.692867)
+        (xy 100.626528 99.695716)
+        (xy 100.626523 99.695722)
+        (xy 100.51212 99.835123)
+        (xy 100.512117 99.835127)
+        (xy 100.509776 99.83798)
+        (xy 100.508036 99.841233)
+        (xy 100.508034 99.841238)
+        (xy 100.423023 100.00028)
+        (xy 100.423018 100.000292)
+        (xy 100.421283 100.003538)
+        (xy 100.420212 100.007066)
+        (xy 100.420212 100.007068)
+        (xy 100.374257 100.158561)
+        (xy 100.366789 100.183179)
+        (xy 100.366427 100.186847)
+        (xy 100.366427 100.186851)
+        (xy 100.350565 100.347908)
+        (xy 100.348389 100.37)
+        (xy 99.763611 100.37)
+        (xy 99.745211 100.183179)
+        (xy 99.690717 100.003538)
+        (xy 99.683662 99.99034)
+        (xy 99.633536 99.89656)
+        (xy 99.602224 99.83798)
+        (xy 99.483133 99.692867)
+        (xy 99.472283 99.683963)
+        (xy 99.349406 99.58312)
+        (xy 99.33802 99.573776)
+        (xy 99.302642 99.554866)
+        (xy 99.175719 99.487023)
+        (xy 99.175711 99.487019)
+        (xy 99.172462 99.485283)
+        (xy 99.068707 99.453809)
+        (xy 98.996352 99.43186)
+        (xy 98.99635 99.431859)
+        (xy 98.992821 99.430789)
+        (xy 98.98915 99.430427)
+        (xy 98.989148 99.430427)
+        (xy 98.809676 99.412751)
+        (xy 98.806 99.412389)
+        (xy 98.802324 99.412751)
+        (xy 98.622851 99.430427)
+        (xy 98.622847 99.430427)
+        (xy 98.619179 99.430789)
+        (xy 98.615651 99.431859)
+        (xy 98.615647 99.43186)
+        (xy 98.443068 99.484212)
+        (xy 98.443066 99.484212)
+        (xy 98.439538 99.485283)
+        (xy 98.436292 99.487018)
+        (xy 98.43628 99.487023)
+        (xy 98.277238 99.572034)
+        (xy 98.277233 99.572036)
+        (xy 98.27398 99.573776)
+        (xy 98.271127 99.576117)
+        (xy 98.271123 99.57612)
+        (xy 98.131722 99.690523)
+        (xy 98.131716 99.690528)
+        (xy 98.128867 99.692867)
+        (xy 98.126528 99.695716)
+        (xy 98.126523 99.695722)
+        (xy 98.01212 99.835123)
+        (xy 98.012117 99.835127)
+        (xy 98.009776 99.83798)
+        (xy 98.008036 99.841233)
+        (xy 98.008034 99.841238)
+        (xy 97.923023 100.00028)
+        (xy 97.923018 100.000292)
+        (xy 97.921283 100.003538)
+        (xy 97.920212 100.007066)
+        (xy 97.920212 100.007068)
+        (xy 97.874257 100.158561)
+        (xy 97.866789 100.183179)
+        (xy 97.866427 100.186847)
+        (xy 97.866427 100.186851)
+        (xy 97.850565 100.347908)
+        (xy 97.848389 100.37)
+        (xy 97.182922 100.37)
+        (xy 97.165211 100.190179)
+        (xy 97.110717 100.010538)
+        (xy 97.108862 100.007068)
+        (xy 97.04568 99.888863)
+        (xy 97.022224 99.84498)
+        (xy 96.903133 99.699867)
+        (xy 96.894603 99.692867)
+        (xy 96.82815 99.63833)
+        (xy 96.80338 99.600257)
+        (xy 96.805052 99.554866)
+        (xy 96.832555 99.518718)
+        (xy 96.875856 99.505)
+        (xy 97.47183 99.505)
+        (xy 97.478383 99.505285)
+        (xy 97.517143 99.508677)
+        (xy 97.554728 99.498605)
+        (xy 97.561121 99.497187)
+        (xy 97.59944 99.490432)
+        (xy 97.60514 99.48714)
+        (xy 97.611321 99.484891)
+        (xy 97.611324 99.484901)
+        (xy 97.613151 99.484145)
+        (xy 97.613147 99.484136)
+        (xy 97.61911 99.481354)
+        (xy 97.625466 99.479652)
+        (xy 97.65736 99.457319)
+        (xy 97.662853 99.45382)
+        (xy 97.69656 99.43436)
+        (xy 97.721583 99.404537)
+        (xy 97.725994 99.399724)
+        (xy 98.355824 98.769894)
+        (xy 98.394327 98.749315)
+        (xy 98.437362 98.753554)
+        (xy 98.439538 98.754717)
+        (xy 98.619179 98.809211)
+        (xy 98.806 98.827611)
+        (xy 98.992821 98.809211)
+        (xy 99.172462 98.754717)
+        (xy 99.33802 98.666224)
+        (xy 99.483133 98.547133)
+        (xy 99.602224 98.40202)
+        (xy 99.690717 98.236462)
+        (xy 99.745211 98.056821)
+        (xy 99.763611 97.87)
+        (xy 100.348389 97.87)
+        (xy 100.348751 97.873676)
+        (xy 100.360368 97.991633)
+        (xy 100.366789 98.056821)
+        (xy 100.367859 98.06035)
+        (xy 100.36786 98.060352)
+        (xy 100.394035 98.146641)
+        (xy 100.421283 98.236462)
+        (xy 100.423019 98.239711)
+        (xy 100.423023 98.239719)
+        (xy 100.505528 98.394072)
+        (xy 100.509776 98.40202)
+        (xy 100.628867 98.547133)
+        (xy 100.77398 98.666224)
+        (xy 100.856758 98.71047)
+        (xy 100.93628 98.752976)
+        (xy 100.936283 98.752977)
+        (xy 100.939538 98.754717)
+        (xy 101.119179 98.809211)
+        (xy 101.306 98.827611)
+        (xy 101.492821 98.809211)
+        (xy 101.672462 98.754717)
+        (xy 101.83802 98.666224)
+        (xy 101.983133 98.547133)
+        (xy 102.102224 98.40202)
+        (xy 102.190717 98.236462)
+        (xy 102.245211 98.056821)
+        (xy 102.263611 97.87)
+        (xy 102.245211 97.683179)
+        (xy 102.190717 97.503538)
+        (xy 102.102224 97.33798)
+        (xy 101.983133 97.192867)
+        (xy 101.83802 97.073776)
+        (xy 101.812728 97.060257)
+        (xy 101.675719 96.987023)
+        (xy 101.675711 96.987019)
+        (xy 101.672462 96.985283)
+        (xy 101.539342 96.944901)
+        (xy 101.496352 96.93186)
+        (xy 101.49635 96.931859)
+        (xy 101.492821 96.930789)
+        (xy 101.48915 96.930427)
+        (xy 101.489148 96.930427)
+        (xy 101.309676 96.912751)
+        (xy 101.306 96.912389)
+        (xy 101.302324 96.912751)
+        (xy 101.122851 96.930427)
+        (xy 101.122847 96.930427)
+        (xy 101.119179 96.930789)
+        (xy 101.115651 96.931859)
+        (xy 101.115647 96.93186)
+        (xy 100.943068 96.984212)
+        (xy 100.943066 96.984212)
+        (xy 100.939538 96.985283)
+        (xy 100.936292 96.987018)
+        (xy 100.93628 96.987023)
+        (xy 100.777238 97.072034)
+        (xy 100.777233 97.072036)
+        (xy 100.77398 97.073776)
+        (xy 100.771127 97.076117)
+        (xy 100.771123 97.07612)
+        (xy 100.631722 97.190523)
+        (xy 100.631716 97.190528)
+        (xy 100.628867 97.192867)
+        (xy 100.626528 97.195716)
+        (xy 100.626523 97.195722)
+        (xy 100.51212 97.335123)
+        (xy 100.512117 97.335127)
+        (xy 100.509776 97.33798)
+        (xy 100.508036 97.341233)
+        (xy 100.508034 97.341238)
+        (xy 100.423023 97.50028)
+        (xy 100.423018 97.500292)
+        (xy 100.421283 97.503538)
+        (xy 100.420212 97.507066)
+        (xy 100.420212 97.507068)
+        (xy 100.370242 97.671797)
+        (xy 100.366789 97.683179)
+        (xy 100.366427 97.686847)
+        (xy 100.366427 97.686851)
+        (xy 100.348751 97.866324)
+        (xy 100.348389 97.87)
+        (xy 99.763611 97.87)
+        (xy 99.745211 97.683179)
+        (xy 99.690717 97.503538)
+        (xy 99.602224 97.33798)
+        (xy 99.483133 97.192867)
+        (xy 99.367938 97.098329)
+        (xy 99.343169 97.060257)
+        (xy 99.344841 97.014866)
+        (xy 99.372344 96.978718)
+        (xy 99.415645 96.965)
+        (xy 99.42383 96.965)
+        (xy 99.430383 96.965285)
+        (xy 99.469143 96.968677)
+        (xy 99.506728 96.958605)
+        (xy 99.513121 96.957187)
+        (xy 99.55144 96.950432)
+        (xy 99.55714 96.94714)
+        (xy 99.563321 96.944891)
+        (xy 99.563324 96.944901)
+        (xy 99.565151 96.944145)
+        (xy 99.565147 96.944136)
+        (xy 99.57111 96.941354)
+        (xy 99.577466 96.939652)
+        (xy 99.60936 96.917319)
+        (xy 99.614853 96.91382)
+        (xy 99.64856 96.89436)
+        (xy 99.673583 96.864537)
+        (xy 99.677994 96.859724)
+        (xy 100.288724 96.248994)
+        (xy 100.293537 96.244583)
+        (xy 100.32336 96.21956)
+        (xy 100.34282 96.185853)
+        (xy 100.346319 96.18036)
+        (xy 100.368652 96.148466)
+        (xy 100.370354 96.14211)
+        (xy 100.373136 96.136147)
+        (xy 100.373145 96.136151)
+        (xy 100.373901 96.134324)
+        (xy 100.373891 96.134321)
+        (xy 100.37614 96.12814)
+        (xy 100.379432 96.12244)
+        (xy 100.386187 96.084121)
+        (xy 100.387605 96.077728)
+        (xy 100.397677 96.040143)
+        (xy 100.394286 96.001379)
+        (xy 100.394 95.994826)
+        (xy 100.394 95.971116)
+        (xy 100.407718 95.927815)
+        (xy 100.443866 95.900312)
+        (xy 100.489257 95.89864)
+        (xy 100.52733 95.92341)
+        (xy 100.582905 95.991128)
+        (xy 100.628867 96.047133)
+        (xy 100.77398 96.166224)
+        (xy 100.840912 96.202)
+        (xy 100.93628 96.252976)
+        (xy 100.936283 96.252977)
+        (xy 100.939538 96.254717)
+        (xy 101.119179 96.309211)
+        (xy 101.306 96.327611)
+        (xy 101.492821 96.309211)
+        (xy 101.672462 96.254717)
+        (xy 101.83802 96.166224)
+        (xy 101.983133 96.047133)
+        (xy 102.102224 95.90202)
+        (xy 102.190717 95.736462)
+        (xy 102.245211 95.556821)
+        (xy 102.263611 95.37)
+        (xy 102.245211 95.183179)
+        (xy 102.190717 95.003538)
+        (xy 102.178363 94.980426)
+        (xy 102.128246 94.886663)
+        (xy 102.102224 94.83798)
+        (xy 101.983133 94.692867)
+        (xy 101.83802 94.573776)
+        (xy 101.820071 94.564182)
+        (xy 101.675719 94.487023)
+        (xy 101.675711 94.487019)
+        (xy 101.672462 94.485283)
+        (xy 101.582641 94.458036)
+        (xy 101.496352 94.43186)
+        (xy 101.49635 94.431859)
+        (xy 101.492821 94.430789)
+        (xy 101.48915 94.430427)
+        (xy 101.489148 94.430427)
+        (xy 101.309676 94.412751)
+        (xy 101.306 94.412389)
+        (xy 101.302324 94.412751)
+        (xy 101.122851 94.430427)
+        (xy 101.122847 94.430427)
+        (xy 101.119179 94.430789)
+        (xy 101.115651 94.431859)
+        (xy 101.115647 94.43186)
+        (xy 100.943068 94.484212)
+        (xy 100.943066 94.484212)
+        (xy 100.939538 94.485283)
+        (xy 100.936292 94.487018)
+        (xy 100.93628 94.487023)
+        (xy 100.777238 94.572034)
+        (xy 100.777233 94.572036)
+        (xy 100.77398 94.573776)
+        (xy 100.771127 94.576117)
+        (xy 100.771123 94.57612)
+        (xy 100.631722 94.690523)
+        (xy 100.631716 94.690528)
+        (xy 100.628867 94.692867)
+        (xy 100.626528 94.695716)
+        (xy 100.626523 94.695722)
+        (xy 100.52733 94.81659)
+        (xy 100.489257 94.84136)
+        (xy 100.443866 94.839688)
+        (xy 100.407718 94.812185)
+        (xy 100.394 94.768884)
+        (xy 100.394 94.525163)
+        (xy 100.398741 94.498883)
+        (xy 100.412368 94.475917)
+        (xy 100.445406 94.437789)
+        (xy 100.497382 94.377806)
+        (xy 100.556608 94.248119)
+        (xy 100.576898 94.107)
+        (xy 100.556608 93.965881)
+        (xy 100.497382 93.836194)
+        (xy 100.490635 93.828408)
+        (xy 100.456488 93.789)
+        (xy 100.404018 93.728447)
+        (xy 100.399496 93.725541)
+        (xy 100.399494 93.725539)
+        (xy 100.288602 93.654272)
+        (xy 100.288599 93.65427)
+        (xy 100.284081 93.651367)
+        (xy 100.278925 93.649853)
+        (xy 100.278923 93.649852)
+        (xy 100.152447 93.612715)
+        (xy 100.152442 93.612714)
+        (xy 100.147285 93.6112)
+        (xy 100.004715 93.6112)
+        (xy 99.999558 93.612714)
+        (xy 99.999552 93.612715)
+        (xy 99.873076 93.649852)
+        (xy 99.873071 93.649854)
+        (xy 99.867919 93.651367)
+        (xy 99.863403 93.654269)
+        (xy 99.863397 93.654272)
+        (xy 99.752505 93.725539)
+        (xy 99.752499 93.725543)
+        (xy 99.747982 93.728447)
+        (xy 99.744461 93.732509)
+        (xy 99.74446 93.732511)
+        (xy 99.65814 93.832128)
+        (xy 99.658136 93.832133)
+        (xy 99.654618 93.836194)
+        (xy 99.652385 93.841082)
+        (xy 99.652382 93.841088)
+        (xy 99.597626 93.960987)
+        (xy 99.597624 93.960993)
+        (xy 99.595392 93.965881)
+        (xy 99.594627 93.971195)
+        (xy 99.594626 93.971202)
+        (xy 99.576515 94.097174)
+        (xy 99.575102 94.107)
+        (xy 99.575867 94.112321)
+        (xy 99.594626 94.242797)
+        (xy 99.594627 94.242802)
+        (xy 99.595392 94.248119)
+        (xy 99.597624 94.253008)
+        (xy 99.597626 94.253012)
+        (xy 99.652382 94.372911)
+        (xy 99.652383 94.372913)
+        (xy 99.654618 94.377806)
+        (xy 99.658138 94.381869)
+        (xy 99.65814 94.381871)
+        (xy 99.739632 94.475917)
+        (xy 99.753259 94.498883)
+        (xy 99.758 94.525163)
+        (xy 99.758 94.829202)
+        (xy 99.742084 94.875467)
+        (xy 99.701072 94.902148)
+        (xy 99.652326 94.897951)
+        (xy 99.61648 94.864651)
+        (xy 99.612562 94.857321)
+        (xy 99.602224 94.83798)
+        (xy 99.483133 94.692867)
+        (xy 99.33802 94.573776)
+        (xy 99.320071 94.564182)
+        (xy 99.175719 94.487023)
+        (xy 99.175711 94.487019)
+        (xy 99.172462 94.485283)
+        (xy 99.082641 94.458036)
+        (xy 98.996352 94.43186)
+        (xy 98.99635 94.431859)
+        (xy 98.992821 94.430789)
+        (xy 98.98915 94.430427)
+        (xy 98.989148 94.430427)
+        (xy 98.809676 94.412751)
+        (xy 98.806 94.412389)
+        (xy 98.802324 94.412751)
+        (xy 98.622851 94.430427)
+        (xy 98.622847 94.430427)
+        (xy 98.619179 94.430789)
+        (xy 98.615651 94.431859)
+        (xy 98.615647 94.43186)
+        (xy 98.443068 94.484212)
+        (xy 98.443066 94.484212)
+        (xy 98.439538 94.485283)
+        (xy 98.436292 94.487018)
+        (xy 98.43628 94.487023)
+        (xy 98.277238 94.572034)
+        (xy 98.277233 94.572036)
+        (xy 98.27398 94.573776)
+        (xy 98.271127 94.576117)
+        (xy 98.271123 94.57612)
+        (xy 98.131722 94.690523)
+        (xy 98.131716 94.690528)
+        (xy 98.128867 94.692867)
+        (xy 98.126528 94.695716)
+        (xy 98.126523 94.695722)
+        (xy 98.01212 94.835123)
+        (xy 98.012117 94.835127)
+        (xy 98.009776 94.83798)
+        (xy 98.008036 94.841233)
+        (xy 98.008034 94.841238)
+        (xy 97.923023 95.00028)
+        (xy 97.923018 95.000292)
+        (xy 97.921283 95.003538)
+        (xy 97.920212 95.007066)
+        (xy 97.920212 95.007068)
+        (xy 97.868167 95.178637)
+        (xy 97.866789 95.183179)
+        (xy 97.866427 95.186847)
+        (xy 97.866427 95.186851)
+        (xy 97.850279 95.350811)
+        (xy 97.848389 95.37)
+        (xy 97.848751 95.373676)
+        (xy 97.864898 95.537627)
+        (xy 97.866789 95.556821)
+        (xy 97.867859 95.56035)
+        (xy 97.86786 95.560352)
+        (xy 97.875188 95.584508)
+        (xy 97.921283 95.736462)
+        (xy 97.923019 95.739711)
+        (xy 97.923023 95.739719)
+        (xy 98.004159 95.891511)
+        (xy 98.009776 95.90202)
+        (xy 98.128867 96.047133)
+        (xy 98.27398 96.166224)
+        (xy 98.305416 96.183027)
+        (xy 98.313747 96.18748)
+        (xy 98.347047 96.223326)
+        (xy 98.351244 96.272072)
+        (xy 98.324563 96.313084)
+        (xy 98.278298 96.329)
+        (xy 96.766798 96.329)
+        (xy 96.720533 96.313084)
+        (xy 96.693852 96.272072)
+        (xy 96.698049 96.223326)
+        (xy 96.731349 96.18748)
+        (xy 96.739672 96.183031)
+        (xy 96.75802 96.173224)
+        (xy 96.903133 96.054133)
+        (xy 97.022224 95.90902)
+        (xy 97.110717 95.743462)
+        (xy 97.165211 95.563821)
+        (xy 97.183611 95.377)
+        (xy 97.182921 95.369999)
+        (xy 97.177418 95.314119)
+        (xy 97.165211 95.190179)
+        (xy 97.110717 95.010538)
+        (xy 97.109554 95.008362)
+        (xy 97.105315 94.965327)
+        (xy 97.125894 94.926824)
+        (xy 97.697924 94.354794)
+        (xy 97.702737 94.350383)
+        (xy 97.73256 94.32536)
+        (xy 97.75202 94.291653)
+        (xy 97.755519 94.28616)
+        (xy 97.777852 94.254266)
+        (xy 97.779554 94.24791)
+        (xy 97.782336 94.241947)
+        (xy 97.782345 94.241951)
+        (xy 97.783101 94.240124)
+        (xy 97.783091 94.240121)
+        (xy 97.78534 94.23394)
+        (xy 97.788632 94.22824)
+        (xy 97.795387 94.189921)
+        (xy 97.796805 94.183528)
+        (xy 97.806877 94.145943)
+        (xy 97.803486 94.107179)
+        (xy 97.8032 94.100626)
+        (xy 97.8032 93.315758)
+        (xy 97.819116 93.269493)
+        (xy 97.860128 93.242812)
+        (xy 97.908874 93.247009)
+        (xy 97.944719 93.280308)
+        (xy 98.009776 93.40202)
+        (xy 98.039893 93.438718)
+        (xy 98.122814 93.539758)
+        (xy 98.128867 93.547133)
+        (xy 98.27398 93.666224)
+        (xy 98.342966 93.703098)
+        (xy 98.43628 93.752976)
+        (xy 98.436283 93.752977)
+        (xy 98.439538 93.754717)
+        (xy 98.619179 93.809211)
+        (xy 98.806 93.827611)
+        (xy 98.992821 93.809211)
+        (xy 99.172462 93.754717)
+        (xy 99.33802 93.666224)
+        (xy 99.483133 93.547133)
+        (xy 99.602224 93.40202)
+        (xy 99.690717 93.236462)
+        (xy 99.745211 93.056821)
+        (xy 99.763611 92.87)
+        (xy 100.348389 92.87)
+        (xy 100.348751 92.873676)
+        (xy 100.365585 93.044603)
+        (xy 100.366789 93.056821)
+        (xy 100.367859 93.06035)
+        (xy 100.36786 93.060352)
+        (xy 100.370826 93.070128)
+        (xy 100.421283 93.236462)
+        (xy 100.423019 93.239711)
+        (xy 100.423023 93.239719)
+        (xy 100.50428 93.391737)
+        (xy 100.509776 93.40202)
+        (xy 100.539893 93.438718)
+        (xy 100.622814 93.539758)
+        (xy 100.628867 93.547133)
+        (xy 100.77398 93.666224)
+        (xy 100.842966 93.703098)
+        (xy 100.93628 93.752976)
+        (xy 100.936283 93.752977)
+        (xy 100.939538 93.754717)
+        (xy 101.119179 93.809211)
+        (xy 101.306 93.827611)
+        (xy 101.492821 93.809211)
+        (xy 101.672462 93.754717)
+        (xy 101.83802 93.666224)
+        (xy 101.983133 93.547133)
+        (xy 102.102224 93.40202)
+        (xy 102.190717 93.236462)
+        (xy 102.245211 93.056821)
+        (xy 102.263611 92.87)
+        (xy 102.245211 92.683179)
+        (xy 102.190717 92.503538)
+        (xy 102.185079 92.492991)
+        (xy 102.129465 92.388944)
+        (xy 102.102224 92.33798)
+        (xy 101.983133 92.192867)
+        (xy 101.83802 92.073776)
+        (xy 101.834761 92.072034)
+        (xy 101.675719 91.987023)
+        (xy 101.675711 91.987019)
+        (xy 101.672462 91.985283)
+        (xy 101.582641 91.958035)
+        (xy 101.496352 91.93186)
+        (xy 101.49635 91.931859)
+        (xy 101.492821 91.930789)
+        (xy 101.48915 91.930427)
+        (xy 101.489148 91.930427)
+        (xy 101.309676 91.912751)
+        (xy 101.306 91.912389)
+        (xy 101.302324 91.912751)
+        (xy 101.122851 91.930427)
+        (xy 101.122847 91.930427)
+        (xy 101.119179 91.930789)
+        (xy 101.115651 91.931859)
+        (xy 101.115647 91.93186)
+        (xy 100.943068 91.984212)
+        (xy 100.943066 91.984212)
+        (xy 100.939538 91.985283)
+        (xy 100.936292 91.987018)
+        (xy 100.93628 91.987023)
+        (xy 100.777238 92.072034)
+        (xy 100.777233 92.072036)
+        (xy 100.77398 92.073776)
+        (xy 100.771127 92.076117)
+        (xy 100.771123 92.07612)
+        (xy 100.631722 92.190523)
+        (xy 100.631716 92.190528)
+        (xy 100.628867 92.192867)
+        (xy 100.626528 92.195716)
+        (xy 100.626523 92.195722)
+        (xy 100.51212 92.335123)
+        (xy 100.512117 92.335127)
+        (xy 100.509776 92.33798)
+        (xy 100.508036 92.341233)
+        (xy 100.508034 92.341238)
+        (xy 100.423023 92.50028)
+        (xy 100.423018 92.500292)
+        (xy 100.421283 92.503538)
+        (xy 100.420212 92.507066)
+        (xy 100.420212 92.507068)
+        (xy 100.372884 92.663087)
+        (xy 100.366789 92.683179)
+        (xy 100.366427 92.686847)
+        (xy 100.366427 92.686851)
+        (xy 100.353512 92.817987)
+        (xy 100.348389 92.87)
+        (xy 99.763611 92.87)
+        (xy 99.745211 92.683179)
+        (xy 99.690717 92.503538)
+        (xy 99.685079 92.492991)
+        (xy 99.629465 92.388944)
+        (xy 99.602224 92.33798)
+        (xy 99.483133 92.192867)
+        (xy 99.33802 92.073776)
+        (xy 99.334761 92.072034)
+        (xy 99.175719 91.987023)
+        (xy 99.175711 91.987019)
+        (xy 99.172462 91.985283)
+        (xy 99.082641 91.958035)
+        (xy 98.996352 91.93186)
+        (xy 98.99635 91.931859)
+        (xy 98.992821 91.930789)
+        (xy 98.98915 91.930427)
+        (xy 98.989148 91.930427)
+        (xy 98.809676 91.912751)
+        (xy 98.806 91.912389)
+        (xy 98.802324 91.912751)
+        (xy 98.622851 91.930427)
+        (xy 98.622847 91.930427)
+        (xy 98.619179 91.930789)
+        (xy 98.615651 91.931859)
+        (xy 98.615647 91.93186)
+        (xy 98.443068 91.984212)
+        (xy 98.443066 91.984212)
+        (xy 98.439538 91.985283)
+        (xy 98.436292 91.987018)
+        (xy 98.43628 91.987023)
+        (xy 98.277238 92.072034)
+        (xy 98.277233 92.072036)
+        (xy 98.27398 92.073776)
+        (xy 98.271127 92.076117)
+        (xy 98.271123 92.07612)
+        (xy 98.131722 92.190523)
+        (xy 98.131716 92.190528)
+        (xy 98.128867 92.192867)
+        (xy 98.126528 92.195716)
+        (xy 98.126523 92.195722)
+        (xy 98.01212 92.335123)
+        (xy 98.012117 92.335127)
+        (xy 98.009776 92.33798)
+        (xy 98.008036 92.341233)
+        (xy 98.008034 92.341238)
+        (xy 97.94472 92.459691)
+        (xy 97.908874 92.492991)
+        (xy 97.860128 92.497188)
+        (xy 97.819116 92.470507)
+        (xy 97.8032 92.424242)
+        (xy 97.8032 90.815758)
+        (xy 97.819116 90.769493)
+        (xy 97.860128 90.742812)
+        (xy 97.908874 90.747009)
+        (xy 97.944719 90.780308)
+        (xy 98.009776 90.90202)
+        (xy 98.128867 91.047133)
+        (xy 98.27398 91.166224)
+        (xy 98.320933 91.191321)
+        (xy 98.43628 91.252976)
+        (xy 98.436283 91.252977)
+        (xy 98.439538 91.254717)
+        (xy 98.619179 91.309211)
+        (xy 98.789781 91.326013)
+        (xy 98.801004 91.327119)
+        (xy 98.806 91.327611)
+        (xy 98.810996 91.327119)
+        (xy 98.820679 91.326165)
+        (xy 98.992821 91.309211)
+        (xy 99.172462 91.254717)
+        (xy 99.33802 91.166224)
+        (xy 99.483133 91.047133)
+        (xy 99.602224 90.90202)
+        (xy 99.690717 90.736462)
+        (xy 99.745211 90.556821)
+        (xy 99.763611 90.37)
+        (xy 100.348389 90.37)
+        (xy 100.348751 90.373676)
+        (xy 100.361543 90.503563)
+        (xy 100.366789 90.556821)
+        (xy 100.367859 90.56035)
+        (xy 100.36786 90.560352)
+        (xy 100.37079 90.570012)
+        (xy 100.421283 90.736462)
+        (xy 100.423019 90.739711)
+        (xy 100.423023 90.739719)
+        (xy 100.503738 90.890724)
+        (xy 100.509776 90.90202)
+        (xy 100.628867 91.047133)
+        (xy 100.77398 91.166224)
+        (xy 100.820933 91.191321)
+        (xy 100.93628 91.252976)
+        (xy 100.936283 91.252977)
+        (xy 100.939538 91.254717)
+        (xy 101.119179 91.309211)
+        (xy 101.289781 91.326013)
+        (xy 101.301004 91.327119)
+        (xy 101.306 91.327611)
+        (xy 101.310996 91.327119)
+        (xy 101.320679 91.326165)
+        (xy 101.492821 91.309211)
+        (xy 101.672462 91.254717)
+        (xy 101.83802 91.166224)
+        (xy 101.983133 91.047133)
+        (xy 102.102224 90.90202)
+        (xy 102.190717 90.736462)
+        (xy 102.245211 90.556821)
+        (xy 102.263611 90.37)
+        (xy 102.245211 90.183179)
+        (xy 102.190717 90.003538)
+        (xy 102.181195 89.985724)
+        (xy 102.13003 89.890002)
+        (xy 102.102224 89.83798)
+        (xy 101.983133 89.692867)
+        (xy 101.967671 89.680178)
+        (xy 101.897058 89.622227)
+        (xy 101.83802 89.573776)
+        (xy 101.807271 89.55734)
+        (xy 101.675719 89.487023)
+        (xy 101.675711 89.487019)
+        (xy 101.672462 89.485283)
+        (xy 101.559925 89.451145)
+        (xy 101.496352 89.43186)
+        (xy 101.49635 89.431859)
+        (xy 101.492821 89.430789)
+        (xy 101.48915 89.430427)
+        (xy 101.489148 89.430427)
+        (xy 101.309676 89.412751)
+        (xy 101.306 89.412389)
+        (xy 101.302324 89.412751)
+        (xy 101.122851 89.430427)
+        (xy 101.122847 89.430427)
+        (xy 101.119179 89.430789)
+        (xy 101.115651 89.431859)
+        (xy 101.115647 89.43186)
+        (xy 100.943068 89.484212)
+        (xy 100.943066 89.484212)
+        (xy 100.939538 89.485283)
+        (xy 100.936292 89.487018)
+        (xy 100.93628 89.487023)
+        (xy 100.777238 89.572034)
+        (xy 100.777233 89.572036)
+        (xy 100.77398 89.573776)
+        (xy 100.771127 89.576117)
+        (xy 100.771123 89.57612)
+        (xy 100.631722 89.690523)
+        (xy 100.631716 89.690528)
+        (xy 100.628867 89.692867)
+        (xy 100.626528 89.695716)
+        (xy 100.626523 89.695722)
+        (xy 100.51212 89.835123)
+        (xy 100.512117 89.835127)
+        (xy 100.509776 89.83798)
+        (xy 100.508036 89.841233)
+        (xy 100.508034 89.841238)
+        (xy 100.423023 90.00028)
+        (xy 100.423018 90.000292)
+        (xy 100.421283 90.003538)
+        (xy 100.420212 90.007066)
+        (xy 100.420212 90.007068)
+        (xy 100.373768 90.160174)
+        (xy 100.366789 90.183179)
+        (xy 100.366427 90.186847)
+        (xy 100.366427 90.186851)
+        (xy 100.354889 90.304)
+        (xy 100.348389 90.37)
+        (xy 99.763611 90.37)
+        (xy 99.745211 90.183179)
+        (xy 99.690717 90.003538)
+        (xy 99.681195 89.985724)
+        (xy 99.63003 89.890002)
+        (xy 99.602224 89.83798)
+        (xy 99.483133 89.692867)
+        (xy 99.473129 89.684657)
+        (xy 99.376469 89.60533)
+        (xy 99.351699 89.567257)
+        (xy 99.353371 89.521866)
+        (xy 99.380874 89.485718)
+        (xy 99.424175 89.472)
+        (xy 100.00483 89.472)
+        (xy 100.011383 89.472285)
+        (xy 100.050143 89.475677)
+        (xy 100.087728 89.465605)
+        (xy 100.094121 89.464187)
+        (xy 100.13244 89.457432)
+        (xy 100.13814 89.45414)
+        (xy 100.144321 89.451891)
+        (xy 100.144324 89.451901)
+        (xy 100.146151 89.451145)
+        (xy 100.146147 89.451136)
+        (xy 100.15211 89.448354)
+        (xy 100.158466 89.446652)
+        (xy 100.19036 89.424319)
+        (xy 100.195853 89.42082)
+        (xy 100.22956 89.40136)
+        (xy 100.254583 89.371537)
+        (xy 100.258994 89.366724)
+        (xy 100.855824 88.769894)
+        (xy 100.894327 88.749315)
+        (xy 100.937362 88.753554)
+        (xy 100.939538 88.754717)
+        (xy 101.119179 88.809211)
+        (xy 101.306 88.827611)
+        (xy 101.492821 88.809211)
+        (xy 101.672462 88.754717)
+        (xy 101.83802 88.666224)
+        (xy 101.983133 88.547133)
+        (xy 102.102224 88.40202)
+        (xy 102.190717 88.236462)
+        (xy 102.245211 88.056821)
+        (xy 102.263611 87.87)
+        (xy 102.245211 87.683179)
+        (xy 102.190717 87.503538)
+        (xy 102.184062 87.491088)
+        (xy 102.12554 87.381601)
+        (xy 102.102224 87.33798)
+        (xy 101.983133 87.192867)
+        (xy 101.958916 87.172993)
+        (xy 101.859457 87.091369)
+        (xy 101.83802 87.073776)
+        (xy 101.798113 87.052445)
+        (xy 101.675719 86.987023)
+        (xy 101.675711 86.987019)
+        (xy 101.672462 86.985283)
+        (xy 101.55977 86.951098)
+        (xy 101.496352 86.93186)
+        (xy 101.49635 86.931859)
+        (xy 101.492821 86.930789)
+        (xy 101.48915 86.930427)
+        (xy 101.489148 86.930427)
+        (xy 101.309676 86.912751)
+        (xy 101.306 86.912389)
+        (xy 101.302324 86.912751)
+        (xy 101.122851 86.930427)
+        (xy 101.122847 86.930427)
+        (xy 101.119179 86.930789)
+        (xy 101.115651 86.931859)
+        (xy 101.115647 86.93186)
+        (xy 100.943068 86.984212)
+        (xy 100.943066 86.984212)
+        (xy 100.939538 86.985283)
+        (xy 100.936292 86.987018)
+        (xy 100.93628 86.987023)
+        (xy 100.777238 87.072034)
+        (xy 100.777233 87.072036)
+        (xy 100.77398 87.073776)
+        (xy 100.771127 87.076117)
+        (xy 100.771123 87.07612)
+        (xy 100.631722 87.190523)
+        (xy 100.631716 87.190528)
+        (xy 100.628867 87.192867)
+        (xy 100.626528 87.195716)
+        (xy 100.626523 87.195722)
+        (xy 100.51212 87.335123)
+        (xy 100.512117 87.335127)
+        (xy 100.509776 87.33798)
+        (xy 100.508036 87.341233)
+        (xy 100.508034 87.341238)
+        (xy 100.423023 87.50028)
+        (xy 100.423018 87.500292)
+        (xy 100.421283 87.503538)
+        (xy 100.420212 87.507066)
+        (xy 100.420212 87.507068)
+        (xy 100.372456 87.664498)
+        (xy 100.366789 87.683179)
+        (xy 100.366427 87.686847)
+        (xy 100.366427 87.686851)
+        (xy 100.351179 87.84167)
+        (xy 100.348389 87.87)
+        (xy 100.348751 87.873676)
+        (xy 100.366055 88.049375)
+        (xy 100.366789 88.056821)
+        (xy 100.367859 88.06035)
+        (xy 100.36786 88.060352)
+        (xy 100.420211 88.232931)
+        (xy 100.421283 88.236462)
+        (xy 100.422446 88.238638)
+        (xy 100.426682 88.281676)
+        (xy 100.406102 88.320176)
+        (xy 99.912303 88.813976)
+        (xy 99.88791 88.830276)
+        (xy 99.859132 88.836)
+        (xy 99.320606 88.836)
+        (xy 99.274341 88.820084)
+        (xy 99.24766 88.779072)
+        (xy 99.251857 88.730326)
+        (xy 99.285157 88.69448)
+        (xy 99.306548 88.683046)
+        (xy 99.33802 88.666224)
+        (xy 99.483133 88.547133)
+        (xy 99.602224 88.40202)
+        (xy 99.690717 88.236462)
+        (xy 99.745211 88.056821)
+        (xy 99.763611 87.87)
+        (xy 99.745211 87.683179)
+        (xy 99.690717 87.503538)
+        (xy 99.684062 87.491088)
+        (xy 99.62554 87.381601)
+        (xy 99.602224 87.33798)
+        (xy 99.483133 87.192867)
+        (xy 99.458916 87.172993)
+        (xy 99.359457 87.091369)
+        (xy 99.33802 87.073776)
+        (xy 99.298113 87.052445)
+        (xy 99.175719 86.987023)
+        (xy 99.175711 86.987019)
+        (xy 99.172462 86.985283)
+        (xy 99.05977 86.951098)
+        (xy 98.996352 86.93186)
+        (xy 98.99635 86.931859)
+        (xy 98.992821 86.930789)
+        (xy 98.98915 86.930427)
+        (xy 98.989148 86.930427)
+        (xy 98.809676 86.912751)
+        (xy 98.806 86.912389)
+        (xy 98.802324 86.912751)
+        (xy 98.622851 86.930427)
+        (xy 98.622847 86.930427)
+        (xy 98.619179 86.930789)
+        (xy 98.615651 86.931859)
+        (xy 98.615647 86.93186)
+        (xy 98.443068 86.984212)
+        (xy 98.443066 86.984212)
+        (xy 98.439538 86.985283)
+        (xy 98.436292 86.987018)
+        (xy 98.43628 86.987023)
+        (xy 98.277238 87.072034)
+        (xy 98.277233 87.072036)
+        (xy 98.27398 87.073776)
+        (xy 98.271127 87.076117)
+        (xy 98.271123 87.07612)
+        (xy 98.131722 87.190523)
+        (xy 98.131716 87.190528)
+        (xy 98.128867 87.192867)
+        (xy 98.126528 87.195716)
+        (xy 98.126523 87.195722)
+        (xy 98.01212 87.335123)
+        (xy 98.012117 87.335127)
+        (xy 98.009776 87.33798)
+        (xy 98.008036 87.341233)
+        (xy 98.008034 87.341238)
+        (xy 97.923023 87.50028)
+        (xy 97.923018 87.500292)
+        (xy 97.921283 87.503538)
+        (xy 97.920212 87.507066)
+        (xy 97.920212 87.507068)
+        (xy 97.872456 87.664498)
+        (xy 97.866789 87.683179)
+        (xy 97.866427 87.686847)
+        (xy 97.866427 87.686851)
+        (xy 97.851179 87.84167)
+        (xy 97.848389 87.87)
+        (xy 97.848751 87.873676)
+        (xy 97.866055 88.049375)
+        (xy 97.866789 88.056821)
+        (xy 97.921283 88.236462)
+        (xy 97.923019 88.239711)
+        (xy 97.923023 88.239719)
+        (xy 98.000939 88.385488)
+        (xy 98.009776 88.40202)
+        (xy 98.128867 88.547133)
+        (xy 98.27398 88.666224)
+        (xy 98.289557 88.67455)
+        (xy 98.326843 88.69448)
+        (xy 98.360143 88.730326)
+        (xy 98.36434 88.779072)
+        (xy 98.337659 88.820084)
+        (xy 98.291394 88.836)
+        (xy 98.061174 88.836)
+        (xy 98.054621 88.835714)
+        (xy 98.02241 88.832896)
+        (xy 98.022408 88.832896)
+        (xy 98.015857 88.832323)
+        (xy 98.009507 88.834024)
+        (xy 98.009499 88.834025)
+        (xy 97.978266 88.842394)
+        (xy 97.971865 88.843813)
+        (xy 97.940037 88.849425)
+        (xy 97.940032 88.849426)
+        (xy 97.93356 88.850568)
+        (xy 97.927866 88.853854)
+        (xy 97.921681 88.856106)
+        (xy 97.921678 88.856099)
+        (xy 97.919842 88.85686)
+        (xy 97.919846 88.856867)
+        (xy 97.913888 88.859644)
+        (xy 97.907534 88.861348)
+        (xy 97.902147 88.865119)
+        (xy 97.902142 88.865122)
+        (xy 97.875655 88.883667)
+        (xy 97.870128 88.887189)
+        (xy 97.842133 88.903352)
+        (xy 97.842129 88.903355)
+        (xy 97.83644 88.90664)
+        (xy 97.832215 88.911673)
+        (xy 97.832211 88.911678)
+        (xy 97.811421 88.936454)
+        (xy 97.80699 88.941288)
+        (xy 97.272488 89.47579)
+        (xy 97.267654 89.480221)
+        (xy 97.242878 89.501011)
+        (xy 97.242873 89.501015)
+        (xy 97.23784 89.50524)
+        (xy 97.234555 89.510929)
+        (xy 97.234552 89.510933)
+        (xy 97.218389 89.538928)
+        (xy 97.214867 89.544455)
+        (xy 97.196322 89.570942)
+        (xy 97.196319 89.570947)
+        (xy 97.192548 89.576334)
+        (xy 97.190844 89.582688)
+        (xy 97.188067 89.588646)
+        (xy 97.18806 89.588642)
+        (xy 97.187299 89.590478)
+        (xy 97.187306 89.590481)
+        (xy 97.185054 89.596666)
+        (xy 97.181768 89.60236)
+        (xy 97.180626 89.608832)
+        (xy 97.180625 89.608837)
+        (xy 97.175013 89.640665)
+        (xy 97.173594 89.647066)
+        (xy 97.165225 89.678299)
+        (xy 97.165224 89.678307)
+        (xy 97.163523 89.684657)
+        (xy 97.164096 89.691208)
+        (xy 97.164096 89.69121)
+        (xy 97.166914 89.723416)
+        (xy 97.1672 89.72997)
+        (xy 97.1672 89.817056)
+        (xy 97.151284 89.863322)
+        (xy 97.110272 89.890002)
+        (xy 97.061525 89.885804)
+        (xy 97.025679 89.852505)
+        (xy 97.023545 89.848513)
+        (xy 97.019461 89.842401)
+        (xy 96.990412 89.807004)
+        (xy 96.983569 89.802268)
+        (xy 96.976289 89.806314)
+        (xy 96.412605 90.369999)
+        (xy 96.408563 90.377)
+        (xy 96.412605 90.384)
+        (xy 96.97629 90.947685)
+        (xy 96.983568 90.95173)
+        (xy 96.990412 90.946993)
+        (xy 97.019462 90.911597)
+        (xy 97.023544 90.905487)
+        (xy 97.025679 90.901495)
+        (xy 97.061525 90.868196)
+        (xy 97.110272 90.863998)
+        (xy 97.151284 90.890678)
+        (xy 97.1672 90.936944)
+        (xy 97.1672 92.315997)
+        (xy 97.151283 92.362263)
+        (xy 97.110271 92.388944)
+        (xy 97.061525 92.384745)
+        (xy 97.02568 92.351446)
+        (xy 97.022224 92.34498)
+        (xy 96.903133 92.199867)
+        (xy 96.894603 92.192867)
+        (xy 96.760876 92.08312)
+        (xy 96.75802 92.080776)
+        (xy 96.741665 92.072034)
+        (xy 96.595719 91.994023)
+        (xy 96.595711 91.994019)
+        (xy 96.592462 91.992283)
+        (xy 96.412821 91.937789)
+        (xy 96.40915 91.937427)
+        (xy 96.409148 91.937427)
+        (xy 96.229676 91.919751)
+        (xy 96.226 91.919389)
+        (xy 96.222324 91.919751)
+        (xy 96.042851 91.937427)
+        (xy 96.042847 91.937427)
+        (xy 96.039179 91.937789)
+        (xy 96.035651 91.938859)
+        (xy 96.035647 91.93886)
+        (xy 95.863068 91.991212)
+        (xy 95.863066 91.991212)
+        (xy 95.859538 91.992283)
+        (xy 95.856292 91.994018)
+        (xy 95.85628 91.994023)
+        (xy 95.697238 92.079034)
+        (xy 95.697233 92.079036)
+        (xy 95.69398 92.080776)
+        (xy 95.691127 92.083117)
+        (xy 95.691123 92.08312)
+        (xy 95.551722 92.197523)
+        (xy 95.551716 92.197528)
+        (xy 95.548867 92.199867)
+        (xy 95.546528 92.202716)
+        (xy 95.546523 92.202722)
+        (xy 95.43212 92.342123)
+        (xy 95.432117 92.342127)
+        (xy 95.429776 92.34498)
+        (xy 95.428036 92.348233)
+        (xy 95.428034 92.348238)
+        (xy 95.343023 92.50728)
+        (xy 95.343018 92.507292)
+        (xy 95.341283 92.510538)
+        (xy 95.340212 92.514066)
+        (xy 95.340212 92.514068)
+        (xy 95.289984 92.679647)
+        (xy 95.286789 92.690179)
+        (xy 95.286427 92.693847)
+        (xy 95.286427 92.693851)
+        (xy 95.271639 92.844)
+        (xy 95.268389 92.877)
+        (xy 95.268751 92.880676)
+        (xy 95.286099 93.056821)
+        (xy 95.286789 93.063821)
+        (xy 95.287859 93.06735)
+        (xy 95.28786 93.067352)
+        (xy 95.314036 93.153641)
+        (xy 95.341283 93.243462)
+        (xy 95.343019 93.246711)
+        (xy 95.343023 93.246719)
+        (xy 95.408521 93.369255)
+        (xy 95.429776 93.40902)
+        (xy 95.548867 93.554133)
+        (xy 95.69398 93.673224)
+        (xy 95.74987 93.703098)
+        (xy 95.85628 93.759976)
+        (xy 95.856283 93.759977)
+        (xy 95.859538 93.761717)
+        (xy 96.039179 93.816211)
+        (xy 96.226 93.834611)
+        (xy 96.412821 93.816211)
+        (xy 96.592462 93.761717)
+        (xy 96.75802 93.673224)
+        (xy 96.903133 93.554133)
+        (xy 97.022224 93.40902)
+        (xy 97.02568 93.402553)
+        (xy 97.061525 93.369255)
+        (xy 97.110271 93.365056)
+        (xy 97.151283 93.391737)
+        (xy 97.1672 93.438003)
+        (xy 97.1672 93.954932)
+        (xy 97.161476 93.98371)
+        (xy 97.145176 94.008103)
+        (xy 96.792279 94.361)
+        (xy 96.676176 94.477103)
+        (xy 96.637676 94.497682)
+        (xy 96.594638 94.493446)
+        (xy 96.592462 94.492283)
+        (xy 96.588937 94.491213)
+        (xy 96.588933 94.491212)
+        (xy 96.416352 94.43886)
+        (xy 96.41635 94.438859)
+        (xy 96.412821 94.437789)
+        (xy 96.40915 94.437427)
+        (xy 96.409148 94.437427)
+        (xy 96.229676 94.419751)
+        (xy 96.226 94.419389)
+        (xy 96.222324 94.419751)
+        (xy 96.042851 94.437427)
+        (xy 96.042847 94.437427)
+        (xy 96.039179 94.437789)
+        (xy 96.035651 94.438859)
+        (xy 96.035647 94.43886)
+        (xy 95.863068 94.491212)
+        (xy 95.863066 94.491212)
+        (xy 95.859538 94.492283)
+        (xy 95.856292 94.494018)
+        (xy 95.85628 94.494023)
+        (xy 95.697238 94.579034)
+        (xy 95.697233 94.579036)
+        (xy 95.69398 94.580776)
+        (xy 95.691127 94.583117)
+        (xy 95.691123 94.58312)
+        (xy 95.551722 94.697523)
+        (xy 95.551716 94.697528)
+        (xy 95.548867 94.699867)
+        (xy 95.546528 94.702716)
+        (xy 95.546523 94.702722)
+        (xy 95.43212 94.842123)
+        (xy 95.432117 94.842127)
+        (xy 95.429776 94.84498)
+        (xy 95.428036 94.848233)
+        (xy 95.428034 94.848238)
+        (xy 95.343023 95.00728)
+        (xy 95.343018 95.007292)
+        (xy 95.341283 95.010538)
+        (xy 95.340213 95.014065)
+        (xy 95.340212 95.014068)
+        (xy 95.289984 95.179647)
+        (xy 95.286789 95.190179)
+        (xy 95.286427 95.193847)
+        (xy 95.286427 95.193851)
+        (xy 95.269078 95.37)
+        (xy 95.268389 95.377)
+        (xy 95.268751 95.380675)
+        (xy 95.268751 95.380676)
+        (xy 95.286099 95.556821)
+        (xy 95.286789 95.563821)
+        (xy 95.341283 95.743462)
+        (xy 95.343019 95.746711)
+        (xy 95.343023 95.746719)
+        (xy 95.418245 95.887447)
+        (xy 95.429776 95.90902)
+        (xy 95.548867 96.054133)
+        (xy 95.69398 96.173224)
+        (xy 95.71232 96.183027)
+        (xy 95.720651 96.18748)
+        (xy 95.753951 96.223326)
+        (xy 95.758148 96.272072)
+        (xy 95.731467 96.313084)
+        (xy 95.685202 96.329)
+        (xy 95.410831 96.329)
+        (xy 95.379592 96.322205)
+        (xy 95.353999 96.303046)
+        (xy 95.329781 96.275098)
+        (xy 95.324018 96.268447)
+        (xy 95.319496 96.265541)
+        (xy 95.319494 96.265539)
+        (xy 95.208602 96.194272)
+        (xy 95.208599 96.19427)
+        (xy 95.204081 96.191367)
+        (xy 95.198925 96.189853)
+        (xy 95.198923 96.189852)
+        (xy 95.072447 96.152715)
+        (xy 95.072442 96.152714)
+        (xy 95.067285 96.1512)
+        (xy 94.924715 96.1512)
+        (xy 94.919558 96.152714)
+        (xy 94.919552 96.152715)
+        (xy 94.793076 96.189852)
+        (xy 94.793071 96.189854)
+        (xy 94.787919 96.191367)
+        (xy 94.783403 96.194269)
+        (xy 94.783397 96.194272)
+        (xy 94.672505 96.265539)
+        (xy 94.672499 96.265543)
+        (xy 94.667982 96.268447)
+        (xy 94.664461 96.272509)
+        (xy 94.66446 96.272511)
+        (xy 94.638001 96.303046)
+        (xy 94.612408 96.322205)
+        (xy 94.581169 96.329)
+        (xy 94.266798 96.329)
+        (xy 94.220533 96.313084)
+        (xy 94.193852 96.272072)
+        (xy 94.198049 96.223326)
+        (xy 94.231349 96.18748)
+        (xy 94.239672 96.183031)
+        (xy 94.25802 96.173224)
+        (xy 94.403133 96.054133)
+        (xy 94.522224 95.90902)
+        (xy 94.610717 95.743462)
+        (xy 94.665211 95.563821)
+        (xy 94.683611 95.377)
+        (xy 94.682921 95.369999)
+        (xy 94.677418 95.314119)
+        (xy 94.665211 95.190179)
+        (xy 94.610717 95.010538)
+        (xy 94.608862 95.007068)
+        (xy 94.544046 94.885806)
+        (xy 94.522224 94.84498)
+        (xy 94.403133 94.699867)
+        (xy 94.394603 94.692867)
+        (xy 94.268163 94.5891)
+        (xy 94.25802 94.580776)
+        (xy 94.226975 94.564182)
+        (xy 94.095719 94.494023)
+        (xy 94.095711 94.494019)
+        (xy 94.092462 94.492283)
+        (xy 93.912821 94.437789)
+        (xy 93.90915 94.437427)
+        (xy 93.909148 94.437427)
+        (xy 93.729676 94.419751)
+        (xy 93.726 94.419389)
+        (xy 93.722324 94.419751)
+        (xy 93.542851 94.437427)
+        (xy 93.542847 94.437427)
+        (xy 93.539179 94.437789)
+        (xy 93.535651 94.438859)
+        (xy 93.535647 94.43886)
+        (xy 93.363065 94.491213)
+        (xy 93.359538 94.492283)
+        (xy 93.357363 94.493445)
+        (xy 93.314325 94.497684)
+        (xy 93.275823 94.477103)
+        (xy 92.846826 94.048106)
+        (xy 92.830524 94.02371)
+        (xy 92.8248 93.994932)
+        (xy 92.8248 93.491275)
+        (xy 92.838518 93.447974)
+        (xy 92.874666 93.420471)
+        (xy 92.920057 93.418799)
+        (xy 92.958127 93.443567)
+        (xy 93.048867 93.554133)
+        (xy 93.19398 93.673224)
+        (xy 93.24987 93.703098)
+        (xy 93.35628 93.759976)
+        (xy 93.356283 93.759977)
+        (xy 93.359538 93.761717)
+        (xy 93.539179 93.816211)
+        (xy 93.726 93.834611)
+        (xy 93.912821 93.816211)
+        (xy 94.092462 93.761717)
+        (xy 94.25802 93.673224)
+        (xy 94.403133 93.554133)
+        (xy 94.522224 93.40902)
+        (xy 94.610717 93.243462)
+        (xy 94.665211 93.063821)
+        (xy 94.683611 92.877)
+        (xy 94.665211 92.690179)
+        (xy 94.610717 92.510538)
+        (xy 94.608862 92.507068)
+        (xy 94.531462 92.362263)
+        (xy 94.522224 92.34498)
+        (xy 94.403133 92.199867)
+        (xy 94.394603 92.192867)
+        (xy 94.260876 92.08312)
+        (xy 94.25802 92.080776)
+        (xy 94.241665 92.072034)
+        (xy 94.095719 91.994023)
+        (xy 94.095711 91.994019)
+        (xy 94.092462 91.992283)
+        (xy 93.912821 91.937789)
+        (xy 93.90915 91.937427)
+        (xy 93.909148 91.937427)
+        (xy 93.729676 91.919751)
+        (xy 93.726 91.919389)
+        (xy 93.722324 91.919751)
+        (xy 93.542851 91.937427)
+        (xy 93.542847 91.937427)
+        (xy 93.539179 91.937789)
+        (xy 93.535651 91.938859)
+        (xy 93.535647 91.93886)
+        (xy 93.363068 91.991212)
+        (xy 93.363066 91.991212)
+        (xy 93.359538 91.992283)
+        (xy 93.356292 91.994018)
+        (xy 93.35628 91.994023)
+        (xy 93.197238 92.079034)
+        (xy 93.197233 92.079036)
+        (xy 93.19398 92.080776)
+        (xy 93.191127 92.083117)
+        (xy 93.191123 92.08312)
+        (xy 93.051722 92.197523)
+        (xy 93.051716 92.197528)
+        (xy 93.048867 92.199867)
+        (xy 92.958127 92.310432)
+        (xy 92.920057 92.335201)
+        (xy 92.874666 92.333529)
+        (xy 92.838518 92.306026)
+        (xy 92.8248 92.262725)
+        (xy 92.8248 90.991275)
+        (xy 92.838518 90.947974)
+        (xy 92.874666 90.920471)
+        (xy 92.920057 90.918799)
+        (xy 92.958127 90.943567)
+        (xy 93.048867 91.054133)
+        (xy 93.19398 91.173224)
+        (xy 93.227837 91.191321)
+        (xy 93.35628 91.259976)
+        (xy 93.356283 91.259977)
+        (xy 93.359538 91.261717)
+        (xy 93.539179 91.316211)
+        (xy 93.699612 91.332012)
+        (xy 93.717227 91.333747)
+        (xy 93.726 91.334611)
+        (xy 93.734773 91.333747)
+        (xy 93.752388 91.332012)
+        (xy 93.912821 91.316211)
+        (xy 94.092462 91.261717)
+        (xy 94.25802 91.173224)
+        (xy 94.305121 91.134569)
+        (xy 95.651268 91.134569)
+        (xy 95.656004 91.141412)
+        (xy 95.691401 91.170461)
+        (xy 95.697521 91.17455)
+        (xy 95.856467 91.259508)
+        (xy 95.863268 91.262326)
+        (xy 96.035742 91.314645)
+        (xy 96.042952 91.31608)
+        (xy 96.222325 91.333747)
+        (xy 96.229675 91.333747)
+        (xy 96.409047 91.31608)
+        (xy 96.416257 91.314645)
+        (xy 96.588731 91.262326)
+        (xy 96.595532 91.259508)
+        (xy 96.75448 91.174549)
+        (xy 96.760597 91.170462)
+        (xy 96.795993 91.141412)
+        (xy 96.80073 91.134568)
+        (xy 96.796685 91.12729)
+        (xy 96.233 90.563605)
+        (xy 96.226 90.559563)
+        (xy 96.218999 90.563605)
+        (xy 95.655314 91.127289)
+        (xy 95.651268 91.134569)
+        (xy 94.305121 91.134569)
+        (xy 94.403133 91.054133)
+        (xy 94.522224 90.90902)
+        (xy 94.610717 90.743462)
+        (xy 94.665211 90.563821)
+        (xy 94.683249 90.380675)
+        (xy 95.269253 90.380675)
+        (xy 95.286919 90.560047)
+        (xy 95.288354 90.567257)
+        (xy 95.340673 90.739731)
+        (xy 95.343491 90.746532)
+        (xy 95.428449 90.905478)
+        (xy 95.432538 90.911598)
+        (xy 95.461586 90.946994)
+        (xy 95.46843 90.95173)
+        (xy 95.475709 90.947684)
+        (xy 96.039394 90.384)
+        (xy 96.043436 90.377)
+        (xy 96.039394 90.369999)
+        (xy 95.475709 89.806314)
+        (xy 95.46843 89.802269)
+        (xy 95.461585 89.807006)
+        (xy 95.432538 89.8424)
+        (xy 95.428448 89.848523)
+        (xy 95.343491 90.007467)
+        (xy 95.340673 90.014268)
+        (xy 95.288354 90.186742)
+        (xy 95.286919 90.193952)
+        (xy 95.269253 90.373325)
+        (xy 95.269253 90.380675)
+        (xy 94.683249 90.380675)
+        (xy 94.683611 90.377)
+        (xy 94.682921 90.369999)
+        (xy 94.675732 90.297)
+        (xy 94.665211 90.190179)
+        (xy 94.610717 90.010538)
+        (xy 94.609554 90.008362)
+        (xy 94.605315 89.965327)
+        (xy 94.625894 89.926824)
+        (xy 94.933288 89.61943)
+        (xy 95.651269 89.61943)
+        (xy 95.655314 89.626709)
+        (xy 96.218999 90.190394)
+        (xy 96.226 90.194436)
+        (xy 96.233 90.190394)
+        (xy 96.796684 89.626709)
+        (xy 96.80073 89.61943)
+        (xy 96.795994 89.612586)
+        (xy 96.760598 89.583538)
+        (xy 96.754478 89.579449)
+        (xy 96.595532 89.494491)
+        (xy 96.588731 89.491673)
+        (xy 96.416257 89.439354)
+        (xy 96.409047 89.437919)
+        (xy 96.229675 89.420253)
+        (xy 96.222325 89.420253)
+        (xy 96.042952 89.437919)
+        (xy 96.035742 89.439354)
+        (xy 95.863268 89.491673)
+        (xy 95.856467 89.494491)
+        (xy 95.697523 89.579448)
+        (xy 95.6914 89.583538)
+        (xy 95.656006 89.612585)
+        (xy 95.651269 89.61943)
+        (xy 94.933288 89.61943)
+        (xy 95.208724 89.343994)
+        (xy 95.213537 89.339583)
+        (xy 95.24336 89.31456)
+        (xy 95.26282 89.280853)
+        (xy 95.266319 89.27536)
+        (xy 95.288652 89.243466)
+        (xy 95.290354 89.23711)
+        (xy 95.293136 89.231147)
+        (xy 95.293145 89.231151)
+        (xy 95.293901 89.229324)
+        (xy 95.293891 89.229321)
+        (xy 95.29614 89.22314)
+        (xy 95.299432 89.21744)
+        (xy 95.306187 89.179121)
+        (xy 95.307605 89.172728)
+        (xy 95.317677 89.135143)
+        (xy 95.314285 89.096383)
+        (xy 95.314 89.08983)
+        (xy 95.314 88.634569)
+        (xy 95.651268 88.634569)
+        (xy 95.656004 88.641412)
+        (xy 95.691401 88.670461)
+        (xy 95.697521 88.67455)
+        (xy 95.856467 88.759508)
+        (xy 95.863268 88.762326)
+        (xy 96.035742 88.814645)
+        (xy 96.042952 88.81608)
+        (xy 96.222325 88.833747)
+        (xy 96.229675 88.833747)
+        (xy 96.409047 88.81608)
+        (xy 96.416257 88.814645)
+        (xy 96.588731 88.762326)
+        (xy 96.595532 88.759508)
+        (xy 96.75448 88.674549)
+        (xy 96.760597 88.670462)
+        (xy 96.795993 88.641412)
+        (xy 96.80073 88.634568)
+        (xy 96.796685 88.62729)
+        (xy 96.233 88.063605)
+        (xy 96.226 88.059563)
+        (xy 96.218999 88.063605)
+        (xy 95.655314 88.627289)
+        (xy 95.651268 88.634569)
+        (xy 95.314 88.634569)
+        (xy 95.314 88.477329)
+        (xy 95.327718 88.434028)
+        (xy 95.363866 88.406525)
+        (xy 95.409257 88.404853)
+        (xy 95.44733 88.429622)
+        (xy 95.461587 88.446994)
+        (xy 95.46843 88.45173)
+        (xy 95.475709 88.447684)
+        (xy 96.039394 87.884)
+        (xy 96.043436 87.877)
+        (xy 96.408563 87.877)
+        (xy 96.412605 87.884)
+        (xy 96.97629 88.447685)
+        (xy 96.983568 88.45173)
+        (xy 96.990412 88.446993)
+        (xy 97.019462 88.411597)
+        (xy 97.023549 88.40548)
+        (xy 97.108508 88.246532)
+        (xy 97.111326 88.239731)
+        (xy 97.163645 88.067257)
+        (xy 97.16508 88.060047)
+        (xy 97.182747 87.880675)
+        (xy 97.182747 87.873325)
+        (xy 97.16508 87.693952)
+        (xy 97.163645 87.686742)
+        (xy 97.111326 87.514268)
+        (xy 97.108508 87.507467)
+        (xy 97.02355 87.348521)
+        (xy 97.019461 87.342401)
+        (xy 96.990412 87.307004)
+        (xy 96.983569 87.302268)
+        (xy 96.976289 87.306314)
+        (xy 96.412605 87.869999)
+        (xy 96.408563 87.877)
+        (xy 96.043436 87.877)
+        (xy 96.039394 87.869999)
+        (xy 95.475709 87.306314)
+        (xy 95.46843 87.302269)
+        (xy 95.461583 87.307008)
+        (xy 95.44733 87.324376)
+        (xy 95.409257 87.349146)
+        (xy 95.363866 87.347474)
+        (xy 95.327718 87.319971)
+        (xy 95.314 87.27667)
+        (xy 95.314 87.11943)
+        (xy 95.651269 87.11943)
+        (xy 95.655314 87.126709)
+        (xy 96.218999 87.690394)
+        (xy 96.226 87.694436)
+        (xy 96.233 87.690394)
+        (xy 96.796684 87.126709)
+        (xy 96.80073 87.11943)
+        (xy 96.795994 87.112586)
+        (xy 96.760598 87.083538)
+        (xy 96.754478 87.079449)
+        (xy 96.595532 86.994491)
+        (xy 96.588731 86.991673)
+        (xy 96.416257 86.939354)
+        (xy 96.409047 86.937919)
+        (xy 96.229675 86.920253)
+        (xy 96.222325 86.920253)
+        (xy 96.042952 86.937919)
+        (xy 96.035742 86.939354)
+        (xy 95.863268 86.991673)
+        (xy 95.856467 86.994491)
+        (xy 95.697523 87.079448)
+        (xy 95.6914 87.083538)
+        (xy 95.656006 87.112585)
+        (xy 95.651269 87.11943)
+        (xy 95.314 87.11943)
+        (xy 95.314 85.978116)
+        (xy 95.327718 85.934815)
+        (xy 95.363866 85.907312)
+        (xy 95.409257 85.90564)
+        (xy 95.44733 85.93041)
+        (xy 95.542277 86.046103)
+        (xy 95.548867 86.054133)
+        (xy 95.69398 86.173224)
+        (xy 95.736286 86.195837)
+        (xy 95.85628 86.259976)
+        (xy 95.856283 86.259977)
+        (xy 95.859538 86.261717)
+        (xy 96.039179 86.316211)
+        (xy 96.226 86.334611)
+        (xy 96.412821 86.316211)
+        (xy 96.592462 86.261717)
+        (xy 96.75802 86.173224)
+        (xy 96.903133 86.054133)
+        (xy 97.022224 85.90902)
+        (xy 97.110717 85.743462)
+        (xy 97.165211 85.563821)
+        (xy 97.183611 85.377)
+        (xy 97.182922 85.37)
+        (xy 97.848389 85.37)
+        (xy 97.866789 85.556821)
+        (xy 97.867859 85.56035)
+        (xy 97.86786 85.560352)
+        (xy 97.884005 85.613573)
+        (xy 97.921283 85.736462)
+        (xy 97.923019 85.739711)
+        (xy 97.923023 85.739719)
+        (xy 98.008034 85.898761)
+        (xy 98.009776 85.90202)
+        (xy 98.03907 85.937715)
+        (xy 98.114457 86.029575)
+        (xy 98.128867 86.047133)
+        (xy 98.27398 86.166224)
+        (xy 98.308142 86.184484)
+        (xy 98.43628 86.252976)
+        (xy 98.436283 86.252977)
+        (xy 98.439538 86.254717)
+        (xy 98.619179 86.309211)
+        (xy 98.806 86.327611)
+        (xy 98.992821 86.309211)
+        (xy 99.172462 86.254717)
+        (xy 99.33802 86.166224)
+        (xy 99.483133 86.047133)
+        (xy 99.602224 85.90202)
+        (xy 99.690717 85.736462)
+        (xy 99.745211 85.556821)
+        (xy 99.763611 85.37)
+        (xy 100.348389 85.37)
+        (xy 100.366789 85.556821)
+        (xy 100.367859 85.56035)
+        (xy 100.36786 85.560352)
+        (xy 100.384005 85.613573)
+        (xy 100.421283 85.736462)
+        (xy 100.423019 85.739711)
+        (xy 100.423023 85.739719)
+        (xy 100.508034 85.898761)
+        (xy 100.509776 85.90202)
+        (xy 100.53907 85.937715)
+        (xy 100.614457 86.029575)
+        (xy 100.628867 86.047133)
+        (xy 100.77398 86.166224)
+        (xy 100.808142 86.184484)
+        (xy 100.93628 86.252976)
+        (xy 100.936283 86.252977)
+        (xy 100.939538 86.254717)
+        (xy 101.119179 86.309211)
+        (xy 101.306 86.327611)
+        (xy 101.492821 86.309211)
+        (xy 101.672462 86.254717)
+        (xy 101.83802 86.166224)
+        (xy 101.983133 86.047133)
+        (xy 102.102224 85.90202)
+        (xy 102.190717 85.736462)
+        (xy 102.245211 85.556821)
+        (xy 102.263611 85.37)
+        (xy 102.245211 85.183179)
+        (xy 102.190717 85.003538)
+        (xy 102.102224 84.83798)
+        (xy 101.983133 84.692867)
+        (xy 101.949793 84.665506)
+        (xy 101.849406 84.58312)
+        (xy 101.83802 84.573776)
+        (xy 101.799634 84.553258)
+        (xy 101.675719 84.487023)
+        (xy 101.675711 84.487019)
+        (xy 101.672462 84.485283)
+        (xy 101.53892 84.444773)
+        (xy 101.496352 84.43186)
+        (xy 101.49635 84.431859)
+        (xy 101.492821 84.430789)
+        (xy 101.48915 84.430427)
+        (xy 101.489148 84.430427)
+        (xy 101.309676 84.412751)
+        (xy 101.306 84.412389)
+        (xy 101.302324 84.412751)
+        (xy 101.122851 84.430427)
+        (xy 101.122847 84.430427)
+        (xy 101.119179 84.430789)
+        (xy 101.115651 84.431859)
+        (xy 101.115647 84.43186)
+        (xy 100.943068 84.484212)
+        (xy 100.943066 84.484212)
+        (xy 100.939538 84.485283)
+        (xy 100.936292 84.487018)
+        (xy 100.93628 84.487023)
+        (xy 100.777238 84.572034)
+        (xy 100.777233 84.572036)
+        (xy 100.77398 84.573776)
+        (xy 100.771127 84.576117)
+        (xy 100.771123 84.57612)
+        (xy 100.631722 84.690523)
+        (xy 100.631716 84.690528)
+        (xy 100.628867 84.692867)
+        (xy 100.626528 84.695716)
+        (xy 100.626523 84.695722)
+        (xy 100.51212 84.835123)
+        (xy 100.512117 84.835127)
+        (xy 100.509776 84.83798)
+        (xy 100.508036 84.841233)
+        (xy 100.508034 84.841238)
+        (xy 100.423023 85.00028)
+        (xy 100.423018 85.000292)
+        (xy 100.421283 85.003538)
+        (xy 100.420212 85.007066)
+        (xy 100.420212 85.007068)
+        (xy 100.370368 85.171381)
+        (xy 100.366789 85.183179)
+        (xy 100.366427 85.186847)
+        (xy 100.366427 85.186851)
+        (xy 100.351429 85.33913)
+        (xy 100.348389 85.37)
+        (xy 99.763611 85.37)
+        (xy 99.745211 85.183179)
+        (xy 99.690717 85.003538)
+        (xy 99.602224 84.83798)
+        (xy 99.483133 84.692867)
+        (xy 99.449793 84.665506)
+        (xy 99.349406 84.58312)
+        (xy 99.33802 84.573776)
+        (xy 99.299634 84.553258)
+        (xy 99.175719 84.487023)
+        (xy 99.175711 84.487019)
+        (xy 99.172462 84.485283)
+        (xy 99.03892 84.444773)
+        (xy 98.996352 84.43186)
+        (xy 98.99635 84.431859)
+        (xy 98.992821 84.430789)
+        (xy 98.98915 84.430427)
+        (xy 98.989148 84.430427)
+        (xy 98.809676 84.412751)
+        (xy 98.806 84.412389)
+        (xy 98.802324 84.412751)
+        (xy 98.622851 84.430427)
+        (xy 98.622847 84.430427)
+        (xy 98.619179 84.430789)
+        (xy 98.615651 84.431859)
+        (xy 98.615647 84.43186)
+        (xy 98.443068 84.484212)
+        (xy 98.443066 84.484212)
+        (xy 98.439538 84.485283)
+        (xy 98.436292 84.487018)
+        (xy 98.43628 84.487023)
+        (xy 98.277238 84.572034)
+        (xy 98.277233 84.572036)
+        (xy 98.27398 84.573776)
+        (xy 98.271127 84.576117)
+        (xy 98.271123 84.57612)
+        (xy 98.131722 84.690523)
+        (xy 98.131716 84.690528)
+        (xy 98.128867 84.692867)
+        (xy 98.126528 84.695716)
+        (xy 98.126523 84.695722)
+        (xy 98.01212 84.835123)
+        (xy 98.012117 84.835127)
+        (xy 98.009776 84.83798)
+        (xy 98.008036 84.841233)
+        (xy 98.008034 84.841238)
+        (xy 97.923023 85.00028)
+        (xy 97.923018 85.000292)
+        (xy 97.921283 85.003538)
+        (xy 97.920212 85.007066)
+        (xy 97.920212 85.007068)
+        (xy 97.870368 85.171381)
+        (xy 97.866789 85.183179)
+        (xy 97.866427 85.186847)
+        (xy 97.866427 85.186851)
+        (xy 97.851429 85.33913)
+        (xy 97.848389 85.37)
+        (xy 97.182922 85.37)
+        (xy 97.165211 85.190179)
+        (xy 97.110717 85.010538)
+        (xy 97.108862 85.007068)
+        (xy 97.048737 84.894582)
+        (xy 97.022224 84.84498)
+        (xy 96.903133 84.699867)
+        (xy 96.898082 84.695722)
+        (xy 96.760881 84.583123)
+        (xy 96.760874 84.583118)
+        (xy 96.75802 84.580776)
+        (xy 96.756592 84.580013)
+        (xy 96.727969 84.543333)
+        (xy 96.726811 84.49617)
+        (xy 96.753977 84.457599)
+        (xy 96.798773 84.4428)
+        (xy 97.53403 84.4428)
+        (xy 97.540583 84.443085)
+        (xy 97.579343 84.446477)
+        (xy 97.616928 84.436405)
+        (xy 97.623321 84.434987)
+        (xy 97.66164 84.428232)
+        (xy 97.66734 84.42494)
+        (xy 97.673521 84.422691)
+        (xy 97.673524 84.422701)
+        (xy 97.675351 84.421945)
+        (xy 97.675347 84.421936)
+        (xy 97.68131 84.419154)
+        (xy 97.687666 84.417452)
+        (xy 97.71956 84.395119)
+        (xy 97.725053 84.39162)
+        (xy 97.75876 84.37216)
+        (xy 97.783783 84.342337)
+        (xy 97.788194 84.337524)
+        (xy 98.355824 83.769894)
+        (xy 98.394327 83.749315)
+        (xy 98.437362 83.753554)
+        (xy 98.439538 83.754717)
+        (xy 98.619179 83.809211)
+        (xy 98.789781 83.826013)
+        (xy 98.79877 83.826899)
+        (xy 98.806 83.827611)
+        (xy 98.992821 83.809211)
+        (xy 99.172462 83.754717)
+        (xy 99.33802 83.666224)
+        (xy 99.483133 83.547133)
+        (xy 99.602224 83.40202)
+        (xy 99.690717 83.236462)
+        (xy 99.745211 83.056821)
+        (xy 99.763611 82.87)
+        (xy 100.348389 82.87)
+        (xy 100.366789 83.056821)
+        (xy 100.367859 83.06035)
+        (xy 100.36786 83.060352)
+        (xy 100.373931 83.080365)
+        (xy 100.421283 83.236462)
+        (xy 100.423019 83.239711)
+        (xy 100.423023 83.239719)
+        (xy 100.488081 83.361432)
+        (xy 100.509776 83.40202)
+        (xy 100.628867 83.547133)
+        (xy 100.77398 83.666224)
+        (xy 100.839737 83.701372)
+        (xy 100.93628 83.752976)
+        (xy 100.936283 83.752977)
+        (xy 100.939538 83.754717)
+        (xy 101.119179 83.809211)
+        (xy 101.289781 83.826013)
+        (xy 101.29877 83.826899)
+        (xy 101.306 83.827611)
+        (xy 101.492821 83.809211)
+        (xy 101.672462 83.754717)
+        (xy 101.83802 83.666224)
+        (xy 101.983133 83.547133)
+        (xy 102.102224 83.40202)
+        (xy 102.190717 83.236462)
+        (xy 102.245211 83.056821)
+        (xy 102.263611 82.87)
+        (xy 102.245211 82.683179)
+        (xy 102.190717 82.503538)
+        (xy 102.183691 82.490394)
+        (xy 102.14647 82.420759)
+        (xy 102.102224 82.33798)
+        (xy 101.983133 82.192867)
+        (xy 101.930883 82.149987)
+        (xy 101.890241 82.116633)
+        (xy 101.83802 82.073776)
+        (xy 101.834761 82.072034)
+        (xy 101.675719 81.987023)
+        (xy 101.675711 81.987019)
+        (xy 101.672462 81.985283)
+        (xy 101.523828 81.940195)
+        (xy 101.496352 81.93186)
+        (xy 101.49635 81.931859)
+        (xy 101.492821 81.930789)
+        (xy 101.48915 81.930427)
+        (xy 101.489148 81.930427)
+        (xy 101.309676 81.912751)
+        (xy 101.306 81.912389)
+        (xy 101.302324 81.912751)
+        (xy 101.122851 81.930427)
+        (xy 101.122847 81.930427)
+        (xy 101.119179 81.930789)
+        (xy 101.115651 81.931859)
+        (xy 101.115647 81.93186)
+        (xy 100.943068 81.984212)
+        (xy 100.943066 81.984212)
+        (xy 100.939538 81.985283)
+        (xy 100.936292 81.987018)
+        (xy 100.93628 81.987023)
+        (xy 100.777238 82.072034)
+        (xy 100.777233 82.072036)
+        (xy 100.77398 82.073776)
+        (xy 100.771127 82.076117)
+        (xy 100.771123 82.07612)
+        (xy 100.631722 82.190523)
+        (xy 100.631716 82.190528)
+        (xy 100.628867 82.192867)
+        (xy 100.626528 82.195716)
+        (xy 100.626523 82.195722)
+        (xy 100.51212 82.335123)
+        (xy 100.512117 82.335127)
+        (xy 100.509776 82.33798)
+        (xy 100.508036 82.341233)
+        (xy 100.508034 82.341238)
+        (xy 100.423023 82.50028)
+        (xy 100.423018 82.500292)
+        (xy 100.421283 82.503538)
+        (xy 100.420212 82.507066)
+        (xy 100.420212 82.507068)
+        (xy 100.368524 82.67746)
+        (xy 100.366789 82.683179)
+        (xy 100.366427 82.686847)
+        (xy 100.366427 82.686851)
+        (xy 100.349417 82.859563)
+        (xy 100.348389 82.87)
+        (xy 99.763611 82.87)
+        (xy 99.745211 82.683179)
+        (xy 99.690717 82.503538)
+        (xy 99.683691 82.490394)
+        (xy 99.64647 82.420759)
+        (xy 99.602224 82.33798)
+        (xy 99.483133 82.192867)
+        (xy 99.430883 82.149987)
+        (xy 99.390241 82.116633)
+        (xy 99.33802 82.073776)
+        (xy 99.334761 82.072034)
+        (xy 99.175719 81.987023)
+        (xy 99.175711 81.987019)
+        (xy 99.172462 81.985283)
+        (xy 99.023828 81.940195)
+        (xy 98.996352 81.93186)
+        (xy 98.99635 81.931859)
+        (xy 98.992821 81.930789)
+        (xy 98.98915 81.930427)
+        (xy 98.989148 81.930427)
+        (xy 98.809676 81.912751)
+        (xy 98.806 81.912389)
+        (xy 98.802324 81.912751)
+        (xy 98.622851 81.930427)
+        (xy 98.622847 81.930427)
+        (xy 98.619179 81.930789)
+        (xy 98.615651 81.931859)
+        (xy 98.615647 81.93186)
+        (xy 98.443068 81.984212)
+        (xy 98.443066 81.984212)
+        (xy 98.439538 81.985283)
+        (xy 98.436292 81.987018)
+        (xy 98.43628 81.987023)
+        (xy 98.277238 82.072034)
+        (xy 98.277233 82.072036)
+        (xy 98.27398 82.073776)
+        (xy 98.271127 82.076117)
+        (xy 98.271123 82.07612)
+        (xy 98.131722 82.190523)
+        (xy 98.131716 82.190528)
+        (xy 98.128867 82.192867)
+        (xy 98.126528 82.195716)
+        (xy 98.126523 82.195722)
+        (xy 98.01212 82.335123)
+        (xy 98.012117 82.335127)
+        (xy 98.009776 82.33798)
+        (xy 98.008036 82.341233)
+        (xy 98.008034 82.341238)
+        (xy 97.923023 82.50028)
+        (xy 97.923018 82.500292)
+        (xy 97.921283 82.503538)
+        (xy 97.920212 82.507066)
+        (xy 97.920212 82.507068)
+        (xy 97.868524 82.67746)
+        (xy 97.866789 82.683179)
+        (xy 97.866427 82.686847)
+        (xy 97.866427 82.686851)
+        (xy 97.849417 82.859563)
+        (xy 97.848389 82.87)
+        (xy 97.866789 83.056821)
+        (xy 97.867859 83.06035)
+        (xy 97.86786 83.060352)
+        (xy 97.920211 83.232931)
+        (xy 97.921283 83.236462)
+        (xy 97.922446 83.238638)
+        (xy 97.926682 83.281676)
+        (xy 97.906102 83.320176)
+        (xy 97.441503 83.784776)
+        (xy 97.41711 83.801076)
+        (xy 97.388332 83.8068)
+        (xy 96.805358 83.8068)
+        (xy 96.760565 83.792004)
+        (xy 96.733398 83.753437)
+        (xy 96.73455 83.706277)
+        (xy 96.759206 83.67467)
+        (xy 96.75802 83.673224)
+        (xy 96.764428 83.667965)
+        (xy 96.903133 83.554133)
+        (xy 97.022224 83.40902)
+        (xy 97.110717 83.243462)
+        (xy 97.165211 83.063821)
+        (xy 97.183611 82.877)
+        (xy 97.165211 82.690179)
+        (xy 97.110717 82.510538)
+        (xy 97.108862 82.507068)
+        (xy 97.023965 82.348238)
+        (xy 97.022224 82.34498)
+        (xy 96.903133 82.199867)
+        (xy 96.896471 82.1944)
+        (xy 96.760876 82.08312)
+        (xy 96.75802 82.080776)
+        (xy 96.741665 82.072034)
+        (xy 96.595719 81.994023)
+        (xy 96.595711 81.994019)
+        (xy 96.592462 81.992283)
+        (xy 96.502641 81.965035)
+        (xy 96.416352 81.93886)
+        (xy 96.41635 81.938859)
+        (xy 96.412821 81.937789)
+        (xy 96.40915 81.937427)
+        (xy 96.409148 81.937427)
+        (xy 96.229676 81.919751)
+        (xy 96.226 81.919389)
+        (xy 96.222324 81.919751)
+        (xy 96.042851 81.937427)
+        (xy 96.042847 81.937427)
+        (xy 96.039179 81.937789)
+        (xy 96.035651 81.938859)
+        (xy 96.035647 81.93886)
+        (xy 95.863068 81.991212)
+        (xy 95.863066 81.991212)
+        (xy 95.859538 81.992283)
+        (xy 95.856292 81.994018)
+        (xy 95.85628 81.994023)
+        (xy 95.697238 82.079034)
+        (xy 95.697233 82.079036)
+        (xy 95.69398 82.080776)
+        (xy 95.691127 82.083117)
+        (xy 95.691123 82.08312)
+        (xy 95.551722 82.197523)
+        (xy 95.551716 82.197528)
+        (xy 95.548867 82.199867)
+        (xy 95.546528 82.202716)
+        (xy 95.546523 82.202722)
+        (xy 95.43212 82.342123)
+        (xy 95.432117 82.342127)
+        (xy 95.429776 82.34498)
+        (xy 95.428036 82.348233)
+        (xy 95.428034 82.348238)
+        (xy 95.343023 82.50728)
+        (xy 95.343018 82.507292)
+        (xy 95.341283 82.510538)
+        (xy 95.340212 82.514066)
+        (xy 95.340212 82.514068)
+        (xy 95.288812 82.683511)
+        (xy 95.286789 82.690179)
+        (xy 95.286427 82.693847)
+        (xy 95.286427 82.693851)
+        (xy 95.274611 82.813826)
+        (xy 95.268389 82.877)
+        (xy 95.268751 82.880676)
+        (xy 95.286099 83.056821)
+        (xy 95.286789 83.063821)
+        (xy 95.341283 83.243462)
+        (xy 95.343019 83.246711)
+        (xy 95.343023 83.246719)
+        (xy 95.408255 83.368757)
+        (xy 95.429776 83.40902)
+        (xy 95.548867 83.554133)
+        (xy 95.551722 83.556476)
+        (xy 95.69398 83.673224)
+        (xy 95.692793 83.67467)
+        (xy 95.71745 83.706277)
+        (xy 95.718602 83.753437)
+        (xy 95.691435 83.792004)
+        (xy 95.646642 83.8068)
+        (xy 95.622774 83.8068)
+        (xy 95.616221 83.806514)
+        (xy 95.58401 83.803696)
+        (xy 95.584008 83.803696)
+        (xy 95.577457 83.803123)
+        (xy 95.571107 83.804824)
+        (xy 95.571099 83.804825)
+        (xy 95.539866 83.813194)
+        (xy 95.533465 83.814613)
+        (xy 95.501637 83.820225)
+        (xy 95.501632 83.820226)
+        (xy 95.49516 83.821368)
+        (xy 95.489466 83.824654)
+        (xy 95.483281 83.826906)
+        (xy 95.483278 83.826899)
+        (xy 95.481442 83.82766)
+        (xy 95.481446 83.827667)
+        (xy 95.475488 83.830444)
+        (xy 95.469134 83.832148)
+        (xy 95.463747 83.835919)
+        (xy 95.463742 83.835922)
+        (xy 95.437255 83.854467)
+        (xy 95.431728 83.857989)
+        (xy 95.403733 83.874152)
+        (xy 95.403729 83.874155)
+        (xy 95.39804 83.87744)
+        (xy 95.393815 83.882473)
+        (xy 95.393811 83.882478)
+        (xy 95.373021 83.907254)
+        (xy 95.36859 83.912088)
+        (xy 94.783288 84.49739)
+        (xy 94.778454 84.501821)
+        (xy 94.753678 84.522611)
+        (xy 94.753673 84.522615)
+        (xy 94.74864 84.52684)
+        (xy 94.745355 84.532529)
+        (xy 94.745352 84.532533)
+        (xy 94.729189 84.560528)
+        (xy 94.725667 84.566055)
+        (xy 94.707122 84.592542)
+        (xy 94.707119 84.592547)
+        (xy 94.703348 84.597934)
+        (xy 94.701644 84.604288)
+        (xy 94.698867 84.610246)
+        (xy 94.69886 84.610242)
+        (xy 94.698099 84.612078)
+        (xy 94.698106 84.612081)
+        (xy 94.695854 84.618266)
+        (xy 94.692568 84.62396)
+        (xy 94.691426 84.630432)
+        (xy 94.691425 84.630437)
+        (xy 94.685813 84.662265)
+        (xy 94.684394 84.668666)
+        (xy 94.676025 84.699899)
+        (xy 94.676024 84.699907)
+        (xy 94.674323 84.706257)
+        (xy 94.674896 84.712808)
+        (xy 94.674896 84.71281)
+        (xy 94.677714 84.745016)
+        (xy 94.678 84.75157)
+        (xy 94.678 84.836202)
+        (xy 94.662084 84.882467)
+        (xy 94.621072 84.909148)
+        (xy 94.572326 84.904951)
+        (xy 94.53648 84.871651)
+        (xy 94.523965 84.848238)
+        (xy 94.522224 84.84498)
+        (xy 94.403133 84.699867)
+        (xy 94.397854 84.695535)
+        (xy 94.260876 84.58312)
+        (xy 94.25802 84.580776)
+        (xy 94.206538 84.553258)
+        (xy 94.095719 84.494023)
+        (xy 94.095711 84.494019)
+        (xy 94.092462 84.492283)
+        (xy 93.977535 84.45742)
+        (xy 93.916352 84.43886)
+        (xy 93.91635 84.438859)
+        (xy 93.912821 84.437789)
+        (xy 93.90915 84.437427)
+        (xy 93.909148 84.437427)
+        (xy 93.729676 84.419751)
+        (xy 93.726 84.419389)
+        (xy 93.722324 84.419751)
+        (xy 93.542851 84.437427)
+        (xy 93.542847 84.437427)
+        (xy 93.539179 84.437789)
+        (xy 93.535651 84.438859)
+        (xy 93.535647 84.43886)
+        (xy 93.363068 84.491212)
+        (xy 93.363066 84.491212)
+        (xy 93.359538 84.492283)
+        (xy 93.356292 84.494018)
+        (xy 93.35628 84.494023)
+        (xy 93.197238 84.579034)
+        (xy 93.197233 84.579036)
+        (xy 93.19398 84.580776)
+        (xy 93.191127 84.583117)
+        (xy 93.191123 84.58312)
+        (xy 93.051722 84.697523)
+        (xy 93.051716 84.697528)
+        (xy 93.048867 84.699867)
+        (xy 92.958127 84.810432)
+        (xy 92.920057 84.835201)
+        (xy 92.874666 84.833529)
+        (xy 92.838518 84.806026)
+        (xy 92.8248 84.762725)
+        (xy 92.8248 84.339763)
+        (xy 92.829541 84.313483)
+        (xy 92.843168 84.290517)
+        (xy 92.871555 84.257757)
+        (xy 92.928182 84.192406)
+        (xy 92.987408 84.062719)
+        (xy 93.007698 83.9216)
+        (xy 93.002538 83.885715)
+        (xy 92.988173 83.785802)
+        (xy 92.987408 83.780481)
+        (xy 92.928182 83.650794)
+        (xy 92.922713 83.644483)
+        (xy 92.856827 83.568447)
+        (xy 92.834818 83.543047)
+        (xy 92.830296 83.540141)
+        (xy 92.830294 83.540139)
+        (xy 92.719402 83.468872)
+        (xy 92.719399 83.46887)
+        (xy 92.714881 83.465967)
+        (xy 92.709725 83.464453)
+        (xy 92.709723 83.464452)
+        (xy 92.583247 83.427315)
+        (xy 92.583242 83.427314)
+        (xy 92.578085 83.4258)
+        (xy 92.435515 83.4258)
+        (xy 92.430358 83.427314)
+        (xy 92.430352 83.427315)
+        (xy 92.303876 83.464452)
+        (xy 92.303871 83.464454)
+        (xy 92.298719 83.465967)
+        (xy 92.294203 83.468869)
+        (xy 92.294197 83.468872)
+        (xy 92.183305 83.540139)
+        (xy 92.183299 83.540143)
+        (xy 92.178782 83.543047)
+        (xy 92.175261 83.547109)
+        (xy 92.17526 83.547111)
+        (xy 92.08894 83.646728)
+        (xy 92.088936 83.646733)
+        (xy 92.085418 83.650794)
+        (xy 92.083185 83.655682)
+        (xy 92.083182 83.655688)
+        (xy 92.028426 83.775587)
+        (xy 92.028424 83.775593)
+        (xy 92.026192 83.780481)
+        (xy 92.025427 83.785795)
+        (xy 92.025426 83.785802)
+        (xy 92.01014 83.892125)
+        (xy 92.005902 83.9216)
+        (xy 92.006667 83.926921)
+        (xy 92.025426 84.057397)
+        (xy 92.025427 84.057402)
+        (xy 92.026192 84.062719)
+        (xy 92.028424 84.067608)
+        (xy 92.028426 84.067612)
+        (xy 92.083182 84.187511)
+        (xy 92.083183 84.187513)
+        (xy 92.085418 84.192406)
+        (xy 92.088938 84.196469)
+        (xy 92.08894 84.196471)
+        (xy 92.170432 84.290517)
+        (xy 92.184059 84.313483)
+        (xy 92.1888 84.339763)
+        (xy 92.1888 84.553258)
+        (xy 92.175082 84.596559)
+        (xy 92.138934 84.624062)
+        (xy 92.093544 84.625734)
+        (xy 92.05547 84.600965)
+        (xy 92.041939 84.584478)
+        (xy 92.035095 84.579741)
+        (xy 92.027816 84.583787)
+        (xy 91.401605 85.209999)
+        (xy 91.397563 85.217)
+        (xy 91.401605 85.224)
+        (xy 92.027816 85.850211)
+        (xy 92.035096 85.854257)
+        (xy 92.041939 85.84952)
+        (xy 92.05547 85.833034)
+        (xy 92.093544 85.808265)
+        (xy 92.138934 85.809937)
+        (xy 92.175082 85.83744)
+        (xy 92.1888 85.880741)
+        (xy 92.1888 87.093258)
+        (xy 92.175082 87.136559)
+        (xy 92.138934 87.164062)
+        (xy 92.093544 87.165734)
+        (xy 92.05547 87.140965)
+        (xy 92.041939 87.124478)
+        (xy 92.035095 87.119741)
+        (xy 92.027816 87.123787)
+        (xy 91.401605 87.749999)
+        (xy 91.397563 87.757)
+        (xy 91.401605 87.764)
+        (xy 92.027816 88.390211)
+        (xy 92.035096 88.394257)
+        (xy 92.041939 88.38952)
+        (xy 92.05547 88.373034)
+        (xy 92.093544 88.348265)
+        (xy 92.138934 88.349937)
+        (xy 92.175082 88.37744)
+        (xy 92.1888 88.420741)
+        (xy 92.1888 89.633258)
+        (xy 92.175082 89.676559)
+        (xy 92.138934 89.704062)
+        (xy 92.093544 89.705734)
+        (xy 92.05547 89.680965)
+        (xy 92.041939 89.664478)
+        (xy 92.035095 89.659741)
+        (xy 92.027816 89.663787)
+        (xy 91.401605 90.289999)
+        (xy 91.397563 90.296999)
+        (xy 91.401605 90.304)
+        (xy 92.027816 90.930211)
+        (xy 92.035096 90.934257)
+        (xy 92.041939 90.92952)
+        (xy 92.05547 90.913034)
+        (xy 92.093544 90.888265)
+        (xy 92.138934 90.889937)
+        (xy 92.175082 90.91744)
+        (xy 92.1888 90.960741)
+        (xy 92.1888 92.173258)
+        (xy 92.175082 92.216559)
+        (xy 92.138934 92.244062)
+        (xy 92.093544 92.245734)
+        (xy 92.05547 92.220965)
+        (xy 92.041939 92.204478)
+        (xy 92.035095 92.199741)
+        (xy 92.027816 92.203787)
+        (xy 91.401605 92.829999)
+        (xy 91.397563 92.837)
+        (xy 91.401605 92.844)
+        (xy 92.027816 93.470211)
+        (xy 92.035096 93.474257)
+        (xy 92.041939 93.46952)
+        (xy 92.05547 93.453034)
+        (xy 92.093544 93.428265)
+        (xy 92.138934 93.429937)
+        (xy 92.175082 93.45744)
+        (xy 92.1888 93.500741)
+        (xy 92.1888 94.14063)
+        (xy 92.188514 94.147184)
+        (xy 92.186858 94.166117)
+        (xy 92.185123 94.185943)
+        (xy 92.186824 94.192293)
+        (xy 92.186825 94.192298)
+        (xy 92.195194 94.223531)
+        (xy 92.196613 94.229933)
+        (xy 92.202225 94.261761)
+        (xy 92.202226 94.261763)
+        (xy 92.203368 94.26824)
+        (xy 92.206656 94.273936)
+        (xy 92.208907 94.280119)
+        (xy 92.208898 94.280121)
+        (xy 92.209657 94.281953)
+        (xy 92.209665 94.28195)
+        (xy 92.212444 94.287911)
+        (xy 92.214148 94.294266)
+        (xy 92.217921 94.299654)
+        (xy 92.236462 94.326135)
+        (xy 92.239985 94.331666)
+        (xy 92.256148 94.359661)
+        (xy 92.256153 94.359667)
+        (xy 92.25944 94.36536)
+        (xy 92.279117 94.381871)
+        (xy 92.289248 94.390372)
+        (xy 92.294084 94.394804)
+        (xy 92.826103 94.926823)
+        (xy 92.846684 94.965325)
+        (xy 92.842445 95.008363)
+        (xy 92.841283 95.010538)
+        (xy 92.840213 95.014064)
+        (xy 92.840213 95.014065)
+        (xy 92.789984 95.179647)
+        (xy 92.786789 95.190179)
+        (xy 92.786427 95.193847)
+        (xy 92.786427 95.193851)
+        (xy 92.769078 95.37)
+        (xy 92.768389 95.377)
+        (xy 92.768751 95.380675)
+        (xy 92.768751 95.380676)
+        (xy 92.786099 95.556821)
+        (xy 92.786789 95.563821)
+        (xy 92.841283 95.743462)
+        (xy 92.843019 95.746711)
+        (xy 92.843023 95.746719)
+        (xy 92.918245 95.887447)
+        (xy 92.929776 95.90902)
+        (xy 93.048867 96.054133)
+        (xy 93.19398 96.173224)
+        (xy 93.21232 96.183027)
+        (xy 93.220651 96.18748)
+        (xy 93.253951 96.223326)
+        (xy 93.258148 96.272072)
+        (xy 93.231467 96.313084)
+        (xy 93.185202 96.329)
+        (xy 91.904466 96.329)
+        (xy 91.865542 96.318143)
+        (xy 91.837858 96.288706)
+        (xy 91.829407 96.24919)
+        (xy 91.842631 96.211005)
+        (xy 91.852257 96.197096)
+        (xy 91.848211 96.189816)
+        (xy 91.035395 95.377)
+        (xy 91.397563 95.377)
+        (xy 91.401605 95.384)
+        (xy 92.027816 96.010211)
+        (xy 92.035096 96.014257)
+        (xy 92.041939 96.00952)
+        (xy 92.081988 95.960721)
+        (xy 92.08607 95.954613)
+        (xy 92.179207 95.780365)
+        (xy 92.18202 95.773573)
+        (xy 92.239372 95.584508)
+        (xy 92.240807 95.577298)
+        (xy 92.260173 95.380675)
+        (xy 92.260173 95.373325)
+        (xy 92.240807 95.176701)
+        (xy 92.239372 95.169491)
+        (xy 92.18202 94.980426)
+        (xy 92.179207 94.973634)
+        (xy 92.08607 94.799386)
+        (xy 92.081988 94.793278)
+        (xy 92.041939 94.744477)
+        (xy 92.035095 94.739741)
+        (xy 92.027816 94.743787)
+        (xy 91.401605 95.369999)
+        (xy 91.397563 95.377)
+        (xy 91.035395 95.377)
+        (xy 90.402182 94.743787)
+        (xy 90.394052 94.739269)
+        (xy 90.387453 94.739593)
+        (xy 90.364611 94.747504)
+        (xy 90.325094 94.739053)
+        (xy 90.295657 94.711369)
+        (xy 90.2848 94.672445)
+        (xy 90.2848 94.556903)
+        (xy 90.577742 94.556903)
+        (xy 90.581787 94.564182)
+        (xy 91.207999 95.190394)
+        (xy 91.215 95.194436)
+        (xy 91.222 95.190394)
+        (xy 91.848211 94.564182)
+        (xy 91.852257 94.556903)
+        (xy 91.847521 94.550059)
+        (xy 91.798722 94.510011)
+        (xy 91.792613 94.505929)
+        (xy 91.618365 94.412792)
+        (xy 91.611573 94.409979)
+        (xy 91.422508 94.352627)
+        (xy 91.415298 94.351192)
+        (xy 91.218675 94.331827)
+        (xy 91.211325 94.331827)
+        (xy 91.014701 94.351192)
+        (xy 91.007491 94.352627)
+        (xy 90.818426 94.409979)
+        (xy 90.811634 94.412792)
+        (xy 90.637383 94.505931)
+        (xy 90.631281 94.510008)
+        (xy 90.582479 94.550058)
+        (xy 90.577742 94.556903)
+        (xy 90.2848 94.556903)
+        (xy 90.2848 93.657095)
+        (xy 90.577741 93.657095)
+        (xy 90.582477 93.663939)
+        (xy 90.631278 93.703988)
+        (xy 90.637386 93.70807)
+        (xy 90.811634 93.801207)
+        (xy 90.818426 93.80402)
+        (xy 91.007491 93.861372)
+        (xy 91.014701 93.862807)
+        (xy 91.211325 93.882173)
+        (xy 91.218675 93.882173)
+        (xy 91.415298 93.862807)
+        (xy 91.422508 93.861372)
+        (xy 91.611573 93.80402)
+        (xy 91.618365 93.801207)
+        (xy 91.792613 93.70807)
+        (xy 91.798721 93.703988)
+        (xy 91.84752 93.663939)
+        (xy 91.852257 93.657096)
+        (xy 91.848211 93.649816)
+        (xy 91.222 93.023605)
+        (xy 91.215 93.019563)
+        (xy 91.207999 93.023605)
+        (xy 90.581787 93.649816)
+        (xy 90.577741 93.657095)
+        (xy 90.2848 93.657095)
+        (xy 90.2848 93.541554)
+        (xy 90.295657 93.50263)
+        (xy 90.325094 93.474946)
+        (xy 90.364611 93.466495)
+        (xy 90.387453 93.474405)
+        (xy 90.394052 93.474729)
+        (xy 90.402182 93.470211)
+        (xy 91.028394 92.844)
+        (xy 91.032436 92.837)
+        (xy 91.028394 92.829999)
+        (xy 90.402182 92.203787)
+        (xy 90.394052 92.199269)
+        (xy 90.387453 92.199593)
+        (xy 90.364611 92.207504)
+        (xy 90.325094 92.199053)
+        (xy 90.295657 92.171369)
+        (xy 90.2848 92.132445)
+        (xy 90.2848 92.016903)
+        (xy 90.577742 92.016903)
+        (xy 90.581787 92.024182)
+        (xy 91.207999 92.650394)
+        (xy 91.215 92.654436)
+        (xy 91.222 92.650394)
+        (xy 91.848211 92.024182)
+        (xy 91.852257 92.016903)
+        (xy 91.847521 92.010059)
+        (xy 91.798722 91.970011)
+        (xy 91.792613 91.965929)
+        (xy 91.618365 91.872792)
+        (xy 91.611573 91.869979)
+        (xy 91.422508 91.812627)
+        (xy 91.415298 91.811192)
+        (xy 91.218675 91.791827)
+        (xy 91.211325 91.791827)
+        (xy 91.014701 91.811192)
+        (xy 91.007491 91.812627)
+        (xy 90.818426 91.869979)
+        (xy 90.811634 91.872792)
+        (xy 90.637383 91.965931)
+        (xy 90.631281 91.970008)
+        (xy 90.582479 92.010058)
+        (xy 90.577742 92.016903)
+        (xy 90.2848 92.016903)
+        (xy 90.2848 91.117095)
+        (xy 90.577741 91.117095)
+        (xy 90.582477 91.123939)
+        (xy 90.631278 91.163988)
+        (xy 90.637386 91.16807)
+        (xy 90.811634 91.261207)
+        (xy 90.818426 91.26402)
+        (xy 91.007491 91.321372)
+        (xy 91.014701 91.322807)
+        (xy 91.211325 91.342173)
+        (xy 91.218675 91.342173)
+        (xy 91.415298 91.322807)
+        (xy 91.422508 91.321372)
+        (xy 91.611573 91.26402)
+        (xy 91.618365 91.261207)
+        (xy 91.792613 91.16807)
+        (xy 91.798721 91.163988)
+        (xy 91.84752 91.123939)
+        (xy 91.852257 91.117096)
+        (xy 91.848211 91.109816)
+        (xy 91.222 90.483605)
+        (xy 91.215 90.479563)
+        (xy 91.207999 90.483605)
+        (xy 90.581787 91.109816)
+        (xy 90.577741 91.117095)
+        (xy 90.2848 91.117095)
+        (xy 90.2848 91.001554)
+        (xy 90.295657 90.96263)
+        (xy 90.325094 90.934946)
+        (xy 90.364611 90.926495)
+        (xy 90.387453 90.934405)
+        (xy 90.394052 90.934729)
+        (xy 90.402182 90.930211)
+        (xy 91.028394 90.304)
+        (xy 91.032436 90.297)
+        (xy 91.028394 90.289999)
+        (xy 90.402182 89.663787)
+        (xy 90.394052 89.659269)
+        (xy 90.387453 89.659593)
+        (xy 90.364611 89.667504)
+        (xy 90.325094 89.659053)
+        (xy 90.295657 89.631369)
+        (xy 90.2848 89.592445)
+        (xy 90.2848 89.476903)
+        (xy 90.577742 89.476903)
+        (xy 90.581787 89.484182)
+        (xy 91.207999 90.110394)
+        (xy 91.215 90.114436)
+        (xy 91.222 90.110394)
+        (xy 91.848211 89.484182)
+        (xy 91.852257 89.476903)
+        (xy 91.847521 89.470059)
+        (xy 91.798722 89.430011)
+        (xy 91.792613 89.425929)
+        (xy 91.618365 89.332792)
+        (xy 91.611573 89.329979)
+        (xy 91.422508 89.272627)
+        (xy 91.415298 89.271192)
+        (xy 91.218675 89.251827)
+        (xy 91.211325 89.251827)
+        (xy 91.014701 89.271192)
+        (xy 91.007491 89.272627)
+        (xy 90.818426 89.329979)
+        (xy 90.811634 89.332792)
+        (xy 90.637383 89.425931)
+        (xy 90.631281 89.430008)
+        (xy 90.582479 89.470058)
+        (xy 90.577742 89.476903)
+        (xy 90.2848 89.476903)
+        (xy 90.2848 88.577095)
+        (xy 90.577741 88.577095)
+        (xy 90.582477 88.583939)
+        (xy 90.631278 88.623988)
+        (xy 90.637386 88.62807)
+        (xy 90.811634 88.721207)
+        (xy 90.818426 88.72402)
+        (xy 91.007491 88.781372)
+        (xy 91.014701 88.782807)
+        (xy 91.211325 88.802173)
+        (xy 91.218675 88.802173)
+        (xy 91.415298 88.782807)
+        (xy 91.422508 88.781372)
+        (xy 91.611573 88.72402)
+        (xy 91.618365 88.721207)
+        (xy 91.792613 88.62807)
+        (xy 91.798721 88.623988)
+        (xy 91.84752 88.583939)
+        (xy 91.852257 88.577096)
+        (xy 91.848211 88.569816)
+        (xy 91.222 87.943605)
+        (xy 91.215 87.939563)
+        (xy 91.207999 87.943605)
+        (xy 90.581787 88.569816)
+        (xy 90.577741 88.577095)
+        (xy 90.2848 88.577095)
+        (xy 90.2848 88.461554)
+        (xy 90.295657 88.42263)
+        (xy 90.325094 88.394946)
+        (xy 90.364611 88.386495)
+        (xy 90.387453 88.394405)
+        (xy 90.394052 88.394729)
+        (xy 90.402182 88.390211)
+        (xy 91.028394 87.764)
+        (xy 91.032436 87.757)
+        (xy 91.028394 87.749999)
+        (xy 90.402182 87.123787)
+        (xy 90.394052 87.119269)
+        (xy 90.387453 87.119593)
+        (xy 90.364611 87.127504)
+        (xy 90.325094 87.119053)
+        (xy 90.295657 87.091369)
+        (xy 90.2848 87.052445)
+        (xy 90.2848 86.936903)
+        (xy 90.577742 86.936903)
+        (xy 90.581787 86.944182)
+        (xy 91.207999 87.570394)
+        (xy 91.215 87.574436)
+        (xy 91.222 87.570394)
+        (xy 91.848211 86.944182)
+        (xy 91.852257 86.936903)
+        (xy 91.847521 86.930059)
+        (xy 91.798722 86.890011)
+        (xy 91.792613 86.885929)
+        (xy 91.618365 86.792792)
+        (xy 91.611573 86.789979)
+        (xy 91.422508 86.732627)
+        (xy 91.415298 86.731192)
+        (xy 91.218675 86.711827)
+        (xy 91.211325 86.711827)
+        (xy 91.014701 86.731192)
+        (xy 91.007491 86.732627)
+        (xy 90.818426 86.789979)
+        (xy 90.811634 86.792792)
+        (xy 90.637383 86.885931)
+        (xy 90.631281 86.890008)
+        (xy 90.582479 86.930058)
+        (xy 90.577742 86.936903)
+        (xy 90.2848 86.936903)
+        (xy 90.2848 86.52597)
+        (xy 90.285086 86.519416)
+        (xy 90.288477 86.480657)
+        (xy 90.278406 86.443075)
+        (xy 90.276987 86.436675)
+        (xy 90.270232 86.39836)
+        (xy 90.266942 86.392661)
+        (xy 90.264693 86.386482)
+        (xy 90.264702 86.386478)
+        (xy 90.263944 86.384648)
+        (xy 90.263936 86.384652)
+        (xy 90.261153 86.378686)
+        (xy 90.259452 86.372334)
+        (xy 90.237132 86.340458)
+        (xy 90.233609 86.334927)
+        (xy 90.217451 86.30694)
+        (xy 90.21745 86.306939)
+        (xy 90.21416 86.30124)
+        (xy 90.184351 86.276227)
+        (xy 90.179515 86.271795)
+        (xy 89.944815 86.037095)
+        (xy 90.577741 86.037095)
+        (xy 90.582477 86.043939)
+        (xy 90.631278 86.083988)
+        (xy 90.637386 86.08807)
+        (xy 90.811634 86.181207)
+        (xy 90.818426 86.18402)
+        (xy 91.007491 86.241372)
+        (xy 91.014701 86.242807)
+        (xy 91.211325 86.262173)
+        (xy 91.218675 86.262173)
+        (xy 91.415298 86.242807)
+        (xy 91.422508 86.241372)
+        (xy 91.611573 86.18402)
+        (xy 91.618365 86.181207)
+        (xy 91.792613 86.08807)
+        (xy 91.798721 86.083988)
+        (xy 91.84752 86.043939)
+        (xy 91.852257 86.037096)
+        (xy 91.848211 86.029816)
+        (xy 91.222 85.403605)
+        (xy 91.215 85.399563)
+        (xy 91.207999 85.403605)
+        (xy 90.581787 86.029816)
+        (xy 90.577741 86.037095)
+        (xy 89.944815 86.037095)
+        (xy 89.640306 85.732586)
+        (xy 89.619094 85.690445)
+        (xy 89.62716 85.643962)
+        (xy 89.641412 85.617301)
+        (xy 89.700938 85.421072)
+        (xy 89.720675 85.220675)
+        (xy 90.169827 85.220675)
+        (xy 90.189192 85.417298)
+        (xy 90.190627 85.424508)
+        (xy 90.247979 85.613573)
+        (xy 90.250792 85.620365)
+        (xy 90.343929 85.794613)
+        (xy 90.348011 85.800722)
+        (xy 90.388059 85.849521)
+        (xy 90.394903 85.854257)
+        (xy 90.402182 85.850211)
+        (xy 91.028394 85.224)
+        (xy 91.032436 85.217)
+        (xy 91.028394 85.209999)
+        (xy 90.402182 84.583787)
+        (xy 90.394903 84.579742)
+        (xy 90.388058 84.584479)
+        (xy 90.348008 84.633281)
+        (xy 90.343931 84.639383)
+        (xy 90.250792 84.813634)
+        (xy 90.247979 84.820426)
+        (xy 90.190627 85.009491)
+        (xy 90.189192 85.016701)
+        (xy 90.169827 85.213325)
+        (xy 90.169827 85.220675)
+        (xy 89.720675 85.220675)
+        (xy 89.721037 85.217)
+        (xy 89.720347 85.209999)
+        (xy 89.718068 85.186851)
+        (xy 89.700938 85.012928)
+        (xy 89.641412 84.816699)
+        (xy 89.544748 84.635853)
+        (xy 89.535071 84.624062)
+        (xy 89.417003 84.480195)
+        (xy 89.41466 84.47734)
+        (xy 89.395372 84.461511)
+        (xy 89.316647 84.396903)
+        (xy 90.577742 84.396903)
+        (xy 90.581787 84.404182)
+        (xy 91.207999 85.030394)
+        (xy 91.215 85.034436)
+        (xy 91.222 85.030394)
+        (xy 91.848211 84.404182)
+        (xy 91.852257 84.396903)
+        (xy 91.847521 84.390059)
+        (xy 91.798722 84.350011)
+        (xy 91.792613 84.345929)
+        (xy 91.618365 84.252792)
+        (xy 91.611573 84.249979)
+        (xy 91.422508 84.192627)
+        (xy 91.415298 84.191192)
+        (xy 91.218675 84.171827)
+        (xy 91.211325 84.171827)
+        (xy 91.014701 84.191192)
+        (xy 91.007491 84.192627)
+        (xy 90.818426 84.249979)
+        (xy 90.811634 84.252792)
+        (xy 90.637383 84.345931)
+        (xy 90.631281 84.350008)
+        (xy 90.582479 84.390058)
+        (xy 90.577742 84.396903)
+        (xy 89.316647 84.396903)
+        (xy 89.259006 84.349598)
+        (xy 89.259003 84.349596)
+        (xy 89.256147 84.347252)
+        (xy 89.075301 84.250588)
+        (xy 89.071774 84.249518)
+        (xy 89.071769 84.249516)
+        (xy 88.882603 84.192133)
+        (xy 88.882601 84.192132)
+        (xy 88.879072 84.191062)
+        (xy 88.875401 84.1907)
+        (xy 88.875399 84.1907)
+        (xy 88.678676 84.171325)
+        (xy 88.675 84.170963)
+        (xy 88.671324 84.171325)
+        (xy 88.4746 84.1907)
+        (xy 88.474596 84.1907)
+        (xy 88.470928 84.191062)
+        (xy 88.4674 84.192132)
+        (xy 88.467396 84.192133)
+        (xy 88.27823 84.249516)
+        (xy 88.278222 84.249519)
+        (xy 88.274699 84.250588)
+        (xy 88.271447 84.252325)
+        (xy 88.271445 84.252327)
+        (xy 88.097111 84.34551)
+        (xy 88.097106 84.345512)
+        (xy 88.093853 84.347252)
+        (xy 88.091 84.349593)
+        (xy 88.090993 84.349598)
+        (xy 87.938195 84.474996)
+        (xy 87.938189 84.475001)
+        (xy 87.93534 84.47734)
+        (xy 87.933001 84.480189)
+        (xy 87.932996 84.480195)
+        (xy 87.807598 84.632993)
+        (xy 87.807593 84.633)
+        (xy 87.805252 84.635853)
+        (xy 87.803512 84.639106)
+        (xy 87.80351 84.639111)
+        (xy 87.731111 84.774561)
+        (xy 87.708588 84.816699)
+        (xy 87.707519 84.820222)
+        (xy 87.707516 84.82023)
+        (xy 87.650775 85.00728)
+        (xy 87.649062 85.012928)
+        (xy 87.6487 85.016596)
+        (xy 87.6487 85.0166)
+        (xy 87.629604 85.21049)
+        (xy 87.628963 85.217)
+        (xy 87.629325 85.220675)
+        (xy 87.629325 85.220676)
+        (xy 87.647341 85.403605)
+        (xy 87.649062 85.421072)
+        (xy 87.650132 85.424601)
+        (xy 87.650133 85.424603)
+        (xy 87.707516 85.613769)
+        (xy 87.707518 85.613774)
+        (xy 87.708588 85.617301)
+        (xy 87.805252 85.798147)
+        (xy 87.807596 85.801003)
+        (xy 87.807598 85.801006)
+        (xy 87.932996 85.953804)
+        (xy 87.93534 85.95666)
+        (xy 87.954471 85.97236)
+        (xy 88.048825 86.049795)
+        (xy 88.093853 86.086748)
+        (xy 88.274699 86.183412)
+        (xy 88.470928 86.242938)
+        (xy 88.643921 86.259976)
+        (xy 88.666227 86.262173)
+        (xy 88.675 86.263037)
+        (xy 88.683773 86.262173)
+        (xy 88.706079 86.259976)
+        (xy 88.879072 86.242938)
+        (xy 89.075301 86.183412)
+        (xy 89.101962 86.16916)
+        (xy 89.148445 86.161094)
+        (xy 89.190586 86.182306)
+        (xy 89.626774 86.618494)
+        (xy 89.643076 86.64289)
+        (xy 89.6488 86.671668)
+        (xy 89.6488 87.092472)
+        (xy 89.635082 87.135773)
+        (xy 89.598934 87.163276)
+        (xy 89.553543 87.164948)
+        (xy 89.515471 87.140179)
+        (xy 89.41466 87.01734)
+        (xy 89.396562 87.002487)
+        (xy 89.259006 86.889598)
+        (xy 89.259003 86.889596)
+        (xy 89.256147 86.887252)
+        (xy 89.075301 86.790588)
+        (xy 89.071774 86.789518)
+        (xy 89.071769 86.789516)
+        (xy 88.882603 86.732133)
+        (xy 88.882601 86.732132)
+        (xy 88.879072 86.731062)
+        (xy 88.875401 86.7307)
+        (xy 88.875399 86.7307)
+        (xy 88.678676 86.711325)
+        (xy 88.675 86.710963)
+        (xy 88.671324 86.711325)
+        (xy 88.4746 86.7307)
+        (xy 88.474596 86.7307)
+        (xy 88.470928 86.731062)
+        (xy 88.4674 86.732132)
+        (xy 88.467396 86.732133)
+        (xy 88.27823 86.789516)
+        (xy 88.278222 86.789519)
+        (xy 88.274699 86.790588)
+        (xy 88.271447 86.792325)
+        (xy 88.271445 86.792327)
+        (xy 88.097111 86.88551)
+        (xy 88.097106 86.885512)
+        (xy 88.093853 86.887252)
+        (xy 88.091 86.889593)
+        (xy 88.090993 86.889598)
+        (xy 87.938195 87.014996)
+        (xy 87.938189 87.015001)
+        (xy 87.93534 87.01734)
+        (xy 87.933001 87.020189)
+        (xy 87.932996 87.020195)
+        (xy 87.807598 87.172993)
+        (xy 87.807593 87.173)
+        (xy 87.805252 87.175853)
+        (xy 87.803512 87.179106)
+        (xy 87.80351 87.179111)
+        (xy 87.713519 87.347474)
+        (xy 87.708588 87.356699)
+        (xy 87.707519 87.360222)
+        (xy 87.707516 87.36023)
+        (xy 87.660047 87.516715)
+        (xy 87.649062 87.552928)
+        (xy 87.6487 87.556596)
+        (xy 87.6487 87.5566)
+        (xy 87.629382 87.752745)
+        (xy 87.628963 87.757)
+        (xy 87.629325 87.760676)
+        (xy 87.647341 87.943605)
+        (xy 87.649062 87.961072)
+        (xy 87.650132 87.964601)
+        (xy 87.650133 87.964603)
+        (xy 87.707516 88.153769)
+        (xy 87.707518 88.153774)
+        (xy 87.708588 88.157301)
+        (xy 87.805252 88.338147)
+        (xy 87.807596 88.341003)
+        (xy 87.807598 88.341006)
+        (xy 87.932996 88.493804)
+        (xy 87.93534 88.49666)
+        (xy 87.938195 88.499003)
+        (xy 88.039936 88.5825)
+        (xy 88.093853 88.626748)
+        (xy 88.274699 88.723412)
+        (xy 88.470928 88.782938)
+        (xy 88.657797 88.801342)
+        (xy 88.666227 88.802173)
+        (xy 88.675 88.803037)
+        (xy 88.683773 88.802173)
+        (xy 88.690539 88.801506)
+        (xy 88.879072 88.782938)
+        (xy 89.075301 88.723412)
+        (xy 89.256147 88.626748)
+        (xy 89.41466 88.49666)
+        (xy 89.515471 88.37382)
+        (xy 89.553543 88.349052)
+        (xy 89.598934 88.350724)
+        (xy 89.635082 88.378227)
+        (xy 89.6488 88.421528)
+        (xy 89.6488 89.632472)
+        (xy 89.635082 89.675773)
+        (xy 89.598934 89.703276)
+        (xy 89.553543 89.704948)
+        (xy 89.515471 89.680179)
+        (xy 89.41466 89.55734)
+        (xy 89.382585 89.531017)
+        (xy 89.259006 89.429598)
+        (xy 89.259003 89.429596)
+        (xy 89.256147 89.427252)
+        (xy 89.075301 89.330588)
+        (xy 89.071774 89.329518)
+        (xy 89.071769 89.329516)
+        (xy 88.882603 89.272133)
+        (xy 88.882601 89.272132)
+        (xy 88.879072 89.271062)
+        (xy 88.875401 89.2707)
+        (xy 88.875399 89.2707)
+        (xy 88.678676 89.251325)
+        (xy 88.675 89.250963)
+        (xy 88.671324 89.251325)
+        (xy 88.4746 89.2707)
+        (xy 88.474596 89.2707)
+        (xy 88.470928 89.271062)
+        (xy 88.4674 89.272132)
+        (xy 88.467396 89.272133)
+        (xy 88.27823 89.329516)
+        (xy 88.278222 89.329519)
+        (xy 88.274699 89.330588)
+        (xy 88.271447 89.332325)
+        (xy 88.271445 89.332327)
+        (xy 88.097111 89.42551)
+        (xy 88.097106 89.425512)
+        (xy 88.093853 89.427252)
+        (xy 88.091 89.429593)
+        (xy 88.090993 89.429598)
+        (xy 87.938195 89.554996)
+        (xy 87.938189 89.555001)
+        (xy 87.93534 89.55734)
+        (xy 87.933001 89.560189)
+        (xy 87.932996 89.560195)
+        (xy 87.807598 89.712993)
+        (xy 87.807593 89.713)
+        (xy 87.805252 89.715853)
+        (xy 87.803512 89.719106)
+        (xy 87.80351 89.719111)
+        (xy 87.710327 89.893445)
+        (xy 87.708588 89.896699)
+        (xy 87.707519 89.900222)
+        (xy 87.707516 89.90023)
+        (xy 87.650133 90.089396)
+        (xy 87.649062 90.092928)
+        (xy 87.6487 90.096596)
+        (xy 87.6487 90.0966)
+        (xy 87.629604 90.290488)
+        (xy 87.628963 90.297)
+        (xy 87.629325 90.300676)
+        (xy 87.647341 90.483605)
+        (xy 87.649062 90.501072)
+        (xy 87.650132 90.504601)
+        (xy 87.650133 90.504603)
+        (xy 87.707516 90.693769)
+        (xy 87.707518 90.693774)
+        (xy 87.708588 90.697301)
+        (xy 87.805252 90.878147)
+        (xy 87.807596 90.881003)
+        (xy 87.807598 90.881006)
+        (xy 87.898438 90.991695)
+        (xy 87.93534 91.03666)
+        (xy 87.938195 91.039003)
+        (xy 88.03335 91.117095)
+        (xy 88.093853 91.166748)
+        (xy 88.274699 91.263412)
+        (xy 88.470928 91.322938)
+        (xy 88.657797 91.341342)
+        (xy 88.666227 91.342173)
+        (xy 88.675 91.343037)
+        (xy 88.683773 91.342173)
+        (xy 88.690539 91.341506)
+        (xy 88.879072 91.322938)
+        (xy 89.075301 91.263412)
+        (xy 89.256147 91.166748)
+        (xy 89.41466 91.03666)
+        (xy 89.515471 90.91382)
+        (xy 89.553543 90.889052)
+        (xy 89.598934 90.890724)
+        (xy 89.635082 90.918227)
+        (xy 89.6488 90.961528)
+        (xy 89.6488 92.172472)
+        (xy 89.635082 92.215773)
+        (xy 89.598934 92.243276)
+        (xy 89.553543 92.244948)
+        (xy 89.515471 92.220179)
+        (xy 89.41466 92.09734)
+        (xy 89.392354 92.079034)
+        (xy 89.259006 91.969598)
+        (xy 89.259003 91.969596)
+        (xy 89.256147 91.967252)
+        (xy 89.075301 91.870588)
+        (xy 89.071774 91.869518)
+        (xy 89.071769 91.869516)
+        (xy 88.882603 91.812133)
+        (xy 88.882601 91.812132)
+        (xy 88.879072 91.811062)
+        (xy 88.875401 91.8107)
+        (xy 88.875399 91.8107)
+        (xy 88.678676 91.791325)
+        (xy 88.675 91.790963)
+        (xy 88.671324 91.791325)
+        (xy 88.4746 91.8107)
+        (xy 88.474596 91.8107)
+        (xy 88.470928 91.811062)
+        (xy 88.4674 91.812132)
+        (xy 88.467396 91.812133)
+        (xy 88.27823 91.869516)
+        (xy 88.278222 91.869519)
+        (xy 88.274699 91.870588)
+        (xy 88.271447 91.872325)
+        (xy 88.271445 91.872327)
+        (xy 88.097111 91.96551)
+        (xy 88.097106 91.965512)
+        (xy 88.093853 91.967252)
+        (xy 88.091 91.969593)
+        (xy 88.090993 91.969598)
+        (xy 87.938195 92.094996)
+        (xy 87.938189 92.095001)
+        (xy 87.93534 92.09734)
+        (xy 87.933001 92.100189)
+        (xy 87.932996 92.100195)
+        (xy 87.807598 92.252993)
+        (xy 87.807593 92.253)
+        (xy 87.805252 92.255853)
+        (xy 87.803512 92.259106)
+        (xy 87.80351 92.259111)
+        (xy 87.715246 92.424242)
+        (xy 87.708588 92.436699)
+        (xy 87.707519 92.440222)
+        (xy 87.707516 92.44023)
+        (xy 87.658599 92.601489)
+        (xy 87.649062 92.632928)
+        (xy 87.6487 92.636596)
+        (xy 87.6487 92.6366)
+        (xy 87.629325 92.833324)
+        (xy 87.628963 92.837)
+        (xy 87.629325 92.840676)
+        (xy 87.647341 93.023605)
+        (xy 87.649062 93.041072)
+        (xy 87.650132 93.044601)
+        (xy 87.650133 93.044603)
+        (xy 87.707516 93.233769)
+        (xy 87.707518 93.233774)
+        (xy 87.708588 93.237301)
+        (xy 87.805252 93.418147)
+        (xy 87.807596 93.421003)
+        (xy 87.807598 93.421006)
+        (xy 87.918775 93.556476)
+        (xy 87.93534 93.57666)
+        (xy 87.938195 93.579003)
+        (xy 88.03335 93.657095)
+        (xy 88.093853 93.706748)
+        (xy 88.274699 93.803412)
+        (xy 88.470928 93.862938)
+        (xy 88.657797 93.881342)
+        (xy 88.666227 93.882173)
+        (xy 88.675 93.883037)
+        (xy 88.683773 93.882173)
+        (xy 88.690539 93.881506)
+        (xy 88.879072 93.862938)
+        (xy 89.075301 93.803412)
+        (xy 89.256147 93.706748)
+        (xy 89.41466 93.57666)
+        (xy 89.515471 93.45382)
+        (xy 89.553543 93.429052)
+        (xy 89.598934 93.430724)
+        (xy 89.635082 93.458227)
+        (xy 89.6488 93.501528)
+        (xy 89.6488 94.712472)
+        (xy 89.635082 94.755773)
+        (xy 89.598934 94.783276)
+        (xy 89.553543 94.784948)
+        (xy 89.515471 94.760179)
+        (xy 89.41466 94.63734)
+        (xy 89.398973 94.624466)
+        (xy 89.259006 94.509598)
+        (xy 89.259003 94.509596)
+        (xy 89.256147 94.507252)
+        (xy 89.238246 94.497684)
+        (xy 89.197523 94.475917)
+        (xy 89.075301 94.410588)
+        (xy 89.071774 94.409518)
+        (xy 89.071769 94.409516)
+        (xy 88.882603 94.352133)
+        (xy 88.882601 94.352132)
+        (xy 88.879072 94.351062)
+        (xy 88.875401 94.3507)
+        (xy 88.875399 94.3507)
+        (xy 88.678676 94.331325)
+        (xy 88.675 94.330963)
+        (xy 88.671324 94.331325)
+        (xy 88.4746 94.3507)
+        (xy 88.474596 94.3507)
+        (xy 88.470928 94.351062)
+        (xy 88.4674 94.352132)
+        (xy 88.467396 94.352133)
+        (xy 88.27823 94.409516)
+        (xy 88.278222 94.409519)
+        (xy 88.274699 94.410588)
+        (xy 88.271447 94.412325)
+        (xy 88.271445 94.412327)
+        (xy 88.097111 94.50551)
+        (xy 88.097106 94.505512)
+        (xy 88.093853 94.507252)
+        (xy 88.091 94.509593)
+        (xy 88.090993 94.509598)
+        (xy 87.938195 94.634996)
+        (xy 87.938189 94.635001)
+        (xy 87.93534 94.63734)
+        (xy 87.933001 94.640189)
+        (xy 87.932996 94.640195)
+        (xy 87.807598 94.792993)
+        (xy 87.807593 94.793)
+        (xy 87.805252 94.795853)
+        (xy 87.803512 94.799106)
+        (xy 87.80351 94.799111)
+        (xy 87.710327 94.973445)
+        (xy 87.708588 94.976699)
+        (xy 87.707519 94.980222)
+        (xy 87.707516 94.98023)
+        (xy 87.664835 95.120931)
+        (xy 87.649062 95.172928)
+        (xy 87.6487 95.176596)
+        (xy 87.6487 95.1766)
+        (xy 87.629652 95.37)
+        (xy 87.628963 95.377)
+        (xy 86.076718 95.377)
+        (xy 86.728724 94.724994)
+        (xy 86.733537 94.720583)
+        (xy 86.76336 94.69556)
+        (xy 86.78282 94.661853)
+        (xy 86.786319 94.65636)
+        (xy 86.808652 94.624466)
+        (xy 86.810354 94.61811)
+        (xy 86.813136 94.612147)
+        (xy 86.813145 94.612151)
+        (xy 86.813901 94.610324)
+        (xy 86.813891 94.610321)
+        (xy 86.81614 94.60414)
+        (xy 86.819432 94.59844)
+        (xy 86.826187 94.560121)
+        (xy 86.827605 94.553728)
+        (xy 86.837677 94.516143)
+        (xy 86.834286 94.477379)
+        (xy 86.834 94.470826)
+        (xy 86.834 88.40917)
+        (xy 86.834286 88.402616)
+        (xy 86.835017 88.394257)
+        (xy 86.837677 88.363857)
+        (xy 86.827606 88.326275)
+        (xy 86.826187 88.319875)
+        (xy 86.819432 88.28156)
+        (xy 86.816142 88.275861)
+        (xy 86.813893 88.269682)
+        (xy 86.813902 88.269678)
+        (xy 86.813144 88.267848)
+        (xy 86.813136 88.267852)
+        (xy 86.810353 88.261886)
+        (xy 86.808652 88.255534)
+        (xy 86.797578 88.239719)
+        (xy 86.786334 88.22366)
+        (xy 86.782809 88.218127)
+        (xy 86.780511 88.214147)
+        (xy 86.76336 88.18444)
+        (xy 86.733551 88.159427)
+        (xy 86.728715 88.154995)
+        (xy 85.610004 87.036284)
+        (xy 85.605572 87.031448)
+        (xy 85.58056 87.00164)
+        (xy 85.574867 86.998353)
+        (xy 85.574861 86.998348)
+        (xy 85.546866 86.982185)
+        (xy 85.541335 86.978662)
+        (xy 85.535844 86.974818)
+        (xy 85.509466 86.956348)
+        (xy 85.503111 86.954644)
+        (xy 85.49715 86.951865)
+        (xy 85.497153 86.951857)
+        (xy 85.495321 86.951098)
+        (xy 85.495319 86.951107)
+        (xy 85.489136 86.948856)
+        (xy 85.48344 86.945568)
+        (xy 85.476963 86.944426)
+        (xy 85.476961 86.944425)
+        (xy 85.445133 86.938813)
+        (xy 85.438731 86.937394)
+        (xy 85.407498 86.929025)
+        (xy 85.407493 86.929024)
+        (xy 85.401143 86.927323)
+        (xy 85.394591 86.927896)
+        (xy 85.394589 86.927896)
+        (xy 85.362384 86.930714)
+        (xy 85.35583 86.931)
+        (xy 81.596831 86.931)
+        (xy 81.565592 86.924205)
+        (xy 81.539999 86.905046)
+        (xy 81.518469 86.8802)
+        (xy 81.510018 86.870447)
+        (xy 81.505496 86.867541)
+        (xy 81.505494 86.867539)
+        (xy 81.394602 86.796272)
+        (xy 81.394599 86.79627)
+        (xy 81.390081 86.793367)
+        (xy 81.384925 86.791853)
+        (xy 81.384923 86.791852)
+        (xy 81.258447 86.754715)
+        (xy 81.258442 86.754714)
+        (xy 81.253285 86.7532)
+        (xy 81.110715 86.7532)
+        (xy 81.105558 86.754714)
+        (xy 81.105552 86.754715)
+        (xy 80.979076 86.791852)
+        (xy 80.979071 86.791854)
+        (xy 80.973919 86.793367)
+        (xy 80.969403 86.796269)
+        (xy 80.969397 86.796272)
+        (xy 80.858505 86.867539)
+        (xy 80.858499 86.867543)
+        (xy 80.853982 86.870447)
+        (xy 80.850461 86.874509)
+        (xy 80.85046 86.874511)
+        (xy 80.824001 86.905046)
+        (xy 80.798408 86.924205)
+        (xy 80.767169 86.931)
+        (xy 76.97917 86.931)
+        (xy 76.972616 86.930714)
+        (xy 76.94041 86.927896)
+        (xy 76.940408 86.927896)
+        (xy 76.933857 86.927323)
+        (xy 76.927507 86.929024)
+        (xy 76.9275 86.929025)
+        (xy 76.896271 86.937393)
+        (xy 76.88987 86.938812)
+        (xy 76.858038 86.944425)
+        (xy 76.858034 86.944426)
+        (xy 76.85156 86.945568)
+        (xy 76.845864 86.948856)
+        (xy 76.83968 86.951107)
+        (xy 76.839677 86.9511)
+        (xy 76.837845 86.951858)
+        (xy 76.837849 86.951866)
+        (xy 76.831884 86.954646)
+        (xy 76.825534 86.956349)
+        (xy 76.820149 86.960118)
+        (xy 76.820143 86.960122)
+        (xy 76.793655 86.978668)
+        (xy 76.788127 86.98219)
+        (xy 76.760142 86.998348)
+        (xy 76.75444 87.00164)
+        (xy 76.750215 87.006674)
+        (xy 76.75021 87.006679)
+        (xy 76.729421 87.031454)
+        (xy 76.72499 87.036288)
+        (xy 73.601106 90.160174)
+        (xy 73.57671 90.176476)
+        (xy 73.547932 90.1822)
+        (xy 73.461715 90.1822)
+        (xy 73.456558 90.183714)
+        (xy 73.456552 90.183715)
+        (xy 73.330076 90.220852)
+        (xy 73.330071 90.220854)
+        (xy 73.324919 90.222367)
+        (xy 73.320403 90.225269)
+        (xy 73.320397 90.225272)
+        (xy 73.209505 90.296539)
+        (xy 73.209499 90.296543)
+        (xy 73.204982 90.299447)
+        (xy 73.201461 90.303509)
+        (xy 73.20146 90.303511)
+        (xy 73.11514 90.403128)
+        (xy 73.115136 90.403133)
+        (xy 73.111618 90.407194)
+        (xy 73.109385 90.412082)
+        (xy 73.109382 90.412088)
+        (xy 73.054626 90.531987)
+        (xy 73.054624 90.531993)
+        (xy 73.052392 90.536881)
+        (xy 73.051627 90.542195)
+        (xy 73.051626 90.542202)
+        (xy 73.041916 90.609741)
+        (xy 73.032102 90.678)
+        (xy 72.692057 90.678)
+        (xy 72.743608 90.565119)
+        (xy 72.763898 90.424)
+        (xy 72.743608 90.282881)
+        (xy 72.684382 90.153194)
+        (xy 72.591018 90.045447)
+        (xy 72.586496 90.042541)
+        (xy 72.586494 90.042539)
+        (xy 72.475602 89.971272)
+        (xy 72.475599 89.97127)
+        (xy 72.471081 89.968367)
+        (xy 72.465925 89.966853)
+        (xy 72.465923 89.966852)
+        (xy 72.339447 89.929715)
+        (xy 72.339442 89.929714)
+        (xy 72.334285 89.9282)
+        (xy 72.191715 89.9282)
+        (xy 72.186559 89.929713)
+        (xy 72.186551 89.929715)
+        (xy 72.115964 89.950442)
+        (xy 72.067245 89.948266)
+        (xy 72.030105 89.91666)
+        (xy 72.020164 89.868916)
+        (xy 72.041603 89.825116)
+        (xy 74.353893 87.512826)
+        (xy 74.37829 87.496524)
+        (xy 74.407068 87.4908)
+        (xy 74.487904 87.4908)
+        (xy 74.493285 87.4908)
+        (xy 74.630081 87.450633)
+        (xy 74.750018 87.373553)
+        (xy 74.843382 87.265806)
+        (xy 74.902608 87.136119)
+        (xy 74.922898 86.995)
+        (xy 74.921055 86.982185)
+        (xy 74.903373 86.859202)
+        (xy 74.902608 86.853881)
+        (xy 74.843382 86.724194)
+        (xy 74.750018 86.616447)
+        (xy 74.745496 86.613541)
+        (xy 74.745494 86.613539)
+        (xy 74.634602 86.542272)
+        (xy 74.634599 86.54227)
+        (xy 74.630081 86.539367)
+        (xy 74.624925 86.537853)
+        (xy 74.624923 86.537852)
+        (xy 74.498447 86.500715)
+        (xy 74.498442 86.500714)
+        (xy 74.493285 86.4992)
+        (xy 74.350715 86.4992)
+        (xy 74.345558 86.500714)
+        (xy 74.345552 86.500715)
+        (xy 74.219076 86.537852)
+        (xy 74.219071 86.537854)
+        (xy 74.213919 86.539367)
+        (xy 74.209403 86.542269)
+        (xy 74.209397 86.542272)
+        (xy 74.098505 86.613539)
+        (xy 74.098499 86.613543)
+        (xy 74.093982 86.616447)
+        (xy 74.090461 86.620509)
+        (xy 74.09046 86.620511)
+        (xy 74.00414 86.720128)
+        (xy 74.004136 86.720133)
+        (xy 74.000618 86.724194)
+        (xy 73.998385 86.729082)
+        (xy 73.998382 86.729088)
+        (xy 73.943626 86.848987)
+        (xy 73.943624 86.848993)
+        (xy 73.941392 86.853881)
+        (xy 73.940627 86.859195)
+        (xy 73.940626 86.859202)
+        (xy 73.922944 86.98219)
+        (xy 73.921102 86.995)
+        (xy 73.921867 87.000321)
+        (xy 73.921867 87.000324)
+        (xy 73.922178 87.002487)
+        (xy 73.919094 87.036936)
+        (xy 73.900917 87.066361)
+        (xy 71.645306 89.321974)
+        (xy 71.62091 89.338276)
+        (xy 71.592132 89.344)
+        (xy 69.486174 89.344)
+        (xy 69.479621 89.343714)
+        (xy 69.44741 89.340896)
+        (xy 69.447408 89.340896)
+        (xy 69.440857 89.340323)
+        (xy 69.434507 89.342024)
+        (xy 69.434499 89.342025)
+        (xy 69.403266 89.350394)
+        (xy 69.396865 89.351813)
+        (xy 69.365037 89.357425)
+        (xy 69.365032 89.357426)
+        (xy 69.35856 89.358568)
+        (xy 69.352866 89.361854)
+        (xy 69.346681 89.364106)
+        (xy 69.346678 89.364099)
+        (xy 69.344842 89.36486)
+        (xy 69.344846 89.364867)
+        (xy 69.338888 89.367644)
+        (xy 69.332534 89.369348)
+        (xy 69.327147 89.373119)
+        (xy 69.327142 89.373122)
+        (xy 69.300655 89.391667)
+        (xy 69.295128 89.395189)
+        (xy 69.267133 89.411352)
+        (xy 69.267129 89.411355)
+        (xy 69.26144 89.41464)
+        (xy 69.257215 89.419673)
+        (xy 69.257211 89.419678)
+        (xy 69.236421 89.444454)
+        (xy 69.23199 89.449288)
+        (xy 65.422306 93.258974)
+        (xy 65.39791 93.275276)
+        (xy 65.369132 93.281)
+        (xy 63.548858 93.281)
+        (xy 63.5144 93.272641)
+        (xy 63.487603 93.249421)
+        (xy 63.474424 93.216504)
+        (xy 63.473374 93.209208)
+        (xy 63.473373 93.209207)
+        (xy 63.472608 93.203881)
+        (xy 63.413382 93.074194)
+        (xy 63.407453 93.067352)
+        (xy 63.369546 93.023605)
+        (xy 63.320018 92.966447)
+        (xy 63.315496 92.963541)
+        (xy 63.315494 92.963539)
+        (xy 63.204602 92.892272)
+        (xy 63.204599 92.89227)
+        (xy 63.200081 92.889367)
+        (xy 63.194925 92.887853)
+        (xy 63.194923 92.887852)
+        (xy 63.068447 92.850715)
+        (xy 63.068442 92.850714)
+        (xy 63.063285 92.8492)
+        (xy 62.920715 92.8492)
+        (xy 62.915558 92.850714)
+        (xy 62.915552 92.850715)
+        (xy 62.789076 92.887852)
+        (xy 62.789071 92.887854)
+        (xy 62.783919 92.889367)
+        (xy 62.779403 92.892269)
+        (xy 62.779397 92.892272)
+        (xy 62.668505 92.963539)
+        (xy 62.668499 92.963543)
+        (xy 62.663982 92.966447)
+        (xy 62.660461 92.970509)
+        (xy 62.66046 92.970511)
+        (xy 62.57414 93.070128)
+        (xy 62.574136 93.070133)
+        (xy 62.570618 93.074194)
+        (xy 62.568385 93.079082)
+        (xy 62.568382 93.079088)
+        (xy 62.513626 93.198987)
+        (xy 62.513624 93.198993)
+        (xy 62.511392 93.203881)
+        (xy 62.510627 93.209195)
+        (xy 62.510626 93.209202)
+        (xy 62.495306 93.315758)
+        (xy 62.491102 93.345)
+        (xy 62.491867 93.350321)
+        (xy 62.510626 93.480797)
+        (xy 62.510627 93.480802)
+        (xy 62.511392 93.486119)
+        (xy 62.513624 93.491008)
+        (xy 62.513626 93.491012)
+        (xy 62.568382 93.610911)
+        (xy 62.568383 93.610913)
+        (xy 62.570618 93.615806)
+        (xy 62.606395 93.657095)
+        (xy 62.612859 93.664554)
+        (xy 62.630462 93.703098)
+        (xy 62.624431 93.745039)
+        (xy 62.596683 93.777062)
+        (xy 62.556027 93.789)
+        (xy 62.390831 93.789)
+        (xy 62.359592 93.782205)
+        (xy 62.333999 93.763046)
+        (xy 62.318395 93.745039)
+        (xy 62.304018 93.728447)
+        (xy 62.299496 93.725541)
+        (xy 62.299494 93.725539)
+        (xy 62.188602 93.654272)
+        (xy 62.188599 93.65427)
+        (xy 62.184081 93.651367)
+        (xy 62.178925 93.649853)
+        (xy 62.178923 93.649852)
+        (xy 62.052447 93.612715)
+        (xy 62.052442 93.612714)
+        (xy 62.047285 93.6112)
+        (xy 61.904715 93.6112)
+        (xy 61.899558 93.612714)
+        (xy 61.899552 93.612715)
+        (xy 61.773076 93.649852)
+        (xy 61.773071 93.649854)
+        (xy 61.767919 93.651367)
+        (xy 61.763403 93.654269)
+        (xy 61.763397 93.654272)
+        (xy 61.652505 93.725539)
+        (xy 61.652499 93.725543)
+        (xy 61.647982 93.728447)
+        (xy 61.644461 93.732509)
+        (xy 61.64446 93.732511)
+        (xy 61.55814 93.832128)
+        (xy 61.558136 93.832133)
+        (xy 61.554618 93.836194)
+        (xy 61.552385 93.841082)
+        (xy 61.552382 93.841088)
+        (xy 61.497626 93.960987)
+        (xy 61.497624 93.960993)
+        (xy 61.495392 93.965881)
+        (xy 61.494627 93.971195)
+        (xy 61.494626 93.971202)
+        (xy 61.476515 94.097174)
+        (xy 61.475102 94.107)
+        (xy 47.562 94.107)
+        (xy 47.562 88.271064)
+        (xy 47.569755 88.237804)
+        (xy 47.59142 88.211405)
+        (xy 47.651955 88.164955)
+        (xy 47.743641 88.045468)
+        (xy 47.801277 87.906322)
+        (xy 47.820936 87.757)
+        (xy 47.801277 87.607678)
+        (xy 47.747621 87.478141)
+        (xy 47.745525 87.47308)
+        (xy 47.745524 87.473079)
+        (xy 47.743641 87.468532)
+        (xy 47.651955 87.349045)
+        (xy 47.59142 87.302594)
+        (xy 47.569755 87.276196)
+        (xy 47.562 87.242936)
+        (xy 47.562 86.614)
+        (xy 62.745102 86.614)
+        (xy 62.745867 86.619321)
+        (xy 62.764626 86.749797)
+        (xy 62.764627 86.749802)
+        (xy 62.765392 86.755119)
+        (xy 62.767624 86.760008)
+        (xy 62.767626 86.760012)
+        (xy 62.822382 86.879911)
+        (xy 62.822383 86.879913)
+        (xy 62.824618 86.884806)
+        (xy 62.828138 86.888869)
+        (xy 62.82814 86.888871)
+        (xy 62.855333 86.920253)
+        (xy 62.917982 86.992553)
+        (xy 62.922504 86.995459)
+        (xy 62.922505 86.99546)
+        (xy 63.011174 87.052445)
+        (xy 63.037919 87.069633)
+        (xy 63.174715 87.1098)
+        (xy 63.311904 87.1098)
+        (xy 63.317285 87.1098)
+        (xy 63.454081 87.069633)
+        (xy 63.457256 87.067592)
+        (xy 63.505528 87.062982)
+        (xy 63.546911 87.089577)
+        (xy 63.563 87.136063)
+        (xy 63.563 87.44)
+        (xy 63.552925 87.4776)
+        (xy 63.5254 87.505125)
+        (xy 63.4878 87.5152)
+        (xy 63.428715 87.5152)
+        (xy 63.423558 87.516714)
+        (xy 63.423552 87.516715)
+        (xy 63.297076 87.553852)
+        (xy 63.297071 87.553854)
+        (xy 63.291919 87.555367)
+        (xy 63.287403 87.558269)
+        (xy 63.287397 87.558272)
+        (xy 63.176505 87.629539)
+        (xy 63.176499 87.629543)
+        (xy 63.171982 87.632447)
+        (xy 63.168461 87.636509)
+        (xy 63.16846 87.636511)
+        (xy 63.08214 87.736128)
+        (xy 63.082136 87.736133)
+        (xy 63.078618 87.740194)
+        (xy 63.076385 87.745082)
+        (xy 63.076382 87.745088)
+        (xy 63.021626 87.864987)
+        (xy 63.021624 87.864993)
+        (xy 63.019392 87.869881)
+        (xy 63.018627 87.875195)
+        (xy 63.018626 87.875202)
+        (xy 63.005773 87.964603)
+        (xy 62.999102 88.011)
+        (xy 62.999867 88.016321)
+        (xy 63.018626 88.146797)
+        (xy 63.018627 88.146802)
+        (xy 63.019392 88.152119)
+        (xy 63.021624 88.157008)
+        (xy 63.021626 88.157012)
+        (xy 63.076382 88.276911)
+        (xy 63.076383 88.276913)
+        (xy 63.078618 88.281806)
+        (xy 63.171982 88.389553)
+        (xy 63.176504 88.392459)
+        (xy 63.176505 88.39246)
+        (xy 63.285947 88.462795)
+        (xy 63.291919 88.466633)
+        (xy 63.428715 88.5068)
+        (xy 63.565904 88.5068)
+        (xy 63.571285 88.5068)
+        (xy 63.708081 88.466633)
+        (xy 63.828018 88.389553)
+        (xy 63.921382 88.281806)
+        (xy 63.980608 88.152119)
+        (xy 64.000898 88.011)
+        (xy 63.999821 88.003513)
+        (xy 64.002902 87.969066)
+        (xy 64.021079 87.939639)
+        (xy 64.093724 87.866994)
+        (xy 64.098537 87.862583)
+        (xy 64.12836 87.83756)
+        (xy 64.147818 87.803856)
+        (xy 64.151333 87.798338)
+        (xy 64.173651 87.766466)
+        (xy 64.175354 87.760107)
+        (xy 64.178134 87.754147)
+        (xy 64.178144 87.754151)
+        (xy 64.178901 87.752324)
+        (xy 64.178891 87.752321)
+        (xy 64.18114 87.74614)
+        (xy 64.184432 87.74044)
+        (xy 64.191189 87.702112)
+        (xy 64.192605 87.695724)
+        (xy 64.202677 87.658143)
+        (xy 64.199285 87.619383)
+        (xy 64.199 87.61283)
+        (xy 64.199 82.296)
+        (xy 73.032102 82.296)
+        (xy 73.032867 82.30132)
+        (xy 73.032867 82.301321)
+        (xy 73.051626 82.431797)
+        (xy 73.051627 82.431802)
+        (xy 73.052392 82.437119)
+        (xy 73.054624 82.442008)
+        (xy 73.054626 82.442012)
+        (xy 73.109382 82.561911)
+        (xy 73.109383 82.561913)
+        (xy 73.111618 82.566806)
+        (xy 73.204982 82.674553)
+        (xy 73.209504 82.677459)
+        (xy 73.209505 82.67746)
+        (xy 73.229296 82.690179)
+        (xy 73.324919 82.751633)
+        (xy 73.461715 82.7918)
+        (xy 73.547932 82.7918)
+        (xy 73.57671 82.797524)
+        (xy 73.601106 82.813826)
+        (xy 76.724995 85.937715)
+        (xy 76.729427 85.942551)
+        (xy 76.75444 85.97236)
+        (xy 76.788144 85.991819)
+        (xy 76.793646 85.995323)
+        (xy 76.825534 86.017651)
+        (xy 76.83189 86.019354)
+        (xy 76.837852 86.022134)
+        (xy 76.837847 86.022143)
+        (xy 76.839675 86.0229)
+        (xy 76.839679 86.022892)
+        (xy 76.845862 86.025142)
+        (xy 76.85156 86.028432)
+        (xy 76.889885 86.035189)
+        (xy 76.89627 86.036604)
+        (xy 76.933857 86.046677)
+        (xy 76.972616 86.043285)
+        (xy 76.97917 86.043)
+        (xy 80.767169 86.043)
+        (xy 80.798408 86.049795)
+        (xy 80.824001 86.068954)
+        (xy 80.838016 86.085128)
+        (xy 80.853982 86.103553)
+        (xy 80.858504 86.106459)
+        (xy 80.858505 86.10646)
+        (xy 80.969397 86.177727)
+        (xy 80.973919 86.180633)
+        (xy 81.110715 86.2208)
+        (xy 81.247904 86.2208)
+        (xy 81.253285 86.2208)
+        (xy 81.390081 86.180633)
+        (xy 81.510018 86.103553)
+        (xy 81.539999 86.068954)
+        (xy 81.565592 86.049795)
+        (xy 81.596831 86.043)
+        (xy 84.72083 86.043)
+        (xy 84.727383 86.043285)
+        (xy 84.766143 86.046677)
+        (xy 84.803728 86.036605)
+        (xy 84.810121 86.035187)
+        (xy 84.84844 86.028432)
+        (xy 84.85414 86.02514)
+        (xy 84.860321 86.022891)
+        (xy 84.860324 86.022901)
+        (xy 84.862151 86.022145)
+        (xy 84.862147 86.022136)
+        (xy 84.86811 86.019354)
+        (xy 84.874466 86.017652)
+        (xy 84.90636 85.995319)
+        (xy 84.911853 85.99182)
+        (xy 84.94556 85.97236)
+        (xy 84.970583 85.942537)
+        (xy 84.974994 85.937724)
+        (xy 86.855724 84.056994)
+        (xy 86.860537 84.052583)
+        (xy 86.89036 84.02756)
+        (xy 86.90982 83.993853)
+        (xy 86.913319 83.98836)
+        (xy 86.935652 83.956466)
+        (xy 86.937354 83.95011)
+        (xy 86.940136 83.944147)
+        (xy 86.940145 83.944151)
+        (xy 86.940901 83.942324)
+        (xy 86.940891 83.942321)
+        (xy 86.94314 83.93614)
+        (xy 86.946432 83.93044)
+        (xy 86.953187 83.892121)
+        (xy 86.954605 83.885728)
+        (xy 86.964677 83.848143)
+        (xy 86.961286 83.809379)
+        (xy 86.961 83.802826)
+        (xy 86.961 82.677)
+        (xy 87.628963 82.677)
+        (xy 87.629325 82.680675)
+        (xy 87.629325 82.680676)
+        (xy 87.647971 82.87)
+        (xy 87.649062 82.881072)
+        (xy 87.650132 82.884601)
+        (xy 87.650133 82.884603)
+        (xy 87.707516 83.073769)
+        (xy 87.707518 83.073774)
+        (xy 87.708588 83.077301)
+        (xy 87.805252 83.258147)
+        (xy 87.807596 83.261003)
+        (xy 87.807598 83.261006)
+        (xy 87.920651 83.398761)
+        (xy 87.93534 83.41666)
+        (xy 87.954627 83.432488)
+        (xy 88.044464 83.506216)
+        (xy 88.093853 83.546748)
+        (xy 88.274699 83.643412)
+        (xy 88.470928 83.702938)
+        (xy 88.657797 83.721342)
+        (xy 88.666227 83.722173)
+        (xy 88.675 83.723037)
+        (xy 88.683773 83.722173)
+        (xy 88.690539 83.721506)
+        (xy 88.879072 83.702938)
+        (xy 89.075301 83.643412)
+        (xy 89.256147 83.546748)
+        (xy 89.316649 83.497095)
+        (xy 90.577741 83.497095)
+        (xy 90.582477 83.503939)
+        (xy 90.631278 83.543988)
+        (xy 90.637386 83.54807)
+        (xy 90.811634 83.641207)
+        (xy 90.818426 83.64402)
+        (xy 91.007491 83.701372)
+        (xy 91.014701 83.702807)
+        (xy 91.211325 83.722173)
+        (xy 91.218675 83.722173)
+        (xy 91.415298 83.702807)
+        (xy 91.422508 83.701372)
+        (xy 91.611573 83.64402)
+        (xy 91.618365 83.641207)
+        (xy 91.792613 83.54807)
+        (xy 91.798721 83.543988)
+        (xy 91.84752 83.503939)
+        (xy 91.852257 83.497096)
+        (xy 91.848211 83.489816)
+        (xy 91.222 82.863605)
+        (xy 91.215 82.859563)
+        (xy 91.207999 82.863605)
+        (xy 90.581787 83.489816)
+        (xy 90.577741 83.497095)
+        (xy 89.316649 83.497095)
+        (xy 89.41466 83.41666)
+        (xy 89.544748 83.258147)
+        (xy 89.641412 83.077301)
+        (xy 89.700938 82.881072)
+        (xy 89.720675 82.680675)
+        (xy 90.169827 82.680675)
+        (xy 90.189192 82.877298)
+        (xy 90.190627 82.884508)
+        (xy 90.247979 83.073573)
+        (xy 90.250792 83.080365)
+        (xy 90.343929 83.254613)
+        (xy 90.348011 83.260722)
+        (xy 90.388059 83.309521)
+        (xy 90.394903 83.314257)
+        (xy 90.402182 83.310211)
+        (xy 91.028394 82.684)
+        (xy 91.032436 82.677)
+        (xy 91.397563 82.677)
+        (xy 91.401605 82.684)
+        (xy 92.027816 83.310211)
+        (xy 92.035096 83.314257)
+        (xy 92.041939 83.30952)
+        (xy 92.081988 83.260721)
+        (xy 92.08607 83.254613)
+        (xy 92.179207 83.080365)
+        (xy 92.18202 83.073573)
+        (xy 92.239372 82.884508)
+        (xy 92.240807 82.877298)
+        (xy 92.240836 82.877)
+        (xy 92.768389 82.877)
+        (xy 92.768751 82.880676)
+        (xy 92.786099 83.056821)
+        (xy 92.786789 83.063821)
+        (xy 92.841283 83.243462)
+        (xy 92.843019 83.246711)
+        (xy 92.843023 83.246719)
+        (xy 92.908255 83.368757)
+        (xy 92.929776 83.40902)
+        (xy 93.048867 83.554133)
+        (xy 93.19398 83.673224)
+        (xy 93.246641 83.701372)
+        (xy 93.35628 83.759976)
+        (xy 93.356283 83.759977)
+        (xy 93.359538 83.761717)
+        (xy 93.539179 83.816211)
+        (xy 93.726 83.834611)
+        (xy 93.912821 83.816211)
+        (xy 94.092462 83.761717)
+        (xy 94.25802 83.673224)
+        (xy 94.403133 83.554133)
+        (xy 94.522224 83.40902)
+        (xy 94.610717 83.243462)
+        (xy 94.665211 83.063821)
+        (xy 94.683611 82.877)
+        (xy 94.665211 82.690179)
+        (xy 94.610717 82.510538)
+        (xy 94.608862 82.507068)
+        (xy 94.523965 82.348238)
+        (xy 94.522224 82.34498)
+        (xy 94.403133 82.199867)
+        (xy 94.396471 82.1944)
+        (xy 94.260876 82.08312)
+        (xy 94.25802 82.080776)
+        (xy 94.241665 82.072034)
+        (xy 94.095719 81.994023)
+        (xy 94.095711 81.994019)
+        (xy 94.092462 81.992283)
+        (xy 94.002641 81.965035)
+        (xy 93.916352 81.93886)
+        (xy 93.91635 81.938859)
+        (xy 93.912821 81.937789)
+        (xy 93.90915 81.937427)
+        (xy 93.909148 81.937427)
+        (xy 93.729676 81.919751)
+        (xy 93.726 81.919389)
+        (xy 93.722324 81.919751)
+        (xy 93.542851 81.937427)
+        (xy 93.542847 81.937427)
+        (xy 93.539179 81.937789)
+        (xy 93.535651 81.938859)
+        (xy 93.535647 81.93886)
+        (xy 93.363068 81.991212)
+        (xy 93.363066 81.991212)
+        (xy 93.359538 81.992283)
+        (xy 93.356292 81.994018)
+        (xy 93.35628 81.994023)
+        (xy 93.197238 82.079034)
+        (xy 93.197233 82.079036)
+        (xy 93.19398 82.080776)
+        (xy 93.191127 82.083117)
+        (xy 93.191123 82.08312)
+        (xy 93.051722 82.197523)
+        (xy 93.051716 82.197528)
+        (xy 93.048867 82.199867)
+        (xy 93.046528 82.202716)
+        (xy 93.046523 82.202722)
+        (xy 92.93212 82.342123)
+        (xy 92.932117 82.342127)
+        (xy 92.929776 82.34498)
+        (xy 92.928036 82.348233)
+        (xy 92.928034 82.348238)
+        (xy 92.843023 82.50728)
+        (xy 92.843018 82.507292)
+        (xy 92.841283 82.510538)
+        (xy 92.840212 82.514066)
+        (xy 92.840212 82.514068)
+        (xy 92.788812 82.683511)
+        (xy 92.786789 82.690179)
+        (xy 92.786427 82.693847)
+        (xy 92.786427 82.693851)
+        (xy 92.774611 82.813826)
+        (xy 92.768389 82.877)
+        (xy 92.240836 82.877)
+        (xy 92.260173 82.680675)
+        (xy 92.260173 82.673325)
+        (xy 92.240807 82.476701)
+        (xy 92.239372 82.469491)
+        (xy 92.18202 82.280426)
+        (xy 92.179207 82.273634)
+        (xy 92.08607 82.099386)
+        (xy 92.081988 82.093278)
+        (xy 92.041939 82.044477)
+        (xy 92.035095 82.039741)
+        (xy 92.027816 82.043787)
+        (xy 91.401605 82.669999)
+        (xy 91.397563 82.677)
+        (xy 91.032436 82.677)
+        (xy 91.028394 82.669999)
+        (xy 90.402182 82.043787)
+        (xy 90.394903 82.039742)
+        (xy 90.388058 82.044479)
+        (xy 90.348008 82.093281)
+        (xy 90.343931 82.099383)
+        (xy 90.250792 82.273634)
+        (xy 90.247979 82.280426)
+        (xy 90.190627 82.469491)
+        (xy 90.189192 82.476701)
+        (xy 90.169827 82.673325)
+        (xy 90.169827 82.680675)
+        (xy 89.720675 82.680675)
+        (xy 89.721037 82.677)
+        (xy 89.720347 82.669999)
+        (xy 89.717504 82.641132)
+        (xy 89.700938 82.472928)
+        (xy 89.641412 82.276699)
+        (xy 89.544748 82.095853)
+        (xy 89.41466 81.93734)
+        (xy 89.406678 81.930789)
+        (xy 89.316647 81.856903)
+        (xy 90.577742 81.856903)
+        (xy 90.581787 81.864182)
+        (xy 91.207999 82.490394)
+        (xy 91.215 82.494436)
+        (xy 91.222 82.490394)
+        (xy 91.848211 81.864182)
+        (xy 91.852257 81.856903)
+        (xy 91.847521 81.850059)
+        (xy 91.798722 81.810011)
+        (xy 91.792613 81.805929)
+        (xy 91.618365 81.712792)
+        (xy 91.611573 81.709979)
+        (xy 91.422508 81.652627)
+        (xy 91.415298 81.651192)
+        (xy 91.218675 81.631827)
+        (xy 91.211325 81.631827)
+        (xy 91.014701 81.651192)
+        (xy 91.007491 81.652627)
+        (xy 90.818426 81.709979)
+        (xy 90.811634 81.712792)
+        (xy 90.637383 81.805931)
+        (xy 90.631281 81.810008)
+        (xy 90.582479 81.850058)
+        (xy 90.577742 81.856903)
+        (xy 89.316647 81.856903)
+        (xy 89.259006 81.809598)
+        (xy 89.259003 81.809596)
+        (xy 89.256147 81.807252)
+        (xy 89.075301 81.710588)
+        (xy 89.071774 81.709518)
+        (xy 89.071769 81.709516)
+        (xy 88.882603 81.652133)
+        (xy 88.882601 81.652132)
+        (xy 88.879072 81.651062)
+        (xy 88.875401 81.6507)
+        (xy 88.875399 81.6507)
+        (xy 88.678676 81.631325)
+        (xy 88.675 81.630963)
+        (xy 88.671324 81.631325)
+        (xy 88.4746 81.6507)
+        (xy 88.474596 81.6507)
+        (xy 88.470928 81.651062)
+        (xy 88.4674 81.652132)
+        (xy 88.467396 81.652133)
+        (xy 88.27823 81.709516)
+        (xy 88.278222 81.709519)
+        (xy 88.274699 81.710588)
+        (xy 88.271447 81.712325)
+        (xy 88.271445 81.712327)
+        (xy 88.097111 81.80551)
+        (xy 88.097106 81.805512)
+        (xy 88.093853 81.807252)
+        (xy 88.091 81.809593)
+        (xy 88.090993 81.809598)
+        (xy 87.938195 81.934996)
+        (xy 87.938189 81.935001)
+        (xy 87.93534 81.93734)
+        (xy 87.933001 81.940189)
+        (xy 87.932996 81.940195)
+        (xy 87.807598 82.092993)
+        (xy 87.807593 82.093)
+        (xy 87.805252 82.095853)
+        (xy 87.803512 82.099106)
+        (xy 87.80351 82.099111)
+        (xy 87.751871 82.195722)
+        (xy 87.708588 82.276699)
+        (xy 87.707519 82.280222)
+        (xy 87.707516 82.28023)
+        (xy 87.65844 82.442012)
+        (xy 87.649062 82.472928)
+        (xy 87.6487 82.476596)
+        (xy 87.6487 82.4766)
+        (xy 87.629604 82.670488)
+        (xy 87.628963 82.677)
+        (xy 86.961 82.677)
+        (xy 86.961 80.137)
+        (xy 87.628963 80.137)
+        (xy 87.629325 80.140675)
+        (xy 87.629325 80.140676)
+        (xy 87.647341 80.323605)
+        (xy 87.649062 80.341072)
+        (xy 87.650132 80.344601)
+        (xy 87.650133 80.344603)
+        (xy 87.707516 80.533769)
+        (xy 87.707518 80.533774)
+        (xy 87.708588 80.537301)
+        (xy 87.805252 80.718147)
+        (xy 87.807596 80.721003)
+        (xy 87.807598 80.721006)
+        (xy 87.8513 80.774257)
+        (xy 87.93534 80.87666)
+        (xy 87.938195 80.879003)
+        (xy 88.03335 80.957095)
+        (xy 88.093853 81.006748)
+        (xy 88.274699 81.103412)
+        (xy 88.470928 81.162938)
+        (xy 88.657797 81.181342)
+        (xy 88.666227 81.182173)
+        (xy 88.675 81.183037)
+        (xy 88.683773 81.182173)
+        (xy 88.690539 81.181506)
+        (xy 88.879072 81.162938)
+        (xy 89.075301 81.103412)
+        (xy 89.256147 81.006748)
+        (xy 89.316649 80.957095)
+        (xy 90.577741 80.957095)
+        (xy 90.582477 80.963939)
+        (xy 90.631278 81.003988)
+        (xy 90.637386 81.00807)
+        (xy 90.811634 81.101207)
+        (xy 90.818426 81.10402)
+        (xy 91.007491 81.161372)
+        (xy 91.014701 81.162807)
+        (xy 91.211325 81.182173)
+        (xy 91.218675 81.182173)
+        (xy 91.415298 81.162807)
+        (xy 91.422508 81.161372)
+        (xy 91.510866 81.134569)
+        (xy 93.151268 81.134569)
+        (xy 93.156004 81.141412)
+        (xy 93.191401 81.170461)
+        (xy 93.197521 81.17455)
+        (xy 93.356467 81.259508)
+        (xy 93.363268 81.262326)
+        (xy 93.535742 81.314645)
+        (xy 93.542952 81.31608)
+        (xy 93.722325 81.333747)
+        (xy 93.729675 81.333747)
+        (xy 93.909047 81.31608)
+        (xy 93.916257 81.314645)
+        (xy 94.088731 81.262326)
+        (xy 94.095532 81.259508)
+        (xy 94.25448 81.174549)
+        (xy 94.260597 81.170462)
+        (xy 94.295993 81.141412)
+        (xy 94.300729 81.134569)
+        (xy 95.651268 81.134569)
+        (xy 95.656004 81.141412)
+        (xy 95.691401 81.170461)
+        (xy 95.697521 81.17455)
+        (xy 95.856467 81.259508)
+        (xy 95.863268 81.262326)
+        (xy 96.035742 81.314645)
+        (xy 96.042952 81.31608)
+        (xy 96.222325 81.333747)
+        (xy 96.229675 81.333747)
+        (xy 96.409047 81.31608)
+        (xy 96.416257 81.314645)
+        (xy 96.588731 81.262326)
+        (xy 96.595532 81.259508)
+        (xy 96.75448 81.174549)
+        (xy 96.760597 81.170462)
+        (xy 96.795993 81.141412)
+        (xy 96.80073 81.134568)
+        (xy 96.79684 81.127569)
+        (xy 98.231268 81.127569)
+        (xy 98.236004 81.134412)
+        (xy 98.271401 81.163461)
+        (xy 98.277521 81.16755)
+        (xy 98.436467 81.252508)
+        (xy 98.443268 81.255326)
+        (xy 98.615742 81.307645)
+        (xy 98.622952 81.30908)
+        (xy 98.802325 81.326747)
+        (xy 98.809675 81.326747)
+        (xy 98.989047 81.30908)
+        (xy 98.996257 81.307645)
+        (xy 99.168731 81.255326)
+        (xy 99.175532 81.252508)
+        (xy 99.33448 81.167549)
+        (xy 99.340597 81.163462)
+        (xy 99.375993 81.134412)
+        (xy 99.380729 81.127569)
+        (xy 100.731268 81.127569)
+        (xy 100.736004 81.134412)
+        (xy 100.771401 81.163461)
+        (xy 100.777521 81.16755)
+        (xy 100.936467 81.252508)
+        (xy 100.943268 81.255326)
+        (xy 101.115742 81.307645)
+        (xy 101.122952 81.30908)
+        (xy 101.302325 81.326747)
+        (xy 101.309675 81.326747)
+        (xy 101.489047 81.30908)
+        (xy 101.496257 81.307645)
+        (xy 101.668731 81.255326)
+        (xy 101.675532 81.252508)
+        (xy 101.83448 81.167549)
+        (xy 101.840597 81.163462)
+        (xy 101.875993 81.134412)
+        (xy 101.88073 81.127568)
+        (xy 101.876685 81.12029)
+        (xy 101.313 80.556605)
+        (xy 101.306 80.552563)
+        (xy 101.298999 80.556605)
+        (xy 100.735314 81.120289)
+        (xy 100.731268 81.127569)
+        (xy 99.380729 81.127569)
+        (xy 99.38073 81.127568)
+        (xy 99.376685 81.12029)
+        (xy 98.813 80.556605)
+        (xy 98.806 80.552563)
+        (xy 98.798999 80.556605)
+        (xy 98.235314 81.120289)
+        (xy 98.231268 81.127569)
+        (xy 96.79684 81.127569)
+        (xy 96.796685 81.12729)
+        (xy 96.233 80.563605)
+        (xy 96.226 80.559563)
+        (xy 96.218999 80.563605)
+        (xy 95.655314 81.127289)
+        (xy 95.651268 81.134569)
+        (xy 94.300729 81.134569)
+        (xy 94.30073 81.134568)
+        (xy 94.296685 81.12729)
+        (xy 93.733 80.563605)
+        (xy 93.726 80.559563)
+        (xy 93.718999 80.563605)
+        (xy 93.155314 81.127289)
+        (xy 93.151268 81.134569)
+        (xy 91.510866 81.134569)
+        (xy 91.611573 81.10402)
+        (xy 91.618365 81.101207)
+        (xy 91.792613 81.00807)
+        (xy 91.798721 81.003988)
+        (xy 91.84752 80.963939)
+        (xy 91.852257 80.957096)
+        (xy 91.848211 80.949816)
+        (xy 91.222 80.323605)
+        (xy 91.215 80.319563)
+        (xy 91.207999 80.323605)
+        (xy 90.581787 80.949816)
+        (xy 90.577741 80.957095)
+        (xy 89.316649 80.957095)
+        (xy 89.41466 80.87666)
+        (xy 89.544748 80.718147)
+        (xy 89.641412 80.537301)
+        (xy 89.700938 80.341072)
+        (xy 89.720675 80.140675)
+        (xy 90.169827 80.140675)
+        (xy 90.189192 80.337298)
+        (xy 90.190627 80.344508)
+        (xy 90.247979 80.533573)
+        (xy 90.250792 80.540365)
+        (xy 90.343929 80.714613)
+        (xy 90.348011 80.720722)
+        (xy 90.388059 80.769521)
+        (xy 90.394903 80.774257)
+        (xy 90.402182 80.770211)
+        (xy 91.028394 80.144)
+        (xy 91.032436 80.137)
+        (xy 91.397563 80.137)
+        (xy 91.401605 80.144)
+        (xy 92.027816 80.770211)
+        (xy 92.035096 80.774257)
+        (xy 92.041939 80.76952)
+        (xy 92.081988 80.720721)
+        (xy 92.08607 80.714613)
+        (xy 92.179207 80.540365)
+        (xy 92.18202 80.533573)
+        (xy 92.228401 80.380675)
+        (xy 92.769253 80.380675)
+        (xy 92.786919 80.560047)
+        (xy 92.788354 80.567257)
+        (xy 92.840673 80.739731)
+        (xy 92.843491 80.746532)
+        (xy 92.928449 80.905478)
+        (xy 92.932538 80.911598)
+        (xy 92.961586 80.946994)
+        (xy 92.96843 80.95173)
+        (xy 92.975709 80.947684)
+        (xy 93.539394 80.384)
+        (xy 93.543435 80.377)
+        (xy 93.908563 80.377)
+        (xy 93.912605 80.384)
+        (xy 94.47629 80.947685)
+        (xy 94.483568 80.95173)
+        (xy 94.490412 80.946993)
+        (xy 94.519462 80.911597)
+        (xy 94.523549 80.90548)
+        (xy 94.608508 80.746532)
+        (xy 94.611326 80.739731)
+        (xy 94.663645 80.567257)
+        (xy 94.66508 80.560047)
+        (xy 94.682747 80.380675)
+        (xy 95.269253 80.380675)
+        (xy 95.286919 80.560047)
+        (xy 95.288354 80.567257)
+        (xy 95.340673 80.739731)
+        (xy 95.343491 80.746532)
+        (xy 95.428449 80.905478)
+        (xy 95.432538 80.911598)
+        (xy 95.461586 80.946994)
+        (xy 95.46843 80.95173)
+        (xy 95.475709 80.947684)
+        (xy 96.039394 80.384)
+        (xy 96.043435 80.377)
+        (xy 96.408563 80.377)
+        (xy 96.412605 80.384)
+        (xy 96.97629 80.947685)
+        (xy 96.983568 80.95173)
+        (xy 96.990412 80.946993)
+        (xy 97.019462 80.911597)
+        (xy 97.023549 80.90548)
+        (xy 97.108508 80.746532)
+        (xy 97.111326 80.739731)
+        (xy 97.163645 80.567257)
+        (xy 97.16508 80.560047)
+        (xy 97.182747 80.380675)
+        (xy 97.182747 80.373675)
+        (xy 97.849253 80.373675)
+        (xy 97.866919 80.553047)
+        (xy 97.868354 80.560257)
+        (xy 97.920673 80.732731)
+        (xy 97.923491 80.739532)
+        (xy 98.008449 80.898478)
+        (xy 98.012538 80.904598)
+        (xy 98.041586 80.939994)
+        (xy 98.04843 80.94473)
+        (xy 98.055709 80.940684)
+        (xy 98.619394 80.377)
+        (xy 98.623435 80.37)
+        (xy 98.988563 80.37)
+        (xy 98.992605 80.377)
+        (xy 99.55629 80.940685)
+        (xy 99.563568 80.94473)
+        (xy 99.570412 80.939993)
+        (xy 99.599462 80.904597)
+        (xy 99.603549 80.89848)
+        (xy 99.688508 80.739532)
+        (xy 99.691326 80.732731)
+        (xy 99.743645 80.560257)
+        (xy 99.74508 80.553047)
+        (xy 99.762747 80.373675)
+        (xy 100.349253 80.373675)
+        (xy 100.366919 80.553047)
+        (xy 100.368354 80.560257)
+        (xy 100.420673 80.732731)
+        (xy 100.423491 80.739532)
+        (xy 100.508449 80.898478)
+        (xy 100.512538 80.904598)
+        (xy 100.541586 80.939994)
+        (xy 100.54843 80.94473)
+        (xy 100.555709 80.940684)
+        (xy 101.119394 80.377)
+        (xy 101.123435 80.37)
+        (xy 101.488563 80.37)
+        (xy 101.492605 80.377)
+        (xy 102.05629 80.940685)
+        (xy 102.063568 80.94473)
+        (xy 102.070412 80.939993)
+        (xy 102.099462 80.904597)
+        (xy 102.103549 80.89848)
+        (xy 102.188508 80.739532)
+        (xy 102.191326 80.732731)
+        (xy 102.243645 80.560257)
+        (xy 102.24508 80.553047)
+        (xy 102.262747 80.373675)
+        (xy 102.262747 80.366325)
+        (xy 102.24508 80.186952)
+        (xy 102.243645 80.179742)
+        (xy 102.191326 80.007268)
+        (xy 102.188508 80.000467)
+        (xy 102.10355 79.841521)
+        (xy 102.099461 79.835401)
+        (xy 102.070412 79.800004)
+        (xy 102.063569 79.795268)
+        (xy 102.056289 79.799314)
+        (xy 101.492605 80.362999)
+        (xy 101.488563 80.37)
+        (xy 101.123435 80.37)
+        (xy 101.123436 80.369999)
+        (xy 101.119394 80.362999)
+        (xy 100.555709 79.799314)
+        (xy 100.54843 79.795269)
+        (xy 100.541585 79.800006)
+        (xy 100.512538 79.8354)
+        (xy 100.508448 79.841523)
+        (xy 100.423491 80.000467)
+        (xy 100.420673 80.007268)
+        (xy 100.368354 80.179742)
+        (xy 100.366919 80.186952)
+        (xy 100.349253 80.366325)
+        (xy 100.349253 80.373675)
+        (xy 99.762747 80.373675)
+        (xy 99.762747 80.366325)
+        (xy 99.74508 80.186952)
+        (xy 99.743645 80.179742)
+        (xy 99.691326 80.007268)
+        (xy 99.688508 80.000467)
+        (xy 99.60355 79.841521)
+        (xy 99.599461 79.835401)
+        (xy 99.570412 79.800004)
+        (xy 99.563569 79.795268)
+        (xy 99.556289 79.799314)
+        (xy 98.992605 80.362999)
+        (xy 98.988563 80.37)
+        (xy 98.623435 80.37)
+        (xy 98.623436 80.369999)
+        (xy 98.619394 80.362999)
+        (xy 98.055709 79.799314)
+        (xy 98.04843 79.795269)
+        (xy 98.041585 79.800006)
+        (xy 98.012538 79.8354)
+        (xy 98.008448 79.841523)
+        (xy 97.923491 80.000467)
+        (xy 97.920673 80.007268)
+        (xy 97.868354 80.179742)
+        (xy 97.866919 80.186952)
+        (xy 97.849253 80.366325)
+        (xy 97.849253 80.373675)
+        (xy 97.182747 80.373675)
+        (xy 97.182747 80.373325)
+        (xy 97.16508 80.193952)
+        (xy 97.163645 80.186742)
+        (xy 97.111326 80.014268)
+        (xy 97.108508 80.007467)
+        (xy 97.02355 79.848521)
+        (xy 97.019461 79.842401)
+        (xy 96.990412 79.807004)
+        (xy 96.983569 79.802268)
+        (xy 96.976289 79.806314)
+        (xy 96.412605 80.369999)
+        (xy 96.408563 80.377)
+        (xy 96.043435 80.377)
+        (xy 96.043436 80.376999)
+        (xy 96.039394 80.369999)
+        (xy 95.475709 79.806314)
+        (xy 95.46843 79.802269)
+        (xy 95.461585 79.807006)
+        (xy 95.432538 79.8424)
+        (xy 95.428448 79.848523)
+        (xy 95.343491 80.007467)
+        (xy 95.340673 80.014268)
+        (xy 95.288354 80.186742)
+        (xy 95.286919 80.193952)
+        (xy 95.269253 80.373325)
+        (xy 95.269253 80.380675)
+        (xy 94.682747 80.380675)
+        (xy 94.682747 80.373325)
+        (xy 94.66508 80.193952)
+        (xy 94.663645 80.186742)
+        (xy 94.611326 80.014268)
+        (xy 94.608508 80.007467)
+        (xy 94.52355 79.848521)
+        (xy 94.519461 79.842401)
+        (xy 94.490412 79.807004)
+        (xy 94.483569 79.802268)
+        (xy 94.476289 79.806314)
+        (xy 93.912605 80.369999)
+        (xy 93.908563 80.377)
+        (xy 93.543435 80.377)
+        (xy 93.543436 80.376999)
+        (xy 93.539394 80.369999)
+        (xy 92.975709 79.806314)
+        (xy 92.96843 79.802269)
+        (xy 92.961585 79.807006)
+        (xy 92.932538 79.8424)
+        (xy 92.928448 79.848523)
+        (xy 92.843491 80.007467)
+        (xy 92.840673 80.014268)
+        (xy 92.788354 80.186742)
+        (xy 92.786919 80.193952)
+        (xy 92.769253 80.373325)
+        (xy 92.769253 80.380675)
+        (xy 92.228401 80.380675)
+        (xy 92.239372 80.344508)
+        (xy 92.240807 80.337298)
+        (xy 92.260173 80.140675)
+        (xy 92.260173 80.133325)
+        (xy 92.240807 79.936701)
+        (xy 92.239372 79.929491)
+        (xy 92.18202 79.740426)
+        (xy 92.179207 79.733634)
+        (xy 92.118164 79.61943)
+        (xy 93.151269 79.61943)
+        (xy 93.155314 79.626709)
+        (xy 93.718999 80.190394)
+        (xy 93.726 80.194436)
+        (xy 93.733 80.190394)
+        (xy 94.296684 79.626709)
+        (xy 94.30073 79.61943)
+        (xy 95.651269 79.61943)
+        (xy 95.655314 79.626709)
+        (xy 96.218999 80.190394)
+        (xy 96.226 80.194436)
+        (xy 96.233 80.190394)
+        (xy 96.796684 79.626709)
+        (xy 96.80073 79.61943)
+        (xy 96.795994 79.612586)
+        (xy 96.795804 79.61243)
+        (xy 98.231269 79.61243)
+        (xy 98.235314 79.619709)
+        (xy 98.798999 80.183394)
+        (xy 98.806 80.187436)
+        (xy 98.813 80.183394)
+        (xy 99.376684 79.619709)
+        (xy 99.38073 79.61243)
+        (xy 100.731269 79.61243)
+        (xy 100.735314 79.619709)
+        (xy 101.298999 80.183394)
+        (xy 101.306 80.187436)
+        (xy 101.313 80.183394)
+        (xy 101.876684 79.619709)
+        (xy 101.88073 79.61243)
+        (xy 101.875994 79.605586)
+        (xy 101.840598 79.576538)
+        (xy 101.834478 79.572449)
+        (xy 101.675532 79.487491)
+        (xy 101.668731 79.484673)
+        (xy 101.496257 79.432354)
+        (xy 101.489047 79.430919)
+        (xy 101.309675 79.413253)
+        (xy 101.302325 79.413253)
+        (xy 101.122952 79.430919)
+        (xy 101.115742 79.432354)
+        (xy 100.943268 79.484673)
+        (xy 100.936467 79.487491)
+        (xy 100.777523 79.572448)
+        (xy 100.7714 79.576538)
+        (xy 100.736006 79.605585)
+        (xy 100.731269 79.61243)
+        (xy 99.38073 79.61243)
+        (xy 99.375994 79.605586)
+        (xy 99.340598 79.576538)
+        (xy 99.334478 79.572449)
+        (xy 99.175532 79.487491)
+        (xy 99.168731 79.484673)
+        (xy 98.996257 79.432354)
+        (xy 98.989047 79.430919)
+        (xy 98.809675 79.413253)
+        (xy 98.802325 79.413253)
+        (xy 98.622952 79.430919)
+        (xy 98.615742 79.432354)
+        (xy 98.443268 79.484673)
+        (xy 98.436467 79.487491)
+        (xy 98.277523 79.572448)
+        (xy 98.2714 79.576538)
+        (xy 98.236006 79.605585)
+        (xy 98.231269 79.61243)
+        (xy 96.795804 79.61243)
+        (xy 96.760598 79.583538)
+        (xy 96.754478 79.579449)
+        (xy 96.595532 79.494491)
+        (xy 96.588731 79.491673)
+        (xy 96.416257 79.439354)
+        (xy 96.409047 79.437919)
+        (xy 96.229675 79.420253)
+        (xy 96.222325 79.420253)
+        (xy 96.042952 79.437919)
+        (xy 96.035742 79.439354)
+        (xy 95.863268 79.491673)
+        (xy 95.856467 79.494491)
+        (xy 95.697523 79.579448)
+        (xy 95.6914 79.583538)
+        (xy 95.656006 79.612585)
+        (xy 95.651269 79.61943)
+        (xy 94.30073 79.61943)
+        (xy 94.295994 79.612586)
+        (xy 94.260598 79.583538)
+        (xy 94.254478 79.579449)
+        (xy 94.095532 79.494491)
+        (xy 94.088731 79.491673)
+        (xy 93.916257 79.439354)
+        (xy 93.909047 79.437919)
+        (xy 93.729675 79.420253)
+        (xy 93.722325 79.420253)
+        (xy 93.542952 79.437919)
+        (xy 93.535742 79.439354)
+        (xy 93.363268 79.491673)
+        (xy 93.356467 79.494491)
+        (xy 93.197523 79.579448)
+        (xy 93.1914 79.583538)
+        (xy 93.156006 79.612585)
+        (xy 93.151269 79.61943)
+        (xy 92.118164 79.61943)
+        (xy 92.08607 79.559386)
+        (xy 92.081988 79.553278)
+        (xy 92.041939 79.504477)
+        (xy 92.035095 79.499741)
+        (xy 92.027816 79.503787)
+        (xy 91.401605 80.129999)
+        (xy 91.397563 80.137)
+        (xy 91.032436 80.137)
+        (xy 91.028394 80.129999)
+        (xy 90.402182 79.503787)
+        (xy 90.394903 79.499742)
+        (xy 90.388058 79.504479)
+        (xy 90.348008 79.553281)
+        (xy 90.343931 79.559383)
+        (xy 90.250792 79.733634)
+        (xy 90.247979 79.740426)
+        (xy 90.190627 79.929491)
+        (xy 90.189192 79.936701)
+        (xy 90.169827 80.133325)
+        (xy 90.169827 80.140675)
+        (xy 89.720675 80.140675)
+        (xy 89.721037 80.137)
+        (xy 89.720347 80.129999)
+        (xy 89.715557 80.081361)
+        (xy 89.700938 79.932928)
+        (xy 89.641412 79.736699)
+        (xy 89.544748 79.555853)
+        (xy 89.539226 79.549125)
+        (xy 89.417003 79.400195)
+        (xy 89.41466 79.39734)
+        (xy 89.403873 79.388487)
+        (xy 89.316647 79.316903)
+        (xy 90.577742 79.316903)
+        (xy 90.581787 79.324182)
+        (xy 91.207999 79.950394)
+        (xy 91.215 79.954436)
+        (xy 91.222 79.950394)
+        (xy 91.848211 79.324182)
+        (xy 91.852257 79.316903)
+        (xy 91.847521 79.310059)
+        (xy 91.798722 79.270011)
+        (xy 91.792613 79.265929)
+        (xy 91.618365 79.172792)
+        (xy 91.611573 79.169979)
+        (xy 91.422508 79.112627)
+        (xy 91.415298 79.111192)
+        (xy 91.218675 79.091827)
+        (xy 91.211325 79.091827)
+        (xy 91.014701 79.111192)
+        (xy 91.007491 79.112627)
+        (xy 90.818426 79.169979)
+        (xy 90.811634 79.172792)
+        (xy 90.637383 79.265931)
+        (xy 90.631281 79.270008)
+        (xy 90.582479 79.310058)
+        (xy 90.577742 79.316903)
+        (xy 89.316647 79.316903)
+        (xy 89.259006 79.269598)
+        (xy 89.259003 79.269596)
+        (xy 89.256147 79.267252)
+        (xy 89.075301 79.170588)
+        (xy 89.071774 79.169518)
+        (xy 89.071769 79.169516)
+        (xy 88.882603 79.112133)
+        (xy 88.882601 79.112132)
+        (xy 88.879072 79.111062)
+        (xy 88.875401 79.1107)
+        (xy 88.875399 79.1107)
+        (xy 88.678676 79.091325)
+        (xy 88.675 79.090963)
+        (xy 88.671324 79.091325)
+        (xy 88.4746 79.1107)
+        (xy 88.474596 79.1107)
+        (xy 88.470928 79.111062)
+        (xy 88.4674 79.112132)
+        (xy 88.467396 79.112133)
+        (xy 88.27823 79.169516)
+        (xy 88.278222 79.169519)
+        (xy 88.274699 79.170588)
+        (xy 88.271447 79.172325)
+        (xy 88.271445 79.172327)
+        (xy 88.097111 79.26551)
+        (xy 88.097106 79.265512)
+        (xy 88.093853 79.267252)
+        (xy 88.091 79.269593)
+        (xy 88.090993 79.269598)
+        (xy 87.938195 79.394996)
+        (xy 87.938189 79.395001)
+        (xy 87.93534 79.39734)
+        (xy 87.933001 79.400189)
+        (xy 87.932996 79.400195)
+        (xy 87.807598 79.552993)
+        (xy 87.807593 79.553)
+        (xy 87.805252 79.555853)
+        (xy 87.803512 79.559106)
+        (xy 87.80351 79.559111)
+        (xy 87.71915 79.716939)
+        (xy 87.708588 79.736699)
+        (xy 87.707519 79.740222)
+        (xy 87.707516 79.74023)
+        (xy 87.653327 79.918868)
+        (xy 87.649062 79.932928)
+        (xy 87.6487 79.936596)
+        (xy 87.6487 79.9366)
+        (xy 87.629604 80.130488)
+        (xy 87.628963 80.137)
+        (xy 86.961 80.137)
+        (xy 86.961 78.630174)
+        (xy 86.961286 78.623621)
+        (xy 86.963685 78.596194)
+        (xy 86.964677 78.584857)
+        (xy 86.954606 78.547275)
+        (xy 86.953187 78.540875)
+        (xy 86.952501 78.536984)
+        (xy 86.946432 78.50256)
+        (xy 86.943142 78.496861)
+        (xy 86.940893 78.490682)
+        (xy 86.940902 78.490678)
+        (xy 86.940144 78.488848)
+        (xy 86.940136 78.488852)
+        (xy 86.937353 78.482886)
+        (xy 86.935652 78.476534)
+        (xy 86.926867 78.463988)
+        (xy 86.913334 78.44466)
+        (xy 86.909809 78.439127)
+        (xy 86.907511 78.435147)
+        (xy 86.89036 78.40544)
+        (xy 86.884986 78.400931)
+        (xy 86.860551 78.380427)
+        (xy 86.855715 78.375995)
+        (xy 86.729838 78.250118)
+        (xy 87.634 78.250118)
+        (xy 87.636794 78.279913)
+        (xy 87.638302 78.284223)
+        (xy 87.638303 78.284227)
+        (xy 87.67884 78.400076)
+        (xy 87.678841 78.400078)
+        (xy 87.680701 78.405393)
+        (xy 87.684043 78.409921)
+        (xy 87.684044 78.409923)
+        (xy 87.752414 78.50256)
+        (xy 87.759644 78.512356)
+        (xy 87.866607 78.591299)
+        (xy 87.992087 78.635206)
+        (xy 88.021882 78.638)
+        (xy 89.326364 78.638)
+        (xy 89.328118 78.638)
+        (xy 89.357913 78.635206)
+        (xy 89.483393 78.591299)
+        (xy 89.590356 78.512356)
+        (xy 89.660662 78.417095)
+        (xy 90.577741 78.417095)
+        (xy 90.582477 78.423939)
+        (xy 90.631278 78.463988)
+        (xy 90.637386 78.46807)
+        (xy 90.811634 78.561207)
+        (xy 90.818426 78.56402)
+        (xy 91.007491 78.621372)
+        (xy 91.014701 78.622807)
+        (xy 91.211325 78.642173)
+        (xy 91.218675 78.642173)
+        (xy 91.415298 78.622807)
+        (xy 91.422508 78.621372)
+        (xy 91.611573 78.56402)
+        (xy 91.618365 78.561207)
+        (xy 91.792613 78.46807)
+        (xy 91.798721 78.463988)
+        (xy 91.84752 78.423939)
+        (xy 91.852257 78.417096)
+        (xy 91.848211 78.409816)
+        (xy 91.222 77.783605)
+        (xy 91.215 77.779563)
+        (xy 91.207999 77.783605)
+        (xy 90.581787 78.409816)
+        (xy 90.577741 78.417095)
+        (xy 89.660662 78.417095)
+        (xy 89.669299 78.405393)
+        (xy 89.713206 78.279913)
+        (xy 89.716 78.250118)
+        (xy 89.716 77.600675)
+        (xy 90.169827 77.600675)
+        (xy 90.189192 77.797298)
+        (xy 90.190627 77.804508)
+        (xy 90.247979 77.993573)
+        (xy 90.250792 78.000365)
+        (xy 90.343929 78.174613)
+        (xy 90.348011 78.180722)
+        (xy 90.388059 78.229521)
+        (xy 90.394903 78.234257)
+        (xy 90.402182 78.230211)
+        (xy 91.028394 77.604)
+        (xy 91.032436 77.597)
+        (xy 91.397563 77.597)
+        (xy 91.401605 77.604)
+        (xy 92.027816 78.230211)
+        (xy 92.035096 78.234257)
+        (xy 92.041939 78.22952)
+        (xy 92.081988 78.180721)
+        (xy 92.08607 78.174613)
+        (xy 92.179207 78.000365)
+        (xy 92.18202 77.993573)
+        (xy 92.217382 77.877)
+        (xy 92.768389 77.877)
+        (xy 92.768751 77.880676)
+        (xy 92.786099 78.056821)
+        (xy 92.786789 78.063821)
+        (xy 92.787859 78.06735)
+        (xy 92.78786 78.067352)
+        (xy 92.795667 78.093088)
+        (xy 92.841283 78.243462)
+        (xy 92.843019 78.246711)
+        (xy 92.843023 78.246719)
+        (xy 92.916616 78.3844)
+        (xy 92.929776 78.40902)
+        (xy 92.949975 78.433633)
+        (xy 93.014581 78.512356)
+        (xy 93.048867 78.554133)
+        (xy 93.19398 78.673224)
+        (xy 93.250424 78.703394)
+        (xy 93.35628 78.759976)
+        (xy 93.356283 78.759977)
+        (xy 93.359538 78.761717)
+        (xy 93.539179 78.816211)
+        (xy 93.726 78.834611)
+        (xy 93.912821 78.816211)
+        (xy 94.092462 78.761717)
+        (xy 94.25802 78.673224)
+        (xy 94.403133 78.554133)
+        (xy 94.522224 78.40902)
+        (xy 94.610717 78.243462)
+        (xy 94.665211 78.063821)
+        (xy 94.683611 77.877)
+        (xy 95.268389 77.877)
+        (xy 95.268751 77.880676)
+        (xy 95.286099 78.056821)
+        (xy 95.286789 78.063821)
+        (xy 95.287859 78.06735)
+        (xy 95.28786 78.067352)
+        (xy 95.295667 78.093088)
+        (xy 95.341283 78.243462)
+        (xy 95.343019 78.246711)
+        (xy 95.343023 78.246719)
+        (xy 95.416616 78.3844)
+        (xy 95.429776 78.40902)
+        (xy 95.449975 78.433633)
+        (xy 95.514581 78.512356)
+        (xy 95.548867 78.554133)
+        (xy 95.69398 78.673224)
+        (xy 95.750424 78.703394)
+        (xy 95.85628 78.759976)
+        (xy 95.856283 78.759977)
+        (xy 95.859538 78.761717)
+        (xy 96.039179 78.816211)
+        (xy 96.226 78.834611)
+        (xy 96.412821 78.816211)
+        (xy 96.592462 78.761717)
+        (xy 96.75802 78.673224)
+        (xy 96.903133 78.554133)
+        (xy 97.022224 78.40902)
+        (xy 97.110717 78.243462)
+        (xy 97.165211 78.063821)
+        (xy 97.183611 77.877)
+        (xy 97.182922 77.87)
+        (xy 97.848389 77.87)
+        (xy 97.848751 77.873676)
+        (xy 97.861228 78.000365)
+        (xy 97.866789 78.056821)
+        (xy 97.867859 78.06035)
+        (xy 97.86786 78.060352)
+        (xy 97.884073 78.113797)
+        (xy 97.921283 78.236462)
+        (xy 97.923019 78.239711)
+        (xy 97.923023 78.239719)
+        (xy 97.961865 78.312386)
+        (xy 98.009776 78.40202)
+        (xy 98.033035 78.430361)
+        (xy 98.111464 78.525928)
+        (xy 98.128867 78.547133)
+        (xy 98.27398 78.666224)
+        (xy 98.34352 78.703394)
+        (xy 98.43628 78.752976)
+        (xy 98.436283 78.752977)
+        (xy 98.439538 78.754717)
+        (xy 98.619179 78.809211)
+        (xy 98.806 78.827611)
+        (xy 98.992821 78.809211)
+        (xy 99.172462 78.754717)
+        (xy 99.33802 78.666224)
+        (xy 99.483133 78.547133)
+        (xy 99.602224 78.40202)
+        (xy 99.690717 78.236462)
+        (xy 99.745211 78.056821)
+        (xy 99.763611 77.87)
+        (xy 100.348389 77.87)
+        (xy 100.348751 77.873676)
+        (xy 100.361228 78.000365)
+        (xy 100.366789 78.056821)
+        (xy 100.367859 78.06035)
+        (xy 100.36786 78.060352)
+        (xy 100.384073 78.113797)
+        (xy 100.421283 78.236462)
+        (xy 100.423019 78.239711)
+        (xy 100.423023 78.239719)
+        (xy 100.461865 78.312386)
+        (xy 100.509776 78.40202)
+        (xy 100.533035 78.430361)
+        (xy 100.611464 78.525928)
+        (xy 100.628867 78.547133)
+        (xy 100.77398 78.666224)
+        (xy 100.84352 78.703394)
+        (xy 100.93628 78.752976)
+        (xy 100.936283 78.752977)
+        (xy 100.939538 78.754717)
+        (xy 101.119179 78.809211)
+        (xy 101.306 78.827611)
+        (xy 101.492821 78.809211)
+        (xy 101.672462 78.754717)
+        (xy 101.83802 78.666224)
+        (xy 101.983133 78.547133)
+        (xy 102.102224 78.40202)
+        (xy 102.190717 78.236462)
+        (xy 102.245211 78.056821)
+        (xy 102.263611 77.87)
+        (xy 102.26309 77.864715)
+        (xy 102.259867 77.831984)
+        (xy 102.245211 77.683179)
+        (xy 102.190717 77.503538)
+        (xy 102.180121 77.483715)
+        (xy 102.107707 77.348238)
+        (xy 102.102224 77.33798)
+        (xy 101.983133 77.192867)
+        (xy 101.966907 77.179551)
+        (xy 101.849406 77.08312)
+        (xy 101.83802 77.073776)
+        (xy 101.834761 77.072034)
+        (xy 101.675719 76.987023)
+        (xy 101.675711 76.987019)
+        (xy 101.672462 76.985283)
+        (xy 101.541765 76.945636)
+        (xy 101.496352 76.93186)
+        (xy 101.49635 76.931859)
+        (xy 101.492821 76.930789)
+        (xy 101.48915 76.930427)
+        (xy 101.489148 76.930427)
+        (xy 101.309676 76.912751)
+        (xy 101.306 76.912389)
+        (xy 101.302324 76.912751)
+        (xy 101.122851 76.930427)
+        (xy 101.122847 76.930427)
+        (xy 101.119179 76.930789)
+        (xy 101.115651 76.931859)
+        (xy 101.115647 76.93186)
+        (xy 100.943068 76.984212)
+        (xy 100.943066 76.984212)
+        (xy 100.939538 76.985283)
+        (xy 100.936292 76.987018)
+        (xy 100.93628 76.987023)
+        (xy 100.777238 77.072034)
+        (xy 100.777233 77.072036)
+        (xy 100.77398 77.073776)
+        (xy 100.771127 77.076117)
+        (xy 100.771123 77.07612)
+        (xy 100.631722 77.190523)
+        (xy 100.631716 77.190528)
+        (xy 100.628867 77.192867)
+        (xy 100.626528 77.195716)
+        (xy 100.626523 77.195722)
+        (xy 100.51212 77.335123)
+        (xy 100.512117 77.335127)
+        (xy 100.509776 77.33798)
+        (xy 100.508036 77.341233)
+        (xy 100.508034 77.341238)
+        (xy 100.423023 77.50028)
+        (xy 100.423018 77.500292)
+        (xy 100.421283 77.503538)
+        (xy 100.420212 77.507066)
+        (xy 100.420212 77.507068)
+        (xy 100.391817 77.600675)
+        (xy 100.366789 77.683179)
+        (xy 100.366427 77.686847)
+        (xy 100.366427 77.686851)
+        (xy 100.34882 77.865627)
+        (xy 100.348389 77.87)
+        (xy 99.763611 77.87)
+        (xy 99.76309 77.864715)
+        (xy 99.759867 77.831984)
+        (xy 99.745211 77.683179)
+        (xy 99.690717 77.503538)
+        (xy 99.680121 77.483715)
+        (xy 99.607707 77.348238)
+        (xy 99.602224 77.33798)
+        (xy 99.483133 77.192867)
+        (xy 99.466907 77.179551)
+        (xy 99.349406 77.08312)
+        (xy 99.33802 77.073776)
+        (xy 99.334761 77.072034)
+        (xy 99.175719 76.987023)
+        (xy 99.175711 76.987019)
+        (xy 99.172462 76.985283)
+        (xy 99.041765 76.945636)
+        (xy 98.996352 76.93186)
+        (xy 98.99635 76.931859)
+        (xy 98.992821 76.930789)
+        (xy 98.98915 76.930427)
+        (xy 98.989148 76.930427)
+        (xy 98.809676 76.912751)
+        (xy 98.806 76.912389)
+        (xy 98.802324 76.912751)
+        (xy 98.622851 76.930427)
+        (xy 98.622847 76.930427)
+        (xy 98.619179 76.930789)
+        (xy 98.615651 76.931859)
+        (xy 98.615647 76.93186)
+        (xy 98.443068 76.984212)
+        (xy 98.443066 76.984212)
+        (xy 98.439538 76.985283)
+        (xy 98.436292 76.987018)
+        (xy 98.43628 76.987023)
+        (xy 98.277238 77.072034)
+        (xy 98.277233 77.072036)
+        (xy 98.27398 77.073776)
+        (xy 98.271127 77.076117)
+        (xy 98.271123 77.07612)
+        (xy 98.131722 77.190523)
+        (xy 98.131716 77.190528)
+        (xy 98.128867 77.192867)
+        (xy 98.126528 77.195716)
+        (xy 98.126523 77.195722)
+        (xy 98.01212 77.335123)
+        (xy 98.012117 77.335127)
+        (xy 98.009776 77.33798)
+        (xy 98.008036 77.341233)
+        (xy 98.008034 77.341238)
+        (xy 97.923023 77.50028)
+        (xy 97.923018 77.500292)
+        (xy 97.921283 77.503538)
+        (xy 97.920212 77.507066)
+        (xy 97.920212 77.507068)
+        (xy 97.891817 77.600675)
+        (xy 97.866789 77.683179)
+        (xy 97.866427 77.686847)
+        (xy 97.866427 77.686851)
+        (xy 97.84882 77.865627)
+        (xy 97.848389 77.87)
+        (xy 97.182922 77.87)
+        (xy 97.165211 77.690179)
+        (xy 97.110717 77.510538)
+        (xy 97.108862 77.507068)
+        (xy 97.057189 77.410394)
+        (xy 97.022224 77.34498)
+        (xy 96.903133 77.199867)
+        (xy 96.894603 77.192867)
+        (xy 96.760876 77.08312)
+        (xy 96.75802 77.080776)
+        (xy 96.754761 77.079034)
+        (xy 96.595719 76.994023)
+        (xy 96.595711 76.994019)
+        (xy 96.592462 76.992283)
+        (xy 96.484567 76.959553)
+        (xy 96.416352 76.93886)
+        (xy 96.41635 76.938859)
+        (xy 96.412821 76.937789)
+        (xy 96.40915 76.937427)
+        (xy 96.409148 76.937427)
+        (xy 96.229676 76.919751)
+        (xy 96.226 76.919389)
+        (xy 96.222324 76.919751)
+        (xy 96.042851 76.937427)
+        (xy 96.042847 76.937427)
+        (xy 96.039179 76.937789)
+        (xy 96.035651 76.938859)
+        (xy 96.035647 76.93886)
+        (xy 95.863068 76.991212)
+        (xy 95.863066 76.991212)
+        (xy 95.859538 76.992283)
+        (xy 95.856292 76.994018)
+        (xy 95.85628 76.994023)
+        (xy 95.697238 77.079034)
+        (xy 95.697233 77.079036)
+        (xy 95.69398 77.080776)
+        (xy 95.691127 77.083117)
+        (xy 95.691123 77.08312)
+        (xy 95.551722 77.197523)
+        (xy 95.551716 77.197528)
+        (xy 95.548867 77.199867)
+        (xy 95.546528 77.202716)
+        (xy 95.546523 77.202722)
+        (xy 95.43212 77.342123)
+        (xy 95.432117 77.342127)
+        (xy 95.429776 77.34498)
+        (xy 95.428036 77.348233)
+        (xy 95.428034 77.348238)
+        (xy 95.343023 77.50728)
+        (xy 95.343018 77.507292)
+        (xy 95.341283 77.510538)
+        (xy 95.340212 77.514066)
+        (xy 95.340212 77.514068)
+        (xy 95.289984 77.679647)
+        (xy 95.286789 77.690179)
+        (xy 95.286427 77.693847)
+        (xy 95.286427 77.693851)
+        (xy 95.270723 77.853303)
+        (xy 95.268389 77.877)
+        (xy 94.683611 77.877)
+        (xy 94.665211 77.690179)
+        (xy 94.610717 77.510538)
+        (xy 94.608862 77.507068)
+        (xy 94.557189 77.410394)
+        (xy 94.522224 77.34498)
+        (xy 94.403133 77.199867)
+        (xy 94.394603 77.192867)
+        (xy 94.260876 77.08312)
+        (xy 94.25802 77.080776)
+        (xy 94.254761 77.079034)
+        (xy 94.095719 76.994023)
+        (xy 94.095711 76.994019)
+        (xy 94.092462 76.992283)
+        (xy 93.984567 76.959553)
+        (xy 93.916352 76.93886)
+        (xy 93.91635 76.938859)
+        (xy 93.912821 76.937789)
+        (xy 93.90915 76.937427)
+        (xy 93.909148 76.937427)
+        (xy 93.729676 76.919751)
+        (xy 93.726 76.919389)
+        (xy 93.722324 76.919751)
+        (xy 93.542851 76.937427)
+        (xy 93.542847 76.937427)
+        (xy 93.539179 76.937789)
+        (xy 93.535651 76.938859)
+        (xy 93.535647 76.93886)
+        (xy 93.363068 76.991212)
+        (xy 93.363066 76.991212)
+        (xy 93.359538 76.992283)
+        (xy 93.356292 76.994018)
+        (xy 93.35628 76.994023)
+        (xy 93.197238 77.079034)
+        (xy 93.197233 77.079036)
+        (xy 93.19398 77.080776)
+        (xy 93.191127 77.083117)
+        (xy 93.191123 77.08312)
+        (xy 93.051722 77.197523)
+        (xy 93.051716 77.197528)
+        (xy 93.048867 77.199867)
+        (xy 93.046528 77.202716)
+        (xy 93.046523 77.202722)
+        (xy 92.93212 77.342123)
+        (xy 92.932117 77.342127)
+        (xy 92.929776 77.34498)
+        (xy 92.928036 77.348233)
+        (xy 92.928034 77.348238)
+        (xy 92.843023 77.50728)
+        (xy 92.843018 77.507292)
+        (xy 92.841283 77.510538)
+        (xy 92.840212 77.514066)
+        (xy 92.840212 77.514068)
+        (xy 92.789984 77.679647)
+        (xy 92.786789 77.690179)
+        (xy 92.786427 77.693847)
+        (xy 92.786427 77.693851)
+        (xy 92.770723 77.853303)
+        (xy 92.768389 77.877)
+        (xy 92.217382 77.877)
+        (xy 92.239372 77.804508)
+        (xy 92.240807 77.797298)
+        (xy 92.260173 77.600675)
+        (xy 92.260173 77.593325)
+        (xy 92.240807 77.396701)
+        (xy 92.239372 77.389491)
+        (xy 92.18202 77.200426)
+        (xy 92.179207 77.193634)
+        (xy 92.08607 77.019386)
+        (xy 92.081988 77.013278)
+        (xy 92.041939 76.964477)
+        (xy 92.035095 76.959741)
+        (xy 92.027816 76.963787)
+        (xy 91.401605 77.589999)
+        (xy 91.397563 77.597)
+        (xy 91.032436 77.597)
+        (xy 91.028394 77.589999)
+        (xy 90.402182 76.963787)
+        (xy 90.394903 76.959742)
+        (xy 90.388058 76.964479)
+        (xy 90.348008 77.013281)
+        (xy 90.343931 77.019383)
+        (xy 90.250792 77.193634)
+        (xy 90.247979 77.200426)
+        (xy 90.190627 77.389491)
+        (xy 90.189192 77.396701)
+        (xy 90.169827 77.593325)
+        (xy 90.169827 77.600675)
+        (xy 89.716 77.600675)
+        (xy 89.716 76.943882)
+        (xy 89.713206 76.914087)
+        (xy 89.669299 76.788607)
+        (xy 89.660661 76.776903)
+        (xy 90.577742 76.776903)
+        (xy 90.581787 76.784182)
+        (xy 91.207999 77.410394)
+        (xy 91.215 77.414436)
+        (xy 91.222 77.410394)
+        (xy 91.848211 76.784182)
+        (xy 91.852257 76.776903)
+        (xy 91.847521 76.770059)
+        (xy 91.798722 76.730011)
+        (xy 91.792613 76.725929)
+        (xy 91.618365 76.632792)
+        (xy 91.611573 76.629979)
+        (xy 91.422508 76.572627)
+        (xy 91.415298 76.571192)
+        (xy 91.218675 76.551827)
+        (xy 91.211325 76.551827)
+        (xy 91.014701 76.571192)
+        (xy 91.007491 76.572627)
+        (xy 90.818426 76.629979)
+        (xy 90.811634 76.632792)
+        (xy 90.637383 76.725931)
+        (xy 90.631281 76.730008)
+        (xy 90.582479 76.770058)
+        (xy 90.577742 76.776903)
+        (xy 89.660661 76.776903)
+        (xy 89.590356 76.681644)
+        (xy 89.530144 76.637205)
+        (xy 89.487923 76.606044)
+        (xy 89.487921 76.606043)
+        (xy 89.483393 76.602701)
+        (xy 89.478078 76.600841)
+        (xy 89.478076 76.60084)
+        (xy 89.362227 76.560303)
+        (xy 89.362223 76.560302)
+        (xy 89.357913 76.558794)
+        (xy 89.353365 76.558367)
+        (xy 89.353363 76.558367)
+        (xy 89.329859 76.556163)
+        (xy 89.329853 76.556162)
+        (xy 89.328118 76.556)
+        (xy 88.021882 76.556)
+        (xy 88.020147 76.556162)
+        (xy 88.02014 76.556163)
+        (xy 87.996636 76.558367)
+        (xy 87.996632 76.558367)
+        (xy 87.992087 76.558794)
+        (xy 87.987778 76.560301)
+        (xy 87.987772 76.560303)
+        (xy 87.871923 76.60084)
+        (xy 87.871918 76.600842)
+        (xy 87.866607 76.602701)
+        (xy 87.862081 76.606041)
+        (xy 87.862076 76.606044)
+        (xy 87.764171 76.678302)
+        (xy 87.764167 76.678305)
+        (xy 87.759644 76.681644)
+        (xy 87.756305 76.686167)
+        (xy 87.756302 76.686171)
+        (xy 87.684044 76.784076)
+        (xy 87.684041 76.784081)
+        (xy 87.680701 76.788607)
+        (xy 87.678842 76.793918)
+        (xy 87.67884 76.793923)
+        (xy 87.638303 76.909772)
+        (xy 87.638301 76.909778)
+        (xy 87.636794 76.914087)
+        (xy 87.636367 76.918632)
+        (xy 87.636367 76.918636)
+        (xy 87.634926 76.934006)
+        (xy 87.634 76.943882)
+        (xy 87.634 78.250118)
+        (xy 86.729838 78.250118)
+        (xy 85.259081 76.779361)
+        (xy 85.240902 76.749931)
+        (xy 85.237822 76.71548)
+        (xy 85.238898 76.708)
+        (xy 85.218608 76.566881)
+        (xy 85.214327 76.557508)
+        (xy 85.161617 76.442088)
+        (xy 85.159382 76.437194)
+        (xy 85.066018 76.329447)
+        (xy 85.061496 76.326541)
+        (xy 85.061494 76.326539)
+        (xy 84.950602 76.255272)
+        (xy 84.950599 76.25527)
+        (xy 84.946081 76.252367)
+        (xy 84.940925 76.250853)
+        (xy 84.940923 76.250852)
+        (xy 84.814447 76.213715)
+        (xy 84.814442 76.213714)
+        (xy 84.809285 76.2122)
+        (xy 84.666715 76.2122)
+        (xy 84.661558 76.213714)
+        (xy 84.661552 76.213715)
+        (xy 84.535076 76.250852)
+        (xy 84.535071 76.250854)
+        (xy 84.529919 76.252367)
+        (xy 84.525403 76.255269)
+        (xy 84.525397 76.255272)
+        (xy 84.414505 76.326539)
+        (xy 84.414499 76.326543)
+        (xy 84.409982 76.329447)
+        (xy 84.406461 76.333509)
+        (xy 84.40646 76.333511)
+        (xy 84.32014 76.433128)
+        (xy 84.320136 76.433133)
+        (xy 84.316618 76.437194)
+        (xy 84.314385 76.442082)
+        (xy 84.314382 76.442088)
+        (xy 84.259626 76.561987)
+        (xy 84.259624 76.561993)
+        (xy 84.257392 76.566881)
+        (xy 84.256627 76.572195)
+        (xy 84.256626 76.572202)
+        (xy 84.240103 76.687128)
+        (xy 84.237102 76.708)
+        (xy 84.237867 76.71332)
+        (xy 84.237867 76.713321)
+        (xy 84.256626 76.843797)
+        (xy 84.256627 76.843802)
+        (xy 84.257392 76.849119)
+        (xy 84.259624 76.854008)
+        (xy 84.259626 76.854012)
+        (xy 84.314382 76.973911)
+        (xy 84.314383 76.973913)
+        (xy 84.316618 76.978806)
+        (xy 84.320138 76.982869)
+        (xy 84.32014 76.982871)
+        (xy 84.346488 77.013278)
+        (xy 84.409982 77.086553)
+        (xy 84.414504 77.089459)
+        (xy 84.414505 77.08946)
+        (xy 84.435759 77.103119)
+        (xy 84.529919 77.163633)
+        (xy 84.666715 77.2038)
+        (xy 84.752932 77.2038)
+        (xy 84.78171 77.209524)
+        (xy 84.806106 77.225826)
+        (xy 86.302974 78.722694)
+        (xy 86.319276 78.74709)
+        (xy 86.325 78.775868)
+        (xy 86.325 79.314732)
+        (xy 86.312327 79.356511)
+        (xy 86.278578 79.384208)
+        (xy 86.235129 79.388487)
+        (xy 86.196626 79.367906)
+        (xy 85.259081 78.430361)
+        (xy 85.240902 78.400931)
+        (xy 85.237822 78.36648)
+        (xy 85.238898 78.359)
+        (xy 85.218608 78.217881)
+        (xy 85.159382 78.088194)
+        (xy 85.153674 78.081607)
+        (xy 85.1029 78.023011)
+        (xy 85.066018 77.980447)
+        (xy 85.061496 77.977541)
+        (xy 85.061494 77.977539)
+        (xy 84.950602 77.906272)
+        (xy 84.950599 77.90627)
+        (xy 84.946081 77.903367)
+        (xy 84.940925 77.901853)
+        (xy 84.940923 77.901852)
+        (xy 84.814447 77.864715)
+        (xy 84.814442 77.864714)
+        (xy 84.809285 77.8632)
+        (xy 84.666715 77.8632)
+        (xy 84.661558 77.864714)
+        (xy 84.661552 77.864715)
+        (xy 84.535076 77.901852)
+        (xy 84.535071 77.901854)
+        (xy 84.529919 77.903367)
+        (xy 84.525403 77.906269)
+        (xy 84.525397 77.906272)
+        (xy 84.414505 77.977539)
+        (xy 84.414499 77.977543)
+        (xy 84.409982 77.980447)
+        (xy 84.406461 77.984509)
+        (xy 84.40646 77.984511)
+        (xy 84.32014 78.084128)
+        (xy 84.320136 78.084133)
+        (xy 84.316618 78.088194)
+        (xy 84.314385 78.093082)
+        (xy 84.314382 78.093088)
+        (xy 84.259626 78.212987)
+        (xy 84.259624 78.212993)
+        (xy 84.257392 78.217881)
+        (xy 84.256627 78.223195)
+        (xy 84.256626 78.223202)
+        (xy 84.243804 78.312386)
+        (xy 84.237102 78.359)
+        (xy 84.237867 78.36432)
+        (xy 84.237867 78.364321)
+        (xy 84.256626 78.494797)
+        (xy 84.256627 78.494802)
+        (xy 84.257392 78.500119)
+        (xy 84.259624 78.505008)
+        (xy 84.259626 78.505012)
+        (xy 84.314382 78.624911)
+        (xy 84.314383 78.624913)
+        (xy 84.316618 78.629806)
+        (xy 84.320138 78.633869)
+        (xy 84.32014 78.633871)
+        (xy 84.349683 78.667965)
+        (xy 84.409982 78.737553)
+        (xy 84.414504 78.740459)
+        (xy 84.414505 78.74046)
+        (xy 84.43398 78.752976)
+        (xy 84.529919 78.814633)
+        (xy 84.666715 78.8548)
+        (xy 84.752932 78.8548)
+        (xy 84.78171 78.860524)
+        (xy 84.806106 78.876826)
+        (xy 85.794974 79.865694)
+        (xy 85.811276 79.89009)
+        (xy 85.817 79.918868)
+        (xy 85.817 80.457732)
+        (xy 85.804327 80.499511)
+        (xy 85.770578 80.527208)
+        (xy 85.727129 80.531487)
+        (xy 85.688626 80.510906)
+        (xy 85.259081 80.081361)
+        (xy 85.240902 80.051931)
+        (xy 85.237822 80.01748)
+        (xy 85.238898 80.01)
+        (xy 85.218608 79.868881)
+        (xy 85.159382 79.739194)
+        (xy 85.1544 79.733445)
+        (xy 85.11942 79.693076)
+        (xy 85.066018 79.631447)
+        (xy 85.061496 79.628541)
+        (xy 85.061494 79.628539)
+        (xy 84.950602 79.557272)
+        (xy 84.950599 79.55727)
+        (xy 84.946081 79.554367)
+        (xy 84.940925 79.552853)
+        (xy 84.940923 79.552852)
+        (xy 84.814447 79.515715)
+        (xy 84.814442 79.515714)
+        (xy 84.809285 79.5142)
+        (xy 84.666715 79.5142)
+        (xy 84.661558 79.515714)
+        (xy 84.661552 79.515715)
+        (xy 84.535076 79.552852)
+        (xy 84.535071 79.552854)
+        (xy 84.529919 79.554367)
+        (xy 84.525403 79.557269)
+        (xy 84.525397 79.557272)
+        (xy 84.414505 79.628539)
+        (xy 84.414499 79.628543)
+        (xy 84.409982 79.631447)
+        (xy 84.406461 79.635509)
+        (xy 84.40646 79.635511)
+        (xy 84.32014 79.735128)
+        (xy 84.320136 79.735133)
+        (xy 84.316618 79.739194)
+        (xy 84.314385 79.744082)
+        (xy 84.314382 79.744088)
+        (xy 84.259626 79.863987)
+        (xy 84.259624 79.863993)
+        (xy 84.257392 79.868881)
+        (xy 84.256627 79.874195)
+        (xy 84.256626 79.874202)
+        (xy 84.245672 79.950394)
+        (xy 84.237102 80.01)
+        (xy 84.237867 80.01532)
+        (xy 84.237867 80.015321)
+        (xy 84.256626 80.145797)
+        (xy 84.256627 80.145802)
+        (xy 84.257392 80.151119)
+        (xy 84.259624 80.156008)
+        (xy 84.259626 80.156012)
+        (xy 84.314382 80.275911)
+        (xy 84.314383 80.275913)
+        (xy 84.316618 80.280806)
+        (xy 84.409982 80.388553)
+        (xy 84.414504 80.391459)
+        (xy 84.414505 80.39146)
+        (xy 84.495273 80.443367)
+        (xy 84.529919 80.465633)
+        (xy 84.666715 80.5058)
+        (xy 84.752932 80.5058)
+        (xy 84.78171 80.511524)
+        (xy 84.806106 80.527826)
+        (xy 85.286974 81.008694)
+        (xy 85.303276 81.03309)
+        (xy 85.309 81.061868)
+        (xy 85.309 81.372124)
+        (xy 85.292354 81.41931)
+        (xy 85.249785 81.445605)
+        (xy 85.200139 81.43937)
+        (xy 85.165396 81.403363)
+        (xy 85.159382 81.390194)
+        (xy 85.066018 81.282447)
+        (xy 85.061496 81.279541)
+        (xy 85.061494 81.279539)
+        (xy 84.950602 81.208272)
+        (xy 84.950599 81.20827)
+        (xy 84.946081 81.205367)
+        (xy 84.940925 81.203853)
+        (xy 84.940923 81.203852)
+        (xy 84.814447 81.166715)
+        (xy 84.814442 81.166714)
+        (xy 84.809285 81.1652)
+        (xy 84.666715 81.1652)
+        (xy 84.661558 81.166714)
+        (xy 84.661552 81.166715)
+        (xy 84.535076 81.203852)
+        (xy 84.535071 81.203854)
+        (xy 84.529919 81.205367)
+        (xy 84.525403 81.208269)
+        (xy 84.525397 81.208272)
+        (xy 84.414505 81.279539)
+        (xy 84.414499 81.279543)
+        (xy 84.409982 81.282447)
+        (xy 84.406461 81.286509)
+        (xy 84.40646 81.286511)
+        (xy 84.32014 81.386128)
+        (xy 84.320136 81.386133)
+        (xy 84.316618 81.390194)
+        (xy 84.314385 81.395082)
+        (xy 84.314382 81.395088)
+        (xy 84.259626 81.514987)
+        (xy 84.259624 81.514993)
+        (xy 84.257392 81.519881)
+        (xy 84.256627 81.525195)
+        (xy 84.256626 81.525202)
+        (xy 84.241296 81.631827)
+        (xy 84.237102 81.661)
+        (xy 84.237867 81.666321)
+        (xy 84.256626 81.796797)
+        (xy 84.256627 81.796802)
+        (xy 84.257392 81.802119)
+        (xy 84.259624 81.807008)
+        (xy 84.259626 81.807012)
+        (xy 84.314382 81.926911)
+        (xy 84.314383 81.926913)
+        (xy 84.316618 81.931806)
+        (xy 84.320138 81.935869)
+        (xy 84.32014 81.935871)
+        (xy 84.321802 81.937789)
+        (xy 84.409982 82.039553)
+        (xy 84.414504 82.042459)
+        (xy 84.414505 82.04246)
+        (xy 84.525397 82.113727)
+        (xy 84.529919 82.116633)
+        (xy 84.666715 82.1568)
+        (xy 84.7258 82.1568)
+        (xy 84.7634 82.166875)
+        (xy 84.790925 82.1944)
+        (xy 84.801 82.232)
+        (xy 84.801 82.641132)
+        (xy 84.795276 82.66991)
+        (xy 84.778974 82.694306)
+        (xy 84.755306 82.717974)
+        (xy 84.73091 82.734276)
+        (xy 84.702132 82.74)
+        (xy 81.596831 82.74)
+        (xy 81.565592 82.733205)
+        (xy 81.539999 82.714046)
+        (xy 81.526987 82.69903)
+        (xy 81.510018 82.679447)
+        (xy 81.505496 82.676541)
+        (xy 81.505494 82.676539)
+        (xy 81.394602 82.605272)
+        (xy 81.394599 82.60527)
+        (xy 81.390081 82.602367)
+        (xy 81.384925 82.600853)
+        (xy 81.384923 82.600852)
+        (xy 81.258447 82.563715)
+        (xy 81.258442 82.563714)
+        (xy 81.253285 82.5622)
+        (xy 81.110715 82.5622)
+        (xy 81.105558 82.563714)
+        (xy 81.105552 82.563715)
+        (xy 80.979076 82.600852)
+        (xy 80.979071 82.600854)
+        (xy 80.973919 82.602367)
+        (xy 80.969403 82.605269)
+        (xy 80.969397 82.605272)
+        (xy 80.858505 82.676539)
+        (xy 80.858499 82.676543)
+        (xy 80.853982 82.679447)
+        (xy 80.850461 82.683509)
+        (xy 80.85046 82.683511)
+        (xy 80.824001 82.714046)
+        (xy 80.798408 82.733205)
+        (xy 80.767169 82.74)
+        (xy 78.267868 82.74)
+        (xy 78.23909 82.734276)
+        (xy 78.214694 82.717974)
+        (xy 77.864081 82.367361)
+        (xy 77.845902 82.337931)
+        (xy 77.842822 82.30348)
+        (xy 77.843898 82.296)
+        (xy 77.823608 82.154881)
+        (xy 77.764382 82.025194)
+        (xy 77.671018 81.917447)
+        (xy 77.666496 81.914541)
+        (xy 77.666494 81.914539)
+        (xy 77.555602 81.843272)
+        (xy 77.555599 81.84327)
+        (xy 77.551081 81.840367)
+        (xy 77.545925 81.838853)
+        (xy 77.545923 81.838852)
+        (xy 77.419447 81.801715)
+        (xy 77.419442 81.801714)
+        (xy 77.414285 81.8002)
+        (xy 77.271715 81.8002)
+        (xy 77.266558 81.801714)
+        (xy 77.266552 81.801715)
+        (xy 77.140076 81.838852)
+        (xy 77.140071 81.838854)
+        (xy 77.134919 81.840367)
+        (xy 77.130403 81.843269)
+        (xy 77.130397 81.843272)
+        (xy 77.019505 81.914539)
+        (xy 77.019499 81.914543)
+        (xy 77.014982 81.917447)
+        (xy 77.011461 81.921509)
+        (xy 77.01146 81.921511)
+        (xy 76.922332 82.02437)
+        (xy 76.886686 82.047278)
+        (xy 76.844314 82.047278)
+        (xy 76.808668 82.02437)
+        (xy 76.776306 81.987023)
+        (xy 76.716018 81.917447)
+        (xy 76.711496 81.914541)
+        (xy 76.711494 81.914539)
+        (xy 76.600602 81.843272)
+        (xy 76.600599 81.84327)
+        (xy 76.596081 81.840367)
+        (xy 76.590925 81.838853)
+        (xy 76.590923 81.838852)
+        (xy 76.464447 81.801715)
+        (xy 76.464442 81.801714)
+        (xy 76.459285 81.8002)
+        (xy 76.316715 81.8002)
+        (xy 76.311558 81.801714)
+        (xy 76.311552 81.801715)
+        (xy 76.185076 81.838852)
+        (xy 76.185071 81.838854)
+        (xy 76.179919 81.840367)
+        (xy 76.175403 81.843269)
+        (xy 76.175397 81.843272)
+        (xy 76.064505 81.914539)
+        (xy 76.064499 81.914543)
+        (xy 76.059982 81.917447)
+        (xy 76.056461 81.921509)
+        (xy 76.05646 81.921511)
+        (xy 75.97014 82.021128)
+        (xy 75.970136 82.021133)
+        (xy 75.966618 82.025194)
+        (xy 75.964385 82.030082)
+        (xy 75.964382 82.030088)
+        (xy 75.909626 82.149987)
+        (xy 75.909624 82.149993)
+        (xy 75.907392 82.154881)
+        (xy 75.906627 82.160195)
+        (xy 75.906626 82.160202)
+        (xy 75.890345 82.273445)
+        (xy 75.887102 82.296)
+        (xy 75.887867 82.30132)
+        (xy 75.887867 82.301321)
+        (xy 75.906626 82.431797)
+        (xy 75.906627 82.431802)
+        (xy 75.907392 82.437119)
+        (xy 75.909624 82.442008)
+        (xy 75.909626 82.442012)
+        (xy 75.964382 82.561911)
+        (xy 75.964383 82.561913)
+        (xy 75.966618 82.566806)
+        (xy 76.059982 82.674553)
+        (xy 76.064504 82.677459)
+        (xy 76.064505 82.67746)
+        (xy 76.084296 82.690179)
+        (xy 76.179919 82.751633)
+        (xy 76.316715 82.7918)
+        (xy 76.402932 82.7918)
+        (xy 76.43171 82.797524)
+        (xy 76.456106 82.813826)
+        (xy 77.801995 84.159715)
+        (xy 77.806427 84.164551)
+        (xy 77.83144 84.19436)
+        (xy 77.865134 84.213813)
+        (xy 77.870658 84.217332)
+        (xy 77.902534 84.239652)
+        (xy 77.908886 84.241353)
+        (xy 77.914852 84.244136)
+        (xy 77.914848 84.244144)
+        (xy 77.916678 84.244902)
+        (xy 77.916682 84.244893)
+        (xy 77.922861 84.247142)
+        (xy 77.92856 84.250432)
+        (xy 77.966882 84.257188)
+        (xy 77.973275 84.258606)
+        (xy 78.010857 84.268677)
+        (xy 78.04962 84.265286)
+        (xy 78.056174 84.265)
+        (xy 80.767169 84.265)
+        (xy 80.798408 84.271795)
+        (xy 80.824001 84.290954)
+        (xy 80.837551 84.306591)
+        (xy 80.853982 84.325553)
+        (xy 80.858504 84.328459)
+        (xy 80.86257 84.331982)
+        (xy 80.861801 84.332869)
+        (xy 80.888565 84.366896)
+        (xy 80.88857 84.416085)
+        (xy 80.861804 84.450132)
+        (xy 80.862571 84.451017)
+        (xy 80.858504 84.45454)
+        (xy 80.853982 84.457447)
+        (xy 80.850461 84.461509)
+        (xy 80.85046 84.461511)
+        (xy 80.824001 84.492046)
+        (xy 80.798408 84.511205)
+        (xy 80.767169 84.518)
+        (xy 77.190867 84.518)
+        (xy 77.162089 84.512276)
+        (xy 77.137693 84.495974)
+        (xy 75.009081 82.367361)
+        (xy 74.990902 82.337931)
+        (xy 74.987822 82.30348)
+        (xy 74.988898 82.296)
+        (xy 74.968608 82.154881)
+        (xy 74.909382 82.025194)
+        (xy 74.816018 81.917447)
+        (xy 74.811496 81.914541)
+        (xy 74.811494 81.914539)
+        (xy 74.700602 81.843272)
+        (xy 74.700599 81.84327)
+        (xy 74.696081 81.840367)
+        (xy 74.690925 81.838853)
+        (xy 74.690923 81.838852)
+        (xy 74.564447 81.801715)
+        (xy 74.564442 81.801714)
+        (xy 74.559285 81.8002)
+        (xy 74.416715 81.8002)
+        (xy 74.411558 81.801714)
+        (xy 74.411552 81.801715)
+        (xy 74.285076 81.838852)
+        (xy 74.285071 81.838854)
+        (xy 74.279919 81.840367)
+        (xy 74.275403 81.843269)
+        (xy 74.275397 81.843272)
+        (xy 74.164505 81.914539)
+        (xy 74.164499 81.914543)
+        (xy 74.159982 81.917447)
+        (xy 74.156461 81.921509)
+        (xy 74.15646 81.921511)
+        (xy 74.067332 82.02437)
+        (xy 74.031686 82.047278)
+        (xy 73.989314 82.047278)
+        (xy 73.953668 82.02437)
+        (xy 73.921306 81.987023)
+        (xy 73.861018 81.917447)
+        (xy 73.856496 81.914541)
+        (xy 73.856494 81.914539)
+        (xy 73.745602 81.843272)
+        (xy 73.745599 81.84327)
+        (xy 73.741081 81.840367)
+        (xy 73.735925 81.838853)
+        (xy 73.735923 81.838852)
+        (xy 73.609447 81.801715)
+        (xy 73.609442 81.801714)
+        (xy 73.604285 81.8002)
+        (xy 73.461715 81.8002)
+        (xy 73.456558 81.801714)
+        (xy 73.456552 81.801715)
+        (xy 73.330076 81.838852)
+        (xy 73.330071 81.838854)
+        (xy 73.324919 81.840367)
+        (xy 73.320403 81.843269)
+        (xy 73.320397 81.843272)
+        (xy 73.209505 81.914539)
+        (xy 73.209499 81.914543)
+        (xy 73.204982 81.917447)
+        (xy 73.201461 81.921509)
+        (xy 73.20146 81.921511)
+        (xy 73.11514 82.021128)
+        (xy 73.115136 82.021133)
+        (xy 73.111618 82.025194)
+        (xy 73.109385 82.030082)
+        (xy 73.109382 82.030088)
+        (xy 73.054626 82.149987)
+        (xy 73.054624 82.149993)
+        (xy 73.052392 82.154881)
+        (xy 73.051627 82.160195)
+        (xy 73.051626 82.160202)
+        (xy 73.035345 82.273445)
+        (xy 73.032102 82.296)
+        (xy 64.199 82.296)
+        (xy 64.199 81.317163)
+        (xy 64.203741 81.290883)
+        (xy 64.217368 81.267917)
+        (xy 64.243409 81.237863)
+        (xy 64.302382 81.169806)
+        (xy 64.361608 81.040119)
+        (xy 64.381898 80.899)
+        (xy 64.361608 80.757881)
+        (xy 64.302382 80.628194)
+        (xy 64.209018 80.520447)
+        (xy 64.204496 80.517541)
+        (xy 64.204494 80.517539)
+        (xy 64.093602 80.446272)
+        (xy 64.093599 80.44627)
+        (xy 64.089081 80.443367)
+        (xy 64.083925 80.441853)
+        (xy 64.083923 80.441852)
+        (xy 63.957447 80.404715)
+        (xy 63.957442 80.404714)
+        (xy 63.952285 80.4032)
+        (xy 63.809715 80.4032)
+        (xy 63.804558 80.404714)
+        (xy 63.804552 80.404715)
+        (xy 63.678076 80.441852)
+        (xy 63.678071 80.441854)
+        (xy 63.672919 80.443367)
+        (xy 63.668403 80.446269)
+        (xy 63.668397 80.446272)
+        (xy 63.557505 80.517539)
+        (xy 63.557499 80.517543)
+        (xy 63.552982 80.520447)
+        (xy 63.549461 80.524509)
+        (xy 63.54946 80.524511)
+        (xy 63.46314 80.624128)
+        (xy 63.463136 80.624133)
+        (xy 63.459618 80.628194)
+        (xy 63.457385 80.633082)
+        (xy 63.457382 80.633088)
+        (xy 63.402626 80.752987)
+        (xy 63.402624 80.752993)
+        (xy 63.400392 80.757881)
+        (xy 63.399627 80.763195)
+        (xy 63.399626 80.763202)
+        (xy 63.383314 80.87666)
+        (xy 63.380102 80.899)
+        (xy 63.380867 80.904321)
+        (xy 63.399626 81.034797)
+        (xy 63.399627 81.034802)
+        (xy 63.400392 81.040119)
+        (xy 63.402624 81.045007)
+        (xy 63.402625 81.045009)
+        (xy 63.406346 81.053158)
+        (xy 63.410324 81.061868)
+        (xy 63.410827 81.062968)
+        (xy 63.416857 81.104908)
+        (xy 63.399255 81.143451)
+        (xy 63.36361 81.166359)
+        (xy 63.32793 81.166359)
+        (xy 63.327769 81.167481)
+        (xy 63.322447 81.166715)
+        (xy 63.317285 81.1652)
+        (xy 63.174715 81.1652)
+        (xy 63.169558 81.166714)
+        (xy 63.169552 81.166715)
+        (xy 63.043076 81.203852)
+        (xy 63.043071 81.203854)
+        (xy 63.037919 81.205367)
+        (xy 63.033403 81.208269)
+        (xy 63.033397 81.208272)
+        (xy 62.922505 81.279539)
+        (xy 62.922499 81.279543)
+        (xy 62.917982 81.282447)
+        (xy 62.914461 81.286509)
+        (xy 62.91446 81.286511)
+        (xy 62.82814 81.386128)
+        (xy 62.828136 81.386133)
+        (xy 62.824618 81.390194)
+        (xy 62.822385 81.395082)
+        (xy 62.822382 81.395088)
+        (xy 62.767626 81.514987)
+        (xy 62.767624 81.514993)
+        (xy 62.765392 81.519881)
+        (xy 62.764627 81.525195)
+        (xy 62.764626 81.525202)
+        (xy 62.749296 81.631827)
+        (xy 62.745102 81.661)
+        (xy 62.745867 81.666321)
+        (xy 62.764626 81.796797)
+        (xy 62.764627 81.796802)
+        (xy 62.765392 81.802119)
+        (xy 62.767624 81.807008)
+        (xy 62.767626 81.807012)
+        (xy 62.822382 81.926911)
+        (xy 62.822383 81.926913)
+        (xy 62.824618 81.931806)
+        (xy 62.828138 81.935869)
+        (xy 62.82814 81.935871)
+        (xy 62.909632 82.029917)
+        (xy 62.923259 82.052883)
+        (xy 62.928 82.079163)
+        (xy 62.928 86.195837)
+        (xy 62.923259 86.222117)
+        (xy 62.909632 86.245083)
+        (xy 62.82814 86.339128)
+        (xy 62.828136 86.339133)
+        (xy 62.824618 86.343194)
+        (xy 62.822385 86.348082)
+        (xy 62.822382 86.348088)
+        (xy 62.767626 86.467987)
+        (xy 62.767624 86.467993)
+        (xy 62.765392 86.472881)
+        (xy 62.764627 86.478195)
+        (xy 62.764626 86.478202)
+        (xy 62.745867 86.608679)
+        (xy 62.745102 86.614)
+        (xy 47.562 86.614)
+        (xy 47.562 79.3872)
+        (xy 47.572075 79.3496)
+        (xy 47.5996 79.322075)
+        (xy 47.6372 79.312)
+        (xy 52.96712 79.312)
+        (xy 52.99836 79.318796)
+        (xy 53.000394 79.319724)
+        (xy 53.004919 79.322633)
+        (xy 53.141715 79.3628)
+        (xy 53.278904 79.3628)
+        (xy 53.284285 79.3628)
+        (xy 53.421081 79.322633)
+        (xy 53.541018 79.245553)
+        (xy 53.634382 79.137806)
+        (xy 53.693608 79.008119)
+        (xy 53.713898 78.867)
+        (xy 53.706647 78.816572)
+        (xy 53.694373 78.731202)
+        (xy 53.693608 78.725881)
+        (xy 53.634382 78.596194)
+        (xy 53.63014 78.591299)
+        (xy 53.583076 78.536984)
+        (xy 53.541018 78.488447)
+        (xy 53.536496 78.485541)
+        (xy 53.536494 78.485539)
+        (xy 53.425602 78.414272)
+        (xy 53.425599 78.41427)
+        (xy 53.421081 78.411367)
+        (xy 53.415925 78.409853)
+        (xy 53.415923 78.409852)
+        (xy 53.289447 78.372715)
+        (xy 53.289442 78.372714)
+        (xy 53.284285 78.3712)
+        (xy 53.141715 78.3712)
+        (xy 53.136558 78.372714)
+        (xy 53.136552 78.372715)
+        (xy 53.010079 78.409851)
+        (xy 53.010073 78.409853)
+        (xy 53.004919 78.411367)
+        (xy 53.000394 78.414274)
+        (xy 52.99836 78.415204)
+        (xy 52.96712 78.422)
+        (xy 47.6372 78.422)
+        (xy 47.5996 78.411925)
+        (xy 47.572075 78.3844)
+        (xy 47.562 78.3468)
+        (xy 47.562 76.3905)
+        (xy 67.761602 76.3905)
+        (xy 67.762367 76.39582)
+        (xy 67.762367 76.395821)
+        (xy 67.781126 76.526297)
+        (xy 67.781127 76.526302)
+        (xy 67.781892 76.531619)
+        (xy 67.784124 76.536508)
+        (xy 67.784126 76.536512)
+        (xy 67.838882 76.656411)
+        (xy 67.838883 76.656413)
+        (xy 67.841118 76.661306)
+        (xy 67.934482 76.769053)
+        (xy 67.939004 76.771959)
+        (xy 67.939005 76.77196)
+        (xy 68.023406 76.826202)
+        (xy 68.054419 76.846133)
+        (xy 68.191215 76.8863)
+        (xy 68.277432 76.8863)
+        (xy 68.30621 76.892024)
+        (xy 68.330606 76.908326)
+        (xy 68.596995 77.174715)
+        (xy 68.601427 77.179551)
+        (xy 68.621774 77.2038)
+        (xy 68.62644 77.20936)
+        (xy 68.660134 77.228813)
+        (xy 68.665658 77.232332)
+        (xy 68.697534 77.254652)
+        (xy 68.703886 77.256353)
+        (xy 68.709852 77.259136)
+        (xy 68.709848 77.259144)
+        (xy 68.711678 77.259902)
+        (xy 68.711682 77.259893)
+        (xy 68.717861 77.262142)
+        (xy 68.72356 77.265432)
+        (xy 68.761882 77.272188)
+        (xy 68.768275 77.273606)
+        (xy 68.805857 77.283677)
+        (xy 68.844616 77.280285)
+        (xy 68.85117 77.28)
+        (xy 70.349569 77.28)
+        (xy 70.380808 77.286795)
+        (xy 70.406401 77.305954)
+        (xy 70.421402 77.323266)
+        (xy 70.436382 77.340553)
+        (xy 70.440904 77.343459)
+        (xy 70.440905 77.34346)
+        (xy 70.545055 77.410394)
+        (xy 70.556319 77.417633)
+        (xy 70.693115 77.4578)
+        (xy 70.830304 77.4578)
+        (xy 70.835685 77.4578)
+        (xy 70.972481 77.417633)
+        (xy 71.092418 77.340553)
+        (xy 71.185782 77.232806)
+        (xy 71.245008 77.103119)
+        (xy 71.265298 76.962)
+        (xy 71.260964 76.93186)
+        (xy 71.245773 76.826202)
+        (xy 71.245008 76.820881)
+        (xy 71.185782 76.691194)
+        (xy 71.092418 76.583447)
+        (xy 71.087896 76.580541)
+        (xy 71.087894 76.580539)
+        (xy 70.977002 76.509272)
+        (xy 70.976999 76.50927)
+        (xy 70.972481 76.506367)
+        (xy 70.967325 76.504853)
+        (xy 70.967323 76.504852)
+        (xy 70.840847 76.467715)
+        (xy 70.840842 76.467714)
+        (xy 70.835685 76.4662)
+        (xy 70.693115 76.4662)
+        (xy 70.687958 76.467714)
+        (xy 70.687952 76.467715)
+        (xy 70.561476 76.504852)
+        (xy 70.561471 76.504854)
+        (xy 70.556319 76.506367)
+        (xy 70.551803 76.509269)
+        (xy 70.551797 76.509272)
+        (xy 70.440905 76.580539)
+        (xy 70.440899 76.580543)
+        (xy 70.436382 76.583447)
+        (xy 70.432861 76.587509)
+        (xy 70.43286 76.587511)
+        (xy 70.406401 76.618046)
+        (xy 70.380808 76.637205)
+        (xy 70.349569 76.644)
+        (xy 68.996868 76.644)
+        (xy 68.96809 76.638276)
+        (xy 68.943694 76.621974)
+        (xy 68.783581 76.461861)
+        (xy 68.765402 76.432431)
+        (xy 68.762322 76.39798)
+        (xy 68.763398 76.3905)
+        (xy 68.743108 76.249381)
+        (xy 68.683882 76.119694)
+        (xy 68.590518 76.011947)
+        (xy 68.585996 76.009041)
+        (xy 68.585994 76.009039)
+        (xy 68.475102 75.937772)
+        (xy 68.475099 75.93777)
+        (xy 68.470581 75.934867)
+        (xy 68.465425 75.933353)
+        (xy 68.465423 75.933352)
+        (xy 68.338947 75.896215)
+        (xy 68.338942 75.896214)
+        (xy 68.333785 75.8947)
+        (xy 68.191215 75.8947)
+        (xy 68.186058 75.896214)
+        (xy 68.186052 75.896215)
+        (xy 68.059576 75.933352)
+        (xy 68.059571 75.933354)
+        (xy 68.054419 75.934867)
+        (xy 68.049903 75.937769)
+        (xy 68.049897 75.937772)
+        (xy 67.939005 76.009039)
+        (xy 67.938999 76.009043)
+        (xy 67.934482 76.011947)
+        (xy 67.930961 76.016009)
+        (xy 67.93096 76.016011)
+        (xy 67.84464 76.115628)
+        (xy 67.844636 76.115633)
+        (xy 67.841118 76.119694)
+        (xy 67.838885 76.124582)
+        (xy 67.838882 76.124588)
+        (xy 67.784126 76.244487)
+        (xy 67.784124 76.244493)
+        (xy 67.781892 76.249381)
+        (xy 67.781127 76.254695)
+        (xy 67.781126 76.254702)
+        (xy 67.763573 76.376791)
+        (xy 67.761602 76.3905)
+        (xy 47.562 76.3905)
+        (xy 47.562 75.377)
+        (xy 92.768389 75.377)
+        (xy 92.768751 75.380676)
+        (xy 92.786099 75.556821)
+        (xy 92.786789 75.563821)
+        (xy 92.787859 75.56735)
+        (xy 92.78786 75.567352)
+        (xy 92.801767 75.613195)
+        (xy 92.841283 75.743462)
+        (xy 92.843019 75.746711)
+        (xy 92.843023 75.746719)
+        (xy 92.924292 75.898761)
+        (xy 92.929776 75.90902)
+        (xy 93.048867 76.054133)
+        (xy 93.19398 76.173224)
+        (xy 93.266899 76.2122)
+        (xy 93.35628 76.259976)
+        (xy 93.356283 76.259977)
+        (xy 93.359538 76.261717)
+        (xy 93.539179 76.316211)
+        (xy 93.726 76.334611)
+        (xy 93.912821 76.316211)
+        (xy 94.092462 76.261717)
+        (xy 94.25802 76.173224)
+        (xy 94.403133 76.054133)
+        (xy 94.522224 75.90902)
+        (xy 94.610717 75.743462)
+        (xy 94.665211 75.563821)
+        (xy 94.683611 75.377)
+        (xy 95.268389 75.377)
+        (xy 95.268751 75.380676)
+        (xy 95.286099 75.556821)
+        (xy 95.286789 75.563821)
+        (xy 95.287859 75.56735)
+        (xy 95.28786 75.567352)
+        (xy 95.301767 75.613195)
+        (xy 95.341283 75.743462)
+        (xy 95.343019 75.746711)
+        (xy 95.343023 75.746719)
+        (xy 95.424292 75.898761)
+        (xy 95.429776 75.90902)
+        (xy 95.548867 76.054133)
+        (xy 95.69398 76.173224)
+        (xy 95.766899 76.2122)
+        (xy 95.85628 76.259976)
+        (xy 95.856283 76.259977)
+        (xy 95.859538 76.261717)
+        (xy 96.039179 76.316211)
+        (xy 96.226 76.334611)
+        (xy 96.412821 76.316211)
+        (xy 96.592462 76.261717)
+        (xy 96.75802 76.173224)
+        (xy 96.903133 76.054133)
+        (xy 97.022224 75.90902)
+        (xy 97.110717 75.743462)
+        (xy 97.165211 75.563821)
+        (xy 97.183611 75.377)
+        (xy 97.182922 75.37)
+        (xy 97.848389 75.37)
+        (xy 97.848751 75.373676)
+        (xy 97.863463 75.523058)
+        (xy 97.866789 75.556821)
+        (xy 97.867859 75.56035)
+        (xy 97.86786 75.560352)
+        (xy 97.882313 75.607996)
+        (xy 97.921283 75.736462)
+        (xy 97.923019 75.739711)
+        (xy 97.923023 75.739719)
+        (xy 98.005863 75.8947)
+        (xy 98.009776 75.90202)
+        (xy 98.128867 76.047133)
+        (xy 98.27398 76.166224)
+        (xy 98.356758 76.21047)
+        (xy 98.43628 76.252976)
+        (xy 98.436283 76.252977)
+        (xy 98.439538 76.254717)
+        (xy 98.619179 76.309211)
+        (xy 98.789781 76.326013)
+        (xy 98.795115 76.326539)
+        (xy 98.806 76.327611)
+        (xy 98.816885 76.326539)
+        (xy 98.820679 76.326165)
+        (xy 98.992821 76.309211)
+        (xy 99.172462 76.254717)
+        (xy 99.33802 76.166224)
+        (xy 99.483133 76.047133)
+        (xy 99.602224 75.90202)
+        (xy 99.690717 75.736462)
+        (xy 99.745211 75.556821)
+        (xy 99.763611 75.37)
+        (xy 100.348389 75.37)
+        (xy 100.348751 75.373676)
+        (xy 100.363463 75.523058)
+        (xy 100.366789 75.556821)
+        (xy 100.367859 75.56035)
+        (xy 100.36786 75.560352)
+        (xy 100.382313 75.607996)
+        (xy 100.421283 75.736462)
+        (xy 100.423019 75.739711)
+        (xy 100.423023 75.739719)
+        (xy 100.505863 75.8947)
+        (xy 100.509776 75.90202)
+        (xy 100.628867 76.047133)
+        (xy 100.77398 76.166224)
+        (xy 100.856758 76.21047)
+        (xy 100.93628 76.252976)
+        (xy 100.936283 76.252977)
+        (xy 100.939538 76.254717)
+        (xy 101.119179 76.309211)
+        (xy 101.289781 76.326013)
+        (xy 101.295115 76.326539)
+        (xy 101.306 76.327611)
+        (xy 101.316885 76.326539)
+        (xy 101.320679 76.326165)
+        (xy 101.492821 76.309211)
+        (xy 101.672462 76.254717)
+        (xy 101.83802 76.166224)
+        (xy 101.983133 76.047133)
+        (xy 102.102224 75.90202)
+        (xy 102.190717 75.736462)
+        (xy 102.245211 75.556821)
+        (xy 102.263611 75.37)
+        (xy 102.245211 75.183179)
+        (xy 102.190717 75.003538)
+        (xy 102.102224 74.83798)
+        (xy 101.983133 74.692867)
+        (xy 101.967147 74.679748)
+        (xy 101.849406 74.58312)
+        (xy 101.83802 74.573776)
+        (xy 101.797286 74.552003)
+        (xy 101.675719 74.487023)
+        (xy 101.675711 74.487019)
+        (xy 101.672462 74.485283)
+        (xy 101.547108 74.447257)
+        (xy 101.496352 74.43186)
+        (xy 101.49635 74.431859)
+        (xy 101.492821 74.430789)
+        (xy 101.48915 74.430427)
+        (xy 101.489148 74.430427)
+        (xy 101.309676 74.412751)
+        (xy 101.306 74.412389)
+        (xy 101.302324 74.412751)
+        (xy 101.122851 74.430427)
+        (xy 101.122847 74.430427)
+        (xy 101.119179 74.430789)
+        (xy 101.115651 74.431859)
+        (xy 101.115647 74.43186)
+        (xy 100.943068 74.484212)
+        (xy 100.943066 74.484212)
+        (xy 100.939538 74.485283)
+        (xy 100.936292 74.487018)
+        (xy 100.93628 74.487023)
+        (xy 100.777238 74.572034)
+        (xy 100.777233 74.572036)
+        (xy 100.77398 74.573776)
+        (xy 100.771127 74.576117)
+        (xy 100.771123 74.57612)
+        (xy 100.631722 74.690523)
+        (xy 100.631716 74.690528)
+        (xy 100.628867 74.692867)
+        (xy 100.626528 74.695716)
+        (xy 100.626523 74.695722)
+        (xy 100.51212 74.835123)
+        (xy 100.512117 74.835127)
+        (xy 100.509776 74.83798)
+        (xy 100.508036 74.841233)
+        (xy 100.508034 74.841238)
+        (xy 100.423023 75.00028)
+        (xy 100.423018 75.000292)
+        (xy 100.421283 75.003538)
+        (xy 100.420212 75.007066)
+        (xy 100.420212 75.007068)
+        (xy 100.41916 75.010538)
+        (xy 100.366789 75.183179)
+        (xy 100.366427 75.186847)
+        (xy 100.366427 75.186851)
+        (xy 100.365738 75.193851)
+        (xy 100.348389 75.37)
+        (xy 99.763611 75.37)
+        (xy 99.745211 75.183179)
+        (xy 99.690717 75.003538)
+        (xy 99.602224 74.83798)
+        (xy 99.483133 74.692867)
+        (xy 99.467147 74.679748)
+        (xy 99.349406 74.58312)
+        (xy 99.33802 74.573776)
+        (xy 99.297286 74.552003)
+        (xy 99.175719 74.487023)
+        (xy 99.175711 74.487019)
+        (xy 99.172462 74.485283)
+        (xy 99.047108 74.447257)
+        (xy 98.996352 74.43186)
+        (xy 98.99635 74.431859)
+        (xy 98.992821 74.430789)
+        (xy 98.98915 74.430427)
+        (xy 98.989148 74.430427)
+        (xy 98.809676 74.412751)
+        (xy 98.806 74.412389)
+        (xy 98.802324 74.412751)
+        (xy 98.622851 74.430427)
+        (xy 98.622847 74.430427)
+        (xy 98.619179 74.430789)
+        (xy 98.615651 74.431859)
+        (xy 98.615647 74.43186)
+        (xy 98.443068 74.484212)
+        (xy 98.443066 74.484212)
+        (xy 98.439538 74.485283)
+        (xy 98.436292 74.487018)
+        (xy 98.43628 74.487023)
+        (xy 98.277238 74.572034)
+        (xy 98.277233 74.572036)
+        (xy 98.27398 74.573776)
+        (xy 98.271127 74.576117)
+        (xy 98.271123 74.57612)
+        (xy 98.131722 74.690523)
+        (xy 98.131716 74.690528)
+        (xy 98.128867 74.692867)
+        (xy 98.126528 74.695716)
+        (xy 98.126523 74.695722)
+        (xy 98.01212 74.835123)
+        (xy 98.012117 74.835127)
+        (xy 98.009776 74.83798)
+        (xy 98.008036 74.841233)
+        (xy 98.008034 74.841238)
+        (xy 97.923023 75.00028)
+        (xy 97.923018 75.000292)
+        (xy 97.921283 75.003538)
+        (xy 97.920212 75.007066)
+        (xy 97.920212 75.007068)
+        (xy 97.91916 75.010538)
+        (xy 97.866789 75.183179)
+        (xy 97.866427 75.186847)
+        (xy 97.866427 75.186851)
+        (xy 97.865738 75.193851)
+        (xy 97.848389 75.37)
+        (xy 97.182922 75.37)
+        (xy 97.165211 75.190179)
+        (xy 97.110717 75.010538)
+        (xy 97.108862 75.007068)
+        (xy 97.028134 74.856037)
+        (xy 97.022224 74.84498)
+        (xy 96.903133 74.699867)
+        (xy 96.894603 74.692867)
+        (xy 96.760876 74.58312)
+        (xy 96.75802 74.580776)
+        (xy 96.70419 74.552003)
+        (xy 96.595719 74.494023)
+        (xy 96.595711 74.494019)
+        (xy 96.592462 74.492283)
+        (xy 96.430695 74.443211)
+        (xy 96.416352 74.43886)
+        (xy 96.41635 74.438859)
+        (xy 96.412821 74.437789)
+        (xy 96.40915 74.437427)
+        (xy 96.409148 74.437427)
+        (xy 96.229676 74.419751)
+        (xy 96.226 74.419389)
+        (xy 96.222324 74.419751)
+        (xy 96.042851 74.437427)
+        (xy 96.042847 74.437427)
+        (xy 96.039179 74.437789)
+        (xy 96.035651 74.438859)
+        (xy 96.035647 74.43886)
+        (xy 95.863068 74.491212)
+        (xy 95.863066 74.491212)
+        (xy 95.859538 74.492283)
+        (xy 95.856292 74.494018)
+        (xy 95.85628 74.494023)
+        (xy 95.697238 74.579034)
+        (xy 95.697233 74.579036)
+        (xy 95.69398 74.580776)
+        (xy 95.691127 74.583117)
+        (xy 95.691123 74.58312)
+        (xy 95.551722 74.697523)
+        (xy 95.551716 74.697528)
+        (xy 95.548867 74.699867)
+        (xy 95.546528 74.702716)
+        (xy 95.546523 74.702722)
+        (xy 95.43212 74.842123)
+        (xy 95.432117 74.842127)
+        (xy 95.429776 74.84498)
+        (xy 95.428036 74.848233)
+        (xy 95.428034 74.848238)
+        (xy 95.343023 75.00728)
+        (xy 95.343018 75.007292)
+        (xy 95.341283 75.010538)
+        (xy 95.340212 75.014066)
+        (xy 95.340212 75.014068)
+        (xy 95.289984 75.179647)
+        (xy 95.286789 75.190179)
+        (xy 95.286427 75.193847)
+        (xy 95.286427 75.193851)
+        (xy 95.273603 75.324062)
+        (xy 95.268389 75.377)
+        (xy 94.683611 75.377)
+        (xy 94.665211 75.190179)
+        (xy 94.610717 75.010538)
+        (xy 94.608862 75.007068)
+        (xy 94.528134 74.856037)
+        (xy 94.522224 74.84498)
+        (xy 94.403133 74.699867)
+        (xy 94.394603 74.692867)
+        (xy 94.260876 74.58312)
+        (xy 94.25802 74.580776)
+        (xy 94.20419 74.552003)
+        (xy 94.095719 74.494023)
+        (xy 94.095711 74.494019)
+        (xy 94.092462 74.492283)
+        (xy 93.930695 74.443211)
+        (xy 93.916352 74.43886)
+        (xy 93.91635 74.438859)
+        (xy 93.912821 74.437789)
+        (xy 93.90915 74.437427)
+        (xy 93.909148 74.437427)
+        (xy 93.729676 74.419751)
+        (xy 93.726 74.419389)
+        (xy 93.722324 74.419751)
+        (xy 93.542851 74.437427)
+        (xy 93.542847 74.437427)
+        (xy 93.539179 74.437789)
+        (xy 93.535651 74.438859)
+        (xy 93.535647 74.43886)
+        (xy 93.363068 74.491212)
+        (xy 93.363066 74.491212)
+        (xy 93.359538 74.492283)
+        (xy 93.356292 74.494018)
+        (xy 93.35628 74.494023)
+        (xy 93.197238 74.579034)
+        (xy 93.197233 74.579036)
+        (xy 93.19398 74.580776)
+        (xy 93.191127 74.583117)
+        (xy 93.191123 74.58312)
+        (xy 93.051722 74.697523)
+        (xy 93.051716 74.697528)
+        (xy 93.048867 74.699867)
+        (xy 93.046528 74.702716)
+        (xy 93.046523 74.702722)
+        (xy 92.93212 74.842123)
+        (xy 92.932117 74.842127)
+        (xy 92.929776 74.84498)
+        (xy 92.928036 74.848233)
+        (xy 92.928034 74.848238)
+        (xy 92.843023 75.00728)
+        (xy 92.843018 75.007292)
+        (xy 92.841283 75.010538)
+        (xy 92.840212 75.014066)
+        (xy 92.840212 75.014068)
+        (xy 92.789984 75.179647)
+        (xy 92.786789 75.190179)
+        (xy 92.786427 75.193847)
+        (xy 92.786427 75.193851)
+        (xy 92.773603 75.324062)
+        (xy 92.768389 75.377)
+        (xy 47.562 75.377)
+        (xy 47.562 72.877)
+        (xy 92.768389 72.877)
+        (xy 92.768751 72.880676)
+        (xy 92.786099 73.056821)
+        (xy 92.786789 73.063821)
+        (xy 92.787859 73.06735)
+        (xy 92.78786 73.067352)
+        (xy 92.790297 73.075386)
+        (xy 92.841283 73.243462)
+        (xy 92.843019 73.246711)
+        (xy 92.843023 73.246719)
+        (xy 92.924292 73.398761)
+        (xy 92.929776 73.40902)
+        (xy 93.048867 73.554133)
+        (xy 93.19398 73.673224)
+        (xy 93.276759 73.71747)
+        (xy 93.35628 73.759976)
+        (xy 93.356283 73.759977)
+        (xy 93.359538 73.761717)
+        (xy 93.539179 73.816211)
+        (xy 93.726 73.834611)
+        (xy 93.912821 73.816211)
+        (xy 94.092462 73.761717)
+        (xy 94.25802 73.673224)
+        (xy 94.403133 73.554133)
+        (xy 94.522224 73.40902)
+        (xy 94.610717 73.243462)
+        (xy 94.665211 73.063821)
+        (xy 94.682606 72.887204)
+        (xy 94.683249 72.880676)
+        (xy 94.683611 72.877)
+        (xy 95.268389 72.877)
+        (xy 95.268751 72.880676)
+        (xy 95.286099 73.056821)
+        (xy 95.286789 73.063821)
+        (xy 95.287859 73.06735)
+        (xy 95.28786 73.067352)
+        (xy 95.290297 73.075386)
+        (xy 95.341283 73.243462)
+        (xy 95.343019 73.246711)
+        (xy 95.343023 73.246719)
+        (xy 95.424292 73.398761)
+        (xy 95.429776 73.40902)
+        (xy 95.548867 73.554133)
+        (xy 95.69398 73.673224)
+        (xy 95.776759 73.71747)
+        (xy 95.85628 73.759976)
+        (xy 95.856283 73.759977)
+        (xy 95.859538 73.761717)
+        (xy 96.039179 73.816211)
+        (xy 96.226 73.834611)
+        (xy 96.412821 73.816211)
+        (xy 96.592462 73.761717)
+        (xy 96.75802 73.673224)
+        (xy 96.903133 73.554133)
+        (xy 97.022224 73.40902)
+        (xy 97.110717 73.243462)
+        (xy 97.165211 73.063821)
+        (xy 97.182606 72.887204)
+        (xy 97.183249 72.880676)
+        (xy 97.183611 72.877)
+        (xy 97.182922 72.87)
+        (xy 97.848389 72.87)
+        (xy 97.848751 72.873676)
+        (xy 97.856286 72.950187)
+        (xy 97.866789 73.056821)
+        (xy 97.867859 73.06035)
+        (xy 97.86786 73.060352)
+        (xy 97.87089 73.07034)
+        (xy 97.921283 73.236462)
+        (xy 97.923019 73.239711)
+        (xy 97.923023 73.239719)
+        (xy 98.008034 73.398761)
+        (xy 98.009776 73.40202)
+        (xy 98.128867 73.547133)
+        (xy 98.27398 73.666224)
+        (xy 98.356758 73.71047)
+        (xy 98.43628 73.752976)
+        (xy 98.436283 73.752977)
+        (xy 98.439538 73.754717)
+        (xy 98.619179 73.809211)
+        (xy 98.806 73.827611)
+        (xy 98.992821 73.809211)
+        (xy 99.172462 73.754717)
+        (xy 99.33802 73.666224)
+        (xy 99.483133 73.547133)
+        (xy 99.602224 73.40202)
+        (xy 99.690717 73.236462)
+        (xy 99.745211 73.056821)
+        (xy 99.763611 72.87)
+        (xy 100.348389 72.87)
+        (xy 100.348751 72.873676)
+        (xy 100.356286 72.950187)
+        (xy 100.366789 73.056821)
+        (xy 100.367859 73.06035)
+        (xy 100.36786 73.060352)
+        (xy 100.37089 73.07034)
+        (xy 100.421283 73.236462)
+        (xy 100.423019 73.239711)
+        (xy 100.423023 73.239719)
+        (xy 100.508034 73.398761)
+        (xy 100.509776 73.40202)
+        (xy 100.628867 73.547133)
+        (xy 100.77398 73.666224)
+        (xy 100.856758 73.71047)
+        (xy 100.93628 73.752976)
+        (xy 100.936283 73.752977)
+        (xy 100.939538 73.754717)
+        (xy 101.119179 73.809211)
+        (xy 101.306 73.827611)
+        (xy 101.492821 73.809211)
+        (xy 101.672462 73.754717)
+        (xy 101.83802 73.666224)
+        (xy 101.983133 73.547133)
+        (xy 102.102224 73.40202)
+        (xy 102.190717 73.236462)
+        (xy 102.245211 73.056821)
+        (xy 102.263611 72.87)
+        (xy 102.245211 72.683179)
+        (xy 102.190717 72.503538)
+        (xy 102.102224 72.33798)
+        (xy 101.983133 72.192867)
+        (xy 101.83802 72.073776)
+        (xy 101.834761 72.072034)
+        (xy 101.675719 71.987023)
+        (xy 101.675711 71.987019)
+        (xy 101.672462 71.985283)
+        (xy 101.582641 71.958035)
+        (xy 101.496352 71.93186)
+        (xy 101.49635 71.931859)
+        (xy 101.492821 71.930789)
+        (xy 101.48915 71.930427)
+        (xy 101.489148 71.930427)
+        (xy 101.309676 71.912751)
+        (xy 101.306 71.912389)
+        (xy 101.302324 71.912751)
+        (xy 101.122851 71.930427)
+        (xy 101.122847 71.930427)
+        (xy 101.119179 71.930789)
+        (xy 101.115651 71.931859)
+        (xy 101.115647 71.93186)
+        (xy 100.943068 71.984212)
+        (xy 100.943066 71.984212)
+        (xy 100.939538 71.985283)
+        (xy 100.936292 71.987018)
+        (xy 100.93628 71.987023)
+        (xy 100.777238 72.072034)
+        (xy 100.777233 72.072036)
+        (xy 100.77398 72.073776)
+        (xy 100.771127 72.076117)
+        (xy 100.771123 72.07612)
+        (xy 100.631722 72.190523)
+        (xy 100.631716 72.190528)
+        (xy 100.628867 72.192867)
+        (xy 100.626528 72.195716)
+        (xy 100.626523 72.195722)
+        (xy 100.51212 72.335123)
+        (xy 100.512117 72.335127)
+        (xy 100.509776 72.33798)
+        (xy 100.508036 72.341233)
+        (xy 100.508034 72.341238)
+        (xy 100.423023 72.50028)
+        (xy 100.423018 72.500292)
+        (xy 100.421283 72.503538)
+        (xy 100.420212 72.507066)
+        (xy 100.420212 72.507068)
+        (xy 100.41916 72.510538)
+        (xy 100.366789 72.683179)
+        (xy 100.366427 72.686847)
+        (xy 100.366427 72.686851)
+        (xy 100.356699 72.785627)
+        (xy 100.348389 72.87)
+        (xy 99.763611 72.87)
+        (xy 99.745211 72.683179)
+        (xy 99.690717 72.503538)
+        (xy 99.602224 72.33798)
+        (xy 99.483133 72.192867)
+        (xy 99.33802 72.073776)
+        (xy 99.334761 72.072034)
+        (xy 99.175719 71.987023)
+        (xy 99.175711 71.987019)
+        (xy 99.172462 71.985283)
+        (xy 99.082641 71.958035)
+        (xy 98.996352 71.93186)
+        (xy 98.99635 71.931859)
+        (xy 98.992821 71.930789)
+        (xy 98.98915 71.930427)
+        (xy 98.989148 71.930427)
+        (xy 98.809676 71.912751)
+        (xy 98.806 71.912389)
+        (xy 98.802324 71.912751)
+        (xy 98.622851 71.930427)
+        (xy 98.622847 71.930427)
+        (xy 98.619179 71.930789)
+        (xy 98.615651 71.931859)
+        (xy 98.615647 71.93186)
+        (xy 98.443068 71.984212)
+        (xy 98.443066 71.984212)
+        (xy 98.439538 71.985283)
+        (xy 98.436292 71.987018)
+        (xy 98.43628 71.987023)
+        (xy 98.277238 72.072034)
+        (xy 98.277233 72.072036)
+        (xy 98.27398 72.073776)
+        (xy 98.271127 72.076117)
+        (xy 98.271123 72.07612)
+        (xy 98.131722 72.190523)
+        (xy 98.131716 72.190528)
+        (xy 98.128867 72.192867)
+        (xy 98.126528 72.195716)
+        (xy 98.126523 72.195722)
+        (xy 98.01212 72.335123)
+        (xy 98.012117 72.335127)
+        (xy 98.009776 72.33798)
+        (xy 98.008036 72.341233)
+        (xy 98.008034 72.341238)
+        (xy 97.923023 72.50028)
+        (xy 97.923018 72.500292)
+        (xy 97.921283 72.503538)
+        (xy 97.920212 72.507066)
+        (xy 97.920212 72.507068)
+        (xy 97.91916 72.510538)
+        (xy 97.866789 72.683179)
+        (xy 97.866427 72.686847)
+        (xy 97.866427 72.686851)
+        (xy 97.856699 72.785627)
+        (xy 97.848389 72.87)
+        (xy 97.182922 72.87)
+        (xy 97.165211 72.690179)
+        (xy 97.110717 72.510538)
+        (xy 97.108862 72.507068)
+        (xy 97.023965 72.348238)
+        (xy 97.022224 72.34498)
+        (xy 96.903133 72.199867)
+        (xy 96.894603 72.192867)
+        (xy 96.760876 72.08312)
+        (xy 96.75802 72.080776)
+        (xy 96.741665 72.072034)
+        (xy 96.595719 71.994023)
+        (xy 96.595711 71.994019)
+        (xy 96.592462 71.992283)
+        (xy 96.412821 71.937789)
+        (xy 96.40915 71.937427)
+        (xy 96.409148 71.937427)
+        (xy 96.229676 71.919751)
+        (xy 96.226 71.919389)
+        (xy 96.222324 71.919751)
+        (xy 96.042851 71.937427)
+        (xy 96.042847 71.937427)
+        (xy 96.039179 71.937789)
+        (xy 96.035651 71.938859)
+        (xy 96.035647 71.93886)
+        (xy 95.863068 71.991212)
+        (xy 95.863066 71.991212)
+        (xy 95.859538 71.992283)
+        (xy 95.856292 71.994018)
+        (xy 95.85628 71.994023)
+        (xy 95.697238 72.079034)
+        (xy 95.697233 72.079036)
+        (xy 95.69398 72.080776)
+        (xy 95.691127 72.083117)
+        (xy 95.691123 72.08312)
+        (xy 95.551722 72.197523)
+        (xy 95.551716 72.197528)
+        (xy 95.548867 72.199867)
+        (xy 95.546528 72.202716)
+        (xy 95.546523 72.202722)
+        (xy 95.43212 72.342123)
+        (xy 95.432117 72.342127)
+        (xy 95.429776 72.34498)
+        (xy 95.428036 72.348233)
+        (xy 95.428034 72.348238)
+        (xy 95.343023 72.50728)
+        (xy 95.343018 72.507292)
+        (xy 95.341283 72.510538)
+        (xy 95.340212 72.514066)
+        (xy 95.340212 72.514068)
+        (xy 95.289984 72.679647)
+        (xy 95.286789 72.690179)
+        (xy 95.286427 72.693847)
+        (xy 95.286427 72.693851)
+        (xy 95.272513 72.835125)
+        (xy 95.268389 72.877)
+        (xy 94.683611 72.877)
+        (xy 94.665211 72.690179)
+        (xy 94.610717 72.510538)
+        (xy 94.608862 72.507068)
+        (xy 94.523965 72.348238)
+        (xy 94.522224 72.34498)
+        (xy 94.403133 72.199867)
+        (xy 94.394603 72.192867)
+        (xy 94.260876 72.08312)
+        (xy 94.25802 72.080776)
+        (xy 94.241665 72.072034)
+        (xy 94.095719 71.994023)
+        (xy 94.095711 71.994019)
+        (xy 94.092462 71.992283)
+        (xy 93.912821 71.937789)
+        (xy 93.90915 71.937427)
+        (xy 93.909148 71.937427)
+        (xy 93.729676 71.919751)
+        (xy 93.726 71.919389)
+        (xy 93.722324 71.919751)
+        (xy 93.542851 71.937427)
+        (xy 93.542847 71.937427)
+        (xy 93.539179 71.937789)
+        (xy 93.535651 71.938859)
+        (xy 93.535647 71.93886)
+        (xy 93.363068 71.991212)
+        (xy 93.363066 71.991212)
+        (xy 93.359538 71.992283)
+        (xy 93.356292 71.994018)
+        (xy 93.35628 71.994023)
+        (xy 93.197238 72.079034)
+        (xy 93.197233 72.079036)
+        (xy 93.19398 72.080776)
+        (xy 93.191127 72.083117)
+        (xy 93.191123 72.08312)
+        (xy 93.051722 72.197523)
+        (xy 93.051716 72.197528)
+        (xy 93.048867 72.199867)
+        (xy 93.046528 72.202716)
+        (xy 93.046523 72.202722)
+        (xy 92.93212 72.342123)
+        (xy 92.932117 72.342127)
+        (xy 92.929776 72.34498)
+        (xy 92.928036 72.348233)
+        (xy 92.928034 72.348238)
+        (xy 92.843023 72.50728)
+        (xy 92.843018 72.507292)
+        (xy 92.841283 72.510538)
+        (xy 92.840212 72.514066)
+        (xy 92.840212 72.514068)
+        (xy 92.789984 72.679647)
+        (xy 92.786789 72.690179)
+        (xy 92.786427 72.693847)
+        (xy 92.786427 72.693851)
+        (xy 92.772513 72.835125)
+        (xy 92.768389 72.877)
+        (xy 47.562 72.877)
+        (xy 47.562 70.491064)
+        (xy 47.569755 70.457804)
+        (xy 47.59142 70.431405)
+        (xy 47.651955 70.384955)
+        (xy 47.658059 70.377)
+        (xy 92.768389 70.377)
+        (xy 92.768751 70.380676)
+        (xy 92.786099 70.556821)
+        (xy 92.786789 70.563821)
+        (xy 92.787859 70.56735)
+        (xy 92.78786 70.567352)
+        (xy 92.809133 70.637479)
+        (xy 92.841283 70.743462)
+        (xy 92.843019 70.746711)
+        (xy 92.843023 70.746719)
+        (xy 92.924292 70.898761)
+        (xy 92.929776 70.90902)
+        (xy 93.048867 71.054133)
+        (xy 93.19398 71.173224)
+        (xy 93.276758 71.21747)
+        (xy 93.35628 71.259976)
+        (xy 93.356283 71.259977)
+        (xy 93.359538 71.261717)
+        (xy 93.539179 71.316211)
+        (xy 93.726 71.334611)
+        (xy 93.912821 71.316211)
+        (xy 94.092462 71.261717)
+        (xy 94.25802 71.173224)
+        (xy 94.403133 71.054133)
+        (xy 94.522224 70.90902)
+        (xy 94.610717 70.743462)
+        (xy 94.665211 70.563821)
+        (xy 94.683611 70.377)
+        (xy 95.268389 70.377)
+        (xy 95.268751 70.380676)
+        (xy 95.286099 70.556821)
+        (xy 95.286789 70.563821)
+        (xy 95.287859 70.56735)
+        (xy 95.28786 70.567352)
+        (xy 95.309133 70.637479)
+        (xy 95.341283 70.743462)
+        (xy 95.343019 70.746711)
+        (xy 95.343023 70.746719)
+        (xy 95.424292 70.898761)
+        (xy 95.429776 70.90902)
+        (xy 95.548867 71.054133)
+        (xy 95.69398 71.173224)
+        (xy 95.776758 71.21747)
+        (xy 95.85628 71.259976)
+        (xy 95.856283 71.259977)
+        (xy 95.859538 71.261717)
+        (xy 96.039179 71.316211)
+        (xy 96.226 71.334611)
+        (xy 96.412821 71.316211)
+        (xy 96.592462 71.261717)
+        (xy 96.75802 71.173224)
+        (xy 96.903133 71.054133)
+        (xy 97.022224 70.90902)
+        (xy 97.110717 70.743462)
+        (xy 97.165211 70.563821)
+        (xy 97.183611 70.377)
+        (xy 97.182922 70.37)
+        (xy 97.848389 70.37)
+        (xy 97.848751 70.373676)
+        (xy 97.860312 70.491064)
+        (xy 97.866789 70.556821)
+        (xy 97.867859 70.56035)
+        (xy 97.86786 70.560352)
+        (xy 97.889819 70.632741)
+        (xy 97.921283 70.736462)
+        (xy 97.923019 70.739711)
+        (xy 97.923023 70.739719)
+        (xy 97.990862 70.866634)
+        (xy 98.009776 70.90202)
+        (xy 98.128867 71.047133)
+        (xy 98.27398 71.166224)
+        (xy 98.356758 71.21047)
+        (xy 98.43628 71.252976)
+        (xy 98.436283 71.252977)
+        (xy 98.439538 71.254717)
+        (xy 98.619179 71.309211)
+        (xy 98.806 71.327611)
+        (xy 98.992821 71.309211)
+        (xy 99.172462 71.254717)
+        (xy 99.33802 71.166224)
+        (xy 99.483133 71.047133)
+        (xy 99.602224 70.90202)
+        (xy 99.690717 70.736462)
+        (xy 99.745211 70.556821)
+        (xy 99.763611 70.37)
+        (xy 100.348389 70.37)
+        (xy 100.348751 70.373676)
+        (xy 100.360312 70.491064)
+        (xy 100.366789 70.556821)
+        (xy 100.367859 70.56035)
+        (xy 100.36786 70.560352)
+        (xy 100.389819 70.632741)
+        (xy 100.421283 70.736462)
+        (xy 100.423019 70.739711)
+        (xy 100.423023 70.739719)
+        (xy 100.490862 70.866634)
+        (xy 100.509776 70.90202)
+        (xy 100.628867 71.047133)
+        (xy 100.77398 71.166224)
+        (xy 100.856758 71.21047)
+        (xy 100.93628 71.252976)
+        (xy 100.936283 71.252977)
+        (xy 100.939538 71.254717)
+        (xy 101.119179 71.309211)
+        (xy 101.306 71.327611)
+        (xy 101.492821 71.309211)
+        (xy 101.672462 71.254717)
+        (xy 101.83802 71.166224)
+        (xy 101.983133 71.047133)
+        (xy 102.102224 70.90202)
+        (xy 102.190717 70.736462)
+        (xy 102.245211 70.556821)
+        (xy 102.263611 70.37)
+        (xy 102.245211 70.183179)
+        (xy 102.190717 70.003538)
+        (xy 102.179376 69.982321)
+        (xy 102.107707 69.848238)
+        (xy 102.102224 69.83798)
+        (xy 101.983133 69.692867)
+        (xy 101.83802 69.573776)
+        (xy 101.82356 69.566047)
+        (xy 101.675719 69.487023)
+        (xy 101.675711 69.487019)
+        (xy 101.672462 69.485283)
+        (xy 101.582641 69.458035)
+        (xy 101.496352 69.43186)
+        (xy 101.49635 69.431859)
+        (xy 101.492821 69.430789)
+        (xy 101.48915 69.430427)
+        (xy 101.489148 69.430427)
+        (xy 101.309676 69.412751)
+        (xy 101.306 69.412389)
+        (xy 101.302324 69.412751)
+        (xy 101.122851 69.430427)
+        (xy 101.122847 69.430427)
+        (xy 101.119179 69.430789)
+        (xy 101.115651 69.431859)
+        (xy 101.115647 69.43186)
+        (xy 100.943068 69.484212)
+        (xy 100.943066 69.484212)
+        (xy 100.939538 69.485283)
+        (xy 100.936292 69.487018)
+        (xy 100.93628 69.487023)
+        (xy 100.777238 69.572034)
+        (xy 100.777233 69.572036)
+        (xy 100.77398 69.573776)
+        (xy 100.771127 69.576117)
+        (xy 100.771123 69.57612)
+        (xy 100.631722 69.690523)
+        (xy 100.631716 69.690528)
+        (xy 100.628867 69.692867)
+        (xy 100.626528 69.695716)
+        (xy 100.626523 69.695722)
+        (xy 100.51212 69.835123)
+        (xy 100.512117 69.835127)
+        (xy 100.509776 69.83798)
+        (xy 100.508036 69.841233)
+        (xy 100.508034 69.841238)
+        (xy 100.423023 70.00028)
+        (xy 100.423018 70.000292)
+        (xy 100.421283 70.003538)
+        (xy 100.420212 70.007066)
+        (xy 100.420212 70.007068)
+        (xy 100.37854 70.144442)
+        (xy 100.366789 70.183179)
+        (xy 100.366427 70.186847)
+        (xy 100.366427 70.186851)
+        (xy 100.354713 70.305792)
+        (xy 100.348389 70.37)
+        (xy 99.763611 70.37)
+        (xy 99.745211 70.183179)
+        (xy 99.690717 70.003538)
+        (xy 99.679376 69.982321)
+        (xy 99.607707 69.848238)
+        (xy 99.602224 69.83798)
+        (xy 99.483133 69.692867)
+        (xy 99.33802 69.573776)
+        (xy 99.32356 69.566047)
+        (xy 99.175719 69.487023)
+        (xy 99.175711 69.487019)
+        (xy 99.172462 69.485283)
+        (xy 99.082641 69.458035)
+        (xy 98.996352 69.43186)
+        (xy 98.99635 69.431859)
+        (xy 98.992821 69.430789)
+        (xy 98.98915 69.430427)
+        (xy 98.989148 69.430427)
+        (xy 98.809676 69.412751)
+        (xy 98.806 69.412389)
+        (xy 98.802324 69.412751)
+        (xy 98.622851 69.430427)
+        (xy 98.622847 69.430427)
+        (xy 98.619179 69.430789)
+        (xy 98.615651 69.431859)
+        (xy 98.615647 69.43186)
+        (xy 98.443068 69.484212)
+        (xy 98.443066 69.484212)
+        (xy 98.439538 69.485283)
+        (xy 98.436292 69.487018)
+        (xy 98.43628 69.487023)
+        (xy 98.277238 69.572034)
+        (xy 98.277233 69.572036)
+        (xy 98.27398 69.573776)
+        (xy 98.271127 69.576117)
+        (xy 98.271123 69.57612)
+        (xy 98.131722 69.690523)
+        (xy 98.131716 69.690528)
+        (xy 98.128867 69.692867)
+        (xy 98.126528 69.695716)
+        (xy 98.126523 69.695722)
+        (xy 98.01212 69.835123)
+        (xy 98.012117 69.835127)
+        (xy 98.009776 69.83798)
+        (xy 98.008036 69.841233)
+        (xy 98.008034 69.841238)
+        (xy 97.923023 70.00028)
+        (xy 97.923018 70.000292)
+        (xy 97.921283 70.003538)
+        (xy 97.920212 70.007066)
+        (xy 97.920212 70.007068)
+        (xy 97.87854 70.144442)
+        (xy 97.866789 70.183179)
+        (xy 97.866427 70.186847)
+        (xy 97.866427 70.186851)
+        (xy 97.854713 70.305792)
+        (xy 97.848389 70.37)
+        (xy 97.182922 70.37)
+        (xy 97.165211 70.190179)
+        (xy 97.110717 70.010538)
+        (xy 97.108862 70.007068)
+        (xy 97.023965 69.848238)
+        (xy 97.022224 69.84498)
+        (xy 96.903133 69.699867)
+        (xy 96.894603 69.692867)
+        (xy 96.783872 69.601992)
+        (xy 96.75802 69.580776)
+        (xy 96.730464 69.566047)
+        (xy 96.595719 69.494023)
+        (xy 96.595711 69.494019)
+        (xy 96.592462 69.492283)
+        (xy 96.412821 69.437789)
+        (xy 96.40915 69.437427)
+        (xy 96.409148 69.437427)
+        (xy 96.229676 69.419751)
+        (xy 96.226 69.419389)
+        (xy 96.222324 69.419751)
+        (xy 96.042851 69.437427)
+        (xy 96.042847 69.437427)
+        (xy 96.039179 69.437789)
+        (xy 96.035651 69.438859)
+        (xy 96.035647 69.43886)
+        (xy 95.863068 69.491212)
+        (xy 95.863066 69.491212)
+        (xy 95.859538 69.492283)
+        (xy 95.856292 69.494018)
+        (xy 95.85628 69.494023)
+        (xy 95.697238 69.579034)
+        (xy 95.697233 69.579036)
+        (xy 95.69398 69.580776)
+        (xy 95.691127 69.583117)
+        (xy 95.691123 69.58312)
+        (xy 95.551722 69.697523)
+        (xy 95.551716 69.697528)
+        (xy 95.548867 69.699867)
+        (xy 95.546528 69.702716)
+        (xy 95.546523 69.702722)
+        (xy 95.43212 69.842123)
+        (xy 95.432117 69.842127)
+        (xy 95.429776 69.84498)
+        (xy 95.428036 69.848233)
+        (xy 95.428034 69.848238)
+        (xy 95.343023 70.00728)
+        (xy 95.343018 70.007292)
+        (xy 95.341283 70.010538)
+        (xy 95.340212 70.014066)
+        (xy 95.340212 70.014068)
+        (xy 95.289984 70.179647)
+        (xy 95.286789 70.190179)
+        (xy 95.286427 70.193847)
+        (xy 95.286427 70.193851)
+        (xy 95.280651 70.2525)
+        (xy 95.268389 70.377)
+        (xy 94.683611 70.377)
+        (xy 94.665211 70.190179)
+        (xy 94.610717 70.010538)
+        (xy 94.608862 70.007068)
+        (xy 94.523965 69.848238)
+        (xy 94.522224 69.84498)
+        (xy 94.403133 69.699867)
+        (xy 94.394603 69.692867)
+        (xy 94.283872 69.601992)
+        (xy 94.25802 69.580776)
+        (xy 94.230464 69.566047)
+        (xy 94.095719 69.494023)
+        (xy 94.095711 69.494019)
+        (xy 94.092462 69.492283)
+        (xy 93.912821 69.437789)
+        (xy 93.90915 69.437427)
+        (xy 93.909148 69.437427)
+        (xy 93.729676 69.419751)
+        (xy 93.726 69.419389)
+        (xy 93.722324 69.419751)
+        (xy 93.542851 69.437427)
+        (xy 93.542847 69.437427)
+        (xy 93.539179 69.437789)
+        (xy 93.535651 69.438859)
+        (xy 93.535647 69.43886)
+        (xy 93.363068 69.491212)
+        (xy 93.363066 69.491212)
+        (xy 93.359538 69.492283)
+        (xy 93.356292 69.494018)
+        (xy 93.35628 69.494023)
+        (xy 93.197238 69.579034)
+        (xy 93.197233 69.579036)
+        (xy 93.19398 69.580776)
+        (xy 93.191127 69.583117)
+        (xy 93.191123 69.58312)
+        (xy 93.051722 69.697523)
+        (xy 93.051716 69.697528)
+        (xy 93.048867 69.699867)
+        (xy 93.046528 69.702716)
+        (xy 93.046523 69.702722)
+        (xy 92.93212 69.842123)
+        (xy 92.932117 69.842127)
+        (xy 92.929776 69.84498)
+        (xy 92.928036 69.848233)
+        (xy 92.928034 69.848238)
+        (xy 92.843023 70.00728)
+        (xy 92.843018 70.007292)
+        (xy 92.841283 70.010538)
+        (xy 92.840212 70.014066)
+        (xy 92.840212 70.014068)
+        (xy 92.789984 70.179647)
+        (xy 92.786789 70.190179)
+        (xy 92.786427 70.193847)
+        (xy 92.786427 70.193851)
+        (xy 92.780651 70.2525)
+        (xy 92.768389 70.377)
+        (xy 47.658059 70.377)
+        (xy 47.743641 70.265468)
+        (xy 47.801277 70.126322)
+        (xy 47.820936 69.977)
+        (xy 47.801277 69.827678)
+        (xy 47.747621 69.698141)
+        (xy 47.745525 69.69308)
+        (xy 47.745524 69.693079)
+        (xy 47.743641 69.688532)
+        (xy 47.651955 69.569045)
+        (xy 47.59142 69.522594)
+        (xy 47.569755 69.496196)
+        (xy 47.562 69.462936)
+        (xy 47.562 68.657)
+        (xy 88.094566 68.657)
+        (xy 88.11427 68.907363)
+        (xy 88.114957 68.910226)
+        (xy 88.114959 68.910236)
+        (xy 88.168574 69.133554)
+        (xy 88.172897 69.151561)
+        (xy 88.174028 69.154293)
+        (xy 88.174029 69.154294)
+        (xy 88.243168 69.321212)
+        (xy 88.269003 69.383582)
+        (xy 88.27054 69.38609)
+        (xy 88.270542 69.386094)
+        (xy 88.39128 69.58312)
+        (xy 88.400222 69.597712)
+        (xy 88.402136 69.599953)
+        (xy 88.402139 69.599957)
+        (xy 88.485039 69.69702)
+        (xy 88.563322 69.788678)
+        (xy 88.754288 69.951778)
+        (xy 88.968418 70.082997)
+        (xy 89.200439 70.179103)
+        (xy 89.444637 70.23773)
+        (xy 89.632308 70.2525)
+        (xy 89.756212 70.2525)
+        (xy 89.757692 70.2525)
+        (xy 89.945363 70.23773)
+        (xy 90.189561 70.179103)
+        (xy 90.421582 70.082997)
+        (xy 90.635712 69.951778)
+        (xy 90.826678 69.788678)
+        (xy 90.989778 69.597712)
+        (xy 91.120997 69.383582)
+        (xy 91.217103 69.151561)
+        (xy 91.27573 68.907363)
+        (xy 91.295434 68.657)
+        (xy 91.293669 68.634569)
+        (xy 93.151268 68.634569)
+        (xy 93.156004 68.641412)
+        (xy 93.191401 68.670461)
+        (xy 93.197521 68.67455)
+        (xy 93.356467 68.759508)
+        (xy 93.363268 68.762326)
+        (xy 93.535742 68.814645)
+        (xy 93.542952 68.81608)
+        (xy 93.722325 68.833747)
+        (xy 93.729675 68.833747)
+        (xy 93.909047 68.81608)
+        (xy 93.916257 68.814645)
+        (xy 94.088731 68.762326)
+        (xy 94.095532 68.759508)
+        (xy 94.25448 68.674549)
+        (xy 94.260597 68.670462)
+        (xy 94.295993 68.641412)
+        (xy 94.300729 68.634569)
+        (xy 95.651268 68.634569)
+        (xy 95.656004 68.641412)
+        (xy 95.691401 68.670461)
+        (xy 95.697521 68.67455)
+        (xy 95.856467 68.759508)
+        (xy 95.863268 68.762326)
+        (xy 96.035742 68.814645)
+        (xy 96.042952 68.81608)
+        (xy 96.222325 68.833747)
+        (xy 96.229675 68.833747)
+        (xy 96.409047 68.81608)
+        (xy 96.416257 68.814645)
+        (xy 96.588731 68.762326)
+        (xy 96.595532 68.759508)
+        (xy 96.75448 68.674549)
+        (xy 96.760597 68.670462)
+        (xy 96.795993 68.641412)
+        (xy 96.80073 68.634568)
+        (xy 96.796685 68.62729)
+        (xy 96.233 68.063605)
+        (xy 96.226 68.059563)
+        (xy 96.218999 68.063605)
+        (xy 95.655314 68.627289)
+        (xy 95.651268 68.634569)
+        (xy 94.300729 68.634569)
+        (xy 94.30073 68.634568)
+        (xy 94.296685 68.62729)
+        (xy 93.733 68.063605)
+        (xy 93.726 68.059563)
+        (xy 93.718999 68.063605)
+        (xy 93.155314 68.627289)
+        (xy 93.151268 68.634569)
+        (xy 91.293669 68.634569)
+        (xy 91.27573 68.406637)
+        (xy 91.217103 68.162439)
+        (xy 91.120997 67.930418)
+        (xy 91.090514 67.880675)
+        (xy 92.769253 67.880675)
+        (xy 92.786919 68.060047)
+        (xy 92.788354 68.067257)
+        (xy 92.840673 68.239731)
+        (xy 92.843491 68.246532)
+        (xy 92.928449 68.405478)
+        (xy 92.932538 68.411598)
+        (xy 92.961586 68.446994)
+        (xy 92.96843 68.45173)
+        (xy 92.975709 68.447684)
+        (xy 93.539394 67.884)
+        (xy 93.543436 67.877)
+        (xy 93.908563 67.877)
+        (xy 93.912605 67.884)
+        (xy 94.47629 68.447685)
+        (xy 94.483568 68.45173)
+        (xy 94.490412 68.446993)
+        (xy 94.519462 68.411597)
+        (xy 94.523549 68.40548)
+        (xy 94.608508 68.246532)
+        (xy 94.611326 68.239731)
+        (xy 94.663645 68.067257)
+        (xy 94.66508 68.060047)
+        (xy 94.682747 67.880675)
+        (xy 95.269253 67.880675)
+        (xy 95.286919 68.060047)
+        (xy 95.288354 68.067257)
+        (xy 95.340673 68.239731)
+        (xy 95.343491 68.246532)
+        (xy 95.428449 68.405478)
+        (xy 95.432538 68.411598)
+        (xy 95.461586 68.446994)
+        (xy 95.46843 68.45173)
+        (xy 95.475709 68.447684)
+        (xy 96.039394 67.884)
+        (xy 96.043436 67.877)
+        (xy 96.408563 67.877)
+        (xy 96.412605 67.884)
+        (xy 96.97629 68.447685)
+        (xy 96.983568 68.45173)
+        (xy 96.990412 68.446993)
+        (xy 97.019462 68.411597)
+        (xy 97.023549 68.40548)
+        (xy 97.108508 68.246532)
+        (xy 97.111326 68.239731)
+        (xy 97.163645 68.067257)
+        (xy 97.16508 68.060047)
+        (xy 97.182747 67.880675)
+        (xy 97.182747 67.873325)
+        (xy 97.18242 67.87)
+        (xy 97.848389 67.87)
+        (xy 97.848751 67.873676)
+        (xy 97.854339 67.930418)
+        (xy 97.866789 68.056821)
+        (xy 97.921283 68.236462)
+        (xy 97.923019 68.239711)
+        (xy 97.923023 68.239719)
+        (xy 98.008034 68.398761)
+        (xy 98.009776 68.40202)
+        (xy 98.036011 68.433987)
+        (xy 98.111464 68.525928)
+        (xy 98.128867 68.547133)
+        (xy 98.27398 68.666224)
+        (xy 98.289557 68.67455)
+        (xy 98.43628 68.752976)
+        (xy 98.436283 68.752977)
+        (xy 98.439538 68.754717)
+        (xy 98.619179 68.809211)
+        (xy 98.806 68.827611)
+        (xy 98.992821 68.809211)
+        (xy 99.172462 68.754717)
+        (xy 99.33802 68.666224)
+        (xy 99.483133 68.547133)
+        (xy 99.602224 68.40202)
+        (xy 99.690717 68.236462)
+        (xy 99.745211 68.056821)
+        (xy 99.763611 67.87)
+        (xy 100.348389 67.87)
+        (xy 100.348751 67.873676)
+        (xy 100.354339 67.930418)
+        (xy 100.366789 68.056821)
+        (xy 100.421283 68.236462)
+        (xy 100.423019 68.239711)
+        (xy 100.423023 68.239719)
+        (xy 100.508034 68.398761)
+        (xy 100.509776 68.40202)
+        (xy 100.536011 68.433987)
+        (xy 100.611464 68.525928)
+        (xy 100.628867 68.547133)
+        (xy 100.77398 68.666224)
+        (xy 100.789557 68.67455)
+        (xy 100.93628 68.752976)
+        (xy 100.936283 68.752977)
+        (xy 100.939538 68.754717)
+        (xy 101.119179 68.809211)
+        (xy 101.306 68.827611)
+        (xy 101.492821 68.809211)
+        (xy 101.672462 68.754717)
+        (xy 101.83802 68.666224)
+        (xy 101.983133 68.547133)
+        (xy 102.102224 68.40202)
+        (xy 102.190717 68.236462)
+        (xy 102.245211 68.056821)
+        (xy 102.263611 67.87)
+        (xy 102.245211 67.683179)
+        (xy 102.190717 67.503538)
+        (xy 102.102224 67.33798)
+        (xy 101.983133 67.192867)
+        (xy 101.83802 67.073776)
+        (xy 101.834761 67.072034)
+        (xy 101.675719 66.987023)
+        (xy 101.675711 66.987019)
+        (xy 101.672462 66.985283)
+        (xy 101.521056 66.939354)
+        (xy 101.496352 66.93186)
+        (xy 101.49635 66.931859)
+        (xy 101.492821 66.930789)
+        (xy 101.48915 66.930427)
+        (xy 101.489148 66.930427)
+        (xy 101.309676 66.912751)
+        (xy 101.306 66.912389)
+        (xy 101.302324 66.912751)
+        (xy 101.122851 66.930427)
+        (xy 101.122847 66.930427)
+        (xy 101.119179 66.930789)
+        (xy 101.115651 66.931859)
+        (xy 101.115647 66.93186)
+        (xy 100.943068 66.984212)
+        (xy 100.943066 66.984212)
+        (xy 100.939538 66.985283)
+        (xy 100.936292 66.987018)
+        (xy 100.93628 66.987023)
+        (xy 100.777238 67.072034)
+        (xy 100.777233 67.072036)
+        (xy 100.77398 67.073776)
+        (xy 100.771127 67.076117)
+        (xy 100.771123 67.07612)
+        (xy 100.631722 67.190523)
+        (xy 100.631716 67.190528)
+        (xy 100.628867 67.192867)
+        (xy 100.626528 67.195716)
+        (xy 100.626523 67.195722)
+        (xy 100.51212 67.335123)
+        (xy 100.512117 67.335127)
+        (xy 100.509776 67.33798)
+        (xy 100.508036 67.341233)
+        (xy 100.508034 67.341238)
+        (xy 100.423023 67.50028)
+        (xy 100.423018 67.500292)
+        (xy 100.421283 67.503538)
+        (xy 100.366789 67.683179)
+        (xy 100.366427 67.686847)
+        (xy 100.366427 67.686851)
+        (xy 100.358698 67.765327)
+        (xy 100.348389 67.87)
+        (xy 99.763611 67.87)
+        (xy 99.745211 67.683179)
+        (xy 99.690717 67.503538)
+        (xy 99.602224 67.33798)
+        (xy 99.483133 67.192867)
+        (xy 99.33802 67.073776)
+        (xy 99.334761 67.072034)
+        (xy 99.175719 66.987023)
+        (xy 99.175711 66.987019)
+        (xy 99.172462 66.985283)
+        (xy 99.021056 66.939354)
+        (xy 98.996352 66.93186)
+        (xy 98.99635 66.931859)
+        (xy 98.992821 66.930789)
+        (xy 98.98915 66.930427)
+        (xy 98.989148 66.930427)
+        (xy 98.809676 66.912751)
+        (xy 98.806 66.912389)
+        (xy 98.802324 66.912751)
+        (xy 98.622851 66.930427)
+        (xy 98.622847 66.930427)
+        (xy 98.619179 66.930789)
+        (xy 98.615651 66.931859)
+        (xy 98.615647 66.93186)
+        (xy 98.443068 66.984212)
+        (xy 98.443066 66.984212)
+        (xy 98.439538 66.985283)
+        (xy 98.436292 66.987018)
+        (xy 98.43628 66.987023)
+        (xy 98.277238 67.072034)
+        (xy 98.277233 67.072036)
+        (xy 98.27398 67.073776)
+        (xy 98.271127 67.076117)
+        (xy 98.271123 67.07612)
+        (xy 98.131722 67.190523)
+        (xy 98.131716 67.190528)
+        (xy 98.128867 67.192867)
+        (xy 98.126528 67.195716)
+        (xy 98.126523 67.195722)
+        (xy 98.01212 67.335123)
+        (xy 98.012117 67.335127)
+        (xy 98.009776 67.33798)
+        (xy 98.008036 67.341233)
+        (xy 98.008034 67.341238)
+        (xy 97.923023 67.50028)
+        (xy 97.923018 67.500292)
+        (xy 97.921283 67.503538)
+        (xy 97.866789 67.683179)
+        (xy 97.866427 67.686847)
+        (xy 97.866427 67.686851)
+        (xy 97.858698 67.765327)
+        (xy 97.848389 67.87)
+        (xy 97.18242 67.87)
+        (xy 97.16508 67.693952)
+        (xy 97.163645 67.686742)
+        (xy 97.111326 67.514268)
+        (xy 97.108508 67.507467)
+        (xy 97.02355 67.348521)
+        (xy 97.019461 67.342401)
+        (xy 96.990412 67.307004)
+        (xy 96.983569 67.302268)
+        (xy 96.976289 67.306314)
+        (xy 96.412605 67.869999)
+        (xy 96.408563 67.877)
+        (xy 96.043436 67.877)
+        (xy 96.039394 67.869999)
+        (xy 95.475709 67.306314)
+        (xy 95.46843 67.302269)
+        (xy 95.461585 67.307006)
+        (xy 95.432538 67.3424)
+        (xy 95.428448 67.348523)
+        (xy 95.343491 67.507467)
+        (xy 95.340673 67.514268)
+        (xy 95.288354 67.686742)
+        (xy 95.286919 67.693952)
+        (xy 95.269253 67.873325)
+        (xy 95.269253 67.880675)
+        (xy 94.682747 67.880675)
+        (xy 94.682747 67.873325)
+        (xy 94.66508 67.693952)
+        (xy 94.663645 67.686742)
+        (xy 94.611326 67.514268)
+        (xy 94.608508 67.507467)
+        (xy 94.52355 67.348521)
+        (xy 94.519461 67.342401)
+        (xy 94.490412 67.307004)
+        (xy 94.483569 67.302268)
+        (xy 94.476289 67.306314)
+        (xy 93.912605 67.869999)
+        (xy 93.908563 67.877)
+        (xy 93.543436 67.877)
+        (xy 93.539394 67.869999)
+        (xy 92.975709 67.306314)
+        (xy 92.96843 67.302269)
+        (xy 92.961585 67.307006)
+        (xy 92.932538 67.3424)
+        (xy 92.928448 67.348523)
+        (xy 92.843491 67.507467)
+        (xy 92.840673 67.514268)
+        (xy 92.788354 67.686742)
+        (xy 92.786919 67.693952)
+        (xy 92.769253 67.873325)
+        (xy 92.769253 67.880675)
+        (xy 91.090514 67.880675)
+        (xy 90.989778 67.716288)
+        (xy 90.970701 67.693952)
+        (xy 90.828591 67.527562)
+        (xy 90.826678 67.525322)
+        (xy 90.635712 67.362222)
+        (xy 90.633196 67.36068)
+        (xy 90.424094 67.232542)
+        (xy 90.42409 67.23254)
+        (xy 90.421582 67.231003)
+        (xy 90.386083 67.216299)
+        (xy 90.192294 67.136029)
+        (xy 90.192293 67.136028)
+        (xy 90.189561 67.134897)
+        (xy 90.186683 67.134206)
+        (xy 90.18668 67.134205)
+        (xy 90.125138 67.11943)
+        (xy 93.151269 67.11943)
+        (xy 93.155314 67.126709)
+        (xy 93.718999 67.690394)
+        (xy 93.725999 67.694436)
+        (xy 93.733 67.690394)
+        (xy 94.296684 67.126709)
+        (xy 94.30073 67.11943)
+        (xy 95.651269 67.11943)
+        (xy 95.655314 67.126709)
+        (xy 96.218999 67.690394)
+        (xy 96.225999 67.694436)
+        (xy 96.233 67.690394)
+        (xy 96.796684 67.126709)
+        (xy 96.80073 67.11943)
+        (xy 96.795994 67.112586)
+        (xy 96.760598 67.083538)
+        (xy 96.754478 67.079449)
+        (xy 96.595532 66.994491)
+        (xy 96.588731 66.991673)
+        (xy 96.416257 66.939354)
+        (xy 96.409047 66.937919)
+        (xy 96.229675 66.920253)
+        (xy 96.222325 66.920253)
+        (xy 96.042952 66.937919)
+        (xy 96.035742 66.939354)
+        (xy 95.863268 66.991673)
+        (xy 95.856467 66.994491)
+        (xy 95.697523 67.079448)
+        (xy 95.6914 67.083538)
+        (xy 95.656006 67.112585)
+        (xy 95.651269 67.11943)
+        (xy 94.30073 67.11943)
+        (xy 94.295994 67.112586)
+        (xy 94.260598 67.083538)
+        (xy 94.254478 67.079449)
+        (xy 94.095532 66.994491)
+        (xy 94.088731 66.991673)
+        (xy 93.916257 66.939354)
+        (xy 93.909047 66.937919)
+        (xy 93.729675 66.920253)
+        (xy 93.722325 66.920253)
+        (xy 93.542952 66.937919)
+        (xy 93.535742 66.939354)
+        (xy 93.363268 66.991673)
+        (xy 93.356467 66.994491)
+        (xy 93.197523 67.079448)
+        (xy 93.1914 67.083538)
+        (xy 93.156006 67.112585)
+        (xy 93.151269 67.11943)
+        (xy 90.125138 67.11943)
+        (xy 89.948236 67.076959)
+        (xy 89.948226 67.076957)
+        (xy 89.945363 67.07627)
+        (xy 89.942416 67.076038)
+        (xy 89.759169 67.061616)
+        (xy 89.759162 67.061615)
+        (xy 89.757692 67.0615)
+        (xy 89.632308 67.0615)
+        (xy 89.630838 67.061615)
+        (xy 89.63083 67.061616)
+        (xy 89.447583 67.076038)
+        (xy 89.447581 67.076038)
+        (xy 89.444637 67.07627)
+        (xy 89.441775 67.076957)
+        (xy 89.441763 67.076959)
+        (xy 89.203319 67.134205)
+        (xy 89.203312 67.134207)
+        (xy 89.200439 67.134897)
+        (xy 89.19771 67.136027)
+        (xy 89.197705 67.136029)
+        (xy 88.97114 67.229875)
+        (xy 88.971134 67.229877)
+        (xy 88.968418 67.231003)
+        (xy 88.965914 67.232537)
+        (xy 88.965905 67.232542)
+        (xy 88.756803 67.36068)
+        (xy 88.756795 67.360685)
+        (xy 88.754288 67.362222)
+        (xy 88.752051 67.364131)
+        (xy 88.752042 67.364139)
+        (xy 88.565562 67.523408)
+        (xy 88.565556 67.523413)
+        (xy 88.563322 67.525322)
+        (xy 88.561413 67.527556)
+        (xy 88.561408 67.527562)
+        (xy 88.402139 67.714042)
+        (xy 88.402131 67.714051)
+        (xy 88.400222 67.716288)
+        (xy 88.398685 67.718795)
+        (xy 88.39868 67.718803)
+        (xy 88.270542 67.927905)
+        (xy 88.270537 67.927914)
+        (xy 88.269003 67.930418)
+        (xy 88.267877 67.933134)
+        (xy 88.267875 67.93314)
+        (xy 88.178524 68.148853)
+        (xy 88.172897 68.162439)
+        (xy 88.172207 68.165312)
+        (xy 88.172205 68.165319)
+        (xy 88.114959 68.403763)
+        (xy 88.114957 68.403775)
+        (xy 88.11427 68.406637)
+        (xy 88.114038 68.409581)
+        (xy 88.114038 68.409583)
+        (xy 88.105152 68.522491)
+        (xy 88.094566 68.657)
+        (xy 47.562 68.657)
+        (xy 47.562 65.377)
+        (xy 92.768389 65.377)
+        (xy 92.768751 65.380676)
+        (xy 92.786099 65.556821)
+        (xy 92.786789 65.563821)
+        (xy 92.841283 65.743462)
+        (xy 92.843019 65.746711)
+        (xy 92.843023 65.746719)
+        (xy 92.867989 65.793426)
+        (xy 92.929776 65.90902)
+        (xy 93.048867 66.054133)
+        (xy 93.19398 66.173224)
+        (xy 93.276758 66.21747)
+        (xy 93.35628 66.259976)
+        (xy 93.356283 66.259977)
+        (xy 93.359538 66.261717)
+        (xy 93.539179 66.316211)
+        (xy 93.726 66.334611)
+        (xy 93.912821 66.316211)
+        (xy 94.092462 66.261717)
+        (xy 94.25802 66.173224)
+        (xy 94.403133 66.054133)
+        (xy 94.522224 65.90902)
+        (xy 94.610717 65.743462)
+        (xy 94.665211 65.563821)
+        (xy 94.683611 65.377)
+        (xy 95.268389 65.377)
+        (xy 95.268751 65.380676)
+        (xy 95.286099 65.556821)
+        (xy 95.286789 65.563821)
+        (xy 95.341283 65.743462)
+        (xy 95.343019 65.746711)
+        (xy 95.343023 65.746719)
+        (xy 95.367989 65.793426)
+        (xy 95.429776 65.90902)
+        (xy 95.548867 66.054133)
+        (xy 95.69398 66.173224)
+        (xy 95.776758 66.21747)
+        (xy 95.85628 66.259976)
+        (xy 95.856283 66.259977)
+        (xy 95.859538 66.261717)
+        (xy 96.039179 66.316211)
+        (xy 96.226 66.334611)
+        (xy 96.412821 66.316211)
+        (xy 96.592462 66.261717)
+        (xy 96.75802 66.173224)
+        (xy 96.903133 66.054133)
+        (xy 97.022224 65.90902)
+        (xy 97.110717 65.743462)
+        (xy 97.165211 65.563821)
+        (xy 97.183611 65.377)
+        (xy 97.182922 65.37)
+        (xy 97.848389 65.37)
+        (xy 97.866789 65.556821)
+        (xy 97.867859 65.56035)
+        (xy 97.86786 65.560352)
+        (xy 97.881705 65.605993)
+        (xy 97.921283 65.736462)
+        (xy 97.923019 65.739711)
+        (xy 97.923023 65.739719)
+        (xy 98.008034 65.898761)
+        (xy 98.009776 65.90202)
+        (xy 98.01212 65.904876)
+        (xy 98.096288 66.007436)
+        (xy 98.128867 66.047133)
+        (xy 98.27398 66.166224)
+        (xy 98.356758 66.21047)
+        (xy 98.43628 66.252976)
+        (xy 98.436283 66.252977)
+        (xy 98.439538 66.254717)
+        (xy 98.619179 66.309211)
+        (xy 98.806 66.327611)
+        (xy 98.992821 66.309211)
+        (xy 99.172462 66.254717)
+        (xy 99.33802 66.166224)
+        (xy 99.483133 66.047133)
+        (xy 99.602224 65.90202)
+        (xy 99.690717 65.736462)
+        (xy 99.745211 65.556821)
+        (xy 99.763611 65.37)
+        (xy 100.348389 65.37)
+        (xy 100.366789 65.556821)
+        (xy 100.367859 65.56035)
+        (xy 100.36786 65.560352)
+        (xy 100.381705 65.605993)
+        (xy 100.421283 65.736462)
+        (xy 100.423019 65.739711)
+        (xy 100.423023 65.739719)
+        (xy 100.508034 65.898761)
+        (xy 100.509776 65.90202)
+        (xy 100.51212 65.904876)
+        (xy 100.596288 66.007436)
+        (xy 100.628867 66.047133)
+        (xy 100.77398 66.166224)
+        (xy 100.856758 66.21047)
+        (xy 100.93628 66.252976)
+        (xy 100.936283 66.252977)
+        (xy 100.939538 66.254717)
+        (xy 101.119179 66.309211)
+        (xy 101.306 66.327611)
+        (xy 101.492821 66.309211)
+        (xy 101.672462 66.254717)
+        (xy 101.83802 66.166224)
+        (xy 101.983133 66.047133)
+        (xy 102.102224 65.90202)
+        (xy 102.190717 65.736462)
+        (xy 102.245211 65.556821)
+        (xy 102.263611 65.37)
+        (xy 102.245211 65.183179)
+        (xy 102.190717 65.003538)
+        (xy 102.102224 64.83798)
+        (xy 101.983133 64.692867)
+        (xy 101.83802 64.573776)
+        (xy 101.834761 64.572034)
+        (xy 101.675719 64.487023)
+        (xy 101.675711 64.487019)
+        (xy 101.672462 64.485283)
+        (xy 101.582641 64.458036)
+        (xy 101.496352 64.43186)
+        (xy 101.49635 64.431859)
+        (xy 101.492821 64.430789)
+        (xy 101.48915 64.430427)
+        (xy 101.489148 64.430427)
+        (xy 101.309676 64.412751)
+        (xy 101.306 64.412389)
+        (xy 101.302324 64.412751)
+        (xy 101.122851 64.430427)
+        (xy 101.122847 64.430427)
+        (xy 101.119179 64.430789)
+        (xy 101.115651 64.431859)
+        (xy 101.115647 64.43186)
+        (xy 100.943068 64.484212)
+        (xy 100.943066 64.484212)
+        (xy 100.939538 64.485283)
+        (xy 100.936292 64.487018)
+        (xy 100.93628 64.487023)
+        (xy 100.777238 64.572034)
+        (xy 100.777233 64.572036)
+        (xy 100.77398 64.573776)
+        (xy 100.771127 64.576117)
+        (xy 100.771123 64.57612)
+        (xy 100.631722 64.690523)
+        (xy 100.631716 64.690528)
+        (xy 100.628867 64.692867)
+        (xy 100.626528 64.695716)
+        (xy 100.626523 64.695722)
+        (xy 100.51212 64.835123)
+        (xy 100.512117 64.835127)
+        (xy 100.509776 64.83798)
+        (xy 100.508036 64.841233)
+        (xy 100.508034 64.841238)
+        (xy 100.423023 65.00028)
+        (xy 100.423018 65.000292)
+        (xy 100.421283 65.003538)
+        (xy 100.420212 65.007066)
+        (xy 100.420212 65.007068)
+        (xy 100.372549 65.164192)
+        (xy 100.366789 65.183179)
+        (xy 100.366427 65.186847)
+        (xy 100.366427 65.186851)
+        (xy 100.362869 65.222979)
+        (xy 100.348389 65.37)
+        (xy 99.763611 65.37)
+        (xy 99.745211 65.183179)
+        (xy 99.690717 65.003538)
+        (xy 99.602224 64.83798)
+        (xy 99.483133 64.692867)
+        (xy 99.33802 64.573776)
+        (xy 99.334761 64.572034)
+        (xy 99.175719 64.487023)
+        (xy 99.175711 64.487019)
+        (xy 99.172462 64.485283)
+        (xy 99.082641 64.458036)
+        (xy 98.996352 64.43186)
+        (xy 98.99635 64.431859)
+        (xy 98.992821 64.430789)
+        (xy 98.98915 64.430427)
+        (xy 98.989148 64.430427)
+        (xy 98.809676 64.412751)
+        (xy 98.806 64.412389)
+        (xy 98.802324 64.412751)
+        (xy 98.622851 64.430427)
+        (xy 98.622847 64.430427)
+        (xy 98.619179 64.430789)
+        (xy 98.615651 64.431859)
+        (xy 98.615647 64.43186)
+        (xy 98.443068 64.484212)
+        (xy 98.443066 64.484212)
+        (xy 98.439538 64.485283)
+        (xy 98.436292 64.487018)
+        (xy 98.43628 64.487023)
+        (xy 98.277238 64.572034)
+        (xy 98.277233 64.572036)
+        (xy 98.27398 64.573776)
+        (xy 98.271127 64.576117)
+        (xy 98.271123 64.57612)
+        (xy 98.131722 64.690523)
+        (xy 98.131716 64.690528)
+        (xy 98.128867 64.692867)
+        (xy 98.126528 64.695716)
+        (xy 98.126523 64.695722)
+        (xy 98.01212 64.835123)
+        (xy 98.012117 64.835127)
+        (xy 98.009776 64.83798)
+        (xy 98.008036 64.841233)
+        (xy 98.008034 64.841238)
+        (xy 97.923023 65.00028)
+        (xy 97.923018 65.000292)
+        (xy 97.921283 65.003538)
+        (xy 97.920212 65.007066)
+        (xy 97.920212 65.007068)
+        (xy 97.872549 65.164192)
+        (xy 97.866789 65.183179)
+        (xy 97.866427 65.186847)
+        (xy 97.866427 65.186851)
+        (xy 97.862869 65.222979)
+        (xy 97.848389 65.37)
+        (xy 97.182922 65.37)
+        (xy 97.165211 65.190179)
+        (xy 97.110717 65.010538)
+        (xy 97.108862 65.007068)
+        (xy 97.023965 64.848238)
+        (xy 97.022224 64.84498)
+        (xy 96.903133 64.699867)
+        (xy 96.897413 64.695173)
+        (xy 96.802748 64.617483)
+        (xy 96.75802 64.580776)
+        (xy 96.741665 64.572034)
+        (xy 96.595719 64.494023)
+        (xy 96.595711 64.494019)
+        (xy 96.592462 64.492283)
+        (xy 96.412821 64.437789)
+        (xy 96.40915 64.437427)
+        (xy 96.409148 64.437427)
+        (xy 96.229676 64.419751)
+        (xy 96.226 64.419389)
+        (xy 96.222324 64.419751)
+        (xy 96.042851 64.437427)
+        (xy 96.042847 64.437427)
+        (xy 96.039179 64.437789)
+        (xy 96.035651 64.438859)
+        (xy 96.035647 64.43886)
+        (xy 95.863068 64.491212)
+        (xy 95.863066 64.491212)
+        (xy 95.859538 64.492283)
+        (xy 95.856292 64.494018)
+        (xy 95.85628 64.494023)
+        (xy 95.697238 64.579034)
+        (xy 95.697233 64.579036)
+        (xy 95.69398 64.580776)
+        (xy 95.691127 64.583117)
+        (xy 95.691123 64.58312)
+        (xy 95.551722 64.697523)
+        (xy 95.551716 64.697528)
+        (xy 95.548867 64.699867)
+        (xy 95.546528 64.702716)
+        (xy 95.546523 64.702722)
+        (xy 95.43212 64.842123)
+        (xy 95.432117 64.842127)
+        (xy 95.429776 64.84498)
+        (xy 95.428036 64.848233)
+        (xy 95.428034 64.848238)
+        (xy 95.343023 65.00728)
+        (xy 95.343018 65.007292)
+        (xy 95.341283 65.010538)
+        (xy 95.340212 65.014066)
+        (xy 95.340212 65.014068)
+        (xy 95.289984 65.179647)
+        (xy 95.286789 65.190179)
+        (xy 95.286427 65.193847)
+        (xy 95.286427 65.193851)
+        (xy 95.283327 65.225327)
+        (xy 95.268389 65.377)
+        (xy 94.683611 65.377)
+        (xy 94.665211 65.190179)
+        (xy 94.610717 65.010538)
+        (xy 94.608862 65.007068)
+        (xy 94.523965 64.848238)
+        (xy 94.522224 64.84498)
+        (xy 94.403133 64.699867)
+        (xy 94.397413 64.695173)
+        (xy 94.302748 64.617483)
+        (xy 94.25802 64.580776)
+        (xy 94.241665 64.572034)
+        (xy 94.095719 64.494023)
+        (xy 94.095711 64.494019)
+        (xy 94.092462 64.492283)
+        (xy 93.912821 64.437789)
+        (xy 93.90915 64.437427)
+        (xy 93.909148 64.437427)
+        (xy 93.729676 64.419751)
+        (xy 93.726 64.419389)
+        (xy 93.722324 64.419751)
+        (xy 93.542851 64.437427)
+        (xy 93.542847 64.437427)
+        (xy 93.539179 64.437789)
+        (xy 93.535651 64.438859)
+        (xy 93.535647 64.43886)
+        (xy 93.363068 64.491212)
+        (xy 93.363066 64.491212)
+        (xy 93.359538 64.492283)
+        (xy 93.356292 64.494018)
+        (xy 93.35628 64.494023)
+        (xy 93.197238 64.579034)
+        (xy 93.197233 64.579036)
+        (xy 93.19398 64.580776)
+        (xy 93.191127 64.583117)
+        (xy 93.191123 64.58312)
+        (xy 93.051722 64.697523)
+        (xy 93.051716 64.697528)
+        (xy 93.048867 64.699867)
+        (xy 93.046528 64.702716)
+        (xy 93.046523 64.702722)
+        (xy 92.93212 64.842123)
+        (xy 92.932117 64.842127)
+        (xy 92.929776 64.84498)
+        (xy 92.928036 64.848233)
+        (xy 92.928034 64.848238)
+        (xy 92.843023 65.00728)
+        (xy 92.843018 65.007292)
+        (xy 92.841283 65.010538)
+        (xy 92.840212 65.014066)
+        (xy 92.840212 65.014068)
+        (xy 92.789984 65.179647)
+        (xy 92.786789 65.190179)
+        (xy 92.786427 65.193847)
+        (xy 92.786427 65.193851)
+        (xy 92.783327 65.225327)
+        (xy 92.768389 65.377)
+        (xy 47.562 65.377)
+        (xy 47.562 62.877)
+        (xy 92.768389 62.877)
+        (xy 92.768751 62.880676)
+        (xy 92.786099 63.056821)
+        (xy 92.786789 63.063821)
+        (xy 92.841283 63.243462)
+        (xy 92.843019 63.246711)
+        (xy 92.843023 63.246719)
+        (xy 92.910523 63.373)
+        (xy 92.929776 63.40902)
+        (xy 93.048867 63.554133)
+        (xy 93.19398 63.673224)
+        (xy 93.276759 63.71747)
+        (xy 93.35628 63.759976)
+        (xy 93.356283 63.759977)
+        (xy 93.359538 63.761717)
+        (xy 93.539179 63.816211)
+        (xy 93.726 63.834611)
+        (xy 93.912821 63.816211)
+        (xy 94.092462 63.761717)
+        (xy 94.25802 63.673224)
+        (xy 94.403133 63.554133)
+        (xy 94.522224 63.40902)
+        (xy 94.610717 63.243462)
+        (xy 94.665211 63.063821)
+        (xy 94.683611 62.877)
+        (xy 95.268389 62.877)
+        (xy 95.268751 62.880676)
+        (xy 95.286099 63.056821)
+        (xy 95.286789 63.063821)
+        (xy 95.341283 63.243462)
+        (xy 95.343019 63.246711)
+        (xy 95.343023 63.246719)
+        (xy 95.410523 63.373)
+        (xy 95.429776 63.40902)
+        (xy 95.548867 63.554133)
+        (xy 95.69398 63.673224)
+        (xy 95.776759 63.71747)
+        (xy 95.85628 63.759976)
+        (xy 95.856283 63.759977)
+        (xy 95.859538 63.761717)
+        (xy 96.039179 63.816211)
+        (xy 96.226 63.834611)
+        (xy 96.412821 63.816211)
+        (xy 96.592462 63.761717)
+        (xy 96.75802 63.673224)
+        (xy 96.903133 63.554133)
+        (xy 97.022224 63.40902)
+        (xy 97.110717 63.243462)
+        (xy 97.165211 63.063821)
+        (xy 97.183611 62.877)
+        (xy 97.182922 62.87)
+        (xy 97.848389 62.87)
+        (xy 97.848751 62.873676)
+        (xy 97.862447 63.012742)
+        (xy 97.866789 63.056821)
+        (xy 97.867859 63.06035)
+        (xy 97.86786 63.060352)
+        (xy 97.870439 63.068853)
+        (xy 97.921283 63.236462)
+        (xy 97.923019 63.239711)
+        (xy 97.923023 63.239719)
+        (xy 98.008034 63.398761)
+        (xy 98.009776 63.40202)
+        (xy 98.01212 63.404876)
+        (xy 98.097405 63.508797)
+        (xy 98.128867 63.547133)
+        (xy 98.27398 63.666224)
+        (xy 98.356759 63.71047)
+        (xy 98.43628 63.752976)
+        (xy 98.436283 63.752977)
+        (xy 98.439538 63.754717)
+        (xy 98.619179 63.809211)
+        (xy 98.806 63.827611)
+        (xy 98.992821 63.809211)
+        (xy 99.172462 63.754717)
+        (xy 99.33802 63.666224)
+        (xy 99.483133 63.547133)
+        (xy 99.602224 63.40202)
+        (xy 99.690717 63.236462)
+        (xy 99.745211 63.056821)
+        (xy 99.763611 62.87)
+        (xy 100.348389 62.87)
+        (xy 100.348751 62.873676)
+        (xy 100.362447 63.012742)
+        (xy 100.366789 63.056821)
+        (xy 100.367859 63.06035)
+        (xy 100.36786 63.060352)
+        (xy 100.370439 63.068853)
+        (xy 100.421283 63.236462)
+        (xy 100.423019 63.239711)
+        (xy 100.423023 63.239719)
+        (xy 100.508034 63.398761)
+        (xy 100.509776 63.40202)
+        (xy 100.51212 63.404876)
+        (xy 100.597405 63.508797)
+        (xy 100.628867 63.547133)
+        (xy 100.77398 63.666224)
+        (xy 100.856759 63.71047)
+        (xy 100.93628 63.752976)
+        (xy 100.936283 63.752977)
+        (xy 100.939538 63.754717)
+        (xy 101.119179 63.809211)
+        (xy 101.306 63.827611)
+        (xy 101.492821 63.809211)
+        (xy 101.672462 63.754717)
+        (xy 101.83802 63.666224)
+        (xy 101.983133 63.547133)
+        (xy 102.102224 63.40202)
+        (xy 102.190717 63.236462)
+        (xy 102.245211 63.056821)
+        (xy 102.263611 62.87)
+        (xy 102.245211 62.683179)
+        (xy 102.190717 62.503538)
+        (xy 102.172942 62.470284)
+        (xy 102.111082 62.354553)
+        (xy 102.102224 62.33798)
+        (xy 101.983133 62.192867)
+        (xy 101.938255 62.156037)
+        (xy 101.849406 62.08312)
+        (xy 101.83802 62.073776)
+        (xy 101.834761 62.072034)
+        (xy 101.675719 61.987023)
+        (xy 101.675711 61.987019)
+        (xy 101.672462 61.985283)
+        (xy 101.582641 61.958036)
+        (xy 101.496352 61.93186)
+        (xy 101.49635 61.931859)
+        (xy 101.492821 61.930789)
+        (xy 101.48915 61.930427)
+        (xy 101.489148 61.930427)
+        (xy 101.309676 61.912751)
+        (xy 101.306 61.912389)
+        (xy 101.302324 61.912751)
+        (xy 101.122851 61.930427)
+        (xy 101.122847 61.930427)
+        (xy 101.119179 61.930789)
+        (xy 101.115651 61.931859)
+        (xy 101.115647 61.93186)
+        (xy 100.943068 61.984212)
+        (xy 100.943066 61.984212)
+        (xy 100.939538 61.985283)
+        (xy 100.936292 61.987018)
+        (xy 100.93628 61.987023)
+        (xy 100.777238 62.072034)
+        (xy 100.777233 62.072036)
+        (xy 100.77398 62.073776)
+        (xy 100.771127 62.076117)
+        (xy 100.771123 62.07612)
+        (xy 100.631722 62.190523)
+        (xy 100.631716 62.190528)
+        (xy 100.628867 62.192867)
+        (xy 100.626528 62.195716)
+        (xy 100.626523 62.195722)
+        (xy 100.51212 62.335123)
+        (xy 100.512117 62.335127)
+        (xy 100.509776 62.33798)
+        (xy 100.508036 62.341233)
+        (xy 100.508034 62.341238)
+        (xy 100.423023 62.50028)
+        (xy 100.423018 62.500292)
+        (xy 100.421283 62.503538)
+        (xy 100.420212 62.507066)
+        (xy 100.420212 62.507068)
+        (xy 100.384683 62.624192)
+        (xy 100.366789 62.683179)
+        (xy 100.366427 62.686847)
+        (xy 100.366427 62.686851)
+        (xy 100.353012 62.823058)
+        (xy 100.348389 62.87)
+        (xy 99.763611 62.87)
+        (xy 99.745211 62.683179)
+        (xy 99.690717 62.503538)
+        (xy 99.672942 62.470284)
+        (xy 99.611082 62.354553)
+        (xy 99.602224 62.33798)
+        (xy 99.483133 62.192867)
+        (xy 99.438255 62.156037)
+        (xy 99.349406 62.08312)
+        (xy 99.33802 62.073776)
+        (xy 99.334761 62.072034)
+        (xy 99.175719 61.987023)
+        (xy 99.175711 61.987019)
+        (xy 99.172462 61.985283)
+        (xy 99.082641 61.958036)
+        (xy 98.996352 61.93186)
+        (xy 98.99635 61.931859)
+        (xy 98.992821 61.930789)
+        (xy 98.98915 61.930427)
+        (xy 98.989148 61.930427)
+        (xy 98.809676 61.912751)
+        (xy 98.806 61.912389)
+        (xy 98.802324 61.912751)
+        (xy 98.622851 61.930427)
+        (xy 98.622847 61.930427)
+        (xy 98.619179 61.930789)
+        (xy 98.615651 61.931859)
+        (xy 98.615647 61.93186)
+        (xy 98.443068 61.984212)
+        (xy 98.443066 61.984212)
+        (xy 98.439538 61.985283)
+        (xy 98.436292 61.987018)
+        (xy 98.43628 61.987023)
+        (xy 98.277238 62.072034)
+        (xy 98.277233 62.072036)
+        (xy 98.27398 62.073776)
+        (xy 98.271127 62.076117)
+        (xy 98.271123 62.07612)
+        (xy 98.131722 62.190523)
+        (xy 98.131716 62.190528)
+        (xy 98.128867 62.192867)
+        (xy 98.126528 62.195716)
+        (xy 98.126523 62.195722)
+        (xy 98.01212 62.335123)
+        (xy 98.012117 62.335127)
+        (xy 98.009776 62.33798)
+        (xy 98.008036 62.341233)
+        (xy 98.008034 62.341238)
+        (xy 97.923023 62.50028)
+        (xy 97.923018 62.500292)
+        (xy 97.921283 62.503538)
+        (xy 97.920212 62.507066)
+        (xy 97.920212 62.507068)
+        (xy 97.884683 62.624192)
+        (xy 97.866789 62.683179)
+        (xy 97.866427 62.686847)
+        (xy 97.866427 62.686851)
+        (xy 97.853012 62.823058)
+        (xy 97.848389 62.87)
+        (xy 97.182922 62.87)
+        (xy 97.165211 62.690179)
+        (xy 97.110717 62.510538)
+        (xy 97.108862 62.507068)
+        (xy 97.06647 62.427759)
+        (xy 97.022224 62.34498)
+        (xy 96.903133 62.199867)
+        (xy 96.894603 62.192867)
+        (xy 96.760876 62.08312)
+        (xy 96.75802 62.080776)
+        (xy 96.741665 62.072034)
+        (xy 96.595719 61.994023)
+        (xy 96.595711 61.994019)
+        (xy 96.592462 61.992283)
+        (xy 96.412821 61.937789)
+        (xy 96.40915 61.937427)
+        (xy 96.409148 61.937427)
+        (xy 96.229676 61.919751)
+        (xy 96.226 61.919389)
+        (xy 96.222324 61.919751)
+        (xy 96.042851 61.937427)
+        (xy 96.042847 61.937427)
+        (xy 96.039179 61.937789)
+        (xy 96.035651 61.938859)
+        (xy 96.035647 61.93886)
+        (xy 95.863068 61.991212)
+        (xy 95.863066 61.991212)
+        (xy 95.859538 61.992283)
+        (xy 95.856292 61.994018)
+        (xy 95.85628 61.994023)
+        (xy 95.697238 62.079034)
+        (xy 95.697233 62.079036)
+        (xy 95.69398 62.080776)
+        (xy 95.691127 62.083117)
+        (xy 95.691123 62.08312)
+        (xy 95.551722 62.197523)
+        (xy 95.551716 62.197528)
+        (xy 95.548867 62.199867)
+        (xy 95.546528 62.202716)
+        (xy 95.546523 62.202722)
+        (xy 95.43212 62.342123)
+        (xy 95.432117 62.342127)
+        (xy 95.429776 62.34498)
+        (xy 95.428036 62.348233)
+        (xy 95.428034 62.348238)
+        (xy 95.343023 62.50728)
+        (xy 95.343018 62.507292)
+        (xy 95.341283 62.510538)
+        (xy 95.340212 62.514066)
+        (xy 95.340212 62.514068)
+        (xy 95.28812 62.685792)
+        (xy 95.286789 62.690179)
+        (xy 95.286427 62.693847)
+        (xy 95.286427 62.693851)
+        (xy 95.272311 62.837182)
+        (xy 95.268389 62.877)
+        (xy 94.683611 62.877)
+        (xy 94.665211 62.690179)
+        (xy 94.610717 62.510538)
+        (xy 94.608862 62.507068)
+        (xy 94.56647 62.427759)
+        (xy 94.522224 62.34498)
+        (xy 94.403133 62.199867)
+        (xy 94.394603 62.192867)
+        (xy 94.260876 62.08312)
+        (xy 94.25802 62.080776)
+        (xy 94.241665 62.072034)
+        (xy 94.095719 61.994023)
+        (xy 94.095711 61.994019)
+        (xy 94.092462 61.992283)
+        (xy 93.912821 61.937789)
+        (xy 93.90915 61.937427)
+        (xy 93.909148 61.937427)
+        (xy 93.729676 61.919751)
+        (xy 93.726 61.919389)
+        (xy 93.722324 61.919751)
+        (xy 93.542851 61.937427)
+        (xy 93.542847 61.937427)
+        (xy 93.539179 61.937789)
+        (xy 93.535651 61.938859)
+        (xy 93.535647 61.93886)
+        (xy 93.363068 61.991212)
+        (xy 93.363066 61.991212)
+        (xy 93.359538 61.992283)
+        (xy 93.356292 61.994018)
+        (xy 93.35628 61.994023)
+        (xy 93.197238 62.079034)
+        (xy 93.197233 62.079036)
+        (xy 93.19398 62.080776)
+        (xy 93.191127 62.083117)
+        (xy 93.191123 62.08312)
+        (xy 93.051722 62.197523)
+        (xy 93.051716 62.197528)
+        (xy 93.048867 62.199867)
+        (xy 93.046528 62.202716)
+        (xy 93.046523 62.202722)
+        (xy 92.93212 62.342123)
+        (xy 92.932117 62.342127)
+        (xy 92.929776 62.34498)
+        (xy 92.928036 62.348233)
+        (xy 92.928034 62.348238)
+        (xy 92.843023 62.50728)
+        (xy 92.843018 62.507292)
+        (xy 92.841283 62.510538)
+        (xy 92.840212 62.514066)
+        (xy 92.840212 62.514068)
+        (xy 92.78812 62.685792)
+        (xy 92.786789 62.690179)
+        (xy 92.786427 62.693847)
+        (xy 92.786427 62.693851)
+        (xy 92.772311 62.837182)
+        (xy 92.768389 62.877)
+        (xy 47.562 62.877)
+        (xy 47.562 61.6072)
+        (xy 47.572075 61.5696)
+        (xy 47.5996 61.542075)
+        (xy 47.6372 61.532)
+        (xy 52.96712 61.532)
+        (xy 52.99836 61.538796)
+        (xy 53.000394 61.539724)
+        (xy 53.004919 61.542633)
+        (xy 53.141715 61.5828)
+        (xy 53.278904 61.5828)
+        (xy 53.284285 61.5828)
+        (xy 53.421081 61.542633)
+        (xy 53.541018 61.465553)
+        (xy 53.634382 61.357806)
+        (xy 53.693608 61.228119)
+        (xy 53.707059 61.134569)
+        (xy 93.151268 61.134569)
+        (xy 93.156004 61.141412)
+        (xy 93.191401 61.170461)
+        (xy 93.197521 61.17455)
+        (xy 93.356467 61.259508)
+        (xy 93.363268 61.262326)
+        (xy 93.535742 61.314645)
+        (xy 93.542952 61.31608)
+        (xy 93.722325 61.333747)
+        (xy 93.729675 61.333747)
+        (xy 93.909047 61.31608)
+        (xy 93.916257 61.314645)
+        (xy 94.088731 61.262326)
+        (xy 94.095532 61.259508)
+        (xy 94.25448 61.174549)
+        (xy 94.260597 61.170462)
+        (xy 94.295993 61.141412)
+        (xy 94.300729 61.134569)
+        (xy 95.651268 61.134569)
+        (xy 95.656004 61.141412)
+        (xy 95.691401 61.170461)
+        (xy 95.697521 61.17455)
+        (xy 95.856467 61.259508)
+        (xy 95.863268 61.262326)
+        (xy 96.035742 61.314645)
+        (xy 96.042952 61.31608)
+        (xy 96.222325 61.333747)
+        (xy 96.229675 61.333747)
+        (xy 96.409047 61.31608)
+        (xy 96.416257 61.314645)
+        (xy 96.588731 61.262326)
+        (xy 96.595532 61.259508)
+        (xy 96.75448 61.174549)
+        (xy 96.760597 61.170462)
+        (xy 96.795993 61.141412)
+        (xy 96.80073 61.134568)
+        (xy 96.796685 61.12729)
+        (xy 96.233 60.563605)
+        (xy 96.225999 60.559563)
+        (xy 96.218999 60.563605)
+        (xy 95.655314 61.127289)
+        (xy 95.651268 61.134569)
+        (xy 94.300729 61.134569)
+        (xy 94.30073 61.134568)
+        (xy 94.296685 61.12729)
+        (xy 93.733 60.563605)
+        (xy 93.725999 60.559563)
+        (xy 93.718999 60.563605)
+        (xy 93.155314 61.127289)
+        (xy 93.151268 61.134569)
+        (xy 53.707059 61.134569)
+        (xy 53.713898 61.087)
+        (xy 53.693608 60.945881)
+        (xy 53.677951 60.911598)
+        (xy 53.636617 60.821088)
+        (xy 53.634382 60.816194)
+        (xy 53.541018 60.708447)
+        (xy 53.536496 60.705541)
+        (xy 53.536494 60.705539)
+        (xy 53.425602 60.634272)
+        (xy 53.425599 60.63427)
+        (xy 53.421081 60.631367)
+        (xy 53.415925 60.629853)
+        (xy 53.415923 60.629852)
+        (xy 53.289447 60.592715)
+        (xy 53.289442 60.592714)
+        (xy 53.284285 60.5912)
+        (xy 53.141715 60.5912)
+        (xy 53.136558 60.592714)
+        (xy 53.136552 60.592715)
+        (xy 53.010079 60.629851)
+        (xy 53.010073 60.629853)
+        (xy 53.004919 60.631367)
+        (xy 53.000394 60.634274)
+        (xy 52.99836 60.635204)
+        (xy 52.96712 60.642)
+        (xy 47.6372 60.642)
+        (xy 47.5996 60.631925)
+        (xy 47.572075 60.6044)
+        (xy 47.562 60.5668)
+        (xy 47.562 60.380675)
+        (xy 92.769253 60.380675)
+        (xy 92.786919 60.560047)
+        (xy 92.788354 60.567257)
+        (xy 92.840673 60.739731)
+        (xy 92.843491 60.746532)
+        (xy 92.928449 60.905478)
+        (xy 92.932538 60.911598)
+        (xy 92.961586 60.946994)
+        (xy 92.96843 60.95173)
+        (xy 92.975709 60.947684)
+        (xy 93.539394 60.384)
+        (xy 93.543436 60.376999)
+        (xy 93.908563 60.376999)
+        (xy 93.912605 60.384)
+        (xy 94.47629 60.947685)
+        (xy 94.483568 60.95173)
+        (xy 94.490412 60.946993)
+        (xy 94.519462 60.911597)
+        (xy 94.523549 60.90548)
+        (xy 94.608508 60.746532)
+        (xy 94.611326 60.739731)
+        (xy 94.663645 60.567257)
+        (xy 94.66508 60.560047)
+        (xy 94.682747 60.380675)
+        (xy 95.269253 60.380675)
+        (xy 95.286919 60.560047)
+        (xy 95.288354 60.567257)
+        (xy 95.340673 60.739731)
+        (xy 95.343491 60.746532)
+        (xy 95.428449 60.905478)
+        (xy 95.432538 60.911598)
+        (xy 95.461586 60.946994)
+        (xy 95.46843 60.95173)
+        (xy 95.475709 60.947684)
+        (xy 96.039394 60.384)
+        (xy 96.043436 60.376999)
+        (xy 96.408563 60.376999)
+        (xy 96.412605 60.384)
+        (xy 96.97629 60.947685)
+        (xy 96.983568 60.95173)
+        (xy 96.990412 60.946993)
+        (xy 97.019462 60.911597)
+        (xy 97.023549 60.90548)
+        (xy 97.108508 60.746532)
+        (xy 97.111326 60.739731)
+        (xy 97.163645 60.567257)
+        (xy 97.16508 60.560047)
+        (xy 97.182747 60.380675)
+        (xy 97.182747 60.373325)
+        (xy 97.18242 60.37)
+        (xy 97.848389 60.37)
+        (xy 97.848751 60.373676)
+        (xy 97.861058 60.498639)
+        (xy 97.866789 60.556821)
+        (xy 97.867859 60.56035)
+        (xy 97.86786 60.560352)
+        (xy 97.874753 60.583076)
+        (xy 97.921283 60.736462)
+        (xy 97.923019 60.739711)
+        (xy 97.923023 60.739719)
+        (xy 98.008034 60.898761)
+        (xy 98.009776 60.90202)
+        (xy 98.128867 61.047133)
+        (xy 98.27398 61.166224)
+        (xy 98.356758 61.21047)
+        (xy 98.43628 61.252976)
+        (xy 98.436283 61.252977)
+        (xy 98.439538 61.254717)
+        (xy 98.619179 61.309211)
+        (xy 98.806 61.327611)
+        (xy 98.992821 61.309211)
+        (xy 99.172462 61.254717)
+        (xy 99.33802 61.166224)
+        (xy 99.483133 61.047133)
+        (xy 99.602224 60.90202)
+        (xy 99.690717 60.736462)
+        (xy 99.745211 60.556821)
+        (xy 99.763611 60.37)
+        (xy 100.348389 60.37)
+        (xy 100.348751 60.373676)
+        (xy 100.361058 60.498639)
+        (xy 100.366789 60.556821)
+        (xy 100.367859 60.56035)
+        (xy 100.36786 60.560352)
+        (xy 100.374753 60.583076)
+        (xy 100.421283 60.736462)
+        (xy 100.423019 60.739711)
+        (xy 100.423023 60.739719)
+        (xy 100.508034 60.898761)
+        (xy 100.509776 60.90202)
+        (xy 100.628867 61.047133)
+        (xy 100.77398 61.166224)
+        (xy 100.856758 61.21047)
+        (xy 100.93628 61.252976)
+        (xy 100.936283 61.252977)
+        (xy 100.939538 61.254717)
+        (xy 101.119179 61.309211)
+        (xy 101.306 61.327611)
+        (xy 101.492821 61.309211)
+        (xy 101.672462 61.254717)
+        (xy 101.83802 61.166224)
+        (xy 101.983133 61.047133)
+        (xy 102.102224 60.90202)
+        (xy 102.190717 60.736462)
+        (xy 102.245211 60.556821)
+        (xy 102.263611 60.37)
+        (xy 102.245211 60.183179)
+        (xy 102.190717 60.003538)
+        (xy 102.102224 59.83798)
+        (xy 101.983133 59.692867)
+        (xy 101.971647 59.683441)
+        (xy 101.849915 59.583538)
+        (xy 101.83802 59.573776)
+        (xy 101.808958 59.558242)
+        (xy 101.675719 59.487023)
+        (xy 101.675711 59.487019)
+        (xy 101.672462 59.485283)
+        (xy 101.521056 59.439354)
+        (xy 101.496352 59.43186)
+        (xy 101.49635 59.431859)
+        (xy 101.492821 59.430789)
+        (xy 101.48915 59.430427)
+        (xy 101.489148 59.430427)
+        (xy 101.309676 59.412751)
+        (xy 101.306 59.412389)
+        (xy 101.302324 59.412751)
+        (xy 101.122851 59.430427)
+        (xy 101.122847 59.430427)
+        (xy 101.119179 59.430789)
+        (xy 101.115651 59.431859)
+        (xy 101.115647 59.43186)
+        (xy 100.943068 59.484212)
+        (xy 100.943066 59.484212)
+        (xy 100.939538 59.485283)
+        (xy 100.936292 59.487018)
+        (xy 100.93628 59.487023)
+        (xy 100.777238 59.572034)
+        (xy 100.777233 59.572036)
+        (xy 100.77398 59.573776)
+        (xy 100.771127 59.576117)
+        (xy 100.771123 59.57612)
+        (xy 100.631722 59.690523)
+        (xy 100.631716 59.690528)
+        (xy 100.628867 59.692867)
+        (xy 100.626528 59.695716)
+        (xy 100.626523 59.695722)
+        (xy 100.51212 59.835123)
+        (xy 100.512117 59.835127)
+        (xy 100.509776 59.83798)
+        (xy 100.508036 59.841233)
+        (xy 100.508034 59.841238)
+        (xy 100.423023 60.00028)
+        (xy 100.423018 60.000292)
+        (xy 100.421283 60.003538)
+        (xy 100.420212 60.007066)
+        (xy 100.420212 60.007068)
+        (xy 100.378589 60.144281)
+        (xy 100.366789 60.183179)
+        (xy 100.366427 60.186847)
+        (xy 100.366427 60.186851)
+        (xy 100.348751 60.366324)
+        (xy 100.348389 60.37)
+        (xy 99.763611 60.37)
+        (xy 99.745211 60.183179)
+        (xy 99.690717 60.003538)
+        (xy 99.602224 59.83798)
+        (xy 99.483133 59.692867)
+        (xy 99.471647 59.683441)
+        (xy 99.349915 59.583538)
+        (xy 99.33802 59.573776)
+        (xy 99.308958 59.558242)
+        (xy 99.175719 59.487023)
+        (xy 99.175711 59.487019)
+        (xy 99.172462 59.485283)
+        (xy 99.021056 59.439354)
+        (xy 98.996352 59.43186)
+        (xy 98.99635 59.431859)
+        (xy 98.992821 59.430789)
+        (xy 98.98915 59.430427)
+        (xy 98.989148 59.430427)
+        (xy 98.809676 59.412751)
+        (xy 98.806 59.412389)
+        (xy 98.802324 59.412751)
+        (xy 98.622851 59.430427)
+        (xy 98.622847 59.430427)
+        (xy 98.619179 59.430789)
+        (xy 98.615651 59.431859)
+        (xy 98.615647 59.43186)
+        (xy 98.443068 59.484212)
+        (xy 98.443066 59.484212)
+        (xy 98.439538 59.485283)
+        (xy 98.436292 59.487018)
+        (xy 98.43628 59.487023)
+        (xy 98.277238 59.572034)
+        (xy 98.277233 59.572036)
+        (xy 98.27398 59.573776)
+        (xy 98.271127 59.576117)
+        (xy 98.271123 59.57612)
+        (xy 98.131722 59.690523)
+        (xy 98.131716 59.690528)
+        (xy 98.128867 59.692867)
+        (xy 98.126528 59.695716)
+        (xy 98.126523 59.695722)
+        (xy 98.01212 59.835123)
+        (xy 98.012117 59.835127)
+        (xy 98.009776 59.83798)
+        (xy 98.008036 59.841233)
+        (xy 98.008034 59.841238)
+        (xy 97.923023 60.00028)
+        (xy 97.923018 60.000292)
+        (xy 97.921283 60.003538)
+        (xy 97.920212 60.007066)
+        (xy 97.920212 60.007068)
+        (xy 97.878589 60.144281)
+        (xy 97.866789 60.183179)
+        (xy 97.866427 60.186847)
+        (xy 97.866427 60.186851)
+        (xy 97.848751 60.366324)
+        (xy 97.848389 60.37)
+        (xy 97.18242 60.37)
+        (xy 97.16508 60.193952)
+        (xy 97.163645 60.186742)
+        (xy 97.111326 60.014268)
+        (xy 97.108508 60.007467)
+        (xy 97.02355 59.848521)
+        (xy 97.019461 59.842401)
+        (xy 96.990412 59.807004)
+        (xy 96.983569 59.802268)
+        (xy 96.976289 59.806314)
+        (xy 96.412605 60.369999)
+        (xy 96.408563 60.376999)
+        (xy 96.043436 60.376999)
+        (xy 96.039394 60.369999)
+        (xy 95.475709 59.806314)
+        (xy 95.46843 59.802269)
+        (xy 95.461585 59.807006)
+        (xy 95.432538 59.8424)
+        (xy 95.428448 59.848523)
+        (xy 95.343491 60.007467)
+        (xy 95.340673 60.014268)
+        (xy 95.288354 60.186742)
+        (xy 95.286919 60.193952)
+        (xy 95.269253 60.373325)
+        (xy 95.269253 60.380675)
+        (xy 94.682747 60.380675)
+        (xy 94.682747 60.373325)
+        (xy 94.66508 60.193952)
+        (xy 94.663645 60.186742)
+        (xy 94.611326 60.014268)
+        (xy 94.608508 60.007467)
+        (xy 94.52355 59.848521)
+        (xy 94.519461 59.842401)
+        (xy 94.490412 59.807004)
+        (xy 94.483569 59.802268)
+        (xy 94.476289 59.806314)
+        (xy 93.912605 60.369999)
+        (xy 93.908563 60.376999)
+        (xy 93.543436 60.376999)
+        (xy 93.539394 60.369999)
+        (xy 92.975709 59.806314)
+        (xy 92.96843 59.802269)
+        (xy 92.961585 59.807006)
+        (xy 92.932538 59.8424)
+        (xy 92.928448 59.848523)
+        (xy 92.843491 60.007467)
+        (xy 92.840673 60.014268)
+        (xy 92.788354 60.186742)
+        (xy 92.786919 60.193952)
+        (xy 92.769253 60.373325)
+        (xy 92.769253 60.380675)
+        (xy 47.562 60.380675)
+        (xy 47.562 59.139485)
+        (xy 76.640151 59.139485)
+        (xy 76.644579 59.212694)
+        (xy 76.649666 59.2968)
+        (xy 76.6504 59.308924)
+        (xy 76.7009 59.470986)
+        (xy 76.709543 59.485283)
+        (xy 76.766467 59.579448)
+        (xy 76.788717 59.616253)
+        (xy 76.908747 59.736283)
+        (xy 77.054014 59.8241)
+        (xy 77.216076 59.8746)
+        (xy 77.385515 59.884849)
+        (xy 77.552483 59.854251)
+        (xy 77.707275 59.784584)
+        (xy 77.80737 59.706166)
+        (xy 77.894106 59.61943)
+        (xy 93.151269 59.61943)
+        (xy 93.155314 59.626709)
+        (xy 93.718999 60.190394)
+        (xy 93.726 60.194436)
+        (xy 93.733 60.190394)
+        (xy 94.296684 59.626709)
+        (xy 94.30073 59.61943)
+        (xy 95.651269 59.61943)
+        (xy 95.655314 59.626709)
+        (xy 96.218999 60.190394)
+        (xy 96.226 60.194436)
+        (xy 96.233 60.190394)
+        (xy 96.796684 59.626709)
+        (xy 96.80073 59.61943)
+        (xy 96.795994 59.612586)
+        (xy 96.760598 59.583538)
+        (xy 96.754478 59.579449)
+        (xy 96.595532 59.494491)
+        (xy 96.588731 59.491673)
+        (xy 96.416257 59.439354)
+        (xy 96.409047 59.437919)
+        (xy 96.229675 59.420253)
+        (xy 96.222325 59.420253)
+        (xy 96.042952 59.437919)
+        (xy 96.035742 59.439354)
+        (xy 95.863268 59.491673)
+        (xy 95.856467 59.494491)
+        (xy 95.697523 59.579448)
+        (xy 95.6914 59.583538)
+        (xy 95.656006 59.612585)
+        (xy 95.651269 59.61943)
+        (xy 94.30073 59.61943)
+        (xy 94.295994 59.612586)
+        (xy 94.260598 59.583538)
+        (xy 94.254478 59.579449)
+        (xy 94.095532 59.494491)
+        (xy 94.088731 59.491673)
+        (xy 93.916257 59.439354)
+        (xy 93.909047 59.437919)
+        (xy 93.729675 59.420253)
+        (xy 93.722325 59.420253)
+        (xy 93.542952 59.437919)
+        (xy 93.535742 59.439354)
+        (xy 93.363268 59.491673)
+        (xy 93.356467 59.494491)
+        (xy 93.197523 59.579448)
+        (xy 93.1914 59.583538)
+        (xy 93.156006 59.612585)
+        (xy 93.151269 59.61943)
+        (xy 77.894106 59.61943)
+        (xy 79.010165 58.50337)
+        (xy 79.088584 58.403275)
+        (xy 79.158251 58.248483)
+        (xy 79.170362 58.182391)
+        (xy 79.191154 58.142774)
+        (xy 79.463928 57.87)
+        (xy 97.848389 57.87)
+        (xy 97.866789 58.056821)
+        (xy 97.921283 58.236462)
+        (xy 97.923019 58.239711)
+        (xy 97.923023 58.239719)
+        (xy 97.927708 58.248483)
+        (xy 98.009776 58.40202)
+        (xy 98.128867 58.547133)
+        (xy 98.27398 58.666224)
+        (xy 98.330927 58.696663)
+        (xy 98.43628 58.752976)
+        (xy 98.436283 58.752977)
+        (xy 98.439538 58.754717)
+        (xy 98.619179 58.809211)
+        (xy 98.806 58.827611)
+        (xy 98.992821 58.809211)
+        (xy 99.172462 58.754717)
+        (xy 99.33802 58.666224)
+        (xy 99.483133 58.547133)
+        (xy 99.602224 58.40202)
+        (xy 99.690717 58.236462)
+        (xy 99.745211 58.056821)
+        (xy 99.763611 57.87)
+        (xy 100.348389 57.87)
+        (xy 100.366789 58.056821)
+        (xy 100.421283 58.236462)
+        (xy 100.423019 58.239711)
+        (xy 100.423023 58.239719)
+        (xy 100.427708 58.248483)
+        (xy 100.509776 58.40202)
+        (xy 100.628867 58.547133)
+        (xy 100.77398 58.666224)
+        (xy 100.830927 58.696663)
+        (xy 100.93628 58.752976)
+        (xy 100.936283 58.752977)
+        (xy 100.939538 58.754717)
+        (xy 101.119179 58.809211)
+        (xy 101.306 58.827611)
+        (xy 101.492821 58.809211)
+        (xy 101.672462 58.754717)
+        (xy 101.83802 58.666224)
+        (xy 101.983133 58.547133)
+        (xy 102.102224 58.40202)
+        (xy 102.190717 58.236462)
+        (xy 102.245211 58.056821)
+        (xy 102.263611 57.87)
+        (xy 102.245211 57.683179)
+        (xy 102.190717 57.503538)
+        (xy 102.153841 57.434549)
+        (xy 102.117163 57.365929)
+        (xy 102.102224 57.33798)
+        (xy 101.983133 57.192867)
+        (xy 101.83802 57.073776)
+        (xy 101.834761 57.072034)
+        (xy 101.675719 56.987023)
+        (xy 101.675711 56.987019)
+        (xy 101.672462 56.985283)
+        (xy 101.492821 56.930789)
+        (xy 101.48915 56.930427)
+        (xy 101.489148 56.930427)
+        (xy 101.309676 56.912751)
+        (xy 101.306 56.912389)
+        (xy 101.302324 56.912751)
+        (xy 101.122851 56.930427)
+        (xy 101.122847 56.930427)
+        (xy 101.119179 56.930789)
+        (xy 101.115651 56.931859)
+        (xy 101.115647 56.93186)
+        (xy 100.943068 56.984212)
+        (xy 100.943066 56.984212)
+        (xy 100.939538 56.985283)
+        (xy 100.936292 56.987018)
+        (xy 100.93628 56.987023)
+        (xy 100.777238 57.072034)
+        (xy 100.777233 57.072036)
+        (xy 100.77398 57.073776)
+        (xy 100.771127 57.076117)
+        (xy 100.771123 57.07612)
+        (xy 100.631722 57.190523)
+        (xy 100.631716 57.190528)
+        (xy 100.628867 57.192867)
+        (xy 100.626528 57.195716)
+        (xy 100.626523 57.195722)
+        (xy 100.51212 57.335123)
+        (xy 100.512117 57.335127)
+        (xy 100.509776 57.33798)
+        (xy 100.508036 57.341233)
+        (xy 100.508034 57.341238)
+        (xy 100.423023 57.50028)
+        (xy 100.423018 57.500292)
+        (xy 100.421283 57.503538)
+        (xy 100.366789 57.683179)
+        (xy 100.348389 57.87)
+        (xy 99.763611 57.87)
+        (xy 99.745211 57.683179)
+        (xy 99.690717 57.503538)
+        (xy 99.653841 57.434549)
+        (xy 99.617163 57.365929)
+        (xy 99.602224 57.33798)
+        (xy 99.483133 57.192867)
+        (xy 99.33802 57.073776)
+        (xy 99.334761 57.072034)
+        (xy 99.175719 56.987023)
+        (xy 99.175711 56.987019)
+        (xy 99.172462 56.985283)
+        (xy 98.992821 56.930789)
+        (xy 98.98915 56.930427)
+        (xy 98.989148 56.930427)
+        (xy 98.809676 56.912751)
+        (xy 98.806 56.912389)
+        (xy 98.802324 56.912751)
+        (xy 98.622851 56.930427)
+        (xy 98.622847 56.930427)
+        (xy 98.619179 56.930789)
+        (xy 98.615651 56.931859)
+        (xy 98.615647 56.93186)
+        (xy 98.443068 56.984212)
+        (xy 98.443066 56.984212)
+        (xy 98.439538 56.985283)
+        (xy 98.436292 56.987018)
+        (xy 98.43628 56.987023)
+        (xy 98.277238 57.072034)
+        (xy 98.277233 57.072036)
+        (xy 98.27398 57.073776)
+        (xy 98.271127 57.076117)
+        (xy 98.271123 57.07612)
+        (xy 98.131722 57.190523)
+        (xy 98.131716 57.190528)
+        (xy 98.128867 57.192867)
+        (xy 98.126528 57.195716)
+        (xy 98.126523 57.195722)
+        (xy 98.01212 57.335123)
+        (xy 98.012117 57.335127)
+        (xy 98.009776 57.33798)
+        (xy 98.008036 57.341233)
+        (xy 98.008034 57.341238)
+        (xy 97.923023 57.50028)
+        (xy 97.923018 57.500292)
+        (xy 97.921283 57.503538)
+        (xy 97.866789 57.683179)
+        (xy 97.848389 57.87)
+        (xy 79.463928 57.87)
+        (xy 81.206359 56.127569)
+        (xy 98.231268 56.127569)
+        (xy 98.236004 56.134412)
+        (xy 98.271401 56.163461)
+        (xy 98.277521 56.16755)
+        (xy 98.436467 56.252508)
+        (xy 98.443268 56.255326)
+        (xy 98.615742 56.307645)
+        (xy 98.622952 56.30908)
+        (xy 98.802325 56.326747)
+        (xy 98.809675 56.326747)
+        (xy 98.989047 56.30908)
+        (xy 98.996257 56.307645)
+        (xy 99.168731 56.255326)
+        (xy 99.175532 56.252508)
+        (xy 99.33448 56.167549)
+        (xy 99.340597 56.163462)
+        (xy 99.375993 56.134412)
+        (xy 99.380729 56.127569)
+        (xy 100.731268 56.127569)
+        (xy 100.736004 56.134412)
+        (xy 100.771401 56.163461)
+        (xy 100.777521 56.16755)
+        (xy 100.936467 56.252508)
+        (xy 100.943268 56.255326)
+        (xy 101.115742 56.307645)
+        (xy 101.122952 56.30908)
+        (xy 101.302325 56.326747)
+        (xy 101.309675 56.326747)
+        (xy 101.489047 56.30908)
+        (xy 101.496257 56.307645)
+        (xy 101.668731 56.255326)
+        (xy 101.675532 56.252508)
+        (xy 101.83448 56.167549)
+        (xy 101.840597 56.163462)
+        (xy 101.875993 56.134412)
+        (xy 101.88073 56.127568)
+        (xy 101.876685 56.12029)
+        (xy 101.313 55.556605)
+        (xy 101.305999 55.552563)
+        (xy 101.298999 55.556605)
+        (xy 100.735314 56.120289)
+        (xy 100.731268 56.127569)
+        (xy 99.380729 56.127569)
+        (xy 99.38073 56.127568)
+        (xy 99.376685 56.12029)
+        (xy 98.813 55.556605)
+        (xy 98.805999 55.552563)
+        (xy 98.798999 55.556605)
+        (xy 98.235314 56.120289)
+        (xy 98.231268 56.127569)
+        (xy 81.206359 56.127569)
+        (xy 81.654473 55.679455)
+        (xy 81.661851 55.672984)
+        (xy 81.687955 55.652955)
+        (xy 81.779641 55.533468)
+        (xy 81.837277 55.394322)
+        (xy 81.839995 55.373675)
+        (xy 97.849253 55.373675)
+        (xy 97.866919 55.553047)
+        (xy 97.868354 55.560257)
+        (xy 97.920673 55.732731)
+        (xy 97.923491 55.739532)
+        (xy 98.008449 55.898478)
+        (xy 98.012538 55.904598)
+        (xy 98.041586 55.939994)
+        (xy 98.04843 55.94473)
+        (xy 98.055709 55.940684)
+        (xy 98.619394 55.377)
+        (xy 98.623436 55.37)
+        (xy 98.988563 55.37)
+        (xy 98.992605 55.377)
+        (xy 99.55629 55.940685)
+        (xy 99.563568 55.94473)
+        (xy 99.570412 55.939993)
+        (xy 99.599462 55.904597)
+        (xy 99.603549 55.89848)
+        (xy 99.688508 55.739532)
+        (xy 99.691326 55.732731)
+        (xy 99.743645 55.560257)
+        (xy 99.74508 55.553047)
+        (xy 99.762747 55.373675)
+        (xy 100.349253 55.373675)
+        (xy 100.366919 55.553047)
+        (xy 100.368354 55.560257)
+        (xy 100.420673 55.732731)
+        (xy 100.423491 55.739532)
+        (xy 100.508449 55.898478)
+        (xy 100.512538 55.904598)
+        (xy 100.541586 55.939994)
+        (xy 100.54843 55.94473)
+        (xy 100.555709 55.940684)
+        (xy 101.119394 55.377)
+        (xy 101.123436 55.37)
+        (xy 101.488563 55.37)
+        (xy 101.492605 55.377)
+        (xy 102.05629 55.940685)
+        (xy 102.063568 55.94473)
+        (xy 102.070412 55.939993)
+        (xy 102.099462 55.904597)
+        (xy 102.103549 55.89848)
+        (xy 102.188508 55.739532)
+        (xy 102.191326 55.732731)
+        (xy 102.243645 55.560257)
+        (xy 102.24508 55.553047)
+        (xy 102.262747 55.373675)
+        (xy 102.262747 55.366325)
+        (xy 102.24508 55.186952)
+        (xy 102.243645 55.179742)
+        (xy 102.191326 55.007268)
+        (xy 102.188508 55.000467)
+        (xy 102.10355 54.841521)
+        (xy 102.099461 54.835401)
+        (xy 102.070412 54.800004)
+        (xy 102.063569 54.795268)
+        (xy 102.056289 54.799314)
+        (xy 101.492605 55.362999)
+        (xy 101.488563 55.37)
+        (xy 101.123436 55.37)
+        (xy 101.119394 55.362999)
+        (xy 100.555709 54.799314)
+        (xy 100.54843 54.795269)
+        (xy 100.541585 54.800006)
+        (xy 100.512538 54.8354)
+        (xy 100.508448 54.841523)
+        (xy 100.423491 55.000467)
+        (xy 100.420673 55.007268)
+        (xy 100.368354 55.179742)
+        (xy 100.366919 55.186952)
+        (xy 100.349253 55.366325)
+        (xy 100.349253 55.373675)
+        (xy 99.762747 55.373675)
+        (xy 99.762747 55.366325)
+        (xy 99.74508 55.186952)
+        (xy 99.743645 55.179742)
+        (xy 99.691326 55.007268)
+        (xy 99.688508 55.000467)
+        (xy 99.60355 54.841521)
+        (xy 99.599461 54.835401)
+        (xy 99.570412 54.800004)
+        (xy 99.563569 54.795268)
+        (xy 99.556289 54.799314)
+        (xy 98.992605 55.362999)
+        (xy 98.988563 55.37)
+        (xy 98.623436 55.37)
+        (xy 98.619394 55.362999)
+        (xy 98.055709 54.799314)
+        (xy 98.04843 54.795269)
+        (xy 98.041585 54.800006)
+        (xy 98.012538 54.8354)
+        (xy 98.008448 54.841523)
+        (xy 97.923491 55.000467)
+        (xy 97.920673 55.007268)
+        (xy 97.868354 55.179742)
+        (xy 97.866919 55.186952)
+        (xy 97.849253 55.366325)
+        (xy 97.849253 55.373675)
+        (xy 81.839995 55.373675)
+        (xy 81.852 55.282492)
+        (xy 81.856936 55.245)
+        (xy 81.852642 55.212391)
+        (xy 81.852 55.202576)
+        (xy 81.852 54.61243)
+        (xy 98.231269 54.61243)
+        (xy 98.235314 54.619709)
+        (xy 98.798999 55.183394)
+        (xy 98.806 55.187436)
+        (xy 98.813 55.183394)
+        (xy 99.376684 54.619709)
+        (xy 99.38073 54.61243)
+        (xy 100.731269 54.61243)
+        (xy 100.735314 54.619709)
+        (xy 101.298999 55.183394)
+        (xy 101.306 55.187436)
+        (xy 101.313 55.183394)
+        (xy 101.876684 54.619709)
+        (xy 101.88073 54.61243)
+        (xy 101.875994 54.605586)
+        (xy 101.840598 54.576538)
+        (xy 101.834478 54.572449)
+        (xy 101.675532 54.487491)
+        (xy 101.668731 54.484673)
+        (xy 101.496257 54.432354)
+        (xy 101.489047 54.430919)
+        (xy 101.309675 54.413253)
+        (xy 101.302325 54.413253)
+        (xy 101.122952 54.430919)
+        (xy 101.115742 54.432354)
+        (xy 100.943268 54.484673)
+        (xy 100.936467 54.487491)
+        (xy 100.777523 54.572448)
+        (xy 100.7714 54.576538)
+        (xy 100.736006 54.605585)
+        (xy 100.731269 54.61243)
+        (xy 99.38073 54.61243)
+        (xy 99.375994 54.605586)
+        (xy 99.340598 54.576538)
+        (xy 99.334478 54.572449)
+        (xy 99.175532 54.487491)
+        (xy 99.168731 54.484673)
+        (xy 98.996257 54.432354)
+        (xy 98.989047 54.430919)
+        (xy 98.809675 54.413253)
+        (xy 98.802325 54.413253)
+        (xy 98.622952 54.430919)
+        (xy 98.615742 54.432354)
+        (xy 98.443268 54.484673)
+        (xy 98.436467 54.487491)
+        (xy 98.277523 54.572448)
+        (xy 98.2714 54.576538)
+        (xy 98.236006 54.605585)
+        (xy 98.231269 54.61243)
+        (xy 81.852 54.61243)
+        (xy 81.852 50.8)
+        (xy 82.684102 50.8)
+        (xy 82.684867 50.805321)
+        (xy 82.703626 50.935797)
+        (xy 82.703627 50.935802)
+        (xy 82.704392 50.941119)
+        (xy 82.706624 50.946008)
+        (xy 82.706626 50.946012)
+        (xy 82.761382 51.065911)
+        (xy 82.761383 51.065913)
+        (xy 82.763618 51.070806)
+        (xy 82.856982 51.178553)
+        (xy 82.861504 51.181459)
+        (xy 82.861505 51.18146)
+        (xy 82.972397 51.252727)
+        (xy 82.976919 51.255633)
+        (xy 83.113715 51.2958)
+        (xy 83.250904 51.2958)
+        (xy 83.256285 51.2958)
+        (xy 83.393081 51.255633)
+        (xy 83.513018 51.178553)
+        (xy 83.606382 51.070806)
+        (xy 83.665608 50.941119)
+        (xy 83.685898 50.8)
+        (xy 83.665608 50.658881)
+        (xy 83.606382 50.529194)
+        (xy 83.521368 50.431083)
+        (xy 83.507741 50.408117)
+        (xy 83.503 50.381837)
+        (xy 83.503 48.549868)
+        (xy 83.508724 48.52109)
+        (xy 83.525026 48.496694)
+        (xy 84.767894 47.253826)
+        (xy 84.79229 47.237524)
+        (xy 84.821068 47.2318)
+        (xy 84.901904 47.2318)
+        (xy 84.907285 47.2318)
+        (xy 85.044081 47.191633)
+        (xy 85.164018 47.114553)
+        (xy 85.257382 47.006806)
+        (xy 85.316608 46.877119)
+        (xy 85.336898 46.736)
+        (xy 85.316608 46.594881)
+        (xy 85.257382 46.465194)
+        (xy 85.164018 46.357447)
+        (xy 85.159496 46.354541)
+        (xy 85.159494 46.354539)
+        (xy 85.048602 46.283272)
+        (xy 85.048599 46.28327)
+        (xy 85.044081 46.280367)
+        (xy 85.038925 46.278853)
+        (xy 85.038923 46.278852)
+        (xy 84.912447 46.241715)
+        (xy 84.912442 46.241714)
+        (xy 84.907285 46.2402)
+        (xy 84.764715 46.2402)
+        (xy 84.759558 46.241714)
+        (xy 84.759552 46.241715)
+        (xy 84.633076 46.278852)
+        (xy 84.633071 46.278854)
+        (xy 84.627919 46.280367)
+        (xy 84.623403 46.283269)
+        (xy 84.623397 46.283272)
+        (xy 84.512505 46.354539)
+        (xy 84.512499 46.354543)
+        (xy 84.507982 46.357447)
+        (xy 84.504461 46.361509)
+        (xy 84.50446 46.361511)
+        (xy 84.41814 46.461128)
+        (xy 84.418136 46.461133)
+        (xy 84.414618 46.465194)
+        (xy 84.412385 46.470082)
+        (xy 84.412382 46.470088)
+        (xy 84.357626 46.589987)
+        (xy 84.357624 46.589993)
+        (xy 84.355392 46.594881)
+        (xy 84.354627 46.600195)
+        (xy 84.354626 46.600202)
+        (xy 84.338994 46.70893)
+        (xy 84.335102 46.736)
+        (xy 84.335867 46.741321)
+        (xy 84.335867 46.741324)
+        (xy 84.336178 46.743487)
+        (xy 84.333094 46.777936)
+        (xy 84.314917 46.807361)
+        (xy 82.972288 48.14999)
+        (xy 82.967454 48.154421)
+        (xy 82.942678 48.175211)
+        (xy 82.942673 48.175215)
+        (xy 82.93764 48.17944)
+        (xy 82.934355 48.185129)
+        (xy 82.934352 48.185133)
+        (xy 82.918189 48.213128)
+        (xy 82.914667 48.218655)
+        (xy 82.896122 48.245142)
+        (xy 82.896119 48.245147)
+        (xy 82.892348 48.250534)
+        (xy 82.890644 48.256888)
+        (xy 82.887867 48.262846)
+        (xy 82.88786 48.262842)
+        (xy 82.887099 48.264678)
+        (xy 82.887106 48.264681)
+        (xy 82.884854 48.270866)
+        (xy 82.881568 48.27656)
+        (xy 82.880426 48.283032)
+        (xy 82.880425 48.283037)
+        (xy 82.874813 48.314865)
+        (xy 82.873394 48.321266)
+        (xy 82.865025 48.352499)
+        (xy 82.865024 48.352507)
+        (xy 82.863323 48.358857)
+        (xy 82.863896 48.365408)
+        (xy 82.863896 48.36541)
+        (xy 82.866714 48.397616)
+        (xy 82.867 48.40417)
+        (xy 82.867 50.381837)
+        (xy 82.862259 50.408117)
+        (xy 82.848632 50.431083)
+        (xy 82.76714 50.525128)
+        (xy 82.767136 50.525133)
+        (xy 82.763618 50.529194)
+        (xy 82.761385 50.534082)
+        (xy 82.761382 50.534088)
+        (xy 82.706626 50.653987)
+        (xy 82.706624 50.653993)
+        (xy 82.704392 50.658881)
+        (xy 82.703627 50.664195)
+        (xy 82.703626 50.664202)
+        (xy 82.692315 50.742875)
+        (xy 82.684102 50.8)
+        (xy 81.852 50.8)
+        (xy 81.852 39.284165)
+        (xy 81.852 39.281708)
+        (xy 81.837277 39.169878)
+        (xy 81.779641 39.030732)
+        (xy 81.687955 38.911245)
+        (xy 81.568468 38.819559)
+        (xy 81.563923 38.817676)
+        (xy 81.563919 38.817674)
+        (xy 81.43387 38.763807)
+        (xy 81.433871 38.763807)
+        (xy 81.429322 38.761923)
+        (xy 81.424443 38.76128)
+        (xy 81.424441 38.76128)
+        (xy 81.284884 38.742907)
+        (xy 81.28 38.742264)
+        (xy 81.275116 38.742907)
+        (xy 81.135558 38.76128)
+        (xy 81.135554 38.761281)
+        (xy 81.130678 38.761923)
+        (xy 81.12613 38.763806)
+        (xy 81.126129 38.763807)
+        (xy 80.99608 38.817674)
+        (xy 80.996072 38.817678)
+        (xy 80.991532 38.819559)
+        (xy 80.987627 38.822554)
+        (xy 80.987624 38.822557)
+        (xy 80.875951 38.908247)
+        (xy 80.875947 38.90825)
+        (xy 80.872045 38.911245)
+        (xy 80.86905 38.915147)
+        (xy 80.869047 38.915151)
+        (xy 80.783357 39.026824)
+        (xy 80.783354 39.026827)
+        (xy 80.780359 39.030732)
+        (xy 80.778478 39.035272)
+        (xy 80.778474 39.03528)
+        (xy 80.738928 39.130755)
+        (xy 80.722723 39.169878)
+        (xy 80.722081 39.174754)
+        (xy 80.72208 39.174758)
+        (xy 80.70832 39.279274)
+        (xy 80.708 39.281708)
+        (xy 80.708 39.284165)
+        (xy 80.708 54.976922)
+        (xy 80.702276 55.0057)
+        (xy 80.685974 55.030096)
+        (xy 78.382226 57.333842)
+        (xy 78.342609 57.354636)
+        (xy 78.280989 57.365929)
+        (xy 78.280985 57.36593)
+        (xy 78.276517 57.366749)
+        (xy 78.272373 57.368614)
+        (xy 78.27237 57.368615)
+        (xy 78.125873 57.434549)
+        (xy 78.121725 57.436416)
+        (xy 78.118144 57.43922)
+        (xy 78.118143 57.439222)
+        (xy 78.023422 57.51343)
+        (xy 78.023411 57.513439)
+        (xy 78.02163 57.514835)
+        (xy 78.020025 57.516439)
+        (xy 78.020017 57.516447)
+        (xy 76.82044 58.716023)
+        (xy 76.820432 58.716031)
+        (xy 76.818834 58.71763)
+        (xy 76.817444 58.719404)
+        (xy 76.817438 58.719411)
+        (xy 76.743219 58.814145)
+        (xy 76.743213 58.814154)
+        (xy 76.740416 58.817725)
+        (xy 76.738551 58.821868)
+        (xy 76.738549 58.821872)
+        (xy 76.672614 58.968372)
+        (xy 76.672612 58.968375)
+        (xy 76.670749 58.972517)
+        (xy 76.66993 58.976985)
+        (xy 76.669929 58.976989)
+        (xy 76.640971 59.135007)
+        (xy 76.64097 59.135012)
+        (xy 76.640151 59.139485)
+        (xy 47.562 59.139485)
+        (xy 47.562 52.615163)
+        (xy 47.566741 52.588883)
+        (xy 47.580368 52.565917)
+        (xy 47.617792 52.522727)
+        (xy 47.665382 52.467806)
+        (xy 47.724608 52.338119)
+        (xy 47.744898 52.197)
+        (xy 60.078102 52.197)
+        (xy 60.078867 52.202321)
+        (xy 60.097626 52.332797)
+        (xy 60.097627 52.332802)
+        (xy 60.098392 52.338119)
+        (xy 60.100624 52.343008)
+        (xy 60.100626 52.343012)
+        (xy 60.155382 52.462911)
+        (xy 60.155383 52.462913)
+        (xy 60.157618 52.467806)
+        (xy 60.250982 52.575553)
+        (xy 60.255504 52.578459)
+        (xy 60.255505 52.57846)
+        (xy 60.312615 52.615163)
+        (xy 60.370919 52.652633)
+        (xy 60.507715 52.6928)
+        (xy 60.644904 52.6928)
+        (xy 60.650285 52.6928)
+        (xy 60.737705 52.667131)
+        (xy 60.785168 52.668826)
+        (xy 60.822151 52.698628)
+        (xy 60.833897 52.744649)
+        (xy 60.815722 52.78853)
+        (xy 60.79614 52.811128)
+        (xy 60.796136 52.811133)
+        (xy 60.792618 52.815194)
+        (xy 60.790385 52.820082)
+        (xy 60.790382 52.820088)
+        (xy 60.735626 52.939987)
+        (xy 60.735624 52.939993)
+        (xy 60.733392 52.944881)
+        (xy 60.732627 52.950195)
+        (xy 60.732626 52.950202)
+        (xy 60.713867 53.080679)
+        (xy 60.713102 53.086)
+        (xy 60.713867 53.091321)
+        (xy 60.732626 53.221797)
+        (xy 60.732627 53.221802)
+        (xy 60.733392 53.227119)
+        (xy 60.735624 53.232008)
+        (xy 60.735626 53.232012)
+        (xy 60.790382 53.351911)
+        (xy 60.790383 53.351913)
+        (xy 60.792618 53.356806)
+        (xy 60.885982 53.464553)
+        (xy 60.890504 53.467459)
+        (xy 60.890505 53.46746)
+        (xy 60.997479 53.536209)
+        (xy 61.005919 53.541633)
+        (xy 61.142715 53.5818)
+        (xy 61.279904 53.5818)
+        (xy 61.285285 53.5818)
+        (xy 61.422081 53.541633)
+        (xy 61.542018 53.464553)
+        (xy 61.635382 53.356806)
+        (xy 61.694608 53.227119)
+        (xy 61.714898 53.086)
+        (xy 61.694608 52.944881)
+        (xy 61.635382 52.815194)
+        (xy 61.612277 52.78853)
+        (xy 61.594102 52.74465)
+        (xy 61.605848 52.698629)
+        (xy 61.64283 52.668826)
+        (xy 61.690294 52.667131)
+        (xy 61.777715 52.6928)
+        (xy 61.914904 52.6928)
+        (xy 61.920285 52.6928)
+        (xy 62.057081 52.652633)
+        (xy 62.177018 52.575553)
+        (xy 62.270382 52.467806)
+        (xy 62.329608 52.338119)
+        (xy 62.349898 52.197)
+        (xy 62.331638 52.07)
+        (xy 64.916102 52.07)
+        (xy 64.916867 52.075321)
+        (xy 64.935626 52.205797)
+        (xy 64.935627 52.205802)
+        (xy 64.936392 52.211119)
+        (xy 64.938624 52.216008)
+        (xy 64.938626 52.216012)
+        (xy 64.993382 52.335911)
+        (xy 64.993383 52.335913)
+        (xy 64.995618 52.340806)
+        (xy 65.088982 52.448553)
+        (xy 65.208919 52.525633)
+        (xy 65.345715 52.5658)
+        (xy 65.482904 52.5658)
+        (xy 65.488285 52.5658)
+        (xy 65.625081 52.525633)
+        (xy 65.745018 52.448553)
+        (xy 65.774999 52.413954)
+        (xy 65.800592 52.394795)
+        (xy 65.831831 52.388)
+        (xy 67.29283 52.388)
+        (xy 67.299383 52.388285)
+        (xy 67.338143 52.391677)
+        (xy 67.375728 52.381605)
+        (xy 67.382121 52.380187)
+        (xy 67.42044 52.373432)
+        (xy 67.42614 52.37014)
+        (xy 67.432321 52.367891)
+        (xy 67.432324 52.367901)
+        (xy 67.434151 52.367145)
+        (xy 67.434147 52.367136)
+        (xy 67.44011 52.364354)
+        (xy 67.446466 52.362652)
+        (xy 67.47836 52.340319)
+        (xy 67.483853 52.33682)
+        (xy 67.51756 52.31736)
+        (xy 67.542583 52.287537)
+        (xy 67.546994 52.282724)
+        (xy 67.903724 51.925994)
+        (xy 67.908537 51.921583)
+        (xy 67.93836 51.89656)
+        (xy 67.957818 51.862856)
+        (xy 67.961333 51.857338)
+        (xy 67.983651 51.825466)
+        (xy 67.985354 51.819107)
+        (xy 67.988134 51.813147)
+        (xy 67.988144 51.813151)
+        (xy 67.988901 51.811324)
+        (xy 67.988891 51.811321)
+        (xy 67.99114 51.80514)
+        (xy 67.994432 51.79944)
+        (xy 68.001189 51.761112)
+        (xy 68.002605 51.754724)
+        (xy 68.012677 51.717143)
+        (xy 68.009285 51.678383)
+        (xy 68.009 51.67183)
+        (xy 68.009 50.37267)
+        (xy 68.009286 50.366116)
+        (xy 68.012677 50.327357)
+        (xy 68.002606 50.289775)
+        (xy 68.001187 50.283375)
+        (xy 68.000557 50.2798)
+        (xy 67.994432 50.24506)
+        (xy 67.991142 50.239361)
+        (xy 67.988893 50.233182)
+        (xy 67.988902 50.233178)
+        (xy 67.988144 50.231348)
+        (xy 67.988136 50.231352)
+        (xy 67.985353 50.225386)
+        (xy 67.983652 50.219034)
+        (xy 67.961332 50.187158)
+        (xy 67.957809 50.181627)
+        (xy 67.941651 50.15364)
+        (xy 67.94165 50.153639)
+        (xy 67.93836 50.14794)
+        (xy 67.908551 50.122927)
+        (xy 67.903715 50.118495)
+        (xy 67.142026 49.356806)
+        (xy 67.125724 49.33241)
+        (xy 67.12 49.303632)
+        (xy 67.12 47.498)
+        (xy 67.444102 47.498)
+        (xy 67.444867 47.503321)
+        (xy 67.463626 47.633797)
+        (xy 67.463627 47.633802)
+        (xy 67.464392 47.639119)
+        (xy 67.466624 47.644008)
+        (xy 67.466626 47.644012)
+        (xy 67.521382 47.763911)
+        (xy 67.521383 47.763913)
+        (xy 67.523618 47.768806)
+        (xy 67.616982 47.876553)
+        (xy 67.621504 47.879459)
+        (xy 67.621505 47.87946)
+        (xy 67.732397 47.950727)
+        (xy 67.736919 47.953633)
+        (xy 67.873715 47.9938)
+        (xy 68.010904 47.9938)
+        (xy 68.016285 47.9938)
+        (xy 68.021447 47.992284)
+        (xy 68.026769 47.991519)
+        (xy 68.02693 47.992641)
+        (xy 68.062597 47.992636)
+        (xy 68.098249 48.015541)
+        (xy 68.115856 48.054086)
+        (xy 68.109827 48.09603)
+        (xy 68.101626 48.113987)
+        (xy 68.101624 48.113993)
+        (xy 68.099392 48.118881)
+        (xy 68.098627 48.124195)
+        (xy 68.098626 48.124202)
+        (xy 68.081238 48.245142)
+        (xy 68.079102 48.26)
+        (xy 68.079867 48.26532)
+        (xy 68.079867 48.265321)
+        (xy 68.098626 48.395797)
+        (xy 68.098627 48.395802)
+        (xy 68.099392 48.401119)
+        (xy 68.101624 48.406008)
+        (xy 68.101626 48.406012)
+        (xy 68.156382 48.525911)
+        (xy 68.156383 48.525913)
+        (xy 68.158618 48.530806)
+        (xy 68.162138 48.534869)
+        (xy 68.16214 48.534871)
+        (xy 68.175135 48.549868)
+        (xy 68.251982 48.638553)
+        (xy 68.256504 48.641459)
+        (xy 68.256505 48.64146)
+        (xy 68.367397 48.712727)
+        (xy 68.371919 48.715633)
+        (xy 68.508715 48.7558)
+        (xy 68.594932 48.7558)
+        (xy 68.62371 48.761524)
+        (xy 68.648106 48.777826)
+        (xy 69.612995 49.742715)
+        (xy 69.617427 49.747551)
+        (xy 69.64244 49.77736)
+        (xy 69.676134 49.796813)
+        (xy 69.681658 49.800332)
+        (xy 69.713534 49.822652)
+        (xy 69.719886 49.824353)
+        (xy 69.725852 49.827136)
+        (xy 69.725848 49.827144)
+        (xy 69.727678 49.827902)
+        (xy 69.727682 49.827893)
+        (xy 69.733861 49.830142)
+        (xy 69.73956 49.833432)
+        (xy 69.777882 49.840188)
+        (xy 69.784275 49.841606)
+        (xy 69.821857 49.851677)
+        (xy 69.860616 49.848285)
+        (xy 69.86717 49.848)
+        (xy 73.880169 49.848)
+        (xy 73.911408 49.854795)
+        (xy 73.937001 49.873954)
+        (xy 73.966982 49.908553)
+        (xy 74.086919 49.985633)
+        (xy 74.223715 50.0258)
+        (xy 74.360904 50.0258)
+        (xy 74.366285 50.0258)
+        (xy 74.503081 49.985633)
+        (xy 74.623018 49.908553)
+        (xy 74.624229 49.910437)
+        (xy 74.653178 49.897261)
+        (xy 74.695088 49.903325)
+        (xy 74.727077 49.931073)
+        (xy 74.739 49.971707)
+        (xy 74.739 51.016837)
+        (xy 74.734259 51.043117)
+        (xy 74.720632 51.066083)
+        (xy 74.63914 51.160128)
+        (xy 74.639136 51.160133)
+        (xy 74.635618 51.164194)
+        (xy 74.633385 51.169082)
+        (xy 74.633382 51.169088)
+        (xy 74.578626 51.288987)
+        (xy 74.578624 51.288993)
+        (xy 74.576392 51.293881)
+        (xy 74.575627 51.299195)
+        (xy 74.575626 51.299202)
+        (xy 74.564344 51.377675)
+        (xy 74.556102 51.435)
+        (xy 74.556867 51.440321)
+        (xy 74.575626 51.570797)
+        (xy 74.575627 51.570802)
+        (xy 74.576392 51.576119)
+        (xy 74.578624 51.581008)
+        (xy 74.578626 51.581012)
+        (xy 74.633382 51.700911)
+        (xy 74.633383 51.700913)
+        (xy 74.635618 51.705806)
+        (xy 74.639138 51.709869)
+        (xy 74.63914 51.709871)
+        (xy 74.682299 51.759679)
+        (xy 74.728982 51.813553)
+        (xy 74.733504 51.816459)
+        (xy 74.733505 51.81646)
+        (xy 74.816476 51.869783)
+        (xy 74.848919 51.890633)
+        (xy 74.985715 51.9308)
+        (xy 75.122904 51.9308)
+        (xy 75.128285 51.9308)
+        (xy 75.265081 51.890633)
+        (xy 75.385018 51.813553)
+        (xy 75.478382 51.705806)
+        (xy 75.537608 51.576119)
+        (xy 75.557898 51.435)
+        (xy 75.557133 51.429679)
+        (xy 75.557133 51.429674)
+        (xy 75.545288 51.347295)
+        (xy 75.554597 51.298992)
+        (xy 75.591773 51.266779)
+        (xy 75.640906 51.264438)
+        (xy 75.747715 51.2958)
+        (xy 75.753096 51.2958)
+        (xy 75.88633 51.2958)
+        (xy 75.926986 51.307738)
+        (xy 75.954734 51.339761)
+        (xy 75.960765 51.381702)
+        (xy 75.953102 51.435)
+        (xy 75.953867 51.440321)
+        (xy 75.972626 51.570797)
+        (xy 75.972627 51.570802)
+        (xy 75.973392 51.576119)
+        (xy 75.975624 51.581008)
+        (xy 75.975626 51.581012)
+        (xy 76.030382 51.700911)
+        (xy 76.030383 51.700913)
+        (xy 76.032618 51.705806)
+        (xy 76.036138 51.709869)
+        (xy 76.03614 51.709871)
+        (xy 76.079299 51.759679)
+        (xy 76.125982 51.813553)
+        (xy 76.130504 51.816459)
+        (xy 76.130505 51.81646)
+        (xy 76.213476 51.869783)
+        (xy 76.245919 51.890633)
+        (xy 76.382715 51.9308)
+        (xy 76.519904 51.9308)
+        (xy 76.525285 51.9308)
+        (xy 76.662081 51.890633)
+        (xy 76.782018 51.813553)
+        (xy 76.875382 51.705806)
+        (xy 76.934608 51.576119)
+        (xy 76.954898 51.435)
+        (xy 76.947234 51.381702)
+        (xy 76.953266 51.339761)
+        (xy 76.981014 51.307738)
+        (xy 77.02167 51.2958)
+        (xy 77.15633 51.2958)
+        (xy 77.196986 51.307738)
+        (xy 77.224734 51.339761)
+        (xy 77.230765 51.381702)
+        (xy 77.223102 51.435)
+        (xy 77.223867 51.440321)
+        (xy 77.242626 51.570797)
+        (xy 77.242627 51.570802)
+        (xy 77.243392 51.576119)
+        (xy 77.245624 51.581008)
+        (xy 77.245626 51.581012)
+        (xy 77.300382 51.700911)
+        (xy 77.300383 51.700913)
+        (xy 77.302618 51.705806)
+        (xy 77.306138 51.709869)
+        (xy 77.30614 51.709871)
+        (xy 77.349299 51.759679)
+        (xy 77.395982 51.813553)
+        (xy 77.400504 51.816459)
+        (xy 77.400505 51.81646)
+        (xy 77.483476 51.869783)
+        (xy 77.515919 51.890633)
+        (xy 77.652715 51.9308)
+        (xy 77.789904 51.9308)
+        (xy 77.795285 51.9308)
+        (xy 77.932081 51.890633)
+        (xy 78.052018 51.813553)
+        (xy 78.145382 51.705806)
+        (xy 78.204608 51.576119)
+        (xy 78.224898 51.435)
+        (xy 78.217234 51.381702)
+        (xy 78.223266 51.339761)
+        (xy 78.251014 51.307738)
+        (xy 78.29167 51.2958)
+        (xy 78.42633 51.2958)
+        (xy 78.466986 51.307738)
+        (xy 78.494734 51.339761)
+        (xy 78.500765 51.381702)
+        (xy 78.493102 51.435)
+        (xy 78.493867 51.440321)
+        (xy 78.512626 51.570797)
+        (xy 78.512627 51.570802)
+        (xy 78.513392 51.576119)
+        (xy 78.515624 51.581008)
+        (xy 78.515626 51.581012)
+        (xy 78.570382 51.700911)
+        (xy 78.570383 51.700913)
+        (xy 78.572618 51.705806)
+        (xy 78.576138 51.709869)
+        (xy 78.57614 51.709871)
+        (xy 78.619299 51.759679)
+        (xy 78.665982 51.813553)
+        (xy 78.670504 51.816459)
+        (xy 78.670505 51.81646)
+        (xy 78.753476 51.869783)
+        (xy 78.785919 51.890633)
+        (xy 78.922715 51.9308)
+        (xy 79.059904 51.9308)
+        (xy 79.065285 51.9308)
+        (xy 79.202081 51.890633)
+        (xy 79.322018 51.813553)
+        (xy 79.415382 51.705806)
+        (xy 79.474608 51.576119)
+        (xy 79.494898 51.435)
+        (xy 79.487234 51.381702)
+        (xy 79.493266 51.339761)
+        (xy 79.521014 51.307738)
+        (xy 79.56167 51.2958)
+        (xy 79.694904 51.2958)
+        (xy 79.700285 51.2958)
+        (xy 79.837081 51.255633)
+        (xy 79.957018 51.178553)
+        (xy 80.050382 51.070806)
+        (xy 80.109608 50.941119)
+        (xy 80.129898 50.8)
+        (xy 80.109608 50.658881)
+        (xy 80.050382 50.529194)
+        (xy 79.965368 50.431083)
+        (xy 79.951741 50.408117)
+        (xy 79.947 50.381837)
+        (xy 79.947 43.471163)
+        (xy 79.951741 43.444883)
+        (xy 79.965368 43.421917)
+        (xy 80.000075 43.381863)
+        (xy 80.050382 43.323806)
+        (xy 80.109608 43.194119)
+        (xy 80.129898 43.053)
+        (xy 80.109608 42.911881)
+        (xy 80.050382 42.782194)
+        (xy 79.957018 42.674447)
+        (xy 79.952496 42.671541)
+        (xy 79.952494 42.671539)
+        (xy 79.841602 42.600272)
+        (xy 79.841599 42.60027)
+        (xy 79.837081 42.597367)
+        (xy 79.831925 42.595853)
+        (xy 79.831923 42.595852)
+        (xy 79.705447 42.558715)
+        (xy 79.705442 42.558714)
+        (xy 79.700285 42.5572)
+        (xy 79.557715 42.5572)
+        (xy 79.552558 42.558714)
+        (xy 79.552552 42.558715)
+        (xy 79.426076 42.595852)
+        (xy 79.426071 42.595854)
+        (xy 79.420919 42.597367)
+        (xy 79.416403 42.600269)
+        (xy 79.416397 42.600272)
+        (xy 79.305505 42.671539)
+        (xy 79.305499 42.671543)
+        (xy 79.300982 42.674447)
+        (xy 79.297461 42.678509)
+        (xy 79.29746 42.678511)
+        (xy 79.21114 42.778128)
+        (xy 79.211136 42.778133)
+        (xy 79.207618 42.782194)
+        (xy 79.205385 42.787082)
+        (xy 79.205382 42.787088)
+        (xy 79.150626 42.906987)
+        (xy 79.150624 42.906993)
+        (xy 79.148392 42.911881)
+        (xy 79.147627 42.917195)
+        (xy 79.147626 42.917202)
+        (xy 79.13182 43.027139)
+        (xy 79.128102 43.053)
+        (xy 79.128867 43.058321)
+        (xy 79.147626 43.188797)
+        (xy 79.147627 43.188802)
+        (xy 79.148392 43.194119)
+        (xy 79.150624 43.199007)
+        (xy 79.150625 43.199009)
+        (xy 79.158827 43.216968)
+        (xy 79.164857 43.258908)
+        (xy 79.147255 43.297451)
+        (xy 79.11161 43.320359)
+        (xy 79.07593 43.320359)
+        (xy 79.075769 43.321481)
+        (xy 79.070447 43.320715)
+        (xy 79.065285 43.3192)
+        (xy 78.922715 43.3192)
+        (xy 78.917558 43.320714)
+        (xy 78.917552 43.320715)
+        (xy 78.791076 43.357852)
+        (xy 78.791071 43.357854)
+        (xy 78.785919 43.359367)
+        (xy 78.781403 43.362269)
+        (xy 78.781397 43.362272)
+        (xy 78.670505 43.433539)
+        (xy 78.670499 43.433543)
+        (xy 78.665982 43.436447)
+        (xy 78.662461 43.440509)
+        (xy 78.66246 43.440511)
+        (xy 78.57614 43.540128)
+        (xy 78.576136 43.540133)
+        (xy 78.572618 43.544194)
+        (xy 78.570385 43.549082)
+        (xy 78.570382 43.549088)
+        (xy 78.515626 43.668987)
+        (xy 78.515624 43.668993)
+        (xy 78.513392 43.673881)
+        (xy 78.512627 43.679195)
+        (xy 78.512626 43.679202)
+        (xy 78.493867 43.809679)
+        (xy 78.493102 43.815)
+        (xy 78.493867 43.820321)
+        (xy 78.500765 43.868298)
+        (xy 78.494734 43.910239)
+        (xy 78.466986 43.942262)
+        (xy 78.42633 43.9542)
+        (xy 78.287715 43.9542)
+        (xy 78.282558 43.955714)
+        (xy 78.282552 43.955715)
+        (xy 78.156076 43.992852)
+        (xy 78.156071 43.992854)
+        (xy 78.150919 43.994367)
+        (xy 78.146403 43.997269)
+        (xy 78.146397 43.997272)
+        (xy 78.035505 44.068539)
+        (xy 78.035499 44.068543)
+        (xy 78.030982 44.071447)
+        (xy 78.027461 44.075509)
+        (xy 78.02746 44.075511)
+        (xy 77.94114 44.175128)
+        (xy 77.941136 44.175133)
+        (xy 77.937618 44.179194)
+        (xy 77.935385 44.184082)
+        (xy 77.935382 44.184088)
+        (xy 77.880626 44.303987)
+        (xy 77.880624 44.303993)
+        (xy 77.878392 44.308881)
+        (xy 77.877627 44.314195)
+        (xy 77.877626 44.314202)
+        (xy 77.870361 44.364734)
+        (xy 77.858102 44.45)
+        (xy 77.858867 44.455321)
+        (xy 77.865765 44.503298)
+        (xy 77.859734 44.545239)
+        (xy 77.831986 44.577262)
+        (xy 77.79133 44.5892)
+        (xy 77.652715 44.5892)
+        (xy 77.647558 44.590714)
+        (xy 77.647552 44.590715)
+        (xy 77.521076 44.627852)
+        (xy 77.521071 44.627854)
+        (xy 77.515919 44.629367)
+        (xy 77.511403 44.632269)
+        (xy 77.511397 44.632272)
+        (xy 77.400505 44.703539)
+        (xy 77.400499 44.703543)
+        (xy 77.395982 44.706447)
+        (xy 77.392461 44.710509)
+        (xy 77.39246 44.710511)
+        (xy 77.30614 44.810128)
+        (xy 77.306136 44.810133)
+        (xy 77.302618 44.814194)
+        (xy 77.300385 44.819082)
+        (xy 77.300382 44.819088)
+        (xy 77.245626 44.938987)
+        (xy 77.245624 44.938993)
+        (xy 77.243392 44.943881)
+        (xy 77.242627 44.949195)
+        (xy 77.242626 44.949202)
+        (xy 77.225836 45.065987)
+        (xy 77.223102 45.085)
+        (xy 77.223867 45.090321)
+        (xy 77.230765 45.138298)
+        (xy 77.224734 45.180239)
+        (xy 77.196986 45.212262)
+        (xy 77.15633 45.2242)
+        (xy 77.017715 45.2242)
+        (xy 77.012558 45.225714)
+        (xy 77.012552 45.225715)
+        (xy 76.886076 45.262852)
+        (xy 76.886071 45.262854)
+        (xy 76.880919 45.264367)
+        (xy 76.876403 45.267269)
+        (xy 76.876397 45.267272)
+        (xy 76.765505 45.338539)
+        (xy 76.765499 45.338543)
+        (xy 76.760982 45.341447)
+        (xy 76.757461 45.345509)
+        (xy 76.75746 45.345511)
+        (xy 76.67114 45.445128)
+        (xy 76.671136 45.445133)
+        (xy 76.667618 45.449194)
+        (xy 76.665385 45.454082)
+        (xy 76.665382 45.454088)
+        (xy 76.610626 45.573987)
+        (xy 76.610624 45.573993)
+        (xy 76.608392 45.578881)
+        (xy 76.607627 45.584195)
+        (xy 76.607626 45.584202)
+        (xy 76.590074 45.706284)
+        (xy 76.588102 45.72)
+        (xy 76.588867 45.725321)
+        (xy 76.595765 45.773298)
+        (xy 76.589734 45.815239)
+        (xy 76.561986 45.847262)
+        (xy 76.52133 45.8592)
+        (xy 76.382715 45.8592)
+        (xy 76.377558 45.860714)
+        (xy 76.377552 45.860715)
+        (xy 76.251076 45.897852)
+        (xy 76.251071 45.897854)
+        (xy 76.245919 45.899367)
+        (xy 76.241403 45.902269)
+        (xy 76.241397 45.902272)
+        (xy 76.130505 45.973539)
+        (xy 76.130499 45.973543)
+        (xy 76.125982 45.976447)
+        (xy 76.122461 45.980509)
+        (xy 76.12246 45.980511)
+        (xy 76.03614 46.080128)
+        (xy 76.036136 46.080133)
+        (xy 76.032618 46.084194)
+        (xy 76.030385 46.089082)
+        (xy 76.030382 46.089088)
+        (xy 75.975626 46.208987)
+        (xy 75.975624 46.208993)
+        (xy 75.973392 46.213881)
+        (xy 75.972627 46.219195)
+        (xy 75.972626 46.219202)
+        (xy 75.954515 46.345174)
+        (xy 75.953102 46.355)
+        (xy 75.953867 46.360321)
+        (xy 75.960765 46.408298)
+        (xy 75.954734 46.450239)
+        (xy 75.926986 46.482262)
+        (xy 75.88633 46.4942)
+        (xy 75.747715 46.4942)
+        (xy 75.742558 46.495714)
+        (xy 75.742552 46.495715)
+        (xy 75.616076 46.532852)
+        (xy 75.616071 46.532854)
+        (xy 75.610919 46.534367)
+        (xy 75.606403 46.537269)
+        (xy 75.606397 46.537272)
+        (xy 75.495505 46.608539)
+        (xy 75.495499 46.608543)
+        (xy 75.490982 46.611447)
+        (xy 75.487461 46.615509)
+        (xy 75.48746 46.615511)
+        (xy 75.40114 46.715128)
+        (xy 75.401136 46.715133)
+        (xy 75.397618 46.719194)
+        (xy 75.395385 46.724082)
+        (xy 75.395382 46.724088)
+        (xy 75.340626 46.843987)
+        (xy 75.340624 46.843993)
+        (xy 75.338392 46.848881)
+        (xy 75.337627 46.854195)
+        (xy 75.337626 46.854202)
+        (xy 75.333893 46.88017)
+        (xy 75.318102 46.99)
+        (xy 75.318867 46.995321)
+        (xy 75.337626 47.125797)
+        (xy 75.337627 47.125802)
+        (xy 75.338392 47.131119)
+        (xy 75.340624 47.136008)
+        (xy 75.340626 47.136012)
+        (xy 75.395382 47.255911)
+        (xy 75.395383 47.255913)
+        (xy 75.397618 47.260806)
+        (xy 75.401138 47.264869)
+        (xy 75.40114 47.264871)
+        (xy 75.482632 47.358917)
+        (xy 75.496259 47.381883)
+        (xy 75.501 47.408163)
+        (xy 75.501 48.326293)
+        (xy 75.489077 48.366927)
+        (xy 75.457088 48.394675)
+        (xy 75.415178 48.400739)
+        (xy 75.386229 48.387562)
+        (xy 75.385018 48.389447)
+        (xy 75.269602 48.315272)
+        (xy 75.269599 48.31527)
+        (xy 75.265081 48.312367)
+        (xy 75.259925 48.310853)
+        (xy 75.259923 48.310852)
+        (xy 75.133447 48.273715)
+        (xy 75.133442 48.273714)
+        (xy 75.128285 48.2722)
+        (xy 74.985715 48.2722)
+        (xy 74.980558 48.273714)
+        (xy 74.980552 48.273715)
+        (xy 74.854076 48.310852)
+        (xy 74.854071 48.310854)
+        (xy 74.848919 48.312367)
+        (xy 74.844403 48.315269)
+        (xy 74.844397 48.315272)
+        (xy 74.733505 48.386539)
+        (xy 74.733499 48.386543)
+        (xy 74.728982 48.389447)
+        (xy 74.725461 48.393509)
+        (xy 74.72546 48.393511)
+        (xy 74.699001 48.424046)
+        (xy 74.673408 48.443205)
+        (xy 74.642169 48.45)
+        (xy 70.393868 48.45)
+        (xy 70.36509 48.444276)
+        (xy 70.340694 48.427974)
+        (xy 69.198004 47.285284)
+        (xy 69.193572 47.280448)
+        (xy 69.172787 47.255678)
+        (xy 69.16856 47.25064)
+        (xy 69.162867 47.247353)
+        (xy 69.162861 47.247348)
+        (xy 69.134866 47.231185)
+        (xy 69.129335 47.227662)
+        (xy 69.122859 47.223128)
+        (xy 69.097466 47.205348)
+        (xy 69.091111 47.203644)
+        (xy 69.08515 47.200865)
+        (xy 69.085153 47.200857)
+        (xy 69.083321 47.200098)
+        (xy 69.083319 47.200107)
+        (xy 69.077136 47.197856)
+        (xy 69.07144 47.194568)
+        (xy 69.064963 47.193426)
+        (xy 69.064961 47.193425)
+        (xy 69.033133 47.187813)
+        (xy 69.026731 47.186394)
+        (xy 68.995498 47.178025)
+        (xy 68.995493 47.178024)
+        (xy 68.989143 47.176323)
+        (xy 68.982591 47.176896)
+        (xy 68.982589 47.176896)
+        (xy 68.950384 47.179714)
+        (xy 68.94383 47.18)
+        (xy 68.359831 47.18)
+        (xy 68.328592 47.173205)
+        (xy 68.302999 47.154046)
+        (xy 68.283132 47.131119)
+        (xy 68.273018 47.119447)
+        (xy 68.268496 47.116541)
+        (xy 68.268494 47.116539)
+        (xy 68.157602 47.045272)
+        (xy 68.157599 47.04527)
+        (xy 68.153081 47.042367)
+        (xy 68.147925 47.040853)
+        (xy 68.147923 47.040852)
+        (xy 68.021447 47.003715)
+        (xy 68.021442 47.003714)
+        (xy 68.016285 47.0022)
+        (xy 67.873715 47.0022)
+        (xy 67.868558 47.003714)
+        (xy 67.868552 47.003715)
+        (xy 67.742076 47.040852)
+        (xy 67.742071 47.040854)
+        (xy 67.736919 47.042367)
+        (xy 67.732403 47.045269)
+        (xy 67.732397 47.045272)
+        (xy 67.621505 47.116539)
+        (xy 67.621499 47.116543)
+        (xy 67.616982 47.119447)
+        (xy 67.613461 47.123509)
+        (xy 67.61346 47.123511)
+        (xy 67.52714 47.223128)
+        (xy 67.527136 47.223133)
+        (xy 67.523618 47.227194)
+        (xy 67.521385 47.232082)
+        (xy 67.521382 47.232088)
+        (xy 67.466626 47.351987)
+        (xy 67.466624 47.351993)
+        (xy 67.464392 47.356881)
+        (xy 67.463627 47.362195)
+        (xy 67.463626 47.362202)
+        (xy 67.444867 47.492679)
+        (xy 67.444102 47.498)
+        (xy 67.12 47.498)
+        (xy 67.12 47.279868)
+        (xy 67.125724 47.25109)
+        (xy 67.142026 47.226694)
+        (xy 67.50572 46.863)
+        (xy 71.635102 46.863)
+        (xy 71.635867 46.868321)
+        (xy 71.654626 46.998797)
+        (xy 71.654627 46.998802)
+        (xy 71.655392 47.004119)
+        (xy 71.657624 47.009008)
+        (xy 71.657626 47.009012)
+        (xy 71.712382 47.128911)
+        (xy 71.712383 47.128913)
+        (xy 71.714618 47.133806)
+        (xy 71.807982 47.241553)
+        (xy 71.812504 47.244459)
+        (xy 71.812505 47.24446)
+        (xy 71.923397 47.315727)
+        (xy 71.927919 47.318633)
+        (xy 72.064715 47.3588)
+        (xy 72.201904 47.3588)
+        (xy 72.207285 47.3588)
+        (xy 72.304463 47.330266)
+        (xy 72.346831 47.330266)
+        (xy 72.382477 47.353174)
+        (xy 72.400079 47.391717)
+        (xy 72.416625 47.506791)
+        (xy 72.416626 47.506797)
+        (xy 72.417392 47.512119)
+        (xy 72.419624 47.517008)
+        (xy 72.419626 47.517012)
+        (xy 72.474382 47.636911)
+        (xy 72.474383 47.636913)
+        (xy 72.476618 47.641806)
+        (xy 72.569982 47.749553)
+        (xy 72.574504 47.752459)
+        (xy 72.574505 47.75246)
+        (xy 72.673374 47.816)
+        (xy 72.689919 47.826633)
+        (xy 72.826715 47.8668)
+        (xy 72.963904 47.8668)
+        (xy 72.969285 47.8668)
+        (xy 73.106081 47.826633)
+        (xy 73.226018 47.749553)
+        (xy 73.319382 47.641806)
+        (xy 73.378608 47.512119)
+        (xy 73.398898 47.371)
+        (xy 73.378608 47.229881)
+        (xy 73.319382 47.100194)
+        (xy 73.271791 47.045272)
+        (xy 73.268271 47.041209)
+        (xy 73.251622 47.007948)
+        (xy 73.252949 46.970777)
+        (xy 73.271927 46.938791)
+        (xy 79.333724 40.876994)
+        (xy 79.338537 40.872583)
+        (xy 79.36836 40.84756)
+        (xy 79.38782 40.813853)
+        (xy 79.391319 40.80836)
+        (xy 79.413652 40.776466)
+        (xy 79.415354 40.77011)
+        (xy 79.418136 40.764147)
+        (xy 79.418145 40.764151)
+        (xy 79.418901 40.762324)
+        (xy 79.418891 40.762321)
+        (xy 79.42114 40.75614)
+        (xy 79.424432 40.75044)
+        (xy 79.431187 40.712121)
+        (xy 79.432605 40.705728)
+        (xy 79.442677 40.668143)
+        (xy 79.439285 40.629383)
+        (xy 79.439 40.62283)
+        (xy 79.439 39.024868)
+        (xy 79.444724 38.99609)
+        (xy 79.461026 38.971694)
+        (xy 80.754693 37.678026)
+        (xy 80.779089 37.661724)
+        (xy 80.807867 37.656)
+        (xy 82.135169 37.656)
+        (xy 82.166408 37.662795)
+        (xy 82.192001 37.681954)
+        (xy 82.205056 37.69702)
+        (xy 82.221982 37.716553)
+        (xy 82.226504 37.719459)
+        (xy 82.226505 37.71946)
+        (xy 82.337397 37.790727)
+        (xy 82.341919 37.793633)
+        (xy 82.478715 37.8338)
+        (xy 82.615904 37.8338)
+        (xy 82.621285 37.8338)
+        (xy 82.758081 37.793633)
+        (xy 82.878018 37.716553)
+        (xy 82.971382 37.608806)
+        (xy 83.030608 37.479119)
+        (xy 83.047065 37.364657)
+        (xy 83.064668 37.326114)
+        (xy 83.100314 37.303206)
+        (xy 83.142686 37.303206)
+        (xy 83.178332 37.326114)
+        (xy 83.195935 37.364658)
+        (xy 83.211626 37.473797)
+        (xy 83.211627 37.473802)
+        (xy 83.212392 37.479119)
+        (xy 83.214624 37.484008)
+        (xy 83.214626 37.484012)
+        (xy 83.269382 37.603911)
+        (xy 83.269383 37.603913)
+        (xy 83.271618 37.608806)
+        (xy 83.275138 37.612869)
+        (xy 83.27514 37.612871)
+        (xy 83.312512 37.656)
+        (xy 83.364982 37.716553)
+        (xy 83.369504 37.719459)
+        (xy 83.369505 37.71946)
+        (xy 83.480397 37.790727)
+        (xy 83.484919 37.793633)
+        (xy 83.621715 37.8338)
+        (xy 83.758904 37.8338)
+        (xy 83.764285 37.8338)
+        (xy 83.901081 37.793633)
+        (xy 84.021018 37.716553)
+        (xy 84.114382 37.608806)
+        (xy 84.173608 37.479119)
+        (xy 84.193898 37.338)
+        (xy 84.173608 37.196881)
+        (xy 84.114382 37.067194)
+        (xy 84.021018 36.959447)
+        (xy 84.016496 36.956541)
+        (xy 84.016494 36.956539)
+        (xy 83.905602 36.885272)
+        (xy 83.905599 36.88527)
+        (xy 83.901081 36.882367)
+        (xy 83.895925 36.880853)
+        (xy 83.895923 36.880852)
+        (xy 83.769447 36.843715)
+        (xy 83.769442 36.843714)
+        (xy 83.764285 36.8422)
+        (xy 83.758904 36.8422)
+        (xy 83.678068 36.8422)
+        (xy 83.64929 36.836476)
+        (xy 83.624894 36.820174)
+        (xy 83.168004 36.363284)
+        (xy 83.163572 36.358448)
+        (xy 83.142787 36.333678)
+        (xy 83.13856 36.32864)
+        (xy 83.132867 36.325353)
+        (xy 83.132861 36.325348)
+        (xy 83.104866 36.309185)
+        (xy 83.099335 36.305662)
+        (xy 83.093844 36.301818)
+        (xy 83.067466 36.283348)
+        (xy 83.061111 36.281644)
+        (xy 83.05515 36.278865)
+        (xy 83.055153 36.278857)
+        (xy 83.053321 36.278098)
+        (xy 83.053319 36.278107)
+        (xy 83.047136 36.275856)
+        (xy 83.04144 36.272568)
+        (xy 83.034963 36.271426)
+        (xy 83.034961 36.271425)
+        (xy 83.003133 36.265813)
+        (xy 82.996731 36.264394)
+        (xy 82.965498 36.256025)
+        (xy 82.965493 36.256024)
+        (xy 82.959143 36.254323)
+        (xy 82.952591 36.254896)
+        (xy 82.952589 36.254896)
+        (xy 82.920384 36.257714)
+        (xy 82.91383 36.258)
+        (xy 80.66217 36.258)
+        (xy 80.655616 36.257714)
+        (xy 80.62341 36.254896)
+        (xy 80.623408 36.254896)
+        (xy 80.616857 36.254323)
+        (xy 80.610507 36.256024)
+        (xy 80.610499 36.256025)
+        (xy 80.579266 36.264394)
+        (xy 80.572865 36.265813)
+        (xy 80.541037 36.271425)
+        (xy 80.541032 36.271426)
+        (xy 80.53456 36.272568)
+        (xy 80.528866 36.275854)
+        (xy 80.522681 36.278106)
+        (xy 80.522678 36.278099)
+        (xy 80.520842 36.27886)
+        (xy 80.520846 36.278867)
+        (xy 80.514888 36.281644)
+        (xy 80.508534 36.283348)
+        (xy 80.503147 36.287119)
+        (xy 80.503142 36.287122)
+        (xy 80.476655 36.305667)
+        (xy 80.471128 36.309189)
+        (xy 80.443133 36.325352)
+        (xy 80.443129 36.325355)
+        (xy 80.43744 36.32864)
+        (xy 80.433215 36.333673)
+        (xy 80.433211 36.333678)
+        (xy 80.412421 36.358454)
+        (xy 80.40799 36.363288)
+        (xy 78.400288 38.37099)
+        (xy 78.395454 38.375421)
+        (xy 78.370678 38.396211)
+        (xy 78.370673 38.396215)
+        (xy 78.36564 38.40044)
+        (xy 78.362355 38.406129)
+        (xy 78.362352 38.406133)
+        (xy 78.346189 38.434128)
+        (xy 78.342667 38.439655)
+        (xy 78.324122 38.466142)
+        (xy 78.324119 38.466147)
+        (xy 78.320348 38.471534)
+        (xy 78.318644 38.477888)
+        (xy 78.315867 38.483846)
+        (xy 78.31586 38.483842)
+        (xy 78.315099 38.485678)
+        (xy 78.315106 38.485681)
+        (xy 78.312854 38.491866)
+        (xy 78.309568 38.49756)
+        (xy 78.308426 38.504032)
+        (xy 78.308425 38.504037)
+        (xy 78.302813 38.535865)
+        (xy 78.301394 38.542266)
+        (xy 78.293025 38.573499)
+        (xy 78.293024 38.573507)
+        (xy 78.291323 38.579857)
+        (xy 78.291896 38.586408)
+        (xy 78.291896 38.58641)
+        (xy 78.294714 38.618616)
+        (xy 78.295 38.62517)
+        (xy 78.295 40.223132)
+        (xy 78.289276 40.25191)
+        (xy 78.272974 40.276306)
+        (xy 72.204106 46.345174)
+        (xy 72.17971 46.361476)
+        (xy 72.150932 46.3672)
+        (xy 72.064715 46.3672)
+        (xy 72.059558 46.368714)
+        (xy 72.059552 46.368715)
+        (xy 71.933076 46.405852)
+        (xy 71.933071 46.405854)
+        (xy 71.927919 46.407367)
+        (xy 71.923403 46.410269)
+        (xy 71.923397 46.410272)
+        (xy 71.812505 46.481539)
+        (xy 71.812499 46.481543)
+        (xy 71.807982 46.484447)
+        (xy 71.804461 46.488509)
+        (xy 71.80446 46.488511)
+        (xy 71.71814 46.588128)
+        (xy 71.718136 46.588133)
+        (xy 71.714618 46.592194)
+        (xy 71.712385 46.597082)
+        (xy 71.712382 46.597088)
+        (xy 71.657626 46.716987)
+        (xy 71.657624 46.716993)
+        (xy 71.655392 46.721881)
+        (xy 71.654627 46.727195)
+        (xy 71.654626 46.727202)
+        (xy 71.639148 46.834857)
+        (xy 71.635102 46.863)
+        (xy 67.50572 46.863)
+        (xy 68.089868 46.278852)
+        (xy 70.951724 43.416994)
+        (xy 70.956537 43.412583)
+        (xy 70.98636 43.38756)
+        (xy 71.00582 43.353853)
+        (xy 71.009319 43.34836)
+        (xy 71.031652 43.316466)
+        (xy 71.033354 43.31011)
+        (xy 71.036136 43.304147)
+        (xy 71.036145 43.304151)
+        (xy 71.036901 43.302324)
+        (xy 71.036891 43.302321)
+        (xy 71.03914 43.29614)
+        (xy 71.042432 43.29044)
+        (xy 71.049187 43.252121)
+        (xy 71.050605 43.245728)
+        (xy 71.060677 43.208143)
+        (xy 71.057286 43.169379)
+        (xy 71.057 43.162826)
+        (xy 71.057 41.818868)
+        (xy 71.062724 41.79009)
+        (xy 71.079026 41.765694)
+        (xy 71.721948 41.122772)
+        (xy 73.872724 38.971994)
+        (xy 73.877537 38.967583)
+        (xy 73.90736 38.94256)
+        (xy 73.92682 38.908853)
+        (xy 73.930319 38.90336)
+        (xy 73.952652 38.871466)
+        (xy 73.954354 38.86511)
+        (xy 73.957136 38.859147)
+        (xy 73.957145 38.859151)
+        (xy 73.957901 38.857324)
+        (xy 73.957891 38.857321)
+        (xy 73.96014 38.85114)
+        (xy 73.963432 38.84544)
+        (xy 73.970187 38.807121)
+        (xy 73.971605 38.800728)
+        (xy 73.981677 38.763143)
+        (xy 73.978286 38.724379)
+        (xy 73.978 38.717826)
+        (xy 73.978 36.484868)
+        (xy 73.983724 36.45609)
+        (xy 74.000026 36.431694)
+        (xy 74.785694 35.646026)
+        (xy 74.81009 35.629724)
+        (xy 74.838868 35.624)
+        (xy 77.32583 35.624)
+        (xy 77.332383 35.624285)
+        (xy 77.371143 35.627677)
+        (xy 77.408728 35.617605)
+        (xy 77.415121 35.616187)
+        (xy 77.45344 35.609432)
+        (xy 77.45914 35.60614)
+        (xy 77.465321 35.603891)
+        (xy 77.465324 35.603901)
+        (xy 77.467151 35.603145)
+        (xy 77.467147 35.603136)
+        (xy 77.47311 35.600354)
+        (xy 77.479466 35.598652)
+        (xy 77.51136 35.576319)
+        (xy 77.516853 35.57282)
+        (xy 77.55056 35.55336)
+        (xy 77.575583 35.523537)
+        (xy 77.579994 35.518724)
+        (xy 78.798893 34.299826)
+        (xy 78.823289 34.283524)
+        (xy 78.852067 34.2778)
+        (xy 78.932904 34.2778)
+        (xy 78.938285 34.2778)
+        (xy 79.075081 34.237633)
+        (xy 79.195018 34.160553)
+        (xy 79.224999 34.125954)
+        (xy 79.250592 34.106795)
+        (xy 79.281831 34.1)
+        (xy 81.00883 34.1)
+        (xy 81.015383 34.100285)
+        (xy 81.054143 34.103677)
+        (xy 81.091728 34.093605)
+        (xy 81.098121 34.092187)
+        (xy 81.13644 34.085432)
+        (xy 81.14214 34.08214)
+        (xy 81.148321 34.079891)
+        (xy 81.148324 34.079901)
+        (xy 81.150151 34.079145)
+        (xy 81.150147 34.079136)
+        (xy 81.15611 34.076354)
+        (xy 81.162466 34.074652)
+        (xy 81.19436 34.052319)
+        (xy 81.199853 34.04882)
+        (xy 81.23356 34.02936)
+        (xy 81.258583 33.999537)
+        (xy 81.262994 33.994724)
+        (xy 85.072693 30.185026)
+        (xy 85.09709 30.168724)
+        (xy 85.125868 30.163)
+        (xy 85.507345 30.163)
+        (xy 85.548001 30.174938)
+        (xy 85.575748 30.20696)
+        (xy 85.582014 30.220679)
+        (xy 85.618882 30.301411)
+        (xy 85.618883 30.301413)
+        (xy 85.621118 30.306306)
+        (xy 85.714482 30.414053)
+        (xy 85.834419 30.491133)
+        (xy 85.971215 30.5313)
+        (xy 86.108404 30.5313)
+        (xy 86.113785 30.5313)
+        (xy 86.250581 30.491133)
+        (xy 86.370518 30.414053)
+        (xy 86.463882 30.306306)
+        (xy 86.523108 30.176619)
+        (xy 86.543398 30.0355)
+        (xy 86.523108 29.894381)
+        (xy 86.463882 29.764694)
+        (xy 86.464862 29.764246)
+        (xy 86.455042 29.732886)
+        (xy 86.464192 29.694161)
+        (xy 86.491821 29.665527)
+        (xy 86.530194 29.655)
+        (xy 88.75583 29.655)
+        (xy 88.762383 29.655285)
+        (xy 88.801143 29.658677)
+        (xy 88.838728 29.648605)
+        (xy 88.845121 29.647187)
+        (xy 88.88344 29.640432)
+        (xy 88.88914 29.63714)
+        (xy 88.895321 29.634891)
+        (xy 88.895324 29.634901)
+        (xy 88.897151 29.634145)
+        (xy 88.897147 29.634136)
+        (xy 88.90311 29.631354)
+        (xy 88.909466 29.629652)
+        (xy 88.94136 29.607319)
+        (xy 88.946853 29.60382)
+        (xy 88.98056 29.58436)
+        (xy 89.005583 29.554537)
+        (xy 89.009994 29.549724)
+        (xy 89.556724 29.002994)
+        (xy 89.561537 28.998583)
+        (xy 89.59136 28.97356)
+        (xy 89.61082 28.939853)
+        (xy 89.614319 28.93436)
+        (xy 89.636652 28.902466)
+        (xy 89.638354 28.89611)
+        (xy 89.641136 28.890147)
+        (xy 89.641145 28.890151)
+        (xy 89.641901 28.888324)
+        (xy 89.641891 28.888321)
+        (xy 89.64414 28.88214)
+        (xy 89.647432 28.87644)
+        (xy 89.654187 28.838121)
+        (xy 89.655605 28.831728)
+        (xy 89.665677 28.794143)
+        (xy 89.662285 28.755383)
+        (xy 89.662 28.74883)
+        (xy 89.662 28.414208)
+        (xy 89.674132 28.373251)
+        (xy 89.706614 28.345509)
+        (xy 89.775787 28.314711)
+        (xy 89.775787 28.31471)
+        (xy 89.779385 28.313109)
+        (xy 89.926659 28.206108)
+        (xy 90.048468 28.070826)
+        (xy 90.139488 27.913174)
+        (xy 90.195742 27.740043)
+        (xy 90.21477 27.559)
+        (xy 90.195742 27.377957)
+        (xy 90.146833 27.227432)
+        (xy 90.140706 27.208574)
+        (xy 90.140705 27.208572)
+        (xy 90.139488 27.204826)
+        (xy 90.048468 27.047174)
+        (xy 89.926659 26.911892)
+        (xy 89.779385 26.804891)
+        (xy 89.775791 26.803291)
+        (xy 89.775788 26.803289)
+        (xy 89.61668 26.73245)
+        (xy 89.616676 26.732448)
+        (xy 89.613083 26.730849)
+        (xy 89.609232 26.73003)
+        (xy 89.609231 26.73003)
+        (xy 89.43887 26.693818)
+        (xy 89.438866 26.693817)
+        (xy 89.43502 26.693)
+        (xy 89.25298 26.693)
+        (xy 89.249134 26.693817)
+        (xy 89.249129 26.693818)
+        (xy 89.078768 26.73003)
+        (xy 89.078764 26.730031)
+        (xy 89.074917 26.730849)
+        (xy 89.071326 26.732447)
+        (xy 89.071319 26.73245)
+        (xy 88.912211 26.803289)
+        (xy 88.912203 26.803293)
+        (xy 88.908615 26.804891)
+        (xy 88.905431 26.807204)
+        (xy 88.905428 26.807206)
+        (xy 88.764531 26.909574)
+        (xy 88.761341 26.911892)
+        (xy 88.758706 26.914817)
+        (xy 88.758703 26.914821)
+        (xy 88.642171 27.044242)
+        (xy 88.642166 27.044247)
+        (xy 88.639532 27.047174)
+        (xy 88.637562 27.050584)
+        (xy 88.637559 27.05059)
+        (xy 88.550482 27.201413)
+        (xy 88.548512 27.204826)
+        (xy 88.547297 27.208564)
+        (xy 88.547293 27.208574)
+        (xy 88.493475 27.374209)
+        (xy 88.493473 27.374216)
+        (xy 88.492258 27.377957)
+        (xy 88.491846 27.381871)
+        (xy 88.491846 27.381874)
+        (xy 88.481697 27.47844)
+        (xy 88.47323 27.559)
+        (xy 88.473642 27.56292)
+        (xy 88.491834 27.736015)
+        (xy 88.492258 27.740043)
+        (xy 88.493474 27.743785)
+        (xy 88.493475 27.74379)
+        (xy 88.547293 27.909425)
+        (xy 88.547296 27.909432)
+        (xy 88.548512 27.913174)
+        (xy 88.550482 27.916586)
+        (xy 88.604457 28.010075)
+        (xy 88.639532 28.070826)
+        (xy 88.761341 28.206108)
+        (xy 88.908615 28.313109)
+        (xy 88.912208 28.314708)
+        (xy 88.912212 28.314711)
+        (xy 88.981386 28.345509)
+        (xy 89.013868 28.373251)
+        (xy 89.026 28.414208)
+        (xy 89.026 28.603132)
+        (xy 89.020276 28.63191)
+        (xy 89.003974 28.656306)
+        (xy 88.663306 28.996974)
+        (xy 88.63891 29.013276)
+        (xy 88.610132 29.019)
+        (xy 84.66267 29.019)
+        (xy 84.656116 29.018714)
+        (xy 84.62391 29.015896)
+        (xy 84.623908 29.015896)
+        (xy 84.617357 29.015323)
+        (xy 84.611007 29.017024)
+        (xy 84.611 29.017025)
+        (xy 84.579771 29.025393)
+        (xy 84.57337 29.026812)
+        (xy 84.541538 29.032425)
+        (xy 84.541534 29.032426)
+        (xy 84.53506 29.033568)
+        (xy 84.529364 29.036856)
+        (xy 84.52318 29.039107)
+        (xy 84.523177 29.0391)
+        (xy 84.521346 29.039858)
+        (xy 84.52135 29.039865)
+        (xy 84.515382 29.042647)
+        (xy 84.509034 29.044349)
+        (xy 84.503652 29.048116)
+        (xy 84.503648 29.048119)
+        (xy 84.47717 29.066659)
+        (xy 84.471641 29.070181)
+        (xy 84.443636 29.08635)
+        (xy 84.44363 29.086354)
+        (xy 84.43794 29.08964)
+        (xy 84.433713 29.094676)
+        (xy 84.433712 29.094678)
+        (xy 84.412916 29.11946)
+        (xy 84.408485 29.124294)
+        (xy 83.790374 29.742406)
+        (xy 83.751871 29.762987)
+        (xy 83.708422 29.758708)
+        (xy 83.674673 29.731011)
+        (xy 83.662 29.689232)
+        (xy 83.662 28.5002)
+        (xy 83.672075 28.4626)
+        (xy 83.6996 28.435075)
+        (xy 83.7372 28.425)
+        (xy 84.034116 28.425)
+        (xy 84.037812 28.425)
+        (xy 84.093525 28.413918)
+        (xy 84.156703 28.371703)
+        (xy 84.198918 28.308525)
+        (xy 84.21 28.252812)
+        (xy 84.21 27.559)
+        (xy 84.47323 27.559)
+        (xy 84.473642 27.56292)
+        (xy 84.491834 27.736015)
+        (xy 84.492258 27.740043)
+        (xy 84.493474 27.743785)
+        (xy 84.493475 27.74379)
+        (xy 84.547293 27.909425)
+        (xy 84.547296 27.909432)
+        (xy 84.548512 27.913174)
+        (xy 84.550482 27.916586)
+        (xy 84.604457 28.010075)
+        (xy 84.639532 28.070826)
+        (xy 84.761341 28.206108)
+        (xy 84.908615 28.313109)
+        (xy 85.074917 28.387151)
+        (xy 85.25298 28.425)
+        (xy 85.431082 28.425)
+        (xy 85.43502 28.425)
+        (xy 85.613083 28.387151)
+        (xy 85.779385 28.313109)
+        (xy 85.926659 28.206108)
+        (xy 86.048468 28.070826)
+        (xy 86.139488 27.913174)
+        (xy 86.195742 27.740043)
+        (xy 86.200318 27.696509)
+        (xy 86.488185 27.696509)
+        (xy 86.492337 27.736015)
+        (xy 86.493969 27.743691)
+        (xy 86.547755 27.909223)
+        (xy 86.550941 27.916379)
+        (xy 86.637966 28.067113)
+        (xy 86.642578 28.073461)
+        (xy 86.759042 28.202806)
+        (xy 86.764863 28.208048)
+        (xy 86.905683 28.31036)
+        (xy 86.912458 28.314272)
+        (xy 87.071474 28.38507)
+        (xy 87.078926 28.387492)
+        (xy 87.206006 28.414504)
+        (xy 87.214506 28.41376)
+        (xy 87.217 28.405603)
+        (xy 87.471 28.405603)
+        (xy 87.473493 28.41376)
+        (xy 87.481993 28.414504)
+        (xy 87.609073 28.387492)
+        (xy 87.616525 28.38507)
+        (xy 87.775541 28.314272)
+        (xy 87.782316 28.31036)
+        (xy 87.923136 28.208048)
+        (xy 87.928957 28.202806)
+        (xy 88.045421 28.073461)
+        (xy 88.050033 28.067113)
+        (xy 88.137058 27.916379)
+        (xy 88.140244 27.909223)
+        (xy 88.19403 27.743691)
+        (xy 88.195662 27.736015)
+        (xy 88.199814 27.696509)
+        (xy 88.198366 27.688298)
+        (xy 88.19035 27.686)
+        (xy 87.480902 27.686)
+        (xy 87.473092 27.688092)
+        (xy 87.471 27.695902)
+        (xy 87.471 28.405603)
+        (xy 87.217 28.405603)
+        (xy 87.217 27.695902)
+        (xy 87.214907 27.688092)
+        (xy 87.207098 27.686)
+        (xy 86.49765 27.686)
+        (xy 86.489633 27.688298)
+        (xy 86.488185 27.696509)
+        (xy 86.200318 27.696509)
+        (xy 86.21477 27.559)
+        (xy 86.200317 27.42149)
+        (xy 86.488185 27.42149)
+        (xy 86.489633 27.429701)
+        (xy 86.49765 27.432)
+        (xy 87.207098 27.432)
+        (xy 87.214907 27.429907)
+        (xy 87.217 27.422098)
+        (xy 87.471 27.422098)
+        (xy 87.473092 27.429907)
+        (xy 87.480902 27.432)
+        (xy 88.19035 27.432)
+        (xy 88.198366 27.429701)
+        (xy 88.199814 27.42149)
+        (xy 88.195662 27.381984)
+        (xy 88.19403 27.374308)
+        (xy 88.140244 27.208776)
+        (xy 88.137058 27.20162)
+        (xy 88.050033 27.050886)
+        (xy 88.045421 27.044538)
+        (xy 87.928957 26.915193)
+        (xy 87.923136 26.909951)
+        (xy 87.782316 26.807639)
+        (xy 87.775541 26.803727)
+        (xy 87.616525 26.732929)
+        (xy 87.609073 26.730507)
+        (xy 87.481993 26.703495)
+        (xy 87.473493 26.704239)
+        (xy 87.471 26.712397)
+        (xy 87.471 27.422098)
+        (xy 87.217 27.422098)
+        (xy 87.217 26.712397)
+        (xy 87.214506 26.704239)
+        (xy 87.206006 26.703495)
+        (xy 87.078926 26.730507)
+        (xy 87.071474 26.732928)
+        (xy 86.912461 26.803726)
+        (xy 86.90568 26.807642)
+        (xy 86.764868 26.909948)
+        (xy 86.75904 26.915195)
+        (xy 86.642578 27.044538)
+        (xy 86.637966 27.050886)
+        (xy 86.550941 27.20162)
+        (xy 86.547755 27.208776)
+        (xy 86.493969 27.374308)
+        (xy 86.492337 27.381984)
+        (xy 86.488185 27.42149)
+        (xy 86.200317 27.42149)
+        (xy 86.195742 27.377957)
+        (xy 86.146833 27.227432)
+        (xy 86.140706 27.208574)
+        (xy 86.140705 27.208572)
+        (xy 86.139488 27.204826)
+        (xy 86.048468 27.047174)
+        (xy 85.926659 26.911892)
+        (xy 85.779385 26.804891)
+        (xy 85.775791 26.803291)
+        (xy 85.775788 26.803289)
+        (xy 85.61668 26.73245)
+        (xy 85.616676 26.732448)
+        (xy 85.613083 26.730849)
+        (xy 85.609232 26.73003)
+        (xy 85.609231 26.73003)
+        (xy 85.43887 26.693818)
+        (xy 85.438866 26.693817)
+        (xy 85.43502 26.693)
+        (xy 85.25298 26.693)
+        (xy 85.249134 26.693817)
+        (xy 85.249129 26.693818)
+        (xy 85.078768 26.73003)
+        (xy 85.078764 26.730031)
+        (xy 85.074917 26.730849)
+        (xy 85.071326 26.732447)
+        (xy 85.071319 26.73245)
+        (xy 84.912211 26.803289)
+        (xy 84.912203 26.803293)
+        (xy 84.908615 26.804891)
+        (xy 84.905431 26.807204)
+        (xy 84.905428 26.807206)
+        (xy 84.764531 26.909574)
+        (xy 84.761341 26.911892)
+        (xy 84.758706 26.914817)
+        (xy 84.758703 26.914821)
+        (xy 84.642171 27.044242)
+        (xy 84.642166 27.044247)
+        (xy 84.639532 27.047174)
+        (xy 84.637562 27.050584)
+        (xy 84.637559 27.05059)
+        (xy 84.550482 27.201413)
+        (xy 84.548512 27.204826)
+        (xy 84.547297 27.208564)
+        (xy 84.547293 27.208574)
+        (xy 84.493475 27.374209)
+        (xy 84.493473 27.374216)
+        (xy 84.492258 27.377957)
+        (xy 84.491846 27.381871)
+        (xy 84.491846 27.381874)
+        (xy 84.481697 27.47844)
+        (xy 84.47323 27.559)
+        (xy 84.21 27.559)
+        (xy 84.21 26.865188)
+        (xy 84.198918 26.809475)
+        (xy 84.156703 26.746297)
+        (xy 84.150545 26.742182)
+        (xy 84.099683 26.708196)
+        (xy 84.09968 26.708194)
+        (xy 84.093525 26.704082)
+        (xy 84.086261 26.702637)
+        (xy 84.041924 26.693818)
+        (xy 84.037812 26.693)
+        (xy 84.034116 26.693)
+        (xy 83.8642 26.693)
+        (xy 83.8266 26.682925)
+        (xy 83.799075 26.6554)
+        (xy 83.789 26.6178)
+        (xy 83.789 25.3252)
+        (xy 83.799075 25.2876)
+        (xy 83.8266 25.260075)
+        (xy 83.8642 25.25)
+        (xy 84.034116 25.25)
+        (xy 84.037812 25.25)
+        (xy 84.093525 25.238918)
+        (xy 84.156703 25.196703)
+        (xy 84.198918 25.133525)
+        (xy 84.21 25.077812)
+        (xy 84.21 24.384)
+        (xy 84.47323 24.384)
+        (xy 84.473642 24.38792)
+        (xy 84.491834 24.561015)
+        (xy 84.492258 24.565043)
+        (xy 84.493474 24.568785)
+        (xy 84.493475 24.56879)
+        (xy 84.547293 24.734425)
+        (xy 84.547296 24.734432)
+        (xy 84.548512 24.738174)
+        (xy 84.639532 24.895826)
+        (xy 84.761341 25.031108)
+        (xy 84.908615 25.138109)
+        (xy 85.074917 25.212151)
+        (xy 85.25298 25.25)
+        (xy 85.431082 25.25)
+        (xy 85.43502 25.25)
+        (xy 85.613083 25.212151)
+        (xy 85.779385 25.138109)
+        (xy 85.926659 25.031108)
+        (xy 86.048468 24.895826)
+        (xy 86.139488 24.738174)
+        (xy 86.195742 24.565043)
+        (xy 86.200318 24.521509)
+        (xy 86.488185 24.521509)
+        (xy 86.492337 24.561015)
+        (xy 86.493969 24.568691)
+        (xy 86.547755 24.734223)
+        (xy 86.550941 24.741379)
+        (xy 86.637966 24.892113)
+        (xy 86.642578 24.898461)
+        (xy 86.759042 25.027806)
+        (xy 86.764863 25.033048)
+        (xy 86.905683 25.13536)
+        (xy 86.912458 25.139272)
+        (xy 87.071474 25.21007)
+        (xy 87.078926 25.212492)
+        (xy 87.206006 25.239504)
+        (xy 87.214506 25.23876)
+        (xy 87.217 25.230603)
+        (xy 87.471 25.230603)
+        (xy 87.473493 25.23876)
+        (xy 87.481993 25.239504)
+        (xy 87.609073 25.212492)
+        (xy 87.616525 25.21007)
+        (xy 87.775541 25.139272)
+        (xy 87.782316 25.13536)
+        (xy 87.923136 25.033048)
+        (xy 87.928957 25.027806)
+        (xy 88.045421 24.898461)
+        (xy 88.050033 24.892113)
+        (xy 88.137058 24.741379)
+        (xy 88.140244 24.734223)
+        (xy 88.19403 24.568691)
+        (xy 88.195662 24.561015)
+        (xy 88.199814 24.521509)
+        (xy 88.198366 24.513298)
+        (xy 88.19035 24.511)
+        (xy 87.480902 24.511)
+        (xy 87.473092 24.513092)
+        (xy 87.471 24.520902)
+        (xy 87.471 25.230603)
+        (xy 87.217 25.230603)
+        (xy 87.217 24.520902)
+        (xy 87.214907 24.513092)
+        (xy 87.207098 24.511)
+        (xy 86.49765 24.511)
+        (xy 86.489633 24.513298)
+        (xy 86.488185 24.521509)
+        (xy 86.200318 24.521509)
+        (xy 86.21477 24.384)
+        (xy 88.47323 24.384)
+        (xy 88.473642 24.38792)
+        (xy 88.491834 24.561015)
+        (xy 88.492258 24.565043)
+        (xy 88.493474 24.568785)
+        (xy 88.493475 24.56879)
+        (xy 88.547293 24.734425)
+        (xy 88.547296 24.734432)
+        (xy 88.548512 24.738174)
+        (xy 88.639532 24.895826)
+        (xy 88.761341 25.031108)
+        (xy 88.908615 25.138109)
+        (xy 89.074917 25.212151)
+        (xy 89.25298 25.25)
+        (xy 89.431082 25.25)
+        (xy 89.43502 25.25)
+        (xy 89.613083 25.212151)
+        (xy 89.779385 25.138109)
+        (xy 89.926659 25.031108)
+        (xy 90.048468 24.895826)
+        (xy 90.139488 24.738174)
+        (xy 90.195742 24.565043)
+        (xy 90.21477 24.384)
+        (xy 90.195742 24.202957)
+        (xy 90.167614 24.116391)
+        (xy 90.140706 24.033574)
+        (xy 90.140705 24.033572)
+        (xy 90.139488 24.029826)
+        (xy 90.048468 23.872174)
+        (xy 89.926659 23.736892)
+        (xy 89.779385 23.629891)
+        (xy 89.775791 23.628291)
+        (xy 89.775788 23.628289)
+        (xy 89.61668 23.55745)
+        (xy 89.616676 23.557448)
+        (xy 89.613083 23.555849)
+        (xy 89.609232 23.55503)
+        (xy 89.609231 23.55503)
+        (xy 89.43887 23.518818)
+        (xy 89.438866 23.518817)
+        (xy 89.43502 23.518)
+        (xy 89.25298 23.518)
+        (xy 89.249134 23.518817)
+        (xy 89.249129 23.518818)
+        (xy 89.078768 23.55503)
+        (xy 89.078764 23.555031)
+        (xy 89.074917 23.555849)
+        (xy 89.071326 23.557447)
+        (xy 89.071319 23.55745)
+        (xy 88.912211 23.628289)
+        (xy 88.912203 23.628293)
+        (xy 88.908615 23.629891)
+        (xy 88.905431 23.632204)
+        (xy 88.905428 23.632206)
+        (xy 88.825623 23.690188)
+        (xy 88.761341 23.736892)
+        (xy 88.758706 23.739817)
+        (xy 88.758703 23.739821)
+        (xy 88.642171 23.869242)
+        (xy 88.642166 23.869247)
+        (xy 88.639532 23.872174)
+        (xy 88.637562 23.875584)
+        (xy 88.637559 23.87559)
+        (xy 88.550482 24.026413)
+        (xy 88.548512 24.029826)
+        (xy 88.547297 24.033564)
+        (xy 88.547293 24.033574)
+        (xy 88.493475 24.199209)
+        (xy 88.493473 24.199216)
+        (xy 88.492258 24.202957)
+        (xy 88.491846 24.206871)
+        (xy 88.491846 24.206874)
+        (xy 88.486798 24.254907)
+        (xy 88.47323 24.384)
+        (xy 86.21477 24.384)
+        (xy 86.200317 24.24649)
+        (xy 86.488185 24.24649)
+        (xy 86.489633 24.254701)
+        (xy 86.49765 24.257)
+        (xy 87.207098 24.257)
+        (xy 87.214907 24.254907)
+        (xy 87.217 24.247098)
+        (xy 87.471 24.247098)
+        (xy 87.473092 24.254907)
+        (xy 87.480902 24.257)
+        (xy 88.19035 24.257)
+        (xy 88.198366 24.254701)
+        (xy 88.199814 24.24649)
+        (xy 88.195662 24.206984)
+        (xy 88.19403 24.199308)
+        (xy 88.140244 24.033776)
+        (xy 88.137058 24.02662)
+        (xy 88.050033 23.875886)
+        (xy 88.045421 23.869538)
+        (xy 87.928957 23.740193)
+        (xy 87.923136 23.734951)
+        (xy 87.782316 23.632639)
+        (xy 87.775541 23.628727)
+        (xy 87.616525 23.557929)
+        (xy 87.609073 23.555507)
+        (xy 87.481993 23.528495)
+        (xy 87.473493 23.529239)
+        (xy 87.471 23.537397)
+        (xy 87.471 24.247098)
+        (xy 87.217 24.247098)
+        (xy 87.217 23.537397)
+        (xy 87.214506 23.529239)
+        (xy 87.206006 23.528495)
+        (xy 87.078926 23.555507)
+        (xy 87.071474 23.557928)
+        (xy 86.912461 23.628726)
+        (xy 86.90568 23.632642)
+        (xy 86.764868 23.734948)
+        (xy 86.75904 23.740195)
+        (xy 86.642578 23.869538)
+        (xy 86.637966 23.875886)
+        (xy 86.550941 24.02662)
+        (xy 86.547755 24.033776)
+        (xy 86.493969 24.199308)
+        (xy 86.492337 24.206984)
+        (xy 86.488185 24.24649)
+        (xy 86.200317 24.24649)
+        (xy 86.195742 24.202957)
+        (xy 86.167614 24.116391)
+        (xy 86.140706 24.033574)
+        (xy 86.140705 24.033572)
+        (xy 86.139488 24.029826)
+        (xy 86.048468 23.872174)
+        (xy 85.926659 23.736892)
+        (xy 85.779385 23.629891)
+        (xy 85.775791 23.628291)
+        (xy 85.775788 23.628289)
+        (xy 85.61668 23.55745)
+        (xy 85.616676 23.557448)
+        (xy 85.613083 23.555849)
+        (xy 85.609232 23.55503)
+        (xy 85.609231 23.55503)
+        (xy 85.43887 23.518818)
+        (xy 85.438866 23.518817)
+        (xy 85.43502 23.518)
+        (xy 85.25298 23.518)
+        (xy 85.249134 23.518817)
+        (xy 85.249129 23.518818)
+        (xy 85.078768 23.55503)
+        (xy 85.078764 23.555031)
+        (xy 85.074917 23.555849)
+        (xy 85.071326 23.557447)
+        (xy 85.071319 23.55745)
+        (xy 84.912211 23.628289)
+        (xy 84.912203 23.628293)
+        (xy 84.908615 23.629891)
+        (xy 84.905431 23.632204)
+        (xy 84.905428 23.632206)
+        (xy 84.825623 23.690188)
+        (xy 84.761341 23.736892)
+        (xy 84.758706 23.739817)
+        (xy 84.758703 23.739821)
+        (xy 84.642171 23.869242)
+        (xy 84.642166 23.869247)
+        (xy 84.639532 23.872174)
+        (xy 84.637562 23.875584)
+        (xy 84.637559 23.87559)
+        (xy 84.550482 24.026413)
+        (xy 84.548512 24.029826)
+        (xy 84.547297 24.033564)
+        (xy 84.547293 24.033574)
+        (xy 84.493475 24.199209)
+        (xy 84.493473 24.199216)
+        (xy 84.492258 24.202957)
+        (xy 84.491846 24.206871)
+        (xy 84.491846 24.206874)
+        (xy 84.486798 24.254907)
+        (xy 84.47323 24.384)
+        (xy 84.21 24.384)
+        (xy 84.21 23.690188)
+        (xy 84.198918 23.634475)
+        (xy 84.156703 23.571297)
+        (xy 84.136697 23.557929)
+        (xy 84.099683 23.533196)
+        (xy 84.09968 23.533194)
+        (xy 84.093525 23.529082)
+        (xy 84.086261 23.527637)
+        (xy 84.041924 23.518818)
+        (xy 84.037812 23.518)
+        (xy 82.650188 23.518)
+        (xy 82.646563 23.51872)
+        (xy 82.646563 23.518721)
+        (xy 82.601738 23.527637)
+        (xy 82.601736 23.527637)
+        (xy 82.594475 23.529082)
+        (xy 82.588321 23.533193)
+        (xy 82.588316 23.533196)
+        (xy 82.537454 23.567182)
+        (xy 82.537451 23.567184)
+        (xy 82.531297 23.571297)
+        (xy 82.527184 23.577451)
+        (xy 82.527182 23.577454)
+        (xy 82.493196 23.628316)
+        (xy 82.493193 23.628321)
+        (xy 82.489082 23.634475)
+        (xy 82.478 23.690188)
+        (xy 82.478 25.077812)
+        (xy 82.489082 25.133525)
+        (xy 82.493194 25.13968)
+        (xy 82.493196 25.139683)
+        (xy 82.527182 25.190545)
+        (xy 82.531297 25.196703)
+        (xy 82.537454 25.200817)
+        (xy 82.588316 25.234803)
+        (xy 82.588317 25.234803)
+        (xy 82.594475 25.238918)
+        (xy 82.650188 25.25)
+        (xy 82.8238 25.25)
+        (xy 82.8614 25.260075)
+        (xy 82.888925 25.2876)
+        (xy 82.899 25.3252)
+        (xy 82.899 26.6178)
+        (xy 82.888925 26.6554)
+        (xy 82.8614 26.682925)
+        (xy 82.8238 26.693)
+        (xy 82.650188 26.693)
+        (xy 82.646563 26.69372)
+        (xy 82.646563 26.693721)
+        (xy 82.601738 26.702637)
+        (xy 82.601736 26.702637)
+        (xy 82.594475 26.704082)
+        (xy 82.588321 26.708193)
+        (xy 82.588316 26.708196)
+        (xy 82.537454 26.742182)
+        (xy 82.537451 26.742184)
+        (xy 82.531297 26.746297)
+        (xy 82.527184 26.752451)
+        (xy 82.527182 26.752454)
+        (xy 82.493196 26.803316)
+        (xy 82.493193 26.803321)
+        (xy 82.489082 26.809475)
+        (xy 82.478 26.865188)
+        (xy 82.478 28.252812)
+        (xy 82.489082 28.308525)
+        (xy 82.493194 28.31468)
+        (xy 82.493196 28.314683)
+        (xy 82.527182 28.365545)
+        (xy 82.531297 28.371703)
+        (xy 82.537454 28.375817)
+        (xy 82.588316 28.409803)
+        (xy 82.588317 28.409803)
+        (xy 82.594475 28.413918)
+        (xy 82.650188 28.425)
+        (xy 82.9508 28.425)
+        (xy 82.9884 28.435075)
+        (xy 83.015925 28.4626)
+        (xy 83.026 28.5002)
+        (xy 83.026 29.650132)
+        (xy 83.020276 29.67891)
+        (xy 83.003974 29.703306)
+        (xy 80.916306 31.790974)
+        (xy 80.89191 31.807276)
+        (xy 80.863132 31.813)
+        (xy 78.12217 31.813)
+        (xy 78.115616 31.812714)
+        (xy 78.08341 31.809896)
+        (xy 78.083408 31.809896)
+        (xy 78.076857 31.809323)
+        (xy 78.070507 31.811024)
+        (xy 78.070499 31.811025)
+        (xy 78.039266 31.819394)
+        (xy 78.032865 31.820813)
+        (xy 78.001037 31.826425)
+        (xy 78.001032 31.826426)
+        (xy 77.99456 31.827568)
+        (xy 77.988866 31.830854)
+        (xy 77.982681 31.833106)
+        (xy 77.982678 31.833099)
+        (xy 77.980842 31.83386)
+        (xy 77.980846 31.833867)
+        (xy 77.974888 31.836644)
+        (xy 77.968534 31.838348)
+        (xy 77.963147 31.842119)
+        (xy 77.963142 31.842122)
+        (xy 77.936655 31.860667)
+        (xy 77.931128 31.864189)
+        (xy 77.903133 31.880352)
+        (xy 77.903129 31.880355)
+        (xy 77.89744 31.88364)
+        (xy 77.893215 31.888673)
+        (xy 77.893211 31.888678)
+        (xy 77.872421 31.913454)
+        (xy 77.86799 31.918288)
+        (xy 75.963306 33.822974)
+        (xy 75.93891 33.839276)
+        (xy 75.910132 33.845)
+        (xy 73.145265 33.845)
+        (xy 73.138711 33.844714)
+        (xy 73.106505 33.841896)
+        (xy 73.106503 33.841896)
+        (xy 73.099952 33.841323)
+        (xy 73.093602 33.843024)
+        (xy 73.093595 33.843025)
+        (xy 73.062366 33.851393)
+        (xy 73.055965 33.852812)
+        (xy 73.024133 33.858425)
+        (xy 73.024129 33.858426)
+        (xy 73.017655 33.859568)
+        (xy 73.011959 33.862856)
+        (xy 73.005775 33.865107)
+        (xy 73.005772 33.8651)
+        (xy 73.003941 33.865858)
+        (xy 73.003945 33.865865)
+        (xy 72.997977 33.868647)
+        (xy 72.991629 33.870349)
+        (xy 72.986247 33.874116)
+        (xy 72.986243 33.874119)
+        (xy 72.959765 33.892659)
+        (xy 72.954236 33.896181)
+        (xy 72.926231 33.91235)
+        (xy 72.926225 33.912354)
+        (xy 72.920535 33.91564)
+        (xy 72.916308 33.920676)
+        (xy 72.916307 33.920678)
+        (xy 72.895511 33.94546)
+        (xy 72.89108 33.950294)
+        (xy 71.730288 35.111085)
+        (xy 71.725454 35.115516)
+        (xy 71.700678 35.136306)
+        (xy 71.700673 35.13631)
+        (xy 71.69564 35.140535)
+        (xy 71.692355 35.146224)
+        (xy 71.692352 35.146228)
+        (xy 71.676189 35.174223)
+        (xy 71.672667 35.17975)
+        (xy 71.654122 35.206237)
+        (xy 71.654119 35.206242)
+        (xy 71.650348 35.211629)
+        (xy 71.648644 35.217983)
+        (xy 71.645867 35.223941)
+        (xy 71.64586 35.223937)
+        (xy 71.645099 35.225773)
+        (xy 71.645106 35.225776)
+        (xy 71.642854 35.231961)
+        (xy 71.639568 35.237655)
+        (xy 71.638426 35.244127)
+        (xy 71.638425 35.244132)
+        (xy 71.632813 35.27596)
+        (xy 71.631394 35.282361)
+        (xy 71.623025 35.313594)
+        (xy 71.623024 35.313602)
+        (xy 71.621323 35.319952)
+        (xy 71.621896 35.326503)
+        (xy 71.621896 35.326505)
+        (xy 71.622296 35.331073)
+        (xy 71.61892 35.360808)
+        (xy 71.604214 35.386872)
+        (xy 71.525143 35.478124)
+        (xy 71.525138 35.478131)
+        (xy 71.521618 35.482194)
+        (xy 71.519385 35.487082)
+        (xy 71.519382 35.487088)
+        (xy 71.464626 35.606987)
+        (xy 71.464624 35.606993)
+        (xy 71.462392 35.611881)
+        (xy 71.461627 35.617195)
+        (xy 71.461626 35.617202)
+        (xy 71.448984 35.705133)
+        (xy 71.442102 35.753)
+        (xy 71.442867 35.758321)
+        (xy 71.461626 35.888797)
+        (xy 71.461627 35.888802)
+        (xy 71.462392 35.894119)
+        (xy 71.464624 35.899008)
+        (xy 71.464626 35.899012)
+        (xy 71.519382 36.018911)
+        (xy 71.519383 36.018913)
+        (xy 71.521618 36.023806)
+        (xy 71.525138 36.027869)
+        (xy 71.52514 36.027871)
+        (xy 71.5683 36.077679)
+        (xy 71.614982 36.131553)
+        (xy 71.619504 36.134459)
+        (xy 71.619505 36.13446)
+        (xy 71.647398 36.152386)
+        (xy 71.734919 36.208633)
+        (xy 71.871715 36.2488)
+        (xy 72.008904 36.2488)
+        (xy 72.014285 36.2488)
+        (xy 72.151081 36.208633)
+        (xy 72.271018 36.131553)
+        (xy 72.364382 36.023806)
+        (xy 72.423608 35.894119)
+        (xy 72.443898 35.753)
+        (xy 72.423608 35.611881)
+        (xy 72.364382 35.482194)
+        (xy 72.360859 35.478128)
+        (xy 72.357951 35.473603)
+        (xy 72.358524 35.473234)
+        (xy 72.344482 35.44518)
+        (xy 72.34581 35.40801)
+        (xy 72.364788 35.376025)
+        (xy 73.237788 34.503025)
+        (xy 73.262184 34.486724)
+        (xy 73.290962 34.481)
+        (xy 74.107731 34.481)
+        (xy 74.14951 34.493673)
+        (xy 74.177207 34.527422)
+        (xy 74.181486 34.570871)
+        (xy 74.160905 34.609374)
+        (xy 72.939288 35.83099)
+        (xy 72.934454 35.835421)
+        (xy 72.909678 35.856211)
+        (xy 72.909673 35.856215)
+        (xy 72.90464 35.86044)
+        (xy 72.901355 35.866129)
+        (xy 72.901352 35.866133)
+        (xy 72.885189 35.894128)
+        (xy 72.881667 35.899655)
+        (xy 72.863122 35.926142)
+        (xy 72.863119 35.926147)
+        (xy 72.859348 35.931534)
+        (xy 72.857644 35.937888)
+        (xy 72.854867 35.943846)
+        (xy 72.85486 35.943842)
+        (xy 72.854099 35.945678)
+        (xy 72.854106 35.945681)
+        (xy 72.851854 35.951866)
+        (xy 72.848568 35.95756)
+        (xy 72.847426 35.964032)
+        (xy 72.847425 35.964037)
+        (xy 72.841813 35.995865)
+        (xy 72.840394 36.002266)
+        (xy 72.832025 36.033499)
+        (xy 72.832024 36.033507)
+        (xy 72.830323 36.039857)
+        (xy 72.830896 36.046408)
+        (xy 72.830896 36.04641)
+        (xy 72.833714 36.078616)
+        (xy 72.834 36.08517)
+        (xy 72.834 38.318132)
+        (xy 72.828276 38.34691)
+        (xy 72.811974 38.371306)
+        (xy 70.018288 41.16499)
+        (xy 70.013454 41.169421)
+        (xy 69.988678 41.190211)
+        (xy 69.988673 41.190215)
+        (xy 69.98364 41.19444)
+        (xy 69.980355 41.200129)
+        (xy 69.980352 41.200133)
+        (xy 69.964189 41.228128)
+        (xy 69.960667 41.233655)
+        (xy 69.942122 41.260142)
+        (xy 69.942119 41.260147)
+        (xy 69.938348 41.265534)
+        (xy 69.936644 41.271888)
+        (xy 69.933867 41.277846)
+        (xy 69.93386 41.277842)
+        (xy 69.933099 41.279678)
+        (xy 69.933106 41.279681)
+        (xy 69.930854 41.285866)
+        (xy 69.927568 41.29156)
+        (xy 69.926426 41.298032)
+        (xy 69.926425 41.298037)
+        (xy 69.920813 41.329865)
+        (xy 69.919394 41.336266)
+        (xy 69.911025 41.367499)
+        (xy 69.911024 41.367507)
+        (xy 69.909323 41.373857)
+        (xy 69.909896 41.380408)
+        (xy 69.909896 41.38041)
+        (xy 69.912714 41.412616)
+        (xy 69.913 41.41917)
+        (xy 69.913 42.763132)
+        (xy 69.907276 42.79191)
+        (xy 69.890974 42.816306)
+        (xy 66.081288 46.62599)
+        (xy 66.076454 46.630421)
+        (xy 66.051678 46.651211)
+        (xy 66.051673 46.651215)
+        (xy 66.04664 46.65544)
+        (xy 66.043355 46.661129)
+        (xy 66.043352 46.661133)
+        (xy 66.027189 46.689128)
+        (xy 66.023667 46.694655)
+        (xy 66.005122 46.721142)
+        (xy 66.005119 46.721147)
+        (xy 66.001348 46.726534)
+        (xy 65.999644 46.732888)
+        (xy 65.996867 46.738846)
+        (xy 65.99686 46.738842)
+        (xy 65.996099 46.740678)
+        (xy 65.996106 46.740681)
+        (xy 65.993854 46.746866)
+        (xy 65.990568 46.75256)
+        (xy 65.989426 46.759032)
+        (xy 65.989425 46.759037)
+        (xy 65.983813 46.790865)
+        (xy 65.982394 46.797266)
+        (xy 65.974025 46.828499)
+        (xy 65.974024 46.828507)
+        (xy 65.972323 46.834857)
+        (xy 65.972896 46.841408)
+        (xy 65.972896 46.84141)
+        (xy 65.975714 46.873616)
+        (xy 65.976 46.88017)
+        (xy 65.976 49.63983)
+        (xy 65.975714 49.646383)
+        (xy 65.972323 49.685143)
+        (xy 65.974024 49.691493)
+        (xy 65.974025 49.691498)
+        (xy 65.982394 49.722731)
+        (xy 65.983813 49.729133)
+        (xy 65.989425 49.760961)
+        (xy 65.989426 49.760963)
+        (xy 65.990568 49.76744)
+        (xy 65.993856 49.773136)
+        (xy 65.996107 49.779319)
+        (xy 65.996098 49.779321)
+        (xy 65.996857 49.781153)
+        (xy 65.996865 49.78115)
+        (xy 65.999644 49.787111)
+        (xy 66.001348 49.793466)
+        (xy 66.019142 49.818879)
+        (xy 66.023662 49.825335)
+        (xy 66.027185 49.830866)
+        (xy 66.043348 49.858861)
+        (xy 66.043353 49.858867)
+        (xy 66.04664 49.86456)
+        (xy 66.076448 49.889572)
+        (xy 66.081284 49.894004)
+        (xy 66.576974 50.389694)
+        (xy 66.593276 50.41409)
+        (xy 66.599 50.442868)
+        (xy 66.599 50.889837)
+        (xy 66.594259 50.916117)
+        (xy 66.580632 50.939083)
+        (xy 66.49914 51.033128)
+        (xy 66.499136 51.033133)
+        (xy 66.495618 51.037194)
+        (xy 66.493385 51.042082)
+        (xy 66.493382 51.042088)
+        (xy 66.438626 51.161987)
+        (xy 66.438624 51.161993)
+        (xy 66.436392 51.166881)
+        (xy 66.435627 51.172195)
+        (xy 66.435626 51.172202)
+        (xy 66.421865 51.267915)
+        (xy 66.416102 51.308)
+        (xy 66.416867 51.313321)
+        (xy 66.435626 51.443797)
+        (xy 66.435627 51.443802)
+        (xy 66.436392 51.449119)
+        (xy 66.438624 51.454008)
+        (xy 66.438626 51.454012)
+        (xy 66.493382 51.573911)
+        (xy 66.493383 51.573913)
+        (xy 66.495618 51.578806)
+        (xy 66.499138 51.582869)
+        (xy 66.49914 51.582871)
+        (xy 66.537859 51.627554)
+        (xy 66.555462 51.666098)
+        (xy 66.549431 51.708039)
+        (xy 66.521683 51.740062)
+        (xy 66.481027 51.752)
+        (xy 65.831831 51.752)
+        (xy 65.800592 51.745205)
+        (xy 65.774999 51.726046)
+        (xy 65.754152 51.701988)
+        (xy 65.745018 51.691447)
+        (xy 65.740496 51.688541)
+        (xy 65.740494 51.688539)
+        (xy 65.629602 51.617272)
+        (xy 65.629599 51.61727)
+        (xy 65.625081 51.614367)
+        (xy 65.619925 51.612853)
+        (xy 65.619923 51.612852)
+        (xy 65.493447 51.575715)
+        (xy 65.493442 51.575714)
+        (xy 65.488285 51.5742)
+        (xy 65.345715 51.5742)
+        (xy 65.340558 51.575714)
+        (xy 65.340552 51.575715)
+        (xy 65.214076 51.612852)
+        (xy 65.214071 51.612854)
+        (xy 65.208919 51.614367)
+        (xy 65.204403 51.617269)
+        (xy 65.204397 51.617272)
+        (xy 65.093505 51.688539)
+        (xy 65.093499 51.688543)
+        (xy 65.088982 51.691447)
+        (xy 65.085461 51.695509)
+        (xy 65.08546 51.695511)
+        (xy 64.99914 51.795128)
+        (xy 64.999136 51.795133)
+        (xy 64.995618 51.799194)
+        (xy 64.993385 51.804082)
+        (xy 64.993382 51.804088)
+        (xy 64.938626 51.923987)
+        (xy 64.938624 51.923993)
+        (xy 64.936392 51.928881)
+        (xy 64.935627 51.934195)
+        (xy 64.935626 51.934202)
+        (xy 64.918836 52.050987)
+        (xy 64.916102 52.07)
+        (xy 62.331638 52.07)
+        (xy 62.329608 52.055881)
+        (xy 62.270382 51.926194)
+        (xy 62.266376 51.921571)
+        (xy 62.185368 51.828083)
+        (xy 62.171741 51.805117)
+        (xy 62.167 51.778837)
+        (xy 62.167 46.009868)
+        (xy 62.172724 45.98109)
+        (xy 62.189026 45.956694)
+        (xy 62.593694 45.552026)
+        (xy 62.61809 45.535724)
+        (xy 62.646868 45.53)
+        (xy 64.101169 45.53)
+        (xy 64.132408 45.536795)
+        (xy 64.158001 45.555954)
+        (xy 64.187982 45.590553)
+        (xy 64.192504 45.593459)
+        (xy 64.192505 45.59346)
+        (xy 64.303397 45.664727)
+        (xy 64.307919 45.667633)
+        (xy 64.444715 45.7078)
+        (xy 64.581904 45.7078)
+        (xy 64.587285 45.7078)
+        (xy 64.724081 45.667633)
+        (xy 64.844018 45.590553)
+        (xy 64.937382 45.482806)
+        (xy 64.996608 45.353119)
+        (xy 65.015372 45.222616)
+        (xy 65.016133 45.217321)
+        (xy 65.016898 45.212)
+        (xy 65.009557 45.160946)
+        (xy 64.997373 45.076202)
+        (xy 64.996608 45.070881)
+        (xy 64.937382 44.941194)
+        (xy 64.928674 44.931145)
+        (xy 64.886116 44.88203)
+        (xy 64.844018 44.833447)
+        (xy 64.839496 44.830541)
+        (xy 64.839494 44.830539)
+        (xy 64.762044 44.780764)
+        (xy 64.734296 44.74874)
+        (xy 64.728267 44.706799)
+        (xy 64.745867 44.668258)
+        (xy 64.810382 44.593806)
+        (xy 64.869608 44.464119)
+        (xy 64.889898 44.323)
+        (xy 64.871638 44.196)
+        (xy 66.237602 44.196)
+        (xy 66.238367 44.201321)
+        (xy 66.257126 44.331797)
+        (xy 66.257127 44.331802)
+        (xy 66.257892 44.337119)
+        (xy 66.260124 44.342008)
+        (xy 66.260126 44.342012)
+        (xy 66.314882 44.461911)
+        (xy 66.314883 44.461913)
+        (xy 66.317118 44.466806)
+        (xy 66.320638 44.470869)
+        (xy 66.32064 44.470871)
+        (xy 66.348739 44.503298)
+        (xy 66.410482 44.574553)
+        (xy 66.415004 44.577459)
+        (xy 66.415005 44.57746)
+        (xy 66.524447 44.647795)
+        (xy 66.530419 44.651633)
+        (xy 66.667215 44.6918)
+        (xy 66.804404 44.6918)
+        (xy 66.809785 44.6918)
+        (xy 66.946581 44.651633)
+        (xy 67.066518 44.574553)
+        (xy 67.159882 44.466806)
+        (xy 67.219108 44.337119)
+        (xy 67.239398 44.196)
+        (xy 67.219108 44.054881)
+        (xy 67.198838 44.010496)
+        (xy 67.192808 43.96856)
+        (xy 67.21041 43.930016)
+        (xy 67.246056 43.907107)
+        (xy 67.288429 43.907107)
+        (xy 67.299096 43.910239)
+        (xy 67.365715 43.9298)
+        (xy 67.502904 43.9298)
+        (xy 67.508285 43.9298)
+        (xy 67.645081 43.889633)
+        (xy 67.765018 43.812553)
+        (xy 67.858382 43.704806)
+        (xy 67.917608 43.575119)
+        (xy 67.937898 43.434)
+        (xy 67.935454 43.417005)
+        (xy 67.918373 43.298202)
+        (xy 67.917608 43.292881)
+        (xy 67.858382 43.163194)
+        (xy 67.854859 43.159128)
+        (xy 67.773368 43.065083)
+        (xy 67.759741 43.042117)
+        (xy 67.755 43.015837)
+        (xy 67.755 42.199868)
+        (xy 67.760724 42.17109)
+        (xy 67.777026 42.146694)
+        (xy 68.556221 41.367499)
+        (xy 70.951724 38.971994)
+        (xy 70.956537 38.967583)
+        (xy 70.98636 38.94256)
+        (xy 71.00582 38.908853)
+        (xy 71.009319 38.90336)
+        (xy 71.031652 38.871466)
+        (xy 71.033354 38.86511)
+        (xy 71.036136 38.859147)
+        (xy 71.036145 38.859151)
+        (xy 71.036901 38.857324)
+        (xy 71.036891 38.857321)
+        (xy 71.03914 38.85114)
+        (xy 71.042432 38.84544)
+        (xy 71.049187 38.807121)
+        (xy 71.050605 38.800728)
+        (xy 71.060677 38.763143)
+        (xy 71.057286 38.724379)
+        (xy 71.057 38.71783)
+        (xy 71.057 34.56117)
+        (xy 71.057286 34.554616)
+        (xy 71.059276 34.531869)
+        (xy 71.060677 34.515857)
+        (xy 71.050604 34.47827)
+        (xy 71.049188 34.471879)
+        (xy 71.048633 34.46873)
+        (xy 71.042432 34.43356)
+        (xy 71.039142 34.427862)
+        (xy 71.036892 34.421679)
+        (xy 71.0369 34.421675)
+        (xy 71.036143 34.419848)
+        (xy 71.036135 34.419853)
+        (xy 71.033353 34.413888)
+        (xy 71.031651 34.407534)
+        (xy 71.009335 34.375664)
+        (xy 71.005822 34.37015)
+        (xy 70.98636 34.33644)
+        (xy 70.956544 34.311421)
+        (xy 70.951709 34.30699)
+        (xy 69.452004 32.807284)
+        (xy 69.447572 32.802448)
+        (xy 69.426787 32.777678)
+        (xy 69.42256 32.77264)
+        (xy 69.416867 32.769353)
+        (xy 69.416861 32.769348)
+        (xy 69.388866 32.753185)
+        (xy 69.383335 32.749662)
+        (xy 69.373764 32.742961)
+        (xy 69.351466 32.727348)
+        (xy 69.345111 32.725644)
+        (xy 69.33915 32.722865)
+        (xy 69.339153 32.722857)
+        (xy 69.337321 32.722098)
+        (xy 69.337319 32.722107)
+        (xy 69.331136 32.719856)
+        (xy 69.32544 32.716568)
+        (xy 69.318963 32.715426)
+        (xy 69.318961 32.715425)
+        (xy 69.287133 32.709813)
+        (xy 69.280731 32.708394)
+        (xy 69.249498 32.700025)
+        (xy 69.249493 32.700024)
+        (xy 69.243143 32.698323)
+        (xy 69.236591 32.698896)
+        (xy 69.236589 32.698896)
+        (xy 69.204384 32.701714)
+        (xy 69.19783 32.702)
+        (xy 68.740831 32.702)
+        (xy 68.709592 32.695205)
+        (xy 68.683999 32.676046)
+        (xy 68.670605 32.660589)
+        (xy 68.654018 32.641447)
+        (xy 68.649496 32.638541)
+        (xy 68.649494 32.638539)
+        (xy 68.538602 32.567272)
+        (xy 68.538599 32.56727)
+        (xy 68.534081 32.564367)
+        (xy 68.528925 32.562853)
+        (xy 68.528923 32.562852)
+        (xy 68.402447 32.525715)
+        (xy 68.402442 32.525714)
+        (xy 68.397285 32.5242)
+        (xy 68.254715 32.5242)
+        (xy 68.249558 32.525714)
+        (xy 68.249552 32.525715)
+        (xy 68.123076 32.562852)
+        (xy 68.123071 32.562854)
+        (xy 68.117919 32.564367)
+        (xy 68.113403 32.567269)
+        (xy 68.113397 32.567272)
+        (xy 68.002505 32.638539)
+        (xy 68.002499 32.638543)
+        (xy 67.997982 32.641447)
+        (xy 67.994461 32.645509)
+        (xy 67.99446 32.645511)
+        (xy 67.90814 32.745128)
+        (xy 67.908136 32.745133)
+        (xy 67.904618 32.749194)
+        (xy 67.902385 32.754082)
+        (xy 67.902382 32.754088)
+        (xy 67.847626 32.873987)
+        (xy 67.847624 32.873993)
+        (xy 67.845392 32.878881)
+        (xy 67.844627 32.884195)
+        (xy 67.844626 32.884202)
+        (xy 67.825867 33.014679)
+        (xy 67.825102 33.02)
+        (xy 67.825867 33.025321)
+        (xy 67.837712 33.107705)
+        (xy 67.828402 33.156007)
+        (xy 67.791226 33.18822)
+        (xy 67.742091 33.190561)
+        (xy 67.640447 33.160715)
+        (xy 67.640442 33.160714)
+        (xy 67.635285 33.1592)
+        (xy 67.492715 33.1592)
+        (xy 67.487558 33.160714)
+        (xy 67.487552 33.160715)
+        (xy 67.361076 33.197852)
+        (xy 67.361071 33.197854)
+        (xy 67.355919 33.199367)
+        (xy 67.351403 33.202269)
+        (xy 67.351397 33.202272)
+        (xy 67.240505 33.273539)
+        (xy 67.240499 33.273543)
+        (xy 67.235982 33.276447)
+        (xy 67.232461 33.280509)
+        (xy 67.23246 33.280511)
+        (xy 67.14614 33.380128)
+        (xy 67.146136 33.380133)
+        (xy 67.142618 33.384194)
+        (xy 67.140385 33.389082)
+        (xy 67.140382 33.389088)
+        (xy 67.085626 33.508987)
+        (xy 67.085624 33.508993)
+        (xy 67.083392 33.513881)
+        (xy 67.082627 33.519195)
+        (xy 67.082626 33.519202)
+        (xy 67.069229 33.612383)
+        (xy 67.063102 33.655)
+        (xy 67.063867 33.660321)
+        (xy 67.082626 33.790797)
+        (xy 67.082627 33.790802)
+        (xy 67.083392 33.796119)
+        (xy 67.085624 33.801008)
+        (xy 67.085626 33.801012)
+        (xy 67.140382 33.920911)
+        (xy 67.140383 33.920913)
+        (xy 67.142618 33.925806)
+        (xy 67.146138 33.929869)
+        (xy 67.14614 33.929871)
+        (xy 67.17288 33.96073)
+        (xy 67.235982 34.033553)
+        (xy 67.240504 34.036459)
+        (xy 67.240505 34.03646)
+        (xy 67.349947 34.106795)
+        (xy 67.355919 34.110633)
+        (xy 67.492715 34.1508)
+        (xy 67.629904 34.1508)
+        (xy 67.635285 34.1508)
+        (xy 67.742093 34.119438)
+        (xy 67.791226 34.121779)
+        (xy 67.828402 34.153992)
+        (xy 67.837712 34.202294)
+        (xy 67.828317 34.267638)
+        (xy 67.825102 34.29)
+        (xy 67.825867 34.295321)
+        (xy 67.836592 34.369918)
+        (xy 67.827282 34.41822)
+        (xy 67.790106 34.450433)
+        (xy 67.740971 34.452774)
+        (xy 67.665847 34.430715)
+        (xy 67.665842 34.430714)
+        (xy 67.660685 34.4292)
+        (xy 67.518115 34.4292)
+        (xy 67.512958 34.430714)
+        (xy 67.512952 34.430715)
+        (xy 67.386476 34.467852)
+        (xy 67.386471 34.467854)
+        (xy 67.381319 34.469367)
+        (xy 67.376803 34.472269)
+        (xy 67.376797 34.472272)
+        (xy 67.265905 34.543539)
+        (xy 67.265899 34.543543)
+        (xy 67.261382 34.546447)
+        (xy 67.257861 34.550509)
+        (xy 67.25786 34.550511)
+        (xy 67.17154 34.650128)
+        (xy 67.171536 34.650133)
+        (xy 67.168018 34.654194)
+        (xy 67.165785 34.659082)
+        (xy 67.165782 34.659088)
+        (xy 67.111026 34.778987)
+        (xy 67.111024 34.778993)
+        (xy 67.108792 34.783881)
+        (xy 67.108027 34.789195)
+        (xy 67.108026 34.789202)
+        (xy 67.098179 34.857695)
+        (xy 67.088502 34.925)
+        (xy 67.089267 34.930321)
+        (xy 67.108026 35.060797)
+        (xy 67.108027 35.060802)
+        (xy 67.108792 35.066119)
+        (xy 67.111024 35.071008)
+        (xy 67.111026 35.071012)
+        (xy 67.165782 35.190911)
+        (xy 67.165783 35.190913)
+        (xy 67.168018 35.195806)
+        (xy 67.171538 35.199869)
+        (xy 67.17154 35.199871)
+        (xy 67.185775 35.216299)
+        (xy 67.261382 35.303553)
+        (xy 67.265904 35.306459)
+        (xy 67.265905 35.30646)
+        (xy 67.374146 35.376023)
+        (xy 67.381319 35.380633)
+        (xy 67.518115 35.4208)
+        (xy 67.655304 35.4208)
+        (xy 67.660685 35.4208)
+        (xy 67.797481 35.380633)
+        (xy 67.917418 35.303553)
+        (xy 67.947399 35.268954)
+        (xy 67.972992 35.249795)
+        (xy 68.004231 35.243)
+        (xy 68.671132 35.243)
+        (xy 68.69991 35.248724)
+        (xy 68.724306 35.265026)
+        (xy 68.874974 35.415694)
+        (xy 68.891276 35.44009)
+        (xy 68.897 35.468868)
+        (xy 68.897 37.302132)
+        (xy 68.891276 37.33091)
+        (xy 68.874974 37.355306)
+        (xy 68.190906 38.039374)
+        (xy 68.16651 38.055676)
+        (xy 68.137732 38.0614)
+        (xy 68.051515 38.0614)
+        (xy 68.046358 38.062914)
+        (xy 68.046352 38.062915)
+        (xy 67.919876 38.100052)
+        (xy 67.919871 38.100054)
+        (xy 67.914719 38.101567)
+        (xy 67.910203 38.104469)
+        (xy 67.910197 38.104472)
+        (xy 67.799305 38.175739)
+        (xy 67.799299 38.175743)
+        (xy 67.794782 38.178647)
+        (xy 67.791261 38.182709)
+        (xy 67.79126 38.182711)
+        (xy 67.70494 38.282328)
+        (xy 67.704936 38.282333)
+        (xy 67.701418 38.286394)
+        (xy 67.699185 38.291282)
+        (xy 67.699182 38.291288)
+        (xy 67.644426 38.411187)
+        (xy 67.644424 38.411193)
+        (xy 67.642192 38.416081)
+        (xy 67.641427 38.421395)
+        (xy 67.641426 38.421402)
+        (xy 67.624049 38.542266)
+        (xy 67.621902 38.5572)
+        (xy 67.622667 38.562521)
+        (xy 67.641426 38.692997)
+        (xy 67.641427 38.693002)
+        (xy 67.642192 38.698319)
+        (xy 67.644424 38.703208)
+        (xy 67.644426 38.703212)
+        (xy 67.699182 38.823111)
+        (xy 67.699183 38.823113)
+        (xy 67.701418 38.828006)
+        (xy 67.704938 38.832069)
+        (xy 67.70494 38.832071)
+        (xy 67.737545 38.869699)
+        (xy 67.794782 38.935753)
+        (xy 67.799304 38.938659)
+        (xy 67.799305 38.93866)
+        (xy 67.858651 38.9768)
+        (xy 67.914719 39.012833)
+        (xy 68.051515 39.053)
+        (xy 68.188704 39.053)
+        (xy 68.194085 39.053)
+        (xy 68.330881 39.012833)
+        (xy 68.450818 38.935753)
+        (xy 68.544182 38.828006)
+        (xy 68.562397 38.788118)
+        (xy 68.590144 38.756099)
+        (xy 68.6308 38.744161)
+        (xy 68.671456 38.756099)
+        (xy 68.699202 38.788118)
+        (xy 68.717418 38.828006)
+        (xy 68.720938 38.832069)
+        (xy 68.72094 38.832071)
+        (xy 68.753545 38.869699)
+        (xy 68.810782 38.935753)
+        (xy 68.815304 38.938659)
+        (xy 68.815305 38.93866)
+        (xy 68.874651 38.9768)
+        (xy 68.930719 39.012833)
+        (xy 69.055493 39.04947)
+        (xy 69.096584 39.079474)
+        (xy 69.109166 39.128772)
+        (xy 69.087481 39.174798)
+        (xy 66.525788 41.73649)
+        (xy 66.520954 41.740921)
+        (xy 66.496178 41.761711)
+        (xy 66.496173 41.761715)
+        (xy 66.49114 41.76594)
+        (xy 66.487855 41.771629)
+        (xy 66.487852 41.771633)
+        (xy 66.471689 41.799628)
+        (xy 66.468167 41.805155)
+        (xy 66.449622 41.831642)
+        (xy 66.449619 41.831647)
+        (xy 66.445848 41.837034)
+        (xy 66.444144 41.843388)
+        (xy 66.441367 41.849346)
+        (xy 66.44136 41.849342)
+        (xy 66.440599 41.851178)
+        (xy 66.440606 41.851181)
+        (xy 66.438354 41.857366)
+        (xy 66.435068 41.86306)
+        (xy 66.433926 41.869532)
+        (xy 66.433925 41.869537)
+        (xy 66.428313 41.901365)
+        (xy 66.426894 41.907766)
+        (xy 66.418525 41.938999)
+        (xy 66.418524 41.939007)
+        (xy 66.416823 41.945357)
+        (xy 66.417396 41.951908)
+        (xy 66.417396 41.95191)
+        (xy 66.420214 41.984116)
+        (xy 66.4205 41.99067)
+        (xy 66.4205 43.777837)
+        (xy 66.415759 43.804117)
+        (xy 66.402132 43.827083)
+        (xy 66.32064 43.921128)
+        (xy 66.320636 43.921133)
+        (xy 66.317118 43.925194)
+        (xy 66.314885 43.930082)
+        (xy 66.314882 43.930088)
+        (xy 66.260126 44.049987)
+        (xy 66.260125 44.049991)
+        (xy 66.257892 44.054881)
+        (xy 66.257127 44.060195)
+        (xy 66.257126 44.060202)
+        (xy 66.25026 44.107959)
+        (xy 66.237602 44.196)
+        (xy 64.871638 44.196)
+        (xy 64.869608 44.181881)
+        (xy 64.810382 44.052194)
+        (xy 64.806393 44.047591)
+        (xy 64.775763 44.012242)
+        (xy 64.717018 43.944447)
+        (xy 64.712496 43.941541)
+        (xy 64.712494 43.941539)
+        (xy 64.601602 43.870272)
+        (xy 64.601599 43.87027)
+        (xy 64.597081 43.867367)
+        (xy 64.591925 43.865853)
+        (xy 64.591923 43.865852)
+        (xy 64.465447 43.828715)
+        (xy 64.465442 43.828714)
+        (xy 64.460285 43.8272)
+        (xy 64.317715 43.8272)
+        (xy 64.312552 43.828715)
+        (xy 64.307231 43.829481)
+        (xy 64.30707 43.828361)
+        (xy 64.271385 43.828358)
+        (xy 64.235742 43.805448)
+        (xy 64.218142 43.766905)
+        (xy 64.224172 43.72497)
+        (xy 64.234608 43.702119)
+        (xy 64.254898 43.561)
+        (xy 64.234608 43.419881)
+        (xy 64.175382 43.290194)
+        (xy 64.159722 43.272122)
+        (xy 64.13424 43.242714)
+        (xy 64.082018 43.182447)
+        (xy 64.077496 43.179541)
+        (xy 64.077494 43.179539)
+        (xy 63.966602 43.108272)
+        (xy 63.966599 43.10827)
+        (xy 63.962081 43.105367)
+        (xy 63.956925 43.103853)
+        (xy 63.956923 43.103852)
+        (xy 63.830447 43.066715)
+        (xy 63.830442 43.066714)
+        (xy 63.825285 43.0652)
+        (xy 63.682715 43.0652)
+        (xy 63.677558 43.066714)
+        (xy 63.677552 43.066715)
+        (xy 63.551076 43.103852)
+        (xy 63.551071 43.103854)
+        (xy 63.545919 43.105367)
+        (xy 63.541403 43.108269)
+        (xy 63.541397 43.108272)
+        (xy 63.430505 43.179539)
+        (xy 63.430499 43.179543)
+        (xy 63.425982 43.182447)
+        (xy 63.422461 43.186509)
+        (xy 63.42246 43.186511)
+        (xy 63.396001 43.217046)
+        (xy 63.370408 43.236205)
+        (xy 63.339169 43.243)
+        (xy 62.247174 43.243)
+        (xy 62.240621 43.242714)
+        (xy 62.20841 43.239896)
+        (xy 62.208408 43.239896)
+        (xy 62.201857 43.239323)
+        (xy 62.195507 43.241024)
+        (xy 62.195499 43.241025)
+        (xy 62.164266 43.249394)
+        (xy 62.157865 43.250813)
+        (xy 62.126037 43.256425)
+        (xy 62.126032 43.256426)
+        (xy 62.11956 43.257568)
+        (xy 62.113866 43.260854)
+        (xy 62.107681 43.263106)
+        (xy 62.107678 43.263099)
+        (xy 62.105842 43.26386)
+        (xy 62.105846 43.263867)
+        (xy 62.099888 43.266644)
+        (xy 62.093534 43.268348)
+        (xy 62.088147 43.272119)
+        (xy 62.088142 43.272122)
+        (xy 62.061655 43.290667)
+        (xy 62.056128 43.294189)
+        (xy 62.028133 43.310352)
+        (xy 62.028129 43.310355)
+        (xy 62.02244 43.31364)
+        (xy 62.018215 43.318673)
+        (xy 62.018211 43.318678)
+        (xy 61.997421 43.343454)
+        (xy 61.99299 43.348288)
+        (xy 60.366288 44.97499)
+        (xy 60.361454 44.979421)
+        (xy 60.336678 45.000211)
+        (xy 60.336673 45.000215)
+        (xy 60.33164 45.00444)
+        (xy 60.328355 45.010129)
+        (xy 60.328352 45.010133)
+        (xy 60.312189 45.038128)
+        (xy 60.308667 45.043655)
+        (xy 60.290122 45.070142)
+        (xy 60.290119 45.070147)
+        (xy 60.286348 45.075534)
+        (xy 60.284644 45.081888)
+        (xy 60.281867 45.087846)
+        (xy 60.28186 45.087842)
+        (xy 60.281099 45.089678)
+        (xy 60.281106 45.089681)
+        (xy 60.278854 45.095866)
+        (xy 60.275568 45.10156)
+        (xy 60.274426 45.108032)
+        (xy 60.274425 45.108037)
+        (xy 60.268813 45.139865)
+        (xy 60.267394 45.146266)
+        (xy 60.259025 45.177499)
+        (xy 60.259024 45.177507)
+        (xy 60.257323 45.183857)
+        (xy 60.257896 45.190408)
+        (xy 60.257896 45.19041)
+        (xy 60.260714 45.222616)
+        (xy 60.261 45.22917)
+        (xy 60.261 51.778837)
+        (xy 60.256259 51.805117)
+        (xy 60.242632 51.828083)
+        (xy 60.16114 51.922128)
+        (xy 60.161136 51.922133)
+        (xy 60.157618 51.926194)
+        (xy 60.155385 51.931082)
+        (xy 60.155382 51.931088)
+        (xy 60.100626 52.050987)
+        (xy 60.100624 52.050993)
+        (xy 60.098392 52.055881)
+        (xy 60.097627 52.061195)
+        (xy 60.097626 52.061202)
+        (xy 60.082408 52.167052)
+        (xy 60.078102 52.197)
+        (xy 47.744898 52.197)
+        (xy 47.724608 52.055881)
+        (xy 47.665382 51.926194)
+        (xy 47.661376 51.921571)
+        (xy 47.580368 51.828083)
+        (xy 47.566741 51.805117)
+        (xy 47.562 51.778837)
+        (xy 47.562 43.8272)
+        (xy 47.572075 43.7896)
+        (xy 47.5996 43.762075)
+        (xy 47.6372 43.752)
+        (xy 52.96712 43.752)
+        (xy 52.99836 43.758796)
+        (xy 53.000394 43.759724)
+        (xy 53.004919 43.762633)
+        (xy 53.141715 43.8028)
+        (xy 53.278904 43.8028)
+        (xy 53.284285 43.8028)
+        (xy 53.421081 43.762633)
+        (xy 53.541018 43.685553)
+        (xy 53.634382 43.577806)
+        (xy 53.693608 43.448119)
+        (xy 53.713898 43.307)
+        (xy 53.693608 43.165881)
+        (xy 53.634382 43.036194)
+        (xy 53.616742 43.015837)
+        (xy 53.547889 42.936377)
+        (xy 53.541018 42.928447)
+        (xy 53.536496 42.925541)
+        (xy 53.536494 42.925539)
+        (xy 53.425602 42.854272)
+        (xy 53.425599 42.85427)
+        (xy 53.421081 42.851367)
+        (xy 53.415925 42.849853)
+        (xy 53.415923 42.849852)
+        (xy 53.289447 42.812715)
+        (xy 53.289442 42.812714)
+        (xy 53.284285 42.8112)
+        (xy 53.141715 42.8112)
+        (xy 53.136558 42.812714)
+        (xy 53.136552 42.812715)
+        (xy 53.010079 42.849851)
+        (xy 53.010073 42.849853)
+        (xy 53.004919 42.851367)
+        (xy 53.000394 42.854274)
+        (xy 52.99836 42.855204)
+        (xy 52.96712 42.862)
+        (xy 47.5102 42.862)
+        (xy 47.4726 42.851925)
+        (xy 47.445075 42.8244)
+        (xy 47.435 42.7868)
+        (xy 47.435 34.319207)
+        (xy 47.435473 34.310788)
+        (xy 47.436708 34.299826)
+        (xy 47.439711 34.273173)
+        (xy 47.42905 34.21683)
+        (xy 47.428579 34.214056)
+        (xy 47.424639 34.187913)
+        (xy 47.420033 34.157353)
+        (xy 47.417585 34.152271)
+        (xy 47.41689 34.150017)
+        (xy 47.416778 34.149566)
+        (xy 47.416777 34.149562)
+        (xy 47.416599 34.149132)
+        (xy 47.415819 34.146903)
+        (xy 47.414772 34.141366)
+        (xy 47.412139 34.136384)
+        (xy 47.412138 34.136381)
+        (xy 47.390757 34.095927)
+        (xy 47.387966 34.090646)
+        (xy 47.386707 34.088151)
+        (xy 47.382729 34.079891)
+        (xy 47.361829 34.036491)
+        (xy 47.357995 34.032359)
+        (xy 47.356659 34.030399)
+        (xy 47.356423 34.030007)
+        (xy 47.356129 34.029652)
+        (xy 47.354724 34.027749)
+        (xy 47.352091 34.022766)
+        (xy 47.311539 33.982214)
+        (xy 47.309589 33.98019)
+        (xy 47.27442 33.942287)
+        (xy 47.270587 33.938156)
+        (xy 47.265707 33.935338)
+        (xy 47.263852 33.933859)
+        (xy 47.257565 33.92824)
+        (xy 45.674321 32.344996)
+        (xy 45.668701 32.338708)
+        (xy 45.648611 32.313516)
+        (xy 45.648608 32.313513)
+        (xy 45.645095 32.309108)
+        (xy 45.640438 32.305932)
+        (xy 45.640435 32.30593)
+        (xy 45.597731 32.276814)
+        (xy 45.59544 32.275188)
+        (xy 45.553822 32.244473)
+        (xy 45.553816 32.24447)
+        (xy 45.549284 32.241125)
+        (xy 45.543965 32.239263)
+        (xy 45.541862 32.238152)
+        (xy 45.541476 32.237919)
+        (xy 45.541052 32.237744)
+        (xy 45.538913 32.236714)
+        (xy 45.534259 32.233541)
+        (xy 45.528876 32.23188)
+        (xy 45.528875 32.23188)
+        (xy 45.479471 32.21664)
+        (xy 45.476802 32.215761)
+        (xy 45.427988 32.198681)
+        (xy 45.427984 32.19868)
+        (xy 45.422665 32.196819)
+        (xy 45.417031 32.196607)
+        (xy 45.414702 32.196167)
+        (xy 45.414256 32.196056)
+        (xy 45.413817 32.196015)
+        (xy 45.411451 32.195658)
+        (xy 45.406073 32.194)
+        (xy 45.400441 32.194)
+        (xy 45.348707 32.194)
+        (xy 45.345896 32.193947)
+        (xy 45.294244 32.192014)
+        (xy 45.294239 32.192014)
+        (xy 45.288614 32.191804)
+        (xy 45.283173 32.193261)
+        (xy 45.280819 32.193527)
+        (xy 45.272401 32.194)
+        (xy 40.923198 32.194)
+        (xy 40.914779 32.193527)
+        (xy 40.88277 32.18992)
+        (xy 40.882765 32.18992)
+        (xy 40.877173 32.18929)
+        (xy 40.871639 32.190336)
+        (xy 40.871636 32.190337)
+        (xy 40.820867 32.199942)
+        (xy 40.818098 32.200413)
+        (xy 40.766918 32.208128)
+        (xy 40.766916 32.208128)
+        (xy 40.761353 32.208967)
+        (xy 40.756282 32.211408)
+        (xy 40.753984 32.212117)
+        (xy 40.753566 32.21222)
+        (xy 40.753143 32.212396)
+        (xy 40.750897 32.213181)
+        (xy 40.745366 32.214229)
+        (xy 40.740392 32.216857)
+        (xy 40.740388 32.216859)
+        (xy 40.694677 32.241017)
+        (xy 40.692171 32.242282)
+        (xy 40.645564 32.264727)
+        (xy 40.645559 32.264729)
+        (xy 40.640491 32.267171)
+        (xy 40.636364 32.270999)
+        (xy 40.634392 32.272344)
+        (xy 40.634007 32.272575)
+        (xy 40.63367 32.272855)
+        (xy 40.631738 32.27428)
+        (xy 40.626765 32.27691)
+        (xy 40.622785 32.280889)
+        (xy 40.622782 32.280892)
+        (xy 40.586213 32.31746)
+        (xy 40.584191 32.319408)
+        (xy 40.546281 32.354584)
+        (xy 40.546276 32.354589)
+        (xy 40.542156 32.358413)
+        (xy 40.539343 32.363283)
+        (xy 40.537856 32.365149)
+        (xy 40.532239 32.371434)
+        (xy 39.075995 33.827678)
+        (xy 39.06971 33.833296)
+        (xy 39.044515 33.853389)
+        (xy 39.04451 33.853394)
+        (xy 39.040108 33.856905)
+        (xy 39.036935 33.861558)
+        (xy 39.036931 33.861563)
+        (xy 39.00781 33.904275)
+        (xy 39.006206 33.906536)
+        (xy 38.972125 33.952716)
+        (xy 38.970264 33.95803)
+        (xy 38.969144 33.960151)
+        (xy 38.968919 33.960524)
+        (xy 38.968745 33.960945)
+        (xy 38.967714 33.963085)
+        (xy 38.964541 33.967741)
+        (xy 38.96288 33.973123)
+        (xy 38.96288 33.973125)
+        (xy 38.947638 34.022535)
+        (xy 38.946759 34.025204)
+        (xy 38.929679 34.074015)
+        (xy 38.929677 34.074024)
+        (xy 38.927819 34.079335)
+        (xy 38.927608 34.08496)
+        (xy 38.927164 34.087308)
+        (xy 38.927057 34.087739)
+        (xy 38.927015 34.088187)
+        (xy 38.926659 34.090543)
+        (xy 38.925 34.095927)
+        (xy 38.925 34.101561)
+        (xy 38.925 34.153293)
+        (xy 38.924947 34.156104)
+        (xy 38.923014 34.207755)
+        (xy 38.923014 34.207759)
+        (xy 38.922804 34.213386)
+        (xy 38.924261 34.218826)
+        (xy 38.924527 34.221181)
+        (xy 38.925 34.229599)
+        (xy 38.925 38.245552)
+        (xy 38.918204 38.276791)
+        (xy 38.891626 38.334987)
+        (xy 38.891624 38.334993)
+        (xy 38.889392 38.339881)
+        (xy 38.888627 38.345195)
+        (xy 38.888626 38.345202)
+        (xy 38.871238 38.466142)
+        (xy 38.869102 38.481)
+        (xy 38.869867 38.486321)
+        (xy 38.888626 38.616797)
+        (xy 38.888627 38.616802)
+        (xy 38.889392 38.622119)
+        (xy 38.891624 38.627008)
+        (xy 38.891626 38.627012)
+        (xy 38.946382 38.746911)
+        (xy 38.946383 38.746912)
+        (xy 38.948618 38.751806)
+        (xy 38.952138 38.755869)
+        (xy 38.95214 38.755871)
+        (xy 38.959017 38.763807)
+        (xy 39.041982 38.859553)
+        (xy 39.046504 38.862459)
+        (xy 39.046505 38.86246)
+        (xy 39.157397 38.933727)
+        (xy 39.161919 38.936633)
+        (xy 39.298715 38.9768)
+        (xy 39.435904 38.9768)
+        (xy 39.441285 38.9768)
+        (xy 39.578081 38.936633)
+        (xy 39.698018 38.859553)
+        (xy 39.791382 38.751806)
+        (xy 39.797396 38.738636)
+        (xy 39.832139 38.70263)
+        (xy 39.881785 38.696395)
+        (xy 39.924354 38.72269)
+        (xy 39.941 38.769876)
+        (xy 39.941 39.789527)
+        (xy 39.935276 39.818305)
+        (xy 39.918976 39.842698)
+        (xy 39.391764 40.36991)
+        (xy 39.224175 40.537499)
+        (xy 39.19219 40.556477)
+        (xy 39.167081 40.56385)
+        (xy 39.167073 40.563853)
+        (xy 39.161919 40.565367)
+        (xy 39.157397 40.568272)
+        (xy 39.157395 40.568274)
+        (xy 39.046505 40.639539)
+        (xy 39.046499 40.639543)
+        (xy 39.041982 40.642447)
+        (xy 39.038461 40.646509)
+        (xy 39.03846 40.646511)
+        (xy 38.95214 40.746128)
+        (xy 38.952136 40.746133)
+        (xy 38.948618 40.750194)
+        (xy 38.946385 40.755082)
+        (xy 38.946382 40.755088)
+        (xy 38.891626 40.874987)
+        (xy 38.891624 40.874993)
+        (xy 38.889392 40.879881)
+        (xy 38.888627 40.885195)
+        (xy 38.888626 40.885202)
+        (xy 38.87189 41.001607)
+        (xy 38.869102 41.021)
+        (xy 38.869867 41.026321)
+        (xy 38.888626 41.156797)
+        (xy 38.888627 41.156802)
+        (xy 38.889392 41.162119)
+        (xy 38.891624 41.167008)
+        (xy 38.891626 41.167012)
+        (xy 38.946382 41.286911)
+        (xy 38.946383 41.286913)
+        (xy 38.948618 41.291806)
+        (xy 38.952138 41.295869)
+        (xy 38.95214 41.295871)
+        (xy 38.984405 41.333106)
+        (xy 39.041982 41.399553)
+        (xy 39.046504 41.402459)
+        (xy 39.046505 41.40246)
+        (xy 39.157397 41.473727)
+        (xy 39.161919 41.476633)
+        (xy 39.298715 41.5168)
+        (xy 39.435904 41.5168)
+        (xy 39.441285 41.5168)
+        (xy 39.578081 41.476633)
+        (xy 39.698018 41.399553)
+        (xy 39.791382 41.291806)
+        (xy 39.838587 41.188438)
+        (xy 39.853814 41.166509)
+        (xy 40.680014 40.340309)
+        (xy 40.686283 40.334706)
+        (xy 40.715892 40.311095)
+        (xy 40.748215 40.263685)
+        (xy 40.749773 40.261489)
+        (xy 40.783875 40.215284)
+        (xy 40.785736 40.209963)
+        (xy 40.786845 40.207866)
+        (xy 40.787079 40.207477)
+        (xy 40.787264 40.207031)
+        (xy 40.78828 40.20492)
+        (xy 40.791459 40.200259)
+        (xy 40.808379 40.145402)
+        (xy 40.809223 40.142838)
+        (xy 40.828181 40.088665)
+        (xy 40.828391 40.083028)
+        (xy 40.828831 40.080706)
+        (xy 40.828943 40.080254)
+        (xy 40.828987 40.079787)
+        (xy 40.829337 40.077461)
+        (xy 40.831 40.072073)
+        (xy 40.831 40.014707)
+        (xy 40.831053 40.011896)
+        (xy 40.831137 40.00966)
+        (xy 40.833196 39.954614)
+        (xy 40.831738 39.949172)
+        (xy 40.831473 39.946819)
+        (xy 40.831 39.938401)
+        (xy 40.831 34.886473)
+        (xy 40.836724 34.857695)
+        (xy 40.853026 34.833299)
+        (xy 41.564299 34.122026)
+        (xy 41.588695 34.105724)
+        (xy 41.617473 34.1)
+        (xy 44.742527 34.1)
+        (xy 44.771305 34.105724)
+        (xy 44.795701 34.122026)
+        (xy 45.379974 34.706299)
+        (xy 45.396276 34.730695)
+        (xy 45.402 34.759473)
+        (xy 45.402 42.7868)
+        (xy 45.391925 42.8244)
+        (xy 45.3644 42.851925)
+        (xy 45.3268 42.862)
+        (xy 45.07688 42.862)
+        (xy 45.04564 42.855204)
+        (xy 45.043605 42.854274)
+        (xy 45.039081 42.851367)
+        (xy 45.033923 42.849852)
+        (xy 45.03392 42.849851)
+        (xy 44.907447 42.812715)
+        (xy 44.907442 42.812714)
+        (xy 44.902285 42.8112)
+        (xy 44.759715 42.8112)
+        (xy 44.754558 42.812714)
+        (xy 44.754552 42.812715)
+        (xy 44.628076 42.849852)
+        (xy 44.628071 42.849854)
+        (xy 44.622919 42.851367)
+        (xy 44.618403 42.854269)
+        (xy 44.618397 42.854272)
+        (xy 44.507505 42.925539)
+        (xy 44.507499 42.925543)
+        (xy 44.502982 42.928447)
+        (xy 44.499461 42.932509)
+        (xy 44.49946 42.932511)
+        (xy 44.41314 43.032128)
+        (xy 44.413136 43.032133)
+        (xy 44.409618 43.036194)
+        (xy 44.407385 43.041082)
+        (xy 44.407382 43.041088)
+        (xy 44.352626 43.160987)
+        (xy 44.352624 43.160993)
+        (xy 44.350392 43.165881)
+        (xy 44.349627 43.171195)
+        (xy 44.349626 43.171202)
+        (xy 44.333415 43.283957)
+        (xy 44.330102 43.307)
+        (xy 44.330867 43.312321)
+        (xy 44.349626 43.442797)
+        (xy 44.349627 43.442802)
+        (xy 44.350392 43.448119)
+        (xy 44.352624 43.453008)
+        (xy 44.352626 43.453012)
+        (xy 44.407382 43.572911)
+        (xy 44.407383 43.572913)
+        (xy 44.409618 43.577806)
+        (xy 44.502982 43.685553)
+        (xy 44.507504 43.688459)
+        (xy 44.507505 43.68846)
+        (xy 44.618397 43.759727)
+        (xy 44.622919 43.762633)
+        (xy 44.759715 43.8028)
+        (xy 44.896904 43.8028)
+        (xy 44.902285 43.8028)
+        (xy 45.039081 43.762633)
+        (xy 45.043606 43.759724)
+        (xy 45.04564 43.758796)
+        (xy 45.07688 43.752)
+        (xy 45.1998 43.752)
+        (xy 45.2374 43.762075)
+        (xy 45.264925 43.7896)
+        (xy 45.275 43.8272)
+        (xy 45.275 50.2798)
+        (xy 45.264925 50.3174)
+        (xy 45.2374 50.344925)
+        (xy 45.1998 50.355)
+        (xy 40.75888 50.355)
+        (xy 40.72764 50.348204)
+        (xy 40.725605 50.347274)
+        (xy 40.721081 50.344367)
+        (xy 40.715923 50.342852)
+        (xy 40.71592 50.342851)
+        (xy 40.589447 50.305715)
+        (xy 40.589442 50.305714)
+        (xy 40.584285 50.3042)
+        (xy 40.441715 50.3042)
+        (xy 40.436558 50.305714)
+        (xy 40.436552 50.305715)
+        (xy 40.310076 50.342852)
+        (xy 40.310071 50.342854)
+        (xy 40.304919 50.344367)
+        (xy 40.300403 50.347269)
+        (xy 40.300397 50.347272)
+        (xy 40.189505 50.418539)
+        (xy 40.189499 50.418543)
+        (xy 40.184982 50.421447)
+        (xy 40.181461 50.425509)
+        (xy 40.18146 50.425511)
+        (xy 40.09514 50.525128)
+        (xy 40.095136 50.525133)
+        (xy 40.091618 50.529194)
+        (xy 40.089385 50.534082)
+        (xy 40.089382 50.534088)
+        (xy 40.034626 50.653987)
+        (xy 40.034624 50.653993)
+        (xy 40.032392 50.658881)
+        (xy 40.031627 50.664195)
+        (xy 40.031626 50.664202)
+        (xy 40.020315 50.742875)
+        (xy 40.012102 50.8)
+        (xy 40.012867 50.805321)
+        (xy 40.031626 50.935797)
+        (xy 40.031627 50.935802)
+        (xy 40.032392 50.941119)
+        (xy 40.034624 50.946008)
+        (xy 40.034626 50.946012)
+        (xy 40.089382 51.065911)
+        (xy 40.089383 51.065913)
+        (xy 40.091618 51.070806)
+        (xy 40.184982 51.178553)
+        (xy 40.189504 51.181459)
+        (xy 40.189505 51.18146)
+        (xy 40.300397 51.252727)
+        (xy 40.304919 51.255633)
+        (xy 40.441715 51.2958)
+        (xy 40.578904 51.2958)
+        (xy 40.584285 51.2958)
+        (xy 40.721081 51.255633)
+        (xy 40.725606 51.252724)
+        (xy 40.72764 51.251796)
+        (xy 40.75888 51.245)
+        (xy 45.1998 51.245)
+        (xy 45.2374 51.255075)
+        (xy 45.264925 51.2826)
+        (xy 45.275 51.3202)
+        (xy 45.275 53.4548)
+        (xy 45.264925 53.4924)
+        (xy 45.2374 53.519925)
+        (xy 45.1998 53.53)
+        (xy 40.669207 53.53)
+        (xy 40.660788 53.529527)
+        (xy 40.62877 53.525919)
+        (xy 40.628765 53.525919)
+        (xy 40.623173 53.525289)
+        (xy 40.617639 53.526335)
+        (xy 40.617636 53.526336)
+        (xy 40.566837 53.535947)
+        (xy 40.564067 53.536418)
+        (xy 40.512924 53.544127)
+        (xy 40.512922 53.544127)
+        (xy 40.507353 53.544967)
+        (xy 40.502279 53.547409)
+        (xy 40.499993 53.548115)
+        (xy 40.499563 53.548221)
+        (xy 40.499138 53.548398)
+        (xy 40.496901 53.54918)
+        (xy 40.491366 53.550228)
+        (xy 40.486391 53.552857)
+        (xy 40.486383 53.55286)
+        (xy 40.440653 53.577028)
+        (xy 40.438147 53.578293)
+        (xy 40.391565 53.600727)
+        (xy 40.391562 53.600728)
+        (xy 40.386491 53.603171)
+        (xy 40.382363 53.606999)
+        (xy 40.380392 53.608344)
+        (xy 40.380007 53.608575)
+        (xy 40.37967 53.608855)
+        (xy 40.377738 53.61028)
+        (xy 40.372765 53.61291)
+        (xy 40.368785 53.616889)
+        (xy 40.368782 53.616892)
+        (xy 40.332213 53.65346)
+        (xy 40.330191 53.655408)
+        (xy 40.292281 53.690584)
+        (xy 40.292276 53.690589)
+        (xy 40.288156 53.694413)
+        (xy 40.285343 53.699283)
+        (xy 40.283856 53.701149)
+        (xy 40.278239 53.707434)
+        (xy 39.075995 54.909678)
+        (xy 39.06971 54.915296)
+        (xy 39.044515 54.935389)
+        (xy 39.04451 54.935394)
+        (xy 39.040108 54.938905)
+        (xy 39.036935 54.943558)
+        (xy 39.036931 54.943563)
+        (xy 39.00781 54.986275)
+        (xy 39.006206 54.988536)
+        (xy 38.972125 55.034716)
+        (xy 38.970264 55.04003)
+        (xy 38.969144 55.042151)
+        (xy 38.968919 55.042524)
+        (xy 38.968745 55.042945)
+        (xy 38.967714 55.045085)
+        (xy 38.964541 55.049741)
+        (xy 38.96288 55.055123)
+        (xy 38.96288 55.055125)
+        (xy 38.947638 55.104535)
+        (xy 38.946759 55.107204)
+        (xy 38.929679 55.156015)
+        (xy 38.929677 55.156024)
+        (xy 38.927819 55.161335)
+        (xy 38.927608 55.16696)
+        (xy 38.927164 55.169308)
+        (xy 38.927057 55.169739)
+        (xy 38.927015 55.170187)
+        (xy 38.926659 55.172543)
+        (xy 38.925 55.177927)
+        (xy 38.925 55.183561)
+        (xy 38.925 55.235293)
+        (xy 38.924947 55.238104)
+        (xy 38.923014 55.289755)
+        (xy 38.923014 55.289759)
+        (xy 38.922804 55.295386)
+        (xy 38.924261 55.300826)
+        (xy 38.924527 55.303181)
+        (xy 38.925 55.311599)
+        (xy 38.925 58.565552)
+        (xy 38.918204 58.596791)
+        (xy 38.891626 58.654987)
+        (xy 38.891624 58.654993)
+        (xy 38.889392 58.659881)
+        (xy 38.888627 58.665195)
+        (xy 38.888626 58.665202)
+        (xy 38.869867 58.795679)
+        (xy 38.869102 58.801)
+        (xy 38.869867 58.806321)
+        (xy 38.888626 58.936797)
+        (xy 38.888627 58.936802)
+        (xy 38.889392 58.942119)
+        (xy 38.891624 58.947008)
+        (xy 38.891626 58.947012)
+        (xy 38.946382 59.066911)
+        (xy 38.946383 59.066913)
+        (xy 38.948618 59.071806)
+        (xy 38.952138 59.075869)
+        (xy 38.95214 59.075871)
+        (xy 38.970421 59.096968)
+        (xy 39.041982 59.179553)
+        (xy 39.046504 59.182459)
+        (xy 39.046505 59.18246)
+        (xy 39.099596 59.21658)
+        (xy 39.161919 59.256633)
+        (xy 39.298715 59.2968)
+        (xy 39.435904 59.2968)
+        (xy 39.441285 59.2968)
+        (xy 39.578081 59.256633)
+        (xy 39.698018 59.179553)
+        (xy 39.791382 59.071806)
+        (xy 39.850608 58.942119)
+        (xy 39.870898 58.801)
+        (xy 39.850608 58.659881)
+        (xy 39.821796 58.596791)
+        (xy 39.815 58.565552)
+        (xy 39.815 55.460473)
+        (xy 39.820724 55.431695)
+        (xy 39.837026 55.407299)
+        (xy 40.802299 54.442026)
+        (xy 40.826695 54.425724)
+        (xy 40.855473 54.42)
+        (xy 45.1998 54.42)
+        (xy 45.2374 54.430075)
+        (xy 45.264925 54.4576)
+        (xy 45.275 54.4952)
+        (xy 45.275 60.5668)
+        (xy 45.264925 60.6044)
+        (xy 45.2374 60.631925)
+        (xy 45.1998 60.642)
+        (xy 45.07688 60.642)
+        (xy 45.04564 60.635204)
+        (xy 45.043605 60.634274)
+        (xy 45.039081 60.631367)
+        (xy 45.033923 60.629852)
+        (xy 45.03392 60.629851)
+        (xy 44.907447 60.592715)
+        (xy 44.907442 60.592714)
+        (xy 44.902285 60.5912)
+        (xy 44.759715 60.5912)
+        (xy 44.754558 60.592714)
+        (xy 44.754552 60.592715)
+        (xy 44.628076 60.629852)
+        (xy 44.628071 60.629854)
+        (xy 44.622919 60.631367)
+        (xy 44.618403 60.634269)
+        (xy 44.618397 60.634272)
+        (xy 44.507505 60.705539)
+        (xy 44.507499 60.705543)
+        (xy 44.502982 60.708447)
+        (xy 44.499461 60.712509)
+        (xy 44.49946 60.712511)
+        (xy 44.41314 60.812128)
+        (xy 44.413136 60.812133)
+        (xy 44.409618 60.816194)
+        (xy 44.407385 60.821082)
+        (xy 44.407382 60.821088)
+        (xy 44.352626 60.940987)
+        (xy 44.352624 60.940993)
+        (xy 44.350392 60.945881)
+        (xy 44.349627 60.951195)
+        (xy 44.349626 60.951202)
+        (xy 44.335834 61.047133)
+        (xy 44.330102 61.087)
+        (xy 44.330867 61.092321)
+        (xy 44.349626 61.222797)
+        (xy 44.349627 61.222802)
+        (xy 44.350392 61.228119)
+        (xy 44.352624 61.233008)
+        (xy 44.352626 61.233012)
+        (xy 44.407382 61.352911)
+        (xy 44.407383 61.352913)
+        (xy 44.409618 61.357806)
+        (xy 44.502982 61.465553)
+        (xy 44.507504 61.468459)
+        (xy 44.507505 61.46846)
+        (xy 44.618397 61.539727)
+        (xy 44.622919 61.542633)
+        (xy 44.759715 61.5828)
+        (xy 44.896904 61.5828)
+        (xy 44.902285 61.5828)
+        (xy 45.039081 61.542633)
+        (xy 45.043606 61.539724)
+        (xy 45.04564 61.538796)
+        (xy 45.07688 61.532)
+        (xy 45.1998 61.532)
+        (xy 45.2374 61.542075)
+        (xy 45.264925 61.5696)
+        (xy 45.275 61.6072)
+        (xy 45.275 68.0598)
+        (xy 45.264925 68.0974)
+        (xy 45.2374 68.124925)
+        (xy 45.1998 68.135)
+        (xy 40.75888 68.135)
+        (xy 40.72764 68.128204)
+        (xy 40.725605 68.127274)
+        (xy 40.721081 68.124367)
+        (xy 40.715923 68.122852)
+        (xy 40.71592 68.122851)
+        (xy 40.589447 68.085715)
+        (xy 40.589442 68.085714)
+        (xy 40.584285 68.0842)
+        (xy 40.441715 68.0842)
+        (xy 40.436558 68.085714)
+        (xy 40.436552 68.085715)
+        (xy 40.310076 68.122852)
+        (xy 40.310071 68.122854)
+        (xy 40.304919 68.124367)
+        (xy 40.300403 68.127269)
+        (xy 40.300397 68.127272)
+        (xy 40.189505 68.198539)
+        (xy 40.189499 68.198543)
+        (xy 40.184982 68.201447)
+        (xy 40.181461 68.205509)
+        (xy 40.18146 68.205511)
+        (xy 40.09514 68.305128)
+        (xy 40.095136 68.305133)
+        (xy 40.091618 68.309194)
+        (xy 40.089385 68.314082)
+        (xy 40.089382 68.314088)
+        (xy 40.034626 68.433987)
+        (xy 40.034624 68.433993)
+        (xy 40.032392 68.438881)
+        (xy 40.031627 68.444195)
+        (xy 40.031626 68.444202)
+        (xy 40.012867 68.574679)
+        (xy 40.012102 68.58)
+        (xy 40.012867 68.585321)
+        (xy 40.031626 68.715797)
+        (xy 40.031627 68.715802)
+        (xy 40.032392 68.721119)
+        (xy 40.034624 68.726008)
+        (xy 40.034626 68.726012)
+        (xy 40.089382 68.845911)
+        (xy 40.089383 68.845913)
+        (xy 40.091618 68.850806)
+        (xy 40.184982 68.958553)
+        (xy 40.189504 68.961459)
+        (xy 40.189505 68.96146)
+        (xy 40.300397 69.032727)
+        (xy 40.304919 69.035633)
+        (xy 40.441715 69.0758)
+        (xy 40.578904 69.0758)
+        (xy 40.584285 69.0758)
+        (xy 40.721081 69.035633)
+        (xy 40.725606 69.032724)
+        (xy 40.72764 69.031796)
+        (xy 40.75888 69.025)
+        (xy 45.1998 69.025)
+        (xy 45.2374 69.035075)
+        (xy 45.264925 69.0626)
+        (xy 45.275 69.1002)
+        (xy 45.275 71.2348)
+        (xy 45.264925 71.2724)
+        (xy 45.2374 71.299925)
+        (xy 45.1998 71.31)
+        (xy 40.669207 71.31)
+        (xy 40.660788 71.309527)
+        (xy 40.62877 71.305919)
+        (xy 40.628765 71.305919)
+        (xy 40.623173 71.305289)
+        (xy 40.617639 71.306335)
+        (xy 40.617636 71.306336)
+        (xy 40.566837 71.315947)
+        (xy 40.564067 71.316418)
+        (xy 40.512924 71.324127)
+        (xy 40.512922 71.324127)
+        (xy 40.507353 71.324967)
+        (xy 40.502279 71.327409)
+        (xy 40.499993 71.328115)
+        (xy 40.499563 71.328221)
+        (xy 40.499138 71.328398)
+        (xy 40.496901 71.32918)
+        (xy 40.491366 71.330228)
+        (xy 40.486391 71.332857)
+        (xy 40.486383 71.33286)
+        (xy 40.440653 71.357028)
+        (xy 40.438147 71.358293)
+        (xy 40.391565 71.380727)
+        (xy 40.391562 71.380728)
+        (xy 40.386491 71.383171)
+        (xy 40.382363 71.386999)
+        (xy 40.380392 71.388344)
+        (xy 40.380007 71.388575)
+        (xy 40.37967 71.388855)
+        (xy 40.377738 71.39028)
+        (xy 40.372765 71.39291)
+        (xy 40.368785 71.396889)
+        (xy 40.368782 71.396892)
+        (xy 40.332213 71.43346)
+        (xy 40.330191 71.435408)
+        (xy 40.292281 71.470584)
+        (xy 40.292276 71.470589)
+        (xy 40.288156 71.474413)
+        (xy 40.285343 71.479283)
+        (xy 40.283856 71.481149)
+        (xy 40.278239 71.487434)
+        (xy 39.075995 72.689678)
+        (xy 39.06971 72.695296)
+        (xy 39.044515 72.715389)
+        (xy 39.04451 72.715394)
+        (xy 39.040108 72.718905)
+        (xy 39.036935 72.723558)
+        (xy 39.036931 72.723563)
+        (xy 39.00781 72.766275)
+        (xy 39.006206 72.768536)
+        (xy 38.972125 72.814716)
+        (xy 38.970264 72.82003)
+        (xy 38.969144 72.822151)
+        (xy 38.968919 72.822524)
+        (xy 38.968745 72.822945)
+        (xy 38.967714 72.825085)
+        (xy 38.964541 72.829741)
+        (xy 38.96288 72.835123)
+        (xy 38.96288 72.835125)
+        (xy 38.947638 72.884535)
+        (xy 38.946759 72.887204)
+        (xy 38.929679 72.936015)
+        (xy 38.929677 72.936024)
+        (xy 38.927819 72.941335)
+        (xy 38.927608 72.94696)
+        (xy 38.927164 72.949308)
+        (xy 38.927057 72.949739)
+        (xy 38.927015 72.950187)
+        (xy 38.926659 72.952543)
+        (xy 38.925 72.957927)
+        (xy 38.925 72.963561)
+        (xy 38.925 73.015293)
+        (xy 38.924947 73.018104)
+        (xy 38.923014 73.069755)
+        (xy 38.923014 73.069759)
+        (xy 38.922804 73.075386)
+        (xy 38.924261 73.080826)
+        (xy 38.924527 73.083181)
+        (xy 38.925 73.091599)
+        (xy 38.925 76.345552)
+        (xy 38.918204 76.376791)
+        (xy 38.891626 76.434987)
+        (xy 38.891624 76.434993)
+        (xy 38.889392 76.439881)
+        (xy 38.888627 76.445195)
+        (xy 38.888626 76.445202)
+        (xy 38.872466 76.557603)
+        (xy 38.869102 76.581)
+        (xy 38.869867 76.586321)
+        (xy 38.888626 76.716797)
+        (xy 38.888627 76.716802)
+        (xy 38.889392 76.722119)
+        (xy 38.891624 76.727008)
+        (xy 38.891626 76.727012)
+        (xy 38.946382 76.846911)
+        (xy 38.946383 76.846913)
+        (xy 38.948618 76.851806)
+        (xy 39.041982 76.959553)
+        (xy 39.046504 76.962459)
+        (xy 39.046505 76.96246)
+        (xy 39.157397 77.033727)
+        (xy 39.161919 77.036633)
+        (xy 39.298715 77.0768)
+        (xy 39.435904 77.0768)
+        (xy 39.441285 77.0768)
+        (xy 39.578081 77.036633)
+        (xy 39.698018 76.959553)
+        (xy 39.791382 76.851806)
+        (xy 39.850608 76.722119)
+        (xy 39.870898 76.581)
+        (xy 39.850608 76.439881)
+        (xy 39.821796 76.376791)
+        (xy 39.815 76.345552)
+        (xy 39.815 73.240473)
+        (xy 39.820724 73.211695)
+        (xy 39.837026 73.187299)
+        (xy 40.802299 72.222026)
+        (xy 40.826695 72.205724)
+        (xy 40.855473 72.2)
+        (xy 45.1998 72.2)
+        (xy 45.2374 72.210075)
+        (xy 45.264925 72.2376)
+        (xy 45.275 72.2752)
+        (xy 45.275 78.3468)
+        (xy 45.264925 78.3844)
+        (xy 45.2374 78.411925)
+        (xy 45.1998 78.422)
+        (xy 45.07688 78.422)
+        (xy 45.04564 78.415204)
+        (xy 45.043605 78.414274)
+        (xy 45.039081 78.411367)
+        (xy 45.033923 78.409852)
+        (xy 45.03392 78.409851)
+        (xy 44.907447 78.372715)
+        (xy 44.907442 78.372714)
+        (xy 44.902285 78.3712)
+        (xy 44.759715 78.3712)
+        (xy 44.754558 78.372714)
+        (xy 44.754552 78.372715)
+        (xy 44.628076 78.409852)
+        (xy 44.628071 78.409854)
+        (xy 44.622919 78.411367)
+        (xy 44.618403 78.414269)
+        (xy 44.618397 78.414272)
+        (xy 44.507505 78.485539)
+        (xy 44.507499 78.485543)
+        (xy 44.502982 78.488447)
+        (xy 44.499461 78.492509)
+        (xy 44.49946 78.492511)
+        (xy 44.41314 78.592128)
+        (xy 44.413136 78.592133)
+        (xy 44.409618 78.596194)
+        (xy 44.407385 78.601082)
+        (xy 44.407382 78.601088)
+        (xy 44.352626 78.720987)
+        (xy 44.352624 78.720993)
+        (xy 44.350392 78.725881)
+        (xy 44.349627 78.731195)
+        (xy 44.349626 78.731202)
+        (xy 44.335817 78.827249)
+        (xy 44.330102 78.867)
+        (xy 44.330867 78.872321)
+        (xy 44.349626 79.002797)
+        (xy 44.349627 79.002802)
+        (xy 44.350392 79.008119)
+        (xy 44.352624 79.013008)
+        (xy 44.352626 79.013012)
+        (xy 44.407382 79.132911)
+        (xy 44.407383 79.132913)
+        (xy 44.409618 79.137806)
+        (xy 44.502982 79.245553)
+        (xy 44.507504 79.248459)
+        (xy 44.507505 79.24846)
+        (xy 44.618397 79.319727)
+        (xy 44.622919 79.322633)
+        (xy 44.759715 79.3628)
+        (xy 44.896904 79.3628)
+        (xy 44.902285 79.3628)
+        (xy 45.039081 79.322633)
+        (xy 45.043606 79.319724)
+        (xy 45.04564 79.318796)
+        (xy 45.07688 79.312)
+        (xy 45.1998 79.312)
+        (xy 45.2374 79.322075)
+        (xy 45.264925 79.3496)
+        (xy 45.275 79.3872)
+        (xy 45.275 85.8398)
+        (xy 45.264925 85.8774)
+        (xy 45.2374 85.904925)
+        (xy 45.1998 85.915)
+        (xy 40.75888 85.915)
+        (xy 40.72764 85.908204)
+        (xy 40.725605 85.907274)
+        (xy 40.721081 85.904367)
+        (xy 40.715923 85.902852)
+        (xy 40.71592 85.902851)
+        (xy 40.589447 85.865715)
+        (xy 40.589442 85.865714)
+        (xy 40.584285 85.8642)
+        (xy 40.441715 85.8642)
+        (xy 40.436558 85.865714)
+        (xy 40.436552 85.865715)
+        (xy 40.310076 85.902852)
+        (xy 40.310071 85.902854)
+        (xy 40.304919 85.904367)
+        (xy 40.300403 85.907269)
+        (xy 40.300397 85.907272)
+        (xy 40.189505 85.978539)
+        (xy 40.189499 85.978543)
+        (xy 40.184982 85.981447)
+        (xy 40.181461 85.985509)
+        (xy 40.18146 85.985511)
+        (xy 40.09514 86.085128)
+        (xy 40.095136 86.085133)
+        (xy 40.091618 86.089194)
+        (xy 40.089385 86.094082)
+        (xy 40.089382 86.094088)
+        (xy 40.034626 86.213987)
+        (xy 40.034624 86.213993)
+        (xy 40.032392 86.218881)
+        (xy 40.031627 86.224195)
+        (xy 40.031626 86.224202)
+        (xy 40.018552 86.315139)
+        (xy 40.012102 86.36)
+        (xy 40.012867 86.365321)
+        (xy 40.031626 86.495797)
+        (xy 40.031627 86.495802)
+        (xy 40.032392 86.501119)
+        (xy 40.034624 86.506008)
+        (xy 40.034626 86.506012)
+        (xy 40.089382 86.625911)
+        (xy 40.089383 86.625913)
+        (xy 40.091618 86.630806)
+        (xy 40.184982 86.738553)
+        (xy 40.189504 86.741459)
+        (xy 40.189505 86.74146)
+        (xy 40.300397 86.812727)
+        (xy 40.304919 86.815633)
+        (xy 40.441715 86.8558)
+        (xy 40.578904 86.8558)
+        (xy 40.584285 86.8558)
+        (xy 40.721081 86.815633)
+        (xy 40.725606 86.812724)
+        (xy 40.72764 86.811796)
+        (xy 40.75888 86.805)
+        (xy 45.1998 86.805)
+        (xy 45.2374 86.815075)
+        (xy 45.264925 86.8426)
+        (xy 45.275 86.8802)
+        (xy 45.275 89.0148)
+        (xy 45.264925 89.0524)
+        (xy 45.2374 89.079925)
+        (xy 45.1998 89.09)
+        (xy 40.669207 89.09)
+        (xy 40.660788 89.089527)
+        (xy 40.62877 89.085919)
+        (xy 40.628765 89.085919)
+        (xy 40.623173 89.085289)
+        (xy 40.617639 89.086335)
+        (xy 40.617636 89.086336)
+        (xy 40.566837 89.095947)
+        (xy 40.564067 89.096418)
+        (xy 40.512924 89.104127)
+        (xy 40.512922 89.104127)
+        (xy 40.507353 89.104967)
+        (xy 40.502279 89.107409)
+        (xy 40.499993 89.108115)
+        (xy 40.499563 89.108221)
+        (xy 40.499138 89.108398)
+        (xy 40.496901 89.10918)
+        (xy 40.491366 89.110228)
+        (xy 40.486391 89.112857)
+        (xy 40.486383 89.11286)
+        (xy 40.440653 89.137028)
+        (xy 40.438147 89.138293)
+        (xy 40.391565 89.160727)
+        (xy 40.391562 89.160728)
+        (xy 40.386491 89.163171)
+        (xy 40.382363 89.166999)
+        (xy 40.380392 89.168344)
+        (xy 40.380007 89.168575)
+        (xy 40.37967 89.168855)
+        (xy 40.377738 89.17028)
+        (xy 40.372765 89.17291)
+        (xy 40.368785 89.176889)
+        (xy 40.368782 89.176892)
+        (xy 40.332213 89.21346)
+        (xy 40.330191 89.215408)
+        (xy 40.292281 89.250584)
+        (xy 40.292276 89.250589)
+        (xy 40.288156 89.254413)
+        (xy 40.285343 89.259283)
+        (xy 40.283856 89.261149)
+        (xy 40.278239 89.267434)
+        (xy 39.075995 90.469678)
+        (xy 39.06971 90.475296)
+        (xy 39.044515 90.495389)
+        (xy 39.04451 90.495394)
+        (xy 39.040108 90.498905)
+        (xy 39.036935 90.503558)
+        (xy 39.036931 90.503563)
+        (xy 39.00781 90.546275)
+        (xy 39.006206 90.548536)
+        (xy 38.972125 90.594716)
+        (xy 38.970264 90.60003)
+        (xy 38.969144 90.602151)
+        (xy 38.968919 90.602524)
+        (xy 38.968745 90.602945)
+        (xy 38.967714 90.605085)
+        (xy 38.964541 90.609741)
+        (xy 38.96288 90.615123)
+        (xy 38.96288 90.615125)
+        (xy 38.947638 90.664535)
+        (xy 38.946759 90.667204)
+        (xy 38.929679 90.716015)
+        (xy 38.929677 90.716024)
+        (xy 38.927819 90.721335)
+        (xy 38.927608 90.72696)
+        (xy 38.927164 90.729308)
+        (xy 38.927057 90.729739)
+        (xy 38.927015 90.730187)
+        (xy 38.926659 90.732543)
+        (xy 38.925 90.737927)
+        (xy 38.925 90.743561)
+        (xy 38.925 90.795293)
+        (xy 38.924947 90.798104)
+        (xy 38.923014 90.849755)
+        (xy 38.923014 90.849759)
+        (xy 38.922804 90.855386)
+        (xy 38.924261 90.860826)
+        (xy 38.924527 90.863181)
+        (xy 38.925 90.871599)
+        (xy 38.925 94.125552)
+        (xy 38.918204 94.156791)
+        (xy 38.891626 94.214987)
+        (xy 38.891624 94.214993)
+        (xy 38.889392 94.219881)
+        (xy 38.888627 94.225195)
+        (xy 38.888626 94.225202)
+        (xy 38.873296 94.331827)
+        (xy 38.869102 94.361)
+        (xy 36.369821 94.361)
+        (xy 36.483158 94.164694)
+        (xy 36.639252 93.82995)
+        (xy 36.765577 93.482875)
+        (xy 36.861172 93.126112)
+        (xy 36.925309 92.762374)
+        (xy 36.9575 92.39443)
+        (xy 36.9575 92.209755)
+        (xy 36.9575 92.154904)
+        (xy 36.9575 92.154903)
+        (xy 36.9575 87.138827)
+        (xy 38.285289 87.138827)
+        (xy 38.286335 87.14436)
+        (xy 38.286336 87.144362)
+        (xy 38.295947 87.19516)
+        (xy 38.296418 87.197931)
+        (xy 38.304967 87.254647)
+        (xy 38.307411 87.259722)
+        (xy 38.30811 87.261988)
+        (xy 38.308221 87.262435)
+        (xy 38.308394 87.262853)
+        (xy 38.309181 87.265102)
+        (xy 38.310228 87.270634)
+        (xy 38.312859 87.275612)
+        (xy 38.337022 87.321332)
+        (xy 38.338281 87.323825)
+        (xy 38.363171 87.375509)
+        (xy 38.367 87.379636)
+        (xy 38.36834 87.381601)
+        (xy 38.368575 87.381992)
+        (xy 38.368863 87.382339)
+        (xy 38.370278 87.384256)
+        (xy 38.37291 87.389235)
+        (xy 38.376894 87.393219)
+        (xy 38.413458 87.429783)
+        (xy 38.415409 87.431808)
+        (xy 38.454413 87.473844)
+        (xy 38.459291 87.47666)
+        (xy 38.461148 87.478141)
+        (xy 38.467435 87.48376)
+        (xy 38.886183 87.902508)
+        (xy 38.901413 87.924442)
+        (xy 38.948618 88.027806)
+        (xy 38.952138 88.031869)
+        (xy 38.95214 88.031871)
+        (xy 38.963922 88.045468)
+        (xy 39.041982 88.135553)
+        (xy 39.046504 88.138459)
+        (xy 39.046505 88.13846)
+        (xy 39.157397 88.209727)
+        (xy 39.161919 88.212633)
+        (xy 39.298715 88.2528)
+        (xy 39.435904 88.2528)
+        (xy 39.441285 88.2528)
+        (xy 39.578081 88.212633)
+        (xy 39.698018 88.135553)
+        (xy 39.791382 88.027806)
+        (xy 39.850608 87.898119)
+        (xy 39.870898 87.757)
+        (xy 39.850608 87.615881)
+        (xy 39.791382 87.486194)
+        (xy 39.784356 87.478086)
+        (xy 39.725538 87.410207)
+        (xy 39.698018 87.378447)
+        (xy 39.693496 87.375541)
+        (xy 39.693494 87.375539)
+        (xy 39.582602 87.304272)
+        (xy 39.582599 87.30427)
+        (xy 39.578081 87.301367)
+        (xy 39.54781 87.292478)
+        (xy 39.515824 87.273499)
+        (xy 39.202026 86.959701)
+        (xy 39.185724 86.935305)
+        (xy 39.18 86.906527)
+        (xy 39.18 85.051473)
+        (xy 39.185724 85.022695)
+        (xy 39.202023 84.998301)
+        (xy 39.664023 84.5363)
+        (xy 39.670291 84.530699)
+        (xy 39.699892 84.507095)
+        (xy 39.732214 84.459684)
+        (xy 39.733803 84.457447)
+        (xy 39.767875 84.411283)
+        (xy 39.769739 84.405953)
+        (xy 39.770834 84.403882)
+        (xy 39.771077 84.403478)
+        (xy 39.77108 84.403472)
+        (xy 39.77126 84.403039)
+        (xy 39.77228 84.400919)
+        (xy 39.775459 84.396259)
+        (xy 39.79238 84.341399)
+        (xy 39.793224 84.338835)
+        (xy 39.812181 84.284665)
+        (xy 39.812391 84.279027)
+        (xy 39.812831 84.276705)
+        (xy 39.812942 84.276257)
+        (xy 39.812987 84.275779)
+        (xy 39.813335 84.273466)
+        (xy 39.815 84.268073)
+        (xy 39.815 84.210724)
+        (xy 39.815053 84.207912)
+        (xy 39.816422 84.171325)
+        (xy 39.817197 84.150613)
+        (xy 39.815737 84.145167)
+        (xy 39.815473 84.142817)
+        (xy 39.815 84.134397)
+        (xy 39.815 81.388448)
+        (xy 39.821796 81.357209)
+        (xy 39.831934 81.33501)
+        (xy 39.850608 81.294119)
+        (xy 39.870898 81.153)
+        (xy 39.850608 81.011881)
+        (xy 39.791382 80.882194)
+        (xy 39.779046 80.867958)
+        (xy 39.760325 80.846352)
+        (xy 39.698018 80.774447)
+        (xy 39.693496 80.771541)
+        (xy 39.693494 80.771539)
+        (xy 39.582602 80.700272)
+        (xy 39.582599 80.70027)
+        (xy 39.578081 80.697367)
+        (xy 39.572925 80.695853)
+        (xy 39.572923 80.695852)
+        (xy 39.446447 80.658715)
+        (xy 39.446442 80.658714)
+        (xy 39.441285 80.6572)
+        (xy 39.298715 80.6572)
+        (xy 39.293558 80.658714)
+        (xy 39.293552 80.658715)
+        (xy 39.167076 80.695852)
+        (xy 39.167071 80.695854)
+        (xy 39.161919 80.697367)
+        (xy 39.157403 80.700269)
+        (xy 39.157397 80.700272)
+        (xy 39.046505 80.771539)
+        (xy 39.046499 80.771543)
+        (xy 39.041982 80.774447)
+        (xy 39.038461 80.778509)
+        (xy 39.03846 80.778511)
+        (xy 38.95214 80.878128)
+        (xy 38.952136 80.878133)
+        (xy 38.948618 80.882194)
+        (xy 38.946385 80.887082)
+        (xy 38.946382 80.887088)
+        (xy 38.891626 81.006987)
+        (xy 38.891624 81.006993)
+        (xy 38.889392 81.011881)
+        (xy 38.888627 81.017195)
+        (xy 38.888626 81.017202)
+        (xy 38.871752 81.134568)
+        (xy 38.869102 81.153)
+        (xy 38.869867 81.158321)
+        (xy 38.888626 81.288797)
+        (xy 38.888627 81.288802)
+        (xy 38.889392 81.294119)
+        (xy 38.891625 81.299008)
+        (xy 38.891626 81.299012)
+        (xy 38.918204 81.357209)
+        (xy 38.925 81.388448)
+        (xy 38.925 83.985527)
+        (xy 38.919276 84.014305)
+        (xy 38.902976 84.038698)
+        (xy 38.551616 84.390058)
+        (xy 38.440995 84.500679)
+        (xy 38.43471 84.506296)
+        (xy 38.409515 84.526389)
+        (xy 38.40951 84.526394)
+        (xy 38.405108 84.529905)
+        (xy 38.401935 84.534558)
+        (xy 38.401931 84.534563)
+        (xy 38.37281 84.577275)
+        (xy 38.371206 84.579536)
+        (xy 38.337125 84.625716)
+        (xy 38.335264 84.63103)
+        (xy 38.334144 84.633151)
+        (xy 38.333919 84.633524)
+        (xy 38.333745 84.633945)
+        (xy 38.332714 84.636085)
+        (xy 38.329541 84.640741)
+        (xy 38.32788 84.646123)
+        (xy 38.32788 84.646125)
+        (xy 38.312638 84.695535)
+        (xy 38.311759 84.698204)
+        (xy 38.294679 84.747015)
+        (xy 38.294677 84.747024)
+        (xy 38.292819 84.752335)
+        (xy 38.292608 84.75796)
+        (xy 38.292164 84.760308)
+        (xy 38.292057 84.760739)
+        (xy 38.292015 84.761187)
+        (xy 38.291659 84.763543)
+        (xy 38.29 84.768927)
+        (xy 38.29 84.774561)
+        (xy 38.29 84.826293)
+        (xy 38.289947 84.829104)
+        (xy 38.288014 84.880755)
+        (xy 38.288014 84.880759)
+        (xy 38.287804 84.886386)
+        (xy 38.289261 84.891826)
+        (xy 38.289527 84.894181)
+        (xy 38.29 84.902599)
+        (xy 38.29 87.092793)
+        (xy 38.289527 87.101212)
+        (xy 38.285919 87.133229)
+        (xy 38.285919 87.133233)
+        (xy 38.285289 87.138827)
+        (xy 36.9575 87.138827)
+        (xy 36.9575 81.337471)
+        (xy 36.957661 81.332553)
+        (xy 36.960529 81.288797)
+        (xy 36.972461 81.106726)
+        (xy 36.973741 81.097002)
+        (xy 37.017412 80.877449)
+        (xy 37.019953 80.867965)
+        (xy 37.091907 80.655995)
+        (xy 37.095658 80.646937)
+        (xy 37.194667 80.446166)
+        (xy 37.199574 80.437666)
+        (xy 37.318732 80.259332)
+        (xy 37.360071 80.228959)
+        (xy 37.419081 80.211633)
+        (xy 37.539018 80.134553)
+        (xy 37.632382 80.026806)
+        (xy 37.691608 79.897119)
+        (xy 37.711898 79.756)
+        (xy 37.691608 79.614881)
+        (xy 37.632382 79.485194)
+        (xy 37.622441 79.473722)
+        (xy 37.591418 79.437919)
+        (xy 37.539018 79.377447)
+        (xy 37.534496 79.374541)
+        (xy 37.534494 79.374539)
+        (xy 37.423602 79.303272)
+        (xy 37.423599 79.30327)
+        (xy 37.419081 79.300367)
+        (xy 37.413925 79.298853)
+        (xy 37.413923 79.298852)
+        (xy 37.287447 79.261715)
+        (xy 37.287442 79.261714)
+        (xy 37.282285 79.2602)
+        (xy 37.139715 79.2602)
+        (xy 37.134558 79.261714)
+        (xy 37.134552 79.261715)
+        (xy 37.008076 79.298852)
+        (xy 37.008071 79.298854)
+        (xy 37.002919 79.300367)
+        (xy 36.998403 79.303269)
+        (xy 36.998397 79.303272)
+        (xy 36.887505 79.374539)
+        (xy 36.887499 79.374543)
+        (xy 36.882982 79.377447)
+        (xy 36.879461 79.381509)
+        (xy 36.87946 79.381511)
+        (xy 36.79314 79.481128)
+        (xy 36.793136 79.481133)
+        (xy 36.789618 79.485194)
+        (xy 36.787385 79.490082)
+        (xy 36.787382 79.490088)
+        (xy 36.732626 79.609987)
+        (xy 36.732624 79.609993)
+        (xy 36.730392 79.614881)
+        (xy 36.729627 79.620195)
+        (xy 36.729626 79.620202)
+        (xy 36.717733 79.702923)
+        (xy 36.710102 79.756)
+        (xy 36.710867 79.761321)
+        (xy 36.710867 79.7667)
+        (xy 36.709858 79.7667)
+        (xy 36.708527 79.788419)
+        (xy 36.694751 79.815595)
+        (xy 36.662758 79.855714)
+        (xy 36.662753 79.85572)
+        (xy 36.66145 79.857355)
+        (xy 36.660345 79.859112)
+        (xy 36.660334 79.859129)
+        (xy 36.510217 80.098041)
+        (xy 36.510211 80.098051)
+        (xy 36.5091 80.09982)
+        (xy 36.508193 80.101701)
+        (xy 36.508187 80.101714)
+        (xy 36.385769 80.355919)
+        (xy 36.385765 80.355926)
+        (xy 36.384855 80.357818)
+        (xy 36.384162 80.359797)
+        (xy 36.384158 80.359808)
+        (xy 36.290973 80.62612)
+        (xy 36.29097 80.626129)
+        (xy 36.290279 80.628105)
+        (xy 36.289815 80.630133)
+        (xy 36.289811 80.630151)
+        (xy 36.227172 80.904598)
+        (xy 36.22656 80.907281)
+        (xy 36.226325 80.909359)
+        (xy 36.226323 80.909376)
+        (xy 36.195588 81.182173)
+        (xy 36.194499 81.191836)
+        (xy 36.194499 81.193951)
+        (xy 36.194499 81.193952)
+        (xy 36.1945 81.271351)
+        (xy 36.1945 92.207917)
+        (xy 36.194409 92.211607)
+        (xy 36.177987 92.545861)
+        (xy 36.177264 92.553205)
+        (xy 36.128428 92.882431)
+        (xy 36.126988 92.889669)
+        (xy 36.04612 93.212511)
+        (xy 36.043978 93.219573)
+        (xy 35.931853 93.53294)
+        (xy 35.929029 93.539758)
+        (xy 35.78673 93.840624)
+        (xy 35.783251 93.847132)
+        (xy 35.612146 94.132604)
+        (xy 35.608046 94.138741)
+        (xy 35.40978 94.406071)
+        (xy 35.405098 94.411775)
+        (xy 35.180331 94.659766)
+        (xy 35.177786 94.662439)
+        (xy 35.098796 94.74143)
+        (xy 35.060013 94.780213)
+        (xy 35.060005 94.780219)
+        (xy 34.954877 94.885347)
+        (xy 34.954867 94.885357)
+        (xy 34.953562 94.886663)
+        (xy 34.952389 94.888091)
+        (xy 34.952382 94.8881)
+        (xy 34.770862 95.109284)
+        (xy 34.76256 95.1194)
+        (xy 34.761546 95.120917)
+        (xy 34.761536 95.120931)
+        (xy 34.596315 95.368202)
+        (xy 34.596303 95.368221)
+        (xy 34.59529 95.369738)
+        (xy 34.59442 95.371365)
+        (xy 34.594415 95.371374)
+        (xy 34.454237 95.633628)
+        (xy 34.454229 95.633644)
+        (xy 34.453363 95.635265)
+        (xy 34.452662 95.636956)
+        (xy 34.452655 95.636972)
+        (xy 34.339372 95.910464)
+        (xy 34.338146 95.913425)
+        (xy 34.337616 95.915171)
+        (xy 34.337611 95.915186)
+        (xy 34.251281 96.199779)
+        (xy 34.251276 96.199795)
+        (xy 34.250748 96.201539)
+        (xy 34.25039 96.203335)
+        (xy 34.250389 96.203342)
+        (xy 34.19237 96.495017)
+        (xy 34.192366 96.495037)
+        (xy 34.19201 96.496832)
+        (xy 34.19183 96.498653)
+        (xy 34.191828 96.498671)
+        (xy 34.162679 96.794634)
+        (xy 34.162678 96.794652)
+        (xy 34.1625 96.796461)
+        (xy 34.1625 96.798297)
+        (xy 34.1625 99.141876)
+        (xy 34.162268 99.147779)
+        (xy 34.149936 99.304394)
+        (xy 34.14809 99.316048)
+        (xy 34.112102 99.465929)
+        (xy 34.108455 99.477153)
+        (xy 34.049464 99.619554)
+        (xy 34.044106 99.630067)
+        (xy 33.963561 99.761493)
+        (xy 33.956624 99.77104)
+        (xy 33.855984 99.888863)
+        (xy 33.848387 99.89656)
+        (xy 33.703384 100.023724)
+        (xy 33.69558 100.029712)
+        (xy 33.641742 100.065686)
+        (xy 33.607334 100.077998)
+        (xy 33.571185 100.072636)
+        (xy 33.541832 100.050866)
+        (xy 33.494504 99.993196)
+        (xy 33.494503 99.993195)
+        (xy 33.49216 99.99034)
+        (xy 33.385808 99.903059)
+        (xy 33.336506 99.862598)
+        (xy 33.336503 99.862596)
+        (xy 33.333647 99.860252)
+        (xy 33.152801 99.763588)
+        (xy 33.149274 99.762518)
+        (xy 33.149269 99.762516)
+        (xy 32.960103 99.705133)
+        (xy 32.960101 99.705132)
+        (xy 32.956572 99.704062)
+        (xy 32.952901 99.7037)
+        (xy 32.952899 99.7037)
+        (xy 32.756176 99.684325)
+        (xy 32.7525 99.683963)
+        (xy 32.748824 99.684325)
+        (xy 32.5521 99.7037)
+        (xy 32.552096 99.7037)
+        (xy 32.548428 99.704062)
+        (xy 32.5449 99.705132)
+        (xy 32.544896 99.705133)
+        (xy 32.35573 99.762516)
+        (xy 32.355722 99.762519)
+        (xy 32.352199 99.763588)
+        (xy 32.348947 99.765325)
+        (xy 32.348945 99.765327)
+        (xy 32.174611 99.85851)
+        (xy 32.174606 99.858512)
+        (xy 32.171353 99.860252)
+        (xy 32.1685 99.862593)
+        (xy 32.168493 99.862598)
+        (xy 32.015695 99.987996)
+        (xy 32.015689 99.988001)
+        (xy 32.01284 99.99034)
+        (xy 32.010501 99.993189)
+        (xy 32.010496 99.993195)
+        (xy 31.885098 100.145993)
+        (xy 31.885093 100.146)
+        (xy 31.882752 100.148853)
+        (xy 31.881012 100.152106)
+        (xy 31.88101 100.152111)
+        (xy 31.8587 100.193851)
+        (xy 31.786088 100.329699)
+        (xy 31.785019 100.333222)
+        (xy 31.785016 100.33323)
+        (xy 31.749634 100.449869)
+        (xy 31.726562 100.525928)
+        (xy 31.7262 100.529596)
+        (xy 31.7262 100.5296)
+        (xy 31.706825 100.726324)
+        (xy 31.706463 100.73)
+        (xy 31.257673 100.73)
+        (xy 31.257673 100.726325)
+        (xy 31.238307 100.529701)
+        (xy 31.236872 100.522491)
+        (xy 31.17952 100.333426)
+        (xy 31.176707 100.326634)
+        (xy 31.08357 100.152386)
+        (xy 31.079488 100.146278)
+        (xy 31.039439 100.097477)
+        (xy 31.032595 100.092741)
+        (xy 31.025316 100.096787)
+        (xy 30.399105 100.722999)
+        (xy 30.395063 100.73)
+        (xy 30.029936 100.73)
+        (xy 30.025894 100.722999)
+        (xy 29.399682 100.096787)
+        (xy 29.392403 100.092742)
+        (xy 29.385558 100.097479)
+        (xy 29.345508 100.146281)
+        (xy 29.341431 100.152383)
+        (xy 29.248292 100.326634)
+        (xy 29.245479 100.333426)
+        (xy 29.188127 100.522491)
+        (xy 29.186692 100.529701)
+        (xy 29.167327 100.726325)
+        (xy 29.167327 100.733675)
+        (xy 25 100.733675)
+        (xy 25 99.909903)
+        (xy 29.575242 99.909903)
+        (xy 29.579287 99.917182)
+        (xy 30.205499 100.543394)
+        (xy 30.2125 100.547436)
+        (xy 30.2195 100.543394)
+        (xy 30.845711 99.917182)
+        (xy 30.849757 99.909903)
+        (xy 30.845021 99.903059)
+        (xy 30.796222 99.863011)
+        (xy 30.790113 99.858929)
+        (xy 30.615865 99.765792)
+        (xy 30.609073 99.762979)
+        (xy 30.420008 99.705627)
+        (xy 30.412798 99.704192)
+        (xy 30.216175 99.684827)
+        (xy 30.208825 99.684827)
+        (xy 30.012201 99.704192)
+        (xy 30.004991 99.705627)
+        (xy 29.815926 99.762979)
+        (xy 29.809134 99.765792)
+        (xy 29.634883 99.858931)
+        (xy 29.628781 99.863008)
+        (xy 29.579979 99.903058)
+        (xy 29.575242 99.909903)
+        (xy 25 99.909903)
+        (xy 25 99.010095)
+        (xy 29.575241 99.010095)
+        (xy 29.579977 99.016939)
+        (xy 29.628778 99.056988)
+        (xy 29.634886 99.06107)
+        (xy 29.809134 99.154207)
+        (xy 29.815926 99.15702)
+        (xy 30.004991 99.214372)
+        (xy 30.012201 99.215807)
+        (xy 30.208825 99.235173)
+        (xy 30.216175 99.235173)
+        (xy 30.412798 99.215807)
+        (xy 30.420008 99.214372)
+        (xy 30.609073 99.15702)
+        (xy 30.615865 99.154207)
+        (xy 30.790113 99.06107)
+        (xy 30.796221 99.056988)
+        (xy 30.84502 99.016939)
+        (xy 30.849757 99.010096)
+        (xy 30.845711 99.002816)
+        (xy 30.2195 98.376605)
+        (xy 30.2125 98.372563)
+        (xy 30.205499 98.376605)
+        (xy 29.579287 99.002816)
+        (xy 29.575241 99.010095)
+        (xy 25 99.010095)
+        (xy 25 98.193675)
+        (xy 29.167327 98.193675)
+        (xy 29.186692 98.390298)
+        (xy 29.188127 98.397508)
+        (xy 29.245479 98.586573)
+        (xy 29.248292 98.593365)
+        (xy 29.341429 98.767613)
+        (xy 29.345511 98.773722)
+        (xy 29.385559 98.822521)
+        (xy 29.392403 98.827257)
+        (xy 29.399682 98.823211)
+        (xy 30.025894 98.197)
+        (xy 30.029936 98.19)
+        (xy 30.395063 98.19)
+        (xy 30.399105 98.197)
+        (xy 31.025316 98.823211)
+        (xy 31.032596 98.827257)
+        (xy 31.039439 98.82252)
+        (xy 31.079488 98.773721)
+        (xy 31.08357 98.767613)
+        (xy 31.176707 98.593365)
+        (xy 31.17952 98.586573)
+        (xy 31.236872 98.397508)
+        (xy 31.238307 98.390298)
+        (xy 31.257673 98.193675)
+        (xy 31.257673 98.19)
+        (xy 31.706463 98.19)
+        (xy 31.706825 98.193675)
+        (xy 31.706825 98.193676)
+        (xy 31.724841 98.376605)
+        (xy 31.726562 98.394072)
+        (xy 31.727632 98.397601)
+        (xy 31.727633 98.397603)
+        (xy 31.785016 98.586769)
+        (xy 31.785018 98.586774)
+        (xy 31.786088 98.590301)
+        (xy 31.882752 98.771147)
+        (xy 31.885096 98.774003)
+        (xy 31.885098 98.774006)
+        (xy 31.934538 98.834249)
+        (xy 32.01284 98.92966)
+        (xy 32.045636 98.956575)
+        (xy 32.11085 99.010095)
+        (xy 32.171353 99.059748)
+        (xy 32.352199 99.156412)
+        (xy 32.548428 99.215938)
+        (xy 32.735297 99.234342)
+        (xy 32.743727 99.235173)
+        (xy 32.7525 99.236037)
+        (xy 32.761273 99.235173)
+        (xy 32.768039 99.234506)
+        (xy 32.956572 99.215938)
+        (xy 33.152801 99.156412)
+        (xy 33.333647 99.059748)
+        (xy 33.49216 98.92966)
+        (xy 33.622248 98.771147)
+        (xy 33.718912 98.590301)
+        (xy 33.778438 98.394072)
+        (xy 33.798537 98.19)
+        (xy 33.797847 98.182999)
+        (xy 33.788141 98.08445)
+        (xy 33.778438 97.985928)
+        (xy 33.718912 97.789699)
+        (xy 33.622248 97.608853)
+        (xy 33.603143 97.585574)
+        (xy 33.494503 97.453195)
+        (xy 33.49216 97.45034)
+        (xy 33.431067 97.400202)
+        (xy 33.336506 97.322598)
+        (xy 33.336503 97.322596)
+        (xy 33.333647 97.320252)
+        (xy 33.17375 97.234785)
+        (xy 33.144699 97.207126)
+        (xy 33.134 97.168465)
+        (xy 33.134 96.441115)
+        (xy 33.134118 96.436899)
+        (xy 33.136089 96.401797)
+        (xy 33.148511 96.180606)
+        (xy 33.149453 96.172244)
+        (xy 33.192096 95.921276)
+        (xy 33.193972 95.913058)
+        (xy 33.194313 95.911876)
+        (xy 33.264448 95.66843)
+        (xy 33.267224 95.660497)
+        (xy 33.364657 95.425278)
+        (xy 33.368298 95.417719)
+        (xy 33.491456 95.194884)
+        (xy 33.495922 95.187777)
+        (xy 33.643253 94.980138)
+        (xy 33.648492 94.973568)
+        (xy 33.819753 94.781933)
+        (xy 33.822615 94.778906)
+        (xy 33.859721 94.741803)
+        (xy 33.859723 94.741798)
+        (xy 34.62326 93.978262)
+        (xy 34.623261 93.978261)
+        (xy 34.623262 93.978262)
+        (xy 34.748827 93.852698)
+        (xy 34.977114 93.580636)
+        (xy 35.18082 93.289714)
+        (xy 35.358395 92.982144)
+        (xy 35.508488 92.660268)
+        (xy 35.629957 92.326536)
+        (xy 35.721876 91.983487)
+        (xy 35.783547 91.633731)
+        (xy 35.8145 91.279932)
+        (xy 35.8145 91.102357)
+        (xy 35.8145 91.047505)
+        (xy 35.8145 81.114085)
+        (xy 35.814501 81.114082)
+        (xy 35.8145 81.061095)
+        (xy 35.814591 81.057407)
+        (xy 35.81544 81.040119)
+        (xy 35.827629 80.791943)
+        (xy 35.828349 80.784628)
+        (xy 35.867077 80.523531)
+        (xy 35.868515 80.5163)
+        (xy 35.87272 80.499511)
+        (xy 35.932649 80.260249)
+        (xy 35.934785 80.253209)
+        (xy 36.023704 80.004689)
+        (xy 36.026519 79.997893)
+        (xy 36.139368 79.759286)
+        (xy 36.142837 79.752795)
+        (xy 36.278542 79.52638)
+        (xy 36.282625 79.520268)
+        (xy 36.43987 79.308243)
+        (xy 36.444525 79.302571)
+        (xy 36.623034 79.105612)
+        (xy 36.625541 79.102979)
+        (xy 37.233301 78.495221)
+        (xy 37.275775 78.473962)
+        (xy 37.276902 78.4738)
+        (xy 37.282285 78.4738)
+        (xy 37.419081 78.433633)
+        (xy 37.539018 78.356553)
+        (xy 37.632382 78.248806)
+        (xy 37.691608 78.119119)
+        (xy 37.711898 77.978)
+        (xy 37.691608 77.836881)
+        (xy 37.632382 77.707194)
+        (xy 37.539018 77.599447)
+        (xy 37.534496 77.596541)
+        (xy 37.534494 77.596539)
+        (xy 37.423602 77.525272)
+        (xy 37.423599 77.52527)
+        (xy 37.419081 77.522367)
+        (xy 37.413925 77.520853)
+        (xy 37.413923 77.520852)
+        (xy 37.287447 77.483715)
+        (xy 37.287442 77.483714)
+        (xy 37.282285 77.4822)
+        (xy 37.139715 77.4822)
+        (xy 37.134558 77.483714)
+        (xy 37.134552 77.483715)
+        (xy 37.008076 77.520852)
+        (xy 37.008071 77.520854)
+        (xy 37.002919 77.522367)
+        (xy 36.998403 77.525269)
+        (xy 36.998397 77.525272)
+        (xy 36.887505 77.596539)
+        (xy 36.887499 77.596543)
+        (xy 36.882982 77.599447)
+        (xy 36.879461 77.603509)
+        (xy 36.87946 77.603511)
+        (xy 36.79314 77.703128)
+        (xy 36.793136 77.703133)
+        (xy 36.789618 77.707194)
+        (xy 36.787385 77.712082)
+        (xy 36.787382 77.712088)
+        (xy 36.745176 77.804508)
+        (xy 36.730392 77.836881)
+        (xy 36.729627 77.842202)
+        (xy 36.729625 77.842209)
+        (xy 36.720149 77.908115)
+        (xy 36.698889 77.950586)
+        (xy 36.12355 78.525926)
+        (xy 36.123548 78.525928)
+        (xy 36.112493 78.536984)
+        (xy 36.08475 78.564726)
+        (xy 36.084737 78.564739)
+        (xy 35.963496 78.685982)
+        (xy 35.963486 78.685992)
+        (xy 35.962191 78.687288)
+        (xy 35.961036 78.688694)
+        (xy 35.96102 78.688713)
+        (xy 35.743472 78.953803)
+        (xy 35.743461 78.953816)
+        (xy 35.742302 78.95523)
+        (xy 35.741284 78.956752)
+        (xy 35.741274 78.956767)
+        (xy 35.550755 79.241905)
+        (xy 35.550749 79.241914)
+        (xy 35.549734 79.243434)
+        (xy 35.548872 79.245046)
+        (xy 35.548867 79.245055)
+        (xy 35.387217 79.547488)
+        (xy 35.387209 79.547503)
+        (xy 35.386343 79.549125)
+        (xy 35.38564 79.55082)
+        (xy 35.385632 79.550839)
+        (xy 35.254407 79.867655)
+        (xy 35.254401 79.867669)
+        (xy 35.253702 79.869359)
+        (xy 35.253171 79.871106)
+        (xy 35.253166 79.871123)
+        (xy 35.15632 80.190394)
+        (xy 35.153087 80.201053)
+        (xy 35.152728 80.202853)
+        (xy 35.152725 80.202869)
+        (xy 35.08583 80.539193)
+        (xy 35.085828 80.539204)
+        (xy 35.085469 80.541011)
+        (xy 35.085289 80.542837)
+        (xy 35.085287 80.542852)
+        (xy 35.051678 80.884132)
+        (xy 35.051676 80.884152)
+        (xy 35.051499 80.88596)
+        (xy 35.051499 80.887795)
+        (xy 35.051499 80.887796)
+        (xy 35.0515 81.059269)
+        (xy 35.0515 91.100519)
+        (xy 35.051409 91.104209)
+        (xy 35.035771 91.422527)
+        (xy 35.035048 91.429871)
+        (xy 34.988553 91.743312)
+        (xy 34.987113 91.75055)
+        (xy 34.910123 92.057914)
+        (xy 34.907981 92.064976)
+        (xy 34.801232 92.363318)
+        (xy 34.798408 92.370136)
+        (xy 34.662932 92.656578)
+        (xy 34.659453 92.663087)
+        (xy 34.496547 92.934877)
+        (xy 34.492447 92.941012)
+        (xy 34.303695 93.195516)
+        (xy 34.299013 93.201221)
+        (xy 34.084997 93.437351)
+        (xy 34.082452 93.440024)
+        (xy 33.259203 94.263273)
+        (xy 33.25919 94.263286)
+        (xy 33.259063 94.263414)
+        (xy 33.259027 94.263462)
+        (xy 33.258945 94.263552)
+        (xy 33.174756 94.347739)
+        (xy 33.174746 94.347749)
+        (xy 33.173451 94.349045)
+        (xy 33.172288 94.350461)
+        (xy 33.172279 94.350472)
+        (xy 32.980867 94.583703)
+        (xy 32.980858 94.583713)
+        (xy 32.9797 94.585126)
+        (xy 32.97869 94.586636)
+        (xy 32.978677 94.586655)
+        (xy 32.811041 94.837535)
+        (xy 32.811035 94.837544)
+        (xy 32.810022 94.839061)
+        (xy 32.809166 94.840661)
+        (xy 32.809156 94.840679)
+        (xy 32.666919 95.106781)
+        (xy 32.66691 95.106798)
+        (xy 32.666052 95.108405)
+        (xy 32.665354 95.110088)
+        (xy 32.665344 95.110111)
+        (xy 32.549884 95.38885)
+        (xy 32.549877 95.388867)
+        (xy 32.549175 95.390564)
+        (xy 32.54864 95.392324)
+        (xy 32.548639 95.39233)
+        (xy 32.461054 95.681055)
+        (xy 32.46105 95.681068)
+        (xy 32.460519 95.682821)
+        (xy 32.46016 95.684622)
+        (xy 32.460158 95.684633)
+        (xy 32.401295 95.980544)
+        (xy 32.401291 95.980564)
+        (xy 32.400935 95.982359)
+        (xy 32.400755 95.98418)
+        (xy 32.400753 95.984198)
+        (xy 32.371179 96.284469)
+        (xy 32.371178 96.284487)
+        (xy 32.371 96.286296)
+        (xy 32.371 96.288132)
+        (xy 32.371 97.168465)
+        (xy 32.360301 97.207126)
+        (xy 32.331249 97.234786)
+        (xy 32.174611 97.31851)
+        (xy 32.174606 97.318512)
+        (xy 32.171353 97.320252)
+        (xy 32.1685 97.322593)
+        (xy 32.168493 97.322598)
+        (xy 32.015695 97.447996)
+        (xy 32.015689 97.448001)
+        (xy 32.01284 97.45034)
+        (xy 32.010501 97.453189)
+        (xy 32.010496 97.453195)
+        (xy 31.885098 97.605993)
+        (xy 31.885093 97.606)
+        (xy 31.882752 97.608853)
+        (xy 31.881012 97.612106)
+        (xy 31.88101 97.612111)
+        (xy 31.804021 97.756148)
+        (xy 31.786088 97.789699)
+        (xy 31.785019 97.793222)
+        (xy 31.785016 97.79323)
+        (xy 31.72856 97.979341)
+        (xy 31.726562 97.985928)
+        (xy 31.7262 97.989596)
+        (xy 31.7262 97.9896)
+        (xy 31.706825 98.186324)
+        (xy 31.706463 98.19)
+        (xy 31.257673 98.19)
+        (xy 31.257673 98.186325)
+        (xy 31.238307 97.989701)
+        (xy 31.236872 97.982491)
+        (xy 31.17952 97.793426)
+        (xy 31.176707 97.786634)
+        (xy 31.08357 97.612386)
+        (xy 31.079488 97.606278)
+        (xy 31.039439 97.557477)
+        (xy 31.032595 97.552741)
+        (xy 31.025316 97.556787)
+        (xy 30.399105 98.182999)
+        (xy 30.395063 98.19)
+        (xy 30.029936 98.19)
+        (xy 30.025894 98.182999)
+        (xy 29.399682 97.556787)
+        (xy 29.392403 97.552742)
+        (xy 29.385558 97.557479)
+        (xy 29.345508 97.606281)
+        (xy 29.341431 97.612383)
+        (xy 29.248292 97.786634)
+        (xy 29.245479 97.793426)
+        (xy 29.188127 97.982491)
+        (xy 29.186692 97.989701)
+        (xy 29.167327 98.186325)
+        (xy 29.167327 98.193675)
+        (xy 25 98.193675)
+        (xy 25 97.369903)
+        (xy 29.575242 97.369903)
+        (xy 29.579287 97.377182)
+        (xy 30.205499 98.003394)
+        (xy 30.2125 98.007436)
+        (xy 30.2195 98.003394)
+        (xy 30.845711 97.377182)
+        (xy 30.849757 97.369903)
+        (xy 30.845021 97.363059)
+        (xy 30.796222 97.323011)
+        (xy 30.790113 97.318929)
+        (xy 30.615865 97.225792)
+        (xy 30.609073 97.222979)
+        (xy 30.420008 97.165627)
+        (xy 30.412798 97.164192)
+        (xy 30.216175 97.144827)
+        (xy 30.208825 97.144827)
+        (xy 30.012201 97.164192)
+        (xy 30.004991 97.165627)
+        (xy 29.815926 97.222979)
+        (xy 29.809134 97.225792)
+        (xy 29.634883 97.318931)
+        (xy 29.628781 97.323008)
+        (xy 29.579979 97.363058)
+        (xy 29.575242 97.369903)
+        (xy 25 97.369903)
+        (xy 25 87.83)
+        (xy 30.112566 87.83)
+        (xy 30.112798 87.832948)
+        (xy 30.131238 88.067257)
+        (xy 30.13227 88.080363)
+        (xy 30.132957 88.083226)
+        (xy 30.132959 88.083236)
+        (xy 30.180573 88.28156)
+        (xy 30.190897 88.324561)
+        (xy 30.192028 88.327293)
+        (xy 30.192029 88.327294)
+        (xy 30.262182 88.49666)
+        (xy 30.287003 88.556582)
+        (xy 30.28854 88.55909)
+        (xy 30.288542 88.559094)
+        (xy 30.408294 88.754511)
+        (xy 30.418222 88.770712)
+        (xy 30.420136 88.772953)
+        (xy 30.420139 88.772957)
+        (xy 30.523759 88.89428)
+        (xy 30.581322 88.961678)
+        (xy 30.583562 88.963591)
+        (xy 30.748108 89.104127)
+        (xy 30.772288 89.124778)
+        (xy 30.986418 89.255997)
+        (xy 31.218439 89.352103)
+        (xy 31.462637 89.41073)
+        (xy 31.650308 89.4255)
+        (xy 31.774212 89.4255)
+        (xy 31.775692 89.4255)
+        (xy 31.963363 89.41073)
+        (xy 32.207561 89.352103)
+        (xy 32.439582 89.255997)
+        (xy 32.653712 89.124778)
+        (xy 32.844678 88.961678)
+        (xy 33.007778 88.770712)
+        (xy 33.138997 88.556582)
+        (xy 33.235103 88.324561)
+        (xy 33.29373 88.080363)
+        (xy 33.313434 87.83)
+        (xy 33.29373 87.579637)
+        (xy 33.235103 87.335439)
+        (xy 33.138997 87.103418)
+        (xy 33.007778 86.889288)
+        (xy 33.004551 86.88551)
+        (xy 32.873555 86.732133)
+        (xy 32.844678 86.698322)
+        (xy 32.779775 86.64289)
+        (xy 32.655957 86.537139)
+        (xy 32.655953 86.537136)
+        (xy 32.653712 86.535222)
+        (xy 32.638614 86.52597)
+        (xy 32.442094 86.405542)
+        (xy 32.44209 86.40554)
+        (xy 32.439582 86.404003)
+        (xy 32.397282 86.386482)
+        (xy 32.210294 86.309029)
+        (xy 32.210293 86.309028)
+        (xy 32.207561 86.307897)
+        (xy 32.204683 86.307206)
+        (xy 32.20468 86.307205)
+        (xy 31.966236 86.249959)
+        (xy 31.966226 86.249957)
+        (xy 31.963363 86.24927)
+        (xy 31.960416 86.249038)
+        (xy 31.777169 86.234616)
+        (xy 31.777162 86.234615)
+        (xy 31.775692 86.2345)
+        (xy 31.650308 86.2345)
+        (xy 31.648838 86.234615)
+        (xy 31.64883 86.234616)
+        (xy 31.465583 86.249038)
+        (xy 31.465581 86.249038)
+        (xy 31.462637 86.24927)
+        (xy 31.459775 86.249957)
+        (xy 31.459763 86.249959)
+        (xy 31.221319 86.307205)
+        (xy 31.221312 86.307207)
+        (xy 31.218439 86.307897)
+        (xy 31.21571 86.309027)
+        (xy 31.215705 86.309029)
+        (xy 30.98914 86.402875)
+        (xy 30.989134 86.402877)
+        (xy 30.986418 86.404003)
+        (xy 30.983914 86.405537)
+        (xy 30.983905 86.405542)
+        (xy 30.774803 86.53368)
+        (xy 30.774795 86.533685)
+        (xy 30.772288 86.535222)
+        (xy 30.770051 86.537131)
+        (xy 30.770042 86.537139)
+        (xy 30.583562 86.696408)
+        (xy 30.583556 86.696413)
+        (xy 30.581322 86.698322)
+        (xy 30.579413 86.700556)
+        (xy 30.579408 86.700562)
+        (xy 30.420139 86.887042)
+        (xy 30.420131 86.887051)
+        (xy 30.418222 86.889288)
+        (xy 30.416685 86.891795)
+        (xy 30.41668 86.891803)
+        (xy 30.288542 87.100905)
+        (xy 30.288537 87.100914)
+        (xy 30.287003 87.103418)
+        (xy 30.285877 87.106134)
+        (xy 30.285875 87.10614)
+        (xy 30.202673 87.307008)
+        (xy 30.190897 87.335439)
+        (xy 30.190207 87.338312)
+        (xy 30.190205 87.338319)
+        (xy 30.132959 87.576763)
+        (xy 30.132957 87.576775)
+        (xy 30.13227 87.579637)
+        (xy 30.132038 87.582581)
+        (xy 30.132038 87.582583)
+        (xy 30.118536 87.754147)
+        (xy 30.112566 87.83)
+        (xy 25 87.83)
+        (xy 25 79.710095)
+        (xy 29.555741 79.710095)
+        (xy 29.560477 79.716939)
+        (xy 29.609278 79.756988)
+        (xy 29.615386 79.76107)
+        (xy 29.789634 79.854207)
+        (xy 29.796426 79.85702)
+        (xy 29.985491 79.914372)
+        (xy 29.992701 79.915807)
+        (xy 30.189325 79.935173)
+        (xy 30.196675 79.935173)
+        (xy 30.393298 79.915807)
+        (xy 30.400508 79.914372)
+        (xy 30.589573 79.85702)
+        (xy 30.596365 79.854207)
+        (xy 30.770613 79.76107)
+        (xy 30.776721 79.756988)
+        (xy 30.82552 79.716939)
+        (xy 30.830257 79.710096)
+        (xy 30.826211 79.702816)
+        (xy 30.666513 79.543118)
+        (xy 31.692 79.543118)
+        (xy 31.692162 79.544853)
+        (xy 31.692163 79.544859)
+        (xy 31.693525 79.559386)
+        (xy 31.694794 79.572913)
+        (xy 31.696302 79.577223)
+        (xy 31.696303 79.577227)
+        (xy 31.73684 79.693076)
+        (xy 31.736841 79.693078)
+        (xy 31.738701 79.698393)
+        (xy 31.742043 79.702921)
+        (xy 31.742044 79.702923)
+        (xy 31.810199 79.795269)
+        (xy 31.817644 79.805356)
+        (xy 31.822171 79.808697)
+        (xy 31.903716 79.868881)
+        (xy 31.924607 79.884299)
+        (xy 32.050087 79.928206)
+        (xy 32.079882 79.931)
+        (xy 33.384364 79.931)
+        (xy 33.386118 79.931)
+        (xy 33.415913 79.928206)
+        (xy 33.541393 79.884299)
+        (xy 33.648356 79.805356)
+        (xy 33.727299 79.698393)
+        (xy 33.771206 79.572913)
+        (xy 33.774 79.543118)
+        (xy 33.774 78.236882)
+        (xy 33.771206 78.207087)
+        (xy 33.727299 78.081607)
+        (xy 33.648356 77.974644)
+        (xy 33.615759 77.950586)
+        (xy 33.545923 77.899044)
+        (xy 33.545921 77.899043)
+        (xy 33.541393 77.895701)
+        (xy 33.536078 77.893841)
+        (xy 33.536076 77.89384)
+        (xy 33.420227 77.853303)
+        (xy 33.420223 77.853302)
+        (xy 33.415913 77.851794)
+        (xy 33.411365 77.851367)
+        (xy 33.411363 77.851367)
+        (xy 33.387859 77.849163)
+        (xy 33.387853 77.849162)
+        (xy 33.386118 77.849)
+        (xy 32.079882 77.849)
+        (xy 32.078147 77.849162)
+        (xy 32.07814 77.849163)
+        (xy 32.054636 77.851367)
+        (xy 32.054632 77.851367)
+        (xy 32.050087 77.851794)
+        (xy 32.045778 77.853301)
+        (xy 32.045772 77.853303)
+        (xy 31.929923 77.89384)
+        (xy 31.929918 77.893842)
+        (xy 31.924607 77.895701)
+        (xy 31.920081 77.899041)
+        (xy 31.920076 77.899044)
+        (xy 31.822171 77.971302)
+        (xy 31.822167 77.971305)
+        (xy 31.817644 77.974644)
+        (xy 31.814305 77.979167)
+        (xy 31.814302 77.979171)
+        (xy 31.742044 78.077076)
+        (xy 31.742041 78.077081)
+        (xy 31.738701 78.081607)
+        (xy 31.736842 78.086918)
+        (xy 31.73684 78.086923)
+        (xy 31.696303 78.202772)
+        (xy 31.696301 78.202778)
+        (xy 31.694794 78.207087)
+        (xy 31.694367 78.211632)
+        (xy 31.694367 78.211636)
+        (xy 31.692246 78.234257)
+        (xy 31.692 78.236882)
+        (xy 31.692 79.543118)
+        (xy 30.666513 79.543118)
+        (xy 30.2 79.076605)
+        (xy 30.193 79.072563)
+        (xy 30.185999 79.076605)
+        (xy 29.559787 79.702816)
+        (xy 29.555741 79.710095)
+        (xy 25 79.710095)
+        (xy 25 78.893675)
+        (xy 29.147827 78.893675)
+        (xy 29.167192 79.090298)
+        (xy 29.168627 79.097508)
+        (xy 29.225979 79.286573)
+        (xy 29.228792 79.293365)
+        (xy 29.321929 79.467613)
+        (xy 29.326011 79.473722)
+        (xy 29.366059 79.522521)
+        (xy 29.372903 79.527257)
+        (xy 29.380182 79.523211)
+        (xy 30.006394 78.897)
+        (xy 30.010436 78.89)
+        (xy 30.375563 78.89)
+        (xy 30.379605 78.897)
+        (xy 31.005816 79.523211)
+        (xy 31.013096 79.527257)
+        (xy 31.019939 79.52252)
+        (xy 31.059988 79.473721)
+        (xy 31.06407 79.467613)
+        (xy 31.157207 79.293365)
+        (xy 31.16002 79.286573)
+        (xy 31.217372 79.097508)
+        (xy 31.218807 79.090298)
+        (xy 31.238173 78.893675)
+        (xy 31.238173 78.886325)
+        (xy 31.218807 78.689701)
+        (xy 31.217372 78.682491)
+        (xy 31.16002 78.493426)
+        (xy 31.157207 78.486634)
+        (xy 31.06407 78.312386)
+        (xy 31.059988 78.306278)
+        (xy 31.019939 78.257477)
+        (xy 31.013095 78.252741)
+        (xy 31.005816 78.256787)
+        (xy 30.379605 78.882999)
+        (xy 30.375563 78.89)
+        (xy 30.010436 78.89)
+        (xy 30.006394 78.882999)
+        (xy 29.380182 78.256787)
+        (xy 29.372903 78.252742)
+        (xy 29.366058 78.257479)
+        (xy 29.326008 78.306281)
+        (xy 29.321931 78.312383)
+        (xy 29.228792 78.486634)
+        (xy 29.225979 78.493426)
+        (xy 29.168627 78.682491)
+        (xy 29.167192 78.689701)
+        (xy 29.147827 78.886325)
+        (xy 29.147827 78.893675)
+        (xy 25 78.893675)
+        (xy 25 78.069903)
+        (xy 29.555742 78.069903)
+        (xy 29.559787 78.077182)
+        (xy 30.185999 78.703394)
+        (xy 30.193 78.707436)
+        (xy 30.2 78.703394)
+        (xy 30.826211 78.077182)
+        (xy 30.830257 78.069903)
+        (xy 30.825521 78.063059)
+        (xy 30.776722 78.023011)
+        (xy 30.770613 78.018929)
+        (xy 30.596365 77.925792)
+        (xy 30.589573 77.922979)
+        (xy 30.400508 77.865627)
+        (xy 30.393298 77.864192)
+        (xy 30.196675 77.844827)
+        (xy 30.189325 77.844827)
+        (xy 29.992701 77.864192)
+        (xy 29.985491 77.865627)
+        (xy 29.796426 77.922979)
+        (xy 29.789634 77.925792)
+        (xy 29.615383 78.018931)
+        (xy 29.609281 78.023008)
+        (xy 29.560479 78.063058)
+        (xy 29.555742 78.069903)
+        (xy 25 78.069903)
+        (xy 25 77.170095)
+        (xy 29.555741 77.170095)
+        (xy 29.560477 77.176939)
+        (xy 29.609278 77.216988)
+        (xy 29.615386 77.22107)
+        (xy 29.789634 77.314207)
+        (xy 29.796426 77.31702)
+        (xy 29.985491 77.374372)
+        (xy 29.992701 77.375807)
+        (xy 30.189325 77.395173)
+        (xy 30.196675 77.395173)
+        (xy 30.393298 77.375807)
+        (xy 30.400508 77.374372)
+        (xy 30.589573 77.31702)
+        (xy 30.596365 77.314207)
+        (xy 30.770613 77.22107)
+        (xy 30.776721 77.216988)
+        (xy 30.82552 77.176939)
+        (xy 30.830257 77.170096)
+        (xy 30.826211 77.162816)
+        (xy 30.2 76.536605)
+        (xy 30.193 76.532563)
+        (xy 30.185999 76.536605)
+        (xy 29.559787 77.162816)
+        (xy 29.555741 77.170095)
+        (xy 25 77.170095)
+        (xy 25 76.353675)
+        (xy 29.147827 76.353675)
+        (xy 29.167192 76.550298)
+        (xy 29.168627 76.557508)
+        (xy 29.225979 76.746573)
+        (xy 29.228789 76.753358)
+        (xy 29.321929 76.927613)
+        (xy 29.326011 76.933722)
+        (xy 29.366059 76.982521)
+        (xy 29.372903 76.987257)
+        (xy 29.380182 76.983211)
+        (xy 30.006394 76.357)
+        (xy 30.010436 76.35)
+        (xy 30.375563 76.35)
+        (xy 30.379605 76.357)
+        (xy 31.005816 76.983211)
+        (xy 31.013096 76.987257)
+        (xy 31.019939 76.98252)
+        (xy 31.059988 76.933721)
+        (xy 31.06407 76.927613)
+        (xy 31.157211 76.753358)
+        (xy 31.16002 76.746573)
+        (xy 31.217372 76.557508)
+        (xy 31.218807 76.550298)
+        (xy 31.238173 76.353675)
+        (xy 31.238173 76.35)
+        (xy 31.686963 76.35)
+        (xy 31.687325 76.353675)
+        (xy 31.687325 76.353676)
+        (xy 31.705341 76.536605)
+        (xy 31.707062 76.554072)
+        (xy 31.708132 76.557601)
+        (xy 31.708133 76.557603)
+        (xy 31.765516 76.746769)
+        (xy 31.765518 76.746774)
+        (xy 31.766588 76.750301)
+        (xy 31.863252 76.931147)
+        (xy 31.865596 76.934003)
+        (xy 31.865598 76.934006)
+        (xy 31.906801 76.984212)
+        (xy 31.99334 77.08966)
+        (xy 31.996195 77.092003)
+        (xy 32.09135 77.170095)
+        (xy 32.151853 77.219748)
+        (xy 32.332699 77.316412)
+        (xy 32.528928 77.375938)
+        (xy 32.715797 77.394342)
+        (xy 32.724227 77.395173)
+        (xy 32.733 77.396037)
+        (xy 32.741773 77.395173)
+        (xy 32.748539 77.394506)
+        (xy 32.937072 77.375938)
+        (xy 33.133301 77.316412)
+        (xy 33.314147 77.219748)
+        (xy 33.47266 77.08966)
+        (xy 33.602748 76.931147)
+        (xy 33.699412 76.750301)
+        (xy 33.758938 76.554072)
+        (xy 33.779037 76.35)
+        (xy 33.778347 76.342999)
+        (xy 33.775709 76.316211)
+        (xy 33.758938 76.145928)
+        (xy 33.699412 75.949699)
+        (xy 33.602748 75.768853)
+        (xy 33.576165 75.736462)
+        (xy 33.475003 75.613195)
+        (xy 33.47266 75.61034)
+        (xy 33.420279 75.567352)
+        (xy 33.317006 75.482598)
+        (xy 33.317003 75.482596)
+        (xy 33.314147 75.480252)
+        (xy 33.133301 75.383588)
+        (xy 33.129774 75.382518)
+        (xy 33.129769 75.382516)
+        (xy 32.940603 75.325133)
+        (xy 32.940601 75.325132)
+        (xy 32.937072 75.324062)
+        (xy 32.933401 75.3237)
+        (xy 32.933399 75.3237)
+        (xy 32.736676 75.304325)
+        (xy 32.733 75.303963)
+        (xy 32.729324 75.304325)
+        (xy 32.5326 75.3237)
+        (xy 32.532596 75.3237)
+        (xy 32.528928 75.324062)
+        (xy 32.5254 75.325132)
+        (xy 32.525396 75.325133)
+        (xy 32.33623 75.382516)
+        (xy 32.336222 75.382519)
+        (xy 32.332699 75.383588)
+        (xy 32.329447 75.385325)
+        (xy 32.329445 75.385327)
+        (xy 32.155111 75.47851)
+        (xy 32.155106 75.478512)
+        (xy 32.151853 75.480252)
+        (xy 32.149 75.482593)
+        (xy 32.148993 75.482598)
+        (xy 31.996195 75.607996)
+        (xy 31.996189 75.608001)
+        (xy 31.99334 75.61034)
+        (xy 31.991001 75.613189)
+        (xy 31.990996 75.613195)
+        (xy 31.865598 75.765993)
+        (xy 31.865593 75.766)
+        (xy 31.863252 75.768853)
+        (xy 31.861512 75.772106)
+        (xy 31.86151 75.772111)
+        (xy 31.774516 75.934867)
+        (xy 31.766588 75.949699)
+        (xy 31.765519 75.953222)
+        (xy 31.765516 75.95323)
+        (xy 31.734197 76.056476)
+        (xy 31.707062 76.145928)
+        (xy 31.7067 76.149596)
+        (xy 31.7067 76.1496)
+        (xy 31.687401 76.345552)
+        (xy 31.686963 76.35)
+        (xy 31.238173 76.35)
+        (xy 31.238173 76.346325)
+        (xy 31.218807 76.149701)
+        (xy 31.217372 76.142491)
+        (xy 31.16002 75.953426)
+        (xy 31.157207 75.946634)
+        (xy 31.06407 75.772386)
+        (xy 31.059988 75.766278)
+        (xy 31.019939 75.717477)
+        (xy 31.013095 75.712741)
+        (xy 31.005816 75.716787)
+        (xy 30.379605 76.342999)
+        (xy 30.375563 76.35)
+        (xy 30.010436 76.35)
+        (xy 30.006394 76.342999)
+        (xy 29.380182 75.716787)
+        (xy 29.372903 75.712742)
+        (xy 29.366058 75.717479)
+        (xy 29.326008 75.766281)
+        (xy 29.321931 75.772383)
+        (xy 29.228792 75.946634)
+        (xy 29.225979 75.953426)
+        (xy 29.168627 76.142491)
+        (xy 29.167192 76.149701)
+        (xy 29.147827 76.346325)
+        (xy 29.147827 76.353675)
+        (xy 25 76.353675)
+        (xy 25 75.529903)
+        (xy 29.555742 75.529903)
+        (xy 29.559787 75.537182)
+        (xy 30.185999 76.163394)
+        (xy 30.192999 76.167436)
+        (xy 30.2 76.163394)
+        (xy 30.826211 75.537182)
+        (xy 30.830257 75.529903)
+        (xy 30.825521 75.523059)
+        (xy 30.776722 75.483011)
+        (xy 30.770613 75.478929)
+        (xy 30.596365 75.385792)
+        (xy 30.589573 75.382979)
+        (xy 30.400508 75.325627)
+        (xy 30.393298 75.324192)
+        (xy 30.196675 75.304827)
+        (xy 30.189325 75.304827)
+        (xy 29.992701 75.324192)
+        (xy 29.985491 75.325627)
+        (xy 29.796426 75.382979)
+        (xy 29.789634 75.385792)
+        (xy 29.615383 75.478931)
+        (xy 29.609281 75.483008)
+        (xy 29.560479 75.523058)
+        (xy 29.555742 75.529903)
+        (xy 25 75.529903)
+        (xy 25 74.630095)
+        (xy 29.555741 74.630095)
+        (xy 29.560477 74.636939)
+        (xy 29.609278 74.676988)
+        (xy 29.615386 74.68107)
+        (xy 29.789634 74.774207)
+        (xy 29.796426 74.77702)
+        (xy 29.985491 74.834372)
+        (xy 29.992701 74.835807)
+        (xy 30.189325 74.855173)
+        (xy 30.196675 74.855173)
+        (xy 30.393298 74.835807)
+        (xy 30.400508 74.834372)
+        (xy 30.589573 74.77702)
+        (xy 30.596365 74.774207)
+        (xy 30.770613 74.68107)
+        (xy 30.776721 74.676988)
+        (xy 30.82552 74.636939)
+        (xy 30.830257 74.630096)
+        (xy 30.826211 74.622816)
+        (xy 30.2 73.996605)
+        (xy 30.193 73.992563)
+        (xy 30.185999 73.996605)
+        (xy 29.559787 74.622816)
+        (xy 29.555741 74.630095)
+        (xy 25 74.630095)
+        (xy 25 73.813675)
+        (xy 29.147827 73.813675)
+        (xy 29.167192 74.010298)
+        (xy 29.168627 74.017508)
+        (xy 29.225979 74.206573)
+        (xy 29.228792 74.213365)
+        (xy 29.321929 74.387613)
+        (xy 29.326011 74.393722)
+        (xy 29.366059 74.442521)
+        (xy 29.372903 74.447257)
+        (xy 29.380182 74.443211)
+        (xy 30.006394 73.817)
+        (xy 30.010436 73.81)
+        (xy 30.375563 73.81)
+        (xy 30.379605 73.817)
+        (xy 31.005816 74.443211)
+        (xy 31.013096 74.447257)
+        (xy 31.019939 74.44252)
+        (xy 31.059988 74.393721)
+        (xy 31.06407 74.387613)
+        (xy 31.157207 74.213365)
+        (xy 31.16002 74.206573)
+        (xy 31.217372 74.017508)
+        (xy 31.218807 74.010298)
+        (xy 31.238173 73.813675)
+        (xy 31.238173 73.81)
+        (xy 31.686963 73.81)
+        (xy 31.687325 73.813675)
+        (xy 31.687325 73.813676)
+        (xy 31.705341 73.996605)
+        (xy 31.707062 74.014072)
+        (xy 31.708132 74.017601)
+        (xy 31.708133 74.017603)
+        (xy 31.765516 74.206769)
+        (xy 31.765518 74.206774)
+        (xy 31.766588 74.210301)
+        (xy 31.863252 74.391147)
+        (xy 31.865596 74.394003)
+        (xy 31.865598 74.394006)
+        (xy 31.9093 74.447257)
+        (xy 31.99334 74.54966)
+        (xy 31.996195 74.552003)
+        (xy 32.09135 74.630095)
+        (xy 32.151853 74.679748)
+        (xy 32.332699 74.776412)
+        (xy 32.528928 74.835938)
+        (xy 32.715797 74.854342)
+        (xy 32.724227 74.855173)
+        (xy 32.733 74.856037)
+        (xy 32.741773 74.855173)
+        (xy 32.748539 74.854506)
+        (xy 32.937072 74.835938)
+        (xy 33.133301 74.776412)
+        (xy 33.314147 74.679748)
+        (xy 33.47266 74.54966)
+        (xy 33.602748 74.391147)
+        (xy 33.699412 74.210301)
+        (xy 33.758938 74.014072)
+        (xy 33.779037 73.81)
+        (xy 33.778347 73.802999)
+        (xy 33.77411 73.759976)
+        (xy 33.758938 73.605928)
+        (xy 33.699412 73.409699)
+        (xy 33.602748 73.228853)
+        (xy 33.47266 73.07034)
+        (xy 33.456187 73.056821)
+        (xy 33.317006 72.942598)
+        (xy 33.317003 72.942596)
+        (xy 33.314147 72.940252)
+        (xy 33.133301 72.843588)
+        (xy 33.129774 72.842518)
+        (xy 33.129769 72.842516)
+        (xy 32.940603 72.785133)
+        (xy 32.940601 72.785132)
+        (xy 32.937072 72.784062)
+        (xy 32.933401 72.7837)
+        (xy 32.933399 72.7837)
+        (xy 32.736676 72.764325)
+        (xy 32.733 72.763963)
+        (xy 32.729324 72.764325)
+        (xy 32.5326 72.7837)
+        (xy 32.532596 72.7837)
+        (xy 32.528928 72.784062)
+        (xy 32.5254 72.785132)
+        (xy 32.525396 72.785133)
+        (xy 32.33623 72.842516)
+        (xy 32.336222 72.842519)
+        (xy 32.332699 72.843588)
+        (xy 32.329447 72.845325)
+        (xy 32.329445 72.845327)
+        (xy 32.155111 72.93851)
+        (xy 32.155106 72.938512)
+        (xy 32.151853 72.940252)
+        (xy 32.149 72.942593)
+        (xy 32.148993 72.942598)
+        (xy 31.996195 73.067996)
+        (xy 31.996189 73.068001)
+        (xy 31.99334 73.07034)
+        (xy 31.991001 73.073189)
+        (xy 31.990996 73.073195)
+        (xy 31.865598 73.225993)
+        (xy 31.865593 73.226)
+        (xy 31.863252 73.228853)
+        (xy 31.861512 73.232106)
+        (xy 31.86151 73.232111)
+        (xy 31.769166 73.404876)
+        (xy 31.766588 73.409699)
+        (xy 31.765519 73.413222)
+        (xy 31.765516 73.41323)
+        (xy 31.722063 73.556476)
+        (xy 31.707062 73.605928)
+        (xy 31.7067 73.609596)
+        (xy 31.7067 73.6096)
+        (xy 31.687325 73.806324)
+        (xy 31.686963 73.81)
+        (xy 31.238173 73.81)
+        (xy 31.238173 73.806325)
+        (xy 31.218807 73.609701)
+        (xy 31.217372 73.602491)
+        (xy 31.16002 73.413426)
+        (xy 31.157207 73.406634)
+        (xy 31.06407 73.232386)
+        (xy 31.059988 73.226278)
+        (xy 31.019939 73.177477)
+        (xy 31.013095 73.172741)
+        (xy 31.005816 73.176787)
+        (xy 30.379605 73.802999)
+        (xy 30.375563 73.81)
+        (xy 30.010436 73.81)
+        (xy 30.006394 73.802999)
+        (xy 29.380182 73.176787)
+        (xy 29.372903 73.172742)
+        (xy 29.366058 73.177479)
+        (xy 29.326008 73.226281)
+        (xy 29.321931 73.232383)
+        (xy 29.228792 73.406634)
+        (xy 29.225979 73.413426)
+        (xy 29.168627 73.602491)
+        (xy 29.167192 73.609701)
+        (xy 29.147827 73.806325)
+        (xy 29.147827 73.813675)
+        (xy 25 73.813675)
+        (xy 25 72.989903)
+        (xy 29.555742 72.989903)
+        (xy 29.559787 72.997182)
+        (xy 30.185999 73.623394)
+        (xy 30.192999 73.627436)
+        (xy 30.2 73.623394)
+        (xy 30.826211 72.997182)
+        (xy 30.830257 72.989903)
+        (xy 30.825521 72.983059)
+        (xy 30.776722 72.943011)
+        (xy 30.770613 72.938929)
+        (xy 30.596365 72.845792)
+        (xy 30.589573 72.842979)
+        (xy 30.400508 72.785627)
+        (xy 30.393298 72.784192)
+        (xy 30.196675 72.764827)
+        (xy 30.189325 72.764827)
+        (xy 29.992701 72.784192)
+        (xy 29.985491 72.785627)
+        (xy 29.796426 72.842979)
+        (xy 29.789634 72.845792)
+        (xy 29.615383 72.938931)
+        (xy 29.609281 72.943008)
+        (xy 29.560479 72.983058)
+        (xy 29.555742 72.989903)
+        (xy 25 72.989903)
+        (xy 25 72.090095)
+        (xy 29.555741 72.090095)
+        (xy 29.560477 72.096939)
+        (xy 29.609278 72.136988)
+        (xy 29.615386 72.14107)
+        (xy 29.789634 72.234207)
+        (xy 29.796426 72.23702)
+        (xy 29.985491 72.294372)
+        (xy 29.992701 72.295807)
+        (xy 30.189325 72.315173)
+        (xy 30.196675 72.315173)
+        (xy 30.393298 72.295807)
+        (xy 30.400508 72.294372)
+        (xy 30.589573 72.23702)
+        (xy 30.596365 72.234207)
+        (xy 30.770613 72.14107)
+        (xy 30.776721 72.136988)
+        (xy 30.82552 72.096939)
+        (xy 30.830257 72.090096)
+        (xy 30.826211 72.082816)
+        (xy 30.2 71.456605)
+        (xy 30.193 71.452563)
+        (xy 30.185999 71.456605)
+        (xy 29.559787 72.082816)
+        (xy 29.555741 72.090095)
+        (xy 25 72.090095)
+        (xy 25 71.273675)
+        (xy 29.147827 71.273675)
+        (xy 29.167192 71.470298)
+        (xy 29.168627 71.477508)
+        (xy 29.225979 71.666573)
+        (xy 29.228792 71.673365)
+        (xy 29.321929 71.847613)
+        (xy 29.326011 71.853722)
+        (xy 29.366059 71.902521)
+        (xy 29.372903 71.907257)
+        (xy 29.380182 71.903211)
+        (xy 30.006394 71.277)
+        (xy 30.010436 71.27)
+        (xy 30.375563 71.27)
+        (xy 30.379605 71.277)
+        (xy 31.005816 71.903211)
+        (xy 31.013096 71.907257)
+        (xy 31.019939 71.90252)
+        (xy 31.059988 71.853721)
+        (xy 31.06407 71.847613)
+        (xy 31.157207 71.673365)
+        (xy 31.16002 71.666573)
+        (xy 31.217372 71.477508)
+        (xy 31.218807 71.470298)
+        (xy 31.238173 71.273675)
+        (xy 31.238173 71.27)
+        (xy 31.686963 71.27)
+        (xy 31.687325 71.273675)
+        (xy 31.687325 71.273676)
+        (xy 31.705341 71.456605)
+        (xy 31.707062 71.474072)
+        (xy 31.708132 71.477601)
+        (xy 31.708133 71.477603)
+        (xy 31.765516 71.666769)
+        (xy 31.765518 71.666774)
+        (xy 31.766588 71.670301)
+        (xy 31.863252 71.851147)
+        (xy 31.865596 71.854003)
+        (xy 31.865598 71.854006)
+        (xy 31.928315 71.930427)
+        (xy 31.99334 72.00966)
+        (xy 31.996195 72.012003)
+        (xy 32.09135 72.090095)
+        (xy 32.151853 72.139748)
+        (xy 32.332699 72.236412)
+        (xy 32.528928 72.295938)
+        (xy 32.715797 72.314342)
+        (xy 32.724227 72.315173)
+        (xy 32.733 72.316037)
+        (xy 32.741773 72.315173)
+        (xy 32.748539 72.314506)
+        (xy 32.937072 72.295938)
+        (xy 33.133301 72.236412)
+        (xy 33.314147 72.139748)
+        (xy 33.47266 72.00966)
+        (xy 33.602748 71.851147)
+        (xy 33.699412 71.670301)
+        (xy 33.758938 71.474072)
+        (xy 33.779037 71.27)
+        (xy 33.778347 71.262999)
+        (xy 33.769677 71.174965)
+        (xy 33.758938 71.065928)
+        (xy 33.699412 70.869699)
+        (xy 33.602748 70.688853)
+        (xy 33.47266 70.53034)
+        (xy 33.4007 70.471284)
+        (xy 33.317006 70.402598)
+        (xy 33.317003 70.402596)
+        (xy 33.314147 70.400252)
+        (xy 33.133301 70.303588)
+        (xy 33.129774 70.302518)
+        (xy 33.129769 70.302516)
+        (xy 32.940603 70.245133)
+        (xy 32.940601 70.245132)
+        (xy 32.937072 70.244062)
+        (xy 32.933401 70.2437)
+        (xy 32.933399 70.2437)
+        (xy 32.736676 70.224325)
+        (xy 32.733 70.223963)
+        (xy 32.729324 70.224325)
+        (xy 32.5326 70.2437)
+        (xy 32.532596 70.2437)
+        (xy 32.528928 70.244062)
+        (xy 32.5254 70.245132)
+        (xy 32.525396 70.245133)
+        (xy 32.33623 70.302516)
+        (xy 32.336222 70.302519)
+        (xy 32.332699 70.303588)
+        (xy 32.329447 70.305325)
+        (xy 32.329445 70.305327)
+        (xy 32.155111 70.39851)
+        (xy 32.155106 70.398512)
+        (xy 32.151853 70.400252)
+        (xy 32.149 70.402593)
+        (xy 32.148993 70.402598)
+        (xy 31.996195 70.527996)
+        (xy 31.996189 70.528001)
+        (xy 31.99334 70.53034)
+        (xy 31.991001 70.533189)
+        (xy 31.990996 70.533195)
+        (xy 31.865598 70.685993)
+        (xy 31.865593 70.686)
+        (xy 31.863252 70.688853)
+        (xy 31.861512 70.692106)
+        (xy 31.86151 70.692111)
+        (xy 31.832322 70.746719)
+        (xy 31.766588 70.869699)
+        (xy 31.765519 70.873222)
+        (xy 31.765516 70.87323)
+        (xy 31.711506 71.051277)
+        (xy 31.707062 71.065928)
+        (xy 31.7067 71.069596)
+        (xy 31.7067 71.0696)
+        (xy 31.687325 71.266324)
+        (xy 31.686963 71.27)
+        (xy 31.238173 71.27)
+        (xy 31.238173 71.266325)
+        (xy 31.218807 71.069701)
+        (xy 31.217372 71.062491)
+        (xy 31.16002 70.873426)
+        (xy 31.157207 70.866634)
+        (xy 31.06407 70.692386)
+        (xy 31.059988 70.686278)
+        (xy 31.019939 70.637477)
+        (xy 31.013095 70.632741)
+        (xy 31.005816 70.636787)
+        (xy 30.379605 71.262999)
+        (xy 30.375563 71.27)
+        (xy 30.010436 71.27)
+        (xy 30.006394 71.262999)
+        (xy 29.380182 70.636787)
+        (xy 29.372903 70.632742)
+        (xy 29.366058 70.637479)
+        (xy 29.326008 70.686281)
+        (xy 29.321931 70.692383)
+        (xy 29.228792 70.866634)
+        (xy 29.225979 70.873426)
+        (xy 29.168627 71.062491)
+        (xy 29.167192 71.069701)
+        (xy 29.147827 71.266325)
+        (xy 29.147827 71.273675)
+        (xy 25 71.273675)
+        (xy 25 70.449903)
+        (xy 29.555742 70.449903)
+        (xy 29.559787 70.457182)
+        (xy 30.185999 71.083394)
+        (xy 30.193 71.087436)
+        (xy 30.2 71.083394)
+        (xy 30.826211 70.457182)
+        (xy 30.830257 70.449903)
+        (xy 30.825521 70.443059)
+        (xy 30.776722 70.403011)
+        (xy 30.770613 70.398929)
+        (xy 30.596365 70.305792)
+        (xy 30.589573 70.302979)
+        (xy 30.400508 70.245627)
+        (xy 30.393298 70.244192)
+        (xy 30.196675 70.224827)
+        (xy 30.189325 70.224827)
+        (xy 29.992701 70.244192)
+        (xy 29.985491 70.245627)
+        (xy 29.796426 70.302979)
+        (xy 29.789634 70.305792)
+        (xy 29.615383 70.398931)
+        (xy 29.609281 70.403008)
+        (xy 29.560479 70.443058)
+        (xy 29.555742 70.449903)
+        (xy 25 70.449903)
+        (xy 25 69.550095)
+        (xy 29.555741 69.550095)
+        (xy 29.560477 69.556939)
+        (xy 29.609278 69.596988)
+        (xy 29.615386 69.60107)
+        (xy 29.789634 69.694207)
+        (xy 29.796426 69.69702)
+        (xy 29.985491 69.754372)
+        (xy 29.992701 69.755807)
+        (xy 30.189325 69.775173)
+        (xy 30.196675 69.775173)
+        (xy 30.393298 69.755807)
+        (xy 30.400508 69.754372)
+        (xy 30.589573 69.69702)
+        (xy 30.596365 69.694207)
+        (xy 30.770613 69.60107)
+        (xy 30.776721 69.596988)
+        (xy 30.82552 69.556939)
+        (xy 30.830257 69.550096)
+        (xy 30.826211 69.542816)
+        (xy 30.2 68.916605)
+        (xy 30.193 68.912563)
+        (xy 30.185999 68.916605)
+        (xy 29.559787 69.542816)
+        (xy 29.555741 69.550095)
+        (xy 25 69.550095)
+        (xy 25 68.733675)
+        (xy 29.147827 68.733675)
+        (xy 29.167192 68.930298)
+        (xy 29.168627 68.937508)
+        (xy 29.225979 69.126573)
+        (xy 29.228792 69.133365)
+        (xy 29.321929 69.307613)
+        (xy 29.326011 69.313722)
+        (xy 29.366059 69.362521)
+        (xy 29.372903 69.367257)
+        (xy 29.380182 69.363211)
+        (xy 30.006394 68.737)
+        (xy 30.010436 68.73)
+        (xy 30.375563 68.73)
+        (xy 30.379605 68.737)
+        (xy 31.005816 69.363211)
+        (xy 31.013096 69.367257)
+        (xy 31.019939 69.36252)
+        (xy 31.059988 69.313721)
+        (xy 31.06407 69.307613)
+        (xy 31.157207 69.133365)
+        (xy 31.16002 69.126573)
+        (xy 31.217372 68.937508)
+        (xy 31.218807 68.930298)
+        (xy 31.238173 68.733675)
+        (xy 31.238173 68.73)
+        (xy 31.686963 68.73)
+        (xy 31.687325 68.733675)
+        (xy 31.687325 68.733676)
+        (xy 31.705341 68.916605)
+        (xy 31.707062 68.934072)
+        (xy 31.708132 68.937601)
+        (xy 31.708133 68.937603)
+        (xy 31.765516 69.126769)
+        (xy 31.765518 69.126774)
+        (xy 31.766588 69.130301)
+        (xy 31.863252 69.311147)
+        (xy 31.865596 69.314003)
+        (xy 31.865598 69.314006)
+        (xy 31.906924 69.364362)
+        (xy 31.99334 69.46966)
+        (xy 31.996195 69.472003)
+        (xy 32.128735 69.580776)
+        (xy 32.151853 69.599748)
+        (xy 32.332699 69.696412)
+        (xy 32.528928 69.755938)
+        (xy 32.715797 69.774342)
+        (xy 32.724227 69.775173)
+        (xy 32.733 69.776037)
+        (xy 32.741773 69.775173)
+        (xy 32.748539 69.774506)
+        (xy 32.937072 69.755938)
+        (xy 33.133301 69.696412)
+        (xy 33.314147 69.599748)
+        (xy 33.47266 69.46966)
+        (xy 33.563618 69.358827)
+        (xy 38.285289 69.358827)
+        (xy 38.286335 69.36436)
+        (xy 38.286336 69.364362)
+        (xy 38.295947 69.41516)
+        (xy 38.296418 69.417931)
+        (xy 38.298517 69.43186)
+        (xy 38.304967 69.474647)
+        (xy 38.307411 69.479722)
+        (xy 38.30811 69.481988)
+        (xy 38.308221 69.482435)
+        (xy 38.308394 69.482853)
+        (xy 38.309181 69.485102)
+        (xy 38.310228 69.490634)
+        (xy 38.312859 69.495612)
+        (xy 38.337022 69.541332)
+        (xy 38.338281 69.543825)
+        (xy 38.363171 69.595509)
+        (xy 38.367 69.599636)
+        (xy 38.36834 69.601601)
+        (xy 38.368575 69.601992)
+        (xy 38.368863 69.602339)
+        (xy 38.370278 69.604256)
+        (xy 38.37291 69.609235)
+        (xy 38.376894 69.613219)
+        (xy 38.413458 69.649783)
+        (xy 38.415409 69.651808)
+        (xy 38.454413 69.693844)
+        (xy 38.459291 69.69666)
+        (xy 38.461148 69.698141)
+        (xy 38.467435 69.70376)
+        (xy 38.886183 70.122508)
+        (xy 38.901413 70.144442)
+        (xy 38.948618 70.247806)
+        (xy 38.952138 70.251869)
+        (xy 38.95214 70.251871)
+        (xy 38.963922 70.265468)
+        (xy 39.041982 70.355553)
+        (xy 39.046504 70.358459)
+        (xy 39.046505 70.35846)
+        (xy 39.092395 70.387952)
+        (xy 39.161919 70.432633)
+        (xy 39.298715 70.4728)
+        (xy 39.435904 70.4728)
+        (xy 39.441285 70.4728)
+        (xy 39.578081 70.432633)
+        (xy 39.698018 70.355553)
+        (xy 39.791382 70.247806)
+        (xy 39.850608 70.118119)
+        (xy 39.870898 69.977)
+        (xy 39.850608 69.835881)
+        (xy 39.791382 69.706194)
+        (xy 39.784356 69.698086)
+        (xy 39.710818 69.613219)
+        (xy 39.698018 69.598447)
+        (xy 39.693496 69.595541)
+        (xy 39.693494 69.595539)
+        (xy 39.582602 69.524272)
+        (xy 39.582599 69.52427)
+        (xy 39.578081 69.521367)
+        (xy 39.54781 69.512478)
+        (xy 39.515824 69.493499)
+        (xy 39.202026 69.179701)
+        (xy 39.185724 69.155305)
+        (xy 39.18 69.126527)
+        (xy 39.18 67.271473)
+        (xy 39.185724 67.242695)
+        (xy 39.202023 67.218301)
+        (xy 39.664023 66.7563)
+        (xy 39.670291 66.750699)
+        (xy 39.699892 66.727095)
+        (xy 39.732214 66.679684)
+        (xy 39.733794 66.677458)
+        (xy 39.767875 66.631283)
+        (xy 39.769739 66.625953)
+        (xy 39.770834 66.623882)
+        (xy 39.771077 66.623478)
+        (xy 39.77108 66.623472)
+        (xy 39.77126 66.623039)
+        (xy 39.77228 66.620919)
+        (xy 39.775459 66.616259)
+        (xy 39.79238 66.561399)
+        (xy 39.793224 66.558835)
+        (xy 39.812181 66.504665)
+        (xy 39.812391 66.499027)
+        (xy 39.812831 66.496705)
+        (xy 39.812942 66.496257)
+        (xy 39.812987 66.495779)
+        (xy 39.813335 66.493466)
+        (xy 39.815 66.488073)
+        (xy 39.815 66.430724)
+        (xy 39.815053 66.427912)
+        (xy 39.816319 66.394072)
+        (xy 39.817197 66.370613)
+        (xy 39.815737 66.365167)
+        (xy 39.815473 66.362817)
+        (xy 39.815 66.354397)
+        (xy 39.815 63.608448)
+        (xy 39.821796 63.577209)
+        (xy 39.832334 63.554133)
+        (xy 39.850608 63.514119)
+        (xy 39.870898 63.373)
+        (xy 39.850608 63.231881)
+        (xy 39.791382 63.102194)
+        (xy 39.698018 62.994447)
+        (xy 39.693496 62.991541)
+        (xy 39.693494 62.991539)
+        (xy 39.582602 62.920272)
+        (xy 39.582599 62.92027)
+        (xy 39.578081 62.917367)
+        (xy 39.572925 62.915853)
+        (xy 39.572923 62.915852)
+        (xy 39.446447 62.878715)
+        (xy 39.446442 62.878714)
+        (xy 39.441285 62.8772)
+        (xy 39.298715 62.8772)
+        (xy 39.293558 62.878714)
+        (xy 39.293552 62.878715)
+        (xy 39.167076 62.915852)
+        (xy 39.167071 62.915854)
+        (xy 39.161919 62.917367)
+        (xy 39.157403 62.920269)
+        (xy 39.157397 62.920272)
+        (xy 39.046505 62.991539)
+        (xy 39.046499 62.991543)
+        (xy 39.041982 62.994447)
+        (xy 39.038461 62.998509)
+        (xy 39.03846 62.998511)
+        (xy 38.95214 63.098128)
+        (xy 38.952136 63.098133)
+        (xy 38.948618 63.102194)
+        (xy 38.946385 63.107082)
+        (xy 38.946382 63.107088)
+        (xy 38.891626 63.226987)
+        (xy 38.891624 63.226993)
+        (xy 38.889392 63.231881)
+        (xy 38.888627 63.237195)
+        (xy 38.888626 63.237202)
+        (xy 38.869867 63.367679)
+        (xy 38.869102 63.373)
+        (xy 38.869867 63.378321)
+        (xy 38.888626 63.508797)
+        (xy 38.888627 63.508802)
+        (xy 38.889392 63.514119)
+        (xy 38.891625 63.519008)
+        (xy 38.891626 63.519012)
+        (xy 38.918204 63.577209)
+        (xy 38.925 63.608448)
+        (xy 38.925 66.205527)
+        (xy 38.919276 66.234305)
+        (xy 38.902976 66.258698)
+        (xy 38.5508 66.610874)
+        (xy 38.440995 66.720679)
+        (xy 38.43471 66.726296)
+        (xy 38.409515 66.746389)
+        (xy 38.40951 66.746394)
+        (xy 38.405108 66.749905)
+        (xy 38.401935 66.754558)
+        (xy 38.401931 66.754563)
+        (xy 38.37281 66.797275)
+        (xy 38.371206 66.799536)
+        (xy 38.337125 66.845716)
+        (xy 38.335264 66.85103)
+        (xy 38.334144 66.853151)
+        (xy 38.333919 66.853524)
+        (xy 38.333745 66.853945)
+        (xy 38.332714 66.856085)
+        (xy 38.329541 66.860741)
+        (xy 38.32788 66.866123)
+        (xy 38.32788 66.866125)
+        (xy 38.312638 66.915535)
+        (xy 38.311759 66.918204)
+        (xy 38.294679 66.967015)
+        (xy 38.294677 66.967024)
+        (xy 38.292819 66.972335)
+        (xy 38.292608 66.97796)
+        (xy 38.292164 66.980308)
+        (xy 38.292057 66.980739)
+        (xy 38.292015 66.981187)
+        (xy 38.291659 66.983543)
+        (xy 38.29 66.988927)
+        (xy 38.29 66.994561)
+        (xy 38.29 67.046293)
+        (xy 38.289947 67.049104)
+        (xy 38.288014 67.100755)
+        (xy 38.288014 67.100759)
+        (xy 38.287804 67.106386)
+        (xy 38.289261 67.111826)
+        (xy 38.289527 67.114181)
+        (xy 38.29 67.122599)
+        (xy 38.29 69.312793)
+        (xy 38.289527 69.321212)
+        (xy 38.285919 69.353229)
+        (xy 38.285919 69.353233)
+        (xy 38.285289 69.358827)
+        (xy 33.563618 69.358827)
+        (xy 33.602748 69.311147)
+        (xy 33.699412 69.130301)
+        (xy 33.758938 68.934072)
+        (xy 33.779037 68.73)
+        (xy 33.778347 68.722999)
+        (xy 33.772525 68.663879)
+        (xy 33.758938 68.525928)
+        (xy 33.699412 68.329699)
+        (xy 33.602748 68.148853)
+        (xy 33.47266 67.99034)
+        (xy 33.469804 67.987996)
+        (xy 33.317006 67.862598)
+        (xy 33.317003 67.862596)
+        (xy 33.314147 67.860252)
+        (xy 33.133301 67.763588)
+        (xy 33.129774 67.762518)
+        (xy 33.129769 67.762516)
+        (xy 32.940603 67.705133)
+        (xy 32.940601 67.705132)
+        (xy 32.937072 67.704062)
+        (xy 32.933401 67.7037)
+        (xy 32.933399 67.7037)
+        (xy 32.736676 67.684325)
+        (xy 32.733 67.683963)
+        (xy 32.729324 67.684325)
+        (xy 32.5326 67.7037)
+        (xy 32.532596 67.7037)
+        (xy 32.528928 67.704062)
+        (xy 32.5254 67.705132)
+        (xy 32.525396 67.705133)
+        (xy 32.33623 67.762516)
+        (xy 32.336222 67.762519)
+        (xy 32.332699 67.763588)
+        (xy 32.329447 67.765325)
+        (xy 32.329445 67.765327)
+        (xy 32.155111 67.85851)
+        (xy 32.155106 67.858512)
+        (xy 32.151853 67.860252)
+        (xy 32.149 67.862593)
+        (xy 32.148993 67.862598)
+        (xy 31.996195 67.987996)
+        (xy 31.996189 67.988001)
+        (xy 31.99334 67.99034)
+        (xy 31.991001 67.993189)
+        (xy 31.990996 67.993195)
+        (xy 31.865598 68.145993)
+        (xy 31.865593 68.146)
+        (xy 31.863252 68.148853)
+        (xy 31.861512 68.152106)
+        (xy 31.86151 68.152111)
+        (xy 31.779721 68.305128)
+        (xy 31.766588 68.329699)
+        (xy 31.765519 68.333222)
+        (xy 31.765516 68.33323)
+        (xy 31.708133 68.522396)
+        (xy 31.707062 68.525928)
+        (xy 31.7067 68.529596)
+        (xy 31.7067 68.5296)
+        (xy 31.687356 68.726012)
+        (xy 31.686963 68.73)
+        (xy 31.238173 68.73)
+        (xy 31.238173 68.726325)
+        (xy 31.218807 68.529701)
+        (xy 31.217372 68.522491)
+        (xy 31.16002 68.333426)
+        (xy 31.157207 68.326634)
+        (xy 31.06407 68.152386)
+        (xy 31.059988 68.146278)
+        (xy 31.019939 68.097477)
+        (xy 31.013095 68.092741)
+        (xy 31.005816 68.096787)
+        (xy 30.379605 68.722999)
+        (xy 30.375563 68.73)
+        (xy 30.010436 68.73)
+        (xy 30.006394 68.722999)
+        (xy 29.380182 68.096787)
+        (xy 29.372903 68.092742)
+        (xy 29.366058 68.097479)
+        (xy 29.326008 68.146281)
+        (xy 29.321931 68.152383)
+        (xy 29.228792 68.326634)
+        (xy 29.225979 68.333426)
+        (xy 29.168627 68.522491)
+        (xy 29.167192 68.529701)
+        (xy 29.147827 68.726325)
+        (xy 29.147827 68.733675)
+        (xy 25 68.733675)
+        (xy 25 67.909903)
+        (xy 29.555742 67.909903)
+        (xy 29.559787 67.917182)
+        (xy 30.185999 68.543394)
+        (xy 30.192999 68.547436)
+        (xy 30.2 68.543394)
+        (xy 30.826211 67.917182)
+        (xy 30.830257 67.909903)
+        (xy 30.825521 67.903059)
+        (xy 30.776722 67.863011)
+        (xy 30.770613 67.858929)
+        (xy 30.596365 67.765792)
+        (xy 30.589573 67.762979)
+        (xy 30.400508 67.705627)
+        (xy 30.393298 67.704192)
+        (xy 30.196675 67.684827)
+        (xy 30.189325 67.684827)
+        (xy 29.992701 67.704192)
+        (xy 29.985491 67.705627)
+        (xy 29.796426 67.762979)
+        (xy 29.789634 67.765792)
+        (xy 29.615383 67.858931)
+        (xy 29.609281 67.863008)
+        (xy 29.560479 67.903058)
+        (xy 29.555742 67.909903)
+        (xy 25 67.909903)
+        (xy 25 67.010095)
+        (xy 29.555741 67.010095)
+        (xy 29.560477 67.016939)
+        (xy 29.609278 67.056988)
+        (xy 29.615386 67.06107)
+        (xy 29.789634 67.154207)
+        (xy 29.796426 67.15702)
+        (xy 29.985491 67.214372)
+        (xy 29.992701 67.215807)
+        (xy 30.189325 67.235173)
+        (xy 30.196675 67.235173)
+        (xy 30.393298 67.215807)
+        (xy 30.400508 67.214372)
+        (xy 30.589573 67.15702)
+        (xy 30.596365 67.154207)
+        (xy 30.770613 67.06107)
+        (xy 30.776721 67.056988)
+        (xy 30.82552 67.016939)
+        (xy 30.830257 67.010096)
+        (xy 30.826211 67.002816)
+        (xy 30.2 66.376605)
+        (xy 30.192999 66.372563)
+        (xy 30.185999 66.376605)
+        (xy 29.559787 67.002816)
+        (xy 29.555741 67.010095)
+        (xy 25 67.010095)
+        (xy 25 66.193675)
+        (xy 29.147827 66.193675)
+        (xy 29.167192 66.390298)
+        (xy 29.168627 66.397508)
+        (xy 29.225979 66.586573)
+        (xy 29.228792 66.593365)
+        (xy 29.321929 66.767613)
+        (xy 29.326011 66.773722)
+        (xy 29.366059 66.822521)
+        (xy 29.372903 66.827257)
+        (xy 29.380182 66.823211)
+        (xy 30.006394 66.197)
+        (xy 30.010436 66.19)
+        (xy 30.375563 66.19)
+        (xy 30.379605 66.197)
+        (xy 31.005816 66.823211)
+        (xy 31.013096 66.827257)
+        (xy 31.019939 66.82252)
+        (xy 31.059988 66.773721)
+        (xy 31.06407 66.767613)
+        (xy 31.157207 66.593365)
+        (xy 31.16002 66.586573)
+        (xy 31.217372 66.397508)
+        (xy 31.218807 66.390298)
+        (xy 31.238173 66.193675)
+        (xy 31.238173 66.19)
+        (xy 31.686963 66.19)
+        (xy 31.687325 66.193675)
+        (xy 31.687325 66.193676)
+        (xy 31.705341 66.376605)
+        (xy 31.707062 66.394072)
+        (xy 31.708132 66.397601)
+        (xy 31.708133 66.397603)
+        (xy 31.765516 66.586769)
+        (xy 31.765518 66.586774)
+        (xy 31.766588 66.590301)
+        (xy 31.863252 66.771147)
+        (xy 31.865596 66.774003)
+        (xy 31.865598 66.774006)
+        (xy 31.924449 66.845716)
+        (xy 31.99334 66.92966)
+        (xy 31.996195 66.932003)
+        (xy 32.137156 67.047687)
+        (xy 32.151853 67.059748)
+        (xy 32.332699 67.156412)
+        (xy 32.528928 67.215938)
+        (xy 32.715797 67.234342)
+        (xy 32.724227 67.235173)
+        (xy 32.733 67.236037)
+        (xy 32.741773 67.235173)
+        (xy 32.748539 67.234506)
+        (xy 32.937072 67.215938)
+        (xy 33.133301 67.156412)
+        (xy 33.314147 67.059748)
+        (xy 33.47266 66.92966)
+        (xy 33.602748 66.771147)
+        (xy 33.699412 66.590301)
+        (xy 33.758938 66.394072)
+        (xy 33.779037 66.19)
+        (xy 33.778347 66.182999)
+        (xy 33.765374 66.051277)
+        (xy 33.758938 65.985928)
+        (xy 33.699412 65.789699)
+        (xy 33.602748 65.608853)
+        (xy 33.47266 65.45034)
+        (xy 33.383295 65.377)
+        (xy 33.317006 65.322598)
+        (xy 33.317003 65.322596)
+        (xy 33.314147 65.320252)
+        (xy 33.133301 65.223588)
+        (xy 33.129774 65.222518)
+        (xy 33.129769 65.222516)
+        (xy 32.940603 65.165133)
+        (xy 32.940601 65.165132)
+        (xy 32.937072 65.164062)
+        (xy 32.933401 65.1637)
+        (xy 32.933399 65.1637)
+        (xy 32.736676 65.144325)
+        (xy 32.733 65.143963)
+        (xy 32.729324 65.144325)
+        (xy 32.5326 65.1637)
+        (xy 32.532596 65.1637)
+        (xy 32.528928 65.164062)
+        (xy 32.5254 65.165132)
+        (xy 32.525396 65.165133)
+        (xy 32.33623 65.222516)
+        (xy 32.336222 65.222519)
+        (xy 32.332699 65.223588)
+        (xy 32.329447 65.225325)
+        (xy 32.329445 65.225327)
+        (xy 32.155111 65.31851)
+        (xy 32.155106 65.318512)
+        (xy 32.151853 65.320252)
+        (xy 32.149 65.322593)
+        (xy 32.148993 65.322598)
+        (xy 31.996195 65.447996)
+        (xy 31.996189 65.448001)
+        (xy 31.99334 65.45034)
+        (xy 31.991001 65.453189)
+        (xy 31.990996 65.453195)
+        (xy 31.865598 65.605993)
+        (xy 31.865593 65.606)
+        (xy 31.863252 65.608853)
+        (xy 31.861512 65.612106)
+        (xy 31.86151 65.612111)
+        (xy 31.793189 65.739931)
+        (xy 31.766588 65.789699)
+        (xy 31.765519 65.793222)
+        (xy 31.765516 65.79323)
+        (xy 31.708133 65.982396)
+        (xy 31.707062 65.985928)
+        (xy 31.7067 65.989596)
+        (xy 31.7067 65.9896)
+        (xy 31.687325 66.186324)
+        (xy 31.686963 66.19)
+        (xy 31.238173 66.19)
+        (xy 31.238173 66.186325)
+        (xy 31.218807 65.989701)
+        (xy 31.217372 65.982491)
+        (xy 31.16002 65.793426)
+        (xy 31.157207 65.786634)
+        (xy 31.06407 65.612386)
+        (xy 31.059988 65.606278)
+        (xy 31.019939 65.557477)
+        (xy 31.013095 65.552741)
+        (xy 31.005816 65.556787)
+        (xy 30.379605 66.182999)
+        (xy 30.375563 66.19)
+        (xy 30.010436 66.19)
+        (xy 30.006394 66.182999)
+        (xy 29.380182 65.556787)
+        (xy 29.372903 65.552742)
+        (xy 29.366058 65.557479)
+        (xy 29.326008 65.606281)
+        (xy 29.321931 65.612383)
+        (xy 29.228792 65.786634)
+        (xy 29.225979 65.793426)
+        (xy 29.168627 65.982491)
+        (xy 29.167192 65.989701)
+        (xy 29.147827 66.186325)
+        (xy 29.147827 66.193675)
+        (xy 25 66.193675)
+        (xy 25 65.369903)
+        (xy 29.555742 65.369903)
+        (xy 29.559787 65.377182)
+        (xy 30.185999 66.003394)
+        (xy 30.193 66.007436)
+        (xy 30.2 66.003394)
+        (xy 30.826211 65.377182)
+        (xy 30.830257 65.369903)
+        (xy 30.825521 65.363059)
+        (xy 30.776722 65.323011)
+        (xy 30.770613 65.318929)
+        (xy 30.596365 65.225792)
+        (xy 30.589573 65.222979)
+        (xy 30.400508 65.165627)
+        (xy 30.393298 65.164192)
+        (xy 30.196675 65.144827)
+        (xy 30.189325 65.144827)
+        (xy 29.992701 65.164192)
+        (xy 29.985491 65.165627)
+        (xy 29.796426 65.222979)
+        (xy 29.789634 65.225792)
+        (xy 29.615383 65.318931)
+        (xy 29.609281 65.323008)
+        (xy 29.560479 65.363058)
+        (xy 29.555742 65.369903)
+        (xy 25 65.369903)
+        (xy 25 64.470095)
+        (xy 29.555741 64.470095)
+        (xy 29.560477 64.476939)
+        (xy 29.609278 64.516988)
+        (xy 29.615386 64.52107)
+        (xy 29.789634 64.614207)
+        (xy 29.796426 64.61702)
+        (xy 29.985491 64.674372)
+        (xy 29.992701 64.675807)
+        (xy 30.189325 64.695173)
+        (xy 30.196675 64.695173)
+        (xy 30.393298 64.675807)
+        (xy 30.400508 64.674372)
+        (xy 30.589573 64.61702)
+        (xy 30.596365 64.614207)
+        (xy 30.770613 64.52107)
+        (xy 30.776721 64.516988)
+        (xy 30.82552 64.476939)
+        (xy 30.830257 64.470096)
+        (xy 30.826211 64.462816)
+        (xy 30.2 63.836605)
+        (xy 30.192999 63.832563)
+        (xy 30.185999 63.836605)
+        (xy 29.559787 64.462816)
+        (xy 29.555741 64.470095)
+        (xy 25 64.470095)
+        (xy 25 63.653675)
+        (xy 29.147827 63.653675)
+        (xy 29.167192 63.850298)
+        (xy 29.168627 63.857508)
+        (xy 29.225979 64.046573)
+        (xy 29.228792 64.053365)
+        (xy 29.321929 64.227613)
+        (xy 29.326011 64.233722)
+        (xy 29.366059 64.282521)
+        (xy 29.372903 64.287257)
+        (xy 29.380182 64.283211)
+        (xy 30.006394 63.657)
+        (xy 30.010436 63.65)
+        (xy 30.375563 63.65)
+        (xy 30.379605 63.657)
+        (xy 31.005816 64.283211)
+        (xy 31.013096 64.287257)
+        (xy 31.019939 64.28252)
+        (xy 31.059988 64.233721)
+        (xy 31.06407 64.227613)
+        (xy 31.157207 64.053365)
+        (xy 31.16002 64.046573)
+        (xy 31.217372 63.857508)
+        (xy 31.218807 63.850298)
+        (xy 31.238173 63.653675)
+        (xy 31.238173 63.65)
+        (xy 31.686963 63.65)
+        (xy 31.687325 63.653675)
+        (xy 31.687325 63.653676)
+        (xy 31.705341 63.836605)
+        (xy 31.707062 63.854072)
+        (xy 31.708132 63.857601)
+        (xy 31.708133 63.857603)
+        (xy 31.765516 64.046769)
+        (xy 31.765518 64.046774)
+        (xy 31.766588 64.050301)
+        (xy 31.863252 64.231147)
+        (xy 31.865596 64.234003)
+        (xy 31.865598 64.234006)
+        (xy 31.9093 64.287257)
+        (xy 31.99334 64.38966)
+        (xy 31.996195 64.392003)
+        (xy 32.09135 64.470095)
+        (xy 32.151853 64.519748)
+        (xy 32.332699 64.616412)
+        (xy 32.528928 64.675938)
+        (xy 32.700814 64.692867)
+        (xy 32.724227 64.695173)
+        (xy 32.733 64.696037)
+        (xy 32.741773 64.695173)
+        (xy 32.748539 64.694506)
+        (xy 32.937072 64.675938)
+        (xy 33.133301 64.616412)
+        (xy 33.314147 64.519748)
+        (xy 33.47266 64.38966)
+        (xy 33.602748 64.231147)
+        (xy 33.699412 64.050301)
+        (xy 33.758938 63.854072)
+        (xy 33.779037 63.65)
+        (xy 33.778347 63.642999)
+        (xy 33.777342 63.632797)
+        (xy 33.758938 63.445928)
+        (xy 33.699412 63.249699)
+        (xy 33.602748 63.068853)
+        (xy 33.595771 63.060352)
+        (xy 33.475003 62.913195)
+        (xy 33.47266 62.91034)
+        (xy 33.427556 62.873324)
+        (xy 33.317006 62.782598)
+        (xy 33.317003 62.782596)
+        (xy 33.314147 62.780252)
+        (xy 33.133301 62.683588)
+        (xy 33.129774 62.682518)
+        (xy 33.129769 62.682516)
+        (xy 32.940603 62.625133)
+        (xy 32.940601 62.625132)
+        (xy 32.937072 62.624062)
+        (xy 32.933401 62.6237)
+        (xy 32.933399 62.6237)
+        (xy 32.736676 62.604325)
+        (xy 32.733 62.603963)
+        (xy 32.729324 62.604325)
+        (xy 32.5326 62.6237)
+        (xy 32.532596 62.6237)
+        (xy 32.528928 62.624062)
+        (xy 32.5254 62.625132)
+        (xy 32.525396 62.625133)
+        (xy 32.33623 62.682516)
+        (xy 32.336222 62.682519)
+        (xy 32.332699 62.683588)
+        (xy 32.329447 62.685325)
+        (xy 32.329445 62.685327)
+        (xy 32.155111 62.77851)
+        (xy 32.155106 62.778512)
+        (xy 32.151853 62.780252)
+        (xy 32.149 62.782593)
+        (xy 32.148993 62.782598)
+        (xy 31.996195 62.907996)
+        (xy 31.996189 62.908001)
+        (xy 31.99334 62.91034)
+        (xy 31.991001 62.913189)
+        (xy 31.990996 62.913195)
+        (xy 31.865598 63.065993)
+        (xy 31.865593 63.066)
+        (xy 31.863252 63.068853)
+        (xy 31.861512 63.072106)
+        (xy 31.86151 63.072111)
+        (xy 31.768327 63.246445)
+        (xy 31.766588 63.249699)
+        (xy 31.765519 63.253222)
+        (xy 31.765516 63.25323)
+        (xy 31.708133 63.442396)
+        (xy 31.707062 63.445928)
+        (xy 31.7067 63.449596)
+        (xy 31.7067 63.4496)
+        (xy 31.687325 63.646324)
+        (xy 31.686963 63.65)
+        (xy 31.238173 63.65)
+        (xy 31.238173 63.646325)
+        (xy 31.218807 63.449701)
+        (xy 31.217372 63.442491)
+        (xy 31.16002 63.253426)
+        (xy 31.157207 63.246634)
+        (xy 31.06407 63.072386)
+        (xy 31.059988 63.066278)
+        (xy 31.019939 63.017477)
+        (xy 31.013095 63.012741)
+        (xy 31.005816 63.016787)
+        (xy 30.379605 63.642999)
+        (xy 30.375563 63.65)
+        (xy 30.010436 63.65)
+        (xy 30.006394 63.642999)
+        (xy 29.380182 63.016787)
+        (xy 29.372903 63.012742)
+        (xy 29.366058 63.017479)
+        (xy 29.326008 63.066281)
+        (xy 29.321931 63.072383)
+        (xy 29.228792 63.246634)
+        (xy 29.225979 63.253426)
+        (xy 29.168627 63.442491)
+        (xy 29.167192 63.449701)
+        (xy 29.147827 63.646325)
+        (xy 29.147827 63.653675)
+        (xy 25 63.653675)
+        (xy 25 62.829903)
+        (xy 29.555742 62.829903)
+        (xy 29.559787 62.837182)
+        (xy 30.185999 63.463394)
+        (xy 30.193 63.467436)
+        (xy 30.2 63.463394)
+        (xy 30.826211 62.837182)
+        (xy 30.830257 62.829903)
+        (xy 30.825521 62.823059)
+        (xy 30.776722 62.783011)
+        (xy 30.770613 62.778929)
+        (xy 30.596365 62.685792)
+        (xy 30.589573 62.682979)
+        (xy 30.400508 62.625627)
+        (xy 30.393298 62.624192)
+        (xy 30.196675 62.604827)
+        (xy 30.189325 62.604827)
+        (xy 29.992701 62.624192)
+        (xy 29.985491 62.625627)
+        (xy 29.796426 62.682979)
+        (xy 29.789634 62.685792)
+        (xy 29.615383 62.778931)
+        (xy 29.609281 62.783008)
+        (xy 29.560479 62.823058)
+        (xy 29.555742 62.829903)
+        (xy 25 62.829903)
+        (xy 25 61.930095)
+        (xy 29.555741 61.930095)
+        (xy 29.560477 61.936939)
+        (xy 29.609278 61.976988)
+        (xy 29.615386 61.98107)
+        (xy 29.789634 62.074207)
+        (xy 29.796426 62.07702)
+        (xy 29.985491 62.134372)
+        (xy 29.992701 62.135807)
+        (xy 30.189325 62.155173)
+        (xy 30.196675 62.155173)
+        (xy 30.393298 62.135807)
+        (xy 30.400508 62.134372)
+        (xy 30.589573 62.07702)
+        (xy 30.596365 62.074207)
+        (xy 30.770613 61.98107)
+        (xy 30.776721 61.976988)
+        (xy 30.82552 61.936939)
+        (xy 30.830257 61.930096)
+        (xy 30.826211 61.922816)
+        (xy 30.2 61.296605)
+        (xy 30.193 61.292563)
+        (xy 30.185999 61.296605)
+        (xy 29.559787 61.922816)
+        (xy 29.555741 61.930095)
+        (xy 25 61.930095)
+        (xy 25 61.113675)
+        (xy 29.147827 61.113675)
+        (xy 29.167192 61.310298)
+        (xy 29.168627 61.317508)
+        (xy 29.225979 61.506573)
+        (xy 29.228792 61.513365)
+        (xy 29.321929 61.687613)
+        (xy 29.326011 61.693722)
+        (xy 29.366059 61.742521)
+        (xy 29.372903 61.747257)
+        (xy 29.380182 61.743211)
+        (xy 30.006394 61.117)
+        (xy 30.010436 61.11)
+        (xy 30.375563 61.11)
+        (xy 30.379605 61.117)
+        (xy 31.005816 61.743211)
+        (xy 31.013096 61.747257)
+        (xy 31.019939 61.74252)
+        (xy 31.059988 61.693721)
+        (xy 31.06407 61.687613)
+        (xy 31.157207 61.513365)
+        (xy 31.16002 61.506573)
+        (xy 31.217372 61.317508)
+        (xy 31.218807 61.310298)
+        (xy 31.238173 61.113675)
+        (xy 31.238173 61.11)
+        (xy 31.686963 61.11)
+        (xy 31.687325 61.113675)
+        (xy 31.687325 61.113676)
+        (xy 31.706477 61.308139)
+        (xy 31.707062 61.314072)
+        (xy 31.708132 61.317601)
+        (xy 31.708133 61.317603)
+        (xy 31.765516 61.506769)
+        (xy 31.765518 61.506774)
+        (xy 31.766588 61.510301)
+        (xy 31.863252 61.691147)
+        (xy 31.865596 61.694003)
+        (xy 31.865598 61.694006)
+        (xy 31.9093 61.747257)
+        (xy 31.99334 61.84966)
+        (xy 31.996195 61.852003)
+        (xy 32.09135 61.930095)
+        (xy 32.151853 61.979748)
+        (xy 32.332699 62.076412)
+        (xy 32.528928 62.135938)
+        (xy 32.715797 62.154342)
+        (xy 32.724227 62.155173)
+        (xy 32.733 62.156037)
+        (xy 32.741773 62.155173)
+        (xy 32.748539 62.154506)
+        (xy 32.937072 62.135938)
+        (xy 33.133301 62.076412)
+        (xy 33.314147 61.979748)
+        (xy 33.47266 61.84966)
+        (xy 33.602748 61.691147)
+        (xy 33.699412 61.510301)
+        (xy 33.758938 61.314072)
+        (xy 33.779037 61.11)
+        (xy 33.778347 61.102999)
+        (xy 33.763397 60.951202)
+        (xy 33.758938 60.905928)
+        (xy 33.699412 60.709699)
+        (xy 33.602748 60.528853)
+        (xy 33.47266 60.37034)
+        (xy 33.469804 60.367996)
+        (xy 33.317006 60.242598)
+        (xy 33.317003 60.242596)
+        (xy 33.314147 60.240252)
+        (xy 33.133301 60.143588)
+        (xy 33.129774 60.142518)
+        (xy 33.129769 60.142516)
+        (xy 32.940603 60.085133)
+        (xy 32.940601 60.085132)
+        (xy 32.937072 60.084062)
+        (xy 32.933401 60.0837)
+        (xy 32.933399 60.0837)
+        (xy 32.736676 60.064325)
+        (xy 32.733 60.063963)
+        (xy 32.729324 60.064325)
+        (xy 32.5326 60.0837)
+        (xy 32.532596 60.0837)
+        (xy 32.528928 60.084062)
+        (xy 32.5254 60.085132)
+        (xy 32.525396 60.085133)
+        (xy 32.33623 60.142516)
+        (xy 32.336222 60.142519)
+        (xy 32.332699 60.143588)
+        (xy 32.329447 60.145325)
+        (xy 32.329445 60.145327)
+        (xy 32.155111 60.23851)
+        (xy 32.155106 60.238512)
+        (xy 32.151853 60.240252)
+        (xy 32.149 60.242593)
+        (xy 32.148993 60.242598)
+        (xy 31.996195 60.367996)
+        (xy 31.996189 60.368001)
+        (xy 31.99334 60.37034)
+        (xy 31.991001 60.373189)
+        (xy 31.990996 60.373195)
+        (xy 31.865598 60.525993)
+        (xy 31.865593 60.526)
+        (xy 31.863252 60.528853)
+        (xy 31.861512 60.532106)
+        (xy 31.86151 60.532111)
+        (xy 31.768327 60.706445)
+        (xy 31.766588 60.709699)
+        (xy 31.765519 60.713222)
+        (xy 31.765516 60.71323)
+        (xy 31.723301 60.852395)
+        (xy 31.707062 60.905928)
+        (xy 31.7067 60.909596)
+        (xy 31.7067 60.9096)
+        (xy 31.68765 61.103028)
+        (xy 31.686963 61.11)
+        (xy 31.238173 61.11)
+        (xy 31.238173 61.106325)
+        (xy 31.218807 60.909701)
+        (xy 31.217372 60.902491)
+        (xy 31.16002 60.713426)
+        (xy 31.157207 60.706634)
+        (xy 31.06407 60.532386)
+        (xy 31.059988 60.526278)
+        (xy 31.019939 60.477477)
+        (xy 31.013095 60.472741)
+        (xy 31.005816 60.476787)
+        (xy 30.379605 61.102999)
+        (xy 30.375563 61.11)
+        (xy 30.010436 61.11)
+        (xy 30.006394 61.102999)
+        (xy 29.380182 60.476787)
+        (xy 29.372903 60.472742)
+        (xy 29.366058 60.477479)
+        (xy 29.326008 60.526281)
+        (xy 29.321931 60.532383)
+        (xy 29.228792 60.706634)
+        (xy 29.225979 60.713426)
+        (xy 29.168627 60.902491)
+        (xy 29.167192 60.909701)
+        (xy 29.147827 61.106325)
+        (xy 29.147827 61.113675)
+        (xy 25 61.113675)
+        (xy 25 60.289903)
+        (xy 29.555742 60.289903)
+        (xy 29.559787 60.297182)
+        (xy 30.185999 60.923394)
+        (xy 30.193 60.927436)
+        (xy 30.2 60.923394)
+        (xy 30.826211 60.297182)
+        (xy 30.830257 60.289903)
+        (xy 30.825521 60.283059)
+        (xy 30.776722 60.243011)
+        (xy 30.770613 60.238929)
+        (xy 30.596365 60.145792)
+        (xy 30.589573 60.142979)
+        (xy 30.400508 60.085627)
+        (xy 30.393298 60.084192)
+        (xy 30.196675 60.064827)
+        (xy 30.189325 60.064827)
+        (xy 29.992701 60.084192)
+        (xy 29.985491 60.085627)
+        (xy 29.796426 60.142979)
+        (xy 29.789634 60.145792)
+        (xy 29.615383 60.238931)
+        (xy 29.609281 60.243008)
+        (xy 29.560479 60.283058)
+        (xy 29.555742 60.289903)
+        (xy 25 60.289903)
+        (xy 25 52.17)
+        (xy 30.112566 52.17)
+        (xy 30.13227 52.420363)
+        (xy 30.132957 52.423226)
+        (xy 30.132959 52.423236)
+        (xy 30.190205 52.66168)
+        (xy 30.190897 52.664561)
+        (xy 30.192028 52.667293)
+        (xy 30.192029 52.667294)
+        (xy 30.242246 52.78853)
+        (xy 30.287003 52.896582)
+        (xy 30.28854 52.89909)
+        (xy 30.288542 52.899094)
+        (xy 30.319861 52.950202)
+        (xy 30.418222 53.110712)
+        (xy 30.581322 53.301678)
+        (xy 30.772288 53.464778)
+        (xy 30.986418 53.595997)
+        (xy 31.218439 53.692103)
+        (xy 31.462637 53.75073)
+        (xy 31.650308 53.7655)
+        (xy 31.774212 53.7655)
+        (xy 31.775692 53.7655)
+        (xy 31.963363 53.75073)
+        (xy 32.207561 53.692103)
+        (xy 32.439582 53.595997)
+        (xy 32.653712 53.464778)
+        (xy 32.844678 53.301678)
+        (xy 33.007778 53.110712)
+        (xy 33.138997 52.896582)
+        (xy 33.235103 52.664561)
+        (xy 33.29373 52.420363)
+        (xy 33.313434 52.17)
+        (xy 33.29373 51.919637)
+        (xy 33.235103 51.675439)
+        (xy 33.138997 51.443418)
+        (xy 33.007778 51.229288)
+        (xy 32.960974 51.174488)
+        (xy 32.846591 51.040562)
+        (xy 32.844678 51.038322)
+        (xy 32.728484 50.939083)
+        (xy 32.655957 50.877139)
+        (xy 32.655953 50.877136)
+        (xy 32.653712 50.875222)
+        (xy 32.522278 50.794679)
+        (xy 32.442094 50.745542)
+        (xy 32.44209 50.74554)
+        (xy 32.439582 50.744003)
+        (xy 32.207561 50.647897)
+        (xy 32.204683 50.647206)
+        (xy 32.20468 50.647205)
+        (xy 31.966236 50.589959)
+        (xy 31.966226 50.589957)
+        (xy 31.963363 50.58927)
+        (xy 31.960416 50.589038)
+        (xy 31.777169 50.574616)
+        (xy 31.777162 50.574615)
+        (xy 31.775692 50.5745)
+        (xy 31.650308 50.5745)
+        (xy 31.648838 50.574615)
+        (xy 31.64883 50.574616)
+        (xy 31.465583 50.589038)
+        (xy 31.465581 50.589038)
+        (xy 31.462637 50.58927)
+        (xy 31.459775 50.589957)
+        (xy 31.459763 50.589959)
+        (xy 31.221319 50.647205)
+        (xy 31.221312 50.647207)
+        (xy 31.218439 50.647897)
+        (xy 31.21571 50.649027)
+        (xy 31.215705 50.649029)
+        (xy 30.98914 50.742875)
+        (xy 30.989134 50.742877)
+        (xy 30.986418 50.744003)
+        (xy 30.983914 50.745537)
+        (xy 30.983905 50.745542)
+        (xy 30.774803 50.87368)
+        (xy 30.774795 50.873685)
+        (xy 30.772288 50.875222)
+        (xy 30.770051 50.877131)
+        (xy 30.770042 50.877139)
+        (xy 30.583562 51.036408)
+        (xy 30.583556 51.036413)
+        (xy 30.581322 51.038322)
+        (xy 30.579413 51.040556)
+        (xy 30.579408 51.040562)
+        (xy 30.420139 51.227042)
+        (xy 30.420131 51.227051)
+        (xy 30.418222 51.229288)
+        (xy 30.416685 51.231795)
+        (xy 30.41668 51.231803)
+        (xy 30.288542 51.440905)
+        (xy 30.288537 51.440914)
+        (xy 30.287003 51.443418)
+        (xy 30.285877 51.446134)
+        (xy 30.285875 51.44614)
+        (xy 30.192029 51.672705)
+        (xy 30.190897 51.675439)
+        (xy 30.190207 51.678312)
+        (xy 30.190205 51.678319)
+        (xy 30.132959 51.916763)
+        (xy 30.132957 51.916775)
+        (xy 30.13227 51.919637)
+        (xy 30.132038 51.922581)
+        (xy 30.132038 51.922583)
+        (xy 30.121547 52.055881)
+        (xy 30.112566 52.17)
+        (xy 25 52.17)
+        (xy 25 42.630095)
+        (xy 29.575241 42.630095)
+        (xy 29.579977 42.636939)
+        (xy 29.628778 42.676988)
+        (xy 29.634886 42.68107)
+        (xy 29.809134 42.774207)
+        (xy 29.815926 42.77702)
+        (xy 30.004991 42.834372)
+        (xy 30.012201 42.835807)
+        (xy 30.208825 42.855173)
+        (xy 30.216175 42.855173)
+        (xy 30.412798 42.835807)
+        (xy 30.420008 42.834372)
+        (xy 30.609073 42.77702)
+        (xy 30.615865 42.774207)
+        (xy 30.790113 42.68107)
+        (xy 30.796221 42.676988)
+        (xy 30.84502 42.636939)
+        (xy 30.849757 42.630096)
+        (xy 30.845711 42.622816)
+        (xy 30.686013 42.463118)
+        (xy 31.7115 42.463118)
+        (xy 31.714294 42.492913)
+        (xy 31.715802 42.497223)
+        (xy 31.715803 42.497227)
+        (xy 31.75634 42.613076)
+        (xy 31.756341 42.613078)
+        (xy 31.758201 42.618393)
+        (xy 31.761543 42.622921)
+        (xy 31.761544 42.622923)
+        (xy 31.813169 42.692871)
+        (xy 31.837144 42.725356)
+        (xy 31.944107 42.804299)
+        (xy 32.069587 42.848206)
+        (xy 32.099382 42.851)
+        (xy 32.2958 42.851)
+        (xy 32.3334 42.861075)
+        (xy 32.360925 42.8886)
+        (xy 32.371 42.9262)
+        (xy 32.371 43.560944)
+        (xy 32.370993 43.561)
+        (xy 32.370985 43.561)
+        (xy 32.370985 43.713704)
+        (xy 32.371163 43.715512)
+        (xy 32.371164 43.71553)
+        (xy 32.400739 44.015803)
+        (xy 32.400741 44.015818)
+        (xy 32.400921 44.017643)
+        (xy 32.401278 44.01944)
+        (xy 32.401281 44.019457)
+        (xy 32.460143 44.315371)
+        (xy 32.460145 44.315381)
+        (xy 32.460504 44.317183)
+        (xy 32.461037 44.31894)
+        (xy 32.461039 44.318948)
+        (xy 32.54348 44.590715)
+        (xy 32.549161 44.609441)
+        (xy 32.549859 44.611127)
+        (xy 32.549863 44.611137)
+        (xy 32.66533 44.889893)
+        (xy 32.665334 44.889901)
+        (xy 32.666038 44.891601)
+        (xy 32.666907 44.893227)
+        (xy 32.66691 44.893233)
+        (xy 32.809143 45.159327)
+        (xy 32.809148 45.159336)
+        (xy 32.810009 45.160946)
+        (xy 32.811028 45.162471)
+        (xy 32.978665 45.413353)
+        (xy 32.978671 45.413362)
+        (xy 32.979688 45.414883)
+        (xy 33.17344 45.650965)
+        (xy 33.174745 45.65227)
+        (xy 33.174746 45.652271)
+        (xy 33.241533 45.719055)
+        (xy 34.082411 46.559934)
+        (xy 34.084957 46.562607)
+        (xy 34.282664 46.780744)
+        (xy 34.299016 46.798785)
+        (xy 34.303697 46.80449)
+        (xy 34.492446 47.058991)
+        (xy 34.496546 47.065127)
+        (xy 34.659444 47.336907)
+        (xy 34.662923 47.343415)
+        (xy 34.7984 47.629861)
+        (xy 34.801224 47.636679)
+        (xy 34.907971 47.935022)
+        (xy 34.910113 47.942084)
+        (xy 34.987101 48.249448)
+        (xy 34.988541 48.256687)
+        (xy 35.035032 48.570125)
+        (xy 35.035755 48.577469)
+        (xy 35.051408 48.896172)
+        (xy 35.051499 48.899861)
+        (xy 35.051499 48.940679)
+        (xy 35.051499 48.95249)
+        (xy 35.0515 48.952492)
+        (xy 35.0515 48.952493)
+        (xy 35.0515 58.885998)
+        (xy 35.051486 58.886186)
+        (xy 35.051436 58.886359)
+        (xy 35.051436 58.886883)
+        (xy 35.051436 58.886892)
+        (xy 35.051455 58.90301)
+        (xy 35.0515 58.94121)
+        (xy 35.0515 58.972376)
+        (xy 35.051536 58.972598)
+        (xy 35.05155 58.972914)
+        (xy 35.051642 59.071806)
+        (xy 35.051666 59.096968)
+        (xy 35.051821 59.098652)
+        (xy 35.076964 59.371892)
+        (xy 35.080211 59.407172)
+        (xy 35.080519 59.408843)
+        (xy 35.08052 59.408849)
+        (xy 35.135604 59.707561)
+        (xy 35.136704 59.713523)
+        (xy 35.137159 59.715151)
+        (xy 35.137163 59.715165)
+        (xy 35.220221 60.011868)
+        (xy 35.220225 60.011882)
+        (xy 35.22068 60.013505)
+        (xy 35.22128 60.015083)
+        (xy 35.221284 60.015094)
+        (xy 35.330842 60.30306)
+        (xy 35.330849 60.303076)
+        (xy 35.331452 60.304661)
+        (xy 35.332198 60.306189)
+        (xy 35.332201 60.306196)
+        (xy 35.365143 60.373676)
+        (xy 35.46811 60.5846)
+        (xy 35.468983 60.586041)
+        (xy 35.468988 60.58605)
+        (xy 35.608428 60.816194)
+        (xy 35.629534 60.851029)
+        (xy 35.630539 60.852392)
+        (xy 35.630541 60.852395)
+        (xy 35.813396 61.100399)
+        (xy 35.813401 61.100406)
+        (xy 35.8144 61.10176)
+        (xy 35.815525 61.103027)
+        (xy 35.815526 61.103028)
+        (xy 35.876466 61.171652)
+        (xy 35.881614 61.179331)
+        (xy 35.882007 61.179051)
+        (xy 35.885629 61.184124)
+        (xy 35.888366 61.189722)
+        (xy 35.892773 61.194129)
+        (xy 35.923765 61.225121)
+        (xy 35.926832 61.228375)
+        (xy 35.954235 61.259248)
+        (xy 35.958795 61.262102)
+        (xy 35.9629 61.265574)
+        (xy 35.962828 61.265657)
+        (xy 35.97005 61.271406)
+        (xy 36.698356 61.999712)
+        (xy 36.719616 62.042183)
+        (xy 36.729625 62.111791)
+        (xy 36.729626 62.111797)
+        (xy 36.730392 62.117119)
+        (xy 36.732624 62.122008)
+        (xy 36.732626 62.122012)
+        (xy 36.787382 62.241911)
+        (xy 36.787383 62.241913)
+        (xy 36.789618 62.246806)
+        (xy 36.882982 62.354553)
+        (xy 37.002919 62.431633)
+        (xy 37.139715 62.4718)
+        (xy 37.276904 62.4718)
+        (xy 37.282285 62.4718)
+        (xy 37.419081 62.431633)
+        (xy 37.539018 62.354553)
+        (xy 37.632382 62.246806)
+        (xy 37.691608 62.117119)
+        (xy 37.711898 61.976)
+        (xy 37.691608 61.834881)
+        (xy 37.632382 61.705194)
+        (xy 37.622687 61.694006)
+        (xy 37.547469 61.6072)
+        (xy 37.539018 61.597447)
+        (xy 37.534496 61.594541)
+        (xy 37.534494 61.594539)
+        (xy 37.423602 61.523272)
+        (xy 37.423599 61.52327)
+        (xy 37.419081 61.520367)
+        (xy 37.413925 61.518853)
+        (xy 37.413923 61.518852)
+        (xy 37.287442 61.481714)
+        (xy 37.28744 61.481713)
+        (xy 37.282285 61.4802)
+        (xy 37.278731 61.4802)
+        (xy 37.236995 61.459307)
+        (xy 36.870009 61.092321)
+        (xy 36.487638 60.709949)
+        (xy 36.482063 60.703718)
+        (xy 36.42304 60.629851)
+        (xy 36.318196 60.498638)
+        (xy 36.31366 60.492315)
+        (xy 36.304136 60.477477)
+        (xy 36.16844 60.266059)
+        (xy 36.164581 60.259301)
+        (xy 36.04352 60.019243)
+        (xy 36.04038 60.012123)
+        (xy 36.037114 60.003538)
+        (xy 35.94477 59.760817)
+        (xy 35.942394 59.753446)
+        (xy 35.873272 59.493615)
+        (xy 35.871663 59.486001)
+        (xy 35.829766 59.220434)
+        (xy 35.828952 59.212694)
+        (xy 35.814605 58.941905)
+        (xy 35.8145 58.937926)
+        (xy 35.8145 48.866258)
+        (xy 35.8145 48.866032)
+        (xy 35.814487 48.865957)
+        (xy 35.814481 48.865805)
+        (xy 35.814482 48.761524)
+        (xy 35.814483 48.720072)
+        (xy 35.783534 48.366273)
+        (xy 35.721866 48.016517)
+        (xy 35.629948 47.673468)
+        (xy 35.618424 47.641806)
+        (xy 35.509043 47.341276)
+        (xy 35.509041 47.341273)
+        (xy 35.508482 47.339735)
+        (xy 35.473573 47.264871)
+        (xy 35.359084 47.019344)
+        (xy 35.359083 47.019342)
+        (xy 35.358391 47.017858)
+        (xy 35.180817 46.710288)
+        (xy 34.977111 46.419365)
+        (xy 34.748825 46.147304)
+        (xy 34.623261 46.021739)
+        (xy 34.584475 45.982953)
+        (xy 33.859722 45.258199)
+        (xy 33.859721 45.258197)
+        (xy 33.839416 45.237894)
+        (xy 33.839415 45.237893)
+        (xy 33.822436 45.220913)
+        (xy 33.81954 45.21785)
+        (xy 33.64849 45.026451)
+        (xy 33.643232 45.019858)
+        (xy 33.495917 44.81224)
+        (xy 33.491431 44.805099)
+        (xy 33.368298 44.582313)
+        (xy 33.364638 44.574715)
+        (xy 33.362887 44.570488)
+        (xy 33.267211 44.33951)
+        (xy 33.264434 44.331571)
+        (xy 33.193957 44.086945)
+        (xy 33.192081 44.078724)
+        (xy 33.169266 43.944447)
+        (xy 33.149439 43.827759)
+        (xy 33.148495 43.819385)
+        (xy 33.148386 43.817447)
+        (xy 33.134118 43.563368)
+        (xy 33.134 43.559152)
+        (xy 33.134 42.9262)
+        (xy 33.144075 42.8886)
+        (xy 33.1716 42.861075)
+        (xy 33.2092 42.851)
+        (xy 33.403864 42.851)
+        (xy 33.405618 42.851)
+        (xy 33.435413 42.848206)
+        (xy 33.560893 42.804299)
+        (xy 33.667856 42.725356)
+        (xy 33.746799 42.618393)
+        (xy 33.790706 42.492913)
+        (xy 33.7935 42.463118)
+        (xy 33.7935 41.156882)
+        (xy 33.790706 41.127087)
+        (xy 33.746799 41.001607)
+        (xy 33.667856 40.894644)
+        (xy 33.640805 40.874679)
+        (xy 33.565423 40.819044)
+        (xy 33.565421 40.819043)
+        (xy 33.560893 40.815701)
+        (xy 33.555578 40.813841)
+        (xy 33.555576 40.81384)
+        (xy 33.439727 40.773303)
+        (xy 33.439723 40.773302)
+        (xy 33.435413 40.771794)
+        (xy 33.430865 40.771367)
+        (xy 33.430863 40.771367)
+        (xy 33.407359 40.769163)
+        (xy 33.407353 40.769162)
+        (xy 33.405618 40.769)
+        (xy 32.099382 40.769)
+        (xy 32.097647 40.769162)
+        (xy 32.09764 40.769163)
+        (xy 32.074136 40.771367)
+        (xy 32.074132 40.771367)
+        (xy 32.069587 40.771794)
+        (xy 32.065278 40.773301)
+        (xy 32.065272 40.773303)
+        (xy 31.949423 40.81384)
+        (xy 31.949418 40.813842)
+        (xy 31.944107 40.815701)
+        (xy 31.939581 40.819041)
+        (xy 31.939576 40.819044)
+        (xy 31.841671 40.891302)
+        (xy 31.841667 40.891305)
+        (xy 31.837144 40.894644)
+        (xy 31.833805 40.899167)
+        (xy 31.833802 40.899171)
+        (xy 31.761544 40.997076)
+        (xy 31.761541 40.997081)
+        (xy 31.758201 41.001607)
+        (xy 31.756342 41.006918)
+        (xy 31.75634 41.006923)
+        (xy 31.715803 41.122772)
+        (xy 31.715801 41.122778)
+        (xy 31.714294 41.127087)
+        (xy 31.7115 41.156882)
+        (xy 31.7115 42.463118)
+        (xy 30.686013 42.463118)
+        (xy 30.2195 41.996605)
+        (xy 30.2125 41.992563)
+        (xy 30.205499 41.996605)
+        (xy 29.579287 42.622816)
+        (xy 29.575241 42.630095)
+        (xy 25 42.630095)
+        (xy 25 41.813675)
+        (xy 29.167327 41.813675)
+        (xy 29.186692 42.010298)
+        (xy 29.188127 42.017508)
+        (xy 29.245479 42.206573)
+        (xy 29.248292 42.213365)
+        (xy 29.341429 42.387613)
+        (xy 29.345511 42.393722)
+        (xy 29.385559 42.442521)
+        (xy 29.392403 42.447257)
+        (xy 29.399682 42.443211)
+        (xy 30.025894 41.817)
+        (xy 30.029936 41.809999)
+        (xy 30.395063 41.809999)
+        (xy 30.399105 41.817)
+        (xy 31.025316 42.443211)
+        (xy 31.032596 42.447257)
+        (xy 31.039439 42.44252)
+        (xy 31.079488 42.393721)
+        (xy 31.08357 42.387613)
+        (xy 31.176707 42.213365)
+        (xy 31.17952 42.206573)
+        (xy 31.236872 42.017508)
+        (xy 31.238307 42.010298)
+        (xy 31.257673 41.813675)
+        (xy 31.257673 41.806325)
+        (xy 31.238307 41.609701)
+        (xy 31.236872 41.602491)
+        (xy 31.17952 41.413426)
+        (xy 31.176707 41.406634)
+        (xy 31.08357 41.232386)
+        (xy 31.079488 41.226278)
+        (xy 31.039439 41.177477)
+        (xy 31.032595 41.172741)
+        (xy 31.025316 41.176787)
+        (xy 30.399105 41.802999)
+        (xy 30.395063 41.809999)
+        (xy 30.029936 41.809999)
+        (xy 30.025894 41.802999)
+        (xy 29.399682 41.176787)
+        (xy 29.392403 41.172742)
+        (xy 29.385558 41.177479)
+        (xy 29.345508 41.226281)
+        (xy 29.341431 41.232383)
+        (xy 29.248292 41.406634)
+        (xy 29.245479 41.413426)
+        (xy 29.188127 41.602491)
+        (xy 29.186692 41.609701)
+        (xy 29.167327 41.806325)
+        (xy 29.167327 41.813675)
+        (xy 25 41.813675)
+        (xy 25 40.989903)
+        (xy 29.575242 40.989903)
+        (xy 29.579287 40.997182)
+        (xy 30.205499 41.623394)
+        (xy 30.2125 41.627436)
+        (xy 30.2195 41.623394)
+        (xy 30.845711 40.997182)
+        (xy 30.849757 40.989903)
+        (xy 30.845021 40.983059)
+        (xy 30.796222 40.943011)
+        (xy 30.790113 40.938929)
+        (xy 30.615865 40.845792)
+        (xy 30.609073 40.842979)
+        (xy 30.420008 40.785627)
+        (xy 30.412798 40.784192)
+        (xy 30.216175 40.764827)
+        (xy 30.208825 40.764827)
+        (xy 30.012201 40.784192)
+        (xy 30.004991 40.785627)
+        (xy 29.815926 40.842979)
+        (xy 29.809134 40.845792)
+        (xy 29.634883 40.938931)
+        (xy 29.628781 40.943008)
+        (xy 29.579979 40.983058)
+        (xy 29.575242 40.989903)
+        (xy 25 40.989903)
+        (xy 25 40.090095)
+        (xy 29.575241 40.090095)
+        (xy 29.579977 40.096939)
+        (xy 29.628778 40.136988)
+        (xy 29.634886 40.14107)
+        (xy 29.809134 40.234207)
+        (xy 29.815926 40.23702)
+        (xy 30.004991 40.294372)
+        (xy 30.012201 40.295807)
+        (xy 30.208825 40.315173)
+        (xy 30.216175 40.315173)
+        (xy 30.412798 40.295807)
+        (xy 30.420008 40.294372)
+        (xy 30.609073 40.23702)
+        (xy 30.615865 40.234207)
+        (xy 30.790113 40.14107)
+        (xy 30.796221 40.136988)
+        (xy 30.84502 40.096939)
+        (xy 30.849757 40.090096)
+        (xy 30.845711 40.082816)
+        (xy 30.2195 39.456605)
+        (xy 30.2125 39.452563)
+        (xy 30.205499 39.456605)
+        (xy 29.579287 40.082816)
+        (xy 29.575241 40.090095)
+        (xy 25 40.090095)
+        (xy 25 39.273675)
+        (xy 29.167327 39.273675)
+        (xy 29.186692 39.470298)
+        (xy 29.188127 39.477508)
+        (xy 29.245479 39.666573)
+        (xy 29.248292 39.673365)
+        (xy 29.341429 39.847613)
+        (xy 29.345511 39.853722)
+        (xy 29.385559 39.902521)
+        (xy 29.392403 39.907257)
+        (xy 29.399682 39.903211)
+        (xy 30.025894 39.277)
+        (xy 30.029936 39.27)
+        (xy 30.395063 39.27)
+        (xy 30.399105 39.277)
+        (xy 31.025316 39.903211)
+        (xy 31.032596 39.907257)
+        (xy 31.039439 39.90252)
+        (xy 31.079488 39.853721)
+        (xy 31.08357 39.847613)
+        (xy 31.176707 39.673365)
+        (xy 31.17952 39.666573)
+        (xy 31.236872 39.477508)
+        (xy 31.238307 39.470298)
+        (xy 31.257673 39.273675)
+        (xy 31.257673 39.27)
+        (xy 31.706463 39.27)
+        (xy 31.706825 39.273675)
+        (xy 31.706825 39.273676)
+        (xy 31.724841 39.456605)
+        (xy 31.726562 39.474072)
+        (xy 31.727632 39.477601)
+        (xy 31.727633 39.477603)
+        (xy 31.785016 39.666769)
+        (xy 31.785018 39.666774)
+        (xy 31.786088 39.670301)
+        (xy 31.882752 39.851147)
+        (xy 31.885096 39.854003)
+        (xy 31.885098 39.854006)
+        (xy 32.010495 40.006803)
+        (xy 32.01284 40.00966)
+        (xy 32.015695 40.012003)
+        (xy 32.11085 40.090095)
+        (xy 32.171353 40.139748)
+        (xy 32.352199 40.236412)
+        (xy 32.548428 40.295938)
+        (xy 32.735297 40.314342)
+        (xy 32.743727 40.315173)
+        (xy 32.7525 40.316037)
+        (xy 32.761273 40.315173)
+        (xy 32.768039 40.314506)
+        (xy 32.956572 40.295938)
+        (xy 33.152801 40.236412)
+        (xy 33.333647 40.139748)
+        (xy 33.49216 40.00966)
+        (xy 33.541832 39.949132)
+        (xy 33.571184 39.927364)
+        (xy 33.607333 39.922002)
+        (xy 33.641741 39.934314)
+        (xy 33.695579 39.970288)
+        (xy 33.703383 39.976276)
+        (xy 33.848629 40.103654)
+        (xy 33.856226 40.111351)
+        (xy 33.95666 40.228932)
+        (xy 33.963597 40.238478)
+        (xy 34.044146 40.36991)
+        (xy 34.049504 40.380425)
+        (xy 34.108497 40.522832)
+        (xy 34.112144 40.534054)
+        (xy 34.148135 40.683945)
+        (xy 34.149981 40.6956)
+        (xy 34.159438 40.815701)
+        (xy 34.161497 40.841863)
+        (xy 34.162268 40.851648)
+        (xy 34.1625 40.857551)
+        (xy 34.1625 43.084611)
+        (xy 34.162502 43.084623)
+        (xy 34.162502 43.203539)
+        (xy 34.16268 43.205348)
+        (xy 34.162681 43.205365)
+        (xy 34.19183 43.501327)
+        (xy 34.191832 43.501342)
+        (xy 34.192012 43.503167)
+        (xy 34.192369 43.504964)
+        (xy 34.192372 43.504981)
+        (xy 34.250391 43.796656)
+        (xy 34.25075 43.79846)
+        (xy 34.25128 43.800207)
+        (xy 34.251283 43.800219)
+        (xy 34.337613 44.084812)
+        (xy 34.337616 44.084821)
+        (xy 34.338148 44.086574)
+        (xy 34.338851 44.088271)
+        (xy 34.452657 44.363026)
+        (xy 34.452661 44.363034)
+        (xy 34.453365 44.364734)
+        (xy 34.454235 44.366362)
+        (xy 34.454239 44.36637)
+        (xy 34.569663 44.582313)
+        (xy 34.595292 44.630261)
+        (xy 34.596311 44.631786)
+        (xy 34.596317 44.631796)
+        (xy 34.740498 44.847578)
+        (xy 34.762562 44.880599)
+        (xy 34.841939 44.97732)
+        (xy 34.943899 45.10156)
+        (xy 34.953563 45.113335)
+        (xy 34.954875 45.114647)
+        (xy 34.954876 45.114648)
+        (xy 35.014995 45.174766)
+        (xy 35.014995 45.174767)
+        (xy 35.060007 45.219779)
+        (xy 35.06001 45.219783)
+        (xy 35.098796 45.258569)
+        (xy 35.098797 45.258569)
+        (xy 35.177746 45.337519)
+        (xy 35.18029 45.340192)
+        (xy 35.405053 45.588179)
+        (xy 35.409729 45.593876)
+        (xy 35.607631 45.860715)
+        (xy 35.607996 45.861207)
+        (xy 35.612094 45.86734)
+        (xy 35.633032 45.902272)
+        (xy 35.783202 46.152815)
+        (xy 35.786681 46.159324)
+        (xy 35.928979 46.460191)
+        (xy 35.931803 46.467009)
+        (xy 36.043929 46.780376)
+        (xy 36.046071 46.787438)
+        (xy 36.126939 47.11028)
+        (xy 36.128379 47.117518)
+        (xy 36.177215 47.446744)
+        (xy 36.177938 47.454088)
+        (xy 36.194409 47.78934)
+        (xy 36.1945 47.79303)
+        (xy 36.1945 58.696599)
+        (xy 36.194506 58.696641)
+        (xy 36.19451 58.696728)
+        (xy 36.19451 58.808163)
+        (xy 36.194746 58.810264)
+        (xy 36.194747 58.810268)
+        (xy 36.226334 59.090621)
+        (xy 36.226336 59.090635)
+        (xy 36.226571 59.092717)
+        (xy 36.227038 59.094763)
+        (xy 36.227039 59.094769)
+        (xy 36.289821 59.369845)
+        (xy 36.289824 59.369858)
+        (xy 36.290289 59.371892)
+        (xy 36.290981 59.373872)
+        (xy 36.290983 59.373876)
+        (xy 36.376919 59.619471)
+        (xy 36.384865 59.642178)
+        (xy 36.385778 59.644075)
+        (xy 36.385779 59.644076)
+        (xy 36.496924 59.874874)
+        (xy 36.509109 59.900175)
+        (xy 36.510224 59.90195)
+        (xy 36.510226 59.901953)
+        (xy 36.579451 60.012123)
+        (xy 36.661459 60.142638)
+        (xy 36.662766 60.144278)
+        (xy 36.662769 60.144281)
+        (xy 36.698355 60.188904)
+        (xy 36.713995 60.225088)
+        (xy 36.729625 60.333791)
+        (xy 36.729626 60.333797)
+        (xy 36.730392 60.339119)
+        (xy 36.732624 60.344008)
+        (xy 36.732626 60.344012)
+        (xy 36.787382 60.463911)
+        (xy 36.787383 60.463913)
+        (xy 36.789618 60.468806)
+        (xy 36.793138 60.472869)
+        (xy 36.79314 60.472871)
+        (xy 36.836299 60.522679)
+        (xy 36.882982 60.576553)
+        (xy 36.887504 60.579459)
+        (xy 36.887505 60.57946)
+        (xy 36.968273 60.631367)
+        (xy 37.002919 60.653633)
+        (xy 37.139715 60.6938)
+        (xy 37.276904 60.6938)
+        (xy 37.282285 60.6938)
+        (xy 37.419081 60.653633)
+        (xy 37.539018 60.576553)
+        (xy 37.632382 60.468806)
+        (xy 37.691608 60.339119)
+        (xy 37.711898 60.198)
+        (xy 37.691608 60.056881)
+        (xy 37.632382 59.927194)
+        (xy 37.539018 59.819447)
+        (xy 37.534496 59.816541)
+        (xy 37.534494 59.816539)
+        (xy 37.442158 59.757198)
+        (xy 37.419081 59.742367)
+        (xy 37.413922 59.740852)
+        (xy 37.321848 59.713816)
+        (xy 37.280508 59.683441)
+        (xy 37.237737 59.61943)
+        (xy 37.199587 59.562334)
+        (xy 37.194671 59.553818)
+        (xy 37.095671 59.353064)
+        (xy 37.091915 59.343995)
+        (xy 37.019965 59.132034)
+        (xy 37.01742 59.122536)
+        (xy 36.973753 58.902999)
+        (xy 36.972472 58.893269)
+        (xy 36.95766 58.667278)
+        (xy 36.9575 58.662361)
+        (xy 36.9575 51.578827)
+        (xy 38.285289 51.578827)
+        (xy 38.286335 51.58436)
+        (xy 38.286336 51.584362)
+        (xy 38.295947 51.63516)
+        (xy 38.296418 51.637931)
+        (xy 38.302515 51.678384)
+        (xy 38.304967 51.694647)
+        (xy 38.307411 51.699722)
+        (xy 38.30811 51.701988)
+        (xy 38.308221 51.702435)
+        (xy 38.308394 51.702853)
+        (xy 38.309181 51.705102)
+        (xy 38.310228 51.710634)
+        (xy 38.312859 51.715612)
+        (xy 38.337022 51.761332)
+        (xy 38.338281 51.763825)
+        (xy 38.363171 51.815509)
+        (xy 38.367 51.819636)
+        (xy 38.36834 51.821601)
+        (xy 38.368575 51.821992)
+        (xy 38.368863 51.822339)
+        (xy 38.370278 51.824256)
+        (xy 38.37291 51.829235)
+        (xy 38.376894 51.833219)
+        (xy 38.413458 51.869783)
+        (xy 38.415409 51.871808)
+        (xy 38.454413 51.913844)
+        (xy 38.459291 51.91666)
+        (xy 38.461148 51.918141)
+        (xy 38.467435 51.92376)
+        (xy 38.886183 52.342508)
+        (xy 38.901413 52.364442)
+        (xy 38.948618 52.467806)
+        (xy 39.041982 52.575553)
+        (xy 39.046504 52.578459)
+        (xy 39.046505 52.57846)
+        (xy 39.103615 52.615163)
+        (xy 39.161919 52.652633)
+        (xy 39.298715 52.6928)
+        (xy 39.435904 52.6928)
+        (xy 39.441285 52.6928)
+        (xy 39.578081 52.652633)
+        (xy 39.698018 52.575553)
+        (xy 39.791382 52.467806)
+        (xy 39.850608 52.338119)
+        (xy 39.870898 52.197)
+        (xy 39.850608 52.055881)
+        (xy 39.791382 51.926194)
+        (xy 39.7857 51.919637)
+        (xy 39.708772 51.830858)
+        (xy 39.698018 51.818447)
+        (xy 39.693496 51.815541)
+        (xy 39.693494 51.815539)
+        (xy 39.582602 51.744272)
+        (xy 39.582599 51.74427)
+        (xy 39.578081 51.741367)
+        (xy 39.54781 51.732478)
+        (xy 39.515824 51.713499)
+        (xy 39.202026 51.399701)
+        (xy 39.185724 51.375305)
+        (xy 39.18 51.346527)
+        (xy 39.18 49.491473)
+        (xy 39.185724 49.462695)
+        (xy 39.202023 49.438301)
+        (xy 39.664023 48.9763)
+        (xy 39.670291 48.970699)
+        (xy 39.699892 48.947095)
+        (xy 39.732214 48.899684)
+        (xy 39.733794 48.897458)
+        (xy 39.767875 48.851283)
+        (xy 39.769739 48.845953)
+        (xy 39.770834 48.843882)
+        (xy 39.771077 48.843478)
+        (xy 39.77108 48.843472)
+        (xy 39.77126 48.843039)
+        (xy 39.77228 48.840919)
+        (xy 39.775459 48.836259)
+        (xy 39.79238 48.781399)
+        (xy 39.793224 48.778835)
+        (xy 39.812181 48.724665)
+        (xy 39.812391 48.719027)
+        (xy 39.812831 48.716705)
+        (xy 39.812942 48.716257)
+        (xy 39.812987 48.715779)
+        (xy 39.813335 48.713466)
+        (xy 39.815 48.708073)
+        (xy 39.815 48.650724)
+        (xy 39.815053 48.647912)
+        (xy 39.816986 48.596246)
+        (xy 39.817197 48.590613)
+        (xy 39.815737 48.585167)
+        (xy 39.815473 48.582817)
+        (xy 39.815 48.574397)
+        (xy 39.815 45.828448)
+        (xy 39.821796 45.797209)
+        (xy 39.848373 45.739012)
+        (xy 39.850608 45.734119)
+        (xy 39.870898 45.593)
+        (xy 39.850608 45.451881)
+        (xy 39.791382 45.322194)
+        (xy 39.698018 45.214447)
+        (xy 39.693496 45.211541)
+        (xy 39.693494 45.211539)
+        (xy 39.582602 45.140272)
+        (xy 39.582599 45.14027)
+        (xy 39.578081 45.137367)
+        (xy 39.572925 45.135853)
+        (xy 39.572923 45.135852)
+        (xy 39.446447 45.098715)
+        (xy 39.446442 45.098714)
+        (xy 39.441285 45.0972)
+        (xy 39.298715 45.0972)
+        (xy 39.293558 45.098714)
+        (xy 39.293552 45.098715)
+        (xy 39.167076 45.135852)
+        (xy 39.167071 45.135854)
+        (xy 39.161919 45.137367)
+        (xy 39.157403 45.140269)
+        (xy 39.157397 45.140272)
+        (xy 39.046505 45.211539)
+        (xy 39.046499 45.211543)
+        (xy 39.041982 45.214447)
+        (xy 39.038461 45.218509)
+        (xy 39.03846 45.218511)
+        (xy 38.95214 45.318128)
+        (xy 38.952136 45.318133)
+        (xy 38.948618 45.322194)
+        (xy 38.946385 45.327082)
+        (xy 38.946382 45.327088)
+        (xy 38.891626 45.446987)
+        (xy 38.891624 45.446993)
+        (xy 38.889392 45.451881)
+        (xy 38.888627 45.457195)
+        (xy 38.888626 45.457202)
+        (xy 38.87816 45.53)
+        (xy 38.869102 45.593)
+        (xy 38.869867 45.598321)
+        (xy 38.888626 45.728797)
+        (xy 38.888627 45.728802)
+        (xy 38.889392 45.734119)
+        (xy 38.891625 45.739008)
+        (xy 38.891626 45.739012)
+        (xy 38.918204 45.797209)
+        (xy 38.925 45.828448)
+        (xy 38.925 48.425527)
+        (xy 38.919276 48.454305)
+        (xy 38.902976 48.478698)
+        (xy 38.5508 48.830874)
+        (xy 38.440995 48.940679)
+        (xy 38.43471 48.946296)
+        (xy 38.409515 48.966389)
+        (xy 38.40951 48.966394)
+        (xy 38.405108 48.969905)
+        (xy 38.401935 48.974558)
+        (xy 38.401931 48.974563)
+        (xy 38.37281 49.017275)
+        (xy 38.371206 49.019536)
+        (xy 38.337125 49.065716)
+        (xy 38.335264 49.07103)
+        (xy 38.334144 49.073151)
+        (xy 38.333919 49.073524)
+        (xy 38.333745 49.073945)
+        (xy 38.332714 49.076085)
+        (xy 38.329541 49.080741)
+        (xy 38.32788 49.086123)
+        (xy 38.32788 49.086125)
+        (xy 38.312638 49.135535)
+        (xy 38.311759 49.138204)
+        (xy 38.294679 49.187015)
+        (xy 38.294677 49.187024)
+        (xy 38.292819 49.192335)
+        (xy 38.292608 49.19796)
+        (xy 38.292164 49.200308)
+        (xy 38.292057 49.200739)
+        (xy 38.292015 49.201187)
+        (xy 38.291659 49.203543)
+        (xy 38.29 49.208927)
+        (xy 38.29 49.214561)
+        (xy 38.29 49.266293)
+        (xy 38.289947 49.269104)
+        (xy 38.288014 49.320755)
+        (xy 38.288014 49.320759)
+        (xy 38.287804 49.326386)
+        (xy 38.289261 49.331826)
+        (xy 38.289527 49.334181)
+        (xy 38.29 49.342599)
+        (xy 38.29 51.532793)
+        (xy 38.289527 51.541212)
+        (xy 38.285919 51.573229)
+        (xy 38.285919 51.573233)
+        (xy 38.285289 51.578827)
+        (xy 36.9575 51.578827)
+        (xy 36.9575 47.759229)
+        (xy 36.9575 47.758634)
+        (xy 36.957467 47.758438)
+        (xy 36.957451 47.758042)
+        (xy 36.957451 47.607171)
+        (xy 36.957451 47.60552)
+        (xy 36.92526 47.237576)
+        (xy 36.861123 46.873838)
+        (xy 36.853124 46.843987)
+        (xy 36.830362 46.759037)
+        (xy 36.765528 46.517074)
+        (xy 36.639203 46.17)
+        (xy 36.483109 45.835256)
+        (xy 36.298434 45.51539)
+        (xy 36.086584 45.212837)
+        (xy 35.849171 44.929899)
+        (xy 35.718586 44.799314)
+        (xy 35.601019 44.681746)
+        (xy 35.598122 44.678681)
+        (xy 35.430386 44.490983)
+        (xy 35.425128 44.48439)
+        (xy 35.414217 44.469012)
+        (xy 35.280676 44.280804)
+        (xy 35.276197 44.273676)
+        (xy 35.155438 44.05518)
+        (xy 35.151784 44.047591)
+        (xy 35.143118 44.02667)
+        (xy 35.094892 43.910239)
+        (xy 35.056258 43.816967)
+        (xy 35.053473 43.809008)
+        (xy 35.051684 43.8028)
+        (xy 34.986865 43.577806)
+        (xy 34.98437 43.569147)
+        (xy 34.982493 43.560925)
+        (xy 34.940679 43.314824)
+        (xy 34.939735 43.306444)
+        (xy 34.939503 43.302321)
+        (xy 34.925617 43.055065)
+        (xy 34.9255 43.05085)
+        (xy 34.9255 40.910008)
+        (xy 34.9255 40.910003)
+        (xy 34.925502 40.909997)
+        (xy 34.9255 40.855313)
+        (xy 34.925522 40.855146)
+        (xy 34.925545 40.855146)
+        (xy 34.925542 40.735805)
+        (xy 34.89438 40.499167)
+        (xy 34.832596 40.268621)
+        (xy 34.741249 40.048113)
+        (xy 34.6219 39.841414)
+        (xy 34.476592 39.652062)
+        (xy 34.392202 39.567679)
+        (xy 34.363111 39.538591)
+        (xy 34.363111 39.53859)
+        (xy 34.301621 39.477101)
+        (xy 34.300129 39.475609)
+        (xy 34.298492 39.474303)
+        (xy 34.298487 39.474299)
+        (xy 34.198314 39.394413)
+        (xy 34.096499 39.313218)
+        (xy 33.875966 39.174648)
+        (xy 33.874076 39.173738)
+        (xy 33.874071 39.173735)
+        (xy 33.822891 39.149088)
+        (xy 33.793885 39.124419)
+        (xy 33.780681 39.088705)
+        (xy 33.779772 39.079474)
+        (xy 33.778438 39.065928)
+        (xy 33.718912 38.869699)
+        (xy 33.622248 38.688853)
+        (xy 33.49216 38.53034)
+        (xy 33.46011 38.504037)
+        (xy 33.336506 38.402598)
+        (xy 33.336503 38.402596)
+        (xy 33.333647 38.400252)
+        (xy 33.152801 38.303588)
+        (xy 33.149274 38.302518)
+        (xy 33.149269 38.302516)
+        (xy 32.960103 38.245133)
+        (xy 32.960101 38.245132)
+        (xy 32.956572 38.244062)
+        (xy 32.952901 38.2437)
+        (xy 32.952899 38.2437)
+        (xy 32.756176 38.224325)
+        (xy 32.7525 38.223963)
+        (xy 32.748824 38.224325)
+        (xy 32.5521 38.2437)
+        (xy 32.552096 38.2437)
+        (xy 32.548428 38.244062)
+        (xy 32.5449 38.245132)
+        (xy 32.544896 38.245133)
+        (xy 32.35573 38.302516)
+        (xy 32.355722 38.302519)
+        (xy 32.352199 38.303588)
+        (xy 32.348947 38.305325)
+        (xy 32.348945 38.305327)
+        (xy 32.174611 38.39851)
+        (xy 32.174606 38.398512)
+        (xy 32.171353 38.400252)
+        (xy 32.1685 38.402593)
+        (xy 32.168493 38.402598)
+        (xy 32.015695 38.527996)
+        (xy 32.015689 38.528001)
+        (xy 32.01284 38.53034)
+        (xy 32.010501 38.533189)
+        (xy 32.010496 38.533195)
+        (xy 31.885098 38.685993)
+        (xy 31.885093 38.686)
+        (xy 31.882752 38.688853)
+        (xy 31.881012 38.692106)
+        (xy 31.88101 38.692111)
+        (xy 31.791728 38.859147)
+        (xy 31.786088 38.869699)
+        (xy 31.785019 38.873222)
+        (xy 31.785016 38.87323)
+        (xy 31.727633 39.062396)
+        (xy 31.726562 39.065928)
+        (xy 31.7262 39.069596)
+        (xy 31.7262 39.0696)
+        (xy 31.706825 39.266324)
+        (xy 31.706463 39.27)
+        (xy 31.257673 39.27)
+        (xy 31.257673 39.266325)
+        (xy 31.238307 39.069701)
+        (xy 31.236872 39.062491)
+        (xy 31.17952 38.873426)
+        (xy 31.176707 38.866634)
+        (xy 31.08357 38.692386)
+        (xy 31.079488 38.686278)
+        (xy 31.039439 38.637477)
+        (xy 31.032595 38.632741)
+        (xy 31.025316 38.636787)
+        (xy 30.399105 39.262999)
+        (xy 30.395063 39.27)
+        (xy 30.029936 39.27)
+        (xy 30.025894 39.262999)
+        (xy 29.399682 38.636787)
+        (xy 29.392403 38.632742)
+        (xy 29.385558 38.637479)
+        (xy 29.345508 38.686281)
+        (xy 29.341431 38.692383)
+        (xy 29.248292 38.866634)
+        (xy 29.245479 38.873426)
+        (xy 29.188127 39.062491)
+        (xy 29.186692 39.069701)
+        (xy 29.167327 39.266325)
+        (xy 29.167327 39.273675)
+        (xy 25 39.273675)
+        (xy 25 38.449903)
+        (xy 29.575242 38.449903)
+        (xy 29.579287 38.457182)
+        (xy 30.205499 39.083394)
+        (xy 30.2125 39.087436)
+        (xy 30.2195 39.083394)
+        (xy 30.845711 38.457182)
+        (xy 30.849757 38.449903)
+        (xy 30.845021 38.443059)
+        (xy 30.796222 38.403011)
+        (xy 30.790113 38.398929)
+        (xy 30.615865 38.305792)
+        (xy 30.609073 38.302979)
+        (xy 30.420008 38.245627)
+        (xy 30.412798 38.244192)
+        (xy 30.216175 38.224827)
+        (xy 30.208825 38.224827)
+        (xy 30.012201 38.244192)
+        (xy 30.004991 38.245627)
+        (xy 29.815926 38.302979)
+        (xy 29.809134 38.305792)
+        (xy 29.634883 38.398931)
+        (xy 29.628781 38.403008)
+        (xy 29.579979 38.443058)
+        (xy 29.575242 38.449903)
+        (xy 25 38.449903)
+        (xy 25 37.550095)
+        (xy 29.575241 37.550095)
+        (xy 29.579977 37.556939)
+        (xy 29.628778 37.596988)
+        (xy 29.634886 37.60107)
+        (xy 29.809134 37.694207)
+        (xy 29.815926 37.69702)
+        (xy 30.004991 37.754372)
+        (xy 30.012201 37.755807)
+        (xy 30.208825 37.775173)
+        (xy 30.216175 37.775173)
+        (xy 30.412798 37.755807)
+        (xy 30.420008 37.754372)
+        (xy 30.609073 37.69702)
+        (xy 30.615865 37.694207)
+        (xy 30.790113 37.60107)
+        (xy 30.796221 37.596988)
+        (xy 30.84502 37.556939)
+        (xy 30.849757 37.550096)
+        (xy 30.845711 37.542816)
+        (xy 30.2195 36.916605)
+        (xy 30.212499 36.912563)
+        (xy 30.205499 36.916605)
+        (xy 29.579287 37.542816)
+        (xy 29.575241 37.550095)
+        (xy 25 37.550095)
+        (xy 25 36.733675)
+        (xy 29.167327 36.733675)
+        (xy 29.186692 36.930298)
+        (xy 29.188127 36.937508)
+        (xy 29.245479 37.126573)
+        (xy 29.248292 37.133365)
+        (xy 29.341429 37.307613)
+        (xy 29.345511 37.313722)
+        (xy 29.385559 37.362521)
+        (xy 29.392403 37.367257)
+        (xy 29.399682 37.363211)
+        (xy 30.025894 36.737)
+        (xy 30.029936 36.729999)
+        (xy 30.395063 36.729999)
+        (xy 30.399105 36.737)
+        (xy 31.025316 37.363211)
+        (xy 31.032596 37.367257)
+        (xy 31.039439 37.36252)
+        (xy 31.079488 37.313721)
+        (xy 31.08357 37.307613)
+        (xy 31.176707 37.133365)
+        (xy 31.17952 37.126573)
+        (xy 31.236872 36.937508)
+        (xy 31.238307 36.930298)
+        (xy 31.257673 36.733675)
+        (xy 31.257673 36.73)
+        (xy 31.706463 36.73)
+        (xy 31.706825 36.733675)
+        (xy 31.706825 36.733676)
+        (xy 31.724841 36.916605)
+        (xy 31.726562 36.934072)
+        (xy 31.727632 36.937601)
+        (xy 31.727633 36.937603)
+        (xy 31.785016 37.126769)
+        (xy 31.785018 37.126774)
+        (xy 31.786088 37.130301)
+        (xy 31.882752 37.311147)
+        (xy 31.885096 37.314003)
+        (xy 31.885098 37.314006)
+        (xy 32.010496 37.466804)
+        (xy 32.01284 37.46966)
+        (xy 32.015695 37.472003)
+        (xy 32.11085 37.550095)
+        (xy 32.171353 37.599748)
+        (xy 32.352199 37.696412)
+        (xy 32.548428 37.755938)
+        (xy 32.735297 37.774342)
+        (xy 32.743727 37.775173)
+        (xy 32.7525 37.776037)
+        (xy 32.761273 37.775173)
+        (xy 32.768039 37.774506)
+        (xy 32.956572 37.755938)
+        (xy 33.152801 37.696412)
+        (xy 33.333647 37.599748)
+        (xy 33.49216 37.46966)
+        (xy 33.622248 37.311147)
+        (xy 33.653516 37.252647)
+        (xy 33.690571 37.218825)
+        (xy 33.740652 37.215836)
+        (xy 33.831128 37.241901)
+        (xy 33.839082 37.244684)
+        (xy 34.074209 37.342074)
+        (xy 34.081807 37.345733)
+        (xy 34.304548 37.468836)
+        (xy 34.311689 37.473323)
+        (xy 34.519249 37.620593)
+        (xy 34.525842 37.625851)
+        (xy 34.716918 37.796607)
+        (xy 34.719983 37.799505)
+        (xy 34.970625 38.050147)
+        (xy 34.974633 38.054482)
+        (xy 35.084675 38.183324)
+        (xy 35.09161 38.192869)
+        (xy 35.116031 38.23272)
+        (xy 35.178577 38.334786)
+        (xy 35.183934 38.345301)
+        (xy 35.247626 38.49907)
+        (xy 35.251272 38.510293)
+        (xy 35.290124 38.672129)
+        (xy 35.29197 38.683784)
+        (xy 35.305267 38.852766)
+        (xy 35.305499 38.858665)
+        (xy 35.305499 38.903334)
+        (xy 35.305499 38.910464)
+        (xy 35.3055 38.910467)
+        (xy 35.3055 41.715783)
+        (xy 35.305507 41.715829)
+        (xy 35.305511 41.715924)
+        (xy 35.305511 41.820069)
+        (xy 35.305689 41.821877)
+        (xy 35.30569 41.821896)
+        (xy 35.331967 42.088719)
+        (xy 35.331968 42.088729)
+        (xy 35.332149 42.090562)
+        (xy 35.332508 42.09237)
+        (xy 35.33251 42.092379)
+        (xy 35.384811 42.355325)
+        (xy 35.384813 42.355336)
+        (xy 35.385173 42.357142)
+        (xy 35.38571 42.358912)
+        (xy 35.463535 42.615476)
+        (xy 35.463538 42.615487)
+        (xy 35.464071 42.617241)
+        (xy 35.464773 42.618937)
+        (xy 35.464776 42.618944)
+        (xy 35.567379 42.866656)
+        (xy 35.567384 42.866667)
+        (xy 35.568083 42.868354)
+        (xy 35.568944 42.869965)
+        (xy 35.568946 42.869969)
+        (xy 35.596648 42.921796)
+        (xy 35.696209 43.108063)
+        (xy 35.697224 43.109582)
+        (xy 35.840363 43.323806)
+        (xy 35.847214 43.334058)
+        (xy 35.848387 43.335487)
+        (xy 35.848389 43.33549)
+        (xy 36.01633 43.540128)
+        (xy 36.019643 43.544164)
+        (xy 36.048389 43.572911)
+        (xy 36.070723 43.595245)
+        (xy 36.698889 44.223411)
+        (xy 36.720149 44.265882)
+        (xy 36.729625 44.33179)
+        (xy 36.729626 44.331795)
+        (xy 36.730392 44.337119)
+        (xy 36.732627 44.342012)
+        (xy 36.732628 44.342015)
+        (xy 36.787382 44.461911)
+        (xy 36.787383 44.461913)
+        (xy 36.789618 44.466806)
+        (xy 36.793138 44.470869)
+        (xy 36.79314 44.470871)
+        (xy 36.821239 44.503298)
+        (xy 36.882982 44.574553)
+        (xy 36.887504 44.577459)
+        (xy 36.887505 44.57746)
+        (xy 36.996947 44.647795)
+        (xy 37.002919 44.651633)
+        (xy 37.139715 44.6918)
+        (xy 37.276904 44.6918)
+        (xy 37.282285 44.6918)
+        (xy 37.419081 44.651633)
+        (xy 37.539018 44.574553)
+        (xy 37.632382 44.466806)
+        (xy 37.691608 44.337119)
+        (xy 37.711898 44.196)
+        (xy 37.691608 44.054881)
+        (xy 37.632382 43.925194)
+        (xy 37.616709 43.907107)
+        (xy 37.55146 43.831806)
+        (xy 37.539018 43.817447)
+        (xy 37.534496 43.814541)
+        (xy 37.534494 43.814539)
+        (xy 37.423602 43.743272)
+        (xy 37.423599 43.74327)
+        (xy 37.419081 43.740367)
+        (xy 37.413925 43.738853)
+        (xy 37.413923 43.738852)
+        (xy 37.287442 43.701714)
+        (xy 37.28744 43.701713)
+        (xy 37.282285 43.7002)
+        (xy 37.276913 43.7002)
+        (xy 37.275766 43.700035)
+        (xy 37.233298 43.678775)
+        (xy 36.656746 43.102223)
+        (xy 36.653848 43.099158)
+        (xy 36.623501 43.0652)
+        (xy 36.508379 42.936377)
+        (xy 36.503121 42.929784)
+        (xy 36.378008 42.753452)
+        (xy 36.373521 42.746311)
+        (xy 36.305328 42.622923)
+        (xy 36.268937 42.557079)
+        (xy 36.265281 42.549487)
+        (xy 36.243634 42.497227)
+        (xy 36.182538 42.349725)
+        (xy 36.179754 42.341767)
+        (xy 36.162594 42.282202)
+        (xy 36.119903 42.134011)
+        (xy 36.11803 42.125808)
+        (xy 36.081812 41.912636)
+        (xy 36.080869 41.904259)
+        (xy 36.078919 41.869537)
+        (xy 36.068617 41.686063)
+        (xy 36.0685 41.681847)
+        (xy 36.068501 41.629325)
+        (xy 36.0685 41.629322)
+        (xy 36.0685 38.824006)
+        (xy 36.068494 38.823974)
+        (xy 36.068492 38.82391)
+        (xy 36.068492 38.788122)
+        (xy 36.068493 38.731146)
+        (xy 36.036001 38.484326)
+        (xy 35.97157 38.243859)
+        (xy 35.876303 38.013859)
+        (xy 35.751828 37.798261)
+        (xy 35.600278 37.600756)
+        (xy 35.512261 37.512739)
+        (xy 35.473475 37.473953)
+        (xy 35.258313 37.25879)
+        (xy 35.258268 37.258731)
+        (xy 35.258276 37.258724)
+        (xy 35.150318 37.150767)
+        (xy 35.148893 37.149597)
+        (xy 35.148888 37.149593)
+        (xy 35.038251 37.058796)
+        (xy 34.914279 36.957055)
+        (xy 34.912751 36.956034)
+        (xy 34.912747 36.956031)
+        (xy 34.661908 36.788428)
+        (xy 34.660389 36.787413)
+        (xy 34.391093 36.643474)
+        (xy 34.389406 36.642775)
+        (xy 34.389395 36.64277)
+        (xy 34.110689 36.527329)
+        (xy 34.110682 36.527326)
+        (xy 34.108986 36.526624)
+        (xy 34.107232 36.526092)
+        (xy 34.107221 36.526088)
+        (xy 33.818543 36.438522)
+        (xy 33.818526 36.438517)
+        (xy 33.816783 36.437989)
+        (xy 33.814982 36.43763)
+        (xy 33.814979 36.43763)
+        (xy 33.791792 36.433018)
+        (xy 33.755961 36.414982)
+        (xy 33.734501 36.381092)
+        (xy 33.718912 36.329699)
+        (xy 33.622248 36.148853)
+        (xy 33.49216 35.99034)
+        (xy 33.489304 35.987996)
+        (xy 33.336506 35.862598)
+        (xy 33.336503 35.862596)
+        (xy 33.333647 35.860252)
+        (xy 33.152801 35.763588)
+        (xy 33.149274 35.762518)
+        (xy 33.149269 35.762516)
+        (xy 32.960103 35.705133)
+        (xy 32.960101 35.705132)
+        (xy 32.956572 35.704062)
+        (xy 32.952901 35.7037)
+        (xy 32.952899 35.7037)
+        (xy 32.756176 35.684325)
+        (xy 32.7525 35.683963)
+        (xy 32.748824 35.684325)
+        (xy 32.5521 35.7037)
+        (xy 32.552096 35.7037)
+        (xy 32.548428 35.704062)
+        (xy 32.5449 35.705132)
+        (xy 32.544896 35.705133)
+        (xy 32.35573 35.762516)
+        (xy 32.355722 35.762519)
+        (xy 32.352199 35.763588)
+        (xy 32.348947 35.765325)
+        (xy 32.348945 35.765327)
+        (xy 32.174611 35.85851)
+        (xy 32.174606 35.858512)
+        (xy 32.171353 35.860252)
+        (xy 32.1685 35.862593)
+        (xy 32.168493 35.862598)
+        (xy 32.015695 35.987996)
+        (xy 32.015689 35.988001)
+        (xy 32.01284 35.99034)
+        (xy 32.010501 35.993189)
+        (xy 32.010496 35.993195)
+        (xy 31.885098 36.145993)
+        (xy 31.885093 36.146)
+        (xy 31.882752 36.148853)
+        (xy 31.881012 36.152106)
+        (xy 31.88101 36.152111)
+        (xy 31.787829 36.326442)
+        (xy 31.786088 36.329699)
+        (xy 31.785019 36.333222)
+        (xy 31.785016 36.33323)
+        (xy 31.727633 36.522396)
+        (xy 31.726562 36.525928)
+        (xy 31.7262 36.529596)
+        (xy 31.7262 36.5296)
+        (xy 31.706825 36.726324)
+        (xy 31.706463 36.73)
+        (xy 31.257673 36.73)
+        (xy 31.257673 36.726325)
+        (xy 31.238307 36.529701)
+        (xy 31.236872 36.522491)
+        (xy 31.17952 36.333426)
+        (xy 31.176707 36.326634)
+        (xy 31.08357 36.152386)
+        (xy 31.079488 36.146278)
+        (xy 31.039439 36.097477)
+        (xy 31.032595 36.092741)
+        (xy 31.025316 36.096787)
+        (xy 30.399105 36.722999)
+        (xy 30.395063 36.729999)
+        (xy 30.029936 36.729999)
+        (xy 30.025894 36.722999)
+        (xy 29.399682 36.096787)
+        (xy 29.392403 36.092742)
+        (xy 29.385558 36.097479)
+        (xy 29.345508 36.146281)
+        (xy 29.341431 36.152383)
+        (xy 29.248292 36.326634)
+        (xy 29.245479 36.333426)
+        (xy 29.188127 36.522491)
+        (xy 29.186692 36.529701)
+        (xy 29.167327 36.726325)
+        (xy 29.167327 36.733675)
+        (xy 25 36.733675)
+        (xy 25 35.909903)
+        (xy 29.575242 35.909903)
+        (xy 29.579287 35.917182)
+        (xy 30.205499 36.543394)
+        (xy 30.2125 36.547436)
+        (xy 30.2195 36.543394)
+        (xy 30.845711 35.917182)
+        (xy 30.849757 35.909903)
+        (xy 30.845021 35.903059)
+        (xy 30.796222 35.863011)
+        (xy 30.790113 35.858929)
+        (xy 30.615865 35.765792)
+        (xy 30.609073 35.762979)
+        (xy 30.420008 35.705627)
+        (xy 30.412798 35.704192)
+        (xy 30.216175 35.684827)
+        (xy 30.208825 35.684827)
+        (xy 30.012201 35.704192)
+        (xy 30.004991 35.705627)
+        (xy 29.815926 35.762979)
+        (xy 29.809134 35.765792)
+        (xy 29.634883 35.858931)
+        (xy 29.628781 35.863008)
+        (xy 29.579979 35.903058)
+        (xy 29.575242 35.909903)
+        (xy 25 35.909903)
+        (xy 25 35.010095)
+        (xy 29.575241 35.010095)
+        (xy 29.579977 35.016939)
+        (xy 29.628778 35.056988)
+        (xy 29.634886 35.06107)
+        (xy 29.809134 35.154207)
+        (xy 29.815926 35.15702)
+        (xy 30.004991 35.214372)
+        (xy 30.012201 35.215807)
+        (xy 30.208825 35.235173)
+        (xy 30.216175 35.235173)
+        (xy 30.412798 35.215807)
+        (xy 30.420008 35.214372)
+        (xy 30.609073 35.15702)
+        (xy 30.615865 35.154207)
+        (xy 30.790113 35.06107)
+        (xy 30.796221 35.056988)
+        (xy 30.84502 35.016939)
+        (xy 30.849757 35.010096)
+        (xy 30.845711 35.002816)
+        (xy 30.2195 34.376605)
+        (xy 30.2125 34.372563)
+        (xy 30.205499 34.376605)
+        (xy 29.579287 35.002816)
+        (xy 29.575241 35.010095)
+        (xy 25 35.010095)
+        (xy 25 34.193675)
+        (xy 29.167327 34.193675)
+        (xy 29.186692 34.390298)
+        (xy 29.188127 34.397508)
+        (xy 29.245479 34.586573)
+        (xy 29.248292 34.593365)
+        (xy 29.341429 34.767613)
+        (xy 29.345511 34.773722)
+        (xy 29.385559 34.822521)
+        (xy 29.392403 34.827257)
+        (xy 29.399682 34.823211)
+        (xy 30.025894 34.197)
+        (xy 30.029936 34.19)
+        (xy 30.395063 34.19)
+        (xy 30.399105 34.197)
+        (xy 31.025316 34.823211)
+        (xy 31.032596 34.827257)
+        (xy 31.039439 34.82252)
+        (xy 31.079488 34.773721)
+        (xy 31.08357 34.767613)
+        (xy 31.176707 34.593365)
+        (xy 31.17952 34.586573)
+        (xy 31.236872 34.397508)
+        (xy 31.238307 34.390298)
+        (xy 31.257673 34.193675)
+        (xy 31.257673 34.19)
+        (xy 31.706463 34.19)
+        (xy 31.706825 34.193675)
+        (xy 31.706825 34.193676)
+        (xy 31.726173 34.390129)
+        (xy 31.726562 34.394072)
+        (xy 31.727632 34.397601)
+        (xy 31.727633 34.397603)
+        (xy 31.785016 34.586769)
+        (xy 31.785018 34.586774)
+        (xy 31.786088 34.590301)
+        (xy 31.882752 34.771147)
+        (xy 31.885096 34.774003)
+        (xy 31.885098 34.774006)
+        (xy 32.010496 34.926804)
+        (xy 32.01284 34.92966)
+        (xy 32.015695 34.932003)
+        (xy 32.11085 35.010095)
+        (xy 32.171353 35.059748)
+        (xy 32.352199 35.156412)
+        (xy 32.548428 35.215938)
+        (xy 32.735297 35.234342)
+        (xy 32.743727 35.235173)
+        (xy 32.7525 35.236037)
+        (xy 32.761273 35.235173)
+        (xy 32.768039 35.234506)
+        (xy 32.956572 35.215938)
+        (xy 33.152801 35.156412)
+        (xy 33.333647 35.059748)
+        (xy 33.49216 34.92966)
+        (xy 33.622248 34.771147)
+        (xy 33.688026 34.648082)
+        (xy 33.721245 34.616009)
+        (xy 33.766944 34.609394)
+        (xy 33.91778 34.635024)
+        (xy 33.92598 34.636895)
+        (xy 34.154264 34.702665)
+        (xy 34.193914 34.714089)
+        (xy 34.20186 34.716869)
+        (xy 34.459463 34.823574)
+        (xy 34.467041 34.827225)
+        (xy 34.71107 34.962098)
+        (xy 34.71821 34.966584)
+        (xy 34.945593 35.127921)
+        (xy 34.952185 35.133178)
+        (xy 35.15407 35.313594)
+        (xy 35.161917 35.320606)
+        (xy 35.164982 35.323504)
+        (xy 35.732227 35.890749)
+        (xy 35.750517 35.90904)
+        (xy 35.753414 35.912104)
+        (xy 35.908071 36.08517)
+        (xy 35.926887 36.106225)
+        (xy 35.932145 36.112819)
+        (xy 36.081566 36.323413)
+        (xy 36.086052 36.330553)
+        (xy 36.210954 36.556551)
+        (xy 36.214613 36.564149)
+        (xy 36.313427 36.802713)
+        (xy 36.316212 36.810672)
+        (xy 36.387694 37.058796)
+        (xy 36.389571 37.067018)
+        (xy 36.432824 37.321593)
+        (xy 36.433768 37.329972)
+        (xy 36.448382 37.590183)
+        (xy 36.4485 37.5944)
+        (xy 36.4485 41.529796)
+        (xy 36.448503 41.529816)
+        (xy 36.448505 41.529872)
+        (xy 36.448505 41.602491)
+        (xy 36.448505 41.608446)
+        (xy 36.448824 41.610873)
+        (xy 36.448825 41.61088)
+        (xy 36.476967 41.824655)
+        (xy 36.476968 41.824663)
+        (xy 36.477288 41.827089)
+        (xy 36.477922 41.829458)
+        (xy 36.477923 41.829459)
+        (xy 36.533729 42.037738)
+        (xy 36.533732 42.037748)
+        (xy 36.534364 42.040105)
+        (xy 36.535299 42.042363)
+        (xy 36.535302 42.042371)
+        (xy 36.603316 42.206573)
+        (xy 36.618756 42.243849)
+        (xy 36.619987 42.245982)
+        (xy 36.619988 42.245983)
+        (xy 36.700792 42.38594)
+        (xy 36.709409 42.418099)
+        (xy 36.710102 42.418)
+        (xy 36.729626 42.553797)
+        (xy 36.729627 42.553802)
+        (xy 36.730392 42.559119)
+        (xy 36.732624 42.564008)
+        (xy 36.732626 42.564012)
+        (xy 36.787382 42.683911)
+        (xy 36.787383 42.683913)
+        (xy 36.789618 42.688806)
+        (xy 36.882982 42.796553)
+        (xy 36.887504 42.799459)
+        (xy 36.887505 42.79946)
+        (xy 36.994705 42.868354)
+        (xy 37.002919 42.873633)
+        (xy 37.139715 42.9138)
+        (xy 37.276904 42.9138)
+        (xy 37.282285 42.9138)
+        (xy 37.419081 42.873633)
+        (xy 37.539018 42.796553)
+        (xy 37.632382 42.688806)
+        (xy 37.691608 42.559119)
+        (xy 37.711898 42.418)
+        (xy 37.691608 42.276881)
+        (xy 37.632382 42.147194)
+        (xy 37.539018 42.039447)
+        (xy 37.534496 42.036541)
+        (xy 37.534494 42.036539)
+        (xy 37.423604 41.965274)
+        (xy 37.423605 41.965274)
+        (xy 37.419081 41.962367)
+        (xy 37.361152 41.945357)
+        (xy 37.353432 41.94309)
+        (xy 37.324367 41.92688)
+        (xy 37.305145 41.899716)
+        (xy 37.258755 41.78772)
+        (xy 37.255117 41.776521)
+        (xy 37.224203 41.647748)
+        (xy 37.22236 41.636109)
+        (xy 37.211732 41.501048)
+        (xy 37.2115 41.495148)
+        (xy 37.2115 41.473727)
+        (xy 37.211501 41.443338)
+        (xy 37.2115 41.443335)
+        (xy 37.2115 37.560389)
+        (xy 37.211489 37.560324)
+        (xy 37.211484 37.560196)
+        (xy 37.211484 37.439532)
+        (xy 37.211484 37.437696)
+        (xy 37.181236 37.130574)
+        (xy 37.12103 36.827896)
+        (xy 37.031448 36.532576)
+        (xy 36.92636 36.278865)
+        (xy 36.914054 36.249156)
+        (xy 36.914053 36.249154)
+        (xy 36.913351 36.247459)
+        (xy 36.833185 36.097477)
+        (xy 36.768747 35.976919)
+        (xy 36.768744 35.976914)
+        (xy 36.767876 35.97529)
+        (xy 36.748092 35.945681)
+        (xy 36.622906 35.758321)
+        (xy 36.596426 35.71869)
+        (xy 36.584528 35.704192)
+        (xy 36.40182 35.481555)
+        (xy 36.401814 35.481548)
+        (xy 36.40065 35.48013)
+        (xy 36.336553 35.416032)
+        (xy 36.336554 35.416032)
+        (xy 36.291547 35.371025)
+        (xy 36.291542 35.371019)
+        (xy 36.252761 35.332237)
+        (xy 36.25276 35.332236)
+        (xy 36.252757 35.332233)
+        (xy 36.252755 35.332232)
+        (xy 36.252744 35.332222)
+        (xy 35.680587 34.760064)
+        (xy 35.680586 34.760063)
+        (xy 35.680409 34.759886)
+        (xy 35.68034 34.759837)
+        (xy 35.680218 34.759724)
+        (xy 35.588568 34.668074)
+        (xy 35.588567 34.668073)
+        (xy 35.58726 34.666766)
+        (xy 35.585841 34.665601)
+        (xy 35.585835 34.665596)
+        (xy 35.336187 34.460714)
+        (xy 35.336177 34.460706)
+        (xy 35.334758 34.459542)
+        (xy 35.332411 34.457974)
+        (xy 35.064708 34.279099)
+        (xy 35.064707 34.279098)
+        (xy 35.063162 34.278066)
+        (xy 34.990351 34.239147)
+        (xy 34.776717 34.124955)
+        (xy 34.776711 34.124952)
+        (xy 34.775085 34.124083)
+        (xy 34.773385 34.123379)
+        (xy 34.773377 34.123375)
+        (xy 34.474999 33.99978)
+        (xy 34.474989 33.999776)
+        (xy 34.473303 33.999078)
+        (xy 34.471551 33.998546)
+        (xy 34.471544 33.998544)
+        (xy 34.162476 33.904786)
+        (xy 34.162474 33.904785)
+        (xy 34.160722 33.904254)
+        (xy 34.158925 33.903896)
+        (xy 34.158923 33.903896)
+        (xy 33.842163 33.840885)
+        (xy 33.842158 33.840884)
+        (xy 33.840352 33.840525)
+        (xy 33.838518 33.840344)
+        (xy 33.838516 33.840344)
+        (xy 33.78014 33.834593)
+        (xy 33.742714 33.820155)
+        (xy 33.718937 33.789685)
+        (xy 33.718912 33.789699)
+        (xy 33.718833 33.789551)
+        (xy 33.718832 33.78955)
+        (xy 33.622248 33.608853)
+        (xy 33.548673 33.519202)
+        (xy 33.494503 33.453195)
+        (xy 33.49216 33.45034)
+        (xy 33.435021 33.403447)
+        (xy 33.336506 33.322598)
+        (xy 33.336503 33.322596)
+        (xy 33.333647 33.320252)
+        (xy 33.152801 33.223588)
+        (xy 33.149274 33.222518)
+        (xy 33.149269 33.222516)
+        (xy 32.960103 33.165133)
+        (xy 32.960101 33.165132)
+        (xy 32.956572 33.164062)
+        (xy 32.952901 33.1637)
+        (xy 32.952899 33.1637)
+        (xy 32.756176 33.144325)
+        (xy 32.7525 33.143963)
+        (xy 32.748824 33.144325)
+        (xy 32.5521 33.1637)
+        (xy 32.552096 33.1637)
+        (xy 32.548428 33.164062)
+        (xy 32.5449 33.165132)
+        (xy 32.544896 33.165133)
+        (xy 32.35573 33.222516)
+        (xy 32.355722 33.222519)
+        (xy 32.352199 33.223588)
+        (xy 32.348947 33.225325)
+        (xy 32.348945 33.225327)
+        (xy 32.174611 33.31851)
+        (xy 32.174606 33.318512)
+        (xy 32.171353 33.320252)
+        (xy 32.1685 33.322593)
+        (xy 32.168493 33.322598)
+        (xy 32.015695 33.447996)
+        (xy 32.015689 33.448001)
+        (xy 32.01284 33.45034)
+        (xy 32.010501 33.453189)
+        (xy 32.010496 33.453195)
+        (xy 31.885098 33.605993)
+        (xy 31.885093 33.606)
+        (xy 31.882752 33.608853)
+        (xy 31.881012 33.612106)
+        (xy 31.88101 33.612111)
+        (xy 31.793047 33.776679)
+        (xy 31.786088 33.789699)
+        (xy 31.785019 33.793222)
+        (xy 31.785016 33.79323)
+        (xy 31.727991 33.981216)
+        (xy 31.726562 33.985928)
+        (xy 31.7262 33.989596)
+        (xy 31.7262 33.9896)
+        (xy 31.706825 34.186324)
+        (xy 31.706463 34.19)
+        (xy 31.257673 34.19)
+        (xy 31.257673 34.186325)
+        (xy 31.238307 33.989701)
+        (xy 31.236872 33.982491)
+        (xy 31.17952 33.793426)
+        (xy 31.176707 33.786634)
+        (xy 31.08357 33.612386)
+        (xy 31.079488 33.606278)
+        (xy 31.039439 33.557477)
+        (xy 31.032595 33.552741)
+        (xy 31.025316 33.556787)
+        (xy 30.399105 34.182999)
+        (xy 30.395063 34.19)
+        (xy 30.029936 34.19)
+        (xy 30.025894 34.182999)
+        (xy 29.399682 33.556787)
+        (xy 29.392403 33.552742)
+        (xy 29.385558 33.557479)
+        (xy 29.345508 33.606281)
+        (xy 29.341431 33.612383)
+        (xy 29.248292 33.786634)
+        (xy 29.245479 33.793426)
+        (xy 29.188127 33.982491)
+        (xy 29.186692 33.989701)
+        (xy 29.167327 34.186325)
+        (xy 29.167327 34.193675)
+        (xy 25 34.193675)
+        (xy 25 33.369903)
+        (xy 29.575242 33.369903)
+        (xy 29.579287 33.377182)
+        (xy 30.205499 34.003394)
+        (xy 30.2125 34.007436)
+        (xy 30.2195 34.003394)
+        (xy 30.845711 33.377182)
+        (xy 30.849757 33.369903)
+        (xy 30.845021 33.363059)
+        (xy 30.796222 33.323011)
+        (xy 30.790113 33.318929)
+        (xy 30.615865 33.225792)
+        (xy 30.609073 33.222979)
+        (xy 30.420008 33.165627)
+        (xy 30.412798 33.164192)
+        (xy 30.216175 33.144827)
+        (xy 30.208825 33.144827)
+        (xy 30.012201 33.164192)
+        (xy 30.004991 33.165627)
+        (xy 29.815926 33.222979)
+        (xy 29.809134 33.225792)
+        (xy 29.634883 33.318931)
+        (xy 29.628781 33.323008)
+        (xy 29.579979 33.363058)
+        (xy 29.575242 33.369903)
+        (xy 25 33.369903)
+        (xy 25 31.242)
+        (xy 60.586102 31.242)
+        (xy 60.586867 31.247321)
+        (xy 60.605626 31.377797)
+        (xy 60.605627 31.377802)
+        (xy 60.606392 31.383119)
+        (xy 60.608624 31.388008)
+        (xy 60.608626 31.388012)
+        (xy 60.663382 31.507911)
+        (xy 60.663383 31.507913)
+        (xy 60.665618 31.512806)
+        (xy 60.669138 31.516869)
+        (xy 60.66914 31.516871)
+        (xy 60.750632 31.610917)
+        (xy 60.764259 31.633883)
+        (xy 60.769 31.660163)
+        (xy 60.769 32.62183)
+        (xy 60.768714 32.628384)
+        (xy 60.766764 32.650678)
+        (xy 60.765323 32.667143)
+        (xy 60.767024 32.673493)
+        (xy 60.767025 32.673498)
+        (xy 60.775394 32.704731)
+        (xy 60.776813 32.711133)
+        (xy 60.782425 32.742961)
+        (xy 60.782426 32.742963)
+        (xy 60.783568 32.74944)
+        (xy 60.786856 32.755136)
+        (xy 60.789107 32.761319)
+        (xy 60.789098 32.761321)
+        (xy 60.789857 32.763153)
+        (xy 60.789865 32.76315)
+        (xy 60.792644 32.769111)
+        (xy 60.794348 32.775466)
+        (xy 60.798121 32.780854)
+        (xy 60.816662 32.807335)
+        (xy 60.820185 32.812866)
+        (xy 60.836348 32.840861)
+        (xy 60.836353 32.840867)
+        (xy 60.83964 32.84656)
+        (xy 60.844678 32.850787)
+        (xy 60.869448 32.871572)
+        (xy 60.874284 32.876004)
+        (xy 61.865995 33.867715)
+        (xy 61.870427 33.872551)
+        (xy 61.88888 33.894543)
+        (xy 61.89544 33.90236)
+        (xy 61.929134 33.921813)
+        (xy 61.934658 33.925332)
+        (xy 61.941443 33.930083)
+        (xy 61.958871 33.942287)
+        (xy 61.966534 33.947652)
+        (xy 61.972886 33.949353)
+        (xy 61.978852 33.952136)
+        (xy 61.978848 33.952144)
+        (xy 61.980678 33.952902)
+        (xy 61.980682 33.952893)
+        (xy 61.986861 33.955142)
+        (xy 61.99256 33.958432)
+        (xy 62.030882 33.965188)
+        (xy 62.037275 33.966606)
+        (xy 62.074857 33.976677)
+        (xy 62.113616 33.973285)
+        (xy 62.12017 33.973)
+        (xy 63.339169 33.973)
+        (xy 63.370408 33.979795)
+        (xy 63.396001 33.998954)
+        (xy 63.403351 34.007436)
+        (xy 63.425982 34.033553)
+        (xy 63.430504 34.036459)
+        (xy 63.430505 34.03646)
+        (xy 63.539947 34.106795)
+        (xy 63.545919 34.110633)
+        (xy 63.682715 34.1508)
+        (xy 63.819904 34.1508)
+        (xy 63.825285 34.1508)
+        (xy 63.962081 34.110633)
+        (xy 64.082018 34.033553)
+        (xy 64.175382 33.925806)
+        (xy 64.234608 33.796119)
+        (xy 64.254898 33.655)
+        (xy 64.248771 33.612383)
+        (xy 64.247235 33.601702)
+        (xy 64.253266 33.559761)
+        (xy 64.281014 33.527738)
+        (xy 64.32167 33.5158)
+        (xy 64.454904 33.5158)
+        (xy 64.460285 33.5158)
+        (xy 64.597081 33.475633)
+        (xy 64.717018 33.398553)
+        (xy 64.810382 33.290806)
+        (xy 64.869608 33.161119)
+        (xy 64.889898 33.02)
+        (xy 64.869608 32.878881)
+        (xy 64.810382 32.749194)
+        (xy 64.717018 32.641447)
+        (xy 64.712496 32.638541)
+        (xy 64.712494 32.638539)
+        (xy 64.601602 32.567272)
+        (xy 64.601599 32.56727)
+        (xy 64.597081 32.564367)
+        (xy 64.591925 32.562853)
+        (xy 64.591923 32.562852)
+        (xy 64.465447 32.525715)
+        (xy 64.465442 32.525714)
+        (xy 64.460285 32.5242)
+        (xy 64.317715 32.5242)
+        (xy 64.312558 32.525714)
+        (xy 64.312552 32.525715)
+        (xy 64.186076 32.562852)
+        (xy 64.186071 32.562854)
+        (xy 64.180919 32.564367)
+        (xy 64.176403 32.567269)
+        (xy 64.176397 32.567272)
+        (xy 64.065505 32.638539)
+        (xy 64.065499 32.638543)
+        (xy 64.060982 32.641447)
+        (xy 64.057461 32.645509)
+        (xy 64.05746 32.645511)
+        (xy 64.031001 32.676046)
+        (xy 64.005408 32.695205)
+        (xy 63.974169 32.702)
+        (xy 63.154868 32.702)
+        (xy 63.12609 32.696276)
+        (xy 63.101694 32.679974)
+        (xy 62.697026 32.275306)
+        (xy 62.680724 32.25091)
+        (xy 62.675 32.222132)
+        (xy 62.675 31.660163)
+        (xy 62.679741 31.633883)
+        (xy 62.693368 31.610917)
+        (xy 62.719409 31.580863)
+        (xy 62.778382 31.512806)
+        (xy 62.837608 31.383119)
+        (xy 62.857898 31.242)
+        (xy 62.837608 31.100881)
+        (xy 62.778382 30.971194)
+        (xy 62.685018 30.863447)
+        (xy 62.680496 30.860541)
+        (xy 62.680494 30.860539)
+        (xy 62.569602 30.789272)
+        (xy 62.569599 30.78927)
+        (xy 62.565081 30.786367)
+        (xy 62.559925 30.784853)
+        (xy 62.559923 30.784852)
+        (xy 62.433447 30.747715)
+        (xy 62.433442 30.747714)
+        (xy 62.428285 30.7462)
+        (xy 62.285715 30.7462)
+        (xy 62.280558 30.747714)
+        (xy 62.280552 30.747715)
+        (xy 62.154076 30.784852)
+        (xy 62.154071 30.784854)
+        (xy 62.148919 30.786367)
+        (xy 62.144403 30.789269)
+        (xy 62.144397 30.789272)
+        (xy 62.033505 30.860539)
+        (xy 62.033499 30.860543)
+        (xy 62.028982 30.863447)
+        (xy 62.025461 30.867509)
+        (xy 62.02546 30.867511)
+        (xy 61.93914 30.967128)
+        (xy 61.939136 30.967133)
+        (xy 61.935618 30.971194)
+        (xy 61.933385 30.976082)
+        (xy 61.933382 30.976088)
+        (xy 61.878626 31.095987)
+        (xy 61.878624 31.095993)
+        (xy 61.876392 31.100881)
+        (xy 61.875627 31.106195)
+        (xy 61.875626 31.106202)
+        (xy 61.856867 31.236679)
+        (xy 61.856102 31.242)
+        (xy 61.856867 31.247321)
+        (xy 61.875626 31.377797)
+        (xy 61.875627 31.377802)
+        (xy 61.876392 31.383119)
+        (xy 61.878624 31.388008)
+        (xy 61.878626 31.388012)
+        (xy 61.933382 31.507911)
+        (xy 61.933383 31.507913)
+        (xy 61.935618 31.512806)
+        (xy 61.939138 31.516869)
+        (xy 61.93914 31.516871)
+        (xy 62.020632 31.610917)
+        (xy 62.034259 31.633883)
+        (xy 62.039 31.660163)
+        (xy 62.039 32.36783)
+        (xy 62.038714 32.374383)
+        (xy 62.035323 32.413143)
+        (xy 62.037024 32.419493)
+        (xy 62.037025 32.419498)
+        (xy 62.045394 32.450731)
+        (xy 62.046813 32.457133)
+        (xy 62.052425 32.488961)
+        (xy 62.052426 32.488963)
+        (xy 62.053568 32.49544)
+        (xy 62.056856 32.501136)
+        (xy 62.059107 32.507319)
+        (xy 62.059098 32.507321)
+        (xy 62.059857 32.509153)
+        (xy 62.059865 32.50915)
+        (xy 62.062644 32.515111)
+        (xy 62.064348 32.521466)
+        (xy 62.082818 32.547844)
+        (xy 62.086662 32.553335)
+        (xy 62.090185 32.558866)
+        (xy 62.106348 32.586861)
+        (xy 62.106353 32.586867)
+        (xy 62.10964 32.59256)
+        (xy 62.123419 32.604122)
+        (xy 62.139448 32.617572)
+        (xy 62.144284 32.622004)
+        (xy 62.730906 33.208626)
+        (xy 62.751487 33.247129)
+        (xy 62.747208 33.290578)
+        (xy 62.719511 33.324327)
+        (xy 62.677732 33.337)
+        (xy 62.265868 33.337)
+        (xy 62.23709 33.331276)
+        (xy 62.212694 33.314974)
+        (xy 61.427026 32.529306)
+        (xy 61.410724 32.50491)
+        (xy 61.405 32.476132)
+        (xy 61.405 31.660163)
+        (xy 61.409741 31.633883)
+        (xy 61.423368 31.610917)
+        (xy 61.449409 31.580863)
+        (xy 61.508382 31.512806)
+        (xy 61.567608 31.383119)
+        (xy 61.587898 31.242)
+        (xy 61.567608 31.100881)
+        (xy 61.508382 30.971194)
+        (xy 61.415018 30.863447)
+        (xy 61.410496 30.860541)
+        (xy 61.410494 30.860539)
+        (xy 61.299602 30.789272)
+        (xy 61.299599 30.78927)
+        (xy 61.295081 30.786367)
+        (xy 61.289925 30.784853)
+        (xy 61.289923 30.784852)
+        (xy 61.163447 30.747715)
+        (xy 61.163442 30.747714)
+        (xy 61.158285 30.7462)
+        (xy 61.015715 30.7462)
+        (xy 61.010558 30.747714)
+        (xy 61.010552 30.747715)
+        (xy 60.884076 30.784852)
+        (xy 60.884071 30.784854)
+        (xy 60.878919 30.786367)
+        (xy 60.874403 30.789269)
+        (xy 60.874397 30.789272)
+        (xy 60.763505 30.860539)
+        (xy 60.763499 30.860543)
+        (xy 60.758982 30.863447)
+        (xy 60.755461 30.867509)
+        (xy 60.75546 30.867511)
+        (xy 60.66914 30.967128)
+        (xy 60.669136 30.967133)
+        (xy 60.665618 30.971194)
+        (xy 60.663385 30.976082)
+        (xy 60.663382 30.976088)
+        (xy 60.608626 31.095987)
+        (xy 60.608624 31.095993)
+        (xy 60.606392 31.100881)
+        (xy 60.605627 31.106195)
+        (xy 60.605626 31.106202)
+        (xy 60.586867 31.236679)
+        (xy 60.586102 31.242)
+        (xy 25 31.242)
+        (xy 25 28.0752)
+        (xy 25.010075 28.0376)
+        (xy 25.0376 28.010075)
+        (xy 25.0752 28)
+        (xy 29.992595 28)
+        (xy 30 28)
+        (xy 30.837509 27.162491)
+        (xy 65.9895 27.162491)
+        (xy 65.989773 27.167016)
+        (xy 66.004093 27.284949)
+        (xy 66.006253 27.293712)
+        (xy 66.062488 27.441992)
+        (xy 66.066687 27.449993)
+        (xy 66.156773 27.580505)
+        (xy 66.162762 27.587265)
+        (xy 66.281468 27.692429)
+        (xy 66.288897 27.697557)
+        (xy 66.429319 27.771256)
+        (xy 66.43776 27.774457)
+        (xy 66.541886 27.800122)
+        (xy 66.550448 27.799604)
+        (xy 66.553 27.791416)
+        (xy 66.807 27.791416)
+        (xy 66.809551 27.799604)
+        (xy 66.818113 27.800122)
+        (xy 66.922239 27.774457)
+        (xy 66.93068 27.771256)
+        (xy 67.071102 27.697557)
+        (xy 67.078531 27.692429)
+        (xy 67.197237 27.587265)
+        (xy 67.203226 27.580505)
+        (xy 67.293312 27.449993)
+        (xy 67.297511 27.441992)
+        (xy 67.353746 27.293712)
+        (xy 67.355906 27.284949)
+        (xy 67.370226 27.167016)
+        (xy 67.3705 27.162491)
+        (xy 67.3705 26.709902)
+        (xy 67.368407 26.702092)
+        (xy 67.360598 26.7)
+        (xy 66.816902 26.7)
+        (xy 66.809092 26.702092)
+        (xy 66.807 26.709902)
+        (xy 66.807 27.791416)
+        (xy 66.553 27.791416)
+        (xy 66.553 26.709902)
+        (xy 66.550907 26.702092)
+        (xy 66.543098 26.7)
+        (xy 65.999402 26.7)
+        (xy 65.991592 26.702092)
+        (xy 65.9895 26.709902)
+        (xy 65.9895 27.162491)
+        (xy 30.837509 27.162491)
+        (xy 31.563902 26.436098)
+        (xy 65.9895 26.436098)
+        (xy 65.991592 26.443907)
+        (xy 65.999402 26.446)
+        (xy 66.543098 26.446)
+        (xy 66.550907 26.443907)
+        (xy 66.553 26.436098)
+        (xy 66.807 26.436098)
+        (xy 66.809092 26.443907)
+        (xy 66.816902 26.446)
+        (xy 67.360598 26.446)
+        (xy 67.368407 26.443907)
+        (xy 67.3705 26.436098)
+        (xy 67.3705 26.043)
+        (xy 67.529534 26.043)
+        (xy 67.549313 26.193236)
+        (xy 67.551197 26.197784)
+        (xy 67.605417 26.328684)
+        (xy 67.605419 26.328688)
+        (xy 67.607302 26.333233)
+        (xy 67.6103 26.33714)
+        (xy 67.686233 26.436098)
+        (xy 67.699549 26.453451)
+        (xy 67.819767 26.545698)
+        (xy 67.959764 26.603687)
+        (xy 68.07228 26.6185)
+        (xy 68.145263 26.6185)
+        (xy 68.14772 26.6185)
+        (xy 68.260236 26.603687)
+        (xy 68.400233 26.545698)
+        (xy 68.520451 26.453451)
+        (xy 68.612698 26.333233)
+        (xy 68.670687 26.193236)
+        (xy 68.690466 26.043)
+        (xy 68.670687 25.892764)
+        (xy 68.612698 25.752767)
+        (xy 68.536911 25.654)
+        (xy 70.492102 25.654)
+        (xy 70.492867 25.659321)
+        (xy 70.511626 25.789797)
+        (xy 70.511627 25.789802)
+        (xy 70.512392 25.795119)
+        (xy 70.514624 25.800008)
+        (xy 70.514626 25.800012)
+        (xy 70.569382 25.919911)
+        (xy 70.569383 25.919913)
+        (xy 70.571618 25.924806)
+        (xy 70.575138 25.928869)
+        (xy 70.57514 25.928871)
+        (xy 70.656632 26.022917)
+        (xy 70.670259 26.045883)
+        (xy 70.675 26.072163)
+        (xy 70.675 26.65283)
+        (xy 70.674714 26.659384)
+        (xy 70.672764 26.681678)
+        (xy 70.671323 26.698143)
+        (xy 70.673024 26.704493)
+        (xy 70.673025 26.704498)
+        (xy 70.681394 26.735731)
+        (xy 70.682813 26.742133)
+        (xy 70.688425 26.773961)
+        (xy 70.688426 26.773963)
+        (xy 70.689568 26.78044)
+        (xy 70.692856 26.786136)
+        (xy 70.695107 26.792319)
+        (xy 70.695098 26.792321)
+        (xy 70.695857 26.794153)
+        (xy 70.695865 26.79415)
+        (xy 70.698644 26.800111)
+        (xy 70.700348 26.806466)
+        (xy 70.718818 26.832844)
+        (xy 70.722662 26.838335)
+        (xy 70.726185 26.843866)
+        (xy 70.742348 26.871861)
+        (xy 70.742353 26.871867)
+        (xy 70.74564 26.87756)
+        (xy 70.750678 26.881787)
+        (xy 70.775448 26.902572)
+        (xy 70.780284 26.907004)
+        (xy 71.009995 27.136715)
+        (xy 71.014427 27.141551)
+        (xy 71.03944 27.17136)
+        (xy 71.073134 27.190813)
+        (xy 71.07866 27.194334)
+        (xy 71.099285 27.208776)
+        (xy 71.110534 27.216652)
+        (xy 71.116886 27.218353)
+        (xy 71.122852 27.221136)
+        (xy 71.122848 27.221144)
+        (xy 71.124678 27.221902)
+        (xy 71.124682 27.221893)
+        (xy 71.130861 27.224142)
+        (xy 71.13656 27.227432)
+        (xy 71.174882 27.234188)
+        (xy 71.181275 27.235606)
+        (xy 71.218857 27.245677)
+        (xy 71.257616 27.242285)
+        (xy 71.26417 27.242)
+        (xy 71.31373 27.242)
+        (xy 71.355509 27.254674)
+        (xy 71.383206 27.288422)
+        (xy 71.387485 27.331871)
+        (xy 71.366904 27.370375)
+        (xy 71.288282 27.448996)
+        (xy 71.283448 27.453426)
+        (xy 71.258678 27.474211)
+        (xy 71.258673 27.474215)
+        (xy 71.25364 27.47844)
+        (xy 71.250355 27.484129)
+        (xy 71.250352 27.484133)
+        (xy 71.234189 27.512128)
+        (xy 71.230667 27.517655)
+        (xy 71.212122 27.544142)
+        (xy 71.212119 27.544147)
+        (xy 71.208348 27.549534)
+        (xy 71.206644 27.555888)
+        (xy 71.203867 27.561846)
+        (xy 71.20386 27.561842)
+        (xy 71.203099 27.563678)
+        (xy 71.203106 27.563681)
+        (xy 71.200854 27.569866)
+        (xy 71.197568 27.57556)
+        (xy 71.196426 27.582032)
+        (xy 71.196425 27.582037)
+        (xy 71.190813 27.613865)
+        (xy 71.189394 27.620266)
+        (xy 71.181025 27.651499)
+        (xy 71.181024 27.651507)
+        (xy 71.179323 27.657857)
+        (xy 71.179896 27.664408)
+        (xy 71.179896 27.66441)
+        (xy 71.182714 27.696616)
+        (xy 71.183 27.70317)
+        (xy 71.183 28.918837)
+        (xy 71.178259 28.945117)
+        (xy 71.164632 28.968083)
+        (xy 71.08314 29.062128)
+        (xy 71.083136 29.062133)
+        (xy 71.079618 29.066194)
+        (xy 71.077385 29.071082)
+        (xy 71.077382 29.071088)
+        (xy 71.022626 29.190987)
+        (xy 71.022624 29.190993)
+        (xy 71.020392 29.195881)
+        (xy 71.019627 29.201195)
+        (xy 71.019626 29.201202)
+        (xy 71.000867 29.331679)
+        (xy 71.000102 29.337)
+        (xy 71.000867 29.342321)
+        (xy 71.019626 29.472797)
+        (xy 71.019627 29.472802)
+        (xy 71.020392 29.478119)
+        (xy 71.022624 29.483008)
+        (xy 71.022626 29.483012)
+        (xy 71.077382 29.602911)
+        (xy 71.077383 29.602912)
+        (xy 71.079618 29.607806)
+        (xy 71.172982 29.715553)
+        (xy 71.177504 29.718459)
+        (xy 71.177505 29.71846)
+        (xy 71.288397 29.789727)
+        (xy 71.292919 29.792633)
+        (xy 71.429715 29.8328)
+        (xy 71.566904 29.8328)
+        (xy 71.572285 29.8328)
+        (xy 71.709081 29.792633)
+        (xy 71.829018 29.715553)
+        (xy 71.922382 29.607806)
+        (xy 71.928396 29.594636)
+        (xy 71.963139 29.55863)
+        (xy 72.012785 29.552395)
+        (xy 72.055354 29.57869)
+        (xy 72.072 29.625876)
+        (xy 72.072 30.20883)
+        (xy 72.071714 30.215384)
+        (xy 72.07032 30.231321)
+        (xy 72.068323 30.254143)
+        (xy 72.070024 30.260493)
+        (xy 72.070025 30.260498)
+        (xy 72.078394 30.291731)
+        (xy 72.079813 30.298133)
+        (xy 72.085425 30.329961)
+        (xy 72.085426 30.329963)
+        (xy 72.086568 30.33644)
+        (xy 72.089856 30.342136)
+        (xy 72.092107 30.348319)
+        (xy 72.092098 30.348321)
+        (xy 72.092857 30.350153)
+        (xy 72.092865 30.35015)
+        (xy 72.095644 30.356111)
+        (xy 72.097348 30.362466)
+        (xy 72.101121 30.367854)
+        (xy 72.119662 30.394335)
+        (xy 72.123185 30.399866)
+        (xy 72.139348 30.427861)
+        (xy 72.139353 30.427867)
+        (xy 72.14264 30.43356)
+        (xy 72.147678 30.437787)
+        (xy 72.172448 30.458572)
+        (xy 72.177284 30.463004)
+        (xy 73.295995 31.581715)
+        (xy 73.300427 31.586551)
+        (xy 73.320872 31.610917)
+        (xy 73.32544 31.61636)
+        (xy 73.359134 31.635813)
+        (xy 73.364658 31.639332)
+        (xy 73.396534 31.661652)
+        (xy 73.402886 31.663353)
+        (xy 73.408852 31.666136)
+        (xy 73.408848 31.666144)
+        (xy 73.410678 31.666902)
+        (xy 73.410682 31.666893)
+        (xy 73.416861 31.669142)
+        (xy 73.42256 31.672432)
+        (xy 73.460882 31.679188)
+        (xy 73.467275 31.680606)
+        (xy 73.504857 31.690677)
+        (xy 73.543616 31.687285)
+        (xy 73.55017 31.687)
+        (xy 76.18283 31.687)
+        (xy 76.189383 31.687285)
+        (xy 76.228143 31.690677)
+        (xy 76.265728 31.680605)
+        (xy 76.272121 31.679187)
+        (xy 76.31044 31.672432)
+        (xy 76.31614 31.66914)
+        (xy 76.322321 31.666891)
+        (xy 76.322324 31.666901)
+        (xy 76.324151 31.666145)
+        (xy 76.324147 31.666136)
+        (xy 76.33011 31.663354)
+        (xy 76.336466 31.661652)
+        (xy 76.36836 31.639319)
+        (xy 76.373853 31.63582)
+        (xy 76.40756 31.61636)
+        (xy 76.432583 31.586537)
+        (xy 76.436994 31.581724)
+        (xy 77.706693 30.312026)
+        (xy 77.73109 30.295724)
+        (xy 77.759868 30.29)
+        (xy 79.961142 30.29)
+        (xy 79.9956 30.298359)
+        (xy 80.022397 30.321579)
+        (xy 80.035576 30.354496)
+        (xy 80.036625 30.361791)
+        (xy 80.036626 30.361797)
+        (xy 80.037392 30.367119)
+        (xy 80.039624 30.372008)
+        (xy 80.039626 30.372012)
+        (xy 80.094382 30.491911)
+        (xy 80.094383 30.491913)
+        (xy 80.096618 30.496806)
+        (xy 80.189982 30.604553)
+        (xy 80.309919 30.681633)
+        (xy 80.446715 30.7218)
+        (xy 80.583904 30.7218)
+        (xy 80.589285 30.7218)
+        (xy 80.726081 30.681633)
+        (xy 80.846018 30.604553)
+        (xy 80.939382 30.496806)
+        (xy 80.998608 30.367119)
+        (xy 81.018898 30.226)
+        (xy 80.998608 30.084881)
+        (xy 80.939382 29.955194)
+        (xy 80.846018 29.847447)
+        (xy 80.841493 29.844539)
+        (xy 80.841491 29.844537)
+        (xy 80.743034 29.781262)
+        (xy 80.712626 29.742595)
+        (xy 80.712626 29.693405)
+        (xy 80.743034 29.654738)
+        (xy 80.81606 29.607806)
+        (xy 80.846018 29.588553)
+        (xy 80.939382 29.480806)
+        (xy 80.998608 29.351119)
+        (xy 81.018898 29.21)
+        (xy 80.998608 29.068881)
+        (xy 80.939382 28.939194)
+        (xy 80.921742 28.918837)
+        (xy 80.895665 28.888742)
+        (xy 80.846018 28.831447)
+        (xy 80.841496 28.828541)
+        (xy 80.841494 28.828539)
+        (xy 80.730602 28.757272)
+        (xy 80.730599 28.75727)
+        (xy 80.726081 28.754367)
+        (xy 80.720925 28.752853)
+        (xy 80.720923 28.752852)
+        (xy 80.594447 28.715715)
+        (xy 80.594442 28.715714)
+        (xy 80.589285 28.7142)
+        (xy 80.446715 28.7142)
+        (xy 80.441558 28.715714)
+        (xy 80.441552 28.715715)
+        (xy 80.315076 28.752852)
+        (xy 80.315071 28.752854)
+        (xy 80.309919 28.754367)
+        (xy 80.305403 28.757269)
+        (xy 80.305397 28.757272)
+        (xy 80.194505 28.828539)
+        (xy 80.194499 28.828543)
+        (xy 80.189982 28.831447)
+        (xy 80.186461 28.835509)
+        (xy 80.18646 28.835511)
+        (xy 80.10014 28.935128)
+        (xy 80.100136 28.935133)
+        (xy 80.096618 28.939194)
+        (xy 80.094385 28.944082)
+        (xy 80.094382 28.944088)
+        (xy 80.039626 29.063987)
+        (xy 80.039624 29.063993)
+        (xy 80.037392 29.068881)
+        (xy 80.036627 29.0742)
+        (xy 80.036625 29.074208)
+        (xy 80.035576 29.081504)
+        (xy 80.022397 29.114421)
+        (xy 79.9956 29.137641)
+        (xy 79.961142 29.146)
+        (xy 77.42367 29.146)
+        (xy 77.417116 29.145714)
+        (xy 77.38491 29.142896)
+        (xy 77.384908 29.142896)
+        (xy 77.378357 29.142323)
+        (xy 77.372007 29.144024)
+        (xy 77.372 29.144025)
+        (xy 77.340771 29.152393)
+        (xy 77.33437 29.153812)
+        (xy 77.302538 29.159425)
+        (xy 77.302534 29.159426)
+        (xy 77.29606 29.160568)
+        (xy 77.290364 29.163856)
+        (xy 77.28418 29.166107)
+        (xy 77.284177 29.1661)
+        (xy 77.282345 29.166858)
+        (xy 77.282349 29.166866)
+        (xy 77.276384 29.169646)
+        (xy 77.270034 29.171349)
+        (xy 77.264649 29.175118)
+        (xy 77.264643 29.175122)
+        (xy 77.238155 29.193668)
+        (xy 77.232627 29.197189)
+        (xy 77.19894 29.21664)
+        (xy 77.194715 29.221674)
+        (xy 77.19471 29.221679)
+        (xy 77.173921 29.246454)
+        (xy 77.16949 29.251288)
+        (xy 75.899806 30.520974)
+        (xy 75.87541 30.537276)
+        (xy 75.846632 30.543)
+        (xy 73.949868 30.543)
+        (xy 73.92109 30.537276)
+        (xy 73.896694 30.520974)
+        (xy 73.238026 29.862306)
+        (xy 73.221724 29.83791)
+        (xy 73.216 29.809132)
+        (xy 73.216 27.576174)
+        (xy 73.216286 27.569621)
+        (xy 73.218043 27.549534)
+        (xy 73.219677 27.530857)
+        (xy 73.209606 27.493275)
+        (xy 73.208187 27.486875)
+        (xy 73.2067 27.47844)
+        (xy 73.201432 27.44856)
+        (xy 73.198142 27.442861)
+        (xy 73.195893 27.436682)
+        (xy 73.195902 27.436678)
+        (xy 73.195144 27.434848)
+        (xy 73.195136 27.434852)
+        (xy 73.192353 27.428886)
+        (xy 73.190652 27.422534)
+        (xy 73.168332 27.390658)
+        (xy 73.164809 27.385127)
+        (xy 73.162994 27.381984)
+        (xy 73.14536 27.35144)
+        (xy 73.115551 27.326427)
+        (xy 73.110715 27.321995)
+        (xy 72.951211 27.162491)
+        (xy 74.6295 27.162491)
+        (xy 74.629773 27.167016)
+        (xy 74.644093 27.284949)
+        (xy 74.646253 27.293712)
+        (xy 74.702488 27.441992)
+        (xy 74.706687 27.449993)
+        (xy 74.796773 27.580505)
+        (xy 74.802762 27.587265)
+        (xy 74.921468 27.692429)
+        (xy 74.928897 27.697557)
+        (xy 75.069319 27.771256)
+        (xy 75.07776 27.774457)
+        (xy 75.181886 27.800122)
+        (xy 75.190448 27.799604)
+        (xy 75.193 27.791416)
+        (xy 75.447 27.791416)
+        (xy 75.449551 27.799604)
+        (xy 75.458113 27.800122)
+        (xy 75.562239 27.774457)
+        (xy 75.57068 27.771256)
+        (xy 75.711102 27.697557)
+        (xy 75.718531 27.692429)
+        (xy 75.837237 27.587265)
+        (xy 75.843226 27.580505)
+        (xy 75.933312 27.449993)
+        (xy 75.937511 27.441992)
+        (xy 75.993746 27.293712)
+        (xy 75.995906 27.284949)
+        (xy 76.010226 27.167016)
+        (xy 76.0105 27.162491)
+        (xy 76.0105 26.709902)
+        (xy 76.008407 26.702092)
+        (xy 76.000598 26.7)
+        (xy 75.456902 26.7)
+        (xy 75.449092 26.702092)
+        (xy 75.447 26.709902)
+        (xy 75.447 27.791416)
+        (xy 75.193 27.791416)
+        (xy 75.193 26.709902)
+        (xy 75.190907 26.702092)
+        (xy 75.183098 26.7)
+        (xy 74.639402 26.7)
+        (xy 74.631592 26.702092)
+        (xy 74.6295 26.709902)
+        (xy 74.6295 27.162491)
+        (xy 72.951211 27.162491)
+        (xy 72.500004 26.711284)
+        (xy 72.495572 26.706448)
+        (xy 72.483104 26.691589)
+        (xy 72.47056 26.67664)
+        (xy 72.464867 26.673353)
+        (xy 72.464861 26.673348)
+        (xy 72.436866 26.657185)
+        (xy 72.431335 26.653662)
+        (xy 72.425844 26.649818)
+        (xy 72.399466 26.631348)
+        (xy 72.393111 26.629644)
+        (xy 72.38715 26.626865)
+        (xy 72.387153 26.626857)
+        (xy 72.385321 26.626098)
+        (xy 72.385319 26.626107)
+        (xy 72.379136 26.623856)
+        (xy 72.37344 26.620568)
+        (xy 72.366963 26.619426)
+        (xy 72.366961 26.619425)
+        (xy 72.335133 26.613813)
+        (xy 72.328731 26.612394)
+        (xy 72.297498 26.604025)
+        (xy 72.297493 26.604024)
+        (xy 72.291143 26.602323)
+        (xy 72.284591 26.602896)
+        (xy 72.284589 26.602896)
+        (xy 72.252384 26.605714)
+        (xy 72.24583 26.606)
+        (xy 71.409868 26.606)
+        (xy 71.38109 26.600276)
+        (xy 71.356694 26.583974)
+        (xy 71.333026 26.560306)
+        (xy 71.316724 26.53591)
+        (xy 71.311 26.507132)
+        (xy 71.311 26.072163)
+        (xy 71.315741 26.045883)
+        (xy 71.317452 26.043)
+        (xy 73.309534 26.043)
+        (xy 73.329313 26.193236)
+        (xy 73.331197 26.197784)
+        (xy 73.385417 26.328684)
+        (xy 73.385419 26.328688)
+        (xy 73.387302 26.333233)
+        (xy 73.3903 26.33714)
+        (xy 73.466233 26.436098)
+        (xy 73.479549 26.453451)
+        (xy 73.599767 26.545698)
+        (xy 73.739764 26.603687)
+        (xy 73.85228 26.6185)
+        (xy 73.925263 26.6185)
+        (xy 73.92772 26.6185)
+        (xy 74.040236 26.603687)
+        (xy 74.180233 26.545698)
+        (xy 74.300451 26.453451)
+        (xy 74.313766 26.436098)
+        (xy 74.6295 26.436098)
+        (xy 74.631592 26.443907)
+        (xy 74.639402 26.446)
+        (xy 75.183098 26.446)
+        (xy 75.190907 26.443907)
+        (xy 75.193 26.436098)
+        (xy 75.447 26.436098)
+        (xy 75.449092 26.443907)
+        (xy 75.456902 26.446)
+        (xy 76.000598 26.446)
+        (xy 76.008407 26.443907)
+        (xy 76.0105 26.436098)
+        (xy 76.0105 25.983509)
+        (xy 76.010226 25.978983)
+        (xy 75.995906 25.86105)
+        (xy 75.993746 25.852287)
+        (xy 75.937511 25.704007)
+        (xy 75.933312 25.696006)
+        (xy 75.843226 25.565494)
+        (xy 75.837237 25.558734)
+        (xy 75.718531 25.45357)
+        (xy 75.711102 25.448442)
+        (xy 75.57068 25.374743)
+        (xy 75.562239 25.371542)
+        (xy 75.458113 25.345877)
+        (xy 75.449551 25.346395)
+        (xy 75.447 25.354584)
+        (xy 75.447 26.436098)
+        (xy 75.193 26.436098)
+        (xy 75.193 25.354584)
+        (xy 75.190448 25.346395)
+        (xy 75.181886 25.345877)
+        (xy 75.07776 25.371542)
+        (xy 75.069319 25.374743)
+        (xy 74.928897 25.448442)
+        (xy 74.921468 25.45357)
+        (xy 74.802762 25.558734)
+        (xy 74.796773 25.565494)
+        (xy 74.706687 25.696006)
+        (xy 74.702488 25.704007)
+        (xy 74.646253 25.852287)
+        (xy 74.644093 25.86105)
+        (xy 74.629773 25.978983)
+        (xy 74.6295 25.983509)
+        (xy 74.6295 26.436098)
+        (xy 74.313766 26.436098)
+        (xy 74.392698 26.333233)
+        (xy 74.450687 26.193236)
+        (xy 74.470466 26.043)
+        (xy 74.450687 25.892764)
+        (xy 74.392698 25.752767)
+        (xy 74.300451 25.632549)
+        (xy 74.180233 25.540302)
+        (xy 74.175688 25.538419)
+        (xy 74.175684 25.538417)
+        (xy 74.044784 25.484197)
+        (xy 74.040236 25.482313)
+        (xy 74.035357 25.48167)
+        (xy 74.035355 25.48167)
+        (xy 73.930153 25.46782)
+        (xy 73.930148 25.467819)
+        (xy 73.92772 25.4675)
+        (xy 73.85228 25.4675)
+        (xy 73.849852 25.467819)
+        (xy 73.849846 25.46782)
+        (xy 73.744644 25.48167)
+        (xy 73.74464 25.481671)
+        (xy 73.739764 25.482313)
+        (xy 73.735216 25.484196)
+        (xy 73.735215 25.484197)
+        (xy 73.604315 25.538417)
+        (xy 73.604307 25.538421)
+        (xy 73.599767 25.540302)
+        (xy 73.595862 25.543297)
+        (xy 73.595859 25.5433)
+        (xy 73.483455 25.629551)
+        (xy 73.483451 25.629554)
+        (xy 73.479549 25.632549)
+        (xy 73.476554 25.636451)
+        (xy 73.476551 25.636455)
+        (xy 73.3903 25.748859)
+        (xy 73.390297 25.748862)
+        (xy 73.387302 25.752767)
+        (xy 73.385421 25.757307)
+        (xy 73.385417 25.757315)
+        (xy 73.367732 25.800012)
+        (xy 73.329313 25.892764)
+        (xy 73.328671 25.89764)
+        (xy 73.32867 25.897644)
+        (xy 73.324559 25.928871)
+        (xy 73.309534 26.043)
+        (xy 71.317452 26.043)
+        (xy 71.329368 26.022917)
+        (xy 71.367437 25.978983)
+        (xy 71.414382 25.924806)
+        (xy 71.473608 25.795119)
+        (xy 71.493898 25.654)
+        (xy 71.473608 25.512881)
+        (xy 71.414382 25.383194)
+        (xy 71.404285 25.371542)
+        (xy 71.382046 25.345877)
+        (xy 71.321018 25.275447)
+        (xy 71.316496 25.272541)
+        (xy 71.316494 25.272539)
+        (xy 71.205602 25.201272)
+        (xy 71.205599 25.20127)
+        (xy 71.201081 25.198367)
+        (xy 71.195925 25.196853)
+        (xy 71.195923 25.196852)
+        (xy 71.069447 25.159715)
+        (xy 71.069442 25.159714)
+        (xy 71.064285 25.1582)
+        (xy 70.921715 25.1582)
+        (xy 70.916558 25.159714)
+        (xy 70.916552 25.159715)
+        (xy 70.790076 25.196852)
+        (xy 70.790071 25.196854)
+        (xy 70.784919 25.198367)
+        (xy 70.780403 25.201269)
+        (xy 70.780397 25.201272)
+        (xy 70.669505 25.272539)
+        (xy 70.669499 25.272543)
+        (xy 70.664982 25.275447)
+        (xy 70.661461 25.279509)
+        (xy 70.66146 25.279511)
+        (xy 70.57514 25.379128)
+        (xy 70.575136 25.379133)
+        (xy 70.571618 25.383194)
+        (xy 70.569385 25.388082)
+        (xy 70.569382 25.388088)
+        (xy 70.514626 25.507987)
+        (xy 70.514624 25.507993)
+        (xy 70.512392 25.512881)
+        (xy 70.511627 25.518195)
+        (xy 70.511626 25.518202)
+        (xy 70.492867 25.648679)
+        (xy 70.492102 25.654)
+        (xy 68.536911 25.654)
+        (xy 68.520451 25.632549)
+        (xy 68.400233 25.540302)
+        (xy 68.395688 25.538419)
+        (xy 68.395684 25.538417)
+        (xy 68.264784 25.484197)
+        (xy 68.260236 25.482313)
+        (xy 68.255357 25.48167)
+        (xy 68.255355 25.48167)
+        (xy 68.150153 25.46782)
+        (xy 68.150148 25.467819)
+        (xy 68.14772 25.4675)
+        (xy 68.07228 25.4675)
+        (xy 68.069852 25.467819)
+        (xy 68.069846 25.46782)
+        (xy 67.964644 25.48167)
+        (xy 67.96464 25.481671)
+        (xy 67.959764 25.482313)
+        (xy 67.955216 25.484196)
+        (xy 67.955215 25.484197)
+        (xy 67.824315 25.538417)
+        (xy 67.824307 25.538421)
+        (xy 67.819767 25.540302)
+        (xy 67.815862 25.543297)
+        (xy 67.815859 25.5433)
+        (xy 67.703455 25.629551)
+        (xy 67.703451 25.629554)
+        (xy 67.699549 25.632549)
+        (xy 67.696554 25.636451)
+        (xy 67.696551 25.636455)
+        (xy 67.6103 25.748859)
+        (xy 67.610297 25.748862)
+        (xy 67.607302 25.752767)
+        (xy 67.605421 25.757307)
+        (xy 67.605417 25.757315)
+        (xy 67.587732 25.800012)
+        (xy 67.549313 25.892764)
+        (xy 67.548671 25.89764)
+        (xy 67.54867 25.897644)
+        (xy 67.544559 25.928871)
+        (xy 67.529534 26.043)
+        (xy 67.3705 26.043)
+        (xy 67.3705 25.983509)
+        (xy 67.370226 25.978983)
+        (xy 67.355906 25.86105)
+        (xy 67.353746 25.852287)
+        (xy 67.297511 25.704007)
+        (xy 67.293312 25.696006)
+        (xy 67.203226 25.565494)
+        (xy 67.197237 25.558734)
+        (xy 67.078531 25.45357)
+        (xy 67.071102 25.448442)
+        (xy 66.93068 25.374743)
+        (xy 66.922239 25.371542)
+        (xy 66.818113 25.345877)
+        (xy 66.809551 25.346395)
+        (xy 66.807 25.354584)
+        (xy 66.807 26.436098)
+        (xy 66.553 26.436098)
+        (xy 66.553 25.354584)
+        (xy 66.550448 25.346395)
+        (xy 66.541886 25.345877)
+        (xy 66.43776 25.371542)
+        (xy 66.429319 25.374743)
+        (xy 66.288897 25.448442)
+        (xy 66.281468 25.45357)
+        (xy 66.162762 25.558734)
+        (xy 66.156773 25.565494)
+        (xy 66.066687 25.696006)
+        (xy 66.062488 25.704007)
+        (xy 66.006253 25.852287)
+        (xy 66.004093 25.86105)
+        (xy 65.989773 25.978983)
+        (xy 65.9895 25.983509)
+        (xy 65.9895 26.436098)
+        (xy 31.563902 26.436098)
+        (xy 32 26)
+        (xy 32 22.732491)
+        (xy 65.9895 22.732491)
+        (xy 65.989773 22.737016)
+        (xy 66.004093 22.854949)
+        (xy 66.006253 22.863712)
+        (xy 66.062488 23.011992)
+        (xy 66.066687 23.019993)
+        (xy 66.156773 23.150505)
+        (xy 66.162762 23.157265)
+        (xy 66.281468 23.262429)
+        (xy 66.288897 23.267557)
+        (xy 66.429319 23.341256)
+        (xy 66.43776 23.344457)
+        (xy 66.541886 23.370122)
+        (xy 66.550448 23.369604)
+        (xy 66.553 23.361416)
+        (xy 66.807 23.361416)
+        (xy 66.809551 23.369604)
+        (xy 66.818113 23.370122)
+        (xy 66.922239 23.344457)
+        (xy 66.93068 23.341256)
+        (xy 67.071102 23.267557)
+        (xy 67.078531 23.262429)
+        (xy 67.197237 23.157265)
+        (xy 67.203226 23.150505)
+        (xy 67.293312 23.019993)
+        (xy 67.297511 23.011992)
+        (xy 67.353746 22.863712)
+        (xy 67.355906 22.854949)
+        (xy 67.370226 22.737016)
+        (xy 67.3705 22.732491)
+        (xy 74.6295 22.732491)
+        (xy 74.629773 22.737016)
+        (xy 74.644093 22.854949)
+        (xy 74.646253 22.863712)
+        (xy 74.702488 23.011992)
+        (xy 74.706687 23.019993)
+        (xy 74.796773 23.150505)
+        (xy 74.802762 23.157265)
+        (xy 74.921468 23.262429)
+        (xy 74.928897 23.267557)
+        (xy 75.069319 23.341256)
+        (xy 75.07776 23.344457)
+        (xy 75.181886 23.370122)
+        (xy 75.190448 23.369604)
+        (xy 75.193 23.361416)
+        (xy 75.447 23.361416)
+        (xy 75.449551 23.369604)
+        (xy 75.458113 23.370122)
+        (xy 75.562239 23.344457)
+        (xy 75.57068 23.341256)
+        (xy 75.711102 23.267557)
+        (xy 75.718531 23.262429)
+        (xy 75.837237 23.157265)
+        (xy 75.843226 23.150505)
+        (xy 75.933312 23.019993)
+        (xy 75.937511 23.011992)
+        (xy 75.993746 22.863712)
+        (xy 75.995906 22.854949)
+        (xy 76.010226 22.737016)
+        (xy 76.0105 22.732491)
+        (xy 76.0105 22.529902)
+        (xy 76.008407 22.522092)
+        (xy 76.000598 22.52)
+        (xy 75.456902 22.52)
+        (xy 75.449092 22.522092)
+        (xy 75.447 22.529902)
+        (xy 75.447 23.361416)
+        (xy 75.193 23.361416)
+        (xy 75.193 22.529902)
+        (xy 75.190907 22.522092)
+        (xy 75.183098 22.52)
+        (xy 74.639402 22.52)
+        (xy 74.631592 22.522092)
+        (xy 74.6295 22.529902)
+        (xy 74.6295 22.732491)
+        (xy 67.3705 22.732491)
+        (xy 67.3705 22.529902)
+        (xy 67.368407 22.522092)
+        (xy 67.360598 22.52)
+        (xy 66.816902 22.52)
+        (xy 66.809092 22.522092)
+        (xy 66.807 22.529902)
+        (xy 66.807 23.361416)
+        (xy 66.553 23.361416)
+        (xy 66.553 22.529902)
+        (xy 66.550907 22.522092)
+        (xy 66.543098 22.52)
+        (xy 65.999402 22.52)
+        (xy 65.991592 22.522092)
+        (xy 65.9895 22.529902)
+        (xy 65.9895 22.732491)
+        (xy 32 22.732491)
+        (xy 32 22.256098)
+        (xy 65.9895 22.256098)
+        (xy 65.991592 22.263907)
+        (xy 65.999402 22.266)
+        (xy 66.543098 22.266)
+        (xy 66.550907 22.263907)
+        (xy 66.553 22.256098)
+        (xy 66.807 22.256098)
+        (xy 66.809092 22.263907)
+        (xy 66.816902 22.266)
+        (xy 67.360598 22.266)
+        (xy 67.368407 22.263907)
+        (xy 67.3705 22.256098)
+        (xy 74.6295 22.256098)
+        (xy 74.631592 22.263907)
+        (xy 74.639402 22.266)
+        (xy 75.183098 22.266)
+        (xy 75.190907 22.263907)
+        (xy 75.193 22.256098)
+        (xy 75.447 22.256098)
+        (xy 75.449092 22.263907)
+        (xy 75.456902 22.266)
+        (xy 76.000598 22.266)
+        (xy 76.008407 22.263907)
+        (xy 76.0105 22.256098)
+        (xy 76.0105 22.053509)
+        (xy 76.010226 22.048983)
+        (xy 75.995906 21.93105)
+        (xy 75.993746 21.922287)
+        (xy 75.937511 21.774007)
+        (xy 75.933312 21.766006)
+        (xy 75.843226 21.635494)
+        (xy 75.837237 21.628734)
+        (xy 75.718531 21.52357)
+        (xy 75.711102 21.518442)
+        (xy 75.57068 21.444743)
+        (xy 75.562239 21.441542)
+        (xy 75.458113 21.415877)
+        (xy 75.449551 21.416395)
+        (xy 75.447 21.424584)
+        (xy 75.447 22.256098)
+        (xy 75.193 22.256098)
+        (xy 75.193 21.424584)
+        (xy 75.190448 21.416395)
+        (xy 75.181886 21.415877)
+        (xy 75.07776 21.441542)
+        (xy 75.069319 21.444743)
+        (xy 74.928897 21.518442)
+        (xy 74.921468 21.52357)
+        (xy 74.802762 21.628734)
+        (xy 74.796773 21.635494)
+        (xy 74.706687 21.766006)
+        (xy 74.702488 21.774007)
+        (xy 74.646253 21.922287)
+        (xy 74.644093 21.93105)
+        (xy 74.629773 22.048983)
+        (xy 74.6295 22.053509)
+        (xy 74.6295 22.256098)
+        (xy 67.3705 22.256098)
+        (xy 67.3705 22.053509)
+        (xy 67.370226 22.048983)
+        (xy 67.355906 21.93105)
+        (xy 67.353746 21.922287)
+        (xy 67.297511 21.774007)
+        (xy 67.293312 21.766006)
+        (xy 67.203226 21.635494)
+        (xy 67.197237 21.628734)
+        (xy 67.078531 21.52357)
+        (xy 67.071102 21.518442)
+        (xy 66.93068 21.444743)
+        (xy 66.922239 21.441542)
+        (xy 66.818113 21.415877)
+        (xy 66.809551 21.416395)
+        (xy 66.807 21.424584)
+        (xy 66.807 22.256098)
+        (xy 66.553 22.256098)
+        (xy 66.553 21.424584)
+        (xy 66.550448 21.416395)
+        (xy 66.541886 21.415877)
+        (xy 66.43776 21.441542)
+        (xy 66.429319 21.444743)
+        (xy 66.288897 21.518442)
+        (xy 66.281468 21.52357)
+        (xy 66.162762 21.628734)
+        (xy 66.156773 21.635494)
+        (xy 66.066687 21.766006)
+        (xy 66.062488 21.774007)
+        (xy 66.006253 21.922287)
+        (xy 66.004093 21.93105)
+        (xy 65.989773 22.048983)
+        (xy 65.9895 22.053509)
+        (xy 65.9895 22.256098)
+        (xy 32 22.256098)
+        (xy 32 21.0752)
+        (xy 32.010075 21.0376)
+        (xy 32.0376 21.010075)
+        (xy 32.0752 21)
+        (xy 100.9248 21)
+      )
+    )
+  )
+  (zone (net 0) (net_name "") (layers "F&B.Cu") (tstamp 6acedb9f-666e-4893-8594-9bbe47bfec5d) (hatch edge 0.5)
+    (connect_pads (clearance 0))
+    (min_thickness 0.1524) (filled_areas_thickness no)
+    (keepout (tracks not_allowed) (vias not_allowed) (pads not_allowed) (copperpour not_allowed) (footprints allowed))
+    (fill (thermal_gap 0.1905) (thermal_bridge_width 0.254))
+    (polygon
+      (pts
+        (xy 23 19)
+        (xy 32 19)
+        (xy 32 26)
+        (xy 30 28)
+        (xy 23 28)
+      )
+    )
+  )
+  (zone (net 0) (net_name "") (layers "F&B.Cu") (tstamp 817b9244-c496-43c6-8f30-dd698056e9c7) (hatch edge 0.5)
+    (connect_pads (clearance 0))
+    (min_thickness 0.1524) (filled_areas_thickness no)
+    (keepout (tracks not_allowed) (vias not_allowed) (pads not_allowed) (copperpour not_allowed) (footprints allowed))
+    (fill (thermal_gap 0.1905) (thermal_bridge_width 0.254))
+    (polygon
+      (pts
+        (xy 23 121)
+        (xy 23 112)
+        (xy 30 112)
+        (xy 32 114)
+        (xy 32 121)
+      )
+    )
+  )
+  (group "" (id 16a80bc2-d73e-424b-b684-79add4460b36)
+    (members
+      3aa38677-8753-4adb-bb4d-40dffa0f9850
+      489a9bd5-2b9d-471f-928b-a88e3d1d73fe
+    )
+  )
+)
diff --git a/HW/taiko-io/new_io.kicad_pro b/HW/taiko-io/new_io.kicad_pro
new file mode 100644
index 0000000..ae28ca8
--- /dev/null
+++ b/HW/taiko-io/new_io.kicad_pro
@@ -0,0 +1,534 @@
+{
+  "board": {
+    "3dviewports": [],
+    "design_settings": {
+      "defaults": {
+        "board_outline_line_width": 0.09999999999999999,
+        "copper_line_width": 0.19999999999999998,
+        "copper_text_italic": false,
+        "copper_text_size_h": 1.5,
+        "copper_text_size_v": 1.5,
+        "copper_text_thickness": 0.3,
+        "copper_text_upright": false,
+        "courtyard_line_width": 0.049999999999999996,
+        "dimension_precision": 4,
+        "dimension_units": 3,
+        "dimensions": {
+          "arrow_length": 1270000,
+          "extension_offset": 500000,
+          "keep_text_aligned": true,
+          "suppress_zeroes": false,
+          "text_position": 0,
+          "units_format": 1
+        },
+        "fab_line_width": 0.09999999999999999,
+        "fab_text_italic": false,
+        "fab_text_size_h": 1.0,
+        "fab_text_size_v": 1.0,
+        "fab_text_thickness": 0.15,
+        "fab_text_upright": false,
+        "other_line_width": 0.15,
+        "other_text_italic": false,
+        "other_text_size_h": 1.0,
+        "other_text_size_v": 1.0,
+        "other_text_thickness": 0.15,
+        "other_text_upright": false,
+        "pads": {
+          "drill": 0.762,
+          "height": 1.524,
+          "width": 1.524
+        },
+        "silk_line_width": 0.15,
+        "silk_text_italic": false,
+        "silk_text_size_h": 1.0,
+        "silk_text_size_v": 1.0,
+        "silk_text_thickness": 0.15,
+        "silk_text_upright": false,
+        "zones": {
+          "45_degree_only": false,
+          "min_clearance": 0.1905
+        }
+      },
+      "diff_pair_dimensions": [
+        {
+          "gap": 0.0,
+          "via_gap": 0.0,
+          "width": 0.0
+        }
+      ],
+      "drc_exclusions": [],
+      "meta": {
+        "version": 2
+      },
+      "rule_severities": {
+        "annular_width": "error",
+        "clearance": "error",
+        "connection_width": "warning",
+        "copper_edge_clearance": "error",
+        "copper_sliver": "warning",
+        "courtyards_overlap": "error",
+        "diff_pair_gap_out_of_range": "error",
+        "diff_pair_uncoupled_length_too_long": "error",
+        "drill_out_of_range": "error",
+        "duplicate_footprints": "warning",
+        "extra_footprint": "warning",
+        "footprint": "error",
+        "footprint_type_mismatch": "error",
+        "hole_clearance": "error",
+        "hole_near_hole": "error",
+        "invalid_outline": "error",
+        "isolated_copper": "warning",
+        "item_on_disabled_layer": "error",
+        "items_not_allowed": "error",
+        "length_out_of_range": "error",
+        "lib_footprint_issues": "warning",
+        "lib_footprint_mismatch": "ignore",
+        "malformed_courtyard": "error",
+        "microvia_drill_out_of_range": "error",
+        "missing_courtyard": "ignore",
+        "missing_footprint": "warning",
+        "net_conflict": "warning",
+        "npth_inside_courtyard": "ignore",
+        "padstack": "error",
+        "pth_inside_courtyard": "ignore",
+        "shorting_items": "error",
+        "silk_edge_clearance": "ignore",
+        "silk_over_copper": "ignore",
+        "silk_overlap": "ignore",
+        "skew_out_of_range": "error",
+        "solder_mask_bridge": "error",
+        "starved_thermal": "error",
+        "text_height": "warning",
+        "text_thickness": "warning",
+        "through_hole_pad_without_hole": "error",
+        "too_many_vias": "error",
+        "track_dangling": "warning",
+        "track_width": "error",
+        "tracks_crossing": "error",
+        "unconnected_items": "error",
+        "unresolved_variable": "error",
+        "via_dangling": "warning",
+        "zones_intersect": "error"
+      },
+      "rules": {
+        "allow_blind_buried_vias": false,
+        "allow_microvias": false,
+        "max_error": 0.005,
+        "min_clearance": 0.0,
+        "min_connection": 0.0,
+        "min_copper_edge_clearance": 0.0,
+        "min_hole_clearance": 0.25,
+        "min_hole_to_hole": 0.25,
+        "min_microvia_diameter": 0.19999999999999998,
+        "min_microvia_drill": 0.09999999999999999,
+        "min_resolved_spokes": 2,
+        "min_silk_clearance": 0.0,
+        "min_text_height": 0.7999999999999999,
+        "min_text_thickness": 0.08,
+        "min_through_hole_diameter": 0.3,
+        "min_track_width": 0.19999999999999998,
+        "min_via_annular_width": 0.049999999999999996,
+        "min_via_diameter": 0.39999999999999997,
+        "solder_mask_clearance": 0.0,
+        "solder_mask_min_width": 0.0,
+        "solder_mask_to_copper_clearance": 0.0,
+        "use_height_for_length_calcs": true
+      },
+      "teardrop_options": [
+        {
+          "td_allow_use_two_tracks": true,
+          "td_curve_segcount": 5,
+          "td_on_pad_in_zone": false,
+          "td_onpadsmd": true,
+          "td_onroundshapesonly": false,
+          "td_ontrackend": false,
+          "td_onviapad": true
+        }
+      ],
+      "teardrop_parameters": [
+        {
+          "td_curve_segcount": 0,
+          "td_height_ratio": 1.0,
+          "td_length_ratio": 0.5,
+          "td_maxheight": 2.0,
+          "td_maxlen": 1.0,
+          "td_target_name": "td_round_shape",
+          "td_width_to_size_filter_ratio": 0.9
+        },
+        {
+          "td_curve_segcount": 0,
+          "td_height_ratio": 1.0,
+          "td_length_ratio": 0.5,
+          "td_maxheight": 2.0,
+          "td_maxlen": 1.0,
+          "td_target_name": "td_rect_shape",
+          "td_width_to_size_filter_ratio": 0.9
+        },
+        {
+          "td_curve_segcount": 0,
+          "td_height_ratio": 1.0,
+          "td_length_ratio": 0.5,
+          "td_maxheight": 2.0,
+          "td_maxlen": 1.0,
+          "td_target_name": "td_track_end",
+          "td_width_to_size_filter_ratio": 0.9
+        }
+      ],
+      "track_widths": [
+        0.0,
+        0.254,
+        0.381,
+        0.508,
+        0.762,
+        1.016,
+        1.27
+      ],
+      "via_dimensions": [
+        {
+          "diameter": 0.0,
+          "drill": 0.0
+        },
+        {
+          "diameter": 0.6096,
+          "drill": 0.3048
+        },
+        {
+          "diameter": 0.8128,
+          "drill": 0.4064
+        }
+      ],
+      "zones_allow_external_fillets": false,
+      "zones_use_no_outline": true
+    },
+    "layer_presets": [],
+    "viewports": []
+  },
+  "boards": [],
+  "cvpcb": {
+    "equivalence_files": []
+  },
+  "erc": {
+    "erc_exclusions": [],
+    "meta": {
+      "version": 0
+    },
+    "pin_map": [
+      [
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        1,
+        0,
+        0,
+        0,
+        0,
+        2
+      ],
+      [
+        0,
+        2,
+        0,
+        1,
+        0,
+        0,
+        1,
+        0,
+        2,
+        2,
+        2,
+        2
+      ],
+      [
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        1,
+        0,
+        1,
+        0,
+        1,
+        2
+      ],
+      [
+        0,
+        1,
+        0,
+        0,
+        0,
+        0,
+        1,
+        1,
+        2,
+        1,
+        1,
+        2
+      ],
+      [
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        1,
+        0,
+        0,
+        0,
+        0,
+        2
+      ],
+      [
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        2
+      ],
+      [
+        1,
+        1,
+        1,
+        1,
+        1,
+        0,
+        1,
+        1,
+        1,
+        1,
+        1,
+        2
+      ],
+      [
+        0,
+        0,
+        0,
+        1,
+        0,
+        0,
+        1,
+        0,
+        0,
+        0,
+        0,
+        2
+      ],
+      [
+        0,
+        2,
+        1,
+        2,
+        0,
+        0,
+        1,
+        0,
+        2,
+        2,
+        2,
+        2
+      ],
+      [
+        0,
+        2,
+        0,
+        1,
+        0,
+        0,
+        1,
+        0,
+        2,
+        0,
+        0,
+        2
+      ],
+      [
+        0,
+        2,
+        1,
+        1,
+        0,
+        0,
+        1,
+        0,
+        2,
+        0,
+        0,
+        2
+      ],
+      [
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2
+      ]
+    ],
+    "rule_severities": {
+      "bus_definition_conflict": "error",
+      "bus_entry_needed": "error",
+      "bus_to_bus_conflict": "error",
+      "bus_to_net_conflict": "error",
+      "conflicting_netclasses": "error",
+      "different_unit_footprint": "error",
+      "different_unit_net": "error",
+      "duplicate_reference": "error",
+      "duplicate_sheet_names": "error",
+      "endpoint_off_grid": "warning",
+      "extra_units": "error",
+      "global_label_dangling": "warning",
+      "hier_label_mismatch": "error",
+      "label_dangling": "error",
+      "lib_symbol_issues": "warning",
+      "missing_bidi_pin": "warning",
+      "missing_input_pin": "warning",
+      "missing_power_pin": "error",
+      "missing_unit": "warning",
+      "multiple_net_names": "warning",
+      "net_not_bus_member": "warning",
+      "no_connect_connected": "warning",
+      "no_connect_dangling": "warning",
+      "pin_not_connected": "error",
+      "pin_not_driven": "error",
+      "pin_to_pin": "warning",
+      "power_pin_not_driven": "ignore",
+      "similar_labels": "warning",
+      "simulation_model_issue": "error",
+      "unannotated": "error",
+      "unit_value_mismatch": "error",
+      "unresolved_variable": "error",
+      "wire_dangling": "error"
+    }
+  },
+  "libraries": {
+    "pinned_footprint_libs": [],
+    "pinned_symbol_libs": []
+  },
+  "meta": {
+    "filename": "new_io.kicad_pro",
+    "version": 1
+  },
+  "net_settings": {
+    "classes": [
+      {
+        "bus_width": 12,
+        "clearance": 0.1778,
+        "diff_pair_gap": 0.25,
+        "diff_pair_via_gap": 0.25,
+        "diff_pair_width": 0.2,
+        "line_style": 0,
+        "microvia_diameter": 0.3,
+        "microvia_drill": 0.1,
+        "name": "Default",
+        "pcb_color": "rgba(0, 0, 0, 0.000)",
+        "schematic_color": "rgba(0, 0, 0, 0.000)",
+        "track_width": 0.254,
+        "via_diameter": 0.6096,
+        "via_drill": 0.3048,
+        "wire_width": 6
+      }
+    ],
+    "meta": {
+      "version": 3
+    },
+    "net_colors": null,
+    "netclass_assignments": null,
+    "netclass_patterns": []
+  },
+  "pcbnew": {
+    "last_paths": {
+      "gencad": "",
+      "idf": "",
+      "netlist": "",
+      "specctra_dsn": "",
+      "step": "",
+      "vrml": ""
+    },
+    "page_layout_descr_file": ""
+  },
+  "schematic": {
+    "annotate_start_num": 0,
+    "drawing": {
+      "dashed_lines_dash_length_ratio": 12.0,
+      "dashed_lines_gap_length_ratio": 3.0,
+      "default_line_thickness": 6.0,
+      "default_text_size": 50.0,
+      "field_names": [],
+      "intersheets_ref_own_page": false,
+      "intersheets_ref_prefix": "",
+      "intersheets_ref_short": false,
+      "intersheets_ref_show": false,
+      "intersheets_ref_suffix": "",
+      "junction_size_choice": 3,
+      "label_size_ratio": 0.375,
+      "pin_symbol_size": 25.0,
+      "text_offset_ratio": 0.15
+    },
+    "legacy_lib_dir": "",
+    "legacy_lib_list": [],
+    "meta": {
+      "version": 1
+    },
+    "net_format_name": "",
+    "ngspice": {
+      "fix_include_paths": true,
+      "fix_passive_vals": false,
+      "meta": {
+        "version": 0
+      },
+      "model_mode": 0,
+      "workbook_filename": ""
+    },
+    "page_layout_descr_file": "",
+    "plot_directory": "",
+    "spice_adjust_passive_values": false,
+    "spice_current_sheet_as_root": false,
+    "spice_external_command": "spice \"%I\"",
+    "spice_model_current_sheet_as_root": true,
+    "spice_save_all_currents": false,
+    "spice_save_all_voltages": false,
+    "subpart_first_id": 65,
+    "subpart_id_separator": 0
+  },
+  "sheets": [
+    [
+      "a6aa5d11-2e46-4aee-ad99-9b7d46a989c1",
+      ""
+    ],
+    [
+      "9756da76-9072-42c4-9684-c484c3c1a68e",
+      "frontend"
+    ],
+    [
+      "8c28bde5-632b-4f6a-a03f-bbd7b805253a",
+      "interface"
+    ],
+    [
+      "59322ffe-8759-4986-b2b5-dae42374a58a",
+      "smapling"
+    ],
+    [
+      "0acd3522-6a68-4f9a-ae0a-d0189b3bb895",
+      "usb mcu"
+    ]
+  ],
+  "text_variables": {}
+}
diff --git a/HW/taiko-io/new_io.kicad_sch b/HW/taiko-io/new_io.kicad_sch
new file mode 100644
index 0000000..c48b2f1
--- /dev/null
+++ b/HW/taiko-io/new_io.kicad_sch
@@ -0,0 +1,851 @@
+(kicad_sch (version 20230121) (generator eeschema)
+
+  (uuid a6aa5d11-2e46-4aee-ad99-9b7d46a989c1)
+
+  (paper "A4")
+
+  (lib_symbols
+  )
+
+  (junction (at 114.3 38.1) (diameter 0) (color 0 0 0 0)
+    (uuid 273588b8-6d27-4eb5-9b1c-cebad119db23)
+  )
+  (junction (at 124.46 48.26) (diameter 0) (color 0 0 0 0)
+    (uuid 32d53876-4f70-45ab-8bf0-faccf109f555)
+  )
+  (junction (at 127 50.8) (diameter 0) (color 0 0 0 0)
+    (uuid 4f9d26a3-c62e-4a2c-8e4b-b3995207738c)
+  )
+  (junction (at 132.08 55.88) (diameter 0) (color 0 0 0 0)
+    (uuid 5f1b8d9b-156c-4a6c-afba-b75d0ef6c40a)
+  )
+  (junction (at 119.38 43.18) (diameter 0) (color 0 0 0 0)
+    (uuid 6356853c-0e06-4d4a-9b3e-d0ed5d598ab3)
+  )
+  (junction (at 116.84 40.64) (diameter 0) (color 0 0 0 0)
+    (uuid 9a6f8108-8020-4fe9-b556-142e1d5547d6)
+  )
+  (junction (at 121.92 45.72) (diameter 0) (color 0 0 0 0)
+    (uuid dfbb69d5-2454-4032-b1a5-08a3aa941b5d)
+  )
+  (junction (at 129.54 53.34) (diameter 0) (color 0 0 0 0)
+    (uuid fbfd863c-a85a-478f-b15e-f37961a5beb9)
+  )
+
+  (wire (pts (xy 81.28 40.64) (xy 86.36 40.64))
+    (stroke (width 0) (type default))
+    (uuid 020378ce-73ff-4975-811f-fea3307e4bc4)
+  )
+  (wire (pts (xy 52.07 45.72) (xy 57.15 45.72))
+    (stroke (width 0) (type default))
+    (uuid 026925b2-bbfa-4dd0-93b5-ad7ec6836f3b)
+  )
+  (wire (pts (xy 181.61 128.27) (xy 52.07 128.27))
+    (stroke (width 0) (type default))
+    (uuid 027d829d-8f05-4622-aef3-8c5f462cc13e)
+  )
+  (wire (pts (xy 129.54 53.34) (xy 134.62 53.34))
+    (stroke (width 0) (type default))
+    (uuid 0c0717c7-8ba9-44ee-9816-8d46f1477f4f)
+  )
+  (wire (pts (xy 129.54 53.34) (xy 129.54 93.98))
+    (stroke (width 0) (type default))
+    (uuid 0da18e49-f073-4237-b755-c1417edb69bb)
+  )
+  (wire (pts (xy 52.07 50.8) (xy 57.15 50.8))
+    (stroke (width 0) (type default))
+    (uuid 1663962b-a001-4203-9b6d-917ea15f7350)
+  )
+  (wire (pts (xy 179.07 48.26) (xy 162.56 48.26))
+    (stroke (width 0) (type default))
+    (uuid 1a6e4907-adeb-4034-ae37-a20dfad043d1)
+  )
+  (wire (pts (xy 81.28 38.1) (xy 86.36 38.1))
+    (stroke (width 0) (type default))
+    (uuid 246d71d4-2a23-49ee-8291-b6db49527216)
+  )
+  (wire (pts (xy 52.07 91.44) (xy 127 91.44))
+    (stroke (width 0) (type default))
+    (uuid 2cba17a4-e2a6-43b4-b726-160f7e8bf7fd)
+  )
+  (wire (pts (xy 52.07 43.18) (xy 57.15 43.18))
+    (stroke (width 0) (type default))
+    (uuid 2cf1de0d-63c9-4208-8a80-f67adca0ecd2)
+  )
+  (wire (pts (xy 111.76 43.18) (xy 119.38 43.18))
+    (stroke (width 0) (type default))
+    (uuid 2f215445-d3fb-43a6-b9ad-1212b43ee252)
+  )
+  (wire (pts (xy 52.07 68.58) (xy 95.25 68.58))
+    (stroke (width 0) (type default))
+    (uuid 31143b18-765b-4e9d-aa48-002040218960)
+  )
+  (wire (pts (xy 81.28 45.72) (xy 86.36 45.72))
+    (stroke (width 0) (type default))
+    (uuid 34253dd4-7751-4a13-b137-e2a0b470a6e6)
+  )
+  (wire (pts (xy 153.67 107.95) (xy 52.07 107.95))
+    (stroke (width 0) (type default))
+    (uuid 37722ab9-5bb7-410c-b388-6270f7deedad)
+  )
+  (wire (pts (xy 100.33 35.56) (xy 100.33 27.94))
+    (stroke (width 0) (type default))
+    (uuid 3a6b5641-75e1-4b08-8ca0-1dac1e472638)
+  )
+  (wire (pts (xy 52.07 115.57) (xy 168.91 115.57))
+    (stroke (width 0) (type default))
+    (uuid 3b741d3a-0c8c-4b0a-84ee-eb5685963110)
+  )
+  (wire (pts (xy 151.13 58.42) (xy 151.13 105.41))
+    (stroke (width 0) (type default))
+    (uuid 3bf857d2-5fb9-4fc6-92f5-b05d58da6f49)
+  )
+  (wire (pts (xy 52.07 63.5) (xy 143.51 63.5))
+    (stroke (width 0) (type default))
+    (uuid 3e891bb5-575d-4335-b1f2-283f82b6ffa1)
+  )
+  (wire (pts (xy 148.59 102.87) (xy 52.07 102.87))
+    (stroke (width 0) (type default))
+    (uuid 4296cc50-45d2-49be-84b1-2b10a6dcdfc3)
+  )
+  (wire (pts (xy 184.15 53.34) (xy 162.56 53.34))
+    (stroke (width 0) (type default))
+    (uuid 43c99c0b-7bb7-4b61-bf61-381a831edb4d)
+  )
+  (wire (pts (xy 52.07 71.12) (xy 97.79 71.12))
+    (stroke (width 0) (type default))
+    (uuid 44c6880d-f059-461a-9f28-341a892cac93)
+  )
+  (wire (pts (xy 132.08 96.52) (xy 132.08 55.88))
+    (stroke (width 0) (type default))
+    (uuid 45d702c1-7cd5-4e6c-9ae7-8dd7d33abb92)
+  )
+  (wire (pts (xy 181.61 50.8) (xy 181.61 128.27))
+    (stroke (width 0) (type default))
+    (uuid 46403b5c-1bba-4b37-8c57-38f253e5f0c2)
+  )
+  (wire (pts (xy 52.07 55.88) (xy 57.15 55.88))
+    (stroke (width 0) (type default))
+    (uuid 46958d95-e0d9-4c43-9b20-22a217e12185)
+  )
+  (wire (pts (xy 111.76 48.26) (xy 124.46 48.26))
+    (stroke (width 0) (type default))
+    (uuid 47a96ec5-4c75-4a5c-b907-84efeab1dd8a)
+  )
+  (wire (pts (xy 52.07 88.9) (xy 124.46 88.9))
+    (stroke (width 0) (type default))
+    (uuid 4913b3e4-c66d-48a2-891f-4f5a59d462da)
+  )
+  (wire (pts (xy 173.99 43.18) (xy 162.56 43.18))
+    (stroke (width 0) (type default))
+    (uuid 4b0da5b9-49b1-4ae8-bad8-1b7fff22f8da)
+  )
+  (wire (pts (xy 116.84 40.64) (xy 134.62 40.64))
+    (stroke (width 0) (type default))
+    (uuid 4dc5433c-e471-4412-9dd3-2f1440c0885d)
+  )
+  (wire (pts (xy 81.28 50.8) (xy 86.36 50.8))
+    (stroke (width 0) (type default))
+    (uuid 4f08b257-7e71-4d86-896a-2f896f473c24)
+  )
+  (wire (pts (xy 52.07 40.64) (xy 57.15 40.64))
+    (stroke (width 0) (type default))
+    (uuid 4f5fd58b-5d6a-49e7-808f-7955b3f21c30)
+  )
+  (wire (pts (xy 168.91 38.1) (xy 162.56 38.1))
+    (stroke (width 0) (type default))
+    (uuid 51d3951c-9b77-46be-bf10-51dbf8e4a6df)
+  )
+  (wire (pts (xy 81.28 55.88) (xy 86.36 55.88))
+    (stroke (width 0) (type default))
+    (uuid 53f5056e-9c98-4757-8302-bf85dd92a71f)
+  )
+  (wire (pts (xy 81.28 43.18) (xy 86.36 43.18))
+    (stroke (width 0) (type default))
+    (uuid 57b665d1-cb77-4e48-8059-2a6455c0d103)
+  )
+  (wire (pts (xy 52.07 130.81) (xy 184.15 130.81))
+    (stroke (width 0) (type default))
+    (uuid 61954140-9aa8-4476-807e-5c37fb1b4ae1)
+  )
+  (wire (pts (xy 184.15 130.81) (xy 184.15 53.34))
+    (stroke (width 0) (type default))
+    (uuid 65b70e19-56b4-47bb-add5-ff2ac522ea2d)
+  )
+  (wire (pts (xy 186.69 55.88) (xy 186.69 133.35))
+    (stroke (width 0) (type default))
+    (uuid 68398cc8-592b-4859-9bec-f65c04ed7c56)
+  )
+  (wire (pts (xy 81.28 53.34) (xy 86.36 53.34))
+    (stroke (width 0) (type default))
+    (uuid 6a3dfa27-87ca-47ff-ae65-b7364e31da6a)
+  )
+  (wire (pts (xy 152.4 27.94) (xy 152.4 35.56))
+    (stroke (width 0) (type default))
+    (uuid 6e8d2858-7c3d-4b13-94a6-db6f1aafa328)
+  )
+  (wire (pts (xy 171.45 40.64) (xy 171.45 118.11))
+    (stroke (width 0) (type default))
+    (uuid 6e9a3642-e5e1-42b2-8d19-b4d0e1c8870b)
+  )
+  (wire (pts (xy 111.76 50.8) (xy 127 50.8))
+    (stroke (width 0) (type default))
+    (uuid 6f325c82-8405-4084-a64c-ad2d321f1739)
+  )
+  (wire (pts (xy 52.07 120.65) (xy 173.99 120.65))
+    (stroke (width 0) (type default))
+    (uuid 7033328b-c0cf-484a-a8d3-6faa488dce5b)
+  )
+  (wire (pts (xy 52.07 66.04) (xy 146.05 66.04))
+    (stroke (width 0) (type default))
+    (uuid 709e3c68-9e08-4c4c-b28b-d7efc880a215)
+  )
+  (wire (pts (xy 186.69 133.35) (xy 52.07 133.35))
+    (stroke (width 0) (type default))
+    (uuid 71717f96-a092-419d-87c5-f9674cea11b3)
+  )
+  (wire (pts (xy 173.99 120.65) (xy 173.99 43.18))
+    (stroke (width 0) (type default))
+    (uuid 755c1e0f-0b4c-4473-bebb-95d1eaad45d2)
+  )
+  (wire (pts (xy 102.87 35.56) (xy 102.87 30.48))
+    (stroke (width 0) (type default))
+    (uuid 7647fa8c-43a2-4ee2-a056-4093697a0f10)
+  )
+  (wire (pts (xy 162.56 50.8) (xy 181.61 50.8))
+    (stroke (width 0) (type default))
+    (uuid 765ecaf3-ecad-43a6-9a89-32ea733e4b6d)
+  )
+  (wire (pts (xy 121.92 86.36) (xy 121.92 45.72))
+    (stroke (width 0) (type default))
+    (uuid 7c8db778-fcaa-4d44-9870-1d708cae90c6)
+  )
+  (wire (pts (xy 52.07 125.73) (xy 179.07 125.73))
+    (stroke (width 0) (type default))
+    (uuid 7ccfc864-8553-4c69-b242-993c824f7a09)
+  )
+  (wire (pts (xy 168.91 115.57) (xy 168.91 38.1))
+    (stroke (width 0) (type default))
+    (uuid 7db5e570-5e73-457a-9497-a40c721be3bb)
+  )
+  (wire (pts (xy 151.13 105.41) (xy 52.07 105.41))
+    (stroke (width 0) (type default))
+    (uuid 80f5e008-a589-446b-b6a3-c55a94f30c1a)
+  )
+  (wire (pts (xy 162.56 40.64) (xy 171.45 40.64))
+    (stroke (width 0) (type default))
+    (uuid 86c7334a-bf5f-4e4f-94b2-eba1a2aab67e)
+  )
+  (wire (pts (xy 143.51 58.42) (xy 143.51 63.5))
+    (stroke (width 0) (type default))
+    (uuid 8acc28fd-8dbf-4133-a001-97f86851727b)
+  )
+  (wire (pts (xy 52.07 86.36) (xy 121.92 86.36))
+    (stroke (width 0) (type default))
+    (uuid 8b7ee522-093a-4c76-a54a-ae20c284842c)
+  )
+  (wire (pts (xy 52.07 93.98) (xy 129.54 93.98))
+    (stroke (width 0) (type default))
+    (uuid 8f9e9180-c14a-41b4-bebd-2ab5508ef446)
+  )
+  (wire (pts (xy 124.46 48.26) (xy 134.62 48.26))
+    (stroke (width 0) (type default))
+    (uuid 90b70166-43f2-4a72-8279-eaa963b2ecb1)
+  )
+  (wire (pts (xy 52.07 81.28) (xy 116.84 81.28))
+    (stroke (width 0) (type default))
+    (uuid 91012a7b-95bb-43ef-b026-c71edf7de798)
+  )
+  (wire (pts (xy 52.07 118.11) (xy 171.45 118.11))
+    (stroke (width 0) (type default))
+    (uuid 911e29e0-86aa-4c54-a842-71c7e0783eea)
+  )
+  (wire (pts (xy 102.87 30.48) (xy 149.86 30.48))
+    (stroke (width 0) (type default))
+    (uuid 9128752e-e918-4831-b8f0-789a794b4a72)
+  )
+  (wire (pts (xy 52.07 83.82) (xy 119.38 83.82))
+    (stroke (width 0) (type default))
+    (uuid 926fb359-6aac-42f9-833b-9ebf1e6af396)
+  )
+  (wire (pts (xy 111.76 40.64) (xy 116.84 40.64))
+    (stroke (width 0) (type default))
+    (uuid 94e172b2-1ff6-4036-b8cb-3d3b55fd2c97)
+  )
+  (wire (pts (xy 127 50.8) (xy 134.62 50.8))
+    (stroke (width 0) (type default))
+    (uuid 97b34cbb-7586-49b8-a41f-7ca3497f0928)
+  )
+  (wire (pts (xy 52.07 38.1) (xy 57.15 38.1))
+    (stroke (width 0) (type default))
+    (uuid 97ec201c-c5a5-4fa2-83dd-a2fdf713c07b)
+  )
+  (wire (pts (xy 162.56 45.72) (xy 176.53 45.72))
+    (stroke (width 0) (type default))
+    (uuid 98837ad7-2a6d-4fd6-b131-192af3116d84)
+  )
+  (wire (pts (xy 176.53 123.19) (xy 52.07 123.19))
+    (stroke (width 0) (type default))
+    (uuid 98a1f4b3-7f42-4857-9a88-198426dd3fb6)
+  )
+  (wire (pts (xy 114.3 38.1) (xy 134.62 38.1))
+    (stroke (width 0) (type default))
+    (uuid 9997e77b-775e-4d4d-b7a7-6c82b6d88704)
+  )
+  (wire (pts (xy 111.76 38.1) (xy 114.3 38.1))
+    (stroke (width 0) (type default))
+    (uuid a40b32d2-4e53-4a34-9571-11f8477bed02)
+  )
+  (wire (pts (xy 52.07 53.34) (xy 57.15 53.34))
+    (stroke (width 0) (type default))
+    (uuid a89d4576-ec20-46c7-9254-1fc932cf24a8)
+  )
+  (wire (pts (xy 95.25 58.42) (xy 95.25 68.58))
+    (stroke (width 0) (type default))
+    (uuid a98a95d3-116e-43fe-9742-593d8b8ea781)
+  )
+  (wire (pts (xy 121.92 45.72) (xy 134.62 45.72))
+    (stroke (width 0) (type default))
+    (uuid aa69fb69-51b3-4a63-84c0-7ccfaed23dab)
+  )
+  (wire (pts (xy 132.08 55.88) (xy 134.62 55.88))
+    (stroke (width 0) (type default))
+    (uuid aec5ffdc-4ac1-46e4-aaab-99558957c1cb)
+  )
+  (wire (pts (xy 176.53 45.72) (xy 176.53 123.19))
+    (stroke (width 0) (type default))
+    (uuid b219107d-076f-4937-a4e5-5cc4f25e223d)
+  )
+  (wire (pts (xy 116.84 81.28) (xy 116.84 40.64))
+    (stroke (width 0) (type default))
+    (uuid b45eb404-cb7d-4b33-8671-3f858139fcc4)
+  )
+  (wire (pts (xy 52.07 78.74) (xy 114.3 78.74))
+    (stroke (width 0) (type default))
+    (uuid b6176568-ad90-4616-b6e0-2aeab2fb0283)
+  )
+  (wire (pts (xy 127 91.44) (xy 127 50.8))
+    (stroke (width 0) (type default))
+    (uuid bc9669fe-b914-4321-bdc9-017a2b6b6032)
+  )
+  (wire (pts (xy 111.76 45.72) (xy 121.92 45.72))
+    (stroke (width 0) (type default))
+    (uuid bf4ab202-9124-43f7-b32a-77a6a6829ab8)
+  )
+  (wire (pts (xy 124.46 88.9) (xy 124.46 48.26))
+    (stroke (width 0) (type default))
+    (uuid c43c2d41-63cf-43ec-b5ac-8ec4a077ca95)
+  )
+  (wire (pts (xy 146.05 58.42) (xy 146.05 66.04))
+    (stroke (width 0) (type default))
+    (uuid c4d02230-ba8d-4367-a6ea-0085c2e797f7)
+  )
+  (wire (pts (xy 97.79 58.42) (xy 97.79 71.12))
+    (stroke (width 0) (type default))
+    (uuid c8c02ebd-4682-4e0f-a33a-34a0dda03b60)
+  )
+  (wire (pts (xy 111.76 55.88) (xy 132.08 55.88))
+    (stroke (width 0) (type default))
+    (uuid ccd3e8f8-fd19-45fb-abb5-10b3e65fd122)
+  )
+  (wire (pts (xy 114.3 78.74) (xy 114.3 38.1))
+    (stroke (width 0) (type default))
+    (uuid cfc15ae8-2116-4f85-9d53-51992fb28a3f)
+  )
+  (wire (pts (xy 101.6 100.33) (xy 52.07 100.33))
+    (stroke (width 0) (type default))
+    (uuid dbd33cdd-836a-4f6b-86d5-87ae9967c864)
+  )
+  (wire (pts (xy 179.07 125.73) (xy 179.07 48.26))
+    (stroke (width 0) (type default))
+    (uuid e545fbb4-45ef-4d09-b01e-63540efd7747)
+  )
+  (wire (pts (xy 100.33 27.94) (xy 152.4 27.94))
+    (stroke (width 0) (type default))
+    (uuid e5ef2e1f-87f6-426b-8df5-b3cbeb036947)
+  )
+  (wire (pts (xy 81.28 48.26) (xy 86.36 48.26))
+    (stroke (width 0) (type default))
+    (uuid e76c8f82-4217-4ea8-8d48-822751438e13)
+  )
+  (wire (pts (xy 52.07 96.52) (xy 132.08 96.52))
+    (stroke (width 0) (type default))
+    (uuid e9decad4-e946-4d85-ad30-db8bbbdf71a7)
+  )
+  (wire (pts (xy 149.86 30.48) (xy 149.86 35.56))
+    (stroke (width 0) (type default))
+    (uuid ebcf8900-7116-45df-9988-ac50e39745e6)
+  )
+  (wire (pts (xy 119.38 83.82) (xy 119.38 43.18))
+    (stroke (width 0) (type default))
+    (uuid ec3af6a8-7096-4e46-9ded-967dc637a7f2)
+  )
+  (wire (pts (xy 162.56 55.88) (xy 186.69 55.88))
+    (stroke (width 0) (type default))
+    (uuid f01fdc39-5de5-443a-b2f8-eb67d2674aa5)
+  )
+  (wire (pts (xy 119.38 43.18) (xy 134.62 43.18))
+    (stroke (width 0) (type default))
+    (uuid f1eb024d-e7f7-4ceb-a867-5bbee58bccbe)
+  )
+  (wire (pts (xy 153.67 58.42) (xy 153.67 107.95))
+    (stroke (width 0) (type default))
+    (uuid f311f8f5-483b-430d-bf87-625e2c9ae6ea)
+  )
+  (wire (pts (xy 52.07 48.26) (xy 57.15 48.26))
+    (stroke (width 0) (type default))
+    (uuid f5ba42fb-549e-4b57-b45f-a083d525c752)
+  )
+  (wire (pts (xy 148.59 58.42) (xy 148.59 102.87))
+    (stroke (width 0) (type default))
+    (uuid f708a443-11ef-494c-8374-d57cb916598d)
+  )
+  (wire (pts (xy 101.6 58.42) (xy 101.6 100.33))
+    (stroke (width 0) (type default))
+    (uuid f8834582-db32-4256-96b9-74f35d3c1cf9)
+  )
+  (wire (pts (xy 111.76 53.34) (xy 129.54 53.34))
+    (stroke (width 0) (type default))
+    (uuid fbb397c3-223b-4d4f-b008-6ab4d2474431)
+  )
+
+  (sheet (at 134.62 35.56) (size 27.94 22.86)
+    (stroke (width 0.1524) (type solid))
+    (fill (color 240 240 240 1.0000))
+    (uuid 0acd3522-6a68-4f9a-ae0a-d0189b3bb895)
+    (property "Sheetname" "usb mcu" (at 134.62 35.56 0)
+      (effects (font (size 1.27 1.27)) (justify left bottom))
+    )
+    (property "Sheetfile" "usb_mcu.kicad_sch" (at 134.62 59.0046 0)
+      (effects (font (size 1.27 1.27)) (justify left top) hide)
+    )
+    (pin "IN1" input (at 134.62 38.1 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid 2b87e51c-1772-4278-bf56-9f0131eeb9be)
+    )
+    (pin "IN2" input (at 134.62 40.64 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid 3f173942-bda7-4409-95dd-e2b6bb9ab7ab)
+    )
+    (pin "IN3" input (at 134.62 43.18 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid 819f165d-65fb-4ec0-8081-a640f570f65d)
+    )
+    (pin "IN4" input (at 134.62 45.72 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid b20d563b-f2be-4861-8001-826ed0469b9f)
+    )
+    (pin "IN5" input (at 134.62 48.26 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid f56f5a09-4a69-45e4-bc92-0247c66b8392)
+    )
+    (pin "IN6" input (at 134.62 50.8 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid 979d3417-0a35-48e5-85c0-48efe0ce2b58)
+    )
+    (pin "IN7" input (at 134.62 53.34 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid 273746ce-450b-445e-8700-d734ef14d04a)
+    )
+    (pin "IN8" input (at 134.62 55.88 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid 5c45d5f7-2a23-4409-bd31-ed86d865d6dd)
+    )
+    (pin "DIN1" input (at 162.56 38.1 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 6c2ce73c-b45f-4ebc-b43a-a12dbf9e2998)
+    )
+    (pin "DIN8" input (at 162.56 55.88 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 75098abc-1e70-45fc-886b-77b10e0dbb75)
+    )
+    (pin "DIN7" input (at 162.56 53.34 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 23d10448-fe0b-4111-b490-60d570fdd529)
+    )
+    (pin "DIN5" input (at 162.56 48.26 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 25293715-a5b7-4079-9cb0-f7401bd583bf)
+    )
+    (pin "DIN3" input (at 162.56 43.18 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid a59ee6db-9ccb-4837-bb0a-8004699dfbbb)
+    )
+    (pin "DIN2" input (at 162.56 40.64 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid f1598b97-74c1-4e5b-aca1-71473ebeda43)
+    )
+    (pin "DIN6" input (at 162.56 50.8 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid e86a7eb1-9cb3-43c7-9ff0-e07b538f7e22)
+    )
+    (pin "DIN4" input (at 162.56 45.72 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 2f3bdfc0-7200-4839-b3ee-e44e16e12911)
+    )
+    (pin "USB_DP" bidirectional (at 143.51 58.42 270)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid dd01946c-7be1-4bdb-b550-93130ea5764b)
+    )
+    (pin "USB_DN" bidirectional (at 146.05 58.42 270)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid 100b9a5e-159a-444f-9aec-a43ba2f5e162)
+    )
+    (pin "STA1" output (at 148.59 58.42 270)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid 9115bd13-8d4a-4f0f-ab99-dcd5a50af59d)
+    )
+    (pin "STA2" output (at 151.13 58.42 270)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid 6a88cdd9-2e14-4a45-a644-ac3e24f0f991)
+    )
+    (pin "RXD" input (at 149.86 35.56 90)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 5c79088c-b561-433a-a767-97b12f7d2b64)
+    )
+    (pin "TXD" output (at 152.4 35.56 90)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 49906ce5-dd16-4ed7-95f6-ec616afb6b99)
+    )
+    (pin "STA3" output (at 153.67 58.42 270)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid 6cbe1e16-1cee-40d2-a2ae-362ef47d5bed)
+    )
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1" (page "5"))
+      )
+    )
+  )
+
+  (sheet (at 86.36 35.56) (size 25.4 22.86)
+    (stroke (width 0.1524) (type solid))
+    (fill (color 240 240 240 1.0000))
+    (uuid 59322ffe-8759-4986-b2b5-dae42374a58a)
+    (property "Sheetname" "smapling" (at 86.36 35.56 0)
+      (effects (font (size 1.27 1.27)) (justify left bottom))
+    )
+    (property "Sheetfile" "smapling.kicad_sch" (at 86.36 59.0046 0)
+      (effects (font (size 1.27 1.27)) (justify left top) hide)
+    )
+    (pin "IN7" input (at 86.36 53.34 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid 5dbfe041-c380-4b55-aa1f-5c072c050c0c)
+    )
+    (pin "IN8" input (at 86.36 55.88 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid 2c462afd-3825-4af0-8d81-130c1fcafd98)
+    )
+    (pin "IN5" input (at 86.36 48.26 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid ee6a2018-1f75-4cf3-b297-e73521f58c1e)
+    )
+    (pin "IN6" input (at 86.36 50.8 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid d0002365-6b1a-4955-87ee-d6f7ec299114)
+    )
+    (pin "IN1" input (at 86.36 38.1 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid 9a17cc5f-4848-4318-ac69-ac8b3aa412ee)
+    )
+    (pin "IN3" input (at 86.36 43.18 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid f991ad40-7807-4a09-93e2-5adcef431f87)
+    )
+    (pin "IN4" input (at 86.36 45.72 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid 4fe75eea-7fdf-417e-921d-455062fd35e8)
+    )
+    (pin "IN2" input (at 86.36 40.64 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid 606b62c7-603e-4323-bbc5-eee919084bdd)
+    )
+    (pin "OUT7" output (at 111.76 53.34 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid d96d248b-2904-40a6-a113-088e42707bc6)
+    )
+    (pin "OUT8" output (at 111.76 55.88 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 94d0dc7a-2f72-4862-bb97-9c8c39f10b42)
+    )
+    (pin "OUT6" output (at 111.76 50.8 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 405f2b17-55ac-480f-960a-8f6e511e227b)
+    )
+    (pin "OUT1" output (at 111.76 38.1 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 6913ed0b-0494-47d5-a60e-298b99dee7f2)
+    )
+    (pin "OUT5" output (at 111.76 48.26 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid a9ce0c7b-ea62-4acc-9e6f-bbac308dca48)
+    )
+    (pin "OUT2" output (at 111.76 40.64 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 07d825fe-949c-4bdc-bfc8-7f31a553fe26)
+    )
+    (pin "OUT4" output (at 111.76 45.72 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid b68d1596-6fa1-4778-844e-a596c8de49fc)
+    )
+    (pin "OUT3" output (at 111.76 43.18 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 49bde584-a6b4-4218-8f3e-83f65952668d)
+    )
+    (pin "RXD" input (at 100.33 35.56 90)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 0c75189d-4439-4903-9f0b-6bf37e75bb82)
+    )
+    (pin "TXD" output (at 102.87 35.56 90)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 00ade08a-5b0e-4250-a387-39bf3a43bb45)
+    )
+    (pin "USB_DP" bidirectional (at 95.25 58.42 270)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid e15dede9-11ef-45ca-bb81-d0d9e0225590)
+    )
+    (pin "USB_DN" bidirectional (at 97.79 58.42 270)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid 709e0d8a-5c41-4599-9bf4-dcb80e5c3727)
+    )
+    (pin "STA1" output (at 101.6 58.42 270)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid c2149c6b-1159-435d-9809-c07e9889aa4e)
+    )
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1" (page "4"))
+      )
+    )
+  )
+
+  (sheet (at 39.37 35.56) (size 12.7 102.87)
+    (stroke (width 0.1524) (type solid))
+    (fill (color 240 240 240 1.0000))
+    (uuid 8c28bde5-632b-4f6a-a03f-bbd7b805253a)
+    (property "Sheetname" "interface" (at 39.37 35.56 0)
+      (effects (font (size 1.27 1.27)) (justify left bottom))
+    )
+    (property "Sheetfile" "interface.kicad_sch" (at 39.37 125.0446 0)
+      (effects (font (size 1.27 1.27)) (justify left top) hide)
+    )
+    (pin "IN1" output (at 52.07 38.1 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 02bb913e-b3e9-412d-ba63-362e9c8d8e52)
+    )
+    (pin "IN6" output (at 52.07 50.8 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 4eb554c2-8a46-4786-9fb0-7c7b8aba3ee8)
+    )
+    (pin "IN3" output (at 52.07 43.18 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 4dc898aa-fe48-449a-ae6f-5bb2159b93fd)
+    )
+    (pin "IN2" output (at 52.07 40.64 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 4a95963f-f445-4be3-b443-f97ff9ff8f2f)
+    )
+    (pin "IN8" output (at 52.07 55.88 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid e1cb7ca7-a94c-44d1-9fbc-6d73626ab764)
+    )
+    (pin "IN7" output (at 52.07 53.34 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 7058b89e-f342-4678-b607-7f681d5cf49b)
+    )
+    (pin "IN4" output (at 52.07 45.72 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid d2643547-e4d5-4230-971b-0177ac673517)
+    )
+    (pin "IN5" output (at 52.07 48.26 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 2f61ec93-168f-495e-946d-7199fc902aab)
+    )
+    (pin "USB1_DN" bidirectional (at 52.07 66.04 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 68c71f94-de5a-4102-bc3d-9a40d7999f6d)
+    )
+    (pin "USB1_DP" bidirectional (at 52.07 63.5 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 5029b86a-0dbc-4063-ab00-dee760ff5b20)
+    )
+    (pin "USB2_DP" bidirectional (at 52.07 68.58 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 6f9cab33-4816-4dbc-9a65-badc07bb3fc2)
+    )
+    (pin "USB2_DN" bidirectional (at 52.07 71.12 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid b3e1cc2b-9fa2-435b-b141-5c4d81081ff4)
+    )
+    (pin "LED1" input (at 52.07 78.74 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 8506d474-d174-4c70-b010-e0139c18c22d)
+    )
+    (pin "LED2" input (at 52.07 81.28 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid b7146c6e-9c98-462a-bd58-5bc5669385fe)
+    )
+    (pin "LED3" input (at 52.07 83.82 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 1868d8ba-296b-46cd-a99d-544ef651bd12)
+    )
+    (pin "LED4" input (at 52.07 86.36 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid e51b0d5f-cf2b-4ee2-b536-4ea8b4f7f0f1)
+    )
+    (pin "LED5" input (at 52.07 88.9 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 39108d22-c5c7-41f0-9444-691a0e07f95f)
+    )
+    (pin "LED6" input (at 52.07 91.44 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 6b7b01a8-765d-4c55-ba02-1b87fc092870)
+    )
+    (pin "LED7" input (at 52.07 93.98 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 3a1a7c29-22cb-40ec-aab4-cd67249a7463)
+    )
+    (pin "LED8" input (at 52.07 96.52 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid b86c5fb1-ab44-4a78-9fa2-f05e96a9631a)
+    )
+    (pin "DIN6" output (at 52.07 128.27 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 06752c7c-f8ec-4d1f-b027-edcc48ceb10e)
+    )
+    (pin "DIN7" output (at 52.07 130.81 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 2eb0670b-79a9-4917-a8c4-a68342a35894)
+    )
+    (pin "DIN8" output (at 52.07 133.35 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid fd882dea-735e-451e-b210-5cb5995bcdfe)
+    )
+    (pin "DIN5" output (at 52.07 125.73 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid d725fc2c-ce32-4337-94e8-19a488c53e43)
+    )
+    (pin "DIN3" output (at 52.07 120.65 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 4b3fc4a1-f1f7-415d-9054-930702e43457)
+    )
+    (pin "DIN4" output (at 52.07 123.19 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid e0845e9b-b174-4240-8d30-d1901f3923a5)
+    )
+    (pin "DIN1" output (at 52.07 115.57 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid d72303e7-7375-4eda-afa5-cf693c60a1b8)
+    )
+    (pin "DIN2" output (at 52.07 118.11 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid c1ce2d2d-438a-4f66-a4e5-986b743adfe1)
+    )
+    (pin "STA1" input (at 52.07 100.33 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 483e6d60-c508-43da-be6f-8cfd24795b99)
+    )
+    (pin "STA3" input (at 52.07 105.41 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid ea5587bd-8417-4ac0-ad81-55621dd944cc)
+    )
+    (pin "STA2" input (at 52.07 102.87 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid e6825137-b483-401e-b0df-cb25b44ca87b)
+    )
+    (pin "STA4" input (at 52.07 107.95 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid f00ddd4a-e2d6-4a4c-9077-1bb23b718849)
+    )
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1" (page "4"))
+      )
+    )
+  )
+
+  (sheet (at 57.15 35.56) (size 24.13 22.86)
+    (stroke (width 0.1524) (type solid))
+    (fill (color 240 240 240 1.0000))
+    (uuid 9756da76-9072-42c4-9684-c484c3c1a68e)
+    (property "Sheetname" "frontend" (at 57.15 35.56 0)
+      (effects (font (size 1.27 1.27)) (justify left bottom))
+    )
+    (property "Sheetfile" "frontend.kicad_sch" (at 57.15 59.0046 0)
+      (effects (font (size 1.27 1.27)) (justify left top) hide)
+    )
+    (pin "IN4" input (at 57.15 45.72 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid 48a4143a-6e06-4759-8b62-bbfac5d75c83)
+    )
+    (pin "IN2" input (at 57.15 40.64 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid a11f1f5e-9080-4b06-929b-079b3f3cdfea)
+    )
+    (pin "IN3" input (at 57.15 43.18 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid e866233d-91a9-477d-ae72-e00b5007c089)
+    )
+    (pin "OPA8" output (at 81.28 55.88 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid caa0a283-a5a3-4532-8639-74b68f81ea9a)
+    )
+    (pin "OPA7" output (at 81.28 53.34 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 8925d691-8f64-44d9-a46a-cb7a4d5d1f71)
+    )
+    (pin "OPA5" output (at 81.28 48.26 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid fc014ca2-5489-48f8-9cc6-800e6cf3beab)
+    )
+    (pin "OPA6" output (at 81.28 50.8 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid c94197f9-9c6b-4128-8f77-3ee69c6c0f92)
+    )
+    (pin "IN1" input (at 57.15 38.1 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid e3265951-9c84-4b3b-9a53-d194b17b7578)
+    )
+    (pin "IN8" input (at 57.15 55.88 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid a625a2ec-194f-417b-ad5b-5be8386e4e26)
+    )
+    (pin "OPA4" output (at 81.28 45.72 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 6afa3fba-bc8c-46b7-8a7d-4b1ae71ddd89)
+    )
+    (pin "IN7" input (at 57.15 53.34 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid 643d9bd4-47f0-4b80-a7e0-65995bdf9d7e)
+    )
+    (pin "IN6" input (at 57.15 50.8 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid acb8f459-9f6f-4f5a-95bb-0aa618288c58)
+    )
+    (pin "OPA3" output (at 81.28 43.18 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid fbd4a4b8-70d3-44e1-9485-23d39280d266)
+    )
+    (pin "OPA2" output (at 81.28 40.64 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 1a006dbe-a786-45bf-b24c-ec88b51611f9)
+    )
+    (pin "IN5" input (at 57.15 48.26 180)
+      (effects (font (size 1.27 1.27)) (justify left))
+      (uuid bb19da3a-b6a7-4df3-9d2e-afae27ee6c89)
+    )
+    (pin "OPA1" output (at 81.28 38.1 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+      (uuid 25985267-766a-4f55-b8ec-4a2ca10c8075)
+    )
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1" (page "2"))
+      )
+    )
+  )
+
+  (sheet_instances
+    (path "/" (page "1"))
+  )
+)
diff --git a/HW/taiko-io/new_io.pdf b/HW/taiko-io/new_io.pdf
new file mode 100644
index 0000000000000000000000000000000000000000..49558b1dc75d346c0f5ab5502e222c7827a4cc1a
GIT binary patch
literal 290301
zcmaI71yodR)c37OgLFuD44uMI(lPYVNQZO|ozf*efWXk*-6h>1-JKFDjUw`*x8BeF
zeCvI`we~sJzJCAx-)9z!n6u|Vry?oM%E`uyO7}J(FbI{Kl7rI0#2Qsdh>~5w+}^^)
zl9J~UfhpOgt!!P)ogY_QV;6Htb5jR1b4n2rREUeSxv?Fp$MRgq>ngi8C-U1$!y58L
zB-RThj4ru&+~yg_wuab%CmEqRvV#%R7R+n4IM2Rajmxju46Q@PJLs`crVYyF2z1PR
zHTsW{zffIX63qL5o80j8jdFNc`LW?I+|_=6_Nten>!-T|Yy17oWRG`rN0L(4$Ys^T
z+N4{dTZ8IGRnsB_^kt_apSbGg=k>+=Bi{AV6$*c!yYo7qy`SXUuPHiqn_g6^tgK9W
z6Xj%}7ZjZvyb1N2`@a4r`I{+B$9d#TI70!@1Z5o6QgFz8b#Kcx47|KybjAufuXoXx
z+oM9=BPzN2$!0^1x))(Q$5u-j;QT{=?dGAQA4q)s%3J%I;#E=CVbgmHvM;V&7+RV4
zz`@g$SMB%xT@UvT{ugcjcN;&y7B!JubQK++hWUGpI=uSf<fiX&x8>h?Uv^uy;dfi*
z;D6OS`E%0022j&?oYsC9UNb2Mo8D!10XYQ77kj!t-J=>g=~+U0#R_6<t7vHa_C+~r
z@+7OjWFp`&tQMFOztLqQv!|z<I_}Y&H{Il}K5?ZBw}9<NxVvhyLbf2Dp?@}$TVE<b
zcTj@MBz*n}hmHGTmDuCfe&lV;m^>dHf?$k%(u=pscK7-iBq`egKa|$=AuJ0rt%CmE
z?#f#>UI!C*0)PfG9wYa8SW!lcCf_a`)JjpkwQ#OtRW%VjLAhtw?uX-Z;CPB*0g7~W
z=TC_|wd8}u&^<j+<8!;Q)h}g0QU$-Fj~LB{4&Agp2P@O~BjfI^AX%jyI!dx!rAhQz
z&9`LsE;5#w@5yQj67WUuQTyqde<za6_i18l{y-(Xig2~kwh7XLW<Ll3Dr5?Z62Yz0
zz=<F)&jOJv0NPr|G-FX2{2r>zMhV{h1gy%ZI%0VYZ}tsai0&XvmAl1_6l71Orh>{A
zlHlj=8^fu%=jFq)@~qPlk*y;l2NpaXcIliL7gW6wRsA|--y6qSL&*Wh8OKx_o)m*A
z(6<p;A`PXKz}v5Z$5mockx)t(In7F5L(3bvm{A?xHR63_VV1QjO^I=!V;Wn*S`SL0
zj88d1kl?##oXx!-R72fiNB}OvPzVg|aY1zXz4W=jP>{JM-7zjk(0vY!{N6yddVVlS
zMV@o8<_X0k0azyn=&|>b1iX!19v804oA-bbW@hT+Q|{b$nY&M0lvT5z^1#?)1|@kN
zO^ks;pA&I+hc8ji%~EkIsSGhDK+&FgiO92d>WqeG9U9m>XW6O%&UYKY0q^>{S6JJ|
z3r^vK84*+l00=2um=2dO9Oq{S^m$O`T2d(TAt+|2gFr4~fizz}IdUdQpR12~#-wAR
z+f~iMG@Jpz(3fZ~3fjI~lW3P2JbZ?205JdVN3<iCA;@W9rS?UcJp3G#mLVh=ClmaI
zd`Ea0i30gdTbc8#v2g!~FxQy#I0KU>{jE`A$+;(@3dw=X2nV<yYhL1p)Te^t=dmrO
z6-qOt6Lc9FDMJ_$68!vqL$SV0<@gBo?8FBnD|<BKPF0_UBFEbCN%Hh;WrT-@p`-8+
zYX`TY_t1XUC{Gq37iU$}R!ou7Y%Y9X`Bq7z4JDsJJ6Ihhb)@i%wH#HAaYA)^Wxjro
zTw&3xYFz{Pa;;*UGx*-p#AM)n*Qa|N&p2v`BDRcHOWZlxoYRr9!F74GW^(HNn~)#<
zP0VI;#tP(hF*Rob2uw5jv(iwqp94gw!8N+mY{-5a-aa;3!B#RQR7#tf=vg0;)RvCV
zQ#MwSx_q)R8}}6+IPJcD3fQwb0u^;y;4?6RqHrcq7o`o~pQgR3JVA~G825F=d?*lC
z@@5-=^`2ahTa-EJokzFN9egNSSFLoO>kZRYfN~)n6Gu(c)MFhp6_m}FhtpeuT0{|9
z5+yi%)Es1(=3dvjGTg6)iHw(y(nvfwkiYPHQU9q6^lJ3_BOo!MmN<7Qh76T$<nlH5
zJ^>V8OF@DjR8Y_Ar8_U-qSi{ktF$m+rCHbw(u(GwRA@26Dwz%5c}jeCN(4<j`aEM{
zHrI)r!<G=hNXw9v+j+?97em)}RGuru0qycKV$3P4d|AX}ib<zp@?Hs{)wl&-ivOMq
zAlCb)(P&9*N-dGA`<0}!zSc*5KJ4_39Xix;)zVQg*A6h@^gbcUkahBGa#aLxi-BP_
zlVQ+BKUHrDLpSZK*;he9t|6-X7rVxMh@K+dQLGMn(?tR`WRk91z4SSg*;1|5NeueC
z-I_2b{hojdYGEILB*bn1!UtVd4g1~BWZD(XoEzO>SjdHLut4w^YPeQ5rohao_qjW|
zNsW~4vqwgIjd7wPk;?#-Jk%_y2GSI%3enhpct>sZC-?X@lI{fpGCW6ug3K@WCoeTP
zWKT-7`4$g8ysv((8~lPdXFn%ujFXNXVXarm8XJTs5{W_>t)ogFsht~?3!0iysryKz
z+KaFiP9I6S)z#(@7=Nd*0I%PdiGq9*rb(z6R)Jh5v&bG$Sob=R&7=xmUs4HWW;Zb#
zzKwQsm>k90JPiKS<i=F;TV|A8o^pqE%S34#MQHr=T|J543%`pZiih*l0E7ak@sexU
z`Yyml=Q@E=tx1XR(#F*p41K>cp?2+JrB>;Bm>>O3c_sLh*hWfNDi8vMS``*52#Z-@
z7wnbTrm*l@bXe$Qy+{$MaU32wP`~SVvm}bO&A>2kfZyh&|C&`?J-^;O;CO#lZNsh{
zTguM2saSdPMQm|HWrnI0N}C@Oopq3A<?^y~&8qY+4InHwu3X_6anhwIwlI9b(Irob
z{Dch=T`Wz1>Faz|=aX-9+hv8Uck#!^lhWZGXd~;Dskgd<+QsOGsp57pXb1NPX9Xqi
z(`0kHb(3J};uQ`^mLf=pTq~IwSX@I+b;AO(1C@X*!o_J63oOUNx#i>=<VUP>80X$(
z$#*hD--CE(4q1SMCj2XWOHH+Vu$oX}&k>qk(yNz9jxEeIM}Y)Ut;k_e8QGfSb71gl
z;~1ep!2GuQ&?<k7bk9wFEY)ShfbNX?F0)@-$d8+@2fnUvYb%Bw4@dWeUmP4BCPyBw
zDIPSuF~6L?`gx3mZXxSxC9jy*9!AHkTDT`-lZ2}VA((b&25POR!#5Nl3!Xz!P*F8)
z4B6id@s30y(lTe4pMn=xXwo)$O_o<j)g$fP0F&q@&ce{f+3#$as5|oG%O)i@6m|RG
z)O2U6<c3Ej7KE6iS6=iBr5enBmXb?>nyEFWBo~<IA8B0JE{Y5+q_A};iYC`hEbRz*
zI!1_4qq?!;r5gBEEFl-p7{mHaOWz|54%BQizRi9cmy72Td;}}g5WbczS;%~-a<)Ne
zn4qs(>*)2Km?m%_o)x*WFE-AEzE=mRlDKSDvYxz*ut!u%aORJQakv=F6(DEKJ<d^2
zrQeK9fMjTVcC{+i2a9^;%yK_z4tDl2kCeoo)@~$nwP2MSx$`K^AA73|N`6!Rl9iL`
zxUg^S$fu!>M+w^MmK4S!1#(?He{0+?B(%sc2ZS4Xx^iGe1L$2IVJ>lqmcG(%IkNRn
zCJWxvR>`jpGyyC{v?!<IX+pYc$$iFXJgThZTSt4>4ngC~AVx*zSK#I(x|mAzH(6v@
z4HZnl3L0LxS~~V9c4Pf>Z7OU`Y@9_NBdU30voWujq`Klo(a#t(^VkhygsOwdu8d--
z++#HS4UTJjoA$2en))^ij;Y-Z5gl!=tp&|B9*l9!giBYvyV<PT`eju57a|!nd;ALK
z%$%5`HQj2T&#P%GXUi)pxL=QCP)RY_*?0#=X`1a3s}YQ%Sw7+KmcJgkG}2iJ$NMB2
zKY-!#{h%}{;XLkHMkSp!lJ)Isl5Rr-f4=^)>xiJ)!!?(kv?f%@n8ZBxMrh|${`wYv
zu*TJFDXu5^xjeRQ9Ouf*au_SoOBIzy<muY+w|R#jkpU;SZ}65~^tr*E=m$1TR;tjc
zyvLu)9VHlN^Jno*8paPYE?bN`#6gK~AOUoXdsJF(jztFX(j_6iBoONAO{VXNjNsFF
zdNXS(E8Z72Nxqh#m)Aa_wgZ~6LW11#{i3MMh{@Fbq5~$?+0Nv|w%PflRJ%sqWAziB
zc;WtY?Gya7)rzdjj<NcJGfUvcGo??kN?5RmEgy>4o)e%QH>AG@>`V4u_1#j7(cU{#
z+YR0aBAv0yW8R0B&@_CsGAI2K*-OK`)5o_2HOdjl%+BN8+OVaDZlR1YI20j2?eM`{
zVoqz}4<kBSl{WBudb03LAu}HPLI5rBQ(RTq!4f><4E{PS72q-MOBHYomiRdh!wS|3
zS^zuDz7DrHq7#aCj=Tgp8JW@%aWBxcn=vaj&VtGd)^I278xKZsV+tw_*%%hpD^VDD
z3Thl-<i@$?fK6E5)>&RuzLrI(z)c8(51hVkAkZnDD-}<y8=|ri8Ktgu6~)Fm;S!gA
z{Q5n$Ch#q|bHDL?Cou^uN{!Y>u!n{fMAm%rEZKu-S<f{ti0&c}c0|(4@Xza-mzgSB
z^vEXkci_;y6$a1^n?Ip;EHa^*`r!QB{3hF)>Wz&)CIc$v$cYqbzk4g2#)T4hehs_?
zaf|asjtTjf8J_si0knu%pFrlz0C<;GwCEnwcX;CF{+x++lU+lG3M2efxVKU9^DRE+
z%hRyxs<a_PtdJiFN!0#g?}iOk_JnSWTz6TE?|WWv3M>h5w1TDth;Ta1Gi;fTz27-J
zT#l0nQZ0agp2YO9Kb!<ERr&v*h&^HKtHv0P(74t)<FylijXI4A+s{%P$iJ|KJLM=B
z&ja+pyv%EMs*&%;G*GL3pW(-T^1Gg9#<9F2i27Jd&sD&yP@cRT`CKiU-PNvYhWd({
zw&h3wg$`YD$okX`yAbXSju%H#UI|;*QK}G}re8r_9y&}7A<j=FhpSXFZ7^~2N|2T{
zAvD6NOi1Fv_0c&+RR9}A=OLU*4Jpd`ILoqG=@MlHCD-X=SB4SP)sS=MGla!`o855^
zx95`T{Be?Qum7qUeE-#8J!Ruz^4H%^!o3`+PxVcX9y3-GKW_HX9k@bV(?ko8MUbdo
zX1wt)hhPff*dY3xvXU?IGxXG-RU?Ilc*LR*U3^|INvjUF*)n-xEf4yn^BKDb+`Jes
zK_&CnPN$IavII{DX?yH-vbLauP3Uyl`k^GSWR_4@h43z17CW4h_%!kA<IO4765LpC
zg;3OqyJxdv<E-xe^E;QPc?4P&{cLpmTRDS5&M7?CWhKJRa)55Aja9L4A-PSgHKsin
zG=JA9yEQcc7HS;QsVBBhfzF7lTIZMEX7YR@n`ar*Q-<)*lItluiA$Y!nvf@RD;9K)
zcB?p<OX{077PHMm#(Kf9Rv(Pyl_VY4E9{$}U&Z!y_cP*e#OaM)4?uhRUY{~6iBeok
zEIdPAyulP+XxzUPpNz|O&ImcN`gSD1&_P%+sB4DhJ=-!@@BZCWp>qK{8TXS=JNNBE
z*WGB-E#XzX3WM?-jtx*2YbNQFuv&|HrbP3wM450R7JJKL9b6KA0<(BRStYY`%dVa;
zcADN(NjQXNZTM%-yK+>5^B{SFMK-xbRzi6pX4GLZg-L=OjJerF2~;(S)?un(PN`<{
z;<RJz?GtpKjt|zhh=3}#nrAUqd9z>VpmkPqtW=+b(nTfOsoxRJU$h%LwFJJ$q<)=d
z!_vr_<eR`-kyn>~S|0+*<&Gxm@Z~y{z^<E-W27r9O=$pkI66DBD|}<0LmPD_4xCR^
zD=}Lt(>st1{Mex;iGH{R2>mh31l_Ke#|F(yHCpyTEi_GG+EH&bWp4{pHBP^n``nG8
zK5Jk9@_d5*!K<TgX8kpU{vd4Q;ZxDzgiVN$=?tVpSmLnz6Rro;Rm-{~tZr`iSj138
zG1G<}5-BwLVhl_(`uybM!po{+*3ga@0?Dt&Eq3_o8!R}Ez<P^Cm~;E8KA%Aq%g)+j
zq>V;%^LPkKq|k;VwiPH}l`AqjU*3Y;xo=TMW0Cv{JI&j6LE1%|1cjy7hfX2YwOY~<
zcXJ5)JcXg7tpju`5SUGL^vKEhkt?FoeCD)eZeiWos*55ZhRP<5^RsReMMQGd%;k1j
z(M;)`$~-Lo&Zd#}eLeG(IEUVGxdTWJIFB9i^QCx5G7HKe0_FkwVF{7Qy9;Zy27h$s
ztKy|UFSOFPANzHOO}d{|eu1$}rR%$GFnBCx28b8i#+Ai=+IC&(e1FZcyYbU6HTcz!
zTV?-;yNBz}NrwCTS3j@2giNUCS&prZH^O#%C1rt#Pb@#RUSG&bYTu1I(jO`uzORkE
zYQ5CNdnVp?-ZuPf&#kb&&|tyxfD?U!i@|7XY++*ckRGjRkl;HUl20@5OgW2d>-@aP
zhl?@KN?*!s`A9speJX8xr&1?~KzS1aN~++y1Et!^kh+{BIMgelq-7-dQnPo$vKnYT
zRvC<SmC>L|L46yzxdE@y7B+~P-ey#tYeTn^0E{OAN0gkvSux+9>q%ldbuPVSRk0O?
zC1dUTIAbl>#Gryk^Tv{ljEtJPPA;+fuyfLNX0<3Q8`d)=yDY<PCFPDcsia%WLd|_c
zz891zanz*~Ei8!QHAd8Z`mmi&16CC8WjZh6u#z$jCIWD?GfV$-$pPADn&a@68I0Tq
z>|gZH5Kx&3=UJ1`=mUh%Tb`H5I8GmyKKtx?;}b&91;s)Lf`prs5$luH5x0a@oJeCK
zU~HV+ge@XciaEpKyr$*P?%fZqjgw;X4Qu1m8KQ0xKgLolPO(&c&g_*Eq@#H_M;kn%
zvHbbt`>(s0D$Q-xcstL47n>QSRxUR}RLniDR`>yGq6x=oJeWG%;AU6tNIKC87CKF(
zXDoMnF6z%sSCngIY<^~Yh+^!kUZ2*dv*ZE_KbBf4w&jxIQOXiJx;YkZmTY3@a-3E-
z+R9S%$|#waJq#x<t7PJ%h*QP)p#qD%isXvzpdom*1!aH?UcJw#r**1SR=Bf;+od(B
z+*RcYDrFsA%)J}dI<NC`^Ij{i6xJC~hPWch*Z5Ic%!`%7X7SPo;p5(plta{j=+~2m
zsUMPUmTW6NAF~u~qZc*8Z;@WLRzwO`S236c=P-yUJP}z9u({V+am@dq#+HkxqiKS!
z`we%2mGPrU?MK7S%Y;K%2K2~}Q9R$ZPNDPzF=7Gj-TM?g%QY;uk3o6H;xutR!~q4`
zG#G}QvMQXhC_K?9ZKu}Z^K_&1`Uo&>aHYwFY&w)kiKQmo6w$O4cYyQ>;Nozhp_hVK
zGQWDP2%Q*yd)QP!*MOT%uEaM37uVD)ZDh@Dx_m`Du<dyZnBBNP@MGTRM&>W6t%o?x
zas9$i+$-Rz-sxkyqw00yL^_73yA)A|(Di`Jk%v;vdq(8oZOL&(;ppaonf=SL@Ffq9
zt+Hlta5tPVzJya?O0VQq1?}A6f>)7rDqlHlcUP*kgQwvh*?<qJhe0nfqI&7-G(GlV
zZ;;~QGR49F>~?=={mVwvq0@yESXbbv?x2v%_ZqndU0Lu3T(=ky<?X=6JTjuAk?I;R
zePLJAX_&jOxjV6Akm8ea7sNTn76dp<#gTd6`IDAbuWqi8(PrZ_xM02~Zr`Wid#3uS
z*7%2SCqf`pP(*=;GWOk<vTUOkb{;f>mT>Xu9v1Bpw^N|*>WpnOo{MY7x_4qN`h1M<
z0K_T>fg=Y$4+CN#2fQ%JLE;G0A0*#2VpP>eWszc~o|v^R)mO<5(JMW*quEEZnk6gs
zjFwaL_7b1K!;w`2X9#j6IPX`3CwRXkfiroU5ab<g;+f?ndC^eoV?f<8d7EQ+2^X`h
z1$rs^aqJrtTWOsqQiI2bH}l<9f#To-q3@qipd@U=;hj|LvO4WWHA1>r$`o0?^210F
zjx6q!uF+>N`;+2%GsqKN<E65NR>QPYCVPb)<SS4v7#9jzXETT{Qr`{QsZJM>KBcjE
z^8WUk+i2r6f`};!?`QJ%&NWY8Z%CKBd{J8L1O9SLtlGc>zHY0<z$b3q*6U+7S9Dy!
zdFT0$x+=oNZ{_<`oAT~R#oY55?HfNR+SXs)9e=K>&ZI^~8{}Q6rdT5yy)W<b_p6w=
z-HCPRQs3Upl4kmW>vTK$HE})!$mplwx0$ibCEU9L>)G23v(4dme{dTzd>B7n8Qz#K
z*PRyVT9h9bobA5U;C^wf3lf|pb|lX?s?_z;382}J$LqG5m^7>G{{(JVu6$8C_ROl(
zM!YKPfJS=R;amaKJi+~}Mf7yYeF7vJIoD=a5pojdc_%{5Q}pV<cy&_^0nEUV4^Mb%
z)Y*kvkEB5<Tmm;<EZU|Tu&<sC#J5yJz$-!<Jzcaa``~$zEp{^*F?hZcc;V8Bq6DO-
zJGBfL6^-JX%+j7(7HIg$W6lhp%)da>*t6@~8vk0EF4#JA%K;RT1|~@agJz*P4O)z<
zzA6#ti6Hf8oH-J@Ql*GewcI19tW#h&+_DyVIa7IG_?>FX`b1yMtgMP?G*d~pY80>w
zI7!dBfnO*sRpJc@87(K2FWc7jLfY$1(`or&f&yeeA!CsOQ(J&Pl;Tx0C2<1^-f94h
zd_&-pk?^a9O5XM}8nvi?*v6~oM_^HU8s%(e5iY-xV%dor>0*{0xOa3A!b`lXV<&39
zv=XF{BgSSO7e%a@2oBPlrA*O6clL9PJ5CIOjZ+?^i%r<a)sgI;AOg$82--vPaD0sT
zxtGvJdI=C#b==$-1qGqeWFr$8<`!YKH4;lpIVUG71a8Q>3@2E!l#j=!6BSLSv?OpE
z6g*X~&eJ6>H50_NoT)x#rp~igZ0XFD28*OG%KbEeQ6P^rI*c$nEU6V?LPz>_H}HTq
zmnJ)|Ru!Ph=V%o%_xzacWdbf9^sRixPaJD>XEZ6K$S1vQG@EdGL@L_cK^U(Y7%2nd
zNb>QXgk^qcMM0MfpaNX+0T4p-Kg1b44ZWp&@jcNf91;Bt5q&CvN`ONWDbxcOUm6>q
z{D7E@G#BkCkGQiKaV&rKs}!%#8GbJzIcewF?pFkEpRG5yfh3)qq3q3Di7-dY&5`d~
z1E!S0)Z`Ljqocuto8?;BEfh)H->97F%aC2$fEJFBiR^t?_c$;p9pb!_joy&y(Yi?)
z{zUvL%C-YdP`qsd(zuFtoO)8uI1!3u(Hm5^)xGp})7FFIr4T;}IqdntwHQ&t+q=;6
z)>9HV2bIm|sFm~uA4u>#dW!;^`r`);3cQdzySz-Cs`}S&kY`MY)l{l1>MBd8wQRgS
zPcK(sDUvOVFK527Z0Be;`G)zUgzog<T_)(2_T-%nH5Jw|k6+~y7>}YhD9A%Z;#10l
zC0isbiK9j!)3gxXB9+$iD8@i}C8mYl#Gp;@^S)&l?{M*kz2?cDNRjbH!`Y$_L@Def
zEFf}W2W!>Z?%aH(?!%H0rQyAcD<PrMgB>ejOr^=7sf*1^A;#b7%&(MR7*l#OXy(G`
zcgp8Q4$DL;I_N(1bo`advlVCUM##MyR#rqEis(e=dHLcwy~7aQM^i4XS*7xn_=M{N
zBK!hzm#5~%gyGED>az-X)+EW>^E8IZSjUA^FYl@8L@D~gxfH#AqOZcNE`#;pI_MyD
z&vVkEj#Ib2LgjOyV?^G8HZrJ9nDRC7vwXA#rzEv1Vmigywh3|oG<;}?S3E;ZtZwno
z`jE&8aVgWB+&UFio#I0lbr%9A0W|!KkjMdXDT|!k8kH%XVvpbYV`BM7FKE`g!&lBc
zYH05i&GEwIq*+16<uAxnwJMMUkVS)Jc5GaDUX|uuS&@w^$<$3vow)EY|4wIqrGjMR
z(lT{3Q?|cTK7q81m^VdvONW+jzf*ixrU}EPY3`yOwAu@D9gp`wnZ(gSGjF<r9xk4w
zp4O25Py#RouGB3YBi#=KM*<N9Ym2TRRy@48K>6;&DL5`8MrPVKA;O7Z*)i0JZ@jYQ
zvDBQeqWg~Gw4dXYNtkHJmSaTBQPl|0YKHY$$7z${l!=+R%9iu};l#iAW3fZKlsPSZ
zqK#M7l@3V_P$A8LY@)PR$CbYf!(wi$TmYsKR>!1*V5(MswaG<W)T^VxUxunfU*M>T
zKXGK^I8WZM<3(&SzEw^H;|;4Tbet!hNbA*s@Y`TmjBl0$VZ1?g`;PPWe>nGVzNO#{
z{4UGjJ%nkboKs|J@3*k}qcZiIKIEcpf8X7)F>KV){~1@>dsd>yA&;VQ0l?)wv<IZ7
zZB^9`^1@?2wJN6#OERlYAk|Fh0Xb{SVK5IH(*etAgOYZu6VNpidO@w-f4I>v9+s4!
z+sowc(=TA`%>CZ%YhoX2<Y`w>H|_S|47XbYRm)uHt|m#sYdcx{|89B&-8y<lU?C|X
z%S*VXX#HN$Ig$i*$%Qs{j{}10G`#J^p2wT+K8BFnOX9v18EnH$X&<L>cEq!Os!ql}
z!m!(IEJM=mC<!0VaCVHde#%b%z7&!_9Q_x6EanR@;x<)Ky+dNaDBw2DZg3HKrzy}E
z!TIq+?qxIMI4_`JQ0miJnDRT%g8LS&)7DINFB_`4@29#y+ztJ{-E@6l!Te&<l)1c=
zg?@~4x{x(@r8%#oxB<-~D2T1gOq)Q8I&Q^76wEq1d37D^Q+a%%gHvE|FxsSNy=JQz
zdGQWKiTKEVM-OHHnrbg<6QY`4Q(2}}eymc+$<r`sX%nlu(3xeu(eS0J)J##w@Dk6w
zr&E%>xzXmtox5cp=(1P7X1Y;d2Cv-~_R~ho)}n*rt~uH*{+(b(Zk*SR;-tmG+mR1m
zoKF4gJ81zp3-^^{=CVEPtLxe~Bu9oJ3PR3|d@*|b4olL+z#~PmfS&_g{M2LkGKz=j
zDyZ`J7J#A-7By2MWo0MD#q`DGnH6Z@6xKK6K6vFd`Gi2$l~z>V8`aptOc#Og7a?>C
zpLRv9+;nAAg4+iP^D3MCPMh3|hR2GT&AWJo@}dyao}Mbt>XM3yMdb9#y<}`4ZxU8T
zbspf{SuVM^Wlu;D9a)Tiw>IQaqu|ZT94E;U2>g9gd5FE>)e?JJA_aIs(@o^^dNvxW
zbh@$sEie(U&F(6&4)^|KvCj!SeD5~mo4N3U;)>Y+!nkTGW8uYw4f+9Z=ml}FXY^M4
zfTMxwiz-go!Xcl5DgUqJkAC(?=lF#mZHE&!E(g4=7sP8G(VyF;-3{_c{x|lFHvZl1
zvB|r?O)iK#9&}JwUhVubR{k~${x&{d@ArjY4A{8*)&FTM_@9^Y_hoYYx?Vt6UB@7)
zq>di+^z(=trg@u;bC+-9X{U%$Ti1`TQL%<r9UoEmv9IOf69ZqqI8(+WHf56X@`-;g
zt=~0-O2MONgaGul&1QVs+NX!4jb7=Qjc+zC#ysSQP(gV-T@xrXkb%fNgjXM^hp1$Z
zrFHJ44sq}N1honVjn#-y)F}U;4mtTwIMp?{9jRv))aCflUvKF5gNbpGx*Lt9rkt~v
znHYw2#yF}<^7t+vt6v_%*oG8?pDIAmO&o+D0fBQ=YR9mmYcj)$PZ1}30*Ae%9|`Gv
zl7*H^(S0!Jt{>QckpIGm3qiG~086fJ5?zErYO4+*dNTFpEetPea&+s$`L>-@ggtC>
zbn{Od^oOGVraOsuDK%SXa`!T~W~e)f9-JcVQOXlEXL2<%Hbt`$iX2STY`zO@fFMUq
z21qkf0E3j@;+J@nE^aRBXl(T4t@+wa%hzxnG#q|L!9!9iPfM#lgJBo0BFzmyo(%Zk
zQ}|s4qlv8XGK788^Ob5^kQSkWa&%S<c4ob$-a*6Lid+7!Yx*W=sd70#(MD^~h!~Od
zXdTLJMS%ChSrt`O$)~16j~!fX*F&U~fWkY^m$wl;3ZFLSI#RNJ2$9B2Y^r3;<@*kk
zkWE=1q;&U%X>>VHPn0H_$y_Vdn#NHxVtqA9MeEVukKDppP&h4WB#Kz%Y{U*Rwat?q
z<WF;XN3RiVDx@c}!a2bSa{qGh1GxC(E4r=h{cB<O?6_%(=&z;tOVlcg@ljBX+oxbf
zCI*d*+S1_`ZQfMrQcvJqJIvZZnwPyOEk$*Fw3Pmvh1gVSOD5iYsa!nV+}P=0qfW$P
zCPj#ZcMNJ6z<g4%6xln*T2SNSO?3+5Y8*u~a<hniO>6CLd*=21o4p@j9&WSNJ0Isj
zXb8T=p057q?Wc;lXau5hwR*zE2C=*+?AuOk`FOYahq{dH-g(TiqG&r7E11B!tB8oi
zFvjE8yb?)0-z~5Z8Ybm_uJ;IfYM!#5I^3d&tj+QA8aKrO-HS6;6rd;rg`kT5j(q+F
zm)n<du<5&{vsAX{%_iPjvRZf{DeBd;UN5e|KFSoMX$T0qVFeT5?#_=$3I6!dZW`Ho
zHRpp;jdSv;`L51cFWqQ6QvTeE57hHNCClTWjI(*_`|lVa1x`6>RwvnZ)X`iRKAI3u
zv5%w)Bml;MvAJuRwfTCC%M7#DM!`7etieQtJyc++Ulw%6n`ihV>rWHslL(HZCuiZ=
z{d$;J{HoQjTGYkKvRmV+Z5V_o-&BU)_8D{_YbiVhTG>{j3S;KE;~$a`8|KDgs1SX`
z*&gA-B9~RNB~z2VlUqo!`REo70ADjRM<H5?-@DGqFTu>W=|W%jUyhff*kL45lOQJ_
zd3SgbGIxQsng$u~Dq3SZy>2GI-sR7*I+cHsOd{;`CJgH!9>o)>=R8O{+GZ@|lxa_B
z;UB>pE=Z5cvmq#9j~OUSjmlHlT25=>7x?x*DsPC0J*JTI@xUGU;QA47S3^|+U$%fr
zjlG#41o~Rrq-!~ps1~>jr6i)0RYFNngX=Fy$Mxs=F#MbY#*!XnrSzlXSn+!w1v-C*
zcP~$7%MOkQTP!qm;<Hl+ix?ln&*po*(nmx7VeYlP(hnzqP|6@oC-hf}mI@w^c$EwV
zYC*O!@qhq+T7)NwU`JV0j8D9d9!n&C`9J2ma|HO+pM@Q5s*sW5rI@gp$CV;0jq8n2
z_Q&Bt06}==s0iFCT<@vz=JZC4Cd9YK3(&#ha;hm@+De_!r$=f@IGP1+^aaprCc5$}
z)t;0NX%N!_4CiH0@HnF}1hfdlVPex*)22k5es_=W)7DZWYAtTw`nZfp^AW()G40uu
z_w}!8Z*r0HyhY_HkX0;+kpoCsgW{KM@IINx62>pX7s+-5z#NfyFlvM%*+_YAW%@XC
z<R0Tx23*nmK&QQcx%@N+-1p2(uYW0lh(+1mjFyh5#IV4~M%N27xC_^LU^Ow{g<0Ss
zq1*KSF#HLUPr{QKwtSTTTVS6aKbB1Kodm5WqC9EO-Xy^@QUrDLG2VtQe7G@J9>mtp
z3vzJz8jaXF)y*exJCJTf>&(G5<_(vxGPSf(jL1<+#SP$ntNPr?XZ%U$iI@R#<u+n<
z^HY{LPohXZJf^D(m50s<YO|y(dX-N`#kByIi~W13FEVoxTZ)Z&0lY&}&z(KTDZ74I
zryp-<+r%c`{Bv)s<Me4?3c(pZP)&oK$q{4g?N}75Sz2AXx*1=|kUcnlEuXqgPRcDY
z@`N5={My<;-3ZXE&dbj9HqgAFPzO*b2jCqCDZaXq3gO>b{jN!o4*s#0VmQDM0~vIy
zHY5RHs#-QL>%^tvkyhg4O;T03d=hB9(8(PM@DzM0q56HfJgH#boM-rEnW8Vjl}3uu
zC-!4c;B{$MSzK;qrroLV%5o7w*|K*{1NWY_Oh*oSKYw4+Y=(7VaS_8I37lN)M}PQy
z@|;){TUt7WQ2yvC#-yC^q+4+Xd0xX+H1mondDIb)k@BCyZ~Lz+fA+_lrcMmi%<?Pk
za<`I<+Do?y`W`A-2w3M8Rl_eD6rw|MzCX3u&J?iQ>I~+&<lR4*5{(fuX-zR3jpMp=
zCiOMubF4hn<kZ(Ul#v%7c$`k*JfC&c-67}y&O=DG-aJA!h_Xp<0UN<Qf*eL99rx&|
zzXC4?P&$ZBwYue0o-ql5y6Xxc(dw7fs*CzYfcDuD*qJW#!g%P$by*S!v0faU8}3O}
zU(7#ZF1}it{GwD>y|~)(ZI_%3_?4$>PQ^u29rt%6z2Oa!El`ZO+ZO08wcapM^923F
z?YHF+W+3XvkRATbM5uhqQ&XB-1M`kZ=40tdXS$E#kM*@zCW?jmhs#sJk4D>51uCt;
zf?)0?pAhDNw8x{<IPY0#4w@F6FN+?EtXw7h%n2wPokVt5z7pQLvs?ln4;rtJ^5T+B
zZ#X`lwkIC9622K(Yujrk+MSPhDr3TBR$3W5=GihcBO_gFf<ERAZe#FW0;6iPFemX)
zyo|z4f^Dh`T`_x4DrwkE5;t%Fv@0IzNT0palltKn%>u4{DYbmj>)c$+*$YNCoY|#b
z$I5cl5m)qn%aT=MhrQ9c=Bg)xbZ{jE_i3afwF-zIdvi>QR%aBl^m7*HY}teN^*orm
z-oh;>-u#50{7sJPA(m=iEj1Je!fu0BY~NuvWaX@9z0+1&@p(CE2mE@ip=-ctPKHeD
zJ9$i*z@SFPPU(b`#zAu_L~oA2@`zN+^*46-n?(Od2Uc4D#sAuz^yYxSY`p*Jw)4B&
zZ~WMe_@9d?uBpI&_uBiTmj0*Lv{QgiMSV^<gwS>+o0EnxsX~ax#&cpUa!>4L=$vD3
z=oww{6~E!OUjfc^jy<k!^h(*pX=;Z5)OplylYJF&lUBwrqH%Ct3h|z6={Q<7aQ%x1
z{^I68Sm1B<&adhtTQQ9y6l)E8<qZ1bD||Hny=O{azJ+vc6a0*PeamdWRn`3O=FQ*D
z$as&T6PkZN>ks^<uUcdOZtA{jt^T`tRQ_yOewRINIREwh|0rA=&;O_KFUO<(e>L8_
zjDY}pJ{jM22TZ*`Yabiou1!YDpd5w3h)090Ts#>ufgKmRxrbVeRQlvBk@!uv+V;uM
zqh7ycv0tigHt#k0?`He|vl$()HFg>e?Pnz+c=WB-<}CA6Sf|$$?1j$0w7NgBo7OI*
z7IK4b`9G8y3Og;5vc&O^KB4J5zzKIAjypMYq!r|)WDLg%Fj9keXBk|L?+Nb(TW7g_
z;nwubgku!1id9UuV2SxDHGP@)_*?ROx3`%h5(SRVOguFY83;uYX@Ytvs5PWe;!ZNI
zC_h2wydYl?8u?SUb8H57a-bd#y&{!Ls3o89q4huR65s{T>0qU|_9@wEFo3Lm5Wqco
zvU18abo}}7VNk~)=w=*_eH;!cI8XxQD2u`;i-G~@ruwD+mj3d;Fbuj$FWH?LZ%(A=
zzs1u}CRV<WY~m_|RVEnNERsv6LF6s1*+?-u#H~xha1^JnA#-30%26cyP_~6&$-Izf
zIXanZr)l*u6q*I!pI4zrU?&@InYda5lOll}fXVFwaaCECY4<FBT6mU6%%@%g5be}3
zf*PH5>c<@iv+cm>%WtBdF9)AUGZ6*k;Q6qMkGST3U6O_b%BeaEjiJz!Q|;R-b0`AG
zPzvQZ8Q$lcX}5I{<S@=e4skIS33b<ts<1`OK11v)RFunij%@LH2_DRoWmTqe<<G|m
zn{^7B-HH>ij}ssThe;ec%98QPl3|qeQvFhYOMm%a7&fcA8b71c1#~WjJk<;naTZvy
zjDc~5#Bt!^giiZDj+I`ZqU_+y9>!AVh(rf}j{8W4^ZhwatAu!$n7F&_AqL7CRn7)w
zjv%c|*e~_B^q2pIWH_@*oVVfjlY5|+#(8&dHm%0gfkCf^&+WSI1{H!;^BG#l6J@Rk
zbFCNFYnh`Ocqh+Y*;2mYB+rSssCtjTET}GbE0_02NM6a)wpTW70kZIg?YRZ*?N_hb
zSFe&Lr}sKTwC(w{?J-8jjen`XrN8_ye6;M$rF9gr?FrbB_pc_fjIV=JobB{@eC0cM
zybH=64|&krt7T^WNVwA`tybEDn0t##mtm0s@O5%4^r=l#(<~iALG|PLV21EK`MY$R
zfQ!y-Hz*zaQi5!f<rM#Ao`^N~_nDV@0_mz5<HdZx69-#q*Z)l(rHMD{rrf1<L~~2;
zj{c)RVhir0aahCh3Ixn1D&4@$EoG-c*g$5d1{$3!bStU)cz#}-99z`T&d<uOG&&lc
zOjxwHCp{W9bG}{wi}C3iz<#lQD^Je<NuB<iR<dJ~KWDp+bO-!8zDG7e;imV0@Az(>
z&)Y0$;Uf%aS5<*3$?j&#t411)0p9(uLE)||%<Bo__a=GwxtNvE+$xWh?d^d7YnW7d
z$fK}S`fS8StKDTwow_bVYn`kI>wT^(E!Pd-k9r4vqT7J>;jW~9(WjyNr0<=|b|>#Z
zw7v}-oG+xy#$A_z(1$2_P>c@)rk0-MOV*RBGiC2R>3n*MI8VYpn?J)<lUG^*Ol}lJ
zX^Y3goR1J<I9*R1`E1a(@65x+&}Ik#l8vc+5jzo?p?4#^chAU_WpXp5FrU@Vzzfot
z($aRQ*Hlndx|0H&lo?es*~ox+YVK@nBGwAfRlGs;ZYg+0e6&{J8o`BV1`2v9N|Bj1
zRjOv_^4cCA<eN`lm<;wtmb8y!cr4=C6qN{5pG?^8Ar=MMcAkU}Pk1cGSvRE!e_t3$
zAJT7*zP-kbza%V~*8&?7jKW1_kWPe&Rs{)XaNmg^S<dQ~fUT9GYGZpdt~~m&M~5Do
zGBbNFJTJ(eE6D^+Pi?yJ@c&L{ri@&8w8=8;Gz8Mv%JM#)3oy~0NQ=*^#v{4RA6d4-
zVh}0#@?fNV%8?Q23{w5$xlJ5)+xt3+5$RU&#Reo~Z*HDorQ{fJIMtP>GSb^8SIBe@
z_l=v>D|X4EBt)baNf$SJ`r>E~jH^+Uvt!H?qCF2t+iT942aF_(CW`|y*fAyuqppoh
zEVthP{++PfB`DA}5RL)%&%YV)2wUeI%^2_i(UPJ=Mkd6~&2wt&RF-s#PgvC52$)FF
zk}?Pt2cqZ?q-LTC6(98jsl*zU&-ke)>(+C6JQnL+39uM-j8tIieVJU%`xI#2T`t~y
z#@NrKL(^RNI)7fkn+MP(msE4gQWqF6+=9KqzuyNXLWhcznf6E>TqFKC0<RJ?@x+Vx
zW<^WzciJufYuf#H1RnHj)Qyf4C1KJcX5#dV_ft*@KTTijHTd?14j9FIVeh;Z5xGQ2
z@bA$3$Win6B;1J~H=%nGuj7t&G#iFtp|MrYWcCTF3)uekJptR3anj5j&~fAEz7aGd
zzS7?+=ZE2k)onX!l1@Z+>p1a`B3dkMv21Lz2>#->j{D?;qo3_~#}OL%Q|shQrNVhS
zLlC`4$Cu~|<H!jgr@c0n*W{qsy6K&BVqyE(BPSo-*z}nl`^#oQ;m@GhwwayJzf+~y
zwy9q!k+8i|>`F8_U(w*&Cns*N6Op{QwWx_Sd94;%iMgfc+Rt1Wh|TOc2zNxJNY=;E
z>n*N~LspYA-3yik3a$@<{dyvXlgD{pnVIt!N0;qH!VXH4>C+ecm+ipc>CDBOUul)}
zWZBGxSKh(gCr^l%L3C!D)^MG-h#>^X%C?Vzc!ei@{n<>xjlr}Ty<xu6m8WTbs<t(V
z>U%nM>gZ~BoG*gzI-X{lbXbfFo@QweD2jdYlfNz7!`MRUS#)l~VKB#P468{fdeKu_
z^J81=I&1!rZb(nXL5M~4`+@Xz^*~LVxU%;f662}!4x8PPJ=~h2GT6uP2Qk)LsqCOs
zu|$5w8_yc_Pc&yz-fwx)qH40p;-NIA-RbMkl&T_btk~7wnCe{JY84*Ng+i#|yuLDL
ziDrx7Gf?-H_O-OJ>w0FajL?0Hg&%f)oxJO-<FpYM-)^iW^x9Cf_S&4EpkBUW|5j>z
zRT0!d_Imb5*RIwkw@~Ed4<3=AUJJ)tbd0R-EpB2T>7dEOuS8@bdA$}cx9>2rrna~R
z{s(sdf{6dX0TLg?ut|^K^$uT&NPk(rI`l;)8#F$5S)o~OK#}V1Y_eF)(@)3RQNU|^
zNp*<=MEbSh*okp4Tm<Q-8+Dpd%=#Itw!Nh<SZ`ssX0PefS`51__LWs$2|GNIaJi-u
zxWmful^qbFHKj<X!yH};+dYwRzNP}+#ld`KC;kVU{l-Lpa6ZXz8{h9j``?X#cUY%Q
z!75%(NCU8Xz-JPheqYn*QI``j?-=%_7a7u_Ba1IOBuVl{ub&CbwIt#2mbyx2b5u^$
zLoeap9UQB^OR?b0WRE)Y(Rs%_lB#8ZvD0lN^x_>-*x4orIq5)9uZQCc%tvVaFGT+Z
zIsQP8cL$@!LaRnX{O^!rox0ID$yo+2_Fi#=17GuX{Ajg8@mh0<iS4)`%I&x)ac{p8
zxh@c{?8#bw&fdOrPh?0Dd(6Fh48b!My1qKwc-T^Y_4ACv?_!1G)%W`|?X9u}(+^s(
z2xqD9k=!#}2LgsW9TPXx{t2Ev{8%Ml6}Q@izG@g6TF<>4(5BE2An-9C*<`nl(z_d-
zuIX{luR`8n&V*iM7$?xayp5^PhkZeZln_j&bUzC2^pWKq-F#Us(Z|omN*j}GeDym<
z{Uk=3H*JOzojb#Y`+*z0nXnjIb&4}h))zHuCH+L5ifkaU2l){qUR6RLB>nm#;5Vo8
zmRLu#7K*l`*sN;b+_ATvMxC-K!XI}0wB2PX%{L6s-kb_qEe(pI+#N3nBE?t+AbnOL
zx0Q>P?q%5Xxp{r2c(8IQ)I-);U*SA;sEQWgT%elWiJk`HKQ#BnPFEF$ePdp(!5k!F
zTn)<j4mCS2ox6(w(!4$icKlx3RQ&v^B*;&dBp^0F`&88KsMs)HQ6bg7qIh}o1>{cL
z>K1Qfo-`h@MOFEFfwTTP)~vywi*xx^?%dCSq0Sy1ETlCeLLdDM#%#k}^dmy&J<bnl
zErT+(hy150G#s1W$Kv#18&5avQlO?&!3tlm+{vHiSFalZruHL?a|i_9nW9OR7#ziC
z@Y95FC^pa(b}eWvt8G`68Xiw(8E!?y)<1Z<W#PFNk$U-V-Ryvs<ot**W=uvB<P$eM
z?wA<gGw&H(7u8wbr2_(I(p=doq&H$sBb%$Wd&1L0XWkMiNci4*46-aV%@4B=?NN47
z^3l9G8*k=*M~~1=x*H7LJhxI~ezBY4drFAdkSb=+7qq%c$;US|{=9bE#TfWLPkH36
z!&N3*rdmdM=jU`#xeYxvAp3<nqAogjZfa=SSz$)@i6?&Yhu0=`_@1dWQ(jC|&@brz
zYL8EoEWd|>a|@xx9pVuN*K5uyY1Yu<bw*WJka`A=Mv-JBE;@nTr)eWjhI-t~T%nTq
z?6<^I1$HWEt?wp$&b*k_zUERVcbB~z!><x_9xvB}(3f}WD1F!j(-wFP?G`I(plT<L
zq(Xl^Q}Pv3Wm8mESn~?&M;z);3jez(OhaP11y7FlsYdbElZ8TDKYcvH(W;9@$Gigy
zhP~2llF|3{U&QIY3UFWK*R)-_SNY@E;X*Iy)KyVM1OWUyd`T^C-`%(yetq&jL}WgD
zUppWaR@^!MLqml_3*(x31qfrvjlWQkFwFjx0bP4->A@LYv4;~5+>a>U@jA<8Z;Cct
znhfwlOHOtE;8a{c#slegFV#`HbN#G?vD{ZEGHBUJpJ~crh?|9X!FwjBYKU9JbB&mk
z{gb-#W8PG>xI$wGXGvAWWc|0a+x+)c5oo9ltf^HI+=j^<sqAl7{Niyw-o`_D{61oO
zB$3QmO0>W)3+zW8ZvK6EfbN3V=`%{D@S_I;NTz&T?mAO-69aG4ZedjsRS^f;LCW~D
zu4lYXk556ILVRXLZi-GJF4sVTJJM+1m;n(P)2zI@$*HA-!;?Qa!#8F^M8@I|wmgBf
z*Zhx8{MYtZf3*Fhd;Do+;q;L*Y}AKMWYAWGP?<m?S#U8DHAmHWIv-CwPu$Yyx%fpM
za)mMtk6`edu#dJ_Y0t&$#4O#A$1!r2sQ!T`SZQS9brOFdCC>)szx;Rc%l{Vp1buw0
zclcvT##ZObiezA)+*2Zr)8CDgaxoUcSN78aj}>jV*l$&g7j36fZ$G&x@z`hCMtNN9
zbF$wn_vgWc5}%<ZB$17boWF<GO6V-*{2&&Dk~c`4S_wj7WS|KQI@7R(8j0b>oZS-@
zXE#RRUu+SUP$x0G^am3OLhb*f5B#<L)gNvD=xcu)0R&w*V2c<Tg9DN+vciar&lDIq
zm4lYYSJ_bH8)od45?5jLEkH$QNZRf`&+xcaLi!9XUy)qTx){J1H=wRMT}5z3(>CY*
zRqlH2E@eseP8<6zP_bHFZmBJw1ttgZPJwpFS7{5JVzOlnFr+B8=?I+i$rr7$X1F!E
zEU!&lX{EC;r7Vhka!#ZRWx5d6WvQHh?&5`=PQdd?%64CVV-+|Wqt9yK)}Utvwmz#Z
z>mU7zijRz0`oRN?5U3j9m<QKgBI?M51w)lp;`gYpl?swM7O4mHmc8SLbwB5*;B*44
zhl@?rw>)!g8_(E$=^nVeiee98XdWlCCxPb7<0?0iV0oMx-bC37pCZKtA9geoI-Z6D
z>Lo-AJYt^!FUX(H8|Y2qEpY1{4FRsnvl;q6!>bhgs)W*RcIN0~uJFOHXFooKq^Af9
z;A8ySX=z?2L|m0zv@^H8{VPoV#y{Kt*ZHx`8Mlgn@NYck|HQw9uqrv-qoLWOVYRQU
zzyDY4(Hj&%upXa#z+Iei#DFtlBWBmd#4Vzv^kZT|WoG)!1;7u%#}Db)#gp{;h;YN8
z@5sZ(zuvrgsORXy#xFof>hQ8UZ}EeOjAm|BO|GCnRuXp1$VnQMt4Eb+>o#&r9uvdR
z+xa$usMCepXZX3Hb8pJ(*Mjs!P`iK=-0m(Sd#VI0PgeeW$`%i%2nm3wQ@o_}e}e08
zj$=WU06XQ@ipj2i6Vq1h8VHAj+!B^q;;bBw$zul0gU43}-9LW$r~n-K3zD=~Q{l9)
z$l}!re+O>7`aki{_WyOpjh{^q&u{%3Y2o?*#J}V*S(l`plcK$%r!Hap9emz)Nm?KE
z9E^m(YXZKm$Cq;zGg?hbhW~5RUn*oNKh=h*7rN_me5oO&pwTZ&UqD@0N?k~p(QF;7
zn|fKFWHm9uV_}|F!!@p*`leg~qFD%Jo`L<vbzI{*sr!HNyCf^V|LCTFZ2#(ywtsZ{
zzmDB^Z}Q?X5NArAxoytJGu~N$HdE(j$V(F>np+)a<R>08Z|?fQ##2L&X}&rfSjZx!
z*4Uj7EwCH`x9>VS`f>1ADI*>%!5@61=bvQz8%+F!?fu`JyO9EiPm-@{wZ98K^>#xG
zT_U5H*uQmj8w{%x6oHMOZJoqmTDbf0NA2`}6mar+L5npQCI)&0WpThV%B6huA(+O{
zk6gurpT*o!%7S&DVLI*;<s=sK(cH%asjdfOt&lfsz&}{fVm^cWc;YYSuk+jaAD!>7
z?Oz@EN5B8uNS}3Ej0Ba!FQR`pz|QjVKltrUAMb{G7VTf=T4g=glhukTW?nD_k6^p*
zg?nV3a@*GwEl-g3{Mcl@_P^cvaW(kr$LGA1MYWL8D1@q`LezzLG{ZSXk2#^85Zzq7
z_R{pPBVOHQt%)-&m)c*g*)H}+TdkBx(ze@YO0OllZAMVoi&7xbE`^i$n}I3JxCWXG
zY$)ty@||{uw0mi1CSC(*IaU>T8P5#v5{?xpBDf5k=|J7`mFkGE!}O$%-8ypZ9EWvO
zK=bE#tWH7llewDN;mKk|*51H-g<7!+BKE$cpZvn`gzt2IeL8LPiXo0TMzCq)NPU@b
zF|5#tT?OEgoV|&!lRLERT}`~2xM0-YZ15HMG}o;CL=Yeo)DkNY!*`|1K!(lwHfouu
ziei%E>6XHtqYu1PtV~!DnxuDRQWr^wXys~D2eEL`d;~aLe?JPZ-D}KsXKp80Ygp>l
zGpQ?tJ%QGbYsGHSUwC?2c3A)#4elS2O}!sK10RT5dS{U@Yt!4}SRP7}x)sNHKBY-s
z0YM?F;oa<hCQSi;k@HN&FkzQ5-$m1?d5SLL_WbUq6(>_ZTX2<A$e-ay*4B+&&N&Re
z-KEHO;I(xT`V6%IOUe?!6jkaa@Bd-!9iS`uw{79r>e%RXoOEp4HafPG9otsNX2-T|
z+qOEkU%Jo#-1qLiXN>R5*r}>D*IKiFyOLc<&6-KcU?_l+sZY+R(P~|$7_D!~s97ev
zPWBeRPX53mit{UiwAU~3dY8e1+Z>(1?za8k8q`PhALR#S)42M81yhAFbz=VRP~e2z
zVo<vv-~5*5@$q!#)RA8k*yD8^7EH4TWk0j!R$DkM`nc44j3;K7yndD!n!$;S&0?N_
zw-kz?YTy(q)Un8<n`NY#(^i;-onn2TpI0aTJl|<es})fTB02h`xcDDRRI09*ngk{w
z3zn^M)~#`bwq;*d&PxfI`qBg@1)A={<OHS(V${{LU(+$L60B5aYOFVB#w3vx0&jB?
z*Z?Cm>(4-QFkW9}Moprc#vz`H3T<41LRzBO^iwdblaou!846695)oE_gC;E_9H%(F
zr^G~o#!N<kfK(cXX?Tk43JyT_hu~tj=_OkW-T7^4@5I8+nU<a*JuyLQU=mkbJG{L7
ztt(qbpH4L~J0%Wtjf0<_j9yIw*wz^tbdHUJ?pyx*r>Hgt6?2BF>$0ZyE&FxdCuh?q
zhm+0$GU&W(3Jr5?*$bPx`NRe2>ot>OL)M(1Dy}?D3n)}2duI2k1b7R!L!1KTR07Pc
zYEjpy_JA)@r3m;*B#cra$b2!MBc+^8fuyojl2iqI`hgK{4g5U&o;j|)BSJGruvVmC
z#RQS+VN9UXd|QOz2&n|x0|UZ;I|;Aq5CGP>55XbVqK8ql{<oG}vCDop=IN3_{ug}7
z!53C+L!OR^8xL2HCpcO8PyKdPYCQJd=N<1h{g^+!aORBuYt|6W&HUEZF=;q^1!WPg
zeUUo>#<^t&2OHz#?P;m*tgH{#*5{FA%-I1UDr3afT0J!I%=tpn#gXC^B<2#KJP+w2
z;yHJSZPVAzydExgmA`&zZ$7q=A0+&Yy`>^Pm5jXhjEkKxIC?FCQbZb4gJ>*CA=7ZJ
zXq0PTVkzhfDkcxK@uD+fWBqm_@>hBb_jv&zb)Xze8z*wnB&S0J?z!~~h~QS4WLlDO
z?jSSBt?<`3x9T8@M+le%j*AVtP1xt;&pWuL0FmY5@sy2_FU_&$)2jSGo5NiFjXW0>
zJG&L^0X9{r^=z7RJC^d{wZb$L=%0ahHJc<9T=Z94uE?$}Burcoe*s-vC^!V)ZbCXX
zFo@uPK*4`NqCcR2m#zQ*!ZH6Tw*EuX3lHKim_0H-M&)QRDch;QN^y|TA}(J!Cy)I~
zoy4azrlm(+q&?8=scfS#N9D+9rCpqcdLxnX=M(6fAN5odu-?{Z{30yj!-$!PtXf!2
zV0(u>%ap3*Cz9S2D<e1Fe<x+f-JAcX_*1QXagf0Ay&u`(li>oVrjvhpGn=|XoZ<y1
z{tdpey7O56Wi_**b9i}k@3)P@JuCZ5TKb#xz&ojlcU<j1u>HT`iNEk?(|^iGyh;Df
z&qn@PD8Ttcq}<%%s%gBl*+wIX4*Wu|deZ>6oM1?8kGvq+PSZ=0P9iaZOkxrmTPrlI
zp1VgaZ=V>l;L{vm#d%<bRgrP##Aq{Gg(_hG*>(?J$%|3{t~K`zkUyOiF8>>7SHDZ$
zm+_iU?#$koak?*LaG#E3I+{$j)S9d>)t>)Wcm6j#@o#wf56pUBw)vm()h6qI^PPVe
zybS&jQL3^ICIVaOgZfgZ56zBM8ws#H@O*8>!4cJj61E~jtq+u&Ll=<$8^o(x5+Q}%
z<dIj%=CN_2ngs8Z$))3k)e73NkWV1=FX#LV{QVE;^cT!#+syu7IK;n-4{`pGc=+%9
zmMgP&ytyWIm0w8k@Az#jsP3ZuC$tr(r?s(P|B6gUYr`NcgnF<qeL(#crPOFnfd4a-
zo8G3VG&dcY8)c2^=#W>Gha-%)PF~5@!tYeTZEi9%>r}wbIh&qgHZs9vVv<_RIKGr}
z@LLM-Z+PP0@bVv+(WzklKjo_#$N%PA|1LNg{2`)LRc3X9_8cE`NYx}Uw@xTZQT}|&
zD)ck(^CbM<t5TGV)2cO4F34&Go!ZkOP9ZrJPvSByBj-AY9A8MoZ<m<OCMg$BLOy|v
zY62Zr4c4#jw?q98oc?dP_7AL2&ENc=@&?dhfAjW#7xoAK5RHs;Kv}&o3XkKCr5Wk+
zyKvclh*>^k)F1226?n_1y$f6Y4YaF|Wy#B<bD4M}XHMia@FYqF%pA$f5%TA=>p0?7
zg8u;p{{eIUfc`UX{{IWd{-@aH56LOKM5&-z`*I~(TgyCJpQ)p~_kVn$(Ra8GLY9S)
zE3R?!2xlNtop`9pANGcE5U9*ORbB5r(b+I~ox@9ZO!yN5X0Fdz_7*?3RS9@F9PZ}s
z?d74K(g#`!9#;96hu|+p4JsCPTkcxyNra!o<tl8gsbxl>OUyZoGi802Dgk_lBNXSt
zJ&F$nT4uC%^hOB7(AdRFW}jD!L%?VIZa@93UV6&YepT5>)a;?1#5PmjiKy-?+1xsn
zx7Oye`h0cEi%$MolT<Q5e%LjWP?29_p+}V=D7%<G+B1_8+g|&dd7ySlBp#iES|gJ|
z@yF!#ce^v9?iB5^=GF$s*>{rtrw%JF(flZF1U4Y>Vo>myv0rp#fG4J@cw4^Nhr4x~
zpm9WkU}@-I@8y~8&cANucF!NpoCQ>4kebERJ40fNQk7(iNDl?(_q57Vr3B~q?Ahw1
zy0^1X^HUkElxo4sQ%Th3sk=*zp*5IIR*DW<T+5Z?Rwu1)O4LET-CQ61<=CX~0zrqR
zU;qqBleLF$T)r76p!csA9k16H-gk`zEXQ~QtYh*V2WA`>wiCx-bh4i9?bVYc-{>~+
z2EN8)Pf}cL{G4>e>y?Oi^QFj9DEDb5nwSmEV47QpNTxO?Q0Rc-!KlYN)zI;)thvXu
zJfmM(F_^0#6suqS`H;fIKkS$_+{=(X>_^3hD$mH4V=KQ2^tDI$O;w-s(6}fX&?+{N
z!Gj<t*CigtU@PF?q<>*I&KLTq1QbsM-D&G?aJJ3mBFJzxl(WWWU$1@m``aDreL*&#
zw*eOJmxHi8QU?g~vdH5}1sQksf&qriOk`$$8wE`#8$}oq!M)%wC|r)T;xG-Cr<8MR
zqTH!&Gsj1h7>Tw)+hn51W<)=buQS(8XB?}#iVGrI?5S-_@_mi@UQim*MLtIa5w4&c
z2yTMODDUokb}9ivVZh4ZL`=N<P?iH(f+0c&X^s=I<z@oCf(V?G?K78)8u4=ru7&1A
zM56GX_Ed+K4Z34hg_iAQee$?qmpKZ0u`|Oy>yUXsw0&UHW9fei+5e?qANT_gME+k5
z`lrzSKS|U7rGNjcZ~r5E|J(MzWbuF0@Voz4EidMsC~$A{Z{0fF{{PK1eG2AX{s`(n
z3I8kq-*xu?8s5L;_kXJ4Uo+0Q4+uwgaxEX^8r;cOxm#Y&YONmbfLGu4gLMMP5^cL+
z4)hXPmMBpI2a+Xz;_Ddt%P-Q_^gzO6sPW4X;E+rBe21>kr574E1s4a{=J>yj1ggY*
zD*se2hse>R!9I2ENxqDu!_@Mjsd0DGas|w_-%v#`4-aq^hAP5Ih^m^tVk~dbu6fh%
zcVyiez%+<mf=E(ZXhpjflca~ZpwbA#3Lf8e=o>8WRB@xzo*PvKCE<mNb%2TfkeliO
zP}E(HVOeo4Zv1#@iQ!8;ZteWGiErmS<%(fWU{0}YD;C#Zh`fY2c6W=qn5Hyp>l$G>
zmH!(q*@qmXPw7+o-u1ORcBmKqc(+i-zh0~^Ob|Vk!W5$kbtMY9OgI(Q=%>UKx>-S_
zaIPao_q@h0aeDO7g~lN#sjzA>64P*|*@3SKx-`gTe9#pOU+KYVkQ4dC``D+xei2st
zcCJ$=rWHkld`F=Et)NQytG40KCXqU^^k5p~*(P`~J+mPgHZug_GEo`4a5wH)B-lKn
zM+pynD8dsYBy(lCe73^wLldrmH21da4Y$c??tqtQ9q*fu_uCiV*TZO@08XkP69z^u
zxRfh)IX51L+1^|!_Gk`c7j*k_sV;E{mp(<gEi*Cd+JgXbyYl19h|6@!{B64lG++G8
zr3IL1Nru2hn<^#$!mlYd{)gY1jSJEnnBBDP%RQ8@EGY|cxXUHt?cLxB2>0EtfE6n8
zn-d*en35#7<Ep8DdUGuutWe2aUXlW^=|Hq_c&Mq!FT1`c^@s*Gd;JP|9(0XKaD$xD
z=LujY+GH=}K>Ve!-W%D|B^ubzrYl{PajQjsykol}?jgntc>;7yrdSY3Rf2j%a7FT#
z*OFqdp}PIFMC-2YJ~g}5tX6PY+xB%a@wQAuh+D%zC~g4%7f-*au_n91&Lc8UhyeL7
z1`^c%gqM@K(RQ<}+Jgmy6f{^p?^qeF+gm#O4y1A>7@=)QtHs8vJt%K9R9~K4_zCb>
zIF}I3y%cS*1H35$R#!QWPm`H~>d(K@gHf_ARzs`SHXPZbZ=IlnFUmET7JM0G$`XKC
zY=1RSaT`SSDDhCpuGl{&;sAb$(}y6ypPyY!^FyRS0Vg0GP^j?|qP!VUk&!u}Kaozk
z%KVIYp4n&XVcz<g%-IfkF?FMsytORy?hQu4`qgC54$DD*WZrx{cOG_jzNm9-1M?Wm
zvDYW_6$HDWv7M-(6yhI}ND|X_l)e0PQf^AE-LUGO+ilbMNq~I*l;TwX9q}?#$@)sL
z%}}!H2fIhaB1e3?LCb7KLFG4Ywy2joQ#gHDb8e{j94GMM((bWK|F`;1Jo-Y;Lrn%>
zMS}TCT*S&uwmV>~2L}#}`HJfZ8C)7d?QIGy#vyVA0#nuNw|O2@z=}4~IGTgw5vVo6
zG;~`C74sfwoAq;e<*J7e*(Fr<Tnu8gLHK6(0T8VbnaoLV+Z<cwoT!ydsKP~7ExWMZ
zQ67t^`Jw9VH-b53vxLw^QO}jcYEd)QC%Nh1*Su>pkLEq%-6j89JOV4#$m{8X)U0au
zphcMk#3+Mh4*5&MrK!PJ0?Wl|nWLAu9Y|n&%f$u;@JdFV$tBv5rizO%-r~ikxU-D(
zqytiS#cCA@B)j6Cau@lHgqGe_7x~U4+E)~oR3DGi9gx~1g`P?ml5uuS5eDue7u6TO
zi;yqxV+B(ppq1|t8C~xn+5~5n-`|ifpNrmRl8{yvJu9>1ie&GSI-Ks}e=w_7WYq)~
z2Ae-dy`gms;;K))W}Uy3>wvR<e|Da#y#3*!apm=r*D$3u<SHT3rssoGose6NST~AG
zU5U!?8J`r@$ulA;ai=VtPLM&BEz{MgJ*#M;LTOBSR_p{mUs1SFCZ{^92r!J1->%k@
zy;88#JN}$j+hEC-Us1GbWNFe`ZW1Rl>M(kmXF{}<>?mjL%%fHw-gZ#^@RT5X#F?CY
z)Y$ri7*dC+x`wGLw`JlC<_=VI^;1!4KT&AQUxmqDNrb7og{jK5W!9kNdqq0}Rk4Sh
zO%x;E2xMTUKl6E~NJ323jpDm`mi#!lTseP1tPmZYsT+9U*S?>cI7rCcR-VJ}?`<<r
zrHqF82rAxKlrfi9{Frp_w_?EtNxXZoQ9bd)D1Wdi<x1i#zWeCRS6aV-vu$4g(gk??
zuo3n=Y@9`>9z1(JTlIcU+K1uv25BY)KZBK%U9k$b{jvu$#q(&@m@$%pIs{H(N|3;r
z)4vUEFaKX{q|G}M1pME{_+P%xp*XMVfq>czn-aV>tjg@m!0h><)<utGKyUrG7WC$k
z`Wu47>!9M<4tsv?)1`MDnW|_lM#pX(H~3za@6HN^@W~u!yY^&j++5LGTANR2b>O3R
zoSoto)i)S1unJQhz<2TMPHF)_%@B2nUaMAx_GIAp{4gt``!Y=)E`C}{|4&QHjq~3Y
zn7iB07HXho%Ky<4g~QFo|Gnhm)oI1=Q&6<|O?C5$>d%|i33fZN=9D_&uRu8S-*j3n
zUK97#it)RbZ)Q~H_#Z8+PdI;D{M}ZpIjK2(wcuAEJI@*vo8$g&&OCdQk^eTZB&`qL
z{@#gfBWuHde271n{@54)@htu`XJBAqW`g+#Wd1L2V;EW`S6d@OS~)!vBbd*ry^*y8
zA^jhpV;EWmBY=&gy@3&ckc$h3@bimS&fdmA(a3>NllIdqnUGe=$i;z>R@~~dSMZ;?
zz>j}bir9SeF#PpP{<KD>l{PXo(-W|9A=IS%#Mqb^2$|Vge!$QQewKZ%5kUCIZCL^4
zv-F=4vV6w>!+n|cFWdj8`|@17X0(;KJ^npUXD&Vo(vP?Y*v*5lFbrlOnbsP#AaE15
zhLLN*L8d(*x2G8?Uvz{FD{@ULJ<Tz4%;03om#`Ki+C+_;oDa=i05`mEH;9`Xud5#n
z?;kqHNsZpmyid`aZ!e8I8}Bc)Ywq{;zbHFbE<O>Rcx?@@3!9Dsq>WWgnB|9u=X-y|
z=EjHHd)ZI#<tvQp!RPZ=O)KVp){B<W{j=cIR4OIH`IwDaayj>j3nNr4-e>u5K}VaQ
zXfV|Qgu)%$?$fVN82(}r6&>!10)z?$0UNz4BA@d>h11skZ%7oo>wDH=K!hak>HF`i
zX#{BWAC2aQZ&&`WB%M!eE^UYWOLuI)*-L&e^0vQSSAN_EcYXwSK6idxWo?!aI3d2B
z6@I*;Z+bl!>Tx{W&wjYPu)c40yxr<-zOT!6K5o93k@GxlK%T9%RpucFvsAZIZc1+N
z*=v!;Fo0l@;<7xt3TSE69B2)6^2&1b^290Nqsc?pkQbtF^3KcA7sLi(Ho~LfvnoY2
z%LW1fqhR#tI*Hq1qrIrSvSPz&^7^<u)t-%Fr1I%khu3_$t%Q;AScNtkP;iB6!<+?i
zlAew81!@{UvkcF1Jx?Z+IeDzlb370(%-d{0V`1wdk{Jito>O?nkx&FhY-&6Y>BdWf
zuw#T0P*o4_YI8VCEU>hQx(|(P`>zArG$~$ClNqjpnu8sP6rp_sB!0y1@JUX+)k&1(
z^cSuOxwXZLV4R8d$G;SPeN)LQovxpkuumlspq<+dVhIk(B9qCN0Nb0DnsVi9vGRLu
zf_6LFV0pFyRVdkfb>LH2_mCOwqIECo&C0!6$Jh9(h$ZH{ci{(qF3~J%o_1***p-F`
zt6dnsoic)_T#QT!ra_L*^yc7w&jWYZqLZ{gpvFe}y*{}F*GDN0Zy$n?W7b=?D;8$`
z0jRGH-VGGVznBp?n*$7-CC$gU6<QB=R90M&8%WZ@Um<-pG%?1x0n8^43dTb`1baG^
zhD!mA5eRwRyfvOtNZhlke-Gh?PwJe`u5Ol-1~h~w@HjmYq%W~2Kt>W+U-Bwl29~}n
z@oCRY8yjU)KBY2!pM>=tTHDz5v7wer5h7+MxT<^XS^;0hbpCT@{<bcfvY*dRT)K}|
z+t%vT!aXeM8X-@VBCb7B-iBdA>S~UXy0>hTx~GntTH#wEGof&AS1$t`vJ6Jy^r2mo
zvTK$Pome~|o4LEre2=2Yl`K=}VlE|hrGS06<&bLBY4)|ismG9}U$0_nEa1EF<_4e!
zX;YNMF?@dzYT*o(HWL4on{}UNVE}bfz%<OnPE9iB<yf(;)$z6ujy9iZz>9ORmPZuO
zrWCZPh?TjYPZzN^_DvQji)XOa!k?_b<)kqAu_#M_Cy$5BsE?N3S7EdNn}vT_XmY>)
zc@Ts2(Oeq%*9~g59Y+CmF2yEE>97EZ9t}+Dh1;9AltLHh((89PS&LW`7vq3DtVpK~
zuHM;>G!rJ{uFpsX3rGQn?@QbjlXy8ygT70q`I!$zi*U+pedJO4l$9k0-zymTjs&5(
zu#ROv5m7QY^)&0}K_-!W8Pw7dh0ZzY@Bq3%`PNEu%)8f})d;9MKPar+Iv?ms$QjoQ
z)5KdvL%cT4bBW0Nu1T<9YbBfBrEXq3SilSpqZ!Ij+WRdTriq1wB7>~+V!kus+;#b9
z%}w66f-lCBE}MJi?tU-J;~hK>^(5Br;L+$X2%v2EhI6jIBwJlR8A+5=xAd-=Xz}P^
zCY7I}kGb>y3+iZp)q=jnGJGv9$7tl+TxI`0&z#4#XiTOXDaY4pzL}!34boq3iAZe<
zC233m5fmq}lQK}-Tma;{9IRQr`ly8HW|sDyUX_e<$vZ1+NhXz5gii5H12>Kl-{+%H
zrbE>QekcqB<@ARvG3=F?cq!d5dUr>9_xJ-+Inkt|1$TLxSa>Q&%YZ=gUjP!A1=Fax
zsQ~N9-|0QAQS`*t*UXb`LXf^8nSLY<Mg5%xWT&oGVyq?CjjScH((|KgGj+-da97rF
zl$Js4-z<S@Mtz#vm*Jp|c}=OA3G=R44T?9`ty`w`cUvzY%;pp_x$}|nnbkL1jW#54
z?+BE6iY{-2i|b|Xa~{YAms9Id8Dp<5IAZLeIiu{b@CKU3U`49gu?sI}_${S#OR#z&
zvZKVq@p_C?ri{SSZX!0ufmq~AUS5GC=DqhHnN5_dhc20!)pwCZDxpKB;j~d=(y&^=
zd~zh^=<K28;k4q+?2O}6AvS_&fD9v$*=e$k7>%JZuxo^1BGh2EfF+UWw4ue}RMYGt
z<g&Qb?3g?4%XTDYa>B}U3=kGW5hPKz-VlbW&&cy+jN<igjtH57htudKfPb7&TM@^{
z^Z}7b(a(gaVMYkqf)dWd!BBi08=x$%Q3aE-{EU)<o3b-aHHBNk(bW(dB)NCMOI#A-
zpsWrxl<R4X5Rb?aM4p}d654#?(`SEt2`IWwNfR$e=%l1aT)5MKrwMqNw$UoxzW8{G
z_I`3Q5G=l{p2HtaV~dxm?L-~Aq+t*|n;p{ge^gURsY{fEoiUjbH`~ps0Wtvd%px8m
z$3o#3VP$qG@r@*jK@P5U3};qpuPdhwP{gy!(L69He#^{5i%EEV%3WANJ7u2CL(iim
zG`jC{l`qNpj#V36lK(yQ1QUz9IQ51LYn{;g3WK^gGCzH71Xo{KWU3k|*MLbf5A-hW
z9*!Pezl=*HRgPxAIT9JijNUcP#uQ;xHq;$K(s|}|l{WRJ9(#zR0_)5oQ@0zdgF?s<
zH^z}6+YL^_;zGp{ZKWV6b+pt#B@JFImAIl`a@xvqU8`(bmqu(PZ4yezT%+pOL_m!x
z)f!E}HzqZsrL~!Sn<Zs7$ulYL)o*NjID3*BZc)txDmMxPN6Xj2B*`P9Y(W^3mM-F)
z@eCs2{ihl|N1i*c<X=qt5rZRy52t}Vj6aUFGTh79;Y82hukimIzSBMr-;Lf6@2d|w
z?Vas!I<>E#r`N3e>+MM&w>CBo>EHK`Y1r#-&kHI*u((;zl%rUfRfrtLi}QClz73JM
ze4673M3{<=1GovAl_UWyy5jVP_(|8xnO$(@2fewOL5gM8sv{BNQe$8gv*o;$phgvH
z{%NwVnFa@JUNC?sW<tBDDRzVcFGmp`gxnu{nK4u4q_8z2X5src4wbmUx>OOBGCFQJ
z@C?&DCU=b2**G}RU<F3;^dpnpID!svn02ny5z2N@g<*ogpn4?m=s5a}GPJIh?tJz-
zryrrL&T=<Mu9@dw&Z;HS>hcv%FIyXwZ+srB^suZgd-}&|QX*1PVgr##3?3Q0q|&yr
z^ra@%%p8E%HAh^lv|eU<)&<nucjpX1rXm3ziXm3QKE>7s3wX}b0$SU}=nSMDDz$V6
z=6Pg6wckT@6b7|TEwl(-GbvfaNo0f#>wCJ?N+EmHp(u2zEc<8O?1Eh5lLUU?!#^bF
zU&rujfC9^+feYcGsx5?6BV;r*U|U4H@8?D2a3|4h=P{TMz%FbhYEib{faWTYZk{aY
zE$9JtJ}6TJVJR4-T87mQHjZ=jvlI$x2m_fe0)4yFLsH>|1Sq3{l&~Yzi_Q0tBKH<x
z#aB6+kQ<PrE%H+47`JapY2VD*I{Duqxu-b7NqW@_``H#JmmSxJTVHfvufZ2{S}{b;
z`-f;y$bb4kN0NCei7+?o!dn{+SX%XB5iXcXs>5pCeyvr)X-Tic9Dtvgs!_orR$F5S
z(T9}lasa~H1#Dy}j0^#B1fh2#W<zE~SCKaEq@69A<3F=lY^I82ePI>D9beE4Ut~L2
zUDxnnLO417WdbVX{`rej3#@mx+NI^r0A)%j3BFnz2`#!(DB^R}#cG^mbjWNx@|L|8
z99IB8Q?gkF$I85u?0-RO$N|yg5CN?j*1(u;bN1aQM-ad01W43loVAVxR2v7@cUdda
z3R8a_pDs_)PS4q&#d&!ZAym|xr@&HFXMKmxxGoAfgae|gkDhNy37v7V#McL1Kw@cR
zC&3K=lw76rkj((MM)ODcciUo}ynRcF(i;TdTq?*e#Z8*9`=#fF4e(rZ;L-`7l*lTC
z@46LdnAdk#vf;*#88458jaJH*Zjl>;HRYX+HBC4pR>Gml+P|VllH(mscO6?)z=1Tp
z`DQrI$6wYFyR<y>9}XJ2g_V$~sdp2ueQv9ylfl07d{>)U2&|#(9-Gf1%npn}76HsC
zz9232)X`EmIwJK7Y@YNRMVwDBT4i${djv2yM}7yC-UA=M5Q<2el{-;?KL1orIO!;2
z_7mP+%fBR9kZ`6IDzO;0z|v5=EmDO#V>+FgE~ciUUac(lhJ`st8euf0LAcBTjvkvD
zH;-76*-3X|K&90)X}sO$B^BUM+hL8uN|C4Gs&nsnEPhB_Hf(j~yM%pjfib>NHOa17
z?1@mPi#q<g63PJY&Zkhd3IrmT2Qmzm?6&&MZEQ71oqs+L4GuT4(zkpRm1D8n)=@7G
zDwxJpRPs2ccA6%{xJlhMoqWrvv<%U}|586~DiVR7KFXmTF<G;q!=Mc(mPdgSjX^Wk
z^jdBKYtYTZKI}q-ghdM`IRHyUy&FikI6`)8Scmj9ZtCk<gGI+tZI}h;BYHm^RNLYH
zalc8xvt&nKcuSi}{`#!5M)$H#@Uh8B2D33v$X+|jgZVH`7Jp1gV#oBM#t_s#1~LTQ
zD`aj28j-KcM23J;rC;H<yNhGIHgH+npbZ?eu9-d5KpHZFPr4LVhGdDtv+vsWJ#7vJ
z>378`(6>b=zO{R6GF`S9YdKKeZ$zlew&3!m<NB?@1-j@))c#JnU|r`-OR3|>z~<kR
z6@7q@D6Cf^1~3{GeSyOi*_Nj=ebiVYiv#kJMQ8yuM61gfsQbie%UcE|@e-IBp_BOm
z^s~MU8b`z!6*lKen>?d0SF#_wpNGr)QU?n~jxu6gZU=0t4@b7VU@2=6l%<Qd9m27k
z*{Z<^_o>ums;!PFm&YwFpuFfqMmoY{EEK5IWBlsGhJbck!25x*u3Mc+KpUF1%wD!3
zz=OIJiOI7&c7vb%^e0KvX?1}l^95walwy@vJiH?y3M$0x3rHNG=H#RWPoIPjD<PI;
znU^w;Awv!DuvmTsVpYFX&r%pqo~Inma34RnsNKNW1T22uMU`W9C^dh0()cH|<81^N
zvcOT(Xw0_!Wqgh<fQ(&+el3#J(SOmk>;PbnI9Zz5GQZ3#wk)h9&vOgfo+C(@DzNXS
zZ~L{1tbKAwo~MCSX#qX|;>YMZf3WyOS3lM~&S|_+Yb2rhBVWL+G0y?sb8NKau9mG3
za}djI%&6ixG7GpSAvf~(^vymNSvyPl>Y5>)$z1hbmCSR!3=dU6pfN|IEW}4I@9Vzi
zqfrOrd}wd|m^K2CaWjL+WX!Wl5D-E9&-F~;%XRDfvCxt9SQ{T*=O2e-`K$HMV5qI2
zP(D(&zJAc`rX%rqT1JwP_Uc`+YnE4I>S7MYt}MXKR=En$rBY7Y{>UOJpu$gd7W)Qs
z>fna1z$_-fr591vq_{*P>LcaQqU28grW5!cjCbrn6a+rMZ=zxqnNEA5i#DjEz<u%|
z<&^HZE)LXikOz!&kY`{5;Ti9phIu$<s}-=@bGR}YIFbz$8$n|f)_!HJuN#X{=H$YG
z-j7Gro^k`V=6z9=tTAqthw-t~7NE!HXNsIeQZ@JzYXSPJDUW(Spy>O!M&58L^*E4=
zsafKwyLmM2IGteG-7fy=;)fp3oZ^OL^Q}7X+i{k62gc?8PV(B!+v5-b<E<b?GBv6E
zz@KAOx}zK@&?ElXB5N)_rG2=|d^*#om18m#p7mnE+B^-^{#TrV>Oqd+=<NJc_U3-=
zn8=?U3r!0<YyeoC<}x8}P0T?<djiFG4aP9I!evHO&mUn)H)l!<voK{BsfuON(t%}+
zF1&|b3zRfZcb5JN=Doc%l?&xuOdKXUU?v$(lY|_j+yN?ZWE{=kISaQmYtsk5xmuq#
z625HeNr4vR_wGr@G#@Fs!;7z7d3KXe;3?f~vDU>SGY;f-Fej<U7VDk9UdtFrMm~w=
zndk_;FUXW@Mwz5UPKc_-Y3ewCBf8sRfoMQ42>z+fh>&Na0oQv*!h%h(-DbSLv{>!n
z<$-^r>Ye(d$NRld{vi6}5%Gem@A%`<`~6bq+yNPovk<PSO3925jdTKniSDLDO9!os
zFAq@rQVxyAFm0ZhX)%Q<=jOpXLbpMQdT>(SC~#qB`m;I+P`8)2KMyIal!<aI8udlN
zOk|J&uVnHF$U3{u@`S1&TO&j{Jc*$zEq)-Im*UIud~j0{#O!|3KC`CAstdgkHLV)e
z0HJ12Rdy8%Q0&CkSXyD?$@2tz6~Nyn7l-xNuBDfkSQ0G30H7*%-e<HZ7C>{)4@`Ou
z9JbwejV(h(`c<7NuUG$$AA0_|Z+h!1%L1!9j(RYh!8J>BcpA`@)<IkgJr&$&<Ca%W
zSq%BE7op`_P|}Ye22g5eh)8JSRZj;IPuIXBjtdAi>AY~Wo6sYO#kT24gZi4QsOiZs
zJ#*-lt5R0|)9tc7!;k?VbOHU0YLxioIKU~*Fv<4nj>JGP`Za9q&BDURGbgjx#vwnW
zt0NGkmXC(V`mLN-W12ORulP^MfjpFgzG($El_-Uuhbh-Oo4oM$VPZu%f_G}DLiSZ1
zT#}&CjyJR}vIX;}M4=&_*|E8dU<RL`VD0+U>~DB7l4iuOx;gad&d-%Mn^T^ik&lLg
z6qYf;(U&kL(j%g%z%p2XS2;iwk}*Wh7=_&XZdtu_ap{~_t3Y%u35<lG*fu3>XZ5yV
z6nw2%iZca9WiqlO#~mGl3o+VAvzoazbI0{F<u0$K<dm6inFBfa5>iaUF;E9@PNP(6
z<=|u53zo>DoojJxFklXXJ`R*xzXSIMW0dKaMqeDDeLoP%kUOP@(YoG`$Us0St<8RC
zbpqnUOe>mshl{K~Z7v-q5{UUt8%)B?Q5!b|y@aL428Qkoi_mH^|Dgk3P(g@P0(bJB
z{|i>}cQIaxy`-yj4pp57egIGkcv&{1!O;`Tc&bil&S|<l#wn*y(FKsCCuID*dzV%^
z_zo73neLlOzh!acu_6v8WWGAfjliKu!q;Bvu0pFC63aP<@h2;nFO(2`N)g8gXPs8|
zP*9x^hE=~tk$Zke^HSNsrp$;BKI91juzKmbS~zq?%G1kuZP${4<;qgzOU7GEHG3`S
zseR`OfaJY_5}!fIErflW=U|}=v#8%xqzzCr4$?+>+z8_;vw#KoEvNT?T;Pwgpzz_Q
z0Lx*fOsDq_NjZY#rh>w*`%TS1@3S?+BQF9K-@*FM`}h<Uf=a?ejp)<UsRD(YNQGR|
zGEew4d2$^CrZ-r-Ryb=0a*k+s(Q)66B72eY&<u(-eQKt|QUsyDOahJYT)vY7>(AhW
z>8|vu!74p$SQ0^mB-rIinKjn0CQ`rb`Mv$BVhryt6P8?W&`L|N5bB17fOF{{r<y!0
zjLtIoNcwzYF6;9@AtWuOJnp~wpP@<CXq$F*-}}V#Y1gsP{ASJI1r>cDUZ4+RU%xwD
zW3`S^XRu+riCvIse0<%2KaBlde7{oT)o3!g0l#{+0d|()va$HMY|7S1KLU|r(&O2i
z>K??okALmH)D%519Dl5|Dv(W5b=!u0|6)wo^&;OODn;QN($L1O?|5o)b-wrxtHXBc
z_@RBcfeyK*$GC1tuieFoSFqs9*e77x+xG};V?7pwjlh8(Vh&9GQ;a-(u4kQ3O`xCh
zR7~Ocn$<&;ZIXjx)wOz>v8gLHT*aYtM8Fi#d&15tRF-&KUIQeU53W2d#)bnWNv7tJ
zYDG>Zbo*^XWz_X2jKkeQlKr#YnW*#i#lHV0oKPK1wQ>#E?E$RX0E+-ljJW%4>K=GU
znkRuIBuPAi)ye0l`6V7UYF`Mww(XZ_41>AgWlN&`XqFo9NR+=$c@zufPI^1s&~JHL
zk<G>1&7~|GPOJOFcBt76@R@~Cx}{J$Zn^8zhM&ha0X4_sE@|Bg5PjE>miOfrvc0u)
zRnRsvm}!^i0ar_P1r3n<uA(FM1hr-*taH>hRAS==EfcikrbI~RPvC<2pvnnRk0q9M
z%+>tnD=(A355837kFvG|)Ov(l`hgzvE8l^dT%C`T)~WNYq7F!cUF#K-Y*M4Wv9w&B
z2TjK|ey9G{+VGHZ!?)A`_1=(frr15w2x9fnau5kV8xAGp_Jt#}@m?MBuzy9=6bD+u
za^e;W0F8f$6M|j|))^_5r#R+LtKgAMuekRm#FSP|pP+yW9d!a?Cd#h<n{$K%48IOd
zo3zb1>s3TPxPCcN{uXq;L*rFt@$by8#s?NL&Vh}YHx~P=#_ciHd8u&pkYmR>RP*pg
zc&W3?`(6lWvn=t6(Xmp3odsrEaazimcd#BBCAwemu*%a4Y~dtA9D#hGy5&^1>@fvL
zSEBiefrZ@fCXn%?96l!e(W3FZJQv>mt|dAK#@-(5*G)}XG{?zHbst!JT1kwrA8@f1
z8Jm|d;wG0eo8KLQ^mTZ#ycbfu`E9(AfG!SrX5<K(eCZ)Ru<}=M2m8k-=|MOVmREU?
zRih{Grz>xtUUb-c;l1SwYG5B#x{Sx)%gYKQX_Xl@Ey@-#2EB$pT8lF@?Z+!T2Nr^!
zpon$0ZKq*@t^z9%rf@%RZrk1Bf^2OKG62orP#KZ)H!d8x1!ge~u)R(^@F-A2X6NGt
zE@9`U2x;zy0`J|qB=V<3BbZ1!jPY!S8>J~ZAddlwIrs~V_#V{^VYWGk*X^-V_G*^U
zPlM)7q!CnU95f8RdcJ5+oF7PLSR+U=60S@WCos}LHye`-?r&b-&vUQcPqJV=;N5<-
zC06FOiHJ$s#!M!@7M{HXrV!h<yR%%(a;-_({1S$CEf`Hv1>_PV;&3sx^P%H$nY-*M
z$c|h(?;;x%XQ{TmBy$Dc9qoJg(3d;69Z0e$K{!ZWIh$A6X06;==ym35;!>NCF(dNZ
z+=flwhjw3~*sYO3@EUYpy`^kFWxN%wUFYGL89+dmtTUL5Q(ZStmQE|SOYCYCn)Xf?
z_E@BAUW8c3bXbGZ%h+x>=QMW=Yf3s=-KD?~Re}t7NCNIgPp^g@i6vZs1m9lxWi8Xl
z8Y(aQ+(uD8b~w4K@iLd@Q2Z@Mf930wBa5Z2Zl006uUJ1>wCz{!VU*{{`s*;c>|QRl
zSi{vnEtuBfTM+G4!{ZO)FWKh|2h3z3E`8dgxO=l|uj=1RfhrMqW|yVsNr-Zn`P$;3
zQqLpD>+F|%VV6gUf3(FZ5meT6-gLUHm~dldx11jX$q+49UvUSsML%KVY|hFt6aMtz
z1k<SaCR^yV>yEW4P}D;`Aw{W5vp(!$hr9uDjDP5>H}(jXNO+@$_j7DGex$U<ih{3Y
zC_ZWKrYhl)Y@yW2jbD>uQNdM`0_-II&<@pVG?48F;-;1{d*n9$us{!I*!|a=@HNW2
zChMX8JM!0F>$};_ro>F=vgS^1o5*{#dV0Llpm`KJ!<6B}I|q?taS3333GkJa#(eDd
ziqV)X_`aQf_y$~~ICEuNP3JFzVv@24h=po4`tV}nztLUu^>L7Nw%9y6oz8y+!z*Y3
z1yt8iLGIU0_)$MFjUXF|k*9{DL&P3+RO*k*#ns6pc-}b%y{MJZa8MEvmVj3&Daxr>
z__S(Jd+ELm<d3wFF<9xOG}xDJWre6_^g33)qBC|VqsObN^C=nu>y&SM72kL*xH_0*
zL<4UZ0enL|{J@|1RhhwTYI-IyTGj9dR)E~{3Xp|UyO1>ix8;toaOK`|$^^iN4%JdE
zY9duaqB+z~NarA5p1>rTfsE#_>&B(F*-@;88je_RGUjT(zE;v=nG|<%OIF0cunL*E
z-%VR~MVHrm{wQtWI$Yo_<F`5IEZ@6Eq;cggf3Cup9CZ6VIV{Ke`x(5HJ!?6Be}Veh
z`RQ1?f-6tx$Ps0ua+rDMhuh{)maanq+Wa&HxZ;}fxMN|YoAwEI$Zs6a6?W2tae4JW
zFDq`Q!)y3Kc-QjOfZcTjSaom0*#)%|#!cnE{_=(B&%#D+%yot{q99%i*LlE%080ZH
zi7ft(NztpZQM-z77FrlJ7?dGI&~)<KuQGug$s4}*z*-BpWD^j8<v)W)XL3BxueHn~
zb`*NJCkw*+cy^7>R7sO2FRrW+o?}%+v@oJ|OazFpvT|v^Sr?3G8TDQ8sh-FYDg^tH
zI6{r6oBO*QR?L9AW$+XI#({v;Fo&1W)LUY;l7*=Bomr4M6*Y<&BU`YPw^o;0MHwwp
z`F<l~QmcYy(_WWQ)0kj>MjcOUmH*qSe?^e|P*QWaz)0>46RHu;U)T+sGbw^0ms3#a
zLEXG@nHv1Ur=lRfn%I<oRTfkFr2}Vg%o@pCnP=4O=~<I%bun-E(EsI_No3Gu&_&~9
z8#f$1<@RohM}4E}#`i6jME}+rFJ=vU+tbs{4zro_CvggW;HVi1+BC4en6PwryuMg~
zV(^gkh`^91G5qyz8b^8vzjl)-+%-%$VWpZWrUXWY&vnokW!AhOCs!W0bK^l1MW4j;
z=MRoPRr#b%-_nB*srgCdH$Kc6CO7k3jEc#Z>107<cb{|HiY5ZD_MzbgyjNtK=H<tS
z%Fflvoq7MVvt|^Qe9YLnd*6a=ajVX<#JOuJ_RxJ|Sxv<mj`k_5JwfP=5kVaVoBeaP
z;>H?L5;%33ZtYrqJvN0AOqKxWzOJv=p^ie3pcFLLY`^`3zRS|V+1yJI6A+ewRw>EK
zsc2Gf=$Ec{?45CSm5!r4P@CWQ;>Syb6#?6dbJ>=D3tjDyphB7!s}i!vp-v>4Fy|a9
zSO|QD=!rA&2bWcB;mTlXbDh!M0~K-vN<4ucF^7%j(6u<bCrP`x<y%E0)TFo<Q-rxI
zjYFg`Izg=CvAfm_cKyic^;imevIQg~uF?^7=qEd~20z`euUEFh-MstjZT#Rc^Ts-O
zGfI9Kq`RQ)ZR`Am8OB~l|10=Y6Xg2PO?UDA|IIok>-2s(y^>C=>11-A$N%9sqa5M{
z9bwc0HizI0-KXBF>Qz0%_v?OYUqRK(wC5!0`{ED;bpnBdvgl>v^V)Cy{G?|z_<XN^
zn52nW3rJY%S?J#A`aJ9DxlS<?!ZP1(-$dgnUCCtMK%%7X!6U+kFWj=LZDncOc!J)g
zd3K%d9a-DxC^O3?ekrEoIjloW;bkaeOyN!qeksO36Z}(*>HDN=F-N6plWS6pr6)F|
zYMS~VB*R(bsI9MzQ~Se-7{_;v0<I5oW`-a`KC2Tyzl|8jzn<%tuXoICc0oF_9TxM`
zwddC1(DcVtJz(hh3(Z9x(}pD=t@Y-2LKQgcQd_-bw>F0A8mc@gg<oV^k4d=Wu>5L|
zszJzj>vexu+IYI?zVEXBIt=Tqw%Wp@CA!Eh{p7MY?kqH546|CqQ)!s3I6r*}7r+Wd
z0n#<;esP*0<U5D@=&_k}Vsca5AzobPrv{XwX^Triw|rTEI}$H6sNQ=^wak|Rc6^kL
z8s=Mt6lO%Hwp9^N#Z>GtElhOtl+~d}vgnF~5^pft_6Bt>U*{75<BJ{!F3s<1^+f?J
zK%?k95zmF$Qsp(>^<@F|5teAv>ZNA9uhsT#yq$@qZIVirXu}3<^9#OAj^s28$OAvI
zEyjb>|Nj?3Q)6pWV`o#NccA;Ek&(2+fMg!H_q;t>Ma#@c{B8;V&Nfjm7B&*G2E9{Q
z!`|-K0_i>v**?K;TiwoF{zW<}w;;uayRqNB@Xw8t7jcs&0_>d4&KI{!tq?rT&TbMi
zAWWz|L`rtzEtx`xKqX?6XF^%3O9qIzhb)AS;ONes*Q-`BPxzxj`vQloTgldG7>_Oc
z>l~s_p&n(ulNjYk8qP#3C1w%%1V+~)$7uo)=TMlw1;a^#v%-y#p@(^c7qN2csw3)(
z`J>&GBAJU#DU}_H=jToqYnR?>9_AlcgN2^syEVXm`yv?Jpys6zj^hr^@sE6?biauB
zOekZ>wOFnKr|GZM9H&4aW$5==vM75MK{sq1jx~$zaSJ4fV+wNkZ*qRXY`}+R8h1HD
z=Lu$a8*SM=PI-U;uI<sHQEX${`4-aRP(vz_MG$Bk>WJYR8<c=phwvzJ=a<O7#;gAZ
zU0Dzi1PVhnS-)(*qLtEg2*1($^!W()$nP>wBJ@4fZJ*{A1VJ!LLnKAYkGWhU23HK9
z0}1VrEB%r_q~|EXx}%Q0O@l6hk(Mw26SaUw?PqyTJaJE5ASWTE9urHQgR<o1J#M_y
z%D~AMd%X1BEwqhL5BdhU=>*cC9>7nTGk5`de}(;3rm1wZaD6ZW9fGQdHGsh~XAM{$
zS`Tj?<X&D{_C@L<2h<JhaG~x2hdD>ohjr26*;?8ZP{4e+j(s{UaUzaN8-5O=*FJ~M
zo{QnbY%hf4!;Bg`8<l@QtY6)Qh+tTaNS!#{(y#xt!<+KVa@Fk7;1n1_%NXU-Dwlvx
zlpd$ycRI_bCaLSW@~eIt_j0*5UgQ3Ft3AzU3~!0XyW63vtTx_VHQY<}b+#9<T?^aH
zp#+<i&$M1#5`xc=k2zD-s`4e!kf_di!L+j+od?Zq$p+;d{>2KW+bd09uT%P1zf;;(
z&^TezyjyghCKSER#N6<JTl}Xh9z0H{tE%F6mH8gdED;{QD*qC-C8P3?n3APXw2As~
zYSc5c4skF4Ue3Xw?^zgF8$Mgviq&&oRS_puF08*VN`9dBV5_yOOXkB$9uZlThrFZe
zl!Q#rp_FT|)Ahvbhb$=nI3$EWRNs9m!;!OQn{+eEYsVN)Ke@=Xsq>)j?e5(~RfvFw
zl@d!@Qq2=?qU-c48s8jk4XH09950Ck%Nbb_Q^~7plPm65!f35E^C^n5FLx_f`qicg
z<rmQ`u3}0Xsh}m%^2Jw-^{d)Wg@EdsvWq0^*K5z62JTI>-SvSY9mKOwV;i4irGRmr
zJ3Y%5nNEWwvg(_T;}4_;T-CBtQs=5-uJ3FC9+T!H(yoW1)w3!FPsWk?<`xm1_!aak
zJsee|fF<fDZp&&7ga`Anc-7y*R_Be_H!3zR$QL~?X_@gX&9PRX?&~YDi1PT7Hdk@1
z9)V4nIFS_jj<Sy0Y51U@7rK>lla*498pn+_+h{pYkZ&+?i976qvv%T_d7CpqNpRzv
zn`hNp9s3{A_!sakRKaoX^X}Livz|RqD&Ix35erUTCXd}gHx%<Nu$~js4tudZQj#`j
zF_jp89Q3<mOFT?JFqQ3ku1*;9&i3{G$fUc<C?vJl>)$U9)%v<_e()I-JDh65r5;P<
z1WqLg^ru8y_>um|%nj>PM1djl2Nldr9ddY6rP83s_cjNifg^VAa1`I_Z2w`g7i`fk
zzniYPSzDrg-O-bbGTkn6c%0iTpbzE1fR1Ms>VTLB`)vyxbRvh5@O5Mp4kyp*x~q~5
z4$5i|dnBhB6xl3pKv&qUc0ewQI>#QeFJ~Tl!NZQ-GCpGv?Rl|}R4C~%M=!ilTkY{|
z_S9)o^xI8(j1C**w>|;IC%xlkK#ENZfSXWq3_NB0TL7t3p~x43Tm$$?NW7alJTIUj
zkK+b)>P-vCLh;3iqx>KYlTD4CXRVs*TV9=8b#A*oQgesBb0aEc_<Wm377f*t%E&|q
za>IJV79tni&9(vAo}-n;QKZI9smHrYuaV<p;$-?G#mLAUs*1qu!w29J=X5~V4Gsun
zqhZbknk8!o=(+=X$SE5)WYnL@k40OAi3<ccD48bE=)#xAOrP*N2!$glu7QzsBJbNe
zyW;C$h2&a356&vC9jJgBQQU4lsszMM-idv|>{+iv<keb6JU=-KtRvf%N!I;HV~>#H
zh2-}!03<wV>^+(^g+;&3Or|9?z6v~^n`F<mC{1{Sf(Z3jE15F%oK9b*un;+FTh)=s
z7odAOk5XP>(Kl#^`K&I@H^^%&s8ijlK4)fZV!QTxOZ4~xd}Oz8VaLfvxGPXALIRx-
zLw&2OT`iG_u7r9ko(2L!v_t8p>ckCVRe?*eNLL&KDZrFUwBlR|mIxgy=P0rfb(yh`
zU?&VYB;uZeqE?zP{4XffW_beYE7i8q=8z}lGy(Ns3lBEkU~T}tK&J#(m+D03)6(1E
zUiF?JJZrt#Jot$;6O5MD2jkvLxEo_ZTb)Z||Fqil=52Q>g?-k^N&B_mk;g{m13yh(
zNu^+u#o4^X3j%l8&@DT76`hA9tPQK#Q1gVx<Z=CEz8cd<x$RV!l!orM0Sy;l8sv3R
zCQCx?(+6+5EUK|Fz+Wr>MC8DPIxSYK>Nhn|E9D4iiz%SeVV8tjS2f&N+o3Z$(sWf$
zL_#Ju6>$Wazg~HgPjg)W<tDeIk}|q={&-aF96LWI9Asg3hy(mspKk=tsT;Z3mg1PV
zoO4G2dXTn4P-|9$;tk4UV?+bk2sjHAO&siAj<&#Do^=hcfj2J82GzUML|{@3h0Jp+
zg;<PX{s;?(@fAg*0c|@ExXqW^t3C{4Zjw%l9LFph6nvQAp<Xx!h?%<jN952Og?}sQ
z(fv^ZfzF7;lA_;j$enF1G<)rf4zIDtj5u|HIQk97;J9di3{+p#N{Vt9AOq>2bm4j&
z1d?7ORCT>7!YtWFNjT!lqx5^B*<xS}&og-I%~Y5Fs||25cI^nVQvUfN=l-dY+L#iq
z)xubj4YcM1APN^O&fYA+(Nu}qJi!fVUSuSj2Ldd%7Xtr12WeWhs_O?ubjkq7+)k19
zdsH$SG(?+faZhgoKn|V-M*|)eRzoC1*v$)ZR86!6C<pAqCwlT!DX@x;^*X~SAQ};h
z3F8zfmhD8NTFG5b<t)DtiJLIz1cnCAklU_=EulQefvSwCZJM{l!>0(LOM#nT-HN|$
zUZXYA%(0)idWBodoGyFg^srx{(p3enA9rJVaW~kR-UaZAF4*Mg<D~yWR=ud&7K+!-
z&e!VSJ_6~!XFvF7kKU>o?A*h-SyruN6?vuluhPS+W2%k5p!tQXRlMIZl}qOf+Znp<
zrL3=2$-S*O_W9BkhO1rLjh`oV!Op+QY#vKix7R&7K_RVf8}T=`|Gf`iLAcN#3Nqe6
zxVY3@xs1(udTHfO9Bq94IM~L+*$)hMzPZ)qZ37iTys*Tw_jAGB=*NueZ9OJ`+5V9(
ziqVK&(jM~kM0(KMnnvoib7{>ZRYkBdZh-3UVgff3?2Il@3)`O}YL{IMX#;AHyV1SX
zWjnZ?p;D)tT;l!vQbzRrZhwRd;UZU-mbWdOhalLw*EhPiRc~_l(z+v|j$i|R$j*h8
z@Utaf>JOW!C3<+&Hue4x^1|-rcNv>ygo_;yU|Y^M{{mW`ws49Kt~SX{cNbPQ{Ljr=
ze|9<HHH$v&WBD1(e=_oYj@;GNjJFMk>h3d)VEf!6k363g5<FOumRD?TibEW2dDevE
zbK|A7=pi)1ICFxf1I58EoZe!XTab7RjC=XPfIPC7MYePt5nhBt5q~y>LkL68^fYN>
z-t;sZ%!^>a=i8ise~apE23|(kt=K$cOJ5~CJ+k;*cQY_M!l7~ACgLH)-X}p>^uG{Y
zs)R}{gu@`Ks9tuy-`luM^S$hOSOgQr%(u1(`M0(*SGH^>ri1HYZfqvUQ$#=aqd8~>
zx6`YkG{Qf{bt3``z+wF$51(rd4IXypKsb!xg<f~Toxu9|^0Z^eW>Vef{JEm#FUQ+!
zDu^CztRc9;fCA~u?R0@p`n5aT39)3S%_##WVn&+%Idtd-u}^L{JlktKHZm5BjwiNs
z#=H1Fvd^(8Zsr<rBOFS-pp-e`PNX<dudUj#HS(*C-kSvjT)BBO8ECHTXDdaE4mrxx
zk)>}g?@a6d4`pv17Dv$R3kP?1cXxM!dvNzGEbi{XHMj+LcY<qhg1ap4t{XIge4F>2
zd+vAdfA@K2x>~BLt7rDvsp<YzkE5wTkm}_<DSzNm&Kl9$;>nG<mT#M3!%N08s=(2k
zO|8>)+h}aJp2Y~9mc?^5hK05F2)i2K#E8#oQtdMP=JRU6NYL7`XHApcLnMO++FDBD
za(Q}O|F`>pKWq!rm1VW<TUpnc1A9l`uQzx0*QHP+@`(+tI-xr~BL^I_bT9Uf>5Tb2
zyiDSTFLgVVM0-R+6zc#XzuJALm%m}(7maP+X61Yb@Fy$B_|l1JpqvX1rG^A3wepNB
z7g|vRE$GDiRw=o3342DkD{I*@&KP4RgRe{O=2!0IERZ<3T=z_BbLjh;Ml^k#Z3&~=
z_2Dh2Ej7!@odX&Sf{9yvl=3a8JQk`2-ACZFFLGG0@8<vcDKK~Q(qO(7ds&vzgS&Z~
z&xBzsdVda|ZJcuNJn!Z$K;QWpM)#xJ^>IVL9dWT4kT5e*i5pTytCJ_Sj&M`<V5N-p
z*s{yQhYKjfTRJxBPk2HS1tStF{F=IHY~{|T@Ch=^VR;t({gU+ixPy`?s8tq$s?CI?
zAmP2qT}5(ZOk&ogSh8phS$pyx$x1qHSVe1O*es!{9BpDx8$77tENSWER9F`T2~2u6
zeYnpHQk|6Qh8+a3N^#+3G2z{&HCosCwl($cIG!8_{7O5xfR>8Z=H+xRv)cMNw`KLS
z%}$X94aSCd*)unX@kX^>$q?n}UO#|%-@<0-3e9oOg)G+(9oypa;bRll+_QuV^J#yW
z($D>Cq&>^WNi!1E>v}Hw(nY_k%Xv9WX9sp!ysO-R9E^xm6iKb+DsV-m7CwN##pa7b
z#>seCq%28aF?9!iBD&*s5rs6uG<#KPj#j6x0#CeS?$K<~!vAzpMr$9*`&3UPV(P-|
zrMCd6aCMnzj2~OlCn~58Eh1W1-iP>ml+%p>!o*VfIa6>xnKnzp{#iDW?^GApnohTO
zj6R~REc0p2x_=^_jf%lj(q|s+UdpI{6AbYk%f9NDf@|gLRv?Z{Z60hK1kj)5<uN>T
zTlWr2`oJ)!^99=ZfnppohY~h`y_0UjZ2A`$nQF{#d@1ag_?qJcS#M`c%ywbwrRGsz
zdq}4+uJ1QL*KTK(=+hByu$?|FJ9=AiFD$j`m>?Y0p;WpfdqCM1hW7PG4YiRNH5U{7
zsEpEw_zYS{Wvb10TogxbrV=uir%JCvxaf$+i~<5F)tkks4F0Y|PnyQMsk!$2iXtXA
zbg#kOp#v08hACjzmf0)(&F!g<(aW*L-@CK1_b9z#?w2FM=Xzb;a)H^XIA}uyFC4%G
zr==L4THo?0p{BP&&J`Q@;4Un&fV^P!;BLvCb>`kfwC}Ds956*dHzDWV$2ia5M_Z=^
ze<ly{|Ep7`+wv)qCWZe9OylRRhW%Q~KSogvj7nP%)yakuD%F_qNsy)TVV7&VE&Zx)
zn)p+1GLKEQchI4Tgmy~Tp{cNno{+_f{_K+aVTl}Ha~fF#dlCatYfzd4ez3Jnzf!GC
zg|EJ6d8T!&Dk3C$hf~#pg+*tn(+xjb0fBY-!@sxZmDdeN3%)txh>SxuI|R|?dd#}d
zyEbUbC@Ecl?Q(GgahT6!sQACMCmJK%5M=0J@jWm%qBANSuf3fUuh@PGJp=Xh<Q~VK
z*4|f7`~{G?$sf-?Um+k3^XXY0!RxC9!WAZVg5V7{;O&ojD2E<<HqG2eB$+HCMf98~
zH1naTdz@-XET;oj5Jdulz81H%$!1~uUUPVScxfTnT^Zd0D}t3K>90&|uXPthk7w4v
z#aol9$J2PnZ>7FM;uoRri{5J4dWOBU(<GW?ieOl3q@7X2XN7D5N~49IyFl7$oa+=`
zHL3*zWc++5%`TrV#s9n~+d%edqG&m_KJSOx)Ap7!nn3*9XG$LDgW}lt2k+6@&tbwm
z*Y+JgyftM&pAsUR;Za#gdJ9hq&fxWD&3TiXMuO+%g>juV67FBvu&RoQ;0>t;mYp=C
z!nPLr3Fu4xf(I^>U@nvBR}0)1RN_x<*>wFr4X0F#0VL;h%)pE0-qfUG+jV!gsRvd%
zwp`IL6-lJDf&6Icas^-<HKmGJ6_J!N<TVFhyv8Kk$Jm&Po|{V}aK2<Nxh~MB*c!=e
zN{w(|9V;j?_LTTZ38rAjqTksl!;euYB9(a(ZNDohRbnm=KuYP&puwEd@QT2n#}5ih
zf|L-IzEnbl%vTUmwrPchgwk+ijd)OUnmSVsem5N*?)q2Hi{vzymN<w>Ew<9_q!5ki
zBro?6jwbC{H(EMe$h4!MqLN_2A}AFb*^&h>u{3=7MOjmdiSD7IMO=hwZ|cjtm?F|-
zhHhi2zar#==ZzNxv~;X5S*77sqFZmrJWQW|u9k+=6(}OXQQKZAiKk*`^f1to?mz~$
zS6?$1Ku@R5N|X!EN>lfp<YhKX#m1-AeDe9CO-T=t6#eSc^U*K~bNirmetuV9Dey~6
zn#tdgs7#e*>WEaB6ftB0_ErQ_;blI-g}j=_BbB}i{e|^3o)>a=d@*IA)SH+;@FyyL
zdJ|azYE;~8*sN7#O<&I`e?HC4Hvy*vuyK$RXdQ67Qoc3z{JOLg1gd)DJilEz=R2o%
z4g)zH9Z``$ZGy}Bv_Em86_puUhivcrT(59bl@iaX^_BM9k?-W8#jE3Gg)Hm2N@LyA
zp+CTfm+9_&INYC>6eCXq5+htgT}2*g*+ag#mVe45*a!;(F<@xii9}VlplO^PW2U!J
zF$a!ddb*bt+<Rka>~YJCU_@5B5EbtOqhm9vn8~HJdr&p*Ak~wYcpU#zfbjSb6%Qi(
zPlaPN;9OYd^QSsA1RmKdE1<PxHz5DU&YNt8k54!-3~!c?j~K`sHr82=&&q?CXK&|%
zk%>MjCAe4tkX+Pjs74sYsX4zDt2ytfU^lD#Y({s;<JswB)76sT0Xb~R&K87y;_C!K
z{JUzx9%YUg=3rM7y5q^%kL`iLgf_sT{mF!AyE~8_(;x~d!>33cp99v}1bpOIKUJ2;
zTzbg@Hl9iMWj~o9b=(-&n@R69ugX6%&cbnS(&??AQWn%Z9<NTG`eCPcOqb8%-lCTd
z>nNPnw`ZJ%l41LFGLb7Nzj!{IE_9ff8T7;a#T}TCKXB`HGGR<<6$<Gh?xWuEk&Qc@
zvF>r%p#_jVsZLu&_ZZHXb!x&`DeHBzppW|mNqK{w^-nJ67gxY=%H~76Zd-#qgYXw|
zna*ta9j1lXyPh9Ff95}m4j7luueF1~K8)WZ1`!osZVV!#<~fjbqGl-!BJhe0BCHqA
z#IDYbjV^8VPF^k4x~qXMi4OH2A6sg8w!8(Y<Uu+|>}k@13-!#f-UqlSPbX>IPHRlw
zG5c6ZCFh={COV%U*!PV8Ld31Vv{#srf%EmsOv-R%{^p%zeirFR6`181@(LpA+y8Ta
zJZhx66L`JHev<hf23GbKBD>23D}NE{|26hf)}L$kI{AN-zq@}H%w{;=j{b|d2Aw7T
zm%x9^{cqx(Yu0rzHDWTuu?1m<$KLxR*-i`9WR$WtzsjbVi+h@3DerjZcf*GkL8IjC
z6xCU=D3?C-z1)1}w6YA=UG8KG9!qsPRH*3Siqc(bj6`bGpAevWN;v5Quf?Cg*A~w;
zemwm`x|)9%?=JF5wR;+gtU)hbplw21Tw)4|%pwa%xZFYY^zo`?sP8g!6S^yZ-j!*i
zelNlhnPK(#&)a5pDvzts){t&q{<Z5TW7Vh7U#g+NnaiyDHqYCPZN)=>QLc<HU>M!F
z8n)@3_8Y#!uBJu`_c5VMjs4LXn9T249WU)Yfu66gZzVbLY71Y?mx9QE*=i0#OmDrg
zCyDee?mW+Nrc(jaCX4g%f>3PN$>{mHsyZB`_rFHcikywZYuPnM6Jxu}VFr=%TvxTv
z!~<4a1i{Vx4GX5fo4vB0jG`<yiIIYQ{3r?ER0^2s{M@bCo$>;{97lkrg0xM&itx`o
z;*2Y0xj}=O7VgEQoU-+^R@v{)m`Yz+1X-3{l2KZ-dRxaM3`1@s3`dhtS{2TX4yEeM
zMT3em#F`xQ*ZKx=Zs-c%;%<Hod-(vg)JTu*0+k7vF%`itFaHZ~kb6m_h8t_f`!Fh#
z6+dc-+nsXRgg;o7yL`a76~HdY0JX)nY5o`IXI}SpbUnch&!dVYAN*xa==WEyr$+eD
zw3S#o#YM2a8tlp(r&i>!*M;fb&WM@V)%SE%b(1HL4V`~*0~SwV_h7(*9&t51?S1KY
zP5!1s-#v|=&-hY!R<09WmQH8*AR(?Es54XaTDuZ4%=FHelBKC<Wh6Pf!jXCl-`i;s
zZYSb&{I>kEtoa07M#So0`c)B-g?Bn(MBu!ZPYs*!Wd&wimmz{-=)LhX_&RYiiyb^G
zSGr?Nuj$o6yHeDpu@SxXW={}N_Vf_zSx~j)ym|9>=4|XAgi$t!w=u8@#y2Rl{}P;p
zGcOyg0omyf601paUyj?~ww=srN`>Fx*cj8U+*%!A0`Zd5Mpyqn$6g1!ApaiB{E9G4
zAo$oNDx}L5BESvD%`p~^#?tMku9_vl6yYCB#6FH)ZFN=5(%<IPcsfy0HpP+4@}z`e
zPXu|I86sxbFsF?W51O!gt!0sX$jn|1TCn>NVp}r}{mjtJTtR*v^3;23RF`mX$WvI=
ziqNMy#Fpo|y-+p-{?7rW@e=%hf)64wq@9<v_feW0kRI4xb!VX?m-^N5D6nSE09hVQ
zUjavp)+6YUcbaqz{c0%28i-?7zB;$;-TV)F@YQ<Yuis(KRGr&w3X6$PMm%RofT02w
zUG0pTbKjyL4vVBWhcu2mg4dr|&r+5rp83D*VtIvCg4>rFU$4Pr-&-B6xyxtGTU$M?
zl(=M?dk9vOj!dX>hfJ<bsWHUb+JE$(Zz)SmeNrAxxne6~*)SS3YHODfFNw%Ry<Y>s
zmwscjn&tA;Y5OMTOsBgJcqA>?_@t0*U9}{a-@e9wPU>K;q;ng#^#@t468qt#C{6}G
z)NSM;o<PW=#Po2xZS<SEC`J8&U{C2de*4KMP;t=mSP~~2TTbtGdP|^tJl-AAY)-#y
zfZXZCU6h1ni9w?!4{_Re2YsBIO&#HTG?>q`>ZJ1vq`^Mh9vs+3=P!bzx3Pt34|Gkk
zXNIHW0f4&iXF#r2?jF6~r1s8u9bcSviH<EI5ow-Q9>$tHC=HQ<N6ZO1j$<c}6R*#d
zo9w9gXSSE5q!SX}60z%#7~RuWOg>RaJd#YUC3CMmoH)NZ!^Lqz2uQ(?twHuaviD&-
zuhtP+YkJrZ(=x}RV@lxGpo0*e6Ti3k{-D3b@*MZZs_;SLhjP*57_(8)mfKp2a8%UN
zcWbEO+kjGu*cVp3k8`O^w9rYmoQ8rGp_piFVVnt{M<p;yDVJyn3{#vj{ibKkL%P-3
zp}5^{qogqZ6zL<*t4|;vs9)btB`FZ<aI8o*%4ngz6V}T#oK;02U)dOdJiqUsOnn6N
zT_AsqP{@*dhzmNX<zq=aeaZP!=Kmz#OTy9dCEovuzt{g(C1J~-v5yoEQ`K0Jh$*F~
z^xDQAHz^%I^<Iuv(VPWH8&Wqp=?gEja5Fyxf-edngh$y-cZ>L{AdaArR@(C;Hl>3g
zt)%o3&O1<^1e+Mq{&S=LqD=~+2<VO*KRfyu_>vB`f|$eB5L$snE!x?0FZ$|2BSgXZ
z>aG~jJA%H4lK=5Oki9`uxjjQqTr`igc+t|u<q#?K#Hht0DI+50B&W6wm+~9PM|^RI
z(*B-{(%$z-=o%ORzE|oLFg0Z=y}ws#Vpg+Hb2?(m{SOAi4$Ih5X^vVjn-xZ?4Emy>
z>_dnZOmlg@w38_`TwkCFWe=<-C_YnSVEz!}Rc#_-GAUwIKubgQ7ko%WbRJPudAZ&4
zt~rJNvP1@JEKCmix)QgSI%?}w9BJRlKu1MGXQKe<wrho-Q0WS~7{6SfI;|<m=}$Nt
zZx^8<da@1yx!QHr<Dgs&{v!UMr&HrZm#zRKI6~|$H~(dDyOtxR>z3D)s$7*wIS@N-
z*?E9$8}`Ku1C<2UFBYMh?)AiE4aMtT)qs=YOMFgB+wOc|z_L*mquS*??PD*(Uq@fd
z;+`;*PqFYyc96-@M}we%BO?RO2=6`vi=Xt%KlFOjWA2C9XFs3#EAlz`9yaxaIi|Ai
zvg}NRGOcZ&qp97~qa34kF3{^WJDN8b8QtHpep8qaZfFD!l%Cu%g^_FWQs&SFv5=T@
zo#7tZPlhVm5=tyO8gSl0=0_LmaM9!wJ$Yn*PP2Y%P@dmS)O+DWDG#hDXf_3Le^#Ck
zX8o333}wK{CmXiF*4}I$8#8IIk_(R0;-y3>FSn7vS1C1uBo^v3p|(_x%JULJY<#jX
z-1>I0@DaGFa9aQ2(`^9^=NNE$9?mo<%>Rf7M=%j5fi<;w8EMJ?qgiS&8BPm_38Iny
zpE6}3QV2uM0$_wj7RJrg@cK?+zEJ;qJoM!r7cC7A926S)+zSz;2$8VcY&Hiu2i+Mp
z^QgBeP3r{*1Y|dS5aQr-50=`5D0S!IH2FD2nR_(yC8Mr|2BmzulhYZ_l^<!oiA;zw
zi4P+SJ;_$BpTvzJ`cGO2lrKhF`FYsWcJfoOE3HU~I^Qd&S&7DavyzSY$GC_~B#s$>
ziFKiV!5b)URl9AN!>XmH+2l!Vj#3(eioR2JOkZykmqSOdB9?}B8j*^=+nKmLaQ85c
z$O*jAJ$dDyyYZQ-n|hM*<UFk%XT6E{f5jit;$MEwRQX~g<t-kINqDJFe+s_LmHU3m
z{;x_4jAzrGAn&CrEfPs{6Vev$V|mi@2b}yQG5HMXp@|sO6+sHIy8C0Zdu-I6(HoNB
zxmsb(JM8xP$D~<_dkEt%USA9!jR9Yb#$lVx%iQdz59>moaun`To<8_8^W8u-yAva6
zLCm8}EKknL_+}TUo!El_jn!a5`qQ6M`?LG)vR45_&j%siPbTF7hhmsyt&U8G<1@CP
zO7(x19VF-GxrYS=ZHE;jXs29=i}&=fZZxgAuVJk{5?<+)s5)Kv25&@J?A(d|*v+aD
zLe8lUauL*h49j;$R+P*~xIJ<Uhb*Vs{J#-#K`E9@nifAHshS31De%R5(_Fr|)MR*K
zULmU)247{@=T(^Bd}y(L%`P`8d)`+fhKs^_$ZqAkFC+O};5i=NAf)jOXc^V1`+#|`
z-=-p0A>JUdelJ|h3KQQ+q-=>p*iVg+^K=4<*gXTxlRRzHNFD^6zCOeB>>weyIRRD{
zi4^D`#W_SBl%Q-fkI|LNda#-S5CqB0Nu9Q}17!47ZRFZQ@A0Dl2bP3y@8s3A5a%f?
z-PE98bSujnVTmrRRXa8CS&7J6b~lebLy=&T5xqsbt1<i@UgiiU<NSZYlH$ksN|2t=
zC;Ay~-5ZUq%Zof6`!6n8Ph*}qcToT2ipXBF`R3PvoSpRivZrrC;KZi!y9771qL&iQ
z70Hl+Ro2IO+FhP)PE^K|5X_zxl0w>h$zG|}D`8j^x9vsuc@$9l7{`8EIAaL_^a1eH
zeaY)1sTsUM4G+}1GA_*WV_}TTg9CsDK4X;CULkF^PP>ZmVLENW$Nl2<IwtrLDrbNQ
z`Havde@@vh8R)!4yMK<k;OYJexglmIa#bei6N*`Y($f8dKv1jw*zXo!wcNjve=PTT
zK^^GJP8LzG&s2K&$Dw(UyP)W9@8qN1=gW6+hRzk=d2TsoFfz&<c=QPcE^7>u0R}b$
z2{n`c+SM-Tu|r~QiPMXUL^a@>?xu;FzPS(Np#~htMFJ>uQWs=K8IF_}sx6ttfbq~<
z&d5K<)%lc{(}f%r+TFCLHPhbg)R7Z9pXez1%+ib|#ySTu?=z1wir@0N3ULoJuoYHN
z)sdy0m?(ze4Meu=y_qZzGqPu^XWu#`W89VJgI=Q2P~4P}jzTvz*TnK4aC|?a0+SS#
z&H}ugm|`hWkACkHNH>wO28xmQBRW7_`?ZERGt?KWKY;h`=aGTCXh?y$-$ohAZIr_a
zlUN!|-Y=Nvk!Y5y+BL?JpzAZtfj*Aa51IP;Q#?_7Z*oAOgECAA4LBfxz<y_*N0Mg$
z>x4>vmd&64nT|8eVK^Z=iMiGCb+qg*fX<>Vl2INdL>3qFXy?AH<Z=l%e=pbnX3caY
zro=(aQXLKtt&D=tJKYeN>en&omzq5~#NnH2*wa9%x$J(Ntv-i;dauKn`KZNyRY7`H
zVGL61Y$=d3tq=tHb<iJjr|mn`1$&vtzB11)#KnNahe^lA-QS9nTYAVDi4{qx5`CB{
z^_f^Q{HPdf2twOmaSpW#!qAZoY68QC>Q?5C(xdjKuht;IxbqLJ%Q$Jv_`@V^petqm
zoj?F6_cy=-+&W9EJ#5YEmBr>c%5G!}r4b(t1c_<!Uj@1H*X09wnmSqkmQir(+Yl)c
zyjS*gT65k*6$^h*e%Rc|Jz{U_l+PjIf9k1ELkU7|D%(vqgrFAf<=B=vS|%8*<Myi*
zUuR-8K=g8F$HR<{I3>UEa7ujK0or~309+27lIMY8MpJsZyM?AP<uUTa1Tj<LN1wB`
z1K@vJeX<BgCWje=IJsgoV>JGl|Nko?Qu8Wb`B4H>IsKG<x3i)~N^RvA*CchGT`I6<
zgWoY*YoIdD64XmTz*ZYpszoxGkUz0QWYtA+U0f!t(o?_Unx=5$nQG8?ow^3S0=~mr
z4UQW!o9Gw!@E72ks3D!jHB^Lqm_jl=`PiCW67{QEQo;=ts67XMv1P+SIqcHr|B4f1
z4{1<B^%Y-LA3E}}7e;axeZ_#0&{wNkkyaZIxb|qLE~aW4r26~d`U+SOz<AYRC;-PH
zBA}rmpL~nPn7|cJWOJ}wW6syT3$)c+Vz7EO@8DwQ!h2x_YeSl@F9#>KnI8oHLtd7H
zWdUq-VDWMRW$m}_2jF~jp4H5q3&tILaytPldPa40!hhGtofT)K30l-pSqP>aT-0dM
z_voeXbDvD2(l0V$Gxtrj(Nurz^PJp>0`k)oU{F(Bm{XNj3;>LtcVW<RNM(D`e1#ML
z21j3CWc&hA#PKL30E$dPtcse+^VrbF;{qyMKTkHQlHH6<hCkgVetDR@%umR+)v^{~
z5v(n&a)#l)aLT4)H3%Y4!W-iIKsq{awPwtY4-JDdW8-nti?oIGnIi9oupDi7Bji93
zyL>uuMtxP0kC2TP?$2}FwPM8F2C^DaUL*tFak4-}qYcrnCqpR*kT|N-xCy@fEUk$s
z?7`=Bd!G1no;b{+;WniOqQW|LQ?*?qyADho5n_%?lX)|FrPJ5)BN#T~78e#`tewA7
zSu(R5o=eRKYh?+{x!R*As7h$2eb(hr{eBn>H*j+$Kp5%<7{LSwjhPZ1hIT)WsOQgT
zy}5ED+^FB$wC4z*^+OAn-U3ElG%=zxJv?-P@bC(V-wKkuBso_DDbKmmy5upKK?+1m
zW5E(`Yd?lQ;!?jN<9DzeafN&<qCos`a1(jUF{*w8r}N<AqH84Gg(h_Z4<FZ}J+UZ^
zD`a0sV-l<$>iuKPS{40VZSMePFneeW0X93%Q`mk*=qrZ4u79yZYi7RGFG{4k`qB~j
ztg%n<QED2fTgdi^&gT?$0jFF#Q4{&ae!4!XYk>Q<6_BF}*EV6`$n~CP7}PedIL9Ts
zle4PK?@=tXlo5irQFr#f!=As7z714$bKS--@#W=aiR!bSAQ7;wVBcWL8cW4o%vHfq
zd4m^DH<Z6z%Fcl4(dSlEFk20g)5L~Y?3QEvymWFRn4SF_@sOSmp-4AN+ZSw+ooX(l
zd{h6PC=)Q=@6S1_b)(hGBthdhq02e>OLfM#w5p3u%XMro-!eTPAo#FlPcFZJI+Pin
zougo{g~EE4=>vO{ucOY}`*(VKDSuko<ycJld3n-tgDwOV<b332<k__;#B^OD;DY(g
zRphNlU`fxelqWlH$8qe_vwP8qRt75#7>~;hkxg1P*uVY2-=vo?57DfWTziGvRaj}C
zTc!O)9-P!s7x$l~SCI>WPXP?F2s^X|VyqRXw=LB(@qRsby;ekabNfvDkWe?*VnLp5
zSl(3u9ZM92c`8h9K~7R^dLO?YV-`bBmF16*UBwBKzs${FHc^&01(p5QBhG#6+=#hn
z!^iB;s**-CbH`dNO$ze+KFR4R9I;HpG&|X$BAWT<KeZgU4F}&YpF$ZBRI?p*U7JG|
zU{~|mbd9_PSRtEtGkZ&L8|Ik<`_${w!1f&47%&-~7peX|zGa|~y(RoUDG1)10=kIT
zw^l*d{$c9Mr}54@)*un0Bv9!>rSwI*_aOI8`C(IKh{%T&mMM(d;ch1-p}Uz}x5OU*
z3T(M#msNYui7g(-WzTKb?a7Y#1pye1t26lO<<^FrT3x+j<G>>w&+DYF+wEK_*1y9o
zBsbH*ZObfYon~pTHN+%6Axkne@2(@g?ZTOK$93eJU`y2!&hFS5(?QP#w=ydg5vGHj
zn@DDvd@MXtUpej5iLk=l{1C(a`-=&fr#rU9ve*`QDZVx0og!`V_|<M^<s*_@_`!Bj
zJY{liyovk5a|k}HVcc|{aA&1=sZ*|$WN8Rmg<%ryoa^|r%*gi&w1WzpNZplRnnq6F
zO2^%+deo|XzNfYB3%u|{qGg?n7MYGB_jWWYitEy_;yk9vhV95+NyfX5?3y6>okjE>
zpKk$iACVHCQ|Iu$U~lh#q%M#u3<Jd6oPTfWiDeYK@Ecl@J~3_HqxZP3WV6NTm1O9Y
z6f;~}f!AGt9uG4fb9#zL!s<<u&ss^Nc6DuxICQ~B>_HdIa#m;2Y3{t2?WSnfNMw4@
z&V7dERuO5Tt#dwQ{6Cji%e{7OdqNsBt`?otH(FC_bA7}VIm|8y-gKuXS5KVZSxo!r
zANn7UF4mJCGaI0qILu}TyuQ2;V+LaQ@h%)3T|fz$_K_z+GH6onhGB5m?>;Yn<32qB
zV)Qs;ldJCh{rv&)R!$xE0!T<kBBp)(`g1K0las5XQh)AS%S;4Vf=pr8NfoTB@9sC>
z$PMMwE%kKhKKA7tgm;?v^IyE2HtJbxJ4Ggqyn2Y7fk8?!F&sB472iC~Mwtc7F%2@U
z9Ec=bWUWxCFN&w(ZQTW#NKyHoYcGU>aMJTX6mqddBb~z&nB<O7#Ff6^!%_UlH%tmb
zB`D$1{dugO@ozmhd$em?OV<Y*jbJ`g2Lryj9<GWP#!aCl4GXgb6IPoEKeRrL+l0M&
zGgaaAf;5<ayerrevYI<uO(5V-_3-I;(0tG_pn22O!_#)k-wL{hu<!gF`%_E#GPjwD
zra~Hu9I|qNCsTWu<jM>*a3waTfgNaB8p~zzDo)@{q2(0dsmOE?s&$?Fo87Cgix!x2
z5~n03Pg#&Y6V}CZwi&>6Ci*Kb2uz<h_Oem2b^g_8nB&X31>Z~YPO+G-NRV=YSFN14
zUQMeG>x%BHY`=j~UVq><nm#d=#alfV_qBn^W-k`EQ+GyF&`(4n=e~T3-%s&LO?fnj
z0Z7giRE|UvGgxk6waJuif#F{rDX1(q<j2=$u(;dY!@pjUQc=|@c_kzzsmLp&<Iz|;
zoFH~et_YSdnAd9ArrirkjY1kBy8bmF#a;YsM6`um8#1cdE|&V{dZnsIg_a0Si+5%V
z3nDCXW#7q#au&)@*waubp5m!)O$9Dp!nfjM7iiGV7P*7jEX$D7TB4;bST?^%TPMh6
zG>;%%m1^I)n(qR!Yrkabr3@Uu))&yn6|nowdDtrt57k-tm?Zc#z(OM7WwfwmT0p!!
zU`F7>{LAQVyhR_@Z=oIaacelO#ZlP7qL+(37aLF)ro(F&flA&<WYn<qNe+g|Q3~s$
zo~TDU582<%#EKwsGnE;{RVfM2nFyF7EaJQuGFvpNnLo6d5px;MBgJE4e1(3LuIi-F
z)fJ;#;acE!SS^%D$f<)~j^Brk&(^GX+A{7;Sz9sy5cy_)Zj6boYN)zV>t!QV6_x0k
zRF(!c>~g_MV|hI%*<$F?yE;@nnB2-bYbROrRl(RCX-|tin_%9!QE<-a7bzxeZRS+B
z9`t8lTxGlRT*=2!U@bV?Dh2TA7bS=Q;VZ_DG%WSl$CGdo=xAfoBpQHdh08EEI$A>G
z85Gmjuyn!=4PaA3@SR97I%hhj%RfF6HX)v4CZ<}GW)vZuCK&6b3Yew|f2B+$6J^>&
z-#+S8jBih{wSmPW?!0@GJP8xp0W=4aZ!TF8wbJlwAv)0O+qLqb<Ll>;6J4uv9X!7i
zOt?%v2a`%3fZ#OK1U=0L0#0b`jJpjPj22$7`NX@@XzWC1=Nf42NIBz)S2ZOC5;-&u
zcq;7@i78AD=<Gx@gJj}oIpf6aatHGrmO3($iJ2aviRH)BBYr{jbg~@v$;Kaa|2+2l
zSUf7Z?BgqRV=U2y<|Y#_txUovo`EdC<WqkaO<dq?aj9|8Sx#dYAdygc2PITI3N>Hp
zU`}+E)jZ!f3h5r3*u)?Xtywlc@#epojNh>M(4&{BNHq=$9UQURD(@CYEuSE&F)}~e
zH$JK*5?3tp_ZUr?&F8P5W%4)^FKR#ixl*3F?BmX3n7RBl0?1uoCx~->FXOn{r&Zor
z9#PEbBdi6^@Q4KZ5>{A|9QwrRcNSQCz2Y}X?E6|(aKNJ+`9O5}4^V#=oxMcG=Z#<G
z5wV~W|Ngz@B5s@7sf9t50HcNEWvEw=!iuz+y!+uH7A8=P+F}F!%21@y%+28Lr*!xI
zuMA5O^efQOT)oNvCayNC>``7<f-UxAMJC;(pw`JElmF(LOeSoj?MA7kvLs8|ReYth
z_s&mjqPz&^G}#opakGIx!wtQX9~oRRT^$nGe%IPoEEP(;d_B@{FiUuUJ@RQZOThen
z^sUJ(f%^ARhbEmiVhd;2_i`nol{o@}E)lURFnrZ=dK*+-eLS6}35jw%+QRiNQ8f$Y
zEyu`$Azs6gAA<7(Dya=IVnBf_@<o+43PnD%wZxL?59*IP)yy9SEkv}-w4#0b?WTo8
z>s!862q;ioc8Gc!@9B;m6?}28_4K+a+`{fQo?ATO>Mb92Qi3Wr!4vWM!Gj%!E#xEN
zt_SiN2707@U7oF9RJU41JB95W4D|{%{w&!oS>GIdT#l*T11M@@0rFxW#YdLj(?P(<
zjHQjou_N`ijNie;*O$9;QWDxI=2hi|wJRUI*X-N5JgG@@Fk5h-hBNl-XEFdF5bnR(
zjn^K6S{rx0^7Bvq<o!xSVZEqCL%lU=3~gV~yF0~te_E`~n_Bn$2k@GHANda&7<j`>
z=d)N>G3Kka##9^G;IGG|=J1!+t53(GO_W`Fd!YU$7Q$1uq~Gc{gmI-aLGoW7s(-pB
z<CEW_eD~{5lD@~9v;(7hv4tJKbnJfLxG}Rw=A&m&z2;~V+VmSU-Cy{hQ#wj>f8Msp
zYdVbHzkr$PAc$8zCTq7TNGqjZ`a%X3gJ6T^sE=t`ZbGwJ+1I;m9i=nCpt8!>nlyn=
ze};7?KIa}VA5CG~HE32#x~4Bk`P6WOYSId;Rw)q<JCu;ZU=Dhes_@td_pWs&IwG#b
z^SyUhbS6&CzNB-%f|-w8b|K=8C$9fh3MSQK`X^?~w5X$mQiPI-AIC0hI1x`L+Mp@-
z#kB0}dyf**C$pe*?(z*irpYIWS-%~A>r8x`sYxRVH-x;~Y9`=4x~98HB-EsF<>@iW
zD~mx!>tR|(ngr=5=>=jDTTtIAutC$%WR=LP%e0Ia2<v8A*3xx<<^zI^)T37kNjR0e
zOolg2gie~z>nZ?{pKUFFlgt=~v;AGO2AS5?(0G?t)ikGD9|5vE0bpPz3i71^P%ju0
z$f)dy<SbE|09WH;XI54#9PD4^l!~!4_rs>wLp!?>`nm7d;2ELMJ0E*)LjHb-3-N*P
zo`*ymN(ImF$Dlor<IXjXT=a3*J&#jwV?nZ{tI)HD-#so}l9gy9;K8$CQUX=$_uIEY
z+pi}PivzD6F2a;!5n5|XN8P4^WNkw1xzGTPTq&(y7du{QGu#FORlYbn_FQIi_FO|y
zH{QcwRnZUu7uw$hVKI(eVu(-KID=9_Qo3+9<GZ({d3+nvVJ67;PAhm4p>?1(2<h04
zYHqK`r8@0PT5CqHOV={YYq5{1AfIC>M=rArM{X#jTb=WcXIrY`Rj)m5y3rBk)=a5K
zl!}Aj9WKZ@EIZ)Asui622s@Mg^Gb;O2$5ZWtk8$3cO08|`!_EA$=PlfyBiYGJlDAL
zgU{VccRr(R>;(dstKw$~zv0_?oH}p1oeR%eTy`W<b*UnEGMMBi*oNPnlUki)(~LUA
z3Ypr!eJ|Y{^cK7(v6)~iBZ5dJ>C%DSb|}f2+F=2jPJ5#v<(pEX{pD-S>|{*sql}G@
z`9%+)dBBA&@5igAA@pc{JrPQP30ugw2deLzULS_-4@E45I)8qcP<2MaywRxYQ2cQZ
zj6b#}Lk;&@W5chlPD@Tw>0E?>voSH3q4le)d{VZ_D6atxTcaEaJAVhYt)u-{wXLDK
zkbdH>Bt8dz@{IhSM2_Vf29t6%PZ4X?3}$~r)l7?u(EiiMkIM$d{$4^Ki8hj(uYQan
z%k_~bV{H<NkgheHzFT`t@oaqw@Ef8W>HV#CcljQrBLBpJX`A8>*XjM2N2vJf9igD)
zxAn{d-Y&^jKcMipUiRsGI)`FSO3bgH?hN7V!nW7)<JogBB_-MZI7_x9h>=(dsryXv
z>W=}Om6#r>u@Uv!jLP0Dn`O%6mUDD0;a!?xaG&yw1(a<YGOKzIGjNq~Whwd6OJU?b
zDL(!jm*0X3tv9KKine2x4!2>>r{(5xE+LTR)c+T$VtI-)af^Dy4pY7qak!oK8tSQy
za_n?Yw!($^$W<a@U!4Zz3~*#m#$_rG#nuXtRgsOoTu|(W@fs-wSK$h|)-a7E)tboc
zX2~CZi<OMoGA2c9aff8*CAoBkyIG})z~mm{E>u?mNnSeL6kgw0@z^k@Y;ct~RT$$~
zLcOuQBLV;v^8*qc^F*w?_+?X0Rvq7Sh>)N(*n-QlLz@j@c*G(9(swJ#cJa{7>HF8y
zkiTe20CQ>DO3~bXK`vgcykBI*fyh}+nn?SzA0=&n@-4=R3>Pn@TqEET*YW3=?AM&=
zv;63&(DxrfvSZ7EMo~0n3BG4}agqIK@9Xt7;GAD&=y*&e(3EVxV=p8&%9dessYGo2
zT|ZV}$js0cE`Rl+Q!Alt@t`~IryYx!=<*~<5TM~r!U+>&b+rmW(rpX<eIN1hG2uS}
z^LB7-)7n;AeNqHZqXHLI!gKIF%RCKioG3+(s&P7nzC|_uVz?{ReqCJ^N$TezWh;e_
zx+QRpwfGvBA+N|+KXSSj+A`QiFiRAz9W^W}z3aHjSvC8o?!pR?rXh=`fWMCSRc~Vy
z1y65>*iA>Q=3D+dM>*V`;hyaFkN{F@?^WE7Y>C5#VyCq{yHJvwJR0?c&D|V96<vL3
z(|td!D0SSg&<YGz`IJWF5+rKTL)fKJr_zlaGN^5j+t6B@TV}rCaW{d4zwmR<Af5h-
zisv`MXewjwki5^bch?~J9iCDd7#k>I#D-g9<f!HeGkl+zZyV?23VF)tb}M9Z@n2EX
zBC@D~hQnY(cn;AZnAcZ(i4{6@nszD7R#yEOa3K>gTZz%RNxf%{btcDXd6%~>Qj-iV
zvqx1BMW)m~2aU~S8M_C@`l|>8{)(7Oq~7`~mqL>*BqmdeQ%H+dWjEaIEcXc#H+nMm
zpSV$!Y-XUobSF$PHnegp=I`k8iol>@%VKJOb2b0|`P5&ClR5svV(knqf{WRUPH~Fu
z>K_5OGVURbx^{6(9eS8Xv`&+DC=njQk$S96s@VQis^pu?rbv!Pm+9==sg=$+iOT*)
z0z0>sqnKs{*_*`S_L?k(fsEmNw7CdYWzIoAjz@+wj&C-evW>e1dj?*7N9^F9@Md`C
z^YX~=oo#<FJc&_s4?fVoA=F#<es$vt1>b2-zCLs*<MJ@xULWpp<g2Nj_-E>Jr!G#{
z={xd$obm9SZhLe_PR@T>1mK-$hzhhD?G*}y;u#(LYQ~dZ2xWP_m<n4@#kQbQB9f9~
zUgNRIhocLNsxg!1z)wURNE*rQs0*n#1J6mAUu=%a7hEJM$}oRf{E$@B6S8ua=xC@U
zWvs$Xk#XgYQbPaf!x}dc<+?vql(K1jzhZo^$D8TjZSgU{+Wn`z`%jRucsJFdKN^+z
zJmx**KtQ81BbMsp4G*wIe6c}X=Y@4^-wbE(&M7j=a@ylmwMB&=jHjxh`EEaZ;(dCZ
zqE4Rwd@Z1GIHxrdyB>zFl|brOz1bRbE8#@B`2!7~7w!lF5*PjV#%cP*XYFfBY1Ww-
zhH|3+n*RP>GsZR#WT+6gK|jTgNMaXht0@Z4N8kJMGaNbm#BHN*ts>4(Y~KMo%*njK
z+Lj-w+EKRl)jhjz`aRJ1)%6Y!Efx{;Cr(rGF8lp){efN5HTD!$vw7*APQ%__n?BFI
z2@5A+w3;eyWEV2b?Iyc)=o|Rq)DXj?JbIYDJo>N^f4NBR8%(0>U=NJN_KDwu%<f?M
zs!_>E3oNV^!gbQgFz49?l~nl9MqZ2afpvGu^!i!-=y3-9;xKi5v50n1@lYtVf!Z7K
zhJ^eanV&#)7Omk%wh>XNfptV7z99=Mhh35E^)s<u(Y?5VePbu6+?W-rc1k4Y->g}=
zo1U_S)V%-VS%iD|HjU%wHY2M3k8knzXD^-55D&j%ZB~~F8xzyb+CiLw2@bOVJ(?~X
z9?)Xr=9A};J&D8qm1frHf?<uZ=NffE#pgqMTs}d{K9}VtqjujET>f#<B4iR>ucJay
z-Jh4|&FLgO*-;M0(t}>}csZT1vKoaM-2F{;o2w<F(@Kn(^Z&pqMXW2B*MO#>nN9P~
zB~f$LnxF9Hb^Iv11>@Bhir~-Cez(XwcAjag*-)SA#BS4xoz80Ad1b@WIXv?@Jkg^k
z5Lm}Cx~i#sQt^WN)<(`b;eAfyvz79?Nt?r8@dInDp`_2vDq|B7|9khAru(z+0EDCe
z2rhp})0tf4U$kc=&S!m{4q!Mixa}wB!GKTq&v+64xYd%`riX?1mSrUO^GvM6x9ehR
zvFw)-<0Fc|G5Hp^U&cF(h8ahRvG(l`j>55evxYb<S0}N=j6Tar#?DUo{KWftV!=+l
z-qpC;kkk^iVk#_WBBs*7#|(|jmV~T^p)KSj-vBZkkvfZGclXj+OVE+O9na`?t6dWi
zk(>U(*iPcKxO9kaUoxs*PuQ56egZ5hJnQjd!bT9`)H_#pwg2K#Tyir$t9zd@7i<|+
zn9v>$AI@%>0F||}5FEbk4^0aO=k%z;AH7VG*I5ntOZbeSyetXN4M^FPOakT&L7MEA
z7JHvqcvvVTYtexQYOS=@E7%ci=tftMft3hcfujP$g>7nmZFvi*^Pj?Q+4`LlyFHa`
zw{p?)*i{<F6}>zNJ>c(?w0!zZL?|zDT?`_AT*ktEX903|-$$+^P|nvR!Vlu1le!_6
zA!Tax1y?$Rmn?*p+adOK@CSiLlx}>q6!|=Uy5rIq6%B~tK@;HD!ZQ#|prJ{2w0jwj
zN-3a(wf^GuSjUbOpk$_4m*Wd|)P~%zMD&ItrvtOM*t>>uj&+#hy9V+DGq!?W1W^hC
zBe5U7q-$?6A$8}4>1T=oXO-(P)m}?2MM9MR@?tBn9(x8|_f2c|o1QQL;p3wQ5Zh46
zJloKTXOeU`C#I9g56KJ7YMYP=0!*J4KoJ?ENqT{=9?!2vlbHdVMbM4M2s<d-bb(yd
zkydWU$%!^{M|6w%^eR61iYY*3n_1b%cgTBtL5bXXlIEAA#50<|!)H3R90mMPy?s0s
zj-M>Rpwu5O2r}*2DP{uiL#Q4`Sk>ehBQo3U%K0~+P;`+4;+7<yk81#~NfeA6i0<-;
zc~Y2P%k}fyw<1OV2!GKt&DD@-m)4TVfLaLJw!rfLA+-k>`O$8J7JhR<!dk_(y`UU&
zktXnljqrk&<!dn~Q3!WHiK<o^Ic}6RxUQd6#-lq!&`qFk(5ODv_<J&v1f=@4K5)-#
ze|G{eobAWq3!rJWE+m}6**H@ZbzO-nJ~U&nW_OKx0p9)&1pmAIlZ+A?qKVXFa(jlR
zM04!8kuuDnA}zHuo8r)Yh(H4FzOS-u6RC4IB5>8$Uaq5iW<!9wXuj6OL$>e3h?FW+
z*%XsUT6e{?G)<9&49WoZCrN`kDzyKgCy9kqJbkuRRYDrhNpj$B)hw4i@wO1Q>xbG6
z$&OmBB(&@?0?H!GYB-aW^G^PAC^KUvW9TPA_HB{Aee3~xfkw`EeM=yFLi7+JC|5eq
zxBKB+*t~^Rzak3OP)G`+2)$tm6HmPCuLf5JG=8=Fuu=IR^du#livC8-{Z-c;>$BPZ
z)i5se6KjG1#@G@uw|Gz9^RAp(*%6P~U}-}TixNw^qnPPU-I&4G<`|7yLJ?V`dsnOr
zdO$bBe$j5{-ffB`yTA+%p0nwWkGR^>?oTrJeTgp-yTTGFOH}ZK(xwN>s8y7oRgE&C
zQjYZpSxYJLWcE-{;0IR)a8aUil?bA8CrF}lnJMb&a}De0qsCx#v?h95(tnbaIl~us
z(a_-Y%8Iit^Sbdf8T%=~g_#^o(p0IBGPP3l_m>1P3w%KlsxwVSthifFhLRLB-)6xa
zFVQ!|A@myw4J}*oO<r8}^gKA$eSI?BQs@Lfrd(!PgR<vc&Z&rRsv(a;OwqjN%kTSr
zz>GlM&34NPp8>z;mYvG`_BmGD)M=?-`%=tnO!Wc1l2me0QUfPECg`#oU%eVT@cJe=
zMLE<LGN?02G)HuE#`VdZwTVD{oQ`a8(Wjbcei2P-4{M&0f#GfXm4GNC51i;Dvu|yu
zy1pectu<?(1wecX>M!S`U*F`UNVkg}5}2si27_-$bI0p2H=*%rXF^VtvP@TWw*f_7
zO$I3O*pg5T&DTnN6Imbr`F3&t?c1?LfePB1h_%t@^w>}k?rP{7X(}*#bn5keW{sH`
z`g{sE7e|E80AwSf|0bT)uY)VYe`vA|ix;2S7MzLMch}SKinR9bD17pRRm)YI&GVg4
zqE`&)ylEr!c*&jE^_(}RoKtcLndWbW<KI}qN8YO;iKSb?n(#?9>5S_Y2DPo#nDs=d
zT@4?+Zm&!Wh-PsOuSU?f!|#EXk!>iD2RaQs3f{dY3g1keD=63bd-Jd<f`sEbVg9|{
z1&ADZRbT%Jbgr;rwl@B?YPs5B=RBEP)pZyC1Abl8^MDTbQzPn(qrZr(mM4px*tY8Y
z;o3yIgL4Jp*<w~T$xRla!9UuN>5xRDBS8LvbD@++r(Np)&MUTjKzHKIM?`kf_5dmr
z&8_rY_tW=45xAetvi^!5br4(XTKoPC0JT>K|16U$Skz%IMF2v&HN|lPSY+5}Z3iBJ
zxaGB7N`9`(`+y?1CiPDJ(=v|i;q1O=*;M_-yJ95DM_C*r<fNb;8*F<KQ(mH^1KCu_
zk`6Bv*<v!`L@rd{<CSdcU0{z5_l?IjMA9&k;8Ss~9J8+Ye>4Bn5(AR=R2Yk+$Bz>s
zl+N0ka<LZR!G_j^u-29rZbHbCX?J}4bzOc#(q&o4VpG{SuihRTz`43jplJqS&T_!0
zimfiVvni0Frqg_Jb!d&g#`k{PlCPp+?0Ytfmsq1&*0Sh`i$G21-|gCCTYA#9=4=e6
zgxcfp4C~*sjS#Q)^jSe8L}`h&$1u%6J~gm`Ybrz_z>=@v;3R)JK%%Yoxa5e`VA}d(
z=O4dEt-LN6s?(A$Dr4NP-q2pxT}zJg0g~nRK5Yc@6=+FM+o?twWw1Lg-E7+a-h?2=
zzQ->{cDZm6<RAl&{w@R@GKGIBgQQC|6feP~FXIS@<MK{a4$NV##u;btUxs@pQ`m$O
z2s>8w4*P1G^PJs;&d18fT27aiE{)2!dcP-Sy?>F|N9!*WCdXpno@D(_DjEC%G35gW
zk`3KmwtuBOI;LJC>0rEiBIz&e^JEs8i{w>fDKR%2JiB-!rFh#NP?~z;=2IlXH(d)b
z{cl=!`AYd~$_nbX0Xx<!#E0?t8C-~%Q5_m_9_e|qh*0H<&(^w%ir9VsBK;B#f<mP{
zBsPe=Ge{t%C&KU0^8^>HoO(gR!tBmc$6N37g-{<IqNCh@sdt5@!8hFRP=rjbR(|H2
zVdAFdn9`OUvF#$nn3Av=`~?V&8|f8*SS!U3NiO-8Xaw+CwcRV_ooY+`$qbR)D&_0b
zTFE=-XOeUvSZD!VRh^;ubS<E(#gViF;}Xrzo*lYA9i(AF`9=srnqzU-mucDsvsyGD
zx;F$Gk|8SFxjA()9>(j~8*i{6<JlnVVTN3r&50ie;(fK|-#yJX`s$gl?ZY@9VtzBP
zJwI@_xtbZBjRrcFeRMN}^M}3k?rP{3eUW~8c&+{2<<8;%gx7(1ZEsK0(SRT7R5~Ih
z?@r_Y)OsblG8(vbG*<T;`2c@&)ns_HyWxZD^#yyv^_E^R?9;N8f*fSey3?2AzUH*c
zzUrm(zHEL}u3ol%E}^GoCC}6ASDWUNXk)2%*)Fn%AtI(O1tm=vKH<VGk}HZ+@P`8Z
zl&F61GG!1MV#OzR_+gKqN-8_T+f!yd2|OF&QseZv$_`SDC7*0|I<Sr25vj2Ymn*{^
z_^RRBh?mn=Z#GQ4)@uLKX7=Vyk*)v{6kOJgCI^7+nB>8i#$M$$GhQM@AFHDTGs$x2
zcALXYLnrGoJ=ZrBBY-B4y7De#Y-OV@&W=_t>w(Uv%|`LlIhU!l5P9#U172cQx4!rp
z;zU(s_U`#CbCUs}Kr?qndf2Ax4|n$8JGMB+Ucs=LWM`F=^*f?R4ZF=Sv>lgy&K|-Y
z>B0xG73?AwAYGx3OJt2qGV=kT^T}PD_d1c5iI*~2o&imKOK0e$lgHe;RQ+zV5$pAv
z8@qqaWap*1BcvPrDedKn&J*F#$!ki+kO69@h~}<KIT2~yklkhy7KSm9zL3z)=tR_-
zy34xcBc$#ut6AxzWh)|kcXE1JW0IFpt_tWI<SGO%65Bo>=zt+3Nay*^CzQEm$5P*N
z-fYynBj?h{cf{eo?udS+>i~VJy9g!)UGnn`yoZp22Iblud}7;<h9Fr$;3xo-)8r-*
zMKFrLwp7jC=4AGGZu`A$wy3vPuRwZ3a!n0YsHGjn$=#-%Ukd$d#c#X_Eh$Nwgg+IM
zJfjG;7}Zck@lW0!(5FKL$vb9?9DzSz%vl)x`&ka>+Vn5=W+9A}R8fzQN%B9=siNAF
zr5bB-FDola32PWX;(9X9dgN?K?my#sDapiA(@bb0%9LWVriYraKp3|J@*sg#?S_B9
zs%*~HO%6}*@Z+>Q4kh7nyM`4-sce35&FXm4Zp`Xn)A^I&+n!DkQENnh-D~oyvZ)F`
zF}!u|menz^j-1tjSDe*>mYBx2u}Ch{9jUS@hd(jw_)9vgBR(kn5fwrlpsU&;)%=j^
z(h`Vt*C6TFq!@qa192Py_rlIHv>jxmtd5Y9q?qpIBW_m`wDg=AMw*s=m6X5;mCZKm
zkZ_evUFdQVDSD@s;lv!LT38y(eWzB4jT;e9SshesC=g3E%#hRU$A=wR`+Z2hYc3_l
zY-n0Jwm^v6xW1U>ep`y%n+v@YIor&z<8w_jbq7Q-+-!#@WZasz^iFXMDG+sX1Zi3u
zr^WZiPE<Go5|Hjn$ci?lA*5l#-5+Aas2_8^BcyNLtMT^9VMhlO8}`hYjj2p#Fr?Bd
z*BfG$vFvfPD*YQ<XT!?Jq?q4AZ+h;3`@))k4sY2BR7Gs~E4Kpd_M&En7<gR4tb0p?
z!uGs4?bk8LSvM2Iy_wGfWjgz?!y>TlNYO7F^ptImh=7#qh3Yjo1&JP>cMzmW;RJR#
z%!Rk<u4BHebBEg+#O{$+k<~^5cSW`MC{B@zJJMsSUXD0Wt+j|Tna^?-WxJJ?9kgaE
zg+ptE*l-a`N1m)c%BTJtpF`@ICOUa<myju@dLH(Hwd?*hQ0(e%2d%N6`HG8P$M(p?
zHvLDQ_)n=vA%V_d0uo^skN=OcuK=o}iPpSGa1RnBNPyt(PA(cCSa5d<7ThJcySo#D
zyL+&U1$PbZ?y|%GzxQhE?e43snx5|IKIeR2_e{;bEpuA?kk`&2H=`Uq;=^Zg!@$Y~
zoUrNgc!i?{=a{9zLwbA!RPMjopQyiZ;vXfEK?pafZ)CnwZhG;|f1V24%6yAf?4Qmq
zRx3ZpkJJ5;UM(O(iyAKzVZuE{feqJJ@m(o-QI2#fvnQMAoyhV}*iym-*8T0RBaW6Q
zChz{|qyw(P8TgpT=cI?(qM0Hb(hj<^SW8QFuCl-+0(Lom4dF~OxyR?dZicCpN!r0&
zO~ygPF^n2!68CB26o%9!<9gTSO&6Va2qW+N*5?b9T;aZTpfpjS3mKmA%Qr)Wt};eu
zMBJLJ#8vh;_d<16(o{k&Y8sx|%M|Z+#<omXg?#584<8i6$HrFfk?!W9u+D2>C^k(S
zFxnX^!Cp?%DY7JAPEd*)9uEUeA!+4h+<O<##lN>rXKi@Jh-fwe1D&^zhakkec~tN4
z0#;_@gt!OJ<~2=%p)J#fW-|PMW0F|P41FO=>E@$@!ka;7J{e+XetS+e*1lNHj8ft1
zipkGa;{n2=e!+2+V|)tl#q7Gij^#<VyKKlxL{c(i#7^i{DYx=qzTI(L4Vqcan)TFW
zICEXbH@Ij%A$Q7}U2ce_<0h-%6FJ1LXlOl7gda;tF>3Q~J$_gSA3H#cj-GA1B06vG
zsU|#cKCy5Tta#8V_0)0p0VGtaUE>nGht<d`S_)*i0C#kd4Qp;}Ni^5xh<q9KI<m=T
zKuGq6zs?QGb-8Sm^~MIUlQeW-T{n6pJ#b(x5%mx;KlFZ+bNlF@!_Jm*(^2&~#Tu}n
zjx1#DR>hhh4e<4;0o1M5Z*b0=)6PtPeIx(M7%DbWn|!unP-j+?8$`G1*zj0oq6nBQ
z2yY&5J^raMa!^k6O~?7&*sH$Fh3hiTIgT?Z_GvjoXi_3C>_O^j_Q4IUEj@<u?z78T
z1A0H6FqDJqqZU8xDhiSC`^GUT<Yd6*PFb)oRBkpA=yz9~?!#kG_NJJX)`2L(?3uBy
zkd1Uj5Ty^y1M1}u;|DKVp98b!98&ra*9B}CZjE1#*1|Y-)6<+dyl3#jd@(~z1IKZ$
zlPr%>zI;&YHqeEJ&oRQh+q#SShTp#>a~!G-wtu@{PJ6z^orLGyiR*e^)D^UNw2D)l
zT!n0r^>oZC8VUcI8Pj&-c!Cq8etB;m9$@`U+_eCE8aOz9b98&(+`gaJ1XWFv)SU4b
zzFq=4Iwa94{TVro%eqY4oo-F{6F#Z2+3M!4@3B7qqUnX6aMbz3^FcoYb%rVC!*Aa}
zLMX?HgA>$&oqgiQ+7Qqck-%iy5vtmb;!2J!sPf4b<ibc?aB~=PJ@457FB~3Y&bWz#
z%d7Q!0+Imi)>0OOie-5+D@7a)aiHe8q8G*d&MV7$kCLtW*VnEKE0AG=g_fKt7eS9L
zOJTfn;r$8g(ZU-M&=lM>yAd<SAXa_Pm56+J>WWFKJ;^M}_h0RF6pI<#_JIOJA%XP@
z`5!^7p}c5@3)>*AG>?oL%1M)93Lg^aQ^|RsQ9U*5$m21UdJ_KXy|wR05{Mxn(__ni
z-~N-~4CD_>mLTJf<Uu&&9e-QVAuq?TG7bHnWVt~s<fzrhpaQq}bm(!zs`^F4&BQ90
z%F?_T!gVwSy63$aTI$tle%Z7VrcAs>tYok6Ws>Ia!YcMCIx9h2FqkMLk`t#tGE#HW
zZ7ofS7IFHWdaEdXSOclMxntRV^^2(Qqkbay+`fSlZOHv`EEnJ1y{HfN!5{E52x=bF
z6DrcQU}Phh3jf%Ut59xMkH8$B!-;Z`kB&2XV5liUQx=Wn4Jl%F(#VcT=vgq2yC$fT
zCXU8J9;Jr!7(Cj)@UnHgIsas>@i)o~+8fCW(`lvgjn58R93J2=?j-Yh;`ti!rJj9`
zeAbb1KhL7REDf~TUf1S3`Wf#KztV<Ak-Z^f0rq2MXubO4HNtnT*1C+&gx$NqTFJ|9
z!vl}Baj8pD5Xk%?5v`Ij%6FMo;nq9I(+#`Zr)k#;I&WBP3@>>%{j&Q<3#DrU3ykm#
zDiRWvXp}faCnQ2VR+-#7MBG%D&FXZ-+PKDX*7G(FDXhozp;y=9JgY)B1+Pe{!dmL4
zyDbZ`BI{DsWP7+{QFjY%Hm%UmdavR6)OktnOJA)88$_<jJvV^@6v<ctMcTgKDCEpA
zH+*x*ne7BReIsn%b@SpBoXCmV4r&}}xCA9n=g2omIoQCYaqt+Ef>zD2vD+`HMelU-
z9W)ahjfO$dj()z~=H+z)+7gZgp9?-pyqV$+4;8c-7O=8la5$YELrywBPaymz=Zqy7
zto^P9fy!nv#f|pwLUH5Jjn$VwREaAktz1X;8|I{%OHXT$N_f<*e2Dq`*R^u1a?K|i
z`8cI(e0ADe(|Dvi5?2`)Xk2ftdLB@J3TExYB{bw`vQ!oOrP~t$-56wJHz-i-A3@6K
zZo&jToE0U1yLC?qH>TENgdik+8tgDihGy*_`1<N1)AHA;%e6t18+b=*^E_^iKLox{
zVSFNLL*EF?Ymi21T^(N>r0bX;r(@%G<5(pU2*z&B3j*!zPGb_aY53(eAfNGMg=_qr
zg+p!4Q+5A-c^zOE#p;`<D)IdiLyt&6lqHfFi$jOd$%3ENXc+q2_e*(hKpCH?&FPIq
z#TJv(rDb>Wie-DxO4b%1w&mkK$$;}*%ZPKZZUt31<{@U~Y8*4%^Ih3k(LCC0e@$=c
z1xkzD7pDQrF%By-JgM17s$2j0PowtcVF3+dKGjBH>jpQehZr_gSH*j1__>Ja_|jit
zSdC?g2RtqI!P{~*^OY!YU^`megN@A7Xv$@i@HY?+Q{*J_u~evlds;@A(3rIIly^;U
zCOCEmyYOSr{KL|bJ0@yO3<paQe=xs<CP-#U@x+YQonT9Rs@zYdfcdI|-*`jos-3Uo
zK5)4~agxbs;rrlaPn;z9Tsjrz`FkpiugP!hFLZQte=k@vrKd>8s5$jVK~%CECMjc-
zGzrVqhAiFsMI*K7MdKyrS0->tbY8FGH<^c-kA*syZR3~kS*~&uGCp1g7vsI(G{Rz0
ziztXF#(V7;pEs(#c8rtV#s@#~Xn@AHZ14E2zyPwrzF2;qtJY;p%qGj#2VpQV-YS<#
z?wU$!j@a2Vb0wf))-17XL5$}Uz|ZKp^p%OVaND+O%6t%DlZzk2m>$H>i2LC@ke@N}
zd~|UlNUjaxn&7<g9Ww4OK%gq}*wKs<pp#I&ZOgKNUybC?&)5f{Sq!bRgA5pydIX~a
zW=Y)#{u<=tK>&pq5$<q+ypc@_d7)0N1Dgf;rft<D3k7gt$7-DAHvZbdN$v05f8zA@
z>-Y4qCB~y?n@ub8hd<|MD(qjOkCP;!E~K(_7z!*h(-fpHq@o`+rH6xByz+8>-@J5u
zpNwA9=rN~VQLV#R{GKW@WhznxUb&<9eFE?I%}7Nn9;e3qM4KWWfw(E_x4}x|hV;b*
z;YvYDINM%9O2p!$fhtWG6LUyzD&3fsE=9`Chwmi|cE8?@p7)KmpO0Y_FUxQTlq@L-
z2$VE*9haVWGgb&w9AeTVy8E-j^DJ<QDE$pj*r&ixu7-5B`5DKIricVoVvC<2?}b{=
zXuh{D?}q>Mn57Va-t4G+d%LKzUSoy8`t4_TL)h{itp~_f`F3qld7Vw^%>8$&J0wh4
zyiIw1u_dpfd&el7*27atH2~eCL_R={Oe0|IR5Ib5$m&;<siyHUgVH+NeGaXMxR8t{
zhbYHQxFw41lXI@N2#z56d*yZei7(rvL9`z3v)9VE$uMPfrnf4RKfB?H0%$#+raJEQ
z?;{<ziHvg5b+mB=rEx6s=QH16{W?`gOtwZ-zEyiGWZhhawJ9Hf?m+PC)GBIOb=|L*
zT4^2T)rKLEg+G+F(ie^m7e?6z#t~fP6H)xxZCZfw<WKAI3$?tvKd)E$mfjoa?$CO?
zc6Z!Ly89K)aRmJuM9<{|#&&)8_wcpl#d!0O0{{(iKIuywz@{fd<{}SJubG<fRzo>R
zS!NO)06W72a7{C<he<nq3P}zU$zPAM{t-E<-4d^C4~`uHJzo+UU55XBIxZUndhfz}
zN%bBAheNd5?_IZlN0}<^fX7mK6v(PP>iqnN-4BoLwtp`eZi_Oil&N2%P{dcv42MW@
zCB8-wU3y)snyacXbBcnc<(u>A`Y$bmqpsbaci-sD_c%M&3QN$7f{z>b9R9?KO&9a`
zv-cMBbm&vdE?=wrJRBcVAj{_A^+`3@Ns@Vn$@YIK`r!8?dXpC`*BP%gxt&ia@vtid
z4-vue+io{LBjxWkuP<jdMXL=hcdO|cG0Pq!xk{So^Y|s33n9Jr9O!D(hkRWlvz9V4
z^LUG#N_%{~SCBC9F;L`}^KV4fe3x1lz3h?J0i1fsn>He^2gvyHzy?)Tc_elhKu6e#
zzTV2{?LgaHeGJemeFdRfmLcOK=Sxo&i_B0Qu^NahS=S^3V3zEpUSSAQxiVr}in%F`
zOpS`BueHEV;=Q50^=0uqMkL|DL-E^SF||mJ12fFZLRR>-grgz*TE}LgnCl2AO0+|q
z$H&16v(luo8yIz&MQ^!F&A?pt7+U>4k3T=sz%awWN8Zws`bxyF0T3A&Z5;2V1qijY
zisK<6TDOl!%18FrN3^RT0Sc5{Gc~b8qd)EL4Ho-i5y^2E6X!|W`V1D)&YAiC3dwB8
z$$sw-N!mqj+i@*thTuI%)DRWwJ~9+BH3x*_nQk|+&&xSdtf5vAcWBXtR1Ve7?HpW{
zhEvZB7F<sj?^D86dRpPOv~d+F6MJ^>?QxKlxXYUtdvNPZHkkww54m>V+I!z*$bd*M
zA-2az7kts>Dc4dyQ`$ZAU_DnJD{PBxw*_ok6Xa-%q`_rJI+_qAVnZrd5W<K{0DJ0c
z=yWltLXnuJsU3bqdCP{npTbXARJQBG7nDI29_c(z>YW+ckI!o7%fAX8xu;Z6##fLo
zg87rctiej)CTaCmb#Za`cQUT3qsu{xfvnQ2vda#^%92iZ9|y(qvY(%7kx4I2z7|8c
z5%T{?tMt-d&MDIjB`2k6V-pJmgeSt_N)N`bvbXi6B6}ZrI5?maAHO^|cuPI?a2aQ>
zUL;!UmV+A<NJSbJs`_Y*SE+334D}24o=V_(Lku%o9>0zS?j-y~&CEI~V9oe8^&o)_
zS?RONZ)hS})O)EK*|cxun>j`uTD+n8tix35IT9VA8kS^Ph<pMQdwF@ZYcOpyDNg$M
z`#otX+q!E8WKX4>BW&_u3H@Uwsv#y<62CR*q@3aL=#(2Jt;ZvDiVap1)3P$GpiK07
zs<NSY9c0;KIKja~G@Bx6D)RR4@o!c?uP5?-{E{X<fvt_h?ILh|(6FJB(OHkw*+YY(
zRA+B3)r&6_veBNC7TbaD9$I33wmVBOZI%bLf3cL1XG9NjRt2rUoHNeBgcX#jZzTRr
z+22%WhPw^Y67GY6FmdI*SjXgc{8*zF^-)~^@)#etOb_wWR2GcXq0nAMTJ0IpSfnFn
zB6ehBBB{t&y!x4Yz&lr8b2#Ck?k*a*|M-B_dNaA>b}^|b#>J(zBF}Qn;_K6a7uV_R
z-`VGim%GI<YtkyQqA`^z)#Uu^5&e!?R3dWiO00N^mMQPc>-8sdrOJ_7cZw21@&>nh
z@8=`f>!KK`hqh)F*qBb6@Yuz92&xgb!`bLBs8zkIUD%CZWNoU?Vq#>E(%A-Q9*WKU
zS+zFX>UTAY!){*fNj*6%aD%`2(bud9GWEsmiJWtX4wl+!6C&;NA6fio33@lK5J;Kh
zE@r69)F<rKyOAw@o(b=`xZ~J!9H`8tA50J`I6@2V4M%>W6rDgyQuoEkD1IcQ<tsIp
zB5Lnk_u+{{ZCG1U=79*GJ6DopYhzaQdJ3LX$koiKG(v^v7_r0LRUyD;>m)yd(cVa3
z4#zvvH#)y(+WrHUNAl~9{UvvvI3;VCQ6l|@{09}<X@|FqRf+>s(ILr~KP9~$@hG3%
z=bU}67bYYMRc=MzFfStAwWFl8Mfc0xP#ice5G_a+=@_o<+S^QR2U*48MS5jl(3SR(
zciENo8{D-l-_v%JiCoKxPU@5WuKV_(|F>m)8(31z+2qYvO@`(SOEXX7rYN`hT>NR}
z{Jajzo2$yDeu=$~)3oD7YUdtqN)Yt{A;eQSX;tkQ#=ukc7^d(O^-a|nyhjsyfQM^S
zRP~C^abBs~e+3azMM-GVoFxhMswH@ZL_3m7On*BPP}BI;mf#v+`~ygm`UWam{uq#x
z6{*bM43tmIC7Ni!KE`+!<pX{regndYTY{hsh-c?Ve26E)?}4=;PXy&WMBQWZ{hI=u
z{AUuI0FMam+52NVlDfWs#eKr$k6{4RAh6m|Xzw>w$WN!Ev}rUS`Qtnl-G9T3+OY^3
zB#r4Nhh4c_ZQ{dzuiaPxvl3W#n@J<ujsQvjEiOIH5LtY|_n=G0UIBj*WPpaGtO!@)
zgM9G$&XDI%YbD6emY~_okoC*ZYSoM9*CzCZ7rVKa_V%Uz$g@?=V-e2!(zHaT8>rQs
zC3s<Q6S{^&!BP-?v*In7%tYU5OVEghsg=Ipj-=Cq`i5)?S(g4rL52P%2czDscf&Q?
zA>jq!cxAU3UOF{6`BZ2}@=$!#5An=LPkQhX)NVq5-uA^keGl=R!XEMjQN%y|q)E&G
zrOU$sHCKWY2J@f>m^DQ~-lT?HZ>NMBCvzsz*`0kQ0~dd6cKWzQeH}9qBO|4PVT>@b
z$*LDA#`Wzrw13Vr9FIu-&*1q_8WkodmoS_hYg5fZ#4Yh0zdK|9V}CB;hk~yA!d$|u
zd$v$(;fkDH@h>;IgxQ($4kD!G%Jj`-lTxu~2ck7DRl9J>X4IXaXnCJc5n0I0APQ_f
z;J!EKU@-D$t7)ZYZ@=12`T*aZ6Jxnz6d}e1!V0yX!Va?rB$wrbC1VW6QFBTcB&&AC
zr`TjK)g1Bw4H(k$T{w@HT*AjPjVLj$_`*mX`sN(zfFDbJt;??mKkl+T{k9P9@}Ksm
zO3|sXgdal+Khw3UeK~UKx5BIu0wcYF8t0qV<q?Hh2gAbA0rCQ7Csn(F-^3|{#kh`}
z=T-iOSr0VOG(+htP&X^s(>GW76?5S%uSrZWmTk7sp*ze`w%6?TF>dXIT3^<Cj7Ol6
zAB0*TnwFLC_IU|CXXX+<B#yR(Sv&AnKNS1mmKZuT>(bOQHET8IFW_lM!WUnQC55Fc
zJ#45NX;z7GxwROKN36s$HFtrI8Yy)hV1C}_5+)v&6bfbRMIC6$c!%3CHjhg*h;cbh
zz^ghKt|lOfagEkk8s69315k+Vbj@8pTr!aftJ)4Q9?rTBeo%$GeWURk0H+3Ipt(pr
zrN<)#&wFwS_i6wm#6+qNc~Ki-)`wi}0AtypS3$0h^4&m~Lzz=FV^d#eQRj~?vkcH$
z%c1ObSy@^EA`e~nNOg^zu*`3SXSyHRLRxfi-hRayO^7hM!lF_ZoEvo28bpChj>RuO
z*q?jbc}mGv8ht_!__u#~j>T_7*JTAb8No4cOPkzs78wOv)X*6*uLVJi)2Hb3jU^Hm
zYmYwwI`_p;Mp7o(ntD<u4yO!SgW)SBOey0xo{n<0x3T!U9)Nun0t11ESbQ{N)rRk)
zW5bop$4K~*EU@gltUZW9qCre4>)7!p--wI8Tu`!U37Ho9Js3-wbQS^mx5EDG(k9%3
zm6P%m-7p(-<=pjjkql5CgD5@Rv6k&daAD8n``yedKn4gvvrfj42a;S<lCRjKS|;p2
z@xNG$<!OyuV#<3CqV)6b^&}0;pA{Iv{W>l3+E!yVq_Vc7WXm?xWfg(aRbe&MTH%q|
zQy)aW{3!GzE0!VU$6;%WQ6C8XZ<@48_!MCKwY@qMnNnCLf+^X=QvnJv`M-YqP>v=H
zgM64$pg=&SU}m-yDi@EXO+XLrMtzdgN&gmY+{NP4SLl}l)Nlj*OR9_lrzNYu#mD0R
z%4L!kE}z_{VDU1z4*p&+wmwwLgE+7%XeA4Mev-jS1=W<n$+22EGRS3JgbF1tBWxY9
zxw%_Exec6fWf_{~gsn{n2Vsw)^cUnCmZ?Y^CIdm!|3tyKSw2e(Tr4Uc&~`zJHUI``
z1A)0}GAD!gQ*GChz@SQM*BHtDyj4NU?d*!@--@<$-J!dqmq&iD@~tew`-;_(qA(7;
zB0kIWs|f-BjY|7YuOW09W79G1KO;4ZcUymj7!#hJVek3Is6P$+o>&uDqT{27Ah%Oh
zTOq{K3bdELS-s#MSnBTub-@q6(f!)RCAKhSA1fnq$#B;MOa8UCg#Bh@fA3z*I)QDy
z{n*c8>rhL<KsH(R^zZc)Y%{jmY-mL~(PranVA@FJjySb+BJ~f+dYZ1-a3z^L4To;h
zwzxhn*u*i<O&hWuhNxbH&sUjTzkTva28sGHa%wf#56J!u<kV?8=GKh~DrgX+2DVxu
z<+HuncT0piyT6H&gCe5XRX`z17{W-0yB!{>2P2eD8C>3;mTAYXRGfBx{?ObFL$&vW
zRQ&SG7K;E9C*xc67Cle4=(9=w+t9)xN^yFO&%oz+2H9YBl=yqN!TG6Rp=tCXJ+dcB
z>nayA1xSWNPFvhMJ}{W0$ebtziB~4fxE#Gd=dG9a!&k@zm*dE)&4!wp@&v}2ml;ym
zUg|?sk3%uoyuYb#?zlA4wLcp~xS1XjRjxMCT`OiCg>KomY?Sw`QEiS6Y&nZ929nVo
zhN9UG!|JZ?5yP)qs~#FRYul1|-)du$>Z`&^&f%nJZj}aU$M8&QkDp4leE5UflIyqj
zptlwH(RW>(`lgcZdZN1=A-a;z*Q=*|fM8a8{L^VbNteOrw0WFGVRywnV=aHIwx1l;
z6MR}Q`T`}FaaUv$Y{m(hWV8Z?#g{VbTWc%IDmFiajArZA=*=Ha7b_%Mu6v}ybSo_k
zBZONl*nS@`)Z>V#%+<MP>d&t1{P3EElbowdiBzXRF<#<<+HkVEMQh;%h;gdem7-1b
zl$RwCB-kOhaN_FJw$$%S82{7<OdFX5vQkDe|J#_X-Q`x4#t^#0g<nh+h7Ar|jg$8(
zwb^qjqV7vhR&0Ubl8#mjA@55S9#!++q5467T)(Sj4`qn*{o(kc{e8s>#2eoDVz+GD
zi1BGQeZ_mPqwp#sYDJjBc`vKuD35E6n%}LYsr6u7bL4J3ui^303iSPixb3XL^U`FI
z*(gxL2FIivFyD1j8?~~gN!+%s?bd1T;tYK<F?)dpCb6B@=^MN>A-h%jVtdL$I5`Dx
z144}2NPgREey#!175a&bz0(E5TCK;WU2c=ixTUW4Jjlg*g*3S(rTZct__6!S@<Tkj
zj6a=>{{i0H_2w`B2b`GYi=vI)qK(6%!uBnfKhRPZadcIo6I*@r2lYtV@fkUcSdU7^
z4Vem-HldJ3Lfc;`N^?(yLhQzGvZh*OF+FY#$k@A3ait;gx}HJmab-bYb)T1aww#lV
z^!HK%rX|o>#=EgJ$BrEaxp?`E<O)$mF4alZ)eMkfc+K>Shx{b-hjCTtB6Rn~M&BVC
zxKj~I-=Z8A@#8LWB<>kYXj8lqS$S+VfAAj5<l6GSTe>Lp4F8tJ^#iN>qVUOWQpg5c
z(q*L<#_Xka5Pa$y*W1lSlE^BUT-C<*n_rt(F4F0H>Nr<n10tW#(c{M7B|cSpuNHl>
zkXy{s^x&+|V~)3EIKteT4Z_?HO$Lr$dZNGp>!GhPiFr=umb!ZV-|U7x27kw2L^ZNS
z{MrT?QuWuv1lZ5mAENT#NuN(38xKk|wGG`O2GJHJ>>Z6|e53L1wlDIW*vjH#`7P+Y
z&<}cUin9?z;wm#sO(4kRb8X$zyI=aOdFGe*UgUm9_Fd*8a0+ihv;!|5k_zxU|0)RB
zk-ai9r7OPy#MKA4zo?|L!XcATszYwS4_?YfrJ)2t<F7Zx#VApaoh}WU(eKU!IFzbS
z_EaS`!%t~DvZq^sVwwE|ekR}i_+PKTdBpHd5w0z-2akxj%W?iA+cIV*Ulp#`(xrj%
z?t0UtAb;IhMyb`hGxAu*@GbH*fQ-+Fb-e$Djf3C0I(~7a9Dkz6o{A3Y>oI`*4V=Z7
zBkrAg;^ux_J2v%XUzB0mCFHC)Fl$2aTNEy9fPIcJP5kU?5yf!66zNiV;(-ly1JwsU
z1@6HVNHINdPU=ZNC7S=KHyA)lfdfWwEiKHOWc*Iwv!a3z-?E}Y2a!#Z3WEzj`S{ED
zL2AxtZBpPgHOMBjxA58aX~y_~MC03Kd{$JA=XVqTA?D(p-I7@{#J<}e@<ITVG{@CW
z14VyC2iVQ7`s0I!*c*?2n-bJwB<cZ16B#XX7iIiLWu2_+w8|$TMw=pKf8WXX39=!@
zSB-^38y~VQA&9b*spXc@I5DKWRGN;s2H(Lj_}{6fgBQLwTjl`co6Xy7Mi~~PBDtlk
z-%oNKH^w|_Mmb=}7xVrYe@TY9zcFUB+`E6a3}o1f9*HL7Od~stBTFM=CalJ<R|0d2
zyz7k~!5}5;A#J$RU-Y*OEdSCuVd+bnHe@n)4(yK|2q^BnDz+;l&!cEEHdqE0;uy2l
z*0xt;ycstADh1u4!z2pzce8Tn0*rl>&S*;$GW!JmEsH7aNvFdHSpl>$3C6y%51_s#
zI6zi793E=N=v^uEBtt^(vO~Z{9uhm$Ud79uqiban9lw4MR1JonB1TfEO$U=9RjL73
z?IL7IKK@{AxNcxx;G2O^4pIQMnk<88POJqP(qbrSVM8~6GZ<T(wlF=8Mzl+-$lhY3
z2(0x&FVsH$NYhI!T#;_ucK(ym73q1#0KLUzIZNR%rw%hz;84T0YEHz04%>Z>1Iwxk
z{^_+ClF4)psudxFKZ*zwc>MJRxtEweO6ySHwCA*!_+57|G0_Z7MfSvna~qC3vlZ+F
zxC(xVP1}aUPXF8sCdU9BF3ioQ!2tb_JN0!ZhUVc9^F<W^Kt34P{g3UI0ea=ga;U(&
zeWmEGy$~tBITaN3oVlJ+=glyI!(R#Qb3Ns?W?=%!wj-r4H~_&V>iRhtk01l|dJ=jw
zkQ)k6nU|b7zpB<@wwyo%bQ7)OP2YfQSPpFWN{4w~4eDzU8!fi`pBU3-^4CfUdRD>1
zlOc*zU+e8vf4nc7^TQ8{&D#tpbM#cNg4ZNy)TuAG`SRpyu6Ji;&HrFEnh1x>*=*eN
zwU&VdNaF6W;rjWU_4hj`!j-!UGN7gl0y^6`QZOeqJh}vPpLW?h{3kj=wgo>d26NcI
zGtk7tt<2tdnCs2ei<s-JF~tLpgQ!u5Ssxoe8%x6wewIVjT`lC1(jb_F$O>JA<X?(p
z$6Wql_(-^hLF3Pu;ncjcrwTJE<t6dQuGOI#(sp5He&P}N>#3to=D3GXLs$9Ztk!Sd
zUP}v&2G*u})K7M(#&$R4pLIW~GC5#wX=$ZsiQshD(}$L{B2dg~rYw233?&UZvdX6{
zrIygeY1$(h+u`II+o47&L1xAaa~tcGw^zU^T6rY2aTb?7waOw&*s}wD7_;6~3moyl
zj=HGrE(zAgc0b&x<B+4}KPK_~>8=R03Gioa>QtZx>^U0SMFehtF;yy8wnZ|}3j|03
zE0S27fE7t;A}Lz`u_B2le(+5OQ06wRK&DC^*RpE+z}m!Im?KkO^|)s>ED1P3ouG>!
ztZQSV2mo}E#^tEvN*2~woA@=fKF*#~(fQKFS!kYymjIQfPe>f(aFM1!2ap-59jnIQ
z6fkl&%S%$nS=82u>H;>$XE&NM0B}PA2XnR{)~4L|Pfmbv8S=<JWHa@y+Q<ta7=H1F
zk*TnC+cI!y=5dY5jZ<Lp$wr_lvBE7|t~_Js;BqmhM=Onn2JAg_Tq0Cbcdl^n-TJ-n
zo)NOl%qTMZh|$_pJorHQH0hUzuFE&3s!PS3?_SGu<frqz0^YVTFvj6QkRM2z)tKMe
zpd$BlkB@0@^TM%Pjpvy+-HSEc$fd|&BLB!JHPIyXqkg@0-&~>Yd{miOZ=^I{Q-v(K
zLc6ljrZA1^*TynWUW+h+sxoPMU(;#8x4#~D6ZUBzplnS^wZa3cM5S^b&yDD;Ipa@~
zQMcS_nf_Q(>vP64RkV^iJ(pffc^m9#iDWVed|jrlyAV^BWVK>8;!u1MEfxQj5j?Gw
zfyg#Rib-FL1064dinXUn8ySqFDf#mg*gj`hOEL#8MEF;Vf|{S`Hqn8YDdiPCj;0bD
zT=$i_l6Co5ZVBwc$F_UUVQV#JaM_)Pj;^6)Q*4z0ogN4AJIyUOc>~Lc1KFykEr`@~
zs>+Ev>!_pSyRoxI?q2Vw)9xQzcpq0kY}+uR$MD!ZtYKlPOL3o)DJHU_drWfM7rMiA
zEl$9N9Saabw4A{1c)=?Oql(x+Y|>3>2P$O<85^>#5I)4)6~+?84RL~CDbqYiMdOQz
z;f+TL1aBw<JpaH73P{1}6Y*YvJ`H}vivb}>b28I&U?kQpT`E}f(mA)uQt^3~#CKQx
z(7W;<H2$ar&B&I6h27jxjxiHp&}GKgtVK<}FV*z-q~S|`sF1<+3B74m&p;Th+uHJe
z`fh#SpO#d;alqZdXFA_G6@DHWI>ziyXD7#R8m$|8i>Csr{lhFH&ubHKyxNVmpSB&I
z{G<tuidDM<kg>aIo^Zk@pH0gkU}xiko6#+p>KSuPH0gL{sSngDIk|78QXu%rE5(~X
z)}zU2-xwC>i_V+*S#<vFgD^P=6)2*toCJ;r*I#oszJz*498sb%;&rV;kQ-EWk_*qf
zpY{<d7LzNux3@wKM<<nmraPrl8y1>WMr^WSoX5B_FkS<r(^BF2>3!K9SZ|1A!239U
zw$n}Vja&=PKx{-!vbNt&EDc9M@&p?5S(J?y>OdS=O*Bu4WF-PKq(0z0n*{UV5+|N~
z?CcjZ0qO3gvx{lE>Ah*0?4+AsobM}H9-BDNH?aU0E)Y-qZ>}J^dx-4TpFF%*o(aNh
z6-xK69zW78MoM#HiTb;6FtR(fn^|t&iy=t(MoRU1)lomp{v*PwOHbW-0PInkjWeA;
z5O80VDje>L+>X_MX(HH&`^q|-(!DrUe^t@Z@%1_$W$nnY#-RgFqf%{4Q+wN`c2pSc
zzq8dm#-T`Es2a|V5ssUXs2+4|oG`X^ZISjq?M=KlnB)?<#R42aUHiYziCzRCZjX7y
z!G`v{4x<0=x54S)Hbr7|8bjk3j`e=IEzN0}H{SCQwxId;;&{aWQWiXOjhXZCk&ofq
zqJv2LPb)TU{7*jysF4%ZeC2U1a@tGmf=;MW{4IOeD&yVorMC^&k*!!wQHdLhtr^~R
zSmyCdlnPi>^wf>2Z!7Fr_Bq4<Qm)s5AwyOba84W^hR(G#L9+i@L$fPFb5Odu;<!Db
z1&s0I18z;&-Hsy`gAY;E#f5ZCTW~b{qjmq(PB)M5>!wTEWa?@`9?d?qIaU`W{cu0#
zRV^BFaqKSyZo;U~Q)1XG^4q<HJIj7zlJ-ZoF@~?ZQRj4Bmwa4Lq=kh_4xN)tU1p2S
z{uewW0bB^cUqNeVgcVXP7w@<2cLtnS!;2i=7ba!z($S^N?an!m@S2oIlOG)Q+o`uv
zhS!$Vm1SoGZphUIe{W>|(sRr;)Lb7CS_~zVdT;Z5gstzQQppJT_wy<k;bLDk(n^Ld
z4?mHD;=(KRS(Fo;cQ~CO7x~k93i)N#i@`xfkWYrEjaP_FC&HMGWYx6W45wdawi3u%
zs1JjHPn$9&FVZ_SAgn5rFl_k!oIT)_2`7{iPd=bpOEICHCnfD%H9#ow6Ilj@Dm^QW
zNK+hRturfY51EJ(QlH}Il<IGO?xvou?^`}|IT$eiuBXjsn+!FxK;pKlv#xEo?x<o4
zfc)AnL-%TXRy31y@bhdZZpU7*$Zo%Kt<=|lm_~8(w26W7qES-ux>x+^d0Zf`PT7jx
zZLoh`fbkti2T2{FU8PFxHq%r{@P;YC$&30$5rK5Q0OO}XEA|4-@S}82Mn5pwCgDO;
z%SLyX1cv)yhjycg&~C#NpeE}{lOKB^O$M|Zc`G(n=3YT`j1;v+T}{(lpQn|8QCAqz
zvUt{Zq=h##bRxNE$QGsReL8AF=U)~uQTEh-9v^zRZ~dvlLYNKxO3z4D6yM7T8FBLG
z3#fzzW`|g}xH=quxjxY_Wqcc4FZeoga6M6+NT9=eM7Mff5a)FuU6e7j(BS~Ru#OXV
z-N%&SHD0K-UJ$nxqsyy|=y6-{m0`Ng!A@<*Dn?3fHImW#wlG4t{B&aQJlv}y0a>^F
z9YUJ}tJ?1oNB2G0wxA?glq#l-<a#UR9_b>D{iA}oNV-@26&+su{Y!$uy^s}-c@<a%
zV%8`HM5c^u4wsh+MAGAeIQ-e+`wD>HE1K^KVE@`rP+*s()d89SU{l5KMrG6&{xD-(
za3hXe9a@9tR%7%Zvtr%SRPSA9WY7R>aZoQ4gP+V8cL4nf<1hJ((o}3{loEr;nifyh
zNwU`kb+;nOPdTomZ#To96L$|(z1{ok#^$X?R~+Z@#BaGq=Pfkby^b#OE_F{iR>hkL
z`)C$VEmxzh-Zek=S@t}vG>vfbyAS^p=%XvfIQbVBYf#5<Yfw*QJyn+H4eIp+P74Zv
zc>Oh9I84KA8a5wjS_6dF_%&S22d?uO5yD9haF$|hirR92KCon2tlVhLv`Q`<+A18n
zLY>@dsYac2XzF&jySMCN#av0UQv2AA0}LL7g?wNB*zK5xFl+TeOaFtG$p?SS9s}z@
z>tRm%xGrG;lf`O~voxM(u@cO^SZQD@t5-1W>R0ES@d3b)`R;eczgW54=QU9QubXM*
zveV>hU%&3yYuR%UIv+TTQ-ez9&j3YAws_k74}IMF@?<MDvih53D;Fx!b3o+k%Y5L@
zty%s0{kmn(pQ0ho;nnmL=a=1epcyc0P+=&H2s6n|{t2%&M2U_D^xg0rWk=ug(=xn=
z9@i`bwgH>bG%F@fE@&K&Q0VNYT7{mk^+eNq-d@=W=ka+B>m6k9%)($aJs*FfPB^f$
z7EYKwh|YKvs<bUk#dH|z(Ae#-;G^j#C{th?l=(Lk#w9Wt2H>eY3`O6^)bt6*;LHGR
zjmH2@k40h-9+^*m03JCy8XcFE3?66~^j`+H<w^y^cS?26qfNhvei>bSv>1j0xc+13
z-9J*Ip_s3b<9)$AK6#nu-GM}%_I*Uae|~`BC6CXYW*sq5{^fmJGR(V=Iz$)hHij$K
zug7aP?gfcG$YM2phjYId(m8LdEIXP#lq$b?&f|k4(&r7>S+H+2FI-{IQ)7Xz-2dbr
z1r$hA0#GNfQy%u9180sz9DC3hJ`k?T0cg+iY?k|QkImZ5!h20zLYwr~rfil~ZdZ*z
zE?QYFwz<8bcT_eEh{Hm>i=0*2EHBB&q=3dM$+&OdR1G%!_6d=7x*4K=K}t`=+ihTm
zf4wgRm%WdW3PQ8WT}A2DMYfIA;g;lond_otm`I_OwCh8mmCp6WXfusogIb-8h@TEO
zi<Hh-&^WQZAie6;c~3hDb5jFP)fMoHm!w!Y>|E$fV@*%QDq5gNpP*zZTKlOjti3gI
z)oXJ5L5kwy3n7E=P=mf@h*7($p=K}EpvR=R^gr1#!?ksytgF!D=gq8TsK&Y<)C(t+
zdjNSN`nU3-$aE9|X`CAQYBaj*g%P-XCeKPj^nL-qu?CyjwSk-?fka6aNi;62()=n>
z)|>MC<|N7OUU3PfM3PzBM9J+m&U#VSh6xrW4PEsQcl_xCFkC#(`K1`ADNj_-9A`U^
z)4G&+eVW$(y2iDanqG<M8x==ALZu=>dPslBgnZ$7^m7r{mb#a7(LsZhTJl8xY3f*S
ztc8z2(b9uU;9~~emhgSJ)9Gysyem{6bpa$Ni(pQp2qs=O;bR`QP%V3tTsz&AmNE!0
zs|jeJ`O~NM;rBZw-4162DI7esdJH{3cj?0KZrxocN{H`?NF3*Nq&(2t4o^u>3`=HF
z&uzS)8U?!B5g~!MxKaC@Fz}V)lzd&dbkm}KRS~xhp5$Wk7=Ly){T*ITxvyRqXYaOV
zkgv~jEneQc(yk3dElny<W+9oy_Nocr%IwzCz<sZUP3(YDo>Ea=RND2z0%>S;Q1IQz
zmb{m17c$UTBPe@6Mq!V|m+8?J$QKATGQ6-i7wtKIDQ#D%3vo^sR8vlqgL|;?zRN$u
z`!3AH;i;EB6urKxO2bOpKcnCI?v2nv{GhE_e(PzieH7{M9+cbrL51rF@40#14x(!_
z>&{UGZM|a?76mw9fp#L4zw<ZQG~2QfypCZ*kX(SXz)7<r&7#k><Fo|T)62arvQ$es
zM)L45`x5M$bTDD`0o<Q2U8p{Y$RN8nTzXb?LqUB|wF&&$Nj?+q*P;*Y4BuMBI!OuK
zv+a15c(+{fgzK#s)#xA`G(&uUc*NnthI6}?)LBv1NOOi=crGxkJrR5s942Sw#1zSD
zl(*2u6fjpzIN5rx-(25WnI5)GqJ*9MTI~?ooIpu`0o5i>*}j|PM5weH^=aaSnfU<s
zDDNWzfpdWCv9ovZu212Jlr?ey$@8jftvE%b2}Z511gmHUFuZ}n;SaG?fFx&9AJQAm
zP8~Th1XHsXPGB71%Kws>huaS>1QwMSn~uGMMmY#J@E6Gy_c)xP{&xX3To?67nAbq6
z*Zp2&Q4TJ87S(p$|NjbX?#9y(bZF49-IGW*frwBhq?o-Z99SHEKFixbBZ%ts<yF`r
zI3u`Ffh?jdrE!8v+!aw)?+a?dw2#GE^K){a2-AY<CO>9yK<6?l8g$|J`c#CuQTX@E
zg+RuJ@SgHJ>=3db70>tE7{pF#C#dT;j*fWUx<|O(MRfkB52Dinr?UuT{B?g^9#hHu
zJ5&(XD{#Or`zj%YKr!qej7)iUf2v%9sILtK7H<vVn865g-SZfN1sL5$Sm4{Kc7Feg
zFV-axSEZC=eu&40?y~FDQN^k)@zp8L&dylg?Rs{)#GW*mC#qY*ZJR$7%FYO8v`8qb
zyTNOlA1RAG^@18bc{)$8VVz$p3l51C5dQj^j9@hHRDGj1Jm7*l$hUiWG%sEJ+BLqw
zZZuCxO!u68+tpFcLtaOh38J5SE4QZF#ne4Ym|>rcnLVcgaj~O5O_D1+Dd_q$J;R#S
z6#hOK!^d}}-jBPoK$MsrN_@ltu09GH>)oKN$f(r}S|*|o-2qyL#h6&)!X&g>4yxC~
z03kD069LUp@DkMPT%smrDr>b6!5tIq&obn->?sRdj}Xxz%hoEr1~E0NzR;Mh%5rK7
zqPGGBKc=V6DbzU(Dh(X21JELlp>BCHMDl<o<U4<sp6}nIjW{1e_2*Q%cTQWo3paNY
zf4}x<fln7$Wt^S*z|HP7D3loh?=RrfjEWYq41<6{M9>0{F~0U^t~d1^GFpTPeuKao
zH@gZsU_wdpVM73vRed6rx04hi_E9^~qrE=%t=HLY6q4>ax&vFw>V4nABI1YAp*xe4
zHcXgU5;;e~GS3tt+lk2=kz@X*+by`mpN_ITBNi3~BiK*W9Z;1Eyq!c)#>bsDcFRMk
z!h{$lHh&-GD>rZ8VN0b=&~oX^(FR5F5~DU{@n*}7>NoY-*{ng-sle+pX{H5Mo*0Su
zo_oeD2ExP5YNX$B;o}6Y?>8|z4!Ws<3W}o$`h$|a`umO8)wunIhD3a^G4rIXemkYC
zUEspgTn6XQh7YDcJ&C%d6Mz1|J>BL_G3CClQ2NW?;qhH{>;C2WC~M)WVQlUZ_xmms
zIl*dWk)c(_YL84BOtKrhh)UMiLKcb=IXe_F@yz{#ZDowl1J?utxf~-)xQkK(hRIux
z$Ro(DJ~WAyR>nGZ?EyYd&?`CNG(n=0*!h1ADGr@vc+9|kfyBdP2WXXBb=0Q6)N=8?
zTc@m}Fg5%B{6amzcP#8)x7PbDw5;()J)=4%E9-qk>dwB-NMkTQE%H_Q)7p}PY@g$0
zdFzKxsT%nb+7ocuFLBuh71JP=lIfmim~0gs<3DoU;LBmX#iO|$*Vj)uzV&^!nF_D}
z_Pd{Qk$PYsdz$~8ENwR$Lui>j7dMHBHHv!;rk`tE{iw4mUM`)u&{g2C)8ITMv`5hZ
zO+8P>wdXy9q&LFAu+6tTT-HbbRmrzICNbn=t{EYHRAWUWC~O|ritqIiNEoT0>l!yN
zU9mboT>b8<1Ys)x548w3szsT((6l&4ml|d)yHj8WfpofxDWp-1Cl_(NEGnU5`?Bf}
zv=T`Pth6S3PcN=&mnN)18FHEE)en&2S+K#TcCAK8Yl**WKsf$cv?H?Q2vcmOK71}B
zPWCb}UJq*^T9W=#w%WQP;zpKrnQy7==aEL5cO3m)8n(|~#T~k_7dO&wyC+FX{Ld1P
zPqF8#XS2HeVIwQ6OsnfBN&R)l_ILRmx{9Ya(n!x<pSxC_ecBwj<B#s*u>on{e@oDw
zy#~8hnda{vDB-<3HrGxxL7|C$9lGZutESPn4`}8U6p@E3Z;1591cIucn2v%x95F^8
zUWHfp|GJ2)90bRvGj%jLZf{x|s3NxJ&XgxiKUHQ)7%uFcnSq2=$&<73xu9j5AU~*$
z<fW$6B%-b-$9Yloh}2Obm@>ibT(I*=&Cl@|MytfOWC$=a2pbDT!boHYAP)pZMTAcv
z3=xdN4`jiVVQ`sX1ZWV6FG!ulHy#@tZ5M!%uSEtsPbsH`P;GP5h#~6OU8+k4YfEi<
ztph~MnXZlj7{9AB6-)(TZGi^-ittG(0Lzz~!v=l07=K3$;ggmScLEr}z*Vdh2aG`l
zJa6|HzxNKAod7i$`4T`&bPS~(jIi;phvq#PqsXLo8pD?xcz9DmFhA!oe#?=6!vwNL
ziFEONlYys;43>t*pET#|Cc8grC<R$?#_H5Ze^Q;55PLR%(yitI(wWQ1ENes(q2*9v
z1^~Apll$E(-#IIUPn~d<2nJTLnB^G0YJ5Gi6&SuQ!e?}#P^V=uMoClvE(RFG!aU5R
z5&ctX9b;`QAQdJNPv=jnvZCDG3ho2cxH}`?5J}PgFay82#rVw<D5!_<DgApf?3r8x
zz-omZ&l(8;8}7e*C?Jz$V1(@&gC`r1HCj6r!t$Nk0As}Q9@b&xtKj)gUB3qeqC}!E
z2Ql&!F?>OtL8P7W=%0x6nBJoqy9++tXyf_%px$D@f&^iUIs8fM0{_(`0AqjvXlVJ`
z*VJze|4%?`=eNajSG(hV_Yt@uf?Rjhk|2=?a|3q~Fsee*&sGh*$P7fH-=Z^1ddZ$z
zMf$BT5cwE;=lTp<K01*`|2(~4anajRe)ziaBV%o(7Y2p-%*VnWMEM(rkFqcf-bq{r
z4;@6>2O}f40VR!FR_5=bNA=g?taG$>cjJc!n7^_nq}e5V8w352sGN~_&iqu1Kbu#7
z#y%LH2$CYj^Bbld_$UmBBCo=EFV1}4zBp)t`Lk)`T{??_J#_%7gaEgjGoP)^#+O7@
z*i8&{Zdbf-)BP~Ara@Ii8&K%NW%n+fm;!G(gIqdUoL+g!j+m8@5r0Rj=H*xsl&?DT
z$r7LX0Az=7w=)tmXK@Pvq~g|^T}T~5(*s?EV<?C#FVYtLT{?&OY^?)b^ol%D&U`r9
z{<3R!_nX&$kPpK^S1YDM69>2;IT3C^RYDP>s}X+k2hc4{=giU0eBiM=ptH^HaM9H~
z>1%xe@z=MFC%;~qV@?8KSA#zn;H~DWig<y9KLk+oIZEb>SArh*M>;+8F+_P^4b<x2
zcZ_r}Jg|}a5;mBBEjjAq#^Udfp?;XzNtd<rv(Bp=AQJjqT68Ad{4C3VHtMqGMufgO
z)(4{+4qyHbU5kad(SZMZughBKStrilA9Q^%H2)lf{r{2p_i~RIJ^$VR^LVxLD2G+%
zvaL`O_*OAjF+}4apX1Y~iazEjg&_S*sBZq8ciT}N`pFX5J&&5+hHBn3HYjw@eU--@
zET!+hYOxeH8pzo8CT}$NW2=VKl>hHpp@7IOVbA{<vGn2?hSK%@r|wPiM(BUbI^zn&
z0dW7P=)Xw(t9wBFRqL56&@t*i>3GQ4-u-JBF!V2k<4c4-z#33^6$4oQ-}wK_1gPxe
zzjfaD@6jvLe*=GQoBu=Zzh(Ycb^p~}23i2n0@~42TV|dAB<t2i_Py=hrYd*Y(?&({
zLth0PRK<#BGm(wQ$!Ed$HtQ9xj;puGu0zM4Nvk!oRt9PJ>~GI0FtUc*A3m>@V?K<?
zK@XwGL0hy7AeO4SU`c`=C@LdQDJo}9DZUqdbgsDh8PI;>2lxD$^sx+97!X({$R+1T
zr0@|$q`>yXk`%r2BylXUxd~>0`MLg?6wx#bb_PEaww{h3(eiF63pR7JCGQ~oxoj}5
zW3T<xhTr>w={a%b?%j8W;6HXhthd=LUVgiGIzpU;vktKA;VoA2DG|YuW5wrx5?OAm
zz6!JW%NUquXbq|n*MBxhXE@oh1z|q)B9WrmRhz2QA8XT~Z!3hSlG=wTzn#%Cm=SfA
zWl`Mslr{W8DJ+TPCl-rje7WXy?4Fks(O8p0TM(at+i~uH{LU`ZXmh7zCQ0@Bu=0Z3
zk~d?qe$LFM`*3z^3v5BvfKOfotctokuKz(+oAG96ylJW5IYIjprZi_HtmZ+V5?0T^
zj-boV?iMCrH}$jWj#XVWoed$Y+8%a02oiAdw(x5Z6sbto%yBnfnN^gXnq*Kx#_Gfe
z6*-Qx1H1gCNv-;m%%}wvZvkX)3crBtbht2w@e7)4kuI(?KW5${zDH^up*IrrR;7M=
zWXX;z21nJD3wR!Hg^IZ%!`{UP_9!gZem&}r?AaVYnB_xnC0+Z~A;P|-H|bSNv$=Y)
zBikxl6>pI?u2YXSQ|5;`ZxWBr)bf!ua-i5;%#oKAvWE+X$>p|JP0a*5i%2H5d{l7s
zVTTzNOY3H2x^gGhWSYSIfVdWw(Muxc(`%V=lR_7R;P~fTxz#(HS)LCQ4V-Z*k9@e7
z^<O$<@+y^m55so&EliJ~QEGS)U@hy^DR7ms>y6CR4B^1EU+GomA?%#A<}bjWfdxLh
z--kL^JFLG}eH++NXg4F&<@ZlR@;HXZ<Qcpf6^R}ta2#xpsv}*HH6B4f!!&SPvEFi=
zk+i&;ER6}j3F=0etcNsDzJ*sWK7m;j5f~E>;;2QMF3<E_*h;O|J8tuu9sZo?w&AFe
zAH&H{4ALJ}hYvXtA^T9FXL}-r|M+d~dli%DYMcOBAI1UBFN5`onq7^?8jSc(y_k5g
zt3}X^QQmuXXn!nC_(d0~uxp8WTc7An%fBG~K`}nq;xG^8F4l>+#^i0K*dO3+&5S5%
z=<~JFOrtsDkM*o1S8D|co?UvC@DYXvc;-??@rrEn7%Kke-3+_8?h34mGuHqPN>D0g
z+v0uiYKnD`yvigB3{>lB8dKH|Wb+F?SsMNG4PX1Hfi3;a>o<H~JH4bOQ=Cq16(>d|
zGLJhv_!0YZ_ms=ES&l5xpw;(s%Mg;h;dvNUnzlvzt&ANcZ;THER{P&G;HmzA8Ay?N
zh(+Q31{XU%u1sGJUF6V&lzu&;ycXX9d3;km%9-qJ%)M5TH-xl0C2rig@mWQ-l-rbS
z_g<rPG}hTc0}8A->@Qma7AJv{uKV#E1h^&%#||jiaq~f{sx}BI@+^D924BV>a$o-9
zd{38a;oCY=YOm38LQfWT{;}XiMc?8Pn7(Q>Hsl%2@QY(lm>3)=sT*|`OR(apM-}1b
z`jhMD)B5pA1I<B}_+0xm17eG{^*KOY@2zwutry+MmP-xB$Y)qwTS)CON|n;oS5oo7
za0y{o{kr>Qq^7-i7ve+S6W7A%hyV%F!2a+8VS%GhwRJcmqKV<~9O6Rw=-<M<{Oiqr
z`dB@$lv+ZwJe`=<!hftzIKWQkm^dmz>R@8h)<<L3o$fP4<1WAv4xY$P!v^sL2?J{k
zzPFKgX{egg=eAa^#9T5E&~jzq(3h8R#~G>qQfr^SrpH*f=6$cxOiOt)lG2h3I6g@q
zmM++2Mf!y(D^Q3bds?8D9xhE|-_Cf{wo?1mW<h~IQHiF8v(`C~Iw-tAG1yCV;%Ao7
zoU&TFkfm~mbtx@fchz=Vx$BU2f@yln$n=51<WX%Tb*3aEMxvC10#zAQZWzQ~-602~
z`G1l2)?smcO~NP^Nbn?Ra0tOkaCg@r!7V^=8Qd+wU4py2+u#y{yE}vX;I6lm-@fne
zxA)uq<KE|~?sKY6Rh??+>FKFDRc9?vJ)0<N2!FBGd0cI)k>RcwC^p<sAKa}XFgwhl
z#jGDxh9Z}YHgTZDaPpw=QYwg3@8I3+;9cDV$~MKU`o2bj$z^Go1^s{AZ2S)4{@r(f
zQUdAc9_458@~4$&8$4#%%3WW~x~Pp@lvnvGlr6u}HuT|~ZHOn--auYVa}I|E2<jF;
zEVQp>?aP@2e^~roW|CLVbb_mGNaw4{c3EEKuh41i+szgrWAm4NOxz~CjJ<HcT(^_$
zN=dR+m$)J(w})xN7CM<~#;7Q#e49W1vkfI~kr8v30xgTykRs|}-O9i6EZYtutkD~A
z&#u&6r4L??pq8SEg&fw;);^(viJBa(dAzm2%k^ZE<(*cLS=g3Ebj+RlF0lO~!}NJt
z&d>5ct5H%Gb&EzKnxOKCc8jo+jnGvs1h5X-emwzkf8AB>cu`du;x*2a6Oa<P819u=
zZyuEDKtUj4`Mg<AFyCjzF%i9ZluI`xgl^3v_+wEwFXS~(HgK09fLoQAa!CU09Iczj
z6&m-#mL$59a>L&(IW5)zeAbj-o46XFrNJZ|%j&P}Y!-zI01JsroEI(Hek`_u=v~1?
zJ-~Xjp0iLe6NNvpCbnX=esKjq1`q`@MF9)zI<0vkahjn4?X+}1>=&(2(rqud>ubL3
z*K6@c^EN=maW{PkbfQo!9I~QT>j|J=#?@>V!`o;_p@d6LhJ4tw^*}ov;lTr5o@*K_
z9kJp#&l`AnY0b0YVfEs4iC;~KmqSa47i@z48=rtKXy=Ln`?tQom#Pr2cli%a9N4P7
z0R0U#?B7-dKQ7dTmV`#?)O{L|*H56dLB3f{$m@;0$m=k#uz$n8p$%dI4``H<j-=YY
zu-%HK3##!5n#K=}LADRKj1N4}*WxyegLz$M6MkyHtnJuw*`<Pl7!%W_&rn)|R{a`^
zWE+M6D(g-=aGqTcAQoY;4w%zis>c@6EbUIyD(yy#QV1m=&BEcBWO|$1t+}NBrXSBJ
zw65X1b>Tnbbh7`^`NQ}gqpm?kfLtWJu7LsP^O<_+;+6c*Y(PvExhJHq0k{XRw=HZ-
z#D{Cks&K#{f0cS2x@^yi?lQx|+O~3>Yu4t$&riiJUM#0-5>MIfly`U2kUQLE_1@-S
z7Q?hp9=yCo`Ew<pK>TLTLy3=pQl;r-cDj(Ds>cTUE01IGR0#n(9q&6!&P$96$F0qA
z=!3b-k)FaRVjsw7hhK+}09oKP^?nCjvq$|cf+YoYW~f2sbaG8c1P(0a#e;f=zO-_4
zS}BMqz=>VjIU4AH)^Xi6alIN?{tMDKz%-DF8LwQW@Kz)Pb96!yH`UH0UY78{epaJ{
zMZnIC?nmN(rbx=Vn%bpn@Xn^3X+vw32HqM}Zf#;do}eqMmn<xrnlLEwvE<rID|POt
z@;l6;cfO8Q++LY}Gce4qj@-QvsqK9ne<qJ?Lx{PjLux<}#>QDzyf2Zr8r?fpT1<5N
z!GhVYru&u3%x^ak%|_KW?M=$V+ur;q{-^8qN9BEzHVBt#C<K4&WL1ppUFp%6MYLl&
zg-UMIlw}sANR6J;^h*NSE9ogjZ^Z=}XKpQ~vHTO2MH|q$W%y%))lEVXkULpMD1qRT
zD@Y_8=B6clKlP(V{T?<UI=!7i$H7&W;Jc0Dp=<DnpGg=|skQ}9!E7T6zCJ-u_DbFE
znCvC*^5Tv*RC_m>hU8-g*<6Uehh!FJG#}f(9L7`!1K!)?&9R0bEE3#wO&8yh*he18
zveL)n9Nh-G=Z8PTzXsyM<FVa%%bT7dawxH5+mH+WPR8X33*$$+<<5z0kpv{gEeM<m
zv8>A7o&}-q4X%X$$#Gi9v_ndE5~<+_&%uUms3b0u&?_vH@j_aidUR+CnNEHCmZi{M
zF~Sndvw86n{!6J$b^1IYKI~xo*<_82YD2*;wxzPJO&6B#F&>8f&daU!`KT?@*ELS1
zC$1iM_7Y0j_Gx_3{)VHR&q6C5tXV;H?Gg2aLc9rN<QWlWr2Xn>kSIL1Q@F1SUFUE1
zxJ-y_7m>8+XYhSQUL)*hU{L2EBdr8edcEt5tve(!J6BoLl6KJ1=jRUmboNXUYUVMD
z>ck#fFm6>TGqcnK9;ihV{`#1&TC;ZQFdsL)H;wT0wJw8lQqzSxK_@zW7yTEFu=CRH
zI+-O`f8q%P;tK9i_{>s3;1En>ACZ-dED9f`W_a=vSUrx+A?F*T=BtzyjqK^_(^fR~
z=Abj1<Qp<(^_P%PMfyg?53#4{!B-66N<RTVb^N>Wbm`zPWgocBQXRK0?<b%^2hT3H
zHx`F(I?VwZd|SiBbC({=rMRsrOGYqz;D%7NH0-8PnK5dmEWK*Rw#>c{C77zs22~4j
z%*8tQ#&s2;A5;FP`d5m7OB^lvlE{E!)PI#sd}J>5@82%MWY_OZw%inUJrj)r!okT^
zn6baU5^<sFO!)1kkPVRRi&K7GE{s*=sIabZZFmHE^gdlznjTPHx4*s;P_DcjbYj<p
z?a9IZ>iN}>pvjDlmY^GjO`~JXKe^l|qEaC;jwPM?R0+L`tZ@*I356w|<mdlf2unXy
zl|CIwTJ5%=EpXmV@}n(_of6e&wTtYUJ%)3AOYAgmN&92Rk0~S1%Fnl5H3q3*Tvxp=
z?j4ki;n}=Z0*Jx;wkg(LFQ=Btqw{VmpVgFr+BfOiLqZiSsD8R8c=T>2`qYyp$df!G
z<}obM!MF|5BNrpWq!WuI_ps2^0+l>xoJx|MZ@ykBsTVzBq$%u|61-LmzbMc7K-F>{
zaAsr|y4_!ciT9*Q1*1rsSUIU$nfve07A~U1-ul|yxMeF0=S6|L`F5E1G9w$`5``cj
z3M;*%pLu8_y%~W}+-Dm$b2)cBRF6MjKi?-`ZlrW(!xq2NyB)65Gcx|3`T7(-owDrZ
zy5^}bnU%_BmMZdO-?|*|Zk}F3V%}3k2tE9sMWtd!g0>d5VI}61E8pcB9em`Qc}RM1
z`iZCXU_bq=4nryg`ly*V&Z>Kc8OoK)p>Zqp(_n2_QU+g7H+iKOZ_8AK6DvrPOr4xY
zS=GwsxVS3QBz2dyj?}y>VRkj<wbiu7_7j~s8(2BQXbr{qNwv)0od`d_D5v*v;N_r_
zJ}H<9^cPHm&U*i~+->StWQuMnsu@;%ibOG^W}(7cbFG`QcriTgCs`FMKX+B0WVVHO
zGG8k-Yc<AwuSPJpBH41@R07GQg(+5S7cR%97X@A@fz4=(dJH#Lo;!D4aYiKA8y^pu
zuV0?2wCmtrLH6j9Amv*q&pm-gd$`^Ndhu3e7Iy_1&qf(x7UqSx=<Llh+?Py;{d4S6
z)6HjVtaGHFpySt+nmLoiKi!I-$uGZLo5gz3euEfq$D%&QXBI==e7V&6QS2q7Fb#TD
ze8(W9(oR{p4@OY=p9k9||MK=Q0NZxy{V4tk*T#_`Oe{c>8wJ4+A$pQf>hp!OLj3*2
z3U6@C=<h)Si56}H_c{x0Qz`dd<0$nV+am$|iDxvML|;up9I1K6*<d`7T`OTTgo$DJ
z{dsp63!;wsa-)uy^P&Pj|3hqfk!cE$kbLCGAQ3nD>q`8oO|np)ol3y>SYPmCi1KIj
z!oUyFX5EL(!~RmAj8r{*7;Re|?ATptS|d{@(N~$Sd#}5{l}p61=REAOev7?^`I0?K
z4GK=TJgL`0d}-)spe~VJUSCe+UVzfopgK!AUhW~)R>|O@MIjS%06%8e95f-@sKY9)
z%yaEvf!Zt~BhiC~9AX@leKM?i%Lii=R;#a0WmRaSOL9D1fg$NF@8x-Oc6*8c_3WUT
z9cfJ1%M<42;jY#H;SMI~_A)7CWEtn|0KQ{q7UEttSb^~j@OH+X-(JFw?#v#uZO$V3
zj8<U4Wa#MuUi8^0JxEq+T1~*iUHM|#uLZ!d$*?)={A<mL@a%vGaDXpNmja6AhdIH(
zJhK?`^?<-xh|fD<^pAUVXV#gUCu|xZ{&AzXw^6vwB>x%fLC^dv1~^FD+mxfGi~7?s
zzF2yB3WOJm^;I0l25lUi9i;s6q_^|Kcz8XI(bxfEbTON=;6E<Xhr7SN^v&78qPOP<
zT9Z6dy9{eT{Z{^X)4e?DfWXYl+e;$ANqTnRi#GRgHzSUj1zf_+NaZA;#{I89T@`eD
zS;mi}DcDy5Vz3%Vy#~-f4t2m*z)v~_Gy~1jiE4f7Xn?A(R87v*MF>DVX7wDfery9E
zrv2km2mT({`HeQpe`Y)fqA^w-Y@Qu#8Hn1GNZRKju(LznRA1egRy7${-_3#%w9joj
z*!T%-hVlOIP=;p%00YUN^M8VS2b*CB+cE5H80>5a?Cja!vmNa0e2f}Swr|5_og)Jk
z=(4LfV=FLnH!!l9gg={vKj&X?>~$0N|AHW|oBsv=D}T#9P}}Ce1I69i{{sJ&|NJQM
z^YLGs{xPVPgdc!^`bU4w0ww@-0WtvV=s)KF+xGv~Y599)z{UMn_(#isH5ustFBb<4
z{a5CHt`D%_T+YjdZu)Ng=C%W4cAYTDn?K`j%}TFES)eKJX$S){TFl@Dg{%gGV=`t&
zTKV?^!AdP8=rG5D@X9L~|B9%=blk6fg<ruy^11F3f~;VG^4tYl;`ASFZZ5nyVOmJ6
zVc##D06hb!Hlh?%JFr&mjfB%N9D3zWy2$)f!j;I%Q~Axh`3_vi>`2`mXL|HBch)xo
z(kOXW!8!MMLo2e1fp;|h4-vMB$4}0vtKS+&_c6}&D=%>o-)mgpA|8H$`p#98_4L8|
z;C%Cn<?Q+zl--$V-K(f@Dd0)H;rG=c;{9-8lz$S$Ka3wjbX%MHoZ5%PeHD!XFT1(1
zK>GEj4+)0<%&hUguK+4b&wr**`{q`?nzQ2UBpL(8V-x<H=VlE?q4wsa-DUJBBi$-F
z3CuqtifJzo<|X*iUw|vuDM)6aNh9$<Vl>Gu=UUY6Np$3&4|%XhYBG3ZXUbznPR1x}
z#dFh;tCI%gLMeC|9r+VC7zbcZBQpe)5c_BXBnr3u7N`>v_n!o7V2F)ke2s#nfV4#U
z?d;)>>4&q^$soaD3I0Fvlx1=L?YCu>w}8>CbnIuZ(#Q*dk&uhPAJvf_rT(Y_Ym{g6
zv(kUe4vCIrYkf<s{)>vY5{Rj6Q;__5UYPQq{RzLFM`O(SgnN{RV+x-}N7k|Iv)=dh
z!iVU=O4h!iAo&x1`{c1{`1f%E4A1zh0%f}m8PXL(fLU6mtN<D8NcGV_y8d}sP>}TE
z!6ip}q}oV2-1PO*^zBcH^2-m~R;s49>k-^KklbDrM1MYy{(P^nIoSgV*47R4Xo~dc
z0gLiKnr;4^F`>vH{$Jtf{~YCC|A<MS`T&<TG4K(y91Sku`Gv5n7;bl;uxNAhnd2s#
z=qNH#g`oyp4##+CBdC_DRgootMtm5d(so#g=}5qA__w%FMZ+mihyHTr>eqMKy{(^?
z-*g~2u|B!I4v`gCFR+&T<{PE~3`@KFDQCa;x{n|HQue5kB^#P0+Z@Qu5b&P>B_627
z`~Ly%)RPAPKj0`!_B?Cou?gFOP&f%kBx(CE0386FFpM-&jTZP~&6xhewL*TkLjLmK
zv41%J+Zho4Z<K#)0Tlgzga4df4|l+)t34-aq3QD3!rR5SNXd8xW5c;K16Yf*9M3HA
zLw@kO^@T5ECyY7h0qbx<<voI6p107$aQxH-WyhHFS2dy{I8*Z!<Pv^(`P0({W|*cg
z`1v?#diGF1>J;&Wf!}pqaEGu5XVi0LWZY4nUQgXV0~PIfd1o6RKWN@y<2q}_{<~_T
zis$tU+T?z-Tn#p2Dn^1d&;DAjWA?2_!$yy>2aKv~x+V6$?LE5ouyC@bUU`z=)=$ta
zi@67L){Np-jLOgMGn&KDq?uX{=)D_ubJJ@J42e>79)pX^vmiwfF^?xILHo9d<&5Uw
zsQ6H=+F^oY`ce=j9mgVBgpbwjf(vI`aT>grrPW{pbwaVz8G(0rwO&M*+VXcVo?Blf
zp;z*ZS&!55{#JKd&MrEpPZ*Ef{i0YE_{rg#cHTGO{gdLX+l<d@r6qjT&uSd1naywM
z>r7t7PaM38&kbvSuPz-t@B?F*DDllZzj`5xRZ$7`8P9f-?UwI?Ti;aX1B6YuWS#A{
zJJhI(-LamxXjfpn?6G%{Xsy!_dP_gMuNV@?iMwVg<p3LGjEP?^p!v~`pp3|$O}_t$
z<*^|s{ei|m^B2CaJ<s<|s;*G<+OLUO&%Ni1MvNU5S9he#5}Os*wmJRt2TLNCXQXjR
zzOhto!N<_t<$E*IpA!LjY3ojl4#%Yq-%+Lc<DK5EK}I`wJ3L0sc2;g43H_9^o74Kg
zQEgSmvb5E4MA;1pYLxx}U7&3V6Ph2Rn(-bWlqmiX%3GrDTy4(&QT_Idh^!iM-pySC
zh8mLe7dTrJiVi|O<RqeVf$#a(14eCwQYG+F!h!8ZCh6uDvg17RA#AkU*>D!TuAK|}
zaZn#JtDu!vB@x|xL``+?@%0ZIhom=xTd>!L2klkYg+u$3X)?}8Vf69E;56mKVrx_J
zUNTT29?)ZmUVGFmwMNInNm+t|a@;a0yZbsgX}jD@8M+XwW(Uux!86{E?N9C{B#c-|
z%;ERHIjt++CF&Lo*YAEKH$+ZPYsuZXmI{W4B*}9ikXNOzN>)-iP&(w;6~e4F&`*{V
zwo%4lTchO~ibrc8UJgADi59T@8r)5D!;wsel_A&7q9+55#hvv+ybnp=8ydfP$t9H$
zx=V_n)$i0#X1+bF_?`~;v@l6ZNgqR0SSvlxK3P>YRA6hdesx%5?`t~OqCjMkB%PHg
z1#g0ih5r^u)c1L<zx9(6-^tR;wsof?NE}M-hVV&23<Q2<2&*G@zge7qi-7$4&itM1
zoNZxkx#CmOa)5-)wkQL=^7e1VqC2k2Q$LdJO1H&1%;-?p9v?+VMGf5SkKZe&nMU|^
z1|n$pwD00v^~@NiY>N%v^2W!R#DszSsO@FQc%KnuwhI;FUFlmtPs88t0>5XOXVg-?
z)9JNbR2~Yvl&D?P++^>9z4IO}Pc*zv)$Sffozrx5D^nj;XLHDHy&s4Aw-_zqgsG%Q
zQG8TmU`|l2E%w15wwSJVR?PC;ej$EI9K%(cjm6Q{ehb55^-f#oEle|<AJWjiLZKFA
z(_n<<%;t_0oJ|s&P~+x)2O08R?j80N15E7Ya3Z|r3=uN2vy|1_U8?YX*6K9If6A=3
z4J96Ig*BE&@>6*+%rwf|=v+toR1j=Jp6-A`jd`edi|wmxpM5KtKpkG+M4aq21qpxt
z=Dm)}&!&DkCop&MG5n#!En;L*%Hrzob>B}G%ukZ)zft16Zi-;aE6xIc+!cY`|5jc8
z5$6V9Tv+xC{pFWU&HibpvuB=pH|U!Pfy?u31EGAem{|FO4fE~IJv^8%a>3l??sJKC
z%T<*3#e29WcXghjdpn+FyPaR3p&v8Yo?0R?r!UTTnZMm!tAuEzfXj|+Q+h6B(wMo>
z!((t?WPSQk_iFWkN}}xEYSGs|`p(q4_Ay1N`%J|=yH4XR!@Wdqh)R+zxM^lvrrhdv
zW-FL^VFhb|J=62`nUv<~Sp^9=^HHXcJt@ho;Z^2mi;frN1vlJ!U>TEN#;s8a`}+lW
z?%UxFWt*_A2(c?QR0}58%j91%!wr*74pA$(8rfkQ<iA^aUH+`-3iQbD>TW~q_30A(
zS!yV1qnDS0lWF-ngjrrxg>`@GWqU*$J&a1}f?#LjZamw@CsGTEnVG<~%UYo_<7p&v
zv(NJpN5I<OvbN!vo${MD5S*7<`N^``%GUm6kLZ5UD<8|3!WqMf^+G;YzN+6A!yZ%Y
zCQ@(_Z2q(S@<>9@cyNULgaz5HY~4oS$&J;dlv|x2%>9{EJ+&L3f6)F5oPE`b224X*
zv?^=Zf9fu?e6$3c=&JW%epQ#iq9A<3wr&U(7rHIqwq4l0tnrw6wK%Gw`3Axv68hOK
z@F(m55;-1!RPGu)51R<r#@xuCf;rF-Lm3z&R7F4A_htxP@|OXLlm7bJ6=Bh)3{<+K
z3N9?NFF(NtQyUjX7cwCpvP)QP7NYr9|EuUSS%`kxMb<A@Ps@Y3iU=uxfy>F2_w=TQ
zZfh7Gv#sJ&PSO9=ToxmB8bP~I#dgcVuolC=zI=OQSF%s|rR7l-oAVChSz@l{X9q4W
zw{2E=L7dgDA_n7L0_;~@f}AboU9zvarixuRMyKRX>6B1N3c~=4X|19NmSzPQLSWoV
zLKFbSuczshrpk1^$$<s0luO0rYlmgDbEA)C#Z$k^idoz4RO5yhzfN$T+%7a0oARgd
zgz<17ZRkNf@zi=aNP6Ok(Kq%TdBRE<2z!KDb}=@-cAf{?P6>aWA=SMIw5<#1;yjUg
z&?j`X2&%WilYrq1qrl<|;}M1SFYL{vClmD$k_L8hz8N9zf%YG<F?Z=}H@7`}vTh$G
zz>Rm9OJI9)D_^ywd(?YA2jfDnFN=&wyq*#~GoGbhzuZr&lt7+4PJB~IsC@~ZARZ2S
zHYFL^TG@f~CW8{2**F_?5ixZNi%IBs!;~gmxjUA<oN(>CXN;(}h*a;RZk~{=D7awu
zsHiFlxsc9F$a5wQpbAD_>q6*WFUodsEjNV>)ts5+s{7yS)2N0hmBvn#L$Yi0!Y|q<
zcpt{J5u1S2$xkAIUDVMVDw4G6E68iNW$L`R{&pLC(w^YF2hhqPM`Y^PN<Z$d&dPjq
zmjnO00%pe<l*mDIdmh?PP8S}df-bBtWW=?pf66J07C$p>9}|;1iQ)YOs`tzj*Xn(L
z2@1=5V9|+-1`@Ao+^UuiIIH~(T(e)SC}U+)EOz0&G-8qG3wsY_CBOgPsZSHfXd!%W
z{KpkX>$@wy8P?=F3)e^Kcb7wXau<nF;X|i)e^QL9gUwv-BVu(jRNaZAuD~P0U^6O%
zH=2bbY44n<@}0EUxrZ5W(x%{h&)^X0ua}izV?HCoF`XO}hpNJgB&fnpUi+(>-xvlB
zbg0u(DXZ!z9A`6B=xKxI5RC*hd^P7UlXt@F$@@+Y#GIn~a|~xfk2rHzdaYXVj2%ho
z)9z(wM}sY0RG+?tRM`62348N;kG+;2^hZ2!i(L(OmpDv?ztS@Bts^2kp(f!HK636b
z$?6pD?Q&^EA<9ZCPeWoEXSUK}5>3@-#zNxSuA2<hyYZ}dyZP{QYK2N50=I8fPX)ok
zW{A`Q2?=ci{2)*BP=s|$D;k{FhbwP+(78kR^I;)`j2>Tbr1nMIUYvKE%^kd7y>1?#
zGWoy|Sg9v?<DO)TnfH+u6Y33$sdtW7bvGGUx^EtG+$@{8==-Yw;qktgA^w|OsCSSS
zkz>Z(h>fEEv1!VlaSF|xant-C5Kg0w(EPy7$sjdG&pGnThIdj4g-53N45@yAkmPCg
zo|A5XL{JiL`|}}zgFiun@Xd}}_j<-ooL!Eb(tUYtG_ALa2~2+`u(!4rVe;z$>+I;s
zHnRx4C%kOtPw@l&u`0N890vmj3C3|X!7L><ssw4HbOf{pEE9w8<!GoZ#ReEezL57Q
z6#;3Ni0-P(OrT<&Z9Ou}%aCpsk-cg@b4V@Yzm)Cmq(al`uy+V|d38iJRGGiesai%a
zg!DQGO_r6-gsaXvQ0lqfF$=ifRWI!gy1D#q?jj}=PERh3Jnk-xmgM!eKg#R%Krf6|
zfG*GkOeVPUcqW1WdvhE5e^A!`XU^C1dg7d(_<#mmK+)Aj-sS!UIR&LdQ_emAxq!TE
zQsf80JHNL%IL=_JI2_{_;+px`Lh%bc+<`{ec8K36W)@;tNb_5e8-FwxzFbe76PVaa
z^pLuURIQY~h>WiWP81DcDsO&^KKmKbM^F=l<|G-ddlv+g&~~A!n%Yp4b2#)f%0a#*
z1PBBq?q*yTj0-5Tk3Ww${(h2gFSHN22p=&UX5ofd`zR&x!oBPKnQ#5NWi6fzY|lu+
zrp&%$WWuJneClR7vKHkHFNE7+P?eW-&Nq>NC1>*Dz)8Nrx}aQKKHpOQiz}+6mTtS&
z&PMi6!XyDW+cKB#Nmbr9w|%OzZx6AmcLqqgkq7qZlFg;?N{bXoen7>l@wQG_vpslp
z$wwRA-W78PLCrQEQU)=k+~xWs)ol2Q5NAQnVDy*Q<>*0zzhPg~&yOrx@g%f$!@hnh
z#rjF)D{@~TJk+y5U`6pZCwMvJ!`ddn?5DLLnE)8w_PxT%^@1b8QJ0|dBSDEBvH0MT
z5fr^`#FtWZ<spKi7C$JHq0H|J-H$XR3N}9Ix4DYG@+HE~>kkdO8pOmW=!}WR1a>XC
zq905@$;ZV19GCR|OOwG1(323{C;n9|&+Ts#rOv0=2Wc&13}+01V!GQMO~dWj+YsRF
znBu)jP7^W0Ppn^Mo>bGGDAv>uPU)J-cP@2dfA?hUP`VHn5hwWD4MC<}GmHKl$VFvn
z4&PPpm(GkjA}X25F`RaDD0R8~^l-VW{wjW8KF84CGqk*CxoV$_Ta{0u7kQQ-e?kUe
zNoT037wwfMHEt8{m8MRK8|G0RT4V((6PCJ#M5ufouUg0Mz3>zRIA}%wA?)jqTzc4-
zx`8^Y-UL~&`5I2Uw{xjZ420>qR~SwU?5U&esD}qeOxr|E-=O#I@3kf$Oh%|QbE!V!
z{?pV~UN8Py>H4(-LUC_rIDFhzzf3Wl21Td<YUD%kkEd%Fp_wxqt?$fo9-X}_^5uYI
z*rg(W*&6QDDf8MK!JyvPr6PdlKo0q^**_2B)qDT0401eu5;G2xvBUTa?F{{o_3y72
zW0n9Cfbh}xL+jsz0o+=~uKB+W{s(7Q%o5<(?$NZm+)Imnz8WRb<LhV{QQvD4jM87C
zYRSsH=1*R7_@spa;qDy2m5LvSLZjqOq?f~Zns6W4j}R>)XR~BK!yCy4B7VfREsNk4
zVg2@%o~z*PfL+XNSK6CbWyL6EOMF1w-bVecrQAnegc}A}%ZoI5*XL!=jNvOd3<GU5
zQ1GLrxr2lOVNE~EvE(Y`tWwYa=<~x)iPja;UV9}`dt|kKs_yj99h=t6vzHF@PE?Uz
zq0c8J29+aq^^y)nEg9yd4{|jp-}LDcj^I&~l)kKoDlK*9dqS@}x7=da%UhqMT|kbc
zHng}O<+nCj4Et;e7e*+RomM=ZC=1c3au*r<y%t_X8?U3aO}931_AMlN(c@f|IowNO
zD_rF$L^NQ+QNQzr!X}4<-Lu_>hf+8$J%(j+7J}h(nX?cOLvyhPD&*^Vp_UyL9HRle
zB*OviUe@eBlGf}e*93>WqY_Rl8FO3<Qo81QQ2K~x0b5Xw<$Od+@bD#;b9rG&H$)6w
zi=m`zO?6&TO$mcXm~Z%^GzSU2y;%y51m*{RdCe8q{nY!<zz-*c4(}+K+Ke4+&_^fa
z$sk>pHkA7HDGLLMZ?YH3b9J9ta?K)*O7lJ0^;mvw`$!&dG^JcA>~|CRz5k?cPp{s@
zs%g25x@RmZms)O!?xy&vVY{3H7pP+#(=jmI#8iXe@Rr|gy$%Iu<<-~QyXp}qy`}lP
zoDnDQmYVQ)s$;?9b&N|TQ`iY`Q6%tidC5U(pd{uajjcos39t*+$SLGZppDmdiN#=j
z4gnE4_xtg|dYi5CMLm}LnwP6`SR<^IM`;5M`mzr~{WJuNWk{HMB&j<)F(lqj=hV^)
z>a$78{w)4_TPXy8b^^AxZfaRgwBmb`i*yTtl+#AEnELo{EM_z1u!`9HTdv7&&RHDh
zbc;_A8qvmeM2PTxR4&m(y$A(#OjE0DtzC>@pyGRJ;<p?va7ePo58K0^f#mOnkY7A7
zzn>vc5*|EV*bRsXq;D>d<?(2@GJ<-#Nf(SQJX+Zjh?mh}ZSFdLZ;?45Qgh)JEL_yd
z%^%Cd5~)`zwN?%Z#1}d2sBy9Km1{{WAz3&zH0R*pc=1FKmE3qx)ht0+fPBP`>)eV5
z&+(CTEyU;3jN^2g-EQ7_=JtZfXMZGqd(-z8fu&fQ69$SdVlqj;=#m#e$Ymz~3d2&D
zuq!m15A7x82mH<xZg({glGSp=QS|;$HliT2Q6fS7<)Tbe!qp0YY-&cNb>bJpJv->u
z^xUr2m1}_za|=U#71(lCcuG$5#&)-R0P_f;aa^hKJXR`stW6BEP=hD3Nb;pFGSe6;
zu{t8`;q4a|V8?aGMmj*kn)61GgEnt=_>e6vp{Hm(<BoxFgn8GSOR;Y_X)?t)-ZuGt
zniIae^L>*K#-u`}-Mimc#gQ_tA$*!TN2ZsvlE2Y-JbOD2lSkzYy|*`F^z=9x-N2Za
z0l^Tp-trZ)I0)yWl1~s<l%6#x%1AdfZAB>Z*vN?l@@YjH>LOQ$dDB3RqsvRDbJJkD
zysB}_qJ+Tg<9qcPo@skrFyMFJ({T+}QWg?J%hk)I#?re53Lm6A^q@TX&sFq}P2)9F
zWK~Mu$|e>T@h+xFcmx5n5T=vR=fdmshitxmqT}g%)G{{T=@Ty754uZjjbh0c!GgH(
z@IUy;98M8+$y`n=)K8EV22KbCmo*x5>NzlvB10&Ya9VHH)b4!BRwSU7`@;BH;ly{L
z%mX#O$#rqvb>{fIA@SpH!&UcMef@1P*xdrY6`Lri^1)}jUEL`R(Bhh_&AXx!yo|*5
z6|;NC*Nb9A+AKI^5!-NJ883XSFpA7DjiITxqoEIl*x8TF*m%5nY8rtE&q;eZ*t%E4
z>>NBz!KI3PLa{+#8;7Hx>(_4w!H%r0*$-aKzu*i#N5@&M`b~&Z$<Q5@xD3}Kq<T#h
zWd%zNv4$OCYJA}$F1Uod3TumU;?wX#-BtDJR~3wJJ!8i_C!annv3Ao7moYn(O5smi
zLT+hiVf-!w1eYLX-38L9_f0gTl60}YDQ9*qOR*dj^ibuMD94num}p|<bpNqflPXDh
zPvw)DVWGA=XArtwpS69Ih*OF$;d(t+C1goU*dfIi);7hLDXC#t2t8quaMPx7xDz$Z
ziUa9(-`f5w*%AwuL~cvOFf6b_u+ouI!7jyDFP4edogSZN4et+-H4T6F&lDh`pd|cH
z*!m-Dv=ePdM6qQ@(Y>FP0Q$Q3BR%{rbG)Y(aw`RK3Ve=47WT@zQ<D2b?4r>&%4@sk
zA(A#sA?Ou%_t*AOD6;@h;zQolD0iCCGDh{Hk@clbb8Q~X-U!srS3$ze)4rJyG6H1=
zZ!a<0H>WKc&9pX*wWclRos~XJcR`sC%Hx+CsvYriisa2?lHBc^huk#P%Oe*#&@6qU
zd3z5L5-u-Dqt=%gYto7R>{fu*kwB-#XvfKni8PCg=b{xFPw~!5ywqYgd+Bv)$Ol9#
z8K<##R(n6bYVg4*Y2Q%M8S-(K%YRtmXC>L~SwGn{-_4%I!hPzmhpntl6Vxyggf6U1
zUk18eB)VPDn*K^HSiu*i6<{gz<PX9UCO5~VL5t~Y#kpc~f)1IJY}hDhKn?Lw9-V}8
zt8>#7O4ol#qV?g3np1bZh#u%!d-Gs|D>`6sTFC4G<o7nYDzZMn+BK6Zsmd!HF$Tq&
zTg+CVk;j!$&?FQ~VA25F=N|o#)Q}W8uoTLr4=ilu!ksFek?m~K!7KvWqUI(*GNi)e
z@;NwMtnsjiJVAm0WlDFr<k=ZSKU4BtKoGjbf4>j0#J`z-u797f%7L?`9&@|(h&a!I
zLwOtSKee({;$2gPS-RMI$1zzurL$b}tb?q<p2}lXpWja|Q*2*ASewd|C;ar4O33C`
zdF4mSi-Ljt7uBaS1~qteqL5e?)me_MF+M^Pvwmm!6dZCZ--K>@@PwayihB*nRVL+$
zUMKFgBV_;U{1V5-kD0fx@-9VDrd!)M7Juw>NJ?`ZgdTg!kS}eCu!Q`4h!<tea)eh(
zyZ#X;<UnEPw%l?FeeNpzy#sklc_Bmkl;?eP>vORI6~M9dya(YpdU1fLPZ!-#xa#2^
zguNA<K+j0OTOUc3TiowK@gkk(N6=@V2Jmw=7K-<B>mwMmZypSOZt`f~fO?N~wq%m9
zRJgKaR6ywhaaW!M3ZBPz`aoH-`KXlCJ$`sA=j`^H$r*lSu4n8&(|?a(iMpgnVW_}n
z_2KzXVr8Lva$LKy^ztY|h@&pwv-b`}`o>w8tx2J*FXVdk*7dt7JdLS7^doJt5M_BP
zL>zPQQje}F3WR(nj<r7sXzr-WNEaNP;=F>rB{aUzIYO&W*Q1ly*-Nl?wHs+=TS{p7
z$>QgR{V9b1w=O8M#&#7Z;OZFT>UZts?+YS6rYn%c1wJ{HkIBDl+{9*+(9=%(*zTf#
zPtjX0@{aB@bm}+kk9#rZ2<GcUXD*eUo*JRT-u&vu(=gCZ4-4r?xCynj{RTb+=m@3~
zjQUVJvvz$rPX1O!YD9b7YP6wtX=r$Pq4MbM_Nc-~m+9cDh9MaZhVt%(rIojo7UUIw
zbERm<sfoGN;iG{FHguw*bA3{8ay06$b%dXQHoN6J95lO)vFDX1;*<_H-=X(!Ub>^6
zbNH9;)Ua;FE4^8(o36S^8B|E1UJn;cpcR9(hgz<+9@pQ5yN>LEPI`EEj#d)k4Iqg-
zsmlcCtyry0;JjTiE>Z#1ToTX_0|t-U-GIBX90Xu+O<h_^#0YXXOh1RNB<^Sf{HdV;
zW&$i`55M(k;Mi8JcIuO^uw=k#MF7X{)io5Q>BSPDzp!iO*cMmHT3RBo&tWPsx$p6q
z+FnW2N)wv`tt3WPK*JlSxd%9|dzR{n_b)#darBLEZ~ghY=OP8W8<s!#9s$#dpa`J1
zs^b^C8}gGb64)<-cbkC;^B?`qoj^l!0&kAavXTw~r2|{Lvp!z{UD7ZE)2&Qua=Qff
z6T6?!(;_*xbNB$0JEH-eQ6F7ga4qFK-(}<>Y@Vemo`@YHAA%&QI5U1|w}U~$RGbU}
z78aDRUIb1kvtW8f38%11(G+41)2LHaEX4?eO2=!*V`E+6g`2VZVG50+-dBpRP)ZVa
zzH|MkPgaY>q+X~)-TP9CvoTXRN=Kn8>XiZwg+}H~gsjhizEYz)a_1W<w%*m%uq&qG
ztOg6Gi8c-fuVoZfuI+IKh3aFa0xl7~$|i`?a@((jwy$X=AAhMlnCV)Nv(5HaG#tg@
zQ=ZX(ufPbTKYqs`Qn{%0x#OCzqQSt^sar*_ZM_L}6%Z9Ael4e_UA4b8wi=>qpQ7Z`
zA<4u3@q%_qc=v@9WexNupW__cSgVW(mkzm;EySR6sMNvMHPg}8WNTEq^W!`v>gb$p
zRp|grdns=EPV>t_rgn>pPqr8@U5W6XU^?T14AvID3GQ~g`M=h+82L4bs#)jB@*L7t
zafzmLCBWne57*UdQ1k>m(=(fF9rKoG5Z>T5YDnjy$nBy;H~Z(8-P(J>qr__Yh>s(^
zYhO|;qeI}6sLU<%V+K>s(pxR>4)hD>Vz7t{N4`$pb=RyA^yBzS^PE}2oNYb6l8-ys
zYO4G`R+mw;LnTEx_wj|yU64Y&*Kfxi5tiGruyw&d6PYgiP<wYM;fr#R7t9Wy_g|%I
zJUfiEZ)|>|D4Mcx9KrYuzP-NRGMRAB>Cz~z3UvI=pQyfQBxoA8G>eR?SkTK8mkkg7
zTK|5cUQj8I==U<sQODRbZH*~Qn%PH<yM%?1v1sP1pHD<-dio5+_)a@5Jxtz^Sw*$C
z==gS{rZ84r<bAr*o2Cw^B)!Fck1+<twGNr!+BQ>?32Nm2l8;tLP2H?(g)AgqzZTgK
zw<{slXhn2w+g%P;mqzzfwQS`s@oy9l#4m(@?jDLG2q`0DCjEMiJ1$JEL|9-!0KpPc
zny52_G8dtU=G%0}ywcnq_)Y0JxcT8hgNBnkuSKDq&V=$4ul<zwnrn9nE1`XhbTEgL
zT7;U}4ZLW+VP^~t!FP*~Ni%uINp}Y!X=d$7-rZ|2Qv(<!_E;U^$rmv@l^(xW4+uIA
zR@3~Ke_x_iUwHj5cPjrxLS$!Ao)h<iDva!#09;)Tec$3JF#15?)7I_N;DPVNy*AzN
z!a}zU;Q5qcfl76N?K!*kIPZuV6xircTX$XWsJ{alHuLwahVo}z3+7{yHjVD^i3^N;
z)RCv7FFATtY))5&VJg7hmHkY2!jPcDv_CV6eB(Y!FrFxIEzW9uFCN>*|0MpU5)}B@
z#*xj$=fEGF;Yq=5?f?=s<c0(-DEZuQWE1!`sVzW)B0zx1hv&bCLlZ9)Bno_ey;ez&
zYj+b3Kn#3`zi>7r!7oApY%IonakD}$0)nsxp^EcxZtsz+;No-Vuak>l1cjpVE$D}$
zhC3;)REMHk0dGCF{A&py)1-_uIOT;1NGrbFX{ZEBG;w9CC>vB~-0q2T-^Z_VEm6&t
zO)D5-Lo1uU_hI-WgM|N4p3%@#9_4^~-|Ymm@$-b;YGXotz#E)jhkBZt^llhj)XfR;
z@awvo5y2C!wPEw^e-A>;>j^u_`qo<31x)-08JX_yANZdp&U__`Wdq-NN%wWWPHz>L
zU2LQl2*v8R%nc9!Ha|zR5JO_Zbd1z)LeCAmafyc1&I!UXcB#G1&-3zFdQ$e_YW!9B
zv#Wj>j5`>Q$riOJ_L=S{f}iqBq~8{yldoP8K9uLlL$K(WmiRuQOBkanhgFIg<S!?E
zm2;Pz-`(!HXDcEA8OFAwKBa!KFiBP=>>4xA^)wT<;g1u74;PY;ST-dk6dM0Zc1WVA
ziy5D7`(E6Ci7;5P>I=b3kN7&qo@yo2LMH19k6QU{Qttu7_$#<bE<yB@#H>9Y-9_hC
z#)+2I)$Ztt?vnRqTAEZOWfaVKFU3gMtY{ft4w#AEO*Os!g@Wu2r~e91L<^R+E>EGN
ze!CoUjdo>&#0@IA+EwCu;EJp|fjqgm{zh_}XNy>Pz}iK}n$#k}LESdLX$2X<bWTRo
zbWBW5_Y`W}p}njQH6hF79ZBF6>%nAidSLisxB{dQdMdH>a7dsO^uE5c`WED%$3M(@
z!MPssTTVl(U8>Pu+fHzXzB9Vtzsn4toF#lhKHAKJMo=_H^m<xcfX0T^aXfO2{oOlM
z1y1*Pxi+iEII~d8qNVRcGEt0d@xLV#I$_hvmo+$71G(XU#qQFKdaO&HF8N!0A3_px
z?dr@S%UfIs#}7QfLE92B*(hy+BY#)=dxFjg!Fgr@RuTQ@cvfDCQnod3<7rbB^J-Sa
zKyWW_ap>(Tl_e%GvJyQnq0)ehc5dB{2+!?Ugn^KJ9;%Kh)Q38-Ly1OEgYxn&sWp(?
zXzkTn+O_M(NaE|Ul;gwuqco=NAydX?_HAQ^6IpT>v2VC9H{V!EqQi~{Y~o{DQGY8f
z<B8vupq^F7levHo#}2a|SLeF>oYg3Ir+u2ELpG6sFX7g#5cisl&3PKZVqP#xFUu2Z
zg{l>|Pi3X)SYtLF$X?boU%T%-S34k*qIy#+S3<~Mc7~Fo%4Mm!RcRL2m9LWemu3fW
z=ugrH{u}xDZwB-fRa^G5_5X_hAJUxv(uQp@`9qv-5KW6{AU;2)6d8Erc*@B0EGRR)
z)o#B&B#y#d$#}S2yDzSgd<vm@pZtIwDI4{`He)z7WjOVP!+f9V5122;wC~p-zxNLR
zPyu-&9J+gu_}LoP<+-43wAh8e_cNe<n|MSLQVy1RDjpTXDrwlPxH}X*7-76Ei9=y-
zVA8iaNi711_13N<n=$R0_?zDoWuD9(J0l0`H!F(ehFMJ=baUK`#c!Ydq~rKEn9<(J
z7xSjtCn1K5{!r1*7s|me=W3Sq6>t9atdGK`-pLp8Hl?v>QNTtiD3VZrYpFN2tQ9Dw
z?wn@tv#|fR{wQyZq6U~CgU+nTYpfU){P8-Nu1)ojQm2_%=QQhzLFe;Rz>VGKiktn*
z`5U|KvxtpBs|3TcJGwR}?Fid2Fj}?VY29|kO|BD(-iY?;tN6%|CX7S5)+Bn?KeGqp
zeujD&xoq#s{W=esHRe2O;GUv3Z$M=^-LVP&P?hgvw61s>mlW*K&9=jUJbMNGc;j}K
z;KO$tD*QcB(n;6*u|a*KiR}$e14~tvIvfQDqX-*2iG?r~qG(%nnGH#qAa25&ab!Lj
z3QeYV{_MCd49xK37xZuSBWO~n9cEW(SBFKxJPSp{RvM94<q{dIQj;f0LBU^u=wLw@
zPxwLLpxVq#IRq?G?(XvH?zYddVS;6Y<2d?YGbD0ja1WcrV66L)V)oAwUbG@s9y%{k
z-o;it1K>$?%4-mb@)~vCfa*wXlY^cYML=T&6Azpn*BBMkysS34?N7s=;zs)%>#<1r
z?b7^NYe#SzN9=+YB5l(>fzj{u4nVV|aeLpSCN=XyLfhP>+2*?1a~$M>yXbYfINLM0
zQzrYkDPC+%P;_TQp#l#7@)!|5rQEFad?8*;NKkYZ8vccgU1@7hGR}}fW$7=?&N6qP
zDw?+U-w1x;>|ETPK2aCK7mrL`WdW=50pddE`zxnBFZExQtu*`!6;*Vv;xVQyN=3D=
z{~4l;9z)#cTS$Pv)Re}`oKYfAiJ$lT<a}n0IGG;(29t%2IX;Ph{AVTGYVvhv=OV|#
zYkfZr@jQ*M!!d5Kr)v&!AKw6Bkm*txJQtQlwhJ-br`d@(;)m@%x3V?^9h8i!a(#qZ
z!}3a;()vYTuXjNsB$dB{;;N(L#L=0A@!1Ee@K55ai20V=nq&J5i;bJN7!3Jb2NMN{
zoCdXenw<M4nuY^_o+u(mF`E1z))u2uBoO}Fpm}S6O@V!p!2;j@ZaG5ylJlL4Gi&jY
z>6geHMZS7j0H5CYi#ST;xDkf$+p-q-ju#UD-;pEJZw_912{mCfzvHDxn4R?2D#QMK
zQ0}+~@vJZ>w;TE7myA=2^bR;yOvl+LAD!B}iqh6UdHpKltE+saM#5F6d?~P1(gp!=
z6W65uM~#B3sU~~#&wPaP(0VKpHz#>A0>74cx0Td|Uhp3}7r>BXZ%%@_GsRCjQl#_8
zakVy;9#(_m{u4ia-a^_%cja4v;Z@>(KUbaB6HH^O^1Tn|e`qZO$wL=8PC+(vABV<_
zAWX^}q@4iQqY#TNpb|1tv@EO+N5>(9pQhYA!<VMGL*PD%DCg$SsW2MHP&bPvkD;Bc
zOb0ohNL_$xC&N}T4x3rMDU&(>I@8EnFq0~CZtA)-!Am+ajA!IE$2^kfO1DutmFH4>
zxjm8U#<edEP-?;UW{AJz-?6mYo5{BlF%IWrHM44I>g`R)GD+w;o5d@1<nbcE7^;JB
z<~qD~{mdW6aF>wGe=t#6C9*b=s?4dKY(*20d#Ihv@$yB7ysNz#F$7SH*tw*WY~nJ$
zoaZVC*x|#OU<`b2Py%J_<>wn&wbHp#0#90)NAM!JHo`<z{TIu(Fro$<SuuhD`FD<t
z!(&WKAz+aF&1{-XP2M0^sx07w-<hzyL>m4*oagGnlVFUZ|EhF}-pGM*So8YKy==a|
zlc80#Ro7GJFw~sP)V7B0J8Bb~{y@_MT(%5rr31dnK(WzOIfL!-hLEQr15W?#_WKZC
zecr(jcQ1}+lJ%8IKXiRqDr5V5%E*`J>ul7r2$0)rVFDe^Xz7?vjioi$4WrVceUr}W
zueJx*V>$%104!e0MSLH2tjliYu<5v+ErxH39Fcact@3V?-<r%vsx0eT?&3Zge`J3E
z>3LKMeP8_H7%QRxmS}UT{<>ol{ajX&RvArCz$2!0mQ|5<B$-~dix4);aVR-A%UEzV
zHp_T1dbhAOl~%Egy5D%eV1<bepPE{slYZI~KC3-4e!GB1J~C@92#`h+&g%#sxb&J~
zZQGop)_TdX?+Y-k;v8HdP@@6yy#nE|!zABy;fa=qy3*WG>xe_O>p&M*jV3}(PJ9e5
z<d9;!D#(IQ5EX%IGydbZT^$GNs9ar#u(;ooN2UT()|*oby*`;HrX^s?qA|IbPsvm5
z;baT@esAqIa1d3XFABMW5=a_YFylM=hLw<wrqN~}joTXu7a=_$YbU+~jzG`>hsofl
z_eMJ$98I<7DFp5<!yxM;6z6s>k%YFN*D=c02r*}C930djFZ&eKLk^Bn<QWj-s3~6x
zBvp6{G-A`&W<_9i6;qQ(Zf@^oFD`J%VR8Y#pek}mMOD4#UXnqvSz-y$at+%X<(g2@
ze*kmTakX<5>pga$&caEJfPg;}WXXrKohv8HV>j#(Os{HS^?rxL!~*F(cRN=ctV7Ou
zith(6Lg1YX0kHDi{m{!Ee*Iy4d*0wWC1odi8Dy>b#;Kia^7wqE7uYSBE(-)G)8ZlR
zydBn{$;?=N*#1Irk|JW!2^u*I#3uukY9Sgjl6cui$vkeO>b{;&gQSilPPi1ZM@dW6
zWnltyUr_W50G6`6qr+PU)FeGAn_7pCfJSyDNX-Cpt4`qufJ<CX$lZ8{qd;BH5%s0n
zQ<+6CU$`emMOsg%NA|f4=;_Xe-iVQe<M8^Zq6@Ei5>bVu4a<8T#5j~TURpk6${;dO
zMVXq`7(tU^P~b;6P)DkX7}Z89@MPUX(jcxjM_Q(s<fw{nkIUMmtAnBaR!DWYVW*p8
zg^i}CCAf@W_*S~m>hcYEAjuAr6k;c!>ENIzSU5GT1iTV|$=-|NKKNx3`YES7QeSy%
zykWv?n(9!5;{#cE^ur>ny}ZRlFWBz+%<iMq<bVJr10N$#q_8m}b@ePYeWV#(g_5oB
zLt<2%ih*FcAom6gv9D5=6m@A=e+3QrMNKS0!n+N7D{z57ry_=MQdR$v_AHcC?~`JZ
ztB~<4c6dLJ`HxQwC$kk^_nLIbav9&&TwU+zQ%twI#PJxtHGsQ8tLH)^of7du=3(hV
zqx>j;w6XMPvVfs0Dr)(nQE2812kGJkR~vZG-pzbruf}gTe-zesa>u7(@9h$;$pD|6
zX`!=R#wzf*^1Aoj@O0ba>6_F0;yX#2COMg;6(>PzL90R-XCh9l03{&&-r@+yIQzK#
z*5*}0iqGJ5gqdC6@rSR14sgVn9IzPDiwF-g17wY_@G#SSBubiIxmZ>#Ba}u}B=3u7
z=)T=80d_eBP2Mn@&tjw)G&=P}oZbbL8DxB1JLpPcY&lfI<8IX|djrpXBGXxw-Jd49
zI_m~}Bf%Xh!nF%6ksie78vNLGm{f+hR?T%vBSj!rPXD@QEVj39EOvl6I*=j#`eT!^
zD$TkWhw9}-bH2;?Rs%yfX0)Z?40Lie#W_4$4{ydt#xQGGc{$gEMHOe@TF6y*K-h2t
zh1)0`t*^;MDID!(Z6|I4vJjkN_piJ{rJgOyS&ub4WtX?hFP{;Gaew2WxT!V8U1mB?
z-YX1}kkZ0eev#j^%|<ELsjWM>4)?81=$Cv>cgZ$f(NN^D7$feFDtrt`T`}J!ep9oz
zxWuyFeJWaHLeFb;eaXD2l#RQG12>%Fq^BrgGEr0w-V>y14}#S%x7Db?472K<utgZ)
zo@uzEhRQ$STUDYWPGq8m(a(rJt-EBmnC5<F)Ns|RKI@{S1Ieg*9mKHht2@8HTno*A
zx^r1|<xR#<b`z|w;Tvr~O@#i$XH#2hFG_fS@uq2~LTZPwoM*2E;iW2l_k=E5lX{f`
z%Z<uPDFW{X{;RRc`|(M~_vNm<Nv>%JGq!!60(+bYze{Py{K|Q24T7v2jB{FVtqt!#
zJiW*feir^I(OiU!Ij!TEtoZl+>fn_N3mvIF=$rAYIBR?8Rh!((*=KT=1+eII^rONE
z;UiULyV&qt+Ub5$B#{oklfyi8_pB;sus4Dc$a1l95D3IMQo`8CwbB#!6gW5v_6Uk?
zXDaSs>iGzDuf}hu?_~0-IpTvEUxBAz?((UQU;!>g^4n8PgzAto@+$@_&X!142Y7Jm
z%&@)x8U|(@EU+Msx`a`6IlDxseKCTKglFc^sdOHyeqLob-1`^zIQ)xP_a;XWS#Ud*
z?#(sk8ulhf5?Sy&mEO)(ZT}kq#L7mxx>+)Z?tCosDtk<6YAZ%`m82IxoBDq|w+*R1
z?q|WUKCV4gCt)GG>vdwF#9z8R)nBSJdxumj<>So9Qoar%iHIb&XKOI)^&AW+8e(~J
z_<rm8@OX0ZoS}z7h=np-KxBqMj>LIz0Ns9vN7xefAgX%Ju({bRr0QI!K9zMpK#uvc
zn%h%vWeimVKIdaalL6Tv!EwEMgZ=AY2bv!i2YB{|Kh4Dn;rtSoRPgO?QjZ9{kflAl
zS6v<E7d7z`38rwwm!?b3oCtm()$w0NsuGtM%)j28W_ZI(Pa*M=MOys-q3kQ5;%K@y
z6Wl`xA-IHK!QF%F;O_2jgF_%_Z~_bt!QI^h1b6qr-GV!8=l#C_Kl|<3-Lrd6SJ%B=
zw{BPWOiNWg_vw*EOxlx$YuQHvLj1d6I(n;mvtWysSC)5&ZlHO|%3{5Y^c5C!QaZnc
z6caX=fWvn+Z^wTvBHc_NIS)3-`XS7T{|pLHA{YBssWM0=0_n4=))42F(R|-n%z<yV
zBSX6^!8?;fUt)jad5HuJAGx71V=+Nue;^acI&6z;w*;?pb=N8RTFaX^K0Z7Nyxfrp
zKi$mja$D5~^BKbQe`cn{I=|2kHzIqgPrxosvJ@e!`8qkdV1l(Rw=8q$^mYoiU+E&8
zWf7KdvNXItY9s>Q>ddScCUO=1w7sj<OA-E6<=aet&G7Mp(Y5zH$`H#|jjH>-G@p>m
z#z7>U;@MDw*e7`cdAK-%6!TOW^sm%(;eY%J|6HI0oFy*X^X1;M2aA<QWD5o|DM9B+
zPIe$~Zc#gw4VlV%G?94!Uiw^Al^k@Jxcy9|hR&|{$xLpvwzKu|_We-0A~dZi#0eLJ
z3U|zWeEeP6U2Q=ZIWp{hr^paL4xED-1Y4IcP}1df?C@D7k)(&9qGYn>!B<l1u$UZJ
z4%<AN{z9l^WTnf>(jtjh2I_cG?WQR|B^W(-?W}eO7#BW;V9f=&l5axMMt<v)G<#7U
z{h+_TzyBl7O=myAM9KHDs{IQge%R3Nl2L&=<BNbR&C*WZQR(@BT2pIU$d}q?Z&+dE
zxg%JS;cccg1h}a7tO=jp+PcZ5FaBG1Mj1nxY8hYNs{}v3LI@<XMKoz6%yc^pI&mau
zyC*rX?sl?ZeIpMgb*Ztg+Pj`pirQX0h(i2&7Gns^A8#gI*-!j#M#84s;!%^tvdhox
zTB{Ic44{9v1A2aq*UfDcv;2`XBFKAO8ZT-wyFw|@dXS=4s8Q@aDt&SMM79<$=^$C9
z3W~yP#KIt0+g%{iWKl2PmL@(&7InD<@l&vv1ewK~o@^Y}CqECnE&yk^LM6vuCZ}>p
z(Y%&I(cR!+4tx%~(})J$)I#_W3O3eOF~v=HjjJkMf-ga=t@L-`rN&v5-iL<RorrKo
zn3@<2ip!O+?0w^Ai=haZL6^FF$w>vClbo`dG?!F{xV@_{51B7nI*g~kCEEDb#|`c*
zNr49fLh$AJ<|)D*GZ|k~P-DE8@qOw$RZ7X@D2Boa<45tj&#GE#ADdJIQ$vK>S*LP^
zV)EivmOH^8+nd(W19?L_H!wcARMA<C+;lG4Ha2jHeL_%8p3F5%o(ydHCP#%u4X5-O
z=kjN~l(LrFawF^FEQK;zQx&mAaSDdw!mM)k-s^XICbEW$5!oOac$7|+SA@wisx5qP
z|8dxMW?#iH!>9}qq6ZKC#EEpH`<U$*Bq-hUjWV8v@%JK3R7a6B9a*hG@)-qao-W8z
z93)hd|AvXe)=_Z$#V>~+d&-r+7Nws=tJtdJ71V{D?t$<Z(~_5hH0k@At^+Wi=9FZL
zdt@R_4I%6W#)FK4sr4tF!LC<j3oNaTG!ke{bqTnKvwFYd?T2+*HJj>o9Z9M&56r)H
z^G_(4`Xr~|88vnb=VKX=1;ndyde94t^EO;Z&3v$DB~Y+$1Akc~_EAqr1qVELZwj}Q
z)fov|<)Ji%Cr<uxwSUwu-RJSNkB_tZW}O(B{wJ~02L~A&hUPtLio#$nZ5c1mbLr^Y
zJc&FmPp_%7=e)i#YhGWyH_@4fyuQKeQGc`EkiM}YVu1(Fv@c#Z`!~>xG=T^6u}q)H
zNSo12><5~ZbZdR`&J)vz1Iz2$N%K>i9>Cyesw(NiT;HqKWK`K_<mWZE8CmV?8jV`9
zn)qFXN^oC5hkJjeLqt5=ub<zKA8GuH0_BwLEEbP%$O7nV5Zp6s)=kG4eaffj>Log&
zd>+Af7rQ_z2pY#WsdP_aiEnz6IYwh9bPC6(X{-p%{km7Q^CPlB(8TD+z3B!v@zvu{
z{ddq<e~jwb1Ro7Pl6)9~wQQLB#06#J86*@WzZjUaYonkV4r2u=`&kR|A68E4eElMw
zNad@{N;;S>S!UiKHm5<+xbyM#GSnSneMp`7j9}i>3#&I*T7Pf9eC;?wvYjF@P>08z
zrS1%|wk}oS9y)eOmZ6{%aTge7{|d1-mJo-yl|pUln_YwKd8Ga@{1UdH)~3U!gs`CJ
z?L<3|WbXXx=%o3~KBdb~z0{1#M)tTLh>V98xXq?fiYnqkGc-*^^tJec*yJr%|9m0T
zGyCvDBO#@z=mB;m!Vt;yjF3Pz>r;GC%o<L(IrrE68t^Kj+YP0EXLCf<_dj`y8-t89
z)Yd*kYxNn%q;!RyM!L9zAnp8<z1t~P-7!(kK0MNE8FNsTmaPD(bp8yUktdn)orrEl
zh!(sN1~^e*`l{*ch)*ioD^?;&=>d+L`<|>59t`jtBL=vW=%9R4!Hp=S`H*W`w=au<
zFr?Xm@ZcNobkL^4hbR$Uhkx`g$HJB<krgoELAgHR0idCt{8P$>0bb{thIji<{ohsp
zRrnvuUrS&oj~oA0`)ue9*pPR+CnTh~lIUQAHl(=`$ht*zmodO+1Q_7E9+8!&W|1?;
z!Xcm@Nl3Fd;lcU;UO57+xu&-_6%tpn7+y9M5~D?Qzx?;M{}%-~G*J=kH(DLrKUh~!
zFt608_APOe?dgaKg}>ZXqcZf)r<at}p7_pWHO(}=sV$%MD=cw|BSuoUM1GOYnB-kI
z7D+n_PC`B<*x2IyEyeNMdM6pPg^bePx`ssW)dB`;)G9`SF>l&QKm)Koa-E+{UukgF
zZaA@yTR>NimNVlVjxpv;8@5ZLIkcO1kGD@<4@9Sx%0q8I7LQwC(YMYVn810>{No@O
zPI_^Tl)lB7bY#V`NKHWds?UsTVdT$=*_)(&J|&bGTh_Fw5r_L8GcLoDDy=1ID_c}u
zyk@Wx#;XZOW{$LZ_p?S^OdH?XUzIMV)=fKPAayjU@0<$CDpLf*5R@ypFjE1S{?wDY
z%cP7(p-OlYLK`g8O-dH)k?MutX!IH^(I~nLz0xbK6SDJvHVF`6dS1Oqzt@&8!^7N`
z%f&$!#AC@ev*@h%v*C|h@ibd%Xm>cYytb^i+(hE4nvdRoH8kPSbq0Frir}!G1LBE?
zg04GpE+@~UV_SOQ37*=J;SRJ=g}t%mj!uU<I*8wT)7?1EN^)oTKI^t9-SUh3E6j%C
zx#i2We|kV7l_g$_G6iQK1aQ^Wzt^Ec-s<y<xcfPb5&qj>3jsN85zTe(Lm*M*BARj2
zbaqTtPsM~$mJ^wdD8_Y&5)z9JGL~M`XWdVOlg;bdd5_4VCYW@w%9)Z4cs@3z+TsFo
zWkBzmu1qaRpVc?4bvxc}n34BPEWJ5V|1rLv@%~r<n$TSo*z_E1-g)_a3Ew6_)Fxng
zD#0iv(INN0EbaOQIe!<b)rzT!|6CaF!94fi^Cuo3!;W&-^kUcaYQ1llsIx^*kLRX`
z(`MBJsRNV(Yzy%tCdzuu|70X7Hr4D4tq*wazWaFYPo+J*t(HT5tbe@uV8{M%*$JNe
zmkj^iO+0tkv0oRA{}TVb<^Mf<?qPM<%NhI*V*6A;Gh3^p7@A-Aw555QCE{V261_Wq
z=Z=y7zsn-)nJ_(`OX>R=kK$Ptb*&T4FBUofct7qLf2Q&LHlTd{g?HYnOTz!AqaOpu
zX^YSe#h+osL!d;K)DF`bI_89&uw{B>hO|U8bf{nDjwDLMIMcs0{>i>1okB)WjLJj%
z7|jspqkRdUgq|9&NK)C|7xxy<XL>b92-C%9tpkYl=XLpG!Wbd4^JXnuI(J?A_&abN
zYY@#>tF0~qv#Fi);)VE)hF&Wa){5x3Qp2v;Qo~Uk4vQKe5j};?Y_5St3#-HrougPB
zJ4*E;NxlP2Q(n^7vnU?6HgtyUo*<1Td5}gK6iY3xA#i4c-muOcq%i`h7k0?3E@$Nz
z=a9-pH;~3Lu&D*GsMqeYx_~gDP9(O~w_P6FSDywnI6CS>v0Q<a&lnxoss^PuJf}ZR
zZ=)DiNN}5iVwpAaLiMRG#Fu92v?}Q_+bE8{+|TNE%wvhCnlGR^=bKf#4}5r0i%cJW
zxi-D7Y<5)TEFV;JUTG}uxIgZ$y84O=%Ms7pu)le8?B(c__r+5yiA)>PL*|H8-Z&{N
z+J2k2x?$U)gjv(oxACV<@&)#_F;u(>zn9Ujxm@2KZC%~08hV(_e|B~2Q+GpyrLAlx
zlMQO;mNV79b7PF;g%8!jdP(6BAdIvX7ai@$yMkNq-uOWNtbfeJO427o9lX{QuZkG+
z9@}>NjnsNE)+A&|2i<Uz`cMjmjC2dz^!oxS?T1jKEW2@{RoV~zesFMI#{Gg5uZ(N_
zwS)xe@;&Q9e`@MnSa72+%oh5qQ2r3C{QE)7iB6nUBJ?VsZi~?4WS=wV9K+DsNCfYW
ztjxaa!pu3Ur?mS4G`P?HR&!g0Ppye~zrmCv%`z3q%($3>F`gq_(Aw6>NW3N?7{PbB
zS$!yKB4haR>b(`OW1)Ru&P#>M4Rm2Fw&Q(gI%?eroHA|Fm59RcQ{Z7CMxM`2J5jME
z|A}MA9~}WcK64$Z+1_4S(=(i2CU9VL6EF%{lCETH#^E8L@`f=f<Q6HiSaXxbGgM>R
z>E>!Ez3GF0Zn%wRlqWRYVI`yrc2MN{_?#ipGII#C%}H2*H@d-9Gt2-lX5vX0lc4M*
z2t%<)gjkyJ03c5~vO2@!SH~5i;svIr8Da=y?m2sFxzaQV)c<5kO3c32)JoMz{xN~7
zMo3i4i<Ata$03pt^bl%v-3m}asy6;S%h#)f$K$KHfCnNK2@^ewLWB~{k#SJYDx~x#
zh^5wqU`TFJ^GmV0I47;S?9mZ<%7&awEqp0id1^QS-Ll6dOm$i)e8NNzgUc534@H2t
zzD$WMx0v3SZtA{SLNGbGuu1P4j<{RPTI_h9E7_h4`Q)}5dg<y&ETNt_sRCwJkdDN2
z$IZhv0vX06EAjn=ot)dpY;d;>c$yZX$U`up@K3*^v?peA$tK2>!{;QOc5#H>+KMoL
z#7h@8TWo1GB-6}Lz>qAYszdy=@(x3lMbeOrjSC%TVUEtUdU<}aATrOE5GGsc6$tpe
zyf{G;zKZewhh}>nlp<ycQyFdR7R9gm&G}>=-j0h>-n5L=6|H{x=ifZ*f*vMzRvNeq
z7&+pZb?RLGk-mO|e-=`w5M7Zp+5<kTDR>}~@NWNY7P2k({cOD{+SIem%w=q_-X^;-
zS-XI+cpjZ+%p&~9$M0q;Fni*8m(9tj(mP^FKk5eE#!bqYvtGzFt##^4k&}xw6XoI}
z_=CMQ<pRW0MWbSu`aiuT)?`1iom<E_=1Gq9GTyAWIl{Ibh_0FEz<FTBN%xyE>@baO
z0VNZ0^A9gRJ2}+$+i}pC$WfJJ=Dv#_0?qhxX5<l2of5}1!6z~2?uDD*r%okB3$@a9
z8Dnf*E+BMCHM}oz5Oz`+Nh{Yq9GT}~HrM1@%F9BEbeZyNR(F?N%$Hqd3p?o7aFYwY
zkX#~75F|xUrRuawtJc{M)62D+AmW|XMp6^%kp>rpCnz7v>2*isVEKJE5pA1<kz<6s
zgq5ZDYjD49KFD&qcL~C_@r0)}o}!J<+s?iAwxA?QQKb8!v@iTdixUU|STBV8S*!%W
zU9DZ_8h^AzgLk~*TKc31CZ{NP`=t?tYNm=D^PCz?U&VsKNR_iyC64Fkir?h-I9=b#
z+(D+dS;vp%65A83Rsl#z4Zw*d8_8K#bZ%?XNW*{it2@Q>9cNHn`j~s2$u!-MXYXNJ
zn^|m()2<yw(1Y2c77AwURzBR3xIhkaKQ`_C+eLAaNG0}gn{(R(dw&2B5{VT`u&-q#
z72$$TsB&bG>fraJODnUVPh>!AgN9QMKgmT=x50MA9%Q$9IjPlPQAosNeIuQ1TZIp*
zh&RNW{0jw1{TCGEB#gggDl#F<=qr_z+R<yV4++Wvw7CY1G#YphvRP?WR0)e0S?S&u
z5>=!HO2G`Zu7dF*21VFEOMiGim98~ggD9zH+s6nt(K=aSJTKVLPkr1FR`Zz6#hq8{
zm}%5Aq_E}x1qbPe53~?rpb;fNS>HMdqqu)Nm=M=ueVkntH9?PmDDkq-)*zL6=vzxG
zde5>cY5$>^<zwznd5Qr&0TP3GJ6F>~>ukpL>aEdpO%hV(&BP%jt^Er`%A}hC<AMIr
z1x20s<;&19u|6jYMVK5>oK6&Fm;wJt$qzm{#Zh=|6ilh$IO^g%1kG3|Ih8xfDlLnf
z4l;B<CVVk=LzhhQyj;UQv)tuOQ1_n^?SyYIjXBRWVnNu$>k)Uh6iKgV8cq`ygoZdJ
zsj=91)F`kdkqDv&Mety=DS6)!#^q9ph<~qR#MBOBu@IG$Vgu>Q_~emje83y0Cbd5t
zHW3NEQ*>*8KKHcGr#`tTMtF+<*arL2HYE>UDrBK{EewaG#!|?t3M~^kXw68qY7H|h
zo+5*P4s8r!TXu=)kv1@URGaRkCYa&ITAA~Py8GWF;0kKGKV2=X=NNB5vq8h?djSg(
z{FlN20MIg7MiZ0nQx>@JIZb1zD{GoT2}#rpv-8JWDi>3P*k)6Nw?N1-qwe$p)rY!f
zdaJATY_$flGT**zHDU&<{i$#*Zk)RFaIrGNe<UY5s~&o*ZH?){s=@?gMOwft>YuW^
zo_{2pa4pAo20)b!oI1c3FbvcFFI(3pd~Kce?E(y_5hZ+zOqh(0bzwd_jBN7jQI`Ez
zh^DudG@|*koj;0HsfR9U>%w(BP9@9^m^3~WG*`A+|18t_S@i|qYW-c4V4nS)F}CW|
z==TD3;1G{P;?F5(gO`V=N_jitbi7!%gX#A6%?N9Nm>&<a^2v^(gp&Q$>30Vc9VMFQ
zct#NKUKY?7We(7nIa{13*>?gFXl4`oPN@``5JQo~zQ&@|-Pgc*H5&+db{Q}qG#k(d
z4}I&{cUv+l9%UUXpP^e;SNV)9Hbb{mT4cOXZl=O2`U#7U)hM|dud2k1RWG^W$Q&CM
zxfH%fSYEl=zpe;;LCyL2I-BJcXdBLS2Hq;9-u3Cns0YW)89Aml3cnI4%g26XlP2$8
zsKl2mdN*fo;d{2zh-|MXBZP7B&*Nqs`WWLMfy$*jHmhRFhr7e5B9gR@MAnm<sh5{K
z`<MIg172X=tDFpp`US;r+!v#x%uf}jys;2+g-Oe1$o8_~=#gK4vT~)GRbynioO7Wz
zmGGZ}nCZjp91UZo`MpsZGCMG=QN2E@1jQ@W{>H-~NQx_CB6SX};4sWD7nkglaMU4t
z{ea>A_zHGi4N0USZpsB@n$!5cS|OfUWaOBWQiKVoblR!<yz|~EdDy$gherwCJ6w%~
z4OBjl5j^77od}a2LiC8av{*ZvS6Mgg*xtfJrKfbK{C%~!iG3@$kjK%$lWO5!XQQlC
zk*BqQ1(#$@#)&>o@6FP4x?e*t&%1L}3G9v8CzpFm7!<_!`DmnObK(KCJFw^N40t5q
zf!kaV5aPRZIYU7ZDdO2iOs=aMm`fB>?#dxqFoBk4*^W3ulE2wkvab7Cq%Z(R1R51R
ztLZEsuYUL|bSL?uj|V)@1HO%tBO(SLygaVHWD2}=RNPqWb$#2ik>yJWHbzD@Lq5bd
z9}={XV$%5T>B<y7PsnPx-Bu6Mh?y!8jDR;>-?Kzk0Vj)$R1Y)Tn^l=VzlXtFIVY+7
z`V=6~O<O<jWPEE$>Xx{2o*l}9^NmGcAfr3yER8tQoS1WiiFC7<j`T)FF?2&Q=&dao
zTXs%VKf7?wtrwE+8Pe-dp>s&<aA&lyXGk-s3c2^Vc6){e-J@7E=uF+$jO#MW2Xw{<
zIfvo58DckA`7KUf&UgRD1`KI@=3*dj8*j1Wv^xN^e|{~wUo_dD6|16k=;{JdYnu3E
z?=yt0q}AIfXhMuhmrR>fK1`uhG0fSet!9S`->8Q4Nu`wetStGLS>mom@S6DEo)pXM
zZ^A(<M$8#CQ|UXuBp(rqfp`ob)P#reJNjc`o({4Ei>F|;>?_`7HYU+S;1dq;pjw7_
zu~Vf6i$7nk>?rOB@&4FV4Ex=6qRlg8H1&#SxU%`d)eN-rj``D^`)sYaL-uciLVOYs
zdwuv*O*c4(T0IDK`+o2)c-O~1uRcG1FL3rZ^JOur2>CUg_i1a5gh#=JmEL`E<P|r9
z&T{YvbdU%#CXs?+$%yd%5|5*IDk~V(nwKt|tD}!q+s<X~6KZvQEXBh~D>%`#O}7=y
zi3x2+#hIgb(OxTSrn~eL)!aj-8Wd&>P=MG>mlAk70COz<MnZ$P?pg9nnBFx$rCStT
zBB%@V*Dv}N_78_X+CxKx@7)|{leO&4n~K@tKa<BOrBf6_eqEE(;juTE4s~TKIh$%j
z=qmmCH-2+fdn2oAZseNj!3A-$5-g7%P_e)uYB4Q6XW4Iv)jz?++P?6s{ba{P3#>;P
zdNjtFb5Vb8Qzlqdgs26p;C=g5H0du?x3NXb{sE0^9V4b9vuJW@d7XK(W?1!j@mSR@
zq%G|I(B_wLk5`*|$LhE@n!7B+ZY;a~-c&WCvi7-%qSIsGa35K7LD+RXh2767ufZJM
zXcjxX-%MDkg5QhDn91&m?W&e@4=vLI9f$fYye3Ufvy2eCX`*NP8m){E;P`>Z<PNt`
z#xW}_D@O43EoA&_+xlRdh;Jk;T>0?Z(h@`+k66&bTH7XAb2Ilhg3?3q6c=3bB!#|{
zHm68Z2m5OLa2~!pgTIGeK6aDIq7vF$Em&b4b!pQtWd5-FJ*g{Nf-Sw?&I*;xG1QG_
zvdL|u;d@opH_k#x^kv68m<A|9PKG^J*f4ZMWKk|E#^!wlK}-U_kU8I+3P*K_U;JXe
z_lRRJkLocSWiR`39`n4}@dyf=qspjY=<eI2`(vCtHy98-Y9IHmO$|!QSB`8g<bHGm
z_eOU3O<Si(9N9KLs%@Rdw$+~nlR*ldnOT0dt*Dk~b|i${Ps_ii*3FT?n>>*_tymR)
zhqZzp0|Xact3<waza;V68-AvIesorJR^pFw>=Ps<ubhR)0!dX~iT7=qp3hccp5roK
z?Y<)3q;T5=p+pUTU>(~kMh?=MG0-7gm$TRzRpigpv(^5Sf1DY2`Zi|5U_D>L6OObC
zB)p`@$8B;DE_y}P9x1n{+OaQ0sQ4SwDGd+Z$t6#L-TuL^_gzN&UdGTk!#@;m+<u)F
z@i<aAIq!Ev6zp1|S=b)RqR2||x^O!_PFIL;07cnA{9Itm)e-ypeTHt-Kg;55c%mwr
z50P>HA781y1YxFgI1t!Edu44Nr*w<JOsg`xEwKA@4ho@K?N0{{W}KkzFpdN@oX}xu
zRZq@E%=kKV#g=*mE|me&Ab-M~GU*Z&Q%lvNbcw1zeHVU`e$VAf2(?WX8%g?UQ42pi
zc_L#m>>k_d&^_gQ@s$?b^~$^2|ETUfpR2b2nPqy8^GP?L+^y&z-D^wh2&(j%VGO%W
zn)Jlb>8Hu)nBSz>9`Zf2_wVq%(tc|8rt5gB5UK;Q{T3McFm>sAzj>NZrc>9I5bb&8
zeCO3|x1PQewJ(*H`DN!3<awvS#L<01Z;o=5t#H+Iwr1tEdN(C#@I_Jxs`DAHViY1|
z=zZZOjf-9D+M1w@M0`SxGfX1=fl{%IfRFa8c$mBG>25GKvp@MC!n2R>Pw#f#%`|?!
z2p3(aq8y7J4|*#>=H8s6(WtFB$n+uWgl>7DL@el!wMdVD{QWtXm<M-1W3TdWkfL2G
zb%k)yxokxSy2)2n-u9J}MeL^%Em&m3ZpGt-6wdG0A0q9;e`Tn_U29a#h>~<L-aYx=
zZM$sXE*Woc>>bif7~;pwXwhn2O(QF1MHiX(NQGg&(<cihP3MB1TS$%;#i+^bTxBQZ
zP+8lG?MdQA6&&q9qFA5xS9+Po$J>9OF4d6bG6@ycP%EXLxUP#I6q-oyjn#Ag9#)h`
zEf=46wO?1I=W1KJ6sF#g@Z;-dUDe}3LxmQ>q0=r+YvIgQZ$i6ozxrCm;bU2FnTd~x
z%}(<th9d`;igh&&-)DL|{VPqI9rgXM26KPD3<f*0={8+cy7xsHsc4!}tiDV2Kv>#S
z{uCvyeJJxb@RY`c$UKhQ`Tbd^Qh#EfS$U8ie8PG8;qPXQfT>UYUD!OHug{HzXD3Qj
zl9KDtWF``#=L2w4OZs$LY<vk!h?MAXX3AXl_xPNt$LmE%;dj8jG)%uxXJFp7P3xpc
z{sM^g0a9&^!Sl02QDSsU0`z@eagqCs`C&f%AAmAs%nB0tx?~!E8CS~hLr<#tz>OD$
zqAxC05j#Y^&+ddr(MD;VX(l;IJftD@K!?XCJqZlFP#tG2htvP%53r`gZRXRGSwS24
z%O6nsZ~lPN|Ktz2Sf3wu?Zh8auN<071lK=oj6zo5r+Q3RmU0-|_oW}V_ah+nN5A%0
zS|v>NNK;X>*{KTTix^4MiyGlOD9vGH`)$_C`SEFVYU&^n$fJC2n`sCzG4we|Y0<WZ
z9Yi>VuJT0!g2s;_J=sh2pyU%cfH%OxX2;P&<3>B!9HTow??85)t}nZ)>vyED)MGy<
zyc;e0*;iUbH^5D1zRFuXO|mYMN)-eJHEzX*39%3acozGmQacUtEZ!|U>_0Gsa!s_k
zYZjvyaKDw1#<G>8c5FyL_Do<MTa>xh?x6^}d0P`8bs$uqVD@zoj%ZQ{vY98mnn-*9
z&0;hxXckV_c0^Zwa3wW|du~ykZMSObxz}PeXBKQn&uP>+lPXu{H~uT@=iF2$Ngi%>
zf)O}Xi4R`ox5=bb=SCem$C+#SaAoV;1vj)PFoYO03X2^WXW{(#aPUfaSucn*yUd8}
zpiH4WG=jEHU3Ba{Mx@DcOhQO@XSM_qghjV2b<sZT*7|><5-|CQ8OhB*H67E4oz1Nt
z^<?pHDgi?M&G60Pb?v&S^F@}QMP(tLc|qFOw$StcjxHP|sr)6dR~%SK@HV^+U~><3
zE_M2d!@`#36W(5D&Kz7XP-sOWG_n}|D?RA;83_-4+v(C;FkZkyoWjpeMY<w&!J3D0
z3427d-I|jh_36#okyVR_nb6VBqUn*3BipX%y7_%cr_H1(IT4lI+4+R*XRE%v;j3q^
z0agcn-xTNp<JmUTz<xFeQ&vBLp*cP|>t%~)Gn*Cz=+`nY=$llpk`A?gf%Ve6Y-6D8
z<&3yhYQa5&|Cq?~jl#@3i#Cx|sX=ED>Fc%CcLpYfmsTy5m~R!4W|ElXLP?1qm)!EX
z8mKc#vvgP~cGN18;e_X~zU3s!xJ1GnYZ103B^52GpnB4Cz%reK6$|My^(@}!qd6x6
zV^83z!8am!N@@k~o6D;(ExmL)gye<a+2&uNh`Pf<nqrKbKa(G*9c#8}oLmiJU>zh7
z)xNq272cYZsRR=B5IpW&`kRq0Aj}vRVC(uDW}N-_8f1#O5}KyRX`h~J^p#C&`+>1S
zUdcOd?roX^nVFvsp=>@m*ZNwV9Wn1Wb^}kvenJgePo>0EEn;s!1FiXkt~Liww*_qV
zyd~t2Q(;*e!AFB?%=U+)2Lt?7JEjqfiU)&l!E}(OA+zT8ZtAhY)w!U&5)sxpKKIyt
zaM?zl&n-j1;6-=nhbn@~IEV9g*tKDKUe1uRJc+9Dm-f~)s}_X%)vFQ(;q9!;D+A=1
zx&%}kdYiKI*XS|CtXQ~nlF|G5`c%@fiA1CVl!0hQ{Gw1j>EsxX9HNRwjsgDVR{rSA
zORIp=5H%dsI@E1kvH{uG5%80qMShrShac=yg_`PmwXLT|CkZg#!_Z)({y^C-BCF3V
z4&EqVka~dD-h#C^nmO_)+L|fK)vGwk5?he(N?@(J<yIY|tJPA^=>`w=&xcOqKUcgJ
z`}SQ8iuK`LY0Wvp6a)s2)nnUsA3^iNWj!V*fwMtOILhicY3cp9CfzEg23p<WV=YdA
zi7W!UH4FYY69GVNp<gOlIt<WSZ<k&E>^a=?R+G{>7}WA$_jh?$!9qMlvPT~?fmtDi
z^HIwrt(P!t6ejmWI*o~K^Lq(4oE>e_1SMv@uc()uC(C;l&qqcMHeX+&=e*cJjD{)V
zv@y`Q>tSd?w3yVq)m$B8_3HAD6j-va;A2*G0)t)-4P2^rPZxp)jd5H=bB&Wk+mK*m
z8^Dz?J!g^dMq6x|miF|-MwdFr$G`6v;~@1I@!^|GnjF(V7M?eY6k26Uzr|74pY1Nu
z22{p=mU<$HUL9R!#j7$*mselV8Itmaq2ml#UJf(94iCIl3gxkz`xg(zIC(ha0I@7u
z0`pN2X3dhM*!B+UR{bZQTA!r)4YTWF<y4$H&!d60nDuiLKg<Iz>=v;n00r&9Z#T~6
zY`ICX7C51NYL2v;uKlJHC1!DA+vgT}xonS?59Vp_(-M^DU!e66blT`^^NW}e5fXx@
z?HQK;_KxUlFY@_@dAB!5$ENPSp<@97t^e`|;$@gaVq-+`+il)pgTr=m44bvns6pld
z15&zzPOX&296r4iA;j-2j;wW4jVH|J3~2}_y<1fnNjD={)EzLLXNr{yiIb{!3Jp%n
z)_EbZezmkRZl3~X%BNiibA%-2igd}=6e>kgve1BAfBjH70d02zt1}vRg?p6>r&ik2
z*89m`ICo&wDK5BrUstDP-+wqum^9$OLc(C)Vu<m646>5=ban4BhZeio{F>sSC$4Yw
z<s$QiZ2Ifhr=E*pR#tS^w`w1Q3vEr??nZ*DZ+}V0Ta}_>8Bj=XPMftOs$uBtZ20{4
ziw{5IU^;TdGaeYY2+n`bM%x2kTV^@zJDb@XcAKqOgL|02at#c!E7KKU9(on<*0`<I
zM+h=tU@?=9C;#Ca-Jqpt9h}i#yyQ8M_8)u|-qbV=AO&T_r+(veuMKN3dujDPQ@=KU
z#d^&}Ls6YrZM8JKc>!j^o0urib3)zM9=rQ-|Ljw9ExYvkN=<~;_Gza;5be!-+jyoV
z3C@G~ZK8JsQ@{g=I^**do#h+~@bw>p$sbo0P#N~_dv$w-1Wz+a{s1VjOrG?E%-}Z)
z{)$OSCfi<cs%zOrWwj<%A{<VEbIE7j1EP96K^RJ-PT?UD*3YkJ_(++a!p+bE`>KtE
zq=7(Wxa8|zqv0Hd#q}t?bAq<3&54?fWlP9o6R#{^D`>7J#I0}z3h3x=DchFcqV5-X
zWqqzAc}J8+d1Zko!PkN&p*;tsYhc4;x*5&0Tn+Zu0?n|FDY~9j%g?~A&f^~q8)I%e
zDAr)b(r(p7hVCIfKNd-1XXBI&v~bE6$>;sA8m2Ac3zseBiv80jw<W&?PCoAcvS>7p
zQ#x}?gAfQl9_!IOyH><MxsFNy$}ifmzoEk*X%6pLsR06l8N9x2ub`Eo6|OAbZ~%YC
zq!tATFslCUYNX|tdTG7BgG3=jCMeA<&}!f}QPv{8X`|U!361Iwaur&NH#OeSx5YuY
zZh^BfwCF#ch_dpIZL<d!M5hej$%e?PkUd8!lx0iLt-k$xJn9AI#Wz}!T|?>wTeELD
z?CaimRphw#wi8`z+jN@dmw$ev|FHF7D&k;B-e%)%l?6xH(;A1TGr?yh{rY3@uyBzg
z2NIak7nY^nGPIunvrKpR5+=3;y%TG*VEp}N!8E-(L04wNH{KfxbpjY>%B8M%U4Rrs
z6$mQlK#@mEY+5X|7H(|jfe2~s<&-0@d)|PBvvOs&HC;Atzvs$iACu1U1dTMlww0GM
zljgby0gJ;E1>rx-pSq|u3;Xq_7`QgoH2qr7m}^=aB+f^6hv7%ZQ|8CBK&xBpHN;+T
z|22weqwiUI)Ztlr2RLype+rz05Q0jd{5sd$eq;^t!U5yKuK&|`u)@mtOu0TjvsY%4
zaquqjjEAn5vO>|MxdLdrt=LIvB0NyrKUDM^g%Yai1lk;3^E;?$OIL^R_~Cn0a*_RP
z0jrf(R*ruUTmFp@Bw9Q-K8fCjb0^67iXTcJL|l|N-oB$HE`1d+JEuD|PY7xH$`E3D
z!U3c)Ck+%=$NAGC!{nuI^7E^OR?i&q#BL{X<x6flTN*)cj3M-Do<TnwZo0k(z$kU>
zpTs@&{g|5$@%MJ63J_+^8bWa}M+g~QPirlOV-4B9ZllDcUnR{NGPI<?>W6es4vKUm
zF4l3G51KmU-2FlON=uvWkeDZ?^M$Wl7e}|*+kNV>Ww)CE5h?MFy<ok!dw_o8o3Z{+
zj}PANIH+Yi7wZenjI)rjkiQXnz#8noc;oF}Ji=K}GWwJ{rMi3aH+g!l{+BqV8Vy?u
zQs>W?Of2^#RM%}jc)c*G`o^@;Wv1!DWd=uh=ts{+?6Oa@l{RN|4NzMf&u<%8>;Amv
z*9D)LHy;3H2g_qFGk;_MbnAjX)s8~S7ageUNH$vm2Y;RXO@lS(H#6qXsig}QnRnV%
z1=p_pJQq3FBj2A!%%9ctxh@jV&n?TqUw7<pJa+77GVkC&wp`2t!!mVG!>cI*7og+n
zxc8xHckm!NM`88RN2P|eyC4B_u@3}rxqBho*%wePOAuaB$JB!E^`=ic#u29t>NiIX
z8Xh{Bb5Rhf6AmUFHzSfMx3a^E=H2QM%3zz3pzwuYN%wVDihsHYd-sC}IqYCznl}qm
zvjJ?D|IadPkPQ%_M_;=5TC@(9ZU%$8q_j}?>NN&>V4eb<<o!<kLQY(}QTm<Cpbeh>
zI_|(M%%rPVmptsmM5HpG6F-{tVSIEdPF_U(LY;)Y=KjRgv1LQ)&#}V=oK4}e4j{-c
zOmK^kUc<~AkfzIg$UKL_`qz5XI+3B(lK~B-2H5z|-x^AhAcJ_Vra_0n<r|io`wb1H
zmrL4eo;8pJXsao_@rc7@tEm|2XT=N1`z)K@BRkEvP?Z+I$^ea^^njigcP9U2gPs;f
z5w93<WjZ6aLQgB#p}fmFH*2S<7)qazX1d+pWvDr!^z`$Jcxdo&iN3lt-hiH#WYw<c
z7<iSWrSJ|g-QIVly&Th0b0LQx3R@}sC1(h_i$p0UATU|7>l6n%XJsqeYA!8#8qn(O
zp_<uadfFE3`Nksb>gg2k)_FTKH;lR;XP7NEi}qT*?3>gU##NpBP=!%GemxIf35uHA
zxDnw*-+68XxbLw}PO0yLlH%TTsCeEBdv#X-Vn0NVs<+!AupPynZ={jUK$2<m+q*;8
z@YIT{$9gU@t4sIeG(HvzFBzuGnoRIL*F)T#SZMcJ`n36pkep?{op7aIifl14XNdz{
zdZ}KD1|%={ENmr+(fkmEUHYThp%W`7JT+q6pp@NiDOaOcYqMTftD$PH(Kc?-;D{Zl
z(Oa8!$e3#qPw@O06mNuQ9l6AjWmh#rxJ0R87BO1W5wp?s@d%=-47&cH#3By-V));y
zJ7SauTTEy67#>h*wpX>)=ph|3KNdc^4;62Z=}Xc;8cMZvk3J~rb>upKCCkIq9@Li{
zF;Vng$_1uN4iD>PvBNrmY4Z-J6SzT5QvFNqLP~T02l`;fupyhaMDY^57xMf2#v7${
zk6>&sAO1_dVp=Tf$7rk4=+;Cl2Aqesw_)pTD$d?}Z7N@O0l^6hVm<9TX=6(QBphL4
zQJiq^2!!7rjFAj$t%-jH^fKPlyp)m)J$x7&C}?vD*b;i7SB=^4VGpR<nVU7MD3!ip
z=8<{M0mi#E#-<h?U(ShRMm|WkFA($^NR9|6v{^-z!~K}P2(J3!xyxi~`(e7w7V!iv
zkOH_^kO%FrM~mE^Q{8u`A6%i_7jHXm0NoABeN~?77Uf&wHtJo|;I)gkIC>#&9pE-v
zF^IjJUUSwD<qnY8O@~Elb>=ADeq)@wd+P1Jo5TV`Gs@d{E(7IOV>kx@PS>N%8aiIw
zt<K`dqr8Zihv~43^(ugK6vb1*sd9K8P>5Sp)+jMsYR3GBJ_t-M?`fJR=WaScOT=p~
z$nn?a{rxE*KUYDyfn(pD_w0u?-J9^(MSJ1}N-sW(3j>YL*Ikh46_)&V)ap#9dl|LS
z>Ksfx$}6Ew>|+0KUjdbH4Hu(TE?M6_fmXUU<|ICf+aK#6r8`fdZwx`X-B!Ac63_d2
z5$jl8X-{uPo2=bCc?;SJ^-LeZP;O4>B3=iC;B-Z%Xsy-Ru63g(W`uXQw?yX*XJXMY
zMiB|kBrGVZ#AU*<&hAesKyR`(M+R9zk^i)vEUVwe`p|;Z_vheOpp*L90p|1X)F8w<
zBg3^-_bICO&sxqndXO@xFF;L04y6<R&@Kaj0C1<n^6uY7e~9%z=)KJP7q`j!*+-Ww
z<aC7-f_6#wR~$Pe?y|9?r>`nLO8VCL4-4itFh||WX64ykV(n|AXo4a(Lg8*aCCc$X
zL~wQx>>9q<K6ATW#Rg+%XG3Qs@S97b**?L}-tI2f**tSk!q;Hb96UOU&TM$F;y?Wv
ziybwV)*Tg)-~oN%0lB7Ako;Z59-Xm4Eg+|7Zmk9x(XQ3Rj+rb%`Q(pxXLBI|3FGHU
z_3#V=&U&UClfB~A|AuHJ-MoLq3zz$Ki~d~amZrFC#&wRT`r@y+nb|eOtSO#ONa@pi
zJqA)iPxCFKzfpkyrb!zJJKoT<AL#HL$jrm*qipvr`J=xhwcCBtcnGdx$Zwed!Adi$
zrs|22$dI7vbnYDg^Tf`~I4jv#-)kreb1hA=<_F^=C*@%k7q}&YB?mRxB63A<%KMQ7
zg84(xs1~Sn9o!`j)*~HQ<oS?04-!6;MqbdoDwshc%r7d-Hatsy7$$3{|J`7^GyFlC
z8+4d$_ZRF!!GdH8Q9PI>t~~4+RN(G_%_SuA^Mbo%a@|`de?^mq2+NgRV?eEX%v#7z
zk}?ot1_v_19?V88(kAW7H297tteMN_a#1ctx$IxhP{fa7jsKh`V)t?!ooJpSxE~7=
z()!M;pvNrxl_^Qva^4nC5OdHMC1$|fr*`ci{PlNVJ2~c8gT@bjvchPFIYX<$>^qUX
zs1v03#(L`!rZ*_H6|3UG{cp8FyMhmHpX>&;)~L2en<ic*v%*#9AcyR4&{+q&ZiE&A
zgc2X6fV?>K_giIE0pTSJ3noFDD-Djj`YZK(`s%zY(}D}+Tu>wh^Q5VR0(V)@-szfO
z+!r(?<!09Cx1%&vI;gopVT#>ck?$0!S7z;ob#)pns7ZK+;(M2kC?I+?<el-e7@<x{
z5g7Ek30Potxz#nWv1wu2rO<Y18m=%{u>xrTPl>BD(8yFyI4ho&s(AeW4D%R<idag-
z_U?>6v^ts(Bkhg2UHjaO;yRnLCF&A5$KkqDzHR+jjSA=Vo#Rt<mW7BDQ5Xj{i!0gx
zC+Ejzm5;5kZc}5~64+*?+;N{%XBndZcy0Qjfn&j2*Bm1MDYb&ereX3*vHDJn<A_tg
zwcO-_{mL98>ZxX6$NGR_;c-5nXkZ5j8aE-?Gz};X@Eq{~aR{91-k4lm*tyCB;wwOe
z-S{yg|IkYeFAhZ1M_{KV5nYYNAHG&{xWBx6H6U5}qs@MGX#D5)yHD{hhu@ptf5*n^
z3MM~yn4e8yE92cv`dLXsY>T;H71fiY{yfDLK7C;;MJm+Cwea9aN@*0xL9v%4sDfZn
zls36oid??1SIncUR&dx{*DK8{@5yuplidshsjVGXeJ<MZOC#+9c&R!H|2~^-%hRDL
zm%d16Pg1AW&AO9bf;N*6Jf}JJxi{?Z6EA&JRIYPxazdJNZ)(PlzwasTgwSvPfZCf9
zLMYQo%4#XvND%vT%C~+%fp^o~8z4+>aQg=|T6rh-5(@bk9-Mb2W<PnC5)L7M_B2zA
zXo$4>pzYCFiiAJhYx{5ZpDJ6r>%Z(jhnzZSQJ+B`orSkf%k9+PsSL%!Dc@5psP)Ek
zDxW3W=NbjR{|vQR(Ne3Y-X}D)52L-YV#j$0Yv`42)R}=)TuEuwR(a-ELzi|uSxOa7
zNka;fEP_|f;Mk?KRt-m=mD89py5Ojt|E&a<3<vY@!>AMCee8&uY0P5HdG~j8U=AId
zb|#%+GRSJhFEkhr(UmT*80)85HOy!GTZ9{NGmY`U;=Q0lpE-@>JF{n;*(!~iny8V;
z-*!X<!`z2S!VWO0Fh{dhid~w0f||AhRkM{-WrhWd>0lW$&x|Oy#ZqH{nx`=bs3W;H
ztA%~)t<l#@4W6xHE+PU}PJit_4(O(X>7X;3eev}Z3ZPW5Oo!|fJ=fv<{4&qs{4d^8
z<0@5iA_D7(nkZS3oVut;dvhXXq|wW;0OhvHo;w|YfTvEx{MdE2YCfeV3O%$Yibj;%
z25_@q9N$p$?7pIbXYg8)+mJ$0_g8&3riKYNsv1Ea+ECPN#+&0U5#F$wG_VXftBw<J
zOP8<#_)!+fxw*8iiRuB+R#g(_MBytpEAtnIL<GD9fYJuEN=8|oFqa$1?HaWE5Poa+
zp#_#1|AVxujIsoPR(k1R8$s`veQ-@wQCe~4Myc_ySSW*vsi@?LF8g|^@#pP1%|09I
zgDM^0&)DF$0Aw*)eUdj~^ndAA89&pvLA?!vKWCzg*+N;Is1Fvq-i9qgj6y|ag}L_7
zg%R%{4GPm269>d$o<~8tKzTN*7(Xck_LX0w!Zgsi`4FWrU8pajh#EpGULI=@lnrek
z&>#b@GMB8vNKuppVMPKDF6=sw9#p~y;bi0W*?dQL+O4;I97}~}xe>GC(bEXO^GfS5
z_okAb8(od>jk&)ed^hXQ^UuXQoHUpcy~7c~v*Mg&4Z#ss!lje+Y~vI}c+<bw!7X#i
zMb^kP5fDNy!$z!RowUa+(8M%>B9vrt!KBNh1?>{G2WM$oyBTI9Zj;N@0vxhSeN+vY
zE+MT!--%ZlWG*#sbdoGA`i;asP<poSLc2w2#|HIpH_R<er0~2@jE{=keC!yzCSkGG
z;k{xj9kn@J!|Jz00C7GO;9Mx(ezK-r2+ueE#p<PaSK3xse{v*Nw>zR|(lKDiN|`pI
z$JWm2rFcBC5N`EmRF91mNY_rOZ59qYM`Ezm3*o;WqDAn(@T(>46lico@Y$^6wib>A
z48hff$MiHwXedEU#X1JAjhGAd@&;VN2^yq{i|&#}bue#L6L7DJhu4OMf5LYfAqSnO
z+Hy^q@7Wu5C-3lCcXu|_t<STdSuQL%^s4m(t9qlF_2II9yY4ENIkyWOf^Bh9dJ>K_
zA&;7M8<t9RbGy@0baR>T(cm1+x^-NPh0*G%{CDN_;2aL~ZsvPKf~bi%7TV}lBjP6A
z4P}|OT;d${>$v;#!8KBIzl0n((iBr`))k(t;+S+$KXDU``f>e}q9zo0U3%-`!e=xH
z1{NG_j{QW<yA|;SIe7>$*v>Y`BNNE}W%y5p<>3>Kv?h3{E!Txb<C23+hrJgGs}gQ$
zaQnIqSG}v?x0-d0zkCTcT*c_~4&z#t>$uN6W`TP^AzH7_7aOh^kS!OEyonnJVGeqI
zFRpDReYb@O*=Vrw<&>B)kg?4&HwV<LCp}MD0&EGv##iJyCV&cDCUHQfI5m+0oG<J{
zYg;aE@6q76oVxX`+u>mHzn92qf6}H1!RV7F!D!*cf`b!}Ef)|)|D$2u1~Y6d)s<lM
z)|DeItreY$%D#JGV95dD_ku&b`Sxk;`cL1wb)=BPSJt02IMR+&vx5s(f{j0Ih*ZT&
zlBJ^e^>=d+TFkA9dc|kx8F25PY1cMUysP0lJ<48hDZ}UXED^^jP$ieJpTQ-c)nvzp
zDe3*?q=qh-s~k9092?MJg*F(X+6^(1yi`L+T`wneE9t#;Rf{BSQ-#H^)_@i>la3Z=
z0TbQ&<};O@-bxLf-g}3efKc;SFl5TC;!8%X+4sd6rUDZTo3r(~!Cl}{O@wrMpNzp@
zNUb1VB%f;C7<>t!`7qokO#L&eCp(50cH`Tf%-0<Lq%prngD)b73`z0_Uy{aftF@Uj
z&yK&{p@pLE7?Z^~zu94Jm;HR+GCcC7(sy)?tISRXe-2%?mAfB(1ap;S%S>E-IbeD3
zC{M_)mu2hQ@>U~a(}X>`Q(Vp)r+~Z15Sq<^<;UWPH%>rTNXTy3H8@~7iNYPeX`xb0
z1CN~lYo?H$44(fjDJR4n#mRU(`zHlLmyjJA&YUko6JA{lDW~5&DW_S_yHLP`tpHbl
zq~#n;dOBbM#t^O9|1PpP50C?ra&A8E0Q=qxSVrr|+3Kye4tn;9Ay_oBj!6X$W_jL|
zI%a4*2i1vn6Xyij;aCYS@)y9BItBo{{^bA0$#_584e(+t+C<8^c>eP+;2&Q$0HX<F
z)8EbzD_|VL>p5V5Ia`6@B=SsUY<QRUB4srju+^z&m{4%=b#RXJHZ%A7XgsOQ{7GKv
z;+d)_^O*|xdo`~f+r`u+%KF?0Bx?t)yqMTgxxU0TU7kEs0R$uR2*2+#fmyE1D}k(T
z%^xlte=eB#Bv6i+EsVG5NaByZj{DFBjuee<0ZjDjt5BUVRLFfW({?_TyyPVRnF9L-
zc#DdQ1%M2m6d3v_Q@%$Fu_;#$S<Z>TO|so9A>z7AhB(W-lu)>-026v#7rVIn%i5Tb
zKWz?ybk>@j{j`ob39Lu3xwYBKAzs2=5&7CN1DpDy8{()(pp6%jr}s`IW5n9nW<0vN
zb*^`>Z`2wVQ~R?%)SCQi%DNl!u>u`*NNd0DT-or4yWIix%_f;-s}m}t%`zl1J)8dS
z500M3(U^t{%<Q@EA@xev?&T%U^YanCx7;(%m)$2EsPB~REtjB8!=FvBmY}hP)vh;K
zCpf->%k<u(5A=^~!z*2H`dv}qK)(`BjuR1yt-N}vDKRVO<?TQZznRrOXxe{CT~->S
ztZJCPt#6nHg3Nz(<Ppmr+Z8!4+7~&WH%voL?&Y2#T1{^ydF+c2w~ry7asKv21+SN&
zO3`hQmOQmks1gCj9i>NsteboNbmZbPeci;HRV9KaKUbiJ7>9S?1!S?mw_#eGr#%mv
zYrXbsRVf;<VxOsKC=a&wztui??bt94yJ1%p8N8Uq+D>1m5m~oxUj)qb-)dU{%rZ~(
z?Ekt=cCISD32n(E#&iSmU!K?%?cUjU<YiD@JV6#OAL?(I$;B>#2D7*TmFYvqqdM~H
z0R;CN1ivgu+p1f?FJcXFiWkvz0l|0Lr?2aIx3B`V6=9W=!1j-A*+j7L-=@odh-}if
z$^jtT$M!|Ce<9m<+Eyhbcoa+Yb^FJ{GpkCee{Ye%DXD7zjDd)Uc&XLdyFOlVrCsO9
zwQPT*-m_jwiOOy;UyE@r)}fj@+xc|eqm!`0)Ro-#o%U{H_1pU3i`r_8O?IH2T@r8`
zx>2UcMd#)3$jqKL-IL5Mj$W0I^rUx1S#=a($0UKu&y20ekI0BTJWab8ubvhlM73mA
zV>XjlYq*57U347XD6=+?`3kU;p7>f>tgOf<;4VL@;MJtJW#X>_n*^7i;)5#F5Uedf
zil^Eb<ypO&otAs!<M?g`Jt0qIfFK_02d4(!iHKZqVDR+YUmNwBn0qR<!*!{UpC(uc
z!1Qc*oD%L}T4NUw<5E6Ak3_4N@+#meN6F#%Y@-%`Jj&a7i3Y)iTt)0%;oXRvFSgUo
z!|9{+_mffi?$?LuBp)pg)AeZ#TP~*T+b&W;>%O}ouLeB53hLHJPd}IrZl64I5Z{f;
z8<%g6%I7FfrLP9p*)2p|Ubao-5l||NlP0!Y)bLHEXC{Q7IG_cdKBD0`I}^G2=D51;
zB8IkIOkqxHeQx0uAV?)}^Uc@28?D%KUB1IR@Mdh-|89S4LlaE>caCd0ebuj#w_~8Z
z?Sl1KE9>Rx<dOP~AM`HL-fh?XFw3hfOTulJ^YZlMQD$tDfOX2OP<tuC9!i&6Q0DgM
zI6ZHut$P|>(!tGl@qApy#myIX186r=^!DD#Bb~0rM?zrVL??R`9TVCY+9!{LERnt&
zqZK-?Lyrb8V%rUTR;SRfWxO3B+@D^4l#fC0EEjo}?;_<KmhTpne)!L?+}UD&YFRpY
zWP8e(g#v9|<~wrpO%a#hhXSV&=)fH~?iLK(IJ`4=kCF`Zuy^xa;-nI8T}jVem)KKt
z+by6$dtcJXD<B&b+Fa9eu|%4-#RQy_ycW9)oyGpwj+W#!Jn6Nnmkaf86Gr~Y-z%{<
zr-BHI;#E)hm+H^+mF{hpXn@q{Q|sbWZ@Vm^_3T}5+oQw{D8TdxPmOKIS$<96;e$O-
zAI{i{3yhIH4+!Zb-<j#qj;9ZAam6JH$B8o?xP(dm>9X1JG_YWR?D0cvmSlJ5Z%M%H
zZd2S*N+<d6V%q)(VQ&E!$Fl7U2Mg}*5Zv7f1b252?ht%{!7Vt!A-D#2w*(m6-QC??
z-t4pYdGFoxz3*Or)vId#YgKhkPjyw(vqasAC)3=b(w!%>5ld=?r@ph#o$4;NRY&K@
zB6D*+u*TqV{V1g`4w>#dj4ks%s@C<FqB6x}Csr0`A=mrXwDCZmpbk?m)W_EO=d`<T
zpZ(mbL)~U%7@owkRV|jR#)%-D2Js(QErvf#Eh=IZZ9{z)QW;n>nKCVS%$ygo1YU=e
zaG6f^@+3QfQim;8t;Wpj{_)OaG|z^fp>QU^i*9ILCU8(&L9x?_LiR5`ES}SikBK$k
z8K4m(OpGU0hSE;)biHv<`W=9u>)GQPMjN%`>f4D%x5VURH~KkhMr?$9xt>{A?kBl)
z6c6QMkF6@=9vd^vG_*-t$I8@Kz-kj_e3qyK6O%S|;wUR%r%iGp)fkB{>CSqraxG3J
zYy#!S*N=(xD(@0$B&z$Z4zQ1b)>9+0>{2!O!e-vH{_Bu_uVA&c^!DLaq)4IxOe1v{
zopHGv+t=h@dsDubdT*tXVYMWsEA1012KQlFLER!a+SG5Y!Vw+LBwi;^1b0uZRhA3)
zFems?*YMm)mKC>cf>Y@w3dhW(ptDBM(Jk1p6=<c4WON@^GwfzEk6SaGk5jixb7zoc
zyuRD}Ry}rJ0dipA@xq85e>PS+N@jV2-0iRjTT0#5R=)1=073PTvkh6rbdJDSBWuOn
z_xIRG4Ga7i97Ym980JAErzzF;;feNN1v5>)P?o`#4=<!$ul>{bWrnd&@38k7g~{ya
z^Ez~-hU25oZ}YvsZY)karzGZr)84H+89tarsL^w^Cg+~_QT5&PgI4D=2j~TVl^-<M
z<(n}>wKjxGiA5KuKHy-_I~DkdfG)S`E6J-jJjk>6Aar71J_bu_=df~?P7qk}n32~L
zs%Es{LXO^!BJ+KlW7Z}w`1Um_tMg7m?5crfDpV86{wem9#uYiwAC1(p0QJ<?`rDY5
zWL=5SiuB<hUaM`^785iBWBT3VfT-22rG;2~cu>wkKvHEK-k>uV8CGO&|4)Zx*)lAs
z{C-8)Xs{Q5zR)X$NqnRNiI_A>?TT{gw@_zOlm_=N%u)P*TBk+@gV<%B8lkS0H)Ij{
zxPM#IAByM>q>PV*^oU0DA2*CaLE;nYw9XMJ)FW{b21|;{ho60y!kmPQu93-~494lN
zOet!X3@sIixh5{diL<7+!eO{+b1{(TyTO{M_;oj-yBBJXq7y+Hrf;iy7GPage%*3u
zxVJ?6s{Z{)XH{>U=3J+$n63`)E*_MsSn{NX)-ijg3_d^R&}WX_Z`Y3|REV7G<sOq?
z_a#1s4j_grV`sX9-5Fzcd<~gAmkIPez;Y{7Y@0vypCGcW)&|>%R{mj6kQ+Y~8r5q<
zMNRU1QF_<C8dfSD9z7)zl^>oEAgf?fFzj$al|*fINH<}g+ty}nab(>&Ds+yu$S5;1
zW5sTrPmPtH=b@@4ij$3fKiF{thEc9>%zgRg7g9fCaRg6ib~d~rJU8@e0FJv+{%txz
zs*s5NbHq)n>f6O@zn~aX{>8*-l1z5A)CaL&iRE`mBn8Q#zBKX1AJOdP1#hk>0qvfc
z?K(p?mo%OB;bY#2g&cPyF7E8N9`&`-4Cdk#nfF|!4JePuJBpEFAkkA<eA6gzyv_z;
z2&rex0~<fl)g`~**#Te|T5?ZkFw;WW-?~!`M@p9JgGPi)u(KXnjfPVXklESHwoXmI
zX1xcK78zD`ILdz?00~ZeYVnb*mm?m?kxd=rS)RC2oZ_$?mUuMW4mFduUm``g6QJF|
zI}Ae@w={IH#hcmD1@~v07)Q~YN10Z9E+IMiZcNTdRo(d;MWf0n<LDvybNZ^Uil(j*
zcFOZhbl2Oq0)u4QqvEH?_uuIIO1ryF79lReYq^QdBmk5@U|;_HOjF)ZE!9`h9Fpj6
zJopi&Bg!tC@=&TpCZ%{x^2qv=9rWfND`d7^_BG0F%9ZGXYd6e><oIe)U(My&MEQ(s
z<Ce_Ru}~6*K&o)b(&=syB|F<Doa%$m-T!jpf1rEP#QOCfh?%^9zI=c5rgdcPdcOWP
zzrHIMYa{&5%o5~kj>-9++{7X@^V$!44r^5SK3@nV-L=7!()E8swuUI`I=SUUcwFz|
zkGRHuikgzvc@F)U0)ervHUKO%r<|}_hiu`BAHdc5s!A$1g5df%GI0AFnu7vU8A(UG
z8bhj7U93L}`U|>40}>f)H)U^KyYYVdj}NrWR44j5NDNx>+R3c%lo1Dj1acY~Gr0<w
zA57SR1IfQd^yO0hFt!BNSl?-bc~yw;{EM`BCCC+YQMZ9BA9{NV?RpA<{og$ACZ3eC
ziI_piDS17+Ww4^2+-OsXP`S+k%D!x9L;p?@gm54v=pzUD-C}nhv3rZwq-ZsEJfvV)
zvB{VbgSII1L=trP-APP8R6@!c5rrC6_?(_ZOv0IZcj8Y(zO!Ed{)CLu2t%ZJk{0-c
zKIID%r^8;_V=FyJbtK8cYdy|;B$|`n7KH|#^H=dL!fEXOIW$Ocx4{u4+y~02We3JN
zQ6$M6P3vUxsIS;2w);YwdIdDsd@hJ6d;=JX9AS9418qgMtoUUas2c%4Zq~bnI|OrK
zA}WO`U`9-7JAW{-!S>EcNrH%+$pm<unNg&v%G^=PYk%Y0A{RJ2d;rD2z=@_I6@cGN
zc=;b$irNI4Z??!-Kqlsz7Sd6~F%!A%dG#^oJ_*Q$>L=$2ZYQZ1WgIEaA31*QZI5Zj
zfi$R>{J1;WrGu;L63kq%2RCS$-%pIuGK`4B9z<`x^Ko`b;=DVzew2EeQ0u5OBaimv
z2C8T8Z<}T<yIQ8PdKB08p@3<49%RY5$2Ym26o%epQC%b^P>)!kEko}=YPOpD`4-j{
zt1GT6=7g$^$kKUVwy$^bxrlY5ZN%t#Lq<F-oO(n{`3s|5-E{?2*XY9Nbp*`pGc?6&
z;&jF7)-$ZcY*6oOXYo*AKK(V>=@TUgRokq<al2p{Q$$UMh<-eY{jF<TIgf=bLwfnY
zgLWk(QcP%$bdIuNA#3t2wG-K+e7}Nayg+TGCqI%z5UIjtfWkm6&5%}vQ?Odkb3E1g
z9e0OYIwe)G_qV-n`POs!fru@v_#;#@IF85P5xd%XIc1Yd*B5Wfsb$O&SUzTqwU74x
zk}H<!TSHzxFJ8w`-6-yLgy+kF>B22wiQ&W6<@4L-0Sc_mrzd<0xs<xQYM1D2JvnyJ
zyV~9>0PC}pNzX0QszFz^gEr{LKLLC=>D98T46YGa-m=0(O_iN;a8DMcGKm_+@8@ci
zjS|^kq78gT%#boSWx-B=B{wKfj*`x#ND-XcprcS;y^Qe6%Mu$p9&s?m+xym>BYLU7
z<LyCl1O1GJ(=RzSg%QrZkg?GksecpUpxscd2+Fx3G+-9Y>*Iz{*P<bO>EU&8nGV@|
zDq17>ilPR0OaJwEC>oj|4P^-w9w|?#lajoilKlE4=Jx$UObZS5JZ8dOFQ8$rX`uVv
z$jNBhRwl-@>D=gtH`L)olgT2<Jsu3<Y)EBI^q;TX35Ijm??(Kedc{cSG0r^1c<Oji
zm7>T%EGh*BWy;cC&r3B=wqAoq({gY0DfGs(vag^15TeF*aQnn~YR>(dF~$F+Mg3>H
z7YcK(Jc@a)94U~CVdJa8;4hQYK`+I=Onq@nG<{+i#)Npya^LSwhGGw2tJ+)F(BEGc
zEQ4rszJhwlwB2~gC=Rg7<%#0hG_chtFZlz!>I*G|mc$;R(Sy)qR+y|@^H%~aeHeN*
z1x*r{QRJ#FpPXhO&{1lNzI_Q@rd#`whA8#%hj%la+!-zA5U%*sd2ZB230ip|9?l%K
zNuu|YwAWYjc(FilK0g{yi73~W>iXTxO&|;dqtgnFxhm!CR;)o4?+K64N}S)G7ijWW
zBYLNNp8aEs1JCqsc<upL4ge9&i{WF(3zp-iu4;#c0(n#l(TOu}|LpEJE#f2&n|ay>
z&9SF&&ys#;$x{MzK6=Yn*A7wTI((cX{`{z=aW5$!E22^}dKi()i0GPl{WqILsg9wJ
z*z{yR=-z@4$ubB-MaVY}1aj+>J}FJrhEA^3^%YH_Z~e1zPWsl7w;$@GaoZii9sw=`
zeMh^WNB5rXuIop+QzBBlw7y>z{}uF3LG&g%9XN+L>@T~vBi?|jkh&|mY=?+cC;Tft
zHfJ9=E#GM^S)(plSnf5khMo69mn`#Ph<dmDXOHcab|5LiYYw-8O4^2>mjqSi!I*aD
zcbWdR=Q)NkBioDw&_GbX(yVaDPpb3b<SQ|7Je<mmm*(}*l(oj`!lOvbnz!leI&G<J
zitsYtNbDVTOtN`Yv$BF9?6A+sQ_hLRF=Up}&ZkewJ2=?Iu_yxrVf14fivqmfU|VH=
zRJSiXz&SR@*q0!33OO>y8;3+f${(0|AOD0i^>nw;=SS6P&3UWR{mvC33o#Z^6{vA*
zo*Xch7aO&``)xaEed*(2lqE6Ovc&38l{i;?-if5=x^PK#;-uGuV-;e~ND(@2l-PBB
zCBNePay9bD9)H~tc!=}l=jE%@L(Nl5Dxpc5@01Y!*3NDDuupv`65+NoNm5BsJ}S0D
z;?YCkoo#t5cz2KTeFZ&xM~bT0Q&PlZ1f~ZUTlK2BYOT8T<yQ~wd}mvy9zoL<p`XHI
z5E3*xA2MRA)x33(?TcM}DZ<(==(n2ew$uac`24t7%w1}715*O~Am`aU%atj5zO~l}
z%E4F(|AZY_V#!&~7~fHP4NeKP$tq)!?i*7-dgmSEN85HG%*Q1&mjc4~`|Nj@MG_^x
zc~rE<V+y_b!P8jbXi^RX(gNA-DZ)qina7Y)bg1W&5mo$82s{~v&+{D&tC;NN?i!hk
z5Te=NBIGIN$A4|ziYS~)$K~~HAM-$@z#T@MO0goMk;}d`dH6Ru%0AsG#`A5(xZSv;
zB+tkgUm;Q?82AR8Ew%W{O+*F}Et)Y$737H;x21n1p!oi4q&lbe*aJJoUVZ9`n2x`I
zc3$aI`Rl636|J$mcFRC-R}TSAQoiR|B`D{VOc;?h7)*G(Mrb?(M9cRnmUd2;RB5j$
zsH1fw?gjpQ+H(x~GTsk|gOaX-x<B{SU`#H&#4GvsJ%3&|R=G>DM;s)$hOixho<~C2
zn$G!za^m#mH=iro2I)r?Pi({v!rgq`woYZ5#e{lHXBv?IJ%I+G`IbllvREwncQqN<
z6^9J>osIwjWFkg8ln_ZE&`82ZP`@9O{SnYSb}e2^{H1p1cc}SPP%YRlNObo@7&Suy
z*+9dU124ND`szn}tM%`(eWYa6P}TB^%G?G~oeFw}{V8ktJ0FVf0d-%4SC^Na=c-$-
z6m)B0I^5>BrWD!L-pgMmNGDI89|_ZMyfzyzDAH>lvYNjwcd9kpH^tkvC7CT(P%b-A
zExI!dHtNYVuFBS)YR3QnRtfw|u)Bg1@tkFF=c$c*tSR$3cAI+nZRyp+d^?XeWnQ*)
zuX<T&;Zlgjh;cjejAhkt9tVfF&vNZHZ(8{R!t?pTl=ceV(+iO_sUIdEwvg$`eXXBx
z`(t}xY~6OP^{Jllh65V#_f+*a<hn@^*T@0>3xOl0$Y=J5OFmC&<$ctZFn+&{H`qnq
z=#c*TF)kwWaX&wYT_+WXx#RDs#0I#vdtdK{`fq?)aKEt^!Z_wmmM$RcK+OlY{=b;M
z;A)u=LTkAb;#A&h4iQ$qC3iNhHn&ysSqwCzq&krm8X#4@VSa1re8SswQ+DoL?z~62
z6f{L<87|+Y7fesKZD;PJs+glV?zl0Hb2WI7^Qw%Kzb#MH7)Ma~Jg-A4ySO8IPVJ4{
z!w-#*OUW@8mvEzxxTdlQgTa2-e|!Q&T!YX#WSXL|T9i0;eEMyU$MgO<%h=uHedBEj
zHmbnm4~gEo@KfmQ>yxCjr@b$HY?HxwkmNj1cw{;-#gS4AVZ03ppR$G_J)2uM>=A*_
z-Z`RY9<jJ<+pkfKcVp-lq4HgkEuyeT;qd6&bf;Uq%A0&d^PopWWaiKh79?Cm45?G@
zo#H0wym;a`26-ajFfJL2?DjDTd*3_J9fV7^^^y4!86~9o?dL?_JmVI%5pm@M{a^qM
zf6aN~3z^5tFx`XP*~78$XJH+#DSvf^dr0e|XICmbKo}WQ0uD$D>=F<PvOUyP^c0~|
zUZxXXA&%aitK5aXop#tmZAQr6);Zmbp_>abPh<lWYEA+*w5KuUO-LdANMZjS3Hop%
zbmI#qo|_}em=7E8IWzA$%g6mynEh8v=>0pBZ;HczT2=#H-W9(&G;ORn{%Khcbjc2M
z>4Mq!MI3v@$#`bsz1RD82CnPE%vfgPZ90eEcmKa@a5BcDaMXqD7SIgfM~Krl@PLCN
zWM#<L%%q)RLQ%CauwUW`32>Zw3s-;-vIW^<4*T##W=OUJE%uxJibVUkTTXwT_M0pl
zPd%|=s+PiFjkdoo_=Lqq!rU)6FF0<SWcPu532~q8^-p?!BK1p3VEav%gYC+%&(POA
zuDgG{6Z-Y@LiA&-Nnsnm5TpJ0@N&4YG^zygC)d1(ofO*qTI8_pCl9>es-U77*?>+H
zM@*Dt9$~NZTvL?N7Ajf-gf=w|?N8>)P7N)?F6PxwnQ~E7nb{0@k`g|W-ajT~Gk!<X
zvcvUKLgGYw<;v&#Mk;!Ie}878Usc8F?jB%m-HM%Q5=Z!_r(#l<nKm0+5|=I`*ge9_
z7h|;hWB_Fc%(E_6sbkt};@ooCq;1EQXE#U8jqZ@Dp&THhhk3W3MvyH87G4P{_WC`s
zIGCmgAO}FHEDDw)=hi9aq!NVfr4rl^vjcYLci48DqEQNl7Gkzf&B7Z#e;n^4l?$MQ
znAVU_Z-ftPprQE#_i-kf65`x;C=Y}DGY44jC9sFhlheG~SKr3nDO<v(PGpU`{hA5B
z`39#5HtAFBp-4gll7V&Y$D#D{S6WNI_}bu*M9|Ce*<b-^hh`BqXaOsUwV{M$I`v6C
zQl?n0puJ@DP|}8{b+wrAq9qe(r^ut4J&hc4u#>0F4?$<1SuoM0V74(%EimvU?r1t%
zeczR0mT&d9Hs#w<h68Q#pw7Ol=}kqe&Alr{Ki}$rlOm7vmMcXuxM;1&!%7gX7xGIy
zqEMB=e0Jnu(G_-0zHK9$%or?{Ivq{4=Stz|(wd8wKt6I9s>*Euo$Vn1M9k0P(hBk2
zyKMYWvJ%|wJ>RObt}yNDugF75mqST!wpA<URV!hNRe;l_K;Q0#p2MN!t75B)gGlSz
zRJ4~I*gV8xMz2-H@ldj(knlG7-^^b!V9f1MGV{NPsfql}4>7H7NH{^mZj=0hSRq5h
z>)Q8hs8Y-;*A%r15y#OD>C&?bfsV+>*l}r!et?yH{39^?FgX-Ce7(G$6^mQ4OF)HG
zOTy!+pho&bgW(EYCySc&hkE=JOn`DLnRX&GoVhG6cat*e8a)+aZG-4wcYAxRiioTE
zj`F(nk7(g9v<7I5vbe$Qg^0eMep6L)^$dj*S2)oQ#H9DGE3vRm8vd6P073OV<>{AY
zfE7VL*03b>flbs@Czm9hAGJhuSl#JqYHQ`=@mbKcxcLUIV%zT2P|Cv+EaUsra`yAR
zFY`No=NQA_*tV|9b;M^<neq9&IAKNU&!`;|k3_pIY|bCk7TV0NVJQm{VM%j1rIS8?
z>7lRXFn7JwFg_NrUEdfds|bmVF>XjDUNv<k(pO$bP<exvqEasXv|W&L4DA;F=o;~B
z_~N6AK~hF*j{w=LE6=nc`sa=3K3H+rka16f-WzyEAnfwNmcYUsPiMFN%c4ii{img+
zV>e1img;W*C=VNf@rK%hFeMaHe|_w``fuM119_eZ^?ftYtPDlR4TB~$7j0<w`A)@r
zOFqIwM$;zSD9}Y39*^R1tpbFcfsM|i7jA_J#Jb?E=FHz5!@p7{ymQtt!9g3cAxE|Z
zM_plqaOvY8OBG~9QWmZue#z2%gFV*udQ<JV8Co&Ixi+s%XE??L(cAp^u_wOveSQ<q
zuhH4nyVn>Tgt1zRYz?*beLt=6ld=gLjRX@sf=?R>8c!23MT;|2MFC*V8aq;rBdo^p
zwqW3bkYnzxu|SwT!m@jw-1FKUogIf6w00jq6#6u=Ncxkew5#z?O0bs~-oucd#!N!B
z?}xIY#X&btG0bh%KJ~@bKANvWc6CAl*u~ZM#h2yhtReP6WOk%W>D}C9M2$LA=#4VW
z@XNrf3plcx1fj9&%uRua{RS&2O+ObeWU;zl-uDyTWkskt-8Z|Nal&e<j&#e}SqQzU
z3`+<TsAK<T2yc?dTd2kYzHxf%vAUQeTY~Da=4t=WWYhlU19-YoZmnd~#61a5n%~Fk
zq#+BBt{JBTk+m<bMB@0yo#Sl3rrkvx7?0JVI21t)KS9rBSQ5us|0Z!(f|?`4s}5@{
zf<S~r)lPOr(vC0d&dRWieoSmH>FWSEmX>ntNZ|@6A3`5`kF`p>hm5rJL8Lh&UnLx!
zTGn+0eTR0b{F9iw&o@sCPa4j{IK&uSD-*EBBmfl#9k8E%@`=veGB3K+wuAzZ)XNw7
zcz27PQv%|PY={~fM+n#_j!_c*3M7DZ$rk&1<^m^3#tgmZgAxF1Mo{}v1dp9Dm_8rT
zqpq{=?sM4hm3=h87kxOvB{ewC?^p9aaGa%|OuNE<w~v!gkd>DG)vPz<FYdx$9*h)?
z^Fb3BAi*3HLX1Dup{06|LSFl#2K29R{w<_`oGrG2PHDz^R=el*C3q^X(+=YzQMPq*
zmX#h4j(TDq0-Z0HB~YKCG8D?57^uIP=w!>==XXZL>%9N_hX5=}eQiDOH`b(VY~CRi
z>k#7_Ezy3KE+NG%Sv&g&QeZC`w}tEy<TLt`&8e&Juau4fGWo(JX+!6!lKCo{G}TqJ
zUX(6A1plp9>LgA{DC+rZF^aSf@uk!yB&g~2OQYM#{wFT@rM>*rOGoXABo&8GO}8j;
zMch5zsXRl}P+t9<Hbex_s&PA?N>oT%tF0TF|7&`IDw<W%nYlVr{i0LBXp@-&`LE+v
z4x(Y~zaC-DYUV1#?O4C#*dW;F_*7U|*}_%V5iaE*C?S4nc42+htscrt_N4Q7rCRI=
z(x1+@uKG^0SLm<1U-)5;ruy&FU);YAF+DYN2skYq#=}%i8Rim3o6SQ16X3qs_18W^
zHI~bYb8)@pc0km$*RLS`1eWa_$NaLVYM>F>&spfe2J2O_#L=z^@7yC=i+PlZ6mWP^
zfheIXS0JR#&c&YNc93$V2H;PRF35-fXy5#~Dy*<N{q!dV`8Kzds3uAwxnq+^^vYW3
z50UP~Q@sb}RvY=#wiC6+@i;!l=#k9BG2=n9N%Ln)k$Yq7IYi56Zf$In)}{UG;PRDv
zo-nGNJDg-BjAFa>&|I*6O{1g8zyl&UGlpLj3ZpW6W;`THjyrYH7X4@s7<hlxGer+x
z$AD9T-LF<&%v(SULr-da<8|Iyd^&9!gYw(iS1UV7tk63q<+?ChPnRx(TE|IXd$41}
zhr$}}!Rv0Ujx~0WJN%di+i6cuyJ}DJ&}dijVt@VHlCg^`z*y1e-qRM6_xiUM{<DuQ
zWX}N32{y)Fz&V+NEu`2&BQ@)Yy=^zy_3x$%_<R9W;PQ9Yx4i&IJxsiZcCLVc@%XWS
z6+!+cOYQKv{+D@H1T8SKKCms$kO?>;Z8ElrKkV_K7ekH78I*^>vB{n-5RoZ*S<Qm+
z`T`4*9i#jMkdx8nN3sDy61s$8#I~<5$T*A`?RWs+$A$`KjMOl?V96D2tQ-$Xfe|@K
zGrBKCNfdVzFtjw8B(LVgv>};1ZOC<7+#?aotPBo4<;}=-@$XJ|z)PzsmaaPu?<IV!
zppi(So0xjb<3&2yAl4*f27#tPb3}p305G{_OJ+LJ|K3=m{tK_3QT;LT$8DPuB0q}i
z!woi$MXC*Ec)4W=t>bU@Gm&{p@%2Xa?b~jQi7kaI%cvaK3|J9w!=qX?DoHoPBa^m(
zHsJI~`wS>C7yLdc68x4^CZ`qbFj$5MZ<M!6b;UDjYpe{*!?3XVntqq`o1r;nNEIo^
zNSRD7F^9N`MNG^NvaFbwW!Oy|WI86H+1hi>w!fsu+B2IL``cazY2Q^p(ho@0bsr%M
zxD2r0HS?2u(@^Oe#$WhgQ71Hy5wye15cmRr9BL%?^Vig$gsYzC{h^VUJm;?qY+{rl
zz!5YVayfod4sq21a8J$w=cs`fdg!gmWj1lHX`mQa#pY5kjZx_o)^aI&^SdqMXq@vA
z?c;sa<K!_u{?68s>*1<cEl*uR3Yz(AgxuR`_uls^y`82HlTAz5Nffi!2;{P#pPGc;
zW_XmIy%-Xo8qQyE$Yje%L4)(!R>V1u{Y2`B6;QPH2Cxf{m=_(B^!|x=D{-ZM?V$}_
zr^Qttelr*<f~HHgw9_l%zTG2uA;z(Khfqx-7|TAVMPILaUSN8cg;C7d>r>tVMh-kZ
z;#}sG)G6I}2_^DWB!5_;VTFf=s4CLgwiI`inOz8n{tAU2rYw}O?zFmb=Eg!-y>~LD
z$ew`$EGx0lY$ULpllN<6*S{JEo$zEAG-0uO=bW|>1e;700i1<$9WCc<+xmP2sOLu7
z#xLMQk-AifwskDr0NI(!WYTaburB=V1C*>pON`4_h<DC-yLom^lH6TWY6{Cr>pmey
z9r{Ik8eO$SePkY8dEm~UlXh7@l6PUmR<HDvaVp8y*R8<5S*0l|?MFzsw~TkH9J%0Q
zw!{>0REluVPv0*qjeAvdUOLaIX{JzHWkbaAvv5rc<QwdVzzyqTZT$iak?IO@6gsQK
zsL42Z^YiAKELYK55f?<g67-0!OSZs={TT~~GpmEttLA3tj$DtOUXyX(j3bwE2VvO`
zSi2ZG5!Qn22XLCm^;Sadz|8Ks-GE^iZ$oT(+Z}_EU~8*&O_+Q2yS3EoY1R8Pi{JB=
z(c5j4@cUcav;E0?N=bf`mps)e0g<)7q9256>xcR1)6b*+Yl^=?8!!v8bOpo?Y2Qwt
zvxeX&#=$<e59Wc;RK0zaJ;}ggz2#jJZ(~INV>xj)OY@VbFCyu@pQ(Aqtp|f@T8Aa>
z!&E%_Q$I9TV2ZBnLP?W(_Evt<I*V152=JrTL*nh|%?*~@7w7El&WxdEb0cS6#+AW|
zaw9(~0l(K%`iV~{i{cHNG%SB3`5BA#M@4?Iap^G!y=SVk+})VUE`M=ponq-eE^TMA
zPtlZECNO6%SI@f`Wfaf&QWFZvh;w!JmA$3q{2+Bj>w^WFNWe3KjEm9X%!<~6$(-I#
zti^T!%~zyA)r-SWL(IoPD-xiVj}TBr2#Omne!D@ljYEv#)ceC!^0z_%&-}OW%SA%Q
z%QN#9!kCH5+(1VYv=E_8o9|3_H55YBvvXmP>dEW<JhG*PkSK>w5#gx#xT=e#E+r6T
z*f)#)t+X<3Q!Ek*ice@0uAe@*(1`>fJe3EYeU@G{NjWm@J^38lM$z=SPXPiD*7tC$
zxDc3N5j!TQSnx`)y(NQ-5qp7H;$RFJ6)utKSk)u6mGO+%ve*6ruIh`l9s&lnM;er?
zV3eW^&GSUKwf(q5&Kbqq&+Su;_8Bgiub~)N9EEY5rss8jCq$kKoDwaZOV%VUoL(VV
zY8z}d&o!Q@bU1Sd5Cfbmu@)|yUmzxak)=w86j-Z+Lqy3Qa74?N2T7WL;)xzocOW4C
zFm;f@eBvUWtcV$Y=A$l75&f2GcY;T##hz>^*Z215==XYS^mcXZ_X_;f80Jbf&ZL=!
zib7>DS3z+7L4;R~ki>c7VBaGTaB!Au6fR&oYir#B%KKr8x+|OY$n+)3t1aF$)OE8Z
z5+7wi1B(b$fj9r;XyO;79_|yWVd~;a-gb+e6)haU^|JIdulVN_&W~f9ZB#JZBOM8a
zs$+@b<`)rtfxcSRrrF?TltcWcwGYiH;R`xtmLta;wKM+iDZN{{V|}#1Mk;iUE!f8_
z*ag?-wXH=NL+{P3#Fc9hS|N0n`ZZm+!ea$lR`Dxc@H+i`9(HuFdWZ)BVu`_Xtvn)N
zs6<qq0JQZs<`{-81&;<Ap1kct%S*g&kol5`Ws>MXFczn1pS0XCBYHQo(FXcncfMu7
zZc%SQnM|md?3hVlaLaV6_sZg({jg0v8;jU@xkQWj3L3hf?|K2>l*26V$1FyY@GsBr
zFQ-lKmsQ!Z?O{u?v|cy#+zEFm*5h1dE*YE1fhR>jOf@?>@!fZ>_e&yNpg*v$@e>&N
zI0j11hz#<gF`hY+q96JjEIsj(Pi1eNQb4kqMe%$!h?CPzOtw_<^6G{_SBkXs1uVSB
zZC`QPQrIeIbVe4#&&D8VJ)cS&Ch{bBlcLXvghmA?<#u(t`~;xWBk;L#0iQOcFt#bE
z2wIPl@%yj)@yx=nE7%OR{fLQvP~F)AH!5O<3+?Bg&tZ}HkDhQiM;$$lo>{+p%kAWn
zEEkN{pL(?CBx8|&uI1gF0dm4zQfxy2Bn{}OLPpj+RF^ERyGJx4>Tu#m)c5jX#oKY{
zO!+fhv_I+;iYTk#&t2%{BkEK*7PR$cYiQ6V*Vk0Weiv}jcO>d@VXZ_Nz>ZE6{vyd&
z#mjG#Sozd-XP=C>qT(%X+ZUjOZ$QlT(~;2ef`41MXIMjWZg?UwRxPYDMzzN&CC4cd
zmM(ntAoCocO5jtnUWBlmzD_OtQOI8+@pFH~pU=CzYJ&vlBQ#SeOtwZs2ro`s3QjLM
z(EvzdSsan9=(o{2?7TS@#!I`xvaAZ9GD`+ON(o6UaqRTk>}-^FcAe@d{e+h?E7xWd
zXL^1@X>wV#@WzO`d@PMtf~G>t1Ts^*^hAtk4b=Qv-X+!O(%?Nu1h!YmVY`Xdl_4LR
z>7G<3xV#_okyGmJEPi;w^&B?v)9ZrAh2VHpCGuGYL!<O=wXz*Lg=_oSQ-30_5Kn()
z+){haE`E3_O_%smtZ{{8Ww3NK9YNk$?pwL#J4=zsb9I<*0sn#AcUU3ND<Nl%@>c@1
zTYQcp#>`J>^W-m{6!7WU_Db;W8gHy{%axwGq#twbcH2v9<7xa>E>Mo_V@~{7!rq!(
z4a?i@-+h0-kE>v23<{okAI<U0ye<RwxgyA;+)^1iJ!~tcptCC@`^8}`F-Ijfb(T=)
zdtBmIe*nY6k21INn8OI|gG>m*;2ZB%%1zfj(hMtlHwZrGU229y$-I2df0#y^X8Y(_
z5qqv5dDW_4ZkRoZu$`DjM2261r)edzcT88&=qO%xTdOE%W;Rqcy|hbM*(_uuaUb=X
zdw*VW@J3rD(>Li=TD8zaXyw@%s>C>j(V2QR&4v{@K>*cW9@W2)5rt|!C{aQcr?hZb
zPSeRhNzd@6f!H6uq<N!ZO0^n0r-m;g$L#c-VcRKBBgKr72r>H#w4|wP4~n6xtBRRZ
z^GS++9afALs@WE|)tmfmh5YU%KYZxh+g;p>d!o87Rd)H(e1I9geWaF+wkox6v@8I0
zlYU98!s&y<@{ySV^l6O({kxKrJlibZPA+onj5fWyQ;KgBtM)oI)<tzT%372dP~`-R
z8&)4}7=YGeSjo;sB4wIe;Lo1^sC<7>Rm}G#Kk8Vpr?U@tm{x!831zk4<H$FpYAGYi
zN2YJfCbd?*r+LZdz&1KLx}WC?Tk|1adqJPkPOhf9gQ}9dU(0B#tPQV2yzKFjt#ULr
zMpHXigX0~|y0@y>Gxq|Uw^C^T_-ZzDTgxyaWJ8V;94Lk+QPXHMvW{{mB-TgN7Zqpi
zhaYyomd+*vm0?}{Tu&;dM~soRUbxZ7V8do>x0aicW#w`GZ!P`wFlt@5OdMzb=ER?H
zOqVRypEH_5FqIfsE;WcNd_q`WgDniw1n{1FJeO;$l9O~r9JV8yhmFmVCC@h3ASb=}
zQL*p0b*({76E@}nRrLb++e5lir9}DDs_jYwRZy%cs3+P(t1(LEE1m|5x~QkT59z>L
z@`_yV^8JFs2J&PCA(a%MMwR@Mec`jyYpTI(>Uy^p10q-L3WC}~SJqT%I15pUob7;^
z5to3jXCX<t)okHy)hlt!dB!@+?qtQv)xkcnCQ5bpi~(5EnSAA4BH{DeT+h634lIA(
zvFUv2Y-x00s9z9R@6~eR`#tUXJmrptZ`w2$^kVzfv~sol)_+c;hb$?QkYG5?kq#06
zF_pOH`sZA&m66*_QmN@k{lXtoj??Ms4}+IU$?mIC`e0q6rjS*XJDS_dur!&4w7G9p
z#aTlcK>sTOqbyDRw8<RrMUNo{{FX}EljE|^R#Ut=4*85PTPhccIEqTrWr7V9<4d_!
zBTIjL&aEGMx2>`tb|UJt`l>QL6#F7()pW&-Qi&zDswpWRWEp@8HQ!{6pa{!Sr-m4S
zbQP@?(?hq&z?xm5jC~;k^C5vM?cKr_93b+L(rYB&<F~|Y%`-KSmZnMWR0IRfpc(cT
zc6mcgZ9^4l1{!fQC9byB)8bBkK?AcyP2EA4qSd8BY?zL;(xeaszSf%0&LhR9-o4(@
zn9H&wX?><XP!%VA?!HQ6^;>0IhlQPg&cn{!knETFjiNomj;6-WUDN5R%HwU3r?nK3
zC2(Cr*Q-D*tGjwj5I?UD8i;!i`jqw4r}KVJZ^?EJWt2}1fq%K!vi24JB)DZWz~JPT
zhpnZ_#<$%K(2p{TR@xW5_2vsmT<0k+9IaTpPa>M0*BpP%(qb!|)$9Y`$VPdyYk%f1
zG%_%f=6VduG*_(GYcaI=wx?bg<~$~b7+O|-Nf`HU8rjk`7Ts2bUFUzBTKl7AHAYi3
zF8G-sHekM-WctcI>bPu2$7ZLtDl^8t&DvZqOF-SoNpB7pyjCgsh`O!M_oKb|PUv2H
z@1)w+N3>maP8@A+^KSN=dLtUy560A|`&?*f%{7K-I@f1CiMs)rD(saWU#A2q>)Erv
zcwtu5?%X?cQ81pW3;=FSX_=#?gd5irq~t*Dob!DiCtT4{a;JF17!{|A3@noo=Nk;o
zEYmTU4+}A)le*X8(H;eSke^9nC!<dr5*RLti@)-E>y36%4gv7DrvN7of^!}t*4sC|
zOI6d<tHQ5tQqDl8SN>>A@l`29escEL(vqqfv0qJMx_n7}U2Xj`Z^hnUYa3Vj-gU28
z3}}k46U%rc%U4IxR<t%G^?mI6_pEMf+Z`a^b@O-Kg!}H6=sFKMEqwZ|M_Mal$!C3l
z6czewQnvL=L)Lt=T82g`LBxy8S$k!e745Zs#rs`b1WfnGF;u#rOnt&SgIQR%msm_*
zNsiSz=`*(orI7EF+OVoIC!VL^o4#!yIR#qNV7k4b-Vz^+KB_2c>&2$i`iL+zUaQsI
zX3USFGK18|WdM{a`|s;xbG{uE<BC8~!rbHi&&EdIN!50?8r1atb;p@?+7einKq;W_
z^A)L|Rwa(=OyE1BZcrD_)j@G)yD6gCfLr}XzpE3@=*{T44Ty?A*_#HqX7HorDYraX
z$cFxwKwnAbNip}kp@a_hMFyq2A+xHJlcda!E3+#3e?S56U8Uu+>~lHMTNtKEZ_?MD
z;rTeb@Q%Abq*<8{5j0FSDfQy#5gv=;RuLWbUB_t`p8&o4mODo&KIFLIu`v6x0i<O4
zc8<1`0Ga~Z8u5sK4I{HXXfJN~iEv!ito<fl-*}itlz@h=%gW^&fb$wBW^b?^7;VSd
zX)x;3WJz-$%#$93Y>z^MozUsTO|V`r<;mTwBDj4Ev-y?Fo_{mcJQz7uL3_s1jvLH<
z{Q#oe{K|X!BbcK7<~K#5;B%m+3km*xB?;dfPi$`;=K6(XS-ezV2X8Eql<Jo{UNH7Y
zjyx86bX*c`AVkvz-RvR;vY`zw&@y00v`iHm!Y@>dJ6}g1`iEt=TrS*|XG`nP!T&Km
zMRF`o1dUBhU7;IU7(c4y#y$XW0HMh^Qou}W?D0>XV-ri+5<n1zkgy{QU)CiIlW?bO
z<0aP{kN4(cxFaARv|VN<+}T%5B{Ch$B1qVN@c=oh1S<hoG}<Qu*6ZIyjF+*Rwq#7>
zW`LEr_?2o-Q5q7ICuF)vRK)@Z>o`*s`Ovc+jNF`G{c9YMYCSCh<V`kF?F|#NiN(5v
zKL=&7Ws)#P_8U#audpDGD?KOS4!Lo}bL_F1T%7c330ljH(J~FbVvW~=F5h{M&b_GH
z;YcnYJzEMsJOw7FFu*3*zBoE>E+*lAOtzhPDPm&LLZP02cqhEIbfyCfJ}$xBi4M;*
z_fR*Z4bC(F>#MKD)$Mf0=Y~))YTM9>h)OZ6o7cb``1pWZ4?K-epJgrqHyUR)vej=Z
z=xdO(>2#MFwMm%)o_-n+#;r7%isVX*soLw)a@j6xyPREpIC22G@pQHl8m&fGo&5`L
zxtuj5G#Z^{{vXpRXi386>}2laRXul{wLO`VEmYdv$67tY0f&Dx|J1ZK1iYl{r{??|
z7EJ$d(^6zw|MzV0zmJHzqoBw5*1pHfE|907!0j)<R4LZ}IBJkf2FoBL*W0_~D|YmC
zgcPvzYt_aHHnlfQtyby@_JHA^MFw8)kU_(Mf52~d2vr&;M`2S}NvRL%`m<XMY=Vd<
zVN+YO@~<+N<rr$hGjCujxOL6pOl(mE_&$gCUUETz9djDn?DSFyNTsh*$>r+f)ir$~
zT*KaEs8Z4Ko3HD(RUZN0pAm|c2mcL;-HBI-VX@+((JD9CC3yd-4{+Cb{hgpm)ndY=
z$oy#CIl-vN>`C2@6_3a%%rt+tvqaP49&ekyvm{fwI@lo4awk)n`48yfd|EXaB8b3r
z9!8<n4Ki3my^Ol1tzSU>fr_8?NPb0oJpQ75Ih4RJF@KVvSEuAKD%8gHd@^@Zr&l-r
ze=~p8v~WG&ETwm}8)fRd#h1nZO=br*{)06d-e+UUpVb!<-ZRvnoi-4PwG7xZuczO=
zPBlWVvXiW91{!9;vxHndj*kz=XG5n*h0w(!B>qETQl!8MjO0aW?aC@v?(E3247nYO
z_-<UoFgaGW|LnLrI}Nd%Cu*qcxEi|~YHQM38#VO2zl*o*MqFm_<0nZT^JD?9ep7ts
zpd=x&%37B-J@+y1Ndmzft_O~G296cJ^M<!d%gk%Tz3Xdda)%u3OnnOOjRj?A=S}>6
z<a)@#kV{9vvIQp(O^V<#5l`y)`2KY()TX;;`m&C-gJoe$X42mOo9Sq-V}H>^0RTmY
zW2;i_fuNIq+$;k=iM>l~4lwZg5V6>&HR1~#<k$@9*BYssH5x#jOh3^WG<2)gqVm?T
ztU5Z;pz+qI)yn(}oLwyIwEF)*{NA&JhDra(x!sjkfspxtcQ8z(sHRN--nXXa088BS
z%<avbM+H40k{H{eFVp>E;Q8`R5WLQg4aXre3A3QCIc<!M4+Hv~b3xba4;+F&Q@}fu
z<#p{=p_H=*jaKGPDdpe9?LS$cB~-O7H<kK=ETwkl2-1^b{x4f@lZgNWEG8XT>2_ut
zfL2I6z+eWv!vG8tA79$_Q@bW?6f4=JHcj%+cDgyTx+Y2~arel37=BKIXR_e-W8~w@
zOKbGd?$Peff17ShIs~_n?z$$fJZBcRyOkJ#Bq5gV?;$w*DhvJWg2VaM@8+*MB!z(2
zhS#bIPw<EqS<e0%<n^$S%f8#>-;f0uvH{F%I`6xw96JhbyQ%D5!?eUFFeo@v#s5wC
z{*x8T91jD}#D7i4|2Mfw*JrCG&7(Rt|M7~Zl{&z$XC@p4E;8v@MxKO)dPsB+_*%V2
zTb_iC?C<Z2c0?to*v|AeM}dYzEE_ls3%&4}Smu9)i%f%gI(9>^5<`+Z34?G=S6^Nm
zsTXA?KH=WFCHyK?gYdb%m+GO|R)pE4x%DDnE5Ko4E4%)+=<kR4<S5KErEWa2sh?3S
zX<-*9CrXzERNHd8?21_D1Y(q{|7SA^)Sn#0rfK=~56S#b_Hx=8#`3QvGNU7}PRsQ!
zV$5)Ik%8Y^!m{e%FEFr93o!ZjstJ|@Lz(|o?(fFnUFJJSs}hzc@rO&9yTDIXP-K;x
z_*GCjpiAX@Z!qg$6dMNUJN_`TkLYYpqm{KYMEN&y|4-KEt$HnM0kx3ot={rZtc6qb
z<r~XM*nGPQAn8?EcS|Y4Lj^N^D{N^Uki38zK0ZEgw7?@ZJa1&`NTlWe_=GtA@bXbt
z-_Q7c`J()-yR+ri@-}6&!`;{PB*mIU1F#P9Y!}a<vF7pnjVSA~6H2$;sN_+3*9Ugu
z<~ixA{Gt=;`th+<^;F{_1L{byMrPLq<rjD<9p}pdxfLFDT=9Vg-3kR6fMWrF&3InK
z$YkMt*0Hv&Qcb@x@Q=l2+`7Oq2v}X@@iD#)vhrKYeIl%?c6WAxe_zu7xPE_M=gf|+
zvO8IzJ3dnv2^F^t&=r51bo}9fUALX2&`aqB5n|%zSOw4ro02v@K5pbiLUzTcJwj8v
zPx?s2xJNFy?NV(8liuZOBn-wUR#sj@EP*J=k3f;iy&anb{pf#);(xMA%eFII+Ogng
z2qV)`cwvLvTimSKF+kE>{>0VoytWIZf|1|mUr!Mv<x+o8CnFqIEglFetz{fmKaMY;
zP9oGhK>4w^+jFG<)NA^~aVPfIGF#HoTBqf4cQj_Wx>zRQ?PghZb~2m!zrj~7ZwVg1
z|1p82u5riEbGZhSWGV&!A}2dTihq~>%~pZLk{GT$?Rsf8KmV0+32t96SUCx*zkSN?
z|ENIv*SBWMk<BsyUiF>g8RGvY;Je{JSffb7YFu3*2c(}HM?9oF7g47nIQ_^6s~3z8
zzYXWILC8JcqlQ<$ZqBnZm9l>m@VfaQtd9co2}}O&J#iliJM-h^Gs?dn#+HmEhtCBD
z_B(=$);)gLVd1lYpWYeIwf@^>cXocRX4Y_Uk%7;f%Cc(bBq^gKzD~>ePIm17fTy?b
zAAVD`l$kr2xwtx;8`~p*OO7Ts2s~u0WPjy++<a_Y{|0&g0R;sSSkyhgnUk?78(V^H
zGn9>;%^h6H*ud4Q2rR1RE{<-_rsghWU^z1IAB(cHqp6y?E14dPvbZD}i@G_$m5fEk
z9^6*!pIp@7Z%Ii<a6jyS^+P5kgutR;Zf0#P>IfjyV+CWpoa|&=eB1^IEMj0W@EKjm
zxc_xZu;@R-<^%J84O>u<j78qu!P3==jP0+cs$?vZ)^@Ju&fwh6*wtLz+|<#`{I7HT
z^RWR-Cq8;r6;1XVZGIqMI~9Ob-kE14X45n^Ei0d576Nq1vEnpeThO3c(HFnhgYKWb
zNnSq3CvH)YG3XhuPT`5tDp(RnTZWko7h8RPSNlzlEN{E#Pw($;uUA+7?*V=<PmYGQ
z-jDYzE4Eiu{oP$h=SJ_NxGlTshRcyG5E~7h;?kWR$tf(K3p9<khe^A<A1@@Va@+ae
zRc*pIL2Y}gzK^xNM_2S{h`sX*h>6Klwr3Jgv7NZ^XfF)qqG;?Na6R+SWv;hzGo|4w
z+r2ab$@QtlY^#%u;ZjQC<UD7&*n)=vJT_VqaKEWKm7L$7LH99u?>|4YzdyvkZ><9l
z+}ev27aAsZ7u!zC91VT1hJ}I8&wfwG@3)SAUUZ$q#7o0G?=KjJosXutnck0k!iI0%
z@4H~^>FSop=;i+0J|ecWL9tE!T<*MgOu?%1;@*t66{`rY8A+@at_?{D<$GjZ1>Nr3
zdA~^Uu%)tW2gOjJ{7_Bkya%>A99#cd)No+nGYqz<P0*(LDwYV`;yzvTi7GCrA7aoN
zQx?vErtzF0SsJ?dosa9=WM*7MAd(mlS1>e<_M|{Tg0tuBDz*01k8{d1ETA3uP5uhY
z*%&ZT3w=#5te{;IDx3oxU_qYH1P+~iHQjC<K2%#mnHWQhCd9g3h`zO>t>`xlq>w@Y
zV)D3LTS#rJf1=hZ<=Gm)bQ!c*4r2l(Z!guPPm?0Oa*vqlr?qvNRq-~EiF}2}4`Ae2
z(#8=H6<rL*#8qvxazECk(?;TKIJ74ZI%h^4b0pa+OW?=RW0Chc@|Fh$B>~E0h5Z7g
zL-U}iTRO1Dh4MB=QXps3O=it6_uQ3kf}aJWkmU9_j8pu%^67L9YFe_0FrxZ!I8IMz
zPbZ&UcU#v|9=r7yh*RP<wA{ZiYK%J*qh-{tL$T^f?6pCOE>U-&z~wweLCg?GiLw*=
zmySYf$;Fd0g*bn(n8ucMcc4ipKb>X%K!=bY$IPZOd!xZ*P01q<p*hXfl)xw9TB9@@
z?;_<(#^<raYjdwSgeIQy$wN^V9h`;zD-+FDL?Hi?;%Ujl;@;onvB%NTe()r`u{fOX
zc)DA{4n5e(gOiwotCk|lG&CGp)2KzdFdW%K!SIN0xTe8p;C^Lt<box>y8}|cw!Iq~
z#7twPQSxJ<QQBtoh(3sL!AU@Mab@=h^-1SG&SxaX(q#5&mlCco_P5cW!0HQPWHtjn
z$va<~oV;%Ij!vx)qhs>@sKXJ%#Z}*(0Bs!GMi6Z2ofj0<0JHz3yI-0#X;+oVt}@y?
zUviqY00>}P%v#USwhT`5VFlaqOtYUGVvF4z9sz6~9Y*F8!;upq`bi1>{vP+2l|vg4
zxJoyPM5L2y&Oq_~W~5^(KIOc&9W(p5!|&FN<pwH-D4A9qV%k6PBO7Aq>MWd3R}xl4
zVMLg*aGamso}!r7W-HszHf5CZ!ip`LcPGDJN}?*+@py6CbnB5syW&GM^T35jggV4a
zCzYE2$uDbwlAPum`Zmv<*OR+kn)zW4Q`A`FQ(o&~ovx;|P3p&yBF7b!J<drg)Kbkr
z|B@EYK$;!R3P%Hz7sM)sB=YafvpVJG3=(l3>iv~r#tU`&E<_f04k0g#uL$^mW)<`2
zRrUd=NFX7Df|0nxx2H3NW`5mxLjJBQP}k0$(;|Apwa-Q+q*9!S)*a{GaGUwXEDXN<
z=;5_g)2<w(X{F3I;gG%tV-?)T-U_${BA?2pvY#!ypJ@Y{k1UBqs`dR_a4?4|BYmdQ
zY))YPxa4njdT3Sy>ldc-dYCMvPcmnZ{IO!03R+DV^=w0>padwncLKfzy1*LHdO9`8
z$Td0mba~H<Rq-1hK4lvnc%9S>`GIP??`RWI0;=6q9Q$2iU<=0eR`)gIHnm*EimE>p
zNrV}HPE5_YC2tZxZqqsZh^TwDKn`iW5FRxfwoPCq-vq6$SlM>NM`3qbMsjRIg4YdX
z#~IEudnb~cQ?2@Bcraw7e;|vcG3+CwW~ue5w@s)d2d^)&8X{SrzxTAKsOjs12vrHn
zVNe&nOv9f0<Sja(p^ut$N6J)nqG<EInXi58RkGOmJJ~4(ju1i79{-}4Z9sADVZ9kw
z!sa>q4`cYxvBvmmebpnF7By^yQh*~$?#y3#d(|kktJafh3$#$tmere<^+nXx0jev{
zN?!-wIQFYHH9|(F=Qqs8#5lc?zrfjC5%{amu7EzIx8j9ZFjLE7&i~>R;F3dzaGb`0
z0K{y$+k8>58QapGO9WNq;LCmBHD-ex)sl}dDpTMsRXG>bG3F6=sq9vaFF`0IcR{%e
zmzRUuctw%UJ)`YV@=O-J9H8X-Fj>YY`yu+7(SZXip#VODp)f7<r$hoek3IyBErL1Q
z`<V;o-3muBHP(+2dAK-FtM9**76`vei|<j*xTYm5i?cK2eg~-LIc6oGi4{>6&~aeQ
z(PLsX$`xe?CEX)Y&raRahs~5RHxknSwrwJ8B=mhRKKFfcCeKmVGqSngRXC9EH)g?~
za<dK3ttU5IAQRfrp&r|v3a+m?q?~_K%JLTq>WslJN<nfGX-zv4#QtK;Mj2LVr(k-k
zagK1zv8nx}ZPj|!IpeD!!h@FfV6~90QlmK~-9W1eA0Gyzn4lWKzMLvplRj*xa>$Wy
zR9?i%o=@02`h+hx8(Klsu*(LLB@B-VW#o^jTR{G`-YoS!9?hgsX!^@!q7)w03<&f~
z&j)j#@^Nx2`Ri5ZgV%E&zfnZsh^qpr5k-*1&;>P`gK5~vi2ubT-RMHa#ZbKlszyqY
zF;1GBG!aK-U*sQq9|Hqg5n}~u`JZE~!QSaL&Eu);F2fDB12(zcLk4^4XHV2E&Z8>=
zLF4>zcXw`Ae2PMCRW-MQDgTSHw}6UcTepQFI0OssZb5=O1b270#@*e56KLGs-Q5Y+
z5Zqk?1P|^3lE0Jev(J9#p8Nhc#$?o*^ON<J*PvI`QubYRZG={74=p_I$FA(~By`3b
z8mbygQS!~@Ch>&Rxzi^T#eSawac)JDO-}*J$fI|@zSkWw{IPw|`?EB))-d4md*f1S
z>QA20-sb_subTH6Keyk#!&QK@vXl+NH{AG=Ot#@%t7S%_>W8IbPG78+CLNU22aw1?
zA}b*0xbhY>D#s7!%9AEDEs|wv9cC7<^iG=xXnwSEZ<q5h5z&d`pZ~6bX96<0UG<ft
zh)oyyi2%B)6zxyTS3OMrZWZl&C`QogBa~;QKy5lXi$7MHZ$NhwHeu&$b~r0b66Z9;
z6Gg&@nvsAmD%BJ*Yw?KQs4VsrQXe#|SI?{f!~jJ?!U$7iVI!JgD2!R1`vetnF8zdZ
z5K~fhxEeWQT=h%lv~(#=sqt_-*+;poGcI3M3TfozS}PiiPGUDzRtcJV8E!)$CX=~|
z!0JS>G*DIO9>q)DU*&*q*Ob{H3M@(5l_&MaM3?hCG4NRC`M}&-YAxmQz-}?^*K8jt
ztxYpHr4gQ@X_-Z4Wtv<GGAY(EEgmQ{IU=^s3S)qE4WD>v%1JgZx*|_1pD7|PR69OJ
z)e#DziGCx7nN-(=CVIqg2jED;zMCv%{dlL<@~N7YTq1bECW>ia{}F+_I=Uxi!YG9a
zqIazV*T}Y9S(G!(`0}<cCLbkLsv`oz1Rq}7H4Q#0M|H3NEr-&eQ(d#x1T8tXEn(&x
zP8SI?%;ImW)o;i(g4vGowFiu0CExgbY*v)@j~RmLQz5gSp}|?V@0*PXOUk}`6SEIM
zU#Ko(?H?xOztq6n9yGdLy;^Q;mbZYOk;%N)`;vf#S8RQ-R}{)j==d=uMJBhe-+)5+
z23m$WUFhjK%f0w3EB}YP@}YB#L*WDL#WKdHic=lw?5&DDU6WQk<KPfM+wK%kgpDnG
zogF_%2HoKlAgRd;d{j6xI`*1Gauih|?AsAjVcnK9$H5H_@(4NK4WtPl{S8%nxV^<>
zcKbM;=dfaH3^I2TUmUVoWwfF~F)hF}$jC3Mo%D73RYZlHW2M2Zyj~?j?Oo_6+!`59
z_!(<O<{?%0x=LXp<+~2ie&eamG56(T{0`<|jn_dDCTQ67u;?1up~<pKN>Ci8Ectv$
znkD76g>f$_{mZ*?>+H=9pY+}B7%c!<AOfS)nr{%jwp?thB6e$@77=ygT4uIsEAV4q
zMUuz3OYWL~C?Z?CW$XMbU9eNHs*<olyFGN^m|Df!<MoK7rJwb-cs<J6yv?iM5d<+C
z5JKs<UUA<^th84^U#;FM&ourDFvDs<>me09VQd0_!VS38vKZ}$)?oTBhCClP6td%c
zNyiytnh(NZY&CmR7}~RsG)B7_{BBLmW41k%!}^5U<pexr=ZUf<Wp?(o$uY&g6vpc<
zAayap7|BJ&%!xUq8VOL|BQ#nu(P%$})uP}OLr5!?Gpxg|p<v}AuMsD@)YVVk;Rdfv
zC`UL%p`z~mDI>Yc{ZS#^$MBxRf~&E|HijS-y{2pGspF=|1<7Wf6F}M#{t{hqM0`g_
zwPBrW#E6^D_MSr7+Q>r+nh4e?5I#9h4GK`1xiL_ImC2LZ%@+w7$`;H`up#JX$1&xA
zHyc7Gno%ZmU2k%9zQBG91Zon#`+=#R^nrNV9~OThTDh;C@>=}oxC?le8S(J>J=Ses
zW#eySTXF<9Fi&NX2S{NTzI|H!hRnt}@7kP?o)>s?7~5W~Tk^P9mYI3$xD_M<eRfRs
zwGF!i9`8Fb_?U`tf7(iHSH34;e!BJec`hT-*I6&EAim-=RJ|6$k4Y)HKCzV=U6+~;
zG0FV8D1%GL&>JS%2{*9)0Fki7p>AijG#AgC3PREWA#@-^ED4aN#@L#S-@+kS5^r!o
zdJ7R4)8Q`U>IN6W=*|bB|AA6S9%3OOv>#HFyrMmQ!9H+?8919N%r^s*cgU_@88k<v
zMpVWi1lNSiY5)BTlCDNxaK9xXToWAWSKzL?i0TJ>Gg|}{3j)mY@Zc4-*yCAsk;|@Q
z7OJE)lq5lsa~?-O78O69)cbAJpO+hohW^;^V2X`P94U|HHGi=2P)JjQXDL5CXTKLN
zD^g7zUcM(4VA1$wSK`U+G#O~W%K|4Ml>i{`PuS2^zt$?yY8&lsuV)cBBqR&#SC@!M
zt3sJ;c$J?&rDaQ$)=<Py?k;W9p*5RxNGXVS0tGj(P8?5aEyf&uZ90_f#VghtI4VW2
z8TX=rXEhheQP69D#uTS4t89~8T*Nwit0rL~?PujR*5@YW3TF`3v6uc)amazE4JFce
zYVD1fcV=CYLu7+B$6^gxWhi2$$m(H@!y;dWc6$4(ZoU>mJ;<%_(G<U8)_xk-;vRL8
zu#bJpZuKiW9b!}E(T?@U4OAfx;A`C5g{kKY{B(-(HGy*$R<Ei_6*R+J2K_v@-YQE0
zq=6xB=R>l+`VviViMZ-{L{pEkRFL2iUQ-RlNS^aN8BJQc|54)oYJUTN_E>sf?@MWJ
z&tPs5eT~9lMX?DFw9;6zppS^HZaPexa#*1N(U(k=yVsItZC?o>T<6_9ndEC1;7Cv4
zNg<c}s4$&JBB?vSsnLhKmg(a&>(+?y4<I2ZFiydeE>xFShL}_Hv?+_Qxa3I*Xf@9l
zE~mqIdI>LN!Lax8fn2#~50zsWFpO-Z4Qr!4<AUpl-BLcFsZ}|WHkUv^(TR@pskFNK
z;myfoZQ0IB2B_Igp+qRZ6M*|P3>;P$@%*;l3>-GbLH$$%Q>h}~KuI)288}-NTF_xL
zqej$Wt*+m*+6-y3tW0eqr?x2H%%u2nNgle*W+Q3Trs}>nbHtB+uZ8FF*kPEF_mRT_
zpw#m?kSl1g2HX?5=U>{s4U7o|e_D<_CQ)g(C9|B`!R20vceDv_P|Xaabgsp5c+*4=
z{w9F+wS5@xNgCsT%t;47>njc*6|?!aKJS>VtGzLBHHd%-zu9O$g$w?SCW4}*W(||N
zx_&51Wde}<z+XT4`5^6}8*b!0>%wACnUqcVEIhcPSfw!6<1KvgDu>>ZdZztU25;h2
zG@I%SAUv~%D9>DdPKN%VoBE>pIHLoO&*Th?n;Y3LhBzTi`93HbD}SW2b&zNamV(bi
zNxr*hk}4IKfOJ&WjV|8mtrCGjl&Z4I22a_E0=9iXHO&%7XydrVuRB=v1XT3=v9@lm
z+uPU3y1qd9H+H)PNcQjQXWBxqv&8i?d3IfU6EBwnaH+wk;9cqYkB6z=pLd;0?T|+v
zKM&Rd+D)iHtQBTlsQjb$WI+rBfy|b6o3Vp|@j@W^_clY+aUV2hmGncy0@wRblwmK;
z$#88dHLg2OMLynOrRaiR>3e8b7F%^8_xnTy{y3Svc9=wSeCIHF2R4VD`Eyj5Ws76J
zuxGGJ?hstDxHmpJj+jvc_pBQ*U!%1Htv|t{svU~ds-IH0Mh8;k1ap!br=ooFJPD#X
z^B8!-KfdD>{eDX~m9=Eli9UWGVhlbJQ0!U=@uvMlfpz~~MaF(iXxR)VYGVZfRmcg3
zh0Yq&w>-5#2pKX2N<@U+MYh@|U{sxm$Q^U@1g3E)yVM-#-9B~24|xa~K|S+JUZmR{
z?dw%Wjm!*D88p3!%naxyf&_LHrjaB$go3xIeKdG=E+4QrSb{{;_L4urlUD$3xQhwM
z7TbVm1ywc<s#(@~q5BOWZJ!u+qci83+oZm&MeGn-5V|Y^975Ey`OvXTvz&2L3p9lq
zIyn^3dJ&2-#*2n7nKCee`Gd+(;%QT-6mlRpJmv=ZdNCz1W+qtUqcG1zH~VaF{dlHu
z3oF1O-g@h~ifP8byt!UV?ft%2WTJ{6xDHGF)J0SAR0wjR_2?ok8UGv}jFbcddg2K{
zl-Gc=dL;gYo3fI(s4K3Jt603rwTsRhadLQr-2A$>;Pi{Q>s1*cH}Hcy3H_+$wcMGV
z9dV^Z^|Q@sH>BPM+=?EBhFzc&hDK(E5(jj$tZ}3>y4eDTR{IS!ry|72hqK5YhV?L)
zJF8r-#;B*Rbe#?J!{o==ZXvW{E)2<48L@UNwQ30SPE1&_)=c=I5u+0CTcfkFX~5z*
zLX39eDE!p*bSxujwtGQzhD>CpjW~n=$dQJie3f=#UtO7i3c4PFRK_W6XA#ukGy$vu
zLX66xNtJx4UvqQ$+6F(BY4))EsDaK&3~M#d5mTdHEnPh2xF*NUl~6v_JSP{~UW8V1
zKWxGTh)lm-CXI+j?oX%}P7?RgSg6vQXNS?MUZN<xqY6tn|BiWE8MkZjS&GDA7y15^
zm5^m?C3?L&yca>Bm^dUh7P_9>refbE8f65oNdFsAsgR*>${YBsI;9gv)k-a)aF9(I
z7;^RMqo9FRz7j|mpLFxL$wx5}ob#Am`dV8B2q9z{LTc(X#zV6-jmB4zj9VRLdq;04
zcmlrrv@JxFw%yuEXkt#;ty>qSXO%Y1AFOT_d4dF#Dku=h^)RsUpo-qUtTyBlhXhp-
z*;N>p*OT)HMTB9bz{k=yHfbzeMarx8SJpg%*3`Dhj5CjqF4A6AF`AR(u9{GfPLtWo
z-%{d+F)Kz7A@(J;hwAaL^i8M+4)uW+czHmDfsodi)AkJN@Q@6<D4+K%71NCw)L)i0
ziv?AkGLg3{(q$uyCLfNnL=Qnw(EQs)DZ{=eFOTN|k7u3lUvBnj2pJwf-^x9#`?A)$
z=E-@6n`-UafRu0UWwbD2LZr+$MT>)9<S@gLS!GI)EwYYRkIZuoGAno_vte_MZ#1*3
z?rM-w2dL<McUk7Il%2TA>AixZDV^8qBnVwf*GaqkHGD|6rM!y!I6~Se8KfN(pEof>
zE(9G1C6Z0xU82wlCUi3|q2G&&c#2dfzxYs(a-b|IuqL*}&c1rxQ)V#y5FJ*98#4<P
z-5M>x-6oq()(>Os6qUx>nqi}fW}9!cmp*{m@gUzZz!59>SvN@g5&<R7W#5`;WHt`V
zVa7KG7r5{2C#wrDsw1nGPEn&RT;~=YdgLIkO*(#1q3gn<V1TaA^Ol;!FOB7@<;Lgu
zOJ)$WCYrT&0%_0XU`hh=9Q8=v#>D>Yt6tNtgu@J!WHeqc;^<CwSi6sXGaQVOM;*)L
zj(G883ua>xUlps+o66a+_YTSi9H(C!K3FLm@y!%Vu!<%<<AJVXQ5^70q6W;C-%jws
zj!m%I2ESf}6C5md4I-1tP_Z7}141#%FyUG$gWoO-Na7s1ap9_p$F=T2#Vt5FKMC(n
z#sw@>X<j#MlJf-B?eAQ^E0)LYRl*-`Qb)RgNNGU5E|Xop0QpDCd$5e=TMs<MSfh(-
zy^0=EF&Sl$uF)r*7wOYcMv+e^Go@&AH>2A3->?H2M<j3#fC!&K^{5=~AdTB<0T;ge
z#eH6f)|I0c9aqIE?ja5G&Yk41TbM<YV=3P~bUBkHp~BwJTMBhpmkbp;XD|tC1@VN}
z**Gc`f78iX(q}kcTR^s`jJiQUU8g%0<~=4js^i>KS|XfW9gN#%8A6WoPCIPy7~-IZ
zzXW=-?x5}-Gfy)T&o$a_IRfwElXNeiEXNpY9#QQ)?ESA{F9}|FnI?FLFtvZ^(T@?V
z75CKd$^7tBM@ugK9)|vUV&Y@4<p}RsX&W87hK<&b*Tz6&1}hfj6zrOg1+EqaN8U`;
z!cZnrO9qz>Ylhtwb`G{}9)1C~?t29<gSxy{_n#V%PfIjYBjQgyt*uWuTK8P{-MXtp
zb>9v1v#;kPf7VXV;+=+BG`WJO`dhQY3OcmW|DJ2c&p;-rgB{2O-D8pGf1W2DytnQL
z$3>hNapjhZ=Li@FzKpoQy_=PKzK!pB<p*<n`*PzVmEpW>SzMjd^n!ikKyt=Ll<}y%
z!l6tUG!EDDRxzMz>G1V~zxad_8}VEC$%>;oz5Mky4JPj5@>Kjqo59Qh6GWE;OextD
z6%Z45?_D*$l>RW8j#l^X!3F})BH|p?Q5-uqz1MmJbLk=qo!dqr*5W)>Ts`GAfkwZL
zWT^9f>;XHS+i-(HW&EAE^;X|P^nNJwmJBIVn22eW{KN6<s?0%WA;CkXaG@*TLGkPO
zdf*Vv*JN5G3ux(UPA(uvO`igR*><#b?5s#G4bg{?bxy*a#6y%#-I&VWh<nTL?7X}^
z4d2<FNp|-F{cen(Knk;6q=P)t;bgnVi$qa87Ng@lOA~rxbEV_KL2(Re9>*T>R@t-Y
z<(f$-t+8aY14!ZRrWFhbHR(42spr?P#SmSReHVnD&oZ~bZ*qtgv2TSbQwNb%@qd0@
zEEu#TjE<>nC{kU>WJ|7MbzKHbi%>I8e^0FQdi%qmmMwW2YbJb6CRXs;@TiL;N4T^}
zXa<o$m7tLwdS_4SC@9Vpe{}YRCy~y$oJB0vgwCma&ULRJO7%hl!bu)8aiA4am=4~6
zIZ1-rg}|JuVCO23ZeE6%^_A7*ryb$Jr1splyLBV~M9LMZnCkY9TBJM%Pg2&@g{POy
zFzVflX|akjH$58+yy<By_*+@W^PQmE+fz^A$U7Ri-t{X&eD0UfUa#kl+qLc=qxS~x
zJ<sV*)q`z^zU`W)2FENik8pK!G2J?Ea*kwyOYb`>=4HdKYG)ltI1+akpjvYp(}GQU
zKC-+MpcwJRq6l+yuTRiMgHP{6RTZLm*tCO8ecLX7T+~AJW*Bx<&q_!d4_~DoHOmXJ
zZZ__t{^#o-`okr%p#yGg8($+(3D;kdQIKhwN`<iE5mfN8!p-x3K!Xbs)%(bW(K&r^
zT0@@QBzwE7#?9Dwk1J%1Jkpkw*0VT`Y@;=|^c@)osc-Ay^elP&zQtOv<RZZcFH?!e
zt<A&8#4Gnb3;}$nvuqA$Rrmo%45NRIG0`giVzxBlVm?)um~xn#CFD6#u`weWN7V*C
zB?5k`4x(aQEEFr2ASCj8I#E&fCJskl=x`@XfTi7*%LPKr{KUX2&rWa{hp49(8#eO$
zd^ypi<Ct;CW(Cs04`0wyt+hHis>FF`PF09br8A+o%pivBw1(}pO6?9o;08f&_ii2W
zjmZL3<Jy?IrptGm7mYggTad$Tw+;*&|NIhZuytjn-7Xo-bH|va+&6anX`^qqZXQN(
zr!lgt){izC^eqjMobQ*clifV(g4G<v#(q}qefJ6rCwg;WO_FNg)yZL)>t=r@A@35a
zs72wSzk8DR3V4<doQaE<r6te^<x$X&LqA`<b&anUqr2v0!?B>&7X>MMF4wW@G8XW+
zI6PM0vF?@VY86e4zzBz^_LFNTq0Lyk%Cfd@qc6rO-pt9+@oty-X%%@rF{mEL1xFoz
z`JzVpVI3c&)6GUksqRf0VFPEcXlTI5Xaes<rbSmZ1{LaD;D4}+Aks~tMJMq!h!zP)
z&BwZ~Ikq<*s*jW@^ev$`i+4d4lA3Z!A&r!#*jW|c_+vTv10ocy_bDFp!}GeEWVv__
zAQiL>Iy~72T%Hd3vuN=+i)xdsOvt#)2f5DVmhUcM1D!vgmfl}Jw&ofMl*HV8JP56F
z;15D*c+TM*j%E^%3o5pJ?J?5jpbhd``an2SNVbaSvFB&>LN3E95_&iNS=$8B!oT(L
z*^Ztp@os7}`no#3$W@@l$(w{zD$6IALxc7<kMLE`_fWT3u5Kq+`-X=yZY8v@dUcDq
zGp>+kWNy1IT@`-N=)~}{50s<iNEP~Do5wsqcgy!Q7_u4~=J~(V;!4gtk9z~e*$Hef
zBF2%9cA4@Du0pS_*Vv#;zbvC{=9-8)1O?k&KdL_)m|=&oC-i7r_zrqwPW2d{FKXX^
zk}3O1?ADYT<Z0;xP0|k<qJ>%G_EJT&hx*h+%Sz2#+@7fl3YpdbygJSbm`{U9=$U4U
zGCbbx;lJ)A7NQ>2TUwSEcpy=f8%FNe8PTdLj~f<1?-;JLKT|C$3q}kgghyF{%a`pS
zbHku)>DX54Mbh66Jl<yss!nvU29FT;!t9_7kHEpWOQz95Itzy2Tk4CcP`vHZG-;_(
zhpj=psQgOb!xpb~8HE4!<i|6!v6(znX8uvYy3FR*AiF5OTQwS}`;GlNWF!2fRDrMh
zlloY8@<RH4ig&-nn4MvtzkZnohF1r*^M?4Y$rRKRo`K}8@qWH)cUri8YzIL%D4j`)
zEvS{LiVA!Ws&6>P*d(bX^~5_v+|bOuL<x{#bsLd;ri`g^m+Gq=6fLyTMi=>j)>lB8
zs8m9kI8QX@-KemN)9%Noc~Y~O>_EvRk?IY;?O3x>#hYhwRuQOT7+j6TC2Okt2A1Ny
ze)dLJpk=doosSl4q)aOTZt8V9wy2olvo@6I;18CDc)m?D2#d&KCDMxI(f8?JEe^%g
z9eIJ8f8S4c@`^eNx^lwqCh@A~y&l&+bk$%=Se*g6LYgnqM4+#1H*|cC4tKkkt-wsu
zqG~s$X;KRve2c+lG$Eo{!mEWBhQxS3gW7UERy@O(V=lv=XPSmTcZ@q(8bW1TR1Z2O
zZu2{dKbqiub@HXO=GmLqh&AOOp+Y0Zi5}7!PSR$(W(8Gs>Msv-8^fQVwrY_g)J{nN
zcf7Sq+Zd}<UtRhS7(abd(>_7bK3YUCik)$4uyT?HG%0S<Xx@IY{_-K#h5?;eRI6lH
z?K6HW<($*d$cZ`E$M|jTg}Sv2r@n!VT-+#6jL}MmqO;p-UA;PvD!yW4c^zV8x<-Cn
z#Z^(XGgXkvEf5e{xzK3HS3K%#q!_Ex*(6DKY*Q0Umf_7ODRS+kjWr}+D2RT{7eIm)
z(r)Fm#Uz7%yr~cdPi(^~+Tc)d<OkVcj-FGiYd>~&>AR6CRcXHn2)pn!XUIWKW1U*k
zVzYVO3Vamg_V#GqaIo+68MM34TstFiUVGVZ>74jOoPLpkUnn~_{86xW#??y135KNK
z&nuh__ulr?KjKCJaqEVm%NpRpv~`2vUm&sX<oaKrY0t+qr0+M%y7_u$Qh@iYC;9dZ
zXU9+u5%R^nwV>$c#(S+7YS~xTt<GWxIhABjb$lWCL0yrB>E#Pul%%5|<+}z-QU<3s
z;C$PiCoc%UfzU8iJZrSzOZ!>bPvdoEhyQ_qw!%&BTrN@&(JdI^e8<4wK=qg>_!qVu
zCA*z|;RX3$(%-f}4U)66_v^|51HW@{{iBcnl>U>0>-kIi)A>KU{W~?+Ss54s34Him
z9_;)(F`x+|AZmM|lZ)iQ{%;c7_KVEz$COM!ZuIVmd$8M|S+1_nH1Xs;X?7j{_QBbh
zX=^XMylyMRL8TYF|9oc2{x9&a&shF1@Ejllf{1`z>ocBhg)?o1%AJLW))G#Vz;Rk?
z0v=}>*00>Oyz$CI;LpQ4X(5oa$oIdoNTQ{;z&z2IJfvgW7Z%nS)G?0N3%!aStLT{d
zpnggbaZ%@})|AQ~LnX|S2>ww(a0?;keKZCk@P7c6h8sWi9(ItsZ-%??(lMye=@)jl
zp(S_!!Z3k?Bl~Z3{X_lR3~me$AjE`Y5IX$H5%!Nh{!{u-4zA~q^r!QGcKfG;U#UUA
zq39emun#>zq2Rcj_2nWCgOHO3my?FuR>9G85CJ6<gOH1c`^^6Q4vUGm&)6kscOQCq
z<8-5^U;MXE+aYxL1OiI#Faiorw$abe3XaVG0(aIIqyGht0|+P}1Qf2UFOJ-OecXM*
ze0}pWD;0q?TZ^yOd(g(i!i-wbA}BwLV@k80?(y<ZkiDkTS06GAc!^THhIKl_MBnS$
z|0J~e1@1ChjV>rcG0Y`8%v23<Gb<y1a^!Y5TjqW_3$JqMWD0sy8-4guQ^JiN6??6;
zjTXgtr~82e3HG!*FMz6xHOKSa+1H%<rq&SRlmaodKGAnN!j8n$<ybpFtR!C=<>~%6
zWOytg;k<xLC5uu1`F8uuH|2h#iR*1TS?>3Uxpp+~kzW?`UYfEOX|ZPQ(Vz=nn!0;S
z;b3pSwR(M%nPYlnR(XxSWxZ`lg8agnKY-SUNJfZu(^@`-?+u=&99Tqcu$r+oC@BgT
zB*5N}h6*hE7%p-9F;>DZs+0yl=WAi#e&M5}FZ;4DyXS~x@Py=bW-Kfiu@9DYkCw*Q
zGyP}Dr`k7Bg7~(AI?KLIbv|Z3*e?aYeQ^AKg+1^K;_Kbad`a|UXBNcAB|(mkg$<8|
z1xZ5f7Jj&#`Sf6E<oj<6*YEcF#mtwBU#7afiPR-%Aay8KG!#lx^(TTR7nky|Z>+@-
zlx0HH(vPoAU%`6gO4?mO&(qd~JMJ_F`_ByrlMD_+?e6v=lb}Y&!hwFbw|75WUVeJ;
zH1g$V79_^~ZQ=UeUcdOa{?9hyzubN&_-FJVFUNsjiNX4pu)jL_<Ky_?`L_w&A((>u
z<o=Dnd;U|?)1#+npYleH^xHKKX|qnma@!?JqTcQ$4(ZkF@wJ$V=aHC+uG8glRPY~|
z{%Zb1{jJRK_b{FP+e$pKd$RM#6UW1L-)`9a2R|R@^$<}eSwO`>`b5lxt-GyxBY=&B
zkF#;5{vSdnQRd3G<#F?2b55|S6|TDBJ*tjXPs&#Mi`TS_=*2790OF?6AN-cZ+<+0U
z>9<eUdC5D`Hou%kx^iZ7!2wHf)or~oZKih?dI?XM-Fx2_luNYd@QUXXNF!v@53(iC
z@b=@61!8^e;u@!Bh8L5xRZX|vicCT&ca%mnTnIJG#;PKzCy=x+$2wYdP$E=3eU^TC
z9{6TEVQyi=$*0@6vXU_|xoGR&V&2%uLGnu&_C|81zWrs0&8}Yg<0<&Zp7}@M`kOt1
z{*L|2_V2Xd=*Q)i42M4%dg>cF{_XM?`$zZ|*cDueFW{eL{e%6L?ccTjm2CL$0^ZwL
z*sQ$*-NpwxffuLwzZY&uxUGyv>%<7StrK=0;HL&o$&J%iD!teLlY`xuV58TtneB6F
zz|D@++e9eP1ax#J0xlN@v%Tb}w)8+JHppG`SN~9{jn?HpwQaPK<flKOXSDzSE>@l1
zi?H2Ou%EW<YCzgvXWC*}4*So6;^h&8xEj;*$_2_XBzf+N_`ZGzbW<yB%H?$teYi4z
zwKoAhs=fv<yQ=6q(Z{*q(y7M|Hwu}{U%`i^glK+lzlKBKVWCYDJM{5b(q5lEfd_{^
zgEcl5P+zbnsnriPCXw<k+%_ju!t%WoettT;NN2o+B{gtb?l<9^g`X%w&yc2IPyC1a
zmy7*BE&m6JVHaVu3NinG3+DO{H*oNOsbLjdmgMi6{+YSy!1D(^=Z}_Zs2bRB8`yOo
zs4(9)_8-Cf^}Hpp+lSKVoO5c+A*Xjs^yZ28i^-==J8+vnpf~*R-tE&+VE5XqyR%;^
zq|dz<xLI&uD9B@UF866OJ+PY%(#He(TQ<TnA4Z)A^*>aLS9g=p-!_21UH*{&-3$G9
zY)j_MqNwD@d*3SsW2<}ZmN-4NOOLCUq>RGzrOuHD{|-!Hg)N6*Q$pg*^QB(Yty<Ku
zfqQ}$+xwR!9hQx``$SIJr>b*F&z&a(s>>J5+GvmO{vS0#4L!LfVsUf#b7;}u+Bfc1
zsY43t&u(6lqH&$S`;Ue&@6Fw-28XSIoih=Hw`vDawqi+F?^Uma6cv>%B5q&Qdh^d)
zZ*_I!>%lpi#%3f#0DkYq!^uj|OUZEiJUY)yzgNZ2yKgDp;`-<I<Q~5(@&4{#(c5NM
zdfu8|tLUF#;qweK^z8vT#BTA2$;WOzOkF-8`|b}reB$?q;v(*aynaAl9(E96j@=6M
zdWId}<udvs62@+QdVB!RPq+?%7ebala2Wi5+a1Ay`<Dd20{ot-L#{6~1$|?{89e)U
zxtOM8zkpP2RfC5;zwdgy^C;`pZEfLE3;0qC{@SbFH*cYDw-?}9&_;x^-nB)Se(TAa
z`0-}#Wubc@Wi#dyXDjA%ZH?uJOBWH;jk{dy%F<?x*TZXL&6h_584KGUqPgD7p}4FI
zEZn>$PG<;w!Uytjp~GA3z8w#KLR4H|iXuvU)0^*-!1QPck&NM10Q?xAVlXkCPwM3<
zZpDU=rd3@Hw)Z<b13mZ<ZmcS*s2|b}!#5w=4B&;U$VhzoBxVpSP9e8qjAh6|5~Cn!
zN?+3{MWA$Zs}kYA_4W$glWUeWg!b+hC%x&9GNSS)3Z<QsWl`Z1Zu7vc^no0KQO0H}
zyTdlNAqk*>3li2tROi0g8So5_GIYq#$y+jwn3^%%y$x(i7Ku2nmFX7!ju9Qha;ibl
zgK(Keww260G5i{|3x#9g2bnh2)25hqX;tP{Y$%!wSLOi>V-O5tCocQ+A#`IbPAK+}
zStGATCuu>+Wfw=_VaIn?8Zh)&HI9E+h_SzmrGjIEZtBW2uJRF8gTxA*F1v}h06`Uv
z-6cqTl+kw@0!{Ex7;ih6ILTP>l>j8UFIvhzAhlUVe?fw^YgXbI)runB#vb50U(l8_
zfHuNhoLBeV7tXDaKPUatlKpTc<uVNxrFcbT0#9HvpY(w{+~^WRNG{!5$NC*Dn-!UG
z8q(lwcl}8d{;G^gsRHV*2<lL@h2`da>v67Bx0Km~F;1#dh0u4IED7(l@M83%KC}<h
zs%$|+&6?gQG-3%S-o$3}@BLxIs#KuIibUa+c`*qD{YxGcO`H65Vs}Es3Z1O3-!|Xh
z(TXdU(DD@f&G)c~HIo4kv}b)it?vSKrW#%07par1^xQ`A^k#P{2Bf*d8(Z0czKaoZ
zsGaqTrpFkI3}JP5WGS=La*7P~*awc*-eGe=d$)nnzCONb5{?fnq$MZH*edsqYOW`X
ztxW;Omc%&fjBv56INDZ^Op%E&nCa*EoORzky>qY0@y?No-qlV<T`YZPG<7rh`f&O}
ze0;Men(gmXhS4(2{c@*N+IzY7a(>bEfI?5fi#H6OZ^yP7i4pU_@W%^MnpHCQIZrw=
zepInfsw{o=ZEjo}n@cmT5Unvo52)ePz;!Sh6;Kk+ay^i?XFUF$+1v+{tu378WgzW>
zd4GTxlXx-zq7EfA+>MsMN_5+p2od!}$yY0U2W%pl&i81v5dXH4ibG&Hm?sdHK`c2D
zTbMGee6m}1YCLbYNGy6ATiCx_7HgyGsh8QmyNXG?RC3YA89Lld$6q6V=>&c?!ba6s
zDs!5bDHU^{@AmSnYcZSUZ3Nw3y+rzb|N2j+`j2vcBn0)70_3}7Q^~JF+uTRqnAXjm
zS~}~dKMK5(Y!v(HPN9tl6_WhwRBeCqqwx=l6yc6Oi-6QPDGcR7Ha~)6pQyHZerU8~
z4)jhW)*727*)oP+R`<&3`y@v<m;0EvqH!P<Cc8~5LVVfwDnI7@`Xrn^3Dz)tbQ<Oj
z*V*cmnga!oQFpydbPWNk;_LjHo)fgz7JDImz65W1|5JDqsnaOqAcm?{VVAwJB%2{I
z=p}u6%%UvtTV|NV?53C1b&Ccx@;nT9E*mx$9rh$5n5Y<%PLXQKly&AQ3rt&`H~9LB
zcDy299&_j^2B|jQexKc|SOl4{sXCeWG@JH5ZK|1-1q^vB{rq^F_XF#s-aGM@x7rVo
zakhHdywu~~aHImS+}zr}E4yT%oLb~wr2lTUreUS#ieb&IK6V>&O&w)T-F~^o#8#7|
zr4oNl9d(V$Z=Av%*uzCU$A1?W)L?r36$C3BCCY7@m}Do~X=Y2%BIc-PXR5oeAQJy-
zm$rSq({tmSkber%$dW51zY*M(G29h0UmTE#7KDNcfEzW2Lp+hHTE^h-tv6GmAUtZw
zR<u8g3}X<WTOYPM6+MmXYRN`0J6Q6^4l~U$gQvgd7fWKBQdi>}3ugomFW$gm*h!+>
z>J3`1Qu0s1>L@e5grrYGrB8Cu%D1gjV$mqWrB_3tr^J`QE_zU!Mx;7cR_8mi4|HoM
z)~#LtC|W7J8$x;?4&o$;&oQHzZ6=mOU5;=CV?cruK+#Z-zOo$QyBtyF3qzPF>>Jvp
zT08>+5XshYL;$UM?4&q3DG3M?fXJUgVUz&TgnF{i%W;(0P`YKLZqix|BRj16Eu>bB
zq(|D=UkiTh!7)hjGDvk83n$c*u4u*CGDrzBNO59|-PG1Z1z~P<OcJ?vbUGvsDGFDY
z=q&fp)`oo7T;z|E)W)dxl5h<=#;PVGkr7omrHGYMo-75=lEa=|XUbk@8WQdr^EM?~
zr+C}8oZGN4`KZB`-w@N);=4&>)1`I_r@`FKRbVkNyco#EV8@=qi6@&GT`V77EDs`(
z9VHlWvRKr;3@X)Y>9LwRB4`l7c`6Y!3f(ad-9e_u1Y*g65UBv6v&NwbAECFU3=8+=
zwSy^s#HW-NGJdS*l^&9!j%iSpN@m1cw9&BoTs1peFC%N7oHG7az8P3o^dhFoUDPq;
z{>^!Ykk*IQ%hieKoe7;7hU~}iQy}P00^n0v-#xRuX=&@g-ok~yMj+3ia4FQFy!a3|
z@p7~?VI5|nJ>h6)+5%T)&Ru2RX3P;>pE08~VOeF)UuCYQ;bJAhto*hn`=vXN{}UDu
z@(xwO)-skI5xL10E4~BU6*qa+2mshM5m6X_9J3e}?gAsrJ$8?o@zqDB`!za=&vsoH
ztGvCy0)bYoHWOk{wI)ABxSaM^=iZW3#_hSB#EbH?_>igQK;jZ(%CeRabSS(nH>56^
zb2UrRBX-ktzCOIS^6W#)ZX@V2r8lU?5i|N5)K)a0z_A#SWx~)42FdLVo*;U<!h-NA
zSB$%D^>K(QOBBoyIL=#oWWO^iXUU>ec#&>bl%&lB4%;DibcHr_lt}7RO!-whVyjZi
zS%n$7?=wZ&LFvaq(tI$9?ucNU+$vpKlPa@SsUz3`R!`m%+H11^_P&(j8yd4JWdsm?
z(N?_`hjOPoZK50pP^geh&j;Hl%P6WkAceSwI7&sC_Jbc%s2PI3EE^G~f2y+>3PX=k
zD4F{TMePQ|rJ`w+{fZ44F0liV+RcsQv`60cyq3mP^xZLnUQ2%8^0edfw2`ePGbcMC
zCp#_yel#+2I5ILQET}$T2Wr`w@Tk@?BqB&#3#PFSak&3&TBtfRCns1nnl%K&k>_QP
z%javZS?n{108;8HI<60NxWFqw?5AZ4?r*;sh`7)A7jyU)zmx(S%xR=z`3wD9{{}YY
zW=L;0LVyp(k2~tneR;%*Ow5d4LWuiJj+?25Fq~#~gO)I(Dl)=Fv}g`!05W(-gBh+3
zeE2WcT_2_+`#Ir*^uQy5KTR5Y7MB%w01xs3r|w>kS>-whqg1M0GFQteNy{jK?jErE
zD!lp%q~Qgqd^WD^s#l*}e%tz}pmiTVdQF{t5UZBMRnG5Vo6glTPN2IFWV{BY@BqfL
z>dhvXSuIq&&ZPEu5=X&PL#MAXr2C{$b(Rf0Hc(xI5*`N<ya1oO>P>&tnQm&aIxwWa
zXGrHt8OM{|w+GYN51U0$FWV=N6hw#eMw^+gd3++XlOaXf2-18Q3GURCr*cxO>2XbL
zWLAHCyQSg06H#uci4J33^SF+L0yv1^<#l~66&oI=Yk(=vD?5CE%MIhp?D~gEEng2U
zUkipFHta1T?5%8Ul2xlqn1U`<3zd&&dT=&fK8ih-HV;2uq82Z#e=d$KPUG1eqSzcp
zbGU-=I|lH10m#|)VP|z=XH8)h0q7PdhArIGj7KpKX>3-~7FD@?vk8+$R2%UruI9Jj
z#*bHsDlIHDrY5U$vZZBt6H{ElzH&OV=}kpo$1^!u5k3G=e`k$wx;K_5Pc(){=zh(5
z12&z|vTCTfq>D2DggPQ};jg%w5~_Ur#ZJL7Z$m!bSEm)XVeUE(mYu&B$oV-d)m%+;
z-lBZq#fG;BpO?<Lb(P0P)xEWYKw%mp>Wg8Sg*C=;`f7-G38zmK%DJwSu-2)ZT?0ee
znfXBiTQl8NrB^EPN;_L~d2zGj<a~*>z=H17{61{oVs5#-IQZJ&)HKNW2Ir-5vOzz}
zNe^+5N{*~zh^z!{L7D@11DnbgYfQ%e?Z|NtywAP3lB`S-{YE$%0)UYa!313$E2cj~
z-qSv~%C)**gy|hzy%C=@+!U|0#|&YZjg>N?R)Z^fs>mr&2Ua5cSj44(l;76VdCz!Y
z4n;WyCW;1X7z5v=T-Cy~%+$mbK+TvH#e<x_FYFjG_0~@=pOKm7@l)2<;9W|Rv_xMc
zg{u!dpW*iZE9rAeKpmGBEL)sd(U<sln4aKgxHV}(&qZm$Huq6_J=yXCu_5PK(;9cq
z?LkKO1aCdkA{rAO>C{2@H)i$O@N_18=#>$-Vx!_Ked?WAef`-Q_^i!B+oZYTK>7^k
z32Biwrv$W*Zl=*EMhb6&c%<QR6yNl_C!poHC0ta*^g*?B;;-ogPisK#nt;yA`i+I<
zGizH9mX=Q3HT~#QCXjpTfIAMLvpJ@IXjQe{G0PO%B>{b0T7p}FHHhak{5~ZGAq`&N
zADJoFG~|?$g8zh)LXXb^yC2HE4wp|Wnuq~}f(?L+st+Do?lbvj#OcmVz?TLj8V8~5
z51^O>;1;w+5Su>mNF(f1Ql%v(87ZiM3;n;4R7Dl=D!c)&!c|4sFkF=*i$)tRy<RjH
z69^Fp5E@nAKcuy7Tjj{9!A(G)1;m;R$C?Bo+91;)St~gA0~5216r91uBcv)igY#g3
z^I+6u7a<)%5~Krx;~)uh07YYc{L1o(t*t31CwNRldNfcDBtZ?Jm@}qGtdF<4#;Tw2
z`HnX(t-`I40In5rpOP*uvB>DZ6G9s4zAVbnF&b%OK50bovF5G*^BM}9od78V2r~f+
zG6x7Z*5|EgP1`b9vSPF2A!S6v$b*7P27;&o!gI*rq8q@~A`VMyaQ|uTQ_>UCXoEL8
zj7tL6xU>fI|BY;Oe+HLF4?eIE*Q7PT2bM;gyAEp-oOy=ne}koY#^3N9XP+5ozYOED
zSC|E_B~q&5EO>iigSXdRh5bBuyR&L=<I!hDV<~_TX#k;#_5Gi<wk@k1*)_QF=?Q^Y
zG2vJ-AjDzDH_<6)a_Iw32{_}@2Fx^G;F6H`Dc=#&c=cs{1+N26Okx-KWC5?_FFEa>
z<p0Iz-vOzLSKtD1zy;#e5M?8se$b}K_-{zlruZ9#jS|d_63gbm;`Dt=mbAn{@Ocu<
zBmMgSAj8ro5$-5#M|Y?HasjUm?zprGGfgCT-@>~5i)??F-Z_=(dn#Q!qP%Q&eJYl1
zzj$4@8c#wyRNYS(h~R-x`USzXnIeGBr>lXY*LJ@`U|27n!ev5F+~bAcor|AA9N$;w
z<JVEKlpSZxpb^LHRqO~vvvk!qBZcjLCq$faIz8r6$G)t77?=M_wz)%*_A!~D`6fu1
z5_x{N2}>Qfujtm>vMD3aw0-PqPWyW?Ve~q6=LtKR(3ywD3V0)g&E}&!YVa@2xnj6F
zou2CnhBG&~H@|_LhV2P0+;_Pf2_#9t(;dvk4So1^)g&2=SQC!E*Mw~Nxuiz=-stB7
z4=nCdP^IeYx*C}K;fXijlVB=B+J3O}mBHXeK4{sNpAEvKALCZ&X6ptv21i1LV!3nV
z^U>bmeN<h+j^VM(;|WwP*JiaQ`>5MH8Cq5{-q7w{z2Y82)<m<C>1dbh<7MQKO9=Ie
z*3I>R@n-vqC9sYN$}`~di&htHjx0`8e2c79phU<lGa*MqSxLN^MDFH6tk!{c;7I3A
zxxI^FG~4}9+i4GOBcI`tEE-nbh|fu63BI~kExuQ#p6kg%nFxxRFz|qEUeGNli<7o#
z4mQ+%HE&vhpoq*B;l(~UXeGZEd<(oXznX;nEYZeq=JHckGV`=-s)1;!1t{p;s=2XM
zt8|X=WxaM2BM%^{?)Ccm%*g<K?!&daH<7RdwBb2IR;$sahI3V`HUah|pl<liPky0m
z@>3j}JNi7fYXSY~aEF;8)tESV9MTT&xvMr)f#sCvCyyfKMWBkl#y$Py)`H~LX((ZT
zR<Oz7{VvRoj=?}xl$Rq>xSj5svF`k9@9Hpzx%>0|eHh&vkZ-t{X{cd#cot4oZPuF3
z)!zJmUQBmNb1!o#Yg3cxTl}HTa+kDWv}s#J%6xZbjeFjDpjdmY=|0y2QF|y=^p8za
zw>0d&@{x9>YFeW5bh35c{x>KQHICA5@1%X%8)gUt6$iPTkJgy*NGP0uXgD)<tT8U!
z$B{M1-M%+it%{=9sEAPyn4^?P<=LdOBK_pVTAbs1beW0)cB+P%oW2D`Ov(fAd{@}G
zEdr4IpGMDbU@f!e6hRum1HZl78K2yusQio0qTn$9V$9yZhCfnJ%HwhBI91Zv_x3fX
zs$81@FktjBhR8--jouHadE8y$YI?1H?3BNK_r+LOU~)TJIb%fwDMaFkyPJ*S8aBN$
z8U>-!BPB5v;PJYI5g*E7JcB3*yGnGwphYv9LWz{8mPe&d1+prVmL`j)=q!R$bXAh`
z{;RdC7RiIx6?63&cwD0|IVwF@al4)|7qa$`pf9Gj`l7nTWEfkPV_1Vv$dX^{vXmD5
zK{KZg%RNEYdeA!!UtUj>B@PF<i2alpoke=ReYeo%qJ-Msq{?J$2EjQ}gW8vv6=7|J
zobL@IVh3Qbe?Mo2(rzEW$%Hc@EPSHKzuzKDwfjsK7vl2Tm@+Fgq{NbFfdHsi5RU|4
ziIq#=`{c$JvNo(W@?j*Do88$fCGyxsR6D56w7~y<!r?u?ZIQ_;^iv6GRZx6bw9q2D
zgvRJ5oN-GQ5VPY{2F8h}Fe#GEwg@*0h^cB$G34elJnSNst2ZGW)0YuFxt-<#VMF0j
zpDJU@jQ^RUp6rc|6_rEsJZ^z(eNx-J75~%QBjymIceNaRP7j=<v@m^0VQ=uXQ)CU=
zAvs7{n-kzdgd879wfM!-Snn~GVuGm?DZQq@qKB*dWkZ_v?T59C?J{nef^fs-iB!a^
zcXcvHAfB{@%MANFc|Z8Oym}E;AhrF4ysa#ufEk34351)>HMq4@Fa`hOeUpiC`0kJ6
zfzzw)0*qzB6$I#A=pd(8ecT@$xjz_X2{9{>;?kf+W59#{ZTTY;{>u{nm$85QuSne|
zdBwg_PkMf57%@)BQ!d(4C@&+t#5uB;PiT7$=m*~xiFiM`MKxu_TMC#OTr&x{f|73F
z3-r1o2T+JqFo_CuhC&NczypHxouZ%PGxuT*yjxUZ-Uq6}fXZL(s(o;(_~KaciCf($
z>n*ba7H%nG^gk?NzuG|rzjgcHK5g5-Lcsox1Am48x7faIH8B2i{2j-g^%jgjJ#0>t
z%XGerOL`Y*__f8<B7lO%e87iG6ID^KU?7Bs>9SI3V)91{mn40!X620p+ectO_RkPT
zPVeWIA&Ko5lR_)hBPy)ff!em)FF$mby)S;G9Y>wl&31?3|MgExJN}f_?gbS+^3w~u
zaqLE)pAQ>jnjRge0XhBmtv88|HtB5u*r!=k1iy5qosMBARUc@s!cU%_J-4-1mS+ZI
zXloH0>&3}vi>ECe8$%r%8m*lg9@ZUaw{8I&(HkL)p&ch09^G0V8^=8a1mOs?p6{AJ
zFY*3R7_L)Hx2JsRtaUsRuYF4V0W;^iVkY<fo_Fph2%UAA&MSjo9k!I6L0RI^rl}Ds
zg<zS?zQep`y9YCW?W}8d50~gM!`~3o$@)lIQ5s<v#ew4}j#ohTfSRqFeO$Z_<3ml>
z32Zu^M&IWimWkL33ZgT6QYmZMFGv)(w>zs2O3d_IFYjxDnXfkZ22j`%YVm?9v(@Gj
znT9ZoJr|wcgw0;DhHUtGtxJn<Gzpt?6~8sfF{#D!z-8Icak7aJVm;F%&x+2p4zUIS
zxl|fmH}ReD8!#0CWT|qG4b_uNRi_ImOh?kg%vvGE+mNq5Sc*#Of4hW$M5@Q+XP)Mx
ziER!OIzuy=6RA4m5wS%@xa@bon@use!nGQUL;t!PnAfJYRW7%UK9kaZqAy%nlFw-a
z?;c|`(SfB;$Pqe>F6v20h7wCrGD;C-v#&f*jREgOsx`P5>NMY!FNS3~rSichjMY#X
z5;Grnv|UEkyn)ezlq0KLDi3(@R)fGDMJmsP6OTMwT5C4j_Nom~XU`Hefjep*ZN)ck
z#|GPuSGa-FxEa0eVD9{7kq+KD??HlT0fKyGy*pd~9jw&K=9Zf^YP-VT$A;?1kL!8)
zwqp-(ha(nFgXU(Nu48sC72iyWA9Nd_qjqf6?6|wnmY$h5hQ-&eIEr!~B|1+a?5ucD
zGQ0y|)A<lD99}&EitOU{8d)cAw6WxGwAH)64#}*g<kDBuyno2zmqH`~>ZzS<@G!c;
zpN(L(W3CU;$IZb4qa>e&ADe_50>MwVoKgTrK}CWh@V&mtVH+M!OkKNJlv7d0IBC|$
zuLKfw*rmG?@N&N?kkLmQ3h3EnJT-(&`T`hom3P1%x@dnbB64#$mF(8K3yXJDjCTAn
z`u-g27G+oKM-ux2QIMkSJG@uuPighOqJEMcJzvPvZA!3ZPuNjcF5-|;?Gi(S9Mcub
z@go=X1uHT42#YX9iUj#<_!lwCvOO)UueY9eVl3fCLOsjV@PuW8-C3Gg_$aSx(;zS(
zmpZ&7iVRtLSq;?IdOAz&aQ*ta=0XI0$l#Kats#eTn&pdhcp3-dq7iKS5~}c&OMWD*
zvP4#`N}}xqI)+FVRTc%h(Mz9R`R#ay6PDK3Hs65Odrf^9d!IwlV|j=oYzV)!I&3Qb
zct4GM63lFs2~i_!4djtI#4!C*MQYEL%l3Y`SF`ttv)ni7jg}%Et%a`1Y#nYPwv5a$
zg6b|JS>aD+`m)Q52ll>A=zdQUZZt+ST8v{|GC@r|_4hNE7lJ-JE{i-3S#C8*z08s+
zQH{O%NG-eFx|RKl6?F@Qts1Ajq1Eb&<4;8o<zBhEm}e7D{1Kh6jxI5rxwbJJw=tj|
z=<InSJXzq-TM5Ow(tg70Zfu)u7+3P?RS|$k!kTQ<Eg<8ZY&zQ=nba`awYNOgw|2z_
z{JDl$bF=gFohSCE-;+gr^>a;cS{Aqxq|5Qj#hmO?4A&cds`Edv`R=Dac=4@E5z%6k
zCRE^jE}id6kO2G|anR%wntU=pJoP!0?k1evZ!jJB8J$piYS28E9{7Fw`U_p3pF9)q
zFC{mJGrMBByhsB6mZ;Bn<$tTaS@$b%){nFiz@waU?w!E8{ck7k#CxaIYeC&S76JNc
zPvwZEYr)OmhBOFWXX<l+hz9{Q-@(Y!FF$ZlOjj(M7m3A{;N(}otk1tyaCBWc1iviI
z^W3$dBe)*uo$ZmQz&|DZ-9NZ0hpS(ypX2W@|EMJYlKv|Hk7_va6n7Fbik(wz3*I8A
z?ZOH7$}#AbYYSbdJm<7I4-A(f76*PR+}DB|p9R5NGRuo(F9U-Tyg^ZT!1T<Eq#2&n
zFV<pH(s4g661-TFHTafuKLb8Zm*t4J$DeG`lA_X6!23fQOm0G_tb&8;h5MHCjBJ&d
zIcW(wX>kcKqmdDPHYHtz)TX*(rFOsvMN-Xy-*f4{pUUdBAl+J5EK_it@4g?W6fxDW
zy-4_1=eb_Fn>mc<bG@-$u}xY!7T1Cq;kKTZnGBee;Ftn6kH<rBXy~s{-k*}2G<$64
zb7XJN8?RV0?nXVnF{bt5shj&(t}ac;cHAXn%rsNzt3Ro-k?uZESxf~MHCYI$@UxN9
zo#MqMO}>s0qJ^3*C&Y_GS-B!mK{XSyPg-Ur^%>KEEowa-2}BcPB_$x<r-P?XN9qHd
zMq0p97PCPWoY3&zn+w&5-OjycPVus^%C`Pm8+Q8><BbO_!(5u#lOryskwLyUjl0f|
z7vE!NN@#<gkf^d-<N0qSlA*)O1G{CHPV>*)$Gh2yYfxq9d5LvWRW1+L7ak<x0N|lH
zvGb$*ZfESYQ~%TuOQ#%sQ9Ff|XM~sV&bZ@urzKJbDJM1u-2;7Rl7r*<sn?fn188K%
zXQNjet|((Hq*PPS$92n<uLCnbpN^Z6E@}I?tN8>ri&ji2Mqu$~D{BUE@_$Ir{>Uav
z*!iyYaInQ)dFV~OoQzqrG(!8KbDFEk{W+Qn&N&N&N%Gk{SbhhNo|Dy;ncmcA>sz*1
ze#@#m_j}hXf#dX3<jD!u;ciB&=9+hU8iL&(7Zo(Foo%GXO;#eu744Zx#_D{~-%TbI
zSH3RzK!PW^wqGEARki9;spaG0MWfL=0)M2#PNl35>frTARG4s*CTE}n3dSz)Q+>|I
z2_3!RaWY-dFW?;JG+V!o@>G=hDY#kt-4#YW-Gdpp=>m8kq!{Y$a;%-BvyZM)O6{ZQ
zo$$Q+|55f9P;oWO!f1jg5G(`>HUtRnE<<p4cPF?*kO6`X1RdOhTX2Fq0fM``y9IYh
z{!PAf&b@cN|Gu~0THQU})z#J2y{l^X^ltH3Z)7wiK#^HMwX{qe8C-4>y-P6GzQ=`=
zZm>o_+rug_83FzxN!zMK^-w<lCS@0y6r(tyUS2J`VfXbhjZ&E`yl{mWyYR7Ly&l!o
z@>!giYpsWmNEh~O-3Hv6+UtGmPoxfie#U$-Fe=rClghlyBh5*m^dlUF6D6eKU^pTw
z?P3+<*0wEVXeJ-AkZKJ6%&O%*ZAg57%o!qmp%f64Hx`?4h&NQrnRT@+MeR4;^ZO_D
zx5QB^ZPmAZr5sTyuy3*h)_)Mk(yUvv6yn8m$LqW<E+k$(Dv9_?zDje-)dMsAac^tA
zIy<KtY$7%-;c*=tUR$uz`9o6o;#u7i1`0x#0TC=ov0S6MP{b*lm9m^QzPkrzme?-Y
z7(?GQT=4w)ekbS7KKhrCiJc)WWAPaE4EaatEce5y<>QSes>!g1EW6D<DJJEV%Sats
z+Jl)@YELWQOUL-<DLXPcE9^)zr<&Oy`7h3clxM^*Wd#l6etfUo#Py?q9S|8+CG?uu
z)dW5y5p~jTu*N@ML+L3Kk(v(iT<j6-M;I0Uk&CUIk6oB;N<4n#X5N>6G`de*D}qTS
zjz=~JYMaO4p-HV{2PqS9Nvw_HKDeRwcrb$Q+!7gn1I?ctB~=s|!!7W#1upo2QzB4Z
zNx0@;i0<1cD>iGtr}WzkxTm3<Z2MJUQjUDV*Ri|Q?rig><&1d-jwes_w@>fHfaKge
z38Ovx;LXowjdz3dsEK|JoO_rl2OUWfRJoMeH9z+635m+EyW{_e6j-@Qemoo|u`P=?
zKdzP6&E1v^w$ie-OW)qkTFC)U2!^*hzF@%i!1mB%=a4S37yM+aK=_Txa&PTh&jv5B
zo27+e@}A|UOUO!7fx7p#s<z*q+WCnZYnjeDy$bf+^Gwz<qa%_Y*Wr5o{i?_D?n4XF
z#_4<tWpbG<r&JeX8R{2!iFt(4JwL3kcvxSS>hv`F2ou$K-1xt_Bsx&O`($K`JJS``
zD$`=k;1fZ8(kl>w^1I%c1x*m%K83{Bm+z_t%E~mN+ZO+-oO#H8kFFYtZ9CL`!w(^w
z=g)8T{mvD`PI$3%(&LEr(xdU5FZN6q@jJ@kOK=2TFAHraDzpMr7`GKOymAIj4BD=H
z*eZC*ny$i5JofYMq>fl&;-RN_Ei*as4PreL6CIMZaj<orXiRfQhrR)gZYR=DaZ1fu
zZOXFIqA>O8*_$_=c}r!pZ!I?%Ob#klzV646w$*pq_UOpNHy-WjmlN0UILfBX$FJwi
zSj{gECUOQ$yzvzM9o7^R`zN*SPghQIN}Tz09v`buWr#-=_C~)xs;N7!tq_%X2Gkr(
zxyInSv?BSLa+=tcxRO5)Yteup9*z;Tbjh9xH58XMGMbiE>K;rfYDv1nqPP<`!?bqb
z*(=jElp5GkF8z*~eI}&DSQVtLAG8o|R%9aW@Bt^Uky|CM=tLSOa;A1U6a%4bRs5w^
z|Dj=~dir-qqJQS%8{Gc1z3d0op|0vuqNBEtIsIuO#^%t*8Q3pUY{90AJ_sy*!M!o8
zyTuO{nA(1CZ@shSp#Jd}OIIiiUkXW;imyMCjh=6Dh9>W&{qSqeG_UvUm!VBGjqp`h
z(ie7`9)Hla?r9oH#pb!lHB-)7v~c;IH@6Nf3HE+r?GSvnPAtQEJkn_MxWOIM-_j(m
z!CE3*sBWy0WILNS)@}kd_8O)`yIHF=q`Q>Ox|5Me#Ot-~W_L`y)*L<%E(y$m*qo+7
zpE*N8F2#9<V?&9;9*dDYJ!XY@3@nas&o|c}>>lKf-bgx66xbiQNfnwcYQE5s*;SW8
z1opJh5J(8B5Z8UoFWsi3v3%?O$#Oae<0REg*$DhB&r}(-IVD38+Zvd3z!5D}_aQjW
zil0(zgXV~Egv2Oh|4--{qjkCKzQ{PSYcjYfpR{=I!0JMX%zdEHaEzfqIGH2D`lIdP
zKr1EbuV8IO=%PkV=GO+nXoW-jJ96*Uvl2Gh*EONmw&aN8e10%UXOo=?kwzG$?CTXl
zKHb^mj3v*Z;yTFuk{u=Sa@l8CyPSP@<3#3IvCCX(V#iCt)Fk5NjC}p-L$)r+>mqJX
z<`gooLjD!}gKCErU$+C>;$@`8Ex|;dVzp1l_XQUZ=8prhrM`}AeOioKe=`0o3fevB
zq#83>KWqIW#As}zWF*5MQRttULPt-862$2H3&x@OQV%l%TG4w^(c0yLjie{apt@IS
zRhT@;T{DF5`AUdn?ji@r0v`h&PoWP+K;Q449#gm$hn8#>gjitO+Z<*(jX)ODZqK6X
zAPp_7G_5yh6$7&C420bJDsZYzHAUPTwI6Y(E)+Gs$pA+$PKpV<XV_jgE5qF~^I2J7
zPOyfu2pHmrv4n3yjpz%E2B+}5D+#*aM3(uTp3LJ11&ddVH+@rvrWYUPJJ(c>H&uE!
z1YDvb$dz?u&j&f_B_67J(#C><^qtH~gh#?zw}cg<osI_S>J){r`@+A&CX~w?uPO*W
zxtBSXA219SGa)=ob=I~tuAju*a=^{hg|}I%Omdk*cKi;5bTnLhZ_upK0>TxlX~+`3
zkQq0j$dtTQQpaT;K)lhakw5&lZ9bR84jOm?d0hu%YWqWGR~Q2)6cT)0OY1OHw255u
z62BOZ>nX$zS9^Y7r&Q>tp}wxLwzgzzBrrCx!8ZE3g&z#xVm`FN7J?{*65=X3X<mzd
zZcGnTisT5;gsa8{Hrr9tSM!E4YE!9k3Hw*-qta2M23KN{R9ulI#F*xgwH`roY~tjo
z<`%s_gu4~n)zX3I+#=F^*3M!b4SceXfb|zouG_7v(@o5zDf_$L*ld}FjRt!y9pS<o
zjK418DPQcn-m!K3I!Cc8Nrm*7W}bT|t(ZxC%y(%e9m?k4j9=6`x^!99rPh|3+Vp@C
zY({f4e6!!hIQ8Ahl>I{i;x$ww$|$AM#Wm2|f}z@9l(5oYG>`*isb@h8YN(Ol#YA6V
z3G84G?=m9Hr>6rK>G?ygr&xvQa2R#yQor+Nx~^$IhBtieunSXoIk1KoeDtk3@G69=
z^jV?0*1NKrF(e^$8d(u*Ijdp>Ar8TaTn7Z9o~;@$OjVgGf-hVXbW<0)`Yqm&3?ao=
zmOr;}5vF3Y6TS*5MsuzK;gU&HZm#V|%((fh?v;<2s(rc2OzA?3lmS*3O@xnS;%&ua
z_Rw82>dS>z?1V;B%8~(Kzvhc5y1?uB6Y64(4vO<n>BQ448TTK9J-yxV8&bU8$U@SI
zd3}2hncY?otKj3?S66sdmWfDm^uZcd>j9@`Gwx`~kh1TeK3*%Tz{|?NNVus9W4v$C
zwC8SCdZh)<SyhE(e6U~~Q2{;_SiUuqy8rU4!RkE?gxx9nDr4;PcLPf;+63WG;qUs;
zK?ND$62Gg7`|Gs=879Yr{k;Nf`pwF8pT@FOvT<-s#L0(BEU?1dqVG5B^NRDG7mwRv
zSq3+oqxPIxD>lMybAdipFCNWb-wjb+q(+U}ga127VwWrRFCrw+=RD&7cM-0>5`AqL
zSD!BnI+6yC+F&OQ%Jx1!aw1sE$zoC>=A#M9_8N*r?l@(A_eiqZ04qV;aSW|N3VT~4
z4!C;;Yk<|nd7S9eIxdTgJDY2CCgL($8s&i)CQDXGeAl3SqZS&=^2f9;%?;vFTxHXu
zoU4}zE9>;^z~<wDNr|Jx!YDGZR}d(cNGXoSHZjJIK*(H^PDZC7z)(Btnv;%KRa`FP
zAl-b51ahn@RAjkUq!Sb^TduZ`mAtJU)hk;6tq9zaq84R%z#ix+N44E$)=ETmy&$?P
zsF1YiyUg4mC@l9Ig~Q{u)tSV%zEs6nt}H5hVY%hNl;#)zhLZjp^bo<^z-8q0r-Zqo
z&0OFde)=`~!HaHB|L^I`nhN$M1%f37T+<V8bu2-KCGYVMUZh?km<Y6MD$M>({Y9+M
zQuwJN<>$ex$N)JxGSDYnv%Rz03v@A462YjTyKf|uo=>KDFB9SF)f&S!U78zKt0V-2
z4^lgquTyRdeZ_hAJ)KS?VX-%MxlNr7L0X&=;Y9Cw*EPtQGPRh-uVQZR#6uZw?K~f$
z!>FLss373`#9GBf`|O_Kp$oGcFFqe}cp7@Qd~oNJLpJ%FuSMhMFa(!~Oz*%?@4$}B
zO^8Yqj)>k37u*SlY~mO2y$%;U0x_~1u4f2N!o)A<`wz#eA7h%U7JregP`^&kRZ-*O
zuLOPRMhYHy0kiehq0M;zT)B+u!|LnTWL*>=LZv?A#6F{;daf)Bmz#tj$?^hbjQu||
zA`v9#{tb$I_y2<U4+S1<lI;bG4};quqT#3hq17M#?;42ylHZd2-z$xC#^dgjUKgU5
z(-ouk(AckHBcb4?SYji|_547l!!OzQc0(w|y2C@6pIUE0{zk0@oRQx+Qt)`6q@W_O
zGr>}Ob;};_43;y?P*CC7nNS^`J4eb*KQDxi-qHzVM7~zKhs=X|AoCJ_DSr#7j@+_O
zIfLKyBB#^6IF4v>l6z~vR}$lr6>GRdC|;LTG1-qy^Lj@06ZbS7p)!Wll!)?_WGES}
zW!&}j>mfGJyu7*rvAW;kVU{g9v0q~1K)nqy6WZbhcq8#&r)h1Bcr=^{i?`G4D80ez
zPL1A|_&gME<5_u4osZMxAVj#}9!E|0Rqn&!KUZ}IfA&vbfB(=@EuW7rzqj}v=fV?z
zJkb~-i!I+p9D6s;a!^Ku55W~-M6Kh@bLzVBg{sjBjcR@<S7A}gshuLvYgEX5!f*_n
zmKazEbpYvXPlxO+HD>d<>RL%`n{fOHlJk&5dJ7_t0slvp1YM)O4&Xx3koPoVFmvh}
zSGVN7B<wf4&5S>g=JtzZ_KV6=;Ju#97Jt=N%Bx!)5oWg!nd#R1=#euiYK1Jiff&-X
ziJ5(pvO5sxyHVBh`CLMV;2pweXW4@X<6<RW?JId}kZ;bV3ckewjv5h0(YEotdgN8x
zO0v-pwoXgkUiY@GdM7LVjz$S@U1;FESb@7p*69bBX5q&dbco~86}6C6tqpeL@bkuS
z)rOH>c2*IH-Y2Bjkp^#{;i!>LzZz7ox;{W(`|v)ry~cIKG4plT>U1{}{|f=oxhTu%
z3zL;;w->McT)9{`277LC)D%7@H<&{yz81d-=6)cneA~ptxtBn0^2N~BGtfTNNrd#f
zO1|^NBwhNj+)RK>*2CA?&!n9M`k~eu#_+z^HyfQfVaUa1R08vjH3*<G$AS^YBg~ga
zeyMu%3v+l1#i$Fa3+P&S2ZQKuMfAyX_@;*m{D<T_HzFEU7cE*|An5SOjb<;`Bn?e2
z5=?+_dMW0??yOt0R9&`wG$RAU{f#g;2!p)0Zej;|uWF)vJg%|d=ETnN6fV^Lr6+Sj
zP9BAdTlJzYN0@ATFOGb2WNIDN%uDMdWM!A<Q84Kx#e5INBNLSKAHa<mD&|^>M--(Z
zt;eUkdyUWY#l5-EeU={ArPL`-dOy7CiT1ls0R|x=?CNank5M{(_o>`vXoP&-c(=d2
zFt9DLe!lhIEndFy=c6nBZgUwJk+9I(5mA1BFejQ`_C@!TQV(>*p*x2O_dNV-j|_0B
z7D&MAvsVN@OF;;p2zHl6k-_gNr1qxS=^w=;Y!+Vzje<+)b;zA(L3Houj@DC75!YF0
zX*AK#d4-e11!sugiVxR&LvXf$udlP3N##0|)Lv@sCbk_KI!s1Ud80+IPADxAPwBX*
zA<xXw8d0mJ`Gu2tOi&1f+Q~)w;)2+U^c=-Kko^WrzQrJ&O1bbI?_yame>4~6mSEC3
zuaHJbOnRXl^P}!N2g0Rr#W(XT83EeLHL&>{W<qcG1@9DNOeQX^<g8hzZm3N<8?5RW
zHNwG_%=fZ*1@hQr;Qi=elevB$Msc(}k{tQVeGqXnyk|-D_f3pRup#3Ivc-4dT>`>!
zVvX(%gffCm$h%0Q7m+&jFm~eCwG4woKQ*hXgLL7a{`43PnHH5K2bZ`Ud_I4^^!`1g
z<>sbUeG#$-JjQOTdIzvmrTW9SrUX3xNJ>@)aj02C`dd?8E5fJk`_^{}jWcz2j_uPG
zzv8y!kIpQ@DtiM?RJ}s5uW5|-?)IIO`AEzet<1pgb=IZ8_WeRpchNMmx0h~_fl!G}
zcCJ_VqDm{b_ur^lxNMIX#J)rhu~7O`^G};X2RjRM_inf|Qp6S-HN=LpUq!)(k+22!
zu$i3F_s4nQ>T!g1S6A=dN_38SaZe;OF6!R?+P!KC|8)DqgD1+p&n)sTMf&0F;?3j?
zF}R}f>@1=+M16i=YQY|_yniq(LJnswg&JMR{Q5yIi(vmuj%hg!lLXAo6B%4iY*?*}
zi^A}sC+o=dnVwKW!DkKX%@2J079(TsE_O%Has(uZ{qMKLf3ezQ_9vm@9`RuJSMNyf
zN7fT1T#dzCY+7x1!X2UI!bH%kW#n$Oqc4}mb;&=q=qzXXkG68G1zgoe5M8hTJ(DPl
zzsgXFQ5!g(NYyJ2m+_B`&@{SaI|%&x-ryX`fHJF{@91CxTX;k_o;*a-q9rWfE5(#S
zK(6{0b43M7=4D=qd@H-=(`R<lR?&*Ld0UuaA^08S(&D8j#<C=gmI7J@fk_rBl&Fq}
z{z>_tr@}!cs^MLoK{V$MYmHh$_1-1I$QmjH%J0Ndqce@3TfSrHf_fI(AgNK+Bv=>>
zpQ_SBca`ZW8C}sgbRE9upT1nZn&?_v_?(G@z=SW&(l1AECS=|(@v2w2bW?~9GyLmI
zTw5RP{zU~{FFQ6lJ;@jwU>itq(bK^~vxm%y){2GpE~AJAMt?BXCV9(hzMxe^y$QVA
z8m7DZ<w89zFvk|m_vfKf-;)6IqZ4l-epGDeiUi!^4tOW&d5-K}jN_f_V_@=Eask#@
z6<NzdJyP1t4f$d;Ax%W?Rx->`;!N`AVld6IdOLM-Xk4fl8-7^)*S$05)keomhl9X?
zTIgG40;0?;X?|6UD-G9?8#&_*>6Jz84$R09+Edv}T2ho8b-1i=Q)_QtsGZs8n)`)h
zh$?4Iv+11*eY1<+0@g$LN!HnoQ_xhbb=Y&d>88ITpD@koyA*$yXt7BSetAmWiqR+Z
z@Xp`i9v^jq$;qhgAZ`Hpv`TcRPegkDTBx%Cxbwjyc%b6_skfwH-gU^8vo|R#(@dmN
zfq_q`M|*(V5j(LKS{JV=%}WVNQ5vN{EhM_e`j^7UH{n@|abrm*r$&Auci0Kvn3QlY
z^XAR=J}}@sosbizuw_`D6+1;v%SD-tkv&`_`%a76EKm6;QxrlQG%TKV{^}{LQrfk_
z;e8u4e7)Rz+H!0$*g$lGi7^-?unHo%JG<FBv>&slJVv+Cbw_K^iB|ANyA=dE77Vc6
zZD;ksM7(cUOhrpEa=;h(tl7Z6oHfVE8*VEfqRZ3a+rS=}pw#=B11|6GB@z*ml{=Qr
z-`@OCqK8|2r(mKeP?QJ67merUoMqE-ZuR#+Fl1jalz$mvnN;K#_~+?=!4^S1CcR6F
zq*0(JjK8V&V}Jx+=%q>T<GuSobe4Z_uxz69kcgl={0r&%a1V@c6UhGYuS$`*N&hRC
z*a=`~6@u0v64?WT=fA>tI=NS=+Rzc?;A_1uFh@4^wW<|~EHDQs{1fR3Yz6YzB?LJZ
z+M@miw~q0&a<iEKJ!x~Yqf!Ns<Y=l^0uX8(y{u||Nfm~W+Mdws3e0;BTmkYTIRNSZ
zQ2bBiUUD`)<!GfxrOKq_P+`a|#1kk@3`BZQCvAd>{)rrZ-UY~919g2ajspGpmL+Jl
zi&2=R5{XA5V(#7YfbaDAv2bpV^K$ags>#R7?X(~x<<)P9m0O>bAV-sFVMYpZ<#I-f
z-Xln1D3W9WNP0H{4Z2SQVxHfDn9E0BE4RHwpy=-E@5#eS6@b#{20#;iE<J_VL<m6X
z?gujP6@Zpl5AFfn)Gq>sO+NWrao(I4&hh-7QmJasP#9u-o1Kx8<^~07bCU!rw}}Uc
z&Q<}W%+4=Vss<SQRjO2&fL>8jVd95A<UoG|t;vOEGqm13wSr}HPoTI5mgrkbDxwdr
z_d)Zx*}FICeR^VxdCvS${%HgtX|hxy2wj}P1%$)o@w?#Phv`vbas@oiuYh!nH3~xc
zy9a;cpW(v;*fMQ^usn$k#?oXI==vBCmMozsDrxlq-gL}Uw50(c_#|v5OF-d&VvkKv
z*}Xuvw;3S7{{RJA1)<H;hk#Jml+6Hj#sB$@&)SW|2r%LAgO=Pnozo541vF&zNlNRt
zST-^Hp#`KO-As_lq|<G$8p+qBBHMQ-T(c)6fOv{N;<I{}N<@eNj0Jxq6(Paf?=|T)
z@)G5-!2l*VluWvvL-XII+_9Kip#pbj;j;z@m{V)uthT~R@JqhDnsIZFZk`Tkzj3`b
z>D4456`}gqe6%(|F8BNC!5_S9yO!~-dZXPYU$H-a$@ELqdt>dgaPPs+Xmx3cWX!Ng
zc>LWF^ce1)W71N}WvxhSwWImR>N?G^ILT-n*R3Jb-r2W9C(u4vn3Qix8-$9$$?}*&
zWSJprVMX)q@aR~%jf=pkkeA@hl9iL7@&ok|gV8ABu9{mPOy=?*KZC~zV1NnEfMsC4
zGQ5mHB=G9iwAa6;+?1)2k)X1gN|=J6QZe7OmppCQ_Notd`!*g;t2NuS_bmQoKNgg;
z8NB~C7A<)T9Eh5MmVB#>34~k2F5axBmcFpNnfD^yX;~wbBKl4)eK17fK3JlS9_!|o
zfF7&qt#}NGEj$)9pb=B4X&8s5^-YC!QyId#iRcKRc{L}aCA(?Wh86d4QHU^}9QDCa
zXGNP4fqXa?0;lI0Xbqngpt?Wai|At}qG^#;YcOe67cj={o#v}G$y9r_s&SLXy-)OJ
z-4vUm5J}M9<qfP3jNGM`ltv0pZ^tgWppQ+AtCmY|r)30j#A{J4y%%BpUpy`_X>1n@
zO8f<QSVd!C?ldJuD<g=f)_;{pragP(12AV?dT-jB_uu@__gA0l`e0jL)5$<lnNpS9
z)ff<Ju)$ZfhCvLVstLfeQHkgeIrPB>E&w0?&+iN4wzGd?BUJ~VVnGvE&8NQ~JD2}7
z#e$eVZ7Kh*6#2Do1N5$&<;!&d6e4rmM8>$q#M{Bx86XFx$9F-H`Zmr&S(v<7uK=Y#
z(!h*8)5s;`T1%KXkJ$qgI0635sX?C=Xsh`Q!xM-V{TcZalc-2C`9KSl*&4_*(6r{u
z$<$d}z_4%yXt<qH3v2yixeSyZvvA;_exm9(_zL%ucw;99RAqA5&T@qu`Q59BS}J0W
z#cc!s=@Fml0!;cpbf-c@?3)>8_F_PZd$FLZ0X5Bki5uFQ#vXo{L77SaLoM;laI+KY
zo1Xwv^7a%W`OfCu4ZfTNXRK?-a!}nyIjF4JcfnM&2A5Pck6YA4G!G$w`W1~9e=N{Q
z&GjV+t7)N5bFLiJreO};O(n8jp-2e?s#0qveXy}&2qOWjS3FU(w9l%V(+Mr5dpuDm
zgA`OZACRDYIq2Y3Umt7^%tOGs@DU3G=vFp$++)L7kn@lhzn=nh5SYIOq*@@hXaV4_
zB%A-M40Nyt?=%kRyR*z&K%L@k(uW}*3e+Nwi%75ZR=%PUl(z7$sHGhjwSQ9EX|g)e
z<G3j!glN2KEk;^V3pg$s{x5Jj(82n9&Hw{+Q>*d&@a3uj8dmLeYDe)vqtXX!R^#n}
z4mm%X4+R6l^P}#)$a0uh%wOq;{Q4}9eA;J>dSm(>bv>qw7KLE~Pzw4uv+kW(P&sa+
zY44N1Jn7RH1?_~YCwbJG2Y&L@li%H$_I7|6CPsBtVn7rAncF?@Me^qgC`52W3=pQU
zGqN<qcX?7n6Z?IzR7Grn?(Jgox3ZiEOv47AkZTlRBPKc9P-y#Lg@<@T@v@CTPd<6!
z%46&p??l*PQ=sVz+*nxVKO)CE<aNmfbk|TI<-Y=@-@URo0evt_7no@;JMZpOAjxV<
zNKDbd9D&YD!0O>61#LEAl){l^Nu+q4pCp5gjvBa}h)4g$+7)1@uHND=U!k-da)7v!
zjdKFw?wwW>#ls~q|9U_5Op0PqdDXNN?$oi7f<e5ovuAHyX0dT?!zE%1kV6V+)P(Cj
z(8bXaCmw<Xta|&bSe%fN@#8u`aKsc)WZEzjd_eS%!kTwM6&I*Rdw7fEO!avN|H<&z
z`EMEg|H0}QXA1l`Ry)Jve_;U`|0xb+5cbUiA6x!(aRa?_+({DxNTCWTOn@C|g^&a3
zFksdg0GUAC8Hin3joSyJGpm5El?zQ!i0GRos(*SF1z6_~KZAhBD2ewI3s79^XP<!Y
zIpb#E&ii0^#DGnnXA;Q(qyd)p0A)6X0nnB>mjQ~~Awq0f)=iENLDN8?vj{>kpsgGg
zfc-Dd9~B1lD_*1=c)B4up1toywt=bD8`IuFzm7&g1MHkq{g}N+SUv8R&CWIxQet$h
zq>Tz`8uIdS5>k{k|0aU|ld${mIT#6jDw<RZ8QN5To-`MA&SQkA`6K!=8{%=Y|F!I}
zSN^Ji%1Jy{Ou+SEyO;Tffb&T@kNb$tUmWD)WB}al1<3QjeUfSK$6v~6XvyBuR;7S)
zwo2A?18PZ6X$x?8pgs<~*^=Rd%z#IXq3#-$NeaCAdc|x}fcB9S)PMjh9A+~)>&!>M
z+Tv~W;BuSJ;CI%d1J`xCxBlSr!l#j2P|rVuv0Wi?wLs=%g7Rh$`@zNWzkwBOUp!fp
z`-FXdhgT%^NEo{Q$c*jqcsqVFCqF1}7ElV?;b&I;icf!VxUUlOJ8=BP2|zAuhu1jr
z171h0fbqU!-?~By;aQo!ySDiZF<>=ae7S1`pBwxNM#A~QbN1QZ|DLde&rSUg8j$$^
zD$}@dg0fZd92*@uln9V^ODTZ*e~L9O{H?0#KLr0T_5M=ulVLU0#xS;Y1KznVPyWde
z1D#!`)o6gRPO=L~a4E87nP37M0hbau5iME#C7`+zcv5@PISOxm_~T7`;Z8R!58U`|
zm!b+v@5j!co8FxM)n2PMQU%Jc@(&m8^H5TSg_8|S0DlUw3MFx-y*TmK^8jtJtr!PQ
zvT<WTGpJwBJQ)!}c2jPtSMLk4C;&}<9XZeH1ei2^4qw2|<z4#d$sVKuVvi{pJE6S|
z81bW}kxh2s%_0tN%IMo`1iC*a;%|{0n{@B0FXf&2$Mxu`tpWsRw^qS&P)O^65%4k$
zRK`ZdU5S<j?3WbhUw?KB2W0EU09Fq0&16r5B|xeG!wX6@jRj>KBLLQs5>Opf;}{@?
z0i@v8n(F$fL~#3D6YON6^!$AqU|=vc-v<klzwwU+opaF=u&QhWc+sZ4!o^;t_~Saa
z27wmKz=O(S7qbEpRIVzqn*I)reSs=^(FF__%z#(lWi#;lxeMrv(n4)G1coG=fT#<6
zOYyQ;=m9vnI0XiBb^vcaS}N~Fa8dFoaOtIWAlm8j&}PqGU?2vJmKrFY)ErRzb4Z!o
zKP|b{4t;8Rf-%q#rYyi3Z=C>E<mVH9ELsB*!1f1f0@gLaLMIRd4bqbCH}(Tq%aR4K
zo|t-iAFrQv_Q6INd-?iKN=<vuFTVpD{dFL3bjadRZy{zR&U@xp5AM#<tS4pAjYknr
z880E)$_{%6Cc!l)5K|lGi5oeWoENEn^kM6c^Xx3Swzq6tK_Yg{i$LtF7r0y2Jm(BY
zXg~M}2xo>GAR~3PXTw2*F!8w@tOBEDldO5&T2nt$$eeD)_#m{XI>Ra-(lySDnDw>0
zgX2unMe1epit3;2K&v=`+`RxH&HbcYw8)#cNiOCmU#|N{GFQ3F?HT4Z&@We(yvrU8
z@=wa^E*KUakLdJ@pS3lu@2u3M)}J8Rc_HE{8t!L1tbB31t4foxd3VJhsWYobM=|}1
z>i|iGYq6v$xp85rF}1L1siY~T@nER2xbWWG&LR6$%?kdS_jjLCO@>B9SyObK`4=wX
z7IYU8wzVtKVE<2oukFQMKJ4_ath#zWWW#ThAJHi{`fs8qeX7ww^9r;Jx(IdsA@JBr
zXIxLY4w3lT%UxYNqs6z1_;xmVo^Q2_0Ml>1hTzp4o&)|)<5wuVZ#*z}cOVTn2lqbQ
zU+LVctCb4*%K=&V#RWLd`JKZE*5XmFTXAfEseH$KVLw-*ps~0F6+0cYqb5@wT$F8p
zT$baK8pOncK)ZHkeX<wtNdjXXj7o~XP7w1YvZ=`&F#oCepm>Ud>zJGl7Ttz$ES}eX
z;;UcYU-c{qPztPBx2Av_i$rg#hiet@5H2Cu(Inn&)b_dKz!s2vys2`8h=-h0f|j{w
z=UFgV7f@DkOy4F`FiwB^4Q22@eo;B)05(HxAI2)ts~Z(7F0_$AGvX5_ss&b`<F<2D
zO*tGO2onL<f_ijD=DWpxgF8~8br@0VAbvxpK_Oj1dWiGphhgTLWLIH}M+vzfCpxhB
zeEr{x&kupc=ilu1npdemI^<6@ED#W#p~-vk)`0^yGK?Jlwe~#!;Jfh$iqryyxV^q-
zbZ;TjbH9S*A0sQ3Ldg4}!+8FUOE0wZ(U+C@A63>H@S3Ce*0U;_R`sb5RPbKq1Y6UV
zWmJMM4ZYJ$B)YLvDf?}vG`ZYmCNLp~K@N<mO6-<rpi6Ag`C7-^OHnp761`W<;*5=#
zMw<JGpRmPV63jRuVnY-$z~7KbCj&6{+mT&&0z6NI1a8QtS|i>OVXAG#f3*Qu|6V9R
zz%S0G%$xvcjKtm-Bqo0L>e;Awel?}@NV9j!KLI@w>pZ9Z#lCWQCW}ApDoa#I<{tPd
z@;hG4NUYF}1I3}4PNA3X7f*K6z5QRN-Mq;o(6jxY0t(yng<X^2p>_u%w1IX>adblA
z6?$6uD3h0Iep*3qNNToaQ`I?5Ney(RBj8ua%7!Vd--dAu#`2)S8|{UYwPWS-3oD?>
z_LYKqgACW&<-|N>6!*oyC^Io54SX$piLA<|OGDyvfY8xG15t@$GfNoCwRR_E{eh-|
z?x)m!OZEHQ`P<6%pPNR+?3M`qh(`twD*lRqJN^VFv7;9Cd+~!#?PntLU#(s3CNE_g
z9PZ@d1^30aG;ZMz_J~!6dzcsru{KH&Cu$=-+U3K3xSXT#++&<$TJw*;3Vc+A6}FCF
z>P@>5`+YWRPP_SOZ=MNH(8?@k%|fFcCe^7e8>)VtDm4b!%dxvfLL0f`yqIz^<c6BX
zg@pF`w)2FWP)&Vl$`u0=a_h6g%_px>tV`?RH@a*t2aboxaRMG3-#jU|14a~nF@_k%
z`W{uUACtlL7+Aj_2;V$3VezR}--9yMvRuKw^~7nFe_?YCl__V=ssCI$IiF|CBhO|s
z;#Zt%zvj~JWc3G4!tgHa0s1Wlm9o@^%&*fgJG_Iq6Pwi7c_Mg#bq5JN>zR<`?CLbD
zyx5a*R>UlQ?8s=r>;VBfzD81xDtnp2Vd;UsRxK$ZoY8#ML?+QoZ|TdtJH|XuIdER%
zBtx9Hw5#8!qeHtfrTi0MxEltMc3l&$fJk4OrBmhc#uu=PW+;0nTT2!)8pugVDHm16
zyvQR`DXK~qVTPdOcaN}E7@bVK62321E~<lUZ&)S;7w9FsX#2Ryb{?O0T!+mjS0LAI
zn&i*-NB4L*(fR6h1Ofv5p~P%F+ihE#FG|U59L6THlKc?X%5!VK!w_~*Z2R&3vgBjj
z%+~TS#PwtUb~jT2WAB?7rr!8LZINDd#IVDlZ!rR;o<??9jt7KJn4nnDq&8ymN4PrZ
zai_8XyP~9wMW!Mw4hQL$JWG;u-z-;097fqk==m8$pZF$y>%2a_H!q(~FFQt7PGg*p
zGT7|5yn2nM<@EZNUfA(#=(pu^`tz{yxox(Z+ETg;Rab8<5&M};EVy<P8-K9?hA}g_
zjT9w3x=ho0U~c=OzMM8Qut6|c;?SNZR-75#`qhM3>3T|mWYC3tuJ9Q{51xk{PsNB2
z#t!3A3Z;YPA1GUL0_lVL#7)2YRF;lfu-%))D|@}V{zuN%61Ab;A_6VHXbHATD-54|
zR;?p?7gV=1-cP@4)L$m16SgrPx~T@W$cz{os7R~&<yeYIUn7lrQXbwIHU0^J-&IbT
z5RZc71^E2lW1(h>%DluM@Qk8dJuo~=9=arCi0Uxu``WYjetI|EQ8o4Q4DKbXXJac?
ziK7{ZE+$EpI-1j6P0rcw?ERK~B=2(xe1G<O>?At+)#y;_3>ul(!j@z9`Jy1b`EXt4
zKpr#tII*^I*LBHg#$%{v0c4o&UDqg0>lFv%WijcO@dokL`fqd2{V?*4x5h`y4P+E*
zS97X-*J7m_G0Lw%j0nYgg^L_p;*Y~MuLHe;zpE3o_mi2e`CHj@dn(=6hZCV7Int<B
zO@vjw_gt=R7x<pisPj&MMOQBuQCFOJwQ)h{sGu>K)_Djs0nOygMM$M2_pBtP9ImAO
zoDo){=&edwKFN$g5wC`+)5jnl;y(|^zvcY@TtM3zs;$)c`y*RMw_j9loO@^`{|+T1
zZX+)?fW29<&ZzSI6)NSUR-Hv+GZAzW!Z}}^-BNvXw~jrmmi}?FmJG31pOIKIu7`}S
z=^}TS6V-}SXc$<VZWvETI1x8eARAibC1=~49zpM;MnsL`#HhJY#J&_>32Qvh^KJZ}
zr^cI^HE)5LTFGpak7M?otC4Q~`**6CniwWiJ18&fC5;E&q%_GEuz{Q7QYotT?IxGq
zhCJktW1_mZ9*3Y6;>O9Y`D!H+r;Aiqzv}l}joByv1oAev`tR2eE7L&3&WmjhH-r5h
z-VP^bsAEv4eonj5nnRdS=X}0F_&rYUnUsOW^$^qLX@jCMaJwJ1v);%4gV;Yv&i5M7
z3S3rP>-}4}9W$;)6HTsb8nj6vL?Lv9;D>-w$|YFii%QSl)qkBDZ~nG@S}J+Iyk49n
zh_TOTrui<DbeEwX!?RZR+Ct5s%8Sj7apSv2QN`p$nnfz?1Yh2=E^^I~E!0wcY-set
zm%{+O^3$2sP2YNMbD>`HaD(2&0AYRHU9n$5y_UUuQU$HFGp;{i{QMF>y3UJyMz6Z!
zoQq=WZFSO$y&nC8h{x?vmXOT+Lkz0OjnR!zlLcYrwP1Iv9+!omH;yitq#8x=B_k=u
zJjPps6#*=irLfoZjV#o0d+P6Imfp9bbRKPd(&pFr82oCUYoq4~nc+KKE0x{eM+osp
z(|K$>$$1^*4vFr>3VHv;1+4x-0uglGJ8b$!rhk1qh8|ne^!n7P<qAPanrT=p_Iy+!
zkLHJZ%=>NO62hX`)jN5h+7ZhhR7-u#aX4LJ6<8cvWH0*4hu1zR5|>LK!(U;W4)feR
z=y3bq*7-g(wLNSM94n*ox<<`c-uahteNAhsA)yA59AKoakiJ;S!bY*iG5IczWj2Q1
zJos}Q>csu(UC0GLaP~XH1XjGr%)7=PwnloGPxG7%VTF}$+`!TAW<Ft77XkGY15m7b
z!pP#+Oz-*Uh27DNlCN}YB@C0@WDzM?kA$FU!&0;;>9IKU>vGh`Aocxav!(UOQlq6k
z=NZ#Y7A~`B<h8;pOv+y>9pje_g5lFrJ|@hh594?E>hn7qaoezicOhBe7D`1=s-dBu
zV5Lb0-!@w5!J%sJCK@GA>3mVlpq`XL*uf%=B`<MbLNvPbT~TzT^4J&PgYi-FclTVA
ze*W>bFB;SM;FW#|Ut}x)>JimykOrJS^K+(VoD;X#C;l(o+Yy={<3Hoc{#cL$T*!em
z7d((}&jmP88Ql`v6M_TVD&p&tj_bcM27BaYOt@u|zwXz+BmX4-hWaSanF2rKksve+
z{O=AE?g_2_GoJ8M#bHKyC-P45pK(VrXysXUr!Wsct)*czqa2HBx$l5Ymw9aA&q+Mv
zt?=Zlj@8gN-{3mZF8WgIGPW#nOt$^rAYBfNXQ{+AiKlzOr~5<im~;0MG(PwF9dPgw
zkp#=3Po7yk4>Ye{+*s4!lz)Oo6T1pq?~7KU-J2DYdmOxhRW4a$K3S$QSDWCmf)i=?
zYzkQ^W4=%=SNbof1=)c>H(y8L`zyVaDt&E#h{7{%Dlw}?PVo*}(Z`I-C!9YR3ERir
zD!8IqX3$7gkxfCx?lM-z;0>**9xmTyfd9gF%b6T%Z0l=qN+WK@8@hyC5#)xv(~%r0
zn$E{MibXG8BOIJ#(%xYm__E`AlNlQS)&!?hc|-=SDTnlnAxrc6O*}J&4`mT{n{msy
z0i?_Ej++>a)9(MpaDfiXh7HTci^d=Ebvx%@*YOubpM-)dJGd{+^={UjT$34#J}GG`
z-cGz?NVMX}9AQBgVWIWCzb%k^=Z3H#jDQOA55jEs4>JUbR$!8AqF~VnqTv1o+k*U`
z9LE0u0=U8<|G~9E#d>niPa*v-O2VCWFrgqqHl-*Fz2f+@FPI)#%qkdIn^joG_j2Sv
zamhv9F+sJMAmI>9kZ8y%xhM)2c_0dwa3BguIPfocP3UhN8Os>;$vx$gh=wqThG70h
zuKyp%01eD1s!#5UOxOkl?8W_8`l+ISY5~du4yfz@Sv5dS_rI#v3Bd&1f`&v0>{|W2
zSc5fdKbRwPc|pH>{so_R=ha!V1R~y=eZ#I}^M3ja=AxP3WAo#)WX{+<;diDjYt3yS
zl(cN*We5(6EyFM8%MUq=nG<))Txq*_D0+Q3^o=xRE_<AQlPx;*rLWOX8Yz`|cz&?>
zj(P`hkdP%zdW${(%8@qkUti`cRbSd_pa#|!V-<|nvZ*jsa}05y2F`bDE_&t<5IHT8
z%g{Z2oBxDw8H2NXg&e=v9Rg9PlMbX>;*a*UhRM8gGNRv(rl}&TcZ2@x+dK$8KsTW~
z&dSryQWn$%OV6o;`?fQSRKH`vr{@`2ljs!$ObvBlmxWY1$h(HQT!3Ipt%SL{-U@N+
zUd1>I89|X$lJ_X&{5aMGvT77crDoi>KFfJm$BjOy+mJxVM7^&Y!xHr3;szn0^`H?(
z^p{P#LKb7Z+!A8RoXoqP2_Jr%zL1ekpbqO(J}Qx26!tq2e`R6|-nwIG3}X~|ksfKp
zVfb2oMK&ggRq@V>SK8?@K~9D`djG0uzjL5=pUyv|@O8P%V}e?97%J7gf$JmgJ6OYv
zi(z@fV8KQr#Y)@fG=?iXsauPSfEoLdYoFG=JBHQE1xk}&_uh|J5M#-&+a9aQt#iB+
zr*r_%Gp>{8Mri`QhcYq6vg*N!wj(<p=q@n`SQ;{#>)~8#jx+aGd3Jgt=;Wf+iQ2_v
zGaSI(KA)Nous+E#U?mO%Lt-e}bJ1w;=-6nxWZkx)ze8fYW}o6s{~7yu)04Z>7<m1*
zDVTBIml=DGrS<zjP|-Er08#l08~}C=N-rv7vfe!+WEUoL2QD;n=N4})vD9VTC)f8^
zd;C0Os%EgJrahH0`0lDMPU;<ga1C@XTitO;C0E$<y)x)Ffyrxl2SS1}lT=uZcQgUq
z^&MBXa<a8>yIN3C_wHA&n&b?*dy78r9r1{@{g&EI8_eCwu9+r|EpO7t=J%&PEr@8)
zjMDwVw++|HTh{$ENv53q8KrZ&Zw7g!QWqQMs4?GqWRf1u22WYHA#a?EyJeF0%myFe
zsETkryR0QDwwZiPIj3^cq6W*5e5gf4i}((~Y?jAc6ROvcbh7t+h3VyYd-i2cS=C9!
z5K6gXN)u>^*j9@CS1Og$x4Amwu>|CjFNS`wwQB#A@KbpvGh_edrXI9mqJTMIcuTy)
z9@(E57}YYL*(TI$N<-=u+2$FZ3prE+_TTlVo>35F%vExtQ&KDJow!WsmutCPYo<k7
zyPC$I(yYX}tuUZ~x0=XiR2`-QF)mq66<HO!3FA&;X)vT;_Pb(8zwJLV*<;2ath~i7
zF)5Fs>F=3k&2Nlq+4%-+&R#RxKuHu;qj<W&;wvO$+?uGm=78GZ5$sB9a&X!5vu7{i
zc$QP2_rRuMbEanJ$8wxKN{5uIO4e_)7RJf8l9|*q!<I5H8sUkh0mRy?mXpjj;gCuF
zYvsTqV(;vtG>fRz*5bD-Q-WJfc2|x*?VntCn(p9NrUH%$+doCDHbKwz#(QkO6Q~@(
z<f@K9h+BPSuk(=nNrEA7Zz;AGM(q(-pbS_<(mc%}`X3d=UWVsvp4lwgKRko<WBd>x
zreV5y?%?x`<mNewPbRY9XaMQ%Fow%1JffF>57!l1e@8Uq{cWQH$=lxP*kNzo>zE_|
zRp$fY<neko1ot=){i<UKHGI_Hvql9Xp*Bkzn!PkCK0f<~&6tpW)TPOaJAXX5ouE}e
zJpa`o&l6z*_pD#dFbjMSSUPhJrikoOZWE#k>i28^FJA%^qCPNgPZS1OXtm#jT+xt@
z{kk;tYL{T&c{dMFI_4ksdG#IH4T=L8PPODSCk@!xTH(bsRc&h<roCbz?y(5j4JHa0
z!5_nKRYdy)#Bc+{g-E`R@?%hiRZ`NEm^#ndd12PwT+?7Usr*?*#2EjIY>B}yiAsXt
zkL<T9^uq%ag+%n?c=jVV$5IQW#*Z#eGB%7!tFoYnuu$o5zGlN!9&tQlBp*fJf72f$
z49#NyX-z67DxADdT9`_fy%$J1{UgSR<eS@f;F!^ryfuqL?v-h27cowS_iEXBWTkrs
zZJEy18n`aM5D)7I$%W3{m{I+UYA_HBw^DOPs!TXcQ57BJpTCyd^G9@4G1FcKq3vZK
zb(m^>VL4lZHBeRUCxC1A6Yhe~l*$Md@vTIKjlOZz(Cvr~v9@k5$-S%;@El@Y|JwR7
z-i%13k#(7jqR-uVje@`yW)%|+Z!OPSyLy)nwdqpP>@{oTTXsMu&Db-n?C>In&>4!|
z_YtvUQ|vu2Fu{`<4Vg~mw)pAyfo#OS5}%F-Y(^>ZM-ePNF7rKFARANk;Oj1*_dDG0
zv0{@rht!CC(!-I;6*)MEyAEzH2z<Q$#KiqpZU^k9&Y2akfsI;X;_k>ug}E_-H=pqi
zCF54PWA~}waNjL^O4<Pzo~f_hBvQDL)5VUxko-x+``i^CS%EK5l~}}8W@k*Yh^&*Y
zorC~`G;XgkSfe%~7V<fVXICFMg$hmxoqffWQ8wA^9I_jD-)<hmE4XRje@NOd(YG-L
zBKg>Jg%F)q#%hni&=<0E6Yf5WYajY?@w?dg75uqUs2KGtkz%Q&F(rCB%@xr1cSba+
zV*RF5s-Hr%qA;sSsLTa~2R#Fm)M{)uB!N??DrrkJw9=!)>{=>mH&1@pL{bE?n(>8_
zEh968oC~3@LtxYtHHsn@IRkfOa*3Rc%^2fH3zb;tlAIlRi9_c-is8rj8E3@ToE|%<
z2Rfa<qKgG&i0-G-DNA?J->~T3zhyf{6>VnZ_nyqUqUMS`R2-+pI8sz@VY{nX&-Q4~
zTGGoRbo)$@P0sMs_>EEHxKD|Wn~@eH90(m}#&EAv7o2*-URpS<rqtpZcqMqDfiarj
zTpkcF-NS__EP;!+$!!p=huN&2aMn6lpYkObq|v$K=q=JiiI+=G2RU)-lDvg*sn66h
zAz^R+4ETJVS8(lC_QhJxk+ihv6UOml7*4uCYR!v5(Vot9LBwj7o&mtn%ep^55BsSm
zs(Zc9L|&?ad0!mjKpGv`9GvIlutyh6Ioqk+gzGKn)Qno2V^ev7wqVNzgQweT{%Y7d
zXGYR!$ajR4hTCGqcXi%pAO1Co@kg2#d>FT{_|JwG@^wDcGWVJt2q`h1?&+OE6Q?K>
zhNqlV{D*V&ICfKH6@O<W9no`I6A3p$UxG?RdHe`*ljbfOVg`J!VcO`_ako)HGh_i@
ztM)fnlVyEaZz{vfsvoo?tcj_ogNaitdeP;yKeBWZq?E9B{gACwI_ZE3f9F`od3m2?
zl{E^p-X4AzHUTSje;HO!Kf;9bW}^L;jaXLQy*%KUzCPyBB@<BtN-dGd=XMIjDwp*w
z+uzvFyxbJW&nz{C^h=BXp7cMMmPzjTfxeq6Yb?0~{YPOE*%wgU*!_uLeUx}NI|f9*
z5=R(5MHSTpN>wm7KU9PaEV!|U6G!})x{zg{mPsR?={s0-M%amT(-QqbLPj<<8(%_O
z8#bl?CEu)B%nLnW^r29Lt;HKgg@^t+3H^zw&iT{G)wHNX=vsQ{>A0B88!Bg`e)`lM
zJYCC<?8l*pxVGe571T0zeYsO^ulAZDOs{3I;m~?t1{TKLy1?n8mII}CN(8R1R7U=I
zMXADTi@ul(OQeHTY(DISO08U3bvf7IBv)vXYs%jc`hVAyim?<dnXGZ%*CPHHDecHZ
zs{!UGLTopgdyr8yumuun?tGnNAbd8huIC)Yin!#LYXzr$i|ZAszWhWCEjY|&RK^{S
z$Kr1WVwP(~<4n6c8{cu7{(+(GxQR5Xa&$b^dyLbp+ko*P`d**bKeHI3d7c7tzN-1-
z0~K43y9B<16}A^H^ZthSdwcANQhlqVuT_fQ%-nsod+Z)7{c|_PEm_IUuCE>8CAv0k
zMbz9(h|E;p-9Aw4_>9S<Hj(9EAZZI2#4HzW@L4H|GU#i<2Wn^#uT7~*eAd8P0M7JO
z`*}ud?Bi(W3M!g)O$1{$rO#mqHdVfyD=!hgqAR{j)w>#FFm3w_VC*f8S7W9tKDneT
zz8~dW)NKaaF_ezOx9}6REDMfX&s;R8-$BW+zm4a7r#I{WLwPVGnQZ!XSBk^65E!=X
zWwB{jGa!SF20+XLkyHb<7Z5^+&jXm~5BOmLBKd>QDQ1R1RCNj+it9o`F#9)2>ni=U
z>`SZ(KjKIz6Mo=;uygH+NO$R^9ERAnD$cxp=26XA2wNegl}7{24)&#I(_LDXjt$k*
zS2{ZL&W85=Txdp**3_NDo=em^BnPfJ8qJF3ey<yPrMX+H@~jK+nl^zU_VGI2)a<9R
zxBBZ%Ay;xMX45%stx<iSmJT-_{EzpCKV2fX79&3mR`&l6TymrOz)dz%whV>~A}{-6
zjmYs4+eMi-7pQ3>&ulL^)30r3vD>4+-2K>OaLS@1@NQm19(3XhSGe`_vM#M-9F8Hy
zAI1nr_Ax{dWcDY;Z^uB}L5AKum(9shzu#MvHCvO^m_DMB$@d>sNokH58L>Un1}i1h
zK!#)ctZxG;i*H4>rnd^+w3-TnS>7O!P5=`w7r(5)NmCEyGt6hgTpT5>t3l9n;SE1L
z!gkb%)gbW`;Z6_G81orfK;0&Ow)Oj^cm|$f9T^>`2b7~F1|DXaO=iKZcfU%XuQYPY
zfQ@-cSx9d}2p~Vvz{W_VENM|mwCb~*h0{CbVD;j23tN?=1wDfhu5YSg*C4hV7y+ag
z4Qz@;${K)?+#Wo*Dq{LQLFXH!H=)8EbMvegnZ*m!pxk#;$Znssc~vO?ob22WIk`Px
za8=0sglxhCM!+AkYtX&<K9sT5j8D%drw+uaHs?f^7XJ-67JZvPRiaL}+{OQZ0Sq0-
zEceF2dSMpon`;NH$Y;aVfmbmnsdr0`RYIMjf7PJ))!y25;j8j>L_9E7xfN-$<-&8(
z=k7tA%h>R@`P4Xd_Uc!g1<Fh20|A!o!bY;-LZ|7S`eCk{BOXRAb?op3kTXlC(d}fB
z&g}&cBlT}0JfTgZ8K?DM4_}~}5=>VQeY8#I?{_Lg1bm%ZRZB-QN-Ft$E6IL6yuk5|
z9QaVX{>C>_hI&P_cS>CoY!<XN0T3_f28d%Necj-#s+o1xEk<7CVf0&^)f`h-7Br*0
ztlFv1ymQt?P~z2i<S9dR+^L_Y7+p|$<))fOJY^`sF{|Y2rW)`Royyo?#oYXnv4P#s
z<)&OsJf$$F^a!w-hcE*KaPE;tpt-S9fL3wSk`(sT658oUYSmB5C|ZvMFQ+`%W7K`2
z!X~eZso2q<Vl;2p1D_QD*wTd!uD^*A*HQ<&(l%lm?QNc0`%Zwj?B@$c9EHvS?t;?F
z+^&i6!ruFe^P7ep0d2~>b=Dny_=nqJm-OMg6u}<EA)t%RM;r?y$-M1B=C)Mkwm=BD
zE22a@fw7C7ddZh<NDaHw_s+Vg>%)$vOiMgvdD_d!HLC&ICqfK2nYa)|XYe;f(n)^|
zE1=N!=WhUa<X_$*D^wrfOuouXO>I68x@7otFL|UjK8s-_hNt?|;Yd&&5Lp(az;7Z~
z)L6k&U$fEYvo<{gFjO$D1lC6N%M@Sn{XkQS#x?#P%B*K8I5lL|b@cQysYjAY+&U9L
zMq1nUYrpvA*G__tcI9AL5ey%IiH;`B&5W}BgN$S;HP*WGUEnqybF~k1ZgD`sy{D}p
z_4#JDi`kMcOn3ytex4ZPrH_z&lsDDg=sWAK_cY`2g_6?uT(TR{B#%fLlKW%1`Jc)V
z1+yKFwND0ux3ql-*jmCpnm>IwCU$&-HA9!^a$X#=r}lGW%DO$c!QBzEzut9vYTYhT
zj|&L|Kuy3;F~Pr5Jww**-5lO6A$w=t|3<10Q<11Qb_}G$4Q}}R^OQ>Z4}qQ|>-N4`
zp}RQZ+$aN7`8DnTL)TY;#j!N)CP;7z?i$=(f&>Zf?gVEcxO;GdySux)1_<u%5L`F7
zvv4=^o&Ue*yO*b^e(SAjo86w-XQrpy7Jk7`xp_Rf$Ekm(lC97-gC+1dd`Q<!W|P+l
zegRjx87sY~;Ri+~bkWKJE_kWkD;hc(;;!H1)sMfqvC^&e5je#&R*E8do1Qi;yLogF
z#=%7+FZelt^ZOI-eiC0=Qbcx+_a`(l6X#j{1$!HQ5L80%+cI!(G?LfxEDJR7xGO{J
zwP2;M{r0qtO(*_}VWivx#{|>4@#qYVY)a`Nt6$hR$0n^Mv=dbB?AlT=wf(!kza_6M
z_>EE8JkC<u(19DQ1MUTy;e`F8R`n8@Rn{_D2Ti7WC3KQ4Lo@ieQs^Ksc0Wip{|?&%
z)2MZcsC8KAzw|HQ@=p}FTW|}0(tje+z>z=vrOt#X?y|uT+2I6=xrtT$P-wehF#jjV
zh7&{cs`f73Y2`)3k@~&Xb(v>H(4Q*7g|RI7-Ck>}t}tKgAG^FNDpx1GO1^UASd6bK
z>qh8VaEEDRrgGOyJ)q2{LV>ea0mJG@|I9Ga;n1ow>%KWXY4+$=ClT9_k!@GbayM(q
zl0q+QcUd!^t^5)$wRkmgy(Yn%m26C#AilQckOuHp1l58DC>#tgj)WXt*E&1;x96oo
z^j=GCH+fqKksMQ-z>La=edrvKiwh*7gM@*=K=C^85AG`$vP0E=k;V8-t)oJWd5A-!
z_txFHvx~w>(`M3ZZQ#i<n_nUWX5J@^*jG~mm<Zn`xzJkn(@AMOeig5$VR7j*I$qt9
z!G?Xq*hL3>{*{{^t}wKA%e}=ZrIL{vR+7N(03twP7Xep?Nu=2-fC5O>+Cw@w=JjJI
zm*<CG&i2!cRN!<zLO^U8`kMlM?9?mTl38tk9gFC&Pv?PXg`?O~&DMV4J9A;&pIVrM
z^%%395kQIB<}WNAn^<RRb61obeV=YBSXe|Jgk=(J?qX;wX!;#dvpo#fzhRoRBEWFB
z!UepKu4#@-VWopu7$5HW^M*~@M1S6jJr%a->L#Q7F84uDp(opYBRNf&CkG+L)}@)E
zOpa*KOhjJKO2P%E(02pWDo7XjrEl)Gs$QORa+^6~Tbiy8us<VqJm@poW2F!KB?QJK
zp81?>oZg>I;CQC(u2#!R6VGoH$v$s%7@WV?JE4Q(YuKLcBTPXvwiM{L=Ur6?`RPC&
z+F3MwkOR>#)J?)O5idaUKrQL-s!U{9USkR+yUS@1$5+hJjHz0%ZJvrY3B4363uqB8
zsCjCU@4I$Jsp<MW+YFy)>HRD*f?i!{2`C_v9?zdrdA_FK_7>EUZ6nd9g()YYvVzS-
z`vRqHKX5OqD5xd(9`)Nr>KmT$T8MB!@!qa_Sc#j{-A&J8<ET~MJl)_tc3|Dp_tT=B
zu!p>(y-U1R0Y6xn017@d6YxvcjJ35F9qgAMj=y1Luo6pXYmIF%n?X*5@!bXSTxzI)
zi*Q}-g=^3P-^r&w<S^;Ai|Z`0yy;|MSt62cLDcTt^TG4Cz$&HR=fKZ=)8o~xF^Z{d
zI$mR)h}0-MJnP;~g8cP}CWU`N$Ehl&PB->&VKtrPv25Ak7HK3(ZYbob*+%qd3iq)(
zzIO=I`$!I@>0-hYCT09&cS>yoO|z>w_~|Aa^uvAcp%9Y^N6i~VgC%lg>CBQ^f|fn{
z3K1Ik0E&K%&qZV)!-g{gBo`*u4d{+K4P{AJ!><gL+49(B^m0r!qlsfUqa4a6oh_z&
z+1yCm^K`I7zIKto3XN3sU9yWzYHVvlk$f{aY3^0Wk8f1!28XooXlyRj$ZT$^Mj@}8
zehBIH_MOmKxB3-vhc<JIf15z@acgktiv`a2tm!`;Zmu7*jSW-mUsf|@1oX11=vis!
z(Cr-KRC)TNKGP;)&g%zT76qG2(S>kVIz+pj=;{a6mvr)qEuSu5bsV?#0LqzmI|kC^
z9ookY&~`rW=OC}|c~wB%)cNq7inJ8YQYKb1m8hKfuGySide=={rg^RFW<|kxt&3zu
zP44qwwdAnFp=8;Pnz`p$O1|>gMr3w9-^_JD7T-^ig%;vBAo$E8u$3$?-nNnUjRF_C
z#Z)Ii$g<<u26y2-t@4rWQ?(pYo^r2w41-giGI;9A9g-vM#%#%Rp`1yP@~*GkZniST
zfeJFO3AMonrq+v@4@vwu$-}Lx;?_ESAy?R;p!RSfSKZ;*1^(4u^HSR3*g8Qa*S`Nc
zK@OMM!Pr}Ohg8LG&w?k=WS%f@>a%H**}<vgegn4g$J~VuADuvh*0^y?BYnBNw=)M{
z7?ASb_L_fxl8ZPnK`M9I0D(pXpI_^#e$~VBIr3U3Mu4CTpRW3WCc3@>x}SL9$$P){
zSi?1kwT?@bwPriXxpF@jD(kbs?(|)GHbu!~u)p@YVcP2b+uZZ)41=PeE54hye)Xix
zviJp(zJV8PW4)vA11}zg8t;*4A##Ai-MkN-5ajUy{P?59g_shrRF{#tJ^(pSEdI%U
zx7dif^uVkqM<OY527=$TLFaPJmF0j+A(DJ|cEk|0Z#{=E_cwP;7zX0G8>&WqBa>Jp
z<?(ldl^G=TM*U=7XhX0lZ8y-}K>e8T51iOR4m&E;Hk$ABBz{&W={6x80__p$fg^zA
zY0f46b7@8z+Kpr3AA0Z|yTV6pj8Lu{nS^gnR}hTFu$9_eNMWZKMHS83k8~w6)&r9t
zCJm^ipi<TYsbO2Ac`Fb~dfTFT+Yw6E+M?mt184ViVX5%qTgx0s!Tm|FBW>6Ymmzs5
zt0%ic=d=?GGOd2|1c?-w56ed^l2DnA<ZtYc!n>%X8q`hkaW@SqZ;d1TqS2uK6AlB8
zn8*Lp2tiYR2K6w%^>5nYf8ZbAZx#$4F<6T9lJ7{jBhNmX+EF(3yoD0SMap@Oj)7fS
zG^rOJCLzbOqs$|+qa-I+s$_LH1hPJChZK?)ZPEfzvucsTC>O#vIgLsyjS-u0d#$>B
zH+yt@$87K!p?U*9HJ^R6CB<RnW7dHULg@Y%<o*?aiiqvEDf~Zvs9tD(HC=dQboDgu
z0CFO&XzUcEyKgGClXuajtP0uWAK+udyJ>l{OC%q0#T$ImkZ`skjjSt;!%@P|yKO#s
z4y@q<JXY?I1<5HwSUayiiKX_0v-jba<c?oXFq6v~h^20Yt0)Ugz_U$bnC1_SNhl}B
z6#j950|RjZ7i`mWhBltTSuyZCW{MB**rt0OT9MdGa524eOm)E<*y+rn9<c~k(hi&J
z(cIf{5PIv#1{14C9S*2&c0kMiNXh+VC4eGWNy(-xV_Ik~9h^yHFR6IXI3q{bV<9-_
zX{iJ1#XpV$AR%6tM~}N0rN~P+DNamEi<t7hFWI66-d9?8c4pUD2vvFoL+9M$f2u;w
z^yqM`h#+BCgTsnY6;7FHcUWUrlYG46Yu$vcvePE2DIaeU=}X<g_ha6uR##D#MO2J;
z=hV-LFU;xa;$2Xg<I>n`eb6&fWd*)tilG@HT+ldw?cXk5KRZ5hG%dXlL#*DTqI*Y?
z5HQSD2C`EJj-*-ma5o70EfWg?QHpNF6&}fpL2qZDVJ&>1{x7<>1a$rZ7?u4eq$8)E
zE0i{>{WEN^(vfAGo1{Nu&{YShnAGD@QL_A0O}U!UQPU4GhlgNuQbxMC_NjS~wxT!l
ztw0GePFPDk4?*gPLHJK*(><yF17st|fm?iCT$hN-4l_p+jXb(u{0#6dYNlR1UEKA9
z;WIJyAg)%{_Nj!;2y3DAUr8mRrK5>!o-&^y4_?M|5Xt(1iYy|FQADm+1pDBeBdyMx
zG!!55H;wYp@tb2xB8{&B;EAkU(%`2_8g=x&X$7&&3+1C|+C`&iJPM|gUi+i=4Pq$;
z=2LdxV>zX1;1X<z5N34iMr|Skhav)L!hgv>;E(x_{=<XyVYfzd&tEa8R!jo`0#p)r
z1EngcXI%41xJ_A*8<T5Gri+uz4Mc@v@t_mh?XF_y*@9wciN40-PQ>DN>kNgPf#r}3
zXJSvcx5OsWY$n2tE&P}K1OAx*=s!GIUv|54_Wno4TpI`cB|VHGrW}e0#S+2j<b?|O
zm7)DOKK6sFXtF6-5N#>g$Yj{aMo(2v9K<{yp@uh}pKN9}K%4SaM>nY@`=!Wy3im&b
zgIqg9P*CY5n#9q^Q%d+#tM{^oh-5WTtHsf=j2H9Z_Lq!2*o8=Pv9Eb~<}~Qk+?I_P
z8dUV(XXYz4B;i@u<TwZYi16r^a=ecnH$Q*<rqoNww1@2n#b!5bc<y*oC$Jm5Y!}ar
z-|AkRlBvU2#=(nQ#}iR=YotW2GKm~S7*b@eahf%jTR$d-T{YhAg1ekdqs&9&MWLc#
zXtL>W5TRo(R0j?Jg2Ft3f(JBfn1Jg$Ahx8Uv}h`#5CA>$>WyLoQC)0o<4~+ig|`0A
zfl8l4)5D@7|9jIB->zlUKGiiX#(^T*jEij}F;V=x>shUpT@h>(L`4gelsxu%bzpW?
zv3Ef61OAj6YMD*MRfP6p2!gc%T{U)xW+<Y8t|7ga9QJU1x||c;7(lNwvuq52kly(1
z@Rf&3I7vT(iI+slUO6(&oLBAJC?ep-fktfq<6d0E;e7K2c$w&X{352aC*7@W29wj6
z`ge~Kt`CYLp9EtE=$=h%&N95hJm9WZA-S7SY@2+C53-^C3D}j#+RcPG%<RoOPWUqt
z-HP%~2-Bf+)}p6xms&^PQ+_vD-zyxh4;<q5<cvPt>V#ULPg|+mJJw`qAoV(zU~FCR
zqO37la<4?*f1<_z`hpsAUkYT)q3$Mb@1kH;rTTzb(K$g>sut;;qL#Wj8f*c$w8~~9
zma25DWO?kMnZs`$$#)N@0mA}@@ZH<O_;E!bpp}jIO>B6kT2)a!*T>V%&86?3#~GHD
zSc`Dt*3)8Lt~#f5!`oKIK|udWa)JON@0FIZX5eb!hBIXd4=jI=(7|R?Mqn#JmbWdc
z`<<0pgg8tDsL>(Kd8I|R>vx=<XS3BlTSCE_v-OP4d!`V<-?`o*3rE2Oz3;Q_;Jf=!
z+rM(e8!;{Kp|KDjr1)SE|J=k4$~ujVxd*ba2LF%LHnaSafd7~L!~X&Qn0z?o4mji^
z{=f75F{E+GFC7QULOggjx>vV{U_S<mQ6rJ!rf#cB6|!T6u0k6|s+X+qC|b2{s}_Q6
zi<>B?qQhA1wTJt6>R9eC@RL1TEH4hN;+VR3q?zy0WICbZs>XN9*zWOUI^V=qb?;a*
z{{#PF$A7U$e*=yoe`N-1aPS`tb{Zl(-E(H6Pi{m*rv0Ri&6Op$-IeeYp0lVTQq-?*
zQ8TKX!zpIKG^*@NwgkyJ1YRs3nR^>KVT9@u7O*biVs!Dgl31HSgz6IpRu4lPP$2eL
z;09oF_=fBWH<aZmfR3nDeuZ@2Xo&zBW`C-SLx;5^Dkjbmmg=gZ=RC|Q7JEBkl<E_%
zc}`1VCr$Pa-tHI#?9E%3G=yTT9u?b42)qG%1CP|jvA<VD3SXAxLA(X@KO^%h`md|B
z@wSenLU!@GucJ<v<xP9X#Oo8PqQ*Ds6JnN58+kj$FH^FyMRR;a^u{u7@@bM)!zsBQ
zdClXk)$mk*bPt%jB#$0L*|t5Fr#kZ>Uous<cX<RI(bhM&!v9cLhs$k#)z#WcqNd+n
zRS9u7HwSH3Rt9093)R(18xNS50FPhDuGXWLW$@?)58;P7RX-diwW}jqjE+|Lk5!dF
zH_V+>x4j&2mQERy!kdz$-8C2w4O)!(G#GLJBw#B)csKTKqIAFiZY)uvwAde4^Kb62
z5%3@5Z?v@^hYtMG^-J`J&&6$%gC702mMrY}j4Jr7BIJlpbp$0!A!64-Et{|oy_<VM
z<fBO9$@ry>Zxib?od&8_q?ou{%#ok00_T+3fggCzRG>$m8=w5{RxbEg6HhlAJyDu=
z+qxL4XyV>IS-GtVfOm#z*ZsI;OD!NnEpT#?Oyh(e>Vh5$-Y0sO(8X;08klnV)^uDv
znTOZ_JUb`F!Jch@$8?-#G+jBFr-<1>&R{RSXOt%}#R2|*IjFdPJ68YWxcc-vult{P
zqS5rI-^lYj4DUFf){S!q2)-#^iKFRQ{iS*38p6PVJ?X1ftu}k1F(W#MLrSsNu?ZO;
z7rP!e*OmHd27WB)HSME=2*TC`QiQFwd4Pimc{)Dc^J;W%cu{}~5D{)aNQ|3{y{9GT
z?Kl#WkF~_Yx-byYZa-)|&+TS4`ec8wgaXVu*ByjMoghr{WJ9y;2QAO;2dNEZ;A_Q#
z1I^9EEUx#1*aNt)_JfR><m7Je97IC*r9e9qNPs`zPQUdN2a!%bPzxzi%E!|g$wx3^
zkPS+95NYKKDHY_(_i$<gcK>cd1k8R=5SVG+x+eZrFaEBK(x3L7|5%+o+YeF!c`^=U
z;T!UBO>=<*8c^loXlPi!XMuaFkV7#3pI&Z*i`xV@pwoO;KI0vkw6Gk^H8KDri^DL&
z5EgpbkD?vr6ua5Fk;9r;=wK8LI6mF-&dc=cjm~*f&IG;JsW&~*#ZMO$x8Ahi_O|ys
zYrUkWM96L~E`x2sBJ2DF7e6<nT~LDCJ-GknS|hypiGu8QYx_^&FAKofMa%1YpRg;g
z{)KnL>kGADY(OjULv7BncsK=iv_!xC>#s+ZKTU&zP+|NUb_*CeNjHv;(1mBOixI?i
zvxQ6T`$8=eEj4C&q2b&`bV}*;so^AteFqlXcn~+n&Rx`5gExP{&BrE>euNc%pX+t!
zD5wUNn-zYv&@<-=*cE>A&$r>#Yiv)>QMm*Vq`m>b%(smmVv9d<4cg4^fJC|;2n~<f
zYSmyr;&AQKPLqf6S#AX`?vLz;?8L@~D=-aSMt9?9&Zexz^$I`UmcQ2W_vmajP7`pB
zt(N<2H4^VOacRB-Q6zU|D+TElL9i+ES%D6CyTY%P%2|v_(6yH5F$&W#+t|D&;xyxo
z(j*HZ(zKRGI(IQsx*yDC@#Kth*~<-X4!CXSpZ-a}jq8KH%hqVrIRW>nuilPah{ftB
zwZJ!+KEK^2k9X92t>S;W!3R#jwO;P}Z(Z_G5n@38$`#TK(+!TKXn)MsI5O1^#KAaa
zAcqeHyqC1$Q2Y_rh14;3l?K%Zv{v9-M+{9v2-SxDCI5gw=0Exm57sOG+0B7}MMF9F
z8!``w)R$1ucF<QhPc)cdu>tiBS0~1(hP_=fwS#Mf)8oh>o?ka$CMkwP7SSfHE4+L;
zh#Ne!5O<x>{KyJ|9DD8IELRAUT`vZrKo~<J8L^%j*W7@0vd1_(aOi_WoG%t7B!kSG
ze6NsRf{@Ry?mtX=g*@57V$epHLedEq&>QuJ&C1>*8(w-_WCXunzaQ1#c<5pOLK5zO
z;2$=<*AM1@d?BYG)RSPHmLTRRn3vWMuk&g@#m^>$5Bn)DZEQ{TdEfTUT;1e_@wdA!
z_l6aLy2FZoLE=B=zgTd<FJ|pe^4I#Wq$B9EC3FUKm3>c%D@CjNh4<4Jlr4m+E6?h)
z(D-1UEa{f^^PC>*bt)%{ODzCbRf6}iACjqxBo|w0IQaivk|KrRU~#OlSONiSX@0cg
zN9C<mF2`@d4moEOAIE#*0kJ(xiuQv^J?f&+(yUBxO~&^EoPs~g@fbS{Q>G~+FQwZL
z?!B`TA+YA3F-C6D8^7P#$<>yhVcv|U)Fp$~;zomIh=#>th-NnFbRKGu-cUrqglbXH
zNR!Wzj{VV!+XECK*!y5CqVs0SmNEUa{ibmm%20glP+*)4WBL=mv3Mz$RZ9n8WNyjc
z<I@PoqCG;Rjz0re9HHct+R_XL;cP#aV>1o^2G6`!H8OOLj;CM4F;<0;tY!Tta@2wd
z?8xZ_*@jRtqp=>Y202Lx9#r~0B}Rt4N{+mmvAsLC0t@y=ya@1pg#I4c2nHJqdhQ4y
z3Oklx|4nucDtn{g;P||%Gv_VlzUzq)vB%`V&#M|3FEDJI86diP>nGqhJpgRO%!>C_
zIwZHpy{f_YI^h(|9uo&#y$u(*+4w*_BI^~vbzQ^lRgQ911LajNL@Yfy@IZ2GUcu?2
zgVeHJIwCQ|_57VUaIv^FJQfyCQ3y#<2(15z-ER}js5aVdQXdPogm}f6Vd1|Uq8{A)
za2cUfdJaQD3aC{mE31jH=%^d}ZvHtBXXS3e=E4owW`^V@+}e0E!be_O#ITk1GC=O{
zx|&#Uamb51IeztBu({opJf^~p@I=?~A&Ar|`Yg)x#Nky!&zun)Kb=%d{+#M3QuW31
znri3lk~`KW=>$gvxLBr;M_T3Dbqg)8X=}DL)=wUs<ItK%P8lTJgVC?GUFCf1eCtJ(
zae8vq5KJ~L7Z}o&k1?QlNYX7K3dTu49rD$6g0~?d<=U+e&p-bP`P5M);Kt2E6u(&~
zm41=Rmw__9uCk^7d`SHADEKr%%*D>L8*^*aoCM{Q9z7z<2rJ2xgG@Wf!nUomThZk2
z!A58)?7%-J%|DJh58rP%Ce&K4t;2Rq+$0BHQME^lHyW>D-{O2ob)~UzIea;PS;vEg
zVci74WFX=3wX{CjBJoD($Lk6qgX?(2wMZSQHK>?*D*^z&A|^8FRa(MG;@m1H`=UDY
z&ZasH@^@)q*d8hIJA^GZBOCh^k2t&O8wmgMsNv<fMEk{?-8~E5uF?hDQulOHX;E!q
z%UQmpV=Ut><M*dTneT`T`BXvl>V>1Aq9ZEsQ=(|>l88=C;Z^bv>s~lr(O7QjmY;<L
z@;^dNF_10J=N!|`1XDRJ1XElY@T3c5Z3kVW3S#U`sh6|tURkWoHVvjZGY!JWwfZVl
z!C|?3P2(}rRj_R6kf&|eL(8Sj%|qyE14g&pNiFCixlFH8_?8J?+43jTMW;6viKkxm
z*^<jq`#3{sVL03$hNIg=3cj30`P_~Of-VK0PxphfRaJTGq9<R)@1@G>rbtPY0~+;Q
zI?;WN7d5pfmly_Psy<Whpe79*8JYPACDEYTm-&69B#kdwDR5Ro0_1$)M6rO?Qu=<A
z9h1+ay`p2AW+u6Rxl}rKd7uuQHuaN8gOgsCiPuzZaaP;kw$<4o-@SUYu2!<zkK2@S
z6N*+Q0xygQ`PS%M;d{Ir_13Z*wf)5stM==tn3NCkMh4)cx7^OUQ%$~Wvp7eDxr@_f
zV1{2kzWgO$v=>Fhapa!P-WevEUbB^X<o>Dk$kzns5kDwA{+2781K##00qtRG$?3@4
zp2H``1+I^-5}y?bcHD@@72Ys}k{UD68j~R<M#DKNLd(J`8lVHHg1JOB17(e!(B9#;
zyp%Ri`Vy^Rz_=STO&<wq^;HlRGfi9gNtD4!YstnJ%zbu2yKog?UCDrwaxiaADGxk0
zg>6EyONJ~Q*0CR(_EF<}Pi+od>=f~%30RCq80BgkMPHD)p=^kAvIC|xh(oK-o0YYi
z9Hl<u3^zS1psoo&hn_INj10{dO=F+%KyPu>MC<1YJ^N<S4&A-5wNqDC(!DAj7~iEZ
zKod5GBgun_mb4KPFpeFWb~bpkyQ{TkC-z!!PS~JNX^xdhB$|oF;ggU`EfPoO;L7!0
z=on9D<&V$nh@8*28!uJ(25-b)lra#L+R)x4yM52xmi@X7M|Kodv#k=^p0`6YELT64
zI*IEq=iGylLswq2&kH|&d!jZs=YmnOEP|T)@ogk4bbcAehJ^n<1U$?_Su$;sv>0M(
zQ^c@zS2Hh#&NSaA+Q1tfrCBB&tn?1JB*YkwcRd!i(dQ&47H=nb*x%`XC5-fSEa|J&
z>O*yWjW41DHKkIA#iVbYhF31NLPwJ83vG6-1&IKNY(|==NQ54jjc@<5GtLT>`^on{
z#obv6MH4~0CV-J@(bA~=_5P{lPeU`ZoF{;bVkM;1wX1=({ebStcxiC*u`?6`nbB%N
zES{29i_+=W7V9|;RHC-q{3asSR&-IaS3R-RzSLp9N<hP&Sz%vPY$>EET!k{9>fXtU
z^}-76jycJuRFY|no>(<>lhaT~e6t@$Oe*H(GdzG+be@D(I5OZ0ch74@Oh&T<K{|Yb
zfw&l~#4!mUq3@rXAWL8-IL;6<BeIpl_0M#^8w|$2nR^lu+UkKB3QZJ<r?)#48G6)u
znA`>Gv5)H=Wjp#QA+rn_q)Vfjv4Xb}rjf`PD43Fn>*UsXdOJ+)%zSy$aanvK3v;>g
zeE8C~{b>*PNw3II(h4V6jd+*NUZf5@Cq4EoQDaXDU7696uRPpA2>xWI%NX$zkxiZ+
z{P>|-k_9V`P}#KaTdSs1v(vA&>ap2j8lv5ZHQMU$5zmVN4#AD`91dx4WLA{)05-)$
zPG#V9zk}hY`(!UXxrsID9YmTeHvh__Le>U3=HK(^l*Xn#)HsXUhht2aioQ)<jl@Xu
z-l=Mydv;jF-KdmCbn%E-DR^eqO9lz2k+ecTVYVhflS<YFyg5WrVj5syR;=uUXXbtv
zV>PR!7HL9s6u^}*NE5Fj)~ZDr9n&vB+69=#&d{CsuFJ0-WMfb7(p31eu<<hSa*5LQ
z1R~t<Yh3NK%-(h0<#5)ghFz{a`8J+77Riy=_YCV#Zd*8fek0m38(l$_VPtDvb-@p{
z<PW(Wf{CtMqgndiHLubOMJqja?1K~;+^iK+$^Nu&qO5!y*GFEc98UDe`ji7H1o0n!
z%TyZX95P8G?C9I6CX{NGfm)lJ!G7k)R5(DinySOCeO4vxvauC>$C}SaOtNigR41CY
z^aoopKZMePrsjy@FAmCR^m8H=6eu<na2iOcPw&QdINi##<cYWFEfN&pj7ry{b&>Gk
zhtVD;8(AVn!Xeapv1%uLSd3%Cx`k8T6Oin5DF}qv)HC#;{(7Cv<NpmN5+ARYAM&!V
z6S6{xWG9d-s6NSD>X^iKvSW{;mL_-Dq#n9Ny+TUHfzo)HjnFKgp9v2FAbqjrbr-fN
zhN!>iK<eeBj29;!J;V0mecvW<v|H_T-+u|djBj#$o{L*x_6{#VbCR6`-JQQY-GiTZ
z7IlH{H%edc=mX^W2kt4(ROha5gFn~@22`0KaZe;&x0`M~j^$ydW{DMalEO}RH|59n
zzt{J)aL}p$I(@I&X<m$#F8>jCd2$@Nv0nVW`Zx!cFwUu`5lzA+Wz<6`iEzi9H}C75
zaa38j3l9HxizvSNJd7#dQcd(?({XRKWuvt>fSE>JB~TP8spI4x*htX0OPlqMI()Ee
zYK5h@v?+}@DNUkGcxKw-F4tEaOSQXt&M%4`{Dg<G2n#F9nW;v!VS1?JEnn(463ANj
z-H3D@<QPb~E{l`o(#705*r4+w5vYhC!(!yOwRd-KsszZ9C+5aLo!BB$ed<*>mSeg#
zl)2i{EF5)=S9y&Qy{KDu+w_Mw^IXPFE|N`I4m%}oN6dAbZjw6|Yj&Eke%16$h!mFj
zB@afp6}7YI_5wR+sJYAX6_~K`jlg^i-MB$G?TOg$tRtx`&4S64H_6~vbZ~_X&p;fN
zY(>YzCX5STE}oQYeV%3}UQYF2uCRR`%DO;l`)m7nj2CLj9QdndHuJ9_lBkC{^fE>W
zDL7DktuXM9{mOBB3pydWJ~d5M$w93884qGEn5V0uS?i#!Irl}h{&XH|tW<VfKw#zX
z71GWv(Psp&FqT$Wl6n21S0c+T;Hx5^h?=bk6%13l_s96uz2;V-h4-THCcLoc5*iDM
zoO9j{xAC@Jl`?QJ`|AGh+@~IL&P0!(Vjf__NCfrqE0a>-D1w;v7z;U(rsDAw$<_vK
zB_*pLoUXJ)-W<XM#E7UVX2WHyOvg}R0dKaeO__D)5i8R;$RQ731H??1Y{oRYKHrYF
zcJtL*GY2^N*J!*?X0(J^U|=oO!-Bm{G#8hAbE;MUu@k2%8p+lw(7miTAM~!CLZill
zE7}>+U%6^fYi74|tF=Y2#S7k$ufO3u91VSVz^UZJQDJR;q-}uzj>(a6-7d%AM0Gpw
zGR0wc16v?JrT$yde7uLE=y^$m;(_M<7VmlFAXuA#K&=5sO{Ny>d0p$Qt=#$J(E2Su
zQYo^8yQHetTNOGSm}6<2T<Qj$vTGs4w^9wW6=4uLoH4WWvu-n{B@JrG3~cmu-*F%*
z`q?!Nb(o~XR|?-XQd+cj2x0_u$QorefE4pOKY3Z7)FcmlZJ>j_MlyIk;yR-%E9lsv
zp?2{G575$ZmhF?1JpZJCdVj=L*9^*>0cx&J_&lX`-G>Q+9zD=o986<eLZXCTQmM=o
z;<7HiN@}U>;guYgW~dR_uy^1MDKK=S>5TIf5=IDa*pP!kGD#wzD%1RTE`fA}WSLPR
zNSLCPta73>qsBx$7?`lo;9q!~<&$f#ndYQlpO+wyL5=m0LW30CX=rzXSudZ31MBwD
z?=0Y-{Hx>ZxiBk(nP+!^I><~Gsc`$2J=U!74b4MLBBSb`3R@SX{rRWyf{OxCL8{WW
z){doBu!fyl$ZCfRD88^075dmy@hY&nGz^Nb<=e*9f56M`g^b_-{B|1bo1RLc%<)AT
zpDAkk+)0wVNI&T`R~;isJtfyp!!Tp_G)mNoWQ<+A?{=eFt%k%R#TGV&5`1N1Cp9Z?
zrOGpOfl>qt@gi!*YAOG$tOuW_2K79a<JfXm<I;3`XdqU43QC>rTS$zO3%+tZzhjn0
zM^H*Dy{A3&2AZW8CsAgf`a`y6ri59JtkWrRL~Zj16<ZLA15zz%!;;7d&Xq*f-^n<I
zB^{9ynr^jftsVsiYSk59R4365%D+w8D#GdU4y{>~XVIP2uT0@+pGXYvLS<Z1j<`&a
zob0q<Pd0Tk6xy5AK^gp%NQKig-Oe0eA5(Y~<Dja|MAOaf!bmKv@>tRU0dR_<poX^Q
zANlX|#8Ocbm8nG)z5LTI@ypreW%oB3fzhlXIsOuQ(#cW2p>JPrM!idZJkcsQi^t<e
z0oaV0-?a_(NS35zKLq>1W@gng!9siCFiyyj(#i%>%3G-ilVdUA>b$Ov2k_E!UoWFg
zI|8&Qos=hOf#~aLX|(C-%b#5AwERYUMD4I*1s2p?{p<n<<BHNS-qFD_Lc=06K*Q?p
zWgHileA_vsxPJ0Gp&3Zj&-s*r1rZ>w1&azRs|^)K$tjxfSbJBHILC>;V@YI!`$NAj
z_(f-&KW+Pt3E_F;`E%duJ{AHI+bdOG0B9dH#UBeYf6QnK+bLIaPua0o3^gXw|6q?!
z+JAfp(SPZ$)+t#lV7{9czVdUafJ?jOF<I-Lg1>U*x>x1Qoi0Ml`?Zkkr}w9{tpMW;
z{XR~P3(vGIFaA@ZSesfTltu4_PLG|(x8SGUVIJ4eg80d$9)i%dd5OBM@(497NO($e
zHdCegi;N>i-eGE-^?EyY(y+0G(5FL|I7?A3=8EvT`FtCjG3ydOQCNisAC)0IQ};MJ
zf{%e3BrxjuNk3<X2dszo&OP6yO5FlTIr*QGP9VLx+}dNAgoKF{yM7>PJ<WIIKG_Q@
zwRQSo6?lw~y|e3-q~oa2Z&TR-Bqc1QaT<FWc*Tep9G2gLR5M&jsxGh?R-&q=l~Tun
z!%UG;n)RRV=Q`H)H*%qau-ZQ&>;~5B&3fd|$+RtN1EmUe4>O#nnmYg;c#tF&pUroh
z%#lPa+dr1!X<ajDiQNGCm*ho`KfW}G*Ek=X*K`z@(Hs{YS6}7I%^Jtz6}t43CXujo
zkXN~zcZC*Ud&$Y7m}9z%=<TS-sJWNv!VDc(IGYe+cS;_c#|&T(M0&L*J@F^%5m+7*
zl@#T0=odJBckb4%rE>G~MdHbDosehWraIETBn^GN{QjnxAFJuO&yJe#fd~_vr|E4Q
zzSbFXMJhW(%g#MoMQ^=jC%MPP)aejW!>ipuylMRm!Bm!tuDr6vO4H@Jbxr)*<5x^8
zMjJ#UXLs|SAy3$i$8#<31)w8<cw>CGPiPDuv@U;4BU~sgik5Y&f7d^)pfQhlFyPxB
zssBOem_S4;Ml=^XI^vLQy(a=<@DU83IJAiXtWEkgIVJ#WIt-#D!dwY@&PVwCHfuUW
z%5dEpnwG(bRm;b0wQwNw%KZMKnSbn#dp(x}v7+fJbKmnmqlMbgOr)&+BOR_5(?gGE
zvh($=`C-fZX{pn2!tyduMvYNa$Y*e69qRnIy&AK0d`AtWpVi%hu_iG0-h0S8Gkv%{
zDywa(83HR7Q*TQULPu>x-ayjX;szdZFs|jJ2atCbkN9Z8!zlRc>-ANHLH(wr!yDqL
zrW<0Qz=p?T6o_u?k#LEf?bKEEW?cTN$q*fX<F;uJp1<Fo3H%a(d3)Y%{Eg(}oceBo
z8G|4<H26!x+IcqRsa<_9@g{L142PySVfy{4Y@yzSQpMd5#Kgk|5CiDp9njj`MZ67v
z8Kk*<Jz0Nj08mcx_WF9mTpygrj|eO>vCsS|=soOYl!fawj%J{Y>(gg*I>i`VsEaI}
z2F5niazW1a^>H~F*2BhlDKb=X0AtpyLU7hYb9oVuc2N(U<=!cxpqpk%a3yO~KZBgR
zB-?P8$EK`<oZBSZ@RsMMDuZrhL8f2Ts7@_*bghTmaNN{?L%kRmSuIKq&6KmMJ79;i
zx>3^Hk_m^ioBxfqG$(Mpa&4*p{YIW{xJ+oABnvAI*NU!8TbQK_3y|@?ka)Bo#dII0
z?%dzS#6H=XxN<ERa4Y*Vrly-Qrfzh(TR3)l+CBM393RoD`B47b9lGr^RJh<&{Y#bI
ztPI7aVV}H;mfG`Ut<*Jl)}>X+D_#GkmlylQy?Z2(bI_GvlQh+sezT*FJS0M<P6gPN
zd$iI8Y(&khzf8({KCbgb>Rqt)MC$vanE!1?q<LcYs@r*D_We;T|27lSJWYDlojpzZ
z{wU6Wo4aQBewSOcgywf&r9c)NDJhT5wQ9)RMISs`06Lx(({ln3!0*`Yx_&iXs|C&t
z@@F^o7Bim*o@4)MCr#(kH9v{IM$e6EIZS2aHp|DIGQ-ESrZQl7lk^~VVzpOz6P0Hg
z<wf5$aKl*}R(|;&Lx1Q>ofVWI<3lm?|AB|5J_RxNwgd7ixi@3F^2@D_DBjUTL~UMo
zD<!w#!4%WIx@2Bt?G=_V4!2>YHkS=6!k&`vZGIQ4<3lm0KXk3G^q(4j!$0iR!i?vf
z$T4Yx^W#y@bu_Y{Ri~Qd;ikZ6QdcdMlG(E%?}}hihf4}@TkDCAoCW&Sr@Z~87CUo6
zZwO6=J40{q8_c_eD0a%syGUJusHua${NQC%ZlA<Byz}t76eBi@`)yRVxk}IR=k6jb
z{x5nq%^UKO3zuI;4kd27cjt<khF?YuC2s03{LLC)odtP;KXqnLfR6;sW^q@&V7uNZ
zc6&aEG(qC$GBKL$mL*<i(B^Tb;P*S@RBnq_Zi~|YXt4R;%z7Bg`KuXum0HhkQcvJZ
zAkzbIx<TZ!0r1>IF@jx8_3GxOtN0;+sXNYj{RaZLn%3Rp3%7bVR(k!rw3}cRh%xL3
zj&92y><5vODmeXcmkHvn+p)7b0)5%@KMGO*UnY=Jf9_0`P+#@@k3#yld9B$w9oc5v
zDN|rY^>wSkQcfoA`${KTpWEHa?j<aW^a@sSJy7(lvWYW#uaT+b^Z{wb&$Tpz>kgt9
zo4fPFIdmkGf~W5$0;2wpJBYqNR1j11kUE#A(}24AU)B3>vujA5&68t5UHPx-{kPdR
zqz)b;1L|sjRqwye&LMU1ARACu{HuEZZMF<x_bGypHBjR#vad$xK~w$~H7%f%nh1?=
zGi-~xME=f@Z*CkPq$=y9x}dLmt?mR;RrOJw(Vx5e3xBg5Al0nBGW~7B>t7>?aA0VS
z%Jn<M{SkNPmd(QAh-+Jbrvco`fUEjS%>N!)1p1~rKYt66sm_1PAJ<Q=fnCL`yFdyH
z{kd&yB0BQURHCj*$VxvL_op7T^Et4KJ%*{$=0)x5u3-6|K%a6Q=eHzNuK&0Eap7=n
zM*yDs*}aV{x`cvlIrYo(pTq>}H?pU#A;Dt}>eQX|nc3S2uZtyOBbf`-PtUvl4eeaj
zsogg?v$!iYl8f@d6;gUuKYJUgf5pm%cm2o1jm^ga{L+kxvjh}E8-=esmD@<Xk%6ED
z$M%@GNUq|5Ux?K8B3G~vUuol~G@;FbvjF&mIe(K7QdPQz#M>$DzNpe3V+V{o`_P9E
zK96u<+MvpAm6f{w8nC+wuDzpOscAkO94{8u&vUa+WhwXSY?oDgd-}3t|8bZ;&smRm
zrKb3BaJ^VqJkPB@m6iOCGTqZ314pI)$1(a;wwCV0!S<iBTJF`AFROk<{dXlE?oX|&
zRO`1-a0ty(c4`nt2@{xztw*)$Txjl=55V$>v*LPnGVnhQ)M-6k?$<JWosEXpnl!&K
z{OQ3Wx1Kg;L4)oKm7ufw7wpV~rn<ENaf&fz+{7Z*fFjTfQ>nn-*GU!ftbKq*X5lt~
z_OIFm;QeF5%PU{9pPtWh$giExV*XWUvq=A#fkl;WM@_Ch?<b0zg6oPzmS#3j4i#=3
zaXfg#`3c7}kxk@((I<zKH;${?bop!|D)yaBG#g3jr_#f>6x)xn=Uzkio%x>nf9UX2
zX)do;%{+j0L}3X>>fXG0s#YGrG@>x&ALEb5bl!Y<j03OzoA_ez_OXH|VPuuaxf4z&
za__?C9WRFdA2O(Fn^NBtSklr^R5+iRs_kK60W3*rC^G%W`0LU1Xtl#SvS-N#k#Gyb
z4x{*8`e#3p;0VI@|Ak<73r6TssCj=SZLfqUGj;2a!p%(G{Kq_-WtVTqzIuUN4f~*A
zVr}f;Xm4U*1rJ6xh8FNF%p}YtzW@gd4-d;fEX!Y(j}M+n#m&})gh|1`%mf~+?M<v5
zNq)JN;F*+69BiEIjZ7R!z;PttKPClx8zW^CM-pu&1yL~)CKVG`M-nDUD{x+szp1e9
zpGYwqa5=2M${`UDfM=35F$Ne2+qjZw|7s97J1YqX52r3XlL$BrT%!XC&+jV1q5o<4
zue`q+&c{c>Bx7Q2=4ejB!uGp7CNaQgM-zJzCb7>3jwYfeMmEMKzbg6LbJyirFYT)G
zHmk)ppFa1`MB}wTvAYQ0+r>cH>YmPAkurpSvqLZPD5!|z{NU|HaZYO|$G1_Qf^-FS
zu174MFB(c#g1@_-QMNfY_7W%P^LW0u@of0?BKVET#^>(+(>B-3b47EL&;3`AiOxio
zdvy>f&F3X<T6*LZG`4`#<KZDq`uME3(RoRFdy~2TeAd>)B>0to-erHoqKu}~Z9$jO
zW@Bzv#}}d`=qgjpciF+4DR1y@DvFFn^o1x}A%p^o@j_@LY;Pe8k&LDF;ioEGkZlT@
zJBl_gIK`5xIBlg2vc)|$1(w3TZvIXjxBB9JnMc0oQzkx7ym7Aolopj2dCLdeMik5^
zo&<UdZpwPzJ@t9y@_8J2xsQ5zQUgVM9M}jx-8S9b^b!XhtgfKEJlvc<WwnFOP;7i|
zdgZ~(eOZOdcisxMah@I@eD9V$sl2!~<ZdBIf^9|=34#qq?34?UF00^4IzL^IG#fNi
z8qOo9{eZPQyY;9HjcG&+VBfCI?g9CQvfK{YT3df5>E9Yb)3I|4**Xr0Z-=Ak&p}^t
z2_r%4#`R%Df@(#WR*1GcDh!JL0Y&E)>}X$d+PVTI&3hraH9l4J9MZfE+9Dd=KV$59
z#EI7V#2(G<5Z*g}MH7^a%33~jlhKP&25a#F%~46G|F|soeXAv$4oUYug>Cl*biFq9
zBStjqtn3z11p=-V^E(x0Nk0+reZ(RsB_sv`cFJi`2D?l>B$o2eys#Z@$4aq<dFmlR
zB5cQ(J|wHwkSg>dVJfs80NKGoG-DXa29qCA>w^EY(FdvPv`l1)(zJ0&-02abqsgLT
z$EM)K4=V7}ga_}96oJAm;y7vfV-TcPSoG7pIWnm<4a(|L2++bh;6;ER9KCJ?5O-VG
zlXm@>2z;d(O6g!o<_bGjUx^l-+(MPB#oQBpN#-izdc{&KVD!ofCNFxFG8@3wJr}!U
zCN0AMs_YQHfV&Buf%J3^;tNKgqC`@1u?4S+G~N)B@+<S!J!kO7bP$g!4A3qZFiN)K
zzIn)}`G`V}H1PZR7{8K(-%0pkJ}QJ`3RSQh0ID;OO&@ocg6kPBGmr0KUNMtaBzjBS
z$UpQ#iAc#@^`je2!}CvaaW{aNaYH-Va2svWh>+fJuXtd-Uwgc^8<QTi8yPz6#T6Hn
z8y-v#M=o8r=CDBJ)X*y|eDc1Z8`5elnT~iyCDxwy;V!C+C;_hTc;U`PlQFgm*dMwj
zlMA{?QPFu6s}r|S)y-+MrKg&1)7ih@PD$z--EVfcBA-uJYn--7uF+e;pR+>=^F{dU
zu&xyayQ)7P_`)(3uzPkzp4X2Hg(nS9dQkf->cNW)%0jy#y1IjFdjqa5w+Q1dBva`J
zIq!gp1{2K}w6y{fOaJl@GDZf#P*y0%+%ZH0D^vP;-onw;p#}$e@Xj8;rhN<^US8vh
zw3q3+@%O}KeutHJ;|?+Z?rIc3)re1yw|hpC8^cKc>h?`e^&qnhT8UBvy(?ma^S95f
zVkw);VvcVdwHpw=xeHU5ONpv*d8v-TOCrsDnY)Tu8A_*wzsR;QdCTmQw7&%xsCrf*
zJ?hizp>6`3D~*Juy(aZ`=j##o6|<a&nwI3u=z2x;#zs{%O*5x?IPWrEm46QV>PJRI
z&CM#}oG+Gj6a_|Sk9r{OL!u%=n)iZl7%^OZ5rb;?51CFAyC;|iKLN(ih<g+Lp$e;p
zF5k~`lzl0tmI?94tmb%FHD6$M0DM${up6s#g6g(sDQ`(ua27cU8&@(CytlL~K|##&
zM3`2d_z<i;8qLmI)&y5Vq%Gl8pwcuy8bWyzJsShl^L3oiQH0^!93{gV@13{%La?G!
z>-2S3^W^m+px37We&mKa{xzK4aqd(kCcNC>nKt>JS~RXYqDW!2um%>t%yG_lj0YTh
z5-q{eVP=gSvnWEc=*Wyg4I}QJ4@RvVx%T#JPIuwW4OMRCVQ!ybFNZYf!?d0(=`|<v
zLLGDHUao}IbBo<^l~WsA(MZ>kiu??d84V!6=)Cz3>@}_bv@AqX@*3B_i$?PLr}I?A
zTl@_#b&0&Bi~4wB*DGVU)7A^Ut%Db8AUReiUg137Qt&!?TP<ci#_rIWi=DBC@FNR7
zxi#WQ`?oMzoAe&(j79j|(hCDf1@XyT-9>tIUXN;Av#UyiMbVO<_sED#J_RqSimLP{
zos?7~C^5IGUvLsGQ@^anpBlbuVH6{s=o1~X8<PrC*0X?jb<l?TMBE3Q{gRk4v8DCR
z#Ex#z2<{ajc*(Uc!`Pil&dp*m{v}NVuC8fy1FElO!hn#8Zh^N=?622PzYwfMvOdIj
zV1$aN&qBSc@{E7Qd#kz3hY|M<rY|A3Xwx)?Z7YcGRdu1lm;0he%99rLR!WQ*S4yZ5
z;#4v`WDiK0uOa%vve-=lWN1|ZWQIke8z*t7;Ird2MpQsUs7R0V*GC==w>?9pGLb5&
z(Yzyzww%B-fs-I$P}lwb2IvIX<EM0NRLWn-WyhRR*kL?4$$%;XR30?&ztd1lsV|g9
znBLEco9-7hc^w4fl|^J49}Y*-D}$72@xg#4|9j47U84w1Ci-KxO_c$SgVqa{IqwNY
zF4UAei$$$6!;Za{xm*nji4-huCMk~Dx&D){b4u!AM`z(g8e?uh!>v)9j?Cy)@f+>u
z)e6HBIME1^Uh{_5u_G35G>eDCq8jdQ0)*${_gSSrf9osP_Cnu(cfYii*}Fw}_i!ia
z(5VKkxx!)OIYvmY6oleyiw|QAM1&>wpVn%_)JthR%GtYM9VM%KEjhDo(T=e;zcAK^
zhdJ+;-+qWF(p-ca_83mX)}+%G^Z@}=4VQJnaWidan8V>zMquR~_cGUDQvDr4P5=C*
zj@bFq#Tc5zE>>hIf_C}QmffHU26h>vw(z;vmggqAc^^t(_{S}C2)-EsUiE!EOJtFl
zwyq7~U)St&@HP9!?9}Js8T7ca@{+u}@jTK+clxvADM_&96SwZ5vbMeX;hL--E-O7(
zxoRW}hbgI3gOXHVgJiVySu^=WAgW?a>Z7}WVM(GXd$uI0v31hcI#Dl1#a?f2W{?tn
z-H3@8DmvSTVU=TTlMvi64vR~g39nIt0eJ(tt~c-GP%^fQXPJz4wn>&-*3i*f_l$)S
zljb!9<gbVA*gq3)mnkQ$_kWS89@hl%xlJa7;|S+|jNjbdPmLhsC3r(m<j~i{%^`<F
z^#%hfMMZ-;M3%c_r{feZ_A&KEzP-gSRXlG0C($HPUA<)5`v&9=OKmQc5ET5xQlyW~
z77k^yQlk=*B41+BJaGjJWzS$0bH&TqWj@@d+7qc(IsqzmMWQ_lX31Y2Nbv|j<%+-U
z4rqGoG>{R8x^S+7g!?*ck3L+(O2bfT9{Rj&t_E8J&rBk-ZCKW*M(MTYA#<rlYcO6B
z>9;RGtDQ3E>sUuC+A)r%&6T1wX`^n$8Ay82#o)-`r8KlcYLGJ<Yw#?iJoc4wKYGY%
z_f)WwiTQI_NHZqr-oueq$aKz)eVQkI)wNQJ(aWcl7xX!FX6x7>!!V6B#_{dz@9e0t
z2h4A=_=|=ERV}hZwm%_gFi?|WeNGKV<8%-+!6?{zs6ZoA^JhCwZ3~(~9G5+znBPo%
z!V7!Vt;7PDGQ(c8?!M4LDtT{(8o37<a-^n&yJ>`!=~xzSYgjF2Ws<qHyoxJSKb=@h
z*=+pLw1m@@2SADllb%~pz{;nwYWXh2IU5QchWE)~Jt20a8j`TG?-cne+X2CHUd?mH
zxni%|X6B*-uo&Jfw1v~CC*9uv*2ab5oQ3<_e2octhz4iRmVrn>U!&r#;ZU(Je67Z0
zq7@VY03`yJEYe0a$E3<qbQqMq8XQ}QG+nw;tzt#?{jL8gnJ6#3pJP0%cIYzBx29x-
z9@HdpmA-DFj-#|@HRP&@uipqNr8r@yEaaK{l<f@E{W;Z_R*=62^AnS<7?f!f^n`1%
zz><XuX_VuLYB*u3G3tsS&7yu1cEK8#xl9%(edHf->nCk9u`uyNa7HSuqhZ)4gh;O>
zc!koKh6}8@wrXb+T_h{#MH&4Z(AT1{%NkkY<@Gd^o2t7n@O)^MhDld8<sspIb*rWZ
z47JxT5{<_^%wwZ8v9scqPpTyOaz#ukNqoBps)SK#IgmOXvl<W7{6wGHkFfjt&;TJB
zr-yf3gKs{imf1HUOh6Hm11eb|9Wu*ML;}mgbIMUW9Y^+xLtjJeoXBg9U`=u#Yrfnn
zd9-2$CjV3pv2c1C$ZnTtT?FS=c^Qv2SUs?-qDg>gaNMI&$`oB|aapQu7g(X3P7VXF
zG~WPzvC)2A7+qs$lB2ga#F|hT0|r6-JVYgdpxTt8Ot({dZ@tNDoM*JWO8ZB@NdVpH
zhyWA+;c8E6Lj?!wTCaCS?jg|)kJ*|<7NiVL3R{<2?(8?BXpAe?SCFE`0r_~z?kgum
zY88w01wYp$5vkJ~Lh7anD=o|1yhfra5pkzQRa2udrF}$ZX1O@^>=2)5N~t0Fvq4(s
zDnxnE`?Ysr=bH0RVW7S*?64`5`t{5cyEcUk;c$=TUqR3!i~7u1j|h~b&wg}C<H7Sa
zO+RkvY=n-DFTWjp-*RGwSgn)ejK5xcZ1QRGFdFDfpN{%T{q!V`J?eeg_Tph8-reRV
zAy-iw75Z2WXF@9>>6+>zgWIcT`r0+vfUKeRb^k0~DPb_2hFPUwFA%@H8R@nzQ4j80
zSyMpINUCW30&|I$H66!iOV42kj|}V*Dv|@$h1U|5z%R`eYjWQdNHnu4zgWO!pZU?f
zom(xp;QIDCSqyh3JA?X_xl?MXYS;|qtd2t4E67RZ)n;6OChIl`NDQ-WS0N7w!zJz@
zv{We^wf@8(yPy5ZuFnj?3w5?)NKt3z5Gf0PJ^X-6ewB%^fURE2bh_(x59)gUX=bxg
zBpo(wV6{0|IFo!|HHN!nY=6n_`#gS35U}iscagkLluxyX*j&Xxw90Mvt@^wfMogl1
zKs3O_1-zYjji}|O#mm^3|DodP+byN$<rs3xv|cMs-^occ`bK0K%|`kX=cReal0C1y
zxI5!=ruOX0o40VeVo<%VS>>&**1-o@3b+6Y`q~Xzax31Ny`w7aA_U{v>C%Sff_&EL
zYZbB6*oWnjMi?%VAwpM*daJCG2OZEalji4RBUH>fCH<jxZn;)OgC%Ueg2DeG>@A?$
z47#;ZoZ#*j+}+*X-JRer#VHcpt!Qy~_d;=p;)UW+C{VmOv^VYf&iU_M|5@v<wUd>Z
z*|TTAN#11UnLW>LPvP&mnhlWWW#-l&{*mN@(SRTxHP!K=1Om@<WIXF35iudiuZ-Hp
zpJ9tuat*;RgOmX~2zINwdFC&}99+j-moa_E6Nk+`N|C=BK6#@BkAQT~4D%_+nxo0R
za=Ze{?cmmx2Bq$sg8U28&Ei*G*tn`hPYpZ`gx?nF=Y@t~Qs=&Z92Ecat?*NM;SqDO
z8fi`WswbeRf_XSFYPpjOs!KCUKM>)w@29Wau$e?@ZlOi`rgn#mcP7Cwac0moP>5Y%
zDQLlk!<3JX-)YGlvk>Y&)Y29ZMaooG*x{snTh(DG&Y5J}WGK!S)F>mbGdk7$SqCHX
zsmO5-CU=L-8lKeuo}rNi$HHkcyK&|YNN_~7rb{<cwTeuyb&1T8s-ystCx#?avW}|W
zpP{q<MbG;{8k+HI*$XCU!w-x-bg<jtCZg8s2lb9MREc*o_l}7UI>Qz^?v$;lS_s!s
z*A)GH1B&s2A)c3x>9%4On6~ea1AURp|NXgO<L#CXdB^dSi(1I<WA1o0fA&$r42qCH
z^X82o$2>h`3f%ogtt=>aF!jp(aU5-X4IOWq)i4fARm|hFYi3AKVQXbSiJqTsj_9`g
zcYYB1_Ui*yhmUEFFbwNFBge&1Z_tPJAAf&BWcj6e90%*_oiRn!Q;u?bT(wQwj<DD_
z91D&|))IZTgVaFZMI}PAhRvCiU<^qPLlCNrm{^}OwIvzai}!jOR(%3L``DTj+PTQi
z<GA+RV;X7l4t991J0bV;nl8my9Onk2^a+qfB^RWjx4MST5EV~2wT+PNAe0LDYRs1Q
z57K63BLYv2y#&)8YKnbS;+HhEs0Hj((j&j^Y)tx0U$e9>bVu?!ot?o@w+F27^{Js~
z4~I7TE0nmIpbnnX@)38sn{ij4In4{~P}scQJS@??E{*TJHZ~6Y86OBVKTiJrP5kZt
zvXL-WF#dG3{w2xNAO>gwgNYwtev(Sa@sNBygQ4;jj%&fOAh-4lrba-J_!MxP3HNBZ
zrW0n8t!yIOLNGgdaPwFW%V9qD7d*z5f>V@b4)V(Jswlcf_R_ERJ#$`}*2r7bp}dSJ
zoWhLIUoDhuai48m%g%DC>s@>(!L;)RXHXKWV8w8gb{L5>+_^sdn(Btjd{`#_mAqXc
z)GLALLW=rnc;BgOn$#nxX+XMHiFYX!c6V5b<IsIg?rK<M*#a&`Z4C)6_zcI6=$naN
zMAxy@wWQ83W_1vc#cU|9@i5CTTBHlXa2kpq`50E^ydO2a4JS%ZvEmQW(hx@_>7r%m
zgPR7s_t0#kVi*9*2J};PI6B=h61RlMDC$3Lf-of#^$@~#^^4IV!M`2?UsS2DB~lUU
zPV&ZL#n^jh@FX)TNF!~(bB>nYbWPRvXeoaSC2AGytOB6V2>N^nXl7RW|7c@8!IWrP
zUAeDeq>t90>$(x!SH4@vZqxIDUBDw7)s`wrlaLiljkC9R9=v>)0L(s-w2Xa*Hq;cW
z(U)v;aTe~sI$^Lmm4<3{o|mU2KXkWNpQK_fA=cQm9lL@`C;sKfp_GUoJ|RKF(kv;V
z50=Gi6{&WB`Mk<KC$fEbq@#Q`On7#g_oTelxuu3F6Nn=sObZ4SMUjP#C?4h9R5D;p
z$bMC9z>9xZ3lLU};5nOWh^>Fb3?)W2iJJYKKYub8j#PL$%X_@igVCEsGPg;hd4SZf
z+fMt7N=6)xqt#4O!9XhK+t;n*BrXaZ>&|5lLP~);ji9_U-;$#Cu1pDsh_df?M9RAC
z)amxE6{v1noyA5bqJ4Cl_>nBGJUdS1v@r~Pma#WDpi~OoIjV{yMkr*B^}IAE(}3v$
za`oO5K5HUN=1N))W0__jV12qzw@Z&2lqhiOhX|jLXPw#-WeNk#BBk$3q<WR2DV)YZ
zoCH^cZA;z?keJ5=JdQ{1-Kz;6&y;)~lJC#Bp9yj`uHt;$h)Bh%$`ZXd7(d8JIqNfA
zYrnvh@kVr)@rtRjN7tQ+lTy_Vb%a3>Ii<y>3q{@IyG%nc)g{qpl<k~l9`c6;w^>%j
z$#}CO44{dWltM|!%S7A3WeU>82*?g$S1N!<k+immVa}Iau^JN?_ka?$LW8*0tZtU`
zeO&~6v<|mYdwfFIHu;Njdi!x6GRy!fBT0i20vW@<bG}azvp7(mMZGAO^LK*9QGG>z
zl?gzNn#Z==B;NzDu1IM)l>3<KbrSt2ol0yOKYEs=(b$GxH$7iEg6RR?UCGtmR1)Da
z9XKBVm_J(Ds;r<bmNFiHfO7y*bLq{bxhTxi<uH$B*2FzPdL~KwGZ_|C%Ot{hU6>Qk
zvo0&E(7XyLAKx?ct2+E-xL2Kn(4^dIDuBiM&^q@Pwm@J7Q-hPF8uYGA_Lw0aw{Htv
zAAU#{eX$N2z;6(bJDFtk!EN);+hxeZym;UXWBtwRuV?h%LOiWnnqSa=hh{)UII=>W
zxP7&!CpG+L_`>T*@~si=qD#_tvTtwZo4xSX{%xQ>Z&q37<=V}k-ff!)*9r7Be~Ycj
z1L6h!(LEDvCK4OhkOwrUhJlNWz==!C+E2$Z8I~_*(lN?IX^H-6JJI2o+XQBgTIGa8
zoBLYnNA-=7m;<XVSGJ~&FAp2LYXUmLlPdUi8Th+3si!_B28);mL0SQ!D6+RdF$)@O
zW85VTHmNFR>W?<?;EWjzK<A&3O<(D@_HykCGhD1qu8B+}=5m<36e=j2G|Hax<CSxj
zA3t<pMzwvY;*vLM4YxQWMCm-o1BG!EYIGiXZWB`Xc#f(%KDVsi3;%dn9K?XPY>;xs
zqmc|cQ01m2sZdQ(3^Y*v0)xR7HA<@*tpxbk!uD&6DS~fw_eZXTRS#PSz(meQ!DpR|
z>Ivrzg+1nx_q4^x>}I+It|vCiFv(!teO=xop5PM?4UqPTqA|MqHzvSPcg(7GDnpUN
zUQtfkVqMPA%$3{7=!q_e6J0sxq~*8g7EJLy)@p`2x<h9)s^&9e(~3MrA9AU&#wK5g
zmSOiGZ&^i1TYw7aor^^b<dF4p-KXxpZ-vXq&v*@J_<p!>YoWOKW{KK&+%hW|(R6JI
zgj9ZBlCs)r%vos-!Dj4n!Xwe2_{-=P^-Ov+dnUbcM-c041?%dhmGp_Yf&;V!>LOJ#
z+f$tMF!zb;x16tqUh2+Cq=ULO<5-4;o{QQO@HP1qWZx@kjYd*{nBB1=$C2OPR@soY
znW$ubALWggsrG^J83UXef+V(ySL4!19|ej@Nge|)kfN&WOEWI`gs$qxD5SnZGVUqh
zVOSz1Wh>q7ewxE3B_ktrqOA-7af;!}BqA`%c37z7_MC1t203WmeMe=!zcjm_aNll^
z@=G7XmDV};`Xr<ITO);tdMI2m(e)O#&4SCjg}w|eo~fkVyVD~=U^l$U`%OeDhwluT
z?Zi2S(D(gRn<jH*Dl9AQClJ7q&${V?TQ`+*g~hXCl@Xw*@l!3&j-lqh{7kfbD@*J}
z4Q9THqrdNu*3cVwjsDN)7rew@FLvMu{)cr|GD_>0KgA!<LX!XdDK2+P6zeM~zl|~6
zxq!!#q5qO&>ngTKnH3EsQJr;3RQ3Mn1IN+MS-zLoEi~pM@pTx<vb6Uz%KO_#pELf)
z=b+jnFM<mfxUE{<N8QjKb^n*}og!Va?dNmDdStO$y*+(KCGywEf#SN?`kjJRCjRq+
z<lCKMMuz4wbKe}VkqeS{12}<1X1MQsYo<$XANZh}j+@y|uBN`$h`d2J(h*-p4j%~C
z=_nMhv`d1bp4wiUw-ro@?u<#Ya*w=RLCXT_bM@B!{-Dl6OeM4Ir70yIqZN)F%L489
z1CmyEwFwrZDSA2GuM5!oM`}+&K~TvrM>)hi>JzyZ%nH8n=_c5E5AbvtD&2^ed+k&;
z!7_Pho_ty;fhl~j1jym}Om(#J<W?nzeccT#G+^FCZBk3lkN(T<?cLJxfjQ{81M;Eb
zm5p(g`}?T)h%~gju~l(2go{l5<gx}|_2XL7gjVYVDlEkTWhKk-DBU(w5x3Ywi?XBs
zV|v`jk%wyeY0FO}AhvwFG<dHh9lT>WtU2!M$^3LRE{xG1Hk83Q3P3R;ly05;0ekyn
z4*jm-tC}~xU-#D1-+KStP8UAk=ob?16v?+Ym|kHJSp%R&DR9CVnRSsVSuGfe4lHT?
z7Ogi4f^OsG+ticBHK;`@w$RSa^kQlA@3xL%#zIFtfAqMa1*VS;t9<H6tQEp2cC&8m
z*myS;p*e3|G3N$}H2S5AZypJY20e$T2kWBk?U7&I<B_lU;&;f2AtIEcUc%C{%gK7P
z0Yaq~V9g2WT7@<5nfK?>Kzc2>>?rvKp*)%n7iCLhXg;R34BJ)EG0@;wv|Uv__d%kV
zW3^tL+tIL<l%Z~hJ5xCk*vFgaE#4l{efV5sFYhEt_OblA`n)}1(s}*6_8Fg=7#x*L
z72Y{wa;(uRUji|XjB#=-AGf@(C>`+~!cxKUxDN$J;#Ds>k9tOR10UT&{Cj<&ulnIJ
z_}Cxp9gPXJy^|%k7Aw(Qs-vI~krB@$N|bvjeQ?SegWwW|-`LWy&?k~^2_+{d_&dzK
z64S7HXrhyHFpv6Czhaz31h~7%uT&mmaVQV2C+-}vgygk;aT7?s>I?~V9Vr+G<TU~$
zM+z!8ug?mE0KINsv#9Px2qt%qqy^&Pf<^<W-?3aqjJ;z|{3<X0jNs-i>q~1kpZt95
zU@~n?yo6=IM6z?6Fy;&`r%XHAJ}V3)^v}Z8^K3_Jaou!e8DMion}YrTg-A0@0z#*#
zB}~y+odyqwu%pnVU|KSoHyz>oe`6TOU;S~ou@t1P)Xq-pN^w&JoS;7lCB>HWG)E|_
zL&G1+X*mH8>o`t*G0RuY;7K?R(AALKbx|DEHonBdh?$?j(ZpB89I5ZyC!XF5ie_Z4
zwmz@1Lsn3hmKZ~h7oeSrcp+_GnF+4wx4dYT7dfKN`#rsE%#y6~i5l~iY_Mb_(o^Qb
zPzu!&i4$L$q4fg0as3Aygp6JdiL;Wbn1Cp>>xNYot=|Ib6>uv3yH=eLTBGBO;ff|)
z7?=xjBq)i&wHy;WofD2rK(Wses?@J^e9cFD*cI6+>p>c5{8rYb6$iAkLC%gZ%IMWk
zsY2aI#Nc(t#cx-@h=qy}4cD5Z+}k~$RB(KjwV<M9qlKm4=TIFotr*PLBca>oQaqzo
zD>Kc{3!7}S1)YCHo0$44473=FtFHCiHJ6OR7}_(FIp7BhDC}>Tt^;f5;pC%!29Z_R
zS7Rq#3~N=prp@7ET#fi4F*NIxqptCBOU$@&QAW<>OE5W>>@L^;!H4U%C>_G&V@ep6
zi)4uJ&^V8KSP^?eBV{1n*K#nBEM;G;?&U-4Bj!WeZohv#LUg{s>*RUA)2}aZe1xOr
z>gt<_^gF1Of4P`sr(RcSXZ+9Wp0Atu0Cg<*g`aWLtMrY#i+VeFdb;>M|71|7)#i))
z621GuL03~#{#xrqu>@+ex#)Ix6Y6*UyM&KZ<sgR!VbeNc7oW;_pYi$&zvhds6*Bf!
zvW}kN(Vk&F-!21w)buOl_Ui|}{r3awKMsURN*_(|*ZUWtHYrj}CPdP`Seb*JP#<f^
zq)qC6O^^(WG}rbY$7QNt35^mabv0ZDA~3NoxQ1SmtVGL=FUjVUV_!#h9=`=_baI}h
z;|&mcrSQ`>bC5j-hFxiU#b8~@M1RRYJ_?&sG0y3triX)T=wAyqO&m5ozg}-?s~sMW
zIy~9Jr8uoXX<SW?avOToz{KAJxKAks3d_;e>2ZR4nOd@|Tjjof046dZiOEgKH8M12
zh>_4lclhe(BhoI(2^Pi;VUqhM$Wp5_Xm^U+Hy3VC?iH)`r>wbWzxk*~%Lo`+VwGqN
zsN8GVe3@<4@l4suj+{v8y67|aFv-KbbpmIzAzv$Xw1gf|Mc9Tg0CL+xi3?>-1em(u
zlJaKck}2z^6NaDXy!}<+NELI&RX?Ye0jn;NQO3a~`LXm6dcQ@fAu95i3;05Oe!Q4Q
z&9KK5<P5|F(2>UorVvxBh~7~suw)$DLk<;7AwN|YjE3h^&S{ze32r<}+8E@`Ye=kk
zDb-B1UuGcIjh7=U)m*n<&ZS(GI?C_fh1TJVPGyf)cR(q;aT=<ut<h@)t2-M{uycb|
z*rQol7GLaKjiCz7aXy>lsrO=kPQQRUJ5zu<%|iY(c$UfsBKPNM;F3!w4nN5B_z()N
z5FRIzHdw-n9*0>vydJu{$=>fk0voX#h*V^AB?~tMW=#w2N?6DF$28X;e~f|TnNdh8
zw_wo_W6|KlXCOhzNQ9png8^BGwKPj?iv3Ls81J%}Jaq&bw=#-Yi(o78dzoz{7r)k%
zgW_<~q3_YNeLD;<#ewN=1Ucx&0TtE6{rxgDq*u|$L%+nfV6VdLh3@8X)sZ#ISG$?)
z<Dv?3%j$fe!Cg^d{jkbNt|a6SjB)hPZP|7E9jtZYG+AJAi!1YWY6b_NL0sTYx7+8J
z>N$N9)2#w2^z4M)=c_#RP%ODa919uV8$-4leUGIzt!D(uoCze3L-zhxxUVz$LUsUs
z_0YHP^gLu`_=h?Ko+Q5nfj`9=Wm6dJTsDoQC@{rd;A6#(=Kvqys1$3w*u2ISR~{%+
zs??cQT0hcS&M(BG>oP^9>lJa6shb)U`hMBI5#s!W->xs<4KjTj2W&3PsTbY1s~E0w
zeK#teA<#TKs5*yU4sXd7fS0cI-vSI=oa!ACHTQn$K_NM9Fy6Ye+VZLGHG{<2_;kkm
zbk<+IYrg1T*<xSa>g;(LrS&Phrm1IKdww$;HmzvP?w&kuF3YN`!kBL#TG=->Az3M%
zGg-5afC{^faq6c8UG-YTo_x~_HQ<6zE$?mH&Q`&-=i1VFrH&{y(Y~yuYRHla0?B?P
zEL@AR3~u0w$&^1l;lMOl@CJp=m63bJOG#T)ND8dH%<&8;$*-y~<D)`{;fw_VF=5j1
z*Ltm2yvV?mrtcTxGMwJ+I?}f*f5c_?!3LD#t$N_fX&a&Alzy;>4ewEuF3Ka0CmPw_
zS1K(5_i-7#pzS*tfd#As6g}9q?s#YqazC}9%jJg`?IYoPDQ2+eoqEoGH9Ox8sg7u@
zD^CYRkB$ekMlndsn{G~H=Ws=f>d2EJ-}*;w9yGUM9;47VVp_ddh#^>Aj4%#Z_fPQV
zvH3WzK=0Aq??pt8MK)_%sfk1C*cxSVjETRZ>OIb%kgIl}0OUymM7Nn%EykqeLS}M*
zGf7_wSh2Auls2Hz)<^_qBAak$e2+s;VWgr3)Y^jRgb`rTMDdW?nj8O<O4^E#Xh<%#
z`76siKL1Tl9ey8j-=-+iG2E51*xY;sL!i<+Un`rAtYxCtf3iu-v8_N+ty^sQG8=DY
z)b}f`H$<xG>n#aKGL$&m2i0nJGD|A24GPCq_9=-#xTTqEPeuZu&z~@ZnMy3H)M*!T
z-H#<+NrNLH*`(7rl{5Txthc_CIuOHH!+5yQaHx{&nlwsOxqzkX33A8$alc#eL0H;J
zI(4jWnnb3w0HUcs?U}qcimaS9IQgmwNpup>n4-~`#t`tVBf5gY(xd=gP$v3%pJS{?
zzqPoz>aB<9vX>>VsA%7q0O~z%aL#d}1$TAQ@0`ZZPsQSGaVEwm#zc=7XMx*oo>!~I
z;ePrAnH_#%!ltg@OYO72%AJzGzf$E0UB<0OwaT39JW9DyxocfhW39MnM2}+rD)8CO
z!EODph*HN^<3xwQ?NVAYEyIy!kR0cyIiLN!N*bE9MVotjHn35v`bl8^Tc5sgt9x)f
z?-~Bf&#nEm2R~*ES}<nH7ZZU+&~C4FtiQDTC*dwFGuPZbM~on9%pd55D%#0d5+^-k
zxMj5)c@EZLzuiHi8*N#qQF=&E@bZJhMp#Nt?*nKbA1_YR?vk~;ykyal9x*LhFNNQ;
z3t2@)a~=$5p9md!jmkm}`dJ1%23Vou#u+z~poy8cg%Tm7Zus*NOOL=r!~@emY8(Mq
zAbzBZvvJsK*K~ynR@F%g(<Y<>mRNn+EYjXNQzbQGd!Vu#eYP319)+KQHY{+F05&o2
z;%Mo>ocov>VkxNjn;KB&pNz&F>7PtkYH|?T008+MT&hh|L8g{wpJTNUtwwr}VR#-p
z)sP!c%P`H_LMMj+iIAM_SUQ#9mWvC#xR2F&xNyCUG1*yPr7N=2PHb~gxM{TN;sjDl
z3@eBkx4-9>-@1=D02m5}sMrp+P}mO%I?(SMPc10^8l(CJPrw1+LL~HKA1mrJ3?0e>
zy-5SA^(oKs7Z`s{ID#V_|Fg97a*~?&*H>tF8rQ^@70MnkIqLQ-clCZ`oJ+D_G)~k6
zOuJArUDK9yd!Rigkj=|c@YtbhHn>chXJW6fxXdf!!CFylBy&9PxRFUQ`%(y*%w%*i
z`;4lZs@@fwr0VySFknI+2Hu$|jLa9!??y#CG^9gOB4zVy0_W8y(KPet&@_kIH!;Cm
z{6CeuDdX0<DX-34#go2s^23D$mu_NSSh>bLPi|svA4a*;@q@X$Df1`M_EcN}Zl2P9
z=_EsW|C+8KP5j-Iuc`l2VeATcPyMg552CO7zw7_Ul%1!v0L0W;{FNW0Vb}c0q1ZvY
z7k$T_>@ZdR>lU?AcLwKR_xsoH>a8!{b70NORPHdKkX<-iWW!WWKGNKwiaVWMczQmP
zAIerNvYvEKPd+YDE3rWT$-Ltb|C?fFzLpmFF$0~YJXFDuaknPWeXd4_-!KS7&I6~T
zWo;>kD4Ua^<H)`{p^Jh<WrF#^T`5DBm<Om})|(*tq}VL`bS>9E@i8p{lWgh%$g63E
z?SMwh?!m;0ES1eXrp2h9(o!Z8){_a>9IP}oF^pi?^2MOcLyBmaR#%u9W<@F-KmexA
zhY*5CRTfD2pK~E}+m)!Si(|GV@-w!hp0a>=D76O=MR-iP?pnil4X{~Id-Kc6s%acD
zcfyV41f>|HqqPO4Fe~a{va}3^k`_d+{Y12rQeYI_t@I707=GcQv1aE<YhL<SuxoF+
z6TOqoG*;s(!ZebOF&``0$l(Ijx&Qo3IFvhLQ0J2Alfl!{lH|#jV45@(Ib@}l30uo7
z96eE)medsFxX#<s0s?+44>kJL(}LgZ4H!CzXa;+gu;gcXu~@zE9H&Q|2g08cBi_a{
z^u*E(`ZRu)Ye(-de*;sBVC$yBs$m&u8Fc_%Ztz(yZJ+DcvHs+b?6}K5Mhx^Rz0R6n
z<t@cFB=2098F#S{E0%$SuY4Z*VCTE>I~P(K8xdtqZ~B=XZkJt6VmZVBBuiGi1e$Z5
z{St^k9F*X#k8@JQ5N!K_|24|s)@jKJ!+PL#zTGDHJ@M250mm1vIvtRE69FYNBMB+y
z2!paDkS{*_)U`mzR4fALhyRQ)uHfW$D5^51zEnqD|717{g6dZ=lj>>LcBWkYj}FV1
z0pcVJFM@*~nF$zbcmDfa`+|m7XhYVK0`?IswbTMX7*kKdH2XqJCq_|z1A9%ROf=!z
zq?mJK(8~GGNCY<CFUZ%S=fe~F?TtmGUHVKaW8Q%PDL&JtiHnyhu8NSN9y|iVX@-~+
z(YAwJt_Q(2HOy7qG2{aD=`?RJN?mX{Ttc2VE}W0Vby7Yu2tr`-yQSEC7!~(mlqYx~
zw{rgXZPxg>cv4T%nD_*c;k;C{LTRB(TMx$8Ow$?a)Et*2v`tW*B3Y$a1+!S?fbuI=
z+Aj!l5z8f|pu7T*+^BiqoUjPJY_ouq@9PM#FB*cZExDBV;<m9ze!SCp#>j{urq<})
zCpWI5{2Vz%rA8}vM~J0ayEX{FUm)N_6P(*QBMq=9>>_}d(o1Uoy2t@)lQrRgkR3KG
z50`1f07u;GY092eJ3`o5lA0iV70f1DTbu8rop}&9OJ~Y23$S%dX&AQg01uqj9uzpB
z6V@8jfDEH5;Kbj-BDoZ$9qD7*QkuXhA27TErtHY@DQC;BSKK@5SY@S|i<DALQ$lQe
zB|elio9>#)Y*;Z0Dd{ozQnx3aVN;bR)q)^TA)=o73$gFXt5GdQtyxw_=blkElzdPM
zw+ip0{VYhMO(5A`auwH5cIq+{20xASl;7#FKL~cJN;cia*&S*yw3@}>d*|cDWu8|K
z5Pp&>_<Z0nu@ruX_riEaM*847il&Ij{2?4~Q;;rPczh(3)Y?iSiL)5kwmxnE;Ub#3
z+1oG_D~+__7BS}&=$i~p5oPs8&#bR}c=0`2s*mQy>nY;b^1@b32|)(GS_UnOELq=U
zWMl4Ssr_a%&z6Jl-%Q-OX|)}&6gB_O`5h^EPle<rc#+_>Lv-2a^+N$4z5e6~O?$S!
z;;--1)tN9U2iM=WnBlY7k{k8Fx|i6azE7v;*A(UMm#-rGWxmKKiT#d+l`7-<5s2S6
zM0z^5H^K+rzwqH8)pI=>Z(Lz7y|TXl4m1CTWv0c0^P%i{m%npQQ1-U)VkY|g*_giQ
zV@+IRz?CkZxz9nZYtTwWW6fg?;@{&){Qal0{TpNY!jFz|jqk2jaLru~YF&cbBN{6n
z9TESYXyWVNknMjS(-(g{jcW|KTER09KB#pIx{GLRcsxZkH@#lr?|*&^+M7^FVR4#c
zSsNPvXt<^Er(~#reZ*wY6#`wxZ1LXreRX$3-zzys4zV0Sl`sA|70{l1u5`N5a5zg2
za)JGU@)CKSRucO*c{k_=8fISmiJZ|$Vt%(<%hZ25sIMEelGxaDt&7oLvtLUdq&up=
z^;kpj<Va$Ez6%L(-x!3PU}{fn?6_V*@6X+@B@5ym)&KVBNbqz@V*a*U%iRAw2ss3G
zm)O{Uy@Ju-vtLUQ<TI+j^VqY~AhPoIz*-RW>|%$pb{6#B&@};ypdskEkAR#F>>msg
zfeJK17<dXPi9WM9pqNVB+nf6OlQSQed#l&W+CEv8$`vwk2{d#?wd(V5MaAI%DY8X=
z?;iMd`fVS|cY|-D=V461ay$Okb0=G<<@!x7%EA?OWcMYUoUI^0vEnl!K|{`|d#X@%
ze@*)7w5N3n$0I%)N+}boc`VKm3>(|1Ccgu~JG~4D-K^iAG3hPHk0AYsOt*gpuTn8Z
zz|n2XULS!~39Rx9A2l)ST53ENTps+cOJ-vBfh0o4KmekhQC!N#mQNA^hLq$&&(>kO
z`P&&$n)~Hqo+v5JCb>;NnBkLC6QSkUC{EF^t@^SJQ&W|8r=x7bw;M_~dC_EIEYEtQ
zB;^hr#88SPVMdQ*X=gff>To9$yMC02fgSs|DCi@adM1|6q2S8UzfnmCjB4Q9$ie{z
zp+Fu~VM^rm*!JIdL*bZg(<wJ|5=OUj)(<_#HMY`#6NFP%2@ZlYE}RJ6gr%nFt!4>(
z>|=uNe+khvf~d0`p;DbM<`Yvpzf||rc~4<L76hKwHprSX>t7!EN?rBCKlH(0-ti6w
zhA{XIWH{swxy~h~3jVZ3lMX)3C!zKNh9vdRHB(zpX46iI)HGjsCh?$!aY_ns*n;U2
znX0oW)3h+$yY5t$1d<y_XXpsF0uDY19gkTsy1SxA5t1w?qMeQ*_*h5uG)ulUNp5{D
za&=B=!}!ZqRa3V}nWz5|Dz-_HpkZt5>89{)I9mKD<SeL@@X|J@&Zl!7FYMA_Mjo!>
zGyjB=8~LN$cqmITeE-7U0RVW!?;^d#@7jfg;HH4B+n+wfJKs$vV%C&zu^Y%z`lg%-
zv*SaQQtlddIn0qv&QJY4ufu>S8odbFbhF}nZu*1;V`LOmblduowW-4_?2i3)b770=
zH|@<9xSGoM7|iG0%Qv6~M%FXc@}pCR4!y1TYlq8rj4*|GZKJS&-8@w>tinDt^)^wL
zVevnfpVNlvDG>T(_qK08Chs>mlb4IXa_mNQU3-|^4H-{9=U)cl{hAsM)eyDTe}7^r
z@&5;!bp{Y#tvh;AqD(~k$|@<bzb9-ednbZw5Tz?ZfxvQ;5cm8c8hZTUnq#-9MHIEF
zT8u}ifNlR*N(_Y`VTwWJ-?n>>-9EKWaa4iEv6KJkhLU2yYRNAShkknq0LmP=>r-IB
zBCkgLHzI~ejzD7>#GoKdj*#C;{16STt1pXxd(BaVEz*Bm#yHH(K@7t_YR}@QDyKbH
zS;9dB={_}qGxfAT92z|u5<njvE%X!?4Xp^i;V1&=k|UJ4LcGkxBwAz>Lj^R%MSeA-
z9?3QP&0$e}=SSGI+$V}E(4QO)T@Hc0jFO_EkAwT)EI&gFLOSMtxBRU24Kj38Q9m;a
zDNdXxT>(VH2L*}Q4dQc_FUfQd(eypBwZASrIpmVzsuE}$#D<4M56=7uHDYln5Ntf;
z^imHjCD1HWAw7~VAuml^Pd4m(#EJ1@<q}IY+wGS*i8B-B>WQ=<mU#(8LOY_N*{h8<
zbXY&htt?8{+<zVpjkr6o{JelQJ{(H5*lXwNgR=Y03FfhO-+$Lq!pf8!L1zQ3e%AaK
z_JXL8z>PcUVZb`(UXa?MR(~4~b!6d~4G=-C8pG|ZCxbMwkZX@0`1V|wvfbDe96=YX
z;E?a_iL%05huv8IMYz@tik$xs@U?&64skkhl<!0ybh{r7t&F5kfq+^VNa()o2l*-}
z@nOK$XrWgB9oS|IpP`%_0~USap2LC>1W^fsd^Sm|kk1=^0`e}l85m{F4u|G0+4xl{
z;oq3v4TpkT1s)A9-^~cq#!Vy7k1_VFOjHoB>rm$fOholNSoRpLf426Hiy-DpGJBob
zNqOiDIdaqS7rB+ke48m`8chihx#b6rbHA5vf;_=m6+A7qA!*HWzc;S-S+b=o6)$|E
zR#9c%dYajx__R`joiOK|p;k^Z${tiDR_6R31@sbNRuS8j2E_e{U2LLKmGWlSgks6>
zI*B457r#U>ey6jyb#T}i^1G0HAo(Mumjg?m2W$>IvfDQsg=t0F&qs}<B-|g-$e571
zzr>V#Z#J4SN*wTLw4oS3zuGdR?g(D9v0B+|EL!KrcD#AkV~q^EOn(hP*;8e8u6;Hm
zGP54c2b!o?o(s4tPxp1IVP5j*D}4)5X-|XSwkb2#6O2z|mwQIFoU|y>p(RrBs-uaB
zP0A!y5&-e;mrEC9SLtde1vc(>o<2cBC0I9M6yJPQD+=RIrmdcPNr@$Q+9Ib3BRkx4
zn4E~#5&{g6ry>I_{S;Ej9<&)5%rBIWumX+y6)6a#eWFgZDu`;j<8>4+Wte0+3Nk<N
zjN}-2%QaX`QorBI%p`1ni3(<9WfX|X2eLATYz4nzPmdQh4=cCs${;!@A{H(rZ}*9F
zI@l*~Z2eda;M%C~?V`9PDZDv9>%Uurj(zm=n)i3`9U&Pcfuo?rXXzRhDg4CdWFp%)
zEet%%f*(Yz6CERjK`Nc=upBku>%l4|Xb>)^<z4B|=n9^Q2nQA-qtI~XMr+!8!yCgk
zF@6lM$6}dKEM^?8zeH=H;z?Y&+H<L4?MXV1Wmf-+VED(8B^BMqVL^1E`VS`8;}!Wg
zfFA{p)O@1#PXXX-wqHd5mAiNzE&I;0)R-k(Hk;R!Pb*K~3EBLoVS`kfu?*@Pwsvl~
zZ}Jdcy9GS9YS$0Dlq9p#S3U=e7@JLsLm28!(_^eAiSX3Q3z?i!KFXK=+$|!>Vq;Wd
zkO{NY|4f+CZ~Ui@3=1q~dcDIPeOV=WA^D$P(&#5l>8r*XdvQiB{Z%v)&370i+Xu3X
zdV;tleK?S6J}GLPtA;zeVe15@7YSv<tqjssq0{|qicr)bQwcwH|DTHC4@E+o3jZoC
zuyqjscm4mE+Q@@j*@pBKlDuQ%%q-=HSPt`=vzo7}Yx`Qb8Mtn3%7PZ9pk^|p<?qF*
z+C5c|;)7zoZV$4Z1+mN^)-lMZ)f~dg0UqG36}OGjlH4VQDqHSL{w|CRuhpLCG8BoK
z{%m;Fd7v?0A{ZR_GvxGNa7D#Hzze6<E=f;}wlT<(QVZ>aucT!%=Z%t+h;0aFmU%GS
z?p~EhqljcqAqwFR=F0WL!6xOc`O$D=xAf5f8cb^Q5Dat5Q+FtISQWSsWg>fx;Wo@B
zETtbAKhdsOWi{JrymW9=Oe|(vgaL3fDF8$SC2~4xd;mY;PAU%tA>uPlA3$Z(+DAx;
z(9FYIY!|W2!*hT-pinKD2MwGRV_Il_S8jawfXW@U2TT}PVpUENFF6l;sk!E+GR$>#
zGQjfBVjp@ShH3CwjalW*W-QcrZBZS!%I|3o)VRAJl~(PO%B{>`x{_HUA<F1?mGzYW
zdADwlUM6qY`NBpt_iYCA#BwN=T&}04vB`C%@Yvpl92ftZF+&kwOIWfj5-cmy<eWXN
z&BxB25G+cV+J7B^WkZKeA54#vsRQ$5=?*;aWr9!nnZ}uF)$t`o5VYZLe-nY#b_jIn
zG8JH$E~+dJU1C*yn2nN(f+5DKoWYeUdqGmp0hZONV1nPL4UvAMzoCSHDZ_k`k=lB)
zIWrl{=*ieW@UdmOfGm3%4Dmb@G--YBh}@3UC&^&kSbd58oWrXqM&OG3GLWQll;V*}
zqR12tqv*8oPj-h9l)?o#HMGXs?ucRbiiW5XwdoK+OzqMo3R_a)4Emu4V>80mM_ZOh
z?VF#dr+!($N&WKEE}szeFGXqtP|ZvGo!Y?<Hq#h%@law=0&N-#jpi`q{QM%B&k(6G
z>GUL(n$e$@)Pi!@ty9StBCyEmt)2&CG}NatfwKc8<hzVeqi9){Yj|DXX(A-v%77#6
ze~(J$j3GvIpjxV0v8;A{7E&T6GLX-S{|ljvQK{(yaO|wqX$uvEhHhd*)+Q!Cgn9Gr
z59R#uv0<e;;Q)^#T5}$&<Oq)U;9-0f8$I5)c!{zj!QCNy(Wco@#Adm}+fX{YG7iY%
z$d<2Q@(j(D{SSyj<+kLukn~u&{jS#EY{*c5VokNRR-NJxLzwW!6Vh`31$w)WFQ7%+
zOy(S;RPO=GQPObsZaAqD-f{MqkAA1sFjg;0eQ%Tg*2+mwZLc1`wQsRcvFpIfIs58)
zXV2SzHZ6U>o}v?6c3Zv_mhpZ!8rb=GLXk$Ckr{PLySB+>;>FH%3~MsXo`1WCa^$Q5
z+BG(9idKFs@0~~vs3VyfCUkd%F8OvjtI&aw<f;0pF|O-aA4DTP7CrN0Q6;Po0X95`
z7-%<bkpyQ%nf@8UaQr<{<(xB|%q_F;;ZLFfb-3P+h|kcazs88Pfm`yasMrab7wQ+y
z#;KmO=q5kQPH$?t(uz6cmJG)=i_9FJgz7~C!d>A#`56K4aN>!CYc$gU7gchTE`(Y?
z>bUlCmDC4yP(G#~<<h<(CJ3NWj#{(qr!kuIt$fdI{<JYDHo!zp6zgsf)aN{f3HnhL
zA5ocLLo>2hM(XoJ$c8;7P~-!?m3t%Bza0>^F8I!0TvvoA_7gD4scQRH!IfME@-p&X
z#}3PI(HnJ?Uj@ODKHOV52LxmEiPT|V1gJ<C-xVuSOF15C4*$)~{rMoKyN@HOhcBZF
z=C>}B`>e(XW+n+Ln*VHpz`?GRR$7I%K(;`H(9so&{=Zuw2K*$F7ZzxO35+$dIJ|;r
zEfN_mF1DssaYMw%pa10)zlP9NL(8;ui&Gn}72`1F1*W!`qJC^J@i;qd{JZ4o(cWT%
zXEjB<1Qr}4UcMFYzD?orTYci4Qds@F=z$H+ZM{({O@_I){*?#_w~`+^<+4rnJl0IK
zdKg#u26P9Zd05N<REc%9{$`_$8Lqd>J@+Q3iENZ(tGPS(R)&>&>N8-=<O<<DY?Flb
z{8|Jp=$xWbR2Er@hRw2n+a{^iDN*(R+6y`TE$!mk&^F7DGX3~4gx5LlmBu@e)VK!d
zp0QKlf40k=I@B($HT5B1Sp}{7DxC$2QGCC_O^o{7{Fb}F50YHPx_**!DT<ygy1)%S
zvYUaz#uhb`H3;Fj<e%z~Dt+h3*{<&KWq%GjsP_JYDmwBIBxSWhWn1nC)C?lxyZ#kf
zObGXz_8Y=6Rsr1ES=!`oZy*aaDfni?IMan~YxRo}+5T^Q{UxKH%mBiKfG!Eiw^+;{
ztOogMTxY^`ES&vY$S_BFs=Y@eUtmv2z9bg&gs{~+`ve2P4vm#-DkOVC(xy&N4(yTH
zxgRi|4Ap_d<p=|&jxhx6ypQKv(m{t>(qGwl!SPwdL+`37gQk_yPB!+c#|!UABVKdR
z)h9LIZxp7ULA4=L=|c{qHR1vAFYrM^BBNP2Tx13ND5yF2-{7PmfAX^Qs9>&-Qo9?R
zro^4>^#3O=<?ssE++HHP=gVh-E`qYEeYVc1&jr{AyI6P)vFwyK8@*bPxgTjNGI^h-
zs00DfCOHeE-fm-_SQ^4uSRU+MSFmxc*t01nl+P|If%sT1idsx2JXm5X+RgM?XlM;7
z8^w($9%CB?|6-AG%I`vY1p;BRjFoJer9%Fv1EgQ#sL0?Y$u#=X=eR&=W4B4AL#M|3
z?E=9df`K4SjAn{~J>4C$%SquZ_a5)^0pnzXAYcEp8+pdfUT#>pSCv&HB-G1oMYx$O
z4%;9?Zqd*u9S_=1{dtS6$3s4IPm71QAQD5&{8_|Vf9Us-JaA!?pHauWi5^}1U||Lg
zl`{ESnBeTRhkl_8EwDbg+7$oyCQ;+Y1l5>zd14(hcRqBnYBiqIoX%&KFFrnc(z~ZE
zyEE&k3$ILMf-J}`Hdtl5a`+ZD+m>PRYt~X!K0vv?_o`LhvmHmud^e8tkykZ|EZB1P
zbq5RyMMAV0KGGFe9eD53!!7vXv2L*gC;C!ly}8|NuxM`N@ONdlC#Y&t`CF=NPee#P
zh+*O?n_{N@{=kSlN7hHY)e3!$&T_FS1_bXVvV=QFq4)Ty@Ox0lgMZ+-*+>Qe!unh*
z%+|u1oN#gn6q4tcuj{DC`(XC^ZqVi*ZZ>Tsc7xdEbAG)B>?`1syRaj-kaI=j)aJ|u
zaM>_N9@leMn%iGVyqhY}a^mR&kEK-34&CyhG!oeD`R7Hh$=mLM@*=b1Td!JXho(F8
zBcp4p;Y(f)MMQF!VFt_a0d(yW9M$mQimaHbj$!s%C^G3rKuFWI!v9jyxeVjyLD3|(
zJQ`daLGMFtZeH2l74?}^!y}UWEM~1Ir$Hec7-X97@u(!YpsO|BqdUK=ii8GD#LTjv
z&M+@1qMYehiL;|w4kw|es|1zSS_UVvt*Qi-iXlBC`&h*`O%3uXF7W%V{P1<CsNpo-
zjB6xa<S<<Pq?`s?f>kFLMnj4&M}lXP2)9zku-r`I9543VGej+*;m%Wj<)mAxxXk!(
z_++2bs?Tq|f{X%`sz8PLJ2~?!*PoB!59Y_FE7!W5k$XYcyk!WNWBYEw!)GeDov-kh
zW61xFjdu3!f&OBn?zm>Rk>+3fDGf*0M3C8nGRvNr@<ifXVS_DS2-z8PCkWOM2cFR8
z&5xZv@%?Zr?6=f#FJ@H$SReMm2LP&3P4kGwf%RigR)w{XqE9*MjOb^on1~o0bGqYw
zK<?SK0L>-@7Va@jsSmuQDH&XSoCZivNn8vEs}Cxc?Wc30oV3mTrP2vRi4AsSf#U&D
zrP({QGpYP{cB5+Cl)G_b73e;G6eKoRcjwc*qJJi{S+CY`B7S3DpEtkOL`O&utyOVR
zfMXtw^gcv?g%MGu24R<PjG7+DFr}UB?S^8Ysp5^ky{ibk93Bkto7uhMrDDT~eH=QK
zV;B(-B_+MezEJto;mkq4qzf~uolOEq4o{u$la_AZ;Pz7?0IUiGx(^l6kH8eHXC&dH
z-XZKTOYL&T<Qe}o&Fg%7-i!VAr2ru+g3cADIQCm;9qVn*4i23wYztqtUC4YKNXxUf
z)*c4m-9-v$-KR4lCEo-&@BF)$^8jjtIQ(wdcJi@;@4!~^^SLocEhyqkrs!Y^D_pU%
zF+hud)A+;c;KOba+BAwSZe;=LLJ(i}kHEQC0^+)!8F@XjRkNl@_56VFYZv2`g(P5U
zHL#RSQchb^?pt_52RzX^fGZc7YXi%M2hXOBb;6z?;(x3Czq`H@ocKXE@k2gkAsJYj
z_kRh6q?~wof@^p}2prMYKY8;^S?B<keqx%iXUE{mMfxj$hsF7iw8j5(>AnV{BQjx6
zH(?L4t@2MG-E#hki=-U)KY7uUl<Ot50jnea$2w$;*?)2__pgg;$^u0GZ`UAxWdUI$
zBGv3Hq~b@QJ6v6Ff2>yepleHWuvns|HC{;v17A68K89kE?jdN=){+BBS76nVtu5fA
z!y}3BIcyy{BT3KP@Wyuk-74wB+5S5c(VXQdvv-}y)>r>^uUv3MJq|TCMRR_62M~;5
zN0z_pR3(?~4C~({ACveNMt3cHx91ize7p8!bk1x?sC`C0w%ilV+5XW|#RXFQMl`nk
zE{YS@6Z~I~mPpQs3;eN!+++^hPoR>aY@>M&+a@nCCqo2^C2GBn+*5!oq4rJfaJJSQ
zM@0sALMqpl=^N3Qj&Brad7-7s$=VPhwnuPc%(OIB2u(uu1*&z;w_!pohDc6g7)#VW
z2@S2S|I%h~A7MC0wN?@wCS18|M6-76!5<q@hj<3DG7ItS7UG$A6elmlQB}T#>JwCJ
zNAY1ow87^W$Q6V{{kwwtzZV423xE`VTB3%$PqmOdTzQ8Sl9`#N#E$IFPzofRs#>*K
zA}&$6BmscU6fs!><RuxrcHGag6$ULa&<3wmAgjdntw5opewq@b#+f|=wa=c@-w0k2
z^jO!72Si;+P|*2j%G%tdxw=MIAJ6*jP@o_YvTNx4pD#>&9h2F&gSW7ojlT$k@5-Y|
zq;d$9pR3x;0#knyTwk|u?Ip=^tl1hI?BUAi<ekDwbrhB1c_-@a_3ByDWs#Tj(&!CL
z0rXHEG97rRZ0!X@NIof0*MfyQBM{372#eu}q5x*=R&^H+WjNnC4R1JXtMAFLg4tay
zF&1rir6AcRBHL{^>9}HlIuX$sS*pIA0^&~+4AI(%oHu`zcc0AdtUPtU)%y`IOrr)N
z!kOz@*H9rv@!SJqB7@5rAR)3_HFm`J5fV&FrcEiz6(XW2lhfANLQy>a#V!Us89`-=
z_Gk*V81cxPX>wSHpkew-|83gkfOFF}%-{3u?}b91YsV3>7(HX)qp=u;`xZJfcve<;
ze_3p3DE?##v-znpI90ktt*z(y?WpvffAp@GL-_Zrx*2=R0{X)!=Q6g>H8(-T3{vZl
zKu{`vs+3}_a4syoq^>24p6-!#wbybG0Q_jdvR4}A|Dbj)X^@+&ly=u2emeA^hd?_7
zQjnsCkr*8{Grd)}r_3eS4FnH10__8E@mIF5WTuffzgYD67}>6hOF93J;zH3nNflxm
z)M}{QT&uuV65H2i*M9e9{#V~Ni){N6x4*T9wm8mRRN4nIX9Mv&3+8UNh{M#I(2=eO
z0?AdCUMH3hW1&0)Mibah6<Nl@wCW-ZEIcD|o)5t%QOjy6+j(P_-SN&~#6`bo^`sbQ
zxNs5sIZYv{9Givf)Im!VMWNbJ2wt^F+0cdRwf*T#S*Qcm%eBeY#e<}~mG6}O;!ce^
zTJX$S8E&yd>;is+I{*Ho_R~=a<OgA2R`)t1*+X>WeNuZ8pRVNsK-U^V`Xu@^mO7jv
zXA&baVGwXcw9}%-vA}5h*z+ghlCYaNFxXV&z<9L<_Tyr?-Tb8~Ne(-R>8DQrDACTz
z9J?6Bs<`i1=L~c6H=><|sDlIud5B#QKS0biH;KC+WTw42_lQ2>G3F~4+EaK<W+guN
zIG1%hCD%!27o>bKPP79pIQQrXxL)t%?mze@LLtY|?NZx}EY`Y_d_2rIaf3sQGIyrr
z;$7i;<s(AD2OPh(G!k+b(tm)nq<sq_>@fPcW=fxqS8yzrX;+hy%u?x?ig6(+^077`
zg;I6y7xshaMOJ{cT2Fy!RHq651Y_W3=kL_?&YpMSI{xGdZE6Lu(o;k5D`t->?Cl!B
zk;r{ALA<H!AI-<xZmLeYeGSurVr;G0mjin}b%z78`^o(GUSGR^^l5aH`xl$t><?-@
zb}XuxZS1_=vA+&8m)`33wRqyq`g{^BrBN_N%3H&Mcd*^Q7A})wV+&HG%|tg8Opky+
z;nadXyewf=3j6Y*)?!w5s&C<=af46oH{Xd(>T~LetU^@bq_!v3yq^T;EsM5|&#f3K
z-PJe*>nrFWxP9Ub$~qpak`=j-B|4wF!ksq5M*G<WyVnXdX)yQDel$fkmpFP@d#es4
zu;l_0*g`o;jjk9TV5L-<!cvv&b(4L`v!wOD;Lmw(D5k0L7`{>-j)!Cr<@pqb5o$SG
z$|Wn-_kG3pF`ks$cKe|K%tJHah^TVA%E8z6eh$zDN|Z(m>|hBPAY*tJ*xa+wnaV|J
zUC`n{cztqVrrf{A<*v7;Z;CvhZ<xszWH%Sf<V$-yWm`A3%Ws-B8@YJDP=3YIt>?k4
z@nbuXQKVMc*(T0BsNAI=Eq8TVAWP-CG354p^tdV~YQxV_Txyz_y^n68JZz;v6I=AI
zA7=q0@=;t>uPM1)xz^wY`ouB_s3pcjPg16K(%N0TF?prE6^14*{q>3)AH$|>YB>80
z)H?67MA|gMw7E%^!t0zF^ySe(K@}w0N(<ZBu(3{Rlg5~b8n*k6a_<WYib`hT@<A>h
zhL;_$YfyOXO4`H(eV*t(SE!`!4hsaVGXwT4tLwD>vgQ??&IPOcq)(P|Ez#vaUqz~x
zFH(nBX{mFALH=1mtjwXl1T2(Bb)+NM_&ZM|ehu(6Y#;zthkN!itygnod8o)JJ`AV@
zT&j&(*&K;Rza?~}soaCtiDnJ%FYm*IZDILIs#8VjG#$JGRz!hI<B%<}&{TpcR;h+9
zb5&vop2u&B?Mnj5pYU0(_;OniiM+Pl_a!@%fkUvnfGinZ8cE*tx_3|8r8xqL5|`;i
zsVUER+w}DhCuh7nw`Z3W{VE@=l(`+a(JWq%_Js5IxYS9?B;!Om@EH@ke=51D(%DPw
zd%ikXz)2-ZG)=rBnR2CS@#kndeiR7jqy;eFNZpDEDEQ~hPay<;K*rOy!zsKS&{cY5
z`a;E?>Y?OrU*AHcQjO?4QOe%R4$1G~qeQ;Wnv@~J<snyL20YY*i#JKtpz|H|X_Y>>
z=Ombkh=QBBnKPK3^#bO4!pBx`oDJ!-+5o%;4Hj=@4BKFx>>vSHAtlq<u|}c4c(Xhx
z{nVf%Ox_{3F3#;J$HNE!OrwA{30hEDn(H7`p_GvvQv^-AtW>L!ksB3$s}L8{Kvb+>
z+Dcepr{w+!J+E^tdU!42rG9=t`P&oz+mnIFCvSq;%0FdK-qBCL#)1N@#ojE%K5-Uq
zXREu-RPrA!k=&kO+@84oD-KwSef-x{IYUpx8yQVE>>}4O3=^9n6;p!FS~-fy$NbvG
ztbO11c;!s($!eI2fkBA%9wNgre%3O5oK)NYitKXW0;ZxM5aUoFCMJI(dl_(ysx3%@
zsvkvKAhiH?&^|#mvob~%_yv2gSjVUog!f`_Dw*%c8|9UU<+<}2U}`$`CKfaYm^>vT
zqO}I+b4p!sNX-#a+9jlL%S{kbA0}XVMq_#M|0^0&mp#%@AF5H8>GO{sLb*|3mvcN2
zrZNa^X^ef1cV`gtVw#dxQ_YAzD-Nf=A#P<_F&g@E{=S2#w=0Q|g2Va(B2h$MV+n%R
zWBHtai)uNX9QX|$88|12n4BgGSrw_yQ@C)dIXK+ls7XyV@nRLhH#n(ugTWGq291j9
zre!t+SMxYs%`8ad(B=FoqFhSB4HR`%!Hr)rmNP-3#cLUsb1xRl8&5b%+2G<IS2$(y
zM2nNke>LTWa!tRM0O+Z1avJ@kfDa+WgNts2gYSqXX9<W0JBS8B_I|{9^*k2Dd`7eB
z-ANgEHtqV?adfKJQyC7tIzW+38y4PF_$gIYo8tS5ihAawB}|TUVwA_AXFk-N`Sol4
z8M_`=vFHw$qxAmvr)3bpGk1Pb{Z`PZJ7?ZsD5o;**9_&+H0}gnrp#0Zd-}}M7wVa$
z94jfd#Vw41Vt>axf5)96k(Kx(#^6Pfm0=NH>w;WP^>YsO+3f#^u(tqet82SJTS}oo
zad&qQ?(XguT#CC(p}4!dySr1|p?GnJ;#R!CP3img`|fw|%s;cTv!1oqvq>f)b8>Rd
z*+nK}N=$ntm{+smZstL5=4`L!DudkIt2MV563Az4sxRJ9X6J`y{Sf^2ygNpqM-_4B
zo-A9N>Fxbn<Zp1u->j2;Or-gl$g(kC%Xp}-F6kt`JxOtq>iNte{@MP0l9}clL^QAh
zz0(sPq-G-Sd}lHBVJo9PSeU=y>B9~o>WBQw4}b<kO1y(^X~)r>8~2&B(f>Lk@-C6j
z?CXgB*HT8kIgDy|jB4|b>MRiDSnpIL-j)sc%=P-rVZW9(7}W-^mL;_|!j$qNMX@RL
z3}!{Kvl8ZJg+8?mit7It(kQAE<L_WgNSH!;qGuNR^{-PA>EJOo-9hO6pl0Y_#@I9W
zTAFWFFGcpdi=d+)L9SW_SbJWXr$LquPJ5M@Tfq_<$i5W|r{v97>t|5xxKM|hMKJHu
z%Slm<pNcPQg~}b{F`!KHi4TA*)ds>e$O}Zn?B=3n2__jk-1g>}o{pNFjy5se-siT^
zXEER2Gu-wkKN^gAag2E}?sZ}~=!Un@53HaYo{s9Dj>5i{Y-3)mzpX5rzA{o=Ei^26
z(#8r#bF=70?j{E2GjN5r>R?h)?4o{+lRdIk9o8+-S?K6E_7H+eIHC%0emius?`!gH
z!~s3;S`h5?2r#c<aZEd7q;{zkkZ$=<oaPGRE$9k(Hxx%U6-Qu`6vL$`2MSQOU&|JN
zq%yBjs18U|V^ft}3)g!_6J^k5_Pvf1Wxy3>z$Q+PKpYD~92@vxVhCQx=(~u~Z5gh|
z8?M)>|GT^oM3jED;xv@T%w-VG@W~iDESU^Lk4K`d;6E;Uf?zmg!ems3S-bdJ(g>ji
z8BW|8u?#Y5h_L$j$?-bi#L3Ji8Be0xDyIi4bHw(!Pj=|QcC*u*d32;wi8|b`9L-q~
z)0pv1u}DE`^joI^nIQ*b``W{N@_h68i=f`y_jNA*|Dn{&pOhQHc=IxTyaR&E27=2Q
z#?R{_WM22>S6mV1m40;{<M&03V^54@%a6{i5M0=P84=wR1A6<tdi&#g`zoo`iQS@{
z;Q@u}nPWHzmhe@+0O2jsp4etYO7akFrg{d6bc_V<do78mr80t1s9^4rCn7oXkfAuj
zYPkt^Btp>9u4i<VX4qcdn?p>WoZKBG6dKs-M89?NHt615*Ra%9O?HeIu|eg^+7Km%
zX2x7%>L1~Ky(wUFUO-4TGo?{SU+{uSCGCK(gP-FKJXUBqMa?ahwH6#-X=?M--PpJi
zfn2ZRy7Oee^X%>Zw7pShcfJVX?04n3+&F5J`zd3VIMVZ{;E@{^F0pow0sNI<aJTyo
zyWAEo;p!vCy>{Nthsw7cLf;97-a*2LiRFX@-KcbcFQOaP+B*s>Y06!PdgM1!28C4c
zB}FkCCyuVdA=70|l|VIn-fSr$yY01UEhDR)y)8O3xVzHj@q9<?iauxk7{q_)&ktwo
zA|+&?sU*cMz}N|M3Nd4qpEIYOk(F)J2|s}02@`5|DMMMAWTRxaJR4E{Mh$R}W$Qzo
zV$Vtd3HniOAJX0@O$!TbA(}<C8z$EimK~)$qv~xC@RkW446*Y=Sk)-NxKmN8p^h80
z*||0MQ-C;y7;Z>F8!R%0M8FICBD9Q?5KunWx?UhfD0~=-w>(H2>FAZ%LbQ}Y|5nVL
z$?6nfRF>sdgzXhmNvfnCM|?q**4E3VP_i2i+DYkb@2q<VXi4|Uu~-akV?MhcHcPr+
zf;Z3QPvw0QOzKFe1gJO>;t+b~Mc3TT6MjR@$V(NWzv%e|F?{MZXdttzjo$Jg8-#zr
zOK}9Fo0PQdV{75ycg&f%U1(@u0z4%JfZNawXxqCru|W$R35!MwlV7bxJ;b)q^&9%q
zr#!Z2g&2r?cgu)0*Lq!)%QxFAAkrx&$p$qt6{6uGG@k~R1njEI56t#pgTtSFLv3M!
zJw1fRmG*md8;^v8Lxi}W4F@H@Me6~zHO9=+iVJNR6(Z2dOS9V90Ef%urNh$7aVf=x
zhPkO@!YnBv<^be5BeLJ>45NY!+baY4WK0S&CjUm5k>^~cr6<q+llx=g{&%Z+uH?*M
zvGv!lKWVJfWThfoQ3O%cY@clE<*i4)GSdySB2UZGw^B0AorJDBsF7J&fL3p+l%!zL
z7iWipdS3`5QTPd#Oa==q?%lxK842aCky(a|*#JUUtpGb$DyA%{HzoEw{)Te$iWc*I
z@MQ5471ah|ZULx;Y!WgH!G4ATPP|crgXIYJmDG_pLrcVps>qV%TDUnqH~rff9f2F#
z76Ads93pNq*UGExn9}>L<$G^!XCGLu8_V?!$GPoRcRadR`^H!MY&NZXL|m?hu?4Rr
zHpf?mx2<#S*e-0@rkc}CS7ew^$*^3IBicfO+Ctd=s~q?z*xj6F+njX8^*8itY;FFY
z1T=$db6W9&$Z*S01jQ^QXW5%0Plbxu%wONkO?I4S;_#i#O;(vNy(qTCBD*T$-bmK^
zBkMGVu+LqGwp}KzsxY5Y;hj=pxu8b0g$A{S4rq&PS8i=q=Gv)EHJ25yqH@N#t}(1j
zZ7vxzm!(XV;}2W~-kWaM=u1>|E;trhNl|-+(N;J*NsW5j%TeQcXbvBnk=7L@MDkP^
z-PFe}&PbZbQK!5X(=|m2)_>fwOjW?&=%3=?doN)9PuB5oi1Y6hpqVL`OMIsx>-Q)Z
zOF(B~M0?7j4%{-TU_=|1@&m^nkPU`wq8t?`Xas)3rZC5Qy}O|6>>dgttSu5%2i@Y0
z<zSD{V6$%|qLAUC!EDOSX`<V|flfdz;iA(mSQbOr{8H^NH_Ms`K0j8wwEGC=om6>J
z5@0*GUf}uA7VqMnba`;bDjxWG{YiVIs7vbprwirTGu`gYtDk@S`0X7f+&l`&?o+W7
z0MaOygCH*Q9bgzIT4K-VV^fyhgwY4etYHMl$FrYF%Ojc(Xw()5mm^E$N%PY+^@(HC
zngA(_19eR)6EoVBf(E0+`B;tD0v99?yt>0Q6{L0lM*k@y3z)C0{$vOL4HX#vJH_vr
zt^aiWbNA=(fSL<Po?}VJo{>8IEBSiANNGb8D!%+k2ICaJ_M?wk3b`ypyP56}=x|+h
zNDk<5q&X(7t4<p0(cwh9iPiWnWui}y3*#~TM{W$@sh>O;<I7nJ3R9xY5W`^s?-1j(
z5tDsde;p=W^BvbBr4QP1Q>NXx00m4h{(<aU&qI8K@n<(&%Sc)eXi}C3he&BJJ6Kwr
z^WS4N45dsWXmKqphs$e7>jo0Xu(SZLMS)=i?W+2#o5Ip)^f&san64=_=^TH}9{deC
z{+$9evts+Ei|+;3X5c#1z?ty2OYQ~N)LjO}=b-kFRToo0f3;)Vy`1@<(}$m6b4-0c
z*^}s}4Cl0uNk^*PhyMZq+2y^`H1Ks;k6M~XlIR}k>PC_xRXUAS?_)J~r3R^V0cD=U
z<(CD93G^wi@^t42WF}$eFyD>hkB+UBUxuc=F~5WeTpj~yhpivbB%I^A4zYPt(kXB?
zoa2UT)1(tu9gP-c$VROJe+8r3<3i$5YiKr4A%;#u&|yU3HXjDqz_+n|FJRa1AiVE<
zuekoGLH`&%o4>v8yFgnIdf8mJv46p?Z$$j3O~CWrqOL}-p;@|x5tR_5JLG%9EZW43
z-R_VN>T-7z6auqUcm^dZ+=q4={eDXwnsrixY_8k^LY|$V&GXho4fdT;9a4-cB)BT1
za5bobGXLH(@NE^}3#!d?s&3Z=z4nnr7mQB?`jg~&nqtqy$4O1fGWBa{W8sv^m`V&x
zg?c8^-DAnVDU9!#453X1P$u%=v5hWl_u>#+T^{>r9qb>_QsUy;4w3m%5UFuX;^HJS
z(xne~9P?#m$(-x~e+45&@*-j<`%5;@TsGb*?5rOVaz6*i-M5iDE<z^mgkA2wUM>Go
zgZ?p|Hh+6-cf#Hv^pbOKBd@|{{Rsb0n@+`yev|`5t*4~=$!E6-{sA2^K(t*}7u7qB
z*2GZG_)(of?5b_}s_lq{3(z`cy+^LwPVE<*&*z+LuDCYskzI^Q7oWgz=Xklpq9aij
zO1<=YpWFb1_e@_Viapwdxy434hq&@bO7(@lyCi>Z7cQ^)Mt^^WR8yHoun$}OmILXB
zDPHjnC=DS%cf+NXN;kS^0G3ftx+}X*MCo#@_OwinT-Z-c?E=tfi5nith%8?jHrkaX
z`zuJRo;rer(?D;Bfi8~i_4Esyi95DWztXs#w2q6s!@O=k?KdUjH7wk*xxDI3&*Qky
z<Crgd;oc5G-VXC!lwSP!C~em^ttf8X|MnOC!X6g9$*Gp+{3PE4nG}PGSBb^RMDJ*#
z^JA?2TZ&r_)0N<-y@1nnbSj?ir34*47`6`*nzAkgMOA5-I-_-XhsO9P;Ze>(QO*Nm
zT-$l8n|T=*QxkWlE_bG%JnNZwmsY=1JA4u)n&Z6`KD8IkJ#iGeM=Qb}>7RjJZ;~@1
z;e=yDacIs-?uFfDUy&c%3^e#F^y64l3~mO-S{so_k`XJk#>7yhh6@iHkt{V{<nWqq
z2a%vj?Y~n=Ws;^zl*VEuh3`=;L5K$6r|>@Hq}>=8)YtP7<d`bDH#qVV<SY%SPk+v}
z00fqHPTNmau%(F4AtJ~2+^?ufkYQ>AhC!>ohSQ}QIZlz}h5Zp?B}9`ZAZM82X|N^a
zT!!}UIZEj8VolXxy%~c@M(o6MlZBA_abhV32}2CvBv2g0b8&)5LODnj#t1`dabv&I
zNDl8baGw4OKVzy=0k~C6$1G5#w5uKrStLm7lo?%W77)McV-?h^tUaK>SPndChY($=
z-#_|ONo-`hDrgc(ve#hj@V}j;aSJ0Wd^4c$D{%`{+T#`~jlHD1S~zr+=<rFN>wE_{
zQFWyK>9mx4mJ%Eji6{<@`N@9;#!pfsc8&Rc*w%blP53s=PkJk#nXSFKM83$9r^62=
z=&eL@+JP~ZAtl7Ug+!vPf#gatoi;7Ig7YVhB@JramzV~oKZ#k#F?_3`O8w!fVuRRc
zB%`wL6kItrS!46PL}?iXT+61m9a=lF=V;|e{}t9#EjG(O%ZQy$Uh)-IfBFK&pj(8&
zgawL&P9DxaODIQ`!kAk`ZAKqIll7?<B{v}dVhoRk#dH#nrT%ybk44k5vkhVLSRqsi
zux&Sqr!sa@1zS6c161Lz6FYE+vd_Pa{B%RH>Rx&~hF3s1>mKLHow=Bof7(_j)<El_
z>|u99vCy+CX7zdV%7yV)(96%>-r+oMvXxCWU5uWpP9wPzAPTq=t-d0r9HljTMR-+m
zZ1BtogFmu3BU(|Serq~t*V7)j;tFpDe<%`x1T>{|gc2zxO5sdNECcimu3503|5Ny`
zhlb{N_JH`oeEtX}aW`q`S#~>w*PY%*QqmfV;`%2fD&|>38Lr<DV!5}XNtBUF<i*j_
z2|gm<6r;P_e~p(ZMG;iC!qlR$lI?q6G>~h=A1fS+bY}}z#DA$!Qmu+bDuH7{f+4Px
zJ{_W@59Pnps}5vSDil_q*7~@~EEnEymPup*Zzfv5<VQP;5X)picwREi-JhUSVh3H`
ztf;|~@P-;`KlTlEIUx2qR1qN2O1&jPkdGM)My&_UBJt(DBk5Z-PpJp$p6H)y;wtR<
zsUpx0lpY@N=C-pNZm=<AQA{z?M5|li>P+Ci=q3Ei`?~|Tof5g0t%Wl-h_XDQLp}s*
zmSx~zl+_qwMor5y0eOSU&dVPZDckeC?lHPkjK&OUgy^e58_cp50~nThwKboWtLl@M
z3JHs@r3M}pB$-Px2v<6dXta1~mI=|LQEzESLkY^gQ;y+}bSLt)#>{vJjp>R+_uS2`
zDvM0^TaS1@AEDijD@{o2Sb7yGFP`)T@h=@sCuw`^)96U*2Esc{LA)t~+8!LRKS1@D
zI3i2`DlPOw03gY)dLaM+$|1C(tU&pzQhf;OG02h3shh<qa9S3!(j_HL(_>7!#sB4-
zT?2v3JimY!m}#bb<q3PgW%omu`&Z*fQvPz!+5|!Yjr!dP)}dNn7Tc{J79xviW`DgJ
zbI=Hm*e0e<g-SSW3_sxH&^~mcbYVazp0+Jgk2n`5;**~>7dGePDlYU@(2V9B#t*Q(
z<$vwa-i$=0%Bv!^-h--dE8VZ$pKCBqqhOg9>&Dn2FMb#-q$pow@P)kyqQ-2agC*nh
zEbNWWtqB`Wy`R_}+L0uNfp>SS`J!_yE4eSYR4L*2&)rn{#L_L%cy=crH+d;V>(l{b
z@8%|oN<{$BzC7gV$VItzRx?55?tX$Q+LsWgp<F&HQ6uC5!|n3~r`eULkt6$`i_*Y`
zDL=Hg;41S<x+bN`fx#F%fB2{$^i};BDY+JKs@}%_#xoBn<hgDeENAzDIM|16IN%l<
zY60bp#Xvj02w4{iKDGo|7yET2K?fbXs>%y41te5J`y}oZ#*}{}5h=GNVEja)!GP9j
zSxMm$4Yv?MpHX&$DD3(soe94r5qwS>w9W3(4fQw<^=Py0PoLTKEb>&3>^uPFvF+bs
z*Yj-Kv&OD(lU~gx`yHG7I0E@*0O}F@m52XMac%o&*!_-pzv6EY{@-jbl*g_=BP2jy
zCQtH7FTMI`GD|pnx!GBn;{kFdkj=UmyJ<6G`Fz02b(^)_4tuQ`*5<$DpjYRFm1wTt
zx>tdc)v*O)M@JG-I30#2Molhc@q6**#itxET1Kr!I;TV%yOKI!dcWt(VxQ%1^Q^{L
z!Gr-w-d6m?n8X>@@~?pAP*R7J#3|KWLy0|BXbHMI8ZWeDNUQzqfrzP@eQw)p-?kHs
z-LPi8ikDXK5K3%)n~JP;7;32Ob<sVn6xz8V4wT=b{SKGd`8BVgl%AnQeM*f0k*Fy8
zgOn^4qVb~XK<k`JfAjE{N;Wiyj+*47h*WES4)ImO)(WR{+7t4Rn=!?uD8>{vvN+WT
z_g77y>1A2yNGW<@Ra@f4vC9vqN$$dl)IOR$stM^eh-ruRjRRX8hvMA~V+cJZ18ZEB
z5-G0+Xcy?xdhUF)1MfOF5wf<JT;H)A506W-uf@Ra#Va!u<@eZ0QY9-XcBjWed)PCP
za=GU+r-K5`p1)k$m^C{43x>BUA8=k4x}G~<7UVcHxA%+~*~r6MI5Z;D;`&$8Y4-jK
zW8=g2AmKT1`(ohY4m)xXb8tIi+l~z<iYan%)s}mL9nYH`&ju%oEmCZq7(9r;v3tjw
z)*l<X^`oFC=P6C`(lCS63BShNYP9t(S9qUW0WZl=vQ5kkKTY6A$@f|I37~_|HPyd4
zQG95jn5`A$u1-X?H7_^38^;>JDA$*cV+lVphTU$Y#HGf(j&>^FIH0I7e4o*<Rkza^
zmElY8a)eiYdc1oGFC*>1`_^3?&O><B;*;3vwdxN6UK`aEHcpRzghb4(YH15~@0!^X
zoz3jj&b%83xy=;%IVD$4*=tmRe47tp9=->Xk1aM7;F~v4{_OHVdb|KS34w{U0%#Yz
zghsVvhbiaROMgz^d<vpRFKWN|a^9cze*u3pjBPV)y$AgR(ytVKxr<1SP?RE+o;xO8
z|E&x#B=5a2inVmVt52Q5Ta%uMq41SYW7S23k*+*|W3$t<kDnW{8+Nr;ipQVK&yk<q
zCtCS1pLVu&tQc?2!&=m|B0U=VSITJj{t9CqOZFh)RP^Vz^v`X}pLuurKL#_V<W5;1
zrd&5JniPNb2(e8?apmHFdWF*{iUIC0N09UK#Vn#(x?3RYhdayxLi`H*iJV&&WQW#<
zQFf~Rm7a-1Rf^8|8VPuOsl!j;A_%Ag9LNG3*aDPL4${U%6t^$I9!bVp4lB}@l|@4z
z;JHf29*v8~EE`5wwF~4EXL*jk^we?VeSg>0DX}G~M``}@DXYOEmfZXJee9c%s0~<K
zJY|M|0pfq*x+(B}U*P?jfEmY>ALx|8R^|w%*1cXM)rG1pmY#;J-F9rulH-gEanf}W
zQS&M_o8#Ct>J(Ce$<i+`WF1pnu5{D*9r!RCuxP)~bc5Jk!vdvHs}K$=E_GV8q>65I
zQLrY*L{te#<E$i3{Hdk|bAvzjkt%Yg9UFbgFEbZ?oae}a(^~l24lvO6dywU36)e1U
zvz%Nr-@nAg)3W`)!0;OQhKKzi)IE@3**%y5d|<F6UHHyuM;dUsS+8>?dBoDyLyRTI
zllv=Z{dus;`(c!vCs)7LLndj}qV-s3#^^Scu5H0_v7>PGlttUQ>HuWLty;K870VtW
zBJN%W2VMu)1B2tX1H_oq#h7(mg?rtFTOCbXu7eNj@f0#fhy}ZZ`Za~es25bdGpKSQ
zNbF`&(y{xqa@^EJX20622*c(V=Y7~w6hoB1lt*OAz9Gz<u5ep&o8~4dSZSwwJRGuy
zU6at&_RABoE{JOqBt6mHEyKTAiBL3!4u>o0(l=p_DVqu(u7!C&7;k&AB1Rephi#GI
zMS6;RQv`627};<2h~Me6%ju-&lU>A5lE@^Oqta1nP#s4Co3uHuDVbUboH^@b{9<)v
z+It!HIZ8iyw5|a?SKOl&`=Dd3c?LV@<D>P?W3^0<cYggS$|5}x-J(QZ?7;)X0&QMl
zTg=?a4<((j*jb|9hdFjMLU+8`UYbV+9?oJhjT-^ife)i7k%fIg8uSEed)P**O6-$_
zE`4&vE8()L?wb)OrZtDh+!H>kl!94zH?f<}PZEs|UZ-tyW?oI46=$kN*Q<2UM(1hs
zE?OwtZM2~mtBKYTXN?NmH>+s<ch*jt>nFK=ZWqz%NoRqi>r+|@JMk4ZYlP78@$u<S
zORMZM-6-`lrvnG}OlG6U1C*-_Nvjb`_Vy=qb|>w5P3D;!j#mPc4#3R)JLt(ezH9E$
zOK$Ibo0n^NzL#Bk@24G+<fVugj`UZA|4aUqpb@0#+-3FNXKe?(EN1++7j^HlR`0W(
z{?vavlskEUo{>~iDps<Z{9ueUhrSBvW3I>-i8Kp+UbTH*b=_Qd+W!w=_t*b_u>C56
z#=qphVxV@A{(C%G&xz`<%2^yd9Pzd%owFz(U5nWxlIUk5u99kJn~rpKt%OgO;ufLO
zXqUixYNs}K8qvvFy++2H_6JrPcNKAE$xB$DxLkGXly4D_T$gE8t;a_dP4Eq_+G{7a
zgHif1_?|e%o)sNC&cm?XR*Az{qR0LG>ILA6#2$butX7%uz<Hu09Su%KV;Sws{E2c<
zbl`5CJ1NIA2&kU3v-nOIfVAD;+c;iuImEOyT@e?Y#pPtG^7LY*;F_2R^PNz~umYl1
zxDyZWP00PBXLF1O`&}w$0_B-viH=*Fq?OV`#=Pu)y)&nou#`7)z`oI*0d{_@#()-m
zcG)srQ)M%K%eZBbI@}mvE@kSYu$nNU)!V2a(4)$&=1ImcbXH0zD<TTO9Vqc(W}<v+
zJYvuh9Y~nfMu}5fbMtc%)Lcst8ubq<^*WGBmAb2VV<9U7v>WWWD-hu`0uIG}2Lv9`
z?6}NI7uc+Y2!|igyRx@q?-R6*Rvl<y=Xsjojpb2p7?Z=!l_Uf2)ej3XwU)$CV&1w6
zOJ??JATyK4RF((bZ7+1e>zXy4slUKAJ>yzGajiVKG+&?D9<6WAclB0y2WkD6k^IM)
zq>Dd}pZVOJezV=l-_}{hekp~_+WS;(x04V*WaxKOa%11Yx)fI^|7i7%SKFS<D>d7z
z6g_!#AZ7s|f5IC1OGJS3^oL9<aDKd({jx!q`s5jv`sBv3;AxosvaH9$X?69mwQbIc
zt?cMjbz!xlvQ10drK$DQ+G%zCu(eD5wV+pB7=Lw|(94eYR2NSA4_jOQyGK)d+mfV+
z%e6{iB%q=GN4R&6L8+n4DR^-ka`vgLPb=5k!@or;*IV<Oi;zN+>Du(SxE$+f3SRKz
z<V@NxktvmJ{}<9;1CJgFlFr;#YPHCjx4+I&oh;OTwcU_b6>E6~PILuMcIK|hF`uc;
zRxGN`qQ3{DY<NVyeqaUJb^p1c_qT&mlAx5}eZ)E?HDz$_Qn)~Ds#g+?qTcs%GMh9;
zQ^mO3$%y<7R%8(!1>~gmy2999TGn}Ol_4@yT@{;F`Vxj{ByewYDrPAE7^D`>_T8Rr
z+)@{;gA|V<JKb*vUntwN_2^Im;8LpkBIUr@&Qh>MpO2D?9}^4ezvvgFLI?QrP;Dy8
zVsMz@e=e&g9wIc1mQ)eY%r=>yt5|1ir&xzLH^Rc0)QxX4(TxW^h<N&97Wxr-Xkdx?
zjmUj&GWu?q0Z8;pL*H$KJpHE%byN7Pu+{D=F8h>=BUHc|IzACoyM+7M(96)$Au@jM
zSn6V4IXJR656n@o1SQ+=FaiC*)l5g>d<o-fW6nc`N@voB^-ZWXww=Ud2{0!5P!+MC
zuEP{cIlhLNI3Ns__Pab;sZESnfKa!h$`DF92iLe!5#}ZlrOF3%ED@x=_mr$C;fY@)
z(I_jdd5^(oN1=*!x549sWch#9Bg>~F%V)eI;$QNo{4?sZzwPIEJNF0d|B}B7$8Q$|
z5w5qzOr!@X50&fwWh5c`g~o#)@+DQ%365~<EWHMsgm;(TZ4Mi;cNqf8t^Y5WyapDG
zKIj3hHc(XHy7g7QNj1RyG=QP(;S{P8A3<SpB1}qMdlODA*3i>xg^?8I3pf|{*hvJ~
zNh)3=_507111RNFsM5*isg<A_WMt^RyOT0SK&4oV)5DV|*~`%FuEve(U?pXZ)D7>h
ze|{c3i>lNiK(i`AYQfwZLlfZWyHa#A(g^;cMU`=2ZOeWC%^0t^C0*JQ+T{ugyMY1+
zGnt~+mVizJs5cB9;^L`4*8^<_rz?+=sThW8Y!VIg2|bp7Pux6gEJixyVk;&9Hi7DD
z60`%3(<wJBrzLTvIj*G_Tu7oePU0dUELB^NZpI$gG%wT6_Ei2UJjSO=$EpdB6sh`o
z4n7hbm^luB&m2V9ImXp*&LlxW9fUS~n<ObG{NW+#+Z};F*bCHd@0wXl`^+WF+Cgvp
zm##uNkD^7lqW(W{{g?bz+=_MsTv9V!G}B)Z{xA7czK$UGH(20&=tnLNsc+{|Db*w-
zYQCbrXG?^((Vycw$h-S$4O2#74TuVDS|)fG78(!3eQ)&^9KUdeI%;bol3HV#O=N1r
zkJlRU{0p<^M;<FO416#i6qk6UF$tiW1jpdBLCbcl<Os)2T<G#V1#4v)i6$}~_JRsh
zqr@tx8lnSyZ>~%YQyS5>({@^ARmhMZ8&IsV({3Ou-s7q)Grj7y&7yCf)O~jguhjpP
z$_INp-0kITn}xgb>D}$(zZCKxs{7T;{?!8sU;l~y>*21DL;h}V-M|x2={F-?UB-Q(
zDT4WMAL<)TZ_ixhL8lQwK|Z`A?Mo8J1VzD7!UR>UEfI)~A8KF7SO6P)6@-s)rF=nS
z3=COkR54;x*+EwlVO0`wRuY+4dQXa8R|Bl7eazUBv63)qf{M1HS(vkK6Uxf!x35s6
zS$IIL0Uq_LSMu%4t<^B*0Lx%@HMJ=g%mrIi(MK9u<tyg`>?`QvEu26W)UIZge5LCo
z@x{}LZxeMunDr#d@cR%KZRGWR<IsFpGCGNia8fCPY2PMhQgyRo$*f-$^<pO~D9y-y
z5BWD?yd|W$a)n=4t@dJ+zblvixSfx$mzlr!yb=qD+FfJ07go_uCcVo2zEpOkO{Z~s
zj383bDoU47f+88oYTP)_F;F{&(i~FY9!cW0UXk&s8#tP$SLsSlX6Ff2SbT@%XhRNS
z&8Ttgt-@gPXrbUz6=dq>EZvG_Fo~Ml)wAZl1*+&Y4Xt`5b0CXO-Q1~L@n{=#tr6%%
z%`PH!b1w{<>-|d!c{Y7eN1Ud1@~nAJzA8FdLn}kcT!2IcowT_V$byQ~+=h{lf}72I
zcm0E(hw~r0!Ow$%(6m1F#oaL*54Kng@(@Isv+;0WsgJvI_Cz!#JYkG|K!AvP)Gw4+
z0VO;k(Y#H3_|!>3@x))a*_gPd1L)b9u%@DrsTW`}K4j>*HLVB{a{;F1bi#&Cgji)T
zQ|j8m1BZgls{d;pZ6icnLr<x95eXZ*VdP$bUQHExGFC&U8qBh=adjEXfkOi(RrIu)
z*6-n<b(_lRSPfZfFfCl)wsZ?v+eTyK>_9;Nrq$6}g#jx7o8X3ZO^;a}kjDRy{qCRS
z$DKeJ`x5IGC!3|HjZ(=ky5c;pa(wK3T>k@gKCNrS`N~IdO;?5Ng}zZyO3<5xFHBEu
z#6=pTTLxpZ-yd<zA92MW@u&Y6+hd}>IdsIW(l7)yZU5#6c0phZQC~t;FoGJMXz*i;
z7gDs0Y4es~FDg1#W%4)M{(wMgI%c3<&SoeKtQyd?*+8&2;oxmbb0_8ZdLLln`yBu+
zL6X_q7HP<#-nW+wK9*fY?{~s{5$xa9&XYIvf!U|9{q{AEe!mCDAHRz9D5JWjS1iN8
zHy3n(+f3{HAaz4~e_psOh%&``9$cyKAb5mzq$03~V9xS>sS0dzsu*dgFowJu@8qu7
znx@ud7De#EC?n3q-&fIem_8$n?6a$Ztnc$B%^TH{$sF$>{^p!6Y4|7OwQpUb;a@)I
zi2IZnfJvjG>y;+IQR;u6Ohxxq+3sy&C=7!N(5GbUkJbFwV*F#_K_*kF`IKCuzAYT-
zeWS#8D<=yiD^#{)EC>ywRFRf0*)otsMF(B{Gg+~}Kc0%NP??djV8oTt4wmhI;lyU=
z#H6rzwn<hAg8u9Hzr<x{RG#ay7@f`T`o2;fW>=#;V7l|2d63`I1(<ozm!-{YXIJ{R
zW_5`EegFkoq5xyf$Iviic_59SfdM88`e^n)7G0u%-Ct|#f31JI@CE@CYBYYAs5Ku)
zdetHLqU3yAp+J*S_-zSdq9BiCH_Jox2LLGO;sxw-K8C^=%S%)EP3!u&yJWB77P~+m
zu73GL*&q+ceVU(6;bz<3U0d^aaLJ#6=-cblR|+xP2H^x|x$!{uTu+7h!0(Rqba1MQ
zU)sT5YSiId5Id%9Q$r0a({iosH-}t7m9LXy>&uE~oX+h((y*+d>C&WA4}Qy<g6EX~
z9?oe9r4HiA8g_mKtGtCp-NB-IZ(eV;qPtbgPvS8-%ot&HsC4Yd-k{vUq_1TBGp>@m
zi;}xHV}T1(feTxKi}$o5@LS-PFKhhsPxa<{3nX)0Mkt<-i|1Frc1V=RNoH4GG4?O{
zQ-Vg2q9ZLhF7v;blM$Sg=DcZZkthZs<#qfYqD>9+MgSAOo>Ue0gX(*??{bIvZ<c!*
zrJ*iUdF<pB8Iz=`H|JsBRcq~2K)>a%SxoS7+)~c2mq4krD-cCUpd=1HR6&RYeS5O(
zST>J~Eo<<@hd-PY6pp{Z&0fPPZbHvq`&bNm1!Vj<!B~UzHWEaYETWX)0vJHd;i#6(
zCDcc(Vy9YJ=SaWfhAysfL$YMmCB?C%dCeSDT5EOI7mYe;xyn>j{@%(Qn<ogON1**y
z_AV!R&di}~W>2+fyh1ijD}%L()5_XuY2{G4A*xvzf=VO5zV-f`dhsYm%k7r92`tp}
zX6R)7d6(~HhFoWOt4zv`G^~nlw?Q#SEop&T!?n9)Euq`#*1m(+59aPcZL?G^Q^*v$
zlWI3f>zqtAQ(15I@I9`=j>P-(=A_bxC!BfeD)$mAO|a>xb_mfYl&2n4T{LQrBhve`
zQj(asHR2<e(tME;__d1FYeJbhu`WfM#c&<(Uyt*jY{m}bZYv-Sb`UWj7%474gzMCz
zK?U-6#rQz6YZOB&<$U$C5P9oLeY@?YLf85JyEP);n%D?#LSgYBP`Q-*E;p4l8>~T=
zg5(SIn2+M;U-9q09JyDjtUUoOc1}dO{VH_5pFYnnMHz*1Kb0UHmlc0vzJuVl7#m5G
z;)xgm?cvTz1+(ef)kje;`i$X}33}`d&=*QP;ew&=7y-aTeUwBR_`GUskh)ZqKZ`U>
ztxmh$Y;4&*B7U}Uh1)1I94wa>AAa|%<cFA&s_32pW{Xi`%;CITetLNC&|RLw@#0m{
z4Q|!XI&PDIg0}4M<qXmnZe;p`dywh=P?ty{41{H08N_P@bQ>LntELDT#&Q`N<ySAI
zQ5hwb<iW0OS#)-h&`bgX#1&lKT)`Del)HhY8a?asM=0+}tKZrw59g-A;}a0*1j5kw
zrd`z1Z!XE*FT&2eT<)KVNncJ(JPp_&6%l`!&)J14&@+N<M-C|-z4u*U6K3D^>^`Qv
zj1bIWpkqMa21^_*_PO4p9D=kORT2^42(F?e$k`JFheomqpz!TucK~lO6^zlkRAzeL
zsKJxMLwfLlI3vVpT0Z(#0v8K1XrMdW&ejwM=auICrZia8u&h-sv{PK)?iM4)o`29%
z(ZKj+Gvdud1PyN5eO+_qiSj;+%YG^?$&~J$boPFs{IyBn^>kUp=gk&M;^{vT<(J$O
zrIxtuG;fd!788KQ`$=Q{JU=C?j%MWZ&#@?tA8Be1W8K8*qdV6)3!_II)@hoP1#9md
zPHwiZ9Ikf)%p^zl@^MJw)IA0u*JGZh!zcR!=>2p@T8FCXR9c4)>Z6@vB<McZPN2XE
zgmM4E$dEGL$#cKYL28P~y0CpjeUD#GP4}^^Omg7vbE&hZbJg$N6knQ!WvMinLFX`4
zT0i+t9H}hK-@EbSlS<9N5hW?>p76j0TNOMMoG16SzzM+#r<_1@&m}1gqeR~K0|80;
zEx7`vTJ^wYo8%s^ULZ+Z{8(O^1$k(Fbh9utUJS*41@<?!JUgGL7PR+*T*YW`<o&j>
zf^z5LIX<WWMSowrufaiLa0yrmFFs!6Ul=$?zN-6ps6*33Lu5uHiYspUaa_v~$GW)+
z+qdL*Sl5d^M;1nh$9qNgY6y=YLLRXfv>Xl$Ely6a$GG>oa+&)p<1w|5>@fB|!$)C4
z@d&zapwcGLl<Ac79O814Iyl|DN4h+dco&NusrnV#DFi7D{xRpX2(j>qr+`Oqef(Wx
zNA=C|!Dil%rH#1yA;dz;p-;-)f`n+II~e0ApNN;7wl85Rfd~%6=5dmH*A(+SV^|lt
z{6^uf@5jRF?42C-L-VbMwuy|y+8h>gmsZ<;=4#p8f};n3nbe}Omm?_whh|OHCTW-E
z9KsgO$hgK=%08*kS@cw9sys#yiVR1Z^H@1v=~rEAUN^E;xo-zYGd|@kU^Oi~BzZqQ
z%V#5!9a6zC<}+)!iumG-bW0@1#!it?n2jPl`{lC|L(6rK^}iY2y>#q%x{4n-nW?1a
zSU+wT4advJgGZ7X<*X<VS%G<94z-kh_pQIuyhcq4Gg@8y^LrF+&W4O47~6g0ZpjIc
z?DL6ZSxCF>AxgzaU?6`kZLnX2QvGaZOVT$pe<8HFRL{gW(?WOS)+i3=!lA~h8W@Hh
zx!C5*B2dv=z-DNF0%cMMK8F+Gm>a|-aUWUwQP-pQj_)A_l^>nAzV52h(o9Jz<R-*t
zDA{cz9R#hi7gl3`@`#eOHYW})G_%{Wg(65)u-zn>k7IOojV|aTdGaA9UvIA`z_Z)w
zsSv1aVMhm2kdSiO2Z%v)*#AH<e`<+Q)MG56OmGiu87l2t-LL6gHsN+w&*OIfezIHB
ztL3O%O9REQhIQnd*hSP*2e9`{31ZH{ZPlwtz!{cL#~zK$Z%}pgJoD2wrXR~$(cua#
z!`}bi7-mq>AZ<}$tZ88!O4Cx<FmFDf3A?6w6p_1*BGMxkH#h2Bh|T6|n!oG2D5|uA
zQE|)88=q%fg54Pg(^jszGPLLQ-IzsJ{$u+&uiCFgw5`1F&p#jnJ#l~3Z=`?ChWpGV
z>+F(0Nl<e#wF`6O<92W;3yBOwdEl32o3m&F&_g$7rh7O#_;Ff-sj(N6f++&gd<p1S
z63S{3^j4{yDH|t6m|$-iW2n@A5?P;kL>eZFJkL(P{Sg#2-Zg*5*Rf`Q<KSYLDe<n8
zTCRxTHupRp279h7WYoycm&fMukz+96;0@7?PW+5ZDvY(<LG0#3U1bIZ^634^@yMI3
z`WAg`@`d?G6fc=ocC!uoc^gwI?xr3zW0_S~Uw<oA6w5kWg;mANJ~Y<MyTUjFc8Q>w
z0b8s*G%9FGLLkAXgk%((mNjif$QZnck@e??b%zIfn8?rfrygshv2c-nk0$iO>}VAz
zcw&N-`x}}+>(6klJ|f7_jzEdgcjQz2V24)QhQw61-^OlG_DHjpL$|&i{;+u4IlvMM
zy$ln<9OJMtZu-2p+}X#p&>mZ5Primxm|FCsTRm!seaec4-FGMvI!dRec|70gSw>;D
zifWAZP)&OCfx02Z2?#o`R#AB|dR?TUPIhoXVlscuoYq|-TqMbyR#S41w{ku=AZ$>n
z0gblds<}KOT8TpJu}8>0R3r&a{AT7#>LxH5_G#@ylm_y6gg-=+d_d5*WHF^YyD?%}
z3I?*2Ag6^>yan#kGb}Tc%$etDar$Y_Lyny2!s3qXA^|rq>;toJOckm%w9}lqwtN7!
zg2yLyYmp+&!(F`1#*lE_25OXr+wlnaLUD`Y^ns$Mg1FTy_Os!`LWeV7YtHe8m81;!
zw8vV9^%zoyfSQOF*La6vn)eIivG$MZ*ff5*$!=voUB|TwW-yXk%`7DzgNXnLNkbut
z-Kp8B5^7DK1@>X$<8P~-c!xCA!LZO3n}pJ2pN5I6nVu0EZHKv`lZj&Ci>^=WPeqN3
zYAPrON9TYfC4xza^y>%9g&4ReF3$_nOr~%qJn&fPE6BuJ$HvgN6b?1VK)~pPQyofg
z1bw0a1v9`uOf)JUN1jj7ga1h!CWJ^4AxV6s4#&a|5&If7!n^hQ^X=t)+tKb+gsygA
znt-TNtYQ~aDeS3BPe)DD_c@9_8@!gW?z@o!0EELhiE-T(LX)n7^|1kM^y%{r*e{zW
z9$Ja#E^qOD5rgHcpVL-LLC<&BF`UsJ<b?>QSJ#NA&RC#zp`8PWHp-f!Sl@j1p6+CH
zF+1Z%944%6peL!1ETiW=-g}Ad<PwyIBW<e4kB)Td>NNDtFY`)Aj1!`JtHiayr0VdU
zO?FF00`YS%(4+TfzM#yB`eW|wn-cj+UAWy}R&w`O;ifr1RrZ^kMXl9Z40jBz6mPjT
zXHL>qcw+@9NQ!K~keU1l9^+uPg#Fg&jMXUGymVYNnZJXWR#1OA=xi6kcoX?yp)neB
zxh@=w^wY?_nnQ^5(gE8la-T>%sn|!aVl-L~A}Kjfi>1@#<o3_!rN@wV*}Ciu_*?v4
zwtAo8;lg1c2ZV4i(BZ<X`o3JEK-&KzfkO#;*T2bc$1acazjWijRYrDsI-EDu)Rufk
z#--^xRP}e?TYKKhyv31M%n_k)YPL91NhOfvxwOFhL9JbBnsJzzX;w@xB7h5nJ}g0M
zb3CN3rGFfJM;*ZcRgk2M*iRV#Q=QpsgcNzJWBe<?vS&XC0<HJuN$$l1_T>hO+HY;F
zoE+;w!;C3^?(zNsRiUt<o@N`LmZ&a3Z#Z}S>5j~xkb|nFEmn-XE4t+{d|qU;1$s~`
z5i}U78sbu(<eyFh%}ET0%}KIajfHQdkh`d%R)$o8>{4a+cI9QQpxX_ih!Fu@Oq?W|
zw){zMmDZphe#{83rh;nzqxNT~pZ1>vXg63z4vi@eT<YtcmEPQ<sPVds#COwcGc~xq
z7%XU6?5@8ItQ)MJ(>AWwh>|*tFk8!ZS<>~@rcZuY?K+4bjFXggGHd)%JL3x(4X-)b
zrH3N(T{D(dA?riHt|4A&iey2|z|bfP9@ALwcIfDC&7jlOowTM)>r;;q64lE1kGc>O
zK*alb=}6~e<34rFtQ0%n0o%O`!6kj@Ww3w#jT-8377bFwb0~@`QmM0fh0Ef8cBf_)
zU6%$($MBNT#l%aZS%IEjjn-tgNBUL#sSLh}&34vx;%JL+(>b^=M8j9zt}Arl&~l~E
zBQ`H%%l&5`cyF{$C_0E|VO_Jpf-FZoiKgp}1zne=ET5N`vm=YXE9_s(?RR8J_h-Kv
z&=lKfcETL&Q_f#rCa$N}5Bt?rQeMv16D@R`&|1!6mKSmpE%uj?TQsNa8>H}MKvylP
z_8JPZ;xn!Vs^dS=>UdtX0E@gTCQpW|kOZ-Ure|uKvJ?Ym?yfu1v+XGI_OE#o6TZ4+
zElcUduLRrEUD8Od7TKgtE2<NFE6Dn%$&_#q?-KmTrE#%coG(OBt3>ujo^UzzICDyZ
z!O=qA=Yrf(4_lZ?<Rzc4o9*b*T1sphoLpSijCZ|RzrjfT=AG@g?)`AG$o>)(zk39!
zBO!rVnct_81(a}$)@R%_{=$x}Bcb7xX$X;PX{X3B9=o1?MoRZgWQ;}hmWhCFgu`c9
zsD8tyc;&wPWAGBUYQ_@}mGyeT7UcajQYH)SuAXe2Ke<$xy}!hrr4}X1SsO6E&SjK)
zf5m@<d%cJl{r%Y*LI4UJjvZV(Y}~m(o@2eO_(GR4PlD{}IPF^AGStgHpZBeEKNinB
zA3r!5e?iFQFva}?h^0W?c!yoj2IQv0Br&y~dswS|dJQrP9XNR<d`dhI3Lv(EsUc5<
zk1;j$JiOM)QQA_t)`^*=ZP<shlU&Dk0ScfaGr{h3PU0-A8bQ9(`P1@RQ;(v$Zw%Q-
z3DW)Mh6@=5VXA3(Tp=3CFFDd;sERkie2&zNI$9z3o2mxwjYwCwmZXIi)QmhUlF|#R
z1`i_@ea}MxZ;9(T?2rt&IoHv=xbX`zU{TB<wo@t?T;o>Ht|+<19&NX5ka_#=)PcGT
zg%MAWNS=yhAtG&q->&2%SyPk|0`#y1cQz!4>h_7h?1H!}*B7^Q27!c7Y`0XfWr{IB
zY+4|)4W_dostD*848)3!y`aOlTZo=Rj7qD)@a+PGCwVgAvOh?=HkVA1^Ja4BY&0mK
z&D5KVohdQV&8OF;bBK*Ma}7UHrVOe&ZbxYqQ&0rh#^hi3LX~9Vq|D;3M8flI9Bqq{
zJtp|=Wlly(A4d9r4Z>>}5ECQ22A|eHy)A4dOJA-^!^2C-pCnwBeel3fIqv&<8#646
z=ZT*JjQ3+ng&A0*TEt1A3FQDRLPebs$EC({07@uzL9;?^cp25Mo34tHafw`c8Rb$^
z6m5aYptu+b0_}}*N52rqWgOn~0$M2cU+R^8w7Kr<cmY$O&s7F7vRSoKV1ZM)*7Zlr
zU2T+aHCsd+ew=_15-wb9u|w>6_54mfE8(L1q0~>6;Y$QE$ZIE#Ygave857u15h-C#
z!H_+YfUQt-p`#2jdaf@Q>$^XU_e(mWbb@oEbbeMvBZbv{w~W+5+vRj$Ty!~^f=M72
zqi@~u`c<Rru?FgxIrI8i%T)NA*8QgQoO?eC2J|9zoKFpYJLv0T^trf+1ne*hz>TRN
z_QNK=9PU#m#F79pdQDlXmgGG23eZPv63c*5q)z4MB;Axe^f|Ix4H}6^9XjYOk5<r3
zaK;?&Ef$5W<W4^YyNdGAS@15-`f)mdfbFT#2`W$gj#-AWsW7Z4SB9LC0Y4~fo);o*
zF?z`*VXs(_zL%3a<Mgw(&Ia^I%*Pny7(jQ&q<9evQ=`|gCu-az`nI4jQ_6rK<8Np4
zZ3q_V1GNXIgW`mNG&K*Mlq(4bG)*kA7L6e#^KQM0!~5e&&=aiR+sqbeh^8FI=`fWj
z*)aeq1J*o8py%T;6STN|_o>4gcQ+~*e+LTYs$q6P_pV8N@>u8BNf2&FdINvPfpi*Z
zx!A0;sfC~|&NnVJsa(8ESEdX$gP|hnRkOT6@UaJNyQ2Gfo~Xu2C1-}tPi-+>vuA5p
zrZ7L3OQUYM=Whj;#~#CJBeqA4*Q_j{Y#(#eV=7wSOaadH8o}!}ayK#ub8$v>>j*2q
z1PD@p+RWvFr%buw&UgN<7JVaQjXz9)5*z2r4_~`K^(~X>Y^D*Xh875IptkoUeGe<;
zgVEf9^c`QF6yF>4J23Y&P`NE0SlwSvTlg*Vi|tgaj^tkE=2DpW7g}YMc)@0I#YIL_
zH@(GN!b83(ggY@!xP`$Kcjcb~JQOI00-L!@1v_7+!vceeu!!iU5Ta}n=OS#Zb8@p$
zdPHJ7?*(@8TK6sOdBH-i&-N1ujR0oTXk01O3KQA<km4_)6f<A@Q#}^_1-d<0O_&C2
z&4@d5JOp-+Hxn&~*_&sC>n5rZwAW3)8zGbdR}4t<B$QH!6@SnM*-|R?#wL{LuL4M>
z3&PeDK90=F+Z&q?-Z>5<IuSP56m@CSl7xy20Es9QXqK{<By^i11<tA)%C6y-@iou%
z0E!dYpEpt=4y81i<cmgzVu%zGlK^@&8uda>)b9pvC>=yFQQkY{d`zw%BW0T{nbnEf
zF47W5iSca~R;1FX7ifs<w8q8nNa81jA7UnszdTff#JH_m5vQ0vb7WqCzOKvNP)Duw
zcQ^Ji4z0}6gzH+mKGVaKxOgfw4TqNAWK^b+rRf~G3Abs!#RXQ&K!ewL&(Q*u)p1Iu
zEjZvhV*|Z=l_Yl)<KU>S<8q_h$3z;WhMAvTi435lNcOg-21u`hcb42{=e43Vp*M*n
z=9E{R^*(^E&S2<&J+s9_giZV|ViB#zi@Op#if9^6={s+780mhjhJ9t4@y1O}I>na<
z-ce@STVa`CQF1fihR#*)InG~+You_AF;b{J^5glG6<Xg|$I)_a7Hr0~etk;Pc8?&U
zMpHkp5Y^G$w|ST3ebv9dCpIa)C1*GF05_m`vtD&Ja~S>Ul&}(2<4YM+(V7El^=a#K
z*2_^*7GGoTBm6yI^x}D4dA0p7&^3o<wA6fe)BSgU(!`Edz5H7320X~VByy}mc$Ee9
z@7J!Z1?2|yZ?C9oSmo!tdg0YAVGAW=S@5T}huKeeQ&zq`*iasRr$}D9ltP5~3+-4R
zv=}VA61&|x64A4r4vIKZGBO``|I)6Rd2j2^y*ZZ}<W;AhALuQ??Mq7MMkYmCR#dOv
zG$eb1{IsID>7Yw~P#rtLZ_gO;Gc;Cqp0MCO@aRLdZx%6AzzW!=!D7pbtORPysVL=h
zvsXkO?{hJVx2u#j+XW9g;=$?*FSw}Fb_Yl9*HQ29GF$6k*~oDyF*vC9<0((Ufx^I1
z@R2~VT{`l8KaQTaAzJ~$7u3-dyu!JB-bf+20=Yk;DL6?&;X-nS{+r%`{YQZK5B-0|
zwqRcSdT=cj?Bek=E&ZklZrD~+P?zOgKY>>Ip@Hty^5Lo*{Wg4aF>x%y;bM}qzv5E>
z@K#HX0}~?_fYy6w2R`Bx;$p%SRAmy$&YOAKvQE!-_yo2c;d*Hq^oR`Q_r3I8AOaS<
zmYw`{02;#$%WhwP{;K`}&YFX$@|N~NM#rP0t=_0nDD;B8>vy^q<wmJWHA2kBal(|`
zXn*M8H}8Cf0A{dBd4eAzfccd+zi5*KzULm2jr^oQ#E~qHO`jmYg}JAuKs`$LM4aLz
zl#*YAQdF1SGw5&_E_bQaV*YXcS?U@N1tv<KhEI@DIBe`0Iw#;#UDmS+huC<F6lVtI
zYt0Zlcr(g7<KkU=p?v+Qcm|4F+H=q%XCGw41Th^;Od{`x*Wz*s05Iqh!=&D>8tg1!
zo%iwZ2<MwOPhG#Rn_f<k5nQF;IOAvE5)R(SDqoJ^yH0m~IWzOw&&5Fxbr$>(tXD-s
z`90<dCFdN;ucfaf$KEZZ+vy7FomSCOSD?VYHo6b4t;6)}hB90q6-P?0cR<yENq6>k
zm~R0!Kf85Nq0h1eFv!;(jQ~O~hKEulr#Wzpv?jmU=!;FMHf^h*zr)9QO+MP0)Dw=4
z&*<?|_6F&^_j}J^a0d!hO1TUI70^o&ydr{;I2_w=ofenZ<TkT|%z($b#_58TG%e=}
z;y<6t1RuEGyhIRYQK-*j(to{;XaNL;K5yD~inzrFJP#u!ykSyAa(9nsnFCQ=A@)&0
zXPY8O-!q6_Q+uq3E;lCPBdY<;&JBaU&dfUuz{^RJZYST=fb7p`<wGcOX@W*sD8Mx6
zV&{S<aSd7J_AKX_yhi?h)tjaH;0GTa7ZKdG?L>w;>Lo#6uI<80MDHG~8Q!obGAMD9
zAHTt~&&pS}ugTvF!8|RtQqo*L)8IEE!JF=hM|ddV7-ud@Ib>F<Fj1^YmFPDo+tp%9
zc91g*q|~lGUrpUq)L;TKNoZu4l+H;1KXknXSX*1SHQbisQY5&$L$Tse+$~Tj?(XjH
z?(V_e-Q5bsX^~Rgio5m?wCB9<z5o55XJ%%uF~*!bkYp!WdkIULsVoaWjln~0^l^6v
zW$G7uZdqLDh_A?%Y*NEF8B@fh#`0c5M|$JPZ(Y0Ga>_B$HF-q@9MBkw)kiINfpPH?
z33Iv$-n%EiLL;W{KM9J%nMAX}8vzekA;~5+u$eA4WGRR!=<8lHt+sy&Itbs}6TGkb
zeZC+^Mrr2D`1_TaAQw~zM>$HI-SE0R)t!ours~d4#)jI}Q=tiv^mI?#a!L7et*KUh
z7!kLed<K{Rgc|`S(5WYZ43=sE=wUyRY+*krjQD9OHT8;EWRD7QZF6IQ0!ZFrg5;P(
z<1NK{P`>qJ0DQamID3_`Nk#L=nMD)DarYv46p;O^#ZP>y#gTI-<KirF50aG7B4oq#
zFv<dCfmST=T7|-aDhsu$7bK`kbvGE}RB+-sTcRse2ox(GJn<YqKeeCGc=-ljpQNm5
z^Z6^sz)3aMCPydh!fVVYu=x?@c#9-Z@6Elj+JuMvh1YaNt+05v9bm3>|1-c`crVTd
zv8CTT&#sM3qpvj`?5<3yk<s&nW^Ufdfc@?yD-LTU(sO7s$;$ON1f&0iV6^j{Og6qO
z&&b;>;$K|&tQkCZh_YL}SzZsHUmfymUS<EV_+5v<f#+R6IJWxkRrO6Q_q+P~*t+Y-
zqZ5wz5{zd$r#ZJaCKSeRLqDjw5YfOP&F2TXbjZyY7_jZ$d$J2Qa|j?LTO=#1F%MT4
zQV$^j-i@ewUqHd)4%V?eP?i{(PVRgJ`_eDWuIoyvq~zuWCCuDIBr`1;Hlf^t<aK?1
zj>ZSVCUDZ%U+kA(f1=<*DAfXqFZqb6$r-j5d{Q2(l45MVw3=#M&3scChcVxqc$R}U
z(4sQ(-`4!MS?ZaC8|&kchsThY?tFMv)v#IHj=$#h>ERR?aNg#8zhfeGl_po{Z++46
zlzYIn5zwQWAT4IVLhzo7W!>vM<4_}qN?*^f`&F(xE99Fem<7-#3sm!_NC~9m;9{!Z
zA$Lq`E9^euw{0Av<=Dy!y+<JKTd3&<wqkEK46*Bdt73YndYr<1782G4HPdbrSVXd=
zI_gFo^Bv`?5B@={kooc&$Ts518FH)QD<}BwdDfes%LuU^HA=-lvIXngwmJ$D!zL_K
z6(oFV-8;-=3RfW<oNMM;>^!+URk8d%^d{!GOO#btpL-{j(tt0`1u6CV9-D(M=ofC8
zDa-Vy#`rct1*nw`y-I=WW}`6&42W+kNfJbuSu#ltNNrv2Lu0)C@ou0x5~?P;$s$F<
zV)yYm{OHOWPjabn0VwdbICRW?&?a!V*c)}!KYul#m%Kzfv4Nx49?ju>?3*sZG@5X)
zf-w?&gNM1^H|J$=)(lc`D2KlJXrr9mM!c2Q2}z5j1%5}j+>AuR2R~zN2BDHiJ-=L*
z#`-pS03hAvBPm<Iifvh0^raT%2Mh<XOzDi%g$Mbk0c9obRXDnmAnm9qO%tfnqlchP
zS^b_qXQO<ba;5u~lfa>6Lq`YKVDmx4*e^<T=LTQ2*Lo8<5?BIKC{=ZUv(#^Cxl9vG
z8hGsH+RoC$x3^v|>8g*WW;QeVRTH69yGvaC7+V?PrAr?v#XxW%t)K>dtiQZknn37U
z#3$R_(4ewlTyPbPpL3?4yuaaE{79I5;+y2<hxz7%NON*@4cl6oxAibN|NTSHR|V=L
z3I=F<k8$*Rz)VTixQnp#UPeu{a<?4j=mZzLuN_AcGm)TCe|3Pq`{W5cf+oj&4BrO3
z2!aa-hOkZx7AsJpn{iU(C**FNI|pTY>DAGqSOQz^9{X@Z0nb*}aLeANEslygPoU(j
zOd^jQd_yNi6Sg-CT5<w{NFu8M^QUQmYN#G7|EE=-ZOV~Aw`>x~eb1wIGnughs$%DX
zK(`$`1@F@Bqs4idd;VIo-#HQq`p)L5wK%6qH=X90ZaAxApd%v5afdA-lj`gGKKik1
zpg@X^(E{$kH6q%?rCY&GC)2NZ{!ja>vfn>(igOx%83nIwwF*>wg=E|lebx4KwnCIJ
z>d4yI=kmcmAQR{uY+)MA0j$UOX3ZKyJ}ax|QRbQTcd2ooftd)Ro;H(p!4kdQ3KZnr
z4Gce<Rcr}mX;)k+9skxD?iYOhrJ)>7E}>-8P-sXub}_Y=-hd(YjU)!A^-4SOPbaS=
zh$jiwUFmB|ZV~^9T{K;-OE%%t>MSQ?V9hl%CS-J9Oi}lW>}bENZU>989;T$f$>gv=
z%an5jKbCar0a4V$8okAtRCoTy&71fi&c?m^{!cU4I2WarLfSF9gPbQxMCpPs4s03-
zT*CHpaa7h=gSH+E@4ajqT<1O}dqI@=GU9F6g!)_cvMu98#zWPDets<UZ65XY4OI^U
zS`EZ2<r*x9k!3}sCj!j|52Z^ur4CN;)Tj*7z6=1j@8)+&%+Jall&??6N3R|$nRv|C
zidSy%;ac1-5P~XA8Q|ywHuA-HQKr-TVoAA%bk7thfF}TrW|KZO$wEZ)l1wU^X_tIx
zfoUUg6NWCegwHqc4>;V7<83?@A1=hz!CP<=^^n-!g9lmR$gmcLZnI8hQUuNP+oWO1
zqRp84QK86z0%#TJoaZBkeHyG)AdKYaBjk7cffBOOxy=TXBAdxH$FEPAptM?sqZ?^{
z?=aE_UVY^(`u)TRp4kAwZj#KWqp!R6#^Rz9MGhBQFkTxa`))3PTtaIC(ZY)X&VqDk
zP9j9QItHbaL$}0U0hJF{xANQR2ib`Lm+Hv&;{#+_z3?PPZ_ng6=}x_hQi4kPb_WO{
zLrTtL)%c``=Ku7=$1<qpkAH;`BLVdp!eKMW*l@1QA;Gg!8_RUdhHaCPkMb?1V`5&6
z=jQwZ8G^Uod~-&kk??_$fM;G|YrQ6_G@WXerC$*!3Y(*3%0H*hWl<op6d-u00?dm5
zTD1-K+Y0>*d2{Kyj9mL__SQ*y*O6Ad0}W$EU#9}u1mV3((2oHxNrz%obN_LEk<g8G
zVpu1;c#rQ{Cn1>y-TH6Dra`kd4V8-SEspsLrmG)e^F6=87wg_luuZYs$$ynBnY{<H
zL?WA|iwjp^!d<4HoZM{Lotj9@MMB$_dJ3b!hDaG0wCnSNJB7>CyWao)LHg6;AVr&=
zuqO$SS3wVa7k_EBV63(AnTn3qzJ`w^Qhy$MVZx0!U2>u6Fg?Zc_khKH3bl?<uaGju
zR@hs4mTQP68HMUcNwa-khUAOxdEC=s6vMkhs%iK^3{YL*t_3ldx{hS(<$CNDuw`1S
zm{Vw-e(nQ^4i?oQOJRd5mak=C#FUoY-z(h59=eH=e2IVo+dZnQ#X2?kK6`A7sn_wG
zLlUU~Lwat>PgR!2bxaFN!w>Cy+rV7EJ+_qOd@<Gg*3WinVj^}l$z(;=u^HeY0R7ZS
z-D^s%Vyn413B4lBW-XK>GWN3D3Lo{Ep}C{#(gSNRWhQ<k5`a4|qK9haO(p~grm`-t
z1H{HTQ#bX-#+<FK_yngL@`pU@bcdW82?i!Ao$dqN850atk`(<K9@ia|r!DWvRhJmQ
zFY+x+aOuM>@|{;tgw?T?r&?w&QJ{K!n4HJ?;?7;tOW+uAAA8vMy6)#Sn^#a9it~0-
zyR~M5=<4f9dv^!+bN;#GC^j5426EhXA5Fi?#54JXjX~pONz-}&=IGB|pRzigk?$10
z;l3{6(ua|*NSg!t<h+DzpBkO*BWe`to5imuSRpa)!otmx<G3aK##D1B3uM<oW640~
zfwuTXcqsvT0GtFd_`;mVK}7vAEe=hS5vI08GKO~uc8@$mGV$g++&3ATeY%K=v0Deu
zilC>hA%w$M5`NXh!;wApC*hJ4Rh>Eq#+L?(RqwJw4}$9SriB8U=hRl)E?3^$xVqL`
z-yB?1nya%3hU^QreUmP!568z92Fw8vt~6?#aiBsf9s29CWioOW6F+QY7zRUC!B&~h
zuv?14igi1~0BP{qZ94*^@|!IU?Ut-UqYRx8+BBtnSkfLZAPU~XazPzqU~@y=%mZND
z#(A(P@T67}1c4jw01?jE*8#zolf<VXaXu~#uuyX{kF&TV{T^6c?)>CX3G1ukmRNpm
z6zv}gxr6qU0sETI-BSkpxJUejlSV~0Q$bY8bdO>Uw0kvyX>Wj33~@>zr231Y%*4G-
z+RwjF^H#80V)(7HS&r+*FBCmL`2XJf%6Po&ov&-pdFq{ExDfKl0KmqttCS!od!#L#
ztlE~%UfyC)0}ZN%42@SIW+{3so%h-DndebrhQ~Q)?TYk}{tyXm6WOFcVOM=^KRHHE
zjc)v=GTEIsf6HMZ9q2r0yvAADEGeU&UuINjvlJqwCbtz9pv2BgQ{y&;I>~|-8}}n3
zmSA`RWPK%<;{S-okVp_CK0aVt$T1FsDM3vhPm%8g62A|TBGXx^PEckypUvP74Tmor
ztrMW=Z~*nEF$&8+kb9K?JC{NCLg7c*jk`y5tzFg6o;&<#0^}%R&)F^^x%ya#@wyGV
z?K4JH4Fl!EH{8el8LvywZR=gVw&&t+22U=6E7N<2Y@~&v4UuQxce!Wd$;B#}_X%ll
z#^r<Grpj`WzZ-Q1edZ-S7Q!wIg4Me~+nuGgIU5%?JT1gvmA?Ok{wf|{3MOHtFtCfA
z1f0!s)28I%$T=lTCm(kOdmq-m5hMpjj8S}9FeKinjX8C$iMgE=+%KXx;DS$Oq<i)g
zf`xT4uBtE*5!4udyj%l<veB~a-g0bk-A0Ay2&|Bz8S9|dx#ECW?zv%+Fr1a)0=idH
z%F2EX;p7VN=#T}-3^9s_O5G{x3&WWUpV_pZ?}jtIqhpt{SITc^vNw#ytah#+q!oGw
zOfyQgQOLjBF6QBnwUXgr15q!uqmz@pCbfP;QI}vn9EUD!hS+5?j_Hh0i$$97im)-b
z(U_5?RB_BT|783$suCGqYp|5p$<y}X20TvZz*$I*SU=&W++Y^<kahFTEro#Pfx8vb
zejKVK-qPpW#&Y>xQTo$K3YbLI8!d)8buuNQMj1sN9}|WQs81s>6s1-#Pq)Fx1%Jc#
zOFM#!K&PV?6HS!BMtBU!v0M?)?=_hp8LaH(xZ8b`%<+t`KpFOI<7^-OHI9VwrB;L$
zEThP{n_Q16v++vrRQAlK*bA4t_Fo;9mczZL*C(Gxobhe^yop(lSVuLB3vgj}nr#4e
z=jS#TTT!=ca1@N==2nZQgf|3{({|_`N`m(k36Gn4p9&A2W0@W|A?%kNaSh+)6V&dN
zDQh%w5H7ZOTi_u<t<8rY7(AnJci{k7b^vHgi}lEeP02ia1v#<zw<q8&B{6xE%vFhb
zHuE(SSnL9zHSlRJo!Ryb>ul?&n6!9UD@}E24~+@X-yl-vxyYEFX7yKA*~pl#rA@D|
z>RU9N+E^rhjjH(Y>zmn3H2ozlh$FeZC9r}abZ{W*Vb#`wcuVcqAd4a^5($F7T{h-h
zhXh?AA#h)<<-V7-;&uHkPV4HeRN~pzBOl?F`;$YLTrl;T$g}UcY*Vk)B(K>z(}hy6
zw9}TWa?bjWrNRnn6S%`A3Y&G1ziE=BmAS*U24}Q4=Q0mkOxNNgaBfY7EI0|t=%MRy
zYd)b`hH;3VHrJSdkM4A+q%DDL_x!!9&}Ys6yNWh<o`sUzH@z4L-W7t>o6-jF(|+08
zs60uO#BN(9Y7i<%6y{d5bDBAKRI7#!nj`r6Q}}A%k6|}^j^HmgmsnT9Ypm`*;e6Qg
zZ81=g>1%8-X_kEn-f4#UcE}EAt`)~R_}Ws}%%`mouI-c^I`ToDWa}{32_C%5j4=`C
zDDx~(U|sVRATBm9%h*P_q(i-H)}93IB10T}Vl^?1*VHzeS^6Fs{A*CUaB7#D<aL7z
zm4Ci4ue=P1+9Z4zwM${)!hH{sM#1gZe4G`wLK4GR5S@#>{hJ(2EdD@J+GOAwrh)g(
zcrAd^dXHmKq4f<sbRu45_qrf?FzvFM8NXulyVP*S7@Ls{zkq{nKHAD)hR~=8wq@pZ
zb}6M1FLX$AQEc<xM%#Du0f#$$25>tTIt)o^V_RAqt*#dO2TBt`g%F5Ii{|q5Gp-nW
z*3AZH&f>jQsiJ05HrS`9tY<rN(xk=<f?GoRVQHc|Il^p_uY5$<B0n07D^~{eDJe_>
z&@t1>Xl_&LN^v`@B;GDj#>4m(%_hWGr2k|omFS;GR1BDvS!E6+3QiNQR`OLWRh1zr
z#%2r6xtb;O!%>chksOJK@f;)b<1s_+v2#W3Nh`|KU^A55on;C1SrcIkjEP_lj3M}J
zwo9HWD9vcJ@b!CS;IBcc!q{DEGq|3sQtAMMeCoI6Kt-5FQ5h29T+_F%v#fpvrKX$H
z309eDqGz^_O$f}fI+|`Y)EBf_(jlNiG+K87V}>(_H?l%XGq65JVAr5lh?ZZx_qJu$
z!H;~*LC~>mum3737LF`acG{Gj{3JOp1!R-6hcykedg^!OBH-Sh!|O#}U(~L4q3GI(
z=>(naHCrB#*KoqH&{^Z{1Rkm~!eqGYtJEbZnJ|poTvbk8#3-4Mg|5>SIK;9r;jSzg
zyNlN^LaRibtXvFaZ%|z<D)2c~bP+yOe^7JtaP^^&p&}i2el+9$C`ouiUz<0UPu)Bt
zwfJ#KwN_C&TF~xP>esq~F<h6I5ku<*HMxBRN-4Ju9;zAPn1hsq0Z*fX&8qc%uz;Gk
zopL(k@?M|zS#rYJCuOA_wf*1q$d{q$k5>!c2&?9zj)gWs;#s?9bdsy;xb93orv^Jw
zUtJaF4Qhfd3$0WWoLVa<orXXWGaZ4AY5>R;#I>+pE1QwPAlL=1VIpPt9ZnM}1JQ6`
z)D!^6Dm-rVsZf53%-EOS@KR=KBi3J9V>BR_qyb|}kS@s&bz1Xs>vO^D0{P+tPQ-<$
zPhAdAGF1C2@N);84?>TJ4;Ql()4R8yQdCswf9>XrB+dyk427I26*S3z;$CoGiRNNc
z5zF*-IJlqwb|)GcD~kzPkmH36ciC(+#gS`gN@m-^v)F98>}An$SD8aQplA=JY1@L%
zT3}ZA6hDt5LIxhY5+{ivqjOjezC5#g3c+*JofF0Dc`nW!>-0rsaQOF$)E%(EV?|i|
zT&pjUwTqv2qOXMD9Y&qBh0B+8#~Aty$$05Y@fNQ@MLj1)Q#YnWBlbiJu(3P`&-QQd
zr}^Ul2*7^ZoMwDs)787coJM9rDXq(aW`*x`CNoGbVp{E0ywXuL+9z&p22V{-mE#O*
zY4GNoJ{RDRmAapaVgaUSwCginrKDP8D7hydTCa5(M|(^sIBGv{H=LB-qi#HVzs-gd
zR5(g)9fk>xUUK_El*)88YMXnPLN=hU)o}v11brw?`v(?nD%_{I&Q7n>0DZOuMm3%}
zI6lA8-A~opext66S3Kq35UV_*a4yW4TQ~L@mk0gj{HeXeW$S62=I<0a%-`9ca;)2N
zRzNR|tGZV^mOi3C5F{>@&r4a=zsnz~3X%H_CzfO4Pp!wo5yu8emvEtgf<gwbMn2LX
zmT@7CLQBF>Lqelk9<q-?3%Wu#zwS|0XfCJHaMJH&poL3D4`f`?M1n`~GK<EPJ4I`H
z741Leaw^<(s+NRnY7^k7ut=aqKZeitO~g#Zs^l=V8NDShXtiE$3~#g8uB6>&J<WAZ
zX}9t%V+LH77rPb*I@hC7aB@L^LHu1|hsZWD^yks7w&>4w%TaWcMiGTR5%mrrZr_UG
zjviB&tE#(#Q)@x$CqC_s0>#i-5>>7W?aU6$Ps;uA-lpU~AS}%GgxPmlS7W#C5GC`x
z?8lnMf*uEyZ@di4ZNBEjaEFj%wl>1Euc}R5@2JhQZ+}q%2b)roxBKR8Y`h(f+<cyv
z>}}?4-!+%U7aCT6RUR5STe7Ev0j;Hqkw3RNK)Xiz^1tL?_4cBbm+il~SBsTaEakoR
z8r7fN6n@%SGA}sQwKb-%G^{+VFIqW)TV0Ln@okOnkEOZusGULN`Wk>voA3n(kp-I`
zw$<%cdtSuWSK)XFi5fIlkPEcclQPFABHG(M@NK0^?XzWOMsQ7$&H0x~m2CzYTau?0
znDoAFof)qC0=y><fva{~DIA-lOi48Qer8FwLKQQBn2)xx3H!_}W`de7qG9#mNhELP
zBQ**>w5}a|QSGypS%BQWr`29aJ$KCH^rpw_>y*8(^~}r++L9iH(}j|)TzLELNEC?1
z)2ex=Qq4b8zt#7)%Gwx3W-i2Ip=tsEUb&>Q(6l*WpRPWX*H4HnBz&X9^gyUcKyzL!
ztTioKqrQri{2bw<qdB+l6?NGpDs|HuPSGJw>h{6&UD09q&>o+O#c3H5j%lNroo4{v
z44Ih2l3Ub4u~#6V#l4?YRUyZFPZp`AQUcGkoHw*i29UZMDwW|vqk`vIs*V9M%SR8X
z>R$)C=?#mk1MQYm;m}G>JckD5RGfdq&A%b24rEd;J{FQ>r#@wfdyR?zqmOaJ(%Kty
zhnvr_^S&tacr)YK95`1;{usw|F!f*d7ypOd3p~%v_-pu?=YK8oA5iNhA1neBo{w->
z><+5+Ce>wIIEVGhjQ-`xsi{>CE!xR7^Icy_=bvVY&W#ak5zJ!@Kl{@O;TmAi6OC0v
zsSaAk7&eQQukh*}9-){!M}KZ(6W3%$5YS{-C>JopuHLl8%{LK103L)<%@bh`@ck=u
z?_ad`pWTw3tzjE38;><;f^z*$qe+kI-|h_wRWi2kR4zOnqRFcT;7G>13f%{#P?nZq
zj-!1dXS8pjEM4JMI5dOeHy;g0t%@DCTcj*C)R0rUzZAZF!og8`e(%`Hm&gf_d*LXh
zK_qT}EYQrE#w%uprWyB<w9f(J7b`*2%=t<>{)760(P@O@dd&X-j{nG>Gr-AzIIst2
zYjo|ayqh8sP@})!zGKfvIe?`)jL&UyC$;j_zTYm;6xC#8>FioGoIPaTzj9{UKb<We
zD~fdE%FCK4-Z7k=!M=15<&9L3GoJ0kzO)hL%}{t}{1?r9MrW`tJ#_yCz}z2M#0!W0
zmjf%n@FguAy1=_O!-=jhY4yTlMLIdtgt30^!+ln)O|IC7%{xE19r_LH&zTo*omH)a
zi$s_BI(|f1b>OeKacdnM?#?ewRW#+PT8lOPKmw!7Zrsh6PB#A%>d!=!Q3t+uc~jn>
z#(%4H{-mp04`IHfoDRI?Ux=2Ck(fTZr8n--%rT0o+JvBupQ<Q{iR>)l-wQkcLR+qp
zvl-&+!M}eCZmiVEISlblS)tDtV~`eOH|X@7l7{0<M{r@irLNzkD&ZpIZjFhsXg)@+
zS_!ui>uR}Xu3QOsIn?U!3YVMC>Q%q1mz&OfF~;nC?ia&-@toQD|Jon?U$*N+qV@c*
zrJYOswbQ@I9sEl^SOg|2wR>o?38{cOrCvg*IGpXyI$xIqp`D3ZdF{15^(U4w$+g-r
zG<9BI<EHsBv!s1H-b-GcIocZOAhf;ZeLQo&TYVe!)lf6bGI9<-k@>4<(v$A{n;~uQ
zl6OGHueN96Rff9olxw0$xlkgU3k$~9=)ERc9(Aivx;q$A$Z!CbNruk&nsl$aTRZU}
zIjY`dv0MFCs)G5sQ^zRS1(-84AYT_Yq*dx6d>Z$~&c4A-?+52E>a>8-30XY%;lZ*m
zeyUCdKY%}}<QA2iEt`bJM#aICrnCfi@R4?CjDaH>69^l31TDT-DMit?eyNi8#hAiD
zonD!Y)S)D4L=4mDiL|Zxts<+FTze?sUk>tu+dBBa-twYf3gTqV-cMb6Nt5+3QQkr}
z@f+dg;<F$hAM8v4?;iA9z`tE-Fx|2*16I-P8ODy`w?8K_w}>@s9kE%Z%e#2I$CMB!
zw{|b3aiR01@9%B=Du3xbN}l;dta`P&6s7T&(coRz<I_j^?}QNY8=M~-j$ak8y)tWm
z@f<!ljIYeV9w{dX;u*&B!GU@Xb^iwn7XJZWII!%0W`L7l|4jymP*kj^#ILsQ+~|9y
zR}3yRP;q%BK2k6;GmE?mz7Ks(8Ow*wRcz&p89*c>fE^G%gqR#bD%E}DLHk}9=?xZ*
z;-cIo+$Qj!?q`G}Bi8qTD0sMF-`=$x8xyMX8NuvZ0&R#u-iRUjlq@0L=$?<n3ao&u
z_lSV2&j^5NYgPapp(21VCAjbv*<}hMfMFCe(45UlU`;D?MgE(9droz>^IIG^l_dlK
zLzu5%?1*H3uFVt!)$Eou&8?r{Bce^d>#JIa`)bStgjXJFk{~jOKoBjR${y;0@*Q7=
zBCp>eCY(4GUcP@O4|s2CU3DLd&a~|@jwd=i%>)SiwD2K_KJp7I*-#HQEW!?gJoG5C
zkEr)-TCrl6bSYdSB?DEH3`7d6Fl2yejNhHvv@}0YR*y9=wp8!GpX0yt-E8`OdXW8e
zW=l3=UtzDC#!c#Sc_kQWCzoR%;eqM~W4Ix1R4G)lOE;y&VjMgtk~1Po6{7HkO&{w$
zN%7`Lqd>#g4tjghfnSuIY6B3#mzp{QJ$VLK&77z*;$&N!u>$}C@M%pyUTW)f>=I*2
zXm>$U#el4`LlqFNb)Ff?mbZawmq`TCc%m`ZvHTTvUt+sZC4+pq<5Gs|p$t{rUy!&%
zk#-D+fA1ma#BeCWw}FUAp7V2TVp5=>Cpk}mqs9>t&t|LZFPr;>d?$pgNbm|Y3iW*J
zYR+adV*AEPyo+8ddjYxHB3HI?Pz<W(!XqK5P}&KQ46zZC7$YR=m<wKuMO^~HVMS_@
z^kgD!YptOqhh>$&s}0DDz~5?`Dm=g&dsZ<_NnUaHpT-F`2Cw>`BuFU$O13;hTFNcv
z&wp-F>pkr(B-?8>8KoWtg-YABbn0RmV7Ehl6j0O|HpV{t=9~J{4x8OUhqze@5FoWp
z^EO$-P8ThI5x!^34+E?91}nCwsG2zVEkqNt4k$sS8>SPMF3|rcP;zT+@DlD9;FYro
zF*ch90Z}1z%3Gv|gt*saw8Q><C^z6yT+OsNRJ|X9NIu5a5Io{0Fw=ssrd?Jc<A7)B
zbnDEY%q=QyY^KZSXVw(JEFzOa4Ku#&{mgugfNRSns?l%YZe3)|6G$n4GcgfT$FzPX
zBC3&vYwKpwKY(p(E2@!!f@%C5I*Mv!qNo`6&%K0^FCmsK+y6lS2(X^D5h$4Yf3=w?
z3z*M!w7UfRO6&L6ZtK!+>uBWGt#p4WyKj<)1i{kfW2W>z_G_%0qDY6W`e+y~es9Mi
zDxUZSp6!JUfPOphO2G5_&bVq#Me1(j@+;%-!!AD6-#U!Ws=tX~oK+8Vw2P=Gg*4~+
zzY&6+xo2lPk?P}5_A1X9{o%!69!b^v7%^(|Y$)?k0bZ!5{BjSQUaZ<H;&+Pke8RB}
z?`%i*p+^%N-p$d{;-5_gzCkqu5FKkP^G%sxDwx7Z8cyenWaKXJHlOX+yZ2$u%(eC=
zKF`>?m_)~vTr?c;Bh@=8rSNfjTXn33jFiz>@}&ojdyf09X$4=)V_(H40CQh=7-=FZ
zmut>t<@0vEY{Kaqh&FqJL3n4e-}`Y|kD_;(Qeo|D;o{5)T8IKgo^1M^`IEat$44in
zxa~N{P8z+~{1tqwH-~a~$-HX~qD!4)pOZ$W*wdDoj+71cR-oq75J*zU_AqZ2=WU5a
zPJO#dsb9%eln8hbStz*V^vRn<O6z7|gqL(TrJz1)MIerq>&1Mw{v---S!PzZ83%)?
zzwim0ndD<64YVf2Ct2`Wj&YO;e;ggjqZDI(J|yl<lW0P|bPX;|IW3J!y@X@<V2S56
zEtx+kCnF4gFcJ#UhAHHL2brg<rYv46?_|1hg<?4k%cAU&KPLuu!?}T?oEkWGFWsEv
zw!g9lk=26d{doNQVAbn(YeTtRMeor-ih9>!b{f+l`xjO5Qo|dyv4C`D#ZMZ+!0o7*
zlwA*N1+Gn{Tr@rrfe7Tvps3&k=^|U8yU>t+gN?z2mBMu*-Ea&l6;Lz!bXKUyhs1EG
zM3V{v|J@o0O^G^HR<&fC+6`v!NfZ{Eo4|4P&10U;;jZ1*`eK(v@<bPP*wfru67f9>
zcxdgipQNP`zRHZ~Lz1b(qn+x^gp443)M8GcUVOM8?*NdF^i_+CQoTBNcp0SyV&*9$
zoLQ>a!~_P6t447K0Y!wDNDl_H3aQKt=Wmb>{9cB)!mrQZ;iu@^eu{R~$rHB)Rs@jC
zeDl;};L*m4&ElAL^V;stcYCt@<9kJ1k4k0PTIF7DHFtXh`@z)Zgxi9THZ7p+{R_oR
zue2FCuuzL%WT&fy`?`NEH~!ia>fPZbKp6UN!r^YBfNB)FZp#C1M*W6HTALxI=K_PS
zkg=UD<%i$Eg$PqhCl%BTI^?NnGt5kZ0gf?{TldZ^xA)@G@V%!3LScA9z@8wnG$sR%
zB9J+fyVNy|fT0}#3pt}+pYj7VaDhQz2ru$`RIgRO8FEU`Exa&tO7AYp%TE6;irZfQ
z4umCbJ)-9(g)!qSorhb8F`%P7hB2ewn9`Ytx02HE;;5j&cvOJ_lV<a)x_pgZx{`D;
zfyNXDW|#rJ)?LB(=A5;%{40A!oR3OHgyDN*myLHL7&Djy`;_Y7$2BX*Aj?1Z{7+&n
z%09Z-VCsO3+@t?2Z4FMAN5&5ua9|Ko=zKFXA}4oV_He;kk)2g|Il~5NK`L`lRAl=2
z4>D8l<(4)tr=2hc7GBN#ZLY3OSn>1zqqOGd9bb~`>QoRsE-G@p-|HoR$?5WjgsJov
z0UQ+3zPv)Nz-SZrFxNAQfZd`pg(<7Uke8#*4GR#eB>H=ufL{!1|CDuLOG?oLKMZhj
z@Nvo%x)1BTS_@+`=H=vO?)TLG`OCA-F8!bCr{x%x`F9g(AKwq$?UfTUEZps>P48dK
zWO%jC$X(x2J8UT3@0qGqJ)jTV?DgF4t%3iN^lapECp_uZP^7G^`|W6myE~3<4DQ!=
zUi^)@1`6`GH4yn`a9B{b_@jF_A_5<^6J{=@kl#9p2vnmmym6pTg-V^3_32b=_R(+R
z>0ZEwInc%nK!F~+!+fooPxcWL?scopluulo>7>HA;sx^bV<akE&Jaos1y+*nrkZRC
ztIs-BzRX*xHQh*-zym#o*OMHtev)Pj_cK+0c%+R}+9wTrLLcch9Cwi7*DVFQWz9<F
zk}YwwtljiJ^#NPDPSeE@e`kqdB#-1-b9s)-kKU!v|IEN2C1yyH*CHH18VvTF>$$nE
zx$2*1)ZlY;ha2%<^?&96@*xaQl+PO+bB2#RjTgWQO*}3jZvVeS2;%XN{|iM3U<IQB
z;_k2i7xxVOfdxXI(6P-9c7WULBGmgTFr<+Tc-1A1VGG>O!UIlfl7J6$M$!$OeI5c#
zg^QUbPWq*X<Fw7NlssFf^i@N&908-fDjhU$EY`wV?nkfR1F)zAtK1I7GR`-T@(%FB
zr-_NMG*9FKYMRKH+L!Bbx22d16Dl41si<&T)g>H3aN1C62`pD|+827%w{WrYyJ5lL
zxdtMVg^B{DEg=Mgtz8O&E$a%D<qmM#y`}bA8kD#j1?Sd+3SDNzc<Kq-;I(VKs2ey>
zCU#atACwnBYOe@AB0nr9a<@fZAa<pGQ>-P0aiSq_a53Lu|3R9sP}A}X(_oYC5bszk
z8G_a)+>ai>Fzb+uwgrA6Pluj?QfkNmIJCWxl%pC}1!#tq>Gugslw9D2?h9s2^eScZ
zBn}-Z%CZy6y@2(15<UCS*Pj}^3TM7L+@;F$&+HlFJW7`lma3B#T!nrRhZ2!c=BMU-
z)S(!a<fPpZ*yvR`R5Qc38CF2X-%OuaXaR`Cs&#fh;@oDkJAX&So_NIhf7#$84%q$|
z`!C42T&25Qwf0|j+WVpg6JYc}Wmgo@@79yAPDW)<Kd6kaAqkjZ&>(KkJjGhRn9q2U
z?jFwB9Bq0@jw490h2wY577@;#A$0Ahr_sKr(Qc~I&dwh&LHyIqqTOD|_*gMFS#H4@
zqO`N57_pfEsDNui-u=}HzOoEFyqBt3V;jC*FqgKyf9@8JF>!gzlyUyYEu6IvIsXrD
zxcc_wqAu7b${RRFiSJ-u5ggc`qH8gz62J(J?~gc%U$aY6J!vA<JHD-(onTQlLHF%S
zS!mr)KcR|buQTk?cnp*E#pMzKz1Oh>U#3)Z_e2}Lq>U39-EX?6Sqnls-~`eJPFo%e
zFTT&;>6NFsX7@TT&RrcF1~D66h!j<Q))f*{fU86egeTvO+uLKgobx(*S0?QGE5k&_
zgqrM~_n5yiUBRkc&PMu%7E{1%lhtlD^_(7YJ_bB-m|u`qcwmegUBIjvalSG<af2#M
z$+)1nC40cElaTl!hM-v!GO#T$h6}9FCC-n+72Izp7WU2y=o5Mo8NHN|+z?L15Zu2&
z1{MXz9H@|))*#zGmd0z@3W-tSm>`SN$O#yfCN^4M!QOtKEUC@)7gbuaEM-#zzXMI1
zN*YaM8dh}WglDW5C$U`&o1&f5%tVT6PxUj|oT5uU{3u*~M;w&vBf#dhUPHQRk!Sw!
z*;rws+VVj|Ou>XbxcR0BDfvq@PP3C&b)8x>LgCuE|D_|8{KgP!xE++%1~fMvIe#b$
z-0}8%%;RmFk@j?dHq0rZ=clFE$zHTC%|r&SaPj80zt()3;&2N&dYU7V#F2PmvQ1E@
z)N*)2VQ}%HN*-7eO|?+PwTCW~NWC8ud{v6WNRT{Eps3jq5u{3)QYwEXana%}%eALt
z5Sg7)|0?Ll&(AI1S}ReJI*g>j!?z@=iEEqLAhQI?xU?^I-=>f&qeRxYbS8D*p^z)H
zL{`6aCgpGV4;uM`rtW*_{^c^BlffC!z>5bL`sbBmPzc(Qr~pVdb@;1~E_;72wW#lF
zvRH7&iEb~DBO+OPlGR4TvzH-;Q3!^FDPK>?vz3D&?t=)*lZGIk5g2AgX71XpP<MTr
zx8(6UP##xrx?8VMXR=-?bw5znYImePs!(_Q(^^q)+W*lycTl0u_AjvhqZR#nzM{Fw
zYM|pqYiqp{2F_eoZ~9BMHd)PeIF^CS{3i=s<`Xz8t;y<Bmt$VC#blZ_o^hVUNr1S%
zVBj}m?8?u0GQ3-q1g=MNTaxC*N8Aw~?RDR#!IMsEVEJzM!iXP)h%JIgkwnPXU5r#<
zu6QAE_n_M8z|Fr2uG4{o?g`=HQ}0+$+qIoD$zO4sTAlP7=$r4|sui(a0k6stYa|Rc
zjUeHA5V*>jHVIeJsuIaawVjy<Uok0d5~$n-(>Y{+!w|jZj&qa6_|qNhCJU)^2>ylu
zsk6xcc<-k>*E6sKxjNH*?Qp`2@9_?LwXf&e=7bmT{~tP>9Im&rVcu8BK&;O6{L#xn
zKc~)~L~e7L)(j;``6Juso^E+UQJ{+<x+x{OnfOtVsHIPoYs*LEwuP9C3k%;f^H)SV
z4{nJH9S=_4!wXptPPVaJT=h<-vs@e@bZ`qDPdo!&*lz4WKQeQjjd#bf-Ry&YWaP5{
zAK{B&<v&_*=p6JTGWQxY=tp>HYT=k^<(1oD-dRt?+qn^Oz)lV8AKUmR*r{>YsVUaV
zMfvgsyDvh<!RCDWOPqEzd%#N(n5Xrvi6zf>ts0l(7t({4JObVa=-~10HI+=t@g}H{
zP5Z>XsQe=CxU3^_w^q_U)98F>oYQ+AQ}Bi{K)5S$x0n0tSO>W0+n@F{DCInVKz|}0
zV<3Z)e$+85q1Thl(=#vNNgQX9c1L2?%Q1^}CHA6TY`T@f;}!ZtEbG)J&)ySy7J-aA
zndk3)JjAlqpPW;(#<DhZvcKW7p(VIa{eDct4!jxKSO>gU<4B_G5ZaN+XW^qxJ0kj~
z;G%KT#EUZz?k<4mN$2~KiVDk{uFI2t+FQ3bScg4Px5vnne#Dc$_Frb}`T;ynw-4-H
zKdk&;#vq@%P4ce)Mes-Vum0brO2~(OPIRL2s8?yx!Qb5#Q1Rr9Qy%diBgaU#D0MoN
zC@#BpL&e_Slk$*!Gba8mbjwzw-2ugyf@ojCIlL4jV|M`|{jvE&hV`kRUOOTta%HNI
z%`u-bc<?KImwkLjJPBJeprk`QY*qu9za2-?fGH81CiPG2nM=(VA14zrW1t4I{BP<x
zP5LE`Egn$P0v3|L2<`tB8pXZTf35+hD5!zYlx$c)sAo0(Dp`%3Vu@F=WApfz63;XV
z-~M+)0b&I*B&lS5F!Q{Yy`(a}o5Eq?L*Em1g%>;{xt}`fvql{_x6?+2ocBbURyQj*
zC|y91ojU`7WSG(xVfk@#KQjgtCHv5vG%4_gA|%B|r~)PPD8b?%3+&9O@-SuBW-9@*
z<M}pb41tPmKn}<F+7YiN#!;h%b8b>sW*cYd<wwY8zw+AI`}MPT?q0!v0bV(?zl0F~
zjXsNCfIr+z-hX9)L&U$y;E>HmD2@zvDxLH)Y|N<WLITP;)tY^KDf9Mf%p-Wb*=YPW
zoVj{nN2>1zANyO}Sa*_^flfFBgt{H}xAkxYiz!1LsXwh}P8zDwfVrAH*_S>Q!D7Vl
zMd*P24K&t`p$$%>fKY#KjdWvZLN)F(SBrp!Eic078q9y{gKKPpYs9}$62?0IbS7qu
zuq?HvD=Roj0g0`Z(uW(KpaAClG4`dl{%gLe>4=Fe44JF?-P)o8T6Z<(@6*fI3%}lV
za3YfadMAM@`i*d!8q3sM97x^!6q7%a_eh-C9p$9RiU|a*5KaTW6~zX)*C&%oK$vy~
zPs8<k#pEyKS-0_%jlj2j(YX#LgC%LA|Mr+GHCjhYvWIE9DxB!=PFsq%?A=0T94%_!
z!xv>nd~`uYZNn}uF$!qo?{5X!<*g6`af+@)+W7OSsf^pNgB?&s7x81sBI^A?E&J_b
zhu6csnmFS<8$HXUaexTHnmzG)BO>MIqd);qV?BRG9MQ$#SmCgGmGdyW<8AR;Q3mqm
zHqK+&p<&#KbIzR2As<wPoB&MRiJ4cDHehHV=-j~v6))#4G*!=QNgE$jhL5mN@_rBr
zKR;v?E!kvQ^|`hp?(F>^4Wt*<D{_v15?(?u`a0of-~Dw??>%WUmn37%@zoFc&d%3B
zzZLnTwIA~HZa)c{a7Sk>spRT%%iRiqgx?NNO<5=<TMz_$eB^Cn&i(Wn6N;9ASx^C;
zyR!%5Qn+t(4L(wJoS1=L=We#A-Sn1)A_c@j<ZgbX;zX823Ydlz9PyF2BTC3nLCgGq
z8$Jv<wBU&Evk>7wAs!4lgrI~!@-4=Pp2><H^{;jZVhi)dkraxc;ZG8F@zk+N9}u8M
zQlH?%PQ^jz;-J_57a~onKX9!Bt?Ll3x!jr;rusUf2#y>tY^w5t-SK&s4|dnI#NL6a
z6fo8Pe^BRtC~y`dSO{+Yj~YYae=0t6*IajZpO{XSnS<hhcOi5A>TB}QVS0J<Hp6eH
zSeG+mJG-rq=(l6gQuWp=kfT?Q$U4p=Q`UZ{cjcsDew*p&&f12&O5dpHpIxu4+H?+{
zRX^z6C_|U^ZQlT8T8CN06Dbyf42B^-bG)|u@}3D@)(4M8S~?Joh!$=@n}k8u=L@<0
z8-vPBG@`1jOb-{x_=U=27DTYD-GFPxd+qHo9XaJ9IvjmsV0a-1bt;8GNn41M?30R!
zF6UO%Qku-y1a%Gp+b;trhuVe(x7HV)k8eEO9&z)F?@H!C#;c<F#R-Eo7Gk!M9AQmL
z)q$!}Bzh&^^y$QWzXY2(0Lt<PRC+RVPHS#xHg`Yi7h4r6CMs^&qOn4%QQ;NuNz2Y^
zF@L-t4pjqigHn1o0$aMj|Fq+@Wtpej@L8n537kK$#*z6FZ^|0VcVOeTC(F39Tfo_&
zl$X4J0nF4Yosn{MD-mU!+bh87U@c0vx|q(?3R;lj7C3qj>tq4YNx*AKv7-qdQiMT2
zNmtaefBvT1jxuI{=qZ&!u+#Z?Dd+9#vx!a5#1v=T-%K`)h%Lrum}ODk??~m-EK!{?
zDOjCB?Z?C+1(T#dk}8HZmxVpX66y4-0b#5ja+DQ{CBjS8E{>TcjwLV_&lPK^MTx*(
zqe`$p-t`ic69G3QCH#Q?Af-G6dDc*hktB$-wc33qYPMv!`g{Rmx=;`Y0Jo?4E7Zt1
zP>X{b*JBLsbu368)fF#}LNu|LG;mPXcBAYYQ?ml2szfO0(zkdpt#bA&oRmcuvs>7&
zfa(hyWvUC=h!$aH8db6~3r+U@ee22G^%7<M#BHULbgJpj{k!NBjm_Csg^*N4J)^;)
zPhMQDXMkGX2U#Shc!4huR{a4MYvk?h>NkQ$ljg|%0g)l7ZwYP5z<ZY@5ru@3(!l5u
z5OTq3t+VHm+X)Lu(Xqj)>5VH)qI!0S^E!zN0Lq1xLj97cbOH5bVL9Zsuv&sGeo0DI
zI;3h1AfEsnS`<c*j$!>G{g8Rwe4=#PruN51n-bIHh|lA}krCVi#IdxnOXXB1Ghy)L
zh<>&lBsbNzy4O=k*NRLX-FP95N)&{wb{(L#^$Ur^Xrz1ad^BRSXjJ2DqHp`)-fov%
z`kx)^LeHCEl&!*qf_N%-R>iyQCC&hdv1B;yVSchP@DJ#LqWoUa!74pJ=hCCm6a%Fs
zO*`EivS^kSB_D7s6()F5B-j(wIN047Mq3i&ZY&HH+<XBlA)mwTj_3{f78C%&^y{M!
zIFXVQ9(=+L#$J(0`<){3r>uqz&WXzN?2#!VoY!j1*;26ysjJ+uf$~z#CcmUc3<#C%
zQF!ycz&}L&)Jl5r)4ouem&}Em|EAF9`aPI%ud+0He@UCOiy@z`I<!)M>Tw{fU&8p{
zL#EUW)K=r_igmmL>B!Xp@U4VP6sD{X=_(7RZKi=Jl?<a(wK$v*R$e7`P#SWx0JB^h
z-$JzP76!P+7#qibx`p3Z6xgw3w*Xhn06O;xvI<Z#BdlpDv@<5C6;W#!EHC|i&UdDN
zyFQhQp8J9$y-H`~?4LW0SN4oK9ucat)xIh~{b1wP4wd^fBkh`jLX|)PJ2uN$+s@yQ
zdU&0F%HuV6WFF>p%{JhE%_h=zpBA^`sR^jNZ>2K2{-gk73T|%2xypr@@2o7$b(;Ut
zfL1&Wsa>x>QAO-b9d$~M@N9!tR5cD+xYJ3BdM^x|wH43Ws;F1ms%|_VdyhJqMdqxZ
zG0O`ux(dGCuPh`S9+{6iT|27AEP2Wd9Ca4zffX&z+6#0hPS`I&(|5z=@3F_4gG$RG
zG)~u_nvv_mRy+sN4DkSM_hA(at47JOjyYg4Hu#jXSAhF`_AvX;DMglXZnuEz`8>0I
zF&(MZIupL?37Jr^vY>Q$bkG@XbKD6RDBp9`X-6G)M&4GHFl?~x92EL9fMAB4Ih7%H
z#359=P|AQ=lO%o*HB~x!*q~LI;+dj|9bx^yD6$s{oV6Ve7J^&<qsA@COT`xsTttPS
zg|zGe3N8H$Z8#qIsM<^-sHq>bK*QfnIAzGT%M#<bS7UoFh-S!$QyI2~;YTwA$RN`L
zgcb9XuDc-J&MP#%-~r3(IX_q5jNog4<6r7To@I$z6ZLyP-auYsP&GGw?CF4n+oqR)
zZ|&>n4iEUEo}&X6kAE(0lDWqy2H$q$P*;0~4>et=^Ttw@&Mq;;z5CLH&b!m`SNJ^U
z(4MRRsg?3?EgNtx*OvpwtSEL?u7CYVSggWltV!PFuxEHAvS-tzKAkdYlH<%RUz*R<
zla+McGduI(hc&9SIOz5%`lowdxSc~;%SS;^b4+bm$VVs%tEFCC(n}fZnBGgMk^cPC
zRc*9a>*Kl~U_HntDSV@m8b*Gy(A|jdia=$bzVQfxBpermvg#4@<A9T2{wcIZ3TsBz
zoiA^768k<;W83B@3*HR^G~Wi~4FUvTpYPZAe}O)~=%m~{&d(>{m4GU7J?a@?Z>&zH
zcm;pD`bV$pyqf<hM3Keu8V<;C`1+MZjttXTH>`XyyT62wVD5)gb1YKA`C-m46u#Yt
zvrqT@%x9MT-oGsOYVqo(R|(nApq8Y}CF*4!`zW5Ox*i{by&s3XZ_Aj^yQZ?X{E}}K
zD{rZ;a6OY-xV%U`mR{3dO?+0hfmpSF7j?PP-C%wnc>jZzb|ayNn)KM$Rbh}ICCz*g
zkpy^z<5;9of=&IcG4B_K+(Ayl++q^2+1%{={7P*_TVmUhvc-xZr%|N~#s}e$Jh`oT
z8|ja8ntj+`(&Ij|vjs&|-2OIiOTw3M!for)R?yZF4sm0!{MumqI@<W>Q4bx0^>SUs
z?^P~A4+2BojM&%?T1kPh;Cyk(RMncg$I&dD8H-grfS?y7wLXtu*gJX2B3E@B&gu5P
zXlBzODUIZ1xWuH`@+<VpnNCl}@|D@^dK;C5Ak$)UgeEt$CAWNkUQFwSV3*=|Op2VS
zm|VM6twAUQCQkB)E6SxEONwI4>!VwI3M2b$_3`FK7rJAEUK=i)bl>4DiM=K$qgW0!
zhMcmanzz(&-Rm{t6IbkH9PFhU6u1^^3890|6^VEDaV;4dtOK_hnj9U;jykiH+FEFl
zJl#=RTIIGCt0})0ITWQ7xy4?#N)Z<3on9L9XHGBqJ7B|3&*kX`(67hZ0>0M04;r4l
z<Yl(l<S;p786>yWv7<+_uv}s+)c(li^re-Qf4eo0E_~;Z8aq_(G2u+;yof@HF)91^
zQ`PUsOY5%-1d{e&l?Ess6de-!f7=F-mXr`uhjygjonq;#f4IzxE+)(jf84d3i|%Z6
zlWDMLM3qRg+!rHJW1~=GD=fd8>p{dfj3Qb1D$0?E^A!cW-4JA=x}(_AV#CrRNE<6w
z5~bOQ464PQ%h<!PK(lECr5-c&HSuDg<tLG-rBYs#q7Mtw9z>|iSJFxC07GL<xiXBc
z@}~w5kBHMBmo8)Pu13nX2O$q4p(WxH^&K`#8ykyC)kgExd6q&3OI2B<qE2BJE_r(`
z``ZmPP}e9HNS5atVb~u93-34&4?VKw+ZKO#-9Kd~FkCc7>Q}mUeZ$g)Z;0cCCaueA
z{H$A4kT$0?K|rr$iaX_{;M%UO)bfLUZ&8aDXCZ9+GT-+1O8t603q0GgG$7BJ@q?bD
zv`hJPs&rXUBSQ=NwpIkGAJbL%G&yUPK_*7$c?o{`(;n#w;2QOm8XMM8gVmY)8k*Pf
zt$R3l{Wi6zPh+I7OEc$c{q0{ze7Q64#3FlQu};-EuZeOgr%D!$m%MbDN#vz?H<Jy$
z#X*wvP6I7ZoR=v%G_}J^k71wo@~)VU?eiKj5|nd(Y*{FJyZtoB)r5o?9ZjT^W$+Iq
zo+)eoqPAR1Bf{1s&!>we?M`hoYjJ$d2D<U-64qo9f>Y42gZ5&u2_TJsqqw_(bgiWP
z^}1Y%ZwIF<>n#%|Yf6Cw29k%UP*Qt>8FFwDSv#J0l1>=LaI2<f(wVD5xzr7}%IB&{
znv&tdiGeXY*Xr=dl#5!c?(-C)n|eCTORJe$ivxE0u@AroI$V{lS_`{5lFr8cUw4Vw
z8cC+vm|ynR2XC$pu8+GOFTWCc-yGgI!7u6WOn_HzDLrRmF6(6i8LfWTc+Xr`Y&Ra;
zA`%tLkd5($D-oC!fh(GC#vvEG|I04iz)E`wujYK@1G)YD#A~OBYVK?MbG!s4grUz3
zc?~G=sB1OvnNu;$8m*jZzjTL@hSjJ$7Iy6Kx4w3s=#Bd6QCcSAD1?=*t|{ihy9I~)
z{?t`<XaY?$?s8o*VnG>=i!b*FETvF`gv)-pwF1)2X()s8nem-o6HBHQi)&Dk1zEms
zwE|vf+!u-&=q$TDGQP|H*w(xB*~RgR&l#_xV-o_(LZVPzMb#g0<gyla6|5R(vMMdx
zMlS60aaeLK%H3nQjs)^FaT7tLbsslT@>tkI?U!s-8<;qOf>9`Z**KPMD=xyA@n(xg
zLLC`roj9j)io~*)^?(N>+V5H)G%cEzLJZ$-)RybU4K(Q#6|2+bK_Ghs#eOE)(BhUN
z#B}zc@a^L76ZeqZ7_W6M!3O0Q8+!;l`@4d^AsK3;N79`aMw=XcAQ)SrSOE3UUy+pZ
zT??9jSCFhZ!aVoaW!3&3lI*gSIuG@^vR+wtTuW(DPhn{9_I?L&%ewvBqZBjz!TaGZ
z`1kGkkhM3j+E4z+r|2#|?VXwS1D^SK6QEjbQBTvTZ9tiNrCGSX!FId`8)+85B~OQg
z)fSls-dIa5f98C#4Z(N_g9;0%s)A|%E_M$S<y0)nG0KEO$}VXN#j9{k%_<bmF2RYL
zO6;3+x|zPJy<#N&JbR@~)Wbt_8o9(g>*7`F>9FjwGIz%6=BhX5C9k)q{os=dDaOLm
z{{KhUJAh}>eEXuo#F=PfV`AIp#5N|jZQGgH#>B}R+qP{xZ_JbL+yA}KJ@?$(Pj&U`
zUsadZs;YjvtJc~Ou3H{_2(2{s90t^Sn~*eOM2|g`|4PQ|Sf)C~U^-G2Jep$IUEJZl
zSVW#mv*s`qmjXap-a|z`3>?1qQ0s|wS9R9Y88*EeY^($>6g45JZgECb4#iE*yUsJ_
zFV0@7nq9>w4SB%FTi}IMp1r@c<^bkGkT<9Yi###f-by1SVemqn3OkRyem;bI?MKL+
zgss@RqzDS<6`)3gUTL;~?J1!{NXfy<%^*CBRHG2ugeQCDYj2k57ds;yYY-IL@$WwG
zXWS>;l(k+u&4%e+0fooo#o8~Nw6<JYqnGnmngL5HEsfRI)?@x(<9s}UgXsq`!T#54
zB|)8Lv3Sk_aeUIjoWjMulL%jM>f^0K>mhnd=V6Sk3vKrezbDg8!lPp3<Cw4u9nMhA
zeGhg{qt<~^U`@_}V_?mcl}MY?L2bLf18vjr=q56+I)J9u;we*{Hn-MMQ?$|?pVnex
zdnRDznfbcK+Nqzl``t_O#kFH{EBrHXlRxI>^R;N=3^gG|n`t4!hxJQ0=(K1&Fa`FO
z7~-#NhxqQ#;m)<Y1OWpg)_jvwXS`=!N&P8^S(#<QYB}}oY*M9|PW{ttk%Xn>T9H#*
zI|R+!V#lAbp8ej;qXjpc-*`kCf8pA8M-v0N0}`T3Hr>U0<-;d<otM~Az3WR}I|aj~
zJ52Wg?C1TMi#c8GeT;RFxg7Fsw&Lqyw)PL%0YqCTXRgpc!>-L#P*3!1P2**Ah@WeL
z1OrwC#wlAAXeGLFNdo8_39K#m?@7|n88Es%rTqTC|2|+CqfJMa-K19lO-rDf_TQAV
zJOow2G@g?yVC!D+G~VQXPd|J(#z%TsUn?bR+l<xOj+Z#}#WKS3LEMbh2^E%Cr0jJL
ze$Gs^)fc_XdgXO!cI=7wq}u4CYP>`g>0bV>i1p}*V)VX=j8X%N`1U{5>Apv*DR!7u
zdxxrbq!c_}Si1`ub&y_?G>v++xSYq4+bkfI%|o2JbSPO?+8l8^XY6$rrWQ!GDiO%2
zc950_RQQOazbb59P&|0p^NZR1QL%Zh75H4R9Z8r>ryeP<b2y-1uCEvm9d?phM5xn^
zTIel-8sRkNxVNbEmXj8d;qxtfrR``YU-}e`yX;R{j_lTTvP8UZ>OcK}7_>L#Kkb@X
zP4RViW)*iV>=H#kOEU2GQc<N^>+6Co&}vZCQ}V7yuy>xQ%_)7BC9tl$rPXL}+QQT;
zR%<CxgVk6$HEdC_gqy!`p_U7)n9cIgNM5Ek$zAhceZ!Dwx;u3>`o+$)>;7uYZ=*Mi
z?K)}x0Q;hBb8a0UT)S#}pNh6wsbjmK8K5cEWVLmQ^ANXr)b0Md@QNFd0%W+~_152K
z)1ZI&F(ws=-MM~5ssUlNF(<{?sP&LuH;ZmubRiq_(Au$aB?Fi`arFRcu?}kXebz;|
z`aM|L_GQJ?etk9e`DW|5Jqj84-kelW3x#>$LeO!B6;kFQwFsi|c=wmEe0?++!a={Y
zNDZoE6|aLvZn{!?_})IWHOpp$S*01O)V6HxL^en11^v>o8HZZWw}Nc_p*DT`=uBg(
zT8u#aEc1ypnKmcKCboTqnoe%jbjsBG;n#|1qIc&Rh|!fo;}jox8-SusIq{+%xbjkQ
zK0A4&WpFtwt8rAWl%{2tku`ORVSGjCsbzFU_?j<6^;AdGS+PClFq4AjrGcTRdTqQ>
zwNkif_D6G?jE_5q7UQDB|GakD6MRK&uT8+~h_n-~-?fv1JJ3qg$TUs{!}!OrY@`*~
z%1J&w+%h+PC(Z9GF9jFK6~OQ$;j4SbJn)$XvY@J@0vxa^VwQDa3S{jdf*eB$L^HU4
z_NJ^O%9$t4Q645wc_j5e2Mm+NWzh}(4!~Sb!IVY{WE}eFy0@oKtf>8zr)s$2<|=Ks
z2I65VPmzUXd;qTq$XN&9K0kR}(anzxPZOW}N-J~fGGo`6lHEVvNh*dMD<W@OvibQw
zp0Dh!c{P4K<tZD!H!?1*OtE`-nYArrEirQD#J4!|?)~`7M3)D9X6jXs_9HFWe#OI4
z)(N>Y_XtA!yIli>8eH>gK>0s3Yxe@WHtn_rTow91G~Mp0UpalVNB07THt+Tq4PMo`
zeG00kXLtV({XtVDf@()O@IpEYn!<Jyb(RZ8_raA4T=0{kT%3A-vNR&yzP)#gQQR-E
zY@U5?XE`E}4EG6NqI5(w$DwaVIV*7_?*cNCHV2`+N7<gzF+rqM{-;uM14LOLNqy6y
ziYRjZ_6iSJmbX1k{rZP)vn|YvQF0XF!g*h6Tw-IBX_R)S7c(65Bd;NNb9$3JuTvEN
zZb5&{l4NdEX<aYz#p(@`CvKxi-ZAs>3E1}Nb>bUd_UI{0!PyT(ao@X0VuptEApFqB
z9bJ!N-7~a^wNGV>>I1mr7JuK9KU7bl9n|+|^&t)G`(~d?hyb%2_kVf}g1BU1eNK!B
zuH6mbRd{x!-AN#7VA?SMO>l3of-d=dSNn?;ind!LgsU3X2WziRgh1V|AIwqlzd;XL
z1SLpqEIZ@wBv7^go9Jxr;_zh~23n5*Y4@KS_n*;ky#jf*2&bAzr<&r9))J1ihJoL2
z-+<nzS3?Ny1@!I(q3ts%?K8rg$8qdj`_Y~I(fGGwdbeVT?gd}i(rI0mQjp{}J!j-_
z3Lf-Zk)tP133LOL?}~fhQ{#lO%{G1751q#CYPh4sG}HaSHpC*7{XXE(WP00^?Nlh2
z>n%=>yytMJxTK$#IyrGtiy&Vj=ZrDjv%E3i8GWCqUnI!?yB7ao7&`s`X&&Tl;_iPD
zP&zQ}Z_Oy%l77@W{R3ZCr*!b8bnx@&VvFcv<x`;M4?vyWX`J1IT6vONd4zQE<x|8v
zRJ(poQ7_c^OlVgTd^%U?F{yd(mlI7<tJL_6*#4Cq26pP+ycl~qQBIAyS6<v`ub^a8
z<2<+2A!kz?+hpTK$CmMCQ?G>_jXu8+CbjIeDE`CeFXW3){y+zf$uZK*lraZgx}A3I
z?SEY|&;jP?pe{2-ih~}5gFfYGk71F%2tW{VFU4Pq;hUu1r5JuMMR}tZen0m7R5?`Z
z^X#!MKJbEe@6~yggt*P0*xT83vH5trwfT6uZZ3XgNcGTRJ=Ce@6HCKXd$qv1Nczx0
z1%%Pg65>;q+$}qbL%iQ}5AV|z;*+lLvhT#c&HL&GgY1SfMv}Oz9z5cdw=)f1!|z?2
z;xG%>nZ2&Ew<`WIN2qD#ytfO}1XL>jV#M{^oT7&mqI|9M1a)}n+5a%Sde9X4`4^mj
zmy^w4`VHe3$60x8F}E69#=n0FLB$yQ+X7v-682q(^@*p}vFF<CW8?HA+p#Ck|Anj#
zv=i}TzsbYy)tJNzf2{4vA6dkDNe^&TVEq^JDy}}YH~p+Vb@ckZ@BdS(|B>^9$p2zK
zXw`qD;Qt_IrJBXs`76M$5YMh(g+I8rv3-1xzcP941KvydSw6iJed5`D@8WmjTLM0F
zSZTF4nd5A(+1X52|J~_`o?O6xwiw2d-06^6d)q9wcC#&TOe7}I8O8D9ulP`;>fvR3
z74c;dw~MWG{Ab+oY#vf=<NmiXE^CctomP5zAAldbj?rJtzQ*^nO#J9ax&n2wLA;kL
zb3@E^9)5nq7dT6)K6(Th#JKbNXs>wBQ*_fk#FzI)ia0XPS`+pyRpz0$%sKM%(OvwQ
zUIGH^ZoWpT9+g$BrrUyY#3J>sS&mKMy6{Uq<Dj#=5`Px=V;qoifQw?_g)?Uh*JR~u
zxSFb^8$I&S?N$L%)38hOE2n9e{D%hBHttaYtE$_k0{x;7%(cPaSiAN9f4#l@t|xae
zZNPTEUnIIVs@=aG5RMME*{nwt6a$p56*Kgky@V95VwkYzZk!M<N<Wbx?kq|u>TX;z
zM<LQzpc~p(mv-+-0<UV{9{sOD>HtFRsh{WwLJgsrX}j*V&ll9pYiPvS#>mmh!C2oK
z_KUJLuz+P`CS)M|hhSr1U}XItl;uAt4-YK8vb&uzA-%l5sWI%A?_g}>M9BCRtO!f5
zXzXa~>|ki@Nca_x@av$Lcd#{7GIk==qL&vDBcxY0c5@=6|7HF4tnh!XLOTByQ_S`&
z9j1TMA>`wOrI#@_GS?TfbtBYb_`*0?m<U-p*>qs(g}<VG<>*Mr_-|a;uekqRa@PMT
zBO$%Cv5l#d86hLvzX{TdnOiv-I}p-~S?N0&ix?Z)8X5nS%YUlwwmRRjmSEFjkMFi6
zr;zd>sz#p)x)Cn(OW0CmwnGb7m!p@cfy2<l#l4p+ikOEHcn%r&Y)s~t|Ekwe{tz@m
z=t|^kM9d7j4_e~PtEYA&xAau~@jN&7$MePY-S;!i$NgpKGw}0ir#k!g{;qmUduk*J
zH}cJ5jQ?$cz2zW1d+iT(&+E|(s<*>M3y=4im&H9N-}@dxHlOzoO^T@$PpXFg>-{R1
zqPIKi@cU6^B6NZr!)kd=$*C5#6aH3R(x>fgUX@!SPkI$y`D_+`-?{K0yChRn3uuv3
zqpftk)32*?j+A>NEsV%%vn9ahF9;#4kF4Y8{m6X`=4To&)8~`wN5Yo&u{BSL?2|>_
zS-tBDy^q(+W%cLN+}3-a-iO}jK~7G@naAVB$<XIJCC~d)td8^2T<qt?$yT%P>)oEO
z&r2jh*YhL)SVUx1gKV4fk>piBos5}U{4FYnE~PY@1fIVWnhTy6ejK%|uF~lH)>NSE
z(o}Auhd640^k{9!k*kU_G~>|Zptb1p5E`10h48j=by)yX-I$X7v!o7M4%E*QQA(ma
z#@a+n!XygWPsbR6d~Tv7G_1j801}04ZGKy-?C8OYONN2Dc;}y1CA-=V(TyE@XV;xS
zzN!ZuP7<RmIJuLkLQTxpr9>hjPL_3ve+Vp8M4crHWnt&syxE*QU1fr)``cL1s?_P`
zj#WqLJc^~Qg*UReb4o)5yoml3a>SuHZB_n>sNRurB<9=v^`(yBr-5{(Ykacvc#_=$
zr<5WttJjyMA#XgoU0^rme7IkG1}rvr;Tn}hY<ceU;d!C&Nu2gNlPveoWaDvjyr{85
zDFV5ksEtF*pDI`qZD#Fo=$dMywA1VTW~$I)^#=O$l*Uog)_6K)xK!U1DbRm<Ki-^Y
zUIm`{=pEv8)<DsbW>lT~ssFuqz(b-l?1K9300G<pC8CwB1`lBOCIfK_%@r^Om#<8V
zGs%1IDWk{vU1uYI>s%>PFK1c*ty=&YHHwtTLcPR<kvNzUoN%!cpu{1Z*e_lWeTf7`
z+$_9p*2i559#$D_Cu<36U`doar|Gw>i92Ub3c1X6g?l)F|MW2VHcUaU`%ZB6b5wXm
z%)J<aaK+iABmCCjRI_wI#GP^R;XFXZ-Co3q)K?_YRZXrbusyXk_IBo*JLAGzW){q?
zGCAu03KN7odT1}}^ujg`8OGr`s$Z#0oRH%bXBws)w@i&Rd#7WRtJ;b!^i3|;_Z#Ij
z=o^FccRTY`<1y5*vTUS^f$4>Va+qTSyL(PiIQvRh#d`HB&l(fq_GQ{d$G@wMW;jII
z!SZ3I_Ue*(ua`ud8+;zZK^TVTom+!$F5?PO7>)#w%Ap1A$88DaFt^{XFBvy=@Y;#`
z=j<c8#fK=t2=E*g#Ro~jDDc{#>(Gbc`)SadY$%ijN(wXxnbIMo#Iod*<0&h@zK4WD
z_9|l1B;UOcF^9Ujw%z&!mGF)rXW!VN&XnF9Ld#jRi?a;wD2Np3K>FQ5%8MA|l9j2>
zR8V9KSE4bfH&KviYlX%5*_gY48D)ZqhM<ILE}GUe5%#1)NH1cThuS4moPbZ9692YP
z!;U0}E-$sRjPiYVWOfFrZD<W^plJYcAKF<S(#L$DS;7rX^L7*Xc-{kNdMS6o?uh0(
zvc#ZpagDDNFnK!jps-u$`DKIq#)t8kn6U>SDIU8ImqOzcfby;>*`X&`?4h?g{vDHf
z$=^y#{vBTLkJw5|nu@&gKGc3bS`FuG)ubA`qrI3sY|Gz_Gw29s2!2P#A}{9#IW9-c
zHX^<6j!)Bfzp4c_t-_C?hrq%+>NWA=c2k7`XoeciSjf?OM76c>-7rfHGxwx_lp`By
zT$Ozus~$T}+)B>6x@PXz%{P1pgvK5!5)p3nPx2>+;31$2Un}t)afZXFTZx#}H{~KP
zL+=?ZZY$+D6)Vq7ig0MQ67~=jB=%%cEBNrt^I<kn-0URRie95?uGR3GNSUBT_EBkO
zL`N<SX*8rd!rcm}eccPFHB@LH6N@LSjKbPlmGoKRQ))mY=<ysX=ZYN}&U0s!L+?iP
zqKh@#R2S~CaI$rnB|1`OYZ4`!AB}u$8gG(?uRe3%1cRnR<(cJNIvWV9tRQJu+?YOe
z@UWI@e4@@uarU?fwg*DkV?Knlmf`awZuIfwJ*EwGmP_|C+-i_b0VcT10+dUy+zjZS
zB=1XMe}&K=S%0SaKyO-t2r*1rf+(_fN`ctv1b|JEitIFt6+AQPT2Q#zYk`EtqVUn?
zlI_(OqB&^vLhvMmE$hR8y(Ps3wP_|Arh1r~4s5)|cSdmk(m}Hn_C|ONZ!H3~v-#4K
ztCqM~vRkCids+xd$hB91I$b!myPFsE6E~3sR*uA~2McBoQXn4-73E{Y`^V$Dcq^G|
zyayR%DFHUsDS{^`d~~VaZhVzZxJsdJxXMpi7~`8?QF(OX=6}U^RTqdD^-g`*6gC|h
z%aZx393(nU99)F&KU&tJ>v29Vb3U(4<=D{^EzZhZ<ZOj7xDY%k<M<jSz88HbeTCQ+
z%68tBP9ZCd7A9|b@V))!g!sb4BVCO}EZCZM%7ivGiXwsFUBeo=P_L`Gh|ybn*D`Ij
z$GhMo+ru<0<i*#YUT#oXSi4{#0`U_OE|aWicWj@LGc0{<ztm~!SYkeLaPk<e#pE@>
zSksVB+|s>S{Q%jCCg>P*#DG25CO(@;OgJj3wd7_%5r2##F9Ef{S}A0I`fa<Jl;4=V
zMYppog?d2X&_yOk&kzbOa7UD=*D!QE3pA-fDc!P(s(hM_SGk(yd;MvJ@a}apI(>-c
z$(ctm3jAVFKOhRrUqTKp`7TW!-Mq*djtJqq>Lpi`QyF}R<k&2?@FW+s%LmspZb>HZ
zqPmCfDJG|-M+2mi`}ZNh0B%O35xyiI$$-^ah5r7gJ>Lin;QYl8USrP;WOI&BR}IUu
zV&u_(eSHu8_G`+1|C+Mr^msmRpQmzivOlI2K2P}HGTyv+k3O$$Z80auN*Fa0s&AgL
z>tGADY&6Ty9simV89S6U^sfJuSmEA`Pmzo=lZf`_#b{QICc&;L#AIrea<`TH9ir;&
zqZsQgFI`XV?1A(HMer7Lv3kLufn3#gVu0m=QR$ffIo`)v0u!Grc(XKPa5z{N0J8<Y
zn~`KBRGiYNP8YqCBxGuZzejCI!+Q^dWu8^vY=8S@6CCE-U*p8fgQ4_jqE$RdT70QK
zDvng89wI;gnmEWvv|5Ui1Hc0>VcEo+?{+lW{JaK!o2N*dsd-?dlf}ti72U=<(ImZk
zF{|p1)kQiF7ArF;9Fe5hP0J@H#sG7FX?CpvJLrVQXc;@_Qqfo2>z_>IUV;iR2kway
zxuAm<*WH(LS0p?!#Fl7EAbx4E>m0J!KryV54a?9DO*S{zCNw{%Qi~)Fj2N~E&C|cY
zXD}uD>331%p1nBo8&k`DCWSMfkw>g@{uxnKuv<wGbOscbro3OiReDVOdr@!$P+@2q
z-#pT{GUo41_i5z-^`Y}Mc)qrn+L!@@l$xKGwF<lsZW*HzTZsP61t2CbCQhOa8ie(`
zz$_ztFW2Nua|A4;3SNf#PYV;YaDzRL#F|v*dB()s1>N#I3tl@hEyE?d)SlXK-i6hT
zgbc@cLTzf1@)xII%ZA_P6(Na9Y?MQzf+Dmjr3DV-BR}-Y3lebEI~sT<t!OXdk+{tq
zvtj5ehD%l2Xt-%ZZi1Kr6{@XJaF&sN>QJz$T+^31b6gZfF&xvEn(L<m>|E9Q(TjEE
zi&aVU2bHQ_q%IlA=n}_siyF}>(|Z>ttefOeD_pf!ex=6X$<jDTs%s&G3km*$;AzC_
zV~gN1%^_lbrF&-zX1Z&q@eXSgO?(o2U}XceU(8c6i0x5BW5NU1=MoEMg|vh(tvCe3
zJiQfA!NYB^9F1G$XkY!|&!`h^gJ}@T`&+Eo>)9D|zIIesO=9`n9dU(COGjAEqy`)u
z2@kV7!5_4@_)EGjuo=vVeg<98OiC+F6{x=@_j2sTRhe6`_K>!TomfT9xp~T!P;+<3
zU!V(Wm0G7=fhpAbsSNt31=nz4uv7st-x@yTzLT}dR({T%CZOSz&!oq?JT#@7o`pDM
zm54;4nRhTl8arEOmRPER<i11wyx3FC(i#HAUaFnd>_9&vCWc0zbt_sYnxF^$^JOv>
zE_vKJuR_Rfk1M-7H#iRIYsH(AHMEodA;zq=vw_52rMC9aFut}1?uP6UYsHKvdzw^}
ztAth-X3^~Gg+yk<T6|myldO3>f>x@m$~+NLEnR@|O8_NKw&|J})#0SXBnqZP_L3%z
zs;oJTj9GkNqx2YYGIt0j3|UNkd>J;c-I$nKxlhStR=MTm%0vaV)Ha#3GS$&-ddj7f
zZXb5#1S`^7pG{T%3cd>^=~#nQHi}sM_(T!~b1nBzk2ZKh5EZI8_`uqQflK>2vGL5Y
z)hwj$?Qzk}U>jE*sj>PBC2UNtB0-gvqmYKKa8@Og!|48>IeDX8H9uA-g2nb2|8`Xs
ze&k~S$GiIVoFt0k!rw*j_q0C@R=wnw#ie%XzY%{3)%5E@>)&9^HoNfIlWz(=v2TK%
z8SQl+cPBVAf#7S9p9S8pw3PUIyBQwAQV#OB6kJF0xBPzSBlx)D=7zn*4&5K8^0aMs
z&WIZV8HtwzJ|@moJCg~xU_vTRz~z?c_MCITck?(N&~J9`gjl-rJD#9{XmmhC&{zhP
zR_Nzz?4U)_jt{XkE*ZyrfVAs4U--E#pdlqUtbrbbOJJ0OGGrn}&@=~>CYi9cfj}Cf
z7nKN7D}eoW#-2zYI6?TE!rlggH*KI^c=CsyrVR`a71FUTmluSH9!2T9)PO6s<6_*w
zIk@Or{D2j}ur<*FGp#JEAVgs<WY+YU1f$BfN_lH@?DcNw^C6Vq^9AT;sjxali@V`;
zn)bP#IU`eSnMqc2z%nJ6DpOJwYkw)|X<*cCZF6%y*aFfTeZ<Q^c!K`}`s@;)mDUl)
za>wNJ0vl>BaD!yO$gZ9Qis)=$tq!(l9)qS9K}e&CW~SA~Qn$9yx!{Kb>>{~_Jo{^y
zUn&+6!wNaIT3VAZ4OD4?_AK$MrE_8lo@K>{F3`z;QnNxcLq~Fcrb-;IP3lx~Yz$vJ
zwBNFCtds6ldZ1`GnYS4sTz{hpLc|kCeYGjqs`+q{Hi&~oeW4_nF3EU3&)D!V;%cMz
zya(;-MOni|PeJ_P&Rf1qRk&o--*6SBp49q;LmV$DV3o_VbRBBatX!G>G1S~7#&{Fo
zJvNQf(RuOqX2s)VS1Wcb0?$-G2y+eJL&AOk&Lk7GZazQw+~#?fgPa$m@=V=`!E>I7
zoZt1OL2mO58cvj}$raM~9?|z9u~W)bC~G=2Sz`>eyO4Ur^JO`i>zi9qOvQtfpQTH!
z={G8ppL!shRjo0@MJw9gAay#R-vq$4a|sEdWMEci{?eTI(Zi)?W{_qh2M3K6nu5oj
z_EIg>^cIeFDfU6v=b3S@0~!tc)6jl)2rzp>P+vtbg2$i+{`wT-h`-Ps0|}~O5oQIX
z(W&dCpO_CpO3=|_)+<QWX-WRU0R7FCA|EvvRy;%5U;&Wz(&#o?&zGJFI-VAPu*a{y
z-{ZNO7iXX5eLY22#Wy+;qo(6JdtjvD!Xa})j<YC*Y;{=8&)1)1@8)tV`%3a>*Krhx
zm}!uKlNd`hSgA?@@vbFkf6Z5lQIm0(3zDF@g`OZhiI+vUxMzDO`1zBHx=jIHPYZ5u
z<orio%RL02Pg6Npc*Jc&h^Z%&-rH^xW2oN;?ENiyW|>1r#(3`H8o8{iI?}oNgq$m|
z&#PWk1~==?Cv+Tx8xhC}%-CN>4M_@$<6D3`{?r%F=>N_iy{yDib_|+ha6z$x{k3Sn
z-C_SMa-@ae-P*T%>jF}EfvHE1-)XL*ln#Z;gbq79aqJrwB%^KkAo3C|2zDAPS84e7
zZ~lx0FuP6<_3*5<KC)&co3Zm$)4HpbTbDs?8kXmJXed4M0x;7b3akU7L{#q=I9nQT
z{o|`G3(`G2btKCeC#@4pJV+0XB-C-b4wW>Nc#F&K5~Hs5&gh(F^sDQq-M?D`77sh5
z?0B`#ChJ}pdnKyu8w+R^odzmd(Xp#{yrk(?4^>?~c-UUX_!0hG(|_JQe%>6E__}A8
z6o2gTzu)CtE{DaxHh4{FrF-<ld}&CB2UbpqXMJOE>3A+gDN2LIG9!)lx17d|({kH9
zW!S9P7Z+N#C?@9uNXo&{j}lWFdKN|8){}Ve8j6p~G*KJ!G}v$Z9g!OwSmP^Epc@SA
zo<q9@D!QHoqQqyD?Zf_Mm^il5GR$8nq74Z<gs{Zdl1OG?p^(7=u{X6FG**>zPFA|*
zX`Hbsl;Zihm+D>Rn8I{*1$-u_23=Ah68CtNgdn?xjW7>?W~H4lM4!pW!ZJ~+o|i9k
z%`^`enz?z*2kDEI>ktm8>;t(d#gC5epO82O@|YC;y)HV+D^{;=q(Y>Pv^fNVcqfu_
z*9bj|!fi}{zhtTrvNJy*4Z<Wt+rfxC=8=VDRL$hf&!aZXW#_F<p^r;*{rXFC@m-%o
zr4yYF>4NgN`IKKByar1Zh>4t?Nyu6hl`iV<60+Z1sT^6XfD`#dP~|H&NK30ff>^qF
z$@(9ax$ul!#x!^rxmGVBI7^p?52)QJ(35e08!Qc?Z8D{ZouuRlotn)=&?YFLK@6=S
zL=rl#?a4{F3E~y+`<Vzh82z~NqaaLiEtzy=jhRc5VGCxswmNElrk6|ApJ1nrgGopg
zI2M@K!uX|zm|~+`MCG%rQDjajVu9dgGIg-U=6qYLPZV3;gc1>lu5m*3uR{*NQKL-b
zg{b-FLgfTh0!V#TfV3JIlClUYFwrZGp0e{RLthNzIij3kY{`poWINZ|a@e8$ZyIc1
zAMyg-2cmPLQ|Z!a3_DXb;lv-a3#P#Ah()q}zG89yniXtk&8cn->>s(OnJm9?hRhjK
z%3~@pAX3X9;vkv&G%_$nsU$F&Wj7}&PD_dP$NgC}Pj{BMO51dAcf()h;l^?==b9_t
z2gQe@9Hj1S@aFxFb0L!vEaVpjqX&)Q1OF|xe5{N%ULQT|G>q;L?XpqE?jLQ*7Tw88
z>sZ&O*)y3ku%Q`0)3X{uakOElD6o^vv^06YYZ3uSsVoZU@*kpWkiBoe!r0s{y=&E7
zLC)o&#-Z8hCNwxLsO-~b8jirv#`l?xOpNB^kukWLKxX1WY4EUety&|$m}l@0^Jq3y
z&fxXt-y4tu?8BS_q9>!UR-QkSB3A1n7o~R*(&D{0hnRFEjgxRNQ8@gI9~cOv>yfzH
zO*}Bi|Gt3C%plOH5Ku%mPB()hd5U@8-vW`vRHO+4W-#4x!I>@c41cTAIzddphr35j
zQkf)2^F-zKfhq^Hn`53c8)_O&VwihC7ck$8f|}sZmyb7KDTRaP>tveOtw%Y^7u&ZQ
znt;?+ZEB^XV>!#%SN)W=4IqcZyarXP#I;T3>-2xm`M3`C{irXw`Z&n>_&E6*5}q$V
z#2$FKne>dh#au#-<oZmjD3+Nn*uljy;0_yuS0<btbJ%I(6qso__7oQ-+1u{crN=l|
zb<SHd->e?fHx^We;Gh6;J8m;O_3?HUjQbEw4}NO_tcyU^(TNh%F2JTKtx~a$6`X%!
z_w2j*@zsEU-{Y@EI%!(}FhIMDzOf~9y^EuL5PfPxUGfoM(}3XFbXt{PszUb|Qt^^|
zQLm60YhM(&t~;i<*;8DtfHLfF7;zzu=H$iiL7d7JJWYg2bSaE3g$Fa_?kfar4liT%
z`^0D)C3Q%e?llfE3$WCrNl6&LDVlPrP=1X;_O8RAU+LnE!Xk5)SyLZ0b3n9u%t>jz
zuq;L3L|<`2>cNW?-tv-@$q3kV+8H~M06?(-Z8L=m+Y&<nD4Ubqkl8$ll%>-e8BRMZ
zsY1rJWc6=l1zaLprg#f)G55dFzpZCF126^Q7;Q9Bv!(1g$_(!5k@`5dZ0j08kl&}E
zKrymJ*sn0KIz&Ad-TcSbRM6or{*WEj^@NFB@T87GCQGKhdczf>1{T0UB^&y8U&19X
zd*?+VN4~0|3yon9vO^D@!vUgn(Qr?M^Qf7nSJ{vb5!G|tjC<7$=x{72kg%LbS^$mx
zkDchlUb%zU>}<>z6#Jx5@d~5)GK1S#M5smLg(@ekJJLincza$6qM#(T0#O6<%lod2
zROjA=$klk5W%aH;v`4KkN9S5()v?*AVQKVQl`|fg^n`SYW<5QPVpCaWoX=T%s3UZi
zXMU-R&thq5^dti6M?>0<H3zjP?c=(gyyWjGo&xP+zrc2o2{D<(g8oVhTtr0mruj2G
znnb1CTuRqJh!d*Xw2qlrf)YDs+csfwx+nD<8^Ck@06)2Biwu4kkW|?UXlOKUA63Gz
zeBBIfBK>v*y?-;e7CW>~P&;*8++`740v}udx|#WqoBuJ@ebf%U^I^Kp@_Itf=Qn3x
zT11OM0a8mJeaAocwCKNCM+mZ6`ehCFgNEFO?-*03gMu^v(aY1E3`#28$5FXe_cdBl
zZ*pP!xXWj+*Q@|)KkIK!mdfkr#FZ<r5u7%$SAz9EBL%O~Zf^h{o0SrQ?=;2~!gUrs
z`~3Og#Q2TaE#qYfCG3G$>v^c+_;lMqYGl<ocNJ~10KNENq)kB6`qQLPDG-8MNt}@O
zX3y^?zuXp5h|xJTD00+XWaAeB%b&*3s|mQm>jR1bDo_GQ@C`nmlROsl3=Y*xkpRp?
zt+#C(iL@5d16Q6KED_1x^6VGk>jViRH(Fh>Kmra9O&rM+n1QUGo3pE~-&W&t`TJ50
zgGd;nF9OvWI@X~a<wJ*qx6bS~7z4OE_1)BOIyj3BMe~Na(QFr?>J>b%hN&_i@G?`f
zbWDYBJQkr0O8{{rB3&`Gnn4R?9g5J?lapV7OX66w!zr^s;~FHhK>OVA;reY*;k$h<
zD<cTjn5~psmf|HhxCiVVb+b9MB>m#fEHQWNNgHP0o7|cAIaGW=t8}hQFrRnE;p$A_
zvDpjX;cFe=Z1D5uHEEHnH_vlAd6ffJiZVg=5PRq35BltYy<ZV&ZY~)<J4Ef>za(%Y
z>!q?ZF4K^^BD~zOFBhQFL9$?F!cQ&sxujjSseB}UF>zHyoQan;Zz|Sy6&RqmKPR4K
zy+^(&hDz&uxO=3oM+vR9cNr1xr=XJWld<qyinFaA1CSIs7zR5wpPTPRI~kV#T3`1i
zuig{v<_O^p{XWV_cYT}d8neBZ<K0P{>exStJYr{o5DE?CLzJ)qE@~TmP7`^_nVk<!
z(UUA>(zR-&NC@k9LL_`Q@}lY;VtG~4w2ZmIzD_sfiEtlGDL*~0bWw<P8TPWGo(hBw
znwyJeRK?*%`%PrtNoP?zdmv9vN*xHmO-fNcbW?`@DNloV0j-1hU2@IO=pj2o1-HYd
zJW&M_uvy7@qQjvKJ@R|sgffYa#lLZDNox>u?uiYKGfFIZFS+S$4waAhx;B8m`yzb1
z8&ApF#QcQJ#E03WB{uDs3bUcK)pLOy1@CMnQfh6-tOs<)>ZH`#v&ovfIro-T8;x~J
zhILBOg+u*CD?rD#Q75I5VDJ#8mu1s*y3lju!>pNs51+4V)YV&ABze%4<t+6)tkJ+V
z1&HG#OH#+uGQ*`kd7BksuWEFih7>>GGVpBO9Tp~iJP1WnXKhpHS@2pF0lZg0#`-n|
zgRD{Ec=T78qBX)PqZke<xY)9@qe}qWJ0sdY!BNJ{XEElS2wdC<j3^kKgpfFLujhe*
z4~EPdM7Zsv82Q)Z_?IOpswOVV_0yk<Vk1n08dw8Sw+Tm&$_0D2SGgH9L9JzB>Ax=a
zGC90q#ExV3U~T-PY*W&!uuF(jAxpWuC?qvqM)4*%z<2yh)QL$cwi@S8vMW2*dhS)B
zhPXpwRF=Q{<Y`bK86Hm$uzGqGhbO6fw@l}`_g}-h_v_P2IuR6zJd%+Xa}(HS?A49p
z+FK3(9Y=<89&t<IVj{uKXrrnh1e!G>UE=oaHU?K6X($=v!-yOr?+x>y{AD63G)`mf
z%@QK?{~eylei*L@U-XJ8e6ndo0j#`ws-;X2WLT<;N^`=6M}1J1H$&Eg2u6oN$dzZ!
z0E?eQr8$u$CzIoXw3a%0?vsD%OMRJGf9WH9?K69wsCezWe(mFgc7^Ok!EDixWcJU+
zc{HmsR|3WQVm;(q$8_2H^E|c?DxQ^<7m#uN@*AxW%;v_>x2sE;9?y<@QZ9rx^SkzA
zH%YEuHy+YkPZORZ!w1rEJP4^H8j7)s!$u(A98J*SH#@UQ3Yl>#Yc;}NoIU7AA)p=p
z2uG?Yee!D`Z4nZl?>ma-HLZ}VM6e4^BEtW}vHgcGd}EA}AXJW4S#<&mT2|a(OAV3e
zw=_UK^;K`R3*yqRLY~o*o&UINkI;ea+z=g`Zk(jSpy3tc>$WBWK!}h1s>fZ{&{2Oo
zOqP;Re}n7?KGYaI`$5=E-?xXAS_kUcnLbzJd^#U&wTQw&DmsNX%b~sObN7Yh<yxCa
zg*T=p&5D0dN<50}XAhP9d<<oeO%ln-5Q`0e9g^VQbc63toi_-xphU}AnE*<P2aweY
zQUiu2%=0sO4Z}Y?eQFgZ^=)QGo5yBNF<sNdLZe!xaVWe+Zh9Mpw4?l_Gb1r3l1>NU
z&Sq_F+Mnp!Pg21?A%!v|(BbxEDY+K|8!z1uD17}&;ky+%jYT5KaK-4)EEecbGT8<y
zC*9N3jVPkQS&9{Bz-MKRttshQJ`=U5%6Yow(*#xSdoQpzX1J;>Qry{*YFz>X6^fno
z^#K>koLd+lAPO*FW@quy5i28$RX1e4QzmB7r<|i$sR1x%mW(2vMYzlbR?G$e`hjBx
z(GbEFwbQ7UG#3%9=$py`^t}9sN2`uUmUJ9TSiUY(lttpJzpXH6A82?3c-5-k*Ux2v
zAZu`vA2T4SXL<v_hm!ekK{OxLY&t#gZ8)Q^487{7>}aD*E9@CcQ-)MVdO!(oPI?Hv
zo2a)j<(-202@MDxm6i;QUyy|QdvX!d)*A47p#r)3r(EAj5FjbPK?R~py~W6*Zv`!q
zOyOQ*6kHE6VM32lauh=GqR(sOULlF3>(Rp^w}{iOdR(L`-KMn(Qu*3X<B(e?LZLq?
zthObK)5c4g9X+oG6@BMSe8HI7WE(WtWiIO^qx2RFmrH-~$m$wsPh98D`bC<7vTLAp
z%bU@=TtoT%osIOTrBd@<jm*xAl~U>53>#@{(@NrtNe0TEg_6O#wIqC-Ot?=IrMHFk
zSI|bWNYh&4u}cOqQY~cwDVr!oq>SKM4dS*OEwm9sT=OdGVqh(0?Ijxo68Dw3e9dZN
zs%r+ynvD_)-m_n(qiyH`t^$(iO+H*d{79|nOtUWGuf}CexC9F0WaU+KokC%~Uv~o>
zHPw==^UwOYb9DkiZ3|RdtyH9|$@p7NhNRbCQ5r=~)(cT0Nnr8AN_IcFAaw8=%(TQ^
zxCT8Eo(a|ClqiKUR=EgAiE0P~kHretoq?U=9_#DkaKL1t!7P6*agPs{;LvKkC`0s~
zB!;?c!QXcyflwO2?t9LgB#5HBxO|KF7kcg6_CN0@XW{(Wz#C_eEAm7hofJ76AHTws
zH4a3k;4I(Ic`1D#TKukPat*Xt$-qN7O$VSs!?up7c}$lt)5VPKIMyCz4nObvJGc(>
znbHzZUSfFH_{BIz{B(HQ{^&TtC!0G44^`19YnjL!j4q8NbAt9P{`+7iWA^QHv-XaI
zSe4zgXq7H{%du?|T-W!_uUsaF7o;M!c^@bxftvfhw&Q8>a4ZDLkz{>;5?6_r!p3^~
z-qwZ(x@0yXVx@Y94;*y&PxliKpZ>v+>ARKq2olPJOa_Tk+<5NSH=_D(I5K1U66&x*
zNx37%N%2D|;x{2|V_1tv_T*O!wo;h~|9Qd^KXl(7dd`*COUp8ywvlVA8<r=E7hHd;
zZO|sW?H2J0`-e-nOl>$GewS%-N+WQh5jgA8x#FT=_}NREgFk4Ka?oDvnc4KUG;oe~
z^1T7DaoHfVJnPc7_Q13_JhAAx%rvRh!ag}>W!-Ma>NzfTQlDth%znDTbQ=C6Td+bw
z3pg0neD0M$YYG#anHRN%pF?YtMk`HC&vTT)a}<2kew~St4V1}lnW`$9qPwggDZ2a3
z*u~2SzQF{ZCWW0cE!K8vUZA6jvmhD8Fo!i7YYEQ0M9Yi;pqXksjMnhh$ROllAFHo?
zR!2n8Bdh%;Iq{+$gE5>>ocwz$d@Dpxg@+E}z6Iq6^kx)BD%lXq7n8)=LFAsjhL0Zh
zxB5}EcT;msaONDCdTK=~*@`O{1_9c;>R_Z1FyCwk;iUf<!kEYUjIkB7dTqwRaYCoO
zQDGclS#`WqVSK7uBlMD*9thD9xuuK-<BF`dDbw|gJvzi`=nWD{PK*v1Mjuhc3LheN
zso>1zqbk#3$px?vVbAT`Q+x^7${-+QDs<ms<&aR@prgsk5$PdiU9WN#w@@V`&@TKH
zj&!zddxB3teO>RX%*oaW22Wlz#X4RcOS3~dKOSk76-Tmw@?9^{o<QCkfkBq*9md4_
z&OA7Md<Jl<`EVd0fAKWVos46=;Y2|e2v^xLo`T0^lwEgXk|9S)`STV_e*pIFA$In=
z7o@}*!Ytd9QdqUQg+i?tCR}TBovXcp`I#R@XtyGz0G2~lYu@WEMj?_n8o&l1SyE_4
zE1+DSRQ9#ib8X7&LCX9Hsyd42%|I|!9O&^iEk0Uk4+CqGZ8emU4)vJ?Bot5$&GE8B
zx$X`X>iBF#f7#=+11rN51e$nDe`d)1vO(M8dX&5H@qFlcn%}lE;>-D{>Ggd)W0!l^
zKH9&XA@^C<=h@&VijSSK$m(x>GqOP2{#Ds44lI;yWk{13Cya$(7-CV|n8)SSc}0Hw
z<Dox!QU%$GHA7TCA+iNd9gY_FoLDRbYlUQps!o`v@pNYpnrOe>J9HzVP>|T$(7@Bh
zqi^T&yBDwDlot)GVhxT#SBl{B)T`s<^zCbxtDc(L(b>r<h>}`K!*+s~j*bq!ZPnz`
z#=>)JTkDN~;=+RS@ZqV~hE7&+oN%4`K7hv9!K%?&z(vip2;^X4q4I^Qd)LwvFJXw2
zZ~%KNNaKD9A-YkeApWK38rh6v-o6-0?mMWEEFxw&;<XE%I^WEn-$9{r-CNFyq~6m5
z+$tS^^hc`dTfNnjA-VkoO^JZ#_4F#JNul19NmD{_8#icRb@X5(H5^fY^iP8=l8M5S
z>m9`DRs@zwacGhiDYkTCfO;e%k4rehch{<I2OHS=1r@;QHeL~eqwOW64&h{^jjx-l
zI9d@kXqr%io>mGSbwX=yi8ar#%MJW|*J1R3Pihg)bz!F>c+RP>_`Oaddia8Er;&7Q
zca3f@Zk>e<0_ra6_*Z4NC~_1<8E!(9Kd*zpWViLJl~vd;rYTTB!TmqJ!6}A>lFt|X
z>F%K9Y_`W}KxC<-s<iJfinHQE37oponV-Z8eG!F}$zIAsy=|;ax@PVDL>knHbRv2C
zGC3ad*)bwroke0sfas=2W`qbzf9u8M3|mu(z8Rtb9b?kAUJPlETa;psGOSO-jvs?%
zo{1}O|FtmC)PMYV={K6Vur?)z_?*BRI`ot0QGY@CneMLr5y@7jnA2fNgBv4KA%2oF
z5{dz*EDAs@?FZpE8Cj5-{cjxU*?v{U<j#XGL}pyGW+OsG_ry|Y(g8xxU(2Y!4FKqn
zcI0c+A@efuC-IlE_&!+^u)jey{Yif^?(rvMrO5fmx0}|4b3rBISZ^-|hlXG=mLJB)
zH9O67dfXNOw?D8&M4(yBo+m`Dsl56XZE(@!KkEMVOjj<@fUsvi|2o$&;z*F`C+^LJ
zP;h$}cxQ^!K0C+nUtH~bScQQmlM4J>iZwc(_J@b!FYI+a0ZAP8QwaeS-(W%vjKjlz
zdQa<%SW5{J_00%1_7{eN*%Y;rv%?C4eZ&3Q9<4&U{DbyjQa~Mygk7pEQIy>y{9QO%
z*WzaBu0r1@^?YXs*mUXP2v8V%OEnFfxFIk2#<bZ(4`9t25<Ep3A}<*}k8KKC^9vfD
zEC{)=@CoJ69WSMgV}VpWjUxS4t^=et4{>PoYP5E2;T)g07u8t9(wfbFjxLrh_2)>|
z^z%~;Wf)?uk+RAzI^7FI*9vkO2}WFOh5RLIScwlH@~lidFr!qoOw(})WcyoiMIY@I
z2$&h_QN-8d)3aCR&n?GB?TAc1%a5KCgAB&yU5(MT9U4CF(a(<0ae#&%$>oSsJo!sD
z-DqLCa04aVg1#G-*lV=2L-}|Tx}|fn_5?8(Ge3Xi(F-VdPCUZEJ~C<<)hv!NfoIP0
z@C7(?1v?q5RthNYLnEj^=OZdn9GusibBezZZ!K55pq3<evoymAPa&A)cbf$<@t54J
zNT@p;V4}vIGD(3{aGhw3IzNP3ca)Kt`B94$ep_Vu0Z;P1^Ee1&M2t4pCr;Ck;@&N(
zVf+OJU&|;f0(Z7`m?{osE`Wp!wKd<=M#DqMtsZ4Rm7*2}CYKS5n*oPd7%`EK%{pL-
zXu)DZZyIC&JZ>JHle;iPbP``nXCMkZk#Q9j+)%m90M~L1^K6?I)^=N$NQe7p!*(<0
zEsf4l>zA_Xx8axrM5H7Tbt)2ya{TGm(|=y!+v^Jd0>>-M7L};yhj?HC2x5|<cCVu(
z8i=%NQO-SrYm!Y4a?|ZgbrvP~yh^dzlv-1M?BMzzXi!W6m(c6<!@Qmb#ljgy>Aygx
z-Welxr8)m5XQ{(CR{B&}N=u}pnp?+S5DRZU503MYs~wIsi<P5Z?ocy3?d{1ax$Wof
zq>$)6ycs@k16i%LcM37G30!)*E&}h{2z)=snsRDSR^*s%<&;{qo7=aBhT9#w1P;|U
zxqr$BE#ANI*gtXkh6csUC&DdlpazUtM+8&9OJb<KG+1kIL%Dk7b!CiL_LptjrvJDm
z!5wmsu24EuY2<r0!GSaSFn<08#h)8RoeJB-m205CfSA}8^LzpYsJilWrG)M1v?0va
zwNs;!fE}Gnoz(REe$v7ZQ63N@U-f5FW9YWsP-ZVE-p-g!7UL{RJixK-Fbi=>GuxUf
z<ZhGHoD)cFC{8p<%Q35Txq5%nOZ~RgqR7(;7O4`?@wFRII%m*1hL$<I{kj6c6K$Hs
z?pN`p3p`PCZ+o|QA!r#psD9BLI5yD88h|+wVweqi@_p9Xu51#!8FrlrNdKZpxAU}u
zDAoiP&q%M{oL-Sw`w-nYfob?5O<=9~wdOh-5M8)~<{bo>_CO9x;&b5t3#b93qJ4ov
zd~aWB^eigb8}0C3=02Lk<|R|T3)3wU?J_{TWqmnMo!_a;v?;xt*O(FZO3D_d_6U<Z
z=JN=P^)l7H-1546tQ>aLb@e{F-$3m8Jiut3v~<q83&%g>!jL$a!lkYH!?$XvW9rg&
zHg4mZbr+upnBLGaU3%T+YN)9C@m6*Qz?~~RNn~GY5g6`i*>KkM5pZ|SdjDi!3XkQ)
z8eQ7qs_t{v4LxgjSt?6ha6T<5SpN4GVaa{b{tK=+BLX*Pxfrg%mf_9`c+UNyU4(^$
zpm<(2a~CXN=crpNG9{$pCbmX}@uaju6c{Xzh+ScMC5V7*b;iULEd0+m`LaSLM-dz*
zS0pbQu0}fkw!Q<s!2?7+{X=`#gZ-d$?HdfS{CTk0*+5+nc|xYXF!9(;WXe+Oq(5U!
zOAx|`$<v7~q!$5t2NRNh?&WzQ4SLE$nl%^$wa(kaDnE8=9QCgv=?0;_azp))OD8o3
z8@Y~j9Q@5Fhz+%bkg?WKBF2-Qqe2XEZBaTb38z<bbR6lCnr%eD&TEJ2J;S~YRw0ct
zBa}Mb&Mbn87=m)e|H&EzbK)T7j)n+hBKEIE7w2#wYk1DGc^qNkdirKuU_EiZ4{u!1
zQH0Qg;92lqvWXG{1^bhYW&#|}G%1m364iXo0ZirT&s+*|pb+j@r8=s$#%PQajrH7I
zWir2jGGwm;rJxF{e{x>AN>^+LooNC6R;SS2LS_G3{@wc%wbx_0-sjU{0~~)gG27vZ
zD3OJmL3l<%^d2(no|&O@MgiW{a&?R<p+PEy)cBuiv_2Z^NPYB=DE&)b<%6{pr3ln+
zWVh_tE0#0jxu;?mZK8v^w{a+Ybf2IqOnLt>Pjnjl9TBzf6q>5w>4UD(bFeTr-@l7U
z{s<@%X<+##HCqsnBJj(MJl|=Nk>^UiprIH02e0Yj?6JF*8$GCs1yS{m4K@^HvK_lH
z+YCS+T?S5sCCfD$+L#2Z$)@l~!GwshdZ$Xl!ikqa8<7olbkDq|E<~tBUN17lWF<uT
zAmBlvq++kBN$+ivgb=PMwVIWJ?o}JFA=P#+TOz-K%4kNj!RB4B+E}`sqTep2GpV~U
z_mh-?X!J5`3H}X7I2b1q@&g*}4VmhRMEP30bURkQhafLtO9+A<LHjr&kfoBH3(ffJ
z$3Z3glG(b%*{(#9vvVgRoo3D2UF6yw!5Q20rlyPQhRNGy)92dOQ&ZbSWL8|OOo*Fv
zLUwU}@HFa!UB)?Ad+UUN>}>hkH<1mpntAJhs#Y05rOl5wtR}3L?{16)b|WE2(l&FE
zH!)V&v_`2MzRmW1h{q9(7-5)>Jt&5<PFa}7fb)KeK@podp=Cl!^g@8mpNV9(CQ9DF
zm*|P}r1fchrxa6Ai)OS5zwX>t6bPj%1!CqRJ%7zcegr6q(Z5KoCy*H0Tr;IPm~Nm1
zvz;cJXuNXPQ!^rA;jw5kTdIm%Lb5YyLJ$|I)XXmgR<(KnXbX~Bm<?GC=gp7({S;rw
z>kDq$Clq4vX>h-JoZ<Hg9f=bCjU+Y<iyd{vkmO=>&UKzE**|W#dQ23<hvlNRUh+5)
zm=+j3fSN;8F%sbKcDCfF2x1}Pn1zGT*PL@f_}E%weD#c3>FQy8onU-b!>#B4Z?}b8
zuQoJZHM^HxSi-XaWHj0@T$L;c97XR<YudK6xr|?lczqo9K@-ZPh*?*&P}BF#zhIDU
z&Oi(us0~G&3>`8K%8P0HvYq${vBKcMx%I%q)X(c$hs5OJRb8B74hxl*8@_iz_(Pe{
zfC56QUT%8f{D*a99_oh`8_$Lb11I(qa?A>RFbRngbY10d2S64<o|OYjNGfi0ZNF$h
z9XlsBw}f+p)%tsU0~SrfoQWAOG=%+`h6k#8X+h%33N9=B5O>VJyV%(Iaqo^mbmwfI
z(uwnor;T%<ovdk1sddp<E8{yz*hAl6+B}Q>!{lg_RBpJHSJ^_AcX^IPm~_fM){MAs
zE0!E}OV^SQr?Ka(?Fk((w4V3XM%5p~x_$8-AtavPwH~nfs64+vW*WH#{(;Z<17FQC
zV)x&!hI8b1=FgUV!pFqzhyeRYX|<~DUIlDu?$KP?m<`=H%N8MxssmV&uQOSD9BtHr
z{+FiO<A{5me+`gbJ?`!%vgO=hZ`WY&%WAZ5a9Khd9h>iCQ`g(Ynv$t3MPTtHe0aK3
z-F;IWm!;kA_y@Jc?sz?m#V&jp*<|;uNK$D!OVZi`0IOZ&a}-8xe&G<>r(etd6n&wu
zj=T=3E@5=)Ni6F?{P@&@nXq+Lnj_t>_u+4jNK|fTVr5bA|6=PcpyKG7tzj&<L$Kf$
z+}(qF(BSS4gS$Jy-JRg>?(XjH?oR&6Bkz6xd%v}+t4`IfI^Ao{Ow)AN?jskgS4CJL
zlg2zBmdYk&1FH>5mV@B#Imf7ZshY)-$lzvtYIzr-Eqdk{0beFIY63>uz~BZYTn|gL
zA6@oQT~P**>@y@hTc6jsP(MdL669eeJQ??O6xN;=HkotdSy)F17;GK+i9$glYb-E8
z#u^Hj>voIH_^GuGM3S607*Yh-@-!Dgp;X^{TxDKG=*B|%#+MqlDuy=WVWmMRwWEW{
zExhkS`i|j;GJMQEP%R2qg^5FZRpVo>ML5&xN0xRasK&NE-4OF7Ch25A(h!5N2jg?U
zK{FBlD1x1ab;uw<h$r#O+yZQ(IIV+GnZ&BTRZ8n1KbsSKL)fE!=~K`Wm36hU2U$ay
znC0iFB`W-C<u(0MQzu9YKq#O{jc{}VL@|+jJVYyZ&CEKcz~xPrd63R5RBHxmkWQss
zF}}50>bQDz)1%v(GfK5qLpIv*VIbIw#Yp=|wnjx3gDs^UP!m6VmcZNx+!8~zk}H;}
zvuM*Y00&mflwav%#$-94mh=1#ANna%tC2_O<3hEZyaH;LsZBycwXsIe643Tdoklqm
znWkZ1g=$&8dlBPH-I^`a7O4-PCFY4ae#MP<@C@cXl^?WiH}IU%+IJ}H%Qt9T+c9c*
zA3kHQh0=aVX@-jDA{^MgSn1Dg9_i6urpdLBF!H#f<8P~(p^cX2y`Ve2Yr+Npk`=y8
zR4x*xKC>On=nq?0sf|gp?xKZ5H0+`k^lR}`qMO#S%6$ti_^-3Etm#Rr&#&u3Gj8G|
zsj@Z2AeAW*?8f{rcHuY2nct;tu0qXjLytdaB_sYTY+1<>-}B%2j@^1S<5fzoyd)M8
zeg##~aMaaQisc*d662ks9IHl&54s6+Es)Gq<HtnahZru9BnyEPA)J~E`#U!`<HTS_
zW%4iOMSa&t`gY;!@QB;-`fjt)v4x~k1or_yY@W-R!-g!|!yGHi2BQ`ytGzPTvV{~v
z_XIAbMRA0KIbwC{$Ny9-n}Nnl^64wOnVr}fejSETgyC6DP4YtDu+G9=ikS(GkJDox
zvX&EOyZKJ59jV!c+Sjzbr+5;3<e2$uUy|B1nL^f6Vy-kNaJ}H{m*8FHcQ_-Neo*<Z
za5Vck6$3P}wFdIX&6NlNuPeIW6k6*h#Gq;+p^j8q>%5MjC5q-rbqg`TSTw@p0OiWd
z?<Tv2s!19%zjmQ1_1P$iMVVyTp%a^Qrj#?Xt>(Wx)gmALNM{RHlWevn%rA!%=0K;Z
z#jcuolVK;=&b;M)OyAtfygkUgrM}=K_*ZOz14@gESH^k|T*c8<KDPy4J29n4A&ccR
zA7)`Z+U;Ly`(*EBbZF;6o}C*4U7h;X;Oz0s!)XnmjJ_ZSDZ0LtrSPU&{)o1wgfxLL
z+J)(oDh_#<-+3{h<H?XI2);l^FtaJvwfg$}ey`lXhq9%}T<w_CoGYqoXF_i1|MWGV
zL!Q=6(3~zFgO@<Wh!^h@{QbA=Vm|0|b9j)A#9R5Z=KBCl;z+W3L+<i=Ed6|a9p%0g
zz3@hHc#stl1CWLQpqf7JXam0UQNtudKQZ(>XV_g}df5&-wx@hPJ&O#9g*D-s|EFLQ
zrt?l>KrYlMRr8K%E)0F)$5BFN7nqIw=4)#DRM7P<uGP}d^ZI_w!1$<Jsr^hHDw``Q
zBjD(BrxN17!q%x2X?2q86`CYGx}7v~&aC8Eolo$lZsr{4RmKsok$6|>^?q==R)eOv
z`<9+r2CAF^@Cf)p!~ptP)S*I5nUxPW;E(#H%$n+Bnv6)JwyM{H3X;37|D%3s46pS&
z@L?SeO{V$%lBa^TKvAj|E2Ee(ZG<bEn4~LCBc8%;$Dm>ZZ>IT!i&KWmF=oK&nhm+;
zp_A|_^kV7qv|h*%rD`s)iJOSGQA=9f`)FPA4rSnU1H7Z6quXVE++|)RLWTEVS&vXr
z-t7+x<xjZI)zf43CEniptQ8P=51m_z&q9Wa=ESTFGuFJm>tn%-*tBr|x7qb6-9}Iy
z;XlH+aF`G13D+)zSY6SPiSehI2CK-UGL#}aiIJQmN%$p3B_E}fi(f3vs}Smzj~c|U
zTMVCFrf|{Xy5v~j?^uuIq~*BAQQ3&Qc-is$V>~iEU1*j94sunqGq0(w-~K&cVvPD=
z*>a|~SXr_yLn-QMO4rVC#i3o_`kZ~eMAu|`ZWtsthGP4u5c=1N8)V~}p+%sJ#b8XZ
z69-whF9tGe+HP_QwjIL2*=1_C-I!b1Io5cc5VPZ~G%t%H()gSV^ZAst1}pf+%C_)o
zwHgV>#nhNPca76zOg%eCO#^4mLl}ug@V}BqVlfaSauMa}_zN$n4!c%D3TixAhAEWx
z1{1!|vcZ755WBHgb$~U7$jVmR^mPb^Ccp^!E2oiC>Y1!`tB<7xhYSLjDb=H?$~uS(
zbEI!G|BnoKqv_G!$ZpnCEX{Y=NMD`e66eLB9cTU*dXM}P>nNrA-Ix+59)<Y^v67W*
zab<4&V)H=~<#U((5<DPy9#djWP`qQ3D-7nkQJg9g5T13<Sbx=!<vJ3!nTEzpSxFa0
znV^DcWG1dHxRx1OGKeO3??Qf3HXCV@TZZnETs*8SC2&F=CBf=BCw>=l4uUBj<u;A_
zov417GT*Jk%hV4BDO20^z3QTpprSt8M(yC{Eg4HRG0MtbiqD{o5@Lo4Q5$;hYdkEk
zazUOvQQa6B#{ml2Owa?i?FkeQm~bWNhJ&*+ALxk9T{qw4BFHu-a6NWOonr;KO<J4$
zNLJ(}2QN?K`e#|so)15SS3cdLMnnsvRjZ8!HILn0BA$(%`*Z5Her`zrG}v~`zTif0
z@hBCCF{x}0>NROBor?RwX>3vr+?6Y~OI?7RrFP4HtuP#^mCZFk)pDcb^T@#(z0lnp
zdX)n!%yvUi*K;(ip2uoZ0|LgdSz|0E4O@+Um$~6#JvIqta65*e1&^o`V!+Qc!R4~g
z-xP-EREfENM6JZIU`e>*Ra%vbS#7@6*L2!rdEF)`c(23sikWKCHLGhf^J|Rg8IAwk
zsGj#p;~Qxacmh?}iZ%nEpF}-#hW3;99EhjGgo}hIO5jV#n=GK3a6M_#G|pq6^<c6P
z8mlft_>`(c4iXIf5y>@=NzeqHQ4{Yom6A&@=R>bGa2oZ$1)giC22TB`>yJG&bYwMs
zNN@10?s)i2Mh(85oWOq9P|<ET8XHFQ(vH%!NM>89Lt;zs4E}hxzWH`ATiL<jK(BG6
z9W~XCpX0tR_~;gJaSy$Iiqf)3;!r7eq}@2x-htYZMB+eS8E~=x-w3e8I>()}=LQgP
zVUhu?`vKclqkbQ#;^nVcAdp<49?$g>-+ZLKA((NgvcgmZ5$4~JK<7Y&C`I^!NL@8X
zT_xO{tfJd%R1bauA3(;y5k13UK}v8h&KKqxtZaI2Q}*L_;AAccmn%_Vqpf-6rsh0Q
zY(Zwz<*ry?8UMRD^9tXNN8X;uVW<G<IVz3XCb-so6#oFOoykag1y=f)z0xr;?Lq^n
z{0HzcH-k~k%t@fOvynxYRp$`+RZwTuq&`6p9a*N;;`C>RU?T`Bh;~ZV8#V?CmD>aA
z0XErqh)g1^_cwv|6e5>fWfOU1?xQvJAT4y<>I^{@?P{&MMNW<L+99#~!`p|cinfe!
zzA%DBr;SxQ_{JI8jhyL2o$6r2%w+m_l~d+l=`QNfmogGNA@4LEuUgJ+SLe>_<*{E?
z7vE_LN+z3f_p{e%Uo&3T+PhIH3HbdlQhD7DPE<JD1{g=q{Y{=*JD=x^Ha+wrVjHmv
za2X{z_2X;$DfUC;M^N(ONkl2dA`~LA3M?5VUCBg;#Uf&LLgjD%8v&Lq>&JWa5j=;;
zPjCV2Zm37Y-S9`NMHDG<S=zm3`tKrLJYrz+JCl)W82Z{?CR7iMo<>Z%Nda38$_iop
zmMNqR9Ju{hEmPH@4p{oRL<2J+FfH=f6c5u)QUlo?3Q;IUfZBNSo?fiEUgnUX5fp@d
zmE0T;VIiaNKTZM(PR%Zeoo^0&C;DUKR&5_>h}F%tbxYuxXBbkq>2L9X96KKYQbdr%
z0nn-X0npd8L>KA$%N#SUClMa<c5%RtFsWose8fx38cln!IHR?RRqyn7y$t27Jp&eF
zx}7{WNb2%Lg<L34)-24yc{*6(9l`Dy%<I`{spBJwgGm8HQnLtl#{vhVOo>$=3hw}e
zjdz{;=Hq>mog8-){@skI8{0m4+c+(v2S%^R5LoLPsWEw58!dc4`lwAq=kX19`+Mp&
z_ub^(hw{do^`gt)FK|MUb%D6g(403YfIZs1A+e#DsAv)bA~8O}NRI$qS2)faY9cW%
z!N@zwp_s`3LjIIs0P;!F#l?o~7KVX!i8cexb=otz8N(hBxW{h_Y0c!2P$?Kt5-qYP
zx#_DF$1(nOMu1x?D88axz*Zc!n}jUUi7B=eE;_}j5x2PpJ--{a{7$CfTZp^gtjc2m
z$|oo?BRlyndCdBs&SuX~N<V!CMD651u)cm^eX8?`jx2zK`<4Zb=shP<S?k(FzzG?M
zG>K&emfHfB7~z;>iNV7#ySQ#Z@)+M0kD>_<uFe3}=NHlTj>fS}S5Q{_BGQW!(>*tX
zO<c!f=wXBDa;dJ}a<9d;IM&Xw96aIpy=vb&X<^#aV559uF!viD2Et8)X>^o`zXuJ@
zp4BuVK{({ID$9`Zv`;g0IAjxbQ8?tPXG<`ii#o2$3l8Gjh7b$C$IJD2>)KU`e7m#3
zXa#<(r|}w(2iIS+^6%hp7pQ>|b-uF0XDxJ>!th>APiJs~n%d~G%bugbizdhW>Z-z*
zX&&D$c9_H`a=C>?p{bURMt{{F@sa9)>4CfTm&nLI+OxDe8ZL79^G{R4{5i_!!wz?}
zr0A0l33cuGyALRgyXhi_^so{HNt$c!QKX$j&Ek&FsYQG+ewD5Vbs5hR06!=vs&k#k
zIVb^iVm5`UKFO0=3jNC|r=>|uHE8_XsY~<bK)N$~riT=wfuLFDuloD@MCjMxrfMF6
zwkCu$zA;}W(|_ssS>t!upQU=j&d*m~p;N71*|Nj5cDyN>Ezvme{3UDu4*qt58W`~)
zgMt%7#Lyn@?uqg5CxHqFI#IYZ_?)V1fGXQPmF=PK39jp*?jGtxk=^U-X%`O<7Ha~6
zpM!&9|GN19<JtmITmk}w!5<DBe0(@jQBecCyLs17Po_No<J!GGnR@I4!$bPL)L*T4
z?RMBY06T2Bz~Mix_1{r^ph;xz-|e&FkzE@&|H}jcy{9I$#z*Zj8k?n;2;<W@f)<`P
zJ9uX#_P~DcfXZ$DH?7~>Ex(__H@$P9uG64kg8!2L4E}b38W^c`LH2e*{v8H&{h#Q+
z+1J6&SHV!6rvbhGPy4pBV9eJK3gPT%GPFSf2KC>K0<91RopMKDrEn0XPIRjCx2u3R
z@1;(Vq;P<&GN7YZ`&a1y3_hyz8`!I~2J>D-8mA1?y=R2zM88Cs{PLf<c0IfrF;6ll
z(2!3ojm8|q?7t;A{B+?Nm%H)uz@+x%Lwy>n0x{0QQ3>62N9!uWQBy_8P7NVt&n}mE
z7P-o2?GUglDyI6k;jng~u!$g9gBv%nqD#JS{nIdKFi*dQk!Aj^BZnrM1QS7w4kuER
z1-IFh12A2+pSwLI(i;;_<sCtS3auQMVcp`&0eK|_ztt%UZ~H0~&kOnVPT$D@VXFbX
z6@}bIK;*M22;v<8@&OI{h646P0&yh<z14`^ML+71q|tfu^_#EVMNDTVMYwU>oiS0o
zEtc0zHxk7uDn4NgIy8;rf%I|;nMhLN<(@>99#Ljz#aGqnx%A@%0X;Z@H5APz5)jVQ
zClV05N(jOWXn{3q&=77gWN!$<4`_im6dxdREe5iq4fB_y0*34iK`2Gb;ab4TUb1Fa
zvOK4Y`zVREB@0FHXwL&ld>i)Nh){aU{>xOEDZ*iZBRZV$<Qa$*+e<)ACh>NIV?;oE
zrE@VKv1!v|{h$-I=@Q?=5M1+zt;&X_;I?AON#=nV&NYh<$5(GlC)eGz<KD=fkNw#w
zT>R{HlE8Z81AIO4{$M=E7;FOXIbGw|x;*{jTPUq<os}QXz?%U9WJ`&`2^A+Icvr!i
z*a(ybMKg!J$^J-4>7BGT8&Yt$))|$z4}0P920e@}9TtljB!vXLTGJ_I96!V+H5|kT
zVrV<OO^6(j#&xf)xP($JCsGzbi`6c&#X1-Zc?LNeDe8U@Onng}nAh1I1@Zre>1Mc!
ze_4I`J1PEc)mgx^^j5aybmRyi>z`iKS3!*vjJ|rtx!8&hg}pnM?i-K#D^mA!mPrN{
zSXK(fV)8e<nb+_tK+20#@m|5&@-7-$7v(ewiBU^|mWMXD)nYN%sE%@^8f2h=Y`-6!
z`K7&6{koalE9r5#uTO0GJT0+~VyJXDp~q0Ho+KQyl+;tKdbFwwl9AbEZ81qI+?3=+
zLn<P-AQY_Gwfa46Ikk~#;4AQKs<G6tHHB5<V8jw&01x90*~3JU7=cyDV{B!(lAG1^
z7!rlJ3#}lI7sK-6pr+Lqy{Zstt^U>DH!;E7a9E990b?CH@<{Y3EPk!#$d{AZDB@eU
zkH-&sP8qntJZCSsXp3R!s6p|tLFrH?MTk<y!DP(d?HHv3jjKArmP3tdC2vk?ZY$C_
zyWCxVE!MJK{ur+@TnT&<k&`Exnk=MlFE%DBlKJ~3o&tp-TocWPzD`cM_6H5op0_~F
z`?0-aolcm%n4;_b!fp-dZ<0}U-AlcQ)PLF;GrofJ$>a-@{@Nq>9D6!xvDg(!>%EsM
znB{11Sm<5~yE*vwV-v?+s+sx|%<<CIy=O#Wiev=iO7IWdOos8k9GRgf5MK?V4SBq7
zoJ;klZz*x{h!VY+<PwHleNibXq|5R{;vqMFf%y`YB-ODCocE|7#(;$~c*q_AEaI^q
zO;~h!7zvgKK0_M~DRPYa+zIK|K|4u4b58Mjv<k{zhRi~qsvlmEKS1$pkL<rR$Z*_6
zf8lY0ZX|8FZr0e=zyFF%<4S>%h?HxBXK|Thb*|@q*PLWWq?*8581Fta^E%Xk7;@LF
z`!g`jobn6hRGtAS1>FiGGCrlKQv`VqJaCmg*}HEVm~Sj}z7Znqia>&cIaVv}(s^Qe
zc&|^sEn}$Kj3NvFAjo_cOq(wEqq60?<Lp8LeVyY)mE)q`X+`gXR&aSMqQ>F>6}Eqa
z7#fG#)qfRGH%#C)OjtEcsA(j@KC{$2_DouzN?YjQVvoBXgIRrwK<=81;W${}|JXk6
zHrt=6sgAC6G}u0LfrfKx>gZ_@#_Bd|bLZF&zBxedvCICx8k6V$Is~YjKE=WN?VPTj
z!sP=2?-!|jEYt~W=i3;3*mb_&w>rV&P++wT{{#Ag4jm3n=D3H^bhWP<@D;TW*|9b;
ze@ukkI8;ZnoN&KSs#FO)DpoOEj526M!YnkQ_Q06!4X;S}2f4tOxi7fMS?(R^7dkVQ
zr}MQS(l7h)L?53mRO^R3<z%Od>S&RZx%*Kw!h!4g)!}c=DKo=<o5UKvT}he>u)85(
zn%_y7S;y--4Q`xdmL#ZMjM+Q95q{u`ZNV`GO%_9qQm-U2BQ0rJTpZ=0QtI{D>LRdp
zF!U{nq_ti=Ueezn)kXh62skY1-f1?cxD{tA2X1emxlACVOP>lomJp}sOLS82c~;U_
z8hYyIm<-L==k!93lV%)LN|)uS$|vP5n|dvkVL;?ZMLB{IuDCF#=vG;`;n%#2)5h&9
zd2hfVl3a+0CS`CauWcfwD&HR_;E)$l<6G0dJ=a6*U(kMQ*6;&3GgCNA$z609%U#$&
z?jOVX-`GOze?X7Cqr|_GP&|ss;YVik;C^%E@cRR7Lyz>L#0S$-ApH%{d~<an`{P{b
z!2FAhf<eqKWaGxBWv9pP>&_f%ajV8drv?c*1qwLz3!aki7a95LCVs-wPejBTrJ>g~
z97645WHMat6L3-MqH(UukK)IA$^JAF{)vj6R!*Bn&J{TN+fk#Dd&a?_XlYc-elUhZ
z-!=EuU!#?aa%O`=f9IQc5niK_b7=h(X5A<-eU2ec$fN-wMH4ND0T-~KC)1TRVLYTu
zXjd;#24&!@zfOxxxB%8)qmiBL42QmI?Tac!hOH;9D)~8se45FD3!POoc*O^TnvzRK
zuaOMw8%=>~O>(L*fBsJgQ`<6!i3WrKcSw#S?t+u08q-l9@!zl*{f3gt&tjt?E(zR$
zKHem(qtGo=VCr7<)GEf7=xEEuOuOV%yfcthy?%HXs?AIWdC5bvcE@_ugZH;a)%*|p
z&G_`1*OVKr!XKVtHuZK!=_to}#N?{Y*KLZ&Bwt77kD0P+O~HG<_Juw23c*t6N1e6k
zHqW(K9mOw?IEqj1?D||q(Cl8QRO0P3)eG9*$W-g@$1|0s*G(*@2J$zj(=e$*4^whX
z1@Or-W~#$xgi|Et4JxYi{hS%zN}fzI$4ekuoJN%`j#P<zQ@^N|R%4i|Q79j)Jb^_P
z77Y7DO%X5CIo2REDYIdj(!`DxEti*#n*H4c#8;SCOx5oWF6*A=cBjv0ORF>zs`)J#
zUje5$pJ1f9k#6^6RL3i+Vzb@R@24|IQ5V3}p)KmTfTwTV5!cdM3NL7gaps!sP$}-r
zI`Z+{cyWY|Kru0|VRwH@UKG>L)hxvVq6IKLIu{DaZV@sSAKnqH`02_VeNc>8wX%P+
zhtaD-*l<6fII*iOW6jsk_|&#hijr(DW*+LKZisldborFo#X1&%%W|P54Ze)aLbq6A
z24JzDf-S%Hg{KZ*h(30M*-V~M@!5bNo`J<!`7yFfad)JcvIiC;L8r<z{7o(LS@Ja3
zYI{mh9M)e1kZR`jnJHhC8;hs}F9Mk@A2W@tSzNASAeLn57+IWd1r)+JT)%iPyDU~^
zh?0rHTU0i&Td;?9&{zNSg?vG}1m=trd6B^rxUdl+ZUU;3G8*s?sQLWmT(bdMF_*L0
zCTB#!pw8ygvX9w?grlrkccfGs1v|S}0gE@B#~xYmZKF%`qgEC5XlRbpZJ(T)EPQ=q
zI#vnLbpyIuvheejcKXoAH{)nR$1gn&%LK<Y+%rbb`J)%&N$W9muOwOzVl8J;e*ye6
zM&9|OUQ$W#e*;o2XGsnzlMO?;>U}Bb1%Pyk(81;emvpPpgc)tP?qck2!Ba_Wsp1k^
z0YiD2D$*QCqgm#)mgDwa4>_I*<o@^cY4I14%hbEW26JdizPt4NuPn+Y%Q9R@%Q*zT
z$q?8@afGdMY~e7`N*K7w{3aM=3;;)LpYLYCOApPQ2)mMU?sO4UL{NE3AEQJhhFphG
z(8Hc8+v=mI_cHrTjL&9XnF|lsECfq>-5m)Bw{$2)&rXNOM5szxvmSJw2`v2Ub>rLN
zvu_^x&&T4ovoQxnB;()3QnR91_zBFs_-6h9&*HbYF$agV<CA{_HfCO4WdAzAtc{ts
zwt|1NNd600nR%-#_-9^|v;!SZ_4a@&)05i5Cn_U>N(zW}Vn8qmkY}1h1Ar6W!=Q=L
zNF)*tvyE8x`9vD1iy~MpE?YZ(n<It1_?sT68X)Z2Yas0Kq>wLE{cHzO16C6W*BT(U
z8^}UV{|;~i1Jw}Qkz~-$G~b#GV0PS$V0!-KC;TVH{qM*k_209sq6Yl$qQ46MGhYR8
z7Oq6XKV}6u`#)v>?EJs?^-oz-<X^k`$JqYQ{0;veRFBnP2lVF<HG%WEcalLPemxeJ
zDKN~ET!-Sp8RzWOeRW^z>#AxizLp$fSufrX#x}*^wp=3ER#Et}ZP<}^()m0*()UAg
zv-BwDEFJS@Mj&_$NC|<>7p-vh9h)|*rZ}2qhvzbEvGF|27Ai!TZ$w51Yb{j0l9t5Y
zkWxQ{ka&s{VU6h)6qg0|k+P(prA*dAzoZIZdL4)!8`_RJshs|TH=sLRB`3+dv2b<M
z3IB5uYviS@;?q?@fk6``$M(*&%Ers?T5Ghkp(`L*zyD0!3TE|lI53mM^MUCx_G#YY
zGQmTll0jCNHyerR6`z;HjF6d09`~r?HZd<ooZ+k$i-5`10x^%|W<2|<rGthB_k4mb
zE}MMZmJZGk@jz1VXL&y|<6EduKaH<m2?G?<yMTsZZ{IgfjIVJVA<Xfs(Afhh>e7wZ
znMZxw6&J`j3OhG_SR5G?K3#THiLzjF3ld#c;o%q`!u-VkzE^ilsyyxSfbudpGf&9&
zc>o1+j9`_pLJrM}!0FUtp#jr(%NnK2pI|(tk1Rq)^X`KDAsc9?QumpvMJ3JxN|#*<
z?fx|<8LK}K{P^dY3>lC!D<I)WWGSH*iW~3?)f7K|m7#(N6+kG@L%{bRpkidiJqzRX
z8F5d_`Oju+Z@dy1tH)-}O|?SyFpJM*pYCMFvp^%KL27NO%@86k)XMmS%(94^7u#)=
z3k}*cg~vc@o#9I3u<-q^S@AzZ#)o!1JRuIBLuS4Rurck*@kamW#G8y}n-1H3Bu^8;
zkVBIvr;cd_7mOhYe92+#Y?CZ|k3**^6p3)XVp2?UhAKFR=%OmXE<$!7+7t?T47OhZ
zc%~++Tzy0Ph)AdL4;(Y>`|E@&ofFg`BN6qdpVQY?Nm5Q(#&$Fp*u|xIh_5Z^a1qsU
zduZuh#5-vm1wD9rfU*s=;I9iP+b+u_J(_MV${DA(D0+0B1tdM}Hi%yz1Kl$(mTuc3
zc_&Z*V;lxEi?|<n)~gSXBYD3&pSiXeOwL;UmG}qJ07BIN@%~RD-hV@t29vj34?O>v
zjP={Sj3Fr`u3NsWc8#CClZ$q^D|k@R_1|ZwFSBW{AEDOKPRt%uU(I#cQ@YDjHt6R1
z*quO9M$YaB3(Lzzq8<8oaXL44w$q4{nvaFnUB9JxA~Gg!q+N3xO{NWD;$QffO$Bq?
zHfuLH@<N7gq=E`J1b>pU>GP@C2+3(^-2*iC)3-eRxpKgU3-1RXl{3yWP$v+grN;%!
zRRED9`(!i^nMO6eSYj~4O}=@p8#c|IX%2!Xt!D)@$xXqY{B+QODx^fEo029jtyV8&
zrGbFz{bQ807c8ZvN)^lQzzzfWg_}U4!a@XPjLKn1l!P5Qc*eSez)x0l;JL@AlN&%l
z4x+i0v5@KIF~=hz%HE9W>+|tqL(Y^6`}CCxGLy*Sbt~Qc=Yyi{>^JbsxULB0XmzHb
z9_z0`;c?Fque83n;+ClkeX35QQ=a0<Tnra=P*wAiB#v_hFo!!2Q{N%MTtC49|0f<p
zat!eKMFNq?C5WAOGQ%J$5~dtQ71-~Wzkm{XdLzmYW3bos-G0~;M-`IytS9!=7Ykbi
zU<!$BUlmk6w*95h67lHFKIWMjAPbXtqkO<2*Zk$N$h__wTJF6oreyPO%>x~SuxL(+
zTXv$d;*UmLrz$)}PlETv3GCms-&1*-5viLepE$g9MwpMA1>yDqytP-EHNMyKi{dtg
zv%A!tE?4)7{1RJ-&u_$Y*9}Bk0=U5e9gfF(b5~AtPsVf7Et0Wr?cy+-zh7Nbj(?q+
zYE|{-Nn|5Qt!^8y>X~t`S#r}^4W?NQ7M#1(p4Zi7ST|%OHq5p+xCZ4TVX-1*oqSY&
zH!;6DPZ4-xU{|lqG;&P4cWJnK0^jyboJ8s?DxDZ?*MTR!R^i~oRt;(@<jH!-h%y3F
zd7_9W50khP!jQ-@7coj~QgJUUcAm&Tzj9OI(~tZ>@$AUtU6oGRsKqe4`EmeDi9b1m
zCQ9kjgwF!!&5$p2P<nnO?q<_kzV9^7AZnZI!0N3nLe%A!hv)ieEopO7Xq%U&uO5G`
zPng@IdXRU}Uit*;7AUSFBG1f4z3@ENr2OV$VR@X6U#v-O81QJ}?6~lDrk|5u;h7CB
ze2}55cR*?6@cISeq174SrTBI5OGf&LM-e{NS+1cx5w&BRK)R~Y+_=ydn@&liBt-te
z+g4iNf?_D@?jQx@nv#A?o^U3nujoOzZ<T};&yIgdxJlsLmMdD{5sdI4ldVIWf5ik$
zro^{Hgh|psL;TCI1Xo!KBY1EtEyA80-D-Hj$Dr@wqsSoy%n&naK>}X>)$mMF5IscS
z(($Rq1(25win&OFq2)~CiTu8S=V2kvlJ$zW2#@1E35*^etvEP%a|Ma>1j+LRsq+LG
z@B~@%1l0>Du@iIVBaciWtaRY<1(JD$5uov{<C*WvK9M$j@=_yYXh&@bktC2^>p|@r
zjDp#^EIAx70d-d$HwYHaBCy%HHWIYCal?|)HpV|lI6Rsbbm@Sdh!-|1^vr}27UkL<
z(nL;W(#h9KQS3<*>}uB^PDdSKy39XUroW{oN>(HmLU81R1jn|J$>*Hz(ev#w_Wh&(
zOWyQ+1Ng!9V9=#3XR_wT#XR@PqoN+hMiYxSp6RBMI=ybcw0OQjxS4Ovig~&9i7pby
zwI$ERDQco8sQbjjV0ZA`CWwM>hesPpG7|>U`z9iD)?_a*cRU0$RgzJQjwD$4n1{tc
z2G_wyCU8>=aT}Vp!tZj6DhQ1}wJTB*qy38S!*ofI+*!;QzKDI&&mYnv*2x%ad*EWT
zN;VOvite&#3;Wz7;$JV^QT4^e^M{5CWi|o09wj=Q+mDesv=z1lgV8x=KcaU+C1tSV
zlmpBSImky*<3zb)K{(UrUUHoX>rBa`we{ydB@a69_lM=AXWeg3w?ecE7fvu)_QPfM
z7wT}v1U3&y>%tlA3YohZrvY0W@)k=qSq^+@T&CqhRiWN<M1NjS<+{DrMTK^g+dhDt
zA_a#Sg&5S1CC*sCu%PX**Q{5(^P?2E&JFh^a<Zl98QGm`@k^HD_uKpBcr!eP=~jg2
z=~99<uBzFfccP-f!AAeVI=btP+6x;mrZPB|EU^pP8%Tu_GrrS}T@o*zCVSQ_(gsJ6
zZgR!J)JYEwXitM;p(9eO!b-uPJSp%w4O({iDuka*bU&3|k^h>ZJ!`77+EHy*ggF{E
zv|S{lh}2N<I$qU_2JC#6qvJTGM%JKaGTtrURRU{FTBdyHRE?yuzA*@vi+r3od%MSk
zCqku7+m1<#F9vs!+c!uyItTf&+r%P?iNxfYO=EP{<qznu2X|0kh-`Oi*_X7xroI)R
zxg++ZHz34tQ{yqh4hhu8_}*+gmK`0jyYH7^3!+8w6;~mtf#lU`pZ)@TQc%^pd*qI)
zDJT7OE}-rwQN<gKu%Rw)hIMv{A}X!HOvOvV_JqI2s{&yI#&<<UxOTNYBgyi4MD^$G
zsK>RH@=QLWF=?*eqP5kEk2rMv^`E6=j$pfEHy%Nk$E$W!+uiTGY_{&nf^eWRl)Mks
z%=Gs<O~Q57XChwBPrT|bCn=lA+c0GOBq7=*BqS&MY}txS&yU~VH&1>czW=E0&zs49
zj!VRy2HQ{uGE`r`&i+e%ot@p}pJJ`$a~wyLM902It&h9i%HU><)BO3oyGefOCsv@;
zOr8+J-yJSuCK@aCAEIg!wI+}rd;9zUNtxYl37cudXukSlZ@dRK9=xABd_`K&FvP0u
z0EKjGLxTAi7nkl6Nz$lm%;-I`fN5msPtCV4*I+#Rw<yg$%4v~8@uob1rJwME@2Wu~
zdbLNm5dG~Zw(LR&BI0qc;oBG&1mXsA8rZ$TO#)1wJbrb${UYB*F1*~<;$_mXbnNi`
z?1JU)wX1Kq9*~iL$KllFwbzGuv3<B)S#a)DY1Nb1usYt5f#dFxuJ0lLHqpr1?RvGy
zJK@Qcj`n~s(L3YRwCtq1g2=ua=~PyoR{mJUIMK^v@$kffWZkgPTO8{7nbI?HrdKS<
zWv<m|4(%(CziJ+k-HL6u{ETkP7u-u?Lb2O8XcDer3}>pAX*K?Z`MBm*&c!;>MB`RA
zOG_$CYtDq_aLT{%AOrg-5qn5;rYV5UqooKTD}v3%Nqboi!|KW5`xm`!P8y!zz(d=(
z!>TJ>jLhC1`=;UBJEIV?{JFBp0vBIeszKDNj3=un<!&L$Uy~xz*)Am7ATnWOb?whz
zZhKsSgjIc*OKItF)Io@ilw^!yh(S~XdU=CTJL0jePiV7}q55FmY1d%0d#ZxKk5;qJ
z<>H6*=shRYx8X{_I1l*3Y9-*>hDf7L7l2Gz{wKmxsZ94VE)srdy-%q0ziG39me+ov
zX7W4Nq%QVlj57GaKqBlxZomDb{>qj#q95uhFGrkzmkz)?P!|xbJ%T}>j4Lde@7$f{
z*~8M@na}(3XX1-}!uc1stopkcclw-I$&;U-dUW0g+C6szBg}qZwl(+z+HD8jcucT{
zcqB5|oRjMpni^Ri3VJ<UTrB~b_TC*y)%IEyu2qd`R%hOD`DySQk>Ed~dzG@k>@j>^
z`HMI!p3=ICQ98D6CDja6vn>JvLcr#U0H)FA<Ddpz)O??gFtO9ZAIa`F4H$&E^Qg%!
z=F|4C*d`DGP7@d1;9rpt``v!#k@L1RGoxRoV-X;wITE=c(t?*3R-3~?Q-<l&6f3&m
zpG>7e5xztu$(pOAKYRJd23WhxNwB5Gu2FS3Uhq5g6a_=hiMKlT96EP;oz4-&=}A}E
zod?p*M=f%}%!p*1wyHw~EAXYLi(K`9J(oGo^v6k@K<}+jhz4HEA9ddaXS7{{Zlurd
z8qus+z~1h+XlH_#AR+$%nINTtFfsD+on?_k`)UoO5bNClJ1pEJw^!6NzuMBs3PN3@
zSO%_fxOUQY8Pa+-m7b!k@Twekjsf|xEnGU^RiKhvxXM2z%`tEH&;LyF`@^OMl55ws
zv<{8!9r0?KxoqE-uNqsq!bN09703sT)iH-IP9o3+T^$|6JC>d!ltKA6_%_%s{AKIW
z4z`{0I#Hc}CN`PHzZ7g4LvYU_cKho1M$dwamLMD^{6(Jq1?OcWre@7K!i^~@d@q|$
z*gA3Ypr?joy`?*)HpGK+EcIEWSx-lDJQS&jVO?Pvl!A0ulW^CN?Ou}A09tZXt(hdr
zlJG3{Gn@kK{_3b5kUWcY{gdb=Eh`?$4q;k;!4+!<KR383_z15i;E3p)$W7cmqykwL
zvER>8zNJcF#VNYs5t+B|Z%*xByxI_3tVd)m%G&g6_-UaVX|cNm<ht+<g=Fx$#!rK(
z#G^)pG~6`b#pl>VzsAqVg#3a)-Ri;qO6Y`IlKaI>?Jg-A8VmXk_)L?DhbIR=6T(Ik
z(R!^CHnd#QBBTi-cD!qF%RY0X^)%h?myY33i|c>}k<F?)j1I{g(yja0vFOw9ReFTq
zLfMULEN@6}jLPLPIM#(`8N{l3zN$QJ>kCC!bA*|OM@Fd-D3#VfCHV9=5x0eyJx8P`
zYXyw&EUK9h?1VUHSs1Lq!9F%Pub~NCgb>YyqrU)Pzn!3ne*#p4Ncb&W*@FdS55o|q
zrh|yhqD{>!k&G?TLCA;^)2d;K6H6IY9l_=oq!Y%~A%*~;X@)>rqI5J?oL)La75ulh
zoD|SHX*j0xA@`a8Xhe03?nq*Y;Iu^tkQ|>vc-Uosa2ekC3m|Ehu;LBKkL_QH!wCQ@
zyl?u-8deVlMQp+ohXZUbc4ds#HJ5jpV%&B`jU}2FTVc8TKz!1kiP_xpAv?xewN8@Y
zbW@q&TnXl)M*G8<U1&~!$SERhb0fV_Q$P+R?3SY;1<PQXfx;7=Yam5u!lgBol6Ir0
z%BO2@BV&gxMy)KTj8*syGm~jb`R~hWa>`ol04+B{W$}+6shO;E9*1u8n=R~@%y(?N
zth|o)n6x;sq*`S@*Dr%tbByFaKHhGu(wq_yCm=Vqy2K^)9e73ucJCB%z$qOEP{UaH
zp!P6Fh7Sv@sMv#3aNL55&f&e_ZokyaW_|p{m}S{6WEy0>BD@X!!<apboub2LKOJCW
zzlC4n<rriBV8o5siZBFTZ9+rwM&m73z(awiVju=I0It6I(@(VOWE2+%1Ve2W5qLQl
z*z97$3!qj-y##=&o>F|@AJel>s81ijBh^jz{XDR0KH7DXkw6KiFx1ze>iVHiX_6%~
z%E?xvnaNGFhnfuOyyRgL6$Jl1i$Ob@q$Ij(Z=?-G;jj~<RMssKknygkVN(K=st*Z9
z>C5^RzE|9zp6gDehS3Q2<(oNZ?%Zm9!=|dvh=IX>QD5`8AhhP~SKYwcuwmSm(kS|U
zAd+>toWNdinc#Uc_aH0hL`p$lP&tJPhAsDSA&nE_ToUcNjIgczhzyi|jc_C;8kI5I
zP@y!bh+AjoW2EzlWfr8VsjN6XSkK7+^P(BQniJ6S(uyDN3Rj~8a*lj_UG;OYyR&k0
zgIJ#w#6%?>);g}RhTTj#b<5xoSAMkky89ir$BS_Lk>CJ%x%*AawA<qX$=?0G5!u`h
zafFX&p($9FiRMAQJdcAkZjAfC)MfP<bv5F4HzeYS%K_C|hC@l4!ga4THBzIKK>^S3
zX^BrLpZLI^R&1U#`0}l6NFrN9lbX{)P_JY3xx9DL?5Q_iH&!C9N3E>}bZx8#Y%doI
zb&C*QNh;T-owsb(R-|>@ESO*3xz=4aoZIWoPC;rmSL%>kqCda8S=1&qYNSnHHnQby
z+E_UaIa$;SHE5)5sWz|LSov`Sv!4s#%%@jhlU=pPYF&0$vb%SrjDx;Z5WU?P)g#8h
z`S9Xx64ChT=NJ{hHQQy#5V=_)s{*(9`xQd<Bq_h196@o&e&6_GgU$ddG(wMa?xObo
z{RzsEhl%2H@FA~5hqn8+4Ng4k*$vL~{qqURUq=~=LP?jNPD6mhx}-+#qKpftLzbZT
z3A09>)r{E-dteB!W}WjKVB;*S%uUtnbvUPceJ&^Dx<SBdW#9+QERONDd*Ch-MVq;C
zJ5;JKc9xaVf!%AfH@C=PpX4rT_$_d1aFKq14VUj~o>3v);&3~2{M)CG#QHuwy5PB~
zEgzZxfi|FGczK96?&kM9f9Jc-?@e}Z_2*P}z@QrVi*`c%k-Hiz+wHw&{Qare;@ig@
zSh0Q0jnN5D<kcj-3H!5k4BTwQaDruER}$5am`e>`YoN+G=Sw;;1aYSDR^P*(F)|n1
zw+}5oVJ{Y})6o%YE^y}CVB(ugJRDpcg~|YzS<ja)jjR4Py(&#wK{r|?x~qOV2I!9U
zFt@8{9=JAg`#3Re6aQJUGny~m`1Ssxdy=`}_cS#b0eho0AIkOUcbhC#1BODY6VeO{
zl{6=Iyg16?xg4TO8zEiwqgCW&u3>3(ff|no1l3Ufw)}WBn<w*Clq^QHkGo!%AH=DA
zySskcRR?!wY8(B8h_mTcaHO;0C^Hz}g*=aQzAImq5y*fCu#bPH9yOU0P%{!c)hE@w
zyRBw55EsnBBvJ|{+QEzXExY#0qSmnMr0?z>*61AJ@RT*kee5`T5?xqud}2+h-;)D9
zI-0aW`F1aZ`UFZC!<+HAG3HVKi)sho2LjrU5XSEfgy2@<BbqWCh6J7!kR93~T)wjU
zsht+t7PwxCy^IX>*p^V?fm`1~v<$^S<k)RSjT%mvUfm``pX!&ea>{`fxnv2(1!H*(
z4aJKA4v8Z+u|`FvEetcvtwQh-c{&$}IN4Chy&j<yhgcSK*c%_CL;RNOHF5(4r0*NV
z<Re1td$jr`tq&o=ysPA)I`L58#R<1v&=|}1Qq8du1s4E&SyVFuA$TOXLEB-apQKI3
zG4phrP-pJTXYS94uiE&vmy6*K?YIx^9Ix8xp7g<<^b;MJCY#~4m;K9+J7?~8e<8rk
zGSA7;8oyw(&D)y1#8QB5KU>o;TAD4zGBS;pTnr3kgVApPF_7%CT4B!S*oR|FaQp}<
zG5h##eG4lJdUxv+<8Yf5sE`ygjK~zU<dT%nO~xso*`B=u$LXV%->w42>4V4VFPGkS
zEWI4rI=RwxkkWMK4{FKS9F}LS>J_uY-ouCrA0&rWWX`K<)w$13{6DNV&U8KyUy}%G
zy|+bPlaOAMGTuigKK6S*j7)yl)Os&3cb=W;I6csF|Ahp<k1l*vD~}kvisyN~QrX0B
zzze&Y{GPlTS?IokU0HH`wbY0vsQq*eqY;gy5xrUcX?fXi$MTz9LpE+h_AlD5p(qcH
zAkTEL-+}Mgig1CYYS8Xhe!X5=j2}cAxQ7G)DfGh~)%<BX$;^!TQUhF)B&3ztbIV`(
zmsMm@R#v~sJ4~f!^rT{I$%dC>9hPGEEF}O9q?{VD>9i6PiKHffkmD+{<BWO$u?>iZ
z%n0Z!WRRG4t2(r+fL|}4f&x;W-|6h4q-rbJV3`xW<aOp`g6W9PK~nyprMz1YMnNw|
zfwQGNpn-y0BR+$6B$#$&0OLAjv7SQIgKN=EZPCy&3O?Xm{)a}-0+|l(;;(r6NDFjv
zrqb!2T|t#RVa}9!ir9tH?|m@upA|@t`Kw^@A)l^ju^J5RY7MWsX_gI&<~k+l)oWZ-
zYmR8t91>~p6KS}lFfz!(Ct^iRhI4BTr`7%-JTz)+G}z1Gze)ugFoUSImxZ<Ps#$B1
zYm9^78f4@j4+PYn!TQSJx|1s4Qfij<_EyHJqTlG@h~TWMx{5iaKMc9C2x|SGVYso7
zxUn{?{im0^_s(<yP7HWX3@P{68Yx}fA7IPoCQ`|$P_N+`q3ppANw3Cq7f4XAx5Mi?
zVTI2<ajkb-!|Risp7(onHea39zBfEc|3s?Uypxt$$4Jk{Zrty<pGqgP*w(KK`n*j7
zNJimuR!llRvEx_&5d!ZxfD%Wp)PE*1Zi!W3b#XT>(3O|YSA)Jq_`XD1FTGeYDQTVY
zM8@>ZMxP60c>-b9&N?~LUg)%iaUjX+eh*5k<fe&oI9MuS)2_J2{vWy7RxsLCh=Ggy
zDW%*in-C$&R)OM~GodI#8$6nj@&A(9=Jn2R;yov}C`nNqniBqm8*(kDDjSXEX2t-T
zdsw8Soh<K<XESCF@bkruHRWUSLsL*8eSLbtj$uq~g3{0|tzYeiI6cMXI)}$6OzMI~
zpV`!5VLVbPIG861JpGeEgKBQsKXcwvyVJm2f{Z1pB*MsW&eG)zMx$w051?~wS~JEk
zq74^b9IasDAq9Zr2jBLaNDc{+#+n_+OG~vHs`HS|?og&M_7lXKEmEd9W&APN;N3!K
zKqKU8XLb@<;W>RRz+sjIFSU(U$-e07|4=lu3k&<&)a|vEs3+r~?13+ujRYEM`O6Dy
z$s^TNG;n^2eJEO}?Rftv^GVuHU`XtXJ$qIk68rN8rT>KIb()Xlv+=B&N$RTn#o6Ld
zCSJb9YxC@d0F6mU?Zd2<DZ5kGJG63F1k!0CD@f{T18cm;;spC*EkftOd0m==Zn=&a
z3n_Dgk5BXHL+%Squ1%2soD53zH-$3eKBlK#jexFrgd|Pp#b5yc5v2`qWq9rh${T}2
zbbkJf$ZwimXSmz{Egl>_%bb7Y**2io{*T;lL$}6#h69ZXCP^<RY15qZXsUYVSzagH
z>w}#SQ+N0sbISM{1wXyTr<-y50UG1Tf3nboXPyE1=;=hbVNgVZgcoV+lFpf(ogS|i
z`Go>Sh7AhUVbIe*`ghSF&NfDBi&@er_DamYj~~Nar_9-P<`?hh>)p^QtCPUXr8&4L
ztCM|9_WPddV$8KdZQC@rZD7z^k-kZ$eT(hhZ}q>NKRIWG_%<n@+FlBxoxucq%0a#B
z%-GQINgR;MBNt6<Qm5rIe!isw+fz|*_a)UVXS7{dP^$MRg|)b5bk_;nqKp!=EiT7t
z<Wnl>$goizD4T8l=txt{8NvliIFFDIwD`e^ZVjrFN3X6n-s=%=Pq~Ah@0S?p=@D;F
zu?~{H{E<b*F?#m@hg2FQ>#Q=Ea6Ph}YGk?y=#cX{dFoBT9p~Qw++UMcS3B1>KK36T
z=o=foo7>+<&(C$NZGHn#v==+@OzgV$G0)CwV_H@)_iYuKv(rxDo6o#((~5y3OK7@v
z&BLjX)9vwlcMYbs&1%CY;2r;aRw0IxRh#y;A|eK4j;%*)=o?QQKTuBiZyn!-81h}Q
z{I-1wf^?00mJzy5FZH0iy6K_BoI0S8aOw=3bF<0z!-D21ECdWTTyyn|T*3MR6zFi#
z%q8G5S0U^G?T2K32tDWg^eCz$pJ%w~P*h>SM`?JIYZ$dOTT|KVrXakTFki{Qq%dQj
zo&sCNk{BL^$PaVCefC2&Pd-nB6>1*eG11-IUj2L#s2jt^b8wSQx=pX>wQos3bjZk@
zmFpX~$Jy_-$B71R$oJ`{D8__s(#)!D@vQ{+>3~gm<KKw>%LL5H=OX^gNdC(i-DeZP
zg;8{!Oc+|3lh?7wF5r!wA#1t+LV~-`_)b81l1~GGKxQYfamhv}K3O(ce5Dd><AQ3-
z^GtoM1<Dt6w*qp*crnLTWmMOwtfDtz@=GfsPetpaeQ<u(H%SbO6i}fgguvo2g}qpD
zMqG1i0(9hMaWcU;wBiE-A>gCzqXSstL*yO~qQB;~%ZfJv)#Q&Zvj|~>eqTPs-1(Yv
z`Wj?Wj-$OgiaKPA_oBVvFYDR)d$&znbLT`GQ7DElD8#}B66Cc9vhD+$z?qejE|R;{
z<24ugS_O=?40zJMkk(eDM}8q?-kaEHq%6MiM6nEq7Jm4KEk=_mXOu>9ALfZY<gqA9
zxP{6Q?Wa)wm})Q6?qj;@Q*iDr=BC-WG$cf~MqgMIlwa~d^1h)4t1mKWdJ6TuG4EC4
zM;)7X8m|*|A+PP#fDPQX->`1gHZj535i%PdO#+mY+TyZj<O3<c&ZccFf1ExqVae~?
z$4=L6QtySN9hssh;FATDSf2DdMnk^C+@dyD^3)!f3oa;pjO-y!0+Z$@V%gy%9#;Xn
zbWCEQFhLH^pWT8Np9`c9R~sG<R-nY;0kRXSaicnWWxSJn&iS}AI7pxg1VMn%5Vw#o
zeG40b3Os~C3gi>;1!Zku0CB#w4x(X`tA4=b$fr?HhJmj_TcZN17m(rmbPj4>g$D;K
z3z5Jz)rLJ0k;us}qj1+|zuDkV>>J+60B<XIDatz*x@Pf7Ws`1jkP{f;GDU5uPLu?e
z^*Z|3a-gJo@I<-MLLB$`l0cmcDn@1(Xmb`OHXL`es@ovmrwH-(1f%C)2+_HLSns1Q
z?DK6iehRBmpuDnc51fkW*qO@dEJ&3dh8EU<Dr1K3286bZqwqCO3M7Nu|C-eNFk1Fl
zvM5VieCj`D3kvAXJ7)VByp@vU2$<&#xVMEawf{#>xe@go5%qX+drtlmxBq{}={E9@
z!~ZQS=tQ<pCH8;hWRcS&s-UBZ!0u^c46}av>SX8Q8b8SpfQ8(`O_G8e6xVdYzR3WA
zpoU$=q68iJh%I)*Hipa}7M{1?Jhz&@YeqEZ*1gTkEyRlF%82e)P_C~Pf`itw;#Hvm
zQ2eC{AHd0=8JtluRIsU&vQeomWT!F{{)z(rQ1tPJzfv_#oeAf<hVB=v4w*kr)6T3x
zaXQXgyCVy;p5ATkBG+8zBC!{e=B~DQ0tbHVc?|4_B&s-KFYqX8nU^sdXH^x-Pj%CD
zJ@{exxxP?rB7mK6ZRb~Udva<1tDBFhAj7~&I{kObTE?W7>CEQ!j;1=~9R*va+h0nz
zI})e+HFfY<D{fOti1IdjmhMHGmZu~|LrRFf?NVgoUZJ)R9b4iAz7-E7Ckq{-uQYpS
zp4*C)hwYEeW#!<IEA#*q#P7`>%MVJWF#*xWfP<*YlUx1|+>_gFFjsQ>LLzxnm_$Zl
zSQy$#(go5Nzpf=>eKjz5#i0jf(lNf-40;1OuthdSxm(L{I^ChZT{gyY_CWE{F_pa9
z1%xD~@ozg!lPeI64p%>O6qT)r*At3iTz)F-FJdQ1wu2YXHDwAlA}br{hTe!tD)AAX
zdV|j}RT0Lx&B~z<Ne^tYm&KomI+H`&G+gMBf)%r^6um>^(?HB1)3DMZgx{Uyt3H0@
zRL<${mXZ%3+*hZtpI7LMhBDuo!HP5T74Da>&$6PlgYA<SVx+SSL8rq*n<{FZtG^rW
z(L`HptK-i6{FKu%r7gN%0yBOriuR5|6G2#zZeG}u?<6414iWC4X_Uv4y=gFhb~LnC
zfV}XvAJ&*gO(OeX8EO4qXuGnGU_kx<W9%(};tH1i;oz>p-F5Nc?oM!bcXtc!&f=2b
zuE7>}cMa|yAh?C(zsY^~-TSP*ud3^G&u_YC=IqwlJtN&cs7$ZakIgBs_k|kPmDaY-
zxWIDOLaTQa20e|~S-o3f<*u*xYiR&%zW^R!55rxUk-C#csAp30BhX&%X}^`Ig+-W2
zC7`4Pt~Ewpe?>Ri&gP9K`fU5TCj6tVMzO@b#V>x8_suo(r{d8^2(QyPerZCU=*(F+
z=e|3b{WdFRS(oR0&;jevZywRzkp`JB{L7Xl!Z(!*GtZ}CbR4+8#9?af>0Nk-d^NrX
zWxYTw{%yC7>DFq>vfgQ*1XUzirfMfF#-Yw`*=*sr?ES#I!s7V^hlB$N{J47*cHi7-
zADAk+HAm%qt(ksJKRws4O!jM*M`GkV>J2hD4uVci6zeb8r9*_xELOKuBE7E)KATsK
zx|_I<YB4CeD6O8?b9Iu0hqC<Om>|0MifcQDx{KjjP3`>C?anmX;p^~9uvChq&Od^=
zp|L`~zl2aXUa>U_$r<#jUiMhi0eK#oY(IM)T}rD)|5_3L=}`VD&_p0f6S<C;>7$x^
z3i;wb?<D?4AdJj@odn}+=J+Gq9OF!poS$K}MD{(ZKtTZinwNnQV7K~4@OT$OHf<RC
zt_dw?BEU;!``(rIgi8G8htOU`nm3Kccyt%nV%|5ag=I+_VjfoXBmD-xcsucok+_PE
zIrzB;1PO0+z^)oyETGskZH3v4AkpVqV?_>zdf^za?gnPO0xJ&J`5iM`pa!PkriH9F
zxj-Qb&JxPlWc%EfkByh)w+Byb`UP%ijQE4b6NMfS$-r$M$m_MzPijxU`ggF0d!WbX
zHKA&$wKi>ft`?UYOS1Whj%3L>Ha38&c9VqyyaVz3dpQsW$pVQTdb*G`8vOM{fPP&s
zumBDUa{Px`o%3ewZ%7smvRSbqu}{b{Hg+3dMwGpPEkCL)$R~sMdWGl=P9m03WV&A?
zLIbth$05#!@kGy?;vNWVv!qLqc$KHVqJ4YF5weC`2~_X8^qP6<XIs#tWfnLZY_94K
ziGQ`^l$Gyx++wVlg5dSPUL*lEzV&1rmk9*Iw+{KlbmjJnf#e}{268_46Ejuaq2`E~
zPGXc6s;<T3r20#u!9%g*lHRr0#*)uh*}f=_#&2^LL`K0C!vx+%ZFy{xoqNxl7I+ru
zQ}Wn^8=0EO;02<Rg>jB<{<K6?L+!#1%n7%%x>Q8Mh6H;c<RTv4J1_F}v0_$snA2Xg
z$X<UnQb4%t#xE(;dGQi{FdR3c`Vs8e9ny{&Sbb*!b5-q+-Yk^3mM>*6F<W0PV}cZ+
z`pbAP;8)-h^S9F?#{1cp_VrMY)|$%)<IRAo4q<Jt?Xyd?<p3v-?SEbsDT_Y^FYA*!
z48VoPiPgAYTsM#v!LfTq>YmtslMJSHf(_}-B!$)NtEK<VJ|2AKNXBX@@^lFsV%1;2
z_b7E=(RY1H;rKE7DVYDa8DFtE&E$(Ybu}OTv^6WN$xTDM82SnnvcxYsMF}_*co<Cm
zC^E!&Xvc9N&)|-XmRohZSkQej@$;SI*+-8BsK+kpP;Qe>{HUmU>24|=UK%m-c@2ZX
zxaqU#o3G_NeuX~)5w1sss)+Rd;&Kg$LyCCghw50tqiyd2aRMcAj-Td@Kl##bfAqM4
zdbAiIe(uMMc5bAg0IKtb3gYM-0*H5~@0?>1Rmfyi?o7x_6{DW*!ZJy)OnoGx1eh^x
zj&i`qb2@bPQ)6PK!~OgAX`<)eN1Zh8M0Fz>;J^10d$5el;itT95YgU7!AV3A2L;hq
z5TiSg*Y`r52(gykE5f|2l#6_lgE@OY%s$403Eu%NsO;*?1D$6Dz_zl&h1mOENMTw&
zn>Ou^kl-Gj&EF($>uIoV@aR=Wv00(wRk@tU=ULXcS<x)g6y6VVCWk6_d@tquEkG{k
z71%Qz;H$p0MtPa~4QFx!GWZm`RZ`+*H(YOx=;<dXs{c#79%O--m$SUFh;~oh`IPL2
zPEKW<KwQ=MR#Es5Z|vNm==siR7aH_A_u=FQvJV!WGF|MY#SVy~=h*VYK;?87T8}H&
zEOdOee(^%ups<m_(<=?cX~?AkNDZst%C90zI$zEJ${sl7d`MIm9Oy?P4TCgqlB@o6
zTh?uUGmN26p(FdBp57J;ysl$7W|`+*j@OYLzRc!n?+r~xyq2=kJj;>u6vu0Q*}+9B
z;2DlGTUWt_@suQ5FZ3i@lgpwc#fFk@k!wEa1d7{9#Ws74i+A4ig^D!|O^u38C?<qR
z+w}%3gXrtWl#|y=!k?tt;BjFRhg{WkyhZT!5hG+E)uF}^3t;GI6C^Z{5d-SgF$TZf
zBhJjTr$OqnX!n!TeOe7_bJIR;ArYXO`Lyus^ch1GE|g=zNKY`Xkpw0|MNCu=VkD-h
z0;>tTRMTR~f}Vx=!0AL}^2E5eAS*C*4b~jSr|S^~by;A!+M(sskyp_G;Iw%*>}K96
z7AgRqXHQ**!|0;9tD-iXqQLh>!>!5r;Nff+-(agoPt`HZXURUa`-vMBEr-_NvK1{d
zQt;06bq&YC&d!tbq-O}^^fJ0|@hQ0<&QsT@&mb+;`h|JNsg2QqRDSyU#^BU9@}l;R
zj?}B<T)SwUu*1Vq*xswet|zf$9?EqijU;Kmwkdoz&mdOP%ah5Xz1hyrsWu=eY`^w{
zO9j}*SE6?-E)WfK1KiLt7$j?X@Z3n#j4E*lw+Nxq*>JN)B`me<qU9^n(lH;pzF&J6
zMC4V%6n5a)Aaf~~abRWVSnF_M{hM|>t@h$qqZ#tXK#icJI~-X?btbk{tk8yCX(J5}
zsRig+!7CjOyUT_6GXBiSVVzG|G7f69$H6F<*{$2R@#S{`f9t1T8OKh&2XZltUi`P(
zQ2@>~{sK_Vdj3WGRNicrA#96dYjsZB%aS&pftn4Ws@*hqCXPkd2mxV5$Ceq4#8m^N
z{8d9p?UtG3rf(wl1xM2TU`*dQ_boH<_U^T@1{~E(tWT9$1mFL%@p-bNzND_B{^F%l
zVx<T+Mh8L0U9b+N1{L1F#~pwT&Y%bi)@4cf%9_Oa6WYqq?R|FDqzb7kr3M-BgaFS~
zxOo-|pg3=aID9XHm|l-^3SK6-+bHn$7WsYotpD6RH(AU({nCDI716J)JDbD~#Rof_
zigXS6?9bVqueuM13L}kD%q;5q1WlJocN$(#Vg9ocBF3JqdbBVq82de%AiM$S2ayDu
z6X*dyeRDv=MY-#MkJnc7zWZeE1JZ6mg?0uqqN2qUwH%QZ^imwaPbU61R{p1Ow#KDs
z?n_l92~|M}oaAl-yj8B6M{pWtjD(<6{-IOb$ygE1M>-`jiQHMmyTP;yJ+juVQl&H#
z*Wdi)G*cTOrEtn0cZ?zjfllKawpr$?meW)jg|owY3!Dvn<&*3@D&tAg0~g1W;4I6<
z`R5wa*$lE`DBPjpwdM|3Q8H035)on=2LMjHk6)y*`{kT`;q<dRXN*#Xzj!sm4h#jF
z<DP7PBEf0-WhZyt^Lsa3A2QmP+xf%(q_gZCP{R}##<JT~;8kO%S;m@C*OeL(RbEZ}
zFlyXqB?p=KhwTn$Lip_3fN{7~w}?DKX@VvzM~^TvRjW16h2HbgiE3Zgx@?MIP*VWS
zxNOTMo~Bji1KU*u9F&O=3eJS7BjWCh<B3P=UFH*yl;+6?E&jU6u<1-6V%#McM45d&
zoxZ(p9rW}HIgse(e15m%wSAJW6VF?zjqK^x#<4Cp*$Mv62GJo><yzpPpIdc(iz2yo
z&u+Gldb`I$^x>yj-ONMKPqesqqXJ@##YTk-!E}6N+R?taZ&>eL@U6xx8^y(1dB*#k
z)fTuOphptE((yqk>aK$iMx$J$EjLIgzVf+!x!5-h3IlD(OJt4I-T}&OuZk>}&~0;e
zqx77}PPm6K-mu#{BTdej0gMi$WaAKK_#{JH(L}8I>Y5$?Hq+~z#uvv#M)9DRVqm|H
z-X6*FTu$wMW$qkgFnnFFst?t&SsK2r7HHlvh3Rtu$5BGj@A?7rGuSZcx}8zF_uyBg
zCBPe*0|&Ze&n`h1tvfj!epdx+u^bEQ;9Wl(P6{E?SbX@wFeKS+{nTFOgV;iISMlir
z@iDPf(`RzwQWmiew@PW=0#0ie&-wA|rogN%q7N5i*Y;?1MaRW}07jnq-(p(s5@$Gq
z<I{47c3q!s8Zti?2>8t8UAod;T{Knc9I@|WJ@kvnbcEf)>cAhL5IQF`x}p*t=3W4u
zcfPA{H9LuB$`6^6aCbZXi03Vf!V#gJ@HlgE`Ks*FEgM~YKD*!FRpwibKFLc>GSB}e
z*w^5u1YyK}GrpC>cujcj(DUSLcv|L|u~3w0qv-kBnL2PEv>BJ{n`hR;m$lTE_(m|(
zV6?#dpwcm}ur^@UQ|k6zi+j1;lK6FA_i*QMq1Q51@(Wf{p9ABnIYx8$?K&-OZ07Sj
zPMtx8f=8J~_~9dSjJP-LMtIBER7vI2{V@u>oK#6|(NCL=b;5aoz30t@Zm<Qe%p=(R
z^B9G#aH{0wd5vFV)Y^<W#%=cZd_ds?hfbInI!vLq3{C+s86ajSy`ktqj}1f$&mE&6
zLsG<1x%#8=!JvQkj8bP%IR|{{<xi2EbdO(LkE+h%WunIpZMufF!lLH5j%K0f(4wf*
zQx$Svj8ny?M}kh~hzWnfDFF!jb{O`|{fR-2JOr6xM8wN+#Y;P`{6qUdA?`OguPlGy
z%k8Z=JTK&l=1UGk&6fVvtHWbSQZotqC3Gk!zir1AYDwA#JZ!%g_%-1&q^=Y8!Li5G
zhHkPtqgz$zprxlt=7t%*gafWGDCvw22R8o3#b`rnSDbuDydIdCW%or-2zug&i+Cf}
zbg{)N3RQ@cveZ!|1TVWVGPV%-0*~Sk#mgaVeUbfYf)_*iIDmH}eF-Om?i|)A^ZWoJ
zT^kD3bQO-XnK%rzUdf6tHn7r+gfNjULL;<-6+uhL0&<{|-S!8O?Z11>5KDR!X&{T|
zrG(>)w2HRbRMA~P8)HO^8It;@ER}#%LyV3%qDnMsaLRyIP6)zj3P6NFi*P$ILmy9q
z5$hYiYqlux&Pk#~3J;{rg&VWn?Z%iUUan?xp!8afz>%$kJE?TW8BC`ub_yV3xN!(t
zsCTQhIECw*!+Ec9SV6S!+w>dH4$AdlTbab8I^JTXbUoE6j;H{Od|_t7Rpt4Rdiq0y
zp*X|Od2+ejs*COor+dWpjL&HX%$Obtma+nFss?l#%-Fy6s=#Qo@t67@qVi!o<#@aF
zE40nJX+3LmaH!N@S~AWTy{OweSH~h&Irj|$kDshR`n_g7HrNdz7$-Dcv8INl7-jpg
zZ2427=N?*YrL~~1tyJgo1p?_4>bAZk*lv1n8j!=gr~q<*(;MWz1A7CTI^;R`@?TqT
z9;6igR`9!B+kcl4Ce4ol%YvX4;>AHS4Upch$*V=_XToCkc3N;I2f8Fwpy!$~;7k*y
zu}@PqKLD6EUY$g>NkXV|1FvOE%f0<%h6e6GvXt{wD07_YInk?0f1T&%My8tcK;4)_
zf!obOtAPze>leiz*(p?4#IDPAr*yzyjtCZ$#wr3pg@>Bvpkl2-)+nkgkfo*CGNzX&
zD&yQIw`*XG(;#rL0>Yj(0em5iz=f2s<tg#mCN%WJU}vDbvWDyz%Te157Bt<`ssMzj
zXT;D6|L`sQ6jS}4cH)}Eo{kqSt84`hfg^hU?PJ$f)t0ZqGuG=)_b=7FJR=h=42~W{
zHSu#Vi~>%MJpr8>iTZ%i)I$>$nv35ps>n>i0?rLPENV|dpMD@-^8J`RSMA5t@<Hbi
ziq9e$p|XlmC4r+m^=&vGuvzY91<Kk4!1J#kpS4{+8E?8&@e65tt(_^ME$6kgFNAs=
z*IfQI-t?(@9rz|7k~w@#r|46?E_|kHj<`$2{6a~di>8k<O8tY<ELfb!tyG&;WZ7Ia
zy62vdS?d?YF=1lx^->T-ft3N+?*T%Nd*#REH@ZZd$0CY^6<ioUr2PTP0^=(mxpqUI
z*zjX+#PZxg6r?8Q*)7<D$K4<`%N<hdUxmc@NN|3PVbG{?gKRBD*o=ct-pQ(Pto@Op
zU1*f5BpgtQo~rHLbU>Z3<jNBsBuadyvg7ZnN4*xOG)M)Gauk-BesV<P)$Z>j*%_&v
z={TGr;fNTQdPT={-Da2PqBzhs1%@!02O^CugaIBtlgmPDea{7`(}{R|IJ>M*Kr03E
z;n{*%Hv<ZeBj-t6Tt1+o3D&4IO|@dwu3Z>jKIR@2C_cg@(>Kc^4w}ncXILhvO=A0y
z5FaCW${=0ky-p5O7{7FVn_~f?&!RcLG-R^NAP;*&SY;f1g^pBwlM?xkNPXA@+_1_9
zvc(gDIDS4m@E!v@h#r$V>L)`KVp4AKAO|*dws~!cNGcB;dU>{Du#6RAy1Ny6DlKtn
zd&zAf2XGF5!8>#P1liSHil4+%kZ*u=^MI@dJooASF{Pgk0lgZQSUYi{DgtB*OluT8
z;uB2Tv|j9Gj$t4q+&)>nz$l}3oc4PnI2IH*?0l3Sglf%cI##@=FOO&t3ZL|HmHZq+
z7$E8|-8avMG|pZLy7W!>fYj$V(P`E=95+8$KJN=d;b2B&(>3d!D$V+Sk_LC(mzybk
z@S|lV7KQNF3UsT`kguYBt6z5Pm7Tfhh`8u@2(fZe<{#J+oc|<F<1@e2$k|@${K1V2
zKof*|iQE=`L$&UH8oG_*&wMV-oV00y;u5a|UEB8P9ERy-KNmWfBK74w0G)Yn4L+-M
zYdfg8_4|S2^}lAsa2k042sfW^%+}AO{O0)9e+4%6TwNUN2|o3UqzGXOtZbaS*gH;r
zz-rnQAj6IbX(>iQ3)W3NfDfA3(Pfoj7fZ9Cy|?wt>l`4z+BqQ3?Zl>Vc<&>BF1giD
zewHr8dtl0&WQfUJlA(?2z5m{#6QUB&n_9hmxT8<Td8%}~%>%Zd2oK;~0VGEN|BgG5
z)&rr+VwJdzEa>EF94^>467y0FK5pMk97f!+#URR4oz<M{)6r}N4xukCi9Obrb_~Dj
zhb!sD(}X-YuRN7kOAYteT!GpJ=-hzKagYi9Tt#0<it5I_!vm2de7i}q>D47aDc7Ch
zt(E#lJrKg@S?U3_iA#vSRH^zI*DO4QyTu`<-_SoOQ1vy(R(n3DOrHJ<N#iBOghz8{
z6svH*3tC*z(Otu7>|R^z)`RR*&KK1<?7t^ion!8n%UE|LV_!i?_zI0}rh8s0uCgv9
z0)#TAPn`Z$=$X98yiR@PIr)|8hTD?a&b`p7$296e&W*B&n6e0zJeQE%XOV>fEneL@
zi}gx-9}^F3p@;kIrf1CK%xEEbyb#M=k_dAJ_@2q+>3`Dl?z8@|>5MQb&r?Ahp##6*
z+uBJ1!SY*PHVI<Q6R*+78GMiKeL=NCn465J)x9i^ASfsXL7-kLG#Ypb`_m>F<96Xt
zVVSEHR|sTmEBhmgOl+KF;_<Ws9C3OoIi>}rHs%*{Aa#_uZI1~pC;(g#po8{@j64Wp
z4JVyAs!=|aNLFxyHSJe=vN_5^D5y~$)Msql>&ydf#d@X*<bz~mF@U{^C^<Mcp@Z}N
zGy-J65K_*39h5<e>W$2zDfm(JC};=xbZAd_3xv0%_7dTefcfM8P_bE#80r9K;M{<&
zpLQ0x0}_M^b5KccNTVE7v$$bLT#xfCYMCqIxi2fp*~_QjyG|4L$G8#96+fu2S@481
zG?XuSZn4Q8dHq?4RRNO|$o!>D$tulk>2xj*3G7|O1}w-Nz6QQWMHPFx0FTagKGNdG
z4EG+9N<OkUjYSBP@j_eGR)Uh2u|3>@P%#F#TJ5{W_L52QjYXxpnspq=Lj8C0yf7AN
zu(pw%p7^QPUvSUjH>@I3C3WKAa(d<C;9f-I;U*^V(9$c|NRZivp;R^Z`+y!%MUG|y
zZ2`mTtZ1<PjjaEG*_YN%Jv`RMMB=WE0cHZ=jaiZtgmmyqZHgZRc=;4^>?)wSwEj75
zAuJ*=gKRYd?9{ldF=PwSLg2xUs^}>?jIV1&$)K;vK@NEw=pAH$mvArt>}k3;<~{7b
z;u8X@XC*S)ylz5%yFBj>DhSNL{#>^)%FX_~J?}cYBPEOv|AY-#WCl8&eC8p5#8AWp
z%yAU}2<V$*m$y2Im~g>=`L@Q6-SYIBLfq~W2W~3{luixEv#TAhuM%}ma}>#_Wb8uF
z^1N^shn@LmDr;rA@8L@QYy6mDX}?kd9V4iUFAqJlmQ{4t(U1=@)HP7c@lzTbscp<!
zf;uNW9@edk2(LdkA<IoMhsycd<4b(ghQ)XYoghPG9Ab}>LzAi>V;_ZX4}4>%6KX?7
zWMK|1)Pt35MUHXA$J%74YqwB#pZIc;E;`5bZxxCEL|yb?hrIq)?(zRsyVi!4>_FZF
ziKnbYpF7zM_^}#6xPJZ>CRfB8jo{#2Z`45q-!tz@)^;f3ZN-be@mF%52;NDD>SKZn
z(L;r9C4wLMUs1>ZOZ^`eL=(Y3rvGW^4ESeT{~uQ1ar|fR{S8F$SAPw|er{<U|Ff<C
z99o#y-$C~C|8uziA?@b<TO<E*3;%z+-PQhk$Ny9P&tU!&<w=M7FN*g6ey=}PCxX$_
z#f7&sKC@gFQ<b1?o*IAm8|Wt0L4|IA=2R2?h}j_EewEWxH)ophBW)r$iQrJV@}iGO
z?lf>Y2hr#7A<GB;#9?7lmfO}!5Gh)%P~H3iA6-t&m@L<~-`M3WI%_VR#EH=0(_EJw
z32vy7oRhNC^d)6dR$2(j7pUdQL6Mn>;2Q;Bsl?ub2OM6)l%{$~2M(74bmvNKs#qNA
zNY&BY_vK@HwxD<NC(f>so;Ca%<Zcv*^lr99hxBf!MV>DClm(S3=rUFv6xthF5sh-h
z9(FV4N{l9CxkSUpY#Cxct_fSV{k*h9Y``yYa;HZxCGp|!cdhF(VxQ3sA+iuqWyN|^
zy77Q>pXT*y6Wz*+32^$?inM20OE%gPOFV<E6Qd3HmiUqrAMjR$Qk@;<li3p~2e>~#
zsY_y(KgZ@fAesoqsE=!qj&WoEIw$?bm0p(NXi`#y`gMzcUVZ^GOSW}XR{5I(Ps`R*
z=Njy@h1dy38T<RjnuM;W7B|^&Rq_aI-By+EBtv7w&h;1k#(?I06rIW$a_^v@?AH-y
zNi<X{l@1ObP63SD)?arv9&KGj5E1kqJ3&43#1iAR#Yq+YkIdu|_y}WKh+|%6Yv83n
zORG6l87?+`4F81`<OnffSt-CQ2e5f$Ya7jDg}k?eE3W33sK(RO5LXBR{sf`ux1S4H
z)P40Qa^crtA(qh=()AADWG;X<(o|~<bg~XdIlDhrJO;Y!xgh2xdxAV-QA2J}wn7gq
z(S;83yTxSCka6r{RB;T!AD0XgjC>pV_|BqCxzRD+_gZQG7w6Jb5-1<*`QOshX{6hc
zxFtJqEx^kHK4BF8m(hrMr@+Toud9*3VgtAPRIBhPqrJvKn@yWlXQZ(K%NeQu^J#JR
zTclNSg8Y{aTtf8k<R~BC@~<_!$PH!5+S#Gf?K2Q9R#ns5uklh_J{DGSC0Jw6qLQo+
z@BiF8%Dy8M`Jn+aH8jZ=(;=6$sg`M}JBp!nYC5g*O}ijuurshI!Bopag`YrT*Jy8K
zSy`z;3;gLk>N~vSk-(;BQ#p<KNcJf@MfKUTIWe&^z)$63zu;l6BEa326s<W?>7q#O
z^<+_q?_VN`Eot7`i1@`m{~tlR?2mGj?PslFZj>-0C=(`G0JWy=`f&H=*;zJ=IPi|n
zfq{@aExspYyhU1rtGm4MLV5K_y@fZ;A#$9ntZ}Ns-i={B_g^AvnuC(XdO_m_@gE^a
z?T@kp15#&f3LY~2t>g^>Vh-lm$CJf0>qW6OZ5YYW0j47v!z?r^m6TvW2MY42UPOvb
z0RK~R@Inii3S5DISnxt%c(58NG0*8xuv%iU+GcNs<IbYljykt<B_YoeO70n~k_S{-
z``?<8|EOH_`Zw_E+l#IJ+w~G2A7h!Vq0M~?F&}Kdcv<C{S`}erJ)?n)GWj<dSk#v6
zG=_sRPDZU0{O~WNSV;QWQ+@=@9)#{5gqG4af0+AyD(q&YC;y)BG+BJI772m-^QtKB
zGpxMs490Z8(kOTQyJt!A-57+V)k#ooamGH9gKP2q2UC6YwFA5)U9D%sE7y3}GB147
z5|}dZsytEO?kjhMZAk}lsb!PVx~Fr~R$NBi%^0=#L!E6YOj)2tGYm3_vdg|;``wM1
zYY&&DYOd4MRPjK_2>MHm<JZaKa;T+|I<4YzBB&Ikt&1p*^NXFt`3W%#nF1AxlEXkg
zxhK^M{~X_u2cWNTS0EmC{u%Mdd-SME<+u*tTMlz64BnZ-a@)x=U$<##qzW(wrJZie
zzr^2OfSaRr^-bwMVXn%{zRY*TyV6S_O{a(L3`ILv#bitslM`D`T>Z{_VvteOWxq7R
zMQsUhn|^oV<}IcpV(Ehp8nIW`9%`Q{@`O%hgCux?lB2nD^n@gxYGsNBZ4`xHiHmnS
z^5L6jvIa@g<mRyEs@Nz4A)sX<f_>dWjbAr$*<nN5j&S6l`?_`f759FthKsBvzvG%U
z)#=@H0r+?#7Jaoy<IbGH<~P+|0Bur&Pr@OmzvrYIu-8+hT#HP&Wa3eddvxu)I#GJQ
zDvXxySCJ;8ppve4?Sm!L*bVC-iknJEYJUFQlJ!aKhEKosuP2kv>!xwo5B6%CR3lVJ
z+R%9OX(xMkeEN||^64kv?Pv9io$(%c*VY5qc@OqX&`tRx_3dAiVy}r@8}h`Nhuubp
z+=5QIEk}cAa9*d}B#w5A{pXvnAuxn=45wtA^Ln-64Kkaxi$~?OVCBn3cCaX*VqDBe
z5j04Es&&YEHaWr0ufb5LX$-|*?k`<+(7DLh0_A8;c>#<NpfoXyucl-IKe1yy29+I^
z*r#Mm^NwWbLT7xlKiGU0>kS=+jksYMhb0NgtZKtAXu~fDe;1p>;!hvk?ngakecU^!
zdfE(B6E0HrTI6HandwJ7WnI>(ha57nS`Ab;{=M)Io$&?()vZ-#ddH69w!cQ>o)i*<
zm@soihz+!2ohGVuq#?ZA3><O!tz6df24s!YDlJUWjSgZ&B@Xh1_Ij9y{Erag7e2(n
z+h`?<KD*T%i_4mwzvAN=Mb=6L+5B^pF1V|zjlyuQ{JK&+Nt5#A*1NOaV+!QA7w>&5
z-Xh3aTH3dW9dK{HPSSoHs6=sTmGA*R6R}or*>@5l26UN^#pXhEOk>{nvivMb2abE4
zO0-A#jXt&uS7Us7xqke8o%1O`lYV|pxEg<e$fB4?wsW6{tP?HM8&8!YsGUskB<)u>
z*(19=p*f0GtOv`jB^_FN`n>f8q{@<<NjAr<PtIY-caL!YWs(~mztP%<JzLySgB5`~
zZJAyQpjC_L@ZK87d|X^O+88Y*@0fx*$UHN-*IYz<TIQhN-%{0%{+cZ&FtM0kE)}R}
zH^l(sn=vlZOTMdc>WQej-=g%qwWItbI)gBS@rL#71EWOA>FfHbgtPB^g8K(UE}}18
zh@d{|35W|V*#c??#o+p;;G!;w$~Ci&;wA?=G@D^(Y^6=svTiJ$Pnf8qN8I<S3ERq=
zfqQ+|&LipFp*`Q|Cs_w1P~l-rEHg(TMD^x;gRMy+&rQ9=>5aZS%51KgU7vi8&lxg8
z<o~3u8K?>^3@NM6;+Bcos^H5??bvnqMI?zzrXkF#fKiafBi7OF{DUNV4{rMP*|%(}
zS$1D5z<yrCJz?2lz4x|2FffuPiS*OYj;H>+27eGkV2%Qsq@r+DcJL2l221uY5LzDD
zyW~0^44Ckf4aU*Du!jt`@oQD?*F$ppk|?ZW8Y<Y?uvN&Pe(0=<SmPs(;uRK(y{`<>
zz2%kFg?B4I;+b`eceSTqkl!pFR6KG*T<tD=hc)UH7|tbHDC{oB+GJaGH=jdbKp-<b
zgZq9Q(|dvb9cC2nN?j=+7ibo@YAi8|t{T51e^85lhTo?mKBZgug1cW(B+Lpt=b9|J
zI(fUUQD>c`PkL#AE%=2PDkOZ#`RkWtT?3J!naf}DG&K89`Ue8O{wD$!{uBIf0&nMV
zqfh+MUpo9j5PSQ7($`yp+f!<i!@bU7Fu8jFccY12PMl*-%fECqU<Zg?(av4bMy+e$
z`R~L=YG@|ZIsCnI*dN@=Q`GmXP1?Z(U#_Jb6_%VUO)hXUg>JoP>`Cu{MK2_lSI4F2
zf6>&l<Nu_KADh{?n`^rr%>!O`(_VIwSIfEoMqAgLmEdarZauedJ--pJDzM757YDh+
znK(U3C+{n^zX~TGf8<2ag4v$p)Od5D3>>s2OcSB!cW=5Dhs>6#^)-2q+pe=Czh)=F
z{877EAspDZwFHCd;_4LFj0x9f0db$h7avFEa+(>bIY3?C=(G9>#4bdo_6bjczIXTX
z8jR_C7ij`RdrPTjJS9*rl$pr%n!IN-u2zSLw=!M2elza4>nugHRxu*;cNoq=(*&-s
z$cMe9^(;&1a|lB8^*VBGy)4^iI9l2M$mGpi3@}{Lh!Bz7Ia&I~RD`dFpfATj(z{$s
zLowl9R!MRO#qDh++L(o${^2`1MmXy_G2<t4xW&R0F?scDND~_<X+J1+aL{2{oAvA`
zLylmd<O<`%kq{l+ZM)Jo`r+y#`}u$?BCSkYMOX>k49*L5KNVk$0=fTqM&&u|gBvY(
zQ!3<BQ?K5>x(q~ndj4wjx07@FQAFPbGL-EYVCvv3;cne3-h_zEUe0OAF1@#GS6uLQ
z+bmq)Xs@&xJFVHZ{7jLSuA<u-p%s0hZg$=MhF34_jf`g`1pED%&A4lm&3HQz;vR_?
z_IoQoUX%LCELxEbaG^1no3yuiUdxG~eZWe9+#=q-FL}Aq@zjKph!09<S=42RDuN3~
zZ9#?Y!U;~AM~*1lA_236*x$P??Zp%L?Lvh@<++x%?uUD(mXB^j0&AUfm`^z6BqNcD
zVPCip4DJ!Oex{c5zZZD=J429e5vBhd>`gl<Z+uZ+g)i&8lXyc#uKa=`HehSQe2d{%
zp$$)_I-d1fL)4Jb2g49f38Zf`F57`D#44;w?Pa*&9W>m6Z$s5%Rr?l_)sHiY)nZ&)
z55o~|#F9xbOfac#h-^77&8p_vr?3jcaY&g--(g((JtV6U$#R_e-wXfHd4{(fzk=ql
zz?}pd{5A4HvSe?XN|P0b(?4Zm_Ah$ud@{B0Y#nIqAWlzQH(A|8ow)SW7IKWV@Ztw_
zteZqQHBE1znxRf!u-<L@@B^F*w0)4e`Q-HIG`GYWZoIZo<v(tVdH>qDYYR_G(1Sny
z2OHZIlexqZb8SUW=?G8S_;cEVoXQJ{ocJFASn<DVY=Od)o-|k{F`SY#)ns!y;>B1A
zA>hE7N2WF?-{AF0z&qI%pdk@F*VcEBuvjV0_v?xwO`B9Q|6+HH8&onM4J(oBPzky`
z(l<)R512Jd_f;)iGZ+?JD%e5tX=4VJ3L}4U8n3^=Y2H7;EB#7^%fFhb9qL(IAa#19
zp-y8bSV+U~S`D~*>kNby<6R$;ZLzXyAik<KYcVf)9<n?9iya$+{0GzI6Wd+yCAFA|
zYxQ0K5}!Wk;D00cHrFwb>#6hMJpVsc!3Msx%z~SKIE4q8Eya|iQuE(&%6<;A$<cg<
zF{f0@8vVGzKB`R&Sj?N*AcTcP#fm+!*bqEg=Lth*Q`+xmbEH<&Kvn+AS7x0TOypan
zPavI19o#--qmZ+Z$;Ew5=b&V^mOFe`Wxvr3$9*|JLFhH*u;J0_vXT(ramjU=z23H7
zZtMp@%JcN+OvR>^BOK8s%kjby%keVc-kP<{-C?lEePw_?9*GI(uq@bcMrCRyoIa`T
zg(W|QM}6uvCm&e%2w1;6f92W+&%jEJ*16sS<KM!6oD?q_<pTTJ=wZ13P`H^YqT~NY
zBgI%7#aIcl^qn04q58*wpT5DwLTP)k9+tCt2kV%|R68^$BBay+GF{2=3t)k8<zikC
zCgYOc{xm;C{t-*Ropyn%e{MOnbR7l3a>P6})}d?N3V{bfm44^D7P%uk>c7*7Inl-+
zvR{+t84n(nY7?-aOtt<-Ggq&eBW;r-F~AiaVPt{Hgr-z@cqrS{Cfn35+eDOV?U8Ej
zl6oR#QD#5ggIvN%u91g)9j=t=FQvKpLGORk#s@p^V;o(07nAy^kK9ws4%s#9gY6mP
zTvO=|*>B51c5`blUzU$Dnp^m49F*+N3!0~F96WS8RD#X0pZjZVS3G@EbA_YNg6+b!
zw@h{@VFF=5wG&-SEkaJ<DT!V0^0CMH?L*a_k8l0V`9wgz{%5O|<I|Jd?=J!%p_!{Y
zpXm_|efj9xy}irSxR>hV9|C8$ft*@S#s$?6uz0pk-z+}b^0pZcK<JSn(Z4E+HJC@R
z>+!4clMPd_r#EB+@Xd589;%mdQ&iyHOn9x7;!BJg;T!QRyQbGqM%TT+$=eVTgXvid
zpZL0OZqAT|crHHSKuTIbO4_xEvVAUjO9z>jnAm<jg^+koGO@TucwsA4kKXYOzx9{G
zHmTsv({f+{r>8{gL#R9*uD%$^nF@%+T%gZ`IS!Md%-j~{x-0V+-}wj7nfebfFU+-%
z`md%l!eKu@!XY%xGbXm!`U608wFxb^)=ET-LL3ocSUg0fM0Adf&|K1i4wap~GH&LB
zC!#DpI0IMsMuHr7tkRcDfa}h$59l#g4ca@R^lJKXfA(PtoSF55*q<aeeFrgG4*X5z
zr*Z$qcHL5M118HO?efCs-3Caxpg#S4+!k<v>0i3<lJL!^<_xH-p4g`~$Uh&ZWH#6;
z8_=?ELSf=s%V3)e%BsVg3B+D$D!5nCu|+bgKk*AAT98x{6ZtLaN*Qv%mgSSN++nu|
zkj(cD;X#4KfRn6u-jt)?Z%<nch~@};K={ZnU0HT3Xu6~(@PT+fJO4qop0Ap^<i^35
zuZ>PPZRF<U=PovrqP$hiQ4K<H?xFkw?BpB=vCu2FXr*N<*tZS+%qZ@)m%uqXb*gzq
zKEwbfWDzcgI-AOU=ndFDXX)_y5VB~ONb)ey3d`V_ZmnCF&+4F$??h_uP-@O2u5cp$
zztB06<ZVr902V!XT(Qz5^sjVl!^4^kt?_!ml!BXpWuaswQWE#w*V}#gmdS4}o@X`0
zMiW%GQw-9?Y@Jc5inhVp3~cp&BtB*Vcf?F{g@84R^G`q*2?7F**0#80T0C~Xa0Xxe
zd%nCD^m)NP40?DCfLfDfaQPNTdJBnrn)qUknOR2cp$H({nLa(_FeoR7ZlYh8)%+Tz
zvM;Vw-e`66c=8n(*9Vy)ho3UL1~K;lA<v7x3ZGGCZ~kG#;SXJvI6JxRab@ot5l>z9
zh`;n*>m6k+Ac7Ph4_@}QqJH0d{l2~x{=MK=^z;Us)@Q5Fc}R4kvFei|3egf=ga{iM
z4XFsjzL*7R&q3-4Y%?q)4jPXnq^{*ob7Kxp48c;ZgQ_yjL)8p(Rs5+7TomGNSSD8k
zT{4@LSma+%j-a@9JUx}_pIdzQ$x2Cd3Y!4cpmWP4UiY5GyI~<72Hqy4uJ~6GiLFme
zlCuUPYX^s|XgR?adZ+oQ%b4+6Z^m1cT-cQ>dcP}9>z#*6mxBY6_naNXK0vUym9LD2
zi_9K9YiP4@qIDTK<QfHQ+J569!8VK!Nntc_1vEdJH~q*!KyX<BAu3^oq%&$xg?FF&
zH}T9U;2eT1q_q#X?qVk>Nc-?OW~9DawMSIm%Wcc77ymAP1A9m?;2g|qa52@i7RKii
znltz#4a#(5FB=X)4F)#LdjvGQIQ4*tsYmVon_;46GCu5&>+^l5IGy#q=IVkA-jd~Y
z{#mWemV^eI)MM$eu3s_jbxG3H@_UPvwJCl|UaP@X>(QPMp7jmU`+-q&PHD5HJu1!<
zH+2OOzmB=|-R3u)h7!P$xbxs3yn%{tg&tN%vop|!6_1EZK7yGstAY@{36*Cpa8`q)
z!V<sz&uWLxX_z>hCk0Ga2sFj}4CAo_8uy_)na$@Uc~4grq95h%<S;dae>Y*_lwmVE
z^v&BI%-Xitd90S}@p*U2ztCH7>%X$;zpkLJBq5@#{0JZLP#2R!XGIr3`|u$YRU-UU
ztCz#bqGbhQfYbb;0aD#ZL}mzbF+d~}69t~hY?KZ)B5i(XcA=e3K-^F$792?ekLbY^
zc~e5p`V1Dj1}dS2)ICkQ65rNme5mE~qhh#tdAl6MfG9a0drY`Vi96d})206?H9v?B
z)myziDP$QXss&AZ9EvV<!hl)$XkwQJKFToh^G8cl=LjF|29h;*^jRP~Y?-o3RK?+W
z#JN9t@l?RQ^a}g$2e8l3$RA(keKSvz`$<EkJ<z1z#|1U{J^mrNu4Hp+*5!o>map4M
zGud&+AFk-8j)AF9)ljPAl_)P5s{>zwzLk1e$jw7prF_vn1gotIdv&NXU0Sib0rb!W
zMcN+-M6pS#mSfox(l^&s9XrH&Kktdap4CnJ>1y_a_f3mwS;5J-tzzgzAF&GE-!-_G
zwq~1qU=ZpSSH*rCBf(=jQ9|Ma=@4Ehy{|dl-O|=7ZsmJSpB4Q`7p7Z|cfglPav8o(
zE4WeMG(P~DOo9WrG$~*VnB<gql3g#B2HlrV{-j4WH}-u}D$~F89zRUz(7$vZKkW7d
zZLH8|yz(8o8kOloQ@COP(qm__LC#bCMNNtay*1p2YRnW+X-F1znDO0X?KC=9gAMie
zSK{njXkz#{I_2<#%Qq;@8Uc$Xav$5&mq6<G#2J-*8RLOzKDVMh{eyZ-4G2xnb&*h}
z6CW_NJVd-3YcsP&u^GzI^KOER93f5!R!o+vr(yW1a3Gms-~>Wyd0_9Ik+a>P1d2%#
zL_HEj1&Kmmn&t!Om`hM^)lPhl1kOL%r{0c?U^}S;`MR(T)^B>?ieUqZpAAhhWqRa{
zHW{=9^({O`gTgw~gUPq5#4V>wn?J6L%T6#O%d{cLla;{e(jaJ#IWVmNU88N7UYk9A
zr=Dun$7|*%CJO+Zx!hi*VyO9-^*|qyS_LOI7G_$iw3d40gZ7MmI?V$m<#CM0-F8Z<
zg`y#J)K7S))XB~pWa&y6B%&2DL~Q|GG1Zxo4d22AM!buLYQ<#uU}JF$mAb*lO|3s4
z7V<N<KUcaDUKu_!Mr;r=&8KxVxA|kwm316W*BrcDt`WGSqVGa$uif|>RkdI;Uk>2Q
zerUL{O`fagzj~oOTpV}^kh5vlv~k_e^ewW}bH9K~zZn%AcQsyR{irtJ{vkm~KFb3g
zomeuA<7XiwAQS-sO=faq;se341<|5X(VUp|2VFo)T8TotiJj4LM@E8D%JHNbvd^`5
zr&BV0;t1h>6sOJv0Dp+=RHqUnh1b`l=^_bq^CVskm*=tMqhh`qY_c0o8Ud_&AQWIh
zEfLtL@Eh9+!(%8-XSq`}{Z)Ez7ImmC9HE_<CLVPG7QAa;j_`Lufynfv=OYlj%ZcRF
z()14JBT0J=V9fD+B<tGGNEmgrAy7T4O)zArgI57tsA-wePhz7{PtUiSG);JD%<&CR
zRd6{Gu>qW_{e`XgRa=-r;&j9DjYq%I;SJB#^L%6%l^EP+9?rq#a^ip{(Rs1*w1+C)
zD<3`3Ee~tFTM6+{pElgJHdTywMHVrcg!z?E_Ee5EBOtHXA(ey)TzXa`>QO>0;Rk)7
z&F~y8;R6B1nTN(octBXR8G8q+sDHTYAG}GNd1`E^u1cKA@(u6IqZ%C8WaLGK3}2;W
zS6dhn8@#(!A2^7hOP^RvI<QY`T_l|FzDe~bLN@p}dzBa*T`My86`Xhbfl=hHDRw#_
zA}4I$M2L{VLfDGXBA?xvL~T5fMD5Jy<p#AFJhLy!J!ZoxZ1&&eb5x49F!=GwnfP%K
zT5)>Dxy`MVjD$H=9-9KBKhS03CEMM$JB|>~A0y7^*7UKt=6ehC_{3)QZ6FUEey}RG
z9OSM=gekVCc^Q<83aq;44Xioud78oXt~=n-?TDl+xzU9;1BZRnV~EUZbDj!!cA3y%
zz0gj$9w_Z9Th(?YjGS>$%}AUAf+n1}x?41L$9ktm@T%1mMG%pNYlPTP17VpXXW?#a
zIsGwW2B&^w`Io~0s`Nrfk^jlqlae_D`YDXDNmk?*aT5G{#jbU!!+R(D-!1O~#DD9K
zem9C07qmZBHCk;ivNLiQcqji{OhO}T-x$5Zoa4>Ax}n6?nyTp4c&fxTHCD>I+9dvm
z^RK$o=B$q$30asufpdXWt)G*m2vE%x+AuQ^@~=bNG)Odg+VrGDF=Y!3Do2wlFyHX%
zb)L@Aw+l54<!s<M`C7$tgP06ovAI<4s}xA+$&RqNPgn0_X6270a;HNUTw?MkvpB>z
zo?TpzN5=9<%l3crfNu8>rV~^7g_SOU@|;F+)E_iuo@OhaYkYOID{`P|4_bF>vm`kz
z&MW!CX4r|6n=p0sy(L|cia2L#%z>-S>??0TO(b80p3}sTFGb-)&+p5T9)ZS9fq;qK
zV9l^aRGFEDb>QYN5Jaky3<!BSq-k|d^5OTnz__l0hyik#xGgxQ1H2r*K~*y)m5Gpa
zeYbWV>l%MK3X9gX<k9Jm8<WHD5}+`xDs<>*I-H0i)!`t?sn&7wmaa)6TNwv~5f_8v
zM@zC8txRbs6JD83FB2Wv*UON#-cS+rZ-v?v#08T#sqK>8^Fk;UHC|r&ccHP*OCkoW
z_PUcJ4Mo9|bw`xnOo~d-XKl53-7UOTJRIk~IlWU6-{`Nca)NcusWbfo0bAqbW@TSv
zB4X!FptU_wk`(cE8cjy;oN?}Xx5C+A)&~lLGz2D3Ykbyc5#<@}BcfpAOZ8MvU##1m
zZ4Q5;Td0n^p-<Q}BlJt5_AGq~a@Rt;Q`+FFUVq8i+Ye{1PWt_TyEyh+CJ)Iw?Bz13
zMk%~I{KJMIYE)<_Jw`c=*Ha;1*OfyA@bQ&gSQLzQH#3JSJ+gVezLW<fi?n0@{fOmm
zf7KXFn!JWR(75JhmgY`1%3VipA^R_#S|b4)&g`ZLsle-HF9Ws`J8T%eMN2d^M#%G3
zS;mNPbia@3tAXN05bEWm<<cWsoo`xN#^crUmhFZ_)Q#mhVrCnrbD8+)%Vj<X>=WPK
z<&Nn4H0xLj1)oex@f?saC|c(%S8?F1dD_{5-Vh-YV_<ksaLA?tcCHo2HGQE?n7W}B
z(7WD8O_K+G;|=>hwUc$6RKW8yZJOL|Nth{PF4%7+*fZJ5#0JeqdcC7)(wAcYS4toz
z-w6!VE)D~Zj^f28NKfQK{5LB6d5*SEa1=H!;LN0i@d125-;d&A!3RSia~1fk4oC@m
zxXPsUS`C{RJM#SVSZ)4!tUl1@9GNfV+OLuS;d%D$sZ#;tQcvng0mO}2S4jqytNNIJ
z0xPt7S>HK6eEx)HnuzclV6@$I@pdwI&@)2Y()D%yVfxD6&#LvJD_}@(&L8!fMvE|J
zOHP+9o%(8pzvV{vlP)sf72R{^mdcG!SJ4TIKp%Ss=klon8+Trih4+_=$2K4Jm~A?*
zB!Bz7jvVPjaIyPogUUeN>G0bti$2($j`EzqsclvGGuj_NPS|#?_|-3@Nkp-Ix=H>s
zZ)eV00&Cgpa(L)<LDIS~{Uq(iL%k&J$_c?2sf#4yeG4@Wv><zaxr*ve_3M6)8aC+m
zBf@KcCN~f>!U#%=Ha0er+h<iJ?)<uv?62dyF@9OR3VV4o<}3gck`PEX?>ry%(J9y2
zcBk~TmMbZTekii!H}fIY(;)VPl|28sZnCQREWXnn$fWX6*6`qt?htZWh>aZdRTURO
zYc`2zw8siY7d)?au|%hL2xnf!ZRck>V)p!zF$?eB*Cd+B%0wfE`JUS_KDsAIh##A=
zWX;oy98;Rp^VOm6hBl}li|TmfpDmL_&r>d1H8cW>waie`n4iUu`-;vwMI?-%<=y4z
zVz(sAYUb|Koo()fE?(HSABCi5p2Yp-4G;p-zAeZ^OJ$yLWUv_GBTBWc9%EFleN?Y|
zFkkcV5&a??;wCB{c8P}r3==tnmC*AN?VtbUJkIg#^8U&+1%2>U$zjO=<1%k_#s>~E
zKFL*5o3|WK<~f22=DKvrrt1ZlmOiSJg{#zoWC*IUbJq7%K~m@#R_FYKG1I7S4|3F`
zK~qGH=rMEf=*EyXn3oc{U+%3zNxACV(NcXRxG;Fl=ac}oiTD+98WSO9K<sOi<AGP#
zT&jVo`kG&|JtDHYA2lseFE-N1OtL!gOn)HWf-}y;<#ixV$Q{>)teIazN*psApKid6
zXLgK}8##Q=>ZrYJJAuO$US7B}2`F*HZEJPItx5mFXcwVpXIb>oL_5sjSS&b#9@>{)
zyNR2Zte&UyRZDB0rhj~;)JPxa8D6TBJ6rTS#@SN0=z7!d*+3+660qkH`H51WLb6vK
zP@b<&ymXvfy!yb5;-YIZck0EyXRU;<XAQ)?9rm3LhPT(0AJ5o<-Xc|3Q)q@WN#I~x
z{rra{51@)M@=C|5l%+GD@_guEIqNjf!_xJ9@`BNDEUV6&IzwS+u{~dHJ}~bS<ANN=
zDPr<U90Km9s79j?yadZElr+m~Xe}tJ$9CC+Hqu!Kz6}dJRa<fMUdl{pws~Mwfs-9s
z`v7XT;ae^}&AAM_XNfya4gGxy3H!ni0ksK({H@N}eTy2J$LPv`NEG^rQAA%`G=of;
z=*uHz+!s3qQd0BB{kET;k^3a`iTgK~2@|g_`oETVahThi3{-!geR&m0VIpWFro%H(
zl!Q-ijoHCRq3r3Oy5K%Onp5DGCg0g-3?qSSUliC^Po`_&m%FuXVj9q=L(M{(+$L8J
z@*d0Vv1-}%pvYn)q=){RX*x$Vt<GWTT)}O|e3WjZ{9(<JZ1QuT3H~?q$2R#VMRHAF
zNb&KeNg(Sw!r*Klclz|2vciv+h>3pf2ZG*ioo5;?Oa)=8o(tZ^cMCE4RY9PPEx8Rn
zu}Hsuk@E1EzMR6f0R+Ob`2mC%8bJX1sY%}+39P||S*4C2k^_g9kPM?j)=0>naq6O>
zsZ5zZPu!?8s6QeGrIhcmF{A=8>@iLao*X?bS0=}b>|wZ4yFwVGAuUx46gv2zwXThq
z>61Y*W{92M_gfaNaIvhW#nzhlz>(KvxK>8SbD^tEa4XEBeHH@J(wuy!Ir%vaowo^{
z*BT`>tyG2)Fk0{RdF9J(G6YS|DCf9#i_zKirK*=_M*FQx1%HS9=BmM8KnQ$l1-m#s
zi@kMI|1?5<nsM{lnJ~r;Q-F%pQQXr}TxcWWsvQoKRAcPtpcr*~xSYRL0p_Nd#cRy*
zH<@c1C)mbKsDcu?!C$EWI0_1_;eNB}Db@5L5dj>iv5sG;n2AFo?y<q%0N6clCfGIH
zeD|0s>*?htFMCC|mQn`<3OpJ|I4LuJ)A03V{3_6-_LRl2Ei;FvTUJB%20AvtY=Ev=
zTul!GFaQ+~4$B>JnSmzsHeiCE{T2D59{C~%>%?SYHedP62^L*<k;ojqvOn#B%m;j_
zVR-4)YRsbZMsIhW8;E(Kw3RuFIS(Cy_U|3T{?B4&%!Mqq6XW~_n)(@OUXI9Ecy8hL
zgztbjrM;Q4HFT_78%vV$ys@1`#CieQ*uqYv#CrN8=|yG}+*9)_xP~yvs}HVU@9w7o
z0U(_hU#oO3qieoX*GJYm%A`Yfkb+H`3-Kd6%ln}IB#v7v(DdZzLq3jAwy{3^*I=$o
zWH@ACb@Wk>o2(s#02sR+bDx4et<-5%p5sczP5=9<M=i}DzpL=5S38h_Fzt4obpFGF
z`FKJ<lI3<tMbFg{|1)pv&+EYk3-^)qIbuC2FMIsWzlAYkJsL0jtc?Z>*OBy7o)(3X
zztaB!pXQlOoFp)%^0z2leq#rjO&t7t!JX)DTU)#>ap2l6x4(V(AAe(S|7%sm{}=y9
zVZp^dE8(yGAL$?6|Ep8>k@WNVkc44;U-t#^NX)H%K1(u_CV)2Y&JQ(dGi3b^SSSRE
z&}?{lX-c~PSKF7zL-qE5XD_lOq=-SAWej7N?1Zt8-PldCjIoz8N)ZtvO9<JsjCHJq
z$S%8xiOIeW+4nq0-{t<^-S_i*{`oz}>vhg`-skhV-sk!(m*es}pOcT%eeVQ|SySI{
zx*%Mjj8<cskZ;O*p&FwSNulIr@y_W+uXjWOt9AlSq%_B#q$rB2P%pxG>T|6D*q+WQ
znk4w<+Jyy4YwsDfv>UBeRr$3PZ8r}6`>jgU-Abc%wml#Hn#&$k_3(Tyo>PQ0+$SBd
zqizjwaic12xZL(^N?yE*Y~(wg{nMK-X#rTMwdfw9^P7(+J5BDJ){==IX6Xd<n*ZmC
za`L(Iz)#L+2uyr_kG7tFE4JlV)L)Hp6J5r%oS|2VxnUj=EJn~hYx~}1@J4Ijn6wma
z{OeNnkTTDk8tko3Aa+y7VoCkAxb}s_s90ij?t&BlXtl-S;i>ciiHRT6O`^etb{>-t
z+&N+RY()CW0^lWqxTm!kk!%m1DG9;VexB18hox>a(7slb7ohdC%XN#H1G_3K7kRNw
zlufFH(={nkajSTtaSq~^`1c_!wOUue`|25JUg|M<pbW;Oi6PM<!a?kaEe$Q5OzP3n
ztwAqhG4KgdxsZPvER|s^aXON!IWhX{e*C1Vp?HXcp&(ou`D&7vttsYGfm_G5Ah<X?
z*2$iSAu8Ou#N~Bi6zwpoYI^&kx)43vbWB%tU@WcHVz0|{hgyrX1yAJ<%KcQE%|eFO
zy?vyqMhA0`@>gAEKSnJxGQav1dM*BL{NCeF{ld@n+e0db(cHJ8_rkF~QDF7fu5uEt
zn_zVO^y|x4>-ua!&zErxwwG6{s^i)Vy}p^VA^Z2}=oPtsNIzCOkkmNeCv67Veu6_)
zR>a|p7=FAndHK|=g&q5Xkm-_jn_*oVYTJ6%_BNNI66hJV>Vwwgt~b4xE=x(dBkC9B
zrM*CFwG6PE5cAC1q!AWJIpo6i-u8KlptnJx%@t}7C8%6eH_^}P)Q_o^_l=9If`bY-
ziwD7&tHf77nK;e{{(AgfAoy|q{oHGCJ!#P%p6n9(O3S@8H`pcbm6ms@<FAL}n<L+H
zTuAkE1-j@GmT^tlGtq6@^<-Sc_|m42XPC+Q%<6hmU703~28{6wgS?GcjTnPTD&Ehw
zH3R2tw2B9F;ekm<&nCm1pp|c>oAtktV=ljBCNa9IE4H<AqpQrxJbNp?Ibo?N@oj#t
zv8%9`*xCl8p(2`@)WT4p-%vLw+o`r!3b#BI=YeM?{mDcH75ceU3)}6If3Zofdg+#E
z0PkOmg|mxHY<wGRxHgl;Fe73f#h!FI$O<=9iQ7<Fav)Cli48HAfG_-Oy%6U=#KFPf
znrf0kvwv+!4P+Zm9)^wTWp-{73p0$Wcs?^Rlmy+#k$f3YuCfpV3&}y;@nPW)V$iM*
zbdHBr0f(iSlf!A{X>JpN3u*iw6Ny2<{|MUx%+bK_LuJY#x$0t@3j4<KcjRw!RM(tW
z<xQ5#1&r7Ym~5T)8V|20?3k@UdLBhP_GGk;R?jZjb&J?`&o|U5RbM?;zeeBhuT<t;
zt+f)aSU0vyy{AJ>q&j;VnlO#mOUF>qq}5V|sd(-_1|6%r=66LO2hJUNz<!<&Q2Tkl
zW#aI<B78kntv0${`H#P}NY8Olz^1J|<eB)VBzVmi&IOh!$25v6uac*Wo+>eD<GJ)8
z@bEe_R(MZ`&o^0>YB7y0c3Vb#RKzBMI5ujklbM>g`Kng|a)TUfAh5oqxjNJV#1ghw
zV!<ll<SU*##l5i{aWz>*nVA06#-{;7si7*-#Zt2Cf=O}OBRH>)>}I$)_)V$fM2r?q
zj?1WbhboAht-*HWv_(|-AQ+)>pv(xUy(zU(XC28bcRt&tjWZV}biA)dy@^`9eA*#l
z%A@wm(iwOO19oN!D&M1t?x~;NXw&*GKG5K*v-f$~=>RTE8rAAW4&(Ti;EUhR@yq60
z*4e}Po<lzD$O&4y-{Bx1k>htKJL!lwl|^tPrboANiZ_)+DrNoROQ7M)Q7$(l0&0cJ
z5}kmZNNOae<95ekOr-Ve96y5xZJ!EE)E8ZWD;j6^va>MjHzI$4=yyJoRLjlq^y?M4
zp>+1%`Gs{1-<rulc(tlXSY=J|at3^3!vcrC>+P?=TkUX3O71sJ09Tp~&<~l1%nZ+^
zmXUfDMg0{#TsFfGILCM<jZ5Qwl6B7U#{CH45YyRv43o*RYsrvt&cKnB+;?;=+NK8q
zi)VQf6aFn)?%K)?uh1s8H?ulrLPR|ISLi2C>9@Q_tFCJ9b!>tno|^CtOUQ)q^u!XZ
zST*>2A_yzh>j%km9q1jz9uZB3FPeqQ5gdMuKT|298Ec&&&X9dR<QZyx^`-J*>Aq}A
zL0!G%Wa)Gb<-W*BFy|R5Hs-8^J}``Bs8J_n9`^K;!ZjQ7(_@cg5y@nw+t)UU4W%4X
zea7@zpGgEmxmIIn44+fHOq`ine^Pn5x|5n%I3M-`5PZ1#MRi6`|M?l^{_rz#%8#g#
z&*{Mj4`cE%hqjrDA+W9nvkuxbN(mI)Cb2x9z=24v@{NI}?4a235GIbQ7n<)vxk}IF
z>F$1?4y$k+pJ<qF50Lk=fb-S+LVSZAsDRQ4WH0mXwnG^YrL$X*O@1h}UmT_ES@KJ~
zChM}-9`0tXZG}_QTWN+b#><P!QkaD7QCMKG6yDC?ghq2_&z!u|#mAza&NdQ5ROyk3
zur2YcBpT{AHJC`@rcioK1FxgrF}zS|h%N!X?JD5@RWz&ptFjjZZ1Kf;aUMO%!A$?h
zcPHhn6C_<W1KJ8xrjP|!w4d)NO+r-$F`>PcI-Rd=3W;I{0gqw4?|IWX;7wMaxA-e|
z`wp0WiSAt==pyS9H-b4IiF!V9mT#L#6t~MZq}$Zch;Xk}5)m<LBYxf5?_?di|IYty
zmxc3&mU_HygILIxc$enc;`#Agg^Bvj$Q-=hf_JU49mwvvBH^@A=MqIqG+CjZn5(;G
zKx2J@!`DS8chiYb7JWOs+h}hct`Eh3*grJ3_VXF82zK!CB!8b=jlRo&HafEmw$~+J
zaF!(Bc(RCkfcrFt;&nf1Q-5BGfC&O?LjQctSPyTwlag$u5(hKoD&91-Hrr<gaR*al
zg&EZ7qZ9Cb8-c1<GPWw2*PXb$zdot3akrwjXj5KNO)AI4g>}^E)QDBHQaY#Pz58j{
zCl|2k1@BSd$-j%L&;3m7%#GgWwWruJe^aXH0=DQg%{8xP0JCU2*M(o{Z7qL^G3G!n
zQ!8IRD?p@3&pQfyP!4&&Wbxy40oQ~u7h<Ra2fscmVe@J)DPZ1s)wI9f(YrvV?5ju&
zXUIoWA8*ap$dNCp$L_mNk6U%*juu)8$D4#lKL>2AjxTg|Naf^y%4k8J7s2-}Ft`nN
z`FT0Ca9^D_PZ>VFz!oHsZ(X8h3vRg9EgABhEKIT^KeCnYMLCQs^XA9Lw+s@CgUuih
zOz=ZlsJr!wA2VzfsGaB?T%N4&UPFF4C2xIZ!(@<=xjc{>F8!EQL&Yqxi28o4QM|R&
zL9<^&Ki^9VRWrfw-{glvblC^<4Y<xMFb90}xxr$3A&alp>P@%W64R4yeinB%gB%0t
z0mIy7%u8R&65^b!&CfOslQS=4zk)hfc<G!B6D2nCp(M&kQh_#dgV>vc1&s1bXRn~`
zbau}t7_3LU%|)MYB!q|?=iK}f9?F-YSj<?-Y6mjj<X<jTw0_SVmL(z3`G8r=m+?*J
zem9F%fi|;jL$yDb7xj$;wAw6P>yYvhYDqC{hGw&JaJuesx8xf=IGHBS5R`ruwc4XM
ze(+u@{4Nn!j<s_+6E}Ye9wg{gd!S}UB=%m}y(FS@AyRGdOLErgLP2d#?RHA{D05@o
zv&oOcx;4<2OxN8@85q{C`CN|WyQ|PgZ&L$r_ZbI-Xw$^a--5?Rac%j;l13uQ0s@<d
z+iJhK3be-v?Q8og5_k#o`5s%?f_0hw_cz1mwVi9&bTGriR+<l)Nt3cl<t_NYIMu6s
zEQXomJqc<zGFE*|N467$edfxeh0Ai~GrJ_hdHc%Wr((QQ<L(!<K>C)DQK}aS#hP>H
zw-PeDO=hTD?_PfSDIz?G1<$yvK&H>=tGaxKR;}g*<y+0@zSRjTUaegPGswRBpYHGP
zd(TI)^|ZsV%KxiakUS3+c||q+;o=>0mMes$%*0pO^9A44<b)0HMh)TV2`l-B9@3W`
zOXOzbkC*BX@#y0p?r6W1w_{~2aiZ}ms^B;NUmjcg#Co#dcQ8@v*{N=O8YZL2%y^$7
z--N3o+_kD-Z>PC}2K(OrNIFj4yhxj_#@YQI_}OiC)6}^nizO}Y0a^LNeDgQL>fedb
zY_^BZ2X_$nmh~loYM=L8#7tmtT8qyk?=B)yYzq|?mUrAIehhAN<=?0vEe&0Bu?YN3
zX5P<IJ@;9HH9Ssykw#`i)4%Fbb0Qt<i1wGt`RVgLaWrvQ$jmGKCn(|3C{lZ{RWgfL
z#MYSkn~Ynl{hA5h3Zm>=`Okp&j@64zJ_Qxttr`Sh5+uR}>ssmtHHX7FaS%EGgJ8Mi
zl{v!C&7DX4Q=G>$J90-WJIDJua{k}G4SvQ86da1Uy{t4;CUKfYG1H`lb6<p#DYAh}
z?$Mpeq%G}}vwue$n1gIcP^XZ59l6l0O#Y(TJ8YL<Ts>>RX_gkcGE~Dd<5?M=%0v+f
z4P+uklF$vRJ1WlL#xwQbb_tW&a8Ni?u2KwklexR1DC=O60g@6cCh0Ol<T_b`F`2T~
z2>~XsdofkFvD6n53yH>Og$LWY${04Esb$Gia!U;sl`@~EOt*E9JY%r{&o$q-7<H)n
zc&CK5w}ZxtN6d286`J>f8T*aQwmv<)F{@8xca@aRtFE8iekoe-EyIh;4Yu9(4=yr{
zevXiM|J1WJ-b<?`K;Fdmqk5EuVjBOemxI{apl!#<CsaYAQM|=!bm|h*x9zHY`W9N)
zCXI5~E?V;-zvub|Mi2FvR9vsgkBqlcm6P5#wI33ezB?LMI(p^%N2h?iZKKF<=KYiY
zD4tgNnBbMFMb-^&!wGp+;B|VQ+aTL&a#%r<?wu}4dnDdrKYKOfNQ+BV`U5Yde`F3=
zw!dwT*0yvd|DmtD;4=&v!<Q%FbVna5F>WVeHtTuq52$PMaMoNz<7op^v$G?0+&Ko0
zVwMF9#>B}fO>e70`7+vX%`{jhV-?V{2jjDv%(uDP{ELR|87P)U&*IHyaA~kujZKp8
zpqgpH4w!`_ZdP`#7B0xN7$?58o6W$J56>XC<)s+%Ez^u%L)P)x*Uu!`iiV_&jU8PI
zaEaLTo)3_Jq2w2_Ln763;5Hq(MmKEP`d(3)o;=KA=>9&PS!Gp0zwFfgR*QQCChiPZ
zdFzp(DwmQJX_ol-={QO@@>@KT+{o<EzM?H338kK_A=xq=W5SjjweJ8aAAW7`YT*Mj
zn}uB2`^v3?`{+l9vr}~YCNBlnvO+I6k(fTcX1ENZ%QF20F<j=PZA%=QyJJr1_$r~t
zK5D9$_x0h$mtVlSif?$kR(56tk+?7Nak*;D2QV}G?RebPueS_N`_MDfybsn$*lyF7
za$NFS6~YcE<5sjfxX;U4FeTWV9b8PXzvQAy=~q#upsl{{n9<+mfIh8!uVi-iJG*~H
z?aL=ec_{D$5rzY1>{nW>Vno+AGeiie>hZNG`(k;_;+hs;?97c?%Qnnq%x8GZV>kYD
z3TX^OrVR~sx&6%T8e`lT*W@@6&q7IVOj_7ag{~XU_{SMUDvO!Ej-V?luinO92XW^w
zifRD$jhRuw%qH4<*<;}1IyKajEF4mXl-ne`LN%KOnpB?kO8<N{b>LNcDTzdD<s~*P
zi0Tq^qd95lQ#h9{bLX|K&@E?HG<2P<<qDoM;)l?Xk|Yxi4?~IKldEwW^BSqJF+LqL
zHCKjN{hlDk)P;mP#*oPd>Pv08p2;|QT&b0S+#9AVK0j4h^jV%$(`oa_8@2=w=41HF
zf^n$1d73FZ(wPQdx71~c<8^fX@!X@m_k_buJmGkZaJ+%$42evu9fNgy<+4vRfqzuT
z2K*@We7q4~B69gVG%`2H$BvBU$Hjw@0K_e@odUn)1##-Y6^b2;#k%j0)ei)vjz%TZ
z&4)j%vQHb(9&~pYPS@(qP~YqW8kdJoQ5kXJ-Y~GEgy)^Y^eQV@fii;Q@nR-R0*$>h
zW8S&I42y3R!a5{A`(z<_g@61=qSUF-yZ4m9H_z$uK{R9PqUosP+=dp{D7~YZGRz?s
z9IM$~mNn@GN;bQ>Hc4ro;62Z7?0kDVrsGCNuu4S2y>Y{S(uulL5!)>DPLI-EQ6i%b
zTugBLV#y~By4jYhT?YMeYdhInngedEgeXImTh1$HdKRq7GD+AXHDla$N&jJun4a?G
z`}Xyn-$@uXWxnKI4AMd1W+;xXf8)}J5$SBJt?y+D_)tkY-IF)YdQnq;J(R7C%9ttn
zQ_ZE~^6Moqh01&n@2T_^>7QX~nQMxxFUAuk9P4?TzE`iEZBspSbnQ~F^{W?@26uy6
z$k#?{hlaJ)yG*!cb&RWZGj%_v`^T7S_v?gQeo~m>H+BirWQIp=Mr~i5jE&idtK4P_
zaeU;?{yaSJn#WSfUK+M_HdwLg4wSA!I+o9Qk&6c}o^g|@({B3F&4`t!8Jw308SAUI
zU(TXreGL~aS{g3$X7-a9?Rr?{794D3$(8G^(bpf$$;mRlf4tkGuX2a|ylLKDaH|$w
zh^l^Jg1fw$vz}mj`A6Q%QL)P9@33im6)|<qdNm$~=FclGwUs(%<!vc1sW@kCrI(YQ
z!!j4RHN|%ypiucYU4-+^EcH^dYtc9IHNR?vYVwV6@SLyk2eOr^;v`$UD6^7!#!qGL
zv%>I}Y7PEhDp+cP88g&~?U_-=9#BrU4`F+kq!c5D;eq9H5I!!xwnPK9j`mqS?<ny%
zJ2RXX08cR`&?{83;%mxxFW|ak+8a&Sqw0FQSmlN-hbqz@;f^jcGIL-NYWku{roPb3
zM3Y{4#;KB+A%*Y~5(^yRtJX6|)OzfoPq0=_h&Z;NmIH)0p2m+B(Ww(6jvp31YN-nP
zFpyk?AJm#7FU7>t@tX*?SzUd6S{fF%)^Ra8XON<E=z`$w1zb&89sC-p@L&%IC$52W
zl8kIiP#}F!kVTKHSMB@DEqLO~XG3AzPWYIo_2LJIJ<5(P$3-N^kA7B`LjA6GZ&m5f
zT~lx0m0L(^z0sYVeDSz-FW)#fE?%whPOLUlZnMFIaNDUJ1=>BG$r{}&_I|bDStvwh
z{0+vaaAKTQ#%qD*IJtn#z6J^Yr*n8U8@t2o;T*5<FAbGi1rWa8@s10@wBEO8y3-2t
ziprza<8+qMuEVO)8mXDF6;CdxD}r-lA(uL8AIb)05~nJ$T}65Ocb-{ZsiyQktJad2
zbpfSX#sq(eVtJSo1&RK4Y41YykS0V~xAPSU!!o*fC&fh(qW|ED(L|HEa=z1oyO}R+
zP(I8_>)j6~Y(<|Fq_2Ywd&r0_?c>wg=AkwAXW;5R>lSpuOEE=e^<ZE+vM)47`=w(u
z!ZM9n!fb)rthH=qi<#pS%5lU<Rv{lvtg&)3##@qQTVnLDn;0Kt=j%kEoG&VG5A*NG
zO8E*eHEn6gb%bGeV8qZN?P6_2(LA{emvdVgQJO>B)MwH^!l<So>?1B^@JkJ@Y|S$*
zHco!{)jl)Uq21HW*XJxV+V~S}-6`qAC_hk;J7N8m%#hf<yS5{@NS5I;L*cFa(aWEP
zB6~VyP2MM3miC=_&ar2TU7~pO<VxV1AjD!(FC)h%*oJstXoZDNXTA&3sR-xXa^Cc&
zd#&|#m!4Ww*-WPlOYHc0oVeWe8RKd1-cU%n^9BtZ0;zOP9Z1<)#RiU7q}+dFl#7?~
zsuiXGf<hsU%ybT{Y&Pl}VM`HJeW8#(4L0m%znQ4tvkxZQH?a<L5tbjuTaA~=moX0<
zkJ{``<0ko??eWo-T@Nu2WGJ2MQ!IvCFsQA58GB=2G@ftgxz7v=ydT}g^*(WnB<@1X
z%h+vvMY`{(#9qwNo8nnwO#WKNz^nb{1I-^=>-^hcjwKf1MI&E2fd?bMXrob-*Zp?Y
zRr<r}(pya%FM0y~l^3#(8g)vfG?(ChQrTO)b!P_lW7gVm6}1sLL}k1Su0+0P@z&iD
zy&t%7JME>S`6E{v-?OnjCj3HJBe{khq**EyErPw?`m#K;)c9ao7S7vUC|kR8ACnTE
zee`_5AM-5SAH^{`XSUMnFgLnAjySkj2Z`L&S@Zl^dZh0nb$V)DGqv9?*<Ixxf(AFf
z{y>1sGaDs1WxUT)|FhgD`*r%+&#Agj#FU-lN$Zr-I{HM`#*O1+DcFwI#m-^$d8@T|
zqQ^gVcw=Q9dB+#Iv!#F&IOmZniX^3CL+;Uj{V|_aNx`b)siQ!~atKS|_0JV{Zs)8r
zl!;RWBRoZ<#vo<PJ4|S0#I@sN?e6(ecLvIIY$iDy*T*fF<6ACI?#OSH-#<>zxc=JN
z)>J<_SnR3u>V>-A#wzSaNarkpt;$*<)rK=^bnOmVyaJ~m{2-Ku22uPL-K<44IgfCz
z{}IH}f=a%P@cxM*xgao~|20RGs3!eAua}B2SU1^73Sj2$@S8*A!=n(tv><o$xpTuJ
z$NrCLST=8cbpT|8zdv|OUzdw%4x$h=>8+g1_9-}1SZ=keNHbN@?J0ProgT}LsDDJN
zO}qBMvu_8FZVmFjUbu?oLCDgu7y6#LfJvLtKp-{<2%qrM&=h*`botWrrD2C|CEq~5
z`&RB_69>e~Noy|7Mny|=cab?8t?5tYgiQsS$>{El4<+55(;qbdZ@c9&-{zyLsysKt
ziM&R`pnPg$=0ZM%;a>p39m7fgJj`hR{gFC?eT{s0SOc+h$m-PGKuwENBt#_15kDq2
zl<xoqz7-JtzD;6*&ZmbN3U60&Ogso&I`?Pe7q%9iPh)(cP!OS1^~{ZS;!@+EvVsVU
zs(o1DHH21GqMP@`V&j*fKLsrSKy1QkwMrxEgWeT1Q#+f=y6S&#mK=Xq^gK)hREJ8c
zCbwqO(L+r9f(3C^{&LtZgs|;Yq99^3h(!mmqA1$BcrESARrH}hN%KP)%heAG1ix)4
zoe|78qXsq}5_zvG8#ex!-b`kOw$L|m&Xlu%F?ue8a$4wtT1w8U_7)d5Ze3>S!{xbQ
z%YmyspQyko>xaG=)*YUu8)g>ks)HKr2)cH*%^B%Xpv$LQy%8JEMGMgq-<_)?I;49x
zWDbyknBQg-dpaHPQR1;&tL!iODGr49Q-`C@HPgPkZ=2yMa;x!E(%+xr>A_ta*ku{c
zq8;D9oiHo+VviKG%7!2R&7RgJImi0sIb*=;20d~-T_ktY1Rte{Qhjd&cP}|-Ny#VM
z$+Yx^I>Y!24<eEhgpMFlfP!g{63yaX=0=F~w0{CimFh~oRH;%b)T5r=N`>HFZIw-d
z;o0d#oJRor!N#h4M;?c_Qaf>>Zp~%!cGBks_t!lWhLWpx{l?sf%ZEP%hSeP+x}|lh
zM*RqrFcwZT_c6Bd)q1P8<2sHDR;?i$PE|Vdzk;*5Jd1f4)7osjV%sHIRBPpD2*!Z~
z7i1<pdJs6p)Q7W^!<tVz&1cu+s_zC-nx&yzyIwgZIIjj1GOiaEY|LX=dni7S+?|k}
z*s$;Jmz-=qYMx{8yO&tj*LXxhv(p|LMvy`{c313#JvuGf{|3AyGr5l7?0+KLv&AKM
zha`S(zgK2B8253eTK1be{Qca%8!!hTIPU;?9k--p*6UC$JAK>!dtSBdi^#J^h^{Rz
z@O(aiC4MhOaO%@cE?Z#k_UF9b<h_OoRZq43?@h=-j3l9Xrt!c2K&l0H084(LPph5v
zPguRa?@_P0q`mqns|YxCwp^DD?D437<DD}1srjnssaH~u+u1+b(^*5Qgc8VJe<snK
zJ$3Cb*s`0%Hln6VaH1w~iKWoI%5|b9=&wfL5@R8(`X}j_g~|h@tG%a}2hs*b4Ybg<
zPSnEUAR*96LrhFcLi}%3;!jjYh8kkv>xKkDbZs1v)WF^Y>FNa%1}^JUL-diJXm1ZY
zq$dcF0|6UE*8^<_M|y$GA-c+{Acz6-z846hjskR*{yZvL{2{4|2Ks@X^aGNWrG{uB
z?Hz3t(f2{-LI5Ty3I&NtiCa)ZlmIb+(Gw&r_KOpc{p-#p0pR4$Wn@4QMH^4#uO1<4
zNEaWZm!qA{3C*APesbm4DcsxE>(^*b#w7d;QgO9I+dH~CfFQ<>t_rT6j(-8v|Dclk
zpQ*q)wl0qD-pKz&O6Z9h{)f?l711vC|C@X#F8zP;{eKwd->fHN0YPAZ<LrMqQuxHZ
z`oE#-AmI~N{0=LEewph(V094mk4XK8EB{6KkHGe%2AJ(VLFUwdMA;wQ!ha|Wi~gb%
zKFJAv>R&PG4aBb4KLP}L63Bm856BS@w7s_-(gSn@=BQ+24+1iQ7YJk^>%1J%uF5uE
zNYD*sX{ZoXL<kBM5f&Gc5*7VR01arVAU*BwB2hNrKNJldy<7kdSL8h_N3@`u{T<$a
z5{vwU_>V+YvhlKUK|7q}ssoUjf2OJt(!&#A2SJ1d#s0XYg|-LM+RziJjduN&*$zle
z8(*|Hkg#wdA6$^XGX7tdyYGR#LoEb?ic$;xy@ABV#6-kEcR;@|sHBuA6foe)26Fuy
z6A=ci^H1!geUi@qhC!hcK+^vQCJqenH#w=_IfR9!q=bKyJHbQ%$Nf`R7%C(r1<ZH<
zhDkt$#Q_`rj!FLBp9EAy^fz6o2vk($zhGiO`24d!Ku-K5LjDbtloXfvjROi`Qoq>+
zz$C?hnEy>zO8j?TNhu-8-^Ky>Ls;rRIHbf*;`-nFlM)yC$NhPE*f_c%J$_BBaK{Ho
xz~>-{J{k?o*FbN;gbh)5y@Lk*3i@BOx2Knlhu5$804OCyq^Pf6RnbwU{y#;5qWS;;

literal 0
HcmV?d00001

diff --git a/HW/taiko-io/smapling.kicad_sch b/HW/taiko-io/smapling.kicad_sch
new file mode 100644
index 0000000..11e4e87
--- /dev/null
+++ b/HW/taiko-io/smapling.kicad_sch
@@ -0,0 +1,3124 @@
+(kicad_sch (version 20230121) (generator eeschema)
+
+  (uuid 18c9d509-cff1-4eb9-b866-b59368740e0a)
+
+  (paper "A4")
+
+  (lib_symbols
+    (symbol "Connector_Generic:Conn_01x04" (pin_names (offset 1.016) hide) (in_bom yes) (on_board yes)
+      (property "Reference" "J" (at 0 5.08 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "Conn_01x04" (at 0 -7.62 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "connector" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Generic connector, single row, 01x04, script generated (kicad-library-utils/schlib/autogen/connector/)" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "Connector*:*_1x??_*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "Conn_01x04_1_1"
+        (rectangle (start -1.27 -4.953) (end 0 -5.207)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 -2.413) (end 0 -2.667)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 0.127) (end 0 -0.127)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 2.667) (end 0 2.413)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 3.81) (end 1.27 -6.35)
+          (stroke (width 0.254) (type default))
+          (fill (type background))
+        )
+        (pin passive line (at -5.08 2.54 0) (length 3.81)
+          (name "Pin_1" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 0 0) (length 3.81)
+          (name "Pin_2" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -2.54 0) (length 3.81)
+          (name "Pin_3" (effects (font (size 1.27 1.27))))
+          (number "3" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -5.08 0) (length 3.81)
+          (name "Pin_4" (effects (font (size 1.27 1.27))))
+          (number "4" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Device:C" (pin_numbers hide) (pin_names (offset 0.254)) (in_bom yes) (on_board yes)
+      (property "Reference" "C" (at 0.635 2.54 0)
+        (effects (font (size 1.27 1.27)) (justify left))
+      )
+      (property "Value" "C" (at 0.635 -2.54 0)
+        (effects (font (size 1.27 1.27)) (justify left))
+      )
+      (property "Footprint" "" (at 0.9652 -3.81 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "cap capacitor" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Unpolarized capacitor" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "C_*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "C_0_1"
+        (polyline
+          (pts
+            (xy -2.032 -0.762)
+            (xy 2.032 -0.762)
+          )
+          (stroke (width 0.508) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -2.032 0.762)
+            (xy 2.032 0.762)
+          )
+          (stroke (width 0.508) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "C_1_1"
+        (pin passive line (at 0 3.81 270) (length 2.794)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -3.81 90) (length 2.794)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Device:R" (pin_numbers hide) (pin_names (offset 0)) (in_bom yes) (on_board yes)
+      (property "Reference" "R" (at 2.032 0 90)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "R" (at 0 0 90)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at -1.778 0 90)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "R res resistor" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Resistor" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "R_*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "R_0_1"
+        (rectangle (start -1.016 -2.54) (end 1.016 2.54)
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "R_1_1"
+        (pin passive line (at 0 3.81 270) (length 1.27)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -3.81 90) (length 1.27)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Diode:1N5819" (pin_numbers hide) (pin_names (offset 1.016) hide) (in_bom yes) (on_board yes)
+      (property "Reference" "D" (at 0 2.54 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "1N5819" (at 0 -2.54 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal" (at 0 -4.445 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "http://www.vishay.com/docs/88525/1n5817.pdf" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "diode Schottky" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "40V 1A Schottky Barrier Rectifier Diode, DO-41" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "D*DO?41*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "1N5819_0_1"
+        (polyline
+          (pts
+            (xy 1.27 0)
+            (xy -1.27 0)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 1.27 1.27)
+            (xy 1.27 -1.27)
+            (xy -1.27 0)
+            (xy 1.27 1.27)
+          )
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -1.905 0.635)
+            (xy -1.905 1.27)
+            (xy -1.27 1.27)
+            (xy -1.27 -1.27)
+            (xy -0.635 -1.27)
+            (xy -0.635 -0.635)
+          )
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "1N5819_1_1"
+        (pin passive line (at -3.81 0 0) (length 2.54)
+          (name "K" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 3.81 0 180) (length 2.54)
+          (name "A" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Jumper:Jumper_2_Open" (pin_names (offset 0) hide) (in_bom yes) (on_board yes)
+      (property "Reference" "JP" (at 0 2.794 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "Jumper_2_Open" (at 0 -2.286 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "Jumper SPST" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Jumper, 2-pole, open" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "Jumper* TestPoint*2Pads* TestPoint*Bridge*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "Jumper_2_Open_0_0"
+        (circle (center -2.032 0) (radius 0.508)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (circle (center 2.032 0) (radius 0.508)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "Jumper_2_Open_0_1"
+        (arc (start 1.524 1.27) (mid 0 1.778) (end -1.524 1.27)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "Jumper_2_Open_1_1"
+        (pin passive line (at -5.08 0 0) (length 2.54)
+          (name "A" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 5.08 0 180) (length 2.54)
+          (name "B" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "NewLib:CH340N" (in_bom yes) (on_board yes)
+      (property "Reference" "U" (at 15.24 3.81 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "CH340N" (at 6.35 3.81 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "" (at -2.54 6.35 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "CH340N_0_1"
+        (rectangle (start 2.54 -10.16) (end 16.51 2.54)
+          (stroke (width 0.1524) (type default))
+          (fill (type background))
+        )
+      )
+      (symbol "CH340N_1_1"
+        (pin passive line (at 0 0 0) (length 2.54)
+          (name "UDP" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -2.54 0) (length 2.54)
+          (name "UDN" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -5.08 0) (length 2.54)
+          (name "GND" (effects (font (size 1.27 1.27))))
+          (number "3" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -7.62 0) (length 2.54)
+          (name "RTS#" (effects (font (size 1.27 1.27))))
+          (number "4" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 19.05 -7.62 180) (length 2.54)
+          (name "VCC" (effects (font (size 1.27 1.27))))
+          (number "5" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 19.05 -5.08 180) (length 2.54)
+          (name "TXD" (effects (font (size 1.27 1.27))))
+          (number "6" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 19.05 -2.54 180) (length 2.54)
+          (name "RXD" (effects (font (size 1.27 1.27))))
+          (number "7" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 19.05 0 180) (length 2.54)
+          (name "V3" (effects (font (size 1.27 1.27))))
+          (number "8" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "NewLib:STM32G030C" (in_bom yes) (on_board yes)
+      (property "Reference" "U" (at 33.02 3.81 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "STM32G030C" (at 8.89 3.81 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "Package_QFP:LQFP-48_7x7mm_P0.5mm" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "" (at -7.62 10.16 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "STM32G030C_0_1"
+        (rectangle (start 2.54 2.54) (end 35.56 -83.82)
+          (stroke (width 0.1524) (type default))
+          (fill (type background))
+        )
+      )
+      (symbol "STM32G030C_1_1"
+        (pin passive line (at 38.1 -5.08 180) (length 2.54)
+          (name "PC13" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 38.1 -50.8 180) (length 2.54)
+          (name "NRST" (effects (font (size 1.27 1.27))))
+          (number "10" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 0 0) (length 2.54)
+          (name "PA0" (effects (font (size 1.27 1.27))))
+          (number "11" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -2.54 0) (length 2.54)
+          (name "PA1" (effects (font (size 1.27 1.27))))
+          (number "12" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -5.08 0) (length 2.54)
+          (name "PA2" (effects (font (size 1.27 1.27))))
+          (number "13" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -7.62 0) (length 2.54)
+          (name "PA3" (effects (font (size 1.27 1.27))))
+          (number "14" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -10.16 0) (length 2.54)
+          (name "PA4" (effects (font (size 1.27 1.27))))
+          (number "15" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -12.7 0) (length 2.54)
+          (name "PA5" (effects (font (size 1.27 1.27))))
+          (number "16" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -15.24 0) (length 2.54)
+          (name "PA6" (effects (font (size 1.27 1.27))))
+          (number "17" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -17.78 0) (length 2.54)
+          (name "PA7" (effects (font (size 1.27 1.27))))
+          (number "18" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -43.18 0) (length 2.54)
+          (name "PB0" (effects (font (size 1.27 1.27))))
+          (number "19" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 38.1 -7.62 180) (length 2.54)
+          (name "PC14-32IN" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -45.72 0) (length 2.54)
+          (name "PB1" (effects (font (size 1.27 1.27))))
+          (number "20" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -48.26 0) (length 2.54)
+          (name "PB2" (effects (font (size 1.27 1.27))))
+          (number "21" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -68.58 0) (length 2.54)
+          (name "PB10" (effects (font (size 1.27 1.27))))
+          (number "22" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -71.12 0) (length 2.54)
+          (name "PB11" (effects (font (size 1.27 1.27))))
+          (number "23" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -73.66 0) (length 2.54)
+          (name "PB12" (effects (font (size 1.27 1.27))))
+          (number "24" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -76.2 0) (length 2.54)
+          (name "PB13" (effects (font (size 1.27 1.27))))
+          (number "25" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -78.74 0) (length 2.54)
+          (name "PB14" (effects (font (size 1.27 1.27))))
+          (number "26" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -81.28 0) (length 2.54)
+          (name "PB15" (effects (font (size 1.27 1.27))))
+          (number "27" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -20.32 0) (length 2.54)
+          (name "PA8" (effects (font (size 1.27 1.27))))
+          (number "28" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -22.86 0) (length 2.54)
+          (name "PA9" (effects (font (size 1.27 1.27))))
+          (number "29" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 38.1 -10.16 180) (length 2.54)
+          (name "PC15-32OUT" (effects (font (size 1.27 1.27))))
+          (number "3" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 38.1 0 180) (length 2.54)
+          (name "PC6" (effects (font (size 1.27 1.27))))
+          (number "30" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 38.1 -2.54 180) (length 2.54)
+          (name "PC7" (effects (font (size 1.27 1.27))))
+          (number "31" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -25.4 0) (length 2.54)
+          (name "PA10" (effects (font (size 1.27 1.27))))
+          (number "32" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -27.94 0) (length 2.54)
+          (name "PA11[PA9]" (effects (font (size 1.27 1.27))))
+          (number "33" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -30.48 0) (length 2.54)
+          (name "PA12[PA10]" (effects (font (size 1.27 1.27))))
+          (number "34" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -33.02 0) (length 2.54)
+          (name "PA13-SWDIO" (effects (font (size 1.27 1.27))))
+          (number "35" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -35.56 0) (length 2.54)
+          (name "PA14-SWCLK-BOOT0" (effects (font (size 1.27 1.27))))
+          (number "36" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -38.1 0) (length 2.54)
+          (name "PA15" (effects (font (size 1.27 1.27))))
+          (number "37" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 38.1 -15.24 180) (length 2.54)
+          (name "PD0" (effects (font (size 1.27 1.27))))
+          (number "38" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 38.1 -17.78 180) (length 2.54)
+          (name "PD1" (effects (font (size 1.27 1.27))))
+          (number "39" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 38.1 -68.58 180) (length 2.54)
+          (name "VBAT" (effects (font (size 1.27 1.27))))
+          (number "4" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 38.1 -20.32 180) (length 2.54)
+          (name "PD2" (effects (font (size 1.27 1.27))))
+          (number "40" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 38.1 -22.86 180) (length 2.54)
+          (name "PD3" (effects (font (size 1.27 1.27))))
+          (number "41" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -50.8 0) (length 2.54)
+          (name "PB3" (effects (font (size 1.27 1.27))))
+          (number "42" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -53.34 0) (length 2.54)
+          (name "PB4" (effects (font (size 1.27 1.27))))
+          (number "43" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -55.88 0) (length 2.54)
+          (name "PB5" (effects (font (size 1.27 1.27))))
+          (number "44" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -58.42 0) (length 2.54)
+          (name "PB6" (effects (font (size 1.27 1.27))))
+          (number "45" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -60.96 0) (length 2.54)
+          (name "PB7" (effects (font (size 1.27 1.27))))
+          (number "46" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -63.5 0) (length 2.54)
+          (name "PB8" (effects (font (size 1.27 1.27))))
+          (number "47" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -66.04 0) (length 2.54)
+          (name "PB9" (effects (font (size 1.27 1.27))))
+          (number "48" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 38.1 -71.12 180) (length 2.54)
+          (name "VREF" (effects (font (size 1.27 1.27))))
+          (number "5" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 38.1 -73.66 180) (length 2.54)
+          (name "VDD" (effects (font (size 1.27 1.27))))
+          (number "6" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 38.1 -81.28 180) (length 2.54)
+          (name "GND" (effects (font (size 1.27 1.27))))
+          (number "7" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 38.1 -27.94 180) (length 2.54)
+          (name "PF0-OSCIN" (effects (font (size 1.27 1.27))))
+          (number "8" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 38.1 -30.48 180) (length 2.54)
+          (name "PF1-OSCOUT" (effects (font (size 1.27 1.27))))
+          (number "9" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Regulator_Linear:XC6206PxxxMR" (pin_names (offset 0.254)) (in_bom yes) (on_board yes)
+      (property "Reference" "U" (at -3.81 3.175 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "XC6206PxxxMR" (at 0 3.175 0)
+        (effects (font (size 1.27 1.27)) (justify left))
+      )
+      (property "Footprint" "Package_TO_SOT_SMD:SOT-23" (at 0 5.715 0)
+        (effects (font (size 1.27 1.27) italic) hide)
+      )
+      (property "Datasheet" "https://www.torexsemi.com/file/xc6206/XC6206.pdf" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "Torex LDO Voltage Regulator Fixed Positive" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Positive 60-250mA Low Dropout Regulator, Fixed Output, SOT-23" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "SOT?23*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "XC6206PxxxMR_0_1"
+        (rectangle (start -5.08 1.905) (end 5.08 -5.08)
+          (stroke (width 0.254) (type default))
+          (fill (type background))
+        )
+      )
+      (symbol "XC6206PxxxMR_1_1"
+        (pin power_in line (at 0 -7.62 90) (length 2.54)
+          (name "GND" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin power_out line (at 7.62 0 180) (length 2.54)
+          (name "VO" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+        (pin power_in line (at -7.62 0 0) (length 2.54)
+          (name "VI" (effects (font (size 1.27 1.27))))
+          (number "3" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Switch:SW_DIP_x04" (pin_names (offset 0) hide) (in_bom yes) (on_board yes)
+      (property "Reference" "SW" (at 0 8.89 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "SW_DIP_x04" (at 0 -6.35 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "dip switch" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "4x DIP Switch, Single Pole Single Throw (SPST) switch, small symbol" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "SW?DIP?x4*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "SW_DIP_x04_0_0"
+        (circle (center -2.032 -2.54) (radius 0.508)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (circle (center -2.032 0) (radius 0.508)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (circle (center -2.032 2.54) (radius 0.508)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (circle (center -2.032 5.08) (radius 0.508)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -1.524 -2.3876)
+            (xy 2.3622 -1.3462)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -1.524 0.127)
+            (xy 2.3622 1.1684)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -1.524 2.667)
+            (xy 2.3622 3.7084)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -1.524 5.207)
+            (xy 2.3622 6.2484)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (circle (center 2.032 -2.54) (radius 0.508)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (circle (center 2.032 0) (radius 0.508)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (circle (center 2.032 2.54) (radius 0.508)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (circle (center 2.032 5.08) (radius 0.508)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "SW_DIP_x04_0_1"
+        (rectangle (start -3.81 7.62) (end 3.81 -5.08)
+          (stroke (width 0.254) (type default))
+          (fill (type background))
+        )
+      )
+      (symbol "SW_DIP_x04_1_1"
+        (pin passive line (at -7.62 5.08 0) (length 5.08)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -7.62 2.54 0) (length 5.08)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -7.62 0 0) (length 5.08)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "3" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -7.62 -2.54 0) (length 5.08)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "4" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 -2.54 180) (length 5.08)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "5" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 0 180) (length 5.08)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "6" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 2.54 180) (length 5.08)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "7" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 7.62 5.08 180) (length 5.08)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "8" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "power:+5V" (power) (pin_names (offset 0)) (in_bom yes) (on_board yes)
+      (property "Reference" "#PWR" (at 0 -3.81 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Value" "+5V" (at 0 3.556 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "power-flag" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Power symbol creates a global label with name \"+5V\"" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "+5V_0_1"
+        (polyline
+          (pts
+            (xy -0.762 1.27)
+            (xy 0 2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0 0)
+            (xy 0 2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0 2.54)
+            (xy 0.762 1.27)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "+5V_1_1"
+        (pin power_in line (at 0 0 90) (length 0) hide
+          (name "+5V" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "power:GND" (power) (pin_names (offset 0)) (in_bom yes) (on_board yes)
+      (property "Reference" "#PWR" (at 0 -6.35 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Value" "GND" (at 0 -3.81 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "power-flag" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Power symbol creates a global label with name \"GND\" , ground" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "GND_0_1"
+        (polyline
+          (pts
+            (xy 0 0)
+            (xy 0 -1.27)
+            (xy 1.27 -1.27)
+            (xy 0 -2.54)
+            (xy -1.27 -1.27)
+            (xy 0 -1.27)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "GND_1_1"
+        (pin power_in line (at 0 0 270) (length 0) hide
+          (name "GND" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "power:VBUS" (power) (pin_names (offset 0)) (in_bom yes) (on_board yes)
+      (property "Reference" "#PWR" (at 0 -3.81 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Value" "VBUS" (at 0 3.81 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "power-flag" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Power symbol creates a global label with name \"VBUS\"" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "VBUS_0_1"
+        (polyline
+          (pts
+            (xy -0.762 1.27)
+            (xy 0 2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0 0)
+            (xy 0 2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0 2.54)
+            (xy 0.762 1.27)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "VBUS_1_1"
+        (pin power_in line (at 0 0 90) (length 0) hide
+          (name "VBUS" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+  )
+
+  (junction (at 151.13 107.95) (diameter 0) (color 0 0 0 0)
+    (uuid 07d05268-de41-46f8-a7d2-ce91d1ad940f)
+  )
+  (junction (at 63.5 133.35) (diameter 0) (color 0 0 0 0)
+    (uuid 07e0c81b-7d91-420c-bc92-fe4a3ef29435)
+  )
+  (junction (at 27.94 167.64) (diameter 0) (color 0 0 0 0)
+    (uuid 0b681904-1acd-4e66-9e6a-7c0ec4f53e24)
+  )
+  (junction (at 67.31 45.72) (diameter 0) (color 0 0 0 0)
+    (uuid 0c36177f-5365-4be2-bf11-bfc7277ac63d)
+  )
+  (junction (at 146.05 107.95) (diameter 0) (color 0 0 0 0)
+    (uuid 2e2bc82d-b10b-49ac-b23e-e82890ad9723)
+  )
+  (junction (at 57.15 34.29) (diameter 0) (color 0 0 0 0)
+    (uuid 3116c95e-537b-4d0c-911e-cbc0894550ec)
+  )
+  (junction (at 57.15 66.04) (diameter 0) (color 0 0 0 0)
+    (uuid 36770a0c-419a-4f8e-9eb0-fb723ee88501)
+  )
+  (junction (at 67.31 29.21) (diameter 0) (color 0 0 0 0)
+    (uuid 3dc6ef72-9ec2-409b-96cb-f819d3989e82)
+  )
+  (junction (at 59.69 166.37) (diameter 0) (color 0 0 0 0)
+    (uuid 408b27c6-ff85-4f7b-a456-56d1b81fa16c)
+  )
+  (junction (at 72.39 26.67) (diameter 0) (color 0 0 0 0)
+    (uuid 476afc14-55e8-4f6a-8eee-63f4b1cc5578)
+  )
+  (junction (at 146.05 100.33) (diameter 0) (color 0 0 0 0)
+    (uuid 4831000f-19c3-4965-b7c8-6a143876bc0f)
+  )
+  (junction (at 27.94 165.1) (diameter 0) (color 0 0 0 0)
+    (uuid 49ab5742-03ae-45e2-b6b9-1285133ac569)
+  )
+  (junction (at 72.39 58.42) (diameter 0) (color 0 0 0 0)
+    (uuid 5c5ea1d6-1219-4490-b2c9-1055c63ab43d)
+  )
+  (junction (at 62.23 31.75) (diameter 0) (color 0 0 0 0)
+    (uuid 6ce1cf08-6f06-4d8a-8659-9416f037118c)
+  )
+  (junction (at 146.05 95.25) (diameter 0) (color 0 0 0 0)
+    (uuid 733bdbc1-ac7b-4b4b-86ba-622b74e19b68)
+  )
+  (junction (at 62.23 63.5) (diameter 0) (color 0 0 0 0)
+    (uuid 8e0b53ee-816c-4dde-b5c0-dbacb51c935d)
+  )
+  (junction (at 62.23 45.72) (diameter 0) (color 0 0 0 0)
+    (uuid a4b0c26a-bfe0-448f-853e-74442eefd277)
+  )
+  (junction (at 59.69 170.18) (diameter 0) (color 0 0 0 0)
+    (uuid a4d65498-9a02-4887-923b-04ce519f4b47)
+  )
+  (junction (at 39.37 133.35) (diameter 0) (color 0 0 0 0)
+    (uuid ae5a1d26-6017-4c3e-a847-21723e0ed169)
+  )
+  (junction (at 67.31 60.96) (diameter 0) (color 0 0 0 0)
+    (uuid bfed438b-b718-457b-9dc0-c7a3195fa904)
+  )
+  (junction (at 67.31 77.47) (diameter 0) (color 0 0 0 0)
+    (uuid c014b42c-8c5f-4b20-9e79-3f30558eb9f2)
+  )
+  (junction (at 27.94 162.56) (diameter 0) (color 0 0 0 0)
+    (uuid c93b57ee-c531-40a0-9c7c-37cdc761b79c)
+  )
+  (junction (at 62.23 77.47) (diameter 0) (color 0 0 0 0)
+    (uuid d6b07791-d838-43ae-a6ad-2359c14d59f4)
+  )
+  (junction (at 35.56 133.35) (diameter 0) (color 0 0 0 0)
+    (uuid d9d205cc-cd46-42ad-b7f6-ba243e44e0e8)
+  )
+  (junction (at 57.15 77.47) (diameter 0) (color 0 0 0 0)
+    (uuid dbb0c14c-70b0-4635-a17f-cc5868357016)
+  )
+  (junction (at 146.05 97.79) (diameter 0) (color 0 0 0 0)
+    (uuid df0a6d94-cd31-4043-b9a0-a06e6f5e58d8)
+  )
+  (junction (at 59.69 162.56) (diameter 0) (color 0 0 0 0)
+    (uuid e679ab32-1826-4c06-9ee0-03b091f262c2)
+  )
+  (junction (at 151.13 100.33) (diameter 0) (color 0 0 0 0)
+    (uuid f448de24-5fba-4bcf-9961-ce8fcf6c7679)
+  )
+  (junction (at 57.15 45.72) (diameter 0) (color 0 0 0 0)
+    (uuid fb840cf2-1aab-417d-bc8b-b88409f7393f)
+  )
+
+  (no_connect (at 118.11 134.62) (uuid 9c7accdd-286d-4f04-83ce-1b75b7bd9fa6))
+  (no_connect (at 107.95 95.25) (uuid a7d16590-a4d3-4189-9f77-af2420e93bc1))
+  (no_connect (at 107.95 97.79) (uuid a7d16590-a4d3-4189-9f77-af2420e93bc2))
+  (no_connect (at 107.95 100.33) (uuid a7d16590-a4d3-4189-9f77-af2420e93bc3))
+  (no_connect (at 107.95 102.87) (uuid a7d16590-a4d3-4189-9f77-af2420e93bc4))
+  (no_connect (at 107.95 107.95) (uuid a7d16590-a4d3-4189-9f77-af2420e93bc5))
+  (no_connect (at 107.95 105.41) (uuid a7d16590-a4d3-4189-9f77-af2420e93bc6))
+  (no_connect (at 107.95 57.15) (uuid a7d16590-a4d3-4189-9f77-af2420e93bc7))
+  (no_connect (at 107.95 64.77) (uuid a7d16590-a4d3-4189-9f77-af2420e93bc8))
+  (no_connect (at 146.05 57.15) (uuid a7d16590-a4d3-4189-9f77-af2420e93bc9))
+  (no_connect (at 146.05 44.45) (uuid a7d16590-a4d3-4189-9f77-af2420e93bca))
+  (no_connect (at 146.05 41.91) (uuid a7d16590-a4d3-4189-9f77-af2420e93bcb))
+  (no_connect (at 107.95 54.61) (uuid a7d16590-a4d3-4189-9f77-af2420e93bcc))
+  (no_connect (at 146.05 26.67) (uuid a7d16590-a4d3-4189-9f77-af2420e93bcd))
+  (no_connect (at 146.05 29.21) (uuid a7d16590-a4d3-4189-9f77-af2420e93bce))
+  (no_connect (at 146.05 31.75) (uuid a7d16590-a4d3-4189-9f77-af2420e93bcf))
+  (no_connect (at 146.05 54.61) (uuid a7d16590-a4d3-4189-9f77-af2420e93bd0))
+  (no_connect (at 146.05 46.99) (uuid a7d16590-a4d3-4189-9f77-af2420e93bd1))
+  (no_connect (at 146.05 49.53) (uuid a7d16590-a4d3-4189-9f77-af2420e93bd2))
+
+  (polyline (pts (xy 92.71 149.86) (xy 92.71 179.07))
+    (stroke (width 0) (type default))
+    (uuid 01eef14e-b6fa-4859-a738-a8f9942ab1bd)
+  )
+
+  (wire (pts (xy 62.23 45.72) (xy 67.31 45.72))
+    (stroke (width 0) (type default))
+    (uuid 04575181-56e7-46b1-a5d6-f722ad081222)
+  )
+  (wire (pts (xy 72.39 58.42) (xy 74.93 58.42))
+    (stroke (width 0) (type default))
+    (uuid 0a6bf7d8-df9f-43ca-a4bc-94544f1553ed)
+  )
+  (wire (pts (xy 52.07 58.42) (xy 72.39 58.42))
+    (stroke (width 0) (type default))
+    (uuid 0c2f2577-98b0-40a8-ae59-f0185f44b7db)
+  )
+  (polyline (pts (xy 19.05 113.03) (xy 19.05 147.32))
+    (stroke (width 0) (type default))
+    (uuid 0e7abb47-9c8c-4ce3-a5fb-5d58ea22db7b)
+  )
+
+  (wire (pts (xy 57.15 34.29) (xy 57.15 38.1))
+    (stroke (width 0) (type default))
+    (uuid 12f8a098-f63a-45c2-819a-975a6cfc59d6)
+  )
+  (wire (pts (xy 27.94 31.75) (xy 44.45 31.75))
+    (stroke (width 0) (type default))
+    (uuid 141282dc-4fd9-48a1-8d1f-612f78e1c306)
+  )
+  (wire (pts (xy 62.23 38.1) (xy 62.23 31.75))
+    (stroke (width 0) (type default))
+    (uuid 1a4ca2a2-0417-4b41-a837-45fae1a5741f)
+  )
+  (wire (pts (xy 27.94 63.5) (xy 44.45 63.5))
+    (stroke (width 0) (type default))
+    (uuid 1df31f49-e23f-4da7-9392-96da08beaffe)
+  )
+  (wire (pts (xy 67.31 29.21) (xy 74.93 29.21))
+    (stroke (width 0) (type default))
+    (uuid 1fdd0fe1-0ab5-45d5-91dd-398f29a1783f)
+  )
+  (wire (pts (xy 52.07 29.21) (xy 67.31 29.21))
+    (stroke (width 0) (type default))
+    (uuid 215289f9-cf55-4e1c-ae89-2945ba98cc60)
+  )
+  (wire (pts (xy 59.69 158.75) (xy 59.69 162.56))
+    (stroke (width 0) (type default))
+    (uuid 2633f33f-1023-4c76-bfe4-9f05510c79cd)
+  )
+  (wire (pts (xy 74.93 162.56) (xy 69.85 162.56))
+    (stroke (width 0) (type default))
+    (uuid 26e54248-b54d-4554-9ed6-10aee344ad12)
+  )
+  (wire (pts (xy 27.94 162.56) (xy 27.94 165.1))
+    (stroke (width 0) (type default))
+    (uuid 2978d918-3375-4a04-bf14-dd3d519b52c5)
+  )
+  (wire (pts (xy 59.69 162.56) (xy 59.69 166.37))
+    (stroke (width 0) (type default))
+    (uuid 2b32cbb1-57fc-48f5-a19b-61971b9b543c)
+  )
+  (polyline (pts (xy 92.71 86.36) (xy 92.71 17.78))
+    (stroke (width 0) (type default))
+    (uuid 2d3e128e-5342-4da3-859d-ae73d0d19f88)
+  )
+
+  (wire (pts (xy 146.05 107.95) (xy 151.13 107.95))
+    (stroke (width 0) (type default))
+    (uuid 2e0faaf7-001e-4306-a88f-a263a0e85afc)
+  )
+  (wire (pts (xy 57.15 77.47) (xy 62.23 77.47))
+    (stroke (width 0) (type default))
+    (uuid 32cc0351-d27f-443b-b711-cbf0c1e157dc)
+  )
+  (wire (pts (xy 27.94 29.21) (xy 44.45 29.21))
+    (stroke (width 0) (type default))
+    (uuid 34b72486-bcf0-486c-8541-834e6ee76fd8)
+  )
+  (wire (pts (xy 74.93 170.18) (xy 69.85 170.18))
+    (stroke (width 0) (type default))
+    (uuid 360afedf-002f-4149-867f-01e67fea2e44)
+  )
+  (wire (pts (xy 52.07 66.04) (xy 57.15 66.04))
+    (stroke (width 0) (type default))
+    (uuid 37369fba-b399-45b8-863b-a7f5cb7ea1cb)
+  )
+  (wire (pts (xy 52.07 26.67) (xy 72.39 26.67))
+    (stroke (width 0) (type default))
+    (uuid 39b5479a-be31-46e9-ad86-bc7484e6cd67)
+  )
+  (wire (pts (xy 147.32 77.47) (xy 146.05 77.47))
+    (stroke (width 0) (type default))
+    (uuid 3b17c69d-937c-43e6-b8d7-d74000ab69db)
+  )
+  (wire (pts (xy 151.13 100.33) (xy 156.21 100.33))
+    (stroke (width 0) (type default))
+    (uuid 3b84203a-73d2-4f54-a2ec-d38b7a6a7c4b)
+  )
+  (polyline (pts (xy 95.25 139.7) (xy 95.25 118.11))
+    (stroke (width 0) (type default))
+    (uuid 413ec156-248d-4cad-9f36-9ed9654f3ef4)
+  )
+
+  (wire (pts (xy 52.07 31.75) (xy 62.23 31.75))
+    (stroke (width 0) (type default))
+    (uuid 45dd38fe-890a-43ee-8a39-75644cf4516c)
+  )
+  (polyline (pts (xy 92.71 147.32) (xy 92.71 113.03))
+    (stroke (width 0) (type default))
+    (uuid 469189cd-7e4b-4eb5-b255-4479d131aaab)
+  )
+
+  (wire (pts (xy 35.56 133.35) (xy 39.37 133.35))
+    (stroke (width 0) (type default))
+    (uuid 4a139dc6-4ee2-4c41-94d1-6011e681b991)
+  )
+  (wire (pts (xy 52.07 60.96) (xy 67.31 60.96))
+    (stroke (width 0) (type default))
+    (uuid 4d62debe-6b97-4214-8c3f-3e19f77cf54c)
+  )
+  (polyline (pts (xy 19.05 149.86) (xy 92.71 149.86))
+    (stroke (width 0) (type default))
+    (uuid 4f2364f4-6bdd-4cdd-8fba-1c409795b7ed)
+  )
+
+  (wire (pts (xy 39.37 128.27) (xy 39.37 133.35))
+    (stroke (width 0) (type default))
+    (uuid 501ba304-11b3-42c9-a443-b79ab11d1044)
+  )
+  (wire (pts (xy 62.23 63.5) (xy 74.93 63.5))
+    (stroke (width 0) (type default))
+    (uuid 53325d5c-f6b8-4f4d-9b4e-a8ce6e622723)
+  )
+  (polyline (pts (xy 95.25 118.11) (xy 180.34 118.11))
+    (stroke (width 0) (type default))
+    (uuid 55145ce2-1d0f-4a92-aad4-02113249e50f)
+  )
+
+  (wire (pts (xy 74.93 166.37) (xy 69.85 166.37))
+    (stroke (width 0) (type default))
+    (uuid 59d0db79-ea9a-41a5-9571-95e8ac55e865)
+  )
+  (polyline (pts (xy 19.05 110.49) (xy 92.71 110.49))
+    (stroke (width 0) (type default))
+    (uuid 5ebdde0d-d676-441e-907a-8fa2bf31ee70)
+  )
+  (polyline (pts (xy 19.05 113.03) (xy 92.71 113.03))
+    (stroke (width 0) (type default))
+    (uuid 600877e6-d921-45e3-875a-f87f35f82f64)
+  )
+
+  (wire (pts (xy 59.69 170.18) (xy 59.69 172.72))
+    (stroke (width 0) (type default))
+    (uuid 621e9d5b-afb6-4f65-a3f6-e17c92df0d62)
+  )
+  (polyline (pts (xy 19.05 86.36) (xy 92.71 86.36))
+    (stroke (width 0) (type default))
+    (uuid 65347d99-aea4-4701-a72a-683888b02d8b)
+  )
+
+  (wire (pts (xy 151.13 107.95) (xy 156.21 107.95))
+    (stroke (width 0) (type default))
+    (uuid 67e90107-35b7-453e-ae12-a4bc12438e6c)
+  )
+  (wire (pts (xy 57.15 45.72) (xy 62.23 45.72))
+    (stroke (width 0) (type default))
+    (uuid 68903c88-329f-426b-850f-440ee3db9695)
+  )
+  (polyline (pts (xy 95.25 115.57) (xy 180.34 115.57))
+    (stroke (width 0) (type default))
+    (uuid 68eed7fd-bd7b-44ce-9762-d245b4d58683)
+  )
+
+  (wire (pts (xy 62.23 77.47) (xy 67.31 77.47))
+    (stroke (width 0) (type default))
+    (uuid 69d942a4-6903-4cb8-b7c8-3fa8bc33f5aa)
+  )
+  (wire (pts (xy 27.94 165.1) (xy 27.94 167.64))
+    (stroke (width 0) (type default))
+    (uuid 6a4988a4-4609-4410-a1a1-c69cfa371a94)
+  )
+  (wire (pts (xy 116.84 127) (xy 118.11 127))
+    (stroke (width 0) (type default))
+    (uuid 6cc95f8a-5ff0-47d7-ac28-84e8e42f9a47)
+  )
+  (wire (pts (xy 67.31 77.47) (xy 72.39 77.47))
+    (stroke (width 0) (type default))
+    (uuid 77f3a9ce-15d7-4017-93d1-ed047ad1f612)
+  )
+  (wire (pts (xy 67.31 60.96) (xy 74.93 60.96))
+    (stroke (width 0) (type default))
+    (uuid 79afb8cf-5f43-4f1e-9d9d-cec571b6f8af)
+  )
+  (polyline (pts (xy 92.71 110.49) (xy 92.71 88.9))
+    (stroke (width 0) (type default))
+    (uuid 7eeda95d-54ad-4035-97e4-6a15ea56e33c)
+  )
+  (polyline (pts (xy 19.05 147.32) (xy 92.71 147.32))
+    (stroke (width 0) (type default))
+    (uuid 7fb1faa0-cdbe-4a9d-a44f-eaaa09dc00af)
+  )
+
+  (wire (pts (xy 57.15 78.74) (xy 57.15 77.47))
+    (stroke (width 0) (type default))
+    (uuid 811344b9-cb39-4d4f-a3bf-7e16bf1804aa)
+  )
+  (wire (pts (xy 52.07 34.29) (xy 57.15 34.29))
+    (stroke (width 0) (type default))
+    (uuid 90c98b71-b7a9-4790-b2b2-87eca8a817c3)
+  )
+  (wire (pts (xy 146.05 95.25) (xy 148.59 95.25))
+    (stroke (width 0) (type default))
+    (uuid 94e6b587-0812-4928-8396-e0c5d9550174)
+  )
+  (wire (pts (xy 27.94 66.04) (xy 44.45 66.04))
+    (stroke (width 0) (type default))
+    (uuid 96ddadaf-bd52-490c-907e-51575c933f42)
+  )
+  (wire (pts (xy 62.23 31.75) (xy 74.93 31.75))
+    (stroke (width 0) (type default))
+    (uuid 9bf5cab4-94a3-4da3-897b-d23449ce6b8d)
+  )
+  (wire (pts (xy 146.05 95.25) (xy 146.05 97.79))
+    (stroke (width 0) (type default))
+    (uuid a43f3286-c27e-4ef5-8af9-565f1caf7f57)
+  )
+  (polyline (pts (xy 95.25 17.78) (xy 95.25 115.57))
+    (stroke (width 0) (type default))
+    (uuid a443a69a-e14c-4c1e-abc1-0ae448010d32)
+  )
+
+  (wire (pts (xy 27.94 26.67) (xy 44.45 26.67))
+    (stroke (width 0) (type default))
+    (uuid a48a79fe-261a-4b39-8451-a91f8e996c81)
+  )
+  (wire (pts (xy 27.94 34.29) (xy 44.45 34.29))
+    (stroke (width 0) (type default))
+    (uuid a80fc0c1-3e19-48c2-a696-55594a3b1106)
+  )
+  (polyline (pts (xy 19.05 88.9) (xy 92.71 88.9))
+    (stroke (width 0) (type default))
+    (uuid aa57cb31-dac2-4b99-9d09-ecec994aa36a)
+  )
+  (polyline (pts (xy 92.71 179.07) (xy 19.05 179.07))
+    (stroke (width 0) (type default))
+    (uuid ac5eaaaa-6229-4592-a307-626eeafcd25d)
+  )
+
+  (wire (pts (xy 27.94 60.96) (xy 44.45 60.96))
+    (stroke (width 0) (type default))
+    (uuid add30d8c-8656-4b0e-b2d6-d4f43605e1b7)
+  )
+  (wire (pts (xy 67.31 60.96) (xy 67.31 69.85))
+    (stroke (width 0) (type default))
+    (uuid af71397d-01b5-41da-84dc-1f17bc5439fe)
+  )
+  (wire (pts (xy 67.31 29.21) (xy 67.31 38.1))
+    (stroke (width 0) (type default))
+    (uuid b3544f8b-2756-46cf-b33a-7f3b04e8ff5f)
+  )
+  (polyline (pts (xy 19.05 17.78) (xy 19.05 86.36))
+    (stroke (width 0) (type default))
+    (uuid b677f613-6d56-4dfb-a5b5-5ca596fac04d)
+  )
+
+  (wire (pts (xy 27.94 58.42) (xy 44.45 58.42))
+    (stroke (width 0) (type default))
+    (uuid b68ad6c7-3475-4412-8382-dc19b7db4896)
+  )
+  (wire (pts (xy 62.23 69.85) (xy 62.23 63.5))
+    (stroke (width 0) (type default))
+    (uuid bb48815d-adc4-4402-a20e-0c38b8f3201a)
+  )
+  (wire (pts (xy 146.05 97.79) (xy 146.05 100.33))
+    (stroke (width 0) (type default))
+    (uuid bba91a71-7332-4794-ad72-f02c53a0439c)
+  )
+  (wire (pts (xy 146.05 100.33) (xy 151.13 100.33))
+    (stroke (width 0) (type default))
+    (uuid bbea8d99-2626-496f-9f96-c850e6bd1ae3)
+  )
+  (wire (pts (xy 57.15 34.29) (xy 74.93 34.29))
+    (stroke (width 0) (type default))
+    (uuid bc462c0a-740f-4d3c-9271-ce0db3feab71)
+  )
+  (wire (pts (xy 57.15 66.04) (xy 74.93 66.04))
+    (stroke (width 0) (type default))
+    (uuid bf102e67-75d7-4f0e-ac38-593a20526a8e)
+  )
+  (wire (pts (xy 62.23 133.35) (xy 63.5 133.35))
+    (stroke (width 0) (type default))
+    (uuid c23e174f-a351-4088-9029-804ff472b310)
+  )
+  (wire (pts (xy 72.39 26.67) (xy 72.39 38.1))
+    (stroke (width 0) (type default))
+    (uuid c62edd4a-d259-4ff2-ad8f-d7fa9ec37e77)
+  )
+  (wire (pts (xy 116.84 129.54) (xy 118.11 129.54))
+    (stroke (width 0) (type default))
+    (uuid cad49b88-33c6-4152-8174-1424ccd921c0)
+  )
+  (wire (pts (xy 72.39 58.42) (xy 72.39 69.85))
+    (stroke (width 0) (type default))
+    (uuid cb213812-9381-4872-9e1f-e4d31c4686cf)
+  )
+  (polyline (pts (xy 92.71 17.78) (xy 19.05 17.78))
+    (stroke (width 0) (type default))
+    (uuid cdc12cce-c6a9-49cc-be63-f4d530c46cde)
+  )
+  (polyline (pts (xy 19.05 149.86) (xy 19.05 179.07))
+    (stroke (width 0) (type default))
+    (uuid d40f4c5c-1bca-4a31-93b6-e1fd540bb4a9)
+  )
+  (polyline (pts (xy 180.34 118.11) (xy 180.34 139.7))
+    (stroke (width 0) (type default))
+    (uuid df060897-d83a-45c5-9869-27c73ef62bbf)
+  )
+
+  (wire (pts (xy 27.94 160.02) (xy 27.94 162.56))
+    (stroke (width 0) (type default))
+    (uuid e0219c49-4a76-41ac-a7b3-44ae27f7f236)
+  )
+  (wire (pts (xy 72.39 26.67) (xy 74.93 26.67))
+    (stroke (width 0) (type default))
+    (uuid e081e073-2450-4e4f-810b-28c18c9e0a1c)
+  )
+  (polyline (pts (xy 19.05 88.9) (xy 19.05 110.49))
+    (stroke (width 0) (type default))
+    (uuid e22f5251-23e3-41d3-a920-5bd1ef47c4bd)
+  )
+  (polyline (pts (xy 180.34 17.78) (xy 95.25 17.78))
+    (stroke (width 0) (type default))
+    (uuid e50d5732-050b-492b-b229-bf60cbd6c7ab)
+  )
+  (polyline (pts (xy 180.34 139.7) (xy 95.25 139.7))
+    (stroke (width 0) (type default))
+    (uuid e698c3c5-843c-4f2a-bde9-659d957bef5c)
+  )
+
+  (wire (pts (xy 35.56 128.27) (xy 35.56 133.35))
+    (stroke (width 0) (type default))
+    (uuid e7e7e60f-3699-4279-9bc6-359d3dc67d3a)
+  )
+  (wire (pts (xy 57.15 46.99) (xy 57.15 45.72))
+    (stroke (width 0) (type default))
+    (uuid e93ee035-0dc0-4061-990e-666485587107)
+  )
+  (wire (pts (xy 52.07 63.5) (xy 62.23 63.5))
+    (stroke (width 0) (type default))
+    (uuid ea2c061c-ece8-4f69-878a-fd5ec5d04454)
+  )
+  (wire (pts (xy 63.5 133.35) (xy 64.77 133.35))
+    (stroke (width 0) (type default))
+    (uuid eb0cbf55-dbed-4ed7-ab8c-3a1ceb667bc7)
+  )
+  (wire (pts (xy 57.15 66.04) (xy 57.15 69.85))
+    (stroke (width 0) (type default))
+    (uuid eb891ad8-6bed-4b29-b3a4-4e7352005823)
+  )
+  (polyline (pts (xy 180.34 115.57) (xy 180.34 17.78))
+    (stroke (width 0) (type default))
+    (uuid ec5e18e8-59e5-48ef-860e-615f4fd54045)
+  )
+
+  (wire (pts (xy 39.37 133.35) (xy 46.99 133.35))
+    (stroke (width 0) (type default))
+    (uuid f1df4ba8-26f4-44a9-8cf6-9dd3afc93ae0)
+  )
+  (wire (pts (xy 27.94 167.64) (xy 27.94 170.18))
+    (stroke (width 0) (type default))
+    (uuid f4898732-0e48-4393-815d-04296008a161)
+  )
+  (wire (pts (xy 59.69 166.37) (xy 59.69 170.18))
+    (stroke (width 0) (type default))
+    (uuid f5337e78-5789-4bbb-a7ea-508b34532ac6)
+  )
+  (wire (pts (xy 67.31 45.72) (xy 72.39 45.72))
+    (stroke (width 0) (type default))
+    (uuid f7673232-e7d4-4dcd-b7ef-32f01ca3bd34)
+  )
+  (wire (pts (xy 74.93 158.75) (xy 69.85 158.75))
+    (stroke (width 0) (type default))
+    (uuid f9da2784-e8a3-423e-92e3-09f06d4a280c)
+  )
+
+  (text "USB-UART" (at 166.37 121.92 0)
+    (effects (font (size 1.27 1.27)) (justify left bottom))
+    (uuid 02020db9-5f74-40ed-a5db-159751ab70c3)
+  )
+  (text "FILTER" (at 83.82 21.59 0)
+    (effects (font (size 1.27 1.27)) (justify left bottom))
+    (uuid 26231d5a-673e-4d37-9e56-44e94116e693)
+  )
+  (text "SETTING BITS" (at 78.74 153.67 0)
+    (effects (font (size 1.27 1.27)) (justify left bottom))
+    (uuid 862d4a3e-8454-4a06-bff6-7eed3e04a464)
+  )
+  (text "DEBUG INTERFACE" (at 73.66 92.71 0)
+    (effects (font (size 1.27 1.27)) (justify left bottom))
+    (uuid 86be5eea-45cc-450d-8e95-83a068e01f90)
+  )
+  (text "STM32" (at 171.45 20.32 0)
+    (effects (font (size 1.27 1.27)) (justify left bottom))
+    (uuid 8be95787-d1f0-40ac-9ee3-6408ae6df616)
+  )
+  (text "POWER" (at 82.55 116.84 0)
+    (effects (font (size 1.27 1.27)) (justify left bottom))
+    (uuid acc7bd95-68b3-4014-b8f0-cd0f7aa151f6)
+  )
+
+  (global_label "STM_VCC" (shape input) (at 41.91 97.79 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 05245e63-c548-47f3-b65f-6715964b92cc)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 31.2721 97.8694 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "ADC8" (shape input) (at 107.95 44.45 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 090786a6-c749-4bcd-a1df-5a38eb6e4b79)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 100.6988 44.3706 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "SET3" (shape input) (at 43.18 165.1 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 0df4fb47-3ceb-4014-8112-83e1805d00f6)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 50.1288 165.0206 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "ADC3" (shape output) (at 74.93 31.75 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 24a9d140-336a-461d-a9d5-acb53aeac132)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 82.1812 31.6706 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "ADC4" (shape input) (at 107.95 34.29 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 250cd870-5784-4cc6-a189-1fefb9ed206c)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 100.6988 34.2106 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "SET4" (shape input) (at 146.05 36.83 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 292afc48-99bd-48e2-85ae-139978a51de2)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 152.9988 36.7506 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "ADC6" (shape input) (at 107.95 39.37 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 3454e1a0-aa92-4b06-92f7-b0088e5d6d0f)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 100.6988 39.2906 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "SWDIO" (shape input) (at 41.91 100.33 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 3b569a06-0dac-4010-a2c5-5acd283de26b)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 33.6307 100.2506 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "ADC8" (shape output) (at 74.93 66.04 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 3eac4658-bd88-4099-a1d7-b4172ab718ba)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 82.1812 65.9606 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "SET4" (shape input) (at 43.18 167.64 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 5773fc33-33e2-4e8c-a5e8-2da0a9ca50c1)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 50.1288 167.5606 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "STM_VCC" (shape output) (at 64.77 133.35 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 5b748f54-c851-47e6-8d6e-12afe3de5293)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 75.4079 133.2706 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "STM_VCC" (shape input) (at 137.16 127 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 690ce475-0925-4b8c-9389-3822f5743302)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 147.7979 126.9206 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "STM_VCC" (shape input) (at 148.59 95.25 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 6b1c0436-08bb-4e36-b8db-7e6e0b7c14e3)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 159.2279 95.1706 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "ADC4" (shape output) (at 74.93 34.29 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 7a75fbcb-db20-4c7e-a3bf-3b04c1d0c6bb)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 82.1812 34.2106 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "ADC5" (shape output) (at 74.93 58.42 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 7a97ccab-74f9-4af5-9a66-8696b4fe87f6)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 82.1812 58.3406 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "SET1" (shape input) (at 43.18 160.02 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 7b3ba464-4d77-44f9-a1a5-ac7705aa9aec)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 50.1288 159.9406 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "SWDIO" (shape input) (at 107.95 59.69 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 92fb0f75-9e86-4082-8258-12406780480a)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 99.6707 59.6106 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "SET1" (shape input) (at 107.95 72.39 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 93de0d5b-669a-4d9b-a776-2363ab5e9232)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 101.0012 72.3106 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "ADC7" (shape output) (at 74.93 63.5 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 97af08ee-1515-43db-bb5c-11b7d0d1a828)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 82.1812 63.4206 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "SET2" (shape input) (at 74.93 162.56 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 97b71403-c06a-46d4-926b-7babc3234e77)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 81.8788 162.4806 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "SET3" (shape input) (at 146.05 34.29 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 9a192175-b33e-44e8-b236-357a78d148aa)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 152.9988 34.2106 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "STM_VCC" (shape input) (at 64.77 97.79 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 9e125816-99fa-409b-8457-8b22db0f897a)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 54.1321 97.8694 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "ADC2" (shape input) (at 107.95 29.21 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid a901eed4-bbd2-49ca-b00d-d3386fdf41a6)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 100.6988 29.1306 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "ADC6" (shape output) (at 74.93 60.96 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid a9158ae7-264e-4f09-86ee-9d97b58402f9)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 82.1812 60.8806 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "SET2" (shape input) (at 107.95 69.85 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid a98c5a65-1f66-418d-b04e-73836507419f)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 101.0012 69.7706 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "ADC2" (shape output) (at 74.93 29.21 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid abda91be-2f1c-4958-a3b1-dc4fbf86a364)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 82.1812 29.1306 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "SWCLK" (shape input) (at 107.95 62.23 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid ad21d66f-6879-43d6-9a0b-231ab1f75918)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 99.3079 62.1506 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "STM_VCC" (shape input) (at 152.4 127 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid b2c12c33-1e7c-4d86-bff7-ba39da9e4d65)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 163.0379 126.9206 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "SET3" (shape input) (at 74.93 166.37 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid b7dda6f6-f547-4dc0-9040-bb52a9eb12cf)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 81.8788 166.2906 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "ADC3" (shape input) (at 107.95 31.75 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid c743543f-122c-43b1-a224-0fdee6e8ae99)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 100.6988 31.6706 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "SET2" (shape input) (at 43.18 162.56 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid c782cc9e-6d11-4b0f-8cf5-ac8555970d00)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 50.1288 162.4806 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "ADC1" (shape input) (at 107.95 26.67 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid d6981139-2cca-47f1-9673-9d7165e35429)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 100.6988 26.5906 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "SET4" (shape input) (at 74.93 170.18 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid e56e609d-dc18-4fe0-8cac-060452a2833c)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 81.8788 170.1006 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "SET1" (shape input) (at 74.93 158.75 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid f0a4a83b-6197-4b03-8b8b-1a93210bf5df)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 81.8788 158.6706 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "SWCLK" (shape input) (at 41.91 105.41 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid f0ff41ec-db02-4818-8aa6-c9cb9980e39f)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 33.2679 105.3306 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "STM_VCC" (shape input) (at 137.16 134.62 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid f8a95a3e-0197-4a9d-b916-aa80966e4f35)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 147.7979 134.5406 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "ADC7" (shape input) (at 107.95 41.91 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid fb25c252-5940-4ad2-8c17-49d07a1c0a4b)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 100.6988 41.8306 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "ADC1" (shape output) (at 74.93 26.67 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid fd5eac41-80de-4d1f-8abd-6cdcfa4a75bd)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 82.1812 26.5906 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "ADC5" (shape input) (at 107.95 36.83 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid fec07344-c2a4-477c-867b-81417eb88ca3)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 100.6988 36.7506 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+
+  (hierarchical_label "USB_DN" (shape bidirectional) (at 116.84 129.54 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 1252a495-75a1-4fbb-bba4-c7bcd1cf559c)
+  )
+  (hierarchical_label "OUT3" (shape output) (at 107.95 87.63 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 17718c70-9063-4f3e-8485-fe3a110b5219)
+  )
+  (hierarchical_label "IN8" (shape input) (at 27.94 66.04 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 1836c16f-227a-4c95-af29-fb94407acdbd)
+  )
+  (hierarchical_label "IN7" (shape input) (at 27.94 63.5 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 198ca48c-a228-4086-9921-2d9d8e2b2c4b)
+  )
+  (hierarchical_label "RXD" (shape input) (at 137.16 132.08 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 1aa3aa6a-372d-439e-91cc-cc2cf0faaa81)
+  )
+  (hierarchical_label "IN1" (shape input) (at 27.94 26.67 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 1b8f4b56-83d8-444a-9d61-27fc95b7040b)
+  )
+  (hierarchical_label "IN2" (shape input) (at 27.94 29.21 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 33f868fd-1a59-4b58-9e3e-6e6e4da94231)
+  )
+  (hierarchical_label "STA1" (shape output) (at 107.95 46.99 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 40a03083-23f3-4012-b556-21da455da949)
+  )
+  (hierarchical_label "OUT1" (shape output) (at 107.95 92.71 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 4741da7f-c966-4d1a-96d1-e6ed384b1a67)
+  )
+  (hierarchical_label "OUT4" (shape output) (at 107.95 85.09 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 4927d92f-1f22-4ed1-a29e-9018f8da2276)
+  )
+  (hierarchical_label "OUT6" (shape output) (at 107.95 80.01 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 70b12883-7322-44f1-a21b-a81619262c72)
+  )
+  (hierarchical_label "IN6" (shape input) (at 27.94 60.96 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 77f82bee-e866-4061-a406-427e08dc8a04)
+  )
+  (hierarchical_label "IN4" (shape input) (at 27.94 34.29 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 7a84effb-6a21-4298-921d-e17f629b6a9c)
+  )
+  (hierarchical_label "TXD" (shape input) (at 137.16 129.54 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 99bfad51-b3f1-4b02-8a08-3cd38b405505)
+  )
+  (hierarchical_label "TXD" (shape output) (at 107.95 49.53 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid a276e7ec-e33a-40f9-a014-ed10de23ae89)
+  )
+  (hierarchical_label "IN5" (shape input) (at 27.94 58.42 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid a3d26338-b8ec-4f75-83da-4874d74574e8)
+  )
+  (hierarchical_label "USB_DP" (shape bidirectional) (at 116.84 127 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid adb90184-c3fa-40f6-a544-2a8c3d5b1cd6)
+  )
+  (hierarchical_label "OUT2" (shape output) (at 107.95 90.17 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid b8ffc503-6925-4d15-b8ed-97623e2e0dcd)
+  )
+  (hierarchical_label "RXD" (shape input) (at 64.77 105.41 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid c417ce23-46b3-4391-88a1-4da3cc457261)
+  )
+  (hierarchical_label "IN3" (shape input) (at 27.94 31.75 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid cf66867a-8970-4383-b6b1-037d6b8e437f)
+  )
+  (hierarchical_label "RXD" (shape input) (at 107.95 52.07 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid d40eb950-276d-472f-a1b3-7579b137938a)
+  )
+  (hierarchical_label "TXD" (shape input) (at 64.77 100.33 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid d84022f0-9741-4c81-97f1-66096dbdaa6b)
+  )
+  (hierarchical_label "OUT7" (shape output) (at 107.95 77.47 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid dea2cd7c-16b0-4176-a2d3-474cc80fdb6c)
+  )
+  (hierarchical_label "OUT8" (shape output) (at 107.95 74.93 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid e5cfe608-8ef0-4f4b-af9a-c88d11d6936f)
+  )
+  (hierarchical_label "OUT5" (shape output) (at 107.95 82.55 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid f0074086-e626-4778-be15-5b38656b8ea3)
+  )
+
+  (symbol (lib_id "Device:C") (at 62.23 41.91 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 00c40ca3-69b1-425c-ac2c-9750d4928317)
+    (property "Reference" "C27" (at 76.2 40.6369 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "10nF/50V" (at 81.28 43.18 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 63.1952 45.72 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 62.23 41.91 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid c4dc2b01-55ea-49db-add3-fb46b324ce44))
+    (pin "2" (uuid 774942bd-e90d-4841-944b-a03d6e642fc9))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "C27") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 72.39 41.91 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 01c63594-e5a0-4351-abc6-d06d766e04c7)
+    (property "Reference" "C31" (at 76.2 45.7169 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "10nF/50V" (at 76.2 48.2569 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 73.3552 45.72 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 72.39 41.91 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 71a86636-faf1-4ef3-bf76-3223be482144))
+    (pin "2" (uuid add651fc-880a-4358-bb66-5146a6204462))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "C31") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 35.56 120.65 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 02edf291-a58a-449c-a9b9-364d338424d0)
+    (property "Reference" "#PWR074" (at 35.56 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 34.29 116.84 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 35.56 120.65 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 35.56 120.65 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 37398e30-a2ee-4900-950d-a12e5d659f98))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "#PWR074") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Jumper:Jumper_2_Open") (at 64.77 166.37 0) (unit 1)
+    (in_bom no) (on_board yes) (dnp no)
+    (uuid 0d200db7-4a93-4e9a-b2d7-9d88abdc2495)
+    (property "Reference" "JP3" (at 71.12 165.1 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "Jumper_2_Open" (at 64.77 163.5561 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "NewLib:JP_0603" (at 64.77 166.37 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 64.77 166.37 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 4089d475-106d-4c5f-8144-ceae095079f7))
+    (pin "2" (uuid 3c64a882-92e1-4643-b58d-fa56d9a0e7cc))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "JP3") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 152.4 134.62 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 0f00cb8b-0635-40ec-9012-9a9e21201f6e)
+    (property "Reference" "#PWR0105" (at 152.4 140.97 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 152.4 139.0634 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 152.4 134.62 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 152.4 134.62 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid c69bb5f6-bc20-46f8-a27d-9796d3656932))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "#PWR0105") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 48.26 63.5 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 0fcf158c-8ec6-4a51-8caa-a6ac2652988b)
+    (property "Reference" "R89" (at 55.88 62.23 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1K" (at 49.53 63.5 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 48.26 65.278 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 48.26 63.5 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid d0f77223-a335-4093-9fe6-41f4d7bd53bd))
+    (pin "2" (uuid 111d9c34-2e5f-4141-9ac1-c9d62db016a3))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R89") (unit 1)
+        )
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "R96") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "NewLib:CH340N") (at 118.11 127 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 100d3ceb-a6da-446c-a63c-1d6e6c7a6da8)
+    (property "Reference" "U9" (at 127.635 120.811 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "CH340N" (at 127.635 123.3479 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm" (at 118.11 127 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 115.57 120.65 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 83b4bcb6-75d6-4ecb-a93e-5ef106dab932))
+    (pin "2" (uuid 81dd8ddb-b891-4e88-9e9e-344786e0f0f3))
+    (pin "3" (uuid 6e5b74e4-4e66-4870-8d5f-058280febc75))
+    (pin "4" (uuid 69de646d-eb78-4ac2-b9d5-ae168b953ac1))
+    (pin "5" (uuid e84f6b24-1bc9-4ef9-83f2-36cf9cc83fbe))
+    (pin "6" (uuid f8acee95-23e9-4532-8ba6-73e760c1df97))
+    (pin "7" (uuid 5067e98f-de95-4fae-97ae-1d258912f800))
+    (pin "8" (uuid 61f19664-34f2-42dc-a915-3e59654d38c2))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "U9") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 64.77 102.87 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 11f108ea-b662-46a2-a1be-4b7fc0e97958)
+    (property "Reference" "#PWR083" (at 58.42 102.87 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 60.3266 102.87 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 64.77 102.87 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 64.77 102.87 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 8852b83e-3e67-4534-a2b7-718ad8713eda))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "#PWR083") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 48.26 58.42 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 23bf2370-8454-4eca-8ef5-531b053e7767)
+    (property "Reference" "R89" (at 55.88 57.15 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1K" (at 49.53 58.42 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 48.26 60.198 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 48.26 58.42 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid e2706690-bb78-48b2-87f0-4b005ef6afda))
+    (pin "2" (uuid 96bab556-237d-4f1e-8f9b-820027b4faa0))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R89") (unit 1)
+        )
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "R94") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 27.94 170.18 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 264f6161-f5e8-4724-ba56-f7222af9d687)
+    (property "Reference" "#PWR080" (at 27.94 176.53 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 27.94 174.6234 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 27.94 170.18 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 27.94 170.18 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid eb728e20-380e-4207-bb1a-f8ec64e7ff8c))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "#PWR080") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 57.15 46.99 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 299557dd-cc9c-4750-8326-87fea5fcffa1)
+    (property "Reference" "#PWR072" (at 57.15 53.34 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 57.15 51.4334 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 57.15 46.99 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 57.15 46.99 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid d78766da-8e0d-4655-a3f9-a0403079af41))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "#PWR072") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Connector_Generic:Conn_01x04") (at 46.99 100.33 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 2b623c30-ca01-48a5-ab6b-dbd1aafb2bae)
+    (property "Reference" "J4" (at 45.72 95.25 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "Conn_01x04" (at 49.022 103.3022 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Footprint" "Connector_PinSocket_2.00mm:PinSocket_1x04_P2.00mm_Vertical" (at 46.99 100.33 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 46.99 100.33 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid d6584ac4-4ade-464f-b274-11a565809767))
+    (pin "2" (uuid efdb143f-2769-4ed6-a46d-5f31d8129d37))
+    (pin "3" (uuid fc638b9a-6cd3-4965-bd48-a69cb2e39c42))
+    (pin "4" (uuid e29bee05-d956-4fa5-aba6-0acc3bbbc5c1))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "J4") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 57.15 73.66 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 2ef3d5bb-906d-4264-9959-a291e9935268)
+    (property "Reference" "C26" (at 76.2 69.85 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "10nF/50V" (at 76.2 74.93 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 58.1152 77.47 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 57.15 73.66 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 10783384-179b-4346-bfe0-b600c3f3973c))
+    (pin "2" (uuid 1257f9c4-9bbd-43cd-9eaf-6d107ec5738d))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "C26") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 35.56 137.16 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 3579314f-9550-4a28-b5f1-a1c99ce99288)
+    (property "Reference" "C33" (at 38.481 136.3253 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "10uF/16V" (at 38.481 138.8622 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 36.5252 140.97 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 35.56 137.16 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 53e13b3e-1403-44f0-95b1-371b85284601))
+    (pin "2" (uuid 2f8d8b2a-eff5-4455-88fc-88da63051d4b))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "C33") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 48.26 34.29 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 4197b9a3-72a5-4c42-b988-c846613874d3)
+    (property "Reference" "R89" (at 55.88 33.02 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1K" (at 49.53 34.29 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 48.26 36.068 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 48.26 34.29 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid a1fee34f-56b9-4710-97af-f0e629216b73))
+    (pin "2" (uuid 1aa0ef71-52f9-4236-96b5-15100a8ccd0a))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R89") (unit 1)
+        )
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "R93") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Switch:SW_DIP_x04") (at 35.56 165.1 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 4c4dd293-f1da-4076-8949-7825f289d309)
+    (property "Reference" "SW1" (at 35.56 156.21 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "SW_DIP_x04" (at 35.56 156.3171 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "Button_Switch_SMD:SW_DIP_SPSTx04_Slide_Copal_CHS-04B_W7.62mm_P1.27mm" (at 35.56 165.1 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 35.56 165.1 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid c8929721-5835-4b0a-8485-25c9978c3036))
+    (pin "2" (uuid 9bfdd22e-5a8f-49a0-8d34-33be45718976))
+    (pin "3" (uuid 19014b83-c689-4710-b6cc-23018f4637ba))
+    (pin "4" (uuid de2d7e91-8b0b-44e9-99dc-f50952f990c6))
+    (pin "5" (uuid a2e4fdbd-44dc-4a91-95ef-516d9db8a190))
+    (pin "6" (uuid 7739b33f-256e-4ca7-ac26-55a750b4943e))
+    (pin "7" (uuid 9ff5ab45-0b5b-441f-bfea-ea38e1976266))
+    (pin "8" (uuid 3c42e68a-3cb4-45e0-9eff-22842d8b59ff))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "SW1") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 147.32 81.28 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 4cf0582e-6504-4416-9de8-11ff5f18b107)
+    (property "Reference" "C38" (at 151.13 80.01 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100nF/50V" (at 151.13 82.55 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0402_1005Metric" (at 148.2852 85.09 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 147.32 81.28 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 7619d990-f7eb-4d15-88a8-55a9d4d43398))
+    (pin "2" (uuid 076470e8-11fe-4677-b638-7f40d9cda45d))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "C38") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 146.05 104.14 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 5f408b85-32a3-4bf4-b56f-dd15ec97c2c4)
+    (property "Reference" "C35" (at 162.56 97.79 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1uF/25V" (at 162.56 100.33 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0402_1005Metric" (at 147.0152 107.95 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 146.05 104.14 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid eb670077-b6e7-4118-bfa0-ae1db0124838))
+    (pin "2" (uuid 5de9eceb-7c5e-4e3c-9253-6558140763a9))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "C35") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:1N5819") (at 35.56 124.46 270) (mirror x) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 5f970236-b80c-4258-a08d-a788ae0befac)
+    (property "Reference" "D25" (at 41.91 120.65 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1N5819WS" (at 37.592 126.4797 90)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Footprint" "NewLib:SOD_323_1" (at 31.115 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.vishay.com/docs/88525/1n5817.pdf" (at 35.56 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 56e55645-c3ea-47af-b399-316638da55c3))
+    (pin "2" (uuid 07664181-75fe-4ea7-86e8-1fbdcc39c79d))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "D25") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 57.15 78.74 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 608546b9-fb32-45d2-a27a-6ee5dd4f28cb)
+    (property "Reference" "#PWR073" (at 57.15 85.09 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 57.15 83.1834 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 57.15 78.74 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 57.15 78.74 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid aa65e5d5-18d9-4786-a280-ff3e9cded3cf))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "#PWR073") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 48.26 26.67 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 63ec6da4-38af-44e7-867c-121091ca5232)
+    (property "Reference" "R89" (at 55.88 25.4 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1K" (at 49.53 26.67 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 48.26 28.448 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 48.26 26.67 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6b14b191-c29a-4010-99dc-f6807c50976f))
+    (pin "2" (uuid a5c06dbf-95b6-4428-b47d-77ef1c03d7e3))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R89") (unit 1)
+        )
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "R90") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 48.26 29.21 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 64bd981b-0fd9-41d9-a5fa-4e5ccb29399a)
+    (property "Reference" "R89" (at 55.88 27.94 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1K" (at 49.53 29.21 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 48.26 30.988 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 48.26 29.21 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 31daca53-e525-400a-bdbd-19c9ae48cb66))
+    (pin "2" (uuid abefd223-4952-4388-b7bf-7046377d27eb))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R89") (unit 1)
+        )
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "R91") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 59.69 172.72 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 64f56b5c-4779-4e0a-aace-112c74d3f7d4)
+    (property "Reference" "#PWR082" (at 59.69 179.07 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 59.69 177.1634 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 59.69 172.72 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 59.69 172.72 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 7f064e18-63b2-45fd-8465-a76f77908773))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "#PWR082") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 72.39 73.66 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 6664bc40-3280-4b81-8781-a0945896034e)
+    (property "Reference" "C32" (at 76.2 77.4669 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "10nF/50V" (at 76.2 80.0069 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 73.3552 77.47 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 72.39 73.66 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid fc0500ad-1261-420d-9b98-9619d9adad91))
+    (pin "2" (uuid 4757f553-8416-45f8-9808-7bef0898278c))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "C32") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 146.05 107.95 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 68510743-6bf6-40d5-af55-73e3b1ec9813)
+    (property "Reference" "#PWR079" (at 146.05 114.3 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 146.05 112.3934 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 146.05 107.95 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 146.05 107.95 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 2b2e80f4-3bf8-4020-8191-fc2bc4d7e60d))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "#PWR079") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Diode:1N5819") (at 39.37 124.46 270) (mirror x) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 6b582435-20fb-4995-ab9a-609a51369a95)
+    (property "Reference" "D26" (at 41.91 123.19 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1N5819WS" (at 41.91 125.73 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "NewLib:SOD_323_1" (at 34.925 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.vishay.com/docs/88525/1n5817.pdf" (at 39.37 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 4b6e6009-953a-48e7-9436-4ea3deab5cb2))
+    (pin "2" (uuid 61b463d8-8d03-4f26-9187-5d4594e39c87))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "D26") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Connector_Generic:Conn_01x04") (at 69.85 100.33 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 73e7b11d-4311-4713-a683-64b8b97199a9)
+    (property "Reference" "J5" (at 68.58 95.25 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "Conn_01x04" (at 71.882 103.3022 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Footprint" "Connector_PinSocket_2.00mm:PinSocket_1x04_P2.00mm_Vertical" (at 69.85 100.33 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 69.85 100.33 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 472f390f-b75a-41b7-b0c8-1f42c99c8494))
+    (pin "2" (uuid 04d0e405-b553-4d10-be94-77b39803d9f8))
+    (pin "3" (uuid de95fcb6-4482-4e03-a387-5d35e77d8a2c))
+    (pin "4" (uuid e06fc726-9b0d-492e-aaf0-37a6bb9c409f))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "J5") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Jumper:Jumper_2_Open") (at 64.77 162.56 0) (unit 1)
+    (in_bom no) (on_board yes) (dnp no)
+    (uuid 757890b0-1563-455f-8ce5-1c8b54d81e15)
+    (property "Reference" "JP2" (at 71.12 161.29 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "Jumper_2_Open" (at 64.77 159.7461 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "NewLib:JP_0603" (at 64.77 162.56 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 64.77 162.56 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 70c388c5-a338-4fb2-b788-447c1fde1476))
+    (pin "2" (uuid f1d2e76c-aa8d-49c1-b6cb-4d462eda8f71))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "JP2") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 152.4 130.81 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 77061336-53ae-4214-952e-18e2823c6ed0)
+    (property "Reference" "C55" (at 158.75 132.08 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100nF/50V" (at 158.75 134.62 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0402_1005Metric" (at 153.3652 134.62 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 152.4 130.81 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 388910fe-0e94-4a1b-9076-2285c457a6e2))
+    (pin "2" (uuid 13018453-c535-4a25-ac44-68a5d40e78d6))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "C55") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Jumper:Jumper_2_Open") (at 64.77 158.75 0) (unit 1)
+    (in_bom no) (on_board yes) (dnp no)
+    (uuid 7a13de14-d974-4dbc-9b6e-595e9fc35fb6)
+    (property "Reference" "JP1" (at 71.12 157.48 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "Jumper_2_Open" (at 64.77 155.9361 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "NewLib:JP_0603" (at 64.77 158.75 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 64.77 158.75 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid b78a881b-45b9-4f21-9cc0-8e445f7eee78))
+    (pin "2" (uuid e053810b-2f9b-4259-b7d7-9ad5072aca1c))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "JP1") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 67.31 41.91 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 9f3c18c5-b08f-41af-adfe-42eac6e5d4a9)
+    (property "Reference" "C29" (at 76.2 43.1769 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "10nF/50V" (at 86.36 43.18 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 68.2752 45.72 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 67.31 41.91 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid d8a6fb3d-0e9f-40dc-a278-77a6de346194))
+    (pin "2" (uuid e916414e-b006-4b42-9ed8-7d8ee1631589))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "C29") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 63.5 137.16 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid a156ce00-2678-46db-9069-6caef45090b2)
+    (property "Reference" "C34" (at 66.421 136.3253 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "22uF/6.3V" (at 66.421 138.8622 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 64.4652 140.97 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 63.5 137.16 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid e96e6a8f-3295-4441-b11a-6b287b4f714f))
+    (pin "2" (uuid afc96f87-defe-4114-a87e-fe965175d653))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "C34") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 147.32 85.09 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid a2db0f6b-34ef-4a55-856f-175317b7bffd)
+    (property "Reference" "#PWR084" (at 147.32 91.44 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 147.32 89.5334 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 147.32 85.09 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 147.32 85.09 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid bb797099-019c-422c-8991-180db34279a5))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "#PWR084") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:VBUS") (at 39.37 120.65 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid a406736a-6028-4e55-a5e9-fb0c84636cce)
+    (property "Reference" "#PWR076" (at 39.37 124.46 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "VBUS" (at 40.64 116.84 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 39.37 120.65 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 39.37 120.65 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid b98dca30-cb87-4bbc-9afc-1a672b23e0ed))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "#PWR076") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 48.26 66.04 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid a66e1469-5d59-4022-809d-b574975f7c34)
+    (property "Reference" "R89" (at 55.88 64.77 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1K" (at 49.53 66.04 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 48.26 67.818 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 48.26 66.04 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 0f322b56-7604-4cb9-988a-dd8178953a13))
+    (pin "2" (uuid e0897446-a973-4bb9-b49d-612aa3c8ee5e))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R89") (unit 1)
+        )
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "R97") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "NewLib:STM32G030C") (at 107.95 26.67 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid b1fb5ad4-bb49-4cf3-9357-d7d5e32ad266)
+    (property "Reference" "U5" (at 138.43 22.86 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "STM32G030C" (at 118.11 22.86 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_QFP:LQFP-48_7x7mm_P0.5mm" (at 107.95 26.67 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 100.33 16.51 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 588e71b4-d870-4048-953d-2375e1dc4942))
+    (pin "10" (uuid 5e9c1a1b-6a8a-4f7c-9666-022340f50549))
+    (pin "11" (uuid 605b42d2-432a-4456-abb1-66dead3555ce))
+    (pin "12" (uuid 97815077-be74-4fa1-9f5f-9f5d9542edcf))
+    (pin "13" (uuid 9df8953f-9f87-41ea-9f2e-75f2d210a497))
+    (pin "14" (uuid ff5c5219-ec86-4bc1-b547-af0703d83304))
+    (pin "15" (uuid 7028519a-e300-461a-8c46-9e0555bf8dd5))
+    (pin "16" (uuid d37fa41d-a4fd-49c7-85ab-21ccbe069553))
+    (pin "17" (uuid 7e663ab4-a089-48e4-b5b8-666af5b29577))
+    (pin "18" (uuid c3ed0d71-4397-48f3-90a9-dbbc73032f8f))
+    (pin "19" (uuid 4a073fd9-1673-44b4-ad3e-400e9049016b))
+    (pin "2" (uuid 262f0382-f945-408e-b44c-b0de9c198090))
+    (pin "20" (uuid 90591ab3-1a8d-4a3c-9c51-ca76d0a08273))
+    (pin "21" (uuid 265384e7-8439-4a2c-a306-b5d30eb90e79))
+    (pin "22" (uuid eb1cddab-f424-47f8-9ef1-57f990e6df53))
+    (pin "23" (uuid 6f3f8d7f-de19-4632-b06b-55508a49e38c))
+    (pin "24" (uuid aa6e390e-ba9b-43b0-8929-3706ed93c937))
+    (pin "25" (uuid 48a49b08-00d0-48dc-a8d6-5c9f0df6828b))
+    (pin "26" (uuid 56cb4d7e-bd0b-44cf-bfd3-bd5700e70fa8))
+    (pin "27" (uuid 41cdafdf-b450-4da4-85fe-5349385e3f35))
+    (pin "28" (uuid ddb6647b-1e4a-486f-9713-0c00af9de569))
+    (pin "29" (uuid 3c76f2a5-5f0c-4f00-9030-918d85e251fc))
+    (pin "3" (uuid 2ab527a9-65e7-4a9b-8839-4880752739f3))
+    (pin "30" (uuid ad4c3902-d864-4762-bd41-ffa2362d17f6))
+    (pin "31" (uuid b104304f-8b51-4ff5-96ee-d05fbd36368e))
+    (pin "32" (uuid 8fb1b96b-3b33-4d3e-bd89-9edc20fe192e))
+    (pin "33" (uuid 4cc7f837-d161-4f9f-9585-03a6a1f80732))
+    (pin "34" (uuid 91c3083c-ff0a-433d-b95c-440f80a7e45e))
+    (pin "35" (uuid b10bd797-885b-4400-b6f7-eb3f692aee48))
+    (pin "36" (uuid 690b4469-42f0-4f7c-8c45-387cd06b0500))
+    (pin "37" (uuid 3988e37d-346e-46b6-8bd7-7a1aef029e79))
+    (pin "38" (uuid 1ee64469-d8c0-4123-9094-c9786d0e28b5))
+    (pin "39" (uuid 0cb30baa-c231-4839-bd4b-349c1bfae918))
+    (pin "4" (uuid 4e4b72d5-8ae1-43de-8b95-880afc6a7a94))
+    (pin "40" (uuid 27100a09-af8b-4536-aae7-a675709011cf))
+    (pin "41" (uuid df06d216-9ed0-4f90-8c15-3fff6dd3dcc6))
+    (pin "42" (uuid 95c6aecc-9767-462a-a853-2b3603ffca5e))
+    (pin "43" (uuid 43c80f16-a182-4122-828d-33ea169a2c6d))
+    (pin "44" (uuid 99a634cc-3be1-4f60-b2b1-8077d9a92d79))
+    (pin "45" (uuid 59f42415-a378-4cc2-9811-e87356d9e793))
+    (pin "46" (uuid 42d1bc39-11b6-45f6-b894-1e29d888af5d))
+    (pin "47" (uuid 6ca5852e-df66-4d7f-8eaa-206b34b4020e))
+    (pin "48" (uuid 16682227-a547-422a-b54d-ed30a36f99ad))
+    (pin "5" (uuid 04098aae-557e-4e49-adf4-7a1fca11e387))
+    (pin "6" (uuid 834e3429-30ea-4e81-b155-94ba9ab0998a))
+    (pin "7" (uuid 4c896c57-3d0b-4669-b283-2d1726bf2cdb))
+    (pin "8" (uuid 98c191c0-c855-4b6c-a0cb-0c1bbb6d6bca))
+    (pin "9" (uuid a26d5915-bc0a-4692-84a2-17071c2878e2))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "U5") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Regulator_Linear:XC6206PxxxMR") (at 54.61 133.35 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid b827850b-03a2-4973-b056-03eb6444b952)
+    (property "Reference" "U6" (at 54.61 128.27 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "XC6206P332MR" (at 54.61 130.2821 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_TO_SOT_SMD:SOT-23" (at 54.61 127.635 0)
+      (effects (font (size 1.27 1.27) italic) hide)
+    )
+    (property "Datasheet" "https://www.torexsemi.com/file/xc6206/XC6206.pdf" (at 54.61 133.35 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6baea4be-6b94-4ab7-a300-a9dacdd989fd))
+    (pin "2" (uuid 8941000d-b010-45b2-aed5-307302344456))
+    (pin "3" (uuid 2aeeb0b3-c8b9-4939-8c88-7068d22ac027))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "U6") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 54.61 140.97 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid cb7a84da-d5e3-4e40-aed4-b70e83637885)
+    (property "Reference" "#PWR077" (at 54.61 147.32 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 54.61 145.4134 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 54.61 140.97 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 54.61 140.97 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 559fcb3c-9250-41b7-817d-eccb14c06b31))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "#PWR077") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 156.21 104.14 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid d7a0b2d3-a156-4407-a10c-e4119c853972)
+    (property "Reference" "C37" (at 162.56 105.41 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100nF/50V" (at 162.56 107.95 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0402_1005Metric" (at 157.1752 107.95 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 156.21 104.14 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 352a9283-2772-42a6-8dca-3d2f4f6ae6b2))
+    (pin "2" (uuid 26c2d0ca-a7e3-4fe4-a9be-1a5e8fc54e45))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "C37") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 63.5 140.97 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid d7b286a6-6770-4628-abb4-7885d78c03ee)
+    (property "Reference" "#PWR078" (at 63.5 147.32 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 63.5 145.4134 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 63.5 140.97 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 63.5 140.97 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6a382abd-3c2b-425c-9650-c808ef3bea2a))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "#PWR078") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 48.26 31.75 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid db23e248-7fb8-41a4-9c31-9f41443df006)
+    (property "Reference" "R89" (at 55.88 30.48 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1K" (at 49.53 31.75 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 48.26 33.528 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 48.26 31.75 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 387f98cd-de93-4c53-a7fa-393e513549dd))
+    (pin "2" (uuid bd656651-2877-4094-b65e-6aad465c6d53))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R89") (unit 1)
+        )
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "R92") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 151.13 104.14 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid db58745b-23ba-4670-8cd5-c82ec97afc6b)
+    (property "Reference" "C36" (at 162.56 102.87 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100nF/50V" (at 165.1 105.4069 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Footprint" "Capacitor_SMD:C_0402_1005Metric" (at 152.0952 107.95 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 151.13 104.14 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 9bfaa9ee-4ce1-4587-89de-1fe0560d75eb))
+    (pin "2" (uuid 8247bd02-862c-4cf1-9bb7-c449c2b53f33))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "C36") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Jumper:Jumper_2_Open") (at 64.77 170.18 0) (unit 1)
+    (in_bom no) (on_board yes) (dnp no)
+    (uuid ea2edfb5-1b38-419a-ae2c-b28528fad5f5)
+    (property "Reference" "JP4" (at 71.12 168.91 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "Jumper_2_Open" (at 64.77 167.3661 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "NewLib:JP_0603" (at 64.77 170.18 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 64.77 170.18 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 748fc2df-ebf6-41ba-be3a-ab5d42f4f9c8))
+    (pin "2" (uuid 5fb08a8a-7f0d-4e5d-bfaa-c09129fb2b33))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "JP4") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 62.23 73.66 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid eb47d6f7-5fe6-4b89-93c7-8730b10e6ab8)
+    (property "Reference" "C28" (at 76.2 72.3869 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "10nF/50V" (at 81.28 74.93 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 63.1952 77.47 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 62.23 73.66 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6c9b4ca1-85d4-4d40-80a5-b4d91b6baf19))
+    (pin "2" (uuid 638cb406-beab-464a-b30a-246a9a63e684))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "C28") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 67.31 73.66 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid eb82c8f0-d8cf-4b57-8652-32163f24c2b9)
+    (property "Reference" "C30" (at 76.2 74.9269 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "10nF/50V" (at 86.36 74.93 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 68.2752 77.47 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 67.31 73.66 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6074b22c-9ab4-49b1-b08d-ae6b091a5ad6))
+    (pin "2" (uuid 5ede9e96-5c71-4c84-a6f7-6947e95529fa))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "C30") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 35.56 140.97 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid ef7974e4-2080-4fa8-bee5-39b180fcec87)
+    (property "Reference" "#PWR075" (at 35.56 147.32 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 35.56 145.4134 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 35.56 140.97 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 35.56 140.97 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 52e6040f-81c5-4d9f-b43b-ab39c66c837f))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "#PWR075") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 57.15 41.91 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid f2c9614a-a4ca-4cf3-8683-595093b3f544)
+    (property "Reference" "C25" (at 76.2 38.1 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "10nF/50V" (at 76.2 43.18 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 58.1152 45.72 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 57.15 41.91 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid c3343c11-1327-48ed-b41f-5310e42ba237))
+    (pin "2" (uuid 2d864776-1e83-4292-9e15-f0c3905795b5))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "C25") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 41.91 102.87 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid f818309b-2499-4c6a-88d1-a96a802bbed9)
+    (property "Reference" "#PWR081" (at 35.56 102.87 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 37.4666 102.87 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 41.91 102.87 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 41.91 102.87 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid f0d51235-6199-4bc8-a6bc-76d2a2d3928f))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "#PWR081") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 48.26 60.96 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid fa02d572-e183-4449-bfd7-30eebb69e223)
+    (property "Reference" "R89" (at 55.88 59.69 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1K" (at 49.53 60.96 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 48.26 62.738 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 48.26 60.96 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid a973715b-b653-4889-a53f-09433b43fbee))
+    (pin "2" (uuid f954e814-3c5d-4956-838b-8e1658f08af8))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/9756da76-9072-42c4-9684-c484c3c1a68e"
+          (reference "R89") (unit 1)
+        )
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "R95") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 118.11 132.08 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid fd73acba-2c30-4cd4-a91b-b768e48167e4)
+    (property "Reference" "#PWR0106" (at 111.76 132.08 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 113.6666 132.08 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 118.11 132.08 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 118.11 132.08 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 5e717e33-3e90-410e-8f9e-11e578c86181))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/59322ffe-8759-4986-b2b5-dae42374a58a"
+          (reference "#PWR0106") (unit 1)
+        )
+      )
+    )
+  )
+)
diff --git a/HW/taiko-io/tk_io_v20_gerber/new_io-job.gbrjob b/HW/taiko-io/tk_io_v20_gerber/new_io-job.gbrjob
new file mode 100644
index 0000000..522be9b
--- /dev/null
+++ b/HW/taiko-io/tk_io_v20_gerber/new_io-job.gbrjob
@@ -0,0 +1,127 @@
+{
+  "Header": {
+    "GenerationSoftware": {
+      "Vendor": "KiCad",
+      "Application": "Pcbnew",
+      "Version": "(7.0.0)"
+    },
+    "CreationDate": "2023-03-15T14:34:35+08:00"
+  },
+  "GeneralSpecs": {
+    "ProjectId": {
+      "Name": "new_io",
+      "GUID": "6e65775f-696f-42e6-9b69-6361645f7063",
+      "Revision": "rev?"
+    },
+    "Size": {
+      "X": 85.1,
+      "Y": 100.1
+    },
+    "LayerNumber": 2,
+    "BoardThickness": 1.6,
+    "Finish": "None"
+  },
+  "DesignRules": [
+    {
+      "Layers": "Outer",
+      "PadToPad": 0.1778,
+      "PadToTrack": 0.1778,
+      "TrackToTrack": 0.1778,
+      "MinLineWidth": 0.254,
+      "TrackToRegion": 0.1905,
+      "RegionToRegion": 0.1905
+    }
+  ],
+  "FilesAttributes": [
+    {
+      "Path": "new_io-F_Cu.gbr",
+      "FileFunction": "Copper,L1,Top",
+      "FilePolarity": "Positive"
+    },
+    {
+      "Path": "new_io-B_Cu.gbr",
+      "FileFunction": "Copper,L2,Bot",
+      "FilePolarity": "Positive"
+    },
+    {
+      "Path": "new_io-F_Paste.gbr",
+      "FileFunction": "SolderPaste,Top",
+      "FilePolarity": "Positive"
+    },
+    {
+      "Path": "new_io-B_Paste.gbr",
+      "FileFunction": "SolderPaste,Bot",
+      "FilePolarity": "Positive"
+    },
+    {
+      "Path": "new_io-F_Silkscreen.gbr",
+      "FileFunction": "Legend,Top",
+      "FilePolarity": "Positive"
+    },
+    {
+      "Path": "new_io-B_Silkscreen.gbr",
+      "FileFunction": "Legend,Bot",
+      "FilePolarity": "Positive"
+    },
+    {
+      "Path": "new_io-F_Mask.gbr",
+      "FileFunction": "SolderMask,Top",
+      "FilePolarity": "Negative"
+    },
+    {
+      "Path": "new_io-B_Mask.gbr",
+      "FileFunction": "SolderMask,Bot",
+      "FilePolarity": "Negative"
+    },
+    {
+      "Path": "new_io-Edge_Cuts.gbr",
+      "FileFunction": "Profile",
+      "FilePolarity": "Positive"
+    }
+  ],
+  "MaterialStackup": [
+    {
+      "Type": "Legend",
+      "Name": "Top Silk Screen"
+    },
+    {
+      "Type": "SolderPaste",
+      "Name": "Top Solder Paste"
+    },
+    {
+      "Type": "SolderMask",
+      "Thickness": 0.01,
+      "Name": "Top Solder Mask"
+    },
+    {
+      "Type": "Copper",
+      "Thickness": 0.035,
+      "Name": "F.Cu"
+    },
+    {
+      "Type": "Dielectric",
+      "Thickness": 1.51,
+      "Material": "FR4",
+      "Name": "F.Cu/B.Cu",
+      "Notes": "Type: dielectric layer 1 (from F.Cu to B.Cu)"
+    },
+    {
+      "Type": "Copper",
+      "Thickness": 0.035,
+      "Name": "B.Cu"
+    },
+    {
+      "Type": "SolderMask",
+      "Thickness": 0.01,
+      "Name": "Bottom Solder Mask"
+    },
+    {
+      "Type": "SolderPaste",
+      "Name": "Bottom Solder Paste"
+    },
+    {
+      "Type": "Legend",
+      "Name": "Bottom Silk Screen"
+    }
+  ]
+}
diff --git a/HW/taiko-io/usb_mcu.kicad_sch b/HW/taiko-io/usb_mcu.kicad_sch
new file mode 100644
index 0000000..4a7e3b3
--- /dev/null
+++ b/HW/taiko-io/usb_mcu.kicad_sch
@@ -0,0 +1,3219 @@
+(kicad_sch (version 20230121) (generator eeschema)
+
+  (uuid c5a44847-8861-4620-a3dc-b8877aebebdd)
+
+  (paper "A4")
+
+  (lib_symbols
+    (symbol "74xx:74HC165" (in_bom yes) (on_board yes)
+      (property "Reference" "U" (at -7.62 19.05 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "74HC165" (at -7.62 -21.59 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "https://assets.nexperia.com/documents/data-sheet/74HC_HCT165.pdf" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "8 bit shift register parallel load cmos" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Shift Register, 8-bit, Parallel Load" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "DIP?16* SO*16*3.9x9.9mm*P1.27mm* SSOP*16*5.3x6.2mm*P0.65mm* TSSOP*16*4.4x5mm*P0.65*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "74HC165_1_0"
+        (pin input line (at -12.7 -10.16 0) (length 5.08)
+          (name "~{PL}" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin input line (at -12.7 15.24 0) (length 5.08)
+          (name "DS" (effects (font (size 1.27 1.27))))
+          (number "10" (effects (font (size 1.27 1.27))))
+        )
+        (pin input line (at -12.7 12.7 0) (length 5.08)
+          (name "D0" (effects (font (size 1.27 1.27))))
+          (number "11" (effects (font (size 1.27 1.27))))
+        )
+        (pin input line (at -12.7 10.16 0) (length 5.08)
+          (name "D1" (effects (font (size 1.27 1.27))))
+          (number "12" (effects (font (size 1.27 1.27))))
+        )
+        (pin input line (at -12.7 7.62 0) (length 5.08)
+          (name "D2" (effects (font (size 1.27 1.27))))
+          (number "13" (effects (font (size 1.27 1.27))))
+        )
+        (pin input line (at -12.7 5.08 0) (length 5.08)
+          (name "D3" (effects (font (size 1.27 1.27))))
+          (number "14" (effects (font (size 1.27 1.27))))
+        )
+        (pin input line (at -12.7 -17.78 0) (length 5.08)
+          (name "~{CE}" (effects (font (size 1.27 1.27))))
+          (number "15" (effects (font (size 1.27 1.27))))
+        )
+        (pin power_in line (at 0 22.86 270) (length 5.08)
+          (name "VCC" (effects (font (size 1.27 1.27))))
+          (number "16" (effects (font (size 1.27 1.27))))
+        )
+        (pin input line (at -12.7 -15.24 0) (length 5.08)
+          (name "CP" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+        (pin input line (at -12.7 2.54 0) (length 5.08)
+          (name "D4" (effects (font (size 1.27 1.27))))
+          (number "3" (effects (font (size 1.27 1.27))))
+        )
+        (pin input line (at -12.7 0 0) (length 5.08)
+          (name "D5" (effects (font (size 1.27 1.27))))
+          (number "4" (effects (font (size 1.27 1.27))))
+        )
+        (pin input line (at -12.7 -2.54 0) (length 5.08)
+          (name "D6" (effects (font (size 1.27 1.27))))
+          (number "5" (effects (font (size 1.27 1.27))))
+        )
+        (pin input line (at -12.7 -5.08 0) (length 5.08)
+          (name "D7" (effects (font (size 1.27 1.27))))
+          (number "6" (effects (font (size 1.27 1.27))))
+        )
+        (pin output line (at 12.7 12.7 180) (length 5.08)
+          (name "~{Q7}" (effects (font (size 1.27 1.27))))
+          (number "7" (effects (font (size 1.27 1.27))))
+        )
+        (pin power_in line (at 0 -25.4 90) (length 5.08)
+          (name "GND" (effects (font (size 1.27 1.27))))
+          (number "8" (effects (font (size 1.27 1.27))))
+        )
+        (pin output line (at 12.7 15.24 180) (length 5.08)
+          (name "Q7" (effects (font (size 1.27 1.27))))
+          (number "9" (effects (font (size 1.27 1.27))))
+        )
+      )
+      (symbol "74HC165_1_1"
+        (rectangle (start -7.62 17.78) (end 7.62 -20.32)
+          (stroke (width 0.254) (type default))
+          (fill (type background))
+        )
+      )
+    )
+    (symbol "Connector_Generic:Conn_01x02" (pin_names (offset 1.016) hide) (in_bom yes) (on_board yes)
+      (property "Reference" "J" (at 0 2.54 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "Conn_01x02" (at 0 -5.08 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "connector" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Generic connector, single row, 01x02, script generated (kicad-library-utils/schlib/autogen/connector/)" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "Connector*:*_1x??_*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "Conn_01x02_1_1"
+        (rectangle (start -1.27 -2.413) (end 0 -2.667)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 0.127) (end 0 -0.127)
+          (stroke (width 0.1524) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 1.27) (end 1.27 -3.81)
+          (stroke (width 0.254) (type default))
+          (fill (type background))
+        )
+        (pin passive line (at -5.08 0 0) (length 3.81)
+          (name "Pin_1" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -2.54 0) (length 3.81)
+          (name "Pin_2" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Device:C" (pin_numbers hide) (pin_names (offset 0.254)) (in_bom yes) (on_board yes)
+      (property "Reference" "C" (at 0.635 2.54 0)
+        (effects (font (size 1.27 1.27)) (justify left))
+      )
+      (property "Value" "C" (at 0.635 -2.54 0)
+        (effects (font (size 1.27 1.27)) (justify left))
+      )
+      (property "Footprint" "" (at 0.9652 -3.81 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "cap capacitor" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Unpolarized capacitor" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "C_*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "C_0_1"
+        (polyline
+          (pts
+            (xy -2.032 -0.762)
+            (xy 2.032 -0.762)
+          )
+          (stroke (width 0.508) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -2.032 0.762)
+            (xy 2.032 0.762)
+          )
+          (stroke (width 0.508) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "C_1_1"
+        (pin passive line (at 0 3.81 270) (length 2.794)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -3.81 90) (length 2.794)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Device:R" (pin_numbers hide) (pin_names (offset 0)) (in_bom yes) (on_board yes)
+      (property "Reference" "R" (at 2.032 0 90)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "R" (at 0 0 90)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at -1.778 0 90)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "R res resistor" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Resistor" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "R_*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "R_0_1"
+        (rectangle (start -1.016 -2.54) (end 1.016 2.54)
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "R_1_1"
+        (pin passive line (at 0 3.81 270) (length 1.27)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -3.81 90) (length 1.27)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Device:R_Pack04" (pin_names (offset 0) hide) (in_bom yes) (on_board yes)
+      (property "Reference" "RN" (at -7.62 0 90)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "R_Pack04" (at 5.08 0 90)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 6.985 0 90)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "R network parallel topology isolated" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "4 resistor network, parallel topology" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "DIP* SOIC* R*Array*Concave* R*Array*Convex*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "R_Pack04_0_1"
+        (rectangle (start -6.35 -2.413) (end 3.81 2.413)
+          (stroke (width 0.254) (type default))
+          (fill (type background))
+        )
+        (rectangle (start -5.715 1.905) (end -4.445 -1.905)
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -3.175 1.905) (end -1.905 -1.905)
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+        (rectangle (start -0.635 1.905) (end 0.635 -1.905)
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -5.08 -2.54)
+            (xy -5.08 -1.905)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -5.08 1.905)
+            (xy -5.08 2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -2.54 -2.54)
+            (xy -2.54 -1.905)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -2.54 1.905)
+            (xy -2.54 2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0 -2.54)
+            (xy 0 -1.905)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0 1.905)
+            (xy 0 2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 2.54 -2.54)
+            (xy 2.54 -1.905)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 2.54 1.905)
+            (xy 2.54 2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (rectangle (start 1.905 1.905) (end 3.175 -1.905)
+          (stroke (width 0.254) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "R_Pack04_1_1"
+        (pin passive line (at -5.08 -5.08 90) (length 2.54)
+          (name "R1.1" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -2.54 -5.08 90) (length 2.54)
+          (name "R2.1" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -5.08 90) (length 2.54)
+          (name "R3.1" (effects (font (size 1.27 1.27))))
+          (number "3" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 2.54 -5.08 90) (length 2.54)
+          (name "R4.1" (effects (font (size 1.27 1.27))))
+          (number "4" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 2.54 5.08 270) (length 2.54)
+          (name "R4.2" (effects (font (size 1.27 1.27))))
+          (number "5" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 5.08 270) (length 2.54)
+          (name "R3.2" (effects (font (size 1.27 1.27))))
+          (number "6" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -2.54 5.08 270) (length 2.54)
+          (name "R2.2" (effects (font (size 1.27 1.27))))
+          (number "7" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 5.08 270) (length 2.54)
+          (name "R1.2" (effects (font (size 1.27 1.27))))
+          (number "8" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "NewLib:CH552T" (in_bom yes) (on_board yes)
+      (property "Reference" "U" (at 12.7 3.81 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "CH552T" (at 6.35 3.81 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "Package_SO:SSOP-20_4.4x6.5mm_P0.65mm" (at 24.13 6.35 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "" (at 5.08 1.27 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "CH ch552 552" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "��USB 8��片机" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "CH552T_0_1"
+        (rectangle (start 2.54 2.54) (end 25.4 -25.4)
+          (stroke (width 0) (type default))
+          (fill (type background))
+        )
+      )
+      (symbol "CH552T_1_1"
+        (pin passive line (at 0 0 0) (length 2.54)
+          (name "P3.2/TXD1" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -22.86 0) (length 2.54)
+          (name "P3.0/RXD" (effects (font (size 1.27 1.27))))
+          (number "10" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 27.94 -22.86 180) (length 2.54)
+          (name "P3.3/INT1" (effects (font (size 1.27 1.27))))
+          (number "11" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 27.94 -20.32 180) (length 2.54)
+          (name "P3.4/PWM2" (effects (font (size 1.27 1.27))))
+          (number "12" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 27.94 -17.78 180) (length 2.54)
+          (name "P3.5/T1" (effects (font (size 1.27 1.27))))
+          (number "13" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 27.94 -15.24 180) (length 2.54)
+          (name "P3.6/UDP" (effects (font (size 1.27 1.27))))
+          (number "14" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 27.94 -12.7 180) (length 2.54)
+          (name "P3.7/UDM" (effects (font (size 1.27 1.27))))
+          (number "15" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 27.94 -10.16 180) (length 2.54)
+          (name "P1.3/XO" (effects (font (size 1.27 1.27))))
+          (number "16" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 27.94 -7.62 180) (length 2.54)
+          (name "P1.2XI" (effects (font (size 1.27 1.27))))
+          (number "17" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 27.94 -5.08 180) (length 2.54)
+          (name "GND" (effects (font (size 1.27 1.27))))
+          (number "18" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 27.94 -2.54 180) (length 2.54)
+          (name "VCC" (effects (font (size 1.27 1.27))))
+          (number "19" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -2.54 0) (length 2.54)
+          (name "P1.4/T2" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 27.94 0 180) (length 2.54)
+          (name "V33" (effects (font (size 1.27 1.27))))
+          (number "20" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -5.08 0) (length 2.54)
+          (name "P1.5/MOSI" (effects (font (size 1.27 1.27))))
+          (number "3" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -7.62 0) (length 2.54)
+          (name "P1.6/MISO" (effects (font (size 1.27 1.27))))
+          (number "4" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -10.16 0) (length 2.54)
+          (name "P1.7/SCK" (effects (font (size 1.27 1.27))))
+          (number "5" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -12.7 0) (length 2.54)
+          (name "RST" (effects (font (size 1.27 1.27))))
+          (number "6" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -15.24 0) (length 2.54)
+          (name "P1.0/T2" (effects (font (size 1.27 1.27))))
+          (number "7" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -17.78 0) (length 2.54)
+          (name "P1.1/T2EX" (effects (font (size 1.27 1.27))))
+          (number "8" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -20.32 0) (length 2.54)
+          (name "P3.1/TXD" (effects (font (size 1.27 1.27))))
+          (number "9" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Power_Protection:SRV05-4" (pin_names (offset 0)) (in_bom yes) (on_board yes)
+      (property "Reference" "U" (at -5.08 11.43 0)
+        (effects (font (size 1.27 1.27)) (justify right))
+      )
+      (property "Value" "SRV05-4" (at 2.54 11.43 0)
+        (effects (font (size 1.27 1.27)) (justify left))
+      )
+      (property "Footprint" "Package_TO_SOT_SMD:SOT-23-6" (at 17.78 -11.43 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "http://www.onsemi.com/pub/Collateral/SRV05-4-D.PDF" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "ESD protection diodes" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "ESD Protection Diodes with Low Clamping Voltage, SOT-23-6" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "SOT?23*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "SRV05-4_0_0"
+        (rectangle (start -5.715 6.477) (end 5.715 -6.604)
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -3.175 -6.604)
+            (xy -3.175 6.477)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 3.175 6.477)
+            (xy 3.175 -6.604)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "SRV05-4_0_1"
+        (rectangle (start -7.62 10.16) (end 7.62 -10.16)
+          (stroke (width 0.254) (type default))
+          (fill (type background))
+        )
+        (circle (center -5.715 -2.54) (radius 0.2794)
+          (stroke (width 0) (type default))
+          (fill (type outline))
+        )
+        (circle (center -3.175 -6.604) (radius 0.2794)
+          (stroke (width 0) (type default))
+          (fill (type outline))
+        )
+        (circle (center -3.175 2.54) (radius 0.2794)
+          (stroke (width 0) (type default))
+          (fill (type outline))
+        )
+        (circle (center -3.175 6.477) (radius 0.2794)
+          (stroke (width 0) (type default))
+          (fill (type outline))
+        )
+        (circle (center 0 -6.604) (radius 0.2794)
+          (stroke (width 0) (type default))
+          (fill (type outline))
+        )
+        (polyline
+          (pts
+            (xy -7.747 2.54)
+            (xy -3.175 2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -7.62 -2.54)
+            (xy -5.715 -2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -5.08 -3.81)
+            (xy -6.35 -3.81)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -5.08 5.08)
+            (xy -6.35 5.08)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -2.54 -3.81)
+            (xy -3.81 -3.81)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -2.54 5.08)
+            (xy -3.81 5.08)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0 10.16)
+            (xy 0 -10.16)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 3.81 -3.81)
+            (xy 2.54 -3.81)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 3.81 5.08)
+            (xy 2.54 5.08)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 6.35 -3.81)
+            (xy 5.08 -3.81)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 6.35 5.08)
+            (xy 5.08 5.08)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 7.62 -2.54)
+            (xy 3.175 -2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 7.62 2.54)
+            (xy 5.715 2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0.635 0.889)
+            (xy -0.635 0.889)
+            (xy -0.635 0.635)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -5.08 -5.08)
+            (xy -6.35 -5.08)
+            (xy -5.715 -3.81)
+            (xy -5.08 -5.08)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -5.08 3.81)
+            (xy -6.35 3.81)
+            (xy -5.715 5.08)
+            (xy -5.08 3.81)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -2.54 -5.08)
+            (xy -3.81 -5.08)
+            (xy -3.175 -3.81)
+            (xy -2.54 -5.08)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -2.54 3.81)
+            (xy -3.81 3.81)
+            (xy -3.175 5.08)
+            (xy -2.54 3.81)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0.635 -0.381)
+            (xy -0.635 -0.381)
+            (xy 0 0.889)
+            (xy 0.635 -0.381)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 3.81 -5.08)
+            (xy 2.54 -5.08)
+            (xy 3.175 -3.81)
+            (xy 3.81 -5.08)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 3.81 3.81)
+            (xy 2.54 3.81)
+            (xy 3.175 5.08)
+            (xy 3.81 3.81)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 6.35 -5.08)
+            (xy 5.08 -5.08)
+            (xy 5.715 -3.81)
+            (xy 6.35 -5.08)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 6.35 3.81)
+            (xy 5.08 3.81)
+            (xy 5.715 5.08)
+            (xy 6.35 3.81)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (circle (center 0 6.477) (radius 0.2794)
+          (stroke (width 0) (type default))
+          (fill (type outline))
+        )
+        (circle (center 3.175 -6.604) (radius 0.2794)
+          (stroke (width 0) (type default))
+          (fill (type outline))
+        )
+        (circle (center 3.175 -2.54) (radius 0.2794)
+          (stroke (width 0) (type default))
+          (fill (type outline))
+        )
+        (circle (center 3.175 6.477) (radius 0.2794)
+          (stroke (width 0) (type default))
+          (fill (type outline))
+        )
+        (circle (center 5.715 2.54) (radius 0.2794)
+          (stroke (width 0) (type default))
+          (fill (type outline))
+        )
+      )
+      (symbol "SRV05-4_1_1"
+        (pin passive line (at -12.7 2.54 0) (length 5.08)
+          (name "IO1" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -12.7 90) (length 2.54)
+          (name "VN" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -12.7 -2.54 0) (length 5.08)
+          (name "IO2" (effects (font (size 1.27 1.27))))
+          (number "3" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 12.7 2.54 180) (length 5.08)
+          (name "IO3" (effects (font (size 1.27 1.27))))
+          (number "4" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 12.7 270) (length 2.54)
+          (name "VP" (effects (font (size 1.27 1.27))))
+          (number "5" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 12.7 -2.54 180) (length 5.08)
+          (name "IO4" (effects (font (size 1.27 1.27))))
+          (number "6" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Regulator_Linear:XC6206PxxxMR" (pin_names (offset 0.254)) (in_bom yes) (on_board yes)
+      (property "Reference" "U" (at -3.81 3.175 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "XC6206PxxxMR" (at 0 3.175 0)
+        (effects (font (size 1.27 1.27)) (justify left))
+      )
+      (property "Footprint" "Package_TO_SOT_SMD:SOT-23" (at 0 5.715 0)
+        (effects (font (size 1.27 1.27) italic) hide)
+      )
+      (property "Datasheet" "https://www.torexsemi.com/file/xc6206/XC6206.pdf" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "Torex LDO Voltage Regulator Fixed Positive" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Positive 60-250mA Low Dropout Regulator, Fixed Output, SOT-23" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "SOT?23*" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "XC6206PxxxMR_0_1"
+        (rectangle (start -5.08 1.905) (end 5.08 -5.08)
+          (stroke (width 0.254) (type default))
+          (fill (type background))
+        )
+      )
+      (symbol "XC6206PxxxMR_1_1"
+        (pin power_in line (at 0 -7.62 90) (length 2.54)
+          (name "GND" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin power_out line (at 7.62 0 180) (length 2.54)
+          (name "VO" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+        (pin power_in line (at -7.62 0 0) (length 2.54)
+          (name "VI" (effects (font (size 1.27 1.27))))
+          (number "3" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "power:+5V" (power) (pin_names (offset 0)) (in_bom yes) (on_board yes)
+      (property "Reference" "#PWR" (at 0 -3.81 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Value" "+5V" (at 0 3.556 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "power-flag" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Power symbol creates a global label with name \"+5V\"" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "+5V_0_1"
+        (polyline
+          (pts
+            (xy -0.762 1.27)
+            (xy 0 2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0 0)
+            (xy 0 2.54)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy 0 2.54)
+            (xy 0.762 1.27)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "+5V_1_1"
+        (pin power_in line (at 0 0 90) (length 0) hide
+          (name "+5V" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "power:GND" (power) (pin_names (offset 0)) (in_bom yes) (on_board yes)
+      (property "Reference" "#PWR" (at 0 -6.35 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Value" "GND" (at 0 -3.81 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "power-flag" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Power symbol creates a global label with name \"GND\" , ground" (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "GND_0_1"
+        (polyline
+          (pts
+            (xy 0 0)
+            (xy 0 -1.27)
+            (xy 1.27 -1.27)
+            (xy 0 -2.54)
+            (xy -1.27 -1.27)
+            (xy 0 -1.27)
+          )
+          (stroke (width 0) (type default))
+          (fill (type none))
+        )
+      )
+      (symbol "GND_1_1"
+        (pin power_in line (at 0 0 270) (length 0) hide
+          (name "GND" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+  )
+
+  (junction (at 142.24 30.48) (diameter 0) (color 0 0 0 0)
+    (uuid 08e818a0-aff0-4366-9946-d35ff1c12d95)
+  )
+  (junction (at 40.64 72.39) (diameter 0) (color 0 0 0 0)
+    (uuid 1f3c1682-a713-4016-9894-c4f189478c4b)
+  )
+  (junction (at 170.18 30.48) (diameter 0) (color 0 0 0 0)
+    (uuid 1f4de6a7-ff3e-42ca-99a5-d9de84f099ba)
+  )
+  (junction (at 59.69 99.06) (diameter 0) (color 0 0 0 0)
+    (uuid 222eb16a-fc42-4058-9a54-b391842300f8)
+  )
+  (junction (at 40.64 86.36) (diameter 0) (color 0 0 0 0)
+    (uuid 2355241c-76f3-4363-8fe8-9b4adff24a40)
+  )
+  (junction (at 48.26 72.39) (diameter 0) (color 0 0 0 0)
+    (uuid 330016de-24c3-46d8-9aa3-f133eed14e6b)
+  )
+  (junction (at 74.93 86.36) (diameter 0) (color 0 0 0 0)
+    (uuid 334267db-92cf-4212-bc6e-ed77f448a16e)
+  )
+  (junction (at 78.74 88.9) (diameter 0) (color 0 0 0 0)
+    (uuid 35b2d3ec-00ac-4f44-99ae-a21686045741)
+  )
+  (junction (at 43.18 52.07) (diameter 0) (color 0 0 0 0)
+    (uuid 3a144ef6-694c-49cd-86d0-fbc7f6751c89)
+  )
+  (junction (at 57.15 96.52) (diameter 0) (color 0 0 0 0)
+    (uuid 3b3f1cdc-e724-40f8-959e-c00f3ab4c262)
+  )
+  (junction (at 64.77 104.14) (diameter 0) (color 0 0 0 0)
+    (uuid 46c4a79a-39a9-455d-b608-980956ecc265)
+  )
+  (junction (at 43.18 88.9) (diameter 0) (color 0 0 0 0)
+    (uuid 48c317d1-63d9-4871-9b1e-744c5b678849)
+  )
+  (junction (at 82.55 72.39) (diameter 0) (color 0 0 0 0)
+    (uuid 4aa506f6-000e-42aa-bddf-e21b9c05b707)
+  )
+  (junction (at 62.23 101.6) (diameter 0) (color 0 0 0 0)
+    (uuid 4e051d6b-1e95-4cb5-8675-73a779a1e878)
+  )
+  (junction (at 101.6 104.14) (diameter 0) (color 0 0 0 0)
+    (uuid 5a794a2a-2c57-48a6-aa8b-16699749ca32)
+  )
+  (junction (at 74.93 72.39) (diameter 0) (color 0 0 0 0)
+    (uuid 5b02b281-173d-4841-a83a-b1571f997c9f)
+  )
+  (junction (at 78.74 72.39) (diameter 0) (color 0 0 0 0)
+    (uuid 625b7233-68cd-49fd-aa79-477ca7abd38c)
+  )
+  (junction (at 45.72 72.39) (diameter 0) (color 0 0 0 0)
+    (uuid 6274311b-ca6c-4161-9d7a-db407598ae43)
+  )
+  (junction (at 93.98 99.06) (diameter 0) (color 0 0 0 0)
+    (uuid 65f80630-b463-4b8e-a00d-53d2adb6392c)
+  )
+  (junction (at 90.17 72.39) (diameter 0) (color 0 0 0 0)
+    (uuid 6a4dcb3c-fd7f-4fae-be9d-6b59a896d6dc)
+  )
+  (junction (at 59.69 72.39) (diameter 0) (color 0 0 0 0)
+    (uuid 71bd3d77-08ec-4f8f-8392-80cf30767996)
+  )
+  (junction (at 43.18 72.39) (diameter 0) (color 0 0 0 0)
+    (uuid 875f5963-a5a3-47e5-beff-5969de190541)
+  )
+  (junction (at 86.36 93.98) (diameter 0) (color 0 0 0 0)
+    (uuid 8c4ce0b1-32db-4eea-9172-e12ec46132dc)
+  )
+  (junction (at 90.17 96.52) (diameter 0) (color 0 0 0 0)
+    (uuid 94bbd843-5d17-4b23-acff-afd9511131e7)
+  )
+  (junction (at 48.26 93.98) (diameter 0) (color 0 0 0 0)
+    (uuid 993e7258-1f83-4f89-9d7e-0e34701b8d4f)
+  )
+  (junction (at 86.36 72.39) (diameter 0) (color 0 0 0 0)
+    (uuid a8f4fec6-2cf0-4a8b-8d08-ab2de9edd69e)
+  )
+  (junction (at 82.55 91.44) (diameter 0) (color 0 0 0 0)
+    (uuid b14c1871-1c47-4e39-ab6c-56e3f00ec0d6)
+  )
+  (junction (at 97.79 101.6) (diameter 0) (color 0 0 0 0)
+    (uuid b2587003-b746-4898-951b-5b0e22ef0754)
+  )
+  (junction (at 62.23 72.39) (diameter 0) (color 0 0 0 0)
+    (uuid bab12020-243e-4a00-9e59-5bbbc7b8154d)
+  )
+  (junction (at 57.15 72.39) (diameter 0) (color 0 0 0 0)
+    (uuid e205991b-3c9b-4b01-abfc-3620bd06df93)
+  )
+  (junction (at 45.72 91.44) (diameter 0) (color 0 0 0 0)
+    (uuid e655f7fb-3de1-460c-9a18-2e8a0df571fa)
+  )
+  (junction (at 93.98 72.39) (diameter 0) (color 0 0 0 0)
+    (uuid fb9833ef-1901-45d5-aa3a-7e6b5baaba5f)
+  )
+  (junction (at 97.79 72.39) (diameter 0) (color 0 0 0 0)
+    (uuid fcaa45ca-681f-43a0-8518-00a0fdb072fb)
+  )
+
+  (no_connect (at 173.99 68.58) (uuid bc28e6f7-3421-40d5-a10c-fa96a4d9298d))
+
+  (wire (pts (xy 57.15 72.39) (xy 59.69 72.39))
+    (stroke (width 0) (type default))
+    (uuid 05587808-49d2-4fd2-8860-a75c233f3c2a)
+  )
+  (wire (pts (xy 168.91 30.48) (xy 170.18 30.48))
+    (stroke (width 0) (type default))
+    (uuid 077a51c9-2a54-4f23-92ef-bc4dc9eefde9)
+  )
+  (wire (pts (xy 78.74 121.92) (xy 78.74 123.19))
+    (stroke (width 0) (type default))
+    (uuid 07995410-986f-4725-9e85-0d1372f9bd6f)
+  )
+  (wire (pts (xy 93.98 80.01) (xy 93.98 99.06))
+    (stroke (width 0) (type default))
+    (uuid 0c115921-2a4b-419e-b335-19c8928bda6b)
+  )
+  (wire (pts (xy 74.93 76.2) (xy 74.93 72.39))
+    (stroke (width 0) (type default))
+    (uuid 0cd424b5-6f67-4348-81b5-0c4f226d4c4b)
+  )
+  (wire (pts (xy 38.1 104.14) (xy 64.77 104.14))
+    (stroke (width 0) (type default))
+    (uuid 0d49521e-fbbb-40e5-a743-95c066fcdf7f)
+  )
+  (wire (pts (xy 44.45 57.15) (xy 44.45 54.61))
+    (stroke (width 0) (type default))
+    (uuid 10bedbee-3b6d-4090-85eb-b8d3fdfbb0e3)
+  )
+  (polyline (pts (xy 134.62 111.76) (xy 189.23 111.76))
+    (stroke (width 0) (type default))
+    (uuid 129aa43e-cf15-4176-ad65-2422c7a75867)
+  )
+
+  (wire (pts (xy 86.36 93.98) (xy 105.41 93.98))
+    (stroke (width 0) (type default))
+    (uuid 15d6307b-30ab-44bb-b575-607a16a4f972)
+  )
+  (polyline (pts (xy 24.13 114.3) (xy 24.13 154.94))
+    (stroke (width 0) (type default))
+    (uuid 17a75fad-748d-4973-a4f2-5f8dc46b2b5b)
+  )
+
+  (wire (pts (xy 44.45 121.92) (xy 44.45 123.19))
+    (stroke (width 0) (type default))
+    (uuid 1bb1bbf0-609a-4abb-9ab5-80cd23c6a0f6)
+  )
+  (polyline (pts (xy 24.13 114.3) (xy 100.33 114.3))
+    (stroke (width 0) (type default))
+    (uuid 1beb6ae1-36c8-4e34-a9ac-50d179978980)
+  )
+
+  (wire (pts (xy 38.1 101.6) (xy 62.23 101.6))
+    (stroke (width 0) (type default))
+    (uuid 1c3a0ecb-4fdf-4aba-809d-3427c406a819)
+  )
+  (wire (pts (xy 74.93 86.36) (xy 40.64 86.36))
+    (stroke (width 0) (type default))
+    (uuid 1ee3c83d-c659-4e06-ace5-31779372b6b9)
+  )
+  (wire (pts (xy 44.45 54.61) (xy 46.99 54.61))
+    (stroke (width 0) (type default))
+    (uuid 1f8d5496-5e24-40d9-8eab-7a4cfed4d8c3)
+  )
+  (wire (pts (xy 38.1 99.06) (xy 59.69 99.06))
+    (stroke (width 0) (type default))
+    (uuid 20371fdc-aad8-441a-9c0f-60fc87dc8de9)
+  )
+  (wire (pts (xy 97.79 72.39) (xy 97.79 76.2))
+    (stroke (width 0) (type default))
+    (uuid 24514515-6626-4afb-a74e-5d3a944c86f7)
+  )
+  (wire (pts (xy 74.93 72.39) (xy 78.74 72.39))
+    (stroke (width 0) (type default))
+    (uuid 24c864fe-5285-4dcd-874c-61f0c2dac418)
+  )
+  (wire (pts (xy 38.1 93.98) (xy 48.26 93.98))
+    (stroke (width 0) (type default))
+    (uuid 2505d978-9e12-488b-9a5c-b4fa3d982cd9)
+  )
+  (polyline (pts (xy 24.13 154.94) (xy 100.33 154.94))
+    (stroke (width 0) (type default))
+    (uuid 264070c7-5175-48c6-9837-58fdc1b972cd)
+  )
+
+  (wire (pts (xy 93.98 99.06) (xy 105.41 99.06))
+    (stroke (width 0) (type default))
+    (uuid 2c4a6c90-a916-4e84-aa67-31b1fceb0ca0)
+  )
+  (wire (pts (xy 106.68 48.26) (xy 113.03 48.26))
+    (stroke (width 0) (type default))
+    (uuid 330861a4-1623-494c-b8a7-cbad7bdf6e49)
+  )
+  (wire (pts (xy 123.19 104.14) (xy 115.57 104.14))
+    (stroke (width 0) (type default))
+    (uuid 3378d4e9-5557-42be-8355-0516c60f868d)
+  )
+  (wire (pts (xy 45.72 91.44) (xy 45.72 82.55))
+    (stroke (width 0) (type default))
+    (uuid 3ad9195e-eca1-4963-9356-a310aed0c97b)
+  )
+  (wire (pts (xy 40.64 86.36) (xy 40.64 82.55))
+    (stroke (width 0) (type default))
+    (uuid 3b6b5494-8d47-483e-95f9-395763f0c0a8)
+  )
+  (wire (pts (xy 101.6 104.14) (xy 105.41 104.14))
+    (stroke (width 0) (type default))
+    (uuid 3b8ea836-2773-4f05-aef8-7651bd558837)
+  )
+  (wire (pts (xy 62.23 72.39) (xy 64.77 72.39))
+    (stroke (width 0) (type default))
+    (uuid 3bdc3cb0-ab2f-49a7-985f-358786d3b70c)
+  )
+  (wire (pts (xy 171.45 26.67) (xy 170.18 26.67))
+    (stroke (width 0) (type default))
+    (uuid 3d8eb2ac-7bbc-42d5-8af0-b5519c5e78e2)
+  )
+  (polyline (pts (xy 100.33 154.94) (xy 100.33 114.3))
+    (stroke (width 0) (type default))
+    (uuid 40a8acd5-240d-4495-a182-1ade90092859)
+  )
+
+  (wire (pts (xy 74.93 83.82) (xy 74.93 86.36))
+    (stroke (width 0) (type default))
+    (uuid 4255d6a6-e2e3-4225-bce0-946dac60dbe9)
+  )
+  (wire (pts (xy 86.36 93.98) (xy 48.26 93.98))
+    (stroke (width 0) (type default))
+    (uuid 42942a36-1345-4356-9066-b3712118fa41)
+  )
+  (wire (pts (xy 78.74 88.9) (xy 43.18 88.9))
+    (stroke (width 0) (type default))
+    (uuid 4429238f-8953-4577-9219-6c7bc3f0f242)
+  )
+  (wire (pts (xy 86.36 72.39) (xy 90.17 72.39))
+    (stroke (width 0) (type default))
+    (uuid 49efe20e-993b-4d18-a35a-facfbb34f52a)
+  )
+  (wire (pts (xy 97.79 101.6) (xy 105.41 101.6))
+    (stroke (width 0) (type default))
+    (uuid 4a313cc0-c1fb-4bab-bf90-b6f666616d92)
+  )
+  (wire (pts (xy 45.72 72.39) (xy 48.26 72.39))
+    (stroke (width 0) (type default))
+    (uuid 4aafe1e9-fa1e-4749-8d84-9f5bf7f9a21f)
+  )
+  (wire (pts (xy 142.24 30.48) (xy 153.67 30.48))
+    (stroke (width 0) (type default))
+    (uuid 4fb0d440-27e3-4497-991e-8e02509894ca)
+  )
+  (wire (pts (xy 48.26 72.39) (xy 57.15 72.39))
+    (stroke (width 0) (type default))
+    (uuid 5307bd11-6c8d-4aa5-9066-082c7b451eb4)
+  )
+  (wire (pts (xy 101.6 80.01) (xy 101.6 104.14))
+    (stroke (width 0) (type default))
+    (uuid 53281741-49a2-4f60-8fdb-cf0053c531ac)
+  )
+  (polyline (pts (xy 24.13 21.59) (xy 24.13 62.23))
+    (stroke (width 0) (type default))
+    (uuid 54eb9293-4427-467f-abda-6272be95ba25)
+  )
+
+  (wire (pts (xy 170.18 26.67) (xy 170.18 30.48))
+    (stroke (width 0) (type default))
+    (uuid 55344420-6f90-4431-a7b0-312912998e23)
+  )
+  (wire (pts (xy 123.19 101.6) (xy 115.57 101.6))
+    (stroke (width 0) (type default))
+    (uuid 56c65fa4-62ff-4f32-91a4-8ce39b831f79)
+  )
+  (wire (pts (xy 123.19 91.44) (xy 115.57 91.44))
+    (stroke (width 0) (type default))
+    (uuid 57efc63c-8dc8-47db-a500-d9006b914488)
+  )
+  (wire (pts (xy 78.74 80.01) (xy 78.74 88.9))
+    (stroke (width 0) (type default))
+    (uuid 585310e6-53fb-4c60-9852-f5e0a955044b)
+  )
+  (wire (pts (xy 82.55 91.44) (xy 45.72 91.44))
+    (stroke (width 0) (type default))
+    (uuid 59289155-cfe1-49cf-b038-bd958280731e)
+  )
+  (wire (pts (xy 78.74 88.9) (xy 105.41 88.9))
+    (stroke (width 0) (type default))
+    (uuid 5c3eef48-8c7e-4eba-8a98-9b05da52e901)
+  )
+  (wire (pts (xy 59.69 72.39) (xy 62.23 72.39))
+    (stroke (width 0) (type default))
+    (uuid 5c5d657f-9c3e-45ba-b45e-fe65bdf0c190)
+  )
+  (polyline (pts (xy 189.23 46.99) (xy 189.23 111.76))
+    (stroke (width 0) (type default))
+    (uuid 5d420a4f-1ed4-4eb1-855e-fb78d3633e32)
+  )
+  (polyline (pts (xy 24.13 64.77) (xy 132.08 64.77))
+    (stroke (width 0) (type default))
+    (uuid 5f3039b7-4cc1-4d8d-9c13-a80cfadf87a2)
+  )
+
+  (wire (pts (xy 38.1 91.44) (xy 45.72 91.44))
+    (stroke (width 0) (type default))
+    (uuid 5f60a888-fd9a-498b-b8b1-08873b6cf895)
+  )
+  (wire (pts (xy 123.19 86.36) (xy 115.57 86.36))
+    (stroke (width 0) (type default))
+    (uuid 601e291e-eb24-4d36-97b7-fa1c8c1b2867)
+  )
+  (wire (pts (xy 31.75 44.45) (xy 46.99 44.45))
+    (stroke (width 0) (type default))
+    (uuid 60f93a45-a5d7-4371-a456-d98c62b3a0d7)
+  )
+  (wire (pts (xy 76.2 41.91) (xy 74.93 41.91))
+    (stroke (width 0) (type default))
+    (uuid 62e2c1c1-f2b5-4ab7-98fb-a83c2ea4e629)
+  )
+  (polyline (pts (xy 134.62 21.59) (xy 189.23 21.59))
+    (stroke (width 0) (type default))
+    (uuid 63e8f545-8ffa-4e03-a89c-921cad76b13d)
+  )
+
+  (wire (pts (xy 93.98 72.39) (xy 97.79 72.39))
+    (stroke (width 0) (type default))
+    (uuid 64b7e9b0-5cd1-4e0e-be7e-3e667908a803)
+  )
+  (wire (pts (xy 82.55 72.39) (xy 82.55 76.2))
+    (stroke (width 0) (type default))
+    (uuid 69389777-b9ec-4c65-b8fe-deb37f55d0ac)
+  )
+  (wire (pts (xy 123.19 88.9) (xy 115.57 88.9))
+    (stroke (width 0) (type default))
+    (uuid 6a473479-ec6e-428a-9108-ca2b3e308d9a)
+  )
+  (wire (pts (xy 82.55 91.44) (xy 105.41 91.44))
+    (stroke (width 0) (type default))
+    (uuid 6ac6573a-03eb-46ae-a7ab-f6fed0d7485b)
+  )
+  (wire (pts (xy 57.15 96.52) (xy 57.15 82.55))
+    (stroke (width 0) (type default))
+    (uuid 6b5ab759-d15f-4211-937f-39aa134fd842)
+  )
+  (wire (pts (xy 97.79 83.82) (xy 97.79 101.6))
+    (stroke (width 0) (type default))
+    (uuid 6de8805f-fcb2-45f1-8ee5-e8b9c31d5254)
+  )
+  (wire (pts (xy 41.91 121.92) (xy 44.45 121.92))
+    (stroke (width 0) (type default))
+    (uuid 7049d048-a6d6-41e4-b3c0-89573da58401)
+  )
+  (wire (pts (xy 43.18 88.9) (xy 43.18 82.55))
+    (stroke (width 0) (type default))
+    (uuid 70ed34b4-bb08-4b8b-84f5-1cd6762ae3cf)
+  )
+  (wire (pts (xy 33.02 57.15) (xy 44.45 57.15))
+    (stroke (width 0) (type default))
+    (uuid 725497f9-d7b7-44f0-859f-544681990b5d)
+  )
+  (wire (pts (xy 74.93 44.45) (xy 76.2 44.45))
+    (stroke (width 0) (type default))
+    (uuid 731b6c8a-2d26-417b-9df8-72f0d1d499c9)
+  )
+  (wire (pts (xy 40.64 54.61) (xy 43.18 54.61))
+    (stroke (width 0) (type default))
+    (uuid 78713421-d20a-4643-81b8-0515c1931bd0)
+  )
+  (wire (pts (xy 123.19 96.52) (xy 115.57 96.52))
+    (stroke (width 0) (type default))
+    (uuid 7d6ba428-4475-44bd-92e0-438de1604945)
+  )
+  (wire (pts (xy 62.23 101.6) (xy 62.23 82.55))
+    (stroke (width 0) (type default))
+    (uuid 8107a881-2e0d-4076-bc99-edc2667d7135)
+  )
+  (wire (pts (xy 90.17 96.52) (xy 105.41 96.52))
+    (stroke (width 0) (type default))
+    (uuid 828d4bbb-bad5-41e4-9fb6-eda0255c380c)
+  )
+  (wire (pts (xy 43.18 72.39) (xy 45.72 72.39))
+    (stroke (width 0) (type default))
+    (uuid 84198cfb-df73-4e5e-b23b-1edf9b9120cf)
+  )
+  (polyline (pts (xy 95.25 43.18) (xy 127 43.18))
+    (stroke (width 0) (type default))
+    (uuid 8ec58f44-9874-459b-9f0a-fc04f31c6747)
+  )
+
+  (wire (pts (xy 38.1 88.9) (xy 43.18 88.9))
+    (stroke (width 0) (type default))
+    (uuid 90e23bea-5ee9-472c-8157-25a231feee2d)
+  )
+  (wire (pts (xy 160.02 58.42) (xy 161.29 58.42))
+    (stroke (width 0) (type default))
+    (uuid 929c5772-67e0-4b0a-b732-e74220aa833a)
+  )
+  (wire (pts (xy 76.2 39.37) (xy 74.93 39.37))
+    (stroke (width 0) (type default))
+    (uuid 94819ed9-a288-411f-96be-2b87d1e4bef0)
+  )
+  (wire (pts (xy 76.2 46.99) (xy 74.93 46.99))
+    (stroke (width 0) (type default))
+    (uuid 9d030ce0-8dbb-4aac-a4cf-7435d320833a)
+  )
+  (polyline (pts (xy 189.23 44.45) (xy 189.23 21.59))
+    (stroke (width 0) (type default))
+    (uuid 9f1b018b-0dc3-452d-a29b-54dc0cfa684c)
+  )
+
+  (wire (pts (xy 86.36 80.01) (xy 86.36 93.98))
+    (stroke (width 0) (type default))
+    (uuid a086259f-db19-43ee-9116-1027552665e9)
+  )
+  (wire (pts (xy 38.1 96.52) (xy 57.15 96.52))
+    (stroke (width 0) (type default))
+    (uuid a4169a1a-a7d4-44d4-8220-04d960f7ce4c)
+  )
+  (wire (pts (xy 43.18 52.07) (xy 46.99 52.07))
+    (stroke (width 0) (type default))
+    (uuid a8846cdd-c66c-431e-a43e-d35ad04fa9b7)
+  )
+  (polyline (pts (xy 95.25 26.67) (xy 127 26.67))
+    (stroke (width 0) (type default))
+    (uuid a9be3107-cbc4-420b-b71d-2095269801dd)
+  )
+  (polyline (pts (xy 24.13 111.76) (xy 24.13 64.77))
+    (stroke (width 0) (type default))
+    (uuid afef3bfc-2fd7-4888-a0c2-c4a8d5ad2325)
+  )
+
+  (wire (pts (xy 93.98 99.06) (xy 59.69 99.06))
+    (stroke (width 0) (type default))
+    (uuid b057c697-66c6-4951-b873-2ae52f80f1e5)
+  )
+  (polyline (pts (xy 132.08 64.77) (xy 132.08 111.76))
+    (stroke (width 0) (type default))
+    (uuid b14fbbba-9b36-457e-baf0-98353bc8c060)
+  )
+
+  (wire (pts (xy 82.55 72.39) (xy 86.36 72.39))
+    (stroke (width 0) (type default))
+    (uuid b1dd8d97-ce67-4a65-a55e-519dcce84e1e)
+  )
+  (wire (pts (xy 40.64 72.39) (xy 43.18 72.39))
+    (stroke (width 0) (type default))
+    (uuid b3de1626-3e62-4f16-b9c6-6a4a899b7a9e)
+  )
+  (wire (pts (xy 170.18 30.48) (xy 171.45 30.48))
+    (stroke (width 0) (type default))
+    (uuid b46d46d4-6ec4-4b3b-b96f-158a44c51394)
+  )
+  (polyline (pts (xy 134.62 46.99) (xy 134.62 111.76))
+    (stroke (width 0) (type default))
+    (uuid b6458093-4997-445f-b22e-8ae463660b71)
+  )
+  (polyline (pts (xy 24.13 62.23) (xy 132.08 62.23))
+    (stroke (width 0) (type default))
+    (uuid b6a39303-4d01-41a5-b164-353cc146ec88)
+  )
+
+  (wire (pts (xy 90.17 72.39) (xy 90.17 76.2))
+    (stroke (width 0) (type default))
+    (uuid be4b8e9b-4382-4858-9cbf-e8d3cacbe778)
+  )
+  (polyline (pts (xy 132.08 111.76) (xy 24.13 111.76))
+    (stroke (width 0) (type default))
+    (uuid c1f95a35-11ae-499e-bea0-d48d064eb097)
+  )
+
+  (wire (pts (xy 48.26 93.98) (xy 48.26 82.55))
+    (stroke (width 0) (type default))
+    (uuid c2bfb915-af61-4906-9fe9-1fc844539117)
+  )
+  (polyline (pts (xy 134.62 44.45) (xy 189.23 44.45))
+    (stroke (width 0) (type default))
+    (uuid c4ab6b24-c582-4429-aaa0-b98935ce6744)
+  )
+
+  (wire (pts (xy 38.1 72.39) (xy 40.64 72.39))
+    (stroke (width 0) (type default))
+    (uuid c64be00e-1032-4f12-b845-55252cb69f07)
+  )
+  (polyline (pts (xy 132.08 21.59) (xy 24.13 21.59))
+    (stroke (width 0) (type default))
+    (uuid c9059c00-f1f9-4327-b13c-9db8acc1bfb7)
+  )
+
+  (wire (pts (xy 73.66 72.39) (xy 74.93 72.39))
+    (stroke (width 0) (type default))
+    (uuid cee38f13-5b69-4435-ad1d-2ff1dd5f2557)
+  )
+  (wire (pts (xy 90.17 96.52) (xy 57.15 96.52))
+    (stroke (width 0) (type default))
+    (uuid cf20224d-1e95-45c5-9d3e-b16b450957a4)
+  )
+  (wire (pts (xy 43.18 54.61) (xy 43.18 52.07))
+    (stroke (width 0) (type default))
+    (uuid d2615c35-d24a-4ac0-8b18-0fe0b00e36a3)
+  )
+  (wire (pts (xy 97.79 101.6) (xy 62.23 101.6))
+    (stroke (width 0) (type default))
+    (uuid d30a8152-9c80-4125-b94f-2253f8958cd4)
+  )
+  (wire (pts (xy 82.55 83.82) (xy 82.55 91.44))
+    (stroke (width 0) (type default))
+    (uuid ddb93ef4-e4db-4868-8317-7dcca6bc6115)
+  )
+  (wire (pts (xy 76.2 121.92) (xy 78.74 121.92))
+    (stroke (width 0) (type default))
+    (uuid de8c930c-a3e5-48af-8127-d88ce42946e6)
+  )
+  (wire (pts (xy 64.77 104.14) (xy 64.77 82.55))
+    (stroke (width 0) (type default))
+    (uuid df457929-34a7-4160-bdc6-fbb411be78ae)
+  )
+  (wire (pts (xy 123.19 93.98) (xy 115.57 93.98))
+    (stroke (width 0) (type default))
+    (uuid e069d1a0-21e4-4051-9cac-e2c84091c5ea)
+  )
+  (polyline (pts (xy 127 43.18) (xy 127 26.67))
+    (stroke (width 0) (type default))
+    (uuid e1e35075-4a53-4c34-b10b-5e2f38e53c32)
+  )
+
+  (wire (pts (xy 101.6 104.14) (xy 64.77 104.14))
+    (stroke (width 0) (type default))
+    (uuid e3a76eae-24c7-47cb-89be-79779e91754d)
+  )
+  (wire (pts (xy 74.93 86.36) (xy 105.41 86.36))
+    (stroke (width 0) (type default))
+    (uuid e4791c2f-9051-4d6e-aaed-3f7ca83b210b)
+  )
+  (wire (pts (xy 123.19 99.06) (xy 115.57 99.06))
+    (stroke (width 0) (type default))
+    (uuid e85f6c7e-6680-4414-b965-0d4cd16d8fb4)
+  )
+  (polyline (pts (xy 189.23 46.99) (xy 134.62 46.99))
+    (stroke (width 0) (type default))
+    (uuid e9072408-da2a-4f16-816b-8690e28c4bc2)
+  )
+
+  (wire (pts (xy 90.17 72.39) (xy 93.98 72.39))
+    (stroke (width 0) (type default))
+    (uuid e9cbbb62-0162-44fb-98ae-0fc43ad8e849)
+  )
+  (wire (pts (xy 59.69 99.06) (xy 59.69 82.55))
+    (stroke (width 0) (type default))
+    (uuid ea912686-351c-4352-be9c-126fb539c8dd)
+  )
+  (wire (pts (xy 97.79 72.39) (xy 101.6 72.39))
+    (stroke (width 0) (type default))
+    (uuid f0a7b3d9-a54e-439a-a112-f24de20771e3)
+  )
+  (wire (pts (xy 78.74 72.39) (xy 82.55 72.39))
+    (stroke (width 0) (type default))
+    (uuid f153945c-c041-4c90-936c-2753657c14d7)
+  )
+  (wire (pts (xy 90.17 83.82) (xy 90.17 96.52))
+    (stroke (width 0) (type default))
+    (uuid f8874645-9370-4a6d-b607-8812bddc721a)
+  )
+  (polyline (pts (xy 132.08 62.23) (xy 132.08 21.59))
+    (stroke (width 0) (type default))
+    (uuid f8efb078-e4c8-41a1-917e-584d10dd4b8d)
+  )
+
+  (wire (pts (xy 74.93 31.75) (xy 74.93 34.29))
+    (stroke (width 0) (type default))
+    (uuid fb66de4f-7fe6-4cbf-90cd-709b84a51dce)
+  )
+  (polyline (pts (xy 95.25 26.67) (xy 95.25 43.18))
+    (stroke (width 0) (type default))
+    (uuid fb9547fb-2b8c-4d6c-9d23-eab66b29db18)
+  )
+
+  (wire (pts (xy 40.64 52.07) (xy 43.18 52.07))
+    (stroke (width 0) (type default))
+    (uuid fc2d1f80-b635-4661-a9ce-cea5916f87f5)
+  )
+  (polyline (pts (xy 134.62 21.59) (xy 134.62 44.45))
+    (stroke (width 0) (type default))
+    (uuid ff0ec79b-5c18-4849-90ee-8d6e458a59c4)
+  )
+
+  (wire (pts (xy 38.1 86.36) (xy 40.64 86.36))
+    (stroke (width 0) (type default))
+    (uuid ff33e703-2a3c-4169-86a2-0de6eb6fbe37)
+  )
+
+  (text "SERVICE BUTTON INPUT" (at 163.83 50.8 0)
+    (effects (font (size 1.27 1.27)) (justify left bottom))
+    (uuid 1d5f3982-43bb-4f27-b1f3-880db447720a)
+  )
+  (text "DOWNLOAD ENABLE" (at 105.41 30.48 0)
+    (effects (font (size 1.27 1.27)) (justify left bottom))
+    (uuid 20856a2c-1700-46de-854b-73dfb68b6b96)
+  )
+  (text "BUTTON FILTER" (at 115.57 68.58 0)
+    (effects (font (size 1.27 1.27)) (justify left bottom))
+    (uuid 8857be8b-224e-4b7d-ac08-95690e46a6f0)
+  )
+  (text "POWER" (at 180.34 25.4 0)
+    (effects (font (size 1.27 1.27)) (justify left bottom))
+    (uuid 9dd2da83-e68b-4a9d-91a9-3bf2e5aab3d2)
+  )
+  (text "BUTTON ESD" (at 85.09 118.11 0)
+    (effects (font (size 1.27 1.27)) (justify left bottom))
+    (uuid d44045ae-0acf-460e-967f-5483b2e196ce)
+  )
+  (text "CH552:  USB MCU" (at 111.76 24.13 0)
+    (effects (font (size 1.27 1.27)) (justify left bottom))
+    (uuid eef4f768-e1d3-40be-b4c7-1efbdd4edde1)
+  )
+
+  (label "WCH_RST" (at 35.56 44.45 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left bottom))
+    (uuid f0e6d884-c13b-4f29-86c5-586aaca1544d)
+  )
+
+  (global_label "WCH_VCC" (shape output) (at 171.45 30.48 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 0c469563-2aac-4ea9-90b5-4ea6f056da3f)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 182.5112 30.4006 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "X6" (shape input) (at 31.75 138.43 270) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 0d3531d4-bbf4-403a-8832-b5d8ef31817d)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 31.75 143.7548 90)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "SPI_MISO" (shape output) (at 173.99 66.04 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 0e39ad10-b6df-40f1-8a74-47834e7308b9)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 185.0512 65.9606 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "X5" (shape input) (at 148.59 78.74 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 0f166e14-1841-4d69-9fa8-052c1ab607f0)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 143.7579 78.6606 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "X1" (shape input) (at 38.1 86.36 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 11168690-03ac-4129-a15c-74cdedd2986d)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 33.2679 86.2806 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "X7" (shape input) (at 148.59 83.82 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 1a867609-ace0-4b6a-8278-5c88e2931e79)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 143.7579 83.7406 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "WCH_VCC" (shape input) (at 74.93 31.75 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 1f59e495-ddcc-4df2-9755-fdd02a0dd19f)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 85.9912 31.6706 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "X7" (shape input) (at 31.75 133.35 270) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 28bff580-9d56-4ddd-aef1-2e9058b0ac47)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 31.75 138.6748 90)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "X5" (shape input) (at 38.1 96.52 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 29f277f1-f95d-4d32-8d96-98a5326d7354)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 33.2679 96.4406 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "X6" (shape input) (at 38.1 99.06 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 29f29ff6-45ab-49ff-8f03-acfbecadba16)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 33.2679 98.9806 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "WCH_VCC" (shape input) (at 31.75 36.83 90) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 2c74236b-81e6-4e06-b7ec-5328be41a5a8)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 31.6706 25.7688 90)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "SPI_MISO" (shape input) (at 74.93 52.07 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 3308c31c-d561-40e2-8538-af1afad26a19)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 85.9912 51.9906 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "X2" (shape input) (at 38.1 88.9 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 362e4117-a5e1-4c58-a0a6-eedf0d8d0fb2)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 33.2679 88.8206 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "WCH_VCC" (shape input) (at 38.1 72.39 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 3edd4742-cbda-4b35-9467-539b7d4d0d78)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 27.0388 72.4694 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "X5" (shape input) (at 57.15 133.35 270) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 3f2f11be-08a3-489c-84ee-40ac236d5de8)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 57.15 138.6748 90)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "SPI_CS" (shape input) (at 173.99 90.17 90) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 42dabdf7-aea8-444d-8ec9-ecee784e5c22)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 173.9106 81.2255 90)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "SPI_CS" (shape output) (at 74.93 49.53 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 458757ff-2f5b-442e-b5e8-7c367dc8b6da)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 83.8745 49.4506 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "X7" (shape input) (at 38.1 101.6 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 46285283-f80c-41f8-8c6d-38c07fba3ca6)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 33.2679 101.5206 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "X4" (shape input) (at 91.44 138.43 270) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 493062f6-abf3-4cd6-99b8-c88bcc7431f1)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 91.44 143.7548 90)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "X4" (shape input) (at 38.1 93.98 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 5fbf28de-b976-4a85-beab-ff98f222792b)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 33.2679 93.9006 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "WCH_VCC" (shape input) (at 76.2 121.92 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 6264c3fb-2b44-4b50-82b2-2de703fef909)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 65.1388 121.9994 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "X3" (shape input) (at 66.04 133.35 90) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 6363c906-829f-4c30-82af-a57e66bbea15)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 66.04 128.0252 90)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "SPI_CS" (shape input) (at 148.59 91.44 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 64352d39-9d6f-4a9e-ada3-aba8b01d0797)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 139.6455 91.5194 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "WCH_VCC" (shape input) (at 104.14 35.56 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 65aeac4a-81ff-42a2-8aea-0efbbe7fb54c)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 115.2012 35.4806 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "X6" (shape input) (at 148.59 81.28 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 7832233e-0dc3-4225-95aa-efa9355b7016)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 143.7579 81.2006 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "X2" (shape input) (at 66.04 138.43 270) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 7a1c29b5-9f7e-4dd1-97c2-f719b6c3d756)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 66.04 143.7548 90)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "X8" (shape input) (at 38.1 104.14 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 7d2f526b-4615-4f33-890b-5089520fbc3e)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 33.2679 104.0606 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "SPI_CLK" (shape output) (at 74.93 54.61 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 833f3bdd-8938-44fe-8291-cc13020888c9)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 84.9631 54.5306 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "SPI_CLK" (shape input) (at 180.34 90.17 90) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 8aef5127-0dea-4215-9e2c-8d92f7be6b10)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 180.2606 80.1369 90)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "X4" (shape input) (at 148.59 76.2 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 99e31b76-a478-42ff-9f3a-353017d43365)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 143.7579 76.1206 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "WCH_VCC" (shape input) (at 41.91 121.92 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 9c7f4c08-0578-4927-a68d-c63a09feaa6a)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 30.8488 121.9994 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "X3" (shape input) (at 148.59 73.66 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 9d524495-96f1-4150-b4dd-d05935b0c865)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 143.7579 73.5806 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "X3" (shape input) (at 38.1 91.44 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid ba82cedb-a20a-4904-801f-1c93f19a75a7)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 33.2679 91.3606 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "SPI_CLK" (shape input) (at 148.59 96.52 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid bf520338-0cf1-4823-81d4-a2e4acd3c46a)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 138.5569 96.5994 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "X8" (shape input) (at 57.15 138.43 270) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid c6876dc4-ffc1-46cf-a7d0-2d6952ba5c82)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 57.15 143.7548 90)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "WCH_VCC" (shape input) (at 161.29 58.42 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid ce1d2de8-f960-48a5-89c9-943a364e81b6)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 172.3512 58.3406 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+  )
+  (global_label "WCH_VCC" (shape input) (at 106.68 48.26 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid d5f93376-c83e-4992-86bf-5f820457335f)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 95.6188 48.3394 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "X1" (shape input) (at 148.59 68.58 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid df543b62-16e1-4be7-b4a6-f3cd4e2a82cf)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 143.7579 68.5006 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "X2" (shape input) (at 148.59 71.12 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid ea8d270a-1f3a-4673-9059-d40b2bf0b438)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 143.7579 71.0406 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "X8" (shape input) (at 148.59 86.36 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid f592953d-3002-40f5-a564-485e88bdbc1d)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 143.7579 86.2806 0)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+  (global_label "X1" (shape input) (at 91.44 133.35 90) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid f69cee54-133d-470d-87ee-19d3638fe82d)
+    (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 91.44 128.0252 90)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+  )
+
+  (hierarchical_label "IN5" (shape input) (at 46.99 41.91 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 2c5db669-93b5-4fa2-9cf9-de2d76f0e367)
+  )
+  (hierarchical_label "USB_DP" (shape bidirectional) (at 76.2 46.99 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 2e3185f6-0059-4ae5-b712-833d1125b179)
+  )
+  (hierarchical_label "TXD" (shape output) (at 33.02 54.61 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 35ffc005-daec-448d-844b-e16660d1d0a9)
+  )
+  (hierarchical_label "STA2" (shape output) (at 76.2 41.91 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 41da80a5-2d35-47cf-996d-170936b7b601)
+  )
+  (hierarchical_label "STA3" (shape output) (at 171.45 26.67 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 42926118-6deb-406f-8b95-466c56657d9f)
+  )
+  (hierarchical_label "DIN1" (shape input) (at 123.19 86.36 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 565a20cb-7302-46c0-940c-793654d2df6e)
+  )
+  (hierarchical_label "IN2" (shape input) (at 46.99 34.29 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 597a8cab-cec6-48ad-a964-1edc6be4ee93)
+  )
+  (hierarchical_label "RXD" (shape input) (at 33.02 57.15 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 5d50cc2e-311e-4ce0-a9ee-6943beea54de)
+  )
+  (hierarchical_label "DIN4" (shape input) (at 123.19 93.98 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 74b40f60-839a-49c8-96d1-9edfa04a2930)
+  )
+  (hierarchical_label "IN4" (shape input) (at 46.99 39.37 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 74e3ca2c-b13c-419d-ab8a-295a471ef464)
+  )
+  (hierarchical_label "IN1" (shape input) (at 46.99 31.75 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid 8028dd94-35f1-448f-b36a-9a43bc8adfdc)
+  )
+  (hierarchical_label "DIN3" (shape input) (at 123.19 91.44 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 91ec9d6f-017f-4877-8ebc-2f06afc2fb35)
+  )
+  (hierarchical_label "DIN2" (shape input) (at 123.19 88.9 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 9cb0e54a-fadc-414f-8b80-a08b8f6f81cb)
+  )
+  (hierarchical_label "DIN7" (shape input) (at 123.19 101.6 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 9f58553f-5fd8-437e-800c-e40f18af7450)
+  )
+  (hierarchical_label "DIN8" (shape input) (at 123.19 104.14 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid 9f594a9c-677a-4241-a1fe-613df9ea595e)
+  )
+  (hierarchical_label "USB_DP" (shape bidirectional) (at 111.76 38.1 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid a7bc06ea-6adc-4196-9554-1cc231637d8a)
+  )
+  (hierarchical_label "IN3" (shape input) (at 46.99 36.83 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid b7563e19-18fd-4fea-be7e-329d83dda11f)
+  )
+  (hierarchical_label "IN8" (shape input) (at 33.02 52.07 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid ceeff000-42ef-455c-a45d-5c2f9216fb54)
+  )
+  (hierarchical_label "DIN6" (shape input) (at 123.19 99.06 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid d1e04058-ccaa-4784-80e3-6470a6ecf636)
+  )
+  (hierarchical_label "DIN5" (shape input) (at 123.19 96.52 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid d41d6053-5810-4ac4-aa7b-a5a55b7d4d4c)
+  )
+  (hierarchical_label "USB_DN" (shape bidirectional) (at 76.2 44.45 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid dc7e5feb-8a32-48d0-af6e-dbbb717bfecf)
+  )
+  (hierarchical_label "IN6" (shape input) (at 46.99 46.99 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid ef0415e6-c36c-4563-bd36-6bb6b43f342c)
+  )
+  (hierarchical_label "STA1" (shape output) (at 76.2 39.37 0) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify left))
+    (uuid f58a2a60-5ef0-4551-a013-a970a4021ed3)
+  )
+  (hierarchical_label "IN7" (shape input) (at 46.99 49.53 180) (fields_autoplaced)
+    (effects (font (size 1.27 1.27)) (justify right))
+    (uuid fb6a367a-e976-40db-8c41-dda2de084169)
+  )
+
+  (symbol (lib_id "NewLib:CH552T") (at 46.99 31.75 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 0e34c22c-251d-4a95-9d0f-3fee97996fd4)
+    (property "Reference" "U7" (at 60.96 25.6372 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "CH552T" (at 60.96 28.1741 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_SO:SSOP-20_4.4x6.5mm_P0.65mm" (at 71.12 25.4 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 52.07 30.48 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid adaee8f1-4a24-49c0-803b-a7800f391ccc))
+    (pin "10" (uuid ed07348f-e4c6-4d1d-ad9e-66388e877b6b))
+    (pin "11" (uuid c2a01e55-b4db-4b73-acb2-480d416d09aa))
+    (pin "12" (uuid 823bebce-b361-400b-a2b1-0e9a3222243b))
+    (pin "13" (uuid 5b49509f-e5f3-43ac-830c-16d1a719fdd2))
+    (pin "14" (uuid 6791365a-f0a6-4b21-b5af-7b4792932f35))
+    (pin "15" (uuid 86980cc4-5c5d-420a-9388-fcba648d230e))
+    (pin "16" (uuid c93b0e9d-6c30-4a4e-a3c1-db235553a388))
+    (pin "17" (uuid 08dcd1de-74f3-413d-a540-33eb1680ee4d))
+    (pin "18" (uuid d93014f5-f51e-413a-9aec-1a8323f5e814))
+    (pin "19" (uuid 2ee9ff5b-70a0-4083-88e0-468512c9cf20))
+    (pin "2" (uuid a82672bb-dcf2-4eb6-9dee-a365e06fa26f))
+    (pin "20" (uuid 7b17651f-6b0e-4b0e-a20b-3beb7f574824))
+    (pin "3" (uuid 07306810-450d-4f62-9d3c-0a834a23860d))
+    (pin "4" (uuid 82b857e7-b9c5-4a76-97ed-4b197e3fd59c))
+    (pin "5" (uuid 212d57cb-dee7-4c99-9899-c62f1d78b728))
+    (pin "6" (uuid b67d4334-b80a-4683-87e0-65be4b1f1579))
+    (pin "7" (uuid d1a084fe-7552-4621-a869-c5995436e7f9))
+    (pin "8" (uuid a9c5f843-a40a-43b0-a334-4a458a41fa3d))
+    (pin "9" (uuid b37580a2-afd5-4600-a1bb-ed3b3abdd46d))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "U7") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 107.95 38.1 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 0e7fc690-1a43-4ae4-bd4c-e4da492adc88)
+    (property "Reference" "R73" (at 107.95 40.64 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "10K" (at 107.95 38.1 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0402_1005Metric" (at 107.95 36.322 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 107.95 38.1 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid add84576-9d82-47fa-a221-b9de62b75bb7))
+    (pin "2" (uuid 40c06615-14f5-40ee-b985-f32cee2bf534))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "R73") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 140.97 66.04 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 109c4070-6eaa-4291-877d-6bcbeebe0dda)
+    (property "Reference" "#PWR093" (at 134.62 66.04 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 136.5266 66.04 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 140.97 66.04 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 140.97 66.04 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 46dde3ef-0505-4db5-b0ba-7bec59d86ce9))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "#PWR093") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 106.68 55.88 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 17e26f34-51cc-4473-8da3-4466bdbbfef4)
+    (property "Reference" "#PWR086" (at 106.68 62.23 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 106.2462 59.055 90)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+    (property "Footprint" "" (at 106.68 55.88 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 106.68 55.88 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 08477884-461e-4cee-a094-e8a5f85ac7d0))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "#PWR086") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R_Pack04") (at 110.49 99.06 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 1ab9e969-ebcd-432c-9910-c2b09baa71da)
+    (property "Reference" "RN8" (at 104.14 100.33 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "470R" (at 118.11 100.33 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Resistor_SMD:R_Array_Convex_4x0603" (at 110.49 92.075 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 110.49 99.06 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 7d441d89-d7dc-45d5-ab2c-d184cf95460a))
+    (pin "2" (uuid 06568fae-e43b-452e-9cfc-a92c055c44fa))
+    (pin "3" (uuid 3b576247-1488-43dc-9bd3-8d41763e873b))
+    (pin "4" (uuid d6021a57-3f6b-4b8f-924f-11a5fbdd64a1))
+    (pin "5" (uuid b043fa02-bda2-491e-9f07-9b7f63ce892f))
+    (pin "6" (uuid e1ee8ab8-1e7f-4c0f-84eb-77025e968688))
+    (pin "7" (uuid 7de09799-758a-4bc2-b67e-3398be65f813))
+    (pin "8" (uuid 0f51cb54-1cc0-401a-b3e8-4f17f0f995a9))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "RN8") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 170.18 34.29 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 224d059a-8ed4-4884-bb37-7fcc62427b3b)
+    (property "Reference" "C43" (at 173.101 33.4553 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "22uF/6.3V" (at 173.101 35.9922 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 171.1452 38.1 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 170.18 34.29 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid c8b51b82-bef8-4aea-b7e3-6014fb2241e7))
+    (pin "2" (uuid 3e13e601-7e4d-44b3-8e34-a38f0e3d6360))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "C43") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 113.03 55.88 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 271c336a-a82d-4845-8072-e181db1d62c8)
+    (property "Reference" "#PWR087" (at 113.03 62.23 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 112.5962 59.055 90)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+    (property "Footprint" "" (at 113.03 55.88 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 113.03 55.88 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 8c7cc56a-f6ae-4aa1-9d68-78552dcd097a))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "#PWR087") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Power_Protection:SRV05-4") (at 44.45 135.89 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 36fb3c71-d34d-4c31-8f67-0ac4c620de8f)
+    (property "Reference" "U10" (at 47.2187 122.0302 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "SRV05-4" (at 47.2187 124.5671 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Package_TO_SOT_SMD:SOT-23-6" (at 62.23 147.32 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.onsemi.com/pub/Collateral/SRV05-4-D.PDF" (at 44.45 135.89 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid ea0fc7cd-e627-4efc-b974-65d067380c4d))
+    (pin "2" (uuid 0884524c-0f0b-4e5a-b704-6661629455cc))
+    (pin "3" (uuid 3ec32230-6213-4ecb-bbcf-a577593bd018))
+    (pin "4" (uuid 564ceeb6-6b74-4df9-93dc-33e13e1165ba))
+    (pin "5" (uuid 7e355ecd-fbcf-47bc-a8b3-fffde5c1d83f))
+    (pin "6" (uuid d04ad2d6-de36-4091-ad8d-ddb69b06c75c))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "U10") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 82.55 80.01 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 3820cc9d-713a-4690-80bc-2fbd4aaf3e96)
+    (property "Reference" "C46" (at 105.41 77.47 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100nF/50V" (at 86.36 81.28 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 83.5152 83.82 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 82.55 80.01 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6f97e3c1-3ac3-4d9b-a54b-06d9e9dae03c))
+    (pin "2" (uuid f441fd06-64e8-4c65-83d0-075167b542de))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "C46") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Power_Protection:SRV05-4") (at 78.74 135.89 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 3923d277-ef77-48f0-af5a-5c023e22c6d8)
+    (property "Reference" "U11" (at 81.5087 122.0302 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "SRV05-4" (at 81.5087 124.5671 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Package_TO_SOT_SMD:SOT-23-6" (at 96.52 147.32 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "http://www.onsemi.com/pub/Collateral/SRV05-4-D.PDF" (at 78.74 135.89 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid a7b638ea-a64c-4efb-a3c4-6cdf2b72fbd6))
+    (pin "2" (uuid 7bb68783-d5b1-4459-8085-b4d9d8c49692))
+    (pin "3" (uuid 374b2e90-8ee1-4b2d-8235-9ebb8c465563))
+    (pin "4" (uuid 4affca6d-94dd-44f7-b615-8dd30fe62d07))
+    (pin "5" (uuid 7d6ef471-45f6-4d6f-9c0b-bfdd0cd4dcd9))
+    (pin "6" (uuid c7ffbeb2-e328-462a-a2f9-9b3cc4380c2c))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "U11") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 156.21 58.42 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 3ce21b31-90bc-44af-baff-b10fd0bd92d0)
+    (property "Reference" "C52" (at 153.67 52.07 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100nF/50V" (at 158.75 54.61 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0402_1005Metric" (at 160.02 57.4548 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 156.21 58.42 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid c6629a65-a68b-4d36-b2fe-b2ec2cc984d5))
+    (pin "2" (uuid 973ebfcc-a32c-45e7-a44b-63898959844a))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "C52") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 173.99 97.79 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 3e5d55b9-1924-4177-bc20-9824bd6a577f)
+    (property "Reference" "#PWR097" (at 173.99 104.14 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 173.99 102.2334 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 173.99 97.79 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 173.99 97.79 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 733d6ecb-c39d-4d2f-96d6-877c8dd09b93))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "#PWR097") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 170.18 38.1 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 4d1c33a2-2a12-4179-a7c2-958bf4d88ed2)
+    (property "Reference" "#PWR091" (at 170.18 44.45 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 170.18 42.5434 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 170.18 38.1 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 170.18 38.1 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 7e637374-9fea-44c2-a2d3-c88ceb14fb11))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "#PWR091") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 113.03 52.07 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 5a72bc5d-9646-40b6-8c9b-893df4fe7c18)
+    (property "Reference" "C41" (at 116.84 50.8 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100nF/50V" (at 116.84 53.34 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0402_1005Metric" (at 113.9952 55.88 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 113.03 52.07 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 17cc3eaa-3256-43d8-b020-6ba5ae276abc))
+    (pin "2" (uuid 24b2bc6e-6b8c-4ad9-a511-14af170eb748))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "C41") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "74xx:74HC165") (at 161.29 81.28 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 5d403c79-ea97-4f60-9ea2-d3a5812f0252)
+    (property "Reference" "U8" (at 153.67 62.23 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "74HC165" (at 163.83 62.2269 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Package_SO:SOIC-16_3.9x9.9mm_P1.27mm" (at 161.29 81.28 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "https://assets.nexperia.com/documents/data-sheet/74HC_HCT165.pdf" (at 161.29 81.28 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid a12f6111-4e9a-40af-9f2e-592065fe0eb4))
+    (pin "10" (uuid 9f821969-e227-426d-8527-08381554688e))
+    (pin "11" (uuid 44053c92-d1df-4861-9cb5-d1ef0c4300e7))
+    (pin "12" (uuid 78862cd5-22a3-4e7d-9f96-8c8ae30af170))
+    (pin "13" (uuid 2926bf9e-4489-49f1-bbd4-3907bc60b57e))
+    (pin "14" (uuid d3df5fa1-a95e-4259-a052-51916a1c2096))
+    (pin "15" (uuid 4bb7cc47-e4d3-4973-a4f1-6d02433e929e))
+    (pin "16" (uuid 5c4f9918-d937-415a-a6b3-9564f1610178))
+    (pin "2" (uuid a1524ec5-ceb1-48cc-a092-f522a1b3de91))
+    (pin "3" (uuid 55529458-fb79-4e85-a048-f850835a7a4c))
+    (pin "4" (uuid 68ab8205-43e5-4d94-8c0e-694de4d4d8c6))
+    (pin "5" (uuid 1021a817-3be9-4ede-b7de-5b45dd41c1ee))
+    (pin "6" (uuid 462c1a7b-5bb0-4e7f-ae03-88925e749a6a))
+    (pin "7" (uuid f0c1644d-e6de-4c7e-be4b-0ae8ce79a63a))
+    (pin "8" (uuid b8acd67c-d048-49a1-8e08-e81bc7be2467))
+    (pin "9" (uuid fdd87468-b065-4a22-9d58-5dbdba0f2b44))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "U8") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 180.34 97.79 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 5eed7875-109a-405b-8956-5ba16ad092e1)
+    (property "Reference" "#PWR098" (at 180.34 104.14 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 180.34 102.2334 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 180.34 97.79 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 180.34 97.79 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid e55a55e0-2a8a-41a1-8522-8cc242a6a44f))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "#PWR098") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 44.45 148.59 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 68bc2635-2d01-42ad-8406-9a65325d13cb)
+    (property "Reference" "#PWR099" (at 44.45 154.94 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 44.45 153.0334 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 44.45 148.59 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 44.45 148.59 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 56d9cff8-6e1b-4cb1-ad70-fc9b6384b111))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "#PWR099") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 106.68 52.07 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 6a48853c-5f1a-47e2-b9fd-d6e0c8b6edca)
+    (property "Reference" "C40" (at 116.84 48.26 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100nF/50V" (at 116.84 55.88 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0402_1005Metric" (at 107.6452 55.88 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 106.68 52.07 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid fce595f9-8c6a-4d47-901f-71d414720cb2))
+    (pin "2" (uuid 462dc121-ac16-44b4-a1da-1e8add067b76))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "C40") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 144.78 66.04 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 6b69af51-d1c0-4214-b9ef-a24f2539b8e1)
+    (property "Reference" "R74" (at 144.78 63.5 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "10K" (at 144.78 66.04 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0402_1005Metric" (at 144.78 64.262 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 144.78 66.04 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 3172f148-4a8c-413b-9ae6-d187008efdc3))
+    (pin "2" (uuid 9ab9a5f5-c23c-4055-9394-7b2725dd610d))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "R74") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 86.36 76.2 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 6fd07247-1ac2-458c-95e7-750dd2ddce14)
+    (property "Reference" "C47" (at 105.41 80.01 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100nF/50V" (at 90.17 83.82 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 87.3252 80.01 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 86.36 76.2 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 1a779a99-a37c-4600-9a58-889733c73c42))
+    (pin "2" (uuid be363dff-d028-471e-bec4-b3233d1ab8cd))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "C47") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 90.17 80.01 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 6fed1d79-e38c-4eb3-a60a-1b378ceecb59)
+    (property "Reference" "C48" (at 111.76 72.39 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100nF/50V" (at 93.98 81.28 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 91.1352 83.82 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 90.17 80.01 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6336d886-d466-4990-8f00-b4e7c4f814a1))
+    (pin "2" (uuid 41d8edba-443d-4b5a-80d0-68bd9b96a317))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "C48") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 142.24 34.29 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 79f914f1-8149-4f43-a166-8d582f92549c)
+    (property "Reference" "C42" (at 145.161 33.4553 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "10uF/16V" (at 145.161 35.9922 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 143.2052 38.1 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 142.24 34.29 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 58a52685-fcc0-45ef-9a8a-01efcd2c54b9))
+    (pin "2" (uuid 7e3e95f2-ede6-4b60-9f52-0c0d9cfc6efa))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "C42") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 180.34 93.98 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 80410ceb-0860-4323-9faf-d707ef7db96a)
+    (property "Reference" "C54" (at 186.69 95.25 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1nF/50V" (at 181.61 102.87 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0402_1005Metric" (at 179.3748 90.17 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 180.34 93.98 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid cb27ba9c-8f04-4184-b4cb-d6c93823c652))
+    (pin "2" (uuid 33b6c952-062b-4e5c-ae31-7deddd7fa336))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "C54") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 74.93 36.83 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 81dc43f0-0fd0-490c-9932-0d8ceee9c253)
+    (property "Reference" "#PWR085" (at 81.28 36.83 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 78.105 37.2638 90)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+    (property "Footprint" "" (at 74.93 36.83 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 74.93 36.83 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid c501cad7-a4aa-406a-951f-7f361d946f15))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "#PWR085") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 36.83 54.61 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 84ef773b-c155-44dc-9b98-412aeab3594c)
+    (property "Reference" "R77" (at 36.83 58.42 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "NC" (at 36.83 54.61 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 36.83 52.832 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 36.83 54.61 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 5af17df0-24be-4041-8fb7-4cd8ea6984a6))
+    (pin "2" (uuid aac823d5-d4fc-4346-94ba-f532cf536e0e))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "R77") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R_Pack04") (at 110.49 88.9 90) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 8defea3b-3932-4bc9-925f-ff84a3ba386f)
+    (property "Reference" "RN7" (at 104.14 90.17 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "470R" (at 118.11 90.17 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Resistor_SMD:R_Array_Convex_4x0603" (at 110.49 81.915 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 110.49 88.9 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid a102efde-9e3c-49c6-b9e0-3feb4c108c9f))
+    (pin "2" (uuid 0919e44d-9377-48d0-af72-05eb78879dee))
+    (pin "3" (uuid 1a7261ce-aa21-43cf-9ab5-94792babfea9))
+    (pin "4" (uuid 074d489f-59f6-4fd5-a3c9-2fb3cc75cb1a))
+    (pin "5" (uuid cca75966-5bb3-4f39-8751-3265eded2f0e))
+    (pin "6" (uuid 2c78e36b-b812-429c-85f8-0fc3fae2ee29))
+    (pin "7" (uuid b336cee1-1094-4db9-bfba-ca60e241187a))
+    (pin "8" (uuid 34c3c378-d5e4-49c5-babb-c885928710d4))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "RN7") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 36.83 52.07 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 8f2c7c3b-611d-46eb-8588-af0477ac7a54)
+    (property "Reference" "R76" (at 36.83 49.53 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "0R" (at 36.83 52.07 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Resistor_SMD:R_0603_1608Metric" (at 36.83 50.292 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 36.83 52.07 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 2ca3fe1e-0c3b-4170-8031-5194110bcfdf))
+    (pin "2" (uuid 3893eebc-f365-4c53-a468-5e5302c87b92))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "R76") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 93.98 76.2 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid 90788731-bc02-4f8e-9431-a7ca710cb155)
+    (property "Reference" "C49" (at 111.76 74.93 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100nF/50V" (at 97.79 77.47 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 94.9452 80.01 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 93.98 76.2 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid e3957d58-0a02-4fcd-a8e2-6ea136ddce56))
+    (pin "2" (uuid c3a3f072-b593-4992-a46e-bf451eddd334))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "C49") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 73.66 72.39 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid 975786bc-6b99-42c7-8192-b1356f3c04ad)
+    (property "Reference" "#PWR092" (at 67.31 72.39 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 69.2166 72.39 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 73.66 72.39 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 73.66 72.39 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid b701a0a1-16a1-4274-afd8-e6935b2110b9))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "#PWR092") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 161.29 106.68 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid a5455fda-a6b0-4d58-a797-b8e063fb41a7)
+    (property "Reference" "#PWR096" (at 161.29 113.03 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 161.29 111.1234 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 161.29 106.68 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 161.29 106.68 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 96e3e964-fd32-435e-9a9c-14f9c11afdd5))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "#PWR096") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 152.4 58.42 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid b1b55a33-1c4d-4f56-8f35-212f34256ae0)
+    (property "Reference" "#PWR095" (at 146.05 58.42 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 147.9566 58.42 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 152.4 58.42 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 152.4 58.42 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid bf0f9ea0-aa20-4274-8936-b8343a48fc07))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "#PWR095") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 78.74 76.2 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid b6481855-5a36-438c-a236-0e478a46f37e)
+    (property "Reference" "C45" (at 105.41 74.93 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100nF/50V" (at 82.55 77.47 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 79.7052 80.01 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 78.74 76.2 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid a375d8af-d6e8-43d7-9ffd-b7f63ad2f5d8))
+    (pin "2" (uuid 73355a95-f8eb-4fc5-a458-855869a85424))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "C45") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 74.93 80.01 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid b7b5f8ba-a839-4ce6-aba0-6b6d84772a3c)
+    (property "Reference" "C44" (at 105.41 72.39 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100nF/50V" (at 78.74 81.28 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 75.8952 83.82 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 74.93 80.01 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid eb36b756-277d-494a-9254-95a631273ac0))
+    (pin "2" (uuid bf2cc876-4179-4f9c-acaf-b251647c8b57))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "C44") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R") (at 144.78 99.06 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid b8088afa-56f7-4d53-84ca-c379c2d7c583)
+    (property "Reference" "R75" (at 144.78 101.6 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "10K" (at 144.78 99.06 90)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0402_1005Metric" (at 144.78 97.282 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 144.78 99.06 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 15f61f43-0bbc-4212-b320-e8c7da1b730c))
+    (pin "2" (uuid da5250a7-ad09-48b7-b239-75f9e115e9e2))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "R75") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R_Pack04") (at 43.18 77.47 0) (mirror y) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid b86eedf4-5da4-4763-bff8-01d111c1c8ef)
+    (property "Reference" "RN5" (at 38.608 76.6353 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "4.7K" (at 38.608 79.1722 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_Array_Convex_4x0603" (at 36.195 77.47 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 43.18 77.47 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid f54827ba-397d-4c4d-843c-4a1efde3328d))
+    (pin "2" (uuid b826eba2-fa8a-4908-bc84-28bc6c0ab1ec))
+    (pin "3" (uuid ed43bb56-4def-4e1f-b5b9-9b0ac42ce609))
+    (pin "4" (uuid 99bcc10d-0eb9-468d-8ed2-71e52a39fa8c))
+    (pin "5" (uuid 6fcec107-3f69-4650-8f9d-0067cf489d06))
+    (pin "6" (uuid 0cc81087-311d-4320-99f9-ea4b70c4fa21))
+    (pin "7" (uuid fe65adee-c2b8-4c76-b6ad-c26bf4550ad0))
+    (pin "8" (uuid 3d565ba4-cd90-460c-b7f4-69b6b610d061))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "RN5") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:+5V") (at 142.24 30.48 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid c0b580b3-401f-49bc-ac77-81970e15ad1a)
+    (property "Reference" "#PWR088" (at 142.24 34.29 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "+5V" (at 142.24 26.9042 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "" (at 142.24 30.48 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 142.24 30.48 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 5fd52cc5-f864-4264-acab-dbd8210f3c78))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "#PWR088") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Regulator_Linear:XC6206PxxxMR") (at 161.29 30.48 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid ca31b345-9553-41c2-b4b9-dc359535f189)
+    (property "Reference" "U13" (at 161.29 25.4 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Value" "XC6206P332MR" (at 161.29 27.4121 0)
+      (effects (font (size 1.27 1.27)))
+    )
+    (property "Footprint" "Package_TO_SOT_SMD:SOT-23" (at 161.29 24.765 0)
+      (effects (font (size 1.27 1.27) italic) hide)
+    )
+    (property "Datasheet" "https://www.torexsemi.com/file/xc6206/XC6206.pdf" (at 161.29 30.48 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 266da9a6-d5dc-4d98-8aed-920f5f32d847))
+    (pin "2" (uuid 5e8d885a-5c14-4c29-b86b-592d15751c09))
+    (pin "3" (uuid c51a3f78-f4cf-41bb-9a3f-e3dc82b0f13c))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "U13") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 78.74 148.59 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid d65ef2be-5e3f-4a21-a3dd-1d25a11a3a46)
+    (property "Reference" "#PWR0100" (at 78.74 154.94 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 78.74 153.0334 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 78.74 148.59 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 78.74 148.59 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 68073dc1-724e-4a80-9de2-982c8c0a8add))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "#PWR0100") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 97.79 80.01 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid dafa1b71-1b75-4f1c-8de5-08d99ba6cb11)
+    (property "Reference" "C50" (at 111.76 77.47 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100nF/50V" (at 101.6 81.28 0)
+      (effects (font (size 1.27 1.27)) (justify left) hide)
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 98.7552 83.82 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 97.79 80.01 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6d81d104-66d8-4a47-abda-af227244edd0))
+    (pin "2" (uuid 2b756a79-ceed-46b0-b8b6-470e1998dfd1))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "C50") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:R_Pack04") (at 59.69 77.47 0) (mirror y) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid e09d8785-8d77-449f-b04a-73900395915c)
+    (property "Reference" "RN6" (at 55.118 76.6353 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "4.7K" (at 55.118 79.1722 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Resistor_SMD:R_Array_Convex_4x0603" (at 52.705 77.47 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 59.69 77.47 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 6d88895e-2e0a-4e4e-b4cd-89520a2a567b))
+    (pin "2" (uuid 2dd2d177-2a5c-490b-8107-fd1b87abde33))
+    (pin "3" (uuid 3ff9e499-8b14-4e86-a160-9fbba634fe17))
+    (pin "4" (uuid fecf865a-cd09-4e18-a7a1-450073140629))
+    (pin "5" (uuid cf491194-9237-4bc6-8b7e-1b929a4e8bb9))
+    (pin "6" (uuid 48317c5d-9cab-4c06-a536-ae8b6d826604))
+    (pin "7" (uuid a062fd97-2b93-4fb2-9161-e59c97725bc4))
+    (pin "8" (uuid 8783b181-4139-4ed4-a256-4c40f4a4caed))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "RN6") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 161.29 38.1 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid e36fe0a1-30d7-437f-8771-ac8d912c2247)
+    (property "Reference" "#PWR0135" (at 161.29 44.45 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 161.29 42.5434 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 161.29 38.1 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 161.29 38.1 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid b8272b06-9d1f-46e5-a80b-7688f6f1bf86))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "#PWR0135") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 140.97 99.06 270) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid e734535e-c409-4b73-a88b-fa0c79f34f9d)
+    (property "Reference" "#PWR094" (at 134.62 99.06 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 136.5266 99.06 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 140.97 99.06 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 140.97 99.06 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 07c81ee8-7744-41c4-bcc4-0704ad3210ec))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "#PWR094") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 101.6 76.2 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid e78d54ef-9be5-4ecf-943e-2cebeb6a00ce)
+    (property "Reference" "C51" (at 111.76 80.01 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100nF/50V" (at 105.41 82.55 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0603_1608Metric" (at 102.5652 80.01 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 101.6 76.2 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid d6ea7969-6fa7-4d02-8b0f-e459b35c35d8))
+    (pin "2" (uuid d97d1871-5e93-4a6d-9979-5334ef40ea39))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "C51") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 31.75 40.64 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid ec933ab5-0c20-4c0d-bfdc-8239ce8ec515)
+    (property "Reference" "C39" (at 34.671 39.8053 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1uF/25V" (at 27.94 44.45 90)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0402_1005Metric" (at 32.7152 44.45 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 31.75 40.64 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 8eca094f-0c48-4f1a-a4e7-9bc506bc9a30))
+    (pin "2" (uuid 677dbae5-6041-4fe6-ab9c-5fb47247ba69))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "C39") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Device:C") (at 173.99 93.98 180) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no)
+    (uuid f6cd5a02-887d-4bd5-963c-f0a7dea6f7c6)
+    (property "Reference" "C53" (at 186.69 92.71 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "1nF/50V" (at 181.61 105.41 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Capacitor_SMD:C_0402_1005Metric" (at 173.0248 90.17 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 173.99 93.98 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 44514180-b3bb-47f9-892d-b04afd1d54ce))
+    (pin "2" (uuid b592e221-8f23-4f0b-ab0f-d26c55db3358))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "C53") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "Connector_Generic:Conn_01x02") (at 99.06 38.1 180) (unit 1)
+    (in_bom no) (on_board yes) (dnp no)
+    (uuid fb8bc4d8-347c-47e4-b394-e8f5a35e6073)
+    (property "Reference" "J6" (at 97.79 33.02 0)
+      (effects (font (size 1.27 1.27)) (justify right))
+    )
+    (property "Value" "Conn_01x02" (at 100.7622 33.528 90)
+      (effects (font (size 1.27 1.27)) (justify right) hide)
+    )
+    (property "Footprint" "Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical" (at 99.06 38.1 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (at 99.06 38.1 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid c0c5eb22-359c-4a98-b69d-4faefea1ea17))
+    (pin "2" (uuid 83643ffb-6fde-4fcc-a387-8b961a042ab3))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "J6") (unit 1)
+        )
+      )
+    )
+  )
+
+  (symbol (lib_id "power:GND") (at 142.24 38.1 0) (unit 1)
+    (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced)
+    (uuid ffacddfd-ae71-412d-ba98-db5dd2cc6165)
+    (property "Reference" "#PWR089" (at 142.24 44.45 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (at 142.24 42.5434 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Footprint" "" (at 142.24 38.1 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (at 142.24 38.1 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 08d35a3b-85b1-471a-9281-62ff64b95fb1))
+    (instances
+      (project "new_io"
+        (path "/a6aa5d11-2e46-4aee-ad99-9b7d46a989c1/0acd3522-6a68-4f9a-ae0a-d0189b3bb895"
+          (reference "#PWR089") (unit 1)
+        )
+      )
+    )
+  )
+)
diff --git a/QT-APP/.gitignore b/QT-APP/.gitignore
new file mode 100644
index 0000000..f655b7e
--- /dev/null
+++ b/QT-APP/.gitignore
@@ -0,0 +1,55 @@
+# C++ objects and libs
+*.slo
+*.lo
+*.o
+*.a
+*.la
+*.lai
+*.so
+*.so.*
+*.dll
+*.dylib
+*.exe
+
+# Qt-es
+object_script.*.Release
+object_script.*.Debug
+*_plugin_import.cpp
+/.qmake.cache
+/.qmake.stash
+*.pro.user
+*.pro.user.*
+*.qbs.user
+*.qbs.user.*
+*.moc
+moc_*.cpp
+moc_*.h
+qrc_*.cpp
+ui_*.h
+*.qmlc
+*.jsc
+Makefile*
+*build-*
+*.qm
+*.prl
+
+# Qt unit tests
+target_wrapper.*
+
+# QtCreator
+*.autosave
+
+# QtCreator Qml
+*.qmlproject.user
+*.qmlproject.user.*
+
+# QtCreator CMake
+CMakeLists.txt.user*
+
+# QtCreator 4.8< compilation database
+compile_commands.json
+
+# QtCreator local machine specific files for imported projects
+*creator.user*
+
+*_qmlcache.qrc
diff --git a/QT-APP/APP1_Taiko_IO_Setting/APP1.pro b/QT-APP/APP1_Taiko_IO_Setting/APP1.pro
new file mode 100644
index 0000000..1d10787
--- /dev/null
+++ b/QT-APP/APP1_Taiko_IO_Setting/APP1.pro
@@ -0,0 +1,47 @@
+QT       += core gui
+QT       += serialport
+
+greaterThan(QT_MAJOR_VERSION, 4): QT += widgets
+
+CONFIG += c++11
+
+# The following define makes your compiler emit warnings if you use
+# any Qt feature that has been marked deprecated (the exact warnings
+# depend on your compiler). Please consult the documentation of the
+# deprecated API in order to know how to port your code away from it.
+DEFINES += QT_DEPRECATED_WARNINGS
+
+# You can also make your code fail to compile if it uses deprecated APIs.
+# In order to do so, uncomment the following line.
+# You can also select to disable deprecated APIs only up to a certain version of Qt.
+#DEFINES += QT_DISABLE_DEPRECATED_BEFORE=0x060000    # disables all the APIs deprecated before Qt 6.0.0
+
+SOURCES += \
+    clickedcombobox.cpp \
+    main.cpp \
+    mainwindow.cpp
+
+HEADERS += \
+    clickedcombobox.h \
+    mainwindow.h
+
+FORMS += \
+    mainwindow.ui
+
+# Default rules for deployment.
+qnx: target.path = /tmp/$${TARGET}/bin
+else: unix:!android: target.path = /opt/$${TARGET}/bin
+!isEmpty(target.path): INSTALLS += target
+
+RESOURCES += \
+    images.qrc
+
+RC_ICONS = icon.ico
+VERSION = 0.0.0.2
+
+QMAKE_TARGET_PRODUCT = Taiko IO Setting
+QMAKE_TARGET_COPYRIGHT = Analog Dragon
+
+TARGET = Taiko_IO_Setting
+
+
diff --git a/QT-APP/APP1_Taiko_IO_Setting/clickedcombobox.cpp b/QT-APP/APP1_Taiko_IO_Setting/clickedcombobox.cpp
new file mode 100644
index 0000000..256e995
--- /dev/null
+++ b/QT-APP/APP1_Taiko_IO_Setting/clickedcombobox.cpp
@@ -0,0 +1,20 @@
+#include "clickedcombobox.h"
+
+ClickedComboBox::ClickedComboBox(QWidget *parent):QComboBox(parent)
+{
+
+}
+ClickedComboBox::~ClickedComboBox()
+{
+
+}
+
+void ClickedComboBox::mousePressEvent(QMouseEvent *event)
+{
+    if(event->button() == Qt::LeftButton)
+    {
+        emit clicked(true);
+    }
+    QComboBox::mousePressEvent(event);
+}
+
diff --git a/QT-APP/APP1_Taiko_IO_Setting/clickedcombobox.h b/QT-APP/APP1_Taiko_IO_Setting/clickedcombobox.h
new file mode 100644
index 0000000..f8d27b9
--- /dev/null
+++ b/QT-APP/APP1_Taiko_IO_Setting/clickedcombobox.h
@@ -0,0 +1,21 @@
+#ifndef CLICKEDCOMBOBOX_H
+#define CLICKEDCOMBOBOX_H
+
+#include <QComboBox>
+#include <QMouseEvent>
+
+class ClickedComboBox : public QComboBox
+{
+    Q_OBJECT
+public:
+    explicit ClickedComboBox(QWidget *parent);
+    ~ClickedComboBox();
+
+protected:
+    void mousePressEvent(QMouseEvent *event);
+
+signals:
+    void clicked(bool);
+};
+
+#endif // CLICKEDCOMBOBOX_H
diff --git a/QT-APP/APP1_Taiko_IO_Setting/icon.ico b/QT-APP/APP1_Taiko_IO_Setting/icon.ico
new file mode 100644
index 0000000000000000000000000000000000000000..f3d4a85cbe5e5d3fc57fa2119d5a56582012fe3b
GIT binary patch
literal 1081406
zcmeF43EW-Nx&PDLG$m41O;r^QRaaG8RaI3*Rn=9uHPt+%s39U^o`-PVwqlAg5<~<s
zhKMO5f(RlaA_&q5GLeV~Rn2w%_y75>_IdBhcFy~rz4mbSIp^8=oUDEJyU!lhde-xM
z)-!hM^f~#*_PI_yJ8f|GDxFr7{S7$KSw3C<d7Q7EI<4~0#{Rb+upY1;upY1;upY1;
zupY1;upY1;upY1;upY1;upY1;upY1;upY1;upY1;upY1;upY1;upY1;upY1;upY1;
zupY1;upY1;upY1;upY1;upY1;upY1;upY1;upY1;upY1;upY1;upY1;upY1;upY1;
zupY1;upY1;upY1;upY1;upY1;upY1;upY1;upY1;upY1;upY1;upY1;upVgZflDvF
zw95q-T+pL`|NiTqbka%RKk~>UH|^D{*A~0&w%b;F?X}lVhsbvL;fJ3pp8<y*cGy+&
zb@(6t@Q2$EIN*R$`|i8%eS7Y?=h!{=*kkPOyYD`3mtA%l&*wk?^FJTkX{Vhg=;wF8
z``u$4mursW+`aeSd(8g(?>}1ZbLYVaA3WlZfBfUMa_xa~k8=+_^w7Qs9(dqhyY9N{
zw)^a}&zACi^J9)VW|PxTKYfEg{pn9@Tzv7x-Q}6vp5Jz?2doFI2doFI2doGFuLr<L
z!S$5|*Vh*O+(__xQ^C{i1!MclXP{vCO@iI`{r0!N9WPirP4N3o`79QU{z$NTnH>LA
z@H?vKN92Z2<k>!!=UV#v-~WDrJlm@~@4WLQc|PQaJCPfXIO2%@B17yWa>W+%UK^i!
z>Z$9CoUoe630?oMH*C*(z<R)Xz<R)Xpm}=WiYu<@{O3Rac~x1ruP1Bf?+d2y(7Si<
zlLZfl2xg8FoP0`fbC&Ec0n_V=<$2#5c?H=8IYHicy2uG*_uFs35h4>@D4&Bw_SvjY
zpFSIkJhaAz7hY(xLGw%ldlTyc>jCS5rtN`CF1e(WtZ7#{_Sj?B72Wy9f@24XUVNb7
z+@127ENkBd&5rMB<p<;g>8qvESFcK6jS+pwP_cEKe$YV&Z6`L34bD9C%r!2$=pvH~
znsyf1i&+m?4_FVBy9Y#P-}$Vw&gvofzOH<>0i(nYKTOuOlLWgKl|e6`7K_XFd-Mik
z3z;dlhS8!s8F<uDNA(i>!iL8mfBc%FU+E@tLAi;>p3Zu}dcb<XdZ3|t;PT5a?{x0D
z=XMtx_8OwM-$Fj83eIDfpDt_F56gy=t@J$j9>_S%lW`a;wv~Z>`}W;ObOr03a>^+^
z1`HS=mCtRn9<Uy;9<Uy;9;mGcWF6UA{L@yEb$!o%{rdG1|M@FqO+P^}f3f(?*WKT)
zmGC{}UB#zhndo9>%6Q!>J_V<XOt6K>Zma$GfB*LiwNZebWj$a$U_D?x&<Z_(f8NO_
zpWIz^_~8BFg7rhhem}!(_4SP_2*LhpzriLWdV(?HdwH(d3$~S*gjK~?!~6(ZVS?K`
zS`SzcSP%TG2hKnL{7z!KUqRM}tDbn`iLzAO>oV~>pMfs98h+UE=8**$OVJH1k#Qd_
z`3z1bpMuDJ-GweXi+`cb6YBx%0qX(lfhOt!(fxK79>0Rvg|`r&^8TXJpGeHQ;d*o7
zdgyqH{5MDBfuTYp2Z=nen%IB3Nc>?F%>a89>jCQl>w(tjfy*wttdr!T>-1m$^<OIs
zPZ##S&oJTd?}Xxm{jPQ71o0pEMC8LslK1d*(GzWa#u;aH7F$7UOdNYl>jCQl>wyOD
zf%DEgZ*B42>n(X@#)=K!*7$YK57_9kllX$XDYSI4=moa3e1#3n80^ul2doF0vIk_H
zzrMtM9V>i#lEmIObq>8o$I}LW{!hh^@ExJCA(G>1r-1_pT0B8haua(g>jCS5viE?*
z<o6VR?!N!ReAf9En`dkNLTVvM9Ox&Kb6|nwAG-Ru<Br=w>`j(ypzI98p3i!~dZ3|u
z;4gpq%W9GbwwL(ujTL|WrH1*fW0x<h-aur5Wuh0DEj0NT@h{!#>Z`AA=s9K&Z#`f=
zU_DTl9+0@K6(rZ|PLkj4Ch^T$#M-N@SWxtH$r?10HE1OM4w2-!i6ove62HgjoO8~J
z#Ahv%JjIddsiUi|x+)qxcyKgy=ur2${`%{qn{U3k?K6D%@V38QbImo8U|1w;+DLLC
zMIv)WVqb~G7cLTfi$wPwNe;wF>@AV_R7N6)6|&|ox^F}7C$^`L#9v^#&}zT4&pvxS
z@fRq|G_vQg9<Uy;9%zUj5WY!Ho=t?0_Lo@gSB0;(j2|DEF8S>vsR!&ZSK`njF!_!<
z?uf>Y9UD!aJUM#pwb!Dz-+nt<ym)c6WXY1~gAYE4{`R-OMSuVM-=ly0;~&xg{LlYH
zpM3I3^uPc6ztR8ufB!EE+4$Y3pML7D!S$9cTNZu%@yF3eAAJ;k_~D1q(xpqI_uhLi
zTC`|U^yZsyMlZbZLNsB*glP2W(Gl{5<V}tw?lO{bbn=4u)JHOoEg>tACsO31#iA1!
zExCqvr!G`OOgwu?>jCQl>w!A;fUGlDrB1xq^v4PRToSSdEBkN2K*0rv@2t~Vn~xkh
zGMYGXVl;E+%;=qW-f@@?o`bnya3gNW56B?MB*+TyzWZ)8ckbNi`RAXH9(w4Z=!P3^
zaQX>!3X+G1oIFh_8_0MsliEeIB%bgul6!Cy(Z_VI)AX|2S`SzcSPzt{2c&LpXIblR
zEd232;ghWOo5FuzY!z-DFL7fI=We;>7Kib(XU~onE?nr=(5$ON*XNBW6U3hx*#?~g
zI*j@A=SS10Pmk`u|9)qG5dC>1cArS}=}jXSpc4?;_CE1p*<JisS1r{<w1=@CupY1;
zD5wX>%_DZ}-wHn*g<Zew>-P4ZPyD|ksUHya@83TfHf&h*_~Va9ufP7f(~YzKZDov)
zV}32)Rd?|I`|n5d=FM}qg?sL~ClXmPI^l#9B9Rpv+Lj=4z%sG(Ocx)DGbMgt18Ptd
zH0|s*)&tf9)&q6xfzwVqZEex<Q)g$A@WF<&>q}0dNNl>1yhn8Hwbw>ZJn=;I#v5<A
zH7xda+w$uH<O1ZW1q&8LFTVI<bobqNN8%qE9ewoCk>q%c#O~fux&r(JBoFmGu?Jl%
zK9yUFuZQIns2gXp8(R-p59HAU;tSTfPoF*;$$IB6qT`<l-)nC@U8cY3+8#f6eA{Ns
znBnyI=<aQ+e-9uN;E#w8;!{sO<zzB!E{&!m5FOZ3v2{EkvgNL#M>5+$9*oGYX+2;)
zP*@L;FIDR7Z6+~lLuH-Q5c&5N?}>dIGiHqQwMP$aI{f-$eXUP`-z0VeVkL-0z{jvr
z<N<60;tM%R<bXp&$FzE3lhtlyJzzaxJ&-{UNZffh!ToI|=Ic(;my@Tbw0c?m^u!-4
z5`QeWzJKMFS6n=u;eD-WTmJKiLqHyQ`st@#9t5cgReHZdbY%Dlh#YXD_&oH?U|QNG
ztOu+ItOs)I0m0DjM;vj)j*=H<jNoc%{rJgSgUuNG{j<+L>tfRk@5_(lSv(=*Opb)V
z{`IfX0}njl<UVp4AqSRKP8B&|w)o7PCpn&a{`t>;&TanMg{=py2doE@^uSqXoz>~g
zGtcZU{!2TG{gS-ArOVGp%)P`JIG;Uy#>k(8j@UNq0ptO47~wl0e)ujIf%vGDQWg+7
zV2;Qt=Sf^-Psy!hF#|~$m7QxnU_Fp&51e}Hso?%jg8Ss_DHZO^^SIo&==I4rL++VI
z&81@~U0e^4-;f+dLnT)-F`Z@1OC)l@Jdp$bWO6{J?947^JzzahLl1~w(h9;Gw`aXC
zYwObBKI?q)%#yEu+_-Trm!9eMi^I-lyAyT-;ta{@K+S`)=><d%SRishf61S<ro;}K
zKA;BPWv5sVSPz8tz!_(p(N%1aTL{LED$9DGm~VXc<=LFSKKXME^Z$v&^g~vkX2bTR
z?}IErje{XWhPb?rW%3sg9mSjCCwRR03HG@3(o4f8xBbd`z<R)Xph6EwF4itm_wD;)
zL#GB`DRTCZhll*IciwrY)9p7i=EpG{I|lg&z$EhF#Ov`;8wh{*mtTH4dhWUBoR8zA
zNt2={pM28gASP!KwR*@?$cKGC9H$Ne=iw_){2af3>7|$4^|&s!a_at&)1UjIFXuV%
zvFEws&zclx8{vHVoc^S~qUgX%lXpnu;8&%V!l9D?U}dXAT!E3<A?pF_ftq_@z<>eN
z;al^-0}s4R@b<%c`$x0ZC(j$T<;WG^Ecy0)%mhPuFY@Apuhh+<E)aMFMq}5&ZylX9
zb$aOw^5Rk_kQ_zS{iW_6pYzT;&)Gt-hw#A{BL1NUQT!O+^*3CDk6x4Ob06-<eYro+
zL45;q_w#%_=QGbd6TSNCtM2)E4`c-1tC?g3#*G?`_uhMNBzb&G6GI^JEmI}m*3MFI
zs7uY0-A=R~upY1;kRFiQ@12C_cNd-F$zt=Yd)^-G`qYtq<dH|*db1JMh?Snv$9b?2
zOk^ERJOcR6`;q5<#E21*)QNNJONsY#m>$P+#b??$Mk`jwTd=#<PyDy>?|RQ_&&6?m
zgRCHOq>~kHy6L89)TmKTMo{^H_gC4#@1IKjSLS0p`>a{BT&-qg)OyRxGG{&&JKY$O
z0X7qV9rFz^&Tc(mJ<wqfi2bm$_&V*k=bn4csy7cqx60abw$#jP)Q$Bn_=e6Ld_cec
z;DZmk+ymqo1RoVc6*J>l>wm8mzsqu-|LnT2vJ3Bve1k6Gnrp6c{eta**nIknexv^y
zZ9{i6cI?<lu($5E0rAsWCiMk|N}TT69Zr5b!Fs@Ypk;eN{D(G^wabKh=I2MpFTMuO
zmk--A>#9cBcuuei-v8EHZ#n%pafhsV(Ubc)uljYx`#4rBPWo;9oJRbv@8dr^$LI&&
z27!ElTtL6kfAk~z5&9LGpb=<-XXJw{LtX)VRO=~EOaAR8qR%^3<oj+d%i!$Atp}_J
zKGOrjgIAaQ=vRx*ux`G6!k-+^pEhlp^Cc@gkLUTwAw=zZat5Qjzu|@(BB^=cuwJoF
zF<!qb-ud4Z597zGeb@6Ft@YnW`-OM#kH`1*JX&NZWCHs6vBw^B{Z4HL#-Ysgf?S9`
z<BmJ-h@|FqJ>`H;MXxtQ{APdq875!{tOu+ITB--Gyz<H}!jJk8M_jM9iRdPsE_}|M
zIS%*By4D9@SbM(y`s;3Of8TxgMbdxHwhd;f9X^g<eD^U<_Z7P<ogY6IKUcpuN~`a~
z^Xh)Jww7~{1?X?Cfo}opYsLegg8B33msUpr4WZLQcA+K_IjZV0??lJ8Ok#OPN&c=4
zTZ-Y?%UTau4|I|>YA4AVvbosTCkij9Oa30I6A+CYInw!0m(j+ncu%c)a0S0L#e2mc
zU7Pw?=Hpkjea`p)R_*uxaetrRHqu9*z1lnL-;=cZ{`|)GCm<$|al(&s%9JS)F^gr>
z4=8PsPXIedz48i4Ob<4J)8!e=CSbT=J<tL@AhpGN{NWFOxKQHw3$M$EZC~ULXV1m&
z8$MX3jTm<H`NS3yV|Ue6S2-ViaK0m~SM2gJuD$(^{^sMGe{DV9sBQdR^n0aN-%<a@
zcYk01?jPsx{&*n|3?4k#`4*B70lF(w+$eb*@DUKZd?dR0!u0_%CqI>V!6_0ixUJ<7
zYykkUS8T~15E;LV<ObPQ{E%K^&KIe71oy?a(CIyi1uqNk^Bk-Vu{}`#<+j^yizN2Z
zt*w0wiDORuyN^S*Uw_?%KRzlCpd(;x7+>u0=yb@D1pbzR9+5rYeDlp{(4awesZA`l
zhz}*t$JG)mXmJ89i4gYE&DsMeo_ONA`|rR1F!AsEsA$}md%JuvWx;)H4dicw*OL2=
zxHIDL6es+3zQ3;Yaoxuk|G4efANzF-bd2Jy%5|KFujX~vUFY&0A_Ee;QEyoQ-2}8r
z+$*&#ikz?9OL7U%6rZ5Iq~E$WD?haNvL0xK9uQu)g4p-=6aT)MMe-5W``|wLWdHWJ
zztx?mg84iLe){9bk9YcD{Kk^_>?y8TTON#WZ!F@tU+uff1K0_!z4lrstG@BZ8+Dfj
zkOPQ!#CB11J|Wf#vR)W2I=l5+flt~yS`Rc^4@eCC2IT86GNupQKl<pST`XL^abMT@
z@NzJpb-u>n>l$D2!~Y(~2|dT!#=w0YC&rO|S{>i`*y?vZPtPSE(NL-Xi~NdSpq~DN
z&@nVz5B~tx4Tl_Z$N`d@VTESnkM=&+1I^e2!pl~WIm?>Au>5`CKJ`(F!NR|)UYpwU
zSvQeqkM&%&b-vH@<NN-1A0s$!pT_6|9k+O^W2@uH-~D|(Uu6dL0>g(7cln2?eT1F9
z9yS8>0n}4Kh7}!sVRix553D1kzJciinh`MUotmZx#J9eu=<Tj8(#|jS$D><sz179>
z)dTn8#qdVzusr|#^UjBl^&9+KdAQHxmDgL_7&u<faf-_V)H=HBuDhZcGiEqBm$iA(
z8}bJ^vd%i|tcV(zMcMU4=9nS2#NE$7|9tZcXd1+@7ioqb5dXEVhaZ0UZ)J{7FNz;v
zlO#TF?%cU`Sr38x_-m1mhgff7zTww~`-baT$_y$y`mz8q`$L8dadsv0L)61Q0PW+y
zN<6K|`-R8>|B4Z~LTrm`Gy~tXcd#C4^d9KfuU`+z-Ag=wA@zC5RRS+$4OEZy4{LpD
z;!d49)#Zk-WYbq(t-L!+Jg{rEmVDvUQhXm-lYGR)jpAF1?W^cH!9DN3`|e2A=7rQ6
z5?kM=5<@&$?0wtGyIWnsMh6gk{)X%US@U-i?B7gshCIfc%zNF>8iTq#)Mq1Ry2wrK
z`ou+1SB<s4uJgfTALrvd+VHxy@H*@9j?<I>U1?8q3!oF2Fkym|PmA^wAkQH&gVfB-
zn-_3>atDg-Ps(zi+`S<gs6DjxK!f(cIp>^%kKZA(7JsLRxi0#J==R%hk3RU|gCb$y
z*%io_&e{qe1F=1};lA==<-z(r-e!#lcD>e<C!i^R+$+%-$B;>p1@P5pO<r`pLUa!=
zzW8Ecz5%lC_(XCPj56QA1_cs(?1t+BS%a@8dAf$ndOY{M{Srgq^qa&$73K5Hec)r{
z;l-bC*sx)a_rhD14_9h^o~$x~&$Dg6^>91uG56`t-;dK9e}i7JO<^0rZ=ak~Ma?1V
zR6YFg!;$y|6=D+*J~3PBdHh!VZo4!bL$wFC9%z6b5ZzuU!Tv3Z@bN>}k6+QV&pumN
zu5@^#`tegAjhb%Mg!gej&S$gc?{+<t5wf5Gl?_xMz;|jElXDn-R#83z#Ke&ILhSXq
z+XTcnaM{5JAN(iL1z0Vi2EY@0#K!3XsoB$2a&jKJ>#n=z?&F935M4Wbs)$W-|DAW<
ziN=i^=kyKmO~rk9XZ(`|kG5+V)@MxvN~ivHIi|EsOHPXCo_ns%S1@m#0I~*kk4`%2
zq(b5Z#2zqC>I(N1*}ZWXtUamqKnZ(5{A)W&4$hUu&t@n&cJj3Kv*thZ%rjlCvAlT_
za)shP@ly{z_@K+dkL?tG3IEhq_m#K$$9+C)`-bQBrU9Qu{rxx%L+9wX$S<fd19{Im
zYy$Ws6p>3<>;ZGcH+egecPu`jgt%glRQ?_iEbb(7^aj-C%oF#yHaua>m@$Ru`W5%_
zSHAb&dn3)&<MT_!c>kF4cKw@vx7KjKOf(Ru*=pa>1@OUFkT`yPYx9-?xIQ%xMW2|v
zUx36TFO!(WW6@ofpWE6KS`U<`2PD3&lhothN&Nd4<&FK=*vV^}H}7H1k1lfI!i6qh
z4>?qHz3*dsC4LEij~_1+&$nkW8ANHI5}hi2`>lT-^ME`8<gBJ{M&29q5dT0~TjZ)!
zgm?Yn4}Z8-Y6`Dh9`0&SVm(ma9uS}5t`gdJs>si|`uDTuf8>!z@@6&e`p6deBHe%g
z{h!IlALpC#@5(dvxV470jX(oFzQ_0V`TgU_0LbEl1`Tp@0PzBOZ_G*VnfDq)a+FMy
zJOLY)m+RV-Sr62|2c%~1suJ6GtIWsT^7-ILaQ4|}NBG<2z2@io*f&{gNWP*rKPaE?
zv9J8lTEq5MqXDJ=_?*CRpICnE_IYmT0<it%tqTxc<^pt@;`dO0Mr%)CJy5b9khmFa
z{gd*P#hK&S+>6NHNBjV}(9mnDtrOm^d`|aUjo;h*nvCPqfa1T-2mQ{RVW0dL<i8>|
zHm?miog5#cr_a?dKyn6tB)-i3q^6?z1e6Sa>~ZSX14kcy^mZa2&&&(^S@WNA$|<f^
z4)T6p8+?RXD6CtEbAo@t$9&$#vG~X5hqiC{*s3%TpBMTaUm1M&iIvH7{!&xujyvwi
zHD7@6qGgg#^a`n8Xg&e;gB-ha33@<$e>+Q9{{a%$pPQc_IsB+!p0{5S>l146-E`AU
z5&TMdm$tqPp!<H?syyG`+vFXe1}e=Ljv+_Oy4l&%-h1!8+-!Hq7caf^QY7(vdHMx>
zy5D~LjkY?1B>*9Ngu3*=fB^%#i5z@po^|`k|4Gg<YLVo%vF4{9A2Iy!C)HajAM;zq
zd;b{wKL4|Q!^2jg0i6f&_toQ-TKoj5^FwaVJaY=;8+iHUms95_FFAlZf|DfA=*D$n
zz;;vXfjaeo#P+XpzySvgK^K;X&R=qIx;6Ox`SWvICxH9d_$N=E?D&M@KD^Awbf1Um
z-}LYLw>bZ^?<NDZ0u8iB|N6H|bA`D^Z2|OpGiT1sO}@vLhwm=+zw+QyTob!z-@bjf
zuM;b_+gcA4+5;l*t}eQ-QG)%s#P{LjH*(}iw>HRY&5u3-zH{S^H##{(v0r&sEAVc6
zN0U+NMFTp|n0KN_bpHE!<?z5B@YlcoHIiIpx%mc){d2)#haI*L_RvC^vE9sipuipw
zId^@*=LsVB<`Um0@ii{DcwWB3@B(a)4?XlyTi!l+pz<Sa>%|xCzJ|%oOanT<;w^H(
z;K74ky-a-g(9LDNQI8Y5gJ5+ox&W~=ERkG6eJ{TFVv7wZ5R>dy#q@yq(`+Wbc+>LG
zqmjEGo<MHTJmx;U1YIC?OUO@BX}$0Bq-N&9_HHI))RPAMdB#4^Ld%@Q@0QwKbLY;@
zB~AbyK(2uO_uoGk89?loA4&d`bH%n{H3W-+CA&)jJwSY)$j!6z!2Z1b`&sjotN*UM
z?uyPo|NM$;eV-5Mem!}l-P<s_8EJsI<$o0WwdHTf0he8NS@h(SPdfjctk(m1#|PjO
zB{INOlB3Mx0}H?=yG6b|aMV#p?JU?oFAwY&AHrz-`0=^<|Da36zfbBBEVt(O`HkXz
zoG&#a|Fw5AxuTvl;LkCCU!O^jsV;z6+&ABRGxOX*$P}yzxG%cLta%&0QNr79mD;DP
z=F6S!>ed7K^nlpPIvsJu5&H=CFV1>?a6Qo}L^Ed0$VK0ej8Co+a)J1<{K{vnH5@b=
zs6P!T-p9v6k0S>R95~R`875XIYh3_2MXta8dVKgZmjQ&wkt5&%@t5wA4~Mp^S`XyY
z1LDKdS!!P%B0eo2W{v&G+sx~{^7oT(e9Dw5E~ZcU2yL9l*!TMLe;WfEgZ5~^pT8qU
zjL5|=fLI`61oz!{-#lahYLh=EzEi8`!>R46)&tr0faJUHa`3?i_o4oE*4QuCjD`#u
zl1pqKYXkE5j2=DuGckSb@fiD?VUW>4IcdPhf7T2VUl%?7^wSY`y(~9)2RQ>JhA$Tx
zfVwD>D{xJ#9h5Cr+10Y`0hw=IsBa;DteMC5<L7tJJ@;g8%YzRPFZk-Kue$gi_=NHe
z<?DRceQV3f>up?YT;ep~&tvwP+nhr!frSefW@-;W1|a@OYMACC15iWw_~Vc7DKbp9
zOxvzzJ&-{UoO8}OT?PA36#abWvHfBPb8>su_B*bJ4R74IagHze*sqwc$Kt%jz8l^c
z4V0G#bpEOg;J4%uCb#d)FTd=3hqL4>AAInE<0X0c1xmi)=~5?kUD2^-z_INT)&tq}
zK>z;zyGrhglk>oSa`=;fE6a`fu0DQ4hYoG??N@#t=N)?7+Vb*y8yg#&I1Tui@9%S-
z>H@}&9UFc4;fI;(0;n%e{ZH(bS=&HG26#zifc3=3DjVi)SFs*Q(F5n6dv0#nFZwR$
z=a)71<Fhk$>eNW)P#g9ue~9xC`);_>EHt1rPTMT+l;k~lZ(pCscXR<@HMK%m6J)iq
z#=y>yM{L0FfB$=AfOX9lkOH{ur>T2D<`VY)<Fj7(OZ;mjI)!NI(xq8VM|U0OBym9G
z@T$ZMlJF8c*W?1DfySZ%m3wIY4>E!1)Lnj0)&^PH10H|;@kng<dFTPK1@tsqKx!DX
z3k3AQg%@7veEqV<e(Yw%?B?O4OU{n#uDj03{5t=YhsVF`acdik$J=<>cvYhTe~z=y
zd3uZ%IRJY=*0};+c;SUyat7lQNL+yAI}G69_7m%YupXdJm8|>wX6@%s-QHothGp*K
zk6sV|e&T=7_xb!m=e>W-_6<Xf2AY=!s$oB44u81eh8tXdzby3tvuDqa4n6eH%=G{g
z8#omiAdHjSudD}>^?>BU?JV*Ay#=c?jqjISK`!53mNqz){#@^sS6*?pe#LrP|D(KK
z`GS78ws|q2(Z^Qlmo=+?z%KE}Y5Pb_PTRhJJigC)`r&U}hmT&DR`1uy{pP=eKi75N
ze@}_Ek6wH2wak11kR^x@ByVZfK7k?wOtu_B$#BfhPTm9L^pzYJy~MBeqbzBd*#7(P
zzdy6NrcMK3Ke_yTKR@`F@_|ZiBl9<V_HxK8K3&Df#Q&S_D^14F)$g3=W3l2Cxv2*X
z7~pDAV>7$zs;gXntl`6lNB7=)ubWf&x=^p07}rN0d1Sc{$Iy54_Xi$$!2Ra7+ir`l
zx#k*I=MsI{MHgM<?jbeloZgIk`?7()gSPrE`dwT9xc^@I_js%4>$zFA{(bZw)sFGb
z*zc+Pm&Jw*K;F`mPC6-b8Gt;2mMb_prr9rQ?}6UEd+$M=>MXHeWY_4?M<2}``^o7;
zPA(t&<MTW#o?_Q22ksU*4oXXUPyajnm5y^P{x`*SU2`k8g6-mC<7(O6a?33)_Z4_O
zapFWL)3TOaym+zmktK)4-~ayih}_j+74c`tzVQ$E!!d2+f9E^?Z(M_GaZPOD#I(Qn
z-g{0b{^E--Mw2E@ipERbt^4k~&*|)t7no-%Bk&HYN6`19jrWQ6nf8f(uXLUsE3)Nz
z7zc8K(g*Zg78~P+e{+_6lxtBhz-k87j%Rje?LE-9Z{HoImd`s`(yYj=(Nj-7l{xmq
z$EHo27F}?`1#aEs^A&%;NM2(1YCai3X{n=D$6n9VH8kJBOnlF8zWHXiUVrSd$DG`X
zuPX5`;4herJge9Z4rPT!N$^bXt1ZvNb0I5$kL1sO>#et3y&ZDmQ!|^|naDA`tI9aM
zzxG8(Eq&*oqkUOK>))3;Ka5FM{r>*@?>pHdOMWWX`jonXRy(+MT(dJf?g6naZ6(<M
zW|p){PQPcKc_tU^XWfrJROhd*J+$R`5&XmM(R`S%W2&^}x0U{;>v_&Q|NQfvZk@W4
z;3Gb%U<z0OhWhxP1eeQnt}h!Px1gI~y^CD%<daW2odI=uk$G5KGbi;^tuN_U{hRi2
zQLWyWXB;$WQ1triuV==yknfO<h<DD4xBjbk@Kr)<-8$y%c82vp`#m83DjSJ?enwXG
z$#q0Vjh=n>+05pV@;~?|K0DYgb>8~C!#`FO|FHWsrwpL96mNBn%W-VyU>$mL{7}Gp
zbn4)uV!hICv$rZ2pfA9_uw==S=*>6Zj3!K&5RDu;(qSv|5&Z_%(vRA={v0lHKI#4a
zmURX3e2ifh8+sFDp)6$piJ@M0;DHDBm+N+EpS#;%tp}?2fMEZcl5cWSme}8`S1*@)
z5B`_s#`VY(jNdN&!=JO2_KV~rcCY4^0hHcY%TZ?*f0mguXSy0QU|p+WeXa9aWdg7i
z9K@#qY^BcEP|3@UJV4)S|LQz0YCie*(|ua(isQxqfw9eE<K0=aWGMqkeAY*jlfAd_
z!_L(?y#2*`pmGn0A4w0f&yN-C&#a!0$fVKp&p)5}x*tA*ei8p?cm@1H=d1Dx|2zA7
z+}h^E=4#`rbWpA3ch&yJap+6e`1szFJ9gBlQPGSUGn{X?ugA{<8(Qre%w=>0_&v;>
zJJ<OK5tBf@9>&JEr&JrK_!w6D&aqlPdJnyZw%9I+t>8Jc*r-8(ZXrt<0AFp%Ij~=4
z4sS=T2P*e~`0lQ}|Ni^mDzumx_RIC04m9g^Km3B+-Gc`YZd)hl9QEgJEpy$@sf{N#
zLq92P(CYi>F}~|Qt*$|7S>vPAM{oVc8*e!N4_-lswq@G`^eG?o1H>PoQ^9WnnG4-O
zd$K@$4E^!c@eXbETKpa#$E@;{qX)odl%>8^{I(Vxb<|NiROa+{)Ouj~9*{VmuCh+Q
zP_X}#tmtsxefNzfPoA9lx*u)>UqDx=bFxw!I?wHQ%_$E+BRaN~=!IiG=Cdxl@x~in
z+}oTvbDXc9;eEDPU+dLaKY)|7C7&L#666a7Gj+VGji-NH$3C>>TKZe|iO*cPaA77g
zAhHB{rL1@_*O3}TGbJ~`#>;bh`({0`d=HS{NAmji5&w~ov!cJf_ue~t`st^0!G3gR
z#7!~xb$&B1b>E+-I$y1APE1cau0D+@ozN<dfGJ=LF)HwOY`up0wW4$}=OGJFCj|W;
zd3uP^)0ki72}&3Kc<Zsy*1wk0%a9>Mq6G^UWI`jvgYaxw@nEilAD8%Zt+71Ew{O-1
z|JMUY9(m->Vl!Hr72OHVxme(=b^dS{<~=#im?!>xWM7Z@E&KMdKJaM;-VIGC4@akr
zZW-M^zUkQV4fBh^^0aqhoQSQMHEUKhUVQVwV{$8~91!OVX?Q`UYjGcP9iSh|f@Y8b
zB#u8z8Q@cixgLGynP;y2e;nWTtOx$t15!(JQ?V7z%L@CcdrfZ9Jg^^oAamU3<+{(j
z)_rZ$%ys*1W5^6T)_$wB;E$pIcf|&&pXO?{V_(LfD+~Ue7SHVW;XMG)K{rT#g*)%O
z)8$ZP+;zNtx=?!XkLf;t^J&N5*WdXq*N2wy3(10p$eWOHuHa84{^|<Rk#sfOvmVeM
zIPt_2*ZBSKe?L7d?3elg&L=t#?B|;J65xNU^Hb-b&d>OFJ#KAdV0qGU((#VBT*p7A
z-{I5jv(_gk4L&61!xxUXW&I@>%vyoGgyb2;hXdQX$^kxYu&?x?t^S?w?S1_7xHkSG
z#3E<G|EL!rxmPpO1CSd)Y`p!j_1b1VAUdXQq8A#I74}oZ7n^(*v>)dy%xCg%k!xJ%
zoX*?!=BNFweg4(x{S&7J{my&oJ}tZ%|9$e!kjEZ<aTe>eIGx(}^7R1YjLnezV2nRG
zcdEq?#ObEi`JuE1opJpv>Id@N<VDD`cCgrZKa!Y$9S!|jy9b0uJBuuMp<sU|ael<E
zk|Q$@?1!T)TC~W;0k<c=*E(12yylS!l<#UA=ieMBew;jf@KV-<wzXytfTyYxz=nv;
z9(sxM6rYA_<rUDG{*LRhPNDXAT7Jkg&z5)xVyLrPr-^-b-YKV?vO#MjVC%m9si&Sw
zE#Ct~ACw99LzmD#wa2pFpnvSL)HP*Z=^XRtTdi}{&TAgr_s7zw1@@s6KIDXY;)y3*
zzS*>VIBUAL>(#dh;49Q8AU=uM0c?us1fU=P<I`Dt`$~75qrXQ6AU72DrL-Hl)9|Uz
zN(PYHt5Z%p?X>Q#i-N8B=Hlnv>G<Q1-$MNTKFo@igpS-?N=xJM-!n&%DOkJt`Z|A(
z>0E1XZrb0P6Ze%4v{m^K|8M+6@B@Q}Y_lF{uLrOVfYao5A`V1(3T>^tBmNt{LyyFg
zQj;tT`I9(De5<qK+oJy+A+?CjAFxG40infCC!c)s>Qd8ZR#r45aiz|Os=fIY`Zwkb
zG1$IbuDo7bop-g)Q#-HRvVcFH@qHaTj{D;epXC@a`_$So+kWVbYwh2$*1&F09S7nE
z<9tWy&!;^-rnDMwRR+ky7QpC`ZyF!#toZjI|M<sa<(aKcKnutK5>K*%)Ze==E83A7
z6E0789$bTU8?iLZL*|suIh}9TmK(=I$0yD|<KOkV9EZ2^5r5|Bx#ym9K3;jyqFuAK
zdH^4R*<y3Q_10S*?}5gkyErZCccsZnt)7GLX;wag#IA_#HWL{@WQk?6hTB&1zPA7Z
zw(cv6EvoY&ha7TdR@lGio_j{qr%%s?F@XKl2-TWCI)`X0%`rRHJhFg4);ivC{;RkT
zeJJjmo<EnV*wPn84qy#}J^=p!pAO+Um1s52i#SK=6@LKoOr)h%^c37DD_$=8;5p(G
z*0XidvH9P;ckkXiiL94NUVm&*k38~7YC5jQT*$q4#~pV#{abvV#pjoOZyxNAkG0Ql
zmDi$^CC>^m-I}i_EkCVBhj!e00NO$hAf_Mx0L5~pN98|!*ZpcOv`c;f;+WIYEOihh
zcS~k6fYfOjckHppc58klY`r&>dcGS7X3xn&UL?jJc{nZoR^u$#{K?D0JX6_O=UOdu
ztlHeO<BcaL_~Xt#zFChx`lze92L0tlgVku$j<;?PKx@>2z>bf9X(idT5|4?~Fuy~7
zrDl0r`pr5wz`+L}{3o$fbZI?=Y~D8(>|c4GefAlb1@?0d<X7fF9vkz4-0S4eQ2b|3
zDeh}qX`b1!#>4kYW2XF4$6fg>xm?MIhJ2WoZ{|U}cFor40ca1s6Z)qsuDIeeaY=ES
zR-Q$xv`mZb3j9t(%lwvHR@7L{g1^h!ZrKq>9I<orqG4;jnb@1Uh>za6LK~UH`HPJx
zqBccd8`s9SCGL0Y&!PDIvhR(H`##ny-s>@1=-|5Ru8U@iFBUr3G`un|nzie;UJpQr
z$f5WsjT<-4<rP+*rF5*VPtSUc78zjh;K5F&P1A!s%fk;poLO9;_yWupJHYy_g_O<t
zw*RvEXA<X64ocSMd2RT#P%}tnWafx{n!68t-stZ`1LW+RG-;B{D`B{w*Q~Sars)Cb
zlH5M5<8QzHcE_)LI`;P!`#Glj&^ft>kR#G;$i`eJtC#@M7vCqbVpc1#fyIJjjyYys
zsp~T%3%$_Zd+!}R`|Pv1t-qK@FTC)=a<P7f{jG!jD)X_1BHoi2XX>`F#<I<NpzJ*W
z|H39p4k7goP@48-03Z8R2H@CTciojbe;T<Axn>spUUIpADthBni5Y8P2yEF$KjVxu
zx{FQd_AF>Y>P1BN+;dMRIV`KqV|YC=+{_uBBZmL2f&V(rj61r1Vx-Xp*=9Y^Xgz=&
zuypBC=c9@b6Ey9ApmpVO%IEa&<TxenDb4ow+iyqx`t{311`xi#MD)kowJeA>=!;)^
z>7~^5=_|URWm(`qdf2pd*&a<JH$V8`gKhJIIihnzvBBErlLeITvF4YW<c?>e2Ze{)
zW<AizJ%CMM?%cVq7OL_yrFWl~DWB7JywoH@mmj(@ckl<ys#cKH8<-+`<TV-;3S08A
zrC#*r66?1h3+yMpl(l(Yo6@VFb6e+&KTmAGdGVjRPP1msO2zl`qEEZ7^+0G3z}u)R
zfZdch0U!S>?Q;y<7d|g(>|Xr#fd?Ll(A%cP0BX7(c;JCo$#bpHl3?0kFD-bzs^sO%
zB-XE2uU^rsuf7^e{x$t>@#4kNHP>9T+}tp%Z+xt;#^3ZfI#A+B{aF5*2*yrom>vNC
zz#`VO==g}4BYu;0F*)_frvrb%X8!WaFS`$Qa`?`1WJ1p4eDvD<p6hTuuFLfsVdGin
z&!6vd32P2Pod-Uz(__qwv^fIlC*lj!;y=Han81%DZ|q(T28Av6xMFYWEIu3k@!d!}
z?ou1j<@bYj^V)oWf2DnG{dr;gjUx}}_|Y<Me(V43h8u2(X8$XuFE9GC>lW7oU@^E1
zM&k<)c2ie(^ytyiEw|j_>N4RMhfRFIfB|lu3l{RJG{5z4tcTGJk~f#%<Ks^5G5nDx
zPMqj)68V5SkMNVS$^<+Yx&U%jSITMb&l6;0Y_9ZUn(e*!-iuB-<&;ch0Er2FRqOy3
z6If!Y;>aV9+*Wixi_>C1zh_OJrw<nM0Y5KlVyHii;)TwIN_@eNm0uR{ao*o&oU!v0
ztBj9SS$TCDp4$q)W!zX7u*O`pXpx)8)aWE%H~7pL>pB<T4xQgVEhO3Zf6u;txHkNN
z`@ye>zkA||CtQ9$^ac1Vl}%5;^MLEfL~(wneWJ&ak<;c{LC1m~Hw#SIZ@>L+I_I2o
z%nndO89-|KqW7Pe#W+jcXKK3Zhz}C0a^sCRw#yp~>&uVz@iB_?Fup7QCf5nN-8BA9
z9nqEjJ)a%`^YLk8ojqIhHq`!L9ZnuwupTT{tk>~YTA)=r@sCy8SNzl8RXWc<hre@A
zy+6-`o&o-X9h`LrI9ewC0QITKagMHE<r#fneK(F12b;$C8hHbGI}2X`u>*W8wSxC6
zA^f%UBgq^@?|*I<dVi7e+<eK0i~RGd&?LDtnWswg{v20cVQu5$zdxRg^WAsf?beF6
z=Ff9xWqWPKeDuiJqwl}}ey4+HJblcH&tb(cp9ZS!>m0B4cfEG}JpUg4-`Lk@)0SiC
z)6ox1nKC6>uwa4HUDTTvk*CO~Hf-3iHvcE>2Yo-@0a=T4L!TEt4ey`D+EDBOGmk(1
z`1M*Ea7*^`M;&$4mRacisp~@=9{8N+h7S<*sI>0SaXqGU+S>BU06JDWe*Sm%;a%uv
zu>)iKw5>6EfccLd9~(aFXZ2lYeH|a;O5YW`D*cUPwfsFk@8j3%=o<0!`L6N+Hpkm;
zyUpbr!~Yn4R4BHl9Z~K}9Y6A(;_JXO#-E*cojP@Ds%PXqv&st~Ys6vlj9p6xgDv?u
zr=NcM%A)t5kcDh_(M1<Ixi~FNxA%MI8ayRV=Q`h&_Vv59<-~s-r)n+ZOC1O7kE~s6
zD|ZioL(EO=`RJv|!^GTEojT*Jb5X}U{@p*v|C{dntzN@#{lCZe^*sN$f2^Z@{?2b{
zp-p`+$(7=A??I>7HjsVlAq!xeAphx=S6=xU{O5VGXAnb>=Glm?ka+&odH~5Q^O59&
zw|Ia$OB}L>?j-dZPtQW{Pi}u?#5^}>7d;|tLY=QVFa3FK`{l%Ze_Z_Wi|=zDwqeWV
zljm&8=Gx3j^uy?(@zrN;`m(t{=FPCLw8}g3K77~r#Xkkv2R@ia-yS+Lj0G5vJwTty
ze_nhX(G`Ts0LV7@XcE((cD*Qh<!4GQxV7sHfh~P|vBPXEdjCaf$8zVLcg{7pzs?7A
zz&G7=(`RVA8Td-8y@T>4<)O+)(P84-fzMJXpHh0UHoqQF+@C&udRtujx#ynSHaC@?
z8CTtJmNrhiO2g;`_~4U=EHr1%oWgAbj0?We4?Xlyn>~Q%LmuFB@4fe?@?(StpLW`5
zsqr7oAuo{FQmj5e9i$MUg)UN~>4CJ^&+n0Y^S1dz*W{&CpFe*NHVa>A#rM#0gg0S7
zVvO^qrTkE_`LE18L^eYYhb+$cF?KqRiiP@}wwdT!-%H<9TYXPj`hyRC0@URp2T{?n
z1K48lRYVp+CgC}CoYLk8M6TIuuf0;s0OBw9VV^#IwygvFwfrp)JM6GtqQ^;{-(PYD
zM8u-xy&=<LQ-p^7Ip@zuj@zek`as8yma)aJ)3$Q<0JsmP;L|sB=+HKd^KnJT)1RNs
zI3M*rY5jMt^d0PF&4RxmeMcYCmql#chg<=J1`TS%ex4CI`>nU$3Vsf*J7&z7)cDWZ
zQRIjz(m&l=9*_&{0HN8{B@Saw+O<Fa{^Z%ro1VEob~T+}Dg!hlZ)v4>Vm$efmks&O
zwsQ6W`WWoWU>M`2>&a@^SLt}O(6!PmZKe10|L*Ur96;V4u(v237rc{PS=^Ur;F;i`
z$OIe@-FSZNJ!vrn-!sVxaB6|@*YdX#yUVp{$Bo~UU#f@=zgms=YZgAz>hIz6M(js<
z`;Hbtr_FW`#SU!A8ne&1wL0yld4KIc@>x(9E$_9H(j-2bjHAvwWB_av91q=?vsu^y
z#0PDO_yTU&^1xg`2OM|Yaa&6K#m8y!UvdVd$}3eX%`rb7fBf+_*)`4Fv)`7-HlTcn
z7G8u-a@w?M7VB5*#K`$PaAES~$xiN8zdoBk>F1BqJ$(wzlUtAVO%ZYcwg+knQV)SS
z$Fq=kIgKu2+_-U>!~^WR@4ll8fWMZ$g~Y0M-h1!8C#A)HYWoliTEs@Y3OPcdRpUSD
z`A=E;Q2C(pA-?1L4?o1mxCnk&1pPMJJ$zli`r1M>I{&mS3mrA$b7&vZ@<F#r97US7
zc&&8C_~K(r-U93a@YXbW0k~fO{{6GC11u9?vRzvmpmTot!w*0F(6q7s#C~G0ErLJm
z+F$2MBhGbu=E^dQj%mC_9>A`IFJKWgRx96Zh4YZR{G9SSHjD{$tly2ME7NqX{X#$b
z=j!*HZ@$^Z3Zz+&*FvYvD{3BMcS8oC&OsXg8+;5UmMpalAbIF!N}a~;Im2K}US4GR
z9+GomLE5$d5l0-6%5S6=`qXp$wZG00f8N-BIzCj-{`0ZKA6q?69y5GP^X7$0YpvXZ
z2kPG!U-RpDXj@O3X_k9yU()J3v5%aEO#q!bc$}yF%e5CST<CHIAp>Az4b8L3wWu>B
zcIC7(0KR~yw<JL4_|j*cbyg>-?=vth_M`V_eNe;(O;Mk_(p=FwV{K#OKjWu7&~M>`
ze8?q-4LZ*{(nZj6neU-_W6=Z0*ZKb3^Y?AurJHw3>q`Inot816#XtX*S6*@Pf_c#o
zJeC}rx88cI^9i8NA;&^Cazaq|H3N)UDtKji0W*{bq_*!ylA|xR&ma6aR7OlnQ`8T^
zE~fK=Iid5!_)j|iQ>Ol_Hl{k>_ykbDj2si8yeTQ|wZi%ICHgh;!3`KNplzP{n51J+
zCVFXwXQAI&ljEmHU7tMjU_%G^A5xp~`s=TE_X?%|mtTH4lllM$9B{x;$uVeo0W**R
zL?-JZ^_K2TE0^`^)yvt8LTMxE?^yT6vA-Htv;t3Pm3Q<pNB7Z5j~qGD*_})VNIH`~
zdp>=L{g*sG(3SRcyloYlE6aPv`=9UdK*kAM82<ZtZOGU7-i{wXK3Ly|t&SQ4_=u&!
z8_6rPOmfq2ngRT^^d->y_wCzvJF&}rl5#v;tY}fZ7e82NzS4Xs%UreR$WI4RY24w1
z_(u_QTofJV#cS(%UG#UX(^TK@_cb&f|88`iADzehR{K6a4$wZjSM*@y?8%G%@&Bau
z26+lY@4@^OKl4=h4^~M$;24nsy0kQar+oPnPB@{P#QRN5gZ=zg#vzq|XcB%0-BHJq
zIbiGm;&@M-7uD-KJTT7xlop@|e3kKA3gu5pXtCMOMXrXwlb7Ddno9j$ukml?`}$*|
z`|)=8@ZqkmP+oqq&<M30vA>3H_%BLMpHwn{tXV&mc)*<{PBA44w&u@8zV9S*7&-nw
zO@sduGvIu%LTMrC?^vIZtFjXIGZ$K!KeWob$9bOr9lD^tsl^A@KC_UO(C=dFr!VP4
zXvyzae_#LBD)d&C_w>i0+P=o@V;{xmE{_d6LmGb@o-2!-0Fqm9s@ShrZcPMF_tvuZ
z@3F@od(23K{rr}-LY{UfpMK#}tnIM(`uMN>h&fS~xoXdmk8Z*rW95PV_;U=}up9yY
z%&ET5oO=KL_nrMt=Ty8u{XSQ^u5?WQW^F#S?~jY_YhU|wfpNq)kQzMiz4u-&x-jU5
zPw0k?DT|x{Qm5`v(*Y!t1unVdlFkxG*)J{jOPzpd_UzfAB#`)b=(MnLA>%6DTbm!R
zX{5eY{^z&I0E-qaO2wxV6KMneK;>!b^!nJ}NaJqLy8QfCxlHE)x-fh>^Rfqok~_~s
zexbC!fU<^tRo1erB}2g0KKs~Xk6lCb_OsI9KjSuH#E8OpE4+%F7v!Z>8n?N>{M>Kl
z{!o7Bw_qCBme(36l=qe4cg!d9vR!@k)os{s^QyV#6XVGoxZ;W{qUWD~KG<(RFM56Z
z?YARYho<ra0K?=O$BX}?#RJwL)`(uH^T7une0mz}=eK?O^eMC^8~kd@lqqdC$yUZX
zd-u=sX&?9fefS@BX^CaG?VmlsTw+Z~4n<w}Yo8fyeU`Qwu}}Q*WQ>Uqm@r{N>1t<C
z=P+$vKv~PqKIWKX)~o^kTK*J?_v^X)?z_)Rga48%$mN|VlAn@?jQB2}t{ZV)+B4_F
zUzIL2KP}(sYduaaQ{tCeeM9g1#v5-`jPKJvGaAi@MvLxOrG1t0xIcJ{zXvj488+e-
z1-n!001i6np#Ji{rUPh4!l8d8&+lK-U_ZY-<&;xW#eXEFJ7^VM5xL%!ri-3ScE57-
zM5T*rEwuB*6HgT8tD2O?i#VTo1oop3R!pG3pl$tbbY5;cPcuG@HRD`1znI4!dn|Q4
zpsZ;ZNX_}4?Z98l|4I61UHT~v{_nQiZmvdj5&TN;!I}l#6*aMyU!|D`_S@#;aY`5Q
zma*m-AAF*pd+xc?`9dk3=h=e&Z@u+a#dW{mM>aQ_Z*KTw$~-^@!1oS%D1#mVy`1Et
z%R&e6CwV{90aTE5=$9<k{?Jm<^;XC=K}})v`)_XE<nyVl_ThJWE%pZv9O&|+l!5Q%
ziTD1sc~`af(+7T^Xx~`dI&({D06oymnKMfv4^NvmEh3jpnzbo*ZPNi%0Dn33ueE<F
zyT8O*L^Ed0@L5al`?_vHW;GtwIy@@Nu~xjJg^sSf?mA}!&7F8la0BKKwzIgeUzYuA
z*J_-3so1Y`0i77J0q9ukDHD@J1{+-({O7mg2XLPF096LT7CkESvy=48pVId2#TQ>(
zSbaZbo#gww@4oxo+F$v&@telsH)R<sr5)va_uO+&;d(5k>7rWrIr-MFz4lrs_b?XP
z4`mq_dyZn~vW~ysvOj6kB*)w9DFaZ$XwN<OOeF(|4qy&G?kx)S6<@nwzkb;LQ?31_
zPC)ef>#rBZy4vnT%>PwaUDd|Fj9(PXFB-kS;cd$6^j-A(v(G+T*ELTYk>|8S-BxmC
z$NNCvU;D$_)|yjF4@w8L=*6CX`su>gcRuN})+4`5+I6bLx1U!L2wU{vA%`5&KW(25
z8Z@YII}x%dwWfUjq%`Xvv;EfMUrEN>rx)F)<wHy~y76Y*$j?qqWPE1g@13Oo?A+#?
zTXA~O`9M2f>iZUz&%M&TBR(Z<USL`4&X$~jJzEs+mwRoA)mvNoV`dus-*3PDoX=FH
z@yhcUHmUpXzrW4zPwCWnQuFboyvNk19o=WmL%lR=nl;mgf9``1KIr6Teb>DE*RJ1K
zb5iMoR>w|{5sz22kGIZ0cs@BP)8G}qm7IVlE(e4y`bF0Msq_5fd(XHOy`jHUzkj7o
zpI()2t!*scQ}6NeX$cvCnz!||duBPW(4kJ8IMLO}vbkdOqSm?Q&k6P)ee}_~$pF+B
z-gn=9Q^^3b=AC}}>8G#WqOk8?`^+=XTuu66Y8qJzUCf+0bFySnHD3!lAfKDku+pf0
zx7PSu2n{G5X-f^uci(-t;bj11m{(qTCA#RMi#}uX59ufSP3z1r<^tobbAtWHAAh_q
zx-n!}?9FL#i@Nrr130vm@n7D*m*iIdBuzh(CxY=PdPCnZZrr#w`=!#Q(y8&L*5OTg
zjI~cs=m4k@P*1yO7W0c3|4O<2^5{RiX7kNI<*hn5SbL#Ms>i%w?T62K8tjsM0+Y@;
z=bTkrQ3jCt*<IrGC#2~=`oCUl|9|}BAFg&AyjkfHp5yNu4{AOhRK%Dn4bl2EMNRTX
zwF6M!$gkt8?^r~C+C3V79_n21=L5%x$;Uocv<#4i4uG|<*uQseMf^YPu)}uz-S2+)
zaT@$5?k;5Q4-ZZ2FR*aoLg$~Ybm{XmJ!X8T@%c_Y#xPDx`kgp={N@{NgE!+RtMB2r
z_2^%_XJgJwr5hbT{Z5V`YOjW1L7KTlEI`_P0J4UCK<s;6TS*3xJUv~+f8x$G*iSCT
z*|TQ{4IkK_rrs*@1Nk78{*)eRD;@LyZu^bNd+I%I&=s+A@VT_IYtW<#{1J17{B7`P
z-l5+8X!md2`4{J{`W+oCJ~Hs+BIgEj?Io97lF9}kwQ83hal{c@wi5nJuHVge*=3i-
zY4D%%4v7JQAHDb9d#UUO$eGlsgzk)=G%i1Bq_Kn7L2s8|etASqQs}r5w)yktyP7`A
zs~f4$?ODq|x1lS>N#_Q3`6B1WYp=Z)?Yir(sbqlt_uqf0#1ytnU7!OGJn*tK*e^0u
zaGrnU!zZ77GF5(c>it}E%{8{3k$Go4vba8g*P#Qz@43izPN<wg-Lw%SMmXNAeA?)x
zIC^P?zE-)C78wA(jLcb-3_xxU?wtnDM1Gie{PD+c&<Z*LiFxcP?>jq9fA#O*KPc`4
znjnq}Kco=df$~B8m`$H)e5@Y)6<$OBk+SOmkWcW<rjK~$di0guv-#&JwB>)00mzxP
zWXY1kWB}|A;>#8+0}u-+^>5B>1^ky9zrA_iQ2dwQIvZ$+d<Rc@<dH{Qy`GTYga7;v
zdnR;d{H6K%OPR)4`5Za`u(ixO0OE46jp{SgmZ>l8S(;<+#_5ai@aEfZzdb@vTf{~z
znB=hy#(%Jod_d=(du~(50!qB*3gRz0DHQwpozx17=<lQ(xQ$GB*=3hS)Kv-Hu>Fr7
zJ-RLK-}p##@R3FsN9A?!H}a39@nH?6|BimgJY#;|eDlpsq4%fHk+&pQnd9-Ir;Uz2
z`snEJ!w-+dju}yNoHfa>e)X&9=Rf~>^pl_bB>K^heiVKG``?eg_r32$8*Q{v^quc~
z$9>r6_$Hfd5^c8GX3>^gZW;aZm%og5+;K<ve{{eB2Snlv79DfUF_Gklk4`)7v<O`%
z&(H|;S&wJbzR|g%Ex7@T$`J_7bFVbGCi;VA5(~I{GwT5Q^y#y`yyr)0`iZ>Z^mo#Y
zwbBz$JP{2TFu>V|lKx)LN2a{th8voKx7B05+C9VNC7;(J1C%iz0CRKl<jHOGL-}#p
z$6Yc0q?1mH#6Q{9c=`3Oe;xh!$3Kq#{onsRT5GMfqOW}AE73|TtrY#+zx`Vzd^)$!
z=Rg1X=!;+cV)V7IeJxsd-F2NDvGvwlI~f7F1KHq=GtRIzNIU*V&>g(~x#ylML{A1T
z9D3-Xsbm1DV{_lYfdiY;4^Y-CokYGJo(B7ox2d-qvc3QQ`>swe{?qs+g>DNLEO4<V
z@L%P}W#?`7eBqc|roK}wrG@_RV+qlPh0=aUzXSV;t)WJ$&JX{Y%g~oR4_FU=vX-ZI
z7;A9W=4-CGX4JiV_vmw<`&@3=o`u}dty{NfjWyPYzWd$pM%!(-UDT^rujs@RPmInw
z>n!6*|B?xGjtHJcMZ^R^`*+-NM=Jc6wee!1$xWJ32O#rpJ@MOLkOu$p>j+u<^P3l5
zc)`v4TW`HJSRUj$fBoxUt#(N}a(5Ycd^10TkEiH3i{Nb?;lBP|ZDU}+KL$Lr|Gmh4
z?k#pzr%RWdW6=&f?BKATwRM*+T}qAfNo0jDeBldDM}hr;oHXbN&OZC>mXrtlIRY(S
zfBp5&_N#Q7SBvb6Jtz&vi7fY*X2gG4yZ1}u_eabhIrl;~bTh+-4Rd^8ywr~l-N1ih
zuUJ1QjTOnu>|V{Wjt?D2pXS(yx8aLYbl$T{^M|>C&mS@g&&E6I^Xm7|_fGmd)#dl@
z-8<TT`|X|n9({TeJZ<!Iu_3Iz_SzA41N74PFT~}tr2X0`=PTXm^Fj}!MvV%J8LLF=
z)sA6fM!%c}|99JMw^{Pst2C1gAh~+FNS?z~b^aJrcudlb-%xW5THqS^?uTyVdqT&<
zJc`qp(weocjnPGnKeVSbNDgdlTlL<EryV(R<Z`mH&Jo%?`-SVX#>WSnweJsq_`~SS
zU;c7S;eAK)3jKjE1GWO}1kElB_;Uo>LoR*hnP-A^zqQUU^uzdrhROg^6JVLt#cL`*
zK(T3TBkvXL_op#`wT^**9{Cw=x#bo|?`eJi@Ef@9y6X)4P5+-Oo>jw2#Z&#eexEU8
zMv!dm&yzI!$k?+b7q`kJJRi@dt?uh{XVG#^)^+&n32%wkUw{3mYuB!Z`8D_@e(6hJ
zihlajpGN3Mkel)tpDe~W%{BC${PuziE^zkSkac9O^Mh;SR}zZ<{7(GjMoW(TrcnXN
z`&^NxKhR%=#5yw;*hi@m1#cquFHQZF#fuj^-zJ}?($J{=)^r6SGywf64Z^?gx#yn3
z>!11jkhQ<c*!o-{?^VlhxIS@l*aN@yt#9S-i{H_@y3zlRA0fP1^0GDcx<=;=HMBnb
z@I#+`Gu;Ps#*Q7E3jgr~l(^6Jnn3^%-T%tuH%x>7ciwqt&=_GCC0>wq0{G9^r>PUk
z8b|G$N>8=$EIY?=J_{O9n$wnRLfcndafS1{51J$?e+0jK{q@(|<dH1iv(hz?bMV#2
z=e?Qy_R1nZpgX}n(6?{j+{d!g_!e=Dc>@kmi!x828T7=|rVqtD{N%)6?$~C)e_6Zl
zC-3t~XkSq055LNgZPB7dZLvu3NqnW?SD_nu9#zK)Efqntb`O&slm-;{we@L{IwWam
zJ9JK9U%TzL+j5x~yeGMEw%Ted7nfHStZe4zAoh`b2L~T~up3jQy=G~ZZ%>~-J(T2Y
z`W<x$LNSluiTp5K@_aYE2q3!uF=_gNJo_Ph4SNAOQsI%%F72dAlY*|rfb$IZ-g|G`
z^|+?eQnSnrdymGDHI(kOMYe@D^IX$ZVtUL8-{+s_(Pv6SOXr+(j?2HZ-g@hqe!m8L
zejf5j=gys@o;`cIoP^L<n(-{#Z=umEue>r>zu8%{W;q*GDE8qmck;<6Z`H^GfMD+0
zV#`<>+6UP9@YxL6i1|}rJ?M`yCtq6V25%*&w8|4%@w&3j4SSyQ$^eS3@fMmKI&^3%
z-<FVhfi2C?g`IXz;J^PL|M4F#&mQ=b2d>#QljSWW*C9CwrEW_b?`u>Zq4Y`1oFNxX
z8hdbia|YS?xZ{pXr2~+<z!x?${tM0Y!Ilw<|B??mC}xwsfA!T@ovmK6|Dua73eF$E
zIFo0M{6omXN=J=45A3<ii}CG^4Rq)KUFndP*p_+o=C#L?GXER-IPj^~=iu4m&*(pI
zrG3sPpZ?E&_A{6Bw(Pn0RDJ*#iK!#Te!~qnbou<TQ&0y0ekXC<?n68xwqQQkGN~0$
zJQKNvIe*hlH+8iE%AR|Wd;<7h9C_rCiO0CoxYy&DPp9BN-(P(3#bBLqM-vL29Ah1d
ze?l*BN-oW=jVc3(zs^&k@6PYYvmde{)8R7+Rx{3g(D#Jq4(1u)b>uZQ{BKO`tOvg-
z@}BTAbY;lCMQqsD#*G{2=9cnRZEJaN<|MUlh}B<l#T84p)?Z<T6`cN?I63r?JS%e_
zA7bJys3n3uky>I?r%rYGMPGX9C8uK~-w6H~d}hv^>0-`^3um8W{GFIh&L=M^zvntn
zKmD|;Bg49s+KI%GkxvdefmjEgN#&1vwTu<An&_sNlSOM8^Ln47^r<a0i0>@<GxC@>
z#Eb2<*IvQ+FS5fj(IM>Ei1;u5y6cM#<Ks~LM^?tKIAohUcWxx{lgsfY{4t1A3f<m%
z>#gPT{wodDo2KplCXYY^@Upw^x~niB0PJgEA@}9}way1Hlz3ih<COu=z|qxKTg|QC
z!CLA9P*;I^Zpc&MGnfs2hkUR(PMI>r$qNrZ{IIi^;4jJA2A;&agmne{N@As)J_Vf$
z-^pDMJ`uN!Jb(@p8wr>~{lInBS*I?t6FM4dA)({ISEEsQkWZuR>%75+m4_VwnF76B
zC<gL7u>lNeMEn=s|MBwt!McCs%g~sA_50KDre)5BTu<c%WOwoi_}5e#Y83jn=WI?{
z0XhU%@c~Gq<5F6$rA0Q6$HMB|s6=PT36j^$>B`AfU$6Bm_r|~dH^2Ffi+LxXCu@0P
zd;GO}Qmp5<_>@2S<de}u4?X1aA&{F9ET^9sA8Pq#^#OOugMjS>c>q1dH@@+WLUSNt
z1EIDt&roU1%XUoZGv312u@~o|13;&P{wP!ikah4oA_uO}XflB4{wIgNGx@x*orG+@
z-yh=)4Z?en=hKWYx;mvBuIcZWjn3_PniJ=%jVrVWjk7+SKYxD6v`O?E&8tC7zRm@0
zb<XLt@?7Z7se50K^*$JdA3J`9)Wcz|hu$83pA_T$^A+!r9mp*|WXKSQ^}KIZ7@y=i
zyc=sKa{3|LAmbEO^I+wbS9W&pvg-nrXKM?MGG54L_==MkC=EtbnndKABbG803&jTT
ziP!*kY9#!Z{#;Kmd|Bu_@3YT75p{NxZj2ps6nQSrk3!=Jcm}SE90#o^?P#lf&f3<(
z+_H@~^vF6BT*`Y}vSf+VTl@1NKHqqrqmDW%+GLYW3fECn9~XH8|6%HWfzjC9ef$pD
z#|}U}dDi#nTF}>Ly{=D!`R$#H9fMpxyX>+{w7~`&<eoo)cnxYOQ-`>0b3>m;d3L21
zT4s%yMn_z2-VGi+I2ixIP+3bij17Ri#Rna9(6OP|&+m{UL*y{lCCK88r9bBI#WeXI
zcoy^#%ypl3^d8n4_LqSMp!>Xi0GSJwbpQJP%nxeM{`}`Z&mD7o8v>Y*FCmzRP9K|l
z8hyUX2V8@iVPHP?dh(I9hr4C`8?r#3K7Cy6<F(dWE7$yqJ$m$THHM%ArHL}O%Ex&&
z-A8}+_S<g<VNW&e=Qutj_)3IgqWGn}Be>cSaR5?}qw~J|?mIE`T_s;Ygr7{v#<~QX
zo6??+D|0r@x(K;K;|b!|E+cK*GqsjHqI8aYdiULT=jsE<TmTDw8C!WM_UIjV+_A9Q
zd&H!n=f<B9pLzV~v%q|?AOC#x2E_bg!!IMQCw(St1gD;QY9zU3oqlAcl~&5d4+9^I
zU;gr!uFha1@FJZ*&@}cTa$07&5j&1uCKMCpcb^KbZr2Dl0I><KF8&U|x_`+R7!;?^
zx&$8{=#6pIF{MSWOA{N7Zz%Om;IGQ-^!klJ-}a2nEe|LyLZ3I^d~@df%jbpUHb<w<
zJ(aG&A>!MqCF8Hj^V<LFSHJ3bDSB1(9a&*M*I}(j%@F+Z>CdDX+bHLsB{hJ-q|G<q
zJi>mT$5@ds0DFK>D@rqEYjqB>R>aN&o@BW(XHwulHh_zz&q^%<2+nqr{1Atxc~9nC
zNZ*6e==~J?p)bai@8|^Z3k=;f_Yc?7>ox*Smu-&O^W-OoD6ONTPDAS*%@OpY$kU7^
zbM^4U4|hJ`_}S%wA$m<}{(Sq}-*)u?9(dq^R55v~+t(J{XYGLPkhr@>!SJk}6PwA_
zTW=k$vdSu%kKxz9{&na7S!RC8v*`yOPi$t^a|rwM?z`_EECYyq{U*BgG7A7=x9=>z
zdv}K7KYstzP7K+o^>g{<m$%89{&>O@)97^Y;T$UdK6*{RHB8G7)2wf6>s#ni`-(Vm
za#iKAsg4aEiH(1YEw;$rryn17d<lq!Cr3_JYkja^aew5<k<OPdD?Dw~>u9Z|tm6i_
zo~&O#V>42kt#_;Q$LH(#d1mPgh~6xX4S+m?V!zp_%=j;H3f(1MF*x79<T?n7UxF`9
zo;>+8*w1*vtFFKP`cyViVye+K`t+gu^`>3Be{C4q%>4u{@_w}FFUeJv#|A&d&Q3ft
z`CoKxo=3ats;jzOx!f;pte&p(wFURd`--i%S#0}R${hF#61S0Mye8LzZZu}JO!HBB
zxwc>i@touZ%yMHL8oD;-cj8xnGXC{t-Ne=-kGWIuJ7SXx(fyOx4?i8oO?jcx7sp17
z7?DbrgAT~UrSze#-oskM;Cj+PoF2iqtT*P^V~;)N^3~^+qo3=Ni;r3}==if->+5<S
zzdm$~=o7NU%x1e5ytr4dUM_b+R<)S0;cUPC_NB}jsB=hLaDz2vmO21*3Tfg1@T(Ue
z+b(6qe_40n_kVFH{-fVu&WCL1{+Z8=U7Qayj@b1=<O+QjauKjj;97e9O83&gS!?n@
zku;#RNDGbP!<L5LmF{V|4*9f?J@(k#^2sRf<4Z7p{P@&y`nt~dTYS36;ej5n*|0j#
z_aUZ(+(}v41dt{0HQ<?xoFg6GOL;qUNI&FV#+H`VTtbh0*kOkSua6~{!!lW8_b4O&
zORb7-V*7tJ6#qqbh~9YP4WISYw9nXJ7t}F}k25|>Pd)Wisxc&XfIQCJL$B}e>oIE$
z_v=9eKJCNDSl?#Bv#?pBJ6nJK^>fknYaV&>0+V~i$Lp;2RoAb+!Fgh3GhZ8<0C|M6
z&;>B=)DR*bu^#g!eoy7)I*+tvE<N(dBdKi1aS%g~9Ey?ru3x`?2T3mb(un}#543@-
z;e+%2<4+V)gMoNta{H_N79U%VlM5uxHfPS9HvIQ#C4MjaZunm>8t{46{rBIW3jfi0
zQnv<sEjn9aHkp6E^rbI3J%3*7edGt${KW8^u0NZ)1LP4RzXQ3J($WMn05uEBpa;;o
zqb+k-_o1CEbpWhInOC7QfYf>zCi!hk6$c>kb)Cewk$OMD@5MSJWP9(u_gsCf_V7PV
z?mwRC%{Sk4epN~n+SZHL+kH*W@M%Elk(POYy(`3SiOzsn7i?Yl-=*d8m41&O*q(dt
z>1qdOwZ@NMhc!R)3v2#nj^VF|zJWD6I_xZRJ*Xa_EIxt$JkovU6Zz;^XJ)Zss}?`L
zV4RdVz<E+{sk_Xr(rl7nx2w$QyF&4wxX4h9#-~EZ%IAsf>v8;t(`?u!@T=DAX&b+v
zeK%aL2Ms7a(!#IERT+Z+)W!M9PkxdM?!)VU^{ZdGJla|N^~LcYdmwt&df;QL+><)Q
zKl;&+Qqu}_vCTHyRMp=WF`xYT!@k~A=M#Pa@4WL)8VG6oEiyLpPAFFLJIMpENol}e
z9z^_hRu%kT9Qsbw2cz~<(hZr6n&<F5f86}>Blkc2A<YK<TkT)NcBQK_w#vhp3%B2X
zd!qHq2OoS8N$hTJwPQElc;o1%n{LW9XHOjS`HoycZer$qtKe`w-;)>t{I<!%EHDuK
zA$QcTfBox<JiMNBP3IIkB>VtEWa>(|gMBU(EBT%H%bZ>&{1@N9ZPL6C@>Phx5;6lh
zf7-);aC`Rb*_DQ&=41RGo}%=iZ9Qqz?rri&B^qEZ5Hnw^zH-c%F}eBop(93bM(ymp
z*Zjowk)xZnRXs7W)$WZwfO-OH;{%W(cHMQ?wzYR9+AjJSe4cwUr^q3jRX%`Ovt~uq
zxDCZj@d3C`o~<<XfFxe`ywG<+eti7#$7{x7|3qYdU6)s)4aN`tgZ)0u=Hoy2G5j~|
ztweA2Jf<{REB@otgdI2S+O5*MZ^ac?bU9y%pUxZi;Q_=ul3S(Ku(vGliwq!n-(Bv8
zO7u|cG3bVz1NEFo@q6pMq9y-D$T~HSJ;c?B4L=zFCCA<p(E+Sl1|5L#n{J}}9~+AQ
z<opZCSH?IHGlXtN$EecSkq;Fg!89BAuX2Xoi#C2g`)+bUy=Xw`68vW!Ty6c&aqI)%
z`qsCC^|jUbIksHtzM<d5_r8*jKI>!17?)mpsbRmw)7MiTKn5U31oefh(MK)Ezx?Gd
zJ8Z1iJo4|WbBbfkD{=yc*s0^#19lA>G$<JV!CKL|Z(9cZ7dd1#<dIPPr#@6jZhn5l
zcrY&hIK{^g-jG&rWA=Z;b)T-vxUX}d8ves`UVr^{mxrDDthMmsB<CPcV8=t(pEbr;
zyWWHe6D)skopIlnIgkOwH!WIs-E~vZ*P3gt8IgCW-t$c7l(sw%{^rc3wA+(UJ{eK(
zCKNYC=YDP(@Ly_1Y#;g#{EpoGA=~`<^Igpje{ACP!r$OYOP4MUxkcM=&`(tI|L6Mg
zd)jxC6^f<-oddMsKlw2H^*{Q?>#n;lT4$YgQt{<V@&I;U^7fHiuLxbg$^zrYjWa*L
z5@El}0muL+pL}v^pAvjV>m3*9&nxCMx@PM55+j>-Bc~>Q6QS5CI`=X1d@Iyj1~~ZO
zgM)4Vzx&<qf^+i_tHhYZ$H?cs@IvB%(&}u;|6}-XxbD+dnf93jIv1dMjsIhvLY*7p
zYqMVS<FmchR$I9k`>gBpD8^T6kumUD<ee3BtgWx^zf%7r15mHIlFV4kG3blD!}XkJ
z{=8D0!4CY&E3c&10Z>na7|Kxm-(!zG7D?RPYW2i_@rhqSbpQ8-zJtgP5%t8AZp2|w
zvs1@J+c>Sj3$MKL%GCHz{$FyU=zX+}-_O3Aj8HEcP@071@4ox)h?qWNW4`&#ZwB+=
zYJ3_SuhjaEo`3%N!gT$}0$@KiLU_kYm}AGvB?n;JO=AlnR}{IS>piEKTRa0Tv`2gm
z_?>p6W?d+D^1Hr$`)*NB{1+d_)kP1nAoLwhKmGKeoWCD^^pRWFGZxDCbc}pj;qSz4
zP<J8CM(zixySUuF^uGT6Y~S#|UNoTeh>nt46~xta?b<a{?1vwtOCZL+NL|0`0Sx=g
zh3~b<TWNg)sRvmvUjW4vom<+11=NH~yOEb39e5~yO8ib;^8m>GH%*iCpPV2en{SVY
z-|D!;c`x{npC$4_nvJy-aztF-Q2L19*S?z^P&5rdi)WsBX0*c&J4CCjvP!17k6-_W
z8*b?I2}Sz%Defa{P}7L{R}1FYIpvZQjyme7=&N7-YA{WbXOOY4$DH!9MfZ7@EMftX
zA*gj7ivOZ}zxASvE~;BSV2SxWG4$E-eGI9~gH4kf3Vz(5j!T?A7^kbRzB)DjBR>#d
ztTf2|xR<u^``UNI{~~Dsx+I4t_SP)wv-x`el~-Ol!cK>;eLdFv+><z8=9=Mpxo|zn
zctAtYl22Q;?nBemhb@}l>iuZ-!@Op`fd^^*%F_A(NFJbB5^qr#9{{n3cNX3M@KF3G
z&jUXENjGf&=nZPc|18%3|M<s0oZn~so<;I_yO+rnm1qDP+IHJ*7j^I6J&3nf<H7LU
zO*YxY#pmGfq-*gaTd;rP#EItTUqV0sB-qcn#0BiO+it;rsN@AG+76(YuPyUW_wfTH
z?^N1YK;m*jF;waZej>Gm)|WY4_$K2?&i`ql&rX~uxSDh$mWiA`Iu5itE^+>doR)?C
zA32Tsgy6s4OYa-Mr+qh^E`kQ2Me2yHz4qD>`gvghnSJ23;#(9w^UO1K!F^;5upj;4
zg%@6E>;5Lde`Ema1yJiJR7dsWAOE;b2V2A(t9B1~KiEQ^t+alC=(6$E3B^(I!Ru8x
z_{$B&FLPb-1^O`bxmlNoZ0HQ)x%e2TN_d<V{u4`0OqH$w4cn{ngd&d<H}tcg{VaGb
zRZUhP=8Br^<PRt+e_u6y0&6Sc7m}_s?fi1v2w1~!w9!UEvMO@Jff6%ciPsl7|F}ON
zvAw6R3rKGIG_?SvKQ0p+ci|#{<owtn6#Mxd^^`(3@+K(`EACgL2k@WxzqJ1U=y)D{
z@WIdM9EzklyO+rx<U_#@icfSk3=cj2m9Koo<!&oFrmqtIzx?vc(a@no4f~s9-5;09
z`t|D<eeG*s3!-6ucg7iK6z&Tc=f7YM_>$HS5a04NwE$!dK33Ml-HH|f#NQ}5?+<n$
zY9J-uz+qyW>35aE6#KRH$BFY;L(s=*Htq{wjNjA0m+c!q=S2h1-3ce05dH9nKMdBL
zR+9_5bm<cP{O3Q9Mvop{7yrIE{-bvww?`Z^?0dP_^-0HPzy0=$sP|KiF55efzYDxQ
zuld%|broxP2K>uI?AVG&U<<kBLf6t_gP$k7Va+1(f8fA@oh9~QMCdc)s~l332U`pI
zd=>w7oD`S!yS5z9BL6RAg%1?h)v?!B?`5swf7UbrjloxumqUH0+vB6G`LW5e-j3sN
zJ-%b}M=yweFDahb`HdwXKzG}2yKRu~3UUK^1+t!RwO&toKP}h|-KN=C(}rTH<PZ2n
zYUpiPB>v0%>>>FFr-nW=xx@VY<hAzQ;>C+yZWHbQj>e1gvZ(*V^HBqcyecYt)cOn^
zJ)`~I<c3N#0G;*e(<fC9)oR$!n*SHS_=St9uLsUox+gsJ*=L`1bIh>3v9LUJyzpZQ
ztwV_}tX}m2;Qjhxo|2n_b$sYXj_x$IfF!>{uOjhZ;{Ml5Q}ge}8*dEiDrzrjzgOa!
z@nf7ztN?OD+Kn85qW4%1|G9qrp7!1FJPi#%Q`k50lg>JSAMyac1Kgv?oc)#XK7I@x
z#Nfe$ZQb9bHveie!l8#A8m+X_N{Q_N_^R^TdhlTGsUPqk9djBVGx7it4<EXomfQ*h
zi^PBNIovW$%mO}qNjKyx@__ihe;x5z#t8ikK9*@W;tp@P;fA*R*MsgldSCl{<H{b;
z6YCl5qG@uaf$^0-tof;@g1=H6d+Yt3wf|jr-DTL{V%U#NKwbds`ITt4qhsr@zrLfH
zqWPYW{fYzlt%PpmmplIW<Ad>k*IjoVEjfw1N`Doy$@>4~P+0|AW(XdW_XoWJ@>Z?m
z&DantNZs?a8}^Dj?zp3E{m(P#*w^|zc3$J+bDm=d9pMvAj@_(d`Gp}wU;p~oogS>-
zF@2Tf46vUZKlDMhHKHA_Y!3iCv;5SnpQ#l{O(|$K$%nZjYth2_Ftn<?pO!T#H8DbM
z0Q`<T7onIcK7cbN_xBowfWO@2fCCN~7W%Bz3J>x9!^cu<@YKqSb&S%;W-2$R{=t_&
z^!l|vkDX`uAEyCw_G63BL)ZWL&woA=J6%Mr>`K^MhGW=1EzZ9(zE{Fy=monu@gVrX
z5j%#T2tL(PkHyu?JLHf<T+U|lL-`+a@bWkG=A7HRckhVY{K%fi9e13I|0F&i-@Hoq
z&hr>J4!tJ9f6iTJopqcH6rWdle^=g53npM2{`=qmu5gjKCFUg*Q)Ny4k>umqpa}dI
zIc0@icG+cY=(9q<Avu$f8KmCua_jGo#+b3;gKaVG2L59+<(_)oj_z-NH@vS#1L*p}
z=2cf+H8Ibtg-22gfZU>GT=T2k!P+04TAsMlsMls)j~@s%birq^8tnG*JkNb(1mp^2
z4A$p)%LL#8`KD{3ZT}qA0aTl3c^p^%@3-6sx(?llFAv33ekc9|+ep9Uz6l+yDZc-+
zLZ5ZWkRgfnB#OQ8Ozrbp#}(OZ+O%n*!?N7(7A{=ari0))YJCPf&*T850qBOB=B!)t
z(Dirg*3GT$@TCV|6>H1blKYf?X;h5P`nkba@}je*XMLV0z9+r5@cigkzxq|Q_uhNE
z=gUJLKo=3>3y7@CSm+!px@As-Gihu9^XAQSeH)6aBCDO4JNU~DM1Q}L=o^Cb{?bQD
zH}D_7rBM8zJb7}`TUI<D{SIp?#yY7SQZ!B4{mLhEu$CfjDMZgHQ?J9d(WaYj8r^#9
zt)=truOxfSm@&ir{ROiW^I2;bxxP<=|J0}@Rv+5sLp|Otx7^a{uh31PtH?qYqA#$8
z)k5q3Im7~B+o%`MQ!K!awQSk4irCT7!KF)=I$KOA{)_$OTIrMAH_0`yP3SZ7JLY}T
z4g4Q9YLxS{NIJ$~^|*2466+i)JtIDV_$lM>!E-R~NuS5gFCQ-FJto*|x88c|ptX%m
z=nnZIHUxCE#K)F>&9AZm`LxLck_B!w;x(w-c+4@!I9q%YEUw47tof<EqxkQ)$eh3Y
z<u9GCf_F+g7Wg5A*u=j3-S5^dAAn*3zUJhK3E4jR<P+C-q1Y-m`3IyPLGCdCVuw00
z^ckU}x8Hs{are+S$W|fiZhmw7?YC!w|HvWOX}G37OWxRF*Kb^T0h{J;e)F4Xl~q>h
z5W{Q1`S>}kdx+_~|Ni?MV$HAEk39}w-n3ZJh`-0CkAA<bYyG%<!P@`Vzy5Va?DypW
zZ1?1mCXOAt4;>qH2|MhtL*n`Jg)e-;`76|mU#bn@@y8!ejBoq^Y`Nx|Yl3|M#6I(?
z^m*<v074%_L-8LS7kZAQ8@Uz8y{CGXB<pT)die0+5%GgrY;)$!aXAI_S?Wb^cHi>K
z1@JK9T&Y!(hm9XOVBK}sbuoR@r%x}njbAZe+gA1YL$}S^7T=FJ#+Lazwdpq7Y_ksW
zUu6O00Bi;D`cS(7u?-<Q0BT|;!G<h(DE9?xZo28Fpxm}#)0i=1g7IJK04<e1&ovLQ
z<kIUbxd!eF#ee7_sqa5>5tz$Z(Z5N@jNf3hM~9HbhAcvDvLtzkl0LJYUtVl)Z){le
z?6uck(Ko*Fjm+!x=-MCuKGs+hCQN7;UB6;KEq;mQ<O*FMHsbHli%ZUwhQfVh64w6s
z{3*64X|WebTzV8@696Z+-+ueVIsjw_;w9Rfqj~*J@gLd_S>u9D#KMMRtK<*<RP^hc
z37^PqlfLUA>zZky&q%E#@I1-J`OiG_%yMi0Br+cOPhQb9HJbeA#RmY}CBBGx(UM)a
zvG5;EqAqXGo;@RU@-hK4|DZ?MeDlrS`hr?iKBhLxK5PG*Z@#&uupi$KV(H4f#;^8l
zvZjo%?<c|i__;goxTDKgkW_9XAKsU~^rgh}h&=lB;GbX;AJ&D$+$P02FlPSz`4Mpz
zq4+Ak`3L0&{&HcV<@F_Ic|qv&-E+@9K9tt9Pd`5V@WXBPcJ1d{$C&fU&%9*GlA7+<
z(MdcHK8)O-YuEZ5c3xv)dM)FHP8XjRV)@9gn+NW5%{A9t)A`CxojSE4*ZeA<Ajgx#
zBPkX%>iJ-Qqv`uq77#!02z`1S&qKar&p-9lQxlClI)JUV+A8s!LI&rzwaniv&rw_g
z{~vhZfgt=R#|?3xq4+BJe_@{ZFEJLIi2ncM(B}(@!^3Wm@4xE)wV!JpJI=><Ak;6j
zl05M4yYITXf`<Rihv^;B6=RMM7rM=Fe)F5Tt@pwGFMjch5%$;d<HtATdS7v$w$;}D
z_`o&lx*z)zIr&4dzS?gDHxl~=;wPCjFDB>H?;XwKtpBdK1WsLf<&}x;+~5rH<;3xX
z;;YmS8IdRc3oqI(^x3Ev6q5HJe*yIO+P~V?I)0o_Tn0MRtTucJh$&E+q}FG#^BPxP
zfR31(Qg7R>$2)iKoOo>lrq}X8m+;e{{?z%cmaR^okLgMFr%ajR=3%3*<&!=)*rjXf
zMryJ7!{hPetA^zv$H^H$4#On<hz#|EAN-)EIpfc(diVjxafy1dNo@eEb-}7ojNN(X
zoySTZ;@n~YMZeHD^x3eFvTjbgQ5#9(8dKpvI!9uov)UL}Vwn6fXW#I>aq+#{*dgPQ
zw}<r*b@}r0=ZAlBZR(-pTSA;^5_~QDxwqYRTO!_{1SiUNF1STLnnuEXo)zquIP%ms
z|7!99z5q#M1L?=4bB-F<*c+<N={$}r7SO^osBxPV|G}s0ufIMR|HWTpy1d)!!b@`5
z#5QqRDE^b%@q-UONDRS?7cX`)k>9^b$B*AW@x&8}@7>-HcrI!_aBZH)e?C2y^f~SP
z^2iThipaasPk!=~XyuhxPP_(@37F_N#0nBKg<pT!u{`PXAuG3%&p$rsjfnl|=&R-V
zsfOuEj-%5;hn7TM!`8OO8fzq)OZebYPpD{qsu%$N-+S-9K{4lPVgSWA?;Yvi-0A>{
zPsp92_>Zqt(%gv1PjlzaZNpZ@*`(vjxZtxNB9B#*0k8p#9zA-wT!1?MhX3Wk@g%gu
zxKaNM+detP^UBlf%Ldr^$rV5jpGL{umlXe*C#{t04}DQ1;eX!iew7ihDd5+i1po2n
zLvP^EnOgRdV~XU%KJN$ri4hNpIZsmu2;V&MH{C?~C-Y5w=sROy2*rPN_(^l{sGeP8
z?X{1S@^pR|Iv&;VpJ#&)s!XEKMw{gM?A-dx3Sbj?%*k7V?ocLA?jQ1%kuQzhRE-+X
zSBo5g{{nilBs{;-&n3@Kqu@Wje)wi#pI4mDtK}Z#_DMRv{3dC94YoRD`J(u%&;Qwn
z=0E=U<7)6x^*Fh17>^K~mEV0TI)E)R2Y<Ps_|UH^wxOvZ&&6+s4I5VVovZx;j71;n
z*Zt9cu60~FA9?JmtF8(fk801x@ee=zFuL~IYu)v^56_hJ`D%R+J1<)~0h)k6kgw-E
z-}z2rKjTmt0Y3J<?|sklhnHS@sp)k6ahc%JM;~?bH!06=<nvkM9&o?`&YoUYIe;}k
z&zQBJe|xe6@@~>NK<EG+zy=#^kVqzHp7D-F@=fLav=>}(K~Nr`MT-`tssku_r4Psh
z|78r;6aRuYL-GH<`|fKGN-O>ieF656wD`|>NbbT2n|+oW&o^=6#I`s99seR}&hAya
zT)_BXhax@*yM9Q1kx<+xUI5=d<PPlNahz<%@7OcQz1hfE9`fw?xKR^_TrOZx*<=8o
z2^-fITWpd0n%|cPuycXsN&A%F;G2+i?op$#DE_FtUt8`=3_#ND{rBH@en+7=d&Ch(
zoSO&!i%h$*;Qx})=bAKWQqrz)d6Y+v9O>|%{?xvut#w@WH=Lhk44}RY@|qu?pwC(B
z^VxZ|<9A43G5+uy{7<*pW*e82KPewcb3VAg)>>=1JgCH=G$YPed#4v(c)`utr2M`a
z&PT6~zMDL@<kBgF9KbX1EY$PKI=;`x`AYlbu1sqC_vwIKN=f~3@EhbBA$%k0Z+x6#
zADcBfXOjAykplq#(NLU~^?xpPfW@z1bNmZJpKI2vSqhmox8&>{G-yyJ>wnf=#2{zA
zkq?->hFo81fHo=p*!kJX0rWpQqrQFnI{ha3_>;yErNMlD%l%egeRY@nwAFB5<pFel
zJ`ZoDee_J!W&{hVp99~lmrVfN#~+?&NK(tE5{`!)L)JhC60-L9X(p)+fLa;E)D*#6
zecrG9hkTbw@gJW-up|^`@zEFllldlV|E;Jo5b|8)OktgzbR+hkI-zlFO@gmFF34l}
zSSKBij-Hw8k++!~1A4C{&sPL(w!%H=bH<n)BU^91b>ZuLnQ(3TNpK%KC;5663tO#4
z_fO4kpMSU7KK>=XeI4w@mtFF-IekE$IsvY&>wWHty(<K}v-k};ERl!Oj=%Vyx6Lts
zzO}bcK7%6opU?Z17f}m1Dc*2C^Ckpm`Hj5q81dE59REeG*dz3r$o&(Nf1f%^<U@-0
zZIbcS-y%a01HgJc>x~?RciwrY!ymn0l4rDY!`J@!?vo<~TV_bj(Dryo(!Y_XA3jGN
zuU5nR`1?}l4;@Tep5N%dr~ch<e)F5<u$T4lFMjb0murW0dDi{`ToZda_b9@zznYA|
zy?K@_upc_Wevq`j*7v{v{X+0R&cmU7eAkl3yn#*B5Dvv!k&&JfU$<^q3jmV)=fu!w
zB9BT)?jQ06W{LmQ0m8nL^@hy$)?05mIR!dE28h#xeGkX@c;8_Q6n#{*(MB6ZE3UX=
z;x$21TyO7u^!(rb?suKP@5?X0+_W+LaeVLS``vfn-SXJ4vJ3c!?!QuQ9WatQH^>MQ
zyXDSHDi3gNe#<quRy{FaWdWXp9LQ;P{@RDMTnk%Xd-E~=w;nxuIQb*aL$dy^>ptcE
ztV^g{6SCe!PaTT2;$!)$yxW@651DRha{nQ>CB<DZ_4U_ZcQ~qjs%?_7^T*}F3oneQ
zv6RP#-R6!v?r75iBzZ<Vw|&_Fy*@G|waC|Ad+o%rz%mgM@r+u|C%y<CH)P0=$Z-F!
zpV4<9Yx}&r)%U?J_#hbFp6?xh!%je~95Dp=58_9F4xbPE9OG}C!@2EUPw}{@78wV9
zKYEWWv0v#2+g>g6Q_oppg%zAlFmE2~;|%wLXNA_CC#EbE|3wa5Abp>C4nWbd-W2*w
z&_PJ<Km4ZXN55}%zt-{8^R-1co5zN{Lhc5hi+gFS_pSAL?Yw{XAH0%yp^Z1**ww*H
zs`u0RpLI(vU}C3O-%<y<S#$Pvw7zfe@5DE@QocXMrdnEb0r;d*6SoZO^sM9p<PhfT
zNhh6@3+`**qU%UndyD7Fo3ARL*A{zosJ?mn^y$I)FM83X#~gD^<~abx{y#bt|H*}r
zR1X54KK=C5ZTO!CPyI2WmTF!b?}*N)QoaIxhP>&p5wB0*pwlNdi8T#zJLJbJ+GoF-
ztiW@uzyA7e{r1>nk2Q6^zV>jvmcJnnQU6@|wYB{#_60ct$T^9fzUVmotT3PJ;A4P4
zBYFMvSntQ_2R^}?zS>-^bR5|vZ@#GfotArn|LB{^5tnqMPHrgH5~C;iO*WT)$aE9E
zLU8V1a_@oXNjA>Me^S@~I)2*E`n{G`$AoL$a?342J{h$<JI}mu;X)U)pwFrI*6+1E
zZ?m66U*H>!e=>T^o;`a;E3LFrV&5Ji@I-td>G?bpHV5dJ*wNQsd+jrN?piRhmCk9^
zoIi1#s`WdV38s;gO5&?ZFAHF6Add$A2E^CqrRT5KfArTkzxmBX^B%uk<-<ksR`6eP
z=0@c6NxBg$N6cJ^3?RSzMC>n_<^aC($}2kyZB7Vz9)1&&`xn2-haY~};Xh-h_^EBJ
z<EZD;GA6`UgydzebqslKa-MQ8eePPHwOP-j@8NOyHG!w=t+$@5sh2dTcT)TgIUn63
zamMgAYDTp}j@~Tg6Y~8-$JO|^9j~kppkJ^JFi)@#U}M70PtCk6*Xv2Ig^dE89DWPv
z-bJ@uIOfM`hP-}B<~BCFBI^Mw*5JDyQu7`kHO4;_ZzTqBTj`(7Hi;+bE^@_`(B~mG
zF6jo2l0O6-^)a0NBsi((>ot(cs41A&h7JIo4{JtW2GHk7^6ZUzF7HYXD{`Q*zF&9U
zbzQFAr1`sqfD_I0H0M))7hNndqLU|2HoLymwhEC8$nzQJ*Y>?S=2z<**16aS(5vG|
z&s-vwo!ou+z>!ZcOTWKOH{I0f9?<9GXGrd1$@vyh%Lwd5HmUZkMIT4^ki-W7TO$6$
zdGb@m7r*6xZ@>L^V%;}71I9ZPZ$(bqD>Lwy3yB=FhVaH$L!SqGVA2g+`dxS3RT2M_
zVyT|5V?$o1JU3(je8U)jy=R`ZSI=wnep)||JP)iD@X;r?ei_&IzKp;#!tba}kItr<
z>+pqOdD7pY`zIG>(Rk2G_d_NCkCCszW^@IT^VRvzux3PtRo$`13lKBF`klIR<j^5@
zcJICScCq=`9gr{Zx5al4yIh&DzS7w8&Rx59t$A&L{|@h*C!bV4uPygt{fECfc#vcx
zRvvjJ6mMlr`(}y%;?K68_)rGd{-K6n(hdB-?Y7(6@KgI$+gis`&)1eQx%b|C6OT#K
z=O-r+wF^`S;6JZEi+`+9_IY-Agw&aE{=Tdm@Yn0!y?bf=^?Zzv?}PdHTb*&n8BV`%
zv3p_b{7SNc+5VHS^DE(-9c#ZInY&;7;umYie|P{olRSB>&(qoGUih1l2P-N5llK-o
zODO(}?2u^<AnET7MSfZk`aB_d_lc(;F=B+ne;qf!kM&rst^O7~MmL`{9x*BYb3VR+
zS6p#LyE+V|m0I7U==0!3#~ypE^VP$4k8PaV+UV5c*jm=_U;gr!ogI~R6SAM>=gSWB
zeK`QzKlU}lulDiF`X_z=;4_?r-;kp#Pu{8c;<w;GF>FckAOAG`Ktl0Wa`g<9zR7Hp
zXQB4r;?U;_iMglt5BU?az(*Yu#-Dxky;;`+t|T8Y?#Mpv<uJ_R{j#EK=oK9xYkO>s
ztnH~?hyP3xdz%nmqPdy%`RMzw=aZiYT_%1chWYtmzK{RUKmWX8zsSpm@A>xud4`hk
z4fsJ3yjHP>7JmA~6Hg?@f7Yhhc|!44^#4OL1An=Y*qJsJ{r}R?=Rq%+bR%CNzWQm$
zOvghplJDpMs7+eLh8=)4C-?N9#oyOwE3)NzSP$dpPQEVe_SC2U%2&Qpdb@q4d5=Ai
zH32lr8uX!u9&$byK0eugzB0fgk33@7XZT+T4Uj*n5+A5`40{1~gS>gH@^xD9AHSlc
z>whqV--hC?_=60We#mT-+Uc7M{(ltuJmkhtx?uwuIB?){_)niE9Y23O_^pmh9<>0g
zy(4vuuDRx#<z#^Pb0vMRB<Dj**zCzSLaq*c-q7PC6E~6`UkG}+Igc$Ly&m;{uDkBK
z=*cIav>5$Bzx}kb5i&k;KDPGFf9-31+~4^xCdmm(&LGx0N%&^kb6H~%!=AJT5Wa8d
zj6?BO@~YgP8TiYE#GbIF=z~8FeI8;Ul5T(d+uz#q=;%0v;6J~OV=dz{XwaYtIje{b
z`Hxx#mtJ~lMHxWfFN+qeCnpCsd-CaRyY05ocfRwThR1rapEds1zy5WXe*{?`|4MRY
zro}G%eR{nBxsirS?4)6n;eQb{fPZ|FwF|Mw<R8g`$JTlca3-V%Ao9XR7hM#L|HAi2
zWr_b1i@1%%jeHV{{~<MZh=HIF{Ju_u|6IqH1CXym<dRT%fib0?0lo*&g}#fn{(IKC
zPo810o;aWbrOqa`##s+je?Cck4A@%64?YL@?osEDSY&i4)W%?~X_%cJv$O0&eE*Pd
zi{Sls50f$AdEL5otC?@%6GVJut-Lk#JRf7&N6(ye{m*)l+5w?>E3usqWQqS0*S)R8
zlztlWJj9!Z<UmAcPX6T3acJ*%j0+fyZ$^<D`UY~!>9Z-V==W+Z=MiJC>w02$$-&9G
zeznzBi^`l=Cy89a93_qrJ3evD$Y|t_09&%eD!W$pvIB9H%qhcW!{#DrAS4Em90=8T
zY#zs%52HtqPF(v2OuG8&tAp`hayO0568}YR+E()a2H`)omqPHL-%vLQ?8|y=6nAgG
z{r1GNSz37kzXs|A>wD?5=sPM81?#a_k+*_)^>2Us+iookMkc}3GM~%4thnNeE`I>I
zN|15L`D8hFv&ZMWWgg;Ois1Wp50fvH2CxMt;ct280Dy=4{2X3RolxxgNw;gSy*3#C
zB|qZ0Eb(73XghL8g{=R<FV^x&w<SxKI6rR1NySIMfAv_>mTNFJ$QL2?nUcOs{CwUG
ze>L>?&@#Sx;$z|Je-PKA^>C8Vb|ah%-s6XZeFFboWE^BLv*9-$-pAz$>LMy%w$?DZ
z2pV8bl!WiWTa#i%((`?M0%Pz|3c-KyAp~#vjbLu3_%CbtVEiYKblLEqF=d?am76_#
zcH;PqIG%U(9s3V4ovi)w14JfdZU4RReb4#jl|4^xk~!v|i~Sxygl~M~8&0-?C-Cm*
zisSfU-y2&7Ajd)xJm2nNvW3zB{L|+*9qr>sloZcH&Iel*W6<@6;Q#g4UmuMB;;TPi
z`XaMUWQy%WWf5%E`0^#)@EOEcPUWe18!|5O-?0A1zMRxQquRURx52f@T}b=_xgXKv
zkY5|$JoHt~q`wyeTW<b=_xK{LzyA6zJ_q|f{tjlpZ)|MuNH)VC6FrXdWor$ii=ctc
zHrs4D{uAd%@$b|fjblJo-{bhC-<cO7_&<F3@HF`USZ3fa7b*k(XEjcG9mWU!%*7X9
zoT?r$n7?4b0vG3jyh6;~#v5;(C^jWdr;YR-`#tlJoPqePP+O@Zys*DFmplOe!>@|q
z`F0PJEtCeZ=O^KnYp%Iw?)V?am(cZp8vGZ$o*?~_*_H<X$t{<5{jYtRRjaZY*TV)d
zYu2oqYyjjWoH})Cbi)ldL?@hZf~(JsEn7OeB|fb0spU&d2YGez)iYgwb76UiY=(Y^
z*i7Zi)*40^K?BqyNy2-{ca{}~baWkEUxwoU%{Sj1y#6l}{%4{8@2Ias|IYfKPdrAG
zHT~SVbKRPr90b&2{^1XQ7_GF@N)b7ynpubM&nN2qkVC(B@7}H!!&6T^<!a=T>&0U5
z4fj=6pl&jCu8QFKb`O&+lm>_y^7&Oq`#pN}Xc+uYv;LP@y-fB0vfkTHWQrhpWUsyU
z3iAJp+y6r`zP;ZeqY-m<_St7gH{EoTtGOV3=lt){Yh%l96|ASm5B{;(FR){fw~87G
zGiJ;%tgll}UB%b3x6sHXmt11_Z@K>qr2%5nI>LPa@8l9|4-c~ZTiW%18vM`N|1VAa
zpTr^t;lIZJF(&k7+Ogpp#G4UkM{XHn>epFk9k-^(N4;5n@O}E%eRAyJqd;sXdVKP>
z6TeN3Jl6JQ#~XXTa_Jth0TD~9>oRL?ja~!|NKU#$_|F<AEsoUsd&PfvYl#0}n)pA#
zxADU3Gus5iw+qex6B_^T=l`KE<Dd4%0iFKIC!ZWi9V8cbMjhKV)>y;ki)^Jey%2z_
z-TQ+d{J_aP$UnE-a*L};J#E@F^UJq&eI~LV`2XiW|Jm^0*8hdlKvMi?-P0a!r2U&>
z6xY%Hdc^-{o&QH{_`&&qsUshf|4;M(YCpzX9V@W@#1l_+wH?q0ZL-NGF3t{HeY51n
z1;;!3V5gvVFYiyzMe<{g7%{@-%cm~8#o(1|&D=~n4DvNHKZ{uN**#3RpfrH3wj;ji
z|DAfFiW_;faf||+MvWR3wEiDFcyN%t9Xoy2_%Al$;QBwvXz22jZt?m*+PAFhsRhH>
zgLU}dBiFSO*5iYSK7+VBYFgmGaNBLSMH41Wh`@T&;TzT$DPMs9@H*wo)*40^K?CIT
z_wl`>{k-k}icu<CFegIu|6g_0Rl)c#K6hiJFEZPtzWP?Oj$an)1NiQ{?<R$Rmp_O6
zF@5^<aTxd0pZ+vjYpt~+WVmLiZ6||M6YWyt>RaFXmh;1>e&v7x1EPEGxyRKmLWggD
z_=fdGVtu81f&ZGzx(L2+_b~Ya8c6E@zv`;17PkIJ1_1x#v1PRYA@OGe2M!Fzf2r4Z
zUuNJh7n1m|EySnbqfq>xH*a2tuT9>(`Sa&T<Ppc07#%ii`y@3UYsJ(uo`?P(`rL5C
z4I|=Ok2>n8=*lavbomL1yTit6SZ`Qg34iN-48PI;-`<;m+fh_|ym^Qi5fCw=B9|Z{
zq9A$^5d{sPqIea#TrV;clzAoyNG_59*Ut|DHHH~N2=f%?Fb{z+PZ7ePVn`SQgaBc@
z5O}<P>sMqQ>h#$|SM{)a@3Z>*&Z)h7cXd~<s#^b5tJYwcY?xg27}#i|jWVsFl;7je
ztZVbKN?!*+Y#IEhLgUL~FNi&DEZ#~k_)FxS3p@7Rci*)Ik6({%&n$_tpFWUrUU=aJ
zw~p0!B|anj_R{d4{`<&BK9UfNikJe}M;v_c!O5galalMMyDqu+-g|AY-t6)UvCFGU
zE-?Hz?5`U8dESN_ZWx3U#9uEP_Z9ys!T%d?yfGO6i62k>SiBWI@wtV8zuZXd>(&(f
zpC8*E;)8I!{r20=pPcx4+ibH<vf65^xxM>d#e3HDOE0~2f?Tuiy6ZX{MSSat2|ab{
zROerBYkFJLSB2AMJqP_iaWp!C0rt$nD|--|ECf4-4<BAS{;PbU_z$0Fts8Q@^UgbN
zF2&-l*vCyQ68|MX?Hc08H#ep|8*jX^!#m>Wp|9!H95}4$*{?u<&%V_D`|s~!=3)PF
z*Ijqnn%>s*UA3kUkrlvy);fm8gBOcC(f8}DvrZ8HSC#)qWdP>HZMWSPjQ^~Y@zsvO
zTk1%Ro8yYaf3YuLRq%gKNPF1BM!&u6vdi|=8lM>W*dVU3!U`^4p4eJA-behv8*aG4
za@iZs_bkpglL^3ocwQ$kz@9mHWe#GPg{=R-{N*o~w*F`QtM1>&f7X7X>woghkY6SQ
zZ~bd`-F4Taio}1hV_ZS>|1<q(H2RD`25WrQz)LQ<WKiFP^kY@mvZlvo1i6v?z1ZZ9
zA3xsZy}>5W{OnA3-wYE6(|K%D+1D~G9=urGiM|KVL$HALsA6*&Wg7pn|0f50DE^Z>
z9>2Fn7@Oss;Q#0%@&A}(ju|F)YBO3r8|){hE-@BE`lPPcvUiWaA@K|FuRs0t)15B|
z{t3u*<N-9Be8d02g!9ebmH7Yc?{xwL?3sgC<{%eo2!4Q1W#B&dOk=-($2K+;|A~D^
z?Alg%+v+!|yJL~~FKgb#B;L-Qt)BVa?|!%E{qm6s(EYEt;)-r>1N&3*8z8H(*Fz4}
zE3drL#o@X8?z^3gfNs?E1STgm!_Hnfk9{wCF~j1)i^ZMjd+e=3@E?9%7XGJY0Pvr4
zbLY+tG5vGb5-*Q^<yLsx>NklA_tPTrpL@yr|K?WDL`NRd7rlHfxdZX<TVstik`W_D
zxY+x<?Y5h<kv`>=Q=E)&#~pV#-4HQ+&?A_PU@}6t$^yieKIx>B4F4_ue`RBUyk()f
zW^~k5;y*btUV7=JVEiXu9`SEl;cc_u$kQWrzXxU)c}Na`tD8NO^Tg*HOgZ#~wz=dT
zYzsd3xz9Nn0lAboz7l7_?W3M`)>+9-H{Imq1LFCjLxRVeub{~Yb(9g1UD+S&#2V0^
zIXHC=#DNcq6@%`UTy$09Ke1ZT<%b^6KmU9b_JhO3=^Z(8<adh1e(ojroZJfkk*)A?
zCx#t1@_F&m>JM>#6YO!}=Yk!=&O7hybO_{zBvueM2s38PaQXw24@@@blx%=pO0Frx
z;=zf<o#^*{_Sq*HI&^4eoFQk*cH3=N8vg5kzn0kkVH1NbU+956-3n`4{U&SwH)TJ1
zEik*tLt+X{X!TtEP3-{LBS#O8+$HU>zY=JG4uO~!$Ops`lsL`K4h8+et+(EqV0(aV
zmdOSt8<Z^@kmsxuIAG5loH7UYaUpqNxK`}qE5-j~k3BYd>#es!;os?f6;DG;(Q&*a
z@%q*%68pKA(C+u4Z6OX0Isx$M$3OmYGHlo|lLtzW1DeTK<VF0_m%fyI|NGxhM1SLQ
z0%L!G?m%r0Si9+8*%)E>?_D{B*cXPygA<E8(eJV!ov@~F#{1IeS&Qzs-+q<hKlb48
z+64<11miz@zoA&G*9-nXDX}<LlJ_t45P557eMV@x!wx&ReGu{*fHmixcb<!HfJ}go
zo$VJ?uOGoy10Br<8*Gr!Kg?nFaEVumzQC}$cd@#RzQrfD6F6Yc9Go%-`QHWLGXJp_
zk~p@d;lFSH&mI8zFk^H7PM$nD8vi9v--D7*XIP=&FE<lEw~az^U$4hUE^P;iPb7Jf
z$aOGp-aMzT#)kMezxhqF>86_|U;XM=gX}v(#)4hjc;2vAgDghQMPh6G>}Nl7Hi>`z
z>tEeie(0fxOfInah7HGn<p3I-INT}uD>U{$c4_R%S7HCB_>Z17H1{9Mf(a8QMB~56
zMK=q-UbJZZmwY|z2`;~@m>yb^+c(RBT!2hK4CI$ze%bXIx@%+t`W&A+_Poif6Qchy
z%x{eOS?GdH@Zk@C*vSR>d7`%==E0x;{O5#yUy}<=S3nE^?43J>2lm{-C4a2G`s$h2
z{_r^LsH?($@E`sEv}x0VWB(v8NW8sh{1-p6DMe#H_mkMSYl&@PbPizF2cZZ11(#lW
zsk3=kyGrOvt}$Zr{qA?aORxi#e8&m;AbjoDTyxFji(mYr%f*9#h}j>;<397I)gST~
zHn{lVG9U4;LC1#t${v>OBMct7fWAKQ#1jqwEe1d(V*uajR=g?w8@Ny<{-ggVmwRaJ
zKi0j69(rgr{>xr&p}BvBj_w#edh}O>zenW&L|1V0%{Pa_ztf$dLjm)_e}9jqQD1Tm
zIv!s>z)uvrc;YGHo3P$`>m^_N+SigVeBlepr$7B^=VNCwLTj9t0T49Tu(c)s19KGH
zLu9n$k3T-S=9+7q-C-H~&vwtw${N`9oO8}OmGJ(m*ZRboIr!j%o&6YkFUhZ#{QB3w
zcKN)qosoR&?mOrA*kccO9oJK@>b92oJaCD;G<)y8x3i_k2A_9_2GB!%#2l|BjtTG2
z8m)}>&<^(VL--PWs1arqc}~};lwj8E*|UT3|Mk~jcl<I`zpmHI7##OLVi)^g-f4MR
z|Nldu6Izn<KJ-9#B7b65{Lj*tDkCs18Aq&F#a|*JKHpYbZRO-HVi}WL3O&Md%Pr?(
z{-Xa58E<xNf0+ULp(nuJ(`16qVs#m^68L}BRace5@5{iDX7>cMu|Xo%#^#%E?)JLy
zVfxm$zUA_LuC>-$PRB?tne-oPOn(37H^1qwryhG{+=u&ton>KSv-in!9t_84j`ow+
zjrjR%uf4W=$8UV&8x7x|^ZNeqQE+10ZMSup2EWbI9<7Uff$wt&kHrQp3qItz#>anR
z|Gn_S3!#wb_Pp8e4#ii!Uixd_Vv+y-yGbmAp%R1Uc70B0dBO=N1j|C;KYPpQQu6dm
zOkLF@FlI&f;pQ%~{iso++`cz+gLo1fZ@jUa6X+Aj4Pd&2{<z<2jv^C$;uD{6x){b2
zIj@ObKx}02qzs(0dzL4Akn=)$bT^e?J~}FV%811Y)`R6~e9!Zp`*C0H&vU@AI_d|Q
zgXl4skKlbHoR6UcG6D8m$P#(q9ljf4`vsptKM{iiS?ehFb3LEM20wZ2wbz32pV)t5
z!yk?RqUZie8Tfy}1s4pFzMB$?`+7Yz!LBd#z-|yMrheAGDEd0>TT1er5?2S=gg@dt
zV5dksXU?3N5U+R2lqoJAI`#?Z#)yN!+{bnfyfc5t<}w0)y69Yp8Nt5I$tRzj+<4=S
zW=qfoeh0*wVy<=r_OlKL>(F77+naT546eo2;dwv&;Sb&OX-B7N2CqVwzyA8`7l!%G
zXv4dM3+yAr=tJ1YZMCjQ|Armd{`>D=I)3;#F>c&AXTu(fcdUC9Geb-4^9BFcE(8C$
zr;LwDp>5LZ(Xs#E|NUPmITCUqfw?|yi^lhM_w%0(f15OEQqa2)1A_N>=9y<4j$s#a
z$t9O0j1hE=#Qw(*AG?GVR#+i;Z!10Cd+9r}J9ZlI5_mN}qR0c-o7-BxytRA`ZHZfo
zokyp!tljfjccYI7>xy3IH^aPU=XpLl0oqfPe!SiLr+){Bk%6kF1#*DwDLY$%bemdz
zN0$)7<M93Ce(m^tp5N0LL5v&h*F%rnZ@)bn|HVG<RncP=9{W#d?GD)^KSJ?5w8S<9
z3=BQqeDh7GZ};iT=RAECQ`dh!dppG5XZ>Hq!F`a8*e`nGi6`8i2XT1LIO7br_kmol
z^OKl8?4u9XeFpS?<o$$qV2gz;#+<SIiJg}PSi6Xxu(tTmTJxZT4svlViqdO0!}ZYf
z*bU&rMEhD{Uy;8-4}7Q4O@_9&$m@}R*b~V5Zsb-KK+61w-Zh5jht%=$fi)s|;A4FM
z^ThrU8;4oarz^gX*2Vu99NHoj_w{<@JoYw1k9XdA$Hh_f_W(MD|BMHoO<T}Qr(+t0
zzFXGokq_8A;d#gh$R5{Ue|>W5si!*oMeG*YTO(!?a|7Gh!6F~vYk*AjqaXdq`F#*`
z%i<AqP8Pt=Co3PX@;a~%+a1>YMPgUc_d*XyoZ7N!13e_BOX<4)tn|TFFpCU;Emlb0
zALIn?9fIYt*QyKvJ}?hL*N0qx+;PW6um2?n%$*X0W2xei|NT3P-O4&*0~j3xi2cFP
z0~zY_%P;Sz|L-*Z>+`|j7#S~=23f90PC|dcI{2P@?s4)bar@BiVSm6p{QT!X-}Ckd
z#DzkSi9g5LXP=#5lV-Mr)yV_c#^8TjHhzWPpZ!PTgJi{{PF_blX>aH|X1yNl$F9F_
zIuK+Z{Iy%X2YTcX+dtMp*c`@Ude(Z1{gmMUefQlLjQ{X(`bO8xp{3~mFO&VzvfzIR
zdkgF_gtkksM<xnAkcrsu_1FJd`=rS0{Ql*>d?)_hoH=tsU#arzp&@>yvu4e5;}SnD
za#Kl6C+F8g?4DlK8=xClb=6f}><3~J;a6b$1m(&C$Xbl8Ry@4w->_|i2XzwDL!XU}
z8+Hn1&<dYt;-G}Ksfz3I(*pyWy*Dw*Lv)+?2_owhi3N@BrTCz~VLubP{>NVcKNQ8w
z&{BLHPALui<;Kz{D@gy$3~iTQPkfNj0~%s42mUMWLTjaSCrjEy-t(9oPoZ=u^ZHj`
zebudziM4>;3hOs~lvp32TgPW1MCO*El6h~gs%vRK`+&R`d5*|eV|sz&WdUf)9%eKC
z-HG$axpiCXw!>2F0cdy8^a5M)g=_cxPW_J0VJjT~?F!);=mYW9E*mEl|0%Iof8&ie
zf>}2DTYMW8FGEZ5m-?;HrnEzR8W)#6hH0Vg((Cbw4Aqx||E#fn`ql;iX$Q7|4?g%{
zu&ft6I66=Pn*)3n(4oWAd0%3Az)OkagB@Zw`ZChyRaRNW`8)Am_-vXiP@F7)o~3Bq
z%5y*bYdVEzd7it)7F!ffNAO?vaBE8scnf=XjryCmW6Li9m-&x9&nobOXXxMf@#CX>
z-O<m|H;R{`rNj*?#rNMAC}jO~VQ9PbdTd*<=MO!ogY3}hJ%C0sBz=xg+AFWT68c(Q
zdp&+F$Yk(&;`Jb3)5ol@hYcGR9Gfd-J{Ns0{)Mcy@V&a_mRroPuz)xN?6Dkq<dF?|
zcq6`E_PILaT`T#3b{9<>_7sRo*y_2R{tf*^qxZ%>FjNnTU34S9UGzD{eqz;LeDTFm
z>%lwkyfYg6WnI2Nd^t+<{Zko0Vnh8|@jSGoUtfIj#bDfH9g1CK-SA)goOTi0KE~fO
zm>4y#K<*0iz~K9W4vh5+`|qFp<R^n|c8kXOEcc_G#NJ|`3Z0JW1mbl9$c2q~cqh)W
zr`%~wi+MinE}CB8KYTl;Jyq1fc9-~rjoup{vXH%ht|jkF(OBQ;eu@Res*SPzhpiJM
zKNM5-da-eQPS)2eD^8bHO5bdw&kQZe;rrB6PX!|wdjRB_)jR;ux=|lgeNNi}{)2Zh
z`5uCa(Pb5oiO_3Zd+oI@uO+%z^aSi3u=dV^%T-^)8iN=k?Cs!7VK#%|asaxNy7&R0
zPp$&HihM>ZJ$NH*%z6$TI(v9UwzbH65sQGBXpP<n*&u`$5cdyzx+-u%@gIz0KQYwy
zkLxAIel-4zUH;vob6dJB+}Hbxulbsymx}fQWG^}NfHv5sAzLY(tLW2q&(O9|A_HJ!
z9uwm*lpfuFJ^CCl^`eU|a`6j@ZM5vN%Q_uFh<qQy3u3PwK76?2M;2o!Oa>r6BQkL#
zK3?@X;_EWTio~h1?}aa1S@8hbuOog|+3yf@f7X=9DCsf6Ic)ht=J97g`&lQ0w&UYP
z{H_>4iH<uI|G^FR$3xfDdcCawFBJJfVY;+ZWV2P|S<!ibWAgywPf^G9zb^wYj)>bA
z+V|a#=S8$1ds+6su${q1pE$_)@6|;f!0rgW<gK^fYWjeTHUjv@r1^NKzOxRjE9Rwf
zk~J{xEsIuQDR$=R=XU!0x4->u7pK3`dy{)D1pB#`{w@OBv)+R>Aa-goHg5Cg&2xSk
ziszxF@TOx*1AXttq7z+4bPe~1wok8@_(W0oh<zRUSZEC9X6=(Quk*2=&$Nv;VjE{N
zKt8E}eS=3IebmJ`L|^&2&wZ{Iz6R`Dkkbh{!0ZEB>jbb5MQ7KDpI3bj%wr#*?lJ(_
z-^~8KNSa{>fG>TgF<+n0ep|DBfBKGGNg?>px&iy6GWmb{-td3&+{V~}5!aRdamC5d
zQskp;JeV%+BRU4b|H+~4)9cB@6yqC-k3I41pmCb+o&2scfVKf0#VMzpV*3F3;D11E
z<SAmyp&!65I#d@J!aK5DON?dm5rJ_rxpD?W9pt0G{N*pTz<;n493i$YHsOjpbt;Mb
zS4He!l_QV=z?@Fg0GWsUN7}A*Njuqx%Q7$ZnkAQ9($P}+a@i#~0Pnx<y6d9We&~%A
zBSTB}<3-jf-S%H->kjFwXdeL9axr-Th#P=DQTG7K?$0duPh&sdsfUbm(@i%8$2u4Q
zdUj#}1&{;y!`A>CGh&5cE4ApNiw5xr8OViPk3N7rM8x|X445AJj>PUx^Yc!AM+P7s
zAZtVXK0A$lJRh9|?ZHlg_EkwAo`+u+`L;Vj3)c0l30u84_JE=LfW$2WE3)wMBCdh=
z!}r<4j5$s_?X+n8m;Ly8Lc^67!gJ|`#2MNuR7TP3(K(^l4L#ub$Vkvwakhwl%X1IK
ze=WI}-!}3c&~7`*qX6_JZZ`Te&7A=z7lrRx@AIioeJUY0$&48@Ob+nu1IWe1o>-Nb
zmgQOC4fa-|%j{VGJNCQr@uMBB@Gr~z<hh1tBS+(3haSEPIRG6DatAh!t=^sAz>ci*
zP_IL-$iv%1>%#Ymc`<Y5%wT4RJv2HF#mLZ7#?YNI$4a;T7uvc**6^znZy>atdOh*y
zV-EZ(e5_Tx^)WZJ-|}3q&(${hC2|UTK`+1jvdI83ogGmJS%7^a^h;-+d8Xs7`1H%5
zt>llmf-9}GlJnys4npW!xficz4}d&OdGM*sy5I}(@WG;uH{Q5(`v7#^<l|!R2zjv;
z_LceGjqXib$UB7nEqf6~%K_+Hh&@COpRBqL<OAkZ$Q;J67+Zooygh4OpXZYgCdT#;
zjF2^TH2#ZE^`vp*#=Q^D75o?fkrm{bPb!{=mh9oitc#%&_LV-(^>fz#D*HNZ4<#}H
zv7ov=KR^T&cf5+q0?$47oRbAaUQIs!@s9`bkr1BaU&~$ue4aQ$7CYcyPAAG-XoNX+
zI>#CeOve6>I2GiSCQlB2=P_7FJ?evb+z%el{drEEa6jD#w2eIy;_Z=Joc0r!Ka>XS
z%OOW>vdJbc);4;McI*9gTkwMjjWLejAI~X^*ZVx4XDF|qIB{Z>?H_StM28=Z|6==h
zNCmLp_XzRp9V&6st_{U~z5aj$4v4akLr-$@$tU;2f9+%XKtFe~)Ulvrgtm}tCdMYT
z;~?524L}yaUSO8QA;N|f-D4H@0w4Y8N1YCW{FQ^*R{$A^d7I|#b^Z<pf+6Szz%BA<
zvu?$H2`oofj!cOyDkb09!{>L__FPXr>W5-po#^7z0ltk4BXQ=Pj=-k@aWmP=Al@Fj
z6yBdb1=jho@($15aKjCQW%hN~UDshm**Kt>qdcE{@G<M!Y15`fV?UTG_IT^}fpY~P
z$T2LjhEGsD4=wRMefHUBgV6=rPMI>L&jvs-R?D*cJL~=ZalvPN9@(Fc85_YwvI;FJ
zKp&6`nK)GV6qEN@rc9}SpZUyZ92PwAzypJJPXJp@?6K;EZPu2<YTX~mPQ(QZnV-n@
z$X{7`b<A}>-uS%!{`>E5$$OgpNZhzk4Atw!e&uz+|H^FtRJ;(I=iRjpp(Qqe?B&NC
z@NKmL)PB%1rZ3B?<Btp4d+MpDM#Y7Sp^??eMgep(Pe1*%(+QBLAXLv7!k36CjQ$im
zUt;6+;$DBNcfuY5dl<vqdSh;#`bXB7LD<iHME8%*p)9`6eHCx~l3159xoxmrM$QSv
zP`zGsQ8PqOGE8x~s#0R0d_7MbU}C?<9N2bYXQ{L=v!7$`t?i=p#|kn4?;K+v5<@4e
zlZ^uGDcyVTy)I5DdZ{mc=}V>NB_M79dg2>yxM9%k39t`Rmv}&R!Z~ZpK$(a=lQq^@
zBN+d&H&EUi!@slC(fex&Z$I|fW25Z6UU=aJx38pl9$Lzt%ei8AxJXsFug?*m%;iP)
zm=oGwy&l@((;s@g_10Vc;s9wMWa+mmuAx2p$Mf_vC4Nxs^&s=v(Rm7h{lsZNcGrG_
z7qid%)vtcF)I7$-GvQh2!CI}Gd+9gy9;O2rh;@el18IW&z(+pvks$mhUO2X!W%GG>
zh4OYv_O&j!;DV_AU3|o`A5mNkE#-X=RZOn36f9d@_8y{b0NHz;KYxBO2sDZVq`bTA
ze$RV<<V5@z*awc0eS(Q)6&g|i8vuMVh~bM&rsGHFHT_KPI%1Ns1{peZXb>Ngd6?;X
z{FK&TfBj_g<jI4^Pk`L0W(P13?@R{xfF{@rVxyaN9_e-X31TytmrrM@@AC}!I`O|^
z4sxZ3V!nU9*ki6Q?_c>L`k5iJ2M`?x5L;2!HZceG^zabB4}9L8rT;o{jkcGVsAdls
z)APmDLI1+KU&oA=jm8A}YUF^`S6|)bBa(?0%$M5LA$HKHQKQ^GL@%xP8@&rU0Bm6l
z?>@jgqeXvO5brN0zBjRq8_nUO&nX|*68mm)zJwmEL(o0?cpmauFm%4eIat1O@L%{q
z(b4=Oq`m2D@t24>o_XdOXH&2AZ^gfh?)yCV)Ak}SVh1*N?%XJyQ4Gzj&ifQl?8k<L
ze$f8ZzR~aL5`6%9e^yy#l~Q~Mu{|U{3UP~i-9C_9%Fx$vuRrb?J>JjJKzyWjGIRQO
z<OTc_)AP2B?>?{K^YO<YpRg|-dc5}9Ysp@F?G=sxvj2X&tb>>66#k2!=ZfO@`Boa&
zvwmkC9ODy5u4H1pYClkx(a%NS({C@>Lp}rY8phBdbgbF+Ny2_VdOG@5vET2LEd33S
z#>bib#AWyk5W9HSU3Yc<iH+9Jy>O0r0K`Tzyfgeyj{)KjhWh*=3y{A+=X92Noc9`@
z1@E9F$3+YeCngB7B(maV`a0o5$Ki|LsY7B!EhDzf52o9d^*c5m_+p11(E75=E_1XG
z<==VxJx_hVt@@exfXFj;luH5ZEgpXO;lB8h^rQBHeh%qd?32+qqPvIx6!}N46YLJo
zIOB|-)dgS!bIdWvm<%BDWEukp>v#6<!H&?mRF&PI@(1M`l$^Wgo_nI07r6qnVr8T2
zBtGMIox*;eE9>_~1pg;AYFn0b_(8Fri8=7uO819;@0ODBgZ&wKjVwlR%qYlK2YC^D
z3-nDocZ(P!+)H9%CmU?AL9+PbiwE<qc6^R|Vtc???}c^0{|>Buh~>q;%3#Gid++|T
z5BvTxYyU5Q`O9t`6)~r?+(UT?YyUs}=}!qU#zPNy5_PlSWTR`uXJCQwh84l#P9Cy`
zkB$SxdtH0&wV|YQ*AoW-`e|Qe>9;ywL;JA-A+C|d2#y*GEh{n4u(QDLOl?Ms9tZRx
z`*>gZ%2!IU4Onfp)!bfDujLdX4`{c=1vbp?kJ&}hgS9_7`vl8^{@8;fZb#8`y4C#@
zbHIOWS!4XUUw!pe7k{)7wr4pfIhr1mToRS#{A(s-hzznyo;W~YA3QqrfacI%`=V8U
z)%iEt&p3h(_=1}Z5IPc?U(dK=f9bsQ&Z}gvh<?O2;M1S}ba1}%c6<*XL}ZNV)2H`T
z+#vF$qXR1nN9;c3;B(n@WiL1;Ki7&Yu9)C2ST&DVzK!lS2EXw8#|JJ8);GFF>;@*F
ze{Y7%Rh^d{7fXvQ@_3^*W;utgQ%oEHXiiLVcy2Gq0K5bHq3lsxY=GvN9`Xw^B71E9
z7^z~cz>mKF{qL6&H-H$zmtJ~l&%_I0AAt8M8(-}H^_2^-rCEFJwS(6EDlfB#+zIT5
zk07_QuNZSM=Cj~qvuh+T;;vO;e5>aWdr)#0M%w_8Lki4`Imnx+v4E={14TWLam2kS
z!71VcVILhMQ^wG+SL+}{J^0{*{bWO*)<yMStNW0<^ow8oV&Q%QAN$zHTt1<P9(t%J
zbOG!Gh#j-Z0E5sL5WPQswV|>8!2f^yw}0#C+Mk%evG(i8qs_3r-Ffuw5<hRnR=8Z{
zZ^$C;+T7~**jxZ_yzz$fz0~zxD_&gJ-@qgvm-vjG+LKQ{X)-{haDwcFeaQIn;|Jis
z(z>egz}Q637o*#R$F=&y=jp1euIdRH02@d4z-*mf-*tK!eM635Vqv!$=goc-y>sPj
zfA|JG1Y08FcE;@2&YL&S<tS{0iLHLyYOAgOA#__x=u(SAVi2y7#|A*`7^3LN8c+QI
ztK#QHKZmiTn4~3`fowTT^3~fBP61+ZAX7reqWdfMevI)o*Icu3T>$X{*l%DB?c3LP
z+h_Ixumv`MfWd?Rto_+16A%mjW8WWnBz8XLsi%AzAJ&+I7$o=(x5D^VzscVJ3FF3%
z>-gTk3Llcca0!t~X0&Q^tKYESBoAxMfz2HIFm>YfF=Hz&2OwV(<LKFEpN%2Qpsj;U
zh%W{7tlOBNO(RE+jPh}6$0LcCPCU(S!+pQK_%{#}tBiG~-Lrmj1$nkU`q7UDV?XgR
ze)X$gbp-q2?eG<Jv@w2vFy>QEIVBqV!BO#(?5N+r;=Y!mXI(__KROq{&wlnZ=K~)D
zTEx!-C+o)Rv&sO9`+iAX#V?Zq!bS!1(qI4jS4Tf+n6)3Ox{fwU+^l5Xb=NK2S8$nS
zmT`K?Zq@}n^2j4@PtWkWet2DEpAa|W^Pm5GF!mz{lZ%7A997L(|2fQG)@J9Qf4+++
z8pfTH<n6cL&K2_)zkk{LAEww_mr`OcZ`x{&-|jbT-(wE;U+Sjo^~X!Q&x|Mi<68Z!
z@(kbE3n1r#*#x#8A;eH3o+7kUI<}*Kr+%l6tYJR$na@P=K=@#zzYl%rL&-)PZRGMB
z`D^QL`OH4R{rBJR@_Q7CH+HZ3$P?)Ozx&<qM)}AR>kqqH=65INuJRRf(8cg$bX+-O
z{@yA65<}~P``Qk%0a#k{0l(f3=bQaboHJq~gdX$(`!L!sofs2&o~h&5Z@+%_OY}`o
zJ@r)7m<y$8H(t*;z#d-xL6mlR`ljr<v{ClXlJ(YGFCiCjBRr2ix7>2eISlQ_TtdhI
z)22;xa-89IeQ>*|zQAWM#@?T~K)!5U8<jmj8{MBd%UYH7Sj=(BC70yV{mWkYVS)t;
zyR|9BZf7yE$DGm(-`kzX4=~oA;^miL?z8o#&y@F5HtNGVozu4ZZPIgo$(YBU9e!@{
z0S3-IWJlsbb;H`<?`uAzPed00X2;@vqk62BHrZqo7bl}z*8kd0WPod~xyI}Pd(0<L
zbl1rzKJkgDanAl0duQqSQ`UFI4=s5P{N?o1PmhY%4&O%JZ-<4gewTfdb!r3pUPB}f
zzz~V$GpbeF+x-UrjycHdrh5Q>U-_TQ8Y5-hm$v(Vj641;M$o_!!n`6D6n){-teg6u
zw&EjzUbIME0Jc*2SBbrF(rxjBiG#s@PEqSlyH96z3FP*}ZoiSN+U^|V7(4MQ=X9Ev
z@Esl;tNX{seVc8ziN=4?n>@GQe*4u<_pf4r$Tlm>dgHxzIN$7d*+YoRg@^8!STEho
z|I>0rdhF@DG5(G^>L{1T7P-fcBzfV57y4}eluk;&G+pcd9bEuE0>lt*#}h+-$IhBK
z1h?IGTUYrApzpF=!JWnJBIKq+4ml+G`q#f6wdc<`r!Ks&%K582L`$Ae&Y4)<Kl&_e
z-J9WGyYmuTe1g1xZT$We_q7zigvF$dkF<M_X1|O5fZM~3!L*lNddc|#&{vER?KAye
z<+v&0S$_K)eI{1Q9e3OjrH6{4Z(ZxK_V;7__DbIq7v)>u`c|Pn0<59F@P#k*?IWqK
zz3wHk($TpVfkSqW>SYPy`(ooluAUH?Rj*xo>7`ws%}(%geI_ONPcD&|T&=88v3qQW
zeOb=$zyJQ5E7sPr6x*vIqTe_&%eyqYX40fdQBZ>)0JatMk>aIdK@oUd^*!_*(xtY8
z_r%r>pYJ!{d~?v+1rp~Ee?REq_r20h>D7%TK2GEl`s61+8O1l1f2K=x0m$0ynbaNo
zwSD+BPM9#kWPmQS2Ou^T{wRwsx@goG#-D{b(5d;Wd_;N6J@?!b#cSbH+itsUH2!b4
z*=BDEKd4R2zh?4>>|w6o4BNAuC&yW=e1-2Yv4H5aPK}qMo~z@|FS)n>UEdSi2W%jb
zF$dG3Yk!|6I#2anQT@@W`|uv@o09hjUYN%6Jm1wWpj+YvFu$=8vNe45Yxo$Nv))DD
zjU8(2I3>n4bGnoBPk9M`*z7gN95>u>Ln1M9qw!zX)z`}&N;BB4&3Tbg78U=-xmmEj
z(KYN*GS6cUY{1DQ;$uLk#!XSr)v-s(J@vc)nR92Jd8UhbKbT|yWS(@aAEl3$MfF3c
z?}ILYH9NY{SYFzw9=sX8#2yMZ_qyJ$YYA_dIB}xM05#VGfc=cCSU*3;D*1h?wD(WX
zai52PDHmLDK~&5icrx?15#D7zC;sufi~m<`aK2eXgib?5UvpB{_iA)q>>dE?LF6nS
z|LMbYzxLX9-jR1Et|T_zF*zw><gHHDVNTt8>#cqA&|v6i#;w@@CabNsTH(5Y&wcK5
zjz>+OKE3ub0Qw5#UCR|vPdxzGkKbvYb^nq}E}87P=bjzs-6{i6&X_SHO2;~P?p(Kr
z(Fp6ZoD*6u5dOYGGt8~qd5Hxmul3VhegMQtj5%gW&Kzvx{C?{-yl?bAye~2U_NnBT
zh}lDlp?9b1VDr$;ai1IYVb*i#V$rLT`$y(}VSnr|kVoLc3omqWChDpKpk3GmVvEJP
zDn>VLb;^+)u=U$`<BfCqup&302hKVl%DxW13a>%m7;|9vk35tG>l<Aoy8pZDhViZ1
zBRbik(tj^CdY3Hchy_GmpO}N(Z)cr#RzDp;+2f-w_g9$*yFm0Huf6tKl)M^4_p0mo
zd7pUiy7WPn?Z8%Ml~q=WwySO?JFv$<JWlj0b>0&|*LCTompWPB@Vp#651}iuZ8q3o
zgIwbgAAwHC`19wmuB))Kj`6ofC(Ry47Tjxc&3h6XY*Z_}t>bSZvrKIAKAC87!U-ot
zK?-_d;)iR$`F+{TpA`cs_1*ECM)$-R?4^Tw$X=YjYcKa}yLUs^`lBEHC|P2OB?{96
zs9dn}$}2lv8nRYhbpgmH*e;;+3&AS8wm5l#F?i5H2PNP5#y4_}LHtwk^QUjxjr*#8
zhsQ9s82>Q`F@HASeDh40*9b2~Z-CwZDs{y8R&A1f%1z{b-fi?wS<daS!w$(CZ@dvh
za%ZE7ttNUK`p+LLiW%wi{x#kBS>MNhKi>bu6HiPYe)!>@vI!vX=FvwV-G~4B?%mjL
zMYNgsm)M&wpIWSswPJp{WKUqkh!IZSLg!vrIpFr&Z+AIa4cCjq^(?dm`}f{^@9129
z{&-tyrIlQK+#=>g>^*$`$!B;dwkH4gfBzSSMfhgriTTrQx_^}kBuBwwVz2yM7OZb{
z4Ys5BC&wJD5B*pG{#fw)*FWFwpLwtJJLvdDekJZ(FT@EzzjO1=H@lemz1o-Qe$4tE
zU+W+K@Q2CAKK8L(>oA`u>u2sMyePTx#v2pj^43ufz;+S;K(h<1Mh0NK;hP^D&tJzD
zCHALcH#UHWWgYu@uk(3H`ZICX;5(rQcG&FEHNv-y=iZZb@ZLh7t~?~(!EqVivmuR`
z$1!xL4thcM!SjxbUZ}5f0Q&*+=FN+uY3SH5>w4@$(e0$?XfO0r5$^z9h@(wzb@Zvi
zI12q+cG+bUiSwBd2c?d-0q7_uPoC`7ZCTc@c1^gfz?xt3&?FmfxM40kKOLK&`qZaf
zPTwNNf1Z1!c?#e0FNSBv9QX_T=YRfZLu|`}i?RlORrC)lb|v^rqh(KMBhh^<$nvg@
zuE7QrU2n{R9pD*foY8O(AkP@-rn>3zOl*1VSQ(cwwk$FIP;?z)Z~J|q@93Yi&wp^S
zMzISZ)}Qj(B1`hPKzs6T)J+bcJ?IYcg)w{&$M;q=1N)IL(bX3*p2+FfX+J-ohv;WY
zbpPa^ishB?+D5pR^_=88x>0D{wTH+~i%2Y>nOWaAeI5HI?4QIO=m74#^Ugl}r#}Z9
zF8E_v-=C5giP*Eg{`%`(r3;`>X*cuIf49NbuUX$08litIOBW!FDOq*ZRTIhm>0)-(
zO%6cLwKxIA;6J#JeLuc^Mah)x8z4($9nWQ5r@Vyw>t{;%<P%Rk5yd0fYu#$At)lT?
zu<zYp|N7S>WsY_AA$tJ7Pvd&Xcg9Do{W|`d#~*+E0KCvXE^9p1>Aw1|=@MN4u@YxV
zyaaHSzq%j9G$6)N8vpg(>O}WCwS|4OpZw$}$<U!g3t6)XLmF_OuYBbzF2^wW`sySH
zV5@+=2zj$xt!wSK=5hkqk3VQ^?%qb@r4H-<^c;ncaE=oG$bKn$<e1~8n{LWw_qXY$
zo6eK{>t(wd{H5{Y`?$9FFuWdu`Tn)o0mjAx!2SY1c=}TNRk1?*Iz0w@@w@-d{%6He
zbfwt0)?EgeJ$tsZ>Cku3KJCRmE90HmxBv2&zdQiD8}aAZb6@=87hQhpy7>waGZ3Fq
zix<=!=NrjDjG499UOPH}Por@}ZfoLLmNCX-?y3BQlKRRQ!JSy1Nd8VA$3j1Ezy0>-
z3hlc7kUcnZ0^S|^{{HpYug4tp-Lua=>-GWtKGx4MW2GDG==(M+8Sff9I9AsZ(?6kg
zkW+MS@-Fm+mfhGdRks;hAq#J@#TLoOKmPI3<N)jrHFi6(IO^gnfL;Q-Mf6^cu+GkX
zARA!cN8Y}oeM!hUMLw%K&0B2?rT(#ZKY#xGP!{E`N2i)6-XA{y;#2w4t_S~xFEDcC
z$em?BBRU?i<UUMZdg-O8zIf-IcU(ME_@4HymR0lLIz3Nmpm<7&zr@v7U!9OgDOT={
z>ZA;n(B-g~tL?25ExWBP^u6Q~OTP1+@8pWrCeyp641pX#?qYPu*lpBdUw}3cH*o6I
zsm`|BF#iM0hZgMdV|RsqzFq%@{=UW<Yq)X8_^Z>LQC_I+qQuWNW-SEYB<700ehvLB
zcJKd?HSf@c@Y(f+VDEC`2N4|$0QwP=JO-1f!}^2q=J&Jqb)CjxRc&cT2R+aDedwWw
zYL!EPSjI;kbyTg^4OR75S<gY1+HJSp64qp)ygc-J){*!l;Ga(pzfS7}kOQz)K;FfE
zaj?q)=&P|2L0&7`Z&YLYVn<L%zN>ssOU46nQ)BQ3yT2{B+%gybi|+r>t_OYZ1!UiC
zi1;#`87c?)*YC8`PSJiC*l?VE_St=Q0E2xEspA}6QCjFZN^~XIz7j*}`RAXHl7llW
z=`&xVGMwsg%EH6JdS9>)JDZ|&3pbJx$n8STg8ld3-^K0ibSxp{0Bi%u(Son{V3Py(
z*=HXYZ=e03qH&-8$5(*7)!1Fsb$+FJA2}sreE#55*Is*VF6@_iIA3J3H9h$3iI3vr
z`4f4!w|q<w{e1V`cSp%&^b2!5jdgV$k7c*ZAMg4s&iSAD4!tCfqss%+Nnb(w4}C2>
z#BZmz*UCTi^<6A2per%l*%Qc<v%L}KH#!H_Aa9T_2E7jPdpoHUP&oj5VeA8X*-ntX
zA7VM8k1xuXuTdX=_OqXL{(W_yv$RkDSoh3Y=o6KBfwJ&IWCrXSLvhW&Ui#%m(LXHG
z6QJ+CgzPO3l~@4N{dW!hOuWh1-1g{?Pd@qNJ{cgEPxeYZ9q(H5Uiz6*-&4;`m@vWZ
z3B=}Q4xLN>_3Xou(~<SRw#&-=nBRzo(0GqM_DEJ=ef2_Zz8m3#o?CR$MH8?Bn<>`d
zot6dI7a(>BIzw!adqF1v?<7aW_rL%B1p9kvuJkXuM7CRNt+kTTqepjzyskWs_0IX{
zpC7&N$(|{;6QQ`K*UR{ScgG!f+)DbRCl9d$+&7OMAUevKGiUnHkohwhLVR%50W{)$
zcCIm|Fh8Ih_JPD!ed?*FqV!{#J1cb|zKQs6`*Ml(RpY)YiY{QD>_e84Q%IOwQ|$Th
zhd-Pwx7>0r&J5T~Za?hxI-wh2Zvr1MYy{8=F#ftp79j5|n2+5BHXdcJ^|eozT573;
zxUF^8_owHG;y)#Qj=nMUVC|3YK(Rcgl)U%<5V{TPN${7K65G<1#13#y3~jW|`0?YT
zbpYtF@pGg94NJ1)hd)1%1Bk0SWy%y6n>kh=lXZSE7d7Uuwj(`%?R)mV45ihfhaT$o
zZ^7g;_J<WW8kN|M5gY!S-~6VF504Irbve5Fs^tN60{7i_UvkA2S2#T)vT)sG0qpDW
z*GFz!fBp57<(FSRS$y%uo61^^XdZixzFKXy)tvsj8+j{j#=j_5zsZ^iKQ+avm{Qiq
zzZd%V>>;`p>;Nam&_?UX9)ip7n-xF&>(Bw9TQobeFuYLQ^-JUcWHJ0?$d3`@E93V~
zv(Ml^b|2bj-N;))F}H5lLv#GX(9feg76#RkKjIg%j>TpGTLt6+>_V!JHH1Fmfd?LN
zK8;`odlt~BYIy*iK6o#2Vv`^L_{YhYzVs#Mw}%d;%09wp0PN%a>o#_?w1>WfpW&Ah
zv-XGg;n$)V6;l%LPizOi-m~Dp@Wmva?}qZO(eVJG?Rn>&7mYXgwu4*rw_!;(IY8;;
zmpW%CiIqWY9&9XP=1(*1=REhrrdIn)+mK~m+cnwxH!Gc>J#k_16C)2`)%t)mreUYZ
z8W;V5teu=4A%4P)#fKk$xDp)!x(ION-h1zLdlkftJ>i5C+<p~fwkVkZtS3J%{+jrg
zvA!qPBG`*hMVdBMd`BK5HXt%c)-hDa>sVWye){Py25Ku_)a<txUwko<IQO~mU+n%a
z6I<(^v-?{J`+Ws*4J7{9Eip2Z*7?=1ewDoP$}7#fqvd&IwcBpHt#3V9$MIOVHo^B>
z{V6tMUx|*CSWQLA0qidz@A=QK8+`^_dsGg<)(N}4PRjv4*0IM;?7@Hk_kVZ#iczCR
zxqQ*stq_9<T~e9x2apHQ50Dq}uDkAX`Z4^;&=U|>16=|8XZSp@U(DPAf7mYv<I!ti
zLr&fk(Um6u@gM(@eCu1^a{2by3#noc-=}Az&ma2Ghn(yowrZ~J-8}vo%k%;AVhqos
z4ms)+n_^1*;v`1aCVe2;;~zv{wH>yOF|^V;S6+E#RDU5HpaWnY((jC2A6xj`&EvU@
zwl|`We@<zrascZe)<e)4c`IgKsSro(hH>M@nXX30X&HT+=bnrK_65-Wg1O*ABfO}?
zIo8PNEYOj&W<_6)&VaZ#M<0E3GI8QW7w_V#tFCf6L(m~$Yrr_hZW!Bc<Ob{j_ygnB
z4nZ-W^Y|HqCE!1M1k}Idjys$WExv`=4<OGnN6-!6YXSYh_%D3n3r?QGFS5*BO|kvK
z9zXgP_F%C!$TN02RoCZR`WfFQ;`YQGtV4I%WtUv|FZPmm3-4U2$6>$k^+e8HR$@Xt
zqF5eNk~128bIbuA-FoY-18`r*L#M`OFFY3-A_wq?J^((7evEZ|j2wUrp>hAXcQ4SW
z7vBLqKnDuGRuMlS7Q<TALw;Fei6xR@!-hGWTY2S`olV=<zV<ce&-U$ae>?f^cfXr_
z?|a{Ke;aPNVWNK{MvQRhh@Y^|I_o6g_{KL9>X8=_Tt_}){l4UqOP1<;*XsRZe*^c?
z^T@ufi{IO=<5&56x<s~%;Z4*bZd43@X&wCGWIepQ^v$3;M2CNf&>%V|0Q9?A@_NSh
z8@>Se^yr#Z$3(Y|?Ygwvr=xzxK7f3f#1h0$CZx}vd+s@h`FgLqyr;FJu|9(N#CnK5
z`Lbfl38Sp7o}ri8hCGDdN4Mj?KUaM|!oCY@|JWSAtUveNci&w2FFt>diw<ptK?VNu
zvSKr`is-$bRyio9#2)62H{OU*0XPgoKgYfsV}dc_j}3p!*yqN)z7<`RmXxXwK#$K}
z=q!n^wP3-5wsHV+!i*U+`fN4yo~@p1zlHZzSu|rW8=nDm#+|ZJ>m@v{>Rsrol~!8G
z<%z^5p{()IiTf%Kp#=Z&9SK>FDA-U3-DaM6KVY7$gO40+*w6ct6F~e_Pl~~Ptpn|`
z<%{V*`jNOYeoR0e8=V-Jz4A<-hUw490n9n}TiF9;uM|B@GaCW=mAzBy=)EX=g;s;*
zJ&>`n6+<u1-gces1ggT=x;+OSKYJf*uDNDHt`+87uZ>UTA-os72%8VqAu$Jhi}j~s
zQA{c8-?@A3wb$z4;b1((#&s=;2Q)v1c3OuuMyw8iekZ<{jteby+^4_mc`IA5F_mtV
z(5lgQ#q`roJI%?_#1KgD4Imc~UjY2j`xxz8)4uNXAtoLEYs88nHVwEVywCnRL<90N
z604VdOa~r#;DEVW_wm%Kead(IYy5MpKVlBnCD@PUUHgl@%tYCP?s=cTX0na=;V&wF
zkLN3v$CUH|F@0in0LXv%ej*S0V}mi1{_c+>``j9beA?;fMy2iz5Z{-4gT&uNFGGKV
z|M+?69*x#F+P9{CH_(T^B$fcNV#zgNvOsk*5cZkaB(i?RM-kgx;w-0mV7JdVzy1Da
z-V=XJ)*CSg>rG^(7`)OtvhICVVl%JZ3>yc_d7;7ggcffqU1Cancw+rG=zruuc&3gK
zztr>Hz*D=ijnG<Yto#R?9QYD(e^oZ)H@&VK-_zRMT4o_9-Bw#|<?QB(A#Zwt;^YD1
zGl2Q4uDYtjeD<y1dFP!z=wl5;T=ZU=W6D>QXQX*L@uOo7)+OvY=Uw}6z4g|U#Rq-S
z!GiP6-cxcN4i$ailo;ICI@lQHu>(L3ByN{K{{8Xdk0s;dt@(HieU#QZSLp}V{KQAm
z`*98DtuKnFztXraC3{1}xg&24c4)-2ty7F4;bpbouYg|o8g8`FM$X;_A2;-AjSh0E
zk<TDK54(A;Y1{Rkv}A0F?OAjVnIhKy;!m+a*1hXD!^FXMUTE=SiGh?W9uP4ovB`)%
zSZm^E?qiIOnY!@BUTlZbSWDiK&)N_E`Cfc~d#CpD3~_RZaZm1AeDb?BzChV>1AF<z
z1xA;GK0hlz#E)9%n?D|zd;a%s{;Yfi+hhEYV-Nh8^RE3R{_VBWj>QKX&Nq8s>6;~l
zCO7JOKBlBki0>JDARCkCQ^$#4cJsLJhPL~(_CM2h|GR$fhIg_yw#W5Q8fpKthTD7Z
zz5C+kt+2uhgH9$u23li{HC)UkVwtjE#vUkqEW{RyeE{~`6#t<ypLOnq_EBA~*Rhf=
zk&8m;<Kqdj{`T2tpIrO?taC-T^^;~;I9SgMO@5kJ2Oz!_$^7~A{Vogo{PN2$_vP|p
z+|*?(_i{VZ^E3UOclXcrGA-=g!es`=2J!$p0%Eb?TR==cV((R%|5o^RDSHB}>4_o8
z9w#>X<e4Lf0dX<ew-3epG((&_cWxinLrWclI_LCzx0d=Il*mbW@PVA?1+4wAm%Ys;
z1}n}tdvBS)h3Eh-zx?v_5YPM_xsbW#j~V}Sx6Xk&w_E9}ZPf2t>Uk@}v2n1{jIqNS
z_VB|GcX8_RGr*oebd1iXfLQxrD!GJ-^$W&UZEr{ngk_dl#^uo=E&@7F@|xivNlX&r
z%Hj(H&a<v(ogTYxZN&ibWApuMbj<Y1{Np|JoybiVOG9Fqlanb%H?4J8-^x8~?cYQQ
zkU6?ZUL63jM_+j1g;qnp<!{WjNs}fy8Gv!4^S~cRI-aaFOtLZ1U1LD!Gdcs64-P%_
zP`77}4H5Zxur<IJL2{J1bvL<!e(-}IBpYn7fs6mY?z-zH{DIrZ670E?kAzqx$Qocc
z&yjqt&aNKYV&Yzs{|5}h-VPpxzESc0?YG~Kwn=Nr&|3V6-Se@>9@`gRtJlV|@@!<m
zGtM|8I=?S612%(s*Z!iLx>3f4t^J$ezu2uTB{KTWDlf&B^mVM9M?GRf`Z;HG9QE4#
zu=nXM?6Ur<SAVH20nW$fB5MK9rTzq;d-BOA8|wbMeVl2(@E%}4yqw&Ov6wJt&KxHb
z#^Mq6$agDi|DQ@c<tFH7r=d*|Iso!!&ypDPu?KQ7dp(RDe=K$Tys-Ay3qPzsy1PG=
zH-P`xhIP{c7P80Ci#$&Ig_8FphFEN@AM7jGkI94m)RndW^`l3RwzYp7F$Wrn?(N#V
z^kz;H*DCfvKPT}C4gW=kHk>jV*cfO$2EZ4IVUo+PES5**sYi@WpTB{Xz0}8w{n-3r
z;~0COH;`C8x$vJoZP{1as15Yl&kHFadubaA%@*X50e<<*UnUPe_+V_eJG<I@?zzXs
zpwYQO>3{B}`C{+Vn7<ocj4tUh;PZiQ#DCWQ*cSS0f8}fGckPDn+IGL>Gx5Xli)0NS
zb6|7H`{%(S>WchundJB#Y5<>&0?>;1h<WLbT@P|@?13#HwmaAgF`m-nOTTx+9I-YU
zj@cL}W(@ee01W-ppZ?TU>wk3NlP6E^$Je@*muX)#D$hRq>|Al-$vuh<XdWCQ)}O?x
z_)a$Dv#XQ>5@%r@q1{_~XfJsMTpX-e{6|iH>Zzxk9WV17{^^f1<EO>&Q=_BNv75$#
z&jY$`{SQxj>7|#FKmPHLJ;BfDi!@*69Qni^fBf-in?L+A_S<j2T-XnGNq)O?#pZu8
z#WgFlQ9#!2i%EXONqO*}y7>L#yBT|6Lx7Jgx};vwmvs}bwYHjUQ0FlK)?jM{UUb8O
zE}UE`zD`r+nL5+CRondb>t}o|V{QJBkuJROLg)LL2Y<+GH)_<VHL@X|U6rPQ&~DYu
zHrwpgJbi%A=ER8;qvb&6G`>9=6F|oo<B`v;#-;sc*kxm&x5ofHVBENI33*|<;dtw<
zw;Vt8*E0IKTgR&MWJ=!Uw9`&=u@z$b<LRfLPDYL#nS1TO{r20B7oWC4pW`o$>sh}`
zT&hJRCf1R8@SnQaZ({Efdms;@OG2llV~x4O=Wd-d*6!ZMCF|d6`WGI69eo}<qgcKa
zS`R*kJ-hO-blI(AM&%dYhx|UoZ{b~I4)nd~bMj)&fBn~g&6B+J%V)(pyRI<>Wbb6z
z|Nig)o|Csfi1p>?ybc{3=#p-hJXy>Uoj2V&U##8LV1v=Qcj>G=fbzKGj!TH&SN8+{
zchN-`Io-eVF)ewIZXB<EKOhHOd+oKk_&o6$^V<A@RXgvz^KV5KS)?(l+1acV5Ls-9
z#Pr=WFaBc-c;k&X=9;49(>(LcGyB&4-8yHwah_Y7dlyT)wQm)BPCDtN=)LA#3@M;8
z>)~ggeb(9ifs@@z^K`qF2lGzkMk1zi?7<!mIi&Jpjrg9=l=fJxpR6F?<~rF27%Fjr
zAIaM<JMFYnE?Yq6(7*omFQ;Q-yy@6Wk4gJ(SY>0N_s0P9A3lJ6QJz?1v3M0ykM^<t
zQM<oh8K2q*_%l5E=%dkke|Y<O=be|^=1=U+-jg`LTgjeK8&tEOvr<4}I1LdW%AW{r
z-_0unpsS0G2f=(}9!;Az&9GngL3)LU*n3!C#*6{Q9(?Iz_nSj7JoZ}JhR+|d@Oo{{
zqJ41v_1EXp!OWgL+vSeVi!Tzp_I8N}VS4|p;2v<D_yb;+w|~T+Ao<(h{uVoxTs`6f
z5nBS;KZb8u9m5+N1Km3Yz#RV%U$Z(Ntao(H(rfq+4@U2wC;tMrUBrsZi!GAl=Pk)0
zxlRD2*`)y#5L>`iWFP<ay!}M3&OG+I$kXhl`SG)jpLZ`mx4yH!3mF4G_EV2Iadke3
zO>p9gC-%uKA@5q3YtuBRU7REL0&DkJ{R{Q585Hc!jsM~^I3WPe?9vDdNN(=m3;w^C
zM+P7!0RH^3V}`koOig|P9hd$*;hg{7J{!K+80ft*z&s}|Se`s1Wy=llxarfU_wD<4
zD{oRhtL@kC#4^fbdogd`yhL>Nxv^h-2Ih(`Vz~%Nvnl};5P5Hj%{SkCRv!GPF8%;{
zVgfL4@%i!d1jFNXTpGXcJ$`R}YJHlX<KTZ@K2oL(K<u(pPC2Cy|9fE!!(*{yWDhov
z9v8ZcZFz3&$1V*YwE!5iOLI^_aw%>qG|!bE5E+1dfIKk)7(eLN$Pdjvlwv<+FU&K0
z2g5rX0|Uo^KhLqL!!Njw2W$U(@4dGtc#}_aJ|BDRu?acaV|BRHyXmHza$`R@vgMXr
zPCNei<1Nl#4onZJDm-Zsu?4&^uMU9vXPj|H^cZ5!Gmf5o@=2EiOzi;;{|E9+!x5uN
zFO31_IP;x-^#uzS)Diw&Ok#W!wXNOEm$dC#=JEBTv*ym7TZrCYa@4&ld4kps!7sZu
zKLsR5@G25x@wvP*fb?H3zfr~#wgBXrRvkbu@i}`J!)+S_{l@?p#2@n=JEA=P#PE+Y
z4%Q{UeUi3W@w40dRNIf<pEw4wxqYBDI^VHl$L3!9iw^p|9d_8^7}=A~4`_CWAPQV?
z!39Gkp3lDQz2ubvWIw^>_=%l|%r({kS6p#LpA68g^Q_zWg0;6lHW@w2r-zS4_|-B0
z>vrG|hhLnwRm*M}AL;h$_p{DA%kBBc(i~Y0J}tPB8~?=)?UBO{J8W1GaM{I$Q9x+F
zxWom#B`^L{A3a_kJ5t6Ywl-=D;OhbyyUaT+yJZeqJIlusqj7iASn=rLhaavR^gDe7
zaqN}nXj{91|7csa?OMW5v9);q`R8-VTTeXkL?W1x8~epy@J+G#+pI7!vl~TGK;i;^
zM{N0D$}0n~4}c$UtXv5bpe}I%$RCx)e}7yX&+ks2Z~bQdrelEljPLo2FTPki{3q5Q
z>zQulK|Zh4&y@IC<l)c6_dodHgL7j)SR?jllf?JKZ2qE9ySPe%wd4psg1wl$GJwPu
zaQK~PLNh**z3~gu`N!B*zG0<dh>d~n9s|s0<~F*%x88ay54$M5F8b|TZn?#^Psf>$
zq20iXw7tqdDQ}kCt9kUZ*b89mU4-6W^3gti;DHCOR2+)go$^p%^ytycNY16(^Ws1C
z8EbibO2L1|DKSBHuIYHz?>aB7>~0*e{u`YA$2^8lTzv7xwX^+0KkmmR^?8qeuJgE6
z9;t1G&X-(riHo%oyY{EvJ@?#GNM2uJ{EFS#HhJ*M>K0D{vEf_4h<yO!K$6cRkF1GM
zj|>5SVEpP>uJgRJwhc}!vwjcncg3jt@4vtB^?RNhvc@Hrt@0Z!yQz=0&6My?bS(4d
z&(A{^r_<ea*If(I`){+&HfM_u!qDOo%<h<n0_+2bFUB8=*ayHqgd9P!@}>?}#x3Jl
z$29Yh&wklWbJN-yjul3;-l3V!V@k>K=Hh<nT<>%VuS(}8_uH#{r!M1B+eUl*w&{6F
z^cYV)^;9lC%sPy{*dlbp665#rQKLq!ng^$>Zg~_q;D7^$$v(ieBKmr-z4l6;d+xbh
z)0#QS_$5}AuLtnQxIgymGB>Rqy@OfSm-+iLJzts26DCY>I_X>tqQJ`7A)I^ex&77}
zb?<whuC&$ve$-J%C67GvNG|M0hl?)v=Rf~>Zv02@zvGTOZdV?9*`14^fW-7=A7EY)
zGQc1I_{W4?zj+R1fX5zttS>&Gj&Xmy*L|K^`|@Lm(XcydsPmOl=PdY-eNSHfU>?5W
z*QFiA`Z@B*Bm3H@?XB~;Q`#zB{qIw!PR+Fk3r(=YF2dIjEWzGi+Gl$IB0##tdx(!H
z`v9Y5A0T&JAmm1gGn8u_GEb31@4WL)H$QcZ`}%-7&rxezcjA`yTQU8n^VKiGS#<4n
zIq>%*$B(vA@wCokK-=n<+Fo+1ky|a#@$}PAC%f;yd+v2V*e~|}k4TJPv-d9%w~M^B
z_;@ZYIT@}lLI)uG3CZ1e-<@05C*~x!IgD||ex0Yx0Ui5R7Q?rVjz-5K#(<AcI&bl<
z$Ctbghwp2oZ7t%xtGI`@*DqOb<;|x=ec}Wc!T%*L%<B^8XVW6_$?jD?1@_%{->-|k
z#?wWN0c=Of@ssz!7Ui<bF6)!im7g&FtC(;048uel17Typ$0j~AXRp8h`daw?q2q=x
z9dpbveLTf)Z{7P^+p2sJn+kLpc@BIa&OGzX1V664ydPWgkt0VQBetH4m5*5Vgd!<0
zX3Ur&Vy`h0yN$f#fcn4t-R}}&YUe%37kvKt=Q}>a{M0$1rGKvO^VixJh9yR??xPp;
zQs*Q%g-sA~=<0B=o**8+-$wmhr?IAO@=HGJA9OwLxZ@IZ_IYe7s7st6S@-3}et15%
z<g$*m`2Ix#bA|VkeY&9{znxM9{u4J!ay%E3>yy0I?ANK>tNex1KUb$YY;Ea2?6N*9
zrq94B<|Tg<C7&+1+v$Tif7le^+orf$*Zx+VPnWb8niAI^dy2f+kDc{)+ih0}_DgQr
zd4m1xR0vo0s1hh3b{oq|o~HYYkO9Q6!0GSv=KExv&zUnPIpKs8`tV-o26MvyT-P~m
z?J5RajE?oDqs~Pw^X3RCLT-S6;G0Ygf^JzaDE-nUITXmDl$WQ@ojW(#XP<ov!G3JV
zB^LayBA1kaNOsGrDIjv(dYf&w+59480PF$rE6F3P!UL#3d-iM><3i_fdTtmt)EgVD
ze+EbY=)5GaSKgQ)Mc_ZV#?LwD9EbhgFb1KY-%h^6^Uz%om$!&mt3}!Sff3tpzx|nq
zAAY#``c)0oB|Yz?lTKPh<hebu=O{u3kbFZ9yYtRvWPryXe>@pCZd~7*U+0RJ{=Biz
zg9C4@pX<}l%tOU1>~^p(>*N8?z#oY*qHU}Dc+qzHC2b~8QC@l?JFu5pguNfwAiCli
z`|rR1vL!*0-L^v%K%Ns@fU}Fhf9@eVh2-UzU(U@6(0e`l=%Y<-cy-Qn(|oTxKeG1K
z2Vc9PFPMYGqnkN%W^TP-9)<z-liw$8?_YNs`aDc^o!4D=U4l<^o&$PZe);7Ix!a52
z>!KrmU9kT<9fBx(Y{?Xmz9moKgGG!L?s3>*hZU0l6B&S5mq#Ccw3F$X&;Fd@bNXD}
z=e)JgFt(e=fX+WkFbkiuPUre1CeG=npWe6UuY92{bk_Fxv}^R4I4JC4<UQ`X>#o9V
z{ju+synZ`MtoD*o$Zp>$3W%-Akb@37Xic&0e6<J}fH8yLN?zL)<^g&vat^W1NY5kY
zw?B{SGT*HohVi{J26TS;b4@=}KJ?H-9bfz3e*5kHu-|WU9r{7rL#gfY&++++E3R;I
z6l?c92mS(*i?5J%KUg4px)Vi5Y<~Wo0_TdJd+4Eu4%vC<owt(xqC#u|&^=vv;e~mI
za$j9!fCnCUpx;_w=a1^m{JEub%u2&y8w2^qfX*|eBj1^G*p;#7&YK6MZ<0rR04uQ*
zBJMD4qK(?#I`IRgnYK?$&O=9Z_4rQa#eV#!i^}H<_Dha{dk;MDz@;jJAbU)QDR9IQ
zM=UD#fa8nM0dNn|C%Bkk5mS3W73^V<^L6fMsq<V*&fA~Sz{WsvV?gH?rT<q%F7N>p
zJ>v<ml9*w{9QNDff3C|IpiQ*JFZrz4Pt4@J*bglv&ud}pe*FALj~>0M_;z#{mF)3V
zQb2M9EH3(^8;g<wBu9kvWyv_LTV93?aNBLSxp}1Pex2hwxAeP}#qocm<=~~I&MQj&
z%-owO@qRkF_Gh2`qKhta80xo8KWkg-Fm|;~v_;zm4T*VP1omTpF?Q_O!mwX-x9>`x
z_a750){enN0ok`7A~L{o5-W0MQ8K{RTW?)RY*1umY-8CAAl_)Bc~yt`ZfzL6c-d=x
zuXv>;xP^au-W>ET1^qTZVpoK(pRNIv52VYw^hLT|v>Tm&5!lb(DDfAtxhjZXzbEnG
z4+ID77`zm~-$VR93b6-dT*{bAo_Xe(+<Gop19|{rd}0%r<^jxkf4<d)2Ut5yCg{d7
zz+Cd@6gq3{dO8*Bmo>nwS+n~21Swt9ZPoKtmW_Cie-3_i>7|!C-AP`ZKXTBdNs|im
z@rO_23oiavX74w6p}+6V#U7A6K?@3!E0aC<+%q8_W!`a*41nB=?Xmg>>Ks#E<(E~?
ze|whUd@qfGG^XNXPkhcI<}mX(<lvd)!8`TTQya?tb)mcRBEO_<$WBwHOeqZe+5h<Y
z&wpOjx*vPLJIN8>2LSeAP*XtSJTJ1t4m<oobW86RB?Dlik~f#7@(h&$h?R|8%^dUR
zobs-^@C9p!$p+mv2K@QN9J}hOt8&Mu(fJ!%VsC)%0UXu2t?jD=U9~Ogw(0pRue`Dl
zJAc;w^aFWUisH+%-~0HeQKMEF)PQF%KY#)<uNIfwQRmAzE5t95@hZNCh2#u|e=ryR
z{`bGTJurVS0DhqJt`5Ax+F;n<&0~PMB{5)<dGqFVWbKdL5Akv8Jja#aG%ByT=9+{!
zMS1lm@Vlu~rxq692YxL3yyW!TZ~*hS6Gj1{fUMbvZMo%^(~6QcxevVXwbxz?T>><`
zo;iUZF#O5q56r`E=DF5(lNmZa27D~T-;cRg^?{ym`t<3}=2z)KyO`_xy$+>ME84?%
zY$b2F;f6xu`ayf_o<vVy*t%bA{a=^(e%l$)83kHVK=K8zB08c+ij)D^OMLzH*9&1M
z$kpsiYVKg2f6PIjH|QMo&)H|gSsMc%=*x7DXbH}ucke`;U*`2c|M|~E_xN-^YuogD
zC;G2Z8}uAB!#0UrK6&H$!yv)_d+)tB!I!Ei9xVI13&h^<5TWfNt$4rvW)y$|l1F-d
z(G|@pYW#5@a{Lu313dfevo7zI&O_x3`khkGS!uX$W8i}^;Lj1ACzQz4#FopeyABof
zc^-L%iSd)x>-lZ1x)0OO_P^_AeDctj<jv!!*pJWiw%cx7B=)~6`??cEMp@j@%_xwS
z0=w_N`{rVI@={SU0Di0J?eT>z>cGd~yz|cMxBt()giq-F)bCaE4tw4Qcw@Av4=wz8
z;eSSd-3h%v*iRnOv(7rJ&)%;tbJnL%`ZIFM`0?Xie1szQO1KAmAKP!gePP%yy!$<g
z@pi=_ha9p@R=#i783mw#<oX^WzWh70Z&aiVK)#@&^Z>{a+>00+@GpOkD(2LMmuP#e
ztPd6r#=g)w!n^BQ8$0_>*!zS1%wP5#v@L%7I^92hTa=IJIdm1XBtAh=*pKWbI{G59
zANzq@#Mb{ahG<5C7z(goB=YF!B4Y!f2M~Y5LS+DAlw5!P^-cy*K0?`P{$bBItgqV`
zQ2g@C(@s0h+2~fS_s7lvUpc=mb)uKwE<VFk_?s|cLSZq^N?P|P5|4fQ-h1!8atz<M
zIz|Ddfb1I$mHne}MaBj|2EfjzD8B&o0NCD;Hwarp#eSW?b>b=37Ly4&JqC1MQ2yyp
ze@f=enN#_mKl63kv}ptMcG|X1(ug+jd~J(g5{qa4{Q0n)+y~fy|NZwT!e0wr_e)Nn
znd0ZSmhx~bjRJWnAme{2u}L|T{iLGy0=N%$v*fcX>R>+o;~)R%^AFTHtfkK5PVyFe
zw&8!3V}LQQ<6ldE9?Y0AqjK!WR_?C5?&_D@!*7$exk@_uwDCV{yVzg6`s%9-%Y_85
zBDaC;&ligQVz>RA*l%x?hu>RWqd=Mhzx&<qmKGV{lA>h*=GrT-yi$}1;CLDN2Tnfu
z<N<mB<ttiN&0p+!hW%BI0mZFW<#pFxSIGW#$mCTYe{y=%X&!1@()2=?NDi`FZ@sk;
z-+pKX_LJXKVyzU4{bH{@e~&%(*euPv?YmK+2nzh>H@_KHWX@pKB@ic&Siwc@KXM;*
zbmZS)KKuItRq<bYj$wT#$3Pm#Xp5d>J}@_m@K+DPesGUm9)3QrPSVJKw$esReuGZ<
zED?8<wij`5A8eI2-+c3;vH#6ocG+bc%jH`H(%C(lQ2=|=t+v|gZpH4RO7aC1l`}}^
zDfUIg<kGpUbDPqi`}Wzey4S{lKh|};Q-W#alB+teA2Ru4k3H6x#|wIEyXr!FpJw<(
zphG0iNKxw&u>Z2lE=y#8zEJEJAFT!AtF_}vC!N%cZQFUHKw%UR+mhvf`O9BUFADqh
zKI9EVcVFazz7f7d{2}Fkb>lmA;eXbS-jRcREYtB$iLHN;HaA)3D){;6qmTC4=K8+6
zbsKZYN6-ns1bh>V#Qt;6IVTaUE)@GEFW|es{`IeSx7dD#!JFNv4Fx3b#Sn=Tyn@I8
z4=Q#SRf-tv;(%u1D_O5$4kO1;oH(&B#z@`xj<u(Eu(u9<srXM@_^j*Ms`L6V_pr&u
z&wzGld;Ip*g<fDk{zLc?u{Tl__H!>;n-`kH7k;}C`}Y>wT3p{Ym}Nf~O9AoWA0m2y
zm1G}lMp4+W_rWIizWeUW3h$Y&V=g1lW5cU5zVajGKgyHzyq5aAm4?xE9RoU6bqv!^
zJ~P(&JLQy9Dv#~Uob%WH+9tp36g|^)LOvok*%MDZ;r9BA!hUiYqwm1yS@~NLrNm@;
z?^nP2)hKEAqQ!D{yPHuU8wEtCjvioTi8b+95o6lF2lg@8$rO1or;)|+yCH73F9)Rg
zLHc{A_>?`@WR5IjAU$67J7fIRQ%|kj$Dg_O$Rm%qb-&KDEbmdpHMEE4D2*s5Po7+;
z4KjQSo95A@M;D6w@W_SOf8gPVAHG;NPHk5i1<IkoLK$GyGGqYpWlb));DW+zZ<&+u
zCG2o~A3^4SnjiSQL4U7;H`y}`??c9bj#C}KT5_H>E!a<PoubyW%%OG%^XuV<A9i;B
zI(M`TdAFjkP18!{0DSwf6)uuS@Rz;z+N&(=|LtLi9cI{H4y4&#11X?-fHL+1u$MtE
zS9DHN<~nvz*Is*Vzjc7}Pc7@fw~FS2cE8?}F%;Xh1l!Iy<Ba6_=btYW*Ro(gG3|UG
zzdEh|p^vtQe20%e{&<3oa8cOLeTb<fy7{uO|2Ib*afD%iAV%5c<x)WH0m`rmWbaJm
zU6&`UsClY<jQs#?4anuidP&y=%15;{%<MhP?6p4CvC0@e^UO1os%`y<>&ILoUXHfK
zFFQ?d+5&C(Bj-?&F-PDh@TQw?x+xJJSUC1$>nAeBzS4Hv?=Kh1?Cy~iKn9Tb0QdzI
z?i<Lym)IL7vuDpPOjcJJ0DUDoQptJPw+{fXf?sr+XW8>j?r1j#e2nF@#;7k^R@V8_
zs9dmMfs5yV<dH|#68oVcxQ~55v4`J&`|U=r5q*yL$G?v~OW%&Eh|hxk3k3W3l(rl8
zM`DvztA+yj1`;1YVp|p-BZ#?#UJd;sm|f%nuOuc4aXE<<fG$AS3u*qU-`nwJ``xg+
zj4{CY<Gwl$wFG;~<6ETPdb>HsyurquSi<Vp@4vIQ%|BPhXQhdMZ+*7@hEC+kC!Z{w
zcM!iEo*_70IQGl_=Ue#q%i79({HlR4drAQm5E<YzTW`Jfje^;Q<_tmxK)*&DEoAPZ
z5B36|dg>_`BMn}X<{^5{FMXb4pAGZN9s~ZE<TLA9{Oj>+DPvAFn`2-<*oW=Bzjs#l
z`}_A#)58DGb$rJb;g(x&N#1zljY4&Yyg%|p88-g#If>{0>drgwJo5PCk2mZu0F&$%
z)lz_b0cGS2Vs2m;DD$Gw+(F9cnAg|_!ZUn7LFFfY>GLA{Y}jAb7*L!8ck%5f#t!@M
zRUOO`;&q>O)>#c@<f`bP&ry2t-T%y*|6l+5SK+i_oq(-_;B(<?e)ya0Bh1@vx81g|
zn7-9wmOZUl3M|YUc&6C!z00^R@(;T}xxbUa;YURu%<);XW;t6bbepWR()>mFkCle~
zWsd>HH7yyB=bd+6M{NATRASoE25nE-@89hH`g|>E6Z`x(-+XiO+H0>By5@(+U^{U6
z<(DU0Y_Ub5{7iYHVE>bQ@4fd=i{-?2H={sjC?NB4sqMDgZoI^;SfFFP$a2?RcTMiS
z_g?46Q?v|#T)}=Sb^)>nR||gEj1SuR-j_kZIM)0}AANK(b?Veg_xhPz_{)&PPvXrF
zm<zP6>M^L8&vW^VoPPG%XFI>XGV~$%4B(F}y7^MDUvdLICVQvf>kOy1ry2#yp@8g9
z4&8qH?GF*X{p&?yzupU3oPEf$@|vLwc>3w5-Fi!P0m^&QrSd?|H~OsStn7WfZr8^;
zcDOD*Ui3G=1pDz@C$4T8_|{B*Mh+$h2eI*yJ#^i#?e^Q=?wzy#uJ`my{p{a^bF>E=
zJmmDE_xYg-?@z3N-~RTurQkk%OyZ~9z0W@TtWgdJw!0byI!ggrKQAizeRdVu`6b2e
zB1`OV;Z0@5JW(Eqt^wPFMm!K+)a=jaS@zkmU&o1#1-|oH&uhs!#u{?x#TQ>(N*s)4
zxUbmv^2;wfo7*b<`}DoDl+cAXu@5q5&YV(ofapBfOW0wD9ZJD|*~ffOa;jf1*uO$&
zIkY|9C{Qj1#K(Tf?z`{)3)$m(x=8Hz?<IR@$>09=w^De4^1~Njd@;G^nrr%UnkuhS
z{;jeB=k=U^=DYnF4Rp+CnI0!PURd)Jp9;TM?E8^Jt2*$r#m1djg6VdaHHOpAQ95YJ
zbD3ZKVT16%0}m7)zgOvte*-a;MK50#_P;AO(&rv{;DN)+<-B%xqd<KqAbVWv|Kb<F
zC_HbF$^rNY6633^{Q&p_`d8u+!5h<i0*!dN&%eszop#^ukt=jOP^SNM{18j;(n~L`
ze9h1JX5EV%&0aq;h~LJt#+g1t-(O44^I35pJs&X#&`Xpd4<Yyb^Pm4r4m#+dQg9zW
zCH7En$)4yj63=(3`fz4ziBX^$3WyA_itO7@letiMjDUsnE0MWXYVI@L6TlZJZ6Bz-
zOnFyXJk##mJ(%zJl|MfG&x&!UpMHAs*kg}Xy3Y^pGp4bdzwyQ!`^ECrwrgAUdl{uZ
zLrb0kUDUpB=FFL;>G#mFpxYx4xvnRQF7fS`SY~^RY-O?htAQJPN)0J+zySvg6W@UI
zWquXzAE<Ly;%6my+;K;#d=#FEu8^F?zI~MPFD=X9m3GhW#((;c@u3*UdYhbd_?=XJ
zFpi&n_F3oi3f^kFw2eBB{qtpvKfS*`5B<Z5C!Xkh5AeUEokbtq6Z?K*DU}h+Px+DT
zea_iqk3BY(^+F9fvNg#lP%Q;SreA#I$dP{_&b7{wqDzezL|mUTc!%;L^oB3I@IrFQ
zC6_q6q(*wvG;eG6y$rr;_pDA<Q0&sO8SVKUti_HEU4PYidl<XS3H1Hbr%!jb28#XK
z_H^0oUD};b-zWW@`u;iEfiFM4j%C>O`}4NUcs|O{Bv1N`{rBI0t!g=}J<TXkZwg49
zy+tLK)~`f1epTm68KuP3a``#SlmXx=_zU7MglzykEX_}q&ndt3c^;qjyp`4AbrH1I
ze$;#EcfaH}{jTEzpLJsDFm9?om<!0o#MJiNrft-B$y4gR(q*IPaSe3A_F>ADDG9c=
zWzARai;d99C!g$Mik881^q#VxaJ}d|m#a4?w$>R1I!6J?ANW173w%=NOc^D*fJu`k
zx%E!jyp}Z;d$<!OOz0;A_<T?01Ld#EBlWwL-6aF0`_}J2?OVk-_W1w)_rF&fx8EQ0
z;2+N?rhw|Iw7n{u==VIO|K9$6{PX&mJ%0T8$jMoBo-hC1`Apno@kc6cpCA5(f1m92
zk3aO#Ll^HHXSF9A1-gR*2OoU!@{&8~mNKy4zo+cMIo?;++QR2G*c9QXM67oBY?`+!
z@6+>q_xYrK?hYA1`%(KZ{as}}<U!&{6rG3GA9Jlf>$(>kKk(LXZ_#5=@68zY>EVCY
zIid0T%hrPs%Lv&^Z179Pe$i*XxyvrQj6}cL9o*MiX%y%z1thl45Q($3xY+FxGq@Dr
z0F?vK1x%bc(d960#V?Ea4W3J`RQ6bjA*wvj=ZpH;@V-0nKHX0~rujI^dA?)A2JSNs
z7!Os*p6Rj6nwoVle(m_j_-*F1jzK-2e#g-7>3jP3S9yqiGTKyjd;{n`W5$fq*ZlAo
z(PPe(9BAM9pa1!v&N5Vcx>2ADDImNFn}BV~wh3Uaq6@&+xomwSyciyYZTFpb-syO-
z$^kx~4CS$QeLds_#Z1M1`j&I-Hxa)_aX*d8ReWdM;n#<68*6^r=wq?AJzeG<Tih@G
z9O%M1=)(S3SvLJXU9oXM|5jG)eqB>gN=%=tWeu~O*mQOw=d~sq1?oWo$?rErVq>i(
zv9TZV=T{k@Mb1c$J@!~<f9>;)vOdF)v1ul6J30tm3n~9qzN_DrkNUhc{aNc+S*$$Z
z_d)uz_5r1j`+S#pmu_8)zM1~!uM-Ecsvddd5ohP-k27t%z7yZu{rT7O*}q<YOPBf_
zr4M<7X^+ySOq%fS<OLv47&$}B;2nBT@nL#b^p-~m&l)Ozg!N#e)(WFQ7gK<FM4SML
zm32P0G&<MHDv1|>A3wUtDh`zc;D_iz)4Wo7tnyU-T}%Hw=j^X|8YqpmRN8ClW2)@+
zI$L^TLzb=2ZZ|#|TXW~mO|H1&ioP|!{|+%@h5Gv5dap*Me~qs9&pGEDXLC~p?(^<X
zJ@u6HtE^(pFEN7Wh%MnJ!mn(vzl-t4nqE%|j2%06s9^KnvQD307WV6Xu?sltu)|yo
z(5lvKJO^JS_Ce1*_gu%X{k;L@yFOn{f9AXW6-NUf*Oac>50v1(VjDhW*Is+A(;u<s
ztZLjek^y)&dkuHpb(f1v>9<+mBeqnUP+w`F_tM|=JhUOM0eTSp8>`UsLl5+7<Vun?
zL#gZih5Um2JvYi4Wz~9ePHUA>pf@NW`92nrxWVhme!#to)n%6Ahv4jl@j<TYfOoTQ
zoHc7!a`n|$56HFd^H}A<oKqfbWjXk-G*)b*BsLAPp75b#Z@mipk#^%yeNNe1XDq1B
zUE5#8_~2f8KfmO&>OzQviLC+ogR0VlAa`M3DRy_I#_&^~BkP3M#kUWAzs2zH4T!O~
z=mH8zuFPdcwm*d&8afxtD%mq6ZV>rK&|6k@AP2zD(BBgO4BI7mcQc(p5q#b5F;I3;
ztW#V&>ZqgKJ`MJp_^5-oom}hdc*JLp_FQ@8m3=X&=}&FH;&k3V*88RJt@OdS<))i%
za&4(f4+8yXiM)(FCNcJ^So8Co$AmBZRN^(8zP}4F!<yJz6cD}Q&>eT&air|Km6l7`
zmnqmolo%e#gAYDfX`D8A8|zAZ2Jl^CZvYHZIY8HUdHK54?~nc9oMIZW=&;d54r5Ol
zIj|0EeXyVLLEL)Ura7o|Oej`sSwtV}y|m<6==h0Yh;Qrs`SacUs7fZ{-I)^-L%b5)
zmo>)%iRE|Ue*5jWQg3lodmE!bcTr%>m@z|SKj7=K|29R|>80fm^5p<>3y&K&E_vdK
zCn{g}!Bg2ooh54>Y?`sBA~!s|Sb4sdob&m;@@p;m&A-M!pRVVB@6_i;?bCC9sqe+P
zMxXum`}OoQ^y81UBs%nI)26w;M*gY`<}2>A&#iH#wEcdm@2cnYd%D!$DfvymH~XwK
zV(eXY)m3h9zY3c^)pbx}-+-O&o_p?Dx?R7{e{B3j-@m7<1D5D6PHC+*3iK`oMvor7
z)DAoBaG=-*&egeEb}4xaogSEcKb<&K7GV8@4>fvUVw#aZ4!*5CT6wvaK2OhbuF>_>
z<9wBWep|Io`h34VdYzv0%k*cZ5hXtH;2AO%d&qO<%&FBnU&k2z4%R;W@WZaZS$ord
zpC(EJrBAyuO&6{2mplWV6S^nH+3mOA-e>EmZL6YWzlHvhIH8s7@xw=0TS%_*>-XM!
z@3qB8xOW+;y_r#<ODP~R%omZh!1rW*KCKErL6t8gzGrgz<(E6XXBGUf(KEmV)~4VB
zxWzsJd$7b)MOUHmUKH=z@%ubj(hh54fA_IS+vlJ2KkM&W`oAd+_zl`XBl7JcLy>#0
zF8lfEepY!8TSIj1+Nb`z`JZ{etbf!~T4^1<7xdyYIRdbOA+HsFDzvA{1N#R0i1x`k
zyb@hMb6ocQUXr!Np%Tw$=`LlB)@-A|prL@+;tnI9F!NS1y6h4g!M*m{%jqN06Iaa}
z8}VV}0rm=>fBt#r$9VJ2H@kgO><G~jD1P{M1j_4`_ctojIH7n^cG<2i{_l$Myc>V~
z#vZ=JmUcQD;@*R!(55P%v_^fD<s4%P`+59A$%~`weSKf;55A{Ax9StEPnqs_{f>OZ
zGl`A)^2;w*YWJeFVH~s9#+VhqpUQBbHH54sZkO1g>x)g}B7=s3+KU<mx|{-{qeB<4
zKJ&LqT>x@`<o9-a^JV5MSKb&>f+N^tqay(KSWDp_PHY(Tx!7&vvjt|r{}nqG3w*rr
zKexh|yubO+Y4(}+X?wYbXQHEKy-GYKe9+h<2Sbp}>bky9_a*&BU!~(gG^2x_&q{N>
zUTLOspv139h|fn{N_<Z`MK5sw>8GD|ITN<ra?8qaf8m;co~-$gkTw4@UCs)v`9^_3
zO98P9SO)*xDs=(y5Auo$?{Ishb&~_qI0K($eTf~x%$YOY-oZWh+>=~->7`CLPM#Rz
zB7+O6Gf=!$%uozYmp;aXeD?3-%OQGRF&=w&i3#EC^vGXNyV?5y>tA{0m5yOon#LjD
z!F_Dokk7D1;9a4C;<R7-pSjNe&gVwo^}N!O61nfR(@t}8YnA@`jp%}&AKXVzC3g0e
z;=ai5@3Ma=y1eydY}uNB&?1Muc&|`^c`We)z9aTKw=loU-V5;Wk3Qg_gAS^tKA;ir
z_0Ork0R1@YX7<L}`^D~zTsGLnUvR+%PDTJb;MZU=I(F>nz!cWu{GogI|IlIk-}%h-
z$Qab+9^8w2;&+FC7k1{XNzp~4yMN}HXA*L{uosP91388^cjH03X+JT9ct`XW;IztD
zt#DlNJZlNwBP*a!r{C_l;|_<no!$ol_wlVHj-vSUREqn$=9l=Qhe*y5i{;ZR%-`O_
zD6o(M63=&Wi5D<RY=@rnF}jM+$N>@`)cI)F#XcY}PJ&sATkvl5#9#<(SKg5|9Bav0
z;;V>Wf%vcbhaACY&a+nM8hAgL&OS4kj!weIb$wpmcGsys?*#3Tt&pdXcffHl+Q)NU
z+c!Gb=r^v@^V|zLg74@{F1+wUCu3kIT2*|WRy3y#<Vs+_rfNMub6@7>0+BbamY9KG
zC-=A=MggNhZ&E<kt3xCo_bSBiVBS}O{pn|j50Q)Oi+-9lpB;mb0^mOK4Y-HjCU$nJ
z<5!GN%K&=bFBRh{^)vPK553BXC!XkZC+Ka^mmqI+`r!SM7qM+X4^dUjzVuxD#V>yG
zwD|9g6na?<zusi|_EtuL0Td8kxrpTI+Ena`X9`a!J*Qxr@9<r85ze-nwO<{0a;Gt&
z*PjpOsg55T1#IlFr%)Zg;<uJQ&Zj@?HH!0k5AdG-6LR0Mk3c+N<P4r&hl6&YBVzyP
z@WT(sx2|$MKXZ?`;oEP&{RE-oX9h3_J7E+s3JeMg$l7BG+4K9o@S)cmVRRMe#NNo+
z*P#nX4yX&St^;0ldmHFW{#ffi`|Ps`euu2}!E>;i5-iuhG|o5rPCfAch$D`0zJTcT
zv3(>T0sANT4AgB5(H`tz@x_pMot4GwOV3}?`MoE540n$jHEO*<!QkvAjRHo2wiFPX
zpH;TqcH2vYKU8WT=<}za|NQ4JzX0pDI_%4KJN9<6{ooyIee58xuOp5ySgz~zM!3#7
zUDxaHy1v)%*ivF60FFNN&_m8=1H7;6J`!{wJ|^~z#LM)@d)1$1kKsAV*R!+P^|xh*
zc7ah~P*Onretsf;0yC=SP3h<Dw9`(`P79wrJGzGg;2pM$_$RO?$EQKp`HJD`QrGjy
z2I#~oxdyDq?~>S(*aotHk30d^^PD;#v=JRY?;$yIJBs`A{I?_?*f{Yy88#@Hn!U79
zz$lQ30<tz3BK&u#*aYn<>xDUKT(0`N<TG%7a`?Q}b&XeN9IB#iU@>cOF#qbSuXgrq
zU^st@{aWh!UVjH4@r7hh03S#82Z(LYUID&<>>F@@|F4R7ig^ZY#CK!z<jKj-JMY{v
z9ly>|+2em#?0hegI2>OYJ9ccQ`EM5)1&jhl0kI1ha>yZvEGsd<{va6qs`8XhmFx|O
zy<&3FMHe}nE_kgSoudG<82i~^{*)<G`u6l$zw@VSdhi_^Ki2YKJh=vls|3!o&x6k+
zHu=a8y62-<-?_I7douQg#9hMnuv2#Y{=8hc$A7!{+5A9aZ<t-bv2&w<Q6P!}Vq>+4
z#PeNMYy&2tNA&qjCq4^rb39gJ86>yda*NXkhjDAWI)(yZGWg8;_Q3}qbbB+{-GO=d
zuVHgfydu`{=m5yQM1JP`?z_*e<>$|z@8TkG4`c`ax((-jy3u~@Rk3TpkEPQ(ew~Zr
z&-2)>yY4zta)2y8MskDOVH7Y57zOfDK=OSrCNTup*?Q}(C(ByABXI+i$7zX9K=w6V
z+<xNQvxc;zcnT=?V_W~|qmMe=BeoGa6tK@={f;hxeSh@zKDKu=#-}OCyAU%7djw)y
zitl_!_w{uiP>SARrtCTFD=~bAi7b|Px?6ptfKk9GFn|IQJ7}on71~hZg<UK7+c94O
zpZD<@I{{huBoif8E_Pz*WbG)90*d2W7I)`*---9de*gOGuTNwT-Nola2bCUwo%${^
z$Q)w!ia+0SfBDN_EMETrj%6o|0!D$NDIj@;mXQ7UO~hB=<~qp%@L~2~i807tGqQl`
z1?r8lb!#1%k8T4S1?(5_+asS<r!c<Ja|QRG6W!O5GR{{N`$@z7q8Xgs&nRFNXh{L~
z7sW<!De);r4!E&ya)8PLqOV9MOqh^NpFZ8`s_TX~)}GE&fVfk{A||c?wk6wdzkTg6
zpYhCkUu<%Z6hGaSL^d(pZ^@zTN27pIpb82I&s;*}fS=Y?4uE$`-lIhP8lAn`t+(Fl
z_Hx;)wqx*7fHgig3y(bVNOJ!9=O<z>=W^}VNw@E>`@wz5<NXI&@2@2O6o&g%Fg1II
zQNSn=L;>;dUPAWae=IRZr$|iUH+>#fr_bnfS>uU4gYzi_2gpYRF4)nV6u>qSyG3FN
z;je%{so-j@^!lke@}9Ksaq%xWOkxJFBzpd!xo8&~1&jhlflg3B^4Jd*IpBK|f8>0T
z1LmjrTJ3l)I3W597q9NR>#lRTd3z;Kac`n|`?mt`*~cdiAMtl34vyQ)uj?9L=Lm6o
zWIRrn7?}GWeDJ|5bYlM6GmQd90i!@(3P}9cMP;3}maMf;5gYxdg~xRy*P!y&tflN@
zI2*!ajycBd3IFq-|4i^<xBY_lxZ9~K$g78c9`OUgdvrUZGf(gn&D!ssyiVHrmgK^^
zUDo>}#kOYIymQa$8wHF4Mu9p|;DQS-7(yH&e3fKvGlMlwCwXn?v(XRivBw_H9-J72
z#3Lp~?VE4DX?q480DSEAh($yU9%2ohc;bo9C!al?y07okV^8#BFNvOPviR@+L~Qz&
zsKb1<HW&qr0!D!{D8SlA<bdsDjeU#6P3u_R;WQr(`3}b57k0n_2PDM7Bjz2kaOcjQ
zYcfHB@&NW2=<(6L5G(kuyY5QPI_oSKW0?IKY&t{wtuEKf_<2wCVY5VD87H><Yl-i^
z#px}B+1Nde0!D#aQb1zI4wW_ahJvFLWeqe3o>&+D9McYD0^#S0#9(uF1Q%X-VPA~<
z7hinQ$pyB5&{#N7oF|qbd-lW`#14a8zalSogRNdBIYe~)Z;FopZrPXEU3_O(tmVYC
zMi~W+0!D#~C?Nh<Lu9XZC5dOUukgm{?1RSOZ(ZvU8=ie=V#bmW_ndRiaXRbA9(&AT
z9cx=+=W70&#t7N{XTf;lGLqL1dFaU}pLBV1h^LGGp7?siY7pO%Ojugi{!X_GxmM)c
z=Ol;5nIi9QB>sCtE1FvN7^8quz$nl)6cGQxp`s7{iRc8*glBfUP9Tj1>F?;T$sdFN
zIk|Dkp>y%Y7bnCgAa)@(27ZivKTlpABmyv<y?AgP83t@eo|!jqp4*$p7LS-Z=<LZ8
z#9ChZH<3INUAIr4?z?v1S?h}|GhK8-`%3<dmBc5eYv!Rf)F@ySFbZ^v0@w>m?!o0m
zC$O{FM%^j)f?a7R&<-QA{4P1&oc@5A#u9hg*&vcj_taBQb@}#KKNG8#y>W8$VTUkl
z)+}cW&pI1CCbj{(b^QaU^-s@Havguz)}e=I&;9YoA9rzb@T0?b9$N=;+>`t6_~Vav
zIt|wD?0b-d0c@{JKD;dSE%F+XSKpO={W-GMA1}5c>x;g}_Vqi(MC`dn0i!_IQ$W^@
zLw@(W->oHb!0%;$V5accTI3%r5;w}c7qN~+m*QgGAWQHEM(ZEGj(VOvN`n=<WBULd
zmC$Uy=&Y_58~&|iye`%Clg?hiC}0#Y3e=1OVr##M=*oW}vcP!B^TYl?SNRdfVvN=M
zY29oB-V?d%O<Ctp6Wfkm#cyx9noSjJj#0oUU=-+C3dlNZ=zja{x2ebi6GawyNiedj
z{Ra%=YlrazWDddn1v1|5l^i_3IsEX$SMJ%#WiMtFFbWt2x`YCv7Z@u0tv?l=_DQlw
zFxRlO{#e>AeI&a51v0K~mzWi!e*gR5uhb<|!kTFmFbWt21{DQF4~yO4qGBhvzUXF;
z+-j?>{vm5N(+f!c!*0RbI<!;bJ-#ku=MwSP+gZlbXC!yPA`+u#P|YQKS)+haz$nnI
z6cF3%A)`i(T1;XKtSWX{zY$-otA(%EHYZ^naBr}-0UJKS`^ROBj2HWoO(j<K5~AN<
zMEo(kb@*GmjRHmiqkvIBD8Sn7u)_{pY?objSz7q}Cc^8F5uNUI(e0Z3;2_lvh~L9J
z*(<tG*7&2ucX1WL{KX|E<svp=i~>dhqkvJMcPW5Rp~PfaLUI!>zt2AV>@5Co6J+i8
z4~f}g@<5Nu17agOU-15VvE4gDu>O03`%4SnFKTQ2-ks<6W<~*{fKi|w1w<ZLMD}=>
z7X82~A`k2?Yr_fh_n`R0_f#z6!J^;C=0mXlIg#t8NPNZL@4N55KiFxfot72*kj2}L
z1^eA7U=%P47zG9|1!TWq5z!AUExz3=O5DB8q&!M&2c`(7JZ(CH`q>gn-@GbVf4|6V
z6D5bhzGCmOrpR%hu~_?qcMjW|8wHF4MuDOzK)yopF(fAO8WO{PSBdL>g6IdX6`9~k
ziLYld2`kt)5IemDJ-+<iFMsDsyx}9{@5h4oD~Y|{GRSR3^|#%}C}0#Y3K#{90*xrZ
zzA-Yv!3Q6_y!aZfF17?)2@d^P)}oW;?|xa2&NW>@yskiUBfTy(oGG%^^%7fmlI++2
zR%EX4$ohWe|NY<pU4}iIM*U*vi~>dhqkvJsD9{NCkmpTu`7I;5f>p%NU`<({ZX<uk
zh<)LOf@QbJx^*V{>cK7>u$ITZLg?|FVEuIYJVo|dCWst$pvY6}3(Z!Syh6(hJuP2u
zCkC=T(<opRFbWt23ZsC;Bv@Sh5Lb}B=`}<iSV!<~i`{nH?NEs=hrQutA`?s#EPPBb
zajukacB_m4wzDT9a?X7DV}Im+_DW>^e!kdP{#menPmzs&AhvmHivDC3k(Y*<?!K^L
zW;Zel7zK<1Mu9G)fMDQaf`!XT{KBt@o_j69$n``A{!`gk*i$g`4`RbULF^AEi>z?1
z$OgBFo%_9lt&fPTFjM~K2-eP%a=!e%&e|FbCdPqW`yMfF_-o_?0ABMOcJo|I9jW`4
z+~ZB|CHH+v{*XzYlymq=-Y?fq6FKF2S*u?m^2^zR>*J-3qosY@$TjQBxpl;^{_7&|
ztR!;J(&NXEH+_AVjYn&)QNSo*6fg?Zj{?{qh`g})QAZuMti+{Xam<)8tBTyPhG6bm
z;<K=hVDWl_!QT^n-cVv4Z7BHt1Htbf2+sdNWPpwQKf(GR@VnSDZYcR}HWUnBUt|t^
z<i8_1mexM#po7+w9L%ee^G0kQmXqf$as2Ve8=lv1SXhgU0!9I&fKk9GU=%P47zK<1
zMggOMQNSo*6fg=H1&jhl0i%FXz$jo8FbWt2i~>dhqkvJsC}0#Y3K#{90!9I&fKk9G
zU=%P47zK<1MggOMQNSo*6fg=H1&jhl0i%FXz$jo8FbWt2i~>dhqkvJsC}0#Y3K#{9
z0!9I&fKk9GU=%P47zJuffy54@Ky4{7d&rQF#5eB$eShAKh`htX>O+Ra-QfTGVAe-9
zVCo0;KNN9;w?C*pWXSOF8~D|S{6E3<U+GtW$j3u((7$?c15%F<roh<L^M{0WLEq5%
z;5H*dC@}kjdip779%v=M40wLOv7`4Gp8W<>wT@qAe*tgi_&3P>{D#dB7y=EOAHa$H
zMth&LPND{b=l#2k$VP$L-ZT4s%s2_h_N(N5$u<X?^d9%g)cz*DNB!YhZZMlG8y}g5
z;Mm4>Ih&;iTfF{|A!FLVK#SMUghaEOH-AVLHaxaf{R|_ZRrL%bpy}X$|Gp#I5pV$G
z@86!`?dnhMe|`E}+YvN2U8Dc^b|a|e=;2mv+TU{YP=7@08?+%`+YvOCXS6!n5O8d(
zy8PCffNjawhJbBG9}Q?pz_#RT!^39tgw{t(0*-B6mtR{>;r7*Ac0dO5x8#9sM=$Mb
z(E%CA-*N=c&hY+2T6DnJEcIJ-K$hw)Iv^AITXaB%(N7DTc0eZbx0nI5GrfOv5SyB<
ze$x&Zo2`CR7L=`eQx=qw{7pMB)9j&*O*$}R_ciUn*;(Je$qbsBwSJQh9GkU%lMc*U
zy-5dVoP9iHOw!=U-2F{DFmv}e>A=k0--LzE&Q8CE17K?Q`V9xb*zENi4uI^{8xDYg
z?r%5%0=mE900`**h65m=`x_2`*&+06FaV~8)Ne2V#)i~yFaScTH^AVa?r$)Fg1W!K
z01E2<1_LOt{_r#d3mQHR2GHyv`VSc}fTrfGKQ^rXfB_g*ec%8Jte;*71`fXg11NC#
z4X7VDd<G1_;QFZn7&!a}48Yl;^iK`IsX6P94XvLVfWh@s95D3psR0~3{8Ah+qW&14
z0|gJ?)Bp?~eyRGw!!HHF5%v2ib7u$lU;kCq)bRTKCO|~}egk-H`1AAD?>7O$AKz~P
zM-1Qm^}PuYG5q^+@QC5xZvsTs_c(aO@b5Q)qUw7SXm(8hd-bQr)b}P(RDEv(jE#AI
z-um7Iig~<`AW`){5P_nmpEm&`>-SB-sOjfTz{vU|l7&aq^z$ZA)bz<;zi$G~j_d!t
z_4_8^)VSy8t=~5R$HqOs)AjopKwR@bU;vTzl>tOf-#!KqU4J11h@8HC3?RDxLIw~y
z{reESWA%r>&%YwsPagw{uD_6h%#Iy@dFwA^AkoiXSbu74`}5Xc$biPiKEKoT7c#Ke
z<|_k>uD_6h<*Xmgz7{gT9Q7Ro%v(R2{VimmIqEwGnzw#5`&`I?bJTYXG;jTA_PLM&
zcd))=z_a7$Pp9iU2Are)uKv{c_wRIl2LNN^+u!N>4nT6W-_?(Q{r3T=i|ac8%+Y@8
z=YSsvfE}$b0GjLhQa=ZLIRNeI`Xh3_e*yJ#z^@Yky1M@GB+1qO0_x`wKb!#5)%8Vy
z$<_WE)SsP)|4aJ^b$t=wa=pLRPp0M>e?mX2pM!v%rk^Yza`m6pH~Qrm{y1aU_{%{+
zqo0kR9K)yM^RLtRXV1?!e}sOs^Nc^MpO1cnef?L1^?OJ4528QH_52#te>)HVC_sPK
z(dUoIsXr{BelGpDJinv$$K-r|0rm6lUv#v7l5_v1fci<E`7h7!Wc@<+FUQ6cppgC7
z9M6~KXOiTtKQ;dS-SazGU&Pm33Jh0&cKrKyy1s~Cxdf0-*B_p<{jPov0U~ex5wt(Y
z^IiQM0G_x07-@bU0m9YK0ib#7)BHRJ46c3-0Lxk5!AA}NU08o?ECb71-?9H33^;Fn
z$9{7>e_{P-0LWY4vELjFywmlEzd!z?8DQS}Bi?_0Gy~0Bf6V*Ok7j_KuK#}X;~7xS
z`U}}lv;>>C{zCQ>%|P<jU&ub9Rk(TUFJvFl3@C5?;W~aI8A#sxBlP)^3?y&;G5Y*S
z29meFK0cNK<gDK}eIpq_-}H-|z<KNUO~1$qoVR}8^oyLpdFv1Vp#P&L@Q4rUM@_)I
z^~Zeh{HO`&)sI?2eDL_F3Fu9qs0oy}zBhfMCZIR`qb5+^`rh!5nn1(-{)?CZ{pv?d
zfD!)lBkGUw>qkt0e)S_JfdBZ23D9r&MofTy!#838r|Ji<A^Q#AhzZbd_(lxi;r;0!
zJb+X6g9qS<{?8AtKc;{E-~rsfdhh^D4Zq+4IH3O2FeOfE_yrH()bI-)fT`gZJOGEM
z=^r=%N2Kcq4xj<`0|(HU^z#Eb;DG93+c*P;Pv8I?Fnj_B(176+IDiHWpTGe$d?5XT
z2GEFs^@9e`n1S_!2GGFjK^&+-_XiDt2HhVt02*|E&;V%A{Xqj@cq94+41f`h>IV#f
zF^%d641h+}0|r3D?hhCM4ZA;J05t6WfDUZf{Q(<k!yD5ta|e!STt9OMj%i#!D+Dy@
zzRVrir28^=V3Y34+<{HHFLMVDZ$iGTJCV)EpLHj&+2b>IK-2Ea*a1zuFCz<WO8$%;
z(3Jccw}MABr(dQS)VzA84roFCOdZg4^wX{k#+)t4pQ!^zw0i#xENo1x`WaYI%j)f=
z&=#YYJGWg2w<KQ%0uFE8{<Z`h)4G0J0=B8%j(}~**Oq{7$k&#D!`rpL%@iKfu6}C*
zww%20-@4^OxaH)1zkbUpJiKl5TZ7P;_Vrs5AVc+54k2wv5BG0DfVQKD`Yoo=2!3yS
zG}UBe=zVV9bOdDRed;$|2n^@f_D9nxFs6N7cg5Jo6v)(j+@MJhX6ilaH|fDK{Fdox
z_yQSwj|a?dM1aiAZ}I|TGBy4EiyFK@X6kc?20bwR{X1v--(U!3tEg8EpkT(auk{BE
zfie0^#&T-^E)1d`k4QCOM8?N{a9O_w1in3Y>DL8gKDck@Pu>_9p1G2LVc#1>wBFrk
a;SGXm-`9xQL*xjUcYPJ@gHfOw3jF{3J~3ke

literal 0
HcmV?d00001

diff --git a/QT-APP/APP1_Taiko_IO_Setting/icon.png b/QT-APP/APP1_Taiko_IO_Setting/icon.png
new file mode 100644
index 0000000000000000000000000000000000000000..0111ca4b7c727f838188d8e3a670c1f2b4c65079
GIT binary patch
literal 145672
zcmY&f2RxQ-`+icgvPs!1nnpGmAtalSY-R7gC1hnKQC7&x4%uYO-h0pNz1RPI^uFKs
z{okL)E6;sj_jR4)IFIAF{pDoDu`x+85eNkKQwdQ81mf}^<S+EA@Ez%--dXqq!&2gf
z4FZ8hi2QX4@g?R40)Z)QBqAawXJ}z-VPj}vN&Qqrgxb>DLf^>rH3H!{9INP{8oqyB
zU}FC@uCnmpMqZ?;CxVtP6TJ!VMIzn@gpM~Jfl$4VAEq)9F@B81^SZZvm=dvm(_e2F
z8$1s1Qww~q&b>x8np)`QyuP}6JaAmT5VLU7?$m+%2A_Z-Y(CK#!K2{wh<A`GL{_5i
zcf}hNVu{Hs)OhnPH3q2l2*k!^Cr5YNT)~q|ITi>Mgk>KSJwfBtxmT$ig9?H=3^7Sd
zuz+<bQ~}Y%q|`)&Xu5&ORm^{diTH>>m^!%%(;~iOBUW~v3ZNne)5Awe5QB;2>F9`{
zONh_6#pzLm$`IPmJr(Yw{Hj5G%@m?#y7DXg(wi4QABv;AsX#^82djqS3TY$Wd=|dn
zilF93L5NTiwq2%{y8M-;yJ|9B%hIP<;u7LlOGI1bvu-w`;)qUChpmmtX`1O8(>!4v
zk~?_%7_+o7k<oO75(}55+OHuHq=#MAXWW9J3-hy6^ZE;>>pS&{XC@mKv;s7n6KCb`
zQLZ5HWIEP|wdUsfFIzTV%C)O9Nq>nLRz?_39BQzQV0=}>>~ua1bmBe{qKr$BYkEXM
zj){e}dP_H<f@LO9;GAvBVlvQu5B~LR#CZc@^+o7&)~_V5Q!5>F`)q~ag_bMAtmgX*
zbZ3n|9;d-~x~AFl)bA4qY^wSf%h5_VI+ZAdiPHRzm?l{Cc(_UR=@cW}0UMF|PWG3~
zPqe}o(_ijumrw$6RJ-jFLhjoS-jia5A@B^?A3E(L5aCsaAwu^qA=)Cp%^(ove{QI!
zeI$`;Kt~`%zk1%yeT;Uknke%ZPE0jL`7aU_ovWfk*XVye!V|ta`-U7d;l`)OH<f<z
z4qhqDy-fNQ|H~9!K{YEk_QE8Ay63Vb$yMzeaWyx}-(g&N+=Nc3L&NKbuNyo_+m251
zIrs{#js*LMH{Yli{fOjg>zk~<p`;5NhiORAZ9T9i;t5h0Itm?WqJ9`~5>PJA`qA@;
z{N-L0JE4*^D$;<4uQpw_?6?|lJ|&uTkrq($zxkP%+V$*@oh`yGAXx8B7b}kb`yn0m
z_r6cG{Z&aB8n5fksd6ZXaOhE}a@iA;{fg6BN2f;#d_%Z`uIY_eWBN8UR9sa`RV3}!
z3S9v~DY^=Vmp5w-BW-w^Y{4yOg2OsTUEaJ<Rk2KlH5y8qxLcZxID}f^67)E~Kg`Nt
z(%cGt_!R4@iNuJ+gKvu81iJBzVx$<BL(P7V&!Yc$lSv&JRuqaGD*NI1ckOHu5pTWU
zv=l}ny~4MT1d<%D1?R3L$3GPQ{PnwhTY6kC`gcFxc(tcyU+v|X6@AkQ+3mjEYKy)u
z((>&=QeWp6BLky-L*_->Qj9S#$|sSXk=-VL&=waKy>=X~VZX!nYLw8uebeNo%gxjq
zMK_s0OQoRpM1F2kVi|Zy_Sql`H_GC<>fOD&uEb%@1QEOu$`S4n3*VKV+dLQSbNY^@
zl<^!lLsQu;MeKRL+)O$~@AZtnbc*L?>73c^3JwY(avkzoNtIfsZ;$k_f4uV%`}$5I
zNlCA$;bsuc^@fM9H&uoEt(7k?-#3Yp)_wWoa7D@<^_a|_*+oiG#OAwxrhb@y?7UUm
zC7g!5$qk;N7|C{;cI<YS2bUiRKFI4g&eG3v&*B<(9<ChLUA11lzPdcTZf6-Q6nj5*
zm)DGU-wvacvsAv+r*y=wV@aS#Z`o-PW4C!1XK}1ceAjFzX_sVay??!nii?FEoip^N
zDJ!?$Mr)|vACoAf;;s$vsWki+!_u%i!=$dKNsPq|YrY0E9F8Oc`k5Bwx|!_buSZQD
z>F63g9QjuFt$w!hPTNP5FZ!ij1wFQ{txfkwGY2z&uLSe-#hAqDR1TGooCNtKKZ&WA
z4CD-K{51T@wFUK)^r!vIC}ja<C*@t`fy}4<>dW_+&H7bL<;YZ`uSN4lxBN`Yiq5LD
zk2aeinkEXl(|u=G(R`S7<zxkO<;%*|Rh~Vay<2-`dmR+5<OCG`e71b9*0y%7_NJEQ
z%ipHhYt!q}YZp}v$P5x}Vz)U+Ql5pj5JcKXk|>&`2BezDJGVs4k*<|?7xwHXMVCd7
zW(}G3j<xdFyJZ|pGewjA)~MxQf4sA?uR3kjIun~3om#UUy1=YyulYjrxPnqPKZYT$
zpT(?cr0(TpMT?6zuK@q+qxQwi0u2Hv@y_wSl_{096a1BQ?)~nc-O*0sj`@ySPD2i=
zrku8}Z_1!*U#h+|cd5dY)HDCG$z`f5pRXjNai9jFmR)7OCO|BF4FmfHm36qqFOn^?
zLp`=pgZp2)h?~)4iPgxCSXvpRDEsk)-*uo*;JI6*97-*={zUhi6gTxNrZT$undH!o
z=+51T-<g)=3lwdwZ1?Z?XU@JjHmC^R3`u`q!Z%|4)7su3)7VtORBt7^_)YQmVoyik
zgD0Dj1h$0q7_0uXb%S;M{xdcx3#MP#VrIW6eX`Zdo*PXpA(>xnZ;5kw^n&9>s4KTm
z6hY(<!8tE#VL9d-vU92C(iDVS-qAj?Pbw3G66N!XiX|U?n2%MC*yA4Ka}zl-d?zbr
z*T9A$t8mXL?B<6Ox@~D?(f;wwjv=d|2Rt8RKE@;|U>kiZxHrI3bh}7a|K7cD>{+LI
zvu3hz-{$>Ux<i}o5n@vxsjj2~g={&T>r%{V_Z(l|c<ERyQ6Zt$%Qm5Zwsc5`_4c}J
zMQE;Eac=%#vEz%)N!qF>W!LEf6-gYJSTz(%UpX3Wbi1_}w*2^XDmSgF@O;bIX>==C
z!K*ttS>)bZ750eqkH1^Yvv<@=^oVsLUOitoj_iA>>~WVQLMziUGcEfdSFCt`T17^y
z&vn<yY<PHFvZ#4=Sz`IyvU%qIi>e&S3ggFpo$ofVv&c4s=E$_nB*$$NoQ-#b+X~v6
z+b(nHaIC&;{h2wkmB5*_=N#*y(V~2sl~GhV#4y}nHRj;5jpIc@%s0ONaizTQo}-FM
z#S^z(^X|2`V<DuvWTjQ}?qkK`4zl%eAuh=-XnRlAmyK;LOh<F7s(xUYDR2f+O7L3F
zMZd8aj$ZxZP-v-k7pLa&Ts7lFimS_v+@FN@+R@s!iO(KIyXeajPWQTbtL!o#B$<8X
zPpDY`^FAq-LX$$gvgq7>opnafu8|`|CGKnNZT`)}*|*^{sjpJwVr2yRdq0ml?Mt0}
zHqnsRs4x)eh!Z5SU6U%(+W);hz7V3ZQEs_IyRSQPtLRx4e>T6kyXEPWM9xc#<=6Wy
zt16GOZFi)X`MTD7JdTWi_1O#@3@~ZLJ5{VVtdJF%GmMcJ-zwcbu-{uHall-Y8r5(P
zam+cX96nt_JHlP^C^*Y|{mX3fK>L?=N9_yTbsP-exU-MvJ-$=j;;rI+bYgTtA+c0c
zWZ0w?Td&%~r&52U5_UAZE1x?p+hi<EoK7D<>rg!z+`u{v?5N6iO5e6#&q&YVZKP|Y
zDsOk<-%L5lY9Dc1FJ3R5Xsn?6eEUS`Om4gDNUt%qQ+8iq!S(EfdEa~c_*Qp38=y^U
zJqZPA1j6|i0`bNRfjB&eKNk@QI~D|DNgILSjY1$uEIw$}iy=^$IG&0=R&pF(sc>*q
zTKIhCA)B*=>aUN7-i2Q=bd_vISZc+ToX`K+4|@WF=ru|b;gw>t+}w&5cg4M;r}p_W
z<PPX5H>B7I?xrO$$vq}8PP!>=Q6(6|=ED9SG4hp%&Bi19S>)YTz7D7M<H~)fc-rmb
zQ)+KKVRRb!O~Ns(=gPnTgO19J{NBYs-0sBq_wSgtf4>Fam-|Zi@8603{QINm2||qj
z{{4SGChRG5ai#zNF>jREf9~+VAN$`s|Mz2f|8wX6evIaS?)*OsX1X*tchd3d;mrq<
z=rr^ULwS0>&5O1;+lQ`n<(d{>8fTtv9=fJehA{qK-feKI7#EH2NZod>a1LoCT-bHy
z(9BU;-*t`<h?ia7bta|^5ntXvo-;3cNq15uld3qge|$M-#=a~<GiN^$caRv<M>bi(
zsm`Q8EXfLUB17qJsuaWaod`)^;e?ImIcww}w}~*Lg%d3AMo0z<C*=N~vn~@(V7Wtt
z87P^&q;#7oRx<gAMuJ?yy@=+YXjHDbkt*?U8kw}3Nz8#Ml`-cu$VUq`#2?{|HY=Z4
zuWDYk53w&BqZ>7MNEum`u_;mi%@ldBYtFi!FIMJMP>>x~NgVi7;Wm*#kl0MOA-hbW
znwd&QA7_MQUygEyv~gjnc(Q`scct&h?|fHC|MKeL(9H@>ts>*TyIlN1a44v}7x%oO
zf4sM<r@=Hp6xk9nW6Rsf7uy~tlWG%HJ0<aB$n>dwnTAE7S|Or1O{4nseYLjbA6wpN
z&7Ac<<H8EkpcIj$t^z~$FT90n8d=I2_xdwm^hhY;3&UxrBEy8hb9Qd7-lbyv1yiI+
zV$Wi$JvX`Div2Nq*;t%@{?Lb3eVg*e8Tn3yFi(Z_orcE7=v`;G9GTSR-bLFiwX8kZ
z@$}~zea|s{5)D^}3-#3k{=0IPT(gm%UFJnDp0!g=cD%7eoYAY_&(6-I@`qwf3)OZb
zT@vWKpD=`1YqJba&&;^I7t@1<3nq0L8pCG!OC}%bo*wN=7Z5<?UxeN)S!iTr>ZWrA
z)~fw6ZFC#wm~mlnzUqBCDF($KwNss)!m|pU#)a*5b#-yY#l^~A)p9ul%g;DS+gKwc
z?QCIvGHQMo>w_z9$^JAQN`&OYBFAa$voCWi9Wss6=8P8K+uLK%luWi3uEfFgsfqmf
z@l`-bh=qShNKV(HZL)L4ncu{^;7_X=F}??)kW9!-kWdPbjO5C%sya`B=PNlqJsn~Q
zH+rR|rG?_d9rnReRzl*>Gbt%kR??tCv823ThU{yaW%g#QSt9>lpe|3Z5$Cyw$2oE(
z>GiswCk6&0d&b82N6m{ej3@~F;Z#*5C7Xx5y}g&<*-&C-iY5%%DfKhBp#of_AbqW%
zNN?o+{=Sw)o~r&Asg#wqwKdzKkv7Ri`tS1TO5-0tezfuT_b;@vvZ{wfsghzCsl{{p
zPbfU3Hy!zDR@$b2Y_Fv?(Z|ovugJ^C$2RoyeJHd1-H7pmf`Xs3v$FxPf?C*x+TG=W
z$nJ+wX*^|+HDZ=*b3WQ4Wzh7e#V)L2Vq}CbH9z0R)Wf4H?i0;yH$3}KxI_aSP7OSO
z8(bp1FGIzl=f9VDB{%Lk6O<0yH^K2)>RDN7X^O3bL+X*MfXs@wy4b9BiQuhU$@e%o
z3TbI*rnccKRoO3#vSU771PC%j{B__^t)*cftD>Y*>KEE$qYWQ^o;D;Feiv6)C;CiH
zP0db0p<5@Z>tH{KjEgey`NaVs&oD76>tzwsPu2SlJ3Bk-BmMoHUB-nE)noB6bXjhg
ze*XOV`S0Jq;}vtE;{MG{(MuK;yZr}oadA}pJ3IF+OiZGiPppJ#2_b-6T3heS%E*j|
zfBd+km7$W8o$%iq(MxG+YL<_gSEUveIlLAZZ(PaF&Ms)FFvJtC36x?GF*Y_{$knOE
z4FB*!KvGKTWc&N`j3dLF|DIDQ%MYU-1}9h76U^}6I~DEi?HMB@BRRS)Y{I%&$qI{Y
zt*xe#($f4NqoNK}@`uW8w&&Xf)ZXC<-|oBvO=K1`ADNY~$GEn3c4N+aD?@iUqoqYM
z@Px1II9J#lY)lcSr>9eq1vN}$X;oGFEB~8)k^Tc(9;f}|<KtBJwzld$<KqG~>-#o8
zZh5OWSGLB7g<07T=IX>V-nw<VUyCbv!kYDOWLBc^*{^g)OQldbz%7S{hj|-KImzHq
znz(KW2#oW(9&FS=Xq-#K({?=1P#%JR`rD2O>h@MgeBqOQv9Ym5KY#v|vE_}utLB4e
zoh+Bp7Z*k+9w+(i*)caO>t-8=Nq<c8-)+Vd*8K!eIk&UB%ilXbewLMQ&=CxE!x}#M
zuoqgv#Ku&uEG`+Rse!KUboBB-PEN|dpG=G^FE9T*Ha3>g5y$VM`10k5B_f6!gXY7q
ziN3ym9Bl6iI|ql|@o=F@pb^2}b%v%*1#yi>jrH{vmS$zGrUVBEOYJc*dW)hw{CutU
z9kvO?!)WZ6FGusGcFUMX|2$o&pWbqRR=Bf^3zfN<*=c`?&BDXm%@{OcO#MAQJtN}p
zZ)`q=U|oh~azBCdx#-FgFFqQm-TxG1W@a{FW@L1;*51%N^fvMG8FDY$TU%YZn3&94
z-eHpsBRBDHq<Y7~BRK}vZ^^m19FMiNwGr}DhP;J?t;3W|?&dP?O;fyi^QK2|V4#c1
zMG^P;H>pJ$f+_fvDk>`W9c*n+Ol)kn@B7wPe}Y>^iD&eciU*NC{}>jw84qQp>SdvE
zL^NDf?yDlek|tsuc(`YLyu6e~rl#fX#)V5p_}0mt%e$d1RV$^bN_P|bj606WlDfG6
zRIRVC3$7dB_+AD)ko!4TEsLGKMEAzEt0RMXdV=uygC@v55DNTH5L^3gwN_SEGD1GD
z8CqCS$pnUK6Jet6IP<?3qq}xhWHSH2pl0B11g2OLzI6$?bA<qPWuGxeuQ5k~+Jldh
zbD=?FGn>DrEPu^eSI=3aik7$Odvz>`cz6honsXf;AM4}~X&0(>9IKtM<qSOYrCta_
zhWBh!n8z~-2}l3KC1giJ7Mw%L^6hrMfOqfS#TOJ6ov-XH_OL~%P`+%Mv!<t~zal_D
zNO)NbQi6tt=F;Zori7G~sIIPVQ_reuJ>31(!-Sk1=8dkA5wZi`0|$Zl5V1g-kCMp_
ztx>FuY!4rv(cQbZT;wqB#2EkQ-)E<1cXD!KgME!NhJ77ECQ{fRkz@rL4h~`?BO{4t
z&!B?b{SY1=_Tj_Zj~|KX85!yB-0@!?!ZS03Q0waH@mgCmhq{`Snu?~Oq48&BMbyB6
zv9z>w(w;4dhZGuJQSeQ+`JVUh-!JrMYrK^D&$eHA`O~zEhdfw3Iy%~8baeF5RRrS?
zbTNi-8XlgTP$8R|n$TS-IZbbLcX!{eq*JPMu(wZ4O1iwdx@u@*g5|olxLC46M)z<h
z(y2F1J{6*8Hy$uVA5`LDWGY=mD}BQtBuS>tLc5u<p`ogIp_*NR#4G;|o!WOgb$<Al
zMT<9HWGVMZu)b}X<CTR?FG?ybB&MLCAX>+NSFN3E@cQ-YQ(4)Ga`*tP+Q03|Uw7PT
zf#Qjq+v)J9PoLuBd2ATS9zBR;mrN#rh2P*XCK3xK_s_^K#iSDtu4@XTyHoS~mjC{z
zPuHO^O}2h!Gc+=KY-7VVJUoojx8iTRU#6mA_k0z8@Z4>**vhH(IpaTppXkRm;c6oc
znKlnm@v==nKkRzgbqGS_efaE6g}g&ZIWXzO-rwjBn5XC5aC~HFX7<F!#zv@|i<2`k
zD=X;9GQEVWtE-2ya(^S_WwdgRriRFW4gtUUUQW5S$FpZG!)ylaQh=GQ)#y(Q3)Nn|
zeysybDPH=X5gHNU)0HF+*sqhDK9f6E1}auULc%43_L#?RZv3RAq?4B1hU6Gu<!-wo
zpJND~W1G@tC2yjK_Mga>xU$jz(&A=WSs51xC+Aslem+~ob&Q-F9qsK62b(jj?kA4O
z8^VdG-;)qED^+{>va7T6O=&4_Z(m=+&!3+X`CGpwC))*4@a+jIDkyLY?sSTr7W~_8
zX<2`ojeN3M8!aJOT3%LB%~Iw}q12tV<`D~_48kB}pk`!5BV>^J^`|R|CX&t4Q<Ov?
z9#>jgIxRi@v7H?U^vKTM-nxwgmahZL6f=z>6QASa&RPJHsQmW{qMS~52P~jay8TQ@
z(D~UolR!#N3yE=A_z_$kKIALYsCz)qnK!bUmXU#lzW3z|Dda^Di-<R1-Pf;Q69?a5
zogRQzw$b>Xg+KJZNO(vWU)gwp)6SuM1MwbO6=W;YZT@)2Gh}DSmeeN{%W`d$M@dQP
ziU5=-!;duD&{w7P8r~lkZO$}SH7~9Iv&~J!vu#`xQj04qu6dP}XU7cTcY?2%JZyUP
z@I3{e{TpgoDXDKd=!aJU&0Kn0k(U?dHk?BZ)%KIsOvCA|2M<<%1BPOY@kADEbec%{
zD6PK!{yk@D>9#EUve>ywW;TdCc+|!MqaK#m%|udhk8WP|@_Yw4K(|m${>2ObfB?*o
z5fKU5*}+aLDu`H_g%}o{nnnm#+#Jn{qiYZT>2NtuH8sauA$L?vOiUt+$ILnFD&N0{
zNG>TUi4t(*O_7ckdo1I3<%-LT7dN3NTW!rgg{bSg9f=<yIrqE0U4Ywqwn=>8KLrJ#
z2*J>g*Dcu4kC-{x*;{qbw^~Gmg;Dg|WBf-))mvkD2mx`iW6}_$6cv#?dGh4;ojZ@M
ztXPkZjtoDxyn&exc|<{^9815UfUG4y`HO=eqUTf|E#Y>=@N7fc8ZbQM+9tCQW;N=j
zZ~el71wfzynhK9NAwhL?RYQXq(e>+zX=&)GGO=$5T8<1RY&&?Jcm6B^92eMcq6<0s
zeEsj3-6ZIAI2TD}YG~+~SXgLBl(o70R8q1g^F=<3!<zc+{QN`H*wEYc#)Z?fzr&k4
zI>hDW@uA!reY6k)*w6wgqvd+C**KBHak0$MsJY}wO*KUom3>ht6_#o<%WWkuUc89n
zvY?!Ai}r=%wW4I8zsmJ)cXt<gId^vfNLy8kGm{U<R&;W($;`i5M>t}HeSr(;`@Ijt
zq0W9TXi$M>pmVgd7$xW-Fy9^<*xRc_>Vrq{6+#>p6_wllgd2`$%D&9#V-8dANJ9wK
z`4*w<qs^;Xk1sHn=mX~RjT+eGqef^l4-JE!iRTRH0ZddaFvQpIh{KMR5l_MsW(pWH
z7uV6D38v%^sHqViH030nyT@WWm>UdBuh?nPI<qGG_ll^|oMs<P3Wx3BzYqWt*OHzv
z1r--_-&f5=1d=c}K+{Z6NH-)BZW?G<wNEN2AQBHIuO`uQy%bn4oaBm{AmDy-phAJu
z*xwe-mH&eOV(23HTz)VeNM>we63-1Mz?)@d1w&+>VHfRvwF2~>R9Tq%zsf^SP~;2*
z{`m2boX7f#cnGD>kZFoMlP6Sl8>laii@zD;M<q>=%@u<NzZO|qwam;`v7l<u83tkL
zvE0bDoD#nO;>Q)_71i5+u6u_j)Gll%z#`FbDUo9v00pCufuWy25Anh>Qz<=8HqS%)
zsV~SG`j+LKDt8lTJN+psDVqfilWBd%5SD1qBAM!Acx-M|%Aki`F)t!xl!^J}c^S=e
zx(=gQor!b~<vk^TsX3H$Wc8_~>L&fCyU^Eudhjxv$L(k*Iw&ZpXK0*}9TFUJuy}9S
zBu~2<W$!lQhsNdI8u(h@7h#G-6DaO)yviAk-55+!yAbaY{NV$^fvZ#nrRh3=^1<%R
z%uEizzvnR!=P0o-2oZ2@ZEfkp+U8fG+4%q_ArwMqkcsg#$*H(Lpl*W=kj4m)fHfLB
zX8<d*#b;~F8V(<NjAMl+bcDxDks|3z!dc29@CAQKkh>!A7PVsIF)d;EZ*LJ_oT=>&
zL2)SI$C<uDOp(X=`T14ImgSyjzd9TaWtQj<OtYahdPvserJCAVMQN$?=f)YGTlv&b
zyRD$4>p|JL!DCI2Ellg&GiA%G!x;?-Di9DuLSiDy1&Tz2ZUNBSy5tdc|MR<jPSZes
z=q>f8drn|^Bq`lRi)pr@qH%+smFKXoxiV2j1=B9O1RkJaKAjrx(<HGVwL<;2FJgcn
zE^uBGu^#Ln#)AhBoS;%10imHiU4R}T>2tWffLu-#hspK8im<dg*mnK=YE#Y`C^CQ6
z*4_=7zN?*jGqH|~ZmuIs9g~PPfyKC5Gl4;?k<=xW(Wg6HVAQ#2E0?Zx`HFzZa<VUg
zP$(S8p$Cd~?W%pxZQ260ESKpz|8*#~O9?O??RL@r6AVmb$i&J}`Ys(25rG@srq3W7
zctg<r5roLQThBgGGcg5UrD64IoPqVesn>lhD~r3ez1=l1fEL|muW7|<<yS^MT3<yd
zTDFlOcl)bC`qwVQugV#$IyF}SPyDeheG^6E+pqY`mn5+Mtrr@u?nI><bjqa1qIHdp
zFBxUyPD)2s$6G0v{#j2YE3)*)_Vx9R43CVk83i#vm5}(=o&3zI7Mn{OFfBX!)O_8#
zZ|#(jg#|NIM|o(Ff%Pb5V>m@4$Z(o$QB>JXFNN)LMXw?W2=kX6KXvyIs>|qGdLu_t
z2Su$%hvmlCKI4Qg!`q{^O^ZFL$O9zjwnVtOJ>tF&0MxMM_wN_yf09BfMIfs$sENa7
z)3H)J9TAaQj~D?r=et-aZohle6|Gtx6lqV@_?QNXHKAITsIz>Q;&$1)9}p1G2|MIl
z%PQpBGPm`Hn?z=?Ue_&`-{-)>yNa-`%yNq<=BI2dFEIuN1`BDBXOCmD!tc{&yh-~q
ztCd04mEl6Hxw$#^Cc&G4_Fe;slZ64s@;y|9i~O>d|7kHHP@bGTxBvY4^Og!ti&jPj
zvTIk>Jx+Iv=RUn;G48$1i%z3;DZT?Or13KBd~h%h5fRbXvNAH5+Arxa#aIW*mibKE
zR3BqjO?YUQF+U!}s)}rxyHw3ITY+`BVq8cX&LI7^TKi3x;kB4jphIEeUDM0PgHAhG
zXhO2LK7pIjN4mWycbllvpOA6wCXe;(sY!n(&okVAihwmG3>ja5+IT=rOpH6YYA>BR
zLdVBPRy1mjm0dDV3gH23jC`C4Z0FA2USdTB#jRVnU~uz{v9qe$#VUMFw&JaUxBhm6
zL{kwxhvZ7J6a$u@U69!2SQ)em&5)aH`apsS=L`Tul`GJ?M2>@oL&58<QDzU&k#l}E
zp=U8hF-7W7#M*l6sL*79ck$o35`oAm-)cUE9nRU^*`crhLBURnon5h~Hfr7SpsBq*
zMGwy!m5U7u9?UjKWNl=0XT_dRok@jSmY@5hTdrF}z3{Av8?&n)YK1xz6&|GpJ1IUD
zRS3iq9Smu_vB6WDkzvEbYRH3(_c-H;X&>xQ0VGnPm@4Boo7YHr%+K%jw=C#JA-MwR
zYUe|poh<yHRzu_Bf+Oy!=pJs(vD{Go78ja;tO({sNzi<uU5Kivki^I^0%=TL^{9Ao
z#7CyftKRYUCew*@TD-sDl`bZtl;}rJ523_{MMa@kXyRrm1E=#l@Bkb3b}-)nSK#Om
zT@0TCQ;JzwM8tDs!=cL2DEk=|_xSJhly|FjrX!Ybp9;=x!mezLwX7_L*Y2)zwz@wm
z*7aNq9vXtdN$4=Zj3nge6CNHO{#jl188a8mDOTSwa<n8Xnhdx7EOq@ru#RWBI#Da8
zg_4|!`O$s6yNxD=YDo0>^yyQ-z(6c?`$Dz0!&#Hb?Zb_F60OOk5P^WjMC-c|&3vz$
zKUO8Drk<N3xdi8{e=E8u4|C<gbS*5a1E|RZRo8PEy^!t1ylj>8JsDRp&SO7OE<QLn
zAnj@aRm;oEdjgp%bh|*+JJ4o;`R5CQD-Ij!hsp27@m6XKrp^fhI&WUPT327M1Ee+#
z*4_~9-t~&P9vm=HY*wRDO?D=Tz<9-K<OS5<_QyMl?x(ZivXwF+e={-k_A6j0umH}U
zXQZbax!$il_x8Sm3?tP%UDOXBKK#M+7DcBFK~v5khRFlqEBgKGSa5dQ6Zm&qHBM|E
z%iSXixKzV?u#Prjh<bib!k0j@Z^CusS`@3^Rrq{pOw2W}>R&ZBTAt(Mnk%Cvgk|=t
z0Yh<1N#Y^dE$!`<A!b8=d3btBXcyu&5Q67QFJ6?;ULQ%(u<LtXy!vw_*LG21kBO1K
zhD*r4i~^V#<RJR^aWx{3lKhM^#)Wd!L8Cmqv{%tKZv(e)OWL)RDY7L2*cGVe@cY2B
z4m&9;oQM!*S?6@naVi$bCRQ7hkIT=`j=62-rCKXIe1xZ>*^RohVPc#(p7g@q>!$l>
zS;9_>$&vjq9-O8CPr=kbehd}Z>UgzCuRVq*CK}yexVj%YFS0-ZjLyly<&1vNsjw=X
zHT<@AhPl6cRY7*79vAV}W~iQL2h#^dEsIm`mOC7mXOG=a`?3RugF1gg$Me&Dc{Mds
zn{`1Nn(BvU!v(2vj?@0DJ6Hcwmj2W~&Bu7t^YS)500HaQbsvBF{Ytgmk@aj&>&(Zj
z8{I!lIt*IM%a>#V=O;E%ZTj5g!EbKk2y9;WE>mU4>KjHg>Eeu{CW-I8%)P!_=Rs9I
zKp->h<B`*6j7)qu^wwBD63B4q#E&$p5F8vFj_VcsmO%HkRPub{1z4U8?f>))ST&h0
z!oPbXT5~Z6Ha9ny173>fB@d4BUr@dqQG9l^yg9b+PEzZOn@WdA;04GCnQZCl7=O{{
zyMbkF?=M=J+@s0YL&;Y5t93O`imIP4h^)qY<GCd(-2783;C5vDEhUBa&K(S><(NKi
zNqGHWaG4%+n5aKHJ=XjFHAXqZ4qDLexpdqkr`1@8@x^4uzunHSZV-m5HUI=wCKeVU
zH+{bM8C&&8b4~G09O5V_DEzr1U+@dn!!6z9dD>e|k|Q2}fk%|MQVfK=yu2t`!={`s
zC%s>y(~vBr1<F==z5Jo^ef?^DjW5B5*J*r>e`RrDv_kr|+3d!~Mm@kT5>KD%tQ}Fq
z)I4*#KhY?7wuuXyALTRwyoFgfqim(eOheH5SCW6$cEu55C;ZEoFJ}<uPJtZ@f&S4T
z(aZqTP`_F<5ezc{uc!BupWJ8ze<AF`b~W&HGn-f3*ESvHG&HcQCa4a`9%rIY;O;qB
zSA4Ih5|+ppPJm$$eHPI&XZ^~+01eX-BcjM>!XGObb$^f{Y$gzDN>)~up{c2;o!#!6
z4F`nho`LS>{m2$H^tozeO*zok*{VK2_qp5PTk24EUZs}xuFDX3I@;^^Rp0dX_6ptO
zI+~AEy?-5<GzSMWAwUo6PV>Y4&SBVd2%_XaqP!kPchTQNSqMy?OkTTs8Ch~IJdQ_*
z=5^G)>vTupIacj!fov4Gd+#2g)+y@}Kn#~rUfwVF^h|v>9izTkN*`mY*_?P=0H4A%
zh#=7Xag2X`@j-s)-Ddz6)0K3$W`AE|{nllOGOdZXcTMmU6JT8+st3y)m_ez5k#1_!
z5e3)u?GxKH%UwBlhdjb9xwAV5wzsD|(x<lHdKj~l-Ut#y2K(aTqF+deuUghT>UpZ%
z`9>}7W|ufswQ*rXol9^?$a*}4AoB~+;J<C|9kR`ZrOL*ixd5>+s)|29akf{qxoY7-
zCYBV2V~L6%Xz|#wY|NaS90#xhkON98Dga*5AhbFVn-2u;ki;Xd1_o(AcBhfIz4Ml#
zcS6Iof^>xgmGu_-x||jkil$*Qht;&GAv-C|M*uG1E3I!y=(V{O77GETIui--EuG`z
z!H|XtMMYepsZ7~%l%t6cK6Yp{p`jfYC0seG-|F|$qARXI#^*tFmtoz?P<~iU%zH?0
z&_AR0OU};RT@R*w58z?-#L^554B~-~TX6u2bEKv$4xUt#MmU=VIsED+Cnr}et*;L}
zId<V74Z0}9)^n0TNNb+76o+~fz*bYh&*YA*TJpwTmZ|pXnC4VS*fOgZ7UfRB(WGK3
zP`)<DOJID8wcAO3kgrPaKaoVe1q8LyU1ESM@MX(O0Zep?)Mu2WF7#L#61=^dMZSTK
zgnEb(V1-LcZX#Rr`nqq+9H#oqsW0lr(S=xrHf8FSq>@d6g5{dbAg#mIAkbhcVzn55
z^zGX>B&5nxZY+ogg4A`VOC0&AI(e#zXQ!mst{%U?$>zQbbNLqW_~ylMnvDREHv`S`
zTv<yio@{lUgNccWx^>r?pZSbSogF%zkmbuPWsnVjnHSX>7s6x{OY+V=;jGgOBWx1&
zZufv!^<6Vx=XfvTtAx(hSb~JUHINf<cF>e*n3!;oBXhO(4eIfd6ip{r0V=36&^NrG
z{nhB^U2{axi9WkR@`3Oy>%bXzZ#!W_e$&Li=Lu{R@bmzI@+_xngl?2eCI<|enCA~|
zY&KFMt4s(+f&fg$AAn~VLk^A3|2z&8A@c0<0f)*$88c(AlFd>M9I>dPm^f^AxZPUS
zFg>~HI0;#2$=x|I5dz@=tRn=f77L@gD=+zyD9Zu6dif0v$x8Er2fw^x(=^jCD+WL5
zM*GWl)u*l@AvIJ5b#-#s^9*}jPq`x1``m6v>_`TrvQnUUY;8LL``y-MtL6sntdVz;
zUjwOd{F5%#-MI<Cu^t%Ku#X?TL9>i%dr>rGitKuu<1Xt@-1;0UG}i$#G(3~#-|f{O
zU%fb-%1aiNhx6V`OH2EtWMquu+s8^7eaQL1av|1%RzM(*<cy%so4O%Zh7sT`023L&
zX6UjG+~k)YGch$Ypud~EJLlClHyyr%l|_<A+s*vE04;EH(s+A%X)obQdFViPpYdg%
zU;3?4mjGvaRU;}iJHq$wy%|{cfl<-Lg)f+#2POPBkzrSgLVEkN5xn?M&mMop{V7j0
ze+{bepZx5B<*?}Jz^Pha&=)XxW0@Fa``h%{kUTpQI)feJ`@}NfntP2wWc$oWjctBR
z2B~4q-rE|r>8OxXQ#;BXGY=V_!S)gMeBJVC3Qh3fl7gb5Qx`LB)2cmRt3I2gq$Ei4
zFyKSQMJbtmJ4onVq^gb<xDq($iTf#@g8ayxXWNv{?Qx}CnnxPv%W8bAgsmg5b1@)3
zuDH0mK0=a-AX*Crvu+PDPZX{$FV_Mo7#bgsn?H1|XoO$L)}zmTG17WnBiQQLwer{H
z;_AB64Vu|ZGANY5(?G0>SzB96U5{K|TB?EMAz2wKa}aWtEPxS39Rl3r^s_<S;jMMs
z3kE6j*Gr2Ej>;cDwrY{&d_e#H?eO2Zj+?sh!2CB@b+0fx;{l?Cx(%Qbz}#&nrgvlJ
zzGLRNL_aY5;#PzYr>ZB=&dZ*)(S`JdZ#~Ov)9x!~-toX-{87C+E9@g5cwRO6)>e4#
z06DIJ;saE$=O@eA<(ch6?fjw6!9hQm)317$7JqtU>2~EYc}%T<>XZF@{Eb(SwQ~gn
zjw`U<Y9@723kXmGpb*p7X8@e4+wKcY$mW9J`AuJ3s^BHx5Fo14zW^j`_N8=A3wGc|
z8Vo`oJ5KqKP~N$7$BF5SP1{22XD^ra3K9TE<&)<`2w^g|j6O`*RA6}^-cf7%Q01B0
z?-Bc^267GRvO3%;>8@s+(w%ZlxVxI?Y%DM+5>P!{p^?dGZy8t;Shz>vDt7R>*z$9z
zK_-m%1Is|zeiJHtkbs~NnXWo>8y*<&g~^bd*A^W*o@LqC<>7qneoU6$%aIA=?3%Zw
zpWrRl7$j7c;-P>Njo+j~;@r@Pf{l%RFhh0jN6086y6V!qyc-OMFK~>U0-DQWpyUht
z`FR`{c|6O>$~yg;lA`~(pt3PD^Zv;!qhK{K=DO|#`;L#G#zQ3*2g(A>?GTGomfTQ7
zP)ZWt%3Tj!$7+M_qqUKqaZq>vU_$-RIp(eT-@lgcUY||q#t_EXne6G8^KhUEBX$k)
zM&m&duFU(3E#_eZ!3!aT<C3ct7N}(a`v!D0InXzqaSsm8@C5G@3X0<IKc>Qzr@SjE
zcE4GK*n`NO@gPh&;|Z|jNN9pgJt(t)s`d9=feb%@jvNT0Q<_@{aGM9Te0;}0wN9o<
z791l9feMjm-CoMb83!?D3mhI=>g<(O1qJM*aEhv>wnkFEVtnK{QBn+mR#C0hKnQpv
zxfE%QLSmd<A&0)IjoNax#S2G(hiZkMzxQn&$K;8<itY&RCj)_~v8!cbBqQWkv^+K!
z%hj0xRsepg8!fR3gK-$ye+$(Dc5|SzJb^ugie?Ek3BbflJQLORi26jgwBcNzFC<r8
z4B1tAp8=(E6`~r+HiJfX$*UTV&>j3<$eHD2z~htzkWSJTKLb6zs<n*`6|&8p*YRDP
zrS6BKap#u7(b1DgfaJu8#I<>_a2$;9SNcL5;GZ8pI5>3&I1WG#EFNEBTmcrrGj2vW
zBY$#fyqY+X`85stxFMQvi7&xIOitAhiYx1g#_ftp-E)hyW!v-t^W5-#ZTUZ7J}X&<
zO%E-L1AP$PH>9usr515WqgQq|Q*VEN;@7VT<qQsO1DaUsUXi?eZg1Vw&o~FGu=aR1
zMMM)cUP222ZqWz!9t5(-8GT}>yY?mO7Y$*c>Wo9}W&R<MjHNc9kxqF0N$@>#^8I^!
zxlkm@TAG{BMu&!O+9kITW1^auE;6{DA5Vw_v~N{c1kMP^wD8|oAeyG9r-dTyXiPO+
z1MbXbX*NGy;==zk-KlKFy_;OAd7s4Rm=}egJDK{RK>dEH2*1S56;fXU=SbR45uf@%
ztZSI(GNaBWK)KxzaCM|6iaQ-(4u&ZU7z~)g<dl@WVL1Qg6)MNLOj24@xhPT)$bYRk
zRH%yRe9yVUbHkxf4U__3AbPY{2J<9jWI&tsJ5slUg`FS9pI5Jql_mX{b^&#404DP_
zr`a%Z`|ULbz|f&-`aLPq*6|(tWj}uWIDSMa+gp#?9>-6H`)C6p7DP(SHUODi^XlOg
zAUtm8o!cN)pgb9?E15|+3L>P92=dvO+I7C1RRnGT0s;cd-98n%2M@5FE8?C{F~99u
ztb@{Nb+DlWabCS>8@K;es{AunAEtEibp>n++-y(km~5cTfZ^1uev5jcriO;%?Vfdy
zj=rBbU30j7|Ni^Z{S>9UZczQtlcX5RJdh5X@iAoECa?n!)q_-^tPMcX?Tuij0%e)f
zaq?1Y96z6ab}DElptXOAj)s936Y6D1Bb&At#Up0xV0wiK^(($Sz&HxMJ^)fq7p703
zGry`<`8_b>BtzmRx8psq3s?wIplqt+eaB1U-V&CyY4Axz)Xfl6t|7S@&~k|%K79DK
zXEE{U3kfmtR8iIG1Grn#S_SB2-)R^b4eF0}mouCkE&{4|W2=Q(P*q83r?k&F=sP{X
zSM{5+wNfl3y4OoQ4TgjTM+8v0T>!m7LV?6_d_;NRS}A1ls@<Pn0fXrk<J$5A;2U}t
zLqkK~81<yk@bgnZivXJkYoGhF0(d-uU#f?yi_Cdo3PG0;PFK3RVwY#{r$F?lns}*x
z0;`bY4RcQ{I5(gfu~>|k3k7)@?h=D+6C!Yg?s3?ng;I!~Xqe>ylHhh2Baj0R#)mF;
zyUTRw#}fw-k*idclt#&=&C&rCBiV0cXM%xV-h*PyoC|OS?19y66FwZdPiE(Xz90@7
zErWdgm7Zz}w7*!B)#J?d8X4y`V7EFA*>_H<VJL=5Bd?(m1d9^dzp8VF{(Mk=>G(Sq
zF&hz<^5fi$K4WBzY);oBV?>*s6d0GpE$98cJ?K}<Rk=X&ijI^DI&IC4fdlBcy&;Hf
zwLBjK%(?W_NQXlW)Tn(Jy5BwNIc^3~9b8_a;o*e41D$i$31FHiEG)eJ;DHa|fA74&
zKue#ytzr`NSle<FfvBpM5<eBvkx=wHvnJRy-lqxNIc3=X4S~HmWDt)k(}POpfBYeE
zB=4yi6Gop3KQ|-4QXtQ!uV#+8we`bKOd0`D0Mm$<fT;(7h6Wm1(vllC8D}O^BbgWi
z_ZjPW-^C8IJ~}_y?jR;15nQw7P10XL5++pV2aUy3@5mC5H205Bp*1!FUDq`{9MIe>
zxwF5I9Q^7eEVWFm&^NSceQoIdd$Aj}-S7EHUh)yX1cW9;S-N5>EgKt~oO*Djprt#=
zS?oCE+z3FMX^A;<x3BtH)3`o5c%}B;9e?z*cJA6G(73?NbJgn-C|yvGxVw9LlDcJ2
z+y(d6#sbezI?la^OoPAdCwCc+0`77>TuhC3f9Jq~#4QqEKuG_ltfI1>nV$Zc?7{le
z1Uc>c0OI1~wK5PB68DCkDl{RoZEbBQ!4-xSZ2*q>S#SRS<k*h&9FOVX<5O}RSqXYG
zZsFZ}%GMAcJV)qCZ@zt_N9va#ltah5f1i;c1Bgoz4Gjtq5I_<XiIWlUPGMJya!IQq
zrd&bS)ky830i68o(|ru0kKx9s$2oz0#`W>%CkDU_vV9-^Asxk%0JaB%dWeKlM-{>g
z;fcQSLO^`_^mjbyC4`A{{I3lRW)gfUYl^LA64jzW^ywWKn1Sg6IgFN#U3x5_nlo9=
z*{$noorisoM&bHgwaIb4^G~g`<|3I?5#ZTA-GA{GObRe)lagt@t0*cc&|V*}0QF;G
zE+x?BEcwSJY#a*`!D4)Ie2i_KG|PiYTMW=<K<t{GeWmWU+lO?^fLFJ7_1-cNt-#$p
zc|Pa@{YT5(e2xFYEm59?apC3pFr`v;)JFy*8Lrc#xHO4UDBQ&haW0n2Sw&*2ZmafX
zT|-0u4Gj(3!{7Y3AA4a{p<3J*iTw~Lq9n2_#2~tKMcmh0ZN^Ks&+FbVG+$%LIasz-
z3^zU!mjil*9_MI*$W^@$zL4q!5nt^*RfOx!3i`ehy<GM<tW|8U?XG%Uw)%<*aDTxM
z=Ym4|{st=w01Wx(9lzH1XJ$eK8{*G)7{Rxi<|qpSAb6XO`*YlPGwfpc|2~DzYta7E
zp(PJ%sHkw=QycG@t`FSIk3YR{oRL4WYL5gHU_pX`oh7=>Q}LdUuvPV=t!kMb5r4<c
zlyFFZ9qC5xN-|e1Z^>i4A``;8Qb<I=a7c9?pH7S#%whAj6a198z;ehbDteuqxPqkG
z^y<f@?GH+n<KB`Z7)*F1kGS3)9Z#MslAmS4<R<VCYzk?FOCVexc$}}FPeJU;Z^wb0
zuLZ#UTl9@BnG3@w1{RpMO7gyaoAq#Ub|y%gI{lWKIs;gr2kuT5F#rQQQV0MkirZ<6
z9^7On?&nU4C%U??au3aOe~KWYykru^VsII1-nzU(6aRR{*BI+?>EUNnq2nx|9HK~;
zV3+}qf@hCyWQ(1qPP1j}tpwUzSEJFG>qD-N2nN)bZjgdf=GnOqKb}Ug1RjKgeUEbo
zq>6EOT-Mt9#~m)N{cNysxHrG}cwruV`08)fxqe*$m=-#B#&o&cmcSg&AO}QtQfVb~
zd+=rkf>Y}XW|cozG|0T)I;p+Y&)NbltNhn_00lv%0htNeknY{Xg8CcSeE270FawMv
zz>FfPd=P{ttLy8#^_i5#sR_niEQvmJHUndTbUH+FThT(*PfUr50l0u1`pWmmUF79O
zW#BCXfNr~6Y#oob*$o6Q^u;D(fMpL#!JHZkF``C_z0L^sA~5|nz)+vKrZ%){56_AN
zv&d!Z);VjZ$sM2P{TMgZ-pcmOS@Qss^Owx|D0vGyV2Vs^0Pyf=-<=zmDi$F>psdOY
zo)UqWbt!?#Z&$7m<!W>bZNivd+M()gS~P0v-kF&hB>#g9YcTH0+a$Ul?HH9G&PS(#
zrzc>a4Wi*PRH=KM=A(uSE8-VXQL<9L*+8ZUSkfL0bhsfq`-#dKRvrBNlRrny1HapI
zx>r%bxq_?i0Ls4=bXXyLN}5Q;1Uc_kw^?$rrp~d{X~oIOT!$(5YuP81EvLN@U2<Al
zAxLt^xbUhwQ(P5VhChC}(|dYPN_9s$rpQ`gKrgyKEzB%P<)`8OO)ua>(j-DQ4qXpG
zc-Tl4JjDRsV0uDUOiXM91~7B=B6AI%e>eK|OoWPN$vJ2S79*xV{X$BR(iW%*UN8uW
z_i<QrlY`B$78vrbu`%qT5sJZ1R24nkzSNj)5*m?wPmG8jN>`8OS3iVseyC-MK>{K>
zA<`$8+Ef4S6pjJVXs*cs6LbS$b3$qPl}M|#2Sn~}Yo?vpZ@Lf$Tnq4Em`%S&go#w0
zU{j)4bWo6iqAMT>$}#A=!CPBR1BK2N<2){VE51l8$b=OG{e`8$Rgcqbc&7}CkjL(!
zEB@-FTGn;o%R};X>jTnCRe;BVAzU7IaB0a{HLL$u!*fGLdegJFvTNUp<!{k{5-p`J
zhmi5AFO_2Og5@LW=?7}w;5(}^WN-L}eSCBz_wr?6hu}H6e*R4mTi_K2IUPz2jay9p
z4c57dwz}u=5&-ln)nZGXuTkpX#QhFW-I1yk5|3l}*5Y@qKLJAqcmxl9!Dl1*>vQNu
zHf|MOu=d|GGWG`s1{TDQTz<E;)qmkI0kM;kW1w-$auP;8Lt|rMcXxN{6~!hKVu8!&
z1HL?t;f>b~y}ebw`j+C>@23?f7Fkl6u#-x~3s4}feSk7_ABvBG;Rn=XU{i13yXQ5s
ziqkuAV})JKv||$GvjXuSueP>o4`!JV0A&(jw@Q2x$l|<X2;2XpTyFi(pI^}ymHu!7
ze*0rU2SxzXqkfK5u&l-YZo2wIc%>oQ1&DK5Kyy8`hi*XPj(VJ*s#dx>^^V2^7X!xf
zw6ruK9UUENaaryMBo-?o7?zv!%*7x0WV<0v!zd-wa2Z;?UDPDBx?mMgpH_pw!UCT4
zsLZ2rpe2xO2c-fg&6*dnYIw`sW#Rf{^*;XIL8d*+=O^y3AKrx4XgOv#paT{_*nWKe
zs$<yqp?tKe^V4;-UK&49u*;SL4`;Ou*gVAM-=%+y)N(&GfO6@C<4c$5;DWTSA$J`N
zJj4U_U_k<q2+}i9NH{yJB%GgxGZ>~UytsC!r9CW7IHo4h&#7o;o2e@&t`e?Jm(NTJ
zELGD=r!Dd8HC&VW!j1u6VX)A%zE*_66~<WCt>27D?4ywWD96G%cdX8i>)Z7u_dNc&
zWTkA91ti=B?LggSwNPHZ7U@M8DY5|nmyT!^E>Hzu0Cjz7r1Cfs<Yptd04`Tw!w|<8
z5E$q|`ulJmVts$YL(m*3&9q`h=yWi%S<biKB<HigFGv1#uqm+q=K;Ms_Z`gfNi>pg
z)8$Vj968w%YI5uM7wQAJFlpK}b4UOILL-UdG$RF9df@x_*V2@}NBv0c<T?#xu6#3g
z_F4s6FFv<?)yGb&J7$(>f$vH?%O7N;Fz?|*JAh#nEX!{^3=4<-D#t;It)V*G@bzn#
zJ~z-jTIaMFKT&KC_$%RDD&OsY*#JxA2PqH>f(GJB8-y%*`Gm3c{aRDbq`W+QpvvC;
zeub&DLR>TC#rR~CoXFLhsJt4>J!?|>K5V?1t}rnRR;2^8?H5wlcuZjm1eEve$|GYC
zyK&$-<hz`g6|A6SnVQyBd!d1Y2@BqR<Cc$frrN;@V(z{Cu3C7f{>kHdbX<F&<dLSp
zm>6>UTeqI<c*Q_0=t9%MpWxyLlIH;2g%*xTrhw<!-`z*Pc@+ad)D7ulquu4d9U+Ni
z2^uLJM)A?NgI__Pmx&h$x{QYNOE(Xya-72!#iNBQ@l6=0$-<{h2Uo;gyJgTzw!C?H
zs-h&wOcjYvifSt0Wh&t0g<&^<Kom&f3_wctFssUeWyw&5gnW<5u9~u$>TQlgns2VK
zZ3MTm<jH;wNC3Z14!4o6BJiS%ubjY(eVZ_tVk0LzpyX-$EnpOQnJV@9hbg@8)%RDO
zuVc!o*c+Ax+vob1HhqzAmA>*xVmfdLU~qD+)57(w^_-vAX9veLc)sABDWUqQoNm(9
z4DTHA8nK8_)!{#`5iauTzO)DKpvr<hpzg!1XDrsU5`T7&qVn`$u0;}2lfN#(ObDJe
zG?_qVC27Ipx9;2~Hm-e6?zvSY=j!SmLSU>1vNZ7egBqBW@JUEW@&?MXvvB}afgRkY
zuG075z;PK|pq0nq7G0T_l0f#?r`NW+pD|~(baZ&M%~?NrbpkX&ZF9uE%_OSR+tY!x
zC1Ah+(3p~P71G-i#d7-OcTT<)qjz0O8p$4~aJ>V}7hr)!rYR_Otl{yXep&)B5#r;t
zLfx;P@1Df7wqjTKcI;c+7881%#`X%>{%esB2xZCd0sVq?$%fYXt`<@NqT|$fmZj_h
zXzzG1TvnhYf{pCr-9Oeku<W|S+`N<HUL{By%L!~Uko1ip6VbX0FE1|M>|~HoKUozn
znTfGLr$Jm59YUW7e3FKgug{ijdGD(i<AEk3j3k~~=@`N>>g((O(%DpaYfN#9^)!=R
zN|7RtP1H=Zj5t0d-lf6`Lgwa7Q0P42;r+6-KmZ7UcdimMGVakfGKc>@$=7c?s)azO
zn!I)aQ=Wc=*XmM@jE#pCpFg*gh8RHF?ZC^0PZ5BIxE_cKl4Jv*evosh(teVSl1h|Y
z%{~%AziGNo!vx|jOMR8%-<FrFed$MjK3F02YGgpWgSpppm~t8|p?dGynlpa-b`FbX
zLa=`^lYenk%%J#RC<gRmSZr(%I7R)`9YA1#chj)R1u09i8o;dSXt?vIs|DQ5%d=8{
z*GlxmZn?h|wC!53S-lA3b}v*5I$p1$x~H7!_s6Ae%JOS+@-4a7s@!e(ck|IyCb7p|
zag|FV@r2)UNhM%<V@xZ89T30_fKT1l9a-R=0nCVi-?_P^1^6tQ$d-<KOuVW)3iR3h
z)%B0jOja2W-cis0GuOQOO`r~r5tbX*@SSjxO&!@>Kw_rtHh|YG`d9!2-ZB};Hk-;6
zy9iKQ|7{;QFh1l=KxgY&qZh*e4kReiorYYf?NIi(?N@F<l_0`=@)fl+S;jra089bV
zWWsi)=uAWm=&TT-PTTW3&{-k3-uv^Uz}qAMtv$a`RZp!{PfdocQB^PER#(!Bsf)JH
zYzk#5(*ZREHA@8S(4qoO$eCZ$X)eO=0d-_djOiEfn+5;_K|b^TpY7a0a@FDS@#ing
z#<KnEHYecKz=NR<_p3o-gn0u{w!Z%OK>&jpR!o$Zge{sc#Sc_cnpuTC>gt4{>BHB#
zaYM){56M#iV))}1XTeMiZdCwRAmEU|o2ccSrd_#Jgo2iMf$NjgN!4~(b?)@8%IQi-
z3pT)T(y(1D@M@jS2%cSzcRw-`)qI9D$8%YX%Tl`SbO~Dhq(kC5`nOJJhYMWs+*Z>@
zP`|Bi8DfL>pQ9O+kyFX5ySffyBS3h-2vcA=1ef7uPVs8Smn2L6<T1~h4&UL?#tFW~
zdV^7gwHwL|@*c|o02EN@xe{$csxYDHK`<SFUeO8dA-;p_D{*va5rvu26OtuVDr1VR
z<I@f2ihr=tTU0C-NG`ujRCtL`2RQ(MXAGaq9^MIzhW5M-W5f<ayX!@Z6Qza$rj-ih
zHFt7<vOuWe)1d!9advjDGe7$86bft(nhbRv8QrGQle9<GlWqIjWOu=De&kb068NJU
zQ{MRzB`|_%N_XL9r^$C@=D(h+XrN{(lkM(-TqgYF2`VNg=A<nz+9Ofy2qwJWxK?$E
zFN^m`oWIhY#D-qK<T@nC&&5RoPQPkEgS1R5r+_3KR|^L$frs*QEq-V--+I0dr1)+K
z&oMp{R}j!#*ls}3S;@}KRKM<z)!|Tetbvr*7Km5<KVmc+7bZeojd$C7L0u$&qFGn(
z_;#C8q)=YZghRL~+4Q}zzwPGlBOgjcfQvf-F<3sx6G-Y0yp7MKVp2v-Il=IR9H)U!
z@e<hZv-K2E^(?OTc1jDT6@JMHV<kB0wBcP32?+_m+kC(toh-_F)Re7Pl7-<DfaztN
z3ovx_TKTpNv%%ww5%J=cPgf0%u`p0)(!)6Sz~};2`Ac9~4w4utQ)dFZ^;KUS3SkQi
z3+fmOp|7zamPeKeJ=xWqqg@3r=#issSZAZ!$!T&cUG=oI-=9kefHaVUFnYp-dvEDp
z1=uf;Oi+)kAn3OkgX~{wMw#bH65P2|#SsY4pKb#h4itc!$gFm;;81eymX%fSfATB)
z1Onb1c#XBn?N`;<{#oz0JMH41A|t8zV2WvyAajwC!GT%E3gn6>F=K8>Az$$;Z&{zQ
z4>)y|465YZ|M*<lS2^XO@h1EBOxpKmW@*`h%hb1Cu<vNIXahwG#!RG)s?_lqjM?y-
z0+MS0YzTD?t#u)i*Z0|&?A2|bXJb9huO2#9jQ=t!1<-&DX!B8S<Xx4B)PXnGbU%Cz
zg1vZ56%Lg^`D=&~tf6;77ek7F9#r2KP|;kVqJ5w>Te+u_T?b|XTrgBw*%ythB9(fi
ztr}imeZxX>cb-64f*oBM47SM%{$LLrb=_{e!S8G<+CHS^18zMc5|X6cTo$}7rtJ4r
zC)D))d!E$^n_$!jS2?^>2yepjLqh@Hn|A&bLg?gdzp7E3%8kfsfR=}+!~w)TE;!%>
zKep=^&6YqLDjye>p!@&v^c~<_w(b8)w(NW>vR7GYDtjbSNRrB?ZKtw@ua%UjG-O3d
z2}L#$m4=xpnJIfkM%MpxdEVduIG*=8j^}-P+_(F_uj@L`&pPKVo;IalPjQ8q5=8@j
zv!%DAwv!o*7Dkqq*YNFB{2U*%zt6#y%O~%ev>7$);PWCjeC<@r%<BWwP(irBS3|4}
z7mHMkx_q-fpOMK}k>u7$hck<uta>pLq|e~Ia1Xmu0uj->DDrb&P+_GHa%?a5?C^#H
z=91f2k>#!HYVrJ^k7}e!Y3z4T7di8Tc;8SXgrg_k8~0fjq5>3&5VAp%0v(pRL=2s#
z&^P)>4z5T-0&woaS^%_f+mNCMsv>M)wgzBQX{kWbrBNL#D?ywcLh=@InS$wDUe7qp
zhfMfg3C#Y#`j>OU4~OMgcZ7U$s`!iKw-DNR;|`yqi5Oq%yt-%km|9CXXFpH4U3!rk
zp<Q)I9^MY9HY4(5DBuUCrY=IAlDMq;x5I07wj~zl`eM!r4`rImc&*ROvR49;5SVn|
zbxgp3aiQS=zFZIUw6lGIk+v6Ba|~pJMI__s`U&egAP1ewnefji-|#sX2M~bq<^qx>
zz(;tNc?~>y9RJf{`KGElUf|?wHi%Qqt{<J=d$qCJehb-u2+>G!oxW0KTMl^J1$%JI
z@YD*vtx1RP8A<Im-*XopbDKtS)eXF79T@2<z)q2FVE^4MbUF_e(ueEo>jT(TXJ|@F
zO0cK*9==2w;^zOe;WO1sO18$3GL#5T98Zt@c^FAKe=hki3|fr?G1-{>oWxz!-rd^!
z`M~`h8NXzfkN9eiu}@oT=aYc^y}OZPhGRt;P7=;$&Ci2>lT%aaz<mNB3Tf<D&Mb2o
z`+ap{g|OH?#%mm0OZyo;n@?{eB343E;sK|<+KbnTUpN5zs}(b4JMJZIN_rRV&sfT_
zDRBQ7AE4pt7)hcBBwS%7&w3dtsn@`**`P8%*en5f?*W`Ai*hx#gx-^Wk56n?<LJ?E
zd7@`N!D>-)$WSF1IH>l`4CqI|E}|?CQ1>@+Rr}HTxh4466HZOtoUp9USp&us^q0w%
zz=lCgp{>1!el8s%9^7IljDk2_qpIx{T1!Mtj+b>ZkCw}RgNn%Y^Y&(I7-=9{jtKkv
z0zhrq>}Th?A3yjHHlITIGUvX#E%N?O=P6eS9O#G{ST>6K`7JJ{r>BQ)@>B)3w*2I7
zIgkAHa-AAFIuA*KI<_N-+b+lLa&<mGUMZ%!-P%J54{(QNl7RY^2wS9%zz+kVH8~g`
z-FMP7HRa7Y=J@41Y`>&%fx#&N+cecH!m!cK(N3V4?TYW-870@<X2!-`P6fYsuk!EO
zA|lWS92guI-Mj08*VE431XiKu+FkkdNXD^WzpvsoGZnBdQ()L{9s-0dxUuEr-Tfhi
z!&95@Viz4K&HCnmxBM0jCatV#;7-2ogz%ji-Eos<&${&)!wmurwSt0+X3lA(KqgA)
z3=|4i2TUD+i{Qt#6r7g?dG_V(g-=6FS{bh8$;vaQy61h8>R=S9+}>;+G&JNuu$aoZ
z#nGij=XvrsZI!FFA3khK*mB~-Jn`}?KE=VU2{}{Q!bRgfd#Wfn9Pe^$wENoc-jeSs
z3LOK7!bRRqIn7_bbOPDK4a1fYFrROv;>6Gz=OQ3Ptqc_6lWE$^=zZjg3BW7iM}`U4
z2$q}+0Vz@Q5Mdaaa=5Y{G`9t@POi&N0MU=YjQ#g_tVZRv2Mb#}?h$rh{>-w)-9s0>
zD_i_QuCE3{aerc2@XQCKU)U-L-N?y!V2VqCXGBF$d;)Ch@%!#6STfSWvR{Jzc65}*
zA;JL9O4;(!@?Mhlf(VE5I*a}J+?u*F4mFispX6d$fW84<nfaPm8vN<gr?k(FQ*#T;
z-jaxjgO-*8X=4J?=gO-ZidQ9Y7>iZD;-nVB_XD-kZF#F}ke}eztII~w-YQT3IFBwM
z;?B8Su$OHCm*@#2{ApUkYnkr`0wZXN_N%47{s!kpJ1Bv-#ABlhJDbn|Rt1L%jEz!b
zVrpOiFu-iNuWMpf2vjZPz^#sXHgMw{R4Kc7@uG;Dnji?873G`!T9oc&iCcC5^-3~*
zO5EdcGKk2^9{6Lo<NoKF&(3~9P&<cZPoPxWjppc7#?hC*WlFAr_I6_;<>rw!yu80*
z`F^zb!=22ck=;1pPO2+x-}uw5VC9<cb8~Z0y{?$ID&n`XtDd_D3!!h&juxi$j?um5
z=H}RyQ*xUB?FL6o?g%XwBaaq0g|fQoc>EwM{j(xGQ|x<YuN>9^H{L3gXLSWSQ-_Yy
z4W!hoY}pMj><_%Q-VEYeRk=>?Y6U3Px8N@Q!7|-l&-C+FwS7K-d{@9A+SDZ!f6$5p
zLS{zg75MoiUzD_zLrUeI4i78D7o>j9te`bWDlE!>9ry012DsMe_?19CDWppmgLNZ&
z4qz9sZULdq<;mtUE!9i2H_#l<e9UdOjDX8`ul9x@RIZssfwWek8D`jAZ}fK)!~$zr
zOZFP7HPFdjfH>Zv@D@qFckNilThPSW9^>6%S(&&h4Cm<jiLS&$Iex`sMNKK&w6nwA
z)uGcUwah&P#Z1mqA`S{O9F>UaDja<N28y+Z$5KcId;4}b+z<aF1P}Xcad|m9F$=E-
zOkRYkhe~Y?Ea*`_8-j4=li~!MC#TIIpq+NSHCgjAKi}=k4^c!!Uf$UahJzcZoGNwK
zI%9u|M?19t4#&ExUmMsMuuBpc1zR2N@%6%bb5^-8C7&XBaDzVVVsa}b;&%pfU$9X<
zjKy2%zL9iRoK>$&tG}N|C9^E1^ET+3u->Cv@J+Dg-e;H=VK?n>NCmbY*dsUu`E}>c
zvf0(-301U%o_~Z+(fp-TTcMkmAjtF{eOJ}3YHCZDtL?9Z4V*<aOIB>uy-f>JK4l%(
z@#qLiz;RXzpT3dQ$_T$SCW)DwLDM^NfA`cWf1cB23l#4~BZX%L{Xf}XP)BicE@YO4
z>t?2<5mzSYT=L&KR?-jBYtnz$Q9M9Q9xC2Dpx-4C3wo{3;O_x@!jHoXcZt69H%bIq
z*qIy^O7JPh-1$xNK^~x+JqqQO_K*Rg{@w|A%ZOBPL7@PJ=Qt?qWJsG`&Wb+&A|Ufx
zEB6Y?@rugKvthZgTZYjS4mrpqN$UaPfwOT%&mgp{ki<tq76Rcmy-41j(8Z?ULWnl@
z?PGQ-`D=<J#JEAF5$_0%_8M5ow5b^&i{^T36Uy9yq6AMWqdT#UCb>5_v0JdrSKrv&
zj_QXKg-BuwMQcS-+qH%UV;|I#Fwz9QDqy<c#VOO`=}Z<#xN8!(jthl#{7p^gY}4qp
z9SSA%&Xy(-?kLUBXcKJ~N*NlCT;DGFSa~`%U5XE}rdn_Aym#(-d5T^PY8r9hwhq5J
zN1uQFk8g-HWS}FmC`EFE-J}k=w<|l_J?y671a_^n&DOPy`)I#qzLP=iHM`$fP}m(I
z$S3}<ZtiknmHH$KAC>pvIJI>H@sG^#@K`d}*w)L=J7k>}&%S){X%n$T6Icg=p4=UO
zJe0}N2q6*#ee};Znjd$GXJptcv_XB0&n5%M6RCj6pN@_e>7SldTbfXtNdQ+87Iqu8
z#LJolwWUG?4p8dI;StV+z2+p;d-FzO)Lbw`%7{Av$xzTUJOINDpl+gx1xkkgVPEQ&
zo+qEJrw6P>%w^g=6YwxQSNdiZ4;U?!RaG2@dmB5PS(deicFvc7g(xHbudf5#9LICs
zaaIjE3B{J9m%sYjCU7Qiqn6#pCk|_NBn}&OeWi^rPSpw!2s<E@-B^NnYWx@H&q3$z
z9W9_IRi|e%@s`hdzpRv$A{P@~7i8#A)G$Gybo|f7VTd_M@d~jWidS{#2^OZ2a!om{
z+;W?1Lc&y^+|S>GuQ<}@S#U2#;_xM~E`D|z+okDQA40*`JWvAY)UvUMYv)qZrcM^k
zHoR=$0_p|^*HQ+1;1cSF?VVZMNcS%BWTEYSeiU2H#u89XF=_T>I}8pEw$j#=&c(l1
zo*R0J&hd7!1)`vc<P3T+bzP;2e@K-3v*SWVct7ETfDxoUA3<$)@W_$S>uQUNLSHL4
z=ukr`L-+k$1-Tqj;b=t-hXYTm;RzRHH8X!R{a43Si+RpTh>PFFb1S**+d$so?&b4>
z9AcL)N$UGP!w&fxN&snldwX54IMhV&|4MDzqzSUzI^Y^r<RT(=KmV8&9>YroZ5b7#
zirOZP(hsV)rNnzD1RJz?uaWZ8cPYI6Xnf&#BWVeESt0C#a^F;l${IogtEAlA!+)j@
z=;`&}Rq>uGhTrjPV=I)>;mqx5OP`|fKG@RKbW7xK_V1paPAGhC`J7IIl#Em(I3A#6
zhbp2yl%%<>R5AI0Qz+P6?j1x53NXg&9qC_uG~=TR>+5=@OCu1<2w2B<{*#n3^|JAg
z{`d>~-q_p%h^b}sDf;c|->Ep?=KnR9>0HR2WPg0<(4nGJ;M*^KzPCMcQW48i<lb;=
z9=rUeO`ArBhW5w)GXoMn{^gLNUg^7nZw@+odQ1fNaVwyAa9i7sSc)6jcUjuE2A|EO
zqai2+))f4^$;VQfzkcmTQWW*w&vioYgSo8}YWD{CF?qX`8)$B;Amt?lP5M*9*WYx#
zcJ`a#!;!1o{uYH*FZz=0=kdQ&{jTUJw8f6+IenIqmzN*t>w6#d&x`_Ilr-b}QjHt<
z?!cXf|1vQ@f30QaC3Qt1mO}Is_D(~UDqn&}7yQ(q^g=I2RAU<tJ<=`IoZeZ54ha|%
zX=DBU{W}9*X1xt(8MsmB?c(~>1ce{eFp)Yz{|A5S>&K+52Bl@``}Z)vikHcsi-^E6
zdk47hloKF;NJ{{kdfMYtt<I7Uls*60pF1}w_2l{mSVYZAymC_v<NrGVvax94qe2y{
zkzqQK6UU(`;&VuHB$1pv880il_uyE>e{)CK^F@lFm=)U%OMLFoqCbR=6&5ksmeLTl
za5`f4HkaEAa(MX!SigN=v^PUSZ74EnxB=$eD1Jb=7O3KPEx;i;l-i8qoQo3*O)V>s
z-#+Lgn2ZGni5CmlwN*pupo=2eVHf768N5Q7AIp?S+;<WDV<|?Bdf)OX+%QZFj7x$v
z*rn;Bjy<NPrY5!H_|UOHNbi6r>!WHVG-Op=bE9s~#Z^1R+At{$#U8&?@wg6f04Md~
z^&8tL{xfd`$KZv~YyXONFunHk=Le;TLF8L5K%PXLZ^D*T3gh{G@xR&lV<q{BToPB&
zfs_>C1B611a+YJ8<<5(@2~!fLYS)~UGvUl($>jkGK!~49r4t*Vju1&7{<&--i$wdm
z3hR}_;<f2H3NL;6<KFI)z|K>UmreB6k{1V}KzufyG=lTv*Zpr64+CdDu5e-C%iX7@
z8E%c-o`RMJYX$Y?q_LZLr^?lU<n<emu+lvihoUl0#hVx8;9H0iaIn;H|L(5s?snnn
z#q!*>Dk8mnhY!?jknNBp4(ykdrX5JvBT53N{4RQ!?$uk=s%ASEMSWzaBwa7j2>+=;
zoB+xY^5;<niOt3nXc4mRvZ(pLP7V%n#ugU7_UL849P0Vg-mI)485<#);PWR4yQQ<f
zZ@pESp9(ZzBHt94WlyQjk7*IcE7h1Tz2yq!__$sH$D*Wz?VbBrrw!tYSQJk@T~xE7
zF~FAu#s+%9Qcwx7MhmA8_qgvSwp@G-FtWKi7FGIsq?H8DT+*zaBua9x!3+QZ`C^XV
zI6sIG*65p6I!LTDO8~<QuL`{1wcu8M_nJ9xyyx$`YTAK{{@vk{VzM<Baukpp<A~yT
zeexx~eg;h;t-qhwgz9>gSiU+cN{wPv_ef)&w;J(ualFwPbI|pp0^U6YsW_w3Ud8A<
zEQbw`RLz&u>~FSoGJ3BlKT_#UH?AdAV9o}d6n~f?D<I1Q*6%d7t&SG=0NX9zQPPQb
z-3(Z~ap?d%1OwVz9NLR#bD<{?)c3p!>m?xbZNF<1<i9DvQG~<G7TX|%a<u=tkX98g
zKtI^K;cO{8uj%X9UEk5sYdAV)hy^$O(gu@5j&OKXd)#I(H=2y=xsE-_ZmG%Ec9C6Q
z&Rf2NGkFB`@)&+&fB{>K26gs*y1$d1TyER?$dqApb$^1a76y(uyIvHH{iS*`OlejE
z<|Y<HeC<PYWgYV0A~Newk4-ijitgNb<OSb$!~`TKi||7lDfB7Wba&7iRs=b5dD~i=
zv4g}QFbL8Pgp`z&2AacgUc@Q7u7q9<dw;;`Kx<*YY+LW_o}ICO5VxQPw;gH%B8|ba
zL$RhivT!pt)(#?PK#9hFirrRF(LH*MR&!U4dG;>DLy0k269}c6hhkY&sn{~pUQ~e;
z6==)QfFF3V(|zw=2GzwGJEHjFxXqjXXVa)W9-m5O(pdL;(LkC52#EkO9e}cLPl+r5
z2V~BLKm#Xr>%)rKx$;-GAM48(HhyXE00ap-7K8zoDYm%ep0}2V4+oRy1g0Z8HxrRS
zvX;djO(3(Tj(hRZ{c8>u9_cwZ{{38L+fCHouWnWqSZ2Nh!zeCY6Kv};S~@3JSX4x-
zX>R^HxB#cQX657Za?dKnEJ#U7Au%J|ONnTFv0D<=0T4)`A1Y>755=*M?5(iW8ah%D
zBnb5c1Q|eNwWA-bBrz$FHyT7s&aXs*Z9J|yh1isf+$!jjV}$Kc-!!tYuykBd<d4qy
z4)y8Spw-fPbn3TzW)M6FMtZC(RFDv&Mt6_A-$mg)I398p@uEYV#k^sL5zzZXqy*d?
zi%__lzx(3>RQkjSg7fWi8f%T#sq8QM+=GFF;euz;9P>Z`KI*@u1o5-@k)L?^d=LjI
zLx3c9?s({%q)jq1K9|TH^`F5ZYVHb`^}VCU#xFWhX-|!xz%Cu{zvzjMP}j}pKfmJ)
zVl_xMM((i<X|Fc%{_GwlaI4s>s+)>ADp}z%A8BpcvGeIbthQg<5^Nr8$G@+6Q8#b8
z#~-K^9<>*uwAwMU`=WZqQ(u+<fM|?9cYX)L#Hu6QBdTl>@${_>NdA5=0dzk{NCsBl
z)AaOf7cX2$)xB^P0DuR25fVP8cdhp1%OoT>F|hGpZtSP-OARDx4mEN)`rLWCoS`Ym
zxDA&*C?0o{CE46enwo$(V0cscl|49sqAA$KKu*y0Z!i;@X!aalZUM8fs@=0{)X81h
zQk1+|Zk7w!I=~l_1GcbmJ(7owN5vr}Bu@~g0<m+W2<^Oy-uEGiwrre3wFXTci2?-R
zwBf9y;|9?t1!l=!^rO-IX!!)0Sy+hafIz~#sNIiSD$ax{N|NZ<A(7|rHxx^RwPxP^
zd=gEXZeiHhUp)O#I=nfsvuzb@6bZGG1u>Qzzwa*|<yhtAlBA;XY|cj&+??I?NE=a2
zeLfizr|Umb&@1K}-Hvq4N6E?EeI&SXQXSQroHSPY9Qe4CdKPilHz=7#^F2jPM66UK
z-U7=VfryuR6}ls1v+B8eH;}E(!c{<~u1aJd2ecDs)m00>7$|410s`~x+c(n01Ig^9
zDtb7I_p(fOvMB_m(nDYZAeMA-2&;-USExWR(mvH6B?w;AL7tMOmk{1(Y$Rma{|r$b
zH1E6Mqp6|zBt9-LH@7R(e?b}t0IlPfz=)TO5f5v7`8c}eER7I(UHLqX+36*(Obaca
zQUO2txb*e)_qXhYP?JPlZ9T;X6YRqpxyv&)*T-@-lh)R?Z=Z3-E(Sh?h5$4qI}7gC
zl=dS)VEq7@>lYS!A3ofaOX$#qzF>U%K6dfmczA{Y(DH6p%>v4otd2X6qUq5i3F7$f
z8yrM9BumdN_E$_SH4lF31mU%12~qsn#D8a)O5-DdN71fg$L<GgfKRoZoSYKVm6{D%
z2LzL*q&1zq#yYMnMFP#y&{%=GSnSB4HTaBZ=kkj{pNkU6rTfFlZ8)NWY!ZwIldShd
z&JB_&r2A-Iy!fi;?QhgAPzI7i3?Fa6<1gJJGD$nkl6VcBwjfcDdW<iys?f{`{CgKp
zLWO#-)iY%RP>%G|a7gh}im%c49)DMOr>t&{eQH;di@BelD$JdM@YCsilf$-v>jauU
zz4a`^Fivs2hiq6oNfemXt^XkdGbPP~w^FXdolQEjJKN4g<Cf6X4t&|@Ggi(3)iVN&
z0<xxzl7=Z<KUp0marB%$u=d&N#~jf^7mLP`4?@HbCs#ovxT$nu*!j)rZS)N*<#Haq
z{j;7g{nz(Yqz<j1!R>oYw_OtNwSums;$^KWs%%lcBJUDQPr&h`*q;icwyq~PwkPfs
zUe+JG`=2GMza4mD(j8kiFAgwQq97a68UpFzJKIPyUmPAdTHy(?=F*@Tgi+r46Sa_5
z9m;Xk`xh<ew%aVM$=kffuQs$Rh})+^?s+&A<jco$cJ@JI@B0uCcY*m~?y1pVegE?#
zI9q1#sE}T<Kn&qoN$F3X>}o(~CUe+zv69=+`m0R;nwv29O3BN=LwGE3BZk$7dvz{z
zXuiM2^V>H23vgM4YN^*wrggM@_(h67f-2&{5`3?ujNy1h!H!Vg-k@)0Nk))mB}0pW
zN-n&|#{rf3a?v8)fJnxer%#`L^8@o46M=x*qP&6v&u2XEBw#f~QpTqQH7hr}K{yui
z!Kp4x9>T(eQf`H;OW>O!Jc}slTvK|=)NY8NaWdGwrAJ%3Yu7Fq?hYotC=%LHHCz=q
zSP@n3yU8qv1R%|92l@+?9LjXjjW-A#^6Yq?!Heen)YKEKt(j;b+%zC<&C&WW{Kao^
zB7uN+(LBB2Vu^<2vb=ZwN-N$p&d|JwohzSh)<;tGKB18qHlMp&5dxm=zvKt${hjO}
zgU4?m_$8Ss*m>d1O*AerDlpGF^h|rL&tV$@8K>ZjSrtKS!Y5w$yW0XoO?&nXjpL0^
z-ef}}*VX^}mh3D}-*fua`W&&K;@&|Qn2$4}@3HZQj*{v2h&9rtx=!Z4zP{+<D~QZm
zW-)LxWd}`nWK5Q4_aSct79Y_}WKg4-@=)&U@7Ev)*&cUs2?^U@A8rBk;j<Rh@S%@5
z=vFFE*D8~LsxT|z#>ZcvELzI^)v$w!H>oUJO8_#9pX-G(ErDdzu{Zw2@xU}j$`BJX
zvzZqiqp>{$?nKaDqcnQ+M?R{0LKhNR7v#aFTLa2nvTSrkH#d!-BzeD6<Hzp(W-+kE
zW2;7X({;o$-FdNBM~B|@nOOkRxF@_)7>-m)uANK@Zb_*0-q6(>=z>Juci3#N0KG#f
zLv?Yi(r7U^F~X<(6Vf)tO>{5UCClhN65u1HQ4BP9x#+&oty;bF$7Ry|x&0g%86jQF
zL34A~&W{`wopk#AC)b+a3F#WfeLc_7rIhkkL;=?a@Iu*IQXf3+-*oth4PO5WB>)bl
z&Sl!IbP?|57rWUzmm2<IM@B<P01FgMuwhmgC-^Tk`&a$>^-=uHx&IX;JApRylfLiW
zW^%B`-nz9R$4rKP<27d_b(y_98QH^IM=)K~uS9LMa-*hHQNB<die4XC;h_iJXq(@!
zY5Ni0@T^kP0;o8?0QJ3l_kQ|@BwZGiuq@9$SNxOVjk6aDO8phC)e)Q!ar_%}(BSY<
zTC*aaD0-J(Eb?VaytYGLEvDyvT!vQ*TxB^aMf!aq_|bU+vv5vEh9i~d-3}zRC{MN6
z(f)}`!F3o&7690KBz>^od&7G+sh6IteWUPA<M+ho&7pyZcC@hYm~q!Tt$_a`Do8LT
zoF3{2^E;y)-AdKy=Ay@ZUE~T|YKinp(dOX68}`gRpc9q<^*uz;W}(<{8?wohU%i?-
z<Rt)%NCVQ<;*9k4v)MfFZpXv~ol5XEbt{o>{r-Jyq-Zp`xR@VWerUnfotw(zH%EA9
z8k3<B1r6ph)S_q4SRtXiR<Io#8xx=@WP%79$y{H#&@EyyB%So9F6iNQYMeW?mbI#L
ztXR>YJEA?*uwmezWgzGfJ2Q&ouL|^OyH4#xbxDOv@>yLvc(8u`#%r=$w{k;f#7bJ4
zw@sk8Nu-_qmeqX=>&~v=b4cnv<b?&NrID7a!`RQu{B{Fk++dvj?XVRxO`<d=r^-c}
z?!QVN78D1{zO=XLSazB-zGDGYWWE?bp+Z%OI)g|es>9p?$()M!qz7jgoddH*{XK{)
zhMj6o;+4_2AZ>OsFfeclvn9kY4RdpGWqD4V1UIXDaz7pq;H^FQFFZ?B7+6NpIBBM2
z`O!s43GXB+(RgJA1-pK)dJIgB%EavgKAH7wruF?SmXE1Svz?*qyBP#gACua|#wN+W
zqAfLlln1!?A9B4s2yy!-<p8o&EsKiLled{ZJuI1<tv9asNT{a6ciIBg`?3Vrt%g??
z*A~%8W9c?Adx}z@tai{YcV330$0fUCd_4MD&i8xSFNi3&+%v49^d*UKRywwj{4@dO
zFtmWxaVh%S-MDF<nLdR;%3&Hz&xw@KgNZRxsn4G~Sz#@N^u&!N&?%+dX88hT8f4jm
zCtvR3;9YB;Y7+NGViCj~BU7F=^I^&!nMZ&y>%V;AiTQgF*_z`S&b};OB?1WPwqO6<
z+UjNer`c7PvN)&oDyD&HL-m>S<kl74+Un|Zq=9WJsHmi=12u`=A@90?PJlsj6yymD
zKrM%rH#!L|9~F!9v(f9DVIRys-)jKxIgJ%B&p|1kUfC~04>31H`|M!4nRdvB1YXUy
z5=(hhPqu$}Hq88)bVm=5Ne@I%_tibSq%ttB+sCDhyEl<R&>H%o%f7(W$XdisQyn%*
zRHJ_fnxcO+A{@7d_)7fiJ_3~E8Asdt!^+%zo_pi9;nKO0H?ny@M0U9@0vaQ6sj3Oi
zub+6PRgswyH@K22zH43J#@)fux(B-I{W<{{BZB^@6H3Jpb2+ul^|RJ{y7H&2eoSj#
z$mcA*jiUj=Blo_jlw(=4R;BzXZW6?XkKuYTM?lH=d9B6zT?x=xg2KyN`fFlVEbkss
ztX%rx8k+L<3rx2}#Tn3uCSXHf?CzF8-|UM!@P+6qG97+kp7vrGaEy@=N7&kk?TC~i
z)*)oQqHBKbC12Cb{z|-guDq(C&d-#8Ku#`Qx&_)s$cvz@ppE{ZSN8LoQkHEMbM?2c
zy%W`dn8$e|-r_TPPwBnq&l}vh&(VQ^Vele~ZAYFx8`*JBzVv);D{6VVGU6rb;W$N?
zYzZod$l-dP^wnuI8iXGQR-9;d>=|*1!kMuSCiyxqS+lDQ)AJHZOl%h@c`sOUtw6Tn
zRFpR|HKmXJh>-0pV13o8mMbrRKG|q$Vlwmtvtr`o@xh4P{QC7PI|?S9eU9eHq$n4?
zt}ODzmLJD5`t#RNf-opA(ACH<@@}%1_IOE#X;Af}*iD7x@_*eM`-a~Y94O3z3euY(
zf`zM{0&X#ZGGI`8PqvC(p^||=DZPiKsf``cgWcV>dSUJb=GXQLc&@^=Zp8Uw3)KPj
z;=kVzI~(VF7R1YFpE&XBfHB_@pkgR_R%Mv(4*iF_QS_PF3~sy=w)3X%K`d3&4;rzy
zRfgEzdTd4Znf;{xIF}^v^(>wZ#1Ij6;~)w`WYyj4a=fu(IacA*2g+Bf++^RxbLFyb
z2UvX|>&S+BvuFt%1=pd%cv=0e0I4E{(9!s9Rk;Sxn**S?1@Ug5d!jPibb8y&FM0oP
zy#MN}PvCNct{er@DjF1iuQf$vJ_Rxg%H*h+bdY-zixb&+b1hfq(WHSVByZxRVf_mA
z%x04B=vCsU?y54SRi;Q`wxKi+FioimXK41_d<i$RiK*#6kv0*?#LMP?$%}szEy>Cn
zdx93h(vWQZoUdD*%O02@)CFmyMtY8Kviugj^#1NfN)F*nFm&Yo#ce^d+bI9yv7Ewr
zRtWk;J8ijJ_w_4p<5czg_peb0K;$g{Bw4B4bMCRxLQhcRO05M;%!h%)sIxpMEj>M&
zy1cu<CL=y=gs5O?U?EFWWb8=YoK#(S<&&pRThXH4mB@8PR+?}Azk#RXTLoTzy9zX^
zr?(dlG{k7d$7WKBJ*dY{Yx)}Ei_yN9A6;#a8V=1#;G3?nw#aPrYoPCm5fBHE!f{1s
zsY;);<Y16Ikem}zz{28z*pNSR1@vDm95XaD1OVIS<i$g``^IKM_*-Q>d2&=J*HzY{
z(8PH7%QI7HEU)FmuXln@Gq%$3-Nt;<+TK%VxD1*U5%%vU&tzkVhpqwSyo;sWcEg5D
z{_dJx29LQ>{xcz>N!(_1)Ni^7weFK12bh_6dgB{v?Nb408CZ<SxjbG9#X0JGK4GMR
zpXi-b#*qYx7uE@5Pb@=kRK!F|%RbC?(A~z8+{x>pxyKP|<;GVa)XSk)K&Q3!HSe=s
z=RINm2nfwji-QcVy~Mk|p@Hk-4Y~gs3nUC2b(@lrle1g^aMH1_Hd$Sg%a(X!p&#*g
zFKT1n7%7c2AMm=^&3&n2Z!xV1IR{seNK?`8PG9joh!SR$bcAeRIl^-M3^b@Cps2+9
zK?kYed>;-j8)!voHYX~|6wJTkt@IqL_4f8A$z*!TI|7ZLRLc9$>f4_@x$lD?CPEzq
zNcwI$z2))FgNfYXMu!jo)q{XG`R3b{=D~4-jS35EaQ$>GFo(hGH6&0rd94g4K>SyX
zA99te#C_QASxdJgc!@{%zlb=61b@s(LRumjnxKUbZ}6|1mCN0QQO%}5xAuv{ZjMTw
z5EV%!B`QO92EZ*Lw?)i_<i_J<Y7jA*Cm+GRFpUvGpw;o?N`_~-NAS5Sz_g}!736m^
z<dG0%5^x<UDL~m<heH5&jP>luHzO0ixH49$UFAI@10q=wS$v;brI1PbF;+fQ=OL4F
zR-*3G@43p(isGbAzcI5(J;5E&Hqy5tnhEiphh*_BA_~QN8Gv-ZB$&pLJ{wd&SC`{&
zVIj9O<^%uM797k%*>`e+#PtIN;b9B4yF6wp#Up&aF1RWv*qW>fCEJ5y&-}qtK#kZp
zFpzxbW;L|sYe^<MbFj#mOM<yT2lwd9K;O+XohgXI#s?6sTSmkaBZY%<)!%Z`(oX**
z&h-r?5i1{114!}w@#Dvi^Sd8J4_s1(j&Xi0RPE+fMK#EBk>N!L>%Rvx-+bkvxFE_V
zcHm-+;ilsodDXi&eTNSf@qG$bGHf)!deG&EpkSI1I349IQCC&ER;B?7#si{Q-VYJH
z!W$tz^mD0;-9HS6zW#?t0PYT&nocz%z|Mmlx9e=7wdfe`>su?4s(?(4ea6CS_~``M
z{GZArrZ~z@l6r`Vk0+s)GIMtZybZor7WZtlJ8}Tqs_m1LXz+cI*yrevD%aeX_&%{$
z36E9?UqM9*^##xsvVXfMR;Vrl1GR?IEc(T{BS((x!}yfY$<55}m>~e+Ej!M-A2O*5
z2r*Uu`{fX<8_{bGAuCj!?cs*(Z)RapU9m{0B49~6MASjI^6_AI2QW?Hdfl;mQX_wn
zx`EHR{_EGbxnl{o4w%D01SvF?J}XL`1M~BWqt40A#3??r@JSc=5xNL9JLq{PZ))h5
zsj`)5ll3iq#;Zd69eMif8BrV`H$eG2Xnaftj${G985_`Lnp{8oQRpDz9ex0M>L8*B
zH;+fOeq1F_59t!tj)oLnXd$iD*E6oW9}sQ|-Dza7ywVq<x`U!sNKWh9P4Cdm-iV-Y
zvK|Q%u^(ww8qS?PTd|mBkGu7N5V`goH^s@Dcg>oGlhE|W^jYxq^)N3_H$qUO0ff@G
z8uI<X4cbES61^7ium+wjw)|S}?oGU%<$N(l9Sr^l$oI;f<W^UuHtkgcB7pTgg^1S>
zfUW+xk<P$RYgqh!@Pa|st^B6%*4_%^wRD`%Og7o%9s{*EPmBJCt*8w~HtD<T_rpkL
zamd1=<UC>1ym2@Cx~Av+JAV9#6Hir;h4dJsSRR{5h{P#-av^UCwq>JDw`k}?#uPHq
zcrvb&^3i;d!jgdE6VGgIgRDc`FE=802A;KEsIF?IvCrn$+<!kx_R$qF%en#1M?;LS
zUp!o(pA30HnupBB*4&(&tH@39Po$t6lYR}L%1KUEw&ch@yY&bVgN#F(seBO9A5b5}
z0e>ZgF+yw)^k5uY^2eBXqioAZ0L@MI9R%9FekcLDUy_#q<eZkdhHWY_$UDl}AdNu}
zYa8wo(2zJG)S-818GVcaO1cui4khN~OvcL|fAwR(JT~~)8(2CsaHy(zD+^Sc%cIMJ
z&(oZ1j{^D=^nO_YaPrNctKYcMd3I>X5iBB=%G;l`s*uCL0jGO&^Ip4f64nkrX?-7;
z=tyLZ@7rILUR(dwO>&5y-~l#mGkU`bR0sex^@sJkZ~efWSfY$L^~w@uMeGgCoG8QG
zC~^HW`^#pk<Tqa&GSl1t9ZHLGw7T?&JIXz#Vx7%nIN<O=2Uj;YO9|yd@IAyf;T4B4
z$wM2!FG!D--q(y&epUaPs5SCdEHD?~ctbqLFwc7Dyo1tbEW&DD(|E_wz`#DIGiPR%
zO2Wa3&|7--ryeG*e(V;cg8z71&rTQq1rnnT9cf~0fyY5s-sRDY<(}t$2JepZC?Vc~
zH~sDn)*`rS7K~Z2$3QN>;#Qm1nhsH`S~acV!O8@<D1hi76!Ds%+O_obO)#8iUGv7C
zk`H6P_=%685oEo|#EBFfC^63JmX_`BK}^aT-)njK;>FlR!jd_cUH{044nRJfN-J4@
z()98krduO_8*7ts-F*24m)bMXD#TP*o*fY$+6Kx5Ln=rd|CP6NYCWBcKmYu5NYh%|
zMaC|9Pmk<D4Rbjs$b}T+_9ss0eYl8rKl3-Bp%h8nKqh9fznKFu=Jn+2-uF+TrLqwu
z3liG{rb$4fQ1f)Rw2y3R{7qaw?8{o2VvBhtP_Oqtht$*<td~K?Whm-(QFtkx^5%-a
zUf}8N_@SoN#KGJ?%2WpH8v)UfZw*U8#rhJ!!Q(JJ?Mt?dQOEo^OnO?>^5Ui2J-eQe
zpk+|o-Iq;ea)Vp+{ijc?b7t6j{u?<`y&@uE?C9yI63^2=aBRhHY474HCt=3OH2e%+
zCzwr7=L;b_h73wTCOU>R0jGMETC{Sdg`x*%UJYI8{&Eh#UIcupG+Y|~zGmvf2!d?Q
z%KS=F1iqjZsP!Rs1iewL3#$M!U<|KXO*&Pf&2Mg)2)0_@A%WEhLsdu$0!ki(+Mone
z7Rla<l+WERcrfp)f{moIQBI*#zy^fB&O8&M2D(Bp7(lyHXUsx?O3PawpTuS!IDJ{O
zP=iFyF*8?Ke)B~X)lAK$Qqhe?DD>2daBY5aoE2z;Gi-;wCAz;B9zU`9zP)PEm11o;
z+My%@48`#M2~*6={HQPw5sG0u`7{b<y!ZylOGl30Rb3Vh=sB^)(BIm(=Ea!6?8%i2
znrCQ}+!}(fscP;{dDF!>IF}Eel>G4OmL{jXbL4`L380|gSpcrH3yIL&sapgd)`y{U
z65CuK90Oi~c<itQfeIMqS}5DFRG80rW*LDO(0m`vblCdvavDTpV&dhl)}R&#SSjJ9
zV$|k0Pm5M+9F=Q(UQRbn@7>8M^Cj3e6x#Q_(8!uKZpDHT@a*B#`}Gj{v|imPv8Gp+
zT*W%QOx^`Fuc|Vsdah75>SEHtoEhRqaah1u&BxIxvvM!?2G+KCAT1RRJ3>o>Z<%16
zBass$&XXwlwE~SEm+mhs`cpw#4yU}Ia1@Y$Y%{?yB&ICm2QLntIn)1!^#UemQWEh^
zj^enGy*2JLc)TN8yS)H$KEw=dYI@N!;UK;}Dr;mXHgYte__(*d7uvBN!8yS3xx<w0
z#ix_@{P=C4_~}NqJxNf4U;}*2tE_9I02AJV_!C>_jo^?Am>km4zY9g&s^xG~%>0N+
z-4YLtI0-SZ5kx$!rl;pF>>+Ge>$mo8Km8H&V6X}98t<Pbdh2iO3oEhzU`4~myjZOI
zgY}%?ZmTszt9{m4j!e(lY`Ke(BjM`XPUg?R#C8RwsNP#kaura6v!5sVncYQf$s`W_
zef#2Xe(*p)3iIPZbd_1x-i%HYA3Ssq>p0TIoSsV5=o9Gd{jD`BkN}|~{G?SzgG3UD
zE*CG~&g}MOIsV%6sM?w%ew1b-oSP(dfxOp<w`V{s0Yo)=D$czv0!Pg|G9lr%fOdev
zq8_%T4#yq$O*j3VB{zt;ix7*r1W0UfSD4r4-+8LSmU6aH9lvyxbe<dwOl?_5s%~#V
zSO7XfVD>CMBUb5=8(ZYd%qUaWz+vLMM9-pyA_$j`T(^}TxpJ579ZtObmV>%^`R&qR
zmyuUS7zd<H<7Au+k)gJ{BeT=~!^=F?1!6tAZ0Eq03fuQ(o5>7?`f);Kk&W&Ce{4=c
zy$svVZB(xo<buHhnT=lw67b-^0q+4a1(NFYttGK+koU@s2R(V`B*^%OU?FFpnY=|v
z_NMTGXf$!CGYA0*P2Ybx*CvjXBYS?uoWzxTK8W((VhasgxnRrZP{0qa88W_rg)1)6
zN@gE7Uzz$S`Kjt6D*LF9zXCMhpxZ(}iR>=5I>ZNl^*&1$%7Fv7t_~wQc6JB|sZL{r
zRGr;zkeKtB9y^foVhjSd73kb;HiV+E1?H6~6{o1I7q=v_|3w8=KZ%_7=CdVW-pPju
zmV31uCsGbj$FM#y*r~qF@^r1{jm6KtCJ5(LJ=n6BK4J#5=U}g-Gv4@yXzDQ;L+I`x
znem46+%q;_J3t_&c(OtN93shj^-d_~wO!<c-9zB30^^=8;=DjiiQ;zlzn9D_$qOID
zJ_<ucjbC4^5HFnTL2!f6uX^YqDB9la;(UH~DmrjO(9?nlM`^}s!1A3SM*$hy@J(RT
z%0{AdbxYQ(R~Kva<x6rx+Hvhe#S2rddZ-KJbx$Z0z{z*IjWXp*;(O5dhkQQCViH9$
zOs{Azm+bxYi+t@N2J<vTe$d#Ta!?K<H(n!_3%UEWhpP%s6}(X0r0vDX8CxD`F=Lrw
zieR*#gpWYOYo^4#yj7bF=Hh#&wB!5`1AyT52~*7`C0~AXxLIL_W(T|7jjTKq!sS8o
zA@oTqUp#!~l+TC#_~ltux=pq|Ze%KIGk9pe62}zY<!VNqB>78O7N~OSjiy%LItIfB
zPNb|$qwQJ0A0ooT;YU6vRFPa4x848z788lo>L22b2a;;f2X@N)*jq?+9+?Se_6`sf
zQG21k1f;scSGwRd=|38{)R*P1EGJ*yr7ytDP!+gV*nl5&n#79u_O0@kqUO*p7amlg
zuVgt!UI5>n4<n<PT@g?+L??W6+gcK~QYGCJS;jozamp~oE;?%tYAjc<VxbpUv4LPM
z0y;HH<cKp{o^mZV&*<4uu^X9T2hGepEXQTJ?tS{SpVTx@OxPGx*{(6$*SBtF5-H$E
z;R00z%Q@A52*wXbXog-(B`{9JuKO>6aFgnTedeG()|DlhytVP_9>}$@7HlXLB=2bG
zWi5I)_$26agi%y$hPfka{l97%(+!?^7Tuu2rh$qPDU100Y6n9FegsCcK2W2zdSwfe
znFtQ>hFb)bfew@BeJsP2YsXn<=UR+f`t&f*C~>bipt}bqmX?c$o?PvfRGVc&W@E)}
zdT6*RDk{_!ZvYn19RH=YTh54Ff3otb%N4nvq?gfisiJYo5d}t8?ptyeGmNCH^IDfx
zqwelhM;X{O-@))IzpfQ(ttI#6hDsd2=sSpLms-1A(o#0x2GIT!+HcmuwWyfDSCS!Z
z1TNo9;gy6*3xK;<m?3YQ(<QSv0ivrBpN)fNZRFbt5&Dgv-bCcDj)%GznJ;GNWQboD
z4d*K{ho3HrCO9ybwB(c2uWup+^LDbW8Ly4NY8YsG`lgTrZmezFwsk@tM(Y*$f?W!a
zRm8FKF{EM?>|Q#v%w*VsipoOq8^#guikE_GS}kWRpO_?rp299|6TyK)k`Qt*v5Gk~
zVbV%aN&UvUhaq_#eo9Y@i|2P5ud6lm|91#KCgcJu6cUOaW7df(5&4_r@)=i?mzW}Y
zlKS^3qwA#tbDlmcP86f0J;aBTb!tq5Zr!mmwh^HoWNaX$5|JVy!}su`x*x0E+J8|7
zU##Dob~ybHY8*P$C<p^-9M9V=-ct@T$6v`jvm?pC2x$OOqBXU<w}MQB*5!7!*@_kL
zpES(WZRrXM2vLm41hZRw`<!y(S}%WIe|d8j5Z!p^L}CQRmxG=8D~G%Gnr#Sj>Lw!+
zbZhZIPZQNcetP-<FTPVoM|MeU;RM#(xG?|_5~A+s<;?CJN&};Zg}F7U6ygIoHMZ3q
zK`Ye>OHhzyCbsSqHx!wKzR+?EAzV=?rWzWD{{^^aMIP9fG=hhmM=+v|Dj_RXYyqOq
zm4I2NMhbd#24sc4BBw1*d8Qo73Xb<0?20{VT37Scm-hlKDJO}P$Ix87IySc+$ef6z
zWN&fIdCXwVkPqFL!87#;*=%)!7+k2}&@2Jyn4Gm@4$!moK>Ahoa2l&YjGTb~aOmuh
zsvw!ZWLOmS0xM}vm$gkSG6NMoYn6|ZvsSw>?9C70ZH9Ga^bp9vjv9<HN0<&4R#ZtX
znmGm+5<gf(AUZaDjUcjJEF(%?>e0Xdz27nadz}|EotHLAEL;cAyubJ@x=ti1G7nOb
z(m+T=GOtlHB%g--YB#Po_S-+r&8!aN6pgxldxtttbdr|&p)O5SQxMQ55eI)pGc|pL
zEbmuO)6zVA2ogFe!aNz4gc-n>Fv(Ga*^ZRRQ3#}d)eMKk>C>kfCzaUQ&X7VlY?AZH
zT1vv^LNtE4$yeMl5rCYV(0dh_*K8W$;{8KI^1Sf*WzEjPa_53-SGPg}L)nq?J(DoW
zh6@RSEk6lQ<)zfkx3SMXGcVYJFA_oJM0}Fh>UowN(Aw(&vKl;&37NT9A&(3Woaf60
z!3piaKs~uoB;1h*6#%`jT=4^l6eK!J4+<$+lq2^IM-$a!m9ZBuCA1EkQoZ?6MIhRa
zZ7@8y>Fl2WrZIL-&!GYA6T&a0OTAKUG<*<Top+KyEeSlruqbH5cw1xg)fq~Mj*St_
z1)YZt-#hFL4DOoD6hOI<vO{0aKv$TuJY*5i>5fEj_79wjYqy@<-(uPEpCBLABJqX}
z4B<+Q;cVq{aWjSHa`E$iwB_3Yu=f4+8i^6<Jce?TjJE|D>X1tzA#?t-vHmxx2ViDb
z>HmdPt*Ca5069JIZrjk>d+lMitN!$<l30qeuHn_KCUaU^hfi9r!Op>TBCPo@=7K&S
z@1Q}813eJ*$&G8drZ7chgbp`E-s%00jtk8eXhm;Q9RdCMy*%-ecS8wvrG*>rqZbcP
zJk*;XhbFtqq>-7VC-{g5N|(@uurp@&b}!>s?A@C$g`D#DMTY~17-6yuIp(4b6Bm$V
zh)n`bG|B$OCL!~abl#&4Vs(v;F)hu_)AZyr#;`&9df+>_jy*nAKbDA(ZM=Q+S|b50
z{LfR6YHZ=g$AS-=s(t(P_}l`|tyskHxWh3hIi@na(Pn(I_Pr7A41y8pak8$W`dLTV
z1~CWYg9lwZNOVG@l2o0z76#7>^0S3X{P>At6B`6W#qJQ2%ns>smJ18_Itm{yBK8m1
z7&anhjinGY+SnO1fyD{<xO9kZpbiRuG2v2$Ad*naug?8_P0NnS6(Mb^Y@u3>4Gk56
zt~`AW#2PsPnUga%1;5FMg3zD)3^$XIyQ4>$;4A0&jnty7(-W(fv0^sr_6L%EvDd+W
z!5M56w>ON~JE45RZXo24G=jXXnfmKuoR#pU4e%{1$?y#bT!dfGZ*bhB!s#8B&ky&;
z1OGiXG86UYO;*NJy&{BE)MhWQdU09)d>vdKkrS&)-}u6w$z)TL`0#`LGUm)B*wTO{
zAk~Oem^SBjdSKv=Uh>XD?4p?IyU2i-r1Gp76B;k!9}QMdE0RtY(z&b$Mz~ER3<<&V
zidD)S++EBB!7tf<W>yquy@mD-Lf-YgTUvHt<pNdZ2wv;cCtOO;)894jt$-#6XD9~o
zY1`R}!fIjmb_zl*fIQST1Dwf+tRSK&>Q~_Dv#|l9`3G>_k<`r!&p|PxSHQ1|)8{`1
zfYz<RN4@rZSHB1{?@(CxX_<8tytNX*ri2}tw!*M)yF71rAY+g4`?@RE1?H-qUW^Hc
zH?1Lp9whKWqmXq~9yJ%jj-o1kNP0^%cuVa_y#UooG>ZoSnb|n2-+}YAXq2rZXcLY`
zFkkK$FJed~gF$T-%Y`v+>*bG=T{S^oMl!TM3};)8IqJe7)%i}^8%dP-q^XzP+aQOq
zB>FzsH)QOJ5#jshSj4`>hYv+D^wcrA*(i~HBZiucqo(A;o``?XP9G%fklFF&3zbNB
z>nO(No;MA@EdP!=X46Nj7XFYSG3XmYSdX5JOxVmKdGO}xu?yHC2}fO5SI2St9HxM}
zK&YWtVL*QF#GgOi<e6&eoI2He9NLK?mDR`s$@ZE3lT}g*OboWHp^I~u10~91D6OE}
zfZ4;T{!qQ_Dt1DY0*IS@Ai0X+qrRk8sE47n9PeXvh&X}z>Vz@oH|we+Y(B8Pu@yyr
zI{9)Oi8#)U$EE5*sW4q#&v^E%So+6L<Q$mgo;}=B@iw?_3LDvLF>z`>Q$(nTh#j%O
zaB%sKty=hib1MYPVFldD@2g7ktLs?Y$G0=`j)2rb^UbKA=AHjH;0}<+wgT)g*^_IT
zC#4OrzRNJx?{NM*GHWw5Hx;9-mB?T%NVcSSuDljoGjHOW6}MseZC$svVf**13L!6$
zX9<gP1!wAc&=ux0z90i7(La!Zh&iubg`Dugu|h^;y>XI!-1y`y5Y|gxtaSg@h~os)
z0own<<vO_epL^B*9c-~ID=Q=O>mZ)ME<#)3t$Ent)Xeg3{6Hjl<pQ%KBC^SIeA-0s
zz;8Yn%9>He!eD?;_;qb1TCE30O(hstCi8Ql{<`0)5=*Fa4j(xp5B}-C279u4nJxP8
zl3!T$?e=4H9ZRZ!RV#LApdNu#P^!lkBs9aM21P>J^*HnLFZoDF@EOBSx_`eUffgfG
z9N0x~uBn|u`&b)8#daut@HPT${WR}|8b4V@<9^{n7j{*ff}QxeV+*7HYC}`7nqEO#
z`~=T}bn?~7okrkq#WE+rYsxO7-QW$LTYw&y3z0Rft%I14OC%Z?I)Qk`0LkEr6mivq
z?3TrZ9fa!^)_hk4By~e!1Gbux|8m%#-Rryp1g>=6q`kYJo=CNj01DUzPMn#j>lYwg
zY=NQx76xvoj2-?YI|a!!E>r>cGx$Wf&Nw*ueC(YFR_W?Jr8al8v-*b-3VKouL5+iz
z8#Sy(MVxV$+NWEj-A!hHK6>QqD+KDY<TS3nz@<OO-j>U#>ccfvUU7l5K{@!%rd#{y
zaE$zC&Jh-T3D(xo?@vrtYYkd3!o4Mf*03^Fg`)I0A0OYFcr^vo(jXSM%47~t&;1u8
z{y|;WFs)jj|Brxj5-G;0QTlrkpAF~7+1%Y(ncZEXIn=@#Z&&xAsBY|J;pk+uw3X2d
z+QNfulXu+C?&noR^emWqanSuc@vyYi?_B<yF!&Be%9a+fNUQBDi0v1_R6IeVq-=3u
z<mQTBu!1faXds9Uc6E`lQt(<(43jyfZ?=R$5vk@-pSKcfF|;?w`#E{~VuOi1N6qQ%
z+4X`Wu0N1ZMiPX~EHUaU5fOoC0t0xtNU0*s6LBOS2a3Akq;<WPm|V`HXJQkuB-9mv
z{e=bJpvH88KZn}Ji$Q}wtq_YQ*eESkSEc}eS#78{E0pDsGhAx1B*7F=)wXy>$W!R?
zgT-EPWG+;cs{io1V(tfU4z_a4i`*p?ckl3z)B`T;bCBGHX6*cj;)WJM9l>p=!MB$s
zoia-F7lpm;!C#UOS)p=GX(XQ(AheCABOKqjEwt?`SZK)?XL}@tVU$6tE>i~I6b$mc
zzY@+{Nqn9YRaCQpMj0_|a7uzge*X?wcqo!bq=#OeadsA5#O|rOA3fpHv1Jckb5oPb
z#$cvd<O{QWJO}>*8555Tb$c5{IcD;Zsu&IHLUpWD@#C1I6f%Uia6FHx+gXAh5O!Ld
z{>V~@m0-lBwn^ZjT!-E`oSUBR-;upfo1VkgYVL*o3VXE1!+PqkT%sC)O|~5Px0mx3
ziaq&+Dj)SRwzC^0S{((jg5;e6_3f8N-lWKXsH$iC&zlQ_FQMk)vW{SH0}Nu5S6gtt
zw;}h~@NP5?|BgI*{(NNI<+=^f3{*yE@S>4j3j`FSe3m7aTZ9_EeTO%IQ8>`3hv{Ek
zSShjrFndfr)A5S?87ukDC9f0+fKVxbB!Ye8Cr~KVNLs4T&pj`o2U;0jcT{<gAiwwl
z7u8XCN&a2CcFm?s;2jw!5ORQ#I3+MU8SUI^V1N?qx~darh+>&a6-1ecVG^Li@D~Qx
zcD}*9uK(uEb-54{pcMHd*r$Mf(a^+xq|0pfju)c1odyAkXMtq_Ki)dr7NRjHM3!K0
z0c?a}RjV+r6$wu>Gai66@%13f3tgp<f&wSLM-Yk#<Xt}o6O--Ycgz<PlaRnvFI){L
zaebGldRoLpeX#cs?)V+Lm(8}7VZws7WPF!o0;@Bx^WMGhvLN`#pv#K1)C};`1G^Hs
zFzEx)4MeV9c(y>`fd`R9b)!vPda~!^$u^Kwh5S`~bMU-^i^9J|`yE<k8-Ov(pHBuM
zkPLrElE({I&yx0uRr9w7{z3<dQL162FicG)(O85V@R9Wq04KRTMSvZ(7zt8Fa6JdQ
zq@5v^qeqjf?v3FXAb+7--f{mRLfH{SA#8Z!!T+500BR6oFG)hG<ipEgX&6KnLB%l*
z4QP%bBxGr&x*>&|R4U*=HWx5<ozpbCwb_8YE}!!VlO%Y7A35!*Z}u_4XN25?E}Zm~
z1q@t^AW5e%(-GPf^G<>xakWK&(b}C({5k;JvxR3N*G2ISSXe33Sn-CO=C*Xj134)v
zt6*4Hzj$#f%IXcNe9)cP9Ej<I)?tdIk$S^y*`64R6~M8vC*BHPllLD!Fn>HZjV}=g
z4o=&EYOyc0t29M|^}oGdwG^4($9aApQ-04!4i63Sj}i2nh*2q>vD`RjFd-MiZbIfu
zAY1|(wiyKD|ETT?#P|>q4Ia4OzY_2(`!OsTEqQO#D&}kMtW6^kz%Dmm>RJy=7D{w7
zejDIbX#Hva1_hvUU4#KaOImUEKBRw=G$h}Ry@t#r*^V;uZWlkKbFU%q+Hkx1Vo@8(
zu=?h}W^$j$P>QNuXvBWlQ_*89_keThl@_$wXq_Nl#B7H|NOs0@+ngS|iUF_1B*^Uu
zw62}AfP+rLF#amZO+&}?9?8~Nm7(V97N-;LKy8b0#qc8Zc}enyiuuf4GwMLSj)n$u
zaRLHhmq%UAH)%bzZ#g_2lu>W$6IOBHi0kA_CL8WySc$C?K~=<z`@H>7PqBNJGX~Vu
z)Vz+_=Gy+rdSz&ou26pT*|CkDE=oM*OAK>6y9IKn9JUx~4skAGe(6;!>NUg71>l%-
z?W;>#AsGQI5@#OnbPq{WMM4+21fWa1WbF1E80a8Hi0Cz**#M%}EZxd}v_iT@YnW2m
zJP0i$TGYxc8?ECBURVf(`y%#`jeYXW?&Ix$-P&`yTC%=2HCfzV>LrsawIFHs+Zso~
zBzFKU8-Oow_(LAKl#EOz00zL^3?+|vB*cvOc)6r?SSJOLCSq>=c*iPdKM#2huH$&Q
zDE^WmJV9{6X(y+UD%&I*+nWfDf=5LV0=75Bo)b~`?<<MXmBIdqykde>zouPf6UkLL
z1Ze2mWuPYch!#RL>D3k9V@X7n3kx>0yAvbj2tMHfG7To<bbfp+ZG7TV4AK=PD^x;Y
z^PujDqg6k5P8!Tujb5DgFA=HsG;qD(;a^WzbW2%EF|g=!J6}d=ZU~Z<#M}XZ>cp#8
zyfnh!tjDGP{`^v7!s03#9C;)VluVd5KmU0<Tr%}*&ak6mkGgx83AIjMt8Y84UDsfF
zLta=8_E<8I2ykwQ@)Z)Oi+<=e34t}`n}3-+cYKnbd6EXBW!u?dBv#rIXNRAj4<T;F
zpYKqhq2$GOCRlf9>lgbPrg-fay6nH+CH;$mEHvsd+mAckTx}>Wlai8F;6y}hG@=|H
z9egitm)A;$W5L-t_VK_g<8b8TSVJC-@R3~vP(t?aQA_>4)y_NaGo)Cpe)X2~jBu$A
zcrb_=0sJA)yud-#?TOE*cgGtPMQ@IYK7_Yn*#$NYz3rb<z-4yRbfToKrFydxLIwv!
z$ovHe7*JHAjT^YUx!_J+lC|Uw?KB@Z8&Of!T@;_A=KdP|%<`&^lmwkI0U<HBe&D27
zbdWL<-5KU3t`9cff%XwYp;;hBqIf{-fU$2Rt*sLfbtTlG#BiTk5`uV6a`<5W<nYA=
z%69`-Ia#@zF_>~pxOQX{Jbhls47Vg-L&+X|{A8Ro<f;BlPa{!nCah2oVEdi;6V-B|
z-x4MRRO|`|J+M3%Y0_&UstkkB1Q+Lf)sUhvTKr*{!rjAqSEN3WV@l3s3pg;8;0VVc
zHt8sjSI>|-LU+i{&Q54sK}pF29bp?g?9$6AUu5Ptv>R6aJzv0z!Z3=GL>ug+_2=$?
zVjDD6TP`qOc!1v)$1PYwvR9bj_!7o~sfJ@Q3G-slwr|JaB3Qu+e<2j%2VZ#eoEz7K
zWFM+Q`OrD0pU7hn;B`gB33+ztfZyA1K`WNoV{J~OD|X;sxnzI2?QzVAecA*7mH}%8
z&i&W$Hz8AS1!SI50`HQQsM@@k3xMQf=x8+wK@lO$DFWCp5ZXLzEN_f#B4N2%pv4IA
zM#<0<i>co1(6Sk6WGDxt0*&}ryxp$<UBvSLThowD`@Xt*U4!o{xT;BJ1es@Gle-r>
zw+Nc4w}sA?lT7~*ad2v+HE$HsxLcuvD-j|;KXR#zB|=>dD~&`f;1pDE($%=k!F3_V
z!btp*jRHVE9B+5FpX1fJE)WUvGj0JK0*S#PaUnSGp@vKeVC*_AvvzOTw*H|ZZA8ry
zJ_G4|SGc*L(Px&iDCB{To`DRBrh^kwcnK-QoyhPe+(2idxJfgT($8F(u%_|^!+751
z-7zPCR}<>KA1e_kHO;@dxi=>%1?D4Vcq%8!kafj|%-)?ypQ}55?3m^1$BGQ4pH$dG
z6$!9=<_t;@w!5dig&9(Wgl~j_tpz+^+l!;>a=EoSY>!xqS5bt3O<A#h?egr_rppYb
zns<~0?KwqMFk=fmCZ<QY;i#$;5=(A=ijLd{upZ$(mdD!zVI&EYI}@i1p=p8u9p4gk
z3!a)9#hG?9-ZNFl)Ar4kH}CVg5+4<{x#w{oS*rN7$5I1OZ6C!uIY)E5>P2nk5YxZs
z7DaDII?Bo*p$;7u288~ah>L}5x30JhC~qE3>)s<rnvV>8(+e;N@lq%<8g(6?E@w#;
zN(qj-2vrY6U}S3cz3nV;+n@{#)Oon>%j5sE9Kp1RHjU$V%>g#yhC5`e1#NP1QPF)J
z;e(MV7Ot$3CTL36?c+{(j~Z}IEh1|M*;kZ(snHotBHD?e4Tcq}@A}<EL`7+#i|f72
zuth5X>IzzRWg0+#JG`HmY^wd+Y^7#HB57`1jFhJ+cn6|3Sv;#)wTs4QuC;?LLJ?dK
z@d#Gg?vm#pu#MRz>Ft&}o1WxR&T`x(_`>pdItD<xBvA``L?{J{Qn+0ZF0H#XQ}|Pq
zYHms9e;FH-Tm|&P>#3Ej;9jtK3qSy@0s-jqG@6mpIVVH}Jbe7PxA^b%$G;oCHJe{~
z&HX$!fA~8Nx0=>ab3L?_%exYpdebuW>tfL@bX}P%W}H6#+b@G-3;A%myYN*$ZF6d-
zejMvkRaxp-TCl<pkSLqsxc7SbjB<UvGKKP!lSgNigs)np8fzd62AwXzaaMe@NTDr_
z_J>c6?0Xs*gN`p_bhTy$6&h}6u3+E0iY&qPR1Qw!tA&LLM=oF3l^(A(p5B68g$OW4
z?N4$l0fzYPk53+S-`xxDWV2gS`eBP37gx(OD0l|8fBQD8NuDkt8DzSDK$DO1oD_|g
zcYQwWOW9UHmk`DhXz?RddB&L}CCHm&Hv;L!LXp$<^4g6<1DtB<*E@hsX>0`ejcezE
zqohM&i#~jK4T&_s<gC*{x{T}Ill&<-i%DJ<Fq3x`!7K_sGcM~T0y#z{QLAGYMMMOS
z9TNPMS#o`LHzbbB%!hA1$l>4UkjqwNZQ@-J{=Lcz?l~x~7w1qk8c~J$b8>T&5)-Y}
zi=<3v#Eg$6%B8N%n6ckLgBfsmNfHO{QBiseZ{5mGAJoN1apPujXLi#JaeD9pobH)3
z8<B^;TJyblw_5>3Gfc!0gSx1SWKbd2hj)7<hpT{(HMlKIj_158pt2sMyw>hVtxiR&
z1tFR-GpxtFtTIADD|>+We*2^G+a2ycpb2~+6@3)nk*Qdi<-#^Q_#GpI5Z7ez`26c9
ziTNVi_b@V1Y@rv-W@5iV{VMu8*6=o+s~lq=`b+amZA9+0v~Lf){E7YD*yp3j7!{qP
zN7pU-Pqiy6U;DFvy0j?$(v#zJrN@fwKSnzqZNKDT8WdD6Oe-7^wb|xH?f$RlAMCHW
zd)}>dzr<UPXvMp%pTyJ|sp?mcvX)El_#;yN;zafLY2Pz{OAr5@4t-*ve|vf)ePp2b
zl7+9{+2dYM6Vkl~OFB*gt=GbFx{fO3bOSOE5D!G|M@k@!K0xkd^=6x^SyP-}cfU?`
znFt720ci5mz&7r)wsv;Q)iZ|s-1sB_7jp}~HCdV^os|~9fvNlK`7oY)EW^Hi0>LGK
z?moAgMi%!{zpSzh3J@L+7@bfiflRkgAl2=1)6*lw=n0AoC%1;01QPQgLO|7Iaq)W8
zY00qTryLwu3105&s{+p)ZZ%NejVSuNP#vdbWK@06J%{ig+^Ke=sI5~D?K@ZG4rxI_
zikePa<vD4qoJ(gV;tU>tDU4iI80R_hdFSXle*RCl{;Y+9Mxwg%^s*|O{{Clr42wF-
zsE~V2q(URHcC{<J%si$>a`N$!0eI-1pvfu+?NMC##Ncrdq~oo_k94^M8CUYZ>q4#?
zx$LD&J8_5FuYb995iuGx)?{`YGUr6a#e-S7Lu@U~PNAsHl3@Yj7D186ay$CP+#Nq2
zdblo_B_iyn*5ck4u=7lNFOCZ?K{e60<%G3$XK3{L<4-D)5h2E@3P1E|XJ>}miCCt4
zPk;U6qVljmdi}s2#Vs~T?2zPw%WFboTL3>dH!Wa+*pGW8!-SkjJ|NOdpdjN$FK*8f
z7)5jKrweI(k!Ow@dJAQtZkqn5rrk||zJYp>Y$Pbdk||5Am^%pBizEKeCx7{v+;_cj
z?kN3(P>ob$fgqEjTR4TmIR~^3$6uIW@Y+OIYi%9u5Xf;nj%Cd^+Vh{dp|yh7-Tu_6
z4ww5m)(8@W%<B2mHa-oG*sTf*0c3I{Ru(EZ+!Z7DK@U_0_;!-g)0tsbl}M7yR;QFE
zIA<WO4j#n-xcH({CN09Tpq^Qk2?+YlB-u~(4-6bDgf#XK!pH8*iq)NXJ2NwLeb=>^
zXIE2EU!kxOU*~OazbYms=B32{W9mJivHtu2@j@~xBdd~?QL@X-b`grwM0Ti;N<@W>
z>^)M^vMGf`%FG_gE~1i*LZJv58NbJ?`};rVe@^#(y6@I?z2C3#d_LB54J#L=NacY-
z6qbyY2}fRD9^r^cI1B0*y@2BDuzQ&1Bpxpd<O>-yJvM+!<m`nD8L!1|SetMFdV>HG
zmBRIovjJ6BcV=-QYMnnXW*mpRc}<NJs-YFdJJxsH89y@Ik8{D)nCEg<Sid+6uOEn_
z!tw|F6Ey^09}-v0fhIrsH>4Op0erEXd-v{^)wxc4N!PY77&1)W0vY}I^1?RQIvb?~
z&IRlay^MQ3$a<-G6ajny23Tk3$=p(O6^HZP9}FqjdwMQ4tho}S9?ya#-<Nr>UM+9h
z6>UwZiWYXY<<B;GMBf28Yx+c5VyV{t>V%@c^^3Q8c6KjT`2Je|@FaM19MobKWn7Sa
z<HQOE*s}Ee$uUtNWKChaWBd6+ng-l?Q1X%%3Z2|*J`EkfO{f7-zOCc}enh3AiFt9B
zw?u@6!&a2Lzq>vk9xo~?N?uuh{CL+v0|RRhkF8i4cOE>b?djpd-?5b2(P6auaE<d&
z+iXw}EmnXvjG#Twtf_5mY+g$VB>68`anS<)`=1^bV`?`!G~7FP13v0+P4Pou^I|_d
z#8-`ab#3kktXPeiqp!BGQ+e6j5B~*Qx#OF(@?<4-Y{b63djr0I|L>XDfs|s3E)Sot
z+WLnE&7apMe)?i&+zim~e@%=vdS3EuWj)94-Aq41pL1fYBA7~^T{nGmt&l>LmX;PZ
zlI<fxL+NE+8&v0u$?Vy4BR)R3tV|gT6l6aWKtfD<(ZYv6)&qA^HE_P~u8S35!J&Kr
zQwX3Al?j>0j$O9Wxf7wG;dO(YzY+R&=kDF93VCU14XPETpWh%*9>o1ko&+*!cQ{z*
zpS4#N`PjQa+Dp73@J}4(4Z6G9w{HrzKYxDQhiYDe-t}&KSJ!OOt)ck%__VSzvl(Yh
zX;)nw-GNk_n3E;KsdH;t=ljf@Rp-9ACC*jgvW7a$!NGxuO#t;)JW}fAXvQcV%~Pj7
z*%?vOuuPC60T>zC>5aAm{$?W5($atzC?rCVk<kc$4&@n%t#U~0#$k_^6<{lVV17qj
z*d>P-reKy^PaOn<VQp_;FZmt|LkjvG$W7p&DUl*9iW^Ec5H7*6L#;<GBA6CXwb%qt
zH|kBStJGF@5`+$a7)(*=?_C7jzg5Dww1S;plzv<?eKL_m?aa(rd3b!34AMQ!TvhaR
zcp8?i?M$A@G+{1rcDOEx>J#JxvXVE#@tVyWf^QN3!Z_{3Im+H4=+*GA!>Li}@FG^@
zDR%SgrY0?jb~z->LO?XLad3oLgqr*q0gP2YGgI*8Ii^kt=~b!Y?gI2mic6F%?<=4N
z#-vv(Pfu<v6Rs^=s(N~iJG*(M?;e~-y&mo7M@1%iV|Ao$JC*t(1dRuj9pE*|$jgqA
z8&DkRi?%m3G#mvRlcc<YQQ?2p^pf{0P*YP|-n_JgaYJI3<^Ox7a85H|<;2-7%gbxf
z97tauHeJlbGO)T1OA<z7VrziH0rywvJ*~^TA-h2QB-S76Fr|}m8YR&}+VhYPE|zd6
z0ApLWDMLQL$1Bw*<2ae5l$64-ybm5agd_mHkE!2vh8N(IH>rlxetx=lJuR)2lvKZD
z$+ioGN4t9_u?n>VneFhb&p3Y1hMG#mr$2vwbSCVlrb-S_gvXb+)6eJ*=M?sd0vyb_
z^_vUq2!ErEx2r1~7Crbwwmw6e%WFkLel0N6wXjbpxA_k#;4C5zF5(|(ZH+2gmxaR_
zmvGZJs<vq>t{{pM%W)ulU?@mgz{apdkC6{JFjr0jFllE@)26}_OiN4S0)I6+nwk9+
z%IiQ#<?uun62zg|_4oJZ;^Km>MxK_IHuYh(a@+L3w7(>^XtE5!BJX7h5%0aF@5CJp
z+zE~wHXLuMPuKpcSoKy$9$l>03fh@BNbo3`+4g0=UYm84<qf9ASLl8)Z8^Kw1_WGc
z^f^p}nC!1=T1?zb$*e7ze6E?Yrfu5$V(9-S#J|ru6^svsKSlW}`}jl_Dvz-*GXf!J
zeTNjtrd!X%L#F0BoC0!>I0+883>)yU(JqW1@(LC1b)3t7^1XvY52y@jAz+X`|FM7`
zDh1RFm=vdj&<_Nw+wyV%S(*aCoC2x_!6%Za^v~wA(WiX72Za!R6aF_ve6SF=_0ovX
z$|Ku0>ZqYRxbb|}PHw^1(nTrusjKU9^sNRbRK@y7B0Zd(m~o27e`{u?NYOQGae8lJ
z`!3d`iR?EyIS#0gbSx}*um}Yfw;mI{y;5H3GNI0VDPY7M(!D`{Ce=#lT8@3J1SyU7
z(75=L5XnhF7)$1>5yUm2ua{O(2*DBYF>?dP5~YC&2U5O9g1rJmucjFPOiej|@c#4u
z{Ry%Hk=jW-@S}HkvTEM5hVi#TJm*gLUm`4pg<m_r?F&A78zv&}zk*Df{Eg-}a@2o~
zk1yTBlf8XO!v}uLP}Qf{iT(Y2&|DUnPOvjxWvOi;JBoflgTLS@o&;%$36h1L+C=%;
zmLLr~J0XC$qXK-khY$fy`b`tY@C9ZiIVA6F!jP{0$B*Bx2s*G=Mp}A+^BdN=>uEC)
zr3A+lbHwb77M?UZSy>0JT<8O?O0+xh@}Gvu4L4|NxO#vreT@`62{=VG92}lxb||BX
z;9Qw`q^5V`6m&@qh=upwSm}tjQ(swG`Q?D(3b9;&KM9T_453&)UFScx2>Lbl_6<XR
z!rh>ea+r_2nG-n}0ZHg|+b;RzK#9)o)r9JKz^OTZoyO}x>{dYimT#%lZFZ!mUcgiX
z45R{N=XuPM`rW&CByR^$Y}Z!0LD>`FTmF%wjs)<;$Of<nD<h%YSa$V5o}Ccj9wToq
zi0=mJdMM1@Mk7zL%>TdAty3wQ#zPQ_`|=D(9qNwo)Ii5AvUmsmI}Qo-tX3v*$|IE5
zI32vLVLf|>p>}YO0B+EVE!ZR-5*ax=_ur$*E1HHt)CWN|Xd~eEn6f+qPsqVX1~Pzy
zG@20Ne7^}Y#nJKcbc;XyI#^5C0$?!u6*fWQR^&85g-li38%@6;!G`=FIv*=65*R&Q
z-)cQup^{Lf=L)KVfeG&#LEhp|IF~^k-8`0z8R8rm$$afQg3nt#@D{3jdU}}F>b~?q
zq(@nH#Y5xpY`g|so+j>+p_A97=mw6X<>|pV1!zHRzv%0xb;PKP*n$nK0g*zQ)ek3A
zBoLWE)-AZ+8eR|X36}+kTkuAu_U>hyeN~=u-Oj}4=c3A7uRk1Hq*g{`*I-RQX45=F
zG%fL);F?Unxt&7Q%>xx6Y!o7f57aUGFG43R)5QU678S9`-CY>x>`h~}kA8-(AHi-}
z<yl$h?%!(Q3!Ljk9|IphYQ&Z81(jD0e>I4<koL-O7^{|*nOmf5-p#b+gVs<q$QlB;
zJowP?PS6kQ1RC3M(c<LAaqIu?d&HX`Edk1S#P9_*1oL{+J$kq6Q=5sg@hImvJbTwc
zwYxPa7~qVh&Fa#prB53PKfI+6Of6=fKof-}6xB0}fa4lKUi<!~ZG7>PSB%np_VTm|
zhjQEBQ>$RCjJi*gu#Q_)+kuo8PJAvsxe7npo2Rz}#%UIDqN*WdKj+xcqlXW1a-NuR
z#!qmwDeeB{`BVzCI%SyHzPWs1DmyX!*F0)ysrz=vSqfA^{}<Jm>CrFB#(+~-Gp&PS
zeu`gHb+5eq5ME8y*RSbfYL-9?39RJ#<7kpVoB0~-jUu-x0hs(!AD+3IjzPUfuzo_>
zhf6dK)f(CySd3T}+<}R}Zy8+ix3oeF_+UamU$*w}$~cCWAY2NaQuw_SWV$qZoJNK)
z1e#8eFG4-fLO&z*sG?$Z`bd-yfa#E*1~VS7&^FGDBr*=|*`PJ3{6=J|IMG?dwXN{R
zj-_pr@@*ykiYUIZkbBD9_mCxb|BSad5ENG>^UjwE0s`?kUCBg<{Ba68v%CwR<d85-
zjq@RF@xkxPg)-=Su%nGm-moO|QLIoEleLQnNQ5UqKq<W+9o^ix)K(YTNH7eNC*Fo`
zWc9s~k7t2Hi{*IobFpy9p@!5D$}aR=!_xB0h+cBA;>B09?|=LH`YJ!J#{`?6mj+9t
z9&pG*;p98wj$oACe;x^^o-rDpURb($C3$kw($%UgiI7Qk4apF<#F6FWQ3&TuEAJ17
zX!=A}g5A-Q!VstW@2-QON70YpG*6tujK#@zEv5ky+~u_~Vw)E&U0p+_$~|SY5h%H#
z%f?F-G)zzmME4P*Z-npxx9=J8#8uggL#W`!6~?)%eAQcP0Y+o=xDImBeG&v{A$F{R
zHH41jp{U?b{ziV?_iwoP<qdDBGabd2Dql|@UXz2~6t!h)RO7TV@?)j;?7{dd#RF&Q
zEe^9Xchq@~TytDm=r!QhX#O84f|d>hK4yfaAO;G`r5UNZjP{y0Z}d^owg>72EDQVu
z<wYuF+b)US=o*l@RS9tTu(7eOh)1gjq1yoR-?EfAjZ>W*yX0L#@>+?2j2%xFSKxP(
zQdW+@HsnIb>#BLtIg+!e{66}x*RSb*Pfu&_OT2T3i=4}-Y|3rhN)F9@Sr%-siCJ9q
zc=_njnXLa^`eCXMp_>B&*y~uRHm=a_V%ScjIyX{0Xx7utVgaEy^qa<ojzo*txJR}j
z3gQC{y}Q+*7a)#O3&I<DRE>Q1+X|o&QU3jUM^DM+ET291iijN_j(Q2RBK2A6R60y#
z1S4mKo)u(dJ-&i8jy{%#J`meUt4kwpGadVH+`X$OvWHFp(<-WwFA69dTx;rkx)KsO
zy?Hdr?9eIVpvuSm*w~ipgK~$8k;c{lou2I}XU$myX>_nCs1cOAvTg6PMLGA@v}^es
zPyH7}7upPbm{Y}3KA(7M7K&y=KvgyIX^J~G5ttWj;7-R#y4}d??ekgn@?4r~$fr9K
zjnV)R%_OECa-c+U^&7c668PS%TIqU-D%Za%0iG5zHwyGQ2rS9*=xg@&v=xh8xzEV1
zIexq&w5(B4y@)m-wVYGJ3~sx1a2rv&)o}~P_Eh1b|1&eAOxv%fn;g6a5Au+nVmVu%
z%cFOpDB>~j%j`YJ?!(!P0udoR!yMlC?_cGazliz|s#8>}c*eT{ie+wpa~xj)Ujqmb
z+hfgujW}e<z~~(>-@5QIa)?!8*1S6j7@sM~)3vs;T7zG|b=t65b2O{3t1D0|cvA|-
zUSvmiV@Ci1B-@8bN6&R_WBx|vw>fA?0c;Mmhgh;9iT4O_sxRD5?V5a^rbOTl<H22y
z*&z7GKNU(2A>?2g-tkz$4_I@=D4fb+x8^#KNQ^@Axg%5^XkM_J{RUs^{^YjVJL@gh
zYpzwmY{WKR1mUK8J{!9};tsZY5U?4eLe%}^5z&0L06n+~+y^FL$IA0;(-#a#7User
zb-Ezy(XXvFwY4-L8Ksq!^y~Sa>Y>(!tc`lZrcFW1c@p5C$jIZa(qfG~9^=WAnY+^8
zeV;6D^CHrj)a~J@3CWXbbVvj==7@q`5e^0U;2P_puW@S8+!7FDFR47PRa}EiY7<xI
zpBN;GspkKX&NJfnRN7pDCHsG+Z+8=?3A-{-0wNg*QYC8s8@F$3GY*agSaYGp0d;@W
zco+W`NSiR^rW#>>J4$%`^fRha6HfJ<j>ft0z;K)$%Ma-{sZ_UXHzH8#x+KEPN%ca)
z!Vexi7%-9dzPlU!+Q5zdJidmH(r#X5r%JOQ8EZa`h7Q{wUWksp*H2{CAz7LD9QDp)
zhL8#Q{A(<4)+ojWsw0ljNBzxI2HnLZBs;-JW0xxW%#Nce|GA@?z#`3Jud>Sk`?hW2
zFrp=AW`=}Sex|`W2MiaIrCU0hA%@t+n7<nN%;LNyBaSq<ecsJibCzF6sju|-Bwih^
zP{g#|WjM+zFFs6KYjA1AbcB9@?vsrlAv~ewE1wLMq<Ed`K9}=r_~A=h9mC(s(J%(`
zAw;`#ZwfLJkIMM+B(KL^LQSR<J8s*ur7^}~Njsc_AES#qr4^&#IaL$mXv!`hnf_cE
zP$n|6;GOu_>d!y5JL*Yn1%ms*1rT%Zo_>n0JZZ*2OOIdKhqJBXiEF=v+=VEXs(Q$q
zz?kZwm#S@@BJ%X{Giu=&T5zm$vPl;@HyT(I{63r)KFwUXp+<^mHSl*5VgX%g;J1fu
zqoX^$@d*bp`)WVA?2EFpsYgz^tXb2PzY=%O=4DzlV%R`UIIS$XKOSz5fXnFO$}kE_
zetOsM7r*+%Uh;fgHiFurU*TuIjfL;Nvx0BGHFZ%elXtQSh$5>I*Exxv0{#-yy~F{K
z5{*}Vxz}HKSsVE%uN5)yz7K)#Arlu9khUS|_5A>uK)us*b}Ke3sM<6zei0fp+u^lB
zFw}PF4#_>^gn*xC`|5#}5sNt4O)soVs~0bp%X(YQ@jzAtj2~Fn{3ogKjPP{U(WH=>
zi_{@*zC0azj{wCUpPiY>j(1qXip#cmW!fnX6#}kHe5TwU#uGgTjGipN)pxFuxmxI2
z{$pITT(L%qWU&(28K4%{5e)%;{wm46!yZi|;g^y(?isY_d_r{Lm;|myNmn?8Daxz!
zysOmcjcbu2t~0o_bsA#Aeb_Gh2OrQWA}(pZwBqkRGTnuEi%W-|o92+wSX!4kpXRkz
zyuC-g27D)M)fAPNAR`WVsE|+m1rNWrP$29qQ%R%kB4$n99RIHZtn==$uZJ-sz-eh7
zknSd*x<8fM;$l|Q#oX!w7pXPBwW|BRcII|VBonkDZ~z=eSuoS6w~|UOEA#Agc;lk=
z>3g4`qfT}Ls3^ir_Bvjz-R=XnEz$G09wE@SMg|#<%3^yfI1kd)H#9VI1!Te=h|!kJ
z<SQb{W8Cs|05uvT@)T6(irc`CT{k>YIX$3%uC`J(1T8!$o!FZ<wRh8G9}~@U9?~I&
zU2IRi{qye!h2L?mSrUzHbEaHtM<6K=a3th`g?VdjVq$_!Z~pIg*1d}BAIj2Io27MF
zK_Ee<Lg3EQdk{Rze=9bY3bxUUr?h_G*(~3Lvy{X$p9bg6BGQWff6AYCX$`OE<XY9g
zAKGFSDx!+Z&<XyX`z7LRs0%E;o+u8;Q3cG4G3&HT>1Q%5Qg9+~yQ52e?`)mtIp!d1
ztPH?!A|6JSpy9-y%vv8~oIy%tJ-jo8lqXZ+VPP>zNs>QEYY5xVY_RzHz7WCpX=gO;
zxo9`kTpubju{O{wRl$*isVp`VA74Os#jf&Z$322Y1ECLf7C1Y%0EHeIwn#BEeuPv{
zHOveq)3@Bl^BO1@Rknr#izGSHNE6s_{H#c|AAGCI3tw-d<~?o9eq+{6dH(Y+?_gYG
zN_r>Vy=ep<sDW1jaBbAR3s5Z5(_))Ba8Mi|GR+<IuJj1Gv2-ami~Yu>o43za?!Gjd
z(5wnY`sq==XZmNXcB>4Wi5i0X9?+ySmIY>+2#dMA`5FWzf}LH4kMnl7L#;WR)tOJ8
zwy~l5S1$OhA^|lqM9~rILtKDOaNaVPgHApg89tVtl@(q#Ofd%dM-BwC)2+W5U_SLc
z#{K=u%x!bZh*I&>P1<JN=*$i1P}D=?)UH>f67dJ@UYPDE`D|LtFf%YP(55T<5*N?n
z?BM%{L+(5^H8nsWPL^qej<Wm!=LJv-7&$ieR+Ltnm^WtEwH(?WdJ_k{k4nfwbu-<d
zsmov3|H*@f{!=oQV+wiLeB_Q=!i?q}Fq<Vbk3oMrL_{9WgA~ezTIP=Z*bL<}8IsoE
zvaP4Z;Ln}UU0uu#xwpHH?Ym2OE&aKh=vC0>hj~N*Sc!KP7tJt?F!d$6eEUChbMbnz
zD?n!`ZQo_@9>mnzuVTLxSzb|@Pd-2g0=(w@r<WVSaH>N_XueJ0Caff=Jsg~Md!?Wg
zn(xZ>4kW=oskI-;)rhCOgyK;L4PL_QG22U*SRwP>1Sx1E7li^j9T`m5|2%2=d{1XS
zX&gw@J!#IVmK~yeE7^2$Jf@`Z8y)=*XEQJ@{=1O?vzjny;X}wo2j>kcFAtAJ-d7mF
z&>(T82N*TL$(_)ehEDGkkxKtOGR+VF0zv4A+!Y^FCWZzbAfJ%XI{l1GC(PIQ6|pL}
zkt)jV&xbP|n5iz^U=IH`rf;!SAl6Q(MKXed!_67?gpi5ThbZ!3ispaES42Pz`%Hlc
zW#j5n+bY}V-Q0%fs<Luqsg6zrkZezDx%+lG@l;bDubNTBsl}>u-l(do`kS$JA3BZ$
zaUrMf6KM{*Aq*p>Y0B>wUlXwH4voL3uq{^crDDvQeD>cvVRGa`ZN!q}MeD4H67<~r
zZ1`Vi3d`<)`VqiKqqBeiRF>s31DWYSM#XZw;3<1!R41B)zL?G(tf3_07YWM<8lcbm
zbDYLG4PU+=6-^Z)#j0&uh!$&Ux-DEnsV4ATS1N;9FnCoMqy`48jiQ|qY7BBHO8*tt
zWvXS2YLnOwUiGHK5(<_ORcV8R2N4tNKUCD@k+k`Sc+thLs|?|#K%~fgLfm|qLL<1A
zi<YSoy*EVGCL?}7j|wm+j!a?NgU+pPC?y7wGG4u&*Yi656C+1;5$eJ%#NNchE~LSH
zl6~U_|Hy6f|7LWbKcD@zVUMC>D54-OW~j~%lsqgu!YGHM4x@T-)H#e9f;nipFMnWH
z`!pG}!oWHzAO&~zp*4a=g3$fJf6sFHARJhIeHc*sbQ_1wvF|D}!kxt<XH>06{*4G^
zhLj(&FyPX+78!$Ckoii`@5Iq+_YCh*nl<1dNcKw&Q8r3X6gXnCCpTQTWY|Nd%wL1{
zFJGczSCDsjbuFOG<eAl4avRy&>n9EFlacZJvbr*7^ySH<{yA@QOo0=i9AfOrw+p|e
zL_y6rbx5#X+X@Ud&*OT;Ua@=0TvAFv$64f>&sA?J7!}iI>+!<;P~r%f+e)bo$cdP`
z+vZ6N{j2N7fKQY+QqZ^toXCRwYHf{_U@N`PQxfRUDZMTdgwhmZJ;*1=d%Y_7wzoF|
zv<&4S1GPpk8R|@Che4(#wvY#7+932rk8WPNEz3|Ng(4Jq2;1d7ga$`CM6A~zEZ|af
zO|ZcK5rd880BRDvAoQ`!eXY~Vft+t5DjDwkegX40N#qG*k~CM*x!BZ&vE$+paOQak
zgSibnQ}M?yJ(^}uK$UF;#E<3Xxu=LO1UIt{PzDFGz7B{?3irG75Tp$jzb*bD3=sER
z`Pmx^hF@<bJ1aN00SMn{x|w!5^0^>Mss560Le6Qy4<kJIT%RBzmSG)DF`x9*7LC3I
zH%`grG0Jw#drpOho+r8?$>(6WmwT9N)zH@Ya?>0g!~r3FB?=X<#-n#Ps;Z&a^MCN*
zfr<4`D%USM-74nja*VuM3h{f$I0DPXxAB4#r?xeM{~@ygU_KT&&1}?gPxjm-YHxj2
zAF?u#ubi=2rp-mqX~kHK179{oX$4A)lw+bof5&mvTZR_6Jd8;9-_FBRZvG@MUc#Iq
ztz+kpJ3zLf$L-B7V`aE|n@Ox`@zldSF~<HQQ86*~&)lYLV8M^@xWAtn&;}6<g5l(}
zXK58l&|1Ks^jBN{eh9*b=#U|C35oiOrKXC*c7OOD%%SBpVw4qlVuH9r&<K;@E<%5%
zY-Br)rXndOHdb?&lFK;NlDLfv%5c*Dcge_XjU**F5Vll9wLUSHAq^i)nT(5win7<0
zE$<na0ELVj4K46<jyV+4HNA2B&~pJD-x^5^NoOs-?F}>p)e?UApx`9F*{SH#FT8`C
z6C96{K&?A!2^f%h`@v)hID3baEe4(N4rfE=H82-WAsh|H3#0tgKu<}vAo4+2LqVo+
z*a++i+)or01V75@{#ii2^PVeMNw;V`=s<(tLJrrXcPYRqJEbuP5`tao!cVA@?+P5e
z1u|`H7G6<e=pac7Bn8U9N?j*R3e`W5mgVnszFoca?lwrugPCU#&h68bg2iI!mH#Pb
z@)~%i_y1&;C$pguK1~<hpjFQoatLQ#Eza^N41{WoszTF<=?@W$Z+>Dl-Q+c}6XZPI
z?hX7rHp5}jQx&Ye*KK@QuB}^R#gwhFK~f6~?%lbAFkpx$llw+w5~Tw5j_#zr3PAQW
zb_`;lZIkJQaFwBJ0_w)ya6>&_8YmTs55rJK-aifZZr={HTwUy*Uug4@_+D)y0Z5TZ
zKjXDES!mWmg+S7VaF^T|=Yp($3RqryW92vPbFlZeCaN$3g!?EBCS7mGOAuTyW7U~t
zkp3dU%fk~VcGni9VQN%^GdHg7fh(m|`QzD7+NWn*gaxivBLWqBmFQl8gx^R?I%JVU
zM<$gZS^<4wzkA;oiD<bG$hG}WV$y@iNodXcu{mF?9JzLcXCMvq_pj@G!BfLQ7WMN#
zzaj>BZ6IdZNhXKv3nD)gkULz*HtH7y9wRllI6UVO)fOI}*4|gwt}4>c@WDAyu|b{n
zxC3Yn(9%W?1*SPfEB<NX&&jz>&Ho8~l{WEE=7FO2AD8q#M+<`l5-jiH!U@HuU%SS=
z$5sa&Pa<Z#Ld7FI9(@@P-3``-sf1si!6oW6p-_;ZvyS1X8&pDvKHq#s)gKu#jZp&#
zlHL5u!M#Xel>Xm!1T<R2VQVEY)AWO1j$t^ZvNn}U$Oa~+FXCN2a67WSkiCv7Wqw}4
zOrkscy~9_<_-HB4)(ohLNxK8A8WomIR0Li*-qzG3(ZhGHeZ>s7NhJObV!V9=3Tb2B
zEKH8LTJhJM#NZlZODB}^wR|QTFHmP&{P`R;(>dAM^<>JMzEvaWhwb(Y0jhJ`>D8#?
zP5+jBc0{KNhAQNWGAIpvq+88AJ9g~23ec5A+@BwwoOCKbHWa=+3h#P~%$XjVx^B(o
z6S7bIXU)ax`;ui-`oGq_?EUTW3ZfsNxQLZvcYkTCkB17x)ZTozW>G0$54F~pk(Gl1
zOeo^XbXqd7I(T^jgLXF(36wH+_brLdwTi3IQL(&JjpnP~2tqlS$3s`<(BkBz6k_0c
zFJDPI^~$_`v)@a+cg!G5<+*vQt2a0}cpCGMKZJ}{aQ>nCY%AjxIHaH#^$sm!e*Te8
zX>krloDMt1<RaF&TUjpdUS6%ttzO;yyX7X}+|}hdgd|WoytubP>?lNdc`%chX!B6>
zM)<PGtXZl~pyP!VvJVOM=+))NwFEcPQe)2da>c(sOT1a|q;ucr&j#4^d?7Q?59rnB
zqE+}ocSk)>0y-q{N`elq1cLybBb2wc!8roWF9X)7l&Y$C^s&>qX2nO2F$G`+K&*3K
z?!MZb=hMTF)_K|*T=%U`wB`crPtt`EP{}NN*)L|;6w(=t>gu&)|4e-~pL+Mg(VfWM
z2L5D;VR(q(cIvr!#}R=$q^L%!rgrzCn50IqMCccpHNZp;k!njvCrEIp0!syFwb3gH
z7J=D-7q1bKW1VMA*+&~^CzLZRk@56ar1~mQ*N5A-ZWTq9hdJh<N{LuN_>If2+H!|e
zGNg>1MGCUS`=1V*LjVps3hM{kwic-t1VauV-N`R3Op9sV*Yz`~8k|?gG~5&z`Y!9A
zrss7_Y(N<C6e5DH-P{ziqh+CzBzG0j=kY=r_2?$2E#Y$Bz0(T9vrX-Cm?8);h~m`f
z3x%Ji;E&Szyw#(;ZFlzZGxqkBXy(nQEZ52G-Fxg0ng_9QmjgAX$=8$<E0DG;x~u;E
z*epy^9G9B`x~#VLd1^{d?iL@e<NWS&fk$D0e%}q{wzfCYn0SH}j9Qg2F-MLbZM<Vd
z1F1?|+uTX<glk@A-xD8hRQT`Cojd;~qT*6l?|k!8z6P4dNt~a=K;Sy4S&8R^S=)N}
z*vz2t{YjQO;VYs)1EeP9mFNVIv6P|lRn+1U(a|+yvtd`bQCh}6xV8pT9mE1mUlnY>
z=nHsxea6;n0P2yzo!Yk-kUCa9eAg$%<#cq_s@4VVXe%_ScIH-yLcmP}3ixN93zy&$
zxiOXM%Fo)v>E$>^5m5g59ro8Dh)6VG#W3bQhuQ}ILVvPcV0%fq$w>wD)_H1BTZTp>
zz)j*BB59XD8`gd$Coxoeohl<VMygkroqzT!8im(EbPf+7C8PXSp!&bNK#yq2Qlmy(
zm0-*0&z)2`8L__aV8OF^`y=<Gi$}DXEh{smp5k6kh9Ly>i0$j0!mwumLy8yveCX+o
z;*<$r_g2^F@L>3nA;&pIQ0(zflY}TDIJXmSymz6DEP(ElPdL!<v!WK62T8Bel(m}{
zIDGD_KU>*tS8NSz3O@mZ7Jah$@c9IGiA9;gb&GKF$Qv3M)E$t13CVrFT@z)y3%CKe
zLz9w}lBCkLuepUx?+z?w9B2ZOiy{S)RN7D#2$t4R+*t7H0ABfn5O%HWy>{>C#i_?A
zG?8_^{ZC3Wu3gd~lH@79-*RbziHSV_yACudxTOARI4)K2B3IsFT-nkzp<fVh7SKmT
z=3{fr8TZ#oyHU%5IRR6+Q~PwOmWLze6d%`f{7oGI5Gl9*q-oJR0oAhFzrE#MsGxwA
zlacMnA>;q>RV(0&zcl2%us>RH*}s3f+{^8%Z%3~JHO}htm(@r(!q^cEksW;*{}6eC
zf+m$Zo3VHZ`nAQ6PcZp^G8ay-UJ~O6GBMvW%VOdTXfiY+FHE(u_XGFrHFLG6FwWp#
zHaHR~ex(O2x)!J@g{bM^g~L$}^K@BbIfJeFVnhbz_4f)JJG;>~SsSAGEJAu5)H0G|
z+FOxE-+l?2QzGVpJA{60XfM}>`Nl)ueozuZr+e4XjP7n?Vm%OF%D__^e*S;?zhcIG
zKkneoUc`9RW7&2in@4<Chh3GVWn=_?DDSkpQ+i8jkIlcAyC*0(*d?9oR9N-@6mgeN
zTplU*Drn3S7C*Ufz2E+0kKPSHH$uXwL&a?@K>HjvGFlsFCmCMO%oA3i$XVk4XRcyZ
zg#e!zx*0f|2ilJV%1$|0<h_-g`3XP`3@i17lrY`kCF8g{{5mr)ujG#+m>2R5F5JyM
z(A@irx^xp9vHG2+VmLWcIlgYP#ff$XW9hbF8;|=g&@?#5a(}`kVr}u|wrOSXm}uyS
zCj!Nm4u=2f51$yj+c|7#qZy!O<tvG}8l(mgJta;Z&R0G3EQ-*TiJ28K)B5|;_=XVG
zD%Q-Vzk`;jiPRQ5qDjAw+uGmIEM&?}8O9zy!0fp4tJeUp!|-)qI}@XZ&lNsu$g3G2
z2W5R#Tl%#WQ2IOf?y+8`-iHGkvVzzia7_5RY8q6_w5XYTCAxZ0o~A~ffxZfHolPD)
zHm4*NJe~V8l9kEJ_1*%31BgoI+q36pE3dNw9_=&xmaUmxKeAq`@H-}`=eie#KZAOO
z_*!8qmNI7)=$~F7(PBoY7+GkXFCgKEl3NVC!3ju8rukonF;n1ukR2IC>xF%!roxQ&
zxf|*ghAV_<#Ol3$BvSHEppDF3EYbfogn!e>7V>q!Fnzr4#DAQ95G|l}1sKAAk<)qk
zrbG>il0iQ-&2cfsHLf37QCut*E@<M2!-r7OFn=5nF%(4d4K8R3PHHJzoU_JdZh4uf
z6On5T9?+;%f>uI%Hc{2fv~%$B5r!FvLIZt(rF?Kw7O@s-$H=E&FOfMrlR=CT`ubsK
zhZa0l$${=zh(m+*yTGLvs?*b<LUDFz@kkQLtOx2R;&1}I!Hm=0_V8d3@benfyZ9Yv
z%+L5PSk<<WOzzSz%bRk`e(U#KYe7cW6shz=MG})cxmaNH+VEGv7phT$s^An&jck}!
zUI73_S*FF@X^t27t^tMv>nya8jbzqOfOu87+q8Oe=pH_L#2f2yJ}<lmQDr!+fD*nN
zJV@osv$Hj~b5L~hZ{<oC7BDF0giIzTO;s?C&`XencicI*qIm>qau)&_Ija{HOycTJ
zRxBPb!(<8IvZ<Rz1fc!~E+~lOrJ5TAGjx_=_oDlt!vH~_X>lLJ*E(u?>)u=X!sli#
z*q-Z;gF==ZEO+W=X7)nF?cQ9i`@r&wztjc@W&!rYI|hRnypj;+`U69f5q5ruZiFbO
zb<(DubnkS&AjWZ^)~yBLHJK?kfEl7nFKpPhz(x){<M2LNzYu1uF*4!Es6pAOe+_7X
zP6k)}a$}>O(f0MMBPqE;zTO)Ne}vI4QTDhb01ca%+&w!qr5ug4GAM~F)(F<#zdp<`
zt^SuWRoUqsW#?caWK!Tj^=IVx0+jXi^{a`kqvNdoixYxRlh729v(EaL>=`cFL&{S$
z7+r4gPq?vp3q~nIZ+xWgieHG-KeaJk0kp2ba#Jr|*kBgM@ycnyFZ1|B)0;O|Qe1)y
zz1Y(x$R%>!N<WiDkgLpN6J5v;7j?K({Ar>d{vfQU<%x|L8s+FBvXj3vVZ_~udwt>v
zItHyo7lF~#91QzD5HAtfJtlO++dn*0ck15A@Gu!YUrjm%JWVBcRwo?KXy9Y{=>(_(
zhloPVp<)~l(8}Ik*g?AlL&s}t12WI0AW%#H_g%IB3jdg}j-KQky?Q|QWzPURw8;3u
z-LRnYGN9mQtP>Aa_?0PTri>$@kmkS{52ndCLYw9`fL5Q2uKf3chW&RBO)mhV<76ow
z1`bEg22}Qv|3#S>>;cUCr)!DcuSkZJc|j!ra|mT%RLo&-!hstB08q$1sjItY&rs-Q
zKn>`XbcMfi!QUsPs7N2(uqW%%9{$ATz|gZlYXz4|oh;D8LwEVw#W3I&T!)~L5kC0F
zXM!bukE&`E>5YkK0^~@|qVXOX8FG-4>>U>5JtZiIqShjERV-<N2XM9u?B0E#V2T_V
z5cypmJ6&Z2Pl2{qYuNTi?oEq(1ZWna$s@@ndV`5<`{p1VKsYiFcZ1Q+b6f`cE}zVc
zKa<Q?Yv>P;<s{JU5^G9DRsnS2R5em7j%$hXy#@-B5Hh_BOop{j86nO|XOwMT8fTbT
zJH3c&QqbX$r5~TBpfMLMR4U9lMZyr(I`yj``*?Rq0a^EVTI@UOWw|y$q!#ma&mjW?
zAvnR#K-}bxO5aDMtH&mo2U&d(O<6woQ{Zp$iyCo<d4@C@DC2+>8i7M6+%2A){kJsB
z3Dd|R_cSP#hze<H<?pXxuYDy@v6I2um58+2+{n<!>_bL_{ZO`|;Xi|#nK)96Mq&_G
zo|%`Md;sC@&~xC<qg>`9VUePj&l)q%;B3BdBochI_zyRfLEz@tKJwUaj^*<(jw4Jl
z+4Xp3GR*ux28WQAG966W@6w?FbRCY+0W#<kJxukA8}8~WB(9dYILu#LW3kd8HS#qx
z4gVgZ`~`2)QU4bZT<Y6a?gkv-8l80MPei{9v}AOqSc|s<C~8XQ>PDlOnW<Ya6;QT`
zf7OgR<j6Pk7{1l}oUtSBsL@eTledP4qeqev0P5i;v(Kn%zQFieDx!iqpqIw;=+VvI
z=sN~5Yt?%71Hsb>E#!u&raM0hAA}>G%+}Z`6Uk>w*OX79#3`rb3kwVPQyh-BuM?<2
zf(+`9P&s=t=&s|;k?-x#I7V^JTiE3p+oW@qK6#>lO!6g0O9B2=h}ywa5<oY&pIOyU
z;Sg{p(6R(o8wrX*R*64h>0vlz2(11RW>j>7TC4r5usSO4DYCke`-k`e`oBZw7>7>Q
zRxcoG*MT4w@B#3a3TZJ197GHtn=H4IY1wG?J<U-E+ZU$Nii*2F&NBpR%1D-A9P|ei
zZ=$TDYwxrSA0np!XEhS+vQLb$zbXnSx_Q{@R2GSa#O(y126<?qxZ)tF9J)9rUwGXb
zNs2W(ybaFtIIzP294F`Gh>u6hqY42dwHiheE{J@eQ7!^tm?nI&*nqaJxFWU3V$fA>
zId0)<ZH{{s9TmUBGUu+E-i*#P>s{>-AHF{z`v))!g*_105ll~3CV%o1KjAYmHRZ37
z2z+_&g()$014ZF?HVjw?;{$2)5Ez6E)(W?j$>S1$yvcNPGUyY%JJuIQbxa~Da{vjM
zsl@`#_)F*KhoT#qX;{`l@o#i3jaS)CO7wmGbBaJsKPo%|M{W1Nb0N1zFFGhgop;NY
zUAJv|BO*2!z2eopCL7)0V)Ao?_)M)<4>Lqk;9J2e5Q8>SAC^)R_ym(4Y@vn733u>k
zF(V$XVTtp<wFQK4(o0q>$$(H@p+;GRqXDhTm*t;ViQpWPj9`g&sdOARh>_i(!EB^y
zU=VqBY#st=ga$QQB(K*QS$qAnV*_jzXB!~M2m`E|`IbC0^d7GWg`L55YW&9p8VLNb
z$i4c$`rf6Ey5JG_N#$r9+z3TwCw8^j_ktl~+CcI;Qng90f^pnzw?T+4lTw2-sX76;
zZkIm(^8a72_$6Au0dfQ35P4$SQXBjUF)r5!us*f=sc-Qp3`e-;`rR#FE*``N_)Y|W
z&n8n3l)uG^zyz-J4ky9JP$ED#VtH%5w@|Hi%3<X15Cz^&adDwGMV6Pf_4WTK1zla(
zO1v*F_Wt;JgQQ;I14UA=-!wl`?WBY0xTHY9EJRtOQZHutpzg6cxPr;Y3PfZR%q8l#
z@_?H{Y)1cq(Z$-lN@@dqWjISHUiJrs+Sh{F@(H6+x{gKjBG%I>sEU;H=ISu0ezc4c
zb22he932!$CnwwnSZRO=+Oi2`>p_eJMJv63)f(JR=T<^!d{x0&aay>oU7fXD6>`w-
zIfeKq8dz<V${|>LOKWlG9lGn|pXdd`igB!IyK?{?24P2ePo?r~_Idl8uJ5j4_kzm-
z`!}X`rN7NUAqqPS=Eq55yck%qvqOprhB)5;uJh;*JQN~7g_<DF4zYZfU~J*`c$K(8
zD?kPJE~p}+T|@jsw!tf>L@lVu5fgbG0+}IvGZyP}aduOkM-L5vHzbNVb5HA5yaf=S
z<dM}OcP<Uk+O0f52ig-GCH|Od8K0yn4{-QtlOqoh4OR*6<0X5u|92_gJt(ZF^fvsv
z%KA0obyTooeMu0=EuJ6bE-Kh{#N0d*wMAHoh8A;`n-d2IhYi|RV4cr-QU}~B5?}x(
zs1V8a@cHRkbQF`ckZHD^uxvZ?g*As~;k<nN{1zV_LZ*$_a<gEi#;t-IRxyg$zO^R`
z1l|WVnH?0qX^o8?o@$zWN-U1RDp<s+7X1j4^|5B8@+x<_D&V$RzkjZ}9?<;;umHoq
zBn_BvV4^x1EdYY8DqpP3;#V1CY_Zq7kv`582m%=YU5by?mgzBYNnji<zNy=}p6k%J
z(n5Qs%V`<_S0(?L=V3p-r%AXpJ1)hmt;`RFd~hrOF#DYO2ij-cj`sHUC_(HVzZ(X}
za8>7py8PXP+cLP~(Y9%EB10CBcwpA!jQKoeQY3ES$-&?MoWAJohz*x?5n=*12;&60
zrGxBqHio+FNVV14R;kqeKO!O{AqKIiB-YIk2koP1J;+CfpcaEz^tCyS14ud{DnLL#
z%-$r1UcZGIY%hEgO|9N1P32J<K$2sm^>??Zs9@GAx-U8H7wSo%R0OMXA)ir7Ff5pY
zA-vh%g>u3?s*_&l&f)6^QWVjQ5f~WJJTLSF1QLl!tFx0xPFLRi)VzE(kMXsM7)Kdq
zynwDaRQvTVb$lvI`Bdb^{x+YLJ&3UQo*E{Fy@xg#SGmS~Xmm7ZSGdI7tV{A)1R4<F
z_rf9!`i&)zK%?pM=!@Jv@&W3i-)IzK*-nQibfaL#sOn*+Ga|k`C82hzZ7BeN@K#~M
zqr4Qc)x!EjV0#qE?<S9Q#v6jZb6U^Vm4cFhdn`B!CJ-o{H^12bBPSo_{t_6J`jh3q
z*`ZM^xg)RvVrm?&<eA0)D|Wbv^aP6R8?*P6nEAIFH!Hh7uI_~kFBY+&_qlHqr=)#w
z+sI9dcxZwT#{J=`FQ;t%s>c+WKy6tm)K&~5E&Mg)!!bH*UV$i{K)&F};=3%E%f9>W
z8?0jPAnHXX-g;7WaVxp*6j;2=2(1W-d8mh1FAAtZ$#sESFj5`1R`BB+7Q)!Kg3Cmk
zY+D$Yn01J%n+0xS*foKWk4*2vC%Qt(P?x{oQm7~WR5OM7vNcE15Zli7|D0J$rnCNa
zt1uH2sXQuqqoZ5tG!G&vZ0hkLF9vWsw6ItmD$z`tT;=96zw{gqu96a^rB4;h+Xzx_
z#QV0&3R)8~5Sr*tj4Y?=?9ZOneQ&YbkIyjyR_gFUnsevRM`RlO*k*E|txFU%oc(j~
zWT98MVPA+<+|yz|{XUaz6ty7=G|WRj)cMD>+VQB>{I1aHc6yhp`VBQivqAcsj<bT)
zEcu+@i2}vbvrMhv;!o;7_UlU8Mzl~aky`+RD|Xn3K4(NFHvr^*H5j$oD)CR5i?KxD
zx506WDkCHdWQ8AO95K;58f<R6bkqBugRdf#^oxH}4$Sr@-n(bI70QQTwIzOZ5Q)3%
zdTdTyTrZXN>Z6&o-g3Lv^XrIeg>j}1fN;#6JGwgjseWJpNiBqacg5*SkTuwP?0JQ#
z(iG;a=m;T7LV>;>y*>kKv>mO&#DhevP6PqEbwrRFt{BQ}AI{uj(sbT(hNxcX)2wUq
z36_$2s6E3!+8CbyEDSCo@ox?9%3+!PF9oS_A>>|C;C9$m&+*(;61OuHJJ}X>$977%
zZVu&Bh58zwF9@zUnGGzm=<*>oM1nC7Ip=Zbp%_w2{pvBoU3Gc|;{!>}SU);?w)O+U
z>9<3DShuH5*&o1giGuB#24^T{1+<uHoXz3j6hM{mbqJY$`@g#U*6HTd{P>_|fLXTA
zK-3q)-A<Tu&ZX)npUQb(nz2}ElXy0|f%<0S*S57A&-?DRWDyyBPlHkdM?Z8BjL<1O
zPT0zFTR;WYXLu&6k$|zx)H!zdoLl04yf5-v;XPXiff38x!j_;aWa31inB|19BZW~@
z2lFI>!`$Sj^DFu}l45KzgA|RXx8BpsVg;vema4B`bHC-vnPc>>;dMuL*A)THMX(q9
z1!d#{;@IFE^|d)-ytnP@W@dT$8`$;7PM(C-mm4HegeFBCH2{WiZ-i@nS-j^d8__x-
z(JAlRoZ}Lvsnx=-O7R|s^0w^vo81Up_7-$VU=f(1v%ZZJL%tf<E8tNr)mAiSJDzln
z&dL<-i;&_C|DcCJ1MPg*<Ig{o2|S@$?CiWH_=(@9uq)3r2jFr1hUHNClasdVf*u^%
zw77J$`u4cYRsWiiX>^(-clKCb0-q{B%(o=A2kOGAX=U73+3Ny8*g)hzg&Z%o-10?H
zVPRo`-!An~{rD_JulizZP#=gBOW7=`C1FuE>J!IGqhThA{L)(^esCjPyH<LhX2G-1
zMWYl(E0C8VADLbi6dYr{rkin6h-DP(p$k1oy8e_khT~ASg^#!+CI-_K+$FCJ{-EJ_
zSoG1h%9$HWo&d$?KgftO>}Os(rwduqiCl|FP)Zt)kNJ(bLl8lP6aTPblKBI{nvL2J
z8PiBGYT`?HeEHr%h^G)2fG&l``6$4Ju-M-_3pZ_^c5e&3T!=iRrf;#Y$mMhpcR{X2
zSl(?Lrn7SQFJd5GY<7Ar+o*32=W8wRX)3RuwEO!7`8}aXA!0L_>-{(EXLf;fTpj)-
zGToAJPz0@CEe|^eC~Zn|^|z#P=@sz=tGn-TrT@^3;iGdW^L=sZnt^RiAHsjH{l_5)
zr*`*Ehq?@Sr96#n`sVl95xQ08Z$-#55XvJ%2*f#>wy&|^ymr1rW%Np^mp_}1J(tcg
z-=D5Z0RAL5Kd7!VOkMs#^D>m-0UwnJPz~z;m2VjBc+^P2uV`t&4<o%d5(OI}%u_K3
zKDDkGvh(ipKe9kulWN`BDyKbPb9T{ayylgz?ggJu40w4fiKWAd+gg5HDn=dx<(&*R
zYi!Qc1-VZidahYL)TUw_da*RH_#vZ2ds`cV#_XSeZf{XHbBwP%JXg77qG2m$l23!P
zKWcRQ0Y5r9oSO4rR{#2(##AmhygT@-20~U3LO<Amh_R^`xn7Y!=XR#Rr`&l(6`$oM
zB7}^}UZIn|`C|K)APAFI2J>w$%%dxVZ5-edp3IS5_3SFOU~u(VAMssrgEJRuxO6#(
zLiOZAGv@K?lQ=R_NMSpMbJ%Dx4{T^~CJe_U<{HpK6T7~_Ie*>^r7g*b3WhkSLoZ4I
zYtOxn-jD9yv+So&>yZbhrDTYBAcU7>ZmK$*Q$c-HFHlkO@H;y9Q7rqt+q>Vr+fgEZ
zQ26K#!S3uk{>1hsiw0QFw+LIhqkhnx2MJ>6k}P~x=TulHPg*3e)8V8W5JyoBM4m86
zz+bn7g*c$?nNnLFS*3t}AZj8qFgTxi1V$cGy%NGOMj=`g3W_rsp)52Sy$s+05raE6
ztK)g#^}^mzzW3BxpAqJh$zo{pqlonIN5Ls%v0gJXQW-swbvXyY>gnna?(n#RG>D7i
zaN@rDq4kJWUf{XU%z~|6@!uv&KRcpJ%{F-+^t&}Q(+<=Z5%)}5qWM6)MCSMr+kY0j
zk$qn@0QV(~?+jc_3}0=&tdxL0b|oGYeIS^q0R4@Kt!(etYbx`zS52VQfcmP_;l*l}
zP8y65;2!s*WCmykxNVCH>5*4v4kGy_xMnSmQ&{NZo4%>d!Bi;k8z}qKsZVxm<f_nv
zivvQJACXuyynLvzB)__JgP^m0u_>u7O``K7Ym<@i@f3yVhMJEPe=e_4y_KVm0dJ?$
zrJnW_GjfD~%TLU?b=v!MbD=dqTVxh$UpOxjV1(zs6%J!^gOUkK^G%j30!_WWki9SU
zuUD&th;=kzzcdjk-92a<(k`xm(k&7yL*QokfrK}c%NC9_a4Y(?!1;5s%>&VwX&s|J
zLV|)Y_r@7U>EalKP}T++8)(agZ+<Un{p8twq~9GAo==*+gKH951tjqY2qv)o&7T!t
z*fz$-Fk(3E6~r8eSfsUH7H;ic1Xgz%`59qR4OTlkSxfJZ&78nFU)YHLB<KCsT@riq
zvQ`a{5Af|$%M*2P*#W&~rW&dE<535JI73VTURjG)z?SKMt+$2uf*lcl<g<&TA()53
zAruJwkz*Ttv0Y<X{6YX2g95?PFNIVEhuLqtp|^)p5^l{OK8Fx5g7Lbb5^x1-qcDba
z1d$v5kSKx7I1M%JLwQ@r6O;7!HT=|1WOacwhF@BgL;<lB5V9Y}hKVo6bX~*yv8|x0
zWy>2}GDQOU18j9IZSBCFBZi~(U7ekRf$E&E4nH{ZwNWG1a2m6@QzPr9l~Lv|EsUJp
z{LQ6KMEa9lbpW4do74uPu?Bbt{O_ERH;kL)+qog}+g{x2TM!OAqOGb}{aX=ik^AW8
zA;4!=XU~Rga1O^ygtF!|au2|3var;RTq>4=+!AO$iX}v)lXMDP-vnW5DZO8o^gkcG
z+vkM9S_CVehUXs450pYAS`O?%%<bFk`PHWZx1g!#=X4)wONuu3<;gT39!^~UgM)wK
zSo2vj8cL4_mIhYyiZIc35fKp~y`5}FlU=w+B$@X!-CU3t4B*)4E5Fbi8CE%mh7Qa0
zM2=}7vMN5d^VtSB3{?@_mmKP(bHq!sU3N!71N9U+L^mQo%XKZYH^T9D35^TGB0)kG
ze0<c<bJh9~y)hK5SY0F-0K!a?jbdo{@N(sGh_G-(lQ}2=QfsrBP!&o8_D04oKiFfa
zmia?dp%k)yt=)&2@Kw$azPis<89!(I(ss2C1QDTZ-X4WnmoHR2y*)RTeuk(#uR$&&
zr1zTnXmY8U1lBOl90OlNraMg+qzfbcrK)hLAYCYIk#}=`6~b_chT#6i@=z%2w&8^s
zO%-?NT1NY<jQGT53+!eo$7TZL7R&D#1Kb5JcSu2uU*6vaMW*C?RCakt?fClbn^9h|
zVs#mmnjl?qFtPkqL`n?wcHovsxIgY-_-AP*enH_Bs2p$7W5#;aCnQfNX-pS(2yAq`
z?akWnbnOlybiWT$(0n+u$IjS_v}2^6;JQJ)4~PqK=fR`@<dS}~Wc9j$_R9l*i%VT0
zT|{YEH1YBi)H{tK6v{iOdJFqJ7>OT_$o&dGZI?}Y1^v+K%%Rl)G&b)7)te7s8v3!%
zn+yE_T><_=T@`|az|6&Qz-werz^Oq@(5Q$qCAaQF48!p7a0tinG~^3mU^V^+uE^}1
z4aR|rW*E8(=C`LWUbt{OQay<YnzAW35Sk%~qA*Hbhfj_$d?9y3%qz)R^HroBv%3ZD
z+%cYk!YIuWW`!rrI@-PKJ@xb{5Nn81Y8yc|6S5`2=>cWj4mbbK!RsLkIONF;R#HI|
z@i;(-G)G5J&<!w48T2A{(UocQ$&8$w$OxzHI2MKw&SfOhJaXUi)2B})6B(B~GyvMJ
zx>GHVCrHB3`SS<gClT!^5KA&(HjFDfGm}|6nGA`^w`jmj57c}e)e9zZ+GxbEx-*Kp
z9qPCb9mG%?>V4AF?EjL0{4LGi+RXgk7*Q;TJj;IfmHfmJgqPTv08dCpCGdl%gkmcx
zNTcCRSY&$hqyspb2$W`ni~-kG)^1x!N*#XP9;<`x9?{a+JA9{U$P+~7CpHf3p{SX~
zMOCjNb%7j3;y=G`LRWL)LLJ^5QhUI~IWAsgXJZ5ChzPR4akoH+g{lp0Od?!C5Ocxf
z3SD%ncAl8=Gj&m4i6>F)2FdpiK0Lomf={~U0O_U5&N{ZK5B^qm=|9ri+55m{puQVg
zq$f{O;~Xf)B(@fuIFSdh-^5*s5aYDPasukdm(K_h6EE5!S6}9C5+Sl>KoqXZLG+8a
zsGK5;=b@7Wl#S%T+vlg>!IOt(7spxJZ{@b;=6*8k8WE?4hOI53ycw*BdsV=^aoy+_
z80~{bIc9bNYAwS@({XYKtB-fLbmW=jZyr^H$H)~RLtJ`FM$fvz^KzfE|5(*_-M#Ps
z6o9~#8&NYs$%Do_FoF{Bxh4~!Gg89%Np$5P!rA!6<u>oa{Wk=%x)N!#`r_|GwpEYK
zE?(QQ`8n`z=u?j=|Dq*v<&CzQ7cS(SP1O)X%V~(&%+g&Sv=q;f$TUR9WMs&9ugxNf
zPgJkc(zM=Fnd|By{Vw(L$r$})e7)Lb7zN*XVdUtg*E-46#x>3lMpYWv7y>i-G51+z
zeDPq=r%15}@x{N^|1q}Zq6MU=h3LY-dRA-a&xvY2|2{P_%@8jHMkH^TCgC=u&6onb
zAO7AUFoqMF1IUbRL)<B^;Sdx1`!YNQ_sqWso0FrB#E|o~#PXC{{zsh;O9)#EzW3sR
zFXE!2_qzVbAEN>xYx2^ZBh?aTKKet%Y3<POeB-x{QPA1XJN0z;nt63Os?P&X*|CFz
z|45hGw@9*@xMDfXA}mqyn7Ym*S$(}k;On^fcnnLqkw@3TqI`ltKqSp#X4L2dXMgb)
zG@(<(P76)!SzV7V)(+~x!Zyiz>}5mu1&yA5#QABXqp4MkM@Wd?peGM(;A;{LuhtA;
zW)}yh#2^Y{(}z5O#v3+lAP&%%<a1+d;@~i%DS>Yjl_Bl=_1de=NuwqUbWrzN2-Vf?
zcsSRK*3;od>l0gD{-5z*nydZo%gaZquR-UX-hM^1Gtdd5Y#5=!NXQms$40!WZn6Ma
zCh>rWU^q!xWTr@QC<8X**J?I7^g!uySgm_ZzyyfxXV5K%NWAaD7KI)}Ddl7`0v^En
z2g!${$<!2WUrW-D;;2-d%r6#xf(3%&5+;HD$LcHbFp*sw2rq}8Xwk^GZ=rH=@V+DT
zHT&?E--(u9Yh?-*9stpWJQZD?-Ih(1fb~F_h%gFE&=<5f3BSgkw!L$X5GBafrb=39
zKC`nVkZvo&ObYI*1f!xl(rL&%ps)!et&sfSLiuxm*m=QJCA`k6{2vrxT@$p;R1HIl
zhag{PT;MK*b;sl*chRxV58qv@p|s^Nh)+t2hQT~^<!)W)^He(5=O4uM*3FHdp9;EM
zY__7UDlX@^Bs}8IL+ig5eZeuSFuEVr<Np_l2q6}Ud_nOQuy^F3BZg}9lN|>l5Rlz#
zK1w@hZtWKs0jhAZH!^FG@CN)zGOnR^`!!INIlFVG`%nfIrwG_UMivqs&Ger+gjhTs
zivi(!$!RU$E-jQAhx#64p||<*0mUmwX`SiriWON42CXo6s=%e`%JvJ_%SK%;+WV@P
zf?|MU4r-voXZJZDz&auWpa@S!GQS8QIZ%J!79&{xd6i)hd8@1wK!V~#ixh&9$;x_~
zpV%-^k+2-!qcxggV8*+B`}P$9o9+Y1RY5BG_WaYB9YbaedV7~=pKtjGq5V%I0(>dw
zPuwwL`cksU*8j=RIm#1#<^>yjFYXn4`-f+TOmg0v<iwrT*r(>ZJV5Qz5s&allwJ%M
zL>xyG_jxTASjHqNyB~>tAgD;D%AlJZgr>g+H8vjP>vfx_<N=lLEKsQ><p~nSSuU5=
z&f?gH9L*0z+Sp10{<;_j*Zx>eb4Mzb!(()x9WjPmdly^$jT>u`9a;EE{Kv>Qg(%!#
zS!+DGrl>xDyQFub$~+>R0#XSD{tc;$)@`QDqrgDV?nOeApXpwfldmdp1!MMZG%_Nf
z)k#Kf3pD=De(Lz5Jl^xx%HSwb=n4BX3$_bcxw+km;PZ<__UI0qocd|y3q8Fw@;lnK
zK06vjxtLppl(vmb?`I89d4<4)D_33$ZZpQPk{4n$kbYZ=)djkwO>j6~X1(C(NZa82
zb!~Z&6z8~5z~p0$O6_^3A?KwZdg_dW!yC!kb<zmrGPF+Ox5Ddm`+8&lv&&;AK74Cn
z8HjAOB}Q#68g(1787OB!LG1uVJ09I-lh-ahW8jpwYc1MiEIQD-0>0ii1%N^?FxG`0
z-!F<&ht=1y@RK&Z<c4DPLem`WOPr%9y+|3T`FM5V#l^E#*N{+zK#rXb1=K96xCT=(
zas&bJ-Wq+MJ{<_6=STZe1gXdr#;7Gfdls`nQ<uuUZNz;31`7qqvUY&_qs3kF4K1#A
zjZICAkJT|D5-Q#p^8nN2VW3LSk9d7cpH6RoVM8~wVb_M8!=Z4N;$nwN?yE*c)cq|*
z1&;~b14se$KVqy?tu#7eoI)*0HWo?Chh^fxa=o^nH5YLd5KksaJO0SLL-351)%6Ie
z^?B2~(%5smx3M(neb#Z@RAqf7jcOTJIKRqM)FCGHGwS;VVX`Xy4CXU6GU@hhq1)=5
z+TB5(x8?Ti+0odw^C9`r_)PuoiPe-`-+q;osNjk(W!UbsqKtB|;doL&fsU?WgmVxS
zSV2$Bb;!|4Vi9>T+T!>0n7cjfkJ$Za!t}gUkL1+bx*w7SgWFo1_e`jxUR>(yKMcPk
z2})^vJB-B$T+!ZMr(maz^r`<2q@2@II-mk=Q!&iQzNY7gcCj&Z7(R%(3T|pw!Lkxo
zr!#Q_W5>Gx7QoO59y0WxxOfX9ZpibwcmF={twse_Ry;;BXeVj0^U*Wc??>+440+~X
zBHkQrkt^aWL4`Hr`ankK(Yw!`ui}wf`&NnhlHr&&7cJHU{;JH!k6G$WP)%?7J?K4+
zF1C|Mq<+eSJc>zdk9o2qy5YHL7^4uNYKIpJf2rU|f+S}}lgD?TlVFb|=Lr4}*e37G
zUC`9jq}n1x)oOxCD7X`^;~+vbRX<>66o2fpw?d1Qa6uB+5=2qKsCq)=RuNgIJ}@zT
z6VU#DYWyIT5nrMz5Y=TRh1e)jwyXZV;~!-tB_-3TywHJy-G|hM<I1K^1;0OVvZ9*6
zIS)?*C;`0^OV8AcJ5DBJ$QbUb@GWm(8_qtl`&*LbqZ~9OM~)nUCHv4Hh8-YgNhA>T
z*(8?(s|`Y0jdSP54A{;1HKSnwM<|&yaRq@9|9XL6U|3PT>&=MBzJ1$ph}woQ$D;R@
zK8Lme7n=UWoMQ~!r}r0MAubG8uBdGTT5w$Nb|w$HaG&D`@-)9)3Vlfr{r;}T<*Cr}
zWvyBwn>)^}CqL2x%^4({OH}4Xx`BPyYtMu0MX=G!`wSWajtM{v$V*3siAHVZS7~YK
zfAOkR5U-O)<7dg3MDLYP7eJ2)r7^SA0gq^rJ;?{81X~w^Q^C^#AvpX(l=@Kiv5v|k
zNkiMz^rOKirA{Ja&`EB4<P4!ZWXNV_55{NuxP2{He@LSkxFC0`oGqy7HFK_08RF(^
z2JXl|Q0ZJJQoRvjM%y-5pWz%AU<(2*aMxD;SOJ`t?R|Yw;O{E-n=yawysGdUiYJl)
zig}1(2KVKVMjUGt5)xQj-}N{<yB1*~X$}*79L2@Osr12C3^CBQ00wWTFWUr2_o9+!
zwUrb?_5${L9WtCwlG=}LQPDyyRL~L-*~f!hHa}GIW-sWjE9r8$O$iNkuf`iite_p0
z%1553C*Kru_Q8)0!vh(h%O1o?1#}T_F8&o-BHS^Wv|&!rV*N{8gAM}{*Bb_{TQvgm
zyPt96-X?+Egp}vfpkRJ8IBgd9ag+-Rm%h?n_-N*j4~xd6KW;_m$`v`Fz-L!V^}s!)
zzB^)1r6S&WI^fu@yDh_%T^mFm2EQM0npbJ?E!Few8#>EOHi~}6+b=p7B(Ptw4JbA?
z0wH6k9UK_&>3}NS6RJcg+RoskL12DtFaV~f;J=$^j~}MjJP5s)J5{bfhG@dq)}hQR
z2;nr4H-VRK_Skfgy5J2MicB*=4+84H?~<1<o@fjM#OBVZI!zRx3_I`wKa3ipJf7t{
zPI=0;C}(@}HKO2#khLNHsz>MOPPWtpDa?Bct{G^1v{~ZFKx)Lp&#lD+OXv-)x&BEW
z$Us9lquw+zk+e*Z^*A6&x*i%S)Wb_(-f5obgR&Yl!lJf2i0UnYF|tUrv<(>ZOq76B
z0+yLa-cuUPj!1-zo_{J000>Y57ccLln@UVzOz8C&H8aBxPXCjNHhQ?Nzm|9}%ZtYR
z>#WDcC%nrobgsMJh5}&lhQ`MEkm`c%YmOiMn+b0Fn2kzy*Dk#R^CO8P9lgEdoGHGX
z4twc4isk>a+N9Jr4VN6G8Rt6L3rN*7F`<nU3J$$xO|$t#j;xOTc$M#gqWoVJ1AezH
zn;(smGqjDw4qk<3<$u|^En-f$^`ZJ$dKexQ_(?|#+y-)#bnef&Kpm)VXlQtNC63EH
z85(*!{`L`vHP)X=H9hO0y#?c!ke;g-tN7O8g~U21sX-bt#8dFY{${83{N12yo{3$%
zdpJ@!z{z`H_rFUEf)^qQ0vcgg_#dbz#E~rV{3@pMbaIM$!oFV-GAH=Ti0$?n<bmKa
zZW__Cj@DjgY=*@G^1&^bS8W@!jRYv7J4FU`Ov{-gI5@z$XrG`Vv5>K`{p_7^@qneF
zd+hbiZ09@F59eG$AOB5f9!(nUeZ6_~$P44mrGBMN-+r$uTi#G8zV<ek!?b!@8KDUJ
zAgAar(+94BB8vnp0y?q}Oq!dSNiHnB`hG!#F3!#figtXM(<Ckvl`_TRFAa;I?ApsW
ziV#pp!YHu~F_>QPN45Ns#@1HMYkVQb_?AK76`B+Dibl)XIhcfWZ$vrf-)eSM<P4i8
zo+!i47tSc!a3Dz5?GaB`lDB;hWZjIfu8#i-lPeTqcj=-ZO3fkW>-9cRRp=v0&xQ-Y
zn5Ptz#)0%<y&~C*jEe!cN+NqP^$S+)^g3qe;{bKYaAeFYA;C;g?04ROz&GrB>C8oQ
z*N5rp{lGko#G9W60i*{|Ag1{-SI7{eHW+;U;EBr&?+i!CHm=CmsXP83Q`a4iW!wKf
z=51uJmc5gaLPFd|LkSrXLMf??LPn9jvYMVsMpTj!iHu}rRYoCFB83VSlC0n7)bk$4
z?>+A0{p-nn-Pd(q=lT79zMlcSv#qahP2tC@MiT9pAI7&1^H`)ASu~+V<<-w5@VhnY
zGMs8|B>|Q$r$5wat>Tg^gEO#%q@*K;Ko`t!K|h7^j(Xrg>H!Z{Mcu^fyQFN|Io0GF
z@hzsvafabLLJBTu@Nm*Idzr$$4ClEnUOrR@vI4U_m@8oJ3x^k8ixajeNfIwz3PX)$
zSiexO#D?t_K@{8_-p+t!8jEZ3a+}2ThQIx@{d*cR=z<=&Y#x2GnN};4ft4!Twl`BL
zIeE(+_Q;R-%Jt36`7counfSwbv`YXUg9k#j-0bb-RHIlL&goUniW)K&$7J)8l-o)y
z1WU^Za-j%_1sxuntaL58+$I8#W3+>%-PYB`Ure>jHh03$2DlafhTpYhCy*vWTdl6v
z1=ft=bIZ?Dw~@96ub-&s=%ny?>>Ua4@Y#3T2z0WnkwH`(=-i^j+OlGjAG{qCeb>b7
z%y)W+zYQ#_VpXqT`qJ?6$AP<6EZ$dDPTgX};YUr^*|qEW?h*?)GF1Z=gs(2K8Gs!I
z7REsb1eoxhR$udQr+7#_<e(TdKfuIwDVEyBJlKU&*8H^`ee3(b7QK!zJ;6JN_B%Sp
zo6K*ZT1vcnRlq`MG6&{a;W)cUwpVWMZdIxlKy$D%G9ERltct^aBU(Iw(;NHvAvI~{
zch@zA5?oFtC6~F!zl=*z4_<88x|p;8H)ciuC6O!629?p__Cdjenyc28vZn6m96>{i
z@~dpu8<0kll9JZNjN^_q&q?VA{Z@os7#JM};4#7HNn%Hn2xT)g?BX_WQ(PoKY6WYU
zn99YSc+5AnH`~0iu@T!CJA8R=sm6VG#c_hF2IC|rq*0>+hQ1}Hv=zK9ENl}K6A|k=
z8-Rm&nNT!*l6cOrR>Xx2s1h2)cOEjr!L;uRpO)*di}oY;q*Kpy@F>%s_3$Wwp>F$;
zR`7~UYh=$E@jX$rub`y1p0?(ga^W3DO$taCz%~%(T7q+f8T-fJG@xm~0Y{Szw_{WR
zHYWojhfTn9lZ4Gj$K)lEj1*8xHiS?hKPKEm(DZTUV<v@%0R!-u#%W@g^>@TVini-_
z)I?qv6%{3=q^y8+9GMa5e=wa5FK#qK)*0{_Y`c;ZfdE&y&4LvS_7|AkUl@KX!_zAd
zklxgc8`~F^8Zx5#$<N-g<ZUd?L;dqQ!|HjqF|h{Em6-Cow-_C_AEjQV1H%Y+8$@y9
zArRyasg3G&*p{GfzvUAeLTQa$0C<Ju>1d=D12|1bt6C$<976AJ4s;wgJEk@^EYMf{
zwUTi{r2tx-d}=qQCxl;t<^Z7Cw-}cl-fNLDp9atz-zF#|gg^mx>_rk)jQ<tB*qgBY
z;D}%FVE<j#`X)!?8`lR{`D(p5p|{o*8>2+e)NlO>!+4$3<?kfhMcM#I=mZ0y#Mrwo
z%KK`I_rD{L_Q@~*2;rCI(3OQvueW*FxO5NBt$m&dLJ(7aZfOkt1M%1jFoep05GGUS
z@Dw0s&}@zM*`<;4vML(C3QeDI;UnuhNr3gl4+OIYlqmmy0LW~7M<vtgrGpYFWg(XX
zeNf-l*7i-_WxZVKu!q8%)mPAlKladm=XQE~zO?Lg|C$vRtL|0hvbFy+++vr85iQY~
zD5aM3tYoij3%6v)a=IGr296n;9MjXKl#n`gU3~%V)P&yPaB{|D!dFxghVl&LS$u$&
zg4cy0u&OT4@^@gGFRoIix?WdOWE~h@wu?qo`&`w%PFG^Nq8M}d0zbqV=ya_43f{S?
zq2&O553=K`y-A#T^1O?Ke(zH!)`exT4%^*o|9t@GHafCJD~T+bFq=J~1LCLev<%j~
zv|1VSZiLpqc6w>Xi~;o84VA0qILain+90Z~>)Z5W>y1p#0d(-fP6|;T14kUyF2&?>
zB`G`;kl*L=ub_bVooJD$572UD|JoiVf1lxp{AZgOiZE6HHxCc8Dg~z>!A%jpLy?$s
zXq-vWj`&l|4W1bqG?G(kk-H`$nnM+$v&_uuj#UEi1;fPmX6of2q4Tz0nBCgDRli#A
zTgAX->^K~DgY%@Mk&zME)ba30{%n5tMNf)Y2t4Bt(L>x}d`L<{BJ5#rnXS#94QwCx
zByde}v`)e@14(VgGRC`@8T=a=*)Qu{Jv6slK6rd`7Ocd1fuXpVlXqS*<1rCI@w&FT
zwRsG-ltD{a#1Xfu_3O!dkE+82gjK?{V%LQiF(rh;x;^c{epb8Pb67^-H5GTdh9<My
zJeYFZPG9zF^it;3?R}2cc(xccB8p`3kz26e2!t;HDY2WO<PM*xf8HWO$tJ4|Ql)+s
zdz40Kn+oo|-pQ%&lC*!TTZl-;krg~UhitCvagI?-)+y7MnIGMZ1tMrl`_8Q-*8ahc
zkx=O?gqyAlLqX^$;Gi0c=!hUz9(V<-tmfK;Od1FxC>YTK($+;wkF!@cAx?xM$GHth
z;gnyZUew%~_9r2=9SB(c_#<lY5~$9^bZ;=+iEC%&YHmXK@^U&Lfw1-wKXzQc%dum6
z;AA7q^1t>A=G@V}+UG=SQ2g(z`mKPx1AGyoeOaxC*-xF*gG4S$NR&EtY%10(So^?O
z?$ei+Sa1(%)3NdlZ<%^sk1(5Hv`gDM_pRt(;`=84D;(fL(5tGqI1_QW-q>=Q9l$)X
z4aV0>9QEJBX_jFwhiz2L=p5^TY<~^Vu|Uwd!!k~<t1pqxe*KY6F7aiy^gc;-sg*gb
zmQ6^z3}s;L5PPZT`GM0pdX9>1T0(o$c?D{xeShqd;(;Q_W1xnCd>I}ZQr}eg9*Abd
zV*^8#D-IbVW_>z=f!gGJO-b3ka1>OOURn^A#ke7ixNdPkju(unCYBovu{sle9|Exb
z^t$f8=VBcHF@`3rN(Ut&E248yl9S{&z|)IXfSN6~NoPcWXol%1DZSthkSzJkTVw6Y
zC=t}v;F(Q6EtH?~KfC?yDvV3?D|D(Z<bk<jpRXn}b|;_d!I#7r^<zE)H0s>Uv|9UF
z=+L%SAnKj;jpz{~;QJo5dSgi9I&9n|sKL!GZ%H!BBU=jmP0G2SpwmPhKW}(&JA=PO
zYm${5r*sA6{Llsx8@XQpeJs?hfKY`tI|ZveK}LvDNkjk~O^FHxVv6=%)JAsT5lKk{
z0{tNCV9K}+$2c66IpNh~C`J*JXZ}=kMTA0S3)a@u+;wWmB3W^T4kt>_y&E~o%tgl`
zZ{9#!k{v59bD^6iOBiS@M#w)Cc?xxqk-cThTg9?dCr=(`KDn8n6C^--JZt?@)+rM>
zgNWPTI52t^-bp^?21e^u1=%jV5iu`Q8=(c+Mw)4If~Yv-<4F`7OnENp8SAgX35K~k
zj2C_eVT3ikv}>V;IV4fsr#$7n4yS${w`>0WHDA5xAK75ujIq0XOT?MJ{iC0~*TGpT
zk(Y}SuA|2Im7W8rB@z>T2BHfLF|60pdN;wq!TS++0F(+Y$%;sk|E|-6Qfy`U(pw|U
ze#G>HF2{~!0~u<c`)1iLw-S=HjJIjy7S0Pia0<n%1BoUi6m)>Z$n{lSy>Wvr!m-f=
zOCS{+mCTAbk*FxC*P`P|-*h>=G+%gAnT61FAbmi8vrzWQw$Std11@YaTRvL`_8%@H
z0;Y^#FU2ziV4nq_E|M(b&+McLRmTv|MqSRZJ~AC4+vciD`#rP^t88;AK>jkAy|TN$
z;IBvs?2w`VvwqV)ZD4-Ur^H+c8wOw;xja;B{{ChCtT$n@0tig5#t^jDLjVg_29s;V
z|1yJc3Bkj&Q3*9S_GF^7zz%s$ryB{Ba+h(kIk9@#$t=3b^xi+}_Gw1;eoCpmm&QB!
z0WGVrBhJpmsVSWjBBCFm+Kct+MIF<HCj~B7w4cJcIz47f>tqJYXPhi(&!QIYzX}_i
zh@htBxObMGRJf*ND~ti)(W6IUoTdL?>6Mfe4CX}D@O3KIyGRYs&omx-u2J}*r5Foz
zTw1%CGPN$e6c^d9Ir21X1s^kgnFeo=+FjZOfvVpIHDJY@HS%1A!Ry`p{5#gV&%o*i
z`{cxx5q{175E<!KHLS=Xs*qQR$j~|ae2#3LgsB(LbG&7_--g1oYTcjVVfFagdd0vb
z8V8NzWD|N(+F1ouju`}fkcqDGiG7#ay<^7@)-migNEx23ZGF|z0YU_0oT1(`F-l0H
zvRldZ<ps*)8kuy1)s^LPUp@8ScKU>di+o+QDIZIx9OhGi(tsm&V{4H8>o&@uoIs2j
z@}DlX=$}Thwsm;RrcHbZBs^~b8b0mc)z0IZe>~H_Eqw9wq+eV34CuJvGr%b+|I1Mh
z{`9<+9xE0Cw3jb<H%C{0GbYsN+5k&O0^YeMTJyp1_19@~m#wXdnJYOTu^4bZa?&fa
zDpyKj;iikdHcd_XqFW_YJ%;0U+CRTHW_|MZPrAc?+9OUfcWDumlF2wZF$!)Qnlum$
za9ZDCnc#*O21s{MiA95>(Xtc>$O`-ka`c0`2Os^6($ZwjQGA0bn_nBAX>j0)AzPEZ
z6i<PQv2??jHB%-d{b{UTH-|4$e^l=U1PgOcobaGnf>adiQy872vT0K|My(V?*(EJ$
z0m}vNp~^!*a~zf5Ati9gWzK10`%ToTQcb!U8YnqYiY~e`rrcZzg$XxtB&mE~XR?aa
ziiEljMIXQ&;IG-2jgl3f1EB*iVZ+x2+>s!cGpHcY+oLOkf~Uy^m%Rbd%LZCqjC}Hg
z*LXee)CXFWvDqT4S(hVxam6DhyGuX&P`OT|tQ8jChISM~LS}NL?+{e^OD#c=l}FcO
zd0E+iFL&EpT1r_bv*5mSU1DIxJBWj$TPJT+C&U3~PR5BhJG0hO(}P0SV=9t5k2m4W
z(p*1Duf>=#lE_GWfjYzE)x|QJ1_EvjKw{CWztqUbhPGJYGjI$z)ynfY=V;T|<-z~_
zCs*}hhg8RKbB=|l0JX3FXPQyxv(3DJ)ZU!v8q8EWkMK7%tuR<9IM%K3pG_gLA10v@
zNYQ)6#-oe+lQg9m7J@ACy~=&L<<KyCc=ggHlLOv3nwF0~E@^V|)a7;N^LC*tNHdYq
z=kT=3HaF9n2+0cy9n-Zka!h_~@DI?2N5^|YU|#3|X%HEn5Je=RVi4@_OCeVb^x6OA
zFfIkiw}@@s+MoK06kJ$MD3KDYvD@GiRls-lr2Ji3-l&7bh%1_ZP{D%TUuMd^Kx@QC
zmhDvT6?+&gfQ?Zz^JGQ~HmGZ~&j=DrS7LIG7f(oki2Kdr30S@^&fvs>%ZGByTYD1|
zow0uW^*ZZ<<wD3;FoJnj!!jNQV%8#EM=rI63cVK{Cr;mgez{IhyW0{YM}+6rfHciO
zL)t1B6DB}j%?ZkYAy(N7!wnAT$sjDL1#RK*yHcvIM!Jk0)J?$0$b$;uPr({1N|PI(
zR5{=~cV;5?v2}pBzf#|HzC5+hTjSmCB{w)a2_eN%^UugFnsXTP5dH+AB;YRs6frEi
zxC;doeB}+v(0v9?>w=Tr?`yCEViaG#Sy4`T68fPs<6`d(LmJNH<<`B_t>V-2js2rG
zk~ilNS!!gKyDr(Wg=BBRbcgj9P?;*}Ul@}S+gLxwLr7ww0qSv>FEchFp=#Gd0e*h7
zR-eC*0UCHAug8xvdFvn}$QYH%?$}qWU5CA5`-M=UW|mmY9(|#6fUtrCHR}hWYXG{B
z7@U#(jc!FfE{qpfg3?I>HNcl&m|)g=3)RznKDz2ApKrMO8on&E9hKNOqI{`i$y_bv
z@_Z=P_&*DMiJ7wk%O#>jha)_8$)7Xl#TA6!!oC2+CL-*d*kf!=$_W@>fq(QAp#Xf1
zNura}$2sncDf*IcAz~5SAu(5G?|m{jWd*~^zVFL?WL<u9*50L9YDRlxO#{O_Z{crZ
zo)?DFVpn#E44Ki}p9da-8SpdkW@&7jy@gh-s=@6clt!S1fEccQI@EaiUgMptEIX-Q
zR6{Q9=n>30zce@CIfqTzW()hLxpB7~m9>Z}@BX^t&r6+xQ*8!&+EU)qX}unt_gC0}
z4UUj-K7E?)FM2x`_&^(f7-$XXA!S9*%`jF4&OxMkO99Zg5RYl1(ok$ZCQYHnLpEXU
z8$sTWwqti3zEGLX5<<t%vOdzWYMK=*w@iL^`JNyxPChciz`%TA;$Lt#+1Z`I!31v+
z_$Jujx67?>gNTSp6$_lee^%XjH9Eh(pE$Qd=A4e*{7*3teha<scDBu?)SQ%|b8pAk
z-8ss5qgEQ878mI0tScj7f(Rb*^LxCcMN;6thIl|==M~w)3nN*QhPQF!@BY0xooLxe
zi0OO{kv9}B#^cYbRg|XfHiZ0G=kBStPp?<XDfQX?mV2agwWUb<jgVJ6&++>EZ`Aq?
zd~*9@SJyiz*?vBX5p7Y$H*iQX0ljU#_cnU_<<8(`%JoeH0DI;tzajTZX5BjRc4JQc
zebi}H+@QQTpzG5Wiid^0XbP<b_D0R^Mr{#2^^{d5ITpi4K^({+yVWh-go?MVtxdjN
z8#LZIr3)_gU#By`3_zFTJKbrukb!IG#orHXx3{s`c@xFDL}W}IxaEzhkNuD2ee4*X
zG(EB|o56phk`)c>dipxU{B9&axmcE~fkz4$k#J`Lo}r)=T)XzN#cwv{{SVcaJ>`3r
zZo(JS&u><KPXGp0pG>&uMaKt2R9SG0M#+fq8gz^@`-cu{V)TZwDd`+#WGEFbFiZF>
zFjixA=hY5r^9T^2Tl|Yb_^)!w$96~nN-#WGbR{WbhfMyg(B-W2rYQe=;_%C9Xnc~?
zxktDaX~lks!QBNUSk#YCJF>7&;A)T#M*;vJe;eg(NEmx@X+s?{09o6iimsyb$nGM6
zx=_I^WN2;LbQ$G~z6r(KQF8f+7)W^2yW>`S<Hs_}XJO3wGY&YLt*8B*V=l<77VU8#
zEf0}!5npZi*Pz@(1whRH5UT|+9o*nLu=LP79A&&r;G+Nb)A@<4J9p*`0&qT(<q5^(
z27aud<vJsg?jhq7zZas>1zFfzZ?ZAic??8~G>40=sDaL673QCd^FwInAYtXgq-|;`
z51e3hQ}Z=;lvIe$GJ3Wh2Gzs?WJ=QKo-;DIiEeUU=ogfE@G;-3y@iwn*q2zSb{}@R
zopN><I4)<qR*E)-GO;`SF;xrnOMHpdf*syx{2O3*1E*5wZY(Weq)>IWGCP}@WCD$h
zr0tB`5Fq32<&}2p79Eia(9nRhL9z<*vq<VHfIpTvz!;>RDy+knH#M=hA-1vM(@6%c
z8`tUotl*9gFQyNE`Jc#*u2u>A)00uo&tM_|m>nE1pZHaE1e`~hiT(Xzj2-|udJQzv
z<8?$t%>eQk7iYjfUvR2~VHhY*nf04>^*3vz#G{l23{U+PCT4anrp}<}bI6AQOK>0_
zI2o9n`aSKhMH0>sZSuU#1*7L9(ZBH2FzhxNiQR>vL=EtA7>!I+Nw>7LJOJ?kcfk>c
z#wbN4^tkkSMXyq|00XEAB}ium9mwgtkQ5qas~Rb8pBAb2BjV}cu>rZ~!BydpisV^A
zcEZy#ea3H7br$hNKdX@aMpU#x$@9>3c_M27%;;-&hdlPYJTZL*C^RS)<g18zDiH=h
z{zfl)(4~C`XV@}%^nSZ|oJXfN)cf=rT-I>Py*Ug+8K8~QqY4+{r2gN~Y$*T^7PoHI
zDvpy<3%?DUWk*x22dp)SmgED3=KpvcjXZ^U1NkBhNr?3&d_Fhu>Ne7|cw$dxM<~Iy
zb<sK8F>&xi*40ox#rojI!sazF5C!%t-{J&Tk7M_pE6&!WSjJug7xJG~TT%03qYTn5
zBYYR^@S+@B#Hbj(>VSs^i@y18*j8{6IW4BSPUM!tU;(!@ETi28az{RPNi3K@7KwTf
z+b`SfVg0jxTsC)AoYY8&#9dmubd%p1>7Bio_5CxCi$TwdS(3r7eY;V)|5uy+?nhIN
z9FCCw7KNcld*@0T0m+kOH_!~AfD$`b6<)6h)jdXE*ut|4d_$r{5V#3olSn$FBwuG=
zMJtiIuCZ3@omvOwo(?jR?2(prZ~v8wyWNomp%^WpN#GI?5NJ<@Pw8AvMC*wq{(a~3
z&}w6fFjOC{^Esk^H5=o95@s^z#Lkj#ZpO*^AE>tiBq486#oHcNjXKZDaSJ>Xu$G}O
z1JMxd>NnvfOswe(Z&5W5z^DcXC^2Zmj!i%jlmZyPk}?1FEnINssD>pXIZtV>`lJw|
z+J9pxa1L)bx6^YOqQ+Y;23@FjUh*BM+Vc5o6dw7oc$;oTKAN#Qv){nyABf+8ud%s1
z2NUoX;<k=j8c-B04xaY2zDGtV9M^Hc23Bjs`AX}p__uUFBrmMl8o1_Z*4>!DwmpAN
z_27M486&bCJ+E#buero{*K}f^UcdE~Put<?lBCSWlhlCb417makC==e3d#ddjzo;2
z@L2M@zW=%6-+>MB)LNQ>0Xu%^LJdYLoWL($7irOg>ZI=dg_j6gcO@gEz77g#GRGu#
z#x`5I!lF!$Foxg)4y@grZxmKBwf(hmA@_)Ui$BfXA%9viKY{J)zg)h{AtjvTY=DUj
zXJqNfr%E^0rEG)Y0`i|xxh(|%_*Co-@5aCisl;4QJk|{7>wSkTh#NaE#`w$0n*P&d
zo?*(qMK>&w?A&OvxLyET*}n9|R%;~q>j^m_=}H}ecP|9Lq~typQ{z@t9gs4Wy9|NP
z#cAU!P}e*@HEeR=Ku}NKyBCk<+g&yiOe-*OQT_+WJ2B*7MPY+1FARAyy7Wcd=6gA9
z%Euu51-?!!w~Af)h$I9urJjkO+}P!?biYc!&Q3U)ES-Nlx~^;2N$bdM6?5C4f9Xpq
zW38Li#7t+`uJiXNTm5dr#D)ocU$`17ue)zoY8>Ld2ooKQg|Lgl42teUhhZa3obdkm
zzB{41T5F(&6HaS{?24>nnseZYkS>~x=ZOa0)^?YnSk!)?<a$|Vrn<&}dbs01Qr|~Y
zU#|W)SoXG)u0`Ll!1}@<mTmWR1S*D4vb!VKrlEY|3G3er;2cdKZ@+6ILq^O%kZ@yX
z`%!US{Zx!;u>a5Sm6-a#vWNzD6Erm7y)=;h&1cL8GBqjJm~}|IB!)3C@>za=5ug!P
z!I*U8nD=(kwk#x7GF5t=DPSlY+3|QNrDFV4D50yV4*Ou7Nh08Eau@kehIHR>?zxUS
zkP%%uA;~NkfB4NHD1n{ofHjDLJ*m)GH=W1OtvV<FNep=_*=ij?p$V*hg5v=x#(*M8
zL)m!AB(mh|w13b2mf<d6mU+3uf70~Jlt#+cbt{n(lO++ngf{FF>kY@`V+zfBV_7Ng
zngcbdUnSY+?LnkK9Ql>ak1(mh84GGzN@qXF?4_2D>arN6$^iCubR3XxSBRQMVg2)A
zB$sCEEgZ-=7m0fiVcbI`JIfG&USegmNS+A6E$~vrx4T@5%l(}9AiP+uRw?5sM|REI
z%R8NY1KL(bBuUhPV;U{iR=bJGu9W%n+cli@6$qN{)E5DX-vehaaessDb(YzSb&U`i
z)^2)DD#6lHU(4~LPS@#J?*YCqF&TBm4|<LhFC3^lg=uJj@jM{U2{~p+!MVNol|VwI
z=eCkuWj0*L<_T+t3ug?kIEOw_;WW3%G0VPTCJ64an3NO*u0n29_dFTC_yj~*ftCV8
zLj)IFs#QXMkNS;$t;W#O4XYNum^%B<q?f<|<>=Au|CQ_|NY-w<Xif!fgBX<$z{4yA
z<tP{}s_yU4gSACmaM<*hM=ViF)D(Z2)4>X1C9$7$1&WHg<&|^I8P9%j7)~=P^cJ<;
zuBXnwg`#;y$5Vmgm9As!<dpI4<YCw~e1|nIRA2{u>_7Xr4hL*CQx;@Hsji1X%aT@6
zkLJ3KfgT=8LzlNj&tlZ3?(<EMVC75GRf__cTP!%8g;n0Aa$|iyjLgiNQgHep-C_f(
ziI=OBL-?a3IA?$_ktX*-D8?f-hH0^qG{gSi^Ch<X-9!+$9xmj*+Zn7=xB_6#W-sNN
z=fyr`YtXSw3#R4c<6E3T+Klr}pYnIcdu)^71*ne+4$M9J37~`^(RyM6>sZTpk8O`W
zgSkw+NYr+T*OQi*{(d_lbNk?4c`ccU#T7nD>N|E0M|WPbPd5pxoH?fL?n(BNUUkf*
z2nX`{zbZgmp*-PQ`9#Py?8^^SVN+FVC<7K31OGA&XmElI^>A~cHeQxP!KWW2FPJYC
zAR7nKpy7Y=cnT$9{zfWAu5ff^e(e5a{5#fIc;BUW$A1?RRW4DzWENg(loF|Zz$o-F
z_42aeF(M%w2MvMVl6D!2UCj3Y)<Di~;U4&S=0FA4-x=Y^#H*K{YtVwWcXtm9i~$FH
zI3P;9reOe667{oxHU^@C1!yA-O>RBhz)ayb))LRE?{xvR5+JC=z=I2Oi9?OuRFubs
z54tb2Y>XY%z1lp$%d)U8mh-f7!256`_CIH4Kf{3(af!3TSek{_-w>Qx0RcAQBCOu(
zL0f5QRP2#AsL-BCLTvz<lR64fx;?o3<WEQMh<T;oxpRjJF{bXzN@cX|L{dh$)5O%l
zhe0TMgz6@1N%}OCZ3_q+u-^JMd|I`oFeA4-Yv)I{InLAYWFB3TxXn}vyCBS&I99{9
zv19nX;M1({K97eU`{T(K7lYK{WNB~~E)$cQTDwD#0AWCecLaif2M?gLS*<ZVxC?wA
zqppNk3om|WBB5~Tkn6B+mV*t6Njt3NMZ_|&Z$_GBXKoH9Z+NPR^u+9@hv_cHRA#La
z-R`RDUui~Nhj+{84U6&A8U<wC91gzey&PGJfaTRc)Bt<x0dvB!G@igl>5EEs{}@6U
zr`>{OieiS*<7g2)Qr{@PL97%Y#6}ZQP~ktmQ0uP)i-Nh*enQ|Y8X@3;;&fb&381}z
zp0OO<M4(kBoGjd%Xzj+&w&^Y7ladd1ZHy>odZd`V=PpYFc=LF6t8zMH2>1nl#?Gvt
zg{PGI57(brGNjes&J$@CO|l%cp1e4$0`+w}$Uo?V(E46%kZ(lgPAp3yCdV6DOKuC{
z)*_g0$XdGQ8qPCvBIvV$DJZ%ymo%<hbyH)XQ^}nx_bNRI;+Ippr^zmj_2%1Ih1XAG
zy~YEor993*u2C_mXi1+aM4^D*Q5k`ipr)34TCIDp+^wxYqP!{&^^ZO%X6KCT5vrjJ
zIcEkI4Dh0i_c<pU20T8X8-0d}LL9&VLZU5&_Yc{Nn{iR`Si#E`OK`(SW<QRp?K7at
zx_=IE*S=$OH&Ko$#kps+fFJ6DT{|5GA29sst2s0o?e&238SgW`lMhx#1Ouo7VWBP{
zE;1qlx}tXL&fa`0--`{l8qgnNDhB{M63RwcO*o!8)3^N0^cHE(^Aodjw)ZX@2T43M
zc0%GleUEWZ7(;uTF~*R7#3=D+ui?pe4{xk4mb<NUwV657TrTuU@``&pfMXAu2^v06
zWW-|q>#SsdD!b0n;ggSOrhcyFwlnefKz@V$MF0C>(S_jEJVUYx=Xa2C1o#i61gC)*
z>pAx~ENAoYij<k>|2xBh^1XR-b_+U9ZP+a)c~Y7{GlP|m=)}5Roaqt6e&~VVX@n2L
zIsnfswJeXYNywGrhh~HO*l5mGO`qqt2h{=}*W%tK?7t|f$;Y+$A@gcl%p0kHW;$Jq
z5rcbXV9d$N^Qv5(7D2K_$Ho8tD#s4qlgEbrU)2A~XgyK#Oo<J}XG<YhY7qDXZCG$n
zbp$z<!uwj{x%g_7s(`Z`QF_oQWT_C2-<>-R!u%6H<xM6f1&y3GC6}S_K`L_X9qnn^
zpNF|GV9H}in-WC<?vBcOnZdCd9S=MWmiUg-4+N@M+=X0jiG&Ga#h_~dMcG8O{rVvX
z2a(L6t*|Q^6xYn}>=G;;dd>T4vxwvM;xqwyiqG{;P%<ZruD}mp4mbW9<7E3>Zanzr
zse!`)b}@znVJ~`QeiE~sHCq0>sA^n`{ogyezwWlR2b&gD;0)M8(LD8BL%3=0-o+t!
z603QqWtK|E(PPJIs}|l?4IJ4zx01LsLZeR1zAoh(N6F!)ylvvte}jMd{ICjI35UP*
zqX+vWj&*yf*q(T$lVt|&1tc;c-3!4>2G5l1z;zkI4iBH2zyPqRH?XGHHtO@`fT)1K
z=zA^rir~Oxo7+E7zkW$A)I$@95$b+GJY4JS?GyySsQ|}m!IZUTm{*LUF+d>*rgp;*
z+yTUBwn7cwhSl!xuYaOQ<|@M|k=>27i4uJy`t3USejN?srPB>#iRlxmaXf)TKN!6a
zD9^|gZPCbWhJFHg``*1lIRo+!KOh}RAA>NE)zI9J4F0BvX~TmDZHK=dK6FUGBIWbf
z+Y<NN>GF%$@pWIhNZyZ7_*16(f5{%jyPhx%8floI?8&y_a`j>Rhfe069M3oZwcH0A
z0*D*Foh#sDLVP^Yhc0@Y9f+thi)W3V9w9*u0VQ~ULx=qUBBdeB6<sZu&`I)jvfLoS
z_|AU1`r~JdA~Co@zh8ql8KT!lb^SKDiV=HaWOJ_!<=lN7zrX=yHjY_HR7~A@ZVqGX
z#$#&h>}2?0R%Q)uBz_%u*K0bHEYRtQ_CHJt1@S<YnRk@RUbbdB4GfX_y?eAaEqqc8
z+I)sVg9aR|l6P(b#iIGitS7U~{OaGO<xJDEb?#O=eLS5LG`P4oed5^3;cgKmGudZ9
zA<-DEQ%wfQIB3x@FyeUvtORtWgF*--Y1zmH4NP&X69T8i=Yy8|mm-(7CNT6`sGp}G
zDs?aSi2mK~Fv7M2CIsWkT!B2gWmmcojQL=OM8>qx(F1Tqd2Z?)ySTWRn7<#^SGNww
zN!@0$V_}Ljyv5ukrov16PV$kCfJ$btqu^chdo3)N!}rR-$x8>_MwOh4geY&sF(fw0
zpI_Li%AY}@kdPS+>hXt(90Ft0prEP)1v5C5)gDC6dTOK)GurRZR=cNx5SXC(lj8I3
z4OctYX8qqJl?0584fI@7-VWdcqmw>LCqwyKK$aV_*#S%9Igtnx5CL)i8qqHB?|_|=
z#Y4l3I#<Q&z~l<cR5EMJy=|GZmS(VSV?5lIK`+JGIOYT{{ba<`sN%g_Qq`<~-!sbw
z31f9qhBwSYFbau;0f;-c4)sCHaVyctvv^&x4-g(b?l)$w*|~2wVffm>5%gPcen@)j
za#C-jcmjSyGMips$KWMr>s}f0kiuUGk)VQj4NRg*MAY^w+Uqm~8KUkY{1Pbj<PC0r
zkYJGnQNYym9c8q{DZCWgn4rk@%Cq`2hG9A-Mw^18MBDgS>MJgGoN??ni`oeRz_LAu
zpr@Kj>m-D%5lx4#bw^lnf01|}{na4L3=@JkiW?C50~f6}OogHPuo<%Z=lY8X66Z$H
zBa)o;y_Vx6j<AGPiZooB=$tYB#~p4GtlOPG6Sl%qmVc=I{0D1yS63=}Y5=dq0RDQb
znyM-sPPjUh3Fp1&U(e!ArC=g%>@*R#U~M%SeV>+}XD)YHf=?ZL8MbTwpPpfyGmqC-
zWj1?WTkSeAIg8egC&_U;=zhc-78ZaDtV>Tr0w&M;$Z>D$BZ)V}T!Rc$V)0tD6Ugh<
zt<ay{!vj!P60>c1?f$^O9E3ONg-+TyiWc!(ZHr!g7}_Ib8$;hFa&Y^32w?xSN`N2&
z(`xG>i_@o1N1izkNY>hp^;F6cYS;s6Is!Vlcc&R$?#(dErkee$z$@gn<B<|9!wps*
z(GCt=|Bvi5W#&O!&Jibl9(o?+rlE`j2X*%JyU)GePp+_A6>1?r4385$&l-q5u#clz
z!%Q%O_>gjNyej5@3Jivn<bxzN4ZF;D*y_FSuevFcXJ~234;;uKLL_g0a>>Jo&tvk$
zYnak^2EvU5*qpe{-AJ3X9CNuIbC1;4&HQf|tw&@eujpL8rx&_2izRw|ML5`b$M!yN
zW6Ux`=#Ii$WftB~>HNc!;a4bXy09R*dtyaMHTE%xNf91wB>Gi<AF2*w!hmGg4|w>I
z&=n!?hgdb>UhnAj3lqoLw(Po!Yybzu9g!SMVsT%V5WNoV2MOhASM7>!M7hrhQwQ+`
zKl+q>q<aXWx+m2fN-F)eTU#eZTer3%EpvClPSFm!AbzuudK=d5#leWkd?pV1iTOQc
zSvHBTXsAPpDg*Q}v^kqjDb<M-42!fBl0#0i4FYna0YKe&#rde?p0M1z#O)E7JiLvt
zRNH%d$qosO$*}S?WR(LD|04-T3G~D7h|F@B`!&YZvpeK}3&amvG!kr#=i}yQ?<~lO
z;{yyQoQwGUJ^AHZLY%Fu9Jsr7Q~%MsIgI`b>~m}y&{w@3i@*oYRxoA~yEUnVQx8#M
zqH1aaP{?rcv;$k<{W(90v0+cj#H?AM-%X~L!uCO34m>7<>&5@z*B%}Zw#j|+g+clm
z^{m^EjnxNR3y;@L-(Mpv+yJ{mtQ-qBX|d125>p5IEBsVY;E>0H4G^Ag+s=;r!)4~l
z!kGI(m?8NhBK!g90<NzNpNruV$b-=1yc(SeQ2hEey~{f#0R^KeO6&d#TPx^$-G5I|
zsHljKxhWz42}L04eN5!>|8lmGRTg@}LPEH&-umVW6C)#(SwRe<3pE-}-HN2!#9XU{
zCzP1Q&Z{>A+Tps(&D!`apN;3wY#y;HbEz-Y4a=tnRv6xjPF{WEqdKad8ic=&?eu%1
zpXmtkDx4HCPeO|gA#pmkKByT@$0XNaP`@<0b&07}Yi7-|uot6syh9nR5im2<WMd3H
zWX~a1L8j`iu4U;$ui<-$x*8;Ud|<yh_0clhoX})7hVg4Km?fXwuDibq!7RRkBm=N9
z0Kt0h+h*?V<AZrkk^DL%jz5<-M&q5wgWt`uqqxgV?lPBnTX~jJV)7R0Q<W9Ln}?lP
zo<AO#Ms49=shvUp2i~uLW7Ae3tahDks)!gDXvFBlFq-@Tx20(Tb=MOo43IEmuFwTm
z<jsKb&GWxXs_Kc04M<F;s=0@wu1n()fk1aCN~Qr$3Yh8_yv=`?8|5enV@6R_bzqCi
zPx^tz2s0_{ZqN~-7Q|n}7Mfvse+C){VAs$GQCj-EFt7{`ZeyfD;rGs5e_JW{U9Hbg
z6!oWKX8p3bM_h}`)`<}a{>!Br9VZsAEVIoyOZl(u4>+Ddm#QQvCN->5aI!p+$#C#S
z;%Zb3gu#!vEpXjE!RCa3<5p48tJJT8>(MR{W~A?@%T@&k8`$R&u~K=Tx)`-uTv0KB
z-v5#cUI2JsA~-f@aVsi$P)6}<49t_(M>yi7NWi2BHp<{~<D@op9*V*U7oPv<m3|iF
zOhHX8gcvF)$nR?OgWi@+g>HSt4mbTahCfJH=uAic<adCJuUDEs|8kaU-(jmO>+{~r
z;R(pWfx$wu41>5q*f|;EKi0U`hKf)P!1}?N2CWS%ZV)yF!Y{#L&~2O6%$(mHOI(J6
z7AI3ZvD`i&Z8L-agz0uP*RYYuK5Kbt1I82B7S^$dUvW+XN&<p>R190iwS9ZwjfejX
z)>@$H!EJw~#p+^=qab)9dJSmF-mJ0Ozkh#YgA8(dKW$#Yc1)n_JC(yrnSuBij-)~>
z^Yg&M7pq7yY8u@+<2$FYOikC(V&rc+7k_NyDkU~LD4}}X#`{$1och+Ftiv=4lPoS%
z+c?y%@$ofKC!VPHywQKfTqHhm3sx=x?*TZ$OSK)R%wPE~99j%sIE@h?0U_NUb7LhR
zg%<~eO)M=91-9{$VKb1=MA3}%faGB{a`^oVU!+x_tB2&K<({O42=+nb3z1PX0B9f%
zw{Dl-1(X3Ri+xvC#147_oUN?X$~<@%hta3h*7a;^r^j&48^n%G&z`y9+vcrd*Vw!m
zsh<YCIOh$q()cTcH{}ghc*st<pQi9Dj>}htQf`rCCfftd1Fk6_)L%~gkj~%Cl}nOd
zY#vfDa1Ft+y=`0MR^CPbpBu#2A|#cJ_=uen8mAxA`9ZKq$?|g4kJfQNemrw_YYfor
zXULsW+%k+E96d0$keF+`{g-9GG5CR4eNKlCNyuen<IKP@7zg=aOrcxVD)fS)?)i@#
zsza=kGEQzSsacTkI&$;o%_|bz2Kn9l^;Ffu1`}L2t}5acKpa%2%tzG7RZI&zV_6;u
zE3nl9k>6%s)dc!D9w8!xA{-Bge}3f@7iCGzi<+BBzS_sR{v~apfN#pg|KDkRZ2#E;
zVX&;;mbf>-Q(`*Ns#7v^+nrb8cG_}W8sPI{rg%8K7}3HY&O<38f-Ou=d<052v=?AU
z1>e7aKWc|X1s^!auy~eCSi^aXJ;Jv3?XZ1qu(2K_N9FPL9YIcC-X&7JaxK?IXW>B_
zlv9wbF)#4`j8>E0`VKmGdPmJ-o3&gFgM_<=L`axH?qT8->f-G+=1ea3ST8GEO~;{m
zP8hy%%c=Ajj9FWRRCd&ySXx{t{hC+)eGfdJAkWN-)qSSF|3{|FZNT=%cU~<OiR{FP
z%X#(7K)u+Xdo;h)91ib8d5``3!jv^An%qA<!KZhYZ5)0j9wH^Hpum4(x8jw>>)X;I
z<$u_%%%HoOSgzAO>SeY5u#^vbnaO%(ZXY`gd4L<8vR-6qowPdsR)@1a9=Ht{g5XdR
z6KAq%sj9}9owbxhkOZ=mf=N&U0vj5Laq%H%=k|IL6_lzl2+6o-;<RzY=FOw-&RMTU
zk%YqvDsRN&nlq^vFNR|K0!|pNNxy$5I`{&-F__3kYx@ABKd!oedjnv>tIn4a3nEhY
z%kM7@toM@GwQIZB7QK6?^$P8>EpwQ%uFcm|@4O0j?(vJ2h<d=frqt*Y;&hRk?$Vx7
z&>swm;3Bhffk<B`%Wn91_N<8oso)H@qz1x{gH^89eYwF1>fI`Y%Mg_GJ4vd(Fug^R
zDs6}fL=)!*@R=BJFribxlt9uma4q<&m{+4~+uQY3Ou6FCq^O~9`3=@oM%SdLsTRO2
zW=g_nwGR2ilgI9YufFo0M3~74Y)uXbj#;k+=pBRF<HwJ`*#kH5m6*F+wW#9Y9Sx=e
zz|SEhYluQWl3?PJC)4ZUhXE%V(<`Z+V2}}OZ6uB^hn^e!Qwb-yzE5$TuHi7y+_8fh
zkw`8)i;U27;%tHYQ1<a-NhI|3{c8LBz-;+7D?7C0DPAeY(gDGFmN@}pJJXJBycP?{
zf;vZ&Zqj#VaKmekG@blY66PN8fkB(Qi0V;?<9^uI?u*8pb<+^qgplsGfA;0+?{5w!
zq~jP8`(oB717=LC<|G^ZywAaEKA3vTSqD80hO~{G8=U?9uT^|5iNd%6mn4z?!AS`T
zg<pJu35fO&S>$vUDsZZ$zU0~%ZFnoGQimh!{fcOvBi5D|_VMAq+2kT}{@3t<=K^08
zq>@ak-+?g>Z=a%*FY*s5_S#8D?N5HQk`X3wB%v*CB4}xj<d#9@C)#4LRJHiEY7ki-
zwb+_n4l35bc}7&ck+;}px50;yjU~vYK?!H&^NY8fyF_qc3>#dbdp>`uy}%QU>@z+?
ziYj58YguA=NvE~B+4Z2H;nd|094;>P7hr3)GpkH~;}(;G*oE(`r}y+gZGcIM{1%4y
zZDw!cM26xa`^0qfJ2BK-`p&U*4wH4$(~s)OEU<t6v)T_#xduT!@#+x21QB7+X_+WX
znP$mSEPgbR`z*Q44j1{Zy#~b;30M8;2^xpY+hZP2`cBDiWNw|j@H)#;@EL0QUh$o2
z6TQW;vC+|7TALF;s<#_+*D7JkSMjap#=19p^?kd8pWgWG5%y7?Bt>D^#Q##rMepYg
z9{rKVmoJ|YfRFHO8;I!ySish2pMdFc=Cev_HGmU?+#WH`EVI#|Jno;=ycDTSeN62#
zGxb&dMxB1?xg%k1)>pozS#@dN=8yjKJTvr`&>v5=uH@l481%DATJO=MVBzm%jJPlI
z3PkL49AB>Q0^hTm$R`PvS|c2dtBd4krayV|ekt*=;O7mB8hp{>6i*`Wetc4L*`hu6
zz`T>b*SS(Ik{3YM-`2$+2?o>6oF(zem8Y1g?5F&&`e6*wB&hZjd>Dg&TZU|2@7Y(<
zYT)sZIVEo>bFQxIvFQG!(dj?veN<JY-WOmDPH;q_b51o%Y>=(IQE<gE1)LQEvEfQb
zx)VOd?|;(k(x<|?M|1vr?QfKpaY*-WIh;O>B-FS4i~KNnsE$>9BGbga#q%RrFV<Z~
zQ9d$DnqCF+vGDYcns_g2>ED7n7FYmP+ZcM**S4X-e_$72s<wdLRdV)ude`H0-jNGa
zRCEFSC*<P{=`Qcw<jyx^68rqA?db@|8V&bWy!IH6!G@(sb9j=k>$>7Rwuv?#NCOdV
zF}S6FmR%ch1ueG~r}0&RziWjF=ZT~|jp%QqX&2;|J3aJfx7ZCZZorY_THjHx@e6|D
z#Qb*jD%i?1279l6J;byBBA~kMKOdu<*#4G1Y**T`;$AmdHmT3iP~@Z9U%WRo$*0Xa
zy`oy_{Ky!a8*lnjcK6rH47=@#Jo>)aY%%MKQv`eZ_ZO=w!s)Q~t%8flviBB-oX<cm
z8_|zc#uf_TNL;UxvN`fk1S?hp#7Yp~M>T#FxOH|->m;NL9JA^tIownCT%?o%myhi=
zHl+p&bts)r%q^o@_l&znjp^d`Tx8uV@2TDYf-_IZD}CnitI>*#6Wg(<f3svE!IiQ!
z-@0@j22qU}e*!=n0<sl6adsjg<F-DR+B0IcMA;DXCp9+o!wv*+L^lrazWW%eEd+cu
zHe@3Ln8j4#{s14z1!JmJf-DeFeBtY}PG9;Gnc=76ZO;-K{rDn)i?mMHBjLwmJ2|vW
zUbCeC8i4PqA-)dYhM&^FM<UiU0ppLENOTG@e%3#eC*C?qn3JAwms;QZMK)O29a~D-
z{HomWmh1F;`Tg}5I*<313MfhHaC48Zs83(H`c>2JniY?)hMDMzs0B+rq^EAGS7rQY
z|4C{_ZbnSa`ozYu8?%e&RQg>sPwHtnA6~e*E#bH|GPa6Z{AX+ea+ME~tTIz(8RiQ&
zZyHDEi&5U&i-qxwp42e$R$mk1yJ(efzdp=E&(YEG_4yKq7qv=k=w34b;pKF?U4&gf
zq9N+OpTD{JlwpC{3RGV?oxjRd)(;)|%t4=N>y%qwzQu%=%v>8+rx-_K)eVxT%@O#W
z4zOnPpGh<`B%dr9&M%gEwmTH}IT;>!*f&6CIjg-xbWqizQeeKaV{T3?EDa_u^}%#Z
zjPskZp_?Y15;dQIvqprY((yM+)z4DEQT$isNFDdcYG<VH>`8qOhbH>`@Rvu}1ZdG4
zLNNPOhmHRW^^n+bYWk~DiE>IR%>AI2O?)0NLYc)+1GJ-j@EKd5|JPiw@Geac!?#;;
z86hIG4p7QR7>vTceLJqJCmH>Znv3&F|Mgbr41vW;_P<0;t2>^WZ(U@V*t!?^k;O-O
zb^m?0+A02=rw8kpP35+(j58cY#r#gnD43lFmcjQ0Lk(ntg>1ei2&Yk3@Gttoo#z5^
z<4Q;M+Gd5Z9zWgyyq2YtFSjV4{o@73BJSDq>uMZ4QoEkQ9q<TCz*QQ^VJb$rBHp=O
zjk8kY2IJ&HyjRDl7iy8U--mI75i{oZG!@`pDC*R^tB(X$38N&Jy11iF&*DMN+wis$
zI=QypQWs^kqz~25AfBgRSKyxcK99|GvMe8fK_jM{UUS&I|AvUzRVaJr;dEF_jL@<5
z^$0b?sE^ESpJwj3NbJ=8ACTxh9<C<l=!x^jS=^Y5c)2Kw;3c~7e3<M578a6?XFq{Z
zpv!ItqIt&Q<4kX-a7loA^di`}rkZp2F%O<M{CG~_fUrq09wED7na=P;5UaJ*davMh
z3JO<-La=^&?0YsG)su>9l!g}oCjRTjD`)Is_}S$1egfmtrP<V_Xi$Kz*St5-2kx4d
zc1}Yq1miM{$X|2OBK$D%=1qm{Mh2+LnwxjN8T<855PwTyu*=Kf#a-Yvm~P7ZJ%OeV
z?H2|aA>*@REK_ua{39AEZY6?irM;w1SK9Y~4J_uIX`5XF-{r#d^Ua>bbBh&0?t?c(
zG7>QaUB;i!uT+7gNbc<>G&Br?YHn)){cmOHQlajH<DV>@Zy2DM?U}4mhPQOlAsq^X
z{^7BRb0-Y}$wDq!wlp<G_v%OC1_53nGnJf~u&xri^=)dg?VeQsEtn31?{;aYv(83V
zzUEx0OU$w*RxTp_7B)z#9&5I35!cmM#_j)&hZKeP!|D5n>O$Txu!e8lx}+(!`x;@c
zw;S;ZqU<@{F3x$YJqiec#!~@G`8x&w=v@(x#3=x38{M0TS0{OYjYSb0!a~J^wy>MP
zAH(+d-$lu_VFW4TeGJxxqAuB+LaW=>)ujkz(LEmh-U>wLg8YN7o*w3_Ee10$nL}u3
z$lQvg+mXp=PlP;zt2jyW6nT(vZR#-MO9W<D9k<o#LpxkncI~=!Jp0Xd@lBg79>!?k
zW{4Y}=iGSo9q=5_pF>Um1jWBN99x#7e&*%+5BrZ~y*SL{B}BAvzZ^xU#?HO$z)u(I
z_&P15%=iKX4hFv~=vDx;<nJ2Sq*A;h93@H~%q|4ti{Unf2mr<m*6sIs=n3Yq-@TG=
zE96Dc>8@{SRf22jdEu=>#2VRvnHg!!f=Jx*)~5%#6!swcl5gn0d<7P3%FbvQw~8UB
zQ||71xl1z@sD;1mWS)%QQPs}@_;kB=umj8}<(e0By1#0{lTcIQ7<L8Aoau*xbi;^v
z4OwA=8)ziKdb!v(-2_9kru8hacOcQ#-Cr4Mm3W^Ra@P65nwN|U8VETY)mcw*6^w-l
zufqe;@COljGeu<(*|KH730*2DJFsYQnoCPd@A7C+d4z>Iifz`v3DzORbU8Wt04a!$
z0_b;$VJM@Fw&L#EJ=lHtV-3FV{AXMI8m>>1ELq2x&hTwS*iGh}EoXigIJ9n9755K^
zzeh-EF#pII-}2Y=1;AljKC#?5&TQd>P1P?30-!Qh5}1TLDN+8*y{C|&+wSz*K%~Uf
zjCysju658WsHnJsmlND3aI>!*vM$(;`_KN{rsYVyu$KQrho%oyYj8G2T4mR-k82*`
zzzvN5h^<7~Ys5si`4fY<dFI1?WtNoSCu$uGFbEy<-XLQxqjrGK&h^d<Sc+gc#7sHG
z@{c5C&<XS4L9&+vkdZInRVv>yh@N1}vjpJ;R3IHKYjn`jGgQ{@q`=%9q<gsDa63;3
zBfxg<oTQ+S`WoWI4fd7Gggac6LYPaT<G!1k?=+OeX*L|4evHYs2ZrmW8y>UH4*oVf
z##TGElT)qjG$?SvmN}O%9k~WuGn_d9&=Lb7L_3LIOmM>?%Hh_VaXT(bHN8~dih#%4
zds5?Z*Nh(iRBR^^C}ZnPX@U-DC@2_vOxSL`U%YU(&AHfy6jT`6x94Xd1wlV?7=p`a
zeo+zC3Lay?YCoTZmo=|3>~@Qz1m|_ST1B@9gAox5?cb0!1}hMOqG$_Y@d7}CMIfsO
z-G&qV+A39pKj?FVh9m&4CDIB1A!9!X%4w~lhH5}a4EOx_Y(RMFH`Bf=SpvPS0IG=_
z_BMTHypI^Q5NnzQ|E-utyi#Nm#=N37lB40S=`9J*-A4hAheVg4*1fxS>)-7jC(!qk
zt<b0WFxlmIvznzJf67p1lWX6kbpC_#OZgTSOW{4~Cg9=d<ywY*RM(|fIdHn5puoh8
z=%R1s<g62E99`TDX?_fdF*ts{qh)exOcX8LDfG!p;|B=~`|~xw0r=FY^DmW9CJz2S
z8HqYzNaBCp<%#3I)l}#h_&EUvOSx#eZERNkHMvy$_n7pW24<fZjfacSZmGLAz}Ox=
z2j(ceniY19CwmdcR*U^YcTFpu+t~AD<=VA8Jg1D$SBoD?E{F4^O)k4{G*j=v=YUXG
z%AlA1Cs^p47K94FwIkZF_|B8E55Qib>m07n6EEw>(L1R`6<7H@kP7EC{EpXLrsPxr
zfC}iDOi}HpC*USmdOx%k4HI-02W!HZp>euu`y>&yK8sJKOI;LKVeI&qJ?KBtPlILm
zA<~(NLx{J9fAb7fW|YDt*1>q<=U697k!_pyKbvnNnoeKV=Dbe95c5+c(x#oQZaWGk
zaDOBYus#%}rJt_s&wDc|enoT=m7-%u<_<y*u51hxla^+JL_kAqCq_lY)EwDzX}Y2C
zvm43#<BZ~0!9VDYYjH+e8qL9H=XDX00|0`4CfOd_n3dARV;C-zo+p0w`)8;kp}FA7
zouGaWamfD2@UP?HB0r9EX6akZ8hQA0Emy18^KFPNzr?@eiZjHt%vYQP-o*`965;HE
zF2p~WffAzjnaLMwXoLz~W+0<m&X++ln-;<O?v1|Vpv}E^j|FS|*7o(>*H9(l0}CPq
z*%0c%i(U~apcJSuD?jt48f=x7#gf+LPd$hbQn*Fl5NW-apMUj6=q?#Yq5A=-6AeZq
z7v^SSf6nffdUZ338zw^OE1ym$&C_<eZo-($e=Q4Jri_IQuY;hW*}x`<8L$`gd=t{v
z<!ooIRdR80!Bl=TnfIX*vX0tV)t>;1P8tFsqf0W{bwfSL{_~6oLMT!G0nlLbX5`}h
z`oD17YRFrj{AN+9TWWw|D?FMH7l}erL%4vk`WQPC0Uo{I6)XXaj$X$LXj9*~Y^;IR
zhSNl>Oxtxp0ziY?H#~+LkM6j%G8<Bl=p!8co!1LD2Dd1k&(wso!A0X7<`7O^lmo}|
zEBRsJhna&S#K2;)KB-W@frKXf?EK15I1_P$y)v~SKM}%hA|%CPf4x#)5ojwLqux{2
z=Y{eB>6a}A)hg`WUmG0w&Ufyi%?Xh|D&pdLU8$qU3c~=8f5;lVbJOcHBI^0P!VknY
zDqJ-xkob^3;#GE;s%3QdQt7(7#-Z_<IR-6foD_H$!Tq80XG&QLGFo3(iBnG~;ZFCv
zQ%^V=Zvl(a5$m2CJrK08NorT}IWk}1y?r(u-2`FPZ{rjQcT7GvtcZsU?iMPGFofbD
z*#%p)MRAnT<}}oa|0w!F@_`o*=N5hWJN8@cGIRPzkoWr(6g=EpyqI9a>9;01lvgUQ
zzhxo=OE`s{8DGevD6|T^bI^+ND4+R9B9oAB+Av|}%mH~g7&hL95eN<;7AYX}Yrzkp
zWBsUuY81zrWKq)Zg+LVB(1K2Jf1FR1{RT3#DBQeAFc>VtB4D1}B9>WPRK!D)TYmH$
zNgXJuTFCvjq0=ZBFey5vCMj6|GO~n=eb~YN?0@!|j8BT>SO31yn@+csWtjuKm9{@C
z`FU>DiB^aNLOzE5_=kP9>MqsOKl8n`!(yg92JJu+S5>vVRJ-;;mv2sIuYx(_>1uin
z8aVpja$@#M2M+~f;1L9WQ>KD#HvZl+V#WnMXgXZ;?DI>ku7^l(k&G3mP$@9aF-#DO
zgF5-l;_NUYaj(nwzI**T3>xM^%;@T&5L($Oc_uFmIs@oEZZ!9B_4lhU8uvx8I{%tm
z_$M9YG)!MH={Pepw*Y^5h)$0S+rOD|=K1NvbKs`x8)ly46F>Sb<ScY9Z7Z@XMz(e}
zH?~jL^J_M5xc5hGs#&4I6VL{#n1|c}xORkWnYV4)ewXR&)!97#5q3Te(;H2PSl9-G
zDb*D1&I=ti&-=eRS*tpjoB2Y-=H!Gp_?Go04miDje=BPB_%n61sibGj=Ob=@J!mdJ
z5J(1^db0hHB<eq<Grv7BFNx9!6*OtDVf9s}o{4q`(*7H4CJ^QkgDN9gA2viS3*YLC
z4oy(?c(TjP_gkW&TSWTSdLfCt*vV@IiW>&jZBBxWz#AO|4?q2yh6N7M@Kdk{QrhO5
zRx?9bUMHfc$bqV{4)z$%7gKz3xR=7v^gFJR<;uJaH!3MZV`Fx2^pNTY&Q4o=*g2|m
ztJ784sV*vN;+08*&E5DPa|<9MV%O$02r7_Y=fZqK+55gjC1zh$+(zm`i1<uA0v8rM
zbe-K#gN>a;Bsu&+)G$A+CrP0S!P^Wt;PY#nSka3Yx~Q}iF2fdpE(kYuid!)WPaQro
zUtpPIf?$d$*le@>szAje822n{qT69N*Eg3Ty>|dn*cj=)`IO6yZSkLyfpwcqE5A(x
z-j9i@rNwCslrP!y{d^LFGu80cs6~v!Q~UR)PhYHiHZg+|;Hze^vHhtKk<5q}hiemp
z<_{7sDq6fkmq{{i!+G$LgtCkVPD`d)=D_`X+Z>0kz6k1Q1iNNCu!~}Q1KM@>+gFER
zFt@Q@F(J}tb?+~6PnBs!wCPP~)`QOKvv|><8sy9JNJ*r{+o6Z9p8F5!2mWQQfZjvr
z_Aie}9=f$Z_h5jq88gZcWX@q>WhWWCs{!<HGXBGGnS`GD2MbgWcsQVMdd)@8<w$C`
zwliW@cHS1RKd++X)z$THO~5yeecyY3ZrEwWN|&MR#o@PnqqKHl8y?!An`O4brH5&e
zy^L3r9<Ll|+*fsm4g5R;nyy1aeF;^apvqyk@v5c3p1%FsaL-ws+`7b*p!G`-aNCHa
zJ<%Yc@!GqMQ$NfDK@a!$iSCni#ef(oDRQoV)HdGNddQEj<k|Fdmpn(A;2#S#;T!(d
zf2?1EIJs(92}Dw11coUa$8VJ^vycYZ^NxBkj^Clbx>r0O)tDJ!2NO_zx7s_2SouoS
zdU%rBWFICaHtRPG<;Z-x`QdI(E|R57vJ8^7IA}gLBqWrbyn41%8(c#{?K7n=-XD;e
zI{vQQ!0!>R!zFmJSa9vvlaC4Kv6@jeRmLq%fGhiu2Uv$V!bdG8R7$T%<0h;TL>i@#
z?}vZbgtcw?k9A`tN5GTkH#YMiRXSZjkP%aH!0lL?iJJ+f3I74!P9Gni*Owo&NxxhO
z+={~sxDHmOOTb6e5^(eftQ7LqN|*0uwZlF%NY=_4r_nA^pET;whI^dOuMLm0jlW~<
z>fC}ePDFQ&u#fP(Ut_E>XP7Op!P3vyjuF~6@i65-v54SnWzRwVGk-?!OwraRA|Gyg
zh?)8fUKpIvvG5zOk-eO(>37n6#?QlC{`(2v@?@^VPJXSZERHD&UNLy6ld65T40Nww
znSyI8Kmn+}nbqzBMhTtJxQ8<<_1Fq~h55B!vXIums$_0nbI1TvOE(xq5Mo3<b_}{K
zm8|DDkBB+B!=I^9sDQEr1ZxsS^+vP-)p24{530IJTiY+>1~h#>_o&LiPyHQAI+OkT
z*V+8?N%yu@La`wYkZnB91#PS9^%MDmYvnVUQXGjk9IIpI-}W1+H2vGsj6T_)$MNnp
zAVCS?JQQj!*N&(dyj2G_Sg0sG1Dj0Qv4*|^hTy!FyoE>N1(m4}=Pn}h?_Y--Do5Di
zIm{4n8}&VEprbG5jjJHl!E_DrI#FLd-j-YO&dOYK<FieJ0K$~JeyxVr_JVQ(8^h?&
zg9C;#lQkWBdT$lI+h!t5CnoA&eL88U6pD>K>_#*s)h9~cMXYu!)#azn$DvAI61U1}
zOIS#R*?%|<?dN%1&4%_PxSC{QZVNI`i1w-Z-#>8rnXYU0Tm61w2FWj&GZ*zBgH^%?
z^^^eiI+^C8`i|U?2{Xn}$7n%e^O0{s800aAii*4pWeRc`Y2>R^&objSjOd?efC`gN
zXv%|&4z+BOLn&S@2Y7a(DU6cutw2qSN|0;mcf(eh=Fu$}VcfcRoLjf?GTxPgfRjSB
zRS-Ff+RU`F^~bdx=_d59sT^4JuXF6FmLFN_T{bGju>`w4*!RRd+x-4M#eGjhDF{ht
z?P6GZa&bG0kk=Jw**c61?qX*d_<Y^{S#HUDmg_I1W`F&fnj&nB8qz1*tgz0;UKfX0
zDe}t5pqM3QA!oExJwmo;*F8M?O2(brKcHhhKP$RtgA)mf-Iqd5@r6CdZwm9#p2Y$)
zj;s~knV~MqP=?f7EHm1sKHt`pcM~tqQ9*mt6xvfISp`3iL^@Qv$(xSxgE8X#;Qa~A
zHqmr$vc~~dAisKgBLDvVU0$~?ibQ=U^#l|(57S!jXJ=QV?Z_zW*SqCtA;(8H@Ty)s
zE(Oz@AdUvO;_F}D<s6{_y-|FpoVMu113WNPHS31vs5iYHM}$K_o!Tn!>(oz^My!k^
z^jy^#y#1I=U0Oq6OZR-JB#K(KV~@VN?T9MgbYUEmf8?h)b1|Trulv%O1Jh*rhYHoD
zo*(Z{hJN$8;tY71$ff^Ww&7y<!~Q_KNJa}!p)2Y~AIOI=kJ#DR%8a&#Gk@V<{oQh+
z<Jzf;%R0J@B!D=5i2N1Y;v)~X=Fr=6yx+FSVEs+}OZWXWm(2h=<N8{r`I|8(cRB{o
z2Lfla(pt@BcuSE;1}1mLlO?^0v@L7ckwPBRdz&cOLBP(?e0y9qKVB}_ZR4up=;`1R
z_kM*pMcCs&*8zB#f5<c4nmaVeN0Mj9E<6sMw8&!|B&0BkQ81z!ln?@ogIKupNhKf?
zbSSJ+dv22XiT+rCiXfYyvQwBmyCp^J0-@Anb%^*H-@<v)bE%z|_Pra%F__y36#shM
zR<{1UPO4&85iGty0z%q%rF6%EhnV6v9ipvO3O;$PdhpuJeJ0lF7Or8l#z9j56@K$e
z4IR&b)m0pc%Z=YM{uGH#(q)dPWXX<M(sz<I@JH+cB(SK+^;@G`23y0WN{o^OirR0`
zIl{sC*G)ZE)T4ww*Z&{g!5jH!^V(e;5btn6pq_igzw-U7uC7O#NI1Q?N4p8o$l91G
z0c3i>Bo$yP?SNQ1kM6jb>YGp@|8tz<t>i_GM?NxSZA!<w<l&*wQX><9-JNV?kP#~3
zD!@F)5<dE!JB;$RmH1zSELhz=3X%r9O|I%7!|4M-9Cvp7?j43V20Gu2AjSvu{<gM#
z>1e0S9&%e`Ja#zf<fIz&qYtn}Mox}VK@+U7Yu_JZ<{LiA_W%Zr@-4sqtVy5w7AnpF
z!;TCFcyOfxZzd=&1zXYVuSbs_IbrFSB0P(}HBFuY@py!FM0Zt$9{GQg8Bql&x-n2N
zG!TwFb?t|bU%|VV-P%Zkf@>T1!k0Zn11Y2_XrW=@73@}QBM|k&wyIyzMHRp|@JkMG
z<L!U>EFQ6vv&|Cm4b_{eeU}S(BkJ&c;8sQsq4NZ39%)NQAy(lxsf0Uo=J!CPX~`7<
zK=fi?f<?rFL6DNSuh_@7A_V8}ws0kmu2lnh4H3QH*lH1&!3nH8qa+A*ZN`|c)2O*D
zWoi%Nlw>NOK%|BPuhW&dGOLGw$+sCW<Ej=)7_PWhCLp&Cc92{rXxGvJ6nFbSmaYRF
z>voMR%HEmTGuaYK_G=fZzKmp*s0hhk*()O@l_XkPM1!&tTFPiAnT103Ug!7dTvyk*
zzH`nO@B9Bh<Gz3Ee)?N#0Y_&Xa_&RRn-KVAEEGfouHcTl5K}QJ5`e(t9o10*n26fq
z+e>#$eB-*6xs2(Csp(6t(fZX<^J2W%&VY6=U6M;&V&7F1dy2jK(~(7qjcf39KUiuC
zq;5LB^n6xj&DI=+!ToGc7*FIjNe8~zfn<*-85pTU*v6h0DQD_G-N=-+b^%m9gOeq+
z-PuE8x2>(|g&ca9lemBDvFWAXT-*g|^k!epOS_e3hP!Bx&~JGBc!@--;yK*_4FNYG
zg9?AN6s<m-e2L9{d^`dmBuXFl!5}E-ald$Mn3=xirtnx7-O^W#AOET;*Ol?Yss!V=
z^G`QFvb^(YMeaa=JSdr7mv&$V8HDoGXldg>UK_s)A%iO++h=x)>Nkc6DVlgG(TR_^
zNh4AlH=os)KEQ`&*HzLvH|}{huCp6rmfN>8D96i?y)^ivT>bXMt%EeEANR?<@U=b1
zr79YW%Du*kj_zBhsn2zneYkY0J0jZiqSt*lWup<Dvg4bBK-l@`tJ7r2@}YMZB@;_7
z@L&#+U|Cn(`jL+1#f~V+eO#O<8d0)w{HAHK#DKnT;N9HUuU*AaO@#hROq`n+!<6Is
zylTg<f5NE-1X8la7<w)q`6K3XVH^1(kEvyM@C<y@?=TQnIcVbKLNQAjX^`naf(Ls_
z48O^OP$z=jrsqM%jI{YSIb%Ek5e_c&VXP7vtw#`IBECLC35MpL`B2o15RyDPabG?s
zih`h}&0olHgR+8wfOfS$jlbL0=XB%-ib6rGnE2CMe?V2{_ij_V3DQlVI~`ir^G!eQ
z_vo+BGj_>&oIlMd_dagxmv{>&wSuS4$o!&{?c*;`x1gIO@}6o;)kXIrxx58~6;^bT
z#O(t%Qfw&)Q!JZvPDGXIqw*lL2x^YzjPKdIHy_N&#`@XV6STrleofCqXN;<A!-c0K
z5GAnx!f@V4<LFR2Hcs{NXx&iI)(+3&ZTf*3#aBdw4?WnjlU7~zV~#qN!l#|-7j;>e
zwq<3+U^$CjqzUSO$|~Y<d<S@UB2qyb{ymRVuknD^q9S?exHOiPU?FyM=LXUUzxitc
z;WO?|ViUy7t)#I9&?5F>lb@{0mq)ID0&I{Mm9t{L#*j>Cg-yQ>0z3Npz|C^c?_ICy
zC*T+O<+3dc$ZsVMX(4=Q>xB7fQ;wG*PIcV<S-~c{UBl>a*LRt<PW;kiJ%r<iOu@!1
z$0cL#>n9;lAA!zKh*S_5Paxbf{IH~i1Kp}>8GSbgE{8y<F)<_9+3Ir9hu<ST!pk<?
zR;JXIw6TXy^yPSf{DY<wwH45g4EO2YciDz_*jyic+Y7%Z<`rvm4}3#vILDwZh)Z<5
z(YtO9O1>@H^YFNUbmG_{iKpaUdQ}b%Xgeu^Z6&oO86k@P*EY0jf4Tokxy5O@EfVK+
zLRcE8PuK$1FuO;UQH9#f!`Vd%(smr)#y_0nXi_j9#wqt6NeMWoBsfPmUeji*Kk_J?
zvRd#Nq#s%QDMoJBSgEi>zJC4sOvb_e{QR%&Nu8#WQe8}M8*Y`FV2!_yF=yea2zOwB
ze%z+yAiV<yw3?o+da}-71OvfpQMrtuH!$rM2@*k05^_{><VuD)W12x9SB$<`pP%SU
z1?uChVfVYp_GpDeA@Dvhtyg0LuA(x;ZGL4vm~HY=GIW<yNi=!)Vw$jyg8Op@<X-&4
z7JvNMyJ4O6!8((g5J7$w@l1b&Kv9UNZ@SHw70D`M+5A;NUjw@nrAMNL7pPEZCBK@+
zte8kB=L?u~5%vn1dRK~iJKN@<g8;+;J{l-qWvzVXW8ZlZrKS;N2?tr$TVf0u)}nEy
zQ084SAs|0zFH(%G?z{ayu@&}9y?c8dN0z#NF&wzHJrHZU`~8=JhW!T6B`Jf~TfibX
z2_C)P&Fk2)7mvO;Bom1+%v=d&0oh;z5yM8C@r;9_ih?1o8j^nuYKw9A1nsfnH%dB2
z|IKaYpihmCHOv!*h37tom!N?v_;@vAT|fAKE#(y2nyve8#ng74+<Qk$vF3YbOoX}e
z0fpESP8z+5O6@6H!eo=t%tYl`GSdd^02o;fkOZ#N&cit5@zrjY7gF~4LQz0Q(2|+p
z?w+7vXMS5oY)t-nQ9pUYX})cE+Thk6h#p1Z@51s>@#NZ-Wonvcw(CmM#mz@Ezj^%S
zJ}N@@n;!YXXixhj6U#YjJ#m@j2N%n1LJ?e7|K+v!(S>QQ0bsi`)78r<|2LA9^fPJ?
zE<PP7<lIc(tb66dZ>2+Tc~Ka?zapKVN=?hsN$51#undnPYKe@RC&5#}qRvzNOGo5$
zYm=OLk)8(or^%7(b>`^WdjHx!ICKx=x2lSZcc1D*5AH&UHLWHH>~Neq>U)W8o<$TV
zMS{<mn(seV&sJ5B?~j>FfB0v6<Y$oyIpj$NPP7;k5;!5~3sw|@cgW?=94dAM!GAA6
z->%7OkUXM!WBY|Dh&O^odDwr4w#!0~0t5?P-s^|H<f{vgC0sX<RBXnWSDu7PkGzI^
zTLf4NKK&X0!|9NyD}CAm*Ol;Eu|J@My0A2A5j}sfr)F|~kpxnZ$51i$Ms_5)l6^cC
z!zC~yl`7NBkos~$|056R#>w<K#O+W#%`p`d{JDkVuhpxy9v<I=u(`F&{1UhPlla;d
zZm?uN)WzWD<#o8Kq$Tcu^T6rTVQxRaxHO#OUZ^9r4cT&{DU-fnoL273#!E8UG^QAV
zLEIVyV}X5$@^*d)%me82CI5SxATq}YK9EF&LdDIoc)JJOvhuMujbNED_t@s6dvVUe
z*#+ri#@J=*=Td*qWsuJR>}|djgRa$-FIR@m`|BBOM5Azb??BL*{^O^kXth4Rx)ws{
zm#q7<fZ@g7rx=M}j#vsJxh*K5OMa)JZe0<Y5m1h3XvNx#0nx?KbCLl9cq#;r8o|O6
z%vSf}u9SyUjNJFHoKMiJZS~5XUkrx>1`;8&+xIXgC;#4}e|hB)xw6bwSF%DlN=fvD
zkZ`BsQ*a#r{r72l%zMOC$b<>o$RxWt+FbPZet<s$Aj_W-I>pqrzmk`XqCu}pgsF*k
zw{KO0LO|a_1M0hAkW(}SfgdphRwr}F`#s@SthWpw<5XfYQ0(QPY#na?;I4`j5D|dq
z_GqdfYunKJAARw}O%Iyj?c3k-xM-E%x@B5sVZ9MN9V2AiO6>{(`KEeT#*GenXGeX<
z5v<qU*3s9xr8#QH)t1iJ(z$gocL0!-&erbHU?B(@VN?1phhPTk?x~(DV9ii9UJd>o
z<AEK*+#cA&Y_;jpIIc;ePRd|xIXCA}w<5-p=+mO56h&xf(agoJnagIX^>$%q60NP@
zA;k#-MkKrYSAt#Dw)G7q84NzGTz_~}cH(Lh`@zdlsI~s$6=RbkOA?l)us_M#A?R1d
zz<;}5peoF?cBnZIaTqEMOcJwAOT;!NPy`ecs(Ps9pmBtd%jIv|lYHrD>MD8bP+X?9
z?y5$U?ayl+1DJU(a4nRF9)5)T4sgxuup99ECXac<IcropEKAW(FnU7;kOTGcI>}=<
zfW2r2Fl0G9-u#dU&o5K0y-$fcs^~v1K{D|SKX;Ir`lIXUo@xVoB$I!MoxZSg%FcH3
z6IzGSJC2JCr2N1rGS{&FJ1y==Bs>WtweC7WJ(EmyUJIxqb0z*}Q+M=wKkZ4?Jm}Y~
z!S*<y!1q)@+hitfk`Aw0_B#wy$!zn>CJq&?kiBQ!5Wgan14o7|{X{Z)`BMA4Zj5}r
z2$BOQg!aDhD`R8H-Gb|f6()rw6A_P;-;&Usa>Xe+QT;3$_YFtk3{uga>lY7&BP>I<
z*jJgTQ&HsesJD4j?}e&vV3dqC0qqa!E>((AbPGDC&xQMwR~8|l4T;u+s{B59tl(nQ
z{!DW_q{nmi*MzVvdtu9>9>TD}jPei`Dx|D%?G7kR?+!V4Nf&CxAnUtsMf*xEn)_hq
z;AM)Febd_z{~~!vkJYo3?R6Tu#h(ZJ<MwHy_1%UkS+zi*NKyGpA;=bHzhh5+ag!C6
z-@b353i$mgK}|Kb9mZ_Co?&LE<MJF&)l4^|Y0N`vs4|}s{0w5D*4<SNdR!ING>$hJ
zN-z5g(8A9O!H{WdKlU8^&^NX0AuW#nENH&}@Bn+2eDQ!4&jQE<{nWNfhcpl#P#f%T
z`LPuZ=2PA3v$boUM&q<i^qo+-hDwhL<<<xolmnk`|A&LUU~nz~<#`#(lF<jbi`!L1
z%dAV%xH0n!+%&L%)x&gF-zr1Yv6{ICTOXOLcy`wZLB~-ka>cSK$ni4z4_3qu0)jRT
zZUTmzj8|U#;+(9!{Lm(R%4aAsUa|12nmn{Sq3`CKhSU*<qU!v)u3dCKtUS-rv>*-R
z$jDKtWe@@8FU~;F77Gq{+w#JA$y=2w1T_)3hA8%2_Zc81$f>Q&2eN@{<-cP(k?w#h
ziFUYRJXNCP;rNL25WJZa8Brd?Rbn=)Cd{_Ivkrk1!vI1s37sYYONJlV@NaxSRxxU1
zdPq3)pnZ02*NiGZxH#OQ_QiU2J_4BN>`twDB2t80P?7hIcK6Q}Kmzv30^gA|;pn8!
zt9f3Oo1a6HNeyXJAdB0#OXyhxpDc>O^D3@M2U8A<jiFyuB#-R%eja%6$>)FV+fG{(
zVpbr++8*$a$&>$fcUpg-&<Rq?UX#g1loRWj;=a^vEd7kxlYm)jF1xKHAO}0R#G7xP
zt5eli=+(Pfj(`%j<&N{+!z^RY?{?XXBglGW^rdjm2TL7{0)8qt9|SCuNI(z0Js*jQ
zHE;d`Q(6lOj{_R7gjNjIc-8|!M~ks=7iqY_T1tGvj*ZhCt~m4elA}{j&v4#&qsr3o
zzt+^-@3Tv>2pJbPpYq{1#n<=2hNeTjarl`<r**5D&|~^-lacv-pSNi$xH3vA8Ck1f
z!O8~H)gX{c?SXm4aMIq<G)fbhXYQQ6H3Qeou1A3zK2eUy*CY%V?84D^?o#RUE-;dq
zUSALG32_yXrnO|A36wJVE)W51NEB!(I=TzHY6&nzl2ob!Ot=DQ;w`vX6!iN)-Eyh{
zp^bS!a1;`)SaglZ>n1YMtM$JhK<jHC9D29aV)f#fbiY{f<w}6Tdbx<I!~h)X{P|rp
zrTTe@FUThvp2)$$!TSNug+DE{P%2&H+gU>&HZzR21GV4SkUD?L%#Y!4GT9c1fv?5{
zG3N+Y^VOs=I##{tkNhl$y+dxiYte+%z{>5)*P?5ZOwLV|!_SO`!)TCB_+&~_TAIX6
z#JoFnHOudGrQ{{wQ_Fk}B_x6a?qa;hgMx?k2jp+{Z?|Q{Q0ApLn<j_qaILmurA|#B
z1}5)+A6gX|z9laHd_Z$FPjsiw86|SAd+h|rsKg{LTXX`~koNrGrj`5c?dnh&u;BoR
zc-4QL;3T?rGEA_f^$zL~V6V#I3xN#tk_y>?9p1tKv0@?Ye74H;v9hczBV>f}a-9Dq
zJt<rh(m0z7oenM`ChX~w7Q17m`#w_dR`$Dbcg-9E8@ONA)jc$>y@C;>m~sYP9lGzz
zzkamq+4AT`;W2*M^F+?7qr?4Ct8TfXMB8hK3n;3LzNtN{r<>s98C3BjL5!b2yY#-j
z0FX0l|ImaJ?w*zGqVBrHK&*?d(ZGWr{Gq%<%MSjP9l{gUngm8<!;|Blm=&O?$t;-a
zjwNMl_|$`3Ob%!<FQ+)SXK8mDhPb+3zs5O8Kg7fgtK*F@&;uBW>?n$Z;ZA+<<7Q_b
z2(6&MLaI>3d{T{bMxGAFyjkxtsH_IR>%0beS2TQ9OXK?Nvm8f{mw&kj>{FFL@5=ze
zD^W*M6B$ytPRR7%`U7cNaYUp2$=Wf~KL0M`X+(wMh6R+%5L|g#YQ2w8$kbqsY*9rN
z){lPk&zD&Z3GCwDh>6&BIkw@e^~v@vS7s{XbWTE{fxyA6iOBf#h@<(_kigdOU%nWI
zRg7VKdYn8MG{wZHLIZWJT*KOJzbl-EWzDxLzOP3BT%_~)`+0wB7)>3gT?w-J?mWis
zVH7-2!Mk^v@HYfribB6t+7Yfv0KRW=mE$Chxk-Co4(nnR)txgkAxhk_J#;b1t*~nD
z2uKwZHTHF)awHfW&zrSkaq2sw9?zawldvlhIX(QG(iRf)BMj4LoqQS@$wX9Gz<{5d
zO>LsfN#AESH<mG(d3OEHy?2&xefaHwdDu}eSHppJ0QV;$@ts~+;(~c-CvUItCFomA
z?I(f0TAOPk&9BKd=2LZ&fmsUxJ#r<^T-W30<fI0CQdn5{tZzNuH^Q*)2adX6ETa9x
zQx%Jm4ZofPB}$v_h!7_Gk>rMKzo23`#y1UegUoC}_z|3R&X5O322d!hM3SQ35h{LU
z_J_G40KRyg1ySIdzw7tcRB_ntmH+DO_TU@-lJxJRd-Ss&vS5;J5EAutt}k7d9MX$G
z{&+B0n}DRr1;qN%&sE?)2SxNu%W$btOlOrrSHp$`zxZf%CWW8B2)^q-GkMz87D^i8
zXkj>U=M%%#mcVwqB8VT*R1l68^*{S)BL?V=lGqIxaxoBB71g!GtQsupCygs_+<+b<
zR?2am_s>`C3j>bJ&xw-VHenn!W*clq5{=dIy0mNsb9Ku<kO_#Q5I=+^-r#+%-p`S#
z9M)|kx~%jQ!=}K?`&_g_pwNnHAI2a?979Yo+Hstfd6FS08;(4>NG2b!@hIPznY>ip
zAa4v{5V_v-+u2CqFH{|!;1YC^h)Sub#xcIq)RCGOMFmqw=y=LOPR})IPXLtS`L98i
zV}|<YMA-vq6>*p^MZzaq^!17FO}WAQ2$&(Cdr#sO;jXKPK_BCO#AqG)-x8N$8pilW
zt6Q>)w67hb9@yP0QeqmXYbc3Id)(M)fn2&Z$SUCS*o`R0SfHdI)mgJza#+1Ev<ZI`
z7zmttob}?hN^jS2hQ!>V-VP{7K5lpaqy!qS@7wEf;XxC|pVAvO5Dd!!kxr8k8VH{r
zUE|!df1|+5m6+eBCuA_C%)6FZy%VkbnF+lZYz~ZogmJ+Kik88)C!Fytg89^b7t(5B
z@ODCMphoyYnMW)1<Vr4ebf?y<TYTmcx%Rba8_+KDD4OU?fWt$ql(16N-}y9`BsaD1
zmby2(7-P(RV@a4?K=>}hTm|BuAR!sox1MX=xg|9kRPYcb*V6w)9&>IC<N_@l8V$ba
zq9lV1byo8o4<bDDioQ5b*qs5zg4hV+gUg3GI$uRq7}5TU6(g%5(exR(SLy<M8fw3c
zV-FDg3qLdgu^~Y-+aQg^3Pm!IG|MrZZ+U6D+Eub~Ge2|q#8qKuC?+KuX`Rx##KYje
zMK8J$$*}JGxwh}x^*)ks(;)%T$aYKgosGbX2^X(QpN&9xcrd@d?a#~0*aj^8A<^~P
z?-FAG7_FCXv#hoy1J1-DH&jjN*ZaZ>s{pB-S3S(JB0=C&k;tD~o!WEXrJmvKWv%r@
z5i6dyEef&F33hW6F4#s)pjk*Ej-!-l0p=gX5Ec#a0#WmHqe!Yp9e4245`Z;A4PpXT
zUe>p?d3s^zhUE*nUv}vP;=GUQo6bnOTw#CEst?#;6;r1IRn)K;)X!hbe6BiuYlF@P
zZ8Hx37K9_E_B1y13-PP{9u1_7U)jX;;f_69>;p8<A|9WZAqj>){rBKg9s`W!#?haP
zQB$t29stwIW_z>Iv&JJc?&|gHlKJfc7+$NrFk(Q+9g@t1N=V7?&z{#pW-w)6yKzGd
z@o4aKf31$tL7O3M*Do`=3`D&=VE6@ms`sHNv2`%*6nBRWL83e(<M^Kgh|qxn9+nK-
zwt<c^A8~>uX?~xvu*}dMRz&Ich{)Y_!ik|qAw+)v(>+R&ETIE=AkjdCM8a}*r5}(C
zqI~l+?LbbT$&Y+I`N@c55OCuilfEzB@H4=UG2rcmVh_5$Of#;pxe9J!$Z)S03}}la
z%YSKM7I8KQ>nf)Sdy0PG8L=-D&pJ9_bedUrZNQU(A0WfUp#b+r;Q=aAN$fc7t3-&h
zoPY-ddE(w(7wQFZQ(^T|Fq|nZ=7ODJ^?l=_NXsB89vU<IF#_7X$zuEVZQ5v*1SOj1
zFQDvOgA;v*6}StsUC=Pp{AI?hJW^r6#uIt5zsAU+f9)_{9A`gt4*V%METhk4wBTHL
zM^p42=fR-|wo|m{02NA|kx5^Uaa>lEj=Bv#4ZjkG@8=L)xXPO-)Zv;R0XfPQu{hv}
z>2?Vab~~d}A-9<X>k)XoNYE?h(~-NCT$@nA+$x--YC(b;w8k#DViD+ae^AE~bO^bJ
z0qX@nS*(bNSwhqZkxrm`heRY}Sq^dmvXlNZe)IcBgAthN)GTBsMI?yM0HG&2yGTHw
zlM04;7%>=Rkm-zVf907@w&@1?&4ZRu;*c8>H=cv@r94K)*eVdg_g-*SA0zQQhrC&h
zuC_eG7%Jq$W1(5gslv8+`_3IQVh3By3E|%vmXD{x0Myd7hmP;4zzW9j(;DnGrQiwo
zkJt=<C(RQf@g@=|fDgc+Nm32cfZ`A?{=RE|`k_p~P;2ba_tFDs7BdvT2i)=vLMS2c
z<|FGQqt@$svQ^yte@d5@)_(5ClK@zoKYS3k>)3*C`fH-fRs5fntt0k{bmHg&M4XIL
z&5>RP5IrV&qeL91IW|&>VLXI@!fOpt54G9h&R5o)OAzvGT~@Wd%xk0Xa@MU`--D?w
z<ckp5=nEI`_xa75Gd!)ds{G989%7N@B8PFMNF!nMv*e6|(17%szP)c(!SAc6XbjxZ
z=oD`xTwAY)E>yUY$qe9;jnjnc0c!(2H3imx5wo9R*%NuQ&(2OF$7ICp#S1L|1h~F}
zTRILD(Q$Vz@V_D1fs6v(G3N#aHXk|bu~CJH*dDsQeEG5z17sElOs}xA!3^M-#MN7c
z=vSg>bt$GB+lJ_emGMPrC%!cpus`()sdQ+uxPH>>!NkVQH}`KoBLrB2e{C`=H3Z=$
z3dP*p(Jq0=#X--xH{J1dD|i}GW#FxmY(m05xwkm$KQEC(#f`ox#_e*@TBx`I02kc3
zgCWAqWH#p~WFC{?2FPPq&8S`Yi-MMXTVgT#F*!`AS4hlAW)JcMRmHab%A48`M~sxk
zC0^x$i|51m6f{E$lmO@h+Qq?6glQhPmGGsU7K2A8Mj<`vZSdUw$_ztLdLdUJnUmWu
zs+!(+L&ifbq;St7shu}H89$ThY753N;oK>ZXMj5pN8r$<o@cZ%5o*qSt1Cb}S9C-I
z%6utEI)}pC2XyQB=lS9C&tO+b2?D^!=Ak<~`~o~yLNAj^z(0|}%s@`IiVDCSiC{ux
zC!*j_6K~tp#dn85tYI7*^~~peZHQ$0aMSWCLh2!7;*_^cO~(wQ1Bi}rKYUmZ^C&x$
zTqKCv6;=dsWEXSKu39&kmw9RC(PwD*3kpy`+hXuI&t~hr9v*|juIg*&b`LU$K08)E
z^q3RLLG&&s_Uh@ax*XKYr^j3lF0rSURflQ9%e|}|xjrv@^e}M{UZAa3r>c>3OSU1D
z_fEEI-g7+Lq&9qn2+5tRAG%DGGq?-SybG%_?}F}xVC#tU^Q$rVxx{vti1l#Ii#0L^
zNs|2vJ`Y|!;-JA^k{GI)m|rBxd&pyg6L0;D!t_xlK;vYIBgTo0Z6c?1_e*I<ZBIPh
zpPPlRJmI)~D=OlJj{r6i@xmdG?AxFutJVaY|KB#5HxD>DIP6eOO;SWV_D6`6UtQ3P
zUi%Jb#G)k*XtHKB{h40Be!eGUUg6d%L_3iNz`=b9t`=zYYx>5Kd5yANmH%Ck^OVF3
z0Iya18KL8Yk(hEX8A}x^2Yg~W0p98VmKW!>`)GA$RuLc=r^Eqdd|CanV*Ld%(s^|+
zAuy0UU!yUES_!@<QZs<ceD&^K=Jtnic)}|w4?}*IPY}~eJWqHG#>Oi#bN@0gag)5B
zz^v(5lrzW`gY_&4bPdrpBl=u-k7R@S_U(1RR^tKO*?pwdZHwL7^*j**F)NIhLbf5E
z3g8Vg4U6(A<+uPRIx=*0Yp9l2>59Ifu`BZy4Iev`OE<M0(S>Mr(NH}b@{ga~g(e<x
z|M+92LNk6L5h{!T2Mv~$MK6dO7-19H2eq@3@TuU7P8Hbl-pge{AK+Fe%qI0%0Aw(R
z>gLUc^@5Yh;7@Q7_=8TU{8DuZ*&t-PG6o6Yb_)s$0)~_RaRydF&~dEu7XtJCp4bZE
zCT0$<e$295Um^zsKg5~3bur^_$Mc>oIA1Wk4$TpI<jN{^1~5_*dL36e5~rQ8N4}Dg
z_wDzr?|drzbNdc3WnI2j+JsKc-n^&cHqZ9SaTDdw5k=cF@4WN0w&C%$qhj<YR-K2A
zq!+n2!dt*2Y%mT)Bf(5C)f$?ccK2T3+8F`%Ke17VGx&KgCfhUeU_=+dT&m}B0WFJA
zGUsz?>)BsB=*?Q+<&9`jXltXOV$82t`&<d#0|A!ESx@F#ps!%h1qer(hXt~UQFb$b
z3Zy%T1Uw|tvJba1&OStmUO#Z@_8w{n^Kz^UIDzVx7Uzoth8+gmE7zlgti^x*-Pxx}
z6gxnoO-q=ZBse@2X}^C!N@>xT10M^lP}ZIK)QA1*MG0BLX_pGf;OYgMr@Ba@2=m89
zSY97Eg)dx;qaKYm-PBujkVuS%O5?Kh$=Ua6at%p)b&v^$pEvzx+v`$HZ53->^Av9!
zzyl>X7Znl`Z*bwR&1&G9ITaQZGslS(Z+x6Q47|W~_UuijtoYN^;0O}mN`|AM_~={A
z2Ic$zfX{!q{x}c_Fn~=3)gBa@C9`+2`N^Us_ZtdEvR7ebtU>8RDmGL$No(uY3^pDu
zd?J;8E0;G=bp79^P%(GlX}Bbz;-0wuN5W6-SX%-P&g9!XzqU#plp*xsGTa)&-5M6_
z*33+Pab(;`tQ;t3;~)^>K()hEd&zAA`we_`;+QtHg5>FHg-pe4eqmC8>SbuP77%?g
zom?yk3_KVGnz;6lbG+21Unz}|t&DgcFH!}Q*~N{V5PnUD$xz&yg*KoN27bgc__g?I
zQwLe)z=;tO)9J8f*|pdPt}BqS$UcQo1R<#SXG9MGDGW(jg$j4?NV$FCGeJy6X2zei
zmz-q}{$gjG*h<FU;3~UPSt$rP9!BEUqSf&J^HByaMWc^n4~|1Z>Vg*zjZeO}|LMWs
zJ5M*3$e}tUHS`^7mCo-Y{>4B5!-4k+VD&$N+H9%=z3@C~_|3xNArXWyZ})v~B|KGB
z&?pme@#<r0!jk+<<9}{$H#c<sL>-GQfPNi=rP(NKP>dtdW>;73VhV_Iyk<8yH=9U>
zkBjgDt}hU*g0C65O-!gtZ|HqZBQhLNni?ni+5C)Xpmagh7#T)mb)1h~L-Dngure4S
zrQ<(M2>!P>_a?}uJA3bO49$Y_oCn}sY+2Z&_xR-jR4l`ZlOEtoSNhiN2ziAHW9oLw
zt7ISTx-c9F`I$4FoOfu}eh!c>su6|sgzY%b_X<(2za7tGWmK4=!DATzTpV|Dw%@;>
z84@{QgaIwHi)Q^=y8oQgBqV!9RtkvZMBsL|u!QHRu(x6U+j%AD)rr3B9n^|%f;2Ce
zPGXUfjG8;m{!}(kPuwbaB2f1+aWT@YkeLuXC}?!Lad^x!tvH-4FUz$h@4AJNZFDI{
zz7CJ=(ZQjdg!&tN^MyJj&o%Xp8S(R(pq{+w#5x%qleFvJUdB70_*=U2Ypfg~x~a^+
zRo7^W2#C~)i4(-3O19nH<bX_`fL_$jJY9I~a4U)5db{*6Yr=xfO^KI?DG{0WE$l{7
z^^)B~H>jE%!Gw+<7vd~=#0wyzeG@eK`L4a+!7G6J66xPG8{$}FWO=`<wxfmPunIKd
z@jKS>{I$T8tr&q6yKwpPufZ>tQ!#HoiRl%}0NBAI1!TIWHYgLRHXzBAmqH;-=*Tdn
z^2(|m6iIY6Wgtw6a_4;Ale#Hxs>lMYuVkyMMxsFf{d4<Jdx6#{a&NM<wDhV%@J~~^
zE>9wE7xlW(s^*&p|5!99-rkB<;;@GbH~pHiJ8xX1#Z5-KiJb<SII7;S3AyjxSB>-j
zo8;7!_f@!NPS(57XG>UY1d55itUHoc=vh<v)F$+JRw{C08++Z*7GhL}(89}zh4{h0
zn~b+E@YgvyuBnpu$;!@_EpPVMZTsoHt2rKTv@u1Umni~)>(v8)|9(zh=?{8zmU?u8
ze^d(fuTg_X4WAM-px9Q|T6&;6hLpif;|a{`cqh0oqX2+!$b93_euBYE8Y7(RgYN6H
z?(ZX6XAKP@l2fM+BCZljR)R5l3w)8~N&Hy%^dB^e@T!)UmPo&W&&Zpg#{$1vvx9PW
z1VmUpjwLjOCW2yCQRBuzl@55*Fs;2A^Zo*@9!l?gtqyn9DLlvp+bLh`#*|#;196(-
z;s<WoG<hL>7YFv5up27|Psxu*{H~~pd3hl91_VUQw$DVGZ>;^*U6K{Z^l3`jX8DP&
zNYqCLp8+CDKL)x3t0^fdfuF(EZ^O}I8`7tdh@G;@&-<YHlrS&i(xYjrhZ>OJDTEzJ
z^yM3p1uzAh>1ofiwfOBV?d=M!<C|1e&LLUuhwSv|m5g~>yt$d$$DZF`Bu_2`jrTeO
zijUH=ytPLR<A5=17wzM!tLc{OzMv-r`E2&W>CEeOfydn6OMnM5S=U?BeMu+%rv?jC
z?X!a_h9`m^c|)Q=^!k{sfZiZd^Y?K$`3P|j5qtliKhIIA-Va|4zNFz3wN^)zamJnv
z{Trk@A4OH7&?BqzLysgXD{KBZJ_fc_&iy<_&jZsdbxF=xbvr&MiCDHur7eZX1*j1T
zK0s6P;suIvI^2K*t~Lli0W-5Qk2rFtMU~b<-s;$=oHU{V`d^B?^S*~y>!f$ygrGdX
z;ZE%4je9mir{e->0);nhLM5m2RW57?Wnm2LjFf}S>(!j_Iq=Ez6Ln3<yl^6+K#{p_
zQFONt+)-euKx&cqGP{LESo;)kfTXDfEP@_Dvd_MpR+8FtdPEc&wRSJqXf5ydH6f@Z
zpgrg&_#YU}FjxmC3g*;>#O{T?0Oeuw@#BCtsPj_tY};hsk`{pDFNh2r%vKjp%Hb|Y
zfGawlmZ1N%e!fEKq2%5yvi<TlK0-o}hl`8A>gWOo&9JAScBn?|{RRQ-50nnbcWBu9
zpz3S;IQTABG1u)Bq%}iSg8?vqr)ER*1=fed8AcRS45&Z9ZbCFlm$wE%qp6lV%-?0%
zk+7@^VQ`)xV_Wcr%+t?kU~}z?4RUXUz7WXDPVP;uc!(q+3pYQaoN*`zJ|V;0A^AmF
zih`G*st~ulKzC_+mow`0xpQ$4gBiNUSX`?a<^ws0ehvj&#*p3b<4;Clv`Ba|d><;Y
z2-7R(32;aX>7YvK1@Msx)Bxlvx${6Vat&U<fq)iw1~JhgJ5Zsw0ByjLfGt$xq@h@m
z)KiwA+zjgEz#siBYA8QY*`fjw`1HaT;&@W0z=wtG?-=<S8PK)NfW)or>==;#POz_m
z&-W1iyQ;>en9wcgu25%OWl6lE73&Nfm)QMZKka@Ae=&+N`POj==hPu78_=LXk%*x6
zg+6@V#ax@FTy?L@S61f~Z8?fK_8&h4*=itKK+-CLEZKeuWmw#VJS=j)uV$@$(0fcS
z-?XsxMHU;Q1=GtSuLZ5=Gcz*<+GjsvYSpV(7|4mtZ<alR^a_=|)AJ#}HqZxjiqe8?
ziDMBYS2PBlx}c4LyL3HzwnUtV7d7g*zVF7$C2E1YT6bFHstm@@&^XTj9L@n-M^HQn
z7eD7(4~|R$a9d8kHp;2IT5Hp$@yXuaUN_CHTerJxivZdKEh;NcNjQ*RAAAllx)}58
zP;b!C1VJ57tcs>mfG1F}A=Y5^3+wwk!H}evo3JX}<bL`XtRu<t9hxc_mPJPdy#aZH
zIA!`WyO@5g7t=dAVqJ*^hAd+u4MAf>3`S%E*$$EJC_rd9aq}@;1=k!_+D93ccG<a-
zu*L9*&h}Xd0%OsMz7AgO*_>`;BX_P4(LP@=2rV71OMf)bj-Krmvv$R;N?z^T^ww;x
zReJUIEt%VgnvXiF47~t8M?T#NR4EU>ooZ}syg%Lio8~;uIkx_aY4H>LiLU$BEp}Du
z#IyBB(7Hprx^6@wo?*<SeLe0LoX_e1#4B9@nLvX`BatT>LJEdhX(}q>bb5pFt|n)V
z&+D?LmUU0FtN{EeIJ42OHE55My@^1vA|h-!NAr}Dn3lHe7_0Ad&!)W<<rh(@N4L1I
z8@!;F%?ukX6sxAsY<{kJYO|IvSMPE~FDe<18s~2nR6SiON)YmaWY~IYfhD<~<5hoS
ziARxk`PmY`)0BT^5X^wXylT?fL7>h<uxB&`hnr4`K_zarbLUBHSA=I6x;~0`|EhS>
zi}Ts23j&!>-qQ{oaU$zo+u9Vbn<U@-(K87RU0611ok`pfsqOma><w%g0Vu}Y<9M3_
z%7570cUo0gxmQEF3SknE(GwB^I2?c-+}a3t0<nnG#Nk5QEs|StTKB%O#EgQdSKzHZ
z8^Ja{_fXsI7KT7E5<m~p02!eMDcRJY-4B1sIP<QBMvj~}(Dh-*N5g0i44zC{C6FNf
z6y0+tB@uAn$R>q?7kI#Ri^SDFLUzBSJ2bIKQ4NT9Z~O>Wf#@4nIyn~LY7Y`=p4ORy
z6nlw7GeZ6|%%Tgv+q2bn?9}5&gd8j)p#X#sQ?hcyb-Elpj)Rnd>PkZ7R^<GhcXa(r
zANb{=jl1^VSQJMDnM+ErpFze@owXgm(|V)rA@TvRg8FC`)g=pQqO>FOKvZXVbQ@yp
z8t729VP8EH-44;zmW}x~cgLR#%&0|tgzHZkhyJ$+wbY&wSgsRW<6tjT7xQVOTq2H$
zCYXthF<aB{2~{94y}SF%iDElSYxmU_5jf*;Py&b<@;`u9H$QV0tTeiPD8C=7pbcw@
z<H?Ohh7q3Ivo7zQFJnZJA`B`WrbZUZ`jIf+q3(*Ju!sNdb1EvVAlPN$4U`!1LxZ%H
zCW{WHzJFt236}=aYlDYY5`C6qE!4M2PXRcEcfqc#4RDgOBmA%`|9*sFRf|U|P!~S^
zv#}3JW>xJtNY`PPx-|-5myX=y`O)P~rVyYQML-kCrgbE}1xevxZMe#^OpSQ4Y(!o~
zrznPNVF)d19-Pqm5`AZ>QNR!lT)c2N$%_Xdt;F=fZErxUY%p@oNQ?pC;h76i<KsO8
zS@a>zFqte3G!z09zpqsJz*h07aUPN<2NBD<5)1pC*QjC9g~E~xH@}$Fn<H2<`Pw?N
zvI7HX`87?iG{oTkcSNd>s|uBs{|vhGD_E3h?C}l|1&Ib8gX!7-r9a@1q};kw0QrH+
z1v2w(CbY_de4&_2%!Qr9HIJGQjf?GJV&gzEtM^!29{_rfx7FvWAmtMtL?jsJ0)_A%
z@TN(SI8euxd5xDeA_3K}&DhPJrQI>)uZcH-UWj)F(~VS(63yd?Lo*uOGRiH(x6T&k
z=8Qydeu#4cI6-ylM<349tHU539tZ%n+t*nW9pv)J8Q&8=#B*2Hn<51QS#*Hhfh9G!
zx2NKx)u?kIPY!$IUs_a)kr5lEF7bqrwpjrt!~)X$sK=wCv1cO=4`LX^{-hLzTnL*~
z^a;Wz!4Cj*k|WK5-w_SAs1x?QNF5SIhZY=(Bv#+uux`PfK+6{CPFX6qyLUs+(EdU&
z(^hX)UZ(RJK4J*R7VjNT9MVEx)8Pw=Ns)A<!X^MdOQA59_tgb2VJ<P@NEt5XS>ZK2
ze$1U4v9txRfp`!|s@8z)TInRl{dZr@h|%dcuC*@n+YYt3sHoo5Bac|Zr+{(?bwDq1
zs;5Y=Wl8D&b1iLc?Yp{A$DlyeCkQM2R6ueOfe#-(qoAN5`QI@fNpAcNN?Y_{5D%hl
z00NB_GBJmkNLAg0RmHJdLaewjjZy^?QJf{%_5i7sJ#u)nL!aT;OrlNX<(!<w_XxWP
z|IpInysl>!Wdo5|$(Oc?^}Aqf#aigTPzB|ojYo_O;z?YJb#H!H!(>P1$%=6>6*@t*
z1HBeFVVwSc&5~2j*qp$`i$NYT3Wc&gujG92jS06NU_R}LCfL`Jw|DcV^a$6&bf*q7
z>QTDgmxE@Sm_lcSn3gqbkU{dyrgQl&Vmg4UAVQ<Xef5)LC=UVnLSoyQyj))Il9$9l
zsjm56yb#$PTljM%J`I8uJjB@8Saz-y<$%BTR#%S!_6_j&pE8$db~Qo#OF6obCcKdo
z4{SUM!b@&LJ$2ak){R(zjKPVhdy`W;uhQZsF2fiYO#a(+9vvx1C$rMOHaD@P@eLQu
z?4ky7BrXogFH$}VocLh)1D%xLTD_Qr@y@Z+6&i||8VH1gVt5!|4*`OfAJxEzg!x0d
zV{}68Z9?HHRKVfyluo(ZT0xmjlKg6NVR@hdoQv5Sc+pncn&6RSWFpP3Z!P*PPnvf6
zRJ!h!e#k@3_+zDhUZ=s2&HOt$g(AF#i4fcB)Oh@Z8XZQ52Qx=CG02{bV+gqN2m}ey
z4NM{TUIU=%fQhgdyL|J_?H5X9wY0*r&wG;TBQ)x27#{@>B@QPba2xD;_d;rtVr1|F
zL#){kTp4u)KnZ&K@#Aw9eb$E#=HZw|p+Ln(=Zgu<C(fI*#auHCc8uuNV8IFkn(z-d
zNGNC;o}MR4Lfj;HzW1>I+6-6k?*`guKO!qB`D=~x_W<Mz0CJ{3HiL%gIl^bLzM&dB
z+XM?Qj;?+oGC}Zg0Y+enXldop{Ni$f=yBJsDEO65S|>gKfqHhXRaov-G*le;&4_AD
zcvX^(!nzg+k)bEloo|v`lp4>TURos_KGRhVG$@DT0W<zNZ$oz()(kL2h``S_!Pfx<
zmpb4$(d@Fk^nu(EQhi)Gq=}U2AQL}M32AL*^W+lHHiIvKOJ8tDO{4UZ6U1yTKxWxP
zyyr0}GhuE4R*Kzl^pA9yTrsA@5AaHwT_B7m(9tOEGtRsR4<39rJe}-sjYQQ0@KOC_
z7NryGrab*|%oyjN-;3$Z`e)5hB;}!-Oy6@>giilROuITrF=VR%y#sH9|3ps$J|fnP
zD`-nu00LF<3zA#oP?$zg-nH{G3#%wAkE+9MD}QKxorYf$SXem00nbxLO>ke4oRP!y
zDix%HR)T*KH#Mm#JU%bRw765STW|_fU9$F1#xFM$%URy^(uXi|uoi>%vbE(yNG~Pa
zUpYTA8sO+(bPydGx@jU1Tee@$&en8%tA<zFMRN5NB>+qTE=+fyM(XA6D{cI-@*HTI
zBMW!kf+-kX%=Q+&MH5hu$gW|&+G0XxivDJ}Im}@@_9X{nZgCr;nsQd<7a!XsjKCuz
zz<$L1<jIq95;`ihxkoNZZTV%L+!M4bhFik$MfLFUNxP7{@8$<|Ry+H}Fs)p&?BPYs
zL&Utex?t0~{|{qA^-^h82<F%1urL*p$6al?!Rdp|M>m7qF829vIy0TrR$mUpIpdv{
zz05ycVVI(u3z#((51QHKG12>I_?dkT^*i!tYr5%vCUk$WIINx|V_JV6xg?Wm_NGny
zB#vm%7YA@#;Kn&ofbDXy^Fir&H=+ig9eL!^`tUINzT~e>VJLOLD(_i2E<AB1eol4g
z_j=<#cOPB4WzuYDZd1Ia_AF(j@6U;?=vjQ$p5FyFz3iFRggMu5iC*jlj?mdlxN>fX
zXrIKb0N0qDcXciWdx-j7tVd(#HSYxn7%$<QNS4`sgR<av6ATKnZVVrVi$`id1I9By
zj#ftyI|Nz4Y}@W^b)3_a!|65=ytt;}UaZ1N0I@FoM{AC9RVx5s0rZ!+)%~O?=q%7j
zkU3JvIlBj4HCMii2cU3BIDX&msG~XYh00j5IFyjQ!iDlky!F`7;9wmTLo!F!!;f>q
z9Su$H8QnB*_@*7W$7fNF;XY*dWaprUJ_Y&BjB!tBOVgMXkj2B%lV`MkSRNoAKn_+4
zH9NKY`3;$<;%ng%Up;F+L+#KWc<y<-5nD_}m#ptdVn<YtVQ4$M5a0^@Nim8>Ln1CK
zE8G1AWk4^P8S&^C>O?kF{7v6H9<wNaADQjTC6RYW<}Nw&LZ1Xx+#2q3ZzJVIa7Hmw
zm$E1bf8fY0mSaR5F5&@5#7jIq25Qw~kC7PdSLX!gs@$tZ=<;=@PVUTm#~2W<*ok%+
z)be?yRiMwDc%|~^uj8o8jZi4;X>}<+;p*n5W4v06fhg_2L17$`{B14prX-&I+Xwy8
zQyg$=DNh$+Eww>lAk#G;?qmDM;9TV;fvGqLQUas5A3*_toVr>MHQILeA!ht*XEpkk
z1%gHBLPPeC-@a4GK#4Khisz~q5Kvm+i81X#!<aXA>dn*aH|`6~P`IZ3o(wL<l>j9a
zMR-OZCoT3})22fGWeXv8d~*p^kBh8F!TVwvgY$u*hf?>sG;=E|ZGx$z(y%!<^y}Nx
zoerGnSIi?_ZBcdV7HA6p72@x0hfjn|I$`UB$7tnOct&Fq2rIv8e~Y_dmeop%aQIer
z^=Zap+U1+M;ryFPa=_|ep97s6<J0lA6J(&|7}lbVR~?H$3r+#;7Ids$W!G6V(C!Cd
zYW~-6gh_dc(M6SIY>smrk7lKU3=X4<%&tGj0>#C#I>m^SD{Kt;e@TBSZyOr2H4&Nd
zL8AHUDHP+hh*T}`qrS$bEhYhKE4Z>M%h}LK5lf!)m>`}v#4LIa4h|oAU3ZcBVz>qo
z`4(x=?k!q?ePLa)G|nRKaAllcAA&)`90D*g+7a{)cv4GI7tl8V%!mC|(;5o6`VnE!
zv2^LurRy%1tBVaxV(Q#g*Z$=gyKuTza!#~}PLD0hGpd8{(8AMNX==n%VO}?Bu>CS<
zh%5rcIsusi9VL+MI-@;8zajeS&6!+?bjUDtTpLH~wuq$2mf@H*ABF>A5#R4DDnQyy
zv+D&%yip4Smb5zH^xxjSQO@Tb@+dVglqC}oBIZslukkj=)fQI-PAqXv&1{ZZQ#!CS
z$d^EIN!8IVD2Zq5!angM%(tE87pps@Zbaw;Eg)Kkg5Rt%62+(qme4qUv(iz!I$PTW
zmFEG}VZqAZMPgOf>Lbe$Jp&3mYDO`|SEgqHp-R=TYlTjEN7v{IiYr4nM^tU(hLS+}
zL5Ub#wL*`Q_69{w<k1T)QS095V(^bAe)0<=j(#f(cwG*-B-i3>lsHn+k4_N+YK}T~
znD=&!XtFX4YhjilNdY9+Ybp&A6yZOr$KOVQu{v%u9GIC5zTwRHmxz)D{nW=qU!?Mo
zqjq9a3sw~${!EExlHU`WbMD+@^S5fm72lJllbW;y!3GhM19<;BLQ#207sYELE~jxx
z`Qg--mp()Z1f{5;n3?@Gd|+pk36<@VL&C_oF*zB(Pduu~{xh^@r~#~`8za4PVj(8T
ze=I65?>SA)y6yf+BYFB0RJw-_^?KDEs|8ck+|t568iuqCh=_66Hr;VEXQNSOb4gtm
zvQy7qR$sc`3=a(MnMlpXm=h>WHekRwq)51ykTX&gz~4xa)u)so?;YcvS|X}41vs+^
zyoEWh1!i<F(FTal{qUs%5;()0;=s|rN+@)sCIIg%HQ`$vz&;WkWYyAvekm+YDgy{y
ze)XvbJC%jxnr9!y>1;s9L;|s($St6DT`he2Kg^#eEZOhPTdAZH`hQUCe_3kQ8Ncic
z+!*hU@+-&pGPKu@6L%h?UN#mE?$0YdJOS~cAr{OBmr`d~-Vi)<qHg+;L(xkduEDOp
zK>hklQ{*MKX=%hLs~#<C>O%*T-|T;3SQ_~rkpcXn8k|Sc&#32!<h!vt5ozz*&&!<#
z+x{7mz*UmSq^m6ySH~RfFn+W<nNckBf+_YK{e5Jf-jWOor?T^&|Iahw8V!Ri7nKTm
z+>GitSZ1ndLM#lldh;ZOwxk;1uqQh)GcV;dRjyw(W;X%@8JL_3UhZOXgM!;b^GxnQ
z%{WGFKST4=Gm6M|7ZN0@pb%$vJ*l-Sc(`(UwRKFL7=G)_RTxK&`JYHM*W&$-SL6G4
zJ&(npahtknKWu*71CrCCbS}Eg51opI<i5@lk1|p{VfOfVSfyh(3V3!N9@;o(P?67*
zd@!n*{Tq!m4KsHy)oLLa{CNTAZ@I12M@6E@LJ=N!tr{R^HasU2X>cA(*Lh$_EqwZ~
zs-wunGE`nu4s2ux@*l2=U`3kbk<Cy8lafu4dll}y18>gCMAn}3j^A{GcRSnZ>c8=K
znrjXq`UP@MbmNAP`UI%j!{>+Yb7jUzh>CX61U11*u}-Efl1%Wmv$GQm>6FRDrw8JC
zP=lSOr6{IQrY5g3G~p^3H&mHGgK=8;*~K90IR^C#(rIgZMrlr2wjQ7p+xj_N`<hl@
z<2WfSIf>mE7-vC~IzWx6UkzDj{)$B^unI*ijPl?_v8(rpM*b5_S$v~mo)5l3Z;9y+
zp9U;8VDnG!H<(X))3tmL_%BWv+-x76*<TO}1O{kw4vFbLjj&*ADP<iYG28?uCbq)F
z@nI5bU|3pCbW6hIH@QE|(5;rZmfjKuIT4YxP^KTC>V()v6%mf2YCuviJ9FC|OICk_
zmx=Hsd=7&gu1FlWsQ0`6+$ln|p189Gn^hU@$UqfhFCj5Ia^wh6Di5qW2@WV9&esWl
zG*Ic&muTj$_xP7Pa(qu_p#m=)ObN+^9uu4IN{joe5Ljob3+3~sS!Sy@F-6}ge98a>
z=A#w60(9sfh@%H$XtbxTZggTvy*i5T<C*xPh!LZ{-s)v&DbLc7R|IFJ;OOY6^nQge
z$rDB<R~%Ky0h@)TdFtyBaj<bKIta9o$GOwShF7WJ^+_>0u}gYBc`;rKO;OAbn(q#w
z9RzH4)hGo@8L3zeqr}sffn);)Gbs8J-Bae!V%K%#MtrIws^v%4VAvp-K(h_h>?(W<
zaDi>@)5I?!dX9wl)V8*^4xQPbX9OzQVI7QZ_!X?Jpz!zF*P%dwFO(unjdV=Vg7AP2
zka*{iSWkjT!p^);S%D0TzGaiquHT+zUUXNy!|7*~x+@XZbV6>aWy>oGJ?ERslbk^-
zl&gVO2!<hEo$zgVIdDQ2_*P-Xk>nAMN<ox4<XMcbJPWmzX90rwDbFG_V>3U`Sc*L@
z!gO5BkbAvBjIKLsBtEc)zIu*hFi%Gj_W-7%0KxD(cos_<$1U-&!}{US!mB&%ZL@LK
zlx<9;EJmza2bpUS^gz`}Z)j+Ef_MFMq!dM=p-x<R0B(4(s~3}k;B#FD?iPsRkjTN2
znrmM-^#Jk>Tib6zjHp;B1tTo-S2-6pE%hz%4DTrZK19YPS(=?qp1|l&lBo{d>sYC#
zQ*-=!H*`Q=i+#&)i-v%O$~A!GS^F7j&ecM|RQG6aiUA@)eoKC-IF6~WxcHW6gT*D9
zt9ek$S|<EJp_&NlQ97UbCh#^8^&H>~?9;si8fU9%*Zbi5#_(ID>wdBKWd@pdYdrr)
zr`5*Om|XDcFAJ4Jk@|>NO}w_mXL|kC5UP{94)iGcfuOd*Lt$cSnkOLc9N3o=05-+c
z`m}BulMwp&2<(?3u5v-dZE}Gg6)0X5fP@;jBOc%FM67+AtEYH&$~9c(x$)M=Ua=^t
zV;Dm|Ymp0yh*^rD3DwM$uEw5gv}uY2$~w&6DD-np*{)k~oEw3m1%;0}xaQ;PMECLn
zFh0f0*v_uC9f0qQFnRscjOZ2~)LkAyKo?X=X<xNJqj-Sa^Pum|HRnVUlKGC-xZtc<
ztIr>%Ee!gM$PA(Ou(M2X7?J#nJTImdtcN<c>5HtD3_?cJ8$+43wjHp2Y<*)2f_xNP
zf9`6}kVqA^EjOBnl{Ga(xGR}C`WIgS!PIGb`__ZITyWq^(MuxH^k0P;d~p^xHJj*g
zJ<_opX63T1F(O>Sz$C&ARWSL>^dLLWy5AT8C=dPDNiSCanTV@L#Ark-wN6%hu~1=c
zmrb=EB{5I;1rx^)A3J8Wd-s|CAuw5ODxiRyey61C4qJnYI)o?O5->oF)2qbA-Xn_|
zRZcw8TNbaSp><CjuZrQ$WlMFn#VUrMnHx*wtVBXtfe8`)lavntDF}Kv$wM0bx4S#P
zqiJx(?Mke@WXS<9APk&o7_#b?=Dt)XDXL|fMW6;^B1>*Q2bw8`cduXDiu-F4UYuCb
zRA{g6O2pH}Z&b;ki_)-+8F$fA)e}gA$^mbafsygGySM`6{t_e*hgdp}AEgm((K@*z
zo+kq5nUO9C7OrdwX76pxNd{k%)Simsd^1d;cH6yTXy#6)pFTb6i{tg_QBt`ZV%i~P
zsu;K@gdwrq95g<rIK9wbLU;v543L|%M>;sNc3_4lZe=T5TY9R<k{vX9bjD>{FtP|q
zk&ufiyS`ZmNkenkxH)87oXhyK6fcY;bAgm1++yXoqDVT`yRfhj>rz?^OE{5-ztTp@
z38xa8r-A<l#*XvA4*%0FVZVoVe7iy4rc#7W1E=B#gdx$GDEk8FGLBL>o&aN2a=eU9
zt!?%(n`hIrpLKZFB&@BeS^XG;8-P$C$fz58-WdGjz0s^!Bu5CQsh02H*sF=r=p9-2
ztax}bI$w@Fawz^j3KrezOW}U@Z!d96pf&paf$piz;sJadQ^&5Puy;Nvxj;t6#jRx$
z+<KN{4SUCW1gC*BJ;lEn7RM@U&xy{_puF7uNg|>NCOki~RC=R_%9^WX*D(OxAe{_8
zIk=IMH?q%#RT7|^X6$XsRSXu!|LX-cA}J?Wx2-f%fCwVYok!<M{%k^9Kl55@Y~j_6
ze*IB`mz=W{izw6Sboz&~n*uI#gfsVuADVl5R47#Xyd@ptlXf~frmeIuc7OJuoHZkA
zU$8q^(s50F1HX3kna_<LP}}2S&(vC!V8Zn)OwfMPFTK8KwnkEAmhuW9AwWkmI^gc!
zJ9p=Bb|&>!B2Rgy!Es3}(cS`>^l}wZ>U|g#iBzD&qYBt3cTS=Bd$C)S5UIl0zf@zY
zE4({6kj<`_G${p)>9fUz(sOHe)tQ&odDnbvg-8bh7V$uy(>0{$1XnN-efyB1N5G93
zd4E(~>A&;QvA`xTEGdDzP@>r7eqf&l0XBh(!&0Q)9(YyGya2OfppID$!DMMQeGOcU
z(QsEMwga!dE~~A*bnGIZMDrS~H$FjJJWZx~@+682RE&6G8n_~q6{{t`L}?w(%U;E&
zOCzciWf<T%zUAZ5#^hk&`{c^TqJQ3+xC(R}gf@)is3BNbfa9!|%n2Rbh~156nxo~H
zn*Re02-pj9SD=Zc&N^tl@c~$Jfa-7nM}ms}<*mDM%WcTaFJ~(sFrs}&hdfwl@NyA*
zuOaHMiJVe05R-DvSrt-4+&4sPbxKRsJ_(bBaJ{Z$Fci6@{Bd97de0i`eTe5r4TdgA
zGDe(64>u9CE<pY;&9~prT|kbaZ)mEasHsOeqrs{j%A6uaZ^7`gNgCgYh+^~e$xsge
z+)8{toVM{8%!#~!4Zh3BL_0^xycrV{18QX2^ddVRULVxPKXKX!pMBn|i5nTD2gP0(
zR*kC#1sg;f=WmB?U(2TVY9G}qIy#~7s`2U2RWyH>`5}_HyzN5W7Ez7RxM`doFeIae
zSUV;%64j&cJhX1ig7P7_{mXgQr3Yws@Pq(n5N-2S;YB)h_#lW&=G)LY+EfN_CLujg
zep(goe*|GQ+NX^EG;9vq+|V)8)I&7%C#(WTYG^xNzk2m`qraxjxqA4EIegYvqtpb2
z4w&iL8Gq3<L~V|B=}WGQ)=CTQKY-SQl-Gb2;Y9tTtM5&;N#^Ft=+Z%?J17}5=ux1<
z@V^~%&JsK+#5N#y&q!Mup@V>WmGb1l58>`m2)Dl8cP3mE-z!^D2^1PdRdX9{&T&=h
zsBGF)stxnOaPxL-k&S4;18yU_)-ur_ULX<#*FC3>VLV8svF7zCJ1#(@_bPPLu8q`P
zsSD2b_cd~H!=Y7h4Uj&aAP0>Nsjg7D<Fl=;2<ytI+iy|<pFVrzfyU(V=8(Qn&v6nB
zi376ao#cCDOJO7rv_i}<n`jV!>V+Ppd`c2WLU07Wumbp3i;K(>&4z9;gWrMMxB8s^
zJ`xc_22$@?{xca2U84TgmY5wPhHNq0=qs<Tw>y-gSb7HHB&eOq38vad|N7Jq0IMrO
zWYD&(qC$Xv*3J7xqv$J2Zcujwzn$Ib4-TxrQ~RIihR}nL$Gai;ATev;P*($mfq25|
z`S^D%e<;Mw@-6XAxf@}D;(E81qd&u``HEgClDA5~4iQBhxlDZ+!-09=C9F;kD;tr)
z(Y&QPD2laXn-D7=6lRSOtu7GG_uHf;)cvu|iDHR#T1Os1H5XXfe*eHlk$fM|KJh$k
zBdEwRSmIdK>>+YS23I<q%Y8RI-GidarXo-o%sUc1mC#urH^-`V9G6M*USBQV9E&~+
zQ`1?#lyH1TXPhs_(BVk>gg$~u5|ftk2rq7zf-MaiRaz#Y_U}fZ0InUavwt%jGp_}{
z4chE0V0wW$e7q2I5Fibj=NHHpf-0KdgoW#vhojtKZavETxhCsQfMYlkNx~Xn*vOwh
z4}Np_53Csxq7$+nj5*Cl7Eo7-?=M3iNfI$R!glZ3Gckq1QK`-SAa-St`#bE5_{Zz_
zH!MN47WJ|x@si%{J!0VLjjk43pVt&NGg-@`XYz6b<2|?VJbU&Umsp(>h_xWd2k9D=
zcnfyZ+YVZxkO8Mcfqz9L$i9DgWOJ@Tk-z=+pUpzX3GyYizijAA+s6kqmXS41=1GwA
z61@Mx${W4{@yO*^@uDJqgJ{gvvJDwMr;)JwA$Lh4akA!EX)bF0>6W{qkqTQNtL{>e
zlMA(B@Z5rdHb|DMO!(u7^9$V^8lss{ZH_(~QN5^vA7erp&0~kVPHC?2tt2>xOq&2B
zmVfq^Xu@zbbXUO8y@wus5ks|(9g0P2UB{!NIQKN4OYY6Bb6Z8Hf*XZ5#_pA+3t($V
z^Q|g;f`Qg}7v3Lss1q6RIlk5)_<@NujD%j`yMs1@U6fcUJk+u`coMwB8;S_i2}>WJ
zQO*^6`MZnZmm(Hryxloh5sCPd>(^cHe<h$mAPiSfX0t1Yg+ReTuqPO$HBe0hhff!&
zVOOYWukJK><n3DudmXeHB^LY?wgp}tsJh6>fmmW7E=W{@Bq+|gal9}-Tc<{B!vvnj
zi;F@YeeuEXBE2|6#vFbDrzP{_Q3RJbHif__3GF|^W!ZpKLvIgQnZVmP@(i~GY6Omm
z9BRD8SKuun1#V9h*?zyoE=n(!8=ax8%ms-4<Ue$<4hhYD<6Xb99ILK~il~EJB}2T*
zk}XWT>GYqjU+1Wh(&X_j#QCIGWkN+Hk`6EeN(lweZWRqNG3b9_sxijl31<RhbPe0r
zQvK<lPN!>)FOH0hU+T*ciLr0mk~*+i%D}U*vlvr%*`cW{I4Xqr%lXMmMLt#DUHa(k
zaWCTdLRlw<kyPu5rgSBTFacF;J=lg0qX*ZQVZd&J<KVynE2|dcUG5EV91-P@;n|im
zD|9pm-BpGkBFGXCNFAGeYfu?cBYGPABlsDVJs>m<Jw4^|?fgX8tx%K!GVZ~_WaQ_!
z8A?cd1?$d{jT7Ns_eE}w`0I0sb(NcJSaOp2+TN|9z$WOTa)Bh(lFV3ypvG+oD4EYj
zpGh3`|Hf`HPoTubEJV?_haPMgnuGC9(rR3Q3aJdeR<@5;ZC$vc&>sP8=UC}C4^9Xq
z+_=l-y{Z@0@TgO9EhqGU2jqo^dH_~lb}m6($e$hK4^>cEAuvith9E1TqFl3EvP2Zt
z)++r|n(Lup=a#pNLFJ3X@1$D>&(FN+4?#W@HkW4Wa2g!Yybu1V<%#<Tju6V-UkhBB
zH*QFIv_6z+<^lNUq~rwK2<DuuyY30m48bNOS}YGec%li(qmKIxCZ?Zy!c<u3EoinT
z%w-<dBLNI6CH4G{%g($QF-8a+ru7)JU{H3yty5M8B3&?T<S4-no#-pJ5ltO%-8yFV
zwv#XlPq)_2)E?3vi!m!^-^Kk01Sb9h;Jh*@o5{Frkh2Lk4aoM#A|Ju@HzG=ojJdhs
zcNdsG1cJ$9wg^!mOQXzQ!F1w3Q`6VOAacVm9(qOfPScD--5U|DTIGl*J}-URfSN>9
ziOs=Zi69#xOwiE-35TnMSuHA^s=``wf|&98#*r#;0P6~|BsV#ZP(F5#1`-oc=<Kg7
zcP}s21S)N71ESw7{xZ>g{5&2gL5Kj9L*G&NbqSym$wwjTIoQbpD$sR7OoKN~G8Ld6
zOL$)exQibLOuoe2MoG!*znUVJeAV8ixBFh#$zz*dg>mkEZZIP5{{v4(+MXE<h>e5y
zqlNq2Qj9Y%zViX3y+Ob6SCR%xo7G{@NI;A2xiyH_SqUe4hU)`i1q_)<kA=j7TijJ6
znZC?V55FAy)j%vfFxg>WarDL<q@isn0TqUm3Rwhj?U1j4yH;%D-0R;bNVK92oO%#q
z;aUuq#1Qoq1dZQySDQc!JA&KMynbyT8B3_#ru%(27KM#a*hEVc6zE%R89Z+l6g(?}
zUp(RWcM^hxNOXX+l}F@2mlRsjigYr6L<Yybdxn@h0w~dsO^*hKy=M4MiLMyRa-6%B
z+X5aIvAf*uTHt~64vPjTl)t|kDtR%nRrX2{K-nNN2o6`+9M%90mECd~bO2~FWoR*5
zwCC~bkCM0|j>Z3W?Ha2`HiA~{A+x~mH><B`_ET>MAYyrU@6ns<T1z0jCt2JsbN(nn
z0O<bo6rrQ{+*#v1gkli&4`E1fX43(we~x;ebX@eDQh;-5&D3Md(=6DicX-pkC8>8g
zTe(o1W1vc^hEF)5!yT&xK>0I&^y%vpZYTla30@A6LVnm3gw<w7m(WWUqR!53mg5UV
zf2tJF5f<<ry0YAKvk-@nq0N`H1^KoJ;*3JE6C7(hy58LT7C*SmO@mR@^PyGGa_pi+
z<`C0D$UKs6F17tU2~ovP-*A9S?xVrL&Ul6y?`od8d5MMV?_%3`IGWPTn<)hrSC5-A
z0NcUJM3fvb6%stqcDz9zh{>rkdmSW-!0t<?cd2=`3vBqlzAYE)8q^dDW8|-MT+eZ9
zx?GR@SL#AIOdw$k*qX<#@@+h+Whnahxf1%Y9Z;JZTx&iD>DvOC<C`%3>DxDgv(e&O
zU6r=qJ<L``pH5$(=l$@sIPPn#X{cQoa6S65=-EdF61g6BZ2}G_&{fa-#@8Izq!BiY
zXDIZ(UaWug-kEn&O_Qn<PEs~!$A`~HRCg^2DI`i`f{!g3go<Vq)H11w|5+QwkDm(M
zc3D@Ytg+FH+8&uUK`cVJ=t!OqdXW4H0<R;{U50NsXz$+7y;%;yhw0wEVr=@b6xGJR
z`t*ehvj!*xGxhfonJywNj49Q~%OXesGTJ*`J5$bkbH-Jyr4enDy1sJ*W{%pDEI+u;
z<*|VZqUpNDpyop;2LO{5w<-!1<ZFZ^CUkD${<DRdyC-ZYpe8>jU8qKXYul>rWk>jU
z<|~~7yD(cFB(^hH2?&RgUaF&u8-+N6Q`5j_k;G>(;*lSIW3*&sjCYMA&QCb^b#WuP
zFOun#uM>Rnx!=8gTXEsgjgv>If|_G{5alqLi+vMNN|9Rc5ISmz1E-<N5%z|2a<);h
zc1+kgMXO8lXVZw@b$$)_Q5kcfkOv<}_+ZLrO!^`Q09>EW$c9Jwg#@ljUCM}Ko^wOq
zyi>tF<B<FXy2oz%o&rmPv|0U()AOOO%vCN3%O&+U-iO%Uvnx4F#PNWN9dJ_9fN`uo
z`zssAJ$qunaX|`T)f$XC3x}|Q%H}4>9UNyTiz32U-#t%mYFdgq@`KI<cm65x%Jw11
zMUW`|-VI{}j`}X-gjNm?$D=KUCZ34>0WQO_y~Czy3!emy=%5kTHrD+LJS0vF8gzmr
z0~2EZ??$}H|5&;XsGR#YoU|wn(UK;GQnt|26C!0N?J|-w(q7Uo$x4NGM6^qLFGaLO
zLpxO3d-r_TulIY8^PcZJyn3Gh_}%w?-Pd4PjVA(977P?o;MHQDFM*Dlc%YEUCQ=|b
zNWb^at0|?~xX8%b`;h|UH6<^I2b6Wb4&U%zNV9NsfCzsWyyTN&=ahR^fzw4=cVHjM
zkUHFFV#{YJoR%&(M@Na{cCA_nT4m#KCyiZQvH+%S@r77k1r#d@Si0Cj5+;WJ-WHKm
z&wAsuZ)MR#yyQPH{{sRBC_QIz{zAT3ofCef+h3@3=MJ|X;c)Nr{{)yQTaPn;Q|NXQ
zM`nVVFtYL&f+mS_R3-84XG1=>dJ9LL9%bJCnA56>I~O-#zl!A;CVyfw378S#Qr^x~
z7(V1!4;CX9&kwbx@UTW^jWZxIj5I(Ne5{AD9dj6#BlcL&dKHlC4$Gb2&tY(09nEXk
zw~uX=<;yWFB=03dGj{y!bzhvFyQ^j0;D6LK-4AstDdq&JzwuiC-%%tCQO!<s@8WXH
zI|SP<s9oTg;@V{Pwo25yvJ@)}9P3c`5Cau^k9_?HisElnN1AzGNej&wJFOZsc$@^@
zBj8N*bHsA9q5pLh+w9z5h)Ce{vT8!&_6AR}lUFWr5va?=<o)%{KVUKAh46_TcRIxO
zVV1T)##7(tJ)$1mz3aN9XbDUxXW3ih0)DiA<IT}oM_b&Hkz!`)iZ=g0cVteVJLk4p
zHIVM#CC{8#jLkcO&tE^<*-@j4RRS~#P+~{nK*q+(^8QiwAQ!+B*RF|S4^2qHAmfvy
zKu{Q54y8v5P?Y5RulHu#MUL4ov}1~f+7d7$PED)`Fe$-T=V+M>sI+8u*k{&AwrF7)
zY#vi6C#c*c{3T|x3Pjm3r>RSL+kMOG0-ik^JNL@3OHsh`sV#DYhPCq@XI0OdR1-r-
z0HeB7i_O3dhz%Z8y!}^0PRj@$W->m{utBl&8Q0c;FN!H5o`zr(lHeh*{S>34EH1ld
zo?S^rhyn4yfHnlH{1uR3t2FX#t2a@2-mb;BFr3>HLe)*v!U~KT;~RQAQF(cReZgvb
zinjjbC$>KM3uCGu)6zV?RToYRN>_n<foYZGS&AaB^kaGf5d0UrjUQc^OG!_+{z>*U
zwBJ6dhNo_-5p_q?kpOw<ZI5-$QKz?zAg~iC_4%JpNK%IUjmVS`eZkC9Qj@ufX~q7S
znvugx!@0uiZd^$ri7kwHY5_(^L_`SPP};G|C}OGzJu(~~*kPt~7{)~47f2g&%kEz_
z%QSJvD-;z3D**^fAf_uv$;Vm!x@xKqtS_SAs;{TRcTb`!B|6X@6UT%Kt{O0~OZCrg
zkRwg{-YD~DW&6Lsf5$m@dT?(u5qltB^ZA0X2nMbO1e!V;gTbV?dSyR&TIH(Jd7Jv@
zBXDjb&mLloLf|2VJ5DB+$;j0E2zf6>OJClind!Bp3sF4WYw-F*QYqswCF#k+s}$YH
z)a5YX_8;XBJSyP&8?cxrN<t7;Cr)fR=G8cMN&CPfW@Q18`Cx2_Pl{MWVW0sTv3s9{
z%Dw_mRQyyJamuJ^X<>QPZ9llb)BS*;6N%r3dlSewwR7=+_YnY{d!;n1_WA(8x6DV^
zLMtr7WP7{D6sY40j}vsV#+;+;!Z5PSj+Sz!I0vEl6KXE>BMu%@x{~#w&pvaMPK(!X
z=_*syk9KvXw4p6V+d;AtfOC8qQ)gd<^G6X7148#F;taG2XmSaNy`Hwc!D+JQ0}FSv
zg0vM|-ZN9<&LN}epf&be=biPdb50+U`Xg_bNfi_vEIh;oNiJky;DKTVk5>+AcVHS(
z=~trRmIn)im0mfHPSbaW?+;&=zpILUcz(VBW(v-|H~LA45ib9x@9#iQeJr;$(|zju
z2fM5NjH@P?x`?54=I!?UNW4fS(Hw{1=j>ChxAp@#0tGrn&v&fs)0S11uI%?H%v}As
zK^0&FgY*M|C!ye8LKp>ZNe7m#M1up%JJ=(wNo?4#@4$uL!@mN&8<>6iPY+*vvudJ)
zYOH_8(dnwef1FwLpg0l%YGav*NLL7oedZj&q2Jh;YqvX4TAvkvi8oW9>FrKxRgXM2
zrI~$igALNOj?A+VHauFKZ7=1&RaLc3Ae1w(cH7o`#dqvBtDgA#TeN~pXoDgVzit`t
z0?tbazbS*~PzZ5Qle<8|Qtt9O9WD+Lau;oJ?51$yE0cgpG=fo3{b5wAH>9g&!?T40
zi#%8WWJvD@+hRX3rpamuE7Bbbl)QhDHW6+;cdy^`$=~&uF^H*O)lon0WJ}r9Kn->2
z?1wC!ihe%(3c+SJr>jhCOS<xBg<Fi7re2Ke8HB16v<Ev?toOl*RlZQ1k&iwPjAWvH
z0=l@iS2}+<0NF(BQ#H9;umZl8Y6yA<Nw0NUwwlM5GpH`R1M0PW7Y!Ak#$&$^2Qi$I
zo2>VT-_%m{`DTCESN4QE3qX05?u5ZB$-Mh0yo%`5-|aSwF_RH>6JqLIwZ@}|atIGD
zfoNf@f-igqF;FapEihGsy&UN@)R8HG7K(gr$mU$?baRjG|EP3A-)Q&w%&CBtVj<JH
z1+v}Tspgc_W=8#zRnvz$oB8J2b$bu8QA4?(NLJD+Dn1E5DF$&AUeux+X&{v!eqH<I
z=GaC!R1iTL<~T@}S@EiRe4Ms2D0T+2hBYR^r~o4$>A#5P3^w4Mz-gcL{lYO!oyLje
zt6#fi!;3Uey6lI<cp-hTy`Vs4+aN#;S|UHcG;M-Yko14ZUi4J+qyWV%ZT(u@dV!5=
zO<{%r8^RCa&kdN$=iem6T;&K1MUlhG7(C`rq)qz%9m2Ks-YWf-B^xExO9tN+8SQI1
z$bKs{^Mzu5BennR)NGBl?iXsJ^lkg3@_iFYuD2CRc3@-$K1HTGs0C2K;qtBcoRcc}
zsQb>}ue`+b5C^mimIhdEBPZD*X)XV^q5{Sx0~46?;J@LRd{7v^G$9UOSN&a!!7pEC
zEfN>`oql`zm@HSD2N7CqL#T|ok;SP~k2h)jMeBYUammDe^=3GLTQW^UyorNGUi#yZ
z(S`#))~-A}#Xl~yO0A$5x)byE?0dAQWLMY$w_7-#@jwV@atk>?n2N!$z%K|*JP~&W
zhoo-2-0)3v{ocpYqFwN$gOznK|H%$k@kjH`&eB(_Stsv#dA3bo)tO$;C76BGgY$7w
z0cWn~C?glt*LT8oVt)_;L2j<>=~(>lI{TlD*nyEQH0p>iyv`UpewjWjI-^lUD{Cp;
zIlN?wC1ZWPkb;8#dGmZY1|IjZ$kQACTvhcpZt!gC(+W4K?f1rm+ZRZRgMj}D2MGK0
z?E5x@`Ba%s&Miy;Uf7YnZHPMA9UxTt=kBvzV+=vK&fl(4K>5M5^#0nx!%T<-T^<wR
zDMDPN02HnIPr&2)Yf%0a54~5J7w5=A_1tBJ{2Kea$&&rt^TSfV4SS9ppk~chmw3fv
zqYHTt2A{%fsd#yzz?sYzRCDhE5ug#~>^MGAB~~^yxUtF49h~WGXGUZ5U(`8fUS+k_
zHjr>(4p<2^^I2av0=uY-iPX8oa+8mf)pHbDIoB+hHQ4aW+=)=!Hn<hY5_M^q`X&2e
zIaFt(00EeZXT^;xbuTtEnfFPU*Ll#<(g0ipvS<XVA)-2?vre*$eARtijtAHyAwde`
zW>ikj2B@(pK!>nvfD=$6%V_7?bcP_MHECPtV^h9FU(sh<T&$_M-*MVxi5hu+8;Qz&
z`4h&J7+`_%(HiL_Hc;MuC$FwhfilKy;u1%2A5>d+?7_6+hyH9YINg-pVTy=%ZtU!j
zB1k2sN(|yf6i#Br{j9GC6+_o~?tA#^>!rs}MV#}_p#wzw@+aEh76`e0SZ*G&9w-DY
z%!j&AO?`edym`=C$Lhz07YfeuA?iIx#Cdq<>2@YfT$md%x)k{1hLuoLHPl{c$u$T=
z2hfJ)ZGRy;<>mYj`V>Ey-uq%b!RlTF>5&m8a+fO>FuE8ia|kWje3p61BGaLz^QWik
z<U{=vBAFd-ZZ(oq+X6l`Y`hCyEd(niIIe(-l-hp$DMrmFzGpBW(9F6^05BT5QoG*y
ztS2fxY;Lfbz;0FfF`W}MMVmHPSse^L1m-j!pZVG}^5Cl7n+NFC@Zm!2lJ<#D6D0Zu
ztwqxm40TJNZB|96($e3y*3ZzDJ?wP1Oo)qs6tlF#?b*{9B3GbvVbN>=QYs-9X3+^p
z+EpFP2cV2P2bUc~Xluw!;F#4qq!%S8Q=~P*?Yx6sJw{*hW1h5&z_!xa;e}B1C3djp
zi!e{&?}1_!iy8bI{q}F(VMcgE5f237E`+y}#4oju)#NNWt+I+f%PYfzuwEFYuLd-B
zL~aMkV<2B<Dko@i9#g}3rFfWa*Zw_YbM0@1T?9H?V1l;+v&coUfGO}laxr26d&Qj;
zkh5P$<dBfOF^8&i@7u|8n7#P6S<r5(>l!OGw97$br!g)gqZRWz9<?*&Yu(+C9CB7@
z#8j2<uxz9SXCa`uq8&GToV~b*b8VTwJr`irlN}ccF?>;IqvsAM7VKDX2r?Ge<MHTd
zx8)E>;A0tGET_N`jBFwPGv(m~4RvnrZ0ZbS_oO`%4T#YzB$7USx>hht`WkZJ+}Y`>
z)YR1daQyfEvu92vg7ab_THEI-cmI6B`=`tB{^M3`)vIO4ADU5)1I|UsfY7aFT()=5
zy;Vvwu6aU1uik8(nRYALINOeS3q2E=rGa(;lDw|R>HhVIW6Z@+h3DPQUQ~-r>aon`
z!CXbQ#ntg+N-WUJFcN_(QXSw?+oxzLTC$@@*NI7ug<DI{kE)A{h1DMM_2J#6T(2C3
zKTd4h&?;~G-UCy}OXtp=Lpsh^${yO|_~aGC_oj1lf~57A#J75s!O)f!ERArp`Hv{-
zBy}C_k3H`k*pO9XCh#1=$`H6W42RB@!|-3l8*2cw*6j7b{f?YMiol;iCHjNX&6LC~
zV^`~KWgbx=@Bypl$hSsT8fVz1CmR&eex86O1B_`G<sQq9RY>fijow~!{H00=Lg;=6
zU;*xN_QrPr%1Ky_;4J{l3l@GtP3K371zwpcpI`(rK!*<rzp!Q^EgxnSQaxW)g4Mqk
z3E@O$i$Is+2kRwhBikd-uoO*yaT`qSP+(-XmQMkhAu1*1tmX3J1x17g=)8_fmyW;_
z#USFZ(ExACRQ!B2lEenCBK?%VzyBG1eKtakw&g$K3bsdQsw7MaLk`)n5)U&tJ30Z>
zq}xRcX&-wr%*)}d;-?n8uM-g4VRURQw`>xhOx@vavP%|tHL5UUgI5YG7u@MPV3d$)
zu)f+Jh<h%U0MGt8=d`v3!tiyYpYqGbT^P^FtlP9zHApJ7Bqi<&>jh|V+({Y=gWKUi
zr)Hpx2+sr4bn6{PKf&_fH$|E3d?z~S&Mx!tFM}%ufW!;FK(X8L>1g4&PTc+^HIryi
zVO*X}c3eLq|7xd<s&i5T(~`|nK_`G#d9-81RuSEC)ISak`G{(#0Yo2glDeCv1X7Z&
zS3o|T)nA(%M6ge9xk>~<L4kq!+oShw#EUGQH}TA@j08`?W&GjMZo4Lft*M6&SJ?Pp
zxfHnn1nuMl)L5+NQ37XZaHK1u?pQ%RP)Y;8N>Vt8Jt^1_1T%1VDiZ$ZC@+-1PV3Iu
z!u+2z9m9m9dhGF0*y_hv2Ls3?Gv!uuRw8n|?JpC=y{YEUM9T9o)RV`Ln>;-mtP!W_
zLTKyhPOs3qz~L<HqSwoz2u>{j_b$!!@&M#PAw=(PfYlT6fdyIvPIk<9NDJpK#aQE5
z2SQImijr^q_;9~x;VhkH%*IdVItDj;;AmI@9S32~5nT1y(LAg@;Y;T6rVY%KFD@t&
z)Q3kmud+0{Z#(u`JPVSV<9Go#M_cD1MM5*<R;c9sd2E!i&IAjCrG##uO9zQZob{P7
zD0y^B<jvXlg*#Ya3_w~{XX<=A8G;DJy8Pi*Kz>Tx0zh#if$QdY3BYTEFT%(Z#>DTD
z#j=?XwURb+*-Ilz4g(9QbCH>uniFFML~x0O2+{X8INVy`qT#>nHgWXr*8!evHz|cM
zphNSxZllkhm%gsOUP>ZfiKj-&smHKYB6kf07WA?!+`@)lbGqkttdW)PW3NnEQLTFY
zfWW<WB4ET?hKS~C{bccd4v?1uqXN(zBeL$Wm0gj%Q8HWlH`6LLnsVx`>)$No7xE$_
zSCG+Ej=K&7rJdk0Dju~z&LrzW3%@HiGM_p})NXw^c$hY{5aj!VxA8SN-_*Z_Eu-xC
z*WJX|uK!fv)nu$>NH_vcJ@}>-w;(=x!&UvZAOp9j`zJ6hH<^9H#(|j8z>V*O2vRZ4
zefn?0_>mA4!9{<amnU~;2cKjDMXtlCRhsRcxGUSm*_arV*$8|>;OtTNmLL+6ov5J@
zqu)1es)r93)hR4=vWc3we>oT7PcL!~B$>ohDk|3l&IXge7NeG4plhHZ520e<JNEBw
zQVHR7Utr2}6M!0a4MpB1q<#1p@C<UJiNQS>Ny^5?;@_O1%_5t%8W82l1Au}feFrTf
zbl9GT_8aedt{$p^bgooAsUehlXc;8Ka#T@G&9Aqs1#}O9E<qtOBq7tn!Xoi4$2NU5
z9G4MDHTw$b?As@8Ww&ij>nG0m!~`677+lFwV3kpzP@xJwbN~y5z93`NNUo*8!@ddA
zAQ%I%If3MqkleuIL`D5~8lQ3)ODqDH!A7~Zxp_6FBlbT<kpoUX<Epi+k+h*~rjJ4P
zz{~(n?<RYNT)Y6bC^VZViCkP;Uthr*$B6IsH>+=3OmJgf-AU-2&^%2YdY{%$9&z+X
zSDM~o?N1VbNiuJW>B4X3HKEZDhv|gXl!mu^&S!Kej2Bcg&jH6I{;!0L1Lw+>(Z5Js
z!X<ZN--bF>Mo8Ki=&@y)T-y`bb+Bb_L-x^WtLuCVHt02gM-tKD&Yfo_^2thw;J%;p
zUV}}`eLUpY{WTPU32*j)YIr{1KR+7`9UXCY#c=#NLE-;MJK_Rht-(0-+ROfT@nYy-
zn!^>}ds)=9eoxPLqM^W&0~-$HKoV{7wba^0l96=FZ=kog5NA&koOF=0wC~RK_h;Wr
z{hI2NDBgPhg~YlCid#=&EG0V}U}sUkwBSo$j3d+=n~~#r??8ZE0}FU1dOuC`zbej3
z8b|3)pFX`~r<mB^kmt?65fVc{#JoIR>qYdHJFZl)qdWMWn-klqZZm)421tyu`+n3M
zNI1O(C(cK$n}wGr%DDAA!l?`5*28UU-hDs55wP`nJc`7doZP(?iCN%jpNP&DF|Xp}
z>s<HmI1n5c3JuUuc*=^1ic&1KV^O1lJ3Rkgn)U6PX?1mVxQgh$T|#X3?!>`e{Sv?o
zaryAaPtWFnW<);W;pnrU6HZMJw?77DA8<tK#g}h8>eRLcY-3-2%HqDzmCRKP8;eKV
z_?Lz@4R2+engSV?B;sH-g{xwz0IMu-f}q2ujp$a?Ll1g{g@wWSulH5cMV0xopKTpE
z{~}+uVIl-E4*NrR+$`u>)t5n6+vy`7R*3F&^JD^c1ixx(cHAVD?R&*~#<2)a!<P^?
z^gzKQtrD+`X{p3lI)6*0JPhzbSG?RIe~`L9gf~0U&qD|Wc<Rph%d3~jLIRH*nv^5w
z&T$gcn#bjoP*`FpW6CC;DRFvveDILxMbZ0Nsm;%SPe7`8<ZKzs?NjuJ6wy2p{vfuz
z;CzsnifkFi``r4DXYO|K(}26ACu}ZYXw76-BkD_%0^5)dnpWRz1qwqKqT8S7Iv)&G
zC#iEA_TO^<H3-&(%QyFS<?91Dce3i6`(zjLRG{p_q=AOG<XY<SVsGToXX>CiK^N{z
zaC@Xmxkx;~wKtfb2)f3!=4y{K*FrQrBO!-?FiS<`Y#$y#VgWClH60ilnm39^M)Dnp
zWd54k@R%4?QD2NMKCo{31z(u=GB{{}EGQ!n1Y_-$AK{=rAmX76D5W`mTdzxYVrU)m
z!k$P+Ho3bcesnMP%0^-q+7EF4hz}o8(SQ9)l$G&}U=<=dfPkmOuNA14CtwJs-yNGW
zi%boZxED{99*^0$p8p>_IU(dg{0Z^LTeXZF5QpVw4mKbt#>d25=lAPk`gpv;O~8)i
zR9V5@QS<lRtW8!2&LS}+qhN76CY!52!oja1ATJ(T>;h^{Q<?U5n6R?bUD;nCtuZ7%
zqosOB#khCzIBYmaVvOO9V3b_*N)gg=k6B_H3flz2zyOkvm(V|9rNW!=uPmTZ0ls<M
z0~m+F{QXZaiNPys`a9wElyaVe4V>z~#rHpMq(?>?7DHk<ve)mLN#oj0H9o#$7#OFL
zf5cv-KCZuE@oUgpc77lgt|%%0NCmuF$pwT+;mL*PhA+m8jqpL;W$Eo>B6%f0&9Ci^
zG^InGKmfq|^MC`0p&^H$Ae%1|W||<Yp~K=E6AW>BC%7lNdtydoQ$%Sfyc5~mUOvR8
zdu&;xM3{a+L_sW^$Uo>bw+G_G!+6?{-W^WP&YsJlPU=%9nfYor)xZkpAv*gjOT=JM
zHC`88rS0FB#+%G{*&o0g5~r26nviv?dzd#p&N;nB5_DE!8BTMV$M%`cd7bXLfDdra
zfZ$zbbQr{7NXD?AFbUtpq_k%RacKnoj$!CUs^o?(0bC(Z<ytP}cZ5$`c`e*6W1+Ug
zNF65xkfR8YgV8ZhEZxm%C9GOvdi6Q464OQ*#<Z_n_<lT<sOeKta6OK|D@cF)yzwsK
z&!DV3Gr4<yp<j~EuDvdMo0C~84Qh4S{XaTR7Dw`WQYf8nN93sOV+G|qSa>{Fl$-bd
zr<V62`2moXNi6qkSR-5d9l|1mq`!ax!$~Fw{0?oj5v3umLpi93F|a7WY;G(@pLKx>
z851!~gy}xcn`i7j2s?dg9QO2$%qb)y1p52$etFdT3hEG3PjrypHZ3f?>>)otU^9u7
z2@)Up`PS=0aD7Gak{dRZa03amvFDd6IaH8!Mn)F$A$6}{U#F{g3mTmT`O-gcNMk91
z)DfwoJirezki%BuO^uDK5Ca`NUvYX7yK!{J@UU@+(BX5Au+56DmAW?UrM;g*f8h3p
zQ7T-*@k*bDaw4@!(kI^mV-4|j`J8vot*9db#Hv>i?_cBVtV`XDSvjZ-QK<9b+x7Do
z_CD&~H0}CZ^B$<F#Bzf;wy#{JCbg-?jjC?pE)-?a4R$`jZ~pSb01R(sT!u9z*$fmJ
z2t^Xn96EJ!2$0>D#Ki<<e8R#d1D<P&4X^H8bhSMrz$XG%6SB~UU<JJ4qAR<OM^WEs
zsjEevp4q_1cgq<{DeBSJA#?|^_2|4<F!w{hAyMBshmM;cb3P{qjlc`e**a2YEtwp?
z+|omP54iOx$|P!K9*V<6oUo;bZNyddhHWy$?^r@$PJ9eP_m??!_R{sh4hV#Z(a>P9
zISsiRJ-P)OdM7uBDE1`IyRWuJ+y<;s@EWOnvd9O$Ru*}`&puWID$;YnurM6)RGl`I
z&fa||FyXzV+jypxgU$;oNpm<rRen%_8(-4(S`jjR<MJTBch4^q{pb(~S-*Ze*l1en
zkgPPEXNvmhca&_wwr^jvFF3wIjx=le1iuHDff$Z~TZ`8a3_867dz8vjPxtHht`~mP
z4Mh)zROlIZfbIy2!tsf2K&vAY-%pkFj2|D`*z@PlUO9Z^3wxShAB%{MQGM<8_3PJU
zoN+nmxj3WirQ~_NT5i07JuE2K=(R{LlcBh=epd+6ZIt&#PH%Vfub>y~N|yA+b`mh8
z5z<A#&Eg?6mUHLOBSoC8-KWN0I%|E-#>OV`;9qPfPD`mppPfAToAb+1Z$GPj(qf5M
z+QkbOj^h%-bDqor&(`%|OB0V%=JNIWV=vbn7MSSm^5E9nqMLT($161MpEvuZYQ>Wy
z2ujsWvGQ_vI%wn<C(Z%DqkGub@x7~~Im&T%Ga_n*hv+!y=^X0pMEA<H$XVufP!3Pp
z6TKO>Nh@<&rE*f9!?+=2hXTCXi1HDy3Vlk%IB(PZgEkJ4YWjlooh%l5AB7<8y1r+N
zgoOWd83pXM1?+o;K}S~|a)QUiMKln5H+%S3>z$$v%`{pXK`(9#)3Dnqk`h^Q%1~O9
zPl{*jY8nw(a{{+Hkht!gzSR+v1a@Uhv!9U-x=Ivv%5;Z8BK)vCu?&Q}EQD15sm@In
zg}k@mhIL|@P1vyDH$4RC3wF@B@}2AJeLAj(*0>e9XpYZm{n89X$lJ5=kc^Cs?np0z
zVsycqr>l59J5fGwJM~6-wY}w4B#-3t5kynXm4WK;?TOJZ6v$DOBQETc_AT~V=Ohz?
z8JJ+inODm?^6aKP`Vau`A6DJk%C$gGgQ|~N7ef#Q<U2s4t>?tOne=zh?3jWxKJoPi
z9o`jZK7O5j&tm(Ha?=+dvZFWD<)hq;cTtC%Ye#k;Vf|p?`S9rLD+B4k7-_-Xc=mf<
z5R?Hy=gC<8ZxJv5`=n%yT#w)U5McBRJ7iaU?uL|X=O*~2gK=zx7Zby1&t|{ZPpn;q
zT-RJ}>$XgO^GveR_39;>`!LJ;af7gCaV<gHg*u+HQI(y8wlW196k?T_3^ORK_z`G8
z|C3qXQMPf2wP!E)LE)R%w_aMB1uKhuO^A(H7~D3^HR3LibXzQ+HyvQWRlA5xzf`L|
z8=@{ooSS;NMNC@yw%M^`<wMXju|3oJMJmPD-PIjWj|n_gb232h58)Fr70b%vEu>1n
z`((U*P20)iNu0`8ZvTuF4qs@wxGi8s_1fXi)!b{VH{@cI3Zt8mc0AV|m>OKc837~%
zP7+xY@8Ic;2obvS083~r4p0oKmxrrLUT<Stba6Ir-}Q2Ud6S}$@Dq3TwL+3nF`5A%
z(0s+V>6uDTe=%}B(aKJjCZ)(;s&`A<!8Cqa!}Ml+MvN8xCC-Wy#cS6FKJke2ZwlHy
zyI31GyV3JFQ^l^`v-iTp9}5Tf<Qh8^^t3)Axp~N`ROk!VikCNizsqEpcl3|0!Sq;R
zphfMU>|@@)HZ4(0qc^=%3+6i8sT1--=6s1Aj3fFmS+tc(7+tx{JjaxQ3HB=#Cn;Zy
zl6jQO=SkQO9C`M{RmH=Wz8mr281|6>F>*1#jGE$bsJ3Fwpi4u(rP8~?c}mjfuu`_Z
zD<^T2;B|ww^^%4axYo4dtIb`7Kz8hgm;;r3LfRi;1l2FESSLBC7|7|^3uf`fmV2wd
zhcP8dR|I$>%vr_Az>s7&er;iK*qQC~IDqtKC=<0auY7(cntQN#c(&@kdQd%hB)8C{
zSA%+Htn#xrfA-t$uKf8S=2+j4xTB!j3xFHSz`(F@ST`j4Qu8bMdXFm82U{HJWBD0#
z(xs>9!)z5ehPQ&O0Y}5#*S;!3QUMGR#%nSfp<CQR%m61CQdB&UhGfY%JnV(>L5OMT
z)<9jGo69u4Nvo60^rOo4H7ltJnI~Vuq=BemF*rVXb*h)-cEfyR!?PZbqpwGax6l+3
z&{Fg^v-Gm`($Nq`kU$%HE#H+ZR|?y)599xmXg9-iVXi_EU=@H;v~_NNzS_Q#RpW4h
zR`)0GEqAvu8PQ+DW&t#7;C)1M5%v0Y(+73S_5V3%liCQ*8Wz{6M~Ah)P&_Oz_!J7;
z7yYfoYY9-Ctah+|R=RQTAz}?T5aGN^*oIv%%?vP^NuU&tTIHVQso|~ZlZ18s+#k#m
z!)!kW=O0sN*a*qh?92B-YmDw|$&`iN7GQ&#%_^=|cI&n4(dIil@+L})Jky|~?MZne
z)z7r>dOim$LG^bfSby#W2N5<ig$6s4E`;{3W~U<o3it=9FeE4eOpApg**jbJjLxzC
z$g-hzpm{)DPgf*Zg)JkAmhn0-L&dS^slU+0E$k2mdft*ff+?oQ9~decE53^$!f0vK
zU(1_YZeasnf<^aE=cR?Dt*3HYA3=9H(2_MCa$MWh>LRD0W8MCLbzU+YXF4kL3b|y=
zSz;`|W}g&ugU09NNftt7d-CKy7`fIi;@K>bEtn!QGPr@!$)L2s4~n1Fi)trjeK|<J
zfpT-KvGBl-(xGXW601_ZLpY5Q9RqisYbveh<l%6NJ;$uRj^`^7K5puR-fWe7m!~FL
z#`jR@W(f&XmolRRcd>IYkF*^tSQx9sz(O`?zGEOb6K~c3NNGA!K?PT3M})<lcuq9z
z2+%0?@unSSEDAK?l=xA{C53D;@Eh=og6$=O$S+VR&~%ajSRg^edzHB_DVXQ9_6`mn
z0V+rQ#P$WlVbV3>lGM+Y48ewS^%{1oT8{Qz3AmfZk9U{&oC9y8e3&di!;JIbZiVMK
z5JbW1FJH6@CA_Qbs#57gY2h~#t#RSP4=Wp+a*wVl5QJo5PXOZG>fl|2IL`mCp{=-*
zk{Wn&t#<zX)CP_}GL|BI1D6if*B!5$fADd=T;p`v)fNB;*Q&$(Kpj**cFf|YRg@t+
z#SRN3@==pD7yR?+wGW<Iut^HKQD?gQdDwj2t--pZD_@>u0A8D!DdUK_pd2H;(zcM{
z_5wk&Br5Pws0Z0&QayOzcF1Es`dvIbbD7&F`>e3j6il)eQhyD;I^7}<DJjAFLF+R6
z@)5CK`i`UYsLe24ta@p8q4|cu3{6kk5#^$7bQHCgJ(@!75=~t_cwLv0|AF5HdjORa
zCzK$Xz-}CS+u_5?RF+tyQ_s;8p{#Vn0S*%+UPN}f&bT0b7Z-=58mYW%lu0dr2Ft_j
z=(L~UDFbfIiA}0-S}Sx8gz<~*hDu<xUZTx6oEdYN&RTOnEWeSiaoQO}UcmQlb=lpY
zgv2Yqt~CG?5awUZ!Mo(ZnQ3#H)`dZ{MRq2=17+iYi@NeU&G&+FV}fSI?+p~hr5eN-
zSU|7?nGM<y;%E;!E*`k0AYWxspe*>L=oZPe6(;9E$O(8MSDe;)e}v_4-K;Qec)QEw
z&}pZ1M%EloeYmaB;OgO_HpEbb0b<qr!Gze@5(G)((Nap$S-;w2_?2nGY!KN&t<lpZ
zho0pb&}Qeq<~z-YF{O>37QwC+`#}R3q8eJP*uQu0Y=cUWHD!Hbq=Bh8C&wC`tNIi4
zo|b)bVs{2&EvKdp3dDmd;ZV!5e!WLmmk~n$Qm%#`Ro*h(-(La=3>Z;PKL`4Yv_89C
zsF%JnTVLcEr!!b6d{dTv+6wO&Nzv2Mx$fs~cKv$cxl?lV@4oY<O!os%kk7%MQQR(I
zXT<J^?-$45W|0p;{$$DNR(V`3;>LwJ&hShaAn;>g<iaz?eQD{Qvv0jYY8qYzZwBT+
z+~X{)W>$h9tfWT--qc=)2?<hB2q=!H8m^>@i47K^R;&BJq&1$nwJ*39TPE<4AQi-l
zmC5x^Rpwaarw8G~(GD>lqvHX76Zdvw+yh+(rO&h8S^(C6IF4PvU1M%ak=(LnW)WQ2
zaZx?<<*Rz!eQeCsNX3~n;4feDa{YmkSuOm=$X-GH-FN-u_1dvYY2~yW9@nB3`RH8f
zhl>L59BhA~+1J9;rK+4ve}+E;P>LU@BbzpDnkmWFivK%yb6s77AFRVF|B#jq3ndtb
z)4&%KXU)6st3Y<3G2ZU8uW>A<Cntd+w!({&cZvV@ErfMAOqmfKgMFU-n{=oaIRHCe
zQSq{ndiUx6J>kr+d}~y}kf#l*ywKFr60+gJFGR)?I%X#kUO@^~5%doBHxO!I=Py6|
zo0BT}x-L0%pi5o3WYwR#M7H(CZmrs`->f)fVn5DU^<{rE(u4vE&n=*G52Z+A;STN|
z_P%H_NjeSg!}*l#!xw|l{-S#0JiUEengFn=O#^JdyB3(cQZ;p~M;!b88T*T+^70w9
zrS>+erk!3rRHs4h?Y&NV5`Qr@*Q1<T7L0gCJHhf>-FF8%)l7<xx}OxCc8y6RbjKfv
zg?`a#9Z}sYyIv+CPZ88`dC4#Jn6ROQXiPH&NA$7tY+51j3oq?6J&jf(*;>*pZ>A-(
zbXfh4c86;wAX*B;3Ajx7Wv2U1;;tS%F+sS*s7NR!5P?bsRTju+SsrnFdj8$U8#1Ad
zzNgsfXs9oq*uW_Xe%-8D{psj@Ft@|WgS9CIB!G!gz_D8~Xs3^T;ODJA%wU<_1*r3E
zY;3G)PIh(|#R?;nC}FchlHz{kWixnVutKPmE^uFFP01Sjq(y#ub;8-RL5M^5+n0RJ
zWNx>|GC66OjF9jJX*pJspy6`h`GL$EE@-Jk4$9mVb~-%R@TAA*M+b%RdS1H%U_N-V
zHOD!Rb$y{L`kTU@co@&o%afis!$}f1)(~bD0cU{hY9#3REG;cP+1?E)+YkZ@)H}6$
zmY?;en=P3;ogpsDk>v6fKA*9(MeGqLWe#}nLO`p*<yx;B7p7+&jlXSERkn;?Y2VRM
z=I~VJb714IWBdhpI$?PRw;pfYSM2YcgKVXGj#5HlYltm3oQO-1M1a-?G8Hc0GQo;6
z3-yrpBaVia`8_6Y^kdz=NlI7k6b`B+M(+4bo-KU;nMuXzWFZ=N^OeeG^r?W|djRFu
zk36_ax)KROx8Fb9l-iSsVf)IvK``*4RJUrBEV`DgIRfPyxv{Q7Gda(E)-(6*5_f6X
zNIAgaaf1G8QbKCiw5wlMK;<7Gix_ylA3RX9wA=%F5HWCaE22SrT_|5%y&YE(pe|0N
ziK(fm<;Y`tbXKS!6_<XN32b!f=}_4qz-5-O%EaxyCg~H((Tl?cbHm;FI}^QUWGCy-
zC23JI$}=@$C%+<L;s1?l-trYcl7|)9^f30Ju|iD3+NN+<CQBSNk;PFbiCPrf3qm#Q
z84pc0dn$wJKi<fs@<2{DXYCKx-!A?&#|yX{<M-WBvqlCR2sVW3Uk>YK*qt)r7rq7*
zCgEGdrgJI|zAOFQQhK!-dZoF!ImDpRAPAO<#?{zktdLv2BtGa-y|HnJJjf|vV8L3L
z4O%E%mDO1{<$=zDGP<#jvlt=o?fA6Z@tVn97jvU{Ni+Llx!Z0>x4oNm+YTe}ln8?<
zz`Awo+|^WwLD7*T9tBYxnl4Y$V|*iZ9amz)P`;S0w5#RMJBHXp-g$1WPTte|$%n5b
z&k+tf_?G|(g76ayJ4oWdqikcODDXdMt&i6IVQOj$mt#1m;ol3YVf5*)zSZSLkE}ZE
zc+AS&p4vb1Zf%VAFXHt(N|*!Ko7~rkU6XZ_lu&>|9d~4u(si!xYAS>vH0)j%_9%ZZ
zRNcpCy7&XX{WB;iNSf`B6s%DAz;c&?RYbAao8jg(W*9Q|Jlr1iNSO2X>aJ>U>fbaK
zd<&yp=T)AiKhdvff7&))>JU0{+h=<(rdg<1@e4A^7yE9$Du~v7T|1LgG2UitRmGNk
zK_{g28yw>CbV8v>M$6P}o>DipF0RZ?9R^l4MV~IRU3e*QoKp5iZn)G5A+<#AhZQFG
zGYLsN4+LLD!1(IE6d29T#bTkL_cb<bMd*r9rDD|H$#$qpW`a()9fiF)30neRfW>zg
zF-8@n&K$#o3~|St#0#UV$KoOwHhlkV`qW!0qcC!x+YfqLw+l%=@81ZU$S7=(X$qLI
zDeJ&~X)%7NtJDIlfu+yAr5ZL!c=-9-(6STTmt4I>Y6&6|k#ct}HS+D-PX$$(jaIq?
zVFEl|j1Hdk31)ZmAB@iaJ<K$<R)tSX^nkLrG}0Bhuk7L_vP-y}U4~nS@Fg2a2+N7s
z5@630sbAn8C=h(Cy}R}P^7r~e9PIAt>b5pe<lcb3(S=;WHNLy#EdH{flU=sKG4{)N
z{^%HYj`tYfrl`}gaV+~xCr($&h9)KmulZM3y;8jHxu<n<wC=#_M2*-*LEIxWnS?-g
zea}*&kMz+p8fW3l!J?f!ClpHWZ<jLudpB#Ly9l@|?4hc81*Pr{P1?KVf8}`W`*G4C
ziF<EJ-zWLT2HKVXW|xk>DLBdD(7GO0yu@<X&u`7=#dZ)VQ4JP)PQ|>EwHxaJ(WGuN
zcYOS1`F(ZaK7_?Bb)ktB4!w7E7w^(yJ9Q&Q8*-P>-J^+H;4J@qW!IK<4=lFj3^e0)
zd9Aco=F|Qi?(|SSbA2rg7mQQ2NV+dDvw!8v<4Nq&gWIH+@@0PNhMdtev*T9acFUc~
zYCIwR$bp+0xTiujqyI+BYd5tDZb?Vq_;#b1DO*_ru%QpYJp^R~Lsx-^&cWlsJae>_
zdq+GxKUUf&ty<}|q1eqyx^Z@Yh{f&^k27z)EHD_r=N5z-Q3VA-2Fmq>7deRU!PHp5
zG<*43K)?kQE8PX)uJbeJJH|)Oo=H*ZTiYJPh1;43$UK<q3wJFMVW4)Afm~SsE&62A
zJc4=zd@WaR_!4KXibNbsA8JfU;)YR!0#3>2^a*NmjXiGP$~btE-b@!W52i~dG$9wV
zx``Vl4*#TT)kg~&HQ1Zja_7{5<bshl{71C>orh_bYikOllRP;;g2qF4c!Y|VsS8`A
zrRr$^l;Z_r3}$`9j10qtPb5M^&O4gR)@KPXzWV4eKdY7Pbz_v(TAtqFsYSlU^xgAG
zl&3;W2xTCqT?kE~2X*Dyui2m4w>xbL=5;HAjL~2%Vx{p{QtP94XNc6`c)<2v%l9{1
zvoGj_!)6C5oKIwaeEY)R{iB2=YiK@1=sGC35Zg{l7jemqo;6SjQcox~4fIwj^RPB8
zc=l_(SyMvi$&+Gh{OU%w52kMq9gs{qlrhmx3HWT#I`4%>ibl}v(?Vgv&c=L(sh@mi
zaWi)wQv+nCIv2X^V}dxi>*Dnt`<@{fnkasG<m@d~)EV~g*m0kH48mxjEH#24w}1V*
zbtf-<y#6%Q#?pw}W;HVmRBo7IoudYZg;vb%ezpCr?weHu-OGOO022!aH-!K%s&5oA
zS#N*9`I)|7>&s7Tk*GvH4(2$@8m<?N^GkR7FL0l`$UHSB)L7|W^v~Q;UZ>SUvT@S`
zN}eSX*Wa=r*eo*u$-*G6sHCK%G6V;j5-jmXVCwF%FnU}~O-}A6l<&mHLAqMQNbz0L
zSq+Uqt&0~gHr3WX<^T8VAksF#$P+!ijpAH?3|%xjPd`wMl-TL0Zkp_L&fKb_Mf_$?
z6NSmnxwm}0^X;R}k{tR@PsXX*QRVcVh8$b7XC;~9Ew=5ruIgZ*QXm#8v#-(D7JOMO
zfDE8fK(i>ERgIk|;UHlMqAbmT&uIe(N;L>;Z+17GVCh{K2$Wj(A3{(r0K*`67+=a3
zRRtpoC0_@jCdnw`WT}8P+57XXP210!o#EF0QP$LPtoX$t5s|1naU*Q|W_3GKbwgGv
z9(+tg1B$@^<-ROUqu3*G5+^bM`ASPKpntT++#P=hp!;@NiqDGBV!1cQ0}u@4!c|(n
zK4b5pLmS96Q+u6d_U_)`Z}6riECEs}D_79#`4?rMAJf__BC=Y|ZOu96sRh=B?3ucI
z_^u${!H7<)g0(YMQ<88|fcC5#D~G#gWDYjZpTJEHw)0%O^57A7um#od2y7Yd>+@MN
zc@r$UJw#E0&g_ZwMKnv;lh0DJ8~->Z@mfZkzD;#F!~qirjVZTp3hZVFWK7r&EcfMZ
z7&BovDYS2&WvmXMD$@CYjJR>E94x~G8w{1Z@jO^RG#1|(aZb4@)BN%j9=d6iuTSoC
z=}1sBg7FW`5?0UNT~D{-oqA|7cD4wq@^f)n5p(`S>MfqSOKmILzl>*-?;HAHsj%?A
zb8gnmSFZ5xE@o>J1MZxUI4VewfXap{Ae{3UZf4}W+dEL4AEh-mHs(h~MO}gh(aX-7
zeDyal7C(@fo9k$-udi<zb2}D%2Nb3U_)|%lJ0~V5BT>=;;Jf0KNlcTtr_jif#P6l9
zth~;iA(%xf$*OhGngX9FSPsD@Yd7!*CHvxE_)>)W<ONc|>}9l{-xXjSZHJ$_S5_2v
zSfm*s{97O^HeQ%KW?k9<suHRz&Y|KcvyH5b;NmA)^r+)VCDX3fyDsHjT^sBfEb(mB
ztnM+Y%-R#D+TYwYjRa$uL%6`|2k?!@#62g-pc_-J;?TWaA-K~2^OdbqQehbocH9Vi
zT6$kyv>20$&PRyJrO7<NFYsJprig7MZ`es%@{7j6*b*`cB64!(<C=5<DMOT2&6jvo
zSvgX_@A5{|-~1LPJVC5ym}RAb-jKv-+-moQ)q7y0M)f6MUXqU<8<F_T%$Yf0{CEHR
zktbj>IY6?<<oJ~i(l`#9>X&qt`Id;(v$C*6045}IS>U=bBv{aGi*EhXXiqNgs{p6I
z(gdT8pcYWX{NWa}is<cOll>>$Mr_@zqdXz2lAN`Yr~$vDuWtfX*&h%XIP~|W3QO-E
z5sW>_wkX%(6VuaPM^q4k$N*vm2bXE|N(iIN0iTjt0_^$uoHSqmYC1h?(WejN&0-=V
z*&mAzHSWGRXW`;s>?5p;&;=mJB=!kf85M<a$hL`w`+1PpF$xwNAD4e{;PdALf5^$P
zCn^u1<PjKBEanyzC~V_Tw}EhmQ1a0k6-PPJA67Iqm4JKIN=OYtb|>6S`a(&v()986
z?yY0A?CUW~+&{|8x^S7x2HO@Agop|w+<qD{+r*!SkZg5|v#iK>P0~KJGlFyR9PF<Q
zj~prM>D*z?PlIP*nL`ARrINP~=jZ0I5%&R<3*3aX9oOtP-Z&m)&>zdm!BOk+!#`TO
zpsdZzWqb|JNhVt2+J)B_r=i!v=^QMcyU>!tu;Y{_KQ|tvmuO2D@N}<~RmB6WVuU2K
z?>L2~?PMg27--O0BZ9mfa|C`ct`Xrqp}S*3WqE>mY|FZ(FNz%}lU)Mn^tzRmmANn4
zv4xD>j4_S{F^C3Z0R}8av~D~2C<SXSgRlehFE{6TiY_iX6~EUbt(_kC%y=8VGCf=0
z0l4?*Bd4&`vt;Vam0iSfWTwg{pHpN1Q!H{ZJQFLxTN%F;($%!=*b|LSrg0{VWY6^6
zPO{T0HIAR~$W)3f1j7C_I2hqpU=aR$(q2ID{et<{;o`UX?A+W9#Od7>hm}Tksy|PS
zk7p8D_F!^oMM+rIneq)nZ8-#w@zw2q&yWH`4@@F>pRqJv@Gsx#jVr8M{3ZR3X^v&Z
z3(GApXXJ1`qIHLI2@zh~e>d!7qyZXxQO}MZdkd3Bet$B#^J1%_m1}D*T7B9`QJl{c
z;;={W<KtT!NOhF@MRK*tt`VdY!*f-rVK`xlO~=if@y?-^=-{hfWEz+zuf^RRkr=Jh
zGwD(t#ldNtr$<8)cL>K8j6e6X2Rj!R7j37SjL+x`%KOy-MKQ)U&=`k($nQ(XS$dVZ
zL9CHX1M5d0bD37AnZ=D8+X%*hhc;=ODfo48X&m^K!G=i(Y@HL)V{xXh`rqO^JEfg)
z?4XNt6;c%Q2Va8ZVd5MHAry?_4jQ7yB#15aG{t{;07s_d0Qo9O$}aEnkL@H;vhlI8
zzZ`&Z#@%VUhPn+#EO`SBFZ{$8CKM>V^H9H8RPk6!W#MeH9JRV)p3gmM5nkPc@OY9A
z1&24wgSwgn)i_qjGFXQHQPKehIBcn%!$ZCVXZDG)hnpBIqY_D`B1Y%AQ1r19Oz#*+
zN#93&ADD9b2?G@nGpgc!fO;pz#;YfAFe!5%WBH9Qjjt#bL=>EO4=74XuFiwwr`bfX
zdJ!WVboUF1*)W)%%gxQ@g%luV{3Q8ts+@Hfz+zwgjUi#Y*dzxr9?6K@>7ATQ+IAa7
zmMjekWgom-kX+AiyP#>AC5k%t<Nna7Z3K+P5za;Iws!C4glVy4dON@}EO=qAd|NYM
z9xr_*G$B1wS|2M)QlH?Nl}g5>IFN|VX@<x5eed4A>m~$4aA`^sa)CquFu0Gy0ZTh3
z*N%dpc6po}wJLG$Y}2#i>Z`@o>BRj%qXH1)zTbcU!qIHAq}I0;9oXZOM~5)xk`7)2
zi*@OIVnh1`84qk3I9DF5y*dVXa?$4M)jtL9=Nh&F5cU$VXTp=slrv_X(|Y~Ztxtsi
znxCJaDwg$BonPE@s<3-)=1_mx`MciU-U&yewdX?C_86@iP~+k$E^A*O9@I5#lBT6&
z(`xl%kIC7_kFQn|15IK@6a0-!qx?2L%54R#vTepsis3R#7+}qH_0OL_Y^X5q-;U#Z
z+^LqE?!Yq4x=~jGHxJJ(JP(jy$B0dl^IIFh6p4;>%<XRUGldUWh6Pc7wgn6na#z(w
zAC0cwo27G4V>qR-p!;qXI>4P4e@_xQ7hW5X*bL8M3D_+-n$x~0756E)@=A&eItP6a
zEA4ky-!M`%rVmbtfLdZ`6ktlidU$*=9IeJ-hs$ZW`&{gE#J<7cn#6}gEd`Bd*j^W%
zq%S^}p$!IyL%qGX)NgAp(kga~zp*xMvITN<0|Oc~*;pEr^9OQnL5*rBL|EdaFoL_P
zq1D2=)gFl`z<uR{&W>xUui+CYzKiVu|70cupWqf2TVL)p4?$=y3qreLhF*3|L4hDa
z=?NyN8t1)zm590DMRUi{ncIEUJKu0}oY|t0zOp1^Cij_q&l~*>JUlX{f!2siM9%@@
zrYOEh+`kIas^J*+3JeTPI(X|wTC=u}PVS7c!hDnSs3dL*aMTCzaw$m4&0Tm5EqvUo
zHxTdP{CogYn|+d%tr+3(WG%nk5NZR*3h$FklE|@jW-@bPFQ}3l!aZ62CUQaPUpj6e
zj)Gk;Spb(4@%0XP-UCQYYNnFhB+&bz+b~RP1y1t_2dd*ds3db6s*RSf1UrmXG&C<=
znl(pZGt0aQu%i7DvcILxKE0uDdjcd44Kpz{i$rIFcN{D&?W*X`LrGmF^9&pu9(B71
z9mn6%G1whuUod?IESN|o!5dL_bad2|YsYI#Y=jnIp0XyVn~RhY3_SEuhA`T4;pJF)
z(BsMSp`Mu7-qhUuitE-dKzn}Sivz~kK(hSWa1Luc!erCdX2#k8N7`_el>g@{lf7(l
zEFAdxCpJ4I{W$ifojct0Kd=MAEJb*u!Rao!QE=$cp;4G-bU=%2X!8{uCT++{d(fSP
z{N_DL(8+bK$TVB$gk*_On0457rVnD3k56ZqwJx{<TU#iX1fhbnx3{P1h&%rKjp|3;
zliW&ZIxCOxE66wAHL24x==wTHAh1I=QetYa=w8?ISkLR|={<sF7ItY#zou~RWh3w?
ziv%I}G^sBC*y1+({_RKX>}HSQz1#2pE4>nB+p0l#ruOl@-@_sTkM_R@9Lo>w4%T&O
z(BPa(mJ=tUX-BBy51DmT1Mw=H4=Z=^FY)RAN?KFAho(Oz$$JPwzTy6pYV35m2*V-P
z-^F)}f8w2Te)aODT_wc4va;IfSTI(VE(2-U!&2A2WfLI5)!0X_{xvrJpKt(t8ho)8
zIj#59g@PWP6UWKxaUy*t?iuU1wfd6K|6(siG&+U{R`JsiUNwpbBBCgbH*-#kQJ}%-
z2e*HbJ1n`BAdiN<XrJt|qoTTw!!f{GEe)G)XsC!#reux>gf|j;1!0TZw`=3ocO~-l
z??@iR4d(09*@oxt-S<vx1B-B`V<}U7H=KARehc0YnzTo2x<tT<cDyX%c3|mU934Pu
zVX$0%nSfD`Nk@iA+sIYrg9V@&kHP|S9iN|=+2f+ZLK=GqhuX$QZ)~W6ztaN>i)(5t
z3w&Tune1cwm4U&o&$h^5TIi9vxX6RA4@NxN8r&AcWa_t#%!(}i>Yt>gu{^jDU^<xK
zUZ5o;@w);|8-Z`}TF^8MH3e*dOB0&qBGJ@s$X)GCuDJ+UQcVNE%nByaueo<mp$c6t
zd$68o|1BL&K}NJd#25tk9d`v@`ote?TR_jr!rk?Y%FSzbYL=bI6->Sw=Iy;gSF2&o
zK)yic2k+{h@l!PKYOg=RwvZ70VS<3|nPla_%xJeQ7~spLsbwiMGc(`h``hj4FIvAz
z+$SsHt**p)FFrqi31&orqn(+H=vx(LKc9lquQ*A83v)Sf=fFiI`ufA{Ra&MR&3C1A
zzlbIMq1X>UP0zNVJ&4DG>)%RoXJ)g#j7!O8uZj$atvA#e>}bc*=a<0QUIWXgM8s*A
z+?_{!LNNYL$3eu2YT1e{p8-d%sWc!Zb8Hw2idWnT^E>b)BY;>^GRR_8?#oN@8vIBA
zCA)Q?XTb8#Z~I}V{VBSg?Wd7I<B_mwF_EaJ+9rWg!&^6Al#&-OP4x9I#O`|ocCN(X
z`Pcdj`0wzZyF)MFJ~$e@$E5BN+*n#Zf-J`U|BAqr0WF!nAov;jc$<pH-l##eV`8!u
zePGFwCX?%Z?Bt1;5oACUiDlbx1Zh!pb61=wvFmUWPYQ5ff!Y-C*PxoCLon9QyR``(
z+ITc}z`=&7W8*cv2Jbb1^9+7AxZH+Wi(t$|BqfdPKc%oZaq9m^p`Q?{vd(c#FRIA!
z<9+l?8il%iqfG|{FKhZAxK}_*3Hb&(CPIM&oay|@W@n7=bZq1&p}R)#zT}JR;+Nq+
zfk0X4*Py;2SXkqu-Hcd+_@O**1f@x@QA+=VMr<D158DZ}L)z7;LF7p=q0<7l<QryB
z+jj*8?d%EjPr||;kwyi(1#j=mU6u!tF767Hh6N)GltpBO2^=pR@^QIb8?D<O%~_2u
zyW)c+<D&yXRTfAWCrfsMp~5_Cz>DN{vw&32_6u#V(7}Vv8k(B64T#=d5dME5;xL2W
zyNQuaVBt-C{7uWuA&?DAVW#Cojzz;mdQu}tdk}mMxvwL-t=|5AY-10YUP>=~5TrTF
zXXdFVBJv<^_2}umm^am=PEenGzJk?GF)<y&Y7#&5U|e{xt5646XhlS>J`?1@d<?{i
zchF(omfX7az}M7ZawUAoU=suA<?&+yIW7LG`KKsIr0E8R&tXo~7-YAEYk?GOGA~OA
z8TH#H?fuRe93ABCee|eeP<kM<D|T!25OZL>fj2G#oS3kJGt^}O^P1Q=vkI~fp9~HN
zNZY@Aw?z@A|9IKd<s-RwnKhM&^I_geUcWKyD`+A>Fa>XA{R#BW62qfOz#o85B(fK8
zC+a?`KTfWYq2XL^4i3M86Dc$N`0Ds^#E}CP$(@`{Y=5z~BC+GdlA*BA(sS@$#h)=3
z90!YVXbNB2TCGRg0dc;1W@wgfW1bA&$a+k(I#&Y{Z#YVc$ji$cJ@OM`0tu)LK5R*F
zU&oP6)l~9OD$=kJiQ>>Z%th@-R}RtwkXZO!h+;Mo5j#(?eu%A;ovBMnZEQFarM7L;
znu5i^tv~<OLgk(`^X^YwDDu-N*PO+63Q%y}gXusQiC2s1Mo0@`JD{f^^m`0yOUFBD
zgRX5DIC`+Lnk9V-MM5|Ggjq+OvCDL8(NLa?T=bjqC*Bgy*wB(b9bh5uGIk&w=7Ll(
zGnP+iB$vcZixS)~BBG-oEt`Yg1$NSo)F$NtM@dF-#nJ@&VfxN|>8FjaSZUzdYFrgU
z<PIQULvsba&|*LybKj6uXs1n*&tK2gQ_9MFa_0vO^tr_?H+)dv8hTrqzj@D&9W+>5
zf;5AN0kuE~7iGZs8uyVCu?J|7W*3RHSJNVR3S`?I`S0f+vHSP_onGvR4|5P)s4_0q
zzPg9d+-`C$GEIMgI|pkx5|E3z4t^1T^j~cs`NTV5+GG0TsrtT6i~EP|l$A?jKb|Oe
zXPc7id%*9a&us0?s<Ug5q!R$X*G#-Bpm`65=Bw_3mh0gZo24Tqh)3n$ZM4htiMhL$
z%T%v~0}97*VoZ!}*{uxIVkdo^W<&^w)9hHww_2P;pgZBXR)SkCS*%<=(i|mV+s>Sx
zZg1eRBdM<9YKynGlvD&`o7>8U?SlX0WpO2zIZH4uLG+3@F%gHl8?WeCdwGd2+B`kG
zKkKph^H|Ksoohfn4}w?<8`y3CeWGUs9VOc_Mp$pY$9=)8p)gnbn4FNxzpYF&e!-UJ
z5j^$CG8q=nX|lnMd&iWr6Lv>%a_BmiStaf4aZ%u&i8`Nc_BQjb7uW}IYzCIH6YVmx
zxxKa0e&<cMl|Vej@pJb_Ul;{8V@Z7rAM$<Y4@J_pDF?M+$eILzN^O7`O=0bnIG!%j
z#Nbg89kcb(ZD)hH6kvd}Z?;mTjD!I=Ap&s{(G&9Jq+#dQ_X%iISUFteGJVbb7JIV9
ze6HO%IcG6bduOwSqrSkvi*?@W+YvHH8ntAaXP7%#EWerA1IyeeByr#SJ8JtJ-yfb`
z?Q=gfMp}pO?H37*SoI0v!0-*h=yDh(<dSat`qgEZgk>9fCJPOu;!m&TI5V=k-{WN6
z)-``<7Frwg^ayGR7;XocLc}=NV2ASgP_Q$**_>xqE={~sn00XQ*bRXxn3D1Z%LJ#*
z|2?DYQ=!~Q1QxJJ(ul>@P8s8DwC!+VMD$#}x7;-xOaO%tJ+_CCeh^_y=su)iBnb?>
zJ=FLWm%`F;h3=f|?vdzsLQEiX0`5gS2xx={;X%0a5e@yK*B)k(jB4U@5B-9uku$7U
z=kOTj=Qz%eJ+@u{|Id;E*1J2_V{G6fFpC;GW9zzXCJHN4*b;F#w18!b{vEDq?f{{Y
z1A-+*$lkwaq=LeK<ek-Wd9ERA*DeY)?8Hrj3>%<Qprv7y128n>X7^@i@HbmP49m98
zCvV3=P(i%;^X=e*rYoEC-<kbEE6;wi5|_g_PcKnq?G$_vyHK*rpsnMtZAinR+22ng
zQQo)PAEB$K`e^_RiaZ^{`6aqY$4pIJB+8=SowEI@*y1Z8CLSK1`!H?>DezWiCj&4c
zrRcLqt{hoHtt^EnJ*#ioT8{ZQ=eK!aeY_o8@q15<<q7SK)8pY}e?z+lM!BN^?o0Q`
zox&`D%@Pe#K}F^ofe?cTMEJe``3-rt-eRP|3L!$b-N*a-%nDr{Im*B%DczEm>wBUg
zJc3*Umk%2Qj!R+~jclPHGKU$7chfs?|Hffjeh+eMw!G@pu;rquRE0N#6Z@2pgP6X)
zi(U<fR)tGS$6FBa4|u~Ig7xsn$D!p0GCfJ`1{X=e<di|iRM9m{wtd|W9df%G8@#=h
zvS|5aQs+EcN=g-_)IULN2met>1>KSCAdDg;qWyIRw(y;}wxv{Tl#%W1-IR#&>H(;P
ztzV=DOXo#b9z0W_jSYnbZV6kCPJ;LQo8X0Zmn$so<dW3fA(CJPYzaC#*yq2-111&J
zA9CWorHPRF*KD4NXa&*u=d9~%vMe`nc%0>7)0kZs^nP8CGIRQ^+0*Ma{f>e-b06|f
zVNp@hsGmF7(yNhOwv%|Qpcy#!^`6NdzEc=|vcU_LuZs1+*|o(C6y9%OW;kTLel2?7
z*_0_j?3oPb`Tf}7KKAb3qP_*7xH%k(B7i)AB6v5eg}PI-gEf7fc89wP=Ao0ymRa<s
zYuE;6IVC?bGItdz<&}4j+Fa%?52^;e4BZ7-m>l~>bLwHYH42%Zz6{Jplm{;&kl~n~
zUfX_ERaKku)gr)9S092sc#V~%WiAxn&K8^EUvBsRoCFJy7Giww<HNi2a4QTsaJa+k
z>!`D{0(9lzKR7?k*31g9c44z_;r-$R5GGK6QeYE<lL?y$${T9ie?Yk?$ipzCjT*Lb
za&oeTv*PGzxu9rW*gT+YK{0W0XN%dfKdgEOlyR0C4q_jquXE{AR@Jps6H$`_l>L0_
z;&6BRuUi{-a=u@~!ZK6-9_bWoK}vyGYbj8qZ}D_<ncRqJ-2<}@mQiKpi>{5>nKzCV
z{j;vqu<WZo5foE@BaN`s<(&?a%qYZMd*9m5xU`cKH1vYU)Y)*V%eQO3F;3t6C##?|
zTn|XT_nO{b@_9Ijt#uPh+MKqkYUPZ|uM8mJ*mE<1J+|>o`FVCapuG{G$3Znkads|H
zuw=A$7L<%rmH3hyzP2`CounC?ak1)Xo7kfx+{-5#Kq-RAz*Z6pd%8S5L9A+N&_0ZW
z<AcDX?tJN>Hqe#tSg3OWli>fmo`RLsI`d_00EI5m^u~>$QTsfOi>6z*Z7V)?Z;TV?
z^y8Rrgl1sbS%a<!XAvQ6!GRI*zF>W{=?BIf{kyI*BH4TaUpgOd4)VO4*wC*priK#-
zV*zdt(LO6F(Gs14M(nZD#Q|W@Gk|COa5x@o$p;I&{rT2&ZLkpf;)EkKqwv3HIO=9&
zQfDB{vi4_#^(T6>9j`ZuvLM*-{m)nU%*%g*>;sGlwu!`R6OT>Ht&9RCi8hIq;z8YV
z&%G1&m~c-Q-j^C26PPhNW465-evv>Mu)(5#T`MD^Rk?zQJji<unFG(6%C|nKP1)n)
z<IW#(-m}>Tuw&Wb$D^HY=7VmfUJwoAEqZoyZlGsnHu>WlTkLv>1%~L@wVTPBcjhKc
z23m8t^YZeHxBn3HoGAPvE$$~8C85UmX{GVqAoc5zi;$Q`oGh^1McB!snE4!FkC4|J
z6Hi${W*oD<pxyim3=3OoE%W8pw!6Cg2~^;m-jxTN?L-h0FK-&shiYmFgB5{eMaKlN
zwnJ}N+t2{$j|;9~G_c`=6BKF5Q2_VWW5C$5ZrdwR27w^Vlviqi#EeWY9gA;!F|4{3
z8Sw1nbbD|$#cAGpVJf5Gh_SJ;^3dzgS5iQVwfYPT9lf3lig--+bP*=wES5IT@^^n%
z#HqBF1Fz|ZO=LOl-_ZecuJR8M>5+C3csKa1ppqM_Nr?~Ap2BG&5zzHvEk**ei&~Co
zAlbZ_+EHQ&H_-3s?yfH}>FHdMUnZh*u1lVOfoTOv>B;SIz3c0^a2Ov!d94C<wp#Fg
zT%6A3j9+O_vmX;`AS8$+Bl>ag<?T$g&^jP)C>csX>Z^Z9`U&A}wR7GaRk{A_iW%*a
zGN}O&36Lgx1lQ2=V5@g7m4HClIc$XJQp8$t(mpRWBEsMY@nRK8TrGlqFJCEkP`mp3
z``Z;TTwA{xdJU-t8S+S>!N5D=UGP4q^%nNjo#^cdZx-WPmDWXFv)X4kzZ|#F1=pLz
zO!}?Nsb||~v3s~*IjARF@Lx0E(B%HccHV!}We$+&pd|sE2rLkC1_=BP<3XLUU-bT0
zECnLC$->ffK{?jscAq6$Bd_41co9US9Burgkq4V_%0?Mttur_do0Mo)FHs}o4us}v
zCK;^ApUxXbG>u`Ypat;K)Iu98D>BI8u*4(6PFK`Eshj<2&O>&ORC>xO<)AhL=_&^1
z#=8F9jg{F3&XhS}-9(*u4WvJoz^M;K8oEj}(0n^9U(<ibN|Y4DGT_|&Pj{#Ke$<M0
zz#`x(*u0L<FA8(4JjkIN0j%}f{(bxM9k7M{{4_Tla8E{?y~I%d{4JEo@j}&Ndn{Y9
zkGcbIx(L;D`ZkA^K_}Oi2QWwta?Q*aX*EcfQ@p&Z*7Ul_8PZa+umzfq;k~7+nme^(
zhLUw6S_u(&SPBwh0$8~~p*fuRAwn7jhsY2f4LHX+@)B{-n!-3>;TqBs4E0>d={vEW
z2<Bry#KsCjTfremLHb+?Ms=Utm{?KWWJgvQF5-sHj8#e#`HAI07$;TreG!<6V9J$d
z`?;%pUZyr6@#}GiVmb$teVP|13$ueQD;_k?N!(K#D3-^L0;9|B=T!fa&O*qle95DW
zR|22LKCdkxJe*pLO;gr`i-OA+N+cMJ#+t^)8TJ1acP0K<u3fi5WXM<%BIFP<L>V%a
zp@=l8%$^8^C}b$ZD;Xj*9BCjYg=9|V45gBY%u~pmka!|dyz6?LbKdVi`274z1JC{3
z_jT=S@3q!m`^b^TCf%Onpr1*jMShnDAM6X*N(Yu>m*XnxJ3GT$T8ODFyaiEM-<M~m
z9_;$Wz!z1UJ*<5^+1gXiZC9v8>ua_<1|BUeV~{CoW3i)S1!EtMhs@f`E~0faj9d+x
zt~koduyZnD6S^=1RDjPrmjgks-j+Cvr(@igC8mW6mtJW{f*HB<YdNrb*1#9#fr4-*
zsKBT?gkMA({J&s0%;#q?9Q*!S^dmj<=a_yWEfj@KYsCIyh?EpWhDo!tgaBIyj|<&O
zWTHLNI@DdkQ~n@ty-;#a#+3cC)uwYp!#F7q?_yp3@)qzVd$6cx2gWQ70gRmhROvpa
z+tvfA%*S(;8w>g)ck(nbAP7Rb3d}GtFOTLU3h8A3<ZNXc!@WthHZ`BejE_O^9~}yo
zzj-lB<<{)W{qPn>-U<2;EE35(9dgs6R?$&mt;j|i@zRcshPDkO`~Ho!Gk*;0M(_S|
ztQ%EL?c*P)bsA;Ql9GlBA^CoMJ*y0r1i0&+rIQgZn<ON{#LC%EbV0u9wBsSlBS;aZ
zqs+L)b{`gBi-;Up%jqj*(bc~7{^!)@JFgf&y~@-t&Iq@8hyD})8;a*<rs0|ou@VHj
zmj25@hb&CRlzoEGOwwsbCoTy}a7RDCg_|Uis8(GW%JacQS)^zmYT4*nK&pzQQ+MX4
zk4T>|8nPDta#rB==425`GyA`?e3VPz0R`I<x!&v9`;=W{;EG?aT~Tbg!s@DCj3!q_
z5uO&U2`&(w2^cVlbCCq;^kX{{Vzl|fURzHxxD|J)3(uHH$FPAx_PKrQ*33gl+1#m8
zn`p%&({f~e1&P3Ub7y8|nyx>sL-9=XBVV6W4dKX1-ONLesYWo`L486xT9H!#@vsDu
zxzRG#$sz097wzxOFt0ozhUB#8p-zg?T;<JSuw793z<>#50`8^MtKGzf6be^)qUcbH
ztL4b)LHT@!R7{IYtkVjtA5fC)R0M=AxH*bANPjntxIfwR&JRMRj~G%?0B8UMMBZ`r
zt`HE%RREgDs&317i7%6UUOhO)FkQ|jJm;`ZDLdNS{5;z1D^4j0tEljzYYmfsLeRi*
zIAvhFrvNe$!hU=MzBMOS$<K&@C?+E_5u>cETulOAfc*;WbrcJ$0a4zAG0Lxyq@<)R
z$V3NSl_4n!EdE-=3=~zBL;72<uyil<_8)MplOhs6lUULCgvNMcy6@_@7cYxv%{Pqw
z+}2j`qdc+u((kc@b@zJHHmH3ZUfUYX_WoTRrP5kSKYGpZZPsbe;EU3_btle^Xr1E+
z`U1zEO8_I_W#QOz9&&boMey8Nsm=nNfxLk%uqZiizD3cI(C{9!#hu~4x3Z3I=}yW{
z!J$FJ*vzcB#c4-WK|lu@U}szMOM?JCcHfhpIsuXvdl5Q}4+vE-mjS&^kh{aq4RSdF
z`h{!6_(`MGqTwfPQ>`=e#~F>+@(%Y<hO5r{`4#xvWbN{Mu;_B`SHX8j>wNU%V$#Vf
zfOr#m&fD$)--p?HHDkB*x96m>kzfXpN87y`*ANR3p)I_yWkh8;M%X7HCTGzBAmY6H
zBk;anzMffnBALR*y3cM!EOsk;zj=mmo3%nMLnN~4mtU-y3o`gaY~kv&d%mBj5@*{B
z$`|X-R{RS3#UJl>JR`wPu5xRe{(Xuhm#&!I&4rJY68JctV*0oqo>7J7U*kXS$J(IC
z{`J>i%aDgJ9CM8nDJ!^G2gjZOGJh40_Oqd#{z00(_rN{m5k`QzB!yVoG-1mi4s`<v
zJlBKco&UOT875_ulGe<nWF3B>s!*vgAtX6na!pCThkFZg6?#C*2VH-*T5%Ix_M>2T
z;CoL0(v0!I^hW75)V>~pFYO+3UAH%U$n>$b&+6ymi4D21h0AHAyj)hpScYxH`;WY9
z`it{*p9ZX=K2l^!R77JB_81O&ER#W{sZ5e)6Tc%O1#E3q6t1R#bd7-UNkbacPL=#6
z8ek^Af|x<DwYIiqj*X6n3tXAcgb5{doId@0J>{T=yfw}H%D-ZDz@ePxBuq$Fv}a+Q
zO;lxn{1$at7QKp#S+ahmU#l9Vzj1e3tH(}EDtn%n)Ceqz-7u!KYQgD~G8fNRv@0YI
z$9YAD$)}CFtDvC);!z=NNRWr58ws&NBAWY|fl%BiU@|X+^DH=vaBQEvX9P8qzq9jK
z`6#uSHhonQL{Fs0!USa74+6adLf9W?GFx|A&zlVm4))^6Bg~RyQ_PlU;Q<y-w%jr2
zxmFf$T0KlRQ@%^x*zr`Ba}77=cWH(4BcF{f*S2o=Rk~Te%FvF-OW;a>C6Fwfxj4On
z>R~?dsGtU>n|MzYT>cRbAwVCnKll!Jg>Gd?JiG<(;J2KbnlE6U@ETS5r3>40ji^E$
zot%71AUt!~9HWI%8_s3FJ&3%LJ}^M+jjhjr(AS7D+#waqmqy6>I~G^;uI_j#otF{5
z+=4}WnE9ku1RpEQFYYO|qN(BiS-oreTIqHxiJ7yt=vb;excA+M)87g?9=v;((mb4r
z^noulDpV?F6G^WdIFXGLWsB+{H1@cgpi8V&8l$ngL0TN0s##jOye}-hdV}KmRlU9?
z!fcB}P01{^*&0kOX|aeoU98EbfGvUyH2n*lA24PBL3kl!k~O44BgsO=@wq}dgW1<J
zSsw)2OzZ58y^MTnJ$+tL^;miWWX`_gR_mj4#_@r)sb`xs{W%~axu)ZSR<+c=DJA%B
zkZ}lLdyor7etwFQX7qh^wOO|H>oBXyzb{XCSvl063LwJFAnWuSIIE-}QlbjN@GP;)
zLem2p-g_Bcg9P3CygYC-Q=7lUdu5cCcK0+$*YeBIdrp=Gz8}~)dsU^!%Z{mJ-+@oA
zb^#V2k$^(R_RaIi@ziD%f{?~=LV1E2m&uJki?gY-R(?24I`dsBafN7Gs^_p0P>HLJ
z#z6LYO!;C!SuxbNL6gQ+YY)TMk@^@1cq?fLZ`3uvwe{KyN;w%CMs`1>Q>wc)Hy4CE
zKEp}AsO^s1NDA;4^izEtZaF9)K;7UuD5<1%{!k1(l`<N^$3hQn2ua*2va|L_hVS+t
zuS5%27WxW&K)|3p6Dd`NQpKg=k)Hnnef?sWk%q){Rjs9k_xU*pAv-h={(e$es2q|w
z$p+ol3yf6{1Hq=1V)S&E=D-8-$TQ&W(d>lM6^Sj}YXhJg=p3I3xsZL-(mcna!&W`(
zwMEBy^)|Q2y64Q91$2fre~gEz8)q_Prxvy`!7=BTd<raiiPPwXl7+OEv)Ma$M%6dN
zH-}VkJ}_y5jNdlk*AdbNfCw@nL#X72rA3#(Jky{r)8z|;(+GmlOGWq-TX^^d0Cf8g
zLVorx%|D-sTA25}N45$W7N4LqU{rufFUT|&g%%>eQz?#T82q-L9h;}v^vVpFco)W}
zR-~__n=gEE$un#E)yf}wEFY{r-6yrAW9H3XVoMXvMf$PPMT8l9UyU~XwM9knb&Ev7
z$U|t78aqQx>3uLBt*)*0n}u_S_svAquB1E5stN{%0}{~=M`3)c1!5_7$ec*YFz{D|
zoJ>$*uGhV-b}(`G$8nE&v(7lfWdG;IZGF-Uv9lK&^hQ^h^#-aHgixPvH1wRSR(AHw
z+RzxNHX8C}|E4@z2a2M*+_i8aED#Yz#n!Tnf?1rOgNwc`TQ%cfTfZR35V6$5DKEu-
z1$m^Ip<(TXs7fl7V;bW&R{%Bu)vXuJfm`+wAW})dxF>eT8LrbGSUi$qgf9O#WT16I
zf^avR$UuOk#SQ&2%?XHx(<i5=rx!9&1pDik%nIf8h4=bp$qJ^eQfce>)?hzQ$*GT@
z@RnNB);HXcIC^RS6YjPybE4}hd0qFqd@KDJCfxgfSYIX<>@4S%GrjY9W)ysPKcNPH
zLuAR5UdG~_rs*y6ryCySH#9bKyQ#U+QW4>zG_(oCf+n7d2Y*&tKRPX8ENriDVDO4u
zD4%n|@{|<*4YHg9?;2z^n)Xs!y(b;PR!o+y<{9%04EjM4@_oGCSuT{pL!QlPu(qZ~
zHFcHwn4vWNRCy2cuZvn+&+qL8fx3nmTaeaXbhSR+wE_dxi7GfgDLGljw8;Imy#8g{
z`4^gTn}ln%bA7K;L7B&mQ-6A`T<v-w7I6WCu%n<R&Sq9!GukWQ)bOmAj{4w!Wnj=u
z`T710X<K-Z2_uGmLS|J7wo}^MR)Lf7rNEihaCZHUBGEQS`|sWPq#fh5o+CReYd}kK
zU6|QfP%{`@U9d1WO2l#K?_1Br5hMi`9<uLV@<So=hw-F|cwmz+#+5t3Jh}`t?a7`0
zT)XC*x#`gfC6BSTIV8_^PZj8s;SmX01Zi4?!m|Iy8SS;4P*;IJBw9I`*)y<)1O{!p
z43N?WNo%#>h0hOu81te=LUq0NDLD}QPvhvy1G}!EZ*vOR2CPrskdgA3SUX#}8YCGb
zxMYAuZRqME9nRseUur5x!K$qhxy6ADka1-uyxIi#Inh6iid72_&jj4;omUM?8o+=N
zjBMbD1n7`yEmLjTUhSCsn^q%Yyhd9IX%NXcu5JLVIu2B>PcKb-(6EV=lT7;P=D6XQ
z+tC2leJ{?n8z#aPB6(><7Km*2U`oN0jT{!L(8i$UeXJuleCr@LL7@yV)?Qya#&Koq
zHZk&Z!XEv#K(Vpuuj6Twxe6zaLx(s>8jl@<ZcjXcxER#_xbq~Kp`Ap~qc|?ebvgRH
zcfzg03Sm=5{x%mW|8>&f54-RJR}-I`pYL}48#8==!EG5~L?;>XjWWaj0sD0;PftZ4
zgk%yqZW0RItb@|3xAPC&mhBB9YC{qIK&+4}r#7#ePQ)&cl6!3ROU?7;WyageZhv43
z>J`9bRCNP|6_Ua5oI-&k2%${~*4MeXsqjB<+-SIkxo=dM1-Q%q^OG2+UqhLD@mYHM
z)`-M&lW3fl^PO`yKt~Bs>Yx`C$^&+tP4MzSE=u?WSnL4-mHIOi1Jb9zUuNX8q{z~4
zmGBj?X1}uv3xB3yeHor){&4)^L2<Zf1)^*K-v_hMz#pd)WHWwkS5)jr;}6O2QLYKC
zUco#h*<w<8b%WbU(36gW-UHVajfH8eLLn5BM|{QsN!H=J4sg*0Fb7(#0D^`EOZ5lF
z`t)F^rZL**(dR=3S^_kAkeL}3<jN?%mdOfd${<WQ1gv15w^xdTkQKtbNyrLbwzRaw
z@bd9x!W(zrt+$DguJ90t0K8)zOG|;`3N8y<<S<|ffP9eYsW3LK(k#4eBoR&I74we|
zJrvlob*oxArw~~s3E|JM^{?jT<(<d+{aMsF(v+nwy|vIh5*lxE^r1e4i0}kOtY}5R
za~w~IreqPrz@(RYPBc@0e`<5lABM5B{*V>0$ygLUyCbSeAS~^ew`3f6PkZ}MAFM*p
z_jWngMO}Zcm?r}<A*_cz0`v%&v5`#)EnR{1kXS{-`Iso>u@W}Cl@UQ(K^1T@7;*JI
zMElE#-4%AS9_wwN;t)9M>G?wokzz3lH$+bAdbNz2+D1^OMDYm77m!=IrVy_t=BU8l
zofzMdpAU3j>Q6}u(w$_?!<~2V@%c3e_s(-1UbGurbORz(|GhX~-VF^6X=b)oGY)24
zgAX&PDH}vpm;&s<=r9n)%)xs$gEqr-Jbsu-;Lg1O*Hqv2eov<)K?6WCvchsVo#sl0
z!;4l~b6D8I>$C>oTa6nw0Q0!V&YOMf{)nlT!z08i%m+estuo+RD*xbZAAAEbvC^Mi
z14ftR34Z-@9D|fRVT9wXzi;1#v`3EyWDy=|C4%@Xbnu8iDK5Tv)Xj|=1>HzH+q?uO
zACS4SxL#r-3(*e+w6xE$gT_aTKp+!)SE3`sg^)BA!=IRkCH5H@jJ-oiJ%J1`nOnxv
z$@ZU14+_8mJz0tr&{oVa_V&x^CM^uQdW}6K3&VY|!xSukVtfpX9OjS=2?Te<wNJ>3
zAn4u$4+3x{Ja4ovBO`_QDQ^cv{fz{@|M%Vmr4TR{2ynWygF{g|x?{pbIZX##mG?vm
zL?EUU_FwnFfxWmxWTu>vgvl;<J-9T%O{y19m6!z@#wrDn7ll@0EJ@%JSi5wbLjD>+
zn70>alTb#2*)<@%`gr%*wh*5z`r)ZcEqi`CNEY1}aOwu51f|XzL>(R2SD~M!t<P|H
z5Skk(oWNiZ%^SXrOjH6Y49wGHmyl%-&c?BNaLJ3Y7($!`IMs}D{qIMvlLcVB@Nr4W
z?-ZaZne9$H3?;btfRsm^B?eB!7?`-lqk{r(ix6W_5NYxX(d{mWkqYL_1OqaRRrlq^
zNlz36I1Z$}6R$|i0Egs<S>Ij&N{#}^MSs&`1T;$t9Ci@>tAtc!_aXFXIG;JQv69Kx
z>xe`&F)>1k20g*G*x0L>^R-!2R0xO_6tYr}WT8YPVoTzU0aYD778X5_QEXSOL02*^
z^UDCjk)^(_uGeXlfgZP*fW;Cm$%C{sCl7o3;V|6mo~E827s?fF0qDO06vF-leQ))G
z9sT|N@NkU+1P+btH*b$12?c=s82qstXGT$RaUD}X${$$ez$N3v37x-?{&gZuEZo0+
zd)E5&=@I8!tN(trRnr71!(#gC;^MNHkJmf^R%A?G?Gl0}2HOC(C*w;25Fp#eCmOSL
z+}*#M#5?Bl3kkWZ#KCrKFJf+u9n~cM-g`UJz?Yec;W58429lkQb*q5hpZgMJVMp=>
z{Vt2VxW$=Dd9h3TEL2(-NB@&{C%<QjiG!U;>mM2muhoS?zJ$b=Sg5%eN-QyvaT$Ka
zC!isG4T}c+J-$X^h))_`<f&8n0h%~e#ZZC(U!Xw@EAhwO>_8trO?nZ8iUv~Q3*vi_
zYg+e{;;6XlCQd<237FY?v+BDKU@yLZB0#9Lj&XcXef?w(;?^jJqeqHr#)QA1eA76B
zYE-%UJ)R*COJLMXlvcw=Jjj${4U@~Z0R}Vv;I3SEq7rvIFZt0URV!1|IpzQT)NnZB
zKLKOp*U{a*AOjHM?vT66QK@ypydwlZR8uS2CMr6ZkK2v5!BZT?Mt?8+`gLnYlQ5_9
zHBd(lRq&IWGg~F?Q`qZuv2%S<FNR>X`wI#Rmf2!4+5NkiEY1UDO2N}$%gxK{Ztmz%
z@t{!tqo^YsrUZ#731DJiNT&_W%|8Z1hnM%%2-08Zh(pCslFs2|*s%PBUtn1`I-*{3
z3MHJ4iH-euA9pMt5p5ch^Hh68G>`}!L2<N=iI{mBQx{vYuMW#hN5qDHb_F*H-M53_
zc88|DV3h7H?XGpgw9_*55E=y9Iy;LY%N%#ayL-6o+Z#P?p`)z^`}dzg-tt>~$Bvn3
z(g-KTx%4g9*;~Z!y&q!0ORUE+8;L}KtA?X~UGhP3ADo$$M-Creu-kUW5^?1WC1vUA
zB8;JY5@>F1&3}}WL(N0jt%3%&>aY-$_UXqiHa0Zya&mF?DBdy1lt$}YP@*O+<<MSE
ztaB#D$A7nGWMmYhlRF%2(;7UlxhLqnJcDy@o{N*SJ1ipN_j_PDWB3>HwuFn8L5*6L
zo}d4N0Xx4nFF!x3Z|aP;Ld}KtT~JM!VORt=Fg_P`s9Yv;aMO{<g?{FQ2CbhbwR!F)
zUab>{irctHaWJk$7^AOvasOVRYwgFwgaki}!-rjO{Bw~p?WEE~ml`u#5K9}|+r9T+
zyf|;1*_ukJVvpe8mv|T)sM?)t*RrschsHr;l&Ssx-l%>HEe^C8UVjvVo1{}A6_XFU
zySqE#GaCjPp0jXB<<QCNczU|JpA8HRy9N39=3Ak8=#fFoQ_T$_9Px;c!b~SXnpcgD
zjF2Xey8U>D-p5jp)*TjN(f~v^gWR<U+VHZ<H*ZQyi9_PjJtC=+ES~+2R_kn^;^gGv
z4m?Y}9rq#v;>77Tu+U$G`y)8W0@D28Z;GUi6^nZ5au3mUq9RhoeM-mWI%0HJ4&L}x
zsdWjGbtku(pcR%CFXmUZ%McHdl;YZ6m~Bp#T3_vnFm)c0Q5hm*R3lM}9trxoU^T!|
zc#3Y`+;q<%Nd^N<I$=#k*{C1<_g)C4pMEEq`Kr??uM<QO>7;rIp6#klzE=XXjV#X?
zIHgJ(Yim|*9UWgMS)OjIrziCk|M%UcH%Os~mhk-PA3y5GM@Fhf$HokL8=SQl(eH)0
z{%QvAGZ4?uiZ|lTj~MhoR{eW(6RMrb=@Vb)nbYi0(rul+_U`*3MqIw0Kvc+sIN`gf
z1^fE@>oC;T20tO1KCt&lq4`2D+yysEZ6u44EJr3rvwY{H?M`_JWu0q|rRIKc+F_5}
zAOZp0;TCI<2p|qajIY>!#~=jDi<O5Z_`n+a3U2h$O=Y>0)d}D<RD8?{NduH!W%UlZ
zwa<*DOpyJL*ySi+Kulp{V`4-|DL=Vw8aF==iboMVxp~mqV$i=1l4~I;cS2|$a?P7~
zFSXA3b=mDs7{)kSfLnUVE~owNC&L)!P&0@}OmP*Fd@R8ZC6;B9I1Iv(RNgVs)Lz<^
z-wzO(hHIg@8$avb?26vE@b~4yqY=+(=bt#M)OPfKuugJg;r>64c%n>kG%{+Ei!(fq
z7KWJ-_o6uBHudx}THlDM{<EalVD#}fD*Tbw$&DtkDG}=!pUFnYR3b8_$m;S4RiLAA
zAM4^;x2`#(b@Tu@XA#r%ynV@y;}%a(Rx#dU=b*(u4vSSFb;H)vohYgvygTMmT)8u@
z_8e=7&9lZ4gQuqH+3;+7Yuo!0?9p0;j@J~~@3<J&I73g<)Mf!-iu-vZk|5hNLT5r+
zyr_=$QfaNdHkhCuXl`)pa`w!t9(?CsXnq=AO;zI_l^|Mfb~#6(-&lnl2d6FaK8-hy
zxU-g6x->iF+U1&dB{w_Nol>~FK4MSf<7268fI0)ACp}|#8qH0#t<NF%HfriZ3748c
z9ZyuHe9O2;6pT&uobz{LqD3W4vY>;P1E-VTIo<+W>}W77(oK?Unc`s@3g97m&%<+1
zj3nUdnwQf21%`!PiHB2a(cs%C5&h-zzC@LjgW|kc(Je3Kul}=)LZ$Da4_DNZ{j$++
z_QO8vR!=MY^>7VWE^XqW+Z~FIw+|OeEaULH&}f~4I;>@wnnJhx0}M|SEBotNSXkbw
z2}JFg^Te+(s!06qcxe;)8`rEe*Q*Ctq8U!acMoi^V`g0dh~20<sZM^Y9<&4%gWm+u
zefVe9NomZ}JSGv%ddFbMNPMjtQ_#yKBZ-|yC7L%Bns+}qDBiJ-NvD&hoE|{C_;NKm
z<hn~A7W|Q!XcHwLWJNE1kX=Um`1gx{|Lxx|XeYz}!+%PUom`|}W-PcrcQQKFaTz}J
MbPTmKG%1(<3+bjS!vFvP

literal 0
HcmV?d00001

diff --git a/QT-APP/APP1_Taiko_IO_Setting/images.qrc b/QT-APP/APP1_Taiko_IO_Setting/images.qrc
new file mode 100644
index 0000000..19b576a
--- /dev/null
+++ b/QT-APP/APP1_Taiko_IO_Setting/images.qrc
@@ -0,0 +1,9 @@
+<RCC>
+    <qresource prefix="/new/prefix1">
+        <file>images/down.png</file>
+        <file>images/save.png</file>
+        <file>images/up.png</file>
+        <file>images/tk.png</file>
+        <file>images/icon.png</file>
+    </qresource>
+</RCC>
diff --git a/QT-APP/APP1_Taiko_IO_Setting/images/down.png b/QT-APP/APP1_Taiko_IO_Setting/images/down.png
new file mode 100644
index 0000000000000000000000000000000000000000..22aef914d7444c422397aea12dbe9053b042b68f
GIT binary patch
literal 3698
zcmV-&4vq1NP)<h;3K|Lk000e1NJLTq003kF003kN0{{R3M?7U_00009a7bBm000XU
z000XU0RWnu7ytkYO=&|zP*7-ZbZ>KLZ*U+<Lqi~Na&Km7Y-Iodc-oy)cUY767Czti
zWe-+D*zmEJY=HnGBdiF>5Lu!Sk^o_Z5E4Meg@_7P6crJiNL9pw)e1<Rh~l6qxMx9%
zh+2zPTsZC@+^4mDdhhM+``7!t=bY#K&Uw!dfDsZVk>;Xm069{HJUZAPk55R%$-RIA
z6-eL&AQ0xu!e<4=008g<d3b(wus{3(uWtYX0C3eVBofEr|AV?vCRYF;kpSQ#66Xs6
zkWv81E>y@A0LT~suv4>S3ILP<0Bm`DLLvaF4FK%)Nj?Pt*r}7;7Xa9z9H|HZjR63e
zC`Tj$K)V27Re@400>HumpsYY5E(E}?0f1SyGDiY{y#)Yvj#!WnKwtoXnL;eg03bL5
z07D)V%>y7z1E4U{zu>7~aD})?0RX_umCct+(lZpemCzb@^6=o|A>zVpu|i=NDG+7}
z<RYAxn<EoQ=L1a63;+Nc`O(4tI6si*=H%h#X6J10^u?n7Yw&L(J|Xen{=AF=1OO0D
z&+pn_<>l4`aK{0#b-!z=TL9Wt0BGO&T{GJWpjryhdijfaIQ&2!o}p04JRKYg3k&Tf
zVxhe-<BLB3GvROGi+=X}Kpy_vdhh^onn0PYz@vlxaba$Du2PQY%LGC(ZujRS{>O!X
z{f;To;xw^bEES6JSc$k$B2CA6xl)ltA<32E66t?3@gJ7`36pmX0IY^jz)rRYwaaY4
ze(nJRiw;=Qb^t(r^DT@T3y}a2XEZW-_W%Hszxj_qD**t_m!#tW0KDiJT&R>6OvVTR
z07RgHDzHHZ48atvzz&?j9lXF70$~P3Knx_nJP<+#<bWIsp%|7y8C1YJ*aWq(0~(+a
zn&A+%!7(@u=im}tf$MM=24EPT!Wg`U2?RmN2oqr;I*1Wsj@Tm32p5@-1R`NbG?IX%
zAnAw{Q6k02a-;&OLTZs+NF(wsauhj@TtNDe+sGg?iu{VaM=_LvvQY!n0(C&Ss2>`N
z#-MZ2bTkiLfR>_b(HgWKJ%F~Nr_oF3b#wrIijHG|(J>BYjM-sajE6;FiC7vY#};Gd
zST$CUHDeuEH+B^pz@B062qXfFfD`NpUW5?BY=V%GM_5c)L#QR}BeW8_2v-S%gfYS=
zB9o|3v?Y2H`NVi)I<b&gMyw|8As!)~C0-{E6JL`^Bo4`v<W349C6F>n3rTB8+ej^>
zQ=~r95NVuDChL%G$=>7$vVg20myx%S50Foi`^m%Pw-h?Xh~i8Mq9jtJloCocWk2Nv
zrJpiFnV_ms&8eQ$2&#xWpIS+6pmtC%Q-`S&G<BLK&6^fO%cL!%)zF%0XKD9nFX?o;
z3EhJpMVHW*(rf4k>F4Q#^mhymh7E(qNMa}%YZ-ePrx>>xFPTiH1=E+A$W$=bG8>s^
zm=Bn5Rah$aDtr}@$`X}2l~$F0mFKEdRdZE8)p@E5RI61Ft6o-prbbn>P~)iy)E2AN
zsU20jsWz_8Qg>31P|s0cqrPALg8E|(vWA65poU1JRAaZs8I2(p#xiB`SVGovRs-uS
zYnV-9TeA7=Om+qP8+I>yOjAR1s%ETak!GFdam@h^#<Ae=IoX^_&LPeX&U-BbEk7->
z)@rS0t$wXH+Irf)+G6c;?H29p+V6F6oj{!|o%K3xI`?%6x;DB|x`n#ib<gTP(_`y-
z=?V49^$zLX(MR=d^rQ6`>hIR?(H}Q3Gzd138Ei2)WAMz7W9Vy`X}HnwgyE<W%V@fh
z#Au_@NuwvYChmu4<285}K4z?M9Ad0A-euftJYiyKGTWrYq{ZaEDb18?nr6Duw9|CV
z%*ZU<tk|r{?2b9roNJz8zS+Fn{EdaBMV!S-i#ChLmfDtl%LSHAmiMffRz6mFR`pib
ztVz~f>n!VS)>mv$8&{hQn>w4zwy3R}t;BYlZQm5)6pty=DfLrs+A-|>><a9f>;~;Q
z_F?uV_HFjh9n2gO9o9Q^JA86<b<B2baJ=iJ;WWdk#HqvSS7#e%p>v({H5aB!kjoO6
zc9$1ZZKsN-Zl8L~mE{`ly3)1N^`o1+o7}D0ZPeY&J;i;i`%NyJ8_8Y6J?}yE@b_5a
zam?eLr<<q3^N{B+UUpttUi-ZsPqUmRp4KpJ$lJtQ;JwRxU^+fMW%|zP13tz+0-t)H
zhrXu1BHul}BYxI?nSKZSp8Grc%l(h|zu|fE7V%C6U;)7a<pI5c8iBI|YXctynFOT=
zH3f|Yy9O@|J{3X?2@P2va+7bs7xEkVV>8@mESk|3$_SkmS{wQ>%qC18))9_|&j{ZT
zes8AvOzF(F2#DZEY>2oYX&IRp`F#{ADl)1r>QS^)ba8a|EY_^#S^H<bj`5GFjJZ48
zYPNEAXRK;$Qfy=Fo4A0us<?r8hxkSDmlAXnBnj<_<iyy-J&EIU0_SX+Go0j_RF-sO
zuI1dKxfkZ?&dZ*6JXtkakbF3Wm=c$=KjniULQpRlPvxg>O&t^Rgqwv=MZThqqEWH8
zxJo>d=ABlR_Bh=;eM9<ahEGOy#xn^|QY(3p8Irjp^G#Mn*50ho*>Tw|Ih34~oTE|=
zX_mAr*D$vzw@+p(E0Yc6dFE}(8<U61_v9n_bMxC3Y=unGqqI`4P!1MMFQ_YcTNqn-
zxJbQ7TGTV&X8!8=BMX8Se7%scP`I$O*tmFE@!%rAMY|Rwi&GbOE-_tFx@351@X~$D
zXv?ye{ZQgqQdRP5dED}jQiIZ^r9&%%S2UHWl*!9(uJl^DV-;bQWL58Km(^QVe<~N1
zU#xJfsIK_1M!4qUS59BmeD!&4+S=Yqx61A7Nb98QZmjoNzpqNYYC+Y|hVTuo8}W_h
z8((co-gKdQYW0rIw9U%R12tha?OV*YtlRRTHly}>oqt`+R{gE3x4zjX+Sb3_cYE^=
zgB=w+-tUy`ytONMS8KgRef4hA?t<Nq8e$u|zvh13xJP$S#h#CQrF#eVMeplsbZ>0j
zufM;t32jm~jUGrkaOInTZ`zyfns>EuS}G30LFK_G-==(f<51|K&cocp&EJ`SxAh3?
zNO>#LI=^+SEu(FqJ)ynt=!~PC9bO$rzPJB=?=j<Jb;mW2SDv7qC_VA{<bspqr(~y|
zolZYJ)S29Q_e}hmYh6)Yy=Ozuo<A3K?o78|_sR3#=Z{_Rym0g)_hQ>6w@a-(u02P7
zaQ)#(uUl{HW%tYNS3ItC^iAtK(eKlL`f9+{bJzISE?u8_z3;~C8@FyI-5j_jy7l;W
z_U#vU3hqqYU3!mrul&B+{ptt$59)uk{;_4iZQ%G|z+lhASr6|H35TBkl>gI*;nGLU
zN7W-nBaM%pA0HbH8olyl&XeJ%vZoWz%6?Y=dFykl=imL}`%BMQ{Mhgd`HRoLu6e2R
za__6DuR6yg#~-}Tc|Gx_{H@O0eebyMy5GmWADJlpK>kqk(fVV@r_fLLKIeS?{4e)}
z^ZO;zpECde03c&XQcVB=dL;k=fP(-4`Tqa_faw4Lbua(`>R<o>I+y?e7jKeZ#YO-C
z0{~D=R7L+>KAcoX*H1U$S3dv${{;mF1_lNP2L}iU2nh)Z3JMAf3kwVk3=Itp4h{|v
z4-XI!5D^g(5)u*<6B85^6crT}78Vv47Z(^97#SHE8X6iK8yg%P9334U9v&VaA0Hqf
zAR!?kA|fIqBO@dvBqb#!CMG5)CnqQ<C@Co^Dk>@~D=RE4EG;c9E-o%FFE21KFflPP
zGBPqVGcz<aG&MCfHa0dlH#ayqI5{~vIyyQ#J3Bl)JUu-<K0ZD_KR-Y~KtVx4LPA1A
zLqkMFL`6kKMn*<QM@L9VNJ&XaN=iygOG`{lOifKqPEJlwPft)#P*G7)Qc_Y=Q&Ut_
zR8>_~R#sM5S65hASXo(FT3T9LTU%UQTwPsVUS3{bUteHgU}0flVq#)rV`F4wWMyS#
zW@ct*XJ=?=XlZF_YHDh0Yin$5Y;A3AZf<UGZ*OpLaB*>Qa&mHWb8~cbbai!gc6N4m
zcXxPrczJnwdU|?$dwYC*e0_a=etv#`e}900fPsO5f`WpBgM);GgoTBLhK7cRhlhxW
zh>3}bii(Phi;IkmjE#+rj*gCxkB^X$kdcv*l9G~>larK`l$Dj0mX?;6mzS8Bn3<WG
znwpxMo12`RoSmJWo}QkcpP!(hprN6mqN1Xsqobsxq@|^$rlzK+r>Cf>sHv%`s;a81
ztE;T6tgWrBuCA`HudlGMu(7eRva+(Xv$M3cw6(Rhwzjsnx3{>sxVgExy1Kf%ySu!+
zyuH1>zP`S{zrVo1z`?=6!otGC!^6bH#KpzM#>U3S$H&OX$jQmc%F4>i%gfBn%+1Zs
z&d$!y&(F}%(9zM+($dn?)6>+{)YaA1*4Eb7*VowC*xA|H+S=ON+uPjS+}+*X-rnBd
z-{0Wi;Njun;^N}t<KyJy<mKh%=H}+-=jZ6?=;`U{>gww2>+9_7?CtIC?(XjI@9*&N
z@bU5S^78WY^Yird^!4@i_V)Jo_xJet`1$$y`uh6&`}_R-{Qdp?{{H^||NrjDyp;d|
z00neXPE-H?|Nj8{whmJO004qXL_t(|+U(dl4!|G`1VD29|IO*3!3dN{G16@Boz`}_
zqntIzWWuTffk3h&ZMY0`)j%K+2m}IwKp>F+klrEChG&uRoPa<esgU*<D4(SDK_HNP
zNbf25x;oxgAP`6rWStAEArQz$$e5d`hCm=&B0X+t3<7~9K^_1A0RR630B?s`*`t?c
Qg8%>k07*qoM6N<$g4OF2FaQ7m

literal 0
HcmV?d00001

diff --git a/QT-APP/APP1_Taiko_IO_Setting/images/icon.png b/QT-APP/APP1_Taiko_IO_Setting/images/icon.png
new file mode 100644
index 0000000000000000000000000000000000000000..0111ca4b7c727f838188d8e3a670c1f2b4c65079
GIT binary patch
literal 145672
zcmY&f2RxQ-`+icgvPs!1nnpGmAtalSY-R7gC1hnKQC7&x4%uYO-h0pNz1RPI^uFKs
z{okL)E6;sj_jR4)IFIAF{pDoDu`x+85eNkKQwdQ81mf}^<S+EA@Ez%--dXqq!&2gf
z4FZ8hi2QX4@g?R40)Z)QBqAawXJ}z-VPj}vN&Qqrgxb>DLf^>rH3H!{9INP{8oqyB
zU}FC@uCnmpMqZ?;CxVtP6TJ!VMIzn@gpM~Jfl$4VAEq)9F@B81^SZZvm=dvm(_e2F
z8$1s1Qww~q&b>x8np)`QyuP}6JaAmT5VLU7?$m+%2A_Z-Y(CK#!K2{wh<A`GL{_5i
zcf}hNVu{Hs)OhnPH3q2l2*k!^Cr5YNT)~q|ITi>Mgk>KSJwfBtxmT$ig9?H=3^7Sd
zuz+<bQ~}Y%q|`)&Xu5&ORm^{diTH>>m^!%%(;~iOBUW~v3ZNne)5Awe5QB;2>F9`{
zONh_6#pzLm$`IPmJr(Yw{Hj5G%@m?#y7DXg(wi4QABv;AsX#^82djqS3TY$Wd=|dn
zilF93L5NTiwq2%{y8M-;yJ|9B%hIP<;u7LlOGI1bvu-w`;)qUChpmmtX`1O8(>!4v
zk~?_%7_+o7k<oO75(}55+OHuHq=#MAXWW9J3-hy6^ZE;>>pS&{XC@mKv;s7n6KCb`
zQLZ5HWIEP|wdUsfFIzTV%C)O9Nq>nLRz?_39BQzQV0=}>>~ua1bmBe{qKr$BYkEXM
zj){e}dP_H<f@LO9;GAvBVlvQu5B~LR#CZc@^+o7&)~_V5Q!5>F`)q~ag_bMAtmgX*
zbZ3n|9;d-~x~AFl)bA4qY^wSf%h5_VI+ZAdiPHRzm?l{Cc(_UR=@cW}0UMF|PWG3~
zPqe}o(_ijumrw$6RJ-jFLhjoS-jia5A@B^?A3E(L5aCsaAwu^qA=)Cp%^(ove{QI!
zeI$`;Kt~`%zk1%yeT;Uknke%ZPE0jL`7aU_ovWfk*XVye!V|ta`-U7d;l`)OH<f<z
z4qhqDy-fNQ|H~9!K{YEk_QE8Ay63Vb$yMzeaWyx}-(g&N+=Nc3L&NKbuNyo_+m251
zIrs{#js*LMH{Yli{fOjg>zk~<p`;5NhiORAZ9T9i;t5h0Itm?WqJ9`~5>PJA`qA@;
z{N-L0JE4*^D$;<4uQpw_?6?|lJ|&uTkrq($zxkP%+V$*@oh`yGAXx8B7b}kb`yn0m
z_r6cG{Z&aB8n5fksd6ZXaOhE}a@iA;{fg6BN2f;#d_%Z`uIY_eWBN8UR9sa`RV3}!
z3S9v~DY^=Vmp5w-BW-w^Y{4yOg2OsTUEaJ<Rk2KlH5y8qxLcZxID}f^67)E~Kg`Nt
z(%cGt_!R4@iNuJ+gKvu81iJBzVx$<BL(P7V&!Yc$lSv&JRuqaGD*NI1ckOHu5pTWU
zv=l}ny~4MT1d<%D1?R3L$3GPQ{PnwhTY6kC`gcFxc(tcyU+v|X6@AkQ+3mjEYKy)u
z((>&=QeWp6BLky-L*_->Qj9S#$|sSXk=-VL&=waKy>=X~VZX!nYLw8uebeNo%gxjq
zMK_s0OQoRpM1F2kVi|Zy_Sql`H_GC<>fOD&uEb%@1QEOu$`S4n3*VKV+dLQSbNY^@
zl<^!lLsQu;MeKRL+)O$~@AZtnbc*L?>73c^3JwY(avkzoNtIfsZ;$k_f4uV%`}$5I
zNlCA$;bsuc^@fM9H&uoEt(7k?-#3Yp)_wWoa7D@<^_a|_*+oiG#OAwxrhb@y?7UUm
zC7g!5$qk;N7|C{;cI<YS2bUiRKFI4g&eG3v&*B<(9<ChLUA11lzPdcTZf6-Q6nj5*
zm)DGU-wvacvsAv+r*y=wV@aS#Z`o-PW4C!1XK}1ceAjFzX_sVay??!nii?FEoip^N
zDJ!?$Mr)|vACoAf;;s$vsWki+!_u%i!=$dKNsPq|YrY0E9F8Oc`k5Bwx|!_buSZQD
z>F63g9QjuFt$w!hPTNP5FZ!ij1wFQ{txfkwGY2z&uLSe-#hAqDR1TGooCNtKKZ&WA
z4CD-K{51T@wFUK)^r!vIC}ja<C*@t`fy}4<>dW_+&H7bL<;YZ`uSN4lxBN`Yiq5LD
zk2aeinkEXl(|u=G(R`S7<zxkO<;%*|Rh~Vay<2-`dmR+5<OCG`e71b9*0y%7_NJEQ
z%ipHhYt!q}YZp}v$P5x}Vz)U+Ql5pj5JcKXk|>&`2BezDJGVs4k*<|?7xwHXMVCd7
zW(}G3j<xdFyJZ|pGewjA)~MxQf4sA?uR3kjIun~3om#UUy1=YyulYjrxPnqPKZYT$
zpT(?cr0(TpMT?6zuK@q+qxQwi0u2Hv@y_wSl_{096a1BQ?)~nc-O*0sj`@ySPD2i=
zrku8}Z_1!*U#h+|cd5dY)HDCG$z`f5pRXjNai9jFmR)7OCO|BF4FmfHm36qqFOn^?
zLp`=pgZp2)h?~)4iPgxCSXvpRDEsk)-*uo*;JI6*97-*={zUhi6gTxNrZT$undH!o
z=+51T-<g)=3lwdwZ1?Z?XU@JjHmC^R3`u`q!Z%|4)7su3)7VtORBt7^_)YQmVoyik
zgD0Dj1h$0q7_0uXb%S;M{xdcx3#MP#VrIW6eX`Zdo*PXpA(>xnZ;5kw^n&9>s4KTm
z6hY(<!8tE#VL9d-vU92C(iDVS-qAj?Pbw3G66N!XiX|U?n2%MC*yA4Ka}zl-d?zbr
z*T9A$t8mXL?B<6Ox@~D?(f;wwjv=d|2Rt8RKE@;|U>kiZxHrI3bh}7a|K7cD>{+LI
zvu3hz-{$>Ux<i}o5n@vxsjj2~g={&T>r%{V_Z(l|c<ERyQ6Zt$%Qm5Zwsc5`_4c}J
zMQE;Eac=%#vEz%)N!qF>W!LEf6-gYJSTz(%UpX3Wbi1_}w*2^XDmSgF@O;bIX>==C
z!K*ttS>)bZ750eqkH1^Yvv<@=^oVsLUOitoj_iA>>~WVQLMziUGcEfdSFCt`T17^y
z&vn<yY<PHFvZ#4=Sz`IyvU%qIi>e&S3ggFpo$ofVv&c4s=E$_nB*$$NoQ-#b+X~v6
z+b(nHaIC&;{h2wkmB5*_=N#*y(V~2sl~GhV#4y}nHRj;5jpIc@%s0ONaizTQo}-FM
z#S^z(^X|2`V<DuvWTjQ}?qkK`4zl%eAuh=-XnRlAmyK;LOh<F7s(xUYDR2f+O7L3F
zMZd8aj$ZxZP-v-k7pLa&Ts7lFimS_v+@FN@+R@s!iO(KIyXeajPWQTbtL!o#B$<8X
zPpDY`^FAq-LX$$gvgq7>opnafu8|`|CGKnNZT`)}*|*^{sjpJwVr2yRdq0ml?Mt0}
zHqnsRs4x)eh!Z5SU6U%(+W);hz7V3ZQEs_IyRSQPtLRx4e>T6kyXEPWM9xc#<=6Wy
zt16GOZFi)X`MTD7JdTWi_1O#@3@~ZLJ5{VVtdJF%GmMcJ-zwcbu-{uHall-Y8r5(P
zam+cX96nt_JHlP^C^*Y|{mX3fK>L?=N9_yTbsP-exU-MvJ-$=j;;rI+bYgTtA+c0c
zWZ0w?Td&%~r&52U5_UAZE1x?p+hi<EoK7D<>rg!z+`u{v?5N6iO5e6#&q&YVZKP|Y
zDsOk<-%L5lY9Dc1FJ3R5Xsn?6eEUS`Om4gDNUt%qQ+8iq!S(EfdEa~c_*Qp38=y^U
zJqZPA1j6|i0`bNRfjB&eKNk@QI~D|DNgILSjY1$uEIw$}iy=^$IG&0=R&pF(sc>*q
zTKIhCA)B*=>aUN7-i2Q=bd_vISZc+ToX`K+4|@WF=ru|b;gw>t+}w&5cg4M;r}p_W
z<PPX5H>B7I?xrO$$vq}8PP!>=Q6(6|=ED9SG4hp%&Bi19S>)YTz7D7M<H~)fc-rmb
zQ)+KKVRRb!O~Ns(=gPnTgO19J{NBYs-0sBq_wSgtf4>Fam-|Zi@8603{QINm2||qj
z{{4SGChRG5ai#zNF>jREf9~+VAN$`s|Mz2f|8wX6evIaS?)*OsX1X*tchd3d;mrq<
z=rr^ULwS0>&5O1;+lQ`n<(d{>8fTtv9=fJehA{qK-feKI7#EH2NZod>a1LoCT-bHy
z(9BU;-*t`<h?ia7bta|^5ntXvo-;3cNq15uld3qge|$M-#=a~<GiN^$caRv<M>bi(
zsm`Q8EXfLUB17qJsuaWaod`)^;e?ImIcww}w}~*Lg%d3AMo0z<C*=N~vn~@(V7Wtt
z87P^&q;#7oRx<gAMuJ?yy@=+YXjHDbkt*?U8kw}3Nz8#Ml`-cu$VUq`#2?{|HY=Z4
zuWDYk53w&BqZ>7MNEum`u_;mi%@ldBYtFi!FIMJMP>>x~NgVi7;Wm*#kl0MOA-hbW
znwd&QA7_MQUygEyv~gjnc(Q`scct&h?|fHC|MKeL(9H@>ts>*TyIlN1a44v}7x%oO
zf4sM<r@=Hp6xk9nW6Rsf7uy~tlWG%HJ0<aB$n>dwnTAE7S|Or1O{4nseYLjbA6wpN
z&7Ac<<H8EkpcIj$t^z~$FT90n8d=I2_xdwm^hhY;3&UxrBEy8hb9Qd7-lbyv1yiI+
zV$Wi$JvX`Div2Nq*;t%@{?Lb3eVg*e8Tn3yFi(Z_orcE7=v`;G9GTSR-bLFiwX8kZ
z@$}~zea|s{5)D^}3-#3k{=0IPT(gm%UFJnDp0!g=cD%7eoYAY_&(6-I@`qwf3)OZb
zT@vWKpD=`1YqJba&&;^I7t@1<3nq0L8pCG!OC}%bo*wN=7Z5<?UxeN)S!iTr>ZWrA
z)~fw6ZFC#wm~mlnzUqBCDF($KwNss)!m|pU#)a*5b#-yY#l^~A)p9ul%g;DS+gKwc
z?QCIvGHQMo>w_z9$^JAQN`&OYBFAa$voCWi9Wss6=8P8K+uLK%luWi3uEfFgsfqmf
z@l`-bh=qShNKV(HZL)L4ncu{^;7_X=F}??)kW9!-kWdPbjO5C%sya`B=PNlqJsn~Q
zH+rR|rG?_d9rnReRzl*>Gbt%kR??tCv823ThU{yaW%g#QSt9>lpe|3Z5$Cyw$2oE(
z>GiswCk6&0d&b82N6m{ej3@~F;Z#*5C7Xx5y}g&<*-&C-iY5%%DfKhBp#of_AbqW%
zNN?o+{=Sw)o~r&Asg#wqwKdzKkv7Ri`tS1TO5-0tezfuT_b;@vvZ{wfsghzCsl{{p
zPbfU3Hy!zDR@$b2Y_Fv?(Z|ovugJ^C$2RoyeJHd1-H7pmf`Xs3v$FxPf?C*x+TG=W
z$nJ+wX*^|+HDZ=*b3WQ4Wzh7e#V)L2Vq}CbH9z0R)Wf4H?i0;yH$3}KxI_aSP7OSO
z8(bp1FGIzl=f9VDB{%Lk6O<0yH^K2)>RDN7X^O3bL+X*MfXs@wy4b9BiQuhU$@e%o
z3TbI*rnccKRoO3#vSU771PC%j{B__^t)*cftD>Y*>KEE$qYWQ^o;D;Feiv6)C;CiH
zP0db0p<5@Z>tH{KjEgey`NaVs&oD76>tzwsPu2SlJ3Bk-BmMoHUB-nE)noB6bXjhg
ze*XOV`S0Jq;}vtE;{MG{(MuK;yZr}oadA}pJ3IF+OiZGiPppJ#2_b-6T3heS%E*j|
zfBd+km7$W8o$%iq(MxG+YL<_gSEUveIlLAZZ(PaF&Ms)FFvJtC36x?GF*Y_{$knOE
z4FB*!KvGKTWc&N`j3dLF|DIDQ%MYU-1}9h76U^}6I~DEi?HMB@BRRS)Y{I%&$qI{Y
zt*xe#($f4NqoNK}@`uW8w&&Xf)ZXC<-|oBvO=K1`ADNY~$GEn3c4N+aD?@iUqoqYM
z@Px1II9J#lY)lcSr>9eq1vN}$X;oGFEB~8)k^Tc(9;f}|<KtBJwzld$<KqG~>-#o8
zZh5OWSGLB7g<07T=IX>V-nw<VUyCbv!kYDOWLBc^*{^g)OQldbz%7S{hj|-KImzHq
znz(KW2#oW(9&FS=Xq-#K({?=1P#%JR`rD2O>h@MgeBqOQv9Ym5KY#v|vE_}utLB4e
zoh+Bp7Z*k+9w+(i*)caO>t-8=Nq<c8-)+Vd*8K!eIk&UB%ilXbewLMQ&=CxE!x}#M
zuoqgv#Ku&uEG`+Rse!KUboBB-PEN|dpG=G^FE9T*Ha3>g5y$VM`10k5B_f6!gXY7q
ziN3ym9Bl6iI|ql|@o=F@pb^2}b%v%*1#yi>jrH{vmS$zGrUVBEOYJc*dW)hw{CutU
z9kvO?!)WZ6FGusGcFUMX|2$o&pWbqRR=Bf^3zfN<*=c`?&BDXm%@{OcO#MAQJtN}p
zZ)`q=U|oh~azBCdx#-FgFFqQm-TxG1W@a{FW@L1;*51%N^fvMG8FDY$TU%YZn3&94
z-eHpsBRBDHq<Y7~BRK}vZ^^m19FMiNwGr}DhP;J?t;3W|?&dP?O;fyi^QK2|V4#c1
zMG^P;H>pJ$f+_fvDk>`W9c*n+Ol)kn@B7wPe}Y>^iD&eciU*NC{}>jw84qQp>SdvE
zL^NDf?yDlek|tsuc(`YLyu6e~rl#fX#)V5p_}0mt%e$d1RV$^bN_P|bj606WlDfG6
zRIRVC3$7dB_+AD)ko!4TEsLGKMEAzEt0RMXdV=uygC@v55DNTH5L^3gwN_SEGD1GD
z8CqCS$pnUK6Jet6IP<?3qq}xhWHSH2pl0B11g2OLzI6$?bA<qPWuGxeuQ5k~+Jldh
zbD=?FGn>DrEPu^eSI=3aik7$Odvz>`cz6honsXf;AM4}~X&0(>9IKtM<qSOYrCta_
zhWBh!n8z~-2}l3KC1giJ7Mw%L^6hrMfOqfS#TOJ6ov-XH_OL~%P`+%Mv!<t~zal_D
zNO)NbQi6tt=F;Zori7G~sIIPVQ_reuJ>31(!-Sk1=8dkA5wZi`0|$Zl5V1g-kCMp_
ztx>FuY!4rv(cQbZT;wqB#2EkQ-)E<1cXD!KgME!NhJ77ECQ{fRkz@rL4h~`?BO{4t
z&!B?b{SY1=_Tj_Zj~|KX85!yB-0@!?!ZS03Q0waH@mgCmhq{`Snu?~Oq48&BMbyB6
zv9z>w(w;4dhZGuJQSeQ+`JVUh-!JrMYrK^D&$eHA`O~zEhdfw3Iy%~8baeF5RRrS?
zbTNi-8XlgTP$8R|n$TS-IZbbLcX!{eq*JPMu(wZ4O1iwdx@u@*g5|olxLC46M)z<h
z(y2F1J{6*8Hy$uVA5`LDWGY=mD}BQtBuS>tLc5u<p`ogIp_*NR#4G;|o!WOgb$<Al
zMT<9HWGVMZu)b}X<CTR?FG?ybB&MLCAX>+NSFN3E@cQ-YQ(4)Ga`*tP+Q03|Uw7PT
zf#Qjq+v)J9PoLuBd2ATS9zBR;mrN#rh2P*XCK3xK_s_^K#iSDtu4@XTyHoS~mjC{z
zPuHO^O}2h!Gc+=KY-7VVJUoojx8iTRU#6mA_k0z8@Z4>**vhH(IpaTppXkRm;c6oc
znKlnm@v==nKkRzgbqGS_efaE6g}g&ZIWXzO-rwjBn5XC5aC~HFX7<F!#zv@|i<2`k
zD=X;9GQEVWtE-2ya(^S_WwdgRriRFW4gtUUUQW5S$FpZG!)ylaQh=GQ)#y(Q3)Nn|
zeysybDPH=X5gHNU)0HF+*sqhDK9f6E1}auULc%43_L#?RZv3RAq?4B1hU6Gu<!-wo
zpJND~W1G@tC2yjK_Mga>xU$jz(&A=WSs51xC+Aslem+~ob&Q-F9qsK62b(jj?kA4O
z8^VdG-;)qED^+{>va7T6O=&4_Z(m=+&!3+X`CGpwC))*4@a+jIDkyLY?sSTr7W~_8
zX<2`ojeN3M8!aJOT3%LB%~Iw}q12tV<`D~_48kB}pk`!5BV>^J^`|R|CX&t4Q<Ov?
z9#>jgIxRi@v7H?U^vKTM-nxwgmahZL6f=z>6QASa&RPJHsQmW{qMS~52P~jay8TQ@
z(D~UolR!#N3yE=A_z_$kKIALYsCz)qnK!bUmXU#lzW3z|Dda^Di-<R1-Pf;Q69?a5
zogRQzw$b>Xg+KJZNO(vWU)gwp)6SuM1MwbO6=W;YZT@)2Gh}DSmeeN{%W`d$M@dQP
ziU5=-!;duD&{w7P8r~lkZO$}SH7~9Iv&~J!vu#`xQj04qu6dP}XU7cTcY?2%JZyUP
z@I3{e{TpgoDXDKd=!aJU&0Kn0k(U?dHk?BZ)%KIsOvCA|2M<<%1BPOY@kADEbec%{
zD6PK!{yk@D>9#EUve>ywW;TdCc+|!MqaK#m%|udhk8WP|@_Yw4K(|m${>2ObfB?*o
z5fKU5*}+aLDu`H_g%}o{nnnm#+#Jn{qiYZT>2NtuH8sauA$L?vOiUt+$ILnFD&N0{
zNG>TUi4t(*O_7ckdo1I3<%-LT7dN3NTW!rgg{bSg9f=<yIrqE0U4Ywqwn=>8KLrJ#
z2*J>g*Dcu4kC-{x*;{qbw^~Gmg;Dg|WBf-))mvkD2mx`iW6}_$6cv#?dGh4;ojZ@M
ztXPkZjtoDxyn&exc|<{^9815UfUG4y`HO=eqUTf|E#Y>=@N7fc8ZbQM+9tCQW;N=j
zZ~el71wfzynhK9NAwhL?RYQXq(e>+zX=&)GGO=$5T8<1RY&&?Jcm6B^92eMcq6<0s
zeEsj3-6ZIAI2TD}YG~+~SXgLBl(o70R8q1g^F=<3!<zc+{QN`H*wEYc#)Z?fzr&k4
zI>hDW@uA!reY6k)*w6wgqvd+C**KBHak0$MsJY}wO*KUom3>ht6_#o<%WWkuUc89n
zvY?!Ai}r=%wW4I8zsmJ)cXt<gId^vfNLy8kGm{U<R&;W($;`i5M>t}HeSr(;`@Ijt
zq0W9TXi$M>pmVgd7$xW-Fy9^<*xRc_>Vrq{6+#>p6_wllgd2`$%D&9#V-8dANJ9wK
z`4*w<qs^;Xk1sHn=mX~RjT+eGqef^l4-JE!iRTRH0ZddaFvQpIh{KMR5l_MsW(pWH
z7uV6D38v%^sHqViH030nyT@WWm>UdBuh?nPI<qGG_ll^|oMs<P3Wx3BzYqWt*OHzv
z1r--_-&f5=1d=c}K+{Z6NH-)BZW?G<wNEN2AQBHIuO`uQy%bn4oaBm{AmDy-phAJu
z*xwe-mH&eOV(23HTz)VeNM>we63-1Mz?)@d1w&+>VHfRvwF2~>R9Tq%zsf^SP~;2*
z{`m2boX7f#cnGD>kZFoMlP6Sl8>laii@zD;M<q>=%@u<NzZO|qwam;`v7l<u83tkL
zvE0bDoD#nO;>Q)_71i5+u6u_j)Gll%z#`FbDUo9v00pCufuWy25Anh>Qz<=8HqS%)
zsV~SG`j+LKDt8lTJN+psDVqfilWBd%5SD1qBAM!Acx-M|%Aki`F)t!xl!^J}c^S=e
zx(=gQor!b~<vk^TsX3H$Wc8_~>L&fCyU^Eudhjxv$L(k*Iw&ZpXK0*}9TFUJuy}9S
zBu~2<W$!lQhsNdI8u(h@7h#G-6DaO)yviAk-55+!yAbaY{NV$^fvZ#nrRh3=^1<%R
z%uEizzvnR!=P0o-2oZ2@ZEfkp+U8fG+4%q_ArwMqkcsg#$*H(Lpl*W=kj4m)fHfLB
zX8<d*#b;~F8V(<NjAMl+bcDxDks|3z!dc29@CAQKkh>!A7PVsIF)d;EZ*LJ_oT=>&
zL2)SI$C<uDOp(X=`T14ImgSyjzd9TaWtQj<OtYahdPvserJCAVMQN$?=f)YGTlv&b
zyRD$4>p|JL!DCI2Ellg&GiA%G!x;?-Di9DuLSiDy1&Tz2ZUNBSy5tdc|MR<jPSZes
z=q>f8drn|^Bq`lRi)pr@qH%+smFKXoxiV2j1=B9O1RkJaKAjrx(<HGVwL<;2FJgcn
zE^uBGu^#Ln#)AhBoS;%10imHiU4R}T>2tWffLu-#hspK8im<dg*mnK=YE#Y`C^CQ6
z*4_=7zN?*jGqH|~ZmuIs9g~PPfyKC5Gl4;?k<=xW(Wg6HVAQ#2E0?Zx`HFzZa<VUg
zP$(S8p$Cd~?W%pxZQ260ESKpz|8*#~O9?O??RL@r6AVmb$i&J}`Ys(25rG@srq3W7
zctg<r5roLQThBgGGcg5UrD64IoPqVesn>lhD~r3ez1=l1fEL|muW7|<<yS^MT3<yd
zTDFlOcl)bC`qwVQugV#$IyF}SPyDeheG^6E+pqY`mn5+Mtrr@u?nI><bjqa1qIHdp
zFBxUyPD)2s$6G0v{#j2YE3)*)_Vx9R43CVk83i#vm5}(=o&3zI7Mn{OFfBX!)O_8#
zZ|#(jg#|NIM|o(Ff%Pb5V>m@4$Z(o$QB>JXFNN)LMXw?W2=kX6KXvyIs>|qGdLu_t
z2Su$%hvmlCKI4Qg!`q{^O^ZFL$O9zjwnVtOJ>tF&0MxMM_wN_yf09BfMIfs$sENa7
z)3H)J9TAaQj~D?r=et-aZohle6|Gtx6lqV@_?QNXHKAITsIz>Q;&$1)9}p1G2|MIl
z%PQpBGPm`Hn?z=?Ue_&`-{-)>yNa-`%yNq<=BI2dFEIuN1`BDBXOCmD!tc{&yh-~q
ztCd04mEl6Hxw$#^Cc&G4_Fe;slZ64s@;y|9i~O>d|7kHHP@bGTxBvY4^Og!ti&jPj
zvTIk>Jx+Iv=RUn;G48$1i%z3;DZT?Or13KBd~h%h5fRbXvNAH5+Arxa#aIW*mibKE
zR3BqjO?YUQF+U!}s)}rxyHw3ITY+`BVq8cX&LI7^TKi3x;kB4jphIEeUDM0PgHAhG
zXhO2LK7pIjN4mWycbllvpOA6wCXe;(sY!n(&okVAihwmG3>ja5+IT=rOpH6YYA>BR
zLdVBPRy1mjm0dDV3gH23jC`C4Z0FA2USdTB#jRVnU~uz{v9qe$#VUMFw&JaUxBhm6
zL{kwxhvZ7J6a$u@U69!2SQ)em&5)aH`apsS=L`Tul`GJ?M2>@oL&58<QDzU&k#l}E
zp=U8hF-7W7#M*l6sL*79ck$o35`oAm-)cUE9nRU^*`crhLBURnon5h~Hfr7SpsBq*
zMGwy!m5U7u9?UjKWNl=0XT_dRok@jSmY@5hTdrF}z3{Av8?&n)YK1xz6&|GpJ1IUD
zRS3iq9Smu_vB6WDkzvEbYRH3(_c-H;X&>xQ0VGnPm@4Boo7YHr%+K%jw=C#JA-MwR
zYUe|poh<yHRzu_Bf+Oy!=pJs(vD{Go78ja;tO({sNzi<uU5Kivki^I^0%=TL^{9Ao
z#7CyftKRYUCew*@TD-sDl`bZtl;}rJ523_{MMa@kXyRrm1E=#l@Bkb3b}-)nSK#Om
zT@0TCQ;JzwM8tDs!=cL2DEk=|_xSJhly|FjrX!Ybp9;=x!mezLwX7_L*Y2)zwz@wm
z*7aNq9vXtdN$4=Zj3nge6CNHO{#jl188a8mDOTSwa<n8Xnhdx7EOq@ru#RWBI#Da8
zg_4|!`O$s6yNxD=YDo0>^yyQ-z(6c?`$Dz0!&#Hb?Zb_F60OOk5P^WjMC-c|&3vz$
zKUO8Drk<N3xdi8{e=E8u4|C<gbS*5a1E|RZRo8PEy^!t1ylj>8JsDRp&SO7OE<QLn
zAnj@aRm;oEdjgp%bh|*+JJ4o;`R5CQD-Ij!hsp27@m6XKrp^fhI&WUPT327M1Ee+#
z*4_~9-t~&P9vm=HY*wRDO?D=Tz<9-K<OS5<_QyMl?x(ZivXwF+e={-k_A6j0umH}U
zXQZbax!$il_x8Sm3?tP%UDOXBKK#M+7DcBFK~v5khRFlqEBgKGSa5dQ6Zm&qHBM|E
z%iSXixKzV?u#Prjh<bib!k0j@Z^CusS`@3^Rrq{pOw2W}>R&ZBTAt(Mnk%Cvgk|=t
z0Yh<1N#Y^dE$!`<A!b8=d3btBXcyu&5Q67QFJ6?;ULQ%(u<LtXy!vw_*LG21kBO1K
zhD*r4i~^V#<RJR^aWx{3lKhM^#)Wd!L8Cmqv{%tKZv(e)OWL)RDY7L2*cGVe@cY2B
z4m&9;oQM!*S?6@naVi$bCRQ7hkIT=`j=62-rCKXIe1xZ>*^RohVPc#(p7g@q>!$l>
zS;9_>$&vjq9-O8CPr=kbehd}Z>UgzCuRVq*CK}yexVj%YFS0-ZjLyly<&1vNsjw=X
zHT<@AhPl6cRY7*79vAV}W~iQL2h#^dEsIm`mOC7mXOG=a`?3RugF1gg$Me&Dc{Mds
zn{`1Nn(BvU!v(2vj?@0DJ6Hcwmj2W~&Bu7t^YS)500HaQbsvBF{Ytgmk@aj&>&(Zj
z8{I!lIt*IM%a>#V=O;E%ZTj5g!EbKk2y9;WE>mU4>KjHg>Eeu{CW-I8%)P!_=Rs9I
zKp->h<B`*6j7)qu^wwBD63B4q#E&$p5F8vFj_VcsmO%HkRPub{1z4U8?f>))ST&h0
z!oPbXT5~Z6Ha9ny173>fB@d4BUr@dqQG9l^yg9b+PEzZOn@WdA;04GCnQZCl7=O{{
zyMbkF?=M=J+@s0YL&;Y5t93O`imIP4h^)qY<GCd(-2783;C5vDEhUBa&K(S><(NKi
zNqGHWaG4%+n5aKHJ=XjFHAXqZ4qDLexpdqkr`1@8@x^4uzunHSZV-m5HUI=wCKeVU
zH+{bM8C&&8b4~G09O5V_DEzr1U+@dn!!6z9dD>e|k|Q2}fk%|MQVfK=yu2t`!={`s
zC%s>y(~vBr1<F==z5Jo^ef?^DjW5B5*J*r>e`RrDv_kr|+3d!~Mm@kT5>KD%tQ}Fq
z)I4*#KhY?7wuuXyALTRwyoFgfqim(eOheH5SCW6$cEu55C;ZEoFJ}<uPJtZ@f&S4T
z(aZqTP`_F<5ezc{uc!BupWJ8ze<AF`b~W&HGn-f3*ESvHG&HcQCa4a`9%rIY;O;qB
zSA4Ih5|+ppPJm$$eHPI&XZ^~+01eX-BcjM>!XGObb$^f{Y$gzDN>)~up{c2;o!#!6
z4F`nho`LS>{m2$H^tozeO*zok*{VK2_qp5PTk24EUZs}xuFDX3I@;^^Rp0dX_6ptO
zI+~AEy?-5<GzSMWAwUo6PV>Y4&SBVd2%_XaqP!kPchTQNSqMy?OkTTs8Ch~IJdQ_*
z=5^G)>vTupIacj!fov4Gd+#2g)+y@}Kn#~rUfwVF^h|v>9izTkN*`mY*_?P=0H4A%
zh#=7Xag2X`@j-s)-Ddz6)0K3$W`AE|{nllOGOdZXcTMmU6JT8+st3y)m_ez5k#1_!
z5e3)u?GxKH%UwBlhdjb9xwAV5wzsD|(x<lHdKj~l-Ut#y2K(aTqF+deuUghT>UpZ%
z`9>}7W|ufswQ*rXol9^?$a*}4AoB~+;J<C|9kR`ZrOL*ixd5>+s)|29akf{qxoY7-
zCYBV2V~L6%Xz|#wY|NaS90#xhkON98Dga*5AhbFVn-2u;ki;Xd1_o(AcBhfIz4Ml#
zcS6Iof^>xgmGu_-x||jkil$*Qht;&GAv-C|M*uG1E3I!y=(V{O77GETIui--EuG`z
z!H|XtMMYepsZ7~%l%t6cK6Yp{p`jfYC0seG-|F|$qARXI#^*tFmtoz?P<~iU%zH?0
z&_AR0OU};RT@R*w58z?-#L^554B~-~TX6u2bEKv$4xUt#MmU=VIsED+Cnr}et*;L}
zId<V74Z0}9)^n0TNNb+76o+~fz*bYh&*YA*TJpwTmZ|pXnC4VS*fOgZ7UfRB(WGK3
zP`)<DOJID8wcAO3kgrPaKaoVe1q8LyU1ESM@MX(O0Zep?)Mu2WF7#L#61=^dMZSTK
zgnEb(V1-LcZX#Rr`nqq+9H#oqsW0lr(S=xrHf8FSq>@d6g5{dbAg#mIAkbhcVzn55
z^zGX>B&5nxZY+ogg4A`VOC0&AI(e#zXQ!mst{%U?$>zQbbNLqW_~ylMnvDREHv`S`
zTv<yio@{lUgNccWx^>r?pZSbSogF%zkmbuPWsnVjnHSX>7s6x{OY+V=;jGgOBWx1&
zZufv!^<6Vx=XfvTtAx(hSb~JUHINf<cF>e*n3!;oBXhO(4eIfd6ip{r0V=36&^NrG
z{nhB^U2{axi9WkR@`3Oy>%bXzZ#!W_e$&Li=Lu{R@bmzI@+_xngl?2eCI<|enCA~|
zY&KFMt4s(+f&fg$AAn~VLk^A3|2z&8A@c0<0f)*$88c(AlFd>M9I>dPm^f^AxZPUS
zFg>~HI0;#2$=x|I5dz@=tRn=f77L@gD=+zyD9Zu6dif0v$x8Er2fw^x(=^jCD+WL5
zM*GWl)u*l@AvIJ5b#-#s^9*}jPq`x1``m6v>_`TrvQnUUY;8LL``y-MtL6sntdVz;
zUjwOd{F5%#-MI<Cu^t%Ku#X?TL9>i%dr>rGitKuu<1Xt@-1;0UG}i$#G(3~#-|f{O
zU%fb-%1aiNhx6V`OH2EtWMquu+s8^7eaQL1av|1%RzM(*<cy%so4O%Zh7sT`023L&
zX6UjG+~k)YGch$Ypud~EJLlClHyyr%l|_<A+s*vE04;EH(s+A%X)obQdFViPpYdg%
zU;3?4mjGvaRU;}iJHq$wy%|{cfl<-Lg)f+#2POPBkzrSgLVEkN5xn?M&mMop{V7j0
ze+{bepZx5B<*?}Jz^Pha&=)XxW0@Fa``h%{kUTpQI)feJ`@}NfntP2wWc$oWjctBR
z2B~4q-rE|r>8OxXQ#;BXGY=V_!S)gMeBJVC3Qh3fl7gb5Qx`LB)2cmRt3I2gq$Ei4
zFyKSQMJbtmJ4onVq^gb<xDq($iTf#@g8ayxXWNv{?Qx}CnnxPv%W8bAgsmg5b1@)3
zuDH0mK0=a-AX*Crvu+PDPZX{$FV_Mo7#bgsn?H1|XoO$L)}zmTG17WnBiQQLwer{H
z;_AB64Vu|ZGANY5(?G0>SzB96U5{K|TB?EMAz2wKa}aWtEPxS39Rl3r^s_<S;jMMs
z3kE6j*Gr2Ej>;cDwrY{&d_e#H?eO2Zj+?sh!2CB@b+0fx;{l?Cx(%Qbz}#&nrgvlJ
zzGLRNL_aY5;#PzYr>ZB=&dZ*)(S`JdZ#~Ov)9x!~-toX-{87C+E9@g5cwRO6)>e4#
z06DIJ;saE$=O@eA<(ch6?fjw6!9hQm)317$7JqtU>2~EYc}%T<>XZF@{Eb(SwQ~gn
zjw`U<Y9@723kXmGpb*p7X8@e4+wKcY$mW9J`AuJ3s^BHx5Fo14zW^j`_N8=A3wGc|
z8Vo`oJ5KqKP~N$7$BF5SP1{22XD^ra3K9TE<&)<`2w^g|j6O`*RA6}^-cf7%Q01B0
z?-Bc^267GRvO3%;>8@s+(w%ZlxVxI?Y%DM+5>P!{p^?dGZy8t;Shz>vDt7R>*z$9z
zK_-m%1Is|zeiJHtkbs~NnXWo>8y*<&g~^bd*A^W*o@LqC<>7qneoU6$%aIA=?3%Zw
zpWrRl7$j7c;-P>Njo+j~;@r@Pf{l%RFhh0jN6086y6V!qyc-OMFK~>U0-DQWpyUht
z`FR`{c|6O>$~yg;lA`~(pt3PD^Zv;!qhK{K=DO|#`;L#G#zQ3*2g(A>?GTGomfTQ7
zP)ZWt%3Tj!$7+M_qqUKqaZq>vU_$-RIp(eT-@lgcUY||q#t_EXne6G8^KhUEBX$k)
zM&m&duFU(3E#_eZ!3!aT<C3ct7N}(a`v!D0InXzqaSsm8@C5G@3X0<IKc>Qzr@SjE
zcE4GK*n`NO@gPh&;|Z|jNN9pgJt(t)s`d9=feb%@jvNT0Q<_@{aGM9Te0;}0wN9o<
z791l9feMjm-CoMb83!?D3mhI=>g<(O1qJM*aEhv>wnkFEVtnK{QBn+mR#C0hKnQpv
zxfE%QLSmd<A&0)IjoNax#S2G(hiZkMzxQn&$K;8<itY&RCj)_~v8!cbBqQWkv^+K!
z%hj0xRsepg8!fR3gK-$ye+$(Dc5|SzJb^ugie?Ek3BbflJQLORi26jgwBcNzFC<r8
z4B1tAp8=(E6`~r+HiJfX$*UTV&>j3<$eHD2z~htzkWSJTKLb6zs<n*`6|&8p*YRDP
zrS6BKap#u7(b1DgfaJu8#I<>_a2$;9SNcL5;GZ8pI5>3&I1WG#EFNEBTmcrrGj2vW
zBY$#fyqY+X`85stxFMQvi7&xIOitAhiYx1g#_ftp-E)hyW!v-t^W5-#ZTUZ7J}X&<
zO%E-L1AP$PH>9usr515WqgQq|Q*VEN;@7VT<qQsO1DaUsUXi?eZg1Vw&o~FGu=aR1
zMMM)cUP222ZqWz!9t5(-8GT}>yY?mO7Y$*c>Wo9}W&R<MjHNc9kxqF0N$@>#^8I^!
zxlkm@TAG{BMu&!O+9kITW1^auE;6{DA5Vw_v~N{c1kMP^wD8|oAeyG9r-dTyXiPO+
z1MbXbX*NGy;==zk-KlKFy_;OAd7s4Rm=}egJDK{RK>dEH2*1S56;fXU=SbR45uf@%
ztZSI(GNaBWK)KxzaCM|6iaQ-(4u&ZU7z~)g<dl@WVL1Qg6)MNLOj24@xhPT)$bYRk
zRH%yRe9yVUbHkxf4U__3AbPY{2J<9jWI&tsJ5slUg`FS9pI5Jql_mX{b^&#404DP_
zr`a%Z`|ULbz|f&-`aLPq*6|(tWj}uWIDSMa+gp#?9>-6H`)C6p7DP(SHUODi^XlOg
zAUtm8o!cN)pgb9?E15|+3L>P92=dvO+I7C1RRnGT0s;cd-98n%2M@5FE8?C{F~99u
ztb@{Nb+DlWabCS>8@K;es{AunAEtEibp>n++-y(km~5cTfZ^1uev5jcriO;%?Vfdy
zj=rBbU30j7|Ni^Z{S>9UZczQtlcX5RJdh5X@iAoECa?n!)q_-^tPMcX?Tuij0%e)f
zaq?1Y96z6ab}DElptXOAj)s936Y6D1Bb&At#Up0xV0wiK^(($Sz&HxMJ^)fq7p703
zGry`<`8_b>BtzmRx8psq3s?wIplqt+eaB1U-V&CyY4Axz)Xfl6t|7S@&~k|%K79DK
zXEE{U3kfmtR8iIG1Grn#S_SB2-)R^b4eF0}mouCkE&{4|W2=Q(P*q83r?k&F=sP{X
zSM{5+wNfl3y4OoQ4TgjTM+8v0T>!m7LV?6_d_;NRS}A1ls@<Pn0fXrk<J$5A;2U}t
zLqkK~81<yk@bgnZivXJkYoGhF0(d-uU#f?yi_Cdo3PG0;PFK3RVwY#{r$F?lns}*x
z0;`bY4RcQ{I5(gfu~>|k3k7)@?h=D+6C!Yg?s3?ng;I!~Xqe>ylHhh2Baj0R#)mF;
zyUTRw#}fw-k*idclt#&=&C&rCBiV0cXM%xV-h*PyoC|OS?19y66FwZdPiE(Xz90@7
zErWdgm7Zz}w7*!B)#J?d8X4y`V7EFA*>_H<VJL=5Bd?(m1d9^dzp8VF{(Mk=>G(Sq
zF&hz<^5fi$K4WBzY);oBV?>*s6d0GpE$98cJ?K}<Rk=X&ijI^DI&IC4fdlBcy&;Hf
zwLBjK%(?W_NQXlW)Tn(Jy5BwNIc^3~9b8_a;o*e41D$i$31FHiEG)eJ;DHa|fA74&
zKue#ytzr`NSle<FfvBpM5<eBvkx=wHvnJRy-lqxNIc3=X4S~HmWDt)k(}POpfBYeE
zB=4yi6Gop3KQ|-4QXtQ!uV#+8we`bKOd0`D0Mm$<fT;(7h6Wm1(vllC8D}O^BbgWi
z_ZjPW-^C8IJ~}_y?jR;15nQw7P10XL5++pV2aUy3@5mC5H205Bp*1!FUDq`{9MIe>
zxwF5I9Q^7eEVWFm&^NSceQoIdd$Aj}-S7EHUh)yX1cW9;S-N5>EgKt~oO*Djprt#=
zS?oCE+z3FMX^A;<x3BtH)3`o5c%}B;9e?z*cJA6G(73?NbJgn-C|yvGxVw9LlDcJ2
z+y(d6#sbezI?la^OoPAdCwCc+0`77>TuhC3f9Jq~#4QqEKuG_ltfI1>nV$Zc?7{le
z1Uc>c0OI1~wK5PB68DCkDl{RoZEbBQ!4-xSZ2*q>S#SRS<k*h&9FOVX<5O}RSqXYG
zZsFZ}%GMAcJV)qCZ@zt_N9va#ltah5f1i;c1Bgoz4Gjtq5I_<XiIWlUPGMJya!IQq
zrd&bS)ky830i68o(|ru0kKx9s$2oz0#`W>%CkDU_vV9-^Asxk%0JaB%dWeKlM-{>g
z;fcQSLO^`_^mjbyC4`A{{I3lRW)gfUYl^LA64jzW^ywWKn1Sg6IgFN#U3x5_nlo9=
z*{$noorisoM&bHgwaIb4^G~g`<|3I?5#ZTA-GA{GObRe)lagt@t0*cc&|V*}0QF;G
zE+x?BEcwSJY#a*`!D4)Ie2i_KG|PiYTMW=<K<t{GeWmWU+lO?^fLFJ7_1-cNt-#$p
zc|Pa@{YT5(e2xFYEm59?apC3pFr`v;)JFy*8Lrc#xHO4UDBQ&haW0n2Sw&*2ZmafX
zT|-0u4Gj(3!{7Y3AA4a{p<3J*iTw~Lq9n2_#2~tKMcmh0ZN^Ks&+FbVG+$%LIasz-
z3^zU!mjil*9_MI*$W^@$zL4q!5nt^*RfOx!3i`ehy<GM<tW|8U?XG%Uw)%<*aDTxM
z=Ym4|{st=w01Wx(9lzH1XJ$eK8{*G)7{Rxi<|qpSAb6XO`*YlPGwfpc|2~DzYta7E
zp(PJ%sHkw=QycG@t`FSIk3YR{oRL4WYL5gHU_pX`oh7=>Q}LdUuvPV=t!kMb5r4<c
zlyFFZ9qC5xN-|e1Z^>i4A``;8Qb<I=a7c9?pH7S#%whAj6a198z;ehbDteuqxPqkG
z^y<f@?GH+n<KB`Z7)*F1kGS3)9Z#MslAmS4<R<VCYzk?FOCVexc$}}FPeJU;Z^wb0
zuLZ#UTl9@BnG3@w1{RpMO7gyaoAq#Ub|y%gI{lWKIs;gr2kuT5F#rQQQV0MkirZ<6
z9^7On?&nU4C%U??au3aOe~KWYykru^VsII1-nzU(6aRR{*BI+?>EUNnq2nx|9HK~;
zV3+}qf@hCyWQ(1qPP1j}tpwUzSEJFG>qD-N2nN)bZjgdf=GnOqKb}Ug1RjKgeUEbo
zq>6EOT-Mt9#~m)N{cNysxHrG}cwruV`08)fxqe*$m=-#B#&o&cmcSg&AO}QtQfVb~
zd+=rkf>Y}XW|cozG|0T)I;p+Y&)NbltNhn_00lv%0htNeknY{Xg8CcSeE270FawMv
zz>FfPd=P{ttLy8#^_i5#sR_niEQvmJHUndTbUH+FThT(*PfUr50l0u1`pWmmUF79O
zW#BCXfNr~6Y#oob*$o6Q^u;D(fMpL#!JHZkF``C_z0L^sA~5|nz)+vKrZ%){56_AN
zv&d!Z);VjZ$sM2P{TMgZ-pcmOS@Qss^Owx|D0vGyV2Vs^0Pyf=-<=zmDi$F>psdOY
zo)UqWbt!?#Z&$7m<!W>bZNivd+M()gS~P0v-kF&hB>#g9YcTH0+a$Ul?HH9G&PS(#
zrzc>a4Wi*PRH=KM=A(uSE8-VXQL<9L*+8ZUSkfL0bhsfq`-#dKRvrBNlRrny1HapI
zx>r%bxq_?i0Ls4=bXXyLN}5Q;1Uc_kw^?$rrp~d{X~oIOT!$(5YuP81EvLN@U2<Al
zAxLt^xbUhwQ(P5VhChC}(|dYPN_9s$rpQ`gKrgyKEzB%P<)`8OO)ua>(j-DQ4qXpG
zc-Tl4JjDRsV0uDUOiXM91~7B=B6AI%e>eK|OoWPN$vJ2S79*xV{X$BR(iW%*UN8uW
z_i<QrlY`B$78vrbu`%qT5sJZ1R24nkzSNj)5*m?wPmG8jN>`8OS3iVseyC-MK>{K>
zA<`$8+Ef4S6pjJVXs*cs6LbS$b3$qPl}M|#2Sn~}Yo?vpZ@Lf$Tnq4Em`%S&go#w0
zU{j)4bWo6iqAMT>$}#A=!CPBR1BK2N<2){VE51l8$b=OG{e`8$Rgcqbc&7}CkjL(!
zEB@-FTGn;o%R};X>jTnCRe;BVAzU7IaB0a{HLL$u!*fGLdegJFvTNUp<!{k{5-p`J
zhmi5AFO_2Og5@LW=?7}w;5(}^WN-L}eSCBz_wr?6hu}H6e*R4mTi_K2IUPz2jay9p
z4c57dwz}u=5&-ln)nZGXuTkpX#QhFW-I1yk5|3l}*5Y@qKLJAqcmxl9!Dl1*>vQNu
zHf|MOu=d|GGWG`s1{TDQTz<E;)qmkI0kM;kW1w-$auP;8Lt|rMcXxN{6~!hKVu8!&
z1HL?t;f>b~y}ebw`j+C>@23?f7Fkl6u#-x~3s4}feSk7_ABvBG;Rn=XU{i13yXQ5s
ziqkuAV})JKv||$GvjXuSueP>o4`!JV0A&(jw@Q2x$l|<X2;2XpTyFi(pI^}ymHu!7
ze*0rU2SxzXqkfK5u&l-YZo2wIc%>oQ1&DK5Kyy8`hi*XPj(VJ*s#dx>^^V2^7X!xf
zw6ruK9UUENaaryMBo-?o7?zv!%*7x0WV<0v!zd-wa2Z;?UDPDBx?mMgpH_pw!UCT4
zsLZ2rpe2xO2c-fg&6*dnYIw`sW#Rf{^*;XIL8d*+=O^y3AKrx4XgOv#paT{_*nWKe
zs$<yqp?tKe^V4;-UK&49u*;SL4`;Ou*gVAM-=%+y)N(&GfO6@C<4c$5;DWTSA$J`N
zJj4U_U_k<q2+}i9NH{yJB%GgxGZ>~UytsC!r9CW7IHo4h&#7o;o2e@&t`e?Jm(NTJ
zELGD=r!Dd8HC&VW!j1u6VX)A%zE*_66~<WCt>27D?4ywWD96G%cdX8i>)Z7u_dNc&
zWTkA91ti=B?LggSwNPHZ7U@M8DY5|nmyT!^E>Hzu0Cjz7r1Cfs<Yptd04`Tw!w|<8
z5E$q|`ulJmVts$YL(m*3&9q`h=yWi%S<biKB<HigFGv1#uqm+q=K;Ms_Z`gfNi>pg
z)8$Vj968w%YI5uM7wQAJFlpK}b4UOILL-UdG$RF9df@x_*V2@}NBv0c<T?#xu6#3g
z_F4s6FFv<?)yGb&J7$(>f$vH?%O7N;Fz?|*JAh#nEX!{^3=4<-D#t;It)V*G@bzn#
zJ~z-jTIaMFKT&KC_$%RDD&OsY*#JxA2PqH>f(GJB8-y%*`Gm3c{aRDbq`W+QpvvC;
zeub&DLR>TC#rR~CoXFLhsJt4>J!?|>K5V?1t}rnRR;2^8?H5wlcuZjm1eEve$|GYC
zyK&$-<hz`g6|A6SnVQyBd!d1Y2@BqR<Cc$frrN;@V(z{Cu3C7f{>kHdbX<F&<dLSp
zm>6>UTeqI<c*Q_0=t9%MpWxyLlIH;2g%*xTrhw<!-`z*Pc@+ad)D7ulquu4d9U+Ni
z2^uLJM)A?NgI__Pmx&h$x{QYNOE(Xya-72!#iNBQ@l6=0$-<{h2Uo;gyJgTzw!C?H
zs-h&wOcjYvifSt0Wh&t0g<&^<Kom&f3_wctFssUeWyw&5gnW<5u9~u$>TQlgns2VK
zZ3MTm<jH;wNC3Z14!4o6BJiS%ubjY(eVZ_tVk0LzpyX-$EnpOQnJV@9hbg@8)%RDO
zuVc!o*c+Ax+vob1HhqzAmA>*xVmfdLU~qD+)57(w^_-vAX9veLc)sABDWUqQoNm(9
z4DTHA8nK8_)!{#`5iauTzO)DKpvr<hpzg!1XDrsU5`T7&qVn`$u0;}2lfN#(ObDJe
zG?_qVC27Ipx9;2~Hm-e6?zvSY=j!SmLSU>1vNZ7egBqBW@JUEW@&?MXvvB}afgRkY
zuG075z;PK|pq0nq7G0T_l0f#?r`NW+pD|~(baZ&M%~?NrbpkX&ZF9uE%_OSR+tY!x
zC1Ah+(3p~P71G-i#d7-OcTT<)qjz0O8p$4~aJ>V}7hr)!rYR_Otl{yXep&)B5#r;t
zLfx;P@1Df7wqjTKcI;c+7881%#`X%>{%esB2xZCd0sVq?$%fYXt`<@NqT|$fmZj_h
zXzzG1TvnhYf{pCr-9Oeku<W|S+`N<HUL{By%L!~Uko1ip6VbX0FE1|M>|~HoKUozn
znTfGLr$Jm59YUW7e3FKgug{ijdGD(i<AEk3j3k~~=@`N>>g((O(%DpaYfN#9^)!=R
zN|7RtP1H=Zj5t0d-lf6`Lgwa7Q0P42;r+6-KmZ7UcdimMGVakfGKc>@$=7c?s)azO
zn!I)aQ=Wc=*XmM@jE#pCpFg*gh8RHF?ZC^0PZ5BIxE_cKl4Jv*evosh(teVSl1h|Y
z%{~%AziGNo!vx|jOMR8%-<FrFed$MjK3F02YGgpWgSpppm~t8|p?dGynlpa-b`FbX
zLa=`^lYenk%%J#RC<gRmSZr(%I7R)`9YA1#chj)R1u09i8o;dSXt?vIs|DQ5%d=8{
z*GlxmZn?h|wC!53S-lA3b}v*5I$p1$x~H7!_s6Ae%JOS+@-4a7s@!e(ck|IyCb7p|
zag|FV@r2)UNhM%<V@xZ89T30_fKT1l9a-R=0nCVi-?_P^1^6tQ$d-<KOuVW)3iR3h
z)%B0jOja2W-cis0GuOQOO`r~r5tbX*@SSjxO&!@>Kw_rtHh|YG`d9!2-ZB};Hk-;6
zy9iKQ|7{;QFh1l=KxgY&qZh*e4kReiorYYf?NIi(?N@F<l_0`=@)fl+S;jra089bV
zWWsi)=uAWm=&TT-PTTW3&{-k3-uv^Uz}qAMtv$a`RZp!{PfdocQB^PER#(!Bsf)JH
zYzk#5(*ZREHA@8S(4qoO$eCZ$X)eO=0d-_djOiEfn+5;_K|b^TpY7a0a@FDS@#ing
z#<KnEHYecKz=NR<_p3o-gn0u{w!Z%OK>&jpR!o$Zge{sc#Sc_cnpuTC>gt4{>BHB#
zaYM){56M#iV))}1XTeMiZdCwRAmEU|o2ccSrd_#Jgo2iMf$NjgN!4~(b?)@8%IQi-
z3pT)T(y(1D@M@jS2%cSzcRw-`)qI9D$8%YX%Tl`SbO~Dhq(kC5`nOJJhYMWs+*Z>@
zP`|Bi8DfL>pQ9O+kyFX5ySffyBS3h-2vcA=1ef7uPVs8Smn2L6<T1~h4&UL?#tFW~
zdV^7gwHwL|@*c|o02EN@xe{$csxYDHK`<SFUeO8dA-;p_D{*va5rvu26OtuVDr1VR
z<I@f2ihr=tTU0C-NG`ujRCtL`2RQ(MXAGaq9^MIzhW5M-W5f<ayX!@Z6Qza$rj-ih
zHFt7<vOuWe)1d!9advjDGe7$86bft(nhbRv8QrGQle9<GlWqIjWOu=De&kb068NJU
zQ{MRzB`|_%N_XL9r^$C@=D(h+XrN{(lkM(-TqgYF2`VNg=A<nz+9Ofy2qwJWxK?$E
zFN^m`oWIhY#D-qK<T@nC&&5RoPQPkEgS1R5r+_3KR|^L$frs*QEq-V--+I0dr1)+K
z&oMp{R}j!#*ls}3S;@}KRKM<z)!|Tetbvr*7Km5<KVmc+7bZeojd$C7L0u$&qFGn(
z_;#C8q)=YZghRL~+4Q}zzwPGlBOgjcfQvf-F<3sx6G-Y0yp7MKVp2v-Il=IR9H)U!
z@e<hZv-K2E^(?OTc1jDT6@JMHV<kB0wBcP32?+_m+kC(toh-_F)Re7Pl7-<DfaztN
z3ovx_TKTpNv%%ww5%J=cPgf0%u`p0)(!)6Sz~};2`Ac9~4w4utQ)dFZ^;KUS3SkQi
z3+fmOp|7zamPeKeJ=xWqqg@3r=#issSZAZ!$!T&cUG=oI-=9kefHaVUFnYp-dvEDp
z1=uf;Oi+)kAn3OkgX~{wMw#bH65P2|#SsY4pKb#h4itc!$gFm;;81eymX%fSfATB)
z1Onb1c#XBn?N`;<{#oz0JMH41A|t8zV2WvyAajwC!GT%E3gn6>F=K8>Az$$;Z&{zQ
z4>)y|465YZ|M*<lS2^XO@h1EBOxpKmW@*`h%hb1Cu<vNIXahwG#!RG)s?_lqjM?y-
z0+MS0YzTD?t#u)i*Z0|&?A2|bXJb9huO2#9jQ=t!1<-&DX!B8S<Xx4B)PXnGbU%Cz
zg1vZ56%Lg^`D=&~tf6;77ek7F9#r2KP|;kVqJ5w>Te+u_T?b|XTrgBw*%ythB9(fi
ztr}imeZxX>cb-64f*oBM47SM%{$LLrb=_{e!S8G<+CHS^18zMc5|X6cTo$}7rtJ4r
zC)D))d!E$^n_$!jS2?^>2yepjLqh@Hn|A&bLg?gdzp7E3%8kfsfR=}+!~w)TE;!%>
zKep=^&6YqLDjye>p!@&v^c~<_w(b8)w(NW>vR7GYDtjbSNRrB?ZKtw@ua%UjG-O3d
z2}L#$m4=xpnJIfkM%MpxdEVduIG*=8j^}-P+_(F_uj@L`&pPKVo;IalPjQ8q5=8@j
zv!%DAwv!o*7Dkqq*YNFB{2U*%zt6#y%O~%ev>7$);PWCjeC<@r%<BWwP(irBS3|4}
z7mHMkx_q-fpOMK}k>u7$hck<uta>pLq|e~Ia1Xmu0uj->DDrb&P+_GHa%?a5?C^#H
z=91f2k>#!HYVrJ^k7}e!Y3z4T7di8Tc;8SXgrg_k8~0fjq5>3&5VAp%0v(pRL=2s#
z&^P)>4z5T-0&woaS^%_f+mNCMsv>M)wgzBQX{kWbrBNL#D?ywcLh=@InS$wDUe7qp
zhfMfg3C#Y#`j>OU4~OMgcZ7U$s`!iKw-DNR;|`yqi5Oq%yt-%km|9CXXFpH4U3!rk
zp<Q)I9^MY9HY4(5DBuUCrY=IAlDMq;x5I07wj~zl`eM!r4`rImc&*ROvR49;5SVn|
zbxgp3aiQS=zFZIUw6lGIk+v6Ba|~pJMI__s`U&egAP1ewnefji-|#sX2M~bq<^qx>
zz(;tNc?~>y9RJf{`KGElUf|?wHi%Qqt{<J=d$qCJehb-u2+>G!oxW0KTMl^J1$%JI
z@YD*vtx1RP8A<Im-*XopbDKtS)eXF79T@2<z)q2FVE^4MbUF_e(ueEo>jT(TXJ|@F
zO0cK*9==2w;^zOe;WO1sO18$3GL#5T98Zt@c^FAKe=hki3|fr?G1-{>oWxz!-rd^!
z`M~`h8NXzfkN9eiu}@oT=aYc^y}OZPhGRt;P7=;$&Ci2>lT%aaz<mNB3Tf<D&Mb2o
z`+ap{g|OH?#%mm0OZyo;n@?{eB343E;sK|<+KbnTUpN5zs}(b4JMJZIN_rRV&sfT_
zDRBQ7AE4pt7)hcBBwS%7&w3dtsn@`**`P8%*en5f?*W`Ai*hx#gx-^Wk56n?<LJ?E
zd7@`N!D>-)$WSF1IH>l`4CqI|E}|?CQ1>@+Rr}HTxh4466HZOtoUp9USp&us^q0w%
zz=lCgp{>1!el8s%9^7IljDk2_qpIx{T1!Mtj+b>ZkCw}RgNn%Y^Y&(I7-=9{jtKkv
z0zhrq>}Th?A3yjHHlITIGUvX#E%N?O=P6eS9O#G{ST>6K`7JJ{r>BQ)@>B)3w*2I7
zIgkAHa-AAFIuA*KI<_N-+b+lLa&<mGUMZ%!-P%J54{(QNl7RY^2wS9%zz+kVH8~g`
z-FMP7HRa7Y=J@41Y`>&%fx#&N+cecH!m!cK(N3V4?TYW-870@<X2!-`P6fYsuk!EO
zA|lWS92guI-Mj08*VE431XiKu+FkkdNXD^WzpvsoGZnBdQ()L{9s-0dxUuEr-Tfhi
z!&95@Viz4K&HCnmxBM0jCatV#;7-2ogz%ji-Eos<&${&)!wmurwSt0+X3lA(KqgA)
z3=|4i2TUD+i{Qt#6r7g?dG_V(g-=6FS{bh8$;vaQy61h8>R=S9+}>;+G&JNuu$aoZ
z#nGij=XvrsZI!FFA3khK*mB~-Jn`}?KE=VU2{}{Q!bRgfd#Wfn9Pe^$wENoc-jeSs
z3LOK7!bRRqIn7_bbOPDK4a1fYFrROv;>6Gz=OQ3Ptqc_6lWE$^=zZjg3BW7iM}`U4
z2$q}+0Vz@Q5Mdaaa=5Y{G`9t@POi&N0MU=YjQ#g_tVZRv2Mb#}?h$rh{>-w)-9s0>
zD_i_QuCE3{aerc2@XQCKU)U-L-N?y!V2VqCXGBF$d;)Ch@%!#6STfSWvR{Jzc65}*
zA;JL9O4;(!@?Mhlf(VE5I*a}J+?u*F4mFispX6d$fW84<nfaPm8vN<gr?k(FQ*#T;
z-jaxjgO-*8X=4J?=gO-ZidQ9Y7>iZD;-nVB_XD-kZF#F}ke}eztII~w-YQT3IFBwM
z;?B8Su$OHCm*@#2{ApUkYnkr`0wZXN_N%47{s!kpJ1Bv-#ABlhJDbn|Rt1L%jEz!b
zVrpOiFu-iNuWMpf2vjZPz^#sXHgMw{R4Kc7@uG;Dnji?873G`!T9oc&iCcC5^-3~*
zO5EdcGKk2^9{6Lo<NoKF&(3~9P&<cZPoPxWjppc7#?hC*WlFAr_I6_;<>rw!yu80*
z`F^zb!=22ck=;1pPO2+x-}uw5VC9<cb8~Z0y{?$ID&n`XtDd_D3!!h&juxi$j?um5
z=H}RyQ*xUB?FL6o?g%XwBaaq0g|fQoc>EwM{j(xGQ|x<YuN>9^H{L3gXLSWSQ-_Yy
z4W!hoY}pMj><_%Q-VEYeRk=>?Y6U3Px8N@Q!7|-l&-C+FwS7K-d{@9A+SDZ!f6$5p
zLS{zg75MoiUzD_zLrUeI4i78D7o>j9te`bWDlE!>9ry012DsMe_?19CDWppmgLNZ&
z4qz9sZULdq<;mtUE!9i2H_#l<e9UdOjDX8`ul9x@RIZssfwWek8D`jAZ}fK)!~$zr
zOZFP7HPFdjfH>Zv@D@qFckNilThPSW9^>6%S(&&h4Cm<jiLS&$Iex`sMNKK&w6nwA
z)uGcUwah&P#Z1mqA`S{O9F>UaDja<N28y+Z$5KcId;4}b+z<aF1P}Xcad|m9F$=E-
zOkRYkhe~Y?Ea*`_8-j4=li~!MC#TIIpq+NSHCgjAKi}=k4^c!!Uf$UahJzcZoGNwK
zI%9u|M?19t4#&ExUmMsMuuBpc1zR2N@%6%bb5^-8C7&XBaDzVVVsa}b;&%pfU$9X<
zjKy2%zL9iRoK>$&tG}N|C9^E1^ET+3u->Cv@J+Dg-e;H=VK?n>NCmbY*dsUu`E}>c
zvf0(-301U%o_~Z+(fp-TTcMkmAjtF{eOJ}3YHCZDtL?9Z4V*<aOIB>uy-f>JK4l%(
z@#qLiz;RXzpT3dQ$_T$SCW)DwLDM^NfA`cWf1cB23l#4~BZX%L{Xf}XP)BicE@YO4
z>t?2<5mzSYT=L&KR?-jBYtnz$Q9M9Q9xC2Dpx-4C3wo{3;O_x@!jHoXcZt69H%bIq
z*qIy^O7JPh-1$xNK^~x+JqqQO_K*Rg{@w|A%ZOBPL7@PJ=Qt?qWJsG`&Wb+&A|Ufx
zEB6Y?@rugKvthZgTZYjS4mrpqN$UaPfwOT%&mgp{ki<tq76Rcmy-41j(8Z?ULWnl@
z?PGQ-`D=<J#JEAF5$_0%_8M5ow5b^&i{^T36Uy9yq6AMWqdT#UCb>5_v0JdrSKrv&
zj_QXKg-BuwMQcS-+qH%UV;|I#Fwz9QDqy<c#VOO`=}Z<#xN8!(jthl#{7p^gY}4qp
z9SSA%&Xy(-?kLUBXcKJ~N*NlCT;DGFSa~`%U5XE}rdn_Aym#(-d5T^PY8r9hwhq5J
zN1uQFk8g-HWS}FmC`EFE-J}k=w<|l_J?y671a_^n&DOPy`)I#qzLP=iHM`$fP}m(I
z$S3}<ZtiknmHH$KAC>pvIJI>H@sG^#@K`d}*w)L=J7k>}&%S){X%n$T6Icg=p4=UO
zJe0}N2q6*#ee};Znjd$GXJptcv_XB0&n5%M6RCj6pN@_e>7SldTbfXtNdQ+87Iqu8
z#LJolwWUG?4p8dI;StV+z2+p;d-FzO)Lbw`%7{Av$xzTUJOINDpl+gx1xkkgVPEQ&
zo+qEJrw6P>%w^g=6YwxQSNdiZ4;U?!RaG2@dmB5PS(deicFvc7g(xHbudf5#9LICs
zaaIjE3B{J9m%sYjCU7Qiqn6#pCk|_NBn}&OeWi^rPSpw!2s<E@-B^NnYWx@H&q3$z
z9W9_IRi|e%@s`hdzpRv$A{P@~7i8#A)G$Gybo|f7VTd_M@d~jWidS{#2^OZ2a!om{
z+;W?1Lc&y^+|S>GuQ<}@S#U2#;_xM~E`D|z+okDQA40*`JWvAY)UvUMYv)qZrcM^k
zHoR=$0_p|^*HQ+1;1cSF?VVZMNcS%BWTEYSeiU2H#u89XF=_T>I}8pEw$j#=&c(l1
zo*R0J&hd7!1)`vc<P3T+bzP;2e@K-3v*SWVct7ETfDxoUA3<$)@W_$S>uQUNLSHL4
z=ukr`L-+k$1-Tqj;b=t-hXYTm;RzRHH8X!R{a43Si+RpTh>PFFb1S**+d$so?&b4>
z9AcL)N$UGP!w&fxN&snldwX54IMhV&|4MDzqzSUzI^Y^r<RT(=KmV8&9>YroZ5b7#
zirOZP(hsV)rNnzD1RJz?uaWZ8cPYI6Xnf&#BWVeESt0C#a^F;l${IogtEAlA!+)j@
z=;`&}Rq>uGhTrjPV=I)>;mqx5OP`|fKG@RKbW7xK_V1paPAGhC`J7IIl#Em(I3A#6
zhbp2yl%%<>R5AI0Qz+P6?j1x53NXg&9qC_uG~=TR>+5=@OCu1<2w2B<{*#n3^|JAg
z{`d>~-q_p%h^b}sDf;c|->Ep?=KnR9>0HR2WPg0<(4nGJ;M*^KzPCMcQW48i<lb;=
z9=rUeO`ArBhW5w)GXoMn{^gLNUg^7nZw@+odQ1fNaVwyAa9i7sSc)6jcUjuE2A|EO
zqai2+))f4^$;VQfzkcmTQWW*w&vioYgSo8}YWD{CF?qX`8)$B;Amt?lP5M*9*WYx#
zcJ`a#!;!1o{uYH*FZz=0=kdQ&{jTUJw8f6+IenIqmzN*t>w6#d&x`_Ilr-b}QjHt<
z?!cXf|1vQ@f30QaC3Qt1mO}Is_D(~UDqn&}7yQ(q^g=I2RAU<tJ<=`IoZeZ54ha|%
zX=DBU{W}9*X1xt(8MsmB?c(~>1ce{eFp)Yz{|A5S>&K+52Bl@``}Z)vikHcsi-^E6
zdk47hloKF;NJ{{kdfMYtt<I7Uls*60pF1}w_2l{mSVYZAymC_v<NrGVvax94qe2y{
zkzqQK6UU(`;&VuHB$1pv880il_uyE>e{)CK^F@lFm=)U%OMLFoqCbR=6&5ksmeLTl
za5`f4HkaEAa(MX!SigN=v^PUSZ74EnxB=$eD1Jb=7O3KPEx;i;l-i8qoQo3*O)V>s
z-#+Lgn2ZGni5CmlwN*pupo=2eVHf768N5Q7AIp?S+;<WDV<|?Bdf)OX+%QZFj7x$v
z*rn;Bjy<NPrY5!H_|UOHNbi6r>!WHVG-Op=bE9s~#Z^1R+At{$#U8&?@wg6f04Md~
z^&8tL{xfd`$KZv~YyXONFunHk=Le;TLF8L5K%PXLZ^D*T3gh{G@xR&lV<q{BToPB&
zfs_>C1B611a+YJ8<<5(@2~!fLYS)~UGvUl($>jkGK!~49r4t*Vju1&7{<&--i$wdm
z3hR}_;<f2H3NL;6<KFI)z|K>UmreB6k{1V}KzufyG=lTv*Zpr64+CdDu5e-C%iX7@
z8E%c-o`RMJYX$Y?q_LZLr^?lU<n<emu+lvihoUl0#hVx8;9H0iaIn;H|L(5s?snnn
z#q!*>Dk8mnhY!?jknNBp4(ykdrX5JvBT53N{4RQ!?$uk=s%ASEMSWzaBwa7j2>+=;
zoB+xY^5;<niOt3nXc4mRvZ(pLP7V%n#ugU7_UL849P0Vg-mI)485<#);PWR4yQQ<f
zZ@pESp9(ZzBHt94WlyQjk7*IcE7h1Tz2yq!__$sH$D*Wz?VbBrrw!tYSQJk@T~xE7
zF~FAu#s+%9Qcwx7MhmA8_qgvSwp@G-FtWKi7FGIsq?H8DT+*zaBua9x!3+QZ`C^XV
zI6sIG*65p6I!LTDO8~<QuL`{1wcu8M_nJ9xyyx$`YTAK{{@vk{VzM<Baukpp<A~yT
zeexx~eg;h;t-qhwgz9>gSiU+cN{wPv_ef)&w;J(ualFwPbI|pp0^U6YsW_w3Ud8A<
zEQbw`RLz&u>~FSoGJ3BlKT_#UH?AdAV9o}d6n~f?D<I1Q*6%d7t&SG=0NX9zQPPQb
z-3(Z~ap?d%1OwVz9NLR#bD<{?)c3p!>m?xbZNF<1<i9DvQG~<G7TX|%a<u=tkX98g
zKtI^K;cO{8uj%X9UEk5sYdAV)hy^$O(gu@5j&OKXd)#I(H=2y=xsE-_ZmG%Ec9C6Q
z&Rf2NGkFB`@)&+&fB{>K26gs*y1$d1TyER?$dqApb$^1a76y(uyIvHH{iS*`OlejE
z<|Y<HeC<PYWgYV0A~Newk4-ijitgNb<OSb$!~`TKi||7lDfB7Wba&7iRs=b5dD~i=
zv4g}QFbL8Pgp`z&2AacgUc@Q7u7q9<dw;;`Kx<*YY+LW_o}ICO5VxQPw;gH%B8|ba
zL$RhivT!pt)(#?PK#9hFirrRF(LH*MR&!U4dG;>DLy0k269}c6hhkY&sn{~pUQ~e;
z6==)QfFF3V(|zw=2GzwGJEHjFxXqjXXVa)W9-m5O(pdL;(LkC52#EkO9e}cLPl+r5
z2V~BLKm#Xr>%)rKx$;-GAM48(HhyXE00ap-7K8zoDYm%ep0}2V4+oRy1g0Z8HxrRS
zvX;djO(3(Tj(hRZ{c8>u9_cwZ{{38L+fCHouWnWqSZ2Nh!zeCY6Kv};S~@3JSX4x-
zX>R^HxB#cQX657Za?dKnEJ#U7Au%J|ONnTFv0D<=0T4)`A1Y>755=*M?5(iW8ah%D
zBnb5c1Q|eNwWA-bBrz$FHyT7s&aXs*Z9J|yh1isf+$!jjV}$Kc-!!tYuykBd<d4qy
z4)y8Spw-fPbn3TzW)M6FMtZC(RFDv&Mt6_A-$mg)I398p@uEYV#k^sL5zzZXqy*d?
zi%__lzx(3>RQkjSg7fWi8f%T#sq8QM+=GFF;euz;9P>Z`KI*@u1o5-@k)L?^d=LjI
zLx3c9?s({%q)jq1K9|TH^`F5ZYVHb`^}VCU#xFWhX-|!xz%Cu{zvzjMP}j}pKfmJ)
zVl_xMM((i<X|Fc%{_GwlaI4s>s+)>ADp}z%A8BpcvGeIbthQg<5^Nr8$G@+6Q8#b8
z#~-K^9<>*uwAwMU`=WZqQ(u+<fM|?9cYX)L#Hu6QBdTl>@${_>NdA5=0dzk{NCsBl
z)AaOf7cX2$)xB^P0DuR25fVP8cdhp1%OoT>F|hGpZtSP-OARDx4mEN)`rLWCoS`Ym
zxDA&*C?0o{CE46enwo$(V0cscl|49sqAA$KKu*y0Z!i;@X!aalZUM8fs@=0{)X81h
zQk1+|Zk7w!I=~l_1GcbmJ(7owN5vr}Bu@~g0<m+W2<^Oy-uEGiwrre3wFXTci2?-R
zwBf9y;|9?t1!l=!^rO-IX!!)0Sy+hafIz~#sNIiSD$ax{N|NZ<A(7|rHxx^RwPxP^
zd=gEXZeiHhUp)O#I=nfsvuzb@6bZGG1u>Qzzwa*|<yhtAlBA;XY|cj&+??I?NE=a2
zeLfizr|Umb&@1K}-Hvq4N6E?EeI&SXQXSQroHSPY9Qe4CdKPilHz=7#^F2jPM66UK
z-U7=VfryuR6}ls1v+B8eH;}E(!c{<~u1aJd2ecDs)m00>7$|410s`~x+c(n01Ig^9
zDtb7I_p(fOvMB_m(nDYZAeMA-2&;-USExWR(mvH6B?w;AL7tMOmk{1(Y$Rma{|r$b
zH1E6Mqp6|zBt9-LH@7R(e?b}t0IlPfz=)TO5f5v7`8c}eER7I(UHLqX+36*(Obaca
zQUO2txb*e)_qXhYP?JPlZ9T;X6YRqpxyv&)*T-@-lh)R?Z=Z3-E(Sh?h5$4qI}7gC
zl=dS)VEq7@>lYS!A3ofaOX$#qzF>U%K6dfmczA{Y(DH6p%>v4otd2X6qUq5i3F7$f
z8yrM9BumdN_E$_SH4lF31mU%12~qsn#D8a)O5-DdN71fg$L<GgfKRoZoSYKVm6{D%
z2LzL*q&1zq#yYMnMFP#y&{%=GSnSB4HTaBZ=kkj{pNkU6rTfFlZ8)NWY!ZwIldShd
z&JB_&r2A-Iy!fi;?QhgAPzI7i3?Fa6<1gJJGD$nkl6VcBwjfcDdW<iys?f{`{CgKp
zLWO#-)iY%RP>%G|a7gh}im%c49)DMOr>t&{eQH;di@BelD$JdM@YCsilf$-v>jauU
zz4a`^Fivs2hiq6oNfemXt^XkdGbPP~w^FXdolQEjJKN4g<Cf6X4t&|@Ggi(3)iVN&
z0<xxzl7=Z<KUp0marB%$u=d&N#~jf^7mLP`4?@HbCs#ovxT$nu*!j)rZS)N*<#Haq
z{j;7g{nz(Yqz<j1!R>oYw_OtNwSums;$^KWs%%lcBJUDQPr&h`*q;icwyq~PwkPfs
zUe+JG`=2GMza4mD(j8kiFAgwQq97a68UpFzJKIPyUmPAdTHy(?=F*@Tgi+r46Sa_5
z9m;Xk`xh<ew%aVM$=kffuQs$Rh})+^?s+&A<jco$cJ@JI@B0uCcY*m~?y1pVegE?#
zI9q1#sE}T<Kn&qoN$F3X>}o(~CUe+zv69=+`m0R;nwv29O3BN=LwGE3BZk$7dvz{z
zXuiM2^V>H23vgM4YN^*wrggM@_(h67f-2&{5`3?ujNy1h!H!Vg-k@)0Nk))mB}0pW
zN-n&|#{rf3a?v8)fJnxer%#`L^8@o46M=x*qP&6v&u2XEBw#f~QpTqQH7hr}K{yui
z!Kp4x9>T(eQf`H;OW>O!Jc}slTvK|=)NY8NaWdGwrAJ%3Yu7Fq?hYotC=%LHHCz=q
zSP@n3yU8qv1R%|92l@+?9LjXjjW-A#^6Yq?!Heen)YKEKt(j;b+%zC<&C&WW{Kao^
zB7uN+(LBB2Vu^<2vb=ZwN-N$p&d|JwohzSh)<;tGKB18qHlMp&5dxm=zvKt${hjO}
zgU4?m_$8Ss*m>d1O*AerDlpGF^h|rL&tV$@8K>ZjSrtKS!Y5w$yW0XoO?&nXjpL0^
z-ef}}*VX^}mh3D}-*fua`W&&K;@&|Qn2$4}@3HZQj*{v2h&9rtx=!Z4zP{+<D~QZm
zW-)LxWd}`nWK5Q4_aSct79Y_}WKg4-@=)&U@7Ev)*&cUs2?^U@A8rBk;j<Rh@S%@5
z=vFFE*D8~LsxT|z#>ZcvELzI^)v$w!H>oUJO8_#9pX-G(ErDdzu{Zw2@xU}j$`BJX
zvzZqiqp>{$?nKaDqcnQ+M?R{0LKhNR7v#aFTLa2nvTSrkH#d!-BzeD6<Hzp(W-+kE
zW2;7X({;o$-FdNBM~B|@nOOkRxF@_)7>-m)uANK@Zb_*0-q6(>=z>Juci3#N0KG#f
zLv?Yi(r7U^F~X<(6Vf)tO>{5UCClhN65u1HQ4BP9x#+&oty;bF$7Ry|x&0g%86jQF
zL34A~&W{`wopk#AC)b+a3F#WfeLc_7rIhkkL;=?a@Iu*IQXf3+-*oth4PO5WB>)bl
z&Sl!IbP?|57rWUzmm2<IM@B<P01FgMuwhmgC-^Tk`&a$>^-=uHx&IX;JApRylfLiW
zW^%B`-nz9R$4rKP<27d_b(y_98QH^IM=)K~uS9LMa-*hHQNB<die4XC;h_iJXq(@!
zY5Ni0@T^kP0;o8?0QJ3l_kQ|@BwZGiuq@9$SNxOVjk6aDO8phC)e)Q!ar_%}(BSY<
zTC*aaD0-J(Eb?VaytYGLEvDyvT!vQ*TxB^aMf!aq_|bU+vv5vEh9i~d-3}zRC{MN6
z(f)}`!F3o&7690KBz>^od&7G+sh6IteWUPA<M+ho&7pyZcC@hYm~q!Tt$_a`Do8LT
zoF3{2^E;y)-AdKy=Ay@ZUE~T|YKinp(dOX68}`gRpc9q<^*uz;W}(<{8?wohU%i?-
z<Rt)%NCVQ<;*9k4v)MfFZpXv~ol5XEbt{o>{r-Jyq-Zp`xR@VWerUnfotw(zH%EA9
z8k3<B1r6ph)S_q4SRtXiR<Io#8xx=@WP%79$y{H#&@EyyB%So9F6iNQYMeW?mbI#L
ztXR>YJEA?*uwmezWgzGfJ2Q&ouL|^OyH4#xbxDOv@>yLvc(8u`#%r=$w{k;f#7bJ4
zw@sk8Nu-_qmeqX=>&~v=b4cnv<b?&NrID7a!`RQu{B{Fk++dvj?XVRxO`<d=r^-c}
z?!QVN78D1{zO=XLSazB-zGDGYWWE?bp+Z%OI)g|es>9p?$()M!qz7jgoddH*{XK{)
zhMj6o;+4_2AZ>OsFfeclvn9kY4RdpGWqD4V1UIXDaz7pq;H^FQFFZ?B7+6NpIBBM2
z`O!s43GXB+(RgJA1-pK)dJIgB%EavgKAH7wruF?SmXE1Svz?*qyBP#gACua|#wN+W
zqAfLlln1!?A9B4s2yy!-<p8o&EsKiLled{ZJuI1<tv9asNT{a6ciIBg`?3Vrt%g??
z*A~%8W9c?Adx}z@tai{YcV330$0fUCd_4MD&i8xSFNi3&+%v49^d*UKRywwj{4@dO
zFtmWxaVh%S-MDF<nLdR;%3&Hz&xw@KgNZRxsn4G~Sz#@N^u&!N&?%+dX88hT8f4jm
zCtvR3;9YB;Y7+NGViCj~BU7F=^I^&!nMZ&y>%V;AiTQgF*_z`S&b};OB?1WPwqO6<
z+UjNer`c7PvN)&oDyD&HL-m>S<kl74+Un|Zq=9WJsHmi=12u`=A@90?PJlsj6yymD
zKrM%rH#!L|9~F!9v(f9DVIRys-)jKxIgJ%B&p|1kUfC~04>31H`|M!4nRdvB1YXUy
z5=(hhPqu$}Hq88)bVm=5Ne@I%_tibSq%ttB+sCDhyEl<R&>H%o%f7(W$XdisQyn%*
zRHJ_fnxcO+A{@7d_)7fiJ_3~E8Asdt!^+%zo_pi9;nKO0H?ny@M0U9@0vaQ6sj3Oi
zub+6PRgswyH@K22zH43J#@)fux(B-I{W<{{BZB^@6H3Jpb2+ul^|RJ{y7H&2eoSj#
z$mcA*jiUj=Blo_jlw(=4R;BzXZW6?XkKuYTM?lH=d9B6zT?x=xg2KyN`fFlVEbkss
ztX%rx8k+L<3rx2}#Tn3uCSXHf?CzF8-|UM!@P+6qG97+kp7vrGaEy@=N7&kk?TC~i
z)*)oQqHBKbC12Cb{z|-guDq(C&d-#8Ku#`Qx&_)s$cvz@ppE{ZSN8LoQkHEMbM?2c
zy%W`dn8$e|-r_TPPwBnq&l}vh&(VQ^Vele~ZAYFx8`*JBzVv);D{6VVGU6rb;W$N?
zYzZod$l-dP^wnuI8iXGQR-9;d>=|*1!kMuSCiyxqS+lDQ)AJHZOl%h@c`sOUtw6Tn
zRFpR|HKmXJh>-0pV13o8mMbrRKG|q$Vlwmtvtr`o@xh4P{QC7PI|?S9eU9eHq$n4?
zt}ODzmLJD5`t#RNf-opA(ACH<@@}%1_IOE#X;Af}*iD7x@_*eM`-a~Y94O3z3euY(
zf`zM{0&X#ZGGI`8PqvC(p^||=DZPiKsf``cgWcV>dSUJb=GXQLc&@^=Zp8Uw3)KPj
z;=kVzI~(VF7R1YFpE&XBfHB_@pkgR_R%Mv(4*iF_QS_PF3~sy=w)3X%K`d3&4;rzy
zRfgEzdTd4Znf;{xIF}^v^(>wZ#1Ij6;~)w`WYyj4a=fu(IacA*2g+Bf++^RxbLFyb
z2UvX|>&S+BvuFt%1=pd%cv=0e0I4E{(9!s9Rk;Sxn**S?1@Ug5d!jPibb8y&FM0oP
zy#MN}PvCNct{er@DjF1iuQf$vJ_Rxg%H*h+bdY-zixb&+b1hfq(WHSVByZxRVf_mA
z%x04B=vCsU?y54SRi;Q`wxKi+FioimXK41_d<i$RiK*#6kv0*?#LMP?$%}szEy>Cn
zdx93h(vWQZoUdD*%O02@)CFmyMtY8Kviugj^#1NfN)F*nFm&Yo#ce^d+bI9yv7Ewr
zRtWk;J8ijJ_w_4p<5czg_peb0K;$g{Bw4B4bMCRxLQhcRO05M;%!h%)sIxpMEj>M&
zy1cu<CL=y=gs5O?U?EFWWb8=YoK#(S<&&pRThXH4mB@8PR+?}Azk#RXTLoTzy9zX^
zr?(dlG{k7d$7WKBJ*dY{Yx)}Ei_yN9A6;#a8V=1#;G3?nw#aPrYoPCm5fBHE!f{1s
zsY;);<Y16Ikem}zz{28z*pNSR1@vDm95XaD1OVIS<i$g``^IKM_*-Q>d2&=J*HzY{
z(8PH7%QI7HEU)FmuXln@Gq%$3-Nt;<+TK%VxD1*U5%%vU&tzkVhpqwSyo;sWcEg5D
z{_dJx29LQ>{xcz>N!(_1)Ni^7weFK12bh_6dgB{v?Nb408CZ<SxjbG9#X0JGK4GMR
zpXi-b#*qYx7uE@5Pb@=kRK!F|%RbC?(A~z8+{x>pxyKP|<;GVa)XSk)K&Q3!HSe=s
z=RINm2nfwji-QcVy~Mk|p@Hk-4Y~gs3nUC2b(@lrle1g^aMH1_Hd$Sg%a(X!p&#*g
zFKT1n7%7c2AMm=^&3&n2Z!xV1IR{seNK?`8PG9joh!SR$bcAeRIl^-M3^b@Cps2+9
zK?kYed>;-j8)!voHYX~|6wJTkt@IqL_4f8A$z*!TI|7ZLRLc9$>f4_@x$lD?CPEzq
zNcwI$z2))FgNfYXMu!jo)q{XG`R3b{=D~4-jS35EaQ$>GFo(hGH6&0rd94g4K>SyX
zA99te#C_QASxdJgc!@{%zlb=61b@s(LRumjnxKUbZ}6|1mCN0QQO%}5xAuv{ZjMTw
z5EV%!B`QO92EZ*Lw?)i_<i_J<Y7jA*Cm+GRFpUvGpw;o?N`_~-NAS5Sz_g}!736m^
z<dG0%5^x<UDL~m<heH5&jP>luHzO0ixH49$UFAI@10q=wS$v;brI1PbF;+fQ=OL4F
zR-*3G@43p(isGbAzcI5(J;5E&Hqy5tnhEiphh*_BA_~QN8Gv-ZB$&pLJ{wd&SC`{&
zVIj9O<^%uM797k%*>`e+#PtIN;b9B4yF6wp#Up&aF1RWv*qW>fCEJ5y&-}qtK#kZp
zFpzxbW;L|sYe^<MbFj#mOM<yT2lwd9K;O+XohgXI#s?6sTSmkaBZY%<)!%Z`(oX**
z&h-r?5i1{114!}w@#Dvi^Sd8J4_s1(j&Xi0RPE+fMK#EBk>N!L>%Rvx-+bkvxFE_V
zcHm-+;ilsodDXi&eTNSf@qG$bGHf)!deG&EpkSI1I349IQCC&ER;B?7#si{Q-VYJH
z!W$tz^mD0;-9HS6zW#?t0PYT&nocz%z|Mmlx9e=7wdfe`>su?4s(?(4ea6CS_~``M
z{GZArrZ~z@l6r`Vk0+s)GIMtZybZor7WZtlJ8}Tqs_m1LXz+cI*yrevD%aeX_&%{$
z36E9?UqM9*^##xsvVXfMR;Vrl1GR?IEc(T{BS((x!}yfY$<55}m>~e+Ej!M-A2O*5
z2r*Uu`{fX<8_{bGAuCj!?cs*(Z)RapU9m{0B49~6MASjI^6_AI2QW?Hdfl;mQX_wn
zx`EHR{_EGbxnl{o4w%D01SvF?J}XL`1M~BWqt40A#3??r@JSc=5xNL9JLq{PZ))h5
zsj`)5ll3iq#;Zd69eMif8BrV`H$eG2Xnaftj${G985_`Lnp{8oQRpDz9ex0M>L8*B
zH;+fOeq1F_59t!tj)oLnXd$iD*E6oW9}sQ|-Dza7ywVq<x`U!sNKWh9P4Cdm-iV-Y
zvK|Q%u^(ww8qS?PTd|mBkGu7N5V`goH^s@Dcg>oGlhE|W^jYxq^)N3_H$qUO0ff@G
z8uI<X4cbES61^7ium+wjw)|S}?oGU%<$N(l9Sr^l$oI;f<W^UuHtkgcB7pTgg^1S>
zfUW+xk<P$RYgqh!@Pa|st^B6%*4_%^wRD`%Og7o%9s{*EPmBJCt*8w~HtD<T_rpkL
zamd1=<UC>1ym2@Cx~Av+JAV9#6Hir;h4dJsSRR{5h{P#-av^UCwq>JDw`k}?#uPHq
zcrvb&^3i;d!jgdE6VGgIgRDc`FE=802A;KEsIF?IvCrn$+<!kx_R$qF%en#1M?;LS
zUp!o(pA30HnupBB*4&(&tH@39Po$t6lYR}L%1KUEw&ch@yY&bVgN#F(seBO9A5b5}
z0e>ZgF+yw)^k5uY^2eBXqioAZ0L@MI9R%9FekcLDUy_#q<eZkdhHWY_$UDl}AdNu}
zYa8wo(2zJG)S-818GVcaO1cui4khN~OvcL|fAwR(JT~~)8(2CsaHy(zD+^Sc%cIMJ
z&(oZ1j{^D=^nO_YaPrNctKYcMd3I>X5iBB=%G;l`s*uCL0jGO&^Ip4f64nkrX?-7;
z=tyLZ@7rILUR(dwO>&5y-~l#mGkU`bR0sex^@sJkZ~efWSfY$L^~w@uMeGgCoG8QG
zC~^HW`^#pk<Tqa&GSl1t9ZHLGw7T?&JIXz#Vx7%nIN<O=2Uj;YO9|yd@IAyf;T4B4
z$wM2!FG!D--q(y&epUaPs5SCdEHD?~ctbqLFwc7Dyo1tbEW&DD(|E_wz`#DIGiPR%
zO2Wa3&|7--ryeG*e(V;cg8z71&rTQq1rnnT9cf~0fyY5s-sRDY<(}t$2JepZC?Vc~
zH~sDn)*`rS7K~Z2$3QN>;#Qm1nhsH`S~acV!O8@<D1hi76!Ds%+O_obO)#8iUGv7C
zk`H6P_=%685oEo|#EBFfC^63JmX_`BK}^aT-)njK;>FlR!jd_cUH{044nRJfN-J4@
z()98krduO_8*7ts-F*24m)bMXD#TP*o*fY$+6Kx5Ln=rd|CP6NYCWBcKmYu5NYh%|
zMaC|9Pmk<D4Rbjs$b}T+_9ss0eYl8rKl3-Bp%h8nKqh9fznKFu=Jn+2-uF+TrLqwu
z3liG{rb$4fQ1f)Rw2y3R{7qaw?8{o2VvBhtP_Oqtht$*<td~K?Whm-(QFtkx^5%-a
zUf}8N_@SoN#KGJ?%2WpH8v)UfZw*U8#rhJ!!Q(JJ?Mt?dQOEo^OnO?>^5Ui2J-eQe
zpk+|o-Iq;ea)Vp+{ijc?b7t6j{u?<`y&@uE?C9yI63^2=aBRhHY474HCt=3OH2e%+
zCzwr7=L;b_h73wTCOU>R0jGMETC{Sdg`x*%UJYI8{&Eh#UIcupG+Y|~zGmvf2!d?Q
z%KS=F1iqjZsP!Rs1iewL3#$M!U<|KXO*&Pf&2Mg)2)0_@A%WEhLsdu$0!ki(+Mone
z7Rla<l+WERcrfp)f{moIQBI*#zy^fB&O8&M2D(Bp7(lyHXUsx?O3PawpTuS!IDJ{O
zP=iFyF*8?Ke)B~X)lAK$Qqhe?DD>2daBY5aoE2z;Gi-;wCAz;B9zU`9zP)PEm11o;
z+My%@48`#M2~*6={HQPw5sG0u`7{b<y!ZylOGl30Rb3Vh=sB^)(BIm(=Ea!6?8%i2
znrCQ}+!}(fscP;{dDF!>IF}Eel>G4OmL{jXbL4`L380|gSpcrH3yIL&sapgd)`y{U
z65CuK90Oi~c<itQfeIMqS}5DFRG80rW*LDO(0m`vblCdvavDTpV&dhl)}R&#SSjJ9
zV$|k0Pm5M+9F=Q(UQRbn@7>8M^Cj3e6x#Q_(8!uKZpDHT@a*B#`}Gj{v|imPv8Gp+
zT*W%QOx^`Fuc|Vsdah75>SEHtoEhRqaah1u&BxIxvvM!?2G+KCAT1RRJ3>o>Z<%16
zBass$&XXwlwE~SEm+mhs`cpw#4yU}Ia1@Y$Y%{?yB&ICm2QLntIn)1!^#UemQWEh^
zj^enGy*2JLc)TN8yS)H$KEw=dYI@N!;UK;}Dr;mXHgYte__(*d7uvBN!8yS3xx<w0
z#ix_@{P=C4_~}NqJxNf4U;}*2tE_9I02AJV_!C>_jo^?Am>km4zY9g&s^xG~%>0N+
z-4YLtI0-SZ5kx$!rl;pF>>+Ge>$mo8Km8H&V6X}98t<Pbdh2iO3oEhzU`4~myjZOI
zgY}%?ZmTszt9{m4j!e(lY`Ke(BjM`XPUg?R#C8RwsNP#kaura6v!5sVncYQf$s`W_
zef#2Xe(*p)3iIPZbd_1x-i%HYA3Ssq>p0TIoSsV5=o9Gd{jD`BkN}|~{G?SzgG3UD
zE*CG~&g}MOIsV%6sM?w%ew1b-oSP(dfxOp<w`V{s0Yo)=D$czv0!Pg|G9lr%fOdev
zq8_%T4#yq$O*j3VB{zt;ix7*r1W0UfSD4r4-+8LSmU6aH9lvyxbe<dwOl?_5s%~#V
zSO7XfVD>CMBUb5=8(ZYd%qUaWz+vLMM9-pyA_$j`T(^}TxpJ579ZtObmV>%^`R&qR
zmyuUS7zd<H<7Au+k)gJ{BeT=~!^=F?1!6tAZ0Eq03fuQ(o5>7?`f);Kk&W&Ce{4=c
zy$svVZB(xo<buHhnT=lw67b-^0q+4a1(NFYttGK+koU@s2R(V`B*^%OU?FFpnY=|v
z_NMTGXf$!CGYA0*P2Ybx*CvjXBYS?uoWzxTK8W((VhasgxnRrZP{0qa88W_rg)1)6
zN@gE7Uzz$S`Kjt6D*LF9zXCMhpxZ(}iR>=5I>ZNl^*&1$%7Fv7t_~wQc6JB|sZL{r
zRGr;zkeKtB9y^foVhjSd73kb;HiV+E1?H6~6{o1I7q=v_|3w8=KZ%_7=CdVW-pPju
zmV31uCsGbj$FM#y*r~qF@^r1{jm6KtCJ5(LJ=n6BK4J#5=U}g-Gv4@yXzDQ;L+I`x
znem46+%q;_J3t_&c(OtN93shj^-d_~wO!<c-9zB30^^=8;=DjiiQ;zlzn9D_$qOID
zJ_<ucjbC4^5HFnTL2!f6uX^YqDB9la;(UH~DmrjO(9?nlM`^}s!1A3SM*$hy@J(RT
z%0{AdbxYQ(R~Kva<x6rx+Hvhe#S2rddZ-KJbx$Z0z{z*IjWXp*;(O5dhkQQCViH9$
zOs{Azm+bxYi+t@N2J<vTe$d#Ta!?K<H(n!_3%UEWhpP%s6}(X0r0vDX8CxD`F=Lrw
zieR*#gpWYOYo^4#yj7bF=Hh#&wB!5`1AyT52~*7`C0~AXxLIL_W(T|7jjTKq!sS8o
zA@oTqUp#!~l+TC#_~ltux=pq|Ze%KIGk9pe62}zY<!VNqB>78O7N~OSjiy%LItIfB
zPNb|$qwQJ0A0ooT;YU6vRFPa4x848z788lo>L22b2a;;f2X@N)*jq?+9+?Se_6`sf
zQG21k1f;scSGwRd=|38{)R*P1EGJ*yr7ytDP!+gV*nl5&n#79u_O0@kqUO*p7amlg
zuVgt!UI5>n4<n<PT@g?+L??W6+gcK~QYGCJS;jozamp~oE;?%tYAjc<VxbpUv4LPM
z0y;HH<cKp{o^mZV&*<4uu^X9T2hGepEXQTJ?tS{SpVTx@OxPGx*{(6$*SBtF5-H$E
z;R00z%Q@A52*wXbXog-(B`{9JuKO>6aFgnTedeG()|DlhytVP_9>}$@7HlXLB=2bG
zWi5I)_$26agi%y$hPfka{l97%(+!?^7Tuu2rh$qPDU100Y6n9FegsCcK2W2zdSwfe
znFtQ>hFb)bfew@BeJsP2YsXn<=UR+f`t&f*C~>bipt}bqmX?c$o?PvfRGVc&W@E)}
zdT6*RDk{_!ZvYn19RH=YTh54Ff3otb%N4nvq?gfisiJYo5d}t8?ptyeGmNCH^IDfx
zqwelhM;X{O-@))IzpfQ(ttI#6hDsd2=sSpLms-1A(o#0x2GIT!+HcmuwWyfDSCS!Z
z1TNo9;gy6*3xK;<m?3YQ(<QSv0ivrBpN)fNZRFbt5&Dgv-bCcDj)%GznJ;GNWQboD
z4d*K{ho3HrCO9ybwB(c2uWup+^LDbW8Ly4NY8YsG`lgTrZmezFwsk@tM(Y*$f?W!a
zRm8FKF{EM?>|Q#v%w*VsipoOq8^#guikE_GS}kWRpO_?rp299|6TyK)k`Qt*v5Gk~
zVbV%aN&UvUhaq_#eo9Y@i|2P5ud6lm|91#KCgcJu6cUOaW7df(5&4_r@)=i?mzW}Y
zlKS^3qwA#tbDlmcP86f0J;aBTb!tq5Zr!mmwh^HoWNaX$5|JVy!}su`x*x0E+J8|7
zU##Dob~ybHY8*P$C<p^-9M9V=-ct@T$6v`jvm?pC2x$OOqBXU<w}MQB*5!7!*@_kL
zpES(WZRrXM2vLm41hZRw`<!y(S}%WIe|d8j5Z!p^L}CQRmxG=8D~G%Gnr#Sj>Lw!+
zbZhZIPZQNcetP-<FTPVoM|MeU;RM#(xG?|_5~A+s<;?CJN&};Zg}F7U6ygIoHMZ3q
zK`Ye>OHhzyCbsSqHx!wKzR+?EAzV=?rWzWD{{^^aMIP9fG=hhmM=+v|Dj_RXYyqOq
zm4I2NMhbd#24sc4BBw1*d8Qo73Xb<0?20{VT37Scm-hlKDJO}P$Ix87IySc+$ef6z
zWN&fIdCXwVkPqFL!87#;*=%)!7+k2}&@2Jyn4Gm@4$!moK>Ahoa2l&YjGTb~aOmuh
zsvw!ZWLOmS0xM}vm$gkSG6NMoYn6|ZvsSw>?9C70ZH9Ga^bp9vjv9<HN0<&4R#ZtX
znmGm+5<gf(AUZaDjUcjJEF(%?>e0Xdz27nadz}|EotHLAEL;cAyubJ@x=ti1G7nOb
z(m+T=GOtlHB%g--YB#Po_S-+r&8!aN6pgxldxtttbdr|&p)O5SQxMQ55eI)pGc|pL
zEbmuO)6zVA2ogFe!aNz4gc-n>Fv(Ga*^ZRRQ3#}d)eMKk>C>kfCzaUQ&X7VlY?AZH
zT1vv^LNtE4$yeMl5rCYV(0dh_*K8W$;{8KI^1Sf*WzEjPa_53-SGPg}L)nq?J(DoW
zh6@RSEk6lQ<)zfkx3SMXGcVYJFA_oJM0}Fh>UowN(Aw(&vKl;&37NT9A&(3Woaf60
z!3piaKs~uoB;1h*6#%`jT=4^l6eK!J4+<$+lq2^IM-$a!m9ZBuCA1EkQoZ?6MIhRa
zZ7@8y>Fl2WrZIL-&!GYA6T&a0OTAKUG<*<Top+KyEeSlruqbH5cw1xg)fq~Mj*St_
z1)YZt-#hFL4DOoD6hOI<vO{0aKv$TuJY*5i>5fEj_79wjYqy@<-(uPEpCBLABJqX}
z4B<+Q;cVq{aWjSHa`E$iwB_3Yu=f4+8i^6<Jce?TjJE|D>X1tzA#?t-vHmxx2ViDb
z>HmdPt*Ca5069JIZrjk>d+lMitN!$<l30qeuHn_KCUaU^hfi9r!Op>TBCPo@=7K&S
z@1Q}813eJ*$&G8drZ7chgbp`E-s%00jtk8eXhm;Q9RdCMy*%-ecS8wvrG*>rqZbcP
zJk*;XhbFtqq>-7VC-{g5N|(@uurp@&b}!>s?A@C$g`D#DMTY~17-6yuIp(4b6Bm$V
zh)n`bG|B$OCL!~abl#&4Vs(v;F)hu_)AZyr#;`&9df+>_jy*nAKbDA(ZM=Q+S|b50
z{LfR6YHZ=g$AS-=s(t(P_}l`|tyskHxWh3hIi@na(Pn(I_Pr7A41y8pak8$W`dLTV
z1~CWYg9lwZNOVG@l2o0z76#7>^0S3X{P>At6B`6W#qJQ2%ns>smJ18_Itm{yBK8m1
z7&anhjinGY+SnO1fyD{<xO9kZpbiRuG2v2$Ad*naug?8_P0NnS6(Mb^Y@u3>4Gk56
zt~`AW#2PsPnUga%1;5FMg3zD)3^$XIyQ4>$;4A0&jnty7(-W(fv0^sr_6L%EvDd+W
z!5M56w>ON~JE45RZXo24G=jXXnfmKuoR#pU4e%{1$?y#bT!dfGZ*bhB!s#8B&ky&;
z1OGiXG86UYO;*NJy&{BE)MhWQdU09)d>vdKkrS&)-}u6w$z)TL`0#`LGUm)B*wTO{
zAk~Oem^SBjdSKv=Uh>XD?4p?IyU2i-r1Gp76B;k!9}QMdE0RtY(z&b$Mz~ER3<<&V
zidD)S++EBB!7tf<W>yquy@mD-Lf-YgTUvHt<pNdZ2wv;cCtOO;)894jt$-#6XD9~o
zY1`R}!fIjmb_zl*fIQST1Dwf+tRSK&>Q~_Dv#|l9`3G>_k<`r!&p|PxSHQ1|)8{`1
zfYz<RN4@rZSHB1{?@(CxX_<8tytNX*ri2}tw!*M)yF71rAY+g4`?@RE1?H-qUW^Hc
zH?1Lp9whKWqmXq~9yJ%jj-o1kNP0^%cuVa_y#UooG>ZoSnb|n2-+}YAXq2rZXcLY`
zFkkK$FJed~gF$T-%Y`v+>*bG=T{S^oMl!TM3};)8IqJe7)%i}^8%dP-q^XzP+aQOq
zB>FzsH)QOJ5#jshSj4`>hYv+D^wcrA*(i~HBZiucqo(A;o``?XP9G%fklFF&3zbNB
z>nO(No;MA@EdP!=X46Nj7XFYSG3XmYSdX5JOxVmKdGO}xu?yHC2}fO5SI2St9HxM}
zK&YWtVL*QF#GgOi<e6&eoI2He9NLK?mDR`s$@ZE3lT}g*OboWHp^I~u10~91D6OE}
zfZ4;T{!qQ_Dt1DY0*IS@Ai0X+qrRk8sE47n9PeXvh&X}z>Vz@oH|we+Y(B8Pu@yyr
zI{9)Oi8#)U$EE5*sW4q#&v^E%So+6L<Q$mgo;}=B@iw?_3LDvLF>z`>Q$(nTh#j%O
zaB%sKty=hib1MYPVFldD@2g7ktLs?Y$G0=`j)2rb^UbKA=AHjH;0}<+wgT)g*^_IT
zC#4OrzRNJx?{NM*GHWw5Hx;9-mB?T%NVcSSuDljoGjHOW6}MseZC$svVf**13L!6$
zX9<gP1!wAc&=ux0z90i7(La!Zh&iubg`Dugu|h^;y>XI!-1y`y5Y|gxtaSg@h~os)
z0own<<vO_epL^B*9c-~ID=Q=O>mZ)ME<#)3t$Ent)Xeg3{6Hjl<pQ%KBC^SIeA-0s
zz;8Yn%9>He!eD?;_;qb1TCE30O(hstCi8Ql{<`0)5=*Fa4j(xp5B}-C279u4nJxP8
zl3!T$?e=4H9ZRZ!RV#LApdNu#P^!lkBs9aM21P>J^*HnLFZoDF@EOBSx_`eUffgfG
z9N0x~uBn|u`&b)8#daut@HPT${WR}|8b4V@<9^{n7j{*ff}QxeV+*7HYC}`7nqEO#
z`~=T}bn?~7okrkq#WE+rYsxO7-QW$LTYw&y3z0Rft%I14OC%Z?I)Qk`0LkEr6mivq
z?3TrZ9fa!^)_hk4By~e!1Gbux|8m%#-Rryp1g>=6q`kYJo=CNj01DUzPMn#j>lYwg
zY=NQx76xvoj2-?YI|a!!E>r>cGx$Wf&Nw*ueC(YFR_W?Jr8al8v-*b-3VKouL5+iz
z8#Sy(MVxV$+NWEj-A!hHK6>QqD+KDY<TS3nz@<OO-j>U#>ccfvUU7l5K{@!%rd#{y
zaE$zC&Jh-T3D(xo?@vrtYYkd3!o4Mf*03^Fg`)I0A0OYFcr^vo(jXSM%47~t&;1u8
z{y|;WFs)jj|Brxj5-G;0QTlrkpAF~7+1%Y(ncZEXIn=@#Z&&xAsBY|J;pk+uw3X2d
z+QNfulXu+C?&noR^emWqanSuc@vyYi?_B<yF!&Be%9a+fNUQBDi0v1_R6IeVq-=3u
z<mQTBu!1faXds9Uc6E`lQt(<(43jyfZ?=R$5vk@-pSKcfF|;?w`#E{~VuOi1N6qQ%
z+4X`Wu0N1ZMiPX~EHUaU5fOoC0t0xtNU0*s6LBOS2a3Akq;<WPm|V`HXJQkuB-9mv
z{e=bJpvH88KZn}Ji$Q}wtq_YQ*eESkSEc}eS#78{E0pDsGhAx1B*7F=)wXy>$W!R?
zgT-EPWG+;cs{io1V(tfU4z_a4i`*p?ckl3z)B`T;bCBGHX6*cj;)WJM9l>p=!MB$s
zoia-F7lpm;!C#UOS)p=GX(XQ(AheCABOKqjEwt?`SZK)?XL}@tVU$6tE>i~I6b$mc
zzY@+{Nqn9YRaCQpMj0_|a7uzge*X?wcqo!bq=#OeadsA5#O|rOA3fpHv1Jckb5oPb
z#$cvd<O{QWJO}>*8555Tb$c5{IcD;Zsu&IHLUpWD@#C1I6f%Uia6FHx+gXAh5O!Ld
z{>V~@m0-lBwn^ZjT!-E`oSUBR-;upfo1VkgYVL*o3VXE1!+PqkT%sC)O|~5Px0mx3
ziaq&+Dj)SRwzC^0S{((jg5;e6_3f8N-lWKXsH$iC&zlQ_FQMk)vW{SH0}Nu5S6gtt
zw;}h~@NP5?|BgI*{(NNI<+=^f3{*yE@S>4j3j`FSe3m7aTZ9_EeTO%IQ8>`3hv{Ek
zSShjrFndfr)A5S?87ukDC9f0+fKVxbB!Ye8Cr~KVNLs4T&pj`o2U;0jcT{<gAiwwl
z7u8XCN&a2CcFm?s;2jw!5ORQ#I3+MU8SUI^V1N?qx~darh+>&a6-1ecVG^Li@D~Qx
zcD}*9uK(uEb-54{pcMHd*r$Mf(a^+xq|0pfju)c1odyAkXMtq_Ki)dr7NRjHM3!K0
z0c?a}RjV+r6$wu>Gai66@%13f3tgp<f&wSLM-Yk#<Xt}o6O--Ycgz<PlaRnvFI){L
zaebGldRoLpeX#cs?)V+Lm(8}7VZws7WPF!o0;@Bx^WMGhvLN`#pv#K1)C};`1G^Hs
zFzEx)4MeV9c(y>`fd`R9b)!vPda~!^$u^Kwh5S`~bMU-^i^9J|`yE<k8-Ov(pHBuM
zkPLrElE({I&yx0uRr9w7{z3<dQL162FicG)(O85V@R9Wq04KRTMSvZ(7zt8Fa6JdQ
zq@5v^qeqjf?v3FXAb+7--f{mRLfH{SA#8Z!!T+500BR6oFG)hG<ipEgX&6KnLB%l*
z4QP%bBxGr&x*>&|R4U*=HWx5<ozpbCwb_8YE}!!VlO%Y7A35!*Z}u_4XN25?E}Zm~
z1q@t^AW5e%(-GPf^G<>xakWK&(b}C({5k;JvxR3N*G2ISSXe33Sn-CO=C*Xj134)v
zt6*4Hzj$#f%IXcNe9)cP9Ej<I)?tdIk$S^y*`64R6~M8vC*BHPllLD!Fn>HZjV}=g
z4o=&EYOyc0t29M|^}oGdwG^4($9aApQ-04!4i63Sj}i2nh*2q>vD`RjFd-MiZbIfu
zAY1|(wiyKD|ETT?#P|>q4Ia4OzY_2(`!OsTEqQO#D&}kMtW6^kz%Dmm>RJy=7D{w7
zejDIbX#Hva1_hvUU4#KaOImUEKBRw=G$h}Ry@t#r*^V;uZWlkKbFU%q+Hkx1Vo@8(
zu=?h}W^$j$P>QNuXvBWlQ_*89_keThl@_$wXq_Nl#B7H|NOs0@+ngS|iUF_1B*^Uu
zw62}AfP+rLF#amZO+&}?9?8~Nm7(V97N-;LKy8b0#qc8Zc}enyiuuf4GwMLSj)n$u
zaRLHhmq%UAH)%bzZ#g_2lu>W$6IOBHi0kA_CL8WySc$C?K~=<z`@H>7PqBNJGX~Vu
z)Vz+_=Gy+rdSz&ou26pT*|CkDE=oM*OAK>6y9IKn9JUx~4skAGe(6;!>NUg71>l%-
z?W;>#AsGQI5@#OnbPq{WMM4+21fWa1WbF1E80a8Hi0Cz**#M%}EZxd}v_iT@YnW2m
zJP0i$TGYxc8?ECBURVf(`y%#`jeYXW?&Ix$-P&`yTC%=2HCfzV>LrsawIFHs+Zso~
zBzFKU8-Oow_(LAKl#EOz00zL^3?+|vB*cvOc)6r?SSJOLCSq>=c*iPdKM#2huH$&Q
zDE^WmJV9{6X(y+UD%&I*+nWfDf=5LV0=75Bo)b~`?<<MXmBIdqykde>zouPf6UkLL
z1Ze2mWuPYch!#RL>D3k9V@X7n3kx>0yAvbj2tMHfG7To<bbfp+ZG7TV4AK=PD^x;Y
z^PujDqg6k5P8!Tujb5DgFA=HsG;qD(;a^WzbW2%EF|g=!J6}d=ZU~Z<#M}XZ>cp#8
zyfnh!tjDGP{`^v7!s03#9C;)VluVd5KmU0<Tr%}*&ak6mkGgx83AIjMt8Y84UDsfF
zLta=8_E<8I2ykwQ@)Z)Oi+<=e34t}`n}3-+cYKnbd6EXBW!u?dBv#rIXNRAj4<T;F
zpYKqhq2$GOCRlf9>lgbPrg-fay6nH+CH;$mEHvsd+mAckTx}>Wlai8F;6y}hG@=|H
z9egitm)A;$W5L-t_VK_g<8b8TSVJC-@R3~vP(t?aQA_>4)y_NaGo)Cpe)X2~jBu$A
zcrb_=0sJA)yud-#?TOE*cgGtPMQ@IYK7_Yn*#$NYz3rb<z-4yRbfToKrFydxLIwv!
z$ovHe7*JHAjT^YUx!_J+lC|Uw?KB@Z8&Of!T@;_A=KdP|%<`&^lmwkI0U<HBe&D27
zbdWL<-5KU3t`9cff%XwYp;;hBqIf{-fU$2Rt*sLfbtTlG#BiTk5`uV6a`<5W<nYA=
z%69`-Ia#@zF_>~pxOQX{Jbhls47Vg-L&+X|{A8Ro<f;BlPa{!nCah2oVEdi;6V-B|
z-x4MRRO|`|J+M3%Y0_&UstkkB1Q+Lf)sUhvTKr*{!rjAqSEN3WV@l3s3pg;8;0VVc
zHt8sjSI>|-LU+i{&Q54sK}pF29bp?g?9$6AUu5Ptv>R6aJzv0z!Z3=GL>ug+_2=$?
zVjDD6TP`qOc!1v)$1PYwvR9bj_!7o~sfJ@Q3G-slwr|JaB3Qu+e<2j%2VZ#eoEz7K
zWFM+Q`OrD0pU7hn;B`gB33+ztfZyA1K`WNoV{J~OD|X;sxnzI2?QzVAecA*7mH}%8
z&i&W$Hz8AS1!SI50`HQQsM@@k3xMQf=x8+wK@lO$DFWCp5ZXLzEN_f#B4N2%pv4IA
zM#<0<i>co1(6Sk6WGDxt0*&}ryxp$<UBvSLThowD`@Xt*U4!o{xT;BJ1es@Gle-r>
zw+Nc4w}sA?lT7~*ad2v+HE$HsxLcuvD-j|;KXR#zB|=>dD~&`f;1pDE($%=k!F3_V
z!btp*jRHVE9B+5FpX1fJE)WUvGj0JK0*S#PaUnSGp@vKeVC*_AvvzOTw*H|ZZA8ry
zJ_G4|SGc*L(Px&iDCB{To`DRBrh^kwcnK-QoyhPe+(2idxJfgT($8F(u%_|^!+751
z-7zPCR}<>KA1e_kHO;@dxi=>%1?D4Vcq%8!kafj|%-)?ypQ}55?3m^1$BGQ4pH$dG
z6$!9=<_t;@w!5dig&9(Wgl~j_tpz+^+l!;>a=EoSY>!xqS5bt3O<A#h?egr_rppYb
zns<~0?KwqMFk=fmCZ<QY;i#$;5=(A=ijLd{upZ$(mdD!zVI&EYI}@i1p=p8u9p4gk
z3!a)9#hG?9-ZNFl)Ar4kH}CVg5+4<{x#w{oS*rN7$5I1OZ6C!uIY)E5>P2nk5YxZs
z7DaDII?Bo*p$;7u288~ah>L}5x30JhC~qE3>)s<rnvV>8(+e;N@lq%<8g(6?E@w#;
zN(qj-2vrY6U}S3cz3nV;+n@{#)Oon>%j5sE9Kp1RHjU$V%>g#yhC5`e1#NP1QPF)J
z;e(MV7Ot$3CTL36?c+{(j~Z}IEh1|M*;kZ(snHotBHD?e4Tcq}@A}<EL`7+#i|f72
zuth5X>IzzRWg0+#JG`HmY^wd+Y^7#HB57`1jFhJ+cn6|3Sv;#)wTs4QuC;?LLJ?dK
z@d#Gg?vm#pu#MRz>Ft&}o1WxR&T`x(_`>pdItD<xBvA``L?{J{Qn+0ZF0H#XQ}|Pq
zYHms9e;FH-Tm|&P>#3Ej;9jtK3qSy@0s-jqG@6mpIVVH}Jbe7PxA^b%$G;oCHJe{~
z&HX$!fA~8Nx0=>ab3L?_%exYpdebuW>tfL@bX}P%W}H6#+b@G-3;A%myYN*$ZF6d-
zejMvkRaxp-TCl<pkSLqsxc7SbjB<UvGKKP!lSgNigs)np8fzd62AwXzaaMe@NTDr_
z_J>c6?0Xs*gN`p_bhTy$6&h}6u3+E0iY&qPR1Qw!tA&LLM=oF3l^(A(p5B68g$OW4
z?N4$l0fzYPk53+S-`xxDWV2gS`eBP37gx(OD0l|8fBQD8NuDkt8DzSDK$DO1oD_|g
zcYQwWOW9UHmk`DhXz?RddB&L}CCHm&Hv;L!LXp$<^4g6<1DtB<*E@hsX>0`ejcezE
zqohM&i#~jK4T&_s<gC*{x{T}Ill&<-i%DJ<Fq3x`!7K_sGcM~T0y#z{QLAGYMMMOS
z9TNPMS#o`LHzbbB%!hA1$l>4UkjqwNZQ@-J{=Lcz?l~x~7w1qk8c~J$b8>T&5)-Y}
zi=<3v#Eg$6%B8N%n6ckLgBfsmNfHO{QBiseZ{5mGAJoN1apPujXLi#JaeD9pobH)3
z8<B^;TJyblw_5>3Gfc!0gSx1SWKbd2hj)7<hpT{(HMlKIj_158pt2sMyw>hVtxiR&
z1tFR-GpxtFtTIADD|>+We*2^G+a2ycpb2~+6@3)nk*Qdi<-#^Q_#GpI5Z7ez`26c9
ziTNVi_b@V1Y@rv-W@5iV{VMu8*6=o+s~lq=`b+amZA9+0v~Lf){E7YD*yp3j7!{qP
zN7pU-Pqiy6U;DFvy0j?$(v#zJrN@fwKSnzqZNKDT8WdD6Oe-7^wb|xH?f$RlAMCHW
zd)}>dzr<UPXvMp%pTyJ|sp?mcvX)El_#;yN;zafLY2Pz{OAr5@4t-*ve|vf)ePp2b
zl7+9{+2dYM6Vkl~OFB*gt=GbFx{fO3bOSOE5D!G|M@k@!K0xkd^=6x^SyP-}cfU?`
znFt720ci5mz&7r)wsv;Q)iZ|s-1sB_7jp}~HCdV^os|~9fvNlK`7oY)EW^Hi0>LGK
z?moAgMi%!{zpSzh3J@L+7@bfiflRkgAl2=1)6*lw=n0AoC%1;01QPQgLO|7Iaq)W8
zY00qTryLwu3105&s{+p)ZZ%NejVSuNP#vdbWK@06J%{ig+^Ke=sI5~D?K@ZG4rxI_
zikePa<vD4qoJ(gV;tU>tDU4iI80R_hdFSXle*RCl{;Y+9Mxwg%^s*|O{{Clr42wF-
zsE~V2q(URHcC{<J%si$>a`N$!0eI-1pvfu+?NMC##Ncrdq~oo_k94^M8CUYZ>q4#?
zx$LD&J8_5FuYb995iuGx)?{`YGUr6a#e-S7Lu@U~PNAsHl3@Yj7D186ay$CP+#Nq2
zdblo_B_iyn*5ck4u=7lNFOCZ?K{e60<%G3$XK3{L<4-D)5h2E@3P1E|XJ>}miCCt4
zPk;U6qVljmdi}s2#Vs~T?2zPw%WFboTL3>dH!Wa+*pGW8!-SkjJ|NOdpdjN$FK*8f
z7)5jKrweI(k!Ow@dJAQtZkqn5rrk||zJYp>Y$Pbdk||5Am^%pBizEKeCx7{v+;_cj
z?kN3(P>ob$fgqEjTR4TmIR~^3$6uIW@Y+OIYi%9u5Xf;nj%Cd^+Vh{dp|yh7-Tu_6
z4ww5m)(8@W%<B2mHa-oG*sTf*0c3I{Ru(EZ+!Z7DK@U_0_;!-g)0tsbl}M7yR;QFE
zIA<WO4j#n-xcH({CN09Tpq^Qk2?+YlB-u~(4-6bDgf#XK!pH8*iq)NXJ2NwLeb=>^
zXIE2EU!kxOU*~OazbYms=B32{W9mJivHtu2@j@~xBdd~?QL@X-b`grwM0Ti;N<@W>
z>^)M^vMGf`%FG_gE~1i*LZJv58NbJ?`};rVe@^#(y6@I?z2C3#d_LB54J#L=NacY-
z6qbyY2}fRD9^r^cI1B0*y@2BDuzQ&1Bpxpd<O>-yJvM+!<m`nD8L!1|SetMFdV>HG
zmBRIovjJ6BcV=-QYMnnXW*mpRc}<NJs-YFdJJxsH89y@Ik8{D)nCEg<Sid+6uOEn_
z!tw|F6Ey^09}-v0fhIrsH>4Op0erEXd-v{^)wxc4N!PY77&1)W0vY}I^1?RQIvb?~
z&IRlay^MQ3$a<-G6ajny23Tk3$=p(O6^HZP9}FqjdwMQ4tho}S9?ya#-<Nr>UM+9h
z6>UwZiWYXY<<B;GMBf28Yx+c5VyV{t>V%@c^^3Q8c6KjT`2Je|@FaM19MobKWn7Sa
z<HQOE*s}Ee$uUtNWKChaWBd6+ng-l?Q1X%%3Z2|*J`EkfO{f7-zOCc}enh3AiFt9B
zw?u@6!&a2Lzq>vk9xo~?N?uuh{CL+v0|RRhkF8i4cOE>b?djpd-?5b2(P6auaE<d&
z+iXw}EmnXvjG#Twtf_5mY+g$VB>68`anS<)`=1^bV`?`!G~7FP13v0+P4Pou^I|_d
z#8-`ab#3kktXPeiqp!BGQ+e6j5B~*Qx#OF(@?<4-Y{b63djr0I|L>XDfs|s3E)Sot
z+WLnE&7apMe)?i&+zim~e@%=vdS3EuWj)94-Aq41pL1fYBA7~^T{nGmt&l>LmX;PZ
zlI<fxL+NE+8&v0u$?Vy4BR)R3tV|gT6l6aWKtfD<(ZYv6)&qA^HE_P~u8S35!J&Kr
zQwX3Al?j>0j$O9Wxf7wG;dO(YzY+R&=kDF93VCU14XPETpWh%*9>o1ko&+*!cQ{z*
zpS4#N`PjQa+Dp73@J}4(4Z6G9w{HrzKYxDQhiYDe-t}&KSJ!OOt)ck%__VSzvl(Yh
zX;)nw-GNk_n3E;KsdH;t=ljf@Rp-9ACC*jgvW7a$!NGxuO#t;)JW}fAXvQcV%~Pj7
z*%?vOuuPC60T>zC>5aAm{$?W5($atzC?rCVk<kc$4&@n%t#U~0#$k_^6<{lVV17qj
z*d>P-reKy^PaOn<VQp_;FZmt|LkjvG$W7p&DUl*9iW^Ec5H7*6L#;<GBA6CXwb%qt
zH|kBStJGF@5`+$a7)(*=?_C7jzg5Dww1S;plzv<?eKL_m?aa(rd3b!34AMQ!TvhaR
zcp8?i?M$A@G+{1rcDOEx>J#JxvXVE#@tVyWf^QN3!Z_{3Im+H4=+*GA!>Li}@FG^@
zDR%SgrY0?jb~z->LO?XLad3oLgqr*q0gP2YGgI*8Ii^kt=~b!Y?gI2mic6F%?<=4N
z#-vv(Pfu<v6Rs^=s(N~iJG*(M?;e~-y&mo7M@1%iV|Ao$JC*t(1dRuj9pE*|$jgqA
z8&DkRi?%m3G#mvRlcc<YQQ?2p^pf{0P*YP|-n_JgaYJI3<^Ox7a85H|<;2-7%gbxf
z97tauHeJlbGO)T1OA<z7VrziH0rywvJ*~^TA-h2QB-S76Fr|}m8YR&}+VhYPE|zd6
z0ApLWDMLQL$1Bw*<2ae5l$64-ybm5agd_mHkE!2vh8N(IH>rlxetx=lJuR)2lvKZD
z$+ioGN4t9_u?n>VneFhb&p3Y1hMG#mr$2vwbSCVlrb-S_gvXb+)6eJ*=M?sd0vyb_
z^_vUq2!ErEx2r1~7Crbwwmw6e%WFkLel0N6wXjbpxA_k#;4C5zF5(|(ZH+2gmxaR_
zmvGZJs<vq>t{{pM%W)ulU?@mgz{apdkC6{JFjr0jFllE@)26}_OiN4S0)I6+nwk9+
z%IiQ#<?uun62zg|_4oJZ;^Km>MxK_IHuYh(a@+L3w7(>^XtE5!BJX7h5%0aF@5CJp
z+zE~wHXLuMPuKpcSoKy$9$l>03fh@BNbo3`+4g0=UYm84<qf9ASLl8)Z8^Kw1_WGc
z^f^p}nC!1=T1?zb$*e7ze6E?Yrfu5$V(9-S#J|ru6^svsKSlW}`}jl_Dvz-*GXf!J
zeTNjtrd!X%L#F0BoC0!>I0+883>)yU(JqW1@(LC1b)3t7^1XvY52y@jAz+X`|FM7`
zDh1RFm=vdj&<_Nw+wyV%S(*aCoC2x_!6%Za^v~wA(WiX72Za!R6aF_ve6SF=_0ovX
z$|Ku0>ZqYRxbb|}PHw^1(nTrusjKU9^sNRbRK@y7B0Zd(m~o27e`{u?NYOQGae8lJ
z`!3d`iR?EyIS#0gbSx}*um}Yfw;mI{y;5H3GNI0VDPY7M(!D`{Ce=#lT8@3J1SyU7
z(75=L5XnhF7)$1>5yUm2ua{O(2*DBYF>?dP5~YC&2U5O9g1rJmucjFPOiej|@c#4u
z{Ry%Hk=jW-@S}HkvTEM5hVi#TJm*gLUm`4pg<m_r?F&A78zv&}zk*Df{Eg-}a@2o~
zk1yTBlf8XO!v}uLP}Qf{iT(Y2&|DUnPOvjxWvOi;JBoflgTLS@o&;%$36h1L+C=%;
zmLLr~J0XC$qXK-khY$fy`b`tY@C9ZiIVA6F!jP{0$B*Bx2s*G=Mp}A+^BdN=>uEC)
zr3A+lbHwb77M?UZSy>0JT<8O?O0+xh@}Gvu4L4|NxO#vreT@`62{=VG92}lxb||BX
z;9Qw`q^5V`6m&@qh=upwSm}tjQ(swG`Q?D(3b9;&KM9T_453&)UFScx2>Lbl_6<XR
z!rh>ea+r_2nG-n}0ZHg|+b;RzK#9)o)r9JKz^OTZoyO}x>{dYimT#%lZFZ!mUcgiX
z45R{N=XuPM`rW&CByR^$Y}Z!0LD>`FTmF%wjs)<;$Of<nD<h%YSa$V5o}Ccj9wToq
zi0=mJdMM1@Mk7zL%>TdAty3wQ#zPQ_`|=D(9qNwo)Ii5AvUmsmI}Qo-tX3v*$|IE5
zI32vLVLf|>p>}YO0B+EVE!ZR-5*ax=_ur$*E1HHt)CWN|Xd~eEn6f+qPsqVX1~Pzy
zG@20Ne7^}Y#nJKcbc;XyI#^5C0$?!u6*fWQR^&85g-li38%@6;!G`=FIv*=65*R&Q
z-)cQup^{Lf=L)KVfeG&#LEhp|IF~^k-8`0z8R8rm$$afQg3nt#@D{3jdU}}F>b~?q
zq(@nH#Y5xpY`g|so+j>+p_A97=mw6X<>|pV1!zHRzv%0xb;PKP*n$nK0g*zQ)ek3A
zBoLWE)-AZ+8eR|X36}+kTkuAu_U>hyeN~=u-Oj}4=c3A7uRk1Hq*g{`*I-RQX45=F
zG%fL);F?Unxt&7Q%>xx6Y!o7f57aUGFG43R)5QU678S9`-CY>x>`h~}kA8-(AHi-}
z<yl$h?%!(Q3!Ljk9|IphYQ&Z81(jD0e>I4<koL-O7^{|*nOmf5-p#b+gVs<q$QlB;
zJowP?PS6kQ1RC3M(c<LAaqIu?d&HX`Edk1S#P9_*1oL{+J$kq6Q=5sg@hImvJbTwc
zwYxPa7~qVh&Fa#prB53PKfI+6Of6=fKof-}6xB0}fa4lKUi<!~ZG7>PSB%np_VTm|
zhjQEBQ>$RCjJi*gu#Q_)+kuo8PJAvsxe7npo2Rz}#%UIDqN*WdKj+xcqlXW1a-NuR
z#!qmwDeeB{`BVzCI%SyHzPWs1DmyX!*F0)ysrz=vSqfA^{}<Jm>CrFB#(+~-Gp&PS
zeu`gHb+5eq5ME8y*RSbfYL-9?39RJ#<7kpVoB0~-jUu-x0hs(!AD+3IjzPUfuzo_>
zhf6dK)f(CySd3T}+<}R}Zy8+ix3oeF_+UamU$*w}$~cCWAY2NaQuw_SWV$qZoJNK)
z1e#8eFG4-fLO&z*sG?$Z`bd-yfa#E*1~VS7&^FGDBr*=|*`PJ3{6=J|IMG?dwXN{R
zj-_pr@@*ykiYUIZkbBD9_mCxb|BSad5ENG>^UjwE0s`?kUCBg<{Ba68v%CwR<d85-
zjq@RF@xkxPg)-=Su%nGm-moO|QLIoEleLQnNQ5UqKq<W+9o^ix)K(YTNH7eNC*Fo`
zWc9s~k7t2Hi{*IobFpy9p@!5D$}aR=!_xB0h+cBA;>B09?|=LH`YJ!J#{`?6mj+9t
z9&pG*;p98wj$oACe;x^^o-rDpURb($C3$kw($%UgiI7Qk4apF<#F6FWQ3&TuEAJ17
zX!=A}g5A-Q!VstW@2-QON70YpG*6tujK#@zEv5ky+~u_~Vw)E&U0p+_$~|SY5h%H#
z%f?F-G)zzmME4P*Z-npxx9=J8#8uggL#W`!6~?)%eAQcP0Y+o=xDImBeG&v{A$F{R
zHH41jp{U?b{ziV?_iwoP<qdDBGabd2Dql|@UXz2~6t!h)RO7TV@?)j;?7{dd#RF&Q
zEe^9Xchq@~TytDm=r!QhX#O84f|d>hK4yfaAO;G`r5UNZjP{y0Z}d^owg>72EDQVu
z<wYuF+b)US=o*l@RS9tTu(7eOh)1gjq1yoR-?EfAjZ>W*yX0L#@>+?2j2%xFSKxP(
zQdW+@HsnIb>#BLtIg+!e{66}x*RSb*Pfu&_OT2T3i=4}-Y|3rhN)F9@Sr%-siCJ9q
zc=_njnXLa^`eCXMp_>B&*y~uRHm=a_V%ScjIyX{0Xx7utVgaEy^qa<ojzo*txJR}j
z3gQC{y}Q+*7a)#O3&I<DRE>Q1+X|o&QU3jUM^DM+ET291iijN_j(Q2RBK2A6R60y#
z1S4mKo)u(dJ-&i8jy{%#J`meUt4kwpGadVH+`X$OvWHFp(<-WwFA69dTx;rkx)KsO
zy?Hdr?9eIVpvuSm*w~ipgK~$8k;c{lou2I}XU$myX>_nCs1cOAvTg6PMLGA@v}^es
zPyH7}7upPbm{Y}3KA(7M7K&y=KvgyIX^J~G5ttWj;7-R#y4}d??ekgn@?4r~$fr9K
zjnV)R%_OECa-c+U^&7c668PS%TIqU-D%Za%0iG5zHwyGQ2rS9*=xg@&v=xh8xzEV1
zIexq&w5(B4y@)m-wVYGJ3~sx1a2rv&)o}~P_Eh1b|1&eAOxv%fn;g6a5Au+nVmVu%
z%cFOpDB>~j%j`YJ?!(!P0udoR!yMlC?_cGazliz|s#8>}c*eT{ie+wpa~xj)Ujqmb
z+hfgujW}e<z~~(>-@5QIa)?!8*1S6j7@sM~)3vs;T7zG|b=t65b2O{3t1D0|cvA|-
zUSvmiV@Ci1B-@8bN6&R_WBx|vw>fA?0c;Mmhgh;9iT4O_sxRD5?V5a^rbOTl<H22y
z*&z7GKNU(2A>?2g-tkz$4_I@=D4fb+x8^#KNQ^@Axg%5^XkM_J{RUs^{^YjVJL@gh
zYpzwmY{WKR1mUK8J{!9};tsZY5U?4eLe%}^5z&0L06n+~+y^FL$IA0;(-#a#7User
zb-Ezy(XXvFwY4-L8Ksq!^y~Sa>Y>(!tc`lZrcFW1c@p5C$jIZa(qfG~9^=WAnY+^8
zeV;6D^CHrj)a~J@3CWXbbVvj==7@q`5e^0U;2P_puW@S8+!7FDFR47PRa}EiY7<xI
zpBN;GspkKX&NJfnRN7pDCHsG+Z+8=?3A-{-0wNg*QYC8s8@F$3GY*agSaYGp0d;@W
zco+W`NSiR^rW#>>J4$%`^fRha6HfJ<j>ft0z;K)$%Ma-{sZ_UXHzH8#x+KEPN%ca)
z!Vexi7%-9dzPlU!+Q5zdJidmH(r#X5r%JOQ8EZa`h7Q{wUWksp*H2{CAz7LD9QDp)
zhL8#Q{A(<4)+ojWsw0ljNBzxI2HnLZBs;-JW0xxW%#Nce|GA@?z#`3Jud>Sk`?hW2
zFrp=AW`=}Sex|`W2MiaIrCU0hA%@t+n7<nN%;LNyBaSq<ecsJibCzF6sju|-Bwih^
zP{g#|WjM+zFFs6KYjA1AbcB9@?vsrlAv~ewE1wLMq<Ed`K9}=r_~A=h9mC(s(J%(`
zAw;`#ZwfLJkIMM+B(KL^LQSR<J8s*ur7^}~Njsc_AES#qr4^&#IaL$mXv!`hnf_cE
zP$n|6;GOu_>d!y5JL*Yn1%ms*1rT%Zo_>n0JZZ*2OOIdKhqJBXiEF=v+=VEXs(Q$q
zz?kZwm#S@@BJ%X{Giu=&T5zm$vPl;@HyT(I{63r)KFwUXp+<^mHSl*5VgX%g;J1fu
zqoX^$@d*bp`)WVA?2EFpsYgz^tXb2PzY=%O=4DzlV%R`UIIS$XKOSz5fXnFO$}kE_
zetOsM7r*+%Uh;fgHiFurU*TuIjfL;Nvx0BGHFZ%elXtQSh$5>I*Exxv0{#-yy~F{K
z5{*}Vxz}HKSsVE%uN5)yz7K)#Arlu9khUS|_5A>uK)us*b}Ke3sM<6zei0fp+u^lB
zFw}PF4#_>^gn*xC`|5#}5sNt4O)soVs~0bp%X(YQ@jzAtj2~Fn{3ogKjPP{U(WH=>
zi_{@*zC0azj{wCUpPiY>j(1qXip#cmW!fnX6#}kHe5TwU#uGgTjGipN)pxFuxmxI2
z{$pITT(L%qWU&(28K4%{5e)%;{wm46!yZi|;g^y(?isY_d_r{Lm;|myNmn?8Daxz!
zysOmcjcbu2t~0o_bsA#Aeb_Gh2OrQWA}(pZwBqkRGTnuEi%W-|o92+wSX!4kpXRkz
zyuC-g27D)M)fAPNAR`WVsE|+m1rNWrP$29qQ%R%kB4$n99RIHZtn==$uZJ-sz-eh7
zknSd*x<8fM;$l|Q#oX!w7pXPBwW|BRcII|VBonkDZ~z=eSuoS6w~|UOEA#Agc;lk=
z>3g4`qfT}Ls3^ir_Bvjz-R=XnEz$G09wE@SMg|#<%3^yfI1kd)H#9VI1!Te=h|!kJ
z<SQb{W8Cs|05uvT@)T6(irc`CT{k>YIX$3%uC`J(1T8!$o!FZ<wRh8G9}~@U9?~I&
zU2IRi{qye!h2L?mSrUzHbEaHtM<6K=a3th`g?VdjVq$_!Z~pIg*1d}BAIj2Io27MF
zK_Ee<Lg3EQdk{Rze=9bY3bxUUr?h_G*(~3Lvy{X$p9bg6BGQWff6AYCX$`OE<XY9g
zAKGFSDx!+Z&<XyX`z7LRs0%E;o+u8;Q3cG4G3&HT>1Q%5Qg9+~yQ52e?`)mtIp!d1
ztPH?!A|6JSpy9-y%vv8~oIy%tJ-jo8lqXZ+VPP>zNs>QEYY5xVY_RzHz7WCpX=gO;
zxo9`kTpubju{O{wRl$*isVp`VA74Os#jf&Z$322Y1ECLf7C1Y%0EHeIwn#BEeuPv{
zHOveq)3@Bl^BO1@Rknr#izGSHNE6s_{H#c|AAGCI3tw-d<~?o9eq+{6dH(Y+?_gYG
zN_r>Vy=ep<sDW1jaBbAR3s5Z5(_))Ba8Mi|GR+<IuJj1Gv2-ami~Yu>o43za?!Gjd
z(5wnY`sq==XZmNXcB>4Wi5i0X9?+ySmIY>+2#dMA`5FWzf}LH4kMnl7L#;WR)tOJ8
zwy~l5S1$OhA^|lqM9~rILtKDOaNaVPgHApg89tVtl@(q#Ofd%dM-BwC)2+W5U_SLc
z#{K=u%x!bZh*I&>P1<JN=*$i1P}D=?)UH>f67dJ@UYPDE`D|LtFf%YP(55T<5*N?n
z?BM%{L+(5^H8nsWPL^qej<Wm!=LJv-7&$ieR+Ltnm^WtEwH(?WdJ_k{k4nfwbu-<d
zsmov3|H*@f{!=oQV+wiLeB_Q=!i?q}Fq<Vbk3oMrL_{9WgA~ezTIP=Z*bL<}8IsoE
zvaP4Z;Ln}UU0uu#xwpHH?Ym2OE&aKh=vC0>hj~N*Sc!KP7tJt?F!d$6eEUChbMbnz
zD?n!`ZQo_@9>mnzuVTLxSzb|@Pd-2g0=(w@r<WVSaH>N_XueJ0Caff=Jsg~Md!?Wg
zn(xZ>4kW=oskI-;)rhCOgyK;L4PL_QG22U*SRwP>1Sx1E7li^j9T`m5|2%2=d{1XS
zX&gw@J!#IVmK~yeE7^2$Jf@`Z8y)=*XEQJ@{=1O?vzjny;X}wo2j>kcFAtAJ-d7mF
z&>(T82N*TL$(_)ehEDGkkxKtOGR+VF0zv4A+!Y^FCWZzbAfJ%XI{l1GC(PIQ6|pL}
zkt)jV&xbP|n5iz^U=IH`rf;!SAl6Q(MKXed!_67?gpi5ThbZ!3ispaES42Pz`%Hlc
zW#j5n+bY}V-Q0%fs<Luqsg6zrkZezDx%+lG@l;bDubNTBsl}>u-l(do`kS$JA3BZ$
zaUrMf6KM{*Aq*p>Y0B>wUlXwH4voL3uq{^crDDvQeD>cvVRGa`ZN!q}MeD4H67<~r
zZ1`Vi3d`<)`VqiKqqBeiRF>s31DWYSM#XZw;3<1!R41B)zL?G(tf3_07YWM<8lcbm
zbDYLG4PU+=6-^Z)#j0&uh!$&Ux-DEnsV4ATS1N;9FnCoMqy`48jiQ|qY7BBHO8*tt
zWvXS2YLnOwUiGHK5(<_ORcV8R2N4tNKUCD@k+k`Sc+thLs|?|#K%~fgLfm|qLL<1A
zi<YSoy*EVGCL?}7j|wm+j!a?NgU+pPC?y7wGG4u&*Yi656C+1;5$eJ%#NNchE~LSH
zl6~U_|Hy6f|7LWbKcD@zVUMC>D54-OW~j~%lsqgu!YGHM4x@T-)H#e9f;nipFMnWH
z`!pG}!oWHzAO&~zp*4a=g3$fJf6sFHARJhIeHc*sbQ_1wvF|D}!kxt<XH>06{*4G^
zhLj(&FyPX+78!$Ckoii`@5Iq+_YCh*nl<1dNcKw&Q8r3X6gXnCCpTQTWY|Nd%wL1{
zFJGczSCDsjbuFOG<eAl4avRy&>n9EFlacZJvbr*7^ySH<{yA@QOo0=i9AfOrw+p|e
zL_y6rbx5#X+X@Ud&*OT;Ua@=0TvAFv$64f>&sA?J7!}iI>+!<;P~r%f+e)bo$cdP`
z+vZ6N{j2N7fKQY+QqZ^toXCRwYHf{_U@N`PQxfRUDZMTdgwhmZJ;*1=d%Y_7wzoF|
zv<&4S1GPpk8R|@Che4(#wvY#7+932rk8WPNEz3|Ng(4Jq2;1d7ga$`CM6A~zEZ|af
zO|ZcK5rd880BRDvAoQ`!eXY~Vft+t5DjDwkegX40N#qG*k~CM*x!BZ&vE$+paOQak
zgSibnQ}M?yJ(^}uK$UF;#E<3Xxu=LO1UIt{PzDFGz7B{?3irG75Tp$jzb*bD3=sER
z`Pmx^hF@<bJ1aN00SMn{x|w!5^0^>Mss560Le6Qy4<kJIT%RBzmSG)DF`x9*7LC3I
zH%`grG0Jw#drpOho+r8?$>(6WmwT9N)zH@Ya?>0g!~r3FB?=X<#-n#Ps;Z&a^MCN*
zfr<4`D%USM-74nja*VuM3h{f$I0DPXxAB4#r?xeM{~@ygU_KT&&1}?gPxjm-YHxj2
zAF?u#ubi=2rp-mqX~kHK179{oX$4A)lw+bof5&mvTZR_6Jd8;9-_FBRZvG@MUc#Iq
ztz+kpJ3zLf$L-B7V`aE|n@Ox`@zldSF~<HQQ86*~&)lYLV8M^@xWAtn&;}6<g5l(}
zXK58l&|1Ks^jBN{eh9*b=#U|C35oiOrKXC*c7OOD%%SBpVw4qlVuH9r&<K;@E<%5%
zY-Br)rXndOHdb?&lFK;NlDLfv%5c*Dcge_XjU**F5Vll9wLUSHAq^i)nT(5win7<0
zE$<na0ELVj4K46<jyV+4HNA2B&~pJD-x^5^NoOs-?F}>p)e?UApx`9F*{SH#FT8`C
z6C96{K&?A!2^f%h`@v)hID3baEe4(N4rfE=H82-WAsh|H3#0tgKu<}vAo4+2LqVo+
z*a++i+)or01V75@{#ii2^PVeMNw;V`=s<(tLJrrXcPYRqJEbuP5`tao!cVA@?+P5e
z1u|`H7G6<e=pac7Bn8U9N?j*R3e`W5mgVnszFoca?lwrugPCU#&h68bg2iI!mH#Pb
z@)~%i_y1&;C$pguK1~<hpjFQoatLQ#Eza^N41{WoszTF<=?@W$Z+>Dl-Q+c}6XZPI
z?hX7rHp5}jQx&Ye*KK@QuB}^R#gwhFK~f6~?%lbAFkpx$llw+w5~Tw5j_#zr3PAQW
zb_`;lZIkJQaFwBJ0_w)ya6>&_8YmTs55rJK-aifZZr={HTwUy*Uug4@_+D)y0Z5TZ
zKjXDES!mWmg+S7VaF^T|=Yp($3RqryW92vPbFlZeCaN$3g!?EBCS7mGOAuTyW7U~t
zkp3dU%fk~VcGni9VQN%^GdHg7fh(m|`QzD7+NWn*gaxivBLWqBmFQl8gx^R?I%JVU
zM<$gZS^<4wzkA;oiD<bG$hG}WV$y@iNodXcu{mF?9JzLcXCMvq_pj@G!BfLQ7WMN#
zzaj>BZ6IdZNhXKv3nD)gkULz*HtH7y9wRllI6UVO)fOI}*4|gwt}4>c@WDAyu|b{n
zxC3Yn(9%W?1*SPfEB<NX&&jz>&Ho8~l{WEE=7FO2AD8q#M+<`l5-jiH!U@HuU%SS=
z$5sa&Pa<Z#Ld7FI9(@@P-3``-sf1si!6oW6p-_;ZvyS1X8&pDvKHq#s)gKu#jZp&#
zlHL5u!M#Xel>Xm!1T<R2VQVEY)AWO1j$t^ZvNn}U$Oa~+FXCN2a67WSkiCv7Wqw}4
zOrkscy~9_<_-HB4)(ohLNxK8A8WomIR0Li*-qzG3(ZhGHeZ>s7NhJObV!V9=3Tb2B
zEKH8LTJhJM#NZlZODB}^wR|QTFHmP&{P`R;(>dAM^<>JMzEvaWhwb(Y0jhJ`>D8#?
zP5+jBc0{KNhAQNWGAIpvq+88AJ9g~23ec5A+@BwwoOCKbHWa=+3h#P~%$XjVx^B(o
z6S7bIXU)ax`;ui-`oGq_?EUTW3ZfsNxQLZvcYkTCkB17x)ZTozW>G0$54F~pk(Gl1
zOeo^XbXqd7I(T^jgLXF(36wH+_brLdwTi3IQL(&JjpnP~2tqlS$3s`<(BkBz6k_0c
zFJDPI^~$_`v)@a+cg!G5<+*vQt2a0}cpCGMKZJ}{aQ>nCY%AjxIHaH#^$sm!e*Te8
zX>krloDMt1<RaF&TUjpdUS6%ttzO;yyX7X}+|}hdgd|WoytubP>?lNdc`%chX!B6>
zM)<PGtXZl~pyP!VvJVOM=+))NwFEcPQe)2da>c(sOT1a|q;ucr&j#4^d?7Q?59rnB
zqE+}ocSk)>0y-q{N`elq1cLybBb2wc!8roWF9X)7l&Y$C^s&>qX2nO2F$G`+K&*3K
z?!MZb=hMTF)_K|*T=%U`wB`crPtt`EP{}NN*)L|;6w(=t>gu&)|4e-~pL+Mg(VfWM
z2L5D;VR(q(cIvr!#}R=$q^L%!rgrzCn50IqMCccpHNZp;k!njvCrEIp0!syFwb3gH
z7J=D-7q1bKW1VMA*+&~^CzLZRk@56ar1~mQ*N5A-ZWTq9hdJh<N{LuN_>If2+H!|e
zGNg>1MGCUS`=1V*LjVps3hM{kwic-t1VauV-N`R3Op9sV*Yz`~8k|?gG~5&z`Y!9A
zrss7_Y(N<C6e5DH-P{ziqh+CzBzG0j=kY=r_2?$2E#Y$Bz0(T9vrX-Cm?8);h~m`f
z3x%Ji;E&Szyw#(;ZFlzZGxqkBXy(nQEZ52G-Fxg0ng_9QmjgAX$=8$<E0DG;x~u;E
z*epy^9G9B`x~#VLd1^{d?iL@e<NWS&fk$D0e%}q{wzfCYn0SH}j9Qg2F-MLbZM<Vd
z1F1?|+uTX<glk@A-xD8hRQT`Cojd;~qT*6l?|k!8z6P4dNt~a=K;Sy4S&8R^S=)N}
z*vz2t{YjQO;VYs)1EeP9mFNVIv6P|lRn+1U(a|+yvtd`bQCh}6xV8pT9mE1mUlnY>
z=nHsxea6;n0P2yzo!Yk-kUCa9eAg$%<#cq_s@4VVXe%_ScIH-yLcmP}3ixN93zy&$
zxiOXM%Fo)v>E$>^5m5g59ro8Dh)6VG#W3bQhuQ}ILVvPcV0%fq$w>wD)_H1BTZTp>
zz)j*BB59XD8`gd$Coxoeohl<VMygkroqzT!8im(EbPf+7C8PXSp!&bNK#yq2Qlmy(
zm0-*0&z)2`8L__aV8OF^`y=<Gi$}DXEh{smp5k6kh9Ly>i0$j0!mwumLy8yveCX+o
z;*<$r_g2^F@L>3nA;&pIQ0(zflY}TDIJXmSymz6DEP(ElPdL!<v!WK62T8Bel(m}{
zIDGD_KU>*tS8NSz3O@mZ7Jah$@c9IGiA9;gb&GKF$Qv3M)E$t13CVrFT@z)y3%CKe
zLz9w}lBCkLuepUx?+z?w9B2ZOiy{S)RN7D#2$t4R+*t7H0ABfn5O%HWy>{>C#i_?A
zG?8_^{ZC3Wu3gd~lH@79-*RbziHSV_yACudxTOARI4)K2B3IsFT-nkzp<fVh7SKmT
z=3{fr8TZ#oyHU%5IRR6+Q~PwOmWLze6d%`f{7oGI5Gl9*q-oJR0oAhFzrE#MsGxwA
zlacMnA>;q>RV(0&zcl2%us>RH*}s3f+{^8%Z%3~JHO}htm(@r(!q^cEksW;*{}6eC
zf+m$Zo3VHZ`nAQ6PcZp^G8ay-UJ~O6GBMvW%VOdTXfiY+FHE(u_XGFrHFLG6FwWp#
zHaHR~ex(O2x)!J@g{bM^g~L$}^K@BbIfJeFVnhbz_4f)JJG;>~SsSAGEJAu5)H0G|
z+FOxE-+l?2QzGVpJA{60XfM}>`Nl)ueozuZr+e4XjP7n?Vm%OF%D__^e*S;?zhcIG
zKkneoUc`9RW7&2in@4<Chh3GVWn=_?DDSkpQ+i8jkIlcAyC*0(*d?9oR9N-@6mgeN
zTplU*Drn3S7C*Ufz2E+0kKPSHH$uXwL&a?@K>HjvGFlsFCmCMO%oA3i$XVk4XRcyZ
zg#e!zx*0f|2ilJV%1$|0<h_-g`3XP`3@i17lrY`kCF8g{{5mr)ujG#+m>2R5F5JyM
z(A@irx^xp9vHG2+VmLWcIlgYP#ff$XW9hbF8;|=g&@?#5a(}`kVr}u|wrOSXm}uyS
zCj!Nm4u=2f51$yj+c|7#qZy!O<tvG}8l(mgJta;Z&R0G3EQ-*TiJ28K)B5|;_=XVG
zD%Q-Vzk`;jiPRQ5qDjAw+uGmIEM&?}8O9zy!0fp4tJeUp!|-)qI}@XZ&lNsu$g3G2
z2W5R#Tl%#WQ2IOf?y+8`-iHGkvVzzia7_5RY8q6_w5XYTCAxZ0o~A~ffxZfHolPD)
zHm4*NJe~V8l9kEJ_1*%31BgoI+q36pE3dNw9_=&xmaUmxKeAq`@H-}`=eie#KZAOO
z_*!8qmNI7)=$~F7(PBoY7+GkXFCgKEl3NVC!3ju8rukonF;n1ukR2IC>xF%!roxQ&
zxf|*ghAV_<#Ol3$BvSHEppDF3EYbfogn!e>7V>q!Fnzr4#DAQ95G|l}1sKAAk<)qk
zrbG>il0iQ-&2cfsHLf37QCut*E@<M2!-r7OFn=5nF%(4d4K8R3PHHJzoU_JdZh4uf
z6On5T9?+;%f>uI%Hc{2fv~%$B5r!FvLIZt(rF?Kw7O@s-$H=E&FOfMrlR=CT`ubsK
zhZa0l$${=zh(m+*yTGLvs?*b<LUDFz@kkQLtOx2R;&1}I!Hm=0_V8d3@benfyZ9Yv
z%+L5PSk<<WOzzSz%bRk`e(U#KYe7cW6shz=MG})cxmaNH+VEGv7phT$s^An&jck}!
zUI73_S*FF@X^t27t^tMv>nya8jbzqOfOu87+q8Oe=pH_L#2f2yJ}<lmQDr!+fD*nN
zJV@osv$Hj~b5L~hZ{<oC7BDF0giIzTO;s?C&`XencicI*qIm>qau)&_Ija{HOycTJ
zRxBPb!(<8IvZ<Rz1fc!~E+~lOrJ5TAGjx_=_oDlt!vH~_X>lLJ*E(u?>)u=X!sli#
z*q-Z;gF==ZEO+W=X7)nF?cQ9i`@r&wztjc@W&!rYI|hRnypj;+`U69f5q5ruZiFbO
zb<(DubnkS&AjWZ^)~yBLHJK?kfEl7nFKpPhz(x){<M2LNzYu1uF*4!Es6pAOe+_7X
zP6k)}a$}>O(f0MMBPqE;zTO)Ne}vI4QTDhb01ca%+&w!qr5ug4GAM~F)(F<#zdp<`
zt^SuWRoUqsW#?caWK!Tj^=IVx0+jXi^{a`kqvNdoixYxRlh729v(EaL>=`cFL&{S$
z7+r4gPq?vp3q~nIZ+xWgieHG-KeaJk0kp2ba#Jr|*kBgM@ycnyFZ1|B)0;O|Qe1)y
zz1Y(x$R%>!N<WiDkgLpN6J5v;7j?K({Ar>d{vfQU<%x|L8s+FBvXj3vVZ_~udwt>v
zItHyo7lF~#91QzD5HAtfJtlO++dn*0ck15A@Gu!YUrjm%JWVBcRwo?KXy9Y{=>(_(
zhloPVp<)~l(8}Ik*g?AlL&s}t12WI0AW%#H_g%IB3jdg}j-KQky?Q|QWzPURw8;3u
z-LRnYGN9mQtP>Aa_?0PTri>$@kmkS{52ndCLYw9`fL5Q2uKf3chW&RBO)mhV<76ow
z1`bEg22}Qv|3#S>>;cUCr)!DcuSkZJc|j!ra|mT%RLo&-!hstB08q$1sjItY&rs-Q
zKn>`XbcMfi!QUsPs7N2(uqW%%9{$ATz|gZlYXz4|oh;D8LwEVw#W3I&T!)~L5kC0F
zXM!bukE&`E>5YkK0^~@|qVXOX8FG-4>>U>5JtZiIqShjERV-<N2XM9u?B0E#V2T_V
z5cypmJ6&Z2Pl2{qYuNTi?oEq(1ZWna$s@@ndV`5<`{p1VKsYiFcZ1Q+b6f`cE}zVc
zKa<Q?Yv>P;<s{JU5^G9DRsnS2R5em7j%$hXy#@-B5Hh_BOop{j86nO|XOwMT8fTbT
zJH3c&QqbX$r5~TBpfMLMR4U9lMZyr(I`yj``*?Rq0a^EVTI@UOWw|y$q!#ma&mjW?
zAvnR#K-}bxO5aDMtH&mo2U&d(O<6woQ{Zp$iyCo<d4@C@DC2+>8i7M6+%2A){kJsB
z3Dd|R_cSP#hze<H<?pXxuYDy@v6I2um58+2+{n<!>_bL_{ZO`|;Xi|#nK)96Mq&_G
zo|%`Md;sC@&~xC<qg>`9VUePj&l)q%;B3BdBochI_zyRfLEz@tKJwUaj^*<(jw4Jl
z+4Xp3GR*ux28WQAG966W@6w?FbRCY+0W#<kJxukA8}8~WB(9dYILu#LW3kd8HS#qx
z4gVgZ`~`2)QU4bZT<Y6a?gkv-8l80MPei{9v}AOqSc|s<C~8XQ>PDlOnW<Ya6;QT`
zf7OgR<j6Pk7{1l}oUtSBsL@eTledP4qeqev0P5i;v(Kn%zQFieDx!iqpqIw;=+VvI
z=sN~5Yt?%71Hsb>E#!u&raM0hAA}>G%+}Z`6Uk>w*OX79#3`rb3kwVPQyh-BuM?<2
zf(+`9P&s=t=&s|;k?-x#I7V^JTiE3p+oW@qK6#>lO!6g0O9B2=h}ywa5<oY&pIOyU
z;Sg{p(6R(o8wrX*R*64h>0vlz2(11RW>j>7TC4r5usSO4DYCke`-k`e`oBZw7>7>Q
zRxcoG*MT4w@B#3a3TZJ197GHtn=H4IY1wG?J<U-E+ZU$Nii*2F&NBpR%1D-A9P|ei
zZ=$TDYwxrSA0np!XEhS+vQLb$zbXnSx_Q{@R2GSa#O(y126<?qxZ)tF9J)9rUwGXb
zNs2W(ybaFtIIzP294F`Gh>u6hqY42dwHiheE{J@eQ7!^tm?nI&*nqaJxFWU3V$fA>
zId0)<ZH{{s9TmUBGUu+E-i*#P>s{>-AHF{z`v))!g*_105ll~3CV%o1KjAYmHRZ37
z2z+_&g()$014ZF?HVjw?;{$2)5Ez6E)(W?j$>S1$yvcNPGUyY%JJuIQbxa~Da{vjM
zsl@`#_)F*KhoT#qX;{`l@o#i3jaS)CO7wmGbBaJsKPo%|M{W1Nb0N1zFFGhgop;NY
zUAJv|BO*2!z2eopCL7)0V)Ao?_)M)<4>Lqk;9J2e5Q8>SAC^)R_ym(4Y@vn733u>k
zF(V$XVTtp<wFQK4(o0q>$$(H@p+;GRqXDhTm*t;ViQpWPj9`g&sdOARh>_i(!EB^y
zU=VqBY#st=ga$QQB(K*QS$qAnV*_jzXB!~M2m`E|`IbC0^d7GWg`L55YW&9p8VLNb
z$i4c$`rf6Ey5JG_N#$r9+z3TwCw8^j_ktl~+CcI;Qng90f^pnzw?T+4lTw2-sX76;
zZkIm(^8a72_$6Au0dfQ35P4$SQXBjUF)r5!us*f=sc-Qp3`e-;`rR#FE*``N_)Y|W
z&n8n3l)uG^zyz-J4ky9JP$ED#VtH%5w@|Hi%3<X15Cz^&adDwGMV6Pf_4WTK1zla(
zO1v*F_Wt;JgQQ;I14UA=-!wl`?WBY0xTHY9EJRtOQZHutpzg6cxPr;Y3PfZR%q8l#
z@_?H{Y)1cq(Z$-lN@@dqWjISHUiJrs+Sh{F@(H6+x{gKjBG%I>sEU;H=ISu0ezc4c
zb22he932!$CnwwnSZRO=+Oi2`>p_eJMJv63)f(JR=T<^!d{x0&aay>oU7fXD6>`w-
zIfeKq8dz<V${|>LOKWlG9lGn|pXdd`igB!IyK?{?24P2ePo?r~_Idl8uJ5j4_kzm-
z`!}X`rN7NUAqqPS=Eq55yck%qvqOprhB)5;uJh;*JQN~7g_<DF4zYZfU~J*`c$K(8
zD?kPJE~p}+T|@jsw!tf>L@lVu5fgbG0+}IvGZyP}aduOkM-L5vHzbNVb5HA5yaf=S
z<dM}OcP<Uk+O0f52ig-GCH|Od8K0yn4{-QtlOqoh4OR*6<0X5u|92_gJt(ZF^fvsv
z%KA0obyTooeMu0=EuJ6bE-Kh{#N0d*wMAHoh8A;`n-d2IhYi|RV4cr-QU}~B5?}x(
zs1V8a@cHRkbQF`ckZHD^uxvZ?g*As~;k<nN{1zV_LZ*$_a<gEi#;t-IRxyg$zO^R`
z1l|WVnH?0qX^o8?o@$zWN-U1RDp<s+7X1j4^|5B8@+x<_D&V$RzkjZ}9?<;;umHoq
zBn_BvV4^x1EdYY8DqpP3;#V1CY_Zq7kv`582m%=YU5by?mgzBYNnji<zNy=}p6k%J
z(n5Qs%V`<_S0(?L=V3p-r%AXpJ1)hmt;`RFd~hrOF#DYO2ij-cj`sHUC_(HVzZ(X}
za8>7py8PXP+cLP~(Y9%EB10CBcwpA!jQKoeQY3ES$-&?MoWAJohz*x?5n=*12;&60
zrGxBqHio+FNVV14R;kqeKO!O{AqKIiB-YIk2koP1J;+CfpcaEz^tCyS14ud{DnLL#
z%-$r1UcZGIY%hEgO|9N1P32J<K$2sm^>??Zs9@GAx-U8H7wSo%R0OMXA)ir7Ff5pY
zA-vh%g>u3?s*_&l&f)6^QWVjQ5f~WJJTLSF1QLl!tFx0xPFLRi)VzE(kMXsM7)Kdq
zynwDaRQvTVb$lvI`Bdb^{x+YLJ&3UQo*E{Fy@xg#SGmS~Xmm7ZSGdI7tV{A)1R4<F
z_rf9!`i&)zK%?pM=!@Jv@&W3i-)IzK*-nQibfaL#sOn*+Ga|k`C82hzZ7BeN@K#~M
zqr4Qc)x!EjV0#qE?<S9Q#v6jZb6U^Vm4cFhdn`B!CJ-o{H^12bBPSo_{t_6J`jh3q
z*`ZM^xg)RvVrm?&<eA0)D|Wbv^aP6R8?*P6nEAIFH!Hh7uI_~kFBY+&_qlHqr=)#w
z+sI9dcxZwT#{J=`FQ;t%s>c+WKy6tm)K&~5E&Mg)!!bH*UV$i{K)&F};=3%E%f9>W
z8?0jPAnHXX-g;7WaVxp*6j;2=2(1W-d8mh1FAAtZ$#sESFj5`1R`BB+7Q)!Kg3Cmk
zY+D$Yn01J%n+0xS*foKWk4*2vC%Qt(P?x{oQm7~WR5OM7vNcE15Zli7|D0J$rnCNa
zt1uH2sXQuqqoZ5tG!G&vZ0hkLF9vWsw6ItmD$z`tT;=96zw{gqu96a^rB4;h+Xzx_
z#QV0&3R)8~5Sr*tj4Y?=?9ZOneQ&YbkIyjyR_gFUnsevRM`RlO*k*E|txFU%oc(j~
zWT98MVPA+<+|yz|{XUaz6ty7=G|WRj)cMD>+VQB>{I1aHc6yhp`VBQivqAcsj<bT)
zEcu+@i2}vbvrMhv;!o;7_UlU8Mzl~aky`+RD|Xn3K4(NFHvr^*H5j$oD)CR5i?KxD
zx506WDkCHdWQ8AO95K;58f<R6bkqBugRdf#^oxH}4$Sr@-n(bI70QQTwIzOZ5Q)3%
zdTdTyTrZXN>Z6&o-g3Lv^XrIeg>j}1fN;#6JGwgjseWJpNiBqacg5*SkTuwP?0JQ#
z(iG;a=m;T7LV>;>y*>kKv>mO&#DhevP6PqEbwrRFt{BQ}AI{uj(sbT(hNxcX)2wUq
z36_$2s6E3!+8CbyEDSCo@ox?9%3+!PF9oS_A>>|C;C9$m&+*(;61OuHJJ}X>$977%
zZVu&Bh58zwF9@zUnGGzm=<*>oM1nC7Ip=Zbp%_w2{pvBoU3Gc|;{!>}SU);?w)O+U
z>9<3DShuH5*&o1giGuB#24^T{1+<uHoXz3j6hM{mbqJY$`@g#U*6HTd{P>_|fLXTA
zK-3q)-A<Tu&ZX)npUQb(nz2}ElXy0|f%<0S*S57A&-?DRWDyyBPlHkdM?Z8BjL<1O
zPT0zFTR;WYXLu&6k$|zx)H!zdoLl04yf5-v;XPXiff38x!j_;aWa31inB|19BZW~@
z2lFI>!`$Sj^DFu}l45KzgA|RXx8BpsVg;vema4B`bHC-vnPc>>;dMuL*A)THMX(q9
z1!d#{;@IFE^|d)-ytnP@W@dT$8`$;7PM(C-mm4HegeFBCH2{WiZ-i@nS-j^d8__x-
z(JAlRoZ}Lvsnx=-O7R|s^0w^vo81Up_7-$VU=f(1v%ZZJL%tf<E8tNr)mAiSJDzln
z&dL<-i;&_C|DcCJ1MPg*<Ig{o2|S@$?CiWH_=(@9uq)3r2jFr1hUHNClasdVf*u^%
zw77J$`u4cYRsWiiX>^(-clKCb0-q{B%(o=A2kOGAX=U73+3Ny8*g)hzg&Z%o-10?H
zVPRo`-!An~{rD_JulizZP#=gBOW7=`C1FuE>J!IGqhThA{L)(^esCjPyH<LhX2G-1
zMWYl(E0C8VADLbi6dYr{rkin6h-DP(p$k1oy8e_khT~ASg^#!+CI-_K+$FCJ{-EJ_
zSoG1h%9$HWo&d$?KgftO>}Os(rwduqiCl|FP)Zt)kNJ(bLl8lP6aTPblKBI{nvL2J
z8PiBGYT`?HeEHr%h^G)2fG&l``6$4Ju-M-_3pZ_^c5e&3T!=iRrf;#Y$mMhpcR{X2
zSl(?Lrn7SQFJd5GY<7Ar+o*32=W8wRX)3RuwEO!7`8}aXA!0L_>-{(EXLf;fTpj)-
zGToAJPz0@CEe|^eC~Zn|^|z#P=@sz=tGn-TrT@^3;iGdW^L=sZnt^RiAHsjH{l_5)
zr*`*Ehq?@Sr96#n`sVl95xQ08Z$-#55XvJ%2*f#>wy&|^ymr1rW%Np^mp_}1J(tcg
z-=D5Z0RAL5Kd7!VOkMs#^D>m-0UwnJPz~z;m2VjBc+^P2uV`t&4<o%d5(OI}%u_K3
zKDDkGvh(ipKe9kulWN`BDyKbPb9T{ayylgz?ggJu40w4fiKWAd+gg5HDn=dx<(&*R
zYi!Qc1-VZidahYL)TUw_da*RH_#vZ2ds`cV#_XSeZf{XHbBwP%JXg77qG2m$l23!P
zKWcRQ0Y5r9oSO4rR{#2(##AmhygT@-20~U3LO<Amh_R^`xn7Y!=XR#Rr`&l(6`$oM
zB7}^}UZIn|`C|K)APAFI2J>w$%%dxVZ5-edp3IS5_3SFOU~u(VAMssrgEJRuxO6#(
zLiOZAGv@K?lQ=R_NMSpMbJ%Dx4{T^~CJe_U<{HpK6T7~_Ie*>^r7g*b3WhkSLoZ4I
zYtOxn-jD9yv+So&>yZbhrDTYBAcU7>ZmK$*Q$c-HFHlkO@H;y9Q7rqt+q>Vr+fgEZ
zQ26K#!S3uk{>1hsiw0QFw+LIhqkhnx2MJ>6k}P~x=TulHPg*3e)8V8W5JyoBM4m86
zz+bn7g*c$?nNnLFS*3t}AZj8qFgTxi1V$cGy%NGOMj=`g3W_rsp)52Sy$s+05raE6
ztK)g#^}^mzzW3BxpAqJh$zo{pqlonIN5Ls%v0gJXQW-swbvXyY>gnna?(n#RG>D7i
zaN@rDq4kJWUf{XU%z~|6@!uv&KRcpJ%{F-+^t&}Q(+<=Z5%)}5qWM6)MCSMr+kY0j
zk$qn@0QV(~?+jc_3}0=&tdxL0b|oGYeIS^q0R4@Kt!(etYbx`zS52VQfcmP_;l*l}
zP8y65;2!s*WCmykxNVCH>5*4v4kGy_xMnSmQ&{NZo4%>d!Bi;k8z}qKsZVxm<f_nv
zivvQJACXuyynLvzB)__JgP^m0u_>u7O``K7Ym<@i@f3yVhMJEPe=e_4y_KVm0dJ?$
zrJnW_GjfD~%TLU?b=v!MbD=dqTVxh$UpOxjV1(zs6%J!^gOUkK^G%j30!_WWki9SU
zuUD&th;=kzzcdjk-92a<(k`xm(k&7yL*QokfrK}c%NC9_a4Y(?!1;5s%>&VwX&s|J
zLV|)Y_r@7U>EalKP}T++8)(agZ+<Un{p8twq~9GAo==*+gKH951tjqY2qv)o&7T!t
z*fz$-Fk(3E6~r8eSfsUH7H;ic1Xgz%`59qR4OTlkSxfJZ&78nFU)YHLB<KCsT@riq
zvQ`a{5Af|$%M*2P*#W&~rW&dE<535JI73VTURjG)z?SKMt+$2uf*lcl<g<&TA()53
zAruJwkz*Ttv0Y<X{6YX2g95?PFNIVEhuLqtp|^)p5^l{OK8Fx5g7Lbb5^x1-qcDba
z1d$v5kSKx7I1M%JLwQ@r6O;7!HT=|1WOacwhF@BgL;<lB5V9Y}hKVo6bX~*yv8|x0
zWy>2}GDQOU18j9IZSBCFBZi~(U7ekRf$E&E4nH{ZwNWG1a2m6@QzPr9l~Lv|EsUJp
z{LQ6KMEa9lbpW4do74uPu?Bbt{O_ERH;kL)+qog}+g{x2TM!OAqOGb}{aX=ik^AW8
zA;4!=XU~Rga1O^ygtF!|au2|3var;RTq>4=+!AO$iX}v)lXMDP-vnW5DZO8o^gkcG
z+vkM9S_CVehUXs450pYAS`O?%%<bFk`PHWZx1g!#=X4)wONuu3<;gT39!^~UgM)wK
zSo2vj8cL4_mIhYyiZIc35fKp~y`5}FlU=w+B$@X!-CU3t4B*)4E5Fbi8CE%mh7Qa0
zM2=}7vMN5d^VtSB3{?@_mmKP(bHq!sU3N!71N9U+L^mQo%XKZYH^T9D35^TGB0)kG
ze0<c<bJh9~y)hK5SY0F-0K!a?jbdo{@N(sGh_G-(lQ}2=QfsrBP!&o8_D04oKiFfa
zmia?dp%k)yt=)&2@Kw$azPis<89!(I(ss2C1QDTZ-X4WnmoHR2y*)RTeuk(#uR$&&
zr1zTnXmY8U1lBOl90OlNraMg+qzfbcrK)hLAYCYIk#}=`6~b_chT#6i@=z%2w&8^s
zO%-?NT1NY<jQGT53+!eo$7TZL7R&D#1Kb5JcSu2uU*6vaMW*C?RCakt?fClbn^9h|
zVs#mmnjl?qFtPkqL`n?wcHovsxIgY-_-AP*enH_Bs2p$7W5#;aCnQfNX-pS(2yAq`
z?akWnbnOlybiWT$(0n+u$IjS_v}2^6;JQJ)4~PqK=fR`@<dS}~Wc9j$_R9l*i%VT0
zT|{YEH1YBi)H{tK6v{iOdJFqJ7>OT_$o&dGZI?}Y1^v+K%%Rl)G&b)7)te7s8v3!%
zn+yE_T><_=T@`|az|6&Qz-werz^Oq@(5Q$qCAaQF48!p7a0tinG~^3mU^V^+uE^}1
z4aR|rW*E8(=C`LWUbt{OQay<YnzAW35Sk%~qA*Hbhfj_$d?9y3%qz)R^HroBv%3ZD
z+%cYk!YIuWW`!rrI@-PKJ@xb{5Nn81Y8yc|6S5`2=>cWj4mbbK!RsLkIONF;R#HI|
z@i;(-G)G5J&<!w48T2A{(UocQ$&8$w$OxzHI2MKw&SfOhJaXUi)2B})6B(B~GyvMJ
zx>GHVCrHB3`SS<gClT!^5KA&(HjFDfGm}|6nGA`^w`jmj57c}e)e9zZ+GxbEx-*Kp
z9qPCb9mG%?>V4AF?EjL0{4LGi+RXgk7*Q;TJj;IfmHfmJgqPTv08dCpCGdl%gkmcx
zNTcCRSY&$hqyspb2$W`ni~-kG)^1x!N*#XP9;<`x9?{a+JA9{U$P+~7CpHf3p{SX~
zMOCjNb%7j3;y=G`LRWL)LLJ^5QhUI~IWAsgXJZ5ChzPR4akoH+g{lp0Od?!C5Ocxf
z3SD%ncAl8=Gj&m4i6>F)2FdpiK0Lomf={~U0O_U5&N{ZK5B^qm=|9ri+55m{puQVg
zq$f{O;~Xf)B(@fuIFSdh-^5*s5aYDPasukdm(K_h6EE5!S6}9C5+Sl>KoqXZLG+8a
zsGK5;=b@7Wl#S%T+vlg>!IOt(7spxJZ{@b;=6*8k8WE?4hOI53ycw*BdsV=^aoy+_
z80~{bIc9bNYAwS@({XYKtB-fLbmW=jZyr^H$H)~RLtJ`FM$fvz^KzfE|5(*_-M#Ps
z6o9~#8&NYs$%Do_FoF{Bxh4~!Gg89%Np$5P!rA!6<u>oa{Wk=%x)N!#`r_|GwpEYK
zE?(QQ`8n`z=u?j=|Dq*v<&CzQ7cS(SP1O)X%V~(&%+g&Sv=q;f$TUR9WMs&9ugxNf
zPgJkc(zM=Fnd|By{Vw(L$r$})e7)Lb7zN*XVdUtg*E-46#x>3lMpYWv7y>i-G51+z
zeDPq=r%15}@x{N^|1q}Zq6MU=h3LY-dRA-a&xvY2|2{P_%@8jHMkH^TCgC=u&6onb
zAO7AUFoqMF1IUbRL)<B^;Sdx1`!YNQ_sqWso0FrB#E|o~#PXC{{zsh;O9)#EzW3sR
zFXE!2_qzVbAEN>xYx2^ZBh?aTKKet%Y3<POeB-x{QPA1XJN0z;nt63Os?P&X*|CFz
z|45hGw@9*@xMDfXA}mqyn7Ym*S$(}k;On^fcnnLqkw@3TqI`ltKqSp#X4L2dXMgb)
zG@(<(P76)!SzV7V)(+~x!Zyiz>}5mu1&yA5#QABXqp4MkM@Wd?peGM(;A;{LuhtA;
zW)}yh#2^Y{(}z5O#v3+lAP&%%<a1+d;@~i%DS>Yjl_Bl=_1de=NuwqUbWrzN2-Vf?
zcsSRK*3;od>l0gD{-5z*nydZo%gaZquR-UX-hM^1Gtdd5Y#5=!NXQms$40!WZn6Ma
zCh>rWU^q!xWTr@QC<8X**J?I7^g!uySgm_ZzyyfxXV5K%NWAaD7KI)}Ddl7`0v^En
z2g!${$<!2WUrW-D;;2-d%r6#xf(3%&5+;HD$LcHbFp*sw2rq}8Xwk^GZ=rH=@V+DT
zHT&?E--(u9Yh?-*9stpWJQZD?-Ih(1fb~F_h%gFE&=<5f3BSgkw!L$X5GBafrb=39
zKC`nVkZvo&ObYI*1f!xl(rL&%ps)!et&sfSLiuxm*m=QJCA`k6{2vrxT@$p;R1HIl
zhag{PT;MK*b;sl*chRxV58qv@p|s^Nh)+t2hQT~^<!)W)^He(5=O4uM*3FHdp9;EM
zY__7UDlX@^Bs}8IL+ig5eZeuSFuEVr<Np_l2q6}Ud_nOQuy^F3BZg}9lN|>l5Rlz#
zK1w@hZtWKs0jhAZH!^FG@CN)zGOnR^`!!INIlFVG`%nfIrwG_UMivqs&Ger+gjhTs
zivi(!$!RU$E-jQAhx#64p||<*0mUmwX`SiriWON42CXo6s=%e`%JvJ_%SK%;+WV@P
zf?|MU4r-voXZJZDz&auWpa@S!GQS8QIZ%J!79&{xd6i)hd8@1wK!V~#ixh&9$;x_~
zpV%-^k+2-!qcxggV8*+B`}P$9o9+Y1RY5BG_WaYB9YbaedV7~=pKtjGq5V%I0(>dw
zPuwwL`cksU*8j=RIm#1#<^>yjFYXn4`-f+TOmg0v<iwrT*r(>ZJV5Qz5s&allwJ%M
zL>xyG_jxTASjHqNyB~>tAgD;D%AlJZgr>g+H8vjP>vfx_<N=lLEKsQ><p~nSSuU5=
z&f?gH9L*0z+Sp10{<;_j*Zx>eb4Mzb!(()x9WjPmdly^$jT>u`9a;EE{Kv>Qg(%!#
zS!+DGrl>xDyQFub$~+>R0#XSD{tc;$)@`QDqrgDV?nOeApXpwfldmdp1!MMZG%_Nf
z)k#Kf3pD=De(Lz5Jl^xx%HSwb=n4BX3$_bcxw+km;PZ<__UI0qocd|y3q8Fw@;lnK
zK06vjxtLppl(vmb?`I89d4<4)D_33$ZZpQPk{4n$kbYZ=)djkwO>j6~X1(C(NZa82
zb!~Z&6z8~5z~p0$O6_^3A?KwZdg_dW!yC!kb<zmrGPF+Ox5Ddm`+8&lv&&;AK74Cn
z8HjAOB}Q#68g(1787OB!LG1uVJ09I-lh-ahW8jpwYc1MiEIQD-0>0ii1%N^?FxG`0
z-!F<&ht=1y@RK&Z<c4DPLem`WOPr%9y+|3T`FM5V#l^E#*N{+zK#rXb1=K96xCT=(
zas&bJ-Wq+MJ{<_6=STZe1gXdr#;7Gfdls`nQ<uuUZNz;31`7qqvUY&_qs3kF4K1#A
zjZICAkJT|D5-Q#p^8nN2VW3LSk9d7cpH6RoVM8~wVb_M8!=Z4N;$nwN?yE*c)cq|*
z1&;~b14se$KVqy?tu#7eoI)*0HWo?Chh^fxa=o^nH5YLd5KksaJO0SLL-351)%6Ie
z^?B2~(%5smx3M(neb#Z@RAqf7jcOTJIKRqM)FCGHGwS;VVX`Xy4CXU6GU@hhq1)=5
z+TB5(x8?Ti+0odw^C9`r_)PuoiPe-`-+q;osNjk(W!UbsqKtB|;doL&fsU?WgmVxS
zSV2$Bb;!|4Vi9>T+T!>0n7cjfkJ$Za!t}gUkL1+bx*w7SgWFo1_e`jxUR>(yKMcPk
z2})^vJB-B$T+!ZMr(maz^r`<2q@2@II-mk=Q!&iQzNY7gcCj&Z7(R%(3T|pw!Lkxo
zr!#Q_W5>Gx7QoO59y0WxxOfX9ZpibwcmF={twse_Ry;;BXeVj0^U*Wc??>+440+~X
zBHkQrkt^aWL4`Hr`ankK(Yw!`ui}wf`&NnhlHr&&7cJHU{;JH!k6G$WP)%?7J?K4+
zF1C|Mq<+eSJc>zdk9o2qy5YHL7^4uNYKIpJf2rU|f+S}}lgD?TlVFb|=Lr4}*e37G
zUC`9jq}n1x)oOxCD7X`^;~+vbRX<>66o2fpw?d1Qa6uB+5=2qKsCq)=RuNgIJ}@zT
z6VU#DYWyIT5nrMz5Y=TRh1e)jwyXZV;~!-tB_-3TywHJy-G|hM<I1K^1;0OVvZ9*6
zIS)?*C;`0^OV8AcJ5DBJ$QbUb@GWm(8_qtl`&*LbqZ~9OM~)nUCHv4Hh8-YgNhA>T
z*(8?(s|`Y0jdSP54A{;1HKSnwM<|&yaRq@9|9XL6U|3PT>&=MBzJ1$ph}woQ$D;R@
zK8Lme7n=UWoMQ~!r}r0MAubG8uBdGTT5w$Nb|w$HaG&D`@-)9)3Vlfr{r;}T<*Cr}
zWvyBwn>)^}CqL2x%^4({OH}4Xx`BPyYtMu0MX=G!`wSWajtM{v$V*3siAHVZS7~YK
zfAOkR5U-O)<7dg3MDLYP7eJ2)r7^SA0gq^rJ;?{81X~w^Q^C^#AvpX(l=@Kiv5v|k
zNkiMz^rOKirA{Ja&`EB4<P4!ZWXNV_55{NuxP2{He@LSkxFC0`oGqy7HFK_08RF(^
z2JXl|Q0ZJJQoRvjM%y-5pWz%AU<(2*aMxD;SOJ`t?R|Yw;O{E-n=yawysGdUiYJl)
zig}1(2KVKVMjUGt5)xQj-}N{<yB1*~X$}*79L2@Osr12C3^CBQ00wWTFWUr2_o9+!
zwUrb?_5${L9WtCwlG=}LQPDyyRL~L-*~f!hHa}GIW-sWjE9r8$O$iNkuf`iite_p0
z%1553C*Kru_Q8)0!vh(h%O1o?1#}T_F8&o-BHS^Wv|&!rV*N{8gAM}{*Bb_{TQvgm
zyPt96-X?+Egp}vfpkRJ8IBgd9ag+-Rm%h?n_-N*j4~xd6KW;_m$`v`Fz-L!V^}s!)
zzB^)1r6S&WI^fu@yDh_%T^mFm2EQM0npbJ?E!Few8#>EOHi~}6+b=p7B(Ptw4JbA?
z0wH6k9UK_&>3}NS6RJcg+RoskL12DtFaV~f;J=$^j~}MjJP5s)J5{bfhG@dq)}hQR
z2;nr4H-VRK_Skfgy5J2MicB*=4+84H?~<1<o@fjM#OBVZI!zRx3_I`wKa3ipJf7t{
zPI=0;C}(@}HKO2#khLNHsz>MOPPWtpDa?Bct{G^1v{~ZFKx)Lp&#lD+OXv-)x&BEW
z$Us9lquw+zk+e*Z^*A6&x*i%S)Wb_(-f5obgR&Yl!lJf2i0UnYF|tUrv<(>ZOq76B
z0+yLa-cuUPj!1-zo_{J000>Y57ccLln@UVzOz8C&H8aBxPXCjNHhQ?Nzm|9}%ZtYR
z>#WDcC%nrobgsMJh5}&lhQ`MEkm`c%YmOiMn+b0Fn2kzy*Dk#R^CO8P9lgEdoGHGX
z4twc4isk>a+N9Jr4VN6G8Rt6L3rN*7F`<nU3J$$xO|$t#j;xOTc$M#gqWoVJ1AezH
zn;(smGqjDw4qk<3<$u|^En-f$^`ZJ$dKexQ_(?|#+y-)#bnef&Kpm)VXlQtNC63EH
z85(*!{`L`vHP)X=H9hO0y#?c!ke;g-tN7O8g~U21sX-bt#8dFY{${83{N12yo{3$%
zdpJ@!z{z`H_rFUEf)^qQ0vcgg_#dbz#E~rV{3@pMbaIM$!oFV-GAH=Ti0$?n<bmKa
zZW__Cj@DjgY=*@G^1&^bS8W@!jRYv7J4FU`Ov{-gI5@z$XrG`Vv5>K`{p_7^@qneF
zd+hbiZ09@F59eG$AOB5f9!(nUeZ6_~$P44mrGBMN-+r$uTi#G8zV<ek!?b!@8KDUJ
zAgAar(+94BB8vnp0y?q}Oq!dSNiHnB`hG!#F3!#figtXM(<Ckvl`_TRFAa;I?ApsW
ziV#pp!YHu~F_>QPN45Ns#@1HMYkVQb_?AK76`B+Dibl)XIhcfWZ$vrf-)eSM<P4i8
zo+!i47tSc!a3Dz5?GaB`lDB;hWZjIfu8#i-lPeTqcj=-ZO3fkW>-9cRRp=v0&xQ-Y
zn5Ptz#)0%<y&~C*jEe!cN+NqP^$S+)^g3qe;{bKYaAeFYA;C;g?04ROz&GrB>C8oQ
z*N5rp{lGko#G9W60i*{|Ag1{-SI7{eHW+;U;EBr&?+i!CHm=CmsXP83Q`a4iW!wKf
z=51uJmc5gaLPFd|LkSrXLMf??LPn9jvYMVsMpTj!iHu}rRYoCFB83VSlC0n7)bk$4
z?>+A0{p-nn-Pd(q=lT79zMlcSv#qahP2tC@MiT9pAI7&1^H`)ASu~+V<<-w5@VhnY
zGMs8|B>|Q$r$5wat>Tg^gEO#%q@*K;Ko`t!K|h7^j(Xrg>H!Z{Mcu^fyQFN|Io0GF
z@hzsvafabLLJBTu@Nm*Idzr$$4ClEnUOrR@vI4U_m@8oJ3x^k8ixajeNfIwz3PX)$
zSiexO#D?t_K@{8_-p+t!8jEZ3a+}2ThQIx@{d*cR=z<=&Y#x2GnN};4ft4!Twl`BL
zIeE(+_Q;R-%Jt36`7counfSwbv`YXUg9k#j-0bb-RHIlL&goUniW)K&$7J)8l-o)y
z1WU^Za-j%_1sxuntaL58+$I8#W3+>%-PYB`Ure>jHh03$2DlafhTpYhCy*vWTdl6v
z1=ft=bIZ?Dw~@96ub-&s=%ny?>>Ua4@Y#3T2z0WnkwH`(=-i^j+OlGjAG{qCeb>b7
z%y)W+zYQ#_VpXqT`qJ?6$AP<6EZ$dDPTgX};YUr^*|qEW?h*?)GF1Z=gs(2K8Gs!I
z7REsb1eoxhR$udQr+7#_<e(TdKfuIwDVEyBJlKU&*8H^`ee3(b7QK!zJ;6JN_B%Sp
zo6K*ZT1vcnRlq`MG6&{a;W)cUwpVWMZdIxlKy$D%G9ERltct^aBU(Iw(;NHvAvI~{
zch@zA5?oFtC6~F!zl=*z4_<88x|p;8H)ciuC6O!629?p__Cdjenyc28vZn6m96>{i
z@~dpu8<0kll9JZNjN^_q&q?VA{Z@os7#JM};4#7HNn%Hn2xT)g?BX_WQ(PoKY6WYU
zn99YSc+5AnH`~0iu@T!CJA8R=sm6VG#c_hF2IC|rq*0>+hQ1}Hv=zK9ENl}K6A|k=
z8-Rm&nNT!*l6cOrR>Xx2s1h2)cOEjr!L;uRpO)*di}oY;q*Kpy@F>%s_3$Wwp>F$;
zR`7~UYh=$E@jX$rub`y1p0?(ga^W3DO$taCz%~%(T7q+f8T-fJG@xm~0Y{Szw_{WR
zHYWojhfTn9lZ4Gj$K)lEj1*8xHiS?hKPKEm(DZTUV<v@%0R!-u#%W@g^>@TVini-_
z)I?qv6%{3=q^y8+9GMa5e=wa5FK#qK)*0{_Y`c;ZfdE&y&4LvS_7|AkUl@KX!_zAd
zklxgc8`~F^8Zx5#$<N-g<ZUd?L;dqQ!|HjqF|h{Em6-Cow-_C_AEjQV1H%Y+8$@y9
zArRyasg3G&*p{GfzvUAeLTQa$0C<Ju>1d=D12|1bt6C$<976AJ4s;wgJEk@^EYMf{
zwUTi{r2tx-d}=qQCxl;t<^Z7Cw-}cl-fNLDp9atz-zF#|gg^mx>_rk)jQ<tB*qgBY
z;D}%FVE<j#`X)!?8`lR{`D(p5p|{o*8>2+e)NlO>!+4$3<?kfhMcM#I=mZ0y#Mrwo
z%KK`I_rD{L_Q@~*2;rCI(3OQvueW*FxO5NBt$m&dLJ(7aZfOkt1M%1jFoep05GGUS
z@Dw0s&}@zM*`<;4vML(C3QeDI;UnuhNr3gl4+OIYlqmmy0LW~7M<vtgrGpYFWg(XX
zeNf-l*7i-_WxZVKu!q8%)mPAlKladm=XQE~zO?Lg|C$vRtL|0hvbFy+++vr85iQY~
zD5aM3tYoij3%6v)a=IGr296n;9MjXKl#n`gU3~%V)P&yPaB{|D!dFxghVl&LS$u$&
zg4cy0u&OT4@^@gGFRoIix?WdOWE~h@wu?qo`&`w%PFG^Nq8M}d0zbqV=ya_43f{S?
zq2&O553=K`y-A#T^1O?Ke(zH!)`exT4%^*o|9t@GHafCJD~T+bFq=J~1LCLev<%j~
zv|1VSZiLpqc6w>Xi~;o84VA0qILain+90Z~>)Z5W>y1p#0d(-fP6|;T14kUyF2&?>
zB`G`;kl*L=ub_bVooJD$572UD|JoiVf1lxp{AZgOiZE6HHxCc8Dg~z>!A%jpLy?$s
zXq-vWj`&l|4W1bqG?G(kk-H`$nnM+$v&_uuj#UEi1;fPmX6of2q4Tz0nBCgDRli#A
zTgAX->^K~DgY%@Mk&zME)ba30{%n5tMNf)Y2t4Bt(L>x}d`L<{BJ5#rnXS#94QwCx
zByde}v`)e@14(VgGRC`@8T=a=*)Qu{Jv6slK6rd`7Ocd1fuXpVlXqS*<1rCI@w&FT
zwRsG-ltD{a#1Xfu_3O!dkE+82gjK?{V%LQiF(rh;x;^c{epb8Pb67^-H5GTdh9<My
zJeYFZPG9zF^it;3?R}2cc(xccB8p`3kz26e2!t;HDY2WO<PM*xf8HWO$tJ4|Ql)+s
zdz40Kn+oo|-pQ%&lC*!TTZl-;krg~UhitCvagI?-)+y7MnIGMZ1tMrl`_8Q-*8ahc
zkx=O?gqyAlLqX^$;Gi0c=!hUz9(V<-tmfK;Od1FxC>YTK($+;wkF!@cAx?xM$GHth
z;gnyZUew%~_9r2=9SB(c_#<lY5~$9^bZ;=+iEC%&YHmXK@^U&Lfw1-wKXzQc%dum6
z;AA7q^1t>A=G@V}+UG=SQ2g(z`mKPx1AGyoeOaxC*-xF*gG4S$NR&EtY%10(So^?O
z?$ei+Sa1(%)3NdlZ<%^sk1(5Hv`gDM_pRt(;`=84D;(fL(5tGqI1_QW-q>=Q9l$)X
z4aV0>9QEJBX_jFwhiz2L=p5^TY<~^Vu|Uwd!!k~<t1pqxe*KY6F7aiy^gc;-sg*gb
zmQ6^z3}s;L5PPZT`GM0pdX9>1T0(o$c?D{xeShqd;(;Q_W1xnCd>I}ZQr}eg9*Abd
zV*^8#D-IbVW_>z=f!gGJO-b3ka1>OOURn^A#ke7ixNdPkju(unCYBovu{sle9|Exb
z^t$f8=VBcHF@`3rN(Ut&E248yl9S{&z|)IXfSN6~NoPcWXol%1DZSthkSzJkTVw6Y
zC=t}v;F(Q6EtH?~KfC?yDvV3?D|D(Z<bk<jpRXn}b|;_d!I#7r^<zE)H0s>Uv|9UF
z=+L%SAnKj;jpz{~;QJo5dSgi9I&9n|sKL!GZ%H!BBU=jmP0G2SpwmPhKW}(&JA=PO
zYm${5r*sA6{Llsx8@XQpeJs?hfKY`tI|ZveK}LvDNkjk~O^FHxVv6=%)JAsT5lKk{
z0{tNCV9K}+$2c66IpNh~C`J*JXZ}=kMTA0S3)a@u+;wWmB3W^T4kt>_y&E~o%tgl`
zZ{9#!k{v59bD^6iOBiS@M#w)Cc?xxqk-cThTg9?dCr=(`KDn8n6C^--JZt?@)+rM>
zgNWPTI52t^-bp^?21e^u1=%jV5iu`Q8=(c+Mw)4If~Yv-<4F`7OnENp8SAgX35K~k
zj2C_eVT3ikv}>V;IV4fsr#$7n4yS${w`>0WHDA5xAK75ujIq0XOT?MJ{iC0~*TGpT
zk(Y}SuA|2Im7W8rB@z>T2BHfLF|60pdN;wq!TS++0F(+Y$%;sk|E|-6Qfy`U(pw|U
ze#G>HF2{~!0~u<c`)1iLw-S=HjJIjy7S0Pia0<n%1BoUi6m)>Z$n{lSy>Wvr!m-f=
zOCS{+mCTAbk*FxC*P`P|-*h>=G+%gAnT61FAbmi8vrzWQw$Std11@YaTRvL`_8%@H
z0;Y^#FU2ziV4nq_E|M(b&+McLRmTv|MqSRZJ~AC4+vciD`#rP^t88;AK>jkAy|TN$
z;IBvs?2w`VvwqV)ZD4-Ur^H+c8wOw;xja;B{{ChCtT$n@0tig5#t^jDLjVg_29s;V
z|1yJc3Bkj&Q3*9S_GF^7zz%s$ryB{Ba+h(kIk9@#$t=3b^xi+}_Gw1;eoCpmm&QB!
z0WGVrBhJpmsVSWjBBCFm+Kct+MIF<HCj~B7w4cJcIz47f>tqJYXPhi(&!QIYzX}_i
zh@htBxObMGRJf*ND~ti)(W6IUoTdL?>6Mfe4CX}D@O3KIyGRYs&omx-u2J}*r5Foz
zTw1%CGPN$e6c^d9Ir21X1s^kgnFeo=+FjZOfvVpIHDJY@HS%1A!Ry`p{5#gV&%o*i
z`{cxx5q{175E<!KHLS=Xs*qQR$j~|ae2#3LgsB(LbG&7_--g1oYTcjVVfFagdd0vb
z8V8NzWD|N(+F1ouju`}fkcqDGiG7#ay<^7@)-migNEx23ZGF|z0YU_0oT1(`F-l0H
zvRldZ<ps*)8kuy1)s^LPUp@8ScKU>di+o+QDIZIx9OhGi(tsm&V{4H8>o&@uoIs2j
z@}DlX=$}Thwsm;RrcHbZBs^~b8b0mc)z0IZe>~H_Eqw9wq+eV34CuJvGr%b+|I1Mh
z{`9<+9xE0Cw3jb<H%C{0GbYsN+5k&O0^YeMTJyp1_19@~m#wXdnJYOTu^4bZa?&fa
zDpyKj;iikdHcd_XqFW_YJ%;0U+CRTHW_|MZPrAc?+9OUfcWDumlF2wZF$!)Qnlum$
za9ZDCnc#*O21s{MiA95>(Xtc>$O`-ka`c0`2Os^6($ZwjQGA0bn_nBAX>j0)AzPEZ
z6i<PQv2??jHB%-d{b{UTH-|4$e^l=U1PgOcobaGnf>adiQy872vT0K|My(V?*(EJ$
z0m}vNp~^!*a~zf5Ati9gWzK10`%ToTQcb!U8YnqYiY~e`rrcZzg$XxtB&mE~XR?aa
ziiEljMIXQ&;IG-2jgl3f1EB*iVZ+x2+>s!cGpHcY+oLOkf~Uy^m%Rbd%LZCqjC}Hg
z*LXee)CXFWvDqT4S(hVxam6DhyGuX&P`OT|tQ8jChISM~LS}NL?+{e^OD#c=l}FcO
zd0E+iFL&EpT1r_bv*5mSU1DIxJBWj$TPJT+C&U3~PR5BhJG0hO(}P0SV=9t5k2m4W
z(p*1Duf>=#lE_GWfjYzE)x|QJ1_EvjKw{CWztqUbhPGJYGjI$z)ynfY=V;T|<-z~_
zCs*}hhg8RKbB=|l0JX3FXPQyxv(3DJ)ZU!v8q8EWkMK7%tuR<9IM%K3pG_gLA10v@
zNYQ)6#-oe+lQg9m7J@ACy~=&L<<KyCc=ggHlLOv3nwF0~E@^V|)a7;N^LC*tNHdYq
z=kT=3HaF9n2+0cy9n-Zka!h_~@DI?2N5^|YU|#3|X%HEn5Je=RVi4@_OCeVb^x6OA
zFfIkiw}@@s+MoK06kJ$MD3KDYvD@GiRls-lr2Ji3-l&7bh%1_ZP{D%TUuMd^Kx@QC
zmhDvT6?+&gfQ?Zz^JGQ~HmGZ~&j=DrS7LIG7f(oki2Kdr30S@^&fvs>%ZGByTYD1|
zow0uW^*ZZ<<wD3;FoJnj!!jNQV%8#EM=rI63cVK{Cr;mgez{IhyW0{YM}+6rfHciO
zL)t1B6DB}j%?ZkYAy(N7!wnAT$sjDL1#RK*yHcvIM!Jk0)J?$0$b$;uPr({1N|PI(
zR5{=~cV;5?v2}pBzf#|HzC5+hTjSmCB{w)a2_eN%^UugFnsXTP5dH+AB;YRs6frEi
zxC;doeB}+v(0v9?>w=Tr?`yCEViaG#Sy4`T68fPs<6`d(LmJNH<<`B_t>V-2js2rG
zk~ilNS!!gKyDr(Wg=BBRbcgj9P?;*}Ul@}S+gLxwLr7ww0qSv>FEchFp=#Gd0e*h7
zR-eC*0UCHAug8xvdFvn}$QYH%?$}qWU5CA5`-M=UW|mmY9(|#6fUtrCHR}hWYXG{B
z7@U#(jc!FfE{qpfg3?I>HNcl&m|)g=3)RznKDz2ApKrMO8on&E9hKNOqI{`i$y_bv
z@_Z=P_&*DMiJ7wk%O#>jha)_8$)7Xl#TA6!!oC2+CL-*d*kf!=$_W@>fq(QAp#Xf1
zNura}$2sncDf*IcAz~5SAu(5G?|m{jWd*~^zVFL?WL<u9*50L9YDRlxO#{O_Z{crZ
zo)?DFVpn#E44Ki}p9da-8SpdkW@&7jy@gh-s=@6clt!S1fEccQI@EaiUgMptEIX-Q
zR6{Q9=n>30zce@CIfqTzW()hLxpB7~m9>Z}@BX^t&r6+xQ*8!&+EU)qX}unt_gC0}
z4UUj-K7E?)FM2x`_&^(f7-$XXA!S9*%`jF4&OxMkO99Zg5RYl1(ok$ZCQYHnLpEXU
z8$sTWwqti3zEGLX5<<t%vOdzWYMK=*w@iL^`JNyxPChciz`%TA;$Lt#+1Z`I!31v+
z_$Jujx67?>gNTSp6$_lee^%XjH9Eh(pE$Qd=A4e*{7*3teha<scDBu?)SQ%|b8pAk
z-8ss5qgEQ878mI0tScj7f(Rb*^LxCcMN;6thIl|==M~w)3nN*QhPQF!@BY0xooLxe
zi0OO{kv9}B#^cYbRg|XfHiZ0G=kBStPp?<XDfQX?mV2agwWUb<jgVJ6&++>EZ`Aq?
zd~*9@SJyiz*?vBX5p7Y$H*iQX0ljU#_cnU_<<8(`%JoeH0DI;tzajTZX5BjRc4JQc
zebi}H+@QQTpzG5Wiid^0XbP<b_D0R^Mr{#2^^{d5ITpi4K^({+yVWh-go?MVtxdjN
z8#LZIr3)_gU#By`3_zFTJKbrukb!IG#orHXx3{s`c@xFDL}W}IxaEzhkNuD2ee4*X
zG(EB|o56phk`)c>dipxU{B9&axmcE~fkz4$k#J`Lo}r)=T)XzN#cwv{{SVcaJ>`3r
zZo(JS&u><KPXGp0pG>&uMaKt2R9SG0M#+fq8gz^@`-cu{V)TZwDd`+#WGEFbFiZF>
zFjixA=hY5r^9T^2Tl|Yb_^)!w$96~nN-#WGbR{WbhfMyg(B-W2rYQe=;_%C9Xnc~?
zxktDaX~lks!QBNUSk#YCJF>7&;A)T#M*;vJe;eg(NEmx@X+s?{09o6iimsyb$nGM6
zx=_I^WN2;LbQ$G~z6r(KQF8f+7)W^2yW>`S<Hs_}XJO3wGY&YLt*8B*V=l<77VU8#
zEf0}!5npZi*Pz@(1whRH5UT|+9o*nLu=LP79A&&r;G+Nb)A@<4J9p*`0&qT(<q5^(
z27aud<vJsg?jhq7zZas>1zFfzZ?ZAic??8~G>40=sDaL673QCd^FwInAYtXgq-|;`
z51e3hQ}Z=;lvIe$GJ3Wh2Gzs?WJ=QKo-;DIiEeUU=ogfE@G;-3y@iwn*q2zSb{}@R
zopN><I4)<qR*E)-GO;`SF;xrnOMHpdf*syx{2O3*1E*5wZY(Weq)>IWGCP}@WCD$h
zr0tB`5Fq32<&}2p79Eia(9nRhL9z<*vq<VHfIpTvz!;>RDy+knH#M=hA-1vM(@6%c
z8`tUotl*9gFQyNE`Jc#*u2u>A)00uo&tM_|m>nE1pZHaE1e`~hiT(Xzj2-|udJQzv
z<8?$t%>eQk7iYjfUvR2~VHhY*nf04>^*3vz#G{l23{U+PCT4anrp}<}bI6AQOK>0_
zI2o9n`aSKhMH0>sZSuU#1*7L9(ZBH2FzhxNiQR>vL=EtA7>!I+Nw>7LJOJ?kcfk>c
z#wbN4^tkkSMXyq|00XEAB}ium9mwgtkQ5qas~Rb8pBAb2BjV}cu>rZ~!BydpisV^A
zcEZy#ea3H7br$hNKdX@aMpU#x$@9>3c_M27%;;-&hdlPYJTZL*C^RS)<g18zDiH=h
z{zfl)(4~C`XV@}%^nSZ|oJXfN)cf=rT-I>Py*Ug+8K8~QqY4+{r2gN~Y$*T^7PoHI
zDvpy<3%?DUWk*x22dp)SmgED3=KpvcjXZ^U1NkBhNr?3&d_Fhu>Ne7|cw$dxM<~Iy
zb<sK8F>&xi*40ox#rojI!sazF5C!%t-{J&Tk7M_pE6&!WSjJug7xJG~TT%03qYTn5
zBYYR^@S+@B#Hbj(>VSs^i@y18*j8{6IW4BSPUM!tU;(!@ETi28az{RPNi3K@7KwTf
z+b`SfVg0jxTsC)AoYY8&#9dmubd%p1>7Bio_5CxCi$TwdS(3r7eY;V)|5uy+?nhIN
z9FCCw7KNcld*@0T0m+kOH_!~AfD$`b6<)6h)jdXE*ut|4d_$r{5V#3olSn$FBwuG=
zMJtiIuCZ3@omvOwo(?jR?2(prZ~v8wyWNomp%^WpN#GI?5NJ<@Pw8AvMC*wq{(a~3
z&}w6fFjOC{^Esk^H5=o95@s^z#Lkj#ZpO*^AE>tiBq486#oHcNjXKZDaSJ>Xu$G}O
z1JMxd>NnvfOswe(Z&5W5z^DcXC^2Zmj!i%jlmZyPk}?1FEnINssD>pXIZtV>`lJw|
z+J9pxa1L)bx6^YOqQ+Y;23@FjUh*BM+Vc5o6dw7oc$;oTKAN#Qv){nyABf+8ud%s1
z2NUoX;<k=j8c-B04xaY2zDGtV9M^Hc23Bjs`AX}p__uUFBrmMl8o1_Z*4>!DwmpAN
z_27M486&bCJ+E#buero{*K}f^UcdE~Put<?lBCSWlhlCb417makC==e3d#ddjzo;2
z@L2M@zW=%6-+>MB)LNQ>0Xu%^LJdYLoWL($7irOg>ZI=dg_j6gcO@gEz77g#GRGu#
z#x`5I!lF!$Foxg)4y@grZxmKBwf(hmA@_)Ui$BfXA%9viKY{J)zg)h{AtjvTY=DUj
zXJqNfr%E^0rEG)Y0`i|xxh(|%_*Co-@5aCisl;4QJk|{7>wSkTh#NaE#`w$0n*P&d
zo?*(qMK>&w?A&OvxLyET*}n9|R%;~q>j^m_=}H}ecP|9Lq~typQ{z@t9gs4Wy9|NP
z#cAU!P}e*@HEeR=Ku}NKyBCk<+g&yiOe-*OQT_+WJ2B*7MPY+1FARAyy7Wcd=6gA9
z%Euu51-?!!w~Af)h$I9urJjkO+}P!?biYc!&Q3U)ES-Nlx~^;2N$bdM6?5C4f9Xpq
zW38Li#7t+`uJiXNTm5dr#D)ocU$`17ue)zoY8>Ld2ooKQg|Lgl42teUhhZa3obdkm
zzB{41T5F(&6HaS{?24>nnseZYkS>~x=ZOa0)^?YnSk!)?<a$|Vrn<&}dbs01Qr|~Y
zU#|W)SoXG)u0`Ll!1}@<mTmWR1S*D4vb!VKrlEY|3G3er;2cdKZ@+6ILq^O%kZ@yX
z`%!US{Zx!;u>a5Sm6-a#vWNzD6Erm7y)=;h&1cL8GBqjJm~}|IB!)3C@>za=5ug!P
z!I*U8nD=(kwk#x7GF5t=DPSlY+3|QNrDFV4D50yV4*Ou7Nh08Eau@kehIHR>?zxUS
zkP%%uA;~NkfB4NHD1n{ofHjDLJ*m)GH=W1OtvV<FNep=_*=ij?p$V*hg5v=x#(*M8
zL)m!AB(mh|w13b2mf<d6mU+3uf70~Jlt#+cbt{n(lO++ngf{FF>kY@`V+zfBV_7Ng
zngcbdUnSY+?LnkK9Ql>ak1(mh84GGzN@qXF?4_2D>arN6$^iCubR3XxSBRQMVg2)A
zB$sCEEgZ-=7m0fiVcbI`JIfG&USegmNS+A6E$~vrx4T@5%l(}9AiP+uRw?5sM|REI
z%R8NY1KL(bBuUhPV;U{iR=bJGu9W%n+cli@6$qN{)E5DX-vehaaessDb(YzSb&U`i
z)^2)DD#6lHU(4~LPS@#J?*YCqF&TBm4|<LhFC3^lg=uJj@jM{U2{~p+!MVNol|VwI
z=eCkuWj0*L<_T+t3ug?kIEOw_;WW3%G0VPTCJ64an3NO*u0n29_dFTC_yj~*ftCV8
zLj)IFs#QXMkNS;$t;W#O4XYNum^%B<q?f<|<>=Au|CQ_|NY-w<Xif!fgBX<$z{4yA
z<tP{}s_yU4gSACmaM<*hM=ViF)D(Z2)4>X1C9$7$1&WHg<&|^I8P9%j7)~=P^cJ<;
zuBXnwg`#;y$5Vmgm9As!<dpI4<YCw~e1|nIRA2{u>_7Xr4hL*CQx;@Hsji1X%aT@6
zkLJ3KfgT=8LzlNj&tlZ3?(<EMVC75GRf__cTP!%8g;n0Aa$|iyjLgiNQgHep-C_f(
ziI=OBL-?a3IA?$_ktX*-D8?f-hH0^qG{gSi^Ch<X-9!+$9xmj*+Zn7=xB_6#W-sNN
z=fyr`YtXSw3#R4c<6E3T+Klr}pYnIcdu)^71*ne+4$M9J37~`^(RyM6>sZTpk8O`W
zgSkw+NYr+T*OQi*{(d_lbNk?4c`ccU#T7nD>N|E0M|WPbPd5pxoH?fL?n(BNUUkf*
z2nX`{zbZgmp*-PQ`9#Py?8^^SVN+FVC<7K31OGA&XmElI^>A~cHeQxP!KWW2FPJYC
zAR7nKpy7Y=cnT$9{zfWAu5ff^e(e5a{5#fIc;BUW$A1?RRW4DzWENg(loF|Zz$o-F
z_42aeF(M%w2MvMVl6D!2UCj3Y)<Di~;U4&S=0FA4-x=Y^#H*K{YtVwWcXtm9i~$FH
zI3P;9reOe667{oxHU^@C1!yA-O>RBhz)ayb))LRE?{xvR5+JC=z=I2Oi9?OuRFubs
z54tb2Y>XY%z1lp$%d)U8mh-f7!256`_CIH4Kf{3(af!3TSek{_-w>Qx0RcAQBCOu(
zL0f5QRP2#AsL-BCLTvz<lR64fx;?o3<WEQMh<T;oxpRjJF{bXzN@cX|L{dh$)5O%l
zhe0TMgz6@1N%}OCZ3_q+u-^JMd|I`oFeA4-Yv)I{InLAYWFB3TxXn}vyCBS&I99{9
zv19nX;M1({K97eU`{T(K7lYK{WNB~~E)$cQTDwD#0AWCecLaif2M?gLS*<ZVxC?wA
zqppNk3om|WBB5~Tkn6B+mV*t6Njt3NMZ_|&Z$_GBXKoH9Z+NPR^u+9@hv_cHRA#La
z-R`RDUui~Nhj+{84U6&A8U<wC91gzey&PGJfaTRc)Bt<x0dvB!G@igl>5EEs{}@6U
zr`>{OieiS*<7g2)Qr{@PL97%Y#6}ZQP~ktmQ0uP)i-Nh*enQ|Y8X@3;;&fb&381}z
zp0OO<M4(kBoGjd%Xzj+&w&^Y7ladd1ZHy>odZd`V=PpYFc=LF6t8zMH2>1nl#?Gvt
zg{PGI57(brGNjes&J$@CO|l%cp1e4$0`+w}$Uo?V(E46%kZ(lgPAp3yCdV6DOKuC{
z)*_g0$XdGQ8qPCvBIvV$DJZ%ymo%<hbyH)XQ^}nx_bNRI;+Ippr^zmj_2%1Ih1XAG
zy~YEor993*u2C_mXi1+aM4^D*Q5k`ipr)34TCIDp+^wxYqP!{&^^ZO%X6KCT5vrjJ
zIcEkI4Dh0i_c<pU20T8X8-0d}LL9&VLZU5&_Yc{Nn{iR`Si#E`OK`(SW<QRp?K7at
zx_=IE*S=$OH&Ko$#kps+fFJ6DT{|5GA29sst2s0o?e&238SgW`lMhx#1Ouo7VWBP{
zE;1qlx}tXL&fa`0--`{l8qgnNDhB{M63RwcO*o!8)3^N0^cHE(^Aodjw)ZX@2T43M
zc0%GleUEWZ7(;uTF~*R7#3=D+ui?pe4{xk4mb<NUwV657TrTuU@``&pfMXAu2^v06
zWW-|q>#SsdD!b0n;ggSOrhcyFwlnefKz@V$MF0C>(S_jEJVUYx=Xa2C1o#i61gC)*
z>pAx~ENAoYij<k>|2xBh^1XR-b_+U9ZP+a)c~Y7{GlP|m=)}5Roaqt6e&~VVX@n2L
zIsnfswJeXYNywGrhh~HO*l5mGO`qqt2h{=}*W%tK?7t|f$;Y+$A@gcl%p0kHW;$Jq
z5rcbXV9d$N^Qv5(7D2K_$Ho8tD#s4qlgEbrU)2A~XgyK#Oo<J}XG<YhY7qDXZCG$n
zbp$z<!uwj{x%g_7s(`Z`QF_oQWT_C2-<>-R!u%6H<xM6f1&y3GC6}S_K`L_X9qnn^
zpNF|GV9H}in-WC<?vBcOnZdCd9S=MWmiUg-4+N@M+=X0jiG&Ga#h_~dMcG8O{rVvX
z2a(L6t*|Q^6xYn}>=G;;dd>T4vxwvM;xqwyiqG{;P%<ZruD}mp4mbW9<7E3>Zanzr
zse!`)b}@znVJ~`QeiE~sHCq0>sA^n`{ogyezwWlR2b&gD;0)M8(LD8BL%3=0-o+t!
z603QqWtK|E(PPJIs}|l?4IJ4zx01LsLZeR1zAoh(N6F!)ylvvte}jMd{ICjI35UP*
zqX+vWj&*yf*q(T$lVt|&1tc;c-3!4>2G5l1z;zkI4iBH2zyPqRH?XGHHtO@`fT)1K
z=zA^rir~Oxo7+E7zkW$A)I$@95$b+GJY4JS?GyySsQ|}m!IZUTm{*LUF+d>*rgp;*
z+yTUBwn7cwhSl!xuYaOQ<|@M|k=>27i4uJy`t3USejN?srPB>#iRlxmaXf)TKN!6a
zD9^|gZPCbWhJFHg``*1lIRo+!KOh}RAA>NE)zI9J4F0BvX~TmDZHK=dK6FUGBIWbf
z+Y<NN>GF%$@pWIhNZyZ7_*16(f5{%jyPhx%8floI?8&y_a`j>Rhfe069M3oZwcH0A
z0*D*Foh#sDLVP^Yhc0@Y9f+thi)W3V9w9*u0VQ~ULx=qUBBdeB6<sZu&`I)jvfLoS
z_|AU1`r~JdA~Co@zh8ql8KT!lb^SKDiV=HaWOJ_!<=lN7zrX=yHjY_HR7~A@ZVqGX
z#$#&h>}2?0R%Q)uBz_%u*K0bHEYRtQ_CHJt1@S<YnRk@RUbbdB4GfX_y?eAaEqqc8
z+I)sVg9aR|l6P(b#iIGitS7U~{OaGO<xJDEb?#O=eLS5LG`P4oed5^3;cgKmGudZ9
zA<-DEQ%wfQIB3x@FyeUvtORtWgF*--Y1zmH4NP&X69T8i=Yy8|mm-(7CNT6`sGp}G
zDs?aSi2mK~Fv7M2CIsWkT!B2gWmmcojQL=OM8>qx(F1Tqd2Z?)ySTWRn7<#^SGNww
zN!@0$V_}Ljyv5ukrov16PV$kCfJ$btqu^chdo3)N!}rR-$x8>_MwOh4geY&sF(fw0
zpI_Li%AY}@kdPS+>hXt(90Ft0prEP)1v5C5)gDC6dTOK)GurRZR=cNx5SXC(lj8I3
z4OctYX8qqJl?0584fI@7-VWdcqmw>LCqwyKK$aV_*#S%9Igtnx5CL)i8qqHB?|_|=
z#Y4l3I#<Q&z~l<cR5EMJy=|GZmS(VSV?5lIK`+JGIOYT{{ba<`sN%g_Qq`<~-!sbw
z31f9qhBwSYFbau;0f;-c4)sCHaVyctvv^&x4-g(b?l)$w*|~2wVffm>5%gPcen@)j
za#C-jcmjSyGMips$KWMr>s}f0kiuUGk)VQj4NRg*MAY^w+Uqm~8KUkY{1Pbj<PC0r
zkYJGnQNYym9c8q{DZCWgn4rk@%Cq`2hG9A-Mw^18MBDgS>MJgGoN??ni`oeRz_LAu
zpr@Kj>m-D%5lx4#bw^lnf01|}{na4L3=@JkiW?C50~f6}OogHPuo<%Z=lY8X66Z$H
zBa)o;y_Vx6j<AGPiZooB=$tYB#~p4GtlOPG6Sl%qmVc=I{0D1yS63=}Y5=dq0RDQb
znyM-sPPjUh3Fp1&U(e!ArC=g%>@*R#U~M%SeV>+}XD)YHf=?ZL8MbTwpPpfyGmqC-
zWj1?WTkSeAIg8egC&_U;=zhc-78ZaDtV>Tr0w&M;$Z>D$BZ)V}T!Rc$V)0tD6Ugh<
zt<ay{!vj!P60>c1?f$^O9E3ONg-+TyiWc!(ZHr!g7}_Ib8$;hFa&Y^32w?xSN`N2&
z(`xG>i_@o1N1izkNY>hp^;F6cYS;s6Is!Vlcc&R$?#(dErkee$z$@gn<B<|9!wps*
z(GCt=|Bvi5W#&O!&Jibl9(o?+rlE`j2X*%JyU)GePp+_A6>1?r4385$&l-q5u#clz
z!%Q%O_>gjNyej5@3Jivn<bxzN4ZF;D*y_FSuevFcXJ~234;;uKLL_g0a>>Jo&tvk$
zYnak^2EvU5*qpe{-AJ3X9CNuIbC1;4&HQf|tw&@eujpL8rx&_2izRw|ML5`b$M!yN
zW6Ux`=#Ii$WftB~>HNc!;a4bXy09R*dtyaMHTE%xNf91wB>Gi<AF2*w!hmGg4|w>I
z&=n!?hgdb>UhnAj3lqoLw(Po!Yybzu9g!SMVsT%V5WNoV2MOhASM7>!M7hrhQwQ+`
zKl+q>q<aXWx+m2fN-F)eTU#eZTer3%EpvClPSFm!AbzuudK=d5#leWkd?pV1iTOQc
zSvHBTXsAPpDg*Q}v^kqjDb<M-42!fBl0#0i4FYna0YKe&#rde?p0M1z#O)E7JiLvt
zRNH%d$qosO$*}S?WR(LD|04-T3G~D7h|F@B`!&YZvpeK}3&amvG!kr#=i}yQ?<~lO
z;{yyQoQwGUJ^AHZLY%Fu9Jsr7Q~%MsIgI`b>~m}y&{w@3i@*oYRxoA~yEUnVQx8#M
zqH1aaP{?rcv;$k<{W(90v0+cj#H?AM-%X~L!uCO34m>7<>&5@z*B%}Zw#j|+g+clm
z^{m^EjnxNR3y;@L-(Mpv+yJ{mtQ-qBX|d125>p5IEBsVY;E>0H4G^Ag+s=;r!)4~l
z!kGI(m?8NhBK!g90<NzNpNruV$b-=1yc(SeQ2hEey~{f#0R^KeO6&d#TPx^$-G5I|
zsHljKxhWz42}L04eN5!>|8lmGRTg@}LPEH&-umVW6C)#(SwRe<3pE-}-HN2!#9XU{
zCzP1Q&Z{>A+Tps(&D!`apN;3wY#y;HbEz-Y4a=tnRv6xjPF{WEqdKad8ic=&?eu%1
zpXmtkDx4HCPeO|gA#pmkKByT@$0XNaP`@<0b&07}Yi7-|uot6syh9nR5im2<WMd3H
zWX~a1L8j`iu4U;$ui<-$x*8;Ud|<yh_0clhoX})7hVg4Km?fXwuDibq!7RRkBm=N9
z0Kt0h+h*?V<AZrkk^DL%jz5<-M&q5wgWt`uqqxgV?lPBnTX~jJV)7R0Q<W9Ln}?lP
zo<AO#Ms49=shvUp2i~uLW7Ae3tahDks)!gDXvFBlFq-@Tx20(Tb=MOo43IEmuFwTm
z<jsKb&GWxXs_Kc04M<F;s=0@wu1n()fk1aCN~Qr$3Yh8_yv=`?8|5enV@6R_bzqCi
zPx^tz2s0_{ZqN~-7Q|n}7Mfvse+C){VAs$GQCj-EFt7{`ZeyfD;rGs5e_JW{U9Hbg
z6!oWKX8p3bM_h}`)`<}a{>!Br9VZsAEVIoyOZl(u4>+Ddm#QQvCN->5aI!p+$#C#S
z;%Zb3gu#!vEpXjE!RCa3<5p48tJJT8>(MR{W~A?@%T@&k8`$R&u~K=Tx)`-uTv0KB
z-v5#cUI2JsA~-f@aVsi$P)6}<49t_(M>yi7NWi2BHp<{~<D@op9*V*U7oPv<m3|iF
zOhHX8gcvF)$nR?OgWi@+g>HSt4mbTahCfJH=uAic<adCJuUDEs|8kaU-(jmO>+{~r
z;R(pWfx$wu41>5q*f|;EKi0U`hKf)P!1}?N2CWS%ZV)yF!Y{#L&~2O6%$(mHOI(J6
z7AI3ZvD`i&Z8L-agz0uP*RYYuK5Kbt1I82B7S^$dUvW+XN&<p>R190iwS9ZwjfejX
z)>@$H!EJw~#p+^=qab)9dJSmF-mJ0Ozkh#YgA8(dKW$#Yc1)n_JC(yrnSuBij-)~>
z^Yg&M7pq7yY8u@+<2$FYOikC(V&rc+7k_NyDkU~LD4}}X#`{$1och+Ftiv=4lPoS%
z+c?y%@$ofKC!VPHywQKfTqHhm3sx=x?*TZ$OSK)R%wPE~99j%sIE@h?0U_NUb7LhR
zg%<~eO)M=91-9{$VKb1=MA3}%faGB{a`^oVU!+x_tB2&K<({O42=+nb3z1PX0B9f%
zw{Dl-1(X3Ri+xvC#147_oUN?X$~<@%hta3h*7a;^r^j&48^n%G&z`y9+vcrd*Vw!m
zsh<YCIOh$q()cTcH{}ghc*st<pQi9Dj>}htQf`rCCfftd1Fk6_)L%~gkj~%Cl}nOd
zY#vfDa1Ft+y=`0MR^CPbpBu#2A|#cJ_=uen8mAxA`9ZKq$?|g4kJfQNemrw_YYfor
zXULsW+%k+E96d0$keF+`{g-9GG5CR4eNKlCNyuen<IKP@7zg=aOrcxVD)fS)?)i@#
zsza=kGEQzSsacTkI&$;o%_|bz2Kn9l^;Ffu1`}L2t}5acKpa%2%tzG7RZI&zV_6;u
zE3nl9k>6%s)dc!D9w8!xA{-Bge}3f@7iCGzi<+BBzS_sR{v~apfN#pg|KDkRZ2#E;
zVX&;;mbf>-Q(`*Ns#7v^+nrb8cG_}W8sPI{rg%8K7}3HY&O<38f-Ou=d<052v=?AU
z1>e7aKWc|X1s^!auy~eCSi^aXJ;Jv3?XZ1qu(2K_N9FPL9YIcC-X&7JaxK?IXW>B_
zlv9wbF)#4`j8>E0`VKmGdPmJ-o3&gFgM_<=L`axH?qT8->f-G+=1ea3ST8GEO~;{m
zP8hy%%c=Ajj9FWRRCd&ySXx{t{hC+)eGfdJAkWN-)qSSF|3{|FZNT=%cU~<OiR{FP
z%X#(7K)u+Xdo;h)91ib8d5``3!jv^An%qA<!KZhYZ5)0j9wH^Hpum4(x8jw>>)X;I
z<$u_%%%HoOSgzAO>SeY5u#^vbnaO%(ZXY`gd4L<8vR-6qowPdsR)@1a9=Ht{g5XdR
z6KAq%sj9}9owbxhkOZ=mf=N&U0vj5Laq%H%=k|IL6_lzl2+6o-;<RzY=FOw-&RMTU
zk%YqvDsRN&nlq^vFNR|K0!|pNNxy$5I`{&-F__3kYx@ABKd!oedjnv>tIn4a3nEhY
z%kM7@toM@GwQIZB7QK6?^$P8>EpwQ%uFcm|@4O0j?(vJ2h<d=frqt*Y;&hRk?$Vx7
z&>swm;3Bhffk<B`%Wn91_N<8oso)H@qz1x{gH^89eYwF1>fI`Y%Mg_GJ4vd(Fug^R
zDs6}fL=)!*@R=BJFribxlt9uma4q<&m{+4~+uQY3Ou6FCq^O~9`3=@oM%SdLsTRO2
zW=g_nwGR2ilgI9YufFo0M3~74Y)uXbj#;k+=pBRF<HwJ`*#kH5m6*F+wW#9Y9Sx=e
zz|SEhYluQWl3?PJC)4ZUhXE%V(<`Z+V2}}OZ6uB^hn^e!Qwb-yzE5$TuHi7y+_8fh
zkw`8)i;U27;%tHYQ1<a-NhI|3{c8LBz-;+7D?7C0DPAeY(gDGFmN@}pJJXJBycP?{
zf;vZ&Zqj#VaKmekG@blY66PN8fkB(Qi0V;?<9^uI?u*8pb<+^qgplsGfA;0+?{5w!
zq~jP8`(oB717=LC<|G^ZywAaEKA3vTSqD80hO~{G8=U?9uT^|5iNd%6mn4z?!AS`T
zg<pJu35fO&S>$vUDsZZ$zU0~%ZFnoGQimh!{fcOvBi5D|_VMAq+2kT}{@3t<=K^08
zq>@ak-+?g>Z=a%*FY*s5_S#8D?N5HQk`X3wB%v*CB4}xj<d#9@C)#4LRJHiEY7ki-
zwb+_n4l35bc}7&ck+;}px50;yjU~vYK?!H&^NY8fyF_qc3>#dbdp>`uy}%QU>@z+?
ziYj58YguA=NvE~B+4Z2H;nd|094;>P7hr3)GpkH~;}(;G*oE(`r}y+gZGcIM{1%4y
zZDw!cM26xa`^0qfJ2BK-`p&U*4wH4$(~s)OEU<t6v)T_#xduT!@#+x21QB7+X_+WX
znP$mSEPgbR`z*Q44j1{Zy#~b;30M8;2^xpY+hZP2`cBDiWNw|j@H)#;@EL0QUh$o2
z6TQW;vC+|7TALF;s<#_+*D7JkSMjap#=19p^?kd8pWgWG5%y7?Bt>D^#Q##rMepYg
z9{rKVmoJ|YfRFHO8;I!ySish2pMdFc=Cev_HGmU?+#WH`EVI#|Jno;=ycDTSeN62#
zGxb&dMxB1?xg%k1)>pozS#@dN=8yjKJTvr`&>v5=uH@l481%DATJO=MVBzm%jJPlI
z3PkL49AB>Q0^hTm$R`PvS|c2dtBd4krayV|ekt*=;O7mB8hp{>6i*`Wetc4L*`hu6
zz`T>b*SS(Ik{3YM-`2$+2?o>6oF(zem8Y1g?5F&&`e6*wB&hZjd>Dg&TZU|2@7Y(<
zYT)sZIVEo>bFQxIvFQG!(dj?veN<JY-WOmDPH;q_b51o%Y>=(IQE<gE1)LQEvEfQb
zx)VOd?|;(k(x<|?M|1vr?QfKpaY*-WIh;O>B-FS4i~KNnsE$>9BGbga#q%RrFV<Z~
zQ9d$DnqCF+vGDYcns_g2>ED7n7FYmP+ZcM**S4X-e_$72s<wdLRdV)ude`H0-jNGa
zRCEFSC*<P{=`Qcw<jyx^68rqA?db@|8V&bWy!IH6!G@(sb9j=k>$>7Rwuv?#NCOdV
zF}S6FmR%ch1ueG~r}0&RziWjF=ZT~|jp%QqX&2;|J3aJfx7ZCZZorY_THjHx@e6|D
z#Qb*jD%i?1279l6J;byBBA~kMKOdu<*#4G1Y**T`;$AmdHmT3iP~@Z9U%WRo$*0Xa
zy`oy_{Ky!a8*lnjcK6rH47=@#Jo>)aY%%MKQv`eZ_ZO=w!s)Q~t%8flviBB-oX<cm
z8_|zc#uf_TNL;UxvN`fk1S?hp#7Yp~M>T#FxOH|->m;NL9JA^tIownCT%?o%myhi=
zHl+p&bts)r%q^o@_l&znjp^d`Tx8uV@2TDYf-_IZD}CnitI>*#6Wg(<f3svE!IiQ!
z-@0@j22qU}e*!=n0<sl6adsjg<F-DR+B0IcMA;DXCp9+o!wv*+L^lrazWW%eEd+cu
zHe@3Ln8j4#{s14z1!JmJf-DeFeBtY}PG9;Gnc=76ZO;-K{rDn)i?mMHBjLwmJ2|vW
zUbCeC8i4PqA-)dYhM&^FM<UiU0ppLENOTG@e%3#eC*C?qn3JAwms;QZMK)O29a~D-
z{HomWmh1F;`Tg}5I*<313MfhHaC48Zs83(H`c>2JniY?)hMDMzs0B+rq^EAGS7rQY
z|4C{_ZbnSa`ozYu8?%e&RQg>sPwHtnA6~e*E#bH|GPa6Z{AX+ea+ME~tTIz(8RiQ&
zZyHDEi&5U&i-qxwp42e$R$mk1yJ(efzdp=E&(YEG_4yKq7qv=k=w34b;pKF?U4&gf
zq9N+OpTD{JlwpC{3RGV?oxjRd)(;)|%t4=N>y%qwzQu%=%v>8+rx-_K)eVxT%@O#W
z4zOnPpGh<`B%dr9&M%gEwmTH}IT;>!*f&6CIjg-xbWqizQeeKaV{T3?EDa_u^}%#Z
zjPskZp_?Y15;dQIvqprY((yM+)z4DEQT$isNFDdcYG<VH>`8qOhbH>`@Rvu}1ZdG4
zLNNPOhmHRW^^n+bYWk~DiE>IR%>AI2O?)0NLYc)+1GJ-j@EKd5|JPiw@Geac!?#;;
z86hIG4p7QR7>vTceLJqJCmH>Znv3&F|Mgbr41vW;_P<0;t2>^WZ(U@V*t!?^k;O-O
zb^m?0+A02=rw8kpP35+(j58cY#r#gnD43lFmcjQ0Lk(ntg>1ei2&Yk3@Gttoo#z5^
z<4Q;M+Gd5Z9zWgyyq2YtFSjV4{o@73BJSDq>uMZ4QoEkQ9q<TCz*QQ^VJb$rBHp=O
zjk8kY2IJ&HyjRDl7iy8U--mI75i{oZG!@`pDC*R^tB(X$38N&Jy11iF&*DMN+wis$
zI=QypQWs^kqz~25AfBgRSKyxcK99|GvMe8fK_jM{UUS&I|AvUzRVaJr;dEF_jL@<5
z^$0b?sE^ESpJwj3NbJ=8ACTxh9<C<l=!x^jS=^Y5c)2Kw;3c~7e3<M578a6?XFq{Z
zpv!ItqIt&Q<4kX-a7loA^di`}rkZp2F%O<M{CG~_fUrq09wED7na=P;5UaJ*davMh
z3JO<-La=^&?0YsG)su>9l!g}oCjRTjD`)Is_}S$1egfmtrP<V_Xi$Kz*St5-2kx4d
zc1}Yq1miM{$X|2OBK$D%=1qm{Mh2+LnwxjN8T<855PwTyu*=Kf#a-Yvm~P7ZJ%OeV
z?H2|aA>*@REK_ua{39AEZY6?irM;w1SK9Y~4J_uIX`5XF-{r#d^Ua>bbBh&0?t?c(
zG7>QaUB;i!uT+7gNbc<>G&Br?YHn)){cmOHQlajH<DV>@Zy2DM?U}4mhPQOlAsq^X
z{^7BRb0-Y}$wDq!wlp<G_v%OC1_53nGnJf~u&xri^=)dg?VeQsEtn31?{;aYv(83V
zzUEx0OU$w*RxTp_7B)z#9&5I35!cmM#_j)&hZKeP!|D5n>O$Txu!e8lx}+(!`x;@c
zw;S;ZqU<@{F3x$YJqiec#!~@G`8x&w=v@(x#3=x38{M0TS0{OYjYSb0!a~J^wy>MP
zAH(+d-$lu_VFW4TeGJxxqAuB+LaW=>)ujkz(LEmh-U>wLg8YN7o*w3_Ee10$nL}u3
z$lQvg+mXp=PlP;zt2jyW6nT(vZR#-MO9W<D9k<o#LpxkncI~=!Jp0Xd@lBg79>!?k
zW{4Y}=iGSo9q=5_pF>Um1jWBN99x#7e&*%+5BrZ~y*SL{B}BAvzZ^xU#?HO$z)u(I
z_&P15%=iKX4hFv~=vDx;<nJ2Sq*A;h93@H~%q|4ti{Unf2mr<m*6sIs=n3Yq-@TG=
zE96Dc>8@{SRf22jdEu=>#2VRvnHg!!f=Jx*)~5%#6!swcl5gn0d<7P3%FbvQw~8UB
zQ||71xl1z@sD;1mWS)%QQPs}@_;kB=umj8}<(e0By1#0{lTcIQ7<L8Aoau*xbi;^v
z4OwA=8)ziKdb!v(-2_9kru8hacOcQ#-Cr4Mm3W^Ra@P65nwN|U8VETY)mcw*6^w-l
zufqe;@COljGeu<(*|KH730*2DJFsYQnoCPd@A7C+d4z>Iifz`v3DzORbU8Wt04a!$
z0_b;$VJM@Fw&L#EJ=lHtV-3FV{AXMI8m>>1ELq2x&hTwS*iGh}EoXigIJ9n9755K^
zzeh-EF#pII-}2Y=1;AljKC#?5&TQd>P1P?30-!Qh5}1TLDN+8*y{C|&+wSz*K%~Uf
zjCysju658WsHnJsmlND3aI>!*vM$(;`_KN{rsYVyu$KQrho%oyYj8G2T4mR-k82*`
zzzvN5h^<7~Ys5si`4fY<dFI1?WtNoSCu$uGFbEy<-XLQxqjrGK&h^d<Sc+gc#7sHG
z@{c5C&<XS4L9&+vkdZInRVv>yh@N1}vjpJ;R3IHKYjn`jGgQ{@q`=%9q<gsDa63;3
zBfxg<oTQ+S`WoWI4fd7Gggac6LYPaT<G!1k?=+OeX*L|4evHYs2ZrmW8y>UH4*oVf
z##TGElT)qjG$?SvmN}O%9k~WuGn_d9&=Lb7L_3LIOmM>?%Hh_VaXT(bHN8~dih#%4
zds5?Z*Nh(iRBR^^C}ZnPX@U-DC@2_vOxSL`U%YU(&AHfy6jT`6x94Xd1wlV?7=p`a
zeo+zC3Lay?YCoTZmo=|3>~@Qz1m|_ST1B@9gAox5?cb0!1}hMOqG$_Y@d7}CMIfsO
z-G&qV+A39pKj?FVh9m&4CDIB1A!9!X%4w~lhH5}a4EOx_Y(RMFH`Bf=SpvPS0IG=_
z_BMTHypI^Q5NnzQ|E-utyi#Nm#=N37lB40S=`9J*-A4hAheVg4*1fxS>)-7jC(!qk
zt<b0WFxlmIvznzJf67p1lWX6kbpC_#OZgTSOW{4~Cg9=d<ywY*RM(|fIdHn5puoh8
z=%R1s<g62E99`TDX?_fdF*ts{qh)exOcX8LDfG!p;|B=~`|~xw0r=FY^DmW9CJz2S
z8HqYzNaBCp<%#3I)l}#h_&EUvOSx#eZERNkHMvy$_n7pW24<fZjfacSZmGLAz}Ox=
z2j(ceniY19CwmdcR*U^YcTFpu+t~AD<=VA8Jg1D$SBoD?E{F4^O)k4{G*j=v=YUXG
z%AlA1Cs^p47K94FwIkZF_|B8E55Qib>m07n6EEw>(L1R`6<7H@kP7EC{EpXLrsPxr
zfC}iDOi}HpC*USmdOx%k4HI-02W!HZp>euu`y>&yK8sJKOI;LKVeI&qJ?KBtPlILm
zA<~(NLx{J9fAb7fW|YDt*1>q<=U697k!_pyKbvnNnoeKV=Dbe95c5+c(x#oQZaWGk
zaDOBYus#%}rJt_s&wDc|enoT=m7-%u<_<y*u51hxla^+JL_kAqCq_lY)EwDzX}Y2C
zvm43#<BZ~0!9VDYYjH+e8qL9H=XDX00|0`4CfOd_n3dARV;C-zo+p0w`)8;kp}FA7
zouGaWamfD2@UP?HB0r9EX6akZ8hQA0Emy18^KFPNzr?@eiZjHt%vYQP-o*`965;HE
zF2p~WffAzjnaLMwXoLz~W+0<m&X++ln-;<O?v1|Vpv}E^j|FS|*7o(>*H9(l0}CPq
z*%0c%i(U~apcJSuD?jt48f=x7#gf+LPd$hbQn*Fl5NW-apMUj6=q?#Yq5A=-6AeZq
z7v^SSf6nffdUZ338zw^OE1ym$&C_<eZo-($e=Q4Jri_IQuY;hW*}x`<8L$`gd=t{v
z<!ooIRdR80!Bl=TnfIX*vX0tV)t>;1P8tFsqf0W{bwfSL{_~6oLMT!G0nlLbX5`}h
z`oD17YRFrj{AN+9TWWw|D?FMH7l}erL%4vk`WQPC0Uo{I6)XXaj$X$LXj9*~Y^;IR
zhSNl>Oxtxp0ziY?H#~+LkM6j%G8<Bl=p!8co!1LD2Dd1k&(wso!A0X7<`7O^lmo}|
zEBRsJhna&S#K2;)KB-W@frKXf?EK15I1_P$y)v~SKM}%hA|%CPf4x#)5ojwLqux{2
z=Y{eB>6a}A)hg`WUmG0w&Ufyi%?Xh|D&pdLU8$qU3c~=8f5;lVbJOcHBI^0P!VknY
zDqJ-xkob^3;#GE;s%3QdQt7(7#-Z_<IR-6foD_H$!Tq80XG&QLGFo3(iBnG~;ZFCv
zQ%^V=Zvl(a5$m2CJrK08NorT}IWk}1y?r(u-2`FPZ{rjQcT7GvtcZsU?iMPGFofbD
z*#%p)MRAnT<}}oa|0w!F@_`o*=N5hWJN8@cGIRPzkoWr(6g=EpyqI9a>9;01lvgUQ
zzhxo=OE`s{8DGevD6|T^bI^+ND4+R9B9oAB+Av|}%mH~g7&hL95eN<;7AYX}Yrzkp
zWBsUuY81zrWKq)Zg+LVB(1K2Jf1FR1{RT3#DBQeAFc>VtB4D1}B9>WPRK!D)TYmH$
zNgXJuTFCvjq0=ZBFey5vCMj6|GO~n=eb~YN?0@!|j8BT>SO31yn@+csWtjuKm9{@C
z`FU>DiB^aNLOzE5_=kP9>MqsOKl8n`!(yg92JJu+S5>vVRJ-;;mv2sIuYx(_>1uin
z8aVpja$@#M2M+~f;1L9WQ>KD#HvZl+V#WnMXgXZ;?DI>ku7^l(k&G3mP$@9aF-#DO
zgF5-l;_NUYaj(nwzI**T3>xM^%;@T&5L($Oc_uFmIs@oEZZ!9B_4lhU8uvx8I{%tm
z_$M9YG)!MH={Pepw*Y^5h)$0S+rOD|=K1NvbKs`x8)ly46F>Sb<ScY9Z7Z@XMz(e}
zH?~jL^J_M5xc5hGs#&4I6VL{#n1|c}xORkWnYV4)ewXR&)!97#5q3Te(;H2PSl9-G
zDb*D1&I=ti&-=eRS*tpjoB2Y-=H!Gp_?Go04miDje=BPB_%n61sibGj=Ob=@J!mdJ
z5J(1^db0hHB<eq<Grv7BFNx9!6*OtDVf9s}o{4q`(*7H4CJ^QkgDN9gA2viS3*YLC
z4oy(?c(TjP_gkW&TSWTSdLfCt*vV@IiW>&jZBBxWz#AO|4?q2yh6N7M@Kdk{QrhO5
zRx?9bUMHfc$bqV{4)z$%7gKz3xR=7v^gFJR<;uJaH!3MZV`Fx2^pNTY&Q4o=*g2|m
ztJ784sV*vN;+08*&E5DPa|<9MV%O$02r7_Y=fZqK+55gjC1zh$+(zm`i1<uA0v8rM
zbe-K#gN>a;Bsu&+)G$A+CrP0S!P^Wt;PY#nSka3Yx~Q}iF2fdpE(kYuid!)WPaQro
zUtpPIf?$d$*le@>szAje822n{qT69N*Eg3Ty>|dn*cj=)`IO6yZSkLyfpwcqE5A(x
z-j9i@rNwCslrP!y{d^LFGu80cs6~v!Q~UR)PhYHiHZg+|;Hze^vHhtKk<5q}hiemp
z<_{7sDq6fkmq{{i!+G$LgtCkVPD`d)=D_`X+Z>0kz6k1Q1iNNCu!~}Q1KM@>+gFER
zFt@Q@F(J}tb?+~6PnBs!wCPP~)`QOKvv|><8sy9JNJ*r{+o6Z9p8F5!2mWQQfZjvr
z_Aie}9=f$Z_h5jq88gZcWX@q>WhWWCs{!<HGXBGGnS`GD2MbgWcsQVMdd)@8<w$C`
zwliW@cHS1RKd++X)z$THO~5yeecyY3ZrEwWN|&MR#o@PnqqKHl8y?!An`O4brH5&e
zy^L3r9<Ll|+*fsm4g5R;nyy1aeF;^apvqyk@v5c3p1%FsaL-ws+`7b*p!G`-aNCHa
zJ<%Yc@!GqMQ$NfDK@a!$iSCni#ef(oDRQoV)HdGNddQEj<k|Fdmpn(A;2#S#;T!(d
zf2?1EIJs(92}Dw11coUa$8VJ^vycYZ^NxBkj^Clbx>r0O)tDJ!2NO_zx7s_2SouoS
zdU%rBWFICaHtRPG<;Z-x`QdI(E|R57vJ8^7IA}gLBqWrbyn41%8(c#{?K7n=-XD;e
zI{vQQ!0!>R!zFmJSa9vvlaC4Kv6@jeRmLq%fGhiu2Uv$V!bdG8R7$T%<0h;TL>i@#
z?}vZbgtcw?k9A`tN5GTkH#YMiRXSZjkP%aH!0lL?iJJ+f3I74!P9Gni*Owo&NxxhO
z+={~sxDHmOOTb6e5^(eftQ7LqN|*0uwZlF%NY=_4r_nA^pET;whI^dOuMLm0jlW~<
z>fC}ePDFQ&u#fP(Ut_E>XP7Op!P3vyjuF~6@i65-v54SnWzRwVGk-?!OwraRA|Gyg
zh?)8fUKpIvvG5zOk-eO(>37n6#?QlC{`(2v@?@^VPJXSZERHD&UNLy6ld65T40Nww
znSyI8Kmn+}nbqzBMhTtJxQ8<<_1Fq~h55B!vXIums$_0nbI1TvOE(xq5Mo3<b_}{K
zm8|DDkBB+B!=I^9sDQEr1ZxsS^+vP-)p24{530IJTiY+>1~h#>_o&LiPyHQAI+OkT
z*V+8?N%yu@La`wYkZnB91#PS9^%MDmYvnVUQXGjk9IIpI-}W1+H2vGsj6T_)$MNnp
zAVCS?JQQj!*N&(dyj2G_Sg0sG1Dj0Qv4*|^hTy!FyoE>N1(m4}=Pn}h?_Y--Do5Di
zIm{4n8}&VEprbG5jjJHl!E_DrI#FLd-j-YO&dOYK<FieJ0K$~JeyxVr_JVQ(8^h?&
zg9C;#lQkWBdT$lI+h!t5CnoA&eL88U6pD>K>_#*s)h9~cMXYu!)#azn$DvAI61U1}
zOIS#R*?%|<?dN%1&4%_PxSC{QZVNI`i1w-Z-#>8rnXYU0Tm61w2FWj&GZ*zBgH^%?
z^^^eiI+^C8`i|U?2{Xn}$7n%e^O0{s800aAii*4pWeRc`Y2>R^&objSjOd?efC`gN
zXv%|&4z+BOLn&S@2Y7a(DU6cutw2qSN|0;mcf(eh=Fu$}VcfcRoLjf?GTxPgfRjSB
zRS-Ff+RU`F^~bdx=_d59sT^4JuXF6FmLFN_T{bGju>`w4*!RRd+x-4M#eGjhDF{ht
z?P6GZa&bG0kk=Jw**c61?qX*d_<Y^{S#HUDmg_I1W`F&fnj&nB8qz1*tgz0;UKfX0
zDe}t5pqM3QA!oExJwmo;*F8M?O2(brKcHhhKP$RtgA)mf-Iqd5@r6CdZwm9#p2Y$)
zj;s~knV~MqP=?f7EHm1sKHt`pcM~tqQ9*mt6xvfISp`3iL^@Qv$(xSxgE8X#;Qa~A
zHqmr$vc~~dAisKgBLDvVU0$~?ibQ=U^#l|(57S!jXJ=QV?Z_zW*SqCtA;(8H@Ty)s
zE(Oz@AdUvO;_F}D<s6{_y-|FpoVMu113WNPHS31vs5iYHM}$K_o!Tn!>(oz^My!k^
z^jy^#y#1I=U0Oq6OZR-JB#K(KV~@VN?T9MgbYUEmf8?h)b1|Trulv%O1Jh*rhYHoD
zo*(Z{hJN$8;tY71$ff^Ww&7y<!~Q_KNJa}!p)2Y~AIOI=kJ#DR%8a&#Gk@V<{oQh+
z<Jzf;%R0J@B!D=5i2N1Y;v)~X=Fr=6yx+FSVEs+}OZWXWm(2h=<N8{r`I|8(cRB{o
z2Lfla(pt@BcuSE;1}1mLlO?^0v@L7ckwPBRdz&cOLBP(?e0y9qKVB}_ZR4up=;`1R
z_kM*pMcCs&*8zB#f5<c4nmaVeN0Mj9E<6sMw8&!|B&0BkQ81z!ln?@ogIKupNhKf?
zbSSJ+dv22XiT+rCiXfYyvQwBmyCp^J0-@Anb%^*H-@<v)bE%z|_Pra%F__y36#shM
zR<{1UPO4&85iGty0z%q%rF6%EhnV6v9ipvO3O;$PdhpuJeJ0lF7Or8l#z9j56@K$e
z4IR&b)m0pc%Z=YM{uGH#(q)dPWXX<M(sz<I@JH+cB(SK+^;@G`23y0WN{o^OirR0`
zIl{sC*G)ZE)T4ww*Z&{g!5jH!^V(e;5btn6pq_igzw-U7uC7O#NI1Q?N4p8o$l91G
z0c3i>Bo$yP?SNQ1kM6jb>YGp@|8tz<t>i_GM?NxSZA!<w<l&*wQX><9-JNV?kP#~3
zD!@F)5<dE!JB;$RmH1zSELhz=3X%r9O|I%7!|4M-9Cvp7?j43V20Gu2AjSvu{<gM#
z>1e0S9&%e`Ja#zf<fIz&qYtn}Mox}VK@+U7Yu_JZ<{LiA_W%Zr@-4sqtVy5w7AnpF
z!;TCFcyOfxZzd=&1zXYVuSbs_IbrFSB0P(}HBFuY@py!FM0Zt$9{GQg8Bql&x-n2N
zG!TwFb?t|bU%|VV-P%Zkf@>T1!k0Zn11Y2_XrW=@73@}QBM|k&wyIyzMHRp|@JkMG
z<L!U>EFQ6vv&|Cm4b_{eeU}S(BkJ&c;8sQsq4NZ39%)NQAy(lxsf0Uo=J!CPX~`7<
zK=fi?f<?rFL6DNSuh_@7A_V8}ws0kmu2lnh4H3QH*lH1&!3nH8qa+A*ZN`|c)2O*D
zWoi%Nlw>NOK%|BPuhW&dGOLGw$+sCW<Ej=)7_PWhCLp&Cc92{rXxGvJ6nFbSmaYRF
z>voMR%HEmTGuaYK_G=fZzKmp*s0hhk*()O@l_XkPM1!&tTFPiAnT103Ug!7dTvyk*
zzH`nO@B9Bh<Gz3Ee)?N#0Y_&Xa_&RRn-KVAEEGfouHcTl5K}QJ5`e(t9o10*n26fq
z+e>#$eB-*6xs2(Csp(6t(fZX<^J2W%&VY6=U6M;&V&7F1dy2jK(~(7qjcf39KUiuC
zq;5LB^n6xj&DI=+!ToGc7*FIjNe8~zfn<*-85pTU*v6h0DQD_G-N=-+b^%m9gOeq+
z-PuE8x2>(|g&ca9lemBDvFWAXT-*g|^k!epOS_e3hP!Bx&~JGBc!@--;yK*_4FNYG
zg9?AN6s<m-e2L9{d^`dmBuXFl!5}E-ald$Mn3=xirtnx7-O^W#AOET;*Ol?Yss!V=
z^G`QFvb^(YMeaa=JSdr7mv&$V8HDoGXldg>UK_s)A%iO++h=x)>Nkc6DVlgG(TR_^
zNh4AlH=os)KEQ`&*HzLvH|}{huCp6rmfN>8D96i?y)^ivT>bXMt%EeEANR?<@U=b1
zr79YW%Du*kj_zBhsn2zneYkY0J0jZiqSt*lWup<Dvg4bBK-l@`tJ7r2@}YMZB@;_7
z@L&#+U|Cn(`jL+1#f~V+eO#O<8d0)w{HAHK#DKnT;N9HUuU*AaO@#hROq`n+!<6Is
zylTg<f5NE-1X8la7<w)q`6K3XVH^1(kEvyM@C<y@?=TQnIcVbKLNQAjX^`naf(Ls_
z48O^OP$z=jrsqM%jI{YSIb%Ek5e_c&VXP7vtw#`IBECLC35MpL`B2o15RyDPabG?s
zih`h}&0olHgR+8wfOfS$jlbL0=XB%-ib6rGnE2CMe?V2{_ij_V3DQlVI~`ir^G!eQ
z_vo+BGj_>&oIlMd_dagxmv{>&wSuS4$o!&{?c*;`x1gIO@}6o;)kXIrxx58~6;^bT
z#O(t%Qfw&)Q!JZvPDGXIqw*lL2x^YzjPKdIHy_N&#`@XV6STrleofCqXN;<A!-c0K
z5GAnx!f@V4<LFR2Hcs{NXx&iI)(+3&ZTf*3#aBdw4?WnjlU7~zV~#qN!l#|-7j;>e
zwq<3+U^$CjqzUSO$|~Y<d<S@UB2qyb{ymRVuknD^q9S?exHOiPU?FyM=LXUUzxitc
z;WO?|ViUy7t)#I9&?5F>lb@{0mq)ID0&I{Mm9t{L#*j>Cg-yQ>0z3Npz|C^c?_ICy
zC*T+O<+3dc$ZsVMX(4=Q>xB7fQ;wG*PIcV<S-~c{UBl>a*LRt<PW;kiJ%r<iOu@!1
z$0cL#>n9;lAA!zKh*S_5Paxbf{IH~i1Kp}>8GSbgE{8y<F)<_9+3Ir9hu<ST!pk<?
zR;JXIw6TXy^yPSf{DY<wwH45g4EO2YciDz_*jyic+Y7%Z<`rvm4}3#vILDwZh)Z<5
z(YtO9O1>@H^YFNUbmG_{iKpaUdQ}b%Xgeu^Z6&oO86k@P*EY0jf4Tokxy5O@EfVK+
zLRcE8PuK$1FuO;UQH9#f!`Vd%(smr)#y_0nXi_j9#wqt6NeMWoBsfPmUeji*Kk_J?
zvRd#Nq#s%QDMoJBSgEi>zJC4sOvb_e{QR%&Nu8#WQe8}M8*Y`FV2!_yF=yea2zOwB
ze%z+yAiV<yw3?o+da}-71OvfpQMrtuH!$rM2@*k05^_{><VuD)W12x9SB$<`pP%SU
z1?uChVfVYp_GpDeA@Dvhtyg0LuA(x;ZGL4vm~HY=GIW<yNi=!)Vw$jyg8Op@<X-&4
z7JvNMyJ4O6!8((g5J7$w@l1b&Kv9UNZ@SHw70D`M+5A;NUjw@nrAMNL7pPEZCBK@+
zte8kB=L?u~5%vn1dRK~iJKN@<g8;+;J{l-qWvzVXW8ZlZrKS;N2?tr$TVf0u)}nEy
zQ084SAs|0zFH(%G?z{ayu@&}9y?c8dN0z#NF&wzHJrHZU`~8=JhW!T6B`Jf~TfibX
z2_C)P&Fk2)7mvO;Bom1+%v=d&0oh;z5yM8C@r;9_ih?1o8j^nuYKw9A1nsfnH%dB2
z|IKaYpihmCHOv!*h37tom!N?v_;@vAT|fAKE#(y2nyve8#ng74+<Qk$vF3YbOoX}e
z0fpESP8z+5O6@6H!eo=t%tYl`GSdd^02o;fkOZ#N&cit5@zrjY7gF~4LQz0Q(2|+p
z?w+7vXMS5oY)t-nQ9pUYX})cE+Thk6h#p1Z@51s>@#NZ-Wonvcw(CmM#mz@Ezj^%S
zJ}N@@n;!YXXixhj6U#YjJ#m@j2N%n1LJ?e7|K+v!(S>QQ0bsi`)78r<|2LA9^fPJ?
zE<PP7<lIc(tb66dZ>2+Tc~Ka?zapKVN=?hsN$51#undnPYKe@RC&5#}qRvzNOGo5$
zYm=OLk)8(or^%7(b>`^WdjHx!ICKx=x2lSZcc1D*5AH&UHLWHH>~Neq>U)W8o<$TV
zMS{<mn(seV&sJ5B?~j>FfB0v6<Y$oyIpj$NPP7;k5;!5~3sw|@cgW?=94dAM!GAA6
z->%7OkUXM!WBY|Dh&O^odDwr4w#!0~0t5?P-s^|H<f{vgC0sX<RBXnWSDu7PkGzI^
zTLf4NKK&X0!|9NyD}CAm*Ol;Eu|J@My0A2A5j}sfr)F|~kpxnZ$51i$Ms_5)l6^cC
z!zC~yl`7NBkos~$|056R#>w<K#O+W#%`p`d{JDkVuhpxy9v<I=u(`F&{1UhPlla;d
zZm?uN)WzWD<#o8Kq$Tcu^T6rTVQxRaxHO#OUZ^9r4cT&{DU-fnoL273#!E8UG^QAV
zLEIVyV}X5$@^*d)%me82CI5SxATq}YK9EF&LdDIoc)JJOvhuMujbNED_t@s6dvVUe
z*#+ri#@J=*=Td*qWsuJR>}|djgRa$-FIR@m`|BBOM5Azb??BL*{^O^kXth4Rx)ws{
zm#q7<fZ@g7rx=M}j#vsJxh*K5OMa)JZe0<Y5m1h3XvNx#0nx?KbCLl9cq#;r8o|O6
z%vSf}u9SyUjNJFHoKMiJZS~5XUkrx>1`;8&+xIXgC;#4}e|hB)xw6bwSF%DlN=fvD
zkZ`BsQ*a#r{r72l%zMOC$b<>o$RxWt+FbPZet<s$Aj_W-I>pqrzmk`XqCu}pgsF*k
zw{KO0LO|a_1M0hAkW(}SfgdphRwr}F`#s@SthWpw<5XfYQ0(QPY#na?;I4`j5D|dq
z_GqdfYunKJAARw}O%Iyj?c3k-xM-E%x@B5sVZ9MN9V2AiO6>{(`KEeT#*GenXGeX<
z5v<qU*3s9xr8#QH)t1iJ(z$gocL0!-&erbHU?B(@VN?1phhPTk?x~(DV9ii9UJd>o
z<AEK*+#cA&Y_;jpIIc;ePRd|xIXCA}w<5-p=+mO56h&xf(agoJnagIX^>$%q60NP@
zA;k#-MkKrYSAt#Dw)G7q84NzGTz_~}cH(Lh`@zdlsI~s$6=RbkOA?l)us_M#A?R1d
zz<;}5peoF?cBnZIaTqEMOcJwAOT;!NPy`ecs(Ps9pmBtd%jIv|lYHrD>MD8bP+X?9
z?y5$U?ayl+1DJU(a4nRF9)5)T4sgxuup99ECXac<IcropEKAW(FnU7;kOTGcI>}=<
zfW2r2Fl0G9-u#dU&o5K0y-$fcs^~v1K{D|SKX;Ir`lIXUo@xVoB$I!MoxZSg%FcH3
z6IzGSJC2JCr2N1rGS{&FJ1y==Bs>WtweC7WJ(EmyUJIxqb0z*}Q+M=wKkZ4?Jm}Y~
z!S*<y!1q)@+hitfk`Aw0_B#wy$!zn>CJq&?kiBQ!5Wgan14o7|{X{Z)`BMA4Zj5}r
z2$BOQg!aDhD`R8H-Gb|f6()rw6A_P;-;&Usa>Xe+QT;3$_YFtk3{uga>lY7&BP>I<
z*jJgTQ&HsesJD4j?}e&vV3dqC0qqa!E>((AbPGDC&xQMwR~8|l4T;u+s{B59tl(nQ
z{!DW_q{nmi*MzVvdtu9>9>TD}jPei`Dx|D%?G7kR?+!V4Nf&CxAnUtsMf*xEn)_hq
z;AM)Febd_z{~~!vkJYo3?R6Tu#h(ZJ<MwHy_1%UkS+zi*NKyGpA;=bHzhh5+ag!C6
z-@b353i$mgK}|Kb9mZ_Co?&LE<MJF&)l4^|Y0N`vs4|}s{0w5D*4<SNdR!ING>$hJ
zN-z5g(8A9O!H{WdKlU8^&^NX0AuW#nENH&}@Bn+2eDQ!4&jQE<{nWNfhcpl#P#f%T
z`LPuZ=2PA3v$boUM&q<i^qo+-hDwhL<<<xolmnk`|A&LUU~nz~<#`#(lF<jbi`!L1
z%dAV%xH0n!+%&L%)x&gF-zr1Yv6{ICTOXOLcy`wZLB~-ka>cSK$ni4z4_3qu0)jRT
zZUTmzj8|U#;+(9!{Lm(R%4aAsUa|12nmn{Sq3`CKhSU*<qU!v)u3dCKtUS-rv>*-R
z$jDKtWe@@8FU~;F77Gq{+w#JA$y=2w1T_)3hA8%2_Zc81$f>Q&2eN@{<-cP(k?w#h
ziFUYRJXNCP;rNL25WJZa8Brd?Rbn=)Cd{_Ivkrk1!vI1s37sYYONJlV@NaxSRxxU1
zdPq3)pnZ02*NiGZxH#OQ_QiU2J_4BN>`twDB2t80P?7hIcK6Q}Kmzv30^gA|;pn8!
zt9f3Oo1a6HNeyXJAdB0#OXyhxpDc>O^D3@M2U8A<jiFyuB#-R%eja%6$>)FV+fG{(
zVpbr++8*$a$&>$fcUpg-&<Rq?UX#g1loRWj;=a^vEd7kxlYm)jF1xKHAO}0R#G7xP
zt5eli=+(Pfj(`%j<&N{+!z^RY?{?XXBglGW^rdjm2TL7{0)8qt9|SCuNI(z0Js*jQ
zHE;d`Q(6lOj{_R7gjNjIc-8|!M~ks=7iqY_T1tGvj*ZhCt~m4elA}{j&v4#&qsr3o
zzt+^-@3Tv>2pJbPpYq{1#n<=2hNeTjarl`<r**5D&|~^-lacv-pSNi$xH3vA8Ck1f
z!O8~H)gX{c?SXm4aMIq<G)fbhXYQQ6H3Qeou1A3zK2eUy*CY%V?84D^?o#RUE-;dq
zUSALG32_yXrnO|A36wJVE)W51NEB!(I=TzHY6&nzl2ob!Ot=DQ;w`vX6!iN)-Eyh{
zp^bS!a1;`)SaglZ>n1YMtM$JhK<jHC9D29aV)f#fbiY{f<w}6Tdbx<I!~h)X{P|rp
zrTTe@FUThvp2)$$!TSNug+DE{P%2&H+gU>&HZzR21GV4SkUD?L%#Y!4GT9c1fv?5{
zG3N+Y^VOs=I##{tkNhl$y+dxiYte+%z{>5)*P?5ZOwLV|!_SO`!)TCB_+&~_TAIX6
z#JoFnHOudGrQ{{wQ_Fk}B_x6a?qa;hgMx?k2jp+{Z?|Q{Q0ApLn<j_qaILmurA|#B
z1}5)+A6gX|z9laHd_Z$FPjsiw86|SAd+h|rsKg{LTXX`~koNrGrj`5c?dnh&u;BoR
zc-4QL;3T?rGEA_f^$zL~V6V#I3xN#tk_y>?9p1tKv0@?Ye74H;v9hczBV>f}a-9Dq
zJt<rh(m0z7oenM`ChX~w7Q17m`#w_dR`$Dbcg-9E8@ONA)jc$>y@C;>m~sYP9lGzz
zzkamq+4AT`;W2*M^F+?7qr?4Ct8TfXMB8hK3n;3LzNtN{r<>s98C3BjL5!b2yY#-j
z0FX0l|ImaJ?w*zGqVBrHK&*?d(ZGWr{Gq%<%MSjP9l{gUngm8<!;|Blm=&O?$t;-a
zjwNMl_|$`3Ob%!<FQ+)SXK8mDhPb+3zs5O8Kg7fgtK*F@&;uBW>?n$Z;ZA+<<7Q_b
z2(6&MLaI>3d{T{bMxGAFyjkxtsH_IR>%0beS2TQ9OXK?Nvm8f{mw&kj>{FFL@5=ze
zD^W*M6B$ytPRR7%`U7cNaYUp2$=Wf~KL0M`X+(wMh6R+%5L|g#YQ2w8$kbqsY*9rN
z){lPk&zD&Z3GCwDh>6&BIkw@e^~v@vS7s{XbWTE{fxyA6iOBf#h@<(_kigdOU%nWI
zRg7VKdYn8MG{wZHLIZWJT*KOJzbl-EWzDxLzOP3BT%_~)`+0wB7)>3gT?w-J?mWis
zVH7-2!Mk^v@HYfribB6t+7Yfv0KRW=mE$Chxk-Co4(nnR)txgkAxhk_J#;b1t*~nD
z2uKwZHTHF)awHfW&zrSkaq2sw9?zawldvlhIX(QG(iRf)BMj4LoqQS@$wX9Gz<{5d
zO>LsfN#AESH<mG(d3OEHy?2&xefaHwdDu}eSHppJ0QV;$@ts~+;(~c-CvUItCFomA
z?I(f0TAOPk&9BKd=2LZ&fmsUxJ#r<^T-W30<fI0CQdn5{tZzNuH^Q*)2adX6ETa9x
zQx%Jm4ZofPB}$v_h!7_Gk>rMKzo23`#y1UegUoC}_z|3R&X5O322d!hM3SQ35h{LU
z_J_G40KRyg1ySIdzw7tcRB_ntmH+DO_TU@-lJxJRd-Ss&vS5;J5EAutt}k7d9MX$G
z{&+B0n}DRr1;qN%&sE?)2SxNu%W$btOlOrrSHp$`zxZf%CWW8B2)^q-GkMz87D^i8
zXkj>U=M%%#mcVwqB8VT*R1l68^*{S)BL?V=lGqIxaxoBB71g!GtQsupCygs_+<+b<
zR?2am_s>`C3j>bJ&xw-VHenn!W*clq5{=dIy0mNsb9Ku<kO_#Q5I=+^-r#+%-p`S#
z9M)|kx~%jQ!=}K?`&_g_pwNnHAI2a?979Yo+Hstfd6FS08;(4>NG2b!@hIPznY>ip
zAa4v{5V_v-+u2CqFH{|!;1YC^h)Sub#xcIq)RCGOMFmqw=y=LOPR})IPXLtS`L98i
zV}|<YMA-vq6>*p^MZzaq^!17FO}WAQ2$&(Cdr#sO;jXKPK_BCO#AqG)-x8N$8pilW
zt6Q>)w67hb9@yP0QeqmXYbc3Id)(M)fn2&Z$SUCS*o`R0SfHdI)mgJza#+1Ev<ZI`
z7zmttob}?hN^jS2hQ!>V-VP{7K5lpaqy!qS@7wEf;XxC|pVAvO5Dd!!kxr8k8VH{r
zUE|!df1|+5m6+eBCuA_C%)6FZy%VkbnF+lZYz~ZogmJ+Kik88)C!Fytg89^b7t(5B
z@ODCMphoyYnMW)1<Vr4ebf?y<TYTmcx%Rba8_+KDD4OU?fWt$ql(16N-}y9`BsaD1
zmby2(7-P(RV@a4?K=>}hTm|BuAR!sox1MX=xg|9kRPYcb*V6w)9&>IC<N_@l8V$ba
zq9lV1byo8o4<bDDioQ5b*qs5zg4hV+gUg3GI$uRq7}5TU6(g%5(exR(SLy<M8fw3c
zV-FDg3qLdgu^~Y-+aQg^3Pm!IG|MrZZ+U6D+Eub~Ge2|q#8qKuC?+KuX`Rx##KYje
zMK8J$$*}JGxwh}x^*)ks(;)%T$aYKgosGbX2^X(QpN&9xcrd@d?a#~0*aj^8A<^~P
z?-FAG7_FCXv#hoy1J1-DH&jjN*ZaZ>s{pB-S3S(JB0=C&k;tD~o!WEXrJmvKWv%r@
z5i6dyEef&F33hW6F4#s)pjk*Ej-!-l0p=gX5Ec#a0#WmHqe!Yp9e4245`Z;A4PpXT
zUe>p?d3s^zhUE*nUv}vP;=GUQo6bnOTw#CEst?#;6;r1IRn)K;)X!hbe6BiuYlF@P
zZ8Hx37K9_E_B1y13-PP{9u1_7U)jX;;f_69>;p8<A|9WZAqj>){rBKg9s`W!#?haP
zQB$t29stwIW_z>Iv&JJc?&|gHlKJfc7+$NrFk(Q+9g@t1N=V7?&z{#pW-w)6yKzGd
z@o4aKf31$tL7O3M*Do`=3`D&=VE6@ms`sHNv2`%*6nBRWL83e(<M^Kgh|qxn9+nK-
zwt<c^A8~>uX?~xvu*}dMRz&Ich{)Y_!ik|qAw+)v(>+R&ETIE=AkjdCM8a}*r5}(C
zqI~l+?LbbT$&Y+I`N@c55OCuilfEzB@H4=UG2rcmVh_5$Of#;pxe9J!$Z)S03}}la
z%YSKM7I8KQ>nf)Sdy0PG8L=-D&pJ9_bedUrZNQU(A0WfUp#b+r;Q=aAN$fc7t3-&h
zoPY-ddE(w(7wQFZQ(^T|Fq|nZ=7ODJ^?l=_NXsB89vU<IF#_7X$zuEVZQ5v*1SOj1
zFQDvOgA;v*6}StsUC=Pp{AI?hJW^r6#uIt5zsAU+f9)_{9A`gt4*V%METhk4wBTHL
zM^p42=fR-|wo|m{02NA|kx5^Uaa>lEj=Bv#4ZjkG@8=L)xXPO-)Zv;R0XfPQu{hv}
z>2?Vab~~d}A-9<X>k)XoNYE?h(~-NCT$@nA+$x--YC(b;w8k#DViD+ae^AE~bO^bJ
z0qX@nS*(bNSwhqZkxrm`heRY}Sq^dmvXlNZe)IcBgAthN)GTBsMI?yM0HG&2yGTHw
zlM04;7%>=Rkm-zVf907@w&@1?&4ZRu;*c8>H=cv@r94K)*eVdg_g-*SA0zQQhrC&h
zuC_eG7%Jq$W1(5gslv8+`_3IQVh3By3E|%vmXD{x0Myd7hmP;4zzW9j(;DnGrQiwo
zkJt=<C(RQf@g@=|fDgc+Nm32cfZ`A?{=RE|`k_p~P;2ba_tFDs7BdvT2i)=vLMS2c
z<|FGQqt@$svQ^yte@d5@)_(5ClK@zoKYS3k>)3*C`fH-fRs5fntt0k{bmHg&M4XIL
z&5>RP5IrV&qeL91IW|&>VLXI@!fOpt54G9h&R5o)OAzvGT~@Wd%xk0Xa@MU`--D?w
z<ckp5=nEI`_xa75Gd!)ds{G989%7N@B8PFMNF!nMv*e6|(17%szP)c(!SAc6XbjxZ
z=oD`xTwAY)E>yUY$qe9;jnjnc0c!(2H3imx5wo9R*%NuQ&(2OF$7ICp#S1L|1h~F}
zTRILD(Q$Vz@V_D1fs6v(G3N#aHXk|bu~CJH*dDsQeEG5z17sElOs}xA!3^M-#MN7c
z=vSg>bt$GB+lJ_emGMPrC%!cpus`()sdQ+uxPH>>!NkVQH}`KoBLrB2e{C`=H3Z=$
z3dP*p(Jq0=#X--xH{J1dD|i}GW#FxmY(m05xwkm$KQEC(#f`ox#_e*@TBx`I02kc3
zgCWAqWH#p~WFC{?2FPPq&8S`Yi-MMXTVgT#F*!`AS4hlAW)JcMRmHab%A48`M~sxk
zC0^x$i|51m6f{E$lmO@h+Qq?6glQhPmGGsU7K2A8Mj<`vZSdUw$_ztLdLdUJnUmWu
zs+!(+L&ifbq;St7shu}H89$ThY753N;oK>ZXMj5pN8r$<o@cZ%5o*qSt1Cb}S9C-I
z%6utEI)}pC2XyQB=lS9C&tO+b2?D^!=Ak<~`~o~yLNAj^z(0|}%s@`IiVDCSiC{ux
zC!*j_6K~tp#dn85tYI7*^~~peZHQ$0aMSWCLh2!7;*_^cO~(wQ1Bi}rKYUmZ^C&x$
zTqKCv6;=dsWEXSKu39&kmw9RC(PwD*3kpy`+hXuI&t~hr9v*|juIg*&b`LU$K08)E
z^q3RLLG&&s_Uh@ax*XKYr^j3lF0rSURflQ9%e|}|xjrv@^e}M{UZAa3r>c>3OSU1D
z_fEEI-g7+Lq&9qn2+5tRAG%DGGq?-SybG%_?}F}xVC#tU^Q$rVxx{vti1l#Ii#0L^
zNs|2vJ`Y|!;-JA^k{GI)m|rBxd&pyg6L0;D!t_xlK;vYIBgTo0Z6c?1_e*I<ZBIPh
zpPPlRJmI)~D=OlJj{r6i@xmdG?AxFutJVaY|KB#5HxD>DIP6eOO;SWV_D6`6UtQ3P
zUi%Jb#G)k*XtHKB{h40Be!eGUUg6d%L_3iNz`=b9t`=zYYx>5Kd5yANmH%Ck^OVF3
z0Iya18KL8Yk(hEX8A}x^2Yg~W0p98VmKW!>`)GA$RuLc=r^Eqdd|CanV*Ld%(s^|+
zAuy0UU!yUES_!@<QZs<ceD&^K=Jtnic)}|w4?}*IPY}~eJWqHG#>Oi#bN@0gag)5B
zz^v(5lrzW`gY_&4bPdrpBl=u-k7R@S_U(1RR^tKO*?pwdZHwL7^*j**F)NIhLbf5E
z3g8Vg4U6(A<+uPRIx=*0Yp9l2>59Ifu`BZy4Iev`OE<M0(S>Mr(NH}b@{ga~g(e<x
z|M+92LNk6L5h{!T2Mv~$MK6dO7-19H2eq@3@TuU7P8Hbl-pge{AK+Fe%qI0%0Aw(R
z>gLUc^@5Yh;7@Q7_=8TU{8DuZ*&t-PG6o6Yb_)s$0)~_RaRydF&~dEu7XtJCp4bZE
zCT0$<e$295Um^zsKg5~3bur^_$Mc>oIA1Wk4$TpI<jN{^1~5_*dL36e5~rQ8N4}Dg
z_wDzr?|drzbNdc3WnI2j+JsKc-n^&cHqZ9SaTDdw5k=cF@4WN0w&C%$qhj<YR-K2A
zq!+n2!dt*2Y%mT)Bf(5C)f$?ccK2T3+8F`%Ke17VGx&KgCfhUeU_=+dT&m}B0WFJA
zGUsz?>)BsB=*?Q+<&9`jXltXOV$82t`&<d#0|A!ESx@F#ps!%h1qer(hXt~UQFb$b
z3Zy%T1Uw|tvJba1&OStmUO#Z@_8w{n^Kz^UIDzVx7Uzoth8+gmE7zlgti^x*-Pxx}
z6gxnoO-q=ZBse@2X}^C!N@>xT10M^lP}ZIK)QA1*MG0BLX_pGf;OYgMr@Ba@2=m89
zSY97Eg)dx;qaKYm-PBujkVuS%O5?Kh$=Ua6at%p)b&v^$pEvzx+v`$HZ53->^Av9!
zzyl>X7Znl`Z*bwR&1&G9ITaQZGslS(Z+x6Q47|W~_UuijtoYN^;0O}mN`|AM_~={A
z2Ic$zfX{!q{x}c_Fn~=3)gBa@C9`+2`N^Us_ZtdEvR7ebtU>8RDmGL$No(uY3^pDu
zd?J;8E0;G=bp79^P%(GlX}Bbz;-0wuN5W6-SX%-P&g9!XzqU#plp*xsGTa)&-5M6_
z*33+Pab(;`tQ;t3;~)^>K()hEd&zAA`we_`;+QtHg5>FHg-pe4eqmC8>SbuP77%?g
zom?yk3_KVGnz;6lbG+21Unz}|t&DgcFH!}Q*~N{V5PnUD$xz&yg*KoN27bgc__g?I
zQwLe)z=;tO)9J8f*|pdPt}BqS$UcQo1R<#SXG9MGDGW(jg$j4?NV$FCGeJy6X2zei
zmz-q}{$gjG*h<FU;3~UPSt$rP9!BEUqSf&J^HByaMWc^n4~|1Z>Vg*zjZeO}|LMWs
zJ5M*3$e}tUHS`^7mCo-Y{>4B5!-4k+VD&$N+H9%=z3@C~_|3xNArXWyZ})v~B|KGB
z&?pme@#<r0!jk+<<9}{$H#c<sL>-GQfPNi=rP(NKP>dtdW>;73VhV_Iyk<8yH=9U>
zkBjgDt}hU*g0C65O-!gtZ|HqZBQhLNni?ni+5C)Xpmagh7#T)mb)1h~L-Dngure4S
zrQ<(M2>!P>_a?}uJA3bO49$Y_oCn}sY+2Z&_xR-jR4l`ZlOEtoSNhiN2ziAHW9oLw
zt7ISTx-c9F`I$4FoOfu}eh!c>su6|sgzY%b_X<(2za7tGWmK4=!DATzTpV|Dw%@;>
z84@{QgaIwHi)Q^=y8oQgBqV!9RtkvZMBsL|u!QHRu(x6U+j%AD)rr3B9n^|%f;2Ce
zPGXUfjG8;m{!}(kPuwbaB2f1+aWT@YkeLuXC}?!Lad^x!tvH-4FUz$h@4AJNZFDI{
zz7CJ=(ZQjdg!&tN^MyJj&o%Xp8S(R(pq{+w#5x%qleFvJUdB70_*=U2Ypfg~x~a^+
zRo7^W2#C~)i4(-3O19nH<bX_`fL_$jJY9I~a4U)5db{*6Yr=xfO^KI?DG{0WE$l{7
z^^)B~H>jE%!Gw+<7vd~=#0wyzeG@eK`L4a+!7G6J66xPG8{$}FWO=`<wxfmPunIKd
z@jKS>{I$T8tr&q6yKwpPufZ>tQ!#HoiRl%}0NBAI1!TIWHYgLRHXzBAmqH;-=*Tdn
z^2(|m6iIY6Wgtw6a_4;Ale#Hxs>lMYuVkyMMxsFf{d4<Jdx6#{a&NM<wDhV%@J~~^
zE>9wE7xlW(s^*&p|5!99-rkB<;;@GbH~pHiJ8xX1#Z5-KiJb<SII7;S3AyjxSB>-j
zo8;7!_f@!NPS(57XG>UY1d55itUHoc=vh<v)F$+JRw{C08++Z*7GhL}(89}zh4{h0
zn~b+E@YgvyuBnpu$;!@_EpPVMZTsoHt2rKTv@u1Umni~)>(v8)|9(zh=?{8zmU?u8
ze^d(fuTg_X4WAM-px9Q|T6&;6hLpif;|a{`cqh0oqX2+!$b93_euBYE8Y7(RgYN6H
z?(ZX6XAKP@l2fM+BCZljR)R5l3w)8~N&Hy%^dB^e@T!)UmPo&W&&Zpg#{$1vvx9PW
z1VmUpjwLjOCW2yCQRBuzl@55*Fs;2A^Zo*@9!l?gtqyn9DLlvp+bLh`#*|#;196(-
z;s<WoG<hL>7YFv5up27|Psxu*{H~~pd3hl91_VUQw$DVGZ>;^*U6K{Z^l3`jX8DP&
zNYqCLp8+CDKL)x3t0^fdfuF(EZ^O}I8`7tdh@G;@&-<YHlrS&i(xYjrhZ>OJDTEzJ
z^yM3p1uzAh>1ofiwfOBV?d=M!<C|1e&LLUuhwSv|m5g~>yt$d$$DZF`Bu_2`jrTeO
zijUH=ytPLR<A5=17wzM!tLc{OzMv-r`E2&W>CEeOfydn6OMnM5S=U?BeMu+%rv?jC
z?X!a_h9`m^c|)Q=^!k{sfZiZd^Y?K$`3P|j5qtliKhIIA-Va|4zNFz3wN^)zamJnv
z{Trk@A4OH7&?BqzLysgXD{KBZJ_fc_&iy<_&jZsdbxF=xbvr&MiCDHur7eZX1*j1T
zK0s6P;suIvI^2K*t~Lli0W-5Qk2rFtMU~b<-s;$=oHU{V`d^B?^S*~y>!f$ygrGdX
z;ZE%4je9mir{e->0);nhLM5m2RW57?Wnm2LjFf}S>(!j_Iq=Ez6Ln3<yl^6+K#{p_
zQFONt+)-euKx&cqGP{LESo;)kfTXDfEP@_Dvd_MpR+8FtdPEc&wRSJqXf5ydH6f@Z
zpgrg&_#YU}FjxmC3g*;>#O{T?0Oeuw@#BCtsPj_tY};hsk`{pDFNh2r%vKjp%Hb|Y
zfGawlmZ1N%e!fEKq2%5yvi<TlK0-o}hl`8A>gWOo&9JAScBn?|{RRQ-50nnbcWBu9
zpz3S;IQTABG1u)Bq%}iSg8?vqr)ER*1=fed8AcRS45&Z9ZbCFlm$wE%qp6lV%-?0%
zk+7@^VQ`)xV_Wcr%+t?kU~}z?4RUXUz7WXDPVP;uc!(q+3pYQaoN*`zJ|V;0A^AmF
zih`G*st~ulKzC_+mow`0xpQ$4gBiNUSX`?a<^ws0ehvj&#*p3b<4;Clv`Ba|d><;Y
z2-7R(32;aX>7YvK1@Msx)Bxlvx${6Vat&U<fq)iw1~JhgJ5Zsw0ByjLfGt$xq@h@m
z)KiwA+zjgEz#siBYA8QY*`fjw`1HaT;&@W0z=wtG?-=<S8PK)NfW)or>==;#POz_m
z&-W1iyQ;>en9wcgu25%OWl6lE73&Nfm)QMZKka@Ae=&+N`POj==hPu78_=LXk%*x6
zg+6@V#ax@FTy?L@S61f~Z8?fK_8&h4*=itKK+-CLEZKeuWmw#VJS=j)uV$@$(0fcS
z-?XsxMHU;Q1=GtSuLZ5=Gcz*<+GjsvYSpV(7|4mtZ<alR^a_=|)AJ#}HqZxjiqe8?
ziDMBYS2PBlx}c4LyL3HzwnUtV7d7g*zVF7$C2E1YT6bFHstm@@&^XTj9L@n-M^HQn
z7eD7(4~|R$a9d8kHp;2IT5Hp$@yXuaUN_CHTerJxivZdKEh;NcNjQ*RAAAllx)}58
zP;b!C1VJ57tcs>mfG1F}A=Y5^3+wwk!H}evo3JX}<bL`XtRu<t9hxc_mPJPdy#aZH
zIA!`WyO@5g7t=dAVqJ*^hAd+u4MAf>3`S%E*$$EJC_rd9aq}@;1=k!_+D93ccG<a-
zu*L9*&h}Xd0%OsMz7AgO*_>`;BX_P4(LP@=2rV71OMf)bj-Krmvv$R;N?z^T^ww;x
zReJUIEt%VgnvXiF47~t8M?T#NR4EU>ooZ}syg%Lio8~;uIkx_aY4H>LiLU$BEp}Du
z#IyBB(7Hprx^6@wo?*<SeLe0LoX_e1#4B9@nLvX`BatT>LJEdhX(}q>bb5pFt|n)V
z&+D?LmUU0FtN{EeIJ42OHE55My@^1vA|h-!NAr}Dn3lHe7_0Ad&!)W<<rh(@N4L1I
z8@!;F%?ukX6sxAsY<{kJYO|IvSMPE~FDe<18s~2nR6SiON)YmaWY~IYfhD<~<5hoS
ziARxk`PmY`)0BT^5X^wXylT?fL7>h<uxB&`hnr4`K_zarbLUBHSA=I6x;~0`|EhS>
zi}Ts23j&!>-qQ{oaU$zo+u9Vbn<U@-(K87RU0611ok`pfsqOma><w%g0Vu}Y<9M3_
z%7570cUo0gxmQEF3SknE(GwB^I2?c-+}a3t0<nnG#Nk5QEs|StTKB%O#EgQdSKzHZ
z8^Ja{_fXsI7KT7E5<m~p02!eMDcRJY-4B1sIP<QBMvj~}(Dh-*N5g0i44zC{C6FNf
z6y0+tB@uAn$R>q?7kI#Ri^SDFLUzBSJ2bIKQ4NT9Z~O>Wf#@4nIyn~LY7Y`=p4ORy
z6nlw7GeZ6|%%Tgv+q2bn?9}5&gd8j)p#X#sQ?hcyb-Elpj)Rnd>PkZ7R^<GhcXa(r
zANb{=jl1^VSQJMDnM+ErpFze@owXgm(|V)rA@TvRg8FC`)g=pQqO>FOKvZXVbQ@yp
z8t729VP8EH-44;zmW}x~cgLR#%&0|tgzHZkhyJ$+wbY&wSgsRW<6tjT7xQVOTq2H$
zCYXthF<aB{2~{94y}SF%iDElSYxmU_5jf*;Py&b<@;`u9H$QV0tTeiPD8C=7pbcw@
z<H?Ohh7q3Ivo7zQFJnZJA`B`WrbZUZ`jIf+q3(*Ju!sNdb1EvVAlPN$4U`!1LxZ%H
zCW{WHzJFt236}=aYlDYY5`C6qE!4M2PXRcEcfqc#4RDgOBmA%`|9*sFRf|U|P!~S^
zv#}3JW>xJtNY`PPx-|-5myX=y`O)P~rVyYQML-kCrgbE}1xevxZMe#^OpSQ4Y(!o~
zrznPNVF)d19-Pqm5`AZ>QNR!lT)c2N$%_Xdt;F=fZErxUY%p@oNQ?pC;h76i<KsO8
zS@a>zFqte3G!z09zpqsJz*h07aUPN<2NBD<5)1pC*QjC9g~E~xH@}$Fn<H2<`Pw?N
zvI7HX`87?iG{oTkcSNd>s|uBs{|vhGD_E3h?C}l|1&Ib8gX!7-r9a@1q};kw0QrH+
z1v2w(CbY_de4&_2%!Qr9HIJGQjf?GJV&gzEtM^!29{_rfx7FvWAmtMtL?jsJ0)_A%
z@TN(SI8euxd5xDeA_3K}&DhPJrQI>)uZcH-UWj)F(~VS(63yd?Lo*uOGRiH(x6T&k
z=8Qydeu#4cI6-ylM<349tHU539tZ%n+t*nW9pv)J8Q&8=#B*2Hn<51QS#*Hhfh9G!
zx2NKx)u?kIPY!$IUs_a)kr5lEF7bqrwpjrt!~)X$sK=wCv1cO=4`LX^{-hLzTnL*~
z^a;Wz!4Cj*k|WK5-w_SAs1x?QNF5SIhZY=(Bv#+uux`PfK+6{CPFX6qyLUs+(EdU&
z(^hX)UZ(RJK4J*R7VjNT9MVEx)8Pw=Ns)A<!X^MdOQA59_tgb2VJ<P@NEt5XS>ZK2
ze$1U4v9txRfp`!|s@8z)TInRl{dZr@h|%dcuC*@n+YYt3sHoo5Bac|Zr+{(?bwDq1
zs;5Y=Wl8D&b1iLc?Yp{A$DlyeCkQM2R6ueOfe#-(qoAN5`QI@fNpAcNN?Y_{5D%hl
z00NB_GBJmkNLAg0RmHJdLaewjjZy^?QJf{%_5i7sJ#u)nL!aT;OrlNX<(!<w_XxWP
z|IpInysl>!Wdo5|$(Oc?^}Aqf#aigTPzB|ojYo_O;z?YJb#H!H!(>P1$%=6>6*@t*
z1HBeFVVwSc&5~2j*qp$`i$NYT3Wc&gujG92jS06NU_R}LCfL`Jw|DcV^a$6&bf*q7
z>QTDgmxE@Sm_lcSn3gqbkU{dyrgQl&Vmg4UAVQ<Xef5)LC=UVnLSoyQyj))Il9$9l
zsjm56yb#$PTljM%J`I8uJjB@8Saz-y<$%BTR#%S!_6_j&pE8$db~Qo#OF6obCcKdo
z4{SUM!b@&LJ$2ak){R(zjKPVhdy`W;uhQZsF2fiYO#a(+9vvx1C$rMOHaD@P@eLQu
z?4ky7BrXogFH$}VocLh)1D%xLTD_Qr@y@Z+6&i||8VH1gVt5!|4*`OfAJxEzg!x0d
zV{}68Z9?HHRKVfyluo(ZT0xmjlKg6NVR@hdoQv5Sc+pncn&6RSWFpP3Z!P*PPnvf6
zRJ!h!e#k@3_+zDhUZ=s2&HOt$g(AF#i4fcB)Oh@Z8XZQ52Qx=CG02{bV+gqN2m}ey
z4NM{TUIU=%fQhgdyL|J_?H5X9wY0*r&wG;TBQ)x27#{@>B@QPba2xD;_d;rtVr1|F
zL#){kTp4u)KnZ&K@#Aw9eb$E#=HZw|p+Ln(=Zgu<C(fI*#auHCc8uuNV8IFkn(z-d
zNGNC;o}MR4Lfj;HzW1>I+6-6k?*`guKO!qB`D=~x_W<Mz0CJ{3HiL%gIl^bLzM&dB
z+XM?Qj;?+oGC}Zg0Y+enXldop{Ni$f=yBJsDEO65S|>gKfqHhXRaov-G*le;&4_AD
zcvX^(!nzg+k)bEloo|v`lp4>TURos_KGRhVG$@DT0W<zNZ$oz()(kL2h``S_!Pfx<
zmpb4$(d@Fk^nu(EQhi)Gq=}U2AQL}M32AL*^W+lHHiIvKOJ8tDO{4UZ6U1yTKxWxP
zyyr0}GhuE4R*Kzl^pA9yTrsA@5AaHwT_B7m(9tOEGtRsR4<39rJe}-sjYQQ0@KOC_
z7NryGrab*|%oyjN-;3$Z`e)5hB;}!-Oy6@>giilROuITrF=VR%y#sH9|3ps$J|fnP
zD`-nu00LF<3zA#oP?$zg-nH{G3#%wAkE+9MD}QKxorYf$SXem00nbxLO>ke4oRP!y
zDix%HR)T*KH#Mm#JU%bRw765STW|_fU9$F1#xFM$%URy^(uXi|uoi>%vbE(yNG~Pa
zUpYTA8sO+(bPydGx@jU1Tee@$&en8%tA<zFMRN5NB>+qTE=+fyM(XA6D{cI-@*HTI
zBMW!kf+-kX%=Q+&MH5hu$gW|&+G0XxivDJ}Im}@@_9X{nZgCr;nsQd<7a!XsjKCuz
zz<$L1<jIq95;`ihxkoNZZTV%L+!M4bhFik$MfLFUNxP7{@8$<|Ry+H}Fs)p&?BPYs
zL&Utex?t0~{|{qA^-^h82<F%1urL*p$6al?!Rdp|M>m7qF829vIy0TrR$mUpIpdv{
zz05ycVVI(u3z#((51QHKG12>I_?dkT^*i!tYr5%vCUk$WIINx|V_JV6xg?Wm_NGny
zB#vm%7YA@#;Kn&ofbDXy^Fir&H=+ig9eL!^`tUINzT~e>VJLOLD(_i2E<AB1eol4g
z_j=<#cOPB4WzuYDZd1Ia_AF(j@6U;?=vjQ$p5FyFz3iFRggMu5iC*jlj?mdlxN>fX
zXrIKb0N0qDcXciWdx-j7tVd(#HSYxn7%$<QNS4`sgR<av6ATKnZVVrVi$`id1I9By
zj#ftyI|Nz4Y}@W^b)3_a!|65=ytt;}UaZ1N0I@FoM{AC9RVx5s0rZ!+)%~O?=q%7j
zkU3JvIlBj4HCMii2cU3BIDX&msG~XYh00j5IFyjQ!iDlky!F`7;9wmTLo!F!!;f>q
z9Su$H8QnB*_@*7W$7fNF;XY*dWaprUJ_Y&BjB!tBOVgMXkj2B%lV`MkSRNoAKn_+4
zH9NKY`3;$<;%ng%Up;F+L+#KWc<y<-5nD_}m#ptdVn<YtVQ4$M5a0^@Nim8>Ln1CK
zE8G1AWk4^P8S&^C>O?kF{7v6H9<wNaADQjTC6RYW<}Nw&LZ1Xx+#2q3ZzJVIa7Hmw
zm$E1bf8fY0mSaR5F5&@5#7jIq25Qw~kC7PdSLX!gs@$tZ=<;=@PVUTm#~2W<*ok%+
z)be?yRiMwDc%|~^uj8o8jZi4;X>}<+;p*n5W4v06fhg_2L17$`{B14prX-&I+Xwy8
zQyg$=DNh$+Eww>lAk#G;?qmDM;9TV;fvGqLQUas5A3*_toVr>MHQILeA!ht*XEpkk
z1%gHBLPPeC-@a4GK#4Khisz~q5Kvm+i81X#!<aXA>dn*aH|`6~P`IZ3o(wL<l>j9a
zMR-OZCoT3})22fGWeXv8d~*p^kBh8F!TVwvgY$u*hf?>sG;=E|ZGx$z(y%!<^y}Nx
zoerGnSIi?_ZBcdV7HA6p72@x0hfjn|I$`UB$7tnOct&Fq2rIv8e~Y_dmeop%aQIer
z^=Zap+U1+M;ryFPa=_|ep97s6<J0lA6J(&|7}lbVR~?H$3r+#;7Ids$W!G6V(C!Cd
zYW~-6gh_dc(M6SIY>smrk7lKU3=X4<%&tGj0>#C#I>m^SD{Kt;e@TBSZyOr2H4&Nd
zL8AHUDHP+hh*T}`qrS$bEhYhKE4Z>M%h}LK5lf!)m>`}v#4LIa4h|oAU3ZcBVz>qo
z`4(x=?k!q?ePLa)G|nRKaAllcAA&)`90D*g+7a{)cv4GI7tl8V%!mC|(;5o6`VnE!
zv2^LurRy%1tBVaxV(Q#g*Z$=gyKuTza!#~}PLD0hGpd8{(8AMNX==n%VO}?Bu>CS<
zh%5rcIsusi9VL+MI-@;8zajeS&6!+?bjUDtTpLH~wuq$2mf@H*ABF>A5#R4DDnQyy
zv+D&%yip4Smb5zH^xxjSQO@Tb@+dVglqC}oBIZslukkj=)fQI-PAqXv&1{ZZQ#!CS
z$d^EIN!8IVD2Zq5!angM%(tE87pps@Zbaw;Eg)Kkg5Rt%62+(qme4qUv(iz!I$PTW
zmFEG}VZqAZMPgOf>Lbe$Jp&3mYDO`|SEgqHp-R=TYlTjEN7v{IiYr4nM^tU(hLS+}
zL5Ub#wL*`Q_69{w<k1T)QS095V(^bAe)0<=j(#f(cwG*-B-i3>lsHn+k4_N+YK}T~
znD=&!XtFX4YhjilNdY9+Ybp&A6yZOr$KOVQu{v%u9GIC5zTwRHmxz)D{nW=qU!?Mo
zqjq9a3sw~${!EExlHU`WbMD+@^S5fm72lJllbW;y!3GhM19<;BLQ#207sYELE~jxx
z`Qg--mp()Z1f{5;n3?@Gd|+pk36<@VL&C_oF*zB(Pduu~{xh^@r~#~`8za4PVj(8T
ze=I65?>SA)y6yf+BYFB0RJw-_^?KDEs|8ck+|t568iuqCh=_66Hr;VEXQNSOb4gtm
zvQy7qR$sc`3=a(MnMlpXm=h>WHekRwq)51ykTX&gz~4xa)u)so?;YcvS|X}41vs+^
zyoEWh1!i<F(FTal{qUs%5;()0;=s|rN+@)sCIIg%HQ`$vz&;WkWYyAvekm+YDgy{y
ze)XvbJC%jxnr9!y>1;s9L;|s($St6DT`he2Kg^#eEZOhPTdAZH`hQUCe_3kQ8Ncic
z+!*hU@+-&pGPKu@6L%h?UN#mE?$0YdJOS~cAr{OBmr`d~-Vi)<qHg+;L(xkduEDOp
zK>hklQ{*MKX=%hLs~#<C>O%*T-|T;3SQ_~rkpcXn8k|Sc&#32!<h!vt5ozz*&&!<#
z+x{7mz*UmSq^m6ySH~RfFn+W<nNckBf+_YK{e5Jf-jWOor?T^&|Iahw8V!Ri7nKTm
z+>GitSZ1ndLM#lldh;ZOwxk;1uqQh)GcV;dRjyw(W;X%@8JL_3UhZOXgM!;b^GxnQ
z%{WGFKST4=Gm6M|7ZN0@pb%$vJ*l-Sc(`(UwRKFL7=G)_RTxK&`JYHM*W&$-SL6G4
zJ&(npahtknKWu*71CrCCbS}Eg51opI<i5@lk1|p{VfOfVSfyh(3V3!N9@;o(P?67*
zd@!n*{Tq!m4KsHy)oLLa{CNTAZ@I12M@6E@LJ=N!tr{R^HasU2X>cA(*Lh$_EqwZ~
zs-wunGE`nu4s2ux@*l2=U`3kbk<Cy8lafu4dll}y18>gCMAn}3j^A{GcRSnZ>c8=K
znrjXq`UP@MbmNAP`UI%j!{>+Yb7jUzh>CX61U11*u}-Efl1%Wmv$GQm>6FRDrw8JC
zP=lSOr6{IQrY5g3G~p^3H&mHGgK=8;*~K90IR^C#(rIgZMrlr2wjQ7p+xj_N`<hl@
z<2WfSIf>mE7-vC~IzWx6UkzDj{)$B^unI*ijPl?_v8(rpM*b5_S$v~mo)5l3Z;9y+
zp9U;8VDnG!H<(X))3tmL_%BWv+-x76*<TO}1O{kw4vFbLjj&*ADP<iYG28?uCbq)F
z@nI5bU|3pCbW6hIH@QE|(5;rZmfjKuIT4YxP^KTC>V()v6%mf2YCuviJ9FC|OICk_
zmx=Hsd=7&gu1FlWsQ0`6+$ln|p189Gn^hU@$UqfhFCj5Ia^wh6Di5qW2@WV9&esWl
zG*Ic&muTj$_xP7Pa(qu_p#m=)ObN+^9uu4IN{joe5Ljob3+3~sS!Sy@F-6}ge98a>
z=A#w60(9sfh@%H$XtbxTZggTvy*i5T<C*xPh!LZ{-s)v&DbLc7R|IFJ;OOY6^nQge
z$rDB<R~%Ky0h@)TdFtyBaj<bKIta9o$GOwShF7WJ^+_>0u}gYBc`;rKO;OAbn(q#w
z9RzH4)hGo@8L3zeqr}sffn);)Gbs8J-Bae!V%K%#MtrIws^v%4VAvp-K(h_h>?(W<
zaDi>@)5I?!dX9wl)V8*^4xQPbX9OzQVI7QZ_!X?Jpz!zF*P%dwFO(unjdV=Vg7AP2
zka*{iSWkjT!p^);S%D0TzGaiquHT+zUUXNy!|7*~x+@XZbV6>aWy>oGJ?ERslbk^-
zl&gVO2!<hEo$zgVIdDQ2_*P-Xk>nAMN<ox4<XMcbJPWmzX90rwDbFG_V>3U`Sc*L@
z!gO5BkbAvBjIKLsBtEc)zIu*hFi%Gj_W-7%0KxD(cos_<$1U-&!}{US!mB&%ZL@LK
zlx<9;EJmza2bpUS^gz`}Z)j+Ef_MFMq!dM=p-x<R0B(4(s~3}k;B#FD?iPsRkjTN2
znrmM-^#Jk>Tib6zjHp;B1tTo-S2-6pE%hz%4DTrZK19YPS(=?qp1|l&lBo{d>sYC#
zQ*-=!H*`Q=i+#&)i-v%O$~A!GS^F7j&ecM|RQG6aiUA@)eoKC-IF6~WxcHW6gT*D9
zt9ek$S|<EJp_&NlQ97UbCh#^8^&H>~?9;si8fU9%*Zbi5#_(ID>wdBKWd@pdYdrr)
zr`5*Om|XDcFAJ4Jk@|>NO}w_mXL|kC5UP{94)iGcfuOd*Lt$cSnkOLc9N3o=05-+c
z`m}BulMwp&2<(?3u5v-dZE}Gg6)0X5fP@;jBOc%FM67+AtEYH&$~9c(x$)M=Ua=^t
zV;Dm|Ymp0yh*^rD3DwM$uEw5gv}uY2$~w&6DD-np*{)k~oEw3m1%;0}xaQ;PMECLn
zFh0f0*v_uC9f0qQFnRscjOZ2~)LkAyKo?X=X<xNJqj-Sa^Pum|HRnVUlKGC-xZtc<
ztIr>%Ee!gM$PA(Ou(M2X7?J#nJTImdtcN<c>5HtD3_?cJ8$+43wjHp2Y<*)2f_xNP
zf9`6}kVqA^EjOBnl{Ga(xGR}C`WIgS!PIGb`__ZITyWq^(MuxH^k0P;d~p^xHJj*g
zJ<_opX63T1F(O>Sz$C&ARWSL>^dLLWy5AT8C=dPDNiSCanTV@L#Ark-wN6%hu~1=c
zmrb=EB{5I;1rx^)A3J8Wd-s|CAuw5ODxiRyey61C4qJnYI)o?O5->oF)2qbA-Xn_|
zRZcw8TNbaSp><CjuZrQ$WlMFn#VUrMnHx*wtVBXtfe8`)lavntDF}Kv$wM0bx4S#P
zqiJx(?Mke@WXS<9APk&o7_#b?=Dt)XDXL|fMW6;^B1>*Q2bw8`cduXDiu-F4UYuCb
zRA{g6O2pH}Z&b;ki_)-+8F$fA)e}gA$^mbafsygGySM`6{t_e*hgdp}AEgm((K@*z
zo+kq5nUO9C7OrdwX76pxNd{k%)Simsd^1d;cH6yTXy#6)pFTb6i{tg_QBt`ZV%i~P
zsu;K@gdwrq95g<rIK9wbLU;v543L|%M>;sNc3_4lZe=T5TY9R<k{vX9bjD>{FtP|q
zk&ufiyS`ZmNkenkxH)87oXhyK6fcY;bAgm1++yXoqDVT`yRfhj>rz?^OE{5-ztTp@
z38xa8r-A<l#*XvA4*%0FVZVoVe7iy4rc#7W1E=B#gdx$GDEk8FGLBL>o&aN2a=eU9
zt!?%(n`hIrpLKZFB&@BeS^XG;8-P$C$fz58-WdGjz0s^!Bu5CQsh02H*sF=r=p9-2
ztax}bI$w@Fawz^j3KrezOW}U@Z!d96pf&paf$piz;sJadQ^&5Puy;Nvxj;t6#jRx$
z+<KN{4SUCW1gC*BJ;lEn7RM@U&xy{_puF7uNg|>NCOki~RC=R_%9^WX*D(OxAe{_8
zIk=IMH?q%#RT7|^X6$XsRSXu!|LX-cA}J?Wx2-f%fCwVYok!<M{%k^9Kl55@Y~j_6
ze*IB`mz=W{izw6Sboz&~n*uI#gfsVuADVl5R47#Xyd@ptlXf~frmeIuc7OJuoHZkA
zU$8q^(s50F1HX3kna_<LP}}2S&(vC!V8Zn)OwfMPFTK8KwnkEAmhuW9AwWkmI^gc!
zJ9p=Bb|&>!B2Rgy!Es3}(cS`>^l}wZ>U|g#iBzD&qYBt3cTS=Bd$C)S5UIl0zf@zY
zE4({6kj<`_G${p)>9fUz(sOHe)tQ&odDnbvg-8bh7V$uy(>0{$1XnN-efyB1N5G93
zd4E(~>A&;QvA`xTEGdDzP@>r7eqf&l0XBh(!&0Q)9(YyGya2OfppID$!DMMQeGOcU
z(QsEMwga!dE~~A*bnGIZMDrS~H$FjJJWZx~@+682RE&6G8n_~q6{{t`L}?w(%U;E&
zOCzciWf<T%zUAZ5#^hk&`{c^TqJQ3+xC(R}gf@)is3BNbfa9!|%n2Rbh~156nxo~H
zn*Re02-pj9SD=Zc&N^tl@c~$Jfa-7nM}ms}<*mDM%WcTaFJ~(sFrs}&hdfwl@NyA*
zuOaHMiJVe05R-DvSrt-4+&4sPbxKRsJ_(bBaJ{Z$Fci6@{Bd97de0i`eTe5r4TdgA
zGDe(64>u9CE<pY;&9~prT|kbaZ)mEasHsOeqrs{j%A6uaZ^7`gNgCgYh+^~e$xsge
z+)8{toVM{8%!#~!4Zh3BL_0^xycrV{18QX2^ddVRULVxPKXKX!pMBn|i5nTD2gP0(
zR*kC#1sg;f=WmB?U(2TVY9G}qIy#~7s`2U2RWyH>`5}_HyzN5W7Ez7RxM`doFeIae
zSUV;%64j&cJhX1ig7P7_{mXgQr3Yws@Pq(n5N-2S;YB)h_#lW&=G)LY+EfN_CLujg
zep(goe*|GQ+NX^EG;9vq+|V)8)I&7%C#(WTYG^xNzk2m`qraxjxqA4EIegYvqtpb2
z4w&iL8Gq3<L~V|B=}WGQ)=CTQKY-SQl-Gb2;Y9tTtM5&;N#^Ft=+Z%?J17}5=ux1<
z@V^~%&JsK+#5N#y&q!Mup@V>WmGb1l58>`m2)Dl8cP3mE-z!^D2^1PdRdX9{&T&=h
zsBGF)stxnOaPxL-k&S4;18yU_)-ur_ULX<#*FC3>VLV8svF7zCJ1#(@_bPPLu8q`P
zsSD2b_cd~H!=Y7h4Uj&aAP0>Nsjg7D<Fl=;2<ytI+iy|<pFVrzfyU(V=8(Qn&v6nB
zi376ao#cCDOJO7rv_i}<n`jV!>V+Ppd`c2WLU07Wumbp3i;K(>&4z9;gWrMMxB8s^
zJ`xc_22$@?{xca2U84TgmY5wPhHNq0=qs<Tw>y-gSb7HHB&eOq38vad|N7Jq0IMrO
zWYD&(qC$Xv*3J7xqv$J2Zcujwzn$Ib4-TxrQ~RIihR}nL$Gai;ATev;P*($mfq25|
z`S^D%e<;Mw@-6XAxf@}D;(E81qd&u``HEgClDA5~4iQBhxlDZ+!-09=C9F;kD;tr)
z(Y&QPD2laXn-D7=6lRSOtu7GG_uHf;)cvu|iDHR#T1Os1H5XXfe*eHlk$fM|KJh$k
zBdEwRSmIdK>>+YS23I<q%Y8RI-GidarXo-o%sUc1mC#urH^-`V9G6M*USBQV9E&~+
zQ`1?#lyH1TXPhs_(BVk>gg$~u5|ftk2rq7zf-MaiRaz#Y_U}fZ0InUavwt%jGp_}{
z4chE0V0wW$e7q2I5Fibj=NHHpf-0KdgoW#vhojtKZavETxhCsQfMYlkNx~Xn*vOwh
z4}Np_53Csxq7$+nj5*Cl7Eo7-?=M3iNfI$R!glZ3Gckq1QK`-SAa-St`#bE5_{Zz_
zH!MN47WJ|x@si%{J!0VLjjk43pVt&NGg-@`XYz6b<2|?VJbU&Umsp(>h_xWd2k9D=
zcnfyZ+YVZxkO8Mcfqz9L$i9DgWOJ@Tk-z=+pUpzX3GyYizijAA+s6kqmXS41=1GwA
z61@Mx${W4{@yO*^@uDJqgJ{gvvJDwMr;)JwA$Lh4akA!EX)bF0>6W{qkqTQNtL{>e
zlMA(B@Z5rdHb|DMO!(u7^9$V^8lss{ZH_(~QN5^vA7erp&0~kVPHC?2tt2>xOq&2B
zmVfq^Xu@zbbXUO8y@wus5ks|(9g0P2UB{!NIQKN4OYY6Bb6Z8Hf*XZ5#_pA+3t($V
z^Q|g;f`Qg}7v3Lss1q6RIlk5)_<@NujD%j`yMs1@U6fcUJk+u`coMwB8;S_i2}>WJ
zQO*^6`MZnZmm(Hryxloh5sCPd>(^cHe<h$mAPiSfX0t1Yg+ReTuqPO$HBe0hhff!&
zVOOYWukJK><n3DudmXeHB^LY?wgp}tsJh6>fmmW7E=W{@Bq+|gal9}-Tc<{B!vvnj
zi;F@YeeuEXBE2|6#vFbDrzP{_Q3RJbHif__3GF|^W!ZpKLvIgQnZVmP@(i~GY6Omm
z9BRD8SKuun1#V9h*?zyoE=n(!8=ax8%ms-4<Ue$<4hhYD<6Xb99ILK~il~EJB}2T*
zk}XWT>GYqjU+1Wh(&X_j#QCIGWkN+Hk`6EeN(lweZWRqNG3b9_sxijl31<RhbPe0r
zQvK<lPN!>)FOH0hU+T*ciLr0mk~*+i%D}U*vlvr%*`cW{I4Xqr%lXMmMLt#DUHa(k
zaWCTdLRlw<kyPu5rgSBTFacF;J=lg0qX*ZQVZd&J<KVynE2|dcUG5EV91-P@;n|im
zD|9pm-BpGkBFGXCNFAGeYfu?cBYGPABlsDVJs>m<Jw4^|?fgX8tx%K!GVZ~_WaQ_!
z8A?cd1?$d{jT7Ns_eE}w`0I0sb(NcJSaOp2+TN|9z$WOTa)Bh(lFV3ypvG+oD4EYj
zpGh3`|Hf`HPoTubEJV?_haPMgnuGC9(rR3Q3aJdeR<@5;ZC$vc&>sP8=UC}C4^9Xq
z+_=l-y{Z@0@TgO9EhqGU2jqo^dH_~lb}m6($e$hK4^>cEAuvith9E1TqFl3EvP2Zt
z)++r|n(Lup=a#pNLFJ3X@1$D>&(FN+4?#W@HkW4Wa2g!Yybu1V<%#<Tju6V-UkhBB
zH*QFIv_6z+<^lNUq~rwK2<DuuyY30m48bNOS}YGec%li(qmKIxCZ?Zy!c<u3EoinT
z%w-<dBLNI6CH4G{%g($QF-8a+ru7)JU{H3yty5M8B3&?T<S4-no#-pJ5ltO%-8yFV
zwv#XlPq)_2)E?3vi!m!^-^Kk01Sb9h;Jh*@o5{Frkh2Lk4aoM#A|Ju@HzG=ojJdhs
zcNdsG1cJ$9wg^!mOQXzQ!F1w3Q`6VOAacVm9(qOfPScD--5U|DTIGl*J}-URfSN>9
ziOs=Zi69#xOwiE-35TnMSuHA^s=``wf|&98#*r#;0P6~|BsV#ZP(F5#1`-oc=<Kg7
zcP}s21S)N71ESw7{xZ>g{5&2gL5Kj9L*G&NbqSym$wwjTIoQbpD$sR7OoKN~G8Ld6
zOL$)exQibLOuoe2MoG!*znUVJeAV8ixBFh#$zz*dg>mkEZZIP5{{v4(+MXE<h>e5y
zqlNq2Qj9Y%zViX3y+Ob6SCR%xo7G{@NI;A2xiyH_SqUe4hU)`i1q_)<kA=j7TijJ6
znZC?V55FAy)j%vfFxg>WarDL<q@isn0TqUm3Rwhj?U1j4yH;%D-0R;bNVK92oO%#q
z;aUuq#1Qoq1dZQySDQc!JA&KMynbyT8B3_#ru%(27KM#a*hEVc6zE%R89Z+l6g(?}
zUp(RWcM^hxNOXX+l}F@2mlRsjigYr6L<Yybdxn@h0w~dsO^*hKy=M4MiLMyRa-6%B
z+X5aIvAf*uTHt~64vPjTl)t|kDtR%nRrX2{K-nNN2o6`+9M%90mECd~bO2~FWoR*5
zwCC~bkCM0|j>Z3W?Ha2`HiA~{A+x~mH><B`_ET>MAYyrU@6ns<T1z0jCt2JsbN(nn
z0O<bo6rrQ{+*#v1gkli&4`E1fX43(we~x;ebX@eDQh;-5&D3Md(=6DicX-pkC8>8g
zTe(o1W1vc^hEF)5!yT&xK>0I&^y%vpZYTla30@A6LVnm3gw<w7m(WWUqR!53mg5UV
zf2tJF5f<<ry0YAKvk-@nq0N`H1^KoJ;*3JE6C7(hy58LT7C*SmO@mR@^PyGGa_pi+
z<`C0D$UKs6F17tU2~ovP-*A9S?xVrL&Ul6y?`od8d5MMV?_%3`IGWPTn<)hrSC5-A
z0NcUJM3fvb6%stqcDz9zh{>rkdmSW-!0t<?cd2=`3vBqlzAYE)8q^dDW8|-MT+eZ9
zx?GR@SL#AIOdw$k*qX<#@@+h+Whnahxf1%Y9Z;JZTx&iD>DvOC<C`%3>DxDgv(e&O
zU6r=qJ<L``pH5$(=l$@sIPPn#X{cQoa6S65=-EdF61g6BZ2}G_&{fa-#@8Izq!BiY
zXDIZ(UaWug-kEn&O_Qn<PEs~!$A`~HRCg^2DI`i`f{!g3go<Vq)H11w|5+QwkDm(M
zc3D@Ytg+FH+8&uUK`cVJ=t!OqdXW4H0<R;{U50NsXz$+7y;%;yhw0wEVr=@b6xGJR
z`t*ehvj!*xGxhfonJywNj49Q~%OXesGTJ*`J5$bkbH-Jyr4enDy1sJ*W{%pDEI+u;
z<*|VZqUpNDpyop;2LO{5w<-!1<ZFZ^CUkD${<DRdyC-ZYpe8>jU8qKXYul>rWk>jU
z<|~~7yD(cFB(^hH2?&RgUaF&u8-+N6Q`5j_k;G>(;*lSIW3*&sjCYMA&QCb^b#WuP
zFOun#uM>Rnx!=8gTXEsgjgv>If|_G{5alqLi+vMNN|9Rc5ISmz1E-<N5%z|2a<);h
zc1+kgMXO8lXVZw@b$$)_Q5kcfkOv<}_+ZLrO!^`Q09>EW$c9Jwg#@ljUCM}Ko^wOq
zyi>tF<B<FXy2oz%o&rmPv|0U()AOOO%vCN3%O&+U-iO%Uvnx4F#PNWN9dJ_9fN`uo
z`zssAJ$qunaX|`T)f$XC3x}|Q%H}4>9UNyTiz32U-#t%mYFdgq@`KI<cm65x%Jw11
zMUW`|-VI{}j`}X-gjNm?$D=KUCZ34>0WQO_y~Czy3!emy=%5kTHrD+LJS0vF8gzmr
z0~2EZ??$}H|5&;XsGR#YoU|wn(UK;GQnt|26C!0N?J|-w(q7Uo$x4NGM6^qLFGaLO
zLpxO3d-r_TulIY8^PcZJyn3Gh_}%w?-Pd4PjVA(977P?o;MHQDFM*Dlc%YEUCQ=|b
zNWb^at0|?~xX8%b`;h|UH6<^I2b6Wb4&U%zNV9NsfCzsWyyTN&=ahR^fzw4=cVHjM
zkUHFFV#{YJoR%&(M@Na{cCA_nT4m#KCyiZQvH+%S@r77k1r#d@Si0Cj5+;WJ-WHKm
z&wAsuZ)MR#yyQPH{{sRBC_QIz{zAT3ofCef+h3@3=MJ|X;c)Nr{{)yQTaPn;Q|NXQ
zM`nVVFtYL&f+mS_R3-84XG1=>dJ9LL9%bJCnA56>I~O-#zl!A;CVyfw378S#Qr^x~
z7(V1!4;CX9&kwbx@UTW^jWZxIj5I(Ne5{AD9dj6#BlcL&dKHlC4$Gb2&tY(09nEXk
zw~uX=<;yWFB=03dGj{y!bzhvFyQ^j0;D6LK-4AstDdq&JzwuiC-%%tCQO!<s@8WXH
zI|SP<s9oTg;@V{Pwo25yvJ@)}9P3c`5Cau^k9_?HisElnN1AzGNej&wJFOZsc$@^@
zBj8N*bHsA9q5pLh+w9z5h)Ce{vT8!&_6AR}lUFWr5va?=<o)%{KVUKAh46_TcRIxO
zVV1T)##7(tJ)$1mz3aN9XbDUxXW3ih0)DiA<IT}oM_b&Hkz!`)iZ=g0cVteVJLk4p
zHIVM#CC{8#jLkcO&tE^<*-@j4RRS~#P+~{nK*q+(^8QiwAQ!+B*RF|S4^2qHAmfvy
zKu{Q54y8v5P?Y5RulHu#MUL4ov}1~f+7d7$PED)`Fe$-T=V+M>sI+8u*k{&AwrF7)
zY#vi6C#c*c{3T|x3Pjm3r>RSL+kMOG0-ik^JNL@3OHsh`sV#DYhPCq@XI0OdR1-r-
z0HeB7i_O3dhz%Z8y!}^0PRj@$W->m{utBl&8Q0c;FN!H5o`zr(lHeh*{S>34EH1ld
zo?S^rhyn4yfHnlH{1uR3t2FX#t2a@2-mb;BFr3>HLe)*v!U~KT;~RQAQF(cReZgvb
zinjjbC$>KM3uCGu)6zV?RToYRN>_n<foYZGS&AaB^kaGf5d0UrjUQc^OG!_+{z>*U
zwBJ6dhNo_-5p_q?kpOw<ZI5-$QKz?zAg~iC_4%JpNK%IUjmVS`eZkC9Qj@ufX~q7S
znvugx!@0uiZd^$ri7kwHY5_(^L_`SPP};G|C}OGzJu(~~*kPt~7{)~47f2g&%kEz_
z%QSJvD-;z3D**^fAf_uv$;Vm!x@xKqtS_SAs;{TRcTb`!B|6X@6UT%Kt{O0~OZCrg
zkRwg{-YD~DW&6Lsf5$m@dT?(u5qltB^ZA0X2nMbO1e!V;gTbV?dSyR&TIH(Jd7Jv@
zBXDjb&mLloLf|2VJ5DB+$;j0E2zf6>OJClind!Bp3sF4WYw-F*QYqswCF#k+s}$YH
z)a5YX_8;XBJSyP&8?cxrN<t7;Cr)fR=G8cMN&CPfW@Q18`Cx2_Pl{MWVW0sTv3s9{
z%Dw_mRQyyJamuJ^X<>QPZ9llb)BS*;6N%r3dlSewwR7=+_YnY{d!;n1_WA(8x6DV^
zLMtr7WP7{D6sY40j}vsV#+;+;!Z5PSj+Sz!I0vEl6KXE>BMu%@x{~#w&pvaMPK(!X
z=_*syk9KvXw4p6V+d;AtfOC8qQ)gd<^G6X7148#F;taG2XmSaNy`Hwc!D+JQ0}FSv
zg0vM|-ZN9<&LN}epf&be=biPdb50+U`Xg_bNfi_vEIh;oNiJky;DKTVk5>+AcVHS(
z=~trRmIn)im0mfHPSbaW?+;&=zpILUcz(VBW(v-|H~LA45ib9x@9#iQeJr;$(|zju
z2fM5NjH@P?x`?54=I!?UNW4fS(Hw{1=j>ChxAp@#0tGrn&v&fs)0S11uI%?H%v}As
zK^0&FgY*M|C!ye8LKp>ZNe7m#M1up%JJ=(wNo?4#@4$uL!@mN&8<>6iPY+*vvudJ)
zYOH_8(dnwef1FwLpg0l%YGav*NLL7oedZj&q2Jh;YqvX4TAvkvi8oW9>FrKxRgXM2
zrI~$igALNOj?A+VHauFKZ7=1&RaLc3Ae1w(cH7o`#dqvBtDgA#TeN~pXoDgVzit`t
z0?tbazbS*~PzZ5Qle<8|Qtt9O9WD+Lau;oJ?51$yE0cgpG=fo3{b5wAH>9g&!?T40
zi#%8WWJvD@+hRX3rpamuE7Bbbl)QhDHW6+;cdy^`$=~&uF^H*O)lon0WJ}r9Kn->2
z?1wC!ihe%(3c+SJr>jhCOS<xBg<Fi7re2Ke8HB16v<Ev?toOl*RlZQ1k&iwPjAWvH
z0=l@iS2}+<0NF(BQ#H9;umZl8Y6yA<Nw0NUwwlM5GpH`R1M0PW7Y!Ak#$&$^2Qi$I
zo2>VT-_%m{`DTCESN4QE3qX05?u5ZB$-Mh0yo%`5-|aSwF_RH>6JqLIwZ@}|atIGD
zfoNf@f-igqF;FapEihGsy&UN@)R8HG7K(gr$mU$?baRjG|EP3A-)Q&w%&CBtVj<JH
z1+v}Tspgc_W=8#zRnvz$oB8J2b$bu8QA4?(NLJD+Dn1E5DF$&AUeux+X&{v!eqH<I
z=GaC!R1iTL<~T@}S@EiRe4Ms2D0T+2hBYR^r~o4$>A#5P3^w4Mz-gcL{lYO!oyLje
zt6#fi!;3Uey6lI<cp-hTy`Vs4+aN#;S|UHcG;M-Yko14ZUi4J+qyWV%ZT(u@dV!5=
zO<{%r8^RCa&kdN$=iem6T;&K1MUlhG7(C`rq)qz%9m2Ks-YWf-B^xExO9tN+8SQI1
z$bKs{^Mzu5BennR)NGBl?iXsJ^lkg3@_iFYuD2CRc3@-$K1HTGs0C2K;qtBcoRcc}
zsQb>}ue`+b5C^mimIhdEBPZD*X)XV^q5{Sx0~46?;J@LRd{7v^G$9UOSN&a!!7pEC
zEfN>`oql`zm@HSD2N7CqL#T|ok;SP~k2h)jMeBYUammDe^=3GLTQW^UyorNGUi#yZ
z(S`#))~-A}#Xl~yO0A$5x)byE?0dAQWLMY$w_7-#@jwV@atk>?n2N!$z%K|*JP~&W
zhoo-2-0)3v{ocpYqFwN$gOznK|H%$k@kjH`&eB(_Stsv#dA3bo)tO$;C76BGgY$7w
z0cWn~C?glt*LT8oVt)_;L2j<>=~(>lI{TlD*nyEQH0p>iyv`UpewjWjI-^lUD{Cp;
zIlN?wC1ZWPkb;8#dGmZY1|IjZ$kQACTvhcpZt!gC(+W4K?f1rm+ZRZRgMj}D2MGK0
z?E5x@`Ba%s&Miy;Uf7YnZHPMA9UxTt=kBvzV+=vK&fl(4K>5M5^#0nx!%T<-T^<wR
zDMDPN02HnIPr&2)Yf%0a54~5J7w5=A_1tBJ{2Kea$&&rt^TSfV4SS9ppk~chmw3fv
zqYHTt2A{%fsd#yzz?sYzRCDhE5ug#~>^MGAB~~^yxUtF49h~WGXGUZ5U(`8fUS+k_
zHjr>(4p<2^^I2av0=uY-iPX8oa+8mf)pHbDIoB+hHQ4aW+=)=!Hn<hY5_M^q`X&2e
zIaFt(00EeZXT^;xbuTtEnfFPU*Ll#<(g0ipvS<XVA)-2?vre*$eARtijtAHyAwde`
zW>ikj2B@(pK!>nvfD=$6%V_7?bcP_MHECPtV^h9FU(sh<T&$_M-*MVxi5hu+8;Qz&
z`4h&J7+`_%(HiL_Hc;MuC$FwhfilKy;u1%2A5>d+?7_6+hyH9YINg-pVTy=%ZtU!j
zB1k2sN(|yf6i#Br{j9GC6+_o~?tA#^>!rs}MV#}_p#wzw@+aEh76`e0SZ*G&9w-DY
z%!j&AO?`edym`=C$Lhz07YfeuA?iIx#Cdq<>2@YfT$md%x)k{1hLuoLHPl{c$u$T=
z2hfJ)ZGRy;<>mYj`V>Ey-uq%b!RlTF>5&m8a+fO>FuE8ia|kWje3p61BGaLz^QWik
z<U{=vBAFd-ZZ(oq+X6l`Y`hCyEd(niIIe(-l-hp$DMrmFzGpBW(9F6^05BT5QoG*y
ztS2fxY;Lfbz;0FfF`W}MMVmHPSse^L1m-j!pZVG}^5Cl7n+NFC@Zm!2lJ<#D6D0Zu
ztwqxm40TJNZB|96($e3y*3ZzDJ?wP1Oo)qs6tlF#?b*{9B3GbvVbN>=QYs-9X3+^p
z+EpFP2cV2P2bUc~Xluw!;F#4qq!%S8Q=~P*?Yx6sJw{*hW1h5&z_!xa;e}B1C3djp
zi!e{&?}1_!iy8bI{q}F(VMcgE5f237E`+y}#4oju)#NNWt+I+f%PYfzuwEFYuLd-B
zL~aMkV<2B<Dko@i9#g}3rFfWa*Zw_YbM0@1T?9H?V1l;+v&coUfGO}laxr26d&Qj;
zkh5P$<dBfOF^8&i@7u|8n7#P6S<r5(>l!OGw97$br!g)gqZRWz9<?*&Yu(+C9CB7@
z#8j2<uxz9SXCa`uq8&GToV~b*b8VTwJr`irlN}ccF?>;IqvsAM7VKDX2r?Ge<MHTd
zx8)E>;A0tGET_N`jBFwPGv(m~4RvnrZ0ZbS_oO`%4T#YzB$7USx>hht`WkZJ+}Y`>
z)YR1daQyfEvu92vg7ab_THEI-cmI6B`=`tB{^M3`)vIO4ADU5)1I|UsfY7aFT()=5
zy;Vvwu6aU1uik8(nRYALINOeS3q2E=rGa(;lDw|R>HhVIW6Z@+h3DPQUQ~-r>aon`
z!CXbQ#ntg+N-WUJFcN_(QXSw?+oxzLTC$@@*NI7ug<DI{kE)A{h1DMM_2J#6T(2C3
zKTd4h&?;~G-UCy}OXtp=Lpsh^${yO|_~aGC_oj1lf~57A#J75s!O)f!ERArp`Hv{-
zBy}C_k3H`k*pO9XCh#1=$`H6W42RB@!|-3l8*2cw*6j7b{f?YMiol;iCHjNX&6LC~
zV^`~KWgbx=@Bypl$hSsT8fVz1CmR&eex86O1B_`G<sQq9RY>fijow~!{H00=Lg;=6
zU;*xN_QrPr%1Ky_;4J{l3l@GtP3K371zwpcpI`(rK!*<rzp!Q^EgxnSQaxW)g4Mqk
z3E@O$i$Is+2kRwhBikd-uoO*yaT`qSP+(-XmQMkhAu1*1tmX3J1x17g=)8_fmyW;_
z#USFZ(ExACRQ!B2lEenCBK?%VzyBG1eKtakw&g$K3bsdQsw7MaLk`)n5)U&tJ30Z>
zq}xRcX&-wr%*)}d;-?n8uM-g4VRURQw`>xhOx@vavP%|tHL5UUgI5YG7u@MPV3d$)
zu)f+Jh<h%U0MGt8=d`v3!tiyYpYqGbT^P^FtlP9zHApJ7Bqi<&>jh|V+({Y=gWKUi
zr)Hpx2+sr4bn6{PKf&_fH$|E3d?z~S&Mx!tFM}%ufW!;FK(X8L>1g4&PTc+^HIryi
zVO*X}c3eLq|7xd<s&i5T(~`|nK_`G#d9-81RuSEC)ISak`G{(#0Yo2glDeCv1X7Z&
zS3o|T)nA(%M6ge9xk>~<L4kq!+oShw#EUGQH}TA@j08`?W&GjMZo4Lft*M6&SJ?Pp
zxfHnn1nuMl)L5+NQ37XZaHK1u?pQ%RP)Y;8N>Vt8Jt^1_1T%1VDiZ$ZC@+-1PV3Iu
z!u+2z9m9m9dhGF0*y_hv2Ls3?Gv!uuRw8n|?JpC=y{YEUM9T9o)RV`Ln>;-mtP!W_
zLTKyhPOs3qz~L<HqSwoz2u>{j_b$!!@&M#PAw=(PfYlT6fdyIvPIk<9NDJpK#aQE5
z2SQImijr^q_;9~x;VhkH%*IdVItDj;;AmI@9S32~5nT1y(LAg@;Y;T6rVY%KFD@t&
z)Q3kmud+0{Z#(u`JPVSV<9Go#M_cD1MM5*<R;c9sd2E!i&IAjCrG##uO9zQZob{P7
zD0y^B<jvXlg*#Ya3_w~{XX<=A8G;DJy8Pi*Kz>Tx0zh#if$QdY3BYTEFT%(Z#>DTD
z#j=?XwURb+*-Ilz4g(9QbCH>uniFFML~x0O2+{X8INVy`qT#>nHgWXr*8!evHz|cM
zphNSxZllkhm%gsOUP>ZfiKj-&smHKYB6kf07WA?!+`@)lbGqkttdW)PW3NnEQLTFY
zfWW<WB4ET?hKS~C{bccd4v?1uqXN(zBeL$Wm0gj%Q8HWlH`6LLnsVx`>)$No7xE$_
zSCG+Ej=K&7rJdk0Dju~z&LrzW3%@HiGM_p})NXw^c$hY{5aj!VxA8SN-_*Z_Eu-xC
z*WJX|uK!fv)nu$>NH_vcJ@}>-w;(=x!&UvZAOp9j`zJ6hH<^9H#(|j8z>V*O2vRZ4
zefn?0_>mA4!9{<amnU~;2cKjDMXtlCRhsRcxGUSm*_arV*$8|>;OtTNmLL+6ov5J@
zqu)1es)r93)hR4=vWc3we>oT7PcL!~B$>ohDk|3l&IXge7NeG4plhHZ520e<JNEBw
zQVHR7Utr2}6M!0a4MpB1q<#1p@C<UJiNQS>Ny^5?;@_O1%_5t%8W82l1Au}feFrTf
zbl9GT_8aedt{$p^bgooAsUehlXc;8Ka#T@G&9Aqs1#}O9E<qtOBq7tn!Xoi4$2NU5
z9G4MDHTw$b?As@8Ww&ij>nG0m!~`677+lFwV3kpzP@xJwbN~y5z93`NNUo*8!@ddA
zAQ%I%If3MqkleuIL`D5~8lQ3)ODqDH!A7~Zxp_6FBlbT<kpoUX<Epi+k+h*~rjJ4P
zz{~(n?<RYNT)Y6bC^VZViCkP;Uthr*$B6IsH>+=3OmJgf-AU-2&^%2YdY{%$9&z+X
zSDM~o?N1VbNiuJW>B4X3HKEZDhv|gXl!mu^&S!Kej2Bcg&jH6I{;!0L1Lw+>(Z5Js
z!X<ZN--bF>Mo8Ki=&@y)T-y`bb+Bb_L-x^WtLuCVHt02gM-tKD&Yfo_^2thw;J%;p
zUV}}`eLUpY{WTPU32*j)YIr{1KR+7`9UXCY#c=#NLE-;MJK_Rht-(0-+ROfT@nYy-
zn!^>}ds)=9eoxPLqM^W&0~-$HKoV{7wba^0l96=FZ=kog5NA&koOF=0wC~RK_h;Wr
z{hI2NDBgPhg~YlCid#=&EG0V}U}sUkwBSo$j3d+=n~~#r??8ZE0}FU1dOuC`zbej3
z8b|3)pFX`~r<mB^kmt?65fVc{#JoIR>qYdHJFZl)qdWMWn-klqZZm)421tyu`+n3M
zNI1O(C(cK$n}wGr%DDAA!l?`5*28UU-hDs55wP`nJc`7doZP(?iCN%jpNP&DF|Xp}
z>s<HmI1n5c3JuUuc*=^1ic&1KV^O1lJ3Rkgn)U6PX?1mVxQgh$T|#X3?!>`e{Sv?o
zaryAaPtWFnW<);W;pnrU6HZMJw?77DA8<tK#g}h8>eRLcY-3-2%HqDzmCRKP8;eKV
z_?Lz@4R2+engSV?B;sH-g{xwz0IMu-f}q2ujp$a?Ll1g{g@wWSulH5cMV0xopKTpE
z{~}+uVIl-E4*NrR+$`u>)t5n6+vy`7R*3F&^JD^c1ixx(cHAVD?R&*~#<2)a!<P^?
z^gzKQtrD+`X{p3lI)6*0JPhzbSG?RIe~`L9gf~0U&qD|Wc<Rph%d3~jLIRH*nv^5w
z&T$gcn#bjoP*`FpW6CC;DRFvveDILxMbZ0Nsm;%SPe7`8<ZKzs?NjuJ6wy2p{vfuz
z;CzsnifkFi``r4DXYO|K(}26ACu}ZYXw76-BkD_%0^5)dnpWRz1qwqKqT8S7Iv)&G
zC#iEA_TO^<H3-&(%QyFS<?91Dce3i6`(zjLRG{p_q=AOG<XY<SVsGToXX>CiK^N{z
zaC@Xmxkx;~wKtfb2)f3!=4y{K*FrQrBO!-?FiS<`Y#$y#VgWClH60ilnm39^M)Dnp
zWd54k@R%4?QD2NMKCo{31z(u=GB{{}EGQ!n1Y_-$AK{=rAmX76D5W`mTdzxYVrU)m
z!k$P+Ho3bcesnMP%0^-q+7EF4hz}o8(SQ9)l$G&}U=<=dfPkmOuNA14CtwJs-yNGW
zi%boZxED{99*^0$p8p>_IU(dg{0Z^LTeXZF5QpVw4mKbt#>d25=lAPk`gpv;O~8)i
zR9V5@QS<lRtW8!2&LS}+qhN76CY!52!oja1ATJ(T>;h^{Q<?U5n6R?bUD;nCtuZ7%
zqosOB#khCzIBYmaVvOO9V3b_*N)gg=k6B_H3flz2zyOkvm(V|9rNW!=uPmTZ0ls<M
z0~m+F{QXZaiNPys`a9wElyaVe4V>z~#rHpMq(?>?7DHk<ve)mLN#oj0H9o#$7#OFL
zf5cv-KCZuE@oUgpc77lgt|%%0NCmuF$pwT+;mL*PhA+m8jqpL;W$Eo>B6%f0&9Ci^
zG^InGKmfq|^MC`0p&^H$Ae%1|W||<Yp~K=E6AW>BC%7lNdtydoQ$%Sfyc5~mUOvR8
zdu&;xM3{a+L_sW^$Uo>bw+G_G!+6?{-W^WP&YsJlPU=%9nfYor)xZkpAv*gjOT=JM
zHC`88rS0FB#+%G{*&o0g5~r26nviv?dzd#p&N;nB5_DE!8BTMV$M%`cd7bXLfDdra
zfZ$zbbQr{7NXD?AFbUtpq_k%RacKnoj$!CUs^o?(0bC(Z<ytP}cZ5$`c`e*6W1+Ug
zNF65xkfR8YgV8ZhEZxm%C9GOvdi6Q464OQ*#<Z_n_<lT<sOeKta6OK|D@cF)yzwsK
z&!DV3Gr4<yp<j~EuDvdMo0C~84Qh4S{XaTR7Dw`WQYf8nN93sOV+G|qSa>{Fl$-bd
zr<V62`2moXNi6qkSR-5d9l|1mq`!ax!$~Fw{0?oj5v3umLpi93F|a7WY;G(@pLKx>
z851!~gy}xcn`i7j2s?dg9QO2$%qb)y1p52$etFdT3hEG3PjrypHZ3f?>>)otU^9u7
z2@)Up`PS=0aD7Gak{dRZa03amvFDd6IaH8!Mn)F$A$6}{U#F{g3mTmT`O-gcNMk91
z)DfwoJirezki%BuO^uDK5Ca`NUvYX7yK!{J@UU@+(BX5Au+56DmAW?UrM;g*f8h3p
zQ7T-*@k*bDaw4@!(kI^mV-4|j`J8vot*9db#Hv>i?_cBVtV`XDSvjZ-QK<9b+x7Do
z_CD&~H0}CZ^B$<F#Bzf;wy#{JCbg-?jjC?pE)-?a4R$`jZ~pSb01R(sT!u9z*$fmJ
z2t^Xn96EJ!2$0>D#Ki<<e8R#d1D<P&4X^H8bhSMrz$XG%6SB~UU<JJ4qAR<OM^WEs
zsjEevp4q_1cgq<{DeBSJA#?|^_2|4<F!w{hAyMBshmM;cb3P{qjlc`e**a2YEtwp?
z+|omP54iOx$|P!K9*V<6oUo;bZNyddhHWy$?^r@$PJ9eP_m??!_R{sh4hV#Z(a>P9
zISsiRJ-P)OdM7uBDE1`IyRWuJ+y<;s@EWOnvd9O$Ru*}`&puWID$;YnurM6)RGl`I
z&fa||FyXzV+jypxgU$;oNpm<rRen%_8(-4(S`jjR<MJTBch4^q{pb(~S-*Ze*l1en
zkgPPEXNvmhca&_wwr^jvFF3wIjx=le1iuHDff$Z~TZ`8a3_867dz8vjPxtHht`~mP
z4Mh)zROlIZfbIy2!tsf2K&vAY-%pkFj2|D`*z@PlUO9Z^3wxShAB%{MQGM<8_3PJU
zoN+nmxj3WirQ~_NT5i07JuE2K=(R{LlcBh=epd+6ZIt&#PH%Vfub>y~N|yA+b`mh8
z5z<A#&Eg?6mUHLOBSoC8-KWN0I%|E-#>OV`;9qPfPD`mppPfAToAb+1Z$GPj(qf5M
z+QkbOj^h%-bDqor&(`%|OB0V%=JNIWV=vbn7MSSm^5E9nqMLT($161MpEvuZYQ>Wy
z2ujsWvGQ_vI%wn<C(Z%DqkGub@x7~~Im&T%Ga_n*hv+!y=^X0pMEA<H$XVufP!3Pp
z6TKO>Nh@<&rE*f9!?+=2hXTCXi1HDy3Vlk%IB(PZgEkJ4YWjlooh%l5AB7<8y1r+N
zgoOWd83pXM1?+o;K}S~|a)QUiMKln5H+%S3>z$$v%`{pXK`(9#)3Dnqk`h^Q%1~O9
zPl{*jY8nw(a{{+Hkht!gzSR+v1a@Uhv!9U-x=Ivv%5;Z8BK)vCu?&Q}EQD15sm@In
zg}k@mhIL|@P1vyDH$4RC3wF@B@}2AJeLAj(*0>e9XpYZm{n89X$lJ5=kc^Cs?np0z
zVsycqr>l59J5fGwJM~6-wY}w4B#-3t5kynXm4WK;?TOJZ6v$DOBQETc_AT~V=Ohz?
z8JJ+inODm?^6aKP`Vau`A6DJk%C$gGgQ|~N7ef#Q<U2s4t>?tOne=zh?3jWxKJoPi
z9o`jZK7O5j&tm(Ha?=+dvZFWD<)hq;cTtC%Ye#k;Vf|p?`S9rLD+B4k7-_-Xc=mf<
z5R?Hy=gC<8ZxJv5`=n%yT#w)U5McBRJ7iaU?uL|X=O*~2gK=zx7Zby1&t|{ZPpn;q
zT-RJ}>$XgO^GveR_39;>`!LJ;af7gCaV<gHg*u+HQI(y8wlW196k?T_3^ORK_z`G8
z|C3qXQMPf2wP!E)LE)R%w_aMB1uKhuO^A(H7~D3^HR3LibXzQ+HyvQWRlA5xzf`L|
z8=@{ooSS;NMNC@yw%M^`<wMXju|3oJMJmPD-PIjWj|n_gb232h58)Fr70b%vEu>1n
z`((U*P20)iNu0`8ZvTuF4qs@wxGi8s_1fXi)!b{VH{@cI3Zt8mc0AV|m>OKc837~%
zP7+xY@8Ic;2obvS083~r4p0oKmxrrLUT<Stba6Ir-}Q2Ud6S}$@Dq3TwL+3nF`5A%
z(0s+V>6uDTe=%}B(aKJjCZ)(;s&`A<!8Cqa!}Ml+MvN8xCC-Wy#cS6FKJke2ZwlHy
zyI31GyV3JFQ^l^`v-iTp9}5Tf<Qh8^^t3)Axp~N`ROk!VikCNizsqEpcl3|0!Sq;R
zphfMU>|@@)HZ4(0qc^=%3+6i8sT1--=6s1Aj3fFmS+tc(7+tx{JjaxQ3HB=#Cn;Zy
zl6jQO=SkQO9C`M{RmH=Wz8mr281|6>F>*1#jGE$bsJ3Fwpi4u(rP8~?c}mjfuu`_Z
zD<^T2;B|ww^^%4axYo4dtIb`7Kz8hgm;;r3LfRi;1l2FESSLBC7|7|^3uf`fmV2wd
zhcP8dR|I$>%vr_Az>s7&er;iK*qQC~IDqtKC=<0auY7(cntQN#c(&@kdQd%hB)8C{
zSA%+Htn#xrfA-t$uKf8S=2+j4xTB!j3xFHSz`(F@ST`j4Qu8bMdXFm82U{HJWBD0#
z(xs>9!)z5ehPQ&O0Y}5#*S;!3QUMGR#%nSfp<CQR%m61CQdB&UhGfY%JnV(>L5OMT
z)<9jGo69u4Nvo60^rOo4H7ltJnI~Vuq=BemF*rVXb*h)-cEfyR!?PZbqpwGax6l+3
z&{Fg^v-Gm`($Nq`kU$%HE#H+ZR|?y)599xmXg9-iVXi_EU=@H;v~_NNzS_Q#RpW4h
zR`)0GEqAvu8PQ+DW&t#7;C)1M5%v0Y(+73S_5V3%liCQ*8Wz{6M~Ah)P&_Oz_!J7;
z7yYfoYY9-Ctah+|R=RQTAz}?T5aGN^*oIv%%?vP^NuU&tTIHVQso|~ZlZ18s+#k#m
z!)!kW=O0sN*a*qh?92B-YmDw|$&`iN7GQ&#%_^=|cI&n4(dIil@+L})Jky|~?MZne
z)z7r>dOim$LG^bfSby#W2N5<ig$6s4E`;{3W~U<o3it=9FeE4eOpApg**jbJjLxzC
z$g-hzpm{)DPgf*Zg)JkAmhn0-L&dS^slU+0E$k2mdft*ff+?oQ9~decE53^$!f0vK
zU(1_YZeasnf<^aE=cR?Dt*3HYA3=9H(2_MCa$MWh>LRD0W8MCLbzU+YXF4kL3b|y=
zSz;`|W}g&ugU09NNftt7d-CKy7`fIi;@K>bEtn!QGPr@!$)L2s4~n1Fi)trjeK|<J
zfpT-KvGBl-(xGXW601_ZLpY5Q9RqisYbveh<l%6NJ;$uRj^`^7K5puR-fWe7m!~FL
z#`jR@W(f&XmolRRcd>IYkF*^tSQx9sz(O`?zGEOb6K~c3NNGA!K?PT3M})<lcuq9z
z2+%0?@unSSEDAK?l=xA{C53D;@Eh=og6$=O$S+VR&~%ajSRg^edzHB_DVXQ9_6`mn
z0V+rQ#P$WlVbV3>lGM+Y48ewS^%{1oT8{Qz3AmfZk9U{&oC9y8e3&di!;JIbZiVMK
z5JbW1FJH6@CA_Qbs#57gY2h~#t#RSP4=Wp+a*wVl5QJo5PXOZG>fl|2IL`mCp{=-*
zk{Wn&t#<zX)CP_}GL|BI1D6if*B!5$fADd=T;p`v)fNB;*Q&$(Kpj**cFf|YRg@t+
z#SRN3@==pD7yR?+wGW<Iut^HKQD?gQdDwj2t--pZD_@>u0A8D!DdUK_pd2H;(zcM{
z_5wk&Br5Pws0Z0&QayOzcF1Es`dvIbbD7&F`>e3j6il)eQhyD;I^7}<DJjAFLF+R6
z@)5CK`i`UYsLe24ta@p8q4|cu3{6kk5#^$7bQHCgJ(@!75=~t_cwLv0|AF5HdjORa
zCzK$Xz-}CS+u_5?RF+tyQ_s;8p{#Vn0S*%+UPN}f&bT0b7Z-=58mYW%lu0dr2Ft_j
z=(L~UDFbfIiA}0-S}Sx8gz<~*hDu<xUZTx6oEdYN&RTOnEWeSiaoQO}UcmQlb=lpY
zgv2Yqt~CG?5awUZ!Mo(ZnQ3#H)`dZ{MRq2=17+iYi@NeU&G&+FV}fSI?+p~hr5eN-
zSU|7?nGM<y;%E;!E*`k0AYWxspe*>L=oZPe6(;9E$O(8MSDe;)e}v_4-K;Qec)QEw
z&}pZ1M%EloeYmaB;OgO_HpEbb0b<qr!Gze@5(G)((Nap$S-;w2_?2nGY!KN&t<lpZ
zho0pb&}Qeq<~z-YF{O>37QwC+`#}R3q8eJP*uQu0Y=cUWHD!Hbq=Bh8C&wC`tNIi4
zo|b)bVs{2&EvKdp3dDmd;ZV!5e!WLmmk~n$Qm%#`Ro*h(-(La=3>Z;PKL`4Yv_89C
zsF%JnTVLcEr!!b6d{dTv+6wO&Nzv2Mx$fs~cKv$cxl?lV@4oY<O!os%kk7%MQQR(I
zXT<J^?-$45W|0p;{$$DNR(V`3;>LwJ&hShaAn;>g<iaz?eQD{Qvv0jYY8qYzZwBT+
z+~X{)W>$h9tfWT--qc=)2?<hB2q=!H8m^>@i47K^R;&BJq&1$nwJ*39TPE<4AQi-l
zmC5x^Rpwaarw8G~(GD>lqvHX76Zdvw+yh+(rO&h8S^(C6IF4PvU1M%ak=(LnW)WQ2
zaZx?<<*Rz!eQeCsNX3~n;4feDa{YmkSuOm=$X-GH-FN-u_1dvYY2~yW9@nB3`RH8f
zhl>L59BhA~+1J9;rK+4ve}+E;P>LU@BbzpDnkmWFivK%yb6s77AFRVF|B#jq3ndtb
z)4&%KXU)6st3Y<3G2ZU8uW>A<Cntd+w!({&cZvV@ErfMAOqmfKgMFU-n{=oaIRHCe
zQSq{ndiUx6J>kr+d}~y}kf#l*ywKFr60+gJFGR)?I%X#kUO@^~5%doBHxO!I=Py6|
zo0BT}x-L0%pi5o3WYwR#M7H(CZmrs`->f)fVn5DU^<{rE(u4vE&n=*G52Z+A;STN|
z_P%H_NjeSg!}*l#!xw|l{-S#0JiUEengFn=O#^JdyB3(cQZ;p~M;!b88T*T+^70w9
zrS>+erk!3rRHs4h?Y&NV5`Qr@*Q1<T7L0gCJHhf>-FF8%)l7<xx}OxCc8y6RbjKfv
zg?`a#9Z}sYyIv+CPZ88`dC4#Jn6ROQXiPH&NA$7tY+51j3oq?6J&jf(*;>*pZ>A-(
zbXfh4c86;wAX*B;3Ajx7Wv2U1;;tS%F+sS*s7NR!5P?bsRTju+SsrnFdj8$U8#1Ad
zzNgsfXs9oq*uW_Xe%-8D{psj@Ft@|WgS9CIB!G!gz_D8~Xs3^T;ODJA%wU<_1*r3E
zY;3G)PIh(|#R?;nC}FchlHz{kWixnVutKPmE^uFFP01Sjq(y#ub;8-RL5M^5+n0RJ
zWNx>|GC66OjF9jJX*pJspy6`h`GL$EE@-Jk4$9mVb~-%R@TAA*M+b%RdS1H%U_N-V
zHOD!Rb$y{L`kTU@co@&o%afis!$}f1)(~bD0cU{hY9#3REG;cP+1?E)+YkZ@)H}6$
zmY?;en=P3;ogpsDk>v6fKA*9(MeGqLWe#}nLO`p*<yx;B7p7+&jlXSERkn;?Y2VRM
z=I~VJb714IWBdhpI$?PRw;pfYSM2YcgKVXGj#5HlYltm3oQO-1M1a-?G8Hc0GQo;6
z3-yrpBaVia`8_6Y^kdz=NlI7k6b`B+M(+4bo-KU;nMuXzWFZ=N^OeeG^r?W|djRFu
zk36_ax)KROx8Fb9l-iSsVf)IvK``*4RJUrBEV`DgIRfPyxv{Q7Gda(E)-(6*5_f6X
zNIAgaaf1G8QbKCiw5wlMK;<7Gix_ylA3RX9wA=%F5HWCaE22SrT_|5%y&YE(pe|0N
ziK(fm<;Y`tbXKS!6_<XN32b!f=}_4qz-5-O%EaxyCg~H((Tl?cbHm;FI}^QUWGCy-
zC23JI$}=@$C%+<L;s1?l-trYcl7|)9^f30Ju|iD3+NN+<CQBSNk;PFbiCPrf3qm#Q
z84pc0dn$wJKi<fs@<2{DXYCKx-!A?&#|yX{<M-WBvqlCR2sVW3Uk>YK*qt)r7rq7*
zCgEGdrgJI|zAOFQQhK!-dZoF!ImDpRAPAO<#?{zktdLv2BtGa-y|HnJJjf|vV8L3L
z4O%E%mDO1{<$=zDGP<#jvlt=o?fA6Z@tVn97jvU{Ni+Llx!Z0>x4oNm+YTe}ln8?<
zz`Awo+|^WwLD7*T9tBYxnl4Y$V|*iZ9amz)P`;S0w5#RMJBHXp-g$1WPTte|$%n5b
z&k+tf_?G|(g76ayJ4oWdqikcODDXdMt&i6IVQOj$mt#1m;ol3YVf5*)zSZSLkE}ZE
zc+AS&p4vb1Zf%VAFXHt(N|*!Ko7~rkU6XZ_lu&>|9d~4u(si!xYAS>vH0)j%_9%ZZ
zRNcpCy7&XX{WB;iNSf`B6s%DAz;c&?RYbAao8jg(W*9Q|Jlr1iNSO2X>aJ>U>fbaK
zd<&yp=T)AiKhdvff7&))>JU0{+h=<(rdg<1@e4A^7yE9$Du~v7T|1LgG2UitRmGNk
zK_{g28yw>CbV8v>M$6P}o>DipF0RZ?9R^l4MV~IRU3e*QoKp5iZn)G5A+<#AhZQFG
zGYLsN4+LLD!1(IE6d29T#bTkL_cb<bMd*r9rDD|H$#$qpW`a()9fiF)30neRfW>zg
zF-8@n&K$#o3~|St#0#UV$KoOwHhlkV`qW!0qcC!x+YfqLw+l%=@81ZU$S7=(X$qLI
zDeJ&~X)%7NtJDIlfu+yAr5ZL!c=-9-(6STTmt4I>Y6&6|k#ct}HS+D-PX$$(jaIq?
zVFEl|j1Hdk31)ZmAB@iaJ<K$<R)tSX^nkLrG}0Bhuk7L_vP-y}U4~nS@Fg2a2+N7s
z5@630sbAn8C=h(Cy}R}P^7r~e9PIAt>b5pe<lcb3(S=;WHNLy#EdH{flU=sKG4{)N
z{^%HYj`tYfrl`}gaV+~xCr($&h9)KmulZM3y;8jHxu<n<wC=#_M2*-*LEIxWnS?-g
zea}*&kMz+p8fW3l!J?f!ClpHWZ<jLudpB#Ly9l@|?4hc81*Pr{P1?KVf8}`W`*G4C
ziF<EJ-zWLT2HKVXW|xk>DLBdD(7GO0yu@<X&u`7=#dZ)VQ4JP)PQ|>EwHxaJ(WGuN
zcYOS1`F(ZaK7_?Bb)ktB4!w7E7w^(yJ9Q&Q8*-P>-J^+H;4J@qW!IK<4=lFj3^e0)
zd9Aco=F|Qi?(|SSbA2rg7mQQ2NV+dDvw!8v<4Nq&gWIH+@@0PNhMdtev*T9acFUc~
zYCIwR$bp+0xTiujqyI+BYd5tDZb?Vq_;#b1DO*_ru%QpYJp^R~Lsx-^&cWlsJae>_
zdq+GxKUUf&ty<}|q1eqyx^Z@Yh{f&^k27z)EHD_r=N5z-Q3VA-2Fmq>7deRU!PHp5
zG<*43K)?kQE8PX)uJbeJJH|)Oo=H*ZTiYJPh1;43$UK<q3wJFMVW4)Afm~SsE&62A
zJc4=zd@WaR_!4KXibNbsA8JfU;)YR!0#3>2^a*NmjXiGP$~btE-b@!W52i~dG$9wV
zx``Vl4*#TT)kg~&HQ1Zja_7{5<bshl{71C>orh_bYikOllRP;;g2qF4c!Y|VsS8`A
zrRr$^l;Z_r3}$`9j10qtPb5M^&O4gR)@KPXzWV4eKdY7Pbz_v(TAtqFsYSlU^xgAG
zl&3;W2xTCqT?kE~2X*Dyui2m4w>xbL=5;HAjL~2%Vx{p{QtP94XNc6`c)<2v%l9{1
zvoGj_!)6C5oKIwaeEY)R{iB2=YiK@1=sGC35Zg{l7jemqo;6SjQcox~4fIwj^RPB8
zc=l_(SyMvi$&+Gh{OU%w52kMq9gs{qlrhmx3HWT#I`4%>ibl}v(?Vgv&c=L(sh@mi
zaWi)wQv+nCIv2X^V}dxi>*Dnt`<@{fnkasG<m@d~)EV~g*m0kH48mxjEH#24w}1V*
zbtf-<y#6%Q#?pw}W;HVmRBo7IoudYZg;vb%ezpCr?weHu-OGOO022!aH-!K%s&5oA
zS#N*9`I)|7>&s7Tk*GvH4(2$@8m<?N^GkR7FL0l`$UHSB)L7|W^v~Q;UZ>SUvT@S`
zN}eSX*Wa=r*eo*u$-*G6sHCK%G6V;j5-jmXVCwF%FnU}~O-}A6l<&mHLAqMQNbz0L
zSq+Uqt&0~gHr3WX<^T8VAksF#$P+!ijpAH?3|%xjPd`wMl-TL0Zkp_L&fKb_Mf_$?
z6NSmnxwm}0^X;R}k{tR@PsXX*QRVcVh8$b7XC;~9Ew=5ruIgZ*QXm#8v#-(D7JOMO
zfDE8fK(i>ERgIk|;UHlMqAbmT&uIe(N;L>;Z+17GVCh{K2$Wj(A3{(r0K*`67+=a3
zRRtpoC0_@jCdnw`WT}8P+57XXP210!o#EF0QP$LPtoX$t5s|1naU*Q|W_3GKbwgGv
z9(+tg1B$@^<-ROUqu3*G5+^bM`ASPKpntT++#P=hp!;@NiqDGBV!1cQ0}u@4!c|(n
zK4b5pLmS96Q+u6d_U_)`Z}6riECEs}D_79#`4?rMAJf__BC=Y|ZOu96sRh=B?3ucI
z_^u${!H7<)g0(YMQ<88|fcC5#D~G#gWDYjZpTJEHw)0%O^57A7um#od2y7Yd>+@MN
zc@r$UJw#E0&g_ZwMKnv;lh0DJ8~->Z@mfZkzD;#F!~qirjVZTp3hZVFWK7r&EcfMZ
z7&BovDYS2&WvmXMD$@CYjJR>E94x~G8w{1Z@jO^RG#1|(aZb4@)BN%j9=d6iuTSoC
z=}1sBg7FW`5?0UNT~D{-oqA|7cD4wq@^f)n5p(`S>MfqSOKmILzl>*-?;HAHsj%?A
zb8gnmSFZ5xE@o>J1MZxUI4VewfXap{Ae{3UZf4}W+dEL4AEh-mHs(h~MO}gh(aX-7
zeDyal7C(@fo9k$-udi<zb2}D%2Nb3U_)|%lJ0~V5BT>=;;Jf0KNlcTtr_jif#P6l9
zth~;iA(%xf$*OhGngX9FSPsD@Yd7!*CHvxE_)>)W<ONc|>}9l{-xXjSZHJ$_S5_2v
zSfm*s{97O^HeQ%KW?k9<suHRz&Y|KcvyH5b;NmA)^r+)VCDX3fyDsHjT^sBfEb(mB
ztnM+Y%-R#D+TYwYjRa$uL%6`|2k?!@#62g-pc_-J;?TWaA-K~2^OdbqQehbocH9Vi
zT6$kyv>20$&PRyJrO7<NFYsJprig7MZ`es%@{7j6*b*`cB64!(<C=5<DMOT2&6jvo
zSvgX_@A5{|-~1LPJVC5ym}RAb-jKv-+-moQ)q7y0M)f6MUXqU<8<F_T%$Yf0{CEHR
zktbj>IY6?<<oJ~i(l`#9>X&qt`Id;(v$C*6045}IS>U=bBv{aGi*EhXXiqNgs{p6I
z(gdT8pcYWX{NWa}is<cOll>>$Mr_@zqdXz2lAN`Yr~$vDuWtfX*&h%XIP~|W3QO-E
z5sW>_wkX%(6VuaPM^q4k$N*vm2bXE|N(iIN0iTjt0_^$uoHSqmYC1h?(WejN&0-=V
z*&mAzHSWGRXW`;s>?5p;&;=mJB=!kf85M<a$hL`w`+1PpF$xwNAD4e{;PdALf5^$P
zCn^u1<PjKBEanyzC~V_Tw}EhmQ1a0k6-PPJA67Iqm4JKIN=OYtb|>6S`a(&v()986
z?yY0A?CUW~+&{|8x^S7x2HO@Agop|w+<qD{+r*!SkZg5|v#iK>P0~KJGlFyR9PF<Q
zj~prM>D*z?PlIP*nL`ARrINP~=jZ0I5%&R<3*3aX9oOtP-Z&m)&>zdm!BOk+!#`TO
zpsdZzWqb|JNhVt2+J)B_r=i!v=^QMcyU>!tu;Y{_KQ|tvmuO2D@N}<~RmB6WVuU2K
z?>L2~?PMg27--O0BZ9mfa|C`ct`Xrqp}S*3WqE>mY|FZ(FNz%}lU)Mn^tzRmmANn4
zv4xD>j4_S{F^C3Z0R}8av~D~2C<SXSgRlehFE{6TiY_iX6~EUbt(_kC%y=8VGCf=0
z0l4?*Bd4&`vt;Vam0iSfWTwg{pHpN1Q!H{ZJQFLxTN%F;($%!=*b|LSrg0{VWY6^6
zPO{T0HIAR~$W)3f1j7C_I2hqpU=aR$(q2ID{et<{;o`UX?A+W9#Od7>hm}Tksy|PS
zk7p8D_F!^oMM+rIneq)nZ8-#w@zw2q&yWH`4@@F>pRqJv@Gsx#jVr8M{3ZR3X^v&Z
z3(GApXXJ1`qIHLI2@zh~e>d!7qyZXxQO}MZdkd3Bet$B#^J1%_m1}D*T7B9`QJl{c
z;;={W<KtT!NOhF@MRK*tt`VdY!*f-rVK`xlO~=if@y?-^=-{hfWEz+zuf^RRkr=Jh
zGwD(t#ldNtr$<8)cL>K8j6e6X2Rj!R7j37SjL+x`%KOy-MKQ)U&=`k($nQ(XS$dVZ
zL9CHX1M5d0bD37AnZ=D8+X%*hhc;=ODfo48X&m^K!G=i(Y@HL)V{xXh`rqO^JEfg)
z?4XNt6;c%Q2Va8ZVd5MHAry?_4jQ7yB#15aG{t{;07s_d0Qo9O$}aEnkL@H;vhlI8
zzZ`&Z#@%VUhPn+#EO`SBFZ{$8CKM>V^H9H8RPk6!W#MeH9JRV)p3gmM5nkPc@OY9A
z1&24wgSwgn)i_qjGFXQHQPKehIBcn%!$ZCVXZDG)hnpBIqY_D`B1Y%AQ1r19Oz#*+
zN#93&ADD9b2?G@nGpgc!fO;pz#;YfAFe!5%WBH9Qjjt#bL=>EO4=74XuFiwwr`bfX
zdJ!WVboUF1*)W)%%gxQ@g%luV{3Q8ts+@Hfz+zwgjUi#Y*dzxr9?6K@>7ATQ+IAa7
zmMjekWgom-kX+AiyP#>AC5k%t<Nna7Z3K+P5za;Iws!C4glVy4dON@}EO=qAd|NYM
z9xr_*G$B1wS|2M)QlH?Nl}g5>IFN|VX@<x5eed4A>m~$4aA`^sa)CquFu0Gy0ZTh3
z*N%dpc6po}wJLG$Y}2#i>Z`@o>BRj%qXH1)zTbcU!qIHAq}I0;9oXZOM~5)xk`7)2
zi*@OIVnh1`84qk3I9DF5y*dVXa?$4M)jtL9=Nh&F5cU$VXTp=slrv_X(|Y~Ztxtsi
znxCJaDwg$BonPE@s<3-)=1_mx`MciU-U&yewdX?C_86@iP~+k$E^A*O9@I5#lBT6&
z(`xl%kIC7_kFQn|15IK@6a0-!qx?2L%54R#vTepsis3R#7+}qH_0OL_Y^X5q-;U#Z
z+^LqE?!Yq4x=~jGHxJJ(JP(jy$B0dl^IIFh6p4;>%<XRUGldUWh6Pc7wgn6na#z(w
zAC0cwo27G4V>qR-p!;qXI>4P4e@_xQ7hW5X*bL8M3D_+-n$x~0756E)@=A&eItP6a
zEA4ky-!M`%rVmbtfLdZ`6ktlidU$*=9IeJ-hs$ZW`&{gE#J<7cn#6}gEd`Bd*j^W%
zq%S^}p$!IyL%qGX)NgAp(kga~zp*xMvITN<0|Oc~*;pEr^9OQnL5*rBL|EdaFoL_P
zq1D2=)gFl`z<uR{&W>xUui+CYzKiVu|70cupWqf2TVL)p4?$=y3qreLhF*3|L4hDa
z=?NyN8t1)zm590DMRUi{ncIEUJKu0}oY|t0zOp1^Cij_q&l~*>JUlX{f!2siM9%@@
zrYOEh+`kIas^J*+3JeTPI(X|wTC=u}PVS7c!hDnSs3dL*aMTCzaw$m4&0Tm5EqvUo
zHxTdP{CogYn|+d%tr+3(WG%nk5NZR*3h$FklE|@jW-@bPFQ}3l!aZ62CUQaPUpj6e
zj)Gk;Spb(4@%0XP-UCQYYNnFhB+&bz+b~RP1y1t_2dd*ds3db6s*RSf1UrmXG&C<=
znl(pZGt0aQu%i7DvcILxKE0uDdjcd44Kpz{i$rIFcN{D&?W*X`LrGmF^9&pu9(B71
z9mn6%G1whuUod?IESN|o!5dL_bad2|YsYI#Y=jnIp0XyVn~RhY3_SEuhA`T4;pJF)
z(BsMSp`Mu7-qhUuitE-dKzn}Sivz~kK(hSWa1Luc!erCdX2#k8N7`_el>g@{lf7(l
zEFAdxCpJ4I{W$ifojct0Kd=MAEJb*u!Rao!QE=$cp;4G-bU=%2X!8{uCT++{d(fSP
z{N_DL(8+bK$TVB$gk*_On0457rVnD3k56ZqwJx{<TU#iX1fhbnx3{P1h&%rKjp|3;
zliW&ZIxCOxE66wAHL24x==wTHAh1I=QetYa=w8?ISkLR|={<sF7ItY#zou~RWh3w?
ziv%I}G^sBC*y1+({_RKX>}HSQz1#2pE4>nB+p0l#ruOl@-@_sTkM_R@9Lo>w4%T&O
z(BPa(mJ=tUX-BBy51DmT1Mw=H4=Z=^FY)RAN?KFAho(Oz$$JPwzTy6pYV35m2*V-P
z-^F)}f8w2Te)aODT_wc4va;IfSTI(VE(2-U!&2A2WfLI5)!0X_{xvrJpKt(t8ho)8
zIj#59g@PWP6UWKxaUy*t?iuU1wfd6K|6(siG&+U{R`JsiUNwpbBBCgbH*-#kQJ}%-
z2e*HbJ1n`BAdiN<XrJt|qoTTw!!f{GEe)G)XsC!#reux>gf|j;1!0TZw`=3ocO~-l
z??@iR4d(09*@oxt-S<vx1B-B`V<}U7H=KARehc0YnzTo2x<tT<cDyX%c3|mU934Pu
zVX$0%nSfD`Nk@iA+sIYrg9V@&kHP|S9iN|=+2f+ZLK=GqhuX$QZ)~W6ztaN>i)(5t
z3w&Tune1cwm4U&o&$h^5TIi9vxX6RA4@NxN8r&AcWa_t#%!(}i>Yt>gu{^jDU^<xK
zUZ5o;@w);|8-Z`}TF^8MH3e*dOB0&qBGJ@s$X)GCuDJ+UQcVNE%nByaueo<mp$c6t
zd$68o|1BL&K}NJd#25tk9d`v@`ote?TR_jr!rk?Y%FSzbYL=bI6->Sw=Iy;gSF2&o
zK)yic2k+{h@l!PKYOg=RwvZ70VS<3|nPla_%xJeQ7~spLsbwiMGc(`h``hj4FIvAz
z+$SsHt**p)FFrqi31&orqn(+H=vx(LKc9lquQ*A83v)Sf=fFiI`ufA{Ra&MR&3C1A
zzlbIMq1X>UP0zNVJ&4DG>)%RoXJ)g#j7!O8uZj$atvA#e>}bc*=a<0QUIWXgM8s*A
z+?_{!LNNYL$3eu2YT1e{p8-d%sWc!Zb8Hw2idWnT^E>b)BY;>^GRR_8?#oN@8vIBA
zCA)Q?XTb8#Z~I}V{VBSg?Wd7I<B_mwF_EaJ+9rWg!&^6Al#&-OP4x9I#O`|ocCN(X
z`Pcdj`0wzZyF)MFJ~$e@$E5BN+*n#Zf-J`U|BAqr0WF!nAov;jc$<pH-l##eV`8!u
zePGFwCX?%Z?Bt1;5oACUiDlbx1Zh!pb61=wvFmUWPYQ5ff!Y-C*PxoCLon9QyR``(
z+ITc}z`=&7W8*cv2Jbb1^9+7AxZH+Wi(t$|BqfdPKc%oZaq9m^p`Q?{vd(c#FRIA!
z<9+l?8il%iqfG|{FKhZAxK}_*3Hb&(CPIM&oay|@W@n7=bZq1&p}R)#zT}JR;+Nq+
zfk0X4*Py;2SXkqu-Hcd+_@O**1f@x@QA+=VMr<D158DZ}L)z7;LF7p=q0<7l<QryB
z+jj*8?d%EjPr||;kwyi(1#j=mU6u!tF767Hh6N)GltpBO2^=pR@^QIb8?D<O%~_2u
zyW)c+<D&yXRTfAWCrfsMp~5_Cz>DN{vw&32_6u#V(7}Vv8k(B64T#=d5dME5;xL2W
zyNQuaVBt-C{7uWuA&?DAVW#Cojzz;mdQu}tdk}mMxvwL-t=|5AY-10YUP>=~5TrTF
zXXdFVBJv<^_2}umm^am=PEenGzJk?GF)<y&Y7#&5U|e{xt5646XhlS>J`?1@d<?{i
zchF(omfX7az}M7ZawUAoU=suA<?&+yIW7LG`KKsIr0E8R&tXo~7-YAEYk?GOGA~OA
z8TH#H?fuRe93ABCee|eeP<kM<D|T!25OZL>fj2G#oS3kJGt^}O^P1Q=vkI~fp9~HN
zNZY@Aw?z@A|9IKd<s-RwnKhM&^I_geUcWKyD`+A>Fa>XA{R#BW62qfOz#o85B(fK8
zC+a?`KTfWYq2XL^4i3M86Dc$N`0Ds^#E}CP$(@`{Y=5z~BC+GdlA*BA(sS@$#h)=3
z90!YVXbNB2TCGRg0dc;1W@wgfW1bA&$a+k(I#&Y{Z#YVc$ji$cJ@OM`0tu)LK5R*F
zU&oP6)l~9OD$=kJiQ>>Z%th@-R}RtwkXZO!h+;Mo5j#(?eu%A;ovBMnZEQFarM7L;
znu5i^tv~<OLgk(`^X^YwDDu-N*PO+63Q%y}gXusQiC2s1Mo0@`JD{f^^m`0yOUFBD
zgRX5DIC`+Lnk9V-MM5|Ggjq+OvCDL8(NLa?T=bjqC*Bgy*wB(b9bh5uGIk&w=7Ll(
zGnP+iB$vcZixS)~BBG-oEt`Yg1$NSo)F$NtM@dF-#nJ@&VfxN|>8FjaSZUzdYFrgU
z<PIQULvsba&|*LybKj6uXs1n*&tK2gQ_9MFa_0vO^tr_?H+)dv8hTrqzj@D&9W+>5
zf;5AN0kuE~7iGZs8uyVCu?J|7W*3RHSJNVR3S`?I`S0f+vHSP_onGvR4|5P)s4_0q
zzPg9d+-`C$GEIMgI|pkx5|E3z4t^1T^j~cs`NTV5+GG0TsrtT6i~EP|l$A?jKb|Oe
zXPc7id%*9a&us0?s<Ug5q!R$X*G#-Bpm`65=Bw_3mh0gZo24Tqh)3n$ZM4htiMhL$
z%T%v~0}97*VoZ!}*{uxIVkdo^W<&^w)9hHww_2P;pgZBXR)SkCS*%<=(i|mV+s>Sx
zZg1eRBdM<9YKynGlvD&`o7>8U?SlX0WpO2zIZH4uLG+3@F%gHl8?WeCdwGd2+B`kG
zKkKph^H|Ksoohfn4}w?<8`y3CeWGUs9VOc_Mp$pY$9=)8p)gnbn4FNxzpYF&e!-UJ
z5j^$CG8q=nX|lnMd&iWr6Lv>%a_BmiStaf4aZ%u&i8`Nc_BQjb7uW}IYzCIH6YVmx
zxxKa0e&<cMl|Vej@pJb_Ul;{8V@Z7rAM$<Y4@J_pDF?M+$eILzN^O7`O=0bnIG!%j
z#Nbg89kcb(ZD)hH6kvd}Z?;mTjD!I=Ap&s{(G&9Jq+#dQ_X%iISUFteGJVbb7JIV9
ze6HO%IcG6bduOwSqrSkvi*?@W+YvHH8ntAaXP7%#EWerA1IyeeByr#SJ8JtJ-yfb`
z?Q=gfMp}pO?H37*SoI0v!0-*h=yDh(<dSat`qgEZgk>9fCJPOu;!m&TI5V=k-{WN6
z)-``<7Frwg^ayGR7;XocLc}=NV2ASgP_Q$**_>xqE={~sn00XQ*bRXxn3D1Z%LJ#*
z|2?DYQ=!~Q1QxJJ(ul>@P8s8DwC!+VMD$#}x7;-xOaO%tJ+_CCeh^_y=su)iBnb?>
zJ=FLWm%`F;h3=f|?vdzsLQEiX0`5gS2xx={;X%0a5e@yK*B)k(jB4U@5B-9uku$7U
z=kOTj=Qz%eJ+@u{|Id;E*1J2_V{G6fFpC;GW9zzXCJHN4*b;F#w18!b{vEDq?f{{Y
z1A-+*$lkwaq=LeK<ek-Wd9ERA*DeY)?8Hrj3>%<Qprv7y128n>X7^@i@HbmP49m98
zCvV3=P(i%;^X=e*rYoEC-<kbEE6;wi5|_g_PcKnq?G$_vyHK*rpsnMtZAinR+22ng
zQQo)PAEB$K`e^_RiaZ^{`6aqY$4pIJB+8=SowEI@*y1Z8CLSK1`!H?>DezWiCj&4c
zrRcLqt{hoHtt^EnJ*#ioT8{ZQ=eK!aeY_o8@q15<<q7SK)8pY}e?z+lM!BN^?o0Q`
zox&`D%@Pe#K}F^ofe?cTMEJe``3-rt-eRP|3L!$b-N*a-%nDr{Im*B%DczEm>wBUg
zJc3*Umk%2Qj!R+~jclPHGKU$7chfs?|Hffjeh+eMw!G@pu;rquRE0N#6Z@2pgP6X)
zi(U<fR)tGS$6FBa4|u~Ig7xsn$D!p0GCfJ`1{X=e<di|iRM9m{wtd|W9df%G8@#=h
zvS|5aQs+EcN=g-_)IULN2met>1>KSCAdDg;qWyIRw(y;}wxv{Tl#%W1-IR#&>H(;P
ztzV=DOXo#b9z0W_jSYnbZV6kCPJ;LQo8X0Zmn$so<dW3fA(CJPYzaC#*yq2-111&J
zA9CWorHPRF*KD4NXa&*u=d9~%vMe`nc%0>7)0kZs^nP8CGIRQ^+0*Ma{f>e-b06|f
zVNp@hsGmF7(yNhOwv%|Qpcy#!^`6NdzEc=|vcU_LuZs1+*|o(C6y9%OW;kTLel2?7
z*_0_j?3oPb`Tf}7KKAb3qP_*7xH%k(B7i)AB6v5eg}PI-gEf7fc89wP=Ao0ymRa<s
zYuE;6IVC?bGItdz<&}4j+Fa%?52^;e4BZ7-m>l~>bLwHYH42%Zz6{Jplm{;&kl~n~
zUfX_ERaKku)gr)9S092sc#V~%WiAxn&K8^EUvBsRoCFJy7Giww<HNi2a4QTsaJa+k
z>!`D{0(9lzKR7?k*31g9c44z_;r-$R5GGK6QeYE<lL?y$${T9ie?Yk?$ipzCjT*Lb
za&oeTv*PGzxu9rW*gT+YK{0W0XN%dfKdgEOlyR0C4q_jquXE{AR@Jps6H$`_l>L0_
z;&6BRuUi{-a=u@~!ZK6-9_bWoK}vyGYbj8qZ}D_<ncRqJ-2<}@mQiKpi>{5>nKzCV
z{j;vqu<WZo5foE@BaN`s<(&?a%qYZMd*9m5xU`cKH1vYU)Y)*V%eQO3F;3t6C##?|
zTn|XT_nO{b@_9Ijt#uPh+MKqkYUPZ|uM8mJ*mE<1J+|>o`FVCapuG{G$3Znkads|H
zuw=A$7L<%rmH3hyzP2`CounC?ak1)Xo7kfx+{-5#Kq-RAz*Z6pd%8S5L9A+N&_0ZW
z<AcDX?tJN>Hqe#tSg3OWli>fmo`RLsI`d_00EI5m^u~>$QTsfOi>6z*Z7V)?Z;TV?
z^y8Rrgl1sbS%a<!XAvQ6!GRI*zF>W{=?BIf{kyI*BH4TaUpgOd4)VO4*wC*priK#-
zV*zdt(LO6F(Gs14M(nZD#Q|W@Gk|COa5x@o$p;I&{rT2&ZLkpf;)EkKqwv3HIO=9&
zQfDB{vi4_#^(T6>9j`ZuvLM*-{m)nU%*%g*>;sGlwu!`R6OT>Ht&9RCi8hIq;z8YV
z&%G1&m~c-Q-j^C26PPhNW465-evv>Mu)(5#T`MD^Rk?zQJji<unFG(6%C|nKP1)n)
z<IW#(-m}>Tuw&Wb$D^HY=7VmfUJwoAEqZoyZlGsnHu>WlTkLv>1%~L@wVTPBcjhKc
z23m8t^YZeHxBn3HoGAPvE$$~8C85UmX{GVqAoc5zi;$Q`oGh^1McB!snE4!FkC4|J
z6Hi${W*oD<pxyim3=3OoE%W8pw!6Cg2~^;m-jxTN?L-h0FK-&shiYmFgB5{eMaKlN
zwnJ}N+t2{$j|;9~G_c`=6BKF5Q2_VWW5C$5ZrdwR27w^Vlviqi#EeWY9gA;!F|4{3
z8Sw1nbbD|$#cAGpVJf5Gh_SJ;^3dzgS5iQVwfYPT9lf3lig--+bP*=wES5IT@^^n%
z#HqBF1Fz|ZO=LOl-_ZecuJR8M>5+C3csKa1ppqM_Nr?~Ap2BG&5zzHvEk**ei&~Co
zAlbZ_+EHQ&H_-3s?yfH}>FHdMUnZh*u1lVOfoTOv>B;SIz3c0^a2Ov!d94C<wp#Fg
zT%6A3j9+O_vmX;`AS8$+Bl>ag<?T$g&^jP)C>csX>Z^Z9`U&A}wR7GaRk{A_iW%*a
zGN}O&36Lgx1lQ2=V5@g7m4HClIc$XJQp8$t(mpRWBEsMY@nRK8TrGlqFJCEkP`mp3
z``Z;TTwA{xdJU-t8S+S>!N5D=UGP4q^%nNjo#^cdZx-WPmDWXFv)X4kzZ|#F1=pLz
zO!}?Nsb||~v3s~*IjARF@Lx0E(B%HccHV!}We$+&pd|sE2rLkC1_=BP<3XLUU-bT0
zECnLC$->ffK{?jscAq6$Bd_41co9US9Burgkq4V_%0?Mttur_do0Mo)FHs}o4us}v
zCK;^ApUxXbG>u`Ypat;K)Iu98D>BI8u*4(6PFK`Eshj<2&O>&ORC>xO<)AhL=_&^1
z#=8F9jg{F3&XhS}-9(*u4WvJoz^M;K8oEj}(0n^9U(<ibN|Y4DGT_|&Pj{#Ke$<M0
zz#`x(*u0L<FA8(4JjkIN0j%}f{(bxM9k7M{{4_Tla8E{?y~I%d{4JEo@j}&Ndn{Y9
zkGcbIx(L;D`ZkA^K_}Oi2QWwta?Q*aX*EcfQ@p&Z*7Ul_8PZa+umzfq;k~7+nme^(
zhLUw6S_u(&SPBwh0$8~~p*fuRAwn7jhsY2f4LHX+@)B{-n!-3>;TqBs4E0>d={vEW
z2<Bry#KsCjTfremLHb+?Ms=Utm{?KWWJgvQF5-sHj8#e#`HAI07$;TreG!<6V9J$d
z`?;%pUZyr6@#}GiVmb$teVP|13$ueQD;_k?N!(K#D3-^L0;9|B=T!fa&O*qle95DW
zR|22LKCdkxJe*pLO;gr`i-OA+N+cMJ#+t^)8TJ1acP0K<u3fi5WXM<%BIFP<L>V%a
zp@=l8%$^8^C}b$ZD;Xj*9BCjYg=9|V45gBY%u~pmka!|dyz6?LbKdVi`274z1JC{3
z_jT=S@3q!m`^b^TCf%Onpr1*jMShnDAM6X*N(Yu>m*XnxJ3GT$T8ODFyaiEM-<M~m
z9_;$Wz!z1UJ*<5^+1gXiZC9v8>ua_<1|BUeV~{CoW3i)S1!EtMhs@f`E~0faj9d+x
zt~koduyZnD6S^=1RDjPrmjgks-j+Cvr(@igC8mW6mtJW{f*HB<YdNrb*1#9#fr4-*
zsKBT?gkMA({J&s0%;#q?9Q*!S^dmj<=a_yWEfj@KYsCIyh?EpWhDo!tgaBIyj|<&O
zWTHLNI@DdkQ~n@ty-;#a#+3cC)uwYp!#F7q?_yp3@)qzVd$6cx2gWQ70gRmhROvpa
z+tvfA%*S(;8w>g)ck(nbAP7Rb3d}GtFOTLU3h8A3<ZNXc!@WthHZ`BejE_O^9~}yo
zzj-lB<<{)W{qPn>-U<2;EE35(9dgs6R?$&mt;j|i@zRcshPDkO`~Ho!Gk*;0M(_S|
ztQ%EL?c*P)bsA;Ql9GlBA^CoMJ*y0r1i0&+rIQgZn<ON{#LC%EbV0u9wBsSlBS;aZ
zqs+L)b{`gBi-;Up%jqj*(bc~7{^!)@JFgf&y~@-t&Iq@8hyD})8;a*<rs0|ou@VHj
zmj25@hb&CRlzoEGOwwsbCoTy}a7RDCg_|Uis8(GW%JacQS)^zmYT4*nK&pzQQ+MX4
zk4T>|8nPDta#rB==425`GyA`?e3VPz0R`I<x!&v9`;=W{;EG?aT~Tbg!s@DCj3!q_
z5uO&U2`&(w2^cVlbCCq;^kX{{Vzl|fURzHxxD|J)3(uHH$FPAx_PKrQ*33gl+1#m8
zn`p%&({f~e1&P3Ub7y8|nyx>sL-9=XBVV6W4dKX1-ONLesYWo`L486xT9H!#@vsDu
zxzRG#$sz097wzxOFt0ozhUB#8p-zg?T;<JSuw793z<>#50`8^MtKGzf6be^)qUcbH
ztL4b)LHT@!R7{IYtkVjtA5fC)R0M=AxH*bANPjntxIfwR&JRMRj~G%?0B8UMMBZ`r
zt`HE%RREgDs&317i7%6UUOhO)FkQ|jJm;`ZDLdNS{5;z1D^4j0tEljzYYmfsLeRi*
zIAvhFrvNe$!hU=MzBMOS$<K&@C?+E_5u>cETulOAfc*;WbrcJ$0a4zAG0Lxyq@<)R
z$V3NSl_4n!EdE-=3=~zBL;72<uyil<_8)MplOhs6lUULCgvNMcy6@_@7cYxv%{Pqw
z+}2j`qdc+u((kc@b@zJHHmH3ZUfUYX_WoTRrP5kSKYGpZZPsbe;EU3_btle^Xr1E+
z`U1zEO8_I_W#QOz9&&boMey8Nsm=nNfxLk%uqZiizD3cI(C{9!#hu~4x3Z3I=}yW{
z!J$FJ*vzcB#c4-WK|lu@U}szMOM?JCcHfhpIsuXvdl5Q}4+vE-mjS&^kh{aq4RSdF
z`h{!6_(`MGqTwfPQ>`=e#~F>+@(%Y<hO5r{`4#xvWbN{Mu;_B`SHX8j>wNU%V$#Vf
zfOr#m&fD$)--p?HHDkB*x96m>kzfXpN87y`*ANR3p)I_yWkh8;M%X7HCTGzBAmY6H
zBk;anzMffnBALR*y3cM!EOsk;zj=mmo3%nMLnN~4mtU-y3o`gaY~kv&d%mBj5@*{B
z$`|X-R{RS3#UJl>JR`wPu5xRe{(Xuhm#&!I&4rJY68JctV*0oqo>7J7U*kXS$J(IC
z{`J>i%aDgJ9CM8nDJ!^G2gjZOGJh40_Oqd#{z00(_rN{m5k`QzB!yVoG-1mi4s`<v
zJlBKco&UOT875_ulGe<nWF3B>s!*vgAtX6na!pCThkFZg6?#C*2VH-*T5%Ix_M>2T
z;CoL0(v0!I^hW75)V>~pFYO+3UAH%U$n>$b&+6ymi4D21h0AHAyj)hpScYxH`;WY9
z`it{*p9ZX=K2l^!R77JB_81O&ER#W{sZ5e)6Tc%O1#E3q6t1R#bd7-UNkbacPL=#6
z8ek^Af|x<DwYIiqj*X6n3tXAcgb5{doId@0J>{T=yfw}H%D-ZDz@ePxBuq$Fv}a+Q
zO;lxn{1$at7QKp#S+ahmU#l9Vzj1e3tH(}EDtn%n)Ceqz-7u!KYQgD~G8fNRv@0YI
z$9YAD$)}CFtDvC);!z=NNRWr58ws&NBAWY|fl%BiU@|X+^DH=vaBQEvX9P8qzq9jK
z`6#uSHhonQL{Fs0!USa74+6adLf9W?GFx|A&zlVm4))^6Bg~RyQ_PlU;Q<y-w%jr2
zxmFf$T0KlRQ@%^x*zr`Ba}77=cWH(4BcF{f*S2o=Rk~Te%FvF-OW;a>C6Fwfxj4On
z>R~?dsGtU>n|MzYT>cRbAwVCnKll!Jg>Gd?JiG<(;J2KbnlE6U@ETS5r3>40ji^E$
zot%71AUt!~9HWI%8_s3FJ&3%LJ}^M+jjhjr(AS7D+#waqmqy6>I~G^;uI_j#otF{5
z+=4}WnE9ku1RpEQFYYO|qN(BiS-oreTIqHxiJ7yt=vb;excA+M)87g?9=v;((mb4r
z^noulDpV?F6G^WdIFXGLWsB+{H1@cgpi8V&8l$ngL0TN0s##jOye}-hdV}KmRlU9?
z!fcB}P01{^*&0kOX|aeoU98EbfGvUyH2n*lA24PBL3kl!k~O44BgsO=@wq}dgW1<J
zSsw)2OzZ58y^MTnJ$+tL^;miWWX`_gR_mj4#_@r)sb`xs{W%~axu)ZSR<+c=DJA%B
zkZ}lLdyor7etwFQX7qh^wOO|H>oBXyzb{XCSvl063LwJFAnWuSIIE-}QlbjN@GP;)
zLem2p-g_Bcg9P3CygYC-Q=7lUdu5cCcK0+$*YeBIdrp=Gz8}~)dsU^!%Z{mJ-+@oA
zb^#V2k$^(R_RaIi@ziD%f{?~=LV1E2m&uJki?gY-R(?24I`dsBafN7Gs^_p0P>HLJ
z#z6LYO!;C!SuxbNL6gQ+YY)TMk@^@1cq?fLZ`3uvwe{KyN;w%CMs`1>Q>wc)Hy4CE
zKEp}AsO^s1NDA;4^izEtZaF9)K;7UuD5<1%{!k1(l`<N^$3hQn2ua*2va|L_hVS+t
zuS5%27WxW&K)|3p6Dd`NQpKg=k)Hnnef?sWk%q){Rjs9k_xU*pAv-h={(e$es2q|w
z$p+ol3yf6{1Hq=1V)S&E=D-8-$TQ&W(d>lM6^Sj}YXhJg=p3I3xsZL-(mcna!&W`(
zwMEBy^)|Q2y64Q91$2fre~gEz8)q_Prxvy`!7=BTd<raiiPPwXl7+OEv)Ma$M%6dN
zH-}VkJ}_y5jNdlk*AdbNfCw@nL#X72rA3#(Jky{r)8z|;(+GmlOGWq-TX^^d0Cf8g
zLVorx%|D-sTA25}N45$W7N4LqU{rufFUT|&g%%>eQz?#T82q-L9h;}v^vVpFco)W}
zR-~__n=gEE$un#E)yf}wEFY{r-6yrAW9H3XVoMXvMf$PPMT8l9UyU~XwM9knb&Ev7
z$U|t78aqQx>3uLBt*)*0n}u_S_svAquB1E5stN{%0}{~=M`3)c1!5_7$ec*YFz{D|
zoJ>$*uGhV-b}(`G$8nE&v(7lfWdG;IZGF-Uv9lK&^hQ^h^#-aHgixPvH1wRSR(AHw
z+RzxNHX8C}|E4@z2a2M*+_i8aED#Yz#n!Tnf?1rOgNwc`TQ%cfTfZR35V6$5DKEu-
z1$m^Ip<(TXs7fl7V;bW&R{%Bu)vXuJfm`+wAW})dxF>eT8LrbGSUi$qgf9O#WT16I
zf^avR$UuOk#SQ&2%?XHx(<i5=rx!9&1pDik%nIf8h4=bp$qJ^eQfce>)?hzQ$*GT@
z@RnNB);HXcIC^RS6YjPybE4}hd0qFqd@KDJCfxgfSYIX<>@4S%GrjY9W)ysPKcNPH
zLuAR5UdG~_rs*y6ryCySH#9bKyQ#U+QW4>zG_(oCf+n7d2Y*&tKRPX8ENriDVDO4u
zD4%n|@{|<*4YHg9?;2z^n)Xs!y(b;PR!o+y<{9%04EjM4@_oGCSuT{pL!QlPu(qZ~
zHFcHwn4vWNRCy2cuZvn+&+qL8fx3nmTaeaXbhSR+wE_dxi7GfgDLGljw8;Imy#8g{
z`4^gTn}ln%bA7K;L7B&mQ-6A`T<v-w7I6WCu%n<R&Sq9!GukWQ)bOmAj{4w!Wnj=u
z`T710X<K-Z2_uGmLS|J7wo}^MR)Lf7rNEihaCZHUBGEQS`|sWPq#fh5o+CReYd}kK
zU6|QfP%{`@U9d1WO2l#K?_1Br5hMi`9<uLV@<So=hw-F|cwmz+#+5t3Jh}`t?a7`0
zT)XC*x#`gfC6BSTIV8_^PZj8s;SmX01Zi4?!m|Iy8SS;4P*;IJBw9I`*)y<)1O{!p
z43N?WNo%#>h0hOu81te=LUq0NDLD}QPvhvy1G}!EZ*vOR2CPrskdgA3SUX#}8YCGb
zxMYAuZRqME9nRseUur5x!K$qhxy6ADka1-uyxIi#Inh6iid72_&jj4;omUM?8o+=N
zjBMbD1n7`yEmLjTUhSCsn^q%Yyhd9IX%NXcu5JLVIu2B>PcKb-(6EV=lT7;P=D6XQ
z+tC2leJ{?n8z#aPB6(><7Km*2U`oN0jT{!L(8i$UeXJuleCr@LL7@yV)?Qya#&Koq
zHZk&Z!XEv#K(Vpuuj6Twxe6zaLx(s>8jl@<ZcjXcxER#_xbq~Kp`Ap~qc|?ebvgRH
zcfzg03Sm=5{x%mW|8>&f54-RJR}-I`pYL}48#8==!EG5~L?;>XjWWaj0sD0;PftZ4
zgk%yqZW0RItb@|3xAPC&mhBB9YC{qIK&+4}r#7#ePQ)&cl6!3ROU?7;WyageZhv43
z>J`9bRCNP|6_Ua5oI-&k2%${~*4MeXsqjB<+-SIkxo=dM1-Q%q^OG2+UqhLD@mYHM
z)`-M&lW3fl^PO`yKt~Bs>Yx`C$^&+tP4MzSE=u?WSnL4-mHIOi1Jb9zUuNX8q{z~4
zmGBj?X1}uv3xB3yeHor){&4)^L2<Zf1)^*K-v_hMz#pd)WHWwkS5)jr;}6O2QLYKC
zUco#h*<w<8b%WbU(36gW-UHVajfH8eLLn5BM|{QsN!H=J4sg*0Fb7(#0D^`EOZ5lF
z`t)F^rZL**(dR=3S^_kAkeL}3<jN?%mdOfd${<WQ1gv15w^xdTkQKtbNyrLbwzRaw
z@bd9x!W(zrt+$DguJ90t0K8)zOG|;`3N8y<<S<|ffP9eYsW3LK(k#4eBoR&I74we|
zJrvlob*oxArw~~s3E|JM^{?jT<(<d+{aMsF(v+nwy|vIh5*lxE^r1e4i0}kOtY}5R
za~w~IreqPrz@(RYPBc@0e`<5lABM5B{*V>0$ygLUyCbSeAS~^ew`3f6PkZ}MAFM*p
z_jWngMO}Zcm?r}<A*_cz0`v%&v5`#)EnR{1kXS{-`Iso>u@W}Cl@UQ(K^1T@7;*JI
zMElE#-4%AS9_wwN;t)9M>G?wokzz3lH$+bAdbNz2+D1^OMDYm77m!=IrVy_t=BU8l
zofzMdpAU3j>Q6}u(w$_?!<~2V@%c3e_s(-1UbGurbORz(|GhX~-VF^6X=b)oGY)24
zgAX&PDH}vpm;&s<=r9n)%)xs$gEqr-Jbsu-;Lg1O*Hqv2eov<)K?6WCvchsVo#sl0
z!;4l~b6D8I>$C>oTa6nw0Q0!V&YOMf{)nlT!z08i%m+estuo+RD*xbZAAAEbvC^Mi
z14ftR34Z-@9D|fRVT9wXzi;1#v`3EyWDy=|C4%@Xbnu8iDK5Tv)Xj|=1>HzH+q?uO
zACS4SxL#r-3(*e+w6xE$gT_aTKp+!)SE3`sg^)BA!=IRkCH5H@jJ-oiJ%J1`nOnxv
z$@ZU14+_8mJz0tr&{oVa_V&x^CM^uQdW}6K3&VY|!xSukVtfpX9OjS=2?Te<wNJ>3
zAn4u$4+3x{Ja4ovBO`_QDQ^cv{fz{@|M%Vmr4TR{2ynWygF{g|x?{pbIZX##mG?vm
zL?EUU_FwnFfxWmxWTu>vgvl;<J-9T%O{y19m6!z@#wrDn7ll@0EJ@%JSi5wbLjD>+
zn70>alTb#2*)<@%`gr%*wh*5z`r)ZcEqi`CNEY1}aOwu51f|XzL>(R2SD~M!t<P|H
z5Skk(oWNiZ%^SXrOjH6Y49wGHmyl%-&c?BNaLJ3Y7($!`IMs}D{qIMvlLcVB@Nr4W
z?-ZaZne9$H3?;btfRsm^B?eB!7?`-lqk{r(ix6W_5NYxX(d{mWkqYL_1OqaRRrlq^
zNlz36I1Z$}6R$|i0Egs<S>Ij&N{#}^MSs&`1T;$t9Ci@>tAtc!_aXFXIG;JQv69Kx
z>xe`&F)>1k20g*G*x0L>^R-!2R0xO_6tYr}WT8YPVoTzU0aYD778X5_QEXSOL02*^
z^UDCjk)^(_uGeXlfgZP*fW;Cm$%C{sCl7o3;V|6mo~E827s?fF0qDO06vF-leQ))G
z9sT|N@NkU+1P+btH*b$12?c=s82qstXGT$RaUD}X${$$ez$N3v37x-?{&gZuEZo0+
zd)E5&=@I8!tN(trRnr71!(#gC;^MNHkJmf^R%A?G?Gl0}2HOC(C*w;25Fp#eCmOSL
z+}*#M#5?Bl3kkWZ#KCrKFJf+u9n~cM-g`UJz?Yec;W58429lkQb*q5hpZgMJVMp=>
z{Vt2VxW$=Dd9h3TEL2(-NB@&{C%<QjiG!U;>mM2muhoS?zJ$b=Sg5%eN-QyvaT$Ka
zC!isG4T}c+J-$X^h))_`<f&8n0h%~e#ZZC(U!Xw@EAhwO>_8trO?nZ8iUv~Q3*vi_
zYg+e{;;6XlCQd<237FY?v+BDKU@yLZB0#9Lj&XcXef?w(;?^jJqeqHr#)QA1eA76B
zYE-%UJ)R*COJLMXlvcw=Jjj${4U@~Z0R}Vv;I3SEq7rvIFZt0URV!1|IpzQT)NnZB
zKLKOp*U{a*AOjHM?vT66QK@ypydwlZR8uS2CMr6ZkK2v5!BZT?Mt?8+`gLnYlQ5_9
zHBd(lRq&IWGg~F?Q`qZuv2%S<FNR>X`wI#Rmf2!4+5NkiEY1UDO2N}$%gxK{Ztmz%
z@t{!tqo^YsrUZ#731DJiNT&_W%|8Z1hnM%%2-08Zh(pCslFs2|*s%PBUtn1`I-*{3
z3MHJ4iH-euA9pMt5p5ch^Hh68G>`}!L2<N=iI{mBQx{vYuMW#hN5qDHb_F*H-M53_
zc88|DV3h7H?XGpgw9_*55E=y9Iy;LY%N%#ayL-6o+Z#P?p`)z^`}dzg-tt>~$Bvn3
z(g-KTx%4g9*;~Z!y&q!0ORUE+8;L}KtA?X~UGhP3ADo$$M-Creu-kUW5^?1WC1vUA
zB8;JY5@>F1&3}}WL(N0jt%3%&>aY-$_UXqiHa0Zya&mF?DBdy1lt$}YP@*O+<<MSE
ztaB#D$A7nGWMmYhlRF%2(;7UlxhLqnJcDy@o{N*SJ1ipN_j_PDWB3>HwuFn8L5*6L
zo}d4N0Xx4nFF!x3Z|aP;Ld}KtT~JM!VORt=Fg_P`s9Yv;aMO{<g?{FQ2CbhbwR!F)
zUab>{irctHaWJk$7^AOvasOVRYwgFwgaki}!-rjO{Bw~p?WEE~ml`u#5K9}|+r9T+
zyf|;1*_ukJVvpe8mv|T)sM?)t*RrschsHr;l&Ssx-l%>HEe^C8UVjvVo1{}A6_XFU
zySqE#GaCjPp0jXB<<QCNczU|JpA8HRy9N39=3Ak8=#fFoQ_T$_9Px;c!b~SXnpcgD
zjF2Xey8U>D-p5jp)*TjN(f~v^gWR<U+VHZ<H*ZQyi9_PjJtC=+ES~+2R_kn^;^gGv
z4m?Y}9rq#v;>77Tu+U$G`y)8W0@D28Z;GUi6^nZ5au3mUq9RhoeM-mWI%0HJ4&L}x
zsdWjGbtku(pcR%CFXmUZ%McHdl;YZ6m~Bp#T3_vnFm)c0Q5hm*R3lM}9trxoU^T!|
zc#3Y`+;q<%Nd^N<I$=#k*{C1<_g)C4pMEEq`Kr??uM<QO>7;rIp6#klzE=XXjV#X?
zIHgJ(Yim|*9UWgMS)OjIrziCk|M%UcH%Os~mhk-PA3y5GM@Fhf$HokL8=SQl(eH)0
z{%QvAGZ4?uiZ|lTj~MhoR{eW(6RMrb=@Vb)nbYi0(rul+_U`*3MqIw0Kvc+sIN`gf
z1^fE@>oC;T20tO1KCt&lq4`2D+yysEZ6u44EJr3rvwY{H?M`_JWu0q|rRIKc+F_5}
zAOZp0;TCI<2p|qajIY>!#~=jDi<O5Z_`n+a3U2h$O=Y>0)d}D<RD8?{NduH!W%UlZ
zwa<*DOpyJL*ySi+Kulp{V`4-|DL=Vw8aF==iboMVxp~mqV$i=1l4~I;cS2|$a?P7~
zFSXA3b=mDs7{)kSfLnUVE~owNC&L)!P&0@}OmP*Fd@R8ZC6;B9I1Iv(RNgVs)Lz<^
z-wzO(hHIg@8$avb?26vE@b~4yqY=+(=bt#M)OPfKuugJg;r>64c%n>kG%{+Ei!(fq
z7KWJ-_o6uBHudx}THlDM{<EalVD#}fD*Tbw$&DtkDG}=!pUFnYR3b8_$m;S4RiLAA
zAM4^;x2`#(b@Tu@XA#r%ynV@y;}%a(Rx#dU=b*(u4vSSFb;H)vohYgvygTMmT)8u@
z_8e=7&9lZ4gQuqH+3;+7Yuo!0?9p0;j@J~~@3<J&I73g<)Mf!-iu-vZk|5hNLT5r+
zyr_=$QfaNdHkhCuXl`)pa`w!t9(?CsXnq=AO;zI_l^|Mfb~#6(-&lnl2d6FaK8-hy
zxU-g6x->iF+U1&dB{w_Nol>~FK4MSf<7268fI0)ACp}|#8qH0#t<NF%HfriZ3748c
z9ZyuHe9O2;6pT&uobz{LqD3W4vY>;P1E-VTIo<+W>}W77(oK?Unc`s@3g97m&%<+1
zj3nUdnwQf21%`!PiHB2a(cs%C5&h-zzC@LjgW|kc(Je3Kul}=)LZ$Da4_DNZ{j$++
z_QO8vR!=MY^>7VWE^XqW+Z~FIw+|OeEaULH&}f~4I;>@wnnJhx0}M|SEBotNSXkbw
z2}JFg^Te+(s!06qcxe;)8`rEe*Q*Ctq8U!acMoi^V`g0dh~20<sZM^Y9<&4%gWm+u
zefVe9NomZ}JSGv%ddFbMNPMjtQ_#yKBZ-|yC7L%Bns+}qDBiJ-NvD&hoE|{C_;NKm
z<hn~A7W|Q!XcHwLWJNE1kX=Um`1gx{|Lxx|XeYz}!+%PUom`|}W-PcrcQQKFaTz}J
MbPTmKG%1(<3+bjS!vFvP

literal 0
HcmV?d00001

diff --git a/QT-APP/APP1_Taiko_IO_Setting/images/save.png b/QT-APP/APP1_Taiko_IO_Setting/images/save.png
new file mode 100644
index 0000000000000000000000000000000000000000..4c09ecd56b1c20c5cbaf274c63e1a960c67b3470
GIT binary patch
literal 1058
zcmaJ=O=uHA6kcc#X=!K>QEElTt%{1-pKMdJOJbX5(>BlzF$pvXO1Ha{W@&e4-JP1W
zMJg>l6hUnff+7gTgC~!@c<@?_7cUk)_gMTncoK}WX_9&{4(!gn$M=2jy?JjoGU;)D
z_nB^rqWq}|IZJlk`+ObbKOTievi0F)0q0N=msJN+aUIP-kTTU-n1!moc=tVwQdGxz
zBVWJ;Wm3|R$*3NNshBolQ&e=gVyoI5#9#)_8di+{_VyhO3_V6qg%wV*6R>1VEIBZ@
zl+J5QbDF5r!#6;*A`t--Vii=(dCQe5F}kiRk+bJ!X;6pYxfp$vR6)sr1acq<GvT1d
z@q^&H$nar)Fv4F0A&wVVPGET<$cH3Ol=v`cESf}f^rDoN#~QJS6{AZS+Y-x`%Vnl4
zFvyu@c~KNuF2sgHL4pXnixyTZLCYOzD#*~)9K*&2vVf<k&Y%Sxqe-SmC75<g)^Z!y
zL@tc2s5Z+poL5p4s3`x3nq~{_;w(JQ_n*RUe$j?(7P@G`(MaQp170XwN;pu($jKu#
z-@L_431Q@xkPQ+EaCyqGbX0b))ZvOEr7Rb#mIhODj3xq%VdzqX6Xd~UI3AKC0?#KC
zqeF5eAqYu65gHPPM4`!*k+xt$3pcs?F?X~r*P8^>CXr?6826w)<{%T)E0&D*xkTFP
zHMn~FT*S6qmL$V^ef_J?O&1v+@7S7JVzlNST4dNAGS$mZpYM?u(UqCZC#mh)(dxR?
zyG@)OIGfJZYSjLoKTb?HCCBrXFNdG`6AwU7=g9Zk<DJ~Yldt<WKHTZw-Rari0l|ya
z`vKppv(BSmn;+L>6Nho|<k{}pTEM5@JWxPjcV+WMKLLccg!K^+@O5VWKQ63}d>a3{
r0(z=l1a@`n_Rrqx?||=MSwB5Z1zw&?-ZIWrNq8!iOv`UZr&s>~*qBgK

literal 0
HcmV?d00001

diff --git a/QT-APP/APP1_Taiko_IO_Setting/images/tk.png b/QT-APP/APP1_Taiko_IO_Setting/images/tk.png
new file mode 100644
index 0000000000000000000000000000000000000000..5714290a077689c1c42e80a63855cebb9780c935
GIT binary patch
literal 18619
zcmeI3c|4R||HrSfL_%q$yAX0$mYFfeG9fY}DikV9G-C|LGJ_d=N+d*SBinQ9cGDth
zBs`Wh9u>J!R7|K;vLuy6W$FAbDqU^Q+^^s3`E%y=nwjsM^Z734ea^YAYyLR#TdX!n
zNi3CsAV|u>oM;1or^4?rabftAeZ(sr{+jJ)?!bbeISZ!VC@4Ks7J~G%>2~&Pd&|uP
zD$`e!;>L8PX@>av!D<LHSQp|)p?cHUimo&dI>S)uRmD{$MY@}z(hj^O#?sG}=1DgX
z3!vGCS=mv;ys7$bO6!ay3_=KS0ACuLq8Q@q!(b6Y43(zi5@36(8Lgx^En#~bDw#|r
zRJ6C;qG-wtpef=t@fuVNR$Eb5UlWVRYU^Ru6}2!}92$c|V{sZ-EdoZLfW<3*ekmDA
zz?MOPn>)dVX!bcB{L4_ulg;)cpwYp>!J5H1O=f@x8mq6bkH%=BwX`%~g$65>!KQ?0
zFj&f;f_#ZXq_L<0bU!wo$xxh%OL1ievJI7#rV`D(K99@S&(d-x6@&Ge9?TIPLh(am
zH8E&kU-ZvBS!^5H*CK!F$+8ReqoHkREM{N;l?Ka|e;$Yw1XuTYwErLwDTu~k|1=al
zXa7CW&+@xbXMFqu1AL}IyHU|JADS<mhXpgh{uF?pCzH)&c`|>Ia;AG4;?EMZ>F&P(
zIMwq@H(Ch&7j9EMpWLR`)TgO7fT37g608I0@bahl5Si4#sc~5ljo=PVH@X`^M+bw$
zX}M7~aC+|U8hZNLt{VE<6kQEH9ao$_jp|CF(r5<gUxxX*sy?UsNs9IBu_SH1^?F)F
zJu@tpWU7zV!LEnX>YI_)o8d`1U&13?e+X;AV6iC-D(!RSbhvUFUf11KOAo7|ucxc0
zq3^0qh0E8~*TCuOQYkum`V@EFna~LLA3_sp0rVi6n^^$UcY4G4Q36=Bsl{uk^kwzV
z?6A*Nr<Xs0{$ox5jOGvSUu%LB7<}q>`~S|>5AI*1&yfB)<R2G{Ii1C3281Fyriz-n
zl-Sbzzis`};Y0t2<YxH6yPiOyPF<voSQMDP0h+}|w0$l4lgCt|PlBI7|7Q!~2lrp+
z2==5gjI=OXSPd*jLknYv#S^q}1dNUvMvs8Od?|HW_3I!kraL>B5<oNYfH$1cr`yDq
zFINpkQ&YuNJLn8IW-x2@mw?}T{5mq#lfv+zxf!9qIDTpP-o*etHETZfZzt_j>$h|H
zWnug{_fy-NU>ZQ9z-z*e$@JkflJC`DOZpm!Mx?N5GkmdlJFE@?iz8@Zzwn(2@=5t!
z3`?dP-97Z17(bb#sTc_5_c7qRxEqB{`A1QZT0|T-D#4u@;7ef}(S0c%G_)VX!vOuY
z5uu#98xTyHKFk2PEO__^=$|zsyr%90Q&(<y`B0`e3f2JqL)-Uy`>9KoPvEp(R|^Bb
z(AcTZ&#uVs?_C}KyDPH$d)Kd?+Zc5A)YzsA{jM3|HFdN41j817K%*Jy;PE)T0s8yq
z?>)BALufwsL^^yAV@+K;uy{DtwA1%JKlOA#cxrv)iRk(4`DvFR9;T)@(Wh4UQ4M}d
zM9(}Xe!IVBu2}zL<Li+A$AOXI1WAxI_}T(od=Vi90$fNMd~E?PzKD<l0WKsBzP11t
zUqncO02h)5Ut55SFCwHsfD1{3uPwmE7ZFk*z=fp2*B0R7iwG$Y;6l>iYYTAkMT8Ux
za3N{%wFS8NB0>rTxR5mX+5%jB5g`QvTu2&xZ2>O6h>!vSE+h@Uwg4AjL`Z=E7m@~F
zTY!r%BBVfo3rT~oEx^SW5mF$)g`~mP7U1HG2q_TYLek)C3vls8gcJyHA!+cn1-SSk
zLJ9=9kTm$(0$h9%Aq4_lNE&=?0WQ9XkOBcNBn`f{02g0GNPz$sk_KP<zv7bkdhn9Q
zfKOWn!^bL@T-ZT@k7O!R&222<W1TA@C^8y?J^=W;AA$lg5cHf3K?L~B=Mv_zUDwSZ
zNEq6(*^cyV2pAj(v~yrjL`1hbggXqh=b)N<z|hdpz`#IFO^ss?0G;<hfA^wAi()E)
z-8=|#sFex@`}glhnI?~p0m!o-4E84^BtX8y(8e5SF_ucD=H}*RWMqIarzDzVOG^uI
z(2B1DkWHxw<xbgs(Dw#_;vCUH(9qEE_$9dc7`z+>n>K9%_Zr&U+d-ng9|xRSfhtml
z!28ksW^iXU^xy@ks;bJ%%Nv^jV`F0=ng-INz=^O$dw_ft0G3K8PMq*90Dxj}xfOsv
z6F@_CW*rDE2Fcffot@p?J^-z9gaK(J0DpgfA0MBsSpbZEC@wBGFfcGl0r#JS2M->A
z?uVeh3epX;NC%befRqYAerk;>q^_=>+X!NpLY@mDl>-2*Uj)u2gKH(j?*Smm6&4nP
z%6tI8iv55d91rLulwqvhDUjU&a5&thyWsjGVCxk#GBR?g8UP;)l+q?JISFaHgOOqJ
zAn-~P8u<X|`5<%&baFYQx8C{#1_I4D8lD31<`t+dzupA^UUX?BfS1jJ2p}mbd8`J2
z?V2PK=~O)cdb4+z0tW{Nueb}V;sBtTfVXeJ@X)Hwp}I#vQ#a`9>H<OAdwYAqA93ey
z0kCyd`v5>``2q|1tDV654*+n&5+MNiS#di7I1&U5rRRkM(ECJT7L-;C02Ts;e?S2M
zxagszmO;!9;BkkTO#!f83HeW~(OQdIW`q)zkQRncDL|t0S3uSruvQY-se!KhY6k&|
z1<;9L@*@yt1E7VPm;~VCN1!VXe>{H+*2KfVJ_@nG?{R?F4<;riI$i)UF%H(ve>V=m
z)xx27V98!EG6vX}0C>_-(gt>&0l~!p?4^K{dqM7zSVeIH<><;iFYper;inoO^^a^n
z(KU`m!AE=5qXr?dxo0oej1IlN`}lR(?+adgn0Yb+Z{L5mc=xzTa9M~oNlGv75PaM@
z)`Dna7t;PBGu&?5Hu>7Q3)4|XuT4&0fB(d5hl)mB&*_+`59WLARiwooR2ScEi?P|P
zveEJQTg>faX0?UtIE6GD-%<y?=Wc0{%sZ<GA9vY#ySHw>;NIw1<lZ>pU*^|j6rR;~
z#c}Ut@Fw8a{a)7SgYnX<<L|cASYM{Ei=LDm#ih3OoVQZIxb9&DjhdhGsE$9|xT(Bh
zO`A0MH@V7E_@!rM468~1B0);sXwgLQWPDWlVvr=-vr8euRh;QP`_8^U6iW9pn&Kin
zx(gGeTkTRqpDVWM$|SOyaISZj?6TvWxYW5uQ(I29w-LLjog}RG2PY*XV_70=k5^>S
zR<6(h&3-XC^J2Q)?#I=6y$aooYQ0;&Wn8jhMQ3)%WxVWOW!s7)<mIoPbp9sWdnjg!
zbiR+=JLww>%0)CK?T6x`7biV4wGvK9$S>#`E}nzxsi=8!G)qN2VMy3xj#plOU29OH
z0k3Y=J@bF9(R;U^QfnPy3GKdfzE&gYu+7JA64Pv{Pe9`C99Pwn_ZgeLgWu%$N$TIf
z)Lj>4nbP#UEG?tyKtY{@?d)Y1=OrVITuRDZf~+k!sZ{G|Z<HVMzka5g`Ly;GFU78$
zFxPxj82j#ptXd6;kCSOD@y9x<Iv46=EVZuoY+oi8Njg_r;B9|XmKrM!(W$c3TTM5Y
zehgKDx^h>}?pce=Qx+}ZRmz_?OB9KGpO))k?>+t+Ix@O-AXY;`N?|U<JK?RGFtkD3
zXMfp%8&p>jD(TIfg}K3tb;|lEX?#m!_|&4zL*l$SS#irZj6*7iAJ(Oc!nsN`MI!@>
zmZr(h=A0z{Ww)*$6Dc;1a~HnB8+|+k*|=KbRv7N)JlUDHGR%7+Rhld7<i9S`*tzK6
z><LPApp0*@eq`=snkl9v;;l><4?3!@vy=1Z$gyIh5NVd=4SO4<$Y-Yei@5o(xk6F7
zb*sc)4{q$4m6%+$Qtm@iQmkl+i(Ymyw82cl^(B|rWB~PwTq^hD9*jvgn$0b}rBzB+
zSCe_~Rm6!q9g7-0Ouh<98r6437hXt!t}2R{g@~!?c>U|fLUO-ck7%Nl80MwaQ^uZl
z9B+=<`Bcek?>ruIdD6oVb(+=e6*n#$tKZt7W^b{q%Zax0iBS^y=B!DVZZY}JCvu6t
zjVSlDwqs(P(<=|Stckp~s9~*a2TCMy+=*drP5!9Vta#Y{ab&~^aRZ+%Yqs4A5z4ry
zE@|&#VNZUs?NqO`)tRfJ_LnKyhea6fkM~_k5kDdKFvyoHoEo(85lMC4I@Qe>odvJ|
zh4Jx!CeM`^dDS|hia8!LCnZ^#k@mM?q+GXggF{a80jVIi!4^-BNnxyWG+u7B^D1=C
z<3F>g9g%3sweEl2!l$C0US-LOb=Ln!Yyd1Ia}MM06;vN+mA$a%S-E)Ra?3^eds%7T
zoRI_3U6gCOL@2RQByV8(P0~spG&$HCnX9IZ(%G1*JW=V***rP8AaZ%E5~^fO{O}^#
zJ#*T~!-2sHn@e!xR@E*EOI-AC;8R`1R4PSONFqK~d1S?eozeY<u5wvViZ&<<m1rrX
zo)W9Lj<=WT&3u>sre>~f*wD76i!U4&=cU}*$F5=YFIA6bRh^$Jvo-4hwsz>Q)g4pK
z!E)xVw%UB|el=OD59aoKqD0l(-wLX$x-)lK5Q&%9sgi_7-Ncl#rLFU-9WTDOg47J^
zI(C)UFW@CA@(fn<0;|y%cSOhUxE!@op?eTLS#>5$OWXCn(S+tEkqX`S&#riJYGdHo
zPVyr1J((<{izB&)mLI$PUfnlrOUi7COXM}5G0k{3?y@2OD6477{43*OOc$J-{h3s1
z?9RqQ+@^icGFeT*uU06v5AR~mDw*4C+!Q*D<NDpntK1jo?o?1;J1SQ|PCRr|Shb{}
zUX&Ofwj{LuSkU0g=Z*Tk{oDw5mdV?aL(4lhxLsbnmKAwqL(sZr`MFLus=bxJHH*Qq
zE1(azHk#!}J8@LV{&hpQ6FgtN6tcc_My&b7k=nbv&sKH_^UiY*l)P@MAVxQZ&p&7z
z7bb$|E~yK>E6nR4o?IG~Gh`f)p&KNzHHl!|GA5kO@NJp+P3A?|JF--Km_Ihjlah9_
z#vGk}rJ{X8>w{V&+1WWN!a2TX&?;&lF(U8EvPZM#kIW_&B~co!iedtxplI?t>(bs0
zZ&kDRhUmX;QVug@H@wM+FqGyJWUF1mB~o*Squ;G4?@UM_qneY;i*{$u3kr$yELqEG
zHa5Qae#w02$MOxO&z-YP!W25%C{fARW*<$FC!)jrOec@`#Xj)$7+S0tn7axsUn*A7
z(O0JPKDI)}uov~Blo-ywxy&-#o2LP9N>24WYG?7uv&X|ZU|!>Gnv}1Q^a=5R0T*5J
zqf@@ZbIS<8n0+RkLnn?0Ug?yXw@j_*!M+RTBBy_2oeN<8UVaVF%kqj3>o+v&=Vsd|
z^A_lkojYhxn#WO@OFH{^$VjoITG1*RZ}$w`onK=M`j)+Lhvw?eLB)B;6Dnp^r1$Ce
zoITML)12H#s3qspBU@J;@UaR~9ZPoNR1qH>GAUTme|sELzVun8ka}H}(p=AjJ*O4h
zhKW1MM8o6y%vPxD1rv_o>V<hX?4SkdjqA88iMGyBhL=wEX<?5nO%}?zaNN;ajdN@_
z6oWrz{9KrLXJ?eN6+3D5+lE_NqOB@rA|0u7$pJ^z-%dzu9khJOy)l0TFE$YR)}gD&
z*GXmVWl0~M<^}nC*F+w@zkb90YVstDIN7=Hin;doV-LAFVeZlKl8oyq5<UY?kX1sc
zf8#)OQrV$CuVC^m8E559;*Wb1P~ESzZ`z9T&;by;L1(08ELAOTtXybd;n<MnYVF-c
z3dT=L2LB^tj?!6d{P)g+jenLM?UUa@4xVqAV@`O2WeRaa!Z`<kOyCA`XcVEpPfIE6
znv{KTc8BSTaN99&OA-XhM0kj{VhA6@vtNF+XC$8vOj_>(ujl^Fm-Gt{F$->3DAj{<
zB5IV<8ZpFuN4%QS{o?t8j<Ge}#S;0r=HkWYA}de7d_*kfW_hUMMQn+O<)N0PveXy1
zGw(g>-l62l^WfzOxmdC@=5S8Nds#cGTEDqkye7K-{h3|Mx0Pq-bQ>yacvD-;eWRbY
zidaXQ0!?9@s<q2sN7^JfyXG4*k2Bg6&JN$+Qn=CTNw`1VnC9{@{kGxir>+CN7To>p
zI~iWj-Z-LklKa9lL>`zB749zF+^#6)y?2|-65M{)?9|mJ!Rb3)yf->bMp|whKGmgf
zxS~|^3iY7odHqw#*7hyDWrVCNjFT+}+cYoYbMyCHSDjtyR3S`ppfcW;9bDM;I;Vkm
zcH78U^waefDt<AQt#+5%wUw`5{=hhJXL+xws&Inn0(8{PmYzj#9BprU4KH0RAvJ5h
z2F5PNe2t<AhW_Wi^)B9P95jl;4zwgr3Z>?2KdnEqsU=U_bUI(kr1P!@*O0Tq7#cQV
zx=xKj;*O6`r5my*Ho%JF{FKs?sMY?ie{)A;x!LOVbGqL+N}RT18i&WHdH%JKJm<xx
zhMYH!MMv({XV%a5F1w$nR_&AUW~%Afz4{cJ6eoPmiqr_Xzut<q<hvD<yw^+^HXE$v
znAB7Ms<L=i?7sT^h4w+>-eR@n$&<>MbCs>#m%{RtIfX&jub*5ibiCfX(QNzqj)V(4
z9FnPPMUMMwryt5M5i9bVRF}+dY|Xcz1@;~vy&`2hZv7zYW_Pi>+WBpRAL{nOrfTxN
zlX`u=>7+{1nc~byxTVK<yV~;bHlFkFCDQ(CcXjRGFF6+97$-?=R=SAaaLKWd>HOPj
zOnhZ)=1nhs-rqrOY@3R|2h~sX*lquN?0Gl2=v<(Pdr5yf)j^}gF}Z$3$UUXao%6DW
tu&XBrtwfN+a@Jagw^@$@JNVyf-r0l4ZXOpAh5xBR79=ZT!FqDk{{fe-mMs7P

literal 0
HcmV?d00001

diff --git a/QT-APP/APP1_Taiko_IO_Setting/images/up.png b/QT-APP/APP1_Taiko_IO_Setting/images/up.png
new file mode 100644
index 0000000000000000000000000000000000000000..88511148e046d0e4794457ef6fc69d09d98c9521
GIT binary patch
literal 3687
zcmV-t4w&(YP)<h;3K|Lk000e1NJLTq003kF003kN0{{R3M?7U_00009a7bBm000XU
z000XU0RWnu7ytkYO=&|zP*7-ZbZ>KLZ*U+<Lqi~Na&Km7Y-Iodc-oy)cUY767Czti
zWe-+D*zmEJY=HnGBdiF>5Lu!Sk^o_Z5E4Meg@_7P6crJiNL9pw)e1<Rh~l6qxMx9%
zh+2zPTsZC@+^4mDdhhM+``7!t=bY#K&Uw!dfDsZVk>;Xm069{HJUZAPk55R%$-RIA
z6-eL&AQ0xu!e<4=008g<d3b(wus{3(uWtYX0C3eVBofEr|AV?vCRYF;kpSQ#66Xs6
zkWv81E>y@A0LT~suv4>S3ILP<0Bm`DLLvaF4FK%)Nj?Pt*r}7;7Xa9z9H|HZjR63e
zC`Tj$K)V27Re@400>HumpsYY5E(E}?0f1SyGDiY{y#)Yvj#!WnKwtoXnL;eg03bL5
z07D)V%>y7z1E4U{zu>7~aD})?0RX_umCct+(lZpemCzb@^6=o|A>zVpu|i=NDG+7}
z<RYAxn<EoQ=L1a63;+Nc`O(4tI6si*=H%h#X6J10^u?n7Yw&L(J|Xen{=AF=1OO0D
z&+pn_<>l4`aK{0#b-!z=TL9Wt0BGO&T{GJWpjryhdijfaIQ&2!o}p04JRKYg3k&Tf
zVxhe-<BLB3GvROGi+=X}Kpy_vdhh^onn0PYz@vlxaba$Du2PQY%LGC(ZujRS{>O!X
z{f;To;xw^bEES6JSc$k$B2CA6xl)ltA<32E66t?3@gJ7`36pmX0IY^jz)rRYwaaY4
ze(nJRiw;=Qb^t(r^DT@T3y}a2XEZW-_W%Hszxj_qD**t_m!#tW0KDiJT&R>6OvVTR
z07RgHDzHHZ48atvzz&?j9lXF70$~P3Knx_nJP<+#<bWIsp%|7y8C1YJ*aWq(0~(+a
zn&A+%!7(@u=im}tf$MM=24EPT!Wg`U2?RmN2oqr;I*1Wsj@Tm32p5@-1R`NbG?IX%
zAnAw{Q6k02a-;&OLTZs+NF(wsauhj@TtNDe+sGg?iu{VaM=_LvvQY!n0(C&Ss2>`N
z#-MZ2bTkiLfR>_b(HgWKJ%F~Nr_oF3b#wrIijHG|(J>BYjM-sajE6;FiC7vY#};Gd
zST$CUHDeuEH+B^pz@B062qXfFfD`NpUW5?BY=V%GM_5c)L#QR}BeW8_2v-S%gfYS=
zB9o|3v?Y2H`NVi)I<b&gMyw|8As!)~C0-{E6JL`^Bo4`v<W349C6F>n3rTB8+ej^>
zQ=~r95NVuDChL%G$=>7$vVg20myx%S50Foi`^m%Pw-h?Xh~i8Mq9jtJloCocWk2Nv
zrJpiFnV_ms&8eQ$2&#xWpIS+6pmtC%Q-`S&G<BLK&6^fO%cL!%)zF%0XKD9nFX?o;
z3EhJpMVHW*(rf4k>F4Q#^mhymh7E(qNMa}%YZ-ePrx>>xFPTiH1=E+A$W$=bG8>s^
zm=Bn5Rah$aDtr}@$`X}2l~$F0mFKEdRdZE8)p@E5RI61Ft6o-prbbn>P~)iy)E2AN
zsU20jsWz_8Qg>31P|s0cqrPALg8E|(vWA65poU1JRAaZs8I2(p#xiB`SVGovRs-uS
zYnV-9TeA7=Om+qP8+I>yOjAR1s%ETak!GFdam@h^#<Ae=IoX^_&LPeX&U-BbEk7->
z)@rS0t$wXH+Irf)+G6c;?H29p+V6F6oj{!|o%K3xI`?%6x;DB|x`n#ib<gTP(_`y-
z=?V49^$zLX(MR=d^rQ6`>hIR?(H}Q3Gzd138Ei2)WAMz7W9Vy`X}HnwgyE<W%V@fh
z#Au_@NuwvYChmu4<285}K4z?M9Ad0A-euftJYiyKGTWrYq{ZaEDb18?nr6Duw9|CV
z%*ZU<tk|r{?2b9roNJz8zS+Fn{EdaBMV!S-i#ChLmfDtl%LSHAmiMffRz6mFR`pib
ztVz~f>n!VS)>mv$8&{hQn>w4zwy3R}t;BYlZQm5)6pty=DfLrs+A-|>><a9f>;~;Q
z_F?uV_HFjh9n2gO9o9Q^JA86<b<B2baJ=iJ;WWdk#HqvSS7#e%p>v({H5aB!kjoO6
zc9$1ZZKsN-Zl8L~mE{`ly3)1N^`o1+o7}D0ZPeY&J;i;i`%NyJ8_8Y6J?}yE@b_5a
zam?eLr<<q3^N{B+UUpttUi-ZsPqUmRp4KpJ$lJtQ;JwRxU^+fMW%|zP13tz+0-t)H
zhrXu1BHul}BYxI?nSKZSp8Grc%l(h|zu|fE7V%C6U;)7a<pI5c8iBI|YXctynFOT=
zH3f|Yy9O@|J{3X?2@P2va+7bs7xEkVV>8@mESk|3$_SkmS{wQ>%qC18))9_|&j{ZT
zes8AvOzF(F2#DZEY>2oYX&IRp`F#{ADl)1r>QS^)ba8a|EY_^#S^H<bj`5GFjJZ48
zYPNEAXRK;$Qfy=Fo4A0us<?r8hxkSDmlAXnBnj<_<iyy-J&EIU0_SX+Go0j_RF-sO
zuI1dKxfkZ?&dZ*6JXtkakbF3Wm=c$=KjniULQpRlPvxg>O&t^Rgqwv=MZThqqEWH8
zxJo>d=ABlR_Bh=;eM9<ahEGOy#xn^|QY(3p8Irjp^G#Mn*50ho*>Tw|Ih34~oTE|=
zX_mAr*D$vzw@+p(E0Yc6dFE}(8<U61_v9n_bMxC3Y=unGqqI`4P!1MMFQ_YcTNqn-
zxJbQ7TGTV&X8!8=BMX8Se7%scP`I$O*tmFE@!%rAMY|Rwi&GbOE-_tFx@351@X~$D
zXv?ye{ZQgqQdRP5dED}jQiIZ^r9&%%S2UHWl*!9(uJl^DV-;bQWL58Km(^QVe<~N1
zU#xJfsIK_1M!4qUS59BmeD!&4+S=Yqx61A7Nb98QZmjoNzpqNYYC+Y|hVTuo8}W_h
z8((co-gKdQYW0rIw9U%R12tha?OV*YtlRRTHly}>oqt`+R{gE3x4zjX+Sb3_cYE^=
zgB=w+-tUy`ytONMS8KgRef4hA?t<Nq8e$u|zvh13xJP$S#h#CQrF#eVMeplsbZ>0j
zufM;t32jm~jUGrkaOInTZ`zyfns>EuS}G30LFK_G-==(f<51|K&cocp&EJ`SxAh3?
zNO>#LI=^+SEu(FqJ)ynt=!~PC9bO$rzPJB=?=j<Jb;mW2SDv7qC_VA{<bspqr(~y|
zolZYJ)S29Q_e}hmYh6)Yy=Ozuo<A3K?o78|_sR3#=Z{_Rym0g)_hQ>6w@a-(u02P7
zaQ)#(uUl{HW%tYNS3ItC^iAtK(eKlL`f9+{bJzISE?u8_z3;~C8@FyI-5j_jy7l;W
z_U#vU3hqqYU3!mrul&B+{ptt$59)uk{;_4iZQ%G|z+lhASr6|H35TBkl>gI*;nGLU
zN7W-nBaM%pA0HbH8olyl&XeJ%vZoWz%6?Y=dFykl=imL}`%BMQ{Mhgd`HRoLu6e2R
za__6DuR6yg#~-}Tc|Gx_{H@O0eebyMy5GmWADJlpK>kqk(fVV@r_fLLKIeS?{4e)}
z^ZO;zpECde03c&XQcVB=dL;k=fP(-4`Tqa_faw4Lbua(`>R<o>I+y?e7jKeZ#YO-C
z0{~D=R7C*)FaXad0BaQg|NjI81O){J1_lNP2L}iU2nh)Z3JMAf3kwVk3=Itp4h{|v
z4-XI!5D^g(5)u*<6B85^6crT}78Vv47Z(^97#SHE8X6iK8yg%P9334U9v&VaA0Hqf
zAR!?kA|fIqBO@dvBqb#!CMG5)CnqQ<C@Co^Dk>@~D=RE4EG;c9E-o%FFE21KFflPP
zGBPqVGcz<aG&MCfHa0dlH#ayqI5{~vIyyQ#J3Bl)JUu-<K0ZD_KR-Y~KtVx4LPA1A
zLqkMFL`6kKMn*<QM@L9VNJ&XaN=iygOG`{lOifKqPEJlwPft)#P*G7)Qc_Y=Q&Ut_
zR8>_~R#sM5S65hASXo(FT3T9LTU%UQTwPsVUS3{bUteHgU}0flVq#)rV`F4wWMyS#
zW@ct*XJ=?=XlZF_YHDh0Yin$5Y;A3AZf<UGZ*OpLaB*>Qa&mHWb8~cbbai!gc6N4m
zcXxPrczJnwdU|?$dwYC*e0_a=etv#`e}900fPsO5f`WpBgM);GgoTBLhK7cRhlhxW
zh>3}bii(Phi;IkmjE#+rj*gCxkB^X$kdcv*l9G~>larK`l$Dj0mX?;6mzS8Bn3<WG
znwpxMo12`RoSmJWo}QkcpP!(hprN6mqN1Xsqobsxq@|^$rlzK+r>Cf>sHv%`s;a81
ztE;T6tgWrBuCA`HudlGMu(7eRva+(Xv$M3cw6(Rhwzjsnx3{>sxVgExy1Kf%ySu!+
zyuH1>zP`S{zrVo1z`?=6!otGC!^6bH#KpzM#>U3S$H&OX$jQmc%F4>i%gfBn%+1Zs
z&d$!y&(F}%(9zM+($dn?)6>+{)YaA1*4Eb7*VowC*xA|H+S=ON+uPjS+}+*X-rnBd
z-{0Wi;Njun;^N}t<KyJy<mKh%=H}+-=jZ6?=;`U{>gww2>+9_7?CtIC?(XjI@9*&N
z@bU5S^78WY^Yird^!4@i_V)Jo_xJet`1$$y`uh6&`}_R-{Qdp?{{H^||Njpr$CLm7
z00eYWPE-H?{{TQLsq_E<0C-76K~#9!?AJjGfG`Y2!B+2oXLl7!k;EcIn77ZLb=sNf
z7^Th{1OoXFa!<EWii1EP<&o9&ssIOpK#C&K=@bWnKuRGy(*X_wfs{h}qA1)SgFqnl
zke%0I8vN!zfj}S-2m}IwKp-!Wo(=+mR7WlV009600|2ZdMI}A~k*oj!002ovPDHLk
FV1mEE1c?9u

literal 0
HcmV?d00001

diff --git a/QT-APP/APP1_Taiko_IO_Setting/main.cpp b/QT-APP/APP1_Taiko_IO_Setting/main.cpp
new file mode 100644
index 0000000..39b8369
--- /dev/null
+++ b/QT-APP/APP1_Taiko_IO_Setting/main.cpp
@@ -0,0 +1,13 @@
+#include "mainwindow.h"
+
+#include <QApplication>
+
+
+int main(int argc, char *argv[])
+{
+    QApplication a(argc, argv);
+    MainWindow w;
+    w.show();
+    return a.exec();
+}
+
diff --git a/QT-APP/APP1_Taiko_IO_Setting/mainwindow.cpp b/QT-APP/APP1_Taiko_IO_Setting/mainwindow.cpp
new file mode 100644
index 0000000..c0dd037
--- /dev/null
+++ b/QT-APP/APP1_Taiko_IO_Setting/mainwindow.cpp
@@ -0,0 +1,1040 @@
+#include "mainwindow.h"
+#include "ui_mainwindow.h"
+
+#include "QDebug"
+
+
+MainWindow::~MainWindow()
+{
+    delete ui;
+}
+
+
+MainWindow::MainWindow(QWidget *parent)
+    : QMainWindow(parent)
+    , ui(new Ui::MainWindow)
+{
+    ui->setupUi(this);
+    serial = new Serial();
+
+    /**/
+    _id_list.clear();
+    _id_list.append(ui->ID1);
+    _id_list.append(ui->ID2);
+    _id_list.append(ui->ID3);
+    _id_list.append(ui->ID4);
+    _id_list.append(ui->ID5);
+    _id_list.append(ui->ID6);
+    _id_list.append(ui->ID7);
+    _id_list.append(ui->ID8);
+    //设定ID设置
+    for( QLineEdit *p : _id_list )
+    {
+        QRegExp RegExp("[1-8]");
+        p->setValidator(new QRegExpValidator(RegExp, this));
+        p->setAttribute(Qt::WA_InputMethodEnabled, false);
+        p->installEventFilter(this);
+        qDebug()<<p->objectName();
+
+        connect(p,&QLineEdit::textEdited,this,[=](const QString &text){
+           qDebug()<<"selection"<<static_cast<QLineEdit*>(sender())->objectName()<<"text"<<text;
+           int sel = _id_list.indexOf(static_cast<QLineEdit*>(sender()));
+           if( sel == -1 ) return;
+           if( text.isEmpty() ) return;
+           sel ++;
+           sel = ( sel >= _id_list.length()) ? 0 : sel;
+           _id_list.at(sel)->setFocus();
+        });
+    }
+
+    //定时触�全选
+    selall_t = new QTimer();
+    connect(selall_t,&QTimer::timeout,this,[=](){
+        if( select != -1 )
+        {
+            _id_list.at(select)->selectAll();
+        }
+        selall_t->stop();
+    });
+
+    waitdown_t = new QTimer();
+    connect(waitdown_t,&QTimer::timeout,this,[=](){
+        this->on_BT_SV_clicked(true);
+        waitdown_t->stop();
+    });
+
+
+    /**/
+    _id_tg_list.clear();
+    _id_tg_list.append(ui->ID1_TG);
+    _id_tg_list.append(ui->ID2_TG);
+    _id_tg_list.append(ui->ID3_TG);
+    _id_tg_list.append(ui->ID4_TG);
+    _id_tg_list.append(ui->ID5_TG);
+    _id_tg_list.append(ui->ID6_TG);
+    _id_tg_list.append(ui->ID7_TG);
+    _id_tg_list.append(ui->ID8_TG);
+
+    _id_tg_list.append(ui->ID1_TG_mul);
+    _id_tg_list.append(ui->ID2_TG_mul);
+    _id_tg_list.append(ui->ID3_TG_mul);
+    _id_tg_list.append(ui->ID4_TG_mul);
+    _id_tg_list.append(ui->ID5_TG_mul);
+    _id_tg_list.append(ui->ID6_TG_mul);
+    _id_tg_list.append(ui->ID7_TG_mul);
+    _id_tg_list.append(ui->ID8_TG_mul);
+
+    _id_tg_list.append(ui->LB_H);
+    _id_tg_list.append(ui->LB_L);
+    _id_tg_list.append(ui->LB_MT_TIME);
+
+    _id_tg_slider_list.clear();
+    _id_tg_slider_list.append(ui->SL1);
+    _id_tg_slider_list.append(ui->SL2);
+    _id_tg_slider_list.append(ui->SL3);
+    _id_tg_slider_list.append(ui->SL4);
+    _id_tg_slider_list.append(ui->SL5);
+    _id_tg_slider_list.append(ui->SL6);
+    _id_tg_slider_list.append(ui->SL7);
+    _id_tg_slider_list.append(ui->SL8);
+
+    _id_tg_slider_list.append(ui->SL1_mul);
+    _id_tg_slider_list.append(ui->SL2_mul);
+    _id_tg_slider_list.append(ui->SL3_mul);
+    _id_tg_slider_list.append(ui->SL4_mul);
+    _id_tg_slider_list.append(ui->SL5_mul);
+    _id_tg_slider_list.append(ui->SL6_mul);
+    _id_tg_slider_list.append(ui->SL7_mul);
+    _id_tg_slider_list.append(ui->SL8_mul);
+
+    _id_tg_slider_list.append(ui->SL_H);
+    _id_tg_slider_list.append(ui->SL_L);
+    _id_tg_slider_list.append(ui->SL_MT_TIME);
+
+    //关�滑�和输入框
+    for(int i=0;i<_id_tg_slider_list.length();i++)
+    {
+        QRegExp RegExp("[0-9]+");
+        _id_tg_list[i]->setValidator(new QRegExpValidator(RegExp, this));
+        _id_tg_list[i]->setAttribute(Qt::WA_InputMethodEnabled, false);
+        _id_tg_list[i]->installEventFilter(this);
+        qDebug()<<_id_tg_list[i]->objectName();
+
+        connect(_id_tg_list[i],&QLineEdit::textEdited,this,[=](const QString &text){
+           TextSetFlag1 = true;
+           _id_tg_slider_list[i]->setValue(text.toInt());
+        });
+
+        connect(_id_tg_slider_list[i],&QSlider::valueChanged,this,[=](int value){
+            if(TextSetFlag1 == true){
+                TextSetFlag1 = false;
+                return;
+            }
+           _id_tg_list[i]->setText(QString::number(value));
+        });
+    }
+
+    //一次性全更改
+    QRegExp RegExp("[0-9]+");
+    ui->ALL_TG->setValidator(new QRegExpValidator(RegExp, this));
+    ui->ALL_TG->setAttribute(Qt::WA_InputMethodEnabled, false);
+    ui->ALL_TG->installEventFilter(this);
+    connect(ui->ALL_TG,&QLineEdit::editingFinished,this,[=](){
+        if(ui->ALL_TG->text().isEmpty())return;
+        int temp = ui->ALL_TG->text().toInt();
+        for(int i=0;i<8;i++)
+        {
+            _id_tg_slider_list[i]->setValue(temp);
+        }
+        for(int i=0;i<8;i++)
+        {
+            _id_tg_list[i]->setText(QString::number(temp));
+        }
+        ui->ALL_TG->clear();
+    });
+
+    //选择框
+    connect(ui->CK_en_mute,&QCheckBox::stateChanged,this,[=](int state){
+        qDebug()<<"checkBox"<<QString::number(state);
+        if(0 != state){
+            ui->CK_en_SSO->setEnabled(true);
+            ui->LB_MT_TIME->setEnabled(true);
+            ui->SL_MT_TIME->setEnabled(true);
+            ui->label_16->setEnabled(true);
+            ui->label_17->setEnabled(true);
+        }
+        else
+        {
+            ui->CK_en_SSO->setEnabled(false);
+            ui->LB_MT_TIME->setEnabled(false);
+            ui->SL_MT_TIME->setEnabled(false);
+            ui->label_16->setEnabled(false);
+            ui->label_17->setEnabled(false);
+        }
+    });
+
+    //串��显示
+    ScanCom();
+    connect(ui->COM_LB,&ClickedComboBox::clicked,this,&MainWindow::ScanCom);
+
+    //串�回传状�
+    connect(serial,&Serial::serialMessage,this,[=](QString text){
+        ui->LB_Log->setText(text);
+    });
+
+    connect(serial,&Serial::serialCplt,this,[=](bool state){
+        DispResult(state);
+        EnableButton(true);
+    });
+
+
+    connect(serial,&Serial::serialData,this,&MainWindow::PutUiData);
+
+    QLocale locale;
+
+    if(locale.language() != QLocale::Chinese){
+        ui->pushButton_2->setText("Download taiko force settings");
+        ui->pushButton->setText("Download taiko 12th settings");
+    }
+
+}
+
+
+bool MainWindow::eventFilter(QObject *watched, QEvent *event)
+{
+    if (event->type()==QEvent::FocusIn)
+    {
+        bool select_flag = false;
+        for( QLineEdit *p : _id_list )
+        {
+            if( watched == p )
+            {
+                qDebug()<<"Focus"<<watched->objectName();
+                select = _id_list.indexOf(p);
+                select_flag = true;
+                selall_t->start(10);
+            }
+        }
+        if( select_flag == false )
+        {
+            select = -1;
+        }
+    }
+    return QWidget::eventFilter(watched,event);
+}
+
+
+void MainWindow::EnableButton(bool state)
+{
+    qDebug()<<"set button"<<state;
+    ui->BT_UP->setEnabled(state);
+    ui->BT_DN->setEnabled(state);
+    ui->BT_SV->setEnabled(state);
+    ui->COM_LB->setEnabled(state);
+}
+
+bool MainWindow::CheckCom(void)
+{
+    qDebug()<<"COM number:"<<ui->COM_LB->count();
+    if(ui->COM_LB->currentText() == "无串�")
+    {
+        return true;
+    }
+    return false;
+}
+
+void MainWindow::on_BT_UP_clicked(bool checked)
+{
+    QByteArray arreyTemp;
+    Q_UNUSED(checked)
+    qDebug()<<"Upload Button";
+    ui->LB_Log->setText("连接"+ui->COM_LB->currentText());
+    if(CheckCom())return;
+
+    arreyTemp.clear();
+    arreyTemp.append(char(0x2B));
+    serial->AddToList(quint8(ui->comboBox->currentIndex() | CMD_ACK_DEF_SET) ,arreyTemp);
+
+    if(serial->SerialStart(ui->COM_LB->itemData(ui->COM_LB->currentIndex()).toString()))
+        EnableButton(false);
+
+    ui->LB_Log_2->clear();
+}
+
+void MainWindow::on_BT_DN_clicked(bool checked)
+{
+    QByteArray arreyTemp;
+    Q_UNUSED(checked)
+    qDebug()<<"Download Button";
+    ui->LB_Log->setText("连接"+ui->COM_LB->currentText());
+    if(CheckCom())return;
+
+    arreyTemp.clear();
+    arreyTemp.append(GetUiData());
+    if(arreyTemp.length() == 0)
+    {
+        return;
+    }
+    serial->AddToList(CMD_SEND_SET ,arreyTemp);
+
+    if(serial->SerialStart(ui->COM_LB->itemData(ui->COM_LB->currentIndex()).toString()))
+        EnableButton(false);
+
+    ui->LB_Log_2->clear();
+}
+
+void MainWindow::on_BT_SV_clicked(bool checked)
+{
+    QByteArray arreyTemp;
+    Q_UNUSED(checked)
+    qDebug()<<"Save Button";
+    ui->LB_Log->setText("连接"+ui->COM_LB->currentText());
+    if(CheckCom())return;
+
+    arreyTemp.clear();
+    arreyTemp.append(GetUiData());
+    serial->AddToList(CMD_SEND_SET ,arreyTemp);
+
+    arreyTemp.clear();
+    arreyTemp.append(char(0x2B));
+    if(arreyTemp.length() == 0)
+    {
+        return;
+    }
+    serial->AddToList(CMD_SYS_SAVE ,arreyTemp);
+    serial->AddToList(CMD_SYS_RESET ,arreyTemp);
+
+    if(serial->SerialStart(ui->COM_LB->itemData(ui->COM_LB->currentIndex()).toString()))
+        EnableButton(false);
+
+    ui->LB_Log_2->clear();
+}
+
+void MainWindow::ScanCom(void)
+{
+    ui->COM_LB->clear();
+    QList<QSerialPortInfo>  infos = QSerialPortInfo::availablePorts();
+
+    if(infos.isEmpty())
+    {
+        ui->COM_LB->addItem("无串�");
+        ui->COM_LB->setCurrentIndex(0);
+        return;
+    }
+
+    foreach (QSerialPortInfo info, infos)
+    {
+        ui->COM_LB->addItem(info.portName()+" "+info.description(),info.portName());
+    }
+
+    for(int i = 0; i < ui->COM_LB->count(); i++)
+    {
+        QString temp = ui->COM_LB->itemText(i);
+        temp.replace("CH340","");
+        if(temp != ui->COM_LB->itemText(i)){
+            ui->COM_LB->setCurrentIndex(i);
+        }
+    }
+}
+
+
+
+void MainWindow::PutUiData(quint8 cmd,QByteArray array)
+{
+    if((cmd & 0xF0) != 0xB0 || array.length() != 48)return;
+    qDebug()<<"Get UI Data";
+
+    quint16 temp0;
+
+    //Get H and L
+    temp0 = quint8(array[0]);
+    ui->SL_H->setValue(temp0);
+    ui->LB_H->setText(QString ::number (temp0));
+
+    temp0 = quint8(array[1]);
+    ui->SL_L->setValue(temp0);
+    ui->LB_L->setText(QString ::number (temp0));
+
+    qDebug()<<"Set H="<<ui->LB_H->text()<<" L="<<ui->LB_L->text();
+
+
+    //Get id trigger mul
+    for(int i=0;i<8;i++)
+    {
+        _id_list[i]->setText(QString ::number (array[2+i]+1));
+
+        temp0 = quint8(array[22+2*i]) + quint8(array[23+2*i])*256;
+
+        _id_tg_slider_list[i]->setValue(temp0);
+        _id_tg_list[i]->setText(QString ::number (temp0));
+
+        temp0 = quint8(array[10+i]);
+
+        _id_tg_slider_list[8+i]->setValue(temp0);
+        _id_tg_list[8+i]->setText(QString ::number (temp0));
+
+        qDebug()<<"Set ID="<<_id_list[i]->text()<<" value="<<_id_tg_list[i]->text()\
+               <<"MUL="<<_id_tg_list[8+i]->text();
+    }
+
+    //Get Mul set
+    temp0 = quint16(array[19]);
+    ui->CK_en_SSO->setChecked(temp0 != 0);
+
+    temp0 = quint16(array[18]);
+    ui->CK_en_mute->setChecked(temp0 != 0);
+
+    temp0 = quint16(array[20]);
+    ui->SL_MT_TIME->setValue(temp0);
+    ui->LB_MT_TIME->setText(QString ::number (temp0));
+
+    qDebug()<<"Set Mute EN="<<ui->CK_en_mute->isChecked()\
+           <<" SSO="<<ui->CK_en_mute->isChecked()\
+          <<" Time="<<ui->LB_MT_TIME->text();
+
+    DataOK = true;
+}
+
+
+
+QByteArray MainWindow::GetUiData(void)
+{
+    QByteArray SendData;
+    quint16 temp0,temp1;
+
+    SendData.clear();
+
+    if(CheckUIData())
+    {
+        DispResult(false);
+        return SendData;
+    }
+
+    temp0 = quint16(ui->LB_H->text().toUInt());
+    temp1 = quint16(ui->LB_L->text().toUInt());
+    SendData.append(char(temp0 & 0xFF));    //Hi
+    SendData.append(char(temp1 & 0xFF));    //Lo
+
+    //ID
+    for(quint8 i=0;i<8;i++)
+    {
+        temp0 = quint16(_id_list[i]->text().toUInt() - 1);
+        SendData.append(char(temp0&0xFF));
+    }
+
+    //MUL
+    for(quint8 i=0;i<8;i++)
+    {
+        temp0 = quint16(_id_tg_list[8+i]->text().toUInt());
+        SendData.append(char(temp0&0xFF));
+    }
+
+    //MuteEN
+    temp0 = ui->CK_en_mute->isChecked() == true;
+    SendData.append(char(temp0&0xFF));
+
+    //SSO_EN
+    temp0 = ui->CK_en_SSO->isChecked() == true;
+    SendData.append(char(temp0&0xFF));
+
+
+    //Mute Time
+    temp0 = quint16(ui->LB_MT_TIME->text().toUInt());
+    SendData.append(char(temp0&0xFF));
+
+    SendData.append(char(0xCC));
+
+    //Trigger
+    for(quint8 i=0;i<8;i++)
+    {
+        temp0 = quint16(_id_tg_list[i]->text().toUInt());
+        SendData.append(char(temp0&0xFF));
+        SendData.append(char((temp0>>8)&0xFF));
+    }
+
+
+    //Flush data
+    for(quint8 i=0;i<10;i++)
+    {
+        SendData.append(char(0xCC));
+    }
+
+    qDebug()<<"Length = "<<SendData.length();
+
+    return SendData;
+}
+
+void MainWindow::DispResult(bool state)
+{
+    if(state)
+    {
+        ui->LB_Log_2->setStyleSheet("color:green;");
+        ui->LB_Log_2->setText("Success");
+    }
+    else
+    {
+        ui->LB_Log_2->setStyleSheet("color:red;");
+        ui->LB_Log_2->setText("Failed");
+    }
+}
+
+bool MainWindow::CheckUIData(void)
+{
+    //Check ID Num
+    for(quint8 i=0;i<8;i++){
+      quint8 count = 0;
+      for(quint8 j=0;j<8;j++){
+        if(quint16(_id_list[j]->text().toUInt() - 1) == i)count++;
+      }
+      if(count != 1)
+      {
+          //data err
+          qDebug()<<"ID="<<i+1<<" count="<<count;
+          ui->LB_Log->setText("ID=1 to 8");
+          return true;
+      }
+    }
+
+    //Check mul
+    for(quint16 i=0;i<8;i++)
+    {
+        if(_id_tg_list[i+8]->text().toUInt() > 255)
+        {
+            //data err
+            ui->LB_Log->setText("MUL=0~255");
+            return true;
+        }
+    }
+
+    //check H and L
+    quint16 temp0 = quint16(ui->LB_H->text().toUInt());
+    quint16 temp1 = quint16(ui->LB_L->text().toUInt());
+    if(temp0 > 50 || temp0 < 2 || temp1 > 50 || temp1 < 2)
+    {
+        //data err
+        ui->LB_Log->setText("H or L=2~50");
+        return true;
+    }
+
+    //Check mute time
+    if(ui->LB_MT_TIME->text().toUInt() > 50)// || ui->LB_MT_TIME->text().toUInt() < 1)
+    {
+        //data err
+        ui->LB_Log->setText("Time=0~50");
+        return true;
+    }
+
+    return false;
+}
+
+
+
+void MainWindow::on_BT_ClearMul_clicked(bool checked)
+{
+    Q_UNUSED(checked)
+    qDebug()<<"ClearMul Button";
+    ui->SL1_mul->setValue(100);
+    ui->SL2_mul->setValue(100);
+    ui->SL3_mul->setValue(100);
+    ui->SL4_mul->setValue(100);
+    ui->SL5_mul->setValue(100);
+    ui->SL6_mul->setValue(100);
+    ui->SL7_mul->setValue(100);
+    ui->SL8_mul->setValue(100);
+
+    ui->ID1_TG_mul->setText("100");
+    ui->ID2_TG_mul->setText("100");
+    ui->ID3_TG_mul->setText("100");
+    ui->ID4_TG_mul->setText("100");
+    ui->ID5_TG_mul->setText("100");
+    ui->ID6_TG_mul->setText("100");
+    ui->ID7_TG_mul->setText("100");
+    ui->ID8_TG_mul->setText("100");
+}
+
+
+void MainWindow::on_pushButton_2_clicked()
+{
+    //大力鼓
+    ui->ID1->setText("1");
+    ui->ID2->setText("4");
+    ui->ID3->setText("2");
+    ui->ID4->setText("3");
+    ui->ID5->setText("5");
+    ui->ID6->setText("8");
+    ui->ID7->setText("6");
+    ui->ID8->setText("7");
+
+    for(int i=0;i<8;i++)
+    {
+        _id_tg_slider_list[i]->setValue(15);
+        _id_tg_list[i]->setText(QString::number(15));
+    }
+    on_BT_ClearMul_clicked(NULL);
+
+    ui->SL_H->setValue(3);
+    ui->LB_H->setText(QString::number(3));
+    ui->SL_L->setValue(3);
+    ui->LB_L->setText(QString::number(3));
+    ui->CK_en_mute->setCheckState(Qt::Checked);
+    ui->CK_en_SSO->setCheckState(Qt::Checked);
+    ui->SL_MT_TIME->setValue(12);
+    ui->LB_MT_TIME->setText(QString::number(12));
+
+    ScanCom();
+
+    QString temp = ui->COM_LB->currentText();
+    temp.replace("CH340","");
+    if(temp == ui->COM_LB->currentText()){
+        for(int i = 0; i < ui->COM_LB->count(); i++)
+        {
+            temp = ui->COM_LB->itemText(i);
+            temp.replace("CH340","");
+            if(temp != ui->COM_LB->itemText(i)){
+                ui->COM_LB->setCurrentIndex(i);
+            }
+        }
+    }
+
+    waitdown_t->start(20);
+
+}
+
+
+
+void MainWindow::on_pushButton_clicked()
+{
+    //街机鼓
+    ui->ID1->setText("5");
+    ui->ID2->setText("6");
+    ui->ID3->setText("7");
+    ui->ID4->setText("8");
+    ui->ID5->setText("1");
+    ui->ID6->setText("2");
+    ui->ID7->setText("3");
+    ui->ID8->setText("4");
+
+    for(int i=0;i<8;i++)
+    {
+        _id_tg_slider_list[i]->setValue(15);
+        _id_tg_list[i]->setText(QString::number(15));
+    }
+    on_BT_ClearMul_clicked(NULL);
+
+    ui->SL_H->setValue(3);
+    ui->LB_H->setText(QString::number(3));
+    ui->SL_L->setValue(3);
+    ui->LB_L->setText(QString::number(3));
+    ui->CK_en_mute->setCheckState(Qt::Checked);
+    ui->CK_en_SSO->setCheckState(Qt::Checked);
+    ui->SL_MT_TIME->setValue(12);
+    ui->LB_MT_TIME->setText(QString::number(12));
+
+    ScanCom();
+
+    QString temp = ui->COM_LB->currentText();
+    temp.replace("CH340","");
+    if(temp == ui->COM_LB->currentText()){
+        for(int i = 0; i < ui->COM_LB->count(); i++)
+        {
+            temp = ui->COM_LB->itemText(i);
+            temp.replace("CH340","");
+            if(temp != ui->COM_LB->itemText(i)){
+                ui->COM_LB->setCurrentIndex(i);
+            }
+        }
+    }
+
+    waitdown_t->start(20);
+
+
+}
+
+
+///////////////////////////////////////////////////////////////////////////////////////////////
+///
+///
+///
+///
+///////////////////////////////////////////////////////////////////////////////////////////////
+
+
+
+
+Serial::Serial(void)
+{
+    _sendTimer = new QTimer;
+    _serial = new QSerialPort;
+
+    SendList.clear();
+
+    connect(_serial,&QSerialPort::errorOccurred,this,[=](QSerialPort::SerialPortError error){
+        if( error == QSerialPort::ResourceError)
+        {
+            qDebug()<<"errorOccurred";
+            SerialAbrot();
+            emit serialMessage("连接失败");
+        }
+    },Qt::AutoConnection);
+
+    connect(_sendTimer,&QTimer::timeout,this,&Serial::SendFream);
+
+    connect(_serial,&QSerialPort::readyRead,this,&Serial::serialRead);
+
+
+}
+
+
+void Serial::SerialPortConnect(bool state)
+{
+    if(_serial->isOpen()){
+        if(state == false)
+        {
+            qDebug()<<"Seria Close";
+            _serial->close();
+            emit serialMessage("Stop");
+            SerialState = false;
+        }
+    }
+    else
+    {
+        if(state == true)
+        {
+            qDebug()<<"Seria Opening";
+            _serial->setBaudRate(38400,QSerialPort::AllDirections);
+            _serial->setDataBits(QSerialPort::Data8);
+            _serial->setFlowControl(QSerialPort::NoFlowControl);
+            _serial->setParity(QSerialPort::NoParity);
+            _serial->setStopBits(QSerialPort::OneStop);
+            _serial->setPortName(PortName);
+            if( !_serial->open(QIODevice::ReadWrite))
+            {
+                emit serialMessage("连接失败");
+                SerialAbrot();
+                return ;
+            }
+            _serial->clear();
+            emit serialMessage("Running");
+        }
+    }
+}
+
+bool Serial::SerialStart(QString text)
+{
+    if(SendList.isEmpty())return 0;
+    PortName = text;
+    qDebug()<<text;
+    SerialPortConnect(true);
+    if(!_serial->isOpen())return 0;
+
+    _sendTimer->start(500);
+    return 1;
+}
+
+
+void Serial::SendFream(void)
+{
+    if(!SendList.isEmpty())
+    {
+        QString datastr;
+        for(char data : SendList.first().Data)
+        {
+            datastr.append(QString("%1 ").arg(0xFF&data,2,16,QLatin1Char('0')));
+        }
+        qDebug()<<"[T]Send"<<SendList.first().count<<SendList.first().times<<datastr;
+
+
+        if(SendList.first().count < 1)
+        {
+            if(quint8(SendList.first().Data[0]) == CMD_SYS_RESET){
+                RecData.clear();
+                SendList.removeFirst();
+                if(SendList.isEmpty())
+                {
+                    qDebug()<<"CMD_SYS_RESET at END";
+                    SerialPortConnect(false);
+                    _sendTimer->stop();
+                    emit serialCplt(true);
+                }
+                else
+                {
+                    _serial->write(SendList.first().Data);
+                    _sendTimer->start(SendList.first().times);
+                }
+
+            }
+            else
+            {
+                qDebug()<<"TimeOut";
+                SerialAbrot();
+            }
+        }
+        else
+        {
+            RecData.clear();
+            SendList.first().count--;
+            _serial->write(SendList.first().Data);
+            _sendTimer->start(SendList.first().times);
+            SerialState = true;
+        }
+    }
+    else
+    {
+        qDebug()<<"List Empty";
+        SerialAbrot();
+    }
+}
+
+void Serial::AddToList(quint8 cmd,QByteArray array)
+{
+    struct SendPack_DEF Temp;
+    quint16 CrcTemp;
+
+    if(cmd == CMD_SYS_RESET){
+        Temp.count = 2;
+        Temp.times = 200;
+    }
+    else
+    {
+        Temp.count = 10;
+        Temp.times = 1000;
+    }
+    Temp.Data.append(char(cmd));
+    Temp.Data.append(array);
+
+    //crc
+    CrcTemp = CRCCheck(Temp.Data);
+    Temp.Data.append(char(CrcTemp>>8));
+    Temp.Data.append(char(CrcTemp));
+
+    SendList.append(Temp);
+}
+
+
+
+
+quint16 Serial::CRCCheck(QByteArray data){
+    quint16 tempCrcHigh = 0xFF;
+    quint16 tempCrcLow = 0xFF;
+    quint16 tempIndex = 0;
+
+    const quint16 CRCVALUE[256]=
+    {
+        0x0000,0xC1C0,0x81C1,0x4001,0x01C3,0xC003,0x8002,0x41C2,0x01C6,0xC006,0x8007,0x41C7,
+        0x0005,0xC1C5,0x81C4,0x4004,0x01CC,0xC00C,0x800D,0x41CD,0x000F,0xC1CF,0x81CE,0x400E,
+        0x000A,0xC1CA,0x81CB,0x400B,0x01C9,0xC009,0x8008,0x41C8,0x01D8,0xC018,0x8019,0x41D9,
+        0x001B,0xC1DB,0x81DA,0x401A,0x001E,0xC1DE,0x81DF,0x401F,0x01DD,0xC01D,0x801C,0x41DC,
+        0x0014,0xC1D4,0x81D5,0x4015,0x01D7,0xC017,0x8016,0x41D6,0x01D2,0xC012,0x8013,0x41D3,
+        0x0011,0xC1D1,0x81D0,0x4010,0x01F0,0xC030,0x8031,0x41F1,0x0033,0xC1F3,0x81F2,0x4032,
+        0x0036,0xC1F6,0x81F7,0x4037,0x01F5,0xC035,0x8034,0x41F4,0x003C,0xC1FC,0x81FD,0x403D,
+        0x01FF,0xC03F,0x803E,0x41FE,0x01FA,0xC03A,0x803B,0x41FB,0x0039,0xC1F9,0x81F8,0x4038,
+        0x0028,0xC1E8,0x81E9,0x4029,0x01EB,0xC02B,0x802A,0x41EA,0x01EE,0xC02E,0x802F,0x41EF,
+        0x002D,0xC1ED,0x81EC,0x402C,0x01E4,0xC024,0x8025,0x41E5,0x0027,0xC1E7,0x81E6,0x4026,
+        0x0022,0xC1E2,0x81E3,0x4023,0x01E1,0xC021,0x8020,0x41E0,0x01A0,0xC060,0x8061,0x41A1,
+        0x0063,0xC1A3,0x81A2,0x4062,0x0066,0xC1A6,0x81A7,0x4067,0x01A5,0xC065,0x8064,0x41A4,
+        0x006C,0xC1AC,0x81AD,0x406D,0x01AF,0xC06F,0x806E,0x41AE,0x01AA,0xC06A,0x806B,0x41AB,
+        0x0069,0xC1A9,0x81A8,0x4068,0x0078,0xC1B8,0x81B9,0x4079,0x01BB,0xC07B,0x807A,0x41BA,
+        0x01BE,0xC07E,0x807F,0x41BF,0x007D,0xC1BD,0x81BC,0x407C,0x01B4,0xC074,0x8075,0x41B5,
+        0x0077,0xC1B7,0x81B6,0x4076,0x0072,0xC1B2,0x81B3,0x4073,0x01B1,0xC071,0x8070,0x41B0,
+        0x0050,0xC190,0x8191,0x4051,0x0193,0xC053,0x8052,0x4192,0x0196,0xC056,0x8057,0x4197,
+        0x0055,0xC195,0x8194,0x4054,0x019C,0xC05C,0x805D,0x419D,0x005F,0xC19F,0x819E,0x405E,
+        0x005A,0xC19A,0x819B,0x405B,0x0199,0xC059,0x8058,0x4198,0x0188,0xC048,0x8049,0x4189,
+        0x004B,0xC18B,0x818A,0x404A,0x004E,0xC18E,0x818F,0x404F,0x018D,0xC04D,0x804C,0x418C,
+        0x0044,0xC184,0x8185,0x4045,0x0187,0xC047,0x8046,0x4186,0x0182,0xC042,0x8043,0x4183,
+        0x0041,0xC181,0x8180,0x4040,
+    };
+
+    for(char _data : data){
+        tempIndex = tempCrcLow ^ (quint16(_data) & 0xFF);
+        tempCrcLow = tempCrcHigh ^ (CRCVALUE[tempIndex] >>8);
+        tempCrcHigh = CRCVALUE[tempIndex] & 0xff;
+    }
+    return (tempCrcHigh | quint16(tempCrcLow<<8));
+}
+
+
+quint8 Serial::DataLen(quint8 cmd)
+{
+    switch(cmd)
+    {
+
+    case CMD_SYS_RESET:
+        return 0;
+
+    default:
+    case CMD_FAULT:
+    case CMD_SYS_SAVE:
+    case CMD_ACK:
+    case CMD_SEND_SET:
+    case CMD_CALL_DEF:
+        return 4;
+
+    case CMD_DEBUG_LOG:
+        return 19;
+
+    case CMD_ACK_DEF_SET:
+    case CMD_ACK_SAVE_SET:
+    case CMD_ACK_NOW_SET:
+        return 51;
+
+    }
+}
+
+quint8 Serial::DataCalc(quint8 cmd,QByteArray array)
+{
+    switch(cmd)
+    {
+    default:
+    case CMD_FAULT:
+        return 2;
+
+    case CMD_SYS_RESET:
+        return 0;
+
+    case CMD_DEBUG_LOG:
+        if(array.length() == DataLen(cmd) - 3)
+        {
+            return 0;
+        }
+        else
+        {
+            return 2;
+        }
+
+    case CMD_ACK_DEF_SET:
+    case CMD_ACK_SAVE_SET:
+    case CMD_ACK_NOW_SET:
+        if(array.length() == DataLen(cmd) - 3)
+        {
+            return 0;
+        }
+        else
+        {
+            return 2;
+        }
+
+    case CMD_SYS_SAVE:
+        if(quint8(array[0]) != 0)
+        {
+            return 0;
+        }
+        else
+        {
+            return 1;
+        }
+
+    case CMD_ACK:
+    case CMD_SEND_SET:
+    case CMD_CALL_DEF:
+        if(quint8(array[0]) != 0)
+        {
+            return 0;
+        }
+        else
+        {
+            return 2;
+        }
+    }
+
+}
+
+void Serial::serialRead(void)
+{
+
+    RecData.append(_serial->readAll());
+    if( SendList.isEmpty() || SerialState == false)
+    {
+        qDebug()<<"Empty and Rec"<<RecData.data();
+        RecData.clear();
+        return;
+    }
+
+    //获�当���的cmd
+    quint8 cmd = quint8(SendList.first().Data.at(0)&0xff);
+    for(int i=0;i<RecData.length();i++)
+    {
+        if( quint8(RecData[0]) != quint8(SendList.first().Data.at(0)&0xff))
+        {
+            qDebug()<<"Error Head"<<quint8(RecData[0]);
+            if(RecData.length() > 1)
+                RecData = RecData.right(RecData.length()-1);
+            else
+                RecData.clear();
+        }
+        else
+            break;
+    }
+
+
+    int len = DataLen(cmd);
+    if( RecData.length() < len )
+    {
+//        qDebug()<<"Wait for reviced now "<<RecData.length();
+        return;
+    }
+
+    quint16 crcdata = CRCCheck(RecData.left(len-2));
+    if(((RecData.at(len-2)&0xff) != (quint8(crcdata >> 8)&0xff))||(( RecData.at(len-1)&0xff) != quint8(crcdata & 0x00ff )))
+    {
+        qDebug()<<"[E]Revice crc is error"<<QString("crc is %1 %2,should be %3 %4")\
+                  .arg(RecData.at(len-2)&0xff,2,16,QLatin1Char('0'))\
+                  .arg(RecData.at(len-1)&0xff,2,16,QLatin1Char('0'))\
+                  .arg((crcdata>>8)&0xff,2,16,QLatin1Char('0'))\
+                  .arg(crcdata&0xff,2,16,QLatin1Char('0'));
+
+        RecData.clear();
+        return;
+    }
+    qDebug()<<"CRC OK";
+
+    cmd = quint8(RecData.at(0)&0xff);
+    QByteArray reviced_array = RecData.mid(1,len-3);
+
+    QString datastr;
+    for(char data : reviced_array)
+    {
+        datastr.append(QString("%1 ").arg(0xFF&data,2,16,QLatin1Char('0')));
+    }
+    qDebug()<<"[R]Revice data is "<<datastr;
+
+    if(2 == DataCalc(cmd,reviced_array))
+    {
+        qDebug()<<"Data False Stop";
+        SerialAbrot();
+        return;
+    }
+    else if(1 == DataCalc(cmd,reviced_array))
+    {
+        qDebug()<<"Data False Continue";
+        return;
+    }
+
+    SendList.removeFirst();
+    emit serialData(cmd,reviced_array);
+
+    //接收完全了
+    if( SendList.isEmpty())
+    {
+        SerialPortConnect(false);
+        _sendTimer->stop();
+        RecData.clear();
+        SendList.clear();
+        emit serialCplt(true);
+        _sendTimer->stop();
+    }
+}
+
+
+
+void Serial::SerialAbrot(void)
+{
+    qDebug()<<"Abrot Send";
+
+    SerialPortConnect(false);
+    _sendTimer->stop();
+    RecData.clear();
+    SendList.clear();
+    emit serialCplt(false);
+}
+
+
diff --git a/QT-APP/APP1_Taiko_IO_Setting/mainwindow.h b/QT-APP/APP1_Taiko_IO_Setting/mainwindow.h
new file mode 100644
index 0000000..786303b
--- /dev/null
+++ b/QT-APP/APP1_Taiko_IO_Setting/mainwindow.h
@@ -0,0 +1,140 @@
+#ifndef MAINWINDOW_H
+#define MAINWINDOW_H
+
+#include <QMainWindow>
+
+#include <QSerialPort>
+#include <QSerialPortInfo>
+#include "QIntValidator"
+#include <QLineEdit>
+#include <QCheckBox>
+#include <QPushButton>
+#include <QSlider>
+#include <QTimer>
+#include <QThread>
+#include <QList>
+
+#include <QLocale>
+
+
+#define CMD_FAULT             0x10
+#define CMD_ACK               0x20
+
+#define CMD_SYS_RESET         0xA0
+#define CMD_SYS_SAVE          0xA1
+
+#define CMD_ACK_DEF_SET       0xB0
+#define CMD_ACK_SAVE_SET      0xB1
+#define CMD_ACK_NOW_SET       0xB2
+
+#define CMD_SEND_SET          0xC0
+#define CMD_CALL_DEF          0xC1
+
+#define CMD_DEBUG_LOG         0xD1
+
+
+class Serial;
+
+QT_BEGIN_NAMESPACE
+namespace Ui { class MainWindow; }
+QT_END_NAMESPACE
+
+
+class MainWindow : public QMainWindow
+{
+    Q_OBJECT
+
+public:
+    MainWindow(QWidget *parent = nullptr);
+    ~MainWindow();
+
+    void ScanCom(void);
+    void EnableButton(bool state);
+    void PutUiData(quint8 cmd,QByteArray array);
+    QByteArray GetUiData(void);
+    void DispResult(bool state);
+    void ClearResult(void);
+    bool CheckCom(void);
+    bool CheckUIData(void);
+
+
+
+    QList<QLineEdit *> _id_list;
+    QList<QLineEdit *> _id_tg_list;
+    QList<QSlider *> _id_tg_slider_list;
+    int select = -1;
+    QTimer *selall_t;
+    QTimer *waitdown_t;
+    bool TextSetFlag1 = false;
+    bool DataOK = false;
+    Serial *serial;
+
+
+
+private:
+    Ui::MainWindow *ui;
+
+protected:
+    virtual bool eventFilter(QObject *watched, QEvent *event);
+
+private slots:
+    void on_BT_UP_clicked(bool checked);
+    void on_BT_DN_clicked(bool checked);
+    void on_BT_SV_clicked(bool checked);
+
+    void on_BT_ClearMul_clicked(bool checked);
+    void on_pushButton_2_clicked();
+    void on_pushButton_clicked();
+};
+
+
+
+
+class Serial : public QObject
+{
+    Q_OBJECT
+
+public:
+    Serial();
+    ~Serial(){}
+
+    void SerialPortConnect(bool state);
+    void SerialSend(QString text, bool state);
+    void AddToList(quint8 cmd,QByteArray array);
+    void SerialTimer(void);
+    quint16 CRCCheck(QByteArray data);
+    bool SerialStart(QString text);
+    void SendFream(void);
+    quint8 DataCalc(quint8 cmd,QByteArray array);
+    void SerialAbrot(void);
+    quint8 DataLen(quint8 cmd);
+
+
+    struct SendPack_DEF{
+        QByteArray Data;
+        int count;
+        int times;
+    };
+
+    QSerialPort* _serial;
+    bool SerialState = false;
+    QList<SendPack_DEF> SendList;
+    QTimer* _sendTimer;
+    QString PortName;
+    QByteArray RecData;
+
+signals:
+    void serialCplt(bool state);
+    void serialMessage(QString text);
+    void ackToUi(quint8 cmd,QByteArray array);
+    void serialData(quint8 cmd,QByteArray array);
+
+public slots:
+    void serialRead();
+};
+
+
+
+
+
+#endif // MAINWINDOW_H
diff --git a/QT-APP/APP1_Taiko_IO_Setting/mainwindow.ui b/QT-APP/APP1_Taiko_IO_Setting/mainwindow.ui
new file mode 100644
index 0000000..9201fdd
--- /dev/null
+++ b/QT-APP/APP1_Taiko_IO_Setting/mainwindow.ui
@@ -0,0 +1,2875 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<ui version="4.0">
+ <class>MainWindow</class>
+ <widget class="QMainWindow" name="MainWindow">
+  <property name="enabled">
+   <bool>true</bool>
+  </property>
+  <property name="geometry">
+   <rect>
+    <x>0</x>
+    <y>0</y>
+    <width>940</width>
+    <height>780</height>
+   </rect>
+  </property>
+  <property name="minimumSize">
+   <size>
+    <width>940</width>
+    <height>780</height>
+   </size>
+  </property>
+  <property name="maximumSize">
+   <size>
+    <width>940</width>
+    <height>780</height>
+   </size>
+  </property>
+  <property name="font">
+   <font>
+    <pointsize>20</pointsize>
+    <kerning>true</kerning>
+   </font>
+  </property>
+  <property name="cursor">
+   <cursorShape>ArrowCursor</cursorShape>
+  </property>
+  <property name="mouseTracking">
+   <bool>false</bool>
+  </property>
+  <property name="focusPolicy">
+   <enum>Qt::NoFocus</enum>
+  </property>
+  <property name="acceptDrops">
+   <bool>false</bool>
+  </property>
+  <property name="windowTitle">
+   <string>Taiko IO Setting</string>
+  </property>
+  <property name="windowIcon">
+   <iconset resource="images.qrc">
+    <normaloff>:/new/prefix1/images/icon.png</normaloff>:/new/prefix1/images/icon.png</iconset>
+  </property>
+  <property name="layoutDirection">
+   <enum>Qt::LeftToRight</enum>
+  </property>
+  <widget class="QWidget" name="centralwidget">
+   <layout class="QHBoxLayout" name="horizontalLayout_6">
+    <item>
+     <layout class="QHBoxLayout" name="horizontalLayout_3">
+      <item>
+       <layout class="QVBoxLayout" name="verticalLayout_2">
+        <item>
+         <widget class="QLabel" name="label_2">
+          <property name="minimumSize">
+           <size>
+            <width>0</width>
+            <height>40</height>
+           </size>
+          </property>
+          <property name="maximumSize">
+           <size>
+            <width>16777215</width>
+            <height>40</height>
+           </size>
+          </property>
+          <property name="font">
+           <font>
+            <family>Arial</family>
+            <pointsize>15</pointsize>
+            <kerning>true</kerning>
+           </font>
+          </property>
+          <property name="text">
+           <string>Channel Setting</string>
+          </property>
+         </widget>
+        </item>
+        <item>
+         <layout class="QVBoxLayout" name="verticalLayout">
+          <item>
+           <layout class="QHBoxLayout" name="horizontalLayout_5">
+            <item>
+             <spacer name="horizontalSpacer_17">
+              <property name="orientation">
+               <enum>Qt::Horizontal</enum>
+              </property>
+              <property name="sizeHint" stdset="0">
+               <size>
+                <width>40</width>
+                <height>20</height>
+               </size>
+              </property>
+             </spacer>
+            </item>
+            <item>
+             <spacer name="horizontalSpacer_6">
+              <property name="orientation">
+               <enum>Qt::Horizontal</enum>
+              </property>
+              <property name="sizeHint" stdset="0">
+               <size>
+                <width>40</width>
+                <height>20</height>
+               </size>
+              </property>
+             </spacer>
+            </item>
+            <item>
+             <widget class="QLabel" name="label">
+              <property name="minimumSize">
+               <size>
+                <width>152</width>
+                <height>122</height>
+               </size>
+              </property>
+              <property name="maximumSize">
+               <size>
+                <width>152</width>
+                <height>122</height>
+               </size>
+              </property>
+              <property name="styleSheet">
+               <string notr="true">background-image: url(:/new/prefix1/images/tk.png);</string>
+              </property>
+              <property name="text">
+               <string/>
+              </property>
+             </widget>
+            </item>
+            <item>
+             <spacer name="horizontalSpacer_14">
+              <property name="orientation">
+               <enum>Qt::Horizontal</enum>
+              </property>
+              <property name="sizeHint" stdset="0">
+               <size>
+                <width>40</width>
+                <height>20</height>
+               </size>
+              </property>
+             </spacer>
+            </item>
+            <item>
+             <spacer name="horizontalSpacer_15">
+              <property name="orientation">
+               <enum>Qt::Horizontal</enum>
+              </property>
+              <property name="sizeHint" stdset="0">
+               <size>
+                <width>40</width>
+                <height>20</height>
+               </size>
+              </property>
+             </spacer>
+            </item>
+            <item>
+             <spacer name="horizontalSpacer_16">
+              <property name="orientation">
+               <enum>Qt::Horizontal</enum>
+              </property>
+              <property name="sizeHint" stdset="0">
+               <size>
+                <width>40</width>
+                <height>20</height>
+               </size>
+              </property>
+             </spacer>
+            </item>
+            <item>
+             <spacer name="horizontalSpacer_13">
+              <property name="orientation">
+               <enum>Qt::Horizontal</enum>
+              </property>
+              <property name="sizeHint" stdset="0">
+               <size>
+                <width>40</width>
+                <height>20</height>
+               </size>
+              </property>
+             </spacer>
+            </item>
+            <item>
+             <widget class="QLabel" name="label_20">
+              <property name="sizePolicy">
+               <sizepolicy hsizetype="Preferred" vsizetype="Preferred">
+                <horstretch>0</horstretch>
+                <verstretch>0</verstretch>
+               </sizepolicy>
+              </property>
+              <property name="minimumSize">
+               <size>
+                <width>152</width>
+                <height>122</height>
+               </size>
+              </property>
+              <property name="maximumSize">
+               <size>
+                <width>152</width>
+                <height>122</height>
+               </size>
+              </property>
+              <property name="styleSheet">
+               <string notr="true">background-image: url(:/new/prefix1/images/tk.png);</string>
+              </property>
+              <property name="text">
+               <string/>
+              </property>
+             </widget>
+            </item>
+            <item>
+             <spacer name="horizontalSpacer_18">
+              <property name="orientation">
+               <enum>Qt::Horizontal</enum>
+              </property>
+              <property name="sizeHint" stdset="0">
+               <size>
+                <width>40</width>
+                <height>20</height>
+               </size>
+              </property>
+             </spacer>
+            </item>
+            <item>
+             <spacer name="horizontalSpacer_7">
+              <property name="orientation">
+               <enum>Qt::Horizontal</enum>
+              </property>
+              <property name="sizeHint" stdset="0">
+               <size>
+                <width>40</width>
+                <height>20</height>
+               </size>
+              </property>
+             </spacer>
+            </item>
+           </layout>
+          </item>
+          <item>
+           <layout class="QHBoxLayout" name="horizontalLayout">
+            <property name="spacing">
+             <number>12</number>
+            </property>
+            <property name="sizeConstraint">
+             <enum>QLayout::SetDefaultConstraint</enum>
+            </property>
+            <item>
+             <spacer name="horizontalSpacer_4">
+              <property name="orientation">
+               <enum>Qt::Horizontal</enum>
+              </property>
+              <property name="sizeHint" stdset="0">
+               <size>
+                <width>40</width>
+                <height>20</height>
+               </size>
+              </property>
+             </spacer>
+            </item>
+            <item>
+             <spacer name="horizontalSpacer_10">
+              <property name="orientation">
+               <enum>Qt::Horizontal</enum>
+              </property>
+              <property name="sizeHint" stdset="0">
+               <size>
+                <width>40</width>
+                <height>20</height>
+               </size>
+              </property>
+             </spacer>
+            </item>
+            <item>
+             <widget class="QLineEdit" name="ID1">
+              <property name="minimumSize">
+               <size>
+                <width>30</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="maximumSize">
+               <size>
+                <width>30</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="font">
+               <font>
+                <family>Arial</family>
+                <pointsize>15</pointsize>
+                <kerning>true</kerning>
+               </font>
+              </property>
+              <property name="focusPolicy">
+               <enum>Qt::StrongFocus</enum>
+              </property>
+              <property name="layoutDirection">
+               <enum>Qt::LeftToRight</enum>
+              </property>
+              <property name="text">
+               <string>1</string>
+              </property>
+              <property name="maxLength">
+               <number>1</number>
+              </property>
+              <property name="alignment">
+               <set>Qt::AlignCenter</set>
+              </property>
+             </widget>
+            </item>
+            <item>
+             <widget class="QLineEdit" name="ID2">
+              <property name="minimumSize">
+               <size>
+                <width>30</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="maximumSize">
+               <size>
+                <width>30</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="font">
+               <font>
+                <family>Arial</family>
+                <pointsize>15</pointsize>
+                <kerning>true</kerning>
+               </font>
+              </property>
+              <property name="focusPolicy">
+               <enum>Qt::StrongFocus</enum>
+              </property>
+              <property name="layoutDirection">
+               <enum>Qt::LeftToRight</enum>
+              </property>
+              <property name="text">
+               <string>2</string>
+              </property>
+              <property name="maxLength">
+               <number>1</number>
+              </property>
+              <property name="alignment">
+               <set>Qt::AlignCenter</set>
+              </property>
+             </widget>
+            </item>
+            <item>
+             <widget class="QLineEdit" name="ID3">
+              <property name="minimumSize">
+               <size>
+                <width>30</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="maximumSize">
+               <size>
+                <width>30</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="font">
+               <font>
+                <family>Arial</family>
+                <pointsize>15</pointsize>
+                <kerning>true</kerning>
+               </font>
+              </property>
+              <property name="focusPolicy">
+               <enum>Qt::StrongFocus</enum>
+              </property>
+              <property name="layoutDirection">
+               <enum>Qt::LeftToRight</enum>
+              </property>
+              <property name="text">
+               <string>3</string>
+              </property>
+              <property name="maxLength">
+               <number>1</number>
+              </property>
+              <property name="alignment">
+               <set>Qt::AlignCenter</set>
+              </property>
+             </widget>
+            </item>
+            <item>
+             <widget class="QLineEdit" name="ID4">
+              <property name="minimumSize">
+               <size>
+                <width>30</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="maximumSize">
+               <size>
+                <width>30</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="font">
+               <font>
+                <family>Arial</family>
+                <pointsize>15</pointsize>
+                <kerning>true</kerning>
+               </font>
+              </property>
+              <property name="focusPolicy">
+               <enum>Qt::StrongFocus</enum>
+              </property>
+              <property name="layoutDirection">
+               <enum>Qt::LeftToRight</enum>
+              </property>
+              <property name="text">
+               <string>4</string>
+              </property>
+              <property name="maxLength">
+               <number>1</number>
+              </property>
+              <property name="alignment">
+               <set>Qt::AlignCenter</set>
+              </property>
+             </widget>
+            </item>
+            <item>
+             <spacer name="horizontalSpacer">
+              <property name="orientation">
+               <enum>Qt::Horizontal</enum>
+              </property>
+              <property name="sizeHint" stdset="0">
+               <size>
+                <width>40</width>
+                <height>20</height>
+               </size>
+              </property>
+             </spacer>
+            </item>
+            <item>
+             <spacer name="horizontalSpacer_11">
+              <property name="orientation">
+               <enum>Qt::Horizontal</enum>
+              </property>
+              <property name="sizeHint" stdset="0">
+               <size>
+                <width>40</width>
+                <height>20</height>
+               </size>
+              </property>
+             </spacer>
+            </item>
+            <item>
+             <spacer name="horizontalSpacer_12">
+              <property name="orientation">
+               <enum>Qt::Horizontal</enum>
+              </property>
+              <property name="sizeHint" stdset="0">
+               <size>
+                <width>40</width>
+                <height>20</height>
+               </size>
+              </property>
+             </spacer>
+            </item>
+            <item>
+             <spacer name="horizontalSpacer_8">
+              <property name="orientation">
+               <enum>Qt::Horizontal</enum>
+              </property>
+              <property name="sizeHint" stdset="0">
+               <size>
+                <width>40</width>
+                <height>20</height>
+               </size>
+              </property>
+             </spacer>
+            </item>
+            <item>
+             <widget class="QLineEdit" name="ID5">
+              <property name="minimumSize">
+               <size>
+                <width>30</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="maximumSize">
+               <size>
+                <width>30</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="font">
+               <font>
+                <family>Arial</family>
+                <pointsize>15</pointsize>
+                <kerning>true</kerning>
+               </font>
+              </property>
+              <property name="focusPolicy">
+               <enum>Qt::StrongFocus</enum>
+              </property>
+              <property name="layoutDirection">
+               <enum>Qt::LeftToRight</enum>
+              </property>
+              <property name="text">
+               <string>5</string>
+              </property>
+              <property name="maxLength">
+               <number>1</number>
+              </property>
+              <property name="alignment">
+               <set>Qt::AlignCenter</set>
+              </property>
+             </widget>
+            </item>
+            <item>
+             <widget class="QLineEdit" name="ID6">
+              <property name="minimumSize">
+               <size>
+                <width>30</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="maximumSize">
+               <size>
+                <width>30</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="font">
+               <font>
+                <family>Arial</family>
+                <pointsize>15</pointsize>
+                <kerning>true</kerning>
+               </font>
+              </property>
+              <property name="focusPolicy">
+               <enum>Qt::StrongFocus</enum>
+              </property>
+              <property name="layoutDirection">
+               <enum>Qt::LeftToRight</enum>
+              </property>
+              <property name="text">
+               <string>6</string>
+              </property>
+              <property name="maxLength">
+               <number>1</number>
+              </property>
+              <property name="alignment">
+               <set>Qt::AlignCenter</set>
+              </property>
+             </widget>
+            </item>
+            <item>
+             <widget class="QLineEdit" name="ID7">
+              <property name="minimumSize">
+               <size>
+                <width>30</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="maximumSize">
+               <size>
+                <width>30</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="font">
+               <font>
+                <family>Arial</family>
+                <pointsize>15</pointsize>
+                <kerning>true</kerning>
+               </font>
+              </property>
+              <property name="focusPolicy">
+               <enum>Qt::StrongFocus</enum>
+              </property>
+              <property name="layoutDirection">
+               <enum>Qt::LeftToRight</enum>
+              </property>
+              <property name="text">
+               <string>7</string>
+              </property>
+              <property name="maxLength">
+               <number>1</number>
+              </property>
+              <property name="alignment">
+               <set>Qt::AlignCenter</set>
+              </property>
+             </widget>
+            </item>
+            <item>
+             <widget class="QLineEdit" name="ID8">
+              <property name="minimumSize">
+               <size>
+                <width>30</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="maximumSize">
+               <size>
+                <width>30</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="font">
+               <font>
+                <family>Arial</family>
+                <pointsize>15</pointsize>
+                <kerning>true</kerning>
+               </font>
+              </property>
+              <property name="focusPolicy">
+               <enum>Qt::StrongFocus</enum>
+              </property>
+              <property name="layoutDirection">
+               <enum>Qt::LeftToRight</enum>
+              </property>
+              <property name="text">
+               <string>8</string>
+              </property>
+              <property name="maxLength">
+               <number>1</number>
+              </property>
+              <property name="alignment">
+               <set>Qt::AlignCenter</set>
+              </property>
+             </widget>
+            </item>
+            <item>
+             <spacer name="horizontalSpacer_9">
+              <property name="orientation">
+               <enum>Qt::Horizontal</enum>
+              </property>
+              <property name="sizeHint" stdset="0">
+               <size>
+                <width>40</width>
+                <height>20</height>
+               </size>
+              </property>
+             </spacer>
+            </item>
+            <item>
+             <spacer name="horizontalSpacer_5">
+              <property name="orientation">
+               <enum>Qt::Horizontal</enum>
+              </property>
+              <property name="sizeHint" stdset="0">
+               <size>
+                <width>40</width>
+                <height>20</height>
+               </size>
+              </property>
+             </spacer>
+            </item>
+           </layout>
+          </item>
+         </layout>
+        </item>
+        <item>
+         <spacer name="verticalSpacer_3">
+          <property name="orientation">
+           <enum>Qt::Vertical</enum>
+          </property>
+          <property name="sizeHint" stdset="0">
+           <size>
+            <width>20</width>
+            <height>20</height>
+           </size>
+          </property>
+         </spacer>
+        </item>
+        <item>
+         <widget class="Line" name="line">
+          <property name="orientation">
+           <enum>Qt::Horizontal</enum>
+          </property>
+         </widget>
+        </item>
+        <item>
+         <widget class="QLabel" name="label_11">
+          <property name="minimumSize">
+           <size>
+            <width>0</width>
+            <height>40</height>
+           </size>
+          </property>
+          <property name="maximumSize">
+           <size>
+            <width>16777215</width>
+            <height>40</height>
+           </size>
+          </property>
+          <property name="font">
+           <font>
+            <family>Arial</family>
+            <pointsize>15</pointsize>
+            <kerning>true</kerning>
+           </font>
+          </property>
+          <property name="text">
+           <string>Input Setting</string>
+          </property>
+         </widget>
+        </item>
+        <item>
+         <layout class="QGridLayout" name="gridLayout">
+          <item row="8" column="2">
+           <widget class="QLineEdit" name="ID8_TG">
+            <property name="minimumSize">
+             <size>
+              <width>60</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>60</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>15</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>50</string>
+            </property>
+            <property name="maxLength">
+             <number>4</number>
+            </property>
+           </widget>
+          </item>
+          <item row="7" column="1">
+           <widget class="QSlider" name="SL7">
+            <property name="minimumSize">
+             <size>
+              <width>150</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>1000</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="minimum">
+             <number>1</number>
+            </property>
+            <property name="maximum">
+             <number>100</number>
+            </property>
+            <property name="pageStep">
+             <number>1</number>
+            </property>
+            <property name="value">
+             <number>50</number>
+            </property>
+            <property name="sliderPosition">
+             <number>50</number>
+            </property>
+            <property name="orientation">
+             <enum>Qt::Horizontal</enum>
+            </property>
+           </widget>
+          </item>
+          <item row="3" column="2">
+           <widget class="QLineEdit" name="ID3_TG">
+            <property name="minimumSize">
+             <size>
+              <width>60</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>60</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>15</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>50</string>
+            </property>
+            <property name="maxLength">
+             <number>4</number>
+            </property>
+           </widget>
+          </item>
+          <item row="6" column="1">
+           <widget class="QSlider" name="SL6">
+            <property name="minimumSize">
+             <size>
+              <width>150</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>1000</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="minimum">
+             <number>1</number>
+            </property>
+            <property name="maximum">
+             <number>100</number>
+            </property>
+            <property name="pageStep">
+             <number>1</number>
+            </property>
+            <property name="value">
+             <number>50</number>
+            </property>
+            <property name="sliderPosition">
+             <number>50</number>
+            </property>
+            <property name="orientation">
+             <enum>Qt::Horizontal</enum>
+            </property>
+           </widget>
+          </item>
+          <item row="1" column="1">
+           <widget class="QSlider" name="SL1">
+            <property name="minimumSize">
+             <size>
+              <width>150</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>1000</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="minimum">
+             <number>1</number>
+            </property>
+            <property name="maximum">
+             <number>100</number>
+            </property>
+            <property name="pageStep">
+             <number>1</number>
+            </property>
+            <property name="value">
+             <number>50</number>
+            </property>
+            <property name="sliderPosition">
+             <number>50</number>
+            </property>
+            <property name="orientation">
+             <enum>Qt::Horizontal</enum>
+            </property>
+           </widget>
+          </item>
+          <item row="8" column="0">
+           <widget class="QLabel" name="label_8">
+            <property name="minimumSize">
+             <size>
+              <width>0</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>100</width>
+              <height>16777215</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>12</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>2KR</string>
+            </property>
+           </widget>
+          </item>
+          <item row="6" column="0">
+           <widget class="QLabel" name="label_7">
+            <property name="minimumSize">
+             <size>
+              <width>0</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>100</width>
+              <height>16777215</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>12</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>2DL</string>
+            </property>
+           </widget>
+          </item>
+          <item row="2" column="2">
+           <widget class="QLineEdit" name="ID2_TG">
+            <property name="minimumSize">
+             <size>
+              <width>60</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>60</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>15</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>50</string>
+            </property>
+            <property name="maxLength">
+             <number>4</number>
+            </property>
+           </widget>
+          </item>
+          <item row="8" column="1">
+           <widget class="QSlider" name="SL8">
+            <property name="minimumSize">
+             <size>
+              <width>150</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>1000</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="minimum">
+             <number>1</number>
+            </property>
+            <property name="maximum">
+             <number>100</number>
+            </property>
+            <property name="pageStep">
+             <number>1</number>
+            </property>
+            <property name="value">
+             <number>50</number>
+            </property>
+            <property name="sliderPosition">
+             <number>50</number>
+            </property>
+            <property name="orientation">
+             <enum>Qt::Horizontal</enum>
+            </property>
+           </widget>
+          </item>
+          <item row="5" column="2">
+           <widget class="QLineEdit" name="ID5_TG">
+            <property name="minimumSize">
+             <size>
+              <width>60</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>60</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>15</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>50</string>
+            </property>
+            <property name="maxLength">
+             <number>4</number>
+            </property>
+           </widget>
+          </item>
+          <item row="4" column="0">
+           <widget class="QLabel" name="label_5">
+            <property name="minimumSize">
+             <size>
+              <width>0</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>100</width>
+              <height>16777215</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>12</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>1KR</string>
+            </property>
+           </widget>
+          </item>
+          <item row="2" column="0">
+           <widget class="QLabel" name="label_4">
+            <property name="minimumSize">
+             <size>
+              <width>0</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>100</width>
+              <height>16777215</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>12</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>1DL</string>
+            </property>
+           </widget>
+          </item>
+          <item row="4" column="1">
+           <widget class="QSlider" name="SL4">
+            <property name="minimumSize">
+             <size>
+              <width>150</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>1000</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="minimum">
+             <number>1</number>
+            </property>
+            <property name="maximum">
+             <number>100</number>
+            </property>
+            <property name="pageStep">
+             <number>1</number>
+            </property>
+            <property name="value">
+             <number>50</number>
+            </property>
+            <property name="sliderPosition">
+             <number>50</number>
+            </property>
+            <property name="orientation">
+             <enum>Qt::Horizontal</enum>
+            </property>
+           </widget>
+          </item>
+          <item row="4" column="2">
+           <widget class="QLineEdit" name="ID4_TG">
+            <property name="minimumSize">
+             <size>
+              <width>60</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>60</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>15</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>50</string>
+            </property>
+            <property name="maxLength">
+             <number>4</number>
+            </property>
+           </widget>
+          </item>
+          <item row="5" column="0">
+           <widget class="QLabel" name="label_10">
+            <property name="minimumSize">
+             <size>
+              <width>0</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>100</width>
+              <height>16777215</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>12</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>2KL</string>
+            </property>
+           </widget>
+          </item>
+          <item row="7" column="2">
+           <widget class="QLineEdit" name="ID7_TG">
+            <property name="minimumSize">
+             <size>
+              <width>60</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>60</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>15</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>50</string>
+            </property>
+            <property name="maxLength">
+             <number>4</number>
+            </property>
+           </widget>
+          </item>
+          <item row="0" column="2">
+           <widget class="QLineEdit" name="ALL_TG">
+            <property name="minimumSize">
+             <size>
+              <width>60</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>60</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>15</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="maxLength">
+             <number>4</number>
+            </property>
+           </widget>
+          </item>
+          <item row="2" column="1">
+           <widget class="QSlider" name="SL2">
+            <property name="minimumSize">
+             <size>
+              <width>150</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>1000</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="minimum">
+             <number>1</number>
+            </property>
+            <property name="maximum">
+             <number>100</number>
+            </property>
+            <property name="pageStep">
+             <number>1</number>
+            </property>
+            <property name="value">
+             <number>50</number>
+            </property>
+            <property name="sliderPosition">
+             <number>50</number>
+            </property>
+            <property name="orientation">
+             <enum>Qt::Horizontal</enum>
+            </property>
+           </widget>
+          </item>
+          <item row="1" column="2">
+           <widget class="QLineEdit" name="ID1_TG">
+            <property name="minimumSize">
+             <size>
+              <width>60</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>60</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>15</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>50</string>
+            </property>
+            <property name="maxLength">
+             <number>4</number>
+            </property>
+           </widget>
+          </item>
+          <item row="3" column="1">
+           <widget class="QSlider" name="SL3">
+            <property name="minimumSize">
+             <size>
+              <width>150</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>1000</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="minimum">
+             <number>1</number>
+            </property>
+            <property name="maximum">
+             <number>100</number>
+            </property>
+            <property name="pageStep">
+             <number>1</number>
+            </property>
+            <property name="value">
+             <number>50</number>
+            </property>
+            <property name="sliderPosition">
+             <number>50</number>
+            </property>
+            <property name="orientation">
+             <enum>Qt::Horizontal</enum>
+            </property>
+           </widget>
+          </item>
+          <item row="7" column="0">
+           <widget class="QLabel" name="label_9">
+            <property name="minimumSize">
+             <size>
+              <width>0</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>100</width>
+              <height>16777215</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>12</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>2DR</string>
+            </property>
+           </widget>
+          </item>
+          <item row="6" column="2">
+           <widget class="QLineEdit" name="ID6_TG">
+            <property name="minimumSize">
+             <size>
+              <width>60</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>60</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>15</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>50</string>
+            </property>
+            <property name="maxLength">
+             <number>4</number>
+            </property>
+           </widget>
+          </item>
+          <item row="0" column="1">
+           <widget class="QLabel" name="label_18">
+            <property name="minimumSize">
+             <size>
+              <width>0</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>1000</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>12</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>Trigger level</string>
+            </property>
+            <property name="alignment">
+             <set>Qt::AlignRight|Qt::AlignTrailing|Qt::AlignVCenter</set>
+            </property>
+           </widget>
+          </item>
+          <item row="1" column="0">
+           <widget class="QLabel" name="label_3">
+            <property name="minimumSize">
+             <size>
+              <width>0</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>100</width>
+              <height>16777215</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>12</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>1KL</string>
+            </property>
+           </widget>
+          </item>
+          <item row="3" column="0">
+           <widget class="QLabel" name="label_6">
+            <property name="minimumSize">
+             <size>
+              <width>0</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>100</width>
+              <height>16777215</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>12</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>1DR</string>
+            </property>
+           </widget>
+          </item>
+          <item row="5" column="1">
+           <widget class="QSlider" name="SL5">
+            <property name="minimumSize">
+             <size>
+              <width>150</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>1000</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="minimum">
+             <number>1</number>
+            </property>
+            <property name="maximum">
+             <number>100</number>
+            </property>
+            <property name="pageStep">
+             <number>1</number>
+            </property>
+            <property name="value">
+             <number>50</number>
+            </property>
+            <property name="sliderPosition">
+             <number>50</number>
+            </property>
+            <property name="orientation">
+             <enum>Qt::Horizontal</enum>
+            </property>
+           </widget>
+          </item>
+          <item row="1" column="3">
+           <widget class="QSlider" name="SL1_mul">
+            <property name="minimumSize">
+             <size>
+              <width>150</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>1000</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="minimum">
+             <number>0</number>
+            </property>
+            <property name="maximum">
+             <number>255</number>
+            </property>
+            <property name="pageStep">
+             <number>1</number>
+            </property>
+            <property name="value">
+             <number>100</number>
+            </property>
+            <property name="sliderPosition">
+             <number>100</number>
+            </property>
+            <property name="orientation">
+             <enum>Qt::Horizontal</enum>
+            </property>
+           </widget>
+          </item>
+          <item row="1" column="4">
+           <widget class="QLineEdit" name="ID1_TG_mul">
+            <property name="minimumSize">
+             <size>
+              <width>40</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>50</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>15</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>100</string>
+            </property>
+            <property name="maxLength">
+             <number>3</number>
+            </property>
+           </widget>
+          </item>
+          <item row="2" column="3">
+           <widget class="QSlider" name="SL2_mul">
+            <property name="minimumSize">
+             <size>
+              <width>150</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>1000</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="minimum">
+             <number>0</number>
+            </property>
+            <property name="maximum">
+             <number>255</number>
+            </property>
+            <property name="pageStep">
+             <number>1</number>
+            </property>
+            <property name="value">
+             <number>100</number>
+            </property>
+            <property name="sliderPosition">
+             <number>100</number>
+            </property>
+            <property name="orientation">
+             <enum>Qt::Horizontal</enum>
+            </property>
+           </widget>
+          </item>
+          <item row="3" column="3">
+           <widget class="QSlider" name="SL3_mul">
+            <property name="minimumSize">
+             <size>
+              <width>150</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>1000</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="minimum">
+             <number>0</number>
+            </property>
+            <property name="maximum">
+             <number>255</number>
+            </property>
+            <property name="pageStep">
+             <number>1</number>
+            </property>
+            <property name="value">
+             <number>100</number>
+            </property>
+            <property name="sliderPosition">
+             <number>100</number>
+            </property>
+            <property name="orientation">
+             <enum>Qt::Horizontal</enum>
+            </property>
+           </widget>
+          </item>
+          <item row="4" column="3">
+           <widget class="QSlider" name="SL4_mul">
+            <property name="minimumSize">
+             <size>
+              <width>150</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>1000</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="minimum">
+             <number>0</number>
+            </property>
+            <property name="maximum">
+             <number>255</number>
+            </property>
+            <property name="pageStep">
+             <number>1</number>
+            </property>
+            <property name="value">
+             <number>100</number>
+            </property>
+            <property name="sliderPosition">
+             <number>100</number>
+            </property>
+            <property name="orientation">
+             <enum>Qt::Horizontal</enum>
+            </property>
+           </widget>
+          </item>
+          <item row="5" column="3">
+           <widget class="QSlider" name="SL5_mul">
+            <property name="minimumSize">
+             <size>
+              <width>150</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>1000</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="minimum">
+             <number>0</number>
+            </property>
+            <property name="maximum">
+             <number>255</number>
+            </property>
+            <property name="pageStep">
+             <number>1</number>
+            </property>
+            <property name="value">
+             <number>100</number>
+            </property>
+            <property name="sliderPosition">
+             <number>100</number>
+            </property>
+            <property name="orientation">
+             <enum>Qt::Horizontal</enum>
+            </property>
+           </widget>
+          </item>
+          <item row="6" column="3">
+           <widget class="QSlider" name="SL6_mul">
+            <property name="minimumSize">
+             <size>
+              <width>150</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>1000</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="minimum">
+             <number>0</number>
+            </property>
+            <property name="maximum">
+             <number>255</number>
+            </property>
+            <property name="pageStep">
+             <number>1</number>
+            </property>
+            <property name="value">
+             <number>100</number>
+            </property>
+            <property name="sliderPosition">
+             <number>100</number>
+            </property>
+            <property name="orientation">
+             <enum>Qt::Horizontal</enum>
+            </property>
+           </widget>
+          </item>
+          <item row="7" column="3">
+           <widget class="QSlider" name="SL7_mul">
+            <property name="minimumSize">
+             <size>
+              <width>150</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>1000</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="minimum">
+             <number>0</number>
+            </property>
+            <property name="maximum">
+             <number>255</number>
+            </property>
+            <property name="pageStep">
+             <number>1</number>
+            </property>
+            <property name="value">
+             <number>100</number>
+            </property>
+            <property name="sliderPosition">
+             <number>100</number>
+            </property>
+            <property name="orientation">
+             <enum>Qt::Horizontal</enum>
+            </property>
+           </widget>
+          </item>
+          <item row="8" column="3">
+           <widget class="QSlider" name="SL8_mul">
+            <property name="minimumSize">
+             <size>
+              <width>150</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>1000</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="minimum">
+             <number>0</number>
+            </property>
+            <property name="maximum">
+             <number>255</number>
+            </property>
+            <property name="pageStep">
+             <number>1</number>
+            </property>
+            <property name="value">
+             <number>100</number>
+            </property>
+            <property name="sliderPosition">
+             <number>100</number>
+            </property>
+            <property name="orientation">
+             <enum>Qt::Horizontal</enum>
+            </property>
+           </widget>
+          </item>
+          <item row="2" column="4">
+           <widget class="QLineEdit" name="ID2_TG_mul">
+            <property name="minimumSize">
+             <size>
+              <width>40</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>50</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>15</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>100</string>
+            </property>
+            <property name="maxLength">
+             <number>3</number>
+            </property>
+           </widget>
+          </item>
+          <item row="3" column="4">
+           <widget class="QLineEdit" name="ID3_TG_mul">
+            <property name="minimumSize">
+             <size>
+              <width>40</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>50</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>15</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>100</string>
+            </property>
+            <property name="maxLength">
+             <number>3</number>
+            </property>
+           </widget>
+          </item>
+          <item row="4" column="4">
+           <widget class="QLineEdit" name="ID4_TG_mul">
+            <property name="minimumSize">
+             <size>
+              <width>40</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>50</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>15</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>100</string>
+            </property>
+            <property name="maxLength">
+             <number>3</number>
+            </property>
+           </widget>
+          </item>
+          <item row="5" column="4">
+           <widget class="QLineEdit" name="ID5_TG_mul">
+            <property name="minimumSize">
+             <size>
+              <width>40</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>50</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>15</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>100</string>
+            </property>
+            <property name="maxLength">
+             <number>3</number>
+            </property>
+           </widget>
+          </item>
+          <item row="6" column="4">
+           <widget class="QLineEdit" name="ID6_TG_mul">
+            <property name="minimumSize">
+             <size>
+              <width>40</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>50</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>15</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>100</string>
+            </property>
+            <property name="maxLength">
+             <number>3</number>
+            </property>
+           </widget>
+          </item>
+          <item row="7" column="4">
+           <widget class="QLineEdit" name="ID7_TG_mul">
+            <property name="minimumSize">
+             <size>
+              <width>40</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>50</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>15</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>100</string>
+            </property>
+            <property name="maxLength">
+             <number>3</number>
+            </property>
+           </widget>
+          </item>
+          <item row="8" column="4">
+           <widget class="QLineEdit" name="ID8_TG_mul">
+            <property name="minimumSize">
+             <size>
+              <width>40</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>50</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>15</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>100</string>
+            </property>
+            <property name="maxLength">
+             <number>3</number>
+            </property>
+           </widget>
+          </item>
+          <item row="0" column="3">
+           <widget class="QLabel" name="label_19">
+            <property name="minimumSize">
+             <size>
+              <width>0</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>1000</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>12</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>Input MUL</string>
+            </property>
+            <property name="alignment">
+             <set>Qt::AlignRight|Qt::AlignTrailing|Qt::AlignVCenter</set>
+            </property>
+           </widget>
+          </item>
+          <item row="0" column="4">
+           <widget class="QPushButton" name="BT_ClearMul">
+            <property name="maximumSize">
+             <size>
+              <width>50</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>15</pointsize>
+             </font>
+            </property>
+            <property name="text">
+             <string>C</string>
+            </property>
+           </widget>
+          </item>
+         </layout>
+        </item>
+       </layout>
+      </item>
+      <item>
+       <spacer name="horizontalSpacer_3">
+        <property name="orientation">
+         <enum>Qt::Horizontal</enum>
+        </property>
+        <property name="sizeHint" stdset="0">
+         <size>
+          <width>40</width>
+          <height>20</height>
+         </size>
+        </property>
+       </spacer>
+      </item>
+      <item>
+       <widget class="Line" name="line_4">
+        <property name="orientation">
+         <enum>Qt::Vertical</enum>
+        </property>
+       </widget>
+      </item>
+      <item>
+       <spacer name="horizontalSpacer_2">
+        <property name="orientation">
+         <enum>Qt::Horizontal</enum>
+        </property>
+        <property name="sizeHint" stdset="0">
+         <size>
+          <width>40</width>
+          <height>20</height>
+         </size>
+        </property>
+       </spacer>
+      </item>
+      <item>
+       <layout class="QVBoxLayout" name="verticalLayout_5">
+        <item>
+         <layout class="QVBoxLayout" name="verticalLayout_3">
+          <item>
+           <widget class="QLabel" name="label_14">
+            <property name="minimumSize">
+             <size>
+              <width>400</width>
+              <height>0</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>15</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string>Output Time Setting</string>
+            </property>
+           </widget>
+          </item>
+          <item>
+           <layout class="QGridLayout" name="gridLayout_2">
+            <item row="0" column="1">
+             <widget class="QSlider" name="SL_H">
+              <property name="minimumSize">
+               <size>
+                <width>200</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="maximumSize">
+               <size>
+                <width>1000</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="minimum">
+               <number>2</number>
+              </property>
+              <property name="maximum">
+               <number>50</number>
+              </property>
+              <property name="singleStep">
+               <number>1</number>
+              </property>
+              <property name="pageStep">
+               <number>1</number>
+              </property>
+              <property name="value">
+               <number>20</number>
+              </property>
+              <property name="orientation">
+               <enum>Qt::Horizontal</enum>
+              </property>
+             </widget>
+            </item>
+            <item row="1" column="1">
+             <widget class="QSlider" name="SL_L">
+              <property name="minimumSize">
+               <size>
+                <width>200</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="maximumSize">
+               <size>
+                <width>1000</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="minimum">
+               <number>2</number>
+              </property>
+              <property name="maximum">
+               <number>50</number>
+              </property>
+              <property name="pageStep">
+               <number>1</number>
+              </property>
+              <property name="value">
+               <number>20</number>
+              </property>
+              <property name="orientation">
+               <enum>Qt::Horizontal</enum>
+              </property>
+             </widget>
+            </item>
+            <item row="0" column="0">
+             <widget class="QLabel" name="label_12">
+              <property name="minimumSize">
+               <size>
+                <width>40</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="maximumSize">
+               <size>
+                <width>16777215</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="font">
+               <font>
+                <family>Arial</family>
+                <pointsize>15</pointsize>
+                <kerning>true</kerning>
+               </font>
+              </property>
+              <property name="text">
+               <string>H</string>
+              </property>
+              <property name="alignment">
+               <set>Qt::AlignCenter</set>
+              </property>
+             </widget>
+            </item>
+            <item row="1" column="0">
+             <widget class="QLabel" name="label_13">
+              <property name="minimumSize">
+               <size>
+                <width>40</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="maximumSize">
+               <size>
+                <width>16777215</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="font">
+               <font>
+                <family>Arial</family>
+                <pointsize>15</pointsize>
+                <kerning>true</kerning>
+               </font>
+              </property>
+              <property name="text">
+               <string>L</string>
+              </property>
+              <property name="alignment">
+               <set>Qt::AlignCenter</set>
+              </property>
+             </widget>
+            </item>
+            <item row="0" column="2">
+             <widget class="QLineEdit" name="LB_H">
+              <property name="minimumSize">
+               <size>
+                <width>40</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="maximumSize">
+               <size>
+                <width>40</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="font">
+               <font>
+                <family>Arial</family>
+                <pointsize>15</pointsize>
+                <kerning>true</kerning>
+               </font>
+              </property>
+              <property name="text">
+               <string>20</string>
+              </property>
+              <property name="maxLength">
+               <number>2</number>
+              </property>
+             </widget>
+            </item>
+            <item row="1" column="2">
+             <widget class="QLineEdit" name="LB_L">
+              <property name="minimumSize">
+               <size>
+                <width>40</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="maximumSize">
+               <size>
+                <width>40</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="font">
+               <font>
+                <family>Arial</family>
+                <pointsize>15</pointsize>
+                <kerning>true</kerning>
+               </font>
+              </property>
+              <property name="text">
+               <string>20</string>
+              </property>
+              <property name="maxLength">
+               <number>2</number>
+              </property>
+             </widget>
+            </item>
+           </layout>
+          </item>
+         </layout>
+        </item>
+        <item>
+         <widget class="Line" name="line_2">
+          <property name="orientation">
+           <enum>Qt::Horizontal</enum>
+          </property>
+         </widget>
+        </item>
+        <item>
+         <layout class="QVBoxLayout" name="verticalLayout_4">
+          <item>
+           <layout class="QHBoxLayout" name="horizontalLayout_2">
+            <item>
+             <widget class="QLabel" name="label_15">
+              <property name="minimumSize">
+               <size>
+                <width>0</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="maximumSize">
+               <size>
+                <width>1000</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="font">
+               <font>
+                <family>Arial</family>
+                <pointsize>15</pointsize>
+                <kerning>true</kerning>
+               </font>
+              </property>
+              <property name="text">
+               <string>Mute Setting</string>
+              </property>
+             </widget>
+            </item>
+            <item>
+             <widget class="QCheckBox" name="CK_en_mute">
+              <property name="maximumSize">
+               <size>
+                <width>100</width>
+                <height>20</height>
+               </size>
+              </property>
+              <property name="font">
+               <font>
+                <family>Arial</family>
+                <pointsize>12</pointsize>
+                <kerning>true</kerning>
+               </font>
+              </property>
+              <property name="text">
+               <string>ON/OFF</string>
+              </property>
+              <property name="checked">
+               <bool>true</bool>
+              </property>
+             </widget>
+            </item>
+           </layout>
+          </item>
+          <item>
+           <layout class="QGridLayout" name="gridLayout_3">
+            <item row="1" column="0">
+             <widget class="QLabel" name="label_17">
+              <property name="minimumSize">
+               <size>
+                <width>0</width>
+                <height>30</height>
+               </size>
+              </property>
+              <property name="maximumSize">
+               <size>
+                <width>16777215</width>
+                <height>30</height>
+               </size>
+              </property>
+              <property name="font">
+               <font>
+                <family>Arial</family>
+                <pointsize>12</pointsize>
+                <kerning>true</kerning>
+               </font>
+              </property>
+              <property name="text">
+               <string>Calc Time</string>
+              </property>
+             </widget>
+            </item>
+            <item row="0" column="1">
+             <widget class="QCheckBox" name="CK_en_SSO">
+              <property name="maximumSize">
+               <size>
+                <width>30</width>
+                <height>16777215</height>
+               </size>
+              </property>
+              <property name="font">
+               <font>
+                <family>Arial</family>
+                <pointsize>15</pointsize>
+               </font>
+              </property>
+              <property name="text">
+               <string/>
+              </property>
+              <property name="checked">
+               <bool>true</bool>
+              </property>
+             </widget>
+            </item>
+            <item row="0" column="0">
+             <widget class="QLabel" name="label_16">
+              <property name="minimumSize">
+               <size>
+                <width>0</width>
+                <height>30</height>
+               </size>
+              </property>
+              <property name="maximumSize">
+               <size>
+                <width>16777215</width>
+                <height>30</height>
+               </size>
+              </property>
+              <property name="font">
+               <font>
+                <family>Arial</family>
+                <pointsize>12</pointsize>
+                <kerning>true</kerning>
+               </font>
+              </property>
+              <property name="text">
+               <string>Single signal output</string>
+              </property>
+             </widget>
+            </item>
+            <item row="2" column="0">
+             <widget class="QSlider" name="SL_MT_TIME">
+              <property name="enabled">
+               <bool>true</bool>
+              </property>
+              <property name="minimumSize">
+               <size>
+                <width>200</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="maximumSize">
+               <size>
+                <width>1000</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="minimum">
+               <number>1</number>
+              </property>
+              <property name="maximum">
+               <number>50</number>
+              </property>
+              <property name="pageStep">
+               <number>1</number>
+              </property>
+              <property name="value">
+               <number>10</number>
+              </property>
+              <property name="orientation">
+               <enum>Qt::Horizontal</enum>
+              </property>
+             </widget>
+            </item>
+            <item row="2" column="1">
+             <widget class="QLineEdit" name="LB_MT_TIME">
+              <property name="enabled">
+               <bool>true</bool>
+              </property>
+              <property name="minimumSize">
+               <size>
+                <width>40</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="maximumSize">
+               <size>
+                <width>40</width>
+                <height>40</height>
+               </size>
+              </property>
+              <property name="font">
+               <font>
+                <family>Arial</family>
+                <pointsize>15</pointsize>
+                <kerning>true</kerning>
+               </font>
+              </property>
+              <property name="text">
+               <string>10</string>
+              </property>
+              <property name="maxLength">
+               <number>2</number>
+              </property>
+             </widget>
+            </item>
+           </layout>
+          </item>
+         </layout>
+        </item>
+        <item>
+         <layout class="QHBoxLayout" name="horizontalLayout_7">
+          <item>
+           <spacer name="verticalSpacer">
+            <property name="orientation">
+             <enum>Qt::Vertical</enum>
+            </property>
+            <property name="sizeHint" stdset="0">
+             <size>
+              <width>20</width>
+              <height>40</height>
+             </size>
+            </property>
+           </spacer>
+          </item>
+         </layout>
+        </item>
+        <item>
+         <widget class="Line" name="line_3">
+          <property name="orientation">
+           <enum>Qt::Horizontal</enum>
+          </property>
+         </widget>
+        </item>
+        <item>
+         <layout class="QHBoxLayout" name="horizontalLayout_4">
+          <property name="spacing">
+           <number>20</number>
+          </property>
+          <property name="leftMargin">
+           <number>20</number>
+          </property>
+          <property name="topMargin">
+           <number>0</number>
+          </property>
+          <property name="rightMargin">
+           <number>20</number>
+          </property>
+          <property name="bottomMargin">
+           <number>0</number>
+          </property>
+          <item>
+           <widget class="QPushButton" name="pushButton_2">
+            <property name="sizePolicy">
+             <sizepolicy hsizetype="Minimum" vsizetype="Minimum">
+              <horstretch>0</horstretch>
+              <verstretch>0</verstretch>
+             </sizepolicy>
+            </property>
+            <property name="minimumSize">
+             <size>
+              <width>40</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>200</width>
+              <height>80</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>12</pointsize>
+             </font>
+            </property>
+            <property name="text">
+             <string>下载大力鼓 默认�置</string>
+            </property>
+           </widget>
+          </item>
+          <item>
+           <widget class="QPushButton" name="pushButton">
+            <property name="sizePolicy">
+             <sizepolicy hsizetype="Minimum" vsizetype="Minimum">
+              <horstretch>0</horstretch>
+              <verstretch>0</verstretch>
+             </sizepolicy>
+            </property>
+            <property name="minimumSize">
+             <size>
+              <width>40</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>200</width>
+              <height>80</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>12</pointsize>
+             </font>
+            </property>
+            <property name="text">
+             <string>下载街机鼓 默认�置</string>
+            </property>
+           </widget>
+          </item>
+         </layout>
+        </item>
+        <item>
+         <widget class="Line" name="line_5">
+          <property name="orientation">
+           <enum>Qt::Horizontal</enum>
+          </property>
+         </widget>
+        </item>
+        <item>
+         <widget class="ClickedComboBox" name="COM_LB">
+          <property name="minimumSize">
+           <size>
+            <width>0</width>
+            <height>40</height>
+           </size>
+          </property>
+          <property name="maximumSize">
+           <size>
+            <width>16777215</width>
+            <height>40</height>
+           </size>
+          </property>
+          <property name="font">
+           <font>
+            <family>Arial</family>
+            <pointsize>12</pointsize>
+            <kerning>true</kerning>
+           </font>
+          </property>
+         </widget>
+        </item>
+        <item>
+         <layout class="QGridLayout" name="gridLayout_4">
+          <item row="0" column="0">
+           <widget class="QComboBox" name="comboBox">
+            <property name="minimumSize">
+             <size>
+              <width>0</width>
+              <height>40</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>150</width>
+              <height>16777215</height>
+             </size>
+            </property>
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>12</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <item>
+             <property name="text">
+              <string>Load Default</string>
+             </property>
+            </item>
+            <item>
+             <property name="text">
+              <string>Load Saved</string>
+             </property>
+            </item>
+            <item>
+             <property name="text">
+              <string>Load Running</string>
+             </property>
+            </item>
+           </widget>
+          </item>
+          <item row="2" column="1">
+           <widget class="QPushButton" name="BT_SV">
+            <property name="minimumSize">
+             <size>
+              <width>80</width>
+              <height>80</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>200</width>
+              <height>80</height>
+             </size>
+            </property>
+            <property name="styleSheet">
+             <string notr="true"/>
+            </property>
+            <property name="text">
+             <string/>
+            </property>
+            <property name="icon">
+             <iconset resource="images.qrc">
+              <normaloff>:/new/prefix1/images/save.png</normaloff>:/new/prefix1/images/save.png</iconset>
+            </property>
+            <property name="iconSize">
+             <size>
+              <width>60</width>
+              <height>60</height>
+             </size>
+            </property>
+           </widget>
+          </item>
+          <item row="0" column="1">
+           <widget class="QPushButton" name="BT_UP">
+            <property name="minimumSize">
+             <size>
+              <width>80</width>
+              <height>80</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>200</width>
+              <height>80</height>
+             </size>
+            </property>
+            <property name="styleSheet">
+             <string notr="true"/>
+            </property>
+            <property name="text">
+             <string/>
+            </property>
+            <property name="icon">
+             <iconset resource="images.qrc">
+              <normaloff>:/new/prefix1/images/up.png</normaloff>:/new/prefix1/images/up.png</iconset>
+            </property>
+            <property name="iconSize">
+             <size>
+              <width>60</width>
+              <height>60</height>
+             </size>
+            </property>
+           </widget>
+          </item>
+          <item row="1" column="1">
+           <widget class="QPushButton" name="BT_DN">
+            <property name="minimumSize">
+             <size>
+              <width>80</width>
+              <height>80</height>
+             </size>
+            </property>
+            <property name="maximumSize">
+             <size>
+              <width>200</width>
+              <height>80</height>
+             </size>
+            </property>
+            <property name="styleSheet">
+             <string notr="true"/>
+            </property>
+            <property name="text">
+             <string/>
+            </property>
+            <property name="icon">
+             <iconset resource="images.qrc">
+              <normaloff>:/new/prefix1/images/down.png</normaloff>:/new/prefix1/images/down.png</iconset>
+            </property>
+            <property name="iconSize">
+             <size>
+              <width>60</width>
+              <height>60</height>
+             </size>
+            </property>
+           </widget>
+          </item>
+          <item row="1" column="0">
+           <widget class="QLabel" name="LB_Log">
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>12</pointsize>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string/>
+            </property>
+            <property name="alignment">
+             <set>Qt::AlignLeading|Qt::AlignLeft|Qt::AlignVCenter</set>
+            </property>
+           </widget>
+          </item>
+          <item row="2" column="0">
+           <widget class="QLabel" name="LB_Log_2">
+            <property name="font">
+             <font>
+              <family>Arial</family>
+              <pointsize>15</pointsize>
+              <weight>75</weight>
+              <bold>true</bold>
+              <kerning>true</kerning>
+             </font>
+            </property>
+            <property name="text">
+             <string/>
+            </property>
+            <property name="alignment">
+             <set>Qt::AlignLeading|Qt::AlignLeft|Qt::AlignVCenter</set>
+            </property>
+           </widget>
+          </item>
+         </layout>
+        </item>
+       </layout>
+      </item>
+     </layout>
+    </item>
+   </layout>
+  </widget>
+ </widget>
+ <customwidgets>
+  <customwidget>
+   <class>ClickedComboBox</class>
+   <extends>QComboBox</extends>
+   <header>clickedcombobox.h</header>
+  </customwidget>
+ </customwidgets>
+ <tabstops>
+  <tabstop>ID1</tabstop>
+  <tabstop>ID2</tabstop>
+  <tabstop>ID3</tabstop>
+  <tabstop>ID4</tabstop>
+  <tabstop>ID5</tabstop>
+  <tabstop>ID6</tabstop>
+  <tabstop>ID7</tabstop>
+  <tabstop>ID8</tabstop>
+  <tabstop>ALL_TG</tabstop>
+  <tabstop>SL1</tabstop>
+  <tabstop>ID1_TG</tabstop>
+  <tabstop>SL2</tabstop>
+  <tabstop>ID2_TG</tabstop>
+  <tabstop>SL3</tabstop>
+  <tabstop>ID3_TG</tabstop>
+  <tabstop>SL4</tabstop>
+  <tabstop>ID4_TG</tabstop>
+  <tabstop>SL5</tabstop>
+  <tabstop>ID5_TG</tabstop>
+  <tabstop>SL6</tabstop>
+  <tabstop>ID6_TG</tabstop>
+  <tabstop>SL7</tabstop>
+  <tabstop>ID7_TG</tabstop>
+  <tabstop>SL8</tabstop>
+  <tabstop>ID8_TG</tabstop>
+  <tabstop>BT_ClearMul</tabstop>
+  <tabstop>SL1_mul</tabstop>
+  <tabstop>ID1_TG_mul</tabstop>
+  <tabstop>SL2_mul</tabstop>
+  <tabstop>ID2_TG_mul</tabstop>
+  <tabstop>SL3_mul</tabstop>
+  <tabstop>ID3_TG_mul</tabstop>
+  <tabstop>SL4_mul</tabstop>
+  <tabstop>ID4_TG_mul</tabstop>
+  <tabstop>SL5_mul</tabstop>
+  <tabstop>ID5_TG_mul</tabstop>
+  <tabstop>SL6_mul</tabstop>
+  <tabstop>ID6_TG_mul</tabstop>
+  <tabstop>SL7_mul</tabstop>
+  <tabstop>ID7_TG_mul</tabstop>
+  <tabstop>SL8_mul</tabstop>
+  <tabstop>ID8_TG_mul</tabstop>
+  <tabstop>SL_H</tabstop>
+  <tabstop>LB_H</tabstop>
+  <tabstop>SL_L</tabstop>
+  <tabstop>LB_L</tabstop>
+  <tabstop>CK_en_mute</tabstop>
+  <tabstop>CK_en_SSO</tabstop>
+  <tabstop>SL_MT_TIME</tabstop>
+  <tabstop>LB_MT_TIME</tabstop>
+  <tabstop>COM_LB</tabstop>
+  <tabstop>comboBox</tabstop>
+  <tabstop>BT_UP</tabstop>
+  <tabstop>BT_DN</tabstop>
+  <tabstop>BT_SV</tabstop>
+ </tabstops>
+ <resources>
+  <include location="images.qrc"/>
+ </resources>
+ <connections/>
+</ui>
diff --git a/QT-APP/README.md b/QT-APP/README.md
new file mode 100644
index 0000000..40ec15a
--- /dev/null
+++ b/QT-APP/README.md
@@ -0,0 +1,53 @@
+# 上�机
+QT，WIN64
+
+使用串��置采样�片机的�数
+
+[采样�片机软件](../Sampling-MCU/)
+<br/><br/>
+## 使用说明
+
+### 软件界�
+
+A-鼓传感器通�顺��置
+
+B-输入�置-触�阈值（硬件上�了触�，软件�置这里没有很明显的效果）
+
+C-输入�置-�率（当�一路传感器异常��或���时�置这里，C为��）
+
+D-输出时间�置，H为按下��时间，L为�开��时间，��时间内��应其他输入
+
+E-�蔽�置（用于计算鼓的物�结构带�的串音影�）
+
+F-�蔽�置-�次�应（选择��次�会触�一个传感器）
+
+G-�蔽�置-计算回�数
+
+H-一些默认�数
+
+I-串�选择
+
+J-选择上载�上的�数组
+
+K-上载按键
+
+L-下载按键（这一步�会存储）
+
+M-�存按键
+
+N-软件状�
+
+### �置�程
+
+1 选择串�，点击上载�，软件状�为Success
+
+2 根�需求�置预设�数，
+
+需�在�上存储的基础上修改的，选择Load Saved�按上载按键
+
+需�在默认�置基础上修改的，直接点按默认�置按钮
+
+3 修改�，点击下载按键�，在鼓上确认�数是���
+
+4 点击�存按键
+
diff --git a/README.md b/README.md
new file mode 100644
index 0000000..ac63364
--- /dev/null
+++ b/README.md
@@ -0,0 +1,8 @@
+# Taiko Input
+太鼓输入接�，usb为HID设备，�以连接2个鼓和8通�的数字�输入。
+## [硬件](./HW/)
+## [USB-MCU](./USB-MCU/)
+## [采样MCU](./Sampling-MCU/)
+## [上�机](./QT-APP/)
+
+
diff --git a/Sampling-MCU/.gitignore b/Sampling-MCU/.gitignore
new file mode 100644
index 0000000..3a49b3e
--- /dev/null
+++ b/Sampling-MCU/.gitignore
@@ -0,0 +1,79 @@
+# A .gitignore for Keil projects.
+# Taken mostly from http://www.keil.com/support/man/docs/uv4/uv4_b_filetypes.htm
+
+# User-specific uVision files
+*.opt
+*.uvopt
+*.uvoptx
+*.uvgui
+*.uvgui.*
+*.uvguix.*
+
+# Listing files
+*.cod
+*.htm
+*.i
+*.lst
+*.map
+*.m51
+*.m66
+# define exception below if needed
+*.scr
+
+# Object and HEX files
+*.axf
+*.b[0-3][0-9]
+*.d
+*.crf
+*.elf
+*.h86
+*.lib
+*.obj
+*.o
+*.sbr
+*.hex
+
+# Build files
+# define exception below if needed
+*.bat
+*._ia
+*.__i
+*._ii
+
+# Generated output files
+/Listings/*
+/Objects/*
+
+# Debugger files
+# define exception below if needed
+*.ini
+
+# Other files
+*.build_log.htm
+*.cdb
+*.dep
+*.ic
+*.lin
+*.lnp
+*.orc
+# define exception below if needed
+*.pack
+# define exception below if needed
+*.pdsc
+*.plg
+# define exception below if needed
+*.sct
+*.sfd
+*.sfr
+
+# Miscellaneous
+*.tra
+*.bin
+*.fed
+*.l1p
+*.l2p
+*.iex
+
+# To explicitly override the above, define any exceptions here; e.g.:
+# !my_customized_scatter_file.sct
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/.mxproject b/Sampling-MCU/8chV3_WithCH552_V1.1/.mxproject
new file mode 100644
index 0000000..fb00d0b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/.mxproject
@@ -0,0 +1,28 @@
+[PreviousLibFiles]
+LibFiles=Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc_ex.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash_ex.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash_ramfunc.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h;Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_iwdg.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h;Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c;Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc_ex.c;Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c;Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c;Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c;Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c;Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c;Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c;Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c;Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c;Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma_ex.c;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h;Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h;Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr.c;Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c;Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c;Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c;Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_exti.c;Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_iwdg.c;Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c;Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c;Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c;Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc_ex.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash_ex.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash_ramfunc.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h;Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_iwdg.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h;Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h;Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h;Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h;Drivers/CMSIS/Device/ST/STM32G0xx/Include/system_stm32g0xx.h;Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/system_stm32g0xx.c;Drivers/CMSIS/Include/cmsis_armcc.h;Drivers/CMSIS/Include/cmsis_armclang.h;Drivers/CMSIS/Include/cmsis_armclang_ltm.h;Drivers/CMSIS/Include/cmsis_compiler.h;Drivers/CMSIS/Include/cmsis_gcc.h;Drivers/CMSIS/Include/cmsis_iccarm.h;Drivers/CMSIS/Include/cmsis_version.h;Drivers/CMSIS/Include/core_armv81mml.h;Drivers/CMSIS/Include/core_armv8mbl.h;Drivers/CMSIS/Include/core_armv8mml.h;Drivers/CMSIS/Include/core_cm0.h;Drivers/CMSIS/Include/core_cm0plus.h;Drivers/CMSIS/Include/core_cm1.h;Drivers/CMSIS/Include/core_cm23.h;Drivers/CMSIS/Include/core_cm3.h;Drivers/CMSIS/Include/core_cm33.h;Drivers/CMSIS/Include/core_cm35p.h;Drivers/CMSIS/Include/core_cm4.h;Drivers/CMSIS/Include/core_cm7.h;Drivers/CMSIS/Include/core_sc000.h;Drivers/CMSIS/Include/core_sc300.h;Drivers/CMSIS/Include/mpu_armv7.h;Drivers/CMSIS/Include/mpu_armv8.h;Drivers/CMSIS/Include/tz_context.h;
+
+[PreviousUsedKeilFiles]
+SourceFiles=..\Core\Src\main.c;..\Core\Src\stm32g0xx_it.c;..\Core\Src\stm32g0xx_hal_msp.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc_ex.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma_ex.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_exti.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_iwdg.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c;..\Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/system_stm32g0xx.c;..\Core\Src/system_stm32g0xx.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc_ex.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma_ex.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_exti.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_iwdg.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c;..\Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c;..\Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/system_stm32g0xx.c;..\Core\Src/system_stm32g0xx.c;;;
+HeaderPath=..\Drivers\STM32G0xx_HAL_Driver\Inc;..\Drivers\STM32G0xx_HAL_Driver\Inc\Legacy;..\Drivers\CMSIS\Device\ST\STM32G0xx\Include;..\Drivers\CMSIS\Include;..\Core\Inc;
+CDefines=USE_HAL_DRIVER;STM32G030xx;USE_HAL_DRIVER;USE_HAL_DRIVER;
+
+[]
+SourceFiles=;;
+
+[PreviousGenFiles]
+AdvancedFolderStructure=true
+HeaderFileListSize=3
+HeaderFiles#0=E:/OneDrive/Work/other/namco/8chV3_WithCH552/Core/Inc/stm32g0xx_it.h
+HeaderFiles#1=E:/OneDrive/Work/other/namco/8chV3_WithCH552/Core/Inc/stm32g0xx_hal_conf.h
+HeaderFiles#2=E:/OneDrive/Work/other/namco/8chV3_WithCH552/Core/Inc/main.h
+HeaderFolderListSize=1
+HeaderPath#0=E:/OneDrive/Work/other/namco/8chV3_WithCH552/Core/Inc
+HeaderFiles=;
+SourceFileListSize=3
+SourceFiles#0=E:/OneDrive/Work/other/namco/8chV3_WithCH552/Core/Src/stm32g0xx_it.c
+SourceFiles#1=E:/OneDrive/Work/other/namco/8chV3_WithCH552/Core/Src/stm32g0xx_hal_msp.c
+SourceFiles#2=E:/OneDrive/Work/other/namco/8chV3_WithCH552/Core/Src/main.c
+SourceFolderListSize=1
+SourcePath#0=E:/OneDrive/Work/other/namco/8chV3_WithCH552/Core/Src
+SourceFiles=;
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/8ch.ioc b/Sampling-MCU/8chV3_WithCH552_V1.1/8ch.ioc
new file mode 100644
index 0000000..be1b239
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/8ch.ioc
@@ -0,0 +1,322 @@
+#MicroXplorer Configuration settings - do not modify
+ADC1.Channel-0\#ChannelRegularConversion=ADC_CHANNEL_0
+ADC1.Channel-1\#ChannelRegularConversion=ADC_CHANNEL_1
+ADC1.Channel-2\#ChannelRegularConversion=ADC_CHANNEL_2
+ADC1.Channel-3\#ChannelRegularConversion=ADC_CHANNEL_3
+ADC1.Channel-4\#ChannelRegularConversion=ADC_CHANNEL_4
+ADC1.Channel-5\#ChannelRegularConversion=ADC_CHANNEL_5
+ADC1.Channel-6\#ChannelRegularConversion=ADC_CHANNEL_6
+ADC1.Channel-7\#ChannelRegularConversion=ADC_CHANNEL_7
+ADC1.ClockPrescaler=ADC_CLOCK_ASYNC_DIV1
+ADC1.ContinuousConvMode=ENABLE
+ADC1.DMAContinuousRequests=ENABLE
+ADC1.ExternalTrigConv=ADC_SOFTWARE_START
+ADC1.IPParameters=Rank-0\#ChannelRegularConversion,Channel-0\#ChannelRegularConversion,SamplingTime-0\#ChannelRegularConversion,NbrOfConversionFlag,master,SelectedChannel,ContinuousConvMode,NbrOfConversion,Rank-1\#ChannelRegularConversion,Channel-1\#ChannelRegularConversion,SamplingTime-1\#ChannelRegularConversion,Rank-2\#ChannelRegularConversion,Channel-2\#ChannelRegularConversion,SamplingTime-2\#ChannelRegularConversion,Rank-3\#ChannelRegularConversion,Channel-3\#ChannelRegularConversion,SamplingTime-3\#ChannelRegularConversion,Rank-4\#ChannelRegularConversion,Channel-4\#ChannelRegularConversion,SamplingTime-4\#ChannelRegularConversion,Rank-5\#ChannelRegularConversion,Channel-5\#ChannelRegularConversion,SamplingTime-5\#ChannelRegularConversion,Rank-6\#ChannelRegularConversion,Channel-6\#ChannelRegularConversion,SamplingTime-6\#ChannelRegularConversion,Rank-7\#ChannelRegularConversion,Channel-7\#ChannelRegularConversion,SamplingTime-7\#ChannelRegularConversion,ExternalTrigConv,DMAContinuousRequests,SamplingTimeCommon1,SamplingTimeCommon2,ClockPrescaler
+ADC1.NbrOfConversion=8
+ADC1.NbrOfConversionFlag=1
+ADC1.Rank-0\#ChannelRegularConversion=1
+ADC1.Rank-1\#ChannelRegularConversion=2
+ADC1.Rank-2\#ChannelRegularConversion=3
+ADC1.Rank-3\#ChannelRegularConversion=4
+ADC1.Rank-4\#ChannelRegularConversion=5
+ADC1.Rank-5\#ChannelRegularConversion=6
+ADC1.Rank-6\#ChannelRegularConversion=7
+ADC1.Rank-7\#ChannelRegularConversion=8
+ADC1.SamplingTime-0\#ChannelRegularConversion=ADC_SAMPLINGTIME_COMMON_1
+ADC1.SamplingTime-1\#ChannelRegularConversion=ADC_SAMPLINGTIME_COMMON_1
+ADC1.SamplingTime-2\#ChannelRegularConversion=ADC_SAMPLINGTIME_COMMON_1
+ADC1.SamplingTime-3\#ChannelRegularConversion=ADC_SAMPLINGTIME_COMMON_1
+ADC1.SamplingTime-4\#ChannelRegularConversion=ADC_SAMPLINGTIME_COMMON_1
+ADC1.SamplingTime-5\#ChannelRegularConversion=ADC_SAMPLINGTIME_COMMON_1
+ADC1.SamplingTime-6\#ChannelRegularConversion=ADC_SAMPLINGTIME_COMMON_1
+ADC1.SamplingTime-7\#ChannelRegularConversion=ADC_SAMPLINGTIME_COMMON_1
+ADC1.SamplingTimeCommon1=ADC_SAMPLETIME_79CYCLES_5
+ADC1.SamplingTimeCommon2=ADC_SAMPLETIME_79CYCLES_5
+ADC1.SelectedChannel=ADC_CHANNEL_0|ADC_CHANNEL_1|ADC_CHANNEL_2|ADC_CHANNEL_3|ADC_CHANNEL_4|ADC_CHANNEL_5|ADC_CHANNEL_6|ADC_CHANNEL_7
+ADC1.master=1
+Dma.ADC1.1.Direction=DMA_PERIPH_TO_MEMORY
+Dma.ADC1.1.EventEnable=DISABLE
+Dma.ADC1.1.Instance=DMA1_Channel2
+Dma.ADC1.1.MemDataAlignment=DMA_MDATAALIGN_HALFWORD
+Dma.ADC1.1.MemInc=DMA_MINC_ENABLE
+Dma.ADC1.1.Mode=DMA_CIRCULAR
+Dma.ADC1.1.PeriphDataAlignment=DMA_PDATAALIGN_HALFWORD
+Dma.ADC1.1.PeriphInc=DMA_PINC_DISABLE
+Dma.ADC1.1.Polarity=HAL_DMAMUX_REQ_GEN_RISING
+Dma.ADC1.1.Priority=DMA_PRIORITY_VERY_HIGH
+Dma.ADC1.1.RequestNumber=1
+Dma.ADC1.1.RequestParameters=Instance,Direction,PeriphInc,MemInc,PeriphDataAlignment,MemDataAlignment,Mode,Priority,SignalID,Polarity,RequestNumber,SyncSignalID,SyncPolarity,SyncEnable,EventEnable,SyncRequestNumber
+Dma.ADC1.1.SignalID=NONE
+Dma.ADC1.1.SyncEnable=DISABLE
+Dma.ADC1.1.SyncPolarity=HAL_DMAMUX_SYNC_NO_EVENT
+Dma.ADC1.1.SyncRequestNumber=1
+Dma.ADC1.1.SyncSignalID=NONE
+Dma.Request0=USART1_TX
+Dma.Request1=ADC1
+Dma.RequestsNb=2
+Dma.USART1_TX.0.Direction=DMA_MEMORY_TO_PERIPH
+Dma.USART1_TX.0.EventEnable=DISABLE
+Dma.USART1_TX.0.Instance=DMA1_Channel1
+Dma.USART1_TX.0.MemDataAlignment=DMA_MDATAALIGN_BYTE
+Dma.USART1_TX.0.MemInc=DMA_MINC_ENABLE
+Dma.USART1_TX.0.Mode=DMA_NORMAL
+Dma.USART1_TX.0.PeriphDataAlignment=DMA_PDATAALIGN_BYTE
+Dma.USART1_TX.0.PeriphInc=DMA_PINC_DISABLE
+Dma.USART1_TX.0.Polarity=HAL_DMAMUX_REQ_GEN_RISING
+Dma.USART1_TX.0.Priority=DMA_PRIORITY_LOW
+Dma.USART1_TX.0.RequestNumber=1
+Dma.USART1_TX.0.RequestParameters=Instance,Direction,PeriphInc,MemInc,PeriphDataAlignment,MemDataAlignment,Mode,Priority,SignalID,Polarity,RequestNumber,SyncSignalID,SyncPolarity,SyncEnable,EventEnable,SyncRequestNumber
+Dma.USART1_TX.0.SignalID=NONE
+Dma.USART1_TX.0.SyncEnable=DISABLE
+Dma.USART1_TX.0.SyncPolarity=HAL_DMAMUX_SYNC_NO_EVENT
+Dma.USART1_TX.0.SyncRequestNumber=1
+Dma.USART1_TX.0.SyncSignalID=NONE
+File.Version=6
+GPIO.groupedBy=Group By Peripherals
+IWDG.IPParameters=Prescaler
+IWDG.Prescaler=IWDG_PRESCALER_128
+KeepUserPlacement=false
+Mcu.CPN=STM32G030K6T6
+Mcu.Family=STM32G0
+Mcu.IP0=ADC1
+Mcu.IP1=DMA
+Mcu.IP2=IWDG
+Mcu.IP3=NVIC
+Mcu.IP4=RCC
+Mcu.IP5=SYS
+Mcu.IP6=TIM14
+Mcu.IP7=USART1
+Mcu.IPNb=8
+Mcu.Name=STM32G030K(6-8)Tx
+Mcu.Package=LQFP32
+Mcu.Pin0=PB9
+Mcu.Pin1=PC14-OSC32_IN (PC14)
+Mcu.Pin10=PA7
+Mcu.Pin11=PB0
+Mcu.Pin12=PB1
+Mcu.Pin13=PB2
+Mcu.Pin14=PA8
+Mcu.Pin15=PA9
+Mcu.Pin16=PA10
+Mcu.Pin17=PA13
+Mcu.Pin18=PA14-BOOT0
+Mcu.Pin19=PB3
+Mcu.Pin2=PC15-OSC32_OUT (PC15)
+Mcu.Pin20=PB4
+Mcu.Pin21=PB5
+Mcu.Pin22=PB6
+Mcu.Pin23=PB7
+Mcu.Pin24=PB8
+Mcu.Pin25=VP_IWDG_VS_IWDG
+Mcu.Pin26=VP_SYS_VS_Systick
+Mcu.Pin27=VP_TIM14_VS_ClockSourceINT
+Mcu.Pin3=PA0
+Mcu.Pin4=PA1
+Mcu.Pin5=PA2
+Mcu.Pin6=PA3
+Mcu.Pin7=PA4
+Mcu.Pin8=PA5
+Mcu.Pin9=PA6
+Mcu.PinsNb=28
+Mcu.ThirdPartyNb=0
+Mcu.UserConstants=
+Mcu.UserName=STM32G030K6Tx
+MxCube.Version=6.3.0
+MxDb.Version=DB.6.0.30
+NVIC.DMA1_Channel1_IRQn=true\:2\:0\:true\:false\:true\:false\:true\:true
+NVIC.DMA1_Channel2_3_IRQn=true\:0\:0\:false\:false\:true\:false\:true\:true
+NVIC.ForceEnableDMAVector=true
+NVIC.HardFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:true
+NVIC.NonMaskableInt_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:true
+NVIC.PendSV_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:true
+NVIC.SVC_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:true
+NVIC.SysTick_IRQn=true\:1\:0\:true\:false\:true\:false\:true\:true
+NVIC.TIM14_IRQn=true\:0\:0\:false\:false\:true\:true\:true\:true
+NVIC.USART1_IRQn=true\:1\:0\:true\:false\:true\:true\:true\:true
+PA0.GPIOParameters=GPIO_Label
+PA0.GPIO_Label=IN1
+PA0.Locked=true
+PA0.Mode=IN0
+PA0.Signal=ADC1_IN0
+PA1.GPIOParameters=GPIO_Label
+PA1.GPIO_Label=IN2
+PA1.Locked=true
+PA1.Mode=IN1
+PA1.Signal=ADC1_IN1
+PA10.GPIOParameters=GPIO_PuPd
+PA10.GPIO_PuPd=GPIO_PULLUP
+PA10.Mode=Asynchronous
+PA10.Signal=USART1_RX
+PA13.GPIOParameters=GPIO_Label
+PA13.GPIO_Label=SWDIO
+PA13.Mode=Serial_Wire
+PA13.Signal=SYS_SWDIO
+PA14-BOOT0.GPIOParameters=GPIO_Label
+PA14-BOOT0.GPIO_Label=SWCLK
+PA14-BOOT0.Mode=Serial_Wire
+PA14-BOOT0.Signal=SYS_SWCLK
+PA2.GPIOParameters=GPIO_Label
+PA2.GPIO_Label=IN3
+PA2.Locked=true
+PA2.Mode=IN2
+PA2.Signal=ADC1_IN2
+PA3.GPIOParameters=GPIO_Label
+PA3.GPIO_Label=IN4
+PA3.Locked=true
+PA3.Mode=IN3
+PA3.Signal=ADC1_IN3
+PA4.GPIOParameters=GPIO_Label
+PA4.GPIO_Label=IN5
+PA4.Locked=true
+PA4.Mode=IN4
+PA4.Signal=ADC1_IN4
+PA5.GPIOParameters=GPIO_Label
+PA5.GPIO_Label=IN6
+PA5.Locked=true
+PA5.Mode=IN5
+PA5.Signal=ADC1_IN5
+PA6.GPIOParameters=GPIO_Label
+PA6.GPIO_Label=IN7
+PA6.Locked=true
+PA6.Mode=IN6
+PA6.Signal=ADC1_IN6
+PA7.GPIOParameters=GPIO_Label
+PA7.GPIO_Label=IN8
+PA7.Locked=true
+PA7.Mode=IN7
+PA7.Signal=ADC1_IN7
+PA8.GPIOParameters=GPIO_Label
+PA8.GPIO_Label=LED_STA
+PA8.Locked=true
+PA8.Signal=GPIO_Output
+PA9.GPIOParameters=GPIO_PuPd
+PA9.GPIO_PuPd=GPIO_PULLUP
+PA9.Mode=Asynchronous
+PA9.Signal=USART1_TX
+PB0.GPIOParameters=GPIO_PuPd,GPIO_Label,GPIO_Mode
+PB0.GPIO_Label=SET2
+PB0.GPIO_Mode=GPIO_MODE_INPUT
+PB0.GPIO_PuPd=GPIO_PULLUP
+PB0.Locked=true
+PB0.Signal=GPIO_Input
+PB1.GPIOParameters=GPIO_PuPd,GPIO_Label,GPIO_Mode
+PB1.GPIO_Label=SET1
+PB1.GPIO_Mode=GPIO_MODE_INPUT
+PB1.GPIO_PuPd=GPIO_PULLUP
+PB1.Locked=true
+PB1.Signal=GPIO_Input
+PB2.GPIOParameters=GPIO_PuPd,GPIO_Label
+PB2.GPIO_Label=OUT8
+PB2.GPIO_PuPd=GPIO_NOPULL
+PB2.Locked=true
+PB2.Signal=GPIO_Output
+PB3.GPIOParameters=GPIO_PuPd,GPIO_Label
+PB3.GPIO_Label=OUT7
+PB3.GPIO_PuPd=GPIO_NOPULL
+PB3.Locked=true
+PB3.Signal=GPIO_Output
+PB4.GPIOParameters=GPIO_PuPd,GPIO_Label
+PB4.GPIO_Label=OUT6
+PB4.GPIO_PuPd=GPIO_NOPULL
+PB4.Locked=true
+PB4.Signal=GPIO_Output
+PB5.GPIOParameters=GPIO_Label
+PB5.GPIO_Label=OUT5
+PB5.Locked=true
+PB5.Signal=GPIO_Output
+PB6.GPIOParameters=GPIO_Label
+PB6.GPIO_Label=OUT4
+PB6.Locked=true
+PB6.Signal=GPIO_Output
+PB7.GPIOParameters=GPIO_Label
+PB7.GPIO_Label=OUT3
+PB7.Locked=true
+PB7.Signal=GPIO_Output
+PB8.GPIOParameters=GPIO_Label
+PB8.GPIO_Label=OUT2
+PB8.Locked=true
+PB8.Signal=GPIO_Output
+PB9.GPIOParameters=GPIO_Label
+PB9.GPIO_Label=OUT1
+PB9.Locked=true
+PB9.Signal=GPIO_Output
+PC14-OSC32_IN\ (PC14).GPIOParameters=GPIO_PuPd,GPIO_Label,GPIO_Mode
+PC14-OSC32_IN\ (PC14).GPIO_Label=SET3
+PC14-OSC32_IN\ (PC14).GPIO_Mode=GPIO_MODE_INPUT
+PC14-OSC32_IN\ (PC14).GPIO_PuPd=GPIO_PULLUP
+PC14-OSC32_IN\ (PC14).Locked=true
+PC14-OSC32_IN\ (PC14).Signal=GPIO_Input
+PC15-OSC32_OUT\ (PC15).GPIOParameters=GPIO_PuPd,GPIO_Label,GPIO_Mode
+PC15-OSC32_OUT\ (PC15).GPIO_Label=SET4
+PC15-OSC32_OUT\ (PC15).GPIO_Mode=GPIO_MODE_INPUT
+PC15-OSC32_OUT\ (PC15).GPIO_PuPd=GPIO_PULLUP
+PC15-OSC32_OUT\ (PC15).Locked=true
+PC15-OSC32_OUT\ (PC15).Signal=GPIO_Input
+PinOutPanel.RotationAngle=0
+ProjectManager.AskForMigrate=true
+ProjectManager.BackupPrevious=false
+ProjectManager.CompilerOptimize=6
+ProjectManager.ComputerToolchain=false
+ProjectManager.CoupleFile=false
+ProjectManager.CustomerFirmwarePackage=
+ProjectManager.DefaultFWLocation=true
+ProjectManager.DeletePrevious=true
+ProjectManager.DeviceId=STM32G030K6Tx
+ProjectManager.FirmwarePackage=STM32Cube FW_G0 V1.5.0
+ProjectManager.FreePins=false
+ProjectManager.HalAssertFull=false
+ProjectManager.HeapSize=0x200
+ProjectManager.KeepUserCode=true
+ProjectManager.LastFirmware=true
+ProjectManager.LibraryCopy=0
+ProjectManager.MainLocation=Core/Src
+ProjectManager.NoMain=false
+ProjectManager.PreviousToolchain=
+ProjectManager.ProjectBuild=false
+ProjectManager.ProjectFileName=8ch.ioc
+ProjectManager.ProjectName=8ch
+ProjectManager.RegisterCallBack=
+ProjectManager.StackSize=0x400
+ProjectManager.TargetToolchain=MDK-ARM V5.32
+ProjectManager.ToolChainLocation=
+ProjectManager.UnderRoot=false
+ProjectManager.functionlistsort=1-MX_GPIO_Init-GPIO-false-HAL-true,2-SystemClock_Config-RCC-false-HAL-false,3-MX_IWDG_Init-IWDG-false-HAL-true,4-MX_DMA_Init-DMA-false-HAL-true,5-MX_USART1_UART_Init-USART1-false-HAL-true,6-MX_TIM14_Init-TIM14-false-HAL-true,7-MX_ADC1_Init-ADC1-false-HAL-true
+RCC.ADCFreq_Value=64000000
+RCC.AHBFreq_Value=64000000
+RCC.APBFreq_Value=64000000
+RCC.APBTimFreq_Value=64000000
+RCC.CortexFreq_Value=64000000
+RCC.EXTERNAL_CLOCK_VALUE=12288000
+RCC.FCLKCortexFreq_Value=64000000
+RCC.FamilyName=M
+RCC.HCLKFreq_Value=64000000
+RCC.HSE_VALUE=8000000
+RCC.HSI_VALUE=16000000
+RCC.I2C1Freq_Value=64000000
+RCC.I2S1Freq_Value=64000000
+RCC.IPParameters=ADCFreq_Value,AHBFreq_Value,APBFreq_Value,APBTimFreq_Value,CortexFreq_Value,EXTERNAL_CLOCK_VALUE,FCLKCortexFreq_Value,FamilyName,HCLKFreq_Value,HSE_VALUE,HSI_VALUE,I2C1Freq_Value,I2S1Freq_Value,LSCOPinFreq_Value,LSE_VALUE,LSI_VALUE,MCO1PinFreq_Value,PLLPoutputFreq_Value,PLLRCLKFreq_Value,PWRFreq_Value,SYSCLKFreq_VALUE,SYSCLKSource,USART1Freq_Value,VCOInputFreq_Value,VCOOutputFreq_Value
+RCC.LSCOPinFreq_Value=32000
+RCC.LSE_VALUE=32768
+RCC.LSI_VALUE=32000
+RCC.MCO1PinFreq_Value=64000000
+RCC.PLLPoutputFreq_Value=64000000
+RCC.PLLRCLKFreq_Value=64000000
+RCC.PWRFreq_Value=64000000
+RCC.SYSCLKFreq_VALUE=64000000
+RCC.SYSCLKSource=RCC_SYSCLKSOURCE_PLLCLK
+RCC.USART1Freq_Value=64000000
+RCC.VCOInputFreq_Value=16000000
+RCC.VCOOutputFreq_Value=128000000
+TIM14.IPParameters=Period,Prescaler
+TIM14.Period=64000
+TIM14.Prescaler=32 - 1
+USART1.BaudRate=9600
+USART1.IPParameters=VirtualMode-Asynchronous,BaudRate
+USART1.VirtualMode-Asynchronous=VM_ASYNC
+VP_IWDG_VS_IWDG.Mode=IWDG_Activate
+VP_IWDG_VS_IWDG.Signal=IWDG_VS_IWDG
+VP_SYS_VS_Systick.Mode=SysTick
+VP_SYS_VS_Systick.Signal=SYS_VS_Systick
+VP_TIM14_VS_ClockSourceINT.Mode=Enable_Timer
+VP_TIM14_VS_ClockSourceINT.Signal=TIM14_VS_ClockSourceINT
+board=custom
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Core/Inc/main.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Core/Inc/main.h
new file mode 100644
index 0000000..f350e3c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Core/Inc/main.h
@@ -0,0 +1,182 @@
+/* USER CODE BEGIN Header */
+/**
+  ******************************************************************************
+  * @file           : main.h
+  * @brief          : Header for main.c file.
+  *                   This file contains the common defines of the application.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+/* USER CODE END Header */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __MAIN_H
+#define __MAIN_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+
+#include "string.h"
+
+
+/* USER CODE END Includes */
+
+/* Exported types ------------------------------------------------------------*/
+/* USER CODE BEGIN ET */
+
+/* USER CODE END ET */
+
+/* Exported constants --------------------------------------------------------*/
+/* USER CODE BEGIN EC */
+
+/* USER CODE END EC */
+
+/* Exported macro ------------------------------------------------------------*/
+/* USER CODE BEGIN EM */
+
+/* USER CODE END EM */
+
+/* Exported functions prototypes ---------------------------------------------*/
+void Error_Handler(void);
+
+/* USER CODE BEGIN EFP */
+
+//#define IS_4CH_MODE
+
+#ifndef IS_4CH_MODE
+extern uint8_t SET_1;
+extern uint8_t SET_2;
+extern uint8_t SET_3;
+extern uint8_t SET_4;
+#endif
+
+extern ADC_HandleTypeDef hadc1;
+extern DMA_HandleTypeDef hdma_adc1;
+
+extern IWDG_HandleTypeDef hiwdg;
+
+extern TIM_HandleTypeDef htim14;
+
+extern UART_HandleTypeDef huart1;
+extern DMA_HandleTypeDef hdma_usart1_tx;
+
+
+uint8_t CloseIrqAndSave(void);
+void CloseIrqAndActive(uint8_t data);
+
+
+#ifdef IS_4CH_MODE
+
+#define OUT2_Pin GPIO_PIN_14
+#define OUT2_GPIO_Port GPIOC
+#define OUT3_Pin GPIO_PIN_15
+#define OUT3_GPIO_Port GPIOC
+#define IN1_Pin GPIO_PIN_0
+#define IN1_GPIO_Port GPIOA
+#define IN2_Pin GPIO_PIN_1
+#define IN2_GPIO_Port GPIOA
+#define IN3_Pin GPIO_PIN_2
+#define IN3_GPIO_Port GPIOA
+#define IN4_Pin GPIO_PIN_3
+#define IN4_GPIO_Port GPIOA
+#define IN5_Pin GPIO_PIN_4
+#define IN5_GPIO_Port GPIOA
+#define IN6_Pin GPIO_PIN_5
+#define IN6_GPIO_Port GPIOA
+#define IN7_Pin GPIO_PIN_6
+#define IN7_GPIO_Port GPIOA
+#define IN8_Pin GPIO_PIN_7
+#define IN8_GPIO_Port GPIOA
+#define LED_STA_Pin GPIO_PIN_8
+#define LED_STA_GPIO_Port GPIOA
+#define OUT1_Pin GPIO_PIN_11
+#define OUT1_GPIO_Port GPIOA
+#define OUT4_Pin GPIO_PIN_12
+#define OUT4_GPIO_Port GPIOA
+#define SWDIO_Pin GPIO_PIN_13
+#define SWDIO_GPIO_Port GPIOA
+#define SWCLK_Pin GPIO_PIN_14
+#define SWCLK_GPIO_Port GPIOA
+
+#else
+
+
+/* USER CODE END EFP */
+
+/* Private defines -----------------------------------------------------------*/
+#define OUT1_Pin GPIO_PIN_9
+#define OUT1_GPIO_Port GPIOB
+#define SET3_Pin GPIO_PIN_14
+#define SET3_GPIO_Port GPIOC
+#define SET4_Pin GPIO_PIN_15
+#define SET4_GPIO_Port GPIOC
+#define IN1_Pin GPIO_PIN_0
+#define IN1_GPIO_Port GPIOA
+#define IN2_Pin GPIO_PIN_1
+#define IN2_GPIO_Port GPIOA
+#define IN3_Pin GPIO_PIN_2
+#define IN3_GPIO_Port GPIOA
+#define IN4_Pin GPIO_PIN_3
+#define IN4_GPIO_Port GPIOA
+#define IN5_Pin GPIO_PIN_4
+#define IN5_GPIO_Port GPIOA
+#define IN6_Pin GPIO_PIN_5
+#define IN6_GPIO_Port GPIOA
+#define IN7_Pin GPIO_PIN_6
+#define IN7_GPIO_Port GPIOA
+#define IN8_Pin GPIO_PIN_7
+#define IN8_GPIO_Port GPIOA
+#define SET2_Pin GPIO_PIN_0
+#define SET2_GPIO_Port GPIOB
+#define SET1_Pin GPIO_PIN_1
+#define SET1_GPIO_Port GPIOB
+#define OUT8_Pin GPIO_PIN_2
+#define OUT8_GPIO_Port GPIOB
+#define LED_STA_Pin GPIO_PIN_8
+#define LED_STA_GPIO_Port GPIOA
+#define SWDIO_Pin GPIO_PIN_13
+#define SWDIO_GPIO_Port GPIOA
+#define SWCLK_Pin GPIO_PIN_14
+#define SWCLK_GPIO_Port GPIOA
+#define OUT7_Pin GPIO_PIN_3
+#define OUT7_GPIO_Port GPIOB
+#define OUT6_Pin GPIO_PIN_4
+#define OUT6_GPIO_Port GPIOB
+#define OUT5_Pin GPIO_PIN_5
+#define OUT5_GPIO_Port GPIOB
+#define OUT4_Pin GPIO_PIN_6
+#define OUT4_GPIO_Port GPIOB
+#define OUT3_Pin GPIO_PIN_7
+#define OUT3_GPIO_Port GPIOB
+#define OUT2_Pin GPIO_PIN_8
+#define OUT2_GPIO_Port GPIOB
+/* USER CODE BEGIN Private defines */
+
+#endif
+
+/* USER CODE END Private defines */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __MAIN_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Core/Inc/stm32g0xx_hal_conf.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Core/Inc/stm32g0xx_hal_conf.h
new file mode 100644
index 0000000..249830f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Core/Inc/stm32g0xx_hal_conf.h
@@ -0,0 +1,352 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_conf.h
+  * @author  MCD Application Team
+  * @brief   HAL configuration file.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_CONF_H
+#define STM32G0xx_HAL_CONF_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+
+/* ########################## Module Selection ############################## */
+/**
+  * @brief This is the list of modules to be used in the HAL driver
+  */
+#define HAL_MODULE_ENABLED
+#define HAL_ADC_MODULE_ENABLED
+/* #define HAL_CEC_MODULE_ENABLED   */
+/* #define HAL_COMP_MODULE_ENABLED   */
+/* #define HAL_CRC_MODULE_ENABLED   */
+/* #define HAL_CRYP_MODULE_ENABLED   */
+/* #define HAL_DAC_MODULE_ENABLED   */
+/* #define HAL_EXTI_MODULE_ENABLED   */
+/* #define HAL_FDCAN_MODULE_ENABLED   */
+/* #define HAL_HCD_MODULE_ENABLED   */
+/* #define HAL_I2C_MODULE_ENABLED   */
+/* #define HAL_I2S_MODULE_ENABLED   */
+#define HAL_IWDG_MODULE_ENABLED
+/* #define HAL_IRDA_MODULE_ENABLED   */
+/* #define HAL_LPTIM_MODULE_ENABLED   */
+/* #define HAL_PCD_MODULE_ENABLED   */
+/* #define HAL_RNG_MODULE_ENABLED   */
+/* #define HAL_RTC_MODULE_ENABLED   */
+/* #define HAL_SMARTCARD_MODULE_ENABLED   */
+/* #define HAL_SMBUS_MODULE_ENABLED   */
+/* #define HAL_SPI_MODULE_ENABLED   */
+#define HAL_TIM_MODULE_ENABLED
+#define HAL_UART_MODULE_ENABLED
+/* #define HAL_USART_MODULE_ENABLED   */
+/* #define HAL_WWDG_MODULE_ENABLED   */
+#define HAL_GPIO_MODULE_ENABLED
+#define HAL_EXTI_MODULE_ENABLED
+#define HAL_DMA_MODULE_ENABLED
+#define HAL_RCC_MODULE_ENABLED
+#define HAL_FLASH_MODULE_ENABLED
+#define HAL_PWR_MODULE_ENABLED
+#define HAL_CORTEX_MODULE_ENABLED
+
+/* ########################## Register Callbacks selection ############################## */
+/**
+  * @brief This is the list of modules where register callback can be used
+  */
+#define USE_HAL_ADC_REGISTER_CALLBACKS    0u
+#define USE_HAL_CEC_REGISTER_CALLBACKS    0u
+#define USE_HAL_COMP_REGISTER_CALLBACKS   0u
+#define USE_HAL_CRYP_REGISTER_CALLBACKS   0u
+#define USE_HAL_DAC_REGISTER_CALLBACKS    0u
+#define USE_HAL_FDCAN_REGISTER_CALLBACKS  0u
+#define USE_HAL_HCD_REGISTER_CALLBACKS    0u
+#define USE_HAL_I2C_REGISTER_CALLBACKS    0u
+#define USE_HAL_I2S_REGISTER_CALLBACKS    0u
+#define USE_HAL_IRDA_REGISTER_CALLBACKS   0u
+#define USE_HAL_LPTIM_REGISTER_CALLBACKS  0u
+#define USE_HAL_PCD_REGISTER_CALLBACKS    0u
+#define USE_HAL_RNG_REGISTER_CALLBACKS    0u
+#define USE_HAL_RTC_REGISTER_CALLBACKS    0u
+#define USE_HAL_SMBUS_REGISTER_CALLBACKS  0u
+#define USE_HAL_SPI_REGISTER_CALLBACKS    0u
+#define USE_HAL_TIM_REGISTER_CALLBACKS    0u
+#define USE_HAL_UART_REGISTER_CALLBACKS   0u
+#define USE_HAL_USART_REGISTER_CALLBACKS  0u
+#define USE_HAL_WWDG_REGISTER_CALLBACKS   0u
+
+/* ########################## Oscillator Values adaptation ####################*/
+/**
+  * @brief Adjust the value of External High Speed oscillator (HSE) used in your application.
+  *        This value is used by the RCC HAL module to compute the system frequency
+  *        (when HSE is used as system clock source, directly or through the PLL).
+  */
+#if !defined  (HSE_VALUE)
+#define HSE_VALUE    (8000000UL)         /*!< Value of the External oscillator in Hz */
+#endif /* HSE_VALUE */
+
+#if !defined  (HSE_STARTUP_TIMEOUT)
+#define HSE_STARTUP_TIMEOUT    (100UL)         /*!< Time out for HSE start up, in ms */
+#endif /* HSE_STARTUP_TIMEOUT */
+
+/**
+  * @brief Internal High Speed oscillator (HSI) value.
+  *        This value is used by the RCC HAL module to compute the system frequency
+  *        (when HSI is used as system clock source, directly or through the PLL).
+  */
+#if !defined  (HSI_VALUE)
+#define HSI_VALUE    (16000000UL)            /*!< Value of the Internal oscillator in Hz*/
+#endif /* HSI_VALUE */
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+/**
+  * @brief Internal High Speed oscillator (HSI48) value for USB FS, SDMMC and RNG.
+  *        This internal oscillator is mainly dedicated to provide a high precision clock to
+  *        the USB peripheral by means of a special Clock Recovery System (CRS) circuitry.
+  *        When the CRS is not used, the HSI48 RC oscillator runs on it default frequency
+  *        which is subject to manufacturing process variations.
+  */
+#if !defined  (HSI48_VALUE)
+  #define HSI48_VALUE   48000000U             /*!< Value of the Internal High Speed oscillator for USB FS/SDMMC/RNG in Hz.
+                                               The real value my vary depending on manufacturing process variations.*/
+#endif /* HSI48_VALUE */
+#endif
+
+/**
+  * @brief Internal Low Speed oscillator (LSI) value.
+  */
+#if !defined  (LSI_VALUE)
+#define LSI_VALUE  (32000UL)                /*!< LSI Typical Value in Hz*/
+#endif /* LSI_VALUE */                      /*!< Value of the Internal Low Speed oscillator in Hz
+The real value may vary depending on the variations
+in voltage and temperature.*/
+/**
+  * @brief External Low Speed oscillator (LSE) value.
+  *        This value is used by the UART, RTC HAL module to compute the system frequency
+  */
+#if !defined  (LSE_VALUE)
+#define LSE_VALUE    (32768UL)               /*!< Value of the External oscillator in Hz*/
+#endif /* LSE_VALUE */
+
+#if !defined  (LSE_STARTUP_TIMEOUT)
+#define LSE_STARTUP_TIMEOUT    (5000UL)      /*!< Time out for LSE start up, in ms */
+#endif /* LSE_STARTUP_TIMEOUT */
+
+/**
+  * @brief External clock source for I2S1 peripheral
+  *        This value is used by the RCC HAL module to compute the I2S1 clock source
+  *        frequency.
+  */
+#if !defined  (EXTERNAL_I2S1_CLOCK_VALUE)
+#define EXTERNAL_I2S1_CLOCK_VALUE    (12288000UL) /*!< Value of the I2S1 External clock source in Hz*/
+#endif /* EXTERNAL_I2S1_CLOCK_VALUE */
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+/**
+  * @brief External clock source for I2S2 peripheral
+  *        This value is used by the RCC HAL module to compute the I2S2 clock source
+  *        frequency.
+  */
+#if !defined  (EXTERNAL_I2S2_CLOCK_VALUE)
+  #define EXTERNAL_I2S2_CLOCK_VALUE    48000U /*!< Value of the I2S2 External clock source in Hz*/
+#endif /* EXTERNAL_I2S2_CLOCK_VALUE */
+#endif
+
+/* Tip: To avoid modifying this file each time you need to use different HSE,
+   ===  you can define the HSE value in your toolchain compiler preprocessor. */
+
+/* ########################### System Configuration ######################### */
+/**
+  * @brief This is the HAL system configuration section
+  */
+#define  VDD_VALUE                    (3300UL)                                        /*!< Value of VDD in mv */
+#define  TICK_INT_PRIORITY            1U /*!< tick interrupt priority */
+#define  USE_RTOS                     0U
+#define  PREFETCH_ENABLE              1U
+#define  INSTRUCTION_CACHE_ENABLE     1U
+
+/* ################## SPI peripheral configuration ########################## */
+
+/* CRC FEATURE: Use to activate CRC feature inside HAL SPI Driver
+* Activated: CRC code is present inside driver
+* Deactivated: CRC code cleaned from driver
+*/
+
+#define USE_SPI_CRC                     0U
+
+/* ################## CRYP peripheral configuration ########################## */
+
+#define USE_HAL_CRYP_SUSPEND_RESUME     1U
+
+/* ########################## Assert Selection ############################## */
+/**
+  * @brief Uncomment the line below to expanse the "assert_param" macro in the
+  *        HAL drivers code
+  */
+/* #define USE_FULL_ASSERT    1U */
+
+/* Includes ------------------------------------------------------------------*/
+/**
+  * @brief Include modules header file
+  */
+
+#ifdef HAL_RCC_MODULE_ENABLED
+#include "stm32g0xx_hal_rcc.h"
+#endif /* HAL_RCC_MODULE_ENABLED */
+
+#ifdef HAL_GPIO_MODULE_ENABLED
+#include "stm32g0xx_hal_gpio.h"
+#endif /* HAL_GPIO_MODULE_ENABLED */
+
+#ifdef HAL_DMA_MODULE_ENABLED
+#include "stm32g0xx_hal_dma.h"
+#endif /* HAL_DMA_MODULE_ENABLED */
+
+#ifdef HAL_CORTEX_MODULE_ENABLED
+#include "stm32g0xx_hal_cortex.h"
+#endif /* HAL_CORTEX_MODULE_ENABLED */
+
+#ifdef HAL_ADC_MODULE_ENABLED
+#include "stm32g0xx_hal_adc.h"
+#include "stm32g0xx_hal_adc_ex.h"
+#endif /* HAL_ADC_MODULE_ENABLED */
+
+#ifdef HAL_CEC_MODULE_ENABLED
+#include "stm32g0xx_hal_cec.h"
+#endif /* HAL_CEC_MODULE_ENABLED */
+
+#ifdef HAL_COMP_MODULE_ENABLED
+#include "stm32g0xx_hal_comp.h"
+#endif /* HAL_COMP_MODULE_ENABLED */
+
+#ifdef HAL_CRC_MODULE_ENABLED
+#include "stm32g0xx_hal_crc.h"
+#endif /* HAL_CRC_MODULE_ENABLED */
+
+#ifdef HAL_CRYP_MODULE_ENABLED
+#include "stm32g0xx_hal_cryp.h"
+#endif /* HAL_CRYP_MODULE_ENABLED */
+
+#ifdef HAL_DAC_MODULE_ENABLED
+#include "stm32g0xx_hal_dac.h"
+#endif /* HAL_DAC_MODULE_ENABLED */
+
+#ifdef HAL_EXTI_MODULE_ENABLED
+#include "stm32g0xx_hal_exti.h"
+#endif /* HAL_EXTI_MODULE_ENABLED */
+
+#ifdef HAL_FLASH_MODULE_ENABLED
+#include "stm32g0xx_hal_flash.h"
+#endif /* HAL_FLASH_MODULE_ENABLED */
+
+#ifdef HAL_FDCAN_MODULE_ENABLED
+#include "stm32g0xx_hal_fdcan.h"
+#endif /* HAL_FDCAN_MODULE_ENABLED */
+
+#ifdef HAL_HCD_MODULE_ENABLED
+#include "stm32g0xx_hal_hcd.h"
+#endif /* HAL_HCD_MODULE_ENABLED */
+
+#ifdef HAL_I2C_MODULE_ENABLED
+#include "stm32g0xx_hal_i2c.h"
+#endif /* HAL_I2C_MODULE_ENABLED */
+
+#ifdef HAL_I2S_MODULE_ENABLED
+#include "stm32g0xx_hal_i2s.h"
+#endif /* HAL_I2S_MODULE_ENABLED */
+
+#ifdef HAL_IRDA_MODULE_ENABLED
+#include "stm32g0xx_hal_irda.h"
+#endif /* HAL_IRDA_MODULE_ENABLED */
+
+#ifdef HAL_IWDG_MODULE_ENABLED
+#include "stm32g0xx_hal_iwdg.h"
+#endif /* HAL_IWDG_MODULE_ENABLED */
+
+#ifdef HAL_LPTIM_MODULE_ENABLED
+#include "stm32g0xx_hal_lptim.h"
+#endif /* HAL_LPTIM_MODULE_ENABLED */
+
+#ifdef HAL_PCD_MODULE_ENABLED
+#include "stm32g0xx_hal_pcd.h"
+#endif /* HAL_PCD_MODULE_ENABLED */
+
+#ifdef HAL_PWR_MODULE_ENABLED
+#include "stm32g0xx_hal_pwr.h"
+#endif /* HAL_PWR_MODULE_ENABLED */
+
+#ifdef HAL_RNG_MODULE_ENABLED
+#include "stm32g0xx_hal_rng.h"
+#endif /* HAL_RNG_MODULE_ENABLED */
+
+#ifdef HAL_RTC_MODULE_ENABLED
+#include "stm32g0xx_hal_rtc.h"
+#endif /* HAL_RTC_MODULE_ENABLED */
+
+#ifdef HAL_SMARTCARD_MODULE_ENABLED
+#include "stm32g0xx_hal_smartcard.h"
+#endif /* HAL_SMARTCARD_MODULE_ENABLED */
+
+#ifdef HAL_SMBUS_MODULE_ENABLED
+#include "stm32g0xx_hal_smbus.h"
+#endif /* HAL_SMBUS_MODULE_ENABLED */
+
+#ifdef HAL_SPI_MODULE_ENABLED
+#include "stm32g0xx_hal_spi.h"
+#endif /* HAL_SPI_MODULE_ENABLED */
+
+#ifdef HAL_TIM_MODULE_ENABLED
+#include "stm32g0xx_hal_tim.h"
+#endif /* HAL_TIM_MODULE_ENABLED */
+
+#ifdef HAL_UART_MODULE_ENABLED
+#include "stm32g0xx_hal_uart.h"
+#endif /* HAL_UART_MODULE_ENABLED */
+
+#ifdef HAL_USART_MODULE_ENABLED
+#include "stm32g0xx_hal_usart.h"
+#endif /* HAL_USART_MODULE_ENABLED */
+
+#ifdef HAL_WWDG_MODULE_ENABLED
+#include "stm32g0xx_hal_wwdg.h"
+#endif /* HAL_WWDG_MODULE_ENABLED */
+
+/* Exported macro ------------------------------------------------------------*/
+#ifdef  USE_FULL_ASSERT
+/**
+  * @brief  The assert_param macro is used for functions parameters check.
+  * @param  expr If expr is false, it calls assert_failed function
+  *         which reports the name of the source file and the source
+  *         line number of the call that failed.
+  *         If expr is true, it returns no value.
+  * @retval None
+  */
+#define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__))
+/* Exported functions ------------------------------------------------------- */
+void assert_failed(uint8_t *file, uint32_t line);
+#else
+#define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_CONF_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Core/Inc/stm32g0xx_it.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Core/Inc/stm32g0xx_it.h
new file mode 100644
index 0000000..eeea2fd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Core/Inc/stm32g0xx_it.h
@@ -0,0 +1,69 @@
+/* USER CODE BEGIN Header */
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_it.h
+  * @brief   This file contains the headers of the interrupt handlers.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+ ******************************************************************************
+  */
+/* USER CODE END Header */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32G0xx_IT_H
+#define __STM32G0xx_IT_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+
+/* Exported types ------------------------------------------------------------*/
+/* USER CODE BEGIN ET */
+
+/* USER CODE END ET */
+
+/* Exported constants --------------------------------------------------------*/
+/* USER CODE BEGIN EC */
+
+/* USER CODE END EC */
+
+/* Exported macro ------------------------------------------------------------*/
+/* USER CODE BEGIN EM */
+
+/* USER CODE END EM */
+
+/* Exported functions prototypes ---------------------------------------------*/
+void NMI_Handler(void);
+void HardFault_Handler(void);
+void SVC_Handler(void);
+void PendSV_Handler(void);
+void SysTick_Handler(void);
+void DMA1_Channel1_IRQHandler(void);
+void DMA1_Channel2_3_IRQHandler(void);
+void TIM14_IRQHandler(void);
+void USART1_IRQHandler(void);
+/* USER CODE BEGIN EFP */
+
+/* USER CODE END EFP */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32G0xx_IT_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Core/Src/main.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Core/Src/main.c
new file mode 100644
index 0000000..f5d39ef
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Core/Src/main.c
@@ -0,0 +1,1275 @@
+/* USER CODE BEGIN Header */
+/**
+  ******************************************************************************
+  * @file           : main.c
+  * @brief          : Main program body
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+/* USER CODE END Header */
+/* Includes ------------------------------------------------------------------*/
+#include "main.h"
+
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+#include "save.h"
+
+
+/* USER CODE END Includes */
+
+/* Private typedef -----------------------------------------------------------*/
+/* USER CODE BEGIN PTD */
+
+/* USER CODE END PTD */
+
+/* Private define ------------------------------------------------------------*/
+/* USER CODE BEGIN PD */
+
+
+/* USER CODE END PD */
+
+/* Private macro -------------------------------------------------------------*/
+/* USER CODE BEGIN PM */
+
+/* USER CODE END PM */
+
+/* Private variables ---------------------------------------------------------*/
+ADC_HandleTypeDef hadc1;
+DMA_HandleTypeDef hdma_adc1;
+
+IWDG_HandleTypeDef hiwdg;
+
+TIM_HandleTypeDef htim14;
+
+UART_HandleTypeDef huart1;
+DMA_HandleTypeDef hdma_usart1_tx;
+
+/* USER CODE BEGIN PV */
+
+/* USER CODE END PV */
+
+/* Private function prototypes -----------------------------------------------*/
+void SystemClock_Config(void);
+static void MX_GPIO_Init(void);
+static void MX_IWDG_Init(void);
+static void MX_DMA_Init(void);
+static void MX_USART1_UART_Init(void);
+static void MX_TIM14_Init(void);
+static void MX_ADC1_Init(void);
+/* USER CODE BEGIN PFP */
+
+/* USER CODE END PFP */
+
+/* Private user code ---------------------------------------------------------*/
+/* USER CODE BEGIN 0 */
+
+#ifdef IS_4CH_MODE
+
+#define ADC_BUFFER_SIZE     10
+#define ADC_LIST_SIZE       6
+#define ADC_CHANNEL_NUM     8
+#define CHANNEL_NUM     		4
+
+#else
+
+#define ADC_BUFFER_SIZE     10
+#define ADC_LIST_SIZE       6
+#define ADC_CHANNEL_NUM     8
+#define CHANNEL_NUM     		8
+
+#endif
+
+
+uint8_t POWER_ON_EN = 0;
+
+//
+void GPIO_Output(uint8_t IO, uint8_t state){
+  switch(IO){
+    case 0:if(state)OUT1_GPIO_Port->BSRR = (uint32_t)OUT1_Pin;else OUT1_GPIO_Port->BRR = (uint32_t)OUT1_Pin;break;
+    case 1:if(state)OUT2_GPIO_Port->BSRR = (uint32_t)OUT2_Pin;else OUT2_GPIO_Port->BRR = (uint32_t)OUT2_Pin;break;
+    case 2:if(state)OUT3_GPIO_Port->BSRR = (uint32_t)OUT3_Pin;else OUT3_GPIO_Port->BRR = (uint32_t)OUT3_Pin;break;
+    case 3:if(state)OUT4_GPIO_Port->BSRR = (uint32_t)OUT4_Pin;else OUT4_GPIO_Port->BRR = (uint32_t)OUT4_Pin;break;
+#ifndef IS_4CH_MODE
+    case 4:if(state)OUT5_GPIO_Port->BSRR = (uint32_t)OUT5_Pin;else OUT5_GPIO_Port->BRR = (uint32_t)OUT5_Pin;break;
+    case 5:if(state)OUT6_GPIO_Port->BSRR = (uint32_t)OUT6_Pin;else OUT6_GPIO_Port->BRR = (uint32_t)OUT6_Pin;break;
+    case 6:if(state)OUT7_GPIO_Port->BSRR = (uint32_t)OUT7_Pin;else OUT7_GPIO_Port->BRR = (uint32_t)OUT7_Pin;break;
+    case 7:if(state)OUT8_GPIO_Port->BSRR = (uint32_t)OUT8_Pin;else OUT8_GPIO_Port->BRR = (uint32_t)OUT8_Pin;break;
+#endif
+  }
+}
+
+uint16_t OutListFerq = 1000; //us
+
+volatile uint16_t I_Buffer = 0;
+volatile uint16_t O_Buffer = 0;
+volatile uint16_t O_CountDown[CHANNEL_NUM] = {0};
+
+volatile uint16_t ADC_Buffer[ADC_BUFFER_SIZE][ADC_CHANNEL_NUM];
+volatile uint16_t ADC_List[ADC_CHANNEL_NUM][ADC_LIST_SIZE];
+volatile uint16_t ADC_Now[ADC_CHANNEL_NUM];
+
+volatile uint16_t ADC_Zero[ADC_CHANNEL_NUM] = {0};
+
+volatile uint8_t InputCount[CHANNEL_NUM] = {0};
+volatile uint16_t InputLevel_MAX[CHANNEL_NUM] = {0};
+volatile uint16_t InputLevel_Now[CHANNEL_NUM] = {0};
+
+
+uint8_t SystemError = 0;
+uint8_t SystemTest = 0;
+
+#ifndef IS_4CH_MODE
+uint8_t SET_1 = 0;
+uint8_t SET_2 = 0;
+uint8_t SET_3 = 0;
+uint8_t SET_4 = 0;
+#endif
+//Êä³öº¯Êý
+void IO_OutputList(void){
+ 
+  for(uint8_t i = 0; i < CHANNEL_NUM; i ++){
+    if(O_Buffer & (1 << i)){
+			
+      if(POWER_ON_EN)
+        GPIO_Output(i, SystemSet.OutLoLength < O_CountDown[i]);
+			
+      O_CountDown[i]--;
+			
+      if(O_CountDown[i] == 0){
+        O_Buffer &= ~(1 << i);
+				I_Buffer &= ~(1 << i);
+      }
+    }
+    else{
+      O_CountDown[i] = 0;
+      GPIO_Output(i, 0);
+    }
+  }
+}
+
+
+//Çå³ý²Ù×÷
+void DoMute(uint8_t ID){
+	I_Buffer &= ~(1 << ID);
+	InputCount[ID] = 0;
+	InputLevel_MAX[ID] = 0;
+}
+
+//²Ù×÷Êä³ö
+void DoOutput(uint8_t ID){
+  
+  UartDebug();
+  
+	//Çå³ýÕû×éÒì¶Ë
+  if(SystemSet.ADC_Mute_Side){
+    
+    if(ID > 3){
+      DoMute(4);
+      DoMute(5);
+      DoMute(6);
+      DoMute(7);
+    }
+    else{
+      DoMute(0);
+      DoMute(1);
+      DoMute(2);
+      DoMute(3);
+    }
+    
+  }
+  else{
+    
+    if(ID == 0 || ID == 3){
+      DoMute(1);
+      DoMute(2);
+    }
+    else if(ID == 1 || ID == 2){
+      DoMute(0);
+      DoMute(3);
+    }
+    else if(ID == 4 || ID == 7){
+      DoMute(5);
+      DoMute(6);
+    }
+    else if(ID == 5 || ID == 6){
+      DoMute(4);
+      DoMute(7);
+    }
+    else return;
+    
+    DoMute(ID);
+    
+  }
+	
+  //allow output
+  O_Buffer |= 1 << ID;
+  O_CountDown[ID] = SystemSet.OutHiLength + SystemSet.OutLoLength;
+	//here need to make all channel mute
+}
+
+
+void REG_Output(uint8_t ID,uint16_t Level){
+	
+	//Ê״εǼÇ
+	if(((I_Buffer>>ID)&1) == 0){
+		I_Buffer |= 1<<ID;
+		InputCount[ID] = 0;
+	}
+	
+	//¼Ç¼×î´óÖµ
+	if(Level > InputLevel_MAX[ID]){
+		InputLevel_MAX[ID] = Level;
+	}
+	
+}
+
+//²éÕÒ×î´óÖµ£¬½öÓÃÓڵǼǺó
+uint8_t CheckAdcMax(uint8_t ID, uint16_t* pValueList){
+	
+  uint16_t ADC_Value = pValueList[ID];
+	
+  if(SystemSet.ADC_Mute_Side){    
+    
+    switch(ID){
+      //1P
+      case 0:
+        if(
+          ADC_Value < pValueList[1]
+         ||ADC_Value < pValueList[2]
+         ||ADC_Value < pValueList[3]
+          ){
+          return 0;
+        }
+        else{
+          return 1;
+        }
+        
+      case 1:
+        if(
+          ADC_Value < pValueList[0]
+         ||ADC_Value < pValueList[2]
+         ||ADC_Value < pValueList[3]
+          ){
+          return 0;
+        }
+        else{
+          return 1;
+        }
+        
+      case 2:
+        if(
+          ADC_Value < pValueList[1]
+         ||ADC_Value < pValueList[0]
+         ||ADC_Value < pValueList[3]
+          ){
+          return 0;
+        }
+        else{
+          return 1;
+        }
+        
+      case 3:
+        if(
+          ADC_Value < pValueList[1]
+         ||ADC_Value < pValueList[2]
+         ||ADC_Value < pValueList[0]
+          ){
+          return 0;
+        }
+        else{
+          return 1;
+        }
+        
+        //2P
+      case 4:
+        if(
+          ADC_Value < pValueList[5]
+         ||ADC_Value < pValueList[6]
+         ||ADC_Value < pValueList[7]
+          ){
+          return 0;
+        }
+        else{
+          return 1;
+        }
+        
+      case 5:
+        if(
+          ADC_Value < pValueList[4]
+         ||ADC_Value < pValueList[6]
+         ||ADC_Value < pValueList[7]
+          ){
+          return 0;
+        }
+        else{
+          return 1;
+        }
+        
+      case 6:
+        if(
+          ADC_Value < pValueList[5]
+         ||ADC_Value < pValueList[4]
+         ||ADC_Value < pValueList[7]
+          ){
+          return 0;
+        }
+        else{
+          return 1;
+        }
+        
+      case 7:
+        if(
+          ADC_Value < pValueList[5]
+         ||ADC_Value < pValueList[6]
+         ||ADC_Value < pValueList[4]
+          ){
+          return 0;
+        }
+        else{
+          return 1;
+        }
+    }
+
+  }
+  
+  else{    
+    
+    switch(ID){
+      //1P
+      case 0:
+        if(
+          ADC_Value < pValueList[1]
+         ||ADC_Value < pValueList[2]
+          ){
+          return 0;
+        }
+        else{
+          return 1;
+        }
+        
+      case 1:
+        if(
+          ADC_Value < pValueList[0]
+         ||ADC_Value < pValueList[3]
+          ){
+          return 0;
+        }
+        else{
+          return 1;
+        }
+        
+      case 2:
+        if(
+         ADC_Value < pValueList[0]
+         ||ADC_Value < pValueList[3]
+          ){
+          return 0;
+        }
+        else{
+          return 1;
+        }
+        
+      case 3:
+        if(
+          ADC_Value < pValueList[1]
+         ||ADC_Value < pValueList[2]
+          ){
+          return 0;
+        }
+        else{
+          return 1;
+        }
+        
+        //2P
+      case 4:
+        if(
+          ADC_Value < pValueList[5]
+         ||ADC_Value < pValueList[6]
+          ){
+          return 0;
+        }
+        else{
+          return 1;
+        }
+        
+      case 5:
+        if(
+          ADC_Value < pValueList[4]
+         ||ADC_Value < pValueList[7]
+          ){
+          return 0;
+        }
+        else{
+          return 1;
+        }
+        
+      case 6:
+        if(
+         ADC_Value < pValueList[4]
+         ||ADC_Value < pValueList[7]
+          ){
+          return 0;
+        }
+        else{
+          return 1;
+        }
+        
+      case 7:
+        if(
+          ADC_Value < pValueList[5]
+         ||ADC_Value < pValueList[6]
+          ){
+          return 0;
+        }
+        else{
+          return 1;
+        }
+    }
+
+  }
+	
+	return 0;
+  
+}
+
+
+/*
+Ô­Àí£ºÊÕµ½×Ô¼º±»´¥·¢ºó£¬µÈ´ýÉèÖÃʱ¼äµ½
+ÔÚʱ¼ä¶ÎÄÚÓиßÓÚ×Ô¼ºÖµµÄ¾ÍÆÁ±Î×Ô¼º
+*/
+
+void CalPxMute_V2(uint8_t ID){
+	
+	//²éÕÒ×éÄÚ×î´óÊÇ·ñΪ±¾Í¨µÀ
+	if(CheckAdcMax(ID, (uint16_t*)InputLevel_MAX)){
+		DoOutput(ID);
+	}
+	else{
+		DoMute(ID);
+	}
+	
+}
+
+
+#define AUTO_ZERO_LEN		2048
+
+void AutoZero(void){
+	static uint32_t ADC_ADD[CHANNEL_NUM] = {0}; 
+	static uint16_t Count = 0;
+	 
+	if(I_Buffer){
+		memset(ADC_ADD, 0, sizeof(ADC_ADD));
+		Count = 0;
+	}
+	else{
+		for(uint8_t i=0; i<CHANNEL_NUM; i++){
+			ADC_ADD[i] += ADC_Now[i];
+		}
+		Count++;
+		
+		if(Count >= AUTO_ZERO_LEN){
+			for(uint8_t i=0; i<CHANNEL_NUM; i++){
+				ADC_Zero[i] = ADC_ADD[i] / Count;
+			}
+			memset(ADC_ADD, 0, sizeof(ADC_ADD));
+			Count = 0;
+      if(POWER_ON_EN == 0){
+        memset((uint8_t*)InputLevel_MAX, 0, sizeof(InputLevel_MAX));
+        POWER_ON_EN = 1;
+      }
+		}
+	}
+}
+
+
+ 
+void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
+{
+  UNUSED(hadc);
+  uint32_t temp;
+	
+	//calc adc value
+	for(uint8_t i=0;i<CHANNEL_NUM;i++){
+
+		//move list
+		for(uint8_t j=0;j < (ADC_LIST_SIZE - 1);j++){
+			ADC_List[i][(ADC_LIST_SIZE - 1) - j] = ADC_List[i][(ADC_LIST_SIZE - 1) - j - 1];
+		}
+	
+		//cal avg
+		temp = 0;
+		for(uint8_t j=0;j<ADC_BUFFER_SIZE;j++){
+			temp += ADC_Buffer[j][SystemSet.ADC_ChannelRemap[i]];
+		}
+		ADC_Now[i] = (uint16_t)(temp * SystemSet.ADC_Mul[i] / ADC_BUFFER_SIZE / ADC_DIV_DEF);
+		
+		//Set Zero
+		if(ADC_Zero[i] < ADC_Now[i])
+			ADC_List[i][0] = ADC_Now[i] - ADC_Zero[i];
+		else
+			ADC_List[i][0] = 0;
+		InputLevel_Now[i] = ADC_List[i][0];
+		
+	}
+  
+	
+	//cale trigger
+  if(SystemSet.MuteEnable == DISABLE){
+		//without mute func
+    
+    for(uint8_t i=0;i<CHANNEL_NUM;i++){
+      
+      //cal trigger
+      for(uint8_t j=0;j<(ADC_LIST_SIZE - 1);j++){
+        if(ADC_List[i][0] > (ADC_List[i][j+1] + SystemSet.ADC_Trigger[i])){
+          
+          //REG OUTPUT
+          I_Buffer |= 1<<i;
+          if(((O_Buffer>>i)&1) == 0){
+						UartDebug();
+            O_CountDown[i] = SystemSet.OutHiLength + SystemSet.OutLoLength;
+            O_Buffer |= 1 << i;
+          }
+          
+          break;
+        }
+      }
+    }
+		
+  }
+	
+	else if(SystemSet.ADC_WaitMuteTime == 0){
+		//mute and time first
+		uint16_t max_dt = 0;
+		uint8_t max_id = 0;
+		
+		if(O_Buffer == 0){
+			for(uint8_t i=0;i<CHANNEL_NUM;i++){
+				for(uint8_t j=0;j<(ADC_LIST_SIZE - 1);j++){
+					if(ADC_List[i][0] > ADC_List[i][j+1]){
+						if(ADC_List[i][0] > (ADC_List[i][j+1] + SystemSet.ADC_Trigger[i])){	//do trigger
+							
+							if(max_dt < ADC_List[i][0] - ADC_List[i][j+1]){
+								max_dt = ADC_List[i][0] - ADC_List[i][j+1];
+								max_id = i;
+							}
+						}
+					}
+				}
+			}
+		}
+		if(max_dt != 0){
+			DoOutput(max_id);
+		}
+		
+		//end of time first
+	}
+	
+	else{
+		//With Mute
+		
+		for(uint8_t i=0;i<CHANNEL_NUM;i++){
+			//cal trigger
+			if((I_Buffer>>i) & 1){	//This channel has been trigged , GetMax
+					REG_Output(i, ADC_List[i][0]);
+			}
+			else{
+				//Ñ°ÕÒ¸ßÂö³å±ßÔµ
+				for(uint8_t j=0;j<(ADC_LIST_SIZE - 1);j++){
+					
+					if(ADC_List[i][0] > ADC_List[i][j+1]){
+						if(ADC_List[i][0] > (ADC_List[i][j+1] + SystemSet.ADC_Trigger[i])){//do trigger
+							
+							//REG OUTPUT
+							if(CheckAdcMax(i,(uint16_t*)InputLevel_Now))
+								if(((O_Buffer>>i) & 1) == 0)  //This channel no output Now
+									REG_Output(i, ADC_List[i][0]);//GetMax
+								
+						}
+					}
+					
+				}
+			}
+		}
+		
+		//calculate output
+		for(uint8_t i=0;i<CHANNEL_NUM;i++){
+			if((I_Buffer >> i) & 1){
+				InputCount[i]++;
+				if(InputCount[i] >= SystemSet.ADC_WaitMuteTime){
+					//time out
+					CalPxMute_V2(i);
+				}
+			}
+		}
+		
+		//end of mute
+		
+	}
+	
+	AutoZero();
+	
+  
+}
+
+#ifndef IS_4CH_MODE
+ 
+void ReadSet(void){
+  SET_1 = HAL_GPIO_ReadPin(SET1_GPIO_Port,SET1_Pin) == 0; //Debug EN
+  SET_2 = HAL_GPIO_ReadPin(SET2_GPIO_Port,SET2_Pin) == 0; //load Set = Default
+  SET_3 = HAL_GPIO_ReadPin(SET3_GPIO_Port,SET3_Pin) == 0; //Test IO
+  SET_4 = HAL_GPIO_ReadPin(SET4_GPIO_Port,SET4_Pin) == 0; //timebase 2X
+}
+
+#endif
+
+
+
+uint8_t SciBuffer[200];
+uint8_t SciLength = 0;
+uint8_t SciCount = 0;
+uint8_t SciTime = 0;
+
+void UsartStartRec(void){
+  HAL_UART_AbortReceive_IT(&huart1);
+  HAL_UART_Receive_IT(&huart1, SciBuffer, sizeof(SciBuffer));
+}
+
+
+uint8_t SciCheck(uint8_t* data, uint8_t len){
+  if(len < 3)return 1;
+  uint16_t CRCData1;
+  uint16_t CRCData2;
+  
+  CRCData1 = CRCCheck(data, len-2);
+  CRCData2 = data[len-1] | (data[len-2]<<8);
+  
+  if(CRCData1 == CRCData2)return 0;
+  return 1;
+}
+
+
+
+void GetSciData(UART_HandleTypeDef *huart){
+  
+  SciCount++;
+  SciLength = huart->RxXferSize - huart->RxXferCount;
+  
+  if(0 == SciCheck(SciBuffer,SciLength)){
+    //check data cplt
+    //do cmd
+    SciDoCMD(SciBuffer, SciLength);
+  }
+  
+  UsartStartRec();
+}
+
+void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
+{
+  GetSciData(huart);
+}
+
+
+uint8_t CloseIrqAndSave(void){
+  uint8_t temp;
+	
+  HAL_TIM_Base_Stop_IT(&htim14);
+  HAL_ADC_Stop_DMA(&hadc1);
+	HAL_Delay(5);
+	
+  temp = DoSave();
+	
+  HAL_TIM_Base_Start_IT(&htim14);
+  HAL_ADC_Start_DMA(&hadc1,(uint32_t *)ADC_Buffer,ADC_BUFFER_SIZE*ADC_CHANNEL_NUM);
+	
+  return temp;
+}
+
+//¸ÄΪÈí¼þ¶ÏÖ¡
+#define UART_FREAM_TIME		2
+
+void UsartTask(void){
+  static uint16_t RxXferCount_buf = 0xFF;
+  
+  if(huart1.RxXferCount != huart1.RxXferSize){
+    
+    if(RxXferCount_buf != huart1.RxXferCount){
+      RxXferCount_buf = huart1.RxXferCount;
+      SciTime = 0;
+    }
+    else{
+      SciTime ++;
+      if(SciTime > UART_FREAM_TIME){
+        GetSciData(&huart1);
+        SciTime = 0;
+        RxXferCount_buf = 0xFF;
+      }
+    }
+  }
+  
+}
+
+
+//¿ª»ú¶¯»­
+void ON_Play(void){
+  for(uint8_t i = 0; i < CHANNEL_NUM; i ++){
+    GPIO_Output(i, 1);
+    HAL_Delay(30);
+  }
+  for(uint8_t i = 0; i < CHANNEL_NUM; i ++){
+    GPIO_Output(i, 0);
+    HAL_Delay(30);
+  }
+}
+
+
+/* USER CODE END 0 */
+
+/**
+  * @brief  The application entry point.
+  * @retval int
+  */
+int main(void)
+{
+  /* USER CODE BEGIN 1 */
+  uint16_t time = 0;
+  /* USER CODE END 1 */
+
+  /* MCU Configuration--------------------------------------------------------*/
+
+  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
+  HAL_Init();
+
+  /* USER CODE BEGIN Init */
+
+  /* USER CODE END Init */
+
+  /* Configure the system clock */
+  SystemClock_Config();
+
+  /* USER CODE BEGIN SysInit */
+  
+  /* USER CODE END SysInit */
+
+  /* Initialize all configured peripherals */
+  MX_GPIO_Init();
+  MX_IWDG_Init();
+  MX_DMA_Init();
+  MX_USART1_UART_Init();
+  MX_TIM14_Init();
+  MX_ADC1_Init();
+  /* USER CODE BEGIN 2 */
+  
+  HAL_FLASH_Lock();
+	
+  HAL_Delay(10);
+	
+#ifdef IS_4CH_MODE
+
+  SaveInit();
+	
+#else
+
+  ReadSet();
+  
+  if(SET_4){
+    OutListFerq = 2000;
+    MX_TIM14_Init();
+  }
+  
+  if(SET_2){
+    SystemSet = SystemSetDefault;
+  }
+  else{
+    SaveInit();
+  }
+	
+#endif
+
+	
+#ifndef IS_4CH_MODE
+	
+	if(SET_3)
+	{
+		SystemSet = SystemSetTest;
+		SystemTest = 1;
+	}
+	
+#endif
+	
+  HAL_IWDG_Refresh(&hiwdg);
+  ON_Play();
+	
+	HAL_ADCEx_Calibration_Start(&hadc1);
+  HAL_TIM_Base_Start_IT(&htim14);
+  HAL_ADC_Start_DMA(&hadc1,(uint32_t *)ADC_Buffer,ADC_BUFFER_SIZE*ADC_CHANNEL_NUM);
+  HAL_Delay(500);
+
+#ifndef IS_4CH_MODE
+  if(SET_1)
+#endif
+	{
+    HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"Power On\r\n",sizeof("Power On\r\n")-1);
+    UsartStartRec();
+  }
+	
+  /* USER CODE END 2 */
+
+  /* Infinite loop */
+  /* USER CODE BEGIN WHILE */
+  while (1)
+  {
+    
+    HAL_IWDG_Refresh(&hiwdg);
+    UsartTask();
+    
+    time++;
+    if(time >= 100){
+      time = 0;
+      if(!SystemError && POWER_ON_EN){
+				//¿ª»ú×Ô¼ì³É¹¦ÉÁµÆ
+        HAL_GPIO_TogglePin(LED_STA_GPIO_Port,LED_STA_Pin);
+      }
+      else{
+        HAL_GPIO_WritePin(LED_STA_GPIO_Port,LED_STA_Pin,GPIO_PIN_SET);
+      }
+    }
+    
+    HAL_Delay(1);
+    /* USER CODE END WHILE */
+
+    /* USER CODE BEGIN 3 */
+  }
+  /* USER CODE END 3 */
+}
+
+/**
+  * @brief System Clock Configuration
+  * @retval None
+  */
+void SystemClock_Config(void)
+{
+  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
+  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
+  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
+
+  /** Configure the main internal regulator output voltage
+  */
+  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
+  /** Initializes the RCC Oscillators according to the specified parameters
+  * in the RCC_OscInitTypeDef structure.
+  */
+  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
+  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
+  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
+  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
+  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
+  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
+  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
+  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
+  RCC_OscInitStruct.PLL.PLLN = 8;
+  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
+  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
+  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /** Initializes the CPU, AHB and APB buses clocks
+  */
+  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
+                              |RCC_CLOCKTYPE_PCLK1;
+  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
+  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
+  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
+
+  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /** Initializes the peripherals clocks
+  */
+  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_ADC;
+  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
+  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
+  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
+  {
+    Error_Handler();
+  }
+}
+
+/**
+  * @brief ADC1 Initialization Function
+  * @param None
+  * @retval None
+  */
+static void MX_ADC1_Init(void)
+{
+
+  /* USER CODE BEGIN ADC1_Init 0 */
+
+  /* USER CODE END ADC1_Init 0 */
+
+  ADC_ChannelConfTypeDef sConfig = {0};
+
+  /* USER CODE BEGIN ADC1_Init 1 */
+
+  /* USER CODE END ADC1_Init 1 */
+  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
+  */
+  hadc1.Instance = ADC1;
+  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
+  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
+  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
+  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
+  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
+  hadc1.Init.LowPowerAutoWait = DISABLE;
+  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
+  hadc1.Init.ContinuousConvMode = ENABLE;
+  hadc1.Init.NbrOfConversion = 8;
+  hadc1.Init.DiscontinuousConvMode = DISABLE;
+  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
+  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
+  hadc1.Init.DMAContinuousRequests = ENABLE;
+  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
+  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
+  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
+  hadc1.Init.OversamplingMode = DISABLE;
+  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
+  if (HAL_ADC_Init(&hadc1) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /** Configure Regular Channel
+  */
+  sConfig.Channel = ADC_CHANNEL_0;
+  sConfig.Rank = ADC_REGULAR_RANK_1;
+  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /** Configure Regular Channel
+  */
+  sConfig.Channel = ADC_CHANNEL_1;
+  sConfig.Rank = ADC_REGULAR_RANK_2;
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /** Configure Regular Channel
+  */
+  sConfig.Channel = ADC_CHANNEL_2;
+  sConfig.Rank = ADC_REGULAR_RANK_3;
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /** Configure Regular Channel
+  */
+  sConfig.Channel = ADC_CHANNEL_3;
+  sConfig.Rank = ADC_REGULAR_RANK_4;
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /** Configure Regular Channel
+  */
+  sConfig.Channel = ADC_CHANNEL_4;
+  sConfig.Rank = ADC_REGULAR_RANK_5;
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /** Configure Regular Channel
+  */
+  sConfig.Channel = ADC_CHANNEL_5;
+  sConfig.Rank = ADC_REGULAR_RANK_6;
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /** Configure Regular Channel
+  */
+  sConfig.Channel = ADC_CHANNEL_6;
+  sConfig.Rank = ADC_REGULAR_RANK_7;
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /** Configure Regular Channel
+  */
+  sConfig.Channel = ADC_CHANNEL_7;
+  sConfig.Rank = ADC_REGULAR_RANK_8;
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /* USER CODE BEGIN ADC1_Init 2 */
+
+  /* USER CODE END ADC1_Init 2 */
+
+}
+
+/**
+  * @brief IWDG Initialization Function
+  * @param None
+  * @retval None
+  */
+static void MX_IWDG_Init(void)
+{
+
+  /* USER CODE BEGIN IWDG_Init 0 */
+
+  /* USER CODE END IWDG_Init 0 */
+
+  /* USER CODE BEGIN IWDG_Init 1 */
+
+  /* USER CODE END IWDG_Init 1 */
+  hiwdg.Instance = IWDG;
+  hiwdg.Init.Prescaler = IWDG_PRESCALER_128;
+  hiwdg.Init.Window = 4095;
+  hiwdg.Init.Reload = 4095;
+  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /* USER CODE BEGIN IWDG_Init 2 */
+
+  /* USER CODE END IWDG_Init 2 */
+
+}
+
+/**
+  * @brief TIM14 Initialization Function
+  * @param None
+  * @retval None
+  */
+static void MX_TIM14_Init(void)
+{
+
+  /* USER CODE BEGIN TIM14_Init 0 */
+
+  /* USER CODE END TIM14_Init 0 */
+
+  /* USER CODE BEGIN TIM14_Init 1 */
+
+  /* USER CODE END TIM14_Init 1 */
+  htim14.Instance = TIM14;
+  htim14.Init.Prescaler = 32 - 1;
+  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
+  htim14.Init.Period = 2 * OutListFerq - 1;
+  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
+  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
+  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /* USER CODE BEGIN TIM14_Init 2 */
+//  htim14.Init.Period = 2 * OutListFerq - 1;
+  /* USER CODE END TIM14_Init 2 */
+
+}
+
+/**
+  * @brief USART1 Initialization Function
+  * @param None
+  * @retval None
+  */
+static void MX_USART1_UART_Init(void)
+{
+
+  /* USER CODE BEGIN USART1_Init 0 */
+
+  /* USER CODE END USART1_Init 0 */
+
+  /* USER CODE BEGIN USART1_Init 1 */
+
+  /* USER CODE END USART1_Init 1 */
+  huart1.Instance = USART1;
+  huart1.Init.BaudRate = 38400;
+  huart1.Init.WordLength = UART_WORDLENGTH_8B;
+  huart1.Init.StopBits = UART_STOPBITS_1;
+  huart1.Init.Parity = UART_PARITY_NONE;
+  huart1.Init.Mode = UART_MODE_TX_RX;
+  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
+  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
+  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
+  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
+  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
+  if (HAL_UART_Init(&huart1) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /* USER CODE BEGIN USART1_Init 2 */
+
+  /* USER CODE END USART1_Init 2 */
+
+}
+
+/**
+  * Enable DMA controller clock
+  */
+static void MX_DMA_Init(void)
+{
+
+  /* DMA controller clock enable */
+  __HAL_RCC_DMA1_CLK_ENABLE();
+
+  /* DMA interrupt init */
+  /* DMA1_Channel1_IRQn interrupt configuration */
+  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
+  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
+  /* DMA1_Channel2_3_IRQn interrupt configuration */
+  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
+  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
+
+}
+
+/* USER CODE BEGIN 4 */
+
+#ifndef IS_4CH_MODE
+
+/**
+  * @brief GPIO Initialization Function
+  * @param None
+  * @retval None
+  */
+static void MX_GPIO_Init(void)
+{
+  GPIO_InitTypeDef GPIO_InitStruct = {0};
+
+  /* GPIO Ports Clock Enable */
+  __HAL_RCC_GPIOB_CLK_ENABLE();
+  __HAL_RCC_GPIOC_CLK_ENABLE();
+  __HAL_RCC_GPIOA_CLK_ENABLE();
+
+  /*Configure GPIO pin Output Level */
+  HAL_GPIO_WritePin(GPIOB, OUT1_Pin|OUT8_Pin|OUT7_Pin|OUT6_Pin
+                          |OUT5_Pin|OUT4_Pin|OUT3_Pin|OUT2_Pin, GPIO_PIN_RESET);
+
+  /*Configure GPIO pin Output Level */
+  HAL_GPIO_WritePin(LED_STA_GPIO_Port, LED_STA_Pin, GPIO_PIN_RESET);
+
+  /*Configure GPIO pins : OUT1_Pin OUT8_Pin OUT7_Pin OUT6_Pin
+                           OUT5_Pin OUT4_Pin OUT3_Pin OUT2_Pin */
+  GPIO_InitStruct.Pin = OUT1_Pin|OUT8_Pin|OUT7_Pin|OUT6_Pin
+                          |OUT5_Pin|OUT4_Pin|OUT3_Pin|OUT2_Pin;
+  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
+  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
+  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
+
+  /*Configure GPIO pins : SET3_Pin SET4_Pin */
+  GPIO_InitStruct.Pin = SET3_Pin|SET4_Pin;
+  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
+  GPIO_InitStruct.Pull = GPIO_PULLUP;
+  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
+
+  /*Configure GPIO pins : SET2_Pin SET1_Pin */
+  GPIO_InitStruct.Pin = SET2_Pin|SET1_Pin;
+  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
+  GPIO_InitStruct.Pull = GPIO_PULLUP;
+  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
+
+  /*Configure GPIO pin : LED_STA_Pin */
+  GPIO_InitStruct.Pin = LED_STA_Pin;
+  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
+  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
+  HAL_GPIO_Init(LED_STA_GPIO_Port, &GPIO_InitStruct);
+
+}
+
+#else
+
+static void MX_GPIO_Init(void)
+{
+  GPIO_InitTypeDef GPIO_InitStruct = {0};
+
+  /* GPIO Ports Clock Enable */
+  __HAL_RCC_GPIOB_CLK_ENABLE();
+  __HAL_RCC_GPIOC_CLK_ENABLE();
+  __HAL_RCC_GPIOA_CLK_ENABLE();
+
+  /*Configure GPIO pin Output Level */
+  HAL_GPIO_WritePin(GPIOC, OUT2_Pin|OUT3_Pin, GPIO_PIN_RESET);
+
+  /*Configure GPIO pin Output Level */
+  HAL_GPIO_WritePin(GPIOA, LED_STA_Pin|OUT1_Pin|OUT4_Pin, GPIO_PIN_RESET);
+
+  /*Configure GPIO pins : OUT2_Pin OUT3_Pin */
+  GPIO_InitStruct.Pin = OUT2_Pin|OUT3_Pin;
+  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
+  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
+  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
+
+  /*Configure GPIO pins : LED_STA_Pin OUT1_Pin OUT4_Pin */
+  GPIO_InitStruct.Pin = LED_STA_Pin|OUT1_Pin|OUT4_Pin;
+  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
+  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
+  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
+
+}
+
+#endif
+
+
+/* USER CODE END 4 */
+
+/**
+  * @brief  This function is executed in case of error occurrence.
+  * @retval None
+  */
+void Error_Handler(void)
+{
+  /* USER CODE BEGIN Error_Handler_Debug */
+  /* User can add his own implementation to report the HAL error return state */
+  __disable_irq();
+  while (1)
+  {
+  }
+  /* USER CODE END Error_Handler_Debug */
+}
+
+#ifdef  USE_FULL_ASSERT
+/**
+  * @brief  Reports the name of the source file and the source line number
+  *         where the assert_param error has occurred.
+  * @param  file: pointer to the source file name
+  * @param  line: assert_param error line source number
+  * @retval None
+  */
+void assert_failed(uint8_t *file, uint32_t line)
+{
+  /* USER CODE BEGIN 6 */
+  /* User can add his own implementation to report the file name and line number,
+     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
+  /* USER CODE END 6 */
+}
+#endif /* USE_FULL_ASSERT */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Core/Src/stm32g0xx_hal_msp.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Core/Src/stm32g0xx_hal_msp.c
new file mode 100644
index 0000000..22f4025
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Core/Src/stm32g0xx_hal_msp.c
@@ -0,0 +1,389 @@
+/* USER CODE BEGIN Header */
+/**
+  ******************************************************************************
+  * @file         stm32g0xx_hal_msp.c
+  * @brief        This file provides code for the MSP Initialization
+  *               and de-Initialization codes.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+/* USER CODE END Header */
+
+/* Includes ------------------------------------------------------------------*/
+#include "main.h"
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+extern DMA_HandleTypeDef hdma_adc1;
+
+extern DMA_HandleTypeDef hdma_usart1_tx;
+
+/* Private typedef -----------------------------------------------------------*/
+/* USER CODE BEGIN TD */
+
+/* USER CODE END TD */
+
+/* Private define ------------------------------------------------------------*/
+/* USER CODE BEGIN Define */
+
+/* USER CODE END Define */
+
+/* Private macro -------------------------------------------------------------*/
+/* USER CODE BEGIN Macro */
+
+/* USER CODE END Macro */
+
+/* Private variables ---------------------------------------------------------*/
+/* USER CODE BEGIN PV */
+
+/* USER CODE END PV */
+
+/* Private function prototypes -----------------------------------------------*/
+/* USER CODE BEGIN PFP */
+
+/* USER CODE END PFP */
+
+/* External functions --------------------------------------------------------*/
+/* USER CODE BEGIN ExternalFunctions */
+
+/* USER CODE END ExternalFunctions */
+
+/* USER CODE BEGIN 0 */
+
+/* USER CODE END 0 */
+/**
+  * Initializes the Global MSP.
+  */
+void HAL_MspInit(void)
+{
+  /* USER CODE BEGIN MspInit 0 */
+
+  /* USER CODE END MspInit 0 */
+
+  __HAL_RCC_SYSCFG_CLK_ENABLE();
+  __HAL_RCC_PWR_CLK_ENABLE();
+
+  /* System interrupt init*/
+
+  /* USER CODE BEGIN MspInit 1 */
+
+  /* USER CODE END MspInit 1 */
+}
+
+/**
+* @brief ADC MSP Initialization
+* This function configures the hardware resources used in this example
+* @param hadc: ADC handle pointer
+* @retval None
+*/
+void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
+{
+  GPIO_InitTypeDef GPIO_InitStruct = {0};
+  if(hadc->Instance==ADC1)
+  {
+  /* USER CODE BEGIN ADC1_MspInit 0 */
+
+  /* USER CODE END ADC1_MspInit 0 */
+    /* Peripheral clock enable */
+    __HAL_RCC_ADC_CLK_ENABLE();
+
+    __HAL_RCC_GPIOA_CLK_ENABLE();
+    /**ADC1 GPIO Configuration
+    PA0     ------> ADC1_IN0
+    PA1     ------> ADC1_IN1
+    PA2     ------> ADC1_IN2
+    PA3     ------> ADC1_IN3
+    PA4     ------> ADC1_IN4
+    PA5     ------> ADC1_IN5
+    PA6     ------> ADC1_IN6
+    PA7     ------> ADC1_IN7
+    */
+    GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin
+                          |IN5_Pin|IN6_Pin|IN7_Pin|IN8_Pin;
+    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
+    GPIO_InitStruct.Pull = GPIO_NOPULL;
+    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
+
+    /* ADC1 DMA Init */
+    /* ADC1 Init */
+    hdma_adc1.Instance = DMA1_Channel2;
+    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
+    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
+    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
+    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
+    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
+    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
+    hdma_adc1.Init.Mode = DMA_CIRCULAR;
+    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
+    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
+    {
+      Error_Handler();
+    }
+
+    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
+
+  /* USER CODE BEGIN ADC1_MspInit 1 */
+
+  /* USER CODE END ADC1_MspInit 1 */
+  }
+
+}
+
+/**
+* @brief ADC MSP De-Initialization
+* This function freeze the hardware resources used in this example
+* @param hadc: ADC handle pointer
+* @retval None
+*/
+void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
+{
+  if(hadc->Instance==ADC1)
+  {
+  /* USER CODE BEGIN ADC1_MspDeInit 0 */
+
+  /* USER CODE END ADC1_MspDeInit 0 */
+    /* Peripheral clock disable */
+    __HAL_RCC_ADC_CLK_DISABLE();
+
+    /**ADC1 GPIO Configuration
+    PA0     ------> ADC1_IN0
+    PA1     ------> ADC1_IN1
+    PA2     ------> ADC1_IN2
+    PA3     ------> ADC1_IN3
+    PA4     ------> ADC1_IN4
+    PA5     ------> ADC1_IN5
+    PA6     ------> ADC1_IN6
+    PA7     ------> ADC1_IN7
+    */
+    HAL_GPIO_DeInit(GPIOA, IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin
+                          |IN5_Pin|IN6_Pin|IN7_Pin|IN8_Pin);
+
+    /* ADC1 DMA DeInit */
+    HAL_DMA_DeInit(hadc->DMA_Handle);
+  /* USER CODE BEGIN ADC1_MspDeInit 1 */
+
+  /* USER CODE END ADC1_MspDeInit 1 */
+  }
+
+}
+
+/**
+* @brief TIM_Base MSP Initialization
+* This function configures the hardware resources used in this example
+* @param htim_base: TIM_Base handle pointer
+* @retval None
+*/
+void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
+{
+  if(htim_base->Instance==TIM14)
+  {
+  /* USER CODE BEGIN TIM14_MspInit 0 */
+
+  /* USER CODE END TIM14_MspInit 0 */
+    /* Peripheral clock enable */
+    __HAL_RCC_TIM14_CLK_ENABLE();
+    /* TIM14 interrupt Init */
+    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
+    HAL_NVIC_EnableIRQ(TIM14_IRQn);
+  /* USER CODE BEGIN TIM14_MspInit 1 */
+
+  /* USER CODE END TIM14_MspInit 1 */
+  }
+
+}
+
+/**
+* @brief TIM_Base MSP De-Initialization
+* This function freeze the hardware resources used in this example
+* @param htim_base: TIM_Base handle pointer
+* @retval None
+*/
+void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
+{
+  if(htim_base->Instance==TIM14)
+  {
+  /* USER CODE BEGIN TIM14_MspDeInit 0 */
+
+  /* USER CODE END TIM14_MspDeInit 0 */
+    /* Peripheral clock disable */
+    __HAL_RCC_TIM14_CLK_DISABLE();
+
+    /* TIM14 interrupt DeInit */
+    HAL_NVIC_DisableIRQ(TIM14_IRQn);
+  /* USER CODE BEGIN TIM14_MspDeInit 1 */
+
+  /* USER CODE END TIM14_MspDeInit 1 */
+  }
+
+}
+
+/**
+* @brief UART MSP Initialization
+* This function configures the hardware resources used in this example
+* @param huart: UART handle pointer
+* @retval None
+*/
+void HAL_UART_MspInit(UART_HandleTypeDef* huart)
+{
+  GPIO_InitTypeDef GPIO_InitStruct = {0};
+  if(huart->Instance==USART1)
+  {
+  /* USER CODE BEGIN USART1_MspInit 0 */
+		
+#ifdef IS_4CH_MODE
+		
+    /* Peripheral clock enable */
+    __HAL_RCC_USART1_CLK_ENABLE();
+
+    __HAL_RCC_GPIOB_CLK_ENABLE();
+    /**USART1 GPIO Configuration
+    PB7     ------> USART1_RX
+    PB6     ------> USART1_TX
+    */
+    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
+    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
+    GPIO_InitStruct.Pull = GPIO_PULLUP;
+    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
+    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
+    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
+
+    /* USART1 DMA Init */
+    /* USART1_TX Init */
+    hdma_usart1_tx.Instance = DMA1_Channel1;
+    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
+    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
+    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
+    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
+    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
+    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
+    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
+    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
+    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
+    {
+      Error_Handler();
+    }
+
+    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
+
+    /* USART1 interrupt Init */
+    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
+    HAL_NVIC_EnableIRQ(USART1_IRQn);
+		
+		return;
+		
+#endif
+		
+  /* USER CODE END USART1_MspInit 0 */
+    /* Peripheral clock enable */
+    __HAL_RCC_USART1_CLK_ENABLE();
+
+    __HAL_RCC_GPIOA_CLK_ENABLE();
+    /**USART1 GPIO Configuration
+    PA9     ------> USART1_TX
+    PA10     ------> USART1_RX
+    */
+    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
+    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
+    GPIO_InitStruct.Pull = GPIO_PULLUP;
+    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
+    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
+    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
+
+    /* USART1 DMA Init */
+    /* USART1_TX Init */
+    hdma_usart1_tx.Instance = DMA1_Channel1;
+    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
+    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
+    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
+    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
+    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
+    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
+    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
+    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
+    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
+    {
+      Error_Handler();
+    }
+
+    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
+
+    /* USART1 interrupt Init */
+    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
+    HAL_NVIC_EnableIRQ(USART1_IRQn);
+  /* USER CODE BEGIN USART1_MspInit 1 */
+
+  /* USER CODE END USART1_MspInit 1 */
+  }
+
+}
+
+/**
+* @brief UART MSP De-Initialization
+* This function freeze the hardware resources used in this example
+* @param huart: UART handle pointer
+* @retval None
+*/
+void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
+{
+  if(huart->Instance==USART1)
+  {
+  /* USER CODE BEGIN USART1_MspDeInit 0 */
+		
+#ifdef IS_4CH_MODE
+		
+    /* Peripheral clock disable */
+    __HAL_RCC_USART1_CLK_DISABLE();
+
+    /**USART1 GPIO Configuration
+    PB7     ------> USART1_RX
+    PB6     ------> USART1_TX
+    */
+    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7|GPIO_PIN_6);
+
+    /* USART1 DMA DeInit */
+    HAL_DMA_DeInit(huart->hdmatx);
+
+    /* USART1 interrupt DeInit */
+    HAL_NVIC_DisableIRQ(USART1_IRQn);
+		
+		return;
+		
+#endif
+
+  /* USER CODE END USART1_MspDeInit 0 */
+    /* Peripheral clock disable */
+    __HAL_RCC_USART1_CLK_DISABLE();
+
+    /**USART1 GPIO Configuration
+    PA9     ------> USART1_TX
+    PA10     ------> USART1_RX
+    */
+    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
+
+    /* USART1 DMA DeInit */
+    HAL_DMA_DeInit(huart->hdmatx);
+
+    /* USART1 interrupt DeInit */
+    HAL_NVIC_DisableIRQ(USART1_IRQn);
+  /* USER CODE BEGIN USART1_MspDeInit 1 */
+
+  /* USER CODE END USART1_MspDeInit 1 */
+  }
+
+}
+
+/* USER CODE BEGIN 1 */
+
+/* USER CODE END 1 */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Core/Src/stm32g0xx_it.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Core/Src/stm32g0xx_it.c
new file mode 100644
index 0000000..26c183c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Core/Src/stm32g0xx_it.c
@@ -0,0 +1,217 @@
+/* USER CODE BEGIN Header */
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_it.c
+  * @brief   Interrupt Service Routines.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+/* USER CODE END Header */
+
+/* Includes ------------------------------------------------------------------*/
+#include "main.h"
+#include "stm32g0xx_it.h"
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+/* USER CODE END Includes */
+
+/* Private typedef -----------------------------------------------------------*/
+/* USER CODE BEGIN TD */
+
+/* USER CODE END TD */
+
+/* Private define ------------------------------------------------------------*/
+/* USER CODE BEGIN PD */
+
+/* USER CODE END PD */
+
+/* Private macro -------------------------------------------------------------*/
+/* USER CODE BEGIN PM */
+
+/* USER CODE END PM */
+
+/* Private variables ---------------------------------------------------------*/
+/* USER CODE BEGIN PV */
+
+/* USER CODE END PV */
+
+/* Private function prototypes -----------------------------------------------*/
+/* USER CODE BEGIN PFP */
+
+/* USER CODE END PFP */
+
+/* Private user code ---------------------------------------------------------*/
+/* USER CODE BEGIN 0 */
+
+void IO_OutputList(void);
+
+/* USER CODE END 0 */
+
+/* External variables --------------------------------------------------------*/
+extern DMA_HandleTypeDef hdma_adc1;
+extern TIM_HandleTypeDef htim14;
+extern DMA_HandleTypeDef hdma_usart1_tx;
+extern UART_HandleTypeDef huart1;
+/* USER CODE BEGIN EV */
+
+/* USER CODE END EV */
+
+/******************************************************************************/
+/*           Cortex-M0+ Processor Interruption and Exception Handlers          */
+/******************************************************************************/
+/**
+  * @brief This function handles Non maskable interrupt.
+  */
+void NMI_Handler(void)
+{
+  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
+
+  /* USER CODE END NonMaskableInt_IRQn 0 */
+  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
+  while (1)
+  {
+  }
+  /* USER CODE END NonMaskableInt_IRQn 1 */
+}
+
+/**
+  * @brief This function handles Hard fault interrupt.
+  */
+void HardFault_Handler(void)
+{
+  /* USER CODE BEGIN HardFault_IRQn 0 */
+  HAL_NVIC_SystemReset();
+  /* USER CODE END HardFault_IRQn 0 */
+  while (1)
+  {
+    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
+    /* USER CODE END W1_HardFault_IRQn 0 */
+  }
+}
+
+/**
+  * @brief This function handles System service call via SWI instruction.
+  */
+void SVC_Handler(void)
+{
+  /* USER CODE BEGIN SVC_IRQn 0 */
+
+  /* USER CODE END SVC_IRQn 0 */
+  /* USER CODE BEGIN SVC_IRQn 1 */
+
+  /* USER CODE END SVC_IRQn 1 */
+}
+
+/**
+  * @brief This function handles Pendable request for system service.
+  */
+void PendSV_Handler(void)
+{
+  /* USER CODE BEGIN PendSV_IRQn 0 */
+
+  /* USER CODE END PendSV_IRQn 0 */
+  /* USER CODE BEGIN PendSV_IRQn 1 */
+
+  /* USER CODE END PendSV_IRQn 1 */
+}
+
+/**
+  * @brief This function handles System tick timer.
+  */
+void SysTick_Handler(void)
+{
+  /* USER CODE BEGIN SysTick_IRQn 0 */
+  
+  /* USER CODE END SysTick_IRQn 0 */
+  HAL_IncTick();
+  /* USER CODE BEGIN SysTick_IRQn 1 */
+
+  /* USER CODE END SysTick_IRQn 1 */
+}
+
+/******************************************************************************/
+/* STM32G0xx Peripheral Interrupt Handlers                                    */
+/* Add here the Interrupt Handlers for the used peripherals.                  */
+/* For the available peripheral interrupt handler names,                      */
+/* please refer to the startup file (startup_stm32g0xx.s).                    */
+/******************************************************************************/
+
+/**
+  * @brief This function handles DMA1 channel 1 interrupt.
+  */
+void DMA1_Channel1_IRQHandler(void)
+{
+  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
+
+  /* USER CODE END DMA1_Channel1_IRQn 0 */
+  HAL_DMA_IRQHandler(&hdma_usart1_tx);
+  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
+
+  /* USER CODE END DMA1_Channel1_IRQn 1 */
+}
+
+/**
+  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
+  */
+void DMA1_Channel2_3_IRQHandler(void)
+{
+  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */
+
+  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
+  HAL_DMA_IRQHandler(&hdma_adc1);
+  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */
+
+  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
+}
+
+/**
+  * @brief This function handles TIM14 global interrupt.
+  */
+void TIM14_IRQHandler(void)
+{
+  /* USER CODE BEGIN TIM14_IRQn 0 */
+  
+  if(htim14.Instance->SR & TIM_FLAG_UPDATE){
+    htim14.Instance->SR &= ~TIM_IT_UPDATE;
+    
+    IO_OutputList();
+    
+  }
+  
+  return;
+  /* USER CODE END TIM14_IRQn 0 */
+  HAL_TIM_IRQHandler(&htim14);
+  /* USER CODE BEGIN TIM14_IRQn 1 */
+
+  /* USER CODE END TIM14_IRQn 1 */
+}
+
+/**
+  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
+  */
+void USART1_IRQHandler(void)
+{
+  /* USER CODE BEGIN USART1_IRQn 0 */
+  
+
+  /* USER CODE END USART1_IRQn 0 */
+  HAL_UART_IRQHandler(&huart1);
+  /* USER CODE BEGIN USART1_IRQn 1 */
+
+  /* USER CODE END USART1_IRQn 1 */
+}
+
+/* USER CODE BEGIN 1 */
+
+/* USER CODE END 1 */
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Core/Src/system_stm32g0xx.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Core/Src/system_stm32g0xx.c
new file mode 100644
index 0000000..368439a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Core/Src/system_stm32g0xx.c
@@ -0,0 +1,304 @@
+/**
+  ******************************************************************************
+  * @file    system_stm32g0xx.c
+  * @author  MCD Application Team
+  * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer System Source File
+  *
+  *   This file provides two functions and one global variable to be called from
+  *   user application:
+  *      - SystemInit(): This function is called at startup just after reset and
+  *                      before branch to main program. This call is made inside
+  *                      the "startup_stm32g0xx.s" file.
+  *
+  *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
+  *                                  by the user application to setup the SysTick
+  *                                  timer or configure other parameters.
+  *
+  *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
+  *                                 be called whenever the core clock is changed
+  *                                 during program execution.
+  *
+  *   After each device reset the HSI (8 MHz then 16 MHz) is used as system clock source.
+  *   Then SystemInit() function is called, in "startup_stm32g0xx.s" file, to
+  *   configure the system clock before to branch to main program.
+  *
+  *   This file configures the system clock as follows:
+  *=============================================================================
+  *-----------------------------------------------------------------------------
+  *        System Clock source                    | HSI
+  *-----------------------------------------------------------------------------
+  *        SYSCLK(Hz)                             | 16000000
+  *-----------------------------------------------------------------------------
+  *        HCLK(Hz)                               | 16000000
+  *-----------------------------------------------------------------------------
+  *        AHB Prescaler                          | 1
+  *-----------------------------------------------------------------------------
+  *        APB Prescaler                          | 1
+  *-----------------------------------------------------------------------------
+  *        HSI Division factor                    | 1
+  *-----------------------------------------------------------------------------
+  *        PLL_M                                  | 1
+  *-----------------------------------------------------------------------------
+  *        PLL_N                                  | 8
+  *-----------------------------------------------------------------------------
+  *        PLL_P                                  | 7
+  *-----------------------------------------------------------------------------
+  *        PLL_Q                                  | 2
+  *-----------------------------------------------------------------------------
+  *        PLL_R                                  | 2
+  *-----------------------------------------------------------------------------
+  *        Require 48MHz for RNG                  | Disabled
+  *-----------------------------------------------------------------------------
+  *=============================================================================
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+/** @addtogroup CMSIS
+  * @{
+  */
+
+/** @addtogroup stm32g0xx_system
+  * @{
+  */
+
+/** @addtogroup STM32G0xx_System_Private_Includes
+  * @{
+  */
+
+#include "stm32g0xx.h"
+
+#if !defined  (HSE_VALUE)
+#define HSE_VALUE    (8000000UL)    /*!< Value of the External oscillator in Hz */
+#endif /* HSE_VALUE */
+
+#if !defined  (HSI_VALUE)
+  #define HSI_VALUE  (16000000UL)   /*!< Value of the Internal oscillator in Hz*/
+#endif /* HSI_VALUE */
+
+#if !defined  (LSI_VALUE)
+ #define LSI_VALUE   (32000UL)     /*!< Value of LSI in Hz*/
+#endif /* LSI_VALUE */
+
+#if !defined  (LSE_VALUE)
+  #define LSE_VALUE  (32768UL)      /*!< Value of LSE in Hz*/
+#endif /* LSE_VALUE */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32G0xx_System_Private_TypesDefinitions
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32G0xx_System_Private_Defines
+  * @{
+  */
+
+/************************* Miscellaneous Configuration ************************/
+/* Note: Following vector table addresses must be defined in line with linker
+         configuration. */
+/*!< Uncomment the following line if you need to relocate the vector table
+     anywhere in Flash or Sram, else the vector table is kept at the automatic
+     remap of boot address selected */
+/* #define USER_VECT_TAB_ADDRESS */
+
+#if defined(USER_VECT_TAB_ADDRESS)
+/*!< Uncomment the following line if you need to relocate your vector Table
+     in Sram else user remap will be done in Flash. */
+/* #define VECT_TAB_SRAM */
+#if defined(VECT_TAB_SRAM)
+#define VECT_TAB_BASE_ADDRESS   SRAM_BASE       /*!< Vector Table base address field.
+                                                     This value must be a multiple of 0x200. */
+#define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
+                                                     This value must be a multiple of 0x200. */
+#else
+#define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
+                                                     This value must be a multiple of 0x200. */
+#define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
+                                                     This value must be a multiple of 0x200. */
+#endif /* VECT_TAB_SRAM */
+#endif /* USER_VECT_TAB_ADDRESS */
+/******************************************************************************/
+/**
+  * @}
+  */
+
+/** @addtogroup STM32G0xx_System_Private_Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32G0xx_System_Private_Variables
+  * @{
+  */
+  /* The SystemCoreClock variable is updated in three ways:
+      1) by calling CMSIS function SystemCoreClockUpdate()
+      2) by calling HAL API function HAL_RCC_GetHCLKFreq()
+      3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
+         Note: If you use this function to configure the system clock; then there
+               is no need to call the 2 first functions listed above, since SystemCoreClock
+               variable is updated automatically.
+  */
+  uint32_t SystemCoreClock = 16000000UL;
+
+  const uint32_t AHBPrescTable[16UL] = {0UL, 0UL, 0UL, 0UL, 0UL, 0UL, 0UL, 0UL, 1UL, 2UL, 3UL, 4UL, 6UL, 7UL, 8UL, 9UL};
+  const uint32_t APBPrescTable[8UL] =  {0UL, 0UL, 0UL, 0UL, 1UL, 2UL, 3UL, 4UL};
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32G0xx_System_Private_FunctionPrototypes
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32G0xx_System_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief  Setup the microcontroller system.
+  * @param  None
+  * @retval None
+  */
+void SystemInit(void)
+{
+  /* Configure the Vector Table location -------------------------------------*/
+#if defined(USER_VECT_TAB_ADDRESS)
+  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
+#endif /* USER_VECT_TAB_ADDRESS */
+}
+
+/**
+  * @brief  Update SystemCoreClock variable according to Clock Register Values.
+  *         The SystemCoreClock variable contains the core clock (HCLK), it can
+  *         be used by the user application to setup the SysTick timer or configure
+  *         other parameters.
+  *
+  * @note   Each time the core clock (HCLK) changes, this function must be called
+  *         to update SystemCoreClock variable value. Otherwise, any configuration
+  *         based on this variable will be incorrect.
+  *
+  * @note   - The system frequency computed by this function is not the real
+  *           frequency in the chip. It is calculated based on the predefined
+  *           constant and the selected clock source:
+  *
+  *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**) / HSI division factor
+  *
+  *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
+  *
+  *           - If SYSCLK source is LSI, SystemCoreClock will contain the LSI_VALUE
+  *
+  *           - If SYSCLK source is LSE, SystemCoreClock will contain the LSE_VALUE
+  *
+  *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(***)
+  *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
+  *
+  *         (**) HSI_VALUE is a constant defined in stm32g0xx_hal_conf.h file (default value
+  *              16 MHz) but the real value may vary depending on the variations
+  *              in voltage and temperature.
+  *
+  *         (***) HSE_VALUE is a constant defined in stm32g0xx_hal_conf.h file (default value
+  *              8 MHz), user has to ensure that HSE_VALUE is same as the real
+  *              frequency of the crystal used. Otherwise, this function may
+  *              have wrong result.
+  *
+  *         - The result of this function could be not correct when using fractional
+  *           value for HSE crystal.
+  *
+  * @param  None
+  * @retval None
+  */
+void SystemCoreClockUpdate(void)
+{
+  uint32_t tmp;
+  uint32_t pllvco;
+  uint32_t pllr;
+  uint32_t pllsource;
+  uint32_t pllm;
+  uint32_t hsidiv;
+
+  /* Get SYSCLK source -------------------------------------------------------*/
+  switch (RCC->CFGR & RCC_CFGR_SWS)
+  {
+    case RCC_CFGR_SWS_0:                /* HSE used as system clock */
+      SystemCoreClock = HSE_VALUE;
+      break;
+
+    case (RCC_CFGR_SWS_1 | RCC_CFGR_SWS_0):  /* LSI used as system clock */
+      SystemCoreClock = LSI_VALUE;
+      break;
+
+    case RCC_CFGR_SWS_2:                /* LSE used as system clock */
+      SystemCoreClock = LSE_VALUE;
+      break;
+
+    case RCC_CFGR_SWS_1:  /* PLL used as system clock */
+      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
+         SYSCLK = PLL_VCO / PLLR
+         */
+      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
+      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL;
+
+      if(pllsource == 0x03UL)           /* HSE used as PLL clock source */
+      {
+        pllvco = (HSE_VALUE / pllm);
+      }
+      else                              /* HSI used as PLL clock source */
+      {
+          pllvco = (HSI_VALUE / pllm);
+      }
+      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
+      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
+
+      SystemCoreClock = pllvco/pllr;
+      break;
+      
+    case 0x00000000U:                   /* HSI used as system clock */
+    default:                            /* HSI used as system clock */
+      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV))>> RCC_CR_HSIDIV_Pos));
+      SystemCoreClock = (HSI_VALUE/hsidiv);
+      break;
+  }
+  /* Compute HCLK clock frequency --------------------------------------------*/
+  /* Get HCLK prescaler */
+  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
+  /* HCLK clock frequency */
+  SystemCoreClock >>= tmp;
+}
+
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_armcc.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_armcc.h
new file mode 100644
index 0000000..59f173a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_armcc.h
@@ -0,0 +1,894 @@
+/**************************************************************************//**
+ * @file     cmsis_armcc.h
+ * @brief    CMSIS compiler ARMCC (Arm Compiler 5) header file
+ * @version  V5.1.0
+ * @date     08. May 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __CMSIS_ARMCC_H
+#define __CMSIS_ARMCC_H
+
+
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 400677)
+  #error "Please use Arm Compiler Toolchain V4.0.677 or later!"
+#endif
+
+/* CMSIS compiler control architecture macros */
+#if ((defined (__TARGET_ARCH_6_M  ) && (__TARGET_ARCH_6_M   == 1)) || \
+     (defined (__TARGET_ARCH_6S_M ) && (__TARGET_ARCH_6S_M  == 1))   )
+  #define __ARM_ARCH_6M__           1
+#endif
+
+#if (defined (__TARGET_ARCH_7_M ) && (__TARGET_ARCH_7_M  == 1))
+  #define __ARM_ARCH_7M__           1
+#endif
+
+#if (defined (__TARGET_ARCH_7E_M) && (__TARGET_ARCH_7E_M == 1))
+  #define __ARM_ARCH_7EM__          1
+#endif
+
+  /* __ARM_ARCH_8M_BASE__  not applicable */
+  /* __ARM_ARCH_8M_MAIN__  not applicable */
+
+/* CMSIS compiler control DSP macros */
+#if ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
+  #define __ARM_FEATURE_DSP         1
+#endif
+
+/* CMSIS compiler specific defines */
+#ifndef   __ASM
+  #define __ASM                                  __asm
+#endif
+#ifndef   __INLINE
+  #define __INLINE                               __inline
+#endif
+#ifndef   __STATIC_INLINE
+  #define __STATIC_INLINE                        static __inline
+#endif
+#ifndef   __STATIC_FORCEINLINE                 
+  #define __STATIC_FORCEINLINE                   static __forceinline
+#endif           
+#ifndef   __NO_RETURN
+  #define __NO_RETURN                            __declspec(noreturn)
+#endif
+#ifndef   __USED
+  #define __USED                                 __attribute__((used))
+#endif
+#ifndef   __WEAK
+  #define __WEAK                                 __attribute__((weak))
+#endif
+#ifndef   __PACKED
+  #define __PACKED                               __attribute__((packed))
+#endif
+#ifndef   __PACKED_STRUCT
+  #define __PACKED_STRUCT                        __packed struct
+#endif
+#ifndef   __PACKED_UNION
+  #define __PACKED_UNION                         __packed union
+#endif
+#ifndef   __UNALIGNED_UINT32        /* deprecated */
+  #define __UNALIGNED_UINT32(x)                  (*((__packed uint32_t *)(x)))
+#endif
+#ifndef   __UNALIGNED_UINT16_WRITE
+  #define __UNALIGNED_UINT16_WRITE(addr, val)    ((*((__packed uint16_t *)(addr))) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT16_READ
+  #define __UNALIGNED_UINT16_READ(addr)          (*((const __packed uint16_t *)(addr)))
+#endif
+#ifndef   __UNALIGNED_UINT32_WRITE
+  #define __UNALIGNED_UINT32_WRITE(addr, val)    ((*((__packed uint32_t *)(addr))) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT32_READ
+  #define __UNALIGNED_UINT32_READ(addr)          (*((const __packed uint32_t *)(addr)))
+#endif
+#ifndef   __ALIGNED
+  #define __ALIGNED(x)                           __attribute__((aligned(x)))
+#endif
+#ifndef   __RESTRICT
+  #define __RESTRICT                             __restrict
+#endif
+#ifndef   __COMPILER_BARRIER
+  #define __COMPILER_BARRIER()                   __memory_changed()
+#endif
+
+/* #########################  Startup and Lowlevel Init  ######################## */
+
+#ifndef __PROGRAM_START
+#define __PROGRAM_START           __main
+#endif
+
+#ifndef __INITIAL_SP
+#define __INITIAL_SP              Image$$ARM_LIB_STACK$$ZI$$Limit
+#endif
+
+#ifndef __STACK_LIMIT
+#define __STACK_LIMIT             Image$$ARM_LIB_STACK$$ZI$$Base
+#endif
+
+#ifndef __VECTOR_TABLE
+#define __VECTOR_TABLE            __Vectors
+#endif
+
+#ifndef __VECTOR_TABLE_ATTRIBUTE
+#define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section("RESET")))
+#endif
+
+/* ###########################  Core Function Access  ########################### */
+/** \ingroup  CMSIS_Core_FunctionInterface
+    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
+  @{
+ */
+
+/**
+  \brief   Enable IRQ Interrupts
+  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+/* intrinsic void __enable_irq();     */
+
+
+/**
+  \brief   Disable IRQ Interrupts
+  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+/* intrinsic void __disable_irq();    */
+
+/**
+  \brief   Get Control Register
+  \details Returns the content of the Control Register.
+  \return               Control Register value
+ */
+__STATIC_INLINE uint32_t __get_CONTROL(void)
+{
+  register uint32_t __regControl         __ASM("control");
+  return(__regControl);
+}
+
+
+/**
+  \brief   Set Control Register
+  \details Writes the given value to the Control Register.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_INLINE void __set_CONTROL(uint32_t control)
+{
+  register uint32_t __regControl         __ASM("control");
+  __regControl = control;
+}
+
+
+/**
+  \brief   Get IPSR Register
+  \details Returns the content of the IPSR Register.
+  \return               IPSR Register value
+ */
+__STATIC_INLINE uint32_t __get_IPSR(void)
+{
+  register uint32_t __regIPSR          __ASM("ipsr");
+  return(__regIPSR);
+}
+
+
+/**
+  \brief   Get APSR Register
+  \details Returns the content of the APSR Register.
+  \return               APSR Register value
+ */
+__STATIC_INLINE uint32_t __get_APSR(void)
+{
+  register uint32_t __regAPSR          __ASM("apsr");
+  return(__regAPSR);
+}
+
+
+/**
+  \brief   Get xPSR Register
+  \details Returns the content of the xPSR Register.
+  \return               xPSR Register value
+ */
+__STATIC_INLINE uint32_t __get_xPSR(void)
+{
+  register uint32_t __regXPSR          __ASM("xpsr");
+  return(__regXPSR);
+}
+
+
+/**
+  \brief   Get Process Stack Pointer
+  \details Returns the current value of the Process Stack Pointer (PSP).
+  \return               PSP Register value
+ */
+__STATIC_INLINE uint32_t __get_PSP(void)
+{
+  register uint32_t __regProcessStackPointer  __ASM("psp");
+  return(__regProcessStackPointer);
+}
+
+
+/**
+  \brief   Set Process Stack Pointer
+  \details Assigns the given value to the Process Stack Pointer (PSP).
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
+{
+  register uint32_t __regProcessStackPointer  __ASM("psp");
+  __regProcessStackPointer = topOfProcStack;
+}
+
+
+/**
+  \brief   Get Main Stack Pointer
+  \details Returns the current value of the Main Stack Pointer (MSP).
+  \return               MSP Register value
+ */
+__STATIC_INLINE uint32_t __get_MSP(void)
+{
+  register uint32_t __regMainStackPointer     __ASM("msp");
+  return(__regMainStackPointer);
+}
+
+
+/**
+  \brief   Set Main Stack Pointer
+  \details Assigns the given value to the Main Stack Pointer (MSP).
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
+{
+  register uint32_t __regMainStackPointer     __ASM("msp");
+  __regMainStackPointer = topOfMainStack;
+}
+
+
+/**
+  \brief   Get Priority Mask
+  \details Returns the current state of the priority mask bit from the Priority Mask Register.
+  \return               Priority Mask value
+ */
+__STATIC_INLINE uint32_t __get_PRIMASK(void)
+{
+  register uint32_t __regPriMask         __ASM("primask");
+  return(__regPriMask);
+}
+
+
+/**
+  \brief   Set Priority Mask
+  \details Assigns the given value to the Priority Mask Register.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
+{
+  register uint32_t __regPriMask         __ASM("primask");
+  __regPriMask = (priMask);
+}
+
+
+#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+     (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
+
+/**
+  \brief   Enable FIQ
+  \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+#define __enable_fault_irq                __enable_fiq
+
+
+/**
+  \brief   Disable FIQ
+  \details Disables FIQ interrupts by setting the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+#define __disable_fault_irq               __disable_fiq
+
+
+/**
+  \brief   Get Base Priority
+  \details Returns the current value of the Base Priority register.
+  \return               Base Priority register value
+ */
+__STATIC_INLINE uint32_t  __get_BASEPRI(void)
+{
+  register uint32_t __regBasePri         __ASM("basepri");
+  return(__regBasePri);
+}
+
+
+/**
+  \brief   Set Base Priority
+  \details Assigns the given value to the Base Priority register.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
+{
+  register uint32_t __regBasePri         __ASM("basepri");
+  __regBasePri = (basePri & 0xFFU);
+}
+
+
+/**
+  \brief   Set Base Priority with condition
+  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
+           or the new value increases the BASEPRI priority level.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
+{
+  register uint32_t __regBasePriMax      __ASM("basepri_max");
+  __regBasePriMax = (basePri & 0xFFU);
+}
+
+
+/**
+  \brief   Get Fault Mask
+  \details Returns the current value of the Fault Mask register.
+  \return               Fault Mask register value
+ */
+__STATIC_INLINE uint32_t __get_FAULTMASK(void)
+{
+  register uint32_t __regFaultMask       __ASM("faultmask");
+  return(__regFaultMask);
+}
+
+
+/**
+  \brief   Set Fault Mask
+  \details Assigns the given value to the Fault Mask register.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
+{
+  register uint32_t __regFaultMask       __ASM("faultmask");
+  __regFaultMask = (faultMask & (uint32_t)1U);
+}
+
+#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+           (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     ) */
+
+
+/**
+  \brief   Get FPSCR
+  \details Returns the current value of the Floating Point Status/Control register.
+  \return               Floating Point Status/Control register value
+ */
+__STATIC_INLINE uint32_t __get_FPSCR(void)
+{
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+  register uint32_t __regfpscr         __ASM("fpscr");
+  return(__regfpscr);
+#else
+   return(0U);
+#endif
+}
+
+
+/**
+  \brief   Set FPSCR
+  \details Assigns the given value to the Floating Point Status/Control register.
+  \param [in]    fpscr  Floating Point Status/Control value to set
+ */
+__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
+{
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+  register uint32_t __regfpscr         __ASM("fpscr");
+  __regfpscr = (fpscr);
+#else
+  (void)fpscr;
+#endif
+}
+
+
+/*@} end of CMSIS_Core_RegAccFunctions */
+
+
+/* ##########################  Core Instruction Access  ######################### */
+/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
+  Access to dedicated instructions
+  @{
+*/
+
+/**
+  \brief   No Operation
+  \details No Operation does nothing. This instruction can be used for code alignment purposes.
+ */
+#define __NOP                             __nop
+
+
+/**
+  \brief   Wait For Interrupt
+  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
+ */
+#define __WFI                             __wfi
+
+
+/**
+  \brief   Wait For Event
+  \details Wait For Event is a hint instruction that permits the processor to enter
+           a low-power state until one of a number of events occurs.
+ */
+#define __WFE                             __wfe
+
+
+/**
+  \brief   Send Event
+  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
+ */
+#define __SEV                             __sev
+
+
+/**
+  \brief   Instruction Synchronization Barrier
+  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
+           so that all instructions following the ISB are fetched from cache or memory,
+           after the instruction has been completed.
+ */
+#define __ISB() do {\
+                   __schedule_barrier();\
+                   __isb(0xF);\
+                   __schedule_barrier();\
+                } while (0U)
+
+/**
+  \brief   Data Synchronization Barrier
+  \details Acts as a special kind of Data Memory Barrier.
+           It completes when all explicit memory accesses before this instruction complete.
+ */
+#define __DSB() do {\
+                   __schedule_barrier();\
+                   __dsb(0xF);\
+                   __schedule_barrier();\
+                } while (0U)
+
+/**
+  \brief   Data Memory Barrier
+  \details Ensures the apparent order of the explicit memory operations before
+           and after the instruction, without ensuring their completion.
+ */
+#define __DMB() do {\
+                   __schedule_barrier();\
+                   __dmb(0xF);\
+                   __schedule_barrier();\
+                } while (0U)
+
+                  
+/**
+  \brief   Reverse byte order (32 bit)
+  \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REV                             __rev
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#ifndef __NO_EMBEDDED_ASM
+__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
+{
+  rev16 r0, r0
+  bx lr
+}
+#endif
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#ifndef __NO_EMBEDDED_ASM
+__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int16_t __REVSH(int16_t value)
+{
+  revsh r0, r0
+  bx lr
+}
+#endif
+
+
+/**
+  \brief   Rotate Right in unsigned value (32 bit)
+  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
+  \param [in]    op1  Value to rotate
+  \param [in]    op2  Number of Bits to rotate
+  \return               Rotated value
+ */
+#define __ROR                             __ror
+
+
+/**
+  \brief   Breakpoint
+  \details Causes the processor to enter Debug state.
+           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
+  \param [in]    value  is ignored by the processor.
+                 If required, a debugger can use it to store additional information about the breakpoint.
+ */
+#define __BKPT(value)                       __breakpoint(value)
+
+
+/**
+  \brief   Reverse bit order of value
+  \details Reverses the bit order of the given value.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+     (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
+  #define __RBIT                          __rbit
+#else
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
+{
+  uint32_t result;
+  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
+
+  result = value;                      /* r will be reversed bits of v; first get LSB of v */
+  for (value >>= 1U; value != 0U; value >>= 1U)
+  {
+    result <<= 1U;
+    result |= value & 1U;
+    s--;
+  }
+  result <<= s;                        /* shift when v's highest bits are zero */
+  return result;
+}
+#endif
+
+
+/**
+  \brief   Count leading zeros
+  \details Counts the number of leading zeros of a data value.
+  \param [in]  value  Value to count the leading zeros
+  \return             number of leading zeros in value
+ */
+#define __CLZ                             __clz
+
+
+#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+     (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
+
+/**
+  \brief   LDR Exclusive (8 bit)
+  \details Executes a exclusive LDR instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __LDREXB(ptr)                                                        ((uint8_t ) __ldrex(ptr))
+#else
+  #define __LDREXB(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint8_t ) __ldrex(ptr))  _Pragma("pop")
+#endif
+
+
+/**
+  \brief   LDR Exclusive (16 bit)
+  \details Executes a exclusive LDR instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __LDREXH(ptr)                                                        ((uint16_t) __ldrex(ptr))
+#else
+  #define __LDREXH(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint16_t) __ldrex(ptr))  _Pragma("pop")
+#endif
+
+
+/**
+  \brief   LDR Exclusive (32 bit)
+  \details Executes a exclusive LDR instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __LDREXW(ptr)                                                        ((uint32_t ) __ldrex(ptr))
+#else
+  #define __LDREXW(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint32_t ) __ldrex(ptr))  _Pragma("pop")
+#endif
+
+
+/**
+  \brief   STR Exclusive (8 bit)
+  \details Executes a exclusive STR instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __STREXB(value, ptr)                                                 __strex(value, ptr)
+#else
+  #define __STREXB(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
+#endif
+
+
+/**
+  \brief   STR Exclusive (16 bit)
+  \details Executes a exclusive STR instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __STREXH(value, ptr)                                                 __strex(value, ptr)
+#else
+  #define __STREXH(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
+#endif
+
+
+/**
+  \brief   STR Exclusive (32 bit)
+  \details Executes a exclusive STR instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __STREXW(value, ptr)                                                 __strex(value, ptr)
+#else
+  #define __STREXW(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
+#endif
+
+
+/**
+  \brief   Remove the exclusive lock
+  \details Removes the exclusive lock which is created by LDREX.
+ */
+#define __CLREX                           __clrex
+
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+#define __SSAT                            __ssat
+
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+#define __USAT                            __usat
+
+
+/**
+  \brief   Rotate Right with Extend (32 bit)
+  \details Moves each bit of a bitstring right by one bit.
+           The carry input is shifted in at the left end of the bitstring.
+  \param [in]    value  Value to rotate
+  \return               Rotated value
+ */
+#ifndef __NO_EMBEDDED_ASM
+__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
+{
+  rrx r0, r0
+  bx lr
+}
+#endif
+
+
+/**
+  \brief   LDRT Unprivileged (8 bit)
+  \details Executes a Unprivileged LDRT instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+#define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
+
+
+/**
+  \brief   LDRT Unprivileged (16 bit)
+  \details Executes a Unprivileged LDRT instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+#define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
+
+
+/**
+  \brief   LDRT Unprivileged (32 bit)
+  \details Executes a Unprivileged LDRT instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+#define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
+
+
+/**
+  \brief   STRT Unprivileged (8 bit)
+  \details Executes a Unprivileged STRT instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+#define __STRBT(value, ptr)               __strt(value, ptr)
+
+
+/**
+  \brief   STRT Unprivileged (16 bit)
+  \details Executes a Unprivileged STRT instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+#define __STRHT(value, ptr)               __strt(value, ptr)
+
+
+/**
+  \brief   STRT Unprivileged (32 bit)
+  \details Executes a Unprivileged STRT instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+#define __STRT(value, ptr)                __strt(value, ptr)
+
+#else  /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+           (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     ) */
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+__attribute__((always_inline)) __STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat)
+{
+  if ((sat >= 1U) && (sat <= 32U))
+  {
+    const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
+    const int32_t min = -1 - max ;
+    if (val > max)
+    {
+      return max;
+    }
+    else if (val < min)
+    {
+      return min;
+    }
+  }
+  return val;
+}
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat)
+{
+  if (sat <= 31U)
+  {
+    const uint32_t max = ((1U << sat) - 1U);
+    if (val > (int32_t)max)
+    {
+      return max;
+    }
+    else if (val < 0)
+    {
+      return 0U;
+    }
+  }
+  return (uint32_t)val;
+}
+
+#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+           (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     ) */
+
+/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
+
+
+/* ###################  Compiler specific Intrinsics  ########################### */
+/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
+  Access to dedicated SIMD instructions
+  @{
+*/
+
+#if ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
+
+#define __SADD8                           __sadd8
+#define __QADD8                           __qadd8
+#define __SHADD8                          __shadd8
+#define __UADD8                           __uadd8
+#define __UQADD8                          __uqadd8
+#define __UHADD8                          __uhadd8
+#define __SSUB8                           __ssub8
+#define __QSUB8                           __qsub8
+#define __SHSUB8                          __shsub8
+#define __USUB8                           __usub8
+#define __UQSUB8                          __uqsub8
+#define __UHSUB8                          __uhsub8
+#define __SADD16                          __sadd16
+#define __QADD16                          __qadd16
+#define __SHADD16                         __shadd16
+#define __UADD16                          __uadd16
+#define __UQADD16                         __uqadd16
+#define __UHADD16                         __uhadd16
+#define __SSUB16                          __ssub16
+#define __QSUB16                          __qsub16
+#define __SHSUB16                         __shsub16
+#define __USUB16                          __usub16
+#define __UQSUB16                         __uqsub16
+#define __UHSUB16                         __uhsub16
+#define __SASX                            __sasx
+#define __QASX                            __qasx
+#define __SHASX                           __shasx
+#define __UASX                            __uasx
+#define __UQASX                           __uqasx
+#define __UHASX                           __uhasx
+#define __SSAX                            __ssax
+#define __QSAX                            __qsax
+#define __SHSAX                           __shsax
+#define __USAX                            __usax
+#define __UQSAX                           __uqsax
+#define __UHSAX                           __uhsax
+#define __USAD8                           __usad8
+#define __USADA8                          __usada8
+#define __SSAT16                          __ssat16
+#define __USAT16                          __usat16
+#define __UXTB16                          __uxtb16
+#define __UXTAB16                         __uxtab16
+#define __SXTB16                          __sxtb16
+#define __SXTAB16                         __sxtab16
+#define __SMUAD                           __smuad
+#define __SMUADX                          __smuadx
+#define __SMLAD                           __smlad
+#define __SMLADX                          __smladx
+#define __SMLALD                          __smlald
+#define __SMLALDX                         __smlaldx
+#define __SMUSD                           __smusd
+#define __SMUSDX                          __smusdx
+#define __SMLSD                           __smlsd
+#define __SMLSDX                          __smlsdx
+#define __SMLSLD                          __smlsld
+#define __SMLSLDX                         __smlsldx
+#define __SEL                             __sel
+#define __QADD                            __qadd
+#define __QSUB                            __qsub
+
+#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |  \
+                                           ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
+
+#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |  \
+                                           ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
+
+#define __SMMLA(ARG1,ARG2,ARG3)          ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + \
+                                                      ((int64_t)(ARG3) << 32U)     ) >> 32U))
+
+#endif /* ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     ) */
+/*@} end of group CMSIS_SIMD_intrinsics */
+
+
+#endif /* __CMSIS_ARMCC_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_armclang.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_armclang.h
new file mode 100644
index 0000000..e917f35
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_armclang.h
@@ -0,0 +1,1444 @@
+/**************************************************************************//**
+ * @file     cmsis_armclang.h
+ * @brief    CMSIS compiler armclang (Arm Compiler 6) header file
+ * @version  V5.2.0
+ * @date     08. May 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/*lint -esym(9058, IRQn)*/ /* disable MISRA 2012 Rule 2.4 for IRQn */
+
+#ifndef __CMSIS_ARMCLANG_H
+#define __CMSIS_ARMCLANG_H
+
+#pragma clang system_header   /* treat file as system include file */
+
+#ifndef __ARM_COMPAT_H
+#include <arm_compat.h>    /* Compatibility header for Arm Compiler 5 intrinsics */
+#endif
+
+/* CMSIS compiler specific defines */
+#ifndef   __ASM
+  #define __ASM                                  __asm
+#endif
+#ifndef   __INLINE
+  #define __INLINE                               __inline
+#endif
+#ifndef   __STATIC_INLINE
+  #define __STATIC_INLINE                        static __inline
+#endif
+#ifndef   __STATIC_FORCEINLINE
+  #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static __inline
+#endif
+#ifndef   __NO_RETURN
+  #define __NO_RETURN                            __attribute__((__noreturn__))
+#endif
+#ifndef   __USED
+  #define __USED                                 __attribute__((used))
+#endif
+#ifndef   __WEAK
+  #define __WEAK                                 __attribute__((weak))
+#endif
+#ifndef   __PACKED
+  #define __PACKED                               __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __PACKED_STRUCT
+  #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __PACKED_UNION
+  #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __UNALIGNED_UINT32        /* deprecated */
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT32)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32 */
+  struct __attribute__((packed)) T_UINT32 { uint32_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+#endif
+#ifndef   __UNALIGNED_UINT16_WRITE
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT16_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_WRITE */
+  __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT16_READ
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT16_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_READ */
+  __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+#endif
+#ifndef   __UNALIGNED_UINT32_WRITE
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT32_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_WRITE */
+  __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT32_READ
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT32_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_READ */
+  __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+#endif
+#ifndef   __ALIGNED
+  #define __ALIGNED(x)                           __attribute__((aligned(x)))
+#endif
+#ifndef   __RESTRICT
+  #define __RESTRICT                             __restrict
+#endif
+#ifndef   __COMPILER_BARRIER
+  #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
+#endif
+
+/* #########################  Startup and Lowlevel Init  ######################## */
+
+#ifndef __PROGRAM_START
+#define __PROGRAM_START           __main
+#endif
+
+#ifndef __INITIAL_SP
+#define __INITIAL_SP              Image$$ARM_LIB_STACK$$ZI$$Limit
+#endif
+
+#ifndef __STACK_LIMIT
+#define __STACK_LIMIT             Image$$ARM_LIB_STACK$$ZI$$Base
+#endif
+
+#ifndef __VECTOR_TABLE
+#define __VECTOR_TABLE            __Vectors
+#endif
+
+#ifndef __VECTOR_TABLE_ATTRIBUTE
+#define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section("RESET")))
+#endif
+
+/* ###########################  Core Function Access  ########################### */
+/** \ingroup  CMSIS_Core_FunctionInterface
+    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
+  @{
+ */
+
+/**
+  \brief   Enable IRQ Interrupts
+  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+/* intrinsic void __enable_irq();  see arm_compat.h */
+
+
+/**
+  \brief   Disable IRQ Interrupts
+  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+/* intrinsic void __disable_irq();  see arm_compat.h */
+
+
+/**
+  \brief   Get Control Register
+  \details Returns the content of the Control Register.
+  \return               Control Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Control Register (non-secure)
+  \details Returns the content of the non-secure Control Register when in secure mode.
+  \return               non-secure Control Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Control Register
+  \details Writes the given value to the Control Register.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
+{
+  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Control Register (non-secure)
+  \details Writes the given value to the non-secure Control Register when in secure state.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
+{
+  __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
+}
+#endif
+
+
+/**
+  \brief   Get IPSR Register
+  \details Returns the content of the IPSR Register.
+  \return               IPSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get APSR Register
+  \details Returns the content of the APSR Register.
+  \return               APSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_APSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, apsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get xPSR Register
+  \details Returns the content of the xPSR Register.
+  \return               xPSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_xPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get Process Stack Pointer
+  \details Returns the current value of the Process Stack Pointer (PSP).
+  \return               PSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PSP(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Process Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state.
+  \return               PSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Process Stack Pointer
+  \details Assigns the given value to the Process Stack Pointer (PSP).
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Process Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state.
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
+}
+#endif
+
+
+/**
+  \brief   Get Main Stack Pointer
+  \details Returns the current value of the Main Stack Pointer (MSP).
+  \return               MSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_MSP(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, msp" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Main Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state.
+  \return               MSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Main Stack Pointer
+  \details Assigns the given value to the Main Stack Pointer (MSP).
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Main Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
+}
+#endif
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
+  \return               SP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Set Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
+  \param [in]    topOfStack  Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
+{
+  __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
+}
+#endif
+
+
+/**
+  \brief   Get Priority Mask
+  \details Returns the current state of the priority mask bit from the Priority Mask Register.
+  \return               Priority Mask value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Priority Mask (non-secure)
+  \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state.
+  \return               Priority Mask value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Priority Mask
+  \details Assigns the given value to the Priority Mask Register.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Priority Mask (non-secure)
+  \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
+}
+#endif
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
+/**
+  \brief   Enable FIQ
+  \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+#define __enable_fault_irq                __enable_fiq   /* see arm_compat.h */
+
+
+/**
+  \brief   Disable FIQ
+  \details Disables FIQ interrupts by setting the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+#define __disable_fault_irq               __disable_fiq   /* see arm_compat.h */
+
+
+/**
+  \brief   Get Base Priority
+  \details Returns the current value of the Base Priority register.
+  \return               Base Priority register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Base Priority (non-secure)
+  \details Returns the current value of the non-secure Base Priority register when in secure state.
+  \return               Base Priority register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Base Priority
+  \details Assigns the given value to the Base Priority register.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Base Priority (non-secure)
+  \details Assigns the given value to the non-secure Base Priority register when in secure state.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
+}
+#endif
+
+
+/**
+  \brief   Set Base Priority with condition
+  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
+           or the new value increases the BASEPRI priority level.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
+}
+
+
+/**
+  \brief   Get Fault Mask
+  \details Returns the current value of the Fault Mask register.
+  \return               Fault Mask register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Fault Mask (non-secure)
+  \details Returns the current value of the non-secure Fault Mask register when in secure state.
+  \return               Fault Mask register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Fault Mask
+  \details Assigns the given value to the Fault Mask register.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Fault Mask (non-secure)
+  \details Assigns the given value to the non-secure Fault Mask register when in secure state.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
+}
+#endif
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+
+/**
+  \brief   Get Process Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always in non-secure
+  mode.
+  
+  \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
+  \return               PSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
+  return result;
+#endif
+}
+
+#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Process Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always in non-secure
+  mode.
+
+  \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
+  \return               PSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
+  return result;
+#endif
+}
+#endif
+
+
+/**
+  \brief   Set Process Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored in non-secure
+  mode.
+  
+  \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
+  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  (void)ProcStackPtrLimit;
+#else
+  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Set Process Stack Pointer (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored in non-secure
+  mode.
+
+  \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
+  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  (void)ProcStackPtrLimit;
+#else
+  __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
+#endif
+}
+#endif
+
+
+/**
+  \brief   Get Main Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always.
+
+  \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
+  \return               MSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, msplim" : "=r" (result) );
+  return result;
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Get Main Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always.
+
+  \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state.
+  \return               MSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
+  return result;
+#endif
+}
+#endif
+
+
+/**
+  \brief   Set Main Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored.
+
+  \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
+  \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  (void)MainStackPtrLimit;
+#else
+  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Set Main Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored.
+
+  \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state.
+  \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  (void)MainStackPtrLimit;
+#else
+  __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
+#endif
+}
+#endif
+
+#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+/**
+  \brief   Get FPSCR
+  \details Returns the current value of the Floating Point Status/Control register.
+  \return               Floating Point Status/Control register value
+ */
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+#define __get_FPSCR      (uint32_t)__builtin_arm_get_fpscr
+#else
+#define __get_FPSCR()      ((uint32_t)0U)
+#endif
+
+/**
+  \brief   Set FPSCR
+  \details Assigns the given value to the Floating Point Status/Control register.
+  \param [in]    fpscr  Floating Point Status/Control value to set
+ */
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+#define __set_FPSCR      __builtin_arm_set_fpscr
+#else
+#define __set_FPSCR(x)      ((void)(x))
+#endif
+
+
+/*@} end of CMSIS_Core_RegAccFunctions */
+
+
+/* ##########################  Core Instruction Access  ######################### */
+/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
+  Access to dedicated instructions
+  @{
+*/
+
+/* Define macros for porting to both thumb1 and thumb2.
+ * For thumb1, use low register (r0-r7), specified by constraint "l"
+ * Otherwise, use general registers, specified by constraint "r" */
+#if defined (__thumb__) && !defined (__thumb2__)
+#define __CMSIS_GCC_OUT_REG(r) "=l" (r)
+#define __CMSIS_GCC_RW_REG(r) "+l" (r)
+#define __CMSIS_GCC_USE_REG(r) "l" (r)
+#else
+#define __CMSIS_GCC_OUT_REG(r) "=r" (r)
+#define __CMSIS_GCC_RW_REG(r) "+r" (r)
+#define __CMSIS_GCC_USE_REG(r) "r" (r)
+#endif
+
+/**
+  \brief   No Operation
+  \details No Operation does nothing. This instruction can be used for code alignment purposes.
+ */
+#define __NOP          __builtin_arm_nop
+
+/**
+  \brief   Wait For Interrupt
+  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
+ */
+#define __WFI          __builtin_arm_wfi
+
+
+/**
+  \brief   Wait For Event
+  \details Wait For Event is a hint instruction that permits the processor to enter
+           a low-power state until one of a number of events occurs.
+ */
+#define __WFE          __builtin_arm_wfe
+
+
+/**
+  \brief   Send Event
+  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
+ */
+#define __SEV          __builtin_arm_sev
+
+
+/**
+  \brief   Instruction Synchronization Barrier
+  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
+           so that all instructions following the ISB are fetched from cache or memory,
+           after the instruction has been completed.
+ */
+#define __ISB()        __builtin_arm_isb(0xF)
+
+/**
+  \brief   Data Synchronization Barrier
+  \details Acts as a special kind of Data Memory Barrier.
+           It completes when all explicit memory accesses before this instruction complete.
+ */
+#define __DSB()        __builtin_arm_dsb(0xF)
+
+
+/**
+  \brief   Data Memory Barrier
+  \details Ensures the apparent order of the explicit memory operations before
+           and after the instruction, without ensuring their completion.
+ */
+#define __DMB()        __builtin_arm_dmb(0xF)
+
+
+/**
+  \brief   Reverse byte order (32 bit)
+  \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REV(value)   __builtin_bswap32(value)
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REV16(value) __ROR(__REV(value), 16)
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REVSH(value) (int16_t)__builtin_bswap16(value)
+
+
+/**
+  \brief   Rotate Right in unsigned value (32 bit)
+  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
+  \param [in]    op1  Value to rotate
+  \param [in]    op2  Number of Bits to rotate
+  \return               Rotated value
+ */
+__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
+{
+  op2 %= 32U;
+  if (op2 == 0U)
+  {
+    return op1;
+  }
+  return (op1 >> op2) | (op1 << (32U - op2));
+}
+
+
+/**
+  \brief   Breakpoint
+  \details Causes the processor to enter Debug state.
+           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
+  \param [in]    value  is ignored by the processor.
+                 If required, a debugger can use it to store additional information about the breakpoint.
+ */
+#define __BKPT(value)     __ASM volatile ("bkpt "#value)
+
+
+/**
+  \brief   Reverse bit order of value
+  \details Reverses the bit order of the given value.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __RBIT            __builtin_arm_rbit
+
+/**
+  \brief   Count leading zeros
+  \details Counts the number of leading zeros of a data value.
+  \param [in]  value  Value to count the leading zeros
+  \return             number of leading zeros in value
+ */
+__STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
+{
+  /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
+     __builtin_clz(0) is undefined behaviour, so handle this case specially.
+     This guarantees ARM-compatible results if happening to compile on a non-ARM
+     target, and ensures the compiler doesn't decide to activate any
+     optimisations using the logic "value was passed to __builtin_clz, so it
+     is non-zero".
+     ARM Compiler 6.10 and possibly earlier will optimise this test away, leaving a
+     single CLZ instruction.
+   */
+  if (value == 0U)
+  {
+    return 32U;
+  }
+  return __builtin_clz(value);
+}
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+/**
+  \brief   LDR Exclusive (8 bit)
+  \details Executes a exclusive LDR instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+#define __LDREXB        (uint8_t)__builtin_arm_ldrex
+
+
+/**
+  \brief   LDR Exclusive (16 bit)
+  \details Executes a exclusive LDR instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+#define __LDREXH        (uint16_t)__builtin_arm_ldrex
+
+
+/**
+  \brief   LDR Exclusive (32 bit)
+  \details Executes a exclusive LDR instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+#define __LDREXW        (uint32_t)__builtin_arm_ldrex
+
+
+/**
+  \brief   STR Exclusive (8 bit)
+  \details Executes a exclusive STR instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define __STREXB        (uint32_t)__builtin_arm_strex
+
+
+/**
+  \brief   STR Exclusive (16 bit)
+  \details Executes a exclusive STR instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define __STREXH        (uint32_t)__builtin_arm_strex
+
+
+/**
+  \brief   STR Exclusive (32 bit)
+  \details Executes a exclusive STR instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define __STREXW        (uint32_t)__builtin_arm_strex
+
+
+/**
+  \brief   Remove the exclusive lock
+  \details Removes the exclusive lock which is created by LDREX.
+ */
+#define __CLREX             __builtin_arm_clrex
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+#define __SSAT             __builtin_arm_ssat
+
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+#define __USAT             __builtin_arm_usat
+
+
+/**
+  \brief   Rotate Right with Extend (32 bit)
+  \details Moves each bit of a bitstring right by one bit.
+           The carry input is shifted in at the left end of the bitstring.
+  \param [in]    value  Value to rotate
+  \return               Rotated value
+ */
+__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
+{
+  uint32_t result;
+
+  __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return(result);
+}
+
+
+/**
+  \brief   LDRT Unprivileged (8 bit)
+  \details Executes a Unprivileged LDRT instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint8_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (16 bit)
+  \details Executes a Unprivileged LDRT instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint16_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (32 bit)
+  \details Executes a Unprivileged LDRT instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return(result);
+}
+
+
+/**
+  \brief   STRT Unprivileged (8 bit)
+  \details Executes a Unprivileged STRT instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
+{
+  __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (16 bit)
+  \details Executes a Unprivileged STRT instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
+{
+  __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (32 bit)
+  \details Executes a Unprivileged STRT instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
+{
+  __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
+}
+
+#else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
+{
+  if ((sat >= 1U) && (sat <= 32U))
+  {
+    const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
+    const int32_t min = -1 - max ;
+    if (val > max)
+    {
+      return max;
+    }
+    else if (val < min)
+    {
+      return min;
+    }
+  }
+  return val;
+}
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
+{
+  if (sat <= 31U)
+  {
+    const uint32_t max = ((1U << sat) - 1U);
+    if (val > (int32_t)max)
+    {
+      return max;
+    }
+    else if (val < 0)
+    {
+      return 0U;
+    }
+  }
+  return (uint32_t)val;
+}
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+/**
+  \brief   Load-Acquire (8 bit)
+  \details Executes a LDAB instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint8_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire (16 bit)
+  \details Executes a LDAH instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint16_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire (32 bit)
+  \details Executes a LDA instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return(result);
+}
+
+
+/**
+  \brief   Store-Release (8 bit)
+  \details Executes a STLB instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
+{
+  __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Store-Release (16 bit)
+  \details Executes a STLH instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
+{
+  __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Store-Release (32 bit)
+  \details Executes a STL instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
+{
+  __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Load-Acquire Exclusive (8 bit)
+  \details Executes a LDAB exclusive instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+#define     __LDAEXB                 (uint8_t)__builtin_arm_ldaex
+
+
+/**
+  \brief   Load-Acquire Exclusive (16 bit)
+  \details Executes a LDAH exclusive instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+#define     __LDAEXH                 (uint16_t)__builtin_arm_ldaex
+
+
+/**
+  \brief   Load-Acquire Exclusive (32 bit)
+  \details Executes a LDA exclusive instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+#define     __LDAEX                  (uint32_t)__builtin_arm_ldaex
+
+
+/**
+  \brief   Store-Release Exclusive (8 bit)
+  \details Executes a STLB exclusive instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define     __STLEXB                 (uint32_t)__builtin_arm_stlex
+
+
+/**
+  \brief   Store-Release Exclusive (16 bit)
+  \details Executes a STLH exclusive instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define     __STLEXH                 (uint32_t)__builtin_arm_stlex
+
+
+/**
+  \brief   Store-Release Exclusive (32 bit)
+  \details Executes a STL exclusive instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define     __STLEX                  (uint32_t)__builtin_arm_stlex
+
+#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
+
+
+/* ###################  Compiler specific Intrinsics  ########################### */
+/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
+  Access to dedicated SIMD instructions
+  @{
+*/
+
+#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
+
+#define     __SADD8                 __builtin_arm_sadd8
+#define     __QADD8                 __builtin_arm_qadd8
+#define     __SHADD8                __builtin_arm_shadd8
+#define     __UADD8                 __builtin_arm_uadd8
+#define     __UQADD8                __builtin_arm_uqadd8
+#define     __UHADD8                __builtin_arm_uhadd8
+#define     __SSUB8                 __builtin_arm_ssub8
+#define     __QSUB8                 __builtin_arm_qsub8
+#define     __SHSUB8                __builtin_arm_shsub8
+#define     __USUB8                 __builtin_arm_usub8
+#define     __UQSUB8                __builtin_arm_uqsub8
+#define     __UHSUB8                __builtin_arm_uhsub8
+#define     __SADD16                __builtin_arm_sadd16
+#define     __QADD16                __builtin_arm_qadd16
+#define     __SHADD16               __builtin_arm_shadd16
+#define     __UADD16                __builtin_arm_uadd16
+#define     __UQADD16               __builtin_arm_uqadd16
+#define     __UHADD16               __builtin_arm_uhadd16
+#define     __SSUB16                __builtin_arm_ssub16
+#define     __QSUB16                __builtin_arm_qsub16
+#define     __SHSUB16               __builtin_arm_shsub16
+#define     __USUB16                __builtin_arm_usub16
+#define     __UQSUB16               __builtin_arm_uqsub16
+#define     __UHSUB16               __builtin_arm_uhsub16
+#define     __SASX                  __builtin_arm_sasx
+#define     __QASX                  __builtin_arm_qasx
+#define     __SHASX                 __builtin_arm_shasx
+#define     __UASX                  __builtin_arm_uasx
+#define     __UQASX                 __builtin_arm_uqasx
+#define     __UHASX                 __builtin_arm_uhasx
+#define     __SSAX                  __builtin_arm_ssax
+#define     __QSAX                  __builtin_arm_qsax
+#define     __SHSAX                 __builtin_arm_shsax
+#define     __USAX                  __builtin_arm_usax
+#define     __UQSAX                 __builtin_arm_uqsax
+#define     __UHSAX                 __builtin_arm_uhsax
+#define     __USAD8                 __builtin_arm_usad8
+#define     __USADA8                __builtin_arm_usada8
+#define     __SSAT16                __builtin_arm_ssat16
+#define     __USAT16                __builtin_arm_usat16
+#define     __UXTB16                __builtin_arm_uxtb16
+#define     __UXTAB16               __builtin_arm_uxtab16
+#define     __SXTB16                __builtin_arm_sxtb16
+#define     __SXTAB16               __builtin_arm_sxtab16
+#define     __SMUAD                 __builtin_arm_smuad
+#define     __SMUADX                __builtin_arm_smuadx
+#define     __SMLAD                 __builtin_arm_smlad
+#define     __SMLADX                __builtin_arm_smladx
+#define     __SMLALD                __builtin_arm_smlald
+#define     __SMLALDX               __builtin_arm_smlaldx
+#define     __SMUSD                 __builtin_arm_smusd
+#define     __SMUSDX                __builtin_arm_smusdx
+#define     __SMLSD                 __builtin_arm_smlsd
+#define     __SMLSDX                __builtin_arm_smlsdx
+#define     __SMLSLD                __builtin_arm_smlsld
+#define     __SMLSLDX               __builtin_arm_smlsldx
+#define     __SEL                   __builtin_arm_sel
+#define     __QADD                  __builtin_arm_qadd
+#define     __QSUB                  __builtin_arm_qsub
+
+#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |  \
+                                           ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
+
+#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |  \
+                                           ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
+
+__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)
+{
+  int32_t result;
+
+  __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r"  (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+#endif /* (__ARM_FEATURE_DSP == 1) */
+/*@} end of group CMSIS_SIMD_intrinsics */
+
+
+#endif /* __CMSIS_ARMCLANG_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_armclang_ltm.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_armclang_ltm.h
new file mode 100644
index 0000000..feec324
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_armclang_ltm.h
@@ -0,0 +1,1891 @@
+/**************************************************************************//**
+ * @file     cmsis_armclang_ltm.h
+ * @brief    CMSIS compiler armclang (Arm Compiler 6) header file
+ * @version  V1.2.0
+ * @date     08. May 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2018-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/*lint -esym(9058, IRQn)*/ /* disable MISRA 2012 Rule 2.4 for IRQn */
+
+#ifndef __CMSIS_ARMCLANG_H
+#define __CMSIS_ARMCLANG_H
+
+#pragma clang system_header   /* treat file as system include file */
+
+#ifndef __ARM_COMPAT_H
+#include <arm_compat.h>    /* Compatibility header for Arm Compiler 5 intrinsics */
+#endif
+
+/* CMSIS compiler specific defines */
+#ifndef   __ASM
+  #define __ASM                                  __asm
+#endif
+#ifndef   __INLINE
+  #define __INLINE                               __inline
+#endif
+#ifndef   __STATIC_INLINE
+  #define __STATIC_INLINE                        static __inline
+#endif
+#ifndef   __STATIC_FORCEINLINE
+  #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static __inline
+#endif
+#ifndef   __NO_RETURN
+  #define __NO_RETURN                            __attribute__((__noreturn__))
+#endif
+#ifndef   __USED
+  #define __USED                                 __attribute__((used))
+#endif
+#ifndef   __WEAK
+  #define __WEAK                                 __attribute__((weak))
+#endif
+#ifndef   __PACKED
+  #define __PACKED                               __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __PACKED_STRUCT
+  #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __PACKED_UNION
+  #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __UNALIGNED_UINT32        /* deprecated */
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT32)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32 */
+  struct __attribute__((packed)) T_UINT32 { uint32_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+#endif
+#ifndef   __UNALIGNED_UINT16_WRITE
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT16_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_WRITE */
+  __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT16_READ
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT16_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_READ */
+  __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+#endif
+#ifndef   __UNALIGNED_UINT32_WRITE
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT32_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_WRITE */
+  __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT32_READ
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT32_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_READ */
+  __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+#endif
+#ifndef   __ALIGNED
+  #define __ALIGNED(x)                           __attribute__((aligned(x)))
+#endif
+#ifndef   __RESTRICT
+  #define __RESTRICT                             __restrict
+#endif
+#ifndef   __COMPILER_BARRIER
+  #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
+#endif
+
+/* #########################  Startup and Lowlevel Init  ######################## */
+
+#ifndef __PROGRAM_START
+#define __PROGRAM_START           __main
+#endif
+
+#ifndef __INITIAL_SP
+#define __INITIAL_SP              Image$$ARM_LIB_STACK$$ZI$$Limit
+#endif
+
+#ifndef __STACK_LIMIT
+#define __STACK_LIMIT             Image$$ARM_LIB_STACK$$ZI$$Base
+#endif
+
+#ifndef __VECTOR_TABLE
+#define __VECTOR_TABLE            __Vectors
+#endif
+
+#ifndef __VECTOR_TABLE_ATTRIBUTE
+#define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section("RESET")))
+#endif
+
+
+/* ###########################  Core Function Access  ########################### */
+/** \ingroup  CMSIS_Core_FunctionInterface
+    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
+  @{
+ */
+
+/**
+  \brief   Enable IRQ Interrupts
+  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+/* intrinsic void __enable_irq();  see arm_compat.h */
+
+
+/**
+  \brief   Disable IRQ Interrupts
+  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+/* intrinsic void __disable_irq();  see arm_compat.h */
+
+
+/**
+  \brief   Get Control Register
+  \details Returns the content of the Control Register.
+  \return               Control Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Control Register (non-secure)
+  \details Returns the content of the non-secure Control Register when in secure mode.
+  \return               non-secure Control Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Control Register
+  \details Writes the given value to the Control Register.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
+{
+  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Control Register (non-secure)
+  \details Writes the given value to the non-secure Control Register when in secure state.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
+{
+  __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
+}
+#endif
+
+
+/**
+  \brief   Get IPSR Register
+  \details Returns the content of the IPSR Register.
+  \return               IPSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get APSR Register
+  \details Returns the content of the APSR Register.
+  \return               APSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_APSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, apsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get xPSR Register
+  \details Returns the content of the xPSR Register.
+  \return               xPSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_xPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get Process Stack Pointer
+  \details Returns the current value of the Process Stack Pointer (PSP).
+  \return               PSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PSP(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Process Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state.
+  \return               PSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Process Stack Pointer
+  \details Assigns the given value to the Process Stack Pointer (PSP).
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Process Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state.
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
+}
+#endif
+
+
+/**
+  \brief   Get Main Stack Pointer
+  \details Returns the current value of the Main Stack Pointer (MSP).
+  \return               MSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_MSP(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, msp" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Main Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state.
+  \return               MSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Main Stack Pointer
+  \details Assigns the given value to the Main Stack Pointer (MSP).
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Main Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
+}
+#endif
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
+  \return               SP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Set Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
+  \param [in]    topOfStack  Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
+{
+  __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
+}
+#endif
+
+
+/**
+  \brief   Get Priority Mask
+  \details Returns the current state of the priority mask bit from the Priority Mask Register.
+  \return               Priority Mask value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Priority Mask (non-secure)
+  \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state.
+  \return               Priority Mask value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Priority Mask
+  \details Assigns the given value to the Priority Mask Register.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Priority Mask (non-secure)
+  \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
+}
+#endif
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
+/**
+  \brief   Enable FIQ
+  \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+#define __enable_fault_irq                __enable_fiq   /* see arm_compat.h */
+
+
+/**
+  \brief   Disable FIQ
+  \details Disables FIQ interrupts by setting the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+#define __disable_fault_irq               __disable_fiq   /* see arm_compat.h */
+
+
+/**
+  \brief   Get Base Priority
+  \details Returns the current value of the Base Priority register.
+  \return               Base Priority register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Base Priority (non-secure)
+  \details Returns the current value of the non-secure Base Priority register when in secure state.
+  \return               Base Priority register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Base Priority
+  \details Assigns the given value to the Base Priority register.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Base Priority (non-secure)
+  \details Assigns the given value to the non-secure Base Priority register when in secure state.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
+}
+#endif
+
+
+/**
+  \brief   Set Base Priority with condition
+  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
+           or the new value increases the BASEPRI priority level.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
+}
+
+
+/**
+  \brief   Get Fault Mask
+  \details Returns the current value of the Fault Mask register.
+  \return               Fault Mask register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Fault Mask (non-secure)
+  \details Returns the current value of the non-secure Fault Mask register when in secure state.
+  \return               Fault Mask register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Fault Mask
+  \details Assigns the given value to the Fault Mask register.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Fault Mask (non-secure)
+  \details Assigns the given value to the non-secure Fault Mask register when in secure state.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
+}
+#endif
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+
+/**
+  \brief   Get Process Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always in non-secure
+  mode.
+  
+  \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
+  \return               PSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
+  return result;
+#endif
+}
+
+#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Process Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always in non-secure
+  mode.
+
+  \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
+  \return               PSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
+  return result;
+#endif
+}
+#endif
+
+
+/**
+  \brief   Set Process Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored in non-secure
+  mode.
+  
+  \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
+  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  (void)ProcStackPtrLimit;
+#else
+  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Set Process Stack Pointer (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored in non-secure
+  mode.
+
+  \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
+  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  (void)ProcStackPtrLimit;
+#else
+  __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
+#endif
+}
+#endif
+
+
+/**
+  \brief   Get Main Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always.
+
+  \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
+  \return               MSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, msplim" : "=r" (result) );
+  return result;
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Get Main Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always.
+
+  \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state.
+  \return               MSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
+  return result;
+#endif
+}
+#endif
+
+
+/**
+  \brief   Set Main Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored.
+
+  \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
+  \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  (void)MainStackPtrLimit;
+#else
+  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Set Main Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored.
+
+  \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state.
+  \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  (void)MainStackPtrLimit;
+#else
+  __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
+#endif
+}
+#endif
+
+#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+/**
+  \brief   Get FPSCR
+  \details Returns the current value of the Floating Point Status/Control register.
+  \return               Floating Point Status/Control register value
+ */
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+#define __get_FPSCR      (uint32_t)__builtin_arm_get_fpscr
+#else
+#define __get_FPSCR()      ((uint32_t)0U)
+#endif
+
+/**
+  \brief   Set FPSCR
+  \details Assigns the given value to the Floating Point Status/Control register.
+  \param [in]    fpscr  Floating Point Status/Control value to set
+ */
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+#define __set_FPSCR      __builtin_arm_set_fpscr
+#else
+#define __set_FPSCR(x)      ((void)(x))
+#endif
+
+
+/*@} end of CMSIS_Core_RegAccFunctions */
+
+
+/* ##########################  Core Instruction Access  ######################### */
+/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
+  Access to dedicated instructions
+  @{
+*/
+
+/* Define macros for porting to both thumb1 and thumb2.
+ * For thumb1, use low register (r0-r7), specified by constraint "l"
+ * Otherwise, use general registers, specified by constraint "r" */
+#if defined (__thumb__) && !defined (__thumb2__)
+#define __CMSIS_GCC_OUT_REG(r) "=l" (r)
+#define __CMSIS_GCC_USE_REG(r) "l" (r)
+#else
+#define __CMSIS_GCC_OUT_REG(r) "=r" (r)
+#define __CMSIS_GCC_USE_REG(r) "r" (r)
+#endif
+
+/**
+  \brief   No Operation
+  \details No Operation does nothing. This instruction can be used for code alignment purposes.
+ */
+#define __NOP          __builtin_arm_nop
+
+/**
+  \brief   Wait For Interrupt
+  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
+ */
+#define __WFI          __builtin_arm_wfi
+
+
+/**
+  \brief   Wait For Event
+  \details Wait For Event is a hint instruction that permits the processor to enter
+           a low-power state until one of a number of events occurs.
+ */
+#define __WFE          __builtin_arm_wfe
+
+
+/**
+  \brief   Send Event
+  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
+ */
+#define __SEV          __builtin_arm_sev
+
+
+/**
+  \brief   Instruction Synchronization Barrier
+  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
+           so that all instructions following the ISB are fetched from cache or memory,
+           after the instruction has been completed.
+ */
+#define __ISB()        __builtin_arm_isb(0xF)
+
+/**
+  \brief   Data Synchronization Barrier
+  \details Acts as a special kind of Data Memory Barrier.
+           It completes when all explicit memory accesses before this instruction complete.
+ */
+#define __DSB()        __builtin_arm_dsb(0xF)
+
+
+/**
+  \brief   Data Memory Barrier
+  \details Ensures the apparent order of the explicit memory operations before
+           and after the instruction, without ensuring their completion.
+ */
+#define __DMB()        __builtin_arm_dmb(0xF)
+
+
+/**
+  \brief   Reverse byte order (32 bit)
+  \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REV(value)   __builtin_bswap32(value)
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REV16(value) __ROR(__REV(value), 16)
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REVSH(value) (int16_t)__builtin_bswap16(value)
+
+
+/**
+  \brief   Rotate Right in unsigned value (32 bit)
+  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
+  \param [in]    op1  Value to rotate
+  \param [in]    op2  Number of Bits to rotate
+  \return               Rotated value
+ */
+__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
+{
+  op2 %= 32U;
+  if (op2 == 0U)
+  {
+    return op1;
+  }
+  return (op1 >> op2) | (op1 << (32U - op2));
+}
+
+
+/**
+  \brief   Breakpoint
+  \details Causes the processor to enter Debug state.
+           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
+  \param [in]    value  is ignored by the processor.
+                 If required, a debugger can use it to store additional information about the breakpoint.
+ */
+#define __BKPT(value)     __ASM volatile ("bkpt "#value)
+
+
+/**
+  \brief   Reverse bit order of value
+  \details Reverses the bit order of the given value.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __RBIT            __builtin_arm_rbit
+
+/**
+  \brief   Count leading zeros
+  \details Counts the number of leading zeros of a data value.
+  \param [in]  value  Value to count the leading zeros
+  \return             number of leading zeros in value
+ */
+__STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
+{
+  /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
+     __builtin_clz(0) is undefined behaviour, so handle this case specially.
+     This guarantees ARM-compatible results if happening to compile on a non-ARM
+     target, and ensures the compiler doesn't decide to activate any
+     optimisations using the logic "value was passed to __builtin_clz, so it
+     is non-zero".
+     ARM Compiler 6.10 and possibly earlier will optimise this test away, leaving a
+     single CLZ instruction.
+   */
+  if (value == 0U)
+  {
+    return 32U;
+  }
+  return __builtin_clz(value);
+}
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+/**
+  \brief   LDR Exclusive (8 bit)
+  \details Executes a exclusive LDR instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+#define __LDREXB        (uint8_t)__builtin_arm_ldrex
+
+
+/**
+  \brief   LDR Exclusive (16 bit)
+  \details Executes a exclusive LDR instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+#define __LDREXH        (uint16_t)__builtin_arm_ldrex
+
+
+/**
+  \brief   LDR Exclusive (32 bit)
+  \details Executes a exclusive LDR instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+#define __LDREXW        (uint32_t)__builtin_arm_ldrex
+
+
+/**
+  \brief   STR Exclusive (8 bit)
+  \details Executes a exclusive STR instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define __STREXB        (uint32_t)__builtin_arm_strex
+
+
+/**
+  \brief   STR Exclusive (16 bit)
+  \details Executes a exclusive STR instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define __STREXH        (uint32_t)__builtin_arm_strex
+
+
+/**
+  \brief   STR Exclusive (32 bit)
+  \details Executes a exclusive STR instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define __STREXW        (uint32_t)__builtin_arm_strex
+
+
+/**
+  \brief   Remove the exclusive lock
+  \details Removes the exclusive lock which is created by LDREX.
+ */
+#define __CLREX             __builtin_arm_clrex
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+#define __SSAT             __builtin_arm_ssat
+
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+#define __USAT             __builtin_arm_usat
+
+
+/**
+  \brief   Rotate Right with Extend (32 bit)
+  \details Moves each bit of a bitstring right by one bit.
+           The carry input is shifted in at the left end of the bitstring.
+  \param [in]    value  Value to rotate
+  \return               Rotated value
+ */
+__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
+{
+  uint32_t result;
+
+  __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return(result);
+}
+
+
+/**
+  \brief   LDRT Unprivileged (8 bit)
+  \details Executes a Unprivileged LDRT instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint8_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (16 bit)
+  \details Executes a Unprivileged LDRT instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint16_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (32 bit)
+  \details Executes a Unprivileged LDRT instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return(result);
+}
+
+
+/**
+  \brief   STRT Unprivileged (8 bit)
+  \details Executes a Unprivileged STRT instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
+{
+  __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (16 bit)
+  \details Executes a Unprivileged STRT instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
+{
+  __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (32 bit)
+  \details Executes a Unprivileged STRT instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
+{
+  __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
+}
+
+#else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
+{
+  if ((sat >= 1U) && (sat <= 32U))
+  {
+    const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
+    const int32_t min = -1 - max ;
+    if (val > max)
+    {
+      return max;
+    }
+    else if (val < min)
+    {
+      return min;
+    }
+  }
+  return val;
+}
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
+{
+  if (sat <= 31U)
+  {
+    const uint32_t max = ((1U << sat) - 1U);
+    if (val > (int32_t)max)
+    {
+      return max;
+    }
+    else if (val < 0)
+    {
+      return 0U;
+    }
+  }
+  return (uint32_t)val;
+}
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+/**
+  \brief   Load-Acquire (8 bit)
+  \details Executes a LDAB instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint8_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire (16 bit)
+  \details Executes a LDAH instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint16_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire (32 bit)
+  \details Executes a LDA instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return(result);
+}
+
+
+/**
+  \brief   Store-Release (8 bit)
+  \details Executes a STLB instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
+{
+  __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Store-Release (16 bit)
+  \details Executes a STLH instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
+{
+  __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Store-Release (32 bit)
+  \details Executes a STL instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
+{
+  __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Load-Acquire Exclusive (8 bit)
+  \details Executes a LDAB exclusive instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+#define     __LDAEXB                 (uint8_t)__builtin_arm_ldaex
+
+
+/**
+  \brief   Load-Acquire Exclusive (16 bit)
+  \details Executes a LDAH exclusive instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+#define     __LDAEXH                 (uint16_t)__builtin_arm_ldaex
+
+
+/**
+  \brief   Load-Acquire Exclusive (32 bit)
+  \details Executes a LDA exclusive instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+#define     __LDAEX                  (uint32_t)__builtin_arm_ldaex
+
+
+/**
+  \brief   Store-Release Exclusive (8 bit)
+  \details Executes a STLB exclusive instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define     __STLEXB                 (uint32_t)__builtin_arm_stlex
+
+
+/**
+  \brief   Store-Release Exclusive (16 bit)
+  \details Executes a STLH exclusive instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define     __STLEXH                 (uint32_t)__builtin_arm_stlex
+
+
+/**
+  \brief   Store-Release Exclusive (32 bit)
+  \details Executes a STL exclusive instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define     __STLEX                  (uint32_t)__builtin_arm_stlex
+
+#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
+
+
+/* ###################  Compiler specific Intrinsics  ########################### */
+/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
+  Access to dedicated SIMD instructions
+  @{
+*/
+
+#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
+
+__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+
+__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+
+__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+#define __SSAT16(ARG1,ARG2) \
+({                          \
+  int32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+#define __USAT16(ARG1,ARG2) \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
+{
+  uint32_t result;
+
+  __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
+{
+  uint32_t result;
+
+  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE  int32_t __QADD( int32_t op1,  int32_t op2)
+{
+  int32_t result;
+
+  __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE  int32_t __QSUB( int32_t op1,  int32_t op2)
+{
+  int32_t result;
+
+  __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |  \
+                                           ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
+
+#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |  \
+                                           ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
+
+__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)
+{
+  int32_t result;
+
+  __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r"  (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+#endif /* (__ARM_FEATURE_DSP == 1) */
+/*@} end of group CMSIS_SIMD_intrinsics */
+
+
+#endif /* __CMSIS_ARMCLANG_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_compiler.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_compiler.h
new file mode 100644
index 0000000..adbf296
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_compiler.h
@@ -0,0 +1,283 @@
+/**************************************************************************//**
+ * @file     cmsis_compiler.h
+ * @brief    CMSIS compiler generic header file
+ * @version  V5.1.0
+ * @date     09. October 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __CMSIS_COMPILER_H
+#define __CMSIS_COMPILER_H
+
+#include <stdint.h>
+
+/*
+ * Arm Compiler 4/5
+ */
+#if   defined ( __CC_ARM )
+  #include "cmsis_armcc.h"
+
+
+/*
+ * Arm Compiler 6.6 LTM (armclang)
+ */
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) && (__ARMCC_VERSION < 6100100)
+  #include "cmsis_armclang_ltm.h"
+
+  /*
+ * Arm Compiler above 6.10.1 (armclang)
+ */
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6100100)
+  #include "cmsis_armclang.h"
+
+
+/*
+ * GNU Compiler
+ */
+#elif defined ( __GNUC__ )
+  #include "cmsis_gcc.h"
+
+
+/*
+ * IAR Compiler
+ */
+#elif defined ( __ICCARM__ )
+  #include <cmsis_iccarm.h>
+
+
+/*
+ * TI Arm Compiler
+ */
+#elif defined ( __TI_ARM__ )
+  #include <cmsis_ccs.h>
+
+  #ifndef   __ASM
+    #define __ASM                                  __asm
+  #endif
+  #ifndef   __INLINE
+    #define __INLINE                               inline
+  #endif
+  #ifndef   __STATIC_INLINE
+    #define __STATIC_INLINE                        static inline
+  #endif
+  #ifndef   __STATIC_FORCEINLINE
+    #define __STATIC_FORCEINLINE                   __STATIC_INLINE
+  #endif
+  #ifndef   __NO_RETURN
+    #define __NO_RETURN                            __attribute__((noreturn))
+  #endif
+  #ifndef   __USED
+    #define __USED                                 __attribute__((used))
+  #endif
+  #ifndef   __WEAK
+    #define __WEAK                                 __attribute__((weak))
+  #endif
+  #ifndef   __PACKED
+    #define __PACKED                               __attribute__((packed))
+  #endif
+  #ifndef   __PACKED_STRUCT
+    #define __PACKED_STRUCT                        struct __attribute__((packed))
+  #endif
+  #ifndef   __PACKED_UNION
+    #define __PACKED_UNION                         union __attribute__((packed))
+  #endif
+  #ifndef   __UNALIGNED_UINT32        /* deprecated */
+    struct __attribute__((packed)) T_UINT32 { uint32_t v; };
+    #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT16_WRITE
+    __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+    #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void*)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT16_READ
+    __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+    #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT32_WRITE
+    __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+    #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT32_READ
+    __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+    #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __ALIGNED
+    #define __ALIGNED(x)                           __attribute__((aligned(x)))
+  #endif
+  #ifndef   __RESTRICT
+    #define __RESTRICT                             __restrict
+  #endif
+  #ifndef   __COMPILER_BARRIER
+    #warning No compiler specific solution for __COMPILER_BARRIER. __COMPILER_BARRIER is ignored.
+    #define __COMPILER_BARRIER()                   (void)0
+  #endif
+
+
+/*
+ * TASKING Compiler
+ */
+#elif defined ( __TASKING__ )
+  /*
+   * The CMSIS functions have been implemented as intrinsics in the compiler.
+   * Please use "carm -?i" to get an up to date list of all intrinsics,
+   * Including the CMSIS ones.
+   */
+
+  #ifndef   __ASM
+    #define __ASM                                  __asm
+  #endif
+  #ifndef   __INLINE
+    #define __INLINE                               inline
+  #endif
+  #ifndef   __STATIC_INLINE
+    #define __STATIC_INLINE                        static inline
+  #endif
+  #ifndef   __STATIC_FORCEINLINE
+    #define __STATIC_FORCEINLINE                   __STATIC_INLINE
+  #endif
+  #ifndef   __NO_RETURN
+    #define __NO_RETURN                            __attribute__((noreturn))
+  #endif
+  #ifndef   __USED
+    #define __USED                                 __attribute__((used))
+  #endif
+  #ifndef   __WEAK
+    #define __WEAK                                 __attribute__((weak))
+  #endif
+  #ifndef   __PACKED
+    #define __PACKED                               __packed__
+  #endif
+  #ifndef   __PACKED_STRUCT
+    #define __PACKED_STRUCT                        struct __packed__
+  #endif
+  #ifndef   __PACKED_UNION
+    #define __PACKED_UNION                         union __packed__
+  #endif
+  #ifndef   __UNALIGNED_UINT32        /* deprecated */
+    struct __packed__ T_UINT32 { uint32_t v; };
+    #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT16_WRITE
+    __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+    #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT16_READ
+    __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+    #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT32_WRITE
+    __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+    #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT32_READ
+    __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+    #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __ALIGNED
+    #define __ALIGNED(x)              __align(x)
+  #endif
+  #ifndef   __RESTRICT
+    #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored.
+    #define __RESTRICT
+  #endif
+  #ifndef   __COMPILER_BARRIER
+    #warning No compiler specific solution for __COMPILER_BARRIER. __COMPILER_BARRIER is ignored.
+    #define __COMPILER_BARRIER()                   (void)0
+  #endif
+
+
+/*
+ * COSMIC Compiler
+ */
+#elif defined ( __CSMC__ )
+   #include <cmsis_csm.h>
+
+ #ifndef   __ASM
+    #define __ASM                                  _asm
+  #endif
+  #ifndef   __INLINE
+    #define __INLINE                               inline
+  #endif
+  #ifndef   __STATIC_INLINE
+    #define __STATIC_INLINE                        static inline
+  #endif
+  #ifndef   __STATIC_FORCEINLINE
+    #define __STATIC_FORCEINLINE                   __STATIC_INLINE
+  #endif
+  #ifndef   __NO_RETURN
+    // NO RETURN is automatically detected hence no warning here
+    #define __NO_RETURN
+  #endif
+  #ifndef   __USED
+    #warning No compiler specific solution for __USED. __USED is ignored.
+    #define __USED
+  #endif
+  #ifndef   __WEAK
+    #define __WEAK                                 __weak
+  #endif
+  #ifndef   __PACKED
+    #define __PACKED                               @packed
+  #endif
+  #ifndef   __PACKED_STRUCT
+    #define __PACKED_STRUCT                        @packed struct
+  #endif
+  #ifndef   __PACKED_UNION
+    #define __PACKED_UNION                         @packed union
+  #endif
+  #ifndef   __UNALIGNED_UINT32        /* deprecated */
+    @packed struct T_UINT32 { uint32_t v; };
+    #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT16_WRITE
+    __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+    #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT16_READ
+    __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+    #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT32_WRITE
+    __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+    #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT32_READ
+    __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+    #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __ALIGNED
+    #warning No compiler specific solution for __ALIGNED. __ALIGNED is ignored.
+    #define __ALIGNED(x)
+  #endif
+  #ifndef   __RESTRICT
+    #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored.
+    #define __RESTRICT
+  #endif
+  #ifndef   __COMPILER_BARRIER
+    #warning No compiler specific solution for __COMPILER_BARRIER. __COMPILER_BARRIER is ignored.
+    #define __COMPILER_BARRIER()                   (void)0
+  #endif
+
+
+#else
+  #error Unknown compiler.
+#endif
+
+
+#endif /* __CMSIS_COMPILER_H */
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_gcc.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_gcc.h
new file mode 100644
index 0000000..3ddcc58
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_gcc.h
@@ -0,0 +1,2168 @@
+/**************************************************************************//**
+ * @file     cmsis_gcc.h
+ * @brief    CMSIS compiler GCC header file
+ * @version  V5.2.0
+ * @date     08. May 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __CMSIS_GCC_H
+#define __CMSIS_GCC_H
+
+/* ignore some GCC warnings */
+#pragma GCC diagnostic push
+#pragma GCC diagnostic ignored "-Wsign-conversion"
+#pragma GCC diagnostic ignored "-Wconversion"
+#pragma GCC diagnostic ignored "-Wunused-parameter"
+
+/* Fallback for __has_builtin */
+#ifndef __has_builtin
+  #define __has_builtin(x) (0)
+#endif
+
+/* CMSIS compiler specific defines */
+#ifndef   __ASM
+  #define __ASM                                  __asm
+#endif
+#ifndef   __INLINE
+  #define __INLINE                               inline
+#endif
+#ifndef   __STATIC_INLINE
+  #define __STATIC_INLINE                        static inline
+#endif
+#ifndef   __STATIC_FORCEINLINE                 
+  #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
+#endif                                           
+#ifndef   __NO_RETURN
+  #define __NO_RETURN                            __attribute__((__noreturn__))
+#endif
+#ifndef   __USED
+  #define __USED                                 __attribute__((used))
+#endif
+#ifndef   __WEAK
+  #define __WEAK                                 __attribute__((weak))
+#endif
+#ifndef   __PACKED
+  #define __PACKED                               __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __PACKED_STRUCT
+  #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __PACKED_UNION
+  #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __UNALIGNED_UINT32        /* deprecated */
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wpacked"
+  #pragma GCC diagnostic ignored "-Wattributes"
+  struct __attribute__((packed)) T_UINT32 { uint32_t v; };
+  #pragma GCC diagnostic pop
+  #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+#endif
+#ifndef   __UNALIGNED_UINT16_WRITE
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wpacked"
+  #pragma GCC diagnostic ignored "-Wattributes"
+  __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+  #pragma GCC diagnostic pop
+  #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT16_READ
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wpacked"
+  #pragma GCC diagnostic ignored "-Wattributes"
+  __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+  #pragma GCC diagnostic pop
+  #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+#endif
+#ifndef   __UNALIGNED_UINT32_WRITE
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wpacked"
+  #pragma GCC diagnostic ignored "-Wattributes"
+  __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+  #pragma GCC diagnostic pop
+  #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT32_READ
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wpacked"
+  #pragma GCC diagnostic ignored "-Wattributes"
+  __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+  #pragma GCC diagnostic pop
+  #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+#endif
+#ifndef   __ALIGNED
+  #define __ALIGNED(x)                           __attribute__((aligned(x)))
+#endif
+#ifndef   __RESTRICT
+  #define __RESTRICT                             __restrict
+#endif
+#ifndef   __COMPILER_BARRIER
+  #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
+#endif
+
+/* #########################  Startup and Lowlevel Init  ######################## */
+
+#ifndef __PROGRAM_START
+
+/**
+  \brief   Initializes data and bss sections
+  \details This default implementations initialized all data and additional bss
+           sections relying on .copy.table and .zero.table specified properly
+           in the used linker script.
+  
+ */
+__STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
+{
+  extern void _start(void) __NO_RETURN;
+  
+  typedef struct {
+    uint32_t const* src;
+    uint32_t* dest;
+    uint32_t  wlen;
+  } __copy_table_t;
+  
+  typedef struct {
+    uint32_t* dest;
+    uint32_t  wlen;
+  } __zero_table_t;
+  
+  extern const __copy_table_t __copy_table_start__;
+  extern const __copy_table_t __copy_table_end__;
+  extern const __zero_table_t __zero_table_start__;
+  extern const __zero_table_t __zero_table_end__;
+
+  for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable) {
+    for(uint32_t i=0u; i<pTable->wlen; ++i) {
+      pTable->dest[i] = pTable->src[i];
+    }
+  }
+ 
+  for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable) {
+    for(uint32_t i=0u; i<pTable->wlen; ++i) {
+      pTable->dest[i] = 0u;
+    }
+  }
+ 
+  _start();
+}
+  
+#define __PROGRAM_START           __cmsis_start
+#endif
+
+#ifndef __INITIAL_SP
+#define __INITIAL_SP              __StackTop
+#endif
+
+#ifndef __STACK_LIMIT
+#define __STACK_LIMIT             __StackLimit
+#endif
+
+#ifndef __VECTOR_TABLE
+#define __VECTOR_TABLE            __Vectors
+#endif
+
+#ifndef __VECTOR_TABLE_ATTRIBUTE
+#define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
+#endif
+
+/* ###########################  Core Function Access  ########################### */
+/** \ingroup  CMSIS_Core_FunctionInterface
+    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
+  @{
+ */
+
+/**
+  \brief   Enable IRQ Interrupts
+  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+__STATIC_FORCEINLINE void __enable_irq(void)
+{
+  __ASM volatile ("cpsie i" : : : "memory");
+}
+
+
+/**
+  \brief   Disable IRQ Interrupts
+  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+__STATIC_FORCEINLINE void __disable_irq(void)
+{
+  __ASM volatile ("cpsid i" : : : "memory");
+}
+
+
+/**
+  \brief   Get Control Register
+  \details Returns the content of the Control Register.
+  \return               Control Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Control Register (non-secure)
+  \details Returns the content of the non-secure Control Register when in secure mode.
+  \return               non-secure Control Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Control Register
+  \details Writes the given value to the Control Register.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
+{
+  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Control Register (non-secure)
+  \details Writes the given value to the non-secure Control Register when in secure state.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
+{
+  __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
+}
+#endif
+
+
+/**
+  \brief   Get IPSR Register
+  \details Returns the content of the IPSR Register.
+  \return               IPSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get APSR Register
+  \details Returns the content of the APSR Register.
+  \return               APSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_APSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, apsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get xPSR Register
+  \details Returns the content of the xPSR Register.
+  \return               xPSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_xPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get Process Stack Pointer
+  \details Returns the current value of the Process Stack Pointer (PSP).
+  \return               PSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PSP(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Process Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state.
+  \return               PSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Process Stack Pointer
+  \details Assigns the given value to the Process Stack Pointer (PSP).
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Process Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state.
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
+}
+#endif
+
+
+/**
+  \brief   Get Main Stack Pointer
+  \details Returns the current value of the Main Stack Pointer (MSP).
+  \return               MSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_MSP(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, msp" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Main Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state.
+  \return               MSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Main Stack Pointer
+  \details Assigns the given value to the Main Stack Pointer (MSP).
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Main Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
+}
+#endif
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
+  \return               SP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Set Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
+  \param [in]    topOfStack  Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
+{
+  __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
+}
+#endif
+
+
+/**
+  \brief   Get Priority Mask
+  \details Returns the current state of the priority mask bit from the Priority Mask Register.
+  \return               Priority Mask value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Priority Mask (non-secure)
+  \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state.
+  \return               Priority Mask value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Priority Mask
+  \details Assigns the given value to the Priority Mask Register.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Priority Mask (non-secure)
+  \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
+}
+#endif
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
+/**
+  \brief   Enable FIQ
+  \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+__STATIC_FORCEINLINE void __enable_fault_irq(void)
+{
+  __ASM volatile ("cpsie f" : : : "memory");
+}
+
+
+/**
+  \brief   Disable FIQ
+  \details Disables FIQ interrupts by setting the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+__STATIC_FORCEINLINE void __disable_fault_irq(void)
+{
+  __ASM volatile ("cpsid f" : : : "memory");
+}
+
+
+/**
+  \brief   Get Base Priority
+  \details Returns the current value of the Base Priority register.
+  \return               Base Priority register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Base Priority (non-secure)
+  \details Returns the current value of the non-secure Base Priority register when in secure state.
+  \return               Base Priority register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Base Priority
+  \details Assigns the given value to the Base Priority register.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Base Priority (non-secure)
+  \details Assigns the given value to the non-secure Base Priority register when in secure state.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
+}
+#endif
+
+
+/**
+  \brief   Set Base Priority with condition
+  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
+           or the new value increases the BASEPRI priority level.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
+}
+
+
+/**
+  \brief   Get Fault Mask
+  \details Returns the current value of the Fault Mask register.
+  \return               Fault Mask register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Fault Mask (non-secure)
+  \details Returns the current value of the non-secure Fault Mask register when in secure state.
+  \return               Fault Mask register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Fault Mask
+  \details Assigns the given value to the Fault Mask register.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Fault Mask (non-secure)
+  \details Assigns the given value to the non-secure Fault Mask register when in secure state.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
+}
+#endif
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+
+/**
+  \brief   Get Process Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always in non-secure
+  mode.
+  
+  \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
+  \return               PSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
+  return result;
+#endif
+}
+
+#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Process Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always.
+
+  \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
+  \return               PSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
+  return result;
+#endif
+}
+#endif
+
+
+/**
+  \brief   Set Process Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored in non-secure
+  mode.
+  
+  \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
+  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  (void)ProcStackPtrLimit;
+#else
+  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Set Process Stack Pointer (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored.
+
+  \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
+  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  (void)ProcStackPtrLimit;
+#else
+  __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
+#endif
+}
+#endif
+
+
+/**
+  \brief   Get Main Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always in non-secure
+  mode.
+
+  \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
+  \return               MSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, msplim" : "=r" (result) );
+  return result;
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Get Main Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always.
+
+  \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state.
+  \return               MSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
+  return result;
+#endif
+}
+#endif
+
+
+/**
+  \brief   Set Main Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored in non-secure
+  mode.
+
+  \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
+  \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  (void)MainStackPtrLimit;
+#else
+  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Set Main Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored.
+
+  \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state.
+  \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  (void)MainStackPtrLimit;
+#else
+  __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
+#endif
+}
+#endif
+
+#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+
+/**
+  \brief   Get FPSCR
+  \details Returns the current value of the Floating Point Status/Control register.
+  \return               Floating Point Status/Control register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
+{
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+#if __has_builtin(__builtin_arm_get_fpscr) 
+// Re-enable using built-in when GCC has been fixed
+// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
+  /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
+  return __builtin_arm_get_fpscr();
+#else
+  uint32_t result;
+
+  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
+  return(result);
+#endif
+#else
+  return(0U);
+#endif
+}
+
+
+/**
+  \brief   Set FPSCR
+  \details Assigns the given value to the Floating Point Status/Control register.
+  \param [in]    fpscr  Floating Point Status/Control value to set
+ */
+__STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
+{
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+#if __has_builtin(__builtin_arm_set_fpscr)
+// Re-enable using built-in when GCC has been fixed
+// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
+  /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
+  __builtin_arm_set_fpscr(fpscr);
+#else
+  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
+#endif
+#else
+  (void)fpscr;
+#endif
+}
+
+
+/*@} end of CMSIS_Core_RegAccFunctions */
+
+
+/* ##########################  Core Instruction Access  ######################### */
+/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
+  Access to dedicated instructions
+  @{
+*/
+
+/* Define macros for porting to both thumb1 and thumb2.
+ * For thumb1, use low register (r0-r7), specified by constraint "l"
+ * Otherwise, use general registers, specified by constraint "r" */
+#if defined (__thumb__) && !defined (__thumb2__)
+#define __CMSIS_GCC_OUT_REG(r) "=l" (r)
+#define __CMSIS_GCC_RW_REG(r) "+l" (r)
+#define __CMSIS_GCC_USE_REG(r) "l" (r)
+#else
+#define __CMSIS_GCC_OUT_REG(r) "=r" (r)
+#define __CMSIS_GCC_RW_REG(r) "+r" (r)
+#define __CMSIS_GCC_USE_REG(r) "r" (r)
+#endif
+
+/**
+  \brief   No Operation
+  \details No Operation does nothing. This instruction can be used for code alignment purposes.
+ */
+#define __NOP()                             __ASM volatile ("nop")
+
+/**
+  \brief   Wait For Interrupt
+  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
+ */
+#define __WFI()                             __ASM volatile ("wfi")
+
+
+/**
+  \brief   Wait For Event
+  \details Wait For Event is a hint instruction that permits the processor to enter
+           a low-power state until one of a number of events occurs.
+ */
+#define __WFE()                             __ASM volatile ("wfe")
+
+
+/**
+  \brief   Send Event
+  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
+ */
+#define __SEV()                             __ASM volatile ("sev")
+
+
+/**
+  \brief   Instruction Synchronization Barrier
+  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
+           so that all instructions following the ISB are fetched from cache or memory,
+           after the instruction has been completed.
+ */
+__STATIC_FORCEINLINE void __ISB(void)
+{
+  __ASM volatile ("isb 0xF":::"memory");
+}
+
+
+/**
+  \brief   Data Synchronization Barrier
+  \details Acts as a special kind of Data Memory Barrier.
+           It completes when all explicit memory accesses before this instruction complete.
+ */
+__STATIC_FORCEINLINE void __DSB(void)
+{
+  __ASM volatile ("dsb 0xF":::"memory");
+}
+
+
+/**
+  \brief   Data Memory Barrier
+  \details Ensures the apparent order of the explicit memory operations before
+           and after the instruction, without ensuring their completion.
+ */
+__STATIC_FORCEINLINE void __DMB(void)
+{
+  __ASM volatile ("dmb 0xF":::"memory");
+}
+
+
+/**
+  \brief   Reverse byte order (32 bit)
+  \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+__STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
+{
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
+  return __builtin_bswap32(value);
+#else
+  uint32_t result;
+
+  __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return result;
+#endif
+}
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+__STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
+{
+  uint32_t result;
+
+  __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return result;
+}
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+__STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
+{
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+  return (int16_t)__builtin_bswap16(value);
+#else
+  int16_t result;
+
+  __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return result;
+#endif
+}
+
+
+/**
+  \brief   Rotate Right in unsigned value (32 bit)
+  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
+  \param [in]    op1  Value to rotate
+  \param [in]    op2  Number of Bits to rotate
+  \return               Rotated value
+ */
+__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
+{
+  op2 %= 32U;
+  if (op2 == 0U)
+  {
+    return op1;
+  }
+  return (op1 >> op2) | (op1 << (32U - op2));
+}
+
+
+/**
+  \brief   Breakpoint
+  \details Causes the processor to enter Debug state.
+           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
+  \param [in]    value  is ignored by the processor.
+                 If required, a debugger can use it to store additional information about the breakpoint.
+ */
+#define __BKPT(value)                       __ASM volatile ("bkpt "#value)
+
+
+/**
+  \brief   Reverse bit order of value
+  \details Reverses the bit order of the given value.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+__STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
+{
+  uint32_t result;
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
+   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
+#else
+  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
+
+  result = value;                      /* r will be reversed bits of v; first get LSB of v */
+  for (value >>= 1U; value != 0U; value >>= 1U)
+  {
+    result <<= 1U;
+    result |= value & 1U;
+    s--;
+  }
+  result <<= s;                        /* shift when v's highest bits are zero */
+#endif
+  return result;
+}
+
+
+/**
+  \brief   Count leading zeros
+  \details Counts the number of leading zeros of a data value.
+  \param [in]  value  Value to count the leading zeros
+  \return             number of leading zeros in value
+ */
+__STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
+{
+  /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
+     __builtin_clz(0) is undefined behaviour, so handle this case specially.
+     This guarantees ARM-compatible results if happening to compile on a non-ARM
+     target, and ensures the compiler doesn't decide to activate any
+     optimisations using the logic "value was passed to __builtin_clz, so it
+     is non-zero".
+     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
+     single CLZ instruction.
+   */
+  if (value == 0U)
+  {
+    return 32U;
+  }
+  return __builtin_clz(value);
+}
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+/**
+  \brief   LDR Exclusive (8 bit)
+  \details Executes a exclusive LDR instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
+{
+    uint32_t result;
+
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+   __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
+#else
+    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
+       accepted by assembler. So has to use following less efficient pattern.
+    */
+   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
+#endif
+   return ((uint8_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDR Exclusive (16 bit)
+  \details Executes a exclusive LDR instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
+{
+    uint32_t result;
+
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+   __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
+#else
+    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
+       accepted by assembler. So has to use following less efficient pattern.
+    */
+   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
+#endif
+   return ((uint16_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDR Exclusive (32 bit)
+  \details Executes a exclusive LDR instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
+   return(result);
+}
+
+
+/**
+  \brief   STR Exclusive (8 bit)
+  \details Executes a exclusive STR instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
+{
+   uint32_t result;
+
+   __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
+   return(result);
+}
+
+
+/**
+  \brief   STR Exclusive (16 bit)
+  \details Executes a exclusive STR instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
+{
+   uint32_t result;
+
+   __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
+   return(result);
+}
+
+
+/**
+  \brief   STR Exclusive (32 bit)
+  \details Executes a exclusive STR instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
+{
+   uint32_t result;
+
+   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
+   return(result);
+}
+
+
+/**
+  \brief   Remove the exclusive lock
+  \details Removes the exclusive lock which is created by LDREX.
+ */
+__STATIC_FORCEINLINE void __CLREX(void)
+{
+  __ASM volatile ("clrex" ::: "memory");
+}
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  ARG1  Value to be saturated
+  \param [in]  ARG2  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+#define __SSAT(ARG1,ARG2) \
+__extension__ \
+({                          \
+  int32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  ARG1  Value to be saturated
+  \param [in]  ARG2  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+#define __USAT(ARG1,ARG2) \
+ __extension__ \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+
+/**
+  \brief   Rotate Right with Extend (32 bit)
+  \details Moves each bit of a bitstring right by one bit.
+           The carry input is shifted in at the left end of the bitstring.
+  \param [in]    value  Value to rotate
+  \return               Rotated value
+ */
+__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
+{
+  uint32_t result;
+
+  __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return(result);
+}
+
+
+/**
+  \brief   LDRT Unprivileged (8 bit)
+  \details Executes a Unprivileged LDRT instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
+{
+    uint32_t result;
+
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+   __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
+#else
+    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
+       accepted by assembler. So has to use following less efficient pattern.
+    */
+   __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
+#endif
+   return ((uint8_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (16 bit)
+  \details Executes a Unprivileged LDRT instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
+{
+    uint32_t result;
+
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+   __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
+#else
+    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
+       accepted by assembler. So has to use following less efficient pattern.
+    */
+   __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
+#endif
+   return ((uint16_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (32 bit)
+  \details Executes a Unprivileged LDRT instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return(result);
+}
+
+
+/**
+  \brief   STRT Unprivileged (8 bit)
+  \details Executes a Unprivileged STRT instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
+{
+   __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (16 bit)
+  \details Executes a Unprivileged STRT instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
+{
+   __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (32 bit)
+  \details Executes a Unprivileged STRT instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
+{
+   __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
+}
+
+#else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
+{
+  if ((sat >= 1U) && (sat <= 32U))
+  {
+    const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
+    const int32_t min = -1 - max ;
+    if (val > max)
+    {
+      return max;
+    }
+    else if (val < min)
+    {
+      return min;
+    }
+  }
+  return val;
+}
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
+{
+  if (sat <= 31U)
+  {
+    const uint32_t max = ((1U << sat) - 1U);
+    if (val > (int32_t)max)
+    {
+      return max;
+    }
+    else if (val < 0)
+    {
+      return 0U;
+    }
+  }
+  return (uint32_t)val;
+}
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+/**
+  \brief   Load-Acquire (8 bit)
+  \details Executes a LDAB instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return ((uint8_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire (16 bit)
+  \details Executes a LDAH instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return ((uint16_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire (32 bit)
+  \details Executes a LDA instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return(result);
+}
+
+
+/**
+  \brief   Store-Release (8 bit)
+  \details Executes a STLB instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
+{
+   __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Store-Release (16 bit)
+  \details Executes a STLH instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
+{
+   __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Store-Release (32 bit)
+  \details Executes a STL instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
+{
+   __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Load-Acquire Exclusive (8 bit)
+  \details Executes a LDAB exclusive instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return ((uint8_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire Exclusive (16 bit)
+  \details Executes a LDAH exclusive instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return ((uint16_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire Exclusive (32 bit)
+  \details Executes a LDA exclusive instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return(result);
+}
+
+
+/**
+  \brief   Store-Release Exclusive (8 bit)
+  \details Executes a STLB exclusive instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
+{
+   uint32_t result;
+
+   __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
+   return(result);
+}
+
+
+/**
+  \brief   Store-Release Exclusive (16 bit)
+  \details Executes a STLH exclusive instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
+{
+   uint32_t result;
+
+   __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
+   return(result);
+}
+
+
+/**
+  \brief   Store-Release Exclusive (32 bit)
+  \details Executes a STL exclusive instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
+{
+   uint32_t result;
+
+   __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
+   return(result);
+}
+
+#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
+
+
+/* ###################  Compiler specific Intrinsics  ########################### */
+/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
+  Access to dedicated SIMD instructions
+  @{
+*/
+
+#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
+
+__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+
+__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+
+__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+#define __SSAT16(ARG1,ARG2) \
+({                          \
+  int32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+#define __USAT16(ARG1,ARG2) \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
+{
+  uint32_t result;
+
+  __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
+{
+  uint32_t result;
+
+  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE  int32_t __QADD( int32_t op1,  int32_t op2)
+{
+  int32_t result;
+
+  __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE  int32_t __QSUB( int32_t op1,  int32_t op2)
+{
+  int32_t result;
+
+  __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+#if 0
+#define __PKHBT(ARG1,ARG2,ARG3) \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
+  __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2), "I" (ARG3)  ); \
+  __RES; \
+ })
+
+#define __PKHTB(ARG1,ARG2,ARG3) \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
+  if (ARG3 == 0) \
+    __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2)  ); \
+  else \
+    __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2), "I" (ARG3)  ); \
+  __RES; \
+ })
+#endif
+
+#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |  \
+                                           ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
+
+#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |  \
+                                           ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
+
+__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)
+{
+ int32_t result;
+
+ __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r"  (op1), "r" (op2), "r" (op3) );
+ return(result);
+}
+
+#endif /* (__ARM_FEATURE_DSP == 1) */
+/*@} end of group CMSIS_SIMD_intrinsics */
+
+
+#pragma GCC diagnostic pop
+
+#endif /* __CMSIS_GCC_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_iccarm.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_iccarm.h
new file mode 100644
index 0000000..12d68fd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_iccarm.h
@@ -0,0 +1,964 @@
+/**************************************************************************//**
+ * @file     cmsis_iccarm.h
+ * @brief    CMSIS compiler ICCARM (IAR Compiler for Arm) header file
+ * @version  V5.1.0
+ * @date     08. May 2019
+ ******************************************************************************/
+
+//------------------------------------------------------------------------------
+//
+// Copyright (c) 2017-2019 IAR Systems
+// Copyright (c) 2017-2019 Arm Limited. All rights reserved. 
+//
+// Licensed under the Apache License, Version 2.0 (the "License")
+// you may not use this file except in compliance with the License.
+// You may obtain a copy of the License at
+//     http://www.apache.org/licenses/LICENSE-2.0
+//
+// Unless required by applicable law or agreed to in writing, software
+// distributed under the License is distributed on an "AS IS" BASIS,
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+// See the License for the specific language governing permissions and
+// limitations under the License.
+//
+//------------------------------------------------------------------------------
+
+
+#ifndef __CMSIS_ICCARM_H__
+#define __CMSIS_ICCARM_H__
+
+#ifndef __ICCARM__
+  #error This file should only be compiled by ICCARM
+#endif
+
+#pragma system_include
+
+#define __IAR_FT _Pragma("inline=forced") __intrinsic
+
+#if (__VER__ >= 8000000)
+  #define __ICCARM_V8 1
+#else
+  #define __ICCARM_V8 0
+#endif
+
+#ifndef __ALIGNED
+  #if __ICCARM_V8
+    #define __ALIGNED(x) __attribute__((aligned(x)))
+  #elif (__VER__ >= 7080000)
+    /* Needs IAR language extensions */
+    #define __ALIGNED(x) __attribute__((aligned(x)))
+  #else
+    #warning No compiler specific solution for __ALIGNED.__ALIGNED is ignored.
+    #define __ALIGNED(x)
+  #endif
+#endif
+
+
+/* Define compiler macros for CPU architecture, used in CMSIS 5.
+ */
+#if __ARM_ARCH_6M__ || __ARM_ARCH_7M__ || __ARM_ARCH_7EM__ || __ARM_ARCH_8M_BASE__ || __ARM_ARCH_8M_MAIN__
+/* Macros already defined */
+#else
+  #if defined(__ARM8M_MAINLINE__) || defined(__ARM8EM_MAINLINE__)
+    #define __ARM_ARCH_8M_MAIN__ 1
+  #elif defined(__ARM8M_BASELINE__)
+    #define __ARM_ARCH_8M_BASE__ 1
+  #elif defined(__ARM_ARCH_PROFILE) && __ARM_ARCH_PROFILE == 'M'
+    #if __ARM_ARCH == 6
+      #define __ARM_ARCH_6M__ 1
+    #elif __ARM_ARCH == 7
+      #if __ARM_FEATURE_DSP
+        #define __ARM_ARCH_7EM__ 1
+      #else
+        #define __ARM_ARCH_7M__ 1
+      #endif
+    #endif /* __ARM_ARCH */
+  #endif /* __ARM_ARCH_PROFILE == 'M' */
+#endif
+
+/* Alternativ core deduction for older ICCARM's */
+#if !defined(__ARM_ARCH_6M__) && !defined(__ARM_ARCH_7M__) && !defined(__ARM_ARCH_7EM__) && \
+    !defined(__ARM_ARCH_8M_BASE__) && !defined(__ARM_ARCH_8M_MAIN__)
+  #if defined(__ARM6M__) && (__CORE__ == __ARM6M__)
+    #define __ARM_ARCH_6M__ 1
+  #elif defined(__ARM7M__) && (__CORE__ == __ARM7M__)
+    #define __ARM_ARCH_7M__ 1
+  #elif defined(__ARM7EM__) && (__CORE__ == __ARM7EM__)
+    #define __ARM_ARCH_7EM__  1
+  #elif defined(__ARM8M_BASELINE__) && (__CORE == __ARM8M_BASELINE__)
+    #define __ARM_ARCH_8M_BASE__ 1
+  #elif defined(__ARM8M_MAINLINE__) && (__CORE == __ARM8M_MAINLINE__)
+    #define __ARM_ARCH_8M_MAIN__ 1
+  #elif defined(__ARM8EM_MAINLINE__) && (__CORE == __ARM8EM_MAINLINE__)
+    #define __ARM_ARCH_8M_MAIN__ 1
+  #else
+    #error "Unknown target."
+  #endif
+#endif
+
+
+
+#if defined(__ARM_ARCH_6M__) && __ARM_ARCH_6M__==1
+  #define __IAR_M0_FAMILY  1
+#elif defined(__ARM_ARCH_8M_BASE__) && __ARM_ARCH_8M_BASE__==1
+  #define __IAR_M0_FAMILY  1
+#else
+  #define __IAR_M0_FAMILY  0
+#endif
+
+
+#ifndef __ASM
+  #define __ASM __asm
+#endif
+
+#ifndef   __COMPILER_BARRIER
+  #define __COMPILER_BARRIER() __ASM volatile("":::"memory")
+#endif
+
+#ifndef __INLINE
+  #define __INLINE inline
+#endif
+
+#ifndef   __NO_RETURN
+  #if __ICCARM_V8
+    #define __NO_RETURN __attribute__((__noreturn__))
+  #else
+    #define __NO_RETURN _Pragma("object_attribute=__noreturn")
+  #endif
+#endif
+
+#ifndef   __PACKED
+  #if __ICCARM_V8
+    #define __PACKED __attribute__((packed, aligned(1)))
+  #else
+    /* Needs IAR language extensions */
+    #define __PACKED __packed
+  #endif
+#endif
+
+#ifndef   __PACKED_STRUCT
+  #if __ICCARM_V8
+    #define __PACKED_STRUCT struct __attribute__((packed, aligned(1)))
+  #else
+    /* Needs IAR language extensions */
+    #define __PACKED_STRUCT __packed struct
+  #endif
+#endif
+
+#ifndef   __PACKED_UNION
+  #if __ICCARM_V8
+    #define __PACKED_UNION union __attribute__((packed, aligned(1)))
+  #else
+    /* Needs IAR language extensions */
+    #define __PACKED_UNION __packed union
+  #endif
+#endif
+
+#ifndef   __RESTRICT
+  #if __ICCARM_V8
+    #define __RESTRICT            __restrict
+  #else
+    /* Needs IAR language extensions */
+    #define __RESTRICT            restrict
+  #endif
+#endif
+
+#ifndef   __STATIC_INLINE
+  #define __STATIC_INLINE       static inline
+#endif
+
+#ifndef   __FORCEINLINE
+  #define __FORCEINLINE         _Pragma("inline=forced")
+#endif
+
+#ifndef   __STATIC_FORCEINLINE
+  #define __STATIC_FORCEINLINE  __FORCEINLINE __STATIC_INLINE
+#endif
+
+#ifndef __UNALIGNED_UINT16_READ
+#pragma language=save
+#pragma language=extended
+__IAR_FT uint16_t __iar_uint16_read(void const *ptr)
+{
+  return *(__packed uint16_t*)(ptr);
+}
+#pragma language=restore
+#define __UNALIGNED_UINT16_READ(PTR) __iar_uint16_read(PTR)
+#endif
+
+
+#ifndef __UNALIGNED_UINT16_WRITE
+#pragma language=save
+#pragma language=extended
+__IAR_FT void __iar_uint16_write(void const *ptr, uint16_t val)
+{
+  *(__packed uint16_t*)(ptr) = val;;
+}
+#pragma language=restore
+#define __UNALIGNED_UINT16_WRITE(PTR,VAL) __iar_uint16_write(PTR,VAL)
+#endif
+
+#ifndef __UNALIGNED_UINT32_READ
+#pragma language=save
+#pragma language=extended
+__IAR_FT uint32_t __iar_uint32_read(void const *ptr)
+{
+  return *(__packed uint32_t*)(ptr);
+}
+#pragma language=restore
+#define __UNALIGNED_UINT32_READ(PTR) __iar_uint32_read(PTR)
+#endif
+
+#ifndef __UNALIGNED_UINT32_WRITE
+#pragma language=save
+#pragma language=extended
+__IAR_FT void __iar_uint32_write(void const *ptr, uint32_t val)
+{
+  *(__packed uint32_t*)(ptr) = val;;
+}
+#pragma language=restore
+#define __UNALIGNED_UINT32_WRITE(PTR,VAL) __iar_uint32_write(PTR,VAL)
+#endif
+
+#ifndef __UNALIGNED_UINT32   /* deprecated */
+#pragma language=save
+#pragma language=extended
+__packed struct  __iar_u32 { uint32_t v; };
+#pragma language=restore
+#define __UNALIGNED_UINT32(PTR) (((struct __iar_u32 *)(PTR))->v)
+#endif
+
+#ifndef   __USED
+  #if __ICCARM_V8
+    #define __USED __attribute__((used))
+  #else
+    #define __USED _Pragma("__root")
+  #endif
+#endif
+
+#ifndef   __WEAK
+  #if __ICCARM_V8
+    #define __WEAK __attribute__((weak))
+  #else
+    #define __WEAK _Pragma("__weak")
+  #endif
+#endif
+
+#ifndef __PROGRAM_START
+#define __PROGRAM_START           __iar_program_start
+#endif
+
+#ifndef __INITIAL_SP
+#define __INITIAL_SP              CSTACK$$Limit
+#endif
+
+#ifndef __STACK_LIMIT
+#define __STACK_LIMIT             CSTACK$$Base
+#endif
+
+#ifndef __VECTOR_TABLE
+#define __VECTOR_TABLE            __vector_table
+#endif
+
+#ifndef __VECTOR_TABLE_ATTRIBUTE
+#define __VECTOR_TABLE_ATTRIBUTE  @".intvec"
+#endif
+
+#ifndef __ICCARM_INTRINSICS_VERSION__
+  #define __ICCARM_INTRINSICS_VERSION__  0
+#endif
+
+#if __ICCARM_INTRINSICS_VERSION__ == 2
+
+  #if defined(__CLZ)
+    #undef __CLZ
+  #endif
+  #if defined(__REVSH)
+    #undef __REVSH
+  #endif
+  #if defined(__RBIT)
+    #undef __RBIT
+  #endif
+  #if defined(__SSAT)
+    #undef __SSAT
+  #endif
+  #if defined(__USAT)
+    #undef __USAT
+  #endif
+
+  #include "iccarm_builtin.h"
+
+  #define __disable_fault_irq __iar_builtin_disable_fiq
+  #define __disable_irq       __iar_builtin_disable_interrupt
+  #define __enable_fault_irq  __iar_builtin_enable_fiq
+  #define __enable_irq        __iar_builtin_enable_interrupt
+  #define __arm_rsr           __iar_builtin_rsr
+  #define __arm_wsr           __iar_builtin_wsr
+
+
+  #define __get_APSR()                (__arm_rsr("APSR"))
+  #define __get_BASEPRI()             (__arm_rsr("BASEPRI"))
+  #define __get_CONTROL()             (__arm_rsr("CONTROL"))
+  #define __get_FAULTMASK()           (__arm_rsr("FAULTMASK"))
+
+  #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+       (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+    #define __get_FPSCR()             (__arm_rsr("FPSCR"))
+    #define __set_FPSCR(VALUE)        (__arm_wsr("FPSCR", (VALUE)))
+  #else
+    #define __get_FPSCR()             ( 0 )
+    #define __set_FPSCR(VALUE)        ((void)VALUE)
+  #endif
+
+  #define __get_IPSR()                (__arm_rsr("IPSR"))
+  #define __get_MSP()                 (__arm_rsr("MSP"))
+  #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+       (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure MSPLIM is RAZ/WI
+    #define __get_MSPLIM()            (0U)
+  #else
+    #define __get_MSPLIM()            (__arm_rsr("MSPLIM"))
+  #endif
+  #define __get_PRIMASK()             (__arm_rsr("PRIMASK"))
+  #define __get_PSP()                 (__arm_rsr("PSP"))
+
+  #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+       (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+    #define __get_PSPLIM()            (0U)
+  #else
+    #define __get_PSPLIM()            (__arm_rsr("PSPLIM"))
+  #endif
+
+  #define __get_xPSR()                (__arm_rsr("xPSR"))
+
+  #define __set_BASEPRI(VALUE)        (__arm_wsr("BASEPRI", (VALUE)))
+  #define __set_BASEPRI_MAX(VALUE)    (__arm_wsr("BASEPRI_MAX", (VALUE)))
+  #define __set_CONTROL(VALUE)        (__arm_wsr("CONTROL", (VALUE)))
+  #define __set_FAULTMASK(VALUE)      (__arm_wsr("FAULTMASK", (VALUE)))
+  #define __set_MSP(VALUE)            (__arm_wsr("MSP", (VALUE)))
+
+  #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+       (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure MSPLIM is RAZ/WI
+    #define __set_MSPLIM(VALUE)       ((void)(VALUE))
+  #else
+    #define __set_MSPLIM(VALUE)       (__arm_wsr("MSPLIM", (VALUE)))
+  #endif
+  #define __set_PRIMASK(VALUE)        (__arm_wsr("PRIMASK", (VALUE)))
+  #define __set_PSP(VALUE)            (__arm_wsr("PSP", (VALUE)))
+  #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+       (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+    #define __set_PSPLIM(VALUE)       ((void)(VALUE))
+  #else
+    #define __set_PSPLIM(VALUE)       (__arm_wsr("PSPLIM", (VALUE)))
+  #endif
+
+  #define __TZ_get_CONTROL_NS()       (__arm_rsr("CONTROL_NS"))
+  #define __TZ_set_CONTROL_NS(VALUE)  (__arm_wsr("CONTROL_NS", (VALUE)))
+  #define __TZ_get_PSP_NS()           (__arm_rsr("PSP_NS"))
+  #define __TZ_set_PSP_NS(VALUE)      (__arm_wsr("PSP_NS", (VALUE)))
+  #define __TZ_get_MSP_NS()           (__arm_rsr("MSP_NS"))
+  #define __TZ_set_MSP_NS(VALUE)      (__arm_wsr("MSP_NS", (VALUE)))
+  #define __TZ_get_SP_NS()            (__arm_rsr("SP_NS"))
+  #define __TZ_set_SP_NS(VALUE)       (__arm_wsr("SP_NS", (VALUE)))
+  #define __TZ_get_PRIMASK_NS()       (__arm_rsr("PRIMASK_NS"))
+  #define __TZ_set_PRIMASK_NS(VALUE)  (__arm_wsr("PRIMASK_NS", (VALUE)))
+  #define __TZ_get_BASEPRI_NS()       (__arm_rsr("BASEPRI_NS"))
+  #define __TZ_set_BASEPRI_NS(VALUE)  (__arm_wsr("BASEPRI_NS", (VALUE)))
+  #define __TZ_get_FAULTMASK_NS()     (__arm_rsr("FAULTMASK_NS"))
+  #define __TZ_set_FAULTMASK_NS(VALUE)(__arm_wsr("FAULTMASK_NS", (VALUE)))
+
+  #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+       (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+    #define __TZ_get_PSPLIM_NS()      (0U)
+    #define __TZ_set_PSPLIM_NS(VALUE) ((void)(VALUE))
+  #else
+    #define __TZ_get_PSPLIM_NS()      (__arm_rsr("PSPLIM_NS"))
+    #define __TZ_set_PSPLIM_NS(VALUE) (__arm_wsr("PSPLIM_NS", (VALUE)))
+  #endif
+
+  #define __TZ_get_MSPLIM_NS()        (__arm_rsr("MSPLIM_NS"))
+  #define __TZ_set_MSPLIM_NS(VALUE)   (__arm_wsr("MSPLIM_NS", (VALUE)))
+
+  #define __NOP     __iar_builtin_no_operation
+
+  #define __CLZ     __iar_builtin_CLZ
+  #define __CLREX   __iar_builtin_CLREX
+
+  #define __DMB     __iar_builtin_DMB
+  #define __DSB     __iar_builtin_DSB
+  #define __ISB     __iar_builtin_ISB
+
+  #define __LDREXB  __iar_builtin_LDREXB
+  #define __LDREXH  __iar_builtin_LDREXH
+  #define __LDREXW  __iar_builtin_LDREX
+
+  #define __RBIT    __iar_builtin_RBIT
+  #define __REV     __iar_builtin_REV
+  #define __REV16   __iar_builtin_REV16
+
+  __IAR_FT int16_t __REVSH(int16_t val)
+  {
+    return (int16_t) __iar_builtin_REVSH(val);
+  }
+
+  #define __ROR     __iar_builtin_ROR
+  #define __RRX     __iar_builtin_RRX
+
+  #define __SEV     __iar_builtin_SEV
+
+  #if !__IAR_M0_FAMILY
+    #define __SSAT    __iar_builtin_SSAT
+  #endif
+
+  #define __STREXB  __iar_builtin_STREXB
+  #define __STREXH  __iar_builtin_STREXH
+  #define __STREXW  __iar_builtin_STREX
+
+  #if !__IAR_M0_FAMILY
+    #define __USAT    __iar_builtin_USAT
+  #endif
+
+  #define __WFE     __iar_builtin_WFE
+  #define __WFI     __iar_builtin_WFI
+
+  #if __ARM_MEDIA__
+    #define __SADD8   __iar_builtin_SADD8
+    #define __QADD8   __iar_builtin_QADD8
+    #define __SHADD8  __iar_builtin_SHADD8
+    #define __UADD8   __iar_builtin_UADD8
+    #define __UQADD8  __iar_builtin_UQADD8
+    #define __UHADD8  __iar_builtin_UHADD8
+    #define __SSUB8   __iar_builtin_SSUB8
+    #define __QSUB8   __iar_builtin_QSUB8
+    #define __SHSUB8  __iar_builtin_SHSUB8
+    #define __USUB8   __iar_builtin_USUB8
+    #define __UQSUB8  __iar_builtin_UQSUB8
+    #define __UHSUB8  __iar_builtin_UHSUB8
+    #define __SADD16  __iar_builtin_SADD16
+    #define __QADD16  __iar_builtin_QADD16
+    #define __SHADD16 __iar_builtin_SHADD16
+    #define __UADD16  __iar_builtin_UADD16
+    #define __UQADD16 __iar_builtin_UQADD16
+    #define __UHADD16 __iar_builtin_UHADD16
+    #define __SSUB16  __iar_builtin_SSUB16
+    #define __QSUB16  __iar_builtin_QSUB16
+    #define __SHSUB16 __iar_builtin_SHSUB16
+    #define __USUB16  __iar_builtin_USUB16
+    #define __UQSUB16 __iar_builtin_UQSUB16
+    #define __UHSUB16 __iar_builtin_UHSUB16
+    #define __SASX    __iar_builtin_SASX
+    #define __QASX    __iar_builtin_QASX
+    #define __SHASX   __iar_builtin_SHASX
+    #define __UASX    __iar_builtin_UASX
+    #define __UQASX   __iar_builtin_UQASX
+    #define __UHASX   __iar_builtin_UHASX
+    #define __SSAX    __iar_builtin_SSAX
+    #define __QSAX    __iar_builtin_QSAX
+    #define __SHSAX   __iar_builtin_SHSAX
+    #define __USAX    __iar_builtin_USAX
+    #define __UQSAX   __iar_builtin_UQSAX
+    #define __UHSAX   __iar_builtin_UHSAX
+    #define __USAD8   __iar_builtin_USAD8
+    #define __USADA8  __iar_builtin_USADA8
+    #define __SSAT16  __iar_builtin_SSAT16
+    #define __USAT16  __iar_builtin_USAT16
+    #define __UXTB16  __iar_builtin_UXTB16
+    #define __UXTAB16 __iar_builtin_UXTAB16
+    #define __SXTB16  __iar_builtin_SXTB16
+    #define __SXTAB16 __iar_builtin_SXTAB16
+    #define __SMUAD   __iar_builtin_SMUAD
+    #define __SMUADX  __iar_builtin_SMUADX
+    #define __SMMLA   __iar_builtin_SMMLA
+    #define __SMLAD   __iar_builtin_SMLAD
+    #define __SMLADX  __iar_builtin_SMLADX
+    #define __SMLALD  __iar_builtin_SMLALD
+    #define __SMLALDX __iar_builtin_SMLALDX
+    #define __SMUSD   __iar_builtin_SMUSD
+    #define __SMUSDX  __iar_builtin_SMUSDX
+    #define __SMLSD   __iar_builtin_SMLSD
+    #define __SMLSDX  __iar_builtin_SMLSDX
+    #define __SMLSLD  __iar_builtin_SMLSLD
+    #define __SMLSLDX __iar_builtin_SMLSLDX
+    #define __SEL     __iar_builtin_SEL
+    #define __QADD    __iar_builtin_QADD
+    #define __QSUB    __iar_builtin_QSUB
+    #define __PKHBT   __iar_builtin_PKHBT
+    #define __PKHTB   __iar_builtin_PKHTB
+  #endif
+
+#else /* __ICCARM_INTRINSICS_VERSION__ == 2 */
+
+  #if __IAR_M0_FAMILY
+   /* Avoid clash between intrinsics.h and arm_math.h when compiling for Cortex-M0. */
+    #define __CLZ  __cmsis_iar_clz_not_active
+    #define __SSAT __cmsis_iar_ssat_not_active
+    #define __USAT __cmsis_iar_usat_not_active
+    #define __RBIT __cmsis_iar_rbit_not_active
+    #define __get_APSR  __cmsis_iar_get_APSR_not_active
+  #endif
+
+
+  #if (!((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+         (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     ))
+    #define __get_FPSCR __cmsis_iar_get_FPSR_not_active
+    #define __set_FPSCR __cmsis_iar_set_FPSR_not_active
+  #endif
+
+  #ifdef __INTRINSICS_INCLUDED
+  #error intrinsics.h is already included previously!
+  #endif
+
+  #include <intrinsics.h>
+
+  #if __IAR_M0_FAMILY
+   /* Avoid clash between intrinsics.h and arm_math.h when compiling for Cortex-M0. */
+    #undef __CLZ
+    #undef __SSAT
+    #undef __USAT
+    #undef __RBIT
+    #undef __get_APSR
+
+    __STATIC_INLINE uint8_t __CLZ(uint32_t data)
+    {
+      if (data == 0U) { return 32U; }
+
+      uint32_t count = 0U;
+      uint32_t mask = 0x80000000U;
+
+      while ((data & mask) == 0U)
+      {
+        count += 1U;
+        mask = mask >> 1U;
+      }
+      return count;
+    }
+
+    __STATIC_INLINE uint32_t __RBIT(uint32_t v)
+    {
+      uint8_t sc = 31U;
+      uint32_t r = v;
+      for (v >>= 1U; v; v >>= 1U)
+      {
+        r <<= 1U;
+        r |= v & 1U;
+        sc--;
+      }
+      return (r << sc);
+    }
+
+    __STATIC_INLINE  uint32_t __get_APSR(void)
+    {
+      uint32_t res;
+      __asm("MRS      %0,APSR" : "=r" (res));
+      return res;
+    }
+
+  #endif
+
+  #if (!((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+         (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     ))
+    #undef __get_FPSCR
+    #undef __set_FPSCR
+    #define __get_FPSCR()       (0)
+    #define __set_FPSCR(VALUE)  ((void)VALUE)
+  #endif
+
+  #pragma diag_suppress=Pe940
+  #pragma diag_suppress=Pe177
+
+  #define __enable_irq    __enable_interrupt
+  #define __disable_irq   __disable_interrupt
+  #define __NOP           __no_operation
+
+  #define __get_xPSR      __get_PSR
+
+  #if (!defined(__ARM_ARCH_6M__) || __ARM_ARCH_6M__==0)
+
+    __IAR_FT uint32_t __LDREXW(uint32_t volatile *ptr)
+    {
+      return __LDREX((unsigned long *)ptr);
+    }
+
+    __IAR_FT uint32_t __STREXW(uint32_t value, uint32_t volatile *ptr)
+    {
+      return __STREX(value, (unsigned long *)ptr);
+    }
+  #endif
+
+
+  /* __CORTEX_M is defined in core_cm0.h, core_cm3.h and core_cm4.h. */
+  #if (__CORTEX_M >= 0x03)
+
+    __IAR_FT uint32_t __RRX(uint32_t value)
+    {
+      uint32_t result;
+      __ASM("RRX      %0, %1" : "=r"(result) : "r" (value) : "cc");
+      return(result);
+    }
+
+    __IAR_FT void __set_BASEPRI_MAX(uint32_t value)
+    {
+      __asm volatile("MSR      BASEPRI_MAX,%0"::"r" (value));
+    }
+
+
+    #define __enable_fault_irq  __enable_fiq
+    #define __disable_fault_irq __disable_fiq
+
+
+  #endif /* (__CORTEX_M >= 0x03) */
+
+  __IAR_FT uint32_t __ROR(uint32_t op1, uint32_t op2)
+  {
+    return (op1 >> op2) | (op1 << ((sizeof(op1)*8)-op2));
+  }
+
+  #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+       (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+
+   __IAR_FT uint32_t __get_MSPLIM(void)
+    {
+      uint32_t res;
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure MSPLIM is RAZ/WI
+      res = 0U;
+    #else
+      __asm volatile("MRS      %0,MSPLIM" : "=r" (res));
+    #endif
+      return res;
+    }
+
+    __IAR_FT void   __set_MSPLIM(uint32_t value)
+    {
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure MSPLIM is RAZ/WI
+      (void)value;
+    #else
+      __asm volatile("MSR      MSPLIM,%0" :: "r" (value));
+    #endif
+    }
+
+    __IAR_FT uint32_t __get_PSPLIM(void)
+    {
+      uint32_t res;
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure PSPLIM is RAZ/WI
+      res = 0U;
+    #else
+      __asm volatile("MRS      %0,PSPLIM" : "=r" (res));
+    #endif
+      return res;
+    }
+
+    __IAR_FT void   __set_PSPLIM(uint32_t value)
+    {
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure PSPLIM is RAZ/WI
+      (void)value;
+    #else
+      __asm volatile("MSR      PSPLIM,%0" :: "r" (value));
+    #endif
+    }
+
+    __IAR_FT uint32_t __TZ_get_CONTROL_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,CONTROL_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_CONTROL_NS(uint32_t value)
+    {
+      __asm volatile("MSR      CONTROL_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_PSP_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,PSP_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_PSP_NS(uint32_t value)
+    {
+      __asm volatile("MSR      PSP_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_MSP_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,MSP_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_MSP_NS(uint32_t value)
+    {
+      __asm volatile("MSR      MSP_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_SP_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,SP_NS" : "=r" (res));
+      return res;
+    }
+    __IAR_FT void   __TZ_set_SP_NS(uint32_t value)
+    {
+      __asm volatile("MSR      SP_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_PRIMASK_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,PRIMASK_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_PRIMASK_NS(uint32_t value)
+    {
+      __asm volatile("MSR      PRIMASK_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_BASEPRI_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,BASEPRI_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_BASEPRI_NS(uint32_t value)
+    {
+      __asm volatile("MSR      BASEPRI_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_FAULTMASK_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,FAULTMASK_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_FAULTMASK_NS(uint32_t value)
+    {
+      __asm volatile("MSR      FAULTMASK_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_PSPLIM_NS(void)
+    {
+      uint32_t res;
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure PSPLIM is RAZ/WI
+      res = 0U;
+    #else
+      __asm volatile("MRS      %0,PSPLIM_NS" : "=r" (res));
+    #endif
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_PSPLIM_NS(uint32_t value)
+    {
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure PSPLIM is RAZ/WI
+      (void)value;
+    #else
+      __asm volatile("MSR      PSPLIM_NS,%0" :: "r" (value));
+    #endif
+    }
+
+    __IAR_FT uint32_t   __TZ_get_MSPLIM_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,MSPLIM_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_MSPLIM_NS(uint32_t value)
+    {
+      __asm volatile("MSR      MSPLIM_NS,%0" :: "r" (value));
+    }
+
+  #endif /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */
+
+#endif   /* __ICCARM_INTRINSICS_VERSION__ == 2 */
+
+#define __BKPT(value)    __asm volatile ("BKPT     %0" : : "i"(value))
+
+#if __IAR_M0_FAMILY
+  __STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat)
+  {
+    if ((sat >= 1U) && (sat <= 32U))
+    {
+      const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
+      const int32_t min = -1 - max ;
+      if (val > max)
+      {
+        return max;
+      }
+      else if (val < min)
+      {
+        return min;
+      }
+    }
+    return val;
+  }
+
+  __STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat)
+  {
+    if (sat <= 31U)
+    {
+      const uint32_t max = ((1U << sat) - 1U);
+      if (val > (int32_t)max)
+      {
+        return max;
+      }
+      else if (val < 0)
+      {
+        return 0U;
+      }
+    }
+    return (uint32_t)val;
+  }
+#endif
+
+#if (__CORTEX_M >= 0x03)   /* __CORTEX_M is defined in core_cm0.h, core_cm3.h and core_cm4.h. */
+
+  __IAR_FT uint8_t __LDRBT(volatile uint8_t *addr)
+  {
+    uint32_t res;
+    __ASM("LDRBT %0, [%1]" : "=r" (res) : "r" (addr) : "memory");
+    return ((uint8_t)res);
+  }
+
+  __IAR_FT uint16_t __LDRHT(volatile uint16_t *addr)
+  {
+    uint32_t res;
+    __ASM("LDRHT %0, [%1]" : "=r" (res) : "r" (addr) : "memory");
+    return ((uint16_t)res);
+  }
+
+  __IAR_FT uint32_t __LDRT(volatile uint32_t *addr)
+  {
+    uint32_t res;
+    __ASM("LDRT %0, [%1]" : "=r" (res) : "r" (addr) : "memory");
+    return res;
+  }
+
+  __IAR_FT void __STRBT(uint8_t value, volatile uint8_t *addr)
+  {
+    __ASM("STRBT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory");
+  }
+
+  __IAR_FT void __STRHT(uint16_t value, volatile uint16_t *addr)
+  {
+    __ASM("STRHT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory");
+  }
+
+  __IAR_FT void __STRT(uint32_t value, volatile uint32_t *addr)
+  {
+    __ASM("STRT %1, [%0]" : : "r" (addr), "r" (value) : "memory");
+  }
+
+#endif /* (__CORTEX_M >= 0x03) */
+
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+
+
+  __IAR_FT uint8_t __LDAB(volatile uint8_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDAB %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return ((uint8_t)res);
+  }
+
+  __IAR_FT uint16_t __LDAH(volatile uint16_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDAH %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return ((uint16_t)res);
+  }
+
+  __IAR_FT uint32_t __LDA(volatile uint32_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDA %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return res;
+  }
+
+  __IAR_FT void __STLB(uint8_t value, volatile uint8_t *ptr)
+  {
+    __ASM volatile ("STLB %1, [%0]" :: "r" (ptr), "r" (value) : "memory");
+  }
+
+  __IAR_FT void __STLH(uint16_t value, volatile uint16_t *ptr)
+  {
+    __ASM volatile ("STLH %1, [%0]" :: "r" (ptr), "r" (value) : "memory");
+  }
+
+  __IAR_FT void __STL(uint32_t value, volatile uint32_t *ptr)
+  {
+    __ASM volatile ("STL %1, [%0]" :: "r" (ptr), "r" (value) : "memory");
+  }
+
+  __IAR_FT uint8_t __LDAEXB(volatile uint8_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDAEXB %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return ((uint8_t)res);
+  }
+
+  __IAR_FT uint16_t __LDAEXH(volatile uint16_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDAEXH %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return ((uint16_t)res);
+  }
+
+  __IAR_FT uint32_t __LDAEX(volatile uint32_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDAEX %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return res;
+  }
+
+  __IAR_FT uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("STLEXB %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory");
+    return res;
+  }
+
+  __IAR_FT uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("STLEXH %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory");
+    return res;
+  }
+
+  __IAR_FT uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("STLEX %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory");
+    return res;
+  }
+
+#endif /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */
+
+#undef __IAR_FT
+#undef __IAR_M0_FAMILY
+#undef __ICCARM_V8
+
+#pragma diag_default=Pe940
+#pragma diag_default=Pe177
+
+#endif /* __CMSIS_ICCARM_H__ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_version.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_version.h
new file mode 100644
index 0000000..f2e2746
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/cmsis_version.h
@@ -0,0 +1,39 @@
+/**************************************************************************//**
+ * @file     cmsis_version.h
+ * @brief    CMSIS Core(M) Version definitions
+ * @version  V5.0.3
+ * @date     24. June 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CMSIS_VERSION_H
+#define __CMSIS_VERSION_H
+
+/*  CMSIS Version definitions */
+#define __CM_CMSIS_VERSION_MAIN  ( 5U)                                      /*!< [31:16] CMSIS Core(M) main version */
+#define __CM_CMSIS_VERSION_SUB   ( 3U)                                      /*!< [15:0]  CMSIS Core(M) sub version */
+#define __CM_CMSIS_VERSION       ((__CM_CMSIS_VERSION_MAIN << 16U) | \
+                                   __CM_CMSIS_VERSION_SUB           )       /*!< CMSIS Core(M) version number */
+#endif
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_armv81mml.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_armv81mml.h
new file mode 100644
index 0000000..8441e57
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_armv81mml.h
@@ -0,0 +1,2968 @@
+/**************************************************************************//**
+ * @file     core_armv81mml.h
+ * @brief    CMSIS Armv8.1-M Mainline Core Peripheral Access Layer Header File
+ * @version  V1.0.0
+ * @date     15. March 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2018-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_ARMV81MML_H_GENERIC
+#define __CORE_ARMV81MML_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_ARMV81MML
+  @{
+ */
+
+#include "cmsis_version.h"
+ 
+#define __ARM_ARCH_8M_MAIN__    1  // patching for now
+/*  CMSIS ARMV81MML definitions */
+#define __ARMv81MML_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __ARMv81MML_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __ARMv81MML_CMSIS_VERSION       ((__ARMv81MML_CMSIS_VERSION_MAIN << 16U) | \
+                                         __ARMv81MML_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                     (81U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
+*/
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U    
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+  
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U    
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+  
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U    
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+  
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U    
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+  
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_ARMV81MML_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_ARMV81MML_H_DEPENDANT
+#define __CORE_ARMV81MML_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __ARMv81MML_REV
+    #define __ARMv81MML_REV               0x0000U
+    #warning "__ARMv81MML_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DSP_PRESENT
+    #define __DSP_PRESENT             0U
+    #warning "__DSP_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group ARMv81MML */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
+#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
+    uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
+    uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SFPA_Pos                    3U                                            /*!< CONTROL: SFPA Position */
+#define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONTROL: SFPA Mask */
+
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED6[580U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ID_ADR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+  __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
+  __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
+  __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
+  __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+  __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Register */
+        uint32_t RESERVED3[92U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Register */
+        uint32_t RESERVED4[15U];
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2 */
+        uint32_t RESERVED5[1U];
+  __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
+        uint32_t RESERVED6[1U];
+  __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU */
+  __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC */
+  __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
+  __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
+  __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
+  __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
+  __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC */
+  __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way */
+        uint32_t RESERVED7[6U];
+  __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memory Control Register */
+  __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Control Registers */
+  __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
+  __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
+  __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB SHCSR: SECUREFAULTPENDED Position */
+#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB SHCSR: SECUREFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB SHCSR: SECUREFAULTENA Position */
+#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB SHCSR: SECUREFAULTENA Mask */
+
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB SHCSR: SECUREFAULTACT Position */
+#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB SHCSR: SECUREFAULTACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB CFSR (UFSR): STKOF Position */
+#define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB CFSR (UFSR): STKOF Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/* SCB Non-Secure Access Control Register Definitions */
+#define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB NSACR: CP11 Position */
+#define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB NSACR: CP11 Mask */
+
+#define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB NSACR: CP10 Position */
+#define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB NSACR: CP10 Mask */
+
+#define SCB_NSACR_CPn_Pos                   0U                                            /*!< SCB NSACR: CPn Position */
+#define SCB_NSACR_CPn_Msk                  (1UL /*<< SCB_NSACR_CPn_Pos*/)                 /*!< SCB NSACR: CPn Mask */
+
+/* SCB Cache Level ID Register Definitions */
+#define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB CLIDR: LoUU Position */
+#define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB CLIDR: LoUU Mask */
+
+#define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB CLIDR: LoC Position */
+#define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB CLIDR: LoC Mask */
+
+/* SCB Cache Type Register Definitions */
+#define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB CTR: Format Position */
+#define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB CTR: Format Mask */
+
+#define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB CTR: CWG Position */
+#define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB CTR: CWG Mask */
+
+#define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB CTR: ERG Position */
+#define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB CTR: ERG Mask */
+
+#define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB CTR: DminLine Position */
+#define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB CTR: DminLine Mask */
+
+#define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB CTR: ImInLine Position */
+#define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB CTR: ImInLine Mask */
+
+/* SCB Cache Size ID Register Definitions */
+#define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB CCSIDR: WT Position */
+#define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB CCSIDR: WT Mask */
+
+#define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB CCSIDR: WB Position */
+#define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB CCSIDR: WB Mask */
+
+#define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB CCSIDR: RA Position */
+#define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB CCSIDR: RA Mask */
+
+#define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB CCSIDR: WA Position */
+#define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB CCSIDR: WA Mask */
+
+#define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB CCSIDR: NumSets Position */
+#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB CCSIDR: NumSets Mask */
+
+#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB CCSIDR: Associativity Position */
+#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB CCSIDR: Associativity Mask */
+
+#define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB CCSIDR: LineSize Position */
+#define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB CCSIDR: LineSize Mask */
+
+/* SCB Cache Size Selection Register Definitions */
+#define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB CSSELR: Level Position */
+#define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB CSSELR: Level Mask */
+
+#define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB CSSELR: InD Position */
+#define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB CSSELR: InD Mask */
+
+/* SCB Software Triggered Interrupt Register Definitions */
+#define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB STIR: INTID Position */
+#define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB STIR: INTID Mask */
+
+/* SCB D-Cache Invalidate by Set-way Register Definitions */
+#define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB DCISW: Way Position */
+#define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB DCISW: Way Mask */
+
+#define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB DCISW: Set Position */
+#define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB DCISW: Set Mask */
+
+/* SCB D-Cache Clean by Set-way Register Definitions */
+#define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB DCCSW: Way Position */
+#define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB DCCSW: Way Mask */
+
+#define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB DCCSW: Set Position */
+#define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB DCCSW: Set Mask */
+
+/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
+#define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB DCCISW: Way Position */
+#define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB DCCISW: Way Mask */
+
+#define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB DCCISW: Set Position */
+#define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB DCCISW: Set Mask */
+
+/* Instruction Tightly-Coupled Memory Control Register Definitions */
+#define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB ITCMCR: SZ Position */
+#define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB ITCMCR: SZ Mask */
+
+#define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB ITCMCR: RETEN Position */
+#define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB ITCMCR: RETEN Mask */
+
+#define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB ITCMCR: RMW Position */
+#define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB ITCMCR: RMW Mask */
+
+#define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB ITCMCR: EN Position */
+#define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB ITCMCR: EN Mask */
+
+/* Data Tightly-Coupled Memory Control Register Definitions */
+#define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB DTCMCR: SZ Position */
+#define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB DTCMCR: SZ Mask */
+
+#define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB DTCMCR: RETEN Position */
+#define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB DTCMCR: RETEN Mask */
+
+#define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB DTCMCR: RMW Position */
+#define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB DTCMCR: RMW Mask */
+
+#define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB DTCMCR: EN Position */
+#define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB DTCMCR: EN Mask */
+
+/* AHBP Control Register Definitions */
+#define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB AHBPCR: SZ Position */
+#define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB AHBPCR: SZ Mask */
+
+#define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB AHBPCR: EN Position */
+#define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB AHBPCR: EN Mask */
+
+/* L1 Cache Control Register Definitions */
+#define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB CACR: FORCEWT Position */
+#define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB CACR: FORCEWT Mask */
+
+#define SCB_CACR_ECCEN_Pos                  1U                                            /*!< SCB CACR: ECCEN Position */
+#define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< SCB CACR: ECCEN Mask */
+
+#define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB CACR: SIWT Position */
+#define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB CACR: SIWT Mask */
+
+/* AHBS Control Register Definitions */
+#define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB AHBSCR: INITCOUNT Position */
+#define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)           /*!< SCB AHBSCR: INITCOUNT Mask */
+
+#define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB AHBSCR: TPRI Position */
+#define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBPCR_TPRI_Pos)               /*!< SCB AHBSCR: TPRI Mask */
+
+#define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB AHBSCR: CTL Position*/
+#define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBPCR_CTL_Pos*/)                /*!< SCB AHBSCR: CTL Mask */
+
+/* Auxiliary Bus Fault Status Register Definitions */
+#define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB ABFSR: AXIMTYPE Position*/
+#define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB ABFSR: AXIMTYPE Mask */
+
+#define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB ABFSR: EPPB Position*/
+#define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB ABFSR: EPPB Mask */
+
+#define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB ABFSR: AXIM Position*/
+#define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB ABFSR: AXIM Mask */
+
+#define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB ABFSR: AHBP Position*/
+#define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB ABFSR: AHBP Mask */
+
+#define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB ABFSR: DTCM Position*/
+#define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB ABFSR: DTCM Mask */
+
+#define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB ABFSR: ITCM Position*/
+#define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB ABFSR: ITCM Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+  __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[29U];
+  __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register */
+  __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
+  __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Register */
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register */
+        uint32_t RESERVED6[4U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Stimulus Port Register Definitions */
+#define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM STIM: DISABLED Position */
+#define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM STIM: DISABLED Mask */
+
+#define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM STIM: FIFOREADY Position */
+#define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM STIM: FIFOREADY Mask */
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM TCR: TSPRESCALE Position */
+#define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM TCR: TSPRESCALE Mask */
+
+#define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM TCR: STALLENA Position */
+#define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM TCR: STALLENA Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Integration Write Register Definitions */
+#define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM IWR: ATVALIDM Position */
+#define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM IWR: ATVALIDM Mask */
+
+/* ITM Integration Read Register Definitions */
+#define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM IRR: ATREADYM Position */
+#define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM IRR: ATREADYM Mask */
+
+/* ITM Integration Mode Control Register Definitions */
+#define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM IMCR: INTEGRATION Position */
+#define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM IMCR: INTEGRATION Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+        uint32_t RESERVED32[934U];
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
+        uint32_t RESERVED33[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTRL: CYCDISS Position */
+#define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTRL: CYCDISS Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Sizes Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Sizes Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
+  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
+  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
+  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration ETM Data Register Definitions (FIFO0) */
+#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
+#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
+
+#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
+#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
+
+#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
+#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
+
+#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
+#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
+
+#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
+#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
+
+#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
+#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
+
+#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
+#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
+
+/* TPI ITATBCTR2 Register Definitions */
+#define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR2: ATREADY Position */
+#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITATBCTR2: ATREADY Mask */
+
+/* TPI Integration ITM Data Register Definitions (FIFO1) */
+#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
+#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
+
+#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
+#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
+
+#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
+#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
+
+#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
+#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
+
+#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
+#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
+
+#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
+#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
+
+#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
+#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
+
+/* TPI ITATBCTR0 Register Definitions */
+#define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR0: ATREADY Position */
+#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITATBCTR0: ATREADY Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
+#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
+
+#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
+#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+#define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register Alias 1 */
+  __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Register Alias 1 */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register Alias 2 */
+  __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Register Alias 2 */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register Alias 3 */
+  __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Register Alias 3 */
+        uint32_t RESERVED0[1];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_PXN_Pos                    4U                                            /*!< MPU RLAR: PXN Position */
+#define MPU_RLAR_PXN_Msk                   (0x1UL << MPU_RLAR_PXN_Pos)                    /*!< MPU RLAR: PXN Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: Region enable bit Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: Region enable bit Disable Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#else
+        uint32_t RESERVED0[3];
+#endif
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/* Secure Fault Status Register Definitions */
+#define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU SFSR: LSERR Position */
+#define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU SFSR: LSERR Mask */
+
+#define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU SFSR: SFARVALID Position */
+#define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU SFSR: SFARVALID Mask */
+
+#define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU SFSR: LSPERR Position */
+#define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU SFSR: LSPERR Mask */
+
+#define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU SFSR: INVTRAN Position */
+#define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU SFSR: INVTRAN Mask */
+
+#define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU SFSR: AUVIOL Position */
+#define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU SFSR: AUVIOL Mask */
+
+#define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU SFSR: INVER Position */
+#define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU SFSR: INVER Mask */
+
+#define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU SFSR: INVIS Position */
+#define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU SFSR: INVIS Mask */
+
+#define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU SFSR: INVEP Position */
+#define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU SFSR: INVEP Mask */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCCR: LSPENS Position */
+#define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCCR: LSPENS bit Mask */
+
+#define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCCR: CLRONRET Position */
+#define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCCR: CLRONRET bit Mask */
+
+#define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCCR: CLRONRETS Position */
+#define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCCR: CLRONRETS bit Mask */
+
+#define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCCR: TS Position */
+#define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCCR: TS bit Mask */
+
+#define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCCR: UFRDY Position */
+#define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCCR: UFRDY bit Mask */
+
+#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCCR: SPLIMVIOL Position */
+#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCCR: SPLIMVIOL bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCCR: SFRDY Position */
+#define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCCR: SFRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCCR: Security status of the FP context bit Position */
+#define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCCR: Security status of the FP context bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+/* Media and FP Feature Register 0 Definitions */
+#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
+#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
+
+#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
+#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
+
+#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
+#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
+
+#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
+#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
+#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
+
+#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
+#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
+
+#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
+#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
+
+#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
+#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
+
+/* Media and FP Feature Register 1 Definitions */
+#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
+#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
+
+#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
+#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
+
+#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
+#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
+
+#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
+#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< Core Debug Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) /*!< System control Register not in SCB */
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< Core Debug configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit */
+  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< Core Debug Base Address           (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) /*!< System control Register not in SCB(non-secure address space) */
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< Core Debug configuration struct   (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit               (non-secure address space) */
+  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit               (non-secure address space) */
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Priority Grouping (non-secure)
+  \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB_NS->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
+  SCB_NS->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping (non-secure)
+  \details Reads the priority grouping field from the non-secure NVIC when in secure state.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)
+{
+  return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = FPU->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
+  {
+    return 2U;           /* Double + Single precision FPU */
+  }
+  else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_ARMV81MML_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_armv8mbl.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_armv8mbl.h
new file mode 100644
index 0000000..344dca5
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_armv8mbl.h
@@ -0,0 +1,1921 @@
+/**************************************************************************//**
+ * @file     core_armv8mbl.h
+ * @brief    CMSIS Armv8-M Baseline Core Peripheral Access Layer Header File
+ * @version  V5.0.8
+ * @date     12. November 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_ARMV8MBL_H_GENERIC
+#define __CORE_ARMV8MBL_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_ARMv8MBL
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS definitions */
+#define __ARMv8MBL_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __ARMv8MBL_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __ARMv8MBL_CMSIS_VERSION       ((__ARMv8MBL_CMSIS_VERSION_MAIN << 16U) | \
+                                         __ARMv8MBL_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                     ( 2U)                                            /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_ARMV8MBL_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_ARMV8MBL_H_DEPENDANT
+#define __CORE_ARMV8MBL_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __ARMv8MBL_REV
+    #define __ARMv8MBL_REV               0x0000U
+    #warning "__ARMv8MBL_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT            0U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+
+  #ifndef __ETM_PRESENT
+    #define __ETM_PRESENT             0U
+    #warning "__ETM_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MTB_PRESENT
+    #define __MTB_PRESENT             0U
+    #warning "__MTB_PRESENT not defined in device header file; using default!"
+  #endif
+
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group ARMv8MBL */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint32_t IPR[124U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+#else
+        uint32_t RESERVED0;
+#endif
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED1;
+  __IOM uint32_t SHPR[2U];               /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+#endif
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+        uint32_t RESERVED0[6U];
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x3UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Sizes Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Sizes Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[809U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  Software Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  Software Lock Status Register */
+        uint32_t RESERVED4[4U];
+  __IM  uint32_t TYPE;                   /*!< Offset: 0xFC8 (R/ )  Device Identifier Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACPR: SWOSCALER Position */
+#define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACPR: SWOSCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI Periodic Synchronization Control Register Definitions */
+#define TPI_PSCR_PSCount_Pos                0U                                         /*!< TPI PSCR: PSCount Position */
+#define TPI_PSCR_PSCount_Msk               (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/)        /*!< TPI PSCR: TPSCount Mask */
+
+/* TPI Software Lock Status Register Definitions */
+#define TPI_LSR_nTT_Pos                     1U                                         /*!< TPI LSR: Not thirty-two bit. Position */
+#define TPI_LSR_nTT_Msk                    (0x1UL << TPI_LSR_nTT_Pos)                  /*!< TPI LSR: Not thirty-two bit. Mask */
+
+#define TPI_LSR_SLK_Pos                     1U                                         /*!< TPI LSR: Software Lock status Position */
+#define TPI_LSR_SLK_Msk                    (0x1UL << TPI_LSR_SLK_Pos)                  /*!< TPI LSR: Software Lock status Mask */
+
+#define TPI_LSR_SLI_Pos                     0U                                         /*!< TPI LSR: Software Lock implemented Position */
+#define TPI_LSR_SLI_Msk                    (0x1UL /*<< TPI_LSR_SLI_Pos*/)              /*!< TPI LSR: Software Lock implemented Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFO depth Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFO depth Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+        uint32_t RESERVED0[7U];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  1U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: EN Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: EN Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#endif
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register */
+#define CoreDebug_DEMCR_DWTENA_Pos         24U                                            /*!< CoreDebug DEMCR: DWTENA Position */
+#define CoreDebug_DEMCR_DWTENA_Msk         (1UL << CoreDebug_DEMCR_DWTENA_Pos)            /*!< CoreDebug DEMCR: DWTENA Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< Core Debug Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< Core Debug configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< Core Debug Base Address           (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< Core Debug configuration struct   (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+#define __NVIC_SetPriorityGrouping(X) (void)(X)
+#define __NVIC_GetPriorityGrouping()  (0U)
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+           If VTOR is not present address 0 must be mapped to SRAM.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+#else
+  uint32_t *vectors = (uint32_t *)0x0U;
+#endif
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+#else
+  uint32_t *vectors = (uint32_t *)0x0U;
+#endif
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC_NS->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB_NS->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB_NS->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_ARMV8MBL_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_armv8mml.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_armv8mml.h
new file mode 100644
index 0000000..5ddb8ae
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_armv8mml.h
@@ -0,0 +1,2835 @@
+/**************************************************************************//**
+ * @file     core_armv8mml.h
+ * @brief    CMSIS Armv8-M Mainline Core Peripheral Access Layer Header File
+ * @version  V5.1.0
+ * @date     12. September 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_ARMV8MML_H_GENERIC
+#define __CORE_ARMV8MML_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_ARMv8MML
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS Armv8MML definitions */
+#define __ARMv8MML_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __ARMv8MML_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __ARMv8MML_CMSIS_VERSION       ((__ARMv8MML_CMSIS_VERSION_MAIN << 16U) | \
+                                         __ARMv8MML_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                     (81U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
+*/
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_ARMV8MML_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_ARMV8MML_H_DEPENDANT
+#define __CORE_ARMV8MML_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __ARMv8MML_REV
+    #define __ARMv8MML_REV               0x0000U
+    #warning "__ARMv8MML_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DSP_PRESENT
+    #define __DSP_PRESENT             0U
+    #warning "__DSP_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group ARMv8MML */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
+#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
+    uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
+    uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SFPA_Pos                    3U                                            /*!< CONTROL: SFPA Position */
+#define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONTROL: SFPA Mask */
+
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED6[580U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ID_ADR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+  __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
+  __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
+  __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
+  __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+  __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Register */
+        uint32_t RESERVED3[92U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Register */
+        uint32_t RESERVED4[15U];
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2 */
+        uint32_t RESERVED5[1U];
+  __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
+        uint32_t RESERVED6[1U];
+  __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU */
+  __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC */
+  __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
+  __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
+  __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
+  __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
+  __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC */
+  __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB SHCSR: SECUREFAULTPENDED Position */
+#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB SHCSR: SECUREFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB SHCSR: SECUREFAULTENA Position */
+#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB SHCSR: SECUREFAULTENA Mask */
+
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB SHCSR: SECUREFAULTACT Position */
+#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB SHCSR: SECUREFAULTACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB CFSR (UFSR): STKOF Position */
+#define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB CFSR (UFSR): STKOF Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/* SCB Non-Secure Access Control Register Definitions */
+#define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB NSACR: CP11 Position */
+#define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB NSACR: CP11 Mask */
+
+#define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB NSACR: CP10 Position */
+#define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB NSACR: CP10 Mask */
+
+#define SCB_NSACR_CPn_Pos                   0U                                            /*!< SCB NSACR: CPn Position */
+#define SCB_NSACR_CPn_Msk                  (1UL /*<< SCB_NSACR_CPn_Pos*/)                 /*!< SCB NSACR: CPn Mask */
+
+/* SCB Cache Level ID Register Definitions */
+#define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB CLIDR: LoUU Position */
+#define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB CLIDR: LoUU Mask */
+
+#define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB CLIDR: LoC Position */
+#define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB CLIDR: LoC Mask */
+
+/* SCB Cache Type Register Definitions */
+#define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB CTR: Format Position */
+#define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB CTR: Format Mask */
+
+#define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB CTR: CWG Position */
+#define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB CTR: CWG Mask */
+
+#define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB CTR: ERG Position */
+#define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB CTR: ERG Mask */
+
+#define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB CTR: DminLine Position */
+#define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB CTR: DminLine Mask */
+
+#define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB CTR: ImInLine Position */
+#define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB CTR: ImInLine Mask */
+
+/* SCB Cache Size ID Register Definitions */
+#define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB CCSIDR: WT Position */
+#define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB CCSIDR: WT Mask */
+
+#define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB CCSIDR: WB Position */
+#define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB CCSIDR: WB Mask */
+
+#define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB CCSIDR: RA Position */
+#define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB CCSIDR: RA Mask */
+
+#define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB CCSIDR: WA Position */
+#define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB CCSIDR: WA Mask */
+
+#define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB CCSIDR: NumSets Position */
+#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB CCSIDR: NumSets Mask */
+
+#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB CCSIDR: Associativity Position */
+#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB CCSIDR: Associativity Mask */
+
+#define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB CCSIDR: LineSize Position */
+#define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB CCSIDR: LineSize Mask */
+
+/* SCB Cache Size Selection Register Definitions */
+#define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB CSSELR: Level Position */
+#define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB CSSELR: Level Mask */
+
+#define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB CSSELR: InD Position */
+#define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB CSSELR: InD Mask */
+
+/* SCB Software Triggered Interrupt Register Definitions */
+#define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB STIR: INTID Position */
+#define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB STIR: INTID Mask */
+
+/* SCB D-Cache Invalidate by Set-way Register Definitions */
+#define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB DCISW: Way Position */
+#define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB DCISW: Way Mask */
+
+#define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB DCISW: Set Position */
+#define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB DCISW: Set Mask */
+
+/* SCB D-Cache Clean by Set-way Register Definitions */
+#define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB DCCSW: Way Position */
+#define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB DCCSW: Way Mask */
+
+#define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB DCCSW: Set Position */
+#define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB DCCSW: Set Mask */
+
+/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
+#define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB DCCISW: Way Position */
+#define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB DCCISW: Way Mask */
+
+#define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB DCCISW: Set Position */
+#define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB DCCISW: Set Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+  __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register */
+        uint32_t RESERVED6[4U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Stimulus Port Register Definitions */
+#define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM STIM: DISABLED Position */
+#define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM STIM: DISABLED Mask */
+
+#define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM STIM: FIFOREADY Position */
+#define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM STIM: FIFOREADY Mask */
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM TCR: TSPRESCALE Position */
+#define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM TCR: TSPRESCALE Mask */
+
+#define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM TCR: STALLENA Position */
+#define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM TCR: STALLENA Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+        uint32_t RESERVED32[934U];
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
+        uint32_t RESERVED33[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTRL: CYCDISS Position */
+#define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTRL: CYCDISS Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Sizes Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Sizes Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[809U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  Software Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  Software Lock Status Register */
+        uint32_t RESERVED4[4U];
+  __IM  uint32_t TYPE;                   /*!< Offset: 0xFC8 (R/ )  Device Identifier Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACPR: SWOSCALER Position */
+#define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACPR: SWOSCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI Periodic Synchronization Control Register Definitions */
+#define TPI_PSCR_PSCount_Pos                0U                                         /*!< TPI PSCR: PSCount Position */
+#define TPI_PSCR_PSCount_Msk               (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/)        /*!< TPI PSCR: TPSCount Mask */
+
+/* TPI Software Lock Status Register Definitions */
+#define TPI_LSR_nTT_Pos                     1U                                         /*!< TPI LSR: Not thirty-two bit. Position */
+#define TPI_LSR_nTT_Msk                    (0x1UL << TPI_LSR_nTT_Pos)                  /*!< TPI LSR: Not thirty-two bit. Mask */
+
+#define TPI_LSR_SLK_Pos                     1U                                         /*!< TPI LSR: Software Lock status Position */
+#define TPI_LSR_SLK_Msk                    (0x1UL << TPI_LSR_SLK_Pos)                  /*!< TPI LSR: Software Lock status Mask */
+
+#define TPI_LSR_SLI_Pos                     0U                                         /*!< TPI LSR: Software Lock implemented Position */
+#define TPI_LSR_SLI_Msk                    (0x1UL /*<< TPI_LSR_SLI_Pos*/)              /*!< TPI LSR: Software Lock implemented Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFO depth Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFO depth Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register Alias 1 */
+  __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Register Alias 1 */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register Alias 2 */
+  __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Register Alias 2 */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register Alias 3 */
+  __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Register Alias 3 */
+        uint32_t RESERVED0[1];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: Region enable bit Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: Region enable bit Disable Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#else
+        uint32_t RESERVED0[3];
+#endif
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/* Secure Fault Status Register Definitions */
+#define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU SFSR: LSERR Position */
+#define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU SFSR: LSERR Mask */
+
+#define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU SFSR: SFARVALID Position */
+#define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU SFSR: SFARVALID Mask */
+
+#define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU SFSR: LSPERR Position */
+#define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU SFSR: LSPERR Mask */
+
+#define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU SFSR: INVTRAN Position */
+#define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU SFSR: INVTRAN Mask */
+
+#define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU SFSR: AUVIOL Position */
+#define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU SFSR: AUVIOL Mask */
+
+#define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU SFSR: INVER Position */
+#define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU SFSR: INVER Mask */
+
+#define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU SFSR: INVIS Position */
+#define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU SFSR: INVIS Mask */
+
+#define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU SFSR: INVEP Position */
+#define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU SFSR: INVEP Mask */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCCR: LSPENS Position */
+#define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCCR: LSPENS bit Mask */
+
+#define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCCR: CLRONRET Position */
+#define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCCR: CLRONRET bit Mask */
+
+#define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCCR: CLRONRETS Position */
+#define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCCR: CLRONRETS bit Mask */
+
+#define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCCR: TS Position */
+#define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCCR: TS bit Mask */
+
+#define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCCR: UFRDY Position */
+#define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCCR: UFRDY bit Mask */
+
+#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCCR: SPLIMVIOL Position */
+#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCCR: SPLIMVIOL bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCCR: SFRDY Position */
+#define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCCR: SFRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCCR: Security status of the FP context bit Position */
+#define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCCR: Security status of the FP context bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+/* Media and FP Feature Register 0 Definitions */
+#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
+#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
+
+#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
+#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
+
+#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
+#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
+
+#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
+#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
+#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
+
+#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
+#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
+
+#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
+#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
+
+#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
+#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
+
+/* Media and FP Feature Register 1 Definitions */
+#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
+#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
+
+#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
+#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
+
+#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
+#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
+
+#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
+#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< Core Debug Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) /*!< System control Register not in SCB */
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< Core Debug configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit */
+  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< Core Debug Base Address           (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) /*!< System control Register not in SCB(non-secure address space) */
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< Core Debug configuration struct   (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit               (non-secure address space) */
+  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit               (non-secure address space) */
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Priority Grouping (non-secure)
+  \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB_NS->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)                      );              /* Insert write key and priority group */
+  SCB_NS->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping (non-secure)
+  \details Reads the priority grouping field from the non-secure NVIC when in secure state.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)
+{
+  return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = FPU->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
+  {
+    return 2U;           /* Double + Single precision FPU */
+  }
+  else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_ARMV8MML_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm0.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm0.h
new file mode 100644
index 0000000..cafae5a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm0.h
@@ -0,0 +1,952 @@
+/**************************************************************************//**
+ * @file     core_cm0.h
+ * @brief    CMSIS Cortex-M0 Core Peripheral Access Layer Header File
+ * @version  V5.0.6
+ * @date     13. March 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM0_H_GENERIC
+#define __CORE_CM0_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M0
+  @{
+ */
+
+#include "cmsis_version.h"
+ 
+/*  CMSIS CM0 definitions */
+#define __CM0_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM0_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN << 16U) | \
+                                    __CM0_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                (0U)                                   /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM0_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM0_H_DEPENDANT
+#define __CORE_CM0_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM0_REV
+    #define __CM0_REV               0x0000U
+    #warning "__CM0_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M0 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[31U];
+  __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RESERVED1[31U];
+  __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[31U];
+  __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[31U];
+        uint32_t RESERVED4[64U];
+  __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+        uint32_t RESERVED0;
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED1;
+  __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor.
+            Therefore they are not covered by the Cortex-M0 header file.
+  @{
+ */
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+/*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0 */
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+#define __NVIC_SetPriorityGrouping(X) (void)(X)
+#define __NVIC_GetPriorityGrouping()  (0U)
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           Address 0 must be mapped to SRAM.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t vectors = 0x0U;
+  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
+  /* ARM Application Note 321 states that the M0 does not require the architectural barrier */
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t vectors = 0x0U;
+  return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4));
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM0_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm0plus.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm0plus.h
new file mode 100644
index 0000000..d104965
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm0plus.h
@@ -0,0 +1,1085 @@
+/**************************************************************************//**
+ * @file     core_cm0plus.h
+ * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
+ * @version  V5.0.7
+ * @date     13. March 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM0PLUS_H_GENERIC
+#define __CORE_CM0PLUS_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex-M0+
+  @{
+ */
+
+#include "cmsis_version.h"
+ 
+/*  CMSIS CM0+ definitions */
+#define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM0PLUS_CMSIS_VERSION_SUB  (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
+                                       __CM0PLUS_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                   (0U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM0PLUS_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM0PLUS_H_DEPENDANT
+#define __CORE_CM0PLUS_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM0PLUS_REV
+    #define __CM0PLUS_REV             0x0000U
+    #warning "__CM0PLUS_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT            0U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex-M0+ */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core MPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[31U];
+  __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RESERVED1[31U];
+  __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[31U];
+  __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[31U];
+        uint32_t RESERVED4[64U];
+  __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+#else
+        uint32_t RESERVED0;
+#endif
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED1;
+  __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB VTOR: TBLOFF Mask */
+#endif
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  1U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor.
+            Therefore they are not covered by the Cortex-M0+ header file.
+  @{
+ */
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+/*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0+ */
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+#define __NVIC_SetPriorityGrouping(X) (void)(X)
+#define __NVIC_GetPriorityGrouping()  (0U)
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+           If VTOR is not present address 0 must be mapped to SRAM.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t vectors = SCB->VTOR;
+#else
+  uint32_t vectors = 0x0U;
+#endif
+  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
+  /* ARM Application Note 321 states that the M0+ does not require the architectural barrier */
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t vectors = SCB->VTOR;
+#else
+  uint32_t vectors = 0x0U;
+#endif
+  return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4));
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv7.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM0PLUS_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm1.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm1.h
new file mode 100644
index 0000000..76b4569
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm1.h
@@ -0,0 +1,979 @@
+/**************************************************************************//**
+ * @file     core_cm1.h
+ * @brief    CMSIS Cortex-M1 Core Peripheral Access Layer Header File
+ * @version  V1.0.1
+ * @date     12. November 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM1_H_GENERIC
+#define __CORE_CM1_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M1
+  @{
+ */
+
+#include "cmsis_version.h"
+ 
+/*  CMSIS CM1 definitions */
+#define __CM1_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM1_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM1_CMSIS_VERSION       ((__CM1_CMSIS_VERSION_MAIN << 16U) | \
+                                    __CM1_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                (1U)                                   /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM1_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM1_H_DEPENDANT
+#define __CORE_CM1_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM1_REV
+    #define __CM1_REV               0x0100U
+    #warning "__CM1_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M1 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[31U];
+  __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[31U];
+  __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[31U];
+  __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[31U];
+        uint32_t RESERVED4[64U];
+  __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+        uint32_t RESERVED0;
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED1;
+  __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+} SCnSCB_Type;
+
+/* Auxiliary Control Register Definitions */
+#define SCnSCB_ACTLR_ITCMUAEN_Pos            4U                                        /*!< ACTLR: Instruction TCM Upper Alias Enable Position */
+#define SCnSCB_ACTLR_ITCMUAEN_Msk           (1UL << SCnSCB_ACTLR_ITCMUAEN_Pos)         /*!< ACTLR: Instruction TCM Upper Alias Enable Mask */
+
+#define SCnSCB_ACTLR_ITCMLAEN_Pos            3U                                        /*!< ACTLR: Instruction TCM Lower Alias Enable Position */
+#define SCnSCB_ACTLR_ITCMLAEN_Msk           (1UL << SCnSCB_ACTLR_ITCMLAEN_Pos)         /*!< ACTLR: Instruction TCM Lower Alias Enable Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Cortex-M1 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor.
+            Therefore they are not covered by the Cortex-M1 header file.
+  @{
+ */
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+/*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M1 */
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+#define __NVIC_SetPriorityGrouping(X) (void)(X)
+#define __NVIC_GetPriorityGrouping()  (0U)
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           Address 0 must be mapped to SRAM.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)0x0U;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  /* ARM Application Note 321 states that the M1 does not require the architectural barrier */
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)0x0U;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM1_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm23.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm23.h
new file mode 100644
index 0000000..b79c6af
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm23.h
@@ -0,0 +1,1996 @@
+/**************************************************************************//**
+ * @file     core_cm23.h
+ * @brief    CMSIS Cortex-M23 Core Peripheral Access Layer Header File
+ * @version  V5.0.8
+ * @date     12. November 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM23_H_GENERIC
+#define __CORE_CM23_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M23
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS definitions */
+#define __CM23_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM23_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM23_CMSIS_VERSION       ((__CM23_CMSIS_VERSION_MAIN << 16U) | \
+                                     __CM23_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                 (23U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM23_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM23_H_DEPENDANT
+#define __CORE_CM23_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM23_REV
+    #define __CM23_REV                0x0000U
+    #warning "__CM23_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT            0U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+
+  #ifndef __ETM_PRESENT
+    #define __ETM_PRESENT             0U
+    #warning "__ETM_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MTB_PRESENT
+    #define __MTB_PRESENT             0U
+    #warning "__MTB_PRESENT not defined in device header file; using default!"
+  #endif
+
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M23 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint32_t IPR[124U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+#else
+        uint32_t RESERVED0;
+#endif
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED1;
+  __IOM uint32_t SHPR[2U];               /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+#endif
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+        uint32_t RESERVED0[6U];
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x3UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t ITFTTD0;                /*!< Offset: 0xEEC (R/ )  Integration Test FIFO Test Data 0 Register */
+  __IOM uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/W)  Integration Test ATB Control Register 2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  Integration Test ATB Control Register 0 */
+  __IM  uint32_t ITFTTD1;                /*!< Offset: 0xEFC (R/ )  Integration Test FIFO Test Data 1 Register */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  Device Configuration Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Identifier Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration Test FIFO Test Data 0 Register Definitions */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data2_Pos      16U                                         /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */
+#define TPI_ITFTTD0_ATB_IF1_data2_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data1_Pos       8U                                         /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */
+#define TPI_ITFTTD0_ATB_IF1_data1_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data0_Pos       0U                                          /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */
+#define TPI_ITFTTD0_ATB_IF1_data0_Msk      (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 2 Register Definitions */
+#define TPI_ITATBCTR2_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID2S Position */
+#define TPI_ITATBCTR2_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos)      /*!< TPI ITATBCTR2: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR2_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID1S Position */
+#define TPI_ITATBCTR2_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos)      /*!< TPI ITATBCTR2: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR2_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY2S Position */
+#define TPI_ITATBCTR2_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY2S Mask */
+
+#define TPI_ITATBCTR2_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY1S Position */
+#define TPI_ITATBCTR2_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY1S Mask */
+
+/* TPI Integration Test FIFO Test Data 1 Register Definitions */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data2_Pos      16U                                         /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */
+#define TPI_ITFTTD1_ATB_IF2_data2_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data1_Pos       8U                                         /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */
+#define TPI_ITFTTD1_ATB_IF2_data1_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data0_Pos       0U                                          /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */
+#define TPI_ITFTTD1_ATB_IF2_data0_Msk      (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 0 Definitions */
+#define TPI_ITATBCTR0_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID2S Position */
+#define TPI_ITATBCTR0_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos)      /*!< TPI ITATBCTR0: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR0_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID1S Position */
+#define TPI_ITATBCTR0_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos)      /*!< TPI ITATBCTR0: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR0_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY2S Position */
+#define TPI_ITATBCTR0_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY2S Mask */
+
+#define TPI_ITATBCTR0_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY1S Position */
+#define TPI_ITATBCTR0_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY1S Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFOSZ Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFOSZ Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+        uint32_t RESERVED0[7U];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  1U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: EN Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: EN Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#endif
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register */
+#define CoreDebug_DEMCR_DWTENA_Pos         24U                                            /*!< CoreDebug DEMCR: DWTENA Position */
+#define CoreDebug_DEMCR_DWTENA_Msk         (1UL << CoreDebug_DEMCR_DWTENA_Pos)            /*!< CoreDebug DEMCR: DWTENA Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< Core Debug Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< Core Debug configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< Core Debug Base Address           (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< Core Debug configuration struct   (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+/*#define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping   not available for Cortex-M23 */
+/*#define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping   not available for Cortex-M23 */
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */ 
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else 
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+	
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+#define __NVIC_SetPriorityGrouping(X) (void)(X)
+#define __NVIC_GetPriorityGrouping()  (0U)
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+           If VTOR is not present address 0 must be mapped to SRAM.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+#else
+  uint32_t *vectors = (uint32_t *)0x0U;
+#endif
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+#else
+  uint32_t *vectors = (uint32_t *)0x0U;
+#endif
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC_NS->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB_NS->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB_NS->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM23_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm3.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm3.h
new file mode 100644
index 0000000..8157ca7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm3.h
@@ -0,0 +1,1937 @@
+/**************************************************************************//**
+ * @file     core_cm3.h
+ * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
+ * @version  V5.1.0
+ * @date     13. March 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM3_H_GENERIC
+#define __CORE_CM3_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M3
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS CM3 definitions */
+#define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
+                                    __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM3_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM3_H_DEPENDANT
+#define __CORE_CM3_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM3_REV
+    #define __CM3_REV               0x0200U
+    #warning "__CM3_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M3 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
+    uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
+    uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit */
+    uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR: ICI/IT part 2 Position */
+#define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR: ICI/IT part 2 Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR: ICI/IT part 1 Position */
+#define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR: ICI/IT part 1 Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[24U];
+  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RESERVED1[24U];
+  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[24U];
+  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[24U];
+  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[56U];
+  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED5[644U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+        uint32_t RESERVED0[5U];
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
+#define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB VTOR: TBLBASE Position */
+#define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB VTOR: TBLBASE Mask */
+
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB VTOR: TBLOFF Mask */
+#else
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+#endif
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB AIRCR: VECTRESET Position */
+#define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB AIRCR: VECTRESET Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB CCR: NONBASETHRDENA Position */
+#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB CCR: NONBASETHRDENA Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+#if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+#else
+        uint32_t RESERVED1[1U];
+#endif
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/* Auxiliary Control Register Definitions */
+#if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
+#define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: DISOOFP Position */
+#define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: DISOOFP Mask */
+
+#define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: DISFPCA Position */
+#define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: DISFPCA Mask */
+
+#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: DISFOLD Position */
+#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: DISFOLD Mask */
+
+#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: DISDEFWBUF Position */
+#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: DISDEFWBUF Mask */
+
+#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
+#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
+#endif
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[6U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM TCR: TSPrescale Position */
+#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM TCR: TSPrescale Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+  __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+  __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+  __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+  __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Mask Register Definitions */
+#define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MASK: MASK Position */
+#define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MASK: MASK Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUNCTION: DATAVADDR1 Position */
+#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUNCTION: DATAVADDR1 Mask */
+
+#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUNCTION: DATAVADDR0 Position */
+#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUNCTION: DATAVADDR0 Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUNCTION: LNK1ENA Position */
+#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUNCTION: LNK1ENA Mask */
+
+#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUNCTION: DATAVMATCH Position */
+#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUNCTION: DATAVMATCH Mask */
+
+#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUNCTION: CYCMATCH Position */
+#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUNCTION: CYCMATCH Mask */
+
+#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUNCTION: EMITRANGE Position */
+#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUNCTION: EMITRANGE Mask */
+
+#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUNCTION: FUNCTION Position */
+#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUNCTION: FUNCTION Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
+  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
+  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration ETM Data Register Definitions (FIFO0) */
+#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
+#define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
+
+#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
+#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
+
+#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
+#define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
+
+#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
+#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
+
+#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
+#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
+
+#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
+#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
+
+#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
+#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
+
+/* TPI ITATBCTR2 Register Definitions */
+#define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY2 Position */
+#define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITATBCTR2: ATREADY2 Mask */
+
+#define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY1 Position */
+#define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITATBCTR2: ATREADY1 Mask */
+
+/* TPI Integration ITM Data Register Definitions (FIFO1) */
+#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
+#define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
+
+#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
+#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
+
+#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
+#define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
+
+#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
+#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
+
+#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
+#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
+
+#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
+#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
+
+#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
+#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
+
+/* TPI ITATBCTR0 Register Definitions */
+#define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY2 Position */
+#define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITATBCTR0: ATREADY2 Mask */
+
+#define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY1 Position */
+#define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITATBCTR0: ATREADY1 Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
+#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
+
+#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
+#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
+  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
+  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
+  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
+#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
+#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
+#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
+#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
+#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
+#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+   #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t vectors = (uint32_t )SCB->VTOR;
+  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
+  /* ARM Application Note 321 states that the M3 does not require the architectural barrier */
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t vectors = (uint32_t )SCB->VTOR;
+  return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4));
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv7.h"
+
+#endif
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM3_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm33.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm33.h
new file mode 100644
index 0000000..7fed59a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm33.h
@@ -0,0 +1,2910 @@
+/**************************************************************************//**
+ * @file     core_cm33.h
+ * @brief    CMSIS Cortex-M33 Core Peripheral Access Layer Header File
+ * @version  V5.1.0
+ * @date     12. November 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM33_H_GENERIC
+#define __CORE_CM33_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M33
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS CM33 definitions */
+#define __CM33_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM33_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM33_CMSIS_VERSION       ((__CM33_CMSIS_VERSION_MAIN << 16U) | \
+                                     __CM33_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                 (33U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
+*/
+#if defined ( __CC_ARM )
+  #if defined (__TARGET_FPU_VFP)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined (__ARM_FP)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined (__ARMVFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined (__TI_VFP_SUPPORT__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined (__FPU_VFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM33_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM33_H_DEPENDANT
+#define __CORE_CM33_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM33_REV
+    #define __CM33_REV                0x0000U
+    #warning "__CM33_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DSP_PRESENT
+    #define __DSP_PRESENT             0U
+    #warning "__DSP_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M33 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
+#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
+    uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
+    uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SFPA_Pos                    3U                                            /*!< CONTROL: SFPA Position */
+#define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONTROL: SFPA Mask */
+
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED6[580U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ID_ADR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+  __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
+  __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
+  __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
+  __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+  __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Register */
+        uint32_t RESERVED3[92U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Register */
+        uint32_t RESERVED4[15U];
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2 */
+        uint32_t RESERVED5[1U];
+  __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
+        uint32_t RESERVED6[1U];
+  __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU */
+  __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC */
+  __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
+  __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
+  __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
+  __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
+  __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC */
+  __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB SHCSR: SECUREFAULTPENDED Position */
+#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB SHCSR: SECUREFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB SHCSR: SECUREFAULTENA Position */
+#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB SHCSR: SECUREFAULTENA Mask */
+
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB SHCSR: SECUREFAULTACT Position */
+#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB SHCSR: SECUREFAULTACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB CFSR (UFSR): STKOF Position */
+#define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB CFSR (UFSR): STKOF Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/* SCB Non-Secure Access Control Register Definitions */
+#define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB NSACR: CP11 Position */
+#define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB NSACR: CP11 Mask */
+
+#define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB NSACR: CP10 Position */
+#define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB NSACR: CP10 Mask */
+
+#define SCB_NSACR_CPn_Pos                   0U                                            /*!< SCB NSACR: CPn Position */
+#define SCB_NSACR_CPn_Msk                  (1UL /*<< SCB_NSACR_CPn_Pos*/)                 /*!< SCB NSACR: CPn Mask */
+
+/* SCB Cache Level ID Register Definitions */
+#define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB CLIDR: LoUU Position */
+#define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB CLIDR: LoUU Mask */
+
+#define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB CLIDR: LoC Position */
+#define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB CLIDR: LoC Mask */
+
+/* SCB Cache Type Register Definitions */
+#define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB CTR: Format Position */
+#define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB CTR: Format Mask */
+
+#define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB CTR: CWG Position */
+#define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB CTR: CWG Mask */
+
+#define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB CTR: ERG Position */
+#define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB CTR: ERG Mask */
+
+#define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB CTR: DminLine Position */
+#define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB CTR: DminLine Mask */
+
+#define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB CTR: ImInLine Position */
+#define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB CTR: ImInLine Mask */
+
+/* SCB Cache Size ID Register Definitions */
+#define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB CCSIDR: WT Position */
+#define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB CCSIDR: WT Mask */
+
+#define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB CCSIDR: WB Position */
+#define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB CCSIDR: WB Mask */
+
+#define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB CCSIDR: RA Position */
+#define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB CCSIDR: RA Mask */
+
+#define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB CCSIDR: WA Position */
+#define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB CCSIDR: WA Mask */
+
+#define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB CCSIDR: NumSets Position */
+#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB CCSIDR: NumSets Mask */
+
+#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB CCSIDR: Associativity Position */
+#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB CCSIDR: Associativity Mask */
+
+#define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB CCSIDR: LineSize Position */
+#define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB CCSIDR: LineSize Mask */
+
+/* SCB Cache Size Selection Register Definitions */
+#define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB CSSELR: Level Position */
+#define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB CSSELR: Level Mask */
+
+#define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB CSSELR: InD Position */
+#define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB CSSELR: InD Mask */
+
+/* SCB Software Triggered Interrupt Register Definitions */
+#define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB STIR: INTID Position */
+#define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB STIR: INTID Mask */
+
+/* SCB D-Cache Invalidate by Set-way Register Definitions */
+#define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB DCISW: Way Position */
+#define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB DCISW: Way Mask */
+
+#define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB DCISW: Set Position */
+#define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB DCISW: Set Mask */
+
+/* SCB D-Cache Clean by Set-way Register Definitions */
+#define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB DCCSW: Way Position */
+#define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB DCCSW: Way Mask */
+
+#define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB DCCSW: Set Position */
+#define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB DCCSW: Set Mask */
+
+/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
+#define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB DCCISW: Way Position */
+#define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB DCCISW: Way Mask */
+
+#define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB DCCISW: Set Position */
+#define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB DCCISW: Set Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+  __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register */
+        uint32_t RESERVED6[4U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Stimulus Port Register Definitions */
+#define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM STIM: DISABLED Position */
+#define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM STIM: DISABLED Mask */
+
+#define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM STIM: FIFOREADY Position */
+#define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM STIM: FIFOREADY Mask */
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM TCR: TSPRESCALE Position */
+#define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM TCR: TSPRESCALE Mask */
+
+#define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM TCR: STALLENA Position */
+#define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM TCR: STALLENA Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+        uint32_t RESERVED32[934U];
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
+        uint32_t RESERVED33[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTRL: CYCDISS Position */
+#define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTRL: CYCDISS Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t ITFTTD0;                /*!< Offset: 0xEEC (R/ )  Integration Test FIFO Test Data 0 Register */
+  __IOM uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/W)  Integration Test ATB Control Register 2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  Integration Test ATB Control Register 0 */
+  __IM  uint32_t ITFTTD1;                /*!< Offset: 0xEFC (R/ )  Integration Test FIFO Test Data 1 Register */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  Device Configuration Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Identifier Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration Test FIFO Test Data 0 Register Definitions */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data2_Pos      16U                                         /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */
+#define TPI_ITFTTD0_ATB_IF1_data2_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data1_Pos       8U                                         /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */
+#define TPI_ITFTTD0_ATB_IF1_data1_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data0_Pos       0U                                          /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */
+#define TPI_ITFTTD0_ATB_IF1_data0_Msk      (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 2 Register Definitions */
+#define TPI_ITATBCTR2_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID2S Position */
+#define TPI_ITATBCTR2_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos)      /*!< TPI ITATBCTR2: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR2_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID1S Position */
+#define TPI_ITATBCTR2_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos)      /*!< TPI ITATBCTR2: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR2_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY2S Position */
+#define TPI_ITATBCTR2_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY2S Mask */
+
+#define TPI_ITATBCTR2_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY1S Position */
+#define TPI_ITATBCTR2_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY1S Mask */
+
+/* TPI Integration Test FIFO Test Data 1 Register Definitions */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data2_Pos      16U                                         /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */
+#define TPI_ITFTTD1_ATB_IF2_data2_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data1_Pos       8U                                         /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */
+#define TPI_ITFTTD1_ATB_IF2_data1_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data0_Pos       0U                                          /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */
+#define TPI_ITFTTD1_ATB_IF2_data0_Msk      (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 0 Definitions */
+#define TPI_ITATBCTR0_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID2S Position */
+#define TPI_ITATBCTR0_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos)      /*!< TPI ITATBCTR0: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR0_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID1S Position */
+#define TPI_ITATBCTR0_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos)      /*!< TPI ITATBCTR0: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR0_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY2S Position */
+#define TPI_ITATBCTR0_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY2S Mask */
+
+#define TPI_ITATBCTR0_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY1S Position */
+#define TPI_ITATBCTR0_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY1S Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFOSZ Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFOSZ Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register Alias 1 */
+  __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Register Alias 1 */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register Alias 2 */
+  __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Register Alias 2 */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register Alias 3 */
+  __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Register Alias 3 */
+        uint32_t RESERVED0[1];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: Region enable bit Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: Region enable bit Disable Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#else
+        uint32_t RESERVED0[3];
+#endif
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/* Secure Fault Status Register Definitions */
+#define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU SFSR: LSERR Position */
+#define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU SFSR: LSERR Mask */
+
+#define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU SFSR: SFARVALID Position */
+#define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU SFSR: SFARVALID Mask */
+
+#define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU SFSR: LSPERR Position */
+#define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU SFSR: LSPERR Mask */
+
+#define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU SFSR: INVTRAN Position */
+#define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU SFSR: INVTRAN Mask */
+
+#define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU SFSR: AUVIOL Position */
+#define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU SFSR: AUVIOL Mask */
+
+#define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU SFSR: INVER Position */
+#define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU SFSR: INVER Mask */
+
+#define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU SFSR: INVIS Position */
+#define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU SFSR: INVIS Mask */
+
+#define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU SFSR: INVEP Position */
+#define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU SFSR: INVEP Mask */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCCR: LSPENS Position */
+#define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCCR: LSPENS bit Mask */
+
+#define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCCR: CLRONRET Position */
+#define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCCR: CLRONRET bit Mask */
+
+#define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCCR: CLRONRETS Position */
+#define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCCR: CLRONRETS bit Mask */
+
+#define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCCR: TS Position */
+#define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCCR: TS bit Mask */
+
+#define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCCR: UFRDY Position */
+#define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCCR: UFRDY bit Mask */
+
+#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCCR: SPLIMVIOL Position */
+#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCCR: SPLIMVIOL bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCCR: SFRDY Position */
+#define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCCR: SFRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCCR: Security status of the FP context bit Position */
+#define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCCR: Security status of the FP context bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+/* Media and FP Feature Register 0 Definitions */
+#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
+#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
+
+#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
+#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
+
+#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
+#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
+
+#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
+#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
+#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
+
+#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
+#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
+
+#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
+#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
+
+#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
+#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
+
+/* Media and FP Feature Register 1 Definitions */
+#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
+#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
+
+#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
+#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
+
+#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
+#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
+
+#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
+#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< Core Debug Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) /*!< System control Register not in SCB */
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< Core Debug configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit */
+  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< Core Debug Base Address           (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) /*!< System control Register not in SCB(non-secure address space) */
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< Core Debug configuration struct   (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit               (non-secure address space) */
+  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit               (non-secure address space) */
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */ 
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else 
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Priority Grouping (non-secure)
+  \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB_NS->AIRCR;                                                /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB_NS->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping (non-secure)
+  \details Reads the priority grouping field from the non-secure NVIC when in secure state.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)
+{
+  return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = FPU->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
+  {
+    return 2U;           /* Double + Single precision FPU */
+  }
+  else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM33_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm35p.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm35p.h
new file mode 100644
index 0000000..5579c82
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm35p.h
@@ -0,0 +1,2910 @@
+/**************************************************************************//**
+ * @file     core_cm35p.h
+ * @brief    CMSIS Cortex-M35P Core Peripheral Access Layer Header File
+ * @version  V1.0.0
+ * @date     12. November 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM35P_H_GENERIC
+#define __CORE_CM35P_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M35P
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS CM35P definitions */
+#define __CM35P_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM35P_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM35P_CMSIS_VERSION       ((__CM35P_CMSIS_VERSION_MAIN << 16U) | \
+                                      __CM35P_CMSIS_VERSION_SUB           )    /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                 (35U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
+*/
+#if defined ( __CC_ARM )
+  #if defined (__TARGET_FPU_VFP)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined (__ARM_FP)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined (__ARMVFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined (__TI_VFP_SUPPORT__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined (__FPU_VFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM35P_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM35P_H_DEPENDANT
+#define __CORE_CM35P_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM35P_REV
+    #define __CM35P_REV               0x0000U
+    #warning "__CM35P_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DSP_PRESENT
+    #define __DSP_PRESENT             0U
+    #warning "__DSP_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M35P */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
+#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
+    uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
+    uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SFPA_Pos                    3U                                            /*!< CONTROL: SFPA Position */
+#define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONTROL: SFPA Mask */
+
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED6[580U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ID_ADR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+  __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
+  __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
+  __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
+  __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+  __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Register */
+        uint32_t RESERVED3[92U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Register */
+        uint32_t RESERVED4[15U];
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2 */
+        uint32_t RESERVED5[1U];
+  __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
+        uint32_t RESERVED6[1U];
+  __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU */
+  __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC */
+  __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
+  __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
+  __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
+  __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
+  __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC */
+  __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB SHCSR: SECUREFAULTPENDED Position */
+#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB SHCSR: SECUREFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB SHCSR: SECUREFAULTENA Position */
+#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB SHCSR: SECUREFAULTENA Mask */
+
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB SHCSR: SECUREFAULTACT Position */
+#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB SHCSR: SECUREFAULTACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB CFSR (UFSR): STKOF Position */
+#define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB CFSR (UFSR): STKOF Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/* SCB Non-Secure Access Control Register Definitions */
+#define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB NSACR: CP11 Position */
+#define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB NSACR: CP11 Mask */
+
+#define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB NSACR: CP10 Position */
+#define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB NSACR: CP10 Mask */
+
+#define SCB_NSACR_CPn_Pos                   0U                                            /*!< SCB NSACR: CPn Position */
+#define SCB_NSACR_CPn_Msk                  (1UL /*<< SCB_NSACR_CPn_Pos*/)                 /*!< SCB NSACR: CPn Mask */
+
+/* SCB Cache Level ID Register Definitions */
+#define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB CLIDR: LoUU Position */
+#define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB CLIDR: LoUU Mask */
+
+#define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB CLIDR: LoC Position */
+#define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB CLIDR: LoC Mask */
+
+/* SCB Cache Type Register Definitions */
+#define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB CTR: Format Position */
+#define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB CTR: Format Mask */
+
+#define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB CTR: CWG Position */
+#define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB CTR: CWG Mask */
+
+#define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB CTR: ERG Position */
+#define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB CTR: ERG Mask */
+
+#define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB CTR: DminLine Position */
+#define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB CTR: DminLine Mask */
+
+#define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB CTR: ImInLine Position */
+#define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB CTR: ImInLine Mask */
+
+/* SCB Cache Size ID Register Definitions */
+#define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB CCSIDR: WT Position */
+#define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB CCSIDR: WT Mask */
+
+#define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB CCSIDR: WB Position */
+#define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB CCSIDR: WB Mask */
+
+#define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB CCSIDR: RA Position */
+#define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB CCSIDR: RA Mask */
+
+#define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB CCSIDR: WA Position */
+#define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB CCSIDR: WA Mask */
+
+#define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB CCSIDR: NumSets Position */
+#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB CCSIDR: NumSets Mask */
+
+#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB CCSIDR: Associativity Position */
+#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB CCSIDR: Associativity Mask */
+
+#define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB CCSIDR: LineSize Position */
+#define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB CCSIDR: LineSize Mask */
+
+/* SCB Cache Size Selection Register Definitions */
+#define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB CSSELR: Level Position */
+#define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB CSSELR: Level Mask */
+
+#define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB CSSELR: InD Position */
+#define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB CSSELR: InD Mask */
+
+/* SCB Software Triggered Interrupt Register Definitions */
+#define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB STIR: INTID Position */
+#define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB STIR: INTID Mask */
+
+/* SCB D-Cache Invalidate by Set-way Register Definitions */
+#define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB DCISW: Way Position */
+#define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB DCISW: Way Mask */
+
+#define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB DCISW: Set Position */
+#define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB DCISW: Set Mask */
+
+/* SCB D-Cache Clean by Set-way Register Definitions */
+#define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB DCCSW: Way Position */
+#define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB DCCSW: Way Mask */
+
+#define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB DCCSW: Set Position */
+#define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB DCCSW: Set Mask */
+
+/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
+#define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB DCCISW: Way Position */
+#define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB DCCISW: Way Mask */
+
+#define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB DCCISW: Set Position */
+#define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB DCCISW: Set Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+  __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register */
+        uint32_t RESERVED6[4U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Stimulus Port Register Definitions */
+#define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM STIM: DISABLED Position */
+#define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM STIM: DISABLED Mask */
+
+#define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM STIM: FIFOREADY Position */
+#define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM STIM: FIFOREADY Mask */
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM TCR: TSPRESCALE Position */
+#define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM TCR: TSPRESCALE Mask */
+
+#define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM TCR: STALLENA Position */
+#define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM TCR: STALLENA Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+        uint32_t RESERVED32[934U];
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
+        uint32_t RESERVED33[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTRL: CYCDISS Position */
+#define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTRL: CYCDISS Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t ITFTTD0;                /*!< Offset: 0xEEC (R/ )  Integration Test FIFO Test Data 0 Register */
+  __IOM uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/W)  Integration Test ATB Control Register 2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  Integration Test ATB Control Register 0 */
+  __IM  uint32_t ITFTTD1;                /*!< Offset: 0xEFC (R/ )  Integration Test FIFO Test Data 1 Register */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  Device Configuration Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Identifier Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration Test FIFO Test Data 0 Register Definitions */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data2_Pos      16U                                         /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */
+#define TPI_ITFTTD0_ATB_IF1_data2_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data1_Pos       8U                                         /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */
+#define TPI_ITFTTD0_ATB_IF1_data1_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data0_Pos       0U                                          /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */
+#define TPI_ITFTTD0_ATB_IF1_data0_Msk      (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 2 Register Definitions */
+#define TPI_ITATBCTR2_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID2S Position */
+#define TPI_ITATBCTR2_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos)      /*!< TPI ITATBCTR2: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR2_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID1S Position */
+#define TPI_ITATBCTR2_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos)      /*!< TPI ITATBCTR2: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR2_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY2S Position */
+#define TPI_ITATBCTR2_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY2S Mask */
+
+#define TPI_ITATBCTR2_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY1S Position */
+#define TPI_ITATBCTR2_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY1S Mask */
+
+/* TPI Integration Test FIFO Test Data 1 Register Definitions */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data2_Pos      16U                                         /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */
+#define TPI_ITFTTD1_ATB_IF2_data2_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data1_Pos       8U                                         /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */
+#define TPI_ITFTTD1_ATB_IF2_data1_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data0_Pos       0U                                          /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */
+#define TPI_ITFTTD1_ATB_IF2_data0_Msk      (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 0 Definitions */
+#define TPI_ITATBCTR0_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID2S Position */
+#define TPI_ITATBCTR0_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos)      /*!< TPI ITATBCTR0: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR0_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID1S Position */
+#define TPI_ITATBCTR0_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos)      /*!< TPI ITATBCTR0: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR0_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY2S Position */
+#define TPI_ITATBCTR0_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY2S Mask */
+
+#define TPI_ITATBCTR0_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY1S Position */
+#define TPI_ITATBCTR0_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY1S Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFOSZ Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFOSZ Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register Alias 1 */
+  __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Register Alias 1 */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register Alias 2 */
+  __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Register Alias 2 */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register Alias 3 */
+  __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Register Alias 3 */
+        uint32_t RESERVED0[1];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: Region enable bit Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: Region enable bit Disable Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#else
+        uint32_t RESERVED0[3];
+#endif
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/* Secure Fault Status Register Definitions */
+#define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU SFSR: LSERR Position */
+#define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU SFSR: LSERR Mask */
+
+#define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU SFSR: SFARVALID Position */
+#define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU SFSR: SFARVALID Mask */
+
+#define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU SFSR: LSPERR Position */
+#define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU SFSR: LSPERR Mask */
+
+#define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU SFSR: INVTRAN Position */
+#define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU SFSR: INVTRAN Mask */
+
+#define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU SFSR: AUVIOL Position */
+#define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU SFSR: AUVIOL Mask */
+
+#define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU SFSR: INVER Position */
+#define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU SFSR: INVER Mask */
+
+#define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU SFSR: INVIS Position */
+#define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU SFSR: INVIS Mask */
+
+#define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU SFSR: INVEP Position */
+#define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU SFSR: INVEP Mask */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCCR: LSPENS Position */
+#define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCCR: LSPENS bit Mask */
+
+#define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCCR: CLRONRET Position */
+#define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCCR: CLRONRET bit Mask */
+
+#define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCCR: CLRONRETS Position */
+#define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCCR: CLRONRETS bit Mask */
+
+#define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCCR: TS Position */
+#define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCCR: TS bit Mask */
+
+#define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCCR: UFRDY Position */
+#define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCCR: UFRDY bit Mask */
+
+#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCCR: SPLIMVIOL Position */
+#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCCR: SPLIMVIOL bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCCR: SFRDY Position */
+#define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCCR: SFRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCCR: Security status of the FP context bit Position */
+#define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCCR: Security status of the FP context bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+/* Media and FP Feature Register 0 Definitions */
+#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
+#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
+
+#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
+#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
+
+#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
+#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
+
+#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
+#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
+#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
+
+#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
+#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
+
+#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
+#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
+
+#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
+#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
+
+/* Media and FP Feature Register 1 Definitions */
+#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
+#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
+
+#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
+#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
+
+#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
+#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
+
+#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
+#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< Core Debug Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) /*!< System control Register not in SCB */
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< Core Debug configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit */
+  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< Core Debug Base Address           (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) /*!< System control Register not in SCB(non-secure address space) */
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< Core Debug configuration struct   (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit               (non-secure address space) */
+  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit               (non-secure address space) */
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */ 
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else 
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Priority Grouping (non-secure)
+  \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB_NS->AIRCR;                                                /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB_NS->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping (non-secure)
+  \details Reads the priority grouping field from the non-secure NVIC when in secure state.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)
+{
+  return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = FPU->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
+  {
+    return 2U;           /* Double + Single precision FPU */
+  }
+  else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM35P_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm4.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm4.h
new file mode 100644
index 0000000..12c023b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm4.h
@@ -0,0 +1,2124 @@
+/**************************************************************************//**
+ * @file     core_cm4.h
+ * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
+ * @version  V5.1.0
+ * @date     13. March 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM4_H_GENERIC
+#define __CORE_CM4_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M4
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/* CMSIS CM4 definitions */
+#define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
+                                    __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
+*/
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM4_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM4_H_DEPENDANT
+#define __CORE_CM4_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM4_REV
+    #define __CM4_REV               0x0000U
+    #warning "__CM4_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M4 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
+    uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit */
+    uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR: ICI/IT part 2 Position */
+#define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR: ICI/IT part 2 Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR: ICI/IT part 1 Position */
+#define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR: ICI/IT part 1 Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
+    uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[24U];
+  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RESERVED1[24U];
+  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[24U];
+  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[24U];
+  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[56U];
+  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED5[644U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+        uint32_t RESERVED0[5U];
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB AIRCR: VECTRESET Position */
+#define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB AIRCR: VECTRESET Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB CCR: NONBASETHRDENA Position */
+#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB CCR: NONBASETHRDENA Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/* Auxiliary Control Register Definitions */
+#define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: DISOOFP Position */
+#define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: DISOOFP Mask */
+
+#define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: DISFPCA Position */
+#define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: DISFPCA Mask */
+
+#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: DISFOLD Position */
+#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: DISFOLD Mask */
+
+#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: DISDEFWBUF Position */
+#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: DISDEFWBUF Mask */
+
+#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
+#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[6U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM TCR: TSPrescale Position */
+#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM TCR: TSPrescale Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+  __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+  __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+  __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+  __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Mask Register Definitions */
+#define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MASK: MASK Position */
+#define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MASK: MASK Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUNCTION: DATAVADDR1 Position */
+#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUNCTION: DATAVADDR1 Mask */
+
+#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUNCTION: DATAVADDR0 Position */
+#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUNCTION: DATAVADDR0 Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUNCTION: LNK1ENA Position */
+#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUNCTION: LNK1ENA Mask */
+
+#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUNCTION: DATAVMATCH Position */
+#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUNCTION: DATAVMATCH Mask */
+
+#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUNCTION: CYCMATCH Position */
+#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUNCTION: CYCMATCH Mask */
+
+#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUNCTION: EMITRANGE Position */
+#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUNCTION: EMITRANGE Mask */
+
+#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUNCTION: FUNCTION Position */
+#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUNCTION: FUNCTION Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
+  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
+  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration ETM Data Register Definitions (FIFO0) */
+#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
+#define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
+
+#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
+#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
+
+#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
+#define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
+
+#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
+#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
+
+#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
+#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
+
+#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
+#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
+
+#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
+#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
+
+/* TPI ITATBCTR2 Register Definitions */
+#define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY2 Position */
+#define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITATBCTR2: ATREADY2 Mask */
+
+#define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY1 Position */
+#define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITATBCTR2: ATREADY1 Mask */
+
+/* TPI Integration ITM Data Register Definitions (FIFO1) */
+#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
+#define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
+
+#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
+#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
+
+#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
+#define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
+
+#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
+#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
+
+#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
+#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
+
+#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
+#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
+
+#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
+#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
+
+/* TPI ITATBCTR0 Register Definitions */
+#define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY2 Position */
+#define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITATBCTR0: ATREADY2 Mask */
+
+#define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY1 Position */
+#define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITATBCTR0: ATREADY1 Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
+#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
+
+#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
+#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
+  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
+  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
+  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+/* Media and FP Feature Register 0 Definitions */
+#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
+#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
+
+#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
+#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
+
+#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
+#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
+
+#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
+#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
+#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
+
+#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
+#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
+
+#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
+#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
+
+#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
+#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
+
+/* Media and FP Feature Register 1 Definitions */
+#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
+#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
+
+#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
+#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
+
+#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
+#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
+
+#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
+#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
+
+/* Media and FP Feature Register 2 Definitions */
+
+#define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR2: VFP Misc bits Position */
+#define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR2: VFP Misc bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
+#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
+#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
+#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
+#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
+#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
+#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+#define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
+#define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+#define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after return, restore floating-point state */
+#define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after return, restore floating-point state  */
+#define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after return, restore floating-point state  */
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t vectors = (uint32_t )SCB->VTOR;
+  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
+  /* ARM Application Note 321 states that the M4 does not require the architectural barrier */
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t vectors = (uint32_t )SCB->VTOR;
+  return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4));
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv7.h"
+
+#endif
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = FPU->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM4_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm7.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm7.h
new file mode 100644
index 0000000..c4515d8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_cm7.h
@@ -0,0 +1,2725 @@
+/**************************************************************************//**
+ * @file     core_cm7.h
+ * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
+ * @version  V5.1.1
+ * @date     28. March 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM7_H_GENERIC
+#define __CORE_CM7_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M7
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/* CMSIS CM7 definitions */
+#define __CM7_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM7_CMSIS_VERSION_SUB   ( __CM_CMSIS_VERSION_SUB)                  /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
+                                    __CM7_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                (7U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
+*/
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM7_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM7_H_DEPENDANT
+#define __CORE_CM7_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM7_REV
+    #define __CM7_REV               0x0000U
+    #warning "__CM7_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __ICACHE_PRESENT
+    #define __ICACHE_PRESENT          0U
+    #warning "__ICACHE_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DCACHE_PRESENT
+    #define __DCACHE_PRESENT          0U
+    #warning "__DCACHE_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DTCM_PRESENT
+    #define __DTCM_PRESENT            0U
+    #warning "__DTCM_PRESENT        not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M7 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
+    uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit */
+    uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR: ICI/IT part 2 Position */
+#define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR: ICI/IT part 2 Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR: ICI/IT part 1 Position */
+#define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR: ICI/IT part 1 Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
+    uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[24U];
+  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RESERVED1[24U];
+  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[24U];
+  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[24U];
+  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[56U];
+  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED5[644U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t ID_MFR[4U];             /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ID_ISAR[5U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
+  __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
+  __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
+  __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+        uint32_t RESERVED3[93U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Register */
+        uint32_t RESERVED4[15U];
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2 */
+        uint32_t RESERVED5[1U];
+  __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
+        uint32_t RESERVED6[1U];
+  __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU */
+  __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC */
+  __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
+  __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
+  __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
+  __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
+  __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC */
+  __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way */
+        uint32_t RESERVED7[6U];
+  __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memory Control Register */
+  __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Control Registers */
+  __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
+  __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
+  __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB AIRCR: VECTRESET Position */
+#define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB AIRCR: VECTRESET Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                      18U                                           /*!< SCB CCR: Branch prediction enable bit Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: Branch prediction enable bit Mask */
+
+#define SCB_CCR_IC_Pos                      17U                                           /*!< SCB CCR: Instruction cache enable bit Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: Instruction cache enable bit Mask */
+
+#define SCB_CCR_DC_Pos                      16U                                           /*!< SCB CCR: Cache enable bit Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: Cache enable bit Mask */
+
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB CCR: NONBASETHRDENA Position */
+#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB CCR: NONBASETHRDENA Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/* SCB Cache Level ID Register Definitions */
+#define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB CLIDR: LoUU Position */
+#define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB CLIDR: LoUU Mask */
+
+#define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB CLIDR: LoC Position */
+#define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB CLIDR: LoC Mask */
+
+/* SCB Cache Type Register Definitions */
+#define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB CTR: Format Position */
+#define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB CTR: Format Mask */
+
+#define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB CTR: CWG Position */
+#define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB CTR: CWG Mask */
+
+#define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB CTR: ERG Position */
+#define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB CTR: ERG Mask */
+
+#define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB CTR: DminLine Position */
+#define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB CTR: DminLine Mask */
+
+#define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB CTR: ImInLine Position */
+#define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB CTR: ImInLine Mask */
+
+/* SCB Cache Size ID Register Definitions */
+#define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB CCSIDR: WT Position */
+#define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB CCSIDR: WT Mask */
+
+#define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB CCSIDR: WB Position */
+#define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB CCSIDR: WB Mask */
+
+#define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB CCSIDR: RA Position */
+#define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB CCSIDR: RA Mask */
+
+#define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB CCSIDR: WA Position */
+#define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB CCSIDR: WA Mask */
+
+#define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB CCSIDR: NumSets Position */
+#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB CCSIDR: NumSets Mask */
+
+#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB CCSIDR: Associativity Position */
+#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB CCSIDR: Associativity Mask */
+
+#define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB CCSIDR: LineSize Position */
+#define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB CCSIDR: LineSize Mask */
+
+/* SCB Cache Size Selection Register Definitions */
+#define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB CSSELR: Level Position */
+#define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB CSSELR: Level Mask */
+
+#define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB CSSELR: InD Position */
+#define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB CSSELR: InD Mask */
+
+/* SCB Software Triggered Interrupt Register Definitions */
+#define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB STIR: INTID Position */
+#define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB STIR: INTID Mask */
+
+/* SCB D-Cache Invalidate by Set-way Register Definitions */
+#define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB DCISW: Way Position */
+#define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB DCISW: Way Mask */
+
+#define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB DCISW: Set Position */
+#define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB DCISW: Set Mask */
+
+/* SCB D-Cache Clean by Set-way Register Definitions */
+#define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB DCCSW: Way Position */
+#define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB DCCSW: Way Mask */
+
+#define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB DCCSW: Set Position */
+#define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB DCCSW: Set Mask */
+
+/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
+#define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB DCCISW: Way Position */
+#define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB DCCISW: Way Mask */
+
+#define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB DCCISW: Set Position */
+#define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB DCCISW: Set Mask */
+
+/* Instruction Tightly-Coupled Memory Control Register Definitions */
+#define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB ITCMCR: SZ Position */
+#define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB ITCMCR: SZ Mask */
+
+#define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB ITCMCR: RETEN Position */
+#define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB ITCMCR: RETEN Mask */
+
+#define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB ITCMCR: RMW Position */
+#define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB ITCMCR: RMW Mask */
+
+#define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB ITCMCR: EN Position */
+#define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB ITCMCR: EN Mask */
+
+/* Data Tightly-Coupled Memory Control Register Definitions */
+#define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB DTCMCR: SZ Position */
+#define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB DTCMCR: SZ Mask */
+
+#define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB DTCMCR: RETEN Position */
+#define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB DTCMCR: RETEN Mask */
+
+#define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB DTCMCR: RMW Position */
+#define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB DTCMCR: RMW Mask */
+
+#define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB DTCMCR: EN Position */
+#define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB DTCMCR: EN Mask */
+
+/* AHBP Control Register Definitions */
+#define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB AHBPCR: SZ Position */
+#define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB AHBPCR: SZ Mask */
+
+#define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB AHBPCR: EN Position */
+#define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB AHBPCR: EN Mask */
+
+/* L1 Cache Control Register Definitions */
+#define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB CACR: FORCEWT Position */
+#define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB CACR: FORCEWT Mask */
+
+#define SCB_CACR_ECCEN_Pos                  1U                                            /*!< SCB CACR: ECCEN Position */
+#define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< SCB CACR: ECCEN Mask */
+
+#define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB CACR: SIWT Position */
+#define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB CACR: SIWT Mask */
+
+/* AHBS Control Register Definitions */
+#define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB AHBSCR: INITCOUNT Position */
+#define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)           /*!< SCB AHBSCR: INITCOUNT Mask */
+
+#define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB AHBSCR: TPRI Position */
+#define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBPCR_TPRI_Pos)               /*!< SCB AHBSCR: TPRI Mask */
+
+#define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB AHBSCR: CTL Position*/
+#define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBPCR_CTL_Pos*/)                /*!< SCB AHBSCR: CTL Mask */
+
+/* Auxiliary Bus Fault Status Register Definitions */
+#define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB ABFSR: AXIMTYPE Position*/
+#define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB ABFSR: AXIMTYPE Mask */
+
+#define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB ABFSR: EPPB Position*/
+#define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB ABFSR: EPPB Mask */
+
+#define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB ABFSR: AXIM Position*/
+#define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB ABFSR: AXIM Mask */
+
+#define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB ABFSR: AHBP Position*/
+#define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB ABFSR: AHBP Mask */
+
+#define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB ABFSR: DTCM Position*/
+#define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB ABFSR: DTCM Mask */
+
+#define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB ABFSR: ITCM Position*/
+#define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB ABFSR: ITCM Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/* Auxiliary Control Register Definitions */
+#define SCnSCB_ACTLR_DISDYNADD_Pos         26U                                         /*!< ACTLR: DISDYNADD Position */
+#define SCnSCB_ACTLR_DISDYNADD_Msk         (1UL << SCnSCB_ACTLR_DISDYNADD_Pos)         /*!< ACTLR: DISDYNADD Mask */
+
+#define SCnSCB_ACTLR_DISISSCH1_Pos         21U                                         /*!< ACTLR: DISISSCH1 Position */
+#define SCnSCB_ACTLR_DISISSCH1_Msk         (0x1FUL << SCnSCB_ACTLR_DISISSCH1_Pos)      /*!< ACTLR: DISISSCH1 Mask */
+
+#define SCnSCB_ACTLR_DISDI_Pos             16U                                         /*!< ACTLR: DISDI Position */
+#define SCnSCB_ACTLR_DISDI_Msk             (0x1FUL << SCnSCB_ACTLR_DISDI_Pos)          /*!< ACTLR: DISDI Mask */
+
+#define SCnSCB_ACTLR_DISCRITAXIRUR_Pos     15U                                         /*!< ACTLR: DISCRITAXIRUR Position */
+#define SCnSCB_ACTLR_DISCRITAXIRUR_Msk     (1UL << SCnSCB_ACTLR_DISCRITAXIRUR_Pos)     /*!< ACTLR: DISCRITAXIRUR Mask */
+
+#define SCnSCB_ACTLR_DISBTACALLOC_Pos      14U                                         /*!< ACTLR: DISBTACALLOC Position */
+#define SCnSCB_ACTLR_DISBTACALLOC_Msk      (1UL << SCnSCB_ACTLR_DISBTACALLOC_Pos)      /*!< ACTLR: DISBTACALLOC Mask */
+
+#define SCnSCB_ACTLR_DISBTACREAD_Pos       13U                                         /*!< ACTLR: DISBTACREAD Position */
+#define SCnSCB_ACTLR_DISBTACREAD_Msk       (1UL << SCnSCB_ACTLR_DISBTACREAD_Pos)       /*!< ACTLR: DISBTACREAD Mask */
+
+#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12U                                         /*!< ACTLR: DISITMATBFLUSH Position */
+#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    /*!< ACTLR: DISITMATBFLUSH Mask */
+
+#define SCnSCB_ACTLR_DISRAMODE_Pos         11U                                         /*!< ACTLR: DISRAMODE Position */
+#define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)         /*!< ACTLR: DISRAMODE Mask */
+
+#define SCnSCB_ACTLR_FPEXCODIS_Pos         10U                                         /*!< ACTLR: FPEXCODIS Position */
+#define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)         /*!< ACTLR: FPEXCODIS Mask */
+
+#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: DISFOLD Position */
+#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: DISFOLD Mask */
+
+#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
+#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[6U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM TCR: TSPrescale Position */
+#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM TCR: TSPrescale Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+  __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+  __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+  __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+  __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED3[981U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 (  W)  Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Mask Register Definitions */
+#define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MASK: MASK Position */
+#define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MASK: MASK Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUNCTION: DATAVADDR1 Position */
+#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUNCTION: DATAVADDR1 Mask */
+
+#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUNCTION: DATAVADDR0 Position */
+#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUNCTION: DATAVADDR0 Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUNCTION: LNK1ENA Position */
+#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUNCTION: LNK1ENA Mask */
+
+#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUNCTION: DATAVMATCH Position */
+#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUNCTION: DATAVMATCH Mask */
+
+#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUNCTION: CYCMATCH Position */
+#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUNCTION: CYCMATCH Mask */
+
+#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUNCTION: EMITRANGE Position */
+#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUNCTION: EMITRANGE Mask */
+
+#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUNCTION: FUNCTION Position */
+#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUNCTION: FUNCTION Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
+  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
+  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration ETM Data Register Definitions (FIFO0) */
+#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
+#define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
+
+#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
+#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
+
+#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
+#define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
+
+#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
+#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
+
+#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
+#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
+
+#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
+#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
+
+#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
+#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
+
+/* TPI ITATBCTR2 Register Definitions */
+#define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY2 Position */
+#define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITATBCTR2: ATREADY2 Mask */
+
+#define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY1 Position */
+#define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITATBCTR2: ATREADY1 Mask */
+
+/* TPI Integration ITM Data Register Definitions (FIFO1) */
+#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
+#define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
+
+#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
+#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
+
+#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
+#define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
+
+#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
+#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
+
+#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
+#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
+
+#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
+#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
+
+#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
+#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
+
+/* TPI ITATBCTR0 Register Definitions */
+#define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY2 Position */
+#define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITATBCTR0: ATREADY2 Mask */
+
+#define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY1 Position */
+#define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITATBCTR0: ATREADY1 Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
+#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
+
+#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
+#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
+  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
+  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
+  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+/* Media and FP Feature Register 0 Definitions */
+#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
+#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
+
+#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
+#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
+
+#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
+#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
+
+#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
+#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
+#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
+
+#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
+#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
+
+#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
+#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
+
+#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
+#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
+
+/* Media and FP Feature Register 1 Definitions */
+#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
+#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
+
+#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
+#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
+
+#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
+#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
+
+#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
+#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
+
+/* Media and FP Feature Register 2 Definitions */
+
+#define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR2: VFP Misc bits Position */
+#define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR2: VFP Misc bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
+#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
+#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
+#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
+#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
+#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
+#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+#define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
+#define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+#define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after return, restore floating-point state */
+#define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after return, restore floating-point state  */
+#define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after return, restore floating-point state  */
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t vectors = (uint32_t )SCB->VTOR;
+  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t vectors = (uint32_t )SCB->VTOR;
+  return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4));
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv7.h"
+
+#endif
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = SCB->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
+  {
+    return 2U;           /* Double + Single precision FPU */
+  }
+  else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################  Cache functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_CacheFunctions Cache Functions
+  \brief    Functions that configure Instruction and Data cache.
+  @{
+ */
+
+/* Cache Size ID Register Macros */
+#define CCSIDR_WAYS(x)         (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos)
+#define CCSIDR_SETS(x)         (((x) & SCB_CCSIDR_NUMSETS_Msk      ) >> SCB_CCSIDR_NUMSETS_Pos      )
+
+#define __SCB_DCACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). See also register SCB_CCSIDR */
+#define __SCB_ICACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). See also register SCB_CCSIDR */
+
+/**
+  \brief   Enable I-Cache
+  \details Turns on I-Cache
+  */
+__STATIC_FORCEINLINE void SCB_EnableICache (void)
+{
+  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
+    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
+
+    __DSB();
+    __ISB();
+    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
+    __DSB();
+    __ISB();
+    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Disable I-Cache
+  \details Turns off I-Cache
+  */
+__STATIC_FORCEINLINE void SCB_DisableICache (void)
+{
+  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
+    __DSB();
+    __ISB();
+    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
+    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Invalidate I-Cache
+  \details Invalidates I-Cache
+  */
+__STATIC_FORCEINLINE void SCB_InvalidateICache (void)
+{
+  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
+    __DSB();
+    __ISB();
+    SCB->ICIALLU = 0UL;
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   I-Cache Invalidate by address
+  \details Invalidates I-Cache for the given address.
+           I-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
+           I-Cache memory blocks which are part of given address + given size are invalidated.
+  \param[in]   addr    address
+  \param[in]   isize   size of memory block (in number of bytes)
+*/
+__STATIC_FORCEINLINE void SCB_InvalidateICache_by_Addr (void *addr, int32_t isize)
+{
+  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
+    if ( isize > 0 ) {
+       int32_t op_size = isize + (((uint32_t)addr) & (__SCB_ICACHE_LINE_SIZE - 1U));
+      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_ICACHE_LINE_SIZE - 1U) */;
+
+      __DSB();
+
+      do {
+        SCB->ICIMVAU = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
+        op_addr += __SCB_ICACHE_LINE_SIZE;
+        op_size -= __SCB_ICACHE_LINE_SIZE;
+      } while ( op_size > 0 );
+
+      __DSB();
+      __ISB();
+    }
+  #endif
+}
+
+
+/**
+  \brief   Enable D-Cache
+  \details Turns on D-Cache
+  */
+__STATIC_FORCEINLINE void SCB_EnableDCache (void)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
+
+    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* invalidate D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
+                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
+    __DSB();
+
+    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Disable D-Cache
+  \details Turns off D-Cache
+  */
+__STATIC_FORCEINLINE void SCB_DisableDCache (void)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
+    __DSB();
+
+    SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* clean & invalidate D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
+                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Invalidate D-Cache
+  \details Invalidates D-Cache
+  */
+__STATIC_FORCEINLINE void SCB_InvalidateDCache (void)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* invalidate D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
+                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Clean D-Cache
+  \details Cleans D-Cache
+  */
+__STATIC_FORCEINLINE void SCB_CleanDCache (void)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* clean D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
+                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Clean & Invalidate D-Cache
+  \details Cleans and Invalidates D-Cache
+  */
+__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache (void)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* clean & invalidate D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
+                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   D-Cache Invalidate by address
+  \details Invalidates D-Cache for the given address.
+           D-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
+           D-Cache memory blocks which are part of given address + given size are invalidated.
+  \param[in]   addr    address
+  \param[in]   dsize   size of memory block (in number of bytes)
+*/
+__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    if ( dsize > 0 ) { 
+       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
+      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
+    
+      __DSB();
+
+      do {
+        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
+        op_addr += __SCB_DCACHE_LINE_SIZE;
+        op_size -= __SCB_DCACHE_LINE_SIZE;
+      } while ( op_size > 0 );
+
+      __DSB();
+      __ISB();
+    }
+  #endif
+}
+
+
+/**
+  \brief   D-Cache Clean by address
+  \details Cleans D-Cache for the given address
+           D-Cache is cleaned starting from a 32 byte aligned address in 32 byte granularity.
+           D-Cache memory blocks which are part of given address + given size are cleaned.
+  \param[in]   addr    address
+  \param[in]   dsize   size of memory block (in number of bytes)
+*/
+__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    if ( dsize > 0 ) { 
+       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
+      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
+    
+      __DSB();
+
+      do {
+        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
+        op_addr += __SCB_DCACHE_LINE_SIZE;
+        op_size -= __SCB_DCACHE_LINE_SIZE;
+      } while ( op_size > 0 );
+
+      __DSB();
+      __ISB();
+    }
+  #endif
+}
+
+
+/**
+  \brief   D-Cache Clean and Invalidate by address
+  \details Cleans and invalidates D_Cache for the given address
+           D-Cache is cleaned and invalidated starting from a 32 byte aligned address in 32 byte granularity.
+           D-Cache memory blocks which are part of given address + given size are cleaned and invalidated.
+  \param[in]   addr    address (aligned to 32-byte boundary)
+  \param[in]   dsize   size of memory block (in number of bytes)
+*/
+__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    if ( dsize > 0 ) { 
+       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
+      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
+    
+      __DSB();
+
+      do {
+        SCB->DCCIMVAC = op_addr;            /* register accepts only 32byte aligned values, only bits 31..5 are valid */
+        op_addr +=          __SCB_DCACHE_LINE_SIZE;
+        op_size -=          __SCB_DCACHE_LINE_SIZE;
+      } while ( op_size > 0 );
+
+      __DSB();
+      __ISB();
+    }
+  #endif
+}
+
+/*@} end of CMSIS_Core_CacheFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM7_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_sc000.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_sc000.h
new file mode 100644
index 0000000..cf92577
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_sc000.h
@@ -0,0 +1,1025 @@
+/**************************************************************************//**
+ * @file     core_sc000.h
+ * @brief    CMSIS SC000 Core Peripheral Access Layer Header File
+ * @version  V5.0.6
+ * @date     12. November 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_SC000_H_GENERIC
+#define __CORE_SC000_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup SC000
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS SC000 definitions */
+#define __SC000_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __SC000_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                 /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __SC000_CMSIS_VERSION       ((__SC000_CMSIS_VERSION_MAIN << 16U) | \
+                                      __SC000_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_SC                 (000U)                                   /*!< Cortex secure core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_SC000_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_SC000_H_DEPENDANT
+#define __CORE_SC000_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __SC000_REV
+    #define __SC000_REV             0x0000U
+    #warning "__SC000_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group SC000 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core MPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[31U];
+  __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[31U];
+  __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[31U];
+  __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[31U];
+        uint32_t RESERVED4[64U];
+  __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+        uint32_t RESERVED1[154U];
+  __IOM uint32_t SFCR;                   /*!< Offset: 0x290 (R/W)  Security Features Control Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+} SCnSCB_Type;
+
+/* Auxiliary Control Register Definitions */
+#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
+#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+} MPU_Type;
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    SC000 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor.
+            Therefore they are not covered by the SC000 header file.
+  @{
+ */
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+/*#define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping   not available for SC000 */
+/*#define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping   not available for SC000 */
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+/*#define NVIC_GetActive              __NVIC_GetActive             not available for SC000 */
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  /* ARM Application Note 321 states that the M0 and M0+ do not require the architectural barrier - assume SC000 is the same */
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_SC000_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_sc300.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_sc300.h
new file mode 100644
index 0000000..40f3af8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/core_sc300.h
@@ -0,0 +1,1912 @@
+/**************************************************************************//**
+ * @file     core_sc300.h
+ * @brief    CMSIS SC300 Core Peripheral Access Layer Header File
+ * @version  V5.0.8
+ * @date     31. May 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_SC300_H_GENERIC
+#define __CORE_SC300_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup SC3000
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS SC300 definitions */
+#define __SC300_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __SC300_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                 /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __SC300_CMSIS_VERSION       ((__SC300_CMSIS_VERSION_MAIN << 16U) | \
+                                      __SC300_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_SC                 (300U)                                   /*!< Cortex secure core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_SC300_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_SC300_H_DEPENDANT
+#define __CORE_SC300_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __SC300_REV
+    #define __SC300_REV               0x0000U
+    #warning "__SC300_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group SC300 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
+    uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
+    uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit */
+    uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR: ICI/IT part 2 Position */
+#define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR: ICI/IT part 2 Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR: ICI/IT part 1 Position */
+#define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR: ICI/IT part 1 Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[24U];
+  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RESERVED1[24U];
+  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[24U];
+  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[24U];
+  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[56U];
+  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED5[644U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+        uint32_t RESERVED0[5U];
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+        uint32_t RESERVED1[129U];
+  __IOM uint32_t SFCR;                   /*!< Offset: 0x290 (R/W)  Security Features Control Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB VTOR: TBLBASE Position */
+#define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB VTOR: TBLBASE Mask */
+
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB AIRCR: VECTRESET Position */
+#define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB AIRCR: VECTRESET Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB CCR: NONBASETHRDENA Position */
+#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB CCR: NONBASETHRDENA Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/* Auxiliary Control Register Definitions */
+#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: DISFOLD Position */
+#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: DISFOLD Mask */
+
+#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: DISDEFWBUF Position */
+#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: DISDEFWBUF Mask */
+
+#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
+#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[6U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM TCR: TSPrescale Position */
+#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM TCR: TSPrescale Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+  __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+  __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+  __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+  __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Mask Register Definitions */
+#define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MASK: MASK Position */
+#define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MASK: MASK Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUNCTION: DATAVADDR1 Position */
+#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUNCTION: DATAVADDR1 Mask */
+
+#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUNCTION: DATAVADDR0 Position */
+#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUNCTION: DATAVADDR0 Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUNCTION: LNK1ENA Position */
+#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUNCTION: LNK1ENA Mask */
+
+#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUNCTION: DATAVMATCH Position */
+#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUNCTION: DATAVMATCH Mask */
+
+#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUNCTION: CYCMATCH Position */
+#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUNCTION: CYCMATCH Mask */
+
+#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUNCTION: EMITRANGE Position */
+#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUNCTION: EMITRANGE Mask */
+
+#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUNCTION: FUNCTION Position */
+#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUNCTION: FUNCTION Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
+  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
+  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration ETM Data Register Definitions (FIFO0) */
+#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
+#define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
+
+#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
+#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
+
+#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
+#define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
+
+#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
+#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
+
+#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
+#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
+
+#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
+#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
+
+#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
+#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
+
+/* TPI ITATBCTR2 Register Definitions */
+#define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY2 Position */
+#define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITATBCTR2: ATREADY2 Mask */
+
+#define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY1 Position */
+#define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITATBCTR2: ATREADY1 Mask */
+
+/* TPI Integration ITM Data Register Definitions (FIFO1) */
+#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
+#define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
+
+#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
+#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
+
+#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
+#define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
+
+#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
+#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
+
+#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
+#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
+
+#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
+#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
+
+#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
+#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
+
+/* TPI ITATBCTR0 Register Definitions */
+#define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY2 Position */
+#define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITATBCTR0: ATREADY2 Mask */
+
+#define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY1 Position */
+#define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITATBCTR0: ATREADY1 Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
+#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
+
+#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
+#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
+  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
+  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
+  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
+} MPU_Type;
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
+#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
+#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
+#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
+#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
+#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
+#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t vectors = (uint32_t )SCB->VTOR;
+  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
+  /* ARM Application Note 321 states that the M3 does not require the architectural barrier */
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t vectors = (uint32_t )SCB->VTOR;
+  return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4));
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_SC300_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/mpu_armv7.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/mpu_armv7.h
new file mode 100644
index 0000000..66ef59b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/mpu_armv7.h
@@ -0,0 +1,272 @@
+/******************************************************************************
+ * @file     mpu_armv7.h
+ * @brief    CMSIS MPU API for Armv7-M MPU
+ * @version  V5.1.0
+ * @date     08. March 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2017-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+ 
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header    /* treat file as system include file */
+#endif
+ 
+#ifndef ARM_MPU_ARMV7_H
+#define ARM_MPU_ARMV7_H
+
+#define ARM_MPU_REGION_SIZE_32B      ((uint8_t)0x04U) ///!< MPU Region Size 32 Bytes
+#define ARM_MPU_REGION_SIZE_64B      ((uint8_t)0x05U) ///!< MPU Region Size 64 Bytes
+#define ARM_MPU_REGION_SIZE_128B     ((uint8_t)0x06U) ///!< MPU Region Size 128 Bytes
+#define ARM_MPU_REGION_SIZE_256B     ((uint8_t)0x07U) ///!< MPU Region Size 256 Bytes
+#define ARM_MPU_REGION_SIZE_512B     ((uint8_t)0x08U) ///!< MPU Region Size 512 Bytes
+#define ARM_MPU_REGION_SIZE_1KB      ((uint8_t)0x09U) ///!< MPU Region Size 1 KByte
+#define ARM_MPU_REGION_SIZE_2KB      ((uint8_t)0x0AU) ///!< MPU Region Size 2 KBytes
+#define ARM_MPU_REGION_SIZE_4KB      ((uint8_t)0x0BU) ///!< MPU Region Size 4 KBytes
+#define ARM_MPU_REGION_SIZE_8KB      ((uint8_t)0x0CU) ///!< MPU Region Size 8 KBytes
+#define ARM_MPU_REGION_SIZE_16KB     ((uint8_t)0x0DU) ///!< MPU Region Size 16 KBytes
+#define ARM_MPU_REGION_SIZE_32KB     ((uint8_t)0x0EU) ///!< MPU Region Size 32 KBytes
+#define ARM_MPU_REGION_SIZE_64KB     ((uint8_t)0x0FU) ///!< MPU Region Size 64 KBytes
+#define ARM_MPU_REGION_SIZE_128KB    ((uint8_t)0x10U) ///!< MPU Region Size 128 KBytes
+#define ARM_MPU_REGION_SIZE_256KB    ((uint8_t)0x11U) ///!< MPU Region Size 256 KBytes
+#define ARM_MPU_REGION_SIZE_512KB    ((uint8_t)0x12U) ///!< MPU Region Size 512 KBytes
+#define ARM_MPU_REGION_SIZE_1MB      ((uint8_t)0x13U) ///!< MPU Region Size 1 MByte
+#define ARM_MPU_REGION_SIZE_2MB      ((uint8_t)0x14U) ///!< MPU Region Size 2 MBytes
+#define ARM_MPU_REGION_SIZE_4MB      ((uint8_t)0x15U) ///!< MPU Region Size 4 MBytes
+#define ARM_MPU_REGION_SIZE_8MB      ((uint8_t)0x16U) ///!< MPU Region Size 8 MBytes
+#define ARM_MPU_REGION_SIZE_16MB     ((uint8_t)0x17U) ///!< MPU Region Size 16 MBytes
+#define ARM_MPU_REGION_SIZE_32MB     ((uint8_t)0x18U) ///!< MPU Region Size 32 MBytes
+#define ARM_MPU_REGION_SIZE_64MB     ((uint8_t)0x19U) ///!< MPU Region Size 64 MBytes
+#define ARM_MPU_REGION_SIZE_128MB    ((uint8_t)0x1AU) ///!< MPU Region Size 128 MBytes
+#define ARM_MPU_REGION_SIZE_256MB    ((uint8_t)0x1BU) ///!< MPU Region Size 256 MBytes
+#define ARM_MPU_REGION_SIZE_512MB    ((uint8_t)0x1CU) ///!< MPU Region Size 512 MBytes
+#define ARM_MPU_REGION_SIZE_1GB      ((uint8_t)0x1DU) ///!< MPU Region Size 1 GByte
+#define ARM_MPU_REGION_SIZE_2GB      ((uint8_t)0x1EU) ///!< MPU Region Size 2 GBytes
+#define ARM_MPU_REGION_SIZE_4GB      ((uint8_t)0x1FU) ///!< MPU Region Size 4 GBytes
+
+#define ARM_MPU_AP_NONE 0U ///!< MPU Access Permission no access
+#define ARM_MPU_AP_PRIV 1U ///!< MPU Access Permission privileged access only
+#define ARM_MPU_AP_URO  2U ///!< MPU Access Permission unprivileged access read-only
+#define ARM_MPU_AP_FULL 3U ///!< MPU Access Permission full access
+#define ARM_MPU_AP_PRO  5U ///!< MPU Access Permission privileged access read-only
+#define ARM_MPU_AP_RO   6U ///!< MPU Access Permission read-only access
+
+/** MPU Region Base Address Register Value
+*
+* \param Region The region to be configured, number 0 to 15.
+* \param BaseAddress The base address for the region.
+*/
+#define ARM_MPU_RBAR(Region, BaseAddress) \
+  (((BaseAddress) & MPU_RBAR_ADDR_Msk) |  \
+   ((Region) & MPU_RBAR_REGION_Msk)    |  \
+   (MPU_RBAR_VALID_Msk))
+
+/**
+* MPU Memory Access Attributes
+* 
+* \param TypeExtField      Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral.
+* \param IsShareable       Region is shareable between multiple bus masters.
+* \param IsCacheable       Region is cacheable, i.e. its value may be kept in cache.
+* \param IsBufferable      Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy.
+*/  
+#define ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable)   \
+  ((((TypeExtField) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk)                  | \
+   (((IsShareable)  << MPU_RASR_S_Pos)   & MPU_RASR_S_Msk)                    | \
+   (((IsCacheable)  << MPU_RASR_C_Pos)   & MPU_RASR_C_Msk)                    | \
+   (((IsBufferable) << MPU_RASR_B_Pos)   & MPU_RASR_B_Msk))
+
+/**
+* MPU Region Attribute and Size Register Value
+* 
+* \param DisableExec       Instruction access disable bit, 1= disable instruction fetches.
+* \param AccessPermission  Data access permissions, allows you to configure read/write access for User and Privileged mode.
+* \param AccessAttributes  Memory access attribution, see \ref ARM_MPU_ACCESS_.
+* \param SubRegionDisable  Sub-region disable field.
+* \param Size              Region size of the region to be configured, for example 4K, 8K.
+*/
+#define ARM_MPU_RASR_EX(DisableExec, AccessPermission, AccessAttributes, SubRegionDisable, Size)    \
+  ((((DisableExec)      << MPU_RASR_XN_Pos)   & MPU_RASR_XN_Msk)                                  | \
+   (((AccessPermission) << MPU_RASR_AP_Pos)   & MPU_RASR_AP_Msk)                                  | \
+   (((AccessAttributes) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk))) | \
+   (((SubRegionDisable) << MPU_RASR_SRD_Pos)  & MPU_RASR_SRD_Msk)                                 | \
+   (((Size)             << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk)                                | \
+   (((MPU_RASR_ENABLE_Msk))))
+
+/**
+* MPU Region Attribute and Size Register Value
+* 
+* \param DisableExec       Instruction access disable bit, 1= disable instruction fetches.
+* \param AccessPermission  Data access permissions, allows you to configure read/write access for User and Privileged mode.
+* \param TypeExtField      Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral.
+* \param IsShareable       Region is shareable between multiple bus masters.
+* \param IsCacheable       Region is cacheable, i.e. its value may be kept in cache.
+* \param IsBufferable      Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy.
+* \param SubRegionDisable  Sub-region disable field.
+* \param Size              Region size of the region to be configured, for example 4K, 8K.
+*/                         
+#define ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBufferable, SubRegionDisable, Size) \
+  ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size)
+
+/**
+* MPU Memory Access Attribute for strongly ordered memory.
+*  - TEX: 000b
+*  - Shareable
+*  - Non-cacheable
+*  - Non-bufferable
+*/ 
+#define ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U)
+
+/**
+* MPU Memory Access Attribute for device memory.
+*  - TEX: 000b (if shareable) or 010b (if non-shareable)
+*  - Shareable or non-shareable
+*  - Non-cacheable
+*  - Bufferable (if shareable) or non-bufferable (if non-shareable)
+*
+* \param IsShareable Configures the device memory as shareable or non-shareable.
+*/ 
+#define ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U))
+
+/**
+* MPU Memory Access Attribute for normal memory.
+*  - TEX: 1BBb (reflecting outer cacheability rules)
+*  - Shareable or non-shareable
+*  - Cacheable or non-cacheable (reflecting inner cacheability rules)
+*  - Bufferable or non-bufferable (reflecting inner cacheability rules)
+*
+* \param OuterCp Configures the outer cache policy.
+* \param InnerCp Configures the inner cache policy.
+* \param IsShareable Configures the memory as shareable or non-shareable.
+*/ 
+#define ARM_MPU_ACCESS_NORMAL(OuterCp, InnerCp, IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) & 2U), ((InnerCp) & 1U))
+
+/**
+* MPU Memory Access Attribute non-cacheable policy.
+*/
+#define ARM_MPU_CACHEP_NOCACHE 0U
+
+/**
+* MPU Memory Access Attribute write-back, write and read allocate policy.
+*/
+#define ARM_MPU_CACHEP_WB_WRA 1U
+
+/**
+* MPU Memory Access Attribute write-through, no write allocate policy.
+*/
+#define ARM_MPU_CACHEP_WT_NWA 2U
+
+/**
+* MPU Memory Access Attribute write-back, no write allocate policy.
+*/
+#define ARM_MPU_CACHEP_WB_NWA 3U
+
+
+/**
+* Struct for a single MPU Region
+*/
+typedef struct {
+  uint32_t RBAR; //!< The region base address register value (RBAR)
+  uint32_t RASR; //!< The region attribute and size register value (RASR) \ref MPU_RASR
+} ARM_MPU_Region_t;
+    
+/** Enable the MPU.
+* \param MPU_Control Default access permissions for unconfigured regions.
+*/
+__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control)
+{
+  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+  __DSB();
+  __ISB();
+}
+
+/** Disable the MPU.
+*/
+__STATIC_INLINE void ARM_MPU_Disable(void)
+{
+  __DMB();
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+  MPU->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
+}
+
+/** Clear and disable the given MPU region.
+* \param rnr Region number to be cleared.
+*/
+__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
+{
+  MPU->RNR = rnr;
+  MPU->RASR = 0U;
+}
+
+/** Configure an MPU region.
+* \param rbar Value for RBAR register.
+* \param rsar Value for RSAR register.
+*/   
+__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr)
+{
+  MPU->RBAR = rbar;
+  MPU->RASR = rasr;
+}
+
+/** Configure the given MPU region.
+* \param rnr Region number to be configured.
+* \param rbar Value for RBAR register.
+* \param rsar Value for RSAR register.
+*/   
+__STATIC_INLINE void ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr)
+{
+  MPU->RNR = rnr;
+  MPU->RBAR = rbar;
+  MPU->RASR = rasr;
+}
+
+/** Memcopy with strictly ordered memory access, e.g. for register targets.
+* \param dst Destination data is copied to.
+* \param src Source data is copied from.
+* \param len Amount of data words to be copied.
+*/
+__STATIC_INLINE void ARM_MPU_OrderedMemcpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len)
+{
+  uint32_t i;
+  for (i = 0U; i < len; ++i) 
+  {
+    dst[i] = src[i];
+  }
+}
+
+/** Load the given number of MPU regions from a table.
+* \param table Pointer to the MPU configuration table.
+* \param cnt Amount of regions to be configured.
+*/
+__STATIC_INLINE void ARM_MPU_Load(ARM_MPU_Region_t const* table, uint32_t cnt) 
+{
+  const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U;
+  while (cnt > MPU_TYPE_RALIASES) {
+    ARM_MPU_OrderedMemcpy(&(MPU->RBAR), &(table->RBAR), MPU_TYPE_RALIASES*rowWordSize);
+    table += MPU_TYPE_RALIASES;
+    cnt -= MPU_TYPE_RALIASES;
+  }
+  ARM_MPU_OrderedMemcpy(&(MPU->RBAR), &(table->RBAR), cnt*rowWordSize);
+}
+
+#endif
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/mpu_armv8.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/mpu_armv8.h
new file mode 100644
index 0000000..0041d4d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/mpu_armv8.h
@@ -0,0 +1,346 @@
+/******************************************************************************
+ * @file     mpu_armv8.h
+ * @brief    CMSIS MPU API for Armv8-M and Armv8.1-M MPU
+ * @version  V5.1.0
+ * @date     08. March 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2017-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header    /* treat file as system include file */
+#endif
+
+#ifndef ARM_MPU_ARMV8_H
+#define ARM_MPU_ARMV8_H
+
+/** \brief Attribute for device memory (outer only) */
+#define ARM_MPU_ATTR_DEVICE                           ( 0U )
+
+/** \brief Attribute for non-cacheable, normal memory */
+#define ARM_MPU_ATTR_NON_CACHEABLE                    ( 4U )
+
+/** \brief Attribute for normal memory (outer and inner)
+* \param NT Non-Transient: Set to 1 for non-transient data.
+* \param WB Write-Back: Set to 1 to use write-back update policy.
+* \param RA Read Allocation: Set to 1 to use cache allocation on read miss.
+* \param WA Write Allocation: Set to 1 to use cache allocation on write miss.
+*/
+#define ARM_MPU_ATTR_MEMORY_(NT, WB, RA, WA) \
+  (((NT & 1U) << 3U) | ((WB & 1U) << 2U) | ((RA & 1U) << 1U) | (WA & 1U))
+
+/** \brief Device memory type non Gathering, non Re-ordering, non Early Write Acknowledgement */
+#define ARM_MPU_ATTR_DEVICE_nGnRnE (0U)
+
+/** \brief Device memory type non Gathering, non Re-ordering, Early Write Acknowledgement */
+#define ARM_MPU_ATTR_DEVICE_nGnRE  (1U)
+
+/** \brief Device memory type non Gathering, Re-ordering, Early Write Acknowledgement */
+#define ARM_MPU_ATTR_DEVICE_nGRE   (2U)
+
+/** \brief Device memory type Gathering, Re-ordering, Early Write Acknowledgement */
+#define ARM_MPU_ATTR_DEVICE_GRE    (3U)
+
+/** \brief Memory Attribute
+* \param O Outer memory attributes
+* \param I O == ARM_MPU_ATTR_DEVICE: Device memory attributes, else: Inner memory attributes
+*/
+#define ARM_MPU_ATTR(O, I) (((O & 0xFU) << 4U) | (((O & 0xFU) != 0U) ? (I & 0xFU) : ((I & 0x3U) << 2U)))
+
+/** \brief Normal memory non-shareable  */
+#define ARM_MPU_SH_NON   (0U)
+
+/** \brief Normal memory outer shareable  */
+#define ARM_MPU_SH_OUTER (2U)
+
+/** \brief Normal memory inner shareable  */
+#define ARM_MPU_SH_INNER (3U)
+
+/** \brief Memory access permissions
+* \param RO Read-Only: Set to 1 for read-only memory.
+* \param NP Non-Privileged: Set to 1 for non-privileged memory.
+*/
+#define ARM_MPU_AP_(RO, NP) (((RO & 1U) << 1U) | (NP & 1U))
+
+/** \brief Region Base Address Register value
+* \param BASE The base address bits [31:5] of a memory region. The value is zero extended. Effective address gets 32 byte aligned.
+* \param SH Defines the Shareability domain for this memory region.
+* \param RO Read-Only: Set to 1 for a read-only memory region.
+* \param NP Non-Privileged: Set to 1 for a non-privileged memory region.
+* \oaram XN eXecute Never: Set to 1 for a non-executable memory region.
+*/
+#define ARM_MPU_RBAR(BASE, SH, RO, NP, XN) \
+  ((BASE & MPU_RBAR_BASE_Msk) | \
+  ((SH << MPU_RBAR_SH_Pos) & MPU_RBAR_SH_Msk) | \
+  ((ARM_MPU_AP_(RO, NP) << MPU_RBAR_AP_Pos) & MPU_RBAR_AP_Msk) | \
+  ((XN << MPU_RBAR_XN_Pos) & MPU_RBAR_XN_Msk))
+
+/** \brief Region Limit Address Register value
+* \param LIMIT The limit address bits [31:5] for this memory region. The value is one extended.
+* \param IDX The attribute index to be associated with this memory region.
+*/
+#define ARM_MPU_RLAR(LIMIT, IDX) \
+  ((LIMIT & MPU_RLAR_LIMIT_Msk) | \
+  ((IDX << MPU_RLAR_AttrIndx_Pos) & MPU_RLAR_AttrIndx_Msk) | \
+  (MPU_RLAR_EN_Msk))
+
+#if defined(MPU_RLAR_PXN_Pos)
+  
+/** \brief Region Limit Address Register with PXN value
+* \param LIMIT The limit address bits [31:5] for this memory region. The value is one extended.
+* \param PXN Privileged execute never. Defines whether code can be executed from this privileged region.
+* \param IDX The attribute index to be associated with this memory region.
+*/
+#define ARM_MPU_RLAR_PXN(LIMIT, PXN, IDX) \
+  ((LIMIT & MPU_RLAR_LIMIT_Msk) | \
+  ((PXN << MPU_RLAR_PXN_Pos) & MPU_RLAR_PXN_Msk) | \
+  ((IDX << MPU_RLAR_AttrIndx_Pos) & MPU_RLAR_AttrIndx_Msk) | \
+  (MPU_RLAR_EN_Msk))
+  
+#endif
+
+/**
+* Struct for a single MPU Region
+*/
+typedef struct {
+  uint32_t RBAR;                   /*!< Region Base Address Register value */
+  uint32_t RLAR;                   /*!< Region Limit Address Register value */
+} ARM_MPU_Region_t;
+    
+/** Enable the MPU.
+* \param MPU_Control Default access permissions for unconfigured regions.
+*/
+__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control)
+{
+  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+  __DSB();
+  __ISB();
+}
+
+/** Disable the MPU.
+*/
+__STATIC_INLINE void ARM_MPU_Disable(void)
+{
+  __DMB();
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+  MPU->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
+}
+
+#ifdef MPU_NS
+/** Enable the Non-secure MPU.
+* \param MPU_Control Default access permissions for unconfigured regions.
+*/
+__STATIC_INLINE void ARM_MPU_Enable_NS(uint32_t MPU_Control)
+{
+  MPU_NS->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB_NS->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+  __DSB();
+  __ISB();
+}
+
+/** Disable the Non-secure MPU.
+*/
+__STATIC_INLINE void ARM_MPU_Disable_NS(void)
+{
+  __DMB();
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB_NS->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+  MPU_NS->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
+}
+#endif
+
+/** Set the memory attribute encoding to the given MPU.
+* \param mpu Pointer to the MPU to be configured.
+* \param idx The attribute index to be set [0-7]
+* \param attr The attribute value to be set.
+*/
+__STATIC_INLINE void ARM_MPU_SetMemAttrEx(MPU_Type* mpu, uint8_t idx, uint8_t attr)
+{
+  const uint8_t reg = idx / 4U;
+  const uint32_t pos = ((idx % 4U) * 8U);
+  const uint32_t mask = 0xFFU << pos;
+  
+  if (reg >= (sizeof(mpu->MAIR) / sizeof(mpu->MAIR[0]))) {
+    return; // invalid index
+  }
+  
+  mpu->MAIR[reg] = ((mpu->MAIR[reg] & ~mask) | ((attr << pos) & mask));
+}
+
+/** Set the memory attribute encoding.
+* \param idx The attribute index to be set [0-7]
+* \param attr The attribute value to be set.
+*/
+__STATIC_INLINE void ARM_MPU_SetMemAttr(uint8_t idx, uint8_t attr)
+{
+  ARM_MPU_SetMemAttrEx(MPU, idx, attr);
+}
+
+#ifdef MPU_NS
+/** Set the memory attribute encoding to the Non-secure MPU.
+* \param idx The attribute index to be set [0-7]
+* \param attr The attribute value to be set.
+*/
+__STATIC_INLINE void ARM_MPU_SetMemAttr_NS(uint8_t idx, uint8_t attr)
+{
+  ARM_MPU_SetMemAttrEx(MPU_NS, idx, attr);
+}
+#endif
+
+/** Clear and disable the given MPU region of the given MPU.
+* \param mpu Pointer to MPU to be used.
+* \param rnr Region number to be cleared.
+*/
+__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
+{
+  mpu->RNR = rnr;
+  mpu->RLAR = 0U;
+}
+
+/** Clear and disable the given MPU region.
+* \param rnr Region number to be cleared.
+*/
+__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
+{
+  ARM_MPU_ClrRegionEx(MPU, rnr);
+}
+
+#ifdef MPU_NS
+/** Clear and disable the given Non-secure MPU region.
+* \param rnr Region number to be cleared.
+*/
+__STATIC_INLINE void ARM_MPU_ClrRegion_NS(uint32_t rnr)
+{  
+  ARM_MPU_ClrRegionEx(MPU_NS, rnr);
+}
+#endif
+
+/** Configure the given MPU region of the given MPU.
+* \param mpu Pointer to MPU to be used.
+* \param rnr Region number to be configured.
+* \param rbar Value for RBAR register.
+* \param rlar Value for RLAR register.
+*/   
+__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
+{
+  mpu->RNR = rnr;
+  mpu->RBAR = rbar;
+  mpu->RLAR = rlar;
+}
+
+/** Configure the given MPU region.
+* \param rnr Region number to be configured.
+* \param rbar Value for RBAR register.
+* \param rlar Value for RLAR register.
+*/   
+__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rnr, uint32_t rbar, uint32_t rlar)
+{
+  ARM_MPU_SetRegionEx(MPU, rnr, rbar, rlar);
+}
+
+#ifdef MPU_NS
+/** Configure the given Non-secure MPU region.
+* \param rnr Region number to be configured.
+* \param rbar Value for RBAR register.
+* \param rlar Value for RLAR register.
+*/   
+__STATIC_INLINE void ARM_MPU_SetRegion_NS(uint32_t rnr, uint32_t rbar, uint32_t rlar)
+{
+  ARM_MPU_SetRegionEx(MPU_NS, rnr, rbar, rlar);  
+}
+#endif
+
+/** Memcopy with strictly ordered memory access, e.g. for register targets.
+* \param dst Destination data is copied to.
+* \param src Source data is copied from.
+* \param len Amount of data words to be copied.
+*/
+__STATIC_INLINE void ARM_MPU_OrderedMemcpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len)
+{
+  uint32_t i;
+  for (i = 0U; i < len; ++i) 
+  {
+    dst[i] = src[i];
+  }
+}
+
+/** Load the given number of MPU regions from a table to the given MPU.
+* \param mpu Pointer to the MPU registers to be used.
+* \param rnr First region number to be configured.
+* \param table Pointer to the MPU configuration table.
+* \param cnt Amount of regions to be configured.
+*/
+__STATIC_INLINE void ARM_MPU_LoadEx(MPU_Type* mpu, uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) 
+{
+  const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U;
+  if (cnt == 1U) {
+    mpu->RNR = rnr;
+    ARM_MPU_OrderedMemcpy(&(mpu->RBAR), &(table->RBAR), rowWordSize);
+  } else {
+    uint32_t rnrBase   = rnr & ~(MPU_TYPE_RALIASES-1U);
+    uint32_t rnrOffset = rnr % MPU_TYPE_RALIASES;
+    
+    mpu->RNR = rnrBase;
+    while ((rnrOffset + cnt) > MPU_TYPE_RALIASES) {
+      uint32_t c = MPU_TYPE_RALIASES - rnrOffset;
+      ARM_MPU_OrderedMemcpy(&(mpu->RBAR)+(rnrOffset*2U), &(table->RBAR), c*rowWordSize);
+      table += c;
+      cnt -= c;
+      rnrOffset = 0U;
+      rnrBase += MPU_TYPE_RALIASES;
+      mpu->RNR = rnrBase;
+    }
+    
+    ARM_MPU_OrderedMemcpy(&(mpu->RBAR)+(rnrOffset*2U), &(table->RBAR), cnt*rowWordSize);
+  }
+}
+
+/** Load the given number of MPU regions from a table.
+* \param rnr First region number to be configured.
+* \param table Pointer to the MPU configuration table.
+* \param cnt Amount of regions to be configured.
+*/
+__STATIC_INLINE void ARM_MPU_Load(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) 
+{
+  ARM_MPU_LoadEx(MPU, rnr, table, cnt);
+}
+
+#ifdef MPU_NS
+/** Load the given number of MPU regions from a table to the Non-secure MPU.
+* \param rnr First region number to be configured.
+* \param table Pointer to the MPU configuration table.
+* \param cnt Amount of regions to be configured.
+*/
+__STATIC_INLINE void ARM_MPU_Load_NS(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) 
+{
+  ARM_MPU_LoadEx(MPU_NS, rnr, table, cnt);
+}
+#endif
+
+#endif
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/tz_context.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/tz_context.h
new file mode 100644
index 0000000..0d09749
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Include/tz_context.h
@@ -0,0 +1,70 @@
+/******************************************************************************
+ * @file     tz_context.h
+ * @brief    Context Management for Armv8-M TrustZone
+ * @version  V1.0.1
+ * @date     10. January 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2017-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef TZ_CONTEXT_H
+#define TZ_CONTEXT_H
+ 
+#include <stdint.h>
+ 
+#ifndef TZ_MODULEID_T
+#define TZ_MODULEID_T
+/// \details Data type that identifies secure software modules called by a process.
+typedef uint32_t TZ_ModuleId_t;
+#endif
+ 
+/// \details TZ Memory ID identifies an allocated memory slot.
+typedef uint32_t TZ_MemoryId_t;
+  
+/// Initialize secure context memory system
+/// \return execution status (1: success, 0: error)
+uint32_t TZ_InitContextSystem_S (void);
+ 
+/// Allocate context memory for calling secure software modules in TrustZone
+/// \param[in]  module   identifies software modules called from non-secure mode
+/// \return value != 0 id TrustZone memory slot identifier
+/// \return value 0    no memory available or internal error
+TZ_MemoryId_t TZ_AllocModuleContext_S (TZ_ModuleId_t module);
+ 
+/// Free context memory that was previously allocated with \ref TZ_AllocModuleContext_S
+/// \param[in]  id  TrustZone memory slot identifier
+/// \return execution status (1: success, 0: error)
+uint32_t TZ_FreeModuleContext_S (TZ_MemoryId_t id);
+ 
+/// Load secure context (called on RTOS thread context switch)
+/// \param[in]  id  TrustZone memory slot identifier
+/// \return execution status (1: success, 0: error)
+uint32_t TZ_LoadContext_S (TZ_MemoryId_t id);
+ 
+/// Store secure context (called on RTOS thread context switch)
+/// \param[in]  id  TrustZone memory slot identifier
+/// \return execution status (1: success, 0: error)
+uint32_t TZ_StoreContext_S (TZ_MemoryId_t id);
+ 
+#endif  // TZ_CONTEXT_H
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Template/ARMv8-M/main_s.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Template/ARMv8-M/main_s.c
new file mode 100644
index 0000000..273607b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Template/ARMv8-M/main_s.c
@@ -0,0 +1,58 @@
+/******************************************************************************
+ * @file     main_s.c
+ * @brief    Code template for secure main function
+ * @version  V1.1.1
+ * @date     10. January 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2013-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* Use CMSE intrinsics */
+#include <arm_cmse.h>
+ 
+#include "RTE_Components.h"
+#include CMSIS_device_header
+ 
+/* TZ_START_NS: Start address of non-secure application */
+#ifndef TZ_START_NS
+#define TZ_START_NS (0x200000U)
+#endif
+ 
+/* typedef for non-secure callback functions */
+typedef void (*funcptr_void) (void) __attribute__((cmse_nonsecure_call));
+ 
+/* Secure main() */
+int main(void) {
+  funcptr_void NonSecure_ResetHandler;
+ 
+  /* Add user setup code for secure part here*/
+ 
+  /* Set non-secure main stack (MSP_NS) */
+  __TZ_set_MSP_NS(*((uint32_t *)(TZ_START_NS)));
+ 
+  /* Get non-secure reset handler */
+  NonSecure_ResetHandler = (funcptr_void)(*((uint32_t *)((TZ_START_NS) + 4U)));
+ 
+  /* Start non-secure state software application */
+  NonSecure_ResetHandler();
+ 
+  /* Non-secure software does not return, this code is not executed */
+  while (1) {
+    __NOP();
+  }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Template/ARMv8-M/tz_context.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Template/ARMv8-M/tz_context.c
new file mode 100644
index 0000000..e2e8294
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Core/Template/ARMv8-M/tz_context.c
@@ -0,0 +1,200 @@
+/******************************************************************************
+ * @file     tz_context.c
+ * @brief    Context Management for Armv8-M TrustZone - Sample implementation
+ * @version  V1.1.1
+ * @date     10. January 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2016-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "RTE_Components.h"
+#include CMSIS_device_header
+#include "tz_context.h"
+
+/// Number of process slots (threads may call secure library code)
+#ifndef TZ_PROCESS_STACK_SLOTS
+#define TZ_PROCESS_STACK_SLOTS     8U
+#endif
+
+/// Stack size of the secure library code
+#ifndef TZ_PROCESS_STACK_SIZE
+#define TZ_PROCESS_STACK_SIZE      256U
+#endif
+
+typedef struct {
+  uint32_t sp_top;      // stack space top
+  uint32_t sp_limit;    // stack space limit
+  uint32_t sp;          // current stack pointer
+} stack_info_t;
+
+static stack_info_t ProcessStackInfo  [TZ_PROCESS_STACK_SLOTS];
+static uint64_t     ProcessStackMemory[TZ_PROCESS_STACK_SLOTS][TZ_PROCESS_STACK_SIZE/8U];
+static uint32_t     ProcessStackFreeSlot = 0xFFFFFFFFU;
+
+
+/// Initialize secure context memory system
+/// \return execution status (1: success, 0: error)
+__attribute__((cmse_nonsecure_entry))
+uint32_t TZ_InitContextSystem_S (void) {
+  uint32_t n;
+
+  if (__get_IPSR() == 0U) {
+    return 0U;  // Thread Mode
+  }
+
+  for (n = 0U; n < TZ_PROCESS_STACK_SLOTS; n++) {
+    ProcessStackInfo[n].sp = 0U;
+    ProcessStackInfo[n].sp_limit = (uint32_t)&ProcessStackMemory[n];
+    ProcessStackInfo[n].sp_top   = (uint32_t)&ProcessStackMemory[n] + TZ_PROCESS_STACK_SIZE;
+    *((uint32_t *)ProcessStackMemory[n]) = n + 1U;
+  }
+  *((uint32_t *)ProcessStackMemory[--n]) = 0xFFFFFFFFU;
+
+  ProcessStackFreeSlot = 0U;
+
+  // Default process stack pointer and stack limit
+  __set_PSPLIM((uint32_t)ProcessStackMemory);
+  __set_PSP   ((uint32_t)ProcessStackMemory);
+
+  // Privileged Thread Mode using PSP
+  __set_CONTROL(0x02U);
+
+  return 1U;    // Success
+}
+
+
+/// Allocate context memory for calling secure software modules in TrustZone
+/// \param[in]  module   identifies software modules called from non-secure mode
+/// \return value != 0 id TrustZone memory slot identifier
+/// \return value 0    no memory available or internal error
+__attribute__((cmse_nonsecure_entry))
+TZ_MemoryId_t TZ_AllocModuleContext_S (TZ_ModuleId_t module) {
+  uint32_t slot;
+
+  (void)module; // Ignore (fixed Stack size)
+
+  if (__get_IPSR() == 0U) {
+    return 0U;  // Thread Mode
+  }
+
+  if (ProcessStackFreeSlot == 0xFFFFFFFFU) {
+    return 0U;  // No slot available
+  }
+
+  slot = ProcessStackFreeSlot;
+  ProcessStackFreeSlot = *((uint32_t *)ProcessStackMemory[slot]);
+
+  ProcessStackInfo[slot].sp = ProcessStackInfo[slot].sp_top;
+
+  return (slot + 1U);
+}
+
+
+/// Free context memory that was previously allocated with \ref TZ_AllocModuleContext_S
+/// \param[in]  id  TrustZone memory slot identifier
+/// \return execution status (1: success, 0: error)
+__attribute__((cmse_nonsecure_entry))
+uint32_t TZ_FreeModuleContext_S (TZ_MemoryId_t id) {
+  uint32_t slot;
+
+  if (__get_IPSR() == 0U) {
+    return 0U;  // Thread Mode
+  }
+
+  if ((id == 0U) || (id > TZ_PROCESS_STACK_SLOTS)) {
+    return 0U;  // Invalid ID
+  }
+
+  slot = id - 1U;
+
+  if (ProcessStackInfo[slot].sp == 0U) {
+    return 0U;  // Inactive slot
+  }
+  ProcessStackInfo[slot].sp = 0U;
+
+  *((uint32_t *)ProcessStackMemory[slot]) = ProcessStackFreeSlot;
+  ProcessStackFreeSlot = slot;
+
+  return 1U;    // Success
+}
+
+
+/// Load secure context (called on RTOS thread context switch)
+/// \param[in]  id  TrustZone memory slot identifier
+/// \return execution status (1: success, 0: error)
+__attribute__((cmse_nonsecure_entry))
+uint32_t TZ_LoadContext_S (TZ_MemoryId_t id) {
+  uint32_t slot;
+
+  if ((__get_IPSR() == 0U) || ((__get_CONTROL() & 2U) == 0U)) {
+    return 0U;  // Thread Mode or using Main Stack for threads
+  }
+
+  if ((id == 0U) || (id > TZ_PROCESS_STACK_SLOTS)) {
+    return 0U;  // Invalid ID
+  }
+
+  slot = id - 1U;
+
+  if (ProcessStackInfo[slot].sp == 0U) {
+    return 0U;  // Inactive slot
+  }
+
+  // Setup process stack pointer and stack limit
+  __set_PSPLIM(ProcessStackInfo[slot].sp_limit);
+  __set_PSP   (ProcessStackInfo[slot].sp);
+
+  return 1U;    // Success
+}
+
+
+/// Store secure context (called on RTOS thread context switch)
+/// \param[in]  id  TrustZone memory slot identifier
+/// \return execution status (1: success, 0: error)
+__attribute__((cmse_nonsecure_entry))
+uint32_t TZ_StoreContext_S (TZ_MemoryId_t id) {
+  uint32_t slot;
+  uint32_t sp;
+
+  if ((__get_IPSR() == 0U) || ((__get_CONTROL() & 2U) == 0U)) {
+    return 0U;  // Thread Mode or using Main Stack for threads
+  }
+
+  if ((id == 0U) || (id > TZ_PROCESS_STACK_SLOTS)) {
+    return 0U;  // Invalid ID
+  }
+
+  slot = id - 1U;
+
+  if (ProcessStackInfo[slot].sp == 0U) {
+    return 0U;  // Inactive slot
+  }
+
+  sp = __get_PSP();
+  if ((sp < ProcessStackInfo[slot].sp_limit) ||
+      (sp > ProcessStackInfo[slot].sp_top)) {
+    return 0U;  // SP out of range
+  }
+  ProcessStackInfo[slot].sp = sp;
+
+  // Default process stack pointer and stack limit
+  __set_PSPLIM((uint32_t)ProcessStackMemory);
+  __set_PSP   ((uint32_t)ProcessStackMemory);
+
+  return 1U;    // Success
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/CMakeLists.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/CMakeLists.txt
new file mode 100644
index 0000000..3d8e4e9
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/CMakeLists.txt
@@ -0,0 +1,136 @@
+cmake_minimum_required (VERSION 3.6)
+cmake_policy(SET CMP0077 NEW)
+# The tests are assuming that MATRIX_CHECK is enabled when building
+# CMSIS-DSP.
+set(MATRIXCHECK ON)
+set(FASTMATHCOMPUTATIONS OFF)
+option(DUMPPATTERN "Dump test patterns when test is failing" ON)
+
+option(CUSTOMIZE_TESTS "Enable customizations of tests" ON)
+option(BASICMATH_TESTS "Enable Basic Math testing" ON)
+option(COMPLEXMATH_TESTS "Enable Complex Math testing" ON)
+option(CONTROLLER_TESTS "Enable Controller testing" ON)
+option(FASTMATH_TESTS "Enable Fast Math testing" ON)
+option(INTRINSICS_TESTS "Enable Intrinsics testing" ON)
+option(FILTERING_TESTS "Enable Filtering testing" ON)
+option(MATRIX_TESTS "Enable Matrix testing" ON)
+option(STATISTICS_TESTS "Enable Statistics testing" ON)
+option(SUPPORT_TESTS "Enable Support testing" ON)
+option(TRANSFORM_TESTS "Enable Transform testing" ON)
+
+
+project(DSP_Lib_TestSuite)
+
+# Needed to find the config modules
+list(APPEND CMAKE_MODULE_PATH ${CMAKE_CURRENT_SOURCE_DIR}/..)
+
+
+set(ROOT ${CMAKE_CURRENT_SOURCE_DIR}/../../..)
+
+
+file(GLOB MAIN "Common/src/*.c")
+file(GLOB BASICMATH_TESTS_SRC "Common/src/basic_math_tests/*.c")
+file(GLOB COMPLEXMATH_TESTS_SRC "Common/src/complex_math_tests/*.c")
+file(GLOB CONTROLLER_TESTS_SRC "Common/src/controller_tests/*.c")
+file(GLOB FASTMATH_TESTS_SRC "Common/src/fast_math_tests/*.c")
+file(GLOB FILTERING_TESTS_SRC "Common/src/filtering_tests/*.c")
+file(GLOB INTRINSINCS_TESTS_SRC "Common/src/intrinsics_tests/*.c")
+file(GLOB MATRIX_TESTS_SRC "Common/src/matrix_tests/*.c")
+file(GLOB STATISTICS_TESTS_SRC "Common/src/statistics_tests/*.c")
+file(GLOB SUPPORT_TESTS_SRC "Common/src/support_tests/*.c")
+file(GLOB TRANSFORM_TESTS_SRC "Common/src/transform_tests/*.c")
+file(GLOB JTEST_MAIN "Common/JTest/src/*.c")
+
+set(TESTSRC ${MAIN}
+  ${BASICMATH_TESTS_SRC}
+  ${COMPLEXMATH_TESTS_SRC}
+  ${CONTROLLER_TESTS_SRC}
+  ${FASTMATH_TESTS_SRC}
+  ${FILTERING_TESTS_SRC}
+  ${INTRINSINCS_TESTS_SRC}
+  ${MATRIX_TESTS_SRC}
+  ${STATISTICS_TESTS_SRC}
+  ${SUPPORT_TESTS_SRC}
+  ${TRANSFORM_TESTS_SRC}
+  ${JTEST_MAIN}
+  )
+
+set(JINCS 
+  Common/JTest/inc
+  Common/JTest/inc/arr_desc
+  Common/inc/basic_math_tests
+  Common/inc/complex_math_tests
+  Common/inc/controller_tests
+  Common/inc/fast_math_tests
+  Common/inc/filtering_tests
+  Common/inc/intrinsics_tests
+  Common/inc/matrix_tests
+  Common/inc/statistics_tests 
+  Common/inc/support_tests 
+  Common/inc/transform_tests
+  )
+
+add_subdirectory(../Source bin_dsp)
+add_subdirectory(RefLibs bin_ref)
+
+
+add_executable(DSP_Lib_TestSuite)
+
+if (CUSTOMIZE_TESTS)
+      target_compile_definitions(DSP_Lib_TestSuite PRIVATE CUSTOMIZE_TESTS)
+endif()
+
+if (BASICMATH_TESTS)
+      target_compile_definitions(DSP_Lib_TestSuite PRIVATE ENABLE_BASICMATH_TESTS)
+endif()
+if (COMPLEXMATH_TESTS)
+      target_compile_definitions(DSP_Lib_TestSuite PRIVATE ENABLE_COMPLEXMATH_TESTS)
+endif()
+if (CONTROLLER_TESTS)
+      target_compile_definitions(DSP_Lib_TestSuite PRIVATE ENABLE_CONTROLLER_TESTS)
+endif()
+if (FASTMATH_TESTS)
+      target_compile_definitions(DSP_Lib_TestSuite PRIVATE ENABLE_FASTMATH_TESTS)
+endif()
+if (FILTERING_TESTS)
+      target_compile_definitions(DSP_Lib_TestSuite PRIVATE ENABLE_FILTERING_TESTS)
+endif()
+if (INTRINSICS_TESTS)
+      target_compile_definitions(DSP_Lib_TestSuite PRIVATE ENABLE_INTRINSICS_TESTS)
+endif()
+if (MATRIX_TESTS)
+      target_compile_definitions(DSP_Lib_TestSuite PRIVATE ENABLE_MATRIX_TESTS)
+endif()
+if (STATISTICS_TESTS)
+      target_compile_definitions(DSP_Lib_TestSuite PRIVATE ENABLE_STATISTICS_TESTS)
+endif()
+if (SUPPORT_TESTS)
+      target_compile_definitions(DSP_Lib_TestSuite PRIVATE ENABLE_SUPPORT_TESTS)
+endif()
+if (TRANSFORM_TESTS)
+      target_compile_definitions(DSP_Lib_TestSuite PRIVATE ENABLE_TRANSFORM_TESTS)
+endif()
+
+
+if (DUMPPATTERN)
+      target_compile_definitions(DSP_Lib_TestSuite PRIVATE DUMPPATTERN)
+endif()
+
+# Change behavior of configBoot for scatter file
+set(TESTFRAMEWORK ON)
+
+include(configBoot)
+
+file(COPY ${ROOT}/CMSIS/DSP/Examples/ARM/boot/RTE_Components.h DESTINATION tempLink)
+
+target_link_libraries(DSP_Lib_TestSuite PRIVATE CMSISDSP)
+target_link_libraries(DSP_Lib_TestSuite PRIVATE DspRefLibs)
+
+target_sources(DSP_Lib_TestSuite PRIVATE ${TESTSRC})
+
+### Includes
+target_include_directories(DSP_Lib_TestSuite PRIVATE "Common/inc")
+target_include_directories(DSP_Lib_TestSuite PRIVATE "Common/inc/templates")
+target_include_directories(DSP_Lib_TestSuite PRIVATE ${JINCS})
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/arr_desc/arr_desc.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/arr_desc/arr_desc.h
new file mode 100644
index 0000000..7995489
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/arr_desc/arr_desc.h
@@ -0,0 +1,220 @@
+#ifndef _ARR_DESC_H_
+#define _ARR_DESC_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+#include <stdint.h>
+#include <string.h>             /* memset() */
+#include "../util/util.h"       /* CONCAT() */
+
+/*--------------------------------------------------------------------------------*/
+/* Type Definitions */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Array-descriptor struct.
+ */
+typedef struct ARR_DESC_struct
+{
+    void *  data_ptr;                /* Pointer to the array contents. */
+    int32_t element_count;           /* Number of current elements. */
+    int32_t element_size;            /* Size of current elements in bytes. */
+    int32_t underlying_size;         /* Size of underlying array in bytes. */
+} ARR_DESC_t;
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Prefix of the array variable's name when creating an array and an array
+ *  descriptor at the same time.
+ */
+#define ARR_DESC_ARR_PREFIX ARR_DESC_ARR_
+
+/**
+ *  Evaluate to the array variable's name when creating an array and an array
+ *  descriptor at the same time.
+ */
+#define ARR_DESC_ARR_NAME(name)                 \
+    CONCAT(ARR_DESC_ARR_PREFIX, name)
+
+/**
+ *  Define an #ARR_DESC_t by itself.
+ *
+ *  @note The user must supply an array to store the data used by the
+ *  #ARR_DESC_t.
+ */
+#define ARR_DESC_INTERNAL_DEFINE(name, data_ptr,                \
+                                 element_count, element_size)   \
+    ARR_DESC_t name = {                                         \
+        data_ptr,                                               \
+        element_count,                                          \
+        element_size,                                           \
+        element_count * element_size                            \
+    }                                                           \
+
+/**
+ *  Define both an array and an #ARR_DESC_t that describes it.
+ *
+ *  @note Use the #CURLY() macro for the content field; it provides the curly
+ *  braces necessary for an array initialization.
+ */
+#define ARR_DESC_DEFINE(type, name, element_count, content)             \
+    type ARR_DESC_ARR_NAME(name)[element_count] = content;              \
+    ARR_DESC_INTERNAL_DEFINE(name,                                      \
+                             &ARR_DESC_ARR_NAME(name),                  \
+                             element_count,                             \
+                             sizeof(type)) /* Note the lacking semicolon */
+
+/**
+ *  Create a #ARR_DESC_t which refers to a subset of the data in another.
+ *
+ *  The new #ARR_DESC_t shares the same underlying array as the aliased
+ *  #ARR_DESC_t, but only describes a subset of the originals values.
+ */
+#define ARR_DESC_DEFINE_SUBSET(name, original, element_cnt)         \
+    ARR_DESC_INTERNAL_DEFINE(name,                                  \
+                             &ARR_DESC_ARR_NAME(original),          \
+                             element_cnt,                           \
+                             sizeof(ARR_DESC_ARR_NAME(original)[0]) \
+        ) /* Note the lacking semicolon */
+
+/**
+ *  Creat an #ARR_DESC_t which points to the data in an existing array.
+ *
+ *  @param start_idx Offset in array_ptr of first element.
+ *  @param element_cnt Number of elements to include in the #ARR_DESC_t.
+ *
+ *  @example
+ *
+ *  float my_floats[4] = {0.0f, 1.0f, 2.0f, 3.0f};
+ *
+ *  ARR_DESC_DEFINE_USING_ARR(my_arr_desc, my_floats, 1, 3);
+ *
+ *  printf("Element 0: %f\n", ARR_DESC_ELT(float, 0, &my_arr_desc));
+ *  printf("Element 1: %f\n", ARR_DESC_ELT(float, 1, &my_arr_desc));
+ *
+ *  Outputs:
+ *
+ *  Element 0: 1.000000
+ *  Element 1: 2.000000
+ *
+ *  @warning There are no checks in place to catch invalid start indices; This
+ *  is left to the user.
+ */
+#define ARR_DESC_DEFINE_USING_ARR(type, name, array_ptr, start_idx, element_cnt) \
+    ARR_DESC_INTERNAL_DEFINE(                                           \
+        name,                                                           \
+        (type *) (array_ptr + start_idx),                               \
+        element_cnt,                                                    \
+        sizeof(type)                                                    \
+        ) /* Note the lacking semicolon*/
+
+/**
+ *  Declare an #ARR_DESC_t object.
+ */
+#define ARR_DESC_DECLARE(name)                              \
+    extern ARR_DESC_t name /* Note the lacking semicolon */
+
+/**
+ *  Evaluate to the number of bytes stored in the #ARR_DESC_t.
+ */
+#define ARR_DESC_BYTES(arr_desc_ptr)                                \
+    ((arr_desc_ptr)->element_count * (arr_desc_ptr)->element_size)
+
+/**
+ *  Set the contents of #ARR_DESC_t to value.
+ */
+#define ARR_DESC_MEMSET(arr_desc_ptr, value, bytes)     \
+    do                                                  \
+    {                                                   \
+        memset((arr_desc_ptr)->data_ptr,                \
+               value,                                   \
+               BOUND(0,                                 \
+                     (arr_desc_ptr)->underlying_size,   \
+                     bytes)                             \
+            );                                          \
+    } while (0)
+
+/**
+ *  Perform a memcpy of 'bytes' bytes from the source #ARR_DESC_t to the
+ *  destination #ARR_DESC_t.
+ */
+#define ARR_DESC_MEMCPY(arr_desc_dest_ptr, arr_desc_src_ptr, bytes) \
+    do                                                              \
+    {                                                               \
+        memcpy((arr_desc_dest_ptr)->data_ptr,                       \
+               (arr_desc_src_ptr)->data_ptr,                        \
+               BOUND(0,                                             \
+                     (arr_desc_dest_ptr)->underlying_size,          \
+                     bytes));                                       \
+    } while (0)
+
+/**
+ *  Evaluate to true if the source #ARR_DESC_t contents will fit into the
+ *  destination #ARR_DESC_t and false otherwise.
+ */
+#define ARR_DESC_COPYABLE(arr_desc_dest_ptr, arr_desc_src_ptr)  \
+      (ARR_DESC_BYTES(arr_desc_src_ptr) <=                      \
+       (arr_desc_dest_ptr)->underlying_size)
+
+/**
+ *  Copy all the data from the source #ARR_DESC_t to the destination
+ *  #ARR_DESC_t.
+ *
+ *  @note If the destination #ARR_DESC_t is too small to fit the source data the
+ *  copy is aborted and nothing happens.
+ */
+#define ARR_DESC_COPY(arr_desc_dest_ptr, arr_desc_src_ptr)      \
+    do                                                          \
+    {                                                           \
+        if (ARR_DESC_COPYABLE(arr_desc_dest_ptr,                 \
+                             arr_desc_src_ptr))                 \
+        {                                                       \
+            ARR_DESC_MEMCPY(arr_desc_dest_ptr,                  \
+                            arr_desc_src_ptr,                   \
+                            ARR_DESC_BYTES(arr_desc_src_ptr));  \
+            /* Update the properties*/                          \
+            (arr_desc_dest_ptr)->element_count =                \
+                (arr_desc_src_ptr)->element_count;              \
+            (arr_desc_dest_ptr)->element_size =                 \
+                (arr_desc_src_ptr)->element_size;               \
+        }                                                       \
+    } while (0)
+
+/**
+ *  Compare the data in two #ARR_DESC_t structs for the specified number of
+ *  bytes.
+ */
+#define ARR_DESC_MEMCMP(arr_desc_ptr_a, arr_desc_ptr_b, bytes)  \
+        memcmp((arr_desc_ptr_a)->data_ptr,                      \
+            (arr_desc_ptr_b)->data_ptr,                         \
+               bytes) /* Note the lacking semicolon */          \
+
+/**
+ *  Zero out the contents of the #ARR_DESC_t.
+ */
+#define ARR_DESC_ZERO(arr_desc_ptr)             \
+        ARR_DESC_MEMSET(arr_desc_ptr,           \
+                        0,                      \
+                        (arr_desc_ptr)->underlying_size)
+
+/**
+ *  Evaluate to the data address in #ARR_DESC_t at offset.
+ */
+#define ARR_DESC_DATA_ADDR(type, arr_desc_ptr, offset)  \
+        ((void*)(((type *)                              \
+                  ((arr_desc_ptr)->data_ptr))           \
+                 + offset))
+
+/**
+ *  Evaluate to the element in #ARR_DESC_t with type at idx.
+ */
+#define ARR_DESC_ELT(type, idx, arr_desc_ptr)           \
+        (*((type *) ARR_DESC_DATA_ADDR(type,            \
+                                       arr_desc_ptr,    \
+                                       idx)))
+
+#endif /* _ARR_DESC_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest.h
new file mode 100644
index 0000000..ad48adc
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest.h
@@ -0,0 +1,17 @@
+#ifndef _JTEST_H_
+#define _JTEST_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "jtest_fw.h"
+#include "jtest_test.h"
+#include "jtest_test_define.h"
+#include "jtest_test_call.h"
+#include "jtest_group.h"
+#include "jtest_group_define.h"
+#include "jtest_group_call.h"
+#include "jtest_cycle.h"
+
+#endif /* _JTEST_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_cycle.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_cycle.h
new file mode 100644
index 0000000..ed09f95
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_cycle.h
@@ -0,0 +1,79 @@
+#ifndef _JTEST_CYCLE_H_
+#define _JTEST_CYCLE_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "jtest_fw.h"           /* JTEST_DUMP_STRF() */
+#include "jtest_systick.h"
+#include "jtest_util.h"         /* STR() */
+
+/*--------------------------------------------------------------------------------*/
+/* Declare Module Variables */
+/*--------------------------------------------------------------------------------*/
+extern const char * JTEST_CYCLE_STRF;
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Wrap the function call, fn_call, to count execution cycles and display the
+ *  results.
+ */
+/* skipp function name + param
+#define JTEST_COUNT_CYCLES(fn_call)                     \
+    do                                                  \
+    {                                                   \
+        uint32_t __jtest_cycle_end_count;               \
+                                                        \
+        JTEST_SYSTICK_RESET(SysTick);                   \
+        JTEST_SYSTICK_START(SysTick);                   \
+                                                        \
+        fn_call;                                        \
+                                                        \
+        __jtest_cycle_end_count =                       \
+            JTEST_SYSTICK_VALUE(SysTick);               \
+                                                        \
+		JTEST_SYSTICK_RESET(SysTick);                   \
+        JTEST_DUMP_STRF(JTEST_CYCLE_STRF,               \
+                        STR(fn_call),                   \
+                        (JTEST_SYSTICK_INITIAL_VALUE -  \
+                         __jtest_cycle_end_count));     \
+    } while (0)
+*/
+#ifndef ARMv7A
+
+#define JTEST_COUNT_CYCLES(fn_call)                     \
+    do                                                  \
+    {                                                   \
+        uint32_t __jtest_cycle_end_count;               \
+                                                        \
+        JTEST_SYSTICK_RESET(SysTick);                   \
+        JTEST_SYSTICK_START(SysTick);                   \
+                                                        \
+        fn_call;                                        \
+                                                        \
+        __jtest_cycle_end_count =                       \
+            JTEST_SYSTICK_VALUE(SysTick);               \
+                                                        \
+		JTEST_SYSTICK_RESET(SysTick);           \
+        JTEST_DUMP_STRF(JTEST_CYCLE_STRF,               \
+                        (JTEST_SYSTICK_INITIAL_VALUE -  \
+                         __jtest_cycle_end_count));     \
+    } while (0)
+
+#else
+/* TODO */
+#define JTEST_COUNT_CYCLES(fn_call)                     \
+    do                                                  \
+    {                                                   \
+		fn_call;   										\
+    } while (0)
+
+#endif
+
+#endif /* _JTEST_CYCLE_H_ */
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_define.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_define.h
new file mode 100644
index 0000000..13ad0fb
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_define.h
@@ -0,0 +1,37 @@
+#ifndef _JTEST_DEFINE_H_
+#define _JTEST_DEFINE_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Makes a symbol for use as a struct name. Names made this way have two parts;
+ *  the first parts is a prefix common to all structs of that class. The second
+ *  is a specifier which differs for each instance of that struct type.
+ */
+#define JTEST_STRUCT_NAME(prefix, specifier)    \
+    CONCAT(prefix, specifier)
+
+/**
+ *  Define a struct with type with a name generated by #JTEST_STRUCT_NAME().
+ */
+#define JTEST_DEFINE_STRUCT(type, struct_name)    \
+    type struct_name
+
+/**
+ *  Declare a struct with type with a name generated by #JTEST_STRUCT_NAME().
+ */
+#define JTEST_DECLARE_STRUCT(struct_definition) \
+    extern struct_definition
+
+/**
+ *  Define and initialize a struct (created with JTEST_DEFINE_STRUCT()) and
+ *  initialize it with init_values.
+ */
+#define JTEST_INIT_STRUCT(struct_definition, init_values)       \
+    struct_definition = {                                       \
+        init_values                                             \
+    }
+
+#endif /* _JTEST_DEFINE_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_fw.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_fw.h
new file mode 100644
index 0000000..e48c0c5
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_fw.h
@@ -0,0 +1,282 @@
+#ifndef _JTEST_FW_H_
+#define _JTEST_FW_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include <stdint.h>             /* int32_t */
+#include <string.h>             /* strcpy() */
+#include <stdio.h>              /* sprintf() */
+#include "jtest_pf.h"           /* Extend JTEST_FW_t with Pass/Fail data */
+#include "jtest_group.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Type Definitions */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  A struct used to interface with the Keil Debugger.
+ */
+typedef struct JTEST_FW_struct
+{
+    /* Action Triggers: The Keil debugger monitors these values for changes.  In
+     * response to a change, the debugger executes code on the host. */
+    volatile int32_t test_start;
+    volatile int32_t test_end;
+    volatile int32_t group_start;
+    volatile int32_t group_end;
+    volatile int32_t dump_str;
+    volatile int32_t dump_data;
+    volatile int32_t exit_fw;
+
+    JTEST_GROUP_t * current_group_ptr;
+
+    /* Buffers: The C-code cannot send strings and data directly to the
+     * debugging framework. Instead, the debugger can be told to read 128 byte
+     * (by default) chunks of memory.  Data received in this manner requires
+     * post-processing to be legible.*/
+    char * str_buffer;
+    char * data_buffer;
+
+    /* Pass/Fail Data */
+    JTEST_PF_MEMBERS;
+
+} JTEST_FW_t;
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Default name for the JTEST_FW struct.
+ *
+ *  Define your own if you want the variable containing the #JTEST_FW_t to have
+ *  a different name.
+ */
+#ifndef JTEST_FW
+#define JTEST_FW JTEST_FW
+#endif
+
+/**
+ *  Default name for the JTEST_FW_STR_BUFFER.
+ *
+ *  Define your own if you want the variable containing the char buffer to have
+ *  a different name.
+ */
+#ifndef JTEST_FW_STR_BUFFER
+#define JTEST_FW_STR_BUFFER JTEST_FW_STR_BUFFER
+#endif
+
+/**
+ *  Size of the #JTEST_FW_t, output string-buffer.
+ *
+ *  If you change this value, make sure the "dump_str_fn" and "dump_data_fn"
+ *  functions in jtest_fns.ini uses the same size. If you aren't sure, read the
+ *  documentation Keil Debugger Command 'DISPLAY'.
+ */
+#define JTEST_BUF_SIZE 256
+
+
+/**
+ *  The maximum number of bytes output at once using #JTEST_DUMP_STRF().
+ */
+#define JTEST_STR_MAX_OUTPUT_SIZE 128
+
+/**
+ *  The maximum number of block transimissions needed to send a string from a
+ *  buffer with JTEST_BUF_SIZE.
+ */
+#define JTEST_STR_MAX_OUTPUT_SEGMENTS           \
+    (JTEST_BUF_SIZE / JTEST_STR_MAX_OUTPUT_SIZE)
+
+/**
+ *  Initialize the JTEST framework.
+ */
+#define JTEST_INIT()                                                    \
+    do                                                                  \
+    {                                                                   \
+        JTEST_FW.str_buffer = JTEST_FW_STR_BUFFER;                      \
+    } while (0)
+
+/* Debugger Action-triggering Macros */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Dispatch macro to trigger various actions in the Keil Debugger.
+ */
+#define JTEST_TRIGGER_ACTION(action_name)       \
+    do                                          \
+    {                                           \
+        action_name();                          \
+    } while (0)
+
+/**
+ *  Trigger the "Test Start" action in the Keil Debugger.
+ */
+#define JTEST_ACT_TEST_START()                  \
+    JTEST_TRIGGER_ACTION(test_start)
+
+/**
+ *  Trigger the "Test End" action in the Keil Debugger.
+ */
+#define JTEST_ACT_TEST_END()                    \
+    JTEST_TRIGGER_ACTION(test_end)
+
+
+/**
+ *  Trigger the "Group Start" action in the Keil Debugger.
+ */
+#define JTEST_ACT_GROUP_START()                 \
+    JTEST_TRIGGER_ACTION(group_start)
+
+/**
+ *  Trigger the "Group End" action in the Keil Debugger.
+ */
+#define JTEST_ACT_GROUP_END()                   \
+    JTEST_TRIGGER_ACTION(group_end)
+
+
+/**
+ *  Fill the buffer named buf_name with value and dump it to the Keil debugger
+ *  using action.
+ */
+#if defined(ARMv7A) || defined(FILEIO)
+
+#define JTEST_ACT_DUMP(action, buf_name, value) \
+    do                                          \
+    {                                           \
+        JTEST_CLEAR_BUFFER(buf_name);           \
+	    printf("%s",value);                     \
+        strcpy(JTEST_FW.buf_name, (value));     \
+        JTEST_TRIGGER_ACTION(action);           \
+    } while (0)
+
+#else
+
+#define JTEST_ACT_DUMP(action, buf_name, value) \
+    do                                          \
+    {                                           \
+        JTEST_CLEAR_BUFFER(buf_name);           \
+        strcpy(JTEST_FW.buf_name, (value));     \
+        JTEST_TRIGGER_ACTION(action);           \
+    } while (0)
+
+#endif
+/**
+ *  Trigger the "Exit Framework" action in the Keil Debugger.
+ */
+#define JTEST_ACT_EXIT_FW()                     \
+    do                                          \
+    {                                           \
+        JTEST_TRIGGER_ACTION(exit_fw);          \
+    } while (0)
+
+
+/* Buffer Manipulation Macros */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Clear the JTEST_FW buffer with name buf_name.
+ */
+#define JTEST_CLEAR_BUFFER(buf_name)                    \
+    do                                                  \
+    {                                                   \
+        memset(JTEST_FW.buf_name, 0, JTEST_BUF_SIZE);   \
+    } while (0)
+
+/**
+ *  Clear the memory needed for the JTEST_FW's string buffer.
+ */
+#define JTEST_CLEAR_STR_BUFFER()                \
+        JTEST_CLEAR_BUFFER(str_buffer)
+
+/**
+ *  Clear the memory needed for the JTEST_FW's data buffer.
+ */
+#define JTEST_CLEAR_DATA_BUFFER()               \
+        JTEST_CLEAR_BUFFER(data_buffer)
+
+/**
+ *  Dump the given string to the Keil Debugger.
+ */
+#define JTEST_DUMP_STR(string)                          \
+        JTEST_ACT_DUMP(dump_str, str_buffer, string)
+
+/**
+ *  Dump a formatted string to the Keil Debugger.
+ */
+#if defined(ARMv7A) || defined(FILEIO)
+
+#define JTEST_DUMP_STRF(format_str, ... )                               \
+    do                                                                  \
+    {                                                                   \
+        JTEST_CLEAR_STR_BUFFER();                                       \
+        sprintf(JTEST_FW.str_buffer,format_str, __VA_ARGS__);           \
+        printf("%s",JTEST_FW.str_buffer);                               \
+        jtest_dump_str_segments();                                      \
+    } while (0)
+
+#else
+
+#define JTEST_DUMP_STRF(format_str, ... )                               \
+    do                                                                  \
+    {                                                                   \
+        JTEST_CLEAR_STR_BUFFER();                                       \
+        sprintf(JTEST_FW.str_buffer,format_str, __VA_ARGS__);           \
+        jtest_dump_str_segments();                                      \
+    } while (0)
+
+#endif
+
+/* Pass/Fail Macros */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Increment the number of passed tests in #JTEST_FW.
+ */
+#define JTEST_FW_INC_PASSED(amount)             \
+        JTEST_PF_INC_PASSED(&JTEST_FW, amount)
+
+/**
+ *  Increment the number of passed tests in #JTEST_FW.
+ */
+#define JTEST_FW_INC_FAILED(amount)             \
+        JTEST_PF_INC_FAILED(&JTEST_FW, amount)
+
+/* Manipulating the Current Group */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Evaluate to the current_group_ptr in #JTEST_FW.
+ */
+#define JTEST_CURRENT_GROUP_PTR()               \
+    (JTEST_FW.current_group_ptr)
+
+#define JTEST_SET_CURRENT_GROUP(group_ptr)      \
+    do                                          \
+    {                                           \
+        JTEST_CURRENT_GROUP_PTR() = group_ptr;  \
+    } while (0)
+
+/*--------------------------------------------------------------------------------*/
+/* Declare Global Variables */
+/*--------------------------------------------------------------------------------*/
+extern char JTEST_FW_STR_BUFFER[JTEST_BUF_SIZE];
+extern volatile JTEST_FW_t JTEST_FW;
+
+/*--------------------------------------------------------------------------------*/
+/* Function Prototypes */
+/*--------------------------------------------------------------------------------*/
+void jtest_dump_str_segments(void);
+
+void test_start  (void);
+void test_end    (void);
+void group_start (void);
+void group_end   (void);
+void dump_str    (void);
+void dump_data   (void);
+void exit_fw     (void);
+
+
+#endif /* _JTEST_FW_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_group.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_group.h
new file mode 100644
index 0000000..de47920
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_group.h
@@ -0,0 +1,66 @@
+#ifndef _JTEST_GROUP_H_
+#define _JTEST_GROUP_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "jtest_pf.h"
+#include "jtest_util.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Type Definitions */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  A struct which represents a group of #JTEST_TEST_t structs. This struct is
+ *  used to run the group of tests, and report on their outcomes.
+ */
+typedef struct JTEST_GROUP_struct
+{
+    void (* group_fn_ptr) (void); /**< Pointer to the test group */
+    char * name_str;              /**< Name of the group */
+    
+    /* Extend the #JTEST_GROUP_t with Pass/Fail information.*/
+    JTEST_PF_MEMBERS;
+} JTEST_GROUP_t;
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Set the name of JTEST_GROUP_t.
+ */
+#define JTEST_GROUP_SET_NAME(group_ptr, name)     \
+    JTEST_SET_STRUCT_ATTRIBUTE(group_ptr, name_str, name)
+
+#define JTEST_GROUP_SET_FN(group_ptr, fn_ptr)     \
+    JTEST_SET_STRUCT_ATTRIBUTE(group_ptr, group_fn_ptr, fn_ptr)
+
+/**
+ *  Increment the number of tests passed in the JTEST_GROUP_t pointed to by
+ *  group_ptr.
+ */
+#define JTEST_GROUP_INC_PASSED(group_ptr, amount) \
+    JTEST_PF_INC_PASSED(group_ptr, amount)
+
+/**
+ *  Increment the number of tests failed in the JTEST_GROUP_t pointed to by
+ *  group_ptr.
+ */
+#define JTEST_GROUP_INC_FAILED(group_ptr, amount) \
+    JTEST_PF_INC_FAILED(group_ptr, amount)
+
+/**
+ *  Reset the pass/fail information of the #JTEST_GROUP_t pointed to by
+ *  group_ptr.
+ */
+#define JTEST_GROUP_RESET_PF(group_ptr)         \
+    do                                          \
+    {                                           \
+        JTEST_PF_RESET_PASSED(group_ptr);       \
+        JTEST_PF_RESET_FAILED(group_ptr);       \
+    } while (0)
+
+#endif /* _JTEST_GROUP_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_group_call.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_group_call.h
new file mode 100644
index 0000000..6b60958
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_group_call.h
@@ -0,0 +1,126 @@
+#ifndef _JTEST_GROUP_CALL_H_
+#define _JTEST_GROUP_CALL_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "jtest_fw.h"
+#include <inttypes.h>
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Execute the test in the #JTEST_GROUP_t struct associated witht he identifier
+ *  group_fn.
+ */
+#define JTEST_GROUP_RUN(group_fn)                                   \
+    do                                                              \
+    {                                                               \
+        JTEST_DUMP_STR("Group Name:\n");                            \
+        JTEST_DUMP_STR(JTEST_GROUP_STRUCT_NAME(group_fn).name_str); \
+        JTEST_GROUP_STRUCT_NAME(group_fn).group_fn_ptr();           \
+    } while (0)
+
+
+/**
+ *  Update the enclosing #JTEST_GROUP_t's pass/fail information using the
+ *  current #JTEST_GROUP_t's.
+ *
+ *  @param group_ptr Pointer to the current #JTEST_GROUP_t.
+ *  @param parent_ptr Pointer to the enclosing #JTEST_GROUP_t.
+ *
+ *  @warning Only run this if the current #JTEST_GROUP_t is being called within
+ *  the context of another #JTEST_GROUP_t.
+ */
+#define JTEST_GROUP_UPDATE_PARENT_GROUP_PF(group_ptr, parent_group_ptr) \
+    do                                                                  \
+    {                                                                   \
+        JTEST_GROUP_INC_PASSED(parent_group_ptr,                        \
+                               (group_ptr)->passed);                    \
+        JTEST_GROUP_INC_FAILED(parent_group_ptr,                        \
+                               (group_ptr)->failed);                    \
+    } while (0)
+
+/**
+ *  Update the #JTEST_FW's pass/fail information using the current
+ *  #JTEST_GROUP_t's.
+ */
+#define JTEST_GROUP_UPDATE_FW_PF(group_ptr)                     \
+    do                                                          \
+    {                                                           \
+        JTEST_FW_INC_PASSED((group_ptr)->passed);               \
+        JTEST_FW_INC_FAILED((group_ptr)->failed);               \
+    } while (0)
+
+/**
+ *  Update the enclosing context with the current #JTEST_GROUP_t's pass/fail
+ *  information. If this group isn't in an enclosing group, it updates the
+ *  #JTEST_FW's pass/fail info by default.
+ */
+#define JTEST_GROUP_UPDATE_PARENT_GROUP_OR_FW_PF(group_ptr,         \
+                                                 parent_group_ptr)  \
+    do                                                              \
+    {                                                               \
+        /* Update the pass fail counts in the parent group */       \
+        if (parent_group_ptr /* Null implies Top*/)                 \
+        {                                                           \
+            JTEST_GROUP_UPDATE_PARENT_GROUP_PF(                     \
+                group_ptr,                                          \
+                parent_group_ptr);                                  \
+        } else {                                                    \
+            JTEST_GROUP_UPDATE_FW_PF(                               \
+                group_ptr);                                         \
+        }                                                           \
+    } while (0)
+
+/**
+ *  Dump the results of running the #JTEST_GROUP_t to the Keil Debugger.
+ */
+#define JTEST_GROUP_DUMP_RESULTS(group_ptr)                             \
+        do                                                              \
+        {                                                               \
+            JTEST_DUMP_STRF(                                            \
+                "Tests Run: %" PRIu32 "\n"                              \
+                "----------\n"                                          \
+                "   Passed: %" PRIu32 "\n"                              \
+                "   Failed: %" PRIu32 "\n",                             \
+                (group_ptr)->passed + (group_ptr)->failed,              \
+                (group_ptr)->passed,                                    \
+                (group_ptr)->failed);                                   \
+        } while (0)
+
+/**
+ *  Call the #JTEST_GROUP_t associated with the identifier group_fn.
+ */
+#define JTEST_GROUP_CALL(group_fn)                                      \
+        do                                                              \
+        {   /* Save the current group from JTEST_FW_t before swapping */ \
+            /* it to this group (in order to restore it later )*/       \
+            JTEST_GROUP_t * __jtest_temp_group_ptr =                    \
+                JTEST_CURRENT_GROUP_PTR();                              \
+            JTEST_SET_CURRENT_GROUP(&JTEST_GROUP_STRUCT_NAME(group_fn)); \
+                                                                        \
+            /* Reset this group's pass/fail count. Each group */        \
+            /* should only remember counts for its last execution. */   \
+            JTEST_GROUP_RESET_PF(JTEST_CURRENT_GROUP_PTR());            \
+                                                                        \
+            /* Run the current group */                                 \
+            JTEST_ACT_GROUP_START();                                    \
+            JTEST_GROUP_RUN(group_fn);                                  \
+            JTEST_ACT_GROUP_END();                                      \
+                                                                        \
+            /* Update the pass fail counts in the parent group (or FW) */ \
+            JTEST_GROUP_UPDATE_PARENT_GROUP_OR_FW_PF(                   \
+                JTEST_CURRENT_GROUP_PTR(),                              \
+                __jtest_temp_group_ptr);                                \
+                                                                        \
+            JTEST_GROUP_DUMP_RESULTS(JTEST_CURRENT_GROUP_PTR());        \
+                                                                        \
+            /* Restore the previously current group */                  \
+            JTEST_SET_CURRENT_GROUP(__jtest_temp_group_ptr);            \
+        } while (0)
+
+#endif /* _JTEST_GROUP_CALL_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_group_define.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_group_define.h
new file mode 100644
index 0000000..673a287
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_group_define.h
@@ -0,0 +1,87 @@
+#ifndef _JTEST_GROUP_DEFINE_H_
+#define _JTEST_GROUP_DEFINE_H_
+
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "jtest_util.h"
+#include "jtest_define.h"
+#include "jtest_group.h"
+
+/* For defining macros with optional arguments */
+#include "opt_arg/opt_arg.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Prefix for all #JTEST_GROUP_t structs.
+ */
+#define JTEST_GROUP_STRUCT_NAME_PREFIX G_JTEST_GROUP_STRUCT_
+
+/**
+ *  Define test template used by #JTEST_GROUP_t tests.
+ */
+#define JTEST_GROUP_FN_TEMPLATE(group_fn)    \
+    void group_fn(void)
+
+#define JTEST_GROUP_FN_PROTOTYPE JTEST_GROUP_FN_TEMPLATE /**< Alias for
+                                                            #JTEST_GROUP_FN_TEMPLATE. */
+
+/**
+ *  Evaluate to the name of the #JTEST_GROUP_t struct associated with group_fn.
+ */
+#define JTEST_GROUP_STRUCT_NAME(group_fn)    \
+    JTEST_STRUCT_NAME(JTEST_GROUP_STRUCT_NAME_PREFIX, group_fn)
+
+/**
+ *  Define a #JTEST_GROUP_t struct based on the given group_fn.
+ */
+#define JTEST_GROUP_DEFINE_STRUCT(group_fn)  \
+    JTEST_DEFINE_STRUCT(JTEST_GROUP_t,       \
+                        JTEST_GROUP_STRUCT_NAME(group_fn))
+
+/**
+ *  Declare a #JTEST_GROUP_t struct based on the given group_fn.
+ */
+#define JTEST_GROUP_DECLARE_STRUCT(group_fn) \
+    JTEST_DECLARE_STRUCT(JTEST_GROUP_DEFINE_STRUCT(group_fn))
+
+/**
+ *  Contents needed to initialize a JTEST_GROUP_t struct.
+ */
+#define JTEST_GROUP_STRUCT_INIT(group_fn)    \
+    group_fn,                                \
+        STR_NL(group_fn),                       \
+        JTEST_PF_MEMBER_INIT
+
+/**
+ *  Initialize the contents of a #JTEST_GROUP_t struct.
+ */
+#define JTEST_GROUP_INIT(group_fn)           \
+    JTEST_GROUP_DEFINE_STRUCT(group_fn) = {  \
+        JTEST_GROUP_STRUCT_INIT(group_fn)    \
+    }
+
+/* Test Definition Macro */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Define a #JTEST_GROUP_t object and a test function.
+ */
+#define JTEST_DEFINE_GROUP(group_fn)         \
+    JTEST_GROUP_FN_PROTOTYPE(group_fn);      \
+    JTEST_GROUP_INIT(group_fn);              \
+    JTEST_GROUP_FN_PROTOTYPE(group_fn) /* Notice the lacking semicolon */
+
+/**
+ *  Declare a #JTEST_GROUP_t object and a test function prototype.
+ */
+#define JTEST_DECLARE_GROUP(group_fn)        \
+    JTEST_GROUP_FN_PROTOTYPE(group_fn);      \
+    JTEST_GROUP_DECLARE_STRUCT(group_fn) /* Note the lacking semicolon */
+
+#endif /* _JTEST_GROUP_DEFINE_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_pf.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_pf.h
new file mode 100644
index 0000000..6e55d40
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_pf.h
@@ -0,0 +1,85 @@
+#ifndef _JTEST_PF_H_
+#define _JTEST_PF_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Purpose */
+/*--------------------------------------------------------------------------------*/
+/* jtest_pf.h Contains macros useful for capturing pass/fail data. */
+
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ * Members that can be added to other structs to extend them pass/fail data and
+ * corresponding functionality.
+ */
+#define JTEST_PF_MEMBERS                            \
+    uint32_t passed;                                \
+    uint32_t failed /* Note the lacking semicolon*/ \
+
+/**
+ *  Used for initializing JTEST_PF_MEMBERS in a struct declaration.
+ */
+#define JTEST_PF_MEMBER_INIT                    \
+    0,                                          \
+    0
+
+/* Member-Incrementing Macros */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Dispatch macro for incrementing #JTEST_PF_MEMBERS.
+ *
+ *  @param xxx Values: 'passed', 'failed'
+ */
+#define JTEST_PF_INC_XXX(xxx, struct_pf_ptr, amount)    \
+    do                                                  \
+    {                                                   \
+        ((struct_pf_ptr)->xxx) += (amount);             \
+    } while (0)
+
+/**
+ *  Specialization of the #JTEST_PF_INC_XXX macro to increment the passed
+ *  member.
+ */
+#define JTEST_PF_INC_PASSED(struct_pf_ptr, amount)  \
+    JTEST_PF_INC_XXX(passed, struct_pf_ptr, amount)
+
+
+/**
+ *  Specialization of the #JTEST_PF_INC_XXX macro to increment the failed
+ *  member.
+ */
+#define JTEST_PF_INC_FAILED(struct_pf_ptr, amount)  \
+    JTEST_PF_INC_XXX(failed, struct_pf_ptr, amount)
+
+
+/* Member-Resetting Macros */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Dispatch macro for setting #JTEST_PF_MEMBERS to zero.
+ *
+ *  @param xxx Values: 'passed', 'failed'
+ */
+#define JTEST_PF_RESET_XXX(xxx, struct_pf_ptr)  \
+    do                                          \
+    {                                           \
+        ((struct_pf_ptr)->xxx) = UINT32_C(0);   \
+    } while (0)
+
+/**
+ *  Specialization of #JTEST_PF_RESET_XXX for the 'passed' member.
+ */
+#define JTEST_PF_RESET_PASSED(struct_pf_ptr)    \
+    JTEST_PF_RESET_XXX(passed, struct_pf_ptr)
+
+/**
+ *  Specialization of #JTEST_PF_RESET_XXX for the 'failed' member.
+ */
+#define JTEST_PF_RESET_FAILED(struct_pf_ptr)    \
+    JTEST_PF_RESET_XXX(failed, struct_pf_ptr)
+
+#endif /* _JTEST_PF_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_systick.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_systick.h
new file mode 100644
index 0000000..afb6e05
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_systick.h
@@ -0,0 +1,94 @@
+#ifndef _JTEST_SYSTICK_H_
+#define _JTEST_SYSTICK_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes                                                                       */
+/*--------------------------------------------------------------------------------*/
+
+/* Get access to the SysTick structure. */
+#if   defined ARMCM0
+  #include "ARMCM0.h"
+#elif defined ARMCM0P
+  #include "ARMCM0plus.h"
+#elif defined ARMCM0P_MPU
+  #include "ARMCM0plus_MPU.h"
+#elif defined ARMCM3
+  #include "ARMCM3.h"
+#elif defined ARMCM4
+  #include "ARMCM4.h"
+#elif defined ARMCM4_FP
+  #include "ARMCM4_FP.h"
+#elif defined ARMCM7
+  #include "ARMCM7.h" 
+#elif defined ARMCM7_SP
+  #include "ARMCM7_SP.h"
+#elif defined ARMCM7_DP
+  #include "ARMCM7_DP.h"
+#elif defined ARMSC000
+  #include "ARMSC000.h"
+#elif defined ARMSC300
+  #include "ARMSC300.h"
+#elif defined ARMv8MBL
+  #include "ARMv8MBL.h"
+#elif defined ARMv8MML
+  #include "ARMv8MML.h"
+#elif defined ARMv8MML_DSP
+  #include "ARMv8MML_DSP.h"
+#elif defined ARMv8MML_SP
+  #include "ARMv8MML_SP.h"
+#elif defined ARMv8MML_DSP_SP
+  #include "ARMv8MML_DSP_SP.h"
+#elif defined ARMv8MML_DP
+  #include "ARMv8MML_DP.h"
+#elif defined ARMv8MML_DSP_DP
+  #include "ARMv8MML_DSP_DP.h"
+#elif defined ARMv7A
+  /* TODO */
+#else
+  #warning "no appropriate header file found!"
+#endif
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines                                                             */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Initial value for the SysTick module.
+ *
+ *  This is also the maximum value, important as SysTick is a decrementing counter.
+ */
+#define JTEST_SYSTICK_INITIAL_VALUE       0xFFFFFF
+
+/**
+ *  Reset the SysTick, decrementing timer to it's maximum value and disable it.
+ *
+ *  This macro should leave the SysTick timer in a state that's ready for cycle
+ *  counting.
+ */
+#define JTEST_SYSTICK_RESET(systick_ptr)                    \
+    do                                                      \
+    {                                                       \
+        (systick_ptr)->CTRL = SysTick_CTRL_CLKSOURCE_Msk;   \
+                                                            \
+        (systick_ptr)->LOAD = JTEST_SYSTICK_INITIAL_VALUE;  \
+        (systick_ptr)->VAL  = JTEST_SYSTICK_INITIAL_VALUE;  \
+    } while (0)
+
+/**
+ *  Start the SysTick timer, sourced by the processor clock.
+ */
+#define JTEST_SYSTICK_START(systick_ptr)                    \
+    do                                                      \
+    {                                                       \
+        (systick_ptr)->CTRL =                               \
+            SysTick_CTRL_ENABLE_Msk |                       \
+            SysTick_CTRL_CLKSOURCE_Msk;                     \
+    } while (0)
+
+/**
+ *  Evaluate to the current value of the SysTick timer.
+ */
+#define JTEST_SYSTICK_VALUE(systick_ptr)                    \
+    ((systick_ptr)->VAL)
+           
+#endif /* _JTEST_SYSTICK_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_test.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_test.h
new file mode 100644
index 0000000..397c562
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_test.h
@@ -0,0 +1,100 @@
+#ifndef _JTEST_TEST_H_
+#define _JTEST_TEST_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include <stdint.h>
+#include "jtest_util.h"
+#include "jtest_test_ret.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Type Definitions */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  A struct which represents a Test in the JTEST framework.  This struct is
+ *  used to enable, run, and describe the test it represents.
+ */
+typedef struct JTEST_TEST_struct
+{
+    JTEST_TEST_RET_t ( * test_fn_ptr)(void); /**< Pointer to the test function. */
+    char   * test_fn_str;                    /**< Name of the test function */
+    char   * fut_str;           /**< Name of the function under test. */
+
+    /**
+     *  Flags that govern how the #JTEST_TEST_t behaves.
+     */
+    union {
+        struct {
+            unsigned enabled : 1;
+            unsigned unused  : 7;
+        } bits;
+        uint8_t byte;           /* Access all flags at once. */
+    } flags;
+    
+} JTEST_TEST_t;
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Assign a test function to the #JTEST_TEST_t struct.
+ */
+#define JTEST_TEST_SET_FN(jtest_test_ptr, fn_ptr)                   \
+    JTEST_SET_STRUCT_ATTRIBUTE(jtest_test_ptr, test_fn_ptr, fn_ptr)
+
+/**
+ *  Specify a function under test (FUT) for the #JTEST_TEST_t struct.
+ */
+#define JTEST_TEST_SET_FUT(jtest_test_ptr, str)                 \
+    JTEST_SET_STRUCT_ATTRIBUTE(jtest_test_ptr, fut_str, str)
+
+/* Macros concerning JTEST_TEST_t flags */
+/*--------------------------------------------------------------------------------*/
+
+#define JTEST_TEST_FLAG_SET 1 /**< Value of a set #JTEST_TEST_t flag. */
+#define JTEST_TEST_FLAG_CLR 0 /**< Value of a cleared #JTEST_TEST_t flag. */
+
+/**
+ *  Evaluate to the flag in #JTEST_TEST_t having flag_name.
+ */
+#define JTEST_TEST_FLAG(jtest_test_ptr, flag_name)  \
+    ((jtest_test_ptr)->flags.bits.flag_name)
+
+/**
+ *  Dispatch macro for setting and clearing #JTEST_TEST_t flags.
+ *
+ *  @param jtest_test_ptr Pointer to a #JTEST_TEST_t struct.
+ *  @param flag_name      Name of the flag to set in #JTEST_TEST_t.flags.bits
+ *  @param xxx            Vaid values: "SET" or "CLR"
+ *
+ *  @note This function depends on JTEST_TEST_FLAG_SET and JTEST_TEST_FLAG_CLR.
+ */
+#define JTEST_TEST_XXX_FLAG(jtest_test_ptr, flag_name, xxx)                  \
+    do                                                                       \
+    {                                                                        \
+        JTEST_TEST_FLAG(jtest_test_ptr, flag_name) = JTEST_TEST_FLAG_##xxx ; \
+    } while (0)
+
+/**
+ *  Specification of #JTEST_TEST_XXX_FLAG to set #JTEST_TEST_t flags.
+ */
+#define JTEST_TEST_SET_FLAG(jtest_test_ptr, flag_name)                       \
+    JTEST_TEST_XXX_FLAG(jtest_test_ptr, flag_name, SET)
+
+/**
+ *  Specification of #JTEST_TEST_XXX_FLAG to clear #JTEST_TEST_t flags.
+ */
+#define JTEST_TEST_CLR_FLAG(jtest_test_ptr, flag_name)                       \
+    JTEST_TEST_XXX_FLAG(jtest_test_ptr, flag_name, CLR)
+
+/**
+ *  Evaluate to true if the #JTEST_TEST_t is enabled.
+ */
+#define JTEST_TEST_IS_ENABLED(jtest_test_ptr)                           \
+    (JTEST_TEST_FLAG(jtest_test_ptr, enabled) == JTEST_TEST_FLAG_SET)
+
+#endif /* _JTEST_TEST_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_test_call.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_test_call.h
new file mode 100644
index 0000000..2040370
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_test_call.h
@@ -0,0 +1,121 @@
+#ifndef _JTEST_TEST_CALL_H_
+#define _JTEST_TEST_CALL_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+#include "jtest_test.h"
+#include "jtest_test_define.h"
+#include "jtest_fw.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Exectute the test in the #JTEST_TEST_t struct associated with the identifier
+ *  test_fn and store the result in retval.
+ */
+#define JTEST_TEST_RUN(retval, test_fn)                                 \
+    do                                                                  \
+    {                                                                   \
+        JTEST_DUMP_STR("Test Name:\n");                                 \
+        JTEST_DUMP_STR(JTEST_TEST_STRUCT_NAME(test_fn).test_fn_str);    \
+        JTEST_DUMP_STR("Function Under Test:\n");                       \
+        JTEST_DUMP_STR(JTEST_TEST_STRUCT_NAME(test_fn).fut_str);        \
+        retval = JTEST_TEST_STRUCT_NAME(test_fn).test_fn_ptr();         \
+    } while (0)
+
+/**
+ *  Update the enclosing #JTEST_GROUP_t's pass/fail information based on
+ *  test_retval.
+ *
+ *  @param test_retval A #JTEST_TEST_RET_enum for the current test.
+ *
+ *  @warning Only use if #JTEST_TEST_t is called in the context of a
+ *  #JTEST_GROUP_t.
+ */
+#define JTEST_TEST_UPDATE_PARENT_GROUP_PF(test_retval)              \
+    do                                                              \
+    {                                                               \
+        /* Update enclosing JTEST_GROUP_t with pass/fail info */    \
+        if (test_retval == JTEST_TEST_PASSED)                       \
+        {                                                           \
+            JTEST_GROUP_INC_PASSED(JTEST_CURRENT_GROUP_PTR(), 1);   \
+        } else {                                                    \
+            JTEST_GROUP_INC_FAILED(JTEST_CURRENT_GROUP_PTR(), 1);   \
+        }                                                           \
+    } while (0)
+
+/**
+ *  Update the #JTEST_FW with pass/fail information based on test_retval.
+ *
+ *  @param test_retval A #JTEST_TEST_RET_enum for the current test.
+ */
+#define JTEST_TEST_UPDATE_FW_PF(test_retval)                        \
+    do                                                              \
+    {                                                               \
+        /* Update the JTEST_FW with pass/fail info */                \
+        if (test_retval == JTEST_TEST_PASSED)                       \
+        {                                                           \
+            JTEST_FW_INC_PASSED( 1);                                \
+        } else {                                                    \
+            JTEST_FW_INC_FAILED(1);                                 \
+        }                                                           \
+    } while (0)
+
+/**
+ *  Update the enclosing JTEST_GROUP_t's pass/fail information, or the
+ *  #JTEST_FW's if this test has no enclosing #JTEST_GROUP_t.
+ *
+ *  @param test_retval A #JTEST_TEST_RET_enum for the current test.
+ */
+#define JTEST_TEST_UPDATE_PARENT_GROUP_OR_FW_PF(test_retval)            \
+    do                                                                  \
+    {                                                                   \
+        /* Update pass-fail information */                              \
+        if (JTEST_CURRENT_GROUP_PTR() /* Non-null */)                    \
+        {                                                               \
+            JTEST_TEST_UPDATE_PARENT_GROUP_PF(test_retval);             \
+        } else {                                                        \
+            JTEST_TEST_UPDATE_FW_PF(test_retval);                       \
+        }                                                               \
+    } while (0)
+
+/**
+ *  Dump the results of the test to the Keil Debugger.
+ */
+#define JTEST_TEST_DUMP_RESULTS(test_retval)        \
+        do                                          \
+        {                                           \
+            if (test_retval == JTEST_TEST_PASSED)   \
+            {                                       \
+                JTEST_DUMP_STR("Test Passed\n");      \
+            } else {                                \
+                JTEST_DUMP_STR("Test Failed\n");      \
+            }                                       \
+        } while (0)
+
+/**
+ *  Call the #JTEST_TEST_t assocaited with the identifier test_fn.
+ */
+#define JTEST_TEST_CALL(test_fn)                                        \
+    do                                                                  \
+    {                                                                   \
+        if (JTEST_TEST_IS_ENABLED(&JTEST_TEST_STRUCT_NAME(test_fn)))    \
+        {                                                               \
+            /* Default to failure */                                    \
+            JTEST_TEST_RET_t __jtest_test_ret = JTEST_TEST_FAILED;      \
+                                                                        \
+            JTEST_ACT_TEST_START();                                     \
+            JTEST_TEST_RUN(__jtest_test_ret, test_fn);                  \
+                                                                        \
+            /* Update pass-fail information */                          \
+            JTEST_TEST_UPDATE_PARENT_GROUP_OR_FW_PF(__jtest_test_ret);  \
+                                                                        \
+            JTEST_TEST_DUMP_RESULTS(__jtest_test_ret);                  \
+            JTEST_ACT_TEST_END();                                       \
+        }                                                               \
+    } while (0)
+
+#endif /* _JTEST_TEST_CALL_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_test_define.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_test_define.h
new file mode 100644
index 0000000..de30251
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_test_define.h
@@ -0,0 +1,133 @@
+#ifndef _JTEST_TEST_DEFINE_H_
+#define _JTEST_TEST_DEFINE_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "jtest_util.h"
+#include "jtest_define.h"
+#include "jtest_test.h"
+
+/* For defining macros with optional arguments */
+#include "opt_arg/opt_arg.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Prefix for all #JTEST_TEST_t structs.
+ */
+#define JTEST_TEST_STRUCT_NAME_PREFIX G_JTEST_TEST_STRUCT_
+
+/**
+ *  Define test template used by #JTEST_TEST_t tests.
+ */
+#define JTEST_TEST_FN_TEMPLATE(test_fn)                         \
+    JTEST_TEST_RET_t test_fn(void)
+
+#define JTEST_TEST_FN_PROTOTYPE JTEST_TEST_FN_TEMPLATE /**< Alias for
+                                                        * #JTEST_TEST_FN_TEMPLATE. */
+
+/**
+ *  Evaluate to the name of the #JTEST_TEST_t struct associated with test_fn.
+ */
+#define JTEST_TEST_STRUCT_NAME(test_fn)                         \
+    JTEST_STRUCT_NAME(JTEST_TEST_STRUCT_NAME_PREFIX, test_fn)
+
+/**
+ *  Define a #JTEST_TEST_t struct based on the given test_fn.
+ */
+#define JTEST_TEST_DEFINE_STRUCT(test_fn)                   \
+    JTEST_DEFINE_STRUCT(JTEST_TEST_t,                       \
+                        JTEST_TEST_STRUCT_NAME(test_fn))
+
+/**
+ *  Declare a #JTEST_TEST_t struct based on the given test_fn.
+ */
+#define JTEST_TEST_DECLARE_STRUCT(test_fn)      \
+    JTEST_DECLARE_STRUCT(JTEST_TEST_DEFINE_STRUCT(test_fn))
+
+/**
+ *  Contents needed to initialize a JTEST_TEST_t struct.
+ */
+#define JTEST_TEST_STRUCT_INIT(test_fn, fut, enable)    \
+    test_fn,                                            \
+        STR_NL(test_fn),                                   \
+        STR_NL(fut),                                       \
+    {                                                   \
+        {                                               \
+            enable,                                     \
+                0                                       \
+        }                                               \
+    }                                                   \
+        
+
+/**
+ *  Initialize the contents of a #JTEST_TEST_t struct.
+ */
+#define JTEST_TEST_INIT(test_fn, fut, enable)              \
+    JTEST_TEST_DEFINE_STRUCT(test_fn) = {                  \
+        JTEST_TEST_STRUCT_INIT(test_fn, fut, enable)       \
+    }
+
+/* Test Definition Macro */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Define a #JTEST_TEST_t object and a test function.
+ */
+#define _JTEST_DEFINE_TEST(test_fn, fut, enable)           \
+    JTEST_TEST_FN_PROTOTYPE(test_fn);                      \
+    JTEST_TEST_INIT(test_fn, fut, enable);                 \
+    JTEST_TEST_FN_PROTOTYPE(test_fn) /* Notice the lacking semicolon */
+
+/**
+ *  Declare a #JTEST_TEST_t object and a test function prototype.
+ */
+#define JTEST_DECLARE_TEST(test_fn)                                     \
+    JTEST_TEST_FN_PROTOTYPE(test_fn);                                   \
+    JTEST_TEST_DECLARE_STRUCT(test_fn) /* Note the lacking semicolon */
+
+/*--------------------------------------------------------------------------------*/
+/* Macros with optional arguments */
+/*--------------------------------------------------------------------------------*/
+
+/* Top-level Interface */
+#define JTEST_DEFINE_TEST(...)                             \
+    JTEST_DEFINE_TEST_(PP_NARG(__VA_ARGS__), ##__VA_ARGS__)
+
+/* Dispatch Macro*/
+#define JTEST_DEFINE_TEST_(N, ...)                         \
+    SPLICE(JTEST_DEFINE_TEST_, N)(__VA_ARGS__)
+
+/* Default Arguments */
+#define JTEST_DEFINE_TEST_DEFAULT_FUT /* Blank */
+#define JTEST_DEFINE_TEST_DEFAULT_ENABLE                   \
+    JTEST_TRUE                                 /* Tests enabled by
+                                                * default. */ 
+
+/* Dispatch Cases*/
+#define JTEST_DEFINE_TEST_1(_1)                            \
+    _JTEST_DEFINE_TEST(                                    \
+        _1,                                                \
+        JTEST_DEFINE_TEST_DEFAULT_FUT,                     \
+        JTEST_DEFINE_TEST_DEFAULT_ENABLE                   \
+        )
+
+#define JTEST_DEFINE_TEST_2(_1, _2)                        \
+    _JTEST_DEFINE_TEST(                                    \
+        _1,                                                \
+        _2,                                                \
+        JTEST_DEFINE_TEST_DEFAULT_ENABLE                   \
+        )
+
+#define JTEST_DEFINE_TEST_3(_1, _2, _3)                    \
+    _JTEST_DEFINE_TEST(                                    \
+        _1,                                                \
+        _2,                                                \
+        _3                                                 \
+        )
+
+#endif /* _JTEST_TEST_DEFINE_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_test_ret.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_test_ret.h
new file mode 100644
index 0000000..e8d80f3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_test_ret.h
@@ -0,0 +1,17 @@
+#ifndef _JTEST_TEST_RET_H_
+#define _JTEST_TEST_RET_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Type Definitions */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Values a #JTEST_TEST_t can return.
+ */
+typedef enum JTEST_TEST_RET_enum
+{
+    JTEST_TEST_PASSED,
+    JTEST_TEST_FAILED
+} JTEST_TEST_RET_t;
+
+#endif /* _JTEST_TEST_RET_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_util.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_util.h
new file mode 100644
index 0000000..3dec6ea
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/jtest_util.h
@@ -0,0 +1,27 @@
+#ifndef _JTEST_UTIL_H_
+#define _JTEST_UTIL_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "util/util.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+
+/* Define boolean values for the framework. */
+#define JTEST_TRUE  1           /**< Value used for TRUE in JTEST. */
+#define JTEST_FALSE 0           /**< Value used for FALSE in JTEST. */
+
+/**
+ *  Set the value of the attribute in the struct to by struct_ptr to value.
+ */
+#define JTEST_SET_STRUCT_ATTRIBUTE(struct_ptr, attribute, value)    \
+    do                                                              \
+    {                                                               \
+        (struct_ptr)->attribute = (value);                          \
+    } while (0)
+
+#endif /* _JTEST_UTIL_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/opt_arg/opt_arg.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/opt_arg/opt_arg.h
new file mode 100644
index 0000000..94bf0e0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/opt_arg/opt_arg.h
@@ -0,0 +1,15 @@
+#ifndef _OPT_ARG_H_
+#define _OPT_ARG_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "pp_narg.h"
+#include "splice.h"
+
+/* If you are Joseph Jaoudi, you have a snippet which expands into an
+   example. If you are not Joseph, but possess his code, study the examples. If
+   you have no examples, turn back contact Joseph. */
+
+#endif /* _OPT_ARG_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/opt_arg/pp_narg.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/opt_arg/pp_narg.h
new file mode 100644
index 0000000..48103c4
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/opt_arg/pp_narg.h
@@ -0,0 +1,25 @@
+#ifndef _PP_NARG_H_
+#define _PP_NARG_H_
+
+#define PP_NARG(...)                                      \
+    PP_NARG_(__VA_ARGS__,PP_RSEQ_N())
+#define PP_NARG_(...)                                     \
+    PP_ARG_N(__VA_ARGS__)
+#define PP_ARG_N(                                         \
+                 _1, _2, _3, _4, _5, _6, _7, _8, _9,_10,  \
+                 _11,_12,_13,_14,_15,_16,_17,_18,_19,_20, \
+                 _21,_22,_23,_24,_25,_26,_27,_28,_29,_30, \
+                 _31,_32,_33,_34,_35,_36,_37,_38,_39,_40, \
+                 _41,_42,_43,_44,_45,_46,_47,_48,_49,_50, \
+                 _51,_52,_53,_54,_55,_56,_57,_58,_59,_60, \
+                 _61,_62,_63,N,...) N
+#define PP_RSEQ_N()                                       \
+    63,62,61,60,                                          \
+        59,58,57,56,55,54,53,52,51,50,                    \
+        49,48,47,46,45,44,43,42,41,40,                    \
+        39,38,37,36,35,34,33,32,31,30,                    \
+        29,28,27,26,25,24,23,22,21,20,                    \
+        19,18,17,16,15,14,13,12,11,10,                    \
+        9,8,7,6,5,4,3,2,1,0
+
+#endif /* _PP_NARG_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/opt_arg/splice.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/opt_arg/splice.h
new file mode 100644
index 0000000..e312420
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/opt_arg/splice.h
@@ -0,0 +1,8 @@
+#ifndef _SPLICE_H_
+#define _SPLICE_H_
+
+#define SPLICE(a,b) SPLICE_1(a,b)
+#define SPLICE_1(a,b) SPLICE_2(a,b)
+#define SPLICE_2(a,b) a##b
+
+#endif /* _SPLICE_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/util/util.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/util/util.h
new file mode 100644
index 0000000..4a7ca9c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/inc/util/util.h
@@ -0,0 +1,52 @@
+#ifndef _UTIL_H_
+#define _UTIL_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Convert a symbol to a string and add a 'NewLine'.
+ */
+#define STR_NL(x)  STR1_NL(x)
+#define STR1_NL(x) (STR2_NL(x)"\n")
+#define STR2_NL(x) #x
+
+/**
+ *  Convert a symbol to a string.
+ */
+#define STR(x)  STR1(x)
+#define STR1(x) STR2(x)
+#define STR2(x) #x
+
+/**
+ *  Concatenate two symbols.
+ */
+#define CONCAT(a, b)  CONCAT1(a, b)
+#define CONCAT1(a, b) CONCAT2(a, b)
+#define CONCAT2(a, b) a##b
+
+
+/**
+ *  Place curly braces around a varaible number of macro arguments.
+ */
+#define CURLY(...) {__VA_ARGS__}
+
+/**
+ *  Place parenthesis around a variable number of macro arguments.
+ */
+#define PAREN(...) (__VA_ARGS__)
+
+/* Standard min/max macros. */
+#define MIN(x,y) (((x) < (y)) ? (x) : (y) )
+#define MAX(x,y) (((x) > (y)) ? (x) : (y) )
+
+/**
+ *  Bound value using low and high limits.
+ *
+ *  Evaluate to a number in the range, endpoint inclusive.
+ */
+#define BOUND(low, high, value)                 \
+    MAX(MIN(high, value), low)
+
+#endif /* _UTIL_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/src/jtest_cycle.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/src/jtest_cycle.c
new file mode 100644
index 0000000..d58518b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/src/jtest_cycle.c
@@ -0,0 +1,9 @@
+#include "../inc/jtest_cycle.h"
+#include <inttypes.h>
+
+/*--------------------------------------------------------------------------------*/
+/* Define Module Variables */
+/*--------------------------------------------------------------------------------*/
+
+/* const char * JTEST_CYCLE_STRF = "Running: %s\nCycles: %" PRIu32 "\n"; */
+const char * JTEST_CYCLE_STRF = "Cycles: %" PRIu32 "\n"; /* function name + parameter string skipped */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/src/jtest_dump_str_segments.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/src/jtest_dump_str_segments.c
new file mode 100644
index 0000000..b546746
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/src/jtest_dump_str_segments.c
@@ -0,0 +1,36 @@
+#include "jtest_fw.h"
+
+/**
+ *  Dump the JTEST_FW.str_buffer the Keil framework in pieces.
+ *
+ *  The JTEST_FW.str_buffer contains more characters than the Keil framework can
+ *  dump at once. This function dumps them in blocks.
+ */
+void jtest_dump_str_segments(void)
+{
+    uint32_t seg_idx      = 0;
+    uint32_t memmove_idx = 0;
+    uint32_t seg_cnt  =
+        (strlen(JTEST_FW.str_buffer) / JTEST_STR_MAX_OUTPUT_SIZE) + 1;
+
+    for( seg_idx = 0; seg_idx < seg_cnt; ++seg_idx)
+    {
+        JTEST_TRIGGER_ACTION(dump_str);
+
+        if (seg_idx < JTEST_STR_MAX_OUTPUT_SEGMENTS)
+        {
+            memmove_idx = 0;
+            while (memmove_idx < (seg_cnt - seg_idx -1) )
+            {
+                memmove(
+                    JTEST_FW.str_buffer+
+                    (memmove_idx* JTEST_STR_MAX_OUTPUT_SIZE),
+                    JTEST_FW.str_buffer+
+                    ((memmove_idx+1)*JTEST_STR_MAX_OUTPUT_SIZE),
+                    JTEST_BUF_SIZE);
+                ++memmove_idx;
+            }
+        }
+    }
+    return;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/src/jtest_fw.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/src/jtest_fw.c
new file mode 100644
index 0000000..9d4a583
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/src/jtest_fw.c
@@ -0,0 +1,9 @@
+#include "../inc/jtest.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Define Global Variables */
+/*--------------------------------------------------------------------------------*/
+
+char JTEST_FW_STR_BUFFER[JTEST_BUF_SIZE] = {0};
+
+volatile JTEST_FW_t JTEST_FW = {0};
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/src/jtest_trigger_action.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/src/jtest_trigger_action.c
new file mode 100644
index 0000000..ca9e43c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/JTest/src/jtest_trigger_action.c
@@ -0,0 +1,37 @@
+
+#include "jtest_fw.h"
+
+void test_start    (void) {
+//  ;
+  JTEST_FW.test_start++;
+}
+
+void test_end      (void) {
+//  ;
+  JTEST_FW.test_end++;
+}
+
+void group_start   (void) {
+//  ;
+  JTEST_FW.group_start++;
+}
+
+void group_end     (void) {
+//  ;
+  JTEST_FW.group_end++;
+}
+
+void dump_str      (void) {
+//  ;
+  JTEST_FW.dump_str++;
+}
+
+void dump_data     (void) {
+//  ;
+  JTEST_FW.dump_data++;
+}
+
+void exit_fw       (void) {
+//  ;
+  JTEST_FW.exit_fw++;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/all_tests.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/all_tests.h
new file mode 100644
index 0000000..4b2b935
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/all_tests.h
@@ -0,0 +1,9 @@
+#ifndef _ALL_TESTS_H_
+#define _ALL_TESTS_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Declare Test Groups */
+/*--------------------------------------------------------------------------------*/
+JTEST_DECLARE_GROUP(all_tests);
+
+#endif /* _ALL_TESTS_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/basic_math_tests/basic_math_templates.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/basic_math_tests/basic_math_templates.h
new file mode 100644
index 0000000..5b6b294
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/basic_math_tests/basic_math_templates.h
@@ -0,0 +1,267 @@
+#ifndef _BASIC_MATH_TEMPLATES_H_
+#define _BASIC_MATH_TEMPLATES_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+#include "test_templates.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Group Specific Templates */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Compare the outputs used by basic math tests for the function under test and
+ *  the reference function.
+ */
+#define BASIC_MATH_COMPARE_INTERFACE(block_size, output_type)   \
+    TEST_ASSERT_BUFFERS_EQUAL(                                  \
+        basic_math_output_ref.data_ptr,                         \
+        basic_math_output_fut.data_ptr,                         \
+        block_size * sizeof(output_type))
+
+/*
+ * Comparison SNR thresholds for the data types used in basic_math_tests.
+ */
+#define BASIC_MATH_SNR_THRESHOLD_float32_t 120
+#define BASIC_MATH_SNR_THRESHOLD_q31_t 100
+#define BASIC_MATH_SNR_THRESHOLD_q15_t 75
+#define BASIC_MATH_SNR_THRESHOLD_q7_t 25
+
+/**
+ *  Compare reference and fut outputs using SNR.
+ *
+ *  @note The outputs are converted to float32_t before comparison.
+ */
+#define BASIC_MATH_SNR_COMPARE_INTERFACE(block_size, output_type)   \
+    do                                                              \
+    {                                                               \
+        TEST_CONVERT_AND_ASSERT_SNR(                                \
+            basic_math_output_f32_ref,                              \
+            basic_math_output_ref.data_ptr,                         \
+            basic_math_output_f32_fut,                              \
+            basic_math_output_fut.data_ptr,                         \
+            block_size,                                             \
+            output_type,                                            \
+            BASIC_MATH_SNR_THRESHOLD_##output_type                  \
+            );                                                      \
+    } while (0)
+
+
+/**
+ *  Compare reference and fut outputs using SNR.
+ *
+ *  @note The outputs are converted to float32_t before comparison.
+ */
+#define BASIC_MATH_SNR_ELT1_COMPARE_INTERFACE(block_size, output_type)  \
+    do                                                                  \
+    {                                                                   \
+        TEST_CONVERT_AND_ASSERT_SNR(                                    \
+            basic_math_output_f32_ref,                                  \
+            basic_math_output_ref.data_ptr,                             \
+            basic_math_output_f32_fut,                                  \
+            basic_math_output_fut.data_ptr,                             \
+            1,                                                          \
+            output_type,                                                \
+            BASIC_MATH_SNR_THRESHOLD_##output_type                      \
+            );                                                          \
+    } while (0)
+
+
+
+/*--------------------------------------------------------------------------------*/
+/* Input Interfaces */
+/*--------------------------------------------------------------------------------*/
+/*
+ *  General:
+ *  Input interfaces provide inputs to functions inside test templates.  They
+ *  ONLY provide the inputs.  The output variables should be hard coded.
+ *
+ *  The input interfaces must have the following format:
+ *
+ *  ARM_xxx_INPUT_INTERFACE() or
+ *  REF_xxx_INPUT_INTERFACE()
+ *
+ *  The xxx must be lowercase, and is intended to be the indentifying substring
+ *  in the function's name.  Acceptable values are 'sub' or 'add' from the
+ *  functions arm_add_q31.
+ */
+
+#define ARM_abs_INPUT_INTERFACE(input, block_size)              \
+    PAREN(input, basic_math_output_fut.data_ptr, block_size)
+
+#define REF_abs_INPUT_INTERFACE(input, block_size)              \
+    PAREN(input, basic_math_output_ref.data_ptr, block_size)
+
+#define ARM_add_INPUT_INTERFACE(input_a, input_b, block_size)           \
+    PAREN(input_a, input_b, basic_math_output_fut.data_ptr, block_size) \
+
+#define REF_add_INPUT_INTERFACE(input_a, input_b, block_size)           \
+    PAREN(input_a, input_b, basic_math_output_ref.data_ptr, block_size) \
+
+#define ARM_dot_prod_INPUT_INTERFACE(input_a, input_b, block_size)      \
+    PAREN(input_a, input_b, block_size, basic_math_output_fut.data_ptr) \
+
+#define REF_dot_prod_INPUT_INTERFACE(input_a, input_b, block_size)      \
+    PAREN(input_a, input_b, block_size, basic_math_output_ref.data_ptr) \
+
+#define ARM_mult_INPUT_INTERFACE(input_a, input_b, block_size)          \
+    PAREN(input_a, input_b, basic_math_output_fut.data_ptr, block_size) \
+
+#define REF_mult_INPUT_INTERFACE(input_a, input_b, block_size)          \
+    PAREN(input_a, input_b, basic_math_output_ref.data_ptr, block_size) \
+
+#define ARM_negate_INPUT_INTERFACE(input, block_size)           \
+    PAREN(input, basic_math_output_fut.data_ptr, block_size)
+
+#define REF_negate_INPUT_INTERFACE(input, block_size)           \
+    PAREN(input, basic_math_output_ref.data_ptr, block_size)
+
+#define ARM_offset_INPUT_INTERFACE(input, elt, block_size)          \
+    PAREN(input, elt, basic_math_output_fut.data_ptr, block_size)   \
+
+#define REF_offset_INPUT_INTERFACE(input, elt, block_size)          \
+    PAREN(input, elt, basic_math_output_ref.data_ptr, block_size)   \
+
+#define ARM_shift_INPUT_INTERFACE(input, elt, block_size)           \
+    PAREN(input, elt, basic_math_output_fut.data_ptr, block_size)   \
+
+#define REF_shift_INPUT_INTERFACE(input, elt, block_size)           \
+    PAREN(input, elt, basic_math_output_ref.data_ptr, block_size)   \
+
+#define ARM_scale_float_INPUT_INTERFACE(input, elt, block_size)     \
+    PAREN(input, elt, basic_math_output_fut.data_ptr, block_size)   \
+
+#define REF_scale_float_INPUT_INTERFACE(input, elt, block_size)     \
+    PAREN(input, elt, basic_math_output_ref.data_ptr, block_size)   \
+
+/* These two are for the fixed point functions */
+#define ARM_scale_INPUT_INTERFACE(input, elt1, elt2, block_size)        \
+    PAREN(input, elt1, elt2, basic_math_output_fut.data_ptr, block_size) \
+
+#define REF_scale_INPUT_INTERFACE(input, elt1, elt2, block_size)        \
+    PAREN(input, elt1, elt2, basic_math_output_ref.data_ptr, block_size) \
+
+#define ARM_sub_INPUT_INTERFACE(input_a, input_b, block_size)           \
+    PAREN(input_a, input_b, basic_math_output_fut.data_ptr, block_size) \
+
+#define REF_sub_INPUT_INTERFACE(input_a, input_b, block_size)           \
+    PAREN(input_a, input_b, basic_math_output_ref.data_ptr, block_size) \
+
+
+/*--------------------------------------------------------------------------------*/
+/* Test Templates */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Specialization of #TEST_TEMPLATE_BUF1_BLK() for basic math tests.
+ *
+ *  @note This macro relies on the existance of ARM_xxx_INPUT_INTERFACE and
+ *  REF_xxx_INPUT_INTERFACEs.
+ */
+#define BASIC_MATH_DEFINE_TEST_TEMPLATE_BUF1_BLK(fn_name,       \
+                                                 suffix,        \
+                                                 input_type,    \
+                                                 output_type)   \
+    JTEST_DEFINE_TEST(arm_##fn_name##_##suffix##_test,          \
+                      arm_##fn_name##_##suffix)                 \
+    {                                                           \
+        TEST_TEMPLATE_BUF1_BLK(                                 \
+            basic_math_f_all,                                   \
+            basic_math_block_sizes,                             \
+            input_type,                                         \
+            output_type,                                        \
+            arm_##fn_name##_##suffix,                           \
+            ARM_##fn_name##_INPUT_INTERFACE,                    \
+            ref_##fn_name##_##suffix,                           \
+            REF_##fn_name##_INPUT_INTERFACE,                    \
+            BASIC_MATH_COMPARE_INTERFACE);                      \
+    }
+
+/**
+ *  Specialization of #TEST_TEMPLATE_BUF2_BLK() for basic math tests.
+ *
+ *  @note This macro relies on the existance of ARM_xxx_INPUT_INTERFACE and
+ *  REF_xxx_INPUT_INTERFACEs.
+ */
+#define BASIC_MATH_DEFINE_TEST_TEMPLATE_BUF2_BLK(fn_name,               \
+                                                 suffix,                \
+                                                 input_type,            \
+                                                 output_type,           \
+                                                 comparison_interface)  \
+    JTEST_DEFINE_TEST(arm_##fn_name##_##suffix##_test,                  \
+                      arm_##fn_name##_##suffix)                         \
+    {                                                                   \
+        TEST_TEMPLATE_BUF2_BLK(                                         \
+            basic_math_f_all,                                           \
+            basic_math_f_all,                                           \
+            basic_math_block_sizes,                                     \
+            input_type,                                                 \
+            output_type,                                                \
+            arm_##fn_name##_##suffix,                                   \
+            ARM_##fn_name##_INPUT_INTERFACE,                            \
+            ref_##fn_name##_##suffix,                                   \
+            REF_##fn_name##_INPUT_INTERFACE,                            \
+            comparison_interface);                                      \
+    }
+
+/**
+ *  Specialization of #TEST_TEMPLATE_BUF1_ELT1_BLK() for basic math tests.
+ *
+ *  @note This macro relies on the existance of ARM_xxx_INPUT_INTERFACE and
+ *  REF_xxx_INPUT_INTERFACEs.
+ */
+#define BASIC_MATH_DEFINE_TEST_TEMPLATE_BUF1_ELT1_BLK(fn_name,      \
+                                                      suffix,       \
+                                                      input_type,   \
+                                                      elt_type,     \
+                                                      output_type)  \
+    JTEST_DEFINE_TEST(arm_##fn_name##_##suffix##_test,              \
+                      arm_##fn_name##_##suffix)                     \
+    {                                                               \
+        TEST_TEMPLATE_BUF1_ELT1_BLK(                                \
+            basic_math_f_all,                                       \
+            basic_math_elts,                                        \
+            basic_math_block_sizes,                                 \
+            input_type,                                             \
+            elt_type,                                               \
+            output_type,                                            \
+            arm_##fn_name##_##suffix,                               \
+            ARM_##fn_name##_INPUT_INTERFACE,                        \
+            ref_##fn_name##_##suffix,                               \
+            REF_##fn_name##_INPUT_INTERFACE,                        \
+            BASIC_MATH_COMPARE_INTERFACE);                          \
+    }
+
+/**
+ *  Specialization of #TEST_TEMPLATE_BUF1_ELT2_BLK() for basic math tests.
+ *
+ *  @note This macro relies on the existance of ARM_xxx_INPUT_INTERFACE and
+ *  REF_xxx_INPUT_INTERFACEs.
+ */
+#define BASIC_MATH_DEFINE_TEST_TEMPLATE_BUF1_ELT2_BLK(fn_name,      \
+                                                      suffix,       \
+                                                      input_type,   \
+                                                      elt1_type,    \
+                                                      elt2_type,    \
+                                                      output_type)  \
+    JTEST_DEFINE_TEST(arm_##fn_name##_##suffix##_test,              \
+                      arm_##fn_name##_##suffix)                     \
+    {                                                               \
+        TEST_TEMPLATE_BUF1_ELT2_BLK(                                \
+            basic_math_f_all,                                       \
+            basic_math_elts,                                        \
+            basic_math_elts2,                                       \
+            basic_math_block_sizes,                                 \
+            input_type,                                             \
+            elt1_type,                                              \
+            elt2_type,                                              \
+            output_type,                                            \
+            arm_##fn_name##_##suffix,                               \
+            ARM_##fn_name##_INPUT_INTERFACE,                        \
+            ref_##fn_name##_##suffix,                               \
+            REF_##fn_name##_INPUT_INTERFACE,                        \
+            BASIC_MATH_COMPARE_INTERFACE);                          \
+    }
+
+#endif /* _BASIC_MATH_TEMPLATES_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/basic_math_tests/basic_math_test_data.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/basic_math_tests/basic_math_test_data.h
new file mode 100644
index 0000000..b387e0f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/basic_math_tests/basic_math_test_data.h
@@ -0,0 +1,46 @@
+#ifndef ARM_BASIC_MATH_TEST_DATA_H
+#define ARM_BASIC_MATH_TEST_DATA_H
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "arr_desc.h"
+#include "arm_math.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+#define BASIC_MATH_MAX_INPUT_ELEMENTS 32
+#define BASIC_MATH_BIGGEST_INPUT_TYPE float32_t
+
+/*--------------------------------------------------------------------------------*/
+/* Declare Variables */
+/*--------------------------------------------------------------------------------*/
+
+/* Input/Output Buffers */
+ARR_DESC_DECLARE(basic_math_output_fut);
+ARR_DESC_DECLARE(basic_math_output_ref);
+
+extern BASIC_MATH_BIGGEST_INPUT_TYPE
+basic_math_output_f32_ref[BASIC_MATH_MAX_INPUT_ELEMENTS];
+
+extern BASIC_MATH_BIGGEST_INPUT_TYPE
+basic_math_output_f32_fut[BASIC_MATH_MAX_INPUT_ELEMENTS];
+
+/* Block Sizes*/
+ARR_DESC_DECLARE(basic_math_block_sizes);
+
+/* Numbers */
+ARR_DESC_DECLARE(basic_math_elts);
+ARR_DESC_DECLARE(basic_math_elts2);
+ARR_DESC_DECLARE(basic_math_eltsf);
+
+/* Float Inputs */
+ARR_DESC_DECLARE(basic_math_zeros);
+ARR_DESC_DECLARE(basic_math_f_2);
+ARR_DESC_DECLARE(basic_math_f_15);
+ARR_DESC_DECLARE(basic_math_f_32);
+ARR_DESC_DECLARE(basic_math_f_all);
+
+#endif
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/basic_math_tests/basic_math_test_group.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/basic_math_tests/basic_math_test_group.h
new file mode 100644
index 0000000..98b7e3e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/basic_math_tests/basic_math_test_group.h
@@ -0,0 +1,9 @@
+#ifndef _BASIC_MATH_TEST_GROUP_H_
+#define _BASIC_MATH_TEST_GROUP_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Declare Test Groups */
+/*--------------------------------------------------------------------------------*/
+JTEST_DECLARE_GROUP(basic_math_tests);
+
+#endif /* _BASIC_MATH_TEST_GROUP_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/basic_math_tests/basic_math_tests.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/basic_math_tests/basic_math_tests.h
new file mode 100644
index 0000000..1b52999
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/basic_math_tests/basic_math_tests.h
@@ -0,0 +1,17 @@
+#ifndef _BASIC_MATH_TESTS_H_
+#define _BASIC_MATH_TESTS_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Test/Group Declarations */
+/*--------------------------------------------------------------------------------*/
+JTEST_DECLARE_GROUP(abs_tests);
+JTEST_DECLARE_GROUP(add_tests);
+JTEST_DECLARE_GROUP(dot_prod_tests);
+JTEST_DECLARE_GROUP(mult_tests);
+JTEST_DECLARE_GROUP(negate_tests);
+JTEST_DECLARE_GROUP(offset_tests);
+JTEST_DECLARE_GROUP(scale_tests);
+JTEST_DECLARE_GROUP(shift_tests);
+JTEST_DECLARE_GROUP(sub_tests);
+
+#endif /* _BASIC_MATH_TESTS_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/complex_math_tests/complex_math_templates.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/complex_math_tests/complex_math_templates.h
new file mode 100644
index 0000000..a9c550b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/complex_math_tests/complex_math_templates.h
@@ -0,0 +1,222 @@
+#ifndef _COMPLEX_MATH_TEMPLATES_H_
+#define _COMPLEX_MATH_TEMPLATES_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+#include "test_templates.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Group Specific Templates */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Compare the real outputs from the function under test and the reference
+ *  function.
+ */
+#define COMPLEX_MATH_COMPARE_RE_INTERFACE(block_size, output_type)  \
+    TEST_ASSERT_BUFFERS_EQUAL(                                      \
+        complex_math_output_ref_a.data_ptr,                         \
+        complex_math_output_fut_a.data_ptr,                         \
+        block_size * sizeof(output_type))
+
+/**
+ *  Compare the real and imaginary outputs from the function under test and the
+ *  reference function.
+ */
+#define COMPLEX_MATH_COMPARE_CMPLX_INTERFACE(block_size, output_type)   \
+    do                                                                  \
+    {                                                                   \
+        COMPLEX_MATH_COMPARE_RE_INTERFACE(block_size * 2, output_type); \
+    } while (0)
+
+
+/*
+ * Comparison SNR thresholds for the data types used in complex_math_tests.
+ */
+#define COMPLEX_MATH_SNR_THRESHOLD_float32_t 120
+#define COMPLEX_MATH_SNR_THRESHOLD_q31_t 100
+#define COMPLEX_MATH_SNR_THRESHOLD_q15_t 75
+
+/**
+ *  Compare reference and fut outputs using SNR.
+ *
+ *  The output_suffix specifies which output buffers to use for the
+ *  comparison. An output_suffix of 'a' expands to the following buffers:
+ *
+ *  - complex_math_output_f32_ref_a
+ *  - complex_math_output_f32_fut_a
+ *  - complex_math_output_ref_a
+ *  - complex_math_output_fut_a
+ *
+ *  @note The outputs are converted to float32_t before comparison.
+ */
+#define COMPLEX_MATH_SNR_COMPARE_OUT_INTERFACE(block_size,      \
+                                               output_type,     \
+                                               output_suffix)   \
+    do                                                          \
+    {                                                           \
+        TEST_CONVERT_AND_ASSERT_SNR(                            \
+            complex_math_output_f32_ref_##output_suffix,        \
+            complex_math_output_ref_##output_suffix.data_ptr,   \
+            complex_math_output_f32_fut_##output_suffix,        \
+            complex_math_output_fut_##output_suffix.data_ptr,   \
+            block_size,                                         \
+            output_type,                                        \
+            COMPLEX_MATH_SNR_THRESHOLD_##output_type            \
+            );                                                  \
+    } while (0)
+
+/**
+ *  Specification of #COMPLEX_MATH_SNR_COMPARE_INTERFACE() for real outputs.
+ */
+#define COMPLEX_MATH_SNR_COMPARE_RE_INTERFACE(block_size,       \
+                                                   output_type) \
+    COMPLEX_MATH_SNR_COMPARE_OUT_INTERFACE(block_size,          \
+                                           output_type,         \
+                                           a)
+
+/**
+ *  Specification of #COMPLEX_MATH_SNR_COMPARE_INTERFACE() for complex outputs.
+ */
+#define COMPLEX_MATH_SNR_COMPARE_CMPLX_INTERFACE(block_size,    \
+                                                 output_type)   \
+        COMPLEX_MATH_SNR_COMPARE_OUT_INTERFACE(block_size * 2,  \
+                                               output_type,     \
+                                               a)
+
+/**
+ *  Compare reference and fut split outputs using SNR.
+ *
+ *  'Split' refers to two separate output buffers; one for real and one for
+ *  complex.
+ */
+#define COMPLEX_MATH_SNR_COMPARE_SPLIT_INTERFACE(block_size,    \
+                                                 output_type)   \
+        do                                                      \
+        {                                                       \
+            COMPLEX_MATH_SNR_COMPARE_OUT_INTERFACE(block_size,  \
+                                                   output_type, \
+                                                   a);          \
+            COMPLEX_MATH_SNR_COMPARE_OUT_INTERFACE(block_size,  \
+                                                   output_type, \
+                                                   b);          \
+        } while (0)
+
+
+/*--------------------------------------------------------------------------------*/
+/* Input Interfaces */
+/*--------------------------------------------------------------------------------*/
+/*
+ *  General:
+ *  Input interfaces provide inputs to functions inside test templates.  They
+ *  ONLY provide the inputs.  The output variables should be hard coded.
+ *
+ *  The input interfaces must have the following format:
+ *
+ *  ARM_xxx_INPUT_INTERFACE() or
+ *  REF_xxx_INPUT_INTERFACE()
+ *
+ *  The xxx must be lowercase, and is intended to be the indentifying substring
+ *  in the function's name.  Acceptable values are 'sub' or 'add' from the
+ *  functions arm_add_q31.
+ */
+
+#define ARM_cmplx_conj_INPUT_INTERFACE(input, block_size)           \
+    PAREN(input, complex_math_output_fut_a.data_ptr, block_size)
+
+#define REF_cmplx_conj_INPUT_INTERFACE(input, block_size)           \
+    PAREN(input, complex_math_output_ref_a.data_ptr, block_size)
+
+#define ARM_cmplx_dot_prod_INPUT_INTERFACE(input_a, input_b, block_size) \
+    PAREN(input_a, input_b, block_size,                                 \
+          complex_math_output_fut_a.data_ptr,                          \
+          complex_math_output_fut_b.data_ptr)
+
+#define REF_cmplx_dot_prod_INPUT_INTERFACE(input_a, input_b, block_size) \
+    PAREN(input_a, input_b, block_size,                                 \
+          complex_math_output_ref_a.data_ptr,                          \
+          complex_math_output_ref_b.data_ptr)
+
+#define ARM_cmplx_mag_INPUT_INTERFACE(input, block_size)            \
+    PAREN(input, complex_math_output_fut_a.data_ptr, block_size)
+
+#define REF_cmplx_mag_INPUT_INTERFACE(input, block_size)            \
+    PAREN(input, complex_math_output_ref_a.data_ptr, block_size)
+
+#define ARM_cmplx_mag_squared_INPUT_INTERFACE(input, block_size)    \
+    PAREN(input, complex_math_output_fut_a.data_ptr, block_size)
+
+#define REF_cmplx_mag_squared_INPUT_INTERFACE(input, block_size)    \
+    PAREN(input, complex_math_output_ref_a.data_ptr, block_size)
+
+#define ARM_cmplx_mult_cmplx_INPUT_INTERFACE(input_a, input_b, block_size) \
+    PAREN(input_a, input_b, complex_math_output_fut_a.data_ptr, block_size)
+
+#define REF_cmplx_mult_cmplx_INPUT_INTERFACE(input_a, input_b, block_size) \
+    PAREN(input_a, input_b, complex_math_output_ref_a.data_ptr, block_size)
+
+#define ARM_cmplx_mult_real_INPUT_INTERFACE(input_a, input_b, block_size) \
+    PAREN(input_a, input_b, complex_math_output_fut_a.data_ptr, block_size)
+
+#define REF_cmplx_mult_real_INPUT_INTERFACE(input_a, input_b, block_size) \
+    PAREN(input_a, input_b, complex_math_output_ref_a.data_ptr, block_size)
+
+/*--------------------------------------------------------------------------------*/
+/* Test Templates */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Specialization of #TEST_TEMPLATE_BUF1_BLK() for complex math tests.
+ *
+ *  @note This macro relies on the existance of ARM_xxx_INPUT_INTERFACE and
+ *  REF_xxx_INPUT_INTERFACEs.
+ */
+#define COMPLEX_MATH_DEFINE_TEST_TEMPLATE_BUF1_BLK(fn_name,         \
+                                                   suffix,          \
+                                                   input_type,      \
+                                                   output_type,     \
+                                                   comparison_interface) \
+    JTEST_DEFINE_TEST(arm_##fn_name##_##suffix##_test,              \
+                      arm_##fn_name##_##suffix)                     \
+    {                                                               \
+        TEST_TEMPLATE_BUF1_BLK(                                     \
+            complex_math_f_all,                                     \
+            complex_math_block_sizes,                               \
+            input_type,                                             \
+            output_type,                                            \
+            arm_##fn_name##_##suffix,                               \
+            ARM_##fn_name##_INPUT_INTERFACE,                        \
+            ref_##fn_name##_##suffix,                               \
+            REF_##fn_name##_INPUT_INTERFACE,                        \
+            comparison_interface);                                  \
+    }
+
+/**
+ *  Specialization of #TEST_TEMPLATE_BUF2_BLK1() for complex math tests.
+ *
+ *  @note This macro relies on the existance of ARM_xxx_INPUT_INTERFACE and
+ *  REF_xxx_INPUT_INTERFACEs.
+ */
+#define COMPLEX_MATH_DEFINE_TEST_TEMPLATE_BUF2_BLK(fn_name,         \
+                                                   suffix,          \
+                                                   input_type,      \
+                                                   output_type,     \
+                                                   comparison_interface) \
+    JTEST_DEFINE_TEST(arm_##fn_name##_##suffix##_test,              \
+                      arm_##fn_name##_##suffix)                     \
+    {                                                               \
+        TEST_TEMPLATE_BUF2_BLK(                                     \
+            complex_math_f_all,                                     \
+            complex_math_f_all,                                     \
+            complex_math_block_sizes,                               \
+            input_type,                                             \
+            output_type,                                            \
+            arm_##fn_name##_##suffix,                               \
+            ARM_##fn_name##_INPUT_INTERFACE,                        \
+            ref_##fn_name##_##suffix,                               \
+            REF_##fn_name##_INPUT_INTERFACE,                        \
+            comparison_interface);                                  \
+    }
+
+#endif /* _COMPLEX_MATH_TEMPLATES_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/complex_math_tests/complex_math_test_data.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/complex_math_tests/complex_math_test_data.h
new file mode 100644
index 0000000..e6438ec
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/complex_math_tests/complex_math_test_data.h
@@ -0,0 +1,50 @@
+#ifndef _COMPLEX_MATH_TEST_DATA_H_
+#define _COMPLEX_MATH_TEST_DATA_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "arr_desc.h"
+#include "arm_math.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+#define COMPLEX_MATH_MAX_INPUT_ELEMENTS 32
+#define COMPLEX_MATH_BIGGEST_INPUT_TYPE float32_t
+
+/*--------------------------------------------------------------------------------*/
+/* Decalare Variables */
+/*--------------------------------------------------------------------------------*/
+
+/* Input/Output Buffers */
+ARR_DESC_DECLARE(complex_math_output_fut_a);
+ARR_DESC_DECLARE(complex_math_output_fut_b);
+ARR_DESC_DECLARE(complex_math_output_ref_a);
+ARR_DESC_DECLARE(complex_math_output_ref_b);
+
+extern COMPLEX_MATH_BIGGEST_INPUT_TYPE
+complex_math_output_f32_ref_a[COMPLEX_MATH_MAX_INPUT_ELEMENTS * 2];
+
+extern COMPLEX_MATH_BIGGEST_INPUT_TYPE
+complex_math_output_f32_ref_b[COMPLEX_MATH_MAX_INPUT_ELEMENTS * 2];
+
+extern COMPLEX_MATH_BIGGEST_INPUT_TYPE
+complex_math_output_f32_fut_a[COMPLEX_MATH_MAX_INPUT_ELEMENTS * 2];
+
+extern COMPLEX_MATH_BIGGEST_INPUT_TYPE
+complex_math_output_f32_fut_b[COMPLEX_MATH_MAX_INPUT_ELEMENTS * 2];
+
+/* Block Sizes*/
+ARR_DESC_DECLARE(complex_math_block_sizes);
+
+/* Float Inputs */
+ARR_DESC_DECLARE(complex_math_zeros);
+ARR_DESC_DECLARE(complex_math_f_2);
+ARR_DESC_DECLARE(complex_math_f_15);
+ARR_DESC_DECLARE(complex_math_f_32);
+ARR_DESC_DECLARE(complex_math_f_all);
+
+
+#endif /* _COMPLEX_MATH_TEST_DATA_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/complex_math_tests/complex_math_test_group.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/complex_math_tests/complex_math_test_group.h
new file mode 100644
index 0000000..6665c92
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/complex_math_tests/complex_math_test_group.h
@@ -0,0 +1,9 @@
+#ifndef _COMPLEX_MATH_TEST_GROUP_H_
+#define _COMPLEX_MATH_TEST_GROUP_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Declare Test Groups */
+/*--------------------------------------------------------------------------------*/
+JTEST_DECLARE_GROUP(complex_math_tests);
+
+#endif /* _COMPLEX_MATH_TEST_GROUP_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/complex_math_tests/complex_math_tests.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/complex_math_tests/complex_math_tests.h
new file mode 100644
index 0000000..e6709f3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/complex_math_tests/complex_math_tests.h
@@ -0,0 +1,14 @@
+#ifndef _COMPLEX_MATH_TESTS_H_
+#define _COMPLEX_MATH_TESTS_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Test/Group Declarations */
+/*--------------------------------------------------------------------------------*/
+JTEST_DECLARE_GROUP(cmplx_conj_tests);
+JTEST_DECLARE_GROUP(cmplx_dot_prod_tests);
+JTEST_DECLARE_GROUP(cmplx_mag_tests);
+JTEST_DECLARE_GROUP(cmplx_mag_squared_tests);
+JTEST_DECLARE_GROUP(cmplx_mult_cmplx_tests);
+JTEST_DECLARE_GROUP(cmplx_mult_real_tests);
+
+#endif /* _COMPLEX_MATH_TESTS_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/controller_tests/controller_templates.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/controller_tests/controller_templates.h
new file mode 100644
index 0000000..6e4d08e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/controller_tests/controller_templates.h
@@ -0,0 +1,46 @@
+#ifndef _CONTROLLER_TEMPLATES_H_
+#define _CONTROLLER_TEMPLATES_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "test_templates.h"
+#include <string.h>             /* memcpy() */
+
+/*--------------------------------------------------------------------------------*/
+/* Group Specific Templates */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ * Comparison SNR thresholds for the data types used in transform_tests.
+ */
+#define CONTROLLER_SNR_THRESHOLD_float32_t 110
+#define CONTROLLER_SNR_THRESHOLD_q31_t     100
+#define CONTROLLER_SNR_THRESHOLD_q15_t     45
+
+/**
+ *  Compare the outputs from the function under test and the reference
+ *  function using SNR.
+ */
+#define CONTROLLER_SNR_COMPARE_INTERFACE(block_size,    \
+                                         output_type)   \
+    do                                                  \
+    {                                                   \
+        TEST_CONVERT_AND_ASSERT_SNR(                    \
+            controller_output_f32_ref,                  \
+            (output_type *) controller_output_ref,      \
+            controller_output_f32_fut,                  \
+            (output_type *) controller_output_fut,      \
+            block_size,                                 \
+            output_type,                                \
+            CONTROLLER_SNR_THRESHOLD_##output_type      \
+            );                                          \
+    } while (0)
+
+
+/*--------------------------------------------------------------------------------*/
+/* TEST Templates */
+/*--------------------------------------------------------------------------------*/
+
+#endif /* _CONTROLLER_TEMPLATES_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/controller_tests/controller_test_data.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/controller_tests/controller_test_data.h
new file mode 100644
index 0000000..e194e90
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/controller_tests/controller_test_data.h
@@ -0,0 +1,33 @@
+#ifndef _CONTROLLER_TEST_DATA_H_
+#define _CONTROLLER_TEST_DATA_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "arm_math.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+
+#define CONTROLLER_MAX_LEN 1024
+#define CONTROLLER_MAX_COEFFS_LEN (12 * 3)
+#define TRANFORM_BIGGEST_INPUT_TYPE float32_t
+
+/*--------------------------------------------------------------------------------*/
+/* Variable Declarations */
+/*--------------------------------------------------------------------------------*/
+
+extern float32_t controller_output_fut[CONTROLLER_MAX_LEN];
+extern float32_t controller_output_ref[CONTROLLER_MAX_LEN];
+extern float32_t controller_output_f32_fut[CONTROLLER_MAX_LEN];
+extern float32_t controller_output_f32_ref[CONTROLLER_MAX_LEN];
+extern const float32_t controller_f32_inputs[CONTROLLER_MAX_LEN];
+extern const q31_t controller_q31_inputs[CONTROLLER_MAX_LEN];
+extern const q15_t * controller_q15_inputs;
+extern const float32_t controller_f32_coeffs[CONTROLLER_MAX_COEFFS_LEN];
+extern const q31_t controller_q31_coeffs[CONTROLLER_MAX_COEFFS_LEN];
+extern const q15_t controller_q15_coeffs[CONTROLLER_MAX_COEFFS_LEN];
+
+#endif /* _CONTROLLER_TEST_DATA_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/controller_tests/controller_test_group.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/controller_tests/controller_test_group.h
new file mode 100644
index 0000000..88d8e47
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/controller_tests/controller_test_group.h
@@ -0,0 +1,9 @@
+#ifndef _CONTROLLER_TEST_GROUP_H_
+#define _CONTROLLER_TEST_GROUP_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Declare Test Group */
+/*--------------------------------------------------------------------------------*/
+JTEST_DECLARE_GROUP(controller_tests);
+
+#endif /* _CONTROLLER_TEST_GROUP_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/controller_tests/controller_tests.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/controller_tests/controller_tests.h
new file mode 100644
index 0000000..389ffe5
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/controller_tests/controller_tests.h
@@ -0,0 +1,11 @@
+#ifndef _CONTROLLER_TESTS_H_
+#define _CONTROLLER_TESTS_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Test/Group Declarations */
+/*--------------------------------------------------------------------------------*/
+JTEST_DECLARE_GROUP(pid_reset_tests);
+JTEST_DECLARE_GROUP(sin_cos_tests);
+JTEST_DECLARE_GROUP(pid_tests);
+
+#endif /* _CONTROLLER_TESTS_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/fast_math_tests/fast_math_templates.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/fast_math_tests/fast_math_templates.h
new file mode 100644
index 0000000..2ceb450
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/fast_math_tests/fast_math_templates.h
@@ -0,0 +1,102 @@
+#ifndef _FAST_MATH_TEMPLATES_H_
+#define _FAST_MATH_TEMPLATES_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "test_templates.h"
+#include <string.h>             /* memcpy() */
+
+/*--------------------------------------------------------------------------------*/
+/* Group Specific Templates */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ * Comparison SNR thresholds for the data types used in transform_tests.
+ */
+#define FAST_MATH_SNR_THRESHOLD_float32_t 95
+#define FAST_MATH_SNR_THRESHOLD_q31_t     95
+#define FAST_MATH_SNR_THRESHOLD_q15_t     45
+
+/**
+ *  Compare the outputs from the function under test and the reference
+ *  function using SNR.
+ */
+#define FAST_MATH_SNR_COMPARE_INTERFACE(block_size,     \
+                                        output_type)    \
+    do                                                  \
+    {                                                   \
+        TEST_CONVERT_AND_ASSERT_SNR(                    \
+            fast_math_output_f32_ref,                   \
+            (output_type *) fast_math_output_ref,       \
+            fast_math_output_f32_fut,                   \
+            (output_type *) fast_math_output_fut,       \
+            block_size,                                 \
+            output_type,                                \
+            FAST_MATH_SNR_THRESHOLD_##output_type       \
+            );                                          \
+    } while (0)
+
+
+/*--------------------------------------------------------------------------------*/
+/* TEST Templates */
+/*--------------------------------------------------------------------------------*/
+
+#define SQRT_TEST_TEMPLATE_ELT1(suffix)                             \
+                                                                    \
+    JTEST_DEFINE_TEST(arm_sqrt_##suffix##_test, arm_sqrt_##suffix)  \
+    {                                                               \
+        uint32_t i;                                                 \
+                                                                    \
+        JTEST_COUNT_CYCLES(                                         \
+            for(i=0;i<FAST_MATH_MAX_LEN;i++)                        \
+            {                                                       \
+                arm_sqrt_##suffix(                                  \
+                    (suffix##_t)fast_math_##suffix##_inputs[i]      \
+                    ,(suffix##_t*)fast_math_output_fut + i);        \
+            });                                                     \
+                                                                    \
+        for(i=0;i<FAST_MATH_MAX_LEN;i++)                            \
+        {                                                           \
+            ref_sqrt_##suffix(                                      \
+                (suffix##_t)fast_math_##suffix##_inputs[i]          \
+                ,(suffix##_t*)fast_math_output_ref + i);            \
+        }                                                           \
+                                                                    \
+        FAST_MATH_SNR_COMPARE_INTERFACE(                            \
+            FAST_MATH_MAX_LEN,                                      \
+            suffix##_t);                                            \
+                                                                    \
+        return JTEST_TEST_PASSED;                                   \
+    }
+
+
+#define SIN_COS_TEST_TEMPLATE_ELT1(suffix, type, func)                  \
+                                                                        \
+        JTEST_DEFINE_TEST(arm_##func##_##suffix##_test, arm_##func##_##suffix) \
+        {                                                               \
+            uint32_t i;                                                 \
+                                                                        \
+            JTEST_COUNT_CYCLES(                                         \
+                for(i=0;i<FAST_MATH_MAX_LEN;i++)                        \
+                {                                                       \
+                    *((type*)fast_math_output_fut + i) = arm_##func##_##suffix( \
+                        fast_math_##suffix##_inputs[i]);                \
+                });                                                     \
+                                                                        \
+            JTEST_COUNT_CYCLES(                                         \
+                for(i=0;i<FAST_MATH_MAX_LEN;i++)                        \
+                {                                                       \
+                    *((type*)fast_math_output_ref + i) = ref_##func##_##suffix( \
+                        fast_math_##suffix##_inputs[i]);                \
+                });                                                     \
+                                                                        \
+            FAST_MATH_SNR_COMPARE_INTERFACE(                            \
+                FAST_MATH_MAX_LEN,                                      \
+                type);                                                  \
+                                                                        \
+            return JTEST_TEST_PASSED;                                   \
+        }
+
+#endif /* _FAST_MATH_TEMPLATES_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/fast_math_tests/fast_math_test_data.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/fast_math_tests/fast_math_test_data.h
new file mode 100644
index 0000000..493dc59
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/fast_math_tests/fast_math_test_data.h
@@ -0,0 +1,29 @@
+#ifndef _FAST_MATH_TEST_DATA_H_
+#define _FAST_MATH_TEST_DATA_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "arm_math.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+
+#define FAST_MATH_MAX_LEN 1024
+#define TRANFORM_BIGGEST_INPUT_TYPE float32_t
+
+/*--------------------------------------------------------------------------------*/
+/* Variable Declarations */
+/*--------------------------------------------------------------------------------*/
+
+extern float32_t fast_math_output_fut[FAST_MATH_MAX_LEN];
+extern float32_t fast_math_output_ref[FAST_MATH_MAX_LEN];
+extern float32_t fast_math_output_f32_fut[FAST_MATH_MAX_LEN];
+extern float32_t fast_math_output_f32_ref[FAST_MATH_MAX_LEN];
+extern const float32_t fast_math_f32_inputs[FAST_MATH_MAX_LEN];
+extern const q31_t fast_math_q31_inputs[FAST_MATH_MAX_LEN];
+extern const q15_t * fast_math_q15_inputs;
+
+#endif /* _FAST_MATH_TEST_DATA_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/fast_math_tests/fast_math_test_group.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/fast_math_tests/fast_math_test_group.h
new file mode 100644
index 0000000..ecde80d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/fast_math_tests/fast_math_test_group.h
@@ -0,0 +1,9 @@
+#ifndef _FAST_MATH_TEST_GROUP_H_
+#define _FAST_MATH_TEST_GROUP_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Declare Test Groups */
+/*--------------------------------------------------------------------------------*/
+JTEST_DECLARE_GROUP(fast_math_tests);
+
+#endif /* _FAST_MATH_TEST_GROUP_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/filtering_tests/filtering_templates.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/filtering_tests/filtering_templates.h
new file mode 100644
index 0000000..5c47f37
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/filtering_tests/filtering_templates.h
@@ -0,0 +1,91 @@
+#ifndef _FILTERING_TEMPLATES_H_
+#define _FILTERING_TEMPLATES_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+#include "test_templates.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Group Specific Templates */
+/*--------------------------------------------------------------------------------*/
+
+/*
+ * Comparison SNR thresholds for the data types used in statistics_tests.
+ */
+#define FILTERING_SNR_THRESHOLD_float64_t 120
+#define FILTERING_SNR_THRESHOLD_float32_t 99
+#define FILTERING_SNR_THRESHOLD_q31_t 90
+#define FILTERING_SNR_THRESHOLD_q15_t 60
+#define FILTERING_SNR_THRESHOLD_q7_t 30
+
+/**
+ *  Compare reference and fut outputs using SNR.
+ *
+ *  @note The outputs are converted to float32_t before comparison.
+ */
+#define FILTERING_SNR_COMPARE_INTERFACE(block_size,                     \
+                                        output_type)                    \
+    FILTERING_SNR_COMPARE_INTERFACE_OFFSET(0, block_size, output_type)
+
+/**
+ *  Compare reference and fut outputs starting at some offset using SNR.
+ */
+#define FILTERING_SNR_COMPARE_INTERFACE_OFFSET(offset,      \
+                                               block_size,  \
+                                               output_type) \
+    do                                                      \
+    {                                                       \
+        TEST_CONVERT_AND_ASSERT_SNR(                        \
+            filtering_output_f32_ref,                       \
+            (output_type *) filtering_output_ref + offset,  \
+            filtering_output_f32_fut,                       \
+            (output_type *) filtering_output_fut + offset,  \
+            block_size,                                     \
+            output_type,                                    \
+            FILTERING_SNR_THRESHOLD_##output_type           \
+            );                                              \
+    } while (0)                                              
+
+/**
+ *  Compare reference and fut outputs starting at some offset using SNR.
+ *  Special case for float64_t
+ */
+#define FILTERING_DBL_SNR_COMPARE_INTERFACE(block_size,  				\
+                                            output_type) 				\
+    do                                                      		\
+    {                                                       		\
+        TEST_ASSERT_DBL_SNR(                        						\
+            (float64_t*)filtering_output_ref,               \
+            (float64_t*)filtering_output_fut,               \
+            block_size,                                     		\
+            FILTERING_SNR_THRESHOLD_##output_type           		\
+            );                                              		\
+    } while (0)                                              
+		
+/*--------------------------------------------------------------------------------*/
+/* Input Interfaces */
+/*--------------------------------------------------------------------------------*/
+/*
+ *  General:
+ *  Input interfaces provide inputs to functions inside test templates.  They
+ *  ONLY provide the inputs.  The output variables should be hard coded.
+ *
+ *  The input interfaces must have the following format:
+ *
+ *  ARM_xxx_INPUT_INTERFACE() or
+ *  REF_xxx_INPUT_INTERFACE()
+ *
+ *  The xxx must be lowercase, and is intended to be the indentifying substring
+ *  in the function's name.  Acceptable values are 'sub' or 'add' from the
+ *  functions arm_add_q31.
+ */
+
+
+/*--------------------------------------------------------------------------------*/
+/* Test Templates */
+/*--------------------------------------------------------------------------------*/
+
+
+
+#endif /* _FILTERING_TEMPLATES_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/filtering_tests/filtering_test_data.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/filtering_tests/filtering_test_data.h
new file mode 100644
index 0000000..7df698a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/filtering_tests/filtering_test_data.h
@@ -0,0 +1,81 @@
+#ifndef FILTERING_TEST_DATA_H
+#define FILTERING_TEST_DATA_H
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "arr_desc.h"
+#include "arm_math.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+
+#define FILTERING_MAX_BLOCKSIZE  33
+#define LMS_MAX_BLOCKSIZE        512
+#define FILTERING_MAX_NUMTAPS		34
+#define FILTERING_MAX_NUMSTAGES  14
+#define FILTERING_MAX_POSTSHIFT  8
+#define FILTERING_MAX_TAP_DELAY	0xFF
+#define FILTERING_MAX_L				3
+#define FILTERING_MAX_M				33
+
+/*--------------------------------------------------------------------------------*/
+/* Declare Variables */
+/*--------------------------------------------------------------------------------*/
+
+/* Input/Output Buffers */
+extern float32_t filtering_output_fut[LMS_MAX_BLOCKSIZE*2];
+extern float32_t filtering_output_ref[LMS_MAX_BLOCKSIZE*2];
+extern float32_t filtering_output_f32_fut[LMS_MAX_BLOCKSIZE*2];
+extern float32_t filtering_output_f32_ref[LMS_MAX_BLOCKSIZE*2];
+extern float32_t filtering_input_lms[LMS_MAX_BLOCKSIZE*2];
+extern float32_t filtering_pState[LMS_MAX_BLOCKSIZE + FILTERING_MAX_NUMTAPS];
+extern float32_t filtering_scratch[FILTERING_MAX_BLOCKSIZE * 3];
+extern float32_t filtering_scratch2[FILTERING_MAX_BLOCKSIZE * 3];
+extern float32_t filtering_coeffs_lms[FILTERING_MAX_NUMTAPS];
+
+extern const float64_t filtering_f64_inputs[FILTERING_MAX_BLOCKSIZE * FILTERING_MAX_M + FILTERING_MAX_NUMTAPS];
+extern const float32_t filtering_f32_inputs[FILTERING_MAX_BLOCKSIZE * FILTERING_MAX_M + FILTERING_MAX_NUMTAPS];
+extern const q31_t filtering_q31_inputs[FILTERING_MAX_BLOCKSIZE * FILTERING_MAX_M + FILTERING_MAX_NUMTAPS];
+extern const q15_t * filtering_q15_inputs;
+extern const q7_t * filtering_q7_inputs;
+
+/* Block Sizes */
+ARR_DESC_DECLARE(filtering_blocksizes);
+ARR_DESC_DECLARE(lms_blocksizes);
+ARR_DESC_DECLARE(filtering_numtaps);
+ARR_DESC_DECLARE(filtering_numtaps2);
+ARR_DESC_DECLARE(filtering_postshifts);
+ARR_DESC_DECLARE(filtering_numstages);
+ARR_DESC_DECLARE(filtering_Ls);
+ARR_DESC_DECLARE(filtering_Ms);
+
+/* Coefficient Lists */
+extern const float64_t filtering_coeffs_f64[FILTERING_MAX_NUMSTAGES * 6 + 2];
+extern const float64_t filtering_coeffs_b_f64[FILTERING_MAX_NUMSTAGES * 6 + 2];
+extern const float32_t filtering_coeffs_f32[FILTERING_MAX_NUMSTAGES * 6 + 2];
+extern const float32_t filtering_coeffs_b_f32[FILTERING_MAX_NUMSTAGES * 6 + 2];
+extern const float32_t *filtering_coeffs_c_f32;
+extern float32_t filtering_coeffs_lms_f32[FILTERING_MAX_NUMTAPS];
+extern const q31_t filtering_coeffs_q31[FILTERING_MAX_NUMSTAGES * 6 + 2];
+extern const q31_t *filtering_coeffs_b_q31;
+extern const q31_t *filtering_coeffs_c_q31;
+extern q31_t filtering_coeffs_lms_q31[FILTERING_MAX_NUMTAPS];
+extern const q15_t filtering_coeffs_q15[FILTERING_MAX_NUMSTAGES * 6 + 4];
+extern const q15_t *filtering_coeffs_b_q15;
+extern const q15_t *filtering_coeffs_c_q15;
+extern q15_t filtering_coeffs_lms_q15[FILTERING_MAX_NUMTAPS];
+extern const q7_t filtering_coeffs_q7[FILTERING_MAX_NUMSTAGES * 6 + 8];
+extern const q7_t *filtering_coeffs_b_q7;
+extern const q7_t *filtering_coeffs_c_q7;
+
+/* Tap Delay Lists */
+extern const int32_t filtering_tap_delay[FILTERING_MAX_NUMTAPS];
+
+/* Numbers */
+
+/* Float Inputs */
+
+#endif
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/filtering_tests/filtering_test_group.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/filtering_tests/filtering_test_group.h
new file mode 100644
index 0000000..6e2f638
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/filtering_tests/filtering_test_group.h
@@ -0,0 +1,9 @@
+#ifndef _FILTERING_TEST_GROUP_H_
+#define _FILTERING_TEST_GROUP_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Declare Test Groups */
+/*--------------------------------------------------------------------------------*/
+JTEST_DECLARE_GROUP(filtering_tests);
+
+#endif /* _FILTERING_TEST_GROUP_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/filtering_tests/filtering_tests.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/filtering_tests/filtering_tests.h
new file mode 100644
index 0000000..3f7e033
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/filtering_tests/filtering_tests.h
@@ -0,0 +1,15 @@
+#ifndef _FILTERING_TESTS_H_
+#define _FILTERING_TESTS_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Test/Group Declarations */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DECLARE_GROUP(biquad_tests);
+JTEST_DECLARE_GROUP(conv_tests);
+JTEST_DECLARE_GROUP(correlate_tests);
+JTEST_DECLARE_GROUP(fir_tests);
+JTEST_DECLARE_GROUP(iir_tests);
+JTEST_DECLARE_GROUP(lms_tests);
+
+#endif /* _FILTERING_TESTS_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/intrinsics_tests/intrinsics_templates.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/intrinsics_tests/intrinsics_templates.h
new file mode 100644
index 0000000..b8261c5
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/intrinsics_tests/intrinsics_templates.h
@@ -0,0 +1,166 @@
+#ifndef _INTRINSICS_TEMPLATES_H_
+#define _INTRINSICS_TEMPLATES_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "test_templates.h"
+#include <string.h>             /* memcpy() */
+
+/*--------------------------------------------------------------------------------*/
+/* Group Specific Templates */
+/*--------------------------------------------------------------------------------*/
+
+/**
+* Comparison SNR thresholds for the data types used in transform_tests.
+*/
+#define INTRINSICS_SNR_THRESHOLD_q63_t     120
+#define INTRINSICS_SNR_THRESHOLD_q31_t     95
+
+/**
+*  Compare the outputs from the function under test and the reference
+*  function using SNR.
+*/
+#define INTRINSICS_SNR_COMPARE_INTERFACE(block_size,  \
+   output_type)                                       \
+   do                                                 \
+   {                                                  \
+      TEST_CONVERT_AND_ASSERT_SNR(                    \
+         intrinsics_output_f32_ref,                   \
+         (output_type##_t *) intrinsics_output_ref,   \
+         intrinsics_output_f32_fut,                   \
+         (output_type##_t *) intrinsics_output_fut,   \
+         block_size,                                  \
+         output_type,                                 \
+         INTRINSICS_SNR_THRESHOLD_##output_type##_t   \
+      );                                              \
+   } while (0)
+
+
+/*--------------------------------------------------------------------------------*/
+/* TEST Templates */
+/*--------------------------------------------------------------------------------*/
+
+#define INTRINSICS_TEST_TEMPLATE_ELT1(functionName, dataType)              \
+                                                                           \
+   JTEST_DEFINE_TEST(functionName##_test, functionName)                    \
+   {                                                                       \
+      uint32_t i;                                                          \
+                                                                           \
+      JTEST_COUNT_CYCLES(                                                  \
+         for(i=0;i<INTRINSICS_MAX_LEN;i++)                                 \
+         {                                                                 \
+            *((dataType##_t*)intrinsics_output_fut + i) =                  \
+               functionName(                                               \
+                  (dataType##_t)intrinsics_##dataType##_inputs[i]);        \
+         });                                                               \
+                                                                           \
+      for(i=0;i<INTRINSICS_MAX_LEN;i++)                                    \
+      {                                                                    \
+         *((dataType##_t*)intrinsics_output_ref + i) =                     \
+            ref##functionName(                                             \
+               (dataType##_t)intrinsics_##dataType##_inputs[i]);           \
+      }                                                                    \
+                                                                           \
+      INTRINSICS_SNR_COMPARE_INTERFACE(                                    \
+         INTRINSICS_MAX_LEN,                                               \
+         dataType);                                                        \
+                                                                           \
+      return JTEST_TEST_PASSED;                                            \
+   }
+
+#define INTRINSICS_TEST_TEMPLATE_ELT2(functionName, dataType)              \
+                                                                           \
+   JTEST_DEFINE_TEST(functionName##_test, functionName)                    \
+   {                                                                       \
+      uint32_t i;                                                          \
+                                                                           \
+      JTEST_COUNT_CYCLES(                                                  \
+         for(i=0;i<INTRINSICS_MAX_LEN;i++)                                 \
+         {                                                                 \
+            *((dataType##_t*)intrinsics_output_fut + i) =                  \
+               functionName(                                               \
+                  (dataType##_t)intrinsics_##dataType##_inputs[i]          \
+                  ,(dataType##_t)intrinsics_##dataType##_inputs[i]);       \
+         });                                                               \
+                                                                           \
+      for(i=0;i<INTRINSICS_MAX_LEN;i++)                                    \
+      {                                                                    \
+         *((dataType##_t*)intrinsics_output_ref + i) =                     \
+            ref##functionName(                                             \
+               (dataType##_t)intrinsics_##dataType##_inputs[i]             \
+               ,(dataType##_t)intrinsics_##dataType##_inputs[i]);          \
+      }                                                                    \
+                                                                           \
+      INTRINSICS_SNR_COMPARE_INTERFACE(                                    \
+         INTRINSICS_MAX_LEN,                                               \
+         dataType);                                                        \
+                                                                           \
+      return JTEST_TEST_PASSED;                                            \
+   }
+
+#define INTRINSICS_TEST_TEMPLATE_ELT3(functionName, dataType)              \
+                                                                           \
+   JTEST_DEFINE_TEST(functionName##_test, functionName)                    \
+   {                                                                       \
+      uint32_t i;                                                          \
+                                                                           \
+      JTEST_COUNT_CYCLES(                                                  \
+         for(i=0;i<INTRINSICS_MAX_LEN;i++)                                 \
+         {                                                                 \
+            *((dataType##_t*)intrinsics_output_fut + i) =                  \
+               functionName(                                               \
+                  (dataType##_t)intrinsics_##dataType##_inputs[i]          \
+                  ,(dataType##_t)intrinsics_##dataType##_inputs[i]         \
+                  ,(dataType##_t)intrinsics_##dataType##_inputs[i]);       \
+         });                                                               \
+                                                                           \
+      for(i=0;i<INTRINSICS_MAX_LEN;i++)                                    \
+      {                                                                    \
+         *((dataType##_t*)intrinsics_output_ref + i) =                     \
+            ref##functionName(                                             \
+               (dataType##_t)intrinsics_##dataType##_inputs[i]             \
+               ,(dataType##_t)intrinsics_##dataType##_inputs[i]            \
+               ,(dataType##_t)intrinsics_##dataType##_inputs[i]);          \
+      }                                                                    \
+                                                                           \
+      INTRINSICS_SNR_COMPARE_INTERFACE(                                    \
+         INTRINSICS_MAX_LEN,                                               \
+         dataType);                                                        \
+                                                                           \
+      return JTEST_TEST_PASSED;                                            \
+   }
+
+#define INTRINSICS_TEST_TEMPLATE_ELT4(functionName, dataType, dataType2)   \
+   JTEST_DEFINE_TEST(functionName##_test, functionName)                    \
+   {                                                                       \
+      uint32_t i;                                                          \
+                                                                           \
+      JTEST_COUNT_CYCLES(                                                  \
+         for(i=0;i<INTRINSICS_MAX_LEN;i++)                                 \
+         {                                                                 \
+            *((dataType2##_t*)intrinsics_output_fut + i) =                 \
+               functionName(                                               \
+                  (dataType##_t)intrinsics_##dataType##_inputs[i]          \
+                  ,(dataType##_t)intrinsics_##dataType##_inputs[i]         \
+                  ,(dataType2##_t)intrinsics_##dataType2##_inputs[i]);     \
+         });                                                               \
+                                                                           \
+      for(i=0;i<INTRINSICS_MAX_LEN;i++)                                    \
+      {                                                                    \
+         *((dataType2##_t*)intrinsics_output_ref + i) =                    \
+            ref##functionName(                                             \
+               (dataType##_t)intrinsics_##dataType##_inputs[i]             \
+               ,(dataType##_t)intrinsics_##dataType##_inputs[i]            \
+               ,(dataType2##_t)intrinsics_##dataType2##_inputs[i]);        \
+      }                                                                    \
+                                                                           \
+      INTRINSICS_SNR_COMPARE_INTERFACE(                                    \
+         INTRINSICS_MAX_LEN,                                               \
+         dataType2);                                                       \
+                                                                           \
+      return JTEST_TEST_PASSED;                                            \
+   }
+
+#endif /* _INTRINSICS_TEMPLATES_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/intrinsics_tests/intrinsics_test_data.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/intrinsics_tests/intrinsics_test_data.h
new file mode 100644
index 0000000..2924873
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/intrinsics_tests/intrinsics_test_data.h
@@ -0,0 +1,27 @@
+#ifndef _INTRINSICS_TEST_DATA_H_
+#define _INTRINSICS_TEST_DATA_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "arm_math.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+
+#define INTRINSICS_MAX_LEN 1024
+
+/*--------------------------------------------------------------------------------*/
+/* Variable Declarations */
+/*--------------------------------------------------------------------------------*/
+
+extern q63_t intrinsics_output_fut[INTRINSICS_MAX_LEN];
+extern q63_t intrinsics_output_ref[INTRINSICS_MAX_LEN];
+extern float32_t intrinsics_output_f32_fut[INTRINSICS_MAX_LEN];
+extern float32_t intrinsics_output_f32_ref[INTRINSICS_MAX_LEN];
+extern const q63_t intrinsics_q63_inputs[INTRINSICS_MAX_LEN];
+extern const q31_t *intrinsics_q31_inputs;
+
+#endif /* _INTRINSICS_TEST_DATA_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/intrinsics_tests/intrinsics_test_group.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/intrinsics_tests/intrinsics_test_group.h
new file mode 100644
index 0000000..787b715
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/intrinsics_tests/intrinsics_test_group.h
@@ -0,0 +1,9 @@
+#ifndef _INTRINSICS_TEST_GROUP_H_
+#define _INTRINSICS_TEST_GROUP_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Declare Test Groups */
+/*--------------------------------------------------------------------------------*/
+JTEST_DECLARE_GROUP(intrinsics_tests);
+
+#endif /* _INTRINSICS_TEST_GROUP_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/math_helper.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/math_helper.h
new file mode 100644
index 0000000..12f8c4c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/math_helper.h
@@ -0,0 +1,52 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010 ARM Limited. All rights reserved.
+*
+* $Date:        29. November 2010
+* $Revision:    V1.0.3
+*
+* Project:      CMSIS DSP Library
+*
+* Title:        math_helper.h
+*
+*
+* Description:	Prototypes of all helper functions required.
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*
+* Version 1.0.3 2010/11/29
+*    Re-organized the CMSIS folders and updated documentation.
+*
+* Version 1.0.2 2010/11/11
+*    Documentation updated.
+*
+* Version 1.0.1 2010/10/05
+*    Production release and review comments incorporated.
+*
+* Version 1.0.0 2010/09/20
+*    Production release and review comments incorporated.
+*
+* Version 0.0.7  2010/06/10
+*    Misra-C changes done
+* -------------------------------------------------------------------- */
+
+#ifndef MATH_HELPER_H
+#define MATH_HELPER_H
+
+#include "arm_math.h"
+
+float arm_snr_f32(float *pRef, float *pTest,  uint32_t buffSize);
+double arm_snr_f64(double *pRef, double *pTest,  uint32_t buffSize);
+void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples);
+void arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits);
+void arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits);
+void arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples);
+void arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples);
+void arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples);
+void arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples);
+void arm_clip_f32(float *pIn, uint32_t numSamples);
+uint32_t arm_calc_guard_bits(uint32_t num_adds);
+void arm_apply_guard_bits (float32_t * pIn, uint32_t numSamples, uint32_t guard_bits);
+uint32_t arm_compare_fixed_q15(q15_t *pIn, q15_t * pOut, uint32_t numSamples);
+uint32_t arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples);
+uint32_t arm_calc_2pow(uint32_t guard_bits);
+#endif
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/matrix_tests/matrix_templates.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/matrix_tests/matrix_templates.h
new file mode 100644
index 0000000..b48dbc1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/matrix_tests/matrix_templates.h
@@ -0,0 +1,370 @@
+#ifndef _MATRIX_TEMPLATES_H_
+#define _MATRIX_TEMPLATES_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+#include "test_templates.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Group Specific Templates */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Compare the outputs from the function under test and the reference
+ *  function.
+ */
+#define MATRIX_COMPARE_INTERFACE(output_type, output_content_type)  \
+    TEST_ASSERT_BUFFERS_EQUAL(                                      \
+        ((output_type *) &matrix_output_ref)->pData,                \
+        ((output_type *) &matrix_output_fut)->pData,                \
+        ((output_type *) &matrix_output_fut)->numRows *             \
+        ((output_type *) &matrix_output_ref)->numCols *             \
+        sizeof(output_content_type))
+
+/**
+ * Comparison SNR thresholds for the data types used in matrix_tests.
+ */
+#define MATRIX_SNR_THRESHOLD 120
+
+/**
+ *  Compare the outputs from the function under test and the reference
+ *  function using SNR.
+ */
+#define MATRIX_SNR_COMPARE_INTERFACE(output_type, output_content_type)  \
+    do                                                                  \
+    {                                                                   \
+        TEST_CONVERT_AND_ASSERT_SNR(                                    \
+            (float32_t *)matrix_output_f32_ref,                         \
+            ((output_type *) &matrix_output_ref)->pData,                \
+            (float32_t *)matrix_output_f32_fut,                         \
+            ((output_type *) &matrix_output_ref)->pData,                \
+            ((output_type *) &matrix_output_fut)->numRows *             \
+            ((output_type *) &matrix_output_ref)->numCols,              \
+            output_content_type,                                        \
+            MATRIX_SNR_THRESHOLD                                        \
+            );                                                          \
+    } while (0)
+
+/**
+ *  Compare the outputs from the function under test and the reference
+ *  function using SNR. This is special for float64_t
+ */
+#define MATRIX_DBL_SNR_COMPARE_INTERFACE(output_type)                   \
+    do                                                                  \
+    {                                                                   \
+        TEST_ASSERT_DBL_SNR(                                            \
+            (float64_t *)matrix_output_f32_ref,                         \
+            (float64_t *)matrix_output_f32_fut,                         \
+            ((output_type *) &matrix_output_fut)->numRows *             \
+            ((output_type *) &matrix_output_ref)->numCols,              \
+            MATRIX_SNR_THRESHOLD                                        \
+            );                                                          \
+    } while (0)
+
+/*--------------------------------------------------------------------------------*/
+/* Input Interfaces */
+/*--------------------------------------------------------------------------------*/
+/*
+ *  General:
+ *  Input interfaces provide inputs to functions inside test templates.  They
+ *  ONLY provide the inputs.  The output variables should be hard coded.
+ *
+ *  The input interfaces must have the following format:
+ *
+ *  ARM_xxx_INPUT_INTERFACE() or
+ *  REF_xxx_INPUT_INTERFACE()
+ *
+ *  The xxx must be lowercase, and is intended to be the indentifying substring
+ *  in the function's name.  Acceptable values are 'sub' or 'add' from the
+ *  functions arm_add_q31.
+ */
+
+#define ARM_mat_add_INPUT_INTERFACE(input_a_ptr, input_b_ptr)    \
+    PAREN(input_a_ptr, input_b_ptr, (void *) &matrix_output_fut)
+
+#define REF_mat_add_INPUT_INTERFACE(input_a_ptr, input_b_ptr)    \
+    PAREN(input_a_ptr, input_b_ptr, (void *) &matrix_output_ref)
+
+#define ARM_mat_cmplx_mult_INPUT_INTERFACE(input_a_ptr, input_b_ptr)    \
+    PAREN(input_a_ptr, input_b_ptr, (void *) &matrix_output_fut)
+
+#define REF_mat_cmplx_mult_INPUT_INTERFACE(input_a_ptr, input_b_ptr)    \
+    PAREN(input_a_ptr, input_b_ptr, (void *) &matrix_output_ref)
+
+#define ARM_mat_inverse_INPUT_INTERFACE(input_ptr)  \
+    PAREN(input_ptr, (void *) &matrix_output_fut)
+
+#define REF_mat_inverse_INPUT_INTERFACE(input_ptr)  \
+    PAREN(input_ptr, (void *) &matrix_output_ref)
+
+#define ARM_mat_mult_INPUT_INTERFACE(input_a_ptr, input_b_ptr)      \
+    PAREN(input_a_ptr, input_b_ptr, (void *) &matrix_output_fut)
+
+#define REF_mat_mult_INPUT_INTERFACE(input_a_ptr, input_b_ptr)      \
+    PAREN(input_a_ptr, input_b_ptr, (void *) &matrix_output_ref)
+
+#define ARM_mat_mult_fast_INPUT_INTERFACE(input_a_ptr, input_b_ptr) \
+    PAREN(input_a_ptr, input_b_ptr, (void *) &matrix_output_fut)
+
+#define REF_mat_mult_fast_INPUT_INTERFACE(input_a_ptr, input_b_ptr) \
+    PAREN(input_a_ptr, input_b_ptr, (void *) &matrix_output_ref)
+
+#define ARM_mat_sub_INPUT_INTERFACE(input_a_ptr, input_b_ptr)    \
+    PAREN(input_a_ptr, input_b_ptr, (void *) &matrix_output_fut)
+
+#define REF_mat_sub_INPUT_INTERFACE(input_a_ptr, input_b_ptr)    \
+    PAREN(input_a_ptr, input_b_ptr, (void *) &matrix_output_ref)
+
+#define ARM_mat_trans_INPUT_INTERFACE(input_ptr)    \
+    PAREN(input_ptr, (void *) &matrix_output_fut)
+
+#define REF_mat_trans_INPUT_INTERFACE(input_ptr)    \
+    PAREN(input_ptr, (void *) &matrix_output_ref)
+
+/*--------------------------------------------------------------------------------*/
+/* Dimension Validation Interfaces */
+/*--------------------------------------------------------------------------------*/
+
+#define MATRIX_TEST_VALID_ADDITIVE_DIMENSIONS(input_type,   \
+                                              matrix_a_ptr, \
+                                              matrix_b_ptr) \
+    ((((input_type) (matrix_a_ptr))->numRows ==             \
+      ((input_type) (matrix_b_ptr))->numRows) &&            \
+     (((input_type) (matrix_a_ptr))->numCols ==             \
+      ((input_type) (matrix_b_ptr))->numCols))
+
+#define MATRIX_TEST_VALID_MULTIPLICATIVE_DIMENSIONS(input_type,     \
+                                                    matrix_a_ptr,   \
+                                                    matrix_b_ptr)   \
+    (((input_type) (matrix_a_ptr))->numCols ==                      \
+     ((input_type) (matrix_b_ptr))->numRows)
+
+#define MATRIX_TEST_VALID_SQUARE_DIMENSIONS(input_type, \
+                                            matrix_ptr) \
+    (((input_type)(matrix_ptr))->numRows ==             \
+     ((input_type)(matrix_ptr))->numCols)
+
+#define MATRIX_TEST_VALID_DIMENSIONS_ALWAYS(input_type, \
+                                            matrix_ptr) \
+    (1 == 1)                                            \
+
+/*--------------------------------------------------------------------------------*/
+/* Output Configuration Interfaces */
+/*--------------------------------------------------------------------------------*/
+/* The matrix tests assume the output matrix is always the correct size.  These
+ * interfaces size the properly size the output matrices according to the input
+ * matrices and the operation at hand.*/
+
+#define MATRIX_TEST_CONFIG_ADDITIVE_OUTPUT(input_type,      \
+                                           matrix_a_ptr,    \
+                                           matrix_b_ptr)    \
+    do                                                      \
+    {                                                       \
+        ((input_type) &matrix_output_fut)->numRows =        \
+            ((input_type)(matrix_a_ptr))->numRows;          \
+        ((input_type) &matrix_output_fut)->numCols =        \
+            ((input_type)(matrix_a_ptr))->numCols;          \
+        ((input_type) &matrix_output_ref)->numRows =        \
+            ((input_type)(matrix_a_ptr))->numRows;          \
+        ((input_type) &matrix_output_ref)->numCols =        \
+            ((input_type)(matrix_a_ptr))->numCols;          \
+    } while (0)
+
+#define MATRIX_TEST_CONFIG_MULTIPLICATIVE_OUTPUT(input_type,    \
+                                                 matrix_a_ptr,  \
+                                                 matrix_b_ptr)  \
+    do                                                          \
+    {                                                           \
+        ((input_type) &matrix_output_fut)->numRows =            \
+            ((input_type)(matrix_a_ptr))->numRows;              \
+        ((input_type) &matrix_output_fut)->numCols =            \
+            ((input_type)(matrix_b_ptr))->numCols;              \
+        ((input_type) &matrix_output_ref)->numRows =            \
+            ((input_type)(matrix_a_ptr))->numRows;              \
+        ((input_type) &matrix_output_ref)->numCols =            \
+            ((input_type)(matrix_b_ptr))->numCols;              \
+    } while (0)
+
+#define MATRIX_TEST_CONFIG_SAMESIZE_OUTPUT(input_type,  \
+                                           matrix_ptr)  \
+    do                                                  \
+    {                                                   \
+        ((input_type) &matrix_output_fut)->numRows =    \
+            ((input_type)(matrix_ptr))->numRows;        \
+        ((input_type) &matrix_output_fut)->numCols =    \
+            ((input_type)(matrix_ptr))->numCols;        \
+        ((input_type) &matrix_output_ref)->numRows =    \
+            ((input_type)(matrix_ptr))->numRows;        \
+        ((input_type) &matrix_output_ref)->numCols =    \
+            ((input_type)(matrix_ptr))->numCols;        \
+    } while (0)
+
+#define MATRIX_TEST_CONFIG_TRANSPOSE_OUTPUT(input_type,     \
+                                            matrix_ptr)     \
+        do                                                  \
+        {                                                   \
+            ((input_type) &matrix_output_fut)->numRows =    \
+                ((input_type)(matrix_ptr))->numCols;        \
+            ((input_type) &matrix_output_fut)->numCols =    \
+                ((input_type)(matrix_ptr))->numRows;        \
+            ((input_type) &matrix_output_ref)->numRows =    \
+                ((input_type)(matrix_ptr))->numCols;        \
+            ((input_type) &matrix_output_ref)->numCols =    \
+                ((input_type)(matrix_ptr))->numRows;        \
+        } while (0)
+
+/*--------------------------------------------------------------------------------*/
+/* TEST Templates */
+/*--------------------------------------------------------------------------------*/
+
+#define MATRIX_TEST_TEMPLATE_ELT1(arr_desc_inputs,                      \
+                                  input_type,                           \
+                                  output_type, output_content_type,     \
+                                  fut, fut_arg_interface,               \
+                                  ref, ref_arg_interface,               \
+                                  output_config_interface,              \
+                                  dim_validation_interface,             \
+                                  compare_interface)                    \
+    do                                                                  \
+    {                                                                   \
+        TEMPLATE_DO_ARR_DESC(                                           \
+            input_idx, input_type, input, arr_desc_inputs               \
+            ,                                                           \
+            JTEST_DUMP_STRF("Matrix Dimensions: %dx%d\n",               \
+                         (int)input->numRows,                           \
+                         (int)input->numCols);                          \
+                                                                        \
+            if (dim_validation_interface(input_type,                     \
+                                        input)) {                       \
+                output_config_interface(input_type,                     \
+                                        input);                         \
+                TEST_CALL_FUT_AND_REF(                                  \
+                    fut, fut_arg_interface(input),                      \
+                    ref, ref_arg_interface(input));                     \
+                compare_interface(output_type,                          \
+                                  output_content_type);                 \
+            } else {                                                    \
+                arm_status matrix_test_retval;                          \
+                TEST_CALL_FUT(                                          \
+                    matrix_test_retval = fut,                           \
+                    fut_arg_interface(input));                          \
+                                                                        \
+                /* If dimensions are known bad, the fut should */       \
+                /* detect it. */                                        \
+                if ( matrix_test_retval != ARM_MATH_SIZE_MISMATCH) {     \
+                    return JTEST_TEST_FAILED;                           \
+                }                                                       \
+            });                                                         \
+        return JTEST_TEST_PASSED;                                       \
+    } while (0)
+
+
+#define MATRIX_TEST_TEMPLATE_ELT2(arr_desc_inputs_a,                    \
+                                  arr_desc_inputs_b,                    \
+                                  input_type,                           \
+                                  output_type, output_content_type,     \
+                                  fut, fut_arg_interface,               \
+                                  ref, ref_arg_interface,               \
+                                  output_config_interface,              \
+                                  dim_validation_interface,             \
+                                  compare_interface)                    \
+    do                                                                  \
+    {                                                                   \
+        TEMPLATE_DO_ARR_DESC(                                           \
+            input_a_idx, input_type, input_a, arr_desc_inputs_a         \
+            ,                                                           \
+            input_type input_b = ARR_DESC_ELT(                          \
+                input_type, input_a_idx,                                \
+                &(arr_desc_inputs_b));                                  \
+                                                                        \
+            JTEST_DUMP_STRF("Matrix Dimensions: A %dx%d  B %dx%d\n",    \
+                     (int)input_a->numRows,                             \
+                     (int)input_a->numCols,                             \
+                     (int)input_b->numRows,                             \
+                     (int)input_b->numCols);                            \
+                                                                        \
+            if (dim_validation_interface(input_type,                     \
+                                        input_a,                        \
+                                        input_b)) {                     \
+                                                                        \
+                output_config_interface(input_type,                     \
+                                        input_a,                        \
+                                        input_b);                       \
+                                                                        \
+                TEST_CALL_FUT_AND_REF(                                  \
+                    fut, fut_arg_interface(input_a, input_b),           \
+                    ref, ref_arg_interface(input_a, input_b));          \
+                                                                        \
+                compare_interface(output_type, output_content_type);    \
+                                                                        \
+            } else {                                                    \
+                arm_status matrix_test_retval;                          \
+                TEST_CALL_FUT(                                          \
+                    matrix_test_retval = fut, fut_arg_interface(input_a, input_b)); \
+                                                                        \
+                /* If dimensions are known bad, the fut should */       \
+                /* detect it. */                                        \
+                if ( matrix_test_retval != ARM_MATH_SIZE_MISMATCH) {     \
+                    return JTEST_TEST_FAILED;                           \
+                }                                                       \
+            });                                                         \
+        return JTEST_TEST_PASSED;                                       \
+    } while (0)
+
+/**
+ *  Specialization of #MATRIX_TEST_TEMPLATE_ELT2() for matrix tests.
+ *
+ *  @note This macro relies on the existance of ARM_xxx_INPUT_INTERFACE and
+ *  REF_xxx_INPUT_INTERFACEs.
+ */
+#define MATRIX_DEFINE_TEST_TEMPLATE_ELT2(fn_name, suffix,           \
+                                         output_config_interface,   \
+                                         dim_validation_interface,  \
+                                         comparison_interface)      \
+        JTEST_DEFINE_TEST(arm_##fn_name##_##suffix##_test,          \
+                          arm_##fn_name##_##suffix)                 \
+        {                                                           \
+            MATRIX_TEST_TEMPLATE_ELT2(                              \
+                matrix_##suffix##_a_inputs,                         \
+                matrix_##suffix##_b_inputs,                         \
+                arm_matrix_instance_##suffix * ,                    \
+                arm_matrix_instance_##suffix,                       \
+                TYPE_FROM_ABBREV(suffix),                           \
+                arm_##fn_name##_##suffix,                           \
+                ARM_##fn_name##_INPUT_INTERFACE,                    \
+                ref_##fn_name##_##suffix,                           \
+                REF_##fn_name##_INPUT_INTERFACE,                    \
+                output_config_interface,                            \
+                dim_validation_interface,                           \
+                comparison_interface);                              \
+        }                                                           \
+
+/**
+ *  Specialization of #MATRIX_TEST_TEMPLATE_ELT1() for matrix tests.
+ *
+ *  @note This macro relies on the existance of ARM_xxx_INPUT_INTERFACE and
+ *  REF_xxx_INPUT_INTERFACEs.
+ */
+#define MATRIX_DEFINE_TEST_TEMPLATE_ELT1(fn_name, suffix,           \
+                                         output_config_interface,   \
+                                         dim_validation_interface)  \
+        JTEST_DEFINE_TEST(arm_##fn_name##_##suffix##_test,          \
+                          arm_##fn_name##_##suffix)                 \
+        {                                                           \
+            MATRIX_TEST_TEMPLATE_ELT1(                              \
+                matrix_##suffix##_a_inputs,                         \
+                arm_matrix_instance_##suffix * ,                    \
+                arm_matrix_instance_##suffix,                       \
+                TYPE_FROM_ABBREV(suffix),                           \
+                arm_##fn_name##_##suffix,                           \
+                ARM_##fn_name##_INPUT_INTERFACE,                    \
+                ref_##fn_name##_##suffix,                           \
+                REF_##fn_name##_INPUT_INTERFACE,                    \
+                output_config_interface,                            \
+                dim_validation_interface,                           \
+                MATRIX_COMPARE_INTERFACE);                          \
+        }                                                           \
+
+
+#endif /* _MATRIX_TEMPLATES_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/matrix_tests/matrix_test_data.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/matrix_tests/matrix_test_data.h
new file mode 100644
index 0000000..f96cc15
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/matrix_tests/matrix_test_data.h
@@ -0,0 +1,54 @@
+#ifndef _MATRIX_TEST_DATA_H_
+#define _MATRIX_TEST_DATA_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "arr_desc.h"
+#include "arm_math.h"           /* float32_t */
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+#define MATRIX_TEST_MAX_ROWS 4
+#define MATRIX_TEST_MAX_COLS 4
+#define MATRIX_TEST_BIGGEST_INPUT_TYPE float64_t
+#define MATRIX_TEST_MAX_ELTS (MATRIX_TEST_MAX_ROWS * MATRIX_TEST_MAX_COLS)
+#define MATRIX_MAX_COEFFS_LEN 16
+#define MATRIX_MAX_SHIFTS_LEN 5
+
+/**
+ *  Declare the matrix inputs defined by MATRIX_DEFINE_INPUTS.
+ */
+#define MATRIX_DECLARE_INPUTS(suffix)               \
+    ARR_DESC_DECLARE(matrix_##suffix##_a_inputs);   \
+    ARR_DESC_DECLARE(matrix_##suffix##_b_inputs);   \
+    ARR_DESC_DECLARE(matrix_##suffix##_invertible_inputs)
+
+
+/*--------------------------------------------------------------------------------*/
+/* Declare Variables */
+/*--------------------------------------------------------------------------------*/
+
+/* Input/Output Buffers */
+extern arm_matrix_instance_f32 matrix_output_fut;
+extern arm_matrix_instance_f32 matrix_output_ref;
+extern arm_matrix_instance_f64 matrix_output_fut64;
+extern arm_matrix_instance_f64 matrix_output_ref64;
+extern MATRIX_TEST_BIGGEST_INPUT_TYPE matrix_output_f32_fut[MATRIX_TEST_MAX_ELTS];
+extern MATRIX_TEST_BIGGEST_INPUT_TYPE matrix_output_f32_ref[MATRIX_TEST_MAX_ELTS];
+extern MATRIX_TEST_BIGGEST_INPUT_TYPE matrix_output_scratch[MATRIX_TEST_MAX_ELTS];
+
+/* Matrix Inputs */
+MATRIX_DECLARE_INPUTS(f64);
+MATRIX_DECLARE_INPUTS(f32);
+MATRIX_DECLARE_INPUTS(q31);
+MATRIX_DECLARE_INPUTS(q15);
+
+extern const float32_t matrix_f32_scale_values[MATRIX_MAX_COEFFS_LEN];
+extern const q31_t matrix_q31_scale_values[MATRIX_MAX_COEFFS_LEN];
+extern const q15_t matrix_q15_scale_values[MATRIX_MAX_COEFFS_LEN];
+extern const int32_t matrix_shift_values[MATRIX_MAX_SHIFTS_LEN];
+
+#endif /* _MATRIX_TEST_DATA_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/matrix_tests/matrix_test_group.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/matrix_tests/matrix_test_group.h
new file mode 100644
index 0000000..3c92eb1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/matrix_tests/matrix_test_group.h
@@ -0,0 +1,9 @@
+#ifndef _MATRIX_TEST_GROUP_H_
+#define _MATRIX_TEST_GROUP_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Declare Test Groups */
+/*--------------------------------------------------------------------------------*/
+JTEST_DECLARE_GROUP(matrix_tests);
+
+#endif /* _MATRIX_TEST_GROUP_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/matrix_tests/matrix_tests.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/matrix_tests/matrix_tests.h
new file mode 100644
index 0000000..3d0ed9c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/matrix_tests/matrix_tests.h
@@ -0,0 +1,17 @@
+#ifndef _MATRIX_TESTS_H_
+#define _MATRIX_TESTS_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Test/Group Declarations */
+/*--------------------------------------------------------------------------------*/
+JTEST_DECLARE_GROUP(mat_add_tests);
+JTEST_DECLARE_GROUP(mat_cmplx_mult_tests);
+JTEST_DECLARE_GROUP(mat_init_tests);
+JTEST_DECLARE_GROUP(mat_inverse_tests);
+JTEST_DECLARE_GROUP(mat_mult_tests);
+JTEST_DECLARE_GROUP(mat_mult_fast_tests);
+JTEST_DECLARE_GROUP(mat_sub_tests);
+JTEST_DECLARE_GROUP(mat_trans_tests);
+JTEST_DECLARE_GROUP(mat_scale_tests);
+
+#endif /* _MATRIX_TESTS_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/statistics_tests/statistics_templates.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/statistics_tests/statistics_templates.h
new file mode 100644
index 0000000..de96f88
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/statistics_tests/statistics_templates.h
@@ -0,0 +1,157 @@
+#ifndef _STATISTICS_TEMPLATES_H_
+#define _STATISTICS_TEMPLATES_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "test_templates.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Group Specific Templates */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Compare the outputs from the function under test and the reference function.
+ */
+#define STATISTICS_COMPARE_INTERFACE(block_size,    \
+                                     output_type)   \
+    do                                              \
+    {                                               \
+        TEST_ASSERT_BUFFERS_EQUAL(                  \
+            statistics_output_ref.data_ptr,         \
+            statistics_output_fut.data_ptr,         \
+            1 * sizeof(output_type) /* All fns return one value*/   \
+            );                                      \
+        TEST_ASSERT_EQUAL(                          \
+            statistics_idx_fut,                     \
+            statistics_idx_ref);                    \
+    } while (0)                                      \
+
+/*
+ * Comparison SNR thresholds for the data types used in statistics_tests.
+ */
+#define STATISTICS_SNR_THRESHOLD_float32_t 120
+#define STATISTICS_SNR_THRESHOLD_q31_t 100
+#define STATISTICS_SNR_THRESHOLD_q15_t 60
+#define STATISTICS_SNR_THRESHOLD_q7_t 30
+
+/**
+ *  Compare reference and fut outputs using SNR.
+ *
+ *  @note The outputs are converted to float32_t before comparison.
+ */
+#define STATISTICS_SNR_COMPARE_INTERFACE(block_size,    \
+                                         output_type)   \
+    do                                                  \
+    {                                                   \
+        TEST_CONVERT_AND_ASSERT_SNR(                    \
+            statistics_output_f32_ref,                  \
+            statistics_output_ref.data_ptr,             \
+            statistics_output_f32_fut,                  \
+            statistics_output_fut.data_ptr,             \
+                1, /* All fns return one element*/      \
+            output_type,                                \
+            STATISTICS_SNR_THRESHOLD_##output_type      \
+            );                                          \
+    } while (0)
+
+
+
+/*--------------------------------------------------------------------------------*/
+/* Input Interfaces */
+/*--------------------------------------------------------------------------------*/
+/*
+ *  General:
+ *  Input interfaces provide inputs to functions inside test templates.  They
+ *  ONLY provide the inputs.  The output variables should be hard coded.
+ *
+ *  The input interfaces must have the following format:
+ *
+ *  ARM_xxx_INPUT_INTERFACE() or
+ *  REF_xxx_INPUT_INTERFACE()
+ *
+ *  The xxx must be lowercase, and is intended to be the indentifying substring
+ *  in the function's name.  Acceptable values are 'sub' or 'add' from the
+ *  functions arm_add_q31.
+ */
+
+#define ARM_max_INPUT_INTERFACE(input, block_size)              \
+    PAREN(input, block_size,                                    \
+          statistics_output_fut.data_ptr, &statistics_idx_fut)
+
+#define REF_max_INPUT_INTERFACE(input, block_size)              \
+    PAREN(input, block_size,                                    \
+          statistics_output_ref.data_ptr, &statistics_idx_ref)
+
+#define ARM_mean_INPUT_INTERFACE(input, block_size)             \
+    PAREN(input, block_size, statistics_output_fut.data_ptr)
+
+#define REF_mean_INPUT_INTERFACE(input, block_size)             \
+    PAREN(input, block_size, statistics_output_ref.data_ptr)
+
+#define ARM_min_INPUT_INTERFACE(input, block_size)              \
+    PAREN(input, block_size,                                    \
+          statistics_output_fut.data_ptr, &statistics_idx_fut)
+
+#define REF_min_INPUT_INTERFACE(input, block_size)              \
+    PAREN(input, block_size,                                    \
+          statistics_output_ref.data_ptr, &statistics_idx_ref)
+
+#define ARM_power_INPUT_INTERFACE(input, block_size)            \
+    PAREN(input, block_size, statistics_output_fut.data_ptr)
+
+#define REF_power_INPUT_INTERFACE(input, block_size)            \
+    PAREN(input, block_size, statistics_output_ref.data_ptr)
+
+#define ARM_rms_INPUT_INTERFACE(input, block_size)              \
+    PAREN(input, block_size, statistics_output_fut.data_ptr)
+
+#define REF_rms_INPUT_INTERFACE(input, block_size)              \
+    PAREN(input, block_size, statistics_output_ref.data_ptr)
+
+#define ARM_std_INPUT_INTERFACE(input, block_size)              \
+    PAREN(input, block_size, statistics_output_fut.data_ptr)
+
+#define REF_std_INPUT_INTERFACE(input, block_size)              \
+    PAREN(input, block_size, statistics_output_ref.data_ptr)
+
+#define ARM_var_INPUT_INTERFACE(input, block_size)              \
+    PAREN(input, block_size, statistics_output_fut.data_ptr)
+
+#define REF_var_INPUT_INTERFACE(input, block_size)              \
+    PAREN(input, block_size, statistics_output_ref.data_ptr)
+
+
+/*--------------------------------------------------------------------------------*/
+/* Test Templates */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Specialization of #TEST_TEMPLATE_BUF1_BLK() for statistics tests.
+ *
+ *  @note This macro relies on the existance of ARM_xxx_INPUT_INTERFACE and
+ *  REF_xxx_INPUT_INTERFACEs.
+ */
+#define STATISTICS_DEFINE_TEST_TEMPLATE_BUF1_BLK(fn_name,       \
+                                                 suffix,        \
+                                                 input_type,    \
+                                                 output_type,   \
+                                                 comparison_interface)  \
+    JTEST_DEFINE_TEST(arm_##fn_name##_##suffix##_test,          \
+                      arm_##fn_name##_##suffix)                 \
+    {                                                           \
+        TEST_TEMPLATE_BUF1_BLK(                                 \
+            statistics_f_all,                                   \
+            statistics_block_sizes,                             \
+            input_type,                                         \
+            output_type,                                        \
+            arm_##fn_name##_##suffix,                           \
+            ARM_##fn_name##_INPUT_INTERFACE,                    \
+            ref_##fn_name##_##suffix,                           \
+            REF_##fn_name##_INPUT_INTERFACE,                    \
+            comparison_interface);                              \
+    }
+
+
+#endif /* _STATISTICS_TEMPLATES_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/statistics_tests/statistics_test_data.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/statistics_tests/statistics_test_data.h
new file mode 100644
index 0000000..2dfcc97
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/statistics_tests/statistics_test_data.h
@@ -0,0 +1,44 @@
+#ifndef _STATISTICS_TEST_DATA_H_
+#define _STATISTICS_TEST_DATA_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "arr_desc.h"
+#include "arm_math.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+#define STATISTICS_MAX_INPUT_ELEMENTS 32
+#define STATISTICS_BIGGEST_INPUT_TYPE float32_t
+
+/*--------------------------------------------------------------------------------*/
+/* Declare Variables */
+/*--------------------------------------------------------------------------------*/
+
+/* Input/Output Buffers */
+ARR_DESC_DECLARE(statistics_output_fut);
+ARR_DESC_DECLARE(statistics_output_ref);
+extern uint32_t statistics_idx_fut;
+extern uint32_t statistics_idx_ref;
+
+extern STATISTICS_BIGGEST_INPUT_TYPE
+statistics_output_f32_ref[STATISTICS_MAX_INPUT_ELEMENTS];
+
+extern STATISTICS_BIGGEST_INPUT_TYPE
+statistics_output_f32_fut[STATISTICS_MAX_INPUT_ELEMENTS];
+
+
+/* Block Sizes */
+ARR_DESC_DECLARE(statistics_block_sizes);
+
+/* Float Inputs */
+ARR_DESC_DECLARE(statistics_zeros);
+ARR_DESC_DECLARE(statistics_f_2);
+ARR_DESC_DECLARE(statistics_f_15);
+ARR_DESC_DECLARE(statistics_f_32);
+ARR_DESC_DECLARE(statistics_f_all);
+
+#endif /* _STATISTICS_TEST_DATA_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/statistics_tests/statistics_test_group.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/statistics_tests/statistics_test_group.h
new file mode 100644
index 0000000..133cfea
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/statistics_tests/statistics_test_group.h
@@ -0,0 +1,9 @@
+#ifndef _STATISTICS_TEST_GROUP_H_
+#define _STATISTICS_TEST_GROUP_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Declare Test Groups */
+/*--------------------------------------------------------------------------------*/
+JTEST_DECLARE_GROUP(statistics_tests);
+
+#endif /* _STATISTICS_TEST_GROUP_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/statistics_tests/statistics_tests.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/statistics_tests/statistics_tests.h
new file mode 100644
index 0000000..489d2a7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/statistics_tests/statistics_tests.h
@@ -0,0 +1,15 @@
+#ifndef _STATISTICS_TESTS_H_
+#define _STATISTICS_TESTS_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Test/Group Declarations */
+/*--------------------------------------------------------------------------------*/
+JTEST_DECLARE_GROUP(max_tests);
+JTEST_DECLARE_GROUP(mean_tests);
+JTEST_DECLARE_GROUP(min_tests);
+JTEST_DECLARE_GROUP(power_tests);
+JTEST_DECLARE_GROUP(rms_tests);
+JTEST_DECLARE_GROUP(std_tests);
+JTEST_DECLARE_GROUP(var_tests);
+
+#endif /* _STATISTICS_TESTS_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/support_tests/support_templates.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/support_tests/support_templates.h
new file mode 100644
index 0000000..9ca4874
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/support_tests/support_templates.h
@@ -0,0 +1,120 @@
+#ifndef _SUPPORT_TEMPLATES_H_
+#define _SUPPORT_TEMPLATES_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "test_templates.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Group Specific Templates */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Compare the outputs from the function under test and the reference function.
+ */
+#define SUPPORT_COMPARE_INTERFACE(block_size,   \
+                                  output_type)  \
+    do                                          \
+    {                                           \
+        TEST_ASSERT_BUFFERS_EQUAL(              \
+            support_output_ref.data_ptr,        \
+            support_output_fut.data_ptr,        \
+            block_size * sizeof(output_type));  \
+    } while (0)                                  \
+
+/*--------------------------------------------------------------------------------*/
+/* Input Interfaces */
+/*--------------------------------------------------------------------------------*/
+/*
+ *  General:
+ *  Input interfaces provide inputs to functions inside test templates.  They
+ *  ONLY provide the inputs.  The output variables should be hard coded.
+ *
+ *  The input interfaces must have the following format:
+ *
+ *  ARM_xxx_INPUT_INTERFACE() or
+ *  REF_xxx_INPUT_INTERFACE()
+ *
+ *  The xxx must be lowercase, and is intended to be the indentifying substring
+ *  in the function's name.  Acceptable values are 'sub' or 'add' from the
+ *  functions arm_add_q31.
+ */
+
+#define ARM_copy_INPUT_INTERFACE(input, block_size)         \
+    PAREN(input, support_output_fut.data_ptr, block_size)
+
+#define REF_copy_INPUT_INTERFACE(input, block_size)         \
+    PAREN(input, support_output_ref.data_ptr, block_size)
+
+#define ARM_fill_INPUT_INTERFACE(elt, block_size)       \
+    PAREN(elt, support_output_fut.data_ptr, block_size)
+
+#define REF_fill_INPUT_INTERFACE(elt, block_size)       \
+    PAREN(elt, support_output_ref.data_ptr, block_size)
+
+#define ARM_x_to_y_INPUT_INTERFACE(input, block_size)       \
+    PAREN(input, support_output_fut.data_ptr, block_size)
+
+#define REF_x_to_y_INPUT_INTERFACE(input, block_size)       \
+    PAREN(input, support_output_ref.data_ptr, block_size)
+
+/*--------------------------------------------------------------------------------*/
+/* Test Templates */
+/*--------------------------------------------------------------------------------*/
+
+
+/**
+ *  Specialization of #TEST_TEMPLATE_BUF1_BLK() for support tests.
+ *
+ *  @note This macro relies on the existance of ARM_xxx_INPUT_INTERFACE and
+ *  REF_xxx_INPUT_INTERFACEs.
+ */
+#define SUPPORT_DEFINE_TEST_TEMPLATE_BUF1_BLK(fn_name,              \
+                                              suffix,               \
+                                              input_type,           \
+                                              output_type,          \
+                                              comparison_interface) \
+    JTEST_DEFINE_TEST(arm_##fn_name##_##suffix##_test,              \
+                      arm_##fn_name##_##suffix)                     \
+    {                                                               \
+        TEST_TEMPLATE_BUF1_BLK(                                     \
+            support_f_all,                                          \
+            support_block_sizes,                                    \
+            input_type,                                             \
+            output_type,                                            \
+            arm_##fn_name##_##suffix,                               \
+            ARM_##fn_name##_INPUT_INTERFACE,                        \
+            ref_##fn_name##_##suffix,                               \
+            REF_##fn_name##_INPUT_INTERFACE,                        \
+            comparison_interface);                                  \
+    }
+
+/**
+ *  Specialization of #TEST_TEMPLATE_ELT1_BLK() for support tests.
+ *
+ *  @note This macro relies on the existance of ARM_xxx_INPUT_INTERFACE and
+ *  REF_xxx_INPUT_INTERFACEs.
+ */
+#define SUPPORT_DEFINE_TEST_TEMPLATE_ELT1_BLK(fn_name,              \
+                                              suffix,               \
+                                              elt_type,             \
+                                              output_type,          \
+                                              comparison_interface) \
+    JTEST_DEFINE_TEST(arm_##fn_name##_##suffix##_test,              \
+                      arm_##fn_name##_##suffix)                     \
+    {                                                               \
+        TEST_TEMPLATE_ELT1_BLK(                                     \
+            support_elts,                                           \
+            support_block_sizes,                                    \
+            elt_type,                                               \
+            output_type,                                            \
+            arm_##fn_name##_##suffix,                               \
+            ARM_##fn_name##_INPUT_INTERFACE,                        \
+            ref_##fn_name##_##suffix,                               \
+            REF_##fn_name##_INPUT_INTERFACE,                        \
+            comparison_interface);                                  \
+    }
+
+#endif /* _SUPPORT_TEMPLATES_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/support_tests/support_test_data.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/support_tests/support_test_data.h
new file mode 100644
index 0000000..52b6d77
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/support_tests/support_test_data.h
@@ -0,0 +1,31 @@
+#ifndef ARM_SUPPORT_TEST_DATA_H
+#define ARM_SUPPORT_TEST_DATA_H
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "arr_desc.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Declare Variables */
+/*--------------------------------------------------------------------------------*/
+
+/* Input/Output Buffers */
+ARR_DESC_DECLARE(support_output_fut);
+ARR_DESC_DECLARE(support_output_ref);
+
+/* Block Sizes*/
+ARR_DESC_DECLARE(support_block_sizes);
+
+/* Numbers */
+ARR_DESC_DECLARE(support_elts);
+
+/* Float Inputs */
+ARR_DESC_DECLARE(support_zeros);
+ARR_DESC_DECLARE(support_f_2);
+ARR_DESC_DECLARE(support_f_15);
+ARR_DESC_DECLARE(support_f_32);
+ARR_DESC_DECLARE(support_f_all);
+
+#endif
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/support_tests/support_test_group.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/support_tests/support_test_group.h
new file mode 100644
index 0000000..5a50ae1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/support_tests/support_test_group.h
@@ -0,0 +1,9 @@
+#ifndef _SUPPORT_TEST_GROUP_H_
+#define _SUPPORT_TEST_GROUP_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Declare Test Groups */
+/*--------------------------------------------------------------------------------*/
+JTEST_DECLARE_GROUP(support_tests);
+
+#endif /* _SUPPORT_TEST_GROUP_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/support_tests/support_tests.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/support_tests/support_tests.h
new file mode 100644
index 0000000..66cc538
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/support_tests/support_tests.h
@@ -0,0 +1,11 @@
+#ifndef _SUPPORT_TESTS_H_
+#define _SUPPORT_TESTS_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Test/Group Declarations */
+/*--------------------------------------------------------------------------------*/
+JTEST_DECLARE_GROUP(copy_tests);
+JTEST_DECLARE_GROUP(fill_tests);
+JTEST_DECLARE_GROUP(x_to_y_tests);
+
+#endif /* _SUPPORT_TESTS_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/templates/template.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/templates/template.h
new file mode 100644
index 0000000..15d0b79
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/templates/template.h
@@ -0,0 +1,88 @@
+#ifndef _TEMPLATE_H_
+#define _TEMPLATE_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Looping and Iteration */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Template for the general structure of a loop.
+ */
+#define TEMPLATE_LOOP(setup, loop_def, body)    \
+    do                                          \
+    {                                           \
+        setup;                                  \
+        loop_def {                              \
+            body;                               \
+        }                                       \
+    } while (0)
+
+/**
+ *  Template for looping over an array-like sequence.
+ */
+#define TEMPLATE_DO_ARR_LIKE(iter_idx, type,                            \
+                             arr, arr_length,                           \
+                             iter_elem_setup,                           \
+                             body)                                      \
+    do                                                                  \
+    {                                                                   \
+        TEMPLATE_LOOP(                                                  \
+            int iter_idx,                                               \
+            for(iter_idx = 0; iter_idx < (arr_length); ++iter_idx),     \
+            iter_elem_setup;                                            \
+            body);                                                      \
+    } while (0)
+
+/**
+ *  Template for looping over the contents of an array.
+ */
+#define TEMPLATE_DO_ARR(iter_idx, type, iter_elem, arr, arr_length, body) \
+    do                                                                  \
+    {                                                                   \
+        TEMPLATE_DO_ARR_LIKE(                                           \
+            iter_idx, type, arr, arr_length,                            \
+            type iter_elem = (arr)[iter_idx],                           \
+            body);                                                      \
+    } while (0)
+
+/**
+ *  Template for looping over the contents of an #ARR_DESC.
+ */
+#define TEMPLATE_DO_ARR_DESC(iter_idx, type, iter_elem, arr_desc, body) \
+    do                                                                  \
+    {                                                                   \
+        TEMPLATE_DO_ARR_LIKE(                                           \
+            iter_idx, type, arr_desc, (arr_desc).element_count,         \
+            type iter_elem = ARR_DESC_ELT(type, iter_idx, &(arr_desc)), \
+            body);                                                      \
+    } while (0)
+
+/*--------------------------------------------------------------------------------*/
+/* Test Definition */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Template for the general structure of a test.
+ */
+#define TEMPLATE_TEST(setup, body, teardown)    \
+        do                                      \
+        {                                       \
+            setup;                              \
+            body;                               \
+            teardown;                           \
+        } while (0)
+
+/**
+ *  Template for calling a function.
+ *
+ *  @note Surround function arguments with the #PAREN() macro.
+ *
+ *  @example
+ *  void my_func(int arg1, int arg2);
+ *
+ *  TEMPLATE_CALL_FN(my_func, PAREN(3, 7));
+ */
+#define TEMPLATE_CALL_FN(fn, fn_args)           \
+        fn fn_args
+
+#endif /* _TEMPLATE_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/templates/test_templates.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/templates/test_templates.h
new file mode 100644
index 0000000..3badc80
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/templates/test_templates.h
@@ -0,0 +1,466 @@
+#ifndef _TEST_TEMPLATES_H_
+#define _TEST_TEMPLATES_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+#include "template.h"
+#include <string.h>             /* memcmp() */
+#include <inttypes.h>           /* PRIu32 */
+#include "math_helper.h"        /* arm_snr_f32() */
+
+/*--------------------------------------------------------------------------------*/
+/* Function Aliases for use in Templates. */
+/*--------------------------------------------------------------------------------*/
+#define ref_q31_t_to_float ref_q31_to_float
+#define ref_q15_t_to_float ref_q15_to_float
+#define ref_q7_t_to_float  ref_q7_to_float
+#define ref_float_to_q31_t ref_float_to_q31
+#define ref_float_to_q15_t ref_float_to_q15
+#define ref_float_to_q7_t  ref_float_to_q7
+#define ref_float32_t_to_float ref_copy_f32
+#define ref_float_to_float32_t ref_copy_f32
+
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Call the function-under-test.
+ */
+#define TEST_CALL_FUT(fut, fut_args)                    \
+    JTEST_COUNT_CYCLES(TEMPLATE_CALL_FN(fut, fut_args))
+
+/**
+ *  Call the reference-function.
+ */
+#define TEST_CALL_REF(ref, ref_args)            \
+    TEMPLATE_CALL_FN(ref, ref_args)
+
+/**
+ *  Call the function-under-test and the reference-function.
+ */
+#define TEST_CALL_FUT_AND_REF(fut, fut_args, ref, ref_args) \
+    do {                                                    \
+        TEST_CALL_FUT(fut, fut_args);                       \
+        TEST_CALL_REF(ref, ref_args);                       \
+    } while (0)
+
+/**
+ *  This macro eats a variable number of arguments and evaluates to a null
+ *  statement.
+ */
+#define TEST_NULL_STATEMENT(...) (void) "TEST_NULL_STATEMENT"
+
+/**
+ *  A function name, Usable in any template where a fut or ref name is accepted,
+ *  that evaluates to a #TEST_NULL_STATEMENT().
+ */
+#define TEST_NULL_FN TEST_NULL_STATEMENT
+
+/**
+ *  Assert that buffers A and B are byte-equivalent for a number of bytes.
+ */
+
+#define TEST_ASSERT_BUFFERS_EQUAL(buf_a, buf_b, bytes)\
+    do                                                \
+    {                                                 \
+        if (memcmp(buf_a, buf_b, bytes) != 0)         \
+        {                                             \
+            return JTEST_TEST_FAILED;                 \
+        }                                             \
+    } while (0)
+
+
+
+
+/**
+ *  Assert that the two entities are equal.
+ */
+#define TEST_ASSERT_EQUAL(a, b)      \
+    do                               \
+    {                                \
+        if ((a) != (b))              \
+        {                            \
+            return JTEST_TEST_FAILED;\
+        }                            \
+    } while (0)
+
+/**
+ *  Convert elements to from src_type to float.
+ */
+#define TEST_CONVERT_TO_FLOAT(src_ptr, dst_ptr, block_size, src_type)   \
+    do                                                                  \
+    {                                                                   \
+        ref_##src_type##_to_float(                                      \
+            src_ptr,                                                    \
+            dst_ptr,                                                    \
+            block_size);                                                \
+        } while (0)                                                      \
+
+/**
+ *  Convert elements to from float to dst_type .
+ */
+#define TEST_CONVERT_FLOAT_TO(src_ptr, dst_ptr, block_size, dst_type)   \
+    do                                                                  \
+    {                                                                   \
+        ref_float_to_##dst_type(                                        \
+            src_ptr,                                                    \
+            dst_ptr,                                                    \
+            block_size);                                                \
+    } while (0)                                                          \
+
+/**
+ *  Assert that the SNR between a reference and test sample is above a given
+ *  threshold.
+ */
+
+#define TEST_ASSERT_SNR(ref_ptr, tst_ptr, block_size, threshold)  \
+    do                                                            \
+    {                                                             \
+        float32_t snr = arm_snr_f32(ref_ptr, tst_ptr, block_size);\
+        if ( snr <= threshold)                                    \
+        {                                                         \
+            JTEST_DUMP_STRF("SNR: %f\n", snr);                    \
+            return JTEST_TEST_FAILED;                             \
+        }                                                         \
+    } while (0)
+
+
+/**
+ *  Assert that the SNR between a reference and test sample is above a given
+ *  threshold.  Special case for float64_t
+ */
+
+#define TEST_ASSERT_DBL_SNR(ref_ptr, tst_ptr, block_size, threshold)\
+    do                                                              \
+    {                                                               \
+        float64_t snr = arm_snr_f64(ref_ptr, tst_ptr, block_size);  \
+        if ( snr <= threshold)                                      \
+        {                                                           \
+            JTEST_DUMP_STRF("SNR: %f\n", snr);                      \
+            return JTEST_TEST_FAILED;                               \
+        }                                                           \
+    } while (0)
+
+
+/**
+ *  Compare test and reference elements by converting to float and
+ *  calculating an SNR.
+ *
+ *  This macro is a merger of the #TEST_CONVERT_TO_FLOAT() and
+ *  #TEST_ASSERT_SNR() macros.
+ */
+#define TEST_CONVERT_AND_ASSERT_SNR(ref_dst_ptr, ref_src_ptr,   \
+                                    tst_dst_ptr, tst_src_ptr,   \
+                                    block_size,                 \
+                                    tst_src_type,               \
+                                    threshold)                  \
+        do                                                      \
+        {                                                       \
+            TEST_CONVERT_TO_FLOAT(ref_src_ptr,                  \
+                                  ref_dst_ptr,                  \
+                                  block_size,                   \
+                                  tst_src_type);                \
+            TEST_CONVERT_TO_FLOAT(tst_src_ptr,                  \
+                                  tst_dst_ptr,                  \
+                                  block_size,                   \
+                                  tst_src_type);                \
+            TEST_ASSERT_SNR(ref_dst_ptr,                        \
+                            tst_dst_ptr,                        \
+                            block_size,                         \
+                            threshold);                         \
+        } while (0)
+
+/**
+ *  Execute statements only if the combination of block size, function type
+ *  specifier, and input ARR_DESC_t are valid.
+ *
+ *  @example An ARR_DESC_t that contains 64 bytes cant service a 32 element
+ *  block size if they are extracted in float32_t increments.
+ *
+ *  8 * 32 = 256 > 64.
+ */
+#define TEST_DO_VALID_BLOCKSIZE(block_size, fn_type_spec,   \
+                                input_arr_desc, body)       \
+    do                                                      \
+    {                                                       \
+        if (block_size * sizeof(fn_type_spec) <=             \
+           ARR_DESC_BYTES(input_arr_desc))                  \
+        {                                                   \
+            JTEST_DUMP_STRF("Block Size: %"PRIu32"\n", block_size); \
+            body;                                           \
+        }                                                   \
+    } while (0)                                              \
+
+/**
+ *  Template for tests that rely on one input buffer and a blocksize parameter.
+ *
+ *  The buffer is an #ARR_DESC_t.  It is iterated over and it's values are
+ *  passed to the function under test and reference functions through their
+ *  appropriate argument interfaces.  The argument interfaces this template to
+ *  execute structurally similar functions.
+ *
+ */
+#define TEST_TEMPLATE_BUF1_BLK(arr_desc_inputs,                         \
+                              arr_desc_block_sizes,                     \
+                              input_type, output_type,                  \
+                              fut, fut_arg_interface,                   \
+                              ref, ref_arg_interface,                   \
+                              compare_interface)                        \
+    do                                                                  \
+    {                                                                   \
+        TEMPLATE_DO_ARR_DESC(                                           \
+            input_idx, ARR_DESC_t *, input_ptr, arr_desc_inputs         \
+            ,                                                           \
+            TEMPLATE_DO_ARR_DESC(                                       \
+                block_size_idx, uint32_t, block_size, arr_desc_block_sizes \
+                ,                                                       \
+                void *   input_data_ptr = input_ptr->data_ptr;          \
+                                                                        \
+                TEST_DO_VALID_BLOCKSIZE(                                \
+                    block_size, input_type, input_ptr                   \
+                    ,                                                   \
+                    TEST_CALL_FUT_AND_REF(                              \
+                        fut, fut_arg_interface(                         \
+                            input_data_ptr, block_size),                \
+                        ref, ref_arg_interface(                         \
+                            input_data_ptr, block_size));               \
+                                                                        \
+                    compare_interface(block_size, output_type))));      \
+                                                                        \
+        return JTEST_TEST_PASSED;                                       \
+                                                                        \
+    } while (0)
+
+/**
+ *  Template for tests that rely on an input buffer and an element.
+ *
+ *  An element can is any thing which doesn't walk and talk like a
+ *  sequence. Examples include numbers, and structures.
+ */
+#define TEST_TEMPLATE_BUF1_ELT1(arr_desc_inputs,                        \
+                                arr_desc_elts,                          \
+                                input_type, elt_type, output_type,      \
+                                fut, fut_arg_interface,                 \
+                                ref, ref_arg_interface,                 \
+                                compare_interface)                      \
+        do                                                              \
+        {                                                               \
+            TEMPLATE_DO_ARR_DESC(                                       \
+                input_idx, ARR_DESC_t *, input_ptr, arr_desc_inputs     \
+                ,                                                       \
+                TEMPLATE_DO_ARR_DESC(                                   \
+                    elt_idx, elt_type, elt, arr_desc_elts               \
+                    ,                                                   \
+                    void * input_data_ptr = input_ptr->data_ptr;        \
+                    TEST_CALL_FUT_AND_REF(                              \
+                        fut, fut_arg_interface(input_data_ptr, elt),    \
+                        ref, ref_arg_interface(input_data_ptr, elt));   \
+                                                                        \
+                    compare_interface(output_type)));                   \
+            return JTEST_TEST_PASSED;                                   \
+        } while (0)
+
+/**
+ *  Template for tests that rely on an input buffer, an element, and a blocksize
+ *  parameter.
+ */
+#define TEST_TEMPLATE_BUF1_ELT1_BLK(arr_desc_inputs,                \
+                                    arr_desc_elts,                  \
+                                    arr_desc_block_sizes,           \
+                                    input_type, elt_type, output_type,  \
+                                    fut, fut_arg_interface,         \
+                                    ref, ref_arg_interface,         \
+                                    compare_interface);             \
+    do                                                              \
+    {                                                               \
+        TEMPLATE_DO_ARR_DESC(                                       \
+            inut_idx, ARR_DESC_t *, input_ptr, arr_desc_inputs      \
+            ,                                                       \
+            TEMPLATE_DO_ARR_DESC(                                   \
+                block_size_idx, uint32_t, block_size,               \
+                arr_desc_block_sizes                                \
+                ,                                                   \
+                TEMPLATE_DO_ARR_DESC(                               \
+                    elt_idx, elt_type, elt, arr_desc_elts           \
+                    ,                                               \
+                    void * input_data_ptr = input_ptr->data_ptr;    \
+                    TEST_DO_VALID_BLOCKSIZE(                        \
+                        block_size, input_type, input_ptr,          \
+                                              \
+                        TEST_CALL_FUT_AND_REF(                      \
+                            fut, fut_arg_interface(                 \
+                                input_data_ptr, elt, block_size),   \
+                            ref, ref_arg_interface(                 \
+                                input_data_ptr, elt, block_size));  \
+                        compare_interface(block_size, output_type))))); \
+        return JTEST_TEST_PASSED;                                   \
+    } while (0)
+
+/**
+ *  Template for tests that rely on an input buffer, two elements, and a blocksize
+ *  parameter.
+ */
+#define TEST_TEMPLATE_BUF1_ELT2_BLK(arr_desc_inputs,                    \
+                                    arr_desc_elt1s,                     \
+                                    arr_desc_elt2s,                     \
+                                    arr_desc_block_sizes,               \
+                                    input_type, elt1_type,              \
+                                    elt2_type, output_type,             \
+                                    fut, fut_arg_interface,             \
+                                    ref, ref_arg_interface,             \
+                                    compare_interface)                  \
+        do                                                              \
+        {                                                               \
+            TEMPLATE_DO_ARR_DESC(                                       \
+                inut_idx, ARR_DESC_t *, input_ptr, arr_desc_inputs      \
+                ,                                                       \
+                TEMPLATE_DO_ARR_DESC(                                   \
+                    block_size_idx, uint32_t, block_size,               \
+                    arr_desc_block_sizes                                \
+                    ,                                                   \
+                    TEMPLATE_DO_ARR_DESC(                               \
+                        elt1_idx, elt1_type, elt1, arr_desc_elt1s       \
+                        ,                                               \
+                        TEMPLATE_DO_ARR_DESC(                           \
+                            elt2_idx, elt2_type, elt2, arr_desc_elt2s   \
+                            ,                                           \
+                            void * input_data_ptr = input_ptr->data_ptr; \
+                            TEST_DO_VALID_BLOCKSIZE(                    \
+                                block_size, input_type, input_ptr,      \
+                                TEST_CALL_FUT_AND_REF(                  \
+                                    fut, fut_arg_interface(             \
+                                        input_data_ptr, elt1, elt2, block_size), \
+                                    ref, ref_arg_interface(             \
+                                        input_data_ptr, elt1, elt2, block_size)); \
+                                compare_interface(block_size, output_type)))))); \
+            return JTEST_TEST_PASSED;                                   \
+        } while (0)
+
+/**
+ *  Template for tests that rely on two input buffers and a blocksize parameter.
+ *
+ *  The two #ARR_DESC_t, input buffers are iterated through in parallel. The
+ *  length of the first #ARR_DESC_t determines the length of the iteration.
+ */
+#define TEST_TEMPLATE_BUF2_BLK(arr_desc_inputs_a,                       \
+                              arr_desc_inputs_b,                        \
+                              arr_desc_block_sizes,                     \
+                              input_type, output_type,                  \
+                              fut, fut_arg_interface,                   \
+                              ref, ref_arg_interface,                   \
+                              compare_interface)                        \
+    do                                                                  \
+    {                                                                   \
+        /* Iterate over two input arrays in parallel.*/                 \
+        TEMPLATE_DO_ARR_DESC(                                           \
+            input_idx, ARR_DESC_t *, input_ptr, arr_desc_inputs_a       \
+            ,                                                           \
+            TEMPLATE_DO_ARR_DESC(                                       \
+                block_size_idx, uint32_t, block_size, arr_desc_block_sizes, \
+                void * input_a_ptr = input_ptr->data_ptr;               \
+                void * input_b_ptr = ARR_DESC_ELT(                      \
+                    ARR_DESC_t *, input_idx,                            \
+                    &(arr_desc_inputs_b))->data_ptr;                    \
+                                                                        \
+                TEST_DO_VALID_BLOCKSIZE(                                \
+                    block_size, input_type, input_ptr                   \
+                    ,                                                   \
+                    TEST_CALL_FUT_AND_REF(                              \
+                        fut, fut_arg_interface(                         \
+                            input_a_ptr, input_b_ptr, block_size),      \
+                        ref, ref_arg_interface(                         \
+                            input_a_ptr, input_b_ptr, block_size));     \
+                                                                        \
+                    compare_interface(block_size, output_type))));      \
+        return JTEST_TEST_PASSED;                                       \
+    } while (0)
+
+/**
+ *  Test template that uses a single element.
+ */
+#define TEST_TEMPLATE_ELT1(arr_desc_elts,                       \
+                           elt_type, output_type,               \
+                           fut, fut_arg_interface,              \
+                           ref, ref_arg_interface,              \
+                           compare_interface)                   \
+        do                                                      \
+        {                                                       \
+            TEMPLATE_DO_ARR_DESC(                               \
+                elt_idx, elt_type, elt, arr_desc_elts           \
+                ,                                               \
+                TEST_CALL_FUT_AND_REF(                          \
+                    fut, fut_arg_interface(                     \
+                        elt),                                   \
+                    ref, ref_arg_interface(                     \
+                        elt));                                  \
+                /* Comparison interfaces typically accept */    \
+                /* a block_size. Pass a dummy value 1.*/        \
+                compare_interface(1, output_type));             \
+            return JTEST_TEST_PASSED;                           \
+        } while (0)
+
+/**
+ *  Test template that iterates over two sets of elements in parallel.
+ *
+ *  The length of the first set determines the number of iteratsions.
+ */
+#define TEST_TEMPLATE_ELT2(arr_desc_elts_a,                     \
+                           arr_desc_elts_b,                     \
+                           elt_a_type, elt_b_type, output_type, \
+                           fut, fut_arg_interface,              \
+                           ref, ref_arg_interface,              \
+                           compare_interface)                   \
+        do                                                      \
+        {                                                       \
+            TEMPLATE_DO_ARR_DESC(                               \
+                elt_a_idx, elt_a_type, elt_a, arr_desc_elts_a   \
+                ,                                               \
+                elt_b_type * elt_b = ARR_DESC_ELT(              \
+                    elt_b_type,                                 \
+                    elt_a_idx,                                  \
+                    arr_desc_elts_b);                           \
+                                                                \
+                TEST_CALL_FUT_AND_REF(                          \
+                    fut, fut_arg_interface(                     \
+                        elt_a, elt_b),                          \
+                    ref, ref_arg_interface(                     \
+                        elt_a, elt_b));                         \
+                /* Comparison interfaces typically accept */    \
+                /* a block_size. Pass a dummy value 1.*/        \
+                compare_interface(1, output_type));             \
+            return JTEST_TEST_PASSED;                           \
+        } while (0)
+
+/**
+ *  Test template that uses an element and a block size.
+ */
+#define TEST_TEMPLATE_ELT1_BLK(arr_desc_elts,                       \
+                               arr_desc_block_sizes,                \
+                               elt_type, output_type,               \
+                               fut, fut_arg_interface,              \
+                               ref, ref_arg_interface,              \
+                               compare_interface)                   \
+        do                                                          \
+        {                                                           \
+            TEMPLATE_DO_ARR_DESC(                                   \
+                block_size_idx, uint32_t, block_size,               \
+                arr_desc_block_sizes                                \
+                ,                                                   \
+                TEMPLATE_DO_ARR_DESC(                               \
+                    elt_idx, elt_type, elt, arr_desc_elts           \
+                    ,                                               \
+                    JTEST_DUMP_STRF("Block Size: %d\n",             \
+                         (int)block_size);                          \
+                    TEST_CALL_FUT_AND_REF(                          \
+                        fut, fut_arg_interface(                     \
+                            elt, block_size),                       \
+                        ref, ref_arg_interface(                     \
+                            elt, block_size));                      \
+                    compare_interface(block_size, output_type)));   \
+            return JTEST_TEST_PASSED;                               \
+        } while (0)
+
+#endif /* _TEST_TEMPLATES_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/transform_tests/transform_templates.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/transform_tests/transform_templates.h
new file mode 100644
index 0000000..abe75f9
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/transform_tests/transform_templates.h
@@ -0,0 +1,181 @@
+#ifndef _TRANSFORM_TEMPLATES_H_
+#define _TRANSFORM_TEMPLATES_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "test_templates.h"
+#include <string.h>             /* memcpy() */
+
+/*--------------------------------------------------------------------------------*/
+/* Group Specific Templates */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ * Comparison SNR thresholds for the data types used in transform_tests.
+ */
+#define TRANSFORM_SNR_THRESHOLD_float32_t 90
+#define TRANSFORM_SNR_THRESHOLD_q31_t     90
+#define TRANSFORM_SNR_THRESHOLD_q15_t     30
+
+#define DCT4_TRANSFORM_SNR_THRESHOLD_float32_t 80
+#define DCT4_TRANSFORM_SNR_THRESHOLD_q31_t     75
+#define DCT4_TRANSFORM_SNR_THRESHOLD_q15_t     11
+
+/**
+ *  Compare the outputs from the function under test and the reference
+ *  function using SNR.
+ */
+#define TRANSFORM_SNR_COMPARE_INTERFACE(block_size,     \
+                                        output_type)    \
+    do                                                  \
+    {                                                   \
+        TEST_CONVERT_AND_ASSERT_SNR(                    \
+            transform_fft_output_f32_ref,               \
+            (output_type *) transform_fft_output_ref,   \
+            transform_fft_output_f32_fut,               \
+            (output_type *) transform_fft_output_fut,   \
+            block_size,                                 \
+            output_type,                                \
+            TRANSFORM_SNR_THRESHOLD_##output_type       \
+            );                                          \
+    } while (0)
+    
+/**
+ *  Compare the outputs from the function under test and the reference
+ *  function using SNR.
+ */
+#define DCT_TRANSFORM_SNR_COMPARE_INTERFACE(block_size,  \
+                                            output_type) \
+    do                                                   \
+    {                                                    \
+        TEST_CONVERT_AND_ASSERT_SNR(                     \
+            transform_fft_output_f32_ref,                \
+            (output_type *) transform_fft_output_ref,    \
+            transform_fft_output_f32_fut,                \
+            (output_type *) transform_fft_output_fut,    \
+            block_size,                                  \
+            output_type,                                 \
+            DCT4_TRANSFORM_SNR_THRESHOLD_##output_type   \
+            );                                           \
+    } while (0)                                           \
+
+/**
+ *  Specialization on #TRANSFORM_SNR_COMPARE_INTERFACE() to fix the block_size
+ *  for complex datasets.
+ */
+#define TRANSFORM_SNR_COMPARE_CMPLX_INTERFACE(block_size, output_type)  \
+    /* Complex numbers have two components*/                            \
+    TRANSFORM_SNR_COMPARE_INTERFACE(block_size * 2, output_type )
+
+/**
+ * This macro copys data from the input_ptr into input arrays.
+ *
+ * Some functions modify their input data; in order to provide the same data to
+ * multiple tests, copies must be made so the changes from one function don't
+ * impact the others.
+ */
+#define TRANSFORM_COPY_INPUTS(input_ptr,        \
+                              bytes)            \
+    do                                          \
+    {                                           \
+        memcpy(                                 \
+            transform_fft_input_fut,            \
+            input_ptr,                          \
+            bytes);                             \
+        memcpy(                                 \
+            transform_fft_input_ref,            \
+            input_ptr,                          \
+            bytes);                             \
+    } while (0)
+
+/**
+ * This macro copys data from the input_ptr into input arrays. It also creates
+ * symmetric input data for rfft inverse.
+ *
+ * The 4.534234f just makes the middle entry of the array semi random.  It's
+ * actual value doesn't seem to matter much.
+ *
+ * Some functions modify their input data; in order to provide the same data to
+ * multiple tests, copies must be made so the changes from one function don't
+ * impact the others.
+ */
+#define TRANSFORM_PREPARE_INVERSE_INPUTS(input_ptr,                              \
+                              fftlen, input_type, bytes)                         \
+    do                                                                           \
+    {                                                                            \
+        uint32_t i;                                                              \
+                                                                                 \
+        memcpy(                                                                  \
+            transform_fft_input_fut,                                             \
+            input_ptr,                                                           \
+            bytes);                                                              \
+                                                                                 \
+        ((input_type*)transform_fft_input_fut)[1] = 0;                           \
+        ((input_type*)transform_fft_input_fut)[fftlen + 0] = 0;                  \
+        ((input_type*)transform_fft_input_fut)[fftlen + 1] = 0;                  \
+        for(i=1;i<fftlen/2;i++)                                                  \
+        {                                                                        \
+           *((input_type*)transform_fft_input_fut + fftlen + 2*i + 0) =          \
+               *((input_type*)transform_fft_input_fut + fftlen - 2*i + 0);       \
+           *((input_type*)transform_fft_input_fut + fftlen + 2*i + 1) =          \
+               -(*((input_type*)transform_fft_input_fut + fftlen - 2*i + 1));    \
+                                                                                 \
+        }                                                                        \
+                                                                                 \
+        memcpy(                                                                  \
+            transform_fft_input_ref,                                             \
+            transform_fft_input_fut,                                             \
+            bytes * 2);                                                          \
+    } while (0)
+
+/**
+ * This macro copys data from the input_ptr into the in-place input arrays.
+ *
+ * Some functions modify their input data; in order to provide the same data to
+ * multiple tests, copies must be made so the changes from one function don't
+ * impact the others.
+ */
+#define TRANSFORM_PREPARE_INPLACE_INPUTS_DOWNSHIFT(input_ptr,       \
+                                         bytes,                     \
+                                         type)                      \
+    do                                                              \
+    {                                                               \
+        uint32_t i;                                                 \
+        memcpy(                                                     \
+            transform_fft_inplace_input_fut,                        \
+            input_ptr,                                              \
+            bytes);                                                 \
+        memcpy(                                                     \
+            transform_fft_inplace_input_ref,                        \
+            input_ptr,                                              \
+            bytes);                                                 \
+        for(i=0;i<bytes/sizeof(type);i++) {                         \
+            *((type*)transform_fft_inplace_input_fut + i) >>= 1;    \
+            *((type*)transform_fft_inplace_input_ref + i) >>= 1;}   \
+    } while (0)
+
+/**
+ * This macro copys data from the input_ptr into the in-place input arrays.
+ *
+ * Some functions modify their input data; in order to provide the same data to
+ * multiple tests, copies must be made so the changes from one function don't
+ * impact the others.
+ */
+#define TRANSFORM_PREPARE_INPLACE_INPUTS(input_ptr, \
+                                         bytes)     \
+    do                                              \
+    {                                               \
+        memcpy(                                     \
+            transform_fft_inplace_input_fut,        \
+            input_ptr,                              \
+            bytes);                                 \
+        memcpy(                                     \
+            transform_fft_inplace_input_ref,        \
+            input_ptr,                              \
+            bytes);                                 \
+    } while (0)
+
+
+#endif /* _TRANSFORM_TEMPLATES_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/transform_tests/transform_test_data.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/transform_tests/transform_test_data.h
new file mode 100644
index 0000000..d80c8a2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/transform_tests/transform_test_data.h
@@ -0,0 +1,48 @@
+#ifndef _TRANSFORM_TEST_DATA_H_
+#define _TRANSFORM_TEST_DATA_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Includes */
+/*--------------------------------------------------------------------------------*/
+
+#include "arr_desc.h"
+#include "arm_math.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+
+#define TRANSFORM_MAX_FFT_LEN 4096
+#define TRANFORM_BIGGEST_INPUT_TYPE float32_t
+
+/*--------------------------------------------------------------------------------*/
+/* Variable Declarations */
+/*--------------------------------------------------------------------------------*/
+
+/* Lengths are multiplied by 2 to accomodate complex numbers*/
+extern float32_t transform_fft_output_fut[TRANSFORM_MAX_FFT_LEN * 2];
+extern float32_t transform_fft_output_ref[TRANSFORM_MAX_FFT_LEN * 2];
+extern float32_t transform_fft_input_fut[TRANSFORM_MAX_FFT_LEN * 2];
+extern float32_t transform_fft_input_ref[TRANSFORM_MAX_FFT_LEN * 2];
+extern float32_t transform_fft_output_f32_fut[TRANSFORM_MAX_FFT_LEN * 2];
+extern float32_t transform_fft_output_f32_ref[TRANSFORM_MAX_FFT_LEN * 2];
+extern float32_t * transform_fft_inplace_input_fut;
+extern float32_t * transform_fft_inplace_input_ref;
+extern float32_t transform_fft_f32_inputs[TRANSFORM_MAX_FFT_LEN * 2];
+extern q31_t transform_fft_q31_inputs[TRANSFORM_MAX_FFT_LEN * 2];
+extern q15_t * transform_fft_q15_inputs;
+extern q15_t dct4_transform_fft_q15_inputs[TRANSFORM_MAX_FFT_LEN * 2];
+
+/* FFT Lengths */
+ARR_DESC_DECLARE(transform_radix2_fftlens);
+ARR_DESC_DECLARE(transform_radix4_fftlens);
+ARR_DESC_DECLARE(transform_rfft_fftlens);
+ARR_DESC_DECLARE(transform_rfft_fast_fftlens);
+ARR_DESC_DECLARE(transform_dct_fftlens);
+
+/* CFFT Structs */
+ARR_DESC_DECLARE(transform_cfft_f32_structs);
+ARR_DESC_DECLARE(transform_cfft_q31_structs);
+ARR_DESC_DECLARE(transform_cfft_q15_structs);
+
+#endif /* _TRANSFORM_TEST_DATA_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/transform_tests/transform_test_group.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/transform_tests/transform_test_group.h
new file mode 100644
index 0000000..4720efc
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/transform_tests/transform_test_group.h
@@ -0,0 +1,9 @@
+#ifndef _TRANSFORM_TEST_GROUP_H_
+#define _TRANSFORM_TEST_GROUP_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Declare Test Groups */
+/*--------------------------------------------------------------------------------*/
+JTEST_DECLARE_GROUP(transform_tests);
+
+#endif /* _TRANSFORM_TEST_GROUP_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/transform_tests/transform_tests.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/transform_tests/transform_tests.h
new file mode 100644
index 0000000..773b6f2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/transform_tests/transform_tests.h
@@ -0,0 +1,13 @@
+#ifndef _TRANSFORM_TESTS_H_
+#define _TRANSFORM_TESTS_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Test/Group Declarations */
+/*--------------------------------------------------------------------------------*/
+JTEST_DECLARE_GROUP(cfft_tests);
+JTEST_DECLARE_GROUP(cfft_family_tests);
+JTEST_DECLARE_GROUP(dct4_tests);
+JTEST_DECLARE_GROUP(rfft_tests);
+JTEST_DECLARE_GROUP(rfft_fast_tests);
+
+#endif /* _TRANSFORM_TESTS_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/type_abbrev.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/type_abbrev.h
new file mode 100644
index 0000000..f59f921
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/inc/type_abbrev.h
@@ -0,0 +1,37 @@
+#ifndef _TYPE_ABBREV_H_
+#define _TYPE_ABBREV_H_
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Expand the abbreviation for a type into the type itself.
+ */
+#define TYPE_FROM_ABBREV(abbrev)                \
+    TYPE_ABBREV_##abbrev                        \
+
+/**
+ *  Expand the type to an abbreviation for that type.
+ *
+ *  Inverse of #TYPE_FROM_ABBREV().
+ *
+ *  @note Should be able to get a type back by writing.
+ *  TYPE_FROM_ABBREV(ABBREV_FROM_TYPE(type))
+ */
+#define ABBREV_FROM_TYPE(type)                  \
+    TYPE_SUFFIX_##type
+
+#define TYPE_ABBREV_f64 float64_t
+#define TYPE_ABBREV_f32 float32_t
+#define TYPE_ABBREV_q31 q31_t
+#define TYPE_ABBREV_q15 q15_t
+#define TYPE_ABBREV_q7  q7_t
+
+#define TYPE_SUFFIX_float64_t f64
+#define TYPE_SUFFIX_float32_t f32
+#define TYPE_SUFFIX_q31_t q31
+#define TYPE_SUFFIX_q15_t q15
+#define TYPE_SUFFIX_q7_t q7
+
+#endif /* _TYPE_ABBREV_H_ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/ARMCC/Retarget.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/ARMCC/Retarget.c
new file mode 100644
index 0000000..1557e71
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/ARMCC/Retarget.c
@@ -0,0 +1,52 @@
+/*----------------------------------------------------------------------------
+ * Name:    Retarget.c
+ * Purpose: 'Retarget' layer for target-dependent low level functions
+ * Note(s):
+ *----------------------------------------------------------------------------
+ * This file is part of the uVision/ARM development tools.
+ * This software may only be used under the terms of a valid, current,
+ * end user licence from KEIL for a compatible version of KEIL software
+ * development tools. Nothing else gives you the right to use this software.
+ *
+ * This software is supplied "AS IS" without warranties of any kind.
+ *
+ * Copyright (c) 2011 Keil - An ARM Company. All rights reserved.
+ *----------------------------------------------------------------------------*/
+
+#include <stdio.h>
+#include <rt_misc.h>
+#include "Serial.h"
+
+#pragma import(__use_no_semihosting_swi)
+
+
+
+struct __FILE { int handle; /* Add whatever you need here */ };
+FILE __stdout;
+FILE __stdin;
+
+
+int fputc(int c, FILE *f) {
+  return (SER_PutChar(c));
+}
+
+
+int fgetc(FILE *f) {
+  return (SER_GetChar());
+}
+
+
+int ferror(FILE *f) {
+  /* Your implementation of ferror */
+  return EOF;
+}
+
+
+void _ttywrch(int c) {
+  SER_PutChar(c);
+}
+
+
+void _sys_exit(int return_code) {
+label:  goto label;  /* endless loop */
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/ARMCC/startup_armv6-m.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/ARMCC/startup_armv6-m.s
new file mode 100644
index 0000000..056174c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/ARMCC/startup_armv6-m.s
@@ -0,0 +1,111 @@
+;/* File: startup_armv6-m.s
+; * Purpose: startup file for armv7-m architecture devices.
+; *          Should be used with ARMCC
+; * Version: V2.00
+; * Date: 16 November 2015
+; *
+; */
+;/* Copyright (c) 2011 - 2014 ARM LIMITED
+;
+;   All rights reserved.
+;   Redistribution and use in source and binary forms, with or without
+;   modification, are permitted provided that the following conditions are met:
+;   - Redistributions of source code must retain the above copyright
+;     notice, this list of conditions and the following disclaimer.
+;   - Redistributions in binary form must reproduce the above copyright
+;     notice, this list of conditions and the following disclaimer in the
+;     documentation and/or other materials provided with the distribution.
+;   - Neither the name of ARM nor the names of its contributors may be used
+;     to endorse or promote products derived from this software without
+;     specific prior written permission.
+;   *
+;   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+;   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+;   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+;   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
+;   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+;   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+;   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+;   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+;   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+;   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+;   POSSIBILITY OF SUCH DAMAGE.
+;   ---------------------------------------------------------------------------*/
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA    RESET, DATA, READONLY
+                IMPORT  ||Image$$ARM_LIB_STACK$$ZI$$Limit||
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     ||Image$$ARM_LIB_STACK$$ZI$$Limit||              ; Top of Stack
+                DCD     Reset_Handler             ; Reset Handler
+                DCD     NMI_Handler               ; NMI Handler
+                DCD     HardFault_Handler         ; Hard Fault Handler
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     SVC_Handler               ; SVCall Handler
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     PendSV_Handler            ; PendSV Handler
+                DCD     SysTick_Handler           ; SysTick Handler
+__Vectors_End
+
+__Vectors_Size  EQU     __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT  Reset_Handler             [WEAK]
+                IMPORT  SystemInit
+                IMPORT  __main
+                LDR     R0, =SystemInit
+                BLX     R0
+                LDR     R0, =__main
+                BX      R0
+                ENDP
+
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler               [WEAK]
+                BKPT #0
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler         [WEAK]
+                BKPT #0
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler               [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler            [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler           [WEAK]
+                B       .
+                ENDP
+
+                ALIGN
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/ARMCC/startup_armv7-m.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/ARMCC/startup_armv7-m.s
new file mode 100644
index 0000000..b40c565
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/ARMCC/startup_armv7-m.s
@@ -0,0 +1,134 @@
+;/* File: startup_armv7-m.s
+; * Purpose: startup file for armv7-m architecture devices.
+; *          Should be used with ARMCC
+; * Version: V2.00
+; * Date: 16 November 2015
+; *
+; */
+;/* Copyright (c) 2011 - 2014 ARM LIMITED
+;
+;   All rights reserved.
+;   Redistribution and use in source and binary forms, with or without
+;   modification, are permitted provided that the following conditions are met:
+;   - Redistributions of source code must retain the above copyright
+;     notice, this list of conditions and the following disclaimer.
+;   - Redistributions in binary form must reproduce the above copyright
+;     notice, this list of conditions and the following disclaimer in the
+;     documentation and/or other materials provided with the distribution.
+;   - Neither the name of ARM nor the names of its contributors may be used
+;     to endorse or promote products derived from this software without
+;     specific prior written permission.
+;   *
+;   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+;   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+;   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+;   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
+;   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+;   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+;   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+;   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+;   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+;   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+;   POSSIBILITY OF SUCH DAMAGE.
+;   ---------------------------------------------------------------------------*/
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA    RESET, DATA, READONLY
+                IMPORT  ||Image$$ARM_LIB_STACK$$ZI$$Limit||
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     ||Image$$ARM_LIB_STACK$$ZI$$Limit||              ; Top of Stack
+                DCD     Reset_Handler             ; Reset Handler
+                DCD     NMI_Handler               ; NMI Handler
+                DCD     HardFault_Handler         ; Hard Fault Handler
+                DCD     MemManage_Handler         ; MPU Fault Handler
+                DCD     BusFault_Handler          ; Bus Fault Handler
+                DCD     UsageFault_Handler        ; Usage Fault Handler
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     SVC_Handler               ; SVCall Handler
+                DCD     DebugMon_Handler          ; Debug Monitor Handler
+                DCD     0                         ; Reserved
+                DCD     PendSV_Handler            ; PendSV Handler
+                DCD     SysTick_Handler           ; SysTick Handler
+__Vectors_End
+
+__Vectors_Size  EQU     __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT  Reset_Handler             [WEAK]
+                IMPORT  SystemInit
+                IMPORT  __main
+                LDR     R0, =SystemInit
+                BLX     R0
+                LDR     R0, =__main
+                BX      R0
+                ENDP
+
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler               [WEAK]
+                BKPT #0
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler         [WEAK]
+                BKPT #0
+                B       .
+                ENDP
+MemManage_Handler\
+                PROC
+                EXPORT  MemManage_Handler         [WEAK]
+                BKPT #0
+                B       .
+                ENDP
+BusFault_Handler\
+                PROC
+                EXPORT  BusFault_Handler          [WEAK]
+                BKPT #0
+                B       .
+                ENDP
+UsageFault_Handler\
+                PROC
+                EXPORT  UsageFault_Handler        [WEAK]
+                BKPT #0
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler               [WEAK]
+                B       .
+                ENDP
+DebugMon_Handler\
+                PROC
+                EXPORT  DebugMon_Handler          [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler            [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler           [WEAK]
+                B       .
+                ENDP
+
+                ALIGN
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/ARMCLANG/startup_armv6-m.S b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/ARMCLANG/startup_armv6-m.S
new file mode 100644
index 0000000..d3499af
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/ARMCLANG/startup_armv6-m.S
@@ -0,0 +1,127 @@
+/* File: startup_armv6-m.S
+ * Purpose: startup file for armv6-m architecture devices.
+ *          Should be used with ARMCLANG
+ * Version: V2.00
+ * Date: 16 November 2015
+ *
+ */
+/* Copyright (c) 2011 - 2015 ARM LIMITED
+
+   All rights reserved.
+   Redistribution and use in source and binary forms, with or without
+   modification, are permitted provided that the following conditions are met:
+   - Redistributions of source code must retain the above copyright
+     notice, this list of conditions and the following disclaimer.
+   - Redistributions in binary form must reproduce the above copyright
+     notice, this list of conditions and the following disclaimer in the
+     documentation and/or other materials provided with the distribution.
+   - Neither the name of ARM nor the names of its contributors may be used
+     to endorse or promote products derived from this software without
+     specific prior written permission.
+   *
+   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
+   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+   POSSIBILITY OF SUCH DAMAGE.
+   ---------------------------------------------------------------------------*/
+/*
+  ;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+*/
+
+
+    .syntax unified
+    .arch   armv6-m
+
+/* .eabi_attribute Tag_ABI_align8_preserved,1    www.support.code-red-tech.com/CodeRedWiki/Preserve8 */
+.eabi_attribute 25, 1   /* Tag_ABI_align_preserved */
+
+    .global    Image$$ARM_LIB_STACK$$ZI$$Limit
+
+
+    .section RESET, "x"
+    .align  2
+    .globl  __Vectors
+    .globl  __Vectors_End
+    .globl  __Vectors_Size
+__Vectors:
+    .long   Image$$ARM_LIB_STACK$$ZI$$Limit            /* Top of Stack */
+    .long   Reset_Handler         /* Reset Handler */
+    .long   NMI_Handler           /* NMI Handler */
+    .long   HardFault_Handler     /* Hard Fault Handler */
+    .long   0                     /* Reserved */
+    .long   0                     /* Reserved */
+    .long   0                     /* Reserved */
+    .long   0                     /* Reserved */
+    .long   0                     /* Reserved */
+    .long   0                     /* Reserved */
+    .long   0                     /* Reserved */
+    .long   SVC_Handler           /* SVCall Handler */
+    .long   0                     /* Reserved */
+    .long   0                     /* Reserved */
+    .long   PendSV_Handler        /* PendSV Handler */
+    .long   SysTick_Handler       /* SysTick Handler */
+__Vectors_End:
+
+    .equ    __Vectors_Size, __Vectors_End - __Vectors
+
+
+    .text
+    .thumb
+    .align  2
+
+    .globl  Reset_Handler
+    .weak   Reset_Handler
+    .type   Reset_Handler, %function
+    .thumb_func
+Reset_Handler:
+    bl      SystemInit
+    bl      __main
+
+    .globl  NMI_Handler
+    .weak   NMI_Handler
+    .type   NMI_Handler, %function
+    .thumb_func
+NMI_Handler:
+    bkpt    #0
+    b       .
+
+    .globl  HardFault_Handler
+    .weak   HardFault_Handler
+    .type   HardFault_Handler, %function
+    .thumb_func
+HardFault_Handler:
+    bkpt    #0
+    b       .
+
+    .globl  SVC_Handler
+    .weak   SVC_Handler
+    .type   SVC_Handler, %function
+    .thumb_func
+SVC_Handler:
+    bkpt    #0
+    b       .
+
+    .globl  PendSV_Handler
+    .weak   PendSV_Handler
+    .type   PendSV_Handler, %function
+    .thumb_func
+PendSV_Handler:
+    bkpt    #0
+    b       .
+
+    .globl  SysTick_Handler
+    .weak   SysTick_Handler
+    .type   SysTick_Handler, %function
+    .thumb_func
+SysTick_Handler:
+    bkpt    #0
+    b       .
+
+    .end
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/ARMCLANG/startup_armv7-m.S b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/ARMCLANG/startup_armv7-m.S
new file mode 100644
index 0000000..53a307e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/ARMCLANG/startup_armv7-m.S
@@ -0,0 +1,159 @@
+/* File: startup_armv7-m.S
+ * Purpose: startup file for armv7-m architecture devices.
+ *          Should be used with ARMCLANG
+ * Version: V2.00
+ * Date: 16 November 2015
+ *
+ */
+/* Copyright (c) 2011 - 2015 ARM LIMITED
+
+   All rights reserved.
+   Redistribution and use in source and binary forms, with or without
+   modification, are permitted provided that the following conditions are met:
+   - Redistributions of source code must retain the above copyright
+     notice, this list of conditions and the following disclaimer.
+   - Redistributions in binary form must reproduce the above copyright
+     notice, this list of conditions and the following disclaimer in the
+     documentation and/or other materials provided with the distribution.
+   - Neither the name of ARM nor the names of its contributors may be used
+     to endorse or promote products derived from this software without
+     specific prior written permission.
+   *
+   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
+   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+   POSSIBILITY OF SUCH DAMAGE.
+   ---------------------------------------------------------------------------*/
+/*
+  ;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+*/
+
+
+    .syntax unified
+    .arch   armv7-m
+
+/* .eabi_attribute Tag_ABI_align8_preserved,1    www.support.code-red-tech.com/CodeRedWiki/Preserve8 */
+.eabi_attribute 25, 1   /* Tag_ABI_align_preserved */
+
+    .global    Image$$ARM_LIB_STACK$$ZI$$Limit
+
+
+    .section RESET, "x"
+    .align  2
+    .globl  __Vectors
+    .globl  __Vectors_End
+    .globl  __Vectors_Size
+__Vectors:
+    .long   Image$$ARM_LIB_STACK$$ZI$$Limit            /* Top of Stack */
+    .long   Reset_Handler         /* Reset Handler */
+    .long   NMI_Handler           /* NMI Handler */
+    .long   HardFault_Handler     /* Hard Fault Handler */
+    .long   MemManage_Handler     /* MPU Fault Handler */
+    .long   BusFault_Handler      /* Bus Fault Handler */
+    .long   UsageFault_Handler    /* Usage Fault Handler */
+    .long   0                     /* Reserved */
+    .long   0                     /* Reserved */
+    .long   0                     /* Reserved */
+    .long   0                     /* Reserved */
+    .long   SVC_Handler           /* SVCall Handler */
+    .long   DebugMon_Handler      /* Debug Monitor Handler */
+    .long   0                     /* Reserved */
+    .long   PendSV_Handler        /* PendSV Handler */
+    .long   SysTick_Handler       /* SysTick Handler */
+__Vectors_End:
+
+    .equ    __Vectors_Size, __Vectors_End - __Vectors
+
+
+    .text
+    .thumb
+    .align  2
+
+    .globl  Reset_Handler
+    .weak   Reset_Handler
+    .type   Reset_Handler, %function
+    .thumb_func
+Reset_Handler:
+    bl      SystemInit
+    bl      __main
+
+    .globl  NMI_Handler
+    .weak   NMI_Handler
+    .type   NMI_Handler, %function
+    .thumb_func
+NMI_Handler:
+    bkpt    #0
+    b       .
+
+    .globl  HardFault_Handler
+    .weak   HardFault_Handler
+    .type   HardFault_Handler, %function
+    .thumb_func
+HardFault_Handler:
+    bkpt    #0
+    b       .
+
+    .globl  MemManage_Handler
+    .weak   MemManage_Handler
+    .type   MemManage_Handler, %function
+    .thumb_func
+MemManage_Handler:
+    bkpt    #0
+    b       .
+
+    .globl  BusFault_Handler
+    .weak   BusFault_Handler
+    .type   BusFault_Handler, %function
+    .thumb_func
+BusFault_Handler:
+    bkpt    #0
+    b       .
+
+    .globl  UsageFault_Handler
+    .weak   UsageFault_Handler
+    .type   UsageFault_Handler, %function
+    .thumb_func
+UsageFault_Handler:
+    bkpt    #0
+    b       .
+
+    .globl  SVC_Handler
+    .weak   SVC_Handler
+    .type   SVC_Handler, %function
+    .thumb_func
+SVC_Handler:
+    bkpt    #0
+    b       .
+
+    .globl  DebugMon_Handler
+    .weak   DebugMon_Handler
+    .type   DebugMon_Handler, %function
+    .thumb_func
+DebugMon_Handler:
+    bkpt    #0
+    b       .
+
+    .globl  PendSV_Handler
+    .weak   PendSV_Handler
+    .type   PendSV_Handler, %function
+    .thumb_func
+PendSV_Handler:
+    bkpt    #0
+    b       .
+
+    .globl  SysTick_Handler
+    .weak   SysTick_Handler
+    .type   SysTick_Handler, %function
+    .thumb_func
+SysTick_Handler:
+    bkpt    #0
+    b       .
+
+    .end
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/GCC/Retarget.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/GCC/Retarget.c
new file mode 100644
index 0000000..876ce8c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/GCC/Retarget.c
@@ -0,0 +1,106 @@
+/*----------------------------------------------------------------------------
+ * Name:    Retarget.c
+ * Purpose: 'Retarget' layer for target-dependent low level functions
+ * Note(s):
+ *----------------------------------------------------------------------------
+ * This file is part of the uVision/ARM development tools.
+ * This software may only be used under the terms of a valid, current,
+ * end user licence from KEIL for a compatible version of KEIL software
+ * development tools. Nothing else gives you the right to use this software.
+ *
+ * This software is supplied "AS IS" without warranties of any kind.
+ *
+ * Copyright (c) 2012 Keil - An ARM Company. All rights reserved.
+ *----------------------------------------------------------------------------*/
+
+#include <sys/stat.h>
+#include <string.h>
+#include <errno.h>
+
+int SER_PutChar (int c) {
+
+  return (c);
+}
+
+int SER_GetChar (void) {
+
+  return (-1);
+}
+
+/*-- GCC - Newlib runtime support --------------------------------------------*/
+
+extern int  __HeapBase;
+extern int  __HeapLimit;
+
+int _open (const char * path, int flags, ...) 
+{
+  return (-1);
+}
+
+int _close (int fd) 
+{
+  return (-1);
+}
+
+int _lseek (int fd, int ptr, int dir) 
+{
+  return (0);
+}
+
+int __attribute__((weak)) _fstat (int fd, struct stat * st) 
+{
+  memset (st, 0, sizeof (* st));
+  st->st_mode = S_IFCHR;
+  return (0);
+}
+
+int _isatty (int fd) 
+{
+  return (1);
+}
+
+int _read (int fd, char * ptr, int len) 
+{
+  char c;
+  int  i;
+
+  for (i = 0; i < len; i++) 
+  {
+    c = SER_GetChar();
+    if (c == 0x0D) break;
+    *ptr++ = c;
+    SER_PutChar(c);
+  }
+  return (len - i);
+}
+
+int _write (int fd, char * ptr, int len) 
+{
+  int i;
+
+  for (i = 0; i < len; i++) SER_PutChar (*ptr++);
+  return (i);
+}
+
+caddr_t _sbrk (int incr) 
+{
+  static char * heap;
+         char * prev_heap;
+
+  if (heap == NULL) 
+  {
+    heap = (char *)&__HeapBase;
+  }
+  
+  prev_heap = heap;
+
+  if ((heap + incr) > (char *)&__HeapLimit) 
+  {
+    errno = ENOMEM;
+    return (caddr_t) -1;
+  }
+  
+  heap += incr;
+
+  return (caddr_t) prev_heap;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/GCC/startup_armv6-m.S b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/GCC/startup_armv6-m.S
new file mode 100644
index 0000000..a5e14f1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/GCC/startup_armv6-m.S
@@ -0,0 +1,263 @@
+/* File: startup_armv6-m.S
+ * Purpose: startup file for armv6-m architecture devices.
+ *          Should be used with GCC for ARM Embedded Processors
+ * Version: V2.00
+ * Date: 16 November 2015
+ *
+ */
+/* Copyright (c) 2011 - 2015 ARM LIMITED
+
+   All rights reserved.
+   Redistribution and use in source and binary forms, with or without
+   modification, are permitted provided that the following conditions are met:
+   - Redistributions of source code must retain the above copyright
+     notice, this list of conditions and the following disclaimer.
+   - Redistributions in binary form must reproduce the above copyright
+     notice, this list of conditions and the following disclaimer in the
+     documentation and/or other materials provided with the distribution.
+   - Neither the name of ARM nor the names of its contributors may be used
+     to endorse or promote products derived from this software without
+     specific prior written permission.
+   *
+   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
+   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+   POSSIBILITY OF SUCH DAMAGE.
+   ---------------------------------------------------------------------------*/
+
+
+	.syntax	unified
+	.arch	armv6-m
+
+	.section .stack
+	.align	3
+#ifdef __STACK_SIZE
+	.equ	Stack_Size, __STACK_SIZE
+#else
+	.equ	Stack_Size, 0x00000400
+#endif
+	.globl	__StackTop
+	.globl	__StackLimit
+__StackLimit:
+	.space	Stack_Size
+	.size	__StackLimit, . - __StackLimit
+__StackTop:
+	.size	__StackTop, . - __StackTop
+
+	.section .heap
+	.align	3
+#ifdef __HEAP_SIZE
+	.equ	Heap_Size, __HEAP_SIZE
+#else
+	.equ	Heap_Size, 0x00000C00
+#endif
+	.globl	__HeapBase
+	.globl	__HeapLimit
+__HeapBase:
+	.if	Heap_Size
+	.space	Heap_Size
+	.endif
+	.size	__HeapBase, . - __HeapBase
+__HeapLimit:
+	.size	__HeapLimit, . - __HeapLimit
+
+	.section .vectors
+	.align 2
+	.globl	__Vectors
+__Vectors:
+	.long	__StackTop            /* Top of Stack */
+	.long	Reset_Handler         /* Reset Handler */
+	.long	NMI_Handler           /* NMI Handler */
+	.long	HardFault_Handler     /* Hard Fault Handler */
+	.long	0                     /* Reserved */
+	.long	0                     /* Reserved */
+	.long	0                     /* Reserved */
+	.long	0                     /* Reserved */
+	.long	0                     /* Reserved */
+	.long	0                     /* Reserved */
+	.long	0                     /* Reserved */
+	.long	SVC_Handler           /* SVCall Handler */
+	.long	0                     /* Reserved */
+	.long	0                     /* Reserved */
+	.long	PendSV_Handler        /* PendSV Handler */
+	.long	SysTick_Handler       /* SysTick Handler */
+
+	.size	__Vectors, . - __Vectors
+
+	.text
+	.thumb
+	.thumb_func
+	.align	1
+	.globl	Reset_Handler
+	.type	Reset_Handler, %function
+Reset_Handler:
+/*  Firstly it copies data from read only memory to RAM. There are two schemes
+ *  to copy. One can copy more than one sections. Another can only copy
+ *  one section.  The former scheme needs more instructions and read-only
+ *  data to implement than the latter.
+ *  Macro __STARTUP_COPY_MULTIPLE is used to choose between two schemes.  */
+
+#ifdef __STARTUP_COPY_MULTIPLE
+/*  Multiple sections scheme.
+ *
+ *  Between symbol address __copy_table_start__ and __copy_table_end__,
+ *  there are array of triplets, each of which specify:
+ *    offset 0: LMA of start of a section to copy from
+ *    offset 4: VMA of start of a section to copy to
+ *    offset 8: size of the section to copy. Must be multiply of 4
+ *
+ *  All addresses must be aligned to 4 bytes boundary.
+ */
+	ldr	r4, =__copy_table_start__
+	ldr	r5, =__copy_table_end__
+
+.L_loop0:
+	cmp	r4, r5
+	bge	.L_loop0_done
+	ldr	r1, [r4]
+	ldr	r2, [r4, #4]
+	ldr	r3, [r4, #8]
+
+.L_loop0_0:
+	subs	r3, #4
+	blt	.L_loop0_0_done
+	ldr	r0, [r1, r3]
+	str	r0, [r2, r3]
+	b	.L_loop0_0
+
+.L_loop0_0_done:
+	adds	r4, #12
+	b	.L_loop0
+
+.L_loop0_done:
+#else
+/*  Single section scheme.
+ *
+ *  The ranges of copy from/to are specified by following symbols
+ *    __etext: LMA of start of the section to copy from. Usually end of text
+ *    __data_start__: VMA of start of the section to copy to
+ *    __data_end__: VMA of end of the section to copy to
+ *
+ *  All addresses must be aligned to 4 bytes boundary.
+ */
+	ldr	r1, =__etext
+	ldr	r2, =__data_start__
+	ldr	r3, =__data_end__
+
+	subs	r3, r2
+	ble	.L_loop1_done
+
+.L_loop1:
+	subs	r3, #4
+	ldr	r0, [r1,r3]
+	str	r0, [r2,r3]
+	bgt	.L_loop1
+
+.L_loop1_done:
+#endif /*__STARTUP_COPY_MULTIPLE */
+
+/*  This part of work usually is done in C library startup code. Otherwise,
+ *  define this macro to enable it in this startup.
+ *
+ *  There are two schemes too. One can clear multiple BSS sections. Another
+ *  can only clear one section. The former is more size expensive than the
+ *  latter.
+ *
+ *  Define macro __STARTUP_CLEAR_BSS_MULTIPLE to choose the former.
+ *  Otherwise efine macro __STARTUP_CLEAR_BSS to choose the later.
+ */
+#ifdef __STARTUP_CLEAR_BSS_MULTIPLE
+/*  Multiple sections scheme.
+ *
+ *  Between symbol address __copy_table_start__ and __copy_table_end__,
+ *  there are array of tuples specifying:
+ *    offset 0: Start of a BSS section
+ *    offset 4: Size of this BSS section. Must be multiply of 4
+ */
+	ldr	r3, =__zero_table_start__
+	ldr	r4, =__zero_table_end__
+
+.L_loop2:
+	cmp	r3, r4
+	bge	.L_loop2_done
+	ldr	r1, [r3]
+	ldr	r2, [r3, #4]
+	movs	r0, 0
+
+.L_loop2_0:
+	subs	r2, #4
+	blt	.L_loop2_0_done
+	str	r0, [r1, r2]
+	b	.L_loop2_0
+.L_loop2_0_done:
+
+	adds	r3, #8
+	b	.L_loop2
+.L_loop2_done:
+#elif defined (__STARTUP_CLEAR_BSS)
+/*  Single BSS section scheme.
+ *
+ *  The BSS section is specified by following symbols
+ *    __bss_start__: start of the BSS section.
+ *    __bss_end__: end of the BSS section.
+ *
+ *  Both addresses must be aligned to 4 bytes boundary.
+ */
+	ldr	r1, =__bss_start__
+	ldr	r2, =__bss_end__
+
+	movs	r0, 0
+
+	subs	r2, r1
+	ble	.L_loop3_done
+
+.L_loop3:
+	subs	r2, #4
+	str	r0, [r1, r2]
+	bgt	.L_loop3
+.L_loop3_done:
+#endif /* __STARTUP_CLEAR_BSS_MULTIPLE || __STARTUP_CLEAR_BSS */
+
+#ifndef __NO_SYSTEM_INIT
+	bl	SystemInit
+#endif
+
+#ifndef __START
+#define __START _start
+#endif
+	bl	__START
+
+	.pool
+	.size	Reset_Handler, . - Reset_Handler
+
+	.align	1
+	.thumb_func
+	.weak	Default_Handler
+	.type	Default_Handler, %function
+Default_Handler:
+    bkpt #0
+	b	.
+	.size	Default_Handler, . - Default_Handler
+
+/*    Macro to define default handlers. Default handler
+ *    will be weak symbol and just dead loops. They can be
+ *    overwritten by other handlers */
+	.macro	def_irq_handler	handler_name
+	.weak	\handler_name
+	.set	\handler_name, Default_Handler
+	.endm
+
+	def_irq_handler	NMI_Handler
+	def_irq_handler	HardFault_Handler
+	def_irq_handler	SVC_Handler
+	def_irq_handler	PendSV_Handler
+	def_irq_handler	SysTick_Handler
+
+	.end
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/GCC/startup_armv7-m.S b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/GCC/startup_armv7-m.S
new file mode 100644
index 0000000..35b388c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/GCC/startup_armv7-m.S
@@ -0,0 +1,257 @@
+/* File: startup_armv7-m.S
+ * Purpose: startup file for armv7-m architecture devices.
+ *          Should be used with GCC for ARM Embedded Processors
+ * Version: V2.00
+ * Date: 16 November 2015
+ *
+ */
+/* Copyright (c) 2011 - 2015 ARM LIMITED
+
+   All rights reserved.
+   Redistribution and use in source and binary forms, with or without
+   modification, are permitted provided that the following conditions are met:
+   - Redistributions of source code must retain the above copyright
+     notice, this list of conditions and the following disclaimer.
+   - Redistributions in binary form must reproduce the above copyright
+     notice, this list of conditions and the following disclaimer in the
+     documentation and/or other materials provided with the distribution.
+   - Neither the name of ARM nor the names of its contributors may be used
+     to endorse or promote products derived from this software without
+     specific prior written permission.
+   *
+   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
+   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+   POSSIBILITY OF SUCH DAMAGE.
+   ---------------------------------------------------------------------------*/
+
+
+	.syntax	unified
+	.arch	armv7-m
+
+	.section .stack
+	.align	3
+#ifdef __STACK_SIZE
+	.equ	Stack_Size, __STACK_SIZE
+#else
+	.equ	Stack_Size, 0x00000400
+#endif
+	.globl	__StackTop
+	.globl	__StackLimit
+__StackLimit:
+	.space	Stack_Size
+	.size	__StackLimit, . - __StackLimit
+__StackTop:
+	.size	__StackTop, . - __StackTop
+
+	.section .heap
+	.align	3
+#ifdef __HEAP_SIZE
+	.equ	Heap_Size, __HEAP_SIZE
+#else
+	.equ	Heap_Size, 0x00000C00
+#endif
+	.globl	__HeapBase
+	.globl	__HeapLimit
+__HeapBase:
+	.if	Heap_Size
+	.space	Heap_Size
+	.endif
+	.size	__HeapBase, . - __HeapBase
+__HeapLimit:
+	.size	__HeapLimit, . - __HeapLimit
+
+	.section .vectors
+	.align	2
+	.globl	__Vectors
+__Vectors:
+	.long	__StackTop            /* Top of Stack */
+	.long	Reset_Handler         /* Reset Handler */
+	.long	NMI_Handler           /* NMI Handler */
+	.long	HardFault_Handler     /* Hard Fault Handler */
+	.long	MemManage_Handler     /* MPU Fault Handler */
+	.long	BusFault_Handler      /* Bus Fault Handler */
+	.long	UsageFault_Handler    /* Usage Fault Handler */
+	.long	0                     /* Reserved */
+	.long	0                     /* Reserved */
+	.long	0                     /* Reserved */
+	.long	0                     /* Reserved */
+	.long	SVC_Handler           /* SVCall Handler */
+	.long	DebugMon_Handler      /* Debug Monitor Handler */
+	.long	0                     /* Reserved */
+	.long	PendSV_Handler        /* PendSV Handler */
+	.long	SysTick_Handler       /* SysTick Handler */
+
+	.size	__Vectors, . - __Vectors
+
+	.text
+	.thumb
+	.thumb_func
+	.align	2
+	.globl	Reset_Handler
+	.type	Reset_Handler, %function
+Reset_Handler:
+/*  Firstly it copies data from read only memory to RAM. There are two schemes
+ *  to copy. One can copy more than one sections. Another can only copy
+ *  one section.  The former scheme needs more instructions and read-only
+ *  data to implement than the latter.
+ *  Macro __STARTUP_COPY_MULTIPLE is used to choose between two schemes.  */
+
+#ifdef __STARTUP_COPY_MULTIPLE
+/*  Multiple sections scheme.
+ *
+ *  Between symbol address __copy_table_start__ and __copy_table_end__,
+ *  there are array of triplets, each of which specify:
+ *    offset 0: LMA of start of a section to copy from
+ *    offset 4: VMA of start of a section to copy to
+ *    offset 8: size of the section to copy. Must be multiply of 4
+ *
+ *  All addresses must be aligned to 4 bytes boundary.
+ */
+	ldr	r4, =__copy_table_start__
+	ldr	r5, =__copy_table_end__
+
+.L_loop0:
+	cmp	r4, r5
+	bge	.L_loop0_done
+	ldr	r1, [r4]
+	ldr	r2, [r4, #4]
+	ldr	r3, [r4, #8]
+
+.L_loop0_0:
+	subs	r3, #4
+	ittt	ge
+	ldrge	r0, [r1, r3]
+	strge	r0, [r2, r3]
+	bge	.L_loop0_0
+
+	adds	r4, #12
+	b	.L_loop0
+
+.L_loop0_done:
+#else
+/*  Single section scheme.
+ *
+ *  The ranges of copy from/to are specified by following symbols
+ *    __etext: LMA of start of the section to copy from. Usually end of text
+ *    __data_start__: VMA of start of the section to copy to
+ *    __data_end__: VMA of end of the section to copy to
+ *
+ *  All addresses must be aligned to 4 bytes boundary.
+ */
+	ldr	r1, =__etext
+	ldr	r2, =__data_start__
+	ldr	r3, =__data_end__
+
+.L_loop1:
+	cmp	r2, r3
+	ittt	lt
+	ldrlt	r0, [r1], #4
+	strlt	r0, [r2], #4
+	blt	.L_loop1
+#endif /*__STARTUP_COPY_MULTIPLE */
+
+/*  This part of work usually is done in C library startup code. Otherwise,
+ *  define this macro to enable it in this startup.
+ *
+ *  There are two schemes too. One can clear multiple BSS sections. Another
+ *  can only clear one section. The former is more size expensive than the
+ *  latter.
+ *
+ *  Define macro __STARTUP_CLEAR_BSS_MULTIPLE to choose the former.
+ *  Otherwise efine macro __STARTUP_CLEAR_BSS to choose the later.
+ */
+#ifdef __STARTUP_CLEAR_BSS_MULTIPLE
+/*  Multiple sections scheme.
+ *
+ *  Between symbol address __copy_table_start__ and __copy_table_end__,
+ *  there are array of tuples specifying:
+ *    offset 0: Start of a BSS section
+ *    offset 4: Size of this BSS section. Must be multiply of 4
+ */
+	ldr	r3, =__zero_table_start__
+	ldr	r4, =__zero_table_end__
+
+.L_loop2:
+	cmp	r3, r4
+	bge	.L_loop2_done
+	ldr	r1, [r3]
+	ldr	r2, [r3, #4]
+	movs	r0, 0
+
+.L_loop2_0:
+	subs	r2, #4
+	itt	ge
+	strge	r0, [r1, r2]
+	bge	.L_loop2_0
+
+	adds	r3, #8
+	b	.L_loop2
+.L_loop2_done:
+#elif defined (__STARTUP_CLEAR_BSS)
+/*  Single BSS section scheme.
+ *
+ *  The BSS section is specified by following symbols
+ *    __bss_start__: start of the BSS section.
+ *    __bss_end__: end of the BSS section.
+ *
+ *  Both addresses must be aligned to 4 bytes boundary.
+ */
+	ldr	r1, =__bss_start__
+	ldr	r2, =__bss_end__
+
+	movs	r0, 0
+.L_loop3:
+	cmp	r1, r2
+	itt	lt
+	strlt	r0, [r1], #4
+	blt	.L_loop3
+#endif /* __STARTUP_CLEAR_BSS_MULTIPLE || __STARTUP_CLEAR_BSS */
+
+#ifndef __NO_SYSTEM_INIT
+	bl	SystemInit
+#endif
+
+#ifndef __START
+#define __START _start
+#endif
+	bl	__START
+
+	.pool
+	.size	Reset_Handler, . - Reset_Handler
+
+	.align	1
+	.thumb_func
+	.weak	Default_Handler
+	.type	Default_Handler, %function
+Default_Handler:
+    bkpt #0
+	b	.
+	.size	Default_Handler, . - Default_Handler
+
+/*    Macro to define default handlers. Default handler
+ *    will be weak symbol and just dead loops. They can be
+ *    overwritten by other handlers */
+	.macro	def_irq_handler	handler_name
+	.weak	\handler_name
+	.set	\handler_name, Default_Handler
+	.endm
+
+	def_irq_handler	NMI_Handler
+	def_irq_handler	HardFault_Handler
+	def_irq_handler	MemManage_Handler
+	def_irq_handler	BusFault_Handler
+	def_irq_handler	UsageFault_Handler
+	def_irq_handler	SVC_Handler
+	def_irq_handler	DebugMon_Handler
+	def_irq_handler	PendSV_Handler
+	def_irq_handler	SysTick_Handler
+
+	.end
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/startup_generic.S b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/startup_generic.S
new file mode 100644
index 0000000..91a9ea3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/startup_generic.S
@@ -0,0 +1,68 @@
+
+#if defined (__CC_ARM)
+  #if   (defined (ARMCM0))
+    #include "ARMCC\startup_armv6-m.s"
+  #elif (defined (ARMCM0P) || defined (ARMCM0P_MPU))
+    #include "ARMCC\startup_armv6-m.s"
+  #elif (defined (ARMCM3))
+    #include "ARMCC\startup_armv7-m.s"
+  #elif (defined (ARMCM4) || defined (ARMCM4_FP))
+    #include "ARMCC\startup_armv7-m.s"
+  #elif (defined (ARMCM7) || defined (ARMCM7_SP) || defined (ARMCM7_DP))
+    #include "ARMCC\startup_armv7-m.s"
+  #elif (defined (ARMv8MBL))
+    #include "ARMCC\startup_armv6-m.s"
+  #elif (defined (ARMv8MML)    || defined (ARMv8MML_DSP)    || \
+         defined (ARMv8MML_SP) || defined (ARMv8MML_DSP_SP) || \
+         defined (ARMv8MML_DP) || defined (ARMv8MML_DSP_DP)   )
+    #include "ARMCC\startup_armv7-m.s"
+  #else
+    #error "No appropriate startup file found!"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if   (defined (ARMCM0))
+    #include "ARMCLANG\startup_armv6-m.S"
+  #elif (defined (ARMCM0P) || defined (ARMCM0P_MPU))
+    #include "ARMCLANG\startup_armv6-m.S"
+  #elif (defined (ARMCM3))
+    #include "ARMCLANG\startup_armv7-m.S"
+  #elif (defined (ARMCM4) || defined (ARMCM4_FP))
+    #include "ARMCLANG\startup_armv7-m.S"
+  #elif (defined (ARMCM7) || defined (ARMCM7_SP) || defined (ARMCM7_DP))
+    #include "ARMCLANG\startup_armv7-m.S"
+  #elif (defined (ARMv8MBL))
+    #include "ARMCLANG\startup_armv6-m.S"
+  #elif (defined (ARMv8MML)    || defined (ARMv8MML_DSP)    || \
+         defined (ARMv8MML_SP) || defined (ARMv8MML_DSP_SP) || \
+         defined (ARMv8MML_DP) || defined (ARMv8MML_DSP_DP)   )
+    #include "ARMCLANG\startup_armv7-m.S"
+  #else
+    #error "No appropriate startup file found!"
+  #endif
+
+#elif defined (__GNUC__)
+  #if   (defined (ARMCM0))
+    #include "GCC\startup_armv6-m.S"
+  #elif (defined (ARMCM0P) || defined (ARMCM0P_MPU))
+    #include "GCC\startup_armv6-m.S"
+  #elif (defined (ARMCM3))
+    #include "GCC\startup_armv7-m.S"
+  #elif (defined (ARMCM4) || defined (ARMCM4_FP))
+    #include "GCC\startup_armv7-m.S"
+  #elif (defined (ARMCM7) || defined (ARMCM7_SP) || defined (ARMCM7_DP))
+    #include "GCC\startup_armv7-m.S"
+  #elif (defined (ARMv8MBL))
+    #include "GCC\startup_armv6-m.S"
+  #elif (defined (ARMv8MML)    || defined (ARMv8MML_DSP)    || \
+         defined (ARMv8MML_SP) || defined (ARMv8MML_DSP_SP) || \
+         defined (ARMv8MML_DP) || defined (ARMv8MML_DSP_DP)   )
+    #include "GCC\startup_armv7-m.S"
+  #else
+    #error "No appropriate startup file found!"
+  #endif
+
+#else
+  #error "Compiler not supported!"
+#endif
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM0.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM0.c
new file mode 100644
index 0000000..177fc83
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM0.c
@@ -0,0 +1,56 @@
+/**************************************************************************//**
+ * @file     system_ARMCM0.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM0 Device Series
+ * @version  V5.00
+ * @date     07. September 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM0.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000UL)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5U * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM23.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM23.c
new file mode 100644
index 0000000..1807ce7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM23.c
@@ -0,0 +1,82 @@
+/**************************************************************************//**
+ * @file     system_ARMCM23.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM23 Device Series
+ * @version  V5.00
+ * @date     21. October 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM23)
+  #include "ARMCM23.h"
+#elif defined (ARMCM23_TZ)
+  #include "ARMCM23_TZ.h"
+
+  #if defined (__ARM_FEATURE_CMSE) &&  (__ARM_FEATURE_CMSE == 3U)
+    #include "partition_ARMCM23.h"
+  #endif
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000UL)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5U * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  TZ_SAU_Setup();
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM3.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM3.c
new file mode 100644
index 0000000..b072192
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM3.c
@@ -0,0 +1,68 @@
+/**************************************************************************//**
+ * @file     system_ARMCM3.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM3 Device Series
+ * @version  V5.00
+ * @date     07. September 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM3.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000UL)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5U * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM33.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM33.c
new file mode 100644
index 0000000..d232877
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM33.c
@@ -0,0 +1,99 @@
+/**************************************************************************//**
+ * @file     system_ARMCM33.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM33 Device Series
+ * @version  V5.00
+ * @date     02. November 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM33)
+  #include "ARMCM33.h"
+#elif defined (ARMCM33_TZ)
+  #include "ARMCM33_TZ.h"
+
+  #if defined (__ARM_FEATURE_CMSE) &&  (__ARM_FEATURE_CMSE == 3U)
+    #include "partition_ARMCM33.h"
+  #endif
+#elif defined (ARMCM33_DSP_FP)
+  #include "ARMCM33_DSP_FP.h"
+#elif defined (ARMCM33_DSP_FP_TZ)
+  #include "ARMCM33_DSP_FP_TZ.h"
+
+  #if defined (__ARM_FEATURE_CMSE) &&  (__ARM_FEATURE_CMSE == 3U)
+    #include "partition_ARMCM33.h"
+  #endif
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000UL)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5U * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* set CP10 Full Access */
+                 (3U << 11U*2U)  );         /* set CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  TZ_SAU_Setup();
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM4.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM4.c
new file mode 100644
index 0000000..9ba60fa
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM4.c
@@ -0,0 +1,83 @@
+/**************************************************************************//**
+ * @file     system_ARMCM4.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM4 Device Series
+ * @version  V5.00
+ * @date     07. September 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM4)
+  #include "ARMCM4.h"
+#elif defined (ARMCM4_FP)
+  #include "ARMCM4_FP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000UL)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5U * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* set CP10 Full Access */
+                 (3U << 11U*2U)  );         /* set CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM7.c
new file mode 100644
index 0000000..b5045f0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMCM7.c
@@ -0,0 +1,85 @@
+/**************************************************************************//**
+ * @file     system_ARMCM7.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM7 Device Series
+ * @version  V5.00
+ * @date     07. September 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM7)
+  #include "ARMCM7.h"
+#elif defined (ARMCM7_SP)
+  #include "ARMCM7_SP.h"
+#elif defined (ARMCM7_DP)
+  #include "ARMCM7_DP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000UL)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5U * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* set CP10 Full Access */
+                 (3U << 11U*2U)  );         /* set CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMSC000.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMSC000.c
new file mode 100644
index 0000000..74bf4e6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMSC000.c
@@ -0,0 +1,56 @@
+/**************************************************************************//**
+ * @file     system_ARMSC000.c
+ * @brief    CMSIS Device System Source File for
+ *           for ARMSC000 Device Series
+ * @version  V5.00
+ * @date     07. September 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMSC000.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000UL)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5U * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMSC300.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMSC300.c
new file mode 100644
index 0000000..5aafb1c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMSC300.c
@@ -0,0 +1,72 @@
+/**************************************************************************//**
+ * @file     system_ARMSC300.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMSC300 Device Series
+ * @version  V5.00
+ * @date     07. September 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMSC300.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000UL)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5U * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMv8MBL.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMv8MBL.c
new file mode 100644
index 0000000..7e652c6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMv8MBL.c
@@ -0,0 +1,76 @@
+/**************************************************************************//**
+ * @file     system_ARMv8MBL.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMv8MBL Device Series
+ * @version  V5.00
+ * @date     07. September 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMv8MBL.h"
+
+#if defined (__ARM_FEATURE_CMSE) &&  (__ARM_FEATURE_CMSE == 3U)
+  #include "partition_ARMv8MBL.h"
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000UL)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5U * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  TZ_SAU_Setup();
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMv8MML.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMv8MML.c
new file mode 100644
index 0000000..451a533
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_ARMv8MML.c
@@ -0,0 +1,99 @@
+/**************************************************************************//**
+ * @file     system_ARMv8MML.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMv8MML Device Series
+ * @version  V5.00
+ * @date     02. November 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMv8MML)
+  #include "ARMv8MML.h"
+#elif defined (ARMv8MML_DSP)
+  #include "ARMv8MML_DSP.h"
+#elif defined (ARMv8MML_SP)
+  #include "ARMv8MML_SP.h"
+#elif defined (ARMv8MML_DSP_SP)
+  #include "ARMv8MML_DSP_SP.h"
+#elif defined (ARMv8MML_DP)
+  #include "ARMv8MML_DP.h"
+#elif defined (ARMv8MML_DSP_DP)
+  #include "ARMv8MML_DSP_DP.h"
+#else
+  #error device not specified!
+#endif
+
+#if defined (__ARM_FEATURE_CMSE) &&  (__ARM_FEATURE_CMSE == 3U)
+  #include "partition_ARMv8MML.h"
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000UL)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5U * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* set CP10 Full Access */
+                 (3U << 11U*2U)  );         /* set CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  TZ_SAU_Setup();
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_generic.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_generic.c
new file mode 100644
index 0000000..4db5f76
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/platform/system_generic.c
@@ -0,0 +1,27 @@
+
+#if   (defined (ARMCM0))
+  #include "system_ARMCM0.c"
+
+#elif (defined (ARMCM0P))
+  #include "system_ARMCM0plus.c"
+
+#elif (defined (ARMCM3))
+  #include "system_ARMCM3.c"
+
+#elif (defined (ARMCM4) || defined (ARMCM4_FP))
+  #include "system_ARMCM4.c"
+
+#elif (defined (ARMCM7) || defined (ARMCM7_SP) || defined (ARMCM7_DP))
+  #include "system_ARMCM7.c"
+
+#elif defined (ARMv8MBL)
+  #include "system_ARMv8MBL.c"
+
+#elif (defined (ARMv8MML)    || defined (ARMv8MML_DSP)    || \
+       defined (ARMv8MML_SP) || defined (ARMv8MML_DSP_SP) || \
+       defined (ARMv8MML_DP) || defined (ARMv8MML_DSP_DP)   )
+  #include "system_ARMv8MML.c"
+
+#else
+  #error "No appropriate system file found!"
+#endif
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/all_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/all_tests.c
new file mode 100644
index 0000000..2926273
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/all_tests.c
@@ -0,0 +1,62 @@
+#include "jtest.h"
+#include "basic_math_test_group.h"
+#include "complex_math_test_group.h"
+#include "controller_test_group.h"
+#include "fast_math_test_group.h"
+#include "filtering_test_group.h"
+#include "matrix_test_group.h"
+#include "statistics_test_group.h"
+#include "support_test_group.h"
+#include "transform_test_group.h"
+#include "intrinsics_test_group.h"
+
+JTEST_DEFINE_GROUP(all_tests)
+{
+  /*
+    To skip a test, comment it out
+  */
+#if !defined(CUSTOMIZE_TESTS) || defined(ENABLE_BASICMATH_TESTS)
+  JTEST_GROUP_CALL(basic_math_tests);
+#endif 
+
+#if !defined(CUSTOMIZE_TESTS) || defined(ENABLE_COMPLEXMATH_TESTS)
+  JTEST_GROUP_CALL(complex_math_tests);
+#endif
+
+#if !defined(CUSTOMIZE_TESTS) || defined(ENABLE_CONTROLLER_TESTS)
+  JTEST_GROUP_CALL(controller_tests);
+#endif
+
+#if !defined(CUSTOMIZE_TESTS) || defined(ENABLE_FASTMATH_TESTS)
+  JTEST_GROUP_CALL(fast_math_tests);
+#endif
+
+#if !defined(CUSTOMIZE_TESTS) || defined(ENABLE_FILTERING_TESTS)
+  /* Biquad df2T_f32 will fail with Neon. The test must be updated.
+  Neon implementation is requiring a different initialization.
+  */
+  JTEST_GROUP_CALL(filtering_tests);
+#endif
+
+#if !defined(CUSTOMIZE_TESTS) || defined(ENABLE_MATRIX_TESTS)
+  JTEST_GROUP_CALL(matrix_tests);
+#endif 
+
+#if !defined(CUSTOMIZE_TESTS) || defined(ENABLE_STATISTICS_TESTS)
+  JTEST_GROUP_CALL(statistics_tests);
+#endif()
+
+#if !defined(CUSTOMIZE_TESTS) || defined(ENABLE_SUPPORT_TESTS)
+  JTEST_GROUP_CALL(support_tests);
+#endif
+
+#if !defined(CUSTOMIZE_TESTS) || defined(ENABLE_TRANSFORM_TESTS)
+  JTEST_GROUP_CALL(transform_tests);
+#endif
+
+#if !defined(CUSTOMIZE_TESTS) || defined(ENABLE_INTRINSICS_TESTS)
+  JTEST_GROUP_CALL(intrinsics_tests);
+#endif
+
+  return;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/abs_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/abs_tests.c
new file mode 100644
index 0000000..a2dda4d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/abs_tests.c
@@ -0,0 +1,32 @@
+#include "jtest.h"
+#include "basic_math_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "basic_math_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_ABS_TEST(suffix)              \
+    BASIC_MATH_DEFINE_TEST_TEMPLATE_BUF1_BLK(   \
+        abs,                                    \
+        suffix,                                 \
+        TYPE_FROM_ABBREV(suffix),               \
+        TYPE_FROM_ABBREV(suffix))
+    
+JTEST_ARM_ABS_TEST(f32);
+JTEST_ARM_ABS_TEST(q31);
+JTEST_ARM_ABS_TEST(q15);
+JTEST_ARM_ABS_TEST(q7 );
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(abs_tests)
+{
+    JTEST_TEST_CALL(arm_abs_f32_test);
+    JTEST_TEST_CALL(arm_abs_q31_test);
+    JTEST_TEST_CALL(arm_abs_q15_test);
+    JTEST_TEST_CALL(arm_abs_q7_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/add_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/add_tests.c
new file mode 100644
index 0000000..85a018d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/add_tests.c
@@ -0,0 +1,33 @@
+#include "jtest.h"
+#include "basic_math_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "basic_math_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_ADD_TEST(suffix)              \
+    BASIC_MATH_DEFINE_TEST_TEMPLATE_BUF2_BLK(   \
+        add,                                    \
+        suffix,                                 \
+        TYPE_FROM_ABBREV(suffix),               \
+        TYPE_FROM_ABBREV(suffix),               \
+        BASIC_MATH_COMPARE_INTERFACE)
+
+JTEST_ARM_ADD_TEST(f32);
+JTEST_ARM_ADD_TEST(q31);
+JTEST_ARM_ADD_TEST(q15);
+JTEST_ARM_ADD_TEST(q7);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(add_tests)
+{
+    JTEST_TEST_CALL(arm_add_f32_test);
+    JTEST_TEST_CALL(arm_add_q31_test);
+    JTEST_TEST_CALL(arm_add_q15_test);
+    JTEST_TEST_CALL(arm_add_q7_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/basic_math_test_common_data.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/basic_math_test_common_data.c
new file mode 100644
index 0000000..45c2167
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/basic_math_test_common_data.c
@@ -0,0 +1,101 @@
+#include "basic_math_test_data.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Input/Output Buffers */
+/*--------------------------------------------------------------------------------*/
+
+ARR_DESC_DEFINE(BASIC_MATH_BIGGEST_INPUT_TYPE,
+                basic_math_output_fut,
+                BASIC_MATH_MAX_INPUT_ELEMENTS,
+                CURLY(0));
+
+ARR_DESC_DEFINE(BASIC_MATH_BIGGEST_INPUT_TYPE,
+                basic_math_output_ref,
+                BASIC_MATH_MAX_INPUT_ELEMENTS,
+                CURLY(0));
+
+BASIC_MATH_BIGGEST_INPUT_TYPE
+basic_math_output_f32_ref[BASIC_MATH_MAX_INPUT_ELEMENTS];
+
+BASIC_MATH_BIGGEST_INPUT_TYPE
+basic_math_output_f32_fut[BASIC_MATH_MAX_INPUT_ELEMENTS];
+
+/*--------------------------------------------------------------------------------*/
+/* Block Sizes */
+/*--------------------------------------------------------------------------------*/
+
+/* 
+  To change test parameter values add/remove values inside CURLY and update 
+  the preceeding parameter to reflect the number of values inside CURLY. 
+*/
+
+ARR_DESC_DEFINE(uint32_t,
+                basic_math_block_sizes,
+                4,
+                CURLY( 2, 7, 15, 32));
+
+/*--------------------------------------------------------------------------------*/
+/* Numbers */
+/*--------------------------------------------------------------------------------*/
+
+/* 
+  To change test parameter values add/remove values inside CURLY and update 
+  the preceeding parameter to reflect the number of values inside CURLY. 
+*/
+
+ARR_DESC_DEFINE(uint32_t,
+                basic_math_elts,
+                4,
+                CURLY( 0, 1, 0x80000000, 0x7fffffff));
+
+ARR_DESC_DEFINE(int8_t,
+                basic_math_elts2,
+                5,
+                CURLY( 0, 3, -3, -7, 7));
+
+ARR_DESC_DEFINE(float32_t,
+                basic_math_eltsf,
+                6,
+                CURLY( 0.0f, 1.0f, 1.254001, -1.665584, -127.435646, 245.34634267));
+
+/*--------------------------------------------------------------------------------*/
+/* Test Data */
+/*--------------------------------------------------------------------------------*/
+
+ARR_DESC_DEFINE(float32_t,
+                basic_math_f_32,
+                32,
+                CURLY(
+                      -0.432565, -1.665584,  0.125332,  0.287676, -1.146471,
+                       1.190915,  1.189164, -0.037633,  0.327292,  0.174639,
+                      -0.186709,  0.725791, -0.588317,  2.183186, -0.136396,
+                       0.113931,  1.066768,  0.059281, -0.095648, -0.832349,
+                       0.294411, -1.336182,  0.714325,  1.623562, -0.691776,
+                       0.857997,  1.254001, -1.593730, -1.440964,  0.571148,
+                      -0.399886,  0.689997
+                      ));
+
+/* Alias the 32 element array with wrappers that end sooner. */
+ARR_DESC_DEFINE_SUBSET(basic_math_f_15,
+                       basic_math_f_32,
+                       15);
+
+ARR_DESC_DEFINE_SUBSET(basic_math_f_2,
+                       basic_math_f_32,
+                       2);
+
+ARR_DESC_DEFINE(float32_t,
+                basic_math_zeros,
+                32,
+                CURLY(0));
+
+/* Aggregate all float datasets. */
+ARR_DESC_DEFINE(ARR_DESC_t *,
+                basic_math_f_all,
+                4,
+                CURLY(
+                      &basic_math_zeros,
+                      &basic_math_f_2,
+                      &basic_math_f_15,
+                      &basic_math_f_32
+                      ));
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/basic_math_test_group.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/basic_math_test_group.c
new file mode 100644
index 0000000..c1ea8ba
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/basic_math_test_group.c
@@ -0,0 +1,17 @@
+#include "jtest.h"
+#include "basic_math_tests.h"
+
+JTEST_DEFINE_GROUP(basic_math_tests)
+{
+    JTEST_GROUP_CALL(abs_tests);
+    JTEST_GROUP_CALL(add_tests);
+    JTEST_GROUP_CALL(dot_prod_tests);
+    JTEST_GROUP_CALL(mult_tests);
+    JTEST_GROUP_CALL(negate_tests);
+    JTEST_GROUP_CALL(offset_tests);
+    JTEST_GROUP_CALL(scale_tests); 
+    JTEST_GROUP_CALL(shift_tests);
+    JTEST_GROUP_CALL(sub_tests);
+
+    return;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/dot_prod_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/dot_prod_tests.c
new file mode 100644
index 0000000..e92d6e7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/dot_prod_tests.c
@@ -0,0 +1,33 @@
+#include "jtest.h"
+#include "basic_math_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "basic_math_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_DOT_PROD_TEST(suffix)         \
+    BASIC_MATH_DEFINE_TEST_TEMPLATE_BUF2_BLK(   \
+        dot_prod,                               \
+        suffix,                                 \
+        TYPE_FROM_ABBREV(suffix),               \
+        TYPE_FROM_ABBREV(suffix),               \
+        BASIC_MATH_SNR_ELT1_COMPARE_INTERFACE)
+
+JTEST_ARM_DOT_PROD_TEST(f32);
+JTEST_ARM_DOT_PROD_TEST(q31);
+JTEST_ARM_DOT_PROD_TEST(q15);
+JTEST_ARM_DOT_PROD_TEST(q7);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(dot_prod_tests)
+{
+    JTEST_TEST_CALL(arm_dot_prod_f32_test);
+    JTEST_TEST_CALL(arm_dot_prod_q31_test);
+    JTEST_TEST_CALL(arm_dot_prod_q15_test);
+    JTEST_TEST_CALL(arm_dot_prod_q7_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/mult_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/mult_tests.c
new file mode 100644
index 0000000..d735ade
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/mult_tests.c
@@ -0,0 +1,33 @@
+#include "jtest.h"
+#include "basic_math_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "basic_math_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_MULT_TEST(suffix, compare_interface)  \
+    BASIC_MATH_DEFINE_TEST_TEMPLATE_BUF2_BLK(   \
+        mult,                                   \
+        suffix,                                 \
+        TYPE_FROM_ABBREV(suffix),               \
+        TYPE_FROM_ABBREV(suffix),               \
+        compare_interface)
+
+JTEST_ARM_MULT_TEST(f32, BASIC_MATH_COMPARE_INTERFACE);
+JTEST_ARM_MULT_TEST(q31, BASIC_MATH_SNR_COMPARE_INTERFACE);
+JTEST_ARM_MULT_TEST(q15, BASIC_MATH_COMPARE_INTERFACE);
+JTEST_ARM_MULT_TEST(q7 , BASIC_MATH_COMPARE_INTERFACE);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(mult_tests)
+{
+    JTEST_TEST_CALL(arm_mult_f32_test);
+    JTEST_TEST_CALL(arm_mult_q31_test);
+    JTEST_TEST_CALL(arm_mult_q15_test);
+    JTEST_TEST_CALL(arm_mult_q7_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/negate_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/negate_tests.c
new file mode 100644
index 0000000..4b96dc2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/negate_tests.c
@@ -0,0 +1,32 @@
+#include "jtest.h"
+#include "basic_math_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "basic_math_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_NEGATE_TEST(suffix)           \
+    BASIC_MATH_DEFINE_TEST_TEMPLATE_BUF1_BLK(   \
+        negate,                                 \
+        suffix,                                 \
+        TYPE_FROM_ABBREV(suffix),               \
+        TYPE_FROM_ABBREV(suffix))
+    
+JTEST_ARM_NEGATE_TEST(f32);
+JTEST_ARM_NEGATE_TEST(q31);
+JTEST_ARM_NEGATE_TEST(q15);
+JTEST_ARM_NEGATE_TEST(q7);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(negate_tests)
+{
+    JTEST_TEST_CALL(arm_negate_f32_test);
+    JTEST_TEST_CALL(arm_negate_q31_test);
+    JTEST_TEST_CALL(arm_negate_q15_test);
+    JTEST_TEST_CALL(arm_negate_q7_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/offset_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/offset_tests.c
new file mode 100644
index 0000000..f95e523
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/offset_tests.c
@@ -0,0 +1,33 @@
+#include "jtest.h"
+#include "basic_math_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "basic_math_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_OFFSET_TEST(suffix)               \
+    BASIC_MATH_DEFINE_TEST_TEMPLATE_BUF1_ELT1_BLK(  \
+        offset,                                     \
+        suffix,                                     \
+        TYPE_FROM_ABBREV(suffix),                   \
+        TYPE_FROM_ABBREV(suffix),                   \
+        TYPE_FROM_ABBREV(suffix))
+
+JTEST_ARM_OFFSET_TEST(f32);
+JTEST_ARM_OFFSET_TEST(q31);
+JTEST_ARM_OFFSET_TEST(q15);
+JTEST_ARM_OFFSET_TEST(q7);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(offset_tests)
+{
+    JTEST_TEST_CALL(arm_offset_f32_test);
+    JTEST_TEST_CALL(arm_offset_q31_test);
+    JTEST_TEST_CALL(arm_offset_q15_test);
+    JTEST_TEST_CALL(arm_offset_q7_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/scale_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/scale_tests.c
new file mode 100644
index 0000000..09fda86
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/scale_tests.c
@@ -0,0 +1,52 @@
+#include "jtest.h"
+#include "basic_math_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "basic_math_templates.h"
+#include "type_abbrev.h"
+
+
+#define JTEST_ARM_SCALE_TEST(suffix)                \
+    BASIC_MATH_DEFINE_TEST_TEMPLATE_BUF1_ELT2_BLK(  \
+        scale,                                      \
+        suffix,                                     \
+        TYPE_FROM_ABBREV(suffix),                   \
+        TYPE_FROM_ABBREV(suffix), /*elt1_type*/     \
+        int8_t, /*elt2_type*/                       \
+        TYPE_FROM_ABBREV(suffix))
+
+/* float32_t defined separately because it has less arguments */
+JTEST_DEFINE_TEST(arm_scale_f32_test,
+                  arm_scale_f32)
+{
+    TEST_TEMPLATE_BUF1_ELT1_BLK(
+        basic_math_f_all,
+        basic_math_eltsf,
+        basic_math_block_sizes,
+        float32_t,
+        float32_t,
+        float32_t,
+        arm_scale_f32,
+        ARM_scale_float_INPUT_INTERFACE,
+        ref_scale_f32,
+        REF_scale_float_INPUT_INTERFACE,
+        BASIC_MATH_COMPARE_INTERFACE);
+}
+
+JTEST_ARM_SCALE_TEST(q31);
+JTEST_ARM_SCALE_TEST(q15);
+JTEST_ARM_SCALE_TEST(q7);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(scale_tests)
+{
+    JTEST_TEST_CALL(arm_scale_f32_test);
+    JTEST_TEST_CALL(arm_scale_q31_test);
+    JTEST_TEST_CALL(arm_scale_q15_test);
+    JTEST_TEST_CALL(arm_scale_q7_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/shift_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/shift_tests.c
new file mode 100644
index 0000000..c3cd547
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/shift_tests.c
@@ -0,0 +1,31 @@
+#include "jtest.h"
+#include "basic_math_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "basic_math_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_SHIFT_TEST(suffix)                \
+    BASIC_MATH_DEFINE_TEST_TEMPLATE_BUF1_ELT1_BLK(  \
+        shift,                                      \
+        suffix,                                     \
+        TYPE_FROM_ABBREV(suffix),                   \
+        int8_t, /*elt_type*/                        \
+        TYPE_FROM_ABBREV(suffix))
+
+JTEST_ARM_SHIFT_TEST(q31);
+JTEST_ARM_SHIFT_TEST(q15);
+JTEST_ARM_SHIFT_TEST(q7);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(shift_tests)
+{
+    JTEST_TEST_CALL(arm_shift_q31_test);
+    JTEST_TEST_CALL(arm_shift_q15_test);
+    JTEST_TEST_CALL(arm_shift_q7_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/sub_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/sub_tests.c
new file mode 100644
index 0000000..e52e73b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/basic_math_tests/sub_tests.c
@@ -0,0 +1,33 @@
+#include "jtest.h"
+#include "basic_math_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "basic_math_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_SUB_TEST(suffix)              \
+    BASIC_MATH_DEFINE_TEST_TEMPLATE_BUF2_BLK(   \
+        sub,                                    \
+        suffix,                                 \
+        TYPE_FROM_ABBREV(suffix),               \
+        TYPE_FROM_ABBREV(suffix),               \
+        BASIC_MATH_COMPARE_INTERFACE)
+
+JTEST_ARM_SUB_TEST(f32);
+JTEST_ARM_SUB_TEST(q31);
+JTEST_ARM_SUB_TEST(q15);
+JTEST_ARM_SUB_TEST(q7);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(sub_tests)
+{
+    JTEST_TEST_CALL(arm_sub_f32_test);
+    JTEST_TEST_CALL(arm_sub_q31_test);
+    JTEST_TEST_CALL(arm_sub_q15_test);
+    JTEST_TEST_CALL(arm_sub_q7_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_conj_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_conj_tests.c
new file mode 100644
index 0000000..24b5cf9
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_conj_tests.c
@@ -0,0 +1,31 @@
+#include "jtest.h"
+#include "complex_math_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "complex_math_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_CMPLX_CONJ_TEST(suffix)           \
+    COMPLEX_MATH_DEFINE_TEST_TEMPLATE_BUF1_BLK(     \
+        cmplx_conj,                                 \
+        suffix,                                     \
+        TYPE_FROM_ABBREV(suffix),                   \
+        TYPE_FROM_ABBREV(suffix),                   \
+        COMPLEX_MATH_SNR_COMPARE_CMPLX_INTERFACE)
+
+JTEST_ARM_CMPLX_CONJ_TEST(f32);
+JTEST_ARM_CMPLX_CONJ_TEST(q31);
+JTEST_ARM_CMPLX_CONJ_TEST(q15);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(cmplx_conj_tests)
+{
+    JTEST_TEST_CALL(arm_cmplx_conj_f32_test);
+    JTEST_TEST_CALL(arm_cmplx_conj_q31_test);
+    JTEST_TEST_CALL(arm_cmplx_conj_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_dot_prod_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_dot_prod_tests.c
new file mode 100644
index 0000000..d9b5bfa
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_dot_prod_tests.c
@@ -0,0 +1,31 @@
+#include "jtest.h"
+#include "complex_math_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "complex_math_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_CMPLX_DOT_PROD_TEST(suffix, comparison_interface) \
+    COMPLEX_MATH_DEFINE_TEST_TEMPLATE_BUF2_BLK(                     \
+        cmplx_dot_prod,                                             \
+        suffix,                                                     \
+        TYPE_FROM_ABBREV(suffix),                                   \
+        TYPE_FROM_ABBREV(suffix),                                   \
+        comparison_interface)
+
+JTEST_ARM_CMPLX_DOT_PROD_TEST(f32, COMPLEX_MATH_SNR_COMPARE_SPLIT_INTERFACE);
+JTEST_ARM_CMPLX_DOT_PROD_TEST(q31, COMPLEX_MATH_SNR_COMPARE_SPLIT_INTERFACE);
+JTEST_ARM_CMPLX_DOT_PROD_TEST(q15, COMPLEX_MATH_SNR_COMPARE_SPLIT_INTERFACE);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(cmplx_dot_prod_tests)
+{
+    JTEST_TEST_CALL(arm_cmplx_dot_prod_f32_test);
+    JTEST_TEST_CALL(arm_cmplx_dot_prod_q31_test);
+    JTEST_TEST_CALL(arm_cmplx_dot_prod_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_mag_squared_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_mag_squared_tests.c
new file mode 100644
index 0000000..55e9541
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_mag_squared_tests.c
@@ -0,0 +1,31 @@
+#include "jtest.h"
+#include "complex_math_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "complex_math_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_CMPLX_MAG_SQUARED_TEST(suffix)    \
+    COMPLEX_MATH_DEFINE_TEST_TEMPLATE_BUF1_BLK(     \
+        cmplx_mag_squared,                          \
+        suffix,                                     \
+        TYPE_FROM_ABBREV(suffix),                   \
+        TYPE_FROM_ABBREV(suffix),                   \
+        COMPLEX_MATH_COMPARE_RE_INTERFACE)
+
+JTEST_ARM_CMPLX_MAG_SQUARED_TEST(f32);
+JTEST_ARM_CMPLX_MAG_SQUARED_TEST(q31);
+JTEST_ARM_CMPLX_MAG_SQUARED_TEST(q15);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(cmplx_mag_squared_tests)
+{
+    JTEST_TEST_CALL(arm_cmplx_mag_squared_f32_test);
+    JTEST_TEST_CALL(arm_cmplx_mag_squared_q31_test);
+    JTEST_TEST_CALL(arm_cmplx_mag_squared_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_mag_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_mag_tests.c
new file mode 100644
index 0000000..b06e359
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_mag_tests.c
@@ -0,0 +1,31 @@
+#include "jtest.h"
+#include "complex_math_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "complex_math_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_CMPLX_MAG_TEST(suffix, comparison_interface)  \
+    COMPLEX_MATH_DEFINE_TEST_TEMPLATE_BUF1_BLK(                 \
+        cmplx_mag,                                              \
+        suffix,                                                 \
+        TYPE_FROM_ABBREV(suffix),                               \
+        TYPE_FROM_ABBREV(suffix),                               \
+        comparison_interface)
+
+JTEST_ARM_CMPLX_MAG_TEST(f32, COMPLEX_MATH_COMPARE_RE_INTERFACE);
+JTEST_ARM_CMPLX_MAG_TEST(q31, COMPLEX_MATH_SNR_COMPARE_RE_INTERFACE);
+JTEST_ARM_CMPLX_MAG_TEST(q15, COMPLEX_MATH_SNR_COMPARE_RE_INTERFACE);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(cmplx_mag_tests)
+{
+    JTEST_TEST_CALL(arm_cmplx_mag_f32_test);
+    JTEST_TEST_CALL(arm_cmplx_mag_q31_test);
+    JTEST_TEST_CALL(arm_cmplx_mag_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_mult_cmplx_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_mult_cmplx_tests.c
new file mode 100644
index 0000000..d2cabd9
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_mult_cmplx_tests.c
@@ -0,0 +1,31 @@
+#include "jtest.h"
+#include "complex_math_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "complex_math_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_CMPLX_MULT_CMPLX_TEST(suffix) \
+    COMPLEX_MATH_DEFINE_TEST_TEMPLATE_BUF2_BLK( \
+        cmplx_mult_cmplx,                       \
+        suffix,                                 \
+        TYPE_FROM_ABBREV(suffix),               \
+        TYPE_FROM_ABBREV(suffix),               \
+        COMPLEX_MATH_COMPARE_CMPLX_INTERFACE)
+
+JTEST_ARM_CMPLX_MULT_CMPLX_TEST(f32);
+JTEST_ARM_CMPLX_MULT_CMPLX_TEST(q31);
+JTEST_ARM_CMPLX_MULT_CMPLX_TEST(q15);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(cmplx_mult_cmplx_tests)
+{
+    JTEST_TEST_CALL(arm_cmplx_mult_cmplx_f32_test);
+    JTEST_TEST_CALL(arm_cmplx_mult_cmplx_q31_test);
+    JTEST_TEST_CALL(arm_cmplx_mult_cmplx_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_mult_real_test.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_mult_real_test.c
new file mode 100644
index 0000000..a06f165
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/cmplx_mult_real_test.c
@@ -0,0 +1,31 @@
+#include "jtest.h"
+#include "complex_math_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "complex_math_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_CMPLX_MULT_REAL_TEST(suffix, comparison_interface)    \
+    COMPLEX_MATH_DEFINE_TEST_TEMPLATE_BUF2_BLK(                         \
+        cmplx_mult_real,                                                \
+        suffix,                                                         \
+        TYPE_FROM_ABBREV(suffix),                                       \
+        TYPE_FROM_ABBREV(suffix),                                       \
+        comparison_interface)
+
+JTEST_ARM_CMPLX_MULT_REAL_TEST(f32, COMPLEX_MATH_COMPARE_CMPLX_INTERFACE);
+JTEST_ARM_CMPLX_MULT_REAL_TEST(q31, COMPLEX_MATH_SNR_COMPARE_CMPLX_INTERFACE);
+JTEST_ARM_CMPLX_MULT_REAL_TEST(q15, COMPLEX_MATH_COMPARE_CMPLX_INTERFACE);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(cmplx_mult_real_tests)
+{
+    JTEST_TEST_CALL(arm_cmplx_mult_real_f32_test);
+    JTEST_TEST_CALL(arm_cmplx_mult_real_q31_test);
+    JTEST_TEST_CALL(arm_cmplx_mult_real_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/complex_math_test_common_data.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/complex_math_test_common_data.c
new file mode 100644
index 0000000..d158bbf
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/complex_math_test_common_data.c
@@ -0,0 +1,114 @@
+#include "complex_math_test_data.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Input/Output Buffers */
+/*--------------------------------------------------------------------------------*/
+
+ARR_DESC_DEFINE(COMPLEX_MATH_BIGGEST_INPUT_TYPE,
+                complex_math_output_fut_a,
+                COMPLEX_MATH_MAX_INPUT_ELEMENTS * 2 /*Complex data has two parts*/,
+                CURLY(0));
+
+ARR_DESC_DEFINE(COMPLEX_MATH_BIGGEST_INPUT_TYPE,
+                complex_math_output_fut_b,
+                COMPLEX_MATH_MAX_INPUT_ELEMENTS * 2 /*Complex data has two parts*/,
+                CURLY(0));
+
+ARR_DESC_DEFINE(COMPLEX_MATH_BIGGEST_INPUT_TYPE,
+                complex_math_output_ref_a,
+                COMPLEX_MATH_MAX_INPUT_ELEMENTS * 2 /*Complex data has two parts*/,
+                CURLY(0));
+
+
+ARR_DESC_DEFINE(COMPLEX_MATH_BIGGEST_INPUT_TYPE,
+                complex_math_output_ref_b,
+                COMPLEX_MATH_MAX_INPUT_ELEMENTS * 2 /*Complex data has two parts*/,
+                CURLY(0));
+
+
+COMPLEX_MATH_BIGGEST_INPUT_TYPE
+complex_math_output_f32_ref_a[COMPLEX_MATH_MAX_INPUT_ELEMENTS * 2];
+
+COMPLEX_MATH_BIGGEST_INPUT_TYPE
+complex_math_output_f32_ref_b[COMPLEX_MATH_MAX_INPUT_ELEMENTS * 2];
+
+COMPLEX_MATH_BIGGEST_INPUT_TYPE
+complex_math_output_f32_fut_a[COMPLEX_MATH_MAX_INPUT_ELEMENTS * 2];
+
+COMPLEX_MATH_BIGGEST_INPUT_TYPE
+complex_math_output_f32_fut_b[COMPLEX_MATH_MAX_INPUT_ELEMENTS * 2];
+
+/*--------------------------------------------------------------------------------*/
+/* Block Sizes */
+/*--------------------------------------------------------------------------------*/
+
+ARR_DESC_DEFINE(uint32_t,
+                complex_math_block_sizes,
+                4,
+                CURLY(1, 2, 15, 32));
+
+/*--------------------------------------------------------------------------------*/
+/* Test Data */
+/*--------------------------------------------------------------------------------*/
+
+ARR_DESC_DEFINE(float32_t,
+                complex_math_f_32,
+                32 * 2 /*Complex data has two parts*/,
+                CURLY(
+                      -0.432564811528220680 ,	0.815622288876143300,	
+                      -1.665584378238097000 ,	0.711908323500893280,	
+                      0.125332306474830680  ,	1.290249754932477000,	
+                      0.287676420358548850  ,	0.668600505682040320,	
+                      -1.146471350681463700 ,	1.190838074243369100,	
+                      1.190915465642998800  ,	-1.202457114773944000,	
+                      1.189164201652103100  ,	-0.019789557768770449,	
+                      -0.037633276593317645 ,	-0.156717298831980680,	
+                      0.327292361408654140  ,	-1.604085562001158500,	
+                      0.174639142820924520  ,	0.257304234677489860,	
+                      -0.186708577681439360 ,	-1.056472928081482400,	
+                      0.725790548293302700  ,	1.415141485872338600,	
+                      -0.588316543014188680 ,	-0.805090404196879830,	
+                      2.183185818197101100  ,	0.528743010962224870,	
+                      -0.136395883086595700 ,	0.219320672667622370,	
+                      0.113931313520809620  ,	-0.921901624355539130,	
+                      1.066768211359188800  ,	-2.170674494305262500,	
+                      0.059281460523605348  ,	-0.059187824521191180,	
+                      -0.095648405483669041 ,	-1.010633706474247400,	
+                      -0.832349463650022490 ,	0.614463048895480980,	
+                      0.294410816392640380  ,	0.507740785341985520,	
+                      -1.336181857937804000 ,	1.692429870190521400,	
+                      0.714324551818952160  ,	0.591282586924175900,	
+                      1.623562064446270700  ,	-0.643595202682526120,	
+                      -0.691775701702286750 ,	0.380337251713910140,	
+                      0.857996672828262640  ,	-1.009115524340785000,	
+                      1.254001421602532400  ,	-0.019510669530289293,	
+                      -1.593729576447476800 ,	-0.048220789145312269,	
+                      -1.440964431901020000 ,	0.000043191841625545,	
+                      0.571147623658177950  ,	-0.317859451247687890,	
+                      -0.399885577715363150 ,	1.095003738787492500,	
+                      0.689997375464345140  ,	-1.873990257640960800
+                      ));
+
+ARR_DESC_DEFINE_SUBSET(complex_math_f_15,
+                       complex_math_f_32,
+                       15 * 2 /*Complex data has two parts*/);
+
+ARR_DESC_DEFINE_SUBSET(complex_math_f_2,
+                       complex_math_f_32,
+                       2 * 2 /*Complex data has two parts*/);
+
+ARR_DESC_DEFINE(float32_t,
+                complex_math_zeros,
+                32 * 2 /*Complex data has two parts*/,
+                CURLY(0));
+
+/* Aggregate all float datasets */
+ARR_DESC_DEFINE(ARR_DESC_t *,
+                complex_math_f_all,
+                4,
+                CURLY(
+                      &complex_math_zeros,
+                      &complex_math_f_2,
+                      &complex_math_f_15,
+                      &complex_math_f_32
+                      ));
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/complex_math_test_group.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/complex_math_test_group.c
new file mode 100644
index 0000000..1be8a83
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/complex_math_tests/complex_math_test_group.c
@@ -0,0 +1,14 @@
+#include "jtest.h"
+#include "complex_math_tests.h"
+
+JTEST_DEFINE_GROUP(complex_math_tests)
+{
+    JTEST_GROUP_CALL(cmplx_conj_tests);
+    JTEST_GROUP_CALL(cmplx_dot_prod_tests);
+    JTEST_GROUP_CALL(cmplx_mag_tests);
+    JTEST_GROUP_CALL(cmplx_mag_squared_tests);
+    JTEST_GROUP_CALL(cmplx_mult_cmplx_tests);
+    JTEST_GROUP_CALL(cmplx_mult_real_tests);
+    
+    return;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/controller_tests/controller_test_common_data.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/controller_tests/controller_test_common_data.c
new file mode 100644
index 0000000..e591293
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/controller_tests/controller_test_common_data.c
@@ -0,0 +1,499 @@
+#include "controller_test_data.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Input/Output Buffers */
+/*--------------------------------------------------------------------------------*/
+
+float32_t controller_output_fut[CONTROLLER_MAX_LEN] = {0};
+float32_t controller_output_ref[CONTROLLER_MAX_LEN] = {0};
+float32_t controller_output_f32_fut[CONTROLLER_MAX_LEN] = {0};
+float32_t controller_output_f32_ref[CONTROLLER_MAX_LEN] = {0};
+
+const q31_t controller_q31_inputs[CONTROLLER_MAX_LEN] =
+{
+		0xC14A5524, 0xCCABDA17, 0xAD6F5B56, 0xFDAFCE3B, 0xA9B226EB, 0x41F6F6A,
+		0xA5CE38BF, 0x3A978AFA, 0xBA44B82A, 0x855C0F8, 0x3D060524, 0x93D5E570,
+		0x97D7791D, 0xFFE0C38C, 0x26749841, 0xC0A6EE54, 0x218EC386, 0x39FF3726,
+		0x8DC1F7CA, 0x702F2CF5, 0xC1142FF1, 0xEC1476AB, 0x15F640DD, 0xE62CCE49,
+		0x3805DE7E, 0xF70871FE, 0xCF8BD360, 0x8D19A8A0, 0xD764F821, 0xA58558CF,
+		0x8C0CE04D, 0x50A46C19, 0x66D2370D, 0x50FA359A, 0xB646AE24, 0x6CE00F5C,
+		0xE6D48948, 0xB55BD831, 0x3B72950A, 0x9EB69530, 0x73394127, 0x773FA6F4,
+		0x9805A980, 0x838DE587, 0x9CF597F4, 0xA2AD1691, 0xFA81A473, 0x7CDC7D7F,
+		0x4A5190D0, 0xED895BB9, 0x8FD60F35, 0x1A21D530, 0xA0EB6DDA, 0xBDE6A516,
+		0x2501A3E1, 0x5ED893C8, 0xE1E175B1, 0xACBBB2F3, 0xED350907, 0xDB140D7E,
+		0xEEAE272D, 0xBE229841, 0xC18BFB88, 0xA6BB9B80, 0xBCF090E4, 0x24DB166C,
+		0xF9AB7E42, 0x62DF28D1, 0xC7004665, 0xE3F56FC6, 0x419E0C75, 0x46BE9F38,
+		0x2432B9B2, 0x758D83E0, 0xDCE12926, 0x3F57CB74, 0x1F4458E2, 0xF1DD639,
+		0x83A1FB49, 0x173AFC76, 0x86EF7531, 0x48D32F34, 0x7D3E3063, 0x8F2FB549,
+		0x5C314C9, 0x18CBEB6D, 0xA6F8B697, 0x447B9E9C, 0x2E32BA33, 0xD074D715,
+		0x81ACD746, 0xE55A4E04, 0x4891860F, 0x1DA3EB4F, 0xE0E6A27F, 0x20BFDEB4,
+		0xD0B3A25B, 0x40C10544, 0xC15656C, 0x15405EAE, 0x9858E3E1, 0xA36A9C4E,
+		0x88BD21F9, 0xAACF7A68, 0x773665E5, 0xCEDFDF66, 0x617A9610, 0x524FC968,
+		0xC2D086CD, 0x5F008079, 0x24DCA447, 0x6A4F5599, 0xB706CD4A, 0x1DE70608,
+		0xA33A2EE5, 0x137E488E, 0x98061B7B, 0x4079D69D, 0xA4A897D5, 0xC4CEC8F5,
+		0xD75F7883, 0x22406802, 0xF1AD70BB, 0x9D4ADD79, 0xBCBC7CE4, 0xB358C0D8,
+		0x85792E47, 0xA7ADAC05, 0x3D19EEAB, 0x331AC0AF, 0x33035831, 0x13D93987,
+		0xFC542094, 0x845F317E, 0xDDC4BF8B, 0x1379E50C, 0x5C20193F, 0xFDD58298,
+		0x9D482B82, 0x4A6BE062, 0xDC8A757B, 0x272917C1, 0x90E1EFBC, 0x355AD882,
+		0xE6F8EA35, 0x604555A1, 0x7DFFFBB, 0xF58AE216, 0x9A11B463, 0xD3541BAD,
+		0xA1576756, 0x483BED8D, 0x1F05AFCC, 0xCEA63DFB, 0x55B84677, 0xFB2E04F2,
+		0x787AF96C, 0x84A12CD3, 0x460A9BD, 0x9DB22DD8, 0x1A8C7F28, 0x861E452E,
+		0x932D3F78, 0x7652D852, 0x73357BBA, 0xEBBB0A58, 0x62536AFA, 0x3F6B65EF,
+		0x6DC57B58, 0x9EB798CE, 0xE6B0A740, 0xDFF68B47, 0x3247FB8F, 0xFFF3D302,
+		0xA9FD3E40, 0x475A43D1, 0x6FF9528A, 0x2018A09D, 0x47E0F9C9, 0x4CF5F6D3,
+		0x2807CE34, 0xDD6FD8ED, 0x234045D1, 0x51CEB5F9, 0x25297896, 0x6443A0FE,
+		0x8F4449A9, 0xD4C3E1C6, 0xF01D52F1, 0x4E09C820, 0xF18F0810, 0xE1548689,
+		0xF9DE5A1F, 0x5286DC23, 0x48AC3A4B, 0xEA0C1BE0, 0xA1B785DB, 0x7086465D,
+		0x1CC10929, 0x1E1D716E, 0xED231D4C, 0x2049D108, 0xB8FF9971, 0x949CF8D4,
+		0x441F1E8B, 0xC3D95372, 0x69C324B4, 0xA10BFDC9, 0xC781DE78, 0x82476137,
+		0xE163DDF, 0x390DEEC2, 0xAF68CE5B, 0x8E680ABD, 0x8223A615, 0x92593380,
+		0x7B1465FE, 0x865AE957, 0x930F53EB, 0xED772EF7, 0x10E916B6, 0xE3BCFA68,
+		0x2ACB80BB, 0xE51C5590, 0x994714B5, 0xF30984EE, 0x59BBE1B4, 0xB4867DBC,
+		0xB91C706C, 0xBC16C218, 0xA8931CD0, 0x129A66AB, 0x13171F4D, 0x62882872,
+		0x4B167FD4, 0xE6902F4C, 0xFA794932, 0xD4B152C, 0xB0856EA9, 0x39466D55,
+		0x3669E451, 0x8F5B9E8C, 0x877A3C6A, 0x51B956B4, 0x367EAD2A, 0x9D2C662A,
+		0x78FB6880, 0x4E6D40B6, 0x4070EFDC, 0x4DF9679C, 0x20306EDB, 0xE381AAE7,
+		0xA55DA748, 0x9B8B617B, 0x3E036FAD, 0x84E4C4A7, 0xD5A3F517, 0x669BA988,
+		0x98FDDE8C, 0x67BD85CE, 0x34BBB46C, 0x76994800, 0x85B9D8B6, 0x6DFA2FEF,
+		0x205DB5C, 0x9F843C4C, 0x72721B52, 0x73EF6B86, 0x5FB98B61, 0xC323DDAC,
+		0x31D424B4, 0xF68C0D7E, 0x162FAF9D, 0x7B2A7A99, 0xF9392693, 0xC42D12C0,
+		0x8692A73E, 0xD9A1EE80, 0xDD956856, 0x44E7BDAC, 0x8D874532, 0x5F5C9DD0,
+		0x5D167858, 0x8559FEA2, 0x9D821476, 0xD9654ED2, 0x594C0DC7, 0x1A87B506,
+		0x3F693200, 0x7A651AB5, 0xA0CCBC8A, 0x9F9E662C, 0x78EF631, 0x2A09DA0,
+		0xB088C72F, 0x92EE0D42, 0x360DCD5F, 0xF333FE48, 0x8D63CC06, 0x233A8ACB,
+		0x706651ED, 0x7AA5C079, 0x262239D1, 0x3EBBEBB6, 0xA25A4F3D, 0x32581A06,
+		0x6E6FD780, 0x5773F7C7, 0x75ED1DDC, 0x90DF2D15, 0xBC79A9BC, 0xB7175917,
+		0x354E381C, 0x762AADD7, 0xF643DAC1, 0xF3BBF49E, 0xD2FECE7E, 0x6C8140F4,
+		0xD7694875, 0x92D30822, 0xC742A7CF, 0xB792ED98, 0x121CFE24, 0xA04E1EE7,
+		0x58CE268, 0x215A080, 0x316CB323, 0xFAB14A31, 0xE1C13C03, 0xFD8EF4F1,
+		0xF3F446D0, 0x6C6CEA0A, 0xBBFDF9FB, 0x67242969, 0xBE55A4EB, 0x8FF5534,
+		0x52F0DF1C, 0x9710ADE3, 0xD40F4A21, 0x7984E8E7, 0x419545EB, 0x993F7880,
+		0xAB246B20, 0x408AABC4, 0xCBF6EA49, 0xC0894C55, 0x4CAA6398, 0xA47856E9,
+		0xAF2AE47D, 0x22F55D33, 0xF0D37915, 0xD0634C72, 0xD983671, 0x2BCC5AF8,
+		0x9A77D48, 0xC11B5CFA, 0xF107CD7E, 0x3A6B3593, 0xE1425F05, 0x6271812A,
+		0x5B838310, 0xBD8418CA, 0x10A58792, 0x239F7137, 0xA13D5071, 0x7F9930D4,
+		0xA462664F, 0x54180F8E, 0x291585BA, 0xE586B87A, 0x144B2C12, 0x98E425C7,
+		0xBAA4B373, 0x18F0D03C, 0x99462AC0, 0xD8B4D2EF, 0x72473895, 0xA6BF5435,
+		0xEDAD53B, 0xE0912FA6, 0x5C33F331, 0x3D93CD7, 0x4D03D752, 0x20699929,
+		0xB89962F9, 0x36E781E9, 0xF58B642C, 0x5FCA69E3, 0x5960A7F4, 0xAD5AAFD0,
+		0xDF18324A, 0x3DB1E5AA, 0x76BA3876, 0x1BC29AF6, 0xBCC18841, 0x73A60174,
+		0x625BFF58, 0x67C57724, 0x4458E53C, 0xE157B095, 0x2B370837, 0x83DF6CE3,
+		0xDD08EEFA, 0x3F52A7C2, 0x191B4785, 0x60843D82, 0xB0DE11F1, 0x105EA26C,
+		0x6E1C7AA2, 0x47AADD14, 0xB6676D03, 0x3B8D4DF6, 0x737A694, 0x409521DC,
+		0x744206A, 0xC722023F, 0x2BE4EAD5, 0x63E11D76, 0xCA4A09AB, 0x5CF2D2B9,
+		0x31586916, 0xCDFD7D84, 0xB203F634, 0xAD7329D4, 0xC524582F, 0x2E53E6C1,
+		0xBB0E019B, 0xB8538C6A, 0x6A2542D, 0x8A6A00E5, 0x119725CC, 0x5406D347,
+		0x1B6FFAF1, 0xECCF71F1, 0x981117F2, 0x7167CA76, 0x74F4B880, 0x77A55F47,
+		0x59EADB62, 0x4A331D95, 0xBCBBA76F, 0xA45C4D50, 0xC718D5, 0x87CE05D1,
+		0x60D47AD5, 0xA5CA9C40, 0xB0061766, 0xE69B39DF, 0xBD5F1320, 0x9930EAD3,
+		0xA8B38325, 0x8DD090F, 0x6A6EEF37, 0x2DF16F66, 0xAB514C7E, 0x31109C58,
+		0xFD48C7FC, 0x515341CA, 0x77AB8EA6, 0x41328DAF, 0xBAF8D31E, 0xA4B31611,
+		0xED37F331, 0x7A832A22, 0xA22591C7, 0x722D1F89, 0x3B19CF18, 0x261B8A4D,
+		0xC3F6F6DB, 0xCF8CED61, 0x990FA250, 0xA02E72A9, 0x560DCEA2, 0xB08E67B4,
+		0x3674E663, 0x97CC3852, 0xA7EB2EAC, 0xFFDE0AA8, 0xA64719A, 0x23269EDD,
+		0x3C0B339E, 0x86284D40, 0x48D82ECB, 0xA4D4CCF8, 0x43631B91, 0x4BF0C248,
+		0xB6497B9B, 0x6827BC58, 0xE30B7AF9, 0xA0CCBF26, 0x6C3B7B71, 0xD744B3ED,
+		0xFA25D2F6, 0x4CDE642D, 0xD65B8142, 0xA6F9207F, 0xE7A207BE, 0xDB506684,
+		0x44DA4780, 0x9175EA0C, 0x156104AF, 0x4155E1B0, 0x6E3A6886, 0x9DBA1EA2,
+		0x5423D9C8, 0xCC024E22, 0x758F852A, 0x1DD6395, 0x2D19CBAD, 0xE164F5A1,
+		0xC2084602, 0x89C274AD, 0x13CB5562, 0xD7FE2D5B, 0xE07A4EE5, 0x1672BA91,
+		0x4F624CCF, 0x2E5EA4A3, 0x28FEEFAF, 0xBDDA6EF4, 0x32AFD40C, 0x99A5FB3B,
+		0xDD1D73A3, 0xA342CB3E, 0xA78445F5, 0x53979C3B, 0x427D7943, 0x5221B58C,
+		0xA6CE9A5E, 0xFB50ECA4, 0xBB86E36E, 0x60839F6D, 0xC5E1C2F3, 0xA1B7FB04,
+		0xFBB65E0C, 0x78B80F5E, 0xFD8D972B, 0x3BF3BA90, 0x2D572D9, 0x2B5BC920,
+		0xB6A0DE01, 0xD274D306, 0xC7C6C855, 0x9CAA669B, 0xB04AA641, 0x4D6B1760,
+		0x3E17ED79, 0xD23241B0, 0xA4A6F957, 0xCBDE76AF, 0x4E5F9493, 0x4C215DA5,
+		0x33A052B, 0x1A4D80C2, 0x40AEEBCA, 0x390D106B, 0xE9E8E018, 0x5AF3D6CF,
+		0xE35E1D4, 0xC4FB1C6, 0x14B6299B, 0x8D2E25F0, 0xCCBF932A, 0xC5AC18B6,
+		0x2227567D, 0x86B5CE2F, 0x26344534, 0x22C515EC, 0x2442B70D, 0xEC3721C6,
+		0x34EF687D, 0x9C06323A, 0xEAF3EA60, 0x60396F52, 0xEAE78AA1, 0xC9D06CBC,
+		0x6F95F6C8, 0x584CC258, 0xBA9A27BB, 0x66DF8D47, 0x9D4804EA, 0x57DD9E67,
+		0xF89C7895, 0xF5336111, 0x25C122C8, 0x62742114, 0xCFBF6D26, 0xBF9F6482,
+		0xE6F02CD9, 0x11083202, 0xC99E2618, 0x7EBC9351, 0x440112F1, 0xC9DFFBC1,
+		0x3BF4DC25, 0xB1BA7FA0, 0x61AF9AED, 0x6B1F7D29, 0xAD865294, 0xE3E01129,
+		0x7E9E77A5, 0x100435D7, 0x9FE3A71, 0x88597C81, 0x722849FA, 0x31C5A0AF,
+		0xFBA178DC, 0x7F102D31, 0x5CA07864, 0x950E6F98, 0x82C34882, 0x5D041F11,
+		0x8C613C57, 0xD398CFD1, 0x426F38AD, 0x5599AB1D, 0xFAFA078D, 0xAB25B413,
+		0xD94B32CF, 0xB288FE38, 0x2893BB46, 0x9A0B4168, 0xA91BCA94, 0x653A5E8D,
+		0x2174EBBE, 0xDEFE6415, 0x30DA429C, 0xD0C5E40C, 0xB4719AA4, 0xD29CE7A6,
+		0x905957CD, 0xCD287499, 0x83CA0AA7, 0xA8385832, 0x25A0CA02, 0xC20D47A4,
+		0xB562F556, 0x4BC19E4C, 0xD9E215C7, 0x27E838B4, 0xC58612F4, 0xA2827F6F,
+		0xC49DCDBA, 0x679B7362, 0x4E495845, 0xCFD2F0D1, 0x395E76A0, 0x375A655E,
+		0x92E2058F, 0x73F9F0CA, 0x61EFF3B3, 0x51FFD362, 0xE7410345, 0x7FDA8B3B,
+		0xA219E2E8, 0x17ABE543, 0x26557412, 0x4B30084D, 0xA68E191D, 0xFE0D93DF,
+		0x73EF127D, 0x4DECDDB1, 0x77FAF45F, 0xD6002898, 0x92DD0A40, 0x157F6DDF,
+		0xC2A55F8E, 0x4359F924, 0xFB630C3F, 0x338B6B58, 0xB2945F75, 0x4FA23A0E,
+		0x836EB8C0, 0xB3B18FD, 0x86114337, 0x24668ACB, 0x99BB82F0, 0x924C8A47,
+		0xBA959701, 0x81155ABF, 0x8C612D71, 0x36074CA7, 0xD1668C41, 0xE35F58C7,
+		0x7FC2802D, 0x8E6A7CF3, 0x65B07D07, 0x815F6A6B, 0x791BF0DD, 0x6E47D719,
+		0xC24394C7, 0xE84A6EB, 0xF194AFEE, 0x464A2F52, 0x677579FD, 0xEBA775AE,
+		0x1F6EEFF, 0x9A795237, 0x78D9D45F, 0x9D0B344D, 0xBBD34AB7, 0x2F85B12A,
+		0x16C5C2AD, 0x3990985D, 0x88DF3351, 0x82811AA5, 0x6D351F41, 0x4066A69D,
+		0x86B660BF, 0x6EDB4768, 0xDDD78CF0, 0xB5D74F6E, 0xE89E220C, 0x91439687,
+		0x947CC9C9, 0x3857E2BD, 0x302F8AE4, 0x1DABE7F8, 0x4832D6C9, 0x37D58FCB,
+		0x4EA8A711, 0xCD7BAC98, 0x19DBF8BC, 0xD8DE8DC2, 0xEAFF7E7B, 0xB7629C93,
+		0x792C6E19, 0xF7009192, 0xFF88439D, 0x2E196A66, 0xEC71B78C, 0xEAF4BB3A,
+		0x7C16225E, 0x668F337, 0xCBEE1608, 0x6D5B5552, 0x345DC590, 0x681209CC,
+		0x7B24A819, 0xD08A1416, 0x99888FE3, 0x9FC7288A, 0x24BD8502, 0xEA1D9678,
+		0x20EECA0, 0x59BEA057, 0x5ADE91EB, 0xDEA8E49D, 0xFA200E6F, 0x9149C81D,
+		0xF2281E93, 0x8A5B0451, 0x67312D58, 0xE3B849F1, 0xD2217960, 0x7CDF59F3,
+		0x33C775C0, 0x9EBA8799, 0x7DF9506, 0xB4E96110, 0xB8FCF3E3, 0xDEA059B2,
+		0x8229B6EA, 0x316486F6, 0x43919185, 0x6C0D90F3, 0x1C6F3DF8, 0x38DB92A9,
+		0x5CD41244, 0x2C9F0A7B, 0xDF4A315F, 0xF7CE9C66, 0x4C800860, 0x318D53E0,
+		0xF105C20D, 0xD753E1F2, 0x750810BA, 0xA17ECCA5, 0x2010140, 0x4D884763,
+		0xC2BB0DA7, 0xB2D5BA74, 0x141CECD4, 0x887FDFC3, 0xC64B53, 0x2D2A85F6,
+		0x15532B45, 0x5D5CBCE1, 0xBEB9A16A, 0xA214611B, 0x9FC5AC5F, 0x11AE5DD7,
+		0xA0B9A5A9, 0xFC648AF4, 0x740009AC, 0xED0E0321, 0xB8E6A61, 0x8910C544,
+		0xC74F26C8, 0x9525CCF3, 0xB41AEB59, 0xE61984CE, 0x598B2197, 0xA412E59D,
+		0xE1976DD4, 0xB29BBE16, 0x88FD9FB0, 0xB04006F3, 0xB45E309, 0xD5CC15F1,
+		0xD9DAF630, 0xDC809335, 0x803ED52, 0xB537F5A5, 0xA994F6EB, 0xF5288568,
+		0xF66FD264, 0x2EA2B3A6, 0x647619F3, 0xFFB38C7A, 0x1BC03B9, 0xB6BC3061,
+		0xBF30596E, 0xBE2AD27B, 0x8AC04220, 0x641979A3, 0x9ECCBB89, 0xA144FBC1,
+		0x4E8FAE26, 0x8C5A9D90, 0x299ED467, 0xD7C9C7E3, 0x1D4865ED, 0x76F31C3D,
+		0xCEE81CDF, 0xB479195E, 0x6FFB3AE1, 0xDC8A398, 0x300F7364, 0xC7940AFA,
+		0x3B85BE3E, 0xD98CC40D, 0xA24A3D89, 0x3A674204, 0x22888A38, 0x2E77F2D,
+		0xA2841C9C, 0xCF0689C3, 0x9FE98922, 0x89335017, 0x2D6B69A7, 0xFEDB63F9,
+		0x899AF4EF, 0x9F9F9B40, 0xA4BE97E8, 0xA51DAF7A, 0x16AC50D3, 0xA8D7ED6,
+		0xED193443, 0x7615EF1B, 0xB0DF6A4E, 0x64FFE794, 0xE3DB2C9A, 0x7435B022,
+		0x556E825C, 0x23802AF9, 0xC25098A4, 0xE75A18BB, 0x70B2A7B9, 0x7FB81BF,
+		0x63EF910, 0x6C669591, 0x6574DD2B, 0xCF6E379D, 0xD2B3AFAC, 0x1E6A1101,
+		0x1DE22385, 0x2338191F, 0xC69704B6, 0xCBABC599, 0x54EB4809, 0x7839BE6D,
+		0xD50017DD, 0x39B1A0E1, 0x288D52D3, 0x2D52668C, 0x20D22A68, 0x4E1207D1,
+		0x3FCC0EFE, 0x47F3FE64, 0x25177A90, 0xB4BFDD4D, 0xDA8DBDCE, 0x6F7275A8,
+		0x6BEAA655, 0xAA1810FC, 0xE4DB593A, 0x8A4D4BC0, 0x2C402E93, 0xF1C0F7F9,
+		0x6F0CC577, 0x70412414, 0x752F9DC1, 0xD82E38EA, 0xAC455F7B, 0x4DCD4EDB,
+		0x92BC2696, 0xFB03F135, 0x4FCA1F8C, 0xBD5E75F6, 0x502F41B0, 0x3616D3F1,
+		0x2E5B8E31, 0x2026EB19, 0x57E783D7, 0x467BBE00, 0x4703ABA3, 0x1F776B9C,
+		0xE2570A84, 0xFEC7DB48, 0x1BD5012, 0xFD0A2D5D, 0x7FCC29F2, 0x291304B6,
+		0x99D5D8ED, 0xC7551C8, 0xFD12F38F, 0xBADE8892, 0xDF749997, 0xA5DAE2F,
+		0x2B9FA269, 0x5C13CFED, 0x15E9A399, 0x54437F4E, 0xA72DB2AB, 0x56186AA1,
+		0xFE4DB55C, 0xA34D7836, 0x2A879760, 0xC63FA94, 0xAC18B207, 0x5FC78B3,
+		0x7F10621E, 0xA769E6B2, 0xEC9F4A11, 0xCE3F982C, 0x62BA2EF5, 0xA5F239CD,
+		0x73D63FED, 0xE36E9F5E, 0x8AC1DA0E, 0x3F3DB3EB, 0x738326EA, 0x35C366B1,
+		0xCD476E86, 0x82F6B208, 0xF11A9FC1, 0x426AC396, 0x7E4D1B93, 0x75E4EDB7,
+		0xAF3C44A7, 0x51A5EF5C, 0xFAD2463D, 0x8A5639CA, 0xC995AC78, 0xCC4BE4F6,
+		0x3AFE7F8D, 0x66993D04, 0x4386FF37, 0xCBC1C6C2, 0x55A8F5EC, 0xE81A9A75,
+		0x30A67E1B, 0x4A4A7D0C, 0x20F7F993, 0x1891805, 0x738976AD, 0xD426E7D6,
+		0x3C5CEEBF, 0x4499187F, 0xABF17C97, 0x447C317F, 0x68D8419C, 0x7AAB6456,
+		0x421BCF29, 0xF6740F9C, 0x8916BB8D, 0x3D72AAB, 0x9AD54DD7, 0x7549C6EE,
+		0x7317342B, 0xA18546D4, 0x1056BDA7, 0x54BBCCCE, 0x8CE63E46, 0x5D146234,
+		0x33BE6C63, 0xB250C4E5, 0x89D72335, 0x87C36BA, 0xB65530CC, 0x2DFAC48C,
+		0x1663D16F, 0x59B80AA, 0x950274EA, 0x92532D4A, 0x3CEF802D, 0x492FBDA5,
+		0xA63A2574, 0xEF8005C2, 0x94A18651, 0xAF627ABA, 0x6829B238, 0xA698F646,
+		0xD2598516, 0x10144D36, 0xD9B1D1B9, 0xAB2ACF05, 0x5395B699, 0xA7851C75,
+		0x1806C6F3, 0xAE970306, 0x3284B145, 0x98F4FE8F
+};
+
+/* The source data is random across the q31_t range. Accessing it by word should
+   remain random. */
+const q15_t * controller_q15_inputs = (q15_t *) controller_q31_inputs;
+
+const float32_t controller_f32_inputs[CONTROLLER_MAX_LEN] =
+{
+		43.0264275639 , -17.0525215570 , -94.8488973910 , -8.1924989580  ,
+		7.2830326091   , 66.8368719314  , 33.9778190671  , 117.8652289772 ,
+		-129.6077797465, -14.6420815368 , 18.0239223278  , 20.6760530292  ,
+		55.0375037651  , 1.8674609862   , -85.6534302408 , -33.5750364909 ,
+		29.2110949614  , 110.4727049460 , -94.1914619387 , -1.4084169343  ,
+		83.5181653041  , 47.3073514127  , -13.3420621181 , 30.3389699104  ,
+		12.1188124277  , 100.9730921941 , -114.0146362390, -77.5823200409 ,
+		37.2019034618  , 40.0026301128  , -58.3387276630 , -34.9472398600 ,
+		-5.1169678311  , -87.7660091118 , -150.5888601131, 56.0349370503  ,
+		50.2168884079  , -74.2313236767 , 22.3648603560  , -6.8676387051  ,
+		74.8957303680  , -90.1292012823 , -55.1436241586 , -66.6732976100 ,
+		-6.7918147615  , 7.7612697081   , 35.7892605979  , -20.0470508830 ,
+		41.8369017546  , -143.7378056984, -41.9127158600 , -108.3531841158,
+		-57.1917422289 , -124.2808828105, 38.9316388820  , -77.9212517405 ,
+		37.1990818377  , -28.9545952748 , -155.6371057564, 45.8088886393  ,
+		36.2537018275  , -6.5727656016  , -104.2070491921, 45.5583813729  ,
+		-19.7674717059 , -80.4802190947 , -1.4444563441  , -42.2142256438 ,
+		36.6546339194  , -57.0866498590 , 44.4677067511  , 65.7285753407  ,
+		-103.8158864647, 25.4348723711  , -153.5419639389, 39.3608409474  ,
+		49.1658103436  , 79.5570602275  , 75.2944095996  , 58.9394700746  ,
+		-53.1018534392 , 33.4172444014  , 35.6224682287  , -64.4353396418 ,
+		-125.8464291251, -47.6072111617 , -26.2177687594 , -12.0061322096 ,
+		-17.7887967585 , -28.2926175090 , -62.0691715749 , 40.5098573604  ,
+		-191.1123732593, 119.6750713043 , 19.6182375803  , -26.7615252921 ,
+		2.2957847015   , -108.3436451287, -50.5906164995 , -5.6360985100  ,
+		-11.6772204201 , -84.2765293757 , -60.9317810068 , 82.0446350218  ,
+		-70.2048296348 , 72.8738253222  , 60.2450218115  , 114.2741231228 ,
+		46.8180775285  , 6.9915412654   , -8.9909197429  , -78.9165936808 ,
+		66.4731535459  , -68.4235455651 , -79.8254597080 , -10.6308477115 ,
+		-62.6161569330 , -55.7744410292 , -11.8408366528 , 98.1034940997  ,
+		35.8213741877  , -54.4694482732 , 86.9631830044  , -53.0343838122 ,
+		-47.4898642865 , -47.2010929590 , -31.3312639685 , -23.0908245172 ,
+		12.0258009869  , -5.1098204703  , -9.8420230737  , -107.3328761158,
+		44.6810431959  , -17.9083820345 , -60.9753512872 , -7.5915088994  ,
+		17.2250813329  , 57.9176125648  , 124.3004161362 , -63.1950908493 ,
+		120.5788885640 , -44.1734238117 , -91.7408095116 , -43.5696066595 ,
+		-49.9560710099 , -167.8513443296, -70.9437505499 , -46.4109705355 ,
+		-64.2264526456 , -13.9995803916 , -100.9548186356, 9.9101010575   ,
+		-50.0615130815 , -55.7590145012 , -60.3195153388 , 61.7913378549  ,
+		-102.0850899209, 53.2360193126  , -25.8997883369 , 75.1445512333  ,
+		-113.8148602310, 17.8027281119  , -19.5006822722 , -44.2169628471 ,
+		107.5017084384 , -113.7909124666, -43.9735396033 , 7.6880981388   ,
+		46.7384653508  , 9.9047443751   , 81.8646964362  , 132.3812863877 ,
+		-95.6959050236 , -68.5015813484 , 65.8586404494  , 18.5039353889  ,
+		-30.1786166621 , -90.3098515667 , -22.9356228552 , -20.5778272423 ,
+		-2.2127786675  , -35.4418447703 , -51.8722915974 , -107.9024439078,
+		-51.5940748232 , -51.7463262677 , 74.2795485984  , 94.2205022462  ,
+		9.7016384049   , -47.3556083155 , -36.7822314478 , -151.6455525363,
+		-15.7183814485 , 78.2063383182  , 0.1516414969   , 37.9304181609  ,
+		20.6185902740  , -22.2164106778 , 6.1160554677   , 2.4061326953   ,
+		-111.6681824598, -60.0858917090 , 75.1698614693  , -76.5787410444 ,
+		28.3391655715  , -2.4946186443  , -68.0378899682 , 104.0893199171 ,
+		-51.8319647254 , 38.8521710524  , 75.9114239564  , 73.9206172905  ,
+		-103.2533029987, 6.9002718274   , -36.6346436319 , -25.1990926265 ,
+		1.5852145953   , -50.6438436795 , 21.5018844428  , -151.9305562846,
+		-51.7326681814 , 21.4475994143  , 42.2564011921  , -74.0520586926 ,
+		49.7370635809  , -13.2957534126 , 36.6746826778  , -31.7005492589 ,
+		148.4894964268 , 79.7890632353  , 16.8856024809  , 16.1690460177  ,
+		39.2665169484  , 117.2461167794 , -37.4827984831 , -47.8387803604 ,
+		-95.7025286193 , 34.3058214285  , -124.9536456028, 56.1640195764  ,
+		94.3636873606  , 35.3992852810  , -38.3920852159 , -100.5738062016,
+		-29.7837022314 , 42.9133913996  , -34.2715618187 , -14.3589115627 ,
+		-16.5935468750 , 20.4574192236  , -88.7897972666 , -38.6285080386 ,
+		53.3203422726  , 98.5991486746  , 122.7305462474 , 67.7902817187  ,
+		5.1764117389   , 5.0632821624   , 21.9288789574  , -78.3140512638 ,
+		-21.2069682335 , 23.6342010925  , 34.4445769455  , 59.1346766615  ,
+		28.9978778000  , 39.8121180845  , -17.1650033520 , -56.9174900874 ,
+		17.8157086148  , -112.8801457350, -122.4019040408, 140.8669393157 ,
+		-65.4664329639 , 40.6952775518  , 32.7260891658  , -43.2565155866 ,
+		19.3945751928  , -20.1815002000 , -67.6601711640 , -18.1921178207 ,
+		-35.6802153684 , 49.9550290306  , 131.4925251016 , -31.2940938167 ,
+		-5.2848453344  , -109.5580577933, 20.2437599390  , -8.8782958734  ,
+		54.1836717264  , 7.2555852190   , -3.5698316137  , -51.9236786262 ,
+		6.7861547980   , -104.4814551670, 45.8458629668  , 70.0890876844  ,
+		38.3572837740  , 61.8024165129  , 68.0176962024  , -12.8193934080 ,
+		-21.4661610917 , -0.9377108815  , -74.2100679061 , 71.0490808147  ,
+		91.9813889497  , -14.5797640164 , 3.5036749129   , -138.3605478356,
+		-48.1501349794 , -16.0636922482 , -12.1334197606 , 15.0562207637  ,
+		-34.0878176054 , 55.1075126157  , 97.3829871877  , 0.2053358099   ,
+		-94.8713267382 , 51.5460954054  , 21.2966946363  , 58.1331025047  ,
+		-23.4599044132 , -19.3315856528 , -8.4497193577  , -1.9594679356  ,
+		-33.1906549336 , -144.6825417978, -57.1218958072 , 35.7353406097  ,
+		61.4666549819  , 14.6536253128  , 82.1632196866  , -44.6230161723 ,
+		-91.1022589278 , -18.5737673927 , -136.8975612334, 56.9606788003  ,
+		70.7059960183  , -68.2829345081 , -10.2629800455 , -53.6385325047 ,
+		-68.7928766204 , 88.2444688302  , 83.1412324801  , -102.9206928160,
+		-68.2329763159 , -69.7552955469 , 108.2132269009 , -28.2582329307 ,
+		5.6685898328   , -36.0392956840 , 43.3269513128  , -8.6436416796  ,
+		-16.5054886972 , 11.5008791788  , 39.6923606683  , -28.9039554061 ,
+		13.5938214364  , -23.6296332202 , 49.1171161163  , 53.1636857935  ,
+		-62.9672053166 , -54.2594757384 , 48.3838956696  , 8.0469071555   ,
+		-33.6472086213 , -120.5381752144, 55.0880453111  , 17.8990740563  ,
+		144.9402232336 , 101.7886229203 , -73.3666393712 , -16.4721379138 ,
+		-12.7447935685 , 101.8245160983 , -49.7026860415 , -15.1227790364 ,
+		65.7430288442  , -131.8695390036, 10.2750933946  , 90.9752774838  ,
+		-26.5859990591 , -95.6962772568 , 76.2174589344  , 24.8796848060  ,
+		-38.8938223046 , 54.1687774852  , -37.3585968996 , -34.6848570502 ,
+		33.0151011570  , -55.8345877671 , -3.9009101671  , -31.5024971691 ,
+		-9.6863895491  , 91.8719195957  , -58.9993249744 , -25.6887030614 ,
+		-8.0829472205  , 4.6386491741   , -71.4019697167 , -21.3734669095 ,
+		86.2079144404  , 79.6823974266  , -0.0910915997  , 44.8067718095  ,
+		58.7204020766  , 72.6856808976  , -50.3373732478 , -116.1175365534,
+		-15.0884909384 , 5.4593772059   , -63.6553527905 , 37.3460388205  ,
+		-32.2399421679 , 95.7569350513  , -7.3700141964  , -56.0370832967 ,
+		-41.7377150439 , -42.0042856519 , 12.5134312941  , 93.7845584531  ,
+		-32.4801087157 , -33.3976050318 , -24.2252126001 , -46.3199064467 ,
+		-20.3704610276 , 15.8571376404  , 88.9127217235  , -33.1132582267 ,
+		-1.0005675836  , -28.1780471904 , 150.9349379135 , 38.0600520828  ,
+		36.4338677563  , -3.3709201641  , 29.7709773016  , 16.5064119077  ,
+		21.3147729463  , 110.6714300904 , 18.8406036507  , 14.8963298097  ,
+		50.9975960392  , 16.3991140350  , -194.0805845907, -41.6723945839 ,
+		-74.8991127408 , -6.4587655805  , -0.6883628218  , -49.8709647175 ,
+		194.2265120473 , 64.3043624521  , 16.0040882780  , 68.4032551772  ,
+		-43.4050313128 , 84.6826289824  , -28.1357565943 , 134.6895584120 ,
+		-7.9746152680  , -95.6692886462 , -48.9444370342 , 79.4479343188  ,
+		-50.5345228122 , 52.4800633307  , -14.7735051703 , -20.1510237050 ,
+		22.5049816980  , 64.4191999102  , 24.8385648232  , 99.4265041360  ,
+		62.0189508473  , -28.3892600378 , -109.8842008564, -79.0407483407 ,
+		18.3408112020  , 49.1650536089  , 31.5419844924  , -36.1160722679 ,
+		-132.9148081329, 10.4053531567  , -129.2463715470, -43.4602207151 ,
+		-24.2420653292 , 91.5388317556  , 21.4762248190  , -44.3810909139 ,
+		18.4098011282  , -45.8691164539 , -20.9831197962 , 16.2076792914  ,
+		66.0224147666  , -13.6794615513 , 101.2163279622 , -62.4462618603 ,
+		22.2040981785  , -52.3208382802 , -24.7909079016 , 58.5150375093  ,
+		18.8569705105  , -55.6083430939 , 131.0273367422 , -34.5209015065 ,
+		121.4357296573 , -77.2590299593 , -51.5929566898 , 5.0247131098   ,
+		-23.8451707592 , -4.5912313547  , 31.1387246821  , 61.7019310824  ,
+		49.1912429744  , -50.5836913031 , -74.8182600630 , -21.6209317022 ,
+		20.9409464654  , -72.7870824583 , -28.3530746820 , -45.0794425434 ,
+		-13.4910629905 , -62.0158772255 , -34.1421181246 , 44.2844972784  ,
+		8.4213193211   , 79.9349022793  , 60.0160502260  , 32.2272994080  ,
+		-72.2893887746 , 17.3063698247  , -134.6335742431, 64.6499736261  ,
+		7.1411921919   , -37.5517577873 , 6.2405670930   , 117.1920927305 ,
+		128.7420689815 , -3.1556854963  , -13.4100422909 , -11.9336372907 ,
+		-8.6022400553  , -102.0033506666, -78.4696575074 , 15.0765861403  ,
+		-111.5219718576, -13.4162786508 , 38.2437013694  , 61.1637732561  ,
+		-34.4804160003 , 107.4438003830 , -79.4193067813 , -81.1842853968 ,
+		-26.2622970331 , 132.3205425408 , -119.1464268477, 67.3048866598  ,
+		103.3266736715 , -58.1865815617 , 27.6231908601  , -11.2004371750 ,
+		26.0340617206  , 12.5696123916  , 0.6442714420   , -30.7393043544 ,
+		1.5314955897   , 49.9110088250  , -106.1358721920, 51.1608329944  ,
+		-32.8684239794 , -27.7215905745 , -11.6450303367 , -36.7731678028 ,
+		59.9383486599  , -4.6301990580  , 5.0361682939   , -10.5669407980 ,
+		124.0908762205 , 35.8305364082  , -123.6216777114, -74.2569079167 ,
+		-56.7651776816 , 16.0736385582  , 23.5030632215  , -110.6764295938,
+		44.3086821806  , 9.4452708243   , 5.3300080251   , 39.0483916714  ,
+		151.4550562868 , 62.8957092621  , -116.8103461233, 5.1129927759   ,
+		-33.2252515135 , -9.4522506046  , 22.7026048372  , -15.5264414569 ,
+		71.2087620034  , 19.1191568332  , 50.3019546809  , -5.6096922409  ,
+		22.9344126462  , -7.7591876203  , 31.8949515564  , -58.4253952381 ,
+		66.4341297173  , -19.0583083044 , 96.7695087855  , 20.4934280047  ,
+		4.9544603116   , -20.8288135920 , -173.2659655408, -62.4883621640 ,
+		-48.5528422703 , 12.1437504278  , 60.2482234666  , -19.6072312919 ,
+		-34.6320214291 , 129.0089698963 , -50.9042160618 , 98.3952661477  ,
+		-4.7051792479  , -13.1768910826 , 69.5138802139  , 58.5748201565  ,
+		-45.9385652563 , 151.7952104306 , 34.2541941013  , -58.0417838381 ,
+		28.1480473670  , 46.4006562684  , 97.7001828545  , 4.0855607626   ,
+		-32.6097018162 , 16.8913949959  , 105.7266202978 , -89.3978374651 ,
+		-60.9338593128 , -41.2220734230 , 49.9393070783  , 95.0974764854  ,
+		49.2498366456  , 58.6214364590  , 34.1113830569  , 45.6634098874  ,
+		-22.5356086770 , -97.1978653617 , 86.5565049535  , 70.6118545777  ,
+		-30.6978082909 , 118.7238621666 , 14.5922386932  , 11.3449652072  ,
+		65.6007783405  , 82.6369678204  , -52.0390492248 , -47.0160551227 ,
+		-95.5142448634 , 99.7162626888  , -36.5523815090 , -42.8042935534 ,
+		68.3566199798  , -13.8451547552 , -71.1629911780 , 36.2989433752  ,
+		-32.4867163365 , 112.4079947071 , -75.6295117422 , 47.5276421639  ,
+		51.8078250755  , -26.8715188457 , -9.6291144797  , 40.1999849640  ,
+		-38.4634033246 , 40.9764960915  , -26.1715730268 , 36.5996396515  ,
+		-26.9924731886 , 53.7879986570  , -83.1658398348 , 23.6381378489  ,
+		43.8794937753  , -55.4133836419 , 90.0266130838  , 14.1036181982  ,
+		-18.1225736715 , 85.1363181151  , -62.5970846379 , -18.5291947838 ,
+		-25.7341986703 , -49.7061342931 , -59.0442763971 , 50.8960636803  ,
+		-87.6471123430 , -36.7217762531 , 22.5952364054  , 11.1107885650  ,
+		-0.5377327229  , 160.8145792630 , 73.3103441505  , 10.1656872354  ,
+		-50.4554350397 , -57.3478171016 , -15.4201715357 , -26.9135446491 ,
+		-4.9891264771  , -37.0226770057 , -80.9919535641 , 50.4418660876  ,
+		-25.8517575250 , -69.9538258421 , -17.5730160671 , 15.9405836751  ,
+		113.9545230349 , -46.1040379057 , -94.2458635014 , -69.0338522452 ,
+		43.5813790265  , 107.1836101171 , -55.1012654323 , -77.1529555887 ,
+		-33.1530320656 , -94.5582659641 , -53.6837586872 , 27.0680381378  ,
+		93.9385415207  , -61.0955216188 , 18.0530957225  , 7.9150142320   ,
+		-12.1218191587 , 34.0173961457  , 40.0084937565  , 9.8119275580   ,
+		44.2065861274  , -1.8718514394  , 67.4740024215  , 46.7391150131  ,
+		207.2404815875 , 45.1635364462  , 43.3580102761  , -44.0244218674 ,
+		83.2387206007  , -8.6441851856  , 12.3993902588  , -22.5091685270 ,
+		-19.8332981376 , 97.9196509289  , -76.6720306234 , 28.9740705859  ,
+		121.9415248016 , 9.6656982611   , -51.0996453694 , 37.3704374740  ,
+		74.7589840907  , -113.4066752631, 120.0029566342 , -105.3786221360,
+		81.8152755619  , -13.4979932982 , -21.4680758393 , -85.1088235539 ,
+		-65.3610798409 , -35.0444139470 , -48.0220794487 , -41.6210317362 ,
+		33.1212995259  , -82.1480936443 , -10.5479715135 , 76.4601917004  ,
+		42.1983651157  , 92.6104239912  , -42.3536237955 , -24.5644182272 ,
+		30.4446637772  , -90.2899420489 , 63.6723540422  , 103.0895811428 ,
+		64.1706769263  , -10.7069812309 , 21.8927240409  , 6.3571071738   ,
+		57.1457649358  , -52.9866276448 , 66.0981829072  , -29.5372056881 ,
+		-79.2252039810 , -136.2440652798, -57.0106422562 , 86.8203548141  ,
+		66.4244149837  , 53.3230426111  , -66.1283059222 , -131.0402660353,
+		8.0548411081   , 122.9088988100 , 1.2626894208   , -60.5059112373 ,
+		-68.8707203082 , -6.4747987200  , 85.8411327244  , 99.9624156733  ,
+		90.4197864338  , -35.9630441182 , -22.9158275507 , -17.3660128776 ,
+		16.7845345761  , 34.7219749782  , -39.3513765878 , 1.0460702756   ,
+		-60.9494500182 , 20.0900333387  , -85.9636743832 , 88.4400782168  ,
+		15.0729628728  , 61.5499846243  , 11.8579871757  , 107.8617581581 ,
+		-42.9393027864 , -62.8422307621 , -19.0589600542 , 4.0750325807   ,
+		-36.0651825425 , 55.7638724501  , -10.4691736080 , -55.5672537178 ,
+		-61.2061519915 , -21.1885348576 , -131.2535612498, 24.7463552676  ,
+		22.9426321237  , 14.3038202264  , -138.0926317438, -59.0892900856 ,
+		-162.5416439986, 7.1307658250   , -141.1236672256, -4.7173618068  ,
+		-16.7741532807 , -68.2615451173 , -2.6608701102  , 84.1978109826  ,
+		-11.3446202072 , 59.9630033088  , -1.8994925010  , -37.9301641959 ,
+		-119.4435600954, -11.4587491646 , 12.2423215240  , -7.3169898616  ,
+		-67.0373621128 , 36.0198843055  , 53.9791315249  , -134.5885680695,
+		-83.8330811965 , -16.6714816463 , -8.8498552035  , -24.0513088196 ,
+		-22.9444328877 , -37.7961441531 , 25.1975736186  , -136.1611637464,
+		-5.0843464033  , -10.3939554694 , 20.7422826935  , 75.6854136623  ,
+		46.4179626736  , -57.0052830175 , 7.3457235521   , -51.5504447254 ,
+		-158.4375751701, -200.2426967181, -48.1234996261 , 1.6623945527   ,
+		21.1746524375  , 99.4092980367  , -2.3206772903  , 45.7989166757  ,
+		2.0181548348   , -88.0556010969 , -59.1527212096 , 47.3607925077  ,
+		-10.4181140309 , 56.3558125650  , -8.9799125560  , -30.0376711812 ,
+		-36.7132904688 , 35.7785050392  , -13.0763909369 , -2.1855594714  ,
+		18.1550954005  , -28.6711803575 , -55.4495172398 , -2.8812973198  ,
+		-59.9575059158 , 40.0588875786  , 57.4713686602  , -3.2835144853  ,
+		-36.7193552111 , -64.9415131516 , -166.9555466445, -23.5556853844 ,
+		-54.9408569587 , -35.2310451959 , 21.3345143458  , 65.7590671151  ,
+		51.2214538168  , 46.1271939944  , -42.2235267919 , 127.2329928299 ,
+		105.2391778600 , 17.6726845966  , -129.9021148044, 8.7065613044   ,
+		-94.0987112511 , -3.5375742950  , -23.1385452379 , 60.6219530633  ,
+		92.5445564235  , 48.5111974469  , -52.5699309159 , -60.0634811685 ,
+		25.9034368684  , 140.0249495491 , 1.5918852392   , 38.0266038291  ,
+		17.5588710703  , 3.4294066089   , -27.6748782173 , 59.6182974489  ,
+		-35.2924781853 , -38.6198576115 , -13.6119803198 , 7.8375587489   ,
+		22.7250686519  , -28.3524510951 , -34.4269062817 , 22.6464817325  ,
+		-61.6528147860 , -5.9782002429  , 61.4730771294  , 43.5582379527  ,
+		55.6862408270  , 87.8745651631  , 46.3401042715  , -19.8780979663 ,
+		74.1272633369  , 29.8590452377  , -12.8665765140 , 34.2931401219  ,
+		53.9279617551  , -16.9017895140 , -70.1527553166 , -79.6367897992 ,
+		109.3728271017 , -129.2214826835, -53.4644539730 , -51.5654458993 ,
+		17.6062148433  , 3.5090251835   , 74.2615941204  , -109.3431097845,
+		40.1403465151  , 28.8714561280  , 94.0868659302  , -19.0047033845 ,
+		-60.0967410050 , -19.0998457619 , -67.2027075128 , 72.0711434846  ,
+		-17.8737851232 , 123.7050551274 , 132.6331504104 , 25.5018761009  ,
+		-36.7817189239 , -29.1580893235 , -6.5848563828  , 90.2868948516  ,
+		-35.7017258498 , -68.5675432955 , -52.4888589786 , 47.1377730021  ,
+		-7.4546621940  , -52.0657517138 , -49.0404829633 , -114.6910280126,
+		-117.6819819437, -32.7856729408 , 31.8232065591  , 12.1192973039  ,
+		35.2678513420  , -1.0336778293  , 30.7021249679  , 127.0442906046 ,
+		-84.8457819393 , 28.9862843096  , -47.3524701726 , -126.1094998460,
+		-2.9700276582  , -2.4956545870  , -53.8624121141 , -85.2114117637 ,
+		76.9057985618  , 137.1205201755 , -19.0830817212 , 14.3407526579  ,
+		-56.5921994449 , -25.6084873186 , -44.9470801106 , -133.3139496090,
+		0.3487447576   , 33.4499716730  , 34.7126257844  , -9.3307383323  ,
+		27.2996276947  , 10.8765676134  , -91.1032360444 , -90.9584216222 ,
+		1.6981490570   , 96.8557438791  , 56.7726390913  , -44.3246449237 ,
+		52.3260643361  , 21.5551140465  , 27.4535327381  , 2.0072717479   ,
+		7.4823125629   , 77.1185863870  , 16.1372262663  , -10.7206012957
+};
+
+const float32_t controller_f32_coeffs[CONTROLLER_MAX_COEFFS_LEN] =
+{
+	/* S->Kp, S->Ki, S->Kd; */
+	0.0000000000  , -1.0336778293 , 56.7726390913 ,
+	0.3487447576  , 0.0000000000  , 27.4535327381 ,
+	-29.1580893235, 1.6981490570  , 0.0000000000  ,
+	0.0000000000  , 0.0000000000  , -2.4956545870 ,
+	0.0000000000  , 8.7065613044  , 0.0000000000  ,
+	0.0000000000  , 0.0000000000  , 0.0000000000  ,
+	18.1550954005 , -5.9782002429 , 2.0072717479  ,
+	33.1212995259 , -82.1480936443, -10.5479715135,
+	-23.6296332202, 49.1171161163 , 53.1636857935 ,
+	7.2830326091  , 66.8368719314 , 33.9778190671 ,
+	9.4452708243  , 5.3300080251  , 39.0483916714 ,
+	6.9915412654  , -8.9909197429 , -78.9165936808
+};
+
+const q31_t controller_q31_coeffs[CONTROLLER_MAX_COEFFS_LEN] =
+{
+	0x00000000,	0xFEF760E4,	0x38C5CBAD,
+	0x00594756,	0x00000000,	0x1B741AB9,
+	0xE2D78775,	0x01B2B9E6,	0x00000000,
+	0x00000000,	0x00000000,	0xFD811CC8,
+	0x00000000,	0x08B4E134,	0x00000000,
+	0x00000000,	0x00000000,	0x00000000,
+	0x1227B455,	0xFA0594AB,	0x0201DC90,
+	0x211F0D7C,	0xADDA1689,	0xF573B824,
+	0xE85ED05B,	0x311DFB52,	0x3529E750,
+	0x074874D3,	0x42D63D3D,	0x21FA525A,
+	0x0971FD45,	0x05547B68,	0x270C6366,
+	0x06FDD5A6,	0xF7025315,	0xB1155A1E
+};
+
+
+const q15_t controller_q15_coeffs[CONTROLLER_MAX_COEFFS_LEN] =
+{
+	0x0000,	0xFEF7,	0x38C6,
+	0x0059,	0x0000,	0x1B74,
+	0xE2D8,	0x01B3,	0x0000,
+	0x0000,	0x0000,	0xFD81,
+	0x0000,	0x08B5,	0x0000,
+	0x0000,	0x0000,	0x0000,
+	0x1228,	0xFA06,	0x0202,
+	0x211F,	0xADDA,	0xF574,
+	0xE85F,	0x311E,	0x352A,
+	0x0748,	0x42D6,	0x21FA,
+	0x0972,	0x0554,	0x270C,
+	0x06FE,	0xF702,	0xB115
+};
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/controller_tests/controller_test_group.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/controller_tests/controller_test_group.c
new file mode 100644
index 0000000..994dd0f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/controller_tests/controller_test_group.c
@@ -0,0 +1,13 @@
+#include "jtest.h"
+#include "controller_tests.h"
+
+JTEST_DEFINE_GROUP(controller_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_GROUP_CALL(pid_reset_tests);
+    JTEST_GROUP_CALL(pid_tests);
+    JTEST_GROUP_CALL(sin_cos_tests);
+    return;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/controller_tests/pid_reset_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/controller_tests/pid_reset_tests.c
new file mode 100644
index 0000000..af534c0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/controller_tests/pid_reset_tests.c
@@ -0,0 +1,52 @@
+#include "jtest.h"
+#include "arr_desc.h"
+#include "arm_math.h"
+#include "type_abbrev.h"
+#include "test_templates.h"
+
+/* Bucket of zeros. For comparison with the output of arm_pid_reset_xxx. */
+ARR_DESC_DEFINE(float32_t, zeroes, 3, CURLY(0));
+
+/**
+ *  Define a JTEST_TEST_t for the function arm_pid_reset_xxx function having
+ *  suffix.
+ */
+#define ARM_PID_RESET_TEST(suffix)                                      \
+    JTEST_DEFINE_TEST(arm_pid_reset_##suffix##_test,                    \
+                      arm_pid_reset_##suffix)                           \
+    {                                                                   \
+        /* Initialise the pid_instance */                               \
+        arm_pid_instance_##suffix pid_inst = { 0 };                     \
+            pid_inst.state[0] = (TYPE_FROM_ABBREV(suffix)) 0xffffffff;  \
+            pid_inst.state[1] = (TYPE_FROM_ABBREV(suffix)) 0xffffffff;  \
+            pid_inst.state[2] = (TYPE_FROM_ABBREV(suffix)) 0xffffffff;  \
+                                                                        \
+            /* Display cycle count and run test */                      \
+            JTEST_COUNT_CYCLES(arm_pid_reset_##suffix(&pid_inst));      \
+                                                                        \
+            /* Test correctness */                                      \
+            TEST_ASSERT_BUFFERS_EQUAL(                                  \
+                pid_inst.state,                                         \
+                zeroes.data_ptr,                                        \
+                3 * sizeof(TYPE_FROM_ABBREV(suffix)));                  \
+                                                                        \
+            return JTEST_TEST_PASSED;                                   \
+    }
+
+ARM_PID_RESET_TEST(f32);
+ARM_PID_RESET_TEST(q31);
+ARM_PID_RESET_TEST(q15);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(pid_reset_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_TEST_CALL(arm_pid_reset_f32_test);
+    JTEST_TEST_CALL(arm_pid_reset_q31_test);
+    JTEST_TEST_CALL(arm_pid_reset_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/controller_tests/pid_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/controller_tests/pid_tests.c
new file mode 100644
index 0000000..09fab0a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/controller_tests/pid_tests.c
@@ -0,0 +1,79 @@
+#include "jtest.h"
+#include "arr_desc.h"
+#include "arm_math.h"
+#include "ref.h"
+#include "type_abbrev.h"
+#include "test_templates.h"
+#include "controller_test_data.h"
+#include "controller_templates.h"
+
+/**
+ *  Define a JTEST_TEST_t for the function arm_pid_xxx function having
+ *  suffix.
+ */
+#define ARM_PID_TEST(suffix,type)                                       \
+    JTEST_DEFINE_TEST(arm_pid_##suffix##_test, arm_pid_##suffix)        \
+    {                                                                   \
+            uint32_t i,j;                                               \
+                                                                        \
+            arm_pid_instance_##suffix fut_pid_inst = { 0 };             \
+            arm_pid_instance_##suffix ref_pid_inst = { 0 };             \
+                                                                        \
+            for(i=0;i<CONTROLLER_MAX_COEFFS_LEN/3;i++)                  \
+            {                                                           \
+                fut_pid_inst.Kp = controller_##suffix##_coeffs[i*3+0];  \
+                fut_pid_inst.Ki = controller_##suffix##_coeffs[i*3+1];  \
+                fut_pid_inst.Kd = controller_##suffix##_coeffs[i*3+2];  \
+                ref_pid_inst.Kp = controller_##suffix##_coeffs[i*3+0];  \
+                ref_pid_inst.Ki = controller_##suffix##_coeffs[i*3+1];  \
+                ref_pid_inst.Kd = controller_##suffix##_coeffs[i*3+2];  \
+                                                                        \
+                arm_pid_init_##suffix(&fut_pid_inst, 1);                \
+                arm_pid_init_##suffix(&ref_pid_inst, 1);                \
+                                                                        \
+                /* Display parameter values */                          \
+                JTEST_DUMP_STRF("Block Size: %d\n",                     \
+                                (int)CONTROLLER_MAX_LEN);               \
+                                                                        \
+                /* Display cycle count and run test */                  \
+                JTEST_COUNT_CYCLES(                                     \
+                    for(j=0;j<CONTROLLER_MAX_LEN;j++)                   \
+                    {                                                   \
+                       *((type*)controller_output_fut + j) =            \
+                           arm_pid_##suffix(&fut_pid_inst,              \
+                           controller_##suffix##_inputs[j]);            \
+                    });                                                 \
+                                                                        \
+                for(j=0;j<CONTROLLER_MAX_LEN;j++)                       \
+                {                                                       \
+                   *((type*)controller_output_ref + j) =                \
+                        ref_pid_##suffix(&ref_pid_inst,                 \
+                        controller_##suffix##_inputs[j]);               \
+                }                                                       \
+                                                                        \
+                /* Test correctness */                                  \
+                CONTROLLER_SNR_COMPARE_INTERFACE(                       \
+                        CONTROLLER_MAX_LEN,                             \
+                        type);                                          \
+            }                                                           \
+                                                                        \
+            return JTEST_TEST_PASSED;                                   \
+    }
+
+ARM_PID_TEST(f32,float32_t);
+ARM_PID_TEST(q31,q31_t);
+ARM_PID_TEST(q15,q15_t);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(pid_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_TEST_CALL(arm_pid_f32_test);
+    JTEST_TEST_CALL(arm_pid_q31_test);
+    JTEST_TEST_CALL(arm_pid_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/controller_tests/sin_cos_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/controller_tests/sin_cos_tests.c
new file mode 100644
index 0000000..06be05f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/controller_tests/sin_cos_tests.c
@@ -0,0 +1,151 @@
+#include "jtest.h"
+#include "arr_desc.h"
+#include "arm_math.h"
+#include "ref.h"
+#include "type_abbrev.h"
+#include "test_templates.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Input Data */
+/*--------------------------------------------------------------------------------*/
+
+ARR_DESC_DEFINE(float32_t,
+                arm_sin_cos_degrees_f32,
+                9,
+                CURLY(
+                    0,
+                    17,
+                    45,
+                    90,
+                    180,
+                    360,
+                    362,
+                    -73,
+                    -191.111
+                      ));
+
+/* The Q31 version of the function maps numbers in the range [-1, 0.9999999]
+ * to degrees in the range [-180, 179]*/
+ARR_DESC_DEFINE(q31_t,
+                arm_sin_cos_degrees_q31,
+                6,
+                CURLY(
+                    0,
+                    0x80000000, /* -1 */
+                    0x7fffffff, /* 0.99999 */
+                    /* Randoms */
+                    0xf7badafa,
+                    0x285954a1,
+                    0xb9d09511
+                      ));
+
+/*--------------------------------------------------------------------------------*/
+/* Output Variables */
+/*--------------------------------------------------------------------------------*/
+float32_t sin_val_fut = 0;
+float32_t cos_val_fut = 0;
+float32_t sin_val_ref = 0;
+float32_t cos_val_ref = 0;
+
+/*--------------------------------------------------------------------------------*/
+/* Test Definitions */
+/*--------------------------------------------------------------------------------*/
+
+#define MAX_DELTA_f32 50.0e-8f
+#define ABS(x) ((x) > 0 ? (x) : -(x))
+
+/*
+  Function to test correctness of sin_cos output by comparing it with reference library
+*/
+#define COMPARISON_INTERFACE(type, threshold)                           \
+    if ( (ABS((type) sin_val_ref - (type) sin_val_fut) >                 \
+         (type) threshold ) ||                                          \
+        (ABS((type) cos_val_ref - (type) cos_val_fut) >                 \
+         (type) threshold))                                             \
+    {                                                                   \
+        JTEST_DUMP_STRF("Error: %f %f\n",                               \
+                        ABS((type) sin_val_ref - (type) sin_val_fut),   \
+                        ABS((type) cos_val_ref - (type) cos_val_fut));  \
+        return JTEST_TEST_FAILED;                                       \
+    }
+
+/*
+  Sine and cosine test function for float32_t input
+*/
+JTEST_DEFINE_TEST(arm_sin_cos_f32_test, arm_sin_cos_f32)
+{
+    /* Test function for all input degree values */
+    TEMPLATE_DO_ARR_DESC(
+        degree_idx, TYPE_FROM_ABBREV(f32),
+        degree, arm_sin_cos_degrees_f32
+        ,
+        /* Display cycle count and run test */
+        JTEST_COUNT_CYCLES(
+            arm_sin_cos_f32(
+                degree,
+                (TYPE_FROM_ABBREV(f32) *) &sin_val_fut,
+                (TYPE_FROM_ABBREV(f32) *) &cos_val_fut)
+        );
+        ref_sin_cos_f32(
+            degree,
+            (TYPE_FROM_ABBREV(f32) *) &sin_val_ref,
+            (TYPE_FROM_ABBREV(f32) *) &cos_val_ref);
+
+        /* Test correctness */
+        COMPARISON_INTERFACE(
+            TYPE_FROM_ABBREV(f32),
+            MAX_DELTA_f32));
+
+    return JTEST_TEST_PASSED;
+}
+
+
+/*
+  Sine and cosine test function for q31_t input
+*/
+JTEST_DEFINE_TEST(arm_sin_cos_q31_test,
+                  arm_sin_cos_q31)
+{
+    /* Test function for all input degree values */
+    TEMPLATE_DO_ARR_DESC(
+        degree_idx, TYPE_FROM_ABBREV(q31),
+        degree, arm_sin_cos_degrees_q31
+        ,
+        /* Display cycle count and run test */
+        JTEST_COUNT_CYCLES(
+            arm_sin_cos_q31(
+                degree,
+                (TYPE_FROM_ABBREV(q31) *) &sin_val_fut,
+                (TYPE_FROM_ABBREV(q31) *) &cos_val_fut)
+        );
+        ref_sin_cos_q31(
+            degree,
+            (TYPE_FROM_ABBREV(q31) *) &sin_val_ref,
+            (TYPE_FROM_ABBREV(q31) *) &cos_val_ref);
+
+        /* Convert q31 numbers to float for comparison purposes. */
+        ref_q31_t_to_float((TYPE_FROM_ABBREV(q31) *) &sin_val_fut, &sin_val_fut, 1);
+        ref_q31_t_to_float((TYPE_FROM_ABBREV(q31) *) &cos_val_fut, &cos_val_fut, 1);
+        ref_q31_t_to_float((TYPE_FROM_ABBREV(q31) *) &sin_val_ref, &sin_val_ref, 1);
+        ref_q31_t_to_float((TYPE_FROM_ABBREV(q31) *) &cos_val_ref, &cos_val_ref, 1);
+
+        /* Test correctness */
+        COMPARISON_INTERFACE(
+            TYPE_FROM_ABBREV(f32),
+            MAX_DELTA_f32));
+
+    return JTEST_TEST_PASSED;
+}
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(sin_cos_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_TEST_CALL(arm_sin_cos_f32_test);
+    JTEST_TEST_CALL(arm_sin_cos_q31_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/fast_math_tests/fast_math_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/fast_math_tests/fast_math_tests.c
new file mode 100644
index 0000000..7b259c9
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/fast_math_tests/fast_math_tests.c
@@ -0,0 +1,38 @@
+#include "jtest.h"
+#include "ref.h"
+#include "arr_desc.h"
+#include "fast_math_templates.h"
+#include "fast_math_test_data.h"
+#include "type_abbrev.h"
+
+SQRT_TEST_TEMPLATE_ELT1(q31);
+SQRT_TEST_TEMPLATE_ELT1(q15);
+
+SIN_COS_TEST_TEMPLATE_ELT1(f32, float32_t, sin);
+SIN_COS_TEST_TEMPLATE_ELT1(q31, q31_t, sin);
+SIN_COS_TEST_TEMPLATE_ELT1(q15, q15_t, sin);
+
+SIN_COS_TEST_TEMPLATE_ELT1(f32, float32_t, cos);
+SIN_COS_TEST_TEMPLATE_ELT1(q31, q31_t, cos);
+SIN_COS_TEST_TEMPLATE_ELT1(q15, q15_t, cos);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(fast_math_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_TEST_CALL(arm_sqrt_q31_test);
+    JTEST_TEST_CALL(arm_sqrt_q15_test);
+
+    JTEST_TEST_CALL(arm_sin_f32_test);
+    JTEST_TEST_CALL(arm_sin_q31_test);
+    JTEST_TEST_CALL(arm_sin_q15_test);
+
+    JTEST_TEST_CALL(arm_cos_f32_test);
+    JTEST_TEST_CALL(arm_cos_q31_test);
+    JTEST_TEST_CALL(arm_cos_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/fast_math_tests/fast_math_tests_common_data.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/fast_math_tests/fast_math_tests_common_data.c
new file mode 100644
index 0000000..db74d35
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/fast_math_tests/fast_math_tests_common_data.c
@@ -0,0 +1,370 @@
+#include "fast_math_test_data.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Input/Output Buffers */
+/*--------------------------------------------------------------------------------*/
+
+float32_t fast_math_output_fut[FAST_MATH_MAX_LEN] = {0};
+float32_t fast_math_output_ref[FAST_MATH_MAX_LEN] = {0};
+float32_t fast_math_output_f32_fut[FAST_MATH_MAX_LEN] = {0};
+float32_t fast_math_output_f32_ref[FAST_MATH_MAX_LEN] = {0};
+
+const q31_t fast_math_q31_inputs[FAST_MATH_MAX_LEN] =
+{
+    0x414A5524, 0x4CAB5A17, 0x2D6F5B56, 0x7DAF4E3B, 0x29B226EB, 0x41F6F6A ,
+    0x25CE38BF, 0x3A970AFA, 0x3A44382A, 0x05540F8 , 0x3D060524, 0x13D56570,
+    0x17D7791D, 0x7FE0438C, 0x26741841, 0x40A66E54, 0x218E4386, 0x39FF3726,
+    0x0DC177CA, 0x702F2CF5, 0x41142FF1, 0x6C1476AB, 0x15F640DD, 0x662C4E49,
+    0x38055E7E, 0x770871FE, 0x4F8B5360, 0x0D1928A0, 0x57647821, 0x258558CF,
+    0x0C0C604D, 0x50A46C19, 0x66D2370D, 0x50FA359A, 0x36462E24, 0x6CE00F5C,
+    0x66D40948, 0x355B5831, 0x3B72150A, 0x1EB61530, 0x73394127, 0x773F26F4,
+    0x18052980, 0x038D6587, 0x1CF517F4, 0x22AD1691, 0x7A812473, 0x7CDC7D7F,
+    0x4A5110D0, 0x6D895BB9, 0x0FD60F35, 0x1A215530, 0x20EB6DDA, 0x3DE62516,
+    0x250123E1, 0x5ED813C8, 0x61E175B1, 0x2CBB32F3, 0x6D350907, 0x5B140D7E,
+    0x6EAE272D, 0x3E221841, 0x418B7B88, 0x26BB1B80, 0x3CF010E4, 0x24DB166C,
+    0x79AB7E42, 0x62DF28D1, 0x47004665, 0x63F56FC6, 0x419E0C75, 0x46BE1F38,
+    0x243239B2, 0x758D03E0, 0x5CE12926, 0x3F574B74, 0x1F4458E2, 0x71D5639 ,
+    0x03A17B49, 0x173A7C76, 0x06EF7531, 0x48D32F34, 0x7D3E3063, 0x0F2F3549,
+    0x5C314C9 , 0x18CB6B6D, 0x26F83697, 0x447B1E9C, 0x2E323A33, 0x50745715,
+    0x01AC5746, 0x655A4E04, 0x4891060F, 0x1DA36B4F, 0x60E6227F, 0x20BF5EB4,
+    0x50B3225B, 0x40C10544, 0x415656C , 0x15405EAE, 0x185863E1, 0x236A1C4E,
+    0x08BD21F9, 0x2ACF7A68, 0x773665E5, 0x4EDF5F66, 0x617A1610, 0x524F4968,
+    0x42D006CD, 0x5F000079, 0x24DC2447, 0x6A4F5599, 0x37064D4A, 0x1DE70608,
+    0x233A2EE5, 0x137E488E, 0x18061B7B, 0x4079569D, 0x24A817D5, 0x44CE48F5,
+    0x575F7883, 0x22406802, 0x71AD70BB, 0x1D4A5D79, 0x3CBC7CE4, 0x335840D8,
+    0x05792E47, 0x27AD2C05, 0x3D196EAB, 0x331A40AF, 0x33035831, 0x13D93987,
+    0x7C542094, 0x045F317E, 0x5DC43F8B, 0x1379650C, 0x5C20193F, 0x7DD50298,
+    0x1D482B82, 0x4A6B6062, 0x5C8A757B, 0x272917C1, 0x10E16FBC, 0x355A5882,
+    0x66F86A35, 0x604555A1, 0x7DF7FBB , 0x758A6216, 0x1A113463, 0x53541BAD,
+    0x21576756, 0x483B6D8D, 0x1F052FCC, 0x4EA63DFB, 0x55B84677, 0x7B2E04F2,
+    0x787A796C, 0x04A12CD3, 0x46029BD , 0x1DB22DD8, 0x1A8C7F28, 0x061E452E,
+    0x132D3F78, 0x76525852, 0x73357BBA, 0x6BBB0A58, 0x62536AFA, 0x3F6B65EF,
+    0x6DC57B58, 0x1EB718CE, 0x66B02740, 0x5FF60B47, 0x32477B8F, 0x7FF35302,
+    0x29FD3E40, 0x475A43D1, 0x6FF9528A, 0x2018209D, 0x47E079C9, 0x4CF576D3,
+    0x28074E34, 0x5D6F58ED, 0x234045D1, 0x51CE35F9, 0x25297896, 0x644320FE,
+    0x0F4449A9, 0x54C361C6, 0x701D52F1, 0x4E094820, 0x718F0810, 0x61540689,
+    0x79DE5A1F, 0x52865C23, 0x48AC3A4B, 0x6A0C1BE0, 0x21B705DB, 0x7086465D,
+    0x1CC10929, 0x1E1D716E, 0x6D231D4C, 0x20495108, 0x38FF1971, 0x149C78D4,
+    0x441F1E8B, 0x43D95372, 0x69C324B4, 0x210B7DC9, 0x47815E78, 0x02476137,
+    0x6163DDF , 0x390D6EC2, 0x2F684E5B, 0x0E680ABD, 0x02232615, 0x12593380,
+    0x7B1465FE, 0x065A6957, 0x130F53EB, 0x6D772EF7, 0x10E916B6, 0x63BC7A68,
+    0x2ACB00BB, 0x651C5590, 0x194714B5, 0x730904EE, 0x59BB61B4, 0x34867DBC,
+    0x391C706C, 0x3C164218, 0x28931CD0, 0x129A66AB, 0x13171F4D, 0x62882872,
+    0x4B167FD4, 0x66902F4C, 0x7A794932, 0x54B152C , 0x30856EA9, 0x39466D55,
+    0x36696451, 0x0F5B1E8C, 0x077A3C6A, 0x51B956B4, 0x367E2D2A, 0x1D2C662A,
+    0x78FB6880, 0x4E6D40B6, 0x40706FDC, 0x4DF9679C, 0x20306EDB, 0x63812AE7,
+    0x255D2748, 0x1B8B617B, 0x3E036FAD, 0x04E444A7, 0x55A37517, 0x669B2988,
+    0x18FD5E8C, 0x67BD05CE, 0x34BB346C, 0x76994800, 0x05B958B6, 0x6DFA2FEF,
+    0x2055B5C , 0x1F843C4C, 0x72721B52, 0x73EF6B86, 0x5FB90B61, 0x43235DAC,
+    0x31D424B4, 0x768C0D7E, 0x162F2F9D, 0x7B2A7A99, 0x79392693, 0x442D12C0,
+    0x0692273E, 0x59A16E80, 0x5D956856, 0x44E73DAC, 0x0D874532, 0x5F5C1DD0,
+    0x5D167858, 0x05597EA2, 0x1D821476, 0x59654ED2, 0x594C0DC7, 0x1A873506,
+    0x3F693200, 0x7A651AB5, 0x20CC3C8A, 0x1F9E662C, 0x78E7631 , 0x2A01DA0 ,
+    0x3088472F, 0x12EE0D42, 0x360D4D5F, 0x73337E48, 0x0D634C06, 0x233A0ACB,
+    0x706651ED, 0x7AA54079, 0x262239D1, 0x3EBB6BB6, 0x225A4F3D, 0x32581A06,
+    0x6E6F5780, 0x577377C7, 0x75ED1DDC, 0x10DF2D15, 0x3C7929BC, 0x37175917,
+    0x354E381C, 0x762A2DD7, 0x76435AC1, 0x73BB749E, 0x52FE4E7E, 0x6C8140F4,
+    0x57694875, 0x12D30822, 0x474227CF, 0x37926D98, 0x121C7E24, 0x204E1EE7,
+    0x58C6268 , 0x2152080 , 0x316C3323, 0x7AB14A31, 0x61C13C03, 0x7D8E74F1,
+    0x73F446D0, 0x6C6C6A0A, 0x3BFD79FB, 0x67242969, 0x3E5524EB, 0x0FF5534 ,
+    0x52F05F1C, 0x17102DE3, 0x540F4A21, 0x798468E7, 0x419545EB, 0x193F7880,
+    0x2B246B20, 0x408A2BC4, 0x4BF66A49, 0x40894C55, 0x4CAA6398, 0x247856E9,
+    0x2F2A647D, 0x22F55D33, 0x70D37915, 0x50634C72, 0x5983671 , 0x2BCC5AF8,
+    0x1A77D48 , 0x411B5CFA, 0x71074D7E, 0x3A6B3593, 0x61425F05, 0x6271012A,
+    0x5B830310, 0x3D8418CA, 0x10A50792, 0x239F7137, 0x213D5071, 0x7F9930D4,
+    0x2462664F, 0x54180F8E, 0x291505BA, 0x6586387A, 0x144B2C12, 0x18E425C7,
+    0x3AA43373, 0x18F0503C, 0x19462AC0, 0x58B452EF, 0x72473895, 0x26BF5435,
+    0x6DA553B , 0x60912FA6, 0x5C337331, 0x3D93CD7 , 0x4D035752, 0x20691929,
+    0x389962F9, 0x36E701E9, 0x758B642C, 0x5FCA69E3, 0x596027F4, 0x2D5A2FD0,
+    0x5F18324A, 0x3DB165AA, 0x76BA3876, 0x1BC21AF6, 0x3CC10841, 0x73A60174,
+    0x625B7F58, 0x67C57724, 0x4458653C, 0x61573095, 0x2B370837, 0x03DF6CE3,
+    0x5D086EFA, 0x3F5227C2, 0x191B4785, 0x60843D82, 0x30DE11F1, 0x105E226C,
+    0x6E1C7AA2, 0x47AA5D14, 0x36676D03, 0x3B8D4DF6, 0x7372694 , 0x409521DC,
+    0x744206A , 0x4722023F, 0x2BE46AD5, 0x63E11D76, 0x4A4A09AB, 0x5CF252B9,
+    0x31586916, 0x4DFD7D84, 0x32037634, 0x2D7329D4, 0x4524582F, 0x2E5366C1,
+    0x3B0E019B, 0x38530C6A, 0x6A2542D , 0x0A6A00E5, 0x119725CC, 0x54065347,
+    0x1B6F7AF1, 0x6CCF71F1, 0x181117F2, 0x71674A76, 0x74F43880, 0x77A55F47,
+    0x59EA5B62, 0x4A331D95, 0x3CBB276F, 0x245C4D50, 0x4718D5  , 0x07CE05D1,
+    0x60D47AD5, 0x25CA1C40, 0x30061766, 0x669B39DF, 0x3D5F1320, 0x19306AD3,
+    0x28B30325, 0x0DD090F , 0x6A6E6F37, 0x2DF16F66, 0x2B514C7E, 0x31101C58,
+    0x7D4847FC, 0x515341CA, 0x77AB0EA6, 0x41320DAF, 0x3AF8531E, 0x24B31611,
+    0x6D377331, 0x7A832A22, 0x222511C7, 0x722D1F89, 0x3B194F18, 0x261B0A4D,
+    0x43F676DB, 0x4F8C6D61, 0x190F2250, 0x202E72A9, 0x560D4EA2, 0x308E67B4,
+    0x36746663, 0x17CC3852, 0x27EB2EAC, 0x7FDE0AA8, 0x264719A , 0x23261EDD,
+    0x3C0B339E, 0x06284D40, 0x48D82ECB, 0x24D44CF8, 0x43631B91, 0x4BF04248,
+    0x36497B9B, 0x68273C58, 0x630B7AF9, 0x20CC3F26, 0x6C3B7B71, 0x574433ED,
+    0x7A2552F6, 0x4CDE642D, 0x565B0142, 0x26F9207F, 0x67A207BE, 0x5B506684,
+    0x44DA4780, 0x11756A0C, 0x156104AF, 0x415561B0, 0x6E3A6886, 0x1DBA1EA2,
+    0x542359C8, 0x4C024E22, 0x758F052A, 0x1DD6395 , 0x2D194BAD, 0x616475A1,
+    0x42084602, 0x09C274AD, 0x13CB5562, 0x57FE2D5B, 0x607A4EE5, 0x16723A91,
+    0x4F624CCF, 0x2E5E24A3, 0x28FE6FAF, 0x3DDA6EF4, 0x32AF540C, 0x19A57B3B,
+    0x5D1D73A3, 0x23424B3E, 0x278445F5, 0x53971C3B, 0x427D7943, 0x5221358C,
+    0x26CE1A5E, 0x7B506CA4, 0x3B86636E, 0x60831F6D, 0x45E142F3, 0x21B77B04,
+    0x7BB65E0C, 0x78B80F5E, 0x7D8D172B, 0x3BF33A90, 0x2D572D9 , 0x2B5B4920,
+    0x36A05E01, 0x52745306, 0x47C64855, 0x1CAA669B, 0x304A2641, 0x4D6B1760,
+    0x3E176D79, 0x523241B0, 0x24A67957, 0x4BDE76AF, 0x4E5F1493, 0x4C215DA5,
+    0x33A052B , 0x1A4D00C2, 0x40AE6BCA, 0x390D106B, 0x69E86018, 0x5AF356CF,
+    0x63561D4 , 0x44F31C6 , 0x14B6299B, 0x0D2E25F0, 0x4CBF132A, 0x45AC18B6,
+    0x2227567D, 0x06B54E2F, 0x26344534, 0x22C515EC, 0x2442370D, 0x6C3721C6,
+    0x34EF687D, 0x1C06323A, 0x6AF36A60, 0x60396F52, 0x6AE70AA1, 0x49D06CBC,
+    0x6F9576C8, 0x584C4258, 0x3A9A27BB, 0x66DF0D47, 0x1D4804EA, 0x57DD1E67,
+    0x789C7895, 0x75336111, 0x25C122C8, 0x62742114, 0x4FBF6D26, 0x3F9F6482,
+    0x66F02CD9, 0x11083202, 0x499E2618, 0x7EBC1351, 0x440112F1, 0x49DF7BC1,
+    0x3BF45C25, 0x31BA7FA0, 0x61AF1AED, 0x6B1F7D29, 0x2D865294, 0x63E01129,
+    0x7E9E77A5, 0x100435D7, 0x1FE3A71 , 0x08597C81, 0x722849FA, 0x31C520AF,
+    0x7BA178DC, 0x7F102D31, 0x5CA07864, 0x150E6F98, 0x02C34882, 0x5D041F11,
+    0x0C613C57, 0x53984FD1, 0x426F38AD, 0x55992B1D, 0x7AFA078D, 0x2B253413,
+    0x594B32CF, 0x32887E38, 0x28933B46, 0x1A0B4168, 0x291B4A94, 0x653A5E8D,
+    0x21746BBE, 0x5EFE6415, 0x30DA429C, 0x50C5640C, 0x34711AA4, 0x529C67A6,
+    0x105957CD, 0x4D287499, 0x03CA0AA7, 0x28385832, 0x25A04A02, 0x420D47A4,
+    0x35627556, 0x4BC11E4C, 0x59E215C7, 0x27E838B4, 0x458612F4, 0x22827F6F,
+    0x449D4DBA, 0x679B7362, 0x4E495845, 0x4FD270D1, 0x395E76A0, 0x375A655E,
+    0x12E2058F, 0x73F970CA, 0x61EF73B3, 0x51FF5362, 0x67410345, 0x7FDA0B3B,
+    0x221962E8, 0x17AB6543, 0x26557412, 0x4B30084D, 0x268E191D, 0x7E0D13DF,
+    0x73EF127D, 0x4DEC5DB1, 0x77FA745F, 0x56002898, 0x12DD0A40, 0x157F6DDF,
+    0x42A55F8E, 0x43597924, 0x7B630C3F, 0x338B6B58, 0x32945F75, 0x4FA23A0E,
+    0x036E38C0, 0x33B18FD , 0x06114337, 0x24660ACB, 0x19BB02F0, 0x124C0A47,
+    0x3A951701, 0x01155ABF, 0x0C612D71, 0x36074CA7, 0x51660C41, 0x635F58C7,
+    0x7FC2002D, 0x0E6A7CF3, 0x65B07D07, 0x015F6A6B, 0x791B70DD, 0x6E475719,
+    0x424314C7, 0x68426EB , 0x71942FEE, 0x464A2F52, 0x677579FD, 0x6BA775AE,
+    0x1F66EFF , 0x1A795237, 0x78D9545F, 0x1D0B344D, 0x3BD34AB7, 0x2F85312A,
+    0x16C542AD, 0x3990185D, 0x08DF3351, 0x02811AA5, 0x6D351F41, 0x4066269D,
+    0x06B660BF, 0x6EDB4768, 0x5DD70CF0, 0x35D74F6E, 0x689E220C, 0x11431687,
+    0x147C49C9, 0x385762BD, 0x302F0AE4, 0x1DAB67F8, 0x483256C9, 0x37D50FCB,
+    0x4EA82711, 0x4D7B2C98, 0x19DB78BC, 0x58DE0DC2, 0x6AFF7E7B, 0x37621C93,
+    0x792C6E19, 0x77001192, 0x7F88439D, 0x2E196A66, 0x6C71378C, 0x6AF43B3A,
+    0x7C16225E, 0x6687337 , 0x4BEE1608, 0x6D5B5552, 0x345D4590, 0x681209CC,
+    0x7B242819, 0x508A1416, 0x19880FE3, 0x1FC7288A, 0x24BD0502, 0x6A1D1678,
+    0x20E6CA0 , 0x59BE2057, 0x5ADE11EB, 0x5EA8649D, 0x7A200E6F, 0x1149481D,
+    0x72281E93, 0x0A5B0451, 0x67312D58, 0x63B849F1, 0x52217960, 0x7CDF59F3,
+    0x33C775C0, 0x1EBA0799, 0x7DF1506 , 0x34E96110, 0x38FC73E3, 0x5EA059B2,
+    0x022936EA, 0x316406F6, 0x43911185, 0x6C0D10F3, 0x1C6F3DF8, 0x38DB12A9,
+    0x5CD41244, 0x2C9F0A7B, 0x5F4A315F, 0x77CE1C66, 0x4C800860, 0x318D53E0,
+    0x7105420D, 0x575361F2, 0x750810BA, 0x217E4CA5, 0x2010140 , 0x4D884763,
+    0x42BB0DA7, 0x32D53A74, 0x141C6CD4, 0x087F5FC3, 0x464B53  , 0x2D2A05F6,
+    0x15532B45, 0x5D5C3CE1, 0x3EB9216A, 0x2214611B, 0x1FC52C5F, 0x11AE5DD7,
+    0x20B925A9, 0x7C640AF4, 0x740009AC, 0x6D0E0321, 0x38E6A61 , 0x09104544,
+    0x474F26C8, 0x15254CF3, 0x341A6B59, 0x661904CE, 0x598B2197, 0x2412659D,
+    0x61976DD4, 0x329B3E16, 0x08FD1FB0, 0x304006F3, 0x3456309 , 0x55CC15F1,
+    0x59DA7630, 0x5C801335, 0x0036D52 , 0x353775A5, 0x299476EB, 0x75280568,
+    0x766F5264, 0x2EA233A6, 0x647619F3, 0x7FB30C7A, 0x1BC03B9 , 0x36BC3061,
+    0x3F30596E, 0x3E2A527B, 0x0AC04220, 0x641979A3, 0x1ECC3B89, 0x21447BC1,
+    0x4E8F2E26, 0x0C5A1D90, 0x299E5467, 0x57C947E3, 0x1D4865ED, 0x76F31C3D,
+    0x4EE81CDF, 0x3479195E, 0x6FFB3AE1, 0x5C82398 , 0x300F7364, 0x47940AFA,
+    0x3B853E3E, 0x598C440D, 0x224A3D89, 0x3A674204, 0x22880A38, 0x2E77F2D ,
+    0x22841C9C, 0x4F0609C3, 0x1FE90922, 0x09335017, 0x2D6B69A7, 0x7EDB63F9,
+    0x099A74EF, 0x1F9F1B40, 0x24BE17E8, 0x251D2F7A, 0x16AC50D3, 0x28D7ED6 ,
+    0x6D193443, 0x76156F1B, 0x30DF6A4E, 0x64FF6794, 0x63DB2C9A, 0x74353022,
+    0x556E025C, 0x23802AF9, 0x425018A4, 0x675A18BB, 0x70B227B9, 0x7FB01BF ,
+    0x63E7910 , 0x6C661591, 0x65745D2B, 0x4F6E379D, 0x52B32FAC, 0x1E6A1101,
+    0x1DE22385, 0x2338191F, 0x469704B6, 0x4BAB4599, 0x54EB4809, 0x78393E6D,
+    0x550017DD, 0x39B120E1, 0x288D52D3, 0x2D52668C, 0x20D22A68, 0x4E1207D1,
+    0x3FCC0EFE, 0x47F37E64, 0x25177A90, 0x34BF5D4D, 0x5A8D3DCE, 0x6F7275A8,
+    0x6BEA2655, 0x2A1810FC, 0x64DB593A, 0x0A4D4BC0, 0x2C402E93, 0x71C077F9,
+    0x6F0C4577, 0x70412414, 0x752F1DC1, 0x582E38EA, 0x2C455F7B, 0x4DCD4EDB,
+    0x12BC2696, 0x7B037135, 0x4FCA1F8C, 0x3D5E75F6, 0x502F41B0, 0x361653F1,
+    0x2E5B0E31, 0x20266B19, 0x57E703D7, 0x467B3E00, 0x47032BA3, 0x1F776B9C,
+    0x62570A84, 0x7EC75B48, 0x1BD5012 , 0x7D0A2D5D, 0x7FCC29F2, 0x291304B6,
+    0x19D558ED, 0x47551C8 , 0x7D12738F, 0x3ADE0892, 0x5F741997, 0x25D2E2F ,
+    0x2B9F2269, 0x5C134FED, 0x15E92399, 0x54437F4E, 0x272D32AB, 0x56186AA1,
+    0x7E4D355C, 0x234D7836, 0x2A871760, 0x4637A94 , 0x2C183207, 0x5FC78B3 ,
+    0x7F10621E, 0x276966B2, 0x6C9F4A11, 0x4E3F182C, 0x62BA2EF5, 0x25F239CD,
+    0x73D63FED, 0x636E1F5E, 0x0AC15A0E, 0x3F3D33EB, 0x738326EA, 0x35C366B1,
+    0x4D476E86, 0x02F63208, 0x711A1FC1, 0x426A4396, 0x7E4D1B93, 0x75E46DB7,
+    0x2F3C44A7, 0x51A56F5C, 0x7AD2463D, 0x0A5639CA, 0x49952C78, 0x4C4B64F6,
+    0x3AFE7F8D, 0x66993D04, 0x43867F37, 0x4BC146C2, 0x55A875EC, 0x681A1A75,
+    0x30A67E1B, 0x4A4A7D0C, 0x20F77993, 0x1891805 , 0x738976AD, 0x542667D6,
+    0x3C5C6EBF, 0x4499187F, 0x2BF17C97, 0x447C317F, 0x68D8419C, 0x7AAB6456,
+    0x421B4F29, 0x76740F9C, 0x09163B8D, 0x3D72AAB , 0x1AD54DD7, 0x754946EE,
+    0x7317342B, 0x218546D4, 0x10563DA7, 0x54BB4CCE, 0x0CE63E46, 0x5D146234,
+    0x33BE6C63, 0x325044E5, 0x09D72335, 0x07C36BA , 0x365530CC, 0x2DFA448C,
+    0x1663516F, 0x59B00AA , 0x150274EA, 0x12532D4A, 0x3CEF002D, 0x492F3DA5,
+    0x263A2574, 0x6F8005C2, 0x14A10651, 0x2F627ABA, 0x68293238, 0x26987646,
+    0x52590516, 0x10144D36, 0x59B151B9, 0x2B2A4F05, 0x53953699, 0x27851C75,
+    0x180646F3, 0x2E970306, 0x32843145, 0x18F4FE8F
+};
+
+/* The source data is random across the q31_t range. Accessing it by word should
+   remain random. */
+const q15_t * fast_math_q15_inputs = (q15_t *) fast_math_q31_inputs;
+
+const float32_t fast_math_f32_inputs[FAST_MATH_MAX_LEN] =
+{
+    /* Special values close to increments of pi/2 */
+    -0.0,       0.0,        -1.5E-07,   1.5E-07,    1.5707964,  1.5707965,
+    -1.5707964, -1.5707965, 3.1415925,  3.1415927,  -3.1415925, -3.1415927, 
+    6.2831855,  6.283186,   -6.2831855, -6.283186, 
+
+    /* Test some slightly larger values too */
+    10.1,       -13.2,
+
+    /* Random values (0, 2pi) */
+    -1.3684878, 1.1444261, 0.2627620, 0.6719343, 3.8732286, 5.9040643,
+    -2.2271110, 2.5800587, 6.1848498, 5.9412493, 4.2514839, 6.2096863,
+    -4.8181437, 2.1155439, 4.1618680, 1.5341357, 1.8567268, 4.2736867,
+    -3.3165594, 2.5861183, 3.7864876, 4.7156566, 3.6664471, 3.4670146,
+    -3.6666823, 3.2158594, 0.5189454, 4.5211925, 6.2590334, 2.2276047,
+    -6.1025991, 2.1768018, 5.5703194, 2.8569321, 2.5976403, 1.3680509,
+    -0.7895111, 1.9409676, 4.5622487, 4.9189303, 4.3591961, 0.0615894,
+    -5.2980657, 5.7951829, 4.8440482, 0.2680398, 2.3762136, 4.4254964,
+    -4.5836656, 1.4091744, 1.6905207, 4.2287795, 3.0001720, 3.9189258,
+    -1.4856273, 1.1129014, 5.2128031, 4.8187110, 5.8715002, 0.6778860,
+    -1.1449692, 0.6226340, 3.0772767, 1.2141962, 5.6290528, 0.6225986,
+    -0.2775005, 3.5015887, 4.8537297, 1.9599772, 1.1245801, 2.1297213,
+    -1.3203840, 3.2053828, 5.6948550, 3.9516457, 0.6379562, 2.4558128,
+    -0.3431663, 3.1496534, 2.7125841, 6.2678565, 5.0994494, 3.0514394,
+    -5.6199810, 0.8642307, 2.4504731, 5.8267510, 5.7647838, 4.4835177,
+    3.8851284, 2.1569414, 5.8812331, 0.7839784, 4.5904032, 4.0619375,
+    5.2348483, 2.5024810, 4.7112719, 5.2478452, 2.0260784, 3.4699621,
+    6.1520498, 3.4514073, 2.0761128, 3.8922546, 2.2659464, 4.7532896,
+    2.6006151, 3.0934955, 4.3652005, 6.1118673, 2.0593452, 5.2640727,
+    4.6437278, 5.9952549, 0.2005758, 2.2422740, 4.1635768, 1.7687265,
+    1.4475395, 4.4681525, 3.9243074, 3.7109036, 4.1496541, 0.2987948,
+    2.1914796, 2.8358565, 1.5136507, 4.4927603, 5.3795520, 1.7687650,
+    4.5933278, 0.8655898, 5.2572843, 0.8708603, 3.6958286, 2.3006310,
+    5.0690197, 3.1653480, 3.0762120, 5.5106597, 2.2188555, 2.8239372,
+    6.0540393, 0.2657649, 6.1132775, 1.1888217, 4.1916405, 3.6847088,
+    4.2418564, 2.2683684, 3.8973243, 5.0966113, 0.1209983, 0.5269928,
+    6.1248595, 4.0925498, 1.4529100, 2.5352096, 0.7666775, 1.6866509,
+    1.6200953, 2.0839142, 0.9565145, 2.1865966, 0.7644026, 5.5552975,
+    0.5923686, 5.8436176, 2.5071164, 0.2978322, 2.1511962, 4.6242118,
+    4.9931353, 3.4237447, 4.3116692, 5.6148598, 0.3442670, 1.9079607,
+    0.2902301, 1.2282167, 4.5249352, 4.5349096, 5.5153742, 3.6595342,
+    0.4441228, 5.7977751, 5.0288862, 1.7966571, 3.4159368, 6.1875316,
+    4.4967379, 5.2714014, 2.7222564, 2.9570223, 3.5230663, 1.6907520,
+    4.7062218, 3.1660203, 4.0640250, 1.9336225, 0.8716326, 2.9881129,
+    2.2773988, 4.9518627, 4.9027432, 4.2003861, 0.8388295, 0.1354396,
+    3.5175829, 1.8901016, 5.9024853, 6.1631993, 1.8008890, 5.0317023,
+    5.6304337, 3.7543702, 5.5544410, 5.9296402, 3.4504620, 4.5765894,
+    3.6238793, 0.1624673, 2.8056369, 4.0608350, 3.2748147, 2.3393094,
+    5.8881908, 5.2121085, 5.3349614, 2.3407017, 3.7270886, 5.4824095,
+    5.8653636, 4.2000849, 1.2992148, 4.1082644, 0.4527132, 2.5555406,
+    4.1904544, 5.8667713, 5.0953493, 3.0445066, 4.7547955, 2.6203864,
+    6.1059115, 6.2076281, 5.4295991, 2.4434288, 2.8572272, 1.5499814,
+    4.9286757, 5.5470323, 5.7410198, 3.5078076, 3.7627993, 0.9354200,
+    5.6530665, 2.8299063, 1.2922774, 5.6526739, 4.7914663, 5.5448250,
+    1.7903950, 4.2300036, 4.1737937, 0.7716694, 2.5592571, 1.7296789,
+    4.5029688, 1.7805566, 5.6309835, 5.1935484, 2.4506089, 3.1284165,
+    4.3655898, 5.2424950, 3.8304163, 3.6111801, 2.0485834, 2.8678003,
+    4.4849099, 5.5568808, 4.5292698, 0.1169475, 4.2397456, 2.7552322,
+    2.7509053, 0.7353640, 5.1187960, 2.0411269, 1.5470969, 2.1533307,
+    2.3605433, 3.4340988, 3.5306485, 2.4870244, 2.5015301, 3.2381477,
+    4.1313862, 5.9747764, 4.5386496, 2.5137752, 5.2268018, 0.8440727,
+    0.3799239, 0.5293398, 0.0000000, 2.0371338, 1.8958053, 0.0733938,
+    3.3923238, 0.5992443, 0.9205800, 3.9655772, 5.3992694, 6.1212150,
+    3.5866836, 6.2633946, 3.4780043, 3.2387210, 2.0777367, 2.7017810,
+    3.0901098, 0.4463392, 5.5778300, 0.4061048, 2.7406309, 5.1938664,
+    2.4789345, 3.8545764, 5.1436714, 5.5683790, 5.8503469, 1.1987353,
+    1.6247202, 5.6414565, 3.7282025, 3.1657206, 3.8503962, 5.1485818,
+    3.3419582, 1.2696753, 2.8518968, 2.6886436, 6.0698884, 3.8959208,
+    4.3692639, 4.5249277, 2.1796068, 3.2483466, 3.4978155, 0.9832885,
+    3.5315023, 4.3655778, 2.6794992, 5.2544420, 4.5954405, 2.2621418,
+    2.8539005, 2.4277593, 4.8729535, 4.6135614, 2.7035154, 4.3589760,
+    5.9389515, 4.9274787, 4.4332387, 0.6869673, 2.4500066, 3.7127639,
+    2.8863700, 0.3162955, 1.4368865, 5.2413645, 0.0982985, 5.4268554,
+    0.4905223, 4.2037186, 3.1429204, 1.3696954, 3.5915675, 0.7677371,
+    4.2170618, 3.7673071, 0.3517086, 0.3540136, 0.9581898, 0.1232828,
+    2.7342886, 5.2290017, 3.8791769, 3.2680695, 5.4278441, 0.6138541,
+    5.7054603, 0.6786889, 3.2483864, 0.8994758, 3.5146290, 0.0287746,
+    4.8172051, 5.3325973, 5.7605579, 6.2013046, 3.1738449, 1.7053924,
+    0.6330341, 3.1909083, 3.6794907, 4.7933610, 0.5212697, 4.1569315,
+    3.2482749, 1.0747264, 5.8971330, 3.7101152, 2.7685894, 5.9182512,
+    4.1212281, 2.8396586, 5.2759745, 3.3465722, 3.4801751, 4.2729777,
+    2.3071222, 1.5035072, 3.6374836, 5.4468120, 2.5558538, 0.7075818,
+    2.7887656, 1.8861142, 2.5219880, 5.2361777, 2.5360737, 2.4515477,
+    2.2647672, 0.8812504, 1.6344462, 0.5454754, 2.6979830, 1.6165554,
+    1.8695956, 2.6694641, 0.7490013, 3.1105972, 4.4384875, 1.5304166,
+    4.9327408, 0.4655185, 2.4748426, 0.0213259, 1.3865538, 0.0081717,
+    1.1886509, 0.8952537, 1.6843712, 1.0988793, 0.8711572, 3.7629093,
+    5.6615138, 5.9022971, 1.3897429, 3.0327137, 2.3625475, 3.2910070,
+    1.6642436, 0.4295011, 2.7415239, 1.0923508, 0.1640358, 5.9984205,
+    2.7055177, 6.0416507, 4.7903915, 0.0461730, 4.2728088, 4.4356194,
+    4.0534637, 3.4702651, 1.3704176, 4.8529200, 1.4327442, 2.3302118,
+    5.5978709, 5.3807748, 2.5285646, 1.9981730, 3.8241692, 5.7189253,
+    5.7120324, 3.7170973, 2.0896078, 5.3599569, 2.7796679, 5.6822331,
+    0.2084724, 3.3453343, 4.5018856, 1.1265867, 2.1144987, 1.1794352,
+    2.0227281, 2.5375066, 3.4467437, 0.3062336, 3.4729184, 1.7266910,
+    1.5174002, 1.5277262, 0.9686124, 6.0093412, 5.8789338, 5.1441345,
+    4.5758041, 1.1046577, 2.2642776, 1.1862024, 0.0075297, 1.9881224,
+    4.3958232, 3.9285942, 3.4121603, 2.7585521, 1.8059588, 3.1520171,
+    4.7849358, 4.7903511, 3.6194660, 4.6977042, 4.0560129, 0.7742111,
+    3.1692252, 2.1819072, 0.5789810, 0.9289656, 1.2451370, 4.2239985,
+    2.7112647, 4.3630684, 1.6134250, 0.0613154, 3.3444332, 1.7554715,
+    5.9453394, 5.6953510, 2.4673100, 0.1561700, 4.2187618, 5.2600982,
+    6.1041123, 0.3577199, 2.8294680, 3.6597688, 4.3142726, 4.5203293,
+    4.0843265, 4.5673388, 2.3489542, 3.6541880, 0.7295941, 0.3622530,
+    6.1560465, 1.7896003, 3.7383338, 6.0454361, 1.1672793, 1.2129049,
+    2.1466132, 5.8615704, 2.4546365, 1.7166712, 0.9547117, 2.4951084,
+    2.3544507, 0.8238180, 2.7334414, 0.5749942, 3.8618151, 0.0689837,
+    3.6019012, 4.9620190, 1.4788531, 2.8149909, 3.5773830, 0.3857966,
+    3.1182750, 4.0357856, 1.3902536, 5.2593808, 6.1014456, 5.3179177,
+    3.1792883, 1.7522271, 4.6911344, 1.4886775, 6.0151778, 3.8972087,
+    3.7715583, 1.0845061, 0.5676653, 1.6038597, 5.3945577, 5.7244031,
+    4.3959286, 4.5564551, 1.4444168, 3.6194506, 5.0933266, 2.5374227,
+    6.2105471, 0.5654792, 2.0165320, 3.2132771, 0.3808010, 4.5596317,
+    3.4969429, 3.3260664, 5.2149334, 5.3957421, 4.9576149, 1.9970040,
+    2.8413032, 4.7263877, 0.6902815, 0.6895316, 1.6957291, 3.2963937,
+    6.1113470, 4.4636294, 1.9594738, 1.8312791, 5.3429527, 5.7280497,
+    4.0166905, 1.6045389, 0.5571039, 5.2669152, 3.6738954, 5.9571429,
+    0.3834561, 3.6734096, 1.7913869, 5.2007946, 1.2000032, 2.7804978,
+    2.4718774, 5.1935175, 4.2529065, 1.3044083, 1.9987109, 0.8407592,
+    4.2189258, 3.5876427, 1.0666779, 0.9277486, 2.9912971, 5.7057758,
+    3.4694180, 0.2069675, 0.3384307, 5.0583614, 2.8360719, 2.4042372,
+    4.9614777, 2.2888819, 3.3448533, 4.4714710, 5.4756485, 2.0652177,
+    4.0848120, 6.1250762, 0.4773170, 3.6883502, 2.6005256, 1.9423615,
+    1.6577182, 4.7674690, 6.2531264, 1.1722630, 4.9080805, 1.2302350,
+    6.2351753, 5.0407581, 2.6654950, 4.5795867, 3.1312479, 5.0830358,
+    2.2400117, 0.4602021, 3.7133088, 5.7188788, 1.2174673, 2.7166470,
+    4.7071094, 0.2462034, 5.9459353, 4.7983010, 3.5111731, 1.1551193,
+    3.1287047, 3.2537199, 6.2470131, 5.3711915, 6.0469623, 4.2659122,
+    2.5352740, 5.8746469, 3.0126903, 1.4563896, 2.4899651, 4.4301324,
+    3.5095299, 4.7540509, 6.2547920, 6.0471349, 3.3619258, 6.0561746,
+    0.7264988, 0.3232592, 1.9122808, 3.6454528, 3.3361480, 5.6624574,
+    3.3963785, 2.7142142, 3.4096772, 4.4762342, 0.1047703, 5.0323343,
+    0.8954125, 3.0063438, 1.6137441, 2.3190715, 4.1579916, 1.0656836,
+    1.7516517, 1.2454643, 1.2256706, 2.0535941, 5.5313259, 2.9600203,
+    2.5382144, 1.1261446, 6.0879353, 2.5601199, 5.3060708, 3.8662016,
+    2.3663172, 5.5114955, 4.9313732, 2.9213939, 5.1143679, 5.6450910,
+    2.6969853, 2.1006537, 3.7488443, 5.6673754, 4.4112136, 2.3716204,
+    4.6178643, 5.9948046, 3.4105954, 3.3935850, 1.9547595, 0.4475800,
+    1.1434170, 0.5842667, 2.9121888, 0.0586379, 5.7492774, 4.0384655,
+    0.0089162, 0.1909163, 1.3098570, 2.8586366, 0.7996361, 0.0543350,
+    4.5683759, 2.2249794, 4.9036865, 2.7435946, 2.7429546, 0.3092155,
+    0.3118464, 0.5723993, 3.7324447, 1.5147758, 5.2864780, 5.3860266,
+    6.0545540, 3.0718480, 1.3842492, 1.4213108, 3.3727372, 4.7884765,
+    2.1838288, 2.8980046, 4.0169897, 5.7637923, 1.0151904, 4.4964699,
+    3.6300404, 2.7224978, 5.5558613, 2.4696170, 1.1245340, 3.9793522,
+    3.9207111, 2.0605178, 5.0451799, 6.2799046, 6.1636676, 0.7981966,
+    1.4592079, 0.1484872, 3.8166117, 0.6962355, 2.5601436, 5.5548184,
+    3.4440198, 2.3185147, 1.3090764, 2.7705283, 6.0079576, 0.7792778,
+    2.9578927, 5.3840384, 0.2726304, 4.3456090, 6.1511471, 1.7798247,
+    0.8405677, 4.3057392, 5.7142715, 3.8382030, 5.6547587, 1.2153801,
+    4.7401894, 2.1756202, 2.6303011, 0.9784166, 5.1459324, 3.9265103,
+    4.6405120, 5.0586705, 0.4223724, 5.9739917, 3.1263686, 4.7447217,
+    4.6646686, 5.2221411, 0.9833301, 2.8733554, 3.8836400, 5.8570808,
+    -5.2470141, 5.6261119, 3.6600718, 3.6615062, 5.3716581, 0.2190677,
+    -5.5632585, 2.5618482, 0.2285950, 4.6881858, 0.9728179, 0.9042027,
+    -3.8073530, 1.5989503, 2.0367209, 2.5245268, 2.5533189, 2.4265105,
+    -3.8314979, 1.0486053, 1.1818174, 0.5945707, 2.0306392, 4.8355201,
+    -1.4710068, 4.6518534, 4.3531065, 5.1778361, 5.2023364, 1.8432851,
+    -1.9438243, 3.2862931, 2.0439139, 5.2266206, 5.0912323, 3.4997233,
+    -1.6522518, 4.2761236, 1.4680860, 2.8678051, 2.4163051, 3.3841326,
+    -6.2310582, 4.7451897, 6.1603795, 1.4751828, 3.3210347, 0.3231823,
+    -4.7555888, 3.7823504, 5.3857498, 6.2095284, 5.8401232, 2.5730582,
+    -0.0021455, 3.3984387, 1.3052100, 1.3777994, 2.0471011, 0.6028680,
+    -4.6968925, 4.7030205, 3.4136510, 2.1245480, 5.2297066, 3.4719134,
+    -6.0164208, 5.6098372, 2.2399783, 3.4331443, 2.1782657, 3.9131853,
+    -5.0053405, 4.6864702, 0.7887674, 5.1672539, 0.1580253, 2.6039335,
+    -4.5955687, 4.9095176, 2.3077255, 4.6801428, 5.6062801, 1.5243220,
+    -0.8142818, 1.4141432, 2.1992023, 1.8038058, 5.8275790, 0.3224138,
+    -3.7238350, 1.0235240, 5.2678588, 1.0528164, 3.1554195, 6.2789723,
+    -2.2330890, 0.2957980, 1.3424690, 2.4996969, 2.0964990, 1.4426353,
+    -5.8818165, 4.2926017, 6.0451393, 2.7518666, 5.9083095, 0.0366581,
+    -3.8346722, 5.0333074, 1.4638661, 5.8588735, 4.7957215, 5.1927356,
+    -3.6031780, 4.9799375, 2.0674268, 1.4040530, 1.9627813, 3.6726693,
+    -5.2145043, 1.8250297, 2.5293238, 5.4164658, 3.8625225, 6.2278165,
+    -1.2798778, 5.1975080, 4.2465638, 1.5641957, 2.9894493, 2.5074636,
+    -3.7663816, 5.0298329, 0.6601666, 5.1612735, 5.2847013, 2.2274284,
+    -2.7022061, 3.5954850, 4.4034117, 4.6650751, 4.7619266, 2.4449681,
+    -2.6973871, 6.0088907, 3.6000853, 5.3389611
+};
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/biquad_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/biquad_tests.c
new file mode 100644
index 0000000..a6837f7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/biquad_tests.c
@@ -0,0 +1,244 @@
+#include "jtest.h"
+#include "filtering_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "filtering_templates.h"
+#include "type_abbrev.h"
+
+#define BIQUAD_DEFINE_TEST(suffix, instance_name, config_suffix, output_type)    \
+   JTEST_DEFINE_TEST(arm_biquad_cascade_##config_suffix##_##suffix##_test,       \
+         arm_biquad_cascade_##config_suffix##_##suffix)                          \
+   {                                                                             \
+      instance_name biquad_inst_fut = { 0 };                                     \
+      instance_name biquad_inst_ref = { 0 };                                     \
+                                                                                 \
+      TEMPLATE_DO_ARR_DESC(                                                      \
+            blocksize_idx, uint32_t, blockSize, filtering_blocksizes             \
+            ,                                                                    \
+         TEMPLATE_DO_ARR_DESC(                                                   \
+               numstages_idx, uint16_t, numStages, filtering_numstages           \
+               ,                                                                 \
+               /* Initialize the BIQUAD Instances */                             \
+               arm_biquad_cascade_##config_suffix##_init_##suffix(               \
+                     &biquad_inst_fut, numStages,                                \
+                     (output_type*)filtering_coeffs_b_##suffix,                  \
+                     (void *) filtering_pState);                                 \
+                                                                                 \
+               /* Display test parameter values */                               \
+               JTEST_DUMP_STRF("Block Size: %d\n"                                \
+                               "Number of Stages: %d\n",                         \
+                               (int)blockSize,                                   \
+                               (int)numStages);                                  \
+                                                                                 \
+               JTEST_COUNT_CYCLES(                                               \
+                     arm_biquad_cascade_##config_suffix##_##suffix(              \
+                           &biquad_inst_fut,                                     \
+                           (void *) filtering_##suffix##_inputs,                 \
+                           (void *) filtering_output_fut,                        \
+                           blockSize));                                          \
+                                                                                 \
+               arm_biquad_cascade_##config_suffix##_init_##suffix(               \
+                     &biquad_inst_ref, numStages,                                \
+                     (output_type*)filtering_coeffs_b_##suffix,                  \
+                     (void *) filtering_pState);                                 \
+                                                                                 \
+               ref_biquad_cascade_##config_suffix##_##suffix(                    \
+                     &biquad_inst_ref,                                           \
+                     (void *) filtering_##suffix##_inputs,                       \
+                     (void *) filtering_output_ref,                              \
+                     blockSize);                                                 \
+                                                                                 \
+               FILTERING_SNR_COMPARE_INTERFACE(                                  \
+                     blockSize,                                                  \
+                     output_type)));                                             \
+                                                                                 \
+            return JTEST_TEST_PASSED;                                            \
+   }
+
+#define BIQUAD_WITH_POSTSHIFT_DEFINE_TEST(suffix, config_suffix, speed, output_type)   \
+   JTEST_DEFINE_TEST(arm_biquad_cascade_##config_suffix##speed##_##suffix##_test,      \
+         arm_biquad_cascade_##config_suffix##speed##_##suffix)                         \
+   {                                                                                   \
+      arm_biquad_casd_##config_suffix##_inst_##suffix biquad_inst_fut = { 0 };         \
+      arm_biquad_casd_##config_suffix##_inst_##suffix biquad_inst_ref = { 0 };         \
+                                                                                       \
+      TEMPLATE_DO_ARR_DESC(                                                            \
+            blocksize_idx, uint32_t, blockSize, filtering_blocksizes                   \
+            ,                                                                          \
+         TEMPLATE_DO_ARR_DESC(                                                         \
+               numstages_idx, uint16_t, numStages, filtering_numstages                 \
+               ,                                                                       \
+            TEMPLATE_DO_ARR_DESC(                                                      \
+                  postshifts_idx, uint8_t, postShift, filtering_postshifts             \
+                  ,                                                                    \
+                  /* Display test parameter values */                                  \
+                  JTEST_DUMP_STRF("Block Size: %d\n"                                   \
+                                  "Number of Stages: %d\n"                             \
+                                  "Post Shift: %d\n",                                  \
+                                  (int)blockSize,                                      \
+                                  (int)numStages,                                      \
+                                  (int)postShift);                                     \
+                                                                                       \
+                  /* Initialize the BIQUAD Instances */                                \
+                  arm_biquad_cascade_##config_suffix##_init_##suffix(                  \
+                        &biquad_inst_fut, numStages,                                   \
+                        (output_type*)filtering_coeffs_b_##suffix,                     \
+                        (void *) filtering_pState, postShift);                         \
+                                                                                       \
+                  JTEST_COUNT_CYCLES(                                                  \
+                        arm_biquad_cascade_##config_suffix##speed##_##suffix(          \
+                              &biquad_inst_fut,                                        \
+                              (void *) filtering_##suffix##_inputs,                    \
+                              (void *) filtering_output_fut,                           \
+                              blockSize));                                             \
+                                                                                       \
+                  arm_biquad_cascade_##config_suffix##_init_##suffix(                  \
+                        &biquad_inst_ref, numStages,                                   \
+                        (output_type*)filtering_coeffs_b_##suffix,                     \
+                        (void *) filtering_pState, postShift);                         \
+                                                                                       \
+                  ref_biquad_cascade_##config_suffix##speed##_##suffix(                \
+                        &biquad_inst_ref,                                              \
+                        (void *) filtering_##suffix##_inputs,                          \
+                        (void *) filtering_output_ref,                                 \
+                        blockSize);                                                    \
+                                                                                       \
+                  FILTERING_SNR_COMPARE_INTERFACE(                                     \
+                        blockSize,                                                     \
+                        output_type))));                                               \
+                                                                                       \
+            return JTEST_TEST_PASSED;                                                  \
+   }
+
+
+JTEST_DEFINE_TEST(arm_biquad_cas_df1_32x64_q31_test,
+      arm_biquad_cas_df1_32x64_q31)
+{
+   arm_biquad_cas_df1_32x64_ins_q31 biquad_inst_fut = { 0 };
+   arm_biquad_cas_df1_32x64_ins_q31 biquad_inst_ref = { 0 };
+
+   TEMPLATE_DO_ARR_DESC(
+         blocksize_idx, uint32_t, blockSize, filtering_blocksizes
+         ,
+      TEMPLATE_DO_ARR_DESC(
+            numstages_idx, uint16_t, numStages, filtering_numstages
+            ,
+         TEMPLATE_DO_ARR_DESC(
+               postshifts_idx, uint8_t, postShift, filtering_postshifts
+               ,
+               /* Initialize the BIQUAD Instances */
+               arm_biquad_cas_df1_32x64_init_q31(
+                     &biquad_inst_fut, numStages,
+                     (q31_t*)filtering_coeffs_b_q31,
+                     (void *) filtering_pState, postShift);
+
+              /* Display test parameter values */
+              JTEST_DUMP_STRF("Block Size: %d\n"
+                              "Number of Stages: %d\n",
+                              (int)blockSize,
+                              (int)numStages);
+
+               JTEST_COUNT_CYCLES(
+                     arm_biquad_cas_df1_32x64_q31(
+                           &biquad_inst_fut,
+                           (void *) filtering_q31_inputs,
+                           (void *) filtering_output_fut,
+                           blockSize));
+
+               arm_biquad_cas_df1_32x64_init_q31(
+                     &biquad_inst_ref, numStages,
+                     (q31_t*)filtering_coeffs_b_q31,
+                     (void *) filtering_pState, postShift);
+
+               ref_biquad_cas_df1_32x64_q31(
+                     &biquad_inst_ref,
+                     (void *) filtering_q31_inputs,
+                     (void *) filtering_output_ref,
+                     blockSize);
+
+               FILTERING_SNR_COMPARE_INTERFACE(
+                     blockSize,
+                     q31_t))));
+
+         return JTEST_TEST_PASSED;
+}
+
+JTEST_DEFINE_TEST(arm_biquad_cascade_df2T_f64_test,
+     arm_biquad_cascade_df2T_f64)
+{
+  arm_biquad_cascade_df2T_instance_f64 biquad_inst_fut = { 0 };
+  arm_biquad_cascade_df2T_instance_f64 biquad_inst_ref = { 0 };
+
+  TEMPLATE_DO_ARR_DESC(
+        blocksize_idx, uint32_t, blockSize, filtering_blocksizes
+        ,
+     TEMPLATE_DO_ARR_DESC(
+           numstages_idx, uint16_t, numStages, filtering_numstages
+           ,
+           /* Display test parameter values */
+           JTEST_DUMP_STRF("Block Size: %d\n"
+                           "Number of Stages: %d\n",
+                           (int)blockSize,
+                           (int)numStages);
+
+           /* Initialize the BIQUAD Instances */
+           arm_biquad_cascade_df2T_init_f64(
+                 &biquad_inst_fut, numStages,
+                 (float64_t*)filtering_coeffs_b_f64,
+                 (void *) filtering_pState);
+
+           JTEST_COUNT_CYCLES(
+                 arm_biquad_cascade_df2T_f64(
+                       &biquad_inst_fut,
+                       (void *) filtering_f64_inputs,
+                       (void *) filtering_output_fut,
+                       blockSize));
+
+           arm_biquad_cascade_df2T_init_f64(
+                 &biquad_inst_ref, numStages,
+                 (float64_t*)filtering_coeffs_b_f64,
+                 (void *) filtering_pState);
+
+           ref_biquad_cascade_df2T_f64(
+                 &biquad_inst_ref,
+                 (void *) filtering_f64_inputs,
+                 (void *) filtering_output_ref,
+                 blockSize);
+
+           FILTERING_DBL_SNR_COMPARE_INTERFACE(
+                 blockSize,
+                 float64_t)));
+
+        return JTEST_TEST_PASSED;
+}
+
+
+BIQUAD_DEFINE_TEST(f32,arm_biquad_casd_df1_inst_f32, df1,float32_t);
+BIQUAD_DEFINE_TEST(f32,arm_biquad_cascade_df2T_instance_f32,df2T,float32_t);
+BIQUAD_DEFINE_TEST(f32,arm_biquad_cascade_stereo_df2T_instance_f32,stereo_df2T,float32_t);
+BIQUAD_WITH_POSTSHIFT_DEFINE_TEST(q31,df1,,q31_t);
+BIQUAD_WITH_POSTSHIFT_DEFINE_TEST(q15,df1,,q15_t);
+BIQUAD_WITH_POSTSHIFT_DEFINE_TEST(q31,df1,_fast,q31_t);
+BIQUAD_WITH_POSTSHIFT_DEFINE_TEST(q15,df1,_fast,q15_t);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(biquad_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+   JTEST_TEST_CALL(arm_biquad_cascade_df1_f32_test);
+   JTEST_TEST_CALL(arm_biquad_cascade_df2T_f32_test);
+   JTEST_TEST_CALL(arm_biquad_cascade_stereo_df2T_f32_test);
+   JTEST_TEST_CALL(arm_biquad_cascade_df2T_f64_test);
+   JTEST_TEST_CALL(arm_biquad_cascade_df1_q31_test);
+   JTEST_TEST_CALL(arm_biquad_cascade_df1_q15_test);
+   JTEST_TEST_CALL(arm_biquad_cascade_df1_fast_q31_test);
+   JTEST_TEST_CALL(arm_biquad_cascade_df1_fast_q15_test);
+   JTEST_TEST_CALL(arm_biquad_cas_df1_32x64_q31_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/conv_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/conv_tests.c
new file mode 100644
index 0000000..981004b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/conv_tests.c
@@ -0,0 +1,473 @@
+#include "jtest.h"
+#include "filtering_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "filtering_templates.h"
+#include "type_abbrev.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Header Stuff */
+/*--------------------------------------------------------------------------------*/
+
+#define CONV_MAX_INPUT_ELTS  32
+#define CONV_MAX_OUTPUT_ELTS (CONV_MAX_INPUT_ELTS * 2)
+
+#define CONV_TEST_VALID_PARTIAL_PARAMS(input_a_len, input_b_len,           \
+                                       first_index, num_points)            \
+    (((((input_a_len) + (input_b_len) - 1)) >= num_points + first_index )  \
+    && (num_points > 0))
+
+/*--------------------------------------------------------------------------------*/
+/* Input Interfaces */
+/*--------------------------------------------------------------------------------*/
+/*
+ *  General:
+ *  Input interfaces provide inputs to functions inside test templates.  They
+ *  ONLY provide the inputs.  The output variables should be hard coded.
+ *
+ *  The input interfaces must have the following format:
+ *
+ *  ARM_xxx_INPUT_INTERFACE() or
+ *  REF_xxx_INPUT_INTERFACE()
+ *
+ *  The xxx must be lowercase, and is intended to be the indentifying substring
+ *  in the function's name.  Acceptable values are 'sub' or 'add' from the
+ *  functions arm_add_q31.
+ */
+
+#define CONV_arm_conv_INPUT_INTERFACE(input_a, input_a_len, input_b, input_b_len) \
+    PAREN(input_a, input_a_len, input_b, input_b_len, (void*)filtering_output_fut)
+
+#define CONV_ref_conv_INPUT_INTERFACE(input_a, input_a_len, input_b, input_b_len) \
+    PAREN(input_a, input_a_len, input_b, input_b_len, (void*)filtering_output_ref)
+
+#define CONV_arm_conv_opt_INPUT_INTERFACE(              \
+    input_a, input_a_len,                               \
+    input_b, input_b_len)                               \
+    PAREN(input_a, input_a_len, input_b, input_b_len,   \
+          (void*) filtering_output_fut,                 \
+          (void*) filtering_scratch,                    \
+          (void*) filtering_scratch2)
+
+#define CONV_ref_conv_opt_INPUT_INTERFACE(              \
+    input_a, input_a_len,                               \
+    input_b, input_b_len)                               \
+    PAREN(input_a, input_a_len, input_b, input_b_len,   \
+          (void*) filtering_output_ref,                 \
+          (void*) filtering_scratch,                    \
+          (void*) filtering_scratch2)
+
+#define CONV_arm_conv_fast_INPUT_INTERFACE(input_a, input_a_len,        \
+                                           input_b, input_b_len)        \
+    PAREN(input_a, input_a_len, input_b, input_b_len, (void*)filtering_output_fut)
+
+#define CONV_ref_conv_fast_INPUT_INTERFACE(input_a, input_a_len,        \
+                                           input_b, input_b_len)        \
+    PAREN(input_a, input_a_len, input_b, input_b_len, (void*)filtering_output_ref)
+
+#define CONV_arm_conv_fast_opt_INPUT_INTERFACE(         \
+    input_a, input_a_len,                               \
+    input_b, input_b_len)                               \
+    PAREN(input_a, input_a_len, input_b, input_b_len,   \
+          (void*) filtering_output_fut,                 \
+          (void*) filtering_scratch,                    \
+          (void*) filtering_scratch2)
+
+#define CONV_ref_conv_fast_opt_INPUT_INTERFACE(         \
+    input_a, input_a_len,                               \
+    input_b, input_b_len)                               \
+    PAREN(input_a, input_a_len, input_b, input_b_len,   \
+          (void*) filtering_output_ref,                 \
+          (void*) filtering_scratch,                    \
+          (void*) filtering_scratch2)
+
+#define CONV_arm_conv_partial_INPUT_INTERFACE(input_a, input_a_len,     \
+                                              input_b, input_b_len,     \
+                                              first_index, num_points)  \
+    PAREN(input_a, input_a_len, input_b, input_b_len,                   \
+          (void*)filtering_output_fut, first_index, num_points)
+
+#define CONV_ref_conv_partial_INPUT_INTERFACE(input_a, input_a_len,     \
+                                              input_b, input_b_len,     \
+                                              first_index, num_points)  \
+    PAREN(input_a, input_a_len, input_b, input_b_len,                   \
+          (void*)filtering_output_ref, first_index, num_points)
+
+#define CONV_arm_conv_partial_fast_INPUT_INTERFACE(input_a, input_a_len,   \
+                                              input_b, input_b_len,        \
+                                              first_index, num_points)     \
+    PAREN(input_a, input_a_len, input_b, input_b_len,                      \
+          (void*)filtering_output_fut, first_index, num_points)
+
+#define CONV_ref_conv_partial_fast_INPUT_INTERFACE(input_a, input_a_len,   \
+                                              input_b, input_b_len,        \
+                                              first_index, num_points)     \
+    PAREN(input_a, input_a_len, input_b, input_b_len,                      \
+          (void*)filtering_output_ref, first_index, num_points)
+
+#define CONV_arm_conv_partial_opt_INPUT_INTERFACE(input_a, input_a_len, \
+                                              input_b, input_b_len,     \
+                                              first_index, num_points)  \
+    PAREN(input_a, input_a_len, input_b, input_b_len,                   \
+          (void*)filtering_output_fut, first_index, num_points,         \
+          (void*) filtering_scratch,                                    \
+          (void*) filtering_scratch2)
+
+#define CONV_ref_conv_partial_opt_INPUT_INTERFACE(input_a, input_a_len, \
+                                              input_b, input_b_len,     \
+                                              first_index, num_points)  \
+    PAREN(input_a, input_a_len, input_b, input_b_len,                   \
+          (void*)filtering_output_ref, first_index, num_points,         \
+          (void*) filtering_scratch,                                    \
+          (void*) filtering_scratch2)
+
+#define CONV_arm_conv_partial_fast_opt_INPUT_INTERFACE(input_a, input_a_len,  \
+                                              input_b, input_b_len,           \
+                                              first_index, num_points)        \
+    PAREN(input_a, input_a_len, input_b, input_b_len,                         \
+          (void*)filtering_output_fut, first_index, num_points,               \
+          (void*) filtering_scratch,                                          \
+          (void*) filtering_scratch2)
+
+#define CONV_ref_conv_partial_fast_opt_INPUT_INTERFACE(input_a, input_a_len,  \
+                                              input_b, input_b_len,           \
+                                              first_index, num_points)        \
+    PAREN(input_a, input_a_len, input_b, input_b_len,                         \
+          (void*)filtering_output_ref, first_index, num_points,               \
+          (void*) filtering_scratch,                                          \
+          (void*) filtering_scratch2)
+
+/*--------------------------------------------------------------------------------*/
+/* Convolution Inputs */
+/*--------------------------------------------------------------------------------*/
+
+/* The following symbols alias the filtering_q31_inputs array:
+ *
+ * - filtering_q15_inputs
+ * - filtering_q7_inputs
+ *
+ * The aliasing conflicts with the instantiation of #ARR_DESC_t structs.
+ *
+ * These macro-level aliases allow the #CONV_DEFINE_RAND_INPUT_ARR_DESCS() macro
+ * to correctly select the filtering_q31_input or filtering_f32_input array,
+ * within a template, by type_suffix.
+ *
+ */
+#define CONV_f32_INPUTS filtering_f32_inputs
+#define CONV_q31_INPUTS filtering_q31_inputs
+#define CONV_q15_INPUTS filtering_q31_inputs
+#define CONV_q7_INPUTS  filtering_q31_inputs
+
+/**
+ *  Defines #ARR_DESC_t objects that wrap existing, type-specific, common
+ *  inputs.
+ */
+#define CONV_DEFINE_RAND_INPUT_ARR_DESCS(type_suffix)           \
+    ARR_DESC_DEFINE_USING_ARR(                                  \
+        TYPE_FROM_ABBREV(type_suffix),                          \
+        conv_input_rand1_##type_suffix,                         \
+        CONV_##type_suffix##_INPUTS,                            \
+        0,                                                      \
+        CONV_MAX_INPUT_ELTS);                                   \
+                                                                \
+    ARR_DESC_DEFINE_USING_ARR(                                  \
+        TYPE_FROM_ABBREV(type_suffix),                          \
+        conv_input_rand2_##type_suffix,                         \
+        CONV_##type_suffix##_INPUTS,                            \
+        1,                                                      \
+        CONV_MAX_INPUT_ELTS)  /* Note the lacking semicolon */
+
+CONV_DEFINE_RAND_INPUT_ARR_DESCS(f32);
+CONV_DEFINE_RAND_INPUT_ARR_DESCS(q31);
+CONV_DEFINE_RAND_INPUT_ARR_DESCS(q15);
+CONV_DEFINE_RAND_INPUT_ARR_DESCS(q7);
+ARR_DESC_DEFINE(float32_t, conv_input_zeros, CONV_MAX_INPUT_ELTS, CURLY(0));
+
+/**
+ *  Define Input #ARR_DESC_t arrays by type suffix.
+ *
+ *  Taking inputs in parallel from the 'a' and 'b' arrays yields the following
+ *  test cases (star is convolution):
+ *
+ *  - zero_array   * zero_array
+ *  - zero_array   * random_array
+ *  - random_array * zero_array
+ *  - random_array * different_random_arary
+ */
+#define CONV_DEFINE_ALL_INPUTS(type_suffix)                 \
+    ARR_DESC_DEFINE(ARR_DESC_t *,                           \
+                    conv_##type_suffix##_a_inputs,          \
+                    4,                                      \
+                    CURLY(                                  \
+                        &conv_input_zeros,                  \
+                        &conv_input_zeros,                  \
+                        &conv_input_rand1_##type_suffix,    \
+                        &conv_input_rand1_##type_suffix     \
+                        ));                                 \
+    ARR_DESC_DEFINE(ARR_DESC_t *,                           \
+                    conv_##type_suffix##_b_inputs,          \
+                    4,                                      \
+                    CURLY(                                  \
+                        &conv_input_zeros,                  \
+                        &conv_input_rand1_##type_suffix,    \
+                        &conv_input_zeros,                  \
+                        &conv_input_rand2_##type_suffix     \
+                        )) /* Note the lacking semicolon */
+
+CONV_DEFINE_ALL_INPUTS(f32);
+CONV_DEFINE_ALL_INPUTS(q31);
+CONV_DEFINE_ALL_INPUTS(q15);
+CONV_DEFINE_ALL_INPUTS(q7);
+
+/*--------------------------------------------------------------------------------*/
+/* Convolution Lengths */
+/*--------------------------------------------------------------------------------*/
+
+/*
+ *  The conv_lens_a and conv_lens_b #ARR_DESC_t objects are accessed in parallel
+ *  to provide convolution-length pairs. Taken in parallel they provide the
+ *  following cases:
+ *
+ *  - 1 * 1    : Shortest convolution possible.
+ *  - 1 * 2    : Short convolution   , one side is degenerate .
+ *  - 17 * 1   : Medium convolution  , one side is degenerate .
+ *  - 15 * MAX : Longest convolution , one side is degenerate .
+ *  MAX * MAX  : Longest convolution.
+ */
+ARR_DESC_DEFINE(uint32_t,
+                conv_lens_a,
+                5,
+                CURLY(
+                    1,
+                    1,
+                    17,
+                    15,
+                    CONV_MAX_INPUT_ELTS
+                    ));
+
+ARR_DESC_DEFINE(uint32_t,
+                conv_lens_b,
+                5,
+                CURLY(
+                    1,
+                    2,
+                    1,
+                    CONV_MAX_INPUT_ELTS,
+                    CONV_MAX_INPUT_ELTS
+                    ));
+
+/*--------------------------------------------------------------------------------*/
+/* Partial Indexing */
+/*--------------------------------------------------------------------------------*/
+
+ARR_DESC_DEFINE(uint32_t,
+                first_index_arr_desc,
+                4,
+                CURLY(
+                    0,
+                    1,
+                    CONV_MAX_INPUT_ELTS / 2,
+                    CONV_MAX_INPUT_ELTS
+                    ));
+
+ARR_DESC_DEFINE(uint32_t,
+                num_points_arr_desc,
+                3,
+                CURLY(
+                    1,
+                    CONV_MAX_OUTPUT_ELTS / 2,
+                    CONV_MAX_OUTPUT_ELTS
+                    ));
+
+/*--------------------------------------------------------------------------------*/
+/* Convolution Tests */
+/*--------------------------------------------------------------------------------*/
+
+#define CONV_TEST_TEMPLATE(fut, fut_arg_interface,                            \
+                           ref, ref_arg_interface,                            \
+                           suffix, output_type)                               \
+    JTEST_DEFINE_TEST(fut##_tests, fut)                                       \
+    {                                                                         \
+        TEMPLATE_DO_ARR_DESC(                                                 \
+            input_idx, ARR_DESC_t *, input_ptr, conv_##suffix##_a_inputs      \
+            ,                                                                 \
+            void * input_a_ptr = input_ptr->data_ptr;                         \
+            void * input_b_ptr = ARR_DESC_ELT(                                \
+                ARR_DESC_t *, input_idx,                                      \
+                &(conv_##suffix##_b_inputs))->data_ptr;                       \
+                                                                              \
+            TEMPLATE_DO_ARR_DESC(                                             \
+                conv_len_idx, uint32_t, conv_len_a, conv_lens_a               \
+                ,                                                             \
+                uint32_t conv_len_b = ARR_DESC_ELT(                           \
+                    uint32_t, conv_len_idx, &(conv_lens_b));                  \
+                                                                              \
+                JTEST_DUMP_STRF("Input A Length: %d\n"                        \
+                                "Input B Length: %d\n",                       \
+                                (int)conv_len_a,                              \
+                                (int)conv_len_b);                             \
+                                                                              \
+                TEST_CALL_FUT_AND_REF(                                        \
+                    fut, fut_arg_interface(                                   \
+                        input_a_ptr, conv_len_a, input_b_ptr, conv_len_b),    \
+                    ref, ref_arg_interface(                                   \
+                        input_a_ptr, conv_len_a, input_b_ptr, conv_len_b));   \
+                                                                              \
+                FILTERING_SNR_COMPARE_INTERFACE(                              \
+                    conv_len_a + conv_len_b - 1,                              \
+                    output_type)));                                           \
+                                                                              \
+        return JTEST_TEST_PASSED;                                             \
+    }                                                                         \
+                                                                              \
+
+#define CONV_PARTIAL_TEST_TEMPLATE(fut, fut_arg_interface,                    \
+                                   ref, ref_arg_interface,                    \
+                                   suffix, output_type)                       \
+    JTEST_DEFINE_TEST(fut##_tests, fut)                                       \
+    {                                                                         \
+        TEMPLATE_DO_ARR_DESC(                                                 \
+            input_idx, ARR_DESC_t *, input_ptr, conv_##suffix##_a_inputs      \
+            ,                                                                 \
+            void * input_a_ptr = input_ptr->data_ptr;                         \
+            void * input_b_ptr = ARR_DESC_ELT(                                \
+                ARR_DESC_t *, input_idx,                                      \
+                &(conv_##suffix##_b_inputs))->data_ptr;                       \
+            TEMPLATE_DO_ARR_DESC(                                             \
+                conv_len_idx, uint32_t, conv_len_a, conv_lens_a               \
+                ,                                                             \
+                uint32_t conv_len_b = ARR_DESC_ELT(                           \
+                    uint32_t, conv_len_idx, &(conv_lens_b));                  \
+                                                                              \
+                TEMPLATE_DO_ARR_DESC(                                         \
+                    first_index_idx, uint32_t, first_index,                   \
+                    first_index_arr_desc                                      \
+                    ,                                                         \
+                    TEMPLATE_DO_ARR_DESC(                                     \
+                        num_points_idx, uint32_t, num_points,                 \
+                        num_points_arr_desc                                   \
+                        ,                                                     \
+                        if (CONV_TEST_VALID_PARTIAL_PARAMS(                   \
+                                conv_len_a, conv_len_b,                       \
+                                first_index, num_points))                     \
+                        {                                                     \
+                            /* Display test parameter values */               \
+                            JTEST_DUMP_STRF("Input A Length: %d\n"            \
+                                            "Input B Length: %d\n"            \
+                                            "First Sample Index: %d\n"        \
+                                            "Number of Output Points: %d\n",  \
+                                            (int)conv_len_a,                  \
+                                            (int)conv_len_b,                  \
+                                            (int)first_index,                 \
+                                            (int)num_points);                 \
+                                                                              \
+                           memset(filtering_output_ref,0,                     \
+                                 (2*CONV_MAX_INPUT_ELTS)*sizeof(output_type)); \
+                           memset(filtering_output_fut,0,                     \
+                                 (2*CONV_MAX_INPUT_ELTS)*sizeof(output_type)); \
+                                                                              \
+                            TEST_CALL_FUT_AND_REF(                            \
+                                fut, fut_arg_interface(                       \
+                                    input_a_ptr, conv_len_a,                  \
+                                    input_b_ptr, conv_len_b,                  \
+                                    first_index, num_points),                 \
+                                ref, ref_arg_interface(                       \
+                                    input_a_ptr, conv_len_a,                  \
+                                    input_b_ptr, conv_len_b,                  \
+                                    first_index, num_points));                \
+                                                                              \
+                            FILTERING_SNR_COMPARE_INTERFACE_OFFSET(           \
+                                first_index,                                  \
+                                num_points,                                   \
+                                output_type);                                 \
+                        } else {                                              \
+                            /* FUT should return ARM_MATH_ARGUMENT_ERROR*/    \
+                            /* if first_index and num_points don't make */    \
+                            /* sense*/                                        \
+                                                                              \
+                            arm_status conv_test_retval;                      \
+                            TEST_CALL_FUT(                                    \
+                                conv_test_retval = fut,                       \
+                                fut_arg_interface(                            \
+                                    input_a_ptr, conv_len_a,                  \
+                                    input_b_ptr, conv_len_b,                  \
+                                    first_index, num_points));                \
+                                                                              \
+                            if (conv_test_retval != ARM_MATH_ARGUMENT_ERROR) { \
+                                JTEST_DUMP_STR("FUT failed to raise error."); \
+                                /* return JTEST_TEST_FAILED; */               \
+                            }                                                 \
+                        }))));                                                \
+                                                                              \
+        return JTEST_TEST_PASSED;                                             \
+    }
+
+#define CONV_DEFINE_TEST(fn_name, suffix, output_type, test_template)   \
+    test_template(                                                      \
+        arm_##fn_name##_##suffix,                                       \
+        CONV_arm_##fn_name##_INPUT_INTERFACE,                           \
+        ref_##fn_name##_##suffix,                                       \
+        CONV_ref_##fn_name##_INPUT_INTERFACE,                           \
+        suffix,                                                         \
+        output_type                                                     \
+        ) /* Note the lacking semicolon*/
+
+/* Tests on functions without partial outputs */
+CONV_DEFINE_TEST(conv          , f32, float32_t, CONV_TEST_TEMPLATE);
+CONV_DEFINE_TEST(conv          , q31, q31_t    , CONV_TEST_TEMPLATE);
+CONV_DEFINE_TEST(conv          , q15, q15_t    , CONV_TEST_TEMPLATE);
+CONV_DEFINE_TEST(conv          , q7 , q7_t     , CONV_TEST_TEMPLATE);
+CONV_DEFINE_TEST(conv_opt      , q15, q15_t    , CONV_TEST_TEMPLATE);
+CONV_DEFINE_TEST(conv_opt      , q7 , q7_t     , CONV_TEST_TEMPLATE);
+CONV_DEFINE_TEST(conv_fast     , q31, q31_t    , CONV_TEST_TEMPLATE);
+CONV_DEFINE_TEST(conv_fast     , q15, q15_t    , CONV_TEST_TEMPLATE);
+CONV_DEFINE_TEST(conv_fast_opt , q15, q15_t    , CONV_TEST_TEMPLATE);
+
+/* Tests on functions with partial outputs  */
+CONV_DEFINE_TEST(conv_partial          , f32, float32_t, CONV_PARTIAL_TEST_TEMPLATE);
+CONV_DEFINE_TEST(conv_partial          , q31, q31_t    , CONV_PARTIAL_TEST_TEMPLATE);
+CONV_DEFINE_TEST(conv_partial          , q15, q15_t    , CONV_PARTIAL_TEST_TEMPLATE);
+CONV_DEFINE_TEST(conv_partial          , q7 , q7_t     , CONV_PARTIAL_TEST_TEMPLATE);
+CONV_DEFINE_TEST(conv_partial_fast     , q31, q31_t    , CONV_PARTIAL_TEST_TEMPLATE);
+CONV_DEFINE_TEST(conv_partial_fast     , q15, q15_t    , CONV_PARTIAL_TEST_TEMPLATE);
+CONV_DEFINE_TEST(conv_partial_fast_opt , q15, q15_t    , CONV_PARTIAL_TEST_TEMPLATE);
+CONV_DEFINE_TEST(conv_partial_opt      , q15, q15_t    , CONV_PARTIAL_TEST_TEMPLATE);
+CONV_DEFINE_TEST(conv_partial_opt      , q7 , q7_t     , CONV_PARTIAL_TEST_TEMPLATE);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(conv_tests)
+{
+  /*
+    To skip a test, comment it out.
+  */
+  JTEST_TEST_CALL(arm_conv_f32_tests);
+  JTEST_TEST_CALL(arm_conv_q31_tests);
+  JTEST_TEST_CALL(arm_conv_q15_tests);
+  JTEST_TEST_CALL(arm_conv_q7_tests);
+
+  JTEST_TEST_CALL(arm_conv_opt_q15_tests);
+  JTEST_TEST_CALL(arm_conv_opt_q7_tests);
+
+  JTEST_TEST_CALL(arm_conv_fast_q31_tests);
+  JTEST_TEST_CALL(arm_conv_fast_q15_tests);
+
+  JTEST_TEST_CALL(arm_conv_fast_opt_q15_tests);
+
+  JTEST_TEST_CALL(arm_conv_partial_f32_tests);
+  JTEST_TEST_CALL(arm_conv_partial_q31_tests);
+  JTEST_TEST_CALL(arm_conv_partial_q15_tests);
+  JTEST_TEST_CALL(arm_conv_partial_q7_tests);
+
+  JTEST_TEST_CALL(arm_conv_partial_fast_q31_tests);
+  JTEST_TEST_CALL(arm_conv_partial_fast_q15_tests);
+
+  JTEST_TEST_CALL(arm_conv_partial_fast_opt_q15_tests);
+
+  JTEST_TEST_CALL(arm_conv_partial_opt_q15_tests);
+  JTEST_TEST_CALL(arm_conv_partial_opt_q7_tests);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/correlate_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/correlate_tests.c
new file mode 100644
index 0000000..b00c7cc
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/correlate_tests.c
@@ -0,0 +1,310 @@
+#include "jtest.h"
+#include "filtering_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "filtering_templates.h"
+#include "type_abbrev.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Header Stuff */
+/*--------------------------------------------------------------------------------*/
+
+#define CORRELATE_MAX_INPUT_ELTS  32
+#define CORRELATE_MAX_OUTPUT_ELTS (CORRELATE_MAX_INPUT_ELTS * 2)
+
+/*--------------------------------------------------------------------------------*/
+/* Input Interfaces */
+/*--------------------------------------------------------------------------------*/
+/*
+ *  General:
+ *  Input interfaces provide inputs to functions inside test templates.  They
+ *  ONLY provide the inputs.  The output variables should be hard coded.
+ *
+ *  The input interfaces must have the following format:
+ *
+ *  ARM_xxx_INPUT_INTERFACE() or
+ *  REF_xxx_INPUT_INTERFACE()
+ *
+ *  The xxx must be lowercase, and is intended to be the indentifying substring
+ *  in the function's name.  Acceptable values are 'sub' or 'add' from the
+ *  functions arm_add_q31.
+ */
+
+#define CORRELATE_arm_correlate_INPUT_INTERFACE(input_a, input_a_len, input_b, input_b_len) \
+    PAREN(input_a, input_a_len, input_b, input_b_len, (void*)filtering_output_fut)
+
+#define CORRELATE_ref_correlate_INPUT_INTERFACE(input_a, input_a_len, input_b, input_b_len) \
+    PAREN(input_a, input_a_len, input_b, input_b_len, (void*)filtering_output_ref)
+
+#define CORRELATE_arm_correlate_opt_INPUT_INTERFACE(    \
+    input_a, input_a_len,                               \
+    input_b, input_b_len)                               \
+    PAREN(input_a, input_a_len, input_b, input_b_len,   \
+          (void*) filtering_output_fut,                 \
+          (void*) filtering_scratch)
+
+#define CORRELATE_arm_correlate_opt_q7_INPUT_INTERFACE(  \
+    input_a, input_a_len,                                \
+    input_b, input_b_len)                                \
+    PAREN(input_a, input_a_len, input_b, input_b_len,    \
+          (void*) filtering_output_fut,                  \
+          (void*) filtering_scratch,                     \
+          (void*) filtering_scratch2)
+
+#define CORRELATE_ref_correlate_opt_INPUT_INTERFACE(    \
+    input_a, input_a_len,                               \
+    input_b, input_b_len)                               \
+    PAREN(input_a, input_a_len, input_b, input_b_len,   \
+          (void*) filtering_output_ref,                 \
+          (void*) filtering_scratch)
+
+#define CORRELATE_ref_correlate_opt_q7_INPUT_INTERFACE( \
+    input_a, input_a_len,                               \
+    input_b, input_b_len)                               \
+    PAREN(input_a, input_a_len, input_b, input_b_len,   \
+          (void*) filtering_output_ref,                 \
+          (void*) filtering_scratch,                    \
+          (void*) filtering_scratch2)
+
+#define CORRELATE_arm_correlate_fast_INPUT_INTERFACE(input_a, input_a_len,          \
+                                           input_b, input_b_len)                    \
+    PAREN(input_a, input_a_len, input_b, input_b_len, (void*)filtering_output_fut)
+
+#define CORRELATE_ref_correlate_fast_INPUT_INTERFACE(input_a, input_a_len,          \
+                                           input_b, input_b_len)                    \
+    PAREN(input_a, input_a_len, input_b, input_b_len, (void*)filtering_output_ref)
+
+#define CORRELATE_arm_correlate_fast_opt_INPUT_INTERFACE(   \
+    input_a, input_a_len,                                   \
+    input_b, input_b_len)                                   \
+    PAREN(input_a, input_a_len, input_b, input_b_len,       \
+          (void*) filtering_output_fut,                     \
+          (void*) filtering_scratch)
+
+#define CORRELATE_ref_correlate_fast_opt_INPUT_INTERFACE(   \
+    input_a, input_a_len,                                   \
+    input_b, input_b_len)                                   \
+    PAREN(input_a, input_a_len, input_b, input_b_len,       \
+          (void*) filtering_output_ref,                     \
+          (void*) filtering_scratch)
+
+/*--------------------------------------------------------------------------------*/
+/* Convolution Inputs */
+/*--------------------------------------------------------------------------------*/
+
+/* The following symbols alias the filtering_q31_inputs array:
+ *
+ * - filtering_q15_inputs
+ * - filtering_q7_inputs
+ *
+ * The aliasing conflicts with the instantiation of #ARR_DESC_t structs.
+ *
+ * These macro-level aliases allow the #CORRELATE_DEFINE_RAND_INPUT_ARR_DESCS() macro
+ * to correctly select the filtering_q31_input or filtering_f32_input array,
+ * within a template, by type_suffix.
+ *
+ */
+#define CORRELATE_f32_INPUTS filtering_f32_inputs
+#define CORRELATE_q31_INPUTS filtering_q31_inputs
+#define CORRELATE_q15_INPUTS filtering_q31_inputs
+#define CORRELATE_q7_INPUTS  filtering_q31_inputs
+
+/**
+ *  Defines #ARR_DESC_t objects that wrap existing, type-specific, common
+ *  inputs.
+ */
+#define CORRELATE_DEFINE_RAND_INPUT_ARR_DESCS(type_suffix)      \
+    ARR_DESC_DEFINE_USING_ARR(                                  \
+        TYPE_FROM_ABBREV(type_suffix),                          \
+        correlate_input_rand1_##type_suffix,                    \
+        CORRELATE_##type_suffix##_INPUTS,                       \
+        0,                                                      \
+        CORRELATE_MAX_INPUT_ELTS);                              \
+                                                                \
+    ARR_DESC_DEFINE_USING_ARR(                                  \
+        TYPE_FROM_ABBREV(type_suffix),                          \
+        correlate_input_rand2_##type_suffix,                    \
+        CORRELATE_##type_suffix##_INPUTS,                       \
+        1,                                                      \
+        CORRELATE_MAX_INPUT_ELTS)  /* Note the lacking semicolon */
+
+CORRELATE_DEFINE_RAND_INPUT_ARR_DESCS(f32);
+CORRELATE_DEFINE_RAND_INPUT_ARR_DESCS(q31);
+CORRELATE_DEFINE_RAND_INPUT_ARR_DESCS(q15);
+CORRELATE_DEFINE_RAND_INPUT_ARR_DESCS(q7);
+ARR_DESC_DEFINE(float32_t, correlate_input_zeros, CORRELATE_MAX_INPUT_ELTS, CURLY(0));
+
+/**
+ *  Define Input #ARR_DESC_t arrays by type suffix.
+ *
+ *  Taking inputs in parallel from the 'a' and 'b' arrays yields the following
+ *  test cases (star is correlate):
+ *
+ *  - zero_array   * zero_array
+ *  - zero_array   * random_array
+ *  - random_array * zero_array
+ *  - random_array * different_random_arary
+ */
+#define CORRELATE_DEFINE_ALL_INPUTS(type_suffix)                  \
+    ARR_DESC_DEFINE(ARR_DESC_t *,                                 \
+                    correlate_##type_suffix##_a_inputs,           \
+                    4,                                            \
+                    CURLY(                                        \
+                        &correlate_input_zeros,                   \
+                        &correlate_input_zeros,                   \
+                        &correlate_input_rand1_##type_suffix,     \
+                        &correlate_input_rand1_##type_suffix      \
+                        ));                                       \
+    ARR_DESC_DEFINE(ARR_DESC_t *,                                 \
+                    correlate_##type_suffix##_b_inputs,           \
+                    4,                                            \
+                    CURLY(                                        \
+                        &correlate_input_zeros,                   \
+                        &correlate_input_rand1_##type_suffix,     \
+                        &correlate_input_zeros,                   \
+                        &correlate_input_rand2_##type_suffix      \
+                        )) /* Note the lacking semicolon */
+
+CORRELATE_DEFINE_ALL_INPUTS(f32);
+CORRELATE_DEFINE_ALL_INPUTS(q31);
+CORRELATE_DEFINE_ALL_INPUTS(q15);
+CORRELATE_DEFINE_ALL_INPUTS(q7);
+
+/*--------------------------------------------------------------------------------*/
+/* Convolution Lengths */
+/*--------------------------------------------------------------------------------*/
+
+/*
+ *  The correlate_lens_a and correlate_lens_b #ARR_DESC_t objects are accessed in parallel
+ *  to provide correlate-length pairs. Taken in parallel they provide the
+ *  following cases:
+ *
+ *  - 1 * 1    : Shortest correlate possible.
+ *  - 1 * 2    : Short correlate , one side is degenerate.
+ *  - 17 * 1   : Medium correlate, one side is degenerate.
+ *  - 15 * MAX : Longest correlate.
+ *  MAX * MAX  : Longest correlate.
+ */
+ARR_DESC_DEFINE(uint32_t,
+                correlate_lens_a,
+                5,
+                CURLY(
+                    1,
+                    1,
+                    17,
+                    15,
+                    CORRELATE_MAX_INPUT_ELTS
+                    ));
+
+ARR_DESC_DEFINE(uint32_t,
+                correlate_lens_b,
+                5,
+                CURLY(
+                    1,
+                    2,
+                    1,
+                    CORRELATE_MAX_INPUT_ELTS,
+                    CORRELATE_MAX_INPUT_ELTS
+                    ));
+
+/*--------------------------------------------------------------------------------*/
+/* Convolution Tests */
+/*--------------------------------------------------------------------------------*/
+
+#define CORRELATE_TEST_TEMPLATE(fut, fut_arg_interface,                                \
+                           ref, ref_arg_interface,                                     \
+                           suffix, output_type)                                        \
+    JTEST_DEFINE_TEST(fut##_tests, fut)                                                \
+    {                                                                                  \
+        TEMPLATE_DO_ARR_DESC(                                                          \
+            input_idx, ARR_DESC_t *, input_ptr, correlate_##suffix##_a_inputs          \
+            ,                                                                          \
+            void * input_a_ptr = input_ptr->data_ptr;                                  \
+            void * input_b_ptr = ARR_DESC_ELT(                                         \
+                ARR_DESC_t *, input_idx,                                               \
+                &(correlate_##suffix##_b_inputs))->data_ptr;                           \
+                                                                                       \
+            TEMPLATE_DO_ARR_DESC(                                                      \
+                correlate_len_idx, uint32_t, correlate_len_a, correlate_lens_a         \
+                ,                                                                      \
+                uint32_t correlate_len_b = ARR_DESC_ELT(                               \
+                    uint32_t, correlate_len_idx, &(correlate_lens_b));                 \
+                                                                                       \
+                /* Display test parameter values */                                    \
+                 JTEST_DUMP_STRF("Input A Length: %d\n"                                \
+                                 "Input B Length: %d\n",                               \
+                                (int)correlate_len_a,                                  \
+                                (int)correlate_len_b);                                 \
+                                                                                       \
+                memset(filtering_output_ref,0,                                         \
+                      (2*CORRELATE_MAX_INPUT_ELTS)*sizeof(output_type));               \
+                memset(filtering_output_fut,0,                                         \
+                      (2*CORRELATE_MAX_INPUT_ELTS)*sizeof(output_type));               \
+                                                                                       \
+                TEST_CALL_FUT_AND_REF(                                                 \
+                    fut, fut_arg_interface(                                            \
+                        input_a_ptr, correlate_len_a, input_b_ptr, correlate_len_b),   \
+                    ref, ref_arg_interface(                                            \
+                        input_a_ptr, correlate_len_a, input_b_ptr, correlate_len_b));  \
+                                                                                       \
+                FILTERING_SNR_COMPARE_INTERFACE(                                       \
+                    correlate_len_a + correlate_len_b - 2,                             \
+                    output_type)));                                                    \
+                                                                                       \
+        return JTEST_TEST_PASSED;                                                      \
+    }
+
+#define CORRELATE_DEFINE_TEST(fn_name, suffix, output_type, test_template)    \
+    test_template(                                                            \
+        arm_##fn_name##_##suffix,                                             \
+        CORRELATE_arm_##fn_name##_INPUT_INTERFACE,                            \
+        ref_##fn_name##_##suffix,                                             \
+        CORRELATE_ref_##fn_name##_INPUT_INTERFACE,                            \
+        suffix,                                                               \
+        output_type                                                           \
+        ) /* Note the lacking semicolon*/
+
+/* Tests on functions without partial outputs */
+CORRELATE_DEFINE_TEST(correlate          , f32, float32_t, CORRELATE_TEST_TEMPLATE);
+CORRELATE_DEFINE_TEST(correlate          , q31, q31_t    , CORRELATE_TEST_TEMPLATE);
+CORRELATE_DEFINE_TEST(correlate          , q15, q15_t    , CORRELATE_TEST_TEMPLATE);
+CORRELATE_DEFINE_TEST(correlate          , q7 , q7_t     , CORRELATE_TEST_TEMPLATE);
+CORRELATE_DEFINE_TEST(correlate_opt      , q15, q15_t    , CORRELATE_TEST_TEMPLATE);
+
+CORRELATE_TEST_TEMPLATE(
+   arm_correlate_opt_q7,
+   CORRELATE_arm_correlate_opt_q7_INPUT_INTERFACE,
+   ref_correlate_opt_q7,
+   CORRELATE_ref_correlate_opt_q7_INPUT_INTERFACE,
+   q7,
+   q7_t
+   );
+
+CORRELATE_DEFINE_TEST(correlate_fast     , q31, q31_t    , CORRELATE_TEST_TEMPLATE);
+CORRELATE_DEFINE_TEST(correlate_fast     , q15, q15_t    , CORRELATE_TEST_TEMPLATE);
+CORRELATE_DEFINE_TEST(correlate_fast_opt , q15, q15_t    , CORRELATE_TEST_TEMPLATE);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(correlate_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_TEST_CALL(arm_correlate_f32_tests);
+    JTEST_TEST_CALL(arm_correlate_q31_tests);
+    JTEST_TEST_CALL(arm_correlate_q15_tests);
+    JTEST_TEST_CALL(arm_correlate_q7_tests);
+
+    JTEST_TEST_CALL(arm_correlate_opt_q15_tests);
+    JTEST_TEST_CALL(arm_correlate_opt_q7_tests);
+
+    JTEST_TEST_CALL(arm_correlate_fast_q31_tests);
+    JTEST_TEST_CALL(arm_correlate_fast_q15_tests);
+
+    JTEST_TEST_CALL(arm_correlate_fast_opt_q15_tests);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/filtering_test_common_data.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/filtering_test_common_data.c
new file mode 100644
index 0000000..0fc4178
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/filtering_test_common_data.c
@@ -0,0 +1,757 @@
+#include "filtering_test_data.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Input/Output Buffers */
+/*--------------------------------------------------------------------------------*/
+
+//must be max(LMS_MAX_BLOCKSIZE*2, FILTERING_MAX_BLOCKSIZE * FILTERING_MAX_L)
+float32_t filtering_output_fut[LMS_MAX_BLOCKSIZE*2] = {0};
+float32_t filtering_output_ref[LMS_MAX_BLOCKSIZE*2] = {0};
+float32_t filtering_output_f32_fut[LMS_MAX_BLOCKSIZE*2] = {0};
+float32_t filtering_output_f32_ref[LMS_MAX_BLOCKSIZE*2] = {0};
+float32_t filtering_input_lms[LMS_MAX_BLOCKSIZE*2] = {0};
+__ALIGNED(8) float32_t filtering_pState[LMS_MAX_BLOCKSIZE + FILTERING_MAX_NUMTAPS] = {0};
+float32_t filtering_scratch[FILTERING_MAX_BLOCKSIZE * 3] = {0};
+float32_t filtering_scratch2[FILTERING_MAX_BLOCKSIZE * 3] = {0};
+float32_t filtering_coeffs_lms[FILTERING_MAX_NUMTAPS];
+
+const q31_t filtering_q31_inputs[FILTERING_MAX_BLOCKSIZE * FILTERING_MAX_M + FILTERING_MAX_NUMTAPS] =
+{
+    0xC14A5524, 0xCCABDA17, 0xAD6F5B56, 0xFDAFCE3B, 0xA9B226EB,
+    0x41F6F6A, 0xA5CE38BF, 0x3A978AFA, 0xBA44B82A, 0x855C0F8,
+    0x3D060524, 0x93D5E570, 0x97D7791D, 0xFFE0C38C, 0x26749841,
+    0xC0A6EE54, 0x218EC386, 0x39FF3726, 0x8DC1F7CA, 0x702F2CF5,
+    0xC1142FF1, 0xEC1476AB, 0x15F640DD, 0xE62CCE49, 0x3805DE7E,
+    0xF70871FE, 0xCF8BD360, 0x8D19A8A0, 0xD764F821, 0xA58558CF,
+    0x8C0CE04D, 0x50A46C19, 0x66D2370D, 0x50FA359A, 0xB646AE24,
+    0x6CE00F5C, 0xE6D48948, 0xB55BD831, 0x3B72950A, 0x9EB69530,
+    0x73394127, 0x773FA6F4, 0x9805A980, 0x838DE587, 0x9CF597F4,
+    0xA2AD1691, 0xFA81A473, 0x7CDC7D7F, 0x4A5190D0, 0xED895BB9,
+    0x8FD60F35, 0x1A21D530, 0xA0EB6DDA, 0xBDE6A516, 0x2501A3E1,
+    0x5ED893C8, 0xE1E175B1, 0xACBBB2F3, 0xED350907, 0xDB140D7E,
+    0xEEAE272D, 0xBE229841, 0xC18BFB88, 0xA6BB9B80, 0xBCF090E4,
+    0x24DB166C, 0xF9AB7E42, 0x62DF28D1, 0xC7004665, 0xE3F56FC6,
+    0x419E0C75, 0x46BE9F38, 0x2432B9B2, 0x758D83E0, 0xDCE12926,
+    0x3F57CB74, 0x1F4458E2, 0xF1DD639, 0x83A1FB49, 0x173AFC76,
+    0x86EF7531, 0x48D32F34, 0x7D3E3063, 0x8F2FB549, 0x5C314C9,
+    0x18CBEB6D, 0xA6F8B697, 0x447B9E9C, 0x2E32BA33, 0xD074D715,
+    0x81ACD746, 0xE55A4E04, 0x4891860F, 0x1DA3EB4F, 0xE0E6A27F,
+    0x20BFDEB4, 0xD0B3A25B, 0x40C10544, 0xC15656C, 0x15405EAE,
+    0x9858E3E1, 0xA36A9C4E, 0x88BD21F9, 0xAACF7A68, 0x773665E5,
+    0xCEDFDF66, 0x617A9610, 0x524FC968, 0xC2D086CD, 0x5F008079,
+    0x24DCA447, 0x6A4F5599, 0xB706CD4A, 0x1DE70608, 0xA33A2EE5,
+    0x137E488E, 0x98061B7B, 0x4079D69D, 0xA4A897D5, 0xC4CEC8F5,
+    0xD75F7883, 0x22406802, 0xF1AD70BB, 0x9D4ADD79, 0xBCBC7CE4,
+    0xB358C0D8, 0x85792E47, 0xA7ADAC05, 0x3D19EEAB, 0x331AC0AF,
+    0x33035831, 0x13D93987, 0xFC542094, 0x845F317E, 0xDDC4BF8B,
+    0x1379E50C, 0x5C20193F, 0xFDD58298, 0x9D482B82, 0x4A6BE062,
+    0xDC8A757B, 0x272917C1, 0x90E1EFBC, 0x355AD882, 0xE6F8EA35,
+    0x604555A1, 0x7DFFFBB, 0xF58AE216, 0x9A11B463, 0xD3541BAD,
+    0xA1576756, 0x483BED8D, 0x1F05AFCC, 0xCEA63DFB, 0x55B84677,
+    0xFB2E04F2, 0x787AF96C, 0x84A12CD3, 0x460A9BD, 0x9DB22DD8,
+    0x1A8C7F28, 0x861E452E, 0x932D3F78, 0x7652D852, 0x73357BBA,
+    0xEBBB0A58, 0x62536AFA, 0x3F6B65EF, 0x6DC57B58, 0x9EB798CE,
+    0xE6B0A740, 0xDFF68B47, 0x3247FB8F, 0xFFF3D302, 0xA9FD3E40,
+    0x475A43D1, 0x6FF9528A, 0x2018A09D, 0x47E0F9C9, 0x4CF5F6D3,
+    0x2807CE34, 0xDD6FD8ED, 0x234045D1, 0x51CEB5F9, 0x25297896,
+    0x6443A0FE, 0x8F4449A9, 0xD4C3E1C6, 0xF01D52F1, 0x4E09C820,
+    0xF18F0810, 0xE1548689, 0xF9DE5A1F, 0x5286DC23, 0x48AC3A4B,
+    0xEA0C1BE0, 0xA1B785DB, 0x7086465D, 0x1CC10929, 0x1E1D716E,
+    0xED231D4C, 0x2049D108, 0xB8FF9971, 0x949CF8D4, 0x441F1E8B,
+    0xC3D95372, 0x69C324B4, 0xA10BFDC9, 0xC781DE78, 0x82476137,
+    0xE163DDF, 0x390DEEC2, 0xAF68CE5B, 0x8E680ABD, 0x8223A615,
+    0x92593380, 0x7B1465FE, 0x865AE957, 0x930F53EB, 0xED772EF7,
+    0x10E916B6, 0xE3BCFA68, 0x2ACB80BB, 0xE51C5590, 0x994714B5,
+    0xF30984EE, 0x59BBE1B4, 0xB4867DBC, 0xB91C706C, 0xBC16C218,
+    0xA8931CD0, 0x129A66AB, 0x13171F4D, 0x62882872, 0x4B167FD4,
+    0xE6902F4C, 0xFA794932, 0xD4B152C, 0xB0856EA9, 0x39466D55,
+    0x3669E451, 0x8F5B9E8C, 0x877A3C6A, 0x51B956B4, 0x367EAD2A,
+    0x9D2C662A, 0x78FB6880, 0x4E6D40B6, 0x4070EFDC, 0x4DF9679C,
+    0x20306EDB, 0xE381AAE7, 0xA55DA748, 0x9B8B617B, 0x3E036FAD,
+    0x84E4C4A7, 0xD5A3F517, 0x669BA988, 0x98FDDE8C, 0x67BD85CE,
+    0x34BBB46C, 0x76994800, 0x85B9D8B6, 0x6DFA2FEF, 0x205DB5C,
+    0x9F843C4C, 0x72721B52, 0x73EF6B86, 0x5FB98B61, 0xC323DDAC,
+    0x31D424B4, 0xF68C0D7E, 0x162FAF9D, 0x7B2A7A99, 0xF9392693,
+    0xC42D12C0, 0x8692A73E, 0xD9A1EE80, 0xDD956856, 0x44E7BDAC,
+    0x8D874532, 0x5F5C9DD0, 0x5D167858, 0x8559FEA2, 0x9D821476,
+    0xD9654ED2, 0x594C0DC7, 0x1A87B506, 0x3F693200, 0x7A651AB5,
+    0xA0CCBC8A, 0x9F9E662C, 0x78EF631, 0x2A09DA0, 0xB088C72F,
+    0x92EE0D42, 0x360DCD5F, 0xF333FE48, 0x8D63CC06, 0x233A8ACB,
+    0x706651ED, 0x7AA5C079, 0x262239D1, 0x3EBBEBB6, 0xA25A4F3D,
+    0x32581A06, 0x6E6FD780, 0x5773F7C7, 0x75ED1DDC, 0x90DF2D15,
+    0xBC79A9BC, 0xB7175917, 0x354E381C, 0x762AADD7, 0xF643DAC1,
+    0xF3BBF49E, 0xD2FECE7E, 0x6C8140F4, 0xD7694875, 0x92D30822,
+    0xC742A7CF, 0xB792ED98, 0x121CFE24, 0xA04E1EE7, 0x58CE268,
+    0x215A080, 0x316CB323, 0xFAB14A31, 0xE1C13C03, 0xFD8EF4F1,
+    0xF3F446D0, 0x6C6CEA0A, 0xBBFDF9FB, 0x67242969, 0xBE55A4EB,
+    0x8FF5534, 0x52F0DF1C, 0x9710ADE3, 0xD40F4A21, 0x7984E8E7,
+    0x419545EB, 0x993F7880, 0xAB246B20, 0x408AABC4, 0xCBF6EA49,
+    0xC0894C55, 0x4CAA6398, 0xA47856E9, 0xAF2AE47D, 0x22F55D33,
+    0xF0D37915, 0xD0634C72, 0xD983671, 0x2BCC5AF8, 0x9A77D48,
+    0xC11B5CFA, 0xF107CD7E, 0x3A6B3593, 0xE1425F05, 0x6271812A,
+    0x5B838310, 0xBD8418CA, 0x10A58792, 0x239F7137, 0xA13D5071,
+    0x7F9930D4, 0xA462664F, 0x54180F8E, 0x291585BA, 0xE586B87A,
+    0x144B2C12, 0x98E425C7, 0xBAA4B373, 0x18F0D03C, 0x99462AC0,
+    0xD8B4D2EF, 0x72473895, 0xA6BF5435, 0xEDAD53B, 0xE0912FA6,
+    0x5C33F331, 0x3D93CD7, 0x4D03D752, 0x20699929, 0xB89962F9,
+    0x36E781E9, 0xF58B642C, 0x5FCA69E3, 0x5960A7F4, 0xAD5AAFD0,
+    0xDF18324A, 0x3DB1E5AA, 0x76BA3876, 0x1BC29AF6, 0xBCC18841,
+    0x73A60174, 0x625BFF58, 0x67C57724, 0x4458E53C, 0xE157B095,
+    0x2B370837, 0x83DF6CE3, 0xDD08EEFA, 0x3F52A7C2, 0x191B4785,
+    0x60843D82, 0xB0DE11F1, 0x105EA26C, 0x6E1C7AA2, 0x47AADD14,
+    0xB6676D03, 0x3B8D4DF6, 0x737A694, 0x409521DC, 0x744206A,
+    0xC722023F, 0x2BE4EAD5, 0x63E11D76, 0xCA4A09AB, 0x5CF2D2B9,
+    0x31586916, 0xCDFD7D84, 0xB203F634, 0xAD7329D4, 0xC524582F,
+    0x2E53E6C1, 0xBB0E019B, 0xB8538C6A, 0x6A2542D, 0x8A6A00E5,
+    0x119725CC, 0x5406D347, 0x1B6FFAF1, 0xECCF71F1, 0x981117F2,
+    0x7167CA76, 0x74F4B880, 0x77A55F47, 0x59EADB62, 0x4A331D95,
+    0xBCBBA76F, 0xA45C4D50, 0xC718D5, 0x87CE05D1, 0x60D47AD5,
+    0xA5CA9C40, 0xB0061766, 0xE69B39DF, 0xBD5F1320, 0x9930EAD3,
+    0xA8B38325, 0x8DD090F, 0x6A6EEF37, 0x2DF16F66, 0xAB514C7E,
+    0x31109C58, 0xFD48C7FC, 0x515341CA, 0x77AB8EA6, 0x41328DAF,
+    0xBAF8D31E, 0xA4B31611, 0xED37F331, 0x7A832A22, 0xA22591C7,
+    0x722D1F89, 0x3B19CF18, 0x261B8A4D, 0xC3F6F6DB, 0xCF8CED61,
+    0x990FA250, 0xA02E72A9, 0x560DCEA2, 0xB08E67B4, 0x3674E663,
+    0x97CC3852, 0xA7EB2EAC, 0xFFDE0AA8, 0xA64719A, 0x23269EDD,
+    0x3C0B339E, 0x86284D40, 0x48D82ECB, 0xA4D4CCF8, 0x43631B91,
+    0x4BF0C248, 0xB6497B9B, 0x6827BC58, 0xE30B7AF9, 0xA0CCBF26,
+    0x6C3B7B71, 0xD744B3ED, 0xFA25D2F6, 0x4CDE642D, 0xD65B8142,
+    0xA6F9207F, 0xE7A207BE, 0xDB506684, 0x44DA4780, 0x9175EA0C,
+    0x156104AF, 0x4155E1B0, 0x6E3A6886, 0x9DBA1EA2, 0x5423D9C8,
+    0xCC024E22, 0x758F852A, 0x1DD6395, 0x2D19CBAD, 0xE164F5A1,
+    0xC2084602, 0x89C274AD, 0x13CB5562, 0xD7FE2D5B, 0xE07A4EE5,
+    0x1672BA91, 0x4F624CCF, 0x2E5EA4A3, 0x28FEEFAF, 0xBDDA6EF4,
+    0x32AFD40C, 0x99A5FB3B, 0xDD1D73A3, 0xA342CB3E, 0xA78445F5,
+    0x53979C3B, 0x427D7943, 0x5221B58C, 0xA6CE9A5E, 0xFB50ECA4,
+    0xBB86E36E, 0x60839F6D, 0xC5E1C2F3, 0xA1B7FB04, 0xFBB65E0C,
+    0x78B80F5E, 0xFD8D972B, 0x3BF3BA90, 0x2D572D9, 0x2B5BC920,
+    0xB6A0DE01, 0xD274D306, 0xC7C6C855, 0x9CAA669B, 0xB04AA641,
+    0x4D6B1760, 0x3E17ED79, 0xD23241B0, 0xA4A6F957, 0xCBDE76AF,
+    0x4E5F9493, 0x4C215DA5, 0x33A052B, 0x1A4D80C2, 0x40AEEBCA,
+    0x390D106B, 0xE9E8E018, 0x5AF3D6CF, 0xE35E1D4, 0xC4FB1C6,
+    0x14B6299B, 0x8D2E25F0, 0xCCBF932A, 0xC5AC18B6, 0x2227567D,
+    0x86B5CE2F, 0x26344534, 0x22C515EC, 0x2442B70D, 0xEC3721C6,
+    0x34EF687D, 0x9C06323A, 0xEAF3EA60, 0x60396F52, 0xEAE78AA1,
+    0xC9D06CBC, 0x6F95F6C8, 0x584CC258, 0xBA9A27BB, 0x66DF8D47,
+    0x9D4804EA, 0x57DD9E67, 0xF89C7895, 0xF5336111, 0x25C122C8,
+    0x62742114, 0xCFBF6D26, 0xBF9F6482, 0xE6F02CD9, 0x11083202,
+    0xC99E2618, 0x7EBC9351, 0x440112F1, 0xC9DFFBC1, 0x3BF4DC25,
+    0xB1BA7FA0, 0x61AF9AED, 0x6B1F7D29, 0xAD865294, 0xE3E01129,
+    0x7E9E77A5, 0x100435D7, 0x9FE3A71, 0x88597C81, 0x722849FA,
+    0x31C5A0AF, 0xFBA178DC, 0x7F102D31, 0x5CA07864, 0x950E6F98,
+    0x82C34882, 0x5D041F11, 0x8C613C57, 0xD398CFD1, 0x426F38AD,
+    0x5599AB1D, 0xFAFA078D, 0xAB25B413, 0xD94B32CF, 0xB288FE38,
+    0x2893BB46, 0x9A0B4168, 0xA91BCA94, 0x653A5E8D, 0x2174EBBE,
+    0xDEFE6415, 0x30DA429C, 0xD0C5E40C, 0xB4719AA4, 0xD29CE7A6,
+    0x905957CD, 0xCD287499, 0x83CA0AA7, 0xA8385832, 0x25A0CA02,
+    0xC20D47A4, 0xB562F556, 0x4BC19E4C, 0xD9E215C7, 0x27E838B4,
+    0xC58612F4, 0xA2827F6F, 0xC49DCDBA, 0x679B7362, 0x4E495845,
+    0xCFD2F0D1, 0x395E76A0, 0x375A655E, 0x92E2058F, 0x73F9F0CA,
+    0x61EFF3B3, 0x51FFD362, 0xE7410345, 0x7FDA8B3B, 0xA219E2E8,
+    0x17ABE543, 0x26557412, 0x4B30084D, 0xA68E191D, 0xFE0D93DF,
+    0x73EF127D, 0x4DECDDB1, 0x77FAF45F, 0xD6002898, 0x92DD0A40,
+    0x157F6DDF, 0xC2A55F8E, 0x4359F924, 0xFB630C3F, 0x338B6B58,
+    0xB2945F75, 0x4FA23A0E, 0x836EB8C0, 0xB3B18FD, 0x86114337,
+    0x24668ACB, 0x99BB82F0, 0x924C8A47, 0xBA959701, 0x81155ABF,
+    0x8C612D71, 0x36074CA7, 0xD1668C41, 0xE35F58C7, 0x7FC2802D,
+    0x8E6A7CF3, 0x65B07D07, 0x815F6A6B, 0x791BF0DD, 0x6E47D719,
+    0xC24394C7, 0xE84A6EB, 0xF194AFEE, 0x464A2F52, 0x677579FD,
+    0xEBA775AE, 0x1F6EEFF, 0x9A795237, 0x78D9D45F, 0x9D0B344D,
+    0xBBD34AB7, 0x2F85B12A, 0x16C5C2AD, 0x3990985D, 0x88DF3351,
+    0x82811AA5, 0x6D351F41, 0x4066A69D, 0x86B660BF, 0x6EDB4768,
+    0xDDD78CF0, 0xB5D74F6E, 0xE89E220C, 0x91439687, 0x947CC9C9,
+    0x3857E2BD, 0x302F8AE4, 0x1DABE7F8, 0x4832D6C9, 0x37D58FCB,
+    0x4EA8A711, 0xCD7BAC98, 0x19DBF8BC, 0xD8DE8DC2, 0xEAFF7E7B,
+    0xB7629C93, 0x792C6E19, 0xF7009192, 0xFF88439D, 0x2E196A66,
+    0xEC71B78C, 0xEAF4BB3A, 0x7C16225E, 0x668F337, 0xCBEE1608,
+    0x6D5B5552, 0x345DC590, 0x681209CC, 0x7B24A819, 0xD08A1416,
+    0x99888FE3, 0x9FC7288A, 0x24BD8502, 0xEA1D9678, 0x20EECA0,
+    0x59BEA057, 0x5ADE91EB, 0xDEA8E49D, 0xFA200E6F, 0x9149C81D,
+    0xF2281E93, 0x8A5B0451, 0x67312D58, 0xE3B849F1, 0xD2217960,
+    0x7CDF59F3, 0x33C775C0, 0x9EBA8799, 0x7DF9506, 0xB4E96110,
+    0xB8FCF3E3, 0xDEA059B2, 0x8229B6EA, 0x316486F6, 0x43919185,
+    0x6C0D90F3, 0x1C6F3DF8, 0x38DB92A9, 0x5CD41244, 0x2C9F0A7B,
+    0xDF4A315F, 0xF7CE9C66, 0x4C800860, 0x318D53E0, 0xF105C20D,
+    0xD753E1F2, 0x750810BA, 0xA17ECCA5, 0x2010140, 0x4D884763,
+    0xC2BB0DA7, 0xB2D5BA74, 0x141CECD4, 0x887FDFC3, 0xC64B53,
+    0x2D2A85F6, 0x15532B45, 0x5D5CBCE1, 0xBEB9A16A, 0xA214611B,
+    0x9FC5AC5F, 0x11AE5DD7, 0xA0B9A5A9, 0xFC648AF4, 0x740009AC,
+    0xED0E0321, 0xB8E6A61, 0x8910C544, 0xC74F26C8, 0x9525CCF3,
+    0xB41AEB59, 0xE61984CE, 0x598B2197, 0xA412E59D, 0xE1976DD4,
+    0xB29BBE16, 0x88FD9FB0, 0xB04006F3, 0xB45E309, 0xD5CC15F1,
+    0xD9DAF630, 0xDC809335, 0x803ED52, 0xB537F5A5, 0xA994F6EB,
+    0xF5288568, 0xF66FD264, 0x2EA2B3A6, 0x647619F3, 0xFFB38C7A,
+    0x1BC03B9, 0xB6BC3061, 0xBF30596E, 0xBE2AD27B, 0x8AC04220,
+    0x641979A3, 0x9ECCBB89, 0xA144FBC1, 0x4E8FAE26, 0x8C5A9D90,
+    0x299ED467, 0xD7C9C7E3, 0x1D4865ED, 0x76F31C3D, 0xCEE81CDF,
+    0xB479195E, 0x6FFB3AE1, 0xDC8A398, 0x300F7364, 0xC7940AFA,
+    0x3B85BE3E, 0xD98CC40D, 0xA24A3D89, 0x3A674204, 0x22888A38,
+    0x2E77F2D, 0xA2841C9C, 0xCF0689C3, 0x9FE98922, 0x89335017,
+    0x2D6B69A7, 0xFEDB63F9, 0x899AF4EF, 0x9F9F9B40, 0xA4BE97E8,
+    0xA51DAF7A, 0x16AC50D3, 0xA8D7ED6, 0xED193443, 0x7615EF1B,
+    0xB0DF6A4E, 0x64FFE794, 0xE3DB2C9A, 0x7435B022, 0x556E825C,
+    0x23802AF9, 0xC25098A4, 0xE75A18BB, 0x70B2A7B9, 0x7FB81BF,
+    0x63EF910, 0x6C669591, 0x6574DD2B, 0xCF6E379D, 0xD2B3AFAC,
+    0x1E6A1101, 0x1DE22385, 0x2338191F, 0xC69704B6, 0xCBABC599,
+    0x54EB4809, 0x7839BE6D, 0xD50017DD, 0x39B1A0E1, 0x288D52D3,
+    0x2D52668C, 0x20D22A68, 0x4E1207D1, 0x3FCC0EFE, 0x47F3FE64,
+    0x25177A90, 0xB4BFDD4D, 0xDA8DBDCE, 0x6F7275A8, 0x6BEAA655,
+    0xAA1810FC, 0xE4DB593A, 0x8A4D4BC0, 0x2C402E93, 0xF1C0F7F9,
+    0x6F0CC577, 0x70412414, 0x752F9DC1, 0xD82E38EA, 0xAC455F7B,
+    0x4DCD4EDB, 0x92BC2696, 0xFB03F135, 0x4FCA1F8C, 0xBD5E75F6,
+    0x502F41B0, 0x3616D3F1, 0x2E5B8E31, 0x2026EB19, 0x57E783D7,
+    0x467BBE00, 0x4703ABA3, 0x1F776B9C, 0xE2570A84, 0xFEC7DB48,
+    0x1BD5012, 0xFD0A2D5D, 0x7FCC29F2, 0x291304B6, 0x99D5D8ED,
+    0xC7551C8, 0xFD12F38F, 0xBADE8892, 0xDF749997, 0xA5DAE2F,
+    0x2B9FA269, 0x5C13CFED, 0x15E9A399, 0x54437F4E, 0xA72DB2AB,
+    0x56186AA1, 0xFE4DB55C, 0xA34D7836, 0x2A879760, 0xC63FA94,
+    0xAC18B207, 0x5FC78B3, 0x7F10621E, 0xA769E6B2, 0xEC9F4A11,
+    0xCE3F982C, 0x62BA2EF5, 0xA5F239CD, 0x73D63FED, 0xE36E9F5E,
+    0x8AC1DA0E, 0x3F3DB3EB, 0x738326EA, 0x35C366B1, 0xCD476E86,
+    0x82F6B208, 0xF11A9FC1, 0x426AC396, 0x7E4D1B93, 0x75E4EDB7,
+    0xAF3C44A7, 0x51A5EF5C, 0xFAD2463D, 0x8A5639CA, 0xC995AC78,
+    0xCC4BE4F6, 0x3AFE7F8D, 0x66993D04, 0x4386FF37, 0xCBC1C6C2,
+    0x55A8F5EC, 0xE81A9A75, 0x30A67E1B, 0x4A4A7D0C, 0x20F7F993,
+    0x1891805, 0x738976AD, 0xD426E7D6, 0x3C5CEEBF, 0x4499187F,
+    0xABF17C97, 0x447C317F, 0x68D8419C, 0x7AAB6456, 0x421BCF29,
+    0xF6740F9C, 0x8916BB8D, 0x3D72AAB, 0x9AD54DD7, 0x7549C6EE,
+    0x7317342B, 0xA18546D4, 0x1056BDA7, 0x54BBCCCE, 0x8CE63E46,
+    0x5D146234, 0x33BE6C63, 0xB250C4E5, 0x89D72335, 0x87C36BA,
+    0xB65530CC, 0x2DFAC48C, 0x1663D16F, 0x59B80AA, 0x950274EA,
+    0x92532D4A, 0x3CEF802D, 0x492FBDA5, 0xA63A2574, 0xEF8005C2,
+    0x94A18651, 0xAF627ABA, 0x6829B238, 0xA698F646, 0xD2598516,
+    0x10144D36, 0xD9B1D1B9, 0xAB2ACF05, 0x5395B699, 0xA7851C75,
+    0x1806C6F3, 0xAE970306, 0x3284B145, 0x98F4FE8F, 0xECDD35CC,
+    0xDDC1EE0E, 0xC4848865, 0x925826BD, 0x4078BE39, 0x68A8561A,
+    0x323045DC, 0xA933B37F, 0xBA2AEE2E, 0x4F24F65D, 0x349EE246,
+    0xF97B9D0E, 0x46DC5759, 0x4529F425, 0x80D17B42, 0x8E16F709,
+    0x1B42206A, 0x4934A526, 0x391BB6DE, 0xB52EF45C, 0x26C30290,
+    0xCBA23CAA, 0xA501A8C3, 0xD922C4F8, 0xE8824E53, 0x6F4255DC,
+    0x5960B544, 0x58BC69D6, 0xCA936323, 0xFDDF053C, 0xC2E002D6,
+    0x7D750755, 0x8A3F9CD1, 0x35F8F6F8, 0xFB7BD154, 0x65CFF94F,
+    0x390A58DD, 0xD97C4093, 0x501CA2A3, 0x8EA5DEBC, 0xCA93461F,
+    0xE02D984C, 0x126F8517, 0x39FDD887, 0x46241AE9, 0x777E854D,
+    0xE2B36349, 0x58E3FA9F, 0x971DEF1E, 0x8E156228, 0xC0E14E9,
+    0xA9A01BE6, 0xB318C990, 0x971680D6, 0xA1F359CE, 0x487E23F4,
+    0x7DE465B0, 0x4E4C905E, 0x2A652959, 0x116FF167, 0x5C74AAB9,
+    0x467BBE00, 0x4703ABA3, 0x1F776B9C, 0xE2570A84, 0xFEC7DB48,
+    0x1BD5012, 0xFD0A2D5D, 0x7FCC29F2, 0x291304B6, 0x99D5D8ED,
+    0xC7551C8, 0xFD12F38F, 0xBADE8892, 0xDF749997, 0xA5DAE2F,
+    0x2B9FA269, 0x5C13CFED, 0x15E9A399, 0x54437F4E, 0xA72DB2AB,
+    0x56186AA1, 0xFE4DB55C, 0xA34D7836, 0x2A879760, 0xC63FA94,
+    0xAC18B207, 0x5FC78B3, 0x7F10621E, 0xA769E6B2, 0xEC9F4A11,
+    0xCE3F982C, 0x62BA2EF5, 0xA5F239CD, 0x4FEFC920, 0x28DF4EB8,
+    0x29EBF45A, 0x1E350CF6
+ };
+
+/* The source data is random across the q31_t range. Accessing it by word should
+   remain random. */
+const q15_t * filtering_q15_inputs = (q15_t *) filtering_q31_inputs;
+const q7_t * filtering_q7_inputs = (q7_t *) filtering_q31_inputs;
+
+const float32_t filtering_f32_inputs[FILTERING_MAX_BLOCKSIZE * FILTERING_MAX_M + FILTERING_MAX_NUMTAPS] =
+{
+    43.0264275639  , -17.0525215570 , -94.8488973910 , -8.1924989580  , 7.2830326091   , 66.8368719314  , 33.9778190671  , 117.8652289772 ,
+    -129.6077797465, -14.6420815368 , 18.0239223278  , 20.6760530292  , 55.0375037651  , 1.8674609862   , -85.6534302408 , -33.5750364909 ,
+    29.2110949614  , 110.4727049460 , -94.1914619387 , -1.4084169343  , 83.5181653041  , 47.3073514127  , -13.3420621181 , 30.3389699104  ,
+    12.1188124277  , 100.9730921941 , -114.0146362390, -77.5823200409 , 37.2019034618  , 40.0026301128  , -58.3387276630 , -34.9472398600 ,
+    -5.1169678311  , -87.7660091118 , -150.5888601131, 56.0349370503  , 50.2168884079  , -74.2313236767 , 22.3648603560  , -6.8676387051  ,
+    74.8957303680  , -90.1292012823 , -55.1436241586 , -66.6732976100 , -6.7918147615  , 7.7612697081   , 35.7892605979  , -20.0470508830 ,
+    41.8369017546  , -143.7378056984, -41.9127158600 , -108.3531841158, -57.1917422289 , -124.2808828105, 38.9316388820  , -77.9212517405 ,
+    37.1990818377  , -28.9545952748 , -155.6371057564, 45.8088886393  , 36.2537018275  , -6.5727656016  , -104.2070491921, 45.5583813729  ,
+    -19.7674717059 , -80.4802190947 , -1.4444563441  , -42.2142256438 , 36.6546339194  , -57.0866498590 , 44.4677067511  , 65.7285753407  ,
+    -103.8158864647, 25.4348723711  , -153.5419639389, 39.3608409474  , 49.1658103436  , 79.5570602275  , 75.2944095996  , 58.9394700746  ,
+    -53.1018534392 , 33.4172444014  , 35.6224682287  , -64.4353396418 , -125.8464291251, -47.6072111617 , -26.2177687594 , -12.0061322096 ,
+    -17.7887967585 , -28.2926175090 , -62.0691715749 , 40.5098573604  , -191.1123732593, 119.6750713043 , 19.6182375803  , -26.7615252921 ,
+    2.2957847015   , -108.3436451287, -50.5906164995 , -5.6360985100  , -11.6772204201 , -84.2765293757 , -60.9317810068 , 82.0446350218  ,
+    -70.2048296348 , 72.8738253222  , 60.2450218115  , 114.2741231228 , 46.8180775285  , 6.9915412654   , -8.9909197429  , -78.9165936808 ,
+    66.4731535459  , -68.4235455651 , -79.8254597080 , -10.6308477115 , -62.6161569330 , -55.7744410292 , -11.8408366528 , 98.1034940997  ,
+    35.8213741877  , -54.4694482732 , 86.9631830044  , -53.0343838122 , -47.4898642865 , -47.2010929590 , -31.3312639685 , -23.0908245172 ,
+    12.0258009869  , -5.1098204703  , -9.8420230737  , -107.3328761158, 44.6810431959  , -17.9083820345 , -60.9753512872 , -7.5915088994  ,
+    17.2250813329  , 57.9176125648  , 124.3004161362 , -63.1950908493 , 120.5788885640 , -44.1734238117 , -91.7408095116 , -43.5696066595 ,
+    -49.9560710099 , -167.8513443296, -70.9437505499 , -46.4109705355 , -64.2264526456 , -13.9995803916 , -100.9548186356, 9.9101010575   ,
+    -50.0615130815 , -55.7590145012 , -60.3195153388 , 61.7913378549  , -102.0850899209, 53.2360193126  , -25.8997883369 , 75.1445512333  ,
+    -113.8148602310, 17.8027281119  , -19.5006822722 , -44.2169628471 , 107.5017084384 , -113.7909124666, -43.9735396033 , 7.6880981388   ,
+    46.7384653508  , 9.9047443751   , 81.8646964362  , 132.3812863877 , -95.6959050236 , -68.5015813484 , 65.8586404494  , 18.5039353889  ,
+    -30.1786166621 , -90.3098515667 , -22.9356228552 , -20.5778272423 , -2.2127786675  , -35.4418447703 , -51.8722915974 , -107.9024439078,
+    -51.5940748232 , -51.7463262677 , 74.2795485984  , 94.2205022462  , 9.7016384049   , -47.3556083155 , -36.7822314478 , -151.6455525363,
+    -15.7183814485 , 78.2063383182  , 0.1516414969   , 37.9304181609  , 20.6185902740  , -22.2164106778 , 6.1160554677   , 2.4061326953   ,
+    -111.6681824598, -60.0858917090 , 75.1698614693  , -76.5787410444 , 28.3391655715  , -2.4946186443  , -68.0378899682 , 104.0893199171 ,
+    -51.8319647254 , 38.8521710524  , 75.9114239564  , 73.9206172905  , -103.2533029987, 6.9002718274   , -36.6346436319 , -25.1990926265 ,
+    1.5852145953   , -50.6438436795 , 21.5018844428  , -151.9305562846, -51.7326681814 , 21.4475994143  , 42.2564011921  , -74.0520586926 ,
+    49.7370635809  , -13.2957534126 , 36.6746826778  , -31.7005492589 , 148.4894964268 , 79.7890632353  , 16.8856024809  , 16.1690460177  ,
+    39.2665169484  , 117.2461167794 , -37.4827984831 , -47.8387803604 , -95.7025286193 , 34.3058214285  , -124.9536456028, 56.1640195764  ,
+    94.3636873606  , 35.3992852810  , -38.3920852159 , -100.5738062016, -29.7837022314 , 42.9133913996  , -34.2715618187 , -14.3589115627 ,
+    -16.5935468750 , 20.4574192236  , -88.7897972666 , -38.6285080386 , 53.3203422726  , 98.5991486746  , 122.7305462474 , 67.7902817187  ,
+    5.1764117389   , 5.0632821624   , 21.9288789574  , -78.3140512638 , -21.2069682335 , 23.6342010925  , 34.4445769455  , 59.1346766615  ,
+    28.9978778000  , 39.8121180845  , -17.1650033520 , -56.9174900874 , 17.8157086148  , -112.8801457350, -122.4019040408, 140.8669393157 ,
+    -65.4664329639 , 40.6952775518  , 32.7260891658  , -43.2565155866 , 19.3945751928  , -20.1815002000 , -67.6601711640 , -18.1921178207 ,
+    -35.6802153684 , 49.9550290306  , 131.4925251016 , -31.2940938167 , -5.2848453344  , -109.5580577933, 20.2437599390  , -8.8782958734  ,
+    54.1836717264  , 7.2555852190   , -3.5698316137  , -51.9236786262 , 6.7861547980   , -104.4814551670, 45.8458629668  , 70.0890876844  ,
+    38.3572837740  , 61.8024165129  , 68.0176962024  , -12.8193934080 , -21.4661610917 , -0.9377108815  , -74.2100679061 , 71.0490808147  ,
+    91.9813889497  , -14.5797640164 , 3.5036749129   , -138.3605478356, -48.1501349794 , -16.0636922482 , -12.1334197606 , 15.0562207637  ,
+    -34.0878176054 , 55.1075126157  , 97.3829871877  , 0.2053358099   , -94.8713267382 , 51.5460954054  , 21.2966946363  , 58.1331025047  ,
+    -23.4599044132 , -19.3315856528 , -8.4497193577  , -1.9594679356  , -33.1906549336 , -144.6825417978, -57.1218958072 , 35.7353406097  ,
+    61.4666549819  , 14.6536253128  , 82.1632196866  , -44.6230161723 , -91.1022589278 , -18.5737673927 , -136.8975612334, 56.9606788003  ,
+    70.7059960183  , -68.2829345081 , -10.2629800455 , -53.6385325047 , -68.7928766204 , 88.2444688302  , 83.1412324801  , -102.9206928160,
+    -68.2329763159 , -69.7552955469 , 108.2132269009 , -28.2582329307 , 5.6685898328   , -36.0392956840 , 43.3269513128  , -8.6436416796  ,
+    -16.5054886972 , 11.5008791788  , 39.6923606683  , -28.9039554061 , 13.5938214364  , -23.6296332202 , 49.1171161163  , 53.1636857935  ,
+    -62.9672053166 , -54.2594757384 , 48.3838956696  , 8.0469071555   , -33.6472086213 , -120.5381752144, 55.0880453111  , 17.8990740563  ,
+    144.9402232336 , 101.7886229203 , -73.3666393712 , -16.4721379138 , -12.7447935685 , 101.8245160983 , -49.7026860415 , -15.1227790364 ,
+    65.7430288442  , -131.8695390036, 10.2750933946  , 90.9752774838  , -26.5859990591 , -95.6962772568 , 76.2174589344  , 24.8796848060  ,
+    -38.8938223046 , 54.1687774852  , -37.3585968996 , -34.6848570502 , 33.0151011570  , -55.8345877671 , -3.9009101671  , -31.5024971691 ,
+    -9.6863895491  , 91.8719195957  , -58.9993249744 , -25.6887030614 , -8.0829472205  , 4.6386491741   , -71.4019697167 , -21.3734669095 ,
+    86.2079144404  , 79.6823974266  , -0.0910915997  , 44.8067718095  , 58.7204020766  , 72.6856808976  , -50.3373732478 , -116.1175365534,
+    -15.0884909384 , 5.4593772059   , -63.6553527905 , 37.3460388205  , -32.2399421679 , 95.7569350513  , -7.3700141964  , -56.0370832967 ,
+    -41.7377150439 , -42.0042856519 , 12.5134312941  , 93.7845584531  , -32.4801087157 , -33.3976050318 , -24.2252126001 , -46.3199064467 ,
+    -20.3704610276 , 15.8571376404  , 88.9127217235  , -33.1132582267 , -1.0005675836  , -28.1780471904 , 150.9349379135 , 38.0600520828  ,
+    36.4338677563  , -3.3709201641  , 29.7709773016  , 16.5064119077  , 21.3147729463  , 110.6714300904 , 18.8406036507  , 14.8963298097  ,
+    50.9975960392  , 16.3991140350  , -194.0805845907, -41.6723945839 , -74.8991127408 , -6.4587655805  , -0.6883628218  , -49.8709647175 ,
+    194.2265120473 , 64.3043624521  , 16.0040882780  , 68.4032551772  , -43.4050313128 , 84.6826289824  , -28.1357565943 , 134.6895584120 ,
+    -7.9746152680  , -95.6692886462 , -48.9444370342 , 79.4479343188  , -50.5345228122 , 52.4800633307  , -14.7735051703 , -20.1510237050 ,
+    22.5049816980  , 64.4191999102  , 24.8385648232  , 99.4265041360  , 62.0189508473  , -28.3892600378 , -109.8842008564, -79.0407483407 ,
+    18.3408112020  , 49.1650536089  , 31.5419844924  , -36.1160722679 , -132.9148081329, 10.4053531567  , -129.2463715470, -43.4602207151 ,
+    -24.2420653292 , 91.5388317556  , 21.4762248190  , -44.3810909139 , 18.4098011282  , -45.8691164539 , -20.9831197962 , 16.2076792914  ,
+    66.0224147666  , -13.6794615513 , 101.2163279622 , -62.4462618603 , 22.2040981785  , -52.3208382802 , -24.7909079016 , 58.5150375093  ,
+    18.8569705105  , -55.6083430939 , 131.0273367422 , -34.5209015065 , 121.4357296573 , -77.2590299593 , -51.5929566898 , 5.0247131098   ,
+    -23.8451707592 , -4.5912313547  , 31.1387246821  , 61.7019310824  , 49.1912429744  , -50.5836913031 , -74.8182600630 , -21.6209317022 ,
+    20.9409464654  , -72.7870824583 , -28.3530746820 , -45.0794425434 , -13.4910629905 , -62.0158772255 , -34.1421181246 , 44.2844972784  ,
+    8.4213193211   , 79.9349022793  , 60.0160502260  , 32.2272994080  , -72.2893887746 , 17.3063698247  , -134.6335742431, 64.6499736261  ,
+    7.1411921919   , -37.5517577873 , 6.2405670930   , 117.1920927305 , 128.7420689815 , -3.1556854963  , -13.4100422909 , -11.9336372907 ,
+    -8.6022400553  , -102.0033506666, -78.4696575074 , 15.0765861403  , -111.5219718576, -13.4162786508 , 38.2437013694  , 61.1637732561  ,
+    -34.4804160003 , 107.4438003830 , -79.4193067813 , -81.1842853968 , -26.2622970331 , 132.3205425408 , -119.1464268477, 67.3048866598  ,
+    103.3266736715 , -58.1865815617 , 27.6231908601  , -11.2004371750 , 26.0340617206  , 12.5696123916  , 0.6442714420   , -30.7393043544 ,
+    1.5314955897   , 49.9110088250  , -106.1358721920, 51.1608329944  , -32.8684239794 , -27.7215905745 , -11.6450303367 , -36.7731678028 ,
+    59.9383486599  , -4.6301990580  , 5.0361682939   , -10.5669407980 , 124.0908762205 , 35.8305364082  , -123.6216777114, -74.2569079167 ,
+    -56.7651776816 , 16.0736385582  , 23.5030632215  , -110.6764295938, 44.3086821806  , 9.4452708243   , 5.3300080251   , 39.0483916714  ,
+    151.4550562868 , 62.8957092621  , -116.8103461233, 5.1129927759   , -33.2252515135 , -9.4522506046  , 22.7026048372  , -15.5264414569 ,
+    71.2087620034  , 19.1191568332  , 50.3019546809  , -5.6096922409  , 22.9344126462  , -7.7591876203  , 31.8949515564  , -58.4253952381 ,
+    66.4341297173  , -19.0583083044 , 96.7695087855  , 20.4934280047  , 4.9544603116   , -20.8288135920 , -173.2659655408, -62.4883621640 ,
+    -48.5528422703 , 12.1437504278  , 60.2482234666  , -19.6072312919 , -34.6320214291 , 129.0089698963 , -50.9042160618 , 98.3952661477  ,
+    -4.7051792479  , -13.1768910826 , 69.5138802139  , 58.5748201565  , -45.9385652563 , 151.7952104306 , 34.2541941013  , -58.0417838381 ,
+    28.1480473670  , 46.4006562684  , 97.7001828545  , 4.0855607626   , -32.6097018162 , 16.8913949959  , 105.7266202978 , -89.3978374651 ,
+    -60.9338593128 , -41.2220734230 , 49.9393070783  , 95.0974764854  , 49.2498366456  , 58.6214364590  , 34.1113830569  , 45.6634098874  ,
+    -22.5356086770 , -97.1978653617 , 86.5565049535  , 70.6118545777  , -30.6978082909 , 118.7238621666 , 14.5922386932  , 11.3449652072  ,
+    65.6007783405  , 82.6369678204  , -52.0390492248 , -47.0160551227 , -95.5142448634 , 99.7162626888  , -36.5523815090 , -42.8042935534 ,
+    68.3566199798  , -13.8451547552 , -71.1629911780 , 36.2989433752  , -32.4867163365 , 112.4079947071 , -75.6295117422 , 47.5276421639  ,
+    51.8078250755  , -26.8715188457 , -9.6291144797  , 40.1999849640  , -38.4634033246 , 40.9764960915  , -26.1715730268 , 36.5996396515  ,
+    -26.9924731886 , 53.7879986570  , -83.1658398348 , 23.6381378489  , 43.8794937753  , -55.4133836419 , 90.0266130838  , 14.1036181982  ,
+    -18.1225736715 , 85.1363181151  , -62.5970846379 , -18.5291947838 , -25.7341986703 , -49.7061342931 , -59.0442763971 , 50.8960636803  ,
+    -87.6471123430 , -36.7217762531 , 22.5952364054  , 11.1107885650  , -0.5377327229  , 160.8145792630 , 73.3103441505  , 10.1656872354  ,
+    -50.4554350397 , -57.3478171016 , -15.4201715357 , -26.9135446491 , -4.9891264771  , -37.0226770057 , -80.9919535641 , 50.4418660876  ,
+    -25.8517575250 , -69.9538258421 , -17.5730160671 , 15.9405836751  , 113.9545230349 , -46.1040379057 , -94.2458635014 , -69.0338522452 ,
+    43.5813790265  , 107.1836101171 , -55.1012654323 , -77.1529555887 , -33.1530320656 , -94.5582659641 , -53.6837586872 , 27.0680381378  ,
+    93.9385415207  , -61.0955216188 , 18.0530957225  , 7.9150142320   , -12.1218191587 , 34.0173961457  , 40.0084937565  , 9.8119275580   ,
+    44.2065861274  , -1.8718514394  , 67.4740024215  , 46.7391150131  , 207.2404815875 , 45.1635364462  , 43.3580102761  , -44.0244218674 ,
+    83.2387206007  , -8.6441851856  , 12.3993902588  , -22.5091685270 , -19.8332981376 , 97.9196509289  , -76.6720306234 , 28.9740705859  ,
+    121.9415248016 , 9.6656982611   , -51.0996453694 , 37.3704374740  , 74.7589840907  , -113.4066752631, 120.0029566342 , -105.3786221360,
+    81.8152755619  , -13.4979932982 , -21.4680758393 , -85.1088235539 , -65.3610798409 , -35.0444139470 , -48.0220794487 , -41.6210317362 ,
+    33.1212995259  , -82.1480936443 , -10.5479715135 , 76.4601917004  , 42.1983651157  , 92.6104239912  , -42.3536237955 , -24.5644182272 ,
+    30.4446637772  , -90.2899420489 , 63.6723540422  , 103.0895811428 , 64.1706769263  , -10.7069812309 , 21.8927240409  , 6.3571071738   ,
+    57.1457649358  , -52.9866276448 , 66.0981829072  , -29.5372056881 , -79.2252039810 , -136.2440652798, -57.0106422562 , 86.8203548141  ,
+    66.4244149837  , 53.3230426111  , -66.1283059222 , -131.0402660353, 8.0548411081   , 122.9088988100 , 1.2626894208   , -60.5059112373 ,
+    -68.8707203082 , -6.4747987200  , 85.8411327244  , 99.9624156733  , 90.4197864338  , -35.9630441182 , -22.9158275507 , -17.3660128776 ,
+    16.7845345761  , 34.7219749782  , -39.3513765878 , 1.0460702756   , -60.9494500182 , 20.0900333387  , -85.9636743832 , 88.4400782168  ,
+    15.0729628728  , 61.5499846243  , 11.8579871757  , 107.8617581581 , -42.9393027864 , -62.8422307621 , -19.0589600542 , 4.0750325807   ,
+    -36.0651825425 , 55.7638724501  , -10.4691736080 , -55.5672537178 , -61.2061519915 , -21.1885348576 , -131.2535612498, 24.7463552676  ,
+    22.9426321237  , 14.3038202264  , -138.0926317438, -59.0892900856 , -162.5416439986, 7.1307658250   , -141.1236672256, -4.7173618068  ,
+    -16.7741532807 , -68.2615451173 , -2.6608701102  , 84.1978109826  , -11.3446202072 , 59.9630033088  , -1.8994925010  , -37.9301641959 ,
+    -119.4435600954, -11.4587491646 , 12.2423215240  , -7.3169898616  , -67.0373621128 , 36.0198843055  , 53.9791315249  , -134.5885680695,
+    -83.8330811965 , -16.6714816463 , -8.8498552035  , -24.0513088196 , -22.9444328877 , -37.7961441531 , 25.1975736186  , -136.1611637464,
+    -5.0843464033  , -10.3939554694 , 20.7422826935  , 75.6854136623  , 46.4179626736  , -57.0052830175 , 7.3457235521   , -51.5504447254 ,
+    -158.4375751701, -200.2426967181, -48.1234996261 , 1.6623945527   , 21.1746524375  , 99.4092980367  , -2.3206772903  , 45.7989166757  ,
+    2.0181548348   , -88.0556010969 , -59.1527212096 , 47.3607925077  , -10.4181140309 , 56.3558125650  , -8.9799125560  , -30.0376711812 ,
+    -36.7132904688 , 35.7785050392  , -13.0763909369 , -2.1855594714  , 18.1550954005  , -28.6711803575 , -55.4495172398 , -2.8812973198  ,
+    -59.9575059158 , 40.0588875786  , 57.4713686602  , -3.2835144853  , -36.7193552111 , -64.9415131516 , -166.9555466445, -23.5556853844 ,
+    -54.9408569587 , -35.2310451959 , 21.3345143458  , 65.7590671151  , 51.2214538168  , 46.1271939944  , -42.2235267919 , 127.2329928299 ,
+    105.2391778600 , 17.6726845966  , -129.9021148044, 8.7065613044   , -94.0987112511 , -3.5375742950  , -23.1385452379 , 60.6219530633  ,
+    92.5445564235  , 48.5111974469  , -52.5699309159 , -60.0634811685 , 25.9034368684  , 140.0249495491 , 1.5918852392   , 38.0266038291  ,
+    17.5588710703  , 3.4294066089   , -27.6748782173 , 59.6182974489  , -35.2924781853 , -38.6198576115 , -13.6119803198 , 7.8375587489   ,
+    22.7250686519  , -28.3524510951 , -34.4269062817 , 22.6464817325  , -61.6528147860 , -5.9782002429  , 61.4730771294  , 43.5582379527  ,
+    55.6862408270  , 87.8745651631  , 46.3401042715  , -19.8780979663 , 74.1272633369  , 29.8590452377  , -12.8665765140 , 34.2931401219  ,
+    53.9279617551  , -16.9017895140 , -70.1527553166 , -79.6367897992 , 109.3728271017 , -129.2214826835, -53.4644539730 , -51.5654458993 ,
+    17.6062148433  , 3.5090251835   , 74.2615941204  , -109.3431097845, 40.1403465151  , 28.8714561280  , 94.0868659302  , -19.0047033845 ,
+    -60.0967410050 , -19.0998457619 , -67.2027075128 , 72.0711434846  , -17.8737851232 , 123.7050551274 , 132.6331504104 , 25.5018761009  ,
+    -36.7817189239 , -29.1580893235 , -6.5848563828  , 90.2868948516  , -35.7017258498 , -68.5675432955 , -52.4888589786 , 47.1377730021  ,
+    -7.4546621940  , -52.0657517138 , -49.0404829633 , -114.6910280126, -117.6819819437, -32.7856729408 , 31.8232065591  , 12.1192973039  ,
+    35.2678513420  , -1.0336778293  , 30.7021249679  , 127.0442906046 , -84.8457819393 , 28.9862843096  , -47.3524701726 , -126.1094998460,
+    -2.9700276582  , -2.4956545870  , -53.8624121141 , -85.2114117637 , 76.9057985618  , 137.1205201755 , -19.0830817212 , 14.3407526579  ,
+    -56.5921994449 , -25.6084873186 , -44.9470801106 , -133.3139496090, 0.3487447576   , 33.4499716730  , 34.7126257844  , -9.3307383323  ,
+    27.2996276947  , 10.8765676134  , -91.1032360444 , -90.9584216222 , 1.6981490570   , 96.8557438791  , 56.7726390913  , -44.3246449237 ,
+    52.3260643361  , 21.5551140465  , 27.4535327381  , 2.0072717479   , 7.4823125629   , 77.1185863870  , 16.1372262663  , -10.7206012957 ,
+    66.8830091413  , 49.3523828287  , 54.0855375598  , 30.8570349345  , -10.9255375390 , 62.3910624674  , 30.9238561381  , 0.3352881853   ,
+    72.1022806197  , -28.8319885008 , 23.3335288806  , 46.8999035980  , -67.0984424822 , -164.7917209112, 42.5767681360  , -92.4668227688 ,
+    43.8491734282  , -17.1126540408 , 37.4819594334  , 69.0774409673  , -39.3530526854 , -14.0693747124 , -60.2520781215 , -80.3860105519 ,
+    32.6689956840  , 15.3393042576  , -18.5529761307 , 97.3942151573  , -4.4462855745  , 13.7614349817  , 158.3358780719 , -44.7258299667 ,
+    -17.7741912819 , 116.5136962268 , -33.6261057820 , 22.8344441288  , -155.1423976144, 5.7070117893   , -22.7906543902 , -45.0633909283 ,
+    -13.9329987929 , -66.0848932507 , 1.1383038109   , 123.8386958483 , 67.6662401589  , 45.9152963554  , -27.4397697462 , 97.9596747354  ,
+    -6.3544655181  , 29.0832146722  , 96.3468162499  , 32.4535976137  , -91.0650399301 , 2.7293262791   , 70.7853483111  , -92.3655274571 ,
+    69.0359217256  , 83.1530567979  , 35.8375091111  , 7.3393552348   , -95.1770165365 , 76.4905790891  , 55.6253140577  , -29.5315327050 ,
+    -16.5935468750 , 20.4574192236  , -88.7897972666 , -38.6285080386 , 53.3203422726  , 98.5991486746  , 122.7305462474 , 67.7902817187  ,
+    5.1764117389   , 5.0632821624   , 21.9288789574  , -78.3140512638 , -21.2069682335 , 23.6342010925  , 34.4445769455  , 59.1346766615  ,
+    28.9978778000  , 39.8121180845  , -17.1650033520 , -56.9174900874 , 17.8157086148  , -112.8801457350, -122.4019040408, 140.8669393157 ,
+    -65.4664329639 , 40.6952775518  , 32.7260891658  , -43.2565155866 , 19.3945751928  , -20.1815002000 , -67.6601711640 , -18.1921178207 ,
+    -35.6802153684 , -19.6571455162
+};
+
+const float64_t filtering_f64_inputs[FILTERING_MAX_BLOCKSIZE * FILTERING_MAX_M + FILTERING_MAX_NUMTAPS] =
+{
+    43.0264275639  , -17.0525215570 , -94.8488973910 , -8.1924989580  , 7.2830326091   , 66.8368719314  , 33.9778190671  , 117.8652289772 ,
+    -129.6077797465, -14.6420815368 , 18.0239223278  , 20.6760530292  , 55.0375037651  , 1.8674609862   , -85.6534302408 , -33.5750364909 ,
+    29.2110949614  , 110.4727049460 , -94.1914619387 , -1.4084169343  , 83.5181653041  , 47.3073514127  , -13.3420621181 , 30.3389699104  ,
+    12.1188124277  , 100.9730921941 , -114.0146362390, -77.5823200409 , 37.2019034618  , 40.0026301128  , -58.3387276630 , -34.9472398600 ,
+    -5.1169678311  , -87.7660091118 , -150.5888601131, 56.0349370503  , 50.2168884079  , -74.2313236767 , 22.3648603560  , -6.8676387051  ,
+    74.8957303680  , -90.1292012823 , -55.1436241586 , -66.6732976100 , -6.7918147615  , 7.7612697081   , 35.7892605979  , -20.0470508830 ,
+    41.8369017546  , -143.7378056984, -41.9127158600 , -108.3531841158, -57.1917422289 , -124.2808828105, 38.9316388820  , -77.9212517405 ,
+    37.1990818377  , -28.9545952748 , -155.6371057564, 45.8088886393  , 36.2537018275  , -6.5727656016  , -104.2070491921, 45.5583813729  ,
+    -19.7674717059 , -80.4802190947 , -1.4444563441  , -42.2142256438 , 36.6546339194  , -57.0866498590 , 44.4677067511  , 65.7285753407  ,
+    -103.8158864647, 25.4348723711  , -153.5419639389, 39.3608409474  , 49.1658103436  , 79.5570602275  , 75.2944095996  , 58.9394700746  ,
+    -53.1018534392 , 33.4172444014  , 35.6224682287  , -64.4353396418 , -125.8464291251, -47.6072111617 , -26.2177687594 , -12.0061322096 ,
+    -17.7887967585 , -28.2926175090 , -62.0691715749 , 40.5098573604  , -191.1123732593, 119.6750713043 , 19.6182375803  , -26.7615252921 ,
+    2.2957847015   , -108.3436451287, -50.5906164995 , -5.6360985100  , -11.6772204201 , -84.2765293757 , -60.9317810068 , 82.0446350218  ,
+    -70.2048296348 , 72.8738253222  , 60.2450218115  , 114.2741231228 , 46.8180775285  , 6.9915412654   , -8.9909197429  , -78.9165936808 ,
+    66.4731535459  , -68.4235455651 , -79.8254597080 , -10.6308477115 , -62.6161569330 , -55.7744410292 , -11.8408366528 , 98.1034940997  ,
+    35.8213741877  , -54.4694482732 , 86.9631830044  , -53.0343838122 , -47.4898642865 , -47.2010929590 , -31.3312639685 , -23.0908245172 ,
+    12.0258009869  , -5.1098204703  , -9.8420230737  , -107.3328761158, 44.6810431959  , -17.9083820345 , -60.9753512872 , -7.5915088994  ,
+    17.2250813329  , 57.9176125648  , 124.3004161362 , -63.1950908493 , 120.5788885640 , -44.1734238117 , -91.7408095116 , -43.5696066595 ,
+    -49.9560710099 , -167.8513443296, -70.9437505499 , -46.4109705355 , -64.2264526456 , -13.9995803916 , -100.9548186356, 9.9101010575   ,
+    -50.0615130815 , -55.7590145012 , -60.3195153388 , 61.7913378549  , -102.0850899209, 53.2360193126  , -25.8997883369 , 75.1445512333  ,
+    -113.8148602310, 17.8027281119  , -19.5006822722 , -44.2169628471 , 107.5017084384 , -113.7909124666, -43.9735396033 , 7.6880981388   ,
+    46.7384653508  , 9.9047443751   , 81.8646964362  , 132.3812863877 , -95.6959050236 , -68.5015813484 , 65.8586404494  , 18.5039353889  ,
+    -30.1786166621 , -90.3098515667 , -22.9356228552 , -20.5778272423 , -2.2127786675  , -35.4418447703 , -51.8722915974 , -107.9024439078,
+    -51.5940748232 , -51.7463262677 , 74.2795485984  , 94.2205022462  , 9.7016384049   , -47.3556083155 , -36.7822314478 , -151.6455525363,
+    -15.7183814485 , 78.2063383182  , 0.1516414969   , 37.9304181609  , 20.6185902740  , -22.2164106778 , 6.1160554677   , 2.4061326953   ,
+    -111.6681824598, -60.0858917090 , 75.1698614693  , -76.5787410444 , 28.3391655715  , -2.4946186443  , -68.0378899682 , 104.0893199171 ,
+    -51.8319647254 , 38.8521710524  , 75.9114239564  , 73.9206172905  , -103.2533029987, 6.9002718274   , -36.6346436319 , -25.1990926265 ,
+    1.5852145953   , -50.6438436795 , 21.5018844428  , -151.9305562846, -51.7326681814 , 21.4475994143  , 42.2564011921  , -74.0520586926 ,
+    49.7370635809  , -13.2957534126 , 36.6746826778  , -31.7005492589 , 148.4894964268 , 79.7890632353  , 16.8856024809  , 16.1690460177  ,
+    39.2665169484  , 117.2461167794 , -37.4827984831 , -47.8387803604 , -95.7025286193 , 34.3058214285  , -124.9536456028, 56.1640195764  ,
+    94.3636873606  , 35.3992852810  , -38.3920852159 , -100.5738062016, -29.7837022314 , 42.9133913996  , -34.2715618187 , -14.3589115627 ,
+    -16.5935468750 , 20.4574192236  , -88.7897972666 , -38.6285080386 , 53.3203422726  , 98.5991486746  , 122.7305462474 , 67.7902817187  ,
+    5.1764117389   , 5.0632821624   , 21.9288789574  , -78.3140512638 , -21.2069682335 , 23.6342010925  , 34.4445769455  , 59.1346766615  ,
+    28.9978778000  , 39.8121180845  , -17.1650033520 , -56.9174900874 , 17.8157086148  , -112.8801457350, -122.4019040408, 140.8669393157 ,
+    -65.4664329639 , 40.6952775518  , 32.7260891658  , -43.2565155866 , 19.3945751928  , -20.1815002000 , -67.6601711640 , -18.1921178207 ,
+    -35.6802153684 , 49.9550290306  , 131.4925251016 , -31.2940938167 , -5.2848453344  , -109.5580577933, 20.2437599390  , -8.8782958734  ,
+    54.1836717264  , 7.2555852190   , -3.5698316137  , -51.9236786262 , 6.7861547980   , -104.4814551670, 45.8458629668  , 70.0890876844  ,
+    38.3572837740  , 61.8024165129  , 68.0176962024  , -12.8193934080 , -21.4661610917 , -0.9377108815  , -74.2100679061 , 71.0490808147  ,
+    91.9813889497  , -14.5797640164 , 3.5036749129   , -138.3605478356, -48.1501349794 , -16.0636922482 , -12.1334197606 , 15.0562207637  ,
+    -34.0878176054 , 55.1075126157  , 97.3829871877  , 0.2053358099   , -94.8713267382 , 51.5460954054  , 21.2966946363  , 58.1331025047  ,
+    -23.4599044132 , -19.3315856528 , -8.4497193577  , -1.9594679356  , -33.1906549336 , -144.6825417978, -57.1218958072 , 35.7353406097  ,
+    61.4666549819  , 14.6536253128  , 82.1632196866  , -44.6230161723 , -91.1022589278 , -18.5737673927 , -136.8975612334, 56.9606788003  ,
+    70.7059960183  , -68.2829345081 , -10.2629800455 , -53.6385325047 , -68.7928766204 , 88.2444688302  , 83.1412324801  , -102.9206928160,
+    -68.2329763159 , -69.7552955469 , 108.2132269009 , -28.2582329307 , 5.6685898328   , -36.0392956840 , 43.3269513128  , -8.6436416796  ,
+    -16.5054886972 , 11.5008791788  , 39.6923606683  , -28.9039554061 , 13.5938214364  , -23.6296332202 , 49.1171161163  , 53.1636857935  ,
+    -62.9672053166 , -54.2594757384 , 48.3838956696  , 8.0469071555   , -33.6472086213 , -120.5381752144, 55.0880453111  , 17.8990740563  ,
+    144.9402232336 , 101.7886229203 , -73.3666393712 , -16.4721379138 , -12.7447935685 , 101.8245160983 , -49.7026860415 , -15.1227790364 ,
+    65.7430288442  , -131.8695390036, 10.2750933946  , 90.9752774838  , -26.5859990591 , -95.6962772568 , 76.2174589344  , 24.8796848060  ,
+    -38.8938223046 , 54.1687774852  , -37.3585968996 , -34.6848570502 , 33.0151011570  , -55.8345877671 , -3.9009101671  , -31.5024971691 ,
+    -9.6863895491  , 91.8719195957  , -58.9993249744 , -25.6887030614 , -8.0829472205  , 4.6386491741   , -71.4019697167 , -21.3734669095 ,
+    86.2079144404  , 79.6823974266  , -0.0910915997  , 44.8067718095  , 58.7204020766  , 72.6856808976  , -50.3373732478 , -116.1175365534,
+    -15.0884909384 , 5.4593772059   , -63.6553527905 , 37.3460388205  , -32.2399421679 , 95.7569350513  , -7.3700141964  , -56.0370832967 ,
+    -41.7377150439 , -42.0042856519 , 12.5134312941  , 93.7845584531  , -32.4801087157 , -33.3976050318 , -24.2252126001 , -46.3199064467 ,
+    -20.3704610276 , 15.8571376404  , 88.9127217235  , -33.1132582267 , -1.0005675836  , -28.1780471904 , 150.9349379135 , 38.0600520828  ,
+    36.4338677563  , -3.3709201641  , 29.7709773016  , 16.5064119077  , 21.3147729463  , 110.6714300904 , 18.8406036507  , 14.8963298097  ,
+    50.9975960392  , 16.3991140350  , -194.0805845907, -41.6723945839 , -74.8991127408 , -6.4587655805  , -0.6883628218  , -49.8709647175 ,
+    194.2265120473 , 64.3043624521  , 16.0040882780  , 68.4032551772  , -43.4050313128 , 84.6826289824  , -28.1357565943 , 134.6895584120 ,
+    -7.9746152680  , -95.6692886462 , -48.9444370342 , 79.4479343188  , -50.5345228122 , 52.4800633307  , -14.7735051703 , -20.1510237050 ,
+    22.5049816980  , 64.4191999102  , 24.8385648232  , 99.4265041360  , 62.0189508473  , -28.3892600378 , -109.8842008564, -79.0407483407 ,
+    18.3408112020  , 49.1650536089  , 31.5419844924  , -36.1160722679 , -132.9148081329, 10.4053531567  , -129.2463715470, -43.4602207151 ,
+    -24.2420653292 , 91.5388317556  , 21.4762248190  , -44.3810909139 , 18.4098011282  , -45.8691164539 , -20.9831197962 , 16.2076792914  ,
+    66.0224147666  , -13.6794615513 , 101.2163279622 , -62.4462618603 , 22.2040981785  , -52.3208382802 , -24.7909079016 , 58.5150375093  ,
+    18.8569705105  , -55.6083430939 , 131.0273367422 , -34.5209015065 , 121.4357296573 , -77.2590299593 , -51.5929566898 , 5.0247131098   ,
+    -23.8451707592 , -4.5912313547  , 31.1387246821  , 61.7019310824  , 49.1912429744  , -50.5836913031 , -74.8182600630 , -21.6209317022 ,
+    20.9409464654  , -72.7870824583 , -28.3530746820 , -45.0794425434 , -13.4910629905 , -62.0158772255 , -34.1421181246 , 44.2844972784  ,
+    8.4213193211   , 79.9349022793  , 60.0160502260  , 32.2272994080  , -72.2893887746 , 17.3063698247  , -134.6335742431, 64.6499736261  ,
+    7.1411921919   , -37.5517577873 , 6.2405670930   , 117.1920927305 , 128.7420689815 , -3.1556854963  , -13.4100422909 , -11.9336372907 ,
+    -8.6022400553  , -102.0033506666, -78.4696575074 , 15.0765861403  , -111.5219718576, -13.4162786508 , 38.2437013694  , 61.1637732561  ,
+    -34.4804160003 , 107.4438003830 , -79.4193067813 , -81.1842853968 , -26.2622970331 , 132.3205425408 , -119.1464268477, 67.3048866598  ,
+    103.3266736715 , -58.1865815617 , 27.6231908601  , -11.2004371750 , 26.0340617206  , 12.5696123916  , 0.6442714420   , -30.7393043544 ,
+    1.5314955897   , 49.9110088250  , -106.1358721920, 51.1608329944  , -32.8684239794 , -27.7215905745 , -11.6450303367 , -36.7731678028 ,
+    59.9383486599  , -4.6301990580  , 5.0361682939   , -10.5669407980 , 124.0908762205 , 35.8305364082  , -123.6216777114, -74.2569079167 ,
+    -56.7651776816 , 16.0736385582  , 23.5030632215  , -110.6764295938, 44.3086821806  , 9.4452708243   , 5.3300080251   , 39.0483916714  ,
+    151.4550562868 , 62.8957092621  , -116.8103461233, 5.1129927759   , -33.2252515135 , -9.4522506046  , 22.7026048372  , -15.5264414569 ,
+    71.2087620034  , 19.1191568332  , 50.3019546809  , -5.6096922409  , 22.9344126462  , -7.7591876203  , 31.8949515564  , -58.4253952381 ,
+    66.4341297173  , -19.0583083044 , 96.7695087855  , 20.4934280047  , 4.9544603116   , -20.8288135920 , -173.2659655408, -62.4883621640 ,
+    -48.5528422703 , 12.1437504278  , 60.2482234666  , -19.6072312919 , -34.6320214291 , 129.0089698963 , -50.9042160618 , 98.3952661477  ,
+    -4.7051792479  , -13.1768910826 , 69.5138802139  , 58.5748201565  , -45.9385652563 , 151.7952104306 , 34.2541941013  , -58.0417838381 ,
+    28.1480473670  , 46.4006562684  , 97.7001828545  , 4.0855607626   , -32.6097018162 , 16.8913949959  , 105.7266202978 , -89.3978374651 ,
+    -60.9338593128 , -41.2220734230 , 49.9393070783  , 95.0974764854  , 49.2498366456  , 58.6214364590  , 34.1113830569  , 45.6634098874  ,
+    -22.5356086770 , -97.1978653617 , 86.5565049535  , 70.6118545777  , -30.6978082909 , 118.7238621666 , 14.5922386932  , 11.3449652072  ,
+    65.6007783405  , 82.6369678204  , -52.0390492248 , -47.0160551227 , -95.5142448634 , 99.7162626888  , -36.5523815090 , -42.8042935534 ,
+    68.3566199798  , -13.8451547552 , -71.1629911780 , 36.2989433752  , -32.4867163365 , 112.4079947071 , -75.6295117422 , 47.5276421639  ,
+    51.8078250755  , -26.8715188457 , -9.6291144797  , 40.1999849640  , -38.4634033246 , 40.9764960915  , -26.1715730268 , 36.5996396515  ,
+    -26.9924731886 , 53.7879986570  , -83.1658398348 , 23.6381378489  , 43.8794937753  , -55.4133836419 , 90.0266130838  , 14.1036181982  ,
+    -18.1225736715 , 85.1363181151  , -62.5970846379 , -18.5291947838 , -25.7341986703 , -49.7061342931 , -59.0442763971 , 50.8960636803  ,
+    -87.6471123430 , -36.7217762531 , 22.5952364054  , 11.1107885650  , -0.5377327229  , 160.8145792630 , 73.3103441505  , 10.1656872354  ,
+    -50.4554350397 , -57.3478171016 , -15.4201715357 , -26.9135446491 , -4.9891264771  , -37.0226770057 , -80.9919535641 , 50.4418660876  ,
+    -25.8517575250 , -69.9538258421 , -17.5730160671 , 15.9405836751  , 113.9545230349 , -46.1040379057 , -94.2458635014 , -69.0338522452 ,
+    43.5813790265  , 107.1836101171 , -55.1012654323 , -77.1529555887 , -33.1530320656 , -94.5582659641 , -53.6837586872 , 27.0680381378  ,
+    93.9385415207  , -61.0955216188 , 18.0530957225  , 7.9150142320   , -12.1218191587 , 34.0173961457  , 40.0084937565  , 9.8119275580   ,
+    44.2065861274  , -1.8718514394  , 67.4740024215  , 46.7391150131  , 207.2404815875 , 45.1635364462  , 43.3580102761  , -44.0244218674 ,
+    83.2387206007  , -8.6441851856  , 12.3993902588  , -22.5091685270 , -19.8332981376 , 97.9196509289  , -76.6720306234 , 28.9740705859  ,
+    121.9415248016 , 9.6656982611   , -51.0996453694 , 37.3704374740  , 74.7589840907  , -113.4066752631, 120.0029566342 , -105.3786221360,
+    81.8152755619  , -13.4979932982 , -21.4680758393 , -85.1088235539 , -65.3610798409 , -35.0444139470 , -48.0220794487 , -41.6210317362 ,
+    33.1212995259  , -82.1480936443 , -10.5479715135 , 76.4601917004  , 42.1983651157  , 92.6104239912  , -42.3536237955 , -24.5644182272 ,
+    30.4446637772  , -90.2899420489 , 63.6723540422  , 103.0895811428 , 64.1706769263  , -10.7069812309 , 21.8927240409  , 6.3571071738   ,
+    57.1457649358  , -52.9866276448 , 66.0981829072  , -29.5372056881 , -79.2252039810 , -136.2440652798, -57.0106422562 , 86.8203548141  ,
+    66.4244149837  , 53.3230426111  , -66.1283059222 , -131.0402660353, 8.0548411081   , 122.9088988100 , 1.2626894208   , -60.5059112373 ,
+    -68.8707203082 , -6.4747987200  , 85.8411327244  , 99.9624156733  , 90.4197864338  , -35.9630441182 , -22.9158275507 , -17.3660128776 ,
+    16.7845345761  , 34.7219749782  , -39.3513765878 , 1.0460702756   , -60.9494500182 , 20.0900333387  , -85.9636743832 , 88.4400782168  ,
+    15.0729628728  , 61.5499846243  , 11.8579871757  , 107.8617581581 , -42.9393027864 , -62.8422307621 , -19.0589600542 , 4.0750325807   ,
+    -36.0651825425 , 55.7638724501  , -10.4691736080 , -55.5672537178 , -61.2061519915 , -21.1885348576 , -131.2535612498, 24.7463552676  ,
+    22.9426321237  , 14.3038202264  , -138.0926317438, -59.0892900856 , -162.5416439986, 7.1307658250   , -141.1236672256, -4.7173618068  ,
+    -16.7741532807 , -68.2615451173 , -2.6608701102  , 84.1978109826  , -11.3446202072 , 59.9630033088  , -1.8994925010  , -37.9301641959 ,
+    -119.4435600954, -11.4587491646 , 12.2423215240  , -7.3169898616  , -67.0373621128 , 36.0198843055  , 53.9791315249  , -134.5885680695,
+    -83.8330811965 , -16.6714816463 , -8.8498552035  , -24.0513088196 , -22.9444328877 , -37.7961441531 , 25.1975736186  , -136.1611637464,
+    -5.0843464033  , -10.3939554694 , 20.7422826935  , 75.6854136623  , 46.4179626736  , -57.0052830175 , 7.3457235521   , -51.5504447254 ,
+    -158.4375751701, -200.2426967181, -48.1234996261 , 1.6623945527   , 21.1746524375  , 99.4092980367  , -2.3206772903  , 45.7989166757  ,
+    2.0181548348   , -88.0556010969 , -59.1527212096 , 47.3607925077  , -10.4181140309 , 56.3558125650  , -8.9799125560  , -30.0376711812 ,
+    -36.7132904688 , 35.7785050392  , -13.0763909369 , -2.1855594714  , 18.1550954005  , -28.6711803575 , -55.4495172398 , -2.8812973198  ,
+    -59.9575059158 , 40.0588875786  , 57.4713686602  , -3.2835144853  , -36.7193552111 , -64.9415131516 , -166.9555466445, -23.5556853844 ,
+    -54.9408569587 , -35.2310451959 , 21.3345143458  , 65.7590671151  , 51.2214538168  , 46.1271939944  , -42.2235267919 , 127.2329928299 ,
+    105.2391778600 , 17.6726845966  , -129.9021148044, 8.7065613044   , -94.0987112511 , -3.5375742950  , -23.1385452379 , 60.6219530633  ,
+    92.5445564235  , 48.5111974469  , -52.5699309159 , -60.0634811685 , 25.9034368684  , 140.0249495491 , 1.5918852392   , 38.0266038291  ,
+    17.5588710703  , 3.4294066089   , -27.6748782173 , 59.6182974489  , -35.2924781853 , -38.6198576115 , -13.6119803198 , 7.8375587489   ,
+    22.7250686519  , -28.3524510951 , -34.4269062817 , 22.6464817325  , -61.6528147860 , -5.9782002429  , 61.4730771294  , 43.5582379527  ,
+    55.6862408270  , 87.8745651631  , 46.3401042715  , -19.8780979663 , 74.1272633369  , 29.8590452377  , -12.8665765140 , 34.2931401219  ,
+    53.9279617551  , -16.9017895140 , -70.1527553166 , -79.6367897992 , 109.3728271017 , -129.2214826835, -53.4644539730 , -51.5654458993 ,
+    17.6062148433  , 3.5090251835   , 74.2615941204  , -109.3431097845, 40.1403465151  , 28.8714561280  , 94.0868659302  , -19.0047033845 ,
+    -60.0967410050 , -19.0998457619 , -67.2027075128 , 72.0711434846  , -17.8737851232 , 123.7050551274 , 132.6331504104 , 25.5018761009  ,
+    -36.7817189239 , -29.1580893235 , -6.5848563828  , 90.2868948516  , -35.7017258498 , -68.5675432955 , -52.4888589786 , 47.1377730021  ,
+    -7.4546621940  , -52.0657517138 , -49.0404829633 , -114.6910280126, -117.6819819437, -32.7856729408 , 31.8232065591  , 12.1192973039  ,
+    35.2678513420  , -1.0336778293  , 30.7021249679  , 127.0442906046 , -84.8457819393 , 28.9862843096  , -47.3524701726 , -126.1094998460,
+    -2.9700276582  , -2.4956545870  , -53.8624121141 , -85.2114117637 , 76.9057985618  , 137.1205201755 , -19.0830817212 , 14.3407526579  ,
+    -56.5921994449 , -25.6084873186 , -44.9470801106 , -133.3139496090, 0.3487447576   , 33.4499716730  , 34.7126257844  , -9.3307383323  ,
+    27.2996276947  , 10.8765676134  , -91.1032360444 , -90.9584216222 , 1.6981490570   , 96.8557438791  , 56.7726390913  , -44.3246449237 ,
+    52.3260643361  , 21.5551140465  , 27.4535327381  , 2.0072717479   , 7.4823125629   , 77.1185863870  , 16.1372262663  , -10.7206012957 ,
+    66.8830091413  , 49.3523828287  , 54.0855375598  , 30.8570349345  , -10.9255375390 , 62.3910624674  , 30.9238561381  , 0.3352881853   ,
+    72.1022806197  , -28.8319885008 , 23.3335288806  , 46.8999035980  , -67.0984424822 , -164.7917209112, 42.5767681360  , -92.4668227688 ,
+    43.8491734282  , -17.1126540408 , 37.4819594334  , 69.0774409673  , -39.3530526854 , -14.0693747124 , -60.2520781215 , -80.3860105519 ,
+    32.6689956840  , 15.3393042576  , -18.5529761307 , 97.3942151573  , -4.4462855745  , 13.7614349817  , 158.3358780719 , -44.7258299667 ,
+    -17.7741912819 , 116.5136962268 , -33.6261057820 , 22.8344441288  , -155.1423976144, 5.7070117893   , -22.7906543902 , -45.0633909283 ,
+    -13.9329987929 , -66.0848932507 , 1.1383038109   , 123.8386958483 , 67.6662401589  , 45.9152963554  , -27.4397697462 , 97.9596747354  ,
+    -6.3544655181  , 29.0832146722  , 96.3468162499  , 32.4535976137  , -91.0650399301 , 2.7293262791   , 70.7853483111  , -92.3655274571 ,
+    69.0359217256  , 83.1530567979  , 35.8375091111  , 7.3393552348   , -95.1770165365 , 76.4905790891  , 55.6253140577  , -29.5315327050 ,
+    -16.5935468750 , 20.4574192236  , -88.7897972666 , -38.6285080386 , 53.3203422726  , 98.5991486746  , 122.7305462474 , 67.7902817187  ,
+    5.1764117389   , 5.0632821624   , 21.9288789574  , -78.3140512638 , -21.2069682335 , 23.6342010925  , 34.4445769455  , 59.1346766615  ,
+    28.9978778000  , 39.8121180845  , -17.1650033520 , -56.9174900874 , 17.8157086148  , -112.8801457350, -122.4019040408, 140.8669393157 ,
+    -65.4664329639 , 40.6952775518  , 32.7260891658  , -43.2565155866 , 19.3945751928  , -20.1815002000 , -67.6601711640 , -18.1921178207 ,
+    -35.6802153684 , -19.6571455162
+};
+
+/*--------------------------------------------------------------------------------*/
+/* Blocksizes */
+/*--------------------------------------------------------------------------------*/
+ARR_DESC_DEFINE(uint32_t,
+                filtering_blocksizes,
+                5,
+                CURLY(
+                      1, 7, 14, 32, FILTERING_MAX_BLOCKSIZE));
+
+ARR_DESC_DEFINE(uint32_t,
+                lms_blocksizes,
+                3,
+                CURLY(
+                      128, 256, LMS_MAX_BLOCKSIZE));
+
+ARR_DESC_DEFINE(uint16_t,
+                filtering_numtaps,
+                5,
+                CURLY(
+                      4, 6, 14, 32, FILTERING_MAX_NUMTAPS));
+
+ARR_DESC_DEFINE(uint16_t,
+                filtering_numtaps2,
+                5,
+                CURLY(
+                      6, 12, 18, 24, 30));
+
+ARR_DESC_DEFINE(uint16_t,
+                filtering_numstages,
+                3,
+                CURLY(
+                      1, 7, FILTERING_MAX_NUMSTAGES));
+
+ARR_DESC_DEFINE(uint8_t,
+                filtering_postshifts,
+                3,
+                CURLY(
+                      0, 1, FILTERING_MAX_POSTSHIFT));
+
+ARR_DESC_DEFINE(uint8_t,
+                filtering_Ls,
+                3,
+                CURLY(
+                      1, 2, FILTERING_MAX_L));
+
+ARR_DESC_DEFINE(uint8_t,
+                filtering_Ms,
+                6,
+                CURLY(
+                      1, 2, 4, 7, 11, FILTERING_MAX_M));
+
+
+/*--------------------------------------------------------------------------------*/
+/* Coefficient Lists */
+/*--------------------------------------------------------------------------------*/
+
+// There must be at least max( FILTERING_MAX_NUMTAPS + 2 , FILTERING_MAX_NUMSTAGES * 6 + 2) coefficients
+const float32_t filtering_coeffs_f32[FILTERING_MAX_NUMSTAGES * 6 + 2] =
+{
+	-13.0572f, 0.0f     , -97.4724f, 8.4111f  , -7.2193f , -53.7577f, 22.2630f ,
+   -1.0509f  , -25.9198f, 26.5207f , -12.6697f, -78.7453f, -0.6540f , 0.3119f  ,
+   13.4595f  , -6.7225f , -4.1313f , -38.5974f, 3.2700f  , -51.6191f, -22.4314f,
+   0.2481f   , 32.9779f , -37.6421f, 5.4469f  , -7.0023f , 24.3657f , 9.9140f  ,
+   0.2870f   , -13.0499f, 29.3333f , -53.1396f, -2.7555f , 0.5377f  , 35.3491f ,
+   -3.7134f  , 0.8548f  , 4.7469f  , -10.5865f, -2.7285f , -1.5912f , -13.3502f,
+   6.8532f   , -8.2304f , -8.1193f , 3.8257f  , -2.1703f , 13.5727f , 14.2736f ,
+   -0.9855f  , -8.9334f , -13.8883f, 11.8430f , -2.2024f , 0.9795f  , 15.6191f ,
+   5.2121f   , 10.8102f , -9.4171f , 6.0411f  , -0.9131f , 10.6992f , -3.2634f ,
+   7.5849f   , -4.9305f , -6.0549f , -7.9409f , 1.5827f  , 13.3177f , 8.6727f  ,
+   -13.2268f , 11.1239f , 0.2481f  , 32.9779f , -37.6421f, 5.4469f  , -13.8883f,
+   11.8430f  , -2.2024f , 0.9795f  , 15.6191f , 0.2481f  , 32.9779f , -37.6421f,
+   3.2700f   , -51.6191f
+};
+const float64_t filtering_coeffs_f64[FILTERING_MAX_NUMSTAGES * 6 + 2] =
+{
+	-13.0572f, 0.0f     , -97.4724f, 8.4111f  , -7.2193f , -53.7577f, 22.2630f ,
+   -1.0509f  , -25.9198f, 26.5207f , -12.6697f, -78.7453f, -0.6540f , 0.3119f  ,
+   13.4595f  , -6.7225f , -4.1313f , -38.5974f, 3.2700f  , -51.6191f, -22.4314f,
+   0.2481f   , 32.9779f , -37.6421f, 5.4469f  , -7.0023f , 24.3657f , 9.9140f  ,
+   0.2870f   , -13.0499f, 29.3333f , -53.1396f, -2.7555f , 0.5377f  , 35.3491f ,
+   -3.7134f  , 0.8548f  , 4.7469f  , -10.5865f, -2.7285f , -1.5912f , -13.3502f,
+   6.8532f   , -8.2304f , -8.1193f , 3.8257f  , -2.1703f , 13.5727f , 14.2736f ,
+   -0.9855f  , -8.9334f , -13.8883f, 11.8430f , -2.2024f , 0.9795f  , 15.6191f ,
+   5.2121f   , 10.8102f , -9.4171f , 6.0411f  , -0.9131f , 10.6992f , -3.2634f ,
+   7.5849f   , -4.9305f , -6.0549f , -7.9409f , 1.5827f  , 13.3177f , 8.6727f  ,
+   -13.2268f , 11.1239f , 0.2481f  , 32.9779f , -37.6421f, 5.4469f  , -13.8883f,
+   11.8430f  , -2.2024f , 0.9795f  , 15.6191f , 0.2481f  , 32.9779f , -37.6421f,
+   3.2700f   , -51.6191f
+};
+
+const float32_t filtering_coeffs_b_f32[FILTERING_MAX_NUMSTAGES * 6 + 2] =
+{
+	-0.0572f, 0.0f    , -0.4724f, 0.4111f , -0.9999f, -0.7577f, 0.2630f ,
+   -0.0509f, -1.0000f, 0.5207f , -0.6697f, -0.7453f, -0.6540f, 0.3119f ,
+   0.4595f , -0.7225f, -0.1313f, -0.5974f, 0.2700f , -0.6191f, -0.4314f,
+   0.2481f , 0.9779f , -0.6421f, 0.4469f , -0.0023f, 0.3657f , 0.9140f ,
+   0.2870f , -0.0499f, 0.3333f , -0.1396f, -0.7555f, 0.5377f , 0.3491f ,
+   0.2369f , -0.5310f, -0.5904f, 0.6263f , 0.0205f , 0.1088f , -0.2926f,
+   -0.4187f, -0.5094f, 0.4479f , -0.3594f, -0.3102f, 0.6748f , 0.7620f ,
+   0.0033f , -0.9195f, 0.3192f , -0.1705f, 0.5524f , -0.5025f, 0.4898f ,
+   -0.0119f, -0.3982f, -0.7818f, -0.9186f, -0.0944f, 0.7228f , 0.7014f ,
+   0.4850f , -0.6814f, 0.4914f , -0.6286f, 0.5130f , -0.8585f, 0.3000f ,
+   0.6068f , 0.4978f , -0.7225f, -0.1313f, -0.5974f, 0.2700f , -0.6191f,
+   0.2481f , 0.9779f , -0.6421f, 0.4469f , -0.0023f, 0.3657f , 0.9140f ,
+   0.2369f , -0.5310f
+};
+
+const float64_t filtering_coeffs_b_f64[FILTERING_MAX_NUMSTAGES * 6 + 2] =
+{
+	-0.0572f, 0.0f    , -0.4724f, 0.4111f , -0.9999f, -0.7577f, 0.2630f ,
+   -0.0509f, -1.0000f, 0.5207f , -0.6697f, -0.7453f, -0.6540f, 0.3119f ,
+   0.4595f , -0.7225f, -0.1313f, -0.5974f, 0.2700f , -0.6191f, -0.4314f,
+   0.2481f , 0.9779f , -0.6421f, 0.4469f , -0.0023f, 0.3657f , 0.9140f ,
+   0.2870f , -0.0499f, 0.3333f , -0.1396f, -0.7555f, 0.5377f , 0.3491f ,
+   0.2369f , -0.5310f, -0.5904f, 0.6263f , 0.0205f , 0.1088f , -0.2926f,
+   -0.4187f, -0.5094f, 0.4479f , -0.3594f, -0.3102f, 0.6748f , 0.7620f ,
+   0.0033f , -0.9195f, 0.3192f , -0.1705f, 0.5524f , -0.5025f, 0.4898f ,
+   -0.0119f, -0.3982f, -0.7818f, -0.9186f, -0.0944f, 0.7228f , 0.7014f ,
+   0.4850f , -0.6814f, 0.4914f , -0.6286f, 0.5130f , -0.8585f, 0.3000f ,
+   0.6068f , 0.4978f , -0.7225f, -0.1313f, -0.5974f, 0.2700f , -0.6191f,
+   0.2481f , 0.9779f , -0.6421f, 0.4469f , -0.0023f, 0.3657f , 0.9140f ,
+   0.2369f , -0.5310f
+};
+
+const float32_t *filtering_coeffs_c_f32 = filtering_coeffs_b_f32 + 1;
+
+const q31_t filtering_coeffs_q31[FILTERING_MAX_NUMSTAGES * 6 + 2] =
+{
+	0xEEDA759C, 0x00000000, 0x80000000, 0x0B0BA027, 0xF6850544, 0xB967E3EC,
+	0x1D3C4F64, 0xFFFFFFFF, 0xDDF65B14, 0x22D3A62D, 0xEF5CBB89, 0x98979EE0,
+	0xFF242597, 0x0068D9E9, 0x11ACC4F3, 0xF72C0F21, 0xFA9326BC, 0xCD506BD5,
+	0x044B50CD, 0xBC36D4BC, 0xE28B1589, 0x0053690B, 0x2B4E6639, 0xCE919690,
+	0x0727234D, 0xF6CDFB14, 0x1FFF2FCF, 0x0D04DC35, 0x00607E4D, 0xEEDCF04A,
+	0x268530EF, 0xBA37B050, 0x7FFFFFFF, 0xEF5CBB89, 0x00000000, 0x2B4E6639,
+	0xFF242597, 0x0068D9E9, 0x11ACC4F3, 0xF72C0F21, 0xFA9326BC, 0xCD506BD5,
+	0x1D3C4F64, 0xFFFFFFFF, 0xDDF65B14, 0x22D3A62D, 0xEF5CBB89, 0x98979EE0,
+	0x044B50CD, 0xBC36D4BC, 0xE28B1589, 0x0053690B, 0x2B4E6639, 0xCE919690,
+	0x0727234D, 0xF6CDFB14, 0x1FFF2FCF, 0x0D04DC35, 0x00607E4D, 0xEEDCF04A,
+   0xE28B1589, 0x0053690B, 0x044B50CD, 0xBC36D4BC, 0xE28B1589, 0xB967E3EC,
+	0x044B50CD, 0xBC36D4BC, 0xE28B1589, 0x0053690B, 0x2B4E6639, 0xCE919690,
+   0x1FFF2FCF, 0x0D04DC35, 0x00607E4D, 0xEEDCF04A, 0xFFFFFFFF, 0xDDF65B14,
+	0xFF242597, 0x0068D9E9, 0x11ACC4F3, 0xF72C0F21, 0xFA9326BC, 0xCD506BD5,
+   0x2B4E6639, 0xCE919690
+};
+
+const q31_t *filtering_coeffs_b_q31 = filtering_coeffs_q31 + 1;
+const q31_t *filtering_coeffs_c_q31 = filtering_coeffs_q31 + 2;
+
+//fourth coefficient MUST be zero for arm_biquad_cascade_df1_fast_q15 to work
+//every 6th coefficient after that must also be zero
+const q15_t filtering_coeffs_q15[FILTERING_MAX_NUMSTAGES * 6 + 4] =
+{
+	0xBA37, 0xEEDA, 0x8000, 0x0000, 0x0B0B, 0xF685, 0xB967,
+	0x1D3C, 0xFFFF, 0x0000, 0x22D3, 0xEF5C, 0x9897,
+	0xFF24, 0x0068, 0x0000, 0xF72C, 0xFA93, 0xCD50,
+	0x044B, 0xBC36, 0x0000, 0x0053, 0x2B4E, 0xCE91,
+	0x0727, 0xF6CD, 0x0000, 0x0D04, 0x0060, 0xEEDC,
+	0x2685, 0xBA37, 0x0000, 0xDDF6, 0x0000, 0x2B4E,
+	0xFF24, 0x0068, 0x0000, 0xF72C, 0xFA93, 0xCD50,
+	0x1D3C, 0xFFFF, 0x0000, 0x22D3, 0xEF5C, 0x9897,
+	0x044B, 0xBC36, 0x0000, 0x0053, 0x2B4E, 0xCE91,
+	0x0727, 0xF6CD, 0x0000, 0x0D04, 0x0060, 0xEEDC,
+   0xE28B, 0x0053, 0x0000, 0xBC36, 0xE28B, 0xB967,
+	0x044B, 0xBC36, 0x0000, 0x0053, 0x2B4E, 0xCE91,
+	0x044B, 0xBC36, 0x0000, 0x0053, 0x2B4E, 0xCE91,
+	0x0727, 0xF6CD, 0x0000, 0x0D04, 0x0060, 0xEEDC,
+   0xE28B, 0x11AC, 0x0000,
+};
+
+const q15_t *filtering_coeffs_b_q15 = filtering_coeffs_q15 + 2;
+const q15_t *filtering_coeffs_c_q15 = filtering_coeffs_q15 + 4;
+
+const q7_t filtering_coeffs_q7[FILTERING_MAX_NUMSTAGES * 6 + 8] =
+{
+	0xEE, 0x00, 0x80, 0x0B, 0xF6, 0xB9,
+	0x1D, 0xFF, 0xDD, 0x22, 0xEF, 0x98,
+	0xFF, 0x00, 0x11, 0xF7, 0xFA, 0xCD,
+	0x04, 0xBC, 0xE2, 0x00, 0x2B, 0xCE,
+	0x07, 0xF6, 0x1F, 0x0D, 0x00, 0xEE,
+	0x26, 0xBA, 0x7F, 0x00, 0x80, 0x2B,
+	0xFF, 0x00, 0x11, 0xF7, 0xFA, 0xCD,
+	0x1D, 0xFF, 0xDD, 0x22, 0xEF, 0x98,
+	0x04, 0xBC, 0xE2, 0x00, 0x2B, 0xCE,
+	0x07, 0xF6, 0x1F, 0x0D, 0x00, 0xEE,
+   0xE2, 0x00, 0x04, 0xBC, 0xE2, 0xB9,
+	0x04, 0xBC, 0xE2, 0x00, 0x2B, 0xCE,
+	0x07, 0xF6, 0x1F, 0x0D, 0x00, 0xEE,
+	0x26, 0xBA, 0x7F, 0x00, 0x80, 0x2B,
+	0x07, 0xF6, 0x1F, 0x0D, 0x00, 0xEE,
+   0xFA, 0xCD
+};
+
+const q7_t *filtering_coeffs_b_q7 = filtering_coeffs_q7 + 4;
+const q7_t *filtering_coeffs_c_q7 = filtering_coeffs_q7 + 8;
+
+/*--------------------------------------------------------------------------------*/
+/* Tap Delay Lists */
+/*--------------------------------------------------------------------------------*/
+//const int32_t filtering_tap_delay[FILTERING_MAX_NUMTAPS] = {
+//	0xEE, 0x00, 0x10, 0x0B, 0xF6, 0xD9,
+//	0x1D, 0xFF, 0xDD, 0x1A, 0xEF, 0xE8,
+//	0xFF, 0x00, 0x11, 0xF7, 0xFA, 0xDD,
+//	0x04, 0xEC, 0xE2, 0x00, 0x2B, 0xFE,
+//	0x07, 0xF6, 0x1F, 0x0D, 0x00, 0xEE,
+//	0x20, 0xDF, 0x21
+//};
+
+const int32_t filtering_tap_delay[FILTERING_MAX_NUMTAPS] = {
+	0x00, 0x01, 0x10, 0x0B, 0x03, 0x05,
+	0x1D, 0x21, 0x11, 0x1A, 0x1F, 0x07,
+	0x20, 0x01, 0x10, 0x0B, 0x03, 0x05,
+	0x1D, 0x21, 0x11, 0x1A, 0x1F, 0x07,
+	0x00, 0x01, 0x10, 0x0B, 0x03, 0x05,
+	0x1D, 0x21, 0x11
+};
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/filtering_test_group.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/filtering_test_group.c
new file mode 100644
index 0000000..453bad6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/filtering_test_group.c
@@ -0,0 +1,17 @@
+#include "jtest.h"
+#include "filtering_tests.h"
+
+JTEST_DEFINE_GROUP(filtering_tests)
+{
+  /*
+    To skip a test, comment it out.
+  */
+  JTEST_GROUP_CALL(biquad_tests);
+  JTEST_GROUP_CALL(conv_tests);
+  JTEST_GROUP_CALL(correlate_tests);
+  JTEST_GROUP_CALL(fir_tests);
+  JTEST_GROUP_CALL(iir_tests);
+  JTEST_GROUP_CALL(lms_tests);
+
+  return;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/fir_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/fir_tests.c
new file mode 100644
index 0000000..14925d7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/fir_tests.c
@@ -0,0 +1,402 @@
+#include "jtest.h"
+#include "filtering_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "filtering_templates.h"
+#include "type_abbrev.h"
+
+#define FIR_DEFINE_TEST(suffix, config_suffix, output_type)             \
+   JTEST_DEFINE_TEST(arm_fir##config_suffix##_##suffix##_test,          \
+         arm_fir##config_suffix##_##suffix)                             \
+   {                                                                    \
+      arm_fir_instance_##suffix fir_inst_fut = { 0 };                   \
+      arm_fir_instance_##suffix fir_inst_ref = { 0 };                   \
+                                                                        \
+      TEMPLATE_DO_ARR_DESC(                                             \
+            blocksize_idx, uint32_t, blockSize, filtering_blocksizes    \
+            ,                                                           \
+         TEMPLATE_DO_ARR_DESC(                                          \
+               numtaps_idx, uint16_t, numTaps, filtering_numtaps        \
+               ,                                                        \
+               /* Initialize the FIR Instances */                       \
+               arm_fir_init_##suffix(                                   \
+                     &fir_inst_fut, numTaps,                            \
+                     (output_type*)filtering_coeffs_##suffix,           \
+                     (void *) filtering_pState, blockSize);             \
+                                                                        \
+              /* Display test parameter values */                       \
+              JTEST_DUMP_STRF("Block Size: %d\n"                        \
+                              "Number of Taps: %d\n",                   \
+                         (int)blockSize,                                \
+                         (int)numTaps);                                 \
+                                                                        \
+               JTEST_COUNT_CYCLES(                                      \
+                     arm_fir##config_suffix##_##suffix(                 \
+                           &fir_inst_fut,                               \
+                           (void *) filtering_##suffix##_inputs,        \
+                           (void *) filtering_output_fut,               \
+                           blockSize));                                 \
+                                                                        \
+               arm_fir_init_##suffix(                                   \
+                     &fir_inst_ref, numTaps,                            \
+                     (output_type*)filtering_coeffs_##suffix,           \
+                     (void *) filtering_pState, blockSize);             \
+                                                                        \
+               ref_fir##config_suffix##_##suffix(                       \
+                     &fir_inst_ref,                                     \
+                     (void *) filtering_##suffix##_inputs,              \
+                     (void *) filtering_output_ref,                     \
+                     blockSize);                                        \
+                                                                        \
+               FILTERING_SNR_COMPARE_INTERFACE(                         \
+                     blockSize,                                         \
+                     output_type)));                                    \
+                                                                        \
+            return JTEST_TEST_PASSED;                                   \
+   }
+
+#define FIR_INTERPOLATE_DEFINE_TEST(suffix, output_type)                      \
+   JTEST_DEFINE_TEST(arm_fir_interpolate_##suffix##_test,                     \
+         arm_fir_interpolate_##suffix)                                        \
+   {                                                                          \
+      arm_fir_interpolate_instance_##suffix fir_inst_fut = { 0 };             \
+      arm_fir_interpolate_instance_##suffix fir_inst_ref = { 0 };             \
+                                                                              \
+      TEMPLATE_DO_ARR_DESC(                                                   \
+            blocksize_idx, uint32_t, blockSize, filtering_blocksizes          \
+            ,                                                                 \
+         TEMPLATE_DO_ARR_DESC(                                                \
+               numtaps_idx, uint16_t, numTaps, filtering_numtaps2             \
+               ,                                                              \
+            TEMPLATE_DO_ARR_DESC(                                             \
+                  L_idx, uint8_t, L, filtering_Ls                             \
+                  ,                                                           \
+                  /* Display test parameter values */                         \
+                  JTEST_DUMP_STRF("Block Size: %d\n"                          \
+                                 "Number of Taps: %d\n"                       \
+                                 "Upsample factor: %d\n",                     \
+                                (int)blockSize,                               \
+                                (int)numTaps,                                 \
+                                (int)L);                                      \
+                                                                              \
+                  /* Initialize the FIR Instances */                          \
+                  arm_fir_interpolate_init_##suffix(                          \
+                        &fir_inst_fut, L, numTaps,                            \
+                        (output_type*)filtering_coeffs_##suffix,              \
+                        (void *) filtering_pState, blockSize);                \
+                                                                              \
+                  JTEST_COUNT_CYCLES(                                         \
+                        arm_fir_interpolate_##suffix(                         \
+                              &fir_inst_fut,                                  \
+                              (void *) filtering_##suffix##_inputs,           \
+                              (void *) filtering_output_fut,                  \
+                              blockSize));                                    \
+                                                                              \
+                  arm_fir_interpolate_init_##suffix(                          \
+                        &fir_inst_ref, L, numTaps,                            \
+                        (output_type*)filtering_coeffs_##suffix,              \
+                        (void *) filtering_pState, blockSize);                \
+                                                                              \
+                  ref_fir_interpolate_##suffix(                               \
+                        &fir_inst_ref,                                        \
+                        (void *) filtering_##suffix##_inputs,                 \
+                        (void *) filtering_output_ref,                        \
+                        blockSize);                                           \
+                                                                              \
+                  FILTERING_SNR_COMPARE_INTERFACE(                            \
+                        blockSize * (uint32_t)L,                              \
+                        output_type))));                                      \
+                                                                              \
+            return JTEST_TEST_PASSED;                                         \
+   }
+
+#define FIR_DECIMATE_DEFINE_TEST(suffix, config_suffix, output_type)       \
+   JTEST_DEFINE_TEST(arm_fir_decimate##config_suffix##_##suffix##_test,    \
+         arm_fir_decimate##config_suffix##_##suffix)                       \
+   {                                                                       \
+      arm_fir_decimate_instance_##suffix fir_inst_fut = { 0 };             \
+      arm_fir_decimate_instance_##suffix fir_inst_ref = { 0 };             \
+                                                                           \
+      TEMPLATE_DO_ARR_DESC(                                                \
+            blocksize_idx, uint32_t, blockSize, filtering_blocksizes       \
+            ,                                                              \
+         TEMPLATE_DO_ARR_DESC(                                             \
+               numtaps_idx, uint16_t, numTaps, filtering_numtaps           \
+               ,                                                           \
+            TEMPLATE_DO_ARR_DESC(                                          \
+                  M_idx, uint8_t, M, filtering_Ms                          \
+                  ,                                                        \
+                  if (blockSize % M == 0)                                   \
+                  {                                                        \
+                     /* Display test parameter values */                   \
+                     JTEST_DUMP_STRF("Block Size: %d\n"                    \
+                                     "Number of Taps: %d\n"                \
+                                     "Decimation Factor: %d\n",            \
+                                     (int)blockSize,                       \
+                                     (int)numTaps,                         \
+                                     (int)M);                              \
+                                                                           \
+                     /* Initialize the FIR Instances */                    \
+                     arm_fir_decimate_init_##suffix(                       \
+                           &fir_inst_fut, numTaps, M,                      \
+                           (output_type*)filtering_coeffs_##suffix,        \
+                           (void *) filtering_pState, blockSize);          \
+                                                                           \
+                     JTEST_COUNT_CYCLES(                                   \
+                           arm_fir_decimate##config_suffix##_##suffix(     \
+                                 &fir_inst_fut,                            \
+                                 (void *) filtering_##suffix##_inputs,     \
+                                 (void *) filtering_output_fut,            \
+                                 blockSize));                              \
+                                                                           \
+                     arm_fir_decimate_init_##suffix(                       \
+                           &fir_inst_ref, numTaps, M,                      \
+                           (output_type*)filtering_coeffs_##suffix,        \
+                           (void *) filtering_pState, blockSize);          \
+                                                                           \
+                     ref_fir_decimate##config_suffix##_##suffix(           \
+                           &fir_inst_ref,                                  \
+                           (void *) filtering_##suffix##_inputs,           \
+                           (void *) filtering_output_ref,                  \
+                           blockSize);                                     \
+                                                                           \
+                     FILTERING_SNR_COMPARE_INTERFACE(                      \
+                           blockSize / M,                                  \
+                           output_type);                                   \
+                  })));                                                    \
+                                                                           \
+            return JTEST_TEST_PASSED;                                      \
+   }
+
+#define FIR_LATTICE_DEFINE_TEST(suffix, output_type)                       \
+   JTEST_DEFINE_TEST(arm_fir_lattice_##suffix##_test,                      \
+         arm_fir_lattice_##suffix)                                         \
+   {                                                                       \
+      arm_fir_lattice_instance_##suffix fir_inst_fut = { 0 };              \
+      arm_fir_lattice_instance_##suffix fir_inst_ref = { 0 };              \
+                                                                           \
+      TEMPLATE_DO_ARR_DESC(                                                \
+            blocksize_idx, uint32_t, blockSize, filtering_blocksizes       \
+            ,                                                              \
+         TEMPLATE_DO_ARR_DESC(                                             \
+               numstages_idx, uint16_t, numStages, filtering_numstages     \
+               ,                                                           \
+               /* Display test parameter values */                         \
+               JTEST_DUMP_STRF("Block Size: %d\n"                          \
+                               "Number of Stages: %d\n",                   \
+                               (int)blockSize,                             \
+                               (int)numStages);                            \
+                                                                           \
+               /* Initialize the FIR Instances */                          \
+               arm_fir_lattice_init_##suffix(                              \
+                     &fir_inst_fut, numStages,                             \
+                     (output_type*)filtering_coeffs_##suffix,              \
+                     (void *) filtering_pState);                           \
+                                                                           \
+               JTEST_COUNT_CYCLES(                                         \
+                     arm_fir_lattice_##suffix(                             \
+                           &fir_inst_fut,                                  \
+                           (void *) filtering_##suffix##_inputs,           \
+                           (void *) filtering_output_fut,                  \
+                           blockSize));                                    \
+                                                                           \
+               arm_fir_lattice_init_##suffix(                              \
+                     &fir_inst_ref, numStages,                             \
+                     (output_type*)filtering_coeffs_##suffix,              \
+                     (void *) filtering_pState);                           \
+                                                                           \
+               ref_fir_lattice_##suffix(                                   \
+                     &fir_inst_ref,                                        \
+                     (void *) filtering_##suffix##_inputs,                 \
+                     (void *) filtering_output_ref,                        \
+                     blockSize);                                           \
+                                                                           \
+               FILTERING_SNR_COMPARE_INTERFACE(                            \
+                     blockSize,                                            \
+                     output_type)));                                       \
+                                                                           \
+            return JTEST_TEST_PASSED;                                      \
+   }
+
+
+#define FIR_SPARSE_DEFINE_TEST(suffix, output_type)                     \
+   JTEST_DEFINE_TEST(arm_fir_sparse_##suffix##_test,                    \
+         arm_fir_sparse_##suffix)                                       \
+   {                                                                    \
+      arm_fir_sparse_instance_##suffix fir_inst_fut = { 0 };            \
+      arm_fir_sparse_instance_##suffix fir_inst_ref = { 0 };            \
+                                                                        \
+      TEMPLATE_DO_ARR_DESC(                                             \
+            blocksize_idx, uint32_t, blockSize, filtering_blocksizes    \
+            ,                                                           \
+         TEMPLATE_DO_ARR_DESC(                                          \
+               numtaps_idx, uint16_t, numTaps, filtering_numtaps        \
+               ,                                                        \
+               /* Display test parameter values */                      \
+               JTEST_DUMP_STRF("Block Size: %d\n"                       \
+                               "Number of Taps: %d\n"                   \
+                               "Tap Delay: %d\n",                       \
+                               (int)blockSize,                          \
+                               (int)numTaps,                            \
+                               (int)FILTERING_MAX_TAP_DELAY);           \
+                                                                        \
+               /* Initialize the FIR Instances */                       \
+               arm_fir_sparse_init_##suffix(                            \
+                     &fir_inst_fut, numTaps,                            \
+                     (output_type*)filtering_coeffs_##suffix,           \
+                     (void *) filtering_pState,                         \
+                     (int32_t*)filtering_tap_delay,                     \
+                     FILTERING_MAX_TAP_DELAY, blockSize);               \
+                                                                        \
+               JTEST_COUNT_CYCLES(                                      \
+                     arm_fir_sparse_##suffix(                           \
+                           &fir_inst_fut,                               \
+                           (void *) filtering_##suffix##_inputs,        \
+                           (void *) filtering_output_fut,               \
+                           (void *) filtering_scratch,                  \
+                           blockSize));                                 \
+                                                                        \
+               arm_fir_sparse_init_##suffix(                            \
+                     &fir_inst_ref, numTaps,                            \
+                     (output_type*)filtering_coeffs_##suffix,           \
+                     (void *) filtering_pState,                         \
+                     (int32_t*)filtering_tap_delay,                     \
+                     FILTERING_MAX_TAP_DELAY, blockSize);               \
+                                                                        \
+               ref_fir_sparse_##suffix(                                 \
+                     &fir_inst_ref,                                     \
+                     (void *) filtering_##suffix##_inputs,              \
+                     (void *) filtering_output_ref,                     \
+                     (void *) filtering_scratch,                        \
+                     blockSize);                                        \
+                                                                        \
+               FILTERING_SNR_COMPARE_INTERFACE(                         \
+                     blockSize,                                         \
+                     output_type)));                                    \
+                                                                        \
+            return JTEST_TEST_PASSED;                                   \
+   }
+
+#define FIR_SPARSE2_DEFINE_TEST(suffix, output_type)                    \
+   JTEST_DEFINE_TEST(arm_fir_sparse_##suffix##_test,                    \
+         arm_fir_sparse_##suffix)                                       \
+   {                                                                    \
+      arm_fir_sparse_instance_##suffix fir_inst_fut = { 0 };            \
+      arm_fir_sparse_instance_##suffix fir_inst_ref = { 0 };            \
+                                                                        \
+      TEMPLATE_DO_ARR_DESC(                                             \
+            blocksize_idx, uint32_t, blockSize, filtering_blocksizes    \
+            ,                                                           \
+         TEMPLATE_DO_ARR_DESC(                                          \
+               numtaps_idx, uint16_t, numTaps, filtering_numtaps        \
+               ,                                                        \
+              /* Display test parameter values */                       \
+              JTEST_DUMP_STRF("Block Size: %d\n"                        \
+                              "Number of Taps: %d\n"                    \
+                              "Tap Delay: %d\n",                        \
+                              (int)blockSize,                           \
+                              (int)numTaps,                             \
+                              (int)FILTERING_MAX_TAP_DELAY);            \
+                                                                        \
+               /* Initialize the FIR Instances */                       \
+               arm_fir_sparse_init_##suffix(                            \
+                     &fir_inst_fut, numTaps,                            \
+                     (output_type*)filtering_coeffs_##suffix,           \
+                     (void *) filtering_pState,                         \
+                     (int32_t*)filtering_tap_delay,                     \
+                     FILTERING_MAX_TAP_DELAY, blockSize);               \
+                                                                        \
+               JTEST_COUNT_CYCLES(                                      \
+                     arm_fir_sparse_##suffix(                           \
+                           &fir_inst_fut,                               \
+                           (void *) filtering_##suffix##_inputs,        \
+                           (void *) filtering_output_fut,               \
+                           (void *) filtering_scratch,                  \
+                           (void *) filtering_scratch2,                 \
+                           blockSize));                                 \
+                                                                        \
+               arm_fir_sparse_init_##suffix(                            \
+                     &fir_inst_ref, numTaps,                            \
+                     (output_type*)filtering_coeffs_##suffix,           \
+                     (void *) filtering_pState,                         \
+                     (int32_t*)filtering_tap_delay,                     \
+                     FILTERING_MAX_TAP_DELAY, blockSize);               \
+                                                                        \
+               ref_fir_sparse_##suffix(                                 \
+                     &fir_inst_ref,                                     \
+                     (void *) filtering_##suffix##_inputs,              \
+                     (void *) filtering_output_ref,                     \
+                     (void *) filtering_scratch,                        \
+                     (void *) filtering_scratch2,                       \
+                     blockSize);                                        \
+                                                                        \
+               FILTERING_SNR_COMPARE_INTERFACE(                         \
+                     blockSize,                                         \
+                     output_type)));                                    \
+                                                                        \
+            return JTEST_TEST_PASSED;                                   \
+   }
+
+FIR_DEFINE_TEST(f32,,float32_t);
+FIR_DEFINE_TEST(q31,,q31_t);
+FIR_DEFINE_TEST(q15,,q15_t);
+FIR_DEFINE_TEST(q31,_fast,q31_t);
+FIR_DEFINE_TEST(q15,_fast,q15_t);
+FIR_DEFINE_TEST(q7,,q7_t);
+
+FIR_LATTICE_DEFINE_TEST(f32,float32_t);
+FIR_LATTICE_DEFINE_TEST(q31,q31_t);
+FIR_LATTICE_DEFINE_TEST(q15,q15_t);
+
+FIR_INTERPOLATE_DEFINE_TEST(f32,float32_t);
+FIR_INTERPOLATE_DEFINE_TEST(q31,q31_t);
+FIR_INTERPOLATE_DEFINE_TEST(q15,q15_t);
+
+FIR_DECIMATE_DEFINE_TEST(f32,,float32_t);
+FIR_DECIMATE_DEFINE_TEST(q31,,q31_t);
+FIR_DECIMATE_DEFINE_TEST(q15,,q15_t);
+FIR_DECIMATE_DEFINE_TEST(q31,_fast,q31_t);
+FIR_DECIMATE_DEFINE_TEST(q15,_fast,q15_t);
+
+FIR_SPARSE_DEFINE_TEST(f32,float32_t);
+FIR_SPARSE_DEFINE_TEST(q31,q31_t);
+FIR_SPARSE2_DEFINE_TEST(q15,q15_t);
+FIR_SPARSE2_DEFINE_TEST(q7,q7_t);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(fir_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+   JTEST_TEST_CALL(arm_fir_f32_test);
+   JTEST_TEST_CALL(arm_fir_q31_test);
+   JTEST_TEST_CALL(arm_fir_q15_test);
+   JTEST_TEST_CALL(arm_fir_q7_test);
+   JTEST_TEST_CALL(arm_fir_fast_q31_test);
+   JTEST_TEST_CALL(arm_fir_fast_q15_test);
+
+   JTEST_TEST_CALL(arm_fir_lattice_f32_test);
+   JTEST_TEST_CALL(arm_fir_lattice_q31_test);
+   JTEST_TEST_CALL(arm_fir_lattice_q15_test);
+
+   JTEST_TEST_CALL(arm_fir_interpolate_f32_test);
+   JTEST_TEST_CALL(arm_fir_interpolate_q31_test);
+   JTEST_TEST_CALL(arm_fir_interpolate_q15_test);
+
+   JTEST_TEST_CALL(arm_fir_decimate_f32_test);
+   JTEST_TEST_CALL(arm_fir_decimate_q31_test);
+   JTEST_TEST_CALL(arm_fir_decimate_q15_test);
+   JTEST_TEST_CALL(arm_fir_decimate_fast_q31_test);
+   JTEST_TEST_CALL(arm_fir_decimate_fast_q15_test);
+
+   JTEST_TEST_CALL(arm_fir_sparse_f32_test);
+   JTEST_TEST_CALL(arm_fir_sparse_q31_test);
+   JTEST_TEST_CALL(arm_fir_sparse_q15_test);
+   JTEST_TEST_CALL(arm_fir_sparse_q7_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/iir_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/iir_tests.c
new file mode 100644
index 0000000..1d4a0ac
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/iir_tests.c
@@ -0,0 +1,76 @@
+#include "jtest.h"
+#include "filtering_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "filtering_templates.h"
+#include "type_abbrev.h"
+
+#define IIR_DEFINE_TEST(suffix, output_type)                                              \
+   JTEST_DEFINE_TEST(arm_iir_lattice_##suffix##_test,                                     \
+         arm_iir_lattice_##suffix)                                                        \
+   {                                                                                      \
+      arm_iir_lattice_instance_##suffix iir_inst_fut = { 0 };                             \
+      arm_iir_lattice_instance_##suffix iir_inst_ref = { 0 };                             \
+                                                                                          \
+      TEMPLATE_DO_ARR_DESC(                                                               \
+            blocksize_idx, uint32_t, blockSize, filtering_blocksizes                      \
+            ,                                                                             \
+         TEMPLATE_DO_ARR_DESC(                                                            \
+               numstages_idx, uint16_t, numStages, filtering_numstages                    \
+               ,                                                                          \
+              /* Display test parameter values */                                         \
+              JTEST_DUMP_STRF("Block Size: %d\n"                                          \
+                              "Number of Stages: %d\n",                                   \
+                              (int)blockSize,                                             \
+                              (int)numStages);                                            \
+                                                                                          \
+               /* Initialize the IIR Instances */                                         \
+               arm_iir_lattice_init_##suffix(                                             \
+                     &iir_inst_fut, numStages, (output_type*)filtering_coeffs_b_##suffix, \
+                     (output_type*)filtering_coeffs_c_##suffix,                           \
+                     (void *) filtering_pState, blockSize);                               \
+                                                                                          \
+               JTEST_COUNT_CYCLES(                                                        \
+                     arm_iir_lattice_##suffix(                                            \
+                           &iir_inst_fut,                                                 \
+                           (void *) filtering_##suffix##_inputs,                          \
+                           (void *) filtering_output_fut,                                 \
+                           blockSize));                                                   \
+                                                                                          \
+               arm_iir_lattice_init_##suffix(                                             \
+                     &iir_inst_ref, numStages, (output_type*)filtering_coeffs_b_##suffix, \
+                     (output_type*)filtering_coeffs_c_##suffix,                           \
+                     (void *) filtering_pState, blockSize);                               \
+                                                                                          \
+               ref_iir_lattice_##suffix(                                                  \
+                     &iir_inst_ref,                                                       \
+                     (void *) filtering_##suffix##_inputs,                                \
+                     (void *) filtering_output_ref,                                       \
+                     blockSize);                                                          \
+                                                                                          \
+               FILTERING_SNR_COMPARE_INTERFACE(                                           \
+                     blockSize,                                                           \
+                     output_type)));                                                      \
+                                                                                          \
+            return JTEST_TEST_PASSED;                                                     \
+   }
+
+IIR_DEFINE_TEST(f32, float32_t);
+IIR_DEFINE_TEST(q31, q31_t);
+IIR_DEFINE_TEST(q15, q15_t);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(iir_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+   JTEST_TEST_CALL(arm_iir_lattice_f32_test);
+   JTEST_TEST_CALL(arm_iir_lattice_q31_test);
+   JTEST_TEST_CALL(arm_iir_lattice_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/lms_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/lms_tests.c
new file mode 100644
index 0000000..deadd7c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/filtering_tests/lms_tests.c
@@ -0,0 +1,219 @@
+#include "jtest.h"
+#include "filtering_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "filtering_templates.h"
+#include "type_abbrev.h"
+
+static const float32_t mu_f32 = 0.00854f;//1.0f;
+static const float32_t mu2_f32 = 1.0f;
+static const q31_t mu_q31 = 0x7fffffff;
+static const q15_t mu_q15 = 0x7fff;
+
+#define LMS_DEFINE_TEST(suffix, config_suffix, output_type, mu)                        \
+   JTEST_DEFINE_TEST(arm_lms##config_suffix##_##suffix##_test,                         \
+         arm_lms##config_suffix##_##suffix)                                            \
+   {                                                                                   \
+      arm_lms##config_suffix##_instance_##suffix lms_inst_fut = { 0 };                 \
+      arm_lms##config_suffix##_instance_##suffix lms_inst_ref = { 0 };                 \
+      arm_fir_instance_##suffix fir_inst = { 0 };                                      \
+      uint32_t i;                                                                      \
+                                                                                       \
+      TEMPLATE_DO_ARR_DESC(                                                            \
+            blocksize_idx, uint32_t, blockSize, lms_blocksizes                         \
+            ,                                                                          \
+         TEMPLATE_DO_ARR_DESC(                                                         \
+               numtaps_idx, uint16_t, numTaps, filtering_numtaps                       \
+               ,                                                                       \
+               /* Initialize the FIR Instances */                                      \
+               arm_fir_init_##suffix(                                                  \
+                     &fir_inst, numTaps,                                               \
+                     (output_type*)filtering_coeffs_##suffix,                          \
+                     (void *) filtering_pState, blockSize);                            \
+                                                                                       \
+               ref_fir_##suffix(                                                       \
+                     &fir_inst,                                                        \
+                     (void *) filtering_##suffix##_inputs,                             \
+                     (void *) filtering_input_lms,                                     \
+                     blockSize);                                                       \
+                                                                                       \
+               for(i=0;i<numTaps;i++)                                                  \
+               {                                                                       \
+                  *((output_type*)filtering_coeffs_lms + i) = (output_type)0;          \
+               }                                                                       \
+                                                                                       \
+               for(i=0;i<blockSize;i++)                                                \
+               {                                                                       \
+                  /* scaled down so that lms will converge           */                \
+                  /* scaled down by almost the max of the abs(input) */                \
+                  *((output_type*)filtering_input_lms + i) =                           \
+                        *((output_type*)filtering_input_lms + i) / 200.0f;             \
+                                                                                       \
+                  *((output_type*)filtering_output_f32_fut + i) =                      \
+                        *((output_type*)filtering_##suffix##_inputs + i) / 200.0f;     \
+               }                                                                       \
+                                                                                       \
+               /* Display test parameter values */                                     \
+               JTEST_DUMP_STRF("Block Size: %d\n"                                      \
+                               "Number of Taps: %d\n",                                 \
+                               (int)blockSize,                                         \
+                               (int)numTaps);                                          \
+                                                                                       \
+               /* Initialize the LMS Instances */                                      \
+               arm_lms##config_suffix##_init_##suffix(                                 \
+                     &lms_inst_fut, numTaps,                                           \
+                     (output_type*)filtering_coeffs_lms,                               \
+                     (void *) filtering_pState, mu, blockSize);                        \
+                                                                                       \
+               JTEST_COUNT_CYCLES(                                                     \
+                     arm_lms##config_suffix##_##suffix(                                \
+                           &lms_inst_fut,                                              \
+                           (void *) filtering_output_f32_fut,                          \
+                           (void *) filtering_input_lms,                               \
+                           (void *) filtering_output_fut,                              \
+                           (void *) ((output_type*)filtering_output_fut+blockSize),    \
+                           blockSize));                                                \
+                                                                                       \
+               for(i=0;i<numTaps;i++)                                                  \
+               {                                                                       \
+                  *((output_type*)filtering_coeffs_lms + i) = (output_type)0;          \
+               }                                                                       \
+                                                                                       \
+               arm_lms##config_suffix##_init_##suffix(                                 \
+                     &lms_inst_ref, numTaps,                                           \
+                     (output_type*)filtering_coeffs_lms,                               \
+                     (void *) filtering_pState, mu, blockSize);                        \
+                                                                                       \
+               ref_lms##config_suffix##_##suffix(                                      \
+                     &lms_inst_ref,                                                    \
+                     (void *) filtering_output_f32_fut,                                \
+                     (void *) filtering_input_lms,                                     \
+                     (void *) filtering_output_ref,                                    \
+                     (void *) ((output_type*)filtering_output_fut+blockSize),          \
+                     blockSize);                                                       \
+                                                                                       \
+               FILTERING_SNR_COMPARE_INTERFACE(                                        \
+                     blockSize,                                                        \
+                     output_type)));                                                   \
+                                                                                       \
+            return JTEST_TEST_PASSED;                                                  \
+   }
+
+#define LMS_WITH_POSTSHIFT_DEFINE_TEST(suffix, config_suffix, output_type)             \
+   JTEST_DEFINE_TEST(arm_lms##config_suffix##_##suffix##_test,                         \
+         arm_lms##config_suffix##_##suffix)                                            \
+   {                                                                                   \
+      arm_lms##config_suffix##_instance_##suffix lms_inst_fut = { 0 };                 \
+      arm_lms##config_suffix##_instance_##suffix lms_inst_ref = { 0 };                 \
+      arm_fir_instance_##suffix fir_inst = { 0 };                                      \
+      uint32_t i;                                                                      \
+                                                                                       \
+      TEMPLATE_DO_ARR_DESC(                                                            \
+            blocksize_idx, uint32_t, blockSize, lms_blocksizes                         \
+            ,                                                                          \
+         TEMPLATE_DO_ARR_DESC(                                                         \
+               numtaps_idx, uint16_t, numTaps, filtering_numtaps                       \
+               ,                                                                       \
+               TEMPLATE_DO_ARR_DESC(                                                   \
+                     postshifts_idx, uint8_t, postShift, filtering_postshifts          \
+                     ,                                                                 \
+                  /* Initialize the FIR Instances */                                   \
+                  arm_fir_init_##suffix(                                               \
+                        &fir_inst, numTaps,                                            \
+                        (output_type*)filtering_coeffs_##suffix,                       \
+                        (void *) filtering_pState, blockSize);                         \
+                                                                                       \
+                  ref_fir_##suffix(                                                    \
+                        &fir_inst,                                                     \
+                        (void *) filtering_##suffix##_inputs,                          \
+                        (void *) filtering_input_lms,                                  \
+                        blockSize);                                                    \
+                                                                                       \
+                  for(i=0;i<numTaps;i++)                                               \
+                  {                                                                    \
+                     *((output_type*)filtering_coeffs_lms + i) = (output_type)0;       \
+                  }                                                                    \
+                                                                                       \
+                  for(i=0;i<blockSize;i++)                                             \
+                  {                                                                    \
+                     /* scaled down so that lms will converge */                       \
+                     /* scaled down by log2(numTaps) bits     */                       \
+                     *((output_type*)filtering_output_f32_fut + i) =                   \
+                           *((output_type*)filtering_##suffix##_inputs + i) >> 6;      \
+                  }                                                                    \
+                                                                                       \
+                  /* Display test parameter values */                                  \
+                  JTEST_DUMP_STRF("Block Size: %d\n"                                   \
+                                  "Number of Taps: %d\n"                               \
+                                  "Post Shift: %d\n",                                  \
+                                  (int)blockSize,                                      \
+                                  (int)numTaps,                                        \
+                                  (int)postShift);                                     \
+                                                                                       \
+                  /* Initialize the LMS Instances */                                   \
+                  arm_lms##config_suffix##_init_##suffix(                              \
+                        &lms_inst_fut, numTaps,                                        \
+                        (output_type*)filtering_coeffs_lms,                            \
+                        (void *) filtering_pState, mu_##suffix, blockSize, postShift); \
+                                                                                       \
+                  JTEST_COUNT_CYCLES(                                                  \
+                        arm_lms##config_suffix##_##suffix(                             \
+                              &lms_inst_fut,                                           \
+                              (void *) filtering_output_f32_fut,                       \
+                              (void *) filtering_input_lms,                            \
+                              (void *) filtering_output_fut,                           \
+                              (void *) ((output_type*)filtering_output_fut+blockSize), \
+                              blockSize));                                             \
+                                                                                       \
+                  for(i=0;i<numTaps;i++)                                               \
+                  {                                                                    \
+                     *((output_type*)filtering_coeffs_lms + i) = (output_type)0;       \
+                  }                                                                    \
+                                                                                       \
+                  arm_lms##config_suffix##_init_##suffix(                              \
+                        &lms_inst_ref, numTaps,                                        \
+                        (output_type*)filtering_coeffs_lms,                            \
+                        (void *) filtering_pState, mu_##suffix, blockSize, postShift); \
+                                                                                       \
+                  ref_lms##config_suffix##_##suffix(                                   \
+                        &lms_inst_ref,                                                 \
+                        (void *) filtering_output_f32_fut,                             \
+                        (void *) filtering_input_lms,                                  \
+                        (void *) filtering_output_ref,                                 \
+                        (void *) ((output_type*)filtering_output_ref+blockSize),       \
+                        blockSize);                                                    \
+                                                                                       \
+                  FILTERING_SNR_COMPARE_INTERFACE(                                     \
+                        blockSize,                                                     \
+                        output_type))));                                               \
+                                                                                       \
+            return JTEST_TEST_PASSED;                                                  \
+   }
+
+LMS_DEFINE_TEST(f32,,float32_t, mu_f32);
+LMS_WITH_POSTSHIFT_DEFINE_TEST(q31,,q31_t);
+LMS_WITH_POSTSHIFT_DEFINE_TEST(q15,,q15_t);
+
+LMS_DEFINE_TEST(f32,_norm,float32_t, mu2_f32);
+LMS_WITH_POSTSHIFT_DEFINE_TEST(q31,_norm,q31_t);
+LMS_WITH_POSTSHIFT_DEFINE_TEST(q15,_norm,q15_t);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(lms_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+   JTEST_TEST_CALL(arm_lms_f32_test);
+   JTEST_TEST_CALL(arm_lms_q31_test);
+   JTEST_TEST_CALL(arm_lms_q15_test);
+
+   JTEST_TEST_CALL(arm_lms_norm_f32_test);
+   JTEST_TEST_CALL(arm_lms_norm_q31_test);
+   JTEST_TEST_CALL(arm_lms_norm_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/intrinsics_tests/intrinsics_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/intrinsics_tests/intrinsics_tests.c
new file mode 100644
index 0000000..360f628
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/intrinsics_tests/intrinsics_tests.c
@@ -0,0 +1,62 @@
+#include "jtest.h"
+#include "ref.h"
+#include "arr_desc.h"
+#include "intrinsics_templates.h"
+#include "intrinsics_test_data.h"
+#include "type_abbrev.h"
+
+INTRINSICS_TEST_TEMPLATE_ELT2(__QADD8, q31);
+INTRINSICS_TEST_TEMPLATE_ELT2(__QSUB8, q31);
+INTRINSICS_TEST_TEMPLATE_ELT2(__QADD16, q31);
+INTRINSICS_TEST_TEMPLATE_ELT2(__SHADD16, q31);
+INTRINSICS_TEST_TEMPLATE_ELT2(__QSUB16, q31);
+INTRINSICS_TEST_TEMPLATE_ELT2(__SHSUB16, q31);
+INTRINSICS_TEST_TEMPLATE_ELT2(__QASX, q31);
+INTRINSICS_TEST_TEMPLATE_ELT2(__SHASX, q31);
+INTRINSICS_TEST_TEMPLATE_ELT2(__QSAX, q31);
+INTRINSICS_TEST_TEMPLATE_ELT2(__SHSAX, q31);
+INTRINSICS_TEST_TEMPLATE_ELT2(__SMUSDX, q31);
+INTRINSICS_TEST_TEMPLATE_ELT2(__SMUADX, q31);
+INTRINSICS_TEST_TEMPLATE_ELT2(__QADD, q31);
+INTRINSICS_TEST_TEMPLATE_ELT2(__QSUB, q31);
+INTRINSICS_TEST_TEMPLATE_ELT3(__SMLAD, q31);
+INTRINSICS_TEST_TEMPLATE_ELT3(__SMLADX, q31);
+INTRINSICS_TEST_TEMPLATE_ELT3(__SMLSDX, q31);
+INTRINSICS_TEST_TEMPLATE_ELT4(__SMLALD, q31, q63);
+INTRINSICS_TEST_TEMPLATE_ELT4(__SMLALDX, q31, q63);
+INTRINSICS_TEST_TEMPLATE_ELT2(__SMUAD, q31);
+INTRINSICS_TEST_TEMPLATE_ELT2(__SMUSD, q31);
+INTRINSICS_TEST_TEMPLATE_ELT1(__SXTB16, q31);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(intrinsics_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+   JTEST_TEST_CALL(__QADD8_test);
+   JTEST_TEST_CALL(__QSUB8_test);
+   JTEST_TEST_CALL(__QADD16_test);
+   JTEST_TEST_CALL(__SHADD16_test);
+   JTEST_TEST_CALL(__QSUB16_test);
+   JTEST_TEST_CALL(__SHSUB16_test);
+   JTEST_TEST_CALL(__QASX_test);
+   JTEST_TEST_CALL(__SHASX_test);
+   JTEST_TEST_CALL(__QSAX_test);
+   JTEST_TEST_CALL(__SHSAX_test);
+   JTEST_TEST_CALL(__SMUSDX_test);
+   JTEST_TEST_CALL(__SMUADX_test);
+   JTEST_TEST_CALL(__QADD_test);
+   JTEST_TEST_CALL(__QSUB_test);
+   JTEST_TEST_CALL(__SMLAD_test);
+   JTEST_TEST_CALL(__SMLADX_test);
+   JTEST_TEST_CALL(__SMLSDX_test);
+   JTEST_TEST_CALL(__SMLALD_test);
+   JTEST_TEST_CALL(__SMLALDX_test);
+   JTEST_TEST_CALL(__SMUAD_test);
+   JTEST_TEST_CALL(__SMUSD_test);
+   JTEST_TEST_CALL(__SXTB16_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/intrinsics_tests/intrinsics_tests_common_data.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/intrinsics_tests/intrinsics_tests_common_data.c
new file mode 100644
index 0000000..8e9c364
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/intrinsics_tests/intrinsics_tests_common_data.c
@@ -0,0 +1,189 @@
+#include "intrinsics_test_data.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Input/Output Buffers */
+/*--------------------------------------------------------------------------------*/
+
+q63_t intrinsics_output_fut[INTRINSICS_MAX_LEN] = {0};
+q63_t intrinsics_output_ref[INTRINSICS_MAX_LEN] = {0};
+float32_t intrinsics_output_f32_fut[INTRINSICS_MAX_LEN] = {0};
+float32_t intrinsics_output_f32_ref[INTRINSICS_MAX_LEN] = {0};
+
+const q63_t intrinsics_q63_inputs[INTRINSICS_MAX_LEN] =
+{
+    0xF7D2D6F5414A5524, 0x5297DAF44CAB5A17, 0x54129B222D6F5B56, 0x54141F6F7DAF4E3B, 0x44C414A529B226EB, 0x22D4CAB541F6F6A ,
+    0x6053A44325CE38BF, 0x33D055403A970AFA, 0x0133D0603A44382A, 0x32513D5605540F8 , 0x03A25CE33D060524, 0x03A3A97013D56570,
+    0x3402674117D7791D, 0x72140A667FE0438C, 0x439218E426741841, 0x11739FF340A66E54, 0x67F17D77218E4386, 0x4267FE0439FF3726,
+    0x46C411420DC177CA, 0x7156C147702F2CF5, 0x26615F6441142FF1, 0x20D662C46C1476AB, 0x7700DC1715F640DD, 0x441702F2662C4E49,
+    0x50D4F8B538055E7E, 0x5570D192770871FE, 0x725576474F8B5360, 0x538258550D1928A0, 0x2773805557647821, 0x74F77087258558CF,
+    0x05066D230C0C604D, 0x63650FA350A46C19, 0x66C3646266D2370D, 0x30C6CE0050FA359A, 0x3500C0C636462E24, 0x26650A466CE00F5C,
+    0x21E3B72166D40948, 0x0731EB61355B5831, 0x577733943B72150A, 0x166773F21EB61530, 0x13566D4073394127, 0x43B355B5773F26F4,
+    0x7221CF5118052980, 0x27A22AD1038D6587, 0x67C7A8121CF517F4, 0x1187CDC722AD1691, 0x103180527A812473, 0x21C038D67CDC7D7F,
+    0x21A0FD604A5110D0, 0x1201A2156D895BB9, 0x53D20EB60FD60F35, 0x04A3DE621A215530, 0x56D4A51120EB6DDA, 0x60F6D8953DE62516,
+    0x02C61E17250123E1, 0x26D2CBB35ED813C8, 0x15B6D35061E175B1, 0x7255B1402CBB32F3, 0x35E250126D350907, 0x0615ED815B140D7E,
+    0x126418B76EAE272D, 0x23C26BB13E221841, 0x1243CF01418B7B88, 0x76E24DB126BB1B80, 0x13E6EAE23CF010E4, 0x1413E22124DB166C,
+    0x1634700479AB7E42, 0x74163F5662DF28D1, 0x246419E047004665, 0x47946BE163F56FC6, 0x66279AB7419E0C75, 0x04762DF246BE1F38,
+    0x63F5CE12243239B2, 0x31F3F574758D03E0, 0x0711F4455CE12926, 0x22471D563F574B74, 0x475243231F4458E2, 0x55C758D071D5639 ,
+    0x34806EF703A17B49, 0x77D48D32173A7C76, 0x70F7D3E306EF7531, 0x7030F2F348D32F34, 0x21703A177D3E3063, 0x306173A70F2F3549,
+    0x54426F835C314C9 , 0x42E447B118CB6B6D, 0x6502E32326F83697, 0x35C50745447B1E9C, 0x1185C3142E323A33, 0x32618CB650745715,
+    0x51D4891001AC5746, 0x5601DA36655A4E04, 0x42060E624891060F, 0x00120BF51DA36B4F, 0x66501AC560E6227F, 0x248655A420BF5EB4,
+    0x1154156550B3225B, 0x2181540540C10544, 0x02318586415656C , 0x550236A115405EAE, 0x54050B32185863E1, 0x64140C10236A1C4E,
+    0x44E7736608BD21F9, 0x2614EDF52ACF7A68, 0x752617A1773665E5, 0x608524F44EDF5F66, 0x52A08BD2617A1610, 0x1772ACF7524F4968,
+    0x06A24DC242D006CD, 0x0376A4F55F000079, 0x01D3706424DC2447, 0x2421DE706A4F5599, 0x55F42D0037064D4A, 0x4245F0001DE70608,
+    0x44018061233A2EE5, 0x22440795137E488E, 0x44424A8118061B7B, 0x12344CE44079569D, 0x513233A224A817D5, 0x118137E444CE48F5,
+    0x41D71AD7575F7883, 0x73C1D4A522406802, 0x6333CBC771AD70BB, 0x757335841D4A5D79, 0x522575F73CBC7CE4, 0x77122406335840D8,
+    0x3333D19605792E47, 0x233331A427AD2C05, 0x213330353D196EAB, 0x60513D93331A40AF, 0x4270579233035831, 0x53D27AD213D93987,
+    0x0135DC437C542094, 0x25C13796045F317E, 0x37D5C2015DC43F8B, 0x37C7DD501379650C, 0x6047C5425C20193F, 0x15D045F37DD50298,
+    0x5275C8A71D482B82, 0x210272914A6B6062, 0x63510E165C8A757B, 0x71D355A5272917C1, 0x14A1D48210E16FBC, 0x65C4A6B6355A5882,
+    0x1757DF7F66F86A35, 0x61A758A6604555A1, 0x5531A1137DF7FBB , 0xF6653541758A6216, 0x66066F861A113463, 0x37D6045553541BAD,
+    0x04E1F05221576756, 0x6554EA63483B6D8D, 0x67B55B841F052FCC, 0x2217B2E04EA63DFB, 0x3482157655B84677, 0x41F483B67B2E04F2,
+    0x41D46029787A796C, 0x71A1DB2204A12CD3, 0x2061A8C746029BD , 0x978061E41DB22DD8, 0x204787A71A8C7F28, 0x74604A12061E452E,
+    0x66B73357132D3F78, 0x3626BBB076525852, 0x53F6253673357BBA, 0x7133F6B66BBB0A58, 0x076132D362536AFA, 0x673765253F6B65EF,
+    0x55F66B026DC57B58, 0x7325FF601EB718CE, 0x17F3247766B02740, 0x26D7FF355FF60B47, 0x01E6DC5732477B8F, 0x7661EB717FF35302,
+    0x7206FF9529FD3E40, 0x34720182475A43D1, 0x44C47E076FF9528A, 0x5294CF572018209D, 0x24729FD347E079C9, 0x76F475A44CF576D3,
+    0x2512340428074E34, 0x42551CE35D6F58ED, 0x56425297234045D1, 0x4286443251CE35F9, 0x35D2807425297896, 0x7235D6F5644320FE,
+    0x04E701D50F4449A9, 0x4714E09454C361C6, 0x661718F0701D52F1, 0x50F615404E094820, 0x4540F444718F0810, 0x07054C3661540689,
+    0x46A48AC379DE5A1F, 0x5216A0C152865C23, 0x57021B7048AC3A4B, 0x379708646A0C1BE0, 0x15279DE521B705DB, 0x048528657086465D,
+    0x7206D2311CC10929, 0x038204951E1D716E, 0x71438FF16D231D4C, 0x11C149C720495108, 0x51E1CC1038FF1971, 0x16D1E1D7149C78D4,
+    0x62169C32441F1E8B, 0x147210B743D95372, 0x5024781569C324B4, 0x24402476210B7DC9, 0x743441F147815E78, 0x56943D9502476137,
+    0x30E2F6846163DDF , 0xD020E680390D6EC2, 0x612022322F684E5B, 0x461125930E680ABD, 0x0396163D02232615, 0x22F390D612593380,
+    0x76D130F57B1465FE, 0x6106D772065A6957, 0x66310E91130F53EB, 0x57B63BC76D772EF7, 0x2067B14610E916B6, 0x113065A663BC7A68,
+    0x773194712ACB00BB, 0x05973090651C5590, 0x53459BB6194714B5, 0x12A34867730904EE, 0x0652ACB059BB61B4, 0x619651C534867DBC,
+    0x21228931391C706C, 0x713129A63C164218, 0x4621317128931CD0, 0x13962882129A66AB, 0x63C391C713171F4D, 0x1283C16462882872,
+    0x6547A7944B167FD4, 0x73054B1566902F4C, 0x239308567A794932, 0x44B3946654B152C , 0x5664B16730856EA9, 0x67A6690239466D55,
+    0x651077A336696451, 0x63651B950F5B1E8C, 0x11D367E2077A3C6A, 0x3361D2C651B956B4, 0x50F36696367E2D2A, 0x2070F5B11D2C662A,
+    0x24D4070678FB6880, 0x6204DF964E6D40B6, 0x4632030640706FDC, 0x678638124DF9679C, 0x64E78FB620306EDB, 0x6404E6D463812AE7,
+    0x2043E036255D2748, 0x25504E441B8B617B, 0x66655A373E036FAD, 0x625669B204E444A7, 0x41B255D255A37517, 0x73E1B8B6669B2988,
+    0x27634BB318FD5E8C, 0x5057699467BD05CE, 0x06D05B9534BB346C, 0x3186DFA276994800, 0x46718FD505B958B6, 0x53467BD06DFA2FEF,
+    0x573727212055B5C , 0xB5F73EF61F843C4C, 0x3435FB9072721B52, 0x1204323573EF6B86, 0x61F2055B5FB90B61, 0x0721F84343235DAC,
+    0x17B162F231D424B4, 0x2797B2A7768C0D7E, 0x04479392162F2F9D, 0x231442D17B2A7A99, 0x77631D4279392693, 0x216768C0442D12C0,
+    0x1445D9560692273E, 0x20D44E7359A16E80, 0x65F0D8745D956856, 0x6065F5C144E73DAC, 0x359069220D874532, 0x45D59A165F5C1DD0,
+    0x3591D8215D167858, 0x7595965405597EA2, 0x71A594C01D821476, 0x15D1A87359654ED2, 0x4055D167594C0DC7, 0x01D055971A873506,
+    0xD1F20CC33F693200, 0x3781F9E67A651AB5, 0x12A78E7620CC3C8A, 0x33F2A01D1F9E662C, 0x67A3F69378E7631 , 0x6207A6512A01DA0 ,
+    0x073360D43088472F, 0x40D7333712EE0D42, 0x0230D634360D4D5F, 0x430233A073337E48, 0x712308840D634C06, 0x43612EE0233A0ACB,
+    0x13E26223706651ED, 0x5223EBB67AA54079, 0x432225A4262239D1, 0x370325813EBB6BB6, 0x67A70665225A4F3D, 0x4267AA5432581A06,
+    0x51075ED16E6F5780, 0x53C10DF2577377C7, 0x7373C79275ED1DDC, 0x16E3717510DF2D15, 0x2576E6F53C7929BC, 0x2755773737175917,
+    0x47376435354E381C, 0x35273BB7762A2DD7, 0x26C52FE476435AC1, 0x5356C81473BB749E, 0x776354E352FE4E7E, 0x476762A26C8140F4,
+    0x1374742257694875, 0x4123792612D30822, 0x020121C7474227CF, 0x257204E137926D98, 0x61257694121C7E24, 0x74712D30204E1EE7,
+    0x77A316C358C6268 , 0x2617AB142152080 , 0x07D61C13316C3323, 0x3587D8E77AB14A31, 0x42158C6261C13C03, 0x331215207D8E74F1,
+    0x5673BFD773F446D0, 0x43E672426C6C6A0A, 0x60F3E5523BFD79FB, 0x7730FF5567242969, 0x26C73F443E5524EB, 0x23B6C6C60FF5534 ,
+    0x779540F452F05F1C, 0x5417984617102DE3, 0x21941954540F4A21, 0x452193F7798468E7, 0x61752F05419545EB, 0x45417102193F7880,
+    0x5404BF662B246B20, 0x64C40894408A2BC4, 0x2244CAA64BF66A49, 0x62B2478540894C55, 0x4402B2464CAA6398, 0x64B408A2247856E9,
+    0x55070D372F2A647D, 0x6595063422F55D33, 0x52B5983670D37915, 0x72F2BCC550634C72, 0x4222F2A65983671 , 0x67022F552BCC5AF8,
+    0x03A710741A77D48 , 0xD613A6B3411B5CFA, 0x5626142571074D7E, 0x41A627103A6B3593, 0x3411A77D61425F05, 0x571411B56271012A,
+    0x32310A505B830310, 0x021239F73D8418CA, 0x17F213D510A50792, 0x05B7F993239F7137, 0x73D5B830213D5071, 0x5103D8417F9930D4,
+    0x265291502462664F, 0x6146586354180F8E, 0x018144B2291505BA, 0x02418E426586387A, 0x35424626144B2C12, 0x2295418018E425C7,
+    0x558194623AA43373, 0x37258B4518F0503C, 0x5267247319462AC0, 0x23A26BF558B452EF, 0x5183AA4372473895, 0x31918F0526BF5435,
+    0x13D5C3376DA553B , 0x54D3D93C60912FA6, 0x2204D0355C337331, 0x76D206913D93CD7 , 0xC606DA554D035752, 0x55C6091220691929,
+    0x25F758B6389962F9, 0x6595FCA636E701E9, 0x02D59602758B642C, 0x6382D5A25FCA69E3, 0x63638996596027F4, 0x27536E702D5A2FD0,
+    0x01B76BA35F18324A, 0x33C1BC213DB165AA, 0x6733CC1076BA3876, 0x35F73A601BC21AF6, 0x13D5F1833CC10841, 0x0763DB1673A60174,
+    0x66144586625B7F58, 0x72B6157367C57724, 0x7032B3704458653C, 0x66203DF661573095, 0x367625B72B370837, 0x04467C5703DF6CE3,
+    0x260191B45D086EFA, 0x630608433F5227C2, 0x21030DE1191B4785, 0x45D105E260843D82, 0x33F5D08630DE11F1, 0x1193F522105E226C,
+    0x23B366766E1C7AA2, 0x7733B8D447AA5D14, 0x5407372636676D03, 0x66E409523B8D4DF6, 0x4476E1C77372694 , 0x63647AA5409521DC,
+    0x5632BE46744206A , 0x04A63E114722023F, 0x05C4A4A02BE46AD5, 0x6745CF2563E11D76, 0x147744204A4A09AB, 0x02B472205CF252B9,
+    0x62D3203731586916, 0x6452D7324DFD7D84, 0x72E4524532037634, 0x7312E5362D7329D4, 0x24D315864524582F, 0x5324DFD72E5366C1,
+    0x50A6A2543B0E019B, 0x0110A6A038530C6A, 0x054119726A2542D , 0x43B540650A6A00E5, 0x0383B0E0119725CC, 0x26A3853054065347,
+    0x571181111B6F7AF1, 0x774716746CCF71F1, 0x77774F43181117F2, 0x11B77A5571674A76, 0x46C1B6F774F43880, 0x3186CCF777A55F47,
+    0x0243CBB259EA5B62, 0x547245C44A331D95, 0x1074718D3CBB276F, 0x25907CE0245C4D50, 0x44A59EA54718D5  , 0xD3C4A33107CE05D1,
+    0x6663006160D47AD5, 0x73D669B325CA1C40, 0x1193D5F130061766, 0x16019306669B39DF, 0x32560D473D5F1320, 0x13025CA119306AD3,
+    0x12D6A6E628B30325, 0x02B2DF160DD090F , 0x9312B5146A6E6F37, 0x628311012DF16F66, 0x60D28B302B514C7E, 0x46A0DD0931101C58,
+    0x14177AB07D4847FC, 0x43A41320515341CA, 0x4243AF8577AB0EA6, 0x07D24B3141320DAF, 0x0517D4843AF8531E, 0x5775153424B31611,
+    0x072222516D377331, 0x73B722D17A832A22, 0x2263B194222511C7, 0x16D261B0722D1F89, 0x17A6D3773B194F18, 0x4227A832261B0A4D,
+    0x620190F243F676DB, 0x756202E74F8C6D61, 0x630560D4190F2250, 0x243308E6202E72A9, 0x74F43F67560D4EA2, 0x4194F8C6308E67B4,
+    0x17F27EB236746663, 0x6267FDE017CC3852, 0x3232647127EB2EAC, 0x236232617FDE0AA8, 0x01736746264719A , 0x12717CC323261EDD,
+    0x42448D823C0B339E, 0x34324D4406284D40, 0x44B4363148D82ECB, 0x23C4BF0424D44CF8, 0x4063C0B343631B91, 0x148062844BF04248,
+    0x320630B736497B9B, 0x76C20CC368273C58, 0x3576C3B7630B7AF9, 0x7365744320CC3F26, 0x368364976C3B7B71, 0x76368273574433ED,
+    0x626565B07A2552F6, 0x56726F924CDE642D, 0x65B67A20565B0142, 0x07A5B50626F9207F, 0x24C7A25567A207BE, 0x0564CDE65B506684,
+    0x1411561044DA4780, 0x46E4155611756A0C, 0x61D6E3A6156104AF, 0x0441DBA1415561B0, 0x61144DA46E3A6886, 0x615117561DBA1EA2,
+    0x71D758F0542359C8, 0x52D1DD634C024E22, 0x4612D194758F052A, 0x054616471DD6395 , 0x34C542352D194BAD, 0x4754C024616475A1,
+    0x35713CB542084602, 0x46057FE209C274AD, 0x716607A413CB5562, 0x5421672357FE2D5B, 0x20942084607A4EE5, 0x41309C2716723A91,
+    0x73D28FE64F624CCF, 0x4323DDA62E5E24A3, 0x21932AF528FE6FAF, 0x64F19A573DDA6EF4, 0x62E4F62432AF540C, 0x5282E5E219A57B3B,
+    0x353278445D1D73A3, 0x7425397123424B3E, 0x452427D7278445F5, 0x45D5221353971C3B, 0x1235D1D7427D7943, 0x727234245221358C,
+    0x7603B86626CE1A5E, 0x145608317B506CA4, 0x62145E143B86636E, 0x62621B7760831F6D, 0x17B26CE145E142F3, 0x43B7B50621B77B04,
+    0x43B7D8D17BB65E0C, 0x52D3BF3378B80F5E, 0x02B2D5727D8D172B, 0x17B2B5B43BF33A90, 0x3787BB652D572D9 , 0x27D78B802B5B4920,
+    0x11C47C6436A05E01, 0x5301CAA652745306, 0x54D304A247C64855, 0x4364D6B11CAA669B, 0x65236A05304A2641, 0x247527454D6B1760,
+    0x54B24A673E176D79, 0x64E4BDE7523241B0, 0x44C4E5F124A67957, 0x73E4C2154BDE76AF, 0x7523E1764E5F1493, 0x124523244C215DA5,
+    0x53940AE633A052B , 0x569390D11A4D00C2, 0x05A69E8640AE6BCA, 0x6335AF35390D106B, 0x11A33A0569E86018, 0x6401A4D05AF356CF,
+    0x10D14B6263561D4 , 0x14C0D2E244F31C6 , 0x1454CBF114B6299B, 0x26345AC10D2E25F0, 0x244635614CBF132A, 0x11444F3145AC18B6,
+    0x222263442227567D, 0x52422C5106B54E2F, 0x46C2442326344534, 0x4226C37222C515EC, 0x106222752442370D, 0x32606B546C3721C6,
+    0x6606AF3634EF687D, 0x66A603961C06323A, 0x3496AE706AF36A60, 0x63449D0660396F52, 0x61C34EF66AE70AA1, 0x06A1C06349D06CBC,
+    0x1663A9A26F9576C8, 0x71D66DF0584C4258, 0x4571D4803A9A27BB, 0x26F57DD166DF0D47, 0x0586F9571D4804EA, 0x03A584C457DD1E67,
+    0x66225C12789C7895, 0x74F6274275336111, 0x63F4FBF625C122C8, 0x2783F9F662742114, 0x275789C74FBF6D26, 0x625753363F9F6482,
+    0x77E499E266F02CD9, 0x2447EBC111083202, 0x34944011499E2618, 0x26649DF77EBC1351, 0x11166F02440112F1, 0x1491108349DF7BC1,
+    0x16B61AF13BF45C25, 0x52D6B1F731BA7FA0, 0x7632D86561AF1AED, 0x13B63E016B1F7D29, 0x7313BF452D865294, 0x56131BA763E01129,
+    0x2081FE3A7E9E77A5, 0x77208597100435D7, 0x331722841FE3A71 , 0xA7E31C5208597C81, 0x7107E9E7722849FA, 0x41F1004331C520AF,
+    0x1155CA077BA178DC, 0x702150E67F102D31, 0x25D02C345CA07864, 0x77B5D041150E6F98, 0x67F7BA1702C34882, 0x45C7F1025D041F11,
+    0x355426F30C613C57, 0x37A5599253984FD1, 0x42B7AFA0426F38AD, 0x30C2B25355992B1D, 0x2530C6137AFA078D, 0x042539842B253413,
+    0x51A28933594B32CF, 0x3291A0B432887E38, 0x765291B428933B46, 0x359653A51A0B4168, 0x432594B3291B4A94, 0x42832887653A5E8D,
+    0x65030DA421746BBE, 0x63450C565EFE6415, 0x6523471130DA429C, 0x421529C650C5640C, 0x65E2174634711AA4, 0x1305EFE6529C67A6,
+    0x42803CA0105957CD, 0x525283854D287499, 0x74225A0403CA0AA7, 0x010420D428385832, 0x54D1059525A04A02, 0x4034D287420D47A4,
+    0x72759E2135627556, 0x74527E834BC11E4C, 0x1224586159E215C7, 0x1352282727E838B4, 0x34B35627458612F4, 0x1594BC1122827F6F,
+    0x64F4E495449D4DBA, 0x4394FD27679B7362, 0x737395E74E495845, 0x544375A64FD270D1, 0x767449D4395E76A0, 0x74E679B7375A655E,
+    0x05161EF712E2058F, 0x06751FF573F970CA, 0x77F6741061EF73B3, 0x7127FDA051FF5362, 0x57312E2067410345, 0x06173F977FDA0B3B,
+    0x14B26557221962E8, 0x6264B30017AB6543, 0x67E268E126557412, 0x7227E0D14B30084D, 0x01722196268E191D, 0x12617AB67E0D13DF,
+    0x65677FA773EF127D, 0x112560024DEC5DB1, 0x51512DD077FA745F, 0x773157F656002898, 0x24D73EF112DD0A40, 0x0774DEC5157F6DDF,
+    0x3337B63042A55F8E, 0x532338B643597924, 0x74F329457B630C3F, 0x0424FA23338B6B58, 0x64342A5532945F75, 0x57B435974FA23A0E,
+    0x02406114036E38C0, 0x3192466033B18FD , 0x81219BB006114337, 0x403124C024660ACB, 0x033036E319BB02F0, 0x00633B18124C0A47,
+    0x5360C6123A951701, 0x1513607401155ABF, 0x563516600C612D71, 0x23A635F536074CA7, 0x4013A95151660C41, 0x00C01155635F58C7,
+    0x50165B077FC2002D, 0x079015F60E6A7CF3, 0x76E791B765B07D07, 0x77F6E475015F6A6B, 0x60E7FC20791B70DD, 0x7650E6A76E475719,
+    0x74671942424314C7, 0x167464A268426EB , 0x66B6775771942FEE, 0x2426BA77464A2F52, 0x26842431677579FD, 0x771684266BA775AE,
+    0x31D78D951F66EFF , 0xE3B1D0B31A795237, 0x52F3BD3478D9545F, 0x51F2F8531D0B344D, 0x31A1F66E3BD34AB7, 0x4781A7952F85312A,
+    0x20208DF316C542AD, 0x46D028113990185D, 0x1406D35108DF3351, 0x3164066202811AA5, 0x13916C546D351F41, 0x108399014066269D,
+    0x1355DD7006B660BF, 0x66835D746EDB4768, 0x411689E25DD70CF0, 0x0061143135D74F6E, 0x46E06B66689E220C, 0x25D6EDB411431687,
+    0x01D302F0147C49C9, 0x4481DAB6385762BD, 0x63748325302F0AE4, 0x01437D501DAB67F8, 0x638147C4483256C9, 0x5303857637D50FCB,
+    0x15819DB74EA82711, 0x26A58DE04D7B2C98, 0x2376AFF719DB78BC, 0x74E3762158DE0DC2, 0x04D4EA826AFF7E7B, 0x7194D7B237621C93,
+    0x32E7F884792C6E19, 0x66C2E19677001192, 0x16A6C7137F88439D, 0x4796AF432E196A66, 0x677792C66C71378C, 0x37F770016AF43B3A,
+    0x06D4BEE17C16225E, 0x2346D5B56687337 , 0x368345D44BEE1608, 0x17C681206D5B5552, 0x5667C162345D4590, 0x44B66873681209CC,
+    0x11F198807B242819, 0x2241FC72508A1416, 0x16A24BD019880FE3, 0x07B6A1D11FC7288A, 0x2507B24224BD0502, 0x019508A16A1D1678,
+    0x45E5ADE120E6CA0 , 0xC7A5EA8659BE2057, 0x2117A2005ADE11EB, 0x120114945EA8649D, 0x65920E6C7A200E6F, 0x05A59BE21149481D,
+    0x5636731272281E93, 0x15263B840A5B0451, 0x07C5221767312D58, 0x2727CDF563B849F1, 0x40A7228152217960, 0x7670A5B07CDF59F3,
+    0x5347DF1533C775C0, 0x73834E961EBA0799, 0x05E38FC77DF1506 , 0x5335EA0534E96110, 0x61E33C7738FC73E3, 0x77D1EBA05EA059B2,
+    0x16C43911022936EA, 0x31C6C0D1316406F6, 0x0381C6F343911185, 0x10238DB16C0D10F3, 0x131022931C6F3DF8, 0x3433164038DB12A9,
+    0x5775F4A35CD41244, 0x14C77CE12C9F0A7B, 0x0314C8005F4A315F, 0x35C318D577CE1C66, 0x12C5CD414C800860, 0x05F2C9F0318D53E0,
+    0x421750817105420D, 0x420217E4575361F2, 0x64D20101750810BA, 0x1714D884217E4CA5, 0x457710542010140 , 0x175575364D884763,
+    0x008141C642BB0DA7, 0x046087F532D53A74, 0x32D464B5141C6CD4, 0x6422D2A0087F5FC3, 0x53242BB0464B53  , 0x51432D532D2A05F6,
+    0x5223EB9215532B45, 0x21F221465D5C3CE1, 0x3111FC523EB9216A, 0x21511AE52214611B, 0x65D155321FC52C5F, 0x23E5D5C311AE5DD7,
+    0x46D7400020B925A9, 0x2386D0E07C640AF4, 0x00938E6A740009AC, 0x020091046D0E0321, 0x07C20B9238E6A61 , 0xA747C64009104544,
+    0x666341A6474F26C8, 0x2596619015254CF3, 0x424598B2341A6B59, 0x64724126661904CE, 0x015474F2598B2197, 0x234152542412659D,
+    0x13008FD161976DD4, 0x63430400329B3E16, 0x3553456308FD1FB0, 0x16155CC1304006F3, 0x032619763456309 , 0x308329B355CC15F1,
+    0x0350036D59DA7630, 0x729353775C801335, 0x175299470036D52 , 0xD5975280353775A5, 0x75C59DA7299476EB, 0x7005C80175280568,
+    0x37F64761766F5264, 0x51B7FB302EA233A6, 0x3361BC03647619F3, 0x17636BC37FB30C7A, 0x02E766F51BC03B9 , 0x3642EA2336BC3061,
+    0x7640AC043F30596E, 0x51E641973E2A527B, 0x5211ECC30AC04220, 0x43F21447641979A3, 0x73E3F3051ECC3B89, 0x30A3E2A521447BC1,
+    0x157299E54E8F2E26, 0x21D57C940C5A1D90, 0x1761D486299E5467, 0x54E76F3157C947E3, 0x40C4E8F21D4865ED, 0x6290C5A176F31C3D,
+    0x05C6FFB34EE81CDF, 0x1305C8233479195E, 0x147300F76FFB3AE1, 0x34E479405C82398 , 0x3344EE81300F7364, 0x76F3479147940AFA,
+    0xF3A224A33B853E3E, 0x3223A674598C440D, 0x42E22880224A3D89, 0x33B2E77F3A674204, 0x4593B85322880A38, 0x022598C42E77F2D ,
+    0x6091FE9022841C9C, 0x12D093354F0609C3, 0x07E2D6B61FE90922, 0x0227EDB609335017, 0x54F228412D6B69A7, 0x61F4F0607EDB63F9,
+    0xE2524BE1099A74EF, 0x716251D21F9F1B40, 0x12816AC524BE17E8, 0x10928D7E251D2F7A, 0x21F099A716AC50D3, 0x5241F9F128D7ED6 ,
+    0x36430DF66D193443, 0x36364FF676156F1B, 0x67463DB230DF6A4E, 0x66D7435364FF6794, 0x6766D19363DB2C9A, 0x2307615674353022,
+    0x16742501556E025C, 0x070675A123802AF9, 0x27F70B22425018A4, 0x1557FB01675A18BB, 0x123556E070B227B9, 0x242238027FB01BF ,
+    0x14F6574563E7910 , 0x9524F6E36C661591, 0x11E52B3265745D2B, 0x5631E6A14F6E379D, 0x36C63E7952B32FAC, 0x2656C6611E6A1101,
+    0x34B469701DE22385, 0x2544BAB42338191F, 0x17854EB4469704B6, 0x01D783934BAB4599, 0x4231DE2254EB4809, 0x4462338178393E6D,
+    0x02D288D5550017DD, 0x1202D52639B120E1, 0x24E20D22288D52D3, 0x5554E1202D52668C, 0x6395500120D22A68, 0x22839B124E1207D1,
+    0x734251773FCC0EFE, 0x05A34BF547F37E64, 0x76F5A8D325177A90, 0x73F6F72734BF5D4D, 0x5473FCC05A8D3DCE, 0x32547F376F7275A8,
+    0x70A64DB56BEA2655, 0x22C0A4D42A1810FC, 0x1712C40264DB593A, 0x56B71C070A4D4BC0, 0x42A6BEA22C402E93, 0x2642A18171C077F9,
+    0x458752F16F0C4577, 0x42C582E370412414, 0x24D2C455752F1DC1, 0x16F4DCD4582E38EA, 0x3706F0C42C455F7B, 0x575704124DCD4EDB,
+    0x53D4FCA112BC2696, 0x2503D5E77B037135, 0x736502F44FCA1F8C, 0x112361653D5E75F6, 0x77B12BC2502F41B0, 0x44F7B037361653F1,
+    0x64657E702E5B0E31, 0x047467B320266B19, 0x61F4703257E703D7, 0x02E1F776467B3E00, 0x3202E5B047032BA3, 0x257202661F776B9C,
+    0x07D1BD5062570A84, 0x07F7D0A27EC75B48, 0x5297FCC21BD5012 , 0x062291307D0A2D5D, 0x27E625707FCC29F2, 0x21B7EC75291304B6,
+    0xE3A7D12719D558ED, 0x55F3ADE047551C8 , 0x1255F7417D12738F, 0x71925D2E3ADE0892, 0x04719D555F741997, 0x17D4755125D2E2F ,
+    0x65415E922B9F2269, 0x227544375C134FED, 0x456272D315E92399, 0x22B5618654437F4E, 0x75C2B9F2272D32AB, 0x3155C13456186AA1,
+    0x8462A8717E4D355C, 0x32C4637A234D7836, 0x75F2C1832A871760, 0x17E5FC784637A94 , 0xA237E4D32C183207, 0x32A234D75FC78B3 ,
+    0x34E6C9F47F10621E, 0x6624E3F1276966B2, 0x62562BA26C9F4A11, 0x47F25F234E3F182C, 0x1277F10662BA2EF5, 0x26C2769625F239CD,
+    0x63F0AC1573D63FED, 0x3733F3D3636E1F5E, 0x135738320AC15A0E, 0x57335C363F3D33EB, 0x36373D63738326EA, 0x20A636E135C366B1,
+    0x642711A14D476E86, 0x67E426A402F63208, 0x3757E4D1711A1FC1, 0x14D75E46426A4396, 0x4024D4767E4D1B93, 0x17102F6375E46DB7,
+    0x60A7AD242F3C44A7, 0x4490A56351A56F5C, 0x64C499527AD2463D, 0x42F4C4B60A5639CA, 0x3512F3C449952C78, 0x27A51A564C4B64F6,
+    0x14B438673AFE7F8D, 0x7554BC1466993D04, 0x36855A8743867F37, 0x73A681A14BC146C2, 0x4663AFE755A875EC, 0x74366993681A1A75,
+    0x61820F7730A67E1B, 0x773189184A4A7D0C, 0x7547389720F77993, 0x730542661891805 , 0x84A30A67738976AD, 0x7204A4A7542667D6,
+    0x6442BF173C5C6EBF, 0x668447C34499187F, 0x17A68D842BF17C97, 0x73C7AAB6447C317F, 0x3443C5C668D8419C, 0x42B449917AAB6456,
+    0x43D09163421B4F29, 0x41A3D72A76740F9C, 0x0751AD5409163B8D, 0x342754943D72AAB , 0xA76421B41AD54DD7, 0x40976740754946EE,
+    0x654105637317342B, 0x30C54BB4218546D4, 0x45D0CE6310563DA7, 0x3735D14654BB4CCE, 0x421731730CE63E46, 0x310218545D146234,
+    0x40709D7233BE6C63, 0x63607C36325044E5, 0x42D3655309D72335, 0x2332DFA407C36BA , 0x63233BE6365530CC, 0x309325042DFA448C,
+    0x312150271663516F, 0x53C1253259B00AA , 0x0493CEF0150274EA, 0x716492F312532D4A, 0x259166353CEF002D, 0x01559B00492F3DA5,
+    0x72F14A10263A2574, 0x2682F6276F8005C2, 0x0266829314A10651, 0x026269872F627ABA, 0x76F263A268293238, 0x3146F80026987646,
+    0x12B59B1552590516, 0x0532B2A410144D36, 0x4275395359B151B9, 0x552278512B2A4F05, 0x4105259053953699, 0x3591014427851C75,
+    0xF4F32843180646F3, 0x54718F4F2E970306, 0x6623953632843145, 0x318D315E18F4FE8F
+};
+
+/* The source data is random across the q63_t range. Accessing it by word should
+   remain random. */
+const q31_t * intrinsics_q31_inputs = (q31_t *) intrinsics_q63_inputs;
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/main.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/main.c
new file mode 100644
index 0000000..a41de7d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/main.c
@@ -0,0 +1,31 @@
+#include "jtest.h"
+#include "all_tests.h"
+#include "arm_math.h"
+
+
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) && !defined (__MICROLIB)
+__asm(" .global __ARM_use_no_argv\n");
+#endif
+
+
+void debug_init(void)
+{
+    uint32_t * SHCSR_ptr = (uint32_t *) 0xE000ED24; /* System Handler Control and State Register */
+    *SHCSR_ptr |= 0x70000;             /* Enable  UsageFault, BusFault, and MemManage fault*/
+}
+
+int main(void)
+{
+#if !defined(FILEIO)
+    debug_init();
+#endif
+
+    JTEST_INIT();               /* Initialize test framework. */
+
+    JTEST_GROUP_CALL(all_tests); /* Run all tests. */
+
+    JTEST_ACT_EXIT_FW();        /* Exit test framework.  */
+#if !defined(FILEIO)
+    while (1);                   /* Never return. */
+#endif
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/math_helper.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/math_helper.c
new file mode 100644
index 0000000..2b1d30d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/math_helper.c
@@ -0,0 +1,509 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010 ARM Limited. All rights reserved.
+*
+* $Date:        29. November 2010
+* $Revision:    V1.0.3
+*
+* Project:      CMSIS DSP Library
+*
+* Title:        math_helper.c
+*
+* Description:  Definition of all helper functions required.
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*
+* Version 1.0.3 2010/11/29
+*    Re-organized the CMSIS folders and updated documentation.
+*
+* Version 1.0.2 2010/11/11
+*    Documentation updated.
+*
+* Version 1.0.1 2010/10/05
+*    Production release and review comments incorporated.
+*
+* Version 1.0.0 2010/09/20
+*    Production release and review comments incorporated.
+*
+* Version 0.0.7  2010/06/10
+*    Misra-C changes done
+* -------------------------------------------------------------------- */
+
+/* ----------------------------------------------------------------------
+*       Include standard header files
+* -------------------------------------------------------------------- */
+#include<math.h>
+
+/* ----------------------------------------------------------------------
+*       Include project header files
+* -------------------------------------------------------------------- */
+#include "math_helper.h"
+
+/**
+ * @brief  Caluclation of SNR
+ * @param  float*   Pointer to the reference buffer
+ * @param  float*   Pointer to the test buffer
+ * @param  uint32_t     total number of samples
+ * @return float    SNR
+ * The function Caluclates signal to noise ratio for the reference output
+ * and test output
+ */
+
+float arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize)
+{
+  float EnergySignal = 0.0, EnergyError = 0.0;
+  uint32_t i;
+  float SNR;
+  int temp;
+  int *test;
+
+  for (i = 0; i < buffSize; i++)
+    {
+      /* Checking for a NAN value in pRef array */
+      test =   (int *)(&pRef[i]);
+      temp =  *test;
+
+      if (temp == 0x7FC00000)
+      {
+        return(100000.0);
+      }
+
+      /* Checking for a NAN value in pTest array */
+      test =   (int *)(&pTest[i]);
+      temp =  *test;
+
+      if (temp == 0x7FC00000)
+      {
+        return(100000.0);
+      }
+      EnergySignal += pRef[i] * pRef[i];
+      EnergyError += (pRef[i] - pTest[i]) * (pRef[i] - pTest[i]);
+    }
+
+    /* Checking for a NAN value in EnergyError */
+    test =   (int *)(&EnergyError);
+    temp =  *test;
+
+    if (temp == 0x7FC00000)
+    {
+        return(100000.0);
+    }
+
+
+  SNR = 10 * log10f (EnergySignal / EnergyError);
+
+    /* Checking for a NAN value in SNR */
+    test =   (int *)(&SNR);
+    temp =  *test;
+
+    if (temp == 0x7FC00000)
+    {
+        return(100000.0);
+    }
+
+	return (SNR);
+
+}
+
+
+
+double arm_snr_f64(double *pRef, double *pTest, uint32_t buffSize)
+{
+  double EnergySignal = 0.0, EnergyError = 0.0;
+  uint32_t i;
+  double SNR;
+  int temp;
+  int *test;
+
+  for (i = 0; i < buffSize; i++)
+    {
+      /* Checking for a NAN value in pRef array */
+      test =   (int *)(&pRef[i]);
+      temp =  *test;
+
+      if (temp == 0x7FC00000)
+      {
+        return(100000.0);
+      }
+
+      /* Checking for a NAN value in pTest array */
+      test =   (int *)(&pTest[i]);
+      temp =  *test;
+
+      if (temp == 0x7FC00000)
+      {
+        return(100000.0);
+      }
+      EnergySignal += pRef[i] * pRef[i];
+      EnergyError += (pRef[i] - pTest[i]) * (pRef[i] - pTest[i]);
+    }
+
+    /* Checking for a NAN value in EnergyError */
+    test =   (int *)(&EnergyError);
+    temp =  *test;
+
+    if (temp == 0x7FC00000)
+    {
+        return(100000.0);
+    }
+
+
+  SNR = 10 * log10 (EnergySignal / EnergyError);
+
+    /* Checking for a NAN value in SNR */
+    test =   (int *)(&SNR);
+    temp =  *test;
+
+    if (temp == 0x7FC00000)
+    {
+        return(10000.0);
+    }
+
+  return (SNR);
+
+}
+
+/**
+ * @brief  Provide guard bits for Input buffer
+ * @param  q15_t*       Pointer to input buffer
+ * @param  uint32_t     blockSize
+ * @param  uint32_t     guard_bits
+ * @return none
+ * The function Provides the guard bits for the buffer
+ * to avoid overflow
+ */
+
+void arm_provide_guard_bits_q15 (q15_t * input_buf, uint32_t blockSize,
+                            uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < blockSize; i++)
+    {
+      input_buf[i] = input_buf[i] >> guard_bits;
+    }
+}
+
+/**
+ * @brief  Converts float to fixed in q12.20 format
+ * @param  uint32_t     number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point(q12.20) values
+ */
+
+void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+      /* 1048576.0f corresponds to pow(2, 20) */
+      pOut[i] = (q31_t) (pIn[i] * 1048576.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 1.0)
+        {
+          pOut[i] = 0x000FFFFF;
+        }
+    }
+}
+
+/**
+ * @brief  Compare MATLAB Reference Output and ARM Test output
+ * @param  q15_t*   Pointer to Ref buffer
+ * @param  q15_t*   Pointer to Test buffer
+ * @param  uint32_t     number of samples in the buffer
+ * @return none
+ */
+
+uint32_t arm_compare_fixed_q15(q15_t *pIn, q15_t * pOut, uint32_t numSamples)
+{
+  uint32_t i;
+  int32_t diff, diffCrnt = 0;
+  uint32_t maxDiff = 0;
+
+  for (i = 0; i < numSamples; i++)
+  {
+    diff = pIn[i] - pOut[i];
+    diffCrnt = (diff > 0) ? diff : -diff;
+
+    if (diffCrnt > maxDiff)
+    {
+        maxDiff = diffCrnt;
+    }
+  }
+
+  return(maxDiff);
+}
+
+/**
+ * @brief  Compare MATLAB Reference Output and ARM Test output
+ * @param  q31_t*   Pointer to Ref buffer
+ * @param  q31_t*   Pointer to Test buffer
+ * @param  uint32_t     number of samples in the buffer
+ * @return none
+ */
+
+uint32_t arm_compare_fixed_q31(q31_t *pIn, q31_t * pOut, uint32_t numSamples)
+{
+  uint32_t i;
+  int32_t diff, diffCrnt = 0;
+  uint32_t maxDiff = 0;
+
+  for (i = 0; i < numSamples; i++)
+  {
+    diff = pIn[i] - pOut[i];
+    diffCrnt = (diff > 0) ? diff : -diff;
+
+    if (diffCrnt > maxDiff)
+    {
+        maxDiff = diffCrnt;
+    }
+  }
+
+  return(maxDiff);
+}
+
+/**
+ * @brief  Provide guard bits for Input buffer
+ * @param  q31_t*   Pointer to input buffer
+ * @param  uint32_t     blockSize
+ * @param  uint32_t     guard_bits
+ * @return none
+ * The function Provides the guard bits for the buffer
+ * to avoid overflow
+ */
+
+void arm_provide_guard_bits_q31 (q31_t * input_buf,
+                                 uint32_t blockSize,
+                                 uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < blockSize; i++)
+    {
+      input_buf[i] = input_buf[i] >> guard_bits;
+    }
+}
+
+/**
+ * @brief  Provide guard bits for Input buffer
+ * @param  q31_t*   Pointer to input buffer
+ * @param  uint32_t     blockSize
+ * @param  uint32_t     guard_bits
+ * @return none
+ * The function Provides the guard bits for the buffer
+ * to avoid overflow
+ */
+
+void arm_provide_guard_bits_q7 (q7_t * input_buf,
+                                uint32_t blockSize,
+                                uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < blockSize; i++)
+    {
+      input_buf[i] = input_buf[i] >> guard_bits;
+    }
+}
+
+
+
+/**
+ * @brief  Caluclates number of guard bits
+ * @param  uint32_t     number of additions
+ * @return none
+ * The function Caluclates the number of guard bits
+ * depending on the numtaps
+ */
+
+uint32_t arm_calc_guard_bits (uint32_t num_adds)
+{
+  uint32_t i = 1, j = 0;
+
+  if (num_adds == 1)
+    {
+      return (0);
+    }
+
+  while (i < num_adds)
+    {
+      i = i * 2;
+      j++;
+    }
+
+  return (j);
+}
+
+/**
+ * @brief  Converts Q15 to floating-point
+ * @param  uint32_t     number of samples in the buffer
+ * @return none
+ */
+
+void arm_apply_guard_bits (float32_t * pIn,
+                           uint32_t numSamples,
+                           uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+      pIn[i] = pIn[i] * arm_calc_2pow(guard_bits);
+    }
+}
+
+/**
+ * @brief  Calculates pow(2, numShifts)
+ * @param  uint32_t     number of shifts
+ * @return pow(2, numShifts)
+ */
+uint32_t arm_calc_2pow(uint32_t numShifts)
+{
+
+  uint32_t i, val = 1;
+
+  for (i = 0; i < numShifts; i++)
+    {
+      val = val * 2;
+    }
+
+  return(val);
+}
+
+
+
+/**
+ * @brief  Converts float to fixed q14
+ * @param  uint32_t     number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q14 (float *pIn, q15_t * pOut,
+                       uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+      /* 16384.0f corresponds to pow(2, 14) */
+      pOut[i] = (q15_t) (pIn[i] * 16384.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 2.0)
+        {
+          pOut[i] = 0x7FFF;
+        }
+
+    }
+
+}
+
+
+/**
+ * @brief  Converts float to fixed q30 format
+ * @param  uint32_t     number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q30 (float *pIn, q31_t * pOut,
+                       uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+      /* 1073741824.0f corresponds to pow(2, 30) */
+      pOut[i] = (q31_t) (pIn[i] * 1073741824.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 2.0)
+        {
+          pOut[i] = 0x7FFFFFFF;
+        }
+    }
+}
+
+/**
+ * @brief  Converts float to fixed q30 format
+ * @param  uint32_t     number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q29 (float *pIn, q31_t * pOut,
+                       uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+      /* 1073741824.0f corresponds to pow(2, 30) */
+      pOut[i] = (q31_t) (pIn[i] * 536870912.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 4.0)
+        {
+          pOut[i] = 0x7FFFFFFF;
+        }
+    }
+}
+
+
+/**
+ * @brief  Converts float to fixed q28 format
+ * @param  uint32_t     number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q28 (float *pIn, q31_t * pOut,
+                       uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+    /* 268435456.0f corresponds to pow(2, 28) */
+      pOut[i] = (q31_t) (pIn[i] * 268435456.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 8.0)
+        {
+          pOut[i] = 0x7FFFFFFF;
+        }
+    }
+}
+
+/**
+ * @brief  Clip the float values to +/- 1
+ * @param  pIn      input buffer
+ * @param  numSamples   number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_clip_f32 (float *pIn, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+      if (pIn[i] > 1.0f)
+      {
+        pIn[i] = 1.0;
+      }
+      else if ( pIn[i] < -1.0f)
+      {
+        pIn[i] = -1.0;
+      }
+
+    }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_add_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_add_tests.c
new file mode 100644
index 0000000..e9d1dcf
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_add_tests.c
@@ -0,0 +1,31 @@
+#include "jtest.h"
+#include "matrix_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "matrix_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_MAT_ADD_TEST(suffix)          \
+    MATRIX_DEFINE_TEST_TEMPLATE_ELT2(           \
+        mat_add,                                \
+        suffix,                                 \
+        MATRIX_TEST_CONFIG_ADDITIVE_OUTPUT,     \
+        MATRIX_TEST_VALID_ADDITIVE_DIMENSIONS,  \
+        MATRIX_COMPARE_INTERFACE)
+
+JTEST_ARM_MAT_ADD_TEST(f32);
+JTEST_ARM_MAT_ADD_TEST(q31);
+JTEST_ARM_MAT_ADD_TEST(q15);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(mat_add_tests)
+{
+    JTEST_TEST_CALL(arm_mat_add_f32_test);
+    JTEST_TEST_CALL(arm_mat_add_q31_test);
+    JTEST_TEST_CALL(arm_mat_add_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_cmplx_mult_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_cmplx_mult_tests.c
new file mode 100644
index 0000000..43bc3c0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_cmplx_mult_tests.c
@@ -0,0 +1,59 @@
+#include "jtest.h"
+#include "matrix_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "matrix_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_MAT_CMPLX_MULT_TEST(suffix, comparison_interface) \
+    MATRIX_DEFINE_TEST_TEMPLATE_ELT2(                               \
+        mat_cmplx_mult,                                             \
+        suffix,                                                     \
+        MATRIX_TEST_CONFIG_MULTIPLICATIVE_OUTPUT,                   \
+        MATRIX_TEST_VALID_MULTIPLICATIVE_DIMENSIONS,                \
+        comparison_interface)
+
+JTEST_ARM_MAT_CMPLX_MULT_TEST(f32, MATRIX_SNR_COMPARE_INTERFACE);
+JTEST_ARM_MAT_CMPLX_MULT_TEST(q31, MATRIX_COMPARE_INTERFACE);
+
+/*--------------------------------------------------------------------------------*/
+/* Q15 Uses a Different interface than the others. */
+/*--------------------------------------------------------------------------------*/
+
+#define ARM_mat_cmplx_mult_q15_INPUT_INTERFACE(input_a_ptr, input_b_ptr) \
+    PAREN(input_a_ptr, input_b_ptr,                                     \
+          (void *) &matrix_output_fut,                                  \
+          (q15_t *) matrix_output_scratch)
+
+JTEST_DEFINE_TEST(arm_mat_cmplx_mult_q15_test, arm_mat_cmplx_mult_q15)
+{
+    MATRIX_TEST_TEMPLATE_ELT2(
+        matrix_q15_a_inputs,
+        matrix_q15_b_inputs,
+        arm_matrix_instance_q15 * ,
+        arm_matrix_instance_q15,
+        TYPE_FROM_ABBREV(q15),
+        arm_mat_cmplx_mult_q15,
+        ARM_mat_cmplx_mult_q15_INPUT_INTERFACE,
+        ref_mat_cmplx_mult_q15,
+        REF_mat_cmplx_mult_INPUT_INTERFACE,
+        MATRIX_TEST_CONFIG_MULTIPLICATIVE_OUTPUT,
+        MATRIX_TEST_VALID_MULTIPLICATIVE_DIMENSIONS,
+        MATRIX_COMPARE_INTERFACE);
+}
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(mat_cmplx_mult_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_TEST_CALL(arm_mat_cmplx_mult_f32_test);
+    JTEST_TEST_CALL(arm_mat_cmplx_mult_q31_test);
+    JTEST_TEST_CALL(arm_mat_cmplx_mult_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_init_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_init_tests.c
new file mode 100644
index 0000000..67d0190
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_init_tests.c
@@ -0,0 +1,58 @@
+#include "jtest.h"
+#include "matrix_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "matrix_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_MAT_INIT_TEST(suffix)                     \
+    JTEST_DEFINE_TEST(arm_mat_init_##suffix##_test,         \
+                      arm_mat_init_##suffix)                \
+    {                                                       \
+        const uint16_t rows = 4;                            \
+        const uint16_t cols = 2;                            \
+        arm_matrix_instance_##suffix  matrix = {0};         \
+        /*  TYPE_FROM_ABBREV(suffix) data[rows*cols] = {0}; */ \
+            TYPE_FROM_ABBREV(suffix) data[4*2] = {0}; \
+                                                            \
+            arm_mat_init_##suffix(&matrix,                  \
+                                  rows,                     \
+                                  cols,                     \
+                                  data);                    \
+                                                            \
+                JTEST_DUMP_STRF("Matrix Dimensions: %dx%d\n", \
+                     (int)matrix.numRows,                   \
+                     (int)matrix.numCols);                  \
+                                                            \
+                if ((matrix.numRows == rows) &&             \
+                    (matrix.numCols == cols) &&             \
+                    (matrix.pData == data))                 \
+                {                                           \
+                    return JTEST_TEST_PASSED;               \
+                }                                           \
+                else                                        \
+                {                                           \
+                    return JTEST_TEST_FAILED;               \
+                }                                           \
+                                                            \
+    }
+
+JTEST_ARM_MAT_INIT_TEST(f32);
+JTEST_ARM_MAT_INIT_TEST(q31);
+JTEST_ARM_MAT_INIT_TEST(q15);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(mat_init_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_TEST_CALL(arm_mat_init_f32_test);
+    JTEST_TEST_CALL(arm_mat_init_q31_test);
+    JTEST_TEST_CALL(arm_mat_init_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_inverse_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_inverse_tests.c
new file mode 100644
index 0000000..4ad4cef
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_inverse_tests.c
@@ -0,0 +1,92 @@
+#include "jtest.h"
+#include "matrix_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "matrix_templates.h"
+#include "type_abbrev.h"
+
+JTEST_DEFINE_TEST(arm_mat_inverse_f32_test, arm_mat_inverse_f32)
+{
+    TEMPLATE_DO_ARR_DESC(
+        mat_idx, arm_matrix_instance_f32 *, mat_ptr, matrix_f32_invertible_inputs
+        ,
+        JTEST_DUMP_STRF("Matrix Dimensions: %dx%d\n",                
+                 (int)mat_ptr->numRows,                         
+                 (int)mat_ptr->numCols); 
+      
+        if (MATRIX_TEST_VALID_SQUARE_DIMENSIONS(arm_matrix_instance_f32 *, mat_ptr))
+        {
+            MATRIX_TEST_CONFIG_SAMESIZE_OUTPUT(arm_matrix_instance_f32 *, mat_ptr);
+
+            /* arm_mat_inverse_f32() modifies its source input. Use the scratch
+             * buffer to store a copy of the intended input. */
+            {
+                float32_t * original_pdata_ptr = mat_ptr->pData;
+
+                memcpy(matrix_output_scratch,
+                       mat_ptr->pData,
+                       mat_ptr->numRows * mat_ptr->numCols * sizeof(float32_t));
+                mat_ptr->pData = (void*) &matrix_output_scratch;
+
+                JTEST_COUNT_CYCLES(arm_mat_inverse_f32(mat_ptr, &matrix_output_fut));
+                mat_ptr->pData = original_pdata_ptr;
+            }
+
+            ref_mat_inverse_f32(mat_ptr, &matrix_output_ref);
+
+            MATRIX_SNR_COMPARE_INTERFACE(arm_matrix_instance_f32,
+                                         float32_t);
+        });
+
+    return JTEST_TEST_PASSED;
+}
+
+JTEST_DEFINE_TEST(arm_mat_inverse_f64_test, arm_mat_inverse_f64)
+{
+    TEMPLATE_DO_ARR_DESC(
+        mat_idx, arm_matrix_instance_f64 *, mat_ptr, matrix_f64_invertible_inputs
+        ,
+        JTEST_DUMP_STRF("Matrix Dimensions: %dx%d\n",                
+                         (int)mat_ptr->numRows,                         
+                         (int)mat_ptr->numCols);    
+                         
+        if (MATRIX_TEST_VALID_SQUARE_DIMENSIONS(arm_matrix_instance_f64 *, mat_ptr))
+        {
+            MATRIX_TEST_CONFIG_SAMESIZE_OUTPUT(arm_matrix_instance_f64 *, mat_ptr);
+
+            /* arm_mat_inverse_f64() modifies its source input. Use the scratch
+             * buffer to store a copy of the intended input. */
+            {
+                float64_t * original_pdata_ptr = mat_ptr->pData;
+
+                memcpy(matrix_output_scratch,
+                       mat_ptr->pData,
+                       mat_ptr->numRows * mat_ptr->numCols * sizeof(float64_t));
+                mat_ptr->pData = (void*) &matrix_output_scratch;
+
+                JTEST_COUNT_CYCLES(arm_mat_inverse_f64(mat_ptr, &matrix_output_fut64));
+                mat_ptr->pData = original_pdata_ptr;
+            }
+
+            ref_mat_inverse_f64(mat_ptr, &matrix_output_ref64);
+
+            MATRIX_DBL_SNR_COMPARE_INTERFACE(arm_matrix_instance_f64);
+        });
+
+    return JTEST_TEST_PASSED;
+}
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(mat_inverse_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_TEST_CALL(arm_mat_inverse_f32_test);
+    JTEST_TEST_CALL(arm_mat_inverse_f64_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_mult_fast_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_mult_fast_tests.c
new file mode 100644
index 0000000..7cdf71b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_mult_fast_tests.c
@@ -0,0 +1,57 @@
+#include "jtest.h"
+#include "matrix_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "matrix_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_MAT_MULT_FAST_TEST(suffix)            \
+    MATRIX_DEFINE_TEST_TEMPLATE_ELT2(                   \
+        mat_mult_fast,                                  \
+        suffix,                                         \
+        MATRIX_TEST_CONFIG_MULTIPLICATIVE_OUTPUT,       \
+        MATRIX_TEST_VALID_MULTIPLICATIVE_DIMENSIONS,    \
+        MATRIX_SNR_COMPARE_INTERFACE)
+
+JTEST_ARM_MAT_MULT_FAST_TEST(q31);
+
+/*--------------------------------------------------------------------------------*/
+/* Q15 Uses a Different interface than the others. */
+/*--------------------------------------------------------------------------------*/
+
+#define ARM_mat_mult_fast_q15_INPUT_INTERFACE(input_a_ptr, input_b_ptr) \
+    PAREN(input_a_ptr, input_b_ptr,                                     \
+          (void *) &matrix_output_fut,                                  \
+          (q15_t *) matrix_output_scratch)
+
+JTEST_DEFINE_TEST(arm_mat_mult_fast_q15_test, arm_mat_mult_fast_q15)
+{
+    MATRIX_TEST_TEMPLATE_ELT2(
+        matrix_q15_a_inputs,
+        matrix_q15_b_inputs,
+        arm_matrix_instance_q15 * ,
+        arm_matrix_instance_q15,
+        TYPE_FROM_ABBREV(q15),
+        arm_mat_mult_fast_q15,
+        ARM_mat_mult_fast_q15_INPUT_INTERFACE,
+        ref_mat_mult_fast_q15,
+        REF_mat_mult_fast_INPUT_INTERFACE,
+        MATRIX_TEST_CONFIG_MULTIPLICATIVE_OUTPUT,
+        MATRIX_TEST_VALID_MULTIPLICATIVE_DIMENSIONS,
+        MATRIX_SNR_COMPARE_INTERFACE);
+}
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(mat_mult_fast_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_TEST_CALL(arm_mat_mult_fast_q31_test);
+    JTEST_TEST_CALL(arm_mat_mult_fast_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_mult_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_mult_tests.c
new file mode 100644
index 0000000..f3230e0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_mult_tests.c
@@ -0,0 +1,59 @@
+#include "jtest.h"
+#include "matrix_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "matrix_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_MAT_MULT_TEST(suffix)                 \
+    MATRIX_DEFINE_TEST_TEMPLATE_ELT2(                   \
+        mat_mult,                                       \
+        suffix,                                         \
+        MATRIX_TEST_CONFIG_MULTIPLICATIVE_OUTPUT,       \
+        MATRIX_TEST_VALID_MULTIPLICATIVE_DIMENSIONS,    \
+        MATRIX_COMPARE_INTERFACE)
+
+JTEST_ARM_MAT_MULT_TEST(f32);
+JTEST_ARM_MAT_MULT_TEST(q31);
+
+/*--------------------------------------------------------------------------------*/
+/* Q15 Uses a Different interface than the others. */
+/*--------------------------------------------------------------------------------*/
+
+#define ARM_mat_mult_q15_INPUT_INTERFACE(input_a_ptr, input_b_ptr) \
+    PAREN(input_a_ptr, input_b_ptr,                                     \
+          (void *) &matrix_output_fut,                                  \
+          (q15_t *) matrix_output_scratch)
+
+JTEST_DEFINE_TEST(arm_mat_mult_q15_test, arm_mat_mult_q15)
+{
+    MATRIX_TEST_TEMPLATE_ELT2(
+        matrix_q15_a_inputs,
+        matrix_q15_b_inputs,
+        arm_matrix_instance_q15 * ,
+        arm_matrix_instance_q15,
+        TYPE_FROM_ABBREV(q15),
+        arm_mat_mult_q15,
+        ARM_mat_mult_q15_INPUT_INTERFACE,
+        ref_mat_mult_q15,
+        REF_mat_mult_INPUT_INTERFACE,
+        MATRIX_TEST_CONFIG_MULTIPLICATIVE_OUTPUT,
+        MATRIX_TEST_VALID_MULTIPLICATIVE_DIMENSIONS,
+        MATRIX_COMPARE_INTERFACE);
+}
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(mat_mult_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_TEST_CALL(arm_mat_mult_f32_test);
+    JTEST_TEST_CALL(arm_mat_mult_q31_test);
+    JTEST_TEST_CALL(arm_mat_mult_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_scale_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_scale_tests.c
new file mode 100644
index 0000000..cf0a1dd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_scale_tests.c
@@ -0,0 +1,90 @@
+#include "jtest.h"
+#include "matrix_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "matrix_templates.h"
+#include "type_abbrev.h"
+
+/* This is for the two fixed point cases */
+#define JTEST_ARM_MAT_SCALE_TEST(suffix,type)                           \
+    JTEST_DEFINE_TEST(arm_mat_scale_##suffix##_test, arm_mat_scale_##suffix) \
+    {                                                                   \
+        uint32_t i,j;                                                   \
+                                                                        \
+        TEMPLATE_DO_ARR_DESC(                                           \
+            mat_idx, arm_matrix_instance_##suffix *,                    \
+            mat_ptr, matrix_##suffix##_b_inputs                         \
+            ,                                                           \
+            MATRIX_TEST_CONFIG_SAMESIZE_OUTPUT(                         \
+                arm_matrix_instance_##suffix *, mat_ptr);               \
+                                                                        \
+            for(i=0;i<MATRIX_MAX_COEFFS_LEN;i++)                        \
+            {                                                           \
+                for(j=0;j<MATRIX_MAX_SHIFTS_LEN;j++)                    \
+                {                                                       \
+                    JTEST_DUMP_STRF("Matrix Dimensions: %dx%d\n",       \
+                         (int)mat_ptr->numRows,                         \
+                         (int)mat_ptr->numCols);                        \
+                                                                        \
+                    JTEST_COUNT_CYCLES(                                 \
+                        arm_mat_scale_##suffix(mat_ptr,                 \
+                                               matrix_##suffix##_scale_values[i], \
+                                               matrix_shift_values[j],  \
+                                               (arm_matrix_instance_##suffix*) &matrix_output_fut)); \
+                                                                        \
+                    ref_mat_scale_##suffix(mat_ptr,                     \
+                                           matrix_##suffix##_scale_values[i], \
+                                           matrix_shift_values[j],      \
+                                           (arm_matrix_instance_##suffix*) &matrix_output_ref); \
+                                                                        \
+                        MATRIX_SNR_COMPARE_INTERFACE(arm_matrix_instance_##suffix, \
+                                                     type);             \
+                }                                                       \
+            });                                                         \
+                                                                        \
+        return JTEST_TEST_PASSED;                                       \
+    }
+
+JTEST_DEFINE_TEST(arm_mat_scale_f32_test, arm_mat_scale_f32)
+{
+    uint32_t i;
+
+    TEMPLATE_DO_ARR_DESC(
+        mat_idx, arm_matrix_instance_f32 *, mat_ptr, matrix_f32_b_inputs
+        ,
+        MATRIX_TEST_CONFIG_SAMESIZE_OUTPUT(arm_matrix_instance_f32 *, mat_ptr);
+
+        for(i=0;i<MATRIX_MAX_COEFFS_LEN;i++)
+        {
+            JTEST_DUMP_STRF("Matrix Dimensions: %dx%d\n",                
+                         (int)mat_ptr->numRows,                         
+                         (int)mat_ptr->numCols);                        
+            JTEST_COUNT_CYCLES(arm_mat_scale_f32(mat_ptr, matrix_f32_scale_values[i], &matrix_output_fut));
+
+            ref_mat_scale_f32(mat_ptr, matrix_f32_scale_values[i], &matrix_output_ref);
+
+            MATRIX_SNR_COMPARE_INTERFACE(arm_matrix_instance_f32,
+                                         float32_t);
+        });
+
+    return JTEST_TEST_PASSED;
+}
+
+JTEST_ARM_MAT_SCALE_TEST(q31,q31_t);
+JTEST_ARM_MAT_SCALE_TEST(q15,q15_t);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(mat_scale_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_TEST_CALL(arm_mat_scale_f32_test);
+    JTEST_TEST_CALL(arm_mat_scale_q31_test);
+    JTEST_TEST_CALL(arm_mat_scale_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_sub_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_sub_tests.c
new file mode 100644
index 0000000..137e9cd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_sub_tests.c
@@ -0,0 +1,34 @@
+#include "jtest.h"
+#include "matrix_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "matrix_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_MAT_SUB_TEST(suffix)          \
+    MATRIX_DEFINE_TEST_TEMPLATE_ELT2(           \
+        mat_sub,                                \
+        suffix,                                 \
+        MATRIX_TEST_CONFIG_ADDITIVE_OUTPUT,     \
+        MATRIX_TEST_VALID_ADDITIVE_DIMENSIONS,  \
+        MATRIX_COMPARE_INTERFACE)
+
+JTEST_ARM_MAT_SUB_TEST(f32);
+JTEST_ARM_MAT_SUB_TEST(q31);
+JTEST_ARM_MAT_SUB_TEST(q15);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(mat_sub_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_TEST_CALL(arm_mat_sub_f32_test);
+    JTEST_TEST_CALL(arm_mat_sub_q31_test);
+    JTEST_TEST_CALL(arm_mat_sub_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_trans_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_trans_tests.c
new file mode 100644
index 0000000..8f238f8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/mat_trans_tests.c
@@ -0,0 +1,33 @@
+#include "jtest.h"
+#include "matrix_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "matrix_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_MAT_TRANS_TEST(suffix)        \
+    MATRIX_DEFINE_TEST_TEMPLATE_ELT1(           \
+        mat_trans,                              \
+        suffix,                                 \
+        MATRIX_TEST_CONFIG_TRANSPOSE_OUTPUT,    \
+        MATRIX_TEST_VALID_DIMENSIONS_ALWAYS)
+
+JTEST_ARM_MAT_TRANS_TEST(f32);
+JTEST_ARM_MAT_TRANS_TEST(q31);
+JTEST_ARM_MAT_TRANS_TEST(q15);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(mat_trans_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_TEST_CALL(arm_mat_trans_f32_test);
+    JTEST_TEST_CALL(arm_mat_trans_q31_test);
+    JTEST_TEST_CALL(arm_mat_trans_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/matrix_test_common_data.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/matrix_test_common_data.c
new file mode 100644
index 0000000..9043a23
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/matrix_test_common_data.c
@@ -0,0 +1,259 @@
+#include "arm_math.h"
+#include "matrix_test_data.h"
+#include "type_abbrev.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Input/Output Buffers */
+/*--------------------------------------------------------------------------------*/
+
+MATRIX_TEST_BIGGEST_INPUT_TYPE matrix_output_fut_data[2*MATRIX_TEST_MAX_ELTS] = {0};
+MATRIX_TEST_BIGGEST_INPUT_TYPE matrix_output_ref_data[2*MATRIX_TEST_MAX_ELTS] = {0};
+MATRIX_TEST_BIGGEST_INPUT_TYPE matrix_output_scratch[MATRIX_TEST_MAX_ELTS] = {0};
+
+MATRIX_TEST_BIGGEST_INPUT_TYPE matrix_output_f32_fut[MATRIX_TEST_MAX_ELTS];
+MATRIX_TEST_BIGGEST_INPUT_TYPE matrix_output_f32_ref[MATRIX_TEST_MAX_ELTS];
+
+arm_matrix_instance_f32 matrix_output_fut = {
+    0,
+    0,
+    (float32_t *) &matrix_output_fut_data
+};
+
+arm_matrix_instance_f32 matrix_output_ref = {
+    0,
+    0,
+    (float32_t *) &matrix_output_ref_data
+};
+
+arm_matrix_instance_f64 matrix_output_fut64 = {
+    0,
+    0,
+    (float64_t *) &matrix_output_fut_data
+};
+
+arm_matrix_instance_f64 matrix_output_ref64 = {
+    0,
+    0,
+    (float64_t *) &matrix_output_ref_data
+};
+
+/*--------------------------------------------------------------------------------*/
+/* Data Buckets */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Pool of random data to base matrix inputs from.
+ */
+float32_t matrix_f32_100_rand[100] = {
+/*    -45.0345569674258, first number negativ causes fault in 1x1 multiplay with 0.
+                         AC6 DSP_Lib calculatas a -0.0 which is not a 0.0 in memcmp!
+ */
+     45.0345569674258,  -11.0261163038747, -14.6841428777929,
+    0.0345569674258,    -11.0261163038747, -14.6841428777929,
+    -20.3679194392227,  27.5712678608402,  -12.1390617339732,
+    -19.8753669720509,  42.3379642103244,  -23.7788252219155,
+    -23.7517765301667,  40.2716109915281,  -25.8308714086167,
+    32.1194040197959,   24.4692807074156,  -1.32083675968276,
+    31.1580458282477,   -2.90766514824093, -6.97926086704160,
+    10.2843089382083,   30.1014622769739,  44.4787189721646,
+    -9.60878544118853,  -48.4596562348445, -31.1044984967456,
+    -6.41414114190809,  3.28255887994549,  -26.9511839788442,
+    -31.5183679875864,  21.1215780433683,  -47.0779722437854,
+    -0.913590753192006, -40.3545474831611, -45.6976198342192,
+    18.6775433365315,   -5.32162505701938, -14.9272896423117,
+    34.4308792695389,   40.4880968679893,  -27.8253265982760,
+    42.8854139478045,   -1.07473615999811, -36.8026707393665,
+    -33.1009970537296,  -31.6488844262730, -19.3650527983443,
+    43.9001561999887,   -30.5235710432951, 47.9748378356085,
+    -38.2582349144194,  23.0330862855453,  -16.2280590178623,
+    44.2050590775485,   14.9115474956452,  -13.1515403509664,
+    0.850865538112700,  37.5942811492984,  -27.4078219027601,
+    -6.11300268738968,  -20.3324126781673, -1.13910261964209,
+    40.0053846417662,   45.6134540229802,  23.1722385658670,
+    12.5618560729690,   1.07715641721097,  5.01563428984222,
+    -32.9291952852141,  -38.8880776559401, -18.1221698074118,
+    7.85250610234389,   -13.0753218879785, 7.52085950784656,
+    14.7745963136307,   28.0227435151377,  31.7627708322262,
+    12.2475086001227,   -27.2335702183447, -24.1935304087933,
+    -7.58332402861928,  -26.2716420228479, -38.8797244706213,
+    -44.0220457052844,  -4.90762935690551, -41.8874231134215,
+    29.4831416883453,   8.70447045314168,  -6.43013158961009,
+    -9.12801538874479,  0.785828466111815, -4.11511718200689,
+    28.0252068321138,   -26.5220086627594, 4.70088922863450,
+    42.9385970968730,   14.4318130193692,  -29.2257707266972,
+    46.3088539286913
+};
+
+float64_t matrix_f64_100_rand[100] = {
+//    -45.0345569674258,  -11.0261163038747, -14.6841428777929,
+     45.0345569674258,  -11.0261163038747, -14.6841428777929,
+    0.0345569674258,    -11.0261163038747, -14.6841428777929,
+    -20.3679194392227,  27.5712678608402,  -12.1390617339732,
+    -19.8753669720509,  42.3379642103244,  -23.7788252219155,
+    -23.7517765301667,  40.2716109915281,  -25.8308714086167,
+    32.1194040197959,   24.4692807074156,  -1.32083675968276,
+    31.1580458282477,   -2.90766514824093, -6.97926086704160,
+    10.2843089382083,   30.1014622769739,  44.4787189721646,
+    -9.60878544118853,  -48.4596562348445, -31.1044984967456,
+    -6.41414114190809,  3.28255887994549,  -26.9511839788442,
+    -31.5183679875864,  21.1215780433683,  -47.0779722437854,
+    -0.913590753192006, -40.3545474831611, -45.6976198342192,
+    18.6775433365315,   -5.32162505701938, -14.9272896423117,
+    34.4308792695389,   40.4880968679893,  -27.8253265982760,
+    42.8854139478045,   -1.07473615999811, -36.8026707393665,
+    -33.1009970537296,  -31.6488844262730, -19.3650527983443,
+    43.9001561999887,   -30.5235710432951, 47.9748378356085,
+    -38.2582349144194,  23.0330862855453,  -16.2280590178623,
+    44.2050590775485,   14.9115474956452,  -13.1515403509664,
+    0.850865538112700,  37.5942811492984,  -27.4078219027601,
+    -6.11300268738968,  -20.3324126781673, -1.13910261964209,
+    40.0053846417662,   45.6134540229802,  23.1722385658670,
+    12.5618560729690,   1.07715641721097,  5.01563428984222,
+    -32.9291952852141,  -38.8880776559401, -18.1221698074118,
+    7.85250610234389,   -13.0753218879785, 7.52085950784656,
+    14.7745963136307,   28.0227435151377,  31.7627708322262,
+    12.2475086001227,   -27.2335702183447, -24.1935304087933,
+    -7.58332402861928,  -26.2716420228479, -38.8797244706213,
+    -44.0220457052844,  -4.90762935690551, -41.8874231134215,
+    29.4831416883453,   8.70447045314168,  -6.43013158961009,
+    -9.12801538874479,  0.785828466111815, -4.11511718200689,
+    28.0252068321138,   -26.5220086627594, 4.70088922863450,
+    42.9385970968730,   14.4318130193692,  -29.2257707266972,
+    46.3088539286913
+};
+
+MATRIX_TEST_BIGGEST_INPUT_TYPE matrix_zeros[MATRIX_TEST_MAX_ELTS] = {0};
+
+const float32_t matrix_f32_scale_values[MATRIX_MAX_COEFFS_LEN] =
+{
+        43.0264275639  , -17.0525215570 , -94.8488973910 , -8.1924989580  ,
+        7.2830326091   , 66.8368719314  , 33.9778190671  , 117.8652289772 ,
+        -129.6077797465, -14.6420815368 , 18.0239223278  , 1.0000000000   ,
+        55.0375037651  , 1.8674609862   , 0.00000000000  , -33.5750364909
+};
+
+const q31_t matrix_q31_scale_values[MATRIX_MAX_COEFFS_LEN] =
+{
+    0x0201DC90, 0x211F0D7C, 0x80000000, 0xF573B824,
+    0xE85ED05B, 0x311DFB52, 0x3529E750, 0x00000000,
+    0x7FFFFFFF, 0x21FA525A, 0x0971FD45, 0x05547B68,
+    0x270C6366, 0x06FDD5A6, 0xF7025315, 0xB1155A1E
+};
+
+const q15_t matrix_q15_scale_values[MATRIX_MAX_COEFFS_LEN] =
+{
+    0x0201, 0x211F, 0x8000, 0xF573,
+    0xE85E, 0x311D, 0x3529, 0x0000,
+    0x7FFF, 0x21FA, 0x0971, 0x0554,
+    0x270C, 0x06FD, 0xF702, 0xB115
+};
+
+const int32_t matrix_shift_values[MATRIX_MAX_SHIFTS_LEN] =
+{
+    -16, -7, 0, 7, 16
+};
+
+/*--------------------------------------------------------------------------------*/
+/* Matrix Definitions */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Define matrices by suffix (f32, q31, q15) for use in test cases.
+ *
+ *  The rand1 and rand2 suffixes get their data from the same pool of random
+ *  data, but their starting points differ by 1 element.
+ *
+ *  Makes available:
+ *  - matrix_`suffix`_1x1_rand1/2
+ *  - matrix_`suffix`_1x4_rand1/2
+ *  - matrix_`suffix`_2x4_rand1/2
+ *  - matrix_`suffix`_4x4_rand1/2
+ */
+#define MATRIX_DEFINE_MATRICES(suffix)                              \
+    arm_matrix_instance_##suffix matrix_##suffix##_1x1_rand1 =      \
+        {1, 1, (TYPE_FROM_ABBREV(suffix) *) matrix_f32_100_rand };  \
+    arm_matrix_instance_##suffix matrix_##suffix##_1x1_rand2 =      \
+        {1, 1, (TYPE_FROM_ABBREV(suffix) *) (matrix_f32_100_rand+1)}; \
+    arm_matrix_instance_##suffix matrix_##suffix##_1x1_zeros =      \
+        {1, 1, (TYPE_FROM_ABBREV(suffix) *) matrix_zeros};          \
+                                                                    \
+    arm_matrix_instance_##suffix matrix_##suffix##_1x4_rand1 =      \
+        {1, 4, (TYPE_FROM_ABBREV(suffix) *) matrix_f32_100_rand };  \
+    arm_matrix_instance_##suffix matrix_##suffix##_1x4_rand2 =      \
+        {1, 4, (TYPE_FROM_ABBREV(suffix) *) (matrix_f32_100_rand+1)}; \
+    arm_matrix_instance_##suffix matrix_##suffix##_1x4_zeros =      \
+        {1, 4, (TYPE_FROM_ABBREV(suffix) *) matrix_zeros};          \
+                                                                    \
+    arm_matrix_instance_##suffix matrix_##suffix##_2x4_rand1 =      \
+        {2, 4, (TYPE_FROM_ABBREV(suffix) *) matrix_f32_100_rand };  \
+    arm_matrix_instance_##suffix matrix_##suffix##_2x4_rand2 =      \
+        {2, 4, (TYPE_FROM_ABBREV(suffix) *) (matrix_f32_100_rand+1)}; \
+    arm_matrix_instance_##suffix matrix_##suffix##_2x4_zeros =      \
+        {2, 4, (TYPE_FROM_ABBREV(suffix) *) matrix_zeros};          \
+                                                                    \
+    arm_matrix_instance_##suffix matrix_##suffix##_4x4_rand1 =      \
+        {4, 4, (TYPE_FROM_ABBREV(suffix) *) matrix_f32_100_rand };  \
+    arm_matrix_instance_##suffix matrix_##suffix##_4x4_rand2 =      \
+        {4, 4, (TYPE_FROM_ABBREV(suffix) *) (matrix_f32_100_rand+1)}; \
+    arm_matrix_instance_##suffix matrix_##suffix##_4x4_zeros =      \
+        {4, 4, (TYPE_FROM_ABBREV(suffix) *) matrix_zeros}
+
+MATRIX_DEFINE_MATRICES(f64);
+MATRIX_DEFINE_MATRICES(f32);
+MATRIX_DEFINE_MATRICES(q31);
+MATRIX_DEFINE_MATRICES(q15);
+
+/*--------------------------------------------------------------------------------*/
+/* Matrix-Input Arrays */
+/*--------------------------------------------------------------------------------*/
+
+/* Define Input #ARR_DESC_t by suffix.
+ *
+ * Taking inputs in parallel from the 'a' and 'b' arrays yields the following
+ * test cases:
+ * - 1x1 multiplication by zero
+ * - 1x1 multiplication between random numbers
+ * - 1x1 * 1x4 valid dimension interaction
+ * - 1x1 * 2x4 invalid dimension interaction
+ * - 2x4 * 4x4 larger valid dimension interaction
+ * - 4x4 * 4x4 larger valid dimension interaction
+ */
+#define MATRIX_DEFINE_INPUTS(suffix)                        \
+    ARR_DESC_DEFINE(arm_matrix_instance_##suffix *,         \
+                    matrix_##suffix##_a_inputs,             \
+                    6,                                      \
+                    CURLY(                                  \
+                        &matrix_##suffix##_1x1_rand1,       \
+                        &matrix_##suffix##_1x1_rand1,       \
+                        &matrix_##suffix##_1x1_rand1,       \
+                        &matrix_##suffix##_1x1_rand1,       \
+                        &matrix_##suffix##_2x4_rand1,       \
+                        &matrix_##suffix##_4x4_rand1        \
+                        ));                                 \
+                                                            \
+    ARR_DESC_DEFINE(arm_matrix_instance_##suffix *,         \
+                    matrix_##suffix##_b_inputs,             \
+                    6,                                      \
+                    CURLY(                                  \
+                        &matrix_##suffix##_1x1_zeros,       \
+                        &matrix_##suffix##_1x1_rand2,       \
+                        &matrix_##suffix##_1x4_rand2,       \
+                        &matrix_##suffix##_2x4_rand2,       \
+                        &matrix_##suffix##_4x4_rand2,       \
+                        &matrix_##suffix##_4x4_rand2        \
+                        ));                                 \
+                                                            \
+    ARR_DESC_DEFINE(arm_matrix_instance_##suffix *,         \
+                    matrix_##suffix##_invertible_inputs,    \
+                    4,                                      \
+                    CURLY(                                  \
+                        &matrix_##suffix##_1x1_rand1,       \
+                        &matrix_##suffix##_1x1_rand2,       \
+                        &matrix_##suffix##_4x4_rand1,       \
+                        &matrix_##suffix##_4x4_rand2        \
+                        ))                                  \
+
+MATRIX_DEFINE_INPUTS(f64);
+MATRIX_DEFINE_INPUTS(f32);
+MATRIX_DEFINE_INPUTS(q31);
+MATRIX_DEFINE_INPUTS(q15);
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/matrix_test_group.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/matrix_test_group.c
new file mode 100644
index 0000000..d36d820
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/matrix_tests/matrix_test_group.c
@@ -0,0 +1,19 @@
+#include "jtest.h"
+#include "matrix_tests.h"
+
+JTEST_DEFINE_GROUP(matrix_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_GROUP_CALL(mat_add_tests);
+    JTEST_GROUP_CALL(mat_cmplx_mult_tests);
+    JTEST_GROUP_CALL(mat_init_tests);
+    JTEST_GROUP_CALL(mat_inverse_tests);
+    JTEST_GROUP_CALL(mat_mult_tests);
+    JTEST_GROUP_CALL(mat_mult_fast_tests);
+    JTEST_GROUP_CALL(mat_sub_tests);
+    JTEST_GROUP_CALL(mat_trans_tests);
+    JTEST_GROUP_CALL(mat_scale_tests);
+    return;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/max_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/max_tests.c
new file mode 100644
index 0000000..7e4f6f3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/max_tests.c
@@ -0,0 +1,36 @@
+#include "jtest.h"
+#include "statistics_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "statistics_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_MAX_TEST(suffix)              \
+    STATISTICS_DEFINE_TEST_TEMPLATE_BUF1_BLK(   \
+        max,                                    \
+        suffix,                                 \
+        TYPE_FROM_ABBREV(suffix),               \
+        TYPE_FROM_ABBREV(suffix),               \
+        STATISTICS_COMPARE_INTERFACE)
+
+JTEST_ARM_MAX_TEST(f32);
+JTEST_ARM_MAX_TEST(q31);
+JTEST_ARM_MAX_TEST(q15);
+JTEST_ARM_MAX_TEST(q7);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(max_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_TEST_CALL(arm_max_f32_test);
+    JTEST_TEST_CALL(arm_max_q31_test);
+    JTEST_TEST_CALL(arm_max_q15_test);
+    JTEST_TEST_CALL(arm_max_q7_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/mean_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/mean_tests.c
new file mode 100644
index 0000000..ded6d28
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/mean_tests.c
@@ -0,0 +1,36 @@
+#include "jtest.h"
+#include "statistics_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "statistics_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_MEAN_TEST(suffix)             \
+    STATISTICS_DEFINE_TEST_TEMPLATE_BUF1_BLK(   \
+        mean,                                   \
+        suffix,                                 \
+        TYPE_FROM_ABBREV(suffix),               \
+        TYPE_FROM_ABBREV(suffix),               \
+        STATISTICS_COMPARE_INTERFACE)
+
+JTEST_ARM_MEAN_TEST(f32);
+JTEST_ARM_MEAN_TEST(q31);
+JTEST_ARM_MEAN_TEST(q15);
+JTEST_ARM_MEAN_TEST(q7);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(mean_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_TEST_CALL(arm_mean_f32_test);
+    JTEST_TEST_CALL(arm_mean_q31_test);
+    JTEST_TEST_CALL(arm_mean_q15_test);
+    JTEST_TEST_CALL(arm_mean_q7_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/min_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/min_tests.c
new file mode 100644
index 0000000..2eed629
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/min_tests.c
@@ -0,0 +1,36 @@
+#include "jtest.h"
+#include "statistics_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "statistics_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_MIN_TEST(suffix)              \
+    STATISTICS_DEFINE_TEST_TEMPLATE_BUF1_BLK(   \
+        min,                                    \
+        suffix,                                 \
+        TYPE_FROM_ABBREV(suffix),               \
+        TYPE_FROM_ABBREV(suffix),               \
+        STATISTICS_COMPARE_INTERFACE)
+
+JTEST_ARM_MIN_TEST(f32);
+JTEST_ARM_MIN_TEST(q31);
+JTEST_ARM_MIN_TEST(q15);
+JTEST_ARM_MIN_TEST(q7);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(min_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_TEST_CALL(arm_min_f32_test);
+    JTEST_TEST_CALL(arm_min_q31_test);
+    JTEST_TEST_CALL(arm_min_q15_test);
+    JTEST_TEST_CALL(arm_min_q7_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/power_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/power_tests.c
new file mode 100644
index 0000000..fae2351
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/power_tests.c
@@ -0,0 +1,36 @@
+#include "jtest.h"
+#include "statistics_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "statistics_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_POWER_TEST(suffix, output_type)   \
+    STATISTICS_DEFINE_TEST_TEMPLATE_BUF1_BLK(       \
+        power,                                      \
+        suffix,                                     \
+        TYPE_FROM_ABBREV(suffix),                   \
+        TYPE_FROM_ABBREV(suffix),                   \
+        STATISTICS_SNR_COMPARE_INTERFACE)
+
+JTEST_ARM_POWER_TEST(f32, float32_t);
+JTEST_ARM_POWER_TEST(q31, q63_t);
+JTEST_ARM_POWER_TEST(q15, q63_t);
+JTEST_ARM_POWER_TEST(q7,  q31_t);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(power_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_TEST_CALL(arm_power_f32_test);
+    JTEST_TEST_CALL(arm_power_q31_test);
+    JTEST_TEST_CALL(arm_power_q15_test);
+    JTEST_TEST_CALL(arm_power_q7_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/rms_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/rms_tests.c
new file mode 100644
index 0000000..46d8e52
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/rms_tests.c
@@ -0,0 +1,34 @@
+#include "jtest.h"
+#include "statistics_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "statistics_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_RMS_TEST(suffix)              \
+    STATISTICS_DEFINE_TEST_TEMPLATE_BUF1_BLK(   \
+        rms,                                    \
+        suffix,                                 \
+        TYPE_FROM_ABBREV(suffix),               \
+        TYPE_FROM_ABBREV(suffix),               \
+        STATISTICS_SNR_COMPARE_INTERFACE)
+
+JTEST_ARM_RMS_TEST(f32);
+JTEST_ARM_RMS_TEST(q31);
+JTEST_ARM_RMS_TEST(q15);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(rms_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_TEST_CALL(arm_rms_f32_test);
+    JTEST_TEST_CALL(arm_rms_q31_test);
+    JTEST_TEST_CALL(arm_rms_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/statistics_test_common_data.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/statistics_test_common_data.c
new file mode 100644
index 0000000..18eac07
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/statistics_test_common_data.c
@@ -0,0 +1,94 @@
+#include "statistics_test_data.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Input/Output Buffers */
+/*--------------------------------------------------------------------------------*/
+
+
+ARR_DESC_DEFINE(STATISTICS_BIGGEST_INPUT_TYPE,
+                statistics_output_fut,
+                STATISTICS_MAX_INPUT_ELEMENTS,
+                CURLY(0));
+
+ARR_DESC_DEFINE(STATISTICS_BIGGEST_INPUT_TYPE,
+                statistics_output_ref,
+                STATISTICS_MAX_INPUT_ELEMENTS,
+                CURLY(0));
+
+uint32_t statistics_idx_fut = 0;
+uint32_t statistics_idx_ref = 0;
+
+STATISTICS_BIGGEST_INPUT_TYPE
+statistics_output_f32_ref[STATISTICS_MAX_INPUT_ELEMENTS];
+
+STATISTICS_BIGGEST_INPUT_TYPE
+statistics_output_f32_fut[STATISTICS_MAX_INPUT_ELEMENTS];
+
+/*--------------------------------------------------------------------------------*/
+/* Block Sizes */
+/*--------------------------------------------------------------------------------*/
+
+/* 
+  To change test parameter values add/remove values inside CURLY and update 
+  the preceeding parameter to reflect the number of values inside CURLY. 
+*/
+
+ARR_DESC_DEFINE(uint32_t,
+                statistics_block_sizes,
+                4,
+                CURLY(1, 2, 15, 32));
+
+/*--------------------------------------------------------------------------------*/
+/* Test Data */
+/*--------------------------------------------------------------------------------*/
+
+ARR_DESC_DEFINE(float32_t,
+                statistics_f_32,
+                32,
+                CURLY(
+                    -0.0865129623056441 , -0.3331168756476194,
+                    0.0250664612949661  , 0.0575352840717098,
+                    -0.2292942701362928 , 0.2381830931285998,
+                    0.2378328403304206  ,  -0.0075266553186635,
+                    0.0654584722817308  , 0.0349278285641849,
+                    -0.0373417155362879 , 0.1451581096586606,
+                    -0.1176633086028378 , 0.4366371636394202,
+                    -0.0272791766173191 , 0.0227862627041619,
+                    0.2133536422718378  ,  0.0118562921047211,
+                    -0.0191296810967338 , -0.1664698927300045,
+                    0.0588821632785281  , -0.2672363715875608,
+                    0.1428649103637904  ,  0.3247124128892542,
+                    -0.1383551403404573 , 0.1715993345656525,
+                    0.2508002843205065  , -0.3187459152894954,
+                    -0.2881928863802040 , 0.1142295247316356,
+                    -0.0799771155430726 , 0.1379994750928690
+                    ));
+
+
+ARR_DESC_DEFINE_SUBSET(statistics_f_31,
+                       statistics_f_32,
+                       31);
+
+ARR_DESC_DEFINE_SUBSET(statistics_f_15,
+                       statistics_f_32,
+                       15);
+
+ARR_DESC_DEFINE_SUBSET(statistics_f_2,
+                       statistics_f_32,
+                       2);
+
+ARR_DESC_DEFINE(float32_t,
+                statistics_zeros,
+                32,
+                CURLY(0));
+
+/* Aggregate all float datasets */
+ARR_DESC_DEFINE(ARR_DESC_t *,
+                statistics_f_all,
+                4,
+                CURLY(
+                    &statistics_zeros,
+                    &statistics_f_2,
+                    &statistics_f_15,
+                    &statistics_f_32
+                    ));
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/statistics_test_group.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/statistics_test_group.c
new file mode 100644
index 0000000..41dcf9a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/statistics_test_group.c
@@ -0,0 +1,14 @@
+#include "jtest.h"
+#include "statistics_tests.h"
+
+JTEST_DEFINE_GROUP(statistics_tests)
+{
+    JTEST_GROUP_CALL(max_tests);
+    JTEST_GROUP_CALL(mean_tests);
+    JTEST_GROUP_CALL(min_tests);
+    JTEST_GROUP_CALL(power_tests);
+    JTEST_GROUP_CALL(rms_tests);
+    JTEST_GROUP_CALL(std_tests);
+    JTEST_GROUP_CALL(var_tests);
+    return;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/std_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/std_tests.c
new file mode 100644
index 0000000..2d30a34
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/std_tests.c
@@ -0,0 +1,34 @@
+#include "jtest.h"
+#include "statistics_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "statistics_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_STD_TEST(suffix)              \
+    STATISTICS_DEFINE_TEST_TEMPLATE_BUF1_BLK(   \
+        std,                                    \
+        suffix,                                 \
+        TYPE_FROM_ABBREV(suffix),               \
+        TYPE_FROM_ABBREV(suffix),               \
+        STATISTICS_SNR_COMPARE_INTERFACE)
+
+JTEST_ARM_STD_TEST(f32);
+JTEST_ARM_STD_TEST(q31);
+JTEST_ARM_STD_TEST(q15);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(std_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_TEST_CALL(arm_std_f32_test);
+    JTEST_TEST_CALL(arm_std_q31_test);
+    JTEST_TEST_CALL(arm_std_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/var_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/var_tests.c
new file mode 100644
index 0000000..41f8cd2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/statistics_tests/var_tests.c
@@ -0,0 +1,34 @@
+#include "jtest.h"
+#include "statistics_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "statistics_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_VAR_TEST(suffix)              \
+    STATISTICS_DEFINE_TEST_TEMPLATE_BUF1_BLK(   \
+        var,                                    \
+        suffix,                                 \
+        TYPE_FROM_ABBREV(suffix),               \
+        TYPE_FROM_ABBREV(suffix),               \
+        STATISTICS_SNR_COMPARE_INTERFACE)
+
+JTEST_ARM_VAR_TEST(f32);
+JTEST_ARM_VAR_TEST(q31);
+JTEST_ARM_VAR_TEST(q15);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(var_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_TEST_CALL(arm_var_f32_test);
+    JTEST_TEST_CALL(arm_var_q31_test);
+    JTEST_TEST_CALL(arm_var_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/support_tests/copy_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/support_tests/copy_tests.c
new file mode 100644
index 0000000..63d58ff
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/support_tests/copy_tests.c
@@ -0,0 +1,33 @@
+#include "jtest.h"
+#include "support_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "support_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_COPY_TEST(suffix)             \
+    SUPPORT_DEFINE_TEST_TEMPLATE_BUF1_BLK(      \
+        copy,                                   \
+        suffix,                                 \
+        TYPE_FROM_ABBREV(suffix),               \
+        TYPE_FROM_ABBREV(suffix),               \
+        SUPPORT_COMPARE_INTERFACE)
+
+JTEST_ARM_COPY_TEST(f32);
+JTEST_ARM_COPY_TEST(q31);
+JTEST_ARM_COPY_TEST(q15);
+JTEST_ARM_COPY_TEST(q7);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(copy_tests)
+{
+    JTEST_TEST_CALL(arm_copy_f32_test);
+    JTEST_TEST_CALL(arm_copy_q31_test);
+    JTEST_TEST_CALL(arm_copy_q15_test);
+    JTEST_TEST_CALL(arm_copy_q7_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/support_tests/fill_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/support_tests/fill_tests.c
new file mode 100644
index 0000000..0831b75
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/support_tests/fill_tests.c
@@ -0,0 +1,36 @@
+#include "jtest.h"
+#include "support_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "support_templates.h"
+#include "type_abbrev.h"
+
+#define JTEST_ARM_FILL_TEST(suffix)             \
+    SUPPORT_DEFINE_TEST_TEMPLATE_ELT1_BLK(      \
+        fill,                                   \
+        suffix,                                 \
+        TYPE_FROM_ABBREV(suffix),               \
+        TYPE_FROM_ABBREV(suffix),               \
+        SUPPORT_COMPARE_INTERFACE)
+
+JTEST_ARM_FILL_TEST(f32);
+JTEST_ARM_FILL_TEST(q31);
+JTEST_ARM_FILL_TEST(q15);
+JTEST_ARM_FILL_TEST(q7);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(fill_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_TEST_CALL(arm_fill_f32_test);
+    JTEST_TEST_CALL(arm_fill_q31_test);
+    JTEST_TEST_CALL(arm_fill_q15_test);
+    JTEST_TEST_CALL(arm_fill_q7_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/support_tests/support_test_common_data.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/support_tests/support_test_common_data.c
new file mode 100644
index 0000000..da21ba9
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/support_tests/support_test_common_data.c
@@ -0,0 +1,85 @@
+#include "arm_math.h"
+#include "support_test_data.h"
+
+#define MAX_INPUT_ELEMENTS 32
+#define BIGGEST_INPUT_TYPE float32_t
+
+/*--------------------------------------------------------------------------------*/
+/* Input/Output Buffers */
+/*--------------------------------------------------------------------------------*/
+
+ARR_DESC_DEFINE(BIGGEST_INPUT_TYPE,
+                support_output_fut,
+                MAX_INPUT_ELEMENTS,
+                CURLY(0));
+
+ARR_DESC_DEFINE(BIGGEST_INPUT_TYPE,
+                support_output_ref,
+                MAX_INPUT_ELEMENTS,
+                CURLY(0));
+
+/*--------------------------------------------------------------------------------*/
+/* Block Sizes */
+/*--------------------------------------------------------------------------------*/
+
+/* 
+  To change test parameter values add/remove values inside CURLY and update 
+  the preceeding parameter to reflect the number of values inside CURLY. 
+*/
+
+ARR_DESC_DEFINE(uint32_t,
+                support_block_sizes,
+                4,
+                CURLY( 2, 7, 15, 32));
+
+/*--------------------------------------------------------------------------------*/
+/* Numbers */
+/*--------------------------------------------------------------------------------*/
+
+ARR_DESC_DEFINE(uint32_t,
+                support_elts,
+                4,
+                CURLY( 0, 1, 0x80000000, 0x7fffffff));
+
+/*--------------------------------------------------------------------------------*/
+/* Test Data */
+/*--------------------------------------------------------------------------------*/
+
+ARR_DESC_DEFINE(float32_t,
+                support_f_32,
+                32,
+                CURLY(
+                      0.24865986 , -0.13364227, -0.27233250 , -7.33488200,
+                      0.42190653 , 1.17435880 , -0.49824914 , 0.87883663,
+                      0.63066370 , 1.80275680 , -84.83916000, -2.06773800,
+                      7.63452500 , 1.01487610 , -0.65785825 , 1.78019030,
+                      -0.34160388, 0.68546050 , -1.81721590 , -0.10340453,
+                      -4.48600340, -1.69763480, -1.26022340 , -1.58457480,
+                      0.51993870 , 2.83526470 , -0.21502694 , -0.57690346,
+                      -0.22945681, 0.79509383 , 0.07275216  , -2.16279080
+                      ));
+
+/* Alias the 32 element array with wrappers that end sooner. */
+ARR_DESC_DEFINE_SUBSET(support_f_15,
+                       support_f_32,
+                       15);
+
+ARR_DESC_DEFINE_SUBSET(support_f_2,
+                       support_f_32,
+                       2);
+
+ARR_DESC_DEFINE(float32_t,
+                support_zeros,
+                32,
+                CURLY(0));
+
+/* Aggregate all float datasets. */
+ARR_DESC_DEFINE(ARR_DESC_t *,
+                support_f_all,
+                4,
+                CURLY(
+                      &support_zeros,
+                      &support_f_2,
+                      &support_f_15,
+                      &support_f_32
+                      ));
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/support_tests/support_test_group.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/support_tests/support_test_group.c
new file mode 100644
index 0000000..714f75c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/support_tests/support_test_group.c
@@ -0,0 +1,10 @@
+#include "jtest.h"
+#include "support_tests.h"
+
+JTEST_DEFINE_GROUP(support_tests)
+{
+    JTEST_GROUP_CALL(copy_tests);
+    JTEST_GROUP_CALL(fill_tests);
+    JTEST_GROUP_CALL(x_to_y_tests);
+    return;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/support_tests/x_to_y_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/support_tests/x_to_y_tests.c
new file mode 100644
index 0000000..1d4107b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/support_tests/x_to_y_tests.c
@@ -0,0 +1,80 @@
+#include "jtest.h"
+#include "support_test_data.h"
+#include "arr_desc.h"
+#include "arm_math.h"           /* FUTs */
+#include "ref.h"                /* Reference Functions */
+#include "test_templates.h"
+#include "support_templates.h"
+#include "type_abbrev.h"
+
+/* Aliases to play nicely with templates. */
+#define arm_f32_to_q31 arm_float_to_q31
+#define arm_f32_to_q15 arm_float_to_q15
+#define arm_f32_to_q7  arm_float_to_q7
+#define arm_q31_to_f32 arm_q31_to_float
+#define arm_q15_to_f32 arm_q15_to_float
+#define arm_q7_to_f32  arm_q7_to_float
+#define ref_f32_to_q31 ref_float_to_q31
+#define ref_f32_to_q15 ref_float_to_q15
+#define ref_f32_to_q7  ref_float_to_q7
+#define ref_q31_to_f32 ref_q31_to_float
+#define ref_q15_to_f32 ref_q15_to_float
+#define ref_q7_to_f32  ref_q7_to_float
+
+#define JTEST_ARM_X_TO_Y_TEST(prefix, suffix)               \
+    JTEST_DEFINE_TEST(arm_##prefix##_to_##suffix##_test,    \
+                      arm_##prefix##_to_##suffix)           \
+    {                                                       \
+        TEST_TEMPLATE_BUF1_BLK(                             \
+            support_f_all,                                  \
+            support_block_sizes,                            \
+            TYPE_FROM_ABBREV(prefix),                       \
+            TYPE_FROM_ABBREV(suffix),                       \
+            arm_##prefix##_to_##suffix,                     \
+            ARM_x_to_y_INPUT_INTERFACE,                     \
+            ref_##prefix##_to_##suffix,                     \
+            REF_x_to_y_INPUT_INTERFACE,                     \
+            SUPPORT_COMPARE_INTERFACE);                     \
+    }
+
+JTEST_ARM_X_TO_Y_TEST(f32, q31);
+JTEST_ARM_X_TO_Y_TEST(f32, q15);
+JTEST_ARM_X_TO_Y_TEST(f32, q7);
+
+JTEST_ARM_X_TO_Y_TEST(q31, f32);
+JTEST_ARM_X_TO_Y_TEST(q31, q15);
+JTEST_ARM_X_TO_Y_TEST(q31, q7);
+
+JTEST_ARM_X_TO_Y_TEST(q15, f32);
+JTEST_ARM_X_TO_Y_TEST(q15, q31);
+JTEST_ARM_X_TO_Y_TEST(q15, q7);
+
+JTEST_ARM_X_TO_Y_TEST(q7, f32);
+JTEST_ARM_X_TO_Y_TEST(q7, q31);
+JTEST_ARM_X_TO_Y_TEST(q7, q15);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group. */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(x_to_y_tests)
+{
+    /*
+      To skip a test, comment it out.
+    */
+    JTEST_TEST_CALL(arm_f32_to_q31_test);
+    JTEST_TEST_CALL(arm_f32_to_q15_test);
+    JTEST_TEST_CALL(arm_f32_to_q7_test);
+
+    JTEST_TEST_CALL(arm_q31_to_f32_test);
+    JTEST_TEST_CALL(arm_q31_to_q15_test);
+    JTEST_TEST_CALL(arm_q31_to_q7_test);
+
+    JTEST_TEST_CALL(arm_q15_to_f32_test);
+    JTEST_TEST_CALL(arm_q15_to_q31_test);
+    JTEST_TEST_CALL(arm_q15_to_q7_test);
+
+    JTEST_TEST_CALL(arm_q7_to_f32_test);
+    JTEST_TEST_CALL(arm_q7_to_q31_test);
+    JTEST_TEST_CALL(arm_q7_to_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/cfft_family_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/cfft_family_tests.c
new file mode 100644
index 0000000..9fb8834
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/cfft_family_tests.c
@@ -0,0 +1,183 @@
+#include "jtest.h"
+#include "ref.h"
+#include "arr_desc.h"
+#include "transform_templates.h"
+#include "transform_test_data.h"
+#include "type_abbrev.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Macros and Defines */
+/*--------------------------------------------------------------------------------*/
+
+#define CFFT_FN_NAME(fn_specifier, type_suffix) \
+    arm_cfft_##fn_specifier##_##type_suffix     \
+
+#define CFFT_TEST_NAME(fn_specifier, type_suffix, config_suffix)        \
+    arm_cfft_##fn_specifier##_##type_suffix##_##config_suffix##_test    \
+
+/*--------------------------------------------------------------------------------*/
+/* Function Aliases */
+/*--------------------------------------------------------------------------------*/
+
+/* These aliases allow expansions in the CFFT_FAMILY_DEFINE_TEST() template to
+   make sense */
+#define arm_cfft_mag_init_f32 arm_cfft_radix4_init_f32
+#define arm_cfft_mag_init_q31 arm_cfft_radix4_init_q31
+#define arm_cfft_mag_init_q15 arm_cfft_radix4_init_q15
+#define arm_cfft_mag_instance_f32 arm_cfft_radix4_instance_f32
+#define arm_cfft_mag_instance_q31 arm_cfft_radix4_instance_q31
+#define arm_cfft_mag_instance_q15 arm_cfft_radix4_instance_q15
+#define transform_mag_fftlens transform_radix4_fftlens
+
+/*--------------------------------------------------------------------------------*/
+/* Test Definition */
+/*--------------------------------------------------------------------------------*/
+
+/**
+ *  Defines a test for the family of CFFT transforms.
+ *
+ *  The family of CFFT transforms includes:
+ *
+ *  - arm_cfft_radix4_xxx
+ *  - arm_cfft_radix2_xxx
+ *  - arm_cfft_mag_xxx
+ *
+ *  Where xxx can be f32, q31, or q15.
+ *
+ *  @param fn_specifier Allowed values: radix4, radix2, mag.
+ *  @param type_suffix  Allowed values: f32, q31, q15.
+ *
+ *  @param config_suffix Used to differentiate test names based configuration
+ *  (in this case whether the ifft_flag is set or not.)
+
+ *  @param comparison_interface Macro name used to compare reference and fut
+ *  outputs.
+ *
+ *  @param output_tpe The type of variable contained in the output
+ *  (e.g. float32_t, uint32_t, etc).
+ *
+ *  @param ifft_flag Determines whether the arm_cfft_instance_xxx is configured
+ *  for an inverse FFT.
+ */
+#define CFFT_FAMILY_DEFINE_TEST(fn_specifier,                               \
+                                type_suffix,                                \
+                                config_suffix, /* Delineate between test configs*/ \
+                                comparison_interface,                       \
+                                output_type,                                \
+                                ifft_flag)                                  \
+    JTEST_DEFINE_TEST(CFFT_TEST_NAME(fn_specifier, type_suffix,             \
+                                     config_suffix),                        \
+                      CFFT_FN_NAME(fn_specifier, type_suffix))              \
+    {                                                                       \
+        arm_cfft_##fn_specifier##_instance_##type_suffix cfft_inst_fut;     \
+        arm_cfft_##fn_specifier##_instance_##type_suffix cfft_inst_ref;     \
+                                                                            \
+        TEMPLATE_DO_ARR_DESC(                                               \
+            fftlen_idx, uint16_t, fftlen, transform_##fn_specifier##_fftlens \
+            ,                                                               \
+                                                                            \
+            /* Initialize the cfft instance */                              \
+            arm_cfft_##fn_specifier##_init_##type_suffix(                   \
+                &cfft_inst_fut, fftlen, ifft_flag, (uint8_t)1);             \
+            arm_cfft_##fn_specifier##_init_##type_suffix(                   \
+                &cfft_inst_ref, fftlen, ifft_flag, (uint8_t)1);             \
+                                                                            \
+            TRANSFORM_PREPARE_INPLACE_INPUTS(                               \
+                transform_fft_##type_suffix##_inputs,                       \
+                fftlen *                                                    \
+                sizeof(TYPE_FROM_ABBREV(type_suffix)) *                     \
+                2 /*complex_inputs*/);                                      \
+                                                                            \
+            /* Display parameter values */                                  \
+            JTEST_DUMP_STRF("Block Size: %d\n"                              \
+                            "Inverse-transform flag: %d\n",                 \
+                            (int)fftlen,                                    \
+                            (int)ifft_flag);                                \
+                                                                            \
+            /* Display cycle count and run test */                          \
+            JTEST_COUNT_CYCLES(                                             \
+                arm_cfft_##fn_specifier##_##type_suffix(                    \
+                    &cfft_inst_fut,                                         \
+                    (void*) transform_fft_inplace_input_fut));              \
+                                                                            \
+            ref_cfft_##fn_specifier##_##type_suffix(                        \
+                &cfft_inst_ref,                                             \
+                (void *) transform_fft_inplace_input_ref);                  \
+                                                                            \
+            /* Test correctness */                                          \
+            comparison_interface(                                           \
+                fftlen,                                                     \
+                output_type));                                              \
+                                                                            \
+        return JTEST_TEST_PASSED;                                           \
+    }
+
+/**
+ *  Bulk wrapper for all tests instantiated using #CFFT_FAMILY_DEFINE_TEST().
+ *
+ *  This macro allows several test definitions to share the same config_suffix
+ *  and ifft_flag settings.
+ */
+#define CFFT_FAMILY_DEFINE_ALL_TESTS(config_suffix, ifft_flag)      \
+    /* Radix2 tests*/                                               \
+    CFFT_FAMILY_DEFINE_TEST(radix2, q31, config_suffix,             \
+                            TRANSFORM_SNR_COMPARE_CMPLX_INTERFACE,  \
+                            TYPE_FROM_ABBREV(q31),                  \
+                            ifft_flag);                             \
+    CFFT_FAMILY_DEFINE_TEST(radix2, q15, config_suffix,             \
+                            TRANSFORM_SNR_COMPARE_CMPLX_INTERFACE,  \
+                            TYPE_FROM_ABBREV(q15),                  \
+                            ifft_flag);                             \
+    /* Radix4 tests*/                                               \
+    CFFT_FAMILY_DEFINE_TEST(radix4, q31, config_suffix,             \
+                            TRANSFORM_SNR_COMPARE_CMPLX_INTERFACE,  \
+                            TYPE_FROM_ABBREV(q31),                  \
+                            ifft_flag);                             \
+    CFFT_FAMILY_DEFINE_TEST(radix4, q15, config_suffix,             \
+                            TRANSFORM_SNR_COMPARE_CMPLX_INTERFACE,  \
+                            TYPE_FROM_ABBREV(q15),                  \
+                            ifft_flag)
+    /* /\* Mag tests*\/                                                  \ */
+    /* CFFT_FAMILY_DEFINE_TEST(mag, f32, config_suffix,                \ */
+    /*                         TRANSFORM_SNR_COMPARE_INTERFACE,        \ */
+    /*                         TYPE_FROM_ABBREV(f32),                  \ */
+    /*                         ifft_flag);                             \ */
+    /* CFFT_FAMILY_DEFINE_TEST(mag, q31, config_suffix,                \ */
+    /*                         TRANSFORM_SNR_COMPARE_INTERFACE,        \ */
+    /*                         TYPE_FROM_ABBREV(q31),                  \ */
+    /*                         ifft_flag);                             \ */
+    /* CFFT_FAMILY_DEFINE_TEST(mag, q15, config_suffix,                \ */
+    /*                         TRANSFORM_SNR_COMPARE_INTERFACE,        \ */
+    /*                         TYPE_FROM_ABBREV(q15),                  \ */
+    /*                         ifft_flag) */
+
+CFFT_FAMILY_DEFINE_ALL_TESTS(forward, 0U);
+CFFT_FAMILY_DEFINE_ALL_TESTS(inverse, 1U);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(cfft_family_tests)
+{
+    /* Forward FFT tests */
+    JTEST_TEST_CALL(arm_cfft_radix2_q31_forward_test);
+    JTEST_TEST_CALL(arm_cfft_radix2_q15_forward_test);
+    JTEST_TEST_CALL(arm_cfft_radix4_q31_forward_test);
+    JTEST_TEST_CALL(arm_cfft_radix4_q15_forward_test);
+
+    /* Inverse FFT Tests */
+    JTEST_TEST_CALL(arm_cfft_radix2_q31_inverse_test);
+    JTEST_TEST_CALL(arm_cfft_radix2_q15_inverse_test);
+    JTEST_TEST_CALL(arm_cfft_radix4_q31_inverse_test);
+    JTEST_TEST_CALL(arm_cfft_radix4_q15_inverse_test);
+
+    /* Magnitude tests removed from the DSP Library. Keeping them here in case
+       minds are changed. */
+    /* JTEST_TEST_CALL(arm_cfft_mag_f32_forward_test); */
+    /* JTEST_TEST_CALL(arm_cfft_mag_q31_forward_test); */
+    /* JTEST_TEST_CALL(arm_cfft_mag_q15_forward_test); */
+    /* JTEST_TEST_CALL(arm_cfft_mag_f32_inverse_test); */
+    /* JTEST_TEST_CALL(arm_cfft_mag_q31_inverse_test); */
+    /* JTEST_TEST_CALL(arm_cfft_mag_q15_inverse_test); */
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/cfft_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/cfft_tests.c
new file mode 100644
index 0000000..2a4a98d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/cfft_tests.c
@@ -0,0 +1,144 @@
+#include "jtest.h"
+#include "ref.h"
+#include "arr_desc.h"
+#include "transform_templates.h"
+#include "transform_test_data.h"
+
+#define CFFT_SNR_THRESHOLD 120
+
+/*
+  CFFT function test template. Arguments are: inverse-transform flag, function
+  suffix (q7/q15/q31/f32) and the output type (q7_t, q15_t, q31_t, float32_t)
+*/
+#define CFFT_TEST_BODY(ifft_flag, suffix, output_type)                                  \
+    do                                                                                  \
+    {                                                                                   \
+        /* Go through all arm_cfft_instances */                                         \
+        TEMPLATE_DO_ARR_DESC(                                                           \
+            cfft_inst_idx, const arm_cfft_instance_##suffix *, cfft_inst_ptr,           \
+            transform_cfft_##suffix##_structs                                           \
+            ,                                                                           \
+                                                                                        \
+            TRANSFORM_PREPARE_INPLACE_INPUTS(                                           \
+                transform_fft_##suffix##_inputs,                                        \
+                cfft_inst_ptr->fftLen *                                                 \
+                sizeof(output_type) *                                                   \
+                2 /*complex_inputs*/);                                                  \
+                                                                                        \
+                /* Display parameter values */                                          \
+                JTEST_DUMP_STRF("Block Size: %d\n"                                      \
+                                "Inverse-transform flag: %d\n",                         \
+                                (int)cfft_inst_ptr->fftLen,                             \
+                                (int)ifft_flag);                                        \
+                                                                                        \
+            /* Display cycle count and run test */                                      \
+            JTEST_COUNT_CYCLES(                                                         \
+                arm_cfft_##suffix(cfft_inst_ptr,                                        \
+                             (void *) transform_fft_inplace_input_fut,                  \
+                             ifft_flag,              /* IFFT Flag */                    \
+                             1));            /* Bitreverse flag */                      \
+            ref_cfft_##suffix(cfft_inst_ptr,                                            \
+                         (void *) transform_fft_inplace_input_ref,                      \
+                         ifft_flag,         /* IFFT Flag */                             \
+                         1);        /* Bitreverse flag */                               \
+                                                                                        \
+            /* Test correctness */                                                      \
+            TRANSFORM_SNR_COMPARE_CMPLX_INTERFACE(                                      \
+                cfft_inst_ptr->fftLen,                                                  \
+                output_type));                                                          \
+                                                                                        \
+        return JTEST_TEST_PASSED;                                                       \
+    } while (0)
+
+
+/*
+  CFFT function with downshift test template. Arguments are: inverse-transform flag,
+  function suffix (q7/q15/q31/f32) and the output type (q7_t, q15_t, q31_t, float32_t)
+*/
+#define CFFT_DOWNSHIFT_INPUT_TEST_BODY(ifft_flag, suffix, output_type)                  \
+    do                                                                                  \
+    {                                                                                   \
+        /* Go through all arm_cfft_instances */                                         \
+        TEMPLATE_DO_ARR_DESC(                                                           \
+            cfft_inst_idx, const arm_cfft_instance_##suffix *, cfft_inst_ptr,           \
+            transform_cfft_##suffix##_structs                                           \
+            ,                                                                           \
+                                                                                        \
+            TRANSFORM_PREPARE_INPLACE_INPUTS_DOWNSHIFT(                                 \
+                transform_fft_##suffix##_inputs,                                        \
+                cfft_inst_ptr->fftLen *                                                 \
+                sizeof(output_type) *                                                   \
+                2 /*complex_inputs*/, output_type);                                     \
+                                                                                        \
+            /* Display parameter values */                                              \
+            JTEST_DUMP_STRF("Block Size: %d\n"                                          \
+                            "Inverse-transform flag: %d\n",                             \
+                            (int)cfft_inst_ptr->fftLen,                                 \
+                            (int)ifft_flag);                                            \
+                                                                                        \
+            /* Display cycle count and run test */                                      \
+            JTEST_COUNT_CYCLES(                                                         \
+                arm_cfft_##suffix(cfft_inst_ptr,                                        \
+                             (void *) transform_fft_inplace_input_fut,                  \
+                             ifft_flag,              /* IFFT Flag */                    \
+                             1));            /* Bitreverse flag */                      \
+            ref_cfft_##suffix(cfft_inst_ptr,                                            \
+                         (void *) transform_fft_inplace_input_ref,                      \
+                         ifft_flag,         /* IFFT Flag */                             \
+                         1);        /* Bitreverse flag */                               \
+                                                                                        \
+            /* Test correctness */                                                      \
+            TRANSFORM_SNR_COMPARE_CMPLX_INTERFACE(                                      \
+                cfft_inst_ptr->fftLen,                                                  \
+                output_type));                                                          \
+                                                                                        \
+        return JTEST_TEST_PASSED;                                                       \
+    } while (0)
+
+
+/* Test declarations */
+JTEST_DEFINE_TEST(cfft_f32_test, cfft_f32)
+{
+    CFFT_TEST_BODY((uint8_t) 0, f32, float32_t);
+}
+
+JTEST_DEFINE_TEST(cfft_f32_ifft_test, cfft_f32)
+{
+    CFFT_TEST_BODY((uint8_t) 1, f32, float32_t);
+}
+
+JTEST_DEFINE_TEST(cfft_q31_test, cfft_q31)
+{
+    CFFT_TEST_BODY((uint8_t) 0, q31, q31_t);
+}
+
+JTEST_DEFINE_TEST(cfft_q31_ifft_test, cfft_q31)
+{
+    CFFT_TEST_BODY((uint8_t) 1, q31, q31_t);
+}
+
+JTEST_DEFINE_TEST(cfft_q15_test, cfft_q15)
+{
+    CFFT_TEST_BODY((uint8_t) 0, q15, q15_t);
+}
+
+JTEST_DEFINE_TEST(cfft_q15_ifft_test, cfft_q15)
+{
+    CFFT_TEST_BODY((uint8_t) 1, q15, q15_t);
+}
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(cfft_tests)
+{
+    JTEST_TEST_CALL(cfft_f32_test);
+    JTEST_TEST_CALL(cfft_f32_ifft_test);
+
+    JTEST_TEST_CALL(cfft_q31_test);
+    JTEST_TEST_CALL(cfft_q31_ifft_test);
+
+    JTEST_TEST_CALL(cfft_q15_test);
+    JTEST_TEST_CALL(cfft_q15_ifft_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/dct4_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/dct4_tests.c
new file mode 100644
index 0000000..f55e7b3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/dct4_tests.c
@@ -0,0 +1,197 @@
+#include "jtest.h"
+#include "ref.h"
+#include "arm_math.h"
+#include "arr_desc.h"
+#include "transform_templates.h"
+#include "transform_test_data.h"
+#include "type_abbrev.h"
+#include <math.h>               /* sqrtf() */
+
+/*--------------------------------------------------------------------------------*/
+/* Aliases to aid macro expansion */
+/*--------------------------------------------------------------------------------*/
+#define ref_sqrt_f32(x) sqrtf(x)
+
+/*--------------------------------------------------------------------------------*/
+/* Test Definitions */
+/*--------------------------------------------------------------------------------*/
+
+/*
+DCT function test template. Arguments are: function configuration suffix
+(q7/q15/q31/f32) and input type (q7_t/q15_t/q31_t/float32_t)
+*/
+#define DCT4_DEFINE_TEST(suffix, input_type)                            \
+    JTEST_DEFINE_TEST(arm_dct4_##suffix##_test, arm_dct4_##suffix)      \
+    {                                                                   \
+        CONCAT(arm_dct4_instance_,suffix) dct4_inst_fut        = {0};   \
+        CONCAT(arm_rfft_instance_,suffix) rfft_inst_fut        = {0};   \
+        CONCAT(arm_cfft_radix4_instance_,suffix) cfft_inst_fut = {0};   \
+                                                                        \
+        CONCAT(arm_dct4_instance_,suffix) dct4_inst_ref        = {0};   \
+        CONCAT(arm_rfft_instance_,suffix) rfft_inst_ref        = {0};   \
+        CONCAT(arm_cfft_radix4_instance_,suffix) cfft_inst_ref = {0};   \
+                                                                        \
+        /* Go through all dct lengths */                                \
+        TEMPLATE_DO_ARR_DESC(                                           \
+            fftlen_idx, uint16_t, fftlen, transform_dct_fftlens         \
+            ,                                                           \
+                                                                        \
+            float32_t normalize_f32 =                                   \
+                  ref_sqrt_f32((2.0f/(float32_t)fftlen));               \
+            input_type normalize;                                       \
+                                                                        \
+            /* Calculate normalized DCT4 value for input_type. */       \
+            TEST_CONVERT_FLOAT_TO(&normalize_f32, &normalize,           \
+                                  1, input_type);                       \
+                                                                        \
+            /* Initialize the DCT4, RFFT, and CFFT instances */         \
+            arm_dct4_init_##suffix(                                     \
+                &dct4_inst_fut, &rfft_inst_fut, &cfft_inst_fut,         \
+                fftlen,                                                 \
+                fftlen/2,                                               \
+                normalize);                                             \
+                                                                        \
+            arm_dct4_init_##suffix(                                     \
+                &dct4_inst_ref, &rfft_inst_ref, &cfft_inst_ref,         \
+                fftlen,                                                 \
+                fftlen/2,                                               \
+                normalize);                                             \
+                                                                        \
+             memset( transform_fft_input_fut,0,                         \
+                     fftlen*sizeof(input_type));                        \
+                                                                        \
+            TRANSFORM_PREPARE_INPLACE_INPUTS(                           \
+                transform_fft_##suffix##_inputs,                        \
+                fftlen * sizeof(input_type));                           \
+                                                                        \
+            /* Display parameter values */                              \
+            JTEST_DUMP_STRF("Block Size: %d\n",                         \
+                         (int)fftlen);                                  \
+                                                                        \
+            /* Input provided as a scratch buffer. Inplace input is     \
+             * actual input. Display cycle count and run test*/         \
+            JTEST_COUNT_CYCLES(                                         \
+                arm_dct4_##suffix(                                      \
+                    &dct4_inst_fut,                                     \
+                    (void *) transform_fft_input_fut,                   \
+                    (void *) transform_fft_inplace_input_fut));         \
+                                                                        \
+             memset( transform_fft_input_ref,0,                         \
+                     fftlen*sizeof(input_type));                        \
+                                                                        \
+            /* Input provided as a scratch buffer. Inplace input is */  \
+            /* actual input. */                                         \
+            ref_dct4_##suffix(                                          \
+                &dct4_inst_ref,                                         \
+                (void *) transform_fft_input_ref,                       \
+                (void *) transform_fft_inplace_input_ref);              \
+                                                                        \
+            /* Test correctness */                                      \
+            DCT_TRANSFORM_SNR_COMPARE_INTERFACE(                        \
+                fftlen,                                                 \
+                input_type));                                           \
+                                                                        \
+        return JTEST_TEST_PASSED;                                       \
+    }
+
+/*
+  DCT function test template for fixed point data. Arguments are: function
+  suffix (q7/q15/q31/f32), input type (q7_t/q15_t/q31_t/float32_t) and prefix
+  (dct_4)
+*/
+#define DCT4_FIXED_POINT_DEFINE_TEST(suffix, input_type, prefix)           \
+    JTEST_DEFINE_TEST(arm_dct4_##suffix##_test, arm_dct4_##suffix)         \
+    {                                                                      \
+        CONCAT(arm_dct4_instance_,suffix) dct4_inst_fut        = {0};      \
+        CONCAT(arm_rfft_instance_,suffix) rfft_inst_fut        = {0};      \
+        CONCAT(arm_cfft_radix4_instance_,suffix) cfft_inst_fut = {0};      \
+                                                                           \
+        CONCAT(arm_dct4_instance_,suffix) dct4_inst_ref        = {0};      \
+        CONCAT(arm_rfft_instance_,suffix) rfft_inst_ref        = {0};      \
+        CONCAT(arm_cfft_radix4_instance_,suffix) cfft_inst_ref = {0};      \
+                                                                           \
+        TEMPLATE_DO_ARR_DESC(                                              \
+            fftlen_idx, uint16_t, fftlen, transform_dct_fftlens            \
+            ,                                                              \
+            uint32_t i;                                                    \
+            float32_t normalize_f32 =                                      \
+                  ref_sqrt_f32((2.0f/(float32_t)fftlen));                  \
+            input_type normalize;                                          \
+                                                                           \
+            /* Calculate normalized DCT4 value for input_type. */          \
+            TEST_CONVERT_FLOAT_TO(&normalize_f32, &normalize,              \
+                                  1, input_type);                          \
+                                                                           \
+            /* Initialize the DCT4, RFFT, and CFFT instances */            \
+            arm_dct4_init_##suffix(                                        \
+                &dct4_inst_fut, &rfft_inst_fut, &cfft_inst_fut,            \
+                fftlen,                                                    \
+                fftlen/2,                                                  \
+                normalize);                                                \
+                                                                           \
+            arm_dct4_init_##suffix(                                        \
+                &dct4_inst_ref, &rfft_inst_ref, &cfft_inst_ref,            \
+                fftlen,                                                    \
+                fftlen/2,                                                  \
+                normalize);                                                \
+                                                                           \
+             /* Input samples need to be downscaled by 1 bit to            \
+              * avoid saturations in the Q31 DCT process,                  \
+              * as the conversion from DCT2 to DCT4 involves               \
+              * one subtraction.                                           \
+              */                                                           \
+             for(i=0; i < fftlen; i++)                                     \
+             {                                                             \
+               ((input_type*)transform_fft_inplace_input_fut)[i] =         \
+                        prefix##transform_fft_##suffix##_inputs[i] >> 1;   \
+               ((input_type*)transform_fft_inplace_input_ref)[i] =         \
+                        prefix##transform_fft_##suffix##_inputs[i] >> 1;   \
+             }                                                             \
+                                                                           \
+             memset( transform_fft_input_fut,0,                            \
+                     fftlen*sizeof(input_type));                           \
+                                                                           \
+             /* Display test parameter values */                           \
+            JTEST_DUMP_STRF("Block Size: %d\n",                            \
+                         (int)fftlen);                                     \
+                                                                           \
+            /* Input provided as a scratch buffer. Inplace input is        \
+             * actual input. */                                            \
+            JTEST_COUNT_CYCLES(                                            \
+                arm_dct4_##suffix(                                         \
+                    &dct4_inst_fut,                                        \
+                    (void *) transform_fft_input_fut,                      \
+                    (void *) transform_fft_inplace_input_fut));            \
+                                                                           \
+             memset( transform_fft_input_ref,0,                            \
+                     fftlen*sizeof(input_type));                           \
+                                                                           \
+            /* Input provided as a scratch buffer. Inplace input is */     \
+            /* actual input. */                                            \
+            ref_dct4_##suffix(                                             \
+                &dct4_inst_ref,                                            \
+                (void *) transform_fft_input_ref,                          \
+                (void *) transform_fft_inplace_input_ref);                 \
+                                                                           \
+            /* Test correctness */                                         \
+            DCT_TRANSFORM_SNR_COMPARE_INTERFACE(                           \
+                fftlen,                                                    \
+                input_type));                                              \
+                                                                           \
+        return JTEST_TEST_PASSED;                                          \
+    }
+
+DCT4_DEFINE_TEST(f32, float32_t);
+DCT4_FIXED_POINT_DEFINE_TEST(q31, q31_t,);
+DCT4_FIXED_POINT_DEFINE_TEST(q15, q15_t, dct4_);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(dct4_tests)
+{
+    JTEST_TEST_CALL(arm_dct4_f32_test);
+    JTEST_TEST_CALL(arm_dct4_q31_test);
+    JTEST_TEST_CALL(arm_dct4_q15_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/rfft_fast_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/rfft_fast_tests.c
new file mode 100644
index 0000000..1b4ece2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/rfft_fast_tests.c
@@ -0,0 +1,75 @@
+#include "jtest.h"
+#include "ref.h"
+#include "arr_desc.h"
+#include "transform_templates.h"
+#include "transform_test_data.h"
+#include "type_abbrev.h"
+
+/*
+FFT fast function test template. Arguments are: function configuration suffix
+(q7/q15/q31/f32) and inverse-transform flag
+*/
+#define RFFT_FAST_DEFINE_TEST(config_suffix, ifft_flag)                 \
+    JTEST_DEFINE_TEST(arm_rfft_fast_f32_##config_suffix##_test,         \
+                      arm_fft_f32)                                      \
+    {                                                                   \
+        arm_rfft_fast_instance_f32 rfft_inst_fut = {{0}, 0, 0};         \
+        arm_rfft_fast_instance_f32 rfft_inst_ref = {{0}, 0, 0};         \
+                                                                        \
+        /* Go through all FFT lengths */                                \
+        TEMPLATE_DO_ARR_DESC(                                           \
+            fftlen_idx, uint16_t, fftlen, transform_rfft_fast_fftlens   \
+            ,                                                           \
+                                                                        \
+            /* Initialize the RFFT and CFFT Instances */                \
+            arm_rfft_fast_init_f32(                                     \
+                &rfft_inst_fut, fftlen);                                \
+                                                                        \
+            arm_rfft_fast_init_f32(                                     \
+                &rfft_inst_ref, fftlen);                                \
+                                                                        \
+            TRANSFORM_COPY_INPUTS(                                      \
+                transform_fft_f32_inputs,                               \
+                fftlen *                                                \
+                sizeof(float32_t));                                     \
+                                                                        \
+            /* Display parameter values */                              \
+            JTEST_DUMP_STRF("Block Size: %d\n"                          \
+                            "Inverse-transform flag: %d\n",             \
+                         (int)fftlen,                                   \
+                         (int)ifft_flag);                               \
+                                                                        \
+            /* Display cycle count and run test */                      \
+            JTEST_COUNT_CYCLES(                                         \
+                arm_rfft_fast_f32(                                      \
+                    &rfft_inst_fut,                                     \
+                    (void *) transform_fft_input_fut,                   \
+                    (void *) transform_fft_output_fut,                  \
+                    ifft_flag));                                        \
+                                                                        \
+            ref_rfft_fast_f32(                                          \
+                &rfft_inst_ref,                                         \
+                (void *) transform_fft_input_ref,                       \
+                (void *) transform_fft_output_ref,                      \
+                ifft_flag);                                             \
+                                                                        \
+            /* Test correctness */                                      \
+            TRANSFORM_SNR_COMPARE_INTERFACE(                            \
+                fftlen,                                                 \
+                float32_t));                                            \
+                                                                        \
+        return JTEST_TEST_PASSED;                                       \
+    }
+
+RFFT_FAST_DEFINE_TEST(forward, 0U);
+RFFT_FAST_DEFINE_TEST(inverse, 1U);
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(rfft_fast_tests)
+{
+    JTEST_TEST_CALL(arm_rfft_fast_f32_forward_test);
+    JTEST_TEST_CALL(arm_rfft_fast_f32_inverse_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/rfft_tests.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/rfft_tests.c
new file mode 100644
index 0000000..092525c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/rfft_tests.c
@@ -0,0 +1,94 @@
+#include "jtest.h"
+#include "ref.h"
+#include "arr_desc.h"
+#include "transform_templates.h"
+#include "transform_test_data.h"
+#include "type_abbrev.h"
+
+/*
+  FFT function test template. Arguments are: function suffix (q7/q15/q31/f32)
+  function configuration suffix (same as function suffix), inverse-transform flag,
+  input and output type (both q7_t/q15_t/q31_t/float32_t)
+*/
+#define RFFT_DEFINE_TEST(suffix, config_suffix,                         \
+                         ifft_flag, input_type, output_type)            \
+    JTEST_DEFINE_TEST(arm_rfft_##suffix##_##config_suffix##_test,       \
+                      arm_rfft_##suffix)                                \
+    {                                                                   \
+        CONCAT(arm_rfft_instance_, suffix) rfft_inst_fut = {0};         \
+        CONCAT(arm_rfft_instance_, suffix) rfft_inst_ref = {0};         \
+                                                                        \
+        /* Go through all arm_rfft lengths */                           \
+        TEMPLATE_DO_ARR_DESC(                                           \
+            fftlen_idx, uint16_t, fftlen, transform_rfft_fftlens        \
+            ,                                                           \
+                                                                        \
+            /* Initialize the RFFT and CFFT Instances */                \
+            arm_rfft_init_##suffix(                                     \
+                &rfft_inst_fut,                                         \
+                (uint32_t) fftlen, ifft_flag, 1U);                      \
+                                                                        \
+            arm_rfft_init_##suffix(                                     \
+                &rfft_inst_ref,                                         \
+                (uint32_t) fftlen, ifft_flag, 1U);                      \
+                                                                        \
+            if (ifft_flag)                                               \
+            {                                                           \
+               TRANSFORM_PREPARE_INVERSE_INPUTS(                        \
+                   transform_fft_##suffix##_inputs,                     \
+                   fftlen, input_type,                                  \
+                   fftlen *                                             \
+                   sizeof(input_type));                                 \
+            }                                                           \
+            else                                                        \
+            {                                                           \
+               TRANSFORM_COPY_INPUTS(                                   \
+                   transform_fft_##suffix##_inputs,                     \
+                   fftlen *                                             \
+                   sizeof(input_type));                                 \
+            }                                                           \
+                                                                        \
+            /* Display parameter values */                              \
+            JTEST_DUMP_STRF("Block Size: %d\n"                          \
+                            "Inverse-transform flag: %d\n",             \
+                         (int)fftlen,                                   \
+                         (int)ifft_flag);                               \
+                                                                        \
+            /* Display cycle count and run test */                      \
+            JTEST_COUNT_CYCLES(                                         \
+                arm_rfft_##suffix(                                      \
+                    &rfft_inst_fut,                                     \
+                    (void *) transform_fft_input_fut,                   \
+                    (void *) transform_fft_output_fut));                \
+                                                                        \
+            ref_rfft_##suffix(                                          \
+                &rfft_inst_ref,                                         \
+                (void *) transform_fft_input_ref,                       \
+                (void *) transform_fft_output_ref);                     \
+                                                                        \
+            /* Test correctness */                                      \
+            TRANSFORM_SNR_COMPARE_INTERFACE(                            \
+                fftlen,                                                 \
+                output_type));                                          \
+                                                                        \
+            return JTEST_TEST_PASSED;                                   \
+    }
+
+RFFT_DEFINE_TEST(q31, forward, 0U, TYPE_FROM_ABBREV(q31), TYPE_FROM_ABBREV(q31));
+RFFT_DEFINE_TEST(q15, forward, 0U, TYPE_FROM_ABBREV(q15), TYPE_FROM_ABBREV(q15));
+//RFFT_DEFINE_TEST(f32, inverse, 1U, TYPE_FROM_ABBREV(f32), TYPE_FROM_ABBREV(f32));
+RFFT_DEFINE_TEST(q31, inverse, 1U, TYPE_FROM_ABBREV(q31), TYPE_FROM_ABBREV(q31));
+RFFT_DEFINE_TEST(q15, inverse, 1U, TYPE_FROM_ABBREV(q15), TYPE_FROM_ABBREV(q15));
+
+/*--------------------------------------------------------------------------------*/
+/* Collect all tests in a group */
+/*--------------------------------------------------------------------------------*/
+
+JTEST_DEFINE_GROUP(rfft_tests)
+{
+    JTEST_TEST_CALL(arm_rfft_q31_forward_test);
+    JTEST_TEST_CALL(arm_rfft_q15_forward_test);
+    //JTEST_TEST_CALL(arm_rfft_f32_inverse_test);
+    JTEST_TEST_CALL(arm_rfft_q31_inverse_test);
+    JTEST_TEST_CALL(arm_rfft_q15_inverse_test);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/transform_test_group.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/transform_test_group.c
new file mode 100644
index 0000000..93e1e62
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/transform_test_group.c
@@ -0,0 +1,11 @@
+#include "jtest.h"
+#include "transform_tests.h"
+
+JTEST_DEFINE_GROUP(transform_tests)
+{
+    JTEST_GROUP_CALL(cfft_tests);
+    JTEST_GROUP_CALL(cfft_family_tests);
+    JTEST_GROUP_CALL(rfft_tests);
+    JTEST_GROUP_CALL(rfft_fast_tests);
+    JTEST_GROUP_CALL(dct4_tests);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/transform_tests_common_data.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/transform_tests_common_data.c
new file mode 100644
index 0000000..4a04721
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/Common/src/transform_tests/transform_tests_common_data.c
@@ -0,0 +1,3311 @@
+#include "transform_test_data.h"
+#include "arm_const_structs.h"
+
+/*--------------------------------------------------------------------------------*/
+/* Input/Output Buffers */
+/*--------------------------------------------------------------------------------*/
+
+float32_t transform_fft_output_fut[TRANSFORM_MAX_FFT_LEN * 2] = {0};
+float32_t transform_fft_output_ref[TRANSFORM_MAX_FFT_LEN * 2] = {0};
+float32_t transform_fft_input_fut[TRANSFORM_MAX_FFT_LEN * 2] = {0};
+float32_t transform_fft_input_ref[TRANSFORM_MAX_FFT_LEN * 2] = {0};
+float32_t transform_fft_output_f32_fut[TRANSFORM_MAX_FFT_LEN * 2] = {0};
+float32_t transform_fft_output_f32_ref[TRANSFORM_MAX_FFT_LEN * 2] = {0};
+
+/* Some of the transform function modify their inputs in-place, so that they
+ * become the outputs. */
+float32_t * transform_fft_inplace_input_fut = transform_fft_output_fut;
+float32_t * transform_fft_inplace_input_ref = transform_fft_output_ref;
+
+q31_t transform_fft_q31_inputs[TRANSFORM_MAX_FFT_LEN * 2] =
+{
+    0xC14A5524, 0xCCABDA17, 0xAD6F5B56, 0xFDAFCE3B, 0xA9B226EB,
+    0x41F6F6A, 0xA5CE38BF, 0x3A978AFA, 0xBA44B82A, 0x855C0F8,
+    0x3D060524, 0x93D5E570, 0x97D7791D, 0xFFE0C38C, 0x26749841,
+    0xC0A6EE54, 0x218EC386, 0x39FF3726, 0x8DC1F7CA, 0x702F2CF5,
+    0xC1142FF1, 0xEC1476AB, 0x15F640DD, 0xE62CCE49, 0x3805DE7E,
+    0xF70871FE, 0xCF8BD360, 0x8D19A8A0, 0xD764F821, 0xA58558CF,
+    0x8C0CE04D, 0x50A46C19, 0x66D2370D, 0x50FA359A, 0xB646AE24,
+    0x6CE00F5C, 0xE6D48948, 0xB55BD831, 0x3B72950A, 0x9EB69530,
+    0x73394127, 0x773FA6F4, 0x9805A980, 0x838DE587, 0x9CF597F4,
+    0xA2AD1691, 0xFA81A473, 0x7CDC7D7F, 0x4A5190D0, 0xED895BB9,
+    0x8FD60F35, 0x1A21D530, 0xA0EB6DDA, 0xBDE6A516, 0x2501A3E1,
+    0x5ED893C8, 0xE1E175B1, 0xACBBB2F3, 0xED350907, 0xDB140D7E,
+    0xEEAE272D, 0xBE229841, 0xC18BFB88, 0xA6BB9B80, 0xBCF090E4,
+    0x24DB166C, 0xF9AB7E42, 0x62DF28D1, 0xC7004665, 0xE3F56FC6,
+    0x419E0C75, 0x46BE9F38, 0x2432B9B2, 0x758D83E0, 0xDCE12926,
+    0x3F57CB74, 0x1F4458E2, 0xF1DD639, 0x83A1FB49, 0x173AFC76,
+    0x86EF7531, 0x48D32F34, 0x7D3E3063, 0x8F2FB549, 0x5C314C9,
+    0x18CBEB6D, 0xA6F8B697, 0x447B9E9C, 0x2E32BA33, 0xD074D715,
+    0x81ACD746, 0xE55A4E04, 0x4891860F, 0x1DA3EB4F, 0xE0E6A27F,
+    0x20BFDEB4, 0xD0B3A25B, 0x40C10544, 0xC15656C, 0x15405EAE,
+    0x9858E3E1, 0xA36A9C4E, 0x88BD21F9, 0xAACF7A68, 0x773665E5,
+    0xCEDFDF66, 0x617A9610, 0x524FC968, 0xC2D086CD, 0x5F008079,
+    0x24DCA447, 0x6A4F5599, 0xB706CD4A, 0x1DE70608, 0xA33A2EE5,
+    0x137E488E, 0x98061B7B, 0x4079D69D, 0xA4A897D5, 0xC4CEC8F5,
+    0xD75F7883, 0x22406802, 0xF1AD70BB, 0x9D4ADD79, 0xBCBC7CE4,
+    0xB358C0D8, 0x85792E47, 0xA7ADAC05, 0x3D19EEAB, 0x331AC0AF,
+    0x33035831, 0x13D93987, 0xFC542094, 0x845F317E, 0xDDC4BF8B,
+    0x1379E50C, 0x5C20193F, 0xFDD58298, 0x9D482B82, 0x4A6BE062,
+    0xDC8A757B, 0x272917C1, 0x90E1EFBC, 0x355AD882, 0xE6F8EA35,
+    0x604555A1, 0x7DFFFBB, 0xF58AE216, 0x9A11B463, 0xD3541BAD,
+    0xA1576756, 0x483BED8D, 0x1F05AFCC, 0xCEA63DFB, 0x55B84677,
+    0xFB2E04F2, 0x787AF96C, 0x84A12CD3, 0x460A9BD, 0x9DB22DD8,
+    0x1A8C7F28, 0x861E452E, 0x932D3F78, 0x7652D852, 0x73357BBA,
+    0xEBBB0A58, 0x62536AFA, 0x3F6B65EF, 0x6DC57B58, 0x9EB798CE,
+    0xE6B0A740, 0xDFF68B47, 0x3247FB8F, 0xFFF3D302, 0xA9FD3E40,
+    0x475A43D1, 0x6FF9528A, 0x2018A09D, 0x47E0F9C9, 0x4CF5F6D3,
+    0x2807CE34, 0xDD6FD8ED, 0x234045D1, 0x51CEB5F9, 0x25297896,
+    0x6443A0FE, 0x8F4449A9, 0xD4C3E1C6, 0xF01D52F1, 0x4E09C820,
+    0xF18F0810, 0xE1548689, 0xF9DE5A1F, 0x5286DC23, 0x48AC3A4B,
+    0xEA0C1BE0, 0xA1B785DB, 0x7086465D, 0x1CC10929, 0x1E1D716E,
+    0xED231D4C, 0x2049D108, 0xB8FF9971, 0x949CF8D4, 0x441F1E8B,
+    0xC3D95372, 0x69C324B4, 0xA10BFDC9, 0xC781DE78, 0x82476137,
+    0xE163DDF, 0x390DEEC2, 0xAF68CE5B, 0x8E680ABD, 0x8223A615,
+    0x92593380, 0x7B1465FE, 0x865AE957, 0x930F53EB, 0xED772EF7,
+    0x10E916B6, 0xE3BCFA68, 0x2ACB80BB, 0xE51C5590, 0x994714B5,
+    0xF30984EE, 0x59BBE1B4, 0xB4867DBC, 0xB91C706C, 0xBC16C218,
+    0xA8931CD0, 0x129A66AB, 0x13171F4D, 0x62882872, 0x4B167FD4,
+    0xE6902F4C, 0xFA794932, 0xD4B152C, 0xB0856EA9, 0x39466D55,
+    0x3669E451, 0x8F5B9E8C, 0x877A3C6A, 0x51B956B4, 0x367EAD2A,
+    0x9D2C662A, 0x78FB6880, 0x4E6D40B6, 0x4070EFDC, 0x4DF9679C,
+    0x20306EDB, 0xE381AAE7, 0xA55DA748, 0x9B8B617B, 0x3E036FAD,
+    0x84E4C4A7, 0xD5A3F517, 0x669BA988, 0x98FDDE8C, 0x67BD85CE,
+    0x34BBB46C, 0x76994800, 0x85B9D8B6, 0x6DFA2FEF, 0x205DB5C,
+    0x9F843C4C, 0x72721B52, 0x73EF6B86, 0x5FB98B61, 0xC323DDAC,
+    0x31D424B4, 0xF68C0D7E, 0x162FAF9D, 0x7B2A7A99, 0xF9392693,
+    0xC42D12C0, 0x8692A73E, 0xD9A1EE80, 0xDD956856, 0x44E7BDAC,
+    0x8D874532, 0x5F5C9DD0, 0x5D167858, 0x8559FEA2, 0x9D821476,
+    0xD9654ED2, 0x594C0DC7, 0x1A87B506, 0x3F693200, 0x7A651AB5,
+    0xA0CCBC8A, 0x9F9E662C, 0x78EF631, 0x2A09DA0, 0xB088C72F,
+    0x92EE0D42, 0x360DCD5F, 0xF333FE48, 0x8D63CC06, 0x233A8ACB,
+    0x706651ED, 0x7AA5C079, 0x262239D1, 0x3EBBEBB6, 0xA25A4F3D,
+    0x32581A06, 0x6E6FD780, 0x5773F7C7, 0x75ED1DDC, 0x90DF2D15,
+    0xBC79A9BC, 0xB7175917, 0x354E381C, 0x762AADD7, 0xF643DAC1,
+    0xF3BBF49E, 0xD2FECE7E, 0x6C8140F4, 0xD7694875, 0x92D30822,
+    0xC742A7CF, 0xB792ED98, 0x121CFE24, 0xA04E1EE7, 0x58CE268,
+    0x215A080, 0x316CB323, 0xFAB14A31, 0xE1C13C03, 0xFD8EF4F1,
+    0xF3F446D0, 0x6C6CEA0A, 0xBBFDF9FB, 0x67242969, 0xBE55A4EB,
+    0x8FF5534, 0x52F0DF1C, 0x9710ADE3, 0xD40F4A21, 0x7984E8E7,
+    0x419545EB, 0x993F7880, 0xAB246B20, 0x408AABC4, 0xCBF6EA49,
+    0xC0894C55, 0x4CAA6398, 0xA47856E9, 0xAF2AE47D, 0x22F55D33,
+    0xF0D37915, 0xD0634C72, 0xD983671, 0x2BCC5AF8, 0x9A77D48,
+    0xC11B5CFA, 0xF107CD7E, 0x3A6B3593, 0xE1425F05, 0x6271812A,
+    0x5B838310, 0xBD8418CA, 0x10A58792, 0x239F7137, 0xA13D5071,
+    0x7F9930D4, 0xA462664F, 0x54180F8E, 0x291585BA, 0xE586B87A,
+    0x144B2C12, 0x98E425C7, 0xBAA4B373, 0x18F0D03C, 0x99462AC0,
+    0xD8B4D2EF, 0x72473895, 0xA6BF5435, 0xEDAD53B, 0xE0912FA6,
+    0x5C33F331, 0x3D93CD7, 0x4D03D752, 0x20699929, 0xB89962F9,
+    0x36E781E9, 0xF58B642C, 0x5FCA69E3, 0x5960A7F4, 0xAD5AAFD0,
+    0xDF18324A, 0x3DB1E5AA, 0x76BA3876, 0x1BC29AF6, 0xBCC18841,
+    0x73A60174, 0x625BFF58, 0x67C57724, 0x4458E53C, 0xE157B095,
+    0x2B370837, 0x83DF6CE3, 0xDD08EEFA, 0x3F52A7C2, 0x191B4785,
+    0x60843D82, 0xB0DE11F1, 0x105EA26C, 0x6E1C7AA2, 0x47AADD14,
+    0xB6676D03, 0x3B8D4DF6, 0x737A694, 0x409521DC, 0x744206A,
+    0xC722023F, 0x2BE4EAD5, 0x63E11D76, 0xCA4A09AB, 0x5CF2D2B9,
+    0x31586916, 0xCDFD7D84, 0xB203F634, 0xAD7329D4, 0xC524582F,
+    0x2E53E6C1, 0xBB0E019B, 0xB8538C6A, 0x6A2542D, 0x8A6A00E5,
+    0x119725CC, 0x5406D347, 0x1B6FFAF1, 0xECCF71F1, 0x981117F2,
+    0x7167CA76, 0x74F4B880, 0x77A55F47, 0x59EADB62, 0x4A331D95,
+    0xBCBBA76F, 0xA45C4D50, 0xC718D5, 0x87CE05D1, 0x60D47AD5,
+    0xA5CA9C40, 0xB0061766, 0xE69B39DF, 0xBD5F1320, 0x9930EAD3,
+    0xA8B38325, 0x8DD090F, 0x6A6EEF37, 0x2DF16F66, 0xAB514C7E,
+    0x31109C58, 0xFD48C7FC, 0x515341CA, 0x77AB8EA6, 0x41328DAF,
+    0xBAF8D31E, 0xA4B31611, 0xED37F331, 0x7A832A22, 0xA22591C7,
+    0x722D1F89, 0x3B19CF18, 0x261B8A4D, 0xC3F6F6DB, 0xCF8CED61,
+    0x990FA250, 0xA02E72A9, 0x560DCEA2, 0xB08E67B4, 0x3674E663,
+    0x97CC3852, 0xA7EB2EAC, 0xFFDE0AA8, 0xA64719A, 0x23269EDD,
+    0x3C0B339E, 0x86284D40, 0x48D82ECB, 0xA4D4CCF8, 0x43631B91,
+    0x4BF0C248, 0xB6497B9B, 0x6827BC58, 0xE30B7AF9, 0xA0CCBF26,
+    0x6C3B7B71, 0xD744B3ED, 0xFA25D2F6, 0x4CDE642D, 0xD65B8142,
+    0xA6F9207F, 0xE7A207BE, 0xDB506684, 0x44DA4780, 0x9175EA0C,
+    0x156104AF, 0x4155E1B0, 0x6E3A6886, 0x9DBA1EA2, 0x5423D9C8,
+    0xCC024E22, 0x758F852A, 0x1DD6395, 0x2D19CBAD, 0xE164F5A1,
+    0xC2084602, 0x89C274AD, 0x13CB5562, 0xD7FE2D5B, 0xE07A4EE5,
+    0x1672BA91, 0x4F624CCF, 0x2E5EA4A3, 0x28FEEFAF, 0xBDDA6EF4,
+    0x32AFD40C, 0x99A5FB3B, 0xDD1D73A3, 0xA342CB3E, 0xA78445F5,
+    0x53979C3B, 0x427D7943, 0x5221B58C, 0xA6CE9A5E, 0xFB50ECA4,
+    0xBB86E36E, 0x60839F6D, 0xC5E1C2F3, 0xA1B7FB04, 0xFBB65E0C,
+    0x78B80F5E, 0xFD8D972B, 0x3BF3BA90, 0x2D572D9, 0x2B5BC920,
+    0xB6A0DE01, 0xD274D306, 0xC7C6C855, 0x9CAA669B, 0xB04AA641,
+    0x4D6B1760, 0x3E17ED79, 0xD23241B0, 0xA4A6F957, 0xCBDE76AF,
+    0x4E5F9493, 0x4C215DA5, 0x33A052B, 0x1A4D80C2, 0x40AEEBCA,
+    0x390D106B, 0xE9E8E018, 0x5AF3D6CF, 0xE35E1D4, 0xC4FB1C6,
+    0x14B6299B, 0x8D2E25F0, 0xCCBF932A, 0xC5AC18B6, 0x2227567D,
+    0x86B5CE2F, 0x26344534, 0x22C515EC, 0x2442B70D, 0xEC3721C6,
+    0x34EF687D, 0x9C06323A, 0xEAF3EA60, 0x60396F52, 0xEAE78AA1,
+    0xC9D06CBC, 0x6F95F6C8, 0x584CC258, 0xBA9A27BB, 0x66DF8D47,
+    0x9D4804EA, 0x57DD9E67, 0xF89C7895, 0xF5336111, 0x25C122C8,
+    0x62742114, 0xCFBF6D26, 0xBF9F6482, 0xE6F02CD9, 0x11083202,
+    0xC99E2618, 0x7EBC9351, 0x440112F1, 0xC9DFFBC1, 0x3BF4DC25,
+    0xB1BA7FA0, 0x61AF9AED, 0x6B1F7D29, 0xAD865294, 0xE3E01129,
+    0x7E9E77A5, 0x100435D7, 0x9FE3A71, 0x88597C81, 0x722849FA,
+    0x31C5A0AF, 0xFBA178DC, 0x7F102D31, 0x5CA07864, 0x950E6F98,
+    0x82C34882, 0x5D041F11, 0x8C613C57, 0xD398CFD1, 0x426F38AD,
+    0x5599AB1D, 0xFAFA078D, 0xAB25B413, 0xD94B32CF, 0xB288FE38,
+    0x2893BB46, 0x9A0B4168, 0xA91BCA94, 0x653A5E8D, 0x2174EBBE,
+    0xDEFE6415, 0x30DA429C, 0xD0C5E40C, 0xB4719AA4, 0xD29CE7A6,
+    0x905957CD, 0xCD287499, 0x83CA0AA7, 0xA8385832, 0x25A0CA02,
+    0xC20D47A4, 0xB562F556, 0x4BC19E4C, 0xD9E215C7, 0x27E838B4,
+    0xC58612F4, 0xA2827F6F, 0xC49DCDBA, 0x679B7362, 0x4E495845,
+    0xCFD2F0D1, 0x395E76A0, 0x375A655E, 0x92E2058F, 0x73F9F0CA,
+    0x61EFF3B3, 0x51FFD362, 0xE7410345, 0x7FDA8B3B, 0xA219E2E8,
+    0x17ABE543, 0x26557412, 0x4B30084D, 0xA68E191D, 0xFE0D93DF,
+    0x73EF127D, 0x4DECDDB1, 0x77FAF45F, 0xD6002898, 0x92DD0A40,
+    0x157F6DDF, 0xC2A55F8E, 0x4359F924, 0xFB630C3F, 0x338B6B58,
+    0xB2945F75, 0x4FA23A0E, 0x836EB8C0, 0xB3B18FD, 0x86114337,
+    0x24668ACB, 0x99BB82F0, 0x924C8A47, 0xBA959701, 0x81155ABF,
+    0x8C612D71, 0x36074CA7, 0xD1668C41, 0xE35F58C7, 0x7FC2802D,
+    0x8E6A7CF3, 0x65B07D07, 0x815F6A6B, 0x791BF0DD, 0x6E47D719,
+    0xC24394C7, 0xE84A6EB, 0xF194AFEE, 0x464A2F52, 0x677579FD,
+    0xEBA775AE, 0x1F6EEFF, 0x9A795237, 0x78D9D45F, 0x9D0B344D,
+    0xBBD34AB7, 0x2F85B12A, 0x16C5C2AD, 0x3990985D, 0x88DF3351,
+    0x82811AA5, 0x6D351F41, 0x4066A69D, 0x86B660BF, 0x6EDB4768,
+    0xDDD78CF0, 0xB5D74F6E, 0xE89E220C, 0x91439687, 0x947CC9C9,
+    0x3857E2BD, 0x302F8AE4, 0x1DABE7F8, 0x4832D6C9, 0x37D58FCB,
+    0x4EA8A711, 0xCD7BAC98, 0x19DBF8BC, 0xD8DE8DC2, 0xEAFF7E7B,
+    0xB7629C93, 0x792C6E19, 0xF7009192, 0xFF88439D, 0x2E196A66,
+    0xEC71B78C, 0xEAF4BB3A, 0x7C16225E, 0x668F337, 0xCBEE1608,
+    0x6D5B5552, 0x345DC590, 0x681209CC, 0x7B24A819, 0xD08A1416,
+    0x99888FE3, 0x9FC7288A, 0x24BD8502, 0xEA1D9678, 0x20EECA0,
+    0x59BEA057, 0x5ADE91EB, 0xDEA8E49D, 0xFA200E6F, 0x9149C81D,
+    0xF2281E93, 0x8A5B0451, 0x67312D58, 0xE3B849F1, 0xD2217960,
+    0x7CDF59F3, 0x33C775C0, 0x9EBA8799, 0x7DF9506, 0xB4E96110,
+    0xB8FCF3E3, 0xDEA059B2, 0x8229B6EA, 0x316486F6, 0x43919185,
+    0x6C0D90F3, 0x1C6F3DF8, 0x38DB92A9, 0x5CD41244, 0x2C9F0A7B,
+    0xDF4A315F, 0xF7CE9C66, 0x4C800860, 0x318D53E0, 0xF105C20D,
+    0xD753E1F2, 0x750810BA, 0xA17ECCA5, 0x2010140, 0x4D884763,
+    0xC2BB0DA7, 0xB2D5BA74, 0x141CECD4, 0x887FDFC3, 0xC64B53,
+    0x2D2A85F6, 0x15532B45, 0x5D5CBCE1, 0xBEB9A16A, 0xA214611B,
+    0x9FC5AC5F, 0x11AE5DD7, 0xA0B9A5A9, 0xFC648AF4, 0x740009AC,
+    0xED0E0321, 0xB8E6A61, 0x8910C544, 0xC74F26C8, 0x9525CCF3,
+    0xB41AEB59, 0xE61984CE, 0x598B2197, 0xA412E59D, 0xE1976DD4,
+    0xB29BBE16, 0x88FD9FB0, 0xB04006F3, 0xB45E309, 0xD5CC15F1,
+    0xD9DAF630, 0xDC809335, 0x803ED52, 0xB537F5A5, 0xA994F6EB,
+    0xF5288568, 0xF66FD264, 0x2EA2B3A6, 0x647619F3, 0xFFB38C7A,
+    0x1BC03B9, 0xB6BC3061, 0xBF30596E, 0xBE2AD27B, 0x8AC04220,
+    0x641979A3, 0x9ECCBB89, 0xA144FBC1, 0x4E8FAE26, 0x8C5A9D90,
+    0x299ED467, 0xD7C9C7E3, 0x1D4865ED, 0x76F31C3D, 0xCEE81CDF,
+    0xB479195E, 0x6FFB3AE1, 0xDC8A398, 0x300F7364, 0xC7940AFA,
+    0x3B85BE3E, 0xD98CC40D, 0xA24A3D89, 0x3A674204, 0x22888A38,
+    0x2E77F2D, 0xA2841C9C, 0xCF0689C3, 0x9FE98922, 0x89335017,
+    0x2D6B69A7, 0xFEDB63F9, 0x899AF4EF, 0x9F9F9B40, 0xA4BE97E8,
+    0xA51DAF7A, 0x16AC50D3, 0xA8D7ED6, 0xED193443, 0x7615EF1B,
+    0xB0DF6A4E, 0x64FFE794, 0xE3DB2C9A, 0x7435B022, 0x556E825C,
+    0x23802AF9, 0xC25098A4, 0xE75A18BB, 0x70B2A7B9, 0x7FB81BF,
+    0x63EF910, 0x6C669591, 0x6574DD2B, 0xCF6E379D, 0xD2B3AFAC,
+    0x1E6A1101, 0x1DE22385, 0x2338191F, 0xC69704B6, 0xCBABC599,
+    0x54EB4809, 0x7839BE6D, 0xD50017DD, 0x39B1A0E1, 0x288D52D3,
+    0x2D52668C, 0x20D22A68, 0x4E1207D1, 0x3FCC0EFE, 0x47F3FE64,
+    0x25177A90, 0xB4BFDD4D, 0xDA8DBDCE, 0x6F7275A8, 0x6BEAA655,
+    0xAA1810FC, 0xE4DB593A, 0x8A4D4BC0, 0x2C402E93, 0xF1C0F7F9,
+    0x6F0CC577, 0x70412414, 0x752F9DC1, 0xD82E38EA, 0xAC455F7B,
+    0x4DCD4EDB, 0x92BC2696, 0xFB03F135, 0x4FCA1F8C, 0xBD5E75F6,
+    0x502F41B0, 0x3616D3F1, 0x2E5B8E31, 0x2026EB19, 0x57E783D7,
+    0x467BBE00, 0x4703ABA3, 0x1F776B9C, 0xE2570A84, 0xFEC7DB48,
+    0x1BD5012, 0xFD0A2D5D, 0x7FCC29F2, 0x291304B6, 0x99D5D8ED,
+    0xC7551C8, 0xFD12F38F, 0xBADE8892, 0xDF749997, 0xA5DAE2F,
+    0x2B9FA269, 0x5C13CFED, 0x15E9A399, 0x54437F4E, 0xA72DB2AB,
+    0x56186AA1, 0xFE4DB55C, 0xA34D7836, 0x2A879760, 0xC63FA94,
+    0xAC18B207, 0x5FC78B3, 0x7F10621E, 0xA769E6B2, 0xEC9F4A11,
+    0xCE3F982C, 0x62BA2EF5, 0xA5F239CD, 0x73D63FED, 0xE36E9F5E,
+    0x8AC1DA0E, 0x3F3DB3EB, 0x738326EA, 0x35C366B1, 0xCD476E86,
+    0x82F6B208, 0xF11A9FC1, 0x426AC396, 0x7E4D1B93, 0x75E4EDB7,
+    0xAF3C44A7, 0x51A5EF5C, 0xFAD2463D, 0x8A5639CA, 0xC995AC78,
+    0xCC4BE4F6, 0x3AFE7F8D, 0x66993D04, 0x4386FF37, 0xCBC1C6C2,
+    0x55A8F5EC, 0xE81A9A75, 0x30A67E1B, 0x4A4A7D0C, 0x20F7F993,
+    0x1891805, 0x738976AD, 0xD426E7D6, 0x3C5CEEBF, 0x4499187F,
+    0xABF17C97, 0x447C317F, 0x68D8419C, 0x7AAB6456, 0x421BCF29,
+    0xF6740F9C, 0x8916BB8D, 0x3D72AAB, 0x9AD54DD7, 0x7549C6EE,
+    0x7317342B, 0xA18546D4, 0x1056BDA7, 0x54BBCCCE, 0x8CE63E46,
+    0x5D146234, 0x33BE6C63, 0xB250C4E5, 0x89D72335, 0x87C36BA,
+    0xB65530CC, 0x2DFAC48C, 0x1663D16F, 0x59B80AA, 0x950274EA,
+    0x92532D4A, 0x3CEF802D, 0x492FBDA5, 0xA63A2574, 0xEF8005C2,
+    0x94A18651, 0xAF627ABA, 0x6829B238, 0xA698F646, 0xD2598516,
+    0x10144D36, 0xD9B1D1B9, 0xAB2ACF05, 0x5395B699, 0xA7851C75,
+    0x1806C6F3, 0xAE970306, 0x3284B145, 0x98F4FE8F, 0xECDD35CC,
+    0xDDC1EE0E, 0xC4848865, 0x925826BD, 0x4078BE39, 0x68A8561A,
+    0x323045DC, 0xA933B37F, 0xBA2AEE2E, 0x4F24F65D, 0x349EE246,
+    0xF97B9D0E, 0x46DC5759, 0x4529F425, 0x80D17B42, 0x8E16F709,
+    0x1B42206A, 0x4934A526, 0x391BB6DE, 0xB52EF45C, 0x26C30290,
+    0xCBA23CAA, 0xA501A8C3, 0xD922C4F8, 0xE8824E53, 0x6F4255DC,
+    0x5960B544, 0x58BC69D6, 0xCA936323, 0xFDDF053C, 0xC2E002D6,
+    0x7D750755, 0x8A3F9CD1, 0x35F8F6F8, 0xFB7BD154, 0x65CFF94F,
+    0x390A58DD, 0xD97C4093, 0x501CA2A3, 0x8EA5DEBC, 0xCA93461F,
+    0xE02D984C, 0x126F8517, 0x39FDD887, 0x46241AE9, 0x777E854D,
+    0xE2B36349, 0x58E3FA9F, 0x971DEF1E, 0x8E156228, 0xC0E14E9,
+    0xA9A01BE6, 0xB318C990, 0x971680D6, 0xA1F359CE, 0x487E23F4,
+    0x7DE465B0, 0x4E4C905E, 0x2A652959, 0x116FF167, 0x5C74AAB9,
+    0x4FEFC920, 0x28DF4EB8, 0x29EBF45A, 0x1E350CF6, 0x7134F224,
+    0x22CCF1B6, 0x3890ACCD, 0x9BC304F0, 0x7A37B14E, 0xF3724F9C,
+    0xDAC493BE, 0x504692EB, 0x82A56D75, 0x42BC73F0, 0xADA92177,
+    0x2D9D9FD2, 0x41D874F, 0xEFCFD8FE, 0x8E83A5A2, 0xB84AF0DA,
+    0x65F9B035, 0x6DF4EEE0, 0x7D403714, 0x1CCB8B3A, 0x25B30F14,
+    0x5384B044, 0xD21FB429, 0x2C407A2, 0x88622917, 0x92D49C25,
+    0x845AA406, 0x532D7675, 0xC0B7713D, 0x30E6933B, 0xD270DE3B,
+    0x78771A87, 0x1949A28, 0xAEC00040, 0x10A092F4, 0xBD9D5066,
+    0xDE166CB7, 0xE8ECE4D3, 0x867417C9, 0xCF0657E4, 0xD7D550F7,
+    0xCD472B6D, 0x8CD0F002, 0xD7D47B7C, 0xA2E5475F, 0x2B66B40,
+    0x397A7C9F, 0x6C4BC024, 0x9FDA402, 0xD981917E, 0xA3A6C8E,
+    0xC9A42042, 0xCF0D1D5B, 0x1A96C11B, 0x9271030B, 0x4BD5D13C,
+    0xCDA08C03, 0x1E4B3256, 0xDBB263E, 0x94B1E758, 0x5CF0232F,
+    0xC76F252E, 0x27FF7F55, 0xA55DC287, 0x72886B75, 0x38AA73C2,
+    0xA5759CFB, 0xF0A75C8C, 0x7059CBE3, 0x6519FBE2, 0x8C3B4162,
+    0x5A19A4DE, 0x9D93E753, 0xA9EDF8B5, 0xD68126CD, 0xEA6A7399,
+    0xA73005B4, 0x45BC5168, 0xABD166BA, 0x4D0CC0DF, 0xE1376FF9,
+    0x393FB309, 0xE995744E, 0xD5EF71BE, 0x66C2BF35, 0x88D62A85,
+    0x14121E08, 0x7006CE98, 0x7F0A7076, 0x7DB9C751, 0xDC7056CD,
+    0xC1517CD, 0x65BCE88, 0x1B0F1E71, 0x54C2DA11, 0x101BFDD8,
+    0x28096AAD, 0xC365859F, 0xACE13396, 0x7CB432BC, 0xB19EA011,
+    0xAD9BC7D2, 0x3AF387B1, 0xCCE30470, 0x5335FC46, 0x40D13C16,
+    0xD548B4CC, 0xC476A7BD, 0x66BC0663, 0xB7C6960F, 0x12D1E821,
+    0x9A536C48, 0x42641630, 0x740C9A48, 0xF61664E8, 0x3B11E69A,
+    0xBD79E1F1, 0x3F930B7D, 0xD98B085D, 0x2151962F, 0xD4D7F80E,
+    0x88975123, 0x5302989, 0x12F5CA2B, 0x37C29573, 0xD1D2A3A6,
+    0x46DA55DA, 0x2EC8C098, 0x802A42DF, 0xD07A11E5, 0xD5BF4B16,
+    0x171BCB96, 0xB5843001, 0x57BDCAA7, 0xDDD36F33, 0x633D0AA0,
+    0x313B7064, 0x68BD30CE, 0xC986B6C3, 0x2271824F, 0x9951E552,
+    0x15939472, 0xDC668F83, 0x1D98A441, 0xA4A1676, 0x631C444B,
+    0x6EB61C7C, 0x8EEE0B5E, 0x23F82C1F, 0x6C4B53C1, 0x41116D6,
+    0xEBC1627A, 0xC8839049, 0x7F07A8F6, 0xD1F74661, 0x7D9892DD,
+    0xF010EC90, 0x37C8A4F4, 0x6ABA986E, 0x68B1E4F6, 0x8066EE05,
+    0x5E964158, 0x88D477A6, 0x776CF1E1, 0xB7AB3B60, 0x183D58C0,
+    0xA7E13F2F, 0xDD435AD0, 0xF37DF46E, 0xD3F3F774, 0xB6B24A9A,
+    0xC097D9F2, 0x54EE718C, 0x4469BDB, 0x4F20DAC, 0xB4002AD5,
+    0x2E7AB56, 0xCDB4B18C, 0xF2ACE62D, 0x54BD40DE, 0x46DCCA2,
+    0x5B7F32F9, 0xA8CB257D, 0xB138C149, 0x71474D19, 0x6F71C293,
+    0xD88FBC7D, 0x9E0A7F86, 0x14B92605, 0x1CBACDC, 0x29159263,
+    0xBB719E18, 0xD41B37EE, 0xA236E27E, 0xE916BAE3, 0xED34D9DA,
+    0xFDDE09B6, 0x4FE72C56, 0x16927460, 0x8CFFF9A, 0xA9465741,
+    0x2B1CD6E0, 0x6BA277FD, 0xE06F70EC, 0x7CB2715, 0xFEDC13C8,
+    0x7049632E, 0xC6448831, 0xF72CA3A, 0x9B2BE231, 0xC16A8438,
+    0x948EB7E, 0x64041803, 0x82A43295, 0x226D95CE, 0x84AFC1EE,
+    0xB2EF3B82, 0xAC18A45C, 0x74DE3ADE, 0xD0E6FAD4, 0xE10C242E,
+    0x797DF7BA, 0x812CD7B8, 0xED45B681, 0x8F6CCDE8, 0xC2376DFF,
+    0xCABE35D6, 0xD450395B, 0x13493CE3, 0x870E1BF5, 0x7B0BF341,
+    0xEBD572F2, 0xAE22B3F1, 0x7ED22DF8, 0xEFE826ED, 0xF147F4BD,
+    0xA12DA6F2, 0xF3871967, 0xE4423B70, 0x298472D9, 0x45E03E3D,
+    0x2BE705AC, 0x41E3AE6C, 0xA29DF92C, 0x54B33739, 0x8EA8F7A9,
+    0xDEFF7BC9, 0x77D06961, 0x71981BA1, 0xBA5A5647, 0x4A8E0E2E,
+    0x9F519F5D, 0x31BBA940, 0x3D3A0532, 0x7090F0AD, 0x8B47D658,
+    0x8D198BAF, 0x9ED929B6, 0x323BB81, 0x97210404, 0x7B8790DA,
+    0xD8438C25, 0xDFBB1C93, 0x2C3F415B, 0x14738C42, 0xB46C2C7A,
+    0xA3627CAB, 0xFC540D08, 0xE8227979, 0x672B87FE, 0xB257C949,
+    0x9C2B31FF, 0x97AAACA8, 0xC662B448, 0x5BFEFC7C, 0xC2FDEDDE,
+    0xAD306CED, 0x639A2576, 0x9ECC1378, 0xA72D71B3, 0x94E11CDB,
+    0x8BF14832, 0x945C1728, 0x49AE595B, 0x526DD500, 0x40A7D344,
+    0x8EB1DA34, 0x731E17C5, 0xA7CF41A4, 0xCB068104, 0xC842B8E,
+    0x7F5733E1, 0xAC9CB3B, 0x2E3F58C0, 0xFD8BC4F, 0xFFBCBBAA,
+    0x620248F9, 0x27AC344D, 0xF2E5958B, 0x773EBC3A, 0xEA6078F7,
+    0x6B32D1D7, 0xC00DF984, 0xE73C86AA, 0x712026DB, 0x2CE271FF,
+    0x38578573, 0x816605D0, 0x673509A9, 0x8D693AC8, 0x2533C371,
+    0x6783E269, 0xC5731F9, 0xF2A8041E, 0xBB3C008F, 0x2B290D9A,
+    0x122A4BA4, 0x645A69B, 0xB86CC256, 0x9369B8C3, 0x90CF4CEB,
+    0x573005D0, 0x4F7DB793, 0xD6AC972E, 0x178BFB66, 0xC430DCEE,
+    0xD1A8138B, 0xBF6EC4C8, 0x693E6FAF, 0x54119B44, 0x9C904669,
+    0x4D95F608, 0xDB59E550, 0xD85DDBBC, 0xD15818AE, 0x680778D8,
+    0x3B67A234, 0xEBE9DAF3, 0xEB8E049B, 0xDD9E0EB8, 0x5D4FB1FB,
+    0xCEA62C1C, 0x948AF719, 0xA7E58E36, 0x800EAD97, 0xCD895A65,
+    0x72E63F92, 0xA9A82DD3, 0x8CC07793, 0xE70EBE82, 0x1F69534,
+    0xAB727A31, 0x1582EF9, 0x7247F677, 0x5FFD7E2C, 0x950EA9DF,
+    0xFF38A172, 0xDD75DB84, 0x3A416207, 0xD6A23DA7, 0x3BBE70D0,
+    0x538C25CA, 0x2958DF9, 0xD7B9C83E, 0x61F35964, 0x1E05B36,
+    0xDD57CDCF, 0x997335B, 0x3A65762A, 0xC5836CD0, 0x9EF2B7F1,
+    0x5094196, 0x6949A654, 0xB7FD3E5D, 0x6070C271, 0x30364C38,
+    0xDCAFFFA5, 0xCD4ED281, 0x9865FE7C, 0x75F665AD, 0x6ABADB10,
+    0xAB43129, 0x26B7A5B8, 0xA321DDBD, 0x467AD732, 0x153A1AE,
+    0xAD6B1842, 0xBE19B6BE, 0xC1E22C82, 0x73372EA5, 0xF9EF4AD7,
+    0x24C81977, 0xD8451807, 0xCD10ADC8, 0x8FBD95E2, 0xE0789969,
+    0xC77A80F2, 0xF1165BCE, 0x3488C653, 0x16F3E378, 0x8D71B29A,
+    0x628EC98A, 0x40963234, 0xF918E028, 0x9A584D33, 0xC174E2FE,
+    0x417C5145, 0x1C751175, 0xB21E0C12, 0x30218ECC, 0x9D7731BD,
+    0xA07DBA0F, 0xE7504D39, 0x3E37F16B, 0xD3BAB050, 0x6F3DE64,
+    0x1998A7BA, 0xA61A6D07, 0x424FBED7, 0xCD6B3236, 0x68E71248,
+    0x58CC3DFB, 0x584FA4F5, 0xFFE8E2BD, 0x9F0E3D75, 0x788DD779,
+    0x978ED891, 0x7E1BFFC8, 0xB812A1C9, 0x5CCC1A32, 0xF1A47219,
+    0xD6BA6E71, 0xAFA86EB5, 0x28D128E2, 0x9EDD53B, 0x9AAB7E9C,
+    0x493B76F2, 0x31C5C89, 0xCE5FC3B6, 0x974CC3F5, 0xCBBD90FB,
+    0x61DE988E, 0x99B927CB, 0x972EFCCD, 0x2719AD6, 0xE06E4B29,
+    0x48215B1, 0x37EDE8E4, 0xABF9F87F, 0x8BC1C626, 0x5B19EC05,
+    0x212A2AE1, 0x28446975, 0x20D04126, 0xFC453267, 0x967D9524,
+    0xDF1CDF8, 0xFB17DCA3, 0x11E68AC6, 0x3AD7D667, 0xD133EF43,
+    0x5EC41DA3, 0x587AA639, 0x17ADAE3, 0x816DF77A, 0x37D0726A,
+    0x49DC33D9, 0x6C9737E, 0xA6A2F950, 0xEC5F352C, 0x50D1E06D,
+    0xC10009A6, 0x2F70F8BE, 0x382269B1, 0x4C29E7CB, 0xBD474FF3,
+    0xD19A4F6, 0xC3CCE458, 0xE09B348, 0xD15A0DC5, 0x1C10D20E,
+    0x4AFDED15, 0x3C109DC1, 0xD8C117F5, 0xB501DDF5, 0x39C92B5F,
+    0xE76FCA13, 0x76DBAA1B, 0xB0730EBF, 0x67DD1FBC, 0xD8B87AB6,
+    0xA826225B, 0xAB2F7089, 0x499FA36D, 0xF26455B, 0xDC79F8EF,
+    0x987E765E, 0xA13E60C7, 0x500C7803, 0x492C871D, 0x970DE4EE,
+    0xD1423DC1, 0xB66048A3, 0x804895AB, 0xC079A15F, 0x5E6FD682,
+    0xE936476E, 0x8DECE38F, 0x76A011D, 0x53575B91, 0xB263D36A,
+    0x8F2624C1, 0x26B34937, 0x75A7EC2F, 0xE33ED24, 0xBF1BE7C7,
+    0x8D6BA785, 0x1D9FE802, 0xB8F4EC20, 0xD5C714B2, 0xC1326D06,
+    0xFCA78B3F, 0xC0065015, 0xA4B9F286, 0x53F92A8B, 0xF4B02DBB,
+    0xEC47E64C, 0xA29FFB12, 0xBA94FFB2, 0xB6980EB2, 0x7415C83F,
+    0x93F91A24, 0x4C6F7615, 0x34431174, 0xC7D63B4, 0xB1599158,
+    0xA3A01FCE, 0xBD477764, 0x6B16EC41, 0x772D8BF5, 0x90F0A785,
+    0x8F72672C, 0x7AD22CDC, 0x70824998, 0x1BED16D5, 0x596E84FF,
+    0x48B5B4F4, 0xB20D0B81, 0xF00F7AFF, 0x80F618DA, 0xD10AFE11,
+    0xA8EA3109, 0x91BA5E43, 0x31345A01, 0xEB0EF0F8, 0xCC6E7FB5,
+    0x3348AE52, 0xEBB124D9, 0x447E58B1, 0xF2A3D592, 0x7F3EE5D8,
+    0xD3D7B836, 0x9C98DCD4, 0x27F0B7A0, 0xA9655FD9, 0xAB48E5F8,
+    0x7F996D8E, 0xAC13B08B, 0x2530AC6D, 0xAA542552, 0xD4E6B42A,
+    0x6432AA64, 0xEAC84F76, 0x41D5F959, 0xCDE91DDF, 0xA0AA485A,
+    0x6453698, 0x277C18A4, 0x161A497, 0x66FECAE2, 0x1B64683,
+    0x948DD228, 0x1F3C5950, 0xFFC271FB, 0x15C4DF12, 0x7C78252B,
+    0x9D4EBB89, 0xE6FA1D49, 0x6B032100, 0xB65DD3CC, 0x106BC9B5,
+    0xE0223D45, 0xF7779B03, 0x4B0EA0C2, 0x3CB5AAF2, 0x9A458E5F,
+    0x524090ED, 0x3BB1F18F, 0xB4DD065E, 0xA8F13E4F, 0xC4949ABB,
+    0xD8142D31, 0x99069DE6, 0x989D2A16, 0xC72D929, 0xA2AC5754,
+    0x7E29B714, 0x6E25C15F, 0xE8777078, 0x467DDCEA, 0xF94B2ACB,
+    0xDF429476, 0x69AE316, 0x363C664D, 0x85D6AA1E, 0xD727E39E,
+    0x5AF440A3, 0x2F0BB16D, 0x461D52D, 0x610559B6, 0xC28066D9,
+    0x3C13AE61, 0xA965B865, 0x2BCE3D4A, 0x361C4848, 0x46B94657,
+    0xF2AE634D, 0xD7FD4B8B, 0x70C175D8, 0x33128DF, 0xB9718A3B,
+    0x8EF80C0F, 0xAB12E738, 0x124B8055, 0x43448325, 0x9F05E427,
+    0xA0A9F843, 0x57A9A3FA, 0x492EEA32, 0xE73D2B18, 0xF3113C2C,
+    0x2BA9B42D, 0xFF0B320, 0x3A18CD71, 0x59804367, 0xC37F9B87,
+    0xB8A990, 0xAFE9F267, 0x1892892B, 0x25B9C66D, 0x52D4056E,
+    0xCC1508CA, 0xAD213DB2, 0x8B43F743, 0xAA9705AD, 0x9BC756A2,
+    0x43F42526, 0x596FEE87, 0x2B8AFF32, 0x46DEDB48, 0xBF06317C,
+    0x876D4CF2, 0x16951456, 0x2B051AFD, 0xFD093E9D, 0x2F113180,
+    0x77BFC4C0, 0x29200C52, 0x182D384E, 0x54AE29E0, 0xF90961E8,
+    0x6072B8F8, 0x3D346F4E, 0x9AA5DBA4, 0xE5E22EC6, 0x392170DA,
+    0x40939B9B, 0x65B89151, 0xC54AB94, 0xAD7280BC, 0xA3D4395E,
+    0x3B5754D2, 0x9E77A6A2, 0x9A737F56, 0x9B2D432D, 0x8FDDA7E7,
+    0x5958516E, 0x7F52CD74, 0xC1761A50, 0x2B80C01F, 0x5AA99F54,
+    0x36FAA395, 0x5DB4B3AD, 0x82024C73, 0x988CEFE0, 0xB44498C0,
+    0xF9561A4, 0x280470E6, 0x6966F3A0, 0x47E374F4, 0xF00F4CFF,
+    0xBC5C4DB2, 0xE287924F, 0x1ED57369, 0x484FE06D, 0xE92E6564,
+    0x7429DAD2, 0x1473AF49, 0x9619E0CD, 0xE6EC2B63, 0xF7A983B5,
+    0xEC43C28F, 0x4C98EBE7, 0xA61FDF89, 0xA867E5ED, 0x1088A7C,
+    0xCF1CEAE8, 0x223AA207, 0x686F4F7B, 0xEBB013E1, 0xDDC01886,
+    0x77478D4E, 0x2FFCEAEB, 0xFCA58846, 0x1208668E, 0x32F8252,
+    0x65C9F3ED, 0xC7584B2F, 0xF3EB26B2, 0x90890270, 0x5D97ED04,
+    0xF5B5B18A, 0xCF415DF9, 0x4CF4683F, 0xE2E3F29F, 0x850E4BEF,
+    0xDBABF6E2, 0xBD183286, 0x2F36215C, 0xD8CA1DD3, 0x4309CC6F,
+    0x9FA52446, 0xBD94348E, 0x8693D9B6, 0x61E880C2, 0xA1851D5E,
+    0xAAB94F80, 0xF8919C00, 0x74D82ECA, 0x4466A1B6, 0xA0A98E8C,
+    0x95B6D1D, 0xE5393A4C, 0x5A40CFFB, 0x67013370, 0x571B0FDA,
+    0x9E7E805C, 0x15E32653, 0x2CFE7902, 0xA02E0906, 0xA8883783,
+    0x7A68B719, 0x3402833A, 0x68BFD324, 0xE0B43DA3, 0xF9DB0F,
+    0xC9510610, 0x690D30B, 0xE79AB417, 0xC917E4C0, 0x7B05CE55,
+    0xE116EFDB, 0x69E3B158, 0xF91ED58D, 0x1832D16A, 0x91F4EA17,
+    0x3D24C408, 0x76A2C6D0, 0x99B19825, 0x2BF52475, 0xAD49289D,
+    0x66238CD7, 0xAC1571F5, 0xA2EABC02, 0x889337AE, 0x3219AFFB,
+    0x104B8779, 0x810488A8, 0xAC35416A, 0x2C6DEF85, 0x2ED109F5,
+    0xCC8C6732, 0x97CD8E90, 0x339F3E81, 0x91486206, 0x2708D41D,
+    0x1F2B19A7, 0x51A60303, 0x5E90E440, 0xB63092C8, 0xF1031823,
+    0x971A06, 0xB624F6A2, 0x58AC0181, 0xA983D599, 0xA776D877,
+    0xB727FE1, 0x55AC01B1, 0x4298EA17, 0x4D6BB9AA, 0x31C55C65,
+    0x6A266780, 0x4FD92256, 0x817DB37A, 0x46A14DF1, 0xEC7D9F14,
+    0x98D1C1B7, 0x911DF80D, 0xBFBF24E1, 0x9B4DBC6A, 0xE1F71BA4,
+    0x9EE5E44A, 0xD1868C4C, 0x6FB45D76, 0x11EC8672, 0x1CED7F0C,
+    0x1524A040, 0xA49DE9D3, 0x99FF328A, 0xC392F619, 0x52A856CC,
+    0xDB0B0AE6, 0x67F0162E, 0x2C20D410, 0x4E23C4D, 0x828032EA,
+    0xC2E7DFFA, 0x908CF524, 0x919F61EE, 0xF001C6F, 0xA81DDF65,
+    0x5EC56647, 0x28385ACF, 0xBDD764C0, 0x75C853AB, 0xDF0ADD73,
+    0xEEA9C63D, 0x804949F5, 0x658ACD0A, 0xD12F3F50, 0x1FD4F7EE,
+    0x7F023D80, 0xD2CB08B5, 0x477EA9A1, 0x872DB719, 0x7B8B6AE9,
+    0x84F6AC4, 0x81634EB4, 0xD1A89CF, 0xB3F4F3B9, 0x3A6B024B,
+    0xAA2CA2C5, 0x9C902C0C, 0xC40E4135, 0x3C6E612F, 0x11219414,
+    0x1F184277, 0x11B6B30C, 0xDD8A6A5A, 0xA0D21C9D, 0x55377022,
+    0xD0708FBD, 0x8D761020, 0x54FCFCFC, 0x477801BD, 0xD6919EB8,
+    0x9AD29078, 0x36F8D9B8, 0xAE525B8C, 0xCA7ED140, 0x2D8F8B97,
+    0xD1B79EAA, 0x2E26FB2A, 0xFB396E32, 0x399129A3, 0x28B55FA1,
+    0x2ECB2CF0, 0xDF1CBF7C, 0xDE57A70D, 0x33410B33, 0x7C5759BF,
+    0xF534264B, 0x16C8C221, 0x874A3A63, 0xD05808ED, 0x679674BC,
+    0x24B060C9, 0x4B162B53, 0xC7D01208, 0xE753DE61, 0xFA9840E4,
+    0xA4FEC439, 0x4143E13F, 0x327E9EE8, 0x319D901E, 0xC40FC209,
+    0xB1E1FFFC, 0xE737D52B, 0xD074E058, 0xAD8892EE, 0x86B93396,
+    0x49C13F4B, 0x60A5721C, 0xD4C4F599, 0x14B38EBB, 0x86BA655,
+    0x95F4E0C, 0x4217E99A, 0xD0CA3861, 0xBDD3617B, 0xB0BDBF4D,
+    0x99E3389A, 0x8200DCFA, 0xEC22C8AC, 0xBA8DDB32, 0x3F7DDFC8,
+    0xC7DDC171, 0x211CF31, 0xCC31A0C7, 0x99A84F32, 0xC9FFD317,
+    0x2267733A, 0xFBD05569, 0x306BC05F, 0x6E2685D5, 0x43FBF7D1,
+    0x5A2DB2D3, 0xE6491D4B, 0xAD078066, 0x7CAF7AAD, 0x2B1FEBA5,
+    0x3418A0EC, 0xC359E9B7, 0xB024E024, 0x58F22A6B, 0x18EEE710,
+    0x4755B9C5, 0x528D3273, 0xC8F9255, 0x635E5F9D, 0xABDF5BAD,
+    0x8410F054, 0xEA068528, 0x438345EB, 0x56EF340, 0xBD86A7DE,
+    0x543A126A, 0x5F259D83, 0x67EDA87A, 0xFF24F98E, 0x684E6504,
+    0xE4EB57B, 0xD2D3B758, 0x4474D10F, 0xA94594B7, 0x3E4BEB07,
+    0x95C3F257, 0x478B6FA8, 0xBCC7EFD8, 0x1023D258, 0xB4ACD6C0,
+    0x36129B10, 0x16D7D9A3, 0xEA63BE7E, 0x25EC12A1, 0x21B95589,
+    0x3A673799, 0xB8E04594, 0xAE98693C, 0x9879B8F9, 0x601A3F62,
+    0xCF9897C0, 0x87CD1798, 0x629788F1, 0xC1337B31, 0x59D84E67,
+    0xF13FA484, 0x5E8C7B3F, 0x7DEDE9F6, 0x9779F496, 0x74C4EE89,
+    0xB3D9AC8F, 0x44118EFC, 0xB4FE8E45, 0xC9934560, 0x93D739E8,
+    0xCD013773, 0x102411F1, 0x9DB63EFB, 0x63165875, 0xB8B97E98,
+    0x6B4223D0, 0x6F34352B, 0xDB038A46, 0xC187163E, 0x17FE20D8,
+    0x82A1BC9F, 0xB6860AAF, 0x11D5F9E0, 0x5371E14E, 0x20BC8445,
+    0x607589A0, 0x8DDCCF44, 0xCDCD53C2, 0xCBCB32D8, 0xC512E661,
+    0x1EB4E6CE, 0x228E99A0, 0x28EE0177, 0x76ED3F3D, 0xA3DA3300,
+    0x17C57F91, 0xA1855C6, 0x3531FA3, 0xA93A8241, 0xC45D540C,
+    0x365D42EF, 0x2CA39696, 0xE460F7D1, 0xCA32CCB3, 0xA6D9D934,
+    0xAD01079C, 0x9B07D89C, 0x226CE0A5, 0x60D67762, 0xD35A4B7B,
+    0xFF0A698F, 0xDB73BF89, 0xF41FBA9A, 0xCACDF26D, 0xBF594213,
+    0xCD4D3E90, 0xD12F3EB8, 0xE689D238, 0x8CD4C0CA, 0xEB3E841E,
+    0xA513EF0F, 0x2DF4B65D, 0x90161625, 0x9C02AC36, 0x208F328D,
+    0x12BF5D93, 0x7C8C355C, 0x3CDFCA22, 0x29381080, 0x3FF6CA14,
+    0x9F269C74, 0x8A48070B, 0x3BDF51BD, 0x85932156, 0xA7B6F9FF,
+    0x80554507, 0x43820D97, 0x59B7214A, 0xFC3ECC27, 0xED39DB19,
+    0x2B9BDB43, 0xABD4E298, 0xC2C5953E, 0xD3DB0C09, 0x66EC81DA,
+    0x7F41EDE1, 0x5146E8D7, 0x49171DF2, 0xB334BF9A, 0x3AADC9E6,
+    0x56E12468, 0xA2D4B032, 0x662B1F49, 0x9C448B1F, 0xA219526C,
+    0x56D66A27, 0x41609345, 0x8E685EFA, 0x392DA3A4, 0xDE58C26B,
+    0x9C779FC9, 0xCA834F65, 0xA1E34DC4, 0xEC5BE6EA, 0x3737B7AB,
+    0x2E9B7D0A, 0x929E96B9, 0xE38B0019, 0xC1E4115B, 0xD8141740,
+    0x66977F67, 0x7D4CE4B3, 0x245AB554, 0x26F98B88, 0xEC78F24D,
+    0xE1F34C1A, 0x5737AD34, 0xC1A19AC6, 0x3291E363, 0x4E824FF3,
+    0xAC42BDF3, 0x7C2DACE8, 0x8D5C97F6, 0xD120875, 0xC4E5C39D,
+    0xE22AE85D, 0x290FF39D, 0xD495E52A, 0x95414374, 0xD65757A6,
+    0x1E7657F9, 0xF5073D56, 0xC2AA7589, 0xC166A0B3, 0xA0DF8CDE,
+    0x4057EAE5, 0xBAC4DD2F, 0xB51F621F, 0xA96F90E3, 0x392B5D6F,
+    0xC31E9CA1, 0xCCC02FD3, 0x5181074, 0x7BC15C18, 0xCA9232A4,
+    0xD1D104E9, 0x5F0C5D3, 0x4947F6D2, 0x3C923E97, 0x6B486C35,
+    0x9C8ADA96, 0x175C4D87, 0x39A1A0FE, 0x417F201B, 0xD080E114,
+    0x4847B147, 0xFD634E49, 0xBC0BF4CA, 0xECABB1DF, 0x869B0263,
+    0xCD797C28, 0xD2A4683, 0xD50F6A0B, 0x2CA40138, 0x8DA4EB55,
+    0x5D198E5A, 0xA98DB40D, 0x96CA0E68, 0xA8D92294, 0xC4813E60,
+    0x81CD6B09, 0xEBBEBF80, 0x6777688, 0xCDAF6EC5, 0xEB85653E,
+    0x3BB780DD, 0x73718A21, 0x70E8A324, 0x654DE06A, 0x2CB2494A,
+    0xFC1DA829, 0x64059A2F, 0x61CE9D0D, 0x5BC51CAB, 0xDF7DE6AE,
+    0x1596B477, 0xB0F9EA86, 0x9D87D85B, 0x877620A7, 0x586F3AD6,
+    0x96AE645E, 0x65E9D5D7, 0xDB69CEB, 0x2753EF35, 0xC226F633,
+    0xBD373F9D, 0xF2A0E198, 0x4372EEC3, 0xA66F7010, 0xD30E1D18,
+    0x152C0DFB, 0xEB86FC75, 0xC208FE7E, 0xB36625A4, 0xBBE2DE8,
+    0xEC49F9C9, 0xCE724FFE, 0x2D509471, 0xCA6C24B6, 0x1BA93DDF,
+    0xEABE9550, 0xB512D359, 0x83F76766, 0xC8267976, 0x7E50802B,
+    0xE3EC2199, 0xD3269B8E, 0xC515B0CE, 0xB5752537, 0x70474BD,
+    0x7F50EBE, 0xF9FC0B38, 0xD899D19C, 0x317AA41D, 0x6B706374,
+    0x66479538, 0x560455A3, 0xD770DD85, 0x55BB61BD, 0x6DE6723A,
+    0x3F89034B, 0x9C9650BC, 0xE569992C, 0x7B8F4D95, 0x3FB7C516,
+    0x7C28C04B, 0xA12DE6B9, 0x8CFC5AFE, 0xA734A25A, 0xCF1483E8,
+    0x1AB22339, 0xAA94F43F, 0x16319A1E, 0x2C9AA4D0, 0xE9D2618,
+    0x790B699B, 0x3AD9C3A1, 0x55A778DA, 0x6517152F, 0x2139AB74,
+    0x12F762CC, 0x4BE02E6F, 0xE69400F7, 0xDC48DCD0, 0x563DB028,
+    0x32299125, 0x7C9145A9, 0xFB88067B, 0xF070F6FF, 0x3D9A42FF,
+    0xC5D20DC, 0xF96F7EE1, 0xA9C209A3, 0x9A192F36, 0x3E158AD,
+    0x1265DF79, 0x2E49E297, 0x99D3A002, 0xE6AFDDCB, 0x3B56751D,
+    0xB248A31F, 0xE6BE0FFD, 0xBBAB635E, 0xB383C45C, 0xA9DC9F2D,
+    0x735CE03F, 0x69992E32, 0xD1E6A77, 0xE38A7F46, 0xC1E59620,
+    0xFAE7F99A, 0xBDFB440C, 0x9F53F99C, 0x224EA340, 0xAB5D1AF0,
+    0x35F3126D, 0x99430549, 0x83E12C62, 0x6403957B, 0x7B119103,
+    0xC8382BAB, 0x99A85991, 0x9BF370AF, 0xDFA83CAF, 0xDBEC2CC3,
+    0x416D8EBA, 0x774E58FF, 0x29C222F, 0x3DE60561, 0xDF038931,
+    0x8297C377, 0x9867C08, 0x58ADEAED, 0xD88F0856, 0x6E4C2A39,
+    0x2599DF28, 0xD7A6D06A, 0x433B35BE, 0xDAD3175B, 0xC358D423,
+    0x84BF4580, 0xE7D3BE65, 0x9EC8CDBA, 0xCE901946, 0xC4B4D088,
+    0x98B1245D, 0xFBB0CC10, 0xE8CB9C76, 0xDE665AF2, 0x28E46D8B,
+    0xF7012A56, 0xE29F8C07, 0x8BF87AFB, 0x2907C051, 0x820923CB,
+    0xC3E95542, 0x6AB5559E, 0x314BD068, 0x1CEB5637, 0xD1D830D,
+    0xC442D6C2, 0x5F6074F4, 0x37F08A2A, 0x21F782BE, 0xF378B1AE,
+    0xB7FC74DA, 0x4ACB450F, 0x365F3092, 0xFB0C842C, 0x5DD80554,
+    0x741C4F79, 0x290716E0, 0x76E56BA9, 0x10006310, 0x42A183C7,
+    0x5F1FB962, 0x8DE2BA39, 0x6176B6D9, 0xFC059A44, 0x9907DE39,
+    0x71A5EA7B, 0x42309616, 0x1DDE34DD, 0xF0DFA4BF, 0xF69B5E2F,
+    0xD145268, 0x49A3E7B, 0x90508840, 0x861DE564, 0x904730CB,
+    0xC844CD6F, 0xD5A2CEB6, 0xCE895F0D, 0x73EEE4D6, 0xEB4565CF,
+    0x533ED4ED, 0xF4AAB655, 0x591BC278, 0xBD1D929D, 0x80AD7DA6,
+    0x527B3C51, 0x40F627DD, 0xDA420FFD, 0xB9A6F685, 0x5F6D9BC2,
+    0x4F67DE58, 0xFB5F87F0, 0x47540936, 0xB2083BC8, 0xAD48DD69,
+    0x63F7CA5A, 0x28D5372D, 0x61DA54B0, 0x7DA88170, 0xA2DA7B83,
+    0xE1D70E32, 0xA3ADEA46, 0x97026868, 0x60FA4303, 0xA4104416,
+    0x3DB4A8CC, 0x72F0F53B, 0xFF270297, 0xD5600E97, 0xD7D25D62,
+    0x46DBCAC5, 0xFD61775D, 0x93E100DB, 0xBFE0E0C0, 0x8CE51426,
+    0x8216C272, 0xE7300A56, 0x5A61C30E, 0xA7667C78, 0xBD23D39B,
+    0xDC425756, 0x7AE9A42B, 0x249E8C42, 0xABB91D5C, 0xBD1334D5,
+    0x8BCE967D, 0x5CF89EEA, 0xDB125339, 0x225E3C4C, 0xC5DDA12,
+    0xA92903F8, 0xF2F29634, 0xD2AB3419, 0x396DAE59, 0xA02C965E,
+    0x450B8DEF, 0x1E4911B2, 0x4F94BA94, 0x6802E7C0, 0x779671B7,
+    0xC0B06A93, 0x65BF0119, 0x3D672B7F, 0xE7E68CA, 0xF173FBF,
+    0x503C50F4, 0x3D8CA779, 0xD9BC10B2, 0xE6B89F78, 0xFC04B6F2,
+    0x74B0E1B4, 0x3BB8594A, 0x5866C0E6, 0x125FBE40, 0x21239465,
+    0xC00E2791, 0xD7957B76, 0x331D18CA, 0x87D0C340, 0x8D7347DF,
+    0x296D2AA1, 0x8EAA71DF, 0x1D477388, 0x4F666705, 0x211D2B0D,
+    0xA41C0741, 0xD8F7CEEC, 0x4C6EDC5E, 0xFE5DC02A, 0xAA83AED3,
+    0x9AE501A6, 0xFF82168C, 0xDC638114, 0x4C345BA0, 0xDD7E0F1D,
+    0x4C072ABD, 0xFF606768, 0x3CE74279, 0x93DED13D, 0xAB7A9752,
+    0xAF27666, 0x784EDE4F, 0x7F4BE8A7, 0x9A45141D, 0x69E507FF,
+    0x78BAC3AC, 0xDB2A62AC, 0x52561515, 0xA9DFA9A8, 0xCC51778C,
+    0x886CC6A, 0x5246AD23, 0x68A7480, 0xBC267A85, 0x1FF771F4,
+    0x5199BC1E, 0xF8CCD05A, 0x7BD65764, 0xC61A33FA, 0xC9F24B8E,
+    0xBC0B1D9F, 0xE43E103, 0xBE3D7AAF, 0x39154AD2, 0x941C2098,
+    0x1C26174D, 0xC63D21F1, 0xFBC6D732, 0x8C43AE71, 0x1495C044,
+    0x9483EE96, 0x909A94F0, 0xC1B02D9E, 0xDF9A2114, 0x2F4883E9,
+    0x4806958A, 0x209A2722, 0xFE514205, 0xEB85D85F, 0xC25BED82,
+    0xEB2CEABE, 0x8B2A2EDA, 0x68641725, 0x10570304, 0xE53EE68B,
+    0xC43FB1C1, 0x8F763232, 0x41ECC1D0, 0xE3E44CBD, 0xA1A68EC0,
+    0xDAFA770A, 0x6996A5A8, 0x38407C06, 0x4FAD77B4, 0xE30E2912,
+    0x47EE2FD, 0x2CDA167F, 0x88F915F1, 0xF3DF6195, 0x530FBEDE,
+    0x2CFC1C0C, 0x47B21171, 0xDEC1A586, 0x2031A43A, 0xDAAD77AD,
+    0x8BE637E6, 0xA6AC1EBB, 0x6AB9F2A3, 0xBFB5ED6C, 0x15792C44,
+    0xFD3AB89D, 0x27A7E24E, 0x3E76999F, 0x77EE2E6A, 0xE505F3B7,
+    0x429839A6, 0x6BEE7B15, 0xF61F0084, 0xFC20752C, 0x4BF79989,
+    0xC8B4F8E8, 0x46B33427, 0x9F4BA3E8, 0x41B9354D, 0xEED27E23,
+    0xA7FC575F, 0x279180C5, 0x141C3A06, 0x2C2FCEF9, 0x4403AA1F,
+    0xD4496B6C, 0x25C33091, 0x452C754, 0x80534A0, 0x80842F72,
+    0x3DB756B1, 0xEFD010BD, 0x1DE7F9EA, 0x5F9B1769, 0x55D9839F,
+    0xD5B11F46, 0x941D69AE, 0x8C4F3D35, 0xE710E268, 0x2DFBC983,
+    0x5D417C19, 0x7C2561F9, 0x25415FCF, 0xF331B119, 0x235B632F,
+    0x9B1463A9, 0x8249E513, 0xB6F14826, 0x1005E62C, 0x2B1B4F3E,
+    0xEF793550, 0xA90F6AA2, 0x77BFECE6, 0xA6E1C13E, 0xBCB6E143,
+    0x2496D0ED, 0xF4A8D5F0, 0x29C27A0C, 0x7D231D55, 0xB8526623,
+    0xDDDCB82C, 0x2A18B465, 0xB5FD564D, 0xA9647CB5, 0x4300919B,
+    0x9FB2B27A, 0xDB25B0D9, 0xBB5D5711, 0xAA747FC4, 0xAA831194,
+    0x9603ED14, 0xAF921A0E, 0xFA1447D7, 0x8B766768, 0xE8F1C89E,
+    0xB7985D4, 0x6C5C1AEE, 0x2EA66EF3, 0xD176E7D9, 0x228CD940,
+    0xD90C84B4, 0x36253A66, 0xADD7AE4F, 0xF25D5CA5, 0xD34F702F,
+    0xA535AA29, 0xFCF10FB, 0x3D075696, 0x63EF7EF3, 0x81554091,
+    0xC7EEFC78, 0xE0DCDB21, 0x62EFF001, 0x9ACFD7CD, 0xAEBA43ED,
+    0x371BA99B, 0x508B7A31, 0xFF447B05, 0xA239F5D2, 0xA5620A57,
+    0xA16B995A, 0xC334401E, 0x535F51AB, 0xAEA26D82, 0x81D72269,
+    0x3C0BA1D2, 0x80590850, 0x818A26AA, 0xC43E6B02, 0xF72DFB63,
+    0xE7AE3F6A, 0xD31AB683, 0xB99D787A, 0x691FFB53, 0x37EA1E35,
+    0xC2C9FFF8, 0x2A13F6D4, 0x4CC79564, 0x6DD5F2DE, 0xC53560B,
+    0x5A562B6F, 0x3F2C49F1, 0x6953F4CC, 0x8BA12AF2, 0x98A08428,
+    0xA1EF80B3, 0xA977E388, 0x1A3DD9D1, 0x687A3424, 0x2759B568,
+    0xC626A765, 0x7887651E, 0xFC9005E1, 0xE84376A4, 0x387BCF66,
+    0xF7AA4980, 0xBAEE372C, 0xE89CF460, 0xA275FC1A, 0xA5EF8668,
+    0x899F85CE, 0x9CB086A3, 0xF16158AC, 0x4C49EBC0, 0xDCE10FAA,
+    0x4B46ABDA, 0x56947FA1, 0xAD4E7245, 0x54C23373, 0x8B0B6C4D,
+    0x82590F05, 0x5E292D4C, 0x277B63C5, 0x9D51D8CF, 0x86D379EF,
+    0x52CBEF63, 0x7A62AF4C, 0xAC1FA33E, 0x25D454AE, 0x1CDA792D,
+    0x17434813, 0x759F50A7, 0xEEB0D38A, 0xB30964A6, 0x941230A0,
+    0xA464FA3C, 0x9F8685AF, 0xB9A018F4, 0x8080362, 0x2D565F63,
+    0xAB60790A, 0x67252A3C, 0x1715B01D, 0x5384E7F3, 0x79299519,
+    0xA9786ABE, 0x1107A1FC, 0xE0D9B037, 0x4DD34883, 0xA7D476E3,
+    0x5B194AE9, 0x89E50FB1, 0xA9676565, 0xC77CF621, 0x93612BF2,
+    0xE027B80, 0x359C7FBF, 0x39B166FB, 0x1F3B28DF, 0x2848DE70,
+    0xFFE261DD, 0xB78D413C, 0xE011DD7B, 0x286F752B, 0x74A8D775,
+    0x5E540B67, 0xFAF973F, 0xC0035501, 0xB0F16059, 0x1C981017,
+    0xD4871112, 0x9745C0BC, 0x6D85B805, 0xA40253E8, 0x2B0D55CD,
+    0x8FF7EDC4, 0x47EB4ECB, 0xC41A2F17, 0x41C9702F, 0x8549DEE0,
+    0x865FD46C, 0x64A1F181, 0x24E64D11, 0x13337A33, 0xE8CB0924,
+    0x8A2DC003, 0x113C04C7, 0x1CA62E13, 0xC360E708, 0x57DE03AB,
+    0x4D8F2BB5, 0x2CE2E2A1, 0x2580C90D, 0xBF162A7C, 0xEB1490A8,
+    0xBCABC2A7, 0xFBC4C25C, 0xBC83AB6A, 0x25C47DCB, 0x8FE447A9,
+    0x2C0F77CF, 0x6D896845, 0x63CEF5AE, 0xB2FF0326, 0x14D71520,
+    0xA1C15C8E, 0xE53550FB, 0x676B299D, 0xC20A5C14, 0xDB3EC54,
+    0x359733CE, 0x8A619B1E, 0xCDB53E, 0xD285EED5, 0xA6E0181E,
+    0xB81AA3EF, 0x41F8E1A2, 0xE3DEDC6D, 0x4F7CBE5B, 0x24006857,
+    0xACB9B719, 0x4E725B2D, 0x8536AF54, 0x329509E7, 0x72E7C0A7,
+    0xBA97CC78, 0xD822798F, 0x9DFC6780, 0x63E263CA, 0x7B2397A5,
+    0xA42C0C0B, 0x1D5EC588, 0x292F1E7C, 0x2BF5A75, 0xFCD8786B,
+    0x14EB1952, 0x84031982, 0xA0800A40, 0x629C9211, 0x3B17F481,
+    0x50861D9D, 0x8371A304, 0xB3D21511, 0x720E2C6C, 0x5A07F87E,
+    0x868F95BD, 0x8617E7B, 0xD7762105, 0x90707C5A, 0x777473F4,
+    0x67737DC4, 0xC4154562, 0x1840CEB3, 0x373635EE, 0x4E6D4EBA,
+    0x1736A5EC, 0x4D3E335B, 0x59FDB9A1, 0x9162B39A, 0x3F9E1502,
+    0xF661B3DA, 0x77BE0255, 0x65EC8603, 0x21FCA0B, 0x55291C5C,
+    0x69F57B1, 0x5DE1E0D6, 0xA6296E1D, 0x595A45F8, 0x90B166DF,
+    0x61ABB34E, 0xC6D48B5B, 0xB05EF88F, 0x368B0C6E, 0x94C36250,
+    0xB435D440, 0xEFB62847, 0x1473E647, 0x9A101218, 0xC7AA11BF,
+    0x80C241E3, 0xAF648F26, 0xDF48753D, 0x7073509A, 0xAB52665F,
+    0xD1ECCFC0, 0x7BE293F1, 0x396CA014, 0x84336AB9, 0xF9B7E448,
+    0x9566C90E, 0x239F7C25, 0x91A452B3, 0x1E9A4F1C, 0xCCE286F6,
+    0xF46520D6, 0x2943A671, 0xAAA30DCF, 0x28D190CE, 0x88E3D0C9,
+    0x423944F0, 0x81E6712, 0x2714B6B2, 0xF927748, 0x59A5430F,
+    0xCBA530A9, 0x91E12A0E, 0x92598CBE, 0xE61058F5, 0x2604B4B,
+    0x4CB7C3A7, 0x43B5812F, 0xFD90660, 0xD73DF50D, 0xAD3AE409,
+    0xF74D721B, 0xCC2A88D1, 0xCED79510, 0xE64714DD, 0x3BDF0A8A,
+    0xC2C7B689, 0x25B387D8, 0x968DA1A2, 0x8EA5D185, 0xF05F03E1,
+    0xFDDC5B50, 0x78AECEF, 0xE32FBBA2, 0xD512F0AD, 0x5410D1B5,
+    0xDBFD9FFF, 0xC0F2DD4E, 0xF66F8DBA, 0xF5EBA3C8, 0x65F96FE3,
+    0xF7C8962D, 0x8E48A78, 0x255BEDC7, 0xE8FD3698, 0xFD1C4903,
+    0xFDE9830, 0xCDBCF434, 0x16540D39, 0x418EF731, 0xB2F80637,
+    0xDFCC0C9D, 0xB53DC5BC, 0x5A68B10C, 0xC4DCB3DD, 0x8B3778F4,
+    0x7788B194, 0xECBD4903, 0xFD390223, 0x79598BFB, 0xBDECB9D9,
+    0x29576BE3, 0x220F82A5, 0xDBB262F6, 0x1876EF0, 0xE2D9C444,
+    0x32D5ADEF, 0x5F8739ED, 0xAF427122, 0x171E7D7D, 0xA5468BB4,
+    0x94451936, 0x51565032, 0x3CE3CD5, 0xF231F54, 0x98614C6E,
+    0xCE18455D, 0x958D2BD2, 0xA5934FE0, 0x3543931E, 0x77D9C2FB,
+    0x3D3ED736, 0x6762E077, 0xF1B052A, 0x88AF353B, 0xB2A38925,
+    0x8C919686, 0x715EEAAC, 0x34BA46DD, 0xEB486F1C, 0xDF58D7CA,
+    0x90B97BE6, 0x37335293, 0x499414CC, 0x7F725BAF, 0x5ABEBF8,
+    0xE9344F69, 0x1C110FD, 0xA937AD4C, 0xA7CDD9C0, 0x750FD5FE,
+    0x7A7B6D40, 0x41EA948A, 0xA10EE17C, 0x7689C967, 0x9F411C02,
+    0x6C40C3FD, 0xA6FFC648, 0xC6D6F914, 0xA100AF92, 0x4CD97ED5,
+    0x17D9CCBF, 0x915833F, 0x788D78C0, 0xC81903A3, 0x6DE5BAF0,
+    0x3E4D6DCC, 0x98415810, 0xEC23B7AD, 0x822471B0, 0xD2CF5D5A,
+    0xA1BACAD5, 0x40843135, 0x430135A, 0xA7655BAD, 0x7A2472BE,
+    0xCC3D44CC, 0xD1BC9E10, 0x7C215C92, 0x717FA7DD, 0x7EF7D128,
+    0x1BC85798, 0x7C6E19CA, 0xE3FAB7E4, 0xBC884D38, 0x3E220CA,
+    0xE7AE4D8, 0xC8EDD021, 0xF3F05D3E, 0xDE302EB8, 0x40CEFF27,
+    0x56C0550A, 0x96162C92, 0xC004EA48, 0xE0C29A65, 0x496AE22B,
+    0xC7468E6F, 0x8E31BD1F, 0xA53763CF, 0x166CC258, 0x1A2B9CC4,
+    0xDBBADE7B, 0xF8D21AC9, 0xB21CA593, 0xB92F0DEE, 0x9A4391F,
+    0xCDB4D373, 0xB687B3F5, 0x877BF0A0, 0xFD7395DD, 0x1C56AA87,
+    0xCA146BB9, 0x21A2314B, 0x8207A2AC, 0xAA874DC0, 0x4F404E64,
+    0xB69FDE48, 0x324FD456, 0x45F19CF, 0xFC7E6D0E, 0xC8A01C04,
+    0x76C63378, 0xC526F7B3, 0xFDCD2EEF, 0xFFB2F9B9, 0x2DDE75AF,
+    0x5ADF2F86, 0xC9AC84D3, 0x70FF53A0, 0x3FB077C, 0xC2795B30,
+    0xF5438170, 0x557D7080, 0xB784684E, 0xCD089E1D, 0x332B71B0,
+    0x493C3C2A, 0x1D1DED89, 0x8240E170, 0xA7D17522, 0x48C542AD,
+    0xCB357D8F, 0x21E37C1, 0x3B000B34, 0xAAAE4818, 0xCD1EB4B3,
+    0x1736CA0E, 0xDDF8EA2B, 0x76E21C4C, 0x6EE99A3C, 0x27F71B20,
+    0xF6AE929C, 0x3C9CAF6C, 0x5CA7DA97, 0x8EF033C5, 0x8C7EC36B,
+    0x3CB1CFAD, 0x1C5ABBB7, 0xDEF7A78C, 0x9CBC4A73, 0xB3871393,
+    0x8C61DF59, 0x54DF941C, 0xCDD23FE8, 0x758EAD7E, 0x49BE795B,
+    0xC960C6B, 0xE9B76479, 0xC88843F7, 0x82DC3137, 0xEDEE1A1E,
+    0xC6568A7D, 0x42F7F484, 0xA6115655, 0x494779B5, 0xD95FE16A,
+    0xB2AB15F4, 0x64C185B3, 0x9A46066E, 0x8BAE077E, 0xBAAE323F,
+    0x79A965C6, 0x764B71F0, 0x3654F6D3, 0x96B4B2AB, 0x15C2B523,
+    0x720AF416, 0xE6D0F423, 0xFAE44868, 0x6E776BC2, 0x264D41A8,
+    0x3FE4BEE, 0x1598B97B, 0x15A70419, 0xA13CD124, 0x751A09E2,
+    0xF7F7C12B, 0x718AC211, 0x11D03CD1, 0x2F9247BE, 0x77C210E1,
+    0xA2268AAB, 0x2E99F0DD, 0x949D5CC5, 0xA8A309F2, 0x749EC6BE,
+    0x5BD5124A, 0x8BF599E9, 0x3919AD4F, 0xA40901C2, 0xA1D4CC03,
+    0x6ADCA36F, 0x9D5CCB0F, 0x870E2A58, 0xCEBC6333, 0xB2FA28A4,
+    0x579C76A, 0x444849D0, 0x33887308, 0xB3BE3C75, 0x93745501,
+    0xC289F137, 0x89739C7, 0x97C73423, 0xD627FB64, 0x6EE36F05,
+    0x1F4B4B98, 0xFBB7A8AC, 0x60941E62, 0xC3A8ABDC, 0x4AC5E7C9,
+    0x88ACE940, 0x5AA2AE59, 0x9F10C0B7, 0x8F45920B, 0x5FDE21BE,
+    0x1D47779A, 0x3ED27D8B, 0x69FF2BB1, 0xCB1409FB, 0xF27F4FFF,
+    0xA19E3DDC, 0x206050FD, 0xAD98C2D5, 0x4DA4BC0C, 0x95D9B019,
+    0x556ABBFA, 0xBC78B5A, 0xF0F224F8, 0xA9785F8F, 0xED1CE98C,
+    0xD368072E, 0xE212ACE5, 0xBB7F76E0, 0xB02F237F, 0x6D85C5AF,
+    0x31539988, 0x4312BA19, 0x1D5023A7, 0x7320504B, 0x70563ABD,
+    0x2553791A, 0xE9768150, 0xC1B2AF4B, 0x3AF0FD24, 0x3818D0E8,
+    0x7F356F58, 0x98A15B0D, 0xAFA943C4, 0xB2B38831, 0x2E411F37,
+    0xE3D5AF87, 0x67BEEC5A, 0x825E60CC, 0x1C44D856, 0x1A59493A,
+    0x13BAABCF, 0xAEAA4D44, 0x5CFF2A6E, 0xFB47865B, 0xE778E607,
+    0x101500E8, 0x2C17E66A, 0xA0B30350, 0xFC649CDF, 0x8B9802D9,
+    0xAB87D61A, 0x21F38439, 0xD3D11051, 0x1FDA9955, 0xCB9313B8,
+    0x327D1A94, 0x35293099, 0xB803B298, 0x5B8E6883, 0xFA309C3,
+    0xDFDA8B2, 0xDF89211F, 0x9918F18E, 0xF0C05CB1, 0x71D8A4B7,
+    0xE681031D, 0x537012F6, 0x4DF822F2, 0x34B75C8C, 0x4429F85E,
+    0x5D3C4C4D, 0xFB0FC6C7, 0x25F4ECDD, 0xB19D5EFD, 0xD70FD7CF,
+    0xD95C45D5, 0xCDAC06B8, 0x9C3B963B, 0xAB2F2A9C, 0x4D3D4F7D,
+    0x12692C03, 0xB1AEF97E, 0xF243EFA7, 0x78C4C8DF, 0x182D9C17,
+    0x8D2AF450, 0x7596BD9B, 0xE8E7C9C2, 0x86F617F8, 0x1F37A708,
+    0x3F648305, 0x27FF6DF6, 0x4D5FF17D, 0xA9541C2D, 0x9773013,
+    0x78B2313C, 0x82C0B20F, 0xD36A4F02, 0x8DB2BC4F, 0x9296D8BF,
+    0xA983CC7, 0x31AEE908, 0x48CD7E6F, 0x9CB1DD7F, 0xAB89D57,
+    0x5156132E, 0x6345AA59, 0x8D2CB12D, 0x94D3AE56, 0xA4E91B27,
+    0xEE58338, 0x8620EA15, 0x5454D04E, 0x1142ACF0, 0xCA059044,
+    0x31811D8A, 0xD498290, 0xB65F1B67, 0x462745F3, 0xA899191C,
+    0xB9C19F48, 0x824659FE, 0x9A257101, 0xC330F34B, 0x42109127,
+    0x9DA8504B, 0x6C3A989F, 0x5F426E6C, 0x2B922D32, 0x373C66FD,
+    0xAFE3418B, 0xE3788682, 0x83B46626, 0xD0106A4E, 0xFD10B903,
+    0xB0F6531C, 0xC65419E0, 0x3963952B, 0xB8799DF9, 0x3EEB8C1D,
+    0x5C4D3C08, 0x6DD028A6, 0xA55678A0, 0xB8247141, 0xC1267586,
+    0xF6746B19, 0x46C38465, 0x483D24B, 0x99BF79DC, 0x78F778C3,
+    0xAFF40193, 0x58872B07, 0x6DA7F4FA, 0x66B5CEA3, 0xDD2D8C79,
+    0x2A8D289B, 0xB5789670, 0x66AEFCE3, 0x56FB52B3, 0x20FE3BE1,
+    0xCCDFB492, 0xB0F263E8, 0xD0707433, 0x5E58F5DC, 0x4ABEBE63,
+    0x8A45CD95, 0x97037830, 0xBDB1F1B5, 0xA1BE2990, 0x57B718FA,
+    0xD50EC023, 0x810DD849, 0xE650D43F, 0x3895C77D, 0xE142C382,
+    0x35551E5B, 0x3B94330, 0xE92D8A91, 0x50BC837D, 0x61499A8F,
+    0x2639B468, 0xF8FF36E1, 0x74956FC6, 0xFF0F4192, 0x6BBA0C53,
+    0x5B44FF85, 0xBBE4A1DF, 0x12D6CB14, 0x6C679A10, 0x3C0F554D,
+    0xECBADA32, 0x8A99BA10, 0x738C03C4, 0xB8902AC3, 0x7008D470,
+    0x49BC2ED9, 0xFBE19B5A, 0xA1E4879A, 0x36129694, 0x94987C3C,
+    0xE54B84D8, 0x9CFAEF1E, 0x527127DC, 0xA8FCAE0, 0x8699252C,
+    0xDAAD4629, 0xC41F3866, 0x2559C272, 0xB1C25848, 0x3F9B1702,
+    0x7C448BF3, 0x8CCEDF5C, 0x3A37F712, 0xFB9E4F83, 0x5754E801,
+    0xB38FD367, 0x780F4825, 0x959330C4, 0xF6276BE5, 0xAE3E2018,
+    0x182DC907, 0x88E733F9, 0x6FF870A, 0x79EF2D01, 0x3EAC0D6D,
+    0x20D4FF88, 0xAE6EB8C1, 0x80810451, 0xC228E035, 0xBD942803,
+    0x3F3733F2, 0x9F8F16F6, 0xAAA65031, 0x55E839BC, 0x7EAD3461,
+    0x5F5BEE8A, 0x8668BDBA, 0x399366DB, 0x2A54237E, 0x776789E,
+    0x7B171AF5, 0x8C9FCB92, 0xD87465F2, 0xFA3CAAB5, 0xBA5B131E,
+    0x1FD2D438, 0xDCAA9DA, 0xE1BF0AAA, 0x1EAEA8AE, 0xEB46A646,
+    0x989D1EA2, 0x98E8B45F, 0x12A2415B, 0xD107D293, 0x5F54D087,
+    0x95AF5C33, 0x2A12BA88, 0x6381D0FF, 0x688EA1E0, 0xACC60CA2,
+    0xF19636C6, 0xD4D465E2, 0x2A50DC57, 0xFB595CCF, 0xF5C63674,
+    0xB4965626, 0xB903D3D0, 0xD9581548, 0xBBD9E82E, 0xE22BCEF3,
+    0x9FE759D, 0x6E8D8F4E, 0x655325D2, 0xE1986814, 0xEA2B93BF,
+    0x88085C18, 0xF82BFCB0, 0x3FCF713F, 0xADE03EDC, 0x2D2DDCBC,
+    0xEDE2694E, 0xF6DFB11D, 0x5CF35A5A, 0xD38C82D3, 0x52DE32CF,
+    0xB88EA70E, 0xF7FB134F, 0xAEC78D1E, 0x58402C66, 0x54CD1763,
+    0x78A7EB4, 0x88F49C30, 0xDC17F8C0, 0x9C49A368, 0x926E18EB,
+    0x4DD461E1, 0xA6BD8F3C, 0x6D2E4C31, 0x657506D9, 0x445EF83F,
+    0x77E28461, 0xF715400F, 0xBB76D1D, 0x9B670CD2, 0xCEB9EB90,
+    0x7F297088, 0xD3929A52, 0x9B62909, 0x46474012, 0x3D74DFDF,
+    0x46288EF0, 0xF0C51C07, 0xEC642B66, 0x3C76B83C, 0x1E72D08F,
+    0x9F95DC1E, 0x106883C5, 0xB6A867BD, 0xA532C423, 0x95076036,
+    0xA9DBEA73, 0xA3F8C65D, 0x799CF6BF, 0xA4508346, 0xB37CACB2,
+    0xF6A07B5A, 0xA2C24137, 0x2E1D8DEF, 0xD28C26AD, 0xCE745089,
+    0x3B7D9638, 0x7189CE82, 0xBC3F7850, 0x5660A9B8, 0x13895B5C,
+    0xFA59A643, 0x9B0FF4AF, 0xFD2B4FD3, 0x4C0C4E52, 0x272631DE,
+    0xA52FAE47, 0x65850A25, 0xD51ACF2B, 0xD206E6EB, 0x3CDC96EB,
+    0xA6FF9E3A, 0xFC601E27, 0x658EF7F0, 0xB45FF508, 0x36A9A571,
+    0xCE75E7E9, 0xC4BF9261, 0x3A261099, 0xF1B1CE3E, 0x3D28A165,
+    0x3435D2FF, 0x70830AAE, 0x8DFE14F7, 0x3E27CDC1, 0x97BE4BA1,
+    0x33F8D0E2, 0x9B2E7BCD, 0x1923B1C, 0xAA248E78, 0xFDA8AEB9,
+    0x7825E511, 0xBF20B777, 0x218E4234, 0x7B5D1181, 0xA08988A0,
+    0xD9009231, 0xEB15A567, 0x47E045A0, 0x3C515808, 0x35194ACB,
+    0xA476304A, 0xEF738BD6, 0xD035FB8C, 0x3B2013F4, 0x4DE60F26,
+    0x361431DC, 0x82ECB228, 0xAB22266, 0x4E056EEE, 0x6642D288,
+    0x48D851E3, 0xE05D55D9, 0xDC2D6D4F, 0x158F7F48, 0x5D7F7D5A,
+    0xC2835158, 0x793509C5, 0x479DF33C, 0xDEF0696A, 0x9FC2BECD,
+    0xF4EFC675, 0xF8D1FF02, 0x493D3BD6, 0x7FA1C10F, 0x641B324D,
+    0x996DBDDD, 0x24098529, 0x81CCFC35, 0x47F0BE17, 0x5E241815,
+    0xF7F62788, 0x261CDAF5, 0x10CBC4B8, 0x5D6C6A7B, 0xD671AE81,
+    0xB2C8DCD9, 0xD215CB7E, 0x3403AB1B, 0xA7C5999, 0x4675A50,
+    0x369C560C, 0x32C619D9, 0x4FD2E12E, 0xB4A20359, 0x37E93502,
+    0x5EC0CE10, 0xB374340, 0xB0DF0419, 0x5960ED4F, 0xF0A7770E,
+    0x7F504F30, 0x54A92972, 0x3E9848B8, 0xCD980ABE, 0xDE69D570,
+    0xA9FDFFBD, 0x9812C681, 0xDAFCCF4E, 0x2B636CB5, 0xB2B9FF2D,
+    0xB9972800, 0x701231C6, 0x2E1108F8, 0x8C323A3E, 0x20A17A77,
+    0xF2C6CC7, 0x44C5FD1C, 0x731622D4, 0x9BF0C91E, 0xB61CD1B1,
+    0x61FA9CF2, 0x5E460518, 0xF75A1C06, 0x417CCEE2, 0xB45E0FB5,
+    0x53DC30E8, 0x500CBD7F, 0xED61DAE3, 0xEFE91818, 0xB56814BA,
+    0xD37D84C8, 0xD5DA9ED7, 0x5F40F92, 0xF1507FAD, 0x2CC74A65,
+    0x32AA6279, 0x33731317, 0x30E09F03, 0xE1D9C403, 0xC21E638A,
+    0xA7394D05, 0x3879F710, 0xDBB52C37, 0xB7780268, 0xE268E178,
+    0x9F8072D3, 0x97CC035A, 0xEE65287D, 0xA197441A, 0x21C8AFA4,
+    0xB81B50A9, 0xAF6ACC93, 0x7BB55B77, 0x564A0BD4, 0x17F7A6A9,
+    0x36627846, 0xDCE746EA, 0xBB9762DE, 0x47B5B8F0, 0xEF5DA4AD,
+    0x1922E420, 0x15F9299D, 0x243DAB0D, 0x953C67A3, 0xF3DA71D8,
+    0x57122A3E, 0x423A78B, 0xC4A53000, 0xFBE92583, 0x968F3AE,
+    0x61629123, 0x792FA07B, 0xBF45729D, 0x99DDD38E, 0xA14565FC,
+    0x268E9E3F, 0x7EC9286, 0xCCA1D92A, 0xF06519DA, 0x22396664,
+    0xD5DAC24D, 0x71BB4DD5, 0x7D329BB3, 0x401DAB69, 0x19D3E40A,
+    0xB6F40F32, 0xE8D1CAF8, 0x5CD5F35D, 0x6F662316, 0xD38D1A6C,
+    0xF86E720F, 0xE165D1B9, 0x1BC14E79, 0xC19FB43D, 0x891C013B,
+    0x44AED4DC, 0xA7351AAC, 0x5F707A18, 0x3850148, 0x4A425E1,
+    0xF7DD6EBD, 0xE0C3FD0E, 0x8266A425, 0x3BA17650, 0x48753ADB,
+    0x679FA015, 0x88771712, 0x2174B185, 0x29F9A85A, 0x1560964A,
+    0x198E4FCD, 0xD3410A86, 0x9186793D, 0xDAFC5C35, 0x971F4CC8,
+    0x1F8F0E8B, 0x11A884F2, 0x66E6D2AC, 0xE85ECDB0, 0x86C76472,
+    0xDF3B3320, 0xEEF446A6, 0x834CF19B, 0xECEA602A, 0x46C680AD,
+    0x807BA92F, 0x4B3FC42B, 0xEC229845, 0x3FE389C1, 0x63E042D7,
+    0x6C855119, 0x7B1ADF33, 0xE1B9CAE0, 0x62C20BAE, 0xEDF0E919,
+    0xA50FC7EB, 0x2399262F, 0xD6F88130, 0xE2ADA5DB, 0x7D07BC3C,
+    0x36A922F3, 0x7693B84E, 0x3015CD0C, 0x1D1047A7, 0x5D3A75A5,
+    0xEE6F1CA9, 0x734BD19F, 0x3308DD73, 0xCEBBC9FA, 0xF79DD5A6,
+    0xA41CF168, 0xED762FD8, 0x6642159, 0xA63C5CD6, 0xCB96A282,
+    0xA29D9F5C, 0x45CC6CD4, 0x344611EF, 0xC345FE03, 0xC55ADDE0,
+    0xB2B8374C, 0x14F730B1, 0x301D9266, 0xA2D98FD8, 0xBC107DF,
+    0x59905EE3, 0xDB3560DF, 0x1D49F4F3, 0x785F8E0B, 0x8B116097,
+    0x56154F60, 0xE312D829, 0xE0AFAE9B, 0xEAE3692E, 0x95915B8F,
+    0x83BEEE75, 0x48C1C92, 0x8166D95E, 0x697FECA8, 0x135DEBF9,
+    0xF83E6507, 0x11570809, 0x4862CBDE, 0x820E288D, 0x6CA59B2B,
+    0x49DF6AD5, 0x86F41C43, 0xDD128A28, 0x601198A0, 0x3DDD49CB,
+    0x95F3ACCE, 0x500CD9D6, 0xF54A50F2, 0x9936957B, 0x7C881875,
+    0x743B055D, 0x44FD7934, 0xAF2253BB, 0xA2F4A27C, 0xBA8E1C2B,
+    0xCCFA3259, 0x892FC73F, 0x283E74B4, 0x86119027, 0x87961F02,
+    0x1D015187, 0xBA83B762, 0x61948B32, 0xAC741667, 0xFA9E0E39,
+    0xD440D9CB, 0xED93F9F, 0x5FA97905, 0x2F5F82D8, 0x92EC7646,
+    0xC60B3F9, 0xAA28822A, 0x7BA7CD3D, 0x3E41A20B, 0xDE4441A9,
+    0xC75E539B, 0xD9D568C2, 0x2DCAE06, 0x7762550, 0x21C2D5EE,
+    0x95CB6C94, 0xE31FC800, 0x3C03C172, 0xE166E564, 0x359C5102,
+    0x7F717599, 0xBE301B47, 0xB207FA5C, 0x38B8B24B, 0xE6EFF05D,
+    0x9F09D305, 0x31A27808, 0xC56D934F, 0xB440BD60, 0x52B1AAC4,
+    0x78654045, 0x106A67B8, 0xF2A861E5, 0xC45D72B0, 0xA8FF8296,
+    0x97F475A6, 0xDC222733, 0x7A835D7A, 0x45774E9A, 0x9E558C34,
+    0x1124605D, 0x1689FED3, 0x70AB9928, 0xADBF8E55, 0x9C09EE27,
+    0xF95A8C49, 0x75CD52D7, 0x4FC7275A, 0xA46C29F6, 0x747D788,
+    0xA3347E5, 0x5B08AB02, 0x13CDC08C, 0xEDB65176, 0x6B36600A,
+    0x26F5AD2A, 0x39949D1, 0xA1C8F6E5, 0xEBF0CEFF, 0xAB60A06B,
+    0x10E522E8, 0x80E056D8, 0x1B301392, 0xDC3E0B07, 0xE10174EE,
+    0x25DC4733, 0xB4E5A24A, 0x4B569CFE, 0xCCFE9F0D, 0x19BDC038,
+    0xF8A0A718, 0x9944E8E0, 0x9591528, 0xBF27BDF1, 0x2C160255,
+    0xF9E2F1B, 0xCE4FD96B, 0x703B2A77, 0xDB6EB2A7, 0xBFC2FA6A,
+    0x11D00F81, 0x9540FD8D, 0x75849882, 0x183AC87C, 0x91DD1783,
+    0xA3A0CC0D, 0x47F1CED1, 0x4DA4EE62, 0x819BA59E, 0xD5DA1DA5,
+    0xDC218BF5, 0x899CC3A1, 0x1DECAD82, 0x77E193A5, 0x9F390C10,
+    0xF5FCD674, 0x1E43657A, 0x6B61D25E, 0x99B9140E, 0xFEFB9CF9,
+    0x6569445D, 0x14C9A2AF, 0x85A33FB1, 0xE4029ADE, 0x4FABD0FB,
+    0xDE02379B, 0x65C8311F, 0x3CF60630, 0xC8B179FF, 0x9D83CE64,
+    0xFF683C7E, 0x6D796948, 0x249B0AFA, 0xC5A65FDF, 0x252DA26D,
+    0xFE92E52E, 0x90D081E5, 0xC5A8E180, 0xEBDB0943, 0xB0E7C78B,
+    0xD5A89E4D, 0x684EE280, 0x8AAB613C, 0x6BD1547, 0xD12F7355,
+    0x9C5D1363, 0x91E410A4, 0xDC841FBA, 0x703A9371, 0x79F8663,
+    0x553650FC, 0x633CA726, 0x20107BD7, 0x2565F252, 0xCDD93830,
+    0x3446CF7, 0x92B6B42A, 0xA070B2D1, 0x5E0384D1, 0x7CC5A19C,
+    0x6890558F, 0x10D308AA, 0xDFF3016C, 0x1093AA3B, 0x8927683A,
+    0x9259502B, 0x2B544B7C, 0x419B1B1A, 0x22D9E939, 0x568ECCEE,
+    0x4F3CE09B, 0x8B990521, 0x8D6906A3, 0xC15DEDC4, 0x98384A4A,
+    0x8F2F2652, 0xEDB9D614, 0x1D010AC3, 0xA2CDC134, 0xEEE9A9ED,
+    0x241DB9A2, 0xE9DB9AE7, 0x7A788F9E, 0xBD0778B7, 0x27373539,
+    0x7C6B4A4B, 0x3C7A6B37, 0xDE1C625, 0xC1256E67, 0xB8E69163,
+    0xCC05D09B, 0x728A1427, 0xECAC2530, 0x1DD40BC8, 0xEFE42E56,
+    0xB4266BE0, 0x9AD3F869, 0xDDFC2F60, 0xEF29B3F7, 0x7C15F90A,
+    0x705C2992, 0x99AC7AEA, 0xCF1F09A0, 0xB41F14D9, 0xBF3C252C,
+    0xF3483286, 0xD3AC398E, 0xB84BC93D, 0x6B780D11, 0xF682D379,
+    0xB8A062C2, 0x9A003A9E, 0xF18F54FC, 0xDE81BB83, 0xE84C5234,
+    0x37CB67FA, 0xDB685C6, 0xBF2BF28D, 0x8CDE583, 0x94CCD0BD,
+    0x8BCAF516, 0x31BE93C2, 0x3ED4B623, 0xCD23346E, 0x8254E7A0,
+    0x6091EF1F, 0x17A42562, 0xC9821677, 0x447B6623, 0x19D9356C,
+    0x4A1C1953, 0xD1F3B7F9, 0x99F8388D, 0x62F22304, 0x5EDF1ECA,
+    0xB6C9FC2F, 0x42968E22, 0x531BD76E, 0x25E6A95A, 0xA1669784,
+    0x8B915BD2, 0xA5E21483, 0x5ABE3226, 0x605C0E15, 0xFDE713CC,
+    0xFAC58D3B, 0x44FAF6E8, 0x41E2D699, 0x8EE11E34, 0xB03BE4F6,
+    0x75054C0D, 0x1AF2D37, 0xF38E6829, 0xE7F2A519, 0xC9CF2CFF,
+    0x996DDE8, 0x395AC493, 0x42AFF184, 0xB380B71C, 0x11AA0B90,
+    0x66DC636, 0x56557CA8, 0xCB8CAA43, 0x9EBF806E, 0x63F66159,
+    0xA011191D, 0x17B0AED3, 0xB9621251, 0x2B189E3, 0xD45A5D7,
+    0x23009D12, 0x5DEB7918, 0xFDFB1FC8, 0x46808A73, 0x91D29330,
+    0xF872C15D, 0x7BE90206, 0x257E9FCB, 0x2E52FF67, 0x1852DDF9,
+    0x6A2C5C49, 0x6ACF891B, 0x29FFB0E2, 0x76E32CD2, 0x588799,
+    0xD71D970E, 0x9B079EC8, 0xEBD25420, 0xDDB60276, 0x761B106F,
+    0x871473C4, 0xBC697CE2, 0x5378E0E9, 0x8DAECE28, 0xE5B275FA,
+    0x6E6E332, 0x853884E7, 0xD0FFF1A2, 0x722D372, 0xDD5A754D,
+    0x87CDDA3C, 0xA9B629C0, 0xAB2E650D, 0x1709413D, 0xDAE63819,
+    0xC60DE8CA, 0x9F344BD6, 0x8E651EF9, 0x3B6A8019, 0x95CC1296,
+    0xB12DAEAB, 0x8D550156, 0xF14E85AA, 0xD2547469, 0x6336E320,
+    0x223B05B9, 0xB88AD493, 0xEE14916F, 0xC78AF1FE, 0x65FC2787,
+    0x778FA85F, 0xBA23A57E, 0x957EA954, 0xAE4F9577, 0x47C38D4F,
+    0xDB7BCDC9, 0xBA13E42E, 0x46B01094, 0x1A15F5E4, 0x315AB789,
+    0x9E44B54F, 0x8C690B2F, 0xDC4954CD, 0xF176F3FF, 0x9B154C06,
+    0x112BD6D0, 0xCB120BBC, 0x11101771, 0x1F29A19D, 0xC3F8193A,
+    0x805D6739, 0xE3B00ACB, 0x23DD9494, 0x4F88EBA5, 0xE6F32E0E,
+    0x4B76F089, 0x43B66BEB, 0xF2420B12, 0x2CFC5E01, 0x1C68D3DC,
+    0x30C1BD38, 0xF3A0FCCA, 0x2AF13CD5, 0x13E38185, 0x2DEE2A21,
+    0xFC318E26, 0x1954D4B6, 0x3FB86424, 0x24D698F1, 0x4AB76D48,
+    0xA9E87BD9, 0xCE1DD2F2, 0xF5904D9F, 0xF614DB18, 0xF83111D,
+    0x1FB56EFD, 0x5CBD08D8, 0x2D8D4884, 0xE388C534, 0x413D5BB8,
+    0xEB6D14D6, 0xAE54E361, 0xF73D926B, 0x43F27197, 0x7C50A2E5,
+    0x10EDBD6C, 0xD151B569, 0x47C50C06, 0x8FD59E74, 0x551C6841,
+    0x2EC2B6DC, 0x5CEAB3A9, 0x1E6A1609, 0x3FB07FED, 0xC0D5849A,
+    0x6354A21B, 0xEBF18830, 0x2BB3EBBD, 0x9D4DF510, 0xBBBE1103,
+    0x918D6DDF, 0x3FEE7A8B, 0x4FC47254, 0xE0E1EA65, 0xF3DDB31A,
+    0xADF8DE67, 0xADA31FAF, 0x2BC0B8A2, 0x184B7432, 0xFDB2E733,
+    0x236B014, 0x21062C, 0x8FAAD8D7, 0xA1DA7E44, 0x3EF7F42F,
+    0xA67AAB82, 0x9238F0D8, 0x42F93C63, 0xEF0F4BA1, 0xE61DC644,
+    0x994EF92C, 0x71A58613, 0x371665E5, 0x82E77BA1, 0x2FFA1DAE,
+    0xFE19AAA0, 0x95C72A53, 0x6A21395F, 0xC03F853C, 0xBC7B73BC,
+    0xED62A949, 0x4F7D3C52, 0xCACFB353, 0xA1629BE9, 0x16255784,
+    0xAE465FC4, 0xE7FC2626, 0x5E9B0FC2, 0xD109084D, 0xE30E7B89,
+    0x94CD7424, 0x6127AF6E, 0x7D08ED7, 0xFA0B9293, 0x450A112F,
+    0xD0D79344, 0xA204F8B0, 0x5F825780, 0xD681148D, 0x71C6AE83,
+    0x1DF62587, 0x99ABC8A6, 0xCFEE8131, 0xFCD11719, 0xD0D48B0E,
+    0xCC4A710E, 0x7414791C, 0x22167734, 0xD17FE049, 0x5BF15C46,
+    0x30B718E0, 0x6E85104E, 0x52F72575, 0xA17F09E1, 0xCDA7B24E,
+    0xDAF7D03B, 0x3632D94B, 0xBAF4E9EE, 0x390CD998, 0x168C055E,
+    0xBC2D8D0D, 0x35E9F642, 0x89757E1A, 0x2BB98011, 0xC19BCD15,
+    0xEEB73587, 0x6A5194EB, 0xC2C1B4BA, 0x3C8F73FC, 0x8F075D29,
+    0x42D39406, 0x6674167A, 0xC0904A73, 0x1158FE6B, 0x4CAD2FAD,
+    0x9A7EC8A5, 0x651960A6, 0xD0329ECA, 0xF5130525, 0xCC7C40CD,
+    0x259AA3D8, 0x9669412D, 0xB92D39A5, 0x29B217D2, 0x27A07E25,
+    0x9AFFD359, 0x7E8F5AC9, 0xCF7C0F61, 0x5B4F8D7D, 0x31C4E97E,
+    0xBDB9599C, 0xA85BD7E0, 0x87F0BAAB, 0x2852E628, 0x377BD41D,
+    0x4B54844, 0xDABF47AE, 0xA1B7AF6B, 0xCCF57165, 0xA90C4348,
+    0xDC1CE2FB, 0x42582D37, 0x2892F4E0, 0xB89AC8E9, 0xB2718E40,
+    0x93BCCE08, 0x5606C693, 0x1952D10D, 0x96609D8F, 0xEE3BC3C7,
+    0x2DFA50E8, 0x5582FD75, 0xBDC2618C, 0xA3D922EE, 0x8F766106,
+    0x184ED901, 0xDAABDE09, 0x40CBD4E2, 0x4A9A2A70, 0x9814D393,
+    0xE394A090, 0x9EA06A4F, 0x2EC8C8A2, 0xFD2EAFF0, 0x2F6C96B5,
+    0xBB17EF37, 0xDA677FE2, 0x2357E330, 0xA8C9DDED, 0x735A7B2C,
+    0x41C2B39C, 0x787E099A, 0xFBF8204F, 0xA56A4B69, 0x7DE2860,
+    0x34299BB3, 0xD1CAE881, 0x5F452DDC, 0x700904E8, 0xC3B47017,
+    0xF7040305, 0x5C42BE94, 0x88AAAE53, 0x9FCAAD72, 0x2774D420,
+    0xDD685357, 0x80499592, 0xC5FB26E7, 0x90BA598F, 0x4A13D60A,
+    0xC6D5F72, 0x97C35532, 0x6580493F, 0x9D31E266, 0xEF926A38,
+    0xF68CF9C6, 0xF770C570, 0xCA18C06A, 0xFA2BB2, 0xFBA375DC,
+    0xC2FE76ED, 0xB91611FA, 0x528A8EA5, 0x360A527, 0xF631D04B,
+    0xF0C67ECF, 0x4E490A69, 0x19DB46F0, 0x497DFBF4, 0x58E490FC,
+    0x24A51378, 0x186BDC14, 0x90E633A3, 0x6D6F8D95, 0x2FDE02DD,
+    0x4B2714A6, 0x6FC87FE0, 0x21569667, 0xDCC31F06, 0xC9D9DFD0,
+    0x830AA4A4, 0x78FBFE69, 0xDF17CD55, 0x3952AAA7, 0x9A4B5A7D,
+    0xB1EBF3EF, 0x4F3BC1C9, 0xDFEEBF40, 0xAB130CC8, 0x1EB84425,
+    0x4625E802, 0x20B990D6, 0x4E36869F, 0x5EEC0472, 0x29194460,
+    0xCA425ECA, 0xEB0742C, 0x17D07C02, 0xF38BCA14, 0xBC9D555E,
+    0xF15822E7, 0x89CF96E0, 0xAA848F9C, 0x90731AC9, 0x86EECBE3,
+    0x308F3257, 0x5FF375DC, 0x1E62C041, 0xFDB6A3E7, 0xDFEBED8E,
+    0x8FC77E76, 0x6973E542, 0x2AD1616C, 0x99B549C6, 0xD28CF364,
+    0x88C87768, 0xECA2CFB, 0xA0D0B060, 0x42DFFD8, 0xAF80A6DE,
+    0xFF323760, 0x1CB2DAAA, 0xD11DE4FC, 0xEEBF565A, 0x9C986CAC,
+    0xC1C95B3F, 0x6868BF0, 0xF5604930, 0x316DD9EF, 0x1231D331,
+    0x95E38E67, 0x7D30C191, 0x354804BA, 0x265EE5E, 0xC6728C70,
+    0xD36F32D0, 0xBBEA0ECA, 0xD055ED76, 0x9135E317, 0x8A7B9770,
+    0x4D1344B0, 0xE9F29AE3, 0x7BA303B9, 0x2C38AEC, 0x82ABCBA6,
+    0x7729F177, 0x71793932, 0x6FE6E38D, 0x1F8416B, 0x147D8310,
+    0x6A962FEC, 0xFE2F100E, 0x4FB1D511, 0x3D38AB33, 0x58ADC416,
+    0x64B07504, 0x458CC4B4, 0x584BC93E, 0xDE49B6D1, 0x7347876,
+    0x4A2C3EB6, 0xDF5DE09C, 0xBFD376DC, 0xC9F451C5, 0x5F793A0,
+    0x892952A2, 0x15060767, 0xE1E3B589, 0x4D513C3F, 0xAF3D2CC7,
+    0x289DAA2E, 0x8C711417, 0x62E5E006, 0x3BECED98, 0x99E73ACC,
+    0xDE156054, 0x1283655B, 0x5123FC41, 0x3DE21841, 0xC032F050,
+    0x94B5151F, 0xA5577757, 0xCC0C8DF, 0xBDB52821, 0xD530FAAD,
+    0xD070D8FC, 0x46F5BB68, 0xB02DFF88, 0xD4923EA8, 0xC85A5622,
+    0x93E834A3, 0x38E84468, 0x79408C75, 0xCCB635, 0xE76BADA2,
+    0xC2296DA1, 0x711543BB, 0xF441F4A2, 0xBD18127C, 0x8385BFB9,
+    0xD350D4D, 0x90FAF999, 0xABD1A695, 0xFCEE12C7, 0xF428912A,
+    0xC9759F80, 0x6DB6491, 0xD1421D30, 0xBC398DC4, 0xB8E0A889,
+    0xC854AA72, 0x82CAAF64, 0xBB6A65BC, 0x6DCB2D0B, 0xD215ADB,
+    0xF45033DE, 0xC1300029, 0x665C61DF, 0x756D1875, 0xBD2CF722,
+    0xC477E3C7, 0xDDD97C9B, 0x89AE48E4, 0x65000FDC, 0x1FD717CD,
+    0xBEEA764A, 0x8FC2DCB7, 0xA162EFB3, 0xD4AC2490, 0xCDA9A72A,
+    0xBFB4EE17, 0x66C73CBB, 0x6B7CB021, 0xCC5AF099, 0x5389E8B7,
+    0x7668286B, 0x31A223BC, 0xA66475FF, 0x9C3DDA93, 0x2F3171FE,
+    0xDB89A7DA, 0x1699616B, 0xA380F010, 0xB05D7388, 0xD774EA44,
+    0x64D6091C, 0xF23298F8, 0x71C88081, 0xF90C4A04, 0x2FBEEA4F,
+    0x2F9178BB, 0xF8723D8A, 0x1C07FCC8, 0x36D24E08, 0xE02A8B61,
+    0xFD6312AE, 0xA7DDCE9B, 0xAE45AC52, 0xCA2EC55C, 0xEEC6BE42,
+    0x244F3D79, 0x994FB339, 0x8316CC43, 0xE3CEC898, 0x8D37639,
+    0x833D21BB, 0x4333A2F7, 0x95F3B0C0, 0x7258174C, 0xBFCF0EF7,
+    0x9A7F4883, 0x71F2406B, 0x16B2BA04, 0xE1BCEA70, 0xE3C6798A,
+    0x3FBF481C, 0xF5A8D117, 0xB37ED250, 0x49AB5E0D, 0x2793A7EB,
+    0x45DF69A7, 0x4EE4B815, 0x98259530, 0xC223CA40, 0xDB7B208A,
+    0x4AD3C0F7, 0xE7C33E50, 0x49FD7631, 0xA228021B, 0x2C27FCB2,
+    0x5F77BCF4, 0x65D593D4, 0x7C700797, 0x6E67920A, 0xEABAF033,
+    0xBFC8B68B, 0x8835B368, 0x90CACC99, 0x6B90E022, 0xF2466D89,
+    0x432DED25, 0xEFC94B45, 0x3116C3E, 0x1BBFBC45, 0x8FBC3D21,
+    0xFB2039AA, 0x50679156, 0x450F8837, 0x73C7F87D, 0xC27898A7,
+    0x7F48E602, 0x5064FCB3, 0x1EB6F58F, 0xE647C845, 0xBC8E84EC,
+    0x5C4B8FFC, 0x440A88B7, 0xA490480E, 0x371DC115, 0xE1F236FE,
+    0x4D65A2C5, 0xA965B0B7, 0xD05512FB, 0xDFAB9656, 0x191C627C,
+    0x56B7FAC3, 0xF304A2E4, 0xC7ED6DF0, 0xD09B8C49, 0x1A1E777B,
+    0xE70746BA, 0xEB582E9C, 0xFA6014DD, 0xB3B67784, 0xD3F64D81,
+    0x318872EA, 0x4D241611, 0x134DF119, 0x2EA55DFA, 0x71A8D182,
+    0x15AFE856, 0xD5CD885A, 0x5EA2B899, 0xF87BC7FC, 0x25DE8D6,
+    0x93837315, 0x341C3698, 0x58534F, 0xF10652DF, 0x18C92AA4,
+    0x17E969AB, 0xC12D08D, 0x6B0D0FBD, 0x40ACD3E2, 0x8C3AD43C,
+    0xFDE55C9D, 0x25A58094, 0xBBCAB168, 0x2F06ECA1, 0x9D23A101,
+    0x6F850449, 0x769C743A, 0xB63FD349, 0x3B3C852F, 0x1EC89061,
+    0xFE8C7369, 0xA19C0F73, 0xB682F1D3, 0x48DAE3D4, 0x7F9FD390,
+    0xEF784A6E, 0xCB23F15, 0x7BEB1E0E, 0xCBE90203, 0x6979F11D,
+    0x251C50A4, 0xDAD9C59F, 0x5E4E5BFD, 0xCCD4DF48, 0x72BD66E,
+    0xE7FB1B35, 0x75B4B83B, 0x29E9282A, 0x2590317D, 0x7835F9A1,
+    0x25D3602C, 0xCFEC2E4F, 0x9CA2B0E7, 0xA4714302, 0x8F3D53C4,
+    0xDE00F109, 0xC26D6273, 0x3E8DC623, 0xE3A972E2, 0xF67DF096,
+    0x781682A5, 0x6C16F144, 0x49DC8D17, 0xB2EB82EA, 0x3CB93D91,
+    0x44D4D3C4, 0x556040F, 0x1406DD74, 0x55FA83ED, 0x91C35357,
+    0xF5A1C63, 0xA64E34D0, 0x7DF58C80, 0x62E97E52, 0xFBA1A2FE,
+    0x8CB29D60, 0xDC1AEDE5, 0xB260BBF, 0x1AD9C6A6, 0xC60E9788,
+    0xAD9DFA42, 0x2E422C17, 0x51CB5E86, 0xEB840466, 0x2666D5D8,
+    0x7A0F7C62, 0xDE052A31, 0x6F0330C4, 0x9142D4AD, 0xDC8578C9,
+    0x978F3E76, 0xEE43CB4D, 0x14E7EFC7, 0xB50B064B, 0xD7FB2900,
+    0x67C4F4A3, 0x4D1193D7, 0x5091FB73, 0x3EB9C846, 0x960BE069,
+    0x88250E7E, 0x94503385, 0x1C1F244A, 0xCFD72CE3, 0x8CD5F105,
+    0x2B34131F, 0x60D266E2, 0x16BA806A, 0x25C25A42, 0x5FF6C068,
+    0xD23A191F, 0x7AB5C53D, 0x9EA37FBB, 0xD1AD4B07, 0x40BCB39C,
+    0xF45C8526, 0x80FEF5BF, 0x197D6D43, 0xD56FD4D0, 0xF39E498B,
+    0xFB4F6847, 0x84DF289A, 0x2246F5CF, 0xF979B823, 0x42DCD843,
+    0x1AB1BB0C, 0xABEC5FCE, 0x6E7EBC1, 0xE013DB54, 0x73BC8A04,
+    0x88D0F71E, 0x4D93B6D8, 0x57B0B7CF, 0x99371728, 0x86B129E9,
+    0xF4EB3DD2, 0x6956AA9D, 0x4C84AA0, 0xFD22CA10, 0x36E6915F,
+    0xC830D7EA, 0x1EE1666, 0x1036A43F, 0x3FC86E7C, 0xF10F9CD2,
+    0xEFF5F21B, 0xBF9082E0, 0xDD0DD00C, 0x80524F27, 0xDD5A3222,
+    0xEA53B93F, 0x7FDA09AC, 0x89840C97, 0xC3A9BDCF, 0x1EC26899,
+    0xEBCAF99C, 0x2EBB3226, 0x936A3254, 0x2E1E1786, 0x57E4CB9C,
+    0xE5CDBE5, 0xFBA2458C, 0x48F3D0EF, 0x74FD06AB, 0x96C30795,
+    0x14FEF0E9, 0x2F5FBA0C, 0x3CCEA60E, 0x7BA0354A, 0xCD7329FF,
+    0xD4169550, 0x5FAA5E66, 0xF0C25CA2, 0xEBCC8065, 0x3F147D8F,
+    0x5ED3293E, 0x6457117D, 0xE4CF4B98, 0x11F1E74E, 0xC13F47EC,
+    0xBC7E22DC, 0x22512D19, 0x9140ACBB, 0x490D52F, 0x3E2D54C2,
+    0x9FCBBC1B, 0x89646A33, 0x9FE4B65F, 0x92CE9ECC, 0xFBD59FB9,
+    0xCE95DAD1, 0xBBCDE794, 0x9C0FA1C6, 0xCFD90F8B, 0x494C1770,
+    0x21AD2AAE, 0x58EC00A6, 0xB0848A25, 0xEC4FEB5E, 0xFF1517EC,
+    0x52871C07, 0x105E05B0, 0x178B1913, 0x18023805, 0xB16BBC6B,
+    0xF8522A7F, 0xB17DEC22, 0x3808ACAC, 0xBC5B9043, 0xBEC01BA4,
+    0xBC6CDA0B, 0x17906D50, 0x8422829F, 0x51C9AFB9, 0x54F78CEF,
+    0x72CEEA16, 0x76A74B94, 0x7EC063E2, 0x51C65B1D, 0xD97ED9B8,
+    0xDE89F034, 0xB5AEEFA0, 0xB88D3E9D, 0x9D4C57AE, 0xC8CEA9C1,
+    0x941A74D3, 0x8E2FC33, 0xEDCEB551, 0xB91FA3E4, 0x8BA2261F,
+    0xE558E0F2, 0xA4E81979, 0xAAE31455, 0x70B62249, 0xD48D1A67,
+    0x11767EB6, 0x823DFECA, 0xC815C538, 0x2AB67EE6, 0x22FA86BA,
+    0xD7A1F96C, 0xBA96E382, 0xB75B3FB7, 0xCB705FAF, 0xD1B9D3E2,
+    0xD4C8DC2F, 0xF954B0A5, 0xDABE493B, 0xCA3FBB37, 0xBBDC387C,
+    0xA30C87D6, 0xB5B493D5, 0x584F5615, 0x90FB6370, 0x5544A92D,
+    0x980F7FA2, 0xF1459235, 0x130B11BD, 0xC7A44998, 0xFEBCA776,
+    0x7943BE84, 0x72C99B04, 0x353F6042, 0x66F5C2F2, 0x9C5B2CC5,
+    0x9FF06E41, 0xAC9E5492, 0xFF9A1CC8, 0x4429DE05, 0x97845307,
+    0xDBA36668, 0x40BEBB2F, 0x606DBA6A, 0xDE7A4225, 0x9AF7FB71,
+    0xE97A0E6C, 0x99C2AA59, 0xE00C525B, 0x5D4F9521, 0x89C5D7BB,
+    0x18481C9F, 0xA27A1F59, 0x2A6267A3, 0xC467981A, 0xE04CE94D,
+    0xAAB2AC1D, 0x5FD1AC86, 0x8F33E395, 0xE1FBE285, 0x636C2961,
+    0xD838584E, 0x2F845D90, 0xAD52A8ED, 0x8F8C841B, 0x829A3861,
+    0xAA0FF413, 0xA079F240, 0xB15D507B, 0x93722B10, 0x833AF929,
+    0x4FB5B879, 0xEDD3031D, 0xE22CE740, 0x9ADF835A, 0x13A0C7A3,
+    0xD5791B98, 0x99D9409F, 0x9F776A0E, 0x8665EC9F, 0x7301EF7C,
+    0x9B341035, 0x59EADE7F, 0x242C1ECA, 0x20FD13FD, 0xE22DAF76,
+    0x3859E84D, 0x6ED83DA, 0x54ABF391, 0xC43F4740, 0x4661F86,
+    0xC6442213, 0x7FEAF294, 0xC0CAC024, 0x38B9FA9C, 0xFFF33259,
+    0x1AD86335, 0xB365445F, 0x54B58378, 0xFD7AE96A, 0xE019B245,
+    0xCF51C4EC, 0x604D7EE, 0x7B40C023, 0xA5E168B0, 0xD7B8C643,
+    0x91C028D3, 0xCB939A6B, 0x169B0123, 0x96FF8CFA, 0xFCB3E126,
+    0xB95C01B1, 0x1758BFB6, 0x50F50968, 0xF774D536, 0xC5A8BFE7,
+    0xE2496BE, 0x6FB8D434, 0x3F7FEDB9, 0x9BDEE991, 0x1CBD2009,
+    0x2CE74DB4, 0x1CB51025, 0xE965ECE6, 0x89100034, 0xA089E8C0,
+    0x5860A65B, 0x9C4D349E, 0x54898852, 0xD07C9738, 0xBC677E89,
+    0x75B5D0C1, 0xCFD435AF, 0xED550357, 0xAED9301, 0xDCD1734A,
+    0xEDCD21D7, 0x69F6A592, 0xEF8009F7, 0x44374358, 0x9405770D,
+    0x668AC4FA, 0x50507E61, 0x2DB19DDC, 0xA9BDD137, 0xFB722699,
+    0xBC067E88, 0x88740174, 0x717CCEDC, 0x9F7F1E11, 0x389F4CC,
+    0xCF4D0018, 0x24588FF1, 0x25C9F951, 0xDA660468, 0x6C09D91C,
+    0xC9F788E, 0xDD4DF43F, 0x8B04484A, 0xC7F67DDB, 0xD2939F8B,
+    0x96BCFDE5, 0xF6DD10D8, 0x1124A3BC, 0x7C281FBB, 0x5FAFA71B,
+    0x58A9C493, 0x4747793C, 0xD3B79E72, 0x357AA675, 0x8E94A74B,
+    0x1994025, 0x95D10FB8, 0x5C64AE63, 0x9E37973F, 0xFCE67009,
+    0x8480F94E, 0x34DA26F7, 0x126CFB46, 0x206AAA6B, 0xBA0A6200,
+    0x8DF3F67F, 0x4936802F, 0x950F62F8, 0x17E64C44, 0xC70E523E,
+    0x2F910727, 0xAF7C5BC, 0x9EA24508, 0x1E945729, 0x55E48FBD,
+    0x897CB57, 0x8C134FEB, 0x54E68223, 0x91912044, 0x7A461BDB,
+    0xCE91309, 0x72135AF, 0xBF94D484, 0xDD752690, 0x32248D12,
+    0xEA092355, 0xC24CA220, 0xE8A95D65, 0xE4E2EAE6, 0x664763E9,
+    0x71F1AA47, 0x832550FF, 0xFFA73B6B, 0x96F5DFF6, 0x60CB9B66,
+    0x75F29F5C, 0xF863AC8F, 0xF16993FC, 0x3503801C, 0x3D1E8B2,
+    0x583CDFF6, 0x62AD49F2, 0x8261843F, 0x826EA9B6, 0x5E2EF3,
+    0x8D3848EC, 0x7391A581, 0xDFC466FB, 0xB38DCBD1, 0x4145C3C0,
+    0x73F322D7, 0x2B55F284, 0x6B19FBA6, 0xD9446AD1, 0x36C330C5,
+    0xB71E4B29, 0xF29F504E, 0xB4FA4CFB, 0x290B6941, 0xA2197E21,
+    0xF2AAE27F, 0x1A1728B5, 0xAFF5632, 0x6AEE763B, 0x2962A376,
+    0x965D67E7, 0x231A8B76, 0xBD3596FC, 0xD4AE3E8D, 0x58D4D740,
+    0x4EA3B6DC, 0x5479A7F5, 0x110A4791, 0x9A772A63, 0x728C4794,
+    0x6D6A0801, 0x3F89D9E1, 0x326D1BC4, 0x49B3798, 0x5E2B3CA8,
+    0x742C385A, 0x89450FE0, 0x24236A74, 0x81AC9891, 0x7BEF3C66,
+    0xACECD674, 0x29009073, 0x94D6BDBF, 0xF2C6CDF4, 0xDBC21EE3,
+    0xC65C89A4, 0x35DC5337, 0xBA281430, 0x787521B0, 0xADF8317E,
+    0xD5739B77, 0x8567F3A2, 0x374E0CAC, 0x5AFFF50F, 0x9654D41,
+    0x4A86EDEF, 0xE16C9A62, 0x59D15E49, 0xA69769C8, 0xA9197100,
+    0x1E04CB9F, 0xA926CCB8, 0x5047C429, 0xB7E369C, 0x812F5F0A,
+    0xA53EA5BA, 0x9AE5C105, 0xD4C7CC5D, 0xC99E02F9, 0x5BCDFE96,
+    0xCDBAA854, 0xCF209B89, 0xBE08E9B, 0x5C73AED2, 0xBD959602,
+    0x63C309AB, 0xEE289A4, 0xEDA954C9, 0x5C54F616, 0x3BC34487,
+    0x47A3C772, 0xAB0084A4, 0x2CFB8D44, 0xF5F8411D, 0x43F6361D,
+    0x12B8467F, 0xCDC437A5, 0xAC96A375, 0x7962CD18, 0x5D728EF4,
+    0x66B11DEF, 0x73C87A6, 0xA35AEF9A, 0xC84F12F7, 0xB1EDE9B4,
+    0x2F6A1752, 0xCF8DA321, 0x2E37F4E0, 0x4985F516, 0x684E49AF,
+    0x56287772, 0xF74F95EF, 0xD994FF05, 0xC1D23E99, 0x81214F78,
+    0xA5DF2934, 0xC2B686DB, 0xABC54017, 0x6918D067, 0x737A798C,
+    0x3904B21C, 0xD4CB6EFF, 0xC256E4F8, 0x38B0CD4D, 0xE2D27089,
+    0x75A00DC2, 0xDC1D5E7B, 0xE2295307, 0x2F0A683C, 0xD00AF450,
+    0xE45C3252, 0xD86804C8, 0xF9628DB9, 0xEA011DB9, 0x6A67523A,
+    0x488B54B3, 0xA292CDEA, 0xB1D1D89A, 0x17415325, 0x3EAD3D80,
+    0x5D092525, 0xB5880E29, 0x1104A8AF, 0xBC177790, 0xEC730159,
+    0x11B0A1AD, 0xB809FD7C, 0xB23FE31, 0xCCBED7C8, 0x45B7F7BF,
+    0x9491B0EB, 0x1B1A90F9, 0xE34F4317, 0xF060A5B3, 0xF795EF1,
+    0x8254A941, 0xC6CC30E4, 0x770FC40C, 0x17EC9C1F, 0x20DA83EF,
+    0xF9CCBFC9, 0x9D0675AD, 0xACEA7EB3, 0x56326F5C, 0x74D4DF3A,
+    0xA8FF9A9, 0x8F55E3E2, 0x5B0D12F1, 0x12DDB28C, 0x95FADBED,
+    0x81F48694, 0xABEE8392, 0x90E96B15, 0x2C44972E, 0x4E2D3A4F,
+    0xE8D34D14, 0x83C03E59, 0xDC295E2E, 0xDDEA452F, 0xC2A2A33F,
+    0x617210DE, 0x69542DB0, 0x1DD96D24, 0x3E3871D0, 0x9DDDAF6C,
+    0xBD326CD5, 0xD87CE143, 0xF3C79B3A, 0x7F811CCD, 0xDE1B1502,
+    0x8075EA04, 0x9D09F1DC, 0x8CCBD152, 0x669F35C, 0xC9414276,
+    0xA2BFFE0E, 0xF8AAE650, 0x190C1AE7, 0x2DBB4A7D, 0x575B247D,
+    0x3A599D3E, 0xB09B4DFC, 0xCE4904A0, 0x63C72670, 0x15A3BD05,
+    0x799B50CD, 0x19A2718C, 0x4142750D, 0x9013BE74, 0x21288938,
+    0x590BD2BB, 0xE4303149, 0x46B308C0, 0xD2BB7D56, 0x1BFB248,
+    0x943B2E72, 0xCAB18644, 0xFCC921C4, 0x5308C4D9, 0x9098CEE2,
+    0x435B219F, 0x69F1BBE5, 0x155216D4, 0x83F2A4A5, 0xE177744D,
+    0x37DF6FDE, 0x9D9EA50A, 0xDFA8D408, 0x6C72E71E, 0xEA617E3E,
+    0xDAD6C13B, 0xB83A850D, 0x45F6BEB5, 0x6AFB346D, 0x400B29FB,
+    0xBC8E57DE, 0xC6C1081A, 0x4F6A9545, 0xF878303F, 0xB9E519DC,
+    0xCCF25FBA, 0xCAE069A5, 0xB79B082E, 0xF70BB7E7, 0xE6A5535C,
+    0xB769EA37, 0xE07CCBCE, 0xA9F04406, 0xBB7E5A7A, 0x10C986,
+    0x5EB448A0, 0x3B154163, 0xCB832FD3, 0x50100140, 0x6963216B,
+    0xEF480040, 0x75B83F45, 0x4A07D8C5, 0xEFDF39B2, 0xDB139034,
+    0x5BE9C8C9, 0x1915F818, 0x852ACD9, 0x58BFF825, 0x64AF5C20,
+    0x1F13AFAA, 0x8A5A1E9D, 0x57870533, 0x98A418CB, 0xCEBDAD9D,
+    0xFA54CB95, 0x707D0BBA, 0x26EE1F10, 0x428CAAC6, 0x33AC77D0,
+    0x6879957E, 0x522DCDE5, 0xE29E9579, 0x4AB0C59C, 0xB5FA1395,
+    0x4C0BA116, 0x297A0F00, 0x440CD4CD, 0x63BCFEC0, 0xAC14638B,
+    0x3C7DF738, 0xC213D3AE, 0x5CA0779D, 0xB49A3458, 0x678D95A9,
+    0x281735D2, 0x1911DA83, 0x3A5EA479, 0x2C1090F6, 0x40C0D5E7,
+    0x33AD6433, 0x49B076BB, 0xA1C1D333, 0x80474C82, 0xC62FE221,
+    0x87F4E57A, 0x4C5C1506, 0xAD5E1E10, 0xE435A8C6, 0x96D7E0E8,
+    0x53E54D01, 0x7EECEA8B, 0x699C41E0, 0x181C6479, 0xAE6E687E,
+    0x2FD27BB7, 0xDF60DD39, 0xC38A3AC, 0x5AC51EC3, 0x8F1205E1,
+    0xBD71109C, 0xCB2CCA62, 0x236D9D16, 0x45ACA6BD, 0xB33BDCE1,
+    0xE1D9134F, 0x410F24FB, 0x3BF34DF6, 0xB799F963, 0x1B2D4C07,
+    0x8D92C15, 0x9CA0073, 0x76772A47, 0xFBB63B16, 0x78F3C3B7,
+    0xF118B4A6, 0x8E86A34A, 0x56693D7E, 0x381EA186, 0xCB9B430D,
+    0xAD11DC36, 0x599B3370, 0x7A6B80C0, 0xF2A282DC, 0xF58F96FF,
+    0x97AADB3A, 0x5AA06FD, 0x44A43553, 0xBE8097C6, 0x4CF5002D,
+    0xBADE20DD, 0xFEC25B7, 0xC8B50C4E, 0xF0C899D4, 0x815F9958,
+    0x77772B46, 0x7413F82A, 0x7203A939, 0xF4623F73, 0x35EE625C,
+    0x2723BC68, 0x33790B09, 0xA58391E4, 0xA27C7C25, 0xBC032556,
+    0x1D812AD4, 0x301BB65D, 0x22FAF223, 0xDCBB79DE, 0x78CE1CBF,
+    0x570C796B, 0x17EF8909, 0x8E2C32E5, 0xB54FF82F, 0x7702F70,
+    0x1C0A78C2, 0xCB3078DF, 0x7155531A, 0xEAC77450, 0xB9DC2EDF,
+    0xA8B6A1A6, 0x57FC52F0, 0x6B5543E4, 0x40679BEA, 0xE46813E7,
+    0x65525695, 0x6C9CD43C, 0x5E5BD786, 0x44212626, 0x847A8357,
+    0x7E39813D, 0x9FE22F0E, 0x29EC985A, 0xC91CF47C, 0xB31A26AC,
+    0xA4C8B43C, 0x8EAB7865, 0xF6F2F67E, 0x3F73A8DC, 0x4FAF5455,
+    0xE1253CAD, 0x3001A083, 0x532DEAE4, 0x6A110DF6, 0x585D0FDE,
+    0x19071CC0, 0x1A351A69, 0x2FEAD890, 0x33902499, 0xA218C193,
+    0x2294A970, 0xB0544EA1, 0xC54B25F0, 0x6C89048C, 0xC8203390,
+    0x237F30DA, 0xE8F10E5F, 0x6B57E331, 0x43744B6E, 0x2EEF4BB4,
+    0xEBD13AA, 0xA9024B04, 0x22895C31, 0x321C459A, 0xFCEFD3EE,
+    0x94772392, 0xA094B3F3, 0xC070FBB2, 0xF30ADCDF, 0x8D294C6E,
+    0x89E4C299, 0x47DE058E, 0x841A807E, 0xDEA7608F, 0x3A45D7AE,
+    0xFE08A063, 0xF2C65E08, 0x4C653ADB, 0x8E4BED1C, 0xC85C1323,
+    0x63DF1750, 0x4EF4B72F, 0x209903A9, 0x3ECCC1C6, 0x4283795A,
+    0x205AC943, 0x38B1ABE3, 0x1241AC5D, 0x7C645871, 0x747695BB,
+    0x29206570, 0x31BACE6E, 0xFDEEDAC9, 0x4DEFF536, 0xCD6CFDC0,
+    0xEB0FAB42, 0x7DFA5EB6, 0x8363D9BA, 0xCFCD2514, 0x69FEB823,
+    0x10BDBDCD, 0xE4C27020, 0x56DCF966, 0x9C97BD95, 0xCDAB9269,
+    0x8316F55E, 0xC62F7354, 0x5415281A, 0x31EBDCED, 0xCDF7A05D,
+    0x5F674F71, 0xF70EE58B, 0x26037964, 0x584174B4, 0xFEA5520C,
+    0xD01A8007, 0x7F2772E8, 0xC2FF1456, 0x7B2CA1FB, 0xE938BBD0,
+    0xD96CCCF2, 0x9AE8088B, 0xF3A25E6B, 0x3780417E, 0xB9E2917D,
+    0x95872990, 0x12D99C68, 0x2FC5DDB0, 0x55437D2B, 0xDB9C14B7,
+    0x6BBE6AF9, 0xFBDC9201, 0xDCB32A70, 0x1CABF45D, 0xD8BCBF4F,
+    0x271AE6A5, 0xD34B8953, 0x58BBFB3A, 0x537F049A, 0x55B51226,
+    0xCD809DC9, 0x846DB4EB, 0xED476D72, 0xEFC8F8AF, 0x6AA3228D,
+    0xA363F656, 0x2207127, 0xA1BBE245, 0x2AB58A00, 0x637810C9,
+    0x91F61AD, 0x347D333B, 0x1E9598E3, 0x2E7BD8C6, 0x8DCE469F,
+    0x73B82620, 0x9257D4E0, 0xD9580F88, 0xE8EF6D53, 0x2D9FAC45,
+    0xB56E2C6, 0x9B369045, 0xB50702C6, 0x955D3700, 0x577CC21E,
+    0xED02FCBA, 0x73320B99, 0xB55DE16B, 0x7F578129, 0x3F6FD052,
+    0xF211A764, 0x9B7F9204, 0xC61EDC01, 0x1363AA4F, 0xEFAF1CF2,
+    0xE5AF97EC, 0xEEAD4FB7, 0xF41B649, 0x373087FB, 0xE81355EB,
+    0xE04FF410, 0xFD04F4F7, 0xFA269CEE, 0xBE8D7535, 0x5FC007DE,
+    0xCF085F76, 0x94D7201F, 0xAF49F41D, 0x8D6E7F, 0x9D63B6ED,
+    0x9A2A0877, 0xF06123D9, 0x6624C891, 0x508266E4, 0x6921EAA4,
+    0xD6E69A49, 0xCDA0F920, 0xA5870B5E, 0x1A93A2CF, 0xE3A030C6,
+    0x6EC03FE5, 0x37FDBDF6, 0xBEFD0BFF, 0x3D3CBD0E, 0x2DDBFD7D,
+    0x8B58AE2B, 0xCAD61AF3, 0x624F4677, 0xC402CF5E, 0x431D2CC1,
+    0x5C205AE5, 0xFC3B8ED4, 0x501C36DA, 0xBC9217E5, 0x6752573D,
+    0x3BE702E, 0x8E06CF12, 0x81494C86, 0xB2DC2F63, 0x792EC845,
+    0xC6BDEDB5, 0xB255BA4B, 0x6C66C28D, 0xD1A16904, 0x93ABFF21,
+    0x94827FC4, 0x87825689, 0x314D1F33, 0xC0D8B98A, 0xC84AC57D,
+    0xEBDB0F92, 0xBA4F473B, 0x61130498, 0xA534064B, 0x3DC04FBD,
+    0xD0A701F2, 0xA671765D, 0x17464B7E, 0x4CCCB84, 0xC297BAED,
+    0xAAF8C84A, 0x631313F, 0x8E0FD926, 0x1699F616, 0xD9808C9D,
+    0x55BF5BC2, 0x27FD10B0, 0xAE975927, 0x92B3F52F, 0x9025C6B3,
+    0x95E5E313, 0x4CB83334, 0xE4A1E7B8, 0x74F7D3D5, 0xDDDC42B9,
+    0x5A89BEF1, 0xF66A6AE5, 0x33730C23, 0xEB7F079E, 0x742FEF19,
+    0x2C68CAC5, 0x2410679F, 0x9D1632DA, 0x458F4AAD, 0x8889E6AE,
+    0xA3B48216, 0xC9AF4AEC, 0xA506C8F6, 0xB6AF9E59, 0xC6340436,
+    0xA6B294E, 0xF35CF92B, 0xEB3A4113, 0x98070AD1, 0x9E61E01E,
+    0x58C2893A, 0xCC1F8C34, 0xCAD665A0, 0xD0414D39, 0x643BDCD8,
+    0x8AF801AD, 0x9ADBB106, 0x2BD02351, 0x8F890436, 0x546747D0,
+    0x6DC33C48, 0x95FA7FD6, 0x5F12C5A5, 0x5DF2761D, 0x9A9B2F8A,
+    0x8C61276B, 0xACCC7F4, 0x37A5829D, 0xF1A0F1, 0xAAED57E0,
+    0x180CD2A3, 0xDC393CA7, 0x504E7405, 0x89DE2F7, 0xA4D8C4EA,
+    0xD8BECE01, 0xD664017C, 0xF57FA30, 0x6049928D, 0x9832E166,
+    0x176AAC31, 0xA793F88A, 0xCFFA8B54, 0xA30DF1EF, 0x3B6C7611,
+    0xDEFC961, 0x9BFB79F1, 0x1483D430, 0xC3A77C0C, 0x42AC1FA0,
+    0xFA3605B6, 0x9A2EBDF0, 0x684D414E, 0xD9308E10, 0x64D68C19,
+    0xA8A9B67B, 0xF5E7B9D4, 0xC7B70ACE, 0xA6EB6DB8, 0x8A22FBE2,
+    0x3AFFDDA1, 0xFB61F7D5, 0xE057717B, 0x846D96CB, 0x20A4B400,
+    0x574089BB, 0x9F3D2DBD, 0xEEDDDB4B, 0x5E64EA6B, 0x6781DC90,
+    0xCFD86A6, 0xA92441CD, 0xAC5DCCD6, 0xE6BB5582, 0x32FA6B3F,
+    0x3ABB8A64, 0xA49D2003, 0xA965E430, 0xEC4053BB, 0x95859D40,
+    0x2672832, 0xCAC3E608, 0xF8C13A53, 0xB04EC2A3, 0x87F54941,
+    0x62A3A924, 0xE0B48702, 0xE8700446, 0x95BD4B11, 0xCFCFDF9A,
+    0x19F67E7D, 0x60853AC6, 0x468F963, 0x298066B9, 0xEE53E89A,
+    0xFC63E607, 0x6FA101E5, 0x8B2F1F84, 0x24AE7C1C, 0x385008FF,
+    0x96E75EB6, 0xF1175277, 0xE5B4A577, 0xB0C97AC, 0xC21CC45A,
+    0x5C680DF8, 0xDEB046DC, 0x1487FC03, 0x1D90CE3C, 0x712563BF,
+    0x65A26CD9, 0x4D094F62, 0xB5DFE29C, 0xF58B2A62, 0x9420A9DC,
+    0xCEC7537F, 0xC46D1FCA, 0xAD5D7B10, 0x68777A24, 0x6C096D2,
+    0xD787D72, 0xC7743F50, 0xB3D05F4D, 0x53E0A7E3, 0x9E627C6D,
+    0x1AA0959F, 0xD1E00E47, 0x8874BA26, 0xCEAC0958, 0x10F67BBD,
+    0x712C6597, 0x3478BD73, 0x4D6F116, 0xD30BC24B, 0xB98C565A,
+    0xD7C5B116, 0xA8CDAC4F, 0x4144673, 0x848F37E3, 0xADD946EE,
+    0x6F17EAE3, 0xEA0FA265, 0x41DB99E0, 0x6BCFDA5A, 0xB46ECED5,
+    0xAF67610E, 0xC7E9DF2C, 0x5CC6F0C6, 0xAB2C2BA, 0x6BCC3881,
+    0xE482C243, 0xD8053417, 0xFFDB6E41, 0xF13EEB84, 0xE8292661,
+    0xEB9940A6, 0xF0B45F98, 0x1CA82AF4, 0xCCA7771D, 0xDD5F3CFE,
+    0x58BD8E91, 0xDF9E3342, 0xA1003957, 0x4621AF52, 0xF926F465,
+    0x209925AD, 0xB1C72F09, 0x3FAB8ED, 0xA15C0A17, 0xDBE73D2C,
+    0xF917CE51, 0xED047661, 0x7361B752, 0x1AAA57A8, 0x31445667,
+    0xFEC0FD81, 0xE3073574, 0x7D36F720, 0xF418181A, 0x1CB8758E,
+    0x8E85AFBA, 0x407E9AD9, 0xF724E308, 0xD030D3ED, 0x4610418E,
+    0xE799EA4D, 0xF8B68F92, 0xB84B9ACD, 0x4B8168C0, 0x9888977,
+    0x216F3B3E, 0x5C49C1DB, 0x759E718D, 0x7C4309FF, 0xBF6DEE2C,
+    0xE566F231, 0x774B0A7A, 0xBE55CCFF, 0x3081B8CD, 0x2284369E,
+    0x2FDF7473, 0x3AF68AC7, 0x6047E9B8, 0x3743BA0E, 0x691D261,
+    0xADC440E1, 0x24150207, 0xFBFE466C, 0xF767E860, 0x8157332E,
+    0xFB54D774, 0x1AF34C22, 0x74E05695, 0x2101FD57, 0x2904274C,
+    0xA1294E9A, 0xF43CA18F, 0x4FA79EB5, 0xAFD1C9EE, 0x6EB3953F,
+    0xDDFCB3AA, 0xDB48F7BA, 0xE1742183, 0x8A78CEBD, 0x225CD669,
+    0xD76B771A, 0x3520113, 0x428B2892, 0x3A5CE8DD, 0xAB4AC42C,
+    0x2928BE8D, 0xC34E3031, 0x93F0CB9B, 0xB7A6FDB4, 0xEEB2B85E,
+    0xC393597B, 0x9D8457EF, 0x91F0F0FA, 0xC54AEA3C, 0xC639521,
+    0xB668AFE4, 0xE4CCE3CD, 0x86223A5D, 0x6A51A2EB, 0x4333C505,
+    0x3233B8B7, 0x1D01F51E, 0xF0C691A6, 0x699EBC2C, 0x7FEE8DBC,
+    0xCC50E42A, 0x7951DB68, 0x8CF01752, 0x33D33841, 0xB46E353A,
+    0x700B65B, 0x59ACA844, 0x38631893, 0xC32D0F92, 0x6897EFDD,
+    0x3F93BCDD, 0xD50E33C3, 0xD0075F1D, 0xB3CB6096, 0x875896CB,
+    0x5DF6651, 0x8E2D197F, 0xCDF68F10, 0xC74018CE, 0x83E6C42A,
+    0x994DEA76, 0xF932D8AF, 0x98775C2D, 0xF79CAAE5, 0xF2BEB839,
+    0x7318C6DB, 0x3AFD6D85, 0x37F18BDF, 0x10194867, 0xA73B5205,
+    0x3F06A1BD, 0xBC8026DF, 0x531CF753, 0xCAFAED74, 0x817C9E70,
+    0x32338A3F, 0xA5177C74, 0x9A3C131F, 0x90F9AF0, 0xE9281B62,
+    0xEDD87C1E, 0x16577CB0, 0x5E3F7AC3, 0x4E49E1EA, 0x495C1B67,
+    0xC282F5FE, 0xF8993B1, 0x47563C68, 0x49FA0716, 0x26A55B80,
+    0xDF870F8D, 0xFBB8DDA5, 0x130EA4E3, 0xB0B66F1A, 0xD7B92F0F,
+    0x55FD4759, 0x6D11AC86, 0x8AB0B6F8, 0xD8C8C8B0, 0x758DA8A,
+    0x9CD589F, 0xB808C0A0, 0xB2C7A3F3, 0xBA40DA44, 0x937532CF,
+    0x279CFDB2, 0x545896EA, 0x387A8F38, 0xB2E5F9D0, 0x7566CA0D,
+    0x51B45DC4, 0xA93B6EAE, 0x1C22D8D5, 0xEB96BD1D, 0xB8F40750,
+    0xCB7DCF85, 0x188F6018, 0x95BA817E, 0xF7C19E4E, 0xAAF97DDA,
+    0xE5BD967B, 0x1604352F, 0x3758C3BB, 0xE2FA13D1, 0xE3666F4E,
+    0x218059EA, 0x2F4750EA, 0x2F065B46, 0x8FC4F43F, 0x2F45422F,
+    0x45928A5E, 0x77055776, 0xBB8103E1, 0x160EFF29, 0xA704F79B,
+    0x6655E735, 0x2C19DC79, 0xE407A7CD, 0x9F4AE1F0, 0xBED7DCE5,
+    0xA870A304, 0xDC413709, 0x903181E, 0x7C1F6803, 0x44971A01,
+    0xF7A81ED1, 0x5DDFB023, 0x2D90CFBB, 0x7F7A432A, 0x35F3F5B0,
+    0x7D935FC5, 0x1D99E7BB, 0x8EFC82B0, 0xAB0DEF56, 0x70702FA1,
+    0xCF0064DF, 0xDD9DEAA9, 0xF05F927B, 0xB483A6DD, 0x9B7388B8,
+    0x2FD82389, 0xAC982F20, 0xC86AD76F, 0x15C6977C, 0xAB10A137,
+    0x1433E4A0, 0x2762D44, 0x1CB5399B, 0x310A54D8, 0xD4B8623A,
+    0x40FAB5F3, 0xC2D51618, 0xC1F4AF55, 0x17C18E1C, 0x4F37D33F,
+    0x2DC9F168, 0xF5BB9754, 0x716FB1F4, 0x7CFB1CE8, 0x1333224D,
+    0x344C13B3, 0x7798CB50, 0xB4278C76, 0xD7CC1B03, 0x168B21E5,
+    0xF7D77AAB, 0x3B651846, 0x639EB0CD, 0x68EB3E8B, 0xEC82FE45,
+    0x622A71DE, 0xAA05B6CB, 0x878B59B1, 0x3E7FB616, 0x1D650408,
+    0xF21F8C64, 0x9BF7BF7A, 0xA0874898, 0xFE4E3C6E, 0xFA36122E,
+    0x1BCDF4FB, 0xC371B365, 0x8F791BB3, 0x9833AD98, 0xE84887FC,
+    0xF8988AB6, 0x180916E2, 0xB587E39C, 0xD5C884C6, 0x27B6BFEB,
+    0xD8868D1E, 0x689DA503, 0x936B4EFC, 0xDE0DB3C, 0x7950FDCB,
+    0xA61C81C5, 0x9F1C93B2, 0xC983179A, 0x6F847EB0, 0x6F7F899D,
+    0xD270412, 0xCC255717, 0x763112A0, 0x8725C96D, 0x48BC2863,
+    0x85F13BF0, 0x6D8E0251, 0xB7E66CC3, 0xA4F5829F, 0x8779F381,
+    0x16A5E04F, 0x3DF42C14, 0x367F06A3, 0x3BF8666C, 0xC6649CFB,
+    0x4DD9808F, 0xB4F9AFD, 0xC2642410, 0x9740E4F6, 0x8FB667BE,
+    0x4D4B0D3E, 0xE9B236F7, 0x6E30550C, 0x79DA7B48, 0xE721889D,
+    0x79D9B21A, 0xA06B8C2E, 0x997B1696, 0x4383FC27, 0x8B77D293,
+    0x6FAE2A9F, 0xB45ED194, 0xF38E2C59, 0xEAA0D05C, 0xA3BC449A,
+    0x6EB0BB4B, 0x6B242CFF, 0x7FCA0B8A, 0x47221D33, 0x4E18FE39,
+    0xF4691580, 0x6D03D791, 0x3B937AC5, 0x9CB761C3, 0x42812232,
+    0xFB987D6C, 0x86AD164E, 0x5D8CED49, 0x22D6D058, 0x42FADF98,
+    0x9363A1B3, 0x83C6DB74, 0x7AF44F4E, 0x20086D60, 0x7A37665E,
+    0xC4A29C82, 0x330F278B, 0x8750B539, 0xDD2E83D0, 0xB8E002B1,
+    0xF2A9323F, 0x91B60885, 0xDE83F01D, 0xACA126, 0x2F0FADA2,
+    0xC0E879A6, 0x7C715655, 0x16642BA2, 0x43B9C083, 0x95F6789D,
+    0xE6576886, 0x46BEF133, 0x84199FC3, 0xC45BA082, 0x26489AC1,
+    0xA4FE268A, 0x633A25B0, 0x4FCD341D, 0x8E7374B3, 0x7F8A3466,
+    0xC82B53F7, 0x2E2114DC, 0x59213BE7, 0xE72A2395, 0xAC5F982B,
+    0x8F63E9D8, 0xA68BA42E, 0xF0E30E92, 0x580FD13A, 0xB2FCB7EA,
+    0xF3E4C077, 0x2C8588B, 0xC31F5E5, 0x104982D9, 0x2C2F03E3,
+    0x8F1791C, 0xCE14310F, 0x1696133B, 0x1BC68D6D, 0xFC488B95,
+    0xE0E7FC31, 0xBDF0152B, 0x24F78B82, 0x45BD4367, 0xC89AF4B9,
+    0x9698650F, 0xFB2E131A, 0x82B7A451, 0x9F6990FE, 0xB6EDE6BB,
+    0x68D5D90, 0x51FE559E, 0x9B54ECE, 0xC09D3AB2, 0xD9BA990B,
+    0x4CF02BC, 0x70067D7, 0x3568DF20, 0xFF1D7AE4, 0xF1C67DE3,
+    0x5ACC7F95, 0x89ED16EB, 0x6EDCDC94, 0xDF367991, 0xF1D48A79,
+    0x21AA30FB, 0xADA2B5B3, 0xC40A5761, 0x5769556B, 0x5E1510A2,
+    0x5741566A, 0x25B88D83, 0xFD22574E, 0x6E9B2CD2, 0xF5CE960B,
+    0x67F938EF, 0x1A1E3672, 0xFBCE5BDB, 0x756BACAB, 0x2F177A71,
+    0x31F3EFC6, 0xB8263FBA, 0x9A1F772A, 0x84DC1FB0, 0xC907ED89,
+    0xAD3C6092, 0xC225B6C8, 0x37EE4F54, 0x4BDDACF2, 0xB5E944CB,
+    0xDC26F39E, 0x3BCE02DC, 0xC01F2632, 0x89AFE3ED, 0x600757F7,
+    0x4804A684, 0xC4F3FCB8, 0xEBCAA904, 0xE0069A2E, 0xA2FBD213,
+    0xDB736C4, 0xA6930699, 0x71FB43C0, 0xF66C955C, 0xFBD39B5,
+    0xC87D1801, 0xE9D2DD1A, 0x78DA23CE, 0xCADBA5C9, 0x77015761,
+    0xF5581BDF, 0xDEB4DAA0, 0xAF7E41B0, 0x71347196, 0xF8A29A93,
+    0x8DA3BAE6, 0x73396AAD, 0xD4DF7765, 0x326AFF23, 0x27888A0C,
+    0xE48AC062, 0xB9F18047, 0xDE9830DA, 0x8EF78C4D, 0xFBC1896E,
+    0x9BB566A6, 0xB640ED13, 0x8B0D9D1E, 0xD84B471D, 0x4040EFB4,
+    0xF6DF7908, 0xCB8ACF04, 0x253494DD, 0xA85F6D88, 0x1326822,
+    0x61EFDFB8, 0x1C78154F, 0xB13866B1, 0x3ABE5DBB, 0xBB5907BF,
+    0xA1A57FDF, 0x410549C8, 0xA9A364F4, 0x2A371B73, 0x24AC7296,
+    0xA01C035C, 0xE839029C, 0x6E12051E, 0xE6A549FD, 0x345F10FF,
+    0x3BB57347, 0xBDBF3A6A, 0x2A41C3C8, 0x6E0232B0, 0xAE66D42E,
+    0x3BE90433, 0xE185FBF2, 0x9BCA91FE, 0xF4FFB74E, 0x142B6971,
+    0xA75CD7B, 0x9B900DDD, 0xEC56B79, 0x2FE0CD8D, 0x87BE8237,
+    0xB38A7226, 0xB5D8B437, 0xAAADC41D, 0x8014E227, 0x38D84DD1,
+    0xEDF5294F, 0x862F0F, 0xD69F77F6, 0x409C3B68, 0x2F12B0FC,
+    0x32A670B9, 0x5746EE2, 0x96B4901A, 0x57208639, 0xA282A77D,
+    0xE9D9F48E, 0x651ADDA6, 0xFF5E974C, 0x37C833C, 0x41F2BD58,
+    0xDFE1D009, 0x32222DA6, 0x22201781, 0x64A06BAF, 0x8F188902,
+    0xA9C2A07B, 0x617C7DF7, 0x842DA704, 0x40AFDB72, 0x49625110,
+    0x72484F13, 0x7340AC89, 0x6C6A2F36, 0x828EF5F9, 0x20344923,
+    0x21D3304F, 0xD6EEB7C3, 0x8F99732F, 0xEBA045D5, 0x5C0065D4,
+    0xEEB5E899, 0x1B079C47, 0x6198EE3B, 0x946A805F, 0x7C19F966,
+    0x75E8F043, 0xFD9880BE, 0x47BF619, 0x9C001ADB, 0x7438184B,
+    0xA3787EF2, 0xA461EF4E, 0xEB515D0E, 0x64EFA69D, 0xD41F3145,
+    0xD08A900B, 0x495968AC, 0x746639C9, 0x43E85DCB, 0x62E55B3,
+    0x6B913D8E, 0x2685D73B, 0xE4F98C19, 0xB404BD4B, 0xFEA327C5,
+    0x1E0CC908, 0x71BC53EA, 0x530AAECB, 0xBD2977B, 0xB661A52,
+    0x86560EE2, 0x250E2591, 0xDA57D5B3, 0x347D3C22, 0x6CE15221,
+    0x6E5288EB, 0xA79875F3, 0xCA89972F, 0x36E93777, 0x257262E1,
+    0xD1D4E5A4, 0xF7ED5D52, 0xECE58036, 0x644ACA69, 0xCA36DFB8,
+    0x60EAB44D, 0x46FB8AB3, 0x81E6C199, 0xD5AA5C63, 0x4A7CB01D,
+    0xFCC109CD, 0xD999C46B, 0x3FA4C688, 0xC95C0FBE, 0xA1E9DD3,
+    0xBE9EAEF6, 0x1A3014D7, 0x729A662, 0xDC8178FD, 0x7FCAA1EF,
+    0xD4005420, 0x2A904DAD, 0xEE7E52DB, 0x886C0F23, 0x12D49E10,
+    0x2B3F3B39, 0x3373A6C6, 0x5D0759F5, 0x8CF5EF25, 0xCE02371C,
+    0x2FFEEFDE, 0x5D9CFD69, 0x2B5BB7D0, 0x5A378EA9, 0x5BED8331,
+    0x9C1A37CA, 0x702799F, 0x4D37A8EB, 0x370CEDF8, 0x43B95BE0,
+    0xA0C1E534, 0x204130B2, 0x8E4995AC, 0xCF1C3C28, 0x3E901F78,
+    0xB0F43C57, 0xED4B7492, 0xABD3C5CD, 0xEA95ABC4, 0xE03B739A,
+    0x58388E80, 0xFDF22044, 0xF4379C7E, 0x87CFA0C, 0xAE9CA79E,
+    0x41DCB004, 0x8F69512D, 0x73ED4756, 0xE215297A, 0xD931A6AD,
+    0x59866B3D, 0x61825B1D, 0x4F5099E1, 0x25AE168B, 0x1272D5C6,
+    0xBE071035, 0x24314F71, 0x82F4B23F, 0x6C7F3385, 0x36CF0505,
+    0xB71C0E3D, 0xE9F881D0, 0x27F0C290, 0xF4BE30D7, 0x88315CE8,
+    0x9E04FD20, 0xDE197591, 0xCF0D2FF4, 0x67A4C473, 0x158447BF,
+    0xA4B37C88, 0x27918292, 0x5FDE3DF0, 0xE8A93C3D, 0x886287E8,
+    0x746E199B, 0x9A894103, 0x7A529374, 0xA195E2AF, 0xAA3EB0C6,
+    0xF70788A9, 0xCE2B7F30, 0x9C4724AA, 0x902EB7A8, 0x2CBBB407,
+    0x3799651F, 0x9016E9D0, 0xD1C0ABC8, 0xC7684FDD, 0xE4670051,
+    0x25B69E83, 0x1CEC9BBF, 0xD066D2B4, 0x2AD4BF14, 0x7AFBD3CF,
+    0xCB8E5EFA, 0x63B67572, 0x89F7E3F3, 0x8E8D39E6, 0x60617ECD,
+    0x9EECEA31, 0x59E57FAB, 0x807AFCD6, 0xFD0397B8, 0x3C57D963,
+    0x9A972CF5, 0xFC47B628, 0x9CCFAA8B, 0x405869C3, 0x3CC128C1,
+    0xE154C33E, 0xBE53F87D, 0xD23C7947, 0x4CBEB3BB, 0x1F068FFA,
+    0x8A7D350A, 0xB822F33E, 0xFB3BB431, 0x741D2D0F, 0x81FAFE09,
+    0x80B8BA3C, 0x30B4BE94, 0x4B2A2909, 0x31740925, 0xE68C0BC9,
+    0x8E7F31D4, 0x29DA2599, 0xB9D267C9, 0xEDE811D2, 0x8BC7CBC3,
+    0x69DDA8B6, 0x879E1212, 0xF915F0F1, 0xBBCDB1AD, 0x3A01011A,
+    0x7CD005C4, 0x475FC718, 0xF03F454B, 0x7457F264, 0xB22D9DFD,
+    0x569DE931, 0xB585EFEB, 0x9A183445, 0x9CB353AC, 0xE3AA9817,
+    0x32E0722, 0xF0C7595E, 0x316DBD6A, 0x96D0F65C, 0xA6F0ECCE,
+    0xCB8A9494, 0x5B077241, 0xD36BBC7, 0x9C4CD0F9, 0x108F5B32,
+    0xC43C599A, 0x7B10108A, 0xA4106EE9, 0x3860CF99, 0x87B782C,
+    0xF667524C, 0x129929C, 0xEA85C1D5, 0x1A07973E, 0xB9524891,
+    0xBC02BD1F, 0xF378D7F, 0xD0BED4D7, 0x5B782DE2, 0x738681A,
+    0x4BA1192C, 0x46DF1224, 0x4529AED7, 0x9B1DB01D, 0x810AA334,
+    0x661982C8, 0xD3B32F94, 0xF50AC9D6, 0xCE9107C4, 0x203078BF,
+    0x6B0F3B2B, 0xCF63520C, 0xACA9E5BF, 0x7FBE448E, 0x51BD1E2F,
+    0xDF958295, 0x114A9693, 0x60FCBB39, 0x6669B642, 0xC490D54,
+    0xD19C8DBC, 0x14CC7B2A, 0x7106D506, 0xAFDADD98, 0xAF398DF4,
+    0x88AC5400, 0x1912BF0A, 0x5389D050, 0x5AF6233, 0xF10842A3,
+    0x94DD7008, 0x93812804, 0xD8111DFD, 0xB7C97490, 0x7748A45E,
+    0xE70A47A0, 0xC29B718E, 0x55783AEC, 0xA2789E21, 0x97488EBC,
+    0xD9222F6A, 0xBF74BDD2, 0x9A983E5C, 0x6CC067D5, 0xBCFDD3B2,
+    0xD7A2A5FE, 0x4733F2F5, 0xC7AA3556, 0x1CDB485D, 0x31755CA0,
+    0xB9F8E9A7, 0x1346410D, 0x7D885AD7, 0xA30030D8, 0x9813B41C,
+    0x8A64EFD4, 0x273F4CED, 0xFEDDC3FD, 0xF34D9687, 0x6B67F2DC,
+    0x13F72B5A, 0x96445DDB, 0xAC94658B, 0x8FBF54BC, 0xA7C13389,
+    0x95814EA3, 0x7823E5BC, 0x544C27DB, 0xECE6439B, 0xD1141B27,
+    0x7A95ACF4, 0x806E58E7, 0xD07B5422, 0xFD0353AE, 0xC1840431,
+    0x1DD89E9, 0xA102016D, 0x3730505, 0x1F91E46A, 0x3279C793,
+    0xA060010D, 0x9BF86C80, 0xD0C35484, 0x33E81EF7, 0x1C4D3EA7,
+    0x6C2A9935, 0xD65E2FB1, 0xBB1CA42E, 0xEA3E3609, 0x7B478C84,
+    0x70C1DF93, 0xA872CA92, 0x7C025178, 0xF3B19C7D, 0x6F2BD89B,
+    0x1AD7BBDC, 0x39A48FCC, 0xAB5B72E1, 0x821761B9, 0xD2368C1,
+    0x20ABB349, 0x29A3F960, 0xFDB18DF1, 0xC4118A52, 0x5E28E88A,
+    0x549A3386, 0xD81024CE, 0x82DAD5E0, 0xB20BCD42, 0x9DEA0D36,
+    0x49A4992D, 0xAFCB2026, 0xCE7536E8, 0x2C191A65, 0x24FEE0D6,
+    0xA769AB6D, 0xF47E292E, 0xCB501191, 0x6DE13907, 0xF1343277,
+    0xB32AA746, 0xB055DB9E, 0x87CB8583, 0xA546A4C3, 0xF06F809C,
+    0x8FE7A8AA, 0xD0E4037F, 0xD81FCF88, 0xF85830C2, 0x3D6F4840,
+    0x5A43700E, 0xCD300C58, 0x3B81C27C, 0x8AF86EA8, 0xF65935FC,
+    0x46367D7, 0x7FB75E63, 0xBB28A406, 0x173F982, 0xCB92DD14,
+    0xAAA0B1D1, 0x1BCA8892, 0x64D21, 0xFF081A44, 0x8706E93B,
+    0xB7DEFAD9, 0x4A6DEF76, 0xDA1670DF, 0x94ABCEBA, 0x465DA4C6,
+    0x2484496C, 0x97BB3321, 0xEFB09CB, 0x2988AA2E, 0x2722344E,
+    0x5301B744, 0xC5E16C47, 0xF7E05D01, 0xCBE7C20F, 0x4882A6EA,
+    0x7168CF40, 0xA98A2747, 0x35F8E15A, 0x5FAF49F9, 0xD2008D24,
+    0xCC45A63, 0x858A3255, 0xE4C095B6, 0x7074F7A5, 0x699C98FD,
+    0xF0BFE2EA, 0xBDA35C64, 0xE83B891D, 0x7CD09FEA, 0xE8735FDD,
+    0xFEA27F06, 0x631D71D3, 0xA08136CD, 0x42395363, 0xDCBA6E41,
+    0x1562897, 0x4B1061A9, 0xB4F9640B, 0x38D24E3E, 0x76DF4423,
+    0x94B5ED97, 0xFE6AB3B6, 0x6B329B8B, 0x37AFD275, 0xC9ABA12A,
+    0xEC9693B, 0xD49B5585, 0xE0C2BEF7, 0x315D40A8, 0x34FBE3A,
+    0xEBE81550, 0x569F6FC8, 0x5A9C8404, 0x9DBA0090, 0xFE985DE8,
+    0xFF4209AE, 0x89F9E7AF, 0xF841164C, 0x6B4B8F5D, 0x95CB1085,
+    0x1990660C, 0x31263B36, 0xCF8F435C, 0xDEBCF88A, 0xD1EE25C2,
+    0x53D80B69, 0x9EB8F01C, 0xD682EA3C, 0xEEE79205, 0xA7EFAC65,
+    0xE9AA6899, 0x3C1E197E, 0xC8ABE1E9, 0x7BEFE9CA, 0xE792E7D4,
+    0xA955D60F, 0x3FE8A02F, 0xC963FDC1, 0xB3D53E43, 0xE28FFC12,
+    0x7D5BECCC, 0x18E9F223, 0xBC8B0465, 0x7ED8EEFE, 0xBB90FFEE,
+    0x904A9F3A, 0xBC467FF, 0x8AD43A15, 0xF3FC404A, 0x2492D5F4,
+    0xBB3F5025, 0xBED0B8BF, 0x467FE6C2, 0x36E55C77, 0x8E2CAC4F,
+    0xD12D325F, 0x68A4D268, 0xB1AA0895, 0x755B98FC, 0x2314C4FF,
+    0xC3667346, 0x8003B9E8, 0x1185476D, 0x227B69D8, 0x5BADD019,
+    0xB06567BF, 0x2B837581, 0x9E11F7, 0x158E67AE, 0x339AA6FC,
+    0x8FE50AD9, 0x65902A97, 0x42917220, 0xF9AD39C, 0x2DAAD225,
+    0x9673B896, 0xFAE150D6, 0xBEDE3417, 0xD233D722, 0x7E67F33C,
+    0x6E150E30, 0xC856792A, 0x28EF69BA, 0xE2AC7866, 0x928D0A4A,
+    0x8032C4A9, 0x3D413533, 0xC1BA5CCA, 0xD2BDAC83, 0x94198A14,
+    0x3A25972F, 0x253EC030, 0x42D7A1F5, 0x97C28C1C, 0xBE4D0710,
+    0x92F31B62, 0x73CA2F55, 0x15FC5417, 0xEF76B1C6, 0x655A963D,
+    0xBC17C3FD, 0xD5BED3BC, 0xAB0E4857, 0x38BAD61A, 0x8C17E47F,
+    0xE3C27887, 0x45D2A34, 0x6D48333A, 0xF400B767, 0x6ACF41B0,
+    0x88DA15A9, 0x3FA0EAB1, 0xAF7B3786, 0x87F182FF, 0x4112A079,
+    0x53360864, 0xDB5CE625, 0x630678D7, 0x63E01F17, 0x7BF658F1,
+    0xB5E4F1A3, 0xB30E4393, 0x27454C31, 0x8E7E0E2, 0x2151A5F,
+    0x2892E2B2, 0x92B53840, 0x1EB3D483, 0xA4273A65, 0xF0CC632,
+    0x99AC2694, 0xE0A19111, 0xC7FBA613, 0x46C8F873, 0x88A27741,
+    0x7E9A5972, 0xC2E76F79, 0xA5CA8180, 0xA28FF0EE, 0x2A1F7DE1,
+    0xCC130B22, 0x50ECFD8A, 0xF5BAA999, 0x5FA2EC9C, 0xC1B5C5C4,
+    0x90EC0E5D, 0x9C26620A, 0xA97D2935, 0xE1C08B89, 0xCB574B80,
+    0xB3DE8B61, 0x1AF89CA0, 0xFD4A77DC, 0xED9485E1, 0xAF804C92,
+    0x6B8EB167, 0xDCC836B6, 0x85A7FFFD, 0xD4E9A94A, 0x77DDCC31,
+    0x8897B5F9, 0xA4FA88D3, 0x8ECB3E82, 0xBC175E89, 0x963A073E,
+    0x547520C7, 0xEEB81BFB, 0x1D8B1867, 0x78833A4, 0xE40A0CCB,
+    0xF8D5452F, 0x954BDCF6, 0xAC228FFA, 0xE6B32DF3, 0x181ED541,
+    0xACE26A73, 0xF1C1440D, 0xA1B93EDD, 0xE90FF70A, 0xF6741843,
+    0x4DF581AC, 0xBE785B32, 0x751509B5, 0xC30AD864, 0xC18D8A72,
+    0x3BF07FD4, 0x827B4CBA, 0x7DD39A4F, 0x2CFEFE25, 0xE071F371,
+    0xC0C3F6CB, 0x1FD70F85, 0xFDABDA88, 0x8F308991, 0x4CD794F9,
+    0x5D18B022, 0xC13D5FC2, 0xD84337F, 0xED868BB8, 0x9904CD2,
+    0x7551499C, 0x124B262, 0x5139C2A5, 0xEF56F59B, 0xE8B87B40,
+    0x2F030010, 0x42D2E271, 0x4E344F3F, 0xC87CDFE1, 0x44A615C7,
+    0xC32DB543, 0xCFC889E4, 0x60078825, 0x786F5917, 0x2DF9E82,
+    0xEE26DA93, 0x48D0C94, 0xE97D5456, 0xF487F2EB, 0x35A47D65,
+    0x183DA0CA, 0x1A7E1218, 0x8D2674C5, 0xB38D0910, 0x5D9C871C,
+    0x7B463ED1, 0xBBC90FFD, 0x31DED99F, 0x5171DCFA, 0xF9413D0B,
+    0x632A00FD, 0x7B6DA34C, 0xA475C597, 0x8E157360, 0x5911736B,
+    0xCA19D544, 0xF487D465, 0x6E749BB9, 0x888BFB52, 0x3FDAD497,
+    0xDB5D401A, 0x7015A4EC, 0xC1F571, 0xB2D7671A, 0x8203032F,
+    0x5A755E9, 0x24F25BF5, 0x4D2AC51B, 0xE5950FA7, 0x20196F5B,
+    0x68E90D90, 0x5D24196C, 0x9CFCD1C0, 0x745C0318, 0xEEB977E8,
+    0x14AA16D, 0x80662EE1, 0x7BD55DE3, 0x35EE2B08, 0xD3E8051F,
+    0x3D0EA4B5, 0xD551399E, 0x8FF94435, 0xDD4E34ED, 0x9139E4A3,
+    0xE6AF7E5E, 0xE1ED4EAF, 0x638D2846, 0x7084F7EB, 0xF9705E17,
+    0x2E7A89DC, 0x45855252, 0xBA8E51C7, 0x8510425C, 0xA97AF6D,
+    0xF0C27DA, 0x9E00CA15, 0x3BCC0651, 0xEEC38CA9, 0x19597B08,
+    0x4C68AB5D, 0x16CA41DB, 0x35EFBEF9, 0x1E441529, 0x25131FA1,
+    0xC3D8483C, 0xD8650832, 0x60D271E3, 0x47C92A47, 0x9EFBB554,
+    0xBF5DBFBF, 0xFF421FA2, 0x3A38F28, 0xAE4EE06B, 0x819945D1,
+    0xC43101, 0xA3EE9278, 0x5BAE3EE4, 0x57ACE55E, 0xC3D95551,
+    0xC00717B0, 0x38EC1B28, 0x123597, 0x6314F3F7, 0xB3F99DAB,
+    0x7226CE1E, 0xE8350DE6, 0xD7C582CA, 0xBB1D38D, 0x54E656FE,
+    0x400B60BD, 0x48291A06, 0x97819179, 0x850BF937, 0x93888A87,
+    0xF51E684F, 0x4B111E, 0xC6B37E02, 0x6C923547, 0xEF25AF3B,
+    0x8C12CE8E, 0x89296F4F, 0x3BE2C3DA, 0x8A29A35B, 0xBBE2E80C,
+    0x79D0188D, 0xBD4320BC, 0xAFF4F0A9, 0x7FAE6C37, 0xCCA1777E,
+    0xB06D2AE1, 0x26B6398C, 0x5A3E5876, 0xE814DF4E, 0xC43E9677,
+    0x4C962CE8, 0x6C274FF8, 0x8B5A1A03, 0x963E1401, 0xD8CE0DF7,
+    0x659190E7, 0x3AD63330, 0x894BFEDB, 0xEB4CF73A, 0x3731BC86,
+    0x30FE0433, 0x94F5FD2, 0x8417999C, 0x337E86B8, 0xAFE08EF6,
+    0x5B5F05DC, 0x8001C95F, 0x8C8092DC, 0x5EBC7995, 0xDCBE88EE,
+    0x9C602950, 0xE3376596, 0x5D80E318, 0xAF3AC8C3, 0x8C7EDCC6,
+    0x3E795E7, 0xDA8987AB, 0x7B7B4E3C, 0x3239CD40, 0x1B527DED,
+    0xC95DEF29, 0xE40D047D, 0xE53C10C5, 0x5BAF528B, 0xA47921F9,
+    0x6DCB9B0A, 0x7EA11040, 0xBBEFCCD5, 0x502F33FA, 0xAB5EBE8F,
+    0xD59C448, 0x8C34FF3D, 0x4A3255A2, 0x4CFFDCB1, 0x3880A182,
+    0x3499DAAF, 0xA1319450, 0xC550CCE5, 0x51026E2C, 0x73C4F05D,
+    0x21F5FAAC, 0xE1C31B7D, 0xA390E6E6, 0x7B1582ED, 0xB92B4C3B,
+    0x41C1128E, 0xF728F655, 0x3BC8AE16, 0x8A2A4E57, 0x9A8A7DE,
+    0x86065598, 0x4328A574, 0xDBDAFC7D, 0x2C5EE98, 0xEAB5CE80,
+    0xF7E8F60C, 0x7B4C3C0E, 0xE4A2F720, 0x90330B1D, 0xB6783BF2,
+    0x48A8C26B, 0x847F1AAC, 0x351DB247, 0x43E84AC5, 0xAF726AA3,
+    0x5CB4C059, 0x2C5784DE, 0xBA1111FB, 0x9F427968, 0xE41D29D1,
+    0x2CAA8CA7, 0x764C8B63, 0xBDAA6F10, 0x280277B6, 0xE4A908B6,
+    0xA6A9783, 0xD0643B01, 0x44FE52AD, 0x60B04A5, 0x194C190E,
+    0xF73DA669, 0x12EE11C8, 0x2C769D96, 0x694787A4, 0x9FB03623,
+    0xAC6F837C, 0xFC1E5935, 0x16246787, 0x4F94B817, 0xA3A4281F,
+    0x1535252D, 0x13F8F1CB, 0xAAF6A508, 0xB38E10E, 0x7A4B238,
+    0xC6A47410, 0xC864256, 0xF3C25E27, 0x94CE51D4, 0xF4ECAEEA,
+    0x32684D74, 0x1AC8765, 0xDE6F6313, 0xF8C09409, 0xFB21FD21,
+    0x6DB586BA, 0x241894B5, 0x65806E1F, 0x4B9D0DE7, 0x32DDDD16,
+    0x3B16F0B0, 0xB56CAAF0, 0xC533ED5C, 0xADE48431, 0xB5893123,
+    0xE977699C, 0xB295808B, 0x7A252898, 0xE3748392, 0x687A8ACD,
+    0xB792504E, 0xBF4E2D8A, 0xB5EC4376, 0x754D9C34, 0x17BE53CC,
+    0xC817A127, 0x732346E2, 0x29593976, 0x41D6AF89, 0x9072FAEC,
+    0xC2B22666, 0x16A150DF, 0x4D379A36, 0xE732017F, 0xA6D12516,
+    0xEA3DB9B5, 0x6E4C766B, 0xCA0ADEF5, 0x75E98F68, 0xC31687C3,
+    0x62F16F66, 0x6486B129, 0xE237231B, 0xC6653007, 0x2BE06DFC,
+    0x2BC32DC4, 0x9E3DD054, 0x47AA701E, 0x7741E537, 0xA09F9CD8,
+    0x9D40881, 0x4F02F58, 0x6A5F31BB, 0x32BBBD23, 0x4520EB05,
+    0x1DBFDD00, 0x6CCEC7D, 0x48CFC70C, 0xB41FBC13, 0x5B377E90,
+    0x3B87923D, 0xC09F6D28, 0xC1CF24FB, 0xDD6BE459, 0x8B8BDD37,
+    0xF7B103C8, 0xC1611360, 0xA8B8FCC8, 0xC16D4E2, 0x6AD23606,
+    0x951A051, 0x6FC3B984, 0x95876867, 0xA0E1A04C, 0x8267F62C,
+    0xC4B69588, 0xF53421DF, 0xC348685B, 0x59769E2B, 0x21F0FF90,
+    0x2B978BB4, 0x3FDA987B, 0x216F4FFF, 0x95C68589, 0x2286F5D8,
+    0x81E2702D, 0x88E2D01F, 0xE6F6B356, 0x2EA0C31, 0xA5E11CAF,
+    0xE17DC578, 0x2115A0EA, 0x8DC2B323, 0xEB86957, 0xF3C7BECB,
+    0xBCD805EC, 0x1121C3F5, 0xE6DEF224, 0x8EA2EE24, 0x2703D7B7,
+    0x24D73574, 0x4068552C, 0xA85F5B6A, 0x65B563E, 0x4050954C,
+    0xC7043820, 0x91E4A088, 0x19084C84, 0x7250FB54, 0xC1EC72,
+    0x9FDB2412, 0x3B78E4E9, 0x588C2D17, 0x345C3232, 0xBC7CCB29,
+    0xCB5F1F0A, 0x24EDD656, 0x7A9F0605, 0xC2EDB0E5, 0x7F01D20D,
+    0x8EB211A2, 0x74AC4C1A, 0x37EDEDDB, 0x55B9AFF2, 0x100C4193,
+    0x43CDF2C3, 0x9C75E7C1, 0xC43ABEFF, 0xB9704827, 0xDD4E6376,
+    0xEA5FA0D3, 0xC6E14A66, 0xCB163673, 0x9515389, 0x5D3D30C5,
+    0xD1FF8777, 0xC1347921, 0x21A5BAC, 0xD6CB5F87, 0xC6CE680B,
+    0x46D1E5FB, 0x9B98BC15, 0x8D1446D6, 0x184659E7, 0xAAC79D5A,
+    0x773E019E, 0xA1B9F814, 0x933D3D0B, 0x11DB7615, 0xC206A22A,
+    0xE4EF5BA1, 0xF0EFA194, 0xDE0E6C2B, 0xBE185B42, 0xC28FDE0C,
+    0xE416DD8A, 0xC636753F, 0xAFD119E, 0xB0198B17, 0x94C4115C,
+    0x76EDF82A, 0x66818700, 0x6F003485, 0x993DFB2B, 0xF5A1F91E,
+    0xDAB0080C, 0x7DF290D2, 0x72F65E9B, 0xBC126473, 0xF6050B10,
+    0xB7380CA, 0x3352530, 0x9A403054, 0xB12581C1, 0x6F8E0370,
+    0xBB5C1ED1, 0xCE738AFF, 0xE9F605DB, 0xA976BFE4, 0x68C9D107,
+    0xA2BD1833, 0x545ACCE2, 0x965FBAF, 0x12D998F, 0x2C16B1CD,
+    0xB20788BF, 0x96AADE36, 0xDF821415, 0xF1EBD654, 0x33F3C413,
+    0xF2F2A6BF, 0x2DFB0ABA, 0x96845EC5, 0xB24622DD, 0xA83EEE5F,
+    0x49DF9AF8, 0xB8DCFB8A, 0x16F7643, 0x436EFD30, 0xD90C9F8,
+    0x9C10CD4E, 0x600CB15B, 0xE686606A, 0x5EC0502C, 0x23B2DCE5,
+    0xDD5DE18D, 0x235A755C, 0xCB58A693, 0xACBEAFDE, 0xCA201FB5,
+    0x2AE90380, 0x4F7455EC, 0xCA923312, 0x1BD202DD, 0x2D92B9E3,
+    0xA2670F18, 0x831728C, 0x77D33D8C, 0x12400BDA, 0x9508A626,
+    0x9253042B, 0x63C70C8C, 0x5496452F, 0x9237D610, 0x10448F3A,
+    0x9303C709, 0x660D7EC, 0xDF6750F0, 0xBC4F14F2, 0x8F59720C,
+    0xEE5AB051, 0xD5EC1228, 0xCC3E04CE, 0xE9E4D3B9, 0x8676FA58,
+    0xF523860E, 0xF87D9BED, 0x4A6D02C9, 0xC5AD6CF0, 0x65F09045,
+    0x8C620984, 0xDC40B4CD, 0x4216C291, 0x7A44C04B, 0x1E2B5D31,
+    0xA0E77B7D, 0x12076C51, 0x22262FA1, 0x483B54F1, 0x2A7EF465,
+    0xD1395E25, 0xB564369F, 0xC94A47A4, 0xFD678BAA, 0xECEE926A,
+    0xE41A06AE, 0xE8F293C1, 0x3EB052BE, 0xD0959EF1, 0x93FF1935,
+    0x4D65E4F1, 0xE87FC1F9, 0x3BD4BB2B, 0xD5F24F5B, 0x54FF70D4,
+    0x968C7B60, 0x44F9BDE4, 0xF4894BDF, 0x3CFDDF7B, 0xD5CC3F10,
+    0xD7F952C2, 0xEA3DCB60, 0xEFDAC96A, 0xBBF8F5EB, 0x41526813,
+    0x714E3D51, 0x5E15A386, 0x1286AF4F, 0x5E1E5A3E, 0x676C9938,
+    0xA716071B, 0x14D79998, 0x5CB794ED, 0xD815EDED, 0xCB1CA55A,
+    0x9D6D74FD, 0xBE032C25, 0xF3FE1425, 0xC0CB5217, 0x3931A93F,
+    0x82DB8222, 0xD8FF587F, 0x5AD4E8AC, 0xBCF00442, 0x4298A961,
+    0x9F8CC3C2, 0x60E2347F, 0x7E090E, 0x691B735, 0x3D4C4D83,
+    0x5612B097, 0x7B8DA321, 0x2C28A057, 0xF8FE8901, 0xDA39D0DD,
+    0x465CE561, 0xA78756, 0x3B771E01, 0xE638B09, 0x201853B5,
+    0xF934D7D2, 0xBD515A83, 0xC1B5C34E, 0x89159FA9, 0x2DDE3EBE,
+    0xE27771DB, 0xB5983F05, 0xA3FD869D, 0x8ABA53CB, 0x55C8606C,
+    0xDAB769C3, 0x4C4C2EAC, 0x18EE2A56, 0x88452A07, 0x9767C386,
+    0x5C0418D6, 0xF79CA785, 0xF291195D, 0x9B0C286F, 0x68460BED,
+    0xBF0079E5, 0x9906D932, 0x2F9E5535, 0x2A3C4947, 0xF0E240C3,
+    0xE835A264, 0x43F38C0, 0x82DAADD8, 0x313612B1, 0x560D56FB,
+    0x61BD734A, 0x58FD6B36, 0x2C45C40B, 0x55F70159, 0xA21A817D,
+    0xAAA6FCE, 0x85BFDFB9, 0x1C71DE25, 0x56CB4C2C, 0x50FD91E5,
+    0xF2340E88, 0x72BD5702, 0xB4FFBD3A, 0x1B35B171, 0xE94A34BD,
+    0xC4C77575, 0x95B10420, 0x2471BC3F, 0xCB429841, 0x6DC5347F,
+    0xC93CF782, 0xF1D26B2C, 0xEB2A260F, 0x67C3AE9, 0x34A56A4,
+    0xF1F3D01B, 0xD8295F22, 0x7F9E5D4A, 0xE4DB3DEA, 0xE1531DCB,
+    0x2C5FF857, 0x73622A7C, 0xC2691F1, 0xBC622B61, 0xE6A08C89,
+    0xBA1807D4, 0x43ADBE43, 0xD90D427C, 0xC7A5C24, 0x613ED316,
+    0xEC810B10, 0x1049BF74, 0x9A14C123, 0xA7B24E7E, 0x73254165,
+    0x2C54081E, 0x14FF25AA, 0x7A12F3B4, 0xB4DF7C56, 0x89BFE8FC,
+    0x5D5A04A6, 0xBE007173, 0x829DF863, 0x63E5E57D, 0x58F64C28,
+    0x31A38144, 0xE843289B, 0xB48DFAF1, 0x2B335C2A, 0xEC3C96CE,
+    0x255543F6, 0x33F17311, 0x3C60C51A, 0xE5D0D660, 0x5E162559,
+    0xA2D9416, 0x9DDE4967, 0x28156A65, 0x71650796, 0x74EE54D1,
+    0x3E8C19F7, 0x797C1E42, 0x2C536DFD, 0x2F3EED4D, 0x3BFC7C95,
+    0x8EAEF87D, 0x18F5B02A, 0xA3532651, 0x24508E13, 0x280B9049,
+    0xE4FC61CB, 0x388BA30F, 0xEC180A43, 0xBFDE77A4, 0x98CDB399,
+    0xF82B586D, 0x38525AE7, 0x9D857BE8, 0xDD939D18, 0xD5CA6EBA,
+    0xB70DDBA, 0xDFF43867, 0xD06AB2D0, 0xD8C78BB, 0x78F6AE4F,
+    0x4C9A58CC, 0x9F9AA50E, 0x7D6A3912, 0xD897C7E4, 0x82F5939D,
+    0xA4A9FFF5, 0x2CB56FDE, 0x3E082D4B, 0xB829DC58, 0xE4515CEB,
+    0xCE585A33, 0x27901244, 0x68860E95, 0xE156A451, 0x9E351FE0,
+    0xC69BD757, 0x4B2C4A2B, 0xD5DE5A91, 0x3557B0DE, 0x99E910B0,
+    0x975BE470, 0xDB4DE130, 0xE4C6DA1D, 0xC2BC058F, 0x37544906,
+    0x12CC200E, 0x54569133, 0x6586FC03, 0xF183C0CF, 0x642583E,
+    0xFBE882CD, 0x8A098C35, 0xE8300988, 0xFE835E55, 0xEA74FD24,
+    0xF3127AB2, 0xEE8379F2, 0x3F136FD2, 0x472AA942, 0x3BC1A7D7,
+    0x5B6A8A98, 0xF039CCF3, 0x5E55425B, 0x3F801B4, 0x44556FB4,
+    0xCC966D37, 0x56E32B90, 0x2BCDA2E5, 0xC70F1125, 0x8C2A015C,
+    0x3D37FCA7, 0x2118A4EF, 0xCE051A9C, 0xCB84DCB9, 0x8451C9E0,
+    0x4BDB1900, 0x8FC71D5D, 0xF61FD749, 0xA696D2E0, 0x6EED502A,
+    0xB345CE8B, 0x76FCDA8E, 0xBE4A45F8, 0x8375E9E7, 0x625FF29B,
+    0xCEC61240, 0x3876B21D, 0xBA8C8F59, 0x8CD169C6, 0x9F82251F,
+    0x2E6EC495, 0x99319E, 0xB0160B46, 0x8B77EDD8, 0x6217902B,
+    0x76FA6AD0, 0xB541F2BC, 0x961EA91C, 0x6F554C1F, 0xBD92328D,
+    0xA9C077FD, 0x90A5311C, 0xEFE9B1FB, 0x9C84AA8C, 0x812517C3,
+    0xFE71D7F4, 0xC4F6A5BF, 0x8B75A262, 0xC726EB36, 0x5F803035,
+    0xCECDE2B7, 0xF61152A8, 0x78557ED1, 0x50F3BB55, 0xDD830290,
+    0xB125B524, 0xC8683B0D, 0xE5FD573B, 0x48B13066, 0x62AE556E,
+    0x5A637C89, 0x498D69F, 0x3F3A5BE5, 0xB98B86D7, 0x20CF4AF4,
+    0xA3E55E7D, 0xEE93FC6F, 0xCCA95763, 0x5B3C5706, 0x8342B013,
+    0xA0C7BDB9, 0x83D686E4, 0x6934B64, 0x324D75C3, 0x9A100C81,
+    0x72E7E9AE, 0xC729A8AC, 0x9E8489E0, 0xFE5BC233, 0x64709AE9,
+    0x113437BC, 0x296DEBC0, 0xC4376603, 0x9F0CD7EE, 0x6412AB97,
+    0x3EECEFCD, 0x62DCD50, 0x15DFF1, 0xEEFDCF8E, 0x119849C1,
+    0xDAAC93FF, 0xD531AF57, 0x82A10F47, 0xD55B7A97, 0x2F3A268B,
+    0x4F1CC181, 0xAE01C1AC, 0xF3CF6F61, 0xE8BDAED5, 0x7397FD99,
+    0xDD36A03C, 0x9BAED7C3, 0x51404903, 0xB9867B61, 0x3880A4FD,
+    0x42B90A49, 0xA94696C1, 0x546DEA1D, 0xEE73A3DE, 0x1A4BAC37,
+    0xBC6AF7AE, 0x7DD5B57B, 0xD2F121F, 0xD2BCCA1E, 0xD5DC4753,
+    0xA135C08C, 0x78E97831, 0x9B91C00B, 0xFFF2C044, 0x147B797F,
+    0x299CFB60, 0x71083BB, 0xB39A6C4F, 0x4814E3E1, 0xBD246AB0,
+    0xBCD61250, 0x2D0870, 0xC660435C, 0xCA11681E, 0xADA4C80E,
+    0x790C8875, 0x8C4F0D08, 0x48D90C74, 0xE874E9AA, 0xA8013EE8,
+    0xB2D23A7A, 0xAF73A16E, 0x2485512C, 0x698E0CB2, 0x2FF566C9,
+    0xC1B0C3C6, 0x2BE17C0E, 0xC42C3907, 0xD8A2EA94, 0x8991D24C,
+    0x19B939F1, 0xF936F8B3, 0xA72D7EF1, 0x97EED001, 0xBF9C5156,
+    0x75F08A67, 0x9AFD5756, 0x5D9D359C, 0xF905B7EC, 0x2B1553E1,
+    0x9E0FD4E1, 0x8DC4814C, 0x89F28E6D, 0x14174915, 0x1F3A4217,
+    0xA8F367F9, 0x93EE87C5, 0xAD70C6D8, 0xF04D465C, 0xE403D72B,
+    0xA686EC0F, 0xCD3A5728, 0xA1BD007, 0x9E21E401, 0xAE8517CF,
+    0x6DDB79FC, 0x8CB2C475, 0x6F71544, 0xBEAC91CF, 0x4739DC4E,
+    0x6CF4F788, 0x36BAD9AC, 0xF23568D4, 0x250BAB0A, 0x4633384F,
+    0x54F6F251, 0x454F9605, 0xCB1A346, 0x632E207F, 0x3017539C,
+    0x174A33ED, 0xBDCFD2DE, 0xC17F3D39, 0x17B8A9A2, 0xC267FB51,
+    0x9322387D, 0x348760C, 0x3C14D7E0, 0xE4E4254E, 0xCA72AA41,
+    0xB6102ED3, 0x6317A3F, 0xD3B6B9F7, 0xA8C71BB7, 0x6E452957,
+    0x3F896E32, 0xE38A4A58, 0x9893F432, 0x110A21D4, 0xE835FEBE,
+    0x90F51080, 0xD0AC5AF, 0x4FCB9903, 0xFE547785, 0x144B285D,
+    0xD0ECC753, 0xAE503BA4, 0x57CEAABC, 0x95713FE6, 0x5B0F4F86,
+    0xD94BD751, 0x4017F139, 0xF60F5E1D, 0xB9A63351, 0xF7F94F6A,
+    0x7E556ECC, 0xBFDB8642, 0xB70D07D, 0x351BEA77, 0xD1F3CAD,
+    0xA3D7EF4D, 0x1EAA28E3, 0x98A2EA79, 0xD8647392, 0x1B896804,
+    0x35CA6A08, 0x305258F, 0xE58BD955, 0xABCB6278, 0x87CF1146,
+    0x13145966, 0x45BB55CD, 0x818AA368, 0xA027F11F, 0x64C427A3,
+    0xEC831B99, 0xF2BD53F9, 0x7FDA7301, 0x35BE80D4, 0x5256E6FB,
+    0xC97D33AE, 0x30921709, 0xC2724BEC, 0x78F5436F, 0x4F5749CD,
+    0x9007F551, 0x327C31C0, 0x89782D13, 0x119AD125, 0xB1071A01,
+    0x63100C70, 0x83120035, 0xA8E2E403, 0x7E213FA3, 0xBF06AAC4,
+    0xBA68C4D9, 0x4B568927, 0x1DDD40F, 0x10FC10E8, 0xBBD7230A,
+    0x96475640, 0x8C8E6EC1, 0x44A1134A, 0xEF0F40F0, 0x51E2A5E0,
+    0x61AE6D65, 0x9DE72FD6, 0xB1711336, 0x90BEB84, 0xD610EFC6,
+    0x3D231F91, 0xB5885164, 0x2CB2112C, 0x36F50789, 0x3DEF2AB9,
+    0x1D9DC1DA, 0xA37DB070, 0x2AA92EB, 0x2D57ED6E, 0xD6E2C2CD,
+    0xB78FC54C, 0x767A565E, 0x1D1F5AAE, 0x89F256DB, 0x716A97D,
+    0x1344431D, 0xFAF015FB, 0xFED59649, 0xC479882A, 0xEEFC3D1E,
+    0x840AE162, 0xD963A347, 0x75462C25, 0xDA990E07, 0x9A57DE31,
+    0x74A35F20, 0x91852CD6, 0x3F16DE14, 0x5FA6A255, 0x47D00F85,
+    0x1B4836C9, 0xC73D0290, 0xE301026B, 0x592068D6, 0x7C32A301,
+    0x3A3C04C4, 0xB5BD3BAF, 0xB8C3BF60, 0x76723A1B, 0xD05BC35E,
+    0x7679021C, 0x6298096, 0x590BA59C, 0xBB30A2F6, 0xE5F6B06C,
+    0x21BD2A9E, 0xAC68D7DA, 0xEDA2ED5A, 0xA10E60FA, 0xABDBF569,
+    0x17F5868E, 0x82AA8505, 0x384BD8FC, 0x68DC2746, 0x8F029C0D,
+    0x3755EB11, 0xAEF4BB79, 0x453B87BA, 0x9926977F, 0x1FA1B806,
+    0xC905618, 0x9BFE8E92, 0xF6F68A5A, 0xAA955D92, 0x44F57A4A,
+    0x2186E272, 0x62EB01DA, 0x85A2D502, 0xB087955D, 0x26FF2BA0,
+    0x8D462C04, 0xE024573B, 0x609CDBD7, 0xA99B9D19, 0xFEEB3F60,
+    0x12903A0D, 0x46480C6, 0xDD0BD1B9, 0x6C60C43, 0x5E11A4FE,
+    0x935E9E58, 0x8A7F6D33, 0xA505132D, 0xBB2E3E12, 0xF48633F4,
+    0xF3BA8CF7, 0xC25D4EDD, 0x788672B8, 0xB2812608, 0xACB3A62,
+    0x2EEB679A, 0x443A71B9, 0xC42F4B12, 0xD28B3482, 0x5571FA8A,
+    0x5C0B3D55, 0x8B8619C6, 0xF564F10C, 0xD9A7C914, 0xFBD1EF46,
+    0xCEABC573, 0xEC609D28, 0x5839413B, 0x5019E901, 0x248FFF30,
+    0x7BFFB801, 0x7FD46584, 0x43702812, 0x3A5A0880, 0x7E3E9EDA,
+    0xCA4623E3, 0x2FB87A70, 0xFE70D956, 0xCE9EB3E6, 0x9A2CD2F1,
+    0x92EFB0C8, 0xC7E23873, 0x53B63A86, 0xB9D93548, 0x3C022B2,
+    0xCF4F22A6, 0x981E70BC, 0x4A05F3AB, 0xD763E93B, 0x6EAF767D,
+    0x4162629D, 0xD82A25E7, 0x6CDD19A3, 0x13524F68, 0xE5F23FDC,
+    0xB37F311F, 0x35FD43B6, 0x36626469, 0x1E409CF6, 0xE4C04F9D,
+    0xC1B58001, 0xD131078F, 0x9DE279A, 0x80B62212, 0x526405DD,
+    0xC17777C1, 0x7045FCDC, 0x53862AEC, 0x5D583056, 0xEB532222,
+    0x5837EA32, 0x719C06A4, 0x43D4F131, 0x577C6DDB, 0x9E5815A7,
+    0x8189DDD9, 0x170F154F, 0xEF813B20, 0x4DD83A53, 0xB09A28FD,
+    0x8D0DBED5, 0x1836596D, 0xC5BB2696, 0xA69FC859, 0xD6FF5E0D,
+    0xCCC65761, 0xC818C6F7, 0x7A25F980, 0xF949133, 0xC515C093,
+    0xA8AD04B5, 0x6768AC1C, 0xB5BE2C4A, 0x4F04616F, 0xBD28E4E3,
+    0x4CCA6347, 0x5F61C031
+};
+
+/* The source data is random across the q31_t range. Accessing it by word should
+   remain random. */
+q15_t * transform_fft_q15_inputs = (q15_t *) transform_fft_q31_inputs;
+
+q15_t dct4_transform_fft_q15_inputs[TRANSFORM_MAX_FFT_LEN * 2] =
+{
+   0x0000, 0x2d5c, 0x54d5, 0x714b, 0x7f0d, 0x7c51, 0x6972, 0x48e4, 
+   0x1edf, 0xf0da, 0xc4cb, 0xa06c, 0x8874, 0x8001, 0x882a, 0x9fe2, 
+   0xc413, 0xf00c, 0x1e16, 0x4839, 0x68fc, 0x7c1f, 0x7f25, 0x71ab, 
+   0x5570, 0x2e1e, 0x00cf, 0xd367, 0xabc7, 0x8f16, 0x810d, 0x837e, 
+   0x9619, 0xb672, 0xe057, 0x0e58, 0x3a7c, 0x5f0a, 0x7741, 0x7ffe, 
+   0x781e, 0x60a7, 0x3ca4, 0x10c2, 0xe2b4, 0xb873, 0x977b, 0x8415, 
+   0x80c3, 0x8df6, 0xa9f6, 0xd121, 0xfe61, 0x2bd6, 0x539c, 0x7087, 
+   0x7ed8, 0x7cb1, 0x6a5c, 0x4a38, 0x2072, 0xf277, 0xc63d, 0xa182, 
+   0x890b, 0x8005, 0x879b, 0x9ed2, 0xc2a6, 0xee70, 0x1c81, 0x46e0, 
+   0x680c, 0x7bb7, 0x7f53, 0x7268, 0x56a3, 0x2fa0, 0x026f, 0xd4ed, 
+   0xad02, 0x8fdc, 0x8145, 0x8321, 0x9531, 0xb51f, 0xdec5, 0x0cba, 
+   0x390a, 0x5df1, 0x76a8, 0x7ff7, 0x78ab, 0x61b5, 0x3e10, 0x125e, 
+   0xe449, 0xb9cd, 0x986d, 0x847f, 0x8099, 0x8d3c, 0xa8c4, 0xcf9f, 
+   0xfcc2, 0x2a4f, 0x5260, 0x6fbf, 0x7e9d, 0x7d0c, 0x6b40, 0x4b89, 
+   0x2203, 0xf414, 0xc7b1, 0xa29c, 0x89a7, 0x800e, 0x8710, 0x9dc5, 
+   0xc13a, 0xecd5, 0x1aec, 0x4585, 0x6718, 0x7b4a, 0x7f7b, 0x7320, 
+   0x57d3, 0x3121, 0x040e, 0xd675, 0xae40, 0x90a7, 0x8182, 0x82c8, 
+   0x944f, 0xb3d0, 0xdd35, 0x0b1d, 0x3795, 0x5cd5, 0x760a, 0x7fec, 
+   0x7933, 0x62bf, 0x3f7a, 0x13f8, 0xe5df, 0xbb2a, 0x9964, 0x84ef, 
+   0x8073, 0x8c86, 0xa796, 0xce20, 0xfb23, 0x28c6, 0x5120, 0x6ef2, 
+   0x7e5e, 0x7d63, 0x6c21, 0x4cd7, 0x2393, 0xf5b2, 0xc927, 0xa3ba, 
+   0x8a47, 0x801c, 0x868b, 0x9cbd, 0xbfd1, 0xeb3b, 0x1955, 0x4427, 
+   0x6620, 0x7ad7, 0x7f9d, 0x73d3, 0x5900, 0x329f, 0x05ad, 0xd7ff, 
+   0xaf81, 0x9176, 0x81c4, 0x8274, 0x9370, 0xb284, 0xdba6, 0x097f, 
+   0x361d, 0x5bb5, 0x7566, 0x7fda, 0x79b6, 0x63c6, 0x40e2, 0x1592, 
+   0xe777, 0xbc8a, 0x9a5e, 0x8564, 0x8053, 0x8bd5, 0xa66b, 0xcca2, 
+   0xf983, 0x273c, 0x4fdd, 0x6e21, 0x7e19, 0x7db3, 0x6cfd, 0x4e21, 
+   0x2521, 0xf750, 0xca9f, 0xa4dc, 0x8aed, 0x8030, 0x860a, 0x9bb9, 
+   0xbe6b, 0xe9a1, 0x17bd, 0x42c6, 0x6523, 0x7a60, 0x7fbb, 0x7481, 
+   0x5a29, 0x341c, 0x074c, 0xd98a, 0xb0c6, 0x924a, 0x820b, 0x8226, 
+   0x9297, 0xb13b, 0xda18, 0x07e0, 0x34a4, 0x5a92, 0x74bf, 0x7fc4, 
+   0x7a34, 0x64c8, 0x4247, 0x172b, 0xe90f, 0xbdec, 0x9b5d, 0x85dd, 
+   0x8038, 0x8b29, 0xa544, 0xcb27, 0xf7e5, 0x25af, 0x4e97, 0x6d4b, 
+   0x7dcf, 0x7dff, 0x6dd5, 0x4f69, 0x26ae, 0xf8ef, 0xcc1a, 0xa601, 
+   0x8b97, 0x8049, 0x858f, 0x9ab9, 0xbd08, 0xe809, 0x1625, 0x4162, 
+   0x6422, 0x79e4, 0x7fd3, 0x752b, 0x5b4e, 0x3596, 0x08eb, 0xdb17, 
+   0xb20e, 0x9322, 0x8258, 0x81dd, 0x91c1, 0xaff5, 0xd88c, 0x0641, 
+   0x3328, 0x596a, 0x7412, 0x7fa8, 0x7aad, 0x65c6, 0x43a9, 0x18c3, 
+   0xeaa8, 0xbf51, 0x9c5f, 0x865c, 0x8023, 0x8a82, 0xa421, 0xc9ad, 
+   0xf646, 0x2422, 0x4d4d, 0x6c70, 0x7d80, 0x7e46, 0x6ea8, 0x50ad, 
+   0x2839, 0xfa8e, 0xcd97, 0xa72b, 0x8c46, 0x8067, 0x8518, 0x99bd, 
+   0xbba7, 0xe671, 0x148b, 0x3ffb, 0x631e, 0x7963, 0x7fe6, 0x75d0, 
+   0x5c6f, 0x370f, 0x0a89, 0xdca6, 0xb359, 0x93ff, 0x82a9, 0x8199, 
+   0x90f0, 0xaeb2, 0xd702, 0x04a2, 0x31aa, 0x583f, 0x7360, 0x7f88, 
+   0x7b21, 0x66c0, 0x4508, 0x1a5a, 0xec42, 0xc0b9, 0x9d66, 0x86e0, 
+   0x8012, 0x89e0, 0xa302, 0xc836, 0xf4a8, 0x2292, 0x4c01, 0x6b91, 
+   0x7d2c, 0x7e87, 0x6f76, 0x51ee, 0x29c3, 0xfc2d, 0xcf16, 0xa858, 
+   0x8cfa, 0x808b, 0x84a7, 0x98c5, 0xba4a, 0xe4da, 0x12f1, 0x3e92, 
+   0x6215, 0x78dc, 0x7ff4, 0x7670, 0x5d8c, 0x3884, 0x0c27, 0xde36, 
+   0xb4a7, 0x94e0, 0x8300, 0x815a, 0x9024, 0xad73, 0xd579, 0x0303, 
+   0x302a, 0x5711, 0x72aa, 0x7f61, 0x7b90, 0x67b5, 0x4664, 0x1bf0, 
+   0xeddd, 0xc223, 0x9e71, 0x8769, 0x8007, 0x8942, 0xa1e6, 0xc6c2, 
+   0xf30b, 0x2102, 0x4ab1, 0x6aae, 0x7cd2, 0x7ec3, 0x7040, 0x532b, 
+   0x2b4b, 0xfdcc, 0xd097, 0xa988, 0x8db3, 0x80b4, 0x843a, 0x97d1, 
+   0xb8ef, 0xe345, 0x1155, 0x3d27, 0x6108, 0x7851, 0x7ffc, 0x770b, 
+   0x5ea6, 0x39f8, 0x0dc4, 0xdfc7, 0xb5f8, 0x95c5, 0x835c, 0x8120, 
+   0x8f5d, 0xac37, 0xd3f2, 0x0164, 0x2ea8, 0x55de, 0x71ef, 0x7f36, 
+   0x7bfa, 0x68a7, 0x47be, 0x1d85, 0xef79, 0xc390, 0x9f80, 0x87f6, 
+   0x8001, 0x88a9, 0xa0cf, 0xc54f, 0xf16e, 0x1f70, 0x495e, 0x69c6, 
+   0x7c74, 0x7efa, 0x7106, 0x5465, 0x2cd1, 0xff6c, 0xd219, 0xaabc, 
+   0x8e70, 0x80e2, 0x83d3, 0x96e2, 0xb796, 0xe1b1, 0x0fb9, 0x3bb8, 
+   0x5ff7, 0x77c1, 0x7fff, 0x77a1, 0x5fbc, 0x3b69, 0x0f61, 0xe15a, 
+   0xb74d, 0x96af, 0x83bd, 0x80ec, 0x8e9a, 0xaaff, 0xd26d, 0xffc5, 
+   0x2d24, 0x54a8, 0x712f, 0x7f05, 0x7c5f, 0x6994, 0x4914, 0x1f19, 
+   0xf115, 0xc500, 0xa093, 0x8889, 0x8001, 0x8816, 0x9fbb, 0xc3df, 
+   0xefd1, 0x1ddc, 0x4808, 0x68da, 0x7c10, 0x7f2c, 0x71c6, 0x559c, 
+   0x2e55, 0x010a, 0xd39e, 0xabf4, 0x8f32, 0x8115, 0x8371, 0x95f7, 
+   0xb641, 0xe01e, 0x0e1d, 0x3a48, 0x5ee2, 0x772c, 0x7ffd, 0x7832, 
+   0x60cd, 0x3cd8, 0x10fd, 0xe2ee, 0xb8a4, 0x979e, 0x8423, 0x80bd, 
+   0x8ddb, 0xa9ca, 0xd0ea, 0xfe26, 0x2b9f, 0x536f, 0x706b, 0x7ed0, 
+   0x7cbf, 0x6a7c, 0x4a68, 0x20ab, 0xf2b2, 0xc672, 0xa1aa, 0x8921, 
+   0x8006, 0x8787, 0x9eab, 0xc272, 0xee36, 0x1c48, 0x46af, 0x67ea, 
+   0x7ba8, 0x7f59, 0x7282, 0x56cf, 0x2fd7, 0x02aa, 0xd525, 0xad2f, 
+   0x8ff9, 0x814d, 0x8314, 0x9511, 0xb4ef, 0xde8c, 0x0c80, 0x38d5, 
+   0x5dc9, 0x7692, 0x7ff6, 0x78bf, 0x61db, 0x3e44, 0x1298, 0xe483, 
+   0xb9ff, 0x9890, 0x848f, 0x8093, 0x8d22, 0xa899, 0xcf68, 0xfc87, 
+   0x2a17, 0x5232, 0x6fa2, 0x7e95, 0x7d19, 0x6b61, 0x4bb8, 0x223c, 
+   0xf44f, 0xc7e6, 0xa2c5, 0x89bd, 0x8010, 0x86fd, 0x9d9f, 0xc107, 
+   0xec9b, 0x1ab2, 0x4553, 0x66f5, 0x7b3a, 0x7f80, 0x7339, 0x57fe, 
+   0x3157, 0x0449, 0xd6ad, 0xae6d, 0x90c4, 0x818b, 0x82bc, 0x942f, 
+   0xb3a0, 0xdcfc, 0x0ae2, 0x375f, 0x5cad, 0x75f3, 0x7fe9, 0x7946, 
+   0x62e5, 0x3fae, 0x1433, 0xe619, 0xbb5c, 0x9987, 0x84ff, 0x806f, 
+   0x8c6d, 0xa76b, 0xcde9, 0xfae7, 0x288e, 0x50f2, 0x6ed5, 0x7e54, 
+   0x7d6e, 0x6c41, 0x4d06, 0x23cc, 0xf5ed, 0xc95c, 0xa3e3, 0x8a5f, 
+   0x801f, 0x8678, 0x9c98, 0xbf9e, 0xeb00, 0x191b, 0x43f5, 0x65fc, 
+   0x7ac7, 0x7fa2, 0x73ec, 0x592a, 0x32d6, 0x05e8, 0xd837, 0xafaf, 
+   0x9194, 0x81ce, 0x8269, 0x9351, 0xb255, 0xdb6d, 0x0944, 0x35e8, 
+   0x5b8c, 0x754f, 0x7fd8, 0x79c8, 0x63eb, 0x4115, 0x15cc, 0xe7b1, 
+   0xbcbc, 0x9a82, 0x8575, 0x804f, 0x8bbd, 0xa641, 0xcc6c, 0xf948, 
+   0x2703, 0x4faf, 0x6e03, 0x7e0f, 0x7dbf, 0x6d1c, 0x4e50, 0x255a, 
+   0xf78b, 0xcad5, 0xa505, 0x8b05, 0x8033, 0x85f8, 0x9b94, 0xbe39, 
+   0xe967, 0x1783, 0x4293, 0x64ff, 0x7a4f, 0x7fbf, 0x749a, 0x5a52, 
+   0x3452, 0x0787, 0xd9c3, 0xb0f4, 0x9268, 0x8216, 0x821b, 0x9278, 
+   0xb10c, 0xd9e0, 0x07a5, 0x346e, 0x5a68, 0x74a6, 0x7fc0, 0x7a46, 
+   0x64ec, 0x4279, 0x1765, 0xe949, 0xbe1f, 0x9b81, 0x85ef, 0x8035, 
+   0x8b11, 0xa51b, 0xcaf1, 0xf7aa, 0x2577, 0x4e68, 0x6d2c, 0x7dc4, 
+   0x7e0a, 0x6df3, 0x4f97, 0x26e6, 0xf92a, 0xcc50, 0xa62c, 0x8bb0, 
+   0x804d, 0x857d, 0x9a95, 0xbcd6, 0xe7cf, 0x15ea, 0x412f, 0x63fe, 
+   0x79d2, 0x7fd6, 0x7543, 0x5b77, 0x35cc, 0x0925, 0xdb50, 0xb23d, 
+   0x9341, 0x8263, 0x81d3, 0x91a3, 0xafc7, 0xd854, 0x0606, 0x32f2, 
+   0x5940, 0x73f9, 0x7fa4, 0x7abe, 0x65ea, 0x43db, 0x18fd, 0xeae2, 
+   0xbf84, 0x9c85, 0x866f, 0x8020, 0x8a6b, 0xa3f8, 0xc978, 0xf60b, 
+   0x23e9, 0x4d1e, 0x6c51, 0x7d74, 0x7e4f, 0x6ec5, 0x50db, 0x2871, 
+   0xfac9, 0xcdcd, 0xa755, 0x8c60, 0x806c, 0x8508, 0x9999, 0xbb75, 
+   0xe637, 0x1451, 0x3fc8, 0x62f8, 0x7950, 0x7fe8, 0x75e7, 0x5c98, 
+   0x3744, 0x0ac4, 0xdcdf, 0xb388, 0x941e, 0x82b5, 0x8190, 0x90d3, 
+   0xae85, 0xd6ca, 0x0467, 0x3173, 0x5814, 0x7347, 0x7f82, 0x7b31, 
+   0x66e3, 0x453a, 0x1a94, 0xec7d, 0xc0ec, 0x9d8c, 0x86f3, 0x8011, 
+   0x89c9, 0xa2d9, 0xc801, 0xf46d, 0x2259, 0x4bd1, 0x6b71, 0x7d1f, 
+   0x7e90, 0x6f93, 0x521b, 0x29fb, 0xfc68, 0xcf4c, 0xa883, 0x8d14, 
+   0x8090, 0x8497, 0x98a2, 0xba18, 0xe4a1, 0x12b6, 0x3e5f, 0x61ef, 
+   0x78c9, 0x7ff5, 0x7686, 0x5db5, 0x38b9, 0x0c61, 0xde6f, 0xb4d7, 
+   0x9500, 0x830d, 0x8152, 0x9007, 0xad46, 0xd541, 0x02c8, 0x2ff3, 
+   0x56e5, 0x7290, 0x7f5c, 0x7ba0, 0x67d8, 0x4696, 0x1c2a, 0xee17, 
+   0xc257, 0x9e97, 0x877d, 0x8006, 0x892c, 0xa1be, 0xc68d, 0xf2d0, 
+   0x20c8, 0x4a81, 0x6a8d, 0x7cc5, 0x7ecc, 0x705d, 0x5358, 0x2b82, 
+   0xfe08, 0xd0ce, 0xa9b4, 0x8dce, 0x80ba, 0x842b, 0x97af, 0xb8bd, 
+   0xe30b, 0x111b, 0x3cf3, 0x60e1, 0x783d, 0x7ffd, 0x7721, 0x5ece, 
+   0x3a2d, 0x0dff, 0xe000, 0xb629, 0x95e6, 0x836a, 0x8119, 0x8f41, 
+   0xac0b, 0xd3bb, 0x0129, 0x2e71, 0x55b2, 0x71d4, 0x7f2f, 0x7c09, 
+   0x68c9, 0x47ef, 0x1dbf, 0xefb3, 0xc3c4, 0x9fa7, 0x880b, 0x8001, 
+   0x8894, 0xa0a7, 0xc51b, 0xf133, 0x1f36, 0x492d, 0x69a5, 0x7c66, 
+   0x7f02, 0x7121, 0x5492, 0x2d08, 0xffa7, 0xd251, 0xaae8, 0x8e8b, 
+   0x80e9, 0x83c5, 0x96c1, 0xb766, 0xe177, 0x0f7f, 0x3b84, 0x5fd0, 
+   0x77ac, 0x7fff, 0x77b6, 0x5fe3, 0x3b9d, 0x0f9b, 0xe193, 0xb77d, 
+   0x96d1, 0x83cc, 0x80e5, 0x8e7e, 0xaad3, 0xd236, 0xff8a, 0x2ced, 
+   0x547c, 0x7114, 0x7efe, 0x7c6d, 0x69b5, 0x4945, 0x1f52, 0xf150, 
+   0xc534, 0xa0ba, 0x889e, 0x8001, 0x8801, 0x9f94, 0xc3ab, 0xef97, 
+   0x1da3, 0x47d7, 0x68b8, 0x7c02, 0x7f33, 0x71e1, 0x55c8, 0x2e8c, 
+   0x0145, 0xd3d6, 0xac20, 0x8f4e, 0x811c, 0x8363, 0x95d6, 0xb611, 
+   0xdfe5, 0x0de2, 0x3a13, 0x5eba, 0x7716, 0x7ffd, 0x7847, 0x60f4, 
+   0x3d0c, 0x1137, 0xe327, 0xb8d5, 0x97c0, 0x8432, 0x80b7, 0x8dc1, 
+   0xa99f, 0xd0b3, 0xfdeb, 0x2b67, 0x5342, 0x704f, 0x7ec8, 0x7ccc, 
+   0x6a9d, 0x4a98, 0x20e4, 0xf2ed, 0xc6a6, 0xa1d2, 0x8937, 0x8007, 
+   0x8773, 0x9e85, 0xc23e, 0xedfb, 0x1c0e, 0x467e, 0x67c7, 0x7b98, 
+   0x7f5e, 0x729d, 0x56fa, 0x300e, 0x02e5, 0xd55c, 0xad5c, 0x9015, 
+   0x8156, 0x8307, 0x94f0, 0xb4c0, 0xde53, 0x0c45, 0x38a0, 0x5da1, 
+   0x767b, 0x7ff5, 0x78d2, 0x6201, 0x3e78, 0x12d3, 0xe4bd, 0xba30, 
+   0x98b3, 0x849e, 0x808e, 0x8d08, 0xa86e, 0xcf32, 0xfc4c, 0x29df, 
+   0x5205, 0x6f85, 0x7e8c, 0x7d25, 0x6b81, 0x4be8, 0x2275, 0xf48a, 
+   0xc81b, 0xa2ed, 0x89d4, 0x8011, 0x86ea, 0x9d7a, 0xc0d3, 0xec60, 
+   0x1a78, 0x4522, 0x66d2, 0x7b2a, 0x7f85, 0x7353, 0x5829, 0x318e, 
+   0x0484, 0xd6e5, 0xae9b, 0x90e1, 0x8194, 0x82b0, 0x940f, 0xb371, 
+   0xdcc3, 0x0aa7, 0x372a, 0x5c84, 0x75dc, 0x7fe7, 0x7959, 0x630a, 
+   0x3fe1, 0x146d, 0xe653, 0xbb8e, 0x99aa, 0x8510, 0x806a, 0x8c53, 
+   0xa741, 0xcdb3, 0xfaac, 0x2856, 0x50c4, 0x6eb7, 0x7e4b, 0x7d7a, 
+   0x6c60, 0x4d35, 0x2404, 0xf628, 0xc992, 0xa40c, 0x8a76, 0x8021, 
+   0x8666, 0x9c72, 0xbf6b, 0xeac6, 0x18e1, 0x43c2, 0x65d8, 0x7ab6, 
+   0x7fa6, 0x7405, 0x5955, 0x330c, 0x0623, 0xd86f, 0xafdd, 0x91b2, 
+   0x81d8, 0x825e, 0x9332, 0xb226, 0xdb34, 0x0909, 0x35b2, 0x5b63, 
+   0x7537, 0x7fd5, 0x79db, 0x6410, 0x4148, 0x1607, 0xe7eb, 0xbcee, 
+   0x9aa6, 0x8586, 0x804b, 0x8ba4, 0xa617, 0xcc36, 0xf90d, 0x26cb, 
+   0x4f80, 0x6de4, 0x7e05, 0x7dca, 0x6d3b, 0x4e7f, 0x2592, 0xf7c6, 
+   0xcb0b, 0xa52f, 0x8b1d, 0x8037, 0x85e6, 0x9b6f, 0xbe06, 0xe92d, 
+   0x1749, 0x4261, 0x64db, 0x7a3d, 0x7fc2, 0x74b2, 0x5a7c, 0x3488, 
+   0x07c2, 0xd9fb, 0xb123, 0x9287, 0x8220, 0x8211, 0x9259, 0xb0de, 
+   0xd9a7, 0x076a, 0x3438, 0x5a3e, 0x748e, 0x7fbd, 0x7a57, 0x6511, 
+   0x42ac, 0x179f, 0xe983, 0xbe51, 0x9ba6, 0x8601, 0x8032, 0x8af9, 
+   0xa4f1, 0xcabb, 0xf76f, 0x253e, 0x4e39, 0x6d0d, 0x7db9, 0x7e14, 
+   0x6e11, 0x4fc5, 0x271f, 0xf965, 0xcc86, 0xa656, 0x8bc9, 0x8051, 
+   0x856c, 0x9a70, 0xbca3, 0xe795, 0x15b0, 0x40fc, 0x63d9, 0x79c0, 
+   0x7fd9, 0x755a, 0x5ba0, 0x3602, 0x0960, 0xdb89, 0xb26c, 0x9360, 
+   0x826e, 0x81c9, 0x9185, 0xaf99, 0xd81c, 0x05cb, 0x32bb, 0x5916, 
+   0x73e0, 0x7fa0, 0x7acf, 0x660d, 0x440d, 0x1937, 0xeb1d, 0xbfb7, 
+   0x9caa, 0x8681, 0x801e, 0x8a53, 0xa3cf, 0xc942, 0xf5d0, 0x23b0, 
+   0x4cef, 0x6c31, 0x7d69, 0x7e59, 0x6ee3, 0x5108, 0x28a9, 0xfb04, 
+   0xce04, 0xa780, 0x8c79, 0x8071, 0x84f7, 0x9976, 0xbb43, 0xe5fd, 
+   0x1416, 0x3f95, 0x62d3, 0x793d, 0x7feb, 0x75fe, 0x5cc0, 0x3779, 
+   0x0aff, 0xdd18, 0xb3b8, 0x943e, 0x82c2, 0x8186, 0x90b6, 0xae57, 
+   0xd692, 0x042c, 0x313d, 0x57ea, 0x732d, 0x7f7d, 0x7b41, 0x6706, 
+   0x456b, 0x1ace, 0xecb7, 0xc120, 0x9db2, 0x8706, 0x800f, 0x89b2, 
+   0xa2b1, 0xc7cc, 0xf433, 0x2220, 0x4ba1, 0x6b51, 0x7d13, 0x7e99, 
+   0x6fb0, 0x5248, 0x2a32, 0xfca3, 0xcf83, 0xa8ae, 0x8d2e, 0x8096, 
+   0x8487, 0x987f, 0xb9e6, 0xe467, 0x127c, 0x3e2b, 0x61c9, 0x78b5, 
+   0x7ff7, 0x769c, 0x5ddd, 0x38ee, 0x0c9c, 0xdea8, 0xb507, 0x9521, 
+   0x831a, 0x8149, 0x8feb, 0xad19, 0xd50a, 0x028d, 0x2fbc, 0x56ba, 
+   0x7275, 0x7f56, 0x7baf, 0x67fa, 0x46c7, 0x1c64, 0xee52, 0xc28b, 
+   0x9ebe, 0x8791, 0x8005, 0x8916, 0xa196, 0xc658, 0xf295, 0x208f, 
+   0x4a51, 0x6a6c, 0x7cb8, 0x7ed4, 0x7079, 0x5385, 0x2bba, 0xfe43, 
+   0xd104, 0xa9df, 0x8de8, 0x80c0, 0x841c, 0x978d, 0xb88c, 0xe2d2, 
+   0x10e0, 0x3cbf, 0x60bb, 0x7828, 0x7ffe, 0x7736, 0x5ef5, 0x3a61, 
+   0x0e39, 0xe03a, 0xb659, 0x9608, 0x8377, 0x8111, 0x8f25, 0xabde, 
+   0xd383, 0x00ee, 0x2e3a, 0x5586, 0x71b9, 0x7f29, 0x7c17, 0x68eb, 
+   0x4820, 0x1df8, 0xefee, 0xc3f9, 0x9fce, 0x8820, 0x8001, 0x887f, 
+   0xa080, 0xc4e6, 0xf0f8, 0x1efd, 0x48fd, 0x6983, 0x7c58, 0x7f09, 
+   0x713d, 0x54be, 0x2d3f, 0xffe2, 0xd288, 0xab15, 0x8ea7, 0x80f0, 
+   0x83b6, 0x969f, 0xb735, 0xe13e, 0x0f44, 0x3b50, 0x5fa9, 0x7797, 
+   0x7fff, 0x77cb, 0x600a, 0x3bd2, 0x0fd6, 0xe1cd, 0xb7ae, 0x96f3, 
+   0x83da, 0x80de, 0x8e63, 0xaaa7, 0xd1ff, 0xff4f, 0x2cb6, 0x5450, 
+   0x70f8, 0x7ef7, 0x7c7b, 0x69d6, 0x4975, 0x1f8b, 0xf18a, 0xc569, 
+   0xa0e2, 0x88b4, 0x8002, 0x87ed, 0x9f6d, 0xc377, 0xef5c, 0x1d69, 
+   0x47a6, 0x6896, 0x7bf3, 0x7f39, 0x71fc, 0x55f4, 0x2ec3, 0x0181, 
+   0xd40d, 0xac4d, 0x8f6a, 0x8124, 0x8356, 0x95b5, 0xb5e1, 0xdfab, 
+   0x0da7, 0x39de, 0x5e93, 0x7700, 0x7ffc, 0x785b, 0x611b, 0x3d40, 
+   0x1172, 0xe361, 0xb906, 0x97e2, 0x8441, 0x80b1, 0x8da6, 0xa973, 
+   0xd07c, 0xfdb0, 0x2b30, 0x5315, 0x7032, 0x7ebf, 0x7cd9, 0x6abe, 
+   0x4ac8, 0x211d, 0xf327, 0xc6db, 0xa1fa, 0x894d, 0x8008, 0x875f, 
+   0x9e5f, 0xc20a, 0xedc1, 0x1bd4, 0x464c, 0x67a4, 0x7b89, 0x7f64, 
+   0x72b7, 0x5726, 0x3045, 0x0320, 0xd594, 0xad89, 0x9032, 0x815e, 
+   0x82fa, 0x94d0, 0xb490, 0xde1a, 0x0c0a, 0x386b, 0x5d79, 0x7665, 
+   0x7ff3, 0x78e6, 0x6227, 0x3eab, 0x130d, 0xe4f7, 0xba62, 0x98d6, 
+   0x84ae, 0x8088, 0x8cee, 0xa843, 0xcefb, 0xfc10, 0x29a8, 0x51d8, 
+   0x6f68, 0x7e83, 0x7d32, 0x6ba1, 0x4c18, 0x22ae, 0xf4c5, 0xc850, 
+   0xa316, 0x89eb, 0x8013, 0x86d7, 0x9d54, 0xc0a0, 0xec26, 0x1a3e, 
+   0x44f0, 0x66af, 0x7b19, 0x7f8a, 0x736d, 0x5854, 0x31c4, 0x04bf, 
+   0xd71d, 0xaec9, 0x90ff, 0x819d, 0x82a4, 0x93ef, 0xb342, 0xdc8a, 
+   0x0a6c, 0x36f5, 0x5c5b, 0x75c5, 0x7fe5, 0x796c, 0x6330, 0x4014, 
+   0x14a7, 0xe68d, 0xbbc0, 0x99ce, 0x8520, 0x8065, 0x8c3a, 0xa716, 
+   0xcd7c, 0xfa71, 0x281e, 0x5097, 0x6e99, 0x7e41, 0x7d86, 0x6c80, 
+   0x4d64, 0x243d, 0xf663, 0xc9c7, 0xa435, 0x8a8d, 0x8024, 0x8653, 
+   0x9c4d, 0xbf38, 0xea8c, 0x18a7, 0x4390, 0x65b4, 0x7aa5, 0x7fab, 
+   0x741e, 0x597f, 0x3342, 0x065e, 0xd8a8, 0xb00b, 0x91d0, 0x81e2, 
+   0x8252, 0x9313, 0xb1f7, 0xdafc, 0x08ce, 0x357c, 0x5b39, 0x751f, 
+   0x7fd2, 0x79ed, 0x6434, 0x417b, 0x1641, 0xe825, 0xbd20, 0x9aca, 
+   0x8597, 0x8047, 0x8b8b, 0xa5ed, 0xcc00, 0xf8d2, 0x2693, 0x4f52, 
+   0x6dc6, 0x7dfa, 0x7dd4, 0x6d5a, 0x4ead, 0x25cb, 0xf801, 0xcb41, 
+   0xa559, 0x8b35, 0x803a, 0x85d5, 0x9b4b, 0xbdd3, 0xe8f3, 0x170f, 
+   0x422e, 0x64b6, 0x7a2c, 0x7fc6, 0x74ca, 0x5aa6, 0x34be, 0x07fd, 
+   0xda34, 0xb151, 0x92a5, 0x822b, 0x8206, 0x923b, 0xb0af, 0xd96f, 
+   0x072f, 0x3402, 0x5a14, 0x7475, 0x7fb9, 0x7a69, 0x6535, 0x42de, 
+   0x17da, 0xe9bd, 0xbe84, 0x9bcb, 0x8613, 0x802f, 0x8ae1, 0xa4c8, 
+   0xca85, 0xf734, 0x2506, 0x4e0a, 0x6cee, 0x7dae, 0x7e1e, 0x6e2f, 
+   0x4ff3, 0x2757, 0xf9a0, 0xccbc, 0xa680, 0x8be1, 0x8055, 0x855b, 
+   0x9a4d, 0xbc71, 0xe75a, 0x1576, 0x40c9, 0x63b4, 0x79ad, 0x7fdc, 
+   0x7572, 0x5bca, 0x3637, 0x099b, 0xdbc1, 0xb29b, 0x9380, 0x827a, 
+   0x81bf, 0x9168, 0xaf6b, 0xd7e4, 0x0590, 0x3285, 0x58eb, 0x73c7, 
+   0x7f9b, 0x7adf, 0x6631, 0x443f, 0x1971, 0xeb57, 0xbfea, 0x9ccf, 
+   0x8694, 0x801b, 0x8a3c, 0xa3a6, 0xc90d, 0xf596, 0x2377, 0x4cc0, 
+   0x6c12, 0x7d5d, 0x7e62, 0x6f00, 0x5136, 0x28e1, 0xfb3f, 0xce3a, 
+   0xa7ab, 0x8c93, 0x8076, 0x84e7, 0x9952, 0xbb12, 0xe5c3, 0x13dc, 
+   0x3f62, 0x62ad, 0x792a, 0x7fed, 0x7615, 0x5ce9, 0x37ae, 0x0b39, 
+   0xdd50, 0xb3e7, 0x945e, 0x82ce, 0x817d, 0x9099, 0xae2a, 0xd65a, 
+   0x03f1, 0x3106, 0x57bf, 0x7313, 0x7f78, 0x7b51, 0x6729, 0x459d, 
+   0x1b08, 0xecf1, 0xc153, 0x9dd8, 0x871a, 0x800d, 0x899c, 0xa288, 
+   0xc797, 0xf3f8, 0x21e7, 0x4b72, 0x6b31, 0x7d06, 0x7ea2, 0x6fcd, 
+   0x5276, 0x2a6a, 0xfcde, 0xcfba, 0xa8d9, 0x8d48, 0x809c, 0x8478, 
+   0x985c, 0xb9b5, 0xe42d, 0x1241, 0x3df7, 0x61a2, 0x78a1, 0x7ff8, 
+   0x76b3, 0x5e05, 0x3923, 0x0cd7, 0xdee1, 0xb537, 0x9541, 0x8327, 
+   0x8141, 0x8fce, 0xacec, 0xd4d2, 0x0252, 0x2f86, 0x568e, 0x725b, 
+   0x7f50, 0x7bbe, 0x681d, 0x46f8, 0x1c9d, 0xee8d, 0xc2bf, 0x9ee4, 
+   0x87a5, 0x8004, 0x8900, 0xa16f, 0xc623, 0xf25a, 0x2056, 0x4a20, 
+   0x6a4c, 0x7cab, 0x7edb, 0x7095, 0x53b2, 0x2bf1, 0xfe7e, 0xd13c, 
+   0xaa0b, 0x8e03, 0x80c7, 0x840d, 0x976b, 0xb85b, 0xe298, 0x10a6, 
+   0x3c8b, 0x6094, 0x7814, 0x7ffe, 0x774c, 0x5f1d, 0x3a96, 0x0e74, 
+   0xe073, 0xb689, 0x9629, 0x8385, 0x810a, 0x8f09, 0xabb2, 0xd34c, 
+   0x00b2, 0x2e03, 0x555a, 0x719e, 0x7f22, 0x7c26, 0x690c, 0x4850, 
+   0x1e32, 0xf028, 0xc42d, 0x9ff5, 0x8835, 0x8001, 0x886a, 0xa059, 
+   0xc4b2, 0xf0be, 0x1ec4, 0x48cc, 0x6962, 0x7c4a, 0x7f10, 0x7158, 
+   0x54ea, 0x2d77, 0x001c, 0xd2bf, 0xab41, 0x8ec2, 0x80f7, 0x83a8, 
+   0x967d, 0xb705, 0xe105, 0x0f09, 0x3b1b, 0x5f81, 0x7782, 0x7fff, 
+   0x77e0, 0x6031, 0x3c06, 0x1011, 0xe206, 0xb7df, 0x9715, 0x83e8, 
+   0x80d7, 0x8e48, 0xaa7b, 0xd1c7, 0xff14, 0x2c7e, 0x5423, 0x70dc, 
+   0x7eef, 0x7c88, 0x69f8, 0x49a6, 0x1fc5, 0xf1c5, 0xc59d, 0xa10a, 
+   0x88c9, 0x8002, 0x87d8, 0x9f46, 0xc343, 0xef21, 0x1d30, 0x4775, 
+   0x6874, 0x7be4, 0x7f40, 0x7217, 0x561f, 0x2efa, 0x01bc, 0xd445, 
+   0xac7a, 0x8f86, 0x812c, 0x8348, 0x9594, 0xb5b1, 0xdf72, 0x0d6c, 
+   0x39aa, 0x5e6b, 0x76ea, 0x7ffb, 0x786f, 0x6141, 0x3d74, 0x11ac, 
+   0xe39b, 0xb938, 0x9805, 0x8451, 0x80ab, 0x8d8b, 0xa947, 0xd045, 
+   0xfd75, 0x2af8, 0x52e8, 0x7016, 0x7eb7, 0x7ce6, 0x6ade, 0x4af8, 
+   0x2156, 0xf362, 0xc710, 0xa222, 0x8963, 0x8009, 0x874b, 0x9e38, 
+   0xc1d6, 0xed86, 0x1b9b, 0x461b, 0x6782, 0x7b79, 0x7f6a, 0x72d1, 
+   0x5751, 0x307b, 0x035b, 0xd5cc, 0xadb6, 0x904f, 0x8167, 0x82ed, 
+   0x94b0, 0xb460, 0xdde1, 0x0bcf, 0x3836, 0x5d50, 0x764e, 0x7ff1, 
+   0x78f9, 0x624d, 0x3edf, 0x1347, 0xe530, 0xba93, 0x98f9, 0x84be, 
+   0x8083, 0x8cd4, 0xa818, 0xcec5, 0xfbd5, 0x2970, 0x51aa, 0x6f4b, 
+   0x7e7a, 0x7d3e, 0x6bc1, 0x4c47, 0x22e7, 0xf500, 0xc885, 0xa33e, 
+   0x8a02, 0x8015, 0x86c4, 0x9d2e, 0xc06d, 0xebeb, 0x1a04, 0x44be, 
+   0x668b, 0x7b09, 0x7f8f, 0x7386, 0x587f, 0x31fb, 0x04fa, 0xd755, 
+   0xaef6, 0x911c, 0x81a7, 0x8298, 0x93d0, 0xb312, 0xdc51, 0x0a31, 
+   0x36bf, 0x5c32, 0x75ad, 0x7fe2, 0x797e, 0x6355, 0x4047, 0x14e2, 
+   0xe6c7, 0xbbf2, 0x99f2, 0x8531, 0x8060, 0x8c21, 0xa6ec, 0xcd46, 
+   0xfa36, 0x27e6, 0x5069, 0x6e7b, 0x7e37, 0x7d91, 0x6c9f, 0x4d93, 
+   0x2476, 0xf69e, 0xc9fd, 0xa45f, 0x8aa5, 0x8027, 0x8641, 0x9c28, 
+   0xbf05, 0xea51, 0x186d, 0x435e, 0x6590, 0x7a94, 0x7faf, 0x7437, 
+   0x59a9, 0x3378, 0x0699, 0xd8e0, 0xb039, 0x91ee, 0x81ec, 0x8247, 
+   0x92f4, 0xb1c8, 0xdac3, 0x0893, 0x3547, 0x5b10, 0x7507, 0x7fce, 
+   0x79ff, 0x6459, 0x41ad, 0x167b, 0xe85f, 0xbd53, 0x9aee, 0x85a8, 
+   0x8043, 0x8b73, 0xa5c3, 0xcbca, 0xf897, 0x265a, 0x4f24, 0x6da7, 
+   0x7df0, 0x7ddf, 0x6d78, 0x4edc, 0x2603, 0xf83c, 0xcb77, 0xa583, 
+   0x8b4d, 0x803e, 0x85c3, 0x9b26, 0xbda1, 0xe8b8, 0x16d5, 0x41fb, 
+   0x6492, 0x7a1a, 0x7fc9, 0x74e2, 0x5ad0, 0x34f4, 0x0838, 0xda6c, 
+   0xb180, 0x92c4, 0x8236, 0x81fc, 0x921d, 0xb081, 0xd937, 0x06f4, 
+   0x33cc, 0x59ea, 0x745d, 0x7fb5, 0x7a7a, 0x6559, 0x4311, 0x1814, 
+   0xe9f8, 0xbeb7, 0x9bef, 0x8625, 0x802b, 0x8ac9, 0xa49e, 0xca50, 
+   0xf6f9, 0x24cd, 0x4ddc, 0x6ccf, 0x7da3, 0x7e28, 0x6e4d, 0x5022, 
+   0x278f, 0xf9db, 0xccf3, 0xa6aa, 0x8bfa, 0x805a, 0x854a, 0x9a29, 
+   0xbc3f, 0xe720, 0x153c, 0x4096, 0x638f, 0x799b, 0x7fdf, 0x7589, 
+   0x5bf3, 0x366d, 0x09d6, 0xdbfa, 0xb2ca, 0x939f, 0x8286, 0x81b5, 
+   0x914a, 0xaf3d, 0xd7ab, 0x0555, 0x324f, 0x58c1, 0x73ad, 0x7f96, 
+   0x7af0, 0x6655, 0x4471, 0x19ab, 0xeb91, 0xc01e, 0x9cf5, 0x86a7, 
+   0x8019, 0x8a25, 0xa37d, 0xc8d8, 0xf55b, 0x233e, 0x4c90, 0x6bf2, 
+   0x7d51, 0x7e6c, 0x6f1e, 0x5164, 0x2919, 0xfb7a, 0xce71, 0xa7d6, 
+   0x8cac, 0x807b, 0x84d7, 0x992f, 0xbae0, 0xe589, 0x13a1, 0x3f2e, 
+   0x6287, 0x7917, 0x7fef, 0x762b, 0x5d12, 0x37e4, 0x0b74, 0xdd89, 
+   0xb417, 0x947e, 0x82da, 0x8174, 0x907c, 0xadfc, 0xd622, 0x03b6, 
+   0x30d0, 0x5793, 0x72f9, 0x7f73, 0x7b61, 0x674c, 0x45cf, 0x1b42, 
+   0xed2c, 0xc187, 0x9dfe, 0x872d, 0x800b, 0x8985, 0xa260, 0xc762, 
+   0xf3bd, 0x21ae, 0x4b42, 0x6b10, 0x7cfa, 0x7eaa, 0x6fea, 0x52a3, 
+   0x2aa2, 0xfd1a, 0xcff1, 0xa905, 0x8d63, 0x80a1, 0x8468, 0x983a, 
+   0xb984, 0xe3f4, 0x1207, 0x3dc4, 0x617c, 0x788e, 0x7ff9, 0x76c9, 
+   0x5e2d, 0x3958, 0x0d12, 0xdf1a, 0xb567, 0x9562, 0x8334, 0x8139, 
+   0x8fb2, 0xacbf, 0xd49a, 0x0217, 0x2f4f, 0x5663, 0x7240, 0x7f49, 
+   0x7bcd, 0x683f, 0x4729, 0x1cd7, 0xeec7, 0xc2f3, 0x9f0b, 0x87b9, 
+   0x8003, 0x88eb, 0xa147, 0xc5ee, 0xf220, 0x201d, 0x49f0, 0x6a2b, 
+   0x7c9d, 0x7ee3, 0x70b1, 0x53de, 0x2c29, 0xfeb9, 0xd173, 0xaa37, 
+   0x8e1e, 0x80cd, 0x83ff, 0x9749, 0xb82a, 0xe25f, 0x106b, 0x3c56, 
+   0x606d, 0x7800, 0x7fff, 0x7761, 0x5f44, 0x3aca, 0x0eaf, 0xe0ac, 
+   0xb6ba, 0x964a, 0x8393, 0x8102, 0x8eed, 0xab85, 0xd314, 0x0077, 
+   0x2dcc, 0x552e, 0x7183, 0x7f1b, 0x7c34, 0x692e, 0x4881, 0x1e6b, 
+   0xf063, 0xc461, 0xa01c, 0x8849, 0x8001, 0x8855, 0xa031, 0xc47d, 
+   0xf083, 0x1e8a, 0x489c, 0x6940, 0x7c3c, 0x7f17, 0x7174, 0x5516, 
+   0x2dae, 0x0057, 0xd2f6, 0xab6d, 0x8ede, 0x80fe, 0x839a, 0x965c, 
+   0xb6d4, 0xe0cb, 0x0ecf, 0x3ae7, 0x5f5a, 0x776c, 0x7fff, 0x77f4, 
+   0x6058, 0x3c3a, 0x104b, 0xe240, 0xb810, 0x9736, 0x83f7, 0x80d1, 
+   0x8e2d, 0xaa4f, 0xd190, 0xfed9, 0x2c47, 0x53f7, 0x70c0, 0x7ee7, 
+   0x7c96, 0x6a19, 0x49d6, 0x1ffe, 0xf200, 0xc5d2, 0xa131, 0x88df, 
+   0x8003, 0x87c4, 0x9f20, 0xc30f, 0xeee7, 0x1cf6, 0x4744, 0x6852, 
+   0x7bd5, 0x7f46, 0x7232, 0x564b, 0x2f31, 0x01f7, 0xd47c, 0xaca7, 
+   0x8fa3, 0x8134, 0x833b, 0x9574, 0xb581, 0xdf39, 0x0d32, 0x3975, 
+   0x5e43, 0x76d5, 0x7ffa, 0x7883, 0x6167, 0x3da8, 0x11e7, 0xe3d4, 
+   0xb969, 0x9827, 0x8460, 0x80a5, 0x8d71, 0xa91c, 0xd00e, 0xfd3a, 
+   0x2ac0, 0x52bb, 0x6ff9, 0x7eaf, 0x7cf3, 0x6aff, 0x4b28, 0x2190, 
+   0xf39d, 0xc745, 0xa24a, 0x8979, 0x800b, 0x8738, 0x9e12, 0xc1a3, 
+   0xed4c, 0x1b61, 0x45e9, 0x675f, 0x7b6a, 0x7f70, 0x72eb, 0x577c, 
+   0x30b2, 0x0396, 0xd604, 0xade4, 0x906c, 0x8170, 0x82e1, 0x9490, 
+   0xb430, 0xdda8, 0x0b94, 0x3800, 0x5d28, 0x7638, 0x7ff0, 0x790c, 
+   0x6273, 0x3f12, 0x1382, 0xe56a, 0xbac5, 0x991c, 0x84ce, 0x807e, 
+   0x8cba, 0xa7ed, 0xce8e, 0xfb9a, 0x2938, 0x517d, 0x6f2e, 0x7e71, 
+   0x7d4a, 0x6be1, 0x4c77, 0x2320, 0xf53b, 0xc8bb, 0xa367, 0x8a19, 
+   0x8018, 0x86b1, 0x9d09, 0xc039, 0xebb1, 0x19ca, 0x448c, 0x6668, 
+   0x7af9, 0x7f94, 0x73a0, 0x58aa, 0x3231, 0x0535, 0xd78d, 0xaf24, 
+   0x913a, 0x81b0, 0x828c, 0x93b0, 0xb2e3, 0xdc19, 0x09f6, 0x368a, 
+   0x5c09, 0x7596, 0x7fe0, 0x7991, 0x637a, 0x407a, 0x151c, 0xe701, 
+   0xbc24, 0x9a15, 0x8541, 0x805c, 0x8c08, 0xa6c1, 0xcd10, 0xf9fb, 
+   0x27ae, 0x503b, 0x6e5e, 0x7e2d, 0x7d9d, 0x6cbe, 0x4dc2, 0x24ae, 
+   0xf6d9, 0xca33, 0xa488, 0x8abd, 0x802a, 0x862f, 0x9c03, 0xbed2, 
+   0xea17, 0x1833, 0x432c, 0x656c, 0x7a83, 0x7fb3, 0x744f, 0x59d3, 
+   0x33ae, 0x06d4, 0xd918, 0xb068, 0x920c, 0x81f6, 0x823c, 0x92d5, 
+   0xb199, 0xda8b, 0x0858, 0x3511, 0x5ae6, 0x74ef, 0x7fcb, 0x7a10, 
+   0x647e, 0x41e0, 0x16b5, 0xe899, 0xbd85, 0x9b13, 0x85ba, 0x8040, 
+   0x8b5a, 0xa599, 0xcb94, 0xf85c, 0x2622, 0x4ef5, 0x6d89, 0x7de5, 
+   0x7dea, 0x6d97, 0x4f0b, 0x263c, 0xf877, 0xcbad, 0xa5ac, 0x8b66, 
+   0x8041, 0x85b2, 0x9b02, 0xbd6e, 0xe87e, 0x169b, 0x41c9, 0x646d, 
+   0x7a08, 0x7fcd, 0x74fa, 0x5af9, 0x3529, 0x0873, 0xdaa5, 0xb1af, 
+   0x92e3, 0x8241, 0x81f1, 0x91fe, 0xb053, 0xd8fe, 0x06b9, 0x3396, 
+   0x59c0, 0x7444, 0x7fb1, 0x7a8b, 0x657d, 0x4343, 0x184e, 0xea32, 
+   0xbeea, 0x9c14, 0x8637, 0x8028, 0x8ab2, 0xa475, 0xca1a, 0xf6be, 
+   0x2494, 0x4dad, 0x6cb0, 0x7d97, 0x7e32, 0x6e6b, 0x5050, 0x27c7, 
+   0xfa16, 0xcd29, 0xa6d5, 0x8c13, 0x805e, 0x853a, 0x9a05, 0xbc0d, 
+   0xe6e7, 0x1501, 0x4063, 0x6369, 0x7988, 0x7fe1, 0x75a1, 0x5c1c, 
+   0x36a2, 0x0a11, 0xdc33, 0xb2f9, 0x93bf, 0x8291, 0x81ac, 0x912c, 
+   0xaf0f, 0xd773, 0x051a, 0x3218, 0x5896, 0x7394, 0x7f92, 0x7b00, 
+   0x6678, 0x44a3, 0x19e5, 0xebcc, 0xc051, 0x9d1a, 0x86b9, 0x8017, 
+   0x8a0e, 0xa354, 0xc8a2, 0xf520, 0x2306, 0x4c61, 0x6bd2, 0x7d45, 
+   0x7e75, 0x6f3b, 0x5191, 0x2951, 0xfbb5, 0xcea7, 0xa800, 0x8cc6, 
+   0x8080, 0x84c7, 0x990c, 0xbaae, 0xe550, 0x1367, 0x3efb, 0x6262, 
+   0x7904, 0x7ff0, 0x7642, 0x5d3a, 0x3819, 0x0baf, 0xddc2, 0xb446, 
+   0x949e, 0x82e7, 0x816c, 0x905f, 0xadcf, 0xd5ea, 0x037b, 0x3099, 
+   0x5768, 0x72df, 0x7f6d, 0x7b71, 0x676f, 0x4600, 0x1b7b, 0xed66, 
+   0xc1ba, 0x9e24, 0x8741, 0x800a, 0x896f, 0xa238, 0xc72d, 0xf382, 
+   0x2175, 0x4b12, 0x6af0, 0x7ced, 0x7eb3, 0x7006, 0x52d0, 0x2ada, 
+   0xfd55, 0xd027, 0xa930, 0x8d7d, 0x80a7, 0x8459, 0x9817, 0xb952, 
+   0xe3ba, 0x11cc, 0x3d90, 0x6156, 0x787a, 0x7ffa, 0x76df, 0x5e55, 
+   0x398d, 0x0d4d, 0xdf53, 0xb597, 0x9583, 0x8341, 0x8131, 0x8f96, 
+   0xac92, 0xd463, 0x01dc, 0x2f18, 0x5637, 0x7226, 0x7f43, 0x7bdc, 
+   0x6861, 0x475a, 0x1d11, 0xef02, 0xc327, 0x9f32, 0x87cd, 0x8003, 
+   0x88d5, 0xa11f, 0xc5ba, 0xf1e5, 0x1fe4, 0x49c0, 0x6a0a, 0x7c90, 
+   0x7eeb, 0x70cd, 0x540b, 0x2c60, 0xfef4, 0xd1aa, 0xaa63, 0x8e39, 
+   0x80d4, 0x83f0, 0x9727, 0xb7f9, 0xe225, 0x1030, 0x3c22, 0x6046, 
+   0x77eb, 0x7fff, 0x7776, 0x5f6c, 0x3aff, 0x0eea, 0xe0e6, 0xb6ea, 
+   0x966b, 0x83a1, 0x80fb, 0x8ed1, 0xab59, 0xd2dd, 0x003c, 0x2d95, 
+   0x5502, 0x7167, 0x7f14, 0x7c42, 0x6950, 0x48b2, 0x1ea4, 0xf09e, 
+   0xc495, 0xa043, 0x885e, 0x8001, 0x8840, 0xa00a, 0xc449, 0xf048, 
+   0x1e51, 0x486b, 0x691f, 0x7c2e, 0x7f1e, 0x718f, 0x5543, 0x2de5, 
+   0x0092, 0xd32e, 0xab9a, 0x8efa, 0x8105, 0x838c, 0x963b, 0xb6a4, 
+   0xe092, 0x0e94, 0x3ab2, 0x5f32, 0x7757, 0x7fff, 0x7809, 0x607f, 
+   0x3c6e, 0x1086, 0xe279, 0xb841, 0x9758, 0x8405, 0x80ca, 0x8e12, 
+   0xaa23, 0xd159, 0xfe9e, 0x2c0f, 0x53ca, 0x70a4, 0x7ee0, 0x7ca3, 
+   0x6a3a, 0x4a06, 0x2037, 0xf23b, 0xc607, 0xa159, 0x88f5, 0x8004, 
+   0x87b0, 0x9ef9, 0xc2db, 0xeeac, 0x1cbd, 0x4713, 0x682f, 0x7bc6, 
+   0x7f4c, 0x724c, 0x5677, 0x2f68, 0x0232, 0xd4b4, 0xacd4, 0x8fbf, 
+   0x813c, 0x832e, 0x9553, 0xb551, 0xdf00, 0x0cf7, 0x3940, 0x5e1b, 
+   0x76bf, 0x7ff9, 0x7897, 0x618e, 0x3ddb, 0x1221, 0xe40e, 0xb99a, 
+   0x984a, 0x846f, 0x809f, 0x8d57, 0xa8f1, 0xcfd7, 0xfcfe, 0x2a88, 
+   0x528e, 0x6fdd, 0x7ea6, 0x7cff, 0x6b1f, 0x4b58, 0x21c9, 0xf3d8, 
+   0xc77a, 0xa273, 0x8990, 0x800c, 0x8724, 0x9dec, 0xc16f, 0xed11, 
+   0x1b27, 0x45b8, 0x673c, 0x7b5a, 0x7f75, 0x7305, 0x57a7, 0x30e9, 
+   0x03d1, 0xd63c, 0xae11, 0x9089, 0x8179, 0x82d4, 0x9470, 0xb401, 
+   0xdd6f, 0x0b59, 0x37cb, 0x5cff, 0x7621, 0x7fee, 0x7920, 0x6299, 
+   0x3f46, 0x13bc, 0xe5a4, 0xbaf7, 0x993f, 0x84de, 0x8079, 0x8ca0, 
+   0xa7c2, 0xce58, 0xfb5f, 0x2900, 0x514f, 0x6f10, 0x7e67, 0x7d56, 
+   0x6c00, 0x4ca6, 0x2359, 0xf576, 0xc8f0, 0xa390, 0x8a30, 0x801a, 
+   0x869e, 0x9ce3, 0xc006, 0xeb77, 0x1991, 0x445a, 0x6644, 0x7ae8, 
+   0x7f99, 0x73b9, 0x58d4, 0x3268, 0x0570, 0xd7c5, 0xaf52, 0x9157, 
+   0x81ba, 0x8280, 0x9391, 0xb2b4, 0xdbe0, 0x09bb, 0x3654, 0x5be0, 
+   0x757f, 0x7fdd, 0x79a3, 0x63a0, 0x40ae, 0x1556, 0xe73b, 0xbc56, 
+   0x9a39, 0x8552, 0x8058, 0x8bef, 0xa697, 0xccda, 0xf9c0, 0x2775, 
+   0x500c, 0x6e40, 0x7e23, 0x7da8, 0x6cdd, 0x4df1, 0x24e7, 0xf714, 
+   0xca68, 0xa4b1, 0x8ad4, 0x802d, 0x861d, 0x9bdf, 0xbea0, 0xe9dd, 
+   0x17f9, 0x42f9, 0x6548, 0x7a72, 0x7fb7, 0x7468, 0x59fd, 0x33e4, 
+   0x070f, 0xd950, 0xb096, 0x922a, 0x8200, 0x8231, 0x92b6, 0xb16b, 
+   0xda52, 0x081d, 0x34db, 0x5abd, 0x74d7, 0x7fc8, 0x7a22, 0x64a2, 
+   0x4213, 0x16ef, 0xe8d3, 0xbdb8, 0x9b37, 0x85cb, 0x803c, 0x8b42, 
+   0xa56f, 0xcb5e, 0xf821, 0x25e9, 0x4ec7, 0x6d6a, 0x7dda, 0x7df4, 
+   0x6db5, 0x4f39, 0x2674, 0xf8b2, 0xcbe3, 0xa5d6, 0x8b7e, 0x8045, 
+   0x85a0, 0x9ade, 0xbd3c, 0xe844, 0x1660, 0x4196, 0x6448, 0x79f6, 
+   0x7fd0, 0x7512, 0x5b23, 0x355f, 0x08ae, 0xdadd, 0xb1dd, 0x9302, 
+   0x824c, 0x81e7, 0x91e0, 0xb024, 0xd8c6, 0x067e, 0x3360, 0x5996, 
+   0x742b, 0x7fad, 0x7a9c, 0x65a1, 0x4375, 0x1888, 0xea6c, 0xbf1d, 
+   0x9c39, 0x8649, 0x8026, 0x8a9a, 0xa44c, 0xc9e4, 0xf683, 0x245c, 
+   0x4d7e, 0x6c90, 0x7d8c, 0x7e3c, 0x6e89, 0x507e, 0x2800, 0xfa51, 
+   0xcd5f, 0xa6ff, 0x8c2c, 0x8063, 0x8529, 0x99e1, 0xbbdb, 0xe6ad, 
+   0x14c7, 0x4030, 0x6344, 0x7976, 0x7fe4, 0x75b8, 0x5c45, 0x36d8, 
+   0x0a4c, 0xdc6c, 0xb328, 0x93de, 0x829d, 0x81a2, 0x910f, 0xaee1, 
+   0xd73b, 0x04df, 0x31e2, 0x586b, 0x737b, 0x7f8d, 0x7b11, 0x669b, 
+   0x44d5, 0x1a1f, 0xec06, 0xc084, 0x9d40, 0x86cc, 0x8014, 0x89f7, 
+   0xa32c, 0xc86d, 0xf4e5, 0x22cd, 0x4c31, 0x6bb2, 0x7d38, 0x7e7e, 
+   0x6f58, 0x51bf, 0x2989, 0xfbf0, 0xcede, 0xa82b, 0x8ce0, 0x8085, 
+   0x84b7, 0x98e9, 0xba7c, 0xe516, 0x132d, 0x3ec7, 0x623c, 0x78f0, 
+   0x7ff2, 0x7659, 0x5d63, 0x384e, 0x0bea, 0xddfb, 0xb476, 0x94bf, 
+   0x82f3, 0x8163, 0x9042, 0xada2, 0xd5b2, 0x0340, 0x3062, 0x573d, 
+   0x72c5, 0x7f67, 0x7b80, 0x6792, 0x4632, 0x1bb5, 0xeda1, 0xc1ee, 
+   0x9e4a, 0x8754, 0x8009, 0x8959, 0xa210, 0xc6f8, 0xf347, 0x213c, 
+   0x4ae2, 0x6acf, 0x7ce0, 0x7ebb, 0x7023, 0x52fd, 0x2b11, 0xfd90, 
+   0xd05e, 0xa95b, 0x8d98, 0x80ad, 0x844a, 0x97f5, 0xb921, 0xe380, 
+   0x1191, 0x3d5c, 0x612f, 0x7866, 0x7ffb, 0x76f4, 0x5e7d, 0x39c2, 
+   0x0d87, 0xdf8c, 0xb5c7, 0x95a4, 0x834e, 0x8129, 0x8f79, 0xac65, 
+   0xd42b, 0x01a1, 0x2ee1, 0x560b, 0x720b, 0x7f3d, 0x7beb, 0x6884, 
+   0x478c, 0x1d4a, 0xef3c, 0xc35b, 0x9f58, 0x87e1, 0x8002, 0x88bf, 
+   0xa0f7, 0xc585, 0xf1aa, 0x1faa, 0x4990, 0x69e8, 0x7c82, 0x7ef3, 
+   0x70e9, 0x5438, 0x2c98, 0xff2f, 0xd1e1, 0xaa8f, 0x8e54, 0x80db, 
+   0x83e2, 0x9705, 0xb7c9, 0xe1ec, 0x0ff6, 0x3bee, 0x601f, 0x77d6, 
+   0x7fff, 0x778b, 0x5f93, 0x3b33, 0x0f24, 0xe11f, 0xb71b, 0x968d, 
+   0x83af, 0x80f3, 0x8eb6, 0xab2c, 0xd2a6, 0x0001, 0x2d5d, 0x54d6, 
+   0x714c, 0x7f0d, 0x7c50, 0x6971, 0x48e3, 0x1ede, 0xf0d9, 0xc4ca, 
+   0xa06b, 0x8873, 0x8001, 0x882b, 0x9fe3, 0xc415, 0xf00e, 0x1e17, 
+   0x483a, 0x68fd, 0x7c1f, 0x7f25, 0x71aa, 0x556f, 0x2e1c, 0x00ce, 
+   0xd365, 0xabc6, 0x8f16, 0x810d, 0x837f, 0x9619, 0xb673, 0xe059, 
+   0x0e59, 0x3a7e, 0x5f0b, 0x7742, 0x7ffe, 0x781d, 0x60a6, 0x3ca2, 
+   0x10c0, 0xe2b3, 0xb872, 0x977a, 0x8414, 0x80c4, 0x8df7, 0xa9f7, 
+   0xd122, 0xfe63, 0x2bd8, 0x539d, 0x7088, 0x7ed8, 0x7cb1, 0x6a5b, 
+   0x4a36, 0x2070, 0xf275, 0xc63b, 0xa181, 0x890a, 0x8005, 0x879b, 
+   0x9ed3, 0xc2a7, 0xee72, 0x1c83, 0x46e2, 0x680d, 0x7bb7, 0x7f52, 
+   0x7267, 0x56a2, 0x2f9f, 0x026d, 0xd4ec, 0xad01, 0x8fdb, 0x8145, 
+   0x8321, 0x9532, 0xb521, 0xdec7, 0x0cbc, 0x390b, 0x5df3, 0x76a8, 
+   0x7ff7, 0x78aa, 0x61b4, 0x3e0f, 0x125c, 0xe448, 0xb9cc, 0x986c, 
+   0x847f, 0x8099, 0x8d3c, 0xa8c5, 0xcfa1, 0xfcc3, 0x2a51, 0x5261, 
+   0x6fc0, 0x7e9e, 0x7d0c, 0x6b40, 0x4b87, 0x2202, 0xf413, 0xc7af, 
+   0xa29b, 0x89a6, 0x800e, 0x8711, 0x9dc6, 0xc13c, 0xecd7, 0x1aed, 
+   0x4586, 0x6719, 0x7b4a, 0x7f7a, 0x731f, 0x57d2, 0x311f, 0x040c, 
+   0xd674, 0xae3f, 0x90a6, 0x8182, 0x82c8, 0x9450, 0xb3d1, 0xdd36, 
+   0x0b1e, 0x3796, 0x5cd7, 0x760a, 0x7fec, 0x7933, 0x62be, 0x3f79, 
+   0x13f7, 0xe5de, 0xbb28, 0x9963, 0x84ee, 0x8074, 0x8c87, 0xa797, 
+   0xce21, 0xfb24, 0x28c8, 0x5121, 0x6ef3, 0x7e5e, 0x7d62, 0x6c20, 
+   0x4cd5, 0x2391, 0xf5b1, 0xc925, 0xa3b9, 0x8a47, 0x801c, 0x868b, 
+   0x9cbe, 0xbfd3, 0xeb3c, 0x1957, 0x4428, 0x6621, 0x7ad8, 0x7f9d, 
+   0x73d2, 0x58ff, 0x329e, 0x05ab, 0xd7fd, 0xaf80, 0x9175, 0x81c4, 
+   0x8275, 0x9371, 0xb285, 0xdba7, 0x0980, 0x361f, 0x5bb7, 0x7567, 
+   0x7fdb, 0x79b6, 0x63c5, 0x40e1, 0x1591, 0xe775, 0xbc88, 0x9a5d, 
+   0x8563, 0x8053, 0x8bd6, 0xa66d, 0xcca3, 0xf985, 0x273d, 0x4fde, 
+   0x6e22, 0x7e19, 0x7db3, 0x6cfc, 0x4e20, 0x2520, 0xf74f, 0xca9e, 
+   0xa4db, 0x8aec, 0x8030, 0x860b, 0x9bba, 0xbe6d, 0xe9a3, 0x17bf, 
+   0x42c7, 0x6524, 0x7a61, 0x7fbb, 0x7481, 0x5a27, 0x341b, 0x074a, 
+   0xd989, 0xb0c4, 0x9249, 0x820b, 0x8226, 0x9297, 0xb13c, 0xda1a, 
+   0x07e2, 0x34a5, 0x5a93, 0x74bf, 0x7fc4, 0x7a34, 0x64c7, 0x4245, 
+   0x172a, 0xe90d, 0xbdeb, 0x9b5c, 0x85dd, 0x8038, 0x8b2a, 0xa546, 
+   0xcb28, 0xf7e6, 0x25b1, 0x4e98, 0x6d4c, 0x7dcf, 0x7dff, 0x6dd4, 
+   0x4f67, 0x26ac, 0xf8ed, 0xcc19, 0xa600, 0x8b97, 0x8049, 0x858f, 
+   0x9aba, 0xbd09, 0xe80a, 0x1626, 0x4163, 0x6424, 0x79e4, 0x7fd3, 
+   0x752a, 0x5b4c, 0x3595, 0x08e9, 0xdb16, 0xb20c, 0x9321, 0x8257, 
+   0x81dd, 0x91c2, 0xaff6, 0xd88e, 0x0643, 0x3329, 0x596c, 0x7412, 
+   0x7fa9, 0x7aad, 0x65c5, 0x43a7, 0x18c2, 0xeaa6, 0xbf50, 0x9c5e, 
+   0x865c, 0x8023, 0x8a83, 0xa422, 0xc9af, 0xf648, 0x2423, 0x4d4f, 
+   0x6c71, 0x7d80, 0x7e46, 0x6ea7, 0x50ac, 0x2838, 0xfa8c, 0xcd95, 
+   0xa72a, 0x8c46, 0x8067, 0x8518, 0x99be, 0xbba9, 0xe673, 0x148d, 
+   0x3ffd, 0x631f, 0x7963, 0x7fe6, 0x75cf, 0x5c6e, 0x370d, 0x0a87, 
+   0xdca4, 0xb357, 0x93fe, 0x82a9, 0x8199, 0x90f1, 0xaeb4, 0xd703, 
+   0x04a4, 0x31ab, 0x5840, 0x7361, 0x7f88, 0x7b21, 0x66bf, 0x4507, 
+   0x1a59, 0xec41, 0xc0b7, 0x9d65, 0x86df, 0x8012, 0x89e0, 0xa303, 
+   0xc838, 0xf4aa, 0x2294, 0x4c02, 0x6b92, 0x7d2c, 0x7e87, 0x6f75, 
+   0x51ec, 0x29c1, 0xfc2c, 0xcf14, 0xa856, 0x8cfa, 0x808b, 0x84a7, 
+   0x98c6, 0xba4b, 0xe4dc, 0x12f2, 0x3e94, 0x6216, 0x78dd, 0x7ff4, 
+   0x766f, 0x5d8b, 0x3883, 0x0c25, 0xde34, 0xb4a6, 0x94df, 0x8300, 
+   0x815a, 0x9025, 0xad74, 0xd57b, 0x0305, 0x302c, 0x5712, 0x72ab, 
+   0x7f62, 0x7b90, 0x67b4, 0x4663, 0x1bef, 0xeddb, 0xc222, 0x9e70, 
+   0x8768, 0x8007, 0x8943, 0xa1e8, 0xc6c3, 0xf30c, 0x2103, 0x4ab2, 
+   0x6aaf, 0x7cd3, 0x7ec3, 0x703f, 0x532a, 0x2b49, 0xfdcb, 0xd095, 
+   0xa987, 0x8db2, 0x80b3, 0x843b, 0x97d2, 0xb8f0, 0xe347, 0x1157, 
+   0x3d28, 0x6109, 0x7852, 0x7ffc, 0x770a, 0x5ea5, 0x39f7, 0x0dc2, 
+   0xdfc6, 0xb5f7, 0x95c4, 0x835c, 0x8121, 0x8f5d, 0xac39, 0xd3f4, 
+   0x0165, 0x2eaa, 0x55df, 0x71f0, 0x7f36, 0x7bfa, 0x68a6, 0x47bd, 
+   0x1d84, 0xef77, 0xc38f, 0x9f7f, 0x87f6, 0x8001, 0x88aa, 0xa0d0, 
+   0xc551, 0xf16f, 0x1f71, 0x495f, 0x69c7, 0x7c74, 0x7efa, 0x7105, 
+   0x5464, 0x2ccf, 0xff6a, 0xd218, 0xaabb, 0x8e6f, 0x80e1, 0x83d3, 
+   0x96e3, 0xb798, 0xe1b2, 0x0fbb, 0x3bba, 0x5ff8, 0x77c1, 0x7fff, 
+   0x77a0, 0x5fbb, 0x3b68, 0x0f5f, 0xe158, 0xb74b, 0x96ae, 0x83bd, 
+   0x80ec, 0x8e9a, 0xab00, 0xd26f, 0xffc7, 0x2d26, 0x54aa, 0x7130, 
+   0x7f06, 0x7c5e, 0x6993, 0x4913, 0x1f17, 0xf113, 0xc4fe, 0xa092, 
+   0x8889, 0x8001, 0x8816, 0x9fbc, 0xc3e1, 0xefd3, 0x1dde, 0x4809, 
+   0x68db, 0x7c11, 0x7f2c, 0x71c5, 0x559b, 0x2e53, 0x0109, 0xd39d, 
+   0xabf3, 0x8f31, 0x8115, 0x8371, 0x95f8, 0xb643, 0xe01f, 0x0e1e, 
+   0x3a49, 0x5ee3, 0x772c, 0x7ffd, 0x7832, 0x60cc, 0x3cd6, 0x10fb, 
+   0xe2ec, 0xb8a3, 0x979d, 0x8423, 0x80bd, 0x8ddc, 0xa9cb, 0xd0eb, 
+   0xfe28, 0x2ba0, 0x5370, 0x706c, 0x7ed0, 0x7cbe, 0x6a7b, 0x4a67, 
+   0x20aa, 0xf2b0, 0xc670, 0xa1a9, 0x8920, 0x8006, 0x8787, 0x9eac, 
+   0xc273, 0xee37, 0x1c49, 0x46b0, 0x67eb, 0x7ba8, 0x7f58, 0x7281, 
+   0x56ce, 0x2fd6, 0x02a8, 0xd523, 0xad2e, 0x8ff8, 0x814d, 0x8314, 
+   0x9512, 0xb4f1, 0xde8e, 0x0c81, 0x38d6, 0x5dca, 0x7692, 0x7ff6, 
+   0x78be, 0x61da, 0x3e43, 0x1296, 0xe481, 0xb9fd, 0x988f, 0x848e, 
+   0x8093, 0x8d22, 0xa89a, 0xcf6a, 0xfc88, 0x2a19, 0x5234, 0x6fa3, 
+   0x7e95, 0x7d19, 0x6b60, 0x4bb7, 0x223b, 0xf44e, 0xc7e4, 0xa2c3, 
+   0x89bd, 0x8010, 0x86fe, 0x9da0, 0xc108, 0xec9c, 0x1ab4, 0x4555
+};
+   
+float32_t transform_fft_f32_inputs[TRANSFORM_MAX_FFT_LEN * 2] =
+{
+    43.0264275639,	-17.0525215570,	-94.8488973910,	-8.1924989580,	7.2830326091,	66.8368719314,	33.9778190671,	117.8652289772,	
+    -129.6077797465,	-14.6420815368,	18.0239223278,	20.6760530292,	55.0375037651,	1.8674609862,	-85.6534302408,	-33.5750364909,	
+    29.2110949614,	110.4727049460,	-94.1914619387,	-1.4084169343,	83.5181653041,	47.3073514127,	-13.3420621181,	30.3389699104,	
+    12.1188124277,	100.9730921941,	-114.0146362390,	-77.5823200409,	37.2019034618,	40.0026301128,	-58.3387276630,	-34.9472398600,	
+    -5.1169678311,	-87.7660091118,	-150.5888601131,	56.0349370503,	50.2168884079,	-74.2313236767,	22.3648603560,	-6.8676387051,	
+    74.8957303680,	-90.1292012823,	-55.1436241586,	-66.6732976100,	-6.7918147615,	7.7612697081,	35.7892605979,	-20.0470508830,	
+    41.8369017546,	-143.7378056984,	-41.9127158600,	-108.3531841158,	-57.1917422289,	-124.2808828105,	38.9316388820,	-77.9212517405,	
+    37.1990818377,	-28.9545952748,	-155.6371057564,	45.8088886393,	36.2537018275,	-6.5727656016,	-104.2070491921,	45.5583813729,	
+    -19.7674717059,	-80.4802190947,	-1.4444563441,	-42.2142256438,	36.6546339194,	-57.0866498590,	44.4677067511,	65.7285753407,	
+    -103.8158864647,	25.4348723711,	-153.5419639389,	39.3608409474,	49.1658103436,	79.5570602275,	75.2944095996,	58.9394700746,	
+    -53.1018534392,	33.4172444014,	35.6224682287,	-64.4353396418,	-125.8464291251,	-47.6072111617,	-26.2177687594,	-12.0061322096,	
+    -17.7887967585,	-28.2926175090,	-62.0691715749,	40.5098573604,	-191.1123732593,	119.6750713043,	19.6182375803,	-26.7615252921,	
+    2.2957847015,	-108.3436451287,	-50.5906164995,	-5.6360985100,	-11.6772204201,	-84.2765293757,	-60.9317810068,	82.0446350218,	
+    -70.2048296348,	72.8738253222,	60.2450218115,	114.2741231228,	46.8180775285,	6.9915412654,	-8.9909197429,	-78.9165936808,	
+    66.4731535459,	-68.4235455651,	-79.8254597080,	-10.6308477115,	-62.6161569330,	-55.7744410292,	-11.8408366528,	98.1034940997,	
+    35.8213741877,	-54.4694482732,	86.9631830044,	-53.0343838122,	-47.4898642865,	-47.2010929590,	-31.3312639685,	-23.0908245172,	
+    12.0258009869,	-5.1098204703,	-9.8420230737,	-107.3328761158,	44.6810431959,	-17.9083820345,	-60.9753512872,	-7.5915088994,	
+    17.2250813329,	57.9176125648,	124.3004161362,	-63.1950908493,	120.5788885640,	-44.1734238117,	-91.7408095116,	-43.5696066595,	
+    -49.9560710099,	-167.8513443296,	-70.9437505499,	-46.4109705355,	-64.2264526456,	-13.9995803916,	-100.9548186356,	9.9101010575,	
+    -50.0615130815,	-55.7590145012,	-60.3195153388,	61.7913378549,	-102.0850899209,	53.2360193126,	-25.8997883369,	75.1445512333,	
+    -113.8148602310,	17.8027281119,	-19.5006822722,	-44.2169628471,	107.5017084384,	-113.7909124666,	-43.9735396033,	7.6880981388,	
+    46.7384653508,	9.9047443751,	81.8646964362,	132.3812863877,	-95.6959050236,	-68.5015813484,	65.8586404494,	18.5039353889,	
+    -30.1786166621,	-90.3098515667,	-22.9356228552,	-20.5778272423,	-2.2127786675,	-35.4418447703,	-51.8722915974,	-107.9024439078,	
+    -51.5940748232,	-51.7463262677,	74.2795485984,	94.2205022462,	9.7016384049,	-47.3556083155,	-36.7822314478,	-151.6455525363,	
+    -15.7183814485,	78.2063383182,	0.1516414969,	37.9304181609,	20.6185902740,	-22.2164106778,	6.1160554677,	2.4061326953,	
+    -111.6681824598,	-60.0858917090,	75.1698614693,	-76.5787410444,	28.3391655715,	-2.4946186443,	-68.0378899682,	104.0893199171,	
+    -51.8319647254,	38.8521710524,	75.9114239564,	73.9206172905,	-103.2533029987,	6.9002718274,	-36.6346436319,	-25.1990926265,	
+    1.5852145953,	-50.6438436795,	21.5018844428,	-151.9305562846,	-51.7326681814,	21.4475994143,	42.2564011921,	-74.0520586926,	
+    49.7370635809,	-13.2957534126,	36.6746826778,	-31.7005492589,	148.4894964268,	79.7890632353,	16.8856024809,	16.1690460177,	
+    39.2665169484,	117.2461167794,	-37.4827984831,	-47.8387803604,	-95.7025286193,	34.3058214285,	-124.9536456028,	56.1640195764,	
+    94.3636873606,	35.3992852810,	-38.3920852159,	-100.5738062016,	-29.7837022314,	42.9133913996,	-34.2715618187,	-14.3589115627,	
+    -16.5935468750,	20.4574192236,	-88.7897972666,	-38.6285080386,	53.3203422726,	98.5991486746,	122.7305462474,	67.7902817187,	
+    5.1764117389,	5.0632821624,	21.9288789574,	-78.3140512638,	-21.2069682335,	23.6342010925,	34.4445769455,	59.1346766615,	
+    28.9978778000,	39.8121180845,	-17.1650033520,	-56.9174900874,	17.8157086148,	-112.8801457350,	-122.4019040408,	140.8669393157,	
+    -65.4664329639,	40.6952775518,	32.7260891658,	-43.2565155866,	19.3945751928,	-20.1815002000,	-67.6601711640,	-18.1921178207,	
+    -35.6802153684,	49.9550290306,	131.4925251016,	-31.2940938167,	-5.2848453344,	-109.5580577933,	20.2437599390,	-8.8782958734,	
+    54.1836717264,	7.2555852190,	-3.5698316137,	-51.9236786262,	6.7861547980,	-104.4814551670,	45.8458629668,	70.0890876844,	
+    38.3572837740,	61.8024165129,	68.0176962024,	-12.8193934080,	-21.4661610917,	-0.9377108815,	-74.2100679061,	71.0490808147,	
+    91.9813889497,	-14.5797640164,	3.5036749129,	-138.3605478356,	-48.1501349794,	-16.0636922482,	-12.1334197606,	15.0562207637,	
+    -34.0878176054,	55.1075126157,	97.3829871877,	0.2053358099,	-94.8713267382,	51.5460954054,	21.2966946363,	58.1331025047,	
+    -23.4599044132,	-19.3315856528,	-8.4497193577,	-1.9594679356,	-33.1906549336,	-144.6825417978,	-57.1218958072,	35.7353406097,	
+    61.4666549819,	14.6536253128,	82.1632196866,	-44.6230161723,	-91.1022589278,	-18.5737673927,	-136.8975612334,	56.9606788003,	
+    70.7059960183,	-68.2829345081,	-10.2629800455,	-53.6385325047,	-68.7928766204,	88.2444688302,	83.1412324801,	-102.9206928160,	
+    -68.2329763159,	-69.7552955469,	108.2132269009,	-28.2582329307,	5.6685898328,	-36.0392956840,	43.3269513128,	-8.6436416796,	
+    -16.5054886972,	11.5008791788,	39.6923606683,	-28.9039554061,	13.5938214364,	-23.6296332202,	49.1171161163,	53.1636857935,	
+    -62.9672053166,	-54.2594757384,	48.3838956696,	8.0469071555,	-33.6472086213,	-120.5381752144,	55.0880453111,	17.8990740563,	
+    144.9402232336,	101.7886229203,	-73.3666393712,	-16.4721379138,	-12.7447935685,	101.8245160983,	-49.7026860415,	-15.1227790364,	
+    65.7430288442,	-131.8695390036,	10.2750933946,	90.9752774838,	-26.5859990591,	-95.6962772568,	76.2174589344,	24.8796848060,	
+    -38.8938223046,	54.1687774852,	-37.3585968996,	-34.6848570502,	33.0151011570,	-55.8345877671,	-3.9009101671,	-31.5024971691,	
+    -9.6863895491,	91.8719195957,	-58.9993249744,	-25.6887030614,	-8.0829472205,	4.6386491741,	-71.4019697167,	-21.3734669095,	
+    86.2079144404,	79.6823974266,	-0.0910915997,	44.8067718095,	58.7204020766,	72.6856808976,	-50.3373732478,	-116.1175365534,	
+    -15.0884909384,	5.4593772059,	-63.6553527905,	37.3460388205,	-32.2399421679,	95.7569350513,	-7.3700141964,	-56.0370832967,	
+    -41.7377150439,	-42.0042856519,	12.5134312941,	93.7845584531,	-32.4801087157,	-33.3976050318,	-24.2252126001,	-46.3199064467,	
+    -20.3704610276,	15.8571376404,	88.9127217235,	-33.1132582267,	-1.0005675836,	-28.1780471904,	150.9349379135,	38.0600520828,	
+    36.4338677563,	-3.3709201641,	29.7709773016,	16.5064119077,	21.3147729463,	110.6714300904,	18.8406036507,	14.8963298097,	
+    50.9975960392,	16.3991140350,	-194.0805845907,	-41.6723945839,	-74.8991127408,	-6.4587655805,	-0.6883628218,	-49.8709647175,	
+    194.2265120473,	64.3043624521,	16.0040882780,	68.4032551772,	-43.4050313128,	84.6826289824,	-28.1357565943,	134.6895584120,	
+    -7.9746152680,	-95.6692886462,	-48.9444370342,	79.4479343188,	-50.5345228122,	52.4800633307,	-14.7735051703,	-20.1510237050,	
+    22.5049816980,	64.4191999102,	24.8385648232,	99.4265041360,	62.0189508473,	-28.3892600378,	-109.8842008564,	-79.0407483407,	
+    18.3408112020,	49.1650536089,	31.5419844924,	-36.1160722679,	-132.9148081329,	10.4053531567,	-129.2463715470,	-43.4602207151,	
+    -24.2420653292,	91.5388317556,	21.4762248190,	-44.3810909139,	18.4098011282,	-45.8691164539,	-20.9831197962,	16.2076792914,	
+    66.0224147666,	-13.6794615513,	101.2163279622,	-62.4462618603,	22.2040981785,	-52.3208382802,	-24.7909079016,	58.5150375093,	
+    18.8569705105,	-55.6083430939,	131.0273367422,	-34.5209015065,	121.4357296573,	-77.2590299593,	-51.5929566898,	5.0247131098,	
+    -23.8451707592,	-4.5912313547,	31.1387246821,	61.7019310824,	49.1912429744,	-50.5836913031,	-74.8182600630,	-21.6209317022,	
+    20.9409464654,	-72.7870824583,	-28.3530746820,	-45.0794425434,	-13.4910629905,	-62.0158772255,	-34.1421181246,	44.2844972784,	
+    8.4213193211,	79.9349022793,	60.0160502260,	32.2272994080,	-72.2893887746,	17.3063698247,	-134.6335742431,	64.6499736261,	
+    7.1411921919,	-37.5517577873,	6.2405670930,	117.1920927305,	128.7420689815,	-3.1556854963,	-13.4100422909,	-11.9336372907,	
+    -8.6022400553,	-102.0033506666,	-78.4696575074,	15.0765861403,	-111.5219718576,	-13.4162786508,	38.2437013694,	61.1637732561,	
+    -34.4804160003,	107.4438003830,	-79.4193067813,	-81.1842853968,	-26.2622970331,	132.3205425408,	-119.1464268477,	67.3048866598,	
+    103.3266736715,	-58.1865815617,	27.6231908601,	-11.2004371750,	26.0340617206,	12.5696123916,	0.6442714420,	-30.7393043544,	
+    1.5314955897,	49.9110088250,	-106.1358721920,	51.1608329944,	-32.8684239794,	-27.7215905745,	-11.6450303367,	-36.7731678028,	
+    59.9383486599,	-4.6301990580,	5.0361682939,	-10.5669407980,	124.0908762205,	35.8305364082,	-123.6216777114,	-74.2569079167,	
+    -56.7651776816,	16.0736385582,	23.5030632215,	-110.6764295938,	44.3086821806,	9.4452708243,	5.3300080251,	39.0483916714,	
+    151.4550562868,	62.8957092621,	-116.8103461233,	5.1129927759,	-33.2252515135,	-9.4522506046,	22.7026048372,	-15.5264414569,	
+    71.2087620034,	19.1191568332,	50.3019546809,	-5.6096922409,	22.9344126462,	-7.7591876203,	31.8949515564,	-58.4253952381,	
+    66.4341297173,	-19.0583083044,	96.7695087855,	20.4934280047,	4.9544603116,	-20.8288135920,	-173.2659655408,	-62.4883621640,	
+    -48.5528422703,	12.1437504278,	60.2482234666,	-19.6072312919,	-34.6320214291,	129.0089698963,	-50.9042160618,	98.3952661477,	
+    -4.7051792479,	-13.1768910826,	69.5138802139,	58.5748201565,	-45.9385652563,	151.7952104306,	34.2541941013,	-58.0417838381,	
+    28.1480473670,	46.4006562684,	97.7001828545,	4.0855607626,	-32.6097018162,	16.8913949959,	105.7266202978,	-89.3978374651,	
+    -60.9338593128,	-41.2220734230,	49.9393070783,	95.0974764854,	49.2498366456,	58.6214364590,	34.1113830569,	45.6634098874,	
+    -22.5356086770,	-97.1978653617,	86.5565049535,	70.6118545777,	-30.6978082909,	118.7238621666,	14.5922386932,	11.3449652072,	
+    65.6007783405,	82.6369678204,	-52.0390492248,	-47.0160551227,	-95.5142448634,	99.7162626888,	-36.5523815090,	-42.8042935534,	
+    68.3566199798,	-13.8451547552,	-71.1629911780,	36.2989433752,	-32.4867163365,	112.4079947071,	-75.6295117422,	47.5276421639,	
+    51.8078250755,	-26.8715188457,	-9.6291144797,	40.1999849640,	-38.4634033246,	40.9764960915,	-26.1715730268,	36.5996396515,	
+    -26.9924731886,	53.7879986570,	-83.1658398348,	23.6381378489,	43.8794937753,	-55.4133836419,	90.0266130838,	14.1036181982,	
+    -18.1225736715,	85.1363181151,	-62.5970846379,	-18.5291947838,	-25.7341986703,	-49.7061342931,	-59.0442763971,	50.8960636803,	
+    -87.6471123430,	-36.7217762531,	22.5952364054,	11.1107885650,	-0.5377327229,	160.8145792630,	73.3103441505,	10.1656872354,	
+    -50.4554350397,	-57.3478171016,	-15.4201715357,	-26.9135446491,	-4.9891264771,	-37.0226770057,	-80.9919535641,	50.4418660876,	
+    -25.8517575250,	-69.9538258421,	-17.5730160671,	15.9405836751,	113.9545230349,	-46.1040379057,	-94.2458635014,	-69.0338522452,	
+    43.5813790265,	107.1836101171,	-55.1012654323,	-77.1529555887,	-33.1530320656,	-94.5582659641,	-53.6837586872,	27.0680381378,	
+    93.9385415207,	-61.0955216188,	18.0530957225,	7.9150142320,	-12.1218191587,	34.0173961457,	40.0084937565,	9.8119275580,	
+    44.2065861274,	-1.8718514394,	67.4740024215,	46.7391150131,	207.2404815875,	45.1635364462,	43.3580102761,	-44.0244218674,	
+    83.2387206007,	-8.6441851856,	12.3993902588,	-22.5091685270,	-19.8332981376,	97.9196509289,	-76.6720306234,	28.9740705859,	
+    121.9415248016,	9.6656982611,	-51.0996453694,	37.3704374740,	74.7589840907,	-113.4066752631,	120.0029566342,	-105.3786221360,	
+    81.8152755619,	-13.4979932982,	-21.4680758393,	-85.1088235539,	-65.3610798409,	-35.0444139470,	-48.0220794487,	-41.6210317362,	
+    33.1212995259,	-82.1480936443,	-10.5479715135,	76.4601917004,	42.1983651157,	92.6104239912,	-42.3536237955,	-24.5644182272,	
+    30.4446637772,	-90.2899420489,	63.6723540422,	103.0895811428,	64.1706769263,	-10.7069812309,	21.8927240409,	6.3571071738,	
+    57.1457649358,	-52.9866276448,	66.0981829072,	-29.5372056881,	-79.2252039810,	-136.2440652798,	-57.0106422562,	86.8203548141,	
+    66.4244149837,	53.3230426111,	-66.1283059222,	-131.0402660353,	8.0548411081,	122.9088988100,	1.2626894208,	-60.5059112373,	
+    -68.8707203082,	-6.4747987200,	85.8411327244,	99.9624156733,	90.4197864338,	-35.9630441182,	-22.9158275507,	-17.3660128776,	
+    16.7845345761,	34.7219749782,	-39.3513765878,	1.0460702756,	-60.9494500182,	20.0900333387,	-85.9636743832,	88.4400782168,	
+    15.0729628728,	61.5499846243,	11.8579871757,	107.8617581581,	-42.9393027864,	-62.8422307621,	-19.0589600542,	4.0750325807,	
+    -36.0651825425,	55.7638724501,	-10.4691736080,	-55.5672537178,	-61.2061519915,	-21.1885348576,	-131.2535612498,	24.7463552676,	
+    22.9426321237,	14.3038202264,	-138.0926317438,	-59.0892900856,	-162.5416439986,	7.1307658250,	-141.1236672256,	-4.7173618068,	
+    -16.7741532807,	-68.2615451173,	-2.6608701102,	84.1978109826,	-11.3446202072,	59.9630033088,	-1.8994925010,	-37.9301641959,	
+    -119.4435600954,	-11.4587491646,	12.2423215240,	-7.3169898616,	-67.0373621128,	36.0198843055,	53.9791315249,	-134.5885680695,	
+    -83.8330811965,	-16.6714816463,	-8.8498552035,	-24.0513088196,	-22.9444328877,	-37.7961441531,	25.1975736186,	-136.1611637464,	
+    -5.0843464033,	-10.3939554694,	20.7422826935,	75.6854136623,	46.4179626736,	-57.0052830175,	7.3457235521,	-51.5504447254,	
+    -158.4375751701,	-200.2426967181,	-48.1234996261,	1.6623945527,	21.1746524375,	99.4092980367,	-2.3206772903,	45.7989166757,	
+    2.0181548348,	-88.0556010969,	-59.1527212096,	47.3607925077,	-10.4181140309,	56.3558125650,	-8.9799125560,	-30.0376711812,	
+    -36.7132904688,	35.7785050392,	-13.0763909369,	-2.1855594714,	18.1550954005,	-28.6711803575,	-55.4495172398,	-2.8812973198,	
+    -59.9575059158,	40.0588875786,	57.4713686602,	-3.2835144853,	-36.7193552111,	-64.9415131516,	-166.9555466445,	-23.5556853844,	
+    -54.9408569587,	-35.2310451959,	21.3345143458,	65.7590671151,	51.2214538168,	46.1271939944,	-42.2235267919,	127.2329928299,	
+    105.2391778600,	17.6726845966,	-129.9021148044,	8.7065613044,	-94.0987112511,	-3.5375742950,	-23.1385452379,	60.6219530633,	
+    92.5445564235,	48.5111974469,	-52.5699309159,	-60.0634811685,	25.9034368684,	140.0249495491,	1.5918852392,	38.0266038291,	
+    17.5588710703,	3.4294066089,	-27.6748782173,	59.6182974489,	-35.2924781853,	-38.6198576115,	-13.6119803198,	7.8375587489,	
+    22.7250686519,	-28.3524510951,	-34.4269062817,	22.6464817325,	-61.6528147860,	-5.9782002429,	61.4730771294,	43.5582379527,	
+    55.6862408270,	87.8745651631,	46.3401042715,	-19.8780979663,	74.1272633369,	29.8590452377,	-12.8665765140,	34.2931401219,	
+    53.9279617551,	-16.9017895140,	-70.1527553166,	-79.6367897992,	109.3728271017,	-129.2214826835,	-53.4644539730,	-51.5654458993,	
+    17.6062148433,	3.5090251835,	74.2615941204,	-109.3431097845,	40.1403465151,	28.8714561280,	94.0868659302,	-19.0047033845,	
+    -60.0967410050,	-19.0998457619,	-67.2027075128,	72.0711434846,	-17.8737851232,	123.7050551274,	132.6331504104,	25.5018761009,	
+    -36.7817189239,	-29.1580893235,	-6.5848563828,	90.2868948516,	-35.7017258498,	-68.5675432955,	-52.4888589786,	47.1377730021,	
+    -7.4546621940,	-52.0657517138,	-49.0404829633,	-114.6910280126,	-117.6819819437,	-32.7856729408,	31.8232065591,	12.1192973039,	
+    35.2678513420,	-1.0336778293,	30.7021249679,	127.0442906046,	-84.8457819393,	28.9862843096,	-47.3524701726,	-126.1094998460,	
+    -2.9700276582,	-2.4956545870,	-53.8624121141,	-85.2114117637,	76.9057985618,	137.1205201755,	-19.0830817212,	14.3407526579,	
+    -56.5921994449,	-25.6084873186,	-44.9470801106,	-133.3139496090,	0.3487447576,	33.4499716730,	34.7126257844,	-9.3307383323,	
+    27.2996276947,	10.8765676134,	-91.1032360444,	-90.9584216222,	1.6981490570,	96.8557438791,	56.7726390913,	-44.3246449237,	
+    52.3260643361,	21.5551140465,	27.4535327381,	2.0072717479,	7.4823125629,	77.1185863870,	16.1372262663,	-10.7206012957,	
+    66.8830091413,	49.3523828287,	54.0855375598,	30.8570349345,	-10.9255375390,	62.3910624674,	30.9238561381,	0.3352881853,	
+    72.1022806197,	-28.8319885008,	23.3335288806,	46.8999035980,	-67.0984424822,	-164.7917209112,	42.5767681360,	-92.4668227688,	
+    43.8491734282,	-17.1126540408,	37.4819594334,	69.0774409673,	-39.3530526854,	-14.0693747124,	-60.2520781215,	-80.3860105519,	
+    32.6689956840,	15.3393042576,	-18.5529761307,	97.3942151573,	-4.4462855745,	13.7614349817,	158.3358780719,	-44.7258299667,	
+    -17.7741912819,	116.5136962268,	-33.6261057820,	22.8344441288,	-155.1423976144,	5.7070117893,	-22.7906543902,	-45.0633909283,	
+    -13.9329987929,	-66.0848932507,	1.1383038109,	123.8386958483,	67.6662401589,	45.9152963554,	-27.4397697462,	97.9596747354,	
+    -6.3544655181,	29.0832146722,	96.3468162499,	32.4535976137,	-91.0650399301,	2.7293262791,	70.7853483111,	-92.3655274571,	
+    69.0359217256,	83.1530567979,	35.8375091111,	7.3393552348,	-95.1770165365,	76.4905790891,	55.6253140577,	-29.5315327050,	
+    -19.6571455162,	-65.5631159968,	-16.1022064890,	105.8715375468,	-51.8381429466,	120.1887801783,	-12.7792505862,	45.9625293061,	
+    5.2249771246,	-44.2522411781,	-49.9151046218,	58.9294840166,	-39.5237729290,	7.7590557538,	-36.9036719322,	-13.3726971638,	
+    54.3809777660,	71.3070336679,	-51.0631236639,	-10.0694214486,	15.9743446435,	-49.4179644909,	118.7626471706,	-53.3128484840,	
+    13.5615377463,	-109.8892656203,	-42.4445411536,	-66.3623671033,	-14.8179688320,	76.6614429072,	11.1173310385,	-44.0756061917,	
+    -31.6081137549,	-112.6622817309,	32.5091400724,	33.0802101919,	-57.4339078738,	56.3466203876,	-17.0577340891,	-95.3692048341,	
+    -67.3434566840,	13.8207460717,	48.9375767823,	7.9881518802,	-33.7163627475,	38.5685408163,	12.1465400224,	-107.6320581108,	
+    4.0618423016,	-78.4521092994,	-86.1605081811,	76.0528521785,	-7.4505556232,	-32.6671595550,	28.1668313458,	-44.3982773094,	
+    -17.6420279051,	-31.0505367972,	21.8444018590,	29.2596019459,	-15.0890859227,	-13.1393295693,	2.8101074170,	-17.7888538827,	
+    32.0378687652,	-74.5375953900,	135.2497294704,	-28.0677270675,	73.5721900551,	-66.6873287357,	-25.1872324027,	66.2043845748,	
+    -94.9847220021,	51.0053667797,	125.6199200698,	-97.2966230203,	-100.0987757765,	38.7851883798,	20.5509402780,	91.2789361356,	
+    -23.6347319001,	53.4814037964,	-27.8226699628,	-4.2998301656,	-49.0060086613,	57.7107938724,	73.8228091191,	39.2104809606,	
+    -27.3049570759,	78.3558930717,	-39.1465109393,	-59.6714099634,	-71.7254332281,	44.0304489875,	62.4610534699,	-47.5531388302,	
+    62.3692165629,	6.4426089142,	9.0422858718,	23.1735394482,	-47.2878667545,	44.2020612249,	109.3032846597,	11.6805260558,	
+    -30.4758154602,	-82.4704834090,	38.6561095453,	-55.4482370852,	8.5232602822,	133.2611664825,	100.1432731096,	22.9595423699,	
+    -100.1659221126,	38.8223174175,	27.7691674207,	126.7418939874,	-91.4494781699,	141.2081002115,	39.0632821221,	63.2623914663,	
+    -30.0221078403,	-33.5477169622,	29.1082028625,	-3.3848571660,	61.5724672364,	-34.9602677014,	110.9349405045,	102.6143795477,	
+    -57.9940910047,	-35.2709261901,	16.7143230992,	-40.5324218543,	53.9355486697,	-64.2634715959,	-54.9387762268,	-42.9168088882,	
+    -57.5562950128,	37.9068250889,	-12.1446003699,	-60.1702164080,	-20.6508515440,	-98.5324628329,	101.4072369572,	129.5400369054,	
+    -81.3566359702,	50.6071670655,	-120.4768679404,	-42.4978466545,	-8.7364843153,	49.6150365421,	122.5389217747,	-17.0756316445,	
+    -62.3577228096,	-45.0934187476,	-32.0622747717,	-30.5522096168,	28.4509994932,	-38.2485520772,	-50.1501458954,	33.6999850082,	
+    -53.8053116265,	5.7733509059,	-34.6589594313,	126.1617129527,	20.7567771895,	172.0372861812,	89.0892733767,	100.7503861649,	
+    7.3378103261,	98.5906415363,	32.0129761463,	-41.8886119031,	41.2269067119,	68.3876187817,	138.4871996142,	11.3975797943,	
+    77.7316432733,	-158.5764699010,	-73.0154932162,	4.7811847147,	-23.2377092445,	-15.8949240362,	-11.9056513173,	-152.0900719578,	
+    18.2632385344,	-54.1998869586,	-181.7000796389,	48.1068217262,	-32.5550981417,	-28.0507229974,	-31.8419308387,	-25.6072993087,	
+    19.9544408703,	9.3745877673,	-83.7112773954,	69.9469812476,	103.7806121094,	7.5661034347,	19.3961679774,	-33.6734450687,	
+    145.2662801261,	84.6823084936,	3.8883005529,	16.9248666945,	-16.9581909221,	-89.4228081883,	16.2888634344,	11.1954888184,	
+    2.5472628157,	18.3389344143,	-151.4283735338,	-34.4147990116,	-25.9480238152,	-25.5347276158,	-64.8106533195,	50.6575131879,	
+    -7.3028646826,	-32.2126924117,	18.1267061221,	-16.2075818210,	-45.6339941841,	-33.6697120217,	49.2624187554,	77.8687058107,	
+    73.6069588809,	-40.8028084671,	18.9768190808,	-30.7579639537,	42.1813346527,	-83.5367163130,	-107.9332971302,	7.6029737222,	
+    26.9032374575,	49.3843590700,	-46.3813865337,	9.1625140590,	-66.2444573706,	-81.6335790942,	38.1352819102,	-26.9099106066,	
+    -73.7453409821,	120.4931605467,	10.3564307049,	-106.6178964489,	95.7043175624,	33.5246942332,	47.6828732088,	88.3229069791,	
+    -15.5217019654,	-19.5431169450,	-3.8342503054,	57.2251891575,	-48.5444916144,	71.5434047188,	12.4489765266,	-11.7576981068,	
+    -55.3127919285,	17.8351394582,	-103.4011502717,	-4.0445991564,	15.2952711643,	136.5345440142,	-63.7492382166,	36.9305043452,	
+    -1.5952862211,	16.2532277000,	-8.2697982122,	59.2373828733,	-114.7747262875,	-10.3140845306,	-30.5291082162,	-109.5521180147,	
+    0.0880047356,	-26.2704646488,	-5.8324862328,	51.9555476050,	179.0193630333,	35.7565163112,	-25.6830342083,	-38.6240101524,	
+    7.1156497155,	-38.9184661158,	-44.0206559654,	-61.9671745846,	49.0909411685,	30.5438751442,	61.5412933030,	-24.2114612829,	
+    5.7471838440,	-18.0880708776,	71.7203646740,	86.4088528992,	-58.7737324960,	-57.5055785792,	-95.3936802143,	116.1138906258,	
+    60.1792035622,	56.3771096083,	49.7396983038,	38.3766351111,	69.8500772704,	-49.1498577356,	70.3558567877,	8.6780858427,	
+    34.1723731409,	15.4734742852,	109.0630331552,	-121.1548202826,	-48.3994829024,	30.5337026074,	24.7828521521,	42.0584760304,	
+    75.1343090013,	129.5812051166,	48.4270407054,	26.4055953415,	14.0152471956,	-95.9222273011,	90.6485095604,	-14.3202487407,	
+    -67.2852187582,	-166.6666517028,	40.3833373200,	-36.1005828038,	95.8066175560,	-35.7716615894,	-49.1292761932,	-129.7066955214,	
+    103.7802140124,	1.3540192035,	-11.7154031368,	-33.6798122030,	38.8567068892,	-13.4661723261,	27.7129532179,	11.5232210014,	
+    23.1346883982,	-31.8376649712,	43.7429902892,	-6.7521035668,	9.2376550661,	49.7442294743,	-11.0442544230,	86.0728321584,	
+    83.9184836462,	-16.1275908347,	-18.4328902788,	29.0599791766,	-119.8140170048,	6.1015865800,	8.3430418870,	-26.4676140800,	
+    -54.4170405827,	65.9500246661,	-68.2589172652,	-67.8087618276,	-32.2785464329,	15.5784741177,	-40.7911512889,	-30.4549351749,	
+    65.3973162901,	-88.7812378733,	-100.7984347025,	33.8660362781,	-29.6824618124,	43.1980425632,	28.3570049344,	-53.0517620662,	
+    77.8517167497,	-197.3149986900,	39.9412966213,	64.7267960844,	9.0985185643,	-48.2516330353,	-25.2702193655,	43.5324967389,	
+    25.2174278973,	-143.4955124244,	97.6996202090,	-6.8156183641,	-24.7105412789,	-82.1407130477,	-84.2647074618,	-31.8474816146,	
+    -18.8364319750,	-39.5505715225,	-54.5495977905,	17.7158231401,	-3.7065472234,	57.0344653317,	-88.5539921734,	19.3061972587,	
+    -71.7736386745,	-41.9757523004,	44.0839025453,	93.6350283513,	23.9985071911,	-82.1811236502,	-109.4369907962,	63.5407415232,	
+    8.4092298502,	28.4295805746,	18.6411321700,	-5.3460515491,	-67.8392754185,	38.2413165851,	-48.3890309482,	-84.8999016731,	
+    -96.8897430524,	-108.9709380233,	12.6763008215,	0.6495692893,	42.5729352890,	-45.4201114101,	178.6503517211,	32.3364256219,	
+    -0.5018953239,	85.4524577539,	31.3821199920,	-77.2752461536,	-22.5276539124,	-73.5513316548,	39.4443099153,	-85.5453904099,	
+    -92.8231923388,	-40.3971881753,	-58.4187011919,	43.8859268482,	8.6368900854,	36.7106300359,	46.0279473438,	98.0046308108,	
+    141.8908992398,	99.5148913015,	-117.8125705364,	-39.1830583755,	-7.7274169732,	-48.2601982254,	62.7987036515,	-214.3028855312,	
+    -63.1561162569,	-16.8220689219,	25.8725009221,	122.4301600524,	-14.0054049372,	34.6312211243,	-80.1152116439,	19.5089176613,	
+    -55.4531957952,	50.2925094566,	-34.9023849044,	96.5932330242,	-23.3903984041,	18.8379347047,	-142.5109851060,	-26.3638740038,	
+    -45.2635268905,	10.4556800933,	-67.2064627051,	-82.5693793971,	-61.2994401437,	-60.8623342608,	-49.5256808732,	-67.5095279686,	
+    109.7221898389,	30.3565964773,	-3.9295411009,	-13.3243471006,	31.5325109517,	-42.7881917663,	-62.3012601651,	12.8902122674,	
+    -72.4707062966,	-1.1385459373,	31.9714183017,	25.4392014670,	5.2034169158,	7.4078411122,	3.9210252522,	5.6054243531,	
+    -13.9283618935,	62.6605467523,	106.2229553720,	-108.0346097164,	45.8846468124,	63.6694544818,	-10.1426865266,	-101.2125032732,	
+    84.7788854892,	-74.9877442652,	-90.4102888654,	82.3491489235,	13.4299871406,	8.6923780794,	21.7402751068,	1.3078400943,	
+    -5.3323741070,	-40.3811284623,	-2.8868770078,	160.0268532699,	-25.4997503943,	-89.7351898498,	47.6695601274,	134.7207474765,	
+    -28.8772848263,	43.7271906311,	7.3228230169,	-96.1850462320,	35.8869106751,	-11.4777855539,	-25.7781856921,	48.9895273966,	
+    13.8032764481,	14.5942766183,	5.8336013315,	87.6897796695,	-13.6765032835,	3.3883927453,	-158.3668079137,	42.2382326860,	
+    21.2461344076,	15.6945936663,	9.6604677279,	-9.5678778930,	123.3597739656,	22.1167117074,	-74.9824011460,	-95.9807585582,	
+    63.4915942695,	94.2011376357,	9.1392063086,	11.0696792396,	-61.7781744244,	32.4342673236,	47.9943613167,	-144.1319767603,	
+    -72.7895423040,	-51.0997685900,	-1.7995707656,	-94.9206104086,	72.7211674226,	58.6708314320,	-20.8389738301,	-21.1038399946,	
+    -16.3313082354,	-9.9622712842,	25.1381713884,	-43.3630408732,	95.4208180249,	4.9957713162,	139.7419301257,	-78.8102530942,	
+    18.4468841849,	-36.6529768792,	32.8656605850,	-13.9061010905,	25.3836067009,	29.3018838146,	-3.3243716283,	19.1868542168,	
+    -24.3576227747,	35.5704128749,	9.7305659636,	-28.0698496733,	80.9991737110,	44.1711909705,	67.2428623477,	-51.3139105230,	
+    -84.1430177559,	48.3068887430,	9.0115749848,	14.7342922983,	69.3129475126,	15.3916339055,	19.1526114590,	-36.2384578425,	
+    36.3072041758,	-2.7831098993,	-79.5517384898,	2.4496975564,	14.7441805304,	168.3353222077,	6.4042017907,	-94.1108499663,	
+    -96.4470728057,	93.2974672034,	-25.8910707915,	-109.8714867373,	19.6739537972,	-25.7283734173,	-63.5666504767,	-13.2751224909,	
+    -6.8369303742,	-44.9757631953,	59.5220216584,	-36.6656623877,	100.4234528842,	39.7179675926,	100.4793677526,	-86.2364278236,	
+    -92.0288292261,	-103.2337376347,	44.2981800782,	19.1367051770,	13.8984402872,	58.8220815831,	-77.2361735490,	-114.4879467592,	
+    89.1682762205,	51.2266997372,	81.3502982945,	-21.5959593928,	-11.6326571964,	8.8353642779,	-12.3913359429,	-23.1216638844,	
+    0.3575351650,	-18.2903762351,	45.8302612836,	80.6428162262,	59.7892572555,	60.1876610526,	-145.2533267974,	106.2800108239,	
+    -18.1569484863,	78.3937893751,	-85.6984739674,	25.2366777542,	61.5343531109,	140.8219730338,	47.9603484021,	-66.9887369929,	
+    -30.6392044667,	52.9963805955,	62.4415105078,	-90.2869564132,	-24.2283129464,	-99.9584280390,	-43.1587468514,	34.3760232029,	
+    89.0356907077,	22.0053768451,	-53.9159785951,	-25.1650972100,	8.0202661814,	-53.6342885367,	-7.1736148465,	109.3934027137,	
+    33.3102237776,	-81.7593644113,	-31.4758286552,	37.4778685110,	-22.7494345710,	2.0108643659,	46.8251888594,	55.2739450714,	
+    25.5904497373,	80.2180417943,	60.0712983927,	5.1023725171,	-55.3981506793,	92.0411889173,	-151.8431761496,	-17.8889138320,	
+    13.8369339480,	-98.9537744078,	-69.4129195296,	-9.4399479020,	-4.5486917569,	3.8311487140,	17.2656994939,	-25.4507802631,	
+    -42.3325354568,	-16.6440745458,	-133.8308014681,	-25.5109360172,	-23.1019754685,	-113.2804091682,	-14.3636580071,	87.9235056149,	
+    72.6206212879,	-58.7137643393,	167.9006741193,	39.5232107063,	-6.3630485808,	71.6621087431,	-114.1539708322,	101.7815598753,	
+    27.2475470378,	-54.1505303371,	30.1111783717,	-11.9959488516,	19.4405070791,	-108.4745463396,	71.0642431926,	-19.8129431719,	
+    -15.2954756654,	14.3561030921,	-16.5356371988,	52.7783287094,	28.8939941206,	-17.2842243626,	-133.2248386977,	-83.3404111930,	
+    -7.0104157691,	22.1756809435,	3.2730114916,	-32.2394014930,	20.3115837303,	-17.1488805354,	-42.1049764681,	64.9096377499,	
+    7.1989366097,	-54.9327048635,	27.4112784568,	12.8647289850,	-47.9584681630,	28.1940916618,	-77.7181004478,	-39.0254847210,	
+    14.6762624107,	32.0630508538,	73.0143676987,	-22.1015540909,	41.9874345585,	-2.8858853990,	-88.0645760668,	-90.5936909394,	
+    -17.7732180284,	118.5661779332,	-66.7797486036,	50.5937256974,	-21.9300412969,	32.8513839567,	9.2389232325,	7.6133233529,	
+    11.4306872743,	86.1899246751,	-14.8265560191,	14.3516516628,	-81.0949021047,	-14.0165322751,	6.4193008532,	91.1325356747,	
+    136.3161040384,	-79.8056934391,	48.3720074062,	184.1908593323,	-1.2350224948,	104.8017124353,	-70.7660168596,	59.8117635799,	
+    38.9768188797,	-92.6445519451,	38.4757633507,	-43.8909508451,	-68.7430495433,	-33.5503051820,	-45.7745564558,	23.1582292853,	
+    -53.0556301244,	-84.2076950671,	-11.0754062672,	59.8325332450,	115.3577555552,	6.0322991520,	-27.2020584628,	-11.6601684536,	
+    -19.6192551137,	63.6069935939,	-90.5530529832,	-65.9660360514,	-17.4108821433,	-32.2870508580,	-18.8912458596,	-13.0325547618,	
+    15.6951179243,	52.5832125410,	-5.3522907337,	-17.8679842370,	-29.6421416058,	54.8215269985,	-33.6000150970,	-17.9637151319,	
+    38.7672649613,	15.9768537914,	-36.5384968894,	-25.8899064866,	143.3564174538,	-16.7027387067,	112.4635318759,	60.9380860218,	
+    -12.5989262156,	65.1545135722,	68.4448023234,	-26.7853957961,	93.3277464713,	103.6052678753,	-67.2083365675,	17.5708362440,	
+    54.8826954360,	18.1508430942,	-39.3842844795,	37.1447880280,	57.6547054454,	9.2814912808,	108.2432242472,	32.8556189396,	
+    94.3226005359,	5.8586602054,	-110.9028458371,	-51.1302011664,	-16.0219070131,	-7.0598649579,	-176.6996383318,	-49.6407750992,	
+    -66.9977026952,	-89.9496950726,	-53.1942620674,	34.9304683629,	30.7056949448,	-64.8309845749,	73.0371656315,	-13.2113288868,	
+    -58.9585474923,	-49.8700242642,	-6.1582020634,	-145.9633036671,	46.6807699026,	-9.8057958623,	45.5962806826,	17.8413742472,	
+    -45.1844288752,	51.6533061953,	-18.3891326987,	86.2944939973,	-88.4475541046,	109.7385814010,	80.2606871510,	-6.8687112951,	
+    -40.4305300274,	-68.8038418728,	98.8182955892,	45.0578128678,	-17.9270836619,	-58.9964717416,	11.5983932225,	9.3557201268,	
+    40.2977049475,	138.6920714505,	-107.0950700047,	-8.5417944988,	76.5742734827,	99.7719961192,	33.2465872494,	-130.9955599444,	
+    -29.2255022084,	35.8580665719,	35.2949239487,	47.8913285775,	-23.4340430256,	-20.2468230117,	-129.2315852983,	-43.7204390811,	
+    18.6427890127,	-14.5256762331,	-114.5390628737,	83.3822028084,	-3.5819486705,	-30.4441161689,	-112.7352247162,	-109.1237973030,	
+    -1.2881432609,	102.3673365896,	-56.6529958750,	-17.8832422128,	-83.7875095740,	27.3286576586,	28.2690336934,	11.4666255287,	
+    52.7806502871,	-32.3964403795,	-11.7703336362,	-26.4802375579,	1.4830249909,	-46.7745447418,	-179.0106845682,	-46.4060214919,	
+    13.0495006806,	-15.7093018033,	-23.0652411102,	-46.8891647861,	-11.2767379154,	54.4284213870,	61.0257369233,	25.9537772478,	
+    32.1447676269,	-55.7565993845,	16.1980837538,	39.7108201653,	57.5494093425,	25.4753658982,	-82.6747317912,	32.8120846114,	
+    94.3963947400,	115.4928024657,	-103.8033683890,	0.5505661357,	17.6017067223,	0.3340989298,	11.4554380855,	60.7715773549,	
+    47.6023333479,	8.7147095957,	-12.4689201501,	-38.3317139365,	-70.8372336044,	19.8454635262,	-32.5311981944,	16.6656528545,	
+    -99.4051451760,	52.1836216170,	-36.3751695538,	-168.5804600081,	-12.4503257083,	20.3254098853,	-115.3933821008,	99.5221568068,	
+    -65.3861194417,	28.8829913431,	180.5755173101,	-52.4724526473,	-17.6810674060,	-36.4748431538,	-0.5256538571,	-55.6217233478,	
+    -21.4129350702,	-62.6552175024,	43.7806633668,	68.9822663027,	-103.7310445758,	24.8680657731,	-23.1804371879,	-19.6865562980,	
+    86.1256756588,	43.1915528025,	64.5202069909,	11.9433963783,	59.3956955884,	-136.0065807072,	54.2444425795,	-28.2438980841,	
+    27.6881277816,	3.3966585075,	-23.2714416081,	56.2708787997,	-104.6936674005,	-56.2472159428,	-66.3373352615,	-79.0727896373,	
+    -19.4338276833,	-81.4066241391,	-7.2994007916,	104.0111560011,	19.2521825910,	39.6171092266,	8.3114594881,	-18.6024599138,	
+    -55.8404695603,	28.7502170881,	-35.9621183078,	-83.4040376758,	100.9786890719,	43.7353110787,	58.0923223162,	158.0571243490,	
+    -89.5270222788,	35.7263973066,	-85.7794526924,	-44.9442606374,	52.4649663641,	-16.2400821703,	-137.0501146883,	33.4104950855,	
+    -66.4055049018,	20.4444710408,	-58.9392047771,	93.1083108145,	30.4506487034,	110.0306666973,	9.2409143811,	-24.4812544449,	
+    74.6860947628,	40.3769192483,	-16.9497053699,	14.5576684325,	52.3350907389,	-25.2007169663,	-125.4063020221,	62.8691359335,	
+    12.3811488011,	-49.4397264264,	-45.2008829472,	-45.9893935646,	-51.0423101211,	-13.5776298651,	-117.3962715914,	20.9725891298,	
+    -31.2377986416,	-66.8022452921,	-52.2545297076,	36.1808304465,	105.2804289847,	-29.7408485717,	35.4936891096,	-44.1058624503,	
+    -7.4267543746,	45.9626674865,	43.2586644116,	-84.9652227215,	52.2598894211,	-27.7731305158,	79.4055411705,	134.9211049595,	
+    -77.7683897577,	38.9772600887,	-42.4478182670,	35.7767677279,	120.4883485663,	40.9080290988,	-52.2908368677,	10.8332681424,	
+    103.8755744034,	-69.4025590672,	63.1667239359,	51.1565115511,	30.4688205979,	-7.2886782047,	-18.0942283768,	31.5953801065,	
+    -34.9573251248,	-43.3238802424,	-20.2265574149,	-41.4045853426,	-156.8022185924,	-20.3378496469,	5.4144969666,	-49.4467840461,	
+    -27.8246258947,	-36.1553394393,	-40.4493178373,	13.5989840626,	69.9757376469,	-60.0443280971,	3.4638171519,	-141.4361514658,	
+    93.4118114115,	-7.3645097888,	2.0470465032,	-54.6478723026,	7.3294655198,	-6.8416716006,	9.0045502006,	19.8489919128,	
+    -6.4702933570,	16.4343253942,	-10.3891055517,	100.4561542312,	29.1536913142,	53.8464057947,	-16.7143417688,	-153.3024265390,	
+    45.0496791201,	-0.9943534787,	-20.6269990550,	-50.6212419282,	-24.6576988474,	59.6066172704,	10.2122652005,	-40.4195486296,	
+    -29.2714128060,	62.6802622802,	-47.4202386064,	-34.8309723516,	79.5197299960,	-20.0749434197,	169.8665850989,	98.4267485076,	
+    31.7347164541,	37.2604966566,	6.7605021281,	-50.6903490963,	6.6127852698,	151.3469256096,	-70.3184827662,	164.9601379841,	
+    92.6205263551,	69.9026079183,	-31.0866155998,	-34.9956145613,	-9.6578985782,	-32.6789267529,	80.3319506579,	91.7685176440,	
+    5.8995239218,	-82.0636944263,	29.2086774264,	14.7724289401,	66.8988379781,	-24.7460191895,	-114.7525174298,	-32.9732857706,	
+    -51.4321208184,	-66.2382282862,	21.2981329623,	9.1062826547,	125.8754077125,	51.0615189986,	-96.7297998983,	64.9965050494,	
+    -71.5111010300,	-180.4535252581,	-56.1041777677,	-3.3591726481,	-74.8271358166,	-28.4281456554,	-70.1818488305,	35.6835607015,	
+    -13.9275123287,	-83.1043490068,	22.2289783248,	-95.1448030958,	-40.5966123003,	11.8470675380,	106.6983680147,	52.7565554571,	
+    -50.5809140712,	62.1951780988,	92.8998044629,	-110.2770489118,	-5.7088922157,	13.3095896843,	-34.0434382314,	41.5967680846,	
+    7.1406890165,	49.0800572858,	-4.8661130870,	50.1732411845,	21.8791360144,	-20.6230498949,	33.2629053316,	34.8156585726,	
+    7.7974775850,	85.5360926916,	-19.6603301120,	-13.8088176043,	77.2247366741,	81.7615386790,	29.5025756045,	-202.4477185665,	
+    -31.0440373761,	119.6975128752,	46.8351618237,	-36.0825651455,	52.3228058699,	-61.7212902449,	-37.0009190140,	-111.1411485112,	
+    119.3548750790,	7.5570310830,	6.2657871086,	49.2259611245,	49.9691348215,	-30.7394519018,	-60.1418076104,	-59.4870457446,	
+    -111.9152565690,	124.6406880479,	-47.4604425483,	13.0533325061,	-76.5307924698,	-60.2632649204,	-28.0947702114,	5.4878397959,	
+    -83.0541772262,	-3.3172056420,	20.2732863285,	29.4076349749,	47.3392948241,	55.3208777615,	-32.1444489144,	-23.6019236678,	
+    61.9602080076,	41.6812616408,	30.8111928268,	21.8108462337,	-24.6948175247,	16.1446229981,	-15.8735793778,	-24.1870889577,	
+    27.1864566801,	-50.6435004599,	-145.1098728714,	-75.7531085939,	-4.9397756888,	74.0940849050,	-53.5740454881,	28.4600455809,	
+    -64.1804054310,	-56.5695284341,	45.7257738714,	27.3208227413,	-87.4969438966,	96.9999840115,	26.5098283187,	75.3671956291,	
+    -39.9875814398,	-71.8080566179,	-64.7909433975,	112.6208244120,	-57.5455840916,	-9.0666084922,	36.9334781097,	69.7260235716,	
+    -47.6511701810,	48.9455812098,	-19.7303239899,	34.4780933174,	-24.8188130996,	1.7918733164,	-51.1027083896,	-8.0414842387,	
+    -69.6904961677,	91.4021012418,	143.3158713687,	127.8431865361,	-76.2463415340,	77.1863865583,	-104.8165933906,	-82.0491770730,	
+    -4.2452881018,	-29.8857354449,	39.4203383204,	-78.4428804183,	-67.3737881273,	45.7774162557,	43.1510666403,	-38.1227007212,	
+    48.0367915577,	-2.2796749550,	-147.5309258951,	59.4609063787,	-94.5201743634,	-90.2713711080,	83.9499629394,	-44.4267785769,	
+    66.2311395310,	-19.8654393787,	-40.9657871591,	-7.6100345494,	-153.4687135715,	-24.0528389453,	-43.0977703429,	-32.4544558717,	
+    27.4626014725,	61.8263048101,	8.4949142219,	-120.4489043103,	9.2738852281,	65.3309688121,	44.8133466197,	-37.4373241359,	
+    -83.9640842471,	23.4059670119,	-93.9143209007,	-55.4183425033,	-93.7449781980,	74.3227981579,	-11.7471950643,	84.3803942002,	
+    -31.4489037424,	-1.8363204298,	-55.3456417353,	-95.1228021775,	-55.4637768242,	-17.5611590555,	8.6597790424,	19.5417857682,	
+    -17.2507716259,	-5.7889755948,	70.5139270183,	-26.9177828140,	39.6037632634,	4.0845034879,	-59.7156630403,	-55.4689095772,	
+    -58.7669735168,	62.5057414231,	50.1807875376,	-49.3189045747,	15.4287355682,	-8.0824504769,	-47.6198199719,	15.7657690255,	
+    24.1207871994,	27.9173027164,	-12.5261250855,	-19.0257872712,	-82.0154379577,	76.9194034147,	-14.6695769647,	1.4844193915,	
+    -7.9956835409,	-55.6156194033,	39.9952855598,	51.1083969228,	48.8829532142,	62.7988625371,	51.9432398511,	2.8722062155,	
+    156.1476408615,	37.5905889544,	54.7112433550,	80.2943943272,	-6.5627640190,	88.6335213431,	112.2792767414,	21.0878200837,	
+    5.8741152139,	-19.6667337723,	33.7905147067,	-34.2798965801,	-26.4594706418,	-15.0765526773,	91.5802201722,	85.4145356413,	
+    -36.4818922051,	-147.9028534383,	-42.1412753623,	-27.3632859684,	44.0453194249,	-19.1027467398,	14.3157309983,	4.1768734004,	
+    -68.3022440228,	34.2186781120,	-10.1854692365,	-173.8586421151,	56.7091031998,	2.6538298634,	-93.3821299316,	45.9499799668,	
+    -11.8122305624,	26.1216815300,	-61.0880687199,	73.1945783047,	28.9339417573,	42.3531539412,	-71.3262502743,	85.4828937399,	
+    -66.7918044637,	5.4192940999,	-81.2977956585,	88.4998783552,	-8.8973642437,	18.0257683389,	0.2933847454,	-87.7509230128,	
+    1.4360726567,	57.2432970677,	103.3736004675,	-33.8595106764,	36.4856625370,	87.6767927437,	45.9257522623,	-91.4882358338,	
+    -43.9564432991,	36.8048295224,	-155.8735354347,	78.5839166200,	21.7365316114,	2.8251251119,	-0.5016069183,	50.9050618615,	
+    14.1865751800,	53.6974572195,	-47.3239324031,	-62.3187399635,	-109.6783459490,	10.6742758459,	3.0633856847,	170.8292829026,	
+    22.7107314592,	-115.6997421721,	179.4541315127,	36.6353212025,	-46.8173506792,	104.9377352185,	-62.3839485230,	84.2161407106,	
+    136.1327139029,	-1.7544748630,	-86.9030562131,	15.4259753671,	2.5663369046,	-116.9292434949,	64.2129157660,	78.7964806182,	
+    49.6087028507,	-23.1282134104,	-37.4278940992,	-67.9769820701,	-32.7546299170,	103.2337703853,	59.7504223629,	147.3485484359,	
+    -3.2598723366,	116.2635358555,	-4.3105783057,	99.2160004729,	18.7288916095,	78.2186271384,	-32.7460615054,	26.6048168237,	
+    54.4099899967,	-126.6518025639,	17.8377885986,	-98.5074167624,	83.5842655157,	63.5608049079,	124.1282700584,	25.0506382513,	
+    9.0974612270,	10.2387616470,	31.1629214422,	-24.4182834051,	-15.9351308181,	-32.8438279677,	8.8571103031,	3.0977533207,	
+    -23.0359569441,	-85.1033133185,	1.2922811622,	-69.5278720344,	25.7444385081,	-92.0141253702,	35.4374183520,	6.7043276497,	
+    -0.7451513477,	6.4338102885,	-75.9673321161,	-91.6026967981,	34.9987265356,	-83.2890589702,	-47.9531745920,	142.7844807861,	
+    114.2435566703,	-26.6531368807,	-16.5029393959,	14.8125488050,	16.9592532170,	12.9147547847,	59.7887418020,	-39.2528866593,	
+    -15.3658342458,	-74.4590980998,	74.3475628113,	-48.1780064666,	-11.0564355396,	70.9519213138,	110.0516331927,	36.4575879060,	
+    91.1281495181,	-103.0201029342,	-58.9865587379,	-87.3023951029,	-25.5889474724,	-80.1022425592,	7.1308546919,	42.2966419390,	
+    28.1034227718,	-110.4992975497,	52.3250451635,	-22.1535855498,	12.7339036777,	34.0415435152,	-39.0750294825,	-30.4963132547,	
+    -53.1808531221,	17.7255575164,	-10.9535616620,	-95.2135221101,	100.4987819707,	-68.9493118541,	-82.6099501128,	-18.0285171027,	
+    -21.9761772415,	-27.5932967659,	91.8124465044,	5.8338598129,	-7.0338759021,	-45.7406241732,	12.9215890948,	-0.0753638964,	
+    44.7159304680,	26.4654167590,	-40.1423667648,	-8.7426397748,	31.4700501616,	-38.5847107897,	-17.3446717482,	33.6461097548,	
+    -107.3520493912,	117.4675224001,	40.6606607876,	7.9719714143,	27.8264722603,	38.7179679154,	1.7705195429,	25.5111272928,	
+    -100.4419129176,	12.0673509113,	83.8410184425,	29.5781971450,	8.1040630143,	4.6727315335,	64.7847825199,	82.6216823615,	
+    -15.1627242063,	-22.6182310171,	13.1330997407,	49.5724583221,	-46.1716475780,	47.7331801575,	49.7204543255,	-85.3529225637,	
+    44.2195291098,	14.5616345667,	25.1355891397,	40.3146174825,	28.9423346884,	-75.1582368771,	57.1913980615,	-65.6984554165,	
+    -40.7664709143,	66.4827050221,	-37.4060644320,	22.4137979914,	-40.0020443101,	-50.0281409167,	4.8184431368,	62.4290842324,	
+    -40.0926566688,	44.5774651507,	-21.1028032780,	15.1185206565,	-16.5265077365,	50.9848497205,	-1.0692090929,	-10.2392281457,	
+    -73.6134935055,	-58.7604124292,	-78.9611342584,	-22.1438277580,	38.5664728303,	39.8041438227,	-43.2409994985,	-37.9352795857,	
+    -10.0448204868,	-23.8371815139,	3.2897249640,	-80.2885168342,	37.9525301994,	-75.0706497208,	83.5246116221,	-72.9921720117,	
+    -8.2686558506,	3.9598212380,	-88.0878393938,	14.7857207938,	37.3105932736,	-25.5786314639,	-14.2401437401,	-131.8844485523,	
+    -83.2051874645,	-48.7402478144,	-47.1392081390,	-140.1935235859,	-110.9171286805,	5.6067034386,	-61.3508997640,	-153.0780126325,	
+    20.9763880517,	36.9388874884,	-0.5023108098,	109.2764166186,	-64.7679763308,	27.5264562598,	12.7297402644,	135.9094145156,	
+    28.8725261600,	107.1985003559,	-17.0333242428,	14.6472316711,	79.6550390697,	76.3253602754,	-42.1106361443,	101.2937610145,	
+    29.1345513275,	-81.3710305821,	-51.6367882642,	-75.6657420025,	67.6127817208,	-143.1235134075,	63.4083371887,	20.2771663953,	
+    -39.6962975349,	35.4904122251,	-21.1761177463,	36.6827629732,	30.2533761253,	-100.8244394079,	42.0562320416,	-117.0985134680,	
+    86.9313959966,	-68.5862263897,	39.2349791859,	-62.0712807646,	-4.7999897806,	157.2184386950,	40.1651596554,	-130.2861272594,	
+    -21.2745075974,	96.2019047346,	130.4626031799,	47.8121736864,	67.8619386636,	-88.5169139565,	-15.5429762844,	46.7375894206,	
+    -19.9234556464,	74.2075824091,	-146.2816301611,	-27.5190709903,	-105.4977126735,	82.7567139636,	-63.4005073458,	-97.8585647602,	
+    70.7163936702,	40.3196085322,	-92.6325452663,	-65.4906649632,	14.2362768591,	-40.1848110012,	-27.7039695490,	-100.7942890248,	
+    31.7082105399,	-25.9115041943,	-37.2685165720,	12.4301141470,	-86.2349812607,	85.4288388492,	61.4326022560,	-52.6450593109,	
+    -78.4043996861,	32.7052974812,	1.1786814775,	65.3401420354,	8.4364632653,	148.3052078011,	-83.0828330696,	106.6354843068,	
+    -4.3121195655,	-44.5526178638,	-2.9317305696,	109.9935497492,	-18.4045116767,	23.1613955078,	15.6972686340,	128.8746575438,	
+    29.0629973213,	-10.2922631539,	-26.9225268881,	78.3939184322,	-13.9891592847,	-14.3955545921,	56.2259353432,	-106.9719383698,	
+    -69.4541718556,	83.7959262767,	118.0020136833,	-76.6757480506,	53.0531323252,	20.3374814219,	-45.9339005486,	46.3861511953,	
+    -82.7185926581,	-51.9983813997,	-11.1149096121,	-15.7796335925,	-14.9611867369,	-55.5963996752,	3.4778394189,	-63.4371998633,	
+    28.8327087658,	12.5198672129,	87.7380213704,	18.4911159408,	56.8889056171,	-21.9589217680,	-93.4663445471,	55.1183878788,	
+    0.6449948853,	28.6533319776,	-14.8059318368,	113.5439226734,	54.8995357737,	109.0924325068,	38.7922835723,	-0.1180981319,	
+    157.7915336564,	81.6839158496,	11.8100964756,	-22.1691332044,	9.1777753259,	-58.6991331163,	121.9143128888,	123.2714985637,	
+    28.7886850251,	-73.5910923730,	-128.7124920003,	55.3579340152,	-103.0285920820,	-68.0360814429,	-41.1894325447,	61.1418052767,	
+    9.1032579737,	-114.7074592848,	-35.4778656303,	-56.5732437789,	87.7236911508,	-34.1313499403,	62.2620712971,	-52.3364100999,	
+    -108.5676552169,	-88.3757117464,	-19.3248782556,	-10.6333977657,	11.1531439202,	117.9042736262,	-59.5405468137,	-29.0685166095,	
+    84.9970950178,	-27.4738785887,	-49.4301782076,	-23.7375836298,	123.1572277910,	-30.7874739051,	20.0070113012,	92.6375682898,	
+    -151.2677413660,	-64.5993124352,	-6.1931938222,	56.2980662344,	-51.0667271974,	3.2590148897,	94.2279629570,	-81.3680192851,	
+    -58.2441470779,	136.3043204550,	-65.1682000377,	-11.6204578273,	82.5051730406,	-20.7566312389,	12.9732577973,	-3.6631681566,	
+    5.8870959981,	-15.0765851320,	82.0878455090,	-35.8669226696,	12.3547961199,	-187.4160833910,	134.7486191161,	68.4591403436,	
+    -10.0461433931,	59.1539319574,	43.7723616252,	79.1999168985,	-24.1914155320,	38.0293798436,	4.5268241580,	32.8861446301,	
+    26.8134396608,	-32.8357678171,	75.5315658240,	-98.3994598766,	27.4380255469,	-18.2567928813,	-53.8692115445,	43.6445077874,	
+    41.8403964980,	145.5446940894,	-45.1527793517,	36.2478163862,	-23.4791069949,	12.4999105154,	-39.0947731515,	-94.0528129824,	
+    58.3030733328,	-45.3491781120,	73.6529605858,	59.5823230864,	-47.4741019188,	16.0307838051,	76.0140317071,	35.1546855136,	
+    -5.8237741703,	8.3668861475,	125.3567506875,	55.2422644949,	22.2611352600,	-33.7548647520,	22.9568910221,	-35.1162490171,	
+    34.5901055588,	-28.0490543019,	-15.6322113695,	23.3610785957,	95.0831229094,	-54.6273674257,	89.1750392621,	40.0225575612,	
+    -14.4413587278,	97.6869759465,	14.7675464371,	-37.4004765161,	119.4568961628,	-26.1920161265,	-58.0012410134,	-28.7350340564,	
+    -4.7796929865,	-19.7344028715,	-8.6437248253,	103.9809164360,	11.0043740394,	-32.6092633210,	-80.6443486297,	49.9986715363,	
+    105.5490975322,	104.0899701063,	59.5660092301,	-17.9484147791,	-55.4356343687,	5.6176664765,	147.8940936440,	42.5217478147,	
+    -33.7007685862,	76.2702328206,	17.7168869112,	29.8692838033,	47.9156001099,	78.0087519225,	-10.9663921228,	108.3826416455,	
+    -12.7724638181,	-84.5882451872,	19.6390498449,	50.9452521435,	-10.4676220676,	-59.5812635820,	-165.2174342507,	52.9034909048,	
+    4.5103428162,	28.6714188830,	151.2376493891,	-15.6519597742,	54.5244070834,	40.6356686042,	-51.3633558110,	39.9915724858,	
+    1.7184423265,	-4.3510464817,	6.8579282212,	-37.7467707598,	37.4199831388,	-44.1415061320,	7.9715921178,	80.9137854559,	
+    -93.3883447881,	-70.4226479003,	-5.9804507221,	-12.7588185792,	-12.7748179660,	-44.8489354744,	-27.7084595447,	-9.4696608732,	
+    57.0454576802,	-137.5411295173,	34.0807152122,	-82.8428997163,	36.3720183240,	117.5741160380,	91.0621096220,	16.9215804561,	
+    82.5046757105,	-16.3941226525,	21.6412310432,	9.9347818503,	94.4637136289,	40.3883996184,	-79.0927933462,	-74.1126629254,	
+    -1.8463008698,	-11.7303452181,	51.4819690412,	-40.9029132628,	79.5478142926,	37.3467151745,	119.3061300476,	81.7656373311,	
+    40.9995493552,	-18.8267671804,	-109.2814037436,	110.5826225324,	3.9090047179,	-12.7311846356,	50.2434808607,	-78.9987938122,	
+    -48.9383950748,	-23.2509396875,	-67.8816298850,	46.0043667633,	-79.5062435328,	3.7149881510,	28.8345576966,	-2.4062068420,	
+    111.7203117517,	0.4410205414,	-38.3832527193,	-61.3416288539,	-102.7939248826,	67.9533675166,	58.2475592529,	10.6035422626,	
+    37.5730234873,	49.4994673002,	-82.1647604961,	65.7885201078,	92.2097983704,	-37.3226143066,	135.8561958349,	-49.4816302910,	
+    10.8193370693,	-8.1591216625,	-124.7982308726,	-14.8282684728,	90.0927717376,	33.5256881620,	-59.8703916309,	21.7176330197,	
+    2.1782551834,	114.1382737688,	-88.1597739240,	6.5361543045,	97.9695862766,	-39.4694065867,	11.5962132886,	33.7697466356,	
+    58.9764174727,	-4.3190513332,	45.4357110166,	-39.8718237733,	101.6682995218,	16.6389670713,	0.3598261204,	-29.7440968058,	
+    -31.6482054502,	-43.8553776977,	67.0772865832,	-54.5098535835,	30.0974211944,	45.0867818944,	8.8681839790,	-27.6698123459,	
+    32.5238939056,	115.1771763945,	1.0297629680,	-0.1277281381,	53.5989816709,	-15.6940765735,	214.0039494923,	-3.9607957468,	
+    -28.2459062295,	-78.4309884274,	-45.1615660948,	-56.8373512425,	-14.9182469466,	-46.6359981712,	10.2436473643,	49.6796044695,	
+    -68.2156643693,	-73.6736376702,	-25.8482309017,	79.6432993680,	39.8430177404,	-48.6865340771,	-4.9554892261,	-10.8103852199,	
+    -163.6398049355,	34.8129987597,	43.1988001177,	4.6425367549,	71.5136740040,	5.7449295065,	-129.5178610564,	23.2851316100,	
+    -28.9856348679,	72.2878496468,	65.5641757637,	-22.6995529120,	90.6678161988,	31.9503079809,	-38.7957396135,	-29.8167763909,	
+    -127.0682245355,	-114.5912946274,	95.8998971324,	14.6842186073,	38.6817470857,	53.4220170000,	30.9640386035,	-8.7681524726,	
+    93.2374647164,	167.2548470938,	-110.0113841742,	60.7832491969,	-10.6378768861,	-12.9541979766,	50.4311478762,	14.8581364205,	
+    36.2771855577,	16.0289680028,	-27.1211553672,	-27.6119525599,	-64.3782858077,	-30.6836783175,	-11.3104575592,	46.6583470371,	
+    43.2576688462,	106.2483647125,	35.4221002374,	38.7051612461,	55.2640723227,	-64.1159659536,	57.0032601941,	-44.6269768244,	
+    53.7789820032,	-157.3514759280,	9.5791816275,	6.2806945793,	18.6705185038,	153.1320561669,	-5.5671006976,	-3.2946321773,	
+    -13.2024369589,	-21.6449448269,	-22.1412657716,	70.9673800953,	-7.9864874901,	41.7239378937,	71.5984356144,	87.1584519164,	
+    71.0575050315,	-38.5112900717,	41.0828370864,	-97.7913314993,	24.9443056744,	71.6995496139,	-116.3501231153,	67.3823850840,	
+    94.1851944844,	-41.7993332022,	55.6783133892,	47.5180232694,	-25.4261377746,	-16.5909249978,	-16.5035403522,	-31.2504616568,	
+    38.1070466320,	0.3163573698,	36.1965564905,	54.8579811585,	-54.0608838266,	-112.2426667925,	184.8017345857,	49.4559933628,	
+    97.2753525540,	-127.3976019425,	56.7945066844,	105.9924251837,	-9.7156760373,	44.4969751065,	-37.0888563276,	-26.7522105798,	
+    -40.8300149353,	52.5243354843,	-19.8943377495,	51.1416695022,	-70.0108248826,	15.6121585850,	32.5217684217,	-90.1820508578,	
+    39.2513383879,	-47.3412998909,	-31.3055181623,	-56.8173595829,	-50.8924569276,	-7.5435701646,	64.3413557990,	9.7281927789,	
+    48.9305305599,	56.5372975126,	26.7417330296,	89.0738343693,	-48.5280725684,	-31.0853481463,	-9.6358615936,	51.4311918344,	
+    -33.9718242925,	-15.7470007951,	51.2850467492,	-51.4187903682,	33.5815172911,	-71.5483298410,	-74.6635317137,	-82.6284293355,	
+    -19.3084129904,	-58.4258965628,	-7.7220084872,	-50.0589600666,	-35.4767663181,	113.1079148915,	-10.8113655056,	6.6819361958,	
+    -58.5734954218,	-83.7627866065,	26.5302830531,	-99.8288161852,	70.6577997609,	105.1602805436,	-26.9709761883,	16.7715250364,	
+    100.4598899749,	-12.8354110399,	31.2835111044,	-28.1999286002,	-71.8821977449,	-43.8649368179,	-24.4752744590,	-13.8122643365,	
+    -13.2937561135,	86.7641539982,	-45.7159093571,	-13.0092431337,	71.1728457692,	-47.6143967182,	-18.9549445122,	-52.6530519413,	
+    -36.3758751689,	95.3593012050,	-13.8106918472,	-47.9731072201,	-42.5698690212,	-33.2874699499,	74.6397905712,	13.2248699532,	
+    10.5705384630,	53.1572412508,	11.5799356215,	40.3743911825,	-30.1315085582,	-32.5536377528,	-63.4740422506,	-8.1108698232,	
+    -39.7653559069,	-61.9123876789,	30.2050339534,	-13.4902607567,	-49.0742542298,	88.5722862352,	-22.0924973356,	-43.2051228512,	
+    23.1418263846,	-52.0531638851,	61.7042537346,	62.2206170738,	89.7321026525,	16.2048654039,	-69.2890753423,	14.8548152449,	
+    -44.7911045647,	-2.5487807022,	-25.2382987671,	-73.1162478241,	-6.5637044361,	-62.4609072239,	50.2645328426,	-127.1218373352,	
+    35.9901816641,	-13.2427957988,	-19.1139418128,	11.5763910792,	42.0967727508,	93.8373969941,	48.7578089767,	116.6192984420,	
+    29.2111912926,	58.1960409947,	45.8425638147,	72.1773323399,	83.8891643331,	17.1974768083,	-78.1227071776,	-76.1533486330,	
+    -37.0312632710,	25.0291081414,	-104.8734413579,	19.7434765416,	-23.3082565679,	-21.2852819234,	-25.2235835223,	-93.6817252275,	
+    2.7146982161,	-17.4896953310,	71.2109780985,	-59.2294931409,	-84.0666862918,	-65.3056520242,	120.9838686800,	74.4971556879,	
+    -9.5684703908,	64.8377948685,	-66.6770366247,	38.8265471508,	-79.6623440265,	-39.6171150046,	68.0022918215,	64.9078337860,	
+    19.6121887994,	7.2244101173,	-23.1854400590,	30.4614578804,	46.9242283532,	-1.0747268647,	49.2189640668,	44.6411673048,	
+    86.9687811173,	22.6744479392,	-48.5360769344,	-66.6164589196,	43.6822611836,	0.0803667092,	22.1251605426,	84.5472356977,	
+    23.3682917569,	-119.0004161504,	-77.5731290127,	-8.1237991059,	-9.8574787289,	8.0923731288,	11.6312746189,	48.8042209908,	
+    -91.5385965138,	-51.9417178439,	-93.4017678039,	-7.6902800177,	42.8038592146,	208.1745748115,	-40.2269989314,	35.9946432857,	
+    14.8799963031,	72.5512530025,	-33.4277806899,	-3.2314305870,	-66.9052809329,	99.7368956670,	19.5081727184,	-29.1990516772,	
+    114.5317858084,	-154.9703729745,	-14.9584650353,	5.6179621219,	28.6224091068,	33.0426197666,	147.4892869040,	-67.9739211942,	
+    -71.7894315626,	-107.3389637620,	-95.5814122043,	-16.2209528572,	-32.6673756107,	-24.6641235582,	-96.2759765479,	42.9819639376,	
+    -45.0775031344,	26.9177278735,	87.2353637167,	58.4214280318,	-37.6862314706,	-27.9660896146,	-16.9115875649,	-16.1061688951,	
+    -28.9055343700,	58.1888376313,	-38.1213943166,	-4.7623621285,	33.9409953615,	-85.9445074362,	3.1450686264,	-88.4878703313,	
+    -50.0848195592,	-22.4167501243,	21.0397901669,	11.4240588629,	-16.0956576256,	2.8322646297,	-77.6952409905,	38.2576382396,	
+    -53.6616605614,	-26.4231916298,	-26.3358464547,	81.4694985453,	-50.3033670023,	-8.2053965822,	19.9636273501,	-10.4302918812,	
+    9.6629338686,	26.0903202845,	-37.8068628176,	9.2638853986,	-9.6752622225,	-55.1704616516,	-182.0875653530,	-116.3887933434,	
+    8.5457908424,	-29.0590636102,	-52.1712423322,	-84.2194156867,	-17.3343644788,	-69.9177944994,	98.4410912043,	-5.8653773568,	
+    14.8287039959,	-37.2315894188,	-15.8744801467,	55.8855979582,	82.6374695897,	-10.3491623457,	-13.1871637112,	-59.8321884846,	
+    -13.6406794918,	-90.9144246870,	-39.5280425915,	-21.9758399218,	-21.0648164072,	-37.2225695620,	179.7142651659,	-1.6184261744,	
+    -48.1631682332,	83.2309613815,	48.6367549372,	-30.7160958486,	-133.8419652482,	74.7583916606,	97.1026557281,	49.5481525536,	
+    33.9337592438,	-48.6489706540,	-74.5656495945,	11.2027589435,	2.2601440520,	-26.1480067313,	14.1051697860,	104.3412840234,	
+    -25.6567602627,	57.3314373931,	6.3330980799,	-55.2666198655,	-25.4971449454,	12.5333375030,	29.8117352747,	-92.8414244156,	
+    -143.2454500203,	-7.5931354464,	1.8606525257,	-9.6143470754,	-56.0408726209,	-26.0595448033,	37.1855765550,	-21.2097936957,	
+    40.1996970371,	-41.3351177032,	34.1834444638,	-186.6269086563,	-18.3614205839,	-37.9357021641,	135.6670379673,	127.6586855975,	
+    23.6471207301,	73.4502163408,	-73.9251876551,	47.5332209105,	50.1140713450,	-5.8704801353,	12.9804536200,	46.7639885850,	
+    -36.7458561449,	-33.4506904080,	36.4941161678,	3.4199906571,	-41.0407898239,	-9.8181030415,	4.7245112428,	96.3687030689,	
+    -28.2365241736,	-17.4276379002,	-65.7706653413,	-96.5485126192,	46.4790636261,	32.1379379931,	-70.2471563731,	52.3768573029,	
+    44.4162811009,	-74.8951342613,	5.7318009676,	-42.1108472837,	-131.1371125092,	121.7221178589,	40.1216742680,	6.4128170610,	
+    -32.2753329082,	36.3368525229,	-30.2548033001,	72.6541502245,	-33.4706909702,	15.8356670629,	-50.4602392965,	-4.4743341580,	
+    46.2418862356,	79.9973168669,	-111.2430552953,	-41.8285332332,	25.3359175319,	83.0841533978,	-16.9581589718,	-51.9200860092,	
+    77.9429675613,	-100.4955466280,	-16.9528387572,	-63.4657485782,	-14.2913689634,	20.8998480157,	-98.7512394038,	175.0497111959,	
+    47.0357236193,	137.1821799965,	75.4859204931,	102.0896754000,	-74.4319389528,	55.8710604661,	138.7844756707,	-23.0214452064,	
+    -44.0374225169,	-39.5194006283,	17.6585042519,	-83.7726310797,	-40.9221184784,	66.2446785328,	61.9460848477,	-26.5717761182,	
+    128.9173728445,	-90.0154125585,	30.7220887905,	19.6211869212,	91.6137623259,	31.9401330791,	-12.2054969481,	-173.4012681649,	
+    -37.8843684762,	2.3280971615,	58.8027265021,	39.6103768351,	45.9231885572,	-21.2457868614,	-56.1950724310,	93.8767608958,	
+    -20.5075317720,	81.2860077414,	-82.0982682957,	-17.2313104276,	-36.3367685204,	146.3298759474,	83.5645188769,	-95.7871128855,	
+    -41.4691805243,	-4.4610514276,	76.4605569574,	-18.7164073238,	60.5960801248,	-55.1266248358,	-49.3982202577,	163.4790300050,	
+    138.0264616472,	-15.2636421738,	36.7895684788,	83.0702148363,	-93.3437893057,	32.5989066039,	-49.2049731278,	117.1479217209,	
+    -35.4644848480,	-44.5015630679,	31.3859706395,	5.8693717755,	17.3746859058,	9.9311131323,	6.1022018377,	-121.9841205723,	
+    48.0645606148,	-103.1127755426,	20.0433058006,	-134.2922130039,	28.5016581997,	101.8535712259,	76.4518488086,	-9.2802004844,	
+    78.1358057662,	3.3099138954,	69.8587685844,	110.6444273503,	-59.6931547724,	-51.7268303246,	64.0193271761,	-15.1660919639,	
+    78.7207187414,	-51.4776928138,	30.8703273062,	67.4488362333,	-95.4561768870,	-100.0161430296,	198.1825455394,	131.1359211305,	
+    3.8645077188,	-19.1178912788,	30.3260202103,	-19.7430200798,	12.7734912557,	74.1885333495,	-67.8364659684,	-80.8926661663,	
+    12.2720397333,	-22.8440467871,	-42.1377912025,	22.2591508655,	-94.9559790816,	116.4053256024,	52.9759527067,	108.1630429012,	
+    -82.6415576638,	107.0506710689,	-32.4925050747,	-134.7178668343,	125.0907581204,	-33.0460380391,	-37.8115604172,	13.4036941541,	
+    27.9798939995,	-59.6965877877,	54.1339455110,	32.0538788400,	24.4020907468,	-74.2815166253,	8.4464964158,	-20.3601523468,	
+    28.5216426135,	54.3051140070,	91.5671757124,	44.5687804478,	-50.8430812549,	-15.1985800847,	72.6230011188,	-63.3817304557,	
+    31.1651064018,	50.5057736622,	-111.8897385947,	-2.9491865484,	80.1135762676,	-14.0696654619,	52.3521392147,	88.3353740728,	
+    87.0542702718,	44.9528879964,	24.2675410208,	-47.3556425676,	23.6195853690,	61.7358141399,	-39.8446197794,	-28.6054825449,	
+    -36.0836012134,	-73.9089369029,	95.5989535672,	7.9458092374,	21.8693430561,	-10.5751898940,	-16.1045252653,	44.4127909167,	
+    18.0851707496,	-46.7345019239,	-92.6347568314,	-15.6603448228,	39.6519674060,	29.9629332247,	-24.9622443586,	-47.2975561701,	
+    -17.7780218654,	71.7346558516,	1.8999680118,	-98.4624329314,	98.2614298645,	15.6787428700,	45.4912030123,	28.2495734475,	
+    65.7419427030,	-99.5295634165,	27.2786047010,	77.8875001753,	16.3977450032,	10.2037888065,	60.8912178592,	82.1708628016,	
+    48.2506800969,	-26.2756011209,	-57.2019501999,	-91.8180165526,	-47.2336309942,	-42.1121454516,	68.7279348832,	92.7832491188,	
+    17.6280339107,	6.7251426316,	25.0819097881,	-59.7146158445,	-65.8513175770,	-41.0602910259,	4.5838916831,	38.8846775235,	
+    19.3473841098,	-105.1434354654,	-13.7765844991,	24.1616037866,	93.0893862826,	-107.6082978084,	-58.7977319447,	58.0759414185,	
+    -89.7901093790,	16.1918835625,	-37.2172665357,	123.6960140670,	114.2205895053,	8.7980887529,	22.1354877733,	52.2713979482,	
+    22.2246402930,	36.6257130653,	74.2884386832,	39.9288008601,	113.0416245079,	26.8047584467,	58.7266876251,	-6.4680422666,	
+    -26.7509331673,	-38.6312732122,	-145.0208923168,	-35.9684264419,	-117.5381191845,	29.8488196638,	-51.1247043830,	112.6915937071,	
+    31.5277658506,	-24.1454178026,	24.0572867542,	-15.3632719912,	-44.2556311042,	58.2449714174,	-76.1363396817,	46.3749067777,	
+    3.4852275006,	-104.6231553696,	30.1977700745,	7.0441446610,	-10.0102536523,	120.6615291011,	188.0249410917,	44.3295887206,	
+    -39.4106227621,	-42.4924838463,	-28.9316859978,	103.0113316106,	51.7061135184,	-18.2169052015,	21.6066648209,	50.1453569033,	
+    12.7421867528,	-8.1356008640,	75.2454422748,	64.8694058804,	-161.7997182567,	-17.1915039219,	-41.2383269408,	0.8946812357,	
+    55.0533498639,	46.8242610223,	-5.3780848566,	-46.8156157192,	64.2205137708,	-25.1479872711,	-54.8298550608,	73.6823422266,	
+    41.9888520352,	-83.9419623261,	-41.0305214865,	-47.4087035362,	33.2268582543,	-38.7414663450,	-104.9255474057,	38.2157988361,	
+    -22.3790617016,	-31.5426215850,	14.8891733573,	-64.9019662116,	-44.3044057867,	-92.3281371013,	63.6669819235,	-18.2425819417,	
+    -49.5109487403,	-64.0201431562,	-70.3061633619,	-147.3930233046,	128.8254864954,	7.6978217230,	-56.3987238261,	95.5962971177,	
+    24.9319849141,	-1.8305826630,	63.7414243665,	-49.9852779582,	-25.7389331291,	25.2700519583,	170.5603890165,	9.5266276922,	
+    13.5399442827,	0.7663023156,	144.5140143737,	75.6602313295,	44.5345480965,	35.8927901197,	59.9952333199,	64.3016125781,	
+    59.7518716703,	15.8739554628,	57.5686758914,	58.5866845774,	43.8356058096,	7.1335337346,	27.6439212874,	-30.0398764928,	
+    6.2065364457,	-79.6476847939,	-80.1779260414,	-52.2408711631,	9.9023027662,	10.3789070887,	-46.6717275791,	57.2822267955,	
+    73.5763019279,	-71.4639042142,	-52.0323289026,	-80.3692311543,	8.8431925427,	-40.3750957204,	12.8573997402,	-112.0129690473,	
+    -67.5403575455,	-4.9929337525,	131.9313839610,	-108.2934624601,	17.2672219445,	48.9942839871,	-90.7089806183,	114.9850344553,	
+    31.5988734490,	59.7636253519,	-33.9764105756,	20.7915341567,	94.3558278877,	4.9570378129,	75.5601876581,	33.8799007373,	
+    -90.7302419365,	1.0494275291,	-33.5814817284,	-50.4328011162,	-52.6438122254,	10.3630633870,	-90.7790260582,	-60.4947106306,	
+    56.5127910083,	32.1019449106,	-8.8885657127,	22.6481300860,	-74.6992587301,	-137.1086103933,	-35.3402671515,	52.0032440119,	
+    14.9769109018,	-23.0406615521,	-41.8971596726,	-77.3413472134,	-46.9910623823,	-107.4957490524,	-86.8794002198,	52.2329975546,	
+    72.9424340427,	-74.3244971184,	85.7023745145,	60.8778950641,	-31.5903542844,	-78.0533202133,	-73.1733800101,	53.2034137779,	
+    83.0498994257,	30.2580271740,	-56.1035163750,	16.6579677161,	0.2073439761,	-5.7906867906,	-66.8711603748,	74.0261467640,	
+    -62.2989478643,	107.8399681550,	160.1626153730,	-27.1263316346,	-79.7784413411,	-10.8403444789,	-37.3887634955,	5.9808867714,	
+    -10.1978150670,	-53.9468869673,	-38.2970373675,	16.3168988370,	-1.0483342304,	-63.6173233903,	87.0866029730,	26.3862156999,	
+    -21.4053546455,	-7.8216446996,	90.5994689064,	44.6928873902,	-146.7075228500,	-62.8122471300,	-121.7119840134,	-32.8992273432,	
+    -11.9106565965,	-104.6076313473,	127.3823687195,	2.4852952522,	8.9975686284,	45.5738431227,	16.8209391951,	26.7216521497,	
+    -54.8776022226,	-68.4194899925,	20.3925320149,	4.3453071650,	49.9988757708,	-8.6636385971,	0.1191776713,	-64.1528259747,	
+    16.0849193094,	-24.1120788064,	40.7655203071,	-23.7853262362,	91.6933164270,	-54.3376676772,	69.7309190298,	113.1324293560,	
+    16.9278536871,	123.2439408123,	5.9934209089,	-45.6409119369,	17.1842607385,	83.6522464227,	-174.5484916836,	-4.9414325022,	
+    52.8768375216,	15.6132102239,	41.1192572000,	-81.3594721245,	28.8255333085,	-2.0603766865,	6.4061712949,	82.1547586637,	
+    -36.3679383103,	-1.0390408940,	-13.8483417281,	37.2231178393,	-2.5777964710,	-157.8382079085,	-60.7910508762,	48.7258486830,	
+    33.1256641954,	-54.6346845809,	88.2192196002,	39.9956402036,	3.2010617529,	88.1693658284,	11.7277451767,	32.7636165636,	
+    -68.1591305748,	43.2699890762,	107.2828531104,	-36.8225650893,	1.4407313695,	53.5742622795,	103.7597203839,	-96.8481119045,	
+    -70.2987605549,	-55.2783713624,	-6.9864094662,	-40.3280834509,	16.8072891922,	24.3756993403,	-84.6501745052,	-45.3961429485,	
+    -53.9237387431,	29.1708008262,	1.0498758638,	34.2610169651,	-9.7905112911,	-35.2443111357,	99.4574100554,	-82.7243314274,	
+    -12.3112078341,	-13.4935295204,	-65.0441169373,	-1.5707942158,	-8.0237289199,	49.5507868185,	-13.4811149250,	-3.9030733772,	
+    -75.6220602476,	-74.1596322041,	-5.7789561939,	73.6177769297,	-98.9485291892,	117.7192585235,	-79.3791252579,	11.3447373614,	
+    -24.5743979438,	33.7169431880,	39.8633765496,	-149.5617929692,	141.9104918620,	-55.0577810810,	37.2052313138,	6.4852281207,	
+    -51.9122252169,	-31.2592720321,	-69.3547398856,	-78.1122747852,	66.6338044220,	8.6865150501,	-67.8354186666,	-202.1226264943,	
+    -31.1645341579,	18.2037364021,	-64.8577486822,	32.5502423750,	26.0251882844,	5.0986012605,	-47.2026094332,	-13.9009556603,	
+    59.4152148554,	101.0702523560,	-35.6013874662,	22.1677959258,	-26.0857605492,	14.4754773923,	-0.6780897798,	-25.6530120006,	
+    -25.4546641639,	35.7707567857,	24.5314489446,	20.0344481593,	-18.3207572649,	-9.7912924757,	-11.9552594910,	106.8966283008,	
+    80.2653334386,	-3.6056009570,	77.5441202535,	37.7136483336,	-2.3165569778,	-15.1111584239,	-21.3047579337,	63.3629898072,	
+    15.4217847395,	-48.6546027271,	33.3996963722,	-87.5423526700,	-18.8955709453,	-85.0736444599,	-55.2290313813,	37.6993014695,	
+    -1.9420172920,	143.1251237972,	-55.5771775185,	-41.0289639463,	-82.6515627688,	48.5420105013,	10.2288031648,	-56.3379070490,	
+    20.0143954586,	-84.8968512309,	127.0283241701,	-79.6996444881,	-52.6134879057,	22.0561680431,	60.7355377150,	15.4017379435,	
+    -103.3924328801,	54.8459420743,	-75.9157921311,	-18.5478645340,	-120.2337715192,	19.3119533190,	14.2354651926,	49.2411155276,	
+    178.0946722971,	-75.1044338856,	-17.7857687140,	-44.5847020456,	-90.1973261616,	21.4416495288,	51.9825060227,	-66.7420817203,	
+    7.5764658958,	-70.5144035274,	-58.0645913437,	-108.7601823595,	11.3207059592,	-71.0204300166,	-71.9141786835,	-41.1119761277,	
+    -63.1487461134,	-7.1948924612,	37.4257273157,	-0.3096640281,	22.3859391424,	37.4791977942,	4.7298794262,	-33.2974745191,	
+    31.2867641674,	-32.5753321154,	66.5419169580,	-60.5202504180,	17.4192217276,	-50.5317834280,	95.8748766870,	-31.5464032969,	
+    44.7045552306,	64.5521928874,	-23.1461700992,	118.1095509083,	35.1065388893,	-27.9857316442,	8.2912382315,	39.7446781812,	
+    3.3485245256,	56.6810611812,	-22.8994983441,	80.3970810489,	22.3086957726,	128.6454657339,	22.4798757743,	49.8362059423,	
+    22.4019441476,	27.1059712406,	11.4540686475,	-10.0764491110,	28.4803668412,	94.7776130875,	-36.8737987939,	-88.8666428850,	
+    141.5495956917,	-46.9343244046,	-58.9586661150,	23.3890221338,	72.3692845286,	-27.6356117882,	-41.8318324842,	70.9559999727,	
+    -8.0897813375,	-78.2950183802,	87.8658917396,	-70.5715383399,	22.1972033651,	47.8069266963,	131.7707915958,	-23.8938128672,	
+    -33.2047798206,	-40.7583820499,	27.0405050078,	19.6445061622,	-19.3891108700,	-136.1942182249,	8.5255159178,	-42.8234719503,	
+    -70.4814202849,	-41.0662321022,	-9.3910777305,	136.7254609331,	-6.7391967243,	-68.4796734994,	-27.6933664361,	118.5680907562,	
+    7.1623426945,	6.8386734240,	75.2481710418,	33.2280590090,	50.6011222647,	-2.6551190091,	-54.6429379954,	-15.6441827245,	
+    34.8192824650,	41.1519964665,	-95.5213521044,	-7.1466152035,	-23.1705143065,	21.8243235569,	-26.6493944983,	44.3948925119,	
+    -0.2695887637,	-115.9753822388,	10.0551835964,	41.6343978371,	17.7354401036,	3.3862359071,	-107.5692389700,	110.8538665943,	
+    -77.0898864044,	-18.5513096154,	87.7377015326,	-89.7201205553,	-21.4828890020,	12.6716787713,	71.2019960218,	37.7530110511,	
+    -111.0886809644,	28.0083327042,	11.6412229475,	-14.9061811373,	78.9633564364,	-17.2424064978,	78.6411356878,	31.5888916445,	
+    -52.2057754767,	-51.8187552856,	12.8069170133,	-44.4192811197,	-29.6758641711,	-39.2862559158,	90.7444415817,	9.9897923810,	
+    -33.0089291278,	-79.7506824464,	51.5840713006,	-15.3414477161,	55.8773639416,	10.4014931469,	-12.0825624913,	30.2487218486,	
+    13.4626458507,	-41.6078761320,	-99.0036616160,	97.2413199943,	16.2571104823,	-106.6994082721,	-42.5507290539,	-30.6273488892,	
+    -65.9180047092,	-61.6996048814,	57.0455325157,	103.2653865169,	116.3758447306,	-74.5041275207,	-0.1164162789,	-14.3978018054,	
+    38.0218224919,	127.8971402721,	5.4463615012,	78.8192543895,	-25.6140607422,	-9.2485898035,	-48.8769533605,	34.5460968716,	
+    -75.8820751325,	93.8969485430,	-38.5976860109,	7.9177115766,	-80.5122708885,	21.2658351542,	67.4252739338,	2.3783155124,	
+    83.9115322121,	-75.0252790111,	37.9405478207,	14.4346316538,	-109.9157163206,	108.9078208323,	15.7162891141,	-82.1261022291,	
+    -76.1782289525,	74.4747265412,	-46.6029184986,	-41.2456137340,	-80.3895294383,	-8.4118305522,	-0.1933892651,	-145.1576077775,	
+    -15.4312649597,	39.2200199533,	-13.6364330998,	-25.8182203562,	48.1591475229,	125.4840761759,	15.9990051973,	76.3197750584,	
+    -191.2988456723,	38.9117045838,	-115.8653769258,	81.9245653626,	-10.1602378212,	54.8635932256,	-62.0258658391,	83.1033610875,	
+    -4.8490223558,	-54.6097329099,	-10.9477363598,	33.0862207616,	52.7148056029,	35.4875411655,	49.1104822038,	55.9764111036,	
+    19.3458408685,	89.0606670761,	-85.0457542002,	-78.1726308870,	93.6580344148,	-26.7125037520,	15.0835782513,	45.3860435621,	
+    12.4384130680,	70.5409358400,	9.8929034782,	-23.4934005067,	40.6776169075,	-65.7911681154,	-167.1217168499,	-19.4434798044,	
+    12.5047333259,	-106.4886582913,	-22.0096224479,	-51.4306080664,	70.4101816964,	0.0684774882,	-76.2887185579,	75.2064469835,	
+    -63.0584107912,	78.4585282303,	-20.2508456707,	-55.6679838569,	27.4321350947,	84.1834097135,	-10.3659243385,	-48.4070302399,	
+    92.8062051508,	-25.5124355326,	-84.0473681678,	71.0714983360,	25.6083325312,	-45.0808082818,	-155.1967735998,	10.6420814804,	
+    151.0278845436,	-44.2955308501,	29.5425559978,	-113.6663161729,	-36.5169042517,	-72.3071551232,	-26.8471044056,	15.6848246843,	
+    -34.5750914935,	-198.1775254215,	25.4131251136,	-21.2604011481,	-1.0414028296,	-46.7191360308,	2.7446655943,	54.9295292750,	
+    92.4228624473,	54.8526054625,	-58.0708705172,	-17.5872514429,	-107.1263606314,	3.8705217560,	8.9778481619,	-6.0018700075,	
+    93.9938778953,	20.8072064757,	24.1862680085,	-36.6869801034,	80.8573435056,	5.0571862502,	4.9644714449,	47.8862765669,	
+    35.1164783949,	-43.2306708209,	-70.4784884015,	-22.9691864018,	-13.9209248410,	-47.9058355842,	69.2014224885,	36.4205028832,	
+    -41.7969907806,	19.3910242176,	46.8411651043,	-101.1964790621,	1.7651827600,	2.7058301870,	-23.9427647032,	-29.9388425668,	
+    -85.3458953742,	-28.9877302845,	-56.3025916174,	-20.8442568667,	52.2658233674,	16.2060641337,	4.4319659648,	114.0813888914,	
+    -28.7002125175,	49.5308227691,	-30.0766397744,	-61.6828255791,	-49.3247835301,	-26.4413883089,	5.0971297500,	-28.0554103014,	
+    42.0857897882,	-47.9552784036,	-42.7903198462,	87.8376670399,	-140.5238322306,	101.5731331285,	52.2212327660,	-22.4010751415,	
+    14.4300378085,	-51.6886150508,	6.6829221172,	115.9640673493,	0.8066647921,	79.2442610587,	-18.0322597688,	-93.1043520771,	
+    -72.1150120989,	87.2886742511,	-25.4133998112,	-7.4831361426,	33.0287073819,	-23.1984191566,	-23.8078728472,	59.7504642008,	
+    -0.6923320155,	-12.4892802407,	38.4436035475,	100.2867176437,	-99.6305730687,	-108.5810851604,	9.7451186318,	-43.0333845061,	
+    -101.8397764566,	-50.5229450341,	-23.5177624889,	-64.5537003712,	174.8259413987,	80.6820828046,	156.0492701171,	-28.0432391315,	
+    54.5458337882,	-9.7039186394,	0.3967891057,	37.2171179706,	53.0918819026,	95.5734474731,	-0.1572821866,	35.9295265728,	
+    52.6110638216,	65.4681244336,	-58.8893064188,	33.3094740223,	23.7248112965,	-86.1001662411,	-124.2990486005,	-53.0143407367,	
+    60.7137702328,	16.7099000008,	-16.8984625777,	92.9154007512,	19.0020902188,	-60.8943449371,	19.8803437206,	-45.4933609435,	
+    -37.9759751454,	38.9546342412,	112.6564725638,	-20.6282048911,	-82.6461566213,	33.1634895891,	-14.6466202774,	70.8258934983,	
+    22.7763755890,	-23.8551537513,	38.0027621248,	13.1891619540,	-0.2512849813,	-22.0294650280,	-3.6017925014,	-80.9408522816,	
+    2.1581228675,	35.0316749727,	1.4313916959,	7.6662501879,	95.6789578890,	-25.3147779279,	-11.1001968711,	133.3263412000,	
+    57.3919237887,	-114.5247973399,	97.7159374781,	-25.1589170064,	-28.2795559691,	-78.0626694271,	-25.2625001068,	59.6669532190,	
+    -24.8854138846,	15.9627092698,	52.0951356726,	-49.4931272094,	32.2981549802,	-45.2155042278,	-117.7954359551,	71.9214384433,	
+    -12.0100960200,	-85.8922139632,	44.5277402755,	45.7283733108,	153.5133743833,	-12.2908386291,	-16.7857892861,	-34.6184196532,	
+    -56.8327470259,	-5.4780874150,	-38.8725168650,	4.6060525978,	20.3207039309,	-3.0993047411,	10.1132085358,	-37.8257661018,	
+    -5.5665784625,	-69.5263241776,	-38.3990002707,	55.5634953442,	34.1515898646,	25.6046582443,	49.9096070185,	23.8082590350,	
+    -59.5259871997,	53.0128767406,	-14.6534382681,	25.3901141454,	-20.2689398092,	112.6721308068,	-44.3928586231,	-46.9200544069,	
+    -102.6597110918,	-35.1087345365,	-16.4476118027,	-56.5493022087,	-19.8752899545,	112.5790185345,	13.1594262867,	-98.3712667207,	
+    84.7454129819,	-32.0001239970,	33.2615003229,	-70.2186017880,	129.5580075545,	14.3022334321,	53.5329352657,	165.1115533783,	
+    42.9337492453,	3.3467665656,	5.6916538476,	30.9878624742,	43.0083773411,	83.1082949362,	-68.6733601131,	129.7158774740,	
+    0.9829430504,	-73.5779156249,	-0.2190628113,	-66.4832285128,	-18.1621332482,	59.5591274811,	-47.9030207223,	-33.0134331016,	
+    8.2663047608,	13.5843595697,	-124.6750162116,	-119.5553229429,	6.7914845141,	17.7380901732,	-133.7630184698,	33.7185572623,	
+    -31.1975924142,	-55.1798482215,	-72.6025491416,	-65.3245960982,	-8.7224630378,	27.6488501343,	-79.6246723592,	-12.1515699989,	
+    84.6626846949,	-53.8044373764,	-47.3237819756,	58.7153917563,	23.8284036126,	18.5922606945,	-41.5094930442,	7.4798082503,	
+    -117.3348631592,	28.0374584580,	17.7205965437,	37.6075060837,	10.5295050958,	-10.2113391455,	-25.4289536763,	80.7158011723,	
+    134.2497737713,	107.8649950212,	-8.7918461736,	-99.0628159937,	-28.4975407702,	-2.4658161692,	-1.0354059017,	3.5152634039,	
+    34.3665501560,	-87.6859371958,	33.3653060530,	-45.7175591636,	-65.4175088722,	-39.9650581770,	-57.8964432706,	-74.5229831900,	
+    38.4192570282,	-93.0015200930,	102.6189889638,	-15.2156059788,	8.6020521359,	-40.6649198594,	19.2140495475,	68.7122869639,	
+    43.8544891050,	31.8559705108,	-56.5147934081,	-76.4182242061,	-20.7528009745,	122.9729619714,	19.3412487106,	119.2231188878,	
+    -61.6916564137,	19.7466881922,	1.9628648319,	-30.1476626231,	26.0368611826,	-25.8750640673,	126.2461067518,	-38.3759348959,	
+    -21.1488548859,	9.5896772329,	60.6570721102,	-27.1555851824,	-82.6629073502,	104.2859535395,	-17.1669088713,	-104.6106452933,	
+    -45.0398334945,	43.2080892320,	-87.3425077484,	0.2033770682,	-25.6876572199,	79.3659499889,	29.0973624285,	-23.8554325099,	
+    25.8594825320,	-65.7761031112,	-3.5831773610,	-7.5912426740,	98.1472561219,	13.1498139916,	-13.6564623410,	56.9471294530,	
+    3.7663518315,	-75.6123083481,	44.5806865445,	-17.4609911479,	-55.6387091480,	44.2177387420,	34.3752520512,	91.9930112408,	
+    -102.4716789145,	-40.4480770016,	-14.7542706842,	80.9321121716,	-67.9012532377,	74.2022584642,	-39.2995936367,	95.8528505885,	
+    107.5716319470,	8.1259867727,	114.9534060173,	96.1080490303,	-30.6405288182,	27.3131447051,	-22.5066083621,	-7.9447818944,	
+    25.6505787602,	-67.1523588791,	65.7872616460,	-3.3285011027,	-1.1041085569,	74.8921702514,	-25.1084011697,	-9.7589516985,	
+    126.3993857146,	-70.7299876677,	-22.4069284847,	15.4150555050,	6.0494312782,	14.7172132463,	-36.2348351724,	-63.4858079910,	
+    8.2207526905,	-101.4967633400,	12.1832438786,	49.7125534112,	-99.3127122046,	49.9528617888,	-7.3125598688,	-22.6006580462,	
+    -31.8424104370,	18.8121241410,	-89.2005207726,	-89.5613310067,	37.7746014303,	-33.8940703850,	98.1050260145,	132.6754622940,	
+    91.4832076657,	48.9724771421,	-52.3241324047,	73.9850811745,	-139.5294058433,	-14.1985477071,	10.6320943394,	32.9842589505,	
+    -117.2355637537,	-149.0942826923,	118.8257377105,	78.6561766800,	1.8467003036,	76.7457523519,	35.0575934280,	35.0405067972,	
+    46.3433191288,	51.5391456892,	43.1210412216,	21.6828221089,	-24.7058117089,	-83.9863281328,	7.1502359525,	-66.4432335170,	
+    -11.8942947461,	27.6420249691,	101.5285396899,	-168.7093966612,	38.1892453170,	55.9668521894,	64.4854368465,	-32.3167099392,	
+    -37.5824582463,	-25.5064561372,	107.2513163415,	9.6344685960,	-44.9269370404,	10.4288908869,	46.7640176210,	33.7300219820,	
+    19.9212664361,	70.0213390428,	-62.5237740415,	-81.5465118244,	-44.0793815204,	92.2566857417,	-51.2000490212,	6.0091571611,	
+    30.8037109068,	-44.7595662927,	-69.6108606342,	64.6862483343,	33.1742048387,	55.9059849044,	66.4985799238,	-48.2816133661,	
+    -22.7185185172,	-114.1511261421,	147.5147842854,	9.9781895463,	8.0732325157,	-35.8047978931,	75.9079000901,	-6.3144641143,	
+    13.1307658403,	17.7593379387,	-68.0746602967,	81.4962779846,	-21.2130737883,	4.1881456029,	-53.3976620104,	73.0143978370,	
+    -131.1048524173,	-34.4396004841,	-48.7367342675,	97.0896245872,	-153.8743591626,	146.4347629539,	-23.2984615872,	62.8412359714,	
+    12.5390587557,	-3.5600971161,	-6.8863206565,	-43.5270424219,	32.9707655033,	-103.0889331877,	-64.0535042805,	106.9215904598,	
+    -46.9078727795,	-18.2192480137,	-8.6225312780,	-75.0230233110,	33.5402016456,	63.6373276750,	-35.3286634556,	-9.7322691960,	
+    -104.9070709198,	-44.8063768563,	-10.2396474262,	-141.5682333490,	-41.9856066191,	-64.5568181205,	-105.7644577258,	-34.3266130311,	
+    18.7442551407,	-6.1736131415,	-25.1300038952,	45.1470563965,	74.1676313724,	-21.5064254542,	70.6267797692,	54.4904113618,	
+    -35.0016926163,	-36.8626539144,	-36.1085281705,	126.4456731006,	-53.4352000664,	-42.3833008015,	80.0205785607,	-5.8395042605,	
+    -3.7163929006,	99.0418697430,	67.5450923850,	-71.2740732169,	-57.7639750215,	28.3495782004,	-14.9114371149,	68.2395578146,	
+    19.9391412722,	0.3981730821,	-67.6429500835,	99.3355729015,	16.5267218873,	-63.2226829304,	-18.9357631878,	-2.8614372915,	
+    181.1332468568,	34.7347222636,	-16.1060495743,	-2.8148621786,	-45.8170675798,	43.3943251920,	28.6117124005,	-33.2361768688,	
+    -38.5248849741,	49.6677439095,	-220.2210251040,	39.4305879349,	66.5483442468,	-53.8217192052,	67.6757901350,	33.4240885070,	
+    85.1809128375,	14.6803329701,	-35.7116442076,	-45.9462851452,	142.0722968061,	7.3538820438,	-74.1993826074,	-47.7693348567,	
+    -3.3338017336,	41.8589920225,	-27.7802513358,	81.0798842587,	-35.2219569758,	-22.2714108513,	20.5772883573,	68.4758687172,	
+    51.7089964364,	25.7997568352,	-75.1742154071,	50.1290455164,	14.2169709710,	115.3455403147,	3.0734091132,	-24.0080167664,	
+    -30.0430862767,	-85.1846499745,	19.4251899965,	66.7660313085,	10.4964191964,	191.8810766140,	44.1684279713,	75.7858859863,	
+    19.2241630741,	-16.1074277656,	30.9051369625,	-103.4147225746,	-9.9194221597,	-13.0669809072,	-14.3302540445,	49.1519159556,	
+    -27.2523237365,	127.6868804216,	-85.5747904513,	-40.1209192492,	178.0522707351,	-73.6864713410,	-36.6342055327,	-99.8126854419,	
+    -41.0696248653,	42.1245867015,	-4.3161823048,	-13.2747008746,	119.6002869940,	-17.1335931288,	62.5993425061,	28.9992320778,	
+    -4.5368180858,	1.2779053761,	27.7084888678,	34.8899603537,	-30.6048794059,	-93.8465401416,	3.3778313360,	13.8864217937,	
+    -62.3784185879,	27.6165516418,	6.1885364328,	-45.2772604479,	-56.8928574665,	-7.8629078173,	47.5072063672,	-47.7279779449,	
+    116.3659358841,	-108.7063603401,	6.8435296791,	-4.2310899521,	-48.8520623760,	-42.6788172675,	28.7598264712,	-45.5725981159,	
+    5.3364646966,	-8.8259790870,	53.5478850699,	-93.0251963014,	37.5833785601,	-5.7207089841,	-36.3899380994,	21.9593949993,	
+    27.8919793663,	50.0242670536,	38.7060750441,	13.4383538753,	24.3284938604,	-66.6706972814,	-75.0556788531,	46.8080800007,	
+    -76.7685518979,	-110.1823907916,	117.3556114385,	-11.8794346783,	-100.5931552045,	-81.1814329321,	-11.1946927034,	65.9117165560,	
+    -35.0871947675,	68.9890931402,	-10.8170265109,	-76.6397320929,	40.0628004769,	-13.8876229441,	-47.6413458333,	-82.9301597006,	
+    35.3601089866,	-27.9439892787,	93.1557477015,	-43.0973522277,	-28.5635146727,	-12.8419650369,	-19.2552737753,	-104.4730738934,	
+    51.2133027222,	-80.4713372457,	82.8904666296,	-32.8693411980,	-55.1514350588,	-32.3215790447,	15.3586714150,	56.6281953096,	
+    -4.1845768663,	-21.6039139687,	37.2300232632,	41.1966104813,	-18.1197213904,	-43.3281929812,	-39.4358705806,	-68.0037577582,	
+    102.7052778200,	1.1074295163,	148.3224324741,	-139.1640107475,	-33.1782275394,	-49.4813361135,	33.6935341991,	57.7540768190,	
+    -50.1484966873,	25.5452659987,	-58.4535765464,	-124.3028152080,	46.5749355946,	88.3984919306,	18.6343901041,	27.7237147347,	
+    7.4621558601,	-45.2696342528,	6.2181991419,	-124.4793150492,	-34.3600196858,	-17.2893599431,	10.3880081085,	-34.6584762030,	
+    80.4621681009,	42.6698890316,	41.0028635312,	40.4584805162,	12.2993857558,	-2.3438124814,	-49.4434262439,	67.7382058590,	
+    -172.5728037457,	78.5681808033,	93.0200717559,	-34.3893038739,	25.4332764674,	-0.3084790746,	-47.0942986345,	67.8054627172,	
+    122.2738316110,	-84.4716788862,	-15.1596922578,	73.4104827953,	-26.5231401219,	53.5433793756,	121.1802722337,	-24.9087077008,	
+    65.6955157778,	-100.0325133938,	-5.4645525511,	38.8338919462,	38.6764256003,	7.4857563167,	-84.0517801108,	-38.0837770598,	
+    -35.8795970303,	42.8800471728,	166.4026567891,	-45.2596493921,	88.1539836076,	-84.1569136898,	-44.8705239205,	-112.3135915515,	
+    76.9816499152,	53.5768624176,	-106.3408650991,	-17.9979586956,	81.7718580719,	144.1648782825,	45.2239065385,	-50.2094826104,	
+    -14.6605194110,	57.1970152560,	-23.4826391767,	-27.1562674435,	110.9001894435,	20.1915788307,	12.1467090660,	16.7983072789,	
+    -34.1257273005,	129.1575417206,	71.4391384766,	32.9596044485,	-41.1052127849,	-48.0458686558,	0.8731114023,	-34.4439480200,	
+    29.9076993320,	68.5240097999,	78.8047480081,	10.3252970915,	0.3515809390,	73.8823954039,	44.2008862678,	72.6737200450,	
+    -13.3069689810,	-25.8971947295,	16.9120909673,	53.2843809510,	49.1074875555,	-68.1235965933,	13.6903318056,	-14.7046510890,	
+    1.6746416299,	-108.5007545621,	-83.0295464360,	-3.7524687555,	-14.4088682542,	-138.1935697707,	-19.3679003715,	38.9142288940,	
+    15.4764570005,	-2.9192486908,	43.9598275111,	-34.5312517096,	35.8385011650,	4.4981476232,	-1.4454488029,	71.1184852411,	
+    41.7476890934,	37.3368072067,	57.4916368307,	-32.2735282446,	-27.5080391474,	95.6899861001,	3.3351685514,	-111.9822940053,	
+    -12.5463248694,	39.8668835259,	-14.9822708781,	66.9305141224,	-197.7731587893,	27.4387742251,	-25.6710982597,	13.5207634746,	
+    50.2848552534,	-30.0418256053,	-14.1615451430,	68.0658302876,	-62.0642327357,	4.6615575342,	-26.7572433532,	11.5079596851,	
+    -57.9473530742,	-26.1405191819,	70.4111692091,	-95.7407842078,	11.2517762488,	100.2275069926,	85.3653529140,	-24.6494053691,	
+    123.2413542720,	21.3040690490,	-192.3747625981,	215.7057282840,	-29.9835524152,	-44.6302014167,	-66.7559203920,	25.3479943282,	
+    126.6443711753,	-36.7355336011,	29.0095532019,	-73.2298015066,	-5.8223869363,	11.9451128557,	-17.3486371102,	50.0400958000,	
+    74.7145985867,	-5.6976135921,	-73.1829497279,	-41.0455578170,	-3.6001825808,	87.1662509692,	-39.1602156793,	-41.5727119025,	
+    -18.2071856447,	-3.5383471563,	28.3732842092,	-39.9931298054,	-100.6902365532,	130.2869328357,	3.2473773399,	16.8387727072,	
+    62.0055283576,	97.3165730637,	-40.8530624130,	-12.0491532592,	88.5164060609,	71.9344891420,	-69.7440181255,	-51.2866033193,	
+    -18.4687017548,	55.7346964760,	4.4872782938,	-6.8942183136,	8.4263132246,	18.9149616636,	58.8710265459,	-17.7415034047,	
+    5.2927869482,	-20.1947447871,	-36.6005304743,	-67.2193634013,	-72.8315856033,	139.7216799221,	-2.1966369437,	83.5189402317,	
+    56.0625496338,	57.0100118287,	-9.0542670182,	58.3126231383,	-27.9316577822,	-125.8146267036,	77.1179593561,	99.1690581411,	
+    7.9703321651,	77.3501770612,	32.2815633360,	-22.9643212257,	-19.8653554993,	55.4837678464,	10.8929872542,	-1.2452363726,	
+    83.8477026208,	-88.9116003335,	-44.6537617432,	11.0099195187,	-33.7736999447,	44.2766753802,	-27.9436876110,	16.3088473703,	
+    45.6564921145,	18.9199921114,	77.9125802822,	11.2795611793,	42.8571148149,	32.4846418196,	-2.4014655924,	38.0598657284,	
+    86.5222537258,	-3.1333316838,	11.9141807475,	-2.4712869557,	47.8938116812,	35.4899843246,	42.7527497689,	-31.3225362175,	
+    -6.6842304948,	-133.5691427053,	-58.7043550030,	73.3503470631,	-21.8739658759,	70.3809855428,	54.6113598087,	9.7384709498,	
+    -141.2343505501,	27.9788413890,	-11.7574685128,	43.1029141674,	-52.0045609619,	-83.4803133516,	-57.2548505744,	52.8114424452,	
+    -30.3458066567,	39.2081027670,	-49.8609769923,	68.8871987820,	45.2005862545,	21.6377482234,	-9.7576398020,	6.4878505019,	
+    32.1853134925,	-25.1448500950,	-67.2234044003,	103.2446765175,	80.2584971166,	-68.8710032588,	-4.2141933840,	23.7223935599,	
+    -35.1939439880,	63.5237841071,	-34.7833780059,	74.4175406287,	83.0373073374,	-28.9674699605,	-55.2233708526,	64.2239365944,	
+    6.0025041292,	-22.2149197781,	29.1954442931,	-35.5058495139,	-76.9452133862,	34.6912996871,	-51.1833830895,	-49.5201882461,	
+    -7.6144484864,	116.8549382108,	-51.5005710672,	-20.6783396225,	-97.1232859994,	-6.8466290384,	59.0410141864,	-58.4613374526,	
+    74.8248237895,	75.2714612487,	23.1797286361,	-2.7866665487,	56.4240759131,	60.2417537402,	-73.0762506733,	-136.8520754748,	
+    27.3836498800,	-29.4294016791,	58.2863141991,	-15.7937240880,	12.9792729458,	-28.5369095369,	-179.3559659693,	-99.4879434608,	
+    -61.2402838269,	-24.4763496292,	-22.6643525306,	24.4590321501,	98.4299041736,	-4.5624798871,	-59.3191765161,	139.6951240672,	
+    27.1672202072,	-70.9192843433,	-18.1408458038,	-71.0174628677,	-94.0725395768,	36.1985844031,	-3.4636448040,	-39.1453082944,	
+    40.5244522827,	-70.0489070024,	-63.9181488122,	-4.7099187837,	-33.0844286599,	31.8161456785,	10.7843286816,	10.6387816259,	
+    -76.2043252282,	57.0254136124,	151.4166547223,	-50.6728456416,	-82.4408455004,	-55.4932097322,	15.9101565878,	15.2777050730,	
+    25.0235583008,	44.4425994137,	36.1343164402,	-24.3058262644,	17.6630395266,	-62.6364549232,	-40.1045046999,	-3.8451609954,	
+    -107.1141779059,	-50.7347331775,	90.5704587068,	-59.5674315899,	-23.9371281478,	-59.3738147851,	-29.5056040676,	26.2990433281,	
+    -33.2953407976,	-92.2663237623,	-25.5442696217,	-81.4532880743,	42.7268859073,	75.7986045911,	-31.6772573595,	86.8684653590,	
+    -61.5786934151,	32.6176822340,	-23.2321244436,	64.9301578846,	-6.9691761031,	-51.6553861957,	-35.7877314260,	-41.7444743167,	
+    108.3757802905,	-29.4164640263,	-18.4714648512,	-82.4131988957,	-52.9499171074,	-35.7687451877,	-80.5212521683,	40.1558185933,	
+    80.9139882507,	0.4170638335,	-52.4487435334,	-69.0227900586,	55.0806458770,	120.0318572894,	-11.5435935376,	-19.2791170530,	
+    -3.0257623065,	99.3958103659,	-19.4539047939,	-54.6600691116,	0.3603986276,	9.7863628822,	-6.2358897021,	-17.1143829423,	
+    7.9650683489,	-27.0465697723,	-45.9436029022,	-36.3352947671,	138.6511673472,	47.8115852675,	-10.9612291181,	3.6500932948,	
+    -19.3477824988,	28.7386285394,	36.0065971791,	-43.0822654618,	-43.9342369010,	-32.1210042559,	-70.4441432492,	-94.9421856551,	
+    -120.0449164046,	-65.9803176675,	-55.4329926958,	-19.2914305328,	-89.4078846739,	-30.1962221428,	61.2293835442,	93.7229961578,	
+    -8.3020564344,	-6.8386266801,	21.4975406760,	-15.0903918291,	94.1044891682,	-57.6380884034,	16.2327931770,	1.7957525957,	
+    74.7073719610,	26.8908104028,	76.5155513347,	-9.6822139478,	-8.0655893270,	-48.1277441855,	9.8408952157,	-58.8121626519,	
+    -80.9751650730,	-48.3302191201,	-27.8207839032,	-46.1625778067,	-33.5567739103,	-109.4477338693,	-168.5366005131,	156.7874587017,	
+    8.5940307118,	-21.7826451231,	12.4113841726,	86.7850811554,	-77.1019195511,	32.3109085681,	86.8849726762,	-41.2571797820,	
+    19.6006773321,	31.2507123002,	41.8106047980,	101.5445768198,	51.5335715773,	-185.1354355374,	-11.0825031251,	-20.9631685642,	
+    111.1640505949,	162.0618916128,	3.4498453592,	44.3198102843,	0.3505982148,	21.3783009799,	24.6853218910,	-20.3399016930,	
+    59.5923416012,	79.4334110932,	-78.7723219668,	-47.0670061218,	-128.3114982420,	92.4340029556,	69.1584534808,	114.9437583487,	
+    -64.6124706594,	-10.2486262273,	-1.6622261589,	50.9747480555,	-8.1203432808,	32.4414442459,	84.9091411511,	-17.9846748341,	
+    -14.7172591486,	-27.4203006303,	167.1594042893,	-25.3372000386,	-27.9888042652,	-3.6956600039,	117.9111608126,	-25.4132038904,	
+    -42.2923300579,	-95.1602974120,	19.2625367900,	-15.8766055664,	-8.8117613783,	1.1964763941,	-111.4791843369,	81.5745053342,	
+    8.7527287102,	34.5972180603,	83.9461794412,	50.2350993915,	-19.7720255327,	53.8516694944,	-104.4119088056,	30.4513918056,	
+    -62.7649123620,	-29.9513577664,	7.5719075796,	61.4944149393,	70.5737863978,	-40.0358428522,	-17.3629194898,	-10.7304848224,	
+    -60.1358805635,	46.5402792333,	-77.1330673251,	-86.7606311649,	22.2000151841,	-33.7006112473,	-139.9917432329,	138.1567785372,	
+    18.7396823616,	28.7669927272,	28.4680008506,	7.6199316893,	121.9175024680,	32.1111318802,	-58.2808504609,	-30.6563801124,	
+    44.2365370915,	-83.4728239003,	64.0531120026,	128.0019381122,	-40.3205961091,	-62.8035436979,	-15.6689887241,	-6.6975189783,	
+    -46.1591606362,	-42.4253060115,	-71.6473279718,	-75.5337463898,	87.5058573621,	-66.6145644703,	87.4635891068,	123.2852237793,	
+    -0.9887550633,	-9.6307226422,	-67.4478350330,	-86.5892204275,	-79.0537798176,	-107.7863332665,	-8.8330234138,	38.9605563706,	
+    15.3133829507,	-54.4231514572,	26.7406100788,	48.7962706395,	27.1443310148,	-2.7894277223,	7.1469114703,	-57.1657209995,	
+    -90.4215183139,	76.7797176290,	-19.2239853483,	-26.6041739391,	139.0298606143,	-36.8837362822,	-57.7952841108,	-135.9897057237,	
+    4.3453829113,	-5.1660378716,	-58.7046205842,	58.4176557979,	-120.5866252228,	34.2409281832,	105.6219016158,	-28.5323871865,	
+    11.0598518159,	-26.3069115094,	87.6681723683,	70.9393661419,	54.7982850455,	4.0477327154,	-89.5568838538,	-32.8993562613,	
+    -45.6708773935,	-52.9428269719,	14.4126898406,	39.2142079784,	-92.9447367684,	-23.6977408094,	8.2507547267,	77.1071852874,	
+    24.1675316234,	-159.7349628761,	-13.9551749672,	-67.9761692092,	-30.0410317845,	-24.6060572570,	52.6662467162,	53.1957816963,	
+    16.7992222346,	51.7621999618,	-9.2959681635,	-22.0395789118,	63.9887836127,	-15.4794522124,	-59.9041019732,	0.5489176194,	
+    78.6395685166,	134.5366929272,	-6.8712023878,	-25.4182816023,	-94.3014920612,	-120.7349462621,	15.0267811895,	64.1156824538,	
+    72.0730568718,	36.1969392849,	37.8409183719,	23.2904067106,	-65.2310984397,	-174.2644489990,	-19.2228520790,	27.4717232382,	
+    -59.1645079992,	-37.9473607579,	49.8799507321,	-79.0510884528,	-28.3803465367,	20.3721781567,	-0.4261835910,	-35.8489167205,	
+    105.4583901558,	59.5722685004,	-61.0197468314,	31.9348090719,	-71.9443219028,	58.1935525762,	24.2368907755,	11.3281193558,	
+    73.7442066031,	-58.2463274873,	62.2364089748,	-22.1662416753,	80.8054311590,	1.1123457543,	65.0742762981,	34.9247990206,	
+    104.0897515469,	-17.1726872127,	-55.1967923359,	-17.3070263921,	-113.2466807440,	-34.0273063199,	6.0065175641,	-73.2050951521,	
+    -46.9298900117,	42.5522795079,	89.6038769626,	-13.3758161339,	20.0379230047,	44.3053936382,	38.7871513797,	-96.5643124661,	
+    -164.2750976118,	-37.6742328774,	-20.7444978754,	-57.5075374112,	-82.3747950875,	-148.0525559565,	23.1385046849,	6.3810748790,	
+    26.2079771260,	-76.0359611120,	49.8590173195,	-55.6975098542,	63.1577456002,	131.5982420723,	46.7778921481,	-60.9806982634,	
+    71.7495044841,	4.3127212188,	-17.6552774593,	-32.8038637189,	-77.8751385740,	-38.0621029989,	-10.6340276560,	16.6596173712,	
+    -67.3032141305,	-8.7994716202,	50.9412272541,	49.9717453353,	-43.5703597564,	-49.6853674924,	-95.7205166501,	40.8765465419,	
+    14.2287448407,	-27.0614166095,	38.0714114583,	-35.8412172130,	-78.5197707657,	-25.6825367235,	-0.3120778923,	-13.1591053910,	
+    -13.3423425539,	-88.8689993653,	-141.9490353220,	15.3348435554,	-1.2351271212,	-12.5689032236,	63.2692606259,	92.6940600989,	
+    30.9761753348,	-14.6354581107,	50.0664499041,	22.2230304376,	-128.4011635209,	26.1869851104,	8.3304256738,	-46.1344839419,	
+    68.3461812478,	143.4759863425,	163.6742650341,	55.1856555010,	-60.1365810845,	74.3895957960,	40.2227984754,	-11.7394255168,	
+    55.5453683738,	15.9202002202,	-113.1213822368,	-85.7280046039,	-39.7263088573,	-2.5339105246,	41.0492866970,	45.3079876954,	
+    -99.6701239491,	-29.6980232319,	18.5340063985,	51.1922973890,	-79.7372970167,	-13.2393250851,	14.7419728226,	-4.8211133780,	
+    -35.5172595564,	99.3966537203,	20.0590181900,	-12.1081446475,	-61.9594867060,	-72.2256752476,	-13.2936631274,	128.5345002108,	
+    -71.9401693778,	31.6533870911,	50.8594991278,	25.1808453324,	-33.5538293275,	-42.3935228996,	-20.8053274690,	16.2131527996,	
+    118.9172555234,	89.5930952748,	-65.8274795934,	47.3384633282,	122.5406901256,	-66.7549348343,	-54.9185037426,	-68.6601805746,	
+    34.4675543582,	104.9323617738,	-57.0880010038,	-43.1248502597,	-2.0601370211,	44.1682882967,	-89.1023577428,	-35.5506312941,	
+    -10.5170036504,	9.6779403375,	78.9291026934,	-31.5855420521,	92.7949646880,	31.3559964123,	12.3617000392,	69.2326522660,	
+    3.9119449943,	-36.5330788106,	-44.5936841393,	45.7052258609,	10.6224387668,	-24.1159570162,	-21.0651270325,	-84.0415379963,	
+    -130.5857682422,	13.6064059568,	-33.6699927959,	-26.0082360265,	29.6219265142,	-47.8318612795,	19.0742065634,	-52.3410098996,	
+    32.2488186667,	8.7112925773,	68.7336792115,	23.7944448682,	99.9050365463,	8.6093548114,	59.7174217811,	23.0796589837,	
+    -113.0722961466,	3.5971633707,	-6.7890993972,	30.6764504710,	-41.1295367209,	-24.9164165484,	99.2386401122,	113.8333026527,	
+    -38.9562599796,	-55.4108562109,	-94.4601804558,	-31.7511549793,	200.3462283262,	12.7517487160,	-42.3353937717,	-51.1991446233,	
+    78.8520856510,	20.4131030912,	21.8102532347,	-51.7944815361,	-21.2191019005,	33.8300001131,	135.8377663961,	-31.0221091170,	
+    65.7730407411,	82.5117419278,	27.7816244812,	-10.6724454248,	26.6179164033,	64.9214169340,	44.6475686302,	-29.0683019634,	
+    2.0965746914,	-10.0085359932,	-29.9021362947,	-38.5046703557,	-23.5486473509,	-44.4560504617,	7.4417079380,	47.2393973843,	
+    37.7344798725,	-13.6323296763,	-28.2713540400,	-12.2494841889,	-113.6616109440,	-4.4061813255,	-84.4155850685,	18.2000114801,	
+    -37.4375420019,	-15.0025190330,	33.1826857536,	-7.7672966949,	-41.8570537108,	-61.9447815201,	-20.5430470077,	42.1225812423,	
+    -4.9372231166,	80.1718433860,	-21.7502429381,	-107.1994683407,	39.0450370860,	-13.9605768571,	57.8271065756,	100.7288025395,	
+    106.0257089013,	-94.5099462535,	-52.2425831475,	3.4251117300,	37.1163293092,	20.3088713026,	27.9957748777,	55.5881357120,	
+    -49.9425573612,	-74.3122437274,	-45.4384442770,	28.0519415044,	-57.3995353506,	-34.0343398092,	39.4842857378,	-29.4934441942,	
+    -42.2931922612,	75.5085698437,	-9.1579964746,	-88.0001960638,	32.2921191297,	130.2295801645,	-77.3690707106,	-26.5699179687,	
+    -98.7746128367,	15.1111986863,	84.2856839075,	-91.3321816766,	75.0539365102,	-22.9577135979,	-58.2687890669,	-16.4158023440,	
+    -143.1190919220,	45.6864012367,	-148.7549620241,	-87.1075640764,	-26.5968533502,	-69.7944158144,	-34.2978456494,	35.0769663698,	
+    4.1465107386,	69.0864439105,	22.4789950234,	-48.0182401768,	-14.5783104039,	-61.0550243844,	-4.2380948973,	-194.8804104528,	
+    123.0819765947,	48.2017401505,	78.9508457466,	-99.9736614294,	32.8340209984,	-1.0245301508,	-17.0041736706,	35.4641249127,	
+    -33.3575407148,	192.9072183682,	-42.9604868802,	-51.0374996711,	77.1464797096,	66.0548981845,	-61.4282764621,	-114.3126571027,	
+    21.1118181552,	85.5335633765,	27.8488718530,	-62.6421354515,	-57.3557048619,	41.6670106942,	16.8928119140,	-40.2432649132,	
+    0.6390713008,	-10.1237727904,	52.7534146685,	2.9801643945,	-11.3804175086,	119.2039503951,	46.6809821778,	84.8768259311,	
+    29.9865105951,	57.8288066379,	107.2625212828,	28.1456885969,	-120.3755566725,	-17.3802551503,	-40.0564653651,	56.8407045846,	
+    1.6793816918,	-109.5072716396,	-52.8897837730,	85.9453300669,	-20.0298903469,	52.5871200627,	13.0362762617,	92.2325099999,	
+    -6.5198193020,	-83.9036654607,	58.5211535567,	81.1131330707,	57.7324249784,	126.0368845782,	-79.8586002513,	-127.7584493863,	
+    64.8736188900,	-10.6521288269,	-0.9851623286,	-92.3945133485,	7.5244215841,	40.5886593287,	18.6445609457,	19.1117310556,	
+    26.5640714899,	22.8091685027,	94.3470412324,	61.6764800801,	10.8760679684,	-7.9240673383,	12.5919458396,	85.0254983280,	
+    -15.7186492832,	30.3331627482,	-136.2555384486,	14.2342767573,	-52.2232864172,	-49.0105238845,	16.4028777072,	13.1934114315,	
+    67.2005286948,	-11.5431941527,	-126.8761059118,	28.4325197274,	-5.2730565073,	-154.2913406142,	83.8362133106,	-13.0557850235,	
+    -24.0425722731,	-9.3049739156,	-91.4408491189,	38.7967852392,	-54.4364475655,	-50.1728478153,	-91.7628978624,	-92.4046791871,	
+    72.6594194204,	36.9149973552,	-89.5520370642,	-73.4541912166,	-83.1026853287,	55.8083893384,	-11.3360468605,	8.0892870502,	
+    21.3963536134,	-27.2804196146,	-86.1680209134,	11.1581691823,	-68.2490961721,	63.5960852067,	-40.1782672381,	-50.7929323122,	
+    2.4820154810,	35.6921504427,	-75.6795637705,	8.6054661804,	-31.1168448045,	109.0955889455,	-76.2488069978,	5.0199927782,	
+    37.8749455521,	5.6982241556,	27.3294929004,	-120.2473221866,	7.8826650171,	111.0369524326,	-43.8497436507,	-66.7312430666,	
+    97.7440071817,	49.1570048378,	-117.8025876335,	168.0477524482,	-55.9600221068,	11.1068434425,	14.0513599858,	-47.4087780504,	
+    100.4504374216,	6.1074714956,	53.7678384486,	24.4635321166,	-6.0835375669,	-64.3592936645,	-25.7780083698,	-83.3530662624,	
+    -124.9544432106,	37.5615380015,	-19.2986773913,	-110.0015552689,	121.7589202263,	4.3256928319,	-101.6571157133,	85.6785418597,	
+    16.0474362836,	-31.9024530060,	-52.6323741801,	-3.4440544641,	77.7351607744,	-10.1741553840,	48.3997106271,	1.5020725442,	
+    -0.2257709330,	68.9623795901,	9.4286729097,	-27.6379770488,	-3.9912724152,	44.9954087833,	-18.7057514605,	-14.7638693232,	
+    -1.7397189655,	68.2217569488,	63.3439223434,	38.9512814941,	-25.6642624084,	54.1881119719,	-92.4999870174,	-11.5788876807,	
+    69.0279357511,	55.8205676574,	-101.8852049100,	30.7429453237,	-58.7382928803,	89.3969596003,	-44.8903243228,	2.0422419096,	
+    41.1330103123,	-88.6692130110,	25.4298182542,	0.8899898304,	-53.5428328048,	-11.5755725623,	-28.6132997670,	-13.0337245663,	
+    52.8092078154,	0.0517964686,	-138.4959804685,	31.6788581756,	-16.6154597478,	156.3340569922,	93.3010192905,	32.6407669098,	
+    112.1297440517,	-35.7144834638,	6.5534121327,	128.2382195529,	56.9609192462,	-52.8328776011,	-65.7950928061,	-13.3541979410,	
+    34.2814367341,	26.0764152312,	52.6477198183,	-121.6672795964,	53.8959085384,	-64.8464505733,	-6.6989481273,	-164.9991018529,	
+    -12.9977296783,	92.2198340788,	-58.9488062177,	-17.3136354080,	-15.0065268104,	82.2346850297,	-52.0081326057,	-31.8754548129,	
+    -36.3987954967,	53.0154983421,	27.4015508471,	32.8268124997,	113.6916804444,	27.8095494681,	-55.1665416696,	-16.4156645469,	
+    -42.1439424759,	38.5634363918,	-64.9312441199,	8.3884871895,	32.9516167667,	-0.9395063314,	58.4852381959,	101.7397916741,	
+    -104.2729685077,	-14.9331020781,	64.4379817410,	-5.6149495442,	-69.4590669042,	128.5957740501,	61.9917796337,	0.5819416032,	
+    -69.7790071374,	-1.0381159167,	20.1469541660,	13.3351412916,	-104.5227876095,	77.5294242919,	38.0641940199,	-56.7585742367,	
+    -9.1765854459,	40.3713276531,	72.6358559436,	-14.4449566608,	40.7675499413,	-93.5568526062,	55.8238199978,	-57.5895140577,	
+    -82.1737195067,	14.7561780278,	-155.1331660454,	-3.4741158421,	-90.9790829737,	-67.6576031648,	58.4505812875,	-127.2647404391,	
+    -52.6551154593,	21.5600272148,	77.4232312163,	-100.1093952602,	50.2042564606,	11.9885332900,	34.2641380301,	-51.6644779651,	
+    -14.4960161445,	67.8496081597,	25.8195812544,	-38.8690931971,	-116.1556251224,	-68.6610388123,	64.4060064748,	-4.5039590319,	
+    45.4866635009,	60.6472857766,	121.0539185194,	4.8340889914,	-37.3668396220,	-52.4747123096,	7.6362446201,	-39.8862759852,	
+    8.0139163506,	-19.7768070929,	55.9705429761,	-77.6639159836,	-9.0747973730,	87.1299271010,	-56.0307413158,	22.0261066362,	
+    -21.4877846313,	73.7508019333,	90.2727567859,	-31.8064851485,	35.5698971534,	-123.1337229178,	-115.6888113061,	40.8859379019,	
+    -45.9826093754,	-55.6481101801,	-131.3553753176,	30.0527360996,	21.6632646479,	98.0105924807,	-39.4117175619,	-101.5958309784,	
+    2.4560883180,	47.0714688572,	-30.5516644873,	-123.2193558202,	-81.2276105808,	-35.2333787774,	131.7553150138,	74.1337100485,	
+    -111.0162621392,	-50.1520236082,	-176.7180780270,	43.6099370000,	-99.0730647751,	100.6783161314,	1.5420581129,	2.5889162904,	
+    97.2407277690,	5.5204254866,	72.0939017458,	-100.0077732933,	30.1572971400,	19.1994437619,	-83.8095901131,	-67.5983524523,	
+    75.2270686194,	80.9252084407,	42.4611462166,	-75.6376932185,	-7.5820680566,	-47.2137370820,	13.3547714942,	-49.2227272764,	
+    -101.2311839023,	-89.9953284490,	-59.5627585772,	3.5045401284,	87.8927289585,	-45.7826497344,	10.7894222301,	-34.2218214372,	
+    19.0101005894,	-79.7412295513,	-40.7129535835,	34.9745871635,	98.5275860299,	-16.5088968676,	66.3460699225,	-133.5365249144,	
+    -41.4407293928,	-15.3419046733,	88.7195803357,	5.1871004832,	-98.0467809656,	-14.1239743026,	-1.3510821103,	-38.6189020004,	
+    114.8822422747,	65.5094003215,	88.0532368083,	-59.2540330178,	92.9429540023,	21.9133947331,	-50.7728654894,	-36.7011682133,	
+    -16.9217654808,	-110.7749962658,	16.6126865137,	116.3641432033,	51.7192473353,	9.8619033750,	57.3047648863,	-21.0275512361,	
+    66.8618463429,	68.4016463402,	13.1978892272,	36.9294559769,	79.3415169994,	-74.4235076906,	-105.9928928366,	3.5485737877,	
+    35.3701917014,	11.0155135724,	-42.5279468110,	57.9138782373,	32.4492657117,	-2.5260836533,	8.2835364235,	-45.2229140182,	
+    29.4655763679,	20.5830184405,	-92.7731928028,	-88.2155574314,	-13.0181590718,	-67.4752432987,	12.2964799268,	-134.7795554776,	
+    132.5177768161,	86.4796490878,	-170.6768976365,	-53.7059277336,	23.6295211743,	100.0865623366,	134.6726479190,	-17.6813528616,	
+    -67.3925719582,	-12.1986138778,	-58.6920640259,	-46.1769630250,	14.0012237071,	105.2386807000,	47.5923010830,	-13.0446195549,	
+    21.4905427079,	89.4924853541,	-1.6294776664,	7.0507819885,	88.9962812504,	-14.3836298512,	-14.5755536250,	-158.3719830729,	
+    -71.0421641105,	9.1510759791,	3.8541666430,	46.8853635172,	-115.4505016964,	112.1915084832,	60.0579773251,	-19.3568210670,	
+    134.6457467896,	-127.7704101409,	96.1687814173,	139.4223376055,	-16.4889074247,	8.7407981479,	-31.8653460842,	-86.1989364296,	
+    6.3138143769,	29.9691806857,	10.0215115097,	21.7539979367,	-10.0119096873,	-32.7662562735,	-46.7114278488,	-32.0468371287,	
+    -104.9863919627,	164.6868132811,	14.2837511902,	103.8122395985,	-38.3195610630,	-66.2071289114,	-42.7348265210,	8.1247796770,	
+    -44.7642634909,	-99.5977533202,	-62.5669299697,	-154.4713244845,	-54.2004565831,	-21.0505396466,	-7.2304668445,	-63.1457522254,	
+    121.1292664630,	-41.2451342849,	-100.3661302819,	-79.7893865863,	2.9782522632,	28.1233518579,	-45.4712133921,	102.1080223649,	
+    64.1668281113,	-103.7410276784,	106.7427715753,	79.6231477604,	20.5960195618,	42.6351844699,	-8.0432553021,	-20.9274320455,	
+    44.7322739383,	-58.6239231825,	21.5430765926,	-32.7159508398,	56.5825012360,	-99.4275633192,	-102.9101109727,	-83.9315736318,	
+    25.8630456141,	-52.7504372152,	29.5673565938,	48.9111232224,	41.5578130085,	-14.3606917295,	-2.2040972437,	94.4661907548,	
+    132.7457583187,	55.3945646514,	-16.7731026022,	-46.5710214158,	-29.3542289267,	-14.2923094674,	23.0425873685,	-15.5814746488,	
+    22.3570974017,	-42.0180359242,	-20.3430155274,	-68.6338886669,	-64.8088612108,	-24.2988048174,	-23.5299375491,	98.0364255786,	
+    3.9778504115,	65.6849914578,	-1.5168129555,	-4.8287346639,	142.1453945317,	78.2378704371,	-57.3720730586,	-19.4585389336,	
+    76.2735042603,	-43.9459949675,	6.9426433355,	-43.1451402122,	-18.0751403348,	-34.1054109171,	55.1204864738,	115.4516445351,	
+    6.5333541873,	62.4906581904,	29.9692177776,	-33.2287635647,	-18.9268908378,	-63.0926292852,	-111.6323734820,	-10.8864814281,	
+    14.4649132510,	-25.6871888082,	-33.4308400890,	23.9756688469,	52.4567038054,	12.8701945894,	-20.5116135858,	-17.4241576687,	
+    -11.8606594870,	16.8816614097,	-18.7270784248,	-6.2425768906,	48.5175154819,	1.7426978337,	-99.3023967479,	38.5650914417,	
+    -61.0127172140,	42.7784858845,	-7.2257854969,	2.2847466905,	-99.0066793854,	60.4060120207,	48.8064141188,	-72.4258965295,	
+    -50.7390478551,	95.1299230407,	56.4763356354,	35.4471698843,	60.4632441624,	-95.6600449901,	55.9445226564,	-28.1942324306,	
+    26.9826142327,	-71.4404566440,	15.9270065277,	-86.7110877229,	-80.6677402549,	0.5529947734,	-39.4989884635,	35.7914768080,	
+    -22.6398243670,	-33.2598314085,	-25.7467291233,	16.6863716736,	80.3468995127,	-22.5068845945,	23.6096621616,	-99.4288845571,	
+    29.0662266127,	3.1265642936,	133.4725188269,	10.5889496669,	78.4289320034,	46.4143031925,	97.1026760967,	-60.1768585008,	
+    75.4045199491,	14.1399143092,	-87.6608741602,	96.8571208381,	36.1952990642,	119.9462706822,	51.7941617293,	-10.8814477399,	
+    66.0010885597,	68.6769630212,	70.6032262575,	-78.6614013388,	-52.6711668148,	29.9772317807,	-67.0938602216,	-42.3207515671,	
+    -0.0486165038,	-15.4758823937,	56.6129710458,	-54.2575866392,	111.9253009797,	-47.5236184222,	-95.6434531533,	24.9411667600,	
+    35.5636297407,	-11.3487509511,	99.6377899302,	16.0125061627,	-35.8881400079,	111.1220549938,	-2.9395719970,	-41.6388550114,	
+    -33.4638181727,	109.8808145106,	28.1021441950,	118.2701610217,	51.8151816796,	-19.5803207598,	-89.9262515893,	-26.6044307189,	
+    40.7320823989,	-19.2602062235,	62.2560193625,	85.9346547334,	49.7871555519,	-20.0313162309,	-8.1831982988,	69.5820284092,	
+    49.2993116756,	34.9185452172,	74.7523126024,	145.1939754190,	7.4232669832,	-4.5344572697,	34.0472547752,	41.4294110612,	
+    -123.0758971920,	-43.7705297332,	121.2820069260,	0.5435048718,	77.7764299214,	59.6928983371,	-27.6522675298,	-7.1273383508,	
+    26.7210269180,	4.4630452796,	-81.8607570684,	-26.3402136551,	-95.7197230242,	-7.3219091557,	-82.4289458596,	77.4381232638,	
+    65.4006110025,	36.5844708644,	66.3796224839,	-11.0118557858,	61.4481921771,	8.0694380153,	59.4652425227,	-24.3765004167,	
+    4.9649042432,	-28.5624154309,	-78.5623599502,	17.8514494843,	-20.9756518143,	-10.1916814040,	11.5732283207,	57.9552418906,	
+    -45.7612949110,	-20.9482951666,	36.8160063004,	-45.0567155877,	63.7098701462,	6.5938197429,	46.9692949757,	-83.3299455774,	
+    -88.7653437148,	118.8655843800,	93.1921951705,	-18.1354337452,	-40.1074391033,	44.0852297241,	-41.1588703642,	-105.1428083912,	
+    -7.1420535313,	66.5491789931,	28.7643638361,	-71.3690563573,	50.9039393300,	93.8257368698,	22.3478174946,	-109.6001863096,	
+    64.0649017243,	-29.4574274496,	-44.5473845748,	-132.8280128599,	-52.8587533053,	80.0084510351,	21.4678106815,	48.4383573310,	
+    56.6158184924,	-72.0365616804,	12.9911383411,	162.8295288963,	55.8780535954,	73.1821757559,	-100.6826313435,	23.4262138290,	
+    -0.5753332881,	-21.5175209047,	-138.1106268547,	-80.7925993001,	-28.1663114958,	0.9831816192,	30.7923417673,	-51.9827613979,	
+    -10.8794388756,	54.1022652480,	11.1686073161,	-44.0592484786,	21.6987012718,	-42.2412255611,	-3.4936004646,	-51.6421714543,	
+    15.8711886614,	-40.0043968804,	-6.1590232957,	-65.9457642489,	59.0569838977,	7.4295907490,	-12.6833895574,	-72.2928299923,	
+    -199.7835511043,	-71.1580901042,	-12.8895530614,	13.8448156167,	27.4808788351,	-46.2542221592,	-3.5153348434,	-176.2019445127,	
+    -48.6783165219,	70.2296726615,	111.7340160335,	-60.7655899218,	-138.1081385724,	-35.3974788626,	-65.7355628000,	57.9555341829,	
+    13.4670930872,	-79.3318328665,	36.5016341422,	27.5574278118,	-35.4004898428,	-79.3903940148,	243.2421421265,	-8.0268453199,	
+    44.0174931524,	68.8734465340,	-80.7502038529,	1.3409036386,	-86.0777878831,	37.1475406267,	18.1068167023,	-56.9153447361,	
+    -19.5224115764,	-78.8474074897,	-20.0747255852,	4.5850719720,	-191.0686482737,	23.5318026769,	-32.6675253287,	27.3087304829,	
+    31.4351407465,	19.6192337929,	-11.8866458644,	-48.4661089981,	-3.1226120347,	20.0138411382,	29.8813799560,	67.9558437137,	
+    38.7174108080,	-13.3022284820,	27.1121047281,	-26.2954327750,	120.9542179193,	11.0555865630,	-34.5895364072,	73.4542523467,	
+    -26.6956937208,	-108.0235037857,	-35.7355716826,	-69.8443555160,	33.3578766421,	26.3683815560,	97.2883332520,	133.5510498515,	
+    35.5415284008,	-16.0495119378,	-19.5483270675,	93.9985201088,	27.7795159179,	-13.1059263368,	34.2311271533,	47.1466381795,	
+    -36.4147469783,	10.4833119779,	-5.2292656110,	-25.0113244760,	-14.0549947152,	199.8348526048,	-43.2547698686,	98.4817969474,	
+    37.0586206693,	33.2121561269,	-24.7170470026,	-37.1349105091,	-30.9578044903,	-7.4114930133,	-34.4807046142,	-27.7773696385,	
+    29.2740921831,	-61.0686554741,	-32.4612619459,	6.7160769792,	3.1089599122,	12.2545595923,	62.6999428463,	30.5969686709,	
+    11.1423411573,	-57.6502489731,	60.2408835918,	-67.7203861906,	-44.4518971003,	-5.1109945114,	5.6528645074,	-43.3456968092,	
+    117.8609487802,	-24.2034537544,	-78.4496201847,	44.5294780988,	85.1475013837,	15.5247701555,	89.7512668950,	54.3013774517,	
+    -186.8510627600,	-51.0482727175,	-9.0267702018,	48.0681416363,	-32.9759681266,	-42.4456615266,	36.2738833817,	14.1610476535,	
+    -99.8207994579,	-11.5142692827,	50.1825860327,	0.3917737329,	63.3500370315,	111.2878444719,	91.6392406660,	17.6584451589,	
+    -50.7899615175,	12.4221556654,	-86.5413087906,	48.0563389410,	29.1384649619,	83.5027000186,	7.5729436929,	22.2136423571,	
+    -60.2741473997,	-170.4857658702,	17.0186844162,	136.3581532664,	31.5065683845,	-96.2326886411,	72.4014182257,	26.1414887396,	
+    -57.2844089463,	-43.9781986370,	-95.6611720182,	-133.8830434822,	33.4938269182,	-23.9156927559,	35.5520154186,	-93.2468099373,	
+    -6.2162527113,	4.5642492223,	-57.5722591446,	71.8064120226,	45.1768685505,	-9.5130102236,	110.5798720279,	-41.5641619544,	
+    0.1835509076,	-49.9128593949,	98.0154257393,	-46.9365276597,	-66.0935141873,	73.1727792846,	41.3353795661,	-27.9960128980,	
+    -44.2412816343,	46.9707404231,	12.3575979804,	-122.9770710291,	-11.9552135499,	31.4591712664,	-14.1931325058,	-6.8614191170,	
+    -16.9763787814,	36.1520894392,	75.7352320923,	-99.5121191729,	17.8024156510,	72.7923924404,	38.2259409765,	1.9325379601,	
+    -11.1978607868,	98.2703853998,	-38.0288299607,	-41.7008273041,	80.4517499854,	-116.8258848759,	30.7289872645,	-101.9012423077,	
+    93.9831977796,	101.4530665010,	9.2763209169,	116.4425755502,	2.9739225298,	45.5019124654,	-64.2956140887,	105.7408745662,	
+    -11.3657606620,	6.3069096678,	122.8709609828,	-6.3248578668,	-60.1760116205,	-35.9544630869,	-68.0834090495,	-34.8224305999,	
+    -31.5069839788,	21.2614258718,	-23.5546199906,	-128.0293305211,	-182.3893947839,	-120.7110714918,	-65.8822590864,	-63.8215221762,	
+    56.7670203795,	-61.2037205962,	3.8122259155,	1.0275735300,	-64.6391642695,	75.8652993596,	115.4068637021,	46.8849792653,	
+    -39.5505124775,	33.1187321149,	25.3372286880,	-18.5375942960,	30.3953994229,	21.8836680766,	13.9924166006,	-109.7038947262,	
+    -24.2899011732,	-52.7497505668,	35.3698361783,	34.1056231420,	-13.8686663216,	-1.7062295227,	-97.5362177027,	74.6544677369,	
+    -78.3935767846,	35.6517853160,	51.3830818724,	-93.7778131463,	81.6700292143,	126.8070312922,	-28.4470816468,	-71.2638167545,	
+    -55.2884800428,	9.0861240716,	-128.9083303383,	-16.3800803508,	34.5467745617,	28.9315662137,	84.3386694814,	-1.7523953786,	
+    69.7727914393,	44.6546611575,	90.9897326057,	121.8059195607,	28.9429876729,	-14.8591127934,	29.2818722570,	-84.6318423838,	
+    11.3290830564,	40.7084140001,	-50.5878424847,	68.2992258419,	-24.7150040711,	41.8365599450,	104.0111319954,	70.6981835472,	
+    56.4709262168,	-20.5343182666,	-16.1886023808,	101.3482649415,	108.5356887852,	24.5240870510,	-146.5152615985,	-24.0194234128,	
+    18.0331846295,	-5.1522407439,	4.9573388243,	-34.7877468646,	39.3333900199,	31.8580232326,	111.7915751739,	15.3919610203,	
+    17.5179415363,	-22.2065299595,	31.9496951848,	-18.7368015481,	-78.3621490938,	45.9954796476,	77.7231064126,	21.7258618723,	
+    23.3527631711,	-136.8686653828,	-22.5773174812,	33.6615614603,	4.8540113479,	3.9088571058,	-54.7099788715,	85.8089519875,	
+    -86.1460475251,	-0.1247811474,	-146.1793416666,	124.6659345147,	-60.7858975441,	10.3154193265,	-29.5514280889,	9.4667237048,	
+    -7.9550953683,	37.5451209024,	-27.1735194003,	46.8842847809,	41.9179936640,	-23.3158010522,	157.3009890625,	113.2843306932,	
+    -104.1727731788,	123.3854503767,	-5.2055501860,	27.9879059133,	-13.4163698144,	52.2833141248,	-129.0969704337,	46.8881212895,	
+    131.1080768010,	-19.0213767099,	155.5021671973,	20.3698150937,	37.2314029160,	40.8492644144,	-35.6880906860,	-31.7697839101,	
+    -24.3255617048,	-26.5610341544,	11.6187963194,	-51.4990517524,	39.7825587179,	-54.6696763219,	-3.8497258220,	-70.2342476864,	
+    4.9081928390,	-71.4654689380,	30.7344594349,	32.7496322701,	-90.9126087838,	-38.3652430128,	92.4042844207,	47.8082836295,	
+    145.6802813070,	-18.7426859824,	17.6059584845,	36.4864322344,	-18.7252161480,	0.9615718128,	-100.1282552629,	-42.4349083923,	
+    -14.3562238984,	-46.8134065357,	39.6360915881,	22.7361846189,	-3.2257803075,	37.2350125538,	115.6400099866,	-12.7275184486,	
+    -96.1855573652,	-10.0276483356,	57.6455407419,	77.4560348751,	-22.1178137498,	-35.6022362191,	-68.4831367839,	2.8390215747,	
+    -52.0573070842,	-93.4720169324,	-28.9154032611,	-76.6074307649,	-9.9420438435,	-6.1893105222,	29.9369590932,	74.7852614650,	
+    -1.6201087045,	-17.3703711090,	-98.9790496449,	26.7869734481,	17.1602014711,	-15.6928367417,	-7.8035969135,	89.7887008279,	
+    -70.6197502665,	-8.2854282454,	59.3778733341,	73.2639493915,	25.8370203675,	59.1628124401,	-24.8471900591,	-25.8194366580,	
+    -6.0751044137,	-57.7489484697,	88.6706386657,	-84.8771863224,	-89.4840617668,	10.9763517990,	-54.8378810910,	41.3410088555,	
+    66.6125927808,	-14.1311991812,	29.3005546497,	96.5047091289,	-3.3614374997,	-25.8108903749,	206.5074424684,	-61.4084159691,	
+    -62.4923495769,	-13.1959183651,	-59.3730978039,	-12.7173171637,	16.2427076425,	43.4296534191,	-21.7657996669,	-28.1531280594,	
+    -69.0302418588,	-86.4107750374,	17.1949881709,	-41.3078350297,	-57.6504646238,	-5.0909583836,	-8.1631298822,	1.3096980446,	
+    -2.2508953688,	35.1942051704,	-3.9027768036,	-91.2713667132,	63.6694073039,	41.4248931898,	9.8384382954,	-96.0978983961,	
+    66.1755919288,	-36.7372549691,	10.2307178666,	80.7031291631,	-38.2719834734,	39.2035878064,	-43.1259903655,	93.4819414373,	
+    89.7247077937,	78.9891448344,	95.0983537363,	36.5774514331,	8.9972120390,	-8.5755002664,	-102.1337133375,	76.9830915294,	
+    -46.7790015335,	51.0714648600,	29.5170917782,	23.9334813635,	5.2749838346,	-15.9842728433,	-1.3574532545,	-70.2729088611,	
+    -15.8039920242,	15.5313565190,	-18.1312003682,	-8.0084433716,	-27.8087982433,	51.7334750530,	19.3370491919,	29.2520159480,	
+    -68.6735151718,	8.0558008798,	-40.2210320066,	-40.9920576136,	7.8678303082,	-72.3041306508,	-10.2175986624,	-35.1356797035,	
+    201.1586117629,	56.4352966867,	46.7221688254,	-11.9012413099,	-18.9833303926,	-86.5023414408,	-23.4675063576,	-55.5806400666,	
+    153.4955981228,	-10.1092363214,	88.4029573110,	-65.9117133686,	-5.4919562765,	24.5837979674,	-33.5408574701,	-4.0004157187,	
+    56.9848893304,	-105.2177018084,	3.4948685307,	-19.8452050090,	-7.2453079498,	102.6389582052,	-8.3246123264,	-73.0861922381,	
+    0.9626940760,	-28.3612950785,	-11.1533678981,	44.2899763978,	-62.6677448146,	22.3906970985,	-13.3484872677,	67.0703918899,	
+    42.4772156970,	-18.5244182335,	37.4759091463,	31.3496965213,	-61.4436264287,	52.0955155439,	59.1486887940,	170.4906735140,	
+    46.0617455116,	40.1470772024,	-107.3976903570,	-105.4116725861,	56.8825181023,	58.5916397550,	-58.1729962485,	-60.5270235223,	
+    -39.2885519005,	9.5965348817,	-25.4354894441,	-14.0981625889,	-52.7234757042,	-83.9105208881,	72.1797338834,	-134.9219073856,	
+    9.6103094318,	9.6768962656,	26.7360474274,	41.7881752284,	-15.3952839007,	-0.1363655901,	-47.0864221556,	-8.2427253205,	
+    -57.7373834528,	-55.9508702650,	-78.5284244100,	0.1655492302,	62.9160705153,	64.1068291282,	-2.9136214436,	-105.7842253662,	
+    -45.8767944713,	-51.7074257000,	-98.8568902926,	64.1232083599,	71.1116077196,	-30.6630666091,	-58.6840707262,	-15.9383894413,	
+    -78.6620829271,	60.7529890099,	154.2357488637,	41.3625348402,	120.2872442705,	-51.3125389772,	16.7881412988,	-70.4938171347,	
+    -79.4147805796,	23.5182282020,	-81.0963234264,	-59.2244948022,	28.9135530940,	92.5951342446,	-96.6396527065,	-26.4777264554,	
+    121.3094449527,	-34.5951012470,	-127.8255512216,	-92.7699064191,	-58.4398020189,	-117.7542292595,	31.0434596629,	21.5299289765,	
+    -99.9447239591,	-16.0626333679,	6.0199864189,	82.4757175357,	22.5970205481,	73.5485760950,	35.7980568403,	72.6857884103,	
+    28.8479981590,	-67.5538339177,	43.4071338656,	-25.1893024527,	4.6130159403,	-65.2605921685,	-91.8752363625,	22.5520067301,	
+    -109.9093500045,	33.9399454761,	-13.9115156368,	-3.1879928935,	1.3920042271,	43.3324348308,	-33.3718525809,	-15.9282931008,	
+    0.7677944075,	78.1072718708,	-1.1063828562,	-10.5413152425,	37.1290958861,	13.6823396336,	-3.4014039018,	89.5388534365,	
+    37.7089705536,	64.0323076524,	44.7808982777,	-13.5604762388,	7.5118173888,	115.2300447558,	-9.1561273300,	-41.5332100116,	
+    -17.0088418256,	71.2713927804,	68.0422816650,	54.9551164038,	106.8830646917,	-6.8316822423,	-66.7609967606,	-23.3894825625,	
+    -67.4182747661,	-28.3219951260,	-15.9451114055,	-29.7266619746,	16.7419712545,	-20.5565859019,	-165.5656221846,	116.3242135199,	
+    64.2626611081,	-8.1360214710,	-94.2273608282,	-62.9983557391,	64.1759043922,	36.5449254036,	-51.5697599431,	-5.0466305585,	
+    -73.2700815931,	48.7300029897,	-35.5929303432,	-90.4816448914,	16.8187764590,	-27.9347950060,	80.7045416696,	-83.6514663068,	
+    -58.4556594913,	3.2348973759,	52.8657910284,	85.7278577109,	37.4138218732,	82.0512145755,	76.4606241856,	-109.2162517858,	
+    96.6683439683,	90.7633843052,	-53.1586977972,	34.4033331064,	44.2090456506,	80.1151111552,	2.7514790758,	-64.2623287852,	
+    126.1409018754,	-30.2423240636,	-156.0079941574,	-2.8027393737,	64.2513542782,	69.8534581189,	-73.4708875363,	20.2217494242,	
+    0.5864357659,	-104.6195300646,	-42.8322649072,	26.3037603855,	-40.7129474708,	-33.9844594811,	-26.3521525879,	109.6645932255,	
+    -106.9356716414,	49.2118962107,	11.7512591870,	68.8969247665,	113.4583578600,	-83.3347276867,	-36.2485402256,	85.9855241461,	
+    104.0814868325,	33.5770186573,	-1.9661285608,	-132.5696804701,	27.6753215958,	21.1243350017,	-28.0882593661,	35.2778527631,	
+    18.9175154387,	83.6190957901,	-71.4962755318,	138.3285404575,	97.9134306607,	-56.8042150595,	-143.3089544841,	-2.7340225658,	
+    17.5776154385,	-148.2352087417,	124.9211804787,	59.4231271286,	10.5947124378,	68.5288310273,	-67.2703544731,	-23.7935515786,	
+    38.8787769309,	34.5294359419,	-73.4536038751,	2.7126504728,	49.6972438051,	62.7223593643,	49.8175933904,	-110.1534126143,	
+    -14.6702420578,	-84.0773525862,	-92.6188033620,	-5.5698102323,	-47.9128909478,	46.7196485027,	-53.6444016449,	98.5014752828,	
+    -94.7519348776,	14.1323076055,	-89.2719075396,	47.0296071172,	41.3919626390,	-39.1489616034,	-135.6499693540,	-10.9475781700,	
+    92.7496269052,	37.4205820588,	-51.7237524182,	49.9460461012,	87.5396720347,	32.8710569742,	-32.8731769330,	-83.4249720632,	
+    34.5762125072,	13.6808877416,	-26.3766683600,	-67.8728489559,	-29.6073750328,	-47.8030427727,	-149.0587954245,	-119.5774481626,	
+    35.2806694964,	-24.3695409777,	48.7160766560,	8.8288204812,	-89.3855803242,	3.1835611015,	51.9474587643,	-41.8502161006,	
+    -34.1035165420,	94.0854499359,	-84.2224914514,	59.1627371631,	-103.1905795588,	-18.6082417651,	36.3103092592,	63.1937125568,	
+    -111.1986222065,	-32.0863426915,	-56.7330383564,	32.5073363806,	-7.1087996309,	-68.2226145792,	-157.6532604957,	45.2078386315,	
+    -2.8603211008,	33.3371110420,	37.7846637198,	-18.6405663742,	-91.0982111740,	23.2221097945,	-24.3522827840,	78.9413600618,	
+    62.8360928143,	-19.9242767252,	56.5032728402,	-5.5496240010,	8.6994906960,	83.5527376759,	-21.2346885874,	64.0836232315,	
+    22.9623722574,	-87.9578765280,	1.3523030640,	176.4067098705,	67.9036978634,	7.2537723049,	-122.2309062335,	-63.8632909466,	
+    -38.4903796734,	-16.2974411834,	2.3970826418,	64.3700072918,	-67.9197915888,	-116.4026668750,	67.5231031500,	34.6374455493,	
+    4.1311157296,	-2.9105015532,	70.8086558293,	39.2725441796,	33.8256743917,	-3.5843642097,	116.7643833804,	20.1092238787,	
+    -25.9766854190,	-51.9950492522,	3.5926636209,	-58.7583611171,	3.2768807331,	-83.5901878329,	68.7090363388,	31.4832422043,	
+    72.9380572718,	-165.9742811160,	33.9362033271,	-10.9519428632,	13.0808211304,	15.6672709051,	31.7224492437,	-24.1934977704,	
+    -111.0830116867,	11.6282084172,	-66.2259706857,	-1.9963673172,	30.0622960183,	53.3456859503,	-37.0919419160,	67.5944964290,	
+    18.5935153812,	48.9664966150,	67.3157768914,	-160.7111991618,	-25.1223842933,	-47.4479071245,	-16.7582679230,	-13.6039270052,	
+    1.7293472100,	-24.1741877419,	-76.9727398203,	-56.3783736939,	-66.9556303947,	-54.3511473684,	30.2542211582,	-66.8893229449,	
+    -73.2990092912,	239.3981985262,	-64.2850340511,	89.9092075497,	-15.3525489059,	53.3827372899,	-14.3319916122,	-115.0721596412,	
+    -50.4530123160,	44.0976786926,	52.2019557554,	72.6630207131,	27.5803572747,	33.4737730840,	-170.7640086205,	152.9204474548,	
+    -44.5872734278,	-41.0667502536,	26.6175854758,	-13.0179143239,	40.8518134705,	23.2781614140,	22.8861340709,	165.4158655103,	
+    45.0461105030,	-17.0077443894,	-2.3871329828,	-86.8854944700,	-38.5465304439,	51.8040803063,	-92.8924802068,	-113.2325293603,	
+    51.3604041632,	-18.3429725256,	-42.5989033884,	-38.9445115750,	-85.8273183104,	-56.4224331649,	17.4997720376,	89.3766578841,	
+    23.9239370283,	82.3838988229,	47.4013397563,	-28.0666334287,	77.6218433875,	-52.2133433307,	89.2938264737,	43.2058195424,	
+    49.4518987655,	-5.6570623864,	19.8577713391,	-33.2615393471,	73.6654400011,	27.5602339563,	-47.1471825605,	-34.0693505588,	
+    111.0944675938,	57.0173259682,	-63.4190502251,	46.5969999331,	49.3458328432,	-41.3853156260,	39.2494112424,	40.7148228670,	
+    -20.3911372187,	31.8352000294,	-0.9980198147,	22.2804091174,	54.0978218332,	-82.3683192993,	85.9892355872,	-58.3154306688,	
+    -104.2068911293,	91.0603181519,	32.9518095573,	20.8407188930,	34.7499759595,	81.9688480501,	-63.1013763435,	0.0064684915,	
+    -24.5056101811,	69.9306176471,	-27.5369930597,	-39.0144381716,	-14.4923929902,	-54.3182594365,	-130.3292318388,	-48.8158919788,	
+    53.2734036714,	-104.1048090944,	-70.0965204183,	3.6382745923,	83.6579656965,	23.1622465812,	126.4691310854,	102.9799547579,	
+    70.8617976147,	-8.1455978101,	-28.4590640876,	108.1156467676,	-1.9738076313,	-75.4909376542,	57.5780163484,	45.3155422582,	
+    -38.1742907476,	-52.1803902400,	-59.7016262432,	-23.3823853194,	-45.5457749841,	-10.5523915014,	-110.6271933849,	-32.0113288878,	
+    -86.9215548382,	87.4068451718,	70.9885834348,	25.1206930472,	30.7108505789,	115.6076847444,	-40.5697084903,	-56.6781054555,	
+    -31.4854227803,	-31.9552555012,	25.7938108182,	25.4540472201,	76.7058033375,	2.3905659773,	-5.9779298940,	-152.8056710400,	
+    -51.7485397077,	28.1462240336,	33.9693389366,	-71.9881317816,	-105.0496130632,	64.2276458511,	96.2519735406,	48.6822690044,	
+    -19.6594071488,	24.8884631741,	-33.0716823639,	-69.5612618256,	-25.2898319495,	98.8036926982,	-24.3703282453,	53.1789051370,	
+    86.5743876344,	18.0109802577,	68.3663740236,	112.3369755598,	-45.4492280850,	-151.6437874688,	-38.2167192413,	24.2163999975,	
+    -66.3294468430,	-150.1009914497,	-29.4992082835,	-92.1308610284,	-1.2762556067,	23.1500238372,	69.3063510487,	-69.0471660018,	
+    42.5150200276,	120.6653379806,	-152.6729845687,	48.9591377076,	2.7191539126,	0.2888762146,	-3.0784673164,	32.5853754582,	
+    -81.3351116851,	25.2072127071,	-36.3659441163,	-28.6250561447,	95.3073017008,	-75.7486406052,	65.1012680265,	-64.6031857772,	
+    56.1240652498,	-10.8517181129,	-3.7575141784,	42.9554134355,	32.9784965739,	-25.0327158003,	-147.2361479829,	-122.4898965848,	
+    -64.6526214445,	57.1527521244,	25.3983254376,	-74.5887309421,	105.2278400890,	118.4451948788,	-10.9195498541,	-45.2849091353,	
+    79.1200975888,	-60.8806018590,	-12.2957628012,	-10.2289743666,	77.2465842566,	-19.1618580885,	-50.3947630673,	130.5843172047,	
+    20.1829697245,	-24.4247513916,	71.3800655588,	-30.9467657000,	1.5373397590,	53.9054414421,	-87.7905799212,	58.1774557931,	
+    -154.0660955458,	119.2331706772,	7.0800339615,	-83.0564977313,	-99.0630549412,	64.4241699198,	27.5103964537,	36.9348345670,	
+    -10.4954521840,	-23.2759360131,	-167.1583158447,	-50.1929188975,	-17.1065117999,	-86.3978192131,	8.3733101608,	-19.6093068970,	
+    37.0486109491,	45.4922144870,	176.0647013511,	-14.1950922727,	16.7968812286,	-84.3138225875,	-53.2207464331,	-14.8171496969,	
+    65.2824157581,	93.3387940939,	-46.2740703075,	92.8129768305,	-57.1890439907,	27.2969064938,	-67.1547095718,	132.0520323271,	
+    -80.7686358272,	31.4140691769,	-52.8148627904,	-54.8739580131,	-149.8514804755,	56.0153122854,	-71.3742949563,	36.6095599948,	
+    42.3294500451,	1.2055515804,	-109.4906983981,	-71.9482696076,	-21.4390953534,	98.8949510272,	74.3069855376,	-35.1569830360,	
+    -34.9626381657,	64.2761847423,	64.7596378221,	-28.4775450749,	20.1459803277,	-26.5247867780,	-32.4734659348,	-27.8310906478,	
+    50.7956581065,	36.0746451268,	22.7531905225,	-13.9681530928,	49.5451440618,	-13.8510794385,	19.4999565108,	56.8774616945,	
+    -11.9205397259,	-71.7174333027,	138.8034243907,	-37.8252215401,	-38.5743154556,	-22.5072374207,	12.6209402643,	69.3207345010,	
+    70.3534390616,	71.5844311614,	4.0715727994,	25.4390606947,	-51.0777668722,	138.3617611366,	-34.2478029347,	-58.8492260984,	
+    -108.6623124843,	58.3034938571,	-36.9304647333,	116.5902412201,	-24.4020501110,	-74.7544840602,	67.7889120207,	-9.1455389450,	
+    -46.4456521441,	83.2551857934,	-113.9346066504,	46.2851467498,	-17.4102217179,	41.6989724702,	-23.8829078702,	76.1395799790,	
+    -27.1608730178,	-133.8787483532,	-59.9242635982,	120.5266415560,	124.9797395465,	35.5722660007,	-20.2412573812,	20.5492611902,	
+    -111.8745990845,	41.7389321101,	44.5758622786,	54.2189628306,	-44.4745944890,	-75.9761098966,	104.0472151578,	113.7219003284,	
+    33.0330354214,	-6.0923562541,	-14.8744671800,	62.5024055272,	3.7922184446,	1.1256712478,	-30.2126827228,	-83.4988699637,	
+    -103.7060854897,	-65.4982917403,	30.8897494352,	66.1124672663,	65.0983461952,	-52.5486436649,	-4.5556524541,	-26.5924272500,	
+    -94.1546367179,	-0.3559369287,	-45.0649519841,	-68.1274094478,	-7.0521865275,	-5.6612786174,	-12.5790011432,	51.2524661231,	
+    -3.6515125298,	92.9598974936,	-21.0468658542,	-40.8243392179,	-7.4342227950,	11.1119231703,	37.3371820746,	21.3179018153,	
+    50.2932980480,	-24.1611515405,	-41.7851721122,	-24.8691439055,	-28.3180388219,	121.1894536511,	15.7968116384,	17.9498027226,	
+    -55.3386005430,	-80.6689826830,	31.9394747713,	-28.1978017432,	-1.5538441529,	-4.0360096323,	73.9611531119,	17.7253526010,	
+    -24.8578563772,	18.4583438017,	75.2580204243,	-13.6139802015,	24.6918362443,	-63.0552815767,	-4.0312608443,	-14.8879121339,	
+    -2.8237511683,	-81.5024576341,	-4.2344562157,	107.1587476255,	-131.2910041645,	-25.6467586377,	0.4733397655,	62.8634326464,	
+    63.1852609425,	16.5913941858,	-96.6896044528,	81.2969911064,	18.2956425408,	-81.6677471269,	-39.2708721333,	-34.3080597347,	
+    22.5610412882,	57.2574226391,	77.9308780964,	-39.9342842346,	58.5581960994,	-5.7939281526,	104.9927182940,	-99.3837066580,	
+    25.9917768621,	-32.1605915683,	-30.4589523848,	64.8295771021,	-28.2183758982,	-37.9771330859,	-178.0772548046,	84.2925125233,	
+    45.4981954662,	49.2815212900,	-45.1224250038,	-5.9322404186,	-6.1309915876,	76.9070873365,	-11.5475730308,	18.2569564924,	
+    -124.4953563688,	53.8646820493,	-40.0231506068,	-74.3908746450,	-63.2011642999,	-18.9826189881,	69.7917580387,	-34.8403308318,	
+    -36.4625632706,	17.1934091336,	-20.8063613141,	-1.9067935434,	5.2259139474,	60.8368210348,	81.3087550974,	-42.6679999668,	
+    -95.5963552311,	-115.2609753741,	11.1809831183,	-48.3640194531,	75.1073797772,	30.8228127170,	-15.0904157375,	11.0538529673,	
+    107.4505154927,	-66.3486660110,	-32.0311111189,	38.4346222125,	8.9422998706,	-57.6098106212,	15.9132097612,	-132.1845158340,	
+    36.1916704283,	-10.5055186124,	-87.5658217149,	107.8931306399,	96.0334082800,	53.7264664477,	-72.0623965686,	-1.9038197721,	
+    26.1152808779,	119.6235796272,	48.3325601149,	117.6457486801,	28.0275495741,	-11.7030018715,	52.9236279862,	100.1176831736,	
+    -83.2423151898,	7.5280868233,	-15.3686195277,	-5.3432329923,	-27.9181052724,	-64.4492860287,	129.7502751613,	-82.3246020383,	
+    37.3256155504,	34.7298938660,	-57.0561320806,	-44.9581455455,	93.3481469867,	-54.3803550243,	26.4501204966,	18.8116878139,	
+    -74.4902220818,	15.4659232518,	-49.1948332727,	34.0006040345,	56.7177639954,	-28.8367897421,	83.8692564278,	35.6745892475,	
+    -45.7509262432,	30.3970223242,	106.1786129556,	-35.7843870107,	7.1339227808,	13.0894885560,	56.4666438735,	-23.8687514544,	
+    -111.5694112759,	-58.7858061292,	-61.2783887765,	44.1738302093,	54.7407844064,	14.3538652267,	108.5956394164,	-22.3846808158,	
+    2.5449431771,	70.3512724427,	29.5403015688,	-0.7212818796,	143.3497258886,	-17.2553350633,	-99.7681623907,	42.6913312311,	
+    35.7338157369,	-54.6728371746,	-38.0299088541,	10.1471440532,	-124.7095236710,	-190.8743243033,	139.7543496645,	-42.2528776639,	
+    39.0975372290,	27.8686903911,	22.7337255980,	42.7990612235,	-41.6771094483,	-23.0843729437,	49.7020046877,	11.0018909876,	
+    -16.5079644797,	-158.2821637063,	42.1950179525,	-30.4282660128,	67.9797563487,	-53.8121334664,	52.8306609341,	-5.2861803454,	
+    59.3808475761,	158.1836295178,	-26.8953096767,	78.8646320997,	-113.9365510474,	-37.1949934282,	53.6970193167,	-9.6523467804,	
+    7.7358952669,	-74.6220593088,	107.4394203873,	17.2364088475,	-36.5357935724,	-23.9301386540,	17.8174243490,	14.1204969615,	
+    -8.2599377000,	4.2743586584,	-46.4363395746,	-63.5670279031,	9.6872641411,	21.0630349930,	108.9834586896,	-124.7597975398,	
+    29.4251821664,	23.8313097730,	-40.8359610210,	91.9520219869,	95.7936525792,	-109.5783337883,	-60.1100153384,	-19.9591228893,	
+};
+
+/*--------------------------------------------------------------------------------*/
+/* FFT Lengths */
+/*--------------------------------------------------------------------------------*/
+
+/* 
+  To change test parameter values add/remove values inside CURLY and update 
+  the preceeding parameter to reflect the number of values inside CURLY. 
+*/
+
+ARR_DESC_DEFINE(uint16_t,
+                transform_radix2_fftlens,
+                7,
+                CURLY(
+                      16, 32, 64, 128, 256,
+                      512, 1024/*, 2048 , 4096 */));
+
+ARR_DESC_DEFINE(uint16_t,
+                transform_radix4_fftlens,
+                4,
+                CURLY(
+                      16, 64, 256, 1024/* , 4096 */));
+
+ARR_DESC_DEFINE(uint16_t,
+                transform_rfft_fftlens,
+                6,
+                CURLY(
+                      32, 64, 128, 256,
+                      512, 1024/*, 2048 , 4096, 8192*/));
+                    
+ARR_DESC_DEFINE(uint16_t,
+                transform_dct_fftlens,
+                3,
+                CURLY(
+                      128, 512, 2048/*, 8192*/));
+
+ARR_DESC_DEFINE(uint16_t,
+                transform_rfft_fast_fftlens,
+                7,
+                CURLY(
+                      32, 64, 128, 256,
+                      512, 1024, 2048));
+
+/*--------------------------------------------------------------------------------*/
+/* CFFT_F32 Structs */
+/*--------------------------------------------------------------------------------*/
+
+/* Uses radix2 lengths */
+ARR_DESC_DEFINE(const arm_cfft_instance_f32 *,
+                transform_cfft_f32_structs,
+                5,
+                CURLY(
+                    &arm_cfft_sR_f32_len16,
+                    &arm_cfft_sR_f32_len32,
+                    &arm_cfft_sR_f32_len64,
+                    &arm_cfft_sR_f32_len128,
+                    &arm_cfft_sR_f32_len256/*,
+                       &arm_cfft_sR_f32_len512, */
+                    /* &arm_cfft_sR_f32_len1024, */
+                    /* &arm_cfft_sR_f32_len2048, */
+                    /* &arm_cfft_sR_f32_len4096 */
+                    ));
+
+/*--------------------------------------------------------------------------------*/
+/* CFFT_Q31 Structs */
+/*--------------------------------------------------------------------------------*/
+
+/* Uses radix2 lengths */
+ARR_DESC_DEFINE(const arm_cfft_instance_q31 *,
+                transform_cfft_q31_structs,
+                5,
+                CURLY(
+                    &arm_cfft_sR_q31_len16,
+                    &arm_cfft_sR_q31_len32,
+                    &arm_cfft_sR_q31_len64,
+                    &arm_cfft_sR_q31_len128,
+                    &arm_cfft_sR_q31_len256/*,
+                       &arm_cfft_sR_q31_len512, */
+                    /* &arm_cfft_sR_q31_len1024, */
+                    /* &arm_cfft_sR_q31_len2048, */
+                    /* &arm_cfft_sR_q31_len4096 */
+                    ));
+
+/*--------------------------------------------------------------------------------*/
+/* CFFT_q15 Structs */
+/*--------------------------------------------------------------------------------*/
+
+/* Uses radix2 lengths */
+ARR_DESC_DEFINE(const arm_cfft_instance_q15 *,
+                transform_cfft_q15_structs,
+                5,
+                CURLY(
+                    &arm_cfft_sR_q15_len16,
+                    &arm_cfft_sR_q15_len32,
+                    &arm_cfft_sR_q15_len64,
+                    &arm_cfft_sR_q15_len128,
+                    &arm_cfft_sR_q15_len256/*,
+                       &arm_cfft_sR_q15_len512, */
+                    /* &arm_cfft_sR_q15_len1024, */
+                    /* &arm_cfft_sR_q15_len2048, */
+                    /* &arm_cfft_sR_q15_len4096 */
+                    ));
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/ARMv8MBLl_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/ARMv8MBLl_config.txt
new file mode 100644
index 0000000..d9cb90a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/ARMv8MBLl_config.txt
@@ -0,0 +1,11 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+cpu0.semihosting-enable=0                             # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+cpu0.min_sync_level=0x3                               # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+cpu0.cpi_mul=0x1                                      # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.cpi_div=0x1                                      # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.SECEXT=0                                         # (bool  , init-time) default = '1'      : Whether the ARMv8-M Security Extensions are included
+idau.NUM_IDAU_REGION=0x0                              # (int   , init-time) default = '0xA'    : 
+fvp_mps2.DISABLE_GATING=1                             # (bool  , init-time) default = '0'      : Disable Memory gating logic
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/ARMv8MMLl_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/ARMv8MMLl_config.txt
new file mode 100644
index 0000000..9c3cfc2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/ARMv8MMLl_config.txt
@@ -0,0 +1,13 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+cpu0.FPU=0                                            # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+cpu0.DSP=0                                            # (bool  , init-time) default = '1'      : Set whether the model has the DSP extension
+cpu0.semihosting-enable=0                             # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+cpu0.min_sync_level=0x3                               # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+cpu0.cpi_mul=0x1                                      # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.cpi_div=0x1                                      # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.SECEXT=0                                         # (bool  , init-time) default = '1'      : Whether the ARMv8-M Security Extensions are included
+idau.NUM_IDAU_REGION=0x0                              # (int   , init-time) default = '0xA'    : 
+fvp_mps2.DISABLE_GATING=1                             # (bool  , init-time) default = '0'      : Disable Memory gating logic
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/ARMv8MMLld_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/ARMv8MMLld_config.txt
new file mode 100644
index 0000000..011260a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/ARMv8MMLld_config.txt
@@ -0,0 +1,13 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+cpu0.FPU=0                                            # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+cpu0.DSP=1                                            # (bool  , init-time) default = '1'      : Set whether the model has the DSP extension
+cpu0.semihosting-enable=0                             # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+cpu0.min_sync_level=0x3                               # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+cpu0.cpi_mul=0x1                                      # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.cpi_div=0x1                                      # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.SECEXT=0                                         # (bool  , init-time) default = '1'      : Whether the ARMv8-M Security Extensions are included
+idau.NUM_IDAU_REGION=0x0                              # (int   , init-time) default = '0xA'    : 
+fvp_mps2.DISABLE_GATING=1                             # (bool  , init-time) default = '0'      : Disable Memory gating logic
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/ARMv8MMLldfsp_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/ARMv8MMLldfsp_config.txt
new file mode 100644
index 0000000..2a0a82a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/ARMv8MMLldfsp_config.txt
@@ -0,0 +1,13 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+cpu0.FPU=1                                            # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+cpu0.DSP=1                                            # (bool  , init-time) default = '1'      : Set whether the model has the DSP extension
+cpu0.semihosting-enable=0                             # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+cpu0.min_sync_level=0x3                               # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+cpu0.cpi_mul=0x1                                      # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.cpi_div=0x1                                      # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.SECEXT=0                                         # (bool  , init-time) default = '1'      : Whether the ARMv8-M Security Extensions are included
+idau.NUM_IDAU_REGION=0x0                              # (int   , init-time) default = '0xA'    : 
+fvp_mps2.DISABLE_GATING=1                             # (bool  , init-time) default = '0'      : Disable Memory gating logic
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/ARMv8MMLlfsp_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/ARMv8MMLlfsp_config.txt
new file mode 100644
index 0000000..4140d9b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/ARMv8MMLlfsp_config.txt
@@ -0,0 +1,13 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+cpu0.FPU=1                                            # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+cpu0.DSP=0                                            # (bool  , init-time) default = '1'      : Set whether the model has the DSP extension
+cpu0.semihosting-enable=0                             # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+cpu0.min_sync_level=0x3                               # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+cpu0.cpi_mul=0x1                                      # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.cpi_div=0x1                                      # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.SECEXT=0                                         # (bool  , init-time) default = '1'      : Whether the ARMv8-M Security Extensions are included
+idau.NUM_IDAU_REGION=0x0                              # (int   , init-time) default = '0xA'    : 
+fvp_mps2.DISABLE_GATING=1                             # (bool  , init-time) default = '0'      : Disable Memory gating logic
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM0l_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM0l_config.txt
new file mode 100644
index 0000000..8e33c76
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM0l_config.txt
@@ -0,0 +1,8 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+armcortexm0ct.semihosting-enable=0                    # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+armcortexm0ct.min_sync_level=0x3                      # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+armcortexm0ct.cpi_mul=0x1                             # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+armcortexm0ct.cpi_div=0x1                             # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM3l_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM3l_config.txt
new file mode 100644
index 0000000..2caf254
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM3l_config.txt
@@ -0,0 +1,8 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+armcortexm3ct.semihosting-enable=0                    # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+armcortexm3ct.min_sync_level=0x3                      # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+armcortexm3ct.cpi_mul=0x1                             # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+armcortexm3ct.cpi_div=0x1                             # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM4l_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM4l_config.txt
new file mode 100644
index 0000000..1c9fece
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM4l_config.txt
@@ -0,0 +1,9 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+armcortexm4ct.vfp-present=0                           # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+armcortexm4ct.semihosting-enable=0                    # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+armcortexm4ct.min_sync_level=0x3                      # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+armcortexm4ct.cpi_mul=0x1                             # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+armcortexm4ct.cpi_div=0x1                             # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM4lf_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM4lf_config.txt
new file mode 100644
index 0000000..eb832ed
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM4lf_config.txt
@@ -0,0 +1,9 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+armcortexm4ct.vfp-present=1                           # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+armcortexm4ct.semihosting-enable=0                    # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+armcortexm4ct.min_sync_level=0x3                      # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+armcortexm4ct.cpi_mul=0x1                             # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+armcortexm4ct.cpi_div=0x1                             # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM7l_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM7l_config.txt
new file mode 100644
index 0000000..4e591c9
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM7l_config.txt
@@ -0,0 +1,9 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+armcortexm7ct.vfp-present=0                           # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+armcortexm7ct.semihosting-enable=0                    # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+armcortexm7ct.min_sync_level=0x3                      # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+armcortexm7ct.cpi_mul=0x1                             # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+armcortexm7ct.cpi_div=0x1                             # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM7lfdp_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM7lfdp_config.txt
new file mode 100644
index 0000000..1888d60
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM7lfdp_config.txt
@@ -0,0 +1,9 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+armcortexm7ct.vfp-present=1                           # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+armcortexm7ct.semihosting-enable=0                    # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+armcortexm7ct.min_sync_level=0x3                      # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+armcortexm7ct.cpi_mul=0x1                             # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+armcortexm7ct.cpi_div=0x1                             # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM7lfsp_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM7lfsp_config.txt
new file mode 100644
index 0000000..1888d60
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP/cortexM7lfsp_config.txt
@@ -0,0 +1,9 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+armcortexm7ct.vfp-present=1                           # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+armcortexm7ct.semihosting-enable=0                    # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+armcortexm7ct.min_sync_level=0x3                      # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+armcortexm7ct.cpi_mul=0x1                             # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+armcortexm7ct.cpi_div=0x1                             # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/CMSIS/RTX_Config.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/CMSIS/RTX_Config.c
new file mode 100644
index 0000000..da85ffe
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/CMSIS/RTX_Config.c
@@ -0,0 +1,63 @@
+/*
+ * Copyright (c) 2013-2017 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ *
+ * -----------------------------------------------------------------------------
+ *
+ * $Revision:   V5.1.0
+ *
+ * Project:     CMSIS-RTOS RTX
+ * Title:       RTX Configuration
+ *
+ * -----------------------------------------------------------------------------
+ */
+ 
+#include "cmsis_compiler.h"
+#include "rtx_os.h"
+ 
+// OS Idle Thread
+__WEAK __NO_RETURN void osRtxIdleThread (void *argument) {
+  (void)argument;
+
+  for (;;) {}
+}
+ 
+// OS Error Callback function
+__WEAK uint32_t osRtxErrorNotify (uint32_t code, void *object_id) {
+  (void)object_id;
+
+  switch (code) {
+    case osRtxErrorStackUnderflow:
+      // Stack underflow detected for thread (thread_id=object_id)
+      break;
+    case osRtxErrorISRQueueOverflow:
+      // ISR Queue overflow detected when inserting object (object_id)
+      break;
+    case osRtxErrorTimerQueueOverflow:
+      // User Timer Callback Queue overflow detected for timer (timer_id=object_id)
+      break;
+    case osRtxErrorClibSpace:
+      // Standard C/C++ library libspace not available: increase OS_THREAD_LIBSPACE_NUM
+      break;
+    case osRtxErrorClibMutex:
+      // Standard C/C++ library mutex initialization failed
+      break;
+    default:
+      break;
+  }
+  for (;;) {}
+return 0U;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/CMSIS/RTX_Config.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/CMSIS/RTX_Config.h
new file mode 100644
index 0000000..f567411
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/CMSIS/RTX_Config.h
@@ -0,0 +1,578 @@
+/*
+ * Copyright (c) 2013-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ *
+ * -----------------------------------------------------------------------------
+ *
+ * $Revision:   V5.5.0
+ *
+ * Project:     CMSIS-RTOS RTX
+ * Title:       RTX Configuration definitions
+ *
+ * -----------------------------------------------------------------------------
+ */
+ 
+#ifndef RTX_CONFIG_H_
+#define RTX_CONFIG_H_
+ 
+#ifdef   _RTE_
+#include "RTE_Components.h"
+#ifdef    RTE_RTX_CONFIG_H
+#include  RTE_RTX_CONFIG_H
+#endif
+#endif
+ 
+//-------- <<< Use Configuration Wizard in Context Menu >>> --------------------
+ 
+// <h>System Configuration
+// =======================
+ 
+//   <o>Global Dynamic Memory size [bytes] <0-1073741824:8>
+//   <i> Defines the combined global dynamic memory size.
+//   <i> Default: 4096
+#ifndef OS_DYNAMIC_MEM_SIZE
+#define OS_DYNAMIC_MEM_SIZE         4096
+#endif
+ 
+//   <o>Kernel Tick Frequency [Hz] <1-1000000>
+//   <i> Defines base time unit for delays and timeouts.
+//   <i> Default: 1000 (1ms tick)
+#ifndef OS_TICK_FREQ
+#define OS_TICK_FREQ                1000
+#endif
+ 
+//   <e>Round-Robin Thread switching
+//   <i> Enables Round-Robin Thread switching.
+#ifndef OS_ROBIN_ENABLE
+#define OS_ROBIN_ENABLE             1
+#endif
+ 
+//     <o>Round-Robin Timeout <1-1000>
+//     <i> Defines how many ticks a thread will execute before a thread switch.
+//     <i> Default: 5
+#ifndef OS_ROBIN_TIMEOUT
+#define OS_ROBIN_TIMEOUT            5
+#endif
+ 
+//   </e>
+ 
+//   <o>ISR FIFO Queue 
+//      <4=>  4 entries    <8=>   8 entries   <12=>  12 entries   <16=>  16 entries
+//     <24=> 24 entries   <32=>  32 entries   <48=>  48 entries   <64=>  64 entries
+//     <96=> 96 entries  <128=> 128 entries  <196=> 196 entries  <256=> 256 entries
+//   <i> RTOS Functions called from ISR store requests to this buffer.
+//   <i> Default: 16 entries
+#ifndef OS_ISR_FIFO_QUEUE
+#define OS_ISR_FIFO_QUEUE           16
+#endif
+ 
+//   <q>Object Memory usage counters
+//   <i> Enables object memory usage counters (requires RTX source variant).
+#ifndef OS_OBJ_MEM_USAGE
+#define OS_OBJ_MEM_USAGE            0
+#endif
+ 
+// </h>
+ 
+// <h>Thread Configuration
+// =======================
+ 
+//   <e>Object specific Memory allocation
+//   <i> Enables object specific memory allocation.
+#ifndef OS_THREAD_OBJ_MEM
+#define OS_THREAD_OBJ_MEM           0
+#endif
+ 
+//     <o>Number of user Threads <1-1000>
+//     <i> Defines maximum number of user threads that can be active at the same time.
+//     <i> Applies to user threads with system provided memory for control blocks.
+#ifndef OS_THREAD_NUM
+#define OS_THREAD_NUM               1
+#endif
+ 
+//     <o>Number of user Threads with default Stack size <0-1000>
+//     <i> Defines maximum number of user threads with default stack size.
+//     <i> Applies to user threads with zero stack size specified.
+#ifndef OS_THREAD_DEF_STACK_NUM
+#define OS_THREAD_DEF_STACK_NUM     0
+#endif
+ 
+//     <o>Total Stack size [bytes] for user Threads with user-provided Stack size <0-1073741824:8>
+//     <i> Defines the combined stack size for user threads with user-provided stack size.
+//     <i> Applies to user threads with user-provided stack size and system provided memory for stack.
+//     <i> Default: 0
+#ifndef OS_THREAD_USER_STACK_SIZE
+#define OS_THREAD_USER_STACK_SIZE   0
+#endif
+ 
+//   </e>
+ 
+//   <o>Default Thread Stack size [bytes] <96-1073741824:8>
+//   <i> Defines stack size for threads with zero stack size specified.
+//   <i> Default: 256
+#ifndef OS_STACK_SIZE
+#define OS_STACK_SIZE               512
+#endif
+ 
+//   <o>Idle Thread Stack size [bytes] <72-1073741824:8>
+//   <i> Defines stack size for Idle thread.
+//   <i> Default: 256
+#ifndef OS_IDLE_THREAD_STACK_SIZE
+#define OS_IDLE_THREAD_STACK_SIZE   512
+#endif
+ 
+//   <o>Idle Thread TrustZone Module Identifier
+//   <i> Defines TrustZone Thread Context Management Identifier.
+//   <i> Applies only to cores with TrustZone technology.
+//   <i> Default: 0 (not used)
+#ifndef OS_IDLE_THREAD_TZ_MOD_ID
+#define OS_IDLE_THREAD_TZ_MOD_ID    0
+#endif
+ 
+//   <q>Stack overrun checking
+//   <i> Enables stack overrun check at thread switch.
+//   <i> Enabling this option increases slightly the execution time of a thread switch.
+#ifndef OS_STACK_CHECK
+#define OS_STACK_CHECK              1
+#endif
+ 
+//   <q>Stack usage watermark
+//   <i> Initializes thread stack with watermark pattern for analyzing stack usage.
+//   <i> Enabling this option increases significantly the execution time of thread creation.
+#ifndef OS_STACK_WATERMARK
+#define OS_STACK_WATERMARK          0
+#endif
+ 
+//   <o>Processor mode for Thread execution 
+//     <0=> Unprivileged mode 
+//     <1=> Privileged mode
+//   <i> Default: Privileged mode
+#ifndef OS_PRIVILEGE_MODE
+#define OS_PRIVILEGE_MODE           1
+#endif
+ 
+// </h>
+ 
+// <h>Timer Configuration
+// ======================
+ 
+//   <e>Object specific Memory allocation
+//   <i> Enables object specific memory allocation.
+#ifndef OS_TIMER_OBJ_MEM
+#define OS_TIMER_OBJ_MEM            0
+#endif
+ 
+//     <o>Number of Timer objects <1-1000>
+//     <i> Defines maximum number of objects that can be active at the same time.
+//     <i> Applies to objects with system provided memory for control blocks.
+#ifndef OS_TIMER_NUM
+#define OS_TIMER_NUM                1
+#endif
+ 
+//   </e>
+ 
+//   <o>Timer Thread Priority
+//      <8=> Low
+//     <16=> Below Normal  <24=> Normal  <32=> Above Normal
+//     <40=> High
+//     <48=> Realtime
+//   <i> Defines priority for timer thread
+//   <i> Default: High
+#ifndef OS_TIMER_THREAD_PRIO
+#define OS_TIMER_THREAD_PRIO        40
+#endif
+ 
+//   <o>Timer Thread Stack size [bytes] <0-1073741824:8>
+//   <i> Defines stack size for Timer thread.
+//   <i> May be set to 0 when timers are not used.
+//   <i> Default: 256
+#ifndef OS_TIMER_THREAD_STACK_SIZE
+#define OS_TIMER_THREAD_STACK_SIZE  256
+#endif
+ 
+//   <o>Timer Thread TrustZone Module Identifier
+//   <i> Defines TrustZone Thread Context Management Identifier.
+//   <i> Applies only to cores with TrustZone technology.
+//   <i> Default: 0 (not used)
+#ifndef OS_TIMER_THREAD_TZ_MOD_ID
+#define OS_TIMER_THREAD_TZ_MOD_ID   0
+#endif
+ 
+//   <o>Timer Callback Queue entries <0-256>
+//   <i> Number of concurrent active timer callback functions.
+//   <i> May be set to 0 when timers are not used.
+//   <i> Default: 4
+#ifndef OS_TIMER_CB_QUEUE
+#define OS_TIMER_CB_QUEUE           4
+#endif
+ 
+// </h>
+ 
+// <h>Event Flags Configuration
+// ============================
+ 
+//   <e>Object specific Memory allocation
+//   <i> Enables object specific memory allocation.
+#ifndef OS_EVFLAGS_OBJ_MEM
+#define OS_EVFLAGS_OBJ_MEM          0
+#endif
+ 
+//     <o>Number of Event Flags objects <1-1000>
+//     <i> Defines maximum number of objects that can be active at the same time.
+//     <i> Applies to objects with system provided memory for control blocks.
+#ifndef OS_EVFLAGS_NUM
+#define OS_EVFLAGS_NUM              1
+#endif
+ 
+//   </e>
+ 
+// </h>
+ 
+// <h>Mutex Configuration
+// ======================
+ 
+//   <e>Object specific Memory allocation
+//   <i> Enables object specific memory allocation.
+#ifndef OS_MUTEX_OBJ_MEM
+#define OS_MUTEX_OBJ_MEM            0
+#endif
+ 
+//     <o>Number of Mutex objects <1-1000>
+//     <i> Defines maximum number of objects that can be active at the same time.
+//     <i> Applies to objects with system provided memory for control blocks.
+#ifndef OS_MUTEX_NUM
+#define OS_MUTEX_NUM                1
+#endif
+ 
+//   </e>
+ 
+// </h>
+ 
+// <h>Semaphore Configuration
+// ==========================
+ 
+//   <e>Object specific Memory allocation
+//   <i> Enables object specific memory allocation.
+#ifndef OS_SEMAPHORE_OBJ_MEM
+#define OS_SEMAPHORE_OBJ_MEM        0
+#endif
+ 
+//     <o>Number of Semaphore objects <1-1000>
+//     <i> Defines maximum number of objects that can be active at the same time.
+//     <i> Applies to objects with system provided memory for control blocks.
+#ifndef OS_SEMAPHORE_NUM
+#define OS_SEMAPHORE_NUM            1
+#endif
+ 
+//   </e>
+ 
+// </h>
+ 
+// <h>Memory Pool Configuration
+// ============================
+ 
+//   <e>Object specific Memory allocation
+//   <i> Enables object specific memory allocation.
+#ifndef OS_MEMPOOL_OBJ_MEM
+#define OS_MEMPOOL_OBJ_MEM          0
+#endif
+ 
+//     <o>Number of Memory Pool objects <1-1000>
+//     <i> Defines maximum number of objects that can be active at the same time.
+//     <i> Applies to objects with system provided memory for control blocks.
+#ifndef OS_MEMPOOL_NUM
+#define OS_MEMPOOL_NUM              1
+#endif
+ 
+//     <o>Data Storage Memory size [bytes] <0-1073741824:8>
+//     <i> Defines the combined data storage memory size.
+//     <i> Applies to objects with system provided memory for data storage.
+//     <i> Default: 0
+#ifndef OS_MEMPOOL_DATA_SIZE
+#define OS_MEMPOOL_DATA_SIZE        0
+#endif
+ 
+//   </e>
+ 
+// </h>
+ 
+// <h>Message Queue Configuration
+// ==============================
+ 
+//   <e>Object specific Memory allocation
+//   <i> Enables object specific memory allocation.
+#ifndef OS_MSGQUEUE_OBJ_MEM
+#define OS_MSGQUEUE_OBJ_MEM         0
+#endif
+ 
+//     <o>Number of Message Queue objects <1-1000>
+//     <i> Defines maximum number of objects that can be active at the same time.
+//     <i> Applies to objects with system provided memory for control blocks.
+#ifndef OS_MSGQUEUE_NUM
+#define OS_MSGQUEUE_NUM             1
+#endif
+ 
+//     <o>Data Storage Memory size [bytes] <0-1073741824:8>
+//     <i> Defines the combined data storage memory size.
+//     <i> Applies to objects with system provided memory for data storage.
+//     <i> Default: 0
+#ifndef OS_MSGQUEUE_DATA_SIZE
+#define OS_MSGQUEUE_DATA_SIZE       0
+#endif
+ 
+//   </e>
+ 
+// </h>
+ 
+// <h>Event Recorder Configuration
+// ===============================
+ 
+//   <e>Global Initialization
+//   <i> Initialize Event Recorder during 'osKernelInitialize'.
+#ifndef OS_EVR_INIT
+#define OS_EVR_INIT                 0
+#endif
+ 
+//     <q>Start recording
+//     <i> Start event recording after initialization.
+#ifndef OS_EVR_START
+#define OS_EVR_START                1
+#endif
+ 
+//     <h>Global Event Filter Setup
+//     <i> Initial recording level applied to all components.
+//       <o.0>Error events
+//       <o.1>API function call events
+//       <o.2>Operation events
+//       <o.3>Detailed operation events
+//     </h>
+#ifndef OS_EVR_LEVEL
+#define OS_EVR_LEVEL                0x00U
+#endif
+ 
+//     <h>RTOS Event Filter Setup
+//     <i> Recording levels for RTX components.
+//     <i> Only applicable if events for the respective component are generated.
+ 
+//       <h>Memory Management
+//       <i> Recording level for Memory Management events.
+//         <o.0>Error events
+//         <o.1>API function call events
+//         <o.2>Operation events
+//         <o.3>Detailed operation events
+//       </h>
+#ifndef OS_EVR_MEMORY_LEVEL 
+#define OS_EVR_MEMORY_LEVEL         0x01U
+#endif
+ 
+//       <h>Kernel
+//       <i> Recording level for Kernel events.
+//         <o.0>Error events
+//         <o.1>API function call events
+//         <o.2>Operation events
+//         <o.3>Detailed operation events
+//       </h>
+#ifndef OS_EVR_KERNEL_LEVEL 
+#define OS_EVR_KERNEL_LEVEL         0x01U
+#endif
+ 
+//       <h>Thread
+//       <i> Recording level for Thread events.
+//         <o.0>Error events
+//         <o.1>API function call events
+//         <o.2>Operation events
+//         <o.3>Detailed operation events
+//       </h>
+#ifndef OS_EVR_THREAD_LEVEL 
+#define OS_EVR_THREAD_LEVEL         0x05U
+#endif
+ 
+//       <h>Generic Wait
+//       <i> Recording level for Generic Wait events.
+//         <o.0>Error events
+//         <o.1>API function call events
+//         <o.2>Operation events
+//         <o.3>Detailed operation events
+//       </h>
+#ifndef OS_EVR_WAIT_LEVEL 
+#define OS_EVR_WAIT_LEVEL           0x01U
+#endif
+ 
+//       <h>Thread Flags
+//       <i> Recording level for Thread Flags events.
+//         <o.0>Error events
+//         <o.1>API function call events
+//         <o.2>Operation events
+//         <o.3>Detailed operation events
+//       </h>
+#ifndef OS_EVR_THFLAGS_LEVEL 
+#define OS_EVR_THFLAGS_LEVEL        0x01U
+#endif
+ 
+//       <h>Event Flags
+//       <i> Recording level for Event Flags events.
+//         <o.0>Error events
+//         <o.1>API function call events
+//         <o.2>Operation events
+//         <o.3>Detailed operation events
+//       </h>
+#ifndef OS_EVR_EVFLAGS_LEVEL 
+#define OS_EVR_EVFLAGS_LEVEL        0x01U
+#endif
+ 
+//       <h>Timer
+//       <i> Recording level for Timer events.
+//         <o.0>Error events
+//         <o.1>API function call events
+//         <o.2>Operation events
+//         <o.3>Detailed operation events
+//       </h>
+#ifndef OS_EVR_TIMER_LEVEL 
+#define OS_EVR_TIMER_LEVEL          0x01U
+#endif
+ 
+//       <h>Mutex
+//       <i> Recording level for Mutex events.
+//         <o.0>Error events
+//         <o.1>API function call events
+//         <o.2>Operation events
+//         <o.3>Detailed operation events
+//       </h>
+#ifndef OS_EVR_MUTEX_LEVEL 
+#define OS_EVR_MUTEX_LEVEL          0x01U
+#endif
+ 
+//       <h>Semaphore
+//       <i> Recording level for Semaphore events.
+//         <o.0>Error events
+//         <o.1>API function call events
+//         <o.2>Operation events
+//         <o.3>Detailed operation events
+//       </h>
+#ifndef OS_EVR_SEMAPHORE_LEVEL 
+#define OS_EVR_SEMAPHORE_LEVEL      0x01U
+#endif
+ 
+//       <h>Memory Pool
+//       <i> Recording level for Memory Pool events.
+//         <o.0>Error events
+//         <o.1>API function call events
+//         <o.2>Operation events
+//         <o.3>Detailed operation events
+//       </h>
+#ifndef OS_EVR_MEMPOOL_LEVEL 
+#define OS_EVR_MEMPOOL_LEVEL        0x01U
+#endif
+ 
+//       <h>Message Queue
+//       <i> Recording level for Message Queue events.
+//         <o.0>Error events
+//         <o.1>API function call events
+//         <o.2>Operation events
+//         <o.3>Detailed operation events
+//       </h>
+#ifndef OS_EVR_MSGQUEUE_LEVEL 
+#define OS_EVR_MSGQUEUE_LEVEL       0x01U
+#endif
+ 
+//     </h>
+ 
+//   </e>
+ 
+//   <h>RTOS Event Generation
+//   <i> Enables event generation for RTX components (requires RTX source variant).
+ 
+//     <q>Memory Management
+//     <i> Enables Memory Management event generation.
+#ifndef OS_EVR_MEMORY
+#define OS_EVR_MEMORY               1
+#endif
+ 
+//     <q>Kernel
+//     <i> Enables Kernel event generation.
+#ifndef OS_EVR_KERNEL
+#define OS_EVR_KERNEL               1
+#endif
+ 
+//     <q>Thread
+//     <i> Enables Thread event generation.
+#ifndef OS_EVR_THREAD
+#define OS_EVR_THREAD               1
+#endif
+ 
+//     <q>Generic Wait
+//     <i> Enables Generic Wait event generation.
+#ifndef OS_EVR_WAIT
+#define OS_EVR_WAIT                 1
+#endif
+ 
+//     <q>Thread Flags
+//     <i> Enables Thread Flags event generation.
+#ifndef OS_EVR_THFLAGS
+#define OS_EVR_THFLAGS              1
+#endif
+ 
+//     <q>Event Flags
+//     <i> Enables Event Flags event generation.
+#ifndef OS_EVR_EVFLAGS
+#define OS_EVR_EVFLAGS              1
+#endif
+ 
+//     <q>Timer
+//     <i> Enables Timer event generation.
+#ifndef OS_EVR_TIMER
+#define OS_EVR_TIMER                1
+#endif
+ 
+//     <q>Mutex
+//     <i> Enables Mutex event generation.
+#ifndef OS_EVR_MUTEX
+#define OS_EVR_MUTEX                1
+#endif
+ 
+//     <q>Semaphore
+//     <i> Enables Semaphore event generation.
+#ifndef OS_EVR_SEMAPHORE
+#define OS_EVR_SEMAPHORE            1
+#endif
+ 
+//     <q>Memory Pool
+//     <i> Enables Memory Pool event generation.
+#ifndef OS_EVR_MEMPOOL
+#define OS_EVR_MEMPOOL              1
+#endif
+ 
+//     <q>Message Queue
+//     <i> Enables Message Queue event generation.
+#ifndef OS_EVR_MSGQUEUE
+#define OS_EVR_MSGQUEUE             1
+#endif
+ 
+//   </h>
+ 
+// </h>
+ 
+// Number of Threads which use standard C/C++ library libspace
+// (when thread specific memory allocation is not used).
+#if (OS_THREAD_OBJ_MEM == 0)
+#define OS_THREAD_LIBSPACE_NUM      4
+#else
+#define OS_THREAD_LIBSPACE_NUM      OS_THREAD_NUM
+#endif
+ 
+//------------- <<< end of configuration section >>> ---------------------------
+ 
+#endif  // RTX_CONFIG_H_
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/CMSIS/handlers.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/CMSIS/handlers.c
new file mode 100644
index 0000000..6afdccc
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/CMSIS/handlers.c
@@ -0,0 +1,153 @@
+/*
+ * Copyright (c) 2013-2017 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ *
+ * -----------------------------------------------------------------------------
+ *
+ * Project:     CMSIS-RTOS RTX
+ * Title:       Exception handlers (C functions)
+ *
+ * -----------------------------------------------------------------------------
+ */
+#include "RTE_Components.h"
+#include CMSIS_device_header
+
+
+//Fault Status Register (IFSR/DFSR) definitions
+#define FSR_ALIGNMENT_FAULT                  0x01   //DFSR only. Fault on first lookup
+#define FSR_INSTRUCTION_CACHE_MAINTENANCE    0x04   //DFSR only - async/external
+#define FSR_SYNC_EXT_TTB_WALK_FIRST          0x0c   //sync/external
+#define FSR_SYNC_EXT_TTB_WALK_SECOND         0x0e   //sync/external
+#define FSR_SYNC_PARITY_TTB_WALK_FIRST       0x1c   //sync/external
+#define FSR_SYNC_PARITY_TTB_WALK_SECOND      0x1e   //sync/external
+#define FSR_TRANSLATION_FAULT_FIRST          0x05   //MMU Fault - internal
+#define FSR_TRANSLATION_FAULT_SECOND         0x07   //MMU Fault - internal
+#define FSR_ACCESS_FLAG_FAULT_FIRST          0x03   //MMU Fault - internal
+#define FSR_ACCESS_FLAG_FAULT_SECOND         0x06   //MMU Fault - internal
+#define FSR_DOMAIN_FAULT_FIRST               0x09   //MMU Fault - internal
+#define FSR_DOMAIN_FAULT_SECOND              0x0b   //MMU Fault - internal
+#define FSR_PERMISSION_FAULT_FIRST           0x0f   //MMU Fault - internal
+#define FSR_PERMISSION_FAULT_SECOND          0x0d   //MMU Fault - internal
+#define FSR_DEBUG_EVENT                      0x02   //internal
+#define FSR_SYNC_EXT_ABORT                   0x08   //sync/external
+#define FSR_TLB_CONFLICT_ABORT               0x10   //sync/external
+#define FSR_LOCKDOWN                         0x14   //internal
+#define FSR_COPROCESSOR_ABORT                0x1a   //internal
+#define FSR_SYNC_PARITY_ERROR                0x19   //sync/external
+#define FSR_ASYNC_EXTERNAL_ABORT             0x16   //DFSR only - async/external
+#define FSR_ASYNC_PARITY_ERROR               0x18   //DFSR only - async/external
+
+void CDAbtHandler(uint32_t DFSR, uint32_t DFAR, uint32_t LR) {
+    uint32_t FS = (DFSR & (1 << 10)) >> 6 | (DFSR & 0x0f); //Store Fault Status
+
+    switch(FS) {
+        //Synchronous parity errors - retry
+        case FSR_SYNC_PARITY_ERROR:
+        case FSR_SYNC_PARITY_TTB_WALK_FIRST:
+        case FSR_SYNC_PARITY_TTB_WALK_SECOND:
+            return;
+
+        //Your code here. Value in DFAR is invalid for some fault statuses.
+        case FSR_ALIGNMENT_FAULT:
+        case FSR_INSTRUCTION_CACHE_MAINTENANCE:
+        case FSR_SYNC_EXT_TTB_WALK_FIRST:
+        case FSR_SYNC_EXT_TTB_WALK_SECOND:
+        case FSR_TRANSLATION_FAULT_FIRST:
+        case FSR_TRANSLATION_FAULT_SECOND:
+        case FSR_ACCESS_FLAG_FAULT_FIRST:
+        case FSR_ACCESS_FLAG_FAULT_SECOND:
+        case FSR_DOMAIN_FAULT_FIRST:
+        case FSR_DOMAIN_FAULT_SECOND:
+        case FSR_PERMISSION_FAULT_FIRST:
+        case FSR_PERMISSION_FAULT_SECOND:
+        case FSR_DEBUG_EVENT:
+        case FSR_SYNC_EXT_ABORT:
+        case FSR_TLB_CONFLICT_ABORT:
+        case FSR_LOCKDOWN:
+        case FSR_COPROCESSOR_ABORT:
+        case FSR_ASYNC_EXTERNAL_ABORT: //DFAR invalid
+        case FSR_ASYNC_PARITY_ERROR:   //DFAR invalid
+        default:
+            while(1);
+    }
+}
+
+void CPAbtHandler(uint32_t IFSR, uint32_t IFAR, uint32_t LR) {
+    uint32_t FS = (IFSR & (1 << 10)) >> 6 | (IFSR & 0x0f); //Store Fault Status
+
+    switch(FS) {
+        //Synchronous parity errors - retry
+        case FSR_SYNC_PARITY_ERROR:
+        case FSR_SYNC_PARITY_TTB_WALK_FIRST:
+        case FSR_SYNC_PARITY_TTB_WALK_SECOND:
+            return;
+
+        //Your code here. Value in IFAR is invalid for some fault statuses.
+        case FSR_SYNC_EXT_TTB_WALK_FIRST:
+        case FSR_SYNC_EXT_TTB_WALK_SECOND:
+        case FSR_TRANSLATION_FAULT_FIRST:
+        case FSR_TRANSLATION_FAULT_SECOND:
+        case FSR_ACCESS_FLAG_FAULT_FIRST:
+        case FSR_ACCESS_FLAG_FAULT_SECOND:
+        case FSR_DOMAIN_FAULT_FIRST:
+        case FSR_DOMAIN_FAULT_SECOND:
+        case FSR_PERMISSION_FAULT_FIRST:
+        case FSR_PERMISSION_FAULT_SECOND:
+        case FSR_DEBUG_EVENT: //IFAR invalid
+        case FSR_SYNC_EXT_ABORT:
+        case FSR_TLB_CONFLICT_ABORT:
+        case FSR_LOCKDOWN:
+        case FSR_COPROCESSOR_ABORT:
+        default:
+            while(1);
+    }
+}
+
+
+//returns amount to decrement lr by
+//this will be 0 when we have emulated the instruction and want to execute the next instruction
+//this will be 2 when we have performed some maintenance and want to retry the instruction in Thumb (state == 2)
+//this will be 4 when we have performed some maintenance and want to retry the instruction in ARM   (state == 4)
+uint32_t CUndefHandler(uint32_t opcode, uint32_t state, uint32_t LR) {
+    const int THUMB = 2;
+    const int ARM = 4;
+    //Lazy VFP/NEON initialisation and switching
+
+    // (ARM ARM section A7.5) VFP data processing instruction?
+    // (ARM ARM section A7.6) VFP/NEON register load/store instruction?
+    // (ARM ARM section A7.8) VFP/NEON register data transfer instruction?
+    // (ARM ARM section A7.9) VFP/NEON 64-bit register data transfer instruction?
+    if ((state == ARM   && ((opcode & 0x0C000000) >> 26 == 0x03)) ||
+        (state == THUMB && ((opcode & 0xEC000000) >> 26 == 0x3B))) {
+        if (((opcode & 0x00000E00) >> 9) == 5) {
+            __FPU_Enable();
+            return state;
+        }
+    }
+
+    // (ARM ARM section A7.4) NEON data processing instruction?
+    if ((state == ARM   && ((opcode & 0xFE000000) >> 24 == 0xF2)) ||
+        (state == THUMB && ((opcode & 0xEF000000) >> 24 == 0xEF)) ||
+    // (ARM ARM section A7.7) NEON load/store instruction?
+        (state == ARM   && ((opcode >> 24) == 0xF4)) ||
+        (state == THUMB && ((opcode >> 24) == 0xF9))) {
+            __FPU_Enable();
+            return state;
+    }
+
+    //Add code here for other Undef cases
+    while(1);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/Device/ARMCA5/mem_ARMCA5.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/Device/ARMCA5/mem_ARMCA5.h
new file mode 100644
index 0000000..04669d0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/Device/ARMCA5/mem_ARMCA5.h
@@ -0,0 +1,94 @@
+/**************************************************************************//**
+ * @file     mem_ARMCA5.h
+ * @brief    Memory base and size definitions (used in scatter file)
+ * @version  V1.00
+ * @date     10. January 2018
+ *
+ * @note
+ *
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __MEM_ARMCA5_H
+#define __MEM_ARMCA5_H
+
+/*----------------------------------------------------------------------------
+  User Stack & Heap size definition
+ *----------------------------------------------------------------------------*/
+/*
+//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+*/
+
+/*--------------------- ROM Configuration ------------------------------------
+//
+// <h> ROM Configuration
+//   <o0> ROM Base Address <0x0-0xFFFFFFFF:8>
+//   <o1> ROM Size (in Bytes) <0x0-0xFFFFFFFF:8>
+// </h>
+ *----------------------------------------------------------------------------*/
+#define __ROM_BASE       0x80000000
+#define __ROM_SIZE       0x00200000
+
+/*--------------------- RAM Configuration -----------------------------------
+// <h> RAM Configuration
+//   <o0> RAM Base Address    <0x0-0xFFFFFFFF:8>
+//   <o1> RAM Total Size (in Bytes) <0x0-0xFFFFFFFF:8>
+//   <o2> RW_DATA Size (in Bytes) <0x0-0xFFFFFFFF:8>
+//   <o3> ZI_DATA Size (in Bytes) <0x0-0xFFFFFFFF:8>
+//   <h> Stack / Heap Configuration
+//     <o4>  Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+//     <o5>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+//     <h> Exceptional Modes
+//       <o6> UND Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+//       <o7> ABT Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+//       <o8> SVC Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+//       <o9> IRQ Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+//       <o10> FIQ Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+//     </h>
+//   </h>
+// </h>
+ *----------------------------------------------------------------------------*/
+#define __RAM_BASE       0x80200000
+#define __RAM_SIZE       0x00200000
+
+#define __RW_DATA_SIZE   0x00100000
+#define __ZI_DATA_SIZE   0x000F0000
+
+#define __STACK_SIZE     0x00001000
+#define __HEAP_SIZE      0x00008000
+
+#define __UND_STACK_SIZE 0x00000100
+#define __ABT_STACK_SIZE 0x00000100
+#define __SVC_STACK_SIZE 0x00000100
+#define __IRQ_STACK_SIZE 0x00000100
+#define __FIQ_STACK_SIZE 0x00000100
+
+/*----------------------------------------------------------------------------*/
+
+/*--------------------- TTB Configuration ------------------------------------
+//
+// <h> TTB Configuration
+//   <o0> TTB Base Address <0x0-0xFFFFFFFF:8>
+//   <o1> TTB Size (in Bytes) <0x0-0xFFFFFFFF:8>
+// </h>
+ *----------------------------------------------------------------------------*/
+#define __TTB_BASE       0x80500000
+#define __TTB_SIZE       0x00004000
+
+#endif /* __MEM_ARMCA5_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/Device/ARMCA5/mmu_ARMCA5.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/Device/ARMCA5/mmu_ARMCA5.c
new file mode 100644
index 0000000..2aa1a8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/Device/ARMCA5/mmu_ARMCA5.c
@@ -0,0 +1,235 @@
+/**************************************************************************//**
+ * @file     mmu_ARMCA5.c
+ * @brief    MMU Configuration for ARM Cortex-A5 Device Series
+ * @version  V1.1.0
+ * @date     23. November 2018
+ *
+ * @note
+ *
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* Memory map description from: DUI0447G_v2m_p1_trm.pdf 4.2.2 ARM Cortex-A Series memory map
+
+                                                     Memory Type
+0xffffffff |--------------------------|             ------------
+           |       FLAG SYNC          |             Device Memory
+0xfffff000 |--------------------------|             ------------
+           |         Fault            |                Fault
+0xfff00000 |--------------------------|             ------------
+           |                          |                Normal
+           |                          |
+           |      Daughterboard       |
+           |         memory           |
+           |                          |
+0x80505000 |--------------------------|             ------------
+           |TTB (L2 Sync Flags   ) 4k |                Normal
+0x80504C00 |--------------------------|             ------------
+           |TTB (L2 Peripherals-B) 16k|                Normal
+0x80504800 |--------------------------|             ------------
+           |TTB (L2 Peripherals-A) 16k|                Normal
+0x80504400 |--------------------------|             ------------
+           |TTB (L2 Priv Periphs)  4k |                Normal
+0x80504000 |--------------------------|             ------------
+           |    TTB (L1 Descriptors)  |                Normal
+0x80500000 |--------------------------|             ------------
+           |           Heap           |                Normal
+           |--------------------------|             ------------
+           |          Stack           |                Normal
+0x80400000 |--------------------------|             ------------
+           |         ZI Data          |                Normal
+0x80300000 |--------------------------|             ------------
+           |         RW Data          |                Normal
+0x80200000 |--------------------------|             ------------
+           |         RO Data          |                Normal
+           |--------------------------|             ------------
+           |         RO Code          |              USH Normal
+0x80000000 |--------------------------|             ------------
+           |      Daughterboard       |                Fault
+           |      HSB AXI buses       |
+0x40000000 |--------------------------|             ------------
+           |      Daughterboard       |                Fault
+           |  test chips peripherals  |
+0x2c002000 |--------------------------|             ------------
+           |     Private Address      |            Device Memory
+0x2c000000 |--------------------------|             ------------
+           |      Daughterboard       |                Fault
+           |  test chips peripherals  |
+0x20000000 |--------------------------|             ------------
+           |       Peripherals        |           Device Memory RW/RO
+           |                          |              & Fault
+0x00000000 |--------------------------|
+*/
+
+// L1 Cache info and restrictions about architecture of the caches (CCSIR register):
+// Write-Through support *not* available
+// Write-Back support available.
+// Read allocation support available.
+// Write allocation support available.
+
+//Note: You should use the Shareable attribute carefully.
+//For cores without coherency logic (such as SCU) marking a region as shareable forces the processor to not cache that region regardless of the inner cache settings.
+//Cortex-A versions of RTX use LDREX/STREX instructions relying on Local monitors. Local monitors will be used only when the region gets cached, regions that are not cached will use the Global Monitor.
+//Some Cortex-A implementations do not include Global Monitors, so wrongly setting the attribute Shareable may cause STREX to fail.
+
+//Recall: When the Shareable attribute is applied to a memory region that is not Write-Back, Normal memory, data held in this region is treated as Non-cacheable.
+//When SMP bit = 0, Inner WB/WA Cacheable Shareable attributes are treated as Non-cacheable.
+//When SMP bit = 1, Inner WB/WA Cacheable Shareable attributes are treated as Cacheable.
+
+
+//Following MMU configuration is expected
+//SCTLR.AFE == 1 (Simplified access permissions model - AP[2:1] define access permissions, AP[0] is an access flag)
+//SCTLR.TRE == 0 (TEX remap disabled, so memory type and attributes are described directly by bits in the descriptor)
+//Domain 0 is always the Client domain
+//Descriptors should place all memory in domain 0
+
+#include "ARMCA5.h"
+
+
+// L2 table pointers
+//----------------------------------------
+#define PRIVATE_TABLE_L2_BASE_4k       (0x80504000) //Map 4k Private Address space
+#define SYNC_FLAGS_TABLE_L2_BASE_4k    (0x80504C00) //Map 4k Flag synchronization
+#define PERIPHERAL_A_TABLE_L2_BASE_64k (0x80504400) //Map 64k Peripheral #1 0x1C000000 - 0x1C00FFFFF
+#define PERIPHERAL_B_TABLE_L2_BASE_64k (0x80504800) //Map 64k Peripheral #2 0x1C100000 - 0x1C1FFFFFF
+
+//--------------------- PERIPHERALS -------------------
+#define PERIPHERAL_A_FAULT (0x00000000 + 0x1c000000) //0x1C000000-0x1C00FFFF (1M)
+#define PERIPHERAL_B_FAULT (0x00100000 + 0x1c000000) //0x1C100000-0x1C10FFFF (1M)
+
+//--------------------- SYNC FLAGS --------------------
+#define FLAG_SYNC     0xFFFFF000
+#define F_SYNC_BASE   0xFFF00000  //1M aligned
+
+//Import symbols from linker
+extern uint32_t Image$$VECTORS$$Base;
+extern uint32_t Image$$RW_DATA$$Base;
+extern uint32_t Image$$ZI_DATA$$Base;
+extern uint32_t Image$$TTB$$ZI$$Base;
+
+static uint32_t Sect_Normal;     //outer & inner wb/wa, non-shareable, executable, rw, domain 0, base addr 0
+static uint32_t Sect_Normal_Cod; //outer & inner wb/wa, non-shareable, executable, ro, domain 0, base addr 0
+static uint32_t Sect_Normal_RO;  //as Sect_Normal_Cod, but not executable
+static uint32_t Sect_Normal_RW;  //as Sect_Normal_Cod, but writeable and not executable
+static uint32_t Sect_Device_RO;  //device, non-shareable, non-executable, ro, domain 0, base addr 0
+static uint32_t Sect_Device_RW;  //as Sect_Device_RO, but writeable
+
+/* Define global descriptors */
+static uint32_t Page_L1_4k  = 0x0;  //generic
+static uint32_t Page_L1_64k = 0x0;  //generic
+static uint32_t Page_4k_Device_RW;  //Shared device, not executable, rw, domain 0
+static uint32_t Page_64k_Device_RW; //Shared device, not executable, rw, domain 0
+
+void MMU_CreateTranslationTable(void)
+{
+    mmu_region_attributes_Type region;
+
+    //Create 4GB of faulting entries
+    MMU_TTSection (&Image$$TTB$$ZI$$Base, 0, 4096, DESCRIPTOR_FAULT);
+
+    /*
+     * Generate descriptors. Refer to core_ca.h to get information about attributes
+     *
+     */
+    //Create descriptors for Vectors, RO, RW, ZI sections
+    section_normal(Sect_Normal, region);
+    section_normal_cod(Sect_Normal_Cod, region);
+    section_normal_ro(Sect_Normal_RO, region);
+    section_normal_rw(Sect_Normal_RW, region);
+    //Create descriptors for peripherals
+    section_device_ro(Sect_Device_RO, region);
+    section_device_rw(Sect_Device_RW, region);
+    //Create descriptors for 64k pages
+    page64k_device_rw(Page_L1_64k, Page_64k_Device_RW, region);
+    //Create descriptors for 4k pages
+    page4k_device_rw(Page_L1_4k, Page_4k_Device_RW, region);
+
+
+    /*
+     *  Define MMU flat-map regions and attributes
+     *
+     */
+
+    //Define Image
+    MMU_TTSection (&Image$$TTB$$ZI$$Base, (uint32_t)&Image$$VECTORS$$Base, 2, Sect_Normal_Cod);
+    MMU_TTSection (&Image$$TTB$$ZI$$Base, (uint32_t)&Image$$RW_DATA$$Base, 1, Sect_Normal_RW);
+    MMU_TTSection (&Image$$TTB$$ZI$$Base, (uint32_t)&Image$$ZI_DATA$$Base, 1, Sect_Normal_RW);
+
+    //all DRAM executable, rw, cacheable - applications may choose to divide memory into ro executable
+    MMU_TTSection (&Image$$TTB$$ZI$$Base, (uint32_t)&Image$$TTB$$ZI$$Base, 2043, Sect_Normal);
+
+    //--------------------- PERIPHERALS -------------------
+    MMU_TTSection (&Image$$TTB$$ZI$$Base, VE_A5_MP_FLASH_BASE0    , 64, Sect_Device_RO);
+    MMU_TTSection (&Image$$TTB$$ZI$$Base, VE_A5_MP_FLASH_BASE1    , 64, Sect_Device_RO);
+    MMU_TTSection (&Image$$TTB$$ZI$$Base, VE_A5_MP_SRAM_BASE      , 64, Sect_Device_RW);
+    MMU_TTSection (&Image$$TTB$$ZI$$Base, VE_A5_MP_VRAM_BASE      , 32, Sect_Device_RW);
+    MMU_TTSection (&Image$$TTB$$ZI$$Base, VE_A5_MP_ETHERNET_BASE  , 16, Sect_Device_RW);
+    MMU_TTSection (&Image$$TTB$$ZI$$Base, VE_A5_MP_USB_BASE       , 16, Sect_Device_RW);
+
+    // Create (16 * 64k)=1MB faulting entries to cover peripheral range 0x1C000000-0x1C00FFFF
+    MMU_TTPage64k(&Image$$TTB$$ZI$$Base, PERIPHERAL_A_FAULT      , 16, Page_L1_64k, (uint32_t *)PERIPHERAL_A_TABLE_L2_BASE_64k, DESCRIPTOR_FAULT);
+    // Define peripheral range 0x1C000000-0x1C00FFFF
+    MMU_TTPage64k(&Image$$TTB$$ZI$$Base, VE_A5_MP_DAP_BASE       ,  1, Page_L1_64k, (uint32_t *)PERIPHERAL_A_TABLE_L2_BASE_64k, Page_64k_Device_RW);
+    MMU_TTPage64k(&Image$$TTB$$ZI$$Base, VE_A5_MP_SYSTEM_REG_BASE,  1, Page_L1_64k, (uint32_t *)PERIPHERAL_A_TABLE_L2_BASE_64k, Page_64k_Device_RW);
+    MMU_TTPage64k(&Image$$TTB$$ZI$$Base, VE_A5_MP_SERIAL_BASE    ,  1, Page_L1_64k, (uint32_t *)PERIPHERAL_A_TABLE_L2_BASE_64k, Page_64k_Device_RW);
+    MMU_TTPage64k(&Image$$TTB$$ZI$$Base, VE_A5_MP_AACI_BASE      ,  1, Page_L1_64k, (uint32_t *)PERIPHERAL_A_TABLE_L2_BASE_64k, Page_64k_Device_RW);
+    MMU_TTPage64k(&Image$$TTB$$ZI$$Base, VE_A5_MP_MMCI_BASE      ,  1, Page_L1_64k, (uint32_t *)PERIPHERAL_A_TABLE_L2_BASE_64k, Page_64k_Device_RW);
+    MMU_TTPage64k(&Image$$TTB$$ZI$$Base, VE_A5_MP_KMI0_BASE      ,  2, Page_L1_64k, (uint32_t *)PERIPHERAL_A_TABLE_L2_BASE_64k, Page_64k_Device_RW);
+    MMU_TTPage64k(&Image$$TTB$$ZI$$Base, VE_A5_MP_UART_BASE      ,  4, Page_L1_64k, (uint32_t *)PERIPHERAL_A_TABLE_L2_BASE_64k, Page_64k_Device_RW);
+    MMU_TTPage64k(&Image$$TTB$$ZI$$Base, VE_A5_MP_WDT_BASE       ,  1, Page_L1_64k, (uint32_t *)PERIPHERAL_A_TABLE_L2_BASE_64k, Page_64k_Device_RW);
+
+    // Create (16 * 64k)=1MB faulting entries to cover peripheral range 0x1C100000-0x1C10FFFF
+    MMU_TTPage64k(&Image$$TTB$$ZI$$Base, PERIPHERAL_B_FAULT      , 16, Page_L1_64k, (uint32_t *)PERIPHERAL_B_TABLE_L2_BASE_64k, DESCRIPTOR_FAULT);
+    // Define peripheral range 0x1C100000-0x1C10FFFF
+    MMU_TTPage64k(&Image$$TTB$$ZI$$Base, VE_A5_MP_TIMER_BASE     ,  2, Page_L1_64k, (uint32_t *)PERIPHERAL_B_TABLE_L2_BASE_64k, Page_64k_Device_RW);
+    MMU_TTPage64k(&Image$$TTB$$ZI$$Base, VE_A5_MP_DVI_BASE       ,  1, Page_L1_64k, (uint32_t *)PERIPHERAL_B_TABLE_L2_BASE_64k, Page_64k_Device_RW);
+    MMU_TTPage64k(&Image$$TTB$$ZI$$Base, VE_A5_MP_RTC_BASE       ,  1, Page_L1_64k, (uint32_t *)PERIPHERAL_B_TABLE_L2_BASE_64k, Page_64k_Device_RW);
+    MMU_TTPage64k(&Image$$TTB$$ZI$$Base, VE_A5_MP_UART4_BASE     ,  1, Page_L1_64k, (uint32_t *)PERIPHERAL_B_TABLE_L2_BASE_64k, Page_64k_Device_RW);
+    MMU_TTPage64k(&Image$$TTB$$ZI$$Base, VE_A5_MP_CLCD_BASE      ,  1, Page_L1_64k, (uint32_t *)PERIPHERAL_B_TABLE_L2_BASE_64k, Page_64k_Device_RW);
+
+    // Create (256 * 4k)=1MB faulting entries to cover private address space. Needs to be marked as Device memory
+    MMU_TTPage4k (&Image$$TTB$$ZI$$Base, __get_CBAR()            ,256,  Page_L1_4k, (uint32_t *)PRIVATE_TABLE_L2_BASE_4k, DESCRIPTOR_FAULT);
+    // Define private address space entry.
+    MMU_TTPage4k (&Image$$TTB$$ZI$$Base, __get_CBAR()            ,  3,  Page_L1_4k, (uint32_t *)PRIVATE_TABLE_L2_BASE_4k, Page_4k_Device_RW);
+    // Define L2CC entry.  Uncomment if PL310 is present
+    //    MMU_TTPage4k (&Image$$TTB$$ZI$$Base, VE_A5_MP_PL310_BASE     ,  1,  Page_L1_4k, (uint32_t *)PRIVATE_TABLE_L2_BASE_4k, Page_4k_Device_RW);
+
+    // Create (256 * 4k)=1MB faulting entries to synchronization space (Useful if some non-cacheable DMA agent is present in the SoC)
+    MMU_TTPage4k (&Image$$TTB$$ZI$$Base, F_SYNC_BASE , 256, Page_L1_4k, (uint32_t *)SYNC_FLAGS_TABLE_L2_BASE_4k, DESCRIPTOR_FAULT);
+    // Define synchronization space entry.
+    MMU_TTPage4k (&Image$$TTB$$ZI$$Base, FLAG_SYNC   ,   1, Page_L1_4k, (uint32_t *)SYNC_FLAGS_TABLE_L2_BASE_4k, Page_4k_Device_RW);
+
+    /* Set location of level 1 page table
+    ; 31:14 - Translation table base addr (31:14-TTBCR.N, TTBCR.N is 0 out of reset)
+    ; 13:7  - 0x0
+    ; 6     - IRGN[0] 0x1  (Inner WB WA)
+    ; 5     - NOS     0x0  (Non-shared)
+    ; 4:3   - RGN     0x01 (Outer WB WA)
+    ; 2     - IMP     0x0  (Implementation Defined)
+    ; 1     - S       0x0  (Non-shared)
+    ; 0     - IRGN[1] 0x0  (Inner WB WA) */
+    __set_TTBR0(((uint32_t)&Image$$TTB$$ZI$$Base) | 0x48);
+    __ISB();
+
+    /* Set up domain access control register
+    ; We set domain 0 to Client and all other domains to No Access.
+    ; All translation table entries specify domain 0 */
+    __set_DACR(1);
+    __ISB();
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/Device/ARMCA5/startup_ARMCA5.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/Device/ARMCA5/startup_ARMCA5.c
new file mode 100644
index 0000000..535a200
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/Device/ARMCA5/startup_ARMCA5.c
@@ -0,0 +1,138 @@
+/******************************************************************************
+ * @file     startup_ARMCA5.c
+ * @brief    CMSIS Device System Source File for Arm Cortex-A5 Device Series
+ * @version  V1.00
+ * @date     10. January 2018
+ *
+ * @note
+ *
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include <ARMCA5.h>
+
+/*----------------------------------------------------------------------------
+  Definitions
+ *----------------------------------------------------------------------------*/
+#define USR_MODE 0x10            // User mode
+#define FIQ_MODE 0x11            // Fast Interrupt Request mode
+#define IRQ_MODE 0x12            // Interrupt Request mode
+#define SVC_MODE 0x13            // Supervisor mode
+#define ABT_MODE 0x17            // Abort mode
+#define UND_MODE 0x1B            // Undefined Instruction mode
+#define SYS_MODE 0x1F            // System mode
+
+/*----------------------------------------------------------------------------
+  Internal References
+ *----------------------------------------------------------------------------*/
+void Vectors       (void) __attribute__ ((naked, section("RESET")));
+void Reset_Handler (void) __attribute__ ((naked));
+
+/*----------------------------------------------------------------------------
+  Exception / Interrupt Handler
+ *----------------------------------------------------------------------------*/
+void Undef_Handler (void) __attribute__ ((weak, alias("Default_Handler")));
+void SVC_Handler   (void) __attribute__ ((weak, alias("Default_Handler")));
+void PAbt_Handler  (void) __attribute__ ((weak, alias("Default_Handler")));
+void DAbt_Handler  (void) __attribute__ ((weak, alias("Default_Handler")));
+void IRQ_Handler   (void) __attribute__ ((weak, alias("Default_Handler")));
+void FIQ_Handler   (void) __attribute__ ((weak, alias("Default_Handler")));
+
+/*----------------------------------------------------------------------------
+  Exception / Interrupt Vector Table
+ *----------------------------------------------------------------------------*/
+void Vectors(void) {
+  __ASM volatile(
+  "LDR    PC, =Reset_Handler                        \n"
+  "LDR    PC, =Undef_Handler                        \n"
+  "LDR    PC, =SVC_Handler                          \n"
+  "LDR    PC, =PAbt_Handler                         \n"
+  "LDR    PC, =DAbt_Handler                         \n"
+  "NOP                                              \n"
+  "LDR    PC, =IRQ_Handler                          \n"
+  "LDR    PC, =FIQ_Handler                          \n"
+  );
+}
+
+/*----------------------------------------------------------------------------
+  Reset Handler called on controller reset
+ *----------------------------------------------------------------------------*/
+void Reset_Handler(void) {
+  __ASM volatile(
+
+  // Mask interrupts
+  "CPSID   if                                      \n"
+
+  // Put any cores other than 0 to sleep
+  "MRC     p15, 0, R0, c0, c0, 5                   \n"  // Read MPIDR
+  "ANDS    R0, R0, #3                              \n"
+  "goToSleep:                                      \n"
+  "WFINE                                           \n"
+  "BNE     goToSleep                               \n"
+
+  // Reset SCTLR Settings
+  "MRC     p15, 0, R0, c1, c0, 0                   \n"  // Read CP15 System Control register
+  "BIC     R0, R0, #(0x1 << 12)                    \n"  // Clear I bit 12 to disable I Cache
+  "BIC     R0, R0, #(0x1 <<  2)                    \n"  // Clear C bit  2 to disable D Cache
+  "BIC     R0, R0, #0x1                            \n"  // Clear M bit  0 to disable MMU
+  "BIC     R0, R0, #(0x1 << 11)                    \n"  // Clear Z bit 11 to disable branch prediction
+  "BIC     R0, R0, #(0x1 << 13)                    \n"  // Clear V bit 13 to disable hivecs
+  "MCR     p15, 0, R0, c1, c0, 0                   \n"  // Write value back to CP15 System Control register
+  "ISB                                             \n"
+
+  // Configure ACTLR
+  "MRC     p15, 0, r0, c1, c0, 1                   \n"  // Read CP15 Auxiliary Control Register
+  "ORR     r0, r0, #(1 <<  1)                      \n"  // Enable L2 prefetch hint (UNK/WI since r4p1)
+  "MCR     p15, 0, r0, c1, c0, 1                   \n"  // Write CP15 Auxiliary Control Register
+
+  // Set Vector Base Address Register (VBAR) to point to this application's vector table
+  "LDR    R0, =Vectors                             \n"
+  "MCR    p15, 0, R0, c12, c0, 0                   \n"
+
+  // Setup Stack for each exceptional mode
+  "CPS    #0x11                                    \n"
+  "LDR    SP, =Image$$FIQ_STACK$$ZI$$Limit         \n"
+  "CPS    #0x12                                    \n"
+  "LDR    SP, =Image$$IRQ_STACK$$ZI$$Limit         \n"
+  "CPS    #0x13                                    \n"
+  "LDR    SP, =Image$$SVC_STACK$$ZI$$Limit         \n"
+  "CPS    #0x17                                    \n"
+  "LDR    SP, =Image$$ABT_STACK$$ZI$$Limit         \n"
+  "CPS    #0x1B                                    \n"
+  "LDR    SP, =Image$$UND_STACK$$ZI$$Limit         \n"
+  "CPS    #0x1F                                    \n"
+  "LDR    SP, =Image$$ARM_LIB_STACK$$ZI$$Limit     \n"
+
+  // Call SystemInit
+  "BL     SystemInit                               \n"
+
+  // Unmask interrupts
+  "CPSIE  if                                       \n"
+
+  // Call __main
+  "BL     __main                                   \n"
+  );
+}
+
+/*----------------------------------------------------------------------------
+  Default Handler for Exceptions / Interrupts
+ *----------------------------------------------------------------------------*/
+void Default_Handler(void) {
+  while(1);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/Device/ARMCA5/system_ARMCA5.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/Device/ARMCA5/system_ARMCA5.c
new file mode 100644
index 0000000..5f599f6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/Device/ARMCA5/system_ARMCA5.c
@@ -0,0 +1,93 @@
+/******************************************************************************
+ * @file     system_ARMCA5.c
+ * @brief    CMSIS Device System Source File for Arm Cortex-A5 Device Series
+ * @version  V1.0.1
+ * @date     13. February 2019
+ *
+ * @note
+ *
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "RTE_Components.h"
+#include CMSIS_device_header
+#include "irq_ctrl.h"
+
+#define  SYSTEM_CLOCK  12000000U
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System Initialization
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+/* do not use global variables because this function is called before
+   reaching pre-main. RW section may be overwritten afterwards.          */
+
+  // Invalidate entire Unified TLB
+  __set_TLBIALL(0);
+
+  // Invalidate entire branch predictor array
+  __set_BPIALL(0);
+  __DSB();
+  __ISB();
+
+  //  Invalidate instruction cache and flush branch target cache
+  __set_ICIALLU(0);
+  __DSB();
+  __ISB();
+
+  //  Invalidate data cache
+  L1C_InvalidateDCacheAll();
+
+#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
+  // Enable FPU
+  __FPU_Enable();
+#endif
+
+  // Create Translation Table
+  MMU_CreateTranslationTable();
+
+  // Enable MMU
+  MMU_Enable();
+
+  // Enable Caches
+  L1C_EnableCaches();
+  L1C_EnableBTAC();
+
+#if (__L2C_PRESENT == 1) 
+  // Enable GIC
+  L2C_Enable();
+#endif
+
+  // IRQ Initialize
+  IRQ_Initialize();
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/Device/ARMCA5/system_ARMCA5.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/Device/ARMCA5/system_ARMCA5.h
new file mode 100644
index 0000000..6a2a6da
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/Device/ARMCA5/system_ARMCA5.h
@@ -0,0 +1,65 @@
+/******************************************************************************
+ * @file     system_ARMCA5.h
+ * @brief    CMSIS Device System Header File for Arm Cortex-A5 Device Series
+ * @version  V1.00
+ * @date     10. January 2018
+ *
+ * @note
+ *
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __SYSTEM_ARMCA5_H
+#define __SYSTEM_ARMCA5_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#include <stdint.h>
+
+extern uint32_t SystemCoreClock;     /*!< System Clock Frequency (Core Clock)  */
+
+/**
+  \brief Setup the microcontroller system.
+
+   Initialize the System and update the SystemCoreClock variable.
+ */
+extern void SystemInit (void);
+
+
+/**
+  \brief  Update SystemCoreClock variable.
+
+   Updates the SystemCoreClock with current core Clock retrieved from cpu registers.
+ */
+extern void SystemCoreClockUpdate (void);
+
+/**
+  \brief  Create Translation Table.
+
+   Creates Memory Management Unit Translation Table.
+ */
+extern void MMU_CreateTranslationTable(void);
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __SYSTEM_ARMCA5_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/RTE_Components.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/RTE_Components.h
new file mode 100644
index 0000000..e894dc6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/RTE/RTE_Components.h
@@ -0,0 +1,20 @@
+/*
+ * Auto generated Run-Time-Environment Component Configuration File
+ *      *** Do not modify ! ***
+ *
+ * Project: DspLibTest_FVP_A5
+ * RTE configuration: DspLibTest_FVP_A5.rteconfig
+*/
+#ifndef RTE_COMPONENTS_H
+#define RTE_COMPONENTS_H
+
+/*
+ * Define the Device Header File:
+*/
+#define CMSIS_device_header "ARMCA5.h"
+
+#define RTE_CMSIS_RTOS2                 /* CMSIS-RTOS2 */
+        #define RTE_CMSIS_RTOS2_RTX5            /* CMSIS-RTOS2 Keil RTX5 */
+        #define RTE_CMSIS_RTOS2_RTX5_SOURCE     /* CMSIS-RTOS2 Keil RTX5 Source */
+
+#endif /* RTE_COMPONENTS_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/main.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/main.c
new file mode 100644
index 0000000..6ca58ab
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_FVP_A5/main.c
@@ -0,0 +1,34 @@
+/* -------------------------------------------------------------------------- 
+ * Copyright (c) 2013-2017 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ *
+ *---------------------------------------------------------------------------*/
+
+#include <stdio.h>
+
+#include "jtest.h"
+#include "all_tests.h"
+#include "arm_math.h"
+
+
+int main (void) {
+
+  JTEST_INIT();                 /* Initialize test framework. */
+  JTEST_GROUP_CALL(all_tests);  /* Run all tests. */
+  JTEST_ACT_EXIT_FW();          /* Exit test framework.  */
+
+  while(1);						/* Never return */
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_MPS2/HowTo.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_MPS2/HowTo.txt
new file mode 100644
index 0000000..c466e14
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_MPS2/HowTo.txt
@@ -0,0 +1,29 @@
+
+Used board:
+   MPS2+.
+
+Used BIOS:
+  mbb_v121.ebf         ; use this for ULINKpro
+  mbb_v220.ebf         ; CMSIS-DAP
+
+Used Images:
+  AN382\an382_v3.txt   ; Cortex-M0
+  AN385\an385_v3.txt   ; Cortex-M3
+  AN386\an386_v3.txt   ; Cortex-M4
+  AN500\an500_v1.txt   ; Cortex-M7
+  AN505\an505_v2.txt   ; Cortex-M33 (IoT Kit)
+  AN519\an519_v1.txt   ; Cortex-M23 (IoT Kit)
+
+Used Debugger:
+  IoT Kit:
+    ULINKpro, JTAG, 25MHz, HW Reset
+  other:
+    ULINKpro, JTAG, 25MHz, Autodetect
+
+Memory Settings:
+  IoT Kit:
+    ROM: 0x10000000
+    RAM: 0x38000000    
+  other:
+    ROM: 0x00000000
+    RAM: 0x20000000
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/ARMv8MBLl_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/ARMv8MBLl_config.txt
new file mode 100644
index 0000000..d9cb90a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/ARMv8MBLl_config.txt
@@ -0,0 +1,11 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+cpu0.semihosting-enable=0                             # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+cpu0.min_sync_level=0x3                               # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+cpu0.cpi_mul=0x1                                      # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.cpi_div=0x1                                      # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.SECEXT=0                                         # (bool  , init-time) default = '1'      : Whether the ARMv8-M Security Extensions are included
+idau.NUM_IDAU_REGION=0x0                              # (int   , init-time) default = '0xA'    : 
+fvp_mps2.DISABLE_GATING=1                             # (bool  , init-time) default = '0'      : Disable Memory gating logic
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/ARMv8MMLl_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/ARMv8MMLl_config.txt
new file mode 100644
index 0000000..9c3cfc2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/ARMv8MMLl_config.txt
@@ -0,0 +1,13 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+cpu0.FPU=0                                            # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+cpu0.DSP=0                                            # (bool  , init-time) default = '1'      : Set whether the model has the DSP extension
+cpu0.semihosting-enable=0                             # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+cpu0.min_sync_level=0x3                               # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+cpu0.cpi_mul=0x1                                      # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.cpi_div=0x1                                      # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.SECEXT=0                                         # (bool  , init-time) default = '1'      : Whether the ARMv8-M Security Extensions are included
+idau.NUM_IDAU_REGION=0x0                              # (int   , init-time) default = '0xA'    : 
+fvp_mps2.DISABLE_GATING=1                             # (bool  , init-time) default = '0'      : Disable Memory gating logic
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/ARMv8MMLld_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/ARMv8MMLld_config.txt
new file mode 100644
index 0000000..011260a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/ARMv8MMLld_config.txt
@@ -0,0 +1,13 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+cpu0.FPU=0                                            # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+cpu0.DSP=1                                            # (bool  , init-time) default = '1'      : Set whether the model has the DSP extension
+cpu0.semihosting-enable=0                             # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+cpu0.min_sync_level=0x3                               # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+cpu0.cpi_mul=0x1                                      # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.cpi_div=0x1                                      # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.SECEXT=0                                         # (bool  , init-time) default = '1'      : Whether the ARMv8-M Security Extensions are included
+idau.NUM_IDAU_REGION=0x0                              # (int   , init-time) default = '0xA'    : 
+fvp_mps2.DISABLE_GATING=1                             # (bool  , init-time) default = '0'      : Disable Memory gating logic
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/ARMv8MMLldfsp_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/ARMv8MMLldfsp_config.txt
new file mode 100644
index 0000000..2a0a82a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/ARMv8MMLldfsp_config.txt
@@ -0,0 +1,13 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+cpu0.FPU=1                                            # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+cpu0.DSP=1                                            # (bool  , init-time) default = '1'      : Set whether the model has the DSP extension
+cpu0.semihosting-enable=0                             # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+cpu0.min_sync_level=0x3                               # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+cpu0.cpi_mul=0x1                                      # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.cpi_div=0x1                                      # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.SECEXT=0                                         # (bool  , init-time) default = '1'      : Whether the ARMv8-M Security Extensions are included
+idau.NUM_IDAU_REGION=0x0                              # (int   , init-time) default = '0xA'    : 
+fvp_mps2.DISABLE_GATING=1                             # (bool  , init-time) default = '0'      : Disable Memory gating logic
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/ARMv8MMLlfsp_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/ARMv8MMLlfsp_config.txt
new file mode 100644
index 0000000..4140d9b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/ARMv8MMLlfsp_config.txt
@@ -0,0 +1,13 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+cpu0.FPU=1                                            # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+cpu0.DSP=0                                            # (bool  , init-time) default = '1'      : Set whether the model has the DSP extension
+cpu0.semihosting-enable=0                             # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+cpu0.min_sync_level=0x3                               # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+cpu0.cpi_mul=0x1                                      # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.cpi_div=0x1                                      # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.SECEXT=0                                         # (bool  , init-time) default = '1'      : Whether the ARMv8-M Security Extensions are included
+idau.NUM_IDAU_REGION=0x0                              # (int   , init-time) default = '0xA'    : 
+fvp_mps2.DISABLE_GATING=1                             # (bool  , init-time) default = '0'      : Disable Memory gating logic
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM0l_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM0l_config.txt
new file mode 100644
index 0000000..8e33c76
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM0l_config.txt
@@ -0,0 +1,8 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+armcortexm0ct.semihosting-enable=0                    # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+armcortexm0ct.min_sync_level=0x3                      # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+armcortexm0ct.cpi_mul=0x1                             # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+armcortexm0ct.cpi_div=0x1                             # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM3l_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM3l_config.txt
new file mode 100644
index 0000000..2caf254
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM3l_config.txt
@@ -0,0 +1,8 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+armcortexm3ct.semihosting-enable=0                    # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+armcortexm3ct.min_sync_level=0x3                      # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+armcortexm3ct.cpi_mul=0x1                             # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+armcortexm3ct.cpi_div=0x1                             # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM4l_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM4l_config.txt
new file mode 100644
index 0000000..1c9fece
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM4l_config.txt
@@ -0,0 +1,9 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+armcortexm4ct.vfp-present=0                           # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+armcortexm4ct.semihosting-enable=0                    # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+armcortexm4ct.min_sync_level=0x3                      # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+armcortexm4ct.cpi_mul=0x1                             # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+armcortexm4ct.cpi_div=0x1                             # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM4lf_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM4lf_config.txt
new file mode 100644
index 0000000..eb832ed
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM4lf_config.txt
@@ -0,0 +1,9 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+armcortexm4ct.vfp-present=1                           # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+armcortexm4ct.semihosting-enable=0                    # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+armcortexm4ct.min_sync_level=0x3                      # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+armcortexm4ct.cpi_mul=0x1                             # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+armcortexm4ct.cpi_div=0x1                             # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM7l_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM7l_config.txt
new file mode 100644
index 0000000..4e591c9
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM7l_config.txt
@@ -0,0 +1,9 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+armcortexm7ct.vfp-present=0                           # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+armcortexm7ct.semihosting-enable=0                    # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+armcortexm7ct.min_sync_level=0x3                      # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+armcortexm7ct.cpi_mul=0x1                             # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+armcortexm7ct.cpi_div=0x1                             # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM7lfdp_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM7lfdp_config.txt
new file mode 100644
index 0000000..1888d60
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM7lfdp_config.txt
@@ -0,0 +1,9 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+armcortexm7ct.vfp-present=1                           # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+armcortexm7ct.semihosting-enable=0                    # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+armcortexm7ct.min_sync_level=0x3                      # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+armcortexm7ct.cpi_mul=0x1                             # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+armcortexm7ct.cpi_div=0x1                             # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM7lfsp_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM7lfsp_config.txt
new file mode 100644
index 0000000..1888d60
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_FVP/cortexM7lfsp_config.txt
@@ -0,0 +1,9 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+armcortexm7ct.vfp-present=1                           # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+armcortexm7ct.semihosting-enable=0                    # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+armcortexm7ct.min_sync_level=0x3                      # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+armcortexm7ct.cpi_mul=0x1                             # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+armcortexm7ct.cpi_div=0x1                             # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/ARMv8MBLl_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/ARMv8MBLl_config.txt
new file mode 100644
index 0000000..d9cb90a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/ARMv8MBLl_config.txt
@@ -0,0 +1,11 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+cpu0.semihosting-enable=0                             # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+cpu0.min_sync_level=0x3                               # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+cpu0.cpi_mul=0x1                                      # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.cpi_div=0x1                                      # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.SECEXT=0                                         # (bool  , init-time) default = '1'      : Whether the ARMv8-M Security Extensions are included
+idau.NUM_IDAU_REGION=0x0                              # (int   , init-time) default = '0xA'    : 
+fvp_mps2.DISABLE_GATING=1                             # (bool  , init-time) default = '0'      : Disable Memory gating logic
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/ARMv8MMLl_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/ARMv8MMLl_config.txt
new file mode 100644
index 0000000..9c3cfc2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/ARMv8MMLl_config.txt
@@ -0,0 +1,13 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+cpu0.FPU=0                                            # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+cpu0.DSP=0                                            # (bool  , init-time) default = '1'      : Set whether the model has the DSP extension
+cpu0.semihosting-enable=0                             # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+cpu0.min_sync_level=0x3                               # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+cpu0.cpi_mul=0x1                                      # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.cpi_div=0x1                                      # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.SECEXT=0                                         # (bool  , init-time) default = '1'      : Whether the ARMv8-M Security Extensions are included
+idau.NUM_IDAU_REGION=0x0                              # (int   , init-time) default = '0xA'    : 
+fvp_mps2.DISABLE_GATING=1                             # (bool  , init-time) default = '0'      : Disable Memory gating logic
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/ARMv8MMLld_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/ARMv8MMLld_config.txt
new file mode 100644
index 0000000..011260a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/ARMv8MMLld_config.txt
@@ -0,0 +1,13 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+cpu0.FPU=0                                            # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+cpu0.DSP=1                                            # (bool  , init-time) default = '1'      : Set whether the model has the DSP extension
+cpu0.semihosting-enable=0                             # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+cpu0.min_sync_level=0x3                               # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+cpu0.cpi_mul=0x1                                      # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.cpi_div=0x1                                      # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.SECEXT=0                                         # (bool  , init-time) default = '1'      : Whether the ARMv8-M Security Extensions are included
+idau.NUM_IDAU_REGION=0x0                              # (int   , init-time) default = '0xA'    : 
+fvp_mps2.DISABLE_GATING=1                             # (bool  , init-time) default = '0'      : Disable Memory gating logic
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/ARMv8MMLldfsp_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/ARMv8MMLldfsp_config.txt
new file mode 100644
index 0000000..2a0a82a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/ARMv8MMLldfsp_config.txt
@@ -0,0 +1,13 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+cpu0.FPU=1                                            # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+cpu0.DSP=1                                            # (bool  , init-time) default = '1'      : Set whether the model has the DSP extension
+cpu0.semihosting-enable=0                             # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+cpu0.min_sync_level=0x3                               # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+cpu0.cpi_mul=0x1                                      # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.cpi_div=0x1                                      # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.SECEXT=0                                         # (bool  , init-time) default = '1'      : Whether the ARMv8-M Security Extensions are included
+idau.NUM_IDAU_REGION=0x0                              # (int   , init-time) default = '0xA'    : 
+fvp_mps2.DISABLE_GATING=1                             # (bool  , init-time) default = '0'      : Disable Memory gating logic
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/ARMv8MMLlfsp_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/ARMv8MMLlfsp_config.txt
new file mode 100644
index 0000000..4140d9b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/ARMv8MMLlfsp_config.txt
@@ -0,0 +1,13 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+cpu0.FPU=1                                            # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+cpu0.DSP=0                                            # (bool  , init-time) default = '1'      : Set whether the model has the DSP extension
+cpu0.semihosting-enable=0                             # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+cpu0.min_sync_level=0x3                               # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+cpu0.cpi_mul=0x1                                      # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.cpi_div=0x1                                      # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+cpu0.SECEXT=0                                         # (bool  , init-time) default = '1'      : Whether the ARMv8-M Security Extensions are included
+idau.NUM_IDAU_REGION=0x0                              # (int   , init-time) default = '0xA'    : 
+fvp_mps2.DISABLE_GATING=1                             # (bool  , init-time) default = '0'      : Disable Memory gating logic
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM0l_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM0l_config.txt
new file mode 100644
index 0000000..8e33c76
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM0l_config.txt
@@ -0,0 +1,8 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+armcortexm0ct.semihosting-enable=0                    # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+armcortexm0ct.min_sync_level=0x3                      # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+armcortexm0ct.cpi_mul=0x1                             # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+armcortexm0ct.cpi_div=0x1                             # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM3l_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM3l_config.txt
new file mode 100644
index 0000000..2caf254
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM3l_config.txt
@@ -0,0 +1,8 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+armcortexm3ct.semihosting-enable=0                    # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+armcortexm3ct.min_sync_level=0x3                      # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+armcortexm3ct.cpi_mul=0x1                             # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+armcortexm3ct.cpi_div=0x1                             # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM4l_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM4l_config.txt
new file mode 100644
index 0000000..1c9fece
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM4l_config.txt
@@ -0,0 +1,9 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+armcortexm4ct.vfp-present=0                           # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+armcortexm4ct.semihosting-enable=0                    # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+armcortexm4ct.min_sync_level=0x3                      # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+armcortexm4ct.cpi_mul=0x1                             # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+armcortexm4ct.cpi_div=0x1                             # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM4lf_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM4lf_config.txt
new file mode 100644
index 0000000..eb832ed
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM4lf_config.txt
@@ -0,0 +1,9 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+armcortexm4ct.vfp-present=1                           # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+armcortexm4ct.semihosting-enable=0                    # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+armcortexm4ct.min_sync_level=0x3                      # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+armcortexm4ct.cpi_mul=0x1                             # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+armcortexm4ct.cpi_div=0x1                             # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM7l_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM7l_config.txt
new file mode 100644
index 0000000..4e591c9
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM7l_config.txt
@@ -0,0 +1,9 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+armcortexm7ct.vfp-present=0                           # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+armcortexm7ct.semihosting-enable=0                    # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+armcortexm7ct.min_sync_level=0x3                      # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+armcortexm7ct.cpi_mul=0x1                             # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+armcortexm7ct.cpi_div=0x1                             # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM7lfdp_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM7lfdp_config.txt
new file mode 100644
index 0000000..1888d60
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM7lfdp_config.txt
@@ -0,0 +1,9 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+armcortexm7ct.vfp-present=1                           # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+armcortexm7ct.semihosting-enable=0                    # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+armcortexm7ct.min_sync_level=0x3                      # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+armcortexm7ct.cpi_mul=0x1                             # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+armcortexm7ct.cpi_div=0x1                             # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM7lfsp_config.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM7lfsp_config.txt
new file mode 100644
index 0000000..1888d60
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/DspLibTest_SV_MPS2/cortexM7lfsp_config.txt
@@ -0,0 +1,9 @@
+# Parameters:
+# instance.parameter=value       #(type, mode) default = 'def value' : description : [min..max]
+#----------------------------------------------------------------------------------------------
+armcortexm7ct.vfp-present=1                           # (bool  , init-time) default = '1'      : Set whether the model has VFP support
+armcortexm7ct.semihosting-enable=0                    # (bool  , init-time) default = '1'      : Enable semihosting SVC traps. Applications that do not use semihosting must set this parameter to false.
+armcortexm7ct.min_sync_level=0x3                      # (int   , run-time ) default = '0x0'    : force minimum syncLevel (0=off=default,1=syncState,2=postInsnIO,3=postInsnAll) : [0x0..0x3]
+armcortexm7ct.cpi_mul=0x1                             # (int   , run-time ) default = '0x1'    : multiplier for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+armcortexm7ct.cpi_div=0x1                             # (int   , run-time ) default = '0x1'    : divider for calculating CPI (Cycles Per Instruction) : [0x1..0x7FFFFFFF]
+#----------------------------------------------------------------------------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/HowTo.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/HowTo.txt
new file mode 100644
index 0000000..41ca5a6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/HowTo.txt
@@ -0,0 +1,137 @@
+HowTo DSP_Lib_TestSuite     18.02.2019
+=======================================
+
+This file describes the folder structure, content, prerequisites and instructions to validate the
+build of the CMSIS-DSP library. This is done by processing input data sets using the DSP Library
+functions executing on a target simulator or hardware. The output data sets are then compared 
+with the reference data set produced by unoptimized DSP functions and a Signal to Noise Ratio (SNR)
+is computed. If the SNR is below a defined threshold the test is considered "passed".
+
+
+Folder structure
+----------------
+	.\DSP_Lib_TestSuite                                       Batch files for building the reference libraries and running the tests.
+	.\DSP_Lib_TestSuite\Common
+	.\DSP_Lib_TestSuite\Common\inc                            DSP_Lib test include files
+	.\DSP_Lib_TestSuite\Common\JTest                          JTEST Test Framework + INI files for uVision
+	.\DSP_Lib_TestSuite\Common\platform                       ARM/GCC device startup/system files
+	.\DSP_Lib_TestSuite\Common\src                            DSP_Lib test source files
+	.\DSP_Lib_TestSuite\DspLibTest_FVP                        ARM/GCC DSP_Lib test projects for Fixed Virtual Platforms
+	.\DSP_Lib_TestSuite\DspLibTest_MPS2                       ARM/GCC DSP_Lib test projects for MPS2
+	.\DSP_Lib_TestSuite\DspLibTest_Simulator                  ARM/GCC DSP_Lib test projects for uVision simulator
+	.\DSP_Lib_TestSuite\RefLibs                               ARM/GCC DSP_Lib reference libraries (and projects)
+
+
+
+Prerequisites
+--------------
+ - Python (running on Windows). Tested with ActivePython 2.7.8.10.
+ - Keil MDK-ARM (tested with MDK-ARM 5.22: http://www2.keil.com/mdk5)
+ - ULINKpro debug adapter (http://www2.keil.com/mdk5/ulink)
+ - MPS2 (Cortex-M Prototyping System:https://www.arm.com/products/tools/development-boards/versatile-express/cortex-m-prototyping-system.php)
+ - CMSIS 5.0.0 (https://github.com/ARM-software/CMSIS_5/releases/tag/5.0.0)
+
+
+Setup
+------
+ - remove 'read-only' tag from folder .\CMSIS\DSP\Lib
+   (required for rebuild of the DSP_Lib libraries)
+
+ - open a Windows command window in folder .\CMSIS\DSP\DSP_Lib_TestSuite.
+
+
+
+How to run the tests
+---------------------
+
+a) build the DSP_Lib libraries:
+ - batch file: buildDspLibs.bat 
+   Note: only require if the DSP_Lib source code got updated or the desired configuration is missing
+   buildDspLibs.bat overwrites the prebuild libraries in .\CMSIS\DSP\Lib.
+   Log files of the build process are generated in folder .\CMSIS\DSP\DSP_Lib/[ARM|GCC]
+ - run:  buildDspLibs.bat in a Windows command window in folder .\CMSIS\DSP\DSP_Lib_TestSuite
+         buildDspLibs ARM        -> builds the ARMCC libraries
+         buildDspLibs GCC        -> builds the GCC libraries
+
+b) build the reference libraries:
+ - batch file: buildRefLibs.bat
+   
+   Log files of the build process are generated in folder .\CMSIS\DSP\DSP_Lib_TestSuite\RefLibs/[ARM|GCC]
+ - run: buildRefLibs.bat in a Windows command window in folder .\CMSIS\DSP\DSP_Lib_TestSuite
+        buildRefLibs ARM        -> builds the ARMCC reference libraries
+        buildRefLibs GCC        -> builds the GCC reference libraries
+
+c) running an individual test using uVision (MDK-ARM):
+ - batch file: runTest.bat
+ - run:  runTest.bat in a Windows command window in folder .\CMSIS\DSP\DSP_Lib_TestSuite
+         runTest                                -> prints usage information
+    e.g. runTest ARM cortexM4lf Simulator       -> runs the test for toolchain ARM, Cortex-M4 littel endian with FPU, uVision Simulator.
+
+   Tests running on MPS2 requires additional steps to setup. See section 'MPS2'.
+
+d) parsing the test output log file
+ - script: parseLog.py 
+ - run:  parseLog.py python script in a Windows command window in folder .\CMSIS\DSP\DSP_Lib_TestSuite
+   command line options should match the invocation of the runTest executed before.
+   e.g: runTest ARM cortexM4lf Simulator  ->  python parseLog.py ARM cortexM4lf Simulator
+   
+ - check the test log
+   depending on your test parameters change into the required folder
+      .\DSP_Lib_TestSuite\DspLibTest_[FVP|MPS2|Simulator]\[ARM|GCC]\Logs
+   the folder will contain the following files (e.g. for a 'runTest') :
+       DspLibTest_Simulator.log                    raw result of the last test run.
+       DspLibTest_Simulator_cortexM4lf.log         raw result of a cortexM4lf test run
+       DspLibTest_Simulator_cortexM4lf_build.log   build result of cortexM4lf test
+       DspLibTest_Simulator_cortexM4lf_parsed.log  parsed log of raw result of a cortexM4lf test run
+       DspLibTest_Simulator_cortexM4lf_time.log    log how long the test took (some tests e.g. M0 take really a long time!).
+   'runTest' produces files of the format:     DspLibTest_<test>_<core>...
+
+
+Differences between the tests for FVP, MPS2, Simulator
+------------------------------------------------------
+ - all tests are identical except for:
+    'Simulator' uses uVision with uVision simulator and generates also code coverage information
+         can be used for little/big endian tests
+         ! do not use 'Simulator' for M7 with FPU      -> no uVision simulation available.
+         ! do not use 'Simulator' for ARMv8-M devices  -> no uVision simulation available.
+    'MPS2' uses uVision with ULINKpro debugger and MPS2. No code coverage information is generated.
+         can be used for little endian only (because of the lack of MPS2 FPGA images).
+    'FVP' uses uVision with Models debugger. No code coverage information is generated.
+         can be used for little/big endian tests.
+         ! config files must be prepared.
+         ! uVision target for big endianess are not yet prepared.
+
+
+Setup 'MPS2'
+-------------
+ - load the appropriate FPGA image to the MPS2 board matching the CPU of the test builds prior to running the test
+ - check if ULINKpro can connect with the configured debug connection (JTAG or SWD) as this must
+   match the protocol implemented in the FPGA image.
+ 
+
+How to select tests for "run all tests"
+----------------------------------------
+ - edit .\CMSIS\DSP\DSP_Lib_TestSuite\Common\src\all_tests.c
+   comment out all unwanted test groups.
+   e.g.  //    JTEST_GROUP_CALL(complex_math_tests);
+
+ - edit .\CMSIS\DSP\DSP_Lib_TestSuite\Common\src\<test group>/<test group>_group.c
+   comment out all unwanted sub test groups.
+   e.g. file .\DSP_Lib_TestSuite\Common\src\basic_math_tests\basic_math_test_group.c ->  //    JTEST_GROUP_CALL(abs_tests);
+
+ - edit .\CMSIS\DSP\DSP_Lib_TestSuite\Common\src\<test group>/<test>_tests.c
+   comment out all unwanted tests.
+   e.g. file .\DSP_Lib_TestSuite\Common\src\basic_math_tests\abs_tests.c  ->  //    JTEST_TEST_CALL(arm_abs_f32_test);
+
+
+Notes
+-----
+ - How to use ARM Clang (ARM Compiler 6):
+   in uVision 'Options for Target' tab you can select which compiler to use
+   by default uVision uses ARMCC V5 for Cortex-M devices and ARMCLANG V6 only for ARMv8M.
+   Only ARMv8M cores have been tested using ARMCLANG
+
+ - test data used for the tests is used as provided by DSP Concepts.
+
+ - some tests run for a very long time before they finish. This is expected
+ 
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/HowTo_SV.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/HowTo_SV.txt
new file mode 100644
index 0000000..ccf7531
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/HowTo_SV.txt
@@ -0,0 +1,117 @@
+HowTo DSP_Lib_TestSuite  (Source Variant)   18.02.2019
+======================================================
+
+This file describes the folder structure, content, prerequisites and instructions to validate the
+build of the CMSIS-DSP library. This is done by processing input data sets using the DSP Library
+functions executing on a target simulator or hardware. The output data sets are then compared 
+with the reference data set produced by unoptimized DSP functions and a Signal to Noise Ratio (SNR)
+is computed. If the SNR is below a defined threshold the test is considered "passed".
+
+
+Folder structure
+----------------
+	.\DSP_Lib_TestSuite                                       Batch files for building the reference libraries and running the tests.
+	.\DSP_Lib_TestSuite\Common
+	.\DSP_Lib_TestSuite\Common\inc                            DSP_Lib test include files
+	.\DSP_Lib_TestSuite\Common\JTest                          JTEST Test Framework + INI files for uVision
+	.\DSP_Lib_TestSuite\Common\platform                       ARM/GCC device startup/system files
+	.\DSP_Lib_TestSuite\Common\src                            DSP_Lib test source files
+	.\DSP_Lib_TestSuite\DspLibTest_FVP                        ARM/GCC DSP_Lib test projects for Fixed Virtual Platforms
+	.\DSP_Lib_TestSuite\DspLibTest_MPS2                       ARM/GCC DSP_Lib test projects for MPS2
+	.\DSP_Lib_TestSuite\DspLibTest_Simulator                  ARM/GCC DSP_Lib test projects for uVision simulator
+	.\DSP_Lib_TestSuite\RefLibs                               ARM/GCC DSP_Lib reference libraries (and projects)
+
+
+
+Prerequisites
+--------------
+ - Python (running on Windows). Tested with ActivePython 2.7.8.10.
+ - Keil MDK-ARM (tested with MDK-ARM 5.22: http://www2.keil.com/mdk5)
+ - ULINKpro debug adapter (http://www2.keil.com/mdk5/ulink)
+ - MPS2 (Cortex-M Prototyping System:https://www.arm.com/products/tools/development-boards/versatile-express/cortex-m-prototyping-system.php)
+ - CMSIS 5.0.0 (https://github.com/ARM-software/CMSIS_5/releases/tag/5.0.0)
+
+
+Setup
+------
+ - open a Windows command window in folder .\CMSIS\DSP\DSP_Lib_TestSuite.
+
+
+
+How to run the tests
+---------------------
+
+a) running an individual test using uVision (MDK-ARM):
+ - batch file: runTest_SV.bat
+ - run:  runTest_SV.bat in a Windows command window in folder .\CMSIS\DSP\DSP_Lib_TestSuite
+         runTest_SV                                -> prints usage information
+    e.g. runTest_SV ARM cortexM4lf Simulator       -> runs the test for toolchain ARM, Cortex-M4 littel endian with FPU, uVision Simulator.
+
+   Tests running on MPS2 requires additional steps to setup. See section 'MPS2'.
+
+d) parsing the test output log file
+ - script: parseLog_SV.py 
+ - run:  parseLog_SV.py python script in a Windows command window in folder .\CMSIS\DSP\DSP_Lib_TestSuite
+   command line options should match the invocation of the runTest executed before.
+   e.g: runTest ARM cortexM4lf Simulator  ->  python parseLog.py ARM cortexM4lf Simulator
+   
+ - check the test log
+   depending on your test parameters change into the required folder
+      .\DSP_Lib_TestSuite\DspLibTest_[FVP|MPS2|Simulator]\[ARM|GCC]\Logs
+   the folder will contain the following files (e.g. for a 'runTest') :
+       DspLibTest_Simulator.log                    raw result of the last test run.
+       DspLibTest_Simulator_cortexM4lf.log         raw result of a cortexM4lf test run
+       DspLibTest_Simulator_cortexM4lf_build.log   build result of cortexM4lf test
+       DspLibTest_Simulator_cortexM4lf_parsed.log  parsed log of raw result of a cortexM4lf test run
+       DspLibTest_Simulator_cortexM4lf_time.log    log how long the test took (some tests e.g. M0 take really a long time!).
+   'runTest' produces files of the format:     DspLibTest_<test>_<core>...
+
+
+Differences between the tests for FVP, MPS2, Simulator
+------------------------------------------------------
+ - all tests are identical except for:
+    'Simulator' uses uVision with uVision simulator and generates also code coverage information
+         can be used for little/big endian tests
+         ! do not use 'Simulator' for M7 with FPU      -> no uVision simulation available.
+         ! do not use 'Simulator' for ARMv8-M devices  -> no uVision simulation available.
+    'MPS2' uses uVision with ULINKpro debugger and MPS2. No code coverage information is generated.
+         can be used for little endian only (because of the lack of MPS2 FPGA images).
+    'FVP' uses uVision with Models debugger. No code coverage information is generated.
+         can be used for little/big endian tests.
+         ! config files must be prepared.
+         ! uVision target for big endianess are not yet prepared.
+
+
+Setup 'MPS2'
+-------------
+ - load the appropriate FPGA image to the MPS2 board matching the CPU of the test builds prior to running the test
+ - check if ULINKpro can connect with the configured debug connection (JTAG or SWD) as this must
+   match the protocol implemented in the FPGA image.
+ 
+
+How to select tests for "run all tests"
+----------------------------------------
+ - edit .\CMSIS\DSP\DSP_Lib_TestSuite\Common\src\all_tests.c
+   comment out all unwanted test groups.
+   e.g.  //    JTEST_GROUP_CALL(complex_math_tests);
+
+ - edit .\CMSIS\DSP\DSP_Lib_TestSuite\Common\src\<test group>/<test group>_group.c
+   comment out all unwanted sub test groups.
+   e.g. file .\DSP_Lib_TestSuite\Common\src\basic_math_tests\basic_math_test_group.c ->  //    JTEST_GROUP_CALL(abs_tests);
+
+ - edit .\CMSIS\DSP\DSP_Lib_TestSuite\Common\src\<test group>/<test>_tests.c
+   comment out all unwanted tests.
+   e.g. file .\DSP_Lib_TestSuite\Common\src\basic_math_tests\abs_tests.c  ->  //    JTEST_TEST_CALL(arm_abs_f32_test);
+
+
+Notes
+-----
+ - How to use ARM Clang (ARM Compiler 6):
+   in uVision 'Options for Target' tab you can select which compiler to use
+   by default uVision uses ARMCC V5 for Cortex-M devices and ARMCLANG V6 only for ARMv8M.
+   Only ARMv8M cores have been tested using ARMCLANG
+
+ - test data used for the tests is used as provided by DSP Concepts.
+
+ - some tests run for a very long time before they finish. This is expected
+ 
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/CMakeLists.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/CMakeLists.txt
new file mode 100644
index 0000000..2fbb191
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/CMakeLists.txt
@@ -0,0 +1,78 @@
+cmake_minimum_required (VERSION 3.6)
+
+project(DspRefLibs)
+
+# Needed to find the config modules
+list(APPEND CMAKE_MODULE_PATH ${CMAKE_CURRENT_SOURCE_DIR}/../..)
+
+
+
+
+set(REFSRC src/BasicMathFunctions/abs.c
+  src/BasicMathFunctions/add.c
+  src/BasicMathFunctions/dot_prod.c
+  src/BasicMathFunctions/mult.c
+  src/BasicMathFunctions/negate.c
+  src/BasicMathFunctions/offset.c
+  src/BasicMathFunctions/scale.c
+  src/BasicMathFunctions/shift.c
+  src/BasicMathFunctions/sub.c
+  src/ComplexMathFunctions/cmplx_conj.c
+  src/ComplexMathFunctions/cmplx_dot_prod.c
+  src/ComplexMathFunctions/cmplx_mag.c
+  src/ComplexMathFunctions/cmplx_mag_squared.c
+  src/ComplexMathFunctions/cmplx_mult_cmplx.c
+  src/ComplexMathFunctions/cmplx_mult_real.c
+  src/ControllerFunctions/pid.c
+  src/ControllerFunctions/sin_cos.c
+  src/FastMathFunctions/cos.c
+  src/FastMathFunctions/sin.c
+  src/FastMathFunctions/sqrt.c
+  src/FilteringFunctions/biquad.c
+  src/FilteringFunctions/conv.c
+  src/FilteringFunctions/correlate.c
+  src/FilteringFunctions/fir.c
+  src/FilteringFunctions/fir_decimate.c
+  src/FilteringFunctions/fir_interpolate.c
+  src/FilteringFunctions/fir_lattice.c
+  src/FilteringFunctions/fir_sparse.c
+  src/FilteringFunctions/iir_lattice.c
+  src/FilteringFunctions/lms.c
+  src/HelperFunctions/mat_helper.c
+  src/HelperFunctions/ref_helper.c
+  src/Intrinsics/intrinsics.c
+  src/MatrixFunctions/mat_add.c
+  src/MatrixFunctions/mat_cmplx_mult.c
+  src/MatrixFunctions/mat_inverse.c
+  src/MatrixFunctions/mat_mult.c
+  src/MatrixFunctions/mat_scale.c
+  src/MatrixFunctions/mat_sub.c
+  src/MatrixFunctions/mat_trans.c
+  src/StatisticsFunctions/max.c
+  src/StatisticsFunctions/mean.c
+  src/StatisticsFunctions/min.c
+  src/StatisticsFunctions/power.c
+  src/StatisticsFunctions/rms.c
+  src/StatisticsFunctions/std.c
+  src/StatisticsFunctions/var.c
+  src/SupportFunctions/copy.c
+  src/SupportFunctions/fill.c
+  src/SupportFunctions/fixed_to_fixed.c
+  src/SupportFunctions/fixed_to_float.c
+  src/SupportFunctions/float_to_fixed.c
+  src/TransformFunctions/bitreversal.c
+  src/TransformFunctions/cfft.c
+  src/TransformFunctions/dct4.c
+  src/TransformFunctions/rfft.c
+  )
+
+add_library(DspRefLibs STATIC ${REFSRC})
+
+include(config)
+configdsp(DspRefLibs ../../Source)
+
+### Includes
+target_include_directories(DspRefLibs PUBLIC "inc")
+target_include_directories(DspRefLibs PUBLIC "../../Include")
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/inc/ref.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/inc/ref.h
new file mode 100644
index 0000000..69d83d1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/inc/ref.h
@@ -0,0 +1,1401 @@
+
+#ifndef _REF_H
+#define _REF_H
+
+#include <math.h>
+#include <stdint.h>
+#include "arm_math.h"
+
+#ifdef	__cplusplus
+extern "C"
+{
+#endif
+
+#ifndef PI
+#define PI					3.14159265358979f
+#endif
+
+  /**
+   * @brief 8-bit fractional data type in 1.7 format.
+   */
+//  typedef int8_t q7_t;
+
+  /**
+   * @brief 16-bit fractional data type in 1.15 format.
+   */
+//  typedef int16_t q15_t;
+
+  /**
+   * @brief 32-bit fractional data type in 1.31 format.
+   */
+//  typedef int32_t q31_t;
+
+  /**
+   * @brief 64-bit fractional data type in 1.63 format.
+   */
+//  typedef int64_t q63_t;
+
+  /**
+   * @brief 32-bit floating-point type definition.
+   */
+//  typedef float float32_t;
+
+  /**
+   * @brief 64-bit floating-point type definition.
+   */
+//  typedef double float64_t;
+
+
+  /**
+   * @brief Error status returned by some functions in the library.
+   */
+
+  typedef enum
+  {
+    REF_Q7 = 0,
+    REF_Q15,
+    REF_Q31,
+    REF_F32,
+  } dataType;
+
+
+#ifndef FLT_MAX
+#define FLT_MAX  3.40282347e+38F
+#endif 
+
+#define DBL_MAX  1.79769313486231571e+308
+
+#ifndef FLT_MIN
+#define FLT_MIN  1.175494351e-38F
+#endif
+#define DBL_MIN  2.22507385850720138e-308
+
+#define SCHAR_MIN (-128)
+    /* mimimum value for an object of type signed char */
+#define SCHAR_MAX 127
+    /* maximum value for an object of type signed char */
+#define UCHAR_MAX 255
+    /* maximum value for an object of type unsigned char */
+#define SHRT_MIN  (-0x8000)
+    /* minimum value for an object of type short int */
+#define SHRT_MAX  0x7fff
+    /* maximum value for an object of type short int */
+#define USHRT_MAX 65535
+    /* maximum value for an object of type unsigned short int */
+#define INT_MIN   (~0x7fffffff)  /* -2147483648 and 0x80000000 are unsigned */
+    /* minimum value for an object of type int */
+#define INT_MAX   0x7fffffff
+    /* maximum value for an object of type int */
+#define UINT_MAX  0xffffffffU
+    /* maximum value for an object of type unsigned int */
+#define LONG_MIN  (~0x7fffffffL)
+    /* minimum value for an object of type long int */
+#define LONG_MAX  0x7fffffffL
+    /* maximum value for an object of type long int */
+#define ULONG_MAX 0xffffffffUL
+    /* maximum value for an object of type unsigned long int */
+
+	/*
+	 * Ref Lib Global Variables
+	 */
+extern float32_t scratchArray[];
+extern arm_cfft_instance_f32 ref_cfft_sR_f32_len8192;
+
+	/*
+	 * Ref Lib Functions
+	 */
+
+	/*
+	 * Helper Functions
+	 */
+q31_t ref_sat_n(q31_t num, uint32_t bits);
+
+q31_t ref_sat_q31(q63_t num);
+
+q15_t ref_sat_q15(q31_t num);
+
+q7_t ref_sat_q7(q15_t num);
+
+float32_t ref_pow(float32_t a, uint32_t b);
+
+extern float32_t tempMatrixArray[];
+
+float32_t ref_detrm(float32_t *pSrc, float32_t *temp, uint32_t size);
+
+void ref_cofact(float32_t *pSrc, float32_t *pDst, float32_t *temp, uint32_t size);
+
+float64_t ref_detrm64(float64_t *pSrc, float64_t *temp, uint32_t size);
+
+void ref_cofact64(float64_t *pSrc, float64_t *pDst, float64_t *temp, uint32_t size);
+
+	/*
+	 * Basic Math Functions
+	 */
+void ref_abs_f32(
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+void ref_abs_q31(
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_abs_q15(
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+void ref_abs_q7(
+  q7_t * pSrc,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+void ref_add_f32(
+  float32_t * pSrcA,
+  float32_t * pSrcB,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+void ref_add_q31(
+  q31_t * pSrcA,
+  q31_t * pSrcB,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_add_q15(
+  q15_t * pSrcA,
+  q15_t * pSrcB,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+void ref_add_q7(
+  q7_t * pSrcA,
+  q7_t * pSrcB,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+void ref_dot_prod_f32(
+  float32_t * pSrcA,
+  float32_t * pSrcB,
+  uint32_t blockSize,
+  float32_t * result);
+
+void ref_dot_prod_q31(
+  q31_t * pSrcA,
+  q31_t * pSrcB,
+  uint32_t blockSize,
+  q63_t * result);
+
+void ref_dot_prod_q15(
+  q15_t * pSrcA,
+  q15_t * pSrcB,
+  uint32_t blockSize,
+  q63_t * result);
+
+void ref_dot_prod_q7(
+  q7_t * pSrcA,
+  q7_t * pSrcB,
+  uint32_t blockSize,
+  q31_t * result);
+
+void ref_mult_f32(
+  float32_t * pSrcA,
+  float32_t * pSrcB,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+void ref_mult_q31(
+  q31_t * pSrcA,
+  q31_t * pSrcB,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_mult_q15(
+  q15_t * pSrcA,
+  q15_t * pSrcB,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+void ref_mult_q7(
+  q7_t * pSrcA,
+  q7_t * pSrcB,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+void ref_negate_f32(
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+void ref_negate_q31(
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_negate_q15(
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+void ref_negate_q7(
+  q7_t * pSrc,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+void ref_offset_f32(
+  float32_t * pSrc,
+  float32_t offset,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+void ref_offset_q31(
+  q31_t * pSrc,
+  q31_t offset,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_offset_q15(
+  q15_t * pSrc,
+  q15_t offset,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+void ref_offset_q7(
+  q7_t * pSrc,
+  q7_t offset,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+void ref_scale_f32(
+  float32_t * pSrc,
+  float32_t scale,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+void ref_scale_q31(
+  q31_t * pSrc,
+  q31_t scaleFract,
+  int8_t shift,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_scale_q15(
+  q15_t * pSrc,
+  q15_t scaleFract,
+  int8_t shift,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+void ref_scale_q7(
+  q7_t * pSrc,
+  q7_t scaleFract,
+  int8_t shift,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+void ref_shift_q31(
+  q31_t * pSrc,
+  int8_t shiftBits,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_shift_q15(
+  q15_t * pSrc,
+  int8_t shiftBits,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+void ref_shift_q7(
+  q7_t * pSrc,
+  int8_t shiftBits,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+void ref_sub_f32(
+  float32_t * pSrcA,
+  float32_t * pSrcB,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+void ref_sub_q31(
+  q31_t * pSrcA,
+  q31_t * pSrcB,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_sub_q15(
+  q15_t * pSrcA,
+  q15_t * pSrcB,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+void ref_sub_q7(
+  q7_t * pSrcA,
+  q7_t * pSrcB,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+	/*
+	 * Complex Math Functions
+	 */
+void ref_cmplx_conj_f32(
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t numSamples);
+
+void ref_cmplx_conj_q31(
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t numSamples);
+
+void ref_cmplx_conj_q15(
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t numSamples);
+
+void ref_cmplx_dot_prod_f32(
+  float32_t * pSrcA,
+  float32_t * pSrcB,
+  uint32_t numSamples,
+  float32_t * realResult,
+  float32_t * imagResult);
+
+void ref_cmplx_dot_prod_q31(
+  q31_t * pSrcA,
+  q31_t * pSrcB,
+  uint32_t numSamples,
+  q63_t * realResult,
+  q63_t * imagResult);
+
+void ref_cmplx_dot_prod_q15(
+  q15_t * pSrcA,
+  q15_t * pSrcB,
+  uint32_t numSamples,
+  q31_t * realResult,
+  q31_t * imagResult);
+
+void ref_cmplx_mag_f32(
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t numSamples);
+
+void ref_cmplx_mag_q31(
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t numSamples);
+
+void ref_cmplx_mag_q15(
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t numSamples);
+
+void ref_cmplx_mag_squared_f32(
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t numSamples);
+
+void ref_cmplx_mag_squared_q31(
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t numSamples);
+
+void ref_cmplx_mag_squared_q15(
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t numSamples);
+
+void ref_cmplx_mult_cmplx_f32(
+  float32_t * pSrcA,
+  float32_t * pSrcB,
+  float32_t * pDst,
+  uint32_t numSamples);
+
+void ref_cmplx_mult_cmplx_q31(
+  q31_t * pSrcA,
+  q31_t * pSrcB,
+  q31_t * pDst,
+  uint32_t numSamples);
+
+void ref_cmplx_mult_cmplx_q15(
+  q15_t * pSrcA,
+  q15_t * pSrcB,
+  q15_t * pDst,
+  uint32_t numSamples);
+
+void ref_cmplx_mult_real_f32(
+  float32_t * pSrcCmplx,
+  float32_t * pSrcReal,
+  float32_t * pCmplxDst,
+  uint32_t numSamples);
+
+void ref_cmplx_mult_real_q31(
+  q31_t * pSrcCmplx,
+  q31_t * pSrcReal,
+  q31_t * pCmplxDst,
+  uint32_t numSamples);
+
+void ref_cmplx_mult_real_q15(
+  q15_t * pSrcCmplx,
+  q15_t * pSrcReal,
+  q15_t * pCmplxDst,
+  uint32_t numSamples);
+
+	/*
+	 * Controller Functions
+	 */
+void ref_sin_cos_f32(
+  float32_t theta,
+  float32_t * pSinVal,
+  float32_t * pCosVal);
+
+void ref_sin_cos_q31(
+  q31_t theta,
+  q31_t * pSinVal,
+  q31_t * pCosVal);
+
+float32_t ref_pid_f32(
+	arm_pid_instance_f32 * S,
+	float32_t in);
+
+q31_t ref_pid_q31(
+	arm_pid_instance_q31 * S,
+	q31_t in);
+
+q15_t ref_pid_q15(
+	arm_pid_instance_q15 * S,
+	q15_t in);
+
+	/*
+	 * Fast Math Functions
+	 */
+#define ref_sin_f32(a) sinf(a)
+
+q31_t ref_sin_q31(q31_t x);
+
+q15_t ref_sin_q15(q15_t x);
+
+#define ref_cos_f32(a) cosf(a)
+
+q31_t ref_cos_q31(q31_t x);
+
+q15_t ref_cos_q15(q15_t x);
+
+arm_status ref_sqrt_q31(q31_t in, q31_t * pOut);
+
+arm_status ref_sqrt_q15(q15_t in, q15_t * pOut);
+
+	/*
+	 * Filtering Functions
+	 */
+void ref_biquad_cascade_df2T_f32(
+	const arm_biquad_cascade_df2T_instance_f32 * S,
+	float32_t * pSrc,
+	float32_t * pDst,
+	uint32_t blockSize);
+	
+void ref_biquad_cascade_stereo_df2T_f32(
+	const arm_biquad_cascade_stereo_df2T_instance_f32 * S,
+	float32_t * pSrc,
+	float32_t * pDst,
+	uint32_t blockSize);
+	
+void ref_biquad_cascade_df2T_f64(
+	const arm_biquad_cascade_df2T_instance_f64 * S,
+	float64_t * pSrc,
+	float64_t * pDst,
+	uint32_t blockSize);
+
+void ref_biquad_cascade_df1_f32(
+  const arm_biquad_casd_df1_inst_f32 * S,
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+  
+void ref_biquad_cas_df1_32x64_q31(
+  const arm_biquad_cas_df1_32x64_ins_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_biquad_cascade_df1_q31(
+  const arm_biquad_casd_df1_inst_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_biquad_cascade_df1_fast_q31(
+  const arm_biquad_casd_df1_inst_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_biquad_cascade_df1_fast_q15(
+  const arm_biquad_casd_df1_inst_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+void ref_biquad_cascade_df1_q15(
+  const arm_biquad_casd_df1_inst_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+void ref_conv_f32(
+  float32_t * pSrcA,
+  uint32_t 		srcALen,
+  float32_t * pSrcB,
+  uint32_t 		srcBLen,
+  float32_t * pDst);
+
+arm_status ref_conv_partial_f32(
+  float32_t * pSrcA,
+  uint32_t srcALen,
+  float32_t * pSrcB,
+  uint32_t srcBLen,
+  float32_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints);
+
+void ref_conv_q31(
+  q31_t * pSrcA,
+  uint32_t srcALen,
+  q31_t * pSrcB,
+  uint32_t srcBLen,
+  q31_t * pDst);
+
+void ref_conv_fast_q31(
+  q31_t * pSrcA,
+  uint32_t srcALen,
+  q31_t * pSrcB,
+  uint32_t srcBLen,
+  q31_t * pDst);
+
+arm_status ref_conv_partial_q31(
+  q31_t * pSrcA,
+  uint32_t srcALen,
+  q31_t * pSrcB,
+  uint32_t srcBLen,
+  q31_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints);
+
+arm_status ref_conv_partial_fast_q31(
+  q31_t * pSrcA,
+  uint32_t srcALen,
+  q31_t * pSrcB,
+  uint32_t srcBLen,
+  q31_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints);
+
+void ref_conv_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst);
+
+#define ref_conv_opt_q15(pSrcA, srcALen, pSrcB, srcBLen, pDst,  \
+                         pScratch1, pScratch2)                  \
+    ref_conv_q15(pSrcA, srcALen, pSrcB, srcBLen, pDst)
+
+void ref_conv_fast_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst);
+  
+void ref_conv_fast_opt_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst,
+  q15_t * pScratch1,
+  q15_t * pScratch2);
+
+arm_status ref_conv_partial_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints);
+
+#define ref_conv_partial_opt_q15(pSrcA, srcALen, pSrcB, srcBLen, pDst,  \
+                                 firstIndex, numPoints,                 \
+                                 pScratch1, pScratch2)                  \
+    ref_conv_partial_q15(pSrcA, srcALen, pSrcB, srcBLen, pDst,          \
+                         firstIndex, numPoints)
+
+arm_status ref_conv_partial_fast_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints);
+  
+arm_status ref_conv_partial_fast_opt_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints,
+  q15_t * pScratch1,
+  q15_t * pScratch2);
+
+void ref_conv_q7(
+  q7_t * pSrcA,
+  uint32_t srcALen,
+  q7_t * pSrcB,
+  uint32_t srcBLen,
+  q7_t * pDst);
+
+#define ref_conv_opt_q7(pSrcA, srcALen, pSrcB, srcBLen, pDst,   \
+                        pScratch1, pScratch2)                   \
+    ref_conv_q7(pSrcA, srcALen, pSrcB, srcBLen, pDst)
+
+arm_status ref_conv_partial_q7(
+  q7_t * pSrcA,
+  uint32_t srcALen,
+  q7_t * pSrcB,
+  uint32_t srcBLen,
+  q7_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints);
+
+#define ref_conv_partial_opt_q7(pSrcA, srcALen, pSrcB, srcBLen, pDst,   \
+                                firstIndex, numPoints,                  \
+                                pScratch1, pScratch2)                   \
+    ref_conv_partial_q7(pSrcA, srcALen, pSrcB, srcBLen, pDst,           \
+                        firstIndex, numPoints)
+
+void ref_correlate_f32(
+  float32_t * pSrcA,
+  uint32_t srcALen,
+  float32_t * pSrcB,
+  uint32_t srcBLen,
+  float32_t * pDst);
+
+void ref_correlate_q31(
+  q31_t * pSrcA,
+  uint32_t srcALen,
+  q31_t * pSrcB,
+  uint32_t srcBLen,
+  q31_t * pDst);
+
+void ref_correlate_fast_q31(
+  q31_t * pSrcA,
+  uint32_t srcALen,
+  q31_t * pSrcB,
+  uint32_t srcBLen,
+  q31_t * pDst);
+
+void ref_correlate_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst);
+
+#define ref_correlate_opt_q15(pSrcA, srcALen, pSrcB, srcBLen, pDst,  \
+                         pScratch1)                                  \
+    ref_correlate_q15(pSrcA, srcALen, pSrcB, srcBLen, pDst)
+
+void ref_correlate_fast_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst);
+
+void ref_correlate_fast_opt_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst,
+  q15_t * pScratch);
+    
+void ref_correlate_q7(
+  q7_t * pSrcA,
+  uint32_t srcALen,
+  q7_t * pSrcB,
+  uint32_t srcBLen,
+  q7_t * pDst);
+
+#define ref_correlate_opt_q7(pSrcA, srcALen, pSrcB, srcBLen, pDst,   \
+                        pScratch1, pScratch2)                        \
+    ref_correlate_q7(pSrcA, srcALen, pSrcB, srcBLen, pDst)
+
+void ref_fir_f32(
+	const arm_fir_instance_f32 * S,
+	float32_t * pSrc,
+	float32_t * pDst,
+	uint32_t blockSize);
+
+void ref_fir_q31(
+  const arm_fir_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_fir_fast_q31(
+  const arm_fir_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_fir_q15(
+  const arm_fir_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+void ref_fir_fast_q15(
+  const arm_fir_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+void ref_fir_q7(
+  const arm_fir_instance_q7 * S,
+  q7_t * pSrc,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+void ref_fir_decimate_f32(
+  const arm_fir_decimate_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+void ref_fir_decimate_q31(
+  const arm_fir_decimate_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_fir_decimate_fast_q31(
+  const arm_fir_decimate_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_fir_decimate_q15(
+  const arm_fir_decimate_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+void ref_fir_decimate_fast_q15(
+  const arm_fir_decimate_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+void ref_fir_lattice_f32(
+  const arm_fir_lattice_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+void ref_fir_lattice_q31(
+  const arm_fir_lattice_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_fir_lattice_q15(
+  const arm_fir_lattice_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+void ref_fir_sparse_f32(
+  arm_fir_sparse_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pDst,
+  float32_t * pScratchIn,
+  uint32_t blockSize);
+
+void ref_fir_sparse_q31(
+  arm_fir_sparse_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  q31_t * pScratchIn,
+  uint32_t blockSize);
+
+void ref_fir_sparse_q15(
+  arm_fir_sparse_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  q15_t * pScratchIn,
+  q31_t * pScratchOut,
+  uint32_t blockSize);
+
+void ref_fir_sparse_q7(
+  arm_fir_sparse_instance_q7 * S,
+  q7_t *pSrc,
+  q7_t *pDst,
+  q7_t *pScratchIn,
+  q31_t * pScratchOut,
+  uint32_t blockSize);
+
+void ref_iir_lattice_f32(
+  const arm_iir_lattice_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+void ref_iir_lattice_q31(
+  const arm_iir_lattice_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_iir_lattice_q15(
+  const arm_iir_lattice_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+void ref_lms_f32(
+  const arm_lms_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pRef,
+  float32_t * pOut,
+  float32_t * pErr,
+  uint32_t blockSize);
+
+void ref_lms_norm_f32(
+  arm_lms_norm_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pRef,
+  float32_t * pOut,
+  float32_t * pErr,
+  uint32_t blockSize);
+
+void ref_lms_q31(
+  const arm_lms_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pRef,
+  q31_t * pOut,
+  q31_t * pErr,
+  uint32_t blockSize);
+
+void ref_lms_norm_q31(
+  arm_lms_norm_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pRef,
+  q31_t * pOut,
+  q31_t * pErr,
+  uint32_t blockSize);
+
+void ref_lms_q15(
+  const arm_lms_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pRef,
+  q15_t * pOut,
+  q15_t * pErr,
+  uint32_t blockSize);
+
+void ref_lms_norm_q15(
+  arm_lms_norm_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pRef,
+  q15_t * pOut,
+  q15_t * pErr,
+  uint32_t blockSize);
+
+void ref_fir_interpolate_f32(
+  const arm_fir_interpolate_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+void ref_fir_interpolate_q31(
+  const arm_fir_interpolate_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_fir_interpolate_q15(
+  const arm_fir_interpolate_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+	/*
+	 * Matrix Functions
+	 */
+arm_status ref_mat_cmplx_mult_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+  arm_matrix_instance_f32 * pDst);
+
+arm_status ref_mat_cmplx_mult_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+  arm_matrix_instance_q31 * pDst);
+
+arm_status ref_mat_cmplx_mult_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+  arm_matrix_instance_q15 * pDst);
+
+arm_status ref_mat_inverse_f32(
+  const arm_matrix_instance_f32 * pSrc,
+  arm_matrix_instance_f32 * pDst);
+
+arm_status ref_mat_inverse_f64(
+  const arm_matrix_instance_f64 * pSrc,
+  arm_matrix_instance_f64 * pDst);
+
+arm_status ref_mat_mult_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+  arm_matrix_instance_f32 * pDst);
+
+arm_status ref_mat_mult_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+  arm_matrix_instance_q31 * pDst);
+
+/* Alias for testing purposes*/
+#define ref_mat_mult_fast_q31 ref_mat_mult_q31
+
+arm_status ref_mat_mult_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+  arm_matrix_instance_q15 * pDst);
+
+/* Alias for testing purposes*/
+#define ref_mat_mult_fast_q15 ref_mat_mult_q15
+
+arm_status ref_mat_scale_f32(
+  const arm_matrix_instance_f32 * pSrc,
+  float32_t scale,
+  arm_matrix_instance_f32 * pDst);
+
+arm_status ref_mat_scale_q31(
+  const arm_matrix_instance_q31 * pSrc,
+  q31_t scale,
+  int32_t shift,
+  arm_matrix_instance_q31 * pDst);
+
+arm_status ref_mat_scale_q15(
+  const arm_matrix_instance_q15 * pSrc,
+  q15_t scale,
+  int32_t shift,
+  arm_matrix_instance_q15 * pDst);
+
+arm_status ref_mat_sub_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+  arm_matrix_instance_f32 * pDst);
+
+arm_status ref_mat_sub_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+  arm_matrix_instance_q31 * pDst);
+
+arm_status ref_mat_sub_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+  arm_matrix_instance_q15 * pDst);
+
+arm_status ref_mat_trans_f64(
+  const arm_matrix_instance_f64 * pSrc,
+  arm_matrix_instance_f64 * pDst);
+
+arm_status ref_mat_trans_f32(
+  const arm_matrix_instance_f32 * pSrc,
+  arm_matrix_instance_f32 * pDst);
+
+arm_status ref_mat_trans_q31(
+  const arm_matrix_instance_q31 * pSrc,
+  arm_matrix_instance_q31 * pDst);
+
+arm_status ref_mat_trans_q15(
+  const arm_matrix_instance_q15 * pSrc,
+  arm_matrix_instance_q15 * pDst);
+
+arm_status ref_mat_add_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+  arm_matrix_instance_f32 * pDst);
+
+arm_status ref_mat_add_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+  arm_matrix_instance_q31 * pDst);
+
+arm_status ref_mat_add_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+  arm_matrix_instance_q15 * pDst);
+
+	/*
+	 * Statistics Functions
+	 */
+void ref_max_f32(
+  float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult,
+  uint32_t * pIndex);
+
+void ref_max_q31(
+  q31_t * pSrc,
+  uint32_t blockSize,
+  q31_t * pResult,
+  uint32_t * pIndex);
+
+void ref_max_q15(
+  q15_t * pSrc,
+  uint32_t blockSize,
+  q15_t * pResult,
+  uint32_t * pIndex);
+
+void ref_max_q7(
+  q7_t * pSrc,
+  uint32_t blockSize,
+  q7_t * pResult,
+  uint32_t * pIndex);
+
+void ref_mean_f32(
+  float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult);
+
+void ref_mean_q31(
+  q31_t * pSrc,
+  uint32_t blockSize,
+  q31_t * pResult);
+
+void ref_mean_q15(
+  q15_t * pSrc,
+  uint32_t blockSize,
+  q15_t * pResult);
+
+void ref_mean_q7(
+  q7_t * pSrc,
+  uint32_t blockSize,
+  q7_t * pResult);
+
+void ref_min_f32(
+  float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult,
+  uint32_t * pIndex);
+
+void ref_min_q31(
+  q31_t * pSrc,
+  uint32_t blockSize,
+  q31_t * pResult,
+  uint32_t * pIndex);
+
+void ref_min_q15(
+  q15_t * pSrc,
+  uint32_t blockSize,
+  q15_t * pResult,
+  uint32_t * pIndex);
+
+void ref_min_q7(
+  q7_t * pSrc,
+  uint32_t blockSize,
+  q7_t * pResult,
+  uint32_t * pIndex);
+
+void ref_power_f32(
+  float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult);
+
+void ref_power_q31(
+  q31_t * pSrc,
+  uint32_t blockSize,
+  q63_t * pResult);
+
+void ref_power_q15(
+  q15_t * pSrc,
+  uint32_t blockSize,
+  q63_t * pResult);
+
+void ref_power_q7(
+  q7_t * pSrc,
+  uint32_t blockSize,
+  q31_t * pResult);
+
+void ref_rms_f32(
+  float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult);
+
+void ref_rms_q31(
+  q31_t * pSrc,
+  uint32_t blockSize,
+  q31_t * pResult);
+
+void ref_rms_q15(
+  q15_t * pSrc,
+  uint32_t blockSize,
+  q15_t * pResult);
+
+void ref_std_f32(
+  float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult);
+
+void ref_std_q31(
+  q31_t * pSrc,
+  uint32_t blockSize,
+  q31_t * pResult);
+
+void ref_std_q15(
+  q15_t * pSrc,
+  uint32_t blockSize,
+  q15_t * pResult);
+
+void ref_var_f32(
+  float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult);
+
+void ref_var_q31(
+  q31_t * pSrc,
+  uint32_t blockSize,
+  q31_t * pResult);
+
+void ref_var_q15(
+  q15_t * pSrc,
+  uint32_t blockSize,
+  q15_t * pResult);
+
+	/*
+	 * Support Functions
+	 */
+void ref_copy_f32(
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+void ref_copy_q31(
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_copy_q15(
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+void ref_copy_q7(
+  q7_t * pSrc,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+void ref_fill_f32(
+  float32_t value,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+void ref_fill_q31(
+  q31_t value,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_fill_q15(
+  q15_t value,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+void ref_fill_q7(
+  q7_t value,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+void ref_q31_to_q15(
+  q31_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+void ref_q31_to_q7(
+  q31_t * pSrc,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+void ref_q15_to_q31(
+  q15_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_q15_to_q7(
+  q15_t * pSrc,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+void ref_q7_to_q31(
+  q7_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_q7_to_q15(
+  q7_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+void ref_q63_to_float(
+  q63_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+void ref_q31_to_float(
+  q31_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+void ref_q15_to_float(
+  q15_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+void ref_q7_to_float(
+  q7_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+void ref_float_to_q31(
+  float32_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+void ref_float_to_q15(
+  float32_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+void ref_float_to_q7(
+  float32_t * pSrc,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+	/*
+	 * Transform Functions
+	 */
+void ref_cfft_f32(
+   const arm_cfft_instance_f32 * S,
+   float32_t * p1,
+   uint8_t ifftFlag,
+   uint8_t bitReverseFlag);
+	 
+void ref_cfft_q31(
+	const arm_cfft_instance_q31 * S,
+    q31_t * p1,
+    uint8_t ifftFlag,
+    uint8_t bitReverseFlag);
+	 
+void ref_cfft_q15(
+	const arm_cfft_instance_q15 * S,
+    q15_t * p1,
+    uint8_t ifftFlag,
+    uint8_t bitReverseFlag);
+
+void ref_cfft_radix2_f32(
+	const arm_cfft_radix2_instance_f32 * S,
+	float32_t * pSrc);
+
+void ref_cfft_radix2_q31(
+	const arm_cfft_radix2_instance_q31 * S,
+	q31_t * pSrc);
+
+void ref_cfft_radix2_q15(
+	const arm_cfft_radix2_instance_q15 * S,
+	q15_t * pSrc);
+
+void ref_cfft_radix4_f32(
+	const arm_cfft_radix4_instance_f32 * S,
+	float32_t * pSrc);
+
+void ref_cfft_radix4_q31(
+	const arm_cfft_radix4_instance_q31 * S,
+	q31_t * pSrc);
+
+void ref_cfft_radix4_q15(
+	const arm_cfft_radix4_instance_q15 * S,
+	q15_t * pSrc);
+
+void ref_rfft_f32(
+	arm_rfft_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pDst);
+
+void ref_rfft_fast_f32(
+	arm_rfft_fast_instance_f32 * S,
+	float32_t * p, float32_t * pOut,
+	uint8_t ifftFlag);
+
+void ref_rfft_q31(
+  const arm_rfft_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst);
+
+void ref_rfft_q15(
+  const arm_rfft_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst);
+
+void ref_dct4_f32(
+  const arm_dct4_instance_f32 * S,
+  float32_t * pState,
+  float32_t * pInlineBuffer);
+
+void ref_dct4_q31(
+  const arm_dct4_instance_q31 * S,
+  q31_t * pState,
+  q31_t * pInlineBuffer);
+
+void ref_dct4_q15(
+  const arm_dct4_instance_q15 * S,
+  q15_t * pState,
+  q15_t * pInlineBuffer);
+
+	/*
+	 * Intrinsics
+	 */
+q31_t ref__QADD8(q31_t x, q31_t y);
+q31_t ref__QSUB8(q31_t x, q31_t y);
+q31_t ref__QADD16(q31_t x, q31_t y);
+q31_t ref__SHADD16(q31_t x, q31_t y);
+q31_t ref__QSUB16(q31_t x, q31_t y);
+q31_t ref__SHSUB16(q31_t x, q31_t y);
+q31_t ref__QASX(q31_t x, q31_t y);
+q31_t ref__SHASX(q31_t x, q31_t y);
+q31_t ref__QSAX(q31_t x, q31_t y);
+q31_t ref__SHSAX(q31_t x, q31_t y);
+q31_t ref__SMUSDX(q31_t x, q31_t y);
+q31_t ref__SMUADX(q31_t x, q31_t y);
+q31_t ref__QADD(q31_t x, q31_t y);
+q31_t ref__QSUB(q31_t x, q31_t y);
+q31_t ref__SMLAD(q31_t x, q31_t y, q31_t sum);
+q31_t ref__SMLADX(q31_t x, q31_t y, q31_t sum);
+q31_t ref__SMLSDX(q31_t x, q31_t y, q31_t sum);
+q63_t ref__SMLALD(q31_t x, q31_t y, q63_t sum);
+q63_t ref__SMLALDX(q31_t x, q31_t y, q63_t sum);
+q31_t ref__SMUAD(q31_t x, q31_t y);
+q31_t ref__SMUSD(q31_t x, q31_t y);
+q31_t ref__SXTB16(q31_t x);
+
+#ifdef	__cplusplus
+}
+#endif
+
+#endif
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/BasicMathFunctions.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/BasicMathFunctions.c
new file mode 100644
index 0000000..3f4dfbc
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/BasicMathFunctions.c
@@ -0,0 +1,11 @@
+
+#include "abs.c"
+#include "add.c"
+#include "dot_prod.c"
+#include "mult.c"
+#include "negate.c"
+#include "offset.c"
+#include "scale.c"
+#include "shift.c"
+#include "sub.c"
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/abs.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/abs.c
new file mode 100644
index 0000000..9aba7d1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/abs.c
@@ -0,0 +1,53 @@
+#include "ref.h"
+
+void ref_abs_f32(
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = pSrc[i] < 0 ? -pSrc[i] : pSrc[i];
+	}
+}
+
+void ref_abs_q31(
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = pSrc[i] < 0 ? -pSrc[i] : pSrc[i];
+	}
+}
+
+void ref_abs_q15(
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = pSrc[i] < 0 ? -pSrc[i] : pSrc[i];
+	}
+}
+
+void ref_abs_q7(
+  q7_t * pSrc,
+  q7_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = pSrc[i] < 0 ? -pSrc[i] : pSrc[i];
+	}
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/add.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/add.c
new file mode 100644
index 0000000..75976aa
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/add.c
@@ -0,0 +1,57 @@
+#include "ref.h"
+
+void ref_add_f32(
+  float32_t * pSrcA,
+  float32_t * pSrcB,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = pSrcA[i] + pSrcB[i];
+	}
+}
+
+void ref_add_q31(
+  q31_t * pSrcA,
+  q31_t * pSrcB,
+  q31_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = ref_sat_q31( (q63_t)pSrcA[i] + pSrcB[i] );
+	}
+}
+
+void ref_add_q15(
+  q15_t * pSrcA,
+  q15_t * pSrcB,
+  q15_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = ref_sat_q15( (q31_t)pSrcA[i] + pSrcB[i] );
+	}
+}
+
+void ref_add_q7(
+  q7_t * pSrcA,
+  q7_t * pSrcB,
+  q7_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = ref_sat_q7( (q15_t)pSrcA[i] + pSrcB[i] );
+	}
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/dot_prod.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/dot_prod.c
new file mode 100644
index 0000000..3fa3c82
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/dot_prod.c
@@ -0,0 +1,65 @@
+#include "ref.h"
+
+void ref_dot_prod_f32(
+  float32_t * pSrcA,
+  float32_t * pSrcB,
+  uint32_t blockSize,
+  float32_t * result)
+{
+	uint32_t i;
+  float32_t sum = 0.0f;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		sum += pSrcA[i] * pSrcB[i];
+	}
+  *result = sum;
+}
+
+void ref_dot_prod_q31(
+  q31_t * pSrcA,
+  q31_t * pSrcB,
+  uint32_t blockSize,
+  q63_t * result)
+{
+	uint32_t i;
+  q63_t sum = 0.0f;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		sum += ((q63_t)pSrcA[i] * pSrcB[i]) >> 14; //16.48
+	}
+  *result = sum;
+}
+
+void ref_dot_prod_q15(
+  q15_t * pSrcA,
+  q15_t * pSrcB,
+  uint32_t blockSize,
+  q63_t * result)
+{
+	uint32_t i;
+  q63_t sum = 0.0f;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		sum += (q31_t)pSrcA[i] * pSrcB[i]; //34.30
+	}
+  *result = sum;
+}
+
+void ref_dot_prod_q7(
+  q7_t * pSrcA,
+  q7_t * pSrcB,
+  uint32_t blockSize,
+  q31_t * result)
+{
+	uint32_t i;
+  q31_t sum = 0.0f;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		sum += (q31_t)pSrcA[i] * pSrcB[i]; //18.14
+	}
+  *result = sum;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/mult.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/mult.c
new file mode 100644
index 0000000..b14d907
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/mult.c
@@ -0,0 +1,64 @@
+#include "ref.h"
+
+void ref_mult_f32(
+  float32_t * pSrcA,
+  float32_t * pSrcB,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = pSrcA[i] * pSrcB[i];
+	}
+}
+
+void ref_mult_q31(
+  q31_t * pSrcA,
+  q31_t * pSrcB,
+  q31_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	q63_t temp;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		temp = ((q63_t)pSrcA[i] * pSrcB[i]) >> 32;
+		temp = temp << 1;
+		pDst[i] = ref_sat_q31(temp);
+	}
+}
+
+void ref_mult_q15(
+  q15_t * pSrcA,
+  q15_t * pSrcB,
+  q15_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	q31_t temp;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		temp = ((q31_t)pSrcA[i] * pSrcB[i]) >> 15; //this comment is for JD, this is specifically 15 and not 16 like the q31 case might imply.  This is because CMSIS DSP lib does it this way.  No other reason.
+		pDst[i] = ref_sat_q15(temp);
+	}
+}
+
+void ref_mult_q7(
+  q7_t * pSrcA,
+  q7_t * pSrcB,
+  q7_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	q15_t temp;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		temp = ((q15_t)pSrcA[i] * pSrcB[i]) >> 7;
+		pDst[i] = ref_sat_q7(temp);
+	}
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/negate.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/negate.c
new file mode 100644
index 0000000..7ee1299
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/negate.c
@@ -0,0 +1,53 @@
+#include "ref.h"
+
+void ref_negate_f32(
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = -pSrc[i];
+	}
+}
+
+void ref_negate_q31(
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = -pSrc[i];
+	}
+}
+
+void ref_negate_q15(
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = -pSrc[i];
+	}
+}
+
+void ref_negate_q7(
+  q7_t * pSrc,
+  q7_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = -pSrc[i];
+	}
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/offset.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/offset.c
new file mode 100644
index 0000000..7493ed1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/offset.c
@@ -0,0 +1,57 @@
+#include "ref.h"
+
+void ref_offset_f32(
+  float32_t * pSrc,
+  float32_t offset,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = pSrc[i] + offset;
+	}
+}
+
+void ref_offset_q31(
+  q31_t * pSrc,
+  q31_t offset,
+  q31_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = ref_sat_q31( (q63_t)pSrc[i] + offset );
+	}
+}
+
+void ref_offset_q15(
+  q15_t * pSrc,
+  q15_t offset,
+  q15_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = ref_sat_q15( (q31_t)pSrc[i] + offset );
+	}
+}
+
+void ref_offset_q7(
+  q7_t * pSrc,
+  q7_t offset,
+  q7_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = ref_sat_q7( (q15_t)pSrc[i] + offset );
+	}
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/scale.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/scale.c
new file mode 100644
index 0000000..065079f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/scale.c
@@ -0,0 +1,69 @@
+#include "ref.h"
+
+void ref_scale_f32(
+  float32_t * pSrc,
+  float32_t scale,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = pSrc[i] * scale;
+	}
+}
+
+void ref_scale_q31(
+  q31_t * pSrc,
+  q31_t scaleFract,
+  int8_t shift,
+  q31_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+  int8_t kShift = shift + 1;                     /* Shift to apply after scaling */
+  int8_t sign = (kShift & 0x80);
+	q63_t temp;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		temp = ((q63_t) pSrc[i] * scaleFract) >> 32;
+		if (sign)
+			pDst[i] = temp >> -kShift;
+		else
+			pDst[i] = ref_sat_q31( (q63_t)temp << kShift );
+	}
+}
+
+void ref_scale_q15(
+  q15_t * pSrc,
+  q15_t scaleFract,
+  int8_t shift,
+  q15_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+  int8_t kShift = 15 - shift;                      /* Shift to apply after scaling */
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = ref_sat_q15(((q31_t) pSrc[i] * scaleFract) >> kShift);
+	}
+}
+
+void ref_scale_q7(
+  q7_t * pSrc,
+  q7_t scaleFract,
+  int8_t shift,
+  q7_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+  int8_t kShift = 7 - shift;                      /* Shift to apply after scaling */
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = ref_sat_q7(((q15_t) pSrc[i] * scaleFract) >> kShift);
+	}
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/shift.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/shift.c
new file mode 100644
index 0000000..7d8a049
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/shift.c
@@ -0,0 +1,73 @@
+#include "ref.h"
+
+void ref_shift_q31(
+  q31_t * pSrc,
+  int8_t shiftBits,
+  q31_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	if (shiftBits < 0)
+	{
+		for(i=0;i<blockSize;i++)
+		{
+			pDst[i] = pSrc[i] << shiftBits;
+		}
+	}
+	else
+	{
+		for(i=0;i<blockSize;i++)
+		{
+			pDst[i] = pSrc[i] >> -shiftBits;
+		}
+	}
+}
+
+void ref_shift_q15(
+  q15_t * pSrc,
+  int8_t shiftBits,
+  q15_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	if (shiftBits < 0)
+	{
+		for(i=0;i<blockSize;i++)
+		{
+			pDst[i] = pSrc[i] << shiftBits;
+		}
+	}
+	else
+	{
+		for(i=0;i<blockSize;i++)
+		{
+			pDst[i] = pSrc[i] >> -shiftBits;
+		}
+	}
+}
+
+void ref_shift_q7(
+  q7_t * pSrc,
+  int8_t shiftBits,
+  q7_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	if (shiftBits < 0)
+	{
+		for(i=0;i<blockSize;i++)
+		{
+			pDst[i] = pSrc[i] << shiftBits;
+		}
+	}
+	else
+	{
+		for(i=0;i<blockSize;i++)
+		{
+			pDst[i] = pSrc[i] >> -shiftBits;
+		}
+	}
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/sub.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/sub.c
new file mode 100644
index 0000000..996459b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/BasicMathFunctions/sub.c
@@ -0,0 +1,57 @@
+#include "ref.h"
+
+void ref_sub_f32(
+  float32_t * pSrcA,
+  float32_t * pSrcB,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = pSrcA[i] - pSrcB[i];
+	}
+}
+
+void ref_sub_q31(
+  q31_t * pSrcA,
+  q31_t * pSrcB,
+  q31_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = ref_sat_q31( (q63_t)pSrcA[i] - pSrcB[i] );
+	}
+}
+
+void ref_sub_q15(
+  q15_t * pSrcA,
+  q15_t * pSrcB,
+  q15_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = ref_sat_q15( (q31_t)pSrcA[i] - pSrcB[i] );
+	}
+}
+
+void ref_sub_q7(
+  q7_t * pSrcA,
+  q7_t * pSrcB,
+  q7_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = ref_sat_q7( (q15_t)pSrcA[i] - pSrcB[i] );
+	}
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/ComplexMathFunctions.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/ComplexMathFunctions.c
new file mode 100644
index 0000000..4db36be
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/ComplexMathFunctions.c
@@ -0,0 +1,8 @@
+
+#include "cmplx_conj.c"
+#include "cmplx_dot_prod.c"
+#include "cmplx_mag.c"
+#include "cmplx_mag_squared.c"
+#include "cmplx_mult_cmplx.c"
+#include "cmplx_mult_real.c"
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_conj.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_conj.c
new file mode 100644
index 0000000..00ca7d3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_conj.c
@@ -0,0 +1,40 @@
+#include "ref.h"
+
+void ref_cmplx_conj_f32(
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t numSamples)
+{
+	uint32_t i;
+	for(i=0;i<numSamples*2;i+=2)
+	{
+		pDst[i] = pSrc[i];
+		pDst[i+1] = -pSrc[i+1];
+	}
+}
+
+void ref_cmplx_conj_q31(
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t numSamples)
+{
+	uint32_t i;
+	for(i=0;i<numSamples*2;i+=2)
+	{
+		pDst[i] = pSrc[i];
+		pDst[i+1] = -pSrc[i+1];
+	}
+}
+
+void ref_cmplx_conj_q15(
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t numSamples)
+{
+	uint32_t i;
+	for(i=0;i<numSamples*2;i+=2)
+	{
+		pDst[i] = pSrc[i];
+		pDst[i+1] = -pSrc[i+1];
+	}
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_dot_prod.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_dot_prod.c
new file mode 100644
index 0000000..22830ce
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_dot_prod.c
@@ -0,0 +1,72 @@
+#include "ref.h"
+
+void ref_cmplx_dot_prod_f32(
+  float32_t * pSrcA,
+  float32_t * pSrcB,
+  uint32_t numSamples,
+  float32_t * realResult,
+  float32_t * imagResult)
+{
+	float32_t sumr, sumi;
+	uint32_t i;
+	
+	sumr = 0;
+	sumi = 0;
+	
+	for(i=0;i<numSamples*2;i+=2)
+	{
+		sumr += pSrcA[i] * pSrcB[i]   - pSrcA[i+1] * pSrcB[i+1];
+		sumi += pSrcA[i] * pSrcB[i+1] + pSrcA[i+1] * pSrcB[i];
+	}
+	
+	*realResult = sumr;
+	*imagResult = sumi;
+}
+
+void ref_cmplx_dot_prod_q31(
+  q31_t * pSrcA,
+  q31_t * pSrcB,
+  uint32_t numSamples,
+  q63_t * realResult,
+  q63_t * imagResult)
+{
+	q63_t sumr, sumi;
+	uint32_t i;
+	
+	sumr = 0;
+	sumi = 0;
+	
+	for(i=0;i<numSamples*2;i+=2)
+	{
+		//shifting down 14 here to provide guard bits
+		sumr += (((q63_t)pSrcA[i] * pSrcB[i]  ) >> 14) - (((q63_t)pSrcA[i+1] * pSrcB[i+1]) >> 14);
+		sumi += (((q63_t)pSrcA[i] * pSrcB[i+1]) >> 14) + (((q63_t)pSrcA[i+1] * pSrcB[i]  ) >> 14);
+	}
+	
+	*realResult = sumr;
+	*imagResult = sumi;
+}
+
+void ref_cmplx_dot_prod_q15(
+  q15_t * pSrcA,
+  q15_t * pSrcB,
+  uint32_t numSamples,
+  q31_t * realResult,
+  q31_t * imagResult)
+{
+	q63_t sumr, sumi;
+	uint32_t i;
+	
+	sumr = 0;
+	sumi = 0;
+	
+	for(i=0;i<numSamples*2;i+=2)
+	{
+		sumr += (q31_t)pSrcA[i] * pSrcB[i]   - (q31_t)pSrcA[i+1] * pSrcB[i+1];
+		sumi += (q31_t)pSrcA[i] * pSrcB[i+1] + (q31_t)pSrcA[i+1] * pSrcB[i];
+	}
+	
+	//shifting down 6 at the end here because there are already 32 guard bits available, this method is more accurate
+	*realResult = (q31_t)(sumr >> 6);
+	*imagResult = (q31_t)(sumi >> 6);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_mag.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_mag.c
new file mode 100644
index 0000000..1c2ddc8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_mag.c
@@ -0,0 +1,49 @@
+#include "ref.h"
+
+void ref_cmplx_mag_f32(
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t numSamples)
+{
+	uint32_t i;
+	
+	for(i=0;i<numSamples*2;i+=2)
+	{
+		*pDst++ = sqrtf(pSrc[i] * pSrc[i] + pSrc[i+1] * pSrc[i+1]);
+	}
+}
+
+void ref_cmplx_mag_q31(
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t numSamples)
+{
+	uint32_t i;
+	q31_t acc0,acc1,out;
+	
+	for(i=0;i<numSamples*2;i+=2)
+	{
+		acc0 = (q31_t)(((q63_t)pSrc[i] * pSrc[i]) >> 33);
+		acc1 = (q31_t)(((q63_t)pSrc[i+1] * pSrc[i+1]) >> 33);
+		out = acc0 + acc1;
+		*pDst++ = (q31_t)(sqrtf((float)out / 2147483648.0f) * 2147483648.0f);
+	}
+}
+
+void ref_cmplx_mag_q15(
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t numSamples)
+{
+	uint32_t i;
+	q31_t acc0,acc1;
+	q15_t out;
+	
+	for(i=0;i<numSamples*2;i+=2)
+	{
+		acc0 = pSrc[i] * pSrc[i];
+		acc1 = pSrc[i+1] * pSrc[i+1];
+		out = (q15_t) (((q63_t) acc0 + acc1) >> 17);
+		*pDst++ = (q15_t)(sqrtf((float)out / 32768.0f) * 32768.0f);
+	}
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_mag_squared.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_mag_squared.c
new file mode 100644
index 0000000..6dd8681
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_mag_squared.c
@@ -0,0 +1,46 @@
+#include "ref.h"
+
+void ref_cmplx_mag_squared_f32(
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t numSamples)
+{
+	uint32_t i;
+	
+	for(i=0;i<numSamples*2;i+=2)
+	{
+		*pDst++ = pSrc[i] * pSrc[i] + pSrc[i+1] * pSrc[i+1];
+	}
+}
+
+void ref_cmplx_mag_squared_q31(
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t numSamples)
+{
+	uint32_t i;
+	q31_t acc0,acc1;
+	
+	for(i=0;i<numSamples*2;i+=2)
+	{
+		acc0 = (q31_t)(((q63_t)pSrc[i] * pSrc[i]) >> 33);
+		acc1 = (q31_t)(((q63_t)pSrc[i+1] * pSrc[i+1]) >> 33);
+		*pDst++ = acc0 + acc1;
+	}
+}
+
+void ref_cmplx_mag_squared_q15(
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t numSamples)
+{
+	uint32_t i;
+	q31_t acc0,acc1;
+	
+	for(i=0;i<numSamples*2;i+=2)
+	{
+		acc0 = pSrc[i] * pSrc[i];
+		acc1 = pSrc[i+1] * pSrc[i+1];
+		*pDst++ = (q15_t) (((q63_t) acc0 + acc1) >> 17);
+	}
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_mult_cmplx.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_mult_cmplx.c
new file mode 100644
index 0000000..61ac49c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_mult_cmplx.c
@@ -0,0 +1,56 @@
+#include "ref.h"
+
+void ref_cmplx_mult_cmplx_f32(
+  float32_t * pSrcA,
+  float32_t * pSrcB,
+  float32_t * pDst,
+  uint32_t numSamples)
+{
+	uint32_t i;
+	
+	for(i=0;i<numSamples*2;i+=2)
+	{
+		pDst[i]   = pSrcA[i] * pSrcB[i]   - pSrcA[i+1] * pSrcB[i+1];
+		pDst[i+1] = pSrcA[i] * pSrcB[i+1] + pSrcA[i+1] * pSrcB[i];
+	}
+}
+
+void ref_cmplx_mult_cmplx_q31(
+  q31_t * pSrcA,
+  q31_t * pSrcB,
+  q31_t * pDst,
+  uint32_t numSamples)
+{
+	uint32_t i;
+	q31_t mul1, mul2, mul3, mul4;
+	
+	for(i=0;i<numSamples*2;i+=2)
+	{
+		mul1 = ((q63_t)pSrcA[i]   * pSrcB[i])   >> 33;
+		mul2 = ((q63_t)pSrcA[i+1] * pSrcB[i+1]) >> 33;
+		mul3 = ((q63_t)pSrcA[i]   * pSrcB[i+1]) >> 33;
+		mul4 = ((q63_t)pSrcA[i+1] * pSrcB[i])   >> 33;
+		pDst[i]   = mul1 - mul2;
+		pDst[i+1] = mul3 + mul4;
+	}
+}
+
+void ref_cmplx_mult_cmplx_q15(
+  q15_t * pSrcA,
+  q15_t * pSrcB,
+  q15_t * pDst,
+  uint32_t numSamples)
+{
+	uint32_t i;
+	q31_t mul1, mul2, mul3, mul4;
+	
+	for(i=0;i<numSamples*2;i+=2)
+	{
+		mul1 = ((q31_t)pSrcA[i]   * pSrcB[i])   >> 17;
+		mul2 = ((q31_t)pSrcA[i+1] * pSrcB[i+1]) >> 17;
+		mul3 = ((q31_t)pSrcA[i]   * pSrcB[i+1]) >> 17;
+		mul4 = ((q31_t)pSrcA[i+1] * pSrcB[i])   >> 17;
+		pDst[i]   = mul1 - mul2;
+		pDst[i+1] = mul3 + mul4;
+	}
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_mult_real.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_mult_real.c
new file mode 100644
index 0000000..c273fd3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ComplexMathFunctions/cmplx_mult_real.c
@@ -0,0 +1,52 @@
+#include "ref.h"
+
+void ref_cmplx_mult_real_f32(
+  float32_t * pSrcCmplx,
+  float32_t * pSrcReal,
+  float32_t * pCmplxDst,
+  uint32_t numSamples)
+{
+	uint32_t i;
+	
+	for(i=0;i<numSamples;i++)
+	{
+		pCmplxDst[2*i+0] = pSrcCmplx[2*i+0] * pSrcReal[i];
+		pCmplxDst[2*i+1] = pSrcCmplx[2*i+1] * pSrcReal[i];
+	}
+}
+
+void ref_cmplx_mult_real_q31(
+  q31_t * pSrcCmplx,
+  q31_t * pSrcReal,
+  q31_t * pCmplxDst,
+  uint32_t numSamples)
+{
+	uint32_t i;
+	q31_t tempR, tempI;
+	
+	for(i=0;i<numSamples;i++)
+	{
+		tempR = ((q63_t) pSrcCmplx[2*i+0] * pSrcReal[i]) >> 32;
+		tempI = ((q63_t) pSrcCmplx[2*i+1] * pSrcReal[i]) >> 32;
+		pCmplxDst[2*i+0] = ref_sat_n(tempR, 31) << 1;
+		pCmplxDst[2*i+1] = ref_sat_n(tempI, 31) << 1;
+	}
+}
+
+void ref_cmplx_mult_real_q15(
+  q15_t * pSrcCmplx,
+  q15_t * pSrcReal,
+  q15_t * pCmplxDst,
+  uint32_t numSamples)
+{
+	uint32_t i;
+	q31_t tempR, tempI;
+	
+	for(i=0;i<numSamples;i++)
+	{
+		tempR = ((q31_t) pSrcCmplx[2*i+0] * pSrcReal[i]) >> 15;
+		tempI = ((q31_t) pSrcCmplx[2*i+1] * pSrcReal[i]) >> 15;
+		pCmplxDst[2*i+0] = ref_sat_q15(tempR);
+		pCmplxDst[2*i+1] = ref_sat_q15(tempI);
+	}
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ControllerFunctions/ControllerFunctions.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ControllerFunctions/ControllerFunctions.c
new file mode 100644
index 0000000..0c39953
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ControllerFunctions/ControllerFunctions.c
@@ -0,0 +1,4 @@
+
+#include "pid.c"
+#include "sin_cos.c"
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ControllerFunctions/pid.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ControllerFunctions/pid.c
new file mode 100644
index 0000000..652991e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ControllerFunctions/pid.c
@@ -0,0 +1,97 @@
+#include "ref.h"
+
+float32_t ref_pid_f32(
+	arm_pid_instance_f32 * S,
+	float32_t in)
+{
+	float32_t out;
+
+	/* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
+	out = S->state[2] + S->A0 * in + S->A1 * S->state[0] + S->A2 * S->state[1];
+
+	/* Update state */
+	S->state[1] = S->state[0];
+	S->state[0] = in;
+	S->state[2] = out;
+
+	/* return to application */
+	return (out);
+}
+
+q31_t ref_pid_q31(
+	arm_pid_instance_q31 * S,
+	q31_t in)
+{
+	q63_t acc;
+	q31_t out;
+
+	/* acc = A0 * x[n]  */
+	acc = (q63_t) S->A0 * in;
+
+	/* acc += A1 * x[n-1] */
+	acc += (q63_t) S->A1 * S->state[0];
+
+	/* acc += A2 * x[n-2]  */
+	acc += (q63_t) S->A2 * S->state[1];
+
+	/* convert output to 1.31 format to add y[n-1] */
+	out = (q31_t) (acc >> 31U);
+
+	/* out += y[n-1] */
+	out += S->state[2];
+
+	/* Update state */
+	S->state[1] = S->state[0];
+	S->state[0] = in;
+	S->state[2] = out;
+
+	/* return to application */
+	return (out);
+}
+
+q15_t ref_pid_q15(
+	arm_pid_instance_q15 * S,
+	q15_t in)
+{
+	q63_t acc;
+	q15_t out;
+	q15_t A1, A2;
+	
+#if defined (ARM_MATH_DSP)
+   
+#ifndef  ARM_MATH_BIG_ENDIAN
+	A2 = S->A1 >> 16;
+	A1 = (q15_t)S->A1;	
+#else
+	A1 = S->A1 >> 16;
+	A2 = (q15_t)S->A1;	
+#endif
+   
+#else
+	
+	A1 = S->A1;
+	A2 = S->A2;
+	
+#endif	
+	
+	/* acc = A0 * x[n]  */
+	acc = ((q31_t) S->A0) * in;
+
+	/* acc += A1 * x[n-1] + A2 * x[n-2]  */
+	acc += (q31_t) A1 * S->state[0];
+	acc += (q31_t) A2 * S->state[1];
+
+	/* acc += y[n-1] */
+	acc += (q31_t) S->state[2] << 15;
+
+	/* saturate the output */
+	out = ref_sat_q15(acc >> 15);
+
+	/* Update state */
+	S->state[1] = S->state[0];
+	S->state[0] = in;
+	S->state[2] = out;
+
+	/* return to application */
+	return (out);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ControllerFunctions/sin_cos.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ControllerFunctions/sin_cos.c
new file mode 100644
index 0000000..3dd3955
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/ControllerFunctions/sin_cos.c
@@ -0,0 +1,21 @@
+#include "ref.h"
+
+void ref_sin_cos_f32(
+  float32_t theta,
+  float32_t * pSinVal,
+  float32_t * pCosVal)
+{
+	//theta is given in degrees
+	*pSinVal = sinf(theta * 6.28318530717959f / 360.0f);
+	*pCosVal = cosf(theta * 6.28318530717959f / 360.0f);
+}
+
+void ref_sin_cos_q31(
+  q31_t theta,
+  q31_t * pSinVal,
+  q31_t * pCosVal)
+{
+	//theta is given in the range [-1,1) to represent [-pi,pi)
+	*pSinVal = (q31_t)(sinf((float32_t)theta * 3.14159265358979f / 2147483648.0f) * 2147483648.0f);
+	*pCosVal = (q31_t)(cosf((float32_t)theta * 3.14159265358979f / 2147483648.0f) * 2147483648.0f);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FastMathFunctions/FastMathFunctions.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FastMathFunctions/FastMathFunctions.c
new file mode 100644
index 0000000..bc59cb4
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FastMathFunctions/FastMathFunctions.c
@@ -0,0 +1,5 @@
+
+#include "cos.c"
+#include "sin.c"
+#include "sqrt.c"
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FastMathFunctions/cos.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FastMathFunctions/cos.c
new file mode 100644
index 0000000..245942f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FastMathFunctions/cos.c
@@ -0,0 +1,11 @@
+#include "ref.h"
+
+q31_t ref_cos_q31(q31_t x)
+{
+	return (q31_t)(cosf((float32_t)x * 6.28318530717959f / 2147483648.0f) * 2147483648.0f);
+}
+
+q15_t ref_cos_q15(q15_t x)
+{
+	return (q15_t)(cosf((float32_t)x * 6.28318530717959f / 32768.0f) * 32768.0f);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FastMathFunctions/sin.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FastMathFunctions/sin.c
new file mode 100644
index 0000000..ecd4aa0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FastMathFunctions/sin.c
@@ -0,0 +1,11 @@
+#include "ref.h"
+
+q31_t ref_sin_q31(q31_t x)
+{
+	return (q31_t)(sinf((float32_t)x * 6.28318530717959f / 2147483648.0f) * 2147483648.0f);
+}
+
+q15_t ref_sin_q15(q15_t x)
+{
+	return (q15_t)(sinf((float32_t)x * 6.28318530717959f / 32768.0f) * 32768.0f);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FastMathFunctions/sqrt.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FastMathFunctions/sqrt.c
new file mode 100644
index 0000000..30b42ee
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FastMathFunctions/sqrt.c
@@ -0,0 +1,15 @@
+#include "ref.h"
+
+arm_status ref_sqrt_q31(q31_t in, q31_t * pOut)
+{
+	*pOut = (q31_t)(sqrtf((float32_t)in / 2147483648.0f) * 2147483648.0f);
+	
+	return ARM_MATH_SUCCESS;
+}
+
+arm_status ref_sqrt_q15(q15_t in, q15_t * pOut)
+{
+	*pOut = (q15_t)(sqrtf((float32_t)in / 32768.0f) * 32768.0f);
+	
+	return ARM_MATH_SUCCESS;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/FilteringFunctions.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/FilteringFunctions.c
new file mode 100644
index 0000000..8faec35
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/FilteringFunctions.c
@@ -0,0 +1,12 @@
+
+#include "biquad.c"
+#include "conv.c"
+#include "correlate.c"
+#include "fir.c"
+#include "fir_decimate.c"
+#include "fir_interpolate.c"
+#include "fir_lattice.c"
+#include "fir_sparse.c"
+#include "iir_lattice.c"
+#include "lms.c"
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/biquad.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/biquad.c
new file mode 100644
index 0000000..1eb7667
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/biquad.c
@@ -0,0 +1,713 @@
+#include "ref.h"
+
+void ref_biquad_cascade_df2T_f32(
+	const arm_biquad_cascade_df2T_instance_f32 * S,
+	float32_t * pSrc,
+	float32_t * pDst,
+	uint32_t blockSize)
+{
+        float32_t *pIn = pSrc;                         /*  source pointer            */
+        float32_t *pOut = pDst;                        /*  destination pointer       */
+        float32_t *pState = S->pState;                 /*  State pointer             */
+  const float32_t *pCoeffs = S->pCoeffs;               /*  coefficient pointer       */
+        float32_t acc;                                 /*  accumulator               */
+        float32_t b0, b1, b2, a1, a2;                  /*  Filter coefficients       */
+        float32_t Xn;                                  /*  temporary input           */
+        float32_t d1, d2;                              /*  state variables           */
+        uint32_t sample, stage = S->numStages;         /*  loop counters             */
+
+   do
+   {
+      /* Reading the coefficients */
+      b0 = *pCoeffs++;
+      b1 = *pCoeffs++;
+      b2 = *pCoeffs++;
+      a1 = *pCoeffs++;
+      a2 = *pCoeffs++;
+
+      /*Reading the state values */
+      d1 = pState[0];
+      d2 = pState[1];
+
+      sample = blockSize;
+
+      while (sample > 0U)
+      {
+         /* Read the input */
+         Xn = *pIn++;
+
+         /* y[n] = b0 * x[n] + d1 */
+         acc = (b0 * Xn) + d1;
+
+         /* Store the result in the accumulator in the destination buffer. */
+         *pOut++ = acc;
+
+         /* Every time after the output is computed state should be updated. */
+         /* d1 = b1 * x[n] + a1 * y[n] + d2 */
+         d1 = (b1 * Xn + a1 * acc) + d2;
+
+         /* d2 = b2 * x[n] + a2 * y[n] */
+         d2 = (b2 * Xn) + (a2 * acc);
+
+         /* decrement the loop counter */
+         sample--;
+      }
+
+      /* Store the updated state variables back into the state array */
+      *pState++ = d1;
+      *pState++ = d2;
+
+      /* The current stage input is given as the output to the next stage */
+      pIn = pDst;
+
+      /*Reset the output working pointer */
+      pOut = pDst;
+
+      /* decrement the loop counter */
+      stage--;
+
+   } while (stage > 0U);
+}
+
+
+void ref_biquad_cascade_stereo_df2T_f32(
+	const arm_biquad_cascade_stereo_df2T_instance_f32 * S,
+	      float32_t * pSrc,
+	      float32_t * pDst,
+	      uint32_t blockSize)
+{
+        float32_t *pIn = pSrc;                         /*  source pointer            */
+        float32_t *pOut = pDst;                        /*  destination pointer       */
+        float32_t *pState = S->pState;                 /*  State pointer             */
+  const float32_t *pCoeffs = S->pCoeffs;               /*  coefficient pointer       */
+        float32_t acc1a, acc1b;                        /*  accumulator               */
+        float32_t b0, b1, b2, a1, a2;                  /*  Filter coefficients       */
+        float32_t Xn1a, Xn1b;                          /*  temporary input           */
+        float32_t d1a, d2a, d1b, d2b;                  /*  state variables           */
+        uint32_t sample, stage = S->numStages;         /*  loop counters             */
+
+    do
+    {
+        /* Reading the coefficients */
+        b0 = *pCoeffs++;
+        b1 = *pCoeffs++;
+        b2 = *pCoeffs++;
+        a1 = *pCoeffs++;
+        a2 = *pCoeffs++;
+
+        /*Reading the state values */
+        d1a = pState[0];
+        d2a = pState[1];
+        d1b = pState[2];
+        d2b = pState[3];
+
+        sample = blockSize;
+
+        while (sample > 0U)
+        {
+            /* Read the input */
+            Xn1a = *pIn++; //Channel a
+            Xn1b = *pIn++; //Channel b
+
+            /* y[n] = b0 * x[n] + d1 */
+            acc1a = (b0 * Xn1a) + d1a;
+            acc1b = (b0 * Xn1b) + d1b;
+
+            /* Store the result in the accumulator in the destination buffer. */
+            *pOut++ = acc1a;
+            *pOut++ = acc1b;
+
+            /* Every time after the output is computed state should be updated. */
+            /* d1 = b1 * x[n] + a1 * y[n] + d2 */
+            d1a = ((b1 * Xn1a) + (a1 * acc1a)) + d2a;
+            d1b = ((b1 * Xn1b) + (a1 * acc1b)) + d2b;
+
+            /* d2 = b2 * x[n] + a2 * y[n] */
+            d2a = (b2 * Xn1a) + (a2 * acc1a);
+            d2b = (b2 * Xn1b) + (a2 * acc1b);
+
+            /* decrement the loop counter */
+            sample--;
+        }
+
+        /* Store the updated state variables back into the state array */
+        *pState++ = d1a;
+        *pState++ = d2a;
+        *pState++ = d1b;
+        *pState++ = d2b;
+
+        /* The current stage input is given as the output to the next stage */
+        pIn = pDst;
+
+        /*Reset the output working pointer */
+        pOut = pDst;
+
+        /* decrement the loop counter */
+        stage--;
+
+    } while (stage > 0U);
+	
+}
+
+void ref_biquad_cascade_df2T_f64(
+	const arm_biquad_cascade_df2T_instance_f64 * S,
+	float64_t * pSrc,
+	float64_t * pDst,
+	uint32_t blockSize)
+{
+   float64_t *pIn = pSrc;                         /*  source pointer            */
+   float64_t *pOut = pDst;                        /*  destination pointer       */
+   float64_t *pState = S->pState;                 /*  State pointer             */
+   float64_t *pCoeffs = S->pCoeffs;               /*  coefficient pointer       */
+   float64_t acc;                                 /*  accumulator               */
+   float64_t b0, b1, b2, a1, a2;                  /*  Filter coefficients       */
+   float64_t Xn;                                  /*  temporary input           */
+   float64_t d1, d2;                              /*  state variables           */
+   uint32_t sample, stage = S->numStages;         /*  loop counters             */
+
+   do
+   {
+      /* Reading the coefficients */
+      b0 = *pCoeffs++;
+      b1 = *pCoeffs++;
+      b2 = *pCoeffs++;
+      a1 = *pCoeffs++;
+      a2 = *pCoeffs++;
+
+      /*Reading the state values */
+      d1 = pState[0];
+      d2 = pState[1];
+
+      sample = blockSize;
+
+      while (sample > 0U)
+      {
+         /* Read the input */
+         Xn = *pIn++;
+
+         /* y[n] = b0 * x[n] + d1 */
+         acc = (b0 * Xn) + d1;
+
+         /* Store the result in the accumulator in the destination buffer. */
+         *pOut++ = acc;
+
+         /* Every time after the output is computed state should be updated. */
+         /* d1 = b1 * x[n] + a1 * y[n] + d2 */
+         d1 = (b1 * Xn + a1 * acc) + d2;
+
+         /* d2 = b2 * x[n] + a2 * y[n] */
+         d2 = (b2 * Xn) + (a2 * acc);
+
+         /* decrement the loop counter */
+         sample--;
+      }
+
+      /* Store the updated state variables back into the state array */
+      *pState++ = d1;
+      *pState++ = d2;
+
+      /* The current stage input is given as the output to the next stage */
+      pIn = pDst;
+
+      /*Reset the output working pointer */
+      pOut = pDst;
+
+      /* decrement the loop counter */
+      stage--;
+
+   } while (stage > 0U);
+}
+
+void ref_biquad_cascade_df1_f32(
+  const arm_biquad_casd_df1_inst_f32 * S,
+        float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize)
+{
+        float32_t *pIn = pSrc;                         /*  source pointer            */
+        float32_t *pOut = pDst;                        /*  destination pointer       */
+        float32_t *pState = S->pState;                 /*  pState pointer            */
+  const float32_t *pCoeffs = S->pCoeffs;               /*  coefficient pointer       */
+        float32_t acc;                                 /*  Simulates the accumulator */
+        float32_t b0, b1, b2, a1, a2;                  /*  Filter coefficients       */
+        float32_t Xn1, Xn2, Yn1, Yn2;                  /*  Filter pState variables   */
+        float32_t Xn;                                  /*  temporary input           */
+        uint32_t sample, stage = S->numStages;         /*  loop counters             */
+
+  do
+  {
+    /* Reading the coefficients */
+    b0 = *pCoeffs++;
+    b1 = *pCoeffs++;
+    b2 = *pCoeffs++;
+    a1 = *pCoeffs++;
+    a2 = *pCoeffs++;
+
+    /* Reading the pState values */
+    Xn1 = pState[0];
+    Xn2 = pState[1];
+    Yn1 = pState[2];
+    Yn2 = pState[3];
+
+    /*      The variables acc holds the output value that is computed:        
+     *    acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1]   + a2 * y[n-2]        
+     */
+
+    sample = blockSize;
+
+    while (sample > 0U)
+    {
+      /* Read the input */
+      Xn = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      acc = (b0 * Xn) + (b1 * Xn1) + (b2 * Xn2) + (a1 * Yn1) + (a2 * Yn2);
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = acc;
+
+      /* Every time after the output is computed state should be updated. */
+      /* The states should be updated as:    */
+      /* Xn2 = Xn1    */
+      /* Xn1 = Xn     */
+      /* Yn2 = Yn1    */
+      /* Yn1 = acc   */
+      Xn2 = Xn1;
+      Xn1 = Xn;
+      Yn2 = Yn1;
+      Yn1 = acc;
+
+      /* decrement the loop counter */
+      sample--;
+    }
+
+    /*  Store the updated state variables back into the pState array */
+    *pState++ = Xn1;
+    *pState++ = Xn2;
+    *pState++ = Yn1;
+    *pState++ = Yn2;
+
+    /*  The first stage goes from the input buffer to the output buffer. */
+    /*  Subsequent numStages  occur in-place in the output buffer */
+    pIn = pDst;
+
+    /* Reset the output pointer */
+    pOut = pDst;
+
+    /* decrement the loop counter */
+    stage--;
+
+  } while (stage > 0U);
+}
+
+void ref_biquad_cas_df1_32x64_q31(
+  const arm_biquad_cas_df1_32x64_ins_q31 * S,
+        q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+        q31_t *pIn = pSrc;                             /*  input pointer initialization  			*/
+        q31_t *pOut = pDst;                            /*  output pointer initialization 			*/
+        q63_t *pState = S->pState;                     /*  state pointer initialization  			*/
+  const q31_t *pCoeffs = S->pCoeffs;                   /*  coeff pointer initialization  			*/
+        q63_t acc;                                     /*  accumulator                   			*/
+        q31_t Xn1, Xn2;                                /*  Input Filter state variables  			*/
+        q63_t Yn1, Yn2;                                /*  Output Filter state variables 			*/
+        q31_t b0, b1, b2, a1, a2;                      /*  Filter coefficients           			*/
+        q31_t Xn;                                      /*  temporary input               			*/
+        int32_t shift = (int32_t) S->postShift + 1;    /*  Shift to be applied to the output 	*/
+        uint32_t sample, stage = S->numStages;         /*  loop counters                     	*/
+        q31_t acc_l, acc_h;                            /*  temporary output               		*/
+        uint32_t uShift = ((uint32_t) S->postShift + 1U);
+        uint32_t lShift = 32U - uShift;                /*  Shift to be applied to the output 	*/
+
+  do
+  {
+    /* Reading the coefficients */
+    b0 = *pCoeffs++;
+    b1 = *pCoeffs++;
+    b2 = *pCoeffs++;
+    a1 = *pCoeffs++;
+    a2 = *pCoeffs++;
+
+    /* Reading the state values */
+    Xn1 = pState[0];
+    Xn2 = pState[1];
+    Yn1 = pState[2];
+    Yn2 = pState[3];
+
+    sample = blockSize;
+
+    while (sample > 0U)
+    {
+      /* Read the input */
+      Xn = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      acc = (q63_t)Xn*b0 + (q63_t)Xn1*b1 + (q63_t)Xn2*b2;
+      /* acc +=  a1 * y[n-1] */
+      acc += mult32x64(Yn1, a1);
+      /* acc +=  a2 * y[n-2] */
+      acc += mult32x64(Yn2, a2);
+
+      /* Every time after the output is computed state should be updated. */
+      Xn2 = Xn1;
+      Xn1 = Xn;
+      Yn2 = Yn1;
+
+      /* The result is converted to 1.63, Yn1 variable is reused  */
+      Yn1 = acc << shift;
+
+      /* Calc lower part of acc */
+      acc_l = acc & 0xffffffff;
+
+      /* Calc upper part of acc */
+      acc_h = (acc >> 32) & 0xffffffff;
+
+      /* Apply shift for lower part of acc and upper part of acc */
+      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;
+
+      /* Store the output in the destination buffer in 1.31 format. */
+      *pOut++ = acc_h;
+
+      /* decrement the loop counter */
+      sample--;
+    }
+
+    /*  The first stage output is given as input to the second stage. */
+    pIn = pDst;
+
+    /* Reset to destination buffer working pointer */
+    pOut = pDst;
+
+    /*  Store the updated state variables back into the pState array */
+    *pState++ = (q63_t) Xn1;
+    *pState++ = (q63_t) Xn2;
+    *pState++ = Yn1;
+    *pState++ = Yn2;
+
+  } while (--stage);
+}
+
+void ref_biquad_cascade_df1_q31(
+  const arm_biquad_casd_df1_inst_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize)
+{	
+        q63_t acc;                                     /*  accumulator                   */
+        uint32_t uShift = ((uint32_t) S->postShift + 1U);
+        uint32_t lShift = 32U - uShift;                /*  Shift to be applied to the output */
+        q31_t *pIn = pSrc;                             /*  input pointer initialization  */
+        q31_t *pOut = pDst;                            /*  output pointer initialization */
+        q31_t *pState = S->pState;                     /*  pState pointer initialization */
+  const q31_t *pCoeffs = S->pCoeffs;                   /*  coeff pointer initialization  */
+        q31_t Xn1, Xn2, Yn1, Yn2;                      /*  Filter state variables        */
+        q31_t b0, b1, b2, a1, a2;                      /*  Filter coefficients           */
+        q31_t Xn;                                      /*  temporary input               */
+        uint32_t sample, stage = S->numStages;         /*  loop counters                 */
+
+  do
+  {
+    /* Reading the coefficients */
+    b0 = *pCoeffs++;
+    b1 = *pCoeffs++;
+    b2 = *pCoeffs++;
+    a1 = *pCoeffs++;
+    a2 = *pCoeffs++;
+
+    /* Reading the state values */
+    Xn1 = pState[0];
+    Xn2 = pState[1];
+    Yn1 = pState[2];
+    Yn2 = pState[3];
+
+    /*      The variables acc holds the output value that is computed:         
+     *    acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]         
+     */
+
+    sample = blockSize;
+
+    while (sample > 0U)
+    {
+      /* Read the input */
+      Xn = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      /* acc =  b0 * x[n] */
+      acc = (q63_t) b0 *Xn;
+
+      /* acc +=  b1 * x[n-1] */
+      acc += (q63_t) b1 *Xn1;
+      /* acc +=  b[2] * x[n-2] */
+      acc += (q63_t) b2 *Xn2;
+      /* acc +=  a1 * y[n-1] */
+      acc += (q63_t) a1 *Yn1;
+      /* acc +=  a2 * y[n-2] */
+      acc += (q63_t) a2 *Yn2;
+
+      /* The result is converted to 1.31  */
+      acc = acc >> lShift;
+
+      /* Every time after the output is computed state should be updated. */
+      /* The states should be updated as:  */
+      /* Xn2 = Xn1    */
+      /* Xn1 = Xn     */
+      /* Yn2 = Yn1    */
+      /* Yn1 = acc    */
+      Xn2 = Xn1;
+      Xn1 = Xn;
+      Yn2 = Yn1;
+      Yn1 = (q31_t) acc;
+
+      /* Store the output in the destination buffer. */
+      *pOut++ = (q31_t) acc;
+
+      /* decrement the loop counter */
+      sample--;
+    }
+
+    /*  The first stage goes from the input buffer to the output buffer. */
+    /*  Subsequent stages occur in-place in the output buffer */
+    pIn = pDst;
+
+    /* Reset to destination pointer */
+    pOut = pDst;
+
+    /*  Store the updated state variables back into the pState array */
+    *pState++ = Xn1;
+    *pState++ = Xn2;
+    *pState++ = Yn1;
+    *pState++ = Yn2;
+
+  } while (--stage);
+}
+
+
+void ref_biquad_cascade_df1_fast_q31(
+  const arm_biquad_casd_df1_inst_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize)
+{
+        q31_t acc = 0;                                 /*  accumulator                   */
+        q31_t Xn1, Xn2, Yn1, Yn2;                      /*  Filter state variables        */
+        q31_t b0, b1, b2, a1, a2;                      /*  Filter coefficients           */
+        q31_t *pIn = pSrc;                             /*  input pointer initialization  */
+        q31_t *pOut = pDst;                            /*  output pointer initialization */
+        q31_t *pState = S->pState;                     /*  pState pointer initialization */
+  const q31_t *pCoeffs = S->pCoeffs;                   /*  coeff pointer initialization  */
+        q31_t Xn;                                      /*  temporary input               */
+        int32_t shift = (int32_t) S->postShift + 1;    /*  Shift to be applied to the output */
+        uint32_t sample, stage = S->numStages;         /*  loop counters                     */
+
+  do
+  {
+    /* Reading the coefficients */
+    b0 = *pCoeffs++;
+    b1 = *pCoeffs++;
+    b2 = *pCoeffs++;
+    a1 = *pCoeffs++;
+    a2 = *pCoeffs++;
+
+    /* Reading the state values */
+    Xn1 = pState[0];
+    Xn2 = pState[1];
+    Yn1 = pState[2];
+    Yn2 = pState[3];
+		
+    sample = blockSize;
+
+   while (sample > 0U)
+   {
+      /* Read the input */
+      Xn = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */    
+      mult_32x32_keep32_R(acc, b0, Xn);
+      multAcc_32x32_keep32_R(acc, b1, Xn1);
+      multAcc_32x32_keep32_R(acc, b2, Xn2);
+      multAcc_32x32_keep32_R(acc, a1, Yn1);
+      multAcc_32x32_keep32_R(acc, a2, Yn2);
+
+      /* The result is converted to 1.31  */
+      acc <<= shift;
+
+      /* Every time after the output is computed state should be updated. */
+      Xn2 = Xn1;
+      Xn1 = Xn;
+      Yn2 = Yn1;
+      Yn1 = acc;
+
+      /* Store the output in the destination buffer. */
+      *pOut++ = acc;
+
+      /* decrement the loop counter */
+      sample--;
+   }
+
+    /*  The first stage goes from the input buffer to the output buffer. */
+    /*  Subsequent stages occur in-place in the output buffer */
+    pIn = pDst;
+
+    /* Reset to destination pointer */
+    pOut = pDst;
+
+    /*  Store the updated state variables back into the pState array */
+    *pState++ = Xn1;
+    *pState++ = Xn2;
+    *pState++ = Yn1;
+    *pState++ = Yn2;
+
+  } while (--stage);
+}
+
+void ref_biquad_cascade_df1_fast_q15(
+  const arm_biquad_casd_df1_inst_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize)
+{
+	      q15_t *pIn = pSrc;                             			/*  Source pointer                           */
+	      q15_t *pOut = pDst;                            			/*  Destination pointer                      */
+	      q15_t b0, b1, b2, a1, a2;                      			/*  Filter coefficients           				*/
+	      q15_t Xn1, Xn2, Yn1, Yn2;                      			/*  Filter state variables        				*/
+	      q15_t Xn;                                      			/*  temporary input               				*/
+	      q31_t acc;                                     			/*  Accumulator                              */
+	      int32_t shift = (15 - (int32_t) S->postShift); 			/*  Post shift                               */
+	      q15_t *pState = S->pState;                     			/*  State pointer                            */
+  const q15_t *pCoeffs = S->pCoeffs;                   			/*  Coefficient pointer                      */
+        uint32_t sample, stage = (uint32_t) S->numStages;   /*  Stage loop counter                          */
+
+  do
+  {
+    /* Reading the coefficients */
+    b0 = *pCoeffs++;
+    pCoeffs++;  // skip the 0 coefficient
+    b1 = *pCoeffs++;
+    b2 = *pCoeffs++;
+    a1 = *pCoeffs++;
+    a2 = *pCoeffs++;
+
+    /* Reading the state values */
+    Xn1 = pState[0];
+    Xn2 = pState[1];
+    Yn1 = pState[2];
+    Yn2 = pState[3];
+
+    sample = blockSize;
+
+    while (sample > 0U)
+    {
+      /* Read the input */
+      Xn = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      acc = (q31_t)b0*Xn + (q31_t)b1*Xn1 + (q31_t)b2*Xn2 + (q31_t)a1*Yn1 + (q31_t)a2*Yn2;
+
+      /* The result is converted to 1.15  */
+      acc = ref_sat_q15(acc >> shift);
+
+      /* Every time after the output is computed state should be updated. */
+      Xn2 = Xn1;
+      Xn1 = Xn;
+      Yn2 = Yn1;
+      Yn1 = (q15_t) acc;
+
+      /* Store the output in the destination buffer. */
+      *pOut++ = (q15_t) acc;
+
+      /* decrement the loop counter */
+      sample--;
+    }
+
+    /*  The first stage goes from the input buffer to the output buffer. */
+    /*  Subsequent stages occur in-place in the output buffer */
+    pIn = pDst;
+
+    /* Reset to destination pointer */
+    pOut = pDst;
+
+    /*  Store the updated state variables back into the pState array */
+    *pState++ = Xn1;
+    *pState++ = Xn2;
+    *pState++ = Yn1;
+    *pState++ = Yn2;
+
+  } while (--stage);
+}
+
+void ref_biquad_cascade_df1_q15(
+  const arm_biquad_casd_df1_inst_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize)
+{
+	      q15_t *pIn = pSrc;                             			/*  Source pointer                           */
+	      q15_t *pOut = pDst;                            			/*  Destination pointer                      */
+	      q15_t b0, b1, b2, a1, a2;                      			/*  Filter coefficients           				*/
+	      q15_t Xn1, Xn2, Yn1, Yn2;                      			/*  Filter state variables        				*/
+	      q15_t Xn;                                      			/*  temporary input               				*/
+	      q63_t acc;                                     			/*  Accumulator                              */
+	      int32_t shift = (15 - (int32_t) S->postShift); 			/*  Post shift                               */
+	      q15_t *pState = S->pState;                     			/*  State pointer                            */
+  const q15_t *pCoeffs = S->pCoeffs;                   			/*  Coefficient pointer                      */
+        uint32_t sample, stage = (uint32_t) S->numStages;   /*  Stage loop counter                          */
+
+  do
+  {
+    /* Reading the coefficients */
+    b0 = *pCoeffs++;
+    pCoeffs++;  // skip the 0 coefficient
+    b1 = *pCoeffs++;
+    b2 = *pCoeffs++;
+    a1 = *pCoeffs++;
+    a2 = *pCoeffs++;
+
+    /* Reading the state values */
+    Xn1 = pState[0];
+    Xn2 = pState[1];
+    Yn1 = pState[2];
+    Yn2 = pState[3];
+
+    sample = blockSize;
+
+    while (sample > 0U)
+    {
+      /* Read the input */
+      Xn = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      acc = (q31_t)b0*Xn + (q31_t)b1*Xn1 + (q31_t)b2*Xn2 + (q31_t)a1*Yn1 + (q31_t)a2*Yn2;
+
+      /* The result is converted to 1.15  */
+      acc = ref_sat_q15(acc >> shift);
+
+      /* Every time after the output is computed state should be updated. */
+      Xn2 = Xn1;
+      Xn1 = Xn;
+      Yn2 = Yn1;
+      Yn1 = (q15_t) acc;
+
+      /* Store the output in the destination buffer. */
+      *pOut++ = (q15_t) acc;
+
+      /* decrement the loop counter */
+      sample--;
+    }
+
+    /*  The first stage goes from the input buffer to the output buffer. */
+    /*  Subsequent stages occur in-place in the output buffer */
+    pIn = pDst;
+
+    /* Reset to destination pointer */
+    pOut = pDst;
+
+    /*  Store the updated state variables back into the pState array */
+    *pState++ = Xn1;
+    *pState++ = Xn2;
+    *pState++ = Yn1;
+    *pState++ = Yn2;
+
+  } while (--stage);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/conv.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/conv.c
new file mode 100644
index 0000000..b10c874
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/conv.c
@@ -0,0 +1,350 @@
+#include "ref.h"
+
+void ref_conv_f32(
+  float32_t * pSrcA,
+  uint32_t 		srcALen,
+  float32_t * pSrcB,
+  uint32_t 		srcBLen,
+  float32_t * pDst)
+{
+  float32_t sum;                                 /* Accumulator */
+  uint32_t i, j;                                 /* loop counters */
+
+  /* Loop to calculate convolution for output length number of times */
+  for (i = 0; i < srcALen + srcBLen - 1; i++)
+  {
+    /* Initialize sum with zero to carry out MAC operations */
+    sum = 0.0f;
+
+    /* Loop to perform MAC operations according to convolution equation */
+    for (j = 0; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if ((i - j < srcBLen) && (j < srcALen))
+      {
+        /* z[i] += x[i-j] * y[j] */
+        sum += pSrcB[i - j] * pSrcA[j];
+      }
+    }
+    /* Store the output in the destination buffer */
+    pDst[i] = sum;
+  }
+}
+
+arm_status ref_conv_partial_f32(
+  float32_t * pSrcA,
+  uint32_t srcALen,
+  float32_t * pSrcB,
+  uint32_t srcBLen,
+  float32_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints)
+{
+	ref_conv_f32(pSrcA,srcALen,pSrcB,srcBLen,pDst);
+	
+	return ARM_MATH_SUCCESS;
+}
+
+void ref_conv_q31(
+  q31_t * pSrcA,
+  uint32_t srcALen,
+  q31_t * pSrcB,
+  uint32_t srcBLen,
+  q31_t * pDst)
+{
+  q63_t sum;                                     /* Accumulator */
+  uint32_t i, j;                                 /* loop counter */
+
+  /* Loop to calculate output of convolution for output length number of times */
+  for (i = 0; i < srcALen + srcBLen - 1; i++)
+  {
+    /* Initialize sum with zero to carry on MAC operations */
+    sum = 0;
+
+    /* Loop to perform MAC operations according to convolution equation */
+    for (j = 0; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if ((i - j < srcBLen) && (j < srcALen))
+      {
+        /* z[i] += x[i-j] * y[j] */
+        sum += (q63_t) pSrcA[j] * (pSrcB[i - j]);
+      }
+    }
+
+    /* Store the output in the destination buffer */
+    pDst[i] = (q31_t)(sum >> 31U);
+  }
+}
+
+void ref_conv_fast_q31(
+  q31_t * pSrcA,
+  uint32_t srcALen,
+  q31_t * pSrcB,
+  uint32_t srcBLen,
+  q31_t * pDst)
+{
+  q31_t sum;                                     /* Accumulator */
+  uint32_t i, j;                                 /* loop counter */
+
+  /* Loop to calculate output of convolution for output length number of times */
+  for (i = 0; i < srcALen + srcBLen - 1; i++)
+  {
+    /* Initialize sum with zero to carry on MAC operations */
+    sum = 0;
+
+    /* Loop to perform MAC operations according to convolution equation */
+    for (j = 0; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if ((i - j < srcBLen) && (j < srcALen))
+      {
+        /* z[i] += x[i-j] * y[j] */
+				sum = (q31_t) ((((q63_t)sum << 32) +
+                      ((q63_t)pSrcA[j] * pSrcB[i - j])) >> 32);
+      }
+    }
+
+    /* Store the output in the destination buffer */
+    pDst[i] = (q31_t)(sum << 1U);
+  }
+}
+
+arm_status ref_conv_partial_q31(
+  q31_t * pSrcA,
+  uint32_t srcALen,
+  q31_t * pSrcB,
+  uint32_t srcBLen,
+  q31_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints)
+{
+	ref_conv_q31(pSrcA,srcALen,pSrcB,srcBLen,pDst);
+	
+	return ARM_MATH_SUCCESS;
+}
+
+arm_status ref_conv_partial_fast_q31(
+  q31_t * pSrcA,
+  uint32_t srcALen,
+  q31_t * pSrcB,
+  uint32_t srcBLen,
+  q31_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints)
+{
+	ref_conv_fast_q31(pSrcA,srcALen,pSrcB,srcBLen,pDst);
+   
+	return ARM_MATH_SUCCESS;
+}
+
+void ref_conv_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst)
+{
+  q63_t sum;                                     /* Accumulator */
+  uint32_t i, j;                                 /* loop counter */
+
+  /* Loop to calculate output of convolution for output length number of times */
+  for (i = 0; i < srcALen + srcBLen - 1; i++)
+  {
+    /* Initialize sum with zero to carry on MAC operations */
+    sum = 0;
+
+    /* Loop to perform MAC operations according to convolution equation */
+    for (j = 0; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if ((i - j < srcBLen) && (j < srcALen))
+      {
+        /* z[i] += x[i-j] * y[j] */
+        sum += (q31_t)pSrcA[j] * pSrcB[i - j];
+      }
+    }
+
+    /* Store the output in the destination buffer */
+    pDst[i] = ref_sat_q15(sum >> 15U);
+  }
+}
+
+arm_status ref_conv_partial_fast_opt_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints,
+  q15_t * pScratch1,
+  q15_t * pScratch2)
+{
+  q31_t sum;                                     /* Accumulator */
+  uint32_t i, j;                                 /* loop counter */
+
+  /* Loop to calculate output of convolution for output length number of times */
+  for (i = 0; i < srcALen + srcBLen - 1; i++)
+  {
+    /* Initialize sum with zero to carry on MAC operations */
+    sum = 0;
+
+    /* Loop to perform MAC operations according to convolution equation */
+    for (j = 0; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if ((i - j < srcBLen) && (j < srcALen))
+      {
+        /* z[i] += x[i-j] * y[j] */
+        sum += (q31_t)pSrcA[j] * pSrcB[i - j];
+      }
+    }
+
+    /* Store the output in the destination buffer */
+    pDst[i] = ref_sat_q15(sum >> 15U);
+  }
+	
+  return ARM_MATH_SUCCESS;
+}
+
+void ref_conv_fast_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst)
+{
+  q31_t sum;                                     /* Accumulator */
+  uint32_t i, j;                                 /* loop counter */
+
+  /* Loop to calculate output of convolution for output length number of times */
+  for (i = 0; i < srcALen + srcBLen - 1; i++)
+  {
+    /* Initialize sum with zero to carry on MAC operations */
+    sum = 0;
+
+    /* Loop to perform MAC operations according to convolution equation */
+    for (j = 0; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if ((i - j < srcBLen) && (j < srcALen))
+      {
+        /* z[i] += x[i-j] * y[j] */
+        sum += (q31_t)pSrcA[j] * pSrcB[i - j];
+      }
+    }
+
+    /* Store the output in the destination buffer */
+    pDst[i] = sum >> 15U;
+  }
+}
+
+void ref_conv_fast_opt_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst,
+  q15_t * pScratch1,
+  q15_t * pScratch2)
+{
+  q31_t sum;                                     /* Accumulator */
+  uint32_t i, j;                                 /* loop counter */
+
+  /* Loop to calculate output of convolution for output length number of times */
+  for (i = 0; i < srcALen + srcBLen - 1; i++)
+  {
+    /* Initialize sum with zero to carry on MAC operations */
+    sum = 0;
+
+    /* Loop to perform MAC operations according to convolution equation */
+    for (j = 0; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if ((i - j < srcBLen) && (j < srcALen))
+      {
+        /* z[i] += x[i-j] * y[j] */
+        sum += (q31_t)pSrcA[j] * pSrcB[i - j];
+      }
+    }
+
+    /* Store the output in the destination buffer */
+    pDst[i] = ref_sat_q15(sum >> 15U);
+  }
+}
+
+arm_status ref_conv_partial_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints)
+{
+	ref_conv_q15(pSrcA,srcALen,pSrcB,srcBLen,pDst);
+	
+	return ARM_MATH_SUCCESS;
+}
+
+arm_status ref_conv_partial_fast_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints)
+{
+	ref_conv_fast_q15(pSrcA,srcALen,pSrcB,srcBLen,pDst);
+	
+	return ARM_MATH_SUCCESS;
+}
+
+
+void ref_conv_q7(
+  q7_t * pSrcA,
+  uint32_t srcALen,
+  q7_t * pSrcB,
+  uint32_t srcBLen,
+  q7_t * pDst)
+{
+  q31_t sum;                                     /* Accumulator */
+  uint32_t i, j;                                 /* loop counter */
+
+  /* Loop to calculate output of convolution for output length number of times */
+  for (i = 0; i < srcALen + srcBLen - 1; i++)
+  {
+    /* Initialize sum with zero to carry on MAC operations */
+    sum = 0;
+
+    /* Loop to perform MAC operations according to convolution equation */
+    for (j = 0; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if ((i - j < srcBLen) && (j < srcALen))
+      {
+        /* z[i] += x[i-j] * y[j] */
+        sum += (q15_t)pSrcA[j] * pSrcB[i - j];
+      }
+    }
+
+    /* Store the output in the destination buffer */
+    pDst[i] = (q7_t)ref_sat_q7(sum >> 7);
+  }
+}
+
+arm_status ref_conv_partial_q7(
+  q7_t * pSrcA,
+  uint32_t srcALen,
+  q7_t * pSrcB,
+  uint32_t srcBLen,
+  q7_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints)
+{	
+	ref_conv_q7(pSrcA,srcALen,pSrcB,srcBLen,pDst);
+	
+	return ARM_MATH_SUCCESS;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/correlate.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/correlate.c
new file mode 100644
index 0000000..9ce170c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/correlate.c
@@ -0,0 +1,513 @@
+#include "ref.h"
+
+void ref_correlate_f32(
+  float32_t * pSrcA,
+  uint32_t srcALen,
+  float32_t * pSrcB,
+  uint32_t srcBLen,
+  float32_t * pDst)
+{
+  float32_t *pIn1 = pSrcA;                       /* inputA pointer 			*/
+  float32_t *pIn2 = pSrcB + (srcBLen - 1U);      /* inputB pointer 			*/
+  float32_t sum;                                 /* Accumulator 				*/
+  uint32_t i = 0U, j;                            /* loop counters 			*/
+  uint32_t inv = 0U;                             /* Reverse order flag 	*/
+  uint32_t tot = 0U;                             /* Length 							*/
+
+  /* The algorithm implementation is based on the lengths of the inputs. 
+   * srcB is always made to slide across srcA. 
+   * So srcBLen is always considered as shorter or equal to srcALen 
+   * But CORR(x, y) is reverse of CORR(y, x) 
+   * So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer 
+   * and a variable, inv is set to 1 
+   * If lengths are not equal then zero pad has to be done to make the two    
+   * inputs of same length. But to improve the performance, we include zeroes    
+   * in the output instead of zero padding either of the the inputs
+   * If srcALen > srcBLen, (srcALen - srcBLen) zeroes has to included in the    
+   * starting of the output buffer 
+   * If srcALen < srcBLen, (srcALen - srcBLen) zeroes has to included in the   
+   * ending of the output buffer 
+   * Once the zero padding is done the remaining of the output is calcualted   
+   * using convolution but with the shorter signal time shifted. 
+	 */
+
+  /* Calculate the length of the remaining sequence */
+  tot = srcALen + srcBLen - 2U;
+
+  if (srcALen > srcBLen)
+  {
+    /* Calculating the number of zeros to be padded to the output */
+    /* Initialise the pointer after zero padding */
+    pDst += srcALen - srcBLen;
+  }
+  else if (srcALen < srcBLen)
+  {
+    /* Initialization to inputB pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization to the end of inputA pointer */
+    pIn2 = pSrcA + srcALen - 1U;
+
+    /* Initialisation of the pointer after zero padding */
+    pDst += tot;
+
+    /* Swapping the lengths */
+    j = srcALen;
+    srcALen = srcBLen;
+    srcBLen = j;
+
+    /* Setting the reverse flag */
+    inv = 1;
+  }
+
+  /* Loop to calculate convolution for output length number of times */
+  for (i = 0U; i <= tot; i++)
+  {
+    /* Initialize sum with zero to carry on MAC operations */
+    sum = 0.0f;
+
+    /* Loop to perform MAC operations according to convolution equation */
+    for (j = 0U; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if ((i - j < srcBLen) && (j < srcALen))
+      {
+        /* z[i] += x[i-j] * y[j] */
+        sum += pIn1[j] * pIn2[-((int32_t)i - j)];
+      }
+    }
+    /* Store the output in the destination buffer */
+    if (inv == 1)
+      *pDst-- = sum;
+    else
+      *pDst++ = sum;
+  }
+}
+
+void ref_correlate_q31(
+  q31_t * pSrcA,
+  uint32_t srcALen,
+  q31_t * pSrcB,
+  uint32_t srcBLen,
+  q31_t * pDst)
+{
+  q31_t *pIn1 = pSrcA;                           /* inputA pointer               */
+  q31_t *pIn2 = pSrcB + (srcBLen - 1U);          /* inputB pointer               */
+  q63_t sum;                                     /* Accumulators                  */
+  uint32_t i = 0U, j;                            /* loop counters */
+  uint32_t inv = 0U;                             /* Reverse order flag */
+  uint32_t tot = 0U;                             /* Length */
+
+  /* Calculate the length of the remaining sequence */
+  tot = ((srcALen + srcBLen) - 2U);
+
+  if (srcALen > srcBLen)
+  {
+    /* Calculating the number of zeros to be padded to the output */
+    j = srcALen - srcBLen;
+
+    /* Initialise the pointer after zero padding */
+    pDst += j;
+  }
+
+  else if (srcALen < srcBLen)
+  {
+    /* Initialization to inputB pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization to the end of inputA pointer */
+    pIn2 = pSrcA + (srcALen - 1U);
+
+    /* Initialisation of the pointer after zero padding */
+    pDst = pDst + tot;
+
+    /* Swapping the lengths */
+    j = srcALen;
+    srcALen = srcBLen;
+    srcBLen = j;
+
+    /* Setting the reverse flag */
+    inv = 1;
+
+  }
+
+  /* Loop to calculate correlation for output length number of times */
+  for (i = 0U; i <= tot; i++)
+  {
+    /* Initialize sum with zero to carry on MAC operations */
+    sum = 0;
+
+    /* Loop to perform MAC operations according to correlation equation */
+    for (j = 0U; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if ((((i - j) < srcBLen) && (j < srcALen)))
+      {
+        /* z[i] += x[i-j] * y[j] */
+        sum += ((q63_t) pIn1[j] * pIn2[-((int32_t) i - j)]);
+      }
+    }
+    /* Store the output in the destination buffer */
+    if (inv == 1)
+      *pDst-- = (q31_t)(sum >> 31U);
+    else
+      *pDst++ = (q31_t)(sum >> 31U);
+  }
+}
+
+void ref_correlate_fast_q31(
+  q31_t * pSrcA,
+  uint32_t srcALen,
+  q31_t * pSrcB,
+  uint32_t srcBLen,
+  q31_t * pDst)
+{
+  q31_t *pIn1 = pSrcA;                           /* inputA pointer               */
+  q31_t *pIn2 = pSrcB + (srcBLen - 1U);          /* inputB pointer               */
+  q63_t sum;                                     /* Accumulators                  */
+  uint32_t i = 0U, j;                            /* loop counters */
+  uint32_t inv = 0U;                             /* Reverse order flag */
+  uint32_t tot = 0U;                             /* Length */
+
+  /* Calculate the length of the remaining sequence */
+  tot = ((srcALen + srcBLen) - 2U);
+
+  if (srcALen > srcBLen)
+  {
+    /* Calculating the number of zeros to be padded to the output */
+    j = srcALen - srcBLen;
+
+    /* Initialise the pointer after zero padding */
+    pDst += j;
+  }
+
+  else if (srcALen < srcBLen)
+  {
+    /* Initialization to inputB pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization to the end of inputA pointer */
+    pIn2 = pSrcA + (srcALen - 1U);
+
+    /* Initialisation of the pointer after zero padding */
+    pDst = pDst + tot;
+
+    /* Swapping the lengths */
+    j = srcALen;
+    srcALen = srcBLen;
+    srcBLen = j;
+
+    /* Setting the reverse flag */
+    inv = 1;
+
+  }
+
+  /* Loop to calculate correlation for output length number of times */
+  for (i = 0U; i <= tot; i++)
+  {
+    /* Initialize sum with zero to carry on MAC operations */
+    sum = 0;
+
+    /* Loop to perform MAC operations according to correlation equation */
+    for (j = 0U; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if ((((i - j) < srcBLen) && (j < srcALen)))
+      {
+        /* z[i] += x[i-j] * y[j] */
+        sum = (q31_t) ((((q63_t) sum << 32) +
+												((q63_t) pIn1[j] * pIn2[-((int32_t) i - j)])) >> 32);
+      }
+    }
+    /* Store the output in the destination buffer */
+    if (inv == 1)
+      *pDst-- = (q31_t)(sum << 1U);
+    else
+      *pDst++ = (q31_t)(sum << 1U);
+  }          
+}
+
+void ref_correlate_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst)
+{
+  q15_t *pIn1 = pSrcA;                           /* inputA pointer               */
+  q15_t *pIn2 = pSrcB + (srcBLen - 1U);          /* inputB pointer               */
+  q63_t sum;                                     /* Accumulators                  */
+  uint32_t i = 0U, j;                            /* loop counters */
+  uint32_t inv = 0U;                             /* Reverse order flag */
+  uint32_t tot = 0U;                             /* Length */
+
+  /* Calculate the length of the remaining sequence */
+  tot = ((srcALen + srcBLen) - 2U);
+
+  if (srcALen > srcBLen)
+  {
+    /* Calculating the number of zeros to be padded to the output */
+    j = srcALen - srcBLen;
+
+    /* Initialise the pointer after zero padding */
+    pDst += j;
+  }
+
+  else if (srcALen < srcBLen)
+  {
+    /* Initialization to inputB pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization to the end of inputA pointer */
+    pIn2 = pSrcA + (srcALen - 1U);
+
+    /* Initialisation of the pointer after zero padding */
+    pDst = pDst + tot;
+
+    /* Swapping the lengths */
+    j = srcALen;
+    srcALen = srcBLen;
+    srcBLen = j;
+
+    /* Setting the reverse flag */
+    inv = 1;
+
+  }
+
+  /* Loop to calculate convolution for output length number of times */
+  for (i = 0U; i <= tot; i++)
+  {
+    /* Initialize sum with zero to carry on MAC operations */
+    sum = 0;
+
+    /* Loop to perform MAC operations according to convolution equation */
+    for (j = 0U; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if ((((i - j) < srcBLen) && (j < srcALen)))
+      {
+        /* z[i] += x[i-j] * y[j] */
+        sum += ((q31_t) pIn1[j] * pIn2[-((int32_t) i - j)]);
+      }
+    }
+    /* Store the output in the destination buffer */
+    if (inv == 1)
+      *pDst-- = (q15_t) ref_sat_q15(sum >> 15U);
+    else
+      *pDst++ = (q15_t) ref_sat_q15(sum >> 15U);
+  }
+}
+
+void ref_correlate_fast_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst)
+{
+  q15_t *pIn1 = pSrcA;                           /* inputA pointer               */
+  q15_t *pIn2 = pSrcB + (srcBLen - 1U);          /* inputB pointer               */
+  q63_t sum;                                     /* Accumulators                  */
+  uint32_t i = 0U, j;                            /* loop counters */
+  uint32_t inv = 0U;                             /* Reverse order flag */
+  uint32_t tot = 0U;                             /* Length */
+
+  /* Calculate the length of the remaining sequence */
+  tot = ((srcALen + srcBLen) - 2U);
+
+  if (srcALen > srcBLen)
+  {
+    /* Calculating the number of zeros to be padded to the output */
+    j = srcALen - srcBLen;
+
+    /* Initialise the pointer after zero padding */
+    pDst += j;
+  }
+
+  else if (srcALen < srcBLen)
+  {
+    /* Initialization to inputB pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization to the end of inputA pointer */
+    pIn2 = pSrcA + (srcALen - 1U);
+
+    /* Initialisation of the pointer after zero padding */
+    pDst = pDst + tot;
+
+    /* Swapping the lengths */
+    j = srcALen;
+    srcALen = srcBLen;
+    srcBLen = j;
+
+    /* Setting the reverse flag */
+    inv = 1;
+
+  }
+
+  /* Loop to calculate convolution for output length number of times */
+  for (i = 0U; i <= tot; i++)
+  {
+    /* Initialize sum with zero to carry on MAC operations */
+    sum = 0;
+
+    /* Loop to perform MAC operations according to convolution equation */
+    for (j = 0U; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if ((((i - j) < srcBLen) && (j < srcALen)))
+      {
+        /* z[i] += x[i-j] * y[j] */
+        sum += ((q31_t) pIn1[j] * pIn2[-((int32_t) i - j)]);
+      }
+    }
+    /* Store the output in the destination buffer */
+    if (inv == 1)
+      *pDst-- = (q15_t)(sum >> 15U);
+    else
+      *pDst++ = (q15_t)(sum >> 15U);
+  }
+}
+
+void ref_correlate_fast_opt_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst,
+  q15_t * pScratch)
+{
+  q15_t *pIn1 = pSrcA;                           /* inputA pointer               */
+  q15_t *pIn2 = pSrcB + (srcBLen - 1U);          /* inputB pointer               */
+  q31_t sum;                                     /* Accumulators                  */
+  uint32_t i = 0U, j;                            /* loop counters */
+  uint32_t inv = 0U;                             /* Reverse order flag */
+  uint32_t tot = 0U;                             /* Length */
+
+  /* Calculate the length of the remaining sequence */
+  tot = ((srcALen + srcBLen) - 2U);
+
+  if (srcALen > srcBLen)
+  {
+    /* Calculating the number of zeros to be padded to the output */
+    j = srcALen - srcBLen;
+
+    /* Initialise the pointer after zero padding */
+    pDst += j;
+  }
+
+  else if (srcALen < srcBLen)
+  {
+    /* Initialization to inputB pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization to the end of inputA pointer */
+    pIn2 = pSrcA + (srcALen - 1U);
+
+    /* Initialisation of the pointer after zero padding */
+    pDst = pDst + tot;
+
+    /* Swapping the lengths */
+    j = srcALen;
+    srcALen = srcBLen;
+    srcBLen = j;
+
+    /* Setting the reverse flag */
+    inv = 1;
+
+  }
+
+  /* Loop to calculate convolution for output length number of times */
+  for (i = 0U; i <= tot; i++)
+  {
+    /* Initialize sum with zero to carry on MAC operations */
+    sum = 0;
+
+    /* Loop to perform MAC operations according to convolution equation */
+    for (j = 0U; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if ((((i - j) < srcBLen) && (j < srcALen)))
+      {
+        /* z[i] += x[i-j] * y[j] */
+        sum += ((q31_t) pIn1[j] * pIn2[-((int32_t) i - j)]);
+      }
+    }
+    /* Store the output in the destination buffer */
+    if (inv == 1)
+      *pDst-- = (q15_t) ref_sat_q15(sum >> 15U);
+    else
+      *pDst++ = (q15_t) ref_sat_q15(sum >> 15U);
+  }
+}
+
+void ref_correlate_q7(
+  q7_t * pSrcA,
+  uint32_t srcALen,
+  q7_t * pSrcB,
+  uint32_t srcBLen,
+  q7_t * pDst)
+{
+  q7_t *pIn1 = pSrcA;                            /* inputA pointer */
+  q7_t *pIn2 = pSrcB + (srcBLen - 1U);           /* inputB pointer */
+  q31_t sum;                                     /* Accumulator */
+  uint32_t i = 0U, j;                            /* loop counters */
+  uint32_t inv = 0U;                             /* Reverse order flag */
+  uint32_t tot = 0U;                             /* Length */
+
+  /* Calculate the length of the remaining sequence */
+  tot = ((srcALen + srcBLen) - 2U);
+
+  if (srcALen > srcBLen)
+  {
+    /* Calculating the number of zeros to be padded to the output */
+    j = srcALen - srcBLen;
+
+    /* Initialise the pointer after zero padding */
+    pDst += j;
+  }
+
+  else if (srcALen < srcBLen)
+  {
+    /* Initialization to inputB pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization to the end of inputA pointer */
+    pIn2 = pSrcA + (srcALen - 1U);
+
+    /* Initialisation of the pointer after zero padding */
+    pDst = pDst + tot;
+
+    /* Swapping the lengths */
+    j = srcALen;
+    srcALen = srcBLen;
+    srcBLen = j;
+
+    /* Setting the reverse flag */
+    inv = 1;
+
+  }
+
+  /* Loop to calculate convolution for output length number of times */
+  for (i = 0U; i <= tot; i++)
+  {
+    /* Initialize sum with zero to carry on MAC operations */
+    sum = 0;
+
+    /* Loop to perform MAC operations according to convolution equation */
+    for (j = 0U; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if ((((i - j) < srcBLen) && (j < srcALen)))
+      {
+        /* z[i] += x[i-j] * y[j] */
+        sum += ((q15_t) pIn1[j] * pIn2[-((int32_t) i - j)]);
+      }
+    }
+    /* Store the output in the destination buffer */
+    if (inv == 1)
+      *pDst-- = (q7_t) __SSAT((sum >> 7U), 8U);
+    else
+      *pDst++ = (q7_t) __SSAT((sum >> 7U), 8U);
+  }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/fir.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/fir.c
new file mode 100644
index 0000000..40ab773
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/fir.c
@@ -0,0 +1,325 @@
+#include "ref.h"
+
+void ref_fir_f32(
+	const arm_fir_instance_f32 * S,
+	      float32_t * pSrc,
+	      float32_t * pDst,
+	      uint32_t blockSize)
+{
+        float32_t *pState = S->pState;                 /* State pointer */
+	const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+        float32_t *pStateCurnt;                        /* Points to the current sample of the state */
+        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+        uint32_t i;                    								/* Loop counters */
+        float32_t acc;
+
+   /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
+   /* pStateCurnt points to the location where the new input data should be written */
+   pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+   while (blockSize > 0U)
+   {
+      /* Copy one sample at a time into state buffer */
+      *pStateCurnt++ = *pSrc++;
+
+      /* Set the accumulator to zero */
+      acc = 0.0f;
+
+			for(i=0;i<numTaps;i++)
+			{
+				/* Perform the multiply-accumulates */
+				acc += pState[i] * pCoeffs[i];
+			}
+
+      /* The result is store in the destination buffer. */
+      *pDst++ = acc;
+
+      /* Advance state pointer by 1 for the next sample */
+      pState++;
+
+      blockSize--;
+   }
+
+   /* Processing is complete.         
+   ** Now copy the last numTaps - 1 samples to the starting of the state buffer.       
+   ** This prepares the state buffer for the next function call. */
+
+   /* Points to the start of the state buffer */
+   pStateCurnt = S->pState;
+
+   /* Copy data */
+	 for(i=0;i<numTaps-1;i++)
+	 {
+      pStateCurnt[i] = pState[i];
+	 }
+}
+
+void ref_fir_q31(
+  const arm_fir_instance_q31 * S,
+        q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+        q31_t *pState = S->pState;                 /* State pointer */
+	const q31_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+        q31_t *pStateCurnt;                        /* Points to the current sample of the state */
+        uint32_t numTaps = S->numTaps;             /* Number of filter coefficients in the filter */
+        uint32_t i;                                /* Loop counter */
+        q63_t acc;
+
+   /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
+   /* pStateCurnt points to the location where the new input data should be written */
+   pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+   while (blockSize > 0U)
+   {
+      /* Copy one sample at a time into state buffer */
+      *pStateCurnt++ = *pSrc++;
+
+      /* Set the accumulator to zero */
+      acc = 0.0f;
+
+			for(i=0;i<numTaps;i++)
+			{
+				/* Perform the multiply-accumulates */
+				acc += (q63_t)pState[i] * pCoeffs[i];
+			}
+
+      /* The result is store in the destination buffer. */
+      *pDst++ = (q31_t)(acc >> 31);
+
+      /* Advance state pointer by 1 for the next sample */
+      pState++;
+
+      blockSize--;
+   }
+
+   /* Processing is complete.         
+   ** Now copy the last numTaps - 1 samples to the starting of the state buffer.       
+   ** This prepares the state buffer for the next function call. */
+
+   /* Points to the start of the state buffer */
+   pStateCurnt = S->pState;
+
+   /* Copy data */
+	 for(i=0;i<numTaps-1;i++)
+	 {
+      pStateCurnt[i] = pState[i];
+	 }
+}
+
+void ref_fir_fast_q31(
+  const arm_fir_instance_q31 * S,
+        q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+        q31_t *pState = S->pState;                 /* State pointer */
+	const q31_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+        q31_t *pStateCurnt;                        /* Points to the current sample of the state */
+        uint32_t numTaps = S->numTaps;             /* Number of filter coefficients in the filter */
+        uint32_t i;                                /* Loop counter */
+        q31_t acc;
+
+   /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
+   /* pStateCurnt points to the location where the new input data should be written */
+   pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+   while (blockSize > 0U)
+   {
+      /* Copy one sample at a time into state buffer */
+      *pStateCurnt++ = *pSrc++;
+
+      /* Set the accumulator to zero */
+      acc = 0.0f;
+
+			for(i=0;i<numTaps;i++)
+			{
+				/* Perform the multiply-accumulates */
+				acc = (q31_t) (((((q63_t) acc) << 32) + ((q63_t) pState[i] * pCoeffs[i]) + 0x80000000LL ) >> 32);
+			}
+
+      /* The result is store in the destination buffer. */
+      *pDst++ = (q31_t)(acc << 1);
+
+      /* Advance state pointer by 1 for the next sample */
+      pState++;
+
+      blockSize--;
+   }
+
+   /* Processing is complete.         
+   ** Now copy the last numTaps - 1 samples to the starting of the state buffer.       
+   ** This prepares the state buffer for the next function call. */
+
+   /* Points to the start of the state buffer */
+   pStateCurnt = S->pState;
+
+   /* Copy data */
+	 for(i=0;i<numTaps-1;i++)
+	 {
+      pStateCurnt[i] = pState[i];
+	 }
+}
+
+void ref_fir_q15(
+  const arm_fir_instance_q15 * S,
+        q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+        q15_t *pState = S->pState;                 /* State pointer */
+	const q15_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+        q15_t *pStateCurnt;                        /* Points to the current sample of the state */
+        uint32_t numTaps = S->numTaps;             /* Number of filter coefficients in the filter */
+        uint32_t i;                                /* Loop counter */
+        q63_t acc;
+
+   /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
+   /* pStateCurnt points to the location where the new input data should be written */
+   pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+   while (blockSize > 0U)
+   {
+      /* Copy one sample at a time into state buffer */
+      *pStateCurnt++ = *pSrc++;
+
+      /* Set the accumulator to zero */
+      acc = 0.0f;
+
+			for(i=0;i<numTaps;i++)
+			{
+				/* Perform the multiply-accumulates */
+				acc += (q31_t)pState[i] * pCoeffs[i];
+			}
+
+      /* The result is store in the destination buffer. */
+      *pDst++ = ref_sat_q15(acc >> 15);
+
+      /* Advance state pointer by 1 for the next sample */
+      pState++;
+
+      blockSize--;
+   }
+
+   /* Processing is complete.         
+   ** Now copy the last numTaps - 1 samples to the starting of the state buffer.       
+   ** This prepares the state buffer for the next function call. */
+
+   /* Points to the start of the state buffer */
+   pStateCurnt = S->pState;
+
+   /* Copy data */
+	 for(i=0;i<numTaps;i++)
+	 {
+      pStateCurnt[i] = pState[i];
+	 }
+}
+
+void ref_fir_fast_q15(
+  const arm_fir_instance_q15 * S,
+        q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+        q15_t *pState = S->pState;                 /* State pointer */
+	const q15_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+        q15_t *pStateCurnt;                        /* Points to the current sample of the state */
+        uint32_t numTaps = S->numTaps;             /* Number of filter coefficients in the filter */
+        uint32_t i;                                /* Loop counter */
+        q31_t acc;
+
+   /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
+   /* pStateCurnt points to the location where the new input data should be written */
+   pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+   while (blockSize > 0U)
+   {
+      /* Copy one sample at a time into state buffer */
+      *pStateCurnt++ = *pSrc++;
+
+      /* Set the accumulator to zero */
+      acc = 0.0f;
+
+			for(i=0;i<numTaps;i++)
+			{
+				/* Perform the multiply-accumulates */
+				acc += (q31_t)pState[i] * pCoeffs[i];
+			}
+
+      /* The result is store in the destination buffer. */
+      *pDst++ = ref_sat_q15(acc >> 15);
+
+      /* Advance state pointer by 1 for the next sample */
+      pState++;
+
+      blockSize--;
+   }
+
+   /* Processing is complete.         
+   ** Now copy the last numTaps - 1 samples to the starting of the state buffer.       
+   ** This prepares the state buffer for the next function call. */
+
+   /* Points to the start of the state buffer */
+   pStateCurnt = S->pState;
+
+   /* Copy data */
+	 for(i=0;i<numTaps-1;i++)
+	 {
+      pStateCurnt[i] = pState[i];
+	 }
+}
+
+void ref_fir_q7(
+  const arm_fir_instance_q7 * S,
+        q7_t * pSrc,
+        q7_t * pDst,
+        uint32_t blockSize)
+{
+        q7_t *pState = S->pState;                 /* State pointer */
+	const q7_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+        q7_t *pStateCurnt;                        /* Points to the current sample of the state */
+        uint32_t numTaps = S->numTaps;            /* Number of filter coefficients in the filter */
+        uint32_t i;                               /* Loop counter */
+        q31_t acc;
+
+   /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
+   /* pStateCurnt points to the location where the new input data should be written */
+   pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+   while (blockSize > 0U)
+   {
+      /* Copy one sample at a time into state buffer */
+      *pStateCurnt++ = *pSrc++;
+
+      /* Set the accumulator to zero */
+      acc = 0.0f;
+
+			for(i=0;i<numTaps;i++)
+			{
+				/* Perform the multiply-accumulates */
+				acc += (q31_t)pState[i] * pCoeffs[i];
+			}
+
+      /* The result is store in the destination buffer. */
+      *pDst++ = ref_sat_q7(acc >> 7);
+
+      /* Advance state pointer by 1 for the next sample */
+      pState++;
+
+      blockSize--;
+   }
+
+   /* Processing is complete.         
+   ** Now copy the last numTaps - 1 samples to the starting of the state buffer.       
+   ** This prepares the state buffer for the next function call. */
+
+   /* Points to the start of the state buffer */
+   pStateCurnt = S->pState;
+
+   /* Copy data */
+	 for(i=0;i<numTaps-1;i++)
+	 {
+      pStateCurnt[i] = pState[i];
+	 }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/fir_decimate.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/fir_decimate.c
new file mode 100644
index 0000000..fc82124
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/fir_decimate.c
@@ -0,0 +1,386 @@
+#include "ref.h"
+
+void ref_fir_decimate_f32(
+  const arm_fir_decimate_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+        float32_t *pState = S->pState;                 /* State pointer */
+  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+        float32_t *pStateCurnt;                        /* Points to the current sample of the state */
+        float32_t sum0;                                /* Accumulator */
+        float32_t x0, c0;                              /* Temporary variables to hold state and coefficient values */
+        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+        uint32_t i, blkCnt;  									 				 /* Loop counters */
+
+  /* S->pState buffer contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = S->pState + numTaps - 1U;
+
+  /* Total number of output samples to be computed */
+  blkCnt = blockSize / S->M;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy decimation factor number of new input samples into the state buffer */
+    i = S->M;
+
+    do
+    {
+      *pStateCurnt++ = *pSrc++;
+    } while (--i);
+
+    /* Set accumulator to zero */
+    sum0 = 0.0f;
+
+		for(i=0;i<numTaps;i++)
+		{
+      /* Read coefficients */
+      c0 = pCoeffs[i];
+
+      /* Fetch 1 state variable */
+      x0 = pState[i];
+
+      /* Perform the multiply-accumulate */
+      sum0 += x0 * c0;
+		}
+
+    /* Advance the state pointer by the decimation factor           
+     * to process the next group of decimation factor number samples */
+    pState += S->M;
+
+    /* The result is in the accumulator, store in the destination buffer. */
+    *pDst++ = sum0;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+  /* Processing is complete.         
+   ** Now copy the last numTaps - 1 samples to the start of the state buffer.       
+   ** This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCurnt = S->pState;
+
+  /* Copy numTaps number of values */
+  i = numTaps - 1U;
+
+  /* copy data */
+  while (i > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement the loop counter */
+    i--;
+  }
+}
+
+void ref_fir_decimate_q31(
+  const arm_fir_decimate_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize)
+{
+        q31_t *pState = S->pState;                     /* State pointer */
+  const q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q31_t *pStateCurnt;                            /* Points to the current sample of the state */
+        q31_t x0, c0;                                  /* Temporary variables to hold state and coefficient values */
+        q63_t sum0;                                    /* Accumulator */
+        uint32_t numTaps = S->numTaps;                 /* Number of taps */
+        uint32_t i, blkCnt;  													 /* Loop counters */
+
+  /* S->pState buffer contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = S->pState + numTaps - 1U;
+
+  /* Total number of output samples to be computed */
+  blkCnt = blockSize / S->M;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy decimation factor number of new input samples into the state buffer */
+    i = S->M;
+
+    do
+    {
+      *pStateCurnt++ = *pSrc++;
+
+    } while (--i);
+
+    /* Set accumulator to zero */
+    sum0 = 0;
+
+		for(i=0;i<numTaps;i++)
+		{
+      /* Read coefficients */
+      c0 = pCoeffs[i];
+
+      /* Fetch 1 state variable */
+      x0 = pState[i];
+
+      /* Perform the multiply-accumulate */
+      sum0 += (q63_t)x0 * c0;
+		}
+
+    /* Advance the state pointer by the decimation factor           
+     * to process the next group of decimation factor number samples */
+    pState = pState + S->M;
+
+    /* The result is in the accumulator, store in the destination buffer. */
+    *pDst++ = (q31_t) (sum0 >> 31);
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.         
+   ** Now copy the last numTaps - 1 samples to the start of the state buffer.       
+   ** This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCurnt = S->pState;
+
+  i = numTaps - 1U;
+
+  /* copy data */
+  while (i > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement the loop counter */
+    i--;
+  }
+}
+
+void ref_fir_decimate_fast_q31(
+  const arm_fir_decimate_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize)
+{
+        q31_t *pState = S->pState;                     /* State pointer */
+  const q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q31_t *pStateCurnt;                            /* Points to the current sample of the state */
+        q31_t x0, c0;                                  /* Temporary variables to hold state and coefficient values */
+        q31_t sum0;                                    /* Accumulator */
+        uint32_t numTaps = S->numTaps;                 /* Number of taps */
+        uint32_t i, blkCnt;  													 /* Loop counters */
+
+  /* S->pState buffer contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = S->pState + numTaps - 1U;
+
+  /* Total number of output samples to be computed */
+  blkCnt = blockSize / S->M;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy decimation factor number of new input samples into the state buffer */
+    i = S->M;
+
+    do
+    {
+      *pStateCurnt++ = *pSrc++;
+
+    } while (--i);
+
+    /* Set accumulator to zero */
+    sum0 = 0;
+
+		for(i=0;i<numTaps;i++)
+		{
+      /* Read coefficients */
+      c0 = pCoeffs[i];
+
+      /* Fetch 1 state variable */
+      x0 = pState[i];
+
+      /* Perform the multiply-accumulate */
+			sum0 = (q31_t)((((q63_t) sum0 << 32) + ((q63_t) x0 * c0)) >> 32);
+		}
+
+    /* Advance the state pointer by the decimation factor           
+     * to process the next group of decimation factor number samples */
+    pState = pState + S->M;
+
+    /* The result is in the accumulator, store in the destination buffer. */
+    *pDst++ = (q31_t) (sum0 << 1);
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.         
+   ** Now copy the last numTaps - 1 samples to the start of the state buffer.       
+   ** This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCurnt = S->pState;
+
+  i = numTaps - 1U;
+
+  /* copy data */
+  while (i > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement the loop counter */
+    i--;
+  }
+}
+
+void ref_fir_decimate_q15(
+  const arm_fir_decimate_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize)
+{
+        q15_t *pState = S->pState;                     /* State pointer */
+  const q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q15_t *pStateCurnt;                            /* Points to the current sample of the state */
+        q31_t x0, c0;                                  /* Temporary variables to hold state and coefficient values */
+        q63_t sum0;                                    /* Accumulator */
+        uint32_t numTaps = S->numTaps;                 /* Number of taps */
+        uint32_t i, blkCnt;  													 /* Loop counters */
+
+  /* S->pState buffer contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = S->pState + numTaps - 1U;
+
+  /* Total number of output samples to be computed */
+  blkCnt = blockSize / S->M;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy decimation factor number of new input samples into the state buffer */
+    i = S->M;
+
+    do
+    {
+      *pStateCurnt++ = *pSrc++;
+
+    } while (--i);
+
+    /* Set accumulator to zero */
+    sum0 = 0;
+
+		for(i=0;i<numTaps;i++)
+		{
+      /* Read coefficients */
+      c0 = pCoeffs[i];
+
+      /* Fetch 1 state variable */
+      x0 = pState[i];
+
+      /* Perform the multiply-accumulate */
+      sum0 += (q31_t)x0 * c0;
+		}
+
+    /* Advance the state pointer by the decimation factor           
+     * to process the next group of decimation factor number samples */
+    pState = pState + S->M;
+
+    /* The result is in the accumulator, store in the destination buffer. */
+    *pDst++ = ref_sat_q15(sum0 >> 15);
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.         
+   ** Now copy the last numTaps - 1 samples to the start of the state buffer.       
+   ** This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCurnt = S->pState;
+
+  i = numTaps - 1U;
+
+  /* copy data */
+  while (i > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement the loop counter */
+    i--;
+  }
+}
+
+void ref_fir_decimate_fast_q15(
+  const arm_fir_decimate_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize)
+{
+        q15_t *pState = S->pState;                     /* State pointer */
+  const q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q15_t *pStateCurnt;                            /* Points to the current sample of the state */
+        q15_t x0, c0;                                  /* Temporary variables to hold state and coefficient values */
+        q31_t sum0;                                    /* Accumulator */
+        uint32_t numTaps = S->numTaps;                 /* Number of taps */
+        uint32_t i, blkCnt;  													 /* Loop counters */
+
+  /* S->pState buffer contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = S->pState + numTaps - 1U;
+
+  /* Total number of output samples to be computed */
+  blkCnt = blockSize / S->M;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy decimation factor number of new input samples into the state buffer */
+    i = S->M;
+
+    do
+    {
+      *pStateCurnt++ = *pSrc++;
+
+    } while (--i);
+
+    /* Set accumulator to zero */
+    sum0 = 0;
+
+		for(i=0;i<numTaps;i++)
+		{
+      /* Read coefficients */
+      c0 = pCoeffs[i];
+
+      /* Fetch 1 state variable */
+      x0 = pState[i];
+
+      /* Perform the multiply-accumulate */
+      sum0 += x0 * c0;
+		}
+
+    /* Advance the state pointer by the decimation factor           
+     * to process the next group of decimation factor number samples */
+    pState = pState + S->M;
+
+    /* The result is in the accumulator, store in the destination buffer. */
+    *pDst++ = ref_sat_q15(sum0 >> 15);
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.         
+   ** Now copy the last numTaps - 1 samples to the start of the state buffer.       
+   ** This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCurnt = S->pState;
+
+  i = numTaps - 1U;
+
+  /* copy data */
+  while (i > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement the loop counter */
+    i--;
+  }
+}
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/fir_interpolate.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/fir_interpolate.c
new file mode 100644
index 0000000..bfc5c09
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/fir_interpolate.c
@@ -0,0 +1,291 @@
+#include "ref.h"
+
+void ref_fir_interpolate_f32(
+  const arm_fir_interpolate_instance_f32 * S,
+        float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize)
+{
+        float32_t *pState = S->pState;                 /* State pointer */
+  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+        float32_t *pStateCurnt;                        /* Points to the current sample of the state */
+        float32_t *ptr1;                               /* Temporary pointer for state buffer */
+  const float32_t *ptr2;                               /* Temporary pointer for coefficient buffer */
+        float32_t sum;                                 /* Accumulator */
+        uint32_t i, blkCnt;                            /* Loop counters */
+        uint16_t phaseLen = S->phaseLength, tapCnt;    /* Length of each polyphase filter component */
+
+
+  /* S->pState buffer contains previous frame (phaseLen - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = S->pState + phaseLen - 1;
+
+  /* Total number of intput samples */
+  blkCnt = blockSize;
+
+  /* Loop over the blockSize. */
+  while (blkCnt > 0U)
+  {
+    /* Copy new input sample into the state buffer */
+    *pStateCurnt++ = *pSrc++;
+
+    /* Loop over the Interpolation factor. */
+    i = S->L;
+
+    while (i > 0U)
+    {
+      /* Set accumulator to zero */
+      sum = 0.0f;
+
+      /* Initialize state pointer */
+      ptr1 = pState;
+
+      /* Initialize coefficient pointer */
+      ptr2 = pCoeffs + i - 1;
+
+      /* Loop over the polyPhase length */
+      tapCnt = phaseLen;
+
+      while (tapCnt > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum += *ptr1++ * *ptr2;
+
+        /* Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += S->L;
+
+        /* Decrement the loop counter */
+        tapCnt--;
+      }
+
+      /* The result is in the accumulator, store in the destination buffer. */
+      *pDst++ = sum;
+
+      /* Decrement the loop counter */
+      i--;
+    }
+
+    /* Advance the state pointer by 1           
+     * to process the next group of interpolation factor number samples */
+    pState = pState + 1;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.         
+   ** Now copy the last phaseLen - 1 samples to the start of the state buffer.       
+   ** This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCurnt = S->pState;
+
+  tapCnt = phaseLen - 1U;
+
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement the loop counter */
+    tapCnt--;
+  }
+
+}
+
+void ref_fir_interpolate_q31(
+  const arm_fir_interpolate_instance_q31 * S,
+        q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+        q31_t *pState = S->pState;                     /* State pointer */
+  const q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q31_t *pStateCurnt;                            /* Points to the current sample of the state */
+        q31_t *ptr1;                                   /* Temporary pointer for state buffer */
+  const q31_t *ptr2;                                   /* Temporary pointer for coefficient buffer */
+        q63_t sum;                                     /* Accumulator */
+        q31_t x0, c0;                                  /* Temporary variables to hold state and coefficient values */
+        uint32_t i, blkCnt;                            /* Loop counters */
+        uint16_t phaseLen = S->phaseLength, tapCnt;    /* Length of each polyphase filter component */
+
+
+  /* S->pState buffer contains previous frame (phaseLen - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = S->pState + (q31_t)phaseLen - 1;
+
+  /* Total number of intput samples */
+  blkCnt = blockSize;
+
+  /* Loop over the blockSize. */
+  while (blkCnt > 0U)
+  {
+    /* Copy new input sample into the state buffer */
+    *pStateCurnt++ = *pSrc++;
+
+    /* Loop over the Interpolation factor. */
+    i = S->L;
+
+    while (i > 0U)
+    {
+      /* Set accumulator to zero */
+      sum = 0;
+
+      /* Initialize state pointer */
+      ptr1 = pState;
+
+      /* Initialize coefficient pointer */
+      ptr2 = pCoeffs + i - 1;
+
+      tapCnt = phaseLen;
+
+      while (tapCnt > 0U)
+      {
+        /* Read the coefficient */
+        c0 = *(ptr2);
+
+        /* Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += S->L;
+
+        /* Read the input sample */
+        x0 = *ptr1++;
+
+        /* Perform the multiply-accumulate */
+        sum += (q63_t) x0 *c0;
+
+        /* Decrement the loop counter */
+        tapCnt--;
+      }
+
+      /* The result is in the accumulator, store in the destination buffer. */
+      *pDst++ = (q31_t)(sum >> 31);
+
+      /* Decrement the loop counter */
+      i--;
+    }
+
+    /* Advance the state pointer by 1           
+     * to process the next group of interpolation factor number samples */
+    pState = pState + 1;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.         
+   ** Now copy the last phaseLen - 1 samples to the satrt of the state buffer.       
+   ** This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCurnt = S->pState;
+
+  tapCnt = phaseLen - 1U;
+
+  /* copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement the loop counter */
+    tapCnt--;
+  }
+
+}
+
+void ref_fir_interpolate_q15(
+  const arm_fir_interpolate_instance_q15 * S,
+        q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+        q15_t *pState = S->pState;                     /* State pointer                                            */
+  const q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer                                      */
+        q15_t *pStateCurnt;                            /* Points to the current sample of the state                */
+        q15_t *ptr1;                                   /* Temporary pointer for state buffer */
+  const q15_t *ptr2;                                   /* Temporary pointer for coefficient buffer */
+        q63_t sum;                                     /* Accumulator */
+        q15_t x0, c0;                                  /* Temporary variables to hold state and coefficient values */
+        uint32_t i, blkCnt, tapCnt;                    /* Loop counters                                            */
+        uint16_t phaseLen = S->phaseLength;            /* Length of each polyphase filter component */
+
+
+  /* S->pState buffer contains previous frame (phaseLen - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = S->pState + phaseLen - 1;
+
+  /* Total number of intput samples */
+  blkCnt = blockSize;
+
+  /* Loop over the blockSize. */
+  while (blkCnt > 0U)
+  {
+    /* Copy new input sample into the state buffer */
+    *pStateCurnt++ = *pSrc++;
+
+    /* Loop over the Interpolation factor. */
+    i = S->L;
+
+    while (i > 0U)
+    {
+      /* Set accumulator to zero */
+      sum = 0;
+
+      /* Initialize state pointer */
+      ptr1 = pState;
+
+      /* Initialize coefficient pointer */
+      ptr2 = pCoeffs + i - 1;
+
+      /* Loop over the polyPhase length */
+      tapCnt = (uint32_t)phaseLen;
+
+      while (tapCnt > 0U)
+      {
+        /* Read the coefficient */
+        c0 = *ptr2;
+
+        /* Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += S->L;
+
+        /* Read the input sample */
+        x0 = *ptr1++;
+
+        /* Perform the multiply-accumulate */
+        sum += (q31_t) x0 * c0;
+
+        /* Decrement the loop counter */
+        tapCnt--;
+      }
+
+      /* Store the result after converting to 1.15 format in the destination buffer */
+      *pDst++ = ref_sat_q15(sum >> 15);
+
+      /* Decrement the loop counter */
+      i--;
+    }
+
+    /* Advance the state pointer by 1           
+     * to process the next group of interpolation factor number samples */
+    pState = pState + 1;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.         
+   ** Now copy the last phaseLen - 1 samples to the start of the state buffer.       
+   ** This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCurnt = S->pState;
+
+  i = (uint32_t) phaseLen - 1U;
+
+  while (i > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement the loop counter */
+    i--;
+  }
+
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/fir_lattice.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/fir_lattice.c
new file mode 100644
index 0000000..efaa44a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/fir_lattice.c
@@ -0,0 +1,241 @@
+#include "ref.h"
+
+void ref_fir_lattice_f32(
+  const arm_fir_lattice_instance_f32 * S,
+        float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize)
+{
+        float32_t *pState;                             /* State pointer */
+  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+        float32_t *px;                                 /* temporary state pointer */
+  const float32_t *pk;                                 /* temporary coefficient pointer */
+        float32_t fcurr, fnext, gcurr, gnext;          /* temporary variables */
+        uint32_t numStages = S->numStages;             /* Length of the filter */
+        uint32_t blkCnt, stageCnt;                     /* temporary variables for counts */
+
+  pState = &S->pState[0];
+
+  blkCnt = blockSize;
+
+  while (blkCnt > 0U)
+  {
+    /* f0(n) = x(n) */
+    fcurr = *pSrc++;
+
+    /* Initialize coeff pointer */
+    pk = pCoeffs;
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* read g0(n-1) from state buffer */
+    gcurr = *px;
+
+    /* for sample 1 processing */
+    /* f1(n) = f0(n) +  K1 * g0(n-1) */
+    fnext = fcurr + ((*pk) * gcurr);
+    /* g1(n) = f0(n) * K1  +  g0(n-1) */
+    gnext = (fcurr * (*pk++)) + gcurr;
+
+    /* save f0(n) in state buffer */
+    *px++ = fcurr;
+
+    /* f1(n) is saved in fcurr            
+       for next stage processing */
+    fcurr = fnext;
+
+    stageCnt = (numStages - 1U);
+
+    /* stage loop */
+    while (stageCnt > 0U)
+    {
+      /* read g2(n) from state buffer */
+      gcurr = *px;
+
+      /* save g1(n) in state buffer */
+      *px++ = gnext;
+
+      /* Sample processing for K2, K3.... */
+      /* f2(n) = f1(n) +  K2 * g1(n-1) */
+      fnext = fcurr + ((*pk) * gcurr);
+      /* g2(n) = f1(n) * K2  +  g1(n-1) */
+      gnext = (fcurr * (*pk++)) + gcurr;
+
+      /* f1(n) is saved in fcurr1            
+         for next stage processing */
+      fcurr = fnext;
+
+      stageCnt--;
+    }
+
+    /* y(n) = fN(n) */
+    *pDst++ = fcurr;
+
+    blkCnt--;
+  }
+}
+
+void ref_fir_lattice_q31(
+  const arm_fir_lattice_instance_q31 * S,
+        q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+        q31_t *pState;                                 /* State pointer */
+  const q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q31_t *px;                                     /* temporary state pointer */
+  const q31_t *pk;                                     /* temporary coefficient pointer */
+        q31_t fcurr, fnext, gcurr, gnext;              /* temporary variables */
+        uint32_t numStages = S->numStages;             /* Length of the filter */
+        uint32_t blkCnt, stageCnt;                     /* temporary variables for counts */
+
+  pState = &S->pState[0];
+
+  blkCnt = blockSize;
+
+  while (blkCnt > 0U)
+  {
+    /* f0(n) = x(n) */
+    fcurr = *pSrc++;
+
+    /* Initialize coeff pointer */
+    pk = pCoeffs;
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* read g0(n-1) from state buffer */
+    gcurr = *px;
+
+    /* for sample 1 processing */
+    /* f1(n) = f0(n) +  K1 * g0(n-1) */
+    fnext = (q31_t) (((q63_t) gcurr * (*pk)) >> 31) + fcurr;
+    /* g1(n) = f0(n) * K1  +  g0(n-1) */
+    gnext = (q31_t) (((q63_t) fcurr * (*pk++)) >> 31) + gcurr;
+    /* save g1(n) in state buffer */
+    *px++ = fcurr;
+
+    /* f1(n) is saved in fcurr1            
+       for next stage processing */
+    fcurr = fnext;
+
+    stageCnt = (numStages - 1U);
+
+    /* stage loop */
+    while (stageCnt > 0U)
+    {
+      /* read g2(n) from state buffer */
+      gcurr = *px;
+
+      /* save g1(n) in state buffer */
+      *px++ = gnext;
+
+      /* Sample processing for K2, K3.... */
+      /* f2(n) = f1(n) +  K2 * g1(n-1) */
+      fnext = (q31_t) (((q63_t) gcurr * (*pk)) >> 31) + fcurr;
+      /* g2(n) = f1(n) * K2  +  g1(n-1) */
+      gnext = (q31_t) (((q63_t) fcurr * (*pk++)) >> 31) + gcurr;
+
+      /* f1(n) is saved in fcurr1            
+         for next stage processing */
+      fcurr = fnext;
+
+      stageCnt--;
+
+    }
+
+    /* y(n) = fN(n) */
+    *pDst++ = fcurr;
+
+    blkCnt--;
+
+  }
+}
+
+void ref_fir_lattice_q15(
+  const arm_fir_lattice_instance_q15 * S,
+        q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+        q15_t *pState;                                 /* State pointer */
+  const q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q15_t *px;                                     /* temporary state pointer */
+  const q15_t *pk;                                     /* temporary coefficient pointer */
+        q31_t fcurnt, fnext, gcurnt, gnext;            /* temporary variables */
+        uint32_t numStages = S->numStages;             /* Length of the filter */
+        uint32_t blkCnt, stageCnt;                     /* temporary variables for counts */
+
+  pState = &S->pState[0];
+
+  blkCnt = blockSize;
+
+  while (blkCnt > 0U)
+  {
+    /* f0(n) = x(n) */
+    fcurnt = *pSrc++;
+
+    /* Initialize coeff pointer */
+    pk = (pCoeffs);
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* read g0(n-1) from state buffer */
+    gcurnt = *px;
+
+    /* for sample 1 processing */
+    /* f1(n) = f0(n) +  K1 * g0(n-1) */
+    fnext = ((gcurnt * (*pk)) >> 15U) + fcurnt;
+    fnext = ref_sat_q15(fnext);
+
+
+    /* g1(n) = f0(n) * K1  +  g0(n-1) */
+    gnext = ((fcurnt * (*pk++)) >> 15U) + gcurnt;
+    gnext = ref_sat_q15(gnext);
+
+    /* save f0(n) in state buffer */
+    *px++ = (q15_t) fcurnt;
+
+    /* f1(n) is saved in fcurnt            
+       for next stage processing */
+    fcurnt = fnext;
+
+    stageCnt = (numStages - 1U);
+
+    /* stage loop */
+    while (stageCnt > 0U)
+    {
+      /* read g1(n-1) from state buffer */
+      gcurnt = *px;
+
+      /* save g0(n-1) in state buffer */
+      *px++ = (q15_t) gnext;
+
+      /* Sample processing for K2, K3.... */
+      /* f2(n) = f1(n) +  K2 * g1(n-1) */
+      fnext = ((gcurnt * (*pk)) >> 15U) + fcurnt;
+      fnext = ref_sat_q15(fnext);
+
+      /* g2(n) = f1(n) * K2  +  g1(n-1) */
+      gnext = ((fcurnt * (*pk++)) >> 15U) + gcurnt;
+      gnext = ref_sat_q15(gnext);
+
+
+      /* f1(n) is saved in fcurnt            
+         for next stage processing */
+      fcurnt = fnext;
+
+      stageCnt--;
+
+    }
+
+    /* y(n) = fN(n) */
+    *pDst++ = ref_sat_q15(fcurnt);
+
+
+    blkCnt--;
+
+  }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/fir_sparse.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/fir_sparse.c
new file mode 100644
index 0000000..060128f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/fir_sparse.c
@@ -0,0 +1,485 @@
+#include "ref.h"
+
+void ref_fir_sparse_f32(
+        arm_fir_sparse_instance_f32 * S,
+        float32_t * pSrc,
+        float32_t * pDst,
+        float32_t * pScratchIn,
+        uint32_t blockSize)
+{
+        float32_t *pState = S->pState;                 /* State pointer */
+  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+        float32_t *px;                                 /* Scratch buffer pointer */
+        float32_t *py = pState;                        /* Temporary pointers for state buffer */
+        float32_t *pb = pScratchIn;                    /* Temporary pointers for scratch buffer */
+        float32_t *pOut;                               /* Destination pointer */
+        int32_t *pTapDelay = S->pTapDelay;             /* Pointer to the array containing offset of the non-zero tap values. */
+        uint32_t delaySize = S->maxDelay + blockSize;  /* state length */
+        uint16_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter  */
+        int32_t readIndex;                             /* Read index of the state buffer */
+        uint32_t tapCnt, blkCnt;                       /* loop counters */
+        float32_t coeff = *pCoeffs++;                  /* Read the first coefficient value */
+
+
+  /* BlockSize of Input samples are copied into the state buffer */
+  /* StateIndex points to the starting position to write in the state buffer */
+  arm_circularWrite_f32((int32_t *) py, delaySize, &S->stateIndex, 1,
+                        (int32_t *) pSrc, 1, blockSize);
+
+
+  /* Read Index, from where the state buffer should be read, is calculated. */
+  readIndex = ((int32_t) S->stateIndex - (int32_t) blockSize) - *pTapDelay++;
+
+  /* Wraparound of readIndex */
+  if (readIndex < 0)
+  {
+    readIndex += (int32_t) delaySize;
+  }
+
+  /* Working pointer for state buffer is updated */
+  py = pState;
+
+  /* blockSize samples are read from the state buffer */
+  arm_circularRead_f32((int32_t *) py, delaySize, &readIndex, 1,
+                       (int32_t *) pb, (int32_t *) pb, blockSize, 1,
+                       blockSize);
+
+  /* Working pointer for the scratch buffer */
+  px = pb;
+
+  /* Working pointer for destination buffer */
+  pOut = pDst;
+
+  blkCnt = blockSize;
+
+  while (blkCnt > 0U)
+  {
+    /* Perform Multiplications and store in destination buffer */
+    *pOut++ = *px++ * coeff;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* Loop over the number of taps. */
+  tapCnt = (uint32_t) numTaps - 1U;
+
+  while (tapCnt > 0U)
+  {
+    /* Load the coefficient value and
+     * increment the coefficient buffer for the next set of state values */
+    coeff = *pCoeffs++;
+
+    /* Read Index, from where the state buffer should be read, is calculated. */
+    readIndex = ((int32_t) S->stateIndex - (int32_t) blockSize) - *pTapDelay++;
+
+    /* Wraparound of readIndex */
+    if (readIndex < 0)
+    {
+      readIndex += (int32_t) delaySize;
+    }
+
+    /* Working pointer for state buffer is updated */
+    py = pState;
+
+    /* blockSize samples are read from the state buffer */
+    arm_circularRead_f32((int32_t *) py, delaySize, &readIndex, 1,
+                         (int32_t *) pb, (int32_t *) pb, blockSize, 1,
+                         blockSize);
+
+    /* Working pointer for the scratch buffer */
+    px = pb;
+
+    /* Working pointer for destination buffer */
+    pOut = pDst;
+
+    blkCnt = blockSize;
+
+    while (blkCnt > 0U)
+    {
+      /* Perform Multiply-Accumulate */
+      *pOut++ += *px++ * coeff;
+
+      /* Decrement the loop counter */
+      blkCnt--;
+    }
+
+    /* Decrement the tap loop counter */
+    tapCnt--;
+  }
+}
+
+void ref_fir_sparse_q31(
+        arm_fir_sparse_instance_q31 * S,
+        q31_t * pSrc,
+        q31_t * pDst,
+        q31_t * pScratchIn,
+        uint32_t blockSize)
+{
+        q31_t *pState = S->pState;                     /* State pointer */
+  const q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q31_t *px;                                     /* Scratch buffer pointer */
+        q31_t *py = pState;                            /* Temporary pointers for state buffer */
+        q31_t *pb = pScratchIn;                        /* Temporary pointers for scratch buffer */
+        q31_t *pOut;                                   /* Destination pointer */
+        q63_t out;                                     /* Temporary output variable */
+        int32_t *pTapDelay = S->pTapDelay;             /* Pointer to the array containing offset of the non-zero tap values. */
+        uint32_t delaySize = S->maxDelay + blockSize;  /* state length */
+        uint16_t numTaps = S->numTaps;                 /* Filter order */
+        int32_t readIndex;                             /* Read index of the state buffer */
+        uint32_t tapCnt, blkCnt;                       /* loop counters */
+        q31_t coeff = *pCoeffs++;                      /* Read the first coefficient value */
+        q31_t in;
+
+
+  /* BlockSize of Input samples are copied into the state buffer */
+  /* StateIndex points to the starting position to write in the state buffer */
+  arm_circularWrite_f32((int32_t *) py, delaySize, &S->stateIndex, 1,
+                        (int32_t *) pSrc, 1, blockSize);
+
+  /* Read Index, from where the state buffer should be read, is calculated. */
+  readIndex = (int32_t) (S->stateIndex - blockSize) - *pTapDelay++;
+
+  /* Wraparound of readIndex */
+  if (readIndex < 0)
+  {
+    readIndex += (int32_t) delaySize;
+  }
+
+  /* Working pointer for state buffer is updated */
+  py = pState;
+
+  /* blockSize samples are read from the state buffer */
+  arm_circularRead_f32((int32_t *) py, delaySize, &readIndex, 1,
+                       (int32_t *) pb, (int32_t *) pb, blockSize, 1,
+                       blockSize);
+
+  /* Working pointer for the scratch buffer of state values */
+  px = pb;
+
+  /* Working pointer for scratch buffer of output values */
+  pOut = pDst;
+  
+  blkCnt = blockSize;
+
+  while (blkCnt > 0U)
+  {
+    /* Perform Multiplications and store in the destination buffer */
+    *pOut++ = (q31_t) (((q63_t) * px++ * coeff) >> 32);
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* Loop over the number of taps. */
+  tapCnt = (uint32_t) numTaps - 1U;
+
+  while (tapCnt > 0U)
+  {
+    /* Load the coefficient value and           
+     * increment the coefficient buffer for the next set of state values */
+    coeff = *pCoeffs++;
+
+    /* Read Index, from where the state buffer should be read, is calculated. */
+    readIndex = (int32_t) (S->stateIndex - blockSize) - *pTapDelay++;
+
+    /* Wraparound of readIndex */
+    if (readIndex < 0)
+    {
+      readIndex += (int32_t) delaySize;
+    }
+
+    /* Working pointer for state buffer is updated */
+    py = pState;
+
+    /* blockSize samples are read from the state buffer */
+    arm_circularRead_f32((int32_t *) py, delaySize, &readIndex, 1,
+                         (int32_t *) pb, (int32_t *) pb, blockSize, 1,
+                         blockSize);
+
+    /* Working pointer for the scratch buffer of state values */
+    px = pb;
+
+    /* Working pointer for scratch buffer of output values */
+    pOut = pDst;
+
+    blkCnt = blockSize;
+
+    while (blkCnt > 0U)
+    {
+      /* Perform Multiply-Accumulate */
+      out = *pOut;
+      out += ((q63_t) * px++ * coeff) >> 32;
+      *pOut++ = (q31_t) (out);
+
+      /* Decrement the loop counter */
+      blkCnt--;
+    }
+
+    /* Decrement the tap loop counter */
+    tapCnt--;
+  }
+
+  /* Working output pointer is updated */
+  pOut = pDst;
+
+  /* Output is converted into 1.31 format. */
+  blkCnt = blockSize;
+
+  while (blkCnt > 0U)
+  {
+    in = *pOut << 1;
+    *pOut++ = in;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+}
+
+void ref_fir_sparse_q15(
+        arm_fir_sparse_instance_q15 * S,
+        q15_t * pSrc,
+        q15_t * pDst,
+        q15_t * pScratchIn,
+        q31_t * pScratchOut,
+        uint32_t blockSize)
+{
+        q15_t *pState = S->pState;                     /* State pointer */
+  const q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q15_t *pIn = pSrc;                             /* Working pointer for input */
+        q15_t *pOut = pDst;                            /* Working pointer for output */
+        q15_t *px;                                     /* Temporary pointers for scratch buffer */
+        q15_t *pb = pScratchIn;                        /* Temporary pointers for scratch buffer */
+        q15_t *py = pState;                            /* Temporary pointers for state buffer */
+        int32_t *pTapDelay = S->pTapDelay;             /* Pointer to the array containing offset of the non-zero tap values. */
+        uint32_t delaySize = S->maxDelay + blockSize;  /* state length */
+        uint16_t numTaps = S->numTaps;                 /* Filter order */
+        int32_t readIndex;                             /* Read index of the state buffer */
+        uint32_t tapCnt, blkCnt;                       /* loop counters */
+        q15_t coeff = *pCoeffs++;                      /* Read the first coefficient value */
+        q31_t *pScr2 = pScratchOut;                    /* Working pointer for pScratchOut */
+
+  /* BlockSize of Input samples are copied into the state buffer */
+  /* StateIndex points to the starting position to write in the state buffer */
+  arm_circularWrite_q15(py, delaySize, &S->stateIndex, 1, pIn, 1, blockSize);
+
+  /* Loop over the number of taps. */
+  tapCnt = numTaps;
+
+  /* Read Index, from where the state buffer should be read, is calculated. */
+  readIndex = (S->stateIndex - blockSize) - *pTapDelay++;
+
+  /* Wraparound of readIndex */
+  if (readIndex < 0)
+  {
+    readIndex += (int32_t) delaySize;
+  }
+
+  /* Working pointer for state buffer is updated */
+  py = pState;
+
+  /* blockSize samples are read from the state buffer */
+  arm_circularRead_q15(py, delaySize, &readIndex, 1,
+                       pb, pb, blockSize, 1, blockSize);
+
+  /* Working pointer for the scratch buffer of state values */
+  px = pb;
+
+  /* Working pointer for scratch buffer of output values */
+  pScratchOut = pScr2;
+
+  blkCnt = blockSize;
+
+  while (blkCnt > 0U)
+  {
+    /* Perform multiplication and store in the scratch buffer */
+    *pScratchOut++ = ((q31_t) * px++ * coeff);
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* Loop over the number of taps. */
+  tapCnt = (uint32_t) numTaps - 1U;
+
+  while (tapCnt > 0U)
+  {
+    /* Load the coefficient value and           
+     * increment the coefficient buffer for the next set of state values */
+    coeff = *pCoeffs++;
+
+    /* Read Index, from where the state buffer should be read, is calculated. */
+    readIndex = (S->stateIndex - blockSize) - *pTapDelay++;
+
+    /* Wraparound of readIndex */
+    if (readIndex < 0)
+    {
+      readIndex += (int32_t) delaySize;
+    }
+
+    /* Working pointer for state buffer is updated */
+    py = pState;
+
+    /* blockSize samples are read from the state buffer */
+    arm_circularRead_q15(py, delaySize, &readIndex, 1,
+                         pb, pb, blockSize, 1, blockSize);
+
+    /* Working pointer for the scratch buffer of state values */
+    px = pb;
+
+    /* Working pointer for scratch buffer of output values */
+    pScratchOut = pScr2;
+
+    blkCnt = blockSize;
+
+    while (blkCnt > 0U)
+    {
+      /* Perform Multiply-Accumulate */
+      *pScratchOut++ += (q31_t) * px++ * coeff;
+
+      /* Decrement the loop counter */
+      blkCnt--;
+    }
+
+    /* Decrement the tap loop counter */
+    tapCnt--;
+  }
+
+  /* All the output values are in pScratchOut buffer.       
+     Convert them into 1.15 format, saturate and store in the destination buffer. */
+  /* Loop over the blockSize. */
+  blkCnt = blockSize;
+
+  while (blkCnt > 0U)
+  {
+    *pOut++ = (q15_t) __SSAT(*pScr2++ >> 15, 16);
+    blkCnt--;
+  }
+}
+
+void ref_fir_sparse_q7(
+        arm_fir_sparse_instance_q7 * S,
+        q7_t *pSrc,
+        q7_t *pDst,
+        q7_t *pScratchIn,
+        q31_t * pScratchOut,
+        uint32_t blockSize)
+{
+        q7_t *pState = S->pState;                      /* State pointer */
+  const q7_t *pCoeffs = S->pCoeffs;                    /* Coefficient pointer */
+        q7_t *px;                                      /* Scratch buffer pointer */
+        q7_t *py = pState;                             /* Temporary pointers for state buffer */
+        q7_t *pb = pScratchIn;                         /* Temporary pointers for scratch buffer */
+        q7_t *pOut = pDst;                             /* Destination pointer */
+        int32_t *pTapDelay = S->pTapDelay;             /* Pointer to the array containing offset of the non-zero tap values. */
+        uint32_t delaySize = S->maxDelay + blockSize;  /* state length */
+        uint16_t numTaps = S->numTaps;                 /* Filter order */
+        int32_t readIndex;                             /* Read index of the state buffer */
+        uint32_t tapCnt, blkCnt;                       /* loop counters */
+        q7_t coeff = *pCoeffs++;                       /* Read the coefficient value */
+        q31_t *pScr2 = pScratchOut;                    /* Working pointer for scratch buffer of output values */
+        q31_t in;
+
+  /* BlockSize of Input samples are copied into the state buffer */
+  /* StateIndex points to the starting position to write in the state buffer */
+  arm_circularWrite_q7(py, (int32_t) delaySize, &S->stateIndex, 1, pSrc, 1,
+                       blockSize);
+
+  /* Loop over the number of taps. */
+  tapCnt = numTaps;
+
+  /* Read Index, from where the state buffer should be read, is calculated. */
+  readIndex = ((int32_t) S->stateIndex - (int32_t) blockSize) - *pTapDelay++;
+
+  /* Wraparound of readIndex */
+  if (readIndex < 0)
+  {
+    readIndex += (int32_t) delaySize;
+  }
+
+  /* Working pointer for state buffer is updated */
+  py = pState;
+
+  /* blockSize samples are read from the state buffer */
+  arm_circularRead_q7(py, (int32_t) delaySize, &readIndex, 1, pb, pb,
+                      (int32_t) blockSize, 1, blockSize);
+
+  /* Working pointer for the scratch buffer of state values */
+  px = pb;
+
+  /* Working pointer for scratch buffer of output values */
+  pScratchOut = pScr2;
+
+  /* Loop over the blockSize */
+  blkCnt = blockSize;
+
+  while (blkCnt > 0U)
+  {
+    /* Perform multiplication and store in the scratch buffer */
+    *pScratchOut++ = ((q31_t) * px++ * coeff);
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* Loop over the number of taps. */
+  tapCnt = (uint32_t) numTaps - 1U;
+
+  while (tapCnt > 0U)
+  {
+    /* Load the coefficient value and           
+     * increment the coefficient buffer for the next set of state values */
+    coeff = *pCoeffs++;
+
+    /* Read Index, from where the state buffer should be read, is calculated. */
+    readIndex = ((int32_t) S->stateIndex - (int32_t) blockSize) - *pTapDelay++;
+
+    /* Wraparound of readIndex */
+    if (readIndex < 0)
+    {
+      readIndex += (int32_t) delaySize;
+    }
+
+    /* Working pointer for state buffer is updated */
+    py = pState;
+
+    /* blockSize samples are read from the state buffer */
+    arm_circularRead_q7(py, (int32_t) delaySize, &readIndex, 1, pb, pb,
+                        (int32_t) blockSize, 1, blockSize);
+
+    /* Working pointer for the scratch buffer of state values */
+    px = pb;
+
+    /* Working pointer for scratch buffer of output values */
+    pScratchOut = pScr2;
+
+    /* Loop over the blockSize */
+    blkCnt = blockSize;
+
+    while (blkCnt > 0U)
+    {
+      /* Perform Multiply-Accumulate */
+      in = *pScratchOut + ((q31_t) * px++ * coeff);
+      *pScratchOut++ = in;
+
+      /* Decrement the loop counter */
+      blkCnt--;
+    }
+
+    /* Decrement the tap loop counter */
+    tapCnt--;
+  }
+
+  /* All the output values are in pScratchOut buffer.       
+     Convert them into 1.15 format, saturate and store in the destination buffer. */
+  /* Loop over the blockSize. */
+  blkCnt = blockSize;
+
+  while (blkCnt > 0U)
+  {
+    *pOut++ = (q7_t) __SSAT(*pScr2++ >> 7, 8);
+
+    /* Decrement the blockSize loop counter */
+    blkCnt--;
+  }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/iir_lattice.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/iir_lattice.c
new file mode 100644
index 0000000..7a0c91f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/iir_lattice.c
@@ -0,0 +1,271 @@
+#include "ref.h"
+
+void ref_iir_lattice_f32(
+  const arm_iir_lattice_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+  float32_t fcurr, fnext = 0, gcurr, gnext;      /* Temporary variables for lattice stages */
+  float32_t acc;                                 /* Accumlator */
+  uint32_t blkCnt, tapCnt;                       /* temporary variables for counts */
+  float32_t *px1, *px2, *pk, *pv;                /* temporary pointers for state and coef */
+  uint32_t numStages = S->numStages;             /* number of stages */
+  float32_t *pState;                             /* State pointer */
+  float32_t *pStateCurnt;                        /* State current pointer */
+
+  blkCnt = blockSize;
+  pState = &S->pState[0];
+
+  /* Sample processing */
+  while (blkCnt > 0U)
+  {
+    /* Read Sample from input buffer */
+    /* fN(n) = x(n) */
+    fcurr = *pSrc++;
+
+    /* Initialize state read pointer */
+    px1 = pState;
+    /* Initialize state write pointer */
+    px2 = pState;
+    /* Set accumulator to zero */
+    acc = 0.0f;
+    /* Initialize Ladder coeff pointer */
+    pv = &S->pvCoeffs[0];
+    /* Initialize Reflection coeff pointer */
+    pk = &S->pkCoeffs[0];
+
+    /* Process sample for numStages */
+    tapCnt = numStages;
+
+    while (tapCnt > 0U)
+    {
+      gcurr = *px1++;
+      /* Process sample for last taps */
+      fnext = fcurr - (*pk) * gcurr;
+      gnext = fnext * (*pk++) + gcurr;
+
+      /* Output samples for last taps */
+      acc += gnext * (*pv++);
+      *px2++ = gnext;
+      fcurr = fnext;
+
+      /* Decrementing loop counter */
+      tapCnt--;
+    }
+
+    /* y(n) += g0(n) * v0 */
+    acc += fnext * (*pv);
+
+    *px2++ = fnext;
+
+    /* write out into pDst */
+    *pDst++ = acc;
+
+    /* Advance the state pointer by 1 to process the next group of samples */
+    pState = pState + 1U;
+    blkCnt--;
+  }
+
+  /* Processing is complete. Now copy last S->numStages samples to start of the buffer           
+     for the preperation of next frame process */
+
+  /* Points to the start of the state buffer */
+  pStateCurnt = &S->pState[0];
+  pState = &S->pState[blockSize];
+
+  tapCnt = numStages;
+
+  /* Copy the data */
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement the loop counter */
+    tapCnt--;
+  }
+}
+
+void ref_iir_lattice_q31(
+  const arm_iir_lattice_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize)
+{
+  q31_t fcurr, fnext = 0, gcurr = 0, gnext;      /* Temporary variables for lattice stages */
+  q63_t acc;                                     /* Accumlator */
+  uint32_t blkCnt, tapCnt;                       /* Temporary variables for counts */
+  q31_t *px1, *px2, *pk, *pv;                    /* Temporary pointers for state and coef */
+  uint32_t numStages = S->numStages;             /* number of stages */
+  q31_t *pState;                                 /* State pointer */
+  q31_t *pStateCurnt;                            /* State current pointer */
+
+  blkCnt = blockSize;
+  pState = &S->pState[0];
+
+  /* Sample processing */
+  while (blkCnt > 0U)
+  {
+    /* Read Sample from input buffer */
+    /* fN(n) = x(n) */
+    fcurr = *pSrc++;
+
+    /* Initialize state read pointer */
+    px1 = pState;
+    /* Initialize state write pointer */
+    px2 = pState;
+    /* Set accumulator to zero */
+    acc = 0;
+    /* Initialize Ladder coeff pointer */
+    pv = &S->pvCoeffs[0];
+    /* Initialize Reflection coeff pointer */
+    pk = &S->pkCoeffs[0];
+
+    tapCnt = numStages;
+
+    while (tapCnt > 0U)
+    {
+      gcurr = *px1++;
+      /* Process sample */
+      /* fN-1(n) = fN(n) - kN * gN-1(n-1) */
+      fnext =
+        ref_sat_q31(((q63_t) fcurr -
+                         ((q31_t) (((q63_t) gcurr * (*pk)) >> 31))));
+      /* gN(n) = kN * fN-1(n) + gN-1(n-1) */
+      gnext =
+        ref_sat_q31(((q63_t) gcurr +
+                         ((q31_t) (((q63_t) fnext * (*pk++)) >> 31))));
+      /* Output samples */
+      /* y(n) += gN(n) * vN  */
+      acc += ((q63_t) gnext * *pv++);
+      /* write gN-1(n-1) into state for next sample processing */
+      *px2++ = gnext;
+      /* Update f values for next coefficient processing */
+      fcurr = fnext;
+
+      tapCnt--;
+    }
+
+    /* y(n) += g0(n) * v0 */
+    acc += (q63_t) fnext *(*pv++);
+
+    *px2++ = fnext;
+
+    /* write out into pDst */
+    *pDst++ = (q31_t) (acc >> 31U);
+
+    /* Advance the state pointer by 1 to process the next group of samples */
+    pState = pState + 1U;
+    blkCnt--;
+  }
+
+  /* Processing is complete. Now copy last S->numStages samples to start of the buffer           
+     for the preperation of next frame process */
+
+  /* Points to the start of the state buffer */
+  pStateCurnt = &S->pState[0];
+  pState = &S->pState[blockSize];
+
+  tapCnt = numStages;
+
+  /* Copy the remaining q31_t data */
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement the loop counter */
+    tapCnt--;
+  }
+}
+
+void ref_iir_lattice_q15(
+  const arm_iir_lattice_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize)
+{
+  q31_t fcurr, fnext = 0, gcurr = 0, gnext;      /* Temporary variables for lattice stages */
+  uint32_t stgCnt;                               /* Temporary variables for counts */
+  q63_t acc;                                     /* Accumlator */
+  uint32_t blkCnt, tapCnt;                       /* Temporary variables for counts */
+  q15_t *px1, *px2, *pk, *pv;                    /* temporary pointers for state and coef */
+  uint32_t numStages = S->numStages;             /* number of stages */
+  q15_t *pState;                                 /* State pointer */
+  q15_t *pStateCurnt;                            /* State current pointer */
+  q15_t out;                                     /* Temporary variable for output */
+
+  blkCnt = blockSize;
+  pState = &S->pState[0];
+
+  /* Sample processing */
+  while (blkCnt > 0U)
+  {
+    /* Read Sample from input buffer */
+    /* fN(n) = x(n) */
+    fcurr = *pSrc++;
+
+    /* Initialize state read pointer */
+    px1 = pState;
+    /* Initialize state write pointer */
+    px2 = pState;
+    /* Set accumulator to zero */
+    acc = 0;
+    /* Initialize Ladder coeff pointer */
+    pv = &S->pvCoeffs[0];
+    /* Initialize Reflection coeff pointer */
+    pk = &S->pkCoeffs[0];
+
+    tapCnt = numStages;
+
+    while (tapCnt > 0U)
+    {
+      gcurr = *px1++;
+      /* Process sample */
+      /* fN-1(n) = fN(n) - kN * gN-1(n-1) */
+      fnext = fcurr - ((gcurr * (*pk)) >> 15);
+      fnext = ref_sat_q15(fnext);
+      /* gN(n) = kN * fN-1(n) + gN-1(n-1) */
+      gnext = ((fnext * (*pk++)) >> 15) + gcurr;
+      gnext = ref_sat_q15(gnext);
+      /* Output samples */
+      /* y(n) += gN(n) * vN */
+      acc += (q31_t) ((gnext * (*pv++)));
+      /* write gN(n) into state for next sample processing */
+      *px2++ = (q15_t) gnext;
+      /* Update f values for next coefficient processing */
+      fcurr = fnext;
+
+      tapCnt--;
+    }
+
+    /* y(n) += g0(n) * v0 */
+    acc += (q31_t) ((fnext * (*pv++)));
+
+    out = ref_sat_q15(acc >> 15);
+    *px2++ = (q15_t) fnext;
+
+    /* write out into pDst */
+    *pDst++ = out;
+
+    /* Advance the state pointer by 1 to process the next group of samples */
+    pState = pState + 1U;
+    blkCnt--;
+  }
+
+  /* Processing is complete. Now copy last S->numStages samples to start of the buffer           
+     for the preperation of next frame process */
+  /* Points to the start of the state buffer */
+  pStateCurnt = &S->pState[0];
+  pState = &S->pState[blockSize];
+
+  stgCnt = numStages;
+
+  /* copy data */
+  while (stgCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement the loop counter */
+    stgCnt--;
+  }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/lms.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/lms.c
new file mode 100644
index 0000000..2b7f3de
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/FilteringFunctions/lms.c
@@ -0,0 +1,695 @@
+#include "ref.h"
+
+void ref_lms_f32(
+  const arm_lms_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pRef,
+  float32_t * pOut,
+  float32_t * pErr,
+  uint32_t blockSize)
+{
+  float32_t *pState = S->pState;                 /* State pointer */
+  float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+  float32_t *pStateCurnt;                        /* Points to the current sample of the state */
+  float32_t mu = S->mu;                          /* Adaptive factor */
+  uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+  uint32_t i, blkCnt;                     			 /* Loop counters */
+  float32_t sum, e, d;                           /* accumulator, error, reference data sample */
+  float32_t w = 0.0f;                            /* weight factor */
+
+  e = 0.0f;
+  d = 0.0f;
+
+  /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = &(S->pState[numTaps - 1U]);
+
+  blkCnt = blockSize;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy the new input sample into the state buffer */
+    *pStateCurnt++ = *pSrc++;
+
+    /* Set the accumulator to zero */
+    sum = 0.0f;
+		
+		for(i=0;i<numTaps;i++)
+		{ /* Perform the multiply-accumulate */
+      sum += pState[i] * pCoeffs[i];
+		}
+
+    /* The result is stored in the destination buffer. */
+    *pOut++ = sum;
+
+    /* Compute and store error */
+    d = *pRef++;
+    e = d - sum;
+    *pErr++ = e;
+
+    /* Weighting factor for the LMS version */
+    w = e * mu;
+		
+		for(i=0;i<numTaps;i++)
+		{ /* Perform the multiply-accumulate */
+      pCoeffs[i] += w * pState[i];
+		}
+
+    /* Advance state pointer by 1 for the next sample */
+    pState++;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete. Now copy the last numTaps - 1 samples to the        
+   * start of the state buffer. This prepares the state buffer for the        
+   * next function call. */
+	for(i=0;i<numTaps-1;i++)
+  {
+    S->pState[i] = pState[i];
+  }
+}
+
+void ref_lms_norm_f32(
+  arm_lms_norm_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pRef,
+  float32_t * pOut,
+  float32_t * pErr,
+  uint32_t blockSize)
+{
+  float32_t *pState = S->pState;                 /* State pointer */
+  float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+  float32_t *pStateCurnt;                        /* Points to the current sample of the state */
+  float32_t mu = S->mu;                          /* Adaptive factor */
+  uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+  uint32_t i, blkCnt;                    				 /* Loop counters */
+  float32_t energy;                              /* Energy of the input */
+  float32_t sum, e, d;                           /* accumulator, error, reference data sample */
+  float32_t w, x0, in;                           /* weight factor, temporary variable to hold input sample and state */
+
+  /* Initializations of error,  difference, Coefficient update */
+  e = 0.0f;
+  d = 0.0f;
+  w = 0.0f;
+
+  energy = S->energy;
+  x0 = S->x0;
+
+  /* S->pState points to buffer which contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = &(S->pState[numTaps - 1U]);
+
+  for(blkCnt = blockSize; blkCnt > 0U; blkCnt--)
+  {
+    /* Copy the new input sample into the state buffer */
+    *pStateCurnt++ = *pSrc;
+
+    /* Read the sample from input buffer */
+    in = *pSrc++;
+
+    /* Update the energy calculation */
+    energy -= x0 * x0;
+    energy += in * in;
+
+    /* Set the accumulator to zero */
+    sum = 0.0f;
+		
+		for(i=0;i<numTaps;i++)
+		{ /* Perform the multiply-accumulate */
+      sum += pState[i] * pCoeffs[i];
+		}
+
+    /* The result in the accumulator is stored in the destination buffer. */
+    *pOut++ = sum;
+
+    /* Compute and store error */
+    d = *pRef++;
+    e = d - sum;
+    *pErr++ = e;
+
+    /* Calculation of Weighting factor for updating filter coefficients */
+    /* epsilon value 0.000000119209289f */
+    w = e * mu / (energy + 0.000000119209289f);
+
+		for(i=0;i<numTaps;i++)
+    {
+      /* Perform the multiply-accumulate */
+      pCoeffs[i] += w * pState[i];
+    }
+
+    x0 = *pState;
+
+    /* Advance state pointer by 1 for the next sample */
+    pState++;
+  }
+
+  S->energy = energy;
+  S->x0 = x0;
+
+  /* Processing is complete. Now copy the last numTaps - 1 samples to the        
+   * start of the state buffer. This prepares the state buffer for the        
+   * next function call. */
+	for(i=0;i<numTaps-1;i++)
+  {
+    S->pState[i] = pState[i];
+  }
+}
+
+void ref_lms_q31(
+  const arm_lms_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pRef,
+  q31_t * pOut,
+  q31_t * pErr,
+  uint32_t blockSize)
+{
+  q31_t *pState = S->pState;                     /* State pointer */
+  uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+  q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+  q31_t *pStateCurnt;                            /* Points to the current sample of the state */
+  q31_t mu = S->mu;                              /* Adaptive factor */
+  q31_t *px;                                     /* Temporary pointer for state */
+  q31_t *pb;                                     /* Temporary pointer for coefficient buffer */
+  uint32_t tapCnt, blkCnt;                       /* Loop counters */
+  q63_t acc;                                     /* Accumulator */
+  q31_t e = 0;                                   /* error of data sample */
+  q31_t alpha;                                   /* Intermediate constant for taps update */
+  q31_t coef;                                    /* Temporary variable for coef */
+  q31_t acc_l, acc_h;                            /*  temporary input */
+  uint32_t uShift = (uint32_t)S->postShift + 1;
+  uint32_t lShift = 32U - uShift;                /*  Shift to be applied to the output */
+
+  /* S->pState points to buffer which contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+  for(blkCnt = blockSize; blkCnt > 0U; blkCnt--)
+  {
+    /* Copy the new input sample into the state buffer */
+    *pStateCurnt++ = *pSrc++;
+
+    /* Initialize pState pointer */
+    px = pState;
+
+    /* Initialize pCoeffs pointer */
+    pb = pCoeffs;
+
+    /* Set the accumulator to zero */
+    acc = 0;
+
+    /* Loop over numTaps number of values */
+    tapCnt = numTaps;
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      acc += (q63_t)(*px++) * (*pb++);
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* Converting the result to 1.31 format */
+    /* Store the result from accumulator into the destination buffer. */
+    /* Calc lower part of acc */
+    acc_l = acc & 0xffffffff;
+
+    /* Calc upper part of acc */
+    acc_h = (acc >> 32) & 0xffffffff;
+
+    acc = (uint32_t)acc_l >> lShift | acc_h << uShift;
+
+    *pOut++ = (q31_t)acc;
+
+    /* Compute and store error */
+    e = *pRef++ - (q31_t)acc;
+
+    *pErr++ = (q31_t)e;
+
+    /* Weighting factor for the LMS version */
+    alpha = (q31_t)(((q63_t)e * mu) >> 31);
+
+    /* Initialize pState pointer */
+    /* Advance state pointer by 1 for the next sample */
+    px = pState++;
+
+    /* Initialize pCoeffs pointer */
+    pb = pCoeffs;
+
+    /* Loop over numTaps number of values */
+    tapCnt = numTaps;
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      coef = (q31_t)(((q63_t) alpha * (*px++)) >> 32);
+      *pb = ref_sat_q31((q63_t)*pb + (coef << 1));
+      pb++;
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+  }
+
+  /* Processing is complete. Now copy the last numTaps - 1 samples to the     
+     start of the state buffer. This prepares the state buffer for the   
+     next function call. */
+
+  /* Points to the start of the pState buffer */
+  pStateCurnt = S->pState;
+
+  /*  Copy (numTaps - 1U) samples  */
+  tapCnt = numTaps - 1;
+
+  /* Copy the data */
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement the loop counter */
+    tapCnt--;
+  }
+}
+
+void ref_lms_norm_q31(
+  arm_lms_norm_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pRef,
+  q31_t * pOut,
+  q31_t * pErr,
+  uint32_t blockSize)
+{
+  q31_t *pState = S->pState;                     /* State pointer */
+  q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+  q31_t *pStateCurnt;                            /* Points to the current sample of the state */
+  q31_t *px, *pb;                                /* Temporary pointers for state and coefficient buffers */
+  q31_t mu = S->mu;                              /* Adaptive factor */
+  uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+  uint32_t tapCnt, blkCnt;                       /* Loop counters */
+  q63_t energy;                                  /* Energy of the input */
+  q63_t acc;                                     /* Accumulator */
+  q31_t e = 0, d = 0;                            /* error, reference data sample */
+  q31_t w = 0, in;                               /* weight factor and state */
+  q31_t x0;                                      /* temporary variable to hold input sample */   
+  q63_t errorXmu;                   				 /* Temporary variables to store error and mu product and reciprocal of energy */
+  q31_t coef;                                    /* Temporary variable for coef */
+  q31_t acc_l, acc_h;                            /*  temporary input */
+  uint32_t uShift = ((uint32_t) S->postShift + 1U);
+  uint32_t lShift = 32U - uShift;                /*  Shift to be applied to the output */
+
+  energy = S->energy;
+  x0 = S->x0;
+
+  /* S->pState points to buffer which contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+  for(blkCnt = blockSize; blkCnt > 0U; blkCnt--)
+  {
+
+    /* Copy the new input sample into the state buffer */
+    *pStateCurnt++ = *pSrc;
+
+    /* Initialize pState pointer */
+    px = pState;
+
+    /* Initialize pCoeffs pointer */
+    pb = pCoeffs;
+
+    /* Read the sample from input buffer */
+    in = *pSrc++;
+
+    /* Update the energy calculation */
+    energy = (q31_t)((((q63_t)energy << 32) - (((q63_t)x0 * x0) << 1)) >> 32) & 0xffffffff;
+    energy = (q31_t)(((((q63_t)in * in) << 1) + ((q63_t)energy << 32)) >> 32) & 0xffffffff;
+
+    /* Set the accumulator to zero */
+    acc = 0;
+
+    /* Loop over numTaps number of values */
+    tapCnt = numTaps;
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      acc += ((q63_t) (*px++)) * (*pb++);
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* Converting the result to 1.31 format */
+    /* Calc lower part of acc */
+    acc_l = acc & 0xffffffff;
+
+    /* Calc upper part of acc */
+    acc_h = (acc >> 32) & 0xffffffff;
+
+    acc = (uint32_t)acc_l >> lShift | acc_h << uShift;
+
+    /* Store the result from accumulator into the destination buffer. */
+    *pOut++ = (q31_t)acc;
+
+    /* Compute and store error */
+    d = *pRef++;
+    e = d - (q31_t)acc;
+    *pErr++ = e;
+
+    /* Calculation of product of (e * mu) */
+    errorXmu = (q63_t)e * mu;
+
+    /* Weighting factor for the normalized version */
+    w = ref_sat_q31(errorXmu / (energy + DELTA_Q31));
+
+    /* Initialize pState pointer */
+    px = pState;
+
+    /* Initialize coeff pointer */
+    pb = pCoeffs;
+
+    /* Loop over numTaps number of values */
+    tapCnt = numTaps;
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* coef is in 2.30 format */
+      coef = (q31_t)(((q63_t)w * (*px++)) >> 32);
+      /* get coef in 1.31 format by left shifting */
+      *pb = ref_sat_q31((q63_t)*pb + (coef << 1U));
+      /* update coefficient buffer to next coefficient */
+      pb++;
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* Read the sample from state buffer */
+    x0 = *pState;
+
+    /* Advance state pointer by 1 for the next sample */
+    pState++;
+  }
+
+  /* Save energy and x0 values for the next frame */
+  S->energy = (q31_t)energy;
+  S->x0 = x0;
+
+  /* Processing is complete. Now copy the last numTaps - 1 samples to the     
+     start of the state buffer. This prepares the state buffer for the        
+     next function call. */
+
+  /* Points to the start of the pState buffer */
+  pStateCurnt = S->pState;
+
+  /* Loop for (numTaps - 1U) samples copy */
+  tapCnt = numTaps - 1;
+
+  /* Copy the remaining q31_t data */
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement the loop counter */
+    tapCnt--;
+  }
+}
+
+void ref_lms_q15(
+  const arm_lms_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pRef,
+  q15_t * pOut,
+  q15_t * pErr,
+  uint32_t blockSize)
+{
+  q15_t *pState = S->pState;                     /* State pointer */
+  uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+  q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+  q15_t *pStateCurnt;                            /* Points to the current sample of the state */
+  q15_t mu = S->mu;                              /* Adaptive factor */
+  q15_t *px;                                     /* Temporary pointer for state */
+  q15_t *pb;                                     /* Temporary pointer for coefficient buffer */
+  uint32_t tapCnt, blkCnt;                       /* Loop counters */
+  q63_t acc;                                     /* Accumulator */
+  q15_t e = 0;                                   /* error of data sample */
+  q15_t alpha;                                   /* Intermediate constant for taps update */
+  q31_t coef;                                    /* Teporary variable for coefficient */
+  q31_t acc_l, acc_h;
+  int32_t lShift = 15 - (int32_t)S->postShift;   /*  Post shift  */
+  int32_t uShift = 32 - lShift;
+
+  /* S->pState points to buffer which contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+  for(blkCnt = blockSize; blkCnt > 0U; blkCnt--)
+  {
+    /* Copy the new input sample into the state buffer */
+    *pStateCurnt++ = *pSrc++;
+
+    /* Initialize pState pointer */
+    px = pState;
+
+    /* Initialize pCoeffs pointer */
+    pb = pCoeffs;
+
+    /* Set the accumulator to zero */
+    acc = 0;
+
+    /* Loop over numTaps number of values */
+    tapCnt = numTaps;
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      acc += (q63_t)((q31_t)(*px++) * (*pb++));
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* Calc lower part of acc */
+    acc_l = acc & 0xffffffff;
+
+    /* Calc upper part of acc */
+    acc_h = (acc >> 32) & 0xffffffff;
+
+    /* Apply shift for lower part of acc and upper part of acc */
+    acc = (uint32_t)acc_l >> lShift | acc_h << uShift;
+
+    /* Converting the result to 1.15 format and saturate the output */
+    acc = ref_sat_q15(acc);
+
+    /* Store the result from accumulator into the destination buffer. */
+    *pOut++ = (q15_t)acc;
+
+    /* Compute and store error */
+    e = *pRef++ - (q15_t)acc;
+
+    *pErr++ = (q15_t)e;
+
+    /* Compute alpha i.e. intermediate constant for taps update */
+    alpha = (q15_t)(((q31_t)e * mu) >> 15);
+
+    /* Initialize pState pointer */
+    /* Advance state pointer by 1 for the next sample */
+    px = pState++;
+
+    /* Initialize pCoeffs pointer */
+    pb = pCoeffs;
+
+    /* Loop over numTaps number of values */
+    tapCnt = numTaps;
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      coef = (q31_t) * pb + (((q31_t) alpha * (*px++)) >> 15);
+      *pb++ = (q15_t) ref_sat_q15(coef);
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+  }
+
+  /* Processing is complete. Now copy the last numTaps - 1 samples to the        
+     start of the state buffer. This prepares the state buffer for the   
+     next function call. */
+
+  /* Points to the start of the pState buffer */
+  pStateCurnt = S->pState;
+
+  /*  Copy (numTaps - 1U) samples  */
+  tapCnt = numTaps - 1;
+
+  /* Copy the data */
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement the loop counter */
+    tapCnt--;
+  }
+}
+
+void ref_lms_norm_q15(
+  arm_lms_norm_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pRef,
+  q15_t * pOut,
+  q15_t * pErr,
+  uint32_t blockSize)
+{
+  q15_t *pState = S->pState;                     /* State pointer */
+  q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+  q15_t *pStateCurnt;                            /* Points to the current sample of the state */
+  q15_t *px, *pb;                                /* Temporary pointers for state and coefficient buffers */
+  q15_t mu = S->mu;                              /* Adaptive factor */
+  uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+  uint32_t tapCnt, blkCnt;                       /* Loop counters */
+  q31_t energy;                                  /* Energy of the input */
+  q63_t acc;                                     /* Accumulator */
+  q15_t e = 0, d = 0;                            /* error, reference data sample */
+  q15_t w = 0, in;                               /* weight factor and state */
+  q15_t x0;                                      /* temporary variable to hold input sample */
+  q15_t errorXmu, oneByEnergy;                   /* Temporary variables to store error and mu product and reciprocal of energy */
+  //q31_t errorXmu;                   				 /* Temporary variables to store error and mu product and reciprocal of energy */
+  q15_t postShift;                               /* Post shift to be applied to weight after reciprocal calculation */
+  q31_t coef;                                    /* Teporary variable for coefficient */
+  q31_t acc_l, acc_h;
+  int32_t lShift = 15 - (int32_t)S->postShift;  /*  Post shift  */
+  int32_t uShift = 32 - lShift;
+
+  energy = S->energy;
+  x0 = S->x0;
+
+  /* S->pState points to buffer which contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+  for(blkCnt = blockSize; blkCnt > 0U; blkCnt--)
+  {
+    /* Copy the new input sample into the state buffer */
+    *pStateCurnt++ = *pSrc;
+
+    /* Initialize pState pointer */
+    px = pState;
+
+    /* Initialize pCoeffs pointer */
+    pb = pCoeffs;
+
+    /* Read the sample from input buffer */
+    in = *pSrc++;
+
+    /* Update the energy calculation */
+    energy -= (((q31_t)x0 * x0) >> 15) & 0xffff;
+    energy += (((q31_t)in * in) >> 15) & 0xffff;
+
+    /* Set the accumulator to zero */
+    acc = 0;
+
+    /* Loop over numTaps number of values */
+    tapCnt = numTaps;
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      acc += (q31_t)*px++ * (*pb++);
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* Calc lower part of acc */
+    acc_l = acc & 0xffffffff;
+
+    /* Calc upper part of acc */
+    acc_h = (acc >> 32) & 0xffffffff;
+
+    /* Apply shift for lower part of acc and upper part of acc */
+    acc = (uint32_t) acc_l >> lShift | acc_h << uShift;
+
+    /* Converting the result to 1.15 format and saturate the output */
+    acc = ref_sat_q15(acc);
+
+    /* Store the result from accumulator into the destination buffer. */
+    *pOut++ = (q15_t) acc;
+
+    /* Compute and store error */
+    d = *pRef++;
+    e = d - (q15_t) acc;
+    *pErr++ = e;
+    
+#if 0
+    /* Calculation of e * mu value */
+    errorXmu = (q31_t) e * mu;
+
+    /* Calculation of (e * mu) /energy value */
+    acc = errorXmu / (energy + DELTA_Q15);
+#endif
+
+    /* Calculation of 1/energy */
+    postShift = arm_recip_q15((q15_t) energy + DELTA_Q15,
+                              &oneByEnergy, S->recipTable);
+
+    /* Calculation of e * mu value */
+    errorXmu = (q15_t) (((q31_t) e * mu) >> 15);
+
+    /* Calculation of (e * mu) * (1/energy) value */
+    acc = (((q31_t) errorXmu * oneByEnergy) >> (15 - postShift));
+    
+    /* Weighting factor for the normalized version */
+    w = ref_sat_q15((q31_t)acc);
+
+    /* Initialize pState pointer */
+    px = pState;
+
+    /* Initialize coeff pointer */
+    pb = pCoeffs;
+
+    /* Loop over numTaps number of values */
+    tapCnt = numTaps;
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      coef = *pb + (((q31_t)w * (*px++)) >> 15);
+      *pb++ = ref_sat_q15(coef);
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* Read the sample from state buffer */
+    x0 = *pState;
+
+    /* Advance state pointer by 1 for the next sample */
+    pState = pState + 1U;
+  }
+
+  /* Save energy and x0 values for the next frame */
+  S->energy = (q15_t)energy;
+  S->x0 = x0;
+
+  /* Processing is complete. Now copy the last numTaps - 1 samples to the        
+     satrt of the state buffer. This prepares the state buffer for the        
+     next function call. */
+
+  /* Points to the start of the pState buffer */
+  pStateCurnt = S->pState;
+
+  /* copy (numTaps - 1U) data */
+  tapCnt = numTaps - 1;
+
+  /* copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement the loop counter */
+    tapCnt--;
+  }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/HelperFunctions/HelperFunctions.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/HelperFunctions/HelperFunctions.c
new file mode 100644
index 0000000..aa5a40f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/HelperFunctions/HelperFunctions.c
@@ -0,0 +1,4 @@
+
+#include "mat_helper.c"
+#include "ref_helper.c"
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/HelperFunctions/mat_helper.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/HelperFunctions/mat_helper.c
new file mode 100644
index 0000000..ee2be4e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/HelperFunctions/mat_helper.c
@@ -0,0 +1,193 @@
+#include "ref.h"
+
+float32_t ref_detrm(float32_t *pSrc, float32_t *temp, uint32_t size)
+{
+   float32_t s = 1, det = 0;
+   int i, j, m, n, c;
+
+   if ( size == 1 )
+   {
+      return ( pSrc[ 0 ] );
+   }
+   else
+   {
+      det = 0;
+
+      for ( c = 0;c < size;c++ )
+      {
+         m = 0;
+         n = 0;
+
+         for ( i = 0;i < size;i++ )
+         {
+            for ( j = 0;j < size;j++ )
+            {
+               temp[ i*size + j ] = 0;
+
+               if ( i != 0 && j != c )
+               {
+                  temp[ m*(size-1) + n ] = pSrc[ i*size + j ];
+
+                  if ( n < ( size - 2 ) )
+                  {
+                     n++;
+                  }
+                  else
+                  {
+                     n = 0;
+                     m++;
+                  }
+               }
+            }
+         }
+
+         det += s * ( pSrc[ c ] * ref_detrm( temp, temp + size*size, size - 1 ) );
+         s = -s;
+      }
+   }
+   
+   return ( det );
+}
+
+
+void ref_cofact(float32_t *pSrc, float32_t *pDst, float32_t *temp, uint32_t size)
+{
+   int p, q, m, n, i, j;
+	
+	 if (size == 1)
+	 {
+		 pDst[0] = 1;
+		 return;
+	 }
+
+   for ( q = 0;q < size;q++ )
+   {
+      for ( p = 0;p < size;p++ )
+      {
+         m = 0;
+         n = 0;
+
+         for ( i = 0;i < size;i++ )
+         {
+            for ( j = 0;j < size;j++ )
+            {
+               temp[ i*size + j ] = 0;
+
+               if ( i != q && j != p )
+               {
+                  temp[ m*(size-1) + n ] = pSrc[ i*size + j ];
+
+                  if ( n < ( size - 2 ) )
+									{
+										n++;
+									}
+                  else
+                  {
+                     n = 0;
+                     m++;
+                  }
+               }
+            }
+         }
+
+         pDst[ q*size + p ] = ref_pow( -1, q + p ) * ref_detrm( temp, temp + (size-1)*(size-1), size - 1 );
+      }
+   }
+}
+
+
+
+float64_t ref_detrm64(float64_t *pSrc, float64_t *temp, uint32_t size)
+{
+   float64_t s = 1, det = 0;
+   int i, j, m, n, c;
+
+   if ( size == 1 )
+   {
+      return ( pSrc[ 0 ] );
+   }
+   else
+   {
+      det = 0;
+
+      for ( c = 0;c < size;c++ )
+      {
+         m = 0;
+         n = 0;
+
+         for ( i = 0;i < size;i++ )
+         {
+            for ( j = 0;j < size;j++ )
+            {
+               temp[ i*size + j ] = 0;
+
+               if ( i != 0 && j != c )
+               {
+                  temp[ m*(size-1) + n ] = pSrc[ i*size + j ];
+
+                  if ( n < ( size - 2 ) )
+                  {
+                     n++;
+                  }
+                  else
+                  {
+                     n = 0;
+                     m++;
+                  }
+               }
+            }
+         }
+
+         det += s * ( pSrc[ c ] * ref_detrm64( temp, temp + size*size, size - 1 ) );
+         s = -s;
+      }
+   }
+   
+   return ( det );
+}
+
+
+void ref_cofact64(float64_t *pSrc, float64_t *pDst, float64_t *temp, uint32_t size)
+{
+   int p, q, m, n, i, j;
+	
+	 if (size == 1)
+	 {
+		 pDst[0] = 1;
+		 return;
+	 }
+
+   for ( q = 0;q < size;q++ )
+   {
+      for ( p = 0;p < size;p++ )
+      {
+         m = 0;
+         n = 0;
+
+         for ( i = 0;i < size;i++ )
+         {
+            for ( j = 0;j < size;j++ )
+            {
+               temp[ i*size + j ] = 0;
+
+               if ( i != q && j != p )
+               {
+                  temp[ m*(size-1) + n ] = pSrc[ i*size + j ];
+
+                  if ( n < ( size - 2 ) )
+									{
+										n++;
+									}
+                  else
+                  {
+                     n = 0;
+                     m++;
+                  }
+               }
+            }
+         }
+
+         pDst[ q*size + p ] = ref_pow( -1, q + p ) * ref_detrm64( temp, temp + (size-1)*(size-1), size - 1 );
+      }
+   }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/HelperFunctions/ref_helper.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/HelperFunctions/ref_helper.c
new file mode 100644
index 0000000..c749daf
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/HelperFunctions/ref_helper.c
@@ -0,0 +1,103 @@
+#include "ref.h"
+
+float32_t scratchArray[8192*2]; 
+
+arm_cfft_instance_f32 ref_cfft_sR_f32_len8192 = { 8192, 0, 0, 0 };
+	
+q31_t ref_sat_n(q31_t num, uint32_t bits)
+{
+	int32_t posMax, negMin;
+	uint32_t i;
+
+	posMax = 1;
+	for (i = 0; i < (bits - 1); i++)
+	{
+		posMax = posMax * 2;
+	}
+
+	if (num > 0)
+	{
+		posMax = (posMax - 1);
+
+		if (num > posMax)
+		{
+			num = posMax;
+		}
+	}
+	else
+	{
+		negMin = -posMax;
+
+		if (num < negMin)
+		{
+			num = negMin;
+		}
+	}
+	return (num);
+}
+
+q31_t ref_sat_q31(q63_t num)
+{
+	if (num > (q63_t)INT_MAX)
+	{
+		return INT_MAX;
+	}
+	else if (num < (q63_t)0xffffffff80000000ll)
+	{
+		return INT_MIN;
+	}
+	else
+	{
+		return (q31_t)num;
+	}
+}
+
+q15_t ref_sat_q15(q31_t num)
+{
+	if (num > (q31_t)SHRT_MAX)
+	{
+		return SHRT_MAX;
+	}
+	else if (num < (q31_t)0xffff8000)
+	{
+		return SHRT_MIN;
+	}
+	else
+	{
+		return (q15_t)num;
+	}
+}
+
+q7_t ref_sat_q7(q15_t num)
+{
+	if (num > (q15_t)SCHAR_MAX)
+	{
+		return SCHAR_MAX;
+	}
+	else if (num < (q15_t)0xff80)
+	{
+		return SCHAR_MIN;
+	}
+	else
+	{
+		return (q7_t)num;
+	}
+}
+
+float32_t ref_pow(float32_t a, uint32_t b)
+{
+	uint32_t i;
+	float32_t r = a;
+	
+	for(i=1;i<b;i++) 
+	{
+		r *= a;
+	}
+	
+	if ( b == 0)
+	{
+		return 1;
+	}
+	
+	return r;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/Intrinsics/Intrinsics_.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/Intrinsics/Intrinsics_.c
new file mode 100644
index 0000000..ed4b7c5
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/Intrinsics/Intrinsics_.c
@@ -0,0 +1,3 @@
+
+#include "intrinsics.c"
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/Intrinsics/intrinsics.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/Intrinsics/intrinsics.c
new file mode 100644
index 0000000..ca2c0e0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/Intrinsics/intrinsics.c
@@ -0,0 +1,238 @@
+#include "ref.h"
+
+q31_t ref__QADD8(q31_t x, q31_t y)
+{
+   q31_t sum;
+   q7_t r, s, t, u;
+
+   r = (q7_t) x;
+   s = (q7_t) y;
+
+   r = ref_sat_n((q31_t) (r + s), 8);
+   s = ref_sat_n(((q31_t) (((x << 16) >> 24) + ((y << 16) >> 24))), 8);
+   t = ref_sat_n(((q31_t) (((x << 8) >> 24) + ((y << 8) >> 24))), 8);
+   u = ref_sat_n(((q31_t) ((x >> 24) + (y >> 24))), 8);
+
+   sum =
+      (((q31_t) u << 24) & 0xFF000000) | (((q31_t) t << 16) & 0x00FF0000) |
+      (((q31_t) s << 8) & 0x0000FF00) | (r & 0x000000FF);
+
+   return sum;
+
+}
+
+q31_t ref__QSUB8(q31_t x, q31_t y)
+{
+   q31_t sum;
+   q31_t r, s, t, u;
+
+   r = (q7_t) x;
+   s = (q7_t) y;
+
+   r = ref_sat_n((r - s), 8);
+   s = ref_sat_n(((q31_t) (((x << 16) >> 24) - ((y << 16) >> 24))), 8) << 8;
+   t = ref_sat_n(((q31_t) (((x << 8) >> 24) - ((y << 8) >> 24))), 8) << 16;
+   u = ref_sat_n(((q31_t) ((x >> 24) - (y >> 24))), 8) << 24;
+
+   sum = (u & 0xFF000000) | (t & 0x00FF0000) | (s & 0x0000FF00) | (r & 0x000000FF);
+
+   return sum;
+}
+
+q31_t ref__QADD16(q31_t x, q31_t y)
+{
+   q31_t sum;
+   q31_t r, s;
+
+   r = (q15_t) x;
+   s = (q15_t) y;
+
+   r = ref_sat_q15(r + s);
+   s = (q31_t)ref_sat_q15(((q31_t) ((x >> 16) + (y >> 16)))) << 16;
+
+   sum = (s & 0xFFFF0000) | (r & 0x0000FFFF);
+
+   return sum;
+
+}
+
+q31_t ref__SHADD16(q31_t x, q31_t y)
+{
+   q31_t sum;
+   q31_t r, s;
+
+   r = (q15_t) x;
+   s = (q15_t) y;
+
+   r = (r + s) >> 1;
+   s = ((q31_t) (((x >> 16) + (y >> 16)) >> 1) << 16);
+
+   sum = (s & 0xFFFF0000) | (r & 0x0000FFFF);
+
+   return sum;
+
+}
+
+q31_t ref__QSUB16(q31_t x, q31_t y)
+{
+   q31_t sum;
+   q31_t r, s;
+
+   r = (q15_t) x;
+   s = (q15_t) y;
+
+   r = ref_sat_q15(r - s);
+   s = (q31_t)ref_sat_q15(((q31_t) ((x >> 16) - (y >> 16)))) << 16;
+
+   sum = (s & 0xFFFF0000) | (r & 0x0000FFFF);
+
+   return sum;
+}
+
+q31_t ref__SHSUB16(q31_t x, q31_t y)
+{
+   q31_t diff;
+   q31_t r, s;
+
+   r = (q15_t) x;
+   s = (q15_t) y;
+
+   r = ((r >> 1) - (s >> 1));
+   s = (((x >> 17) - (y >> 17)) << 16);
+
+   diff = (s & 0xFFFF0000) | (r & 0x0000FFFF);
+
+   return diff;
+}
+
+q31_t ref__QASX(q31_t x, q31_t y)
+{
+   q31_t sum = 0;
+	q31_t xL, xH, yL, yH;
+	
+   // extract bottom halfword and sign extend
+	xL = (q15_t)(x & 0xffff);
+   // extract bottom halfword and sign extend
+	yL = (q15_t)(y & 0xffff);
+   // extract top halfword and sign extend
+   xH = (q15_t)(x >> 16);
+   // extract top halfword and sign extend
+   yH = (q15_t)(y >> 16);
+   
+   sum = (((q31_t)ref_sat_q15(xH + yL )) << 16) |
+         (((q31_t)ref_sat_q15(xL - yH )) & 0xffff);
+
+   return sum;
+}
+
+q31_t ref__SHASX(q31_t x, q31_t y)
+{
+   q31_t sum;
+   q31_t r, s;
+
+   r = (q15_t) x;
+   s = (q15_t) y;
+
+    r = (r - (y >> 16)) / 2;
+    s = (((x >> 16) + s) << 15);
+
+   sum = (s & 0xFFFF0000) | (r & 0x0000FFFF);
+
+   return sum;
+}
+
+q31_t ref__QSAX(q31_t x, q31_t y)
+{
+   q31_t sum = 0;
+	q31_t xL, xH, yL, yH;
+	
+   // extract bottom halfword and sign extend
+	xL = (q15_t)(x & 0xffff);
+   // extract bottom halfword and sign extend
+	yL = (q15_t)(y & 0xffff);
+   // extract top halfword and sign extend
+   xH = (q15_t)(x >> 16);
+   // extract top halfword and sign extend
+   yH = (q15_t)(y >> 16);
+   
+   sum = (((q31_t)ref_sat_q15(xH - yL )) << 16) |
+         (((q31_t)ref_sat_q15(xL + yH )) & 0xffff);
+
+   return sum;
+}
+
+q31_t ref__SHSAX(q31_t x, q31_t y)
+{
+   q31_t sum;
+   q31_t r, s;
+
+   r = (q15_t) x;
+   s = (q15_t) y;
+
+    r = (r + (y >> 16)) / 2;
+    s = (((x >> 16) - s) << 15);
+
+   sum = (s & 0xFFFF0000) | (r & 0x0000FFFF);
+
+   return sum;
+}
+
+q31_t ref__SMUSDX(q31_t x, q31_t y)
+{
+   return ((q31_t) (((q15_t) x * (q15_t) (y >> 16)) - ((q15_t) (x >> 16) * (q15_t) y)));
+}
+
+q31_t ref__SMUADX(q31_t x, q31_t y)
+{
+   return ((q31_t) (((q15_t) x * (q15_t) (y >> 16)) + ((q15_t) (x >> 16) * (q15_t) y)));
+}
+
+q31_t ref__QADD(q31_t x, q31_t y)
+{
+   return ref_sat_q31((q63_t) x + y);
+}
+
+q31_t ref__QSUB(q31_t x, q31_t y)
+{
+   return ref_sat_q31((q63_t) x - y);
+}
+
+q31_t ref__SMLAD(q31_t x, q31_t y, q31_t sum)
+{
+   return (sum + ((q15_t) (x >> 16) * (q15_t) (y >> 16)) + ((q15_t) x * (q15_t) y));
+}
+
+q31_t ref__SMLADX(q31_t x, q31_t y, q31_t sum)
+{
+   return (sum + ((q15_t) (x >> 16) * (q15_t) (y)) + ((q15_t) x * (q15_t) (y >> 16)));
+}
+
+q31_t ref__SMLSDX(q31_t x, q31_t y, q31_t sum)
+{
+   return (sum - ((q15_t) (x >> 16) * (q15_t) (y)) + ((q15_t) x * (q15_t) (y >> 16)));
+}
+
+q63_t ref__SMLALD(q31_t x, q31_t y, q63_t sum)
+{
+   return (sum + ((q15_t) (x >> 16) * (q15_t) (y >> 16)) + ((q15_t) x * (q15_t) y));
+}
+
+q63_t ref__SMLALDX(q31_t x, q31_t y, q63_t sum)
+{
+   return (sum + ((q15_t) (x >> 16) * (q15_t) y)) + ((q15_t) x * (q15_t) (y >> 16));
+}
+
+q31_t ref__SMUAD(q31_t x, q31_t y)
+{
+   return (((x >> 16) * (y >> 16)) + (((x << 16) >> 16) * ((y << 16) >> 16)));
+}
+
+q31_t ref__SMUSD(q31_t x, q31_t y)
+{
+   return (-((x >> 16) * (y >> 16)) + (((x << 16) >> 16) * ((y << 16) >> 16)));
+}
+
+q31_t ref__SXTB16(q31_t x)
+{
+   return ((((x << 24) >> 24) & 0x0000FFFF) | (((x << 8) >> 8) & 0xFFFF0000));
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/MatrixFunctions.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/MatrixFunctions.c
new file mode 100644
index 0000000..b611bfd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/MatrixFunctions.c
@@ -0,0 +1,9 @@
+
+#include "mat_add.c"
+#include "mat_cmplx_mult.c"
+#include "mat_inverse.c"
+#include "mat_mult.c"
+#include "mat_scale.c"
+#include "mat_sub.c"
+#include "mat_trans.c"
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_add.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_add.c
new file mode 100644
index 0000000..7275b7a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_add.c
@@ -0,0 +1,58 @@
+#include "ref.h"
+
+arm_status ref_mat_add_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+  arm_matrix_instance_f32 * pDst)
+{
+	uint32_t i;
+  uint32_t numSamples;                           /* total number of elements in the matrix  */
+
+	/* Total number of samples in the input matrix */
+	numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
+	
+	for(i=0;i<numSamples;i++)
+	{
+		pDst->pData[i] = pSrcA->pData[i] + pSrcB->pData[i];
+	}
+	
+	return ARM_MATH_SUCCESS;
+}
+
+arm_status ref_mat_add_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+  arm_matrix_instance_q31 * pDst)
+{
+	uint32_t i;
+  uint32_t numSamples;                           /* total number of elements in the matrix  */
+
+	/* Total number of samples in the input matrix */
+	numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
+	
+	for(i=0;i<numSamples;i++)
+	{
+		pDst->pData[i] = ref_sat_q31( (q63_t)pSrcA->pData[i] + pSrcB->pData[i]);
+	}
+	
+	return ARM_MATH_SUCCESS;
+}
+
+arm_status ref_mat_add_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+  arm_matrix_instance_q15 * pDst)
+{
+	uint32_t i;
+  uint32_t numSamples;                           /* total number of elements in the matrix  */
+
+	/* Total number of samples in the input matrix */
+	numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
+	
+	for(i=0;i<numSamples;i++)
+	{
+		pDst->pData[i] = ref_sat_q15( (q31_t)pSrcA->pData[i] + pSrcB->pData[i]);
+	}
+	
+	return ARM_MATH_SUCCESS;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_cmplx_mult.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_cmplx_mult.c
new file mode 100644
index 0000000..c1e3bff
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_cmplx_mult.c
@@ -0,0 +1,118 @@
+#include "ref.h"
+
+arm_status ref_mat_cmplx_mult_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+  arm_matrix_instance_f32 * pDst)
+{
+	uint32_t r,c,i,outR,outC,innerSize;
+	float32_t sumR,sumI;
+	float32_t a0,b0,c0,d0;
+	
+	outR = pSrcA->numRows;
+	outC = pSrcB->numCols;
+	innerSize = pSrcA->numCols;
+	
+	for(r=0;r<outR;r++)
+	{
+		for(c=0;c<outC;c++)
+		{
+			sumR = 0;
+			sumI = 0;
+			
+			for(i=0;i<innerSize;i++)
+			{
+				a0 = pSrcA->pData[2*(r*innerSize + i) + 0];
+				b0 = pSrcA->pData[2*(r*innerSize + i) + 1];
+				c0 = pSrcB->pData[2*(i*outC + c) + 0]; 
+				d0 = pSrcB->pData[2*(i*outC + c) + 1];	
+				
+				sumR += a0 * c0 - b0 * d0;
+				sumI += b0 * c0 + a0 * d0;
+			}
+			
+			pDst->pData[2*(r*outC + c) + 0] = sumR;
+			pDst->pData[2*(r*outC + c) + 1] = sumI;
+		}
+	}
+	
+	return ARM_MATH_SUCCESS;
+}
+
+arm_status ref_mat_cmplx_mult_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+  arm_matrix_instance_q31 * pDst)
+{
+	uint32_t r,c,i,outR,outC,innerSize;
+	q63_t sumR,sumI;
+	q31_t a0,b0,c0,d0;
+	
+	outR = pSrcA->numRows;
+	outC = pSrcB->numCols;
+	innerSize = pSrcA->numCols;
+	
+	for(r=0;r<outR;r++)
+	{
+		for(c=0;c<outC;c++)
+		{
+			sumR = 0;
+			sumI = 0;
+			
+			for(i=0;i<innerSize;i++)
+			{
+				a0 = pSrcA->pData[2*(r*innerSize + i) + 0];
+				b0 = pSrcA->pData[2*(r*innerSize + i) + 1];
+				c0 = pSrcB->pData[2*(i*outC + c) + 0]; 
+				d0 = pSrcB->pData[2*(i*outC + c) + 1];	
+				
+				sumR += (q63_t)a0 * c0 - (q63_t)b0 * d0;
+				sumI += (q63_t)b0 * c0 + (q63_t)a0 * d0;
+			}
+			
+			pDst->pData[2*(r*outC + c) + 0] = ref_sat_q31(sumR >> 31);
+			pDst->pData[2*(r*outC + c) + 1] = ref_sat_q31(sumI >> 31);
+		}
+	}
+	
+	return ARM_MATH_SUCCESS;
+}
+
+arm_status ref_mat_cmplx_mult_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+  arm_matrix_instance_q15 * pDst)
+{
+	uint32_t r,c,i,outR,outC,innerSize;
+	q63_t sumR,sumI;
+	q15_t a0,b0,c0,d0;
+	
+	outR = pSrcA->numRows;
+	outC = pSrcB->numCols;
+	innerSize = pSrcA->numCols;
+	
+	for(r=0;r<outR;r++)
+	{
+		for(c=0;c<outC;c++)
+		{
+			sumR = 0;
+			sumI = 0;
+			
+			for(i=0;i<innerSize;i++)
+			{
+				a0 = pSrcA->pData[2*(r*innerSize + i) + 0];
+				b0 = pSrcA->pData[2*(r*innerSize + i) + 1];
+				c0 = pSrcB->pData[2*(i*outC + c) + 0]; 
+				d0 = pSrcB->pData[2*(i*outC + c) + 1];	
+				
+				sumR += (q31_t)a0 * c0 - (q31_t)b0 * d0;
+				sumI += (q31_t)b0 * c0 + (q31_t)a0 * d0;
+			}
+			
+			pDst->pData[2*(r*outC + c) + 0] = ref_sat_q15(sumR >> 15);
+			pDst->pData[2*(r*outC + c) + 1] = ref_sat_q15(sumI >> 15);
+		}
+	}
+	
+	return ARM_MATH_SUCCESS;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_inverse.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_inverse.c
new file mode 100644
index 0000000..4886bcc
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_inverse.c
@@ -0,0 +1,57 @@
+#include "ref.h"
+
+arm_status ref_mat_inverse_f32(
+  const arm_matrix_instance_f32 * pSrc,
+  arm_matrix_instance_f32 * pDst)
+{
+	float32_t det;
+	uint32_t i, size;
+	arm_matrix_instance_f32 tmp;
+	
+	tmp.numCols = pSrc->numCols;
+	tmp.numRows = pSrc->numRows;
+	tmp.pData = scratchArray;
+	
+	det = ref_detrm(pSrc->pData,scratchArray,pSrc->numCols);
+	
+	size = pSrc->numCols * pSrc->numCols;
+	
+	ref_cofact(pSrc->pData,scratchArray,scratchArray + size,pSrc->numCols);
+	
+	ref_mat_trans_f32(&tmp,pDst);	
+	
+	for(i=0;i<size;i++)
+	{
+		pDst->pData[i] /= det;
+	}
+	
+	return ARM_MATH_SUCCESS;
+}
+
+arm_status ref_mat_inverse_f64(
+  const arm_matrix_instance_f64 * pSrc,
+  arm_matrix_instance_f64 * pDst)
+{
+	float64_t det;
+	uint32_t i, size;
+	arm_matrix_instance_f64 tmp;
+	
+	tmp.numCols = pSrc->numCols;
+	tmp.numRows = pSrc->numRows;
+	tmp.pData = (float64_t*)scratchArray;
+	
+	det = ref_detrm64(pSrc->pData,(float64_t*)scratchArray,pSrc->numCols);
+	
+	size = pSrc->numCols * pSrc->numCols;
+	
+	ref_cofact64(pSrc->pData,(float64_t*)scratchArray,(float64_t*)scratchArray + size,pSrc->numCols);
+	
+	ref_mat_trans_f64(&tmp,pDst);	
+	
+	for(i=0;i<size;i++)
+	{
+		pDst->pData[i] /= det;
+	}
+	
+	return ARM_MATH_SUCCESS;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_mult.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_mult.c
new file mode 100644
index 0000000..daffce6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_mult.c
@@ -0,0 +1,91 @@
+#include "ref.h"
+
+arm_status ref_mat_mult_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+  arm_matrix_instance_f32 * pDst)
+{
+	uint32_t r,c,i,outR,outC,innerSize;
+	float32_t sum;
+	
+	outR = pSrcA->numRows;
+	outC = pSrcB->numCols;
+	innerSize = pSrcA->numCols;
+	
+	for(r=0;r<outR;r++)
+	{
+		for(c=0;c<outC;c++)
+		{
+			sum = 0;
+			
+			for(i=0;i<innerSize;i++)
+			{
+				sum += pSrcA->pData[r*innerSize + i] * pSrcB->pData[i*outC + c];
+			}
+			
+			pDst->pData[r*outC + c] = sum;
+		}
+	}
+	
+	return ARM_MATH_SUCCESS;
+}
+
+arm_status ref_mat_mult_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+  arm_matrix_instance_q31 * pDst)
+{
+	uint32_t r,c,i,outR,outC,innerSize;
+	q63_t sum;
+	
+	outR = pSrcA->numRows;
+	outC = pSrcB->numCols;
+	innerSize = pSrcA->numCols;
+	
+	for(r=0;r<outR;r++)
+	{
+		for(c=0;c<outC;c++)
+		{
+			sum = 0;
+			
+			for(i=0;i<innerSize;i++)
+			{
+				sum += (q63_t)(pSrcA->pData[r*innerSize + i]) * pSrcB->pData[i*outC + c];
+			}
+			
+			pDst->pData[r*outC + c] = ref_sat_q31(sum >> 31);
+		}
+	}
+	
+	return ARM_MATH_SUCCESS;
+}
+
+arm_status ref_mat_mult_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+  arm_matrix_instance_q15 * pDst)
+{
+	uint32_t r,c,i,outR,outC,innerSize;
+	q63_t sum;
+	
+	outR = pSrcA->numRows;
+	outC = pSrcB->numCols;
+	innerSize = pSrcA->numCols;
+	
+	for(r=0;r<outR;r++)
+	{
+		for(c=0;c<outC;c++)
+		{
+			sum = 0;
+			
+			for(i=0;i<innerSize;i++)
+			{
+				sum += (q31_t)(pSrcA->pData[r*innerSize + i]) * pSrcB->pData[i*outC + c];
+			}
+			
+			pDst->pData[r*outC + c] = ref_sat_q15(sum >> 15);
+		}
+	}
+	
+	return ARM_MATH_SUCCESS;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_scale.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_scale.c
new file mode 100644
index 0000000..1b2a370
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_scale.c
@@ -0,0 +1,64 @@
+#include "ref.h"
+
+arm_status ref_mat_scale_f32(
+  const arm_matrix_instance_f32 * pSrc,
+  float32_t scale,
+  arm_matrix_instance_f32 * pDst)
+{
+	uint32_t i;
+  uint32_t numSamples;                           /* total number of elements in the matrix  */
+
+	/* Total number of samples in the input matrix */
+	numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
+	
+	for(i=0;i<numSamples;i++)
+	{
+		pDst->pData[i] = pSrc->pData[i] * scale;
+	}
+	
+	return ARM_MATH_SUCCESS;
+}
+
+arm_status ref_mat_scale_q31(
+  const arm_matrix_instance_q31 * pSrc,
+  q31_t scale,
+  int32_t shift,
+  arm_matrix_instance_q31 * pDst)
+{
+	uint32_t i;
+  uint32_t numSamples;                           /* total number of elements in the matrix  */
+	int32_t totShift = shift + 1; 
+	q31_t tmp;
+
+	/* Total number of samples in the input matrix */
+	numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
+	
+	for(i=0;i<numSamples;i++)
+	{
+		tmp = ((q63_t)pSrc->pData[i] * scale) >> 32;
+		pDst->pData[i] = ref_sat_q31((q63_t)tmp << totShift );
+	}
+	
+	return ARM_MATH_SUCCESS;
+}
+
+arm_status ref_mat_scale_q15(
+  const arm_matrix_instance_q15 * pSrc,
+  q15_t scale,
+  int32_t shift,
+  arm_matrix_instance_q15 * pDst)
+{
+	uint32_t i;
+  uint32_t numSamples;                           /* total number of elements in the matrix  */
+	int32_t totShift = 15 - shift;
+
+	/* Total number of samples in the input matrix */
+	numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
+	
+	for(i=0;i<numSamples;i++)
+	{
+		pDst->pData[i] = ref_sat_q15( ((q31_t)pSrc->pData[i] * scale) >> totShift);
+	}
+	
+	return ARM_MATH_SUCCESS;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_sub.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_sub.c
new file mode 100644
index 0000000..048d157
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_sub.c
@@ -0,0 +1,58 @@
+#include "ref.h"
+
+arm_status ref_mat_sub_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+  arm_matrix_instance_f32 * pDst)
+{
+	uint32_t i;
+  uint32_t numSamples;                           /* total number of elements in the matrix  */
+
+	/* Total number of samples in the input matrix */
+	numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
+	
+	for(i=0;i<numSamples;i++)
+	{
+		pDst->pData[i] = pSrcA->pData[i] - pSrcB->pData[i];
+	}
+	
+	return ARM_MATH_SUCCESS;
+}
+
+arm_status ref_mat_sub_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+  arm_matrix_instance_q31 * pDst)
+{
+	uint32_t i;
+  uint32_t numSamples;                           /* total number of elements in the matrix  */
+
+	/* Total number of samples in the input matrix */
+	numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
+	
+	for(i=0;i<numSamples;i++)
+	{
+		pDst->pData[i] = ref_sat_q31( (q63_t)pSrcA->pData[i] - pSrcB->pData[i]);
+	}
+	
+	return ARM_MATH_SUCCESS;
+}
+
+arm_status ref_mat_sub_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+  arm_matrix_instance_q15 * pDst)
+{
+	uint32_t i;
+  uint32_t numSamples;                           /* total number of elements in the matrix  */
+
+	/* Total number of samples in the input matrix */
+	numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
+	
+	for(i=0;i<numSamples;i++)
+	{
+		pDst->pData[i] = ref_sat_q15( (q31_t)pSrcA->pData[i] - pSrcB->pData[i]);
+	}
+	
+	return ARM_MATH_SUCCESS;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_trans.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_trans.c
new file mode 100644
index 0000000..b4fed2f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/MatrixFunctions/mat_trans.c
@@ -0,0 +1,77 @@
+#include "ref.h"
+
+arm_status ref_mat_trans_f64(
+  const arm_matrix_instance_f64 * pSrc,
+  arm_matrix_instance_f64 * pDst)
+{
+	uint64_t r,c;
+	uint64_t numR = pSrc->numRows;
+	uint64_t numC = pSrc->numCols;
+	
+	for(r=0;r<numR;r++)
+	{
+		for(c=0;c<numC;c++)
+		{
+			pDst->pData[c*numR + r] = pSrc->pData[r*numC + c];
+		}
+	}
+	
+	return ARM_MATH_SUCCESS;
+}
+
+arm_status ref_mat_trans_f32(
+  const arm_matrix_instance_f32 * pSrc,
+  arm_matrix_instance_f32 * pDst)
+{
+	uint32_t r,c;
+	uint32_t numR = pSrc->numRows;
+	uint32_t numC = pSrc->numCols;
+	
+	for(r=0;r<numR;r++)
+	{
+		for(c=0;c<numC;c++)
+		{
+			pDst->pData[c*numR + r] = pSrc->pData[r*numC + c];
+		}
+	}
+	
+	return ARM_MATH_SUCCESS;
+}
+
+arm_status ref_mat_trans_q31(
+  const arm_matrix_instance_q31 * pSrc,
+  arm_matrix_instance_q31 * pDst)
+{
+	uint32_t r,c;
+	uint32_t numR = pSrc->numRows;
+	uint32_t numC = pSrc->numCols;
+	
+	for(r=0;r<numR;r++)
+	{
+		for(c=0;c<numC;c++)
+		{
+			pDst->pData[c*numR + r] = pSrc->pData[r*numC + c];
+		}
+	}
+	
+	return ARM_MATH_SUCCESS;
+}
+
+arm_status ref_mat_trans_q15(
+  const arm_matrix_instance_q15 * pSrc,
+  arm_matrix_instance_q15 * pDst)
+{
+	uint32_t r,c;
+	uint32_t numR = pSrc->numRows;
+	uint32_t numC = pSrc->numCols;
+	
+	for(r=0;r<numR;r++)
+	{
+		for(c=0;c<numC;c++)
+		{
+			pDst->pData[c*numR + r] = pSrc->pData[r*numC + c];
+		}
+	}
+	
+	return ARM_MATH_SUCCESS;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/StatisticsFunctions.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/StatisticsFunctions.c
new file mode 100644
index 0000000..426c3f7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/StatisticsFunctions.c
@@ -0,0 +1,8 @@
+
+#include "max.c"
+#include "mean.c"
+#include "min.c"
+#include "power.c"
+#include "rms.c"
+#include "std.c"
+#include "var.c"
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/max.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/max.c
new file mode 100644
index 0000000..a4739d7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/max.c
@@ -0,0 +1,85 @@
+#include "ref.h"
+
+void ref_max_f32(
+  float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult,
+  uint32_t * pIndex)
+{
+	uint32_t i, ind=0;
+	float32_t max=-FLT_MAX;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		if (max < pSrc[i])
+		{
+			max = pSrc[i];
+			ind = i;
+		}
+	}
+	*pResult = max;
+	*pIndex = ind;
+}
+
+void ref_max_q31(
+  q31_t * pSrc,
+  uint32_t blockSize,
+  q31_t * pResult,
+  uint32_t * pIndex)
+{
+	uint32_t i, ind=0;
+	q31_t max=INT_MIN;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		if (max < pSrc[i])
+		{
+			max = pSrc[i];
+			ind = i;
+		}
+	}
+	*pResult = max;
+	*pIndex = ind;
+}
+
+void ref_max_q15(
+  q15_t * pSrc,
+  uint32_t blockSize,
+  q15_t * pResult,
+  uint32_t * pIndex)
+{
+	uint32_t i, ind=0;
+	q15_t max=SHRT_MIN;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		if (max < pSrc[i])
+		{
+			max = pSrc[i];
+			ind = i;
+		}
+	}
+	*pResult = max;
+	*pIndex = ind;
+}
+
+void ref_max_q7(
+  q7_t * pSrc,
+  uint32_t blockSize,
+  q7_t * pResult,
+  uint32_t * pIndex)
+{
+	uint32_t i, ind=0;
+	q7_t max=SCHAR_MIN;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		if (max < pSrc[i])
+		{
+			max = pSrc[i];
+			ind = i;
+		}
+	}
+	*pResult = max;
+	*pIndex = ind;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/mean.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/mean.c
new file mode 100644
index 0000000..33d4a70
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/mean.c
@@ -0,0 +1,61 @@
+#include "ref.h"
+
+void ref_mean_f32(
+  float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult)
+{
+	uint32_t i;
+	float32_t sum=0;
+	
+	for(i=0;i<blockSize;i++)
+	{
+			sum += pSrc[i];
+	}
+	*pResult = sum / (float32_t)blockSize;
+}
+
+void ref_mean_q31(
+  q31_t * pSrc,
+  uint32_t blockSize,
+  q31_t * pResult)
+{
+	uint32_t i;
+	q63_t sum=0;
+	
+	for(i=0;i<blockSize;i++)
+	{
+			sum += pSrc[i];
+	}
+	*pResult = (q31_t) (sum / (int32_t) blockSize);
+}
+
+void ref_mean_q15(
+  q15_t * pSrc,
+  uint32_t blockSize,
+  q15_t * pResult)
+{
+	uint32_t i;
+	q31_t sum=0;
+	
+	for(i=0;i<blockSize;i++)
+	{
+			sum += pSrc[i];
+	}
+	*pResult = (q15_t) (sum / (int32_t) blockSize);
+}
+
+void ref_mean_q7(
+  q7_t * pSrc,
+  uint32_t blockSize,
+  q7_t * pResult)
+{
+	uint32_t i;
+	q31_t sum=0;
+	
+	for(i=0;i<blockSize;i++)
+	{
+			sum += pSrc[i];
+	}
+	*pResult = (q7_t) (sum / (int32_t) blockSize);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/min.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/min.c
new file mode 100644
index 0000000..28c5949
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/min.c
@@ -0,0 +1,85 @@
+#include "ref.h"
+
+void ref_min_f32(
+  float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult,
+  uint32_t * pIndex)
+{
+	uint32_t i, ind=0;
+	float32_t min=FLT_MAX;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		if (min > pSrc[i])
+		{
+			min = pSrc[i];
+			ind = i;
+		}
+	}
+	*pResult = min;
+	*pIndex = ind;
+}
+
+void ref_min_q31(
+  q31_t * pSrc,
+  uint32_t blockSize,
+  q31_t * pResult,
+  uint32_t * pIndex)
+{
+	uint32_t i, ind=0;
+	q31_t min=INT_MAX;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		if (min > pSrc[i])
+		{
+			min = pSrc[i];
+			ind = i;
+		}
+	}
+	*pResult = min;
+	*pIndex = ind;
+}
+
+void ref_min_q15(
+  q15_t * pSrc,
+  uint32_t blockSize,
+  q15_t * pResult,
+  uint32_t * pIndex)
+{
+	uint32_t i, ind=0;
+	q15_t min=SHRT_MAX;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		if (min > pSrc[i])
+		{
+			min = pSrc[i];
+			ind = i;
+		}
+	}
+	*pResult = min;
+	*pIndex = ind;
+}
+
+void ref_min_q7(
+  q7_t * pSrc,
+  uint32_t blockSize,
+  q7_t * pResult,
+  uint32_t * pIndex)
+{
+	uint32_t i, ind=0;
+	q7_t min=SCHAR_MAX;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		if (min > pSrc[i])
+		{
+			min = pSrc[i];
+			ind = i;
+		}
+	}
+	*pResult = min;
+	*pIndex = ind;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/power.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/power.c
new file mode 100644
index 0000000..6160bfe
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/power.c
@@ -0,0 +1,61 @@
+#include "ref.h"
+
+void ref_power_f32(
+  float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult)
+{
+	uint32_t i;
+	float32_t sumsq=0;
+	
+	for(i=0;i<blockSize;i++)
+	{
+			sumsq += pSrc[i] * pSrc[i];
+	}
+	*pResult = sumsq;
+}
+
+void ref_power_q31(
+  q31_t * pSrc,
+  uint32_t blockSize,
+  q63_t * pResult)
+{
+	uint32_t i;
+	q63_t sumsq=0;
+	
+	for(i=0;i<blockSize;i++)
+	{
+			sumsq += ((q63_t)pSrc[i] * pSrc[i]) >> 14;
+	}
+	*pResult = sumsq;
+}
+
+void ref_power_q15(
+  q15_t * pSrc,
+  uint32_t blockSize,
+  q63_t * pResult)
+{
+	uint32_t i;
+	q63_t sumsq=0;
+	
+	for(i=0;i<blockSize;i++)
+	{
+			sumsq += (q63_t)pSrc[i] * pSrc[i];
+	}
+	*pResult = sumsq;
+}
+
+void ref_power_q7(
+  q7_t * pSrc,
+  uint32_t blockSize,
+  q31_t * pResult)
+{
+	uint32_t i;
+	q31_t sumsq=0;
+	
+	for(i=0;i<blockSize;i++)
+	{
+			sumsq += (q31_t)pSrc[i] * pSrc[i];
+	}
+	*pResult = sumsq;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/rms.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/rms.c
new file mode 100644
index 0000000..58393ca
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/rms.c
@@ -0,0 +1,65 @@
+#include "ref.h"
+
+void ref_rms_f32(
+  float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult)
+{
+	uint32_t i;
+	float32_t sumsq=0;
+	
+	for(i=0;i<blockSize;i++)
+	{
+			sumsq += pSrc[i] * pSrc[i];
+	}
+	*pResult = sqrtf(sumsq / (float32_t)blockSize);
+}
+
+void ref_rms_q31(
+  q31_t * pSrc,
+  uint32_t blockSize,
+  q31_t * pResult)
+{
+	uint32_t i;
+    uint64_t sumsq = 0;             /* accumulator (can get never negative. changed type from q63 to uint64 */
+	q63_t tmp1;
+	q31_t tmp2;
+  
+  float help_float;
+  
+	for(i=0;i<blockSize;i++)
+	{
+			sumsq += (q63_t)pSrc[i] * pSrc[i];
+	}
+	tmp1 = (sumsq / (q63_t)blockSize) >> 31;
+	tmp2 = ref_sat_q31(tmp1);
+
+  /* GCC M0 problem: __aeabi_f2iz(QNAN) returns not 0 */
+  help_float = (sqrtf((float)tmp2 / 2147483648.0f) * 2147483648.0f);
+  /* Checking for a NAN value in help_float */
+  if (((*((int *)(&help_float))) & 0x7FC00000) == 0x7FC00000) {
+      help_float = 0;
+  }
+  *pResult = (q31_t)(help_float);
+
+//  *pResult = (q31_t)(sqrtf((float)tmp2 / 2147483648.0f) * 2147483648.0f);
+}
+
+void ref_rms_q15(
+  q15_t * pSrc,
+  uint32_t blockSize,
+  q15_t * pResult)
+{
+	uint32_t i;
+	q63_t sumsq=0;
+	q31_t tmp1;
+	q15_t tmp2;
+	
+	for(i=0;i<blockSize;i++)
+	{
+			sumsq += (q63_t)pSrc[i] * pSrc[i];
+	}
+	tmp1 = (sumsq / (q63_t)blockSize) >> 15;
+	tmp2 = ref_sat_q15(tmp1);
+	*pResult = (q15_t)(sqrtf((float)tmp2 / 32768.0f) * 32768.0f);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/std.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/std.c
new file mode 100644
index 0000000..148b5c7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/std.c
@@ -0,0 +1,74 @@
+#include "ref.h"
+
+void ref_std_f32(
+  float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult)
+{
+	uint32_t i;
+	float32_t sum=0, sumsq=0;
+	
+	if (blockSize == 1)
+	{
+		*pResult = 0;
+		return;
+	}
+	
+	for(i=0;i<blockSize;i++)
+	{
+			sum += pSrc[i];
+			sumsq += pSrc[i] * pSrc[i];
+	}
+	*pResult = sqrtf((sumsq - sum * sum / (float32_t)blockSize) / ((float32_t)blockSize - 1));
+}
+
+void ref_std_q31(
+  q31_t * pSrc,
+  uint32_t blockSize,
+  q31_t * pResult)
+{
+	uint32_t i;
+	q63_t sum=0, sumsq=0;
+	q31_t in;
+	
+	if (blockSize == 1)
+	{
+		*pResult = 0;
+		return;
+	}
+	
+	for(i=0;i<blockSize;i++)
+	{
+			in = pSrc[i] >> 8;
+			sum += in;
+			sumsq += (q63_t)in * in;
+	}
+	sumsq /= (q63_t)(blockSize - 1);
+	sum = sum * sum / (q63_t)(blockSize * (blockSize - 1));
+	*pResult = (q31_t)(sqrtf((float)( (sumsq - sum) >> 15) / 2147483648.0f ) * 2147483648.0f);
+}
+
+void ref_std_q15(
+  q15_t * pSrc,
+  uint32_t blockSize,
+  q15_t * pResult)
+{
+	uint32_t i;
+	q31_t sum=0;
+	q63_t sumsq=0;
+	
+	if (blockSize == 1)
+	{
+		*pResult = 0;
+		return;
+	}
+	
+	for(i=0;i<blockSize;i++)
+	{
+			sum += pSrc[i];
+			sumsq += (q63_t)pSrc[i] * pSrc[i];
+	}
+	sumsq /= (q63_t)(blockSize - 1);
+	sum = (q31_t)((q63_t)sum * sum / (q63_t)(blockSize * (blockSize - 1)));
+	*pResult = (q15_t)(sqrtf((float)ref_sat_q15( (sumsq - sum) >> 15) / 32768.0f ) * 32768.0f);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/var.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/var.c
new file mode 100644
index 0000000..0dfb015
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/StatisticsFunctions/var.c
@@ -0,0 +1,70 @@
+#include "ref.h"
+
+void ref_var_f32(
+  float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult)
+{
+	uint32_t i;
+	float32_t sum=0, sumsq=0;
+	
+	if (blockSize == 1)
+	{
+		*pResult = 0;
+		return;
+	}
+	
+	for(i=0;i<blockSize;i++)
+	{
+			sum += pSrc[i];
+			sumsq += pSrc[i] * pSrc[i];
+	}
+	*pResult = (sumsq - sum * sum / (float32_t)blockSize) / ((float32_t)blockSize - 1);
+}
+
+void ref_var_q31(
+  q31_t * pSrc,
+  uint32_t blockSize,
+  q31_t * pResult)
+{
+	uint32_t i;
+	q63_t sum=0, sumsq=0;
+	q31_t in;
+	
+	if (blockSize == 1)
+	{
+		*pResult = 0;
+		return;
+	}
+	
+	for(i=0;i<blockSize;i++)
+	{
+			in = pSrc[i] >> 8;
+			sum += in;
+			sumsq += (q63_t)in * in;
+	}
+	*pResult = (sumsq - sum * sum / (q31_t)blockSize) / ((q31_t)blockSize - 1) >> 15;
+}
+
+void ref_var_q15(
+  q15_t * pSrc,
+  uint32_t blockSize,
+  q15_t * pResult)
+{
+	uint32_t i;
+	q31_t sum=0;
+	q63_t sumsq=0;
+	
+	if (blockSize == 1)
+	{
+		*pResult = 0;
+		return;
+	}
+	
+	for(i=0;i<blockSize;i++)
+	{
+			sum += pSrc[i];
+			sumsq += (q63_t)pSrc[i] * pSrc[i];
+	}
+	*pResult = (q31_t)((sumsq - (q63_t)sum * sum / (q63_t)blockSize) / ((q63_t)blockSize - 1)) >> 15;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/SupportFunctions.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/SupportFunctions.c
new file mode 100644
index 0000000..647eb46
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/SupportFunctions.c
@@ -0,0 +1,6 @@
+
+#include "copy.c"
+#include "fill.c"
+#include "fixed_to_fixed.c"
+#include "fixed_to_float.c"
+#include "float_to_fixed.c"
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/copy.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/copy.c
new file mode 100644
index 0000000..b8ffd28
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/copy.c
@@ -0,0 +1,53 @@
+#include "ref.h"
+
+void ref_copy_f32(
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = pSrc[i];
+	}
+}
+
+void ref_copy_q31(
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = pSrc[i];
+	}
+}
+
+void ref_copy_q15(
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = pSrc[i];
+	}
+}
+
+void ref_copy_q7(
+  q7_t * pSrc,
+  q7_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = pSrc[i];
+	}
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/fill.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/fill.c
new file mode 100644
index 0000000..e9dcd52
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/fill.c
@@ -0,0 +1,53 @@
+#include "ref.h"
+
+void ref_fill_f32(
+  float32_t value,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = value;
+	}
+}
+
+void ref_fill_q31(
+  q31_t value,
+  q31_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = value;
+	}
+}
+
+void ref_fill_q15(
+  q15_t value,
+  q15_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = value;
+	}
+}
+
+void ref_fill_q7(
+  q7_t value,
+  q7_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = value;
+	}
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/fixed_to_fixed.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/fixed_to_fixed.c
new file mode 100644
index 0000000..f77c3ff
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/fixed_to_fixed.c
@@ -0,0 +1,79 @@
+#include "ref.h"
+
+void ref_q31_to_q15(
+  q31_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = pSrc[i] >> 16;
+	}
+}
+
+void ref_q31_to_q7(
+  q31_t * pSrc,
+  q7_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = pSrc[i] >> 24;
+	}
+}
+
+void ref_q15_to_q31(
+  q15_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = ((q31_t)pSrc[i]) << 16;
+	}
+}
+
+void ref_q15_to_q7(
+  q15_t * pSrc,
+  q7_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = pSrc[i] >> 8;
+	}
+}
+
+void ref_q7_to_q31(
+  q7_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = ((q31_t)pSrc[i]) << 24;
+	}
+}
+
+void ref_q7_to_q15(
+  q7_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = ((q15_t)pSrc[i]) << 8;
+	}
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/fixed_to_float.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/fixed_to_float.c
new file mode 100644
index 0000000..b85adb7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/fixed_to_float.c
@@ -0,0 +1,53 @@
+#include "ref.h"
+
+void ref_q63_to_float(
+  q63_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = ((float32_t)pSrc[i]) / 9223372036854775808.0f;
+	}
+}
+
+void ref_q31_to_float(
+  q31_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = ((float32_t)pSrc[i]) / 2147483648.0f;
+	}
+}
+	
+void ref_q15_to_float(
+  q15_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = ((float32_t)pSrc[i]) / 32768.0f;
+	}
+}
+	
+void ref_q7_to_float(
+  q7_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		pDst[i] = ((float32_t)pSrc[i]) / 128.0f;
+	}
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/float_to_fixed.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/float_to_fixed.c
new file mode 100644
index 0000000..e94df7d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/SupportFunctions/float_to_fixed.c
@@ -0,0 +1,52 @@
+#include "ref.h"
+
+void ref_float_to_q31(
+  float32_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	float32_t in;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		in = pSrc[i];
+		in *= 2147483648.0f;				//scale up
+		in += in > 0.0f ? 0.5f : -0.5f;		//round
+		pDst[i] = ref_sat_q31((q63_t)in);	//cast and saturate
+	}
+}
+	
+void ref_float_to_q15(
+  float32_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	float32_t in;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		in = pSrc[i];
+		in *= 32768.0f;
+		in += in > 0.0f ? 0.5f : -0.5f;
+		pDst[i] = ref_sat_q15((q31_t)in);
+	}
+}
+	
+void ref_float_to_q7(
+  float32_t * pSrc,
+  q7_t * pDst,
+  uint32_t blockSize)
+{
+	uint32_t i;
+	float32_t in;
+	
+	for(i=0;i<blockSize;i++)
+	{
+		in = pSrc[i];
+		in *= 128.0f;
+		in += in > 0.0f ? 0.5f : -0.5f;
+		pDst[i] = ref_sat_q7((q15_t)in);
+	}
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/TransformFunctions/TransformFunctions.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/TransformFunctions/TransformFunctions.c
new file mode 100644
index 0000000..d0d10c4
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/TransformFunctions/TransformFunctions.c
@@ -0,0 +1,4 @@
+
+#include "cfft.c"
+#include "dct4.c"
+#include "rfft.c"
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/TransformFunctions/bitreversal.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/TransformFunctions/bitreversal.c
new file mode 100644
index 0000000..1b564fc
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/TransformFunctions/bitreversal.c
@@ -0,0 +1,30 @@
+#include "ref.h"
+
+
+;/*    
+;* @brief  In-place bit reversal function.   
+;* @param[in, out] *pSrc        points to the in-place buffer of unknown 32-bit data type. 
+;* @param[in]      bitRevLen    bit reversal table length
+;* @param[in]      *pBitRevTab  points to bit reversal table.   
+;* @return none.   
+;*/
+void ref_arm_bitreversal_32(uint32_t *pSrc, uint32_t bitRevLen, uint32_t *pBitRevTab)
+{
+	uint32_t a,b,i,tmp;
+	
+	for(i=0; i<bitRevLen; i++) 
+	{
+		 a = pBitRevTab[2*i];
+		 b = pBitRevTab[2*i + 1];
+
+	//real
+		 tmp = pSrc[a];
+		 pSrc[a] = pSrc[b];
+		 pSrc[b] = tmp;
+
+	//complex
+		 tmp = pSrc[a+1];
+		 pSrc[a+1] = pSrc[b+1];
+		 pSrc[b+1] = tmp;
+	}
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/TransformFunctions/cfft.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/TransformFunctions/cfft.c
new file mode 100644
index 0000000..1364799
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/TransformFunctions/cfft.c
@@ -0,0 +1,598 @@
+#include "ref.h"
+#include "arm_const_structs.h"
+	 
+void ref_cfft_f32(
+   const arm_cfft_instance_f32 * S, 
+   float32_t * p1,
+   uint8_t ifftFlag,
+   uint8_t bitReverseFlag)
+{
+	int n, mmax, m, j, istep, i;
+	float32_t wtemp, wr, wpr, wpi, wi, theta;
+	float32_t tempr, tempi;
+	float32_t *  data = p1;
+	uint32_t N = S->fftLen;
+	int32_t dir = (ifftFlag) ? -1 : 1;
+
+	// decrement pointer since the original version used fortran style indexing.
+	data--;
+
+	n = N << 1;
+	j = 1;
+	for (i = 1; i < n; i += 2) {
+		if (j > i) {
+			tempr = data[j];     data[j] = data[i];     data[i] = tempr;
+			tempr = data[j+1]; data[j+1] = data[i+1]; data[i+1] = tempr;
+		}
+		m = n >> 1;
+		while (m >= 2 && j > m) {
+			j -= m;
+			m >>= 1;
+		}
+		j += m;
+	}
+	mmax = 2;
+	while (n > mmax) {
+		istep = 2*mmax;
+		theta = -6.283185307179586f/(dir*mmax);
+		wtemp = sinf(0.5f*theta);
+		wpr = -2.0f*wtemp*wtemp;
+		wpi = sinf(theta);
+		wr = 1.0f;
+		wi = 0.0f;
+		for (m = 1; m < mmax; m += 2) {
+			for (i = m; i <= n; i += istep) {
+				j =i + mmax;
+				tempr = wr*data[j]   - wi*data[j+1];
+				tempi = wr*data[j+1] + wi*data[j];
+				data[j]   = data[i]   - tempr;
+				data[j+1] = data[i+1] - tempi;
+				data[i] += tempr;
+				data[i+1] += tempi;
+			}
+			wr = (wtemp = wr)*wpr - wi*wpi + wr;
+			wi = wi*wpr + wtemp*wpi + wi;
+		}
+		mmax = istep;
+	}
+
+	// Inverse transform is scaled by 1/N
+	if (ifftFlag)
+	{
+		data++;
+		for(i = 0; i<2*N; i++)
+		{
+			data[i] /= N;
+		}
+	}
+}
+
+void ref_cfft_q31(
+	const arm_cfft_instance_q31 * S,
+    q31_t * p1,
+    uint8_t ifftFlag,
+    uint8_t bitReverseFlag)
+{
+	uint32_t i;
+	float32_t *fSrc = (float32_t*)p1;
+	
+	for(i=0;i<S->fftLen*2;i++)
+	{
+		//read the q31 data, cast to float, scale down for float
+		fSrc[i] = (float32_t)p1[i] / 2147483648.0f;
+	}
+	
+	switch(S->fftLen)
+	{
+   case 16: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len16, fSrc, ifftFlag, bitReverseFlag);
+		 break;
+   
+   case 32: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len32, fSrc, ifftFlag, bitReverseFlag);
+		 break;
+   
+   case 64: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len64, fSrc, ifftFlag, bitReverseFlag);
+		 break;
+   
+   case 128: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len128, fSrc, ifftFlag, bitReverseFlag);
+		 break;
+   
+   case 256: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len256, fSrc, ifftFlag, bitReverseFlag);
+		 break;
+   
+   case 512: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len512, fSrc, ifftFlag, bitReverseFlag);
+		 break;
+   
+   case 1024: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len1024, fSrc, ifftFlag, bitReverseFlag);
+		 break;
+   
+   case 2048: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len2048, fSrc, ifftFlag, bitReverseFlag);
+		 break;
+   
+   case 4096: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len4096, fSrc, ifftFlag, bitReverseFlag);
+		 break;
+	}
+	
+	if (ifftFlag)
+	{
+		for(i=0;i<S->fftLen*2;i++)
+		{
+			//read the float data, scale up for q31, cast to q31
+			p1[i] = (q31_t)( fSrc[i] * 2147483648.0f );
+		}
+	}
+	else
+	{
+		for(i=0;i<S->fftLen*2;i++)
+		{
+			//read the float data, scale up for q31, cast to q31
+			p1[i] = (q31_t)( fSrc[i] * 2147483648.0f / (float32_t)S->fftLen);
+		}
+	}
+}
+
+void ref_cfft_q15(
+	const arm_cfft_instance_q15 * S,
+    q15_t * pSrc,
+    uint8_t ifftFlag,
+    uint8_t bitReverseFlag)
+{
+	uint32_t i;
+	float32_t *fSrc = (float32_t*)pSrc;
+	
+	for(i=0;i<S->fftLen*2;i++)
+	{
+		//read the q15 data, cast to float, scale down for float, place in temporary buffer
+		scratchArray[i] = (float32_t)pSrc[i] / 32768.0f;
+	}
+	
+	for(i=0;i<S->fftLen*2;i++)
+	{
+		//copy from temp buffer to final buffer
+		fSrc[i] = scratchArray[i];
+	}
+	
+	switch(S->fftLen)
+	{
+   case 16: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len16, fSrc, ifftFlag, bitReverseFlag);
+		 break;
+   
+   case 32: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len32, fSrc, ifftFlag, bitReverseFlag);
+		 break;
+   
+   case 64: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len64, fSrc, ifftFlag, bitReverseFlag);
+		 break;
+   
+   case 128: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len128, fSrc, ifftFlag, bitReverseFlag);
+		 break;
+   
+   case 256: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len256, fSrc, ifftFlag, bitReverseFlag);
+		 break;
+   
+   case 512: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len512, fSrc, ifftFlag, bitReverseFlag);
+		 break;
+   
+   case 1024: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len1024, fSrc, ifftFlag, bitReverseFlag);
+		 break;
+   
+   case 2048: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len2048, fSrc, ifftFlag, bitReverseFlag);
+		 break;
+   
+   case 4096: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len4096, fSrc, ifftFlag, bitReverseFlag);
+		 break;
+	}
+	
+	if (ifftFlag)
+	{
+		for(i=0;i<S->fftLen*2;i++)
+		{
+			//read the float data, scale up for q15, cast to q15
+			pSrc[i] = (q15_t)( fSrc[i] * 32768.0f );
+		}
+	}
+	else
+	{
+		for(i=0;i<S->fftLen*2;i++)
+		{
+			//read the float data, scale up for q15, cast to q15
+			pSrc[i] = (q15_t)( fSrc[i] * 32768.0f / (float32_t)S->fftLen);
+		}
+	}
+}
+
+void ref_cfft_radix2_f32(
+	const arm_cfft_radix2_instance_f32 * S,
+	float32_t * pSrc)
+{
+	switch(S->fftLen)
+	{
+   case 16: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len16, pSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 32: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len32, pSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 64: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len64, pSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 128: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len128, pSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 256: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len256, pSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 512: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len512, pSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 1024: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len1024, pSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 2048: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len2048, pSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 4096: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len4096, pSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+	}
+}
+
+void ref_cfft_radix2_q31(
+	const arm_cfft_radix2_instance_q31 * S,
+	q31_t * pSrc)
+{
+	uint32_t i;
+	float32_t *fSrc = (float32_t*)pSrc;
+	
+	for(i=0;i<S->fftLen*2;i++)
+	{
+		//read the q31 data, cast to float, scale down for float
+		fSrc[i] = (float32_t)pSrc[i] / 2147483648.0f;
+	}
+	
+	switch(S->fftLen)
+	{
+   case 16: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len16, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 32: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len32, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 64: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len64, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 128: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len128, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 256: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len256, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 512: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len512, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 1024: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len1024, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 2048: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len2048, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 4096: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len4096, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+	}
+	
+	if (S->ifftFlag)
+	{
+		for(i=0;i<S->fftLen*2;i++)
+		{
+			//read the float data, scale up for q31, cast to q31
+			pSrc[i] = (q31_t)( fSrc[i] * 2147483648.0f );
+		}
+	}
+	else
+	{
+		for(i=0;i<S->fftLen*2;i++)
+		{
+			//read the float data, scale up for q31, cast to q31
+			pSrc[i] = (q31_t)( fSrc[i] * 2147483648.0f / (float32_t)S->fftLen);
+		}
+	}
+}
+
+void ref_cfft_radix2_q15(
+	const arm_cfft_radix2_instance_q15 * S,
+	q15_t * pSrc)
+{
+	uint32_t i;
+	float32_t *fSrc = (float32_t*)pSrc;
+	
+	for(i=0;i<S->fftLen*2;i++)
+	{
+		//read the q15 data, cast to float, scale down for float, place in temporary buffer
+		scratchArray[i] = (float32_t)pSrc[i] / 32768.0f;
+	}
+	
+	for(i=0;i<S->fftLen*2;i++)
+	{
+		//copy from temp buffer to final buffer
+		fSrc[i] = scratchArray[i];
+	}
+	
+	switch(S->fftLen)
+	{
+   case 16: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len16, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 32: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len32, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 64: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len64, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 128: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len128, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 256: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len256, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 512: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len512, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 1024: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len1024, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 2048: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len2048, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 4096: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len4096, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+	}
+	
+	if (S->ifftFlag)
+	{
+		for(i=0;i<S->fftLen*2;i++)
+		{
+		//read the float data, scale up for q15, cast to q15
+		pSrc[i] = (q15_t)( fSrc[i] * 32768.0f );
+		}
+	}
+	else
+	{
+		for(i=0;i<S->fftLen*2;i++)
+		{
+		//read the float data, scale up for q15, cast to q15
+		pSrc[i] = (q15_t)( fSrc[i] * 32768.0f / (float32_t)S->fftLen);
+		}
+	}
+}
+
+void ref_cfft_radix4_f32(
+	const arm_cfft_radix4_instance_f32 * S,
+	float32_t * pSrc)
+{		
+	switch(S->fftLen)
+	{
+   case 16: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len16, pSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 32: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len32, pSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 64: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len64, pSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 128: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len128, pSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 256: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len256, pSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 512: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len512, pSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 1024: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len1024, pSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 2048: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len2048, pSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 4096: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len4096, pSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+	}
+}
+
+void ref_cfft_radix4_q31(
+	const arm_cfft_radix4_instance_q31 * S,
+	q31_t * pSrc)
+{
+	uint32_t i;
+	float32_t *fSrc = (float32_t*)pSrc;
+	
+	for(i=0;i<S->fftLen*2;i++)
+	{
+		//read the q31 data, cast to float, scale down for float
+		fSrc[i] = (float32_t)pSrc[i] / 2147483648.0f;
+	}
+	
+	switch(S->fftLen)
+	{
+   case 16: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len16, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 32: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len32, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 64: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len64, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 128: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len128, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 256: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len256, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 512: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len512, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 1024: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len1024, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 2048: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len2048, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 4096: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len4096, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+	}
+	
+	if (S->ifftFlag)
+	{
+		for(i=0;i<S->fftLen*2;i++)
+		{
+			//read the float data, scale up for q31, cast to q31
+			pSrc[i] = (q31_t)( fSrc[i] * 2147483648.0f );
+		}
+	}
+	else
+	{
+		for(i=0;i<S->fftLen*2;i++)
+		{
+			//read the float data, scale up for q31, cast to q31
+			pSrc[i] = (q31_t)( fSrc[i] * 2147483648.0f / (float32_t)S->fftLen);
+		}
+	}
+}
+
+void ref_cfft_radix4_q15(
+	const arm_cfft_radix4_instance_q15 * S,
+	q15_t * pSrc)
+{
+	uint32_t i;
+	float32_t *fSrc = (float32_t*)pSrc;
+	
+	for(i=0;i<S->fftLen*2;i++)
+	{
+		//read the q15 data, cast to float, scale down for float, place in temporary buffer
+		scratchArray[i] = (float32_t)pSrc[i] / 32768.0f;
+	}
+	
+	for(i=0;i<S->fftLen*2;i++)
+	{
+		//copy from temp buffer to final buffer
+		fSrc[i] = scratchArray[i];
+	}
+	
+	switch(S->fftLen)
+	{
+   case 16: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len16, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 32: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len32, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 64: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len64, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 128: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len128, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 256: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len256, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 512: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len512, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 1024: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len1024, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 2048: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len2048, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+   
+   case 4096: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len4096, fSrc, S->ifftFlag, S->bitReverseFlag);
+		 break;
+	}
+	
+	if (S->ifftFlag)
+	{
+		for(i=0;i<S->fftLen*2;i++)
+		{
+		//read the float data, scale up for q15, cast to q15
+		pSrc[i] = (q15_t)( fSrc[i] * 32768.0f );
+		}
+	}
+	else
+	{
+		for(i=0;i<S->fftLen*2;i++)
+		{
+		//read the float data, scale up for q15, cast to q15
+		pSrc[i] = (q15_t)( fSrc[i] * 32768.0f / (float32_t)S->fftLen);
+		}
+	}
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/TransformFunctions/dct4.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/TransformFunctions/dct4.c
new file mode 100644
index 0000000..60bbb1a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/TransformFunctions/dct4.c
@@ -0,0 +1,89 @@
+#include "ref.h"
+
+void ref_dct4_f32(
+  const arm_dct4_instance_f32 * S,
+  float32_t * pState,
+  float32_t * pInlineBuffer)
+{
+	uint32_t n,k;
+	float32_t sum;
+   float32_t pi_by_N = 3.14159265358979f / (float32_t)S->N;
+   float32_t tmp;
+   float32_t normalize = sqrtf(2.0f / (float32_t)S->N);
+	
+	for(k=0;k<S->N;k++)
+	{
+		sum=0.0f;
+      tmp = ((float32_t)k + 0.5f)*pi_by_N;
+		for(n=0;n<S->N;n++)
+		{
+			sum += pInlineBuffer[n] * cosf(tmp * ((float32_t)n + 0.5f));
+		}
+		scratchArray[k] = normalize * sum;
+	}
+	
+	for(k=0;k<S->N;k++)
+	{
+		pInlineBuffer[k] = scratchArray[k];
+	}
+}
+
+void ref_dct4_q31(
+  const arm_dct4_instance_q31 * S,
+  q31_t * pState,
+  q31_t * pInlineBuffer)
+{
+	arm_dct4_instance_f32 SS;
+	float32_t *fSrc = (float32_t*)pInlineBuffer;
+	uint32_t i;
+	
+	SS.N = S->N;
+	
+	for(i=0;i<S->N;i++)
+	{
+		//read the q31 data, cast to float, scale down for float
+		fSrc[i] = (float32_t)pInlineBuffer[i] / 2147483648.0f;
+	}
+	
+	ref_dct4_f32(&SS,(float32_t*)0,fSrc);
+	
+	for(i=0;i<S->N;i++)
+	{
+		fSrc[i] = fSrc[i] * 2147483648.0f / (float32_t)S->N ;
+		fSrc[i] += (fSrc[i] > 0) ? 0.5f : -0.5f;
+		pInlineBuffer[i] = (q31_t)fSrc[i];
+	}
+}
+
+void ref_dct4_q15(
+  const arm_dct4_instance_q15 * S,
+  q15_t * pState,
+  q15_t * pInlineBuffer)
+{
+	arm_dct4_instance_f32 SS;
+	float32_t *fSrc = (float32_t*)pInlineBuffer;
+	uint32_t i;
+	
+	SS.N = S->N;
+	
+	for(i=0;i<S->N;i++)
+	{
+		//read the q15 data, cast to float, scale down for float, place in temporary buffer
+		scratchArray[i] = (float32_t)pInlineBuffer[i] / 32768.0f;
+	}
+	
+	for(i=0;i<S->N;i++)
+	{
+		//copy from temp buffer to final buffer
+		fSrc[i] = scratchArray[i];
+	}
+	
+	ref_dct4_f32(&SS,(float32_t*)0,fSrc);
+	
+	for(i=0;i<S->N;i++)
+	{
+		fSrc[i] = fSrc[i] * 32768.0f / (float32_t)S->N;
+		fSrc[i] += (fSrc[i] > 0) ? 0.5f : -0.5f;
+		pInlineBuffer[i] = (q15_t)fSrc[i];
+	}
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/TransformFunctions/rfft.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/TransformFunctions/rfft.c
new file mode 100644
index 0000000..9be22d0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/DSP_Lib_TestSuite/RefLibs/src/TransformFunctions/rfft.c
@@ -0,0 +1,302 @@
+#include "ref.h"	
+#include "arm_const_structs.h"
+	
+void ref_rfft_f32(
+	arm_rfft_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pDst)
+{
+	uint32_t i;
+	
+	if (S->ifftFlagR)
+	{
+		for(i=0;i<S->fftLenReal*2;i++)
+		{
+			pDst[i] = pSrc[i];
+		}
+	}
+	else
+	{
+		for(i=0;i<S->fftLenReal;i++)
+		{
+			pDst[2*i+0] = pSrc[i];
+			pDst[2*i+1] = 0.0f;
+		}
+	}
+	
+	switch(S->fftLenReal)
+	{   
+   case 128: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len128, pDst, S->ifftFlagR, S->bitReverseFlagR);
+		 break;
+   
+   case 512: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len512, pDst, S->ifftFlagR, S->bitReverseFlagR);
+		 break;
+   
+   case 2048: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len2048, pDst, S->ifftFlagR, S->bitReverseFlagR);
+		 break;
+   
+   case 8192: 
+		 ref_cfft_f32(&ref_cfft_sR_f32_len8192, pDst, S->ifftFlagR, S->bitReverseFlagR);
+		 break;
+	}
+	
+	if (S->ifftFlagR)
+	{
+		//throw away the imaginary part which should be all zeros
+		for(i=0;i<S->fftLenReal;i++)
+		{
+			pDst[i] = pDst[2*i];
+		}
+	}
+}
+	
+void ref_rfft_fast_f32(
+	arm_rfft_fast_instance_f32 * S,
+	float32_t * p, float32_t * pOut,
+	uint8_t ifftFlag)
+{
+	uint32_t i,j;
+	
+	if (ifftFlag)
+	{
+		for(i=0;i<S->fftLenRFFT;i++)
+		{
+			pOut[i] = p[i];
+		}
+		//unpack first sample's complex part into middle sample's real part
+		pOut[S->fftLenRFFT] = pOut[1];
+		pOut[S->fftLenRFFT+1] = 0;
+		pOut[1] = 0;
+		j=4;
+		for(i = S->fftLenRFFT / 2 + 1;i < S->fftLenRFFT;i++)
+		{
+			pOut[2*i+0] = p[2*i+0 - j];
+			pOut[2*i+1] = -p[2*i+1 - j];
+			j+=4;
+		}
+	}
+	else
+	{
+		for(i=0;i<S->fftLenRFFT;i++)
+		{
+			pOut[2*i+0] = p[i];
+			pOut[2*i+1] = 0.0f;
+		}
+	}
+	
+	switch(S->fftLenRFFT)
+	{   
+   case 32: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len32, pOut, ifftFlag, 1);
+		 break;
+   
+   case 64: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len64, pOut, ifftFlag, 1);
+		 break;
+   
+   case 128: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len128, pOut, ifftFlag, 1);
+		 break;
+   
+   case 256: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len256, pOut, ifftFlag, 1);
+		 break;
+   
+   case 512: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len512, pOut, ifftFlag, 1);
+		 break;
+   
+   case 1024: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len1024, pOut, ifftFlag, 1);
+		 break;
+   
+   case 2048: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len2048, pOut, ifftFlag, 1);
+		 break;
+   
+   case 4096: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len4096, pOut, ifftFlag, 1);
+		 break;
+	}
+	
+	if (ifftFlag)
+	{
+		//throw away the imaginary part which should be all zeros
+		for(i=0;i<S->fftLenRFFT;i++)
+		{
+			pOut[i] = pOut[2*i];
+		}
+	}
+	else
+	{
+		//pack last sample's real part into first sample's complex part
+		pOut[1] = pOut[S->fftLenRFFT];
+	}
+}
+	
+void ref_rfft_q31(
+  const arm_rfft_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst)
+{
+	uint32_t i;
+	float32_t *fDst = (float32_t*)pDst;
+	
+	if (S->ifftFlagR)
+	{
+		for(i=0;i<S->fftLenReal*2;i++)
+		{
+			fDst[i] = (float32_t)pSrc[i] / 2147483648.0f;
+		}
+	}
+	else
+	{
+		for(i=0;i<S->fftLenReal;i++)
+		{
+			fDst[2*i+0] = (float32_t)pSrc[i] / 2147483648.0f;
+			fDst[2*i+1] = 0.0f;
+		}
+	}
+	
+	switch(S->fftLenReal)
+	{
+   case 32: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len32, fDst, S->ifftFlagR, S->bitReverseFlagR);
+		 break;
+	 
+   case 64: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len64, fDst, S->ifftFlagR, S->bitReverseFlagR);
+		 break;
+	 
+   case 128: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len128, fDst, S->ifftFlagR, S->bitReverseFlagR);
+		 break;
+	 
+   case 256: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len256, fDst, S->ifftFlagR, S->bitReverseFlagR);
+		 break;
+	 
+   case 512: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len512, fDst, S->ifftFlagR, S->bitReverseFlagR);
+		 break;
+	 
+   case 1024: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len1024, fDst, S->ifftFlagR, S->bitReverseFlagR);
+		 break;
+   
+   case 2048: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len2048, fDst, S->ifftFlagR, S->bitReverseFlagR);
+		 break;
+   
+   case 4096: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len4096, fDst, S->ifftFlagR, S->bitReverseFlagR);
+		 break;
+   
+   case 8192: 
+		 ref_cfft_f32(&ref_cfft_sR_f32_len8192, fDst, S->ifftFlagR, S->bitReverseFlagR);
+		 break;
+	}
+	
+	if (S->ifftFlagR)
+	{
+		//throw away the imaginary part which should be all zeros		
+		for(i=0;i<S->fftLenReal;i++)
+		{
+			//read the float data, scale up for q31, cast to q31
+			pDst[i] = (q31_t)( fDst[2*i] * 2147483648.0f);
+		}
+	}
+	else
+	{
+		for(i=0;i<S->fftLenReal;i++)
+		{
+			//read the float data, scale up for q31, cast to q31
+			pDst[i] = (q31_t)( fDst[i] * 2147483648.0f / (float32_t)S->fftLenReal);
+		}
+	}
+}
+
+void ref_rfft_q15(
+  const arm_rfft_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst)
+{
+	uint32_t i;
+	float32_t *fDst = (float32_t*)pDst;
+	
+	
+	if (S->ifftFlagR)
+	{
+		for(i=0;i<S->fftLenReal*2;i++)
+		{
+			fDst[i] = (float32_t)pSrc[i] / 32768.0f;
+		}
+	}
+	else
+	{
+		for(i=0;i<S->fftLenReal;i++)
+		{
+			//read the q15 data, cast to float, scale down for float
+			fDst[2*i+0] = (float32_t)pSrc[i] / 32768.0f;
+			fDst[2*i+1] = 0.0f;
+		}
+	}
+	
+	switch(S->fftLenReal)
+	{   
+   case 32: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len32, fDst, S->ifftFlagR, S->bitReverseFlagR);
+		 break;
+	 
+   case 64: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len64, fDst, S->ifftFlagR, S->bitReverseFlagR);
+		 break;
+	 
+   case 128: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len128, fDst, S->ifftFlagR, S->bitReverseFlagR);
+		 break;
+	 
+   case 256: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len256, fDst, S->ifftFlagR, S->bitReverseFlagR);
+		 break;
+	 
+   case 512: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len512, fDst, S->ifftFlagR, S->bitReverseFlagR);
+		 break;
+	 
+   case 1024: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len1024, fDst, S->ifftFlagR, S->bitReverseFlagR);
+		 break;
+   
+   case 2048: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len2048, fDst, S->ifftFlagR, S->bitReverseFlagR);
+		 break;
+   
+   case 4096: 
+		 ref_cfft_f32(&arm_cfft_sR_f32_len4096, fDst, S->ifftFlagR, S->bitReverseFlagR);
+		 break;
+   
+   case 8192: 
+		 ref_cfft_f32(&ref_cfft_sR_f32_len8192, fDst, S->ifftFlagR, S->bitReverseFlagR);
+		 break;
+	}
+	
+	if (S->ifftFlagR)
+	{
+		//throw away the imaginary part which should be all zeros
+		for(i=0;i<S->fftLenReal;i++)
+		{
+			pDst[i] = (q15_t)( fDst[2*i] * 32768.0f);
+		}
+	}
+	else
+	{
+		for(i=0;i<S->fftLenReal;i++)
+		{
+			pDst[i] = (q15_t)( fDst[i] * 32768.0f / (float32_t)S->fftLenReal);
+		}
+	}
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/Abstract.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/Abstract.txt
new file mode 100644
index 0000000..46a2ec9
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/Abstract.txt
@@ -0,0 +1,4 @@
+CMSIS DSP_Lib example arm_class_marks_example for
+  Cortex-M0, Cortex-M3, Cortex-M4 with FPU and Cortex-M7 with single precision FPU.
+
+The example is configured for uVision Simulator
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM0/startup_ARMCM0.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM0/startup_ARMCM0.s
new file mode 100644
index 0000000..3333bc6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM0/startup_ARMCM0.s
@@ -0,0 +1,159 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM0.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM0 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    ( 22 * 4)                           ; Interrupts 10 .. 31 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM0/system_ARMCM0.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM0/system_ARMCM0.c
new file mode 100644
index 0000000..66a364c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM0/system_ARMCM0.c
@@ -0,0 +1,56 @@
+/**************************************************************************//**
+ * @file     system_ARMCM0.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM0 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM0.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM3/startup_ARMCM3.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM3/startup_ARMCM3.s
new file mode 100644
index 0000000..2bf6f19
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM3/startup_ARMCM3.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM3.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM3 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM3/system_ARMCM3.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM3/system_ARMCM3.c
new file mode 100644
index 0000000..f56b85f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM3/system_ARMCM3.c
@@ -0,0 +1,68 @@
+/**************************************************************************//**
+ * @file     system_ARMCM3.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM3 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM3.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
new file mode 100644
index 0000000..f5270c0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM4.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM4 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
new file mode 100644
index 0000000..731facd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
@@ -0,0 +1,83 @@
+/**************************************************************************//**
+ * @file     system_ARMCM4.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM4 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM4)
+  #include "ARMCM4.h"
+#elif defined (ARMCM4_FP)
+  #include "ARMCM4_FP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* enable CP10 Full Access */
+                 (3U << 11U*2U)  );         /* enable CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
new file mode 100644
index 0000000..abddc8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM7.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM7 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
new file mode 100644
index 0000000..69e2a8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
@@ -0,0 +1,85 @@
+/**************************************************************************//**
+ * @file     system_ARMCM7.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM7 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM7)
+  #include "ARMCM7.h"
+#elif defined (ARMCM7_SP)
+  #include "ARMCM7_SP.h"
+#elif defined (ARMCM7_DP)
+  #include "ARMCM7_DP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* enable CP10 Full Access */
+                 (3U << 11U*2U)  );         /* enable CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/arm_class_marks_example_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/arm_class_marks_example_f32.c
new file mode 100644
index 0000000..1d62419
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_class_marks_example/arm_class_marks_example_f32.c
@@ -0,0 +1,211 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+*
+* $Date:         17. January 2013
+* $Revision:     V1.4.0
+*
+* Project:       CMSIS DSP Library
+* Title:         arm_class_marks_example_f32.c
+*
+* Description:   Example code to calculate Minimum, Maximum
+*                Mean, std and variance of marks obtained in a class
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+* -------------------------------------------------------------------- */
+
+/**
+ * @ingroup groupExamples
+ */
+
+/**
+ * @defgroup ClassMarks Class Marks Example
+ *
+ * \par Description:
+ * \par
+ * Demonstrates the use the Maximum, Minimum, Mean, Standard Deviation, Variance
+ * and Matrix functions to calculate statistical values of marks obtained in a class.
+ *
+ * \note This example also demonstrates the usage of static initialization.
+ *
+ * \par Variables Description:
+ * \par
+ * \li \c testMarks_f32 points to the marks scored by 20 students in 4 subjects
+ * \li \c max_marks     Maximum of all marks
+ * \li \c min_marks     Minimum of all marks
+ * \li \c mean          Mean of all marks
+ * \li \c var           Variance of the marks
+ * \li \c std           Standard deviation of the marks
+ * \li \c numStudents   Total number of students in the class
+ *
+ * \par CMSIS DSP Software Library Functions Used:
+ * \par
+ * - arm_mat_init_f32()
+ * - arm_mat_mult_f32()
+ * - arm_max_f32()
+ * - arm_min_f32()
+ * - arm_mean_f32()
+ * - arm_std_f32()
+ * - arm_var_f32()
+ *
+ * <b> Refer  </b>
+ * \link arm_class_marks_example_f32.c \endlink
+ *
+ */
+
+
+/** \example arm_class_marks_example_f32.c
+  */
+#include "arm_math.h"
+
+#define USE_STATIC_INIT
+
+ /* ----------------------------------------------------------------------
+** Global defines
+** ------------------------------------------------------------------- */
+
+#define TEST_LENGTH_SAMPLES   (20*4)
+
+/* ----------------------------------------------------------------------
+** List of Marks scored by 20 students for 4 subjects
+** ------------------------------------------------------------------- */
+const float32_t testMarks_f32[TEST_LENGTH_SAMPLES] =
+{
+  42.000000,  37.000000,  81.000000,  28.000000,
+  83.000000,  72.000000,  36.000000,  38.000000,
+  32.000000,  51.000000,  63.000000,  64.000000,
+  97.000000,  82.000000,  95.000000,  90.000000,
+  66.000000,  51.000000,  54.000000,  42.000000,
+  67.000000,  56.000000,  45.000000,  57.000000,
+  67.000000,  69.000000,  35.000000,  52.000000,
+  29.000000,  81.000000,  58.000000,  47.000000,
+  38.000000,  76.000000, 100.000000,  29.000000,
+  33.000000,  47.000000,  29.000000,  50.000000,
+  34.000000,  41.000000,  61.000000,  46.000000,
+  52.000000,  50.000000,  48.000000,  36.000000,
+  47.000000,  55.000000,  44.000000,  40.000000,
+ 100.000000,  94.000000,  84.000000,  37.000000,
+  32.000000,  71.000000,  47.000000,  77.000000,
+  31.000000,  50.000000,  49.000000,  35.000000,
+  63.000000,  67.000000,  40.000000,  31.000000,
+  29.000000,  68.000000,  61.000000,  38.000000,
+  31.000000,  28.000000,  28.000000,  76.000000,
+  55.000000,  33.000000,  29.000000,  39.000000
+};
+
+
+/* ----------------------------------------------------------------------
+* Number of subjects X 1
+* ------------------------------------------------------------------- */
+const float32_t testUnity_f32[4] =
+{
+  1.000,  1.000,   1.000,  1.000
+};
+
+
+/* ----------------------------------------------------------------------
+** f32 Output buffer
+** ------------------------------------------------------------------- */
+static float32_t testOutput[TEST_LENGTH_SAMPLES];
+
+
+/* ------------------------------------------------------------------
+* Global defines
+*------------------------------------------------------------------- */
+#define   NUMSTUDENTS  20
+#define     NUMSUBJECTS  4
+
+/* ------------------------------------------------------------------
+* Global variables
+*------------------------------------------------------------------- */
+
+ uint32_t    numStudents = 20;
+ uint32_t    numSubjects = 4;
+float32_t    max_marks, min_marks, mean, std, var;
+ uint32_t    student_num;
+
+/* ----------------------------------------------------------------------------------
+* Main f32 test function.  It returns maximum marks secured and student number
+* ------------------------------------------------------------------------------- */
+
+int32_t main()
+{
+
+#ifndef  USE_STATIC_INIT
+
+  arm_matrix_instance_f32 srcA;
+  arm_matrix_instance_f32 srcB;
+  arm_matrix_instance_f32 dstC;
+
+  /* Input and output matrices initializations */
+  arm_mat_init_f32(&srcA, numStudents, numSubjects, (float32_t *)testMarks_f32);
+  arm_mat_init_f32(&srcB, numSubjects, 1, (float32_t *)testUnity_f32);
+  arm_mat_init_f32(&dstC, numStudents, 1, testOutput);
+
+#else
+
+  /* Static Initializations of Input and output matrix sizes and array */
+  arm_matrix_instance_f32 srcA = {NUMSTUDENTS, NUMSUBJECTS, (float32_t *)testMarks_f32};
+  arm_matrix_instance_f32 srcB = {NUMSUBJECTS, 1, (float32_t *)testUnity_f32};
+  arm_matrix_instance_f32 dstC = {NUMSTUDENTS, 1, testOutput};
+
+#endif
+
+
+  /* ----------------------------------------------------------------------
+  *Call the Matrix multiplication process function
+  * ------------------------------------------------------------------- */
+  arm_mat_mult_f32(&srcA, &srcB, &dstC);
+
+  /* ----------------------------------------------------------------------
+  ** Call the Max function to calculate max marks among numStudents
+  ** ------------------------------------------------------------------- */
+  arm_max_f32(testOutput, numStudents, &max_marks, &student_num);
+
+  /* ----------------------------------------------------------------------
+  ** Call the Min function to calculate min marks among numStudents
+  ** ------------------------------------------------------------------- */
+  arm_min_f32(testOutput, numStudents, &min_marks, &student_num);
+
+  /* ----------------------------------------------------------------------
+  ** Call the Mean function to calculate mean
+  ** ------------------------------------------------------------------- */
+  arm_mean_f32(testOutput, numStudents, &mean);
+
+  /* ----------------------------------------------------------------------
+  ** Call the std function to calculate standard deviation
+  ** ------------------------------------------------------------------- */
+  arm_std_f32(testOutput, numStudents, &std);
+
+  /* ----------------------------------------------------------------------
+  ** Call the var function to calculate variance
+  ** ------------------------------------------------------------------- */
+  arm_var_f32(testOutput, numStudents, &var);
+
+  while (1);                             /* main function does not return */
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/Abstract.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/Abstract.txt
new file mode 100644
index 0000000..2abb089
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/Abstract.txt
@@ -0,0 +1,4 @@
+CMSIS DSP_Lib example arm_convolution_example for
+  Cortex-M0, Cortex-M3, Cortex-M4 with FPU and Cortex-M7 with single precision FPU.
+
+The example is configured for uVision Simulator.
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM0/startup_ARMCM0.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM0/startup_ARMCM0.s
new file mode 100644
index 0000000..3333bc6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM0/startup_ARMCM0.s
@@ -0,0 +1,159 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM0.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM0 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    ( 22 * 4)                           ; Interrupts 10 .. 31 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM0/system_ARMCM0.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM0/system_ARMCM0.c
new file mode 100644
index 0000000..66a364c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM0/system_ARMCM0.c
@@ -0,0 +1,56 @@
+/**************************************************************************//**
+ * @file     system_ARMCM0.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM0 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM0.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM3/startup_ARMCM3.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM3/startup_ARMCM3.s
new file mode 100644
index 0000000..2bf6f19
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM3/startup_ARMCM3.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM3.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM3 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM3/system_ARMCM3.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM3/system_ARMCM3.c
new file mode 100644
index 0000000..f56b85f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM3/system_ARMCM3.c
@@ -0,0 +1,68 @@
+/**************************************************************************//**
+ * @file     system_ARMCM3.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM3 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM3.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
new file mode 100644
index 0000000..f5270c0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM4.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM4 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
new file mode 100644
index 0000000..731facd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
@@ -0,0 +1,83 @@
+/**************************************************************************//**
+ * @file     system_ARMCM4.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM4 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM4)
+  #include "ARMCM4.h"
+#elif defined (ARMCM4_FP)
+  #include "ARMCM4_FP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* enable CP10 Full Access */
+                 (3U << 11U*2U)  );         /* enable CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
new file mode 100644
index 0000000..abddc8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM7.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM7 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
new file mode 100644
index 0000000..69e2a8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
@@ -0,0 +1,85 @@
+/**************************************************************************//**
+ * @file     system_ARMCM7.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM7 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM7)
+  #include "ARMCM7.h"
+#elif defined (ARMCM7_SP)
+  #include "ARMCM7_SP.h"
+#elif defined (ARMCM7_DP)
+  #include "ARMCM7_DP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* enable CP10 Full Access */
+                 (3U << 11U*2U)  );         /* enable CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/arm_convolution_example_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/arm_convolution_example_f32.c
new file mode 100644
index 0000000..8af04b8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/arm_convolution_example_f32.c
@@ -0,0 +1,247 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+*
+* $Date:         17. January 2013
+* $Revision:     V1.4.0
+*
+* Project:       CMSIS DSP Library
+* Title:         arm_convolution_example_f32.c
+*
+* Description:   Example code demonstrating Convolution of two input signals using fft.
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+* -------------------------------------------------------------------- */
+
+/**
+ * @ingroup groupExamples
+ */
+
+/**
+ * @defgroup ConvolutionExample Convolution Example
+ *
+ * \par Description:
+ * \par
+ * Demonstrates the convolution theorem with the use of the Complex FFT, Complex-by-Complex
+ * Multiplication, and Support Functions.
+ *
+ * \par Algorithm:
+ * \par
+ * The convolution theorem states that convolution in the time domain corresponds to
+ * multiplication in the frequency domain. Therefore, the Fourier transform of the convoution of
+ * two signals is equal to the product of their individual Fourier transforms.
+ * The Fourier transform of a signal can be evaluated efficiently using the Fast Fourier Transform (FFT).
+ * \par
+ * Two input signals, <code>a[n]</code> and <code>b[n]</code>, with lengths \c n1 and \c n2 respectively,
+ * are zero padded so that their lengths become \c N, which is greater than or equal to <code>(n1+n2-1)</code>
+ * and is a power of 4 as FFT implementation is radix-4.
+ * The convolution of <code>a[n]</code> and <code>b[n]</code> is obtained by taking the FFT of the input
+ * signals, multiplying the Fourier transforms of the two signals, and taking the inverse FFT of
+ * the multiplied result.
+ * \par
+ * This is denoted by the following equations:
+ * <pre> A[k] = FFT(a[n],N)
+ * B[k] = FFT(b[n],N)
+ * conv(a[n], b[n]) = IFFT(A[k] * B[k], N)</pre>
+ * where <code>A[k]</code> and <code>B[k]</code> are the N-point FFTs of the signals <code>a[n]</code>
+ * and <code>b[n]</code> respectively.
+ * The length of the convolved signal is <code>(n1+n2-1)</code>.
+ *
+ * \par Block Diagram:
+ * \par
+ * \image html Convolution.gif
+ *
+ * \par Variables Description:
+ * \par
+ * \li \c testInputA_f32 points to the first input sequence
+ * \li \c srcALen length of the first input sequence
+ * \li \c testInputB_f32 points to the second input sequence
+ * \li \c srcBLen length of the second input sequence
+ * \li \c outLen length of convolution output sequence, <code>(srcALen + srcBLen - 1)</code>
+ * \li \c AxB points to the output array where the product of individual FFTs of inputs is stored.
+ *
+ * \par CMSIS DSP Software Library Functions Used:
+ * \par
+ * - arm_fill_f32()
+ * - arm_copy_f32()
+ * - arm_cfft_radix4_init_f32()
+ * - arm_cfft_radix4_f32()
+ * - arm_cmplx_mult_cmplx_f32()
+ *
+ * <b> Refer  </b>
+ * \link arm_convolution_example_f32.c \endlink
+ *
+ */
+
+
+/** \example arm_convolution_example_f32.c
+  */
+
+#include "arm_math.h"
+#include "math_helper.h"
+
+/* ----------------------------------------------------------------------
+* Defines each of the tests performed
+* ------------------------------------------------------------------- */
+#define MAX_BLOCKSIZE   128
+#define DELTA           (0.000001f)
+#define SNR_THRESHOLD   90
+
+/* ----------------------------------------------------------------------
+* Declare I/O buffers
+* ------------------------------------------------------------------- */
+float32_t Ak[MAX_BLOCKSIZE];        /* Input A */
+float32_t Bk[MAX_BLOCKSIZE];        /* Input B */
+float32_t AxB[MAX_BLOCKSIZE * 2];   /* Output */
+
+/* ----------------------------------------------------------------------
+* Test input data for Floating point Convolution example for 32-blockSize
+* Generated by the MATLAB randn() function
+* ------------------------------------------------------------------- */
+float32_t testInputA_f32[64] =
+{
+  -0.808920,   1.357369,   1.180861,  -0.504544,   1.762637,  -0.703285,
+   1.696966,   0.620571,  -0.151093,  -0.100235,  -0.872382,  -0.403579,
+  -0.860749,  -0.382648,  -1.052338,   0.128113,  -0.646269,   1.093377,
+  -2.209198,   0.471706,   0.408901,   1.266242,   0.598252,   1.176827,
+  -0.203421,   0.213596,  -0.851964,  -0.466958,   0.021841,  -0.698938,
+  -0.604107,   0.461778,  -0.318219,   0.942520,   0.577585,   0.417619,
+   0.614665,   0.563679,  -1.295073,  -0.764437,   0.952194,  -0.859222,
+  -0.618554,  -2.268542,  -1.210592,   1.655853,  -2.627219,  -0.994249,
+  -1.374704,   0.343799,   0.025619,   1.227481,  -0.708031,   0.069355,
+  -1.845228,  -1.570886,   1.010668,  -1.802084,   1.630088,   1.286090,
+  -0.161050,  -0.940794,   0.367961,   0.291907
+
+};
+
+float32_t testInputB_f32[64] =
+{
+   0.933724,   0.046881,   1.316470,   0.438345,   0.332682,   2.094885,
+   0.512081,   0.035546,   0.050894,  -2.320371,   0.168711,  -1.830493,
+  -0.444834,  -1.003242,  -0.531494,  -1.365600,  -0.155420,  -0.757692,
+  -0.431880,  -0.380021,   0.096243,  -0.695835,   0.558850,  -1.648962,
+   0.020369,  -0.363630,   0.887146,   0.845503,  -0.252864,  -0.330397,
+   1.269131,  -1.109295,  -1.027876,   0.135940,   0.116721,  -0.293399,
+  -1.349799,   0.166078,  -0.802201,   0.369367,  -0.964568,  -2.266011,
+   0.465178,   0.651222,  -0.325426,   0.320245,  -0.784178,  -0.579456,
+   0.093374,   0.604778,  -0.048225,   0.376297,  -0.394412,   0.578182,
+  -1.218141,  -1.387326,   0.692462,  -0.631297,   0.153137,  -0.638952,
+  0.635474,   -0.970468,   1.334057,  -0.111370
+};
+
+const float testRefOutput_f32[127] =
+{
+   -0.818943,    1.229484,  -0.533664,    1.016604,   0.341875,  -1.963656,
+    5.171476,    3.478033,   7.616361,    6.648384,   0.479069,   1.792012,
+   -1.295591,   -7.447818,   0.315830,  -10.657445,  -2.483469,  -6.524236,
+   -7.380591,   -3.739005,  -8.388957,    0.184147,  -1.554888,   3.786508,
+   -1.684421,    5.400610,  -1.578126,    7.403361,   8.315999,   2.080267,
+   11.077776,    2.749673,   7.138962,    2.748762,   0.660363,   0.981552,
+    1.442275,    0.552721,  -2.576892,    4.703989,   0.989156,   8.759344,
+   -0.564825,   -3.994680,   0.954710,   -5.014144,   6.592329,   1.599488,
+  -13.979146,   -0.391891,  -4.453369,   -2.311242,  -2.948764,   1.761415,
+   -0.138322,   10.433007,  -2.309103,    4.297153,   8.535523,   3.209462,
+    8.695819,    5.569919,   2.514304,    5.582029,   2.060199,   0.642280,
+    7.024616,    1.686615,  -6.481756,    1.343084,  -3.526451,   1.099073,
+   -2.965764,   -0.173723,  -4.111484,    6.528384,  -6.965658,   1.726291,
+    1.535172,   11.023435,   2.338401,   -4.690188,   1.298210,   3.943885,
+    8.407885,    5.168365,   0.684131,    1.559181,   1.859998,   2.852417,
+    8.574070,   -6.369078,   6.023458,   11.837963,  -6.027632,   4.469678,
+   -6.799093,   -2.674048,   6.250367,   -6.809971,  -3.459360,   9.112410,
+   -2.711621,   -1.336678,   1.564249,   -1.564297,  -1.296760,   8.904013,
+   -3.230109,    6.878013,  -7.819823,    3.369909,  -1.657410,  -2.007358,
+   -4.112825,    1.370685,  -3.420525,   -6.276605,   3.244873,  -3.352638,
+    1.545372,    0.902211,   0.197489,   -1.408732,   0.523390,   0.348440, 0
+};
+
+
+/* ----------------------------------------------------------------------
+* Declare Global variables
+* ------------------------------------------------------------------- */
+uint32_t srcALen = 64;   /* Length of Input A */
+uint32_t srcBLen = 64;   /* Length of Input B */
+uint32_t outLen;         /* Length of convolution output */
+float32_t snr;           /* output SNR */
+
+int32_t main(void)
+{
+  arm_status status;                           /* Status of the example */
+  arm_cfft_radix4_instance_f32 cfft_instance;  /* CFFT Structure instance */
+
+  /* CFFT Structure instance pointer */
+  arm_cfft_radix4_instance_f32 *cfft_instance_ptr =
+      (arm_cfft_radix4_instance_f32*) &cfft_instance;
+
+  /* output length of convolution */
+  outLen = srcALen + srcBLen - 1;
+
+  /* Initialise the fft input buffers with all zeros */
+  arm_fill_f32(0.0,  Ak, MAX_BLOCKSIZE);
+  arm_fill_f32(0.0,  Bk, MAX_BLOCKSIZE);
+
+  /* Copy the input values to the fft input buffers */
+  arm_copy_f32(testInputA_f32,  Ak, MAX_BLOCKSIZE/2);
+  arm_copy_f32(testInputB_f32,  Bk, MAX_BLOCKSIZE/2);
+
+  /* Initialize the CFFT function to compute 64 point fft */
+  status = arm_cfft_radix4_init_f32(cfft_instance_ptr, 64, 0, 1);
+
+  /* Transform input a[n] from time domain to frequency domain A[k] */
+  arm_cfft_radix4_f32(cfft_instance_ptr, Ak);
+  /* Transform input b[n] from time domain to frequency domain B[k] */
+  arm_cfft_radix4_f32(cfft_instance_ptr, Bk);
+
+  /* Complex Multiplication of the two input buffers in frequency domain */
+  arm_cmplx_mult_cmplx_f32(Ak, Bk, AxB, MAX_BLOCKSIZE/2);
+
+  /* Initialize the CIFFT function to compute 64 point ifft */
+  status = arm_cfft_radix4_init_f32(cfft_instance_ptr, 64, 1, 1);
+
+  /* Transform the multiplication output from frequency domain to time domain,
+     that gives the convolved output  */
+  arm_cfft_radix4_f32(cfft_instance_ptr, AxB);
+
+  /* SNR Calculation */
+  snr = arm_snr_f32((float32_t *)testRefOutput_f32, AxB, srcALen + srcBLen - 1);
+
+  /* Compare the SNR with threshold to test whether the
+     computed output is matched with the reference output values. */
+  if ( snr > SNR_THRESHOLD)
+  {
+    status = ARM_MATH_SUCCESS;
+  }
+
+  if ( status != ARM_MATH_SUCCESS)
+  {
+    while (1);
+  }
+
+  while (1);                             /* main function does not return */
+}
+
+ /** \endlink */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/math_helper.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/math_helper.c
new file mode 100644
index 0000000..4b0ee1f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/math_helper.c
@@ -0,0 +1,466 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+*
+* $Date:        17. January 2013
+* $Revision: 	V1.4.0  b
+*
+* Project: 	    CMSIS DSP Library
+*
+* Title:	    math_helper.c
+*
+* Description:	Definition of all helper functions required.
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+* -------------------------------------------------------------------- */
+
+/* ----------------------------------------------------------------------
+*		Include standard header files
+* -------------------------------------------------------------------- */
+#include<math.h>
+
+/* ----------------------------------------------------------------------
+*		Include project header files
+* -------------------------------------------------------------------- */
+#include "math_helper.h"
+
+/**
+ * @brief  Caluclation of SNR
+ * @param[in]  pRef 	Pointer to the reference buffer
+ * @param[in]  pTest	Pointer to the test buffer
+ * @param[in]  buffSize	total number of samples
+ * @return     SNR
+ * The function Caluclates signal to noise ratio for the reference output
+ * and test output
+ */
+
+float arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize)
+{
+  float EnergySignal = 0.0, EnergyError = 0.0;
+  uint32_t i;
+  float SNR;
+  int temp;
+  int *test;
+
+  for (i = 0; i < buffSize; i++)
+    {
+ 	  /* Checking for a NAN value in pRef array */
+	  test =   (int *)(&pRef[i]);
+      temp =  *test;
+
+	  if (temp == 0x7FC00000)
+	  {
+	  		return(0);
+	  }
+
+	  /* Checking for a NAN value in pTest array */
+	  test =   (int *)(&pTest[i]);
+      temp =  *test;
+
+	  if (temp == 0x7FC00000)
+	  {
+	  		return(0);
+	  }
+      EnergySignal += pRef[i] * pRef[i];
+      EnergyError += (pRef[i] - pTest[i]) * (pRef[i] - pTest[i]);
+    }
+
+	/* Checking for a NAN value in EnergyError */
+	test =   (int *)(&EnergyError);
+    temp =  *test;
+
+    if (temp == 0x7FC00000)
+    {
+  		return(0);
+    }
+
+
+  SNR = 10 * log10 (EnergySignal / EnergyError);
+
+  return (SNR);
+
+}
+
+
+/**
+ * @brief  Provide guard bits for Input buffer
+ * @param[in,out]  input_buf   Pointer to input buffer
+ * @param[in]       blockSize  block Size
+ * @param[in]       guard_bits guard bits
+ * @return none
+ * The function Provides the guard bits for the buffer
+ * to avoid overflow
+ */
+
+void arm_provide_guard_bits_q15 (q15_t * input_buf, uint32_t blockSize,
+                            uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < blockSize; i++)
+    {
+      input_buf[i] = input_buf[i] >> guard_bits;
+    }
+}
+
+/**
+ * @brief  Converts float to fixed in q12.20 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to outputbuffer
+ * @param[in]  numSamples  number of samples in the input buffer
+ * @return none
+ * The function converts floating point values to fixed point(q12.20) values
+ */
+
+void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 1048576.0f corresponds to pow(2, 20) */
+      pOut[i] = (q31_t) (pIn[i] * 1048576.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 1.0)
+        {
+          pOut[i] = 0x000FFFFF;
+        }
+    }
+}
+
+/**
+ * @brief  Compare MATLAB Reference Output and ARM Test output
+ * @param[in]  pIn         Pointer to Ref buffer
+ * @param[in]  pOut        Pointer to Test buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return maximum difference
+ */
+
+uint32_t arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+  int32_t diff, diffCrnt = 0;
+  uint32_t maxDiff = 0;
+
+  for (i = 0; i < numSamples; i++)
+  {
+  	diff = pIn[i] - pOut[i];
+  	diffCrnt = (diff > 0) ? diff : -diff;
+
+	if (diffCrnt > maxDiff)
+	{
+		maxDiff = diffCrnt;
+	}
+  }
+
+  return(maxDiff);
+}
+
+/**
+ * @brief  Compare MATLAB Reference Output and ARM Test output
+ * @param[in]  pIn         Pointer to Ref buffer
+ * @param[in]  pOut        Pointer to Test buffer
+ * @param[in]  numSamples number of samples in the buffer
+ * @return maximum difference
+ */
+
+uint32_t arm_compare_fixed_q31(q31_t *pIn, q31_t * pOut, uint32_t numSamples)
+{
+  uint32_t i;
+  int32_t diff, diffCrnt = 0;
+  uint32_t maxDiff = 0;
+
+  for (i = 0; i < numSamples; i++)
+  {
+  	diff = pIn[i] - pOut[i];
+  	diffCrnt = (diff > 0) ? diff : -diff;
+
+	if (diffCrnt > maxDiff)
+	{
+		maxDiff = diffCrnt;
+	}
+  }
+
+  return(maxDiff);
+}
+
+/**
+ * @brief  Provide guard bits for Input buffer
+ * @param[in,out]  input_buf   Pointer to input buffer
+ * @param[in]       blockSize  block Size
+ * @param[in]       guard_bits guard bits
+ * @return none
+ * The function Provides the guard bits for the buffer
+ * to avoid overflow
+ */
+
+void arm_provide_guard_bits_q31 (q31_t * input_buf,
+								 uint32_t blockSize,
+                                 uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < blockSize; i++)
+    {
+      input_buf[i] = input_buf[i] >> guard_bits;
+    }
+}
+
+/**
+ * @brief  Provide guard bits for Input buffer
+ * @param[in,out]  input_buf   Pointer to input buffer
+ * @param[in]       blockSize  block Size
+ * @param[in]       guard_bits guard bits
+ * @return none
+ * The function Provides the guard bits for the buffer
+ * to avoid overflow
+ */
+
+void arm_provide_guard_bits_q7 (q7_t * input_buf,
+								uint32_t blockSize,
+                                uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < blockSize; i++)
+    {
+      input_buf[i] = input_buf[i] >> guard_bits;
+    }
+}
+
+
+
+/**
+ * @brief  Caluclates number of guard bits
+ * @param[in]  num_adds 	number of additions
+ * @return guard bits
+ * The function Caluclates the number of guard bits
+ * depending on the numtaps
+ */
+
+uint32_t arm_calc_guard_bits (uint32_t num_adds)
+{
+  uint32_t i = 1, j = 0;
+
+  if (num_adds == 1)
+    {
+      return (0);
+    }
+
+  while (i < num_adds)
+    {
+      i = i * 2;
+      j++;
+    }
+
+  return (j);
+}
+
+/**
+ * @brief  Apply guard bits to buffer
+ * @param[in,out]  pIn         pointer to input buffer
+ * @param[in]      numSamples  number of samples in the input buffer
+ * @param[in]      guard_bits  guard bits
+ * @return none
+ */
+
+void arm_apply_guard_bits (float32_t *pIn,
+						   uint32_t numSamples,
+						   uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+      pIn[i] = pIn[i] * arm_calc_2pow(guard_bits);
+    }
+}
+
+/**
+ * @brief  Calculates pow(2, numShifts)
+ * @param[in]  numShifts 	number of shifts
+ * @return pow(2, numShifts)
+ */
+uint32_t arm_calc_2pow(uint32_t numShifts)
+{
+
+  uint32_t i, val = 1;
+
+  for (i = 0; i < numShifts; i++)
+    {
+      val = val * 2;
+    }
+
+  return(val);
+}
+
+
+
+/**
+ * @brief  Converts float to fixed q14
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q14 (float *pIn, q15_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 16384.0f corresponds to pow(2, 14) */
+      pOut[i] = (q15_t) (pIn[i] * 16384.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 2.0)
+        {
+          pOut[i] = 0x7FFF;
+        }
+
+    }
+
+}
+
+
+/**
+ * @brief  Converts float to fixed q30 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q30 (float *pIn, q31_t * pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 1073741824.0f corresponds to pow(2, 30) */
+      pOut[i] = (q31_t) (pIn[i] * 1073741824.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 2.0)
+        {
+          pOut[i] = 0x7FFFFFFF;
+        }
+    }
+}
+
+/**
+ * @brief  Converts float to fixed q30 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q29 (float *pIn, q31_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 1073741824.0f corresponds to pow(2, 30) */
+      pOut[i] = (q31_t) (pIn[i] * 536870912.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 4.0)
+        {
+          pOut[i] = 0x7FFFFFFF;
+        }
+    }
+}
+
+
+/**
+ * @brief  Converts float to fixed q28 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q28 (float *pIn, q31_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	/* 268435456.0f corresponds to pow(2, 28) */
+      pOut[i] = (q31_t) (pIn[i] * 268435456.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 8.0)
+        {
+          pOut[i] = 0x7FFFFFFF;
+        }
+    }
+}
+
+/**
+ * @brief  Clip the float values to +/- 1
+ * @param[in,out]  pIn           input buffer
+ * @param[in]      numSamples    number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_clip_f32 (float *pIn, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+      if (pIn[i] > 1.0f)
+	  {
+	    pIn[i] = 1.0;
+	  }
+	  else if ( pIn[i] < -1.0f)
+	  {
+	    pIn[i] = -1.0;
+	  }
+
+    }
+}
+
+
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/math_helper.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/math_helper.h
new file mode 100644
index 0000000..46b0af3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_convolution_example/math_helper.h
@@ -0,0 +1,63 @@
+/* ----------------------------------------------------------------------   
+* Copyright (C) 2010-2013 ARM Limited. All rights reserved.   
+*   
+* $Date:        17. January 2013  
+* $Revision: 	V1.4.0   
+*  
+* Project: 	    CMSIS DSP Library 
+*
+* Title:	    math_helper.h
+* 
+* Description:	Prototypes of all helper functions required.  
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*  
+* Redistribution and use in source and binary forms, with or without 
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the 
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE 
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.  
+* -------------------------------------------------------------------- */
+
+
+#include "arm_math.h"
+
+#ifndef MATH_HELPER_H
+#define MATH_HELPER_H
+
+float arm_snr_f32(float *pRef, float *pTest,  uint32_t buffSize);  
+void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples);
+void arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits);
+void arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits);
+void arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples);
+void arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples);
+void arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples);
+void arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples);
+void arm_clip_f32(float *pIn, uint32_t numSamples);
+uint32_t arm_calc_guard_bits(uint32_t num_adds);
+void arm_apply_guard_bits (float32_t * pIn, uint32_t numSamples, uint32_t guard_bits);
+uint32_t arm_compare_fixed_q15(q15_t *pIn, q15_t * pOut, uint32_t numSamples);
+uint32_t arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples);
+uint32_t arm_calc_2pow(uint32_t guard_bits);
+#endif
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/Abstract.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/Abstract.txt
new file mode 100644
index 0000000..c8dbd44
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/Abstract.txt
@@ -0,0 +1,4 @@
+CMSIS DSP_Lib example arm_dotproduct_example for
+  Cortex-M0, Cortex-M3, Cortex-M4 with FPU and Cortex-M7 with single precision FPU.
+
+The example is configured for uVision Simulator.
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM0/startup_ARMCM0.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM0/startup_ARMCM0.s
new file mode 100644
index 0000000..3333bc6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM0/startup_ARMCM0.s
@@ -0,0 +1,159 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM0.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM0 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    ( 22 * 4)                           ; Interrupts 10 .. 31 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM0/system_ARMCM0.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM0/system_ARMCM0.c
new file mode 100644
index 0000000..66a364c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM0/system_ARMCM0.c
@@ -0,0 +1,56 @@
+/**************************************************************************//**
+ * @file     system_ARMCM0.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM0 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM0.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM3/startup_ARMCM3.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM3/startup_ARMCM3.s
new file mode 100644
index 0000000..2bf6f19
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM3/startup_ARMCM3.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM3.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM3 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM3/system_ARMCM3.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM3/system_ARMCM3.c
new file mode 100644
index 0000000..f56b85f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM3/system_ARMCM3.c
@@ -0,0 +1,68 @@
+/**************************************************************************//**
+ * @file     system_ARMCM3.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM3 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM3.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
new file mode 100644
index 0000000..f5270c0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM4.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM4 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
new file mode 100644
index 0000000..731facd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
@@ -0,0 +1,83 @@
+/**************************************************************************//**
+ * @file     system_ARMCM4.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM4 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM4)
+  #include "ARMCM4.h"
+#elif defined (ARMCM4_FP)
+  #include "ARMCM4_FP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* enable CP10 Full Access */
+                 (3U << 11U*2U)  );         /* enable CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
new file mode 100644
index 0000000..abddc8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM7.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM7 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
new file mode 100644
index 0000000..69e2a8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
@@ -0,0 +1,85 @@
+/**************************************************************************//**
+ * @file     system_ARMCM7.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM7 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM7)
+  #include "ARMCM7.h"
+#elif defined (ARMCM7_SP)
+  #include "ARMCM7_SP.h"
+#elif defined (ARMCM7_DP)
+  #include "ARMCM7_DP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* enable CP10 Full Access */
+                 (3U << 11U*2U)  );         /* enable CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/arm_dotproduct_example_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/arm_dotproduct_example_f32.c
new file mode 100644
index 0000000..21966a0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_dotproduct_example/arm_dotproduct_example_f32.c
@@ -0,0 +1,178 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+*
+* $Date:         17. January 2013
+* $Revision:     V1.4.0
+*
+* Project:       CMSIS DSP Library
+* Title:         arm_dotproduct_example_f32.c
+*
+* Description:   Example code computing dot product of two vectors.
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+ * -------------------------------------------------------------------- */
+
+/**
+ * @ingroup groupExamples
+ */
+
+/**
+ * @defgroup DotproductExample Dot Product Example
+ *
+ * \par Description:
+ * \par
+ * Demonstrates the use of the Multiply and Add functions to perform the dot product.
+ * The dot product of two vectors is obtained by multiplying corresponding elements
+ * and summing the products.
+
+ * \par Algorithm:
+ * \par
+ * The two input vectors \c A and \c B with length \c n, are multiplied element-by-element
+ * and then added to obtain dot product.
+ * \par
+ * This is denoted by the following equation:
+ *         <pre>  dotProduct = A[0] * B[0] + A[1] * B[1] + ... + A[n-1] * B[n-1]</pre>
+ *
+ * \par Block Diagram:
+ * \par
+ * \image html dotProduct.gif
+ *
+ * \par Variables Description:
+ * \par
+ * \li \c srcA_buf_f32 points to first input vector
+ * \li \c srcB_buf_f32 points to second input vector
+ * \li \c testOutput   stores dot product of the two input vectors.
+ *
+ * \par CMSIS DSP Software Library Functions Used:
+ * \par
+ * - arm_mult_f32()
+ * - arm_add_f32()
+ *
+ * <b> Refer  </b>
+ * \link arm_dotproduct_example_f32.c \endlink
+ *
+ */
+
+
+/** \example arm_dotproduct_example_f32.c
+  */
+
+#include <math.h>
+#include "arm_math.h"
+
+/* ----------------------------------------------------------------------
+* Defines each of the tests performed
+* ------------------------------------------------------------------- */
+#define MAX_BLOCKSIZE     32
+#define DELTA           (0.000001f)
+
+/* ----------------------------------------------------------------------
+* Test input data for Floating point Dot Product example for 32-blockSize
+* Generated by the MATLAB randn() function
+* ------------------------------------------------------------------- */
+/* ----------------------------------------------------------------------
+** Test input data of srcA for blockSize 32
+** ------------------------------------------------------------------- */
+float32_t srcA_buf_f32[MAX_BLOCKSIZE] =
+{
+  -0.4325648115282207,  -1.6655843782380970,  0.1253323064748307,
+   0.2876764203585489,  -1.1464713506814637,  1.1909154656429988,
+   1.1891642016521031,  -0.0376332765933176,  0.3272923614086541,
+   0.1746391428209245,  -0.1867085776814394,  0.7257905482933027,
+  -0.5883165430141887,   2.1831858181971011, -0.1363958830865957,
+   0.1139313135208096,   1.0667682113591888,  0.0592814605236053,
+  -0.0956484054836690,  -0.8323494636500225,  0.2944108163926404,
+  -1.3361818579378040,   0.7143245518189522,  1.6235620644462707,
+  -0.6917757017022868,   0.8579966728282626,  1.2540014216025324,
+  -1.5937295764474768,  -1.4409644319010200,  0.5711476236581780,
+  -0.3998855777153632,   0.6899973754643451
+};
+
+/* ----------------------------------------------------------------------
+** Test input data of srcB for blockSize 32
+** ------------------------------------------------------------------- */
+float32_t srcB_buf_f32[MAX_BLOCKSIZE] =
+{
+   1.7491401329284098,  0.1325982188803279,   0.3252281811989881,
+  -0.7938091410349637,  0.3149236145048914,  -0.5272704888029532,
+   0.9322666565031119,  1.1646643544607362,  -2.0456694357357357,
+  -0.6443728590041911,  1.7410657940825480,   0.4867684246821860,
+   1.0488288293660140,  1.4885752747099299,   1.2705014969484090,
+  -1.8561241921210170,  2.1343209047321410,   1.4358467535865909,
+  -0.9173023332875400, -1.1060770780029008,   0.8105708062681296,
+   0.6985430696369063, -0.4015827425012831,   1.2687512030669628,
+  -0.7836083053674872,  0.2132664971465569,   0.7878984786088954,
+   0.8966819356782295, -0.1869172943544062,   1.0131816724341454,
+   0.2484350696132857,  0.0596083377937976
+};
+
+/* Reference dot product output */
+float32_t  refDotProdOut = 5.9273644806352142;
+
+/* ----------------------------------------------------------------------
+* Declare Global variables
+* ------------------------------------------------------------------- */
+float32_t multOutput[MAX_BLOCKSIZE];  /* Intermediate output */
+float32_t testOutput;  /* Final ouput */
+
+arm_status status;   /* Status of the example */
+
+int32_t main(void)
+{
+  uint32_t i;       /* Loop counter */
+  float32_t diff;     /* Difference between reference and test outputs */
+
+  /* Multiplication of two input buffers */
+  arm_mult_f32(srcA_buf_f32, srcB_buf_f32, multOutput, MAX_BLOCKSIZE);
+
+  /* Accumulate the multiplication output values to
+     get the dot product of the two inputs */
+  for(i=0; i< MAX_BLOCKSIZE; i++)
+  {
+    arm_add_f32(&testOutput, &multOutput[i], &testOutput, 1);
+  }
+
+  /* absolute value of difference between ref and test */
+  diff = fabsf(refDotProdOut - testOutput);
+
+  /* Comparison of dot product value with reference */
+  if (diff > DELTA)
+  {
+    status = ARM_MATH_TEST_FAILURE;
+  }
+
+  if ( status == ARM_MATH_TEST_FAILURE)
+  {
+    while (1);
+  }
+
+  while (1);                             /* main function does not return */
+}
+
+ /** \endlink */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/Abstract.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/Abstract.txt
new file mode 100644
index 0000000..8395b53
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/Abstract.txt
@@ -0,0 +1,4 @@
+CMSIS DSP_Lib example arm_fft_bin_example for
+  Cortex-M0, Cortex-M3, Cortex-M4 with FPU and Cortex-M7 with single precision FPU.
+
+The example is configured for uVision Simulator.
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM0/startup_ARMCM0.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM0/startup_ARMCM0.s
new file mode 100644
index 0000000..3333bc6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM0/startup_ARMCM0.s
@@ -0,0 +1,159 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM0.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM0 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    ( 22 * 4)                           ; Interrupts 10 .. 31 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM0/system_ARMCM0.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM0/system_ARMCM0.c
new file mode 100644
index 0000000..66a364c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM0/system_ARMCM0.c
@@ -0,0 +1,56 @@
+/**************************************************************************//**
+ * @file     system_ARMCM0.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM0 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM0.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM3/startup_ARMCM3.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM3/startup_ARMCM3.s
new file mode 100644
index 0000000..2bf6f19
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM3/startup_ARMCM3.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM3.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM3 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM3/system_ARMCM3.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM3/system_ARMCM3.c
new file mode 100644
index 0000000..f56b85f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM3/system_ARMCM3.c
@@ -0,0 +1,68 @@
+/**************************************************************************//**
+ * @file     system_ARMCM3.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM3 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM3.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
new file mode 100644
index 0000000..f5270c0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM4.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM4 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
new file mode 100644
index 0000000..731facd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
@@ -0,0 +1,83 @@
+/**************************************************************************//**
+ * @file     system_ARMCM4.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM4 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM4)
+  #include "ARMCM4.h"
+#elif defined (ARMCM4_FP)
+  #include "ARMCM4_FP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* enable CP10 Full Access */
+                 (3U << 11U*2U)  );         /* enable CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
new file mode 100644
index 0000000..abddc8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM7.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM7 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
new file mode 100644
index 0000000..69e2a8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
@@ -0,0 +1,85 @@
+/**************************************************************************//**
+ * @file     system_ARMCM7.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM7 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM7)
+  #include "ARMCM7.h"
+#elif defined (ARMCM7_SP)
+  #include "ARMCM7_SP.h"
+#elif defined (ARMCM7_DP)
+  #include "ARMCM7_DP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* enable CP10 Full Access */
+                 (3U << 11U*2U)  );         /* enable CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/arm_fft_bin_data.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/arm_fft_bin_data.c
new file mode 100644
index 0000000..b5159e5
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/arm_fft_bin_data.c
@@ -0,0 +1,308 @@
+/* ----------------------------------------------------------------------   
+* Copyright (C) 2010-2012 ARM Limited. All rights reserved.   
+*   
+* $Date:        17. January 2013  
+* $Revision: 	V1.4.0   
+*   
+* Project: 	    CMSIS DSP Library   
+* Title:	     	arm_fft_bin_data.c
+*   
+* Description:	 Data file used for example code
+*   
+* Target Processor: Cortex-M4/Cortex-M3/Cortex-M0
+*  
+* Redistribution and use in source and binary forms, with or without 
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the 
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE 
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.  
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+
+/* ----------------------------------------------------------------------
+Test Input signal contains 10KHz signal + Uniformly distributed white noise
+** ------------------------------------------------------------------- */
+
+float32_t testInput_f32_10khz[2048] = 
+{   
+-0.865129623056441, 	0.000000000000000, 	-2.655020678073846, 	0.000000000000000, 	0.600664612949661, 	0.000000000000000, 	0.080378093886515, 	0.000000000000000, 	
+-2.899160484012034, 	0.000000000000000, 	2.563004262857762, 	0.000000000000000, 	3.078328403304206, 	0.000000000000000, 	0.105906778385130, 	0.000000000000000, 	
+0.048366940168201, 	0.000000000000000, 	-0.145696461188734, 	0.000000000000000, 	-0.023417155362879, 	0.000000000000000, 	2.127729174988954, 	0.000000000000000, 	
+-1.176633086028377, 	0.000000000000000, 	3.690223557991855, 	0.000000000000000, 	-0.622791766173194, 	0.000000000000000, 	0.722837373872203, 	0.000000000000000, 	
+2.739754205367484, 	0.000000000000000, 	-0.062610410524552, 	0.000000000000000, 	-0.891296810967338, 	0.000000000000000, 	-1.845872258871811, 	0.000000000000000, 	
+1.195039415434387, 	0.000000000000000, 	-2.177388969045026, 	0.000000000000000, 	1.078649103637905, 	0.000000000000000, 	2.570976050490193, 	0.000000000000000, 	
+-1.383551403404574, 	0.000000000000000, 	2.392141424058873, 	0.000000000000000, 	2.858002843205065, 	0.000000000000000, 	-3.682433899725536, 	0.000000000000000, 	
+-3.488146646451150, 	0.000000000000000, 	1.323468578888120, 	0.000000000000000, 	-0.099771155430726, 	0.000000000000000, 	1.561168082500454, 	0.000000000000000, 	
+1.025026795103179, 	0.000000000000000, 	0.928841900171200, 	0.000000000000000, 	2.930499509864950, 	0.000000000000000, 	2.013349089766430, 	0.000000000000000, 	
+2.381676148486737, 	0.000000000000000, 	-3.081062307950236, 	0.000000000000000, 	-0.389579115537544, 	0.000000000000000, 	0.181540149166620, 	0.000000000000000, 	
+-2.601953341353208, 	0.000000000000000, 	0.333435137783218, 	0.000000000000000, 	-2.812945856162965, 	0.000000000000000, 	2.649109640172910, 	0.000000000000000, 	
+-1.003963025744654, 	0.000000000000000, 	1.552460768755035, 	0.000000000000000, 	0.088641345335247, 	0.000000000000000, 	-2.519951327113426, 	0.000000000000000, 	
+-4.341348988610527, 	0.000000000000000, 	0.557772429359965, 	0.000000000000000, 	-1.671267412948494, 	0.000000000000000, 	0.733951350960387, 	0.000000000000000, 	
+0.409263788034864, 	0.000000000000000, 	3.566033071952806, 	0.000000000000000, 	1.882565173848352, 	0.000000000000000, 	-1.106017073793287, 	0.000000000000000, 	
+0.154456720778718, 	0.000000000000000, 	-2.513205795512153, 	0.000000000000000, 	0.310978660939421, 	0.000000000000000, 	0.579706500111723, 	0.000000000000000, 	
+0.000086383683251, 	0.000000000000000, 	-1.311866980897721, 	0.000000000000000, 	1.840007477574986, 	0.000000000000000, 	-3.253005768451345, 	0.000000000000000, 	
+1.462584328739432, 	0.000000000000000, 	1.610103610851738, 	0.000000000000000, 	0.761914676858907, 	0.000000000000000, 	0.974541361089834, 	0.000000000000000, 	
+0.686845845885983, 	0.000000000000000, 	1.849153122025191, 	0.000000000000000, 	0.787800410401453, 	0.000000000000000, 	-1.187438909666279, 	0.000000000000000, 	
+-0.754937911044720, 	0.000000000000000, 	0.084373858395232, 	0.000000000000000, 	-2.600269011710521, 	0.000000000000000, 	-0.962982842142644, 	0.000000000000000, 	
+-0.369328108540868, 	0.000000000000000, 	0.810791418361879, 	0.000000000000000, 	3.587016488699641, 	0.000000000000000, 	-0.520776145083723, 	0.000000000000000, 	
+0.640249919627884, 	0.000000000000000, 	1.103122489464969, 	0.000000000000000, 	2.231779881455556, 	0.000000000000000, 	-1.308035392685241, 	0.000000000000000, 	
+0.424070304330106, 	0.000000000000000, 	-0.200383932651189, 	0.000000000000000, 	-2.365526783356541, 	0.000000000000000, 	-0.989114757436628, 	0.000000000000000, 	
+2.770807688959777, 	0.000000000000000, 	-0.444172737462307, 	0.000000000000000, 	0.079760979374078, 	0.000000000000000, 	-0.005199118412183, 	0.000000000000000, 	
+-0.664712668309527, 	0.000000000000000, 	-0.624171857561896, 	0.000000000000000, 	0.537306979007338, 	0.000000000000000, 	-2.575955675497642, 	0.000000000000000, 	
+1.562363235756780, 	0.000000000000000, 	1.814069369848895, 	0.000000000000000, 	-1.293428583392509, 	0.000000000000000, 	-1.026188449495686, 	0.000000000000000, 	
+-2.981771815588717, 	0.000000000000000, 	-4.223468103075124, 	0.000000000000000, 	2.672674782004045, 	0.000000000000000, 	-0.856096801117735, 	0.000000000000000, 	
+0.048517345512563, 	0.000000000000000, 	-0.026860721136222, 	0.000000000000000, 	0.392932277758187, 	0.000000000000000, 	-1.331740855093099, 	0.000000000000000, 	
+-1.894292129477081, 	0.000000000000000, 	-1.425006468460681, 	0.000000000000000, 	-2.721772427617057, 	0.000000000000000, 	-1.616831100216806, 	0.000000000000000, 	
+3.551177651488947, 	0.000000000000000, 	-0.069685667896087, 	0.000000000000000, 	-3.134634907409102, 	0.000000000000000, 	-0.263627598944639, 	0.000000000000000, 	
+-1.650469945991350, 	0.000000000000000, 	-2.203580339374399, 	0.000000000000000, 	-0.872203246123242, 	0.000000000000000, 	1.230782812607287, 	0.000000000000000, 	
+0.257288860093291, 	0.000000000000000, 	1.989083106173137, 	0.000000000000000, 	-1.985638729453261, 	0.000000000000000, 	-1.416185105842892, 	0.000000000000000, 	
+-1.131097688325772, 	0.000000000000000, 	-2.245130805416057, 	0.000000000000000, 	-1.938873996219074, 	0.000000000000000, 	2.043608361562645, 	0.000000000000000, 	
+-0.583727989880841, 	0.000000000000000, 	-1.785266378212929, 	0.000000000000000, 	1.961457586224753, 	0.000000000000000, 	1.139400099963223, 	0.000000000000000, 	
+-1.979519343363991, 	0.000000000000000, 	2.003023322818429, 	0.000000000000000, 	0.229004069076829, 	0.000000000000000, 	3.452808862193135, 	0.000000000000000, 	
+2.882273808365857, 	0.000000000000000, 	-1.549450501844438, 	0.000000000000000, 	-3.283872089931876, 	0.000000000000000, 	-0.327025884099064, 	0.000000000000000, 	
+-0.054979977136430, 	0.000000000000000, 	-1.192280531479012, 	0.000000000000000, 	0.645539328365578, 	0.000000000000000, 	2.300832863404618, 	0.000000000000000, 	
+-1.092951789535240, 	0.000000000000000, 	-1.017368249363773, 	0.000000000000000, 	-0.142673056169787, 	0.000000000000000, 	0.831073544881250, 	0.000000000000000, 	
+-2.314612531587064, 	0.000000000000000, 	-2.221456299106321, 	0.000000000000000, 	0.460261143885226, 	0.000000000000000, 	0.050585301888595, 	0.000000000000000, 	
+0.364373329183988, 	0.000000000000000, 	-1.685956552069538, 	0.000000000000000, 	0.050664512351055, 	0.000000000000000, 	-0.193355783902718, 	0.000000000000000, 	
+-0.158660446046828, 	0.000000000000000, 	2.394156453841953, 	0.000000000000000, 	-1.562965718554525, 	0.000000000000000, 	-2.199750600869900, 	0.000000000000000, 	
+1.544984022381773, 	0.000000000000000, 	-1.988307216807315, 	0.000000000000000, 	-0.628240722541046, 	0.000000000000000, 	-1.436235771505429, 	0.000000000000000, 	
+1.677013691147313, 	0.000000000000000, 	1.600741781678228, 	0.000000000000000, 	-0.757380959134706, 	0.000000000000000, 	-4.784797439515566, 	0.000000000000000, 	
+0.265121462834569, 	0.000000000000000, 	3.862029485934378, 	0.000000000000000, 	2.386823577249430, 	0.000000000000000, 	-3.655779745436893, 	0.000000000000000, 	
+-0.763541621368016, 	0.000000000000000, 	-1.182140388432962, 	0.000000000000000, 	-1.349106114858063, 	0.000000000000000, 	-2.287533624396759, 	0.000000000000000, 	
+-0.028603745188423, 	0.000000000000000, 	-1.353580755934427, 	0.000000000000000, 	0.461602380352937, 	0.000000000000000, 	-0.059599055078928, 	0.000000000000000, 	
+-0.929946734342228, 	0.000000000000000, 	0.065773089295561, 	0.000000000000000, 	1.106565863102982, 	0.000000000000000, 	4.719295086373593, 	0.000000000000000, 	
+-2.108377703544395, 	0.000000000000000, 	-2.226393620240159, 	0.000000000000000, 	1.375668397437521, 	0.000000000000000, 	-0.960772428525443, 	0.000000000000000, 	
+-2.156313465390571, 	0.000000000000000, 	1.126060012375311, 	0.000000000000000, 	2.756485137030720, 	0.000000000000000, 	0.739639690862600, 	0.000000000000000, 	
+3.914769510295006, 	0.000000000000000, 	1.685232785586675, 	0.000000000000000, 	4.079058040970612, 	0.000000000000000, 	-1.174598301660513, 	0.000000000000000, 	
+-2.885776587275580, 	0.000000000000000, 	-0.241073635188767, 	0.000000000000000, 	3.080489872502403, 	0.000000000000000, 	-2.051244183999421, 	0.000000000000000, 	
+0.664330486845139, 	0.000000000000000, 	-1.697798999370016, 	0.000000000000000, 	1.452369423649782, 	0.000000000000000, 	-1.523532831019280, 	0.000000000000000, 	
+0.171981186587481, 	0.000000000000000, 	-4.685274721583927, 	0.000000000000000, 	-1.336175835319380, 	0.000000000000000, 	1.419070770428945, 	0.000000000000000, 	
+-0.035791601713475, 	0.000000000000000, 	2.291937971632081, 	0.000000000000000, 	-1.962559313450293, 	0.000000000000000, 	-4.831595589339301, 	0.000000000000000, 	
+-1.857055284000925, 	0.000000000000000, 	2.606271522635512, 	0.000000000000000, 	-0.576447978738030, 	0.000000000000000, 	0.082299166967720, 	0.000000000000000, 	
+1.888399453494614, 	0.000000000000000, 	-3.564705298046079, 	0.000000000000000, 	-0.939357831083889, 	0.000000000000000, 	-1.903578203697778, 	0.000000000000000, 	
+-2.642492215447250, 	0.000000000000000, 	-0.182990405251017, 	0.000000000000000, 	3.742026478011174, 	0.000000000000000, 	0.104295803798333, 	0.000000000000000, 	
+1.848678195370347, 	0.000000000000000, 	-1.887384346896369, 	0.000000000000000, 	0.365048973046045, 	0.000000000000000, 	-0.889638010354219, 	0.000000000000000, 	
+1.173877118428863, 	0.000000000000000, 	-1.178562827540109, 	0.000000000000000, 	0.610271645685184, 	0.000000000000000, 	1.831284815697871, 	0.000000000000000, 	
+0.449575390102283, 	0.000000000000000, 	1.597171905253443, 	0.000000000000000, 	3.918574971904773, 	0.000000000000000, 	0.868104027970404, 	0.000000000000000, 	
+0.582643134746494, 	0.000000000000000, 	2.321256382353331, 	0.000000000000000, 	-0.238118642223180, 	0.000000000000000, 	-2.890287868054370, 	0.000000000000000, 	
+0.970995414625622, 	0.000000000000000, 	0.666137930891283, 	0.000000000000000, 	-0.202435718709502, 	0.000000000000000, 	2.057930200518194, 	0.000000000000000, 	
+3.120583443719949, 	0.000000000000000, 	-0.863945271701041, 	0.000000000000000, 	0.906848893874630, 	0.000000000000000, 	-1.434124930222570, 	0.000000000000000, 	
+0.754659384848783, 	0.000000000000000, 	-5.224154442713778, 	0.000000000000000, 	2.330229744098967, 	0.000000000000000, 	1.113946320164698, 	0.000000000000000, 	
+0.523324920322840, 	0.000000000000000, 	1.750740911548348, 	0.000000000000000, 	-0.899333972913577, 	0.000000000000000, 	0.228705845203506, 	0.000000000000000, 	
+-1.934782624767648, 	0.000000000000000, 	-3.508386237231303, 	0.000000000000000, 	-2.107108523073510, 	0.000000000000000, 	0.380587645474815, 	0.000000000000000, 	
+-0.476200877183279, 	0.000000000000000, 	-2.172086712642198, 	0.000000000000000, 	1.795372535780299, 	0.000000000000000, 	-2.100318983391055, 	0.000000000000000, 	
+-0.022571122461405, 	0.000000000000000, 	0.674514020010955, 	0.000000000000000, 	-0.148872569390857, 	0.000000000000000, 	0.298175890592737, 	0.000000000000000, 	
+-1.134244492493590, 	0.000000000000000, 	-3.146848422289455, 	0.000000000000000, 	-1.357950199087602, 	0.000000000000000, 	0.667362732020878, 	0.000000000000000, 	
+-3.119397998316724, 	0.000000000000000, 	-1.189341126297637, 	0.000000000000000, 	-1.532744386856668, 	0.000000000000000, 	-1.672972484202534, 	0.000000000000000, 	
+-2.042283373871558, 	0.000000000000000, 	-1.479481547595924, 	0.000000000000000, 	-0.002668662875396, 	0.000000000000000, 	0.262737760129546, 	0.000000000000000, 	
+2.734456080621830, 	0.000000000000000, 	-0.671945925075102, 	0.000000000000000, 	-3.735078262179111, 	0.000000000000000, 	-0.161705013319883, 	0.000000000000000, 	
+0.748963512361001, 	0.000000000000000, 	1.128046374367600, 	0.000000000000000, 	0.649651335592966, 	0.000000000000000, 	1.880020215025867, 	0.000000000000000, 	
+-1.095632293842306, 	0.000000000000000, 	1.197764876160487, 	0.000000000000000, 	0.323646656252985, 	0.000000000000000, 	-1.655502751114502, 	0.000000000000000, 	
+3.666399062961496, 	0.000000000000000, 	-0.334060899735197, 	0.000000000000000, 	-2.119056978738397, 	0.000000000000000, 	3.721375117275012, 	0.000000000000000, 	
+0.044874186872307, 	0.000000000000000, 	-2.733053897593234, 	0.000000000000000, 	1.590700278891042, 	0.000000000000000, 	3.215711772781902, 	0.000000000000000, 	
+-1.792085012843801, 	0.000000000000000, 	-0.405797188885475, 	0.000000000000000, 	-0.628080020080892, 	0.000000000000000, 	-1.831815840843960, 	0.000000000000000, 	
+2.973656862522834, 	0.000000000000000, 	-0.212032655138417, 	0.000000000000000, 	0.372437389437234, 	0.000000000000000, 	-1.614030579023492, 	0.000000000000000, 	
+-0.704900996358698, 	0.000000000000000, 	1.123700273452105, 	0.000000000000000, 	-0.136371848130819, 	0.000000000000000, 	3.020284357635585, 	0.000000000000000, 	
+-0.550211350877649, 	0.000000000000000, 	5.101256236381711, 	0.000000000000000, 	3.367051512192333, 	0.000000000000000, 	-4.385131946669234, 	0.000000000000000, 	
+-3.967303337694391, 	0.000000000000000, 	-0.965894936640022, 	0.000000000000000, 	0.328366945264681, 	0.000000000000000, 	0.199041562924914, 	0.000000000000000, 	
+1.067681999025495, 	0.000000000000000, 	-1.939516091697170, 	0.000000000000000, 	-1.092980954328824, 	0.000000000000000, 	0.273786079368066, 	0.000000000000000, 	
+-0.040928322190265, 	0.000000000000000, 	-0.118368078577437, 	0.000000000000000, 	1.766589628899997, 	0.000000000000000, 	1.738321311635393, 	0.000000000000000, 	
+-2.895012794321649, 	0.000000000000000, 	1.213521771395142, 	0.000000000000000, 	0.922971726633985, 	0.000000000000000, 	1.091516563636489, 	0.000000000000000, 	
+3.226378465469620, 	0.000000000000000, 	1.149169778666974, 	0.000000000000000, 	-1.695986327709386, 	0.000000000000000, 	-0.974803077355813, 	0.000000000000000, 	
+-4.898035507513607, 	0.000000000000000, 	1.622719302889447, 	0.000000000000000, 	0.583891313586579, 	0.000000000000000, 	-1.677182424094957, 	0.000000000000000, 	
+-1.915633132814685, 	0.000000000000000, 	-1.980150370851616, 	0.000000000000000, 	0.604538269404190, 	0.000000000000000, 	0.939862406149365, 	0.000000000000000, 	
+-1.266939874246416, 	0.000000000000000, 	-1.494771249200063, 	0.000000000000000, 	0.278042784093988, 	0.000000000000000, 	0.326627416008916, 	0.000000000000000, 	
+-1.914530157643303, 	0.000000000000000, 	1.908947721862196, 	0.000000000000000, 	0.531819285694044, 	0.000000000000000, 	3.056856632319658, 	0.000000000000000, 	
+-0.389241827774643, 	0.000000000000000, 	-2.418606606780420, 	0.000000000000000, 	0.915299238878703, 	0.000000000000000, 	-0.098774174295283, 	0.000000000000000, 	
+-0.906199428444304, 	0.000000000000000, 	0.316716451217743, 	0.000000000000000, 	-4.367700643578311, 	0.000000000000000, 	1.491687997515293, 	0.000000000000000, 	
+-1.962381126288365, 	0.000000000000000, 	-0.700829196527045, 	0.000000000000000, 	3.028958963615630, 	0.000000000000000, 	-2.313461067462598, 	0.000000000000000, 	
+-1.431933239886712, 	0.000000000000000, 	-0.831153039725342, 	0.000000000000000, 	3.939495598250743, 	0.000000000000000, 	0.342974753984771, 	0.000000000000000, 	
+-2.768330763002974, 	0.000000000000000, 	-2.744010370019008, 	0.000000000000000, 	3.821352685212561, 	0.000000000000000, 	4.551065271455856, 	0.000000000000000, 	
+3.270136437041298, 	0.000000000000000, 	-3.188028411950982, 	0.000000000000000, 	-0.777075012417436, 	0.000000000000000, 	0.097110650265216, 	0.000000000000000, 	
+1.221216137608812, 	0.000000000000000, 	-1.325824244541822, 	0.000000000000000, 	-2.655296734084113, 	0.000000000000000, 	-1.074792144885704, 	0.000000000000000, 	
+2.770401584439407, 	0.000000000000000, 	5.240270645610543, 	0.000000000000000, 	0.108576672208892, 	0.000000000000000, 	-1.209394350650142, 	0.000000000000000, 	
+1.403344353838785, 	0.000000000000000, 	-0.299032904177277, 	0.000000000000000, 	4.074959450638227, 	0.000000000000000, 	1.718727473952107, 	0.000000000000000, 	
+-3.061349227080806, 	0.000000000000000, 	-1.158596888541269, 	0.000000000000000, 	3.381858904662625, 	0.000000000000000, 	0.957339964054052, 	0.000000000000000, 	
+0.179900074904899, 	0.000000000000000, 	-3.909641902506081, 	0.000000000000000, 	0.805717289408649, 	0.000000000000000, 	2.047413793928261, 	0.000000000000000, 	
+-1.273580225826614, 	0.000000000000000, 	-2.681359186869971, 	0.000000000000000, 	-0.721241345822093, 	0.000000000000000, 	-1.613090681569475, 	0.000000000000000, 	
+0.463138804815955, 	0.000000000000000, 	0.377223507800954, 	0.000000000000000, 	2.046550684968141, 	0.000000000000000, 	0.178508732797712, 	0.000000000000000, 	
+-0.477815330358845, 	0.000000000000000, 	3.763355908332053, 	0.000000000000000, 	1.300430303035163, 	0.000000000000000, 	-0.214625793857725, 	0.000000000000000, 	
+1.343267891864081, 	0.000000000000000, 	-0.340007682433245, 	0.000000000000000, 	2.062703194680005, 	0.000000000000000, 	0.042032160234235, 	0.000000000000000, 	
+0.643732569732250, 	0.000000000000000, 	-1.913502543857589, 	0.000000000000000, 	3.771340762937158, 	0.000000000000000, 	1.050024807363386, 	0.000000000000000, 	
+-4.440489488592649, 	0.000000000000000, 	0.444904302066643, 	0.000000000000000, 	2.898702265650048, 	0.000000000000000, 	1.953232980548558, 	0.000000000000000, 	
+2.761564952735079, 	0.000000000000000, 	1.963537633260397, 	0.000000000000000, 	-2.168858472916215, 	0.000000000000000, 	-4.116235357699841, 	0.000000000000000, 	
+4.183678271896528, 	0.000000000000000, 	0.600422284944681, 	0.000000000000000, 	-0.659352647255126, 	0.000000000000000, 	-0.993127338218109, 	0.000000000000000, 	
+-2.463571314945747, 	0.000000000000000, 	0.937720951545881, 	0.000000000000000, 	-3.098957308429730, 	0.000000000000000, 	-2.354719140045463, 	0.000000000000000, 	
+-0.417285119323949, 	0.000000000000000, 	2.187974075975947, 	0.000000000000000, 	1.101468905172585, 	0.000000000000000, 	-3.185800678152109, 	0.000000000000000, 	
+2.357534709345083, 	0.000000000000000, 	0.246645606729407, 	0.000000000000000, 	4.440905650784504, 	0.000000000000000, 	-2.236807716637866, 	0.000000000000000, 	
+-2.171481518317550, 	0.000000000000000, 	-2.029571795072690, 	0.000000000000000, 	0.135599790431348, 	0.000000000000000, 	-1.277965265520191, 	0.000000000000000, 	
+-1.927976233157507, 	0.000000000000000, 	-5.434492783745394, 	0.000000000000000, 	-2.026375829312657, 	0.000000000000000, 	1.009666016819321, 	0.000000000000000, 	
+0.238549782367247, 	0.000000000000000, 	-0.516403923971309, 	0.000000000000000, 	-0.933977817429352, 	0.000000000000000, 	0.155803015935614, 	0.000000000000000, 	
+-0.396194809997929, 	0.000000000000000, 	-0.915178100253214, 	0.000000000000000, 	0.666329367985015, 	0.000000000000000, 	-1.517991149945785, 	0.000000000000000, 	
+0.458266744144822, 	0.000000000000000, 	-1.242845974381418, 	0.000000000000000, 	0.057914823556477, 	0.000000000000000, 	0.994101307476875, 	0.000000000000000, 	
+-2.387209849199325, 	0.000000000000000, 	0.459297048883826, 	0.000000000000000, 	0.227711405683905, 	0.000000000000000, 	0.030255073506117, 	0.000000000000000, 	
+-1.323361608181337, 	0.000000000000000, 	-4.650244457426706, 	0.000000000000000, 	0.062908579526021, 	0.000000000000000, 	3.462831028244432, 	0.000000000000000, 	
+1.303608183314856, 	0.000000000000000, 	-1.430415193881612, 	0.000000000000000, 	-1.672886118942142, 	0.000000000000000, 	0.992890699210099, 	0.000000000000000, 	
+-0.160814531784247, 	0.000000000000000, 	-1.238132939350430, 	0.000000000000000, 	-0.589223271459376, 	0.000000000000000, 	2.326363810561534, 	0.000000000000000, 	
+-4.433789496230785, 	0.000000000000000, 	1.664686987538929, 	0.000000000000000, 	-2.366128834617921, 	0.000000000000000, 	1.212421570743837, 	0.000000000000000, 	
+-4.847914267690055, 	0.000000000000000, 	0.228485221404712, 	0.000000000000000, 	0.466139765470957, 	0.000000000000000, 	-1.344202776943546, 	0.000000000000000, 	
+-1.012053673330574, 	0.000000000000000, 	-2.844980626424742, 	0.000000000000000, 	-1.552703722026340, 	0.000000000000000, 	-1.448830983885038, 	0.000000000000000, 	
+0.127010756753980, 	0.000000000000000, 	-1.667188263752299, 	0.000000000000000, 	3.424818052085100, 	0.000000000000000, 	0.956291135453840, 	0.000000000000000, 	
+-3.725533331754662, 	0.000000000000000, 	-1.584534272368832, 	0.000000000000000, 	-1.654148210472472, 	0.000000000000000, 	0.701610500675698, 	0.000000000000000, 	
+0.164954538683927, 	0.000000000000000, 	-0.739260064712987, 	0.000000000000000, 	-2.167324026090101, 	0.000000000000000, 	-0.310240491909496, 	0.000000000000000, 	
+-2.281790349106906, 	0.000000000000000, 	1.719655331305361, 	0.000000000000000, 	-2.997005923606441, 	0.000000000000000, 	-1.999301431556852, 	0.000000000000000, 	
+-0.292229010068828, 	0.000000000000000, 	1.172317994855851, 	0.000000000000000, 	0.196734885241533, 	0.000000000000000, 	2.981365193477068, 	0.000000000000000, 	
+2.637726016926352, 	0.000000000000000, 	1.434045125217982, 	0.000000000000000, 	0.883627180451827, 	0.000000000000000, 	-1.434040761445747, 	0.000000000000000, 	
+-1.528891971086553, 	0.000000000000000, 	-3.306913135367542, 	0.000000000000000, 	-0.399059265470646, 	0.000000000000000, 	-0.265674394285178, 	0.000000000000000, 	
+3.502591252855384, 	0.000000000000000, 	0.830301156604454, 	0.000000000000000, 	-0.220021317046083, 	0.000000000000000, 	-0.090553770476646, 	0.000000000000000, 	
+0.771863477047951, 	0.000000000000000, 	1.351209629105760, 	0.000000000000000, 	3.773699756201963, 	0.000000000000000, 	0.472600118752329, 	0.000000000000000, 	
+2.332825668012222, 	0.000000000000000, 	1.853747950314528, 	0.000000000000000, 	0.759515251766178, 	0.000000000000000, 	1.327112776215496, 	0.000000000000000, 	
+2.518730296237868, 	0.000000000000000, 	0.764450208786353, 	0.000000000000000, 	-0.278275349491296, 	0.000000000000000, 	-0.041559465082020, 	0.000000000000000, 	
+1.387166083167787, 	0.000000000000000, 	2.612996769598122, 	0.000000000000000, 	-0.385404831721799, 	0.000000000000000, 	2.005630016170309, 	0.000000000000000, 	
+-0.950500047307998, 	0.000000000000000, 	-1.166884021392492, 	0.000000000000000, 	1.432973552928162, 	0.000000000000000, 	2.540370505384567, 	0.000000000000000, 	
+-1.140505295054501, 	0.000000000000000, 	-3.673358835201185, 	0.000000000000000, 	-0.450691288038056, 	0.000000000000000, 	1.601024294408014, 	0.000000000000000, 	
+0.773213556014045, 	0.000000000000000, 	2.973873693246168, 	0.000000000000000, 	-1.361548406382279, 	0.000000000000000, 	1.409136332424815, 	0.000000000000000, 	
+-0.963382518314713, 	0.000000000000000, 	-2.031268227368161, 	0.000000000000000, 	0.983309972085586, 	0.000000000000000, 	-3.461412488471631, 	0.000000000000000, 	
+-2.601124929406039, 	0.000000000000000, 	-0.533896239766343, 	0.000000000000000, 	-2.627129008866350, 	0.000000000000000, 	0.622111169161305, 	0.000000000000000, 	
+-1.160926365580422, 	0.000000000000000, 	-2.406196188132628, 	0.000000000000000, 	-1.076870362758737, 	0.000000000000000, 	-1.791866820937175, 	0.000000000000000, 	
+-0.749453071522325, 	0.000000000000000, 	-5.324156615990973, 	0.000000000000000, 	-1.038698022238289, 	0.000000000000000, 	-2.106629944730630, 	0.000000000000000, 	
+0.659295598564773, 	0.000000000000000, 	0.520940881580988, 	0.000000000000000, 	-0.055649203928700, 	0.000000000000000, 	0.292096765423137, 	0.000000000000000, 	
+-4.663743901790872, 	0.000000000000000, 	-0.125066503391666, 	0.000000000000000, 	-2.452620252445380, 	0.000000000000000, 	-0.712128227397468, 	0.000000000000000, 	
+-0.048938037970968, 	0.000000000000000, 	-1.821520226003361, 	0.000000000000000, 	0.810106421304257, 	0.000000000000000, 	-0.196636623956257, 	0.000000000000000, 	
+-0.701769836763804, 	0.000000000000000, 	2.460345045649201, 	0.000000000000000, 	3.506597671641116, 	0.000000000000000, 	-2.711322611972225, 	0.000000000000000, 	
+-0.658079876600542, 	0.000000000000000, 	-2.040082099646173, 	0.000000000000000, 	2.201668355395807, 	0.000000000000000, 	1.181507395879711, 	0.000000000000000, 	
+-1.640739552179682, 	0.000000000000000, 	-1.613393726467190, 	0.000000000000000, 	-1.156741241731352, 	0.000000000000000, 	2.527773464519963, 	0.000000000000000, 	
+-0.497040638009502, 	0.000000000000000, 	-0.975817112895589, 	0.000000000000000, 	-2.866830755546166, 	0.000000000000000, 	1.120214498507878, 	0.000000000000000, 	
+5.986771654661698, 	0.000000000000000, 	0.398219252656757, 	0.000000000000000, 	-3.545606013198135, 	0.000000000000000, 	0.312398099396191, 	0.000000000000000, 	
+-2.265327979531788, 	0.000000000000000, 	0.792121001107366, 	0.000000000000000, 	-3.736145137670100, 	0.000000000000000, 	0.762228883650802, 	0.000000000000000, 	
+2.283545661214646, 	0.000000000000000, 	3.780020629583529, 	0.000000000000000, 	3.117260228608810, 	0.000000000000000, 	-2.011159255609613, 	0.000000000000000, 	
+0.279107700476072, 	0.000000000000000, 	2.003369134246936, 	0.000000000000000, 	-1.448171234480257, 	0.000000000000000, 	0.584697150310140, 	0.000000000000000, 	
+0.919508663636197, 	0.000000000000000, 	-3.071349141675388, 	0.000000000000000, 	-1.555923649263667, 	0.000000000000000, 	2.232497079438850, 	0.000000000000000, 	
+-0.012662139119883, 	0.000000000000000, 	0.372825540734715, 	0.000000000000000, 	2.378543590847629, 	0.000000000000000, 	1.459053407813062, 	0.000000000000000, 	
+-0.967913907390927, 	0.000000000000000, 	1.322825200678212, 	0.000000000000000, 	-1.033775820061824, 	0.000000000000000, 	-1.813629552693142, 	0.000000000000000, 	
+4.794348161661486, 	0.000000000000000, 	0.655279811518676, 	0.000000000000000, 	-2.224590138589720, 	0.000000000000000, 	0.595329481295766, 	0.000000000000000, 	
+3.364055988866225, 	0.000000000000000, 	1.863416422998127, 	0.000000000000000, 	1.930305751828105, 	0.000000000000000, 	-0.284467053432545, 	0.000000000000000, 	
+-0.923374905878938, 	0.000000000000000, 	1.922988234041399, 	0.000000000000000, 	0.310482143432719, 	0.000000000000000, 	0.332122302397134, 	0.000000000000000, 	
+-1.659487472408966, 	0.000000000000000, 	-1.865943507877961, 	0.000000000000000, 	-0.186775297569864, 	0.000000000000000, 	-1.700543850628361, 	0.000000000000000, 	
+0.497157959366735, 	0.000000000000000, 	-0.471244843957418, 	0.000000000000000, 	-0.432013753969948, 	0.000000000000000, 	-4.000189880113231, 	0.000000000000000, 	
+-0.415335170016467, 	0.000000000000000, 	0.317311950972859, 	0.000000000000000, 	0.038393428927595, 	0.000000000000000, 	0.177219909465206, 	0.000000000000000, 	
+0.531650958095143, 	0.000000000000000, 	-2.711644985175806, 	0.000000000000000, 	0.328744077805156, 	0.000000000000000, 	-0.938417707547928, 	0.000000000000000, 	
+0.970379584897379, 	0.000000000000000, 	1.873649473917137, 	0.000000000000000, 	0.177938226987023, 	0.000000000000000, 	0.155609346302393, 	0.000000000000000, 	
+-1.276504241867208, 	0.000000000000000, 	-0.463725075928807, 	0.000000000000000, 	-0.064748250389500, 	0.000000000000000, 	-1.725568534062385, 	0.000000000000000, 	
+-0.139066584804067, 	0.000000000000000, 	1.975514554117767, 	0.000000000000000, 	-0.807063199499478, 	0.000000000000000, 	-0.326926659682788, 	0.000000000000000, 	
+1.445727032487938, 	0.000000000000000, 	-0.597151107739100, 	0.000000000000000, 	2.732557531709386, 	0.000000000000000, 	-2.907130934109188, 	0.000000000000000, 	
+-1.461264832679981, 	0.000000000000000, 	-1.708588604968163, 	0.000000000000000, 	3.652851925431363, 	0.000000000000000, 	0.682050868282879, 	0.000000000000000, 	
+-0.281312579963294, 	0.000000000000000, 	0.554966483307825, 	0.000000000000000, 	-0.981341739340932, 	0.000000000000000, 	1.279543331141603, 	0.000000000000000, 	
+0.036589747826856, 	0.000000000000000, 	2.312073745896073, 	0.000000000000000, 	1.754682200732425, 	0.000000000000000, 	-0.957515875428627, 	0.000000000000000, 	
+-0.833596942819695, 	0.000000000000000, 	0.437054368791033, 	0.000000000000000, 	-0.898819399360279, 	0.000000000000000, 	-0.296050580896839, 	0.000000000000000, 	
+-0.785144257649601, 	0.000000000000000, 	-2.541503089003311, 	0.000000000000000, 	2.225075846758761, 	0.000000000000000, 	-1.587290487902002, 	0.000000000000000, 	
+-1.421404172056462, 	0.000000000000000, 	-3.015149802293631, 	0.000000000000000, 	1.780874288867949, 	0.000000000000000, 	-0.865812740882613, 	0.000000000000000, 	
+-2.845327531197112, 	0.000000000000000, 	1.445225867774367, 	0.000000000000000, 	2.183733236584647, 	0.000000000000000, 	1.163371072749080, 	0.000000000000000, 	
+0.883547693520409, 	0.000000000000000, 	-1.224093106684675, 	0.000000000000000, 	-1.854501116331044, 	0.000000000000000, 	1.783082089255796, 	0.000000000000000, 	
+2.301508706196191, 	0.000000000000000, 	-0.539901944139077, 	0.000000000000000, 	1.962315832319967, 	0.000000000000000, 	-0.060709041870503, 	0.000000000000000, 	
+-1.353139923300238, 	0.000000000000000, 	-1.482887537805234, 	0.000000000000000, 	1.273732601967176, 	0.000000000000000, 	-3.456609915556321, 	0.000000000000000, 	
+-3.752320586540873, 	0.000000000000000, 	3.536356614978951, 	0.000000000000000, 	0.206035952043233, 	0.000000000000000, 	5.933966913773842, 	0.000000000000000, 	
+-0.486633898075490, 	0.000000000000000, 	-0.329595089863342, 	0.000000000000000, 	1.496414153905337, 	0.000000000000000, 	0.137868749388880, 	0.000000000000000, 	
+-0.437192030996792, 	0.000000000000000, 	2.682750615210656, 	0.000000000000000, 	-2.440234892848570, 	0.000000000000000, 	1.433910252426186, 	0.000000000000000, 	
+-0.415051506104074, 	0.000000000000000, 	1.982003013708649, 	0.000000000000000, 	1.345796609972435, 	0.000000000000000, 	-2.335949513404370, 	0.000000000000000, 	
+1.065988867433025, 	0.000000000000000, 	2.741844905000464, 	0.000000000000000, 	-1.754047930934362, 	0.000000000000000, 	0.229252730015575, 	0.000000000000000, 	
+-0.679791016408669, 	0.000000000000000, 	-2.274097820043743, 	0.000000000000000, 	0.149802252231876, 	0.000000000000000, 	-0.139697151364830, 	0.000000000000000, 	
+-2.773367420505435, 	0.000000000000000, 	-4.403400246165611, 	0.000000000000000, 	-1.468974515184135, 	0.000000000000000, 	0.664990623095844, 	0.000000000000000, 	
+-3.446979775557143, 	0.000000000000000, 	1.850006428987618, 	0.000000000000000, 	-1.550866747921936, 	0.000000000000000, 	-3.632874882935257, 	0.000000000000000, 	
+0.828039662992464, 	0.000000000000000, 	2.794055182632816, 	0.000000000000000, 	-0.593995716682633, 	0.000000000000000, 	0.142788156054200, 	0.000000000000000, 	
+0.552461945119668, 	0.000000000000000, 	0.842127129738758, 	0.000000000000000, 	1.414335509600077, 	0.000000000000000, 	-0.311559241382430, 	0.000000000000000, 	
+1.510590844695250, 	0.000000000000000, 	1.692217183824300, 	0.000000000000000, 	0.613760285711957, 	0.000000000000000, 	0.065233463207770, 	0.000000000000000, 	
+-2.571912893711505, 	0.000000000000000, 	-1.707001531141341, 	0.000000000000000, 	0.673884968382041, 	0.000000000000000, 	0.889863883420103, 	0.000000000000000, 	
+-2.395635435233346, 	0.000000000000000, 	1.129247296359819, 	0.000000000000000, 	0.569074704779735, 	0.000000000000000, 	6.139436017480722, 	0.000000000000000, 	
+0.822158309259017, 	0.000000000000000, 	-3.289872016222589, 	0.000000000000000, 	0.417612988384414, 	0.000000000000000, 	1.493982103868165, 	0.000000000000000, 	
+-0.415353391377005, 	0.000000000000000, 	0.288670764933155, 	0.000000000000000, 	-1.895650228872272, 	0.000000000000000, 	-0.139631694475020, 	0.000000000000000, 	
+1.445103299005436, 	0.000000000000000, 	2.877182243683429, 	0.000000000000000, 	1.192428490172580, 	0.000000000000000, 	-5.964591921763842, 	0.000000000000000, 	
+0.570859795882959, 	0.000000000000000, 	2.328333316356666, 	0.000000000000000, 	0.333755014930026, 	0.000000000000000, 	1.221901577771909, 	0.000000000000000, 	
+0.943358697415568, 	0.000000000000000, 	2.793063983613067, 	0.000000000000000, 	3.163005066073616, 	0.000000000000000, 	2.098300664513867, 	0.000000000000000, 	
+-3.915313164333447, 	0.000000000000000, 	-2.475766769064539, 	0.000000000000000, 	1.720472044894277, 	0.000000000000000, 	-1.273591949275665, 	0.000000000000000, 	
+-1.213451272938616, 	0.000000000000000, 	0.697439404325690, 	0.000000000000000, 	-0.309902287574293, 	0.000000000000000, 	2.622575852162781, 	0.000000000000000, 	
+-2.075881936219060, 	0.000000000000000, 	0.777847545691770, 	0.000000000000000, 	-3.967947986440650, 	0.000000000000000, 	-3.066503371806472, 	0.000000000000000, 	
+1.193780625937845, 	0.000000000000000, 	0.214246579281311, 	0.000000000000000, 	-2.610681491162162, 	0.000000000000000, 	-1.261224183972745, 	0.000000000000000, 	
+-1.165071748544285, 	0.000000000000000, 	-1.116548474834374, 	0.000000000000000, 	0.847202164846982, 	0.000000000000000, 	-3.474301529532390, 	0.000000000000000, 	
+0.020799541946476, 	0.000000000000000, 	-3.868995473288166, 	0.000000000000000, 	1.757979409638067, 	0.000000000000000, 	0.868115130183109, 	0.000000000000000, 	
+0.910167436737958, 	0.000000000000000, 	-1.878855115563720, 	0.000000000000000, 	1.710357104174161, 	0.000000000000000, 	-1.468933980990902, 	0.000000000000000, 	
+1.799544171601169, 	0.000000000000000, 	-4.922332880027887, 	0.000000000000000, 	0.219424548939720, 	0.000000000000000, 	-0.971671113451924, 	0.000000000000000, 	
+-0.940533475616266, 	0.000000000000000, 	0.122510114412152, 	0.000000000000000, 	-1.373686254916911, 	0.000000000000000, 	1.760348103896323, 	0.000000000000000, 	
+0.391745067829643, 	0.000000000000000, 	2.521958505327354, 	0.000000000000000, 	-1.300693516405092, 	0.000000000000000, 	-0.538251788309178, 	0.000000000000000, 	
+0.797184135810173, 	0.000000000000000, 	2.908800548982588, 	0.000000000000000, 	1.590902251655215, 	0.000000000000000, 	-1.070323714487264, 	0.000000000000000, 	
+-3.349764443340999, 	0.000000000000000, 	-1.190563529731447, 	0.000000000000000, 	1.363369471291963, 	0.000000000000000, 	-1.814270299924576, 	0.000000000000000, 	
+-0.023381588315711, 	0.000000000000000, 	1.719182048679569, 	0.000000000000000, 	0.839917213252626, 	0.000000000000000, 	1.006099633839122, 	0.000000000000000, 	
+0.812462674381527, 	0.000000000000000, 	1.755814336346739, 	0.000000000000000, 	2.546848681206319, 	0.000000000000000, 	-1.555300208869455, 	0.000000000000000, 	
+1.017053811631167, 	0.000000000000000, 	0.996591039170903, 	0.000000000000000, 	-1.228047247924881, 	0.000000000000000, 	4.809462271463009, 	0.000000000000000, 	
+2.318113116151685, 	0.000000000000000, 	-1.206932520679733, 	0.000000000000000, 	1.273757685623312, 	0.000000000000000, 	0.724335352481802, 	0.000000000000000, 	
+1.519876652073198, 	0.000000000000000, 	-2.749670314714158, 	0.000000000000000, 	3.424042481847581, 	0.000000000000000, 	-3.714668360421517, 	0.000000000000000, 	
+1.612834197004014, 	0.000000000000000, 	-2.038234723985566, 	0.000000000000000, 	1.470938786562152, 	0.000000000000000, 	2.111634918450302, 	0.000000000000000, 	
+1.030376670151787, 	0.000000000000000, 	-0.420877189003829, 	0.000000000000000, 	-1.502024800532894, 	0.000000000000000, 	0.452310749163804, 	0.000000000000000, 	
+-1.606059382300987, 	0.000000000000000, 	-4.006159967834147, 	0.000000000000000, 	-2.152801208196508, 	0.000000000000000, 	1.671674089372579, 	0.000000000000000, 	
+1.714536333564101, 	0.000000000000000, 	-1.011518543005344, 	0.000000000000000, 	-0.576410282180584, 	0.000000000000000, 	0.733689809480836, 	0.000000000000000, 	
+1.004245602717974, 	0.000000000000000, 	1.010090391888449, 	0.000000000000000, 	3.811459513385621, 	0.000000000000000, 	-5.230621089271954, 	0.000000000000000, 	
+0.678044861034399, 	0.000000000000000, 	1.255935859598107, 	0.000000000000000, 	1.674521701615288, 	0.000000000000000, 	-1.656695216761705, 	0.000000000000000, 	
+1.169286028869693, 	0.000000000000000, 	0.524915416191998, 	0.000000000000000, 	2.397642885039520, 	0.000000000000000, 	2.108711400616072, 	0.000000000000000, 	
+2.037618211018084, 	0.000000000000000, 	-0.623664553406925, 	0.000000000000000, 	2.984106170984409, 	0.000000000000000, 	1.132182737400932, 	0.000000000000000, 	
+-2.859274340352130, 	0.000000000000000, 	-0.975550071398723, 	0.000000000000000, 	-1.359935119997407, 	0.000000000000000, 	-2.963308211050121, 	0.000000000000000, 	
+-0.228726662781163, 	0.000000000000000, 	-1.411110379682043, 	0.000000000000000, 	0.741553355734225, 	0.000000000000000, 	0.497554254758309, 	0.000000000000000, 	
+2.371907950598855, 	0.000000000000000, 	1.063465168988748, 	0.000000000000000, 	-0.641082692081488, 	0.000000000000000, 	-0.855439878540726, 	0.000000000000000, 	
+0.578321738578726, 	0.000000000000000, 	3.005809768796194, 	0.000000000000000, 	1.961458699064065, 	0.000000000000000, 	-3.206261663772745, 	0.000000000000000, 	
+-0.364431989095434, 	0.000000000000000, 	-0.263182496622273, 	0.000000000000000, 	1.843464680631139, 	0.000000000000000, 	-0.419107530229249, 	0.000000000000000, 	
+1.662335873298487, 	0.000000000000000, 	-0.853687563304005, 	0.000000000000000, 	-2.584133404357169, 	0.000000000000000, 	3.466839568922895, 	0.000000000000000, 	
+0.881671345091973, 	0.000000000000000, 	0.454620014206908, 	0.000000000000000, 	-1.737245187402739, 	0.000000000000000, 	2.162713238369243, 	0.000000000000000, 	
+-3.868539002714486, 	0.000000000000000, 	2.014114855933826, 	0.000000000000000, 	-0.703233831811006, 	0.000000000000000, 	-3.410319935997574, 	0.000000000000000, 	
+-1.851235811006584, 	0.000000000000000, 	0.909783907894036, 	0.000000000000000, 	0.091884002136728, 	0.000000000000000, 	-2.688294201131650, 	0.000000000000000, 	
+-0.906134178460955, 	0.000000000000000, 	3.475054609035133, 	0.000000000000000, 	-0.573927964170323, 	0.000000000000000, 	-0.429542937515399, 	0.000000000000000, 	
+0.991348618739939, 	0.000000000000000, 	1.974804904926325, 	0.000000000000000, 	0.975783450796698, 	0.000000000000000, 	-3.057119549071503, 	0.000000000000000, 	
+-3.899429237481194, 	0.000000000000000, 	0.362439009175350, 	0.000000000000000, 	-1.124461670265618, 	0.000000000000000, 	1.806000360163583, 	0.000000000000000, 	
+-2.768333362600288, 	0.000000000000000, 	0.244387897900379, 	0.000000000000000, 	0.908767296720926, 	0.000000000000000, 	1.254669374391882, 	0.000000000000000, 	
+-1.420441929463686, 	0.000000000000000, 	-0.875658895966293, 	0.000000000000000, 	0.183824603376167, 	0.000000000000000, 	-3.361653917011686, 	0.000000000000000, 	
+-0.796615630227952, 	0.000000000000000, 	-1.660226542658673, 	0.000000000000000, 	1.654439358307226, 	0.000000000000000, 	2.782812946709771, 	0.000000000000000, 	
+1.418064412811531, 	0.000000000000000, 	-0.819645647243761, 	0.000000000000000, 	0.807724772592699, 	0.000000000000000, 	-0.941967976379298, 	0.000000000000000, 	
+-2.312768306047469, 	0.000000000000000, 	0.872426936477443, 	0.000000000000000, 	0.919528961530845, 	0.000000000000000, 	-2.084904575264847, 	0.000000000000000, 	
+-1.972464868459322, 	0.000000000000000, 	-1.050687203338466, 	0.000000000000000, 	1.659579707007902, 	0.000000000000000, 	-1.820640014705855, 	0.000000000000000, 	
+-1.195078061671045, 	0.000000000000000, 	-1.639773173762048, 	0.000000000000000, 	1.616744338157063, 	0.000000000000000, 	4.019216096811563, 	0.000000000000000, 	
+3.461021102549681, 	0.000000000000000, 	1.642352734361484, 	0.000000000000000, 	-0.046354693720813, 	0.000000000000000, 	-0.041936252359677, 	0.000000000000000, 	
+-2.393307519480551, 	0.000000000000000, 	-0.341471634615121, 	0.000000000000000, 	-0.392073595257017, 	0.000000000000000, 	-0.219299018372730, 	0.000000000000000, 	
+-2.016391579662071, 	0.000000000000000, 	-0.653096251969787, 	0.000000000000000, 	1.466353155666821, 	0.000000000000000, 	-2.872058864320412, 	0.000000000000000, 	
+-2.157180779503830, 	0.000000000000000, 	0.723257479841560, 	0.000000000000000, 	3.769951308104384, 	0.000000000000000, 	-1.923392042420024, 	0.000000000000000, 	
+0.644899359942840, 	0.000000000000000, 	-2.090226891621437, 	0.000000000000000, 	-0.277043982890403, 	0.000000000000000, 	-0.528271428321112, 	0.000000000000000, 	
+2.518120645960652, 	0.000000000000000, 	1.040820431111488, 	0.000000000000000, 	-4.560583754742486, 	0.000000000000000, 	-0.226899614918836, 	0.000000000000000, 	
+1.713331231108959, 	0.000000000000000, 	-3.293941019163642, 	0.000000000000000, 	-1.113331444648290, 	0.000000000000000, 	-1.032308423149906, 	0.000000000000000, 	
+1.593774272982443, 	0.000000000000000, 	-1.246840475090529, 	0.000000000000000, 	-0.190344684920137, 	0.000000000000000, 	-1.719386356896355, 	0.000000000000000, 	
+-2.827721754659679, 	0.000000000000000, 	-0.092438285279020, 	0.000000000000000, 	-0.565844430675246, 	0.000000000000000, 	-1.077916121691716, 	0.000000000000000, 	
+-1.208665809504693, 	0.000000000000000, 	-2.996014266381254, 	0.000000000000000, 	2.888573323402423, 	0.000000000000000, 	2.829507048720695, 	0.000000000000000, 	
+-0.859177034120755, 	0.000000000000000, 	-1.969302377743254, 	0.000000000000000, 	0.777437674525362, 	0.000000000000000, 	-0.124910190157646, 	0.000000000000000, 	
+0.129875493115290, 	0.000000000000000, 	-4.192139262163992, 	0.000000000000000, 	3.023496047962126, 	0.000000000000000, 	1.149775163736637, 	0.000000000000000, 	
+2.038151304801731, 	0.000000000000000, 	3.016122489841263, 	0.000000000000000, 	-4.829481812137012, 	0.000000000000000, 	-1.668436615909279, 	0.000000000000000, 	
+0.958586784636918, 	0.000000000000000, 	1.550652410058678, 	0.000000000000000, 	-1.456305257976716, 	0.000000000000000, 	-0.079588392344731, 	0.000000000000000, 	
+-2.453213599392345, 	0.000000000000000, 	0.296795909127105, 	0.000000000000000, 	-0.253426616607643, 	0.000000000000000, 	1.418937160028195, 	0.000000000000000, 	
+-1.672949529066915, 	0.000000000000000, 	-1.620990298572947, 	0.000000000000000, 	-1.085103073196045, 	0.000000000000000, 	0.738606361195386, 	0.000000000000000, 	
+-2.097831202853255, 	0.000000000000000, 	2.711952282071310, 	0.000000000000000, 	1.498539238246888, 	0.000000000000000, 	1.317457282535915, 	0.000000000000000, 	
+-0.302765938349717, 	0.000000000000000, 	-0.044623707947201, 	0.000000000000000, 	2.337405215062395, 	0.000000000000000, 	-3.980689173859100, 	0.000000000000000, 	
+
+
+};
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/arm_fft_bin_example_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/arm_fft_bin_example_f32.c
new file mode 100644
index 0000000..9e36b2b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fft_bin_example/arm_fft_bin_example_f32.c
@@ -0,0 +1,158 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+*
+* $Date:         17. January 2013
+* $Revision:     V1.4.0
+*
+* Project:       CMSIS DSP Library
+* Title:	     arm_fft_bin_example_f32.c
+*
+* Description:   Example code demonstrating calculation of Max energy bin of
+*                frequency domain of input signal.
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+ * -------------------------------------------------------------------- */
+
+/**
+ * @ingroup groupExamples
+ */
+
+/**
+ * @defgroup FrequencyBin Frequency Bin Example
+ *
+ * \par Description
+ * \par
+ * Demonstrates the calculation of the maximum energy bin in the frequency
+ * domain of the input signal with the use of Complex FFT, Complex
+ * Magnitude, and Maximum functions.
+ *
+ * \par Algorithm:
+ * \par
+ * The input test signal contains a 10 kHz signal with uniformly distributed white noise.
+ * Calculating the FFT of the input signal will give us the maximum energy of the
+ * bin corresponding to the input frequency of 10 kHz.
+ *
+ * \par Block Diagram:
+ * \image html FFTBin.gif "Block Diagram"
+ * \par
+ * The figure below shows the time domain signal of 10 kHz signal with
+ * uniformly distributed white noise, and the next figure shows the input
+ * in the frequency domain. The bin with maximum energy corresponds to 10 kHz signal.
+ * \par
+ * \image html FFTBinInput.gif "Input signal in Time domain"
+ * \image html FFTBinOutput.gif "Input signal in Frequency domain"
+ *
+ * \par Variables Description:
+ * \par
+ * \li \c testInput_f32_10khz points to the input data
+ * \li \c testOutput points to the output data
+ * \li \c fftSize length of FFT
+ * \li \c ifftFlag flag for the selection of CFFT/CIFFT
+ * \li \c doBitReverse Flag for selection of normal order or bit reversed order
+ * \li \c refIndex reference index value at which maximum energy of bin ocuurs
+ * \li \c testIndex calculated index value at which maximum energy of bin ocuurs
+ *
+ * \par CMSIS DSP Software Library Functions Used:
+ * \par
+ * - arm_cfft_f32()
+ * - arm_cmplx_mag_f32()
+ * - arm_max_f32()
+ *
+ * <b> Refer  </b>
+ * \link arm_fft_bin_example_f32.c \endlink
+ *
+ */
+
+
+/** \example arm_fft_bin_example_f32.c
+  */
+
+
+#include "arm_math.h"
+#include "arm_const_structs.h"
+
+#define TEST_LENGTH_SAMPLES 2048
+
+/* -------------------------------------------------------------------
+* External Input and Output buffer Declarations for FFT Bin Example
+* ------------------------------------------------------------------- */
+extern float32_t testInput_f32_10khz[TEST_LENGTH_SAMPLES];
+static float32_t testOutput[TEST_LENGTH_SAMPLES/2];
+
+/* ------------------------------------------------------------------
+* Global variables for FFT Bin Example
+* ------------------------------------------------------------------- */
+uint32_t fftSize = 1024;
+uint32_t ifftFlag = 0;
+uint32_t doBitReverse = 1;
+
+/* Reference index at which max energy of bin ocuurs */
+uint32_t refIndex = 213, testIndex = 0;
+
+/* ----------------------------------------------------------------------
+* Max magnitude FFT Bin test
+* ------------------------------------------------------------------- */
+
+int32_t main(void)
+{
+
+  arm_status status;
+  float32_t maxValue;
+
+  status = ARM_MATH_SUCCESS;
+
+  /* Process the data through the CFFT/CIFFT module */
+  arm_cfft_f32(&arm_cfft_sR_f32_len1024, testInput_f32_10khz, ifftFlag, doBitReverse);
+
+  /* Process the data through the Complex Magnitude Module for
+  calculating the magnitude at each bin */
+  arm_cmplx_mag_f32(testInput_f32_10khz, testOutput, fftSize);
+
+  /* Calculates maxValue and returns corresponding BIN value */
+  arm_max_f32(testOutput, fftSize, &maxValue, &testIndex);
+
+  if (testIndex !=  refIndex)
+  {
+    status = ARM_MATH_TEST_FAILURE;
+  }
+
+  /* ----------------------------------------------------------------------
+  ** Loop here if the signals fail the PASS check.
+  ** This denotes a test failure
+  ** ------------------------------------------------------------------- */
+
+  if ( status != ARM_MATH_SUCCESS)
+  {
+    while (1);
+  }
+
+  while (1);                             /* main function does not return */
+}
+
+ /** \endlink */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/Abstract.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/Abstract.txt
new file mode 100644
index 0000000..c06d3f3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/Abstract.txt
@@ -0,0 +1,4 @@
+CMSIS DSP_Lib example arm_fir_example for
+  Cortex-M0, Cortex-M3, Cortex-M4 with FPU and Cortex-M7 with single precision FPU.
+
+The example is configured for uVision Simulator.
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM0/startup_ARMCM0.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM0/startup_ARMCM0.s
new file mode 100644
index 0000000..3333bc6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM0/startup_ARMCM0.s
@@ -0,0 +1,159 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM0.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM0 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    ( 22 * 4)                           ; Interrupts 10 .. 31 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM0/system_ARMCM0.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM0/system_ARMCM0.c
new file mode 100644
index 0000000..66a364c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM0/system_ARMCM0.c
@@ -0,0 +1,56 @@
+/**************************************************************************//**
+ * @file     system_ARMCM0.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM0 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM0.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM3/startup_ARMCM3.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM3/startup_ARMCM3.s
new file mode 100644
index 0000000..2bf6f19
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM3/startup_ARMCM3.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM3.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM3 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM3/system_ARMCM3.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM3/system_ARMCM3.c
new file mode 100644
index 0000000..f56b85f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM3/system_ARMCM3.c
@@ -0,0 +1,68 @@
+/**************************************************************************//**
+ * @file     system_ARMCM3.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM3 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM3.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
new file mode 100644
index 0000000..f5270c0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM4.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM4 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
new file mode 100644
index 0000000..731facd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
@@ -0,0 +1,83 @@
+/**************************************************************************//**
+ * @file     system_ARMCM4.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM4 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM4)
+  #include "ARMCM4.h"
+#elif defined (ARMCM4_FP)
+  #include "ARMCM4_FP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* enable CP10 Full Access */
+                 (3U << 11U*2U)  );         /* enable CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
new file mode 100644
index 0000000..abddc8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM7.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM7 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
new file mode 100644
index 0000000..69e2a8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
@@ -0,0 +1,85 @@
+/**************************************************************************//**
+ * @file     system_ARMCM7.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM7 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM7)
+  #include "ARMCM7.h"
+#elif defined (ARMCM7_SP)
+  #include "ARMCM7_SP.h"
+#elif defined (ARMCM7_DP)
+  #include "ARMCM7_DP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* enable CP10 Full Access */
+                 (3U << 11U*2U)  );         /* enable CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/arm_fir_data.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/arm_fir_data.c
new file mode 100644
index 0000000..283a25e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/arm_fir_data.c
@@ -0,0 +1,134 @@
+/* ----------------------------------------------------------------------   
+* Copyright (C) 2010-2012 ARM Limited. All rights reserved.   
+*   
+* $Date:        17. January 2013  
+* $Revision: 	V1.4.0   
+*   
+* Project: 	    CMSIS DSP Library   
+* Title:	     	arm_fir_data.c
+*   
+* Description:	 Data file used for example code
+*   
+* Target Processor: Cortex-M4/Cortex-M3/Cortex-M0
+*  
+* Redistribution and use in source and binary forms, with or without 
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the 
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE 
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.  
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+
+/* ----------------------------------------------------------------------
+** Test input signal contains 1000Hz + 15000 Hz
+** ------------------------------------------------------------------- */
+
+float32_t testInput_f32_1kHz_15kHz[320] =
+{
++0.0000000000f, +0.5924659585f, -0.0947343455f, +0.1913417162f, +1.0000000000f, +0.4174197128f, +0.3535533906f, +1.2552931065f, 
++0.8660254038f, +0.4619397663f, +1.3194792169f, +1.1827865776f, +0.5000000000f, +1.1827865776f, +1.3194792169f, +0.4619397663f, 
++0.8660254038f, +1.2552931065f, +0.3535533906f, +0.4174197128f, +1.0000000000f, +0.1913417162f, -0.0947343455f, +0.5924659585f, 
+-0.0000000000f, -0.5924659585f, +0.0947343455f, -0.1913417162f, -1.0000000000f, -0.4174197128f, -0.3535533906f, -1.2552931065f, 
+-0.8660254038f, -0.4619397663f, -1.3194792169f, -1.1827865776f, -0.5000000000f, -1.1827865776f, -1.3194792169f, -0.4619397663f, 
+-0.8660254038f, -1.2552931065f, -0.3535533906f, -0.4174197128f, -1.0000000000f, -0.1913417162f, +0.0947343455f, -0.5924659585f, 
++0.0000000000f, +0.5924659585f, -0.0947343455f, +0.1913417162f, +1.0000000000f, +0.4174197128f, +0.3535533906f, +1.2552931065f, 
++0.8660254038f, +0.4619397663f, +1.3194792169f, +1.1827865776f, +0.5000000000f, +1.1827865776f, +1.3194792169f, +0.4619397663f, 
++0.8660254038f, +1.2552931065f, +0.3535533906f, +0.4174197128f, +1.0000000000f, +0.1913417162f, -0.0947343455f, +0.5924659585f, 
++0.0000000000f, -0.5924659585f, +0.0947343455f, -0.1913417162f, -1.0000000000f, -0.4174197128f, -0.3535533906f, -1.2552931065f, 
+-0.8660254038f, -0.4619397663f, -1.3194792169f, -1.1827865776f, -0.5000000000f, -1.1827865776f, -1.3194792169f, -0.4619397663f, 
+-0.8660254038f, -1.2552931065f, -0.3535533906f, -0.4174197128f, -1.0000000000f, -0.1913417162f, +0.0947343455f, -0.5924659585f, 
++0.0000000000f, +0.5924659585f, -0.0947343455f, +0.1913417162f, +1.0000000000f, +0.4174197128f, +0.3535533906f, +1.2552931065f, 
++0.8660254038f, +0.4619397663f, +1.3194792169f, +1.1827865776f, +0.5000000000f, +1.1827865776f, +1.3194792169f, +0.4619397663f, 
++0.8660254038f, +1.2552931065f, +0.3535533906f, +0.4174197128f, +1.0000000000f, +0.1913417162f, -0.0947343455f, +0.5924659585f, 
++0.0000000000f, -0.5924659585f, +0.0947343455f, -0.1913417162f, -1.0000000000f, -0.4174197128f, -0.3535533906f, -1.2552931065f, 
+-0.8660254038f, -0.4619397663f, -1.3194792169f, -1.1827865776f, -0.5000000000f, -1.1827865776f, -1.3194792169f, -0.4619397663f, 
+-0.8660254038f, -1.2552931065f, -0.3535533906f, -0.4174197128f, -1.0000000000f, -0.1913417162f, +0.0947343455f, -0.5924659585f, 
+-0.0000000000f, +0.5924659585f, -0.0947343455f, +0.1913417162f, +1.0000000000f, +0.4174197128f, +0.3535533906f, +1.2552931065f, 
++0.8660254038f, +0.4619397663f, +1.3194792169f, +1.1827865776f, +0.5000000000f, +1.1827865776f, +1.3194792169f, +0.4619397663f, 
++0.8660254038f, +1.2552931065f, +0.3535533906f, +0.4174197128f, +1.0000000000f, +0.1913417162f, -0.0947343455f, +0.5924659585f, 
+-0.0000000000f, -0.5924659585f, +0.0947343455f, -0.1913417162f, -1.0000000000f, -0.4174197128f, -0.3535533906f, -1.2552931065f, 
+-0.8660254038f, -0.4619397663f, -1.3194792169f, -1.1827865776f, -0.5000000000f, -1.1827865776f, -1.3194792169f, -0.4619397663f, 
+-0.8660254038f, -1.2552931065f, -0.3535533906f, -0.4174197128f, -1.0000000000f, -0.1913417162f, +0.0947343455f, -0.5924659585f, 
++0.0000000000f, +0.5924659585f, -0.0947343455f, +0.1913417162f, +1.0000000000f, +0.4174197128f, +0.3535533906f, +1.2552931065f, 
++0.8660254038f, +0.4619397663f, +1.3194792169f, +1.1827865776f, +0.5000000000f, +1.1827865776f, +1.3194792169f, +0.4619397663f, 
++0.8660254038f, +1.2552931065f, +0.3535533906f, +0.4174197128f, +1.0000000000f, +0.1913417162f, -0.0947343455f, +0.5924659585f, 
++0.0000000000f, -0.5924659585f, +0.0947343455f, -0.1913417162f, -1.0000000000f, -0.4174197128f, -0.3535533906f, -1.2552931065f, 
+-0.8660254038f, -0.4619397663f, -1.3194792169f, -1.1827865776f, -0.5000000000f, -1.1827865776f, -1.3194792169f, -0.4619397663f, 
+-0.8660254038f, -1.2552931065f, -0.3535533906f, -0.4174197128f, -1.0000000000f, -0.1913417162f, +0.0947343455f, -0.5924659585f, 
+-0.0000000000f, +0.5924659585f, -0.0947343455f, +0.1913417162f, +1.0000000000f, +0.4174197128f, +0.3535533906f, +1.2552931065f, 
++0.8660254038f, +0.4619397663f, +1.3194792169f, +1.1827865776f, +0.5000000000f, +1.1827865776f, +1.3194792169f, +0.4619397663f, 
++0.8660254038f, +1.2552931065f, +0.3535533906f, +0.4174197128f, +1.0000000000f, +0.1913417162f, -0.0947343455f, +0.5924659585f, 
++0.0000000000f, -0.5924659585f, +0.0947343455f, -0.1913417162f, -1.0000000000f, -0.4174197128f, -0.3535533906f, -1.2552931065f, 
+-0.8660254038f, -0.4619397663f, -1.3194792169f, -1.1827865776f, -0.5000000000f, -1.1827865776f, -1.3194792169f, -0.4619397663f, 
+-0.8660254038f, -1.2552931065f, -0.3535533906f, -0.4174197128f, -1.0000000000f, -0.1913417162f, +0.0947343455f, -0.5924659585f, 
+-0.0000000000f, +0.5924659585f, -0.0947343455f, +0.1913417162f, +1.0000000000f, +0.4174197128f, +0.3535533906f, +1.2552931065f, 
++0.8660254038f, +0.4619397663f, +1.3194792169f, +1.1827865776f, +0.5000000000f, +1.1827865776f, +1.3194792169f, +0.4619397663f, 
++0.8660254038f, +1.2552931065f, +0.3535533906f, +0.4174197128f, +1.0000000000f, +0.1913417162f, -0.0947343455f, +0.5924659585f, 
++0.0000000000f, -0.5924659585f, +0.0947343455f, -0.1913417162f, -1.0000000000f, -0.4174197128f, -0.3535533906f, -1.2552931065f, 
+};
+
+float32_t refOutput[320] = 
+{
++0.0000000000f, -0.0010797829f, -0.0007681386f, -0.0001982932f, +0.0000644313f, +0.0020854271f, +0.0036891871f, +0.0015855941f, 
+-0.0026280805f, -0.0075907658f, -0.0119390538f, -0.0086665968f, +0.0088981202f, +0.0430539279f, +0.0974468742f, +0.1740405600f, 
++0.2681416601f, +0.3747720089f, +0.4893362230f, +0.6024154672f, +0.7058740791f, +0.7968348987f, +0.8715901940f, +0.9277881093f, 
++0.9682182661f, +0.9934674267f, +1.0012052245f, +0.9925859371f, +0.9681538347f, +0.9257026822f, +0.8679010068f, +0.7952493046f, 
++0.7085021596f, +0.6100062330f, +0.5012752767f, +0.3834386057f, +0.2592435399f, +0.1309866321f, -0.0000000000f, -0.1309866321f, 
+-0.2592435399f, -0.3834386057f, -0.5012752767f, -0.6100062330f, -0.7085021596f, -0.7952493046f, -0.8679010068f, -0.9257026822f, 
+-0.9681538347f, -0.9936657199f, -1.0019733630f, -0.9936657199f, -0.9681538347f, -0.9257026822f, -0.8679010068f, -0.7952493046f, 
+-0.7085021596f, -0.6100062330f, -0.5012752767f, -0.3834386057f, -0.2592435399f, -0.1309866321f, +0.0000000000f, +0.1309866321f, 
++0.2592435399f, +0.3834386057f, +0.5012752767f, +0.6100062330f, +0.7085021596f, +0.7952493046f, +0.8679010068f, +0.9257026822f, 
++0.9681538347f, +0.9936657199f, +1.0019733630f, +0.9936657199f, +0.9681538347f, +0.9257026822f, +0.8679010068f, +0.7952493046f, 
++0.7085021596f, +0.6100062330f, +0.5012752767f, +0.3834386057f, +0.2592435399f, +0.1309866321f, -0.0000000000f, -0.1309866321f, 
+-0.2592435399f, -0.3834386057f, -0.5012752767f, -0.6100062330f, -0.7085021596f, -0.7952493046f, -0.8679010068f, -0.9257026822f, 
+-0.9681538347f, -0.9936657199f, -1.0019733630f, -0.9936657199f, -0.9681538347f, -0.9257026822f, -0.8679010068f, -0.7952493046f, 
+-0.7085021596f, -0.6100062330f, -0.5012752767f, -0.3834386057f, -0.2592435399f, -0.1309866321f, +0.0000000000f, +0.1309866321f, 
++0.2592435399f, +0.3834386057f, +0.5012752767f, +0.6100062330f, +0.7085021596f, +0.7952493046f, +0.8679010068f, +0.9257026822f, 
++0.9681538347f, +0.9936657199f, +1.0019733630f, +0.9936657199f, +0.9681538347f, +0.9257026822f, +0.8679010068f, +0.7952493046f, 
++0.7085021596f, +0.6100062330f, +0.5012752767f, +0.3834386057f, +0.2592435399f, +0.1309866321f, -0.0000000000f, -0.1309866321f, 
+-0.2592435399f, -0.3834386057f, -0.5012752767f, -0.6100062330f, -0.7085021596f, -0.7952493046f, -0.8679010068f, -0.9257026822f, 
+-0.9681538347f, -0.9936657199f, -1.0019733630f, -0.9936657199f, -0.9681538347f, -0.9257026822f, -0.8679010068f, -0.7952493046f, 
+-0.7085021596f, -0.6100062330f, -0.5012752767f, -0.3834386057f, -0.2592435399f, -0.1309866321f, +0.0000000000f, +0.1309866321f, 
++0.2592435399f, +0.3834386057f, +0.5012752767f, +0.6100062330f, +0.7085021596f, +0.7952493046f, +0.8679010068f, +0.9257026822f, 
++0.9681538347f, +0.9936657199f, +1.0019733630f, +0.9936657199f, +0.9681538347f, +0.9257026822f, +0.8679010068f, +0.7952493046f, 
++0.7085021596f, +0.6100062330f, +0.5012752767f, +0.3834386057f, +0.2592435399f, +0.1309866321f, +0.0000000000f, -0.1309866321f, 
+-0.2592435399f, -0.3834386057f, -0.5012752767f, -0.6100062330f, -0.7085021596f, -0.7952493046f, -0.8679010068f, -0.9257026822f, 
+-0.9681538347f, -0.9936657199f, -1.0019733630f, -0.9936657199f, -0.9681538347f, -0.9257026822f, -0.8679010068f, -0.7952493046f, 
+-0.7085021596f, -0.6100062330f, -0.5012752767f, -0.3834386057f, -0.2592435399f, -0.1309866321f, +0.0000000000f, +0.1309866321f, 
++0.2592435399f, +0.3834386057f, +0.5012752767f, +0.6100062330f, +0.7085021596f, +0.7952493046f, +0.8679010068f, +0.9257026822f, 
++0.9681538347f, +0.9936657199f, +1.0019733630f, +0.9936657199f, +0.9681538347f, +0.9257026822f, +0.8679010068f, +0.7952493046f, 
++0.7085021596f, +0.6100062330f, +0.5012752767f, +0.3834386057f, +0.2592435399f, +0.1309866321f, +0.0000000000f, -0.1309866321f, 
+-0.2592435399f, -0.3834386057f, -0.5012752767f, -0.6100062330f, -0.7085021596f, -0.7952493046f, -0.8679010068f, -0.9257026822f, 
+-0.9681538347f, -0.9936657199f, -1.0019733630f, -0.9936657199f, -0.9681538347f, -0.9257026822f, -0.8679010068f, -0.7952493046f, 
+-0.7085021596f, -0.6100062330f, -0.5012752767f, -0.3834386057f, -0.2592435399f, -0.1309866321f, -0.0000000000f, +0.1309866321f, 
++0.2592435399f, +0.3834386057f, +0.5012752767f, +0.6100062330f, +0.7085021596f, +0.7952493046f, +0.8679010068f, +0.9257026822f, 
++0.9681538347f, +0.9936657199f, +1.0019733630f, +0.9936657199f, +0.9681538347f, +0.9257026822f, +0.8679010068f, +0.7952493046f, 
++0.7085021596f, +0.6100062330f, +0.5012752767f, +0.3834386057f, +0.2592435399f, +0.1309866321f, +0.0000000000f, -0.1309866321f, 
+-0.2592435399f, -0.3834386057f, -0.5012752767f, -0.6100062330f, -0.7085021596f, -0.7952493046f, -0.8679010068f, -0.9257026822f, 
+-0.9681538347f, -0.9936657199f, -1.0019733630f, -0.9936657199f, -0.9681538347f, -0.9257026822f, -0.8679010068f, -0.7952493046f, 
+-0.7085021596f, -0.6100062330f, -0.5012752767f, -0.3834386057f, -0.2592435399f, -0.1309866321f, +0.0000000000f, +0.1309866321f, 
++0.2592435399f, +0.3834386057f, +0.5012752767f, +0.6100062330f, +0.7085021596f, +0.7952493046f, +0.8679010068f, +0.9257026822f, 
++0.9681538347f, +0.9936657199f, +1.0019733630f, +0.9936657199f, +0.9681538347f, +0.9257026822f, +0.8679010068f, +0.7952493046f 
+};
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/arm_fir_example_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/arm_fir_example_f32.c
new file mode 100644
index 0000000..333d230
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/arm_fir_example_f32.c
@@ -0,0 +1,233 @@
+/* ----------------------------------------------------------------------
+ * Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+ *
+* $Date:         17. January 2013
+* $Revision:     V1.4.0
+*
+* Project:       CMSIS DSP Library
+ * Title:        arm_fir_example_f32.c
+ *
+ * Description:  Example code demonstrating how an FIR filter can be used
+ *               as a low pass filter.
+ *
+ * Target Processor: Cortex-M4/Cortex-M3
+ *
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+ * -------------------------------------------------------------------- */
+
+/**
+ * @ingroup groupExamples
+ */
+
+/**
+ * @defgroup FIRLPF FIR Lowpass Filter Example
+ *
+ * \par Description:
+ * \par
+ * Removes high frequency signal components from the input using an FIR lowpass filter.
+ * The example demonstrates how to configure an FIR filter and then pass data through
+ * it in a block-by-block fashion.
+ * \image html FIRLPF_signalflow.gif
+ *
+ * \par Algorithm:
+ * \par
+ * The input signal is a sum of two sine waves:  1 kHz and 15 kHz.
+ * This is processed by an FIR lowpass filter with cutoff frequency 6 kHz.
+ * The lowpass filter eliminates the 15 kHz signal leaving only the 1 kHz sine wave at the output.
+ * \par
+ * The lowpass filter was designed using MATLAB with a sample rate of 48 kHz and
+ * a length of 29 points.
+ * The MATLAB code to generate the filter coefficients is shown below:
+ * <pre>
+ *     h = fir1(28, 6/24);
+ * </pre>
+ * The first argument is the "order" of the filter and is always one less than the desired length.
+ * The second argument is the normalized cutoff frequency.  This is in the range 0 (DC) to 1.0 (Nyquist).
+ * A 6 kHz cutoff with a Nyquist frequency of 24 kHz lies at a normalized frequency of 6/24 = 0.25.
+ * The CMSIS FIR filter function requires the coefficients to be in time reversed order.
+ * <pre>
+ *     fliplr(h)
+ * </pre>
+ * The resulting filter coefficients and are shown below.
+ * Note that the filter is symmetric (a property of linear phase FIR filters)
+ * and the point of symmetry is sample 14.  Thus the filter will have a delay of
+ * 14 samples for all frequencies.
+ * \par
+ * \image html FIRLPF_coeffs.gif
+ * \par
+ * The frequency response of the filter is shown next.
+ * The passband gain of the filter is 1.0 and it reaches 0.5 at the cutoff frequency 6 kHz.
+ * \par
+ * \image html FIRLPF_response.gif
+ * \par
+ * The input signal is shown below.
+ * The left hand side shows the signal in the time domain while the right hand side is a frequency domain representation.
+ * The two sine wave components can be clearly seen.
+ * \par
+ * \image html FIRLPF_input.gif
+ * \par
+ * The output of the filter is shown below.  The 15 kHz component has been eliminated.
+ * \par
+ * \image html FIRLPF_output.gif
+ *
+ * \par Variables Description:
+ * \par
+ * \li \c testInput_f32_1kHz_15kHz points to the input data
+ * \li \c refOutput points to the reference output data
+ * \li \c testOutput points to the test output data
+ * \li \c firStateF32 points to state buffer
+ * \li \c firCoeffs32 points to coefficient buffer
+ * \li \c blockSize number of samples processed at a time
+ * \li \c numBlocks number of frames
+ *
+ * \par CMSIS DSP Software Library Functions Used:
+ * \par
+ * - arm_fir_init_f32()
+ * - arm_fir_f32()
+ *
+ * <b> Refer  </b>
+ * \link arm_fir_example_f32.c \endlink
+ *
+ */
+
+
+/** \example arm_fir_example_f32.c
+ */
+
+/* ----------------------------------------------------------------------
+** Include Files
+** ------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "math_helper.h"
+
+/* ----------------------------------------------------------------------
+** Macro Defines
+** ------------------------------------------------------------------- */
+
+#define TEST_LENGTH_SAMPLES  320
+#define SNR_THRESHOLD_F32    140.0f
+#define BLOCK_SIZE            32
+#define NUM_TAPS              29
+
+/* -------------------------------------------------------------------
+ * The input signal and reference output (computed with MATLAB)
+ * are defined externally in arm_fir_lpf_data.c.
+ * ------------------------------------------------------------------- */
+
+extern float32_t testInput_f32_1kHz_15kHz[TEST_LENGTH_SAMPLES];
+extern float32_t refOutput[TEST_LENGTH_SAMPLES];
+
+/* -------------------------------------------------------------------
+ * Declare Test output buffer
+ * ------------------------------------------------------------------- */
+
+static float32_t testOutput[TEST_LENGTH_SAMPLES];
+
+/* -------------------------------------------------------------------
+ * Declare State buffer of size (numTaps + blockSize - 1)
+ * ------------------------------------------------------------------- */
+
+static float32_t firStateF32[BLOCK_SIZE + NUM_TAPS - 1];
+
+/* ----------------------------------------------------------------------
+** FIR Coefficients buffer generated using fir1() MATLAB function.
+** fir1(28, 6/24)
+** ------------------------------------------------------------------- */
+
+const float32_t firCoeffs32[NUM_TAPS] = {
+  -0.0018225230f, -0.0015879294f, +0.0000000000f, +0.0036977508f, +0.0080754303f, +0.0085302217f, -0.0000000000f, -0.0173976984f,
+  -0.0341458607f, -0.0333591565f, +0.0000000000f, +0.0676308395f, +0.1522061835f, +0.2229246956f, +0.2504960933f, +0.2229246956f,
+  +0.1522061835f, +0.0676308395f, +0.0000000000f, -0.0333591565f, -0.0341458607f, -0.0173976984f, -0.0000000000f, +0.0085302217f,
+  +0.0080754303f, +0.0036977508f, +0.0000000000f, -0.0015879294f, -0.0018225230f
+};
+
+/* ------------------------------------------------------------------
+ * Global variables for FIR LPF Example
+ * ------------------------------------------------------------------- */
+
+uint32_t blockSize = BLOCK_SIZE;
+uint32_t numBlocks = TEST_LENGTH_SAMPLES/BLOCK_SIZE;
+
+float32_t  snr;
+
+/* ----------------------------------------------------------------------
+ * FIR LPF Example
+ * ------------------------------------------------------------------- */
+
+int32_t main(void)
+{
+  uint32_t i;
+  arm_fir_instance_f32 S;
+  arm_status status;
+  float32_t  *inputF32, *outputF32;
+
+  /* Initialize input and output buffer pointers */
+  inputF32 = &testInput_f32_1kHz_15kHz[0];
+  outputF32 = &testOutput[0];
+
+  /* Call FIR init function to initialize the instance structure. */
+  arm_fir_init_f32(&S, NUM_TAPS, (float32_t *)&firCoeffs32[0], &firStateF32[0], blockSize);
+
+  /* ----------------------------------------------------------------------
+  ** Call the FIR process function for every blockSize samples
+  ** ------------------------------------------------------------------- */
+
+  for(i=0; i < numBlocks; i++)
+  {
+    arm_fir_f32(&S, inputF32 + (i * blockSize), outputF32 + (i * blockSize), blockSize);
+  }
+
+  /* ----------------------------------------------------------------------
+  ** Compare the generated output against the reference output computed
+  ** in MATLAB.
+  ** ------------------------------------------------------------------- */
+
+  snr = arm_snr_f32(&refOutput[0], &testOutput[0], TEST_LENGTH_SAMPLES);
+
+  if (snr < SNR_THRESHOLD_F32)
+  {
+    status = ARM_MATH_TEST_FAILURE;
+  }
+  else
+  {
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* ----------------------------------------------------------------------
+  ** Loop here if the signal does not match the reference output.
+  ** ------------------------------------------------------------------- */
+
+  if ( status != ARM_MATH_SUCCESS)
+  {
+    while (1);
+  }
+
+  while (1);                             /* main function does not return */
+}
+
+/** \endlink */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/math_helper.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/math_helper.c
new file mode 100644
index 0000000..4b0ee1f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/math_helper.c
@@ -0,0 +1,466 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+*
+* $Date:        17. January 2013
+* $Revision: 	V1.4.0  b
+*
+* Project: 	    CMSIS DSP Library
+*
+* Title:	    math_helper.c
+*
+* Description:	Definition of all helper functions required.
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+* -------------------------------------------------------------------- */
+
+/* ----------------------------------------------------------------------
+*		Include standard header files
+* -------------------------------------------------------------------- */
+#include<math.h>
+
+/* ----------------------------------------------------------------------
+*		Include project header files
+* -------------------------------------------------------------------- */
+#include "math_helper.h"
+
+/**
+ * @brief  Caluclation of SNR
+ * @param[in]  pRef 	Pointer to the reference buffer
+ * @param[in]  pTest	Pointer to the test buffer
+ * @param[in]  buffSize	total number of samples
+ * @return     SNR
+ * The function Caluclates signal to noise ratio for the reference output
+ * and test output
+ */
+
+float arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize)
+{
+  float EnergySignal = 0.0, EnergyError = 0.0;
+  uint32_t i;
+  float SNR;
+  int temp;
+  int *test;
+
+  for (i = 0; i < buffSize; i++)
+    {
+ 	  /* Checking for a NAN value in pRef array */
+	  test =   (int *)(&pRef[i]);
+      temp =  *test;
+
+	  if (temp == 0x7FC00000)
+	  {
+	  		return(0);
+	  }
+
+	  /* Checking for a NAN value in pTest array */
+	  test =   (int *)(&pTest[i]);
+      temp =  *test;
+
+	  if (temp == 0x7FC00000)
+	  {
+	  		return(0);
+	  }
+      EnergySignal += pRef[i] * pRef[i];
+      EnergyError += (pRef[i] - pTest[i]) * (pRef[i] - pTest[i]);
+    }
+
+	/* Checking for a NAN value in EnergyError */
+	test =   (int *)(&EnergyError);
+    temp =  *test;
+
+    if (temp == 0x7FC00000)
+    {
+  		return(0);
+    }
+
+
+  SNR = 10 * log10 (EnergySignal / EnergyError);
+
+  return (SNR);
+
+}
+
+
+/**
+ * @brief  Provide guard bits for Input buffer
+ * @param[in,out]  input_buf   Pointer to input buffer
+ * @param[in]       blockSize  block Size
+ * @param[in]       guard_bits guard bits
+ * @return none
+ * The function Provides the guard bits for the buffer
+ * to avoid overflow
+ */
+
+void arm_provide_guard_bits_q15 (q15_t * input_buf, uint32_t blockSize,
+                            uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < blockSize; i++)
+    {
+      input_buf[i] = input_buf[i] >> guard_bits;
+    }
+}
+
+/**
+ * @brief  Converts float to fixed in q12.20 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to outputbuffer
+ * @param[in]  numSamples  number of samples in the input buffer
+ * @return none
+ * The function converts floating point values to fixed point(q12.20) values
+ */
+
+void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 1048576.0f corresponds to pow(2, 20) */
+      pOut[i] = (q31_t) (pIn[i] * 1048576.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 1.0)
+        {
+          pOut[i] = 0x000FFFFF;
+        }
+    }
+}
+
+/**
+ * @brief  Compare MATLAB Reference Output and ARM Test output
+ * @param[in]  pIn         Pointer to Ref buffer
+ * @param[in]  pOut        Pointer to Test buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return maximum difference
+ */
+
+uint32_t arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+  int32_t diff, diffCrnt = 0;
+  uint32_t maxDiff = 0;
+
+  for (i = 0; i < numSamples; i++)
+  {
+  	diff = pIn[i] - pOut[i];
+  	diffCrnt = (diff > 0) ? diff : -diff;
+
+	if (diffCrnt > maxDiff)
+	{
+		maxDiff = diffCrnt;
+	}
+  }
+
+  return(maxDiff);
+}
+
+/**
+ * @brief  Compare MATLAB Reference Output and ARM Test output
+ * @param[in]  pIn         Pointer to Ref buffer
+ * @param[in]  pOut        Pointer to Test buffer
+ * @param[in]  numSamples number of samples in the buffer
+ * @return maximum difference
+ */
+
+uint32_t arm_compare_fixed_q31(q31_t *pIn, q31_t * pOut, uint32_t numSamples)
+{
+  uint32_t i;
+  int32_t diff, diffCrnt = 0;
+  uint32_t maxDiff = 0;
+
+  for (i = 0; i < numSamples; i++)
+  {
+  	diff = pIn[i] - pOut[i];
+  	diffCrnt = (diff > 0) ? diff : -diff;
+
+	if (diffCrnt > maxDiff)
+	{
+		maxDiff = diffCrnt;
+	}
+  }
+
+  return(maxDiff);
+}
+
+/**
+ * @brief  Provide guard bits for Input buffer
+ * @param[in,out]  input_buf   Pointer to input buffer
+ * @param[in]       blockSize  block Size
+ * @param[in]       guard_bits guard bits
+ * @return none
+ * The function Provides the guard bits for the buffer
+ * to avoid overflow
+ */
+
+void arm_provide_guard_bits_q31 (q31_t * input_buf,
+								 uint32_t blockSize,
+                                 uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < blockSize; i++)
+    {
+      input_buf[i] = input_buf[i] >> guard_bits;
+    }
+}
+
+/**
+ * @brief  Provide guard bits for Input buffer
+ * @param[in,out]  input_buf   Pointer to input buffer
+ * @param[in]       blockSize  block Size
+ * @param[in]       guard_bits guard bits
+ * @return none
+ * The function Provides the guard bits for the buffer
+ * to avoid overflow
+ */
+
+void arm_provide_guard_bits_q7 (q7_t * input_buf,
+								uint32_t blockSize,
+                                uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < blockSize; i++)
+    {
+      input_buf[i] = input_buf[i] >> guard_bits;
+    }
+}
+
+
+
+/**
+ * @brief  Caluclates number of guard bits
+ * @param[in]  num_adds 	number of additions
+ * @return guard bits
+ * The function Caluclates the number of guard bits
+ * depending on the numtaps
+ */
+
+uint32_t arm_calc_guard_bits (uint32_t num_adds)
+{
+  uint32_t i = 1, j = 0;
+
+  if (num_adds == 1)
+    {
+      return (0);
+    }
+
+  while (i < num_adds)
+    {
+      i = i * 2;
+      j++;
+    }
+
+  return (j);
+}
+
+/**
+ * @brief  Apply guard bits to buffer
+ * @param[in,out]  pIn         pointer to input buffer
+ * @param[in]      numSamples  number of samples in the input buffer
+ * @param[in]      guard_bits  guard bits
+ * @return none
+ */
+
+void arm_apply_guard_bits (float32_t *pIn,
+						   uint32_t numSamples,
+						   uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+      pIn[i] = pIn[i] * arm_calc_2pow(guard_bits);
+    }
+}
+
+/**
+ * @brief  Calculates pow(2, numShifts)
+ * @param[in]  numShifts 	number of shifts
+ * @return pow(2, numShifts)
+ */
+uint32_t arm_calc_2pow(uint32_t numShifts)
+{
+
+  uint32_t i, val = 1;
+
+  for (i = 0; i < numShifts; i++)
+    {
+      val = val * 2;
+    }
+
+  return(val);
+}
+
+
+
+/**
+ * @brief  Converts float to fixed q14
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q14 (float *pIn, q15_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 16384.0f corresponds to pow(2, 14) */
+      pOut[i] = (q15_t) (pIn[i] * 16384.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 2.0)
+        {
+          pOut[i] = 0x7FFF;
+        }
+
+    }
+
+}
+
+
+/**
+ * @brief  Converts float to fixed q30 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q30 (float *pIn, q31_t * pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 1073741824.0f corresponds to pow(2, 30) */
+      pOut[i] = (q31_t) (pIn[i] * 1073741824.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 2.0)
+        {
+          pOut[i] = 0x7FFFFFFF;
+        }
+    }
+}
+
+/**
+ * @brief  Converts float to fixed q30 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q29 (float *pIn, q31_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 1073741824.0f corresponds to pow(2, 30) */
+      pOut[i] = (q31_t) (pIn[i] * 536870912.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 4.0)
+        {
+          pOut[i] = 0x7FFFFFFF;
+        }
+    }
+}
+
+
+/**
+ * @brief  Converts float to fixed q28 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q28 (float *pIn, q31_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	/* 268435456.0f corresponds to pow(2, 28) */
+      pOut[i] = (q31_t) (pIn[i] * 268435456.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 8.0)
+        {
+          pOut[i] = 0x7FFFFFFF;
+        }
+    }
+}
+
+/**
+ * @brief  Clip the float values to +/- 1
+ * @param[in,out]  pIn           input buffer
+ * @param[in]      numSamples    number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_clip_f32 (float *pIn, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+      if (pIn[i] > 1.0f)
+	  {
+	    pIn[i] = 1.0;
+	  }
+	  else if ( pIn[i] < -1.0f)
+	  {
+	    pIn[i] = -1.0;
+	  }
+
+    }
+}
+
+
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/math_helper.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/math_helper.h
new file mode 100644
index 0000000..46b0af3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_fir_example/math_helper.h
@@ -0,0 +1,63 @@
+/* ----------------------------------------------------------------------   
+* Copyright (C) 2010-2013 ARM Limited. All rights reserved.   
+*   
+* $Date:        17. January 2013  
+* $Revision: 	V1.4.0   
+*  
+* Project: 	    CMSIS DSP Library 
+*
+* Title:	    math_helper.h
+* 
+* Description:	Prototypes of all helper functions required.  
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*  
+* Redistribution and use in source and binary forms, with or without 
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the 
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE 
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.  
+* -------------------------------------------------------------------- */
+
+
+#include "arm_math.h"
+
+#ifndef MATH_HELPER_H
+#define MATH_HELPER_H
+
+float arm_snr_f32(float *pRef, float *pTest,  uint32_t buffSize);  
+void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples);
+void arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits);
+void arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits);
+void arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples);
+void arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples);
+void arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples);
+void arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples);
+void arm_clip_f32(float *pIn, uint32_t numSamples);
+uint32_t arm_calc_guard_bits(uint32_t num_adds);
+void arm_apply_guard_bits (float32_t * pIn, uint32_t numSamples, uint32_t guard_bits);
+uint32_t arm_compare_fixed_q15(q15_t *pIn, q15_t * pOut, uint32_t numSamples);
+uint32_t arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples);
+uint32_t arm_calc_2pow(uint32_t guard_bits);
+#endif
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/Abstract.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/Abstract.txt
new file mode 100644
index 0000000..91f8991
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/Abstract.txt
@@ -0,0 +1,4 @@
+CMSIS DSP_Lib example arm_graphic_equalizer_example for
+  Cortex-M0, Cortex-M3, Cortex-M4 with FPU and Cortex-M7 with single precision FPU.
+
+The example is configured for uVision Simulator.
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM0/startup_ARMCM0.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM0/startup_ARMCM0.s
new file mode 100644
index 0000000..3333bc6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM0/startup_ARMCM0.s
@@ -0,0 +1,159 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM0.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM0 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    ( 22 * 4)                           ; Interrupts 10 .. 31 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM0/system_ARMCM0.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM0/system_ARMCM0.c
new file mode 100644
index 0000000..66a364c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM0/system_ARMCM0.c
@@ -0,0 +1,56 @@
+/**************************************************************************//**
+ * @file     system_ARMCM0.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM0 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM0.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM3/startup_ARMCM3.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM3/startup_ARMCM3.s
new file mode 100644
index 0000000..2bf6f19
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM3/startup_ARMCM3.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM3.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM3 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM3/system_ARMCM3.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM3/system_ARMCM3.c
new file mode 100644
index 0000000..f56b85f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM3/system_ARMCM3.c
@@ -0,0 +1,68 @@
+/**************************************************************************//**
+ * @file     system_ARMCM3.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM3 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM3.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
new file mode 100644
index 0000000..f5270c0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM4.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM4 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
new file mode 100644
index 0000000..731facd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
@@ -0,0 +1,83 @@
+/**************************************************************************//**
+ * @file     system_ARMCM4.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM4 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM4)
+  #include "ARMCM4.h"
+#elif defined (ARMCM4_FP)
+  #include "ARMCM4_FP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* enable CP10 Full Access */
+                 (3U << 11U*2U)  );         /* enable CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
new file mode 100644
index 0000000..abddc8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM7.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM7 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
new file mode 100644
index 0000000..69e2a8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
@@ -0,0 +1,85 @@
+/**************************************************************************//**
+ * @file     system_ARMCM7.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM7 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM7)
+  #include "ARMCM7.h"
+#elif defined (ARMCM7_SP)
+  #include "ARMCM7_SP.h"
+#elif defined (ARMCM7_DP)
+  #include "ARMCM7_DP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* enable CP10 Full Access */
+                 (3U << 11U*2U)  );         /* enable CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/arm_graphic_equalizer_data.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/arm_graphic_equalizer_data.c
new file mode 100644
index 0000000..ffb0ff3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/arm_graphic_equalizer_data.c
@@ -0,0 +1,134 @@
+/* ----------------------------------------------------------------------   
+* Copyright (C) 2010-2012 ARM Limited. All rights reserved.   
+*   
+* $Date:        17. January 2013  
+* $Revision: 	V1.4.0   
+*   
+* Project: 	    CMSIS DSP Library   
+* Title:	     	arm_graphic_equalizer_data.c
+*   
+* Description:	 Data file used for example code
+*   
+* Target Processor: Cortex-M4/Cortex-M3/Cortex-M0
+*  
+* Redistribution and use in source and binary forms, with or without 
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the 
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE 
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.  
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+
+float32_t testRefOutput_f32[320] = {
+
+0.000000000000000000,	0.001898396760225296,	0.004215449094772339,	0.007432077080011368,	0.010948467999696732,	0.015026375651359558,	0.019191544502973557,	0.023574527353048325,	
+0.027919445186853409,	0.032277785241603851,	0.036551639437675476,	0.040732793509960175,	0.044799156486988068,	0.048710610717535019,	0.052476800978183746,	0.056059073656797409,	
+0.059482168406248093,	0.062726479023694992,	0.065821025520563126,	0.068763464689254761,	0.071577839553356171,	0.074270240962505341,	0.076856281608343124,	0.079344697296619415,	
+0.081745062023401260,	0.084067162126302719,	0.086318407207727432,	0.088509257882833481,	0.090647127479314804,	0.092742368578910828,	0.094802625477313995,	0.096837285906076431,	
+0.098853722214698792,	0.100859899073839190,	0.102862443774938580,	0.104867763817310330,	0.106881409883499150,	0.108908228576183320,	0.110952425748109820,	0.113017357885837550,	
+0.115105822682380680,	0.117219865322113040,	0.119361080229282380,	0.121530555188655850,	0.123729091137647630,	0.125957202166318890,	0.128215309232473370,	0.130503740161657330,	
+0.132822841405868530,	0.135173004120588300,	0.137554679065942760,	0.139968376606702800,	0.142414685338735580,	0.144894234836101530,	0.147407654672861100,	0.149955596774816510,	
+0.152538605034351350,	0.155157200992107390,	0.157811731100082400,	0.160502441227436070,	0.163229387253522870,	0.165992442518472670,	0.168791320174932480,	0.171625509858131410,	
+0.174494370818138120,	0.177397061139345170,	0.180332608520984650,	0.183299910277128220,	0.186297744512557980,	0.189324837177991870,	0.192379791289567950,	0.195461250841617580,	
+0.198567759245634080,	0.201697919517755510,	0.204850304871797560,	0.208023533225059510,	0.211216274648904800,	0.214427210390567780,	0.217655111104249950,	0.220898788422346120,	
+0.224157124757766720,	0.227429077029228210,	0.230713658034801480,	0.234009962528944020,	0.237317133694887160,	0.240634419023990630,	0.243961080908775330,	0.247296508401632310,	
+0.250640105456113820,	0.253991369158029560,	0.257349837571382520,	0.260715119540691380,	0.264086868613958360,	0.267464816570281980,	0.270848698914051060,	0.274238351732492450,	
+0.277633611112833020,	0.281034380197525020,	0.284440591931343080,	0.287852220237255100,	0.291269283741712570,	0.294691801071166990,	0.298119872808456420,	0.301553562283515930,	
+0.304993014782667160,	0.308438356965780260,	0.311889752745628360,	0.315347377210855480,	0.318811416625976560,	0.322282072156667710,	0.325759567320346830,	0.329244095832109450,	
+0.332735907286405560,	0.336235217750072480,	0.339742250740528110,	0.343257248401641850,	0.346780419349670410,	0.350311983376741410,	0.353852160274982450,	0.357401121407747270,	
+0.360959105193614960,	0.364526227116584780,	0.368102725595235820,	0.371688675135374070,	0.375284302979707720,	0.378889638930559160,	0.382504884153604510,	0.386130042374134060,	
+0.389765247702598570,	0.393410529941320420,	0.397065933793783190,	0.400731507688760760,	0.404407206922769550,	0.408093083649873730,	0.411789052188396450,	0.415495119988918300,	
+0.419211201369762420,	0.422937240451574330,	0.426673140376806260,	0.430418811738491060,	0.434174135327339170,	0.437938995659351350,	0.441713258624076840,	0.445496778935194020,	
+0.449289388954639430,	0.453090950846672060,	0.456901267170906070,	0.460720170289278030,	0.464547459036111830,	0.468382950872182850,	0.472226426005363460,	0.476077698171138760,	
+0.479936532676219940,	0.483802750706672670,	0.487676106393337250,	0.491556398570537570,	0.495443399995565410,	0.499336875975131990,	0.503236617892980580,	0.507142387330532070,	
+0.511053957045078280,	0.514971107244491580,	0.518893606960773470,	0.522821225225925450,	0.526753749698400500,	0.530690938234329220,	0.534632585942745210,	0.538578454405069350,	
+0.542528338730335240,	0.546481993049383160,	0.550439231097698210,	0.554399792104959490,	0.558363504707813260,	0.562330115586519240,	0.566299438476562500,	0.570271246135234830,	
+0.574245333671569820,	0.578221492469310760,	0.582199502736330030,	0.586179181933403020,	0.590160276740789410,	0.594142623245716090,	0.598125983029603960,	0.602110169827938080,	
+0.606094967573881150,	0.610080175101757050,	0.614065583795309070,	0.618050977587699890,	0.622036151587963100,	0.626020893454551700,	0.630004994571208950,	0.633988231420516970,	
+0.637970402836799620,	0.641951277852058410,	0.645930647850036620,	0.649908289313316350,	0.653883971273899080,	0.657857488840818410,	0.661828581243753430,	0.665797054767608640,	
+0.669762641191482540,	0.673725124448537830,	0.677684243768453600,	0.681639779359102250,	0.685591462999582290,	0.689539063721895220,	0.693482317030429840,	0.697420965880155560,	
+0.701354760676622390,	0.705283410847187040,	0.709206689149141310,	0.713124278932809830,	0.717035952955484390,	0.720941375941038130,	0.724840316921472550,	0.728732451796531680,	
+0.732617516070604320,	0.736495196819305420,	0.740365199744701390,	0.744227230548858640,	0.748080968856811520,	0.751926124095916750,	0.755762357264757160,	0.759589381515979770,	
+0.763406842947006230,	0.767214450985193250,	0.771011855453252790,	0.774798732250928880,	0.778574761003255840,	0.782339565455913540,	0.786092851310968400,	0.789834223687648770,	
+0.793563373386859890,	0.797279909253120420,	0.800983514636754990,	0.804673787206411360,	0.808350402861833570,	0.812012966722249980,	0.815661124885082240,	0.819294504821300510,	
+0.822912722826004030,	0.826515413820743560,	0.830102190375328060,	0.833672653883695600,	0.837226435542106630,	0.840763118118047710,	0.844282336533069610,	0.847783654928207400,	
+0.851266715675592420,	0.854731071740388870,	0.858176350593566890,	0.861602116376161580,	0.865007970482110980,	0.868393491953611370,	0.871758259832859040,	0.875101849436759950,	
+0.878423850983381270,	0.881723806262016300,	0.885001312941312790,	0.888255912810564040,	0.891487173736095430,	0.894694659858942030,	0.897877920418977740,	0.901036512106657030,	
+0.904169965535402300,	0.907277844846248630,	0.910359673202037810,	0.913415014743804930,	0.916443370282649990,	0.919444311410188670,	0.922417331486940380,	0.925361987203359600,	
+0.928277771919965740,	0.931164238601922990,	0.934020876884460450,	0.936847217381000520,	0.939642757177352910,	0.942407000809907910,	0.945139460265636440,	0.947839632630348210,	
+0.950507018715143200,	0.953141096979379650,	0.955741371959447860,	0.958307322114706040,	0.960838429629802700,	0.963334184139966960,	0.965794049203395840,	0.968217510730028150,	
+0.970604017376899720,	0.972953058779239650,	0.975264083594083790,	0.977536566555500030,	0.979769956320524220,	0.981963708996772770,	0.984117280691862110,	0.986230112612247470,	
+0.988301653414964680,	0.990331344306468960,	0.992318630218505860,	0.994262944906950000,	0.996163722127676010,	0.998020399361848830,	0.999832402914762500,	1.001599155366420700,	
+1.003320086747407900,	1.004994612187147100,	1.006622135639190700,	1.008202098309993700,	1.009733878076076500,	1.011216927319765100,	1.012650609016418500,	1.014034371823072400,	
+1.015367589890956900,	1.016649682074785200,	1.017880033701658200,	1.019058048725128200,	1.020183108747005500,	1.021254621446132700,	1.022271949797868700,	1.023234523832798000,	
+
+};
+/* ----------------------------------------------------------------------
+** Test input - logarithmic chirp signal
+** ------------------------------------------------------------------- */
+
+float32_t testInput_f32[320] =
+  {
+    0.000000000000000061,	0.002622410992047861,	0.005253663973466970,	0.007893770384930297,	0.010542741395035495,	0.013200587895525877,	0.015867320496454066,	0.018542949521290073,	
+0.021227485001971542,	0.023920936673895138,	0.026623313970853074,	0.029334626019908643,	0.032054881636210709,	0.034784089317753723,	0.037522257240071598,	0.040269393250875855,	
+0.043025504864628375,	0.045790599257054837,	0.048564683259595690,	0.051347763353792118,	0.054139845665610427,	0.056940935959702531,	0.059751039633601337,	0.062570161711849828,	
+0.065398306840066575,	0.068235479278943648,	0.071081682898178900,	0.073936921170339814,	0.076801197164660218,	0.079674513540768196,	0.082556872542344922,	0.085448275990715375,	
+0.088348725278367082,	0.091258221362398390,	0.094176764757897533,	0.097104355531246703,	0.100040993293358240,	0.102986677192832010,	0.105941405909045980,	0.108905177645166230,	
+0.111877990121087980,	0.114859840566297130,	0.117850725712659680,	0.120850641787131110,	0.123859584504392860,	0.126877549059407400,	0.129904530119898690,	0.132940521818751430,	
+0.135985517746334080,	0.139039510942737950,	0.142102493889940090,	0.145174458503884160,	0.148255396126476810,	0.151345297517508140,	0.154444152846483080,	0.157551951684374300,	
+0.160668682995289720,	0.163794335128054890,	0.166928895807713030,	0.170072352126936720,	0.173224690537355760,	0.176385896840798810,	0.179555956180445340,	0.182734853031894270,	
+0.185922571194139130,	0.189119093780459800,	0.192324403209221870,	0.195538481194587030,	0.198761308737133020,	0.201992866114384050,	0.205233132871247170,	0.208482087810360570,	
+0.211739708982344370,	0.215005973675965020,	0.218280858408200220,	0.221564338914212730,	0.224856390137231970,	0.228156986218334190,	0.231466100486134670,	0.234783705446379690,	
+0.238109772771442410,	0.241444273289723230,	0.244787176974952890,	0.248138452935395580,	0.251498069402956710,	0.254865993722190930,	0.258242192339209860,	0.261626630790492030,	
+0.265019273691591620,	0.268420084725748410,	0.271829026632395280,	0.275246061195565440,	0.278671149232197430,	0.282104250580339830,	0.285545324087251580,	0.288994327597401960,	
+0.292451217940364990,	0.295915950918612280,	0.299388481295203350,	0.302868762781368150,	0.306356748023990040,	0.309852388592980640,	0.313355634968552230,	0.316866436528383590,	
+0.320384741534681720,	0.323910497121136620,	0.327443649279772870,	0.330984142847692230,	0.334531921493712690,	0.338086927704900790,	0.341649102772995210,	0.345218386780727190,	
+0.348794718588032520,	0.352378035818156910,	0.355968274843654950,	0.359565370772282730,	0.363169257432780890,	0.366779867360555120,	0.370397131783246010,	0.374020980606193880,	
+0.377651342397795690,	0.381288144374756830,	0.384931312387234990,	0.388580770903877330,	0.392236442996751310,	0.395898250326170650,	0.399566113125414350,	0.403239950185338420,	
+0.406919678838884410,	0.410605214945482130,	0.414296472875345100,	0.417993365493664670,	0.421695804144698540,	0.425403698635752780,	0.429116957221065130,	0.432835486585582130,	
+0.436559191828633180,	0.440287976447505720,	0.444021742320914510,	0.447760389692375140,	0.451503817153472210,	0.455251921627031540,	0.459004598350192470,	0.462761740857380200,	
+0.466523240963184150,	0.470288988745136360,	0.474058872526396560,	0.477832778858340690,	0.481610592503056990,	0.485392196415748600,	0.489177471727042850,	0.492966297725213780,	
+0.496758551838309250,	0.500554109616195060,	0.504352844712508190,	0.508154628866524960,	0.511959331884944910,	0.515766821623591440,	0.519576963969030530,	0.523389622820107150,	
+0.527204660069405030,	0.531021935584629400,	0.534841307189911630,	0.538662630647041900,	0.542485759636628150,	0.546310545739186690,	0.550136838416161340,	0.553964484990880020,	
+0.557793330629441700,	0.561623218321546380,	0.565453988861259300,	0.569285480827721570,	0.573117530565801950,	0.576949972166696630,	0.580782637448476910,	0.584615355936589420,	
+0.588447954844309340,	0.592280259053150400,	0.596112091093235260,	0.599943271123626440,	0.603773616912622660,	0.607602943818024150,	0.611431064767369080,	0.615257790238142090,	
+0.619082928237961740,	0.622906284284749700,	0.626727661386881850,	0.630546860023327600,	0.634363678123782030,	0.638177911048790960,	0.641989351569874020,	0.645797789849653410,	
+0.649603013421986450,	0.653404807172108140,	0.657202953316791350,	0.660997231384523490,	0.664787418195706640,	0.668573287842887610,	0.672354611671016960,	0.676131158257749170,	
+0.679902693393781730,	0.683668980063242500,	0.687429778424128110,	0.691184845788802130,	0.694933936604551380,	0.698676802434213370,	0.702413191936877570,	0.706142850848662460,	
+0.709865521963579990,	0.713580945114492330,	0.717288857154159800,	0.720988991936399870,	0.724681080297347790,	0.728364850036839040,	0.732040025899910680,	0.735706329558433620,	
+0.739363479592880620,	0.743011191474238440,	0.746649177546067850,	0.750277147006723990,	0.753894805891742180,	0.757501857056394940,	0.761098000158428880,	0.764682931640995540,	
+0.768256344715771980,	0.771817929346292900,	0.775367372231492210,	0.778904356789468790,	0.782428563141483460,	0.785939668096195860,	0.789437345134148760,	0.792921264392515420,	
+0.796391092650110770,	0.799846493312681210,	0.803287126398485760,	0.806712648524170680,	0.810122712890953390,	0.813516969271127150,	0.816895063994893090,	0.820256639937531280,	
+0.823601336506926020,	0.826928789631450890,	0.830238631748229430,	0.833530491791779850,	0.836803995183058700,	0.840058763818912760,	0.843294416061954100,	0.846510566730867220,	
+0.849706827091166740,	0.852882804846411770,	0.856038104129895340,	0.859172325496819990,	0.862285065916973510,	0.865375918767918860,	0.868444473828712590,	0.871490317274166260,	
+0.874513031669661770,	0.877512195966544280,	0.880487385498096800,	0.883438171976119850,	0.886364123488128100,	0.889264804495180530,	0.892139775830360640,	0.894988594697921020,	
+0.897810814673113080,	0.900605985702712770,	0.903373654106265470,	0.906113362578062300,	0.908824650189867690,	0.911507052394417540,	0.914160101029702910,	0.916783324324059180,	
+0.919376246902079860,	0.921938389791372770,	0.924469270430179120,	0.926968402675872660,	0.929435296814361430,	0.931869459570409790,	0.934270394118903560,	0.936637600097074200,	
+0.938970573617708970,	0.941268807283364040,	0.943531790201601380,	0.945759008001275100,	0.947949942849885320,	0.950104073472023970,	0.952220875168933280,	0.954299819839202090,	
+0.956340376000621160,	0.958342008813221960,	0.960304180103520260,	0.962226348389994210,	0.964107968909812760,	0.965948493646846980,	0.967747371360983650,	0.969504047618768740,	
+0.971217964825405680,	0.972888562258134030,	0.974515276101013520,	0.976097539481141750,	0.977634782506330400,	0.979126432304266880,	0.980571913063189360,	0.981970646074102120,	
+0.983322049774557390,	0.984625539794035220,	0.985880529000944810,	0.987086427551279730,	0.988242642938953360,	0.989348580047844540,	0.990403641205582440,	0.991407226239099710,	
+0.992358732531984260,	0.993257555083659870,	0.994103086570423680,	0.994894717408374870,	0.995631835818261310,	0.996313827892278070,	0.996940077662846650,	0.997509967173408010,	
+
+  };
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/arm_graphic_equalizer_example_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/arm_graphic_equalizer_example_q31.c
new file mode 100644
index 0000000..663b046
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/arm_graphic_equalizer_example_q31.c
@@ -0,0 +1,411 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+*
+* $Date:         17. January 2013
+* $Revision:     V1.4.0
+*
+* Project:       CMSIS DSP Library
+* Title:         arm_graphic_equalizer_example_q31.c
+*
+* Description:   Example showing an audio graphic equalizer constructed
+*                out of Biquad filters.
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+ * -------------------------------------------------------------------- */
+
+/**
+ * @ingroup groupExamples
+ */
+
+/**
+ * @defgroup GEQ5Band Graphic Audio Equalizer Example
+ *
+ * \par Description:
+ * \par
+ * This example demonstrates how a 5-band graphic equalizer can be constructed
+ * using the Biquad cascade functions.
+ * A graphic equalizer is used in audio applications to vary the tonal quality
+ * of the audio.
+ *
+ * \par Block Diagram:
+ * \par
+ * The design is based on a cascade of 5 filter sections.
+ * \image html GEQ_signalflow.gif
+ * Each filter section is 4th order and consists of a cascade of two Biquads.
+ * Each filter has a nominal gain of 0 dB (1.0 in linear units) and
+ * boosts or cuts signals within a specific frequency range.
+ * The edge frequencies between the 5 bands are 100, 500, 2000, and 6000 Hz.
+ * Each band has an adjustable boost or cut in the range of +/- 9 dB.
+ * For example, the band that extends from 500 to 2000 Hz has the response shown below:
+ * \par
+ * \image html GEQ_bandresponse.gif
+ * \par
+ * With 1 dB steps, each filter has a total of 19 different settings.
+ * The filter coefficients for all possible 19 settings were precomputed
+ * in MATLAB and stored in a table.  With 5 different tables, there are
+ * a total of 5 x 19 = 95 different 4th order filters.
+ * All 95 responses are shown below:
+ * \par
+ * \image html GEQ_allbandresponse.gif
+ * \par
+ * Each 4th order filter has 10 coefficents for a grand total of 950 different filter
+ * coefficients that must be tabulated. The input and output data is in Q31 format.
+ * For better noise performance, the two low frequency bands are implemented using the high
+ * precision 32x64-bit Biquad filters. The remaining 3 high frequency bands use standard
+ * 32x32-bit Biquad filters. The input signal used in the example is a logarithmic chirp.
+ * \par
+ * \image html GEQ_inputchirp.gif
+ * \par
+ * The array <code>bandGains</code> specifies the gain in dB to apply in each band.
+ * For example, if <code>bandGains={0, -3, 6, 4, -6};</code> then the output signal will be:
+ * \par
+ * \image html GEQ_outputchirp.gif
+ * \par
+ * \note The output chirp signal follows the gain or boost of each band.
+ * \par
+ *
+ * \par Variables Description:
+ * \par
+ * \li \c testInput_f32 points to the input data
+ * \li \c testRefOutput_f32 points to the reference output data
+ * \li \c testOutput points to the test output data
+ * \li \c inputQ31 temporary input buffer
+ * \li \c outputQ31 temporary output buffer
+ * \li \c biquadStateBand1Q31 points to state buffer for band1
+ * \li \c biquadStateBand2Q31 points to state buffer for band2
+ * \li \c biquadStateBand3Q31 points to state buffer for band3
+ * \li \c biquadStateBand4Q31 points to state buffer for band4
+ * \li \c biquadStateBand5Q31 points to state buffer for band5
+ * \li \c coeffTable points to coefficient buffer for all bands
+ * \li \c gainDB gain buffer which has gains applied for all the bands
+ *
+ * \par CMSIS DSP Software Library Functions Used:
+ * \par
+ * - arm_biquad_cas_df1_32x64_init_q31()
+ * - arm_biquad_cas_df1_32x64_q31()
+ * - arm_biquad_cascade_df1_init_q31()
+ * - arm_biquad_cascade_df1_q31()
+ * - arm_scale_q31()
+ * - arm_scale_f32()
+ * - arm_float_to_q31()
+ * - arm_q31_to_float()
+ *
+ * <b> Refer  </b>
+ * \link arm_graphic_equalizer_example_q31.c \endlink
+ *
+ */
+
+
+/** \example arm_graphic_equalizer_example_q31.c
+ */
+
+
+#include "arm_math.h"
+#include "math_helper.h"
+
+/* Length of the overall data in the test */
+#define TESTLENGTH 320
+
+/* Block size for the underlying processing */
+#define BLOCKSIZE 32
+
+/* Total number of blocks to run */
+#define NUMBLOCKS (TESTLENGTH/BLOCKSIZE)
+
+/* Number of 2nd order Biquad stages per filter */
+#define NUMSTAGES 2
+
+#define SNR_THRESHOLD_F32  98
+
+/* -------------------------------------------------------------------
+ * External Declarations for Input and Output buffers
+ * ------------------------------------------------------------------- */
+
+extern float32_t testInput_f32[TESTLENGTH];
+static float32_t testOutput[TESTLENGTH];
+
+extern float32_t testRefOutput_f32[TESTLENGTH];
+
+/* ----------------------------------------------------------------------
+** Q31 state buffers for Band1, Band2, Band3, Band4, Band5
+** ------------------------------------------------------------------- */
+
+static q63_t biquadStateBand1Q31[4 * 2];
+static q63_t biquadStateBand2Q31[4 * 2];
+static q31_t biquadStateBand3Q31[4 * 2];
+static q31_t biquadStateBand4Q31[4 * 2];
+static q31_t biquadStateBand5Q31[4 * 2];
+
+/* ----------------------------------------------------------------------
+** Q31 input and output buffers
+** ------------------------------------------------------------------- */
+
+q31_t inputQ31[BLOCKSIZE];
+q31_t outputQ31[BLOCKSIZE];
+
+/* ----------------------------------------------------------------------
+** Entire coefficient table.  There are 10 coefficients per 4th order Biquad
+** cascade filter.  The first 10 coefficients correspond to the -9 dB gain
+** setting of band 1; the next 10 coefficient correspond to the -8 dB gain
+** setting of band 1; and so on.  There are 10*19=190 coefficients in total
+** for band 1 (gains = -9, -8, -7, ..., 9).  After this come the 190 coefficients
+** for band 2.
+**
+** The coefficients are in Q29 format and require a postShift of 2.
+** ------------------------------------------------------------------- */
+
+const q31_t coeffTable[950] = {
+
+  /* Band 1, -9 dB gain */
+  535576962, -1071153923, 535576962, 1073741824, -536870912, 535576962, -1063501998, 527979313, 1060865294, -524146981,
+  /* Band 1, -8 dB gain */
+  535723226, -1071446451, 535723226, 1073741824, -536870912, 535723226, -1063568947, 527903217, 1061230578, -524503778,
+  535868593, -1071737186, 535868593, 1073741824, -536870912, 535868593, -1063627467, 527819780, 1061585502, -524850686,
+  536013181, -1072026363, 536013181, 1073741824, -536870912, 536013181, -1063677598, 527728935, 1061930361, -525187972,
+  536157109, -1072314217, 536157109, 1073741824, -536870912, 536157109, -1063719372, 527630607, 1062265438, -525515897,
+  536300492, -1072600983, 536300492, 1073741824, -536870912, 536300492, -1063752815, 527524720, 1062591011, -525834716,
+  536443447, -1072886894, 536443447, 1073741824, -536870912, 536443447, -1063777945, 527411186, 1062907350, -526144676,
+  536586091, -1073172183, 536586091, 1073741824, -536870912, 536586091, -1063794775, 527289917, 1063214717, -526446017,
+  536728541, -1073457082, 536728541, 1073741824, -536870912, 536728541, -1063803308, 527160815, 1063513366, -526738975,
+  536870912, -1073741824, 536870912, 1073741824, -536870912, 536870912, -1063803543, 527023777, 1063803543, -527023777,
+  537013321, -1074026642, 537013321, 1073741824, -536870912, 537013321, -1063795470, 526878696, 1064085490, -527300648,
+  537155884, -1074311768, 537155884, 1073741824, -536870912, 537155884, -1063779073, 526725455, 1064359439, -527569803,
+  537298718, -1074597435, 537298718, 1073741824, -536870912, 537298718, -1063754328, 526563934, 1064625617, -527831454,
+  537441939, -1074883878, 537441939, 1073741824, -536870912, 537441939, -1063721205, 526394005, 1064884245, -528085806,
+  537585666, -1075171331, 537585666, 1073741824, -536870912, 537585666, -1063679666, 526215534, 1065135536, -528333059,
+  537730015, -1075460030, 537730015, 1073741824, -536870912, 537730015, -1063629666, 526028380, 1065379699, -528573409,
+  537875106, -1075750212, 537875106, 1073741824, -536870912, 537875106, -1063571152, 525832396, 1065616936, -528807045,
+  538021057, -1076042114, 538021057, 1073741824, -536870912, 538021057, -1063504065, 525627429, 1065847444, -529034151,
+  538167989, -1076335977, 538167989, 1073741824, -536870912, 538167989, -1063428338, 525413317, 1066071412, -529254907,
+
+  /* Band 2, -9 dB gain */
+  531784976, -1055497692, 523873415, 1066213307, -529420241, 531784976, -1040357886, 509828014, 1028908252, -494627367,
+  /* Band 2, -8 dB gain */
+  532357636, -1056601982, 524400080, 1066115844, -529326645, 532357636, -1040623406, 509562600, 1030462237, -496062122,
+  532927392, -1057707729, 524931110, 1066024274, -529239070, 532927392, -1040848253, 509262081, 1031969246, -497457090,
+  533494678, -1058816094, 525467240, 1065939047, -529157961, 533494678, -1041032161, 508925950, 1033429976, -498812573,
+  534059929, -1059928204, 526009170, 1065860582, -529083734, 534059929, -1041174868, 508553717, 1034845124, -500128887,
+  534623580, -1061045148, 526557561, 1065789260, -529016764, 534623580, -1041276126, 508144920, 1036215393, -501406373,
+  535186068, -1062167969, 527113032, 1065725420, -528957385, 535186068, -1041335703, 507699125, 1037541500, -502645399,
+  535747827, -1063297666, 527676151, 1065669351, -528905879, 535747827, -1041353386, 507215934, 1038824183, -503846368,
+  536309295, -1064435183, 528247436, 1065621289, -528862476, 536309295, -1041328990, 506694984, 1040064203, -505009724,
+  536870912, -1065581413, 528827349, 1065581413, -528827349, 536870912, -1041262354, 506135953, 1041262354, -506135953,
+  537433117, -1066737194, 529416295, 1065549847, -528800610, 537433117, -1041153346, 505538564, 1042419457, -507225588,
+  537996352, -1067903307, 530014622, 1065526651, -528782316, 537996352, -1041001864, 504902578, 1043536370, -508279208,
+  538561061, -1069080480, 530622620, 1065511830, -528772462, 538561061, -1040807833, 504227800, 1044613981, -509297437,
+  539127690, -1070269387, 531240527, 1065505333, -528770987, 539127690, -1040571205, 503514074, 1045653211, -510280946,
+  539696690, -1071470656, 531868525, 1065507054, -528777778, 539696690, -1040291951, 502761277, 1046655011, -511230450,
+  540268512, -1072684867, 532506750, 1065516837, -528792672, 540268512, -1039970063, 501969320, 1047620358, -512146700,
+  540843613, -1073912567, 533155297, 1065534483, -528815459, 540843613, -1039605542, 501138139, 1048550251, -513030484,
+  541422451, -1075154268, 533814224, 1065559750, -528845892, 541422451, -1039198394, 500267687, 1049445708, -513882621,
+  542005489, -1076410460, 534483561, 1065592362, -528883686, 542005489, -1038748624, 499357932, 1050307760, -514703956,
+  518903861, -1001986830, 486725277, 1037235801, -502367695, 518903861, -945834422, 446371043, 902366163, -400700571,
+  520899989, -1005630916, 488289126, 1036926846, -502147311, 520899989, -946490935, 445581846, 907921945, -404936158,
+  522893209, -1009290002, 489869792, 1036650484, -501961419, 522893209, -947006359, 444685310, 913306106, -409075225,
+  524884763, -1012968199, 491470256, 1036407567, -501810737, 524884763, -947377809, 443679533, 918521018, -413116221,
+  526875910, -1016669649, 493093518, 1036198712, -501695739, 526875910, -947602324, 442562672, 923569247, -417057897,
+  528867927, -1020398503, 494742575, 1036024293, -501616651, 528867927, -947676875, 441332970, 928453558, -420899319,
+  530862111, -1024158905, 496420407, 1035884447, -501573457, 530862111, -947598385, 439988777, 933176909, -424639872,
+  532859778, -1027954970, 498129955, 1035779077, -501565907, 532859778, -947363742, 438528571, 937742446, -428279254,
+  534862260, -1031790763, 499874098, 1035707863, -501593525, 534862260, -946969823, 436950987, 942153486, -431817474,
+  536870912, -1035670279, 501655630, 1035670279, -501655630, 536870912, -946413508, 435254839, 946413508, -435254839,
+  538887107, -1039597419, 503477238, 1035665609, -501751354, 538887107, -945691703, 433439146, 950526127, -438591937,
+  540912240, -1043575967, 505341475, 1035692963, -501879659, 540912240, -944801359, 431503152, 954495080, -441829621,
+  542947726, -1047609569, 507250741, 1035751307, -502039364, 542947726, -943739490, 429446349, 958324201, -444968987,
+  544995000, -1051701717, 509207261, 1035839473, -502229165, 544995000, -942503190, 427268492, 962017400, -448011351,
+  547055523, -1055855728, 511213065, 1035956193, -502447657, 547055523, -941089647, 424969617, 965578640, -450958226,
+  549130774, -1060074734, 513269973, 1036100110, -502693359, 549130774, -939496155, 422550049, 969011913, -453811298,
+  551222259, -1064361672, 515379585, 1036269804, -502964731, 551222259, -937720119, 420010407, 972321228, -456572401,
+  553331507, -1068719280, 517543273, 1036463810, -503260192, 553331507, -935759057, 417351601, 975510582, -459243495,
+  555460072, -1073150100, 519762181, 1036680633, -503578144, 555460072, -933610600, 414574832, 978583948, -461826644,
+  494084017, -851422604, 404056273, 930151631, -423619864, 494084017, -673714108, 339502486, 561843007, -265801750,
+  498713542, -859177141, 406587077, 929211656, -423786402, 498713542, -673274906, 338185129, 573719128, -272222942,
+  503369016, -867012190, 409148384, 928362985, -424054784, 503369016, -672533059, 336693984, 585290277, -278599028,
+  508052536, -874935599, 411746438, 927604291, -424422151, 508052536, -671478538, 335026905, 596558312, -284920289,
+  512766286, -882955583, 414387826, 926933782, -424885216, 512766286, -670100998, 333182045, 607525792, -291177811,
+  517512534, -891080712, 417079474, 926349262, -425440318, 517512534, -668389789, 331157902, 618195914, -297363485,
+  522293635, -899319903, 419828635, 925848177, -426083491, 522293635, -666333963, 328953368, 628572440, -303470012,
+  527112032, -907682405, 422642886, 925427679, -426810526, 527112032, -663922286, 326567785, 638659631, -309490882,
+  531970251, -916177781, 425530105, 925084675, -427617023, 531970251, -661143261, 324000998, 648462180, -315420352,
+  536870912, -924815881, 428498454, 924815881, -428498454, 536870912, -657985147, 321253420, 657985147, -321253420,
+  541816719, -933606817, 431556352, 924617870, -429450209, 541816719, -654435997, 318326093, 667233900, -326985786,
+  546810467, -942560921, 434712438, 924487114, -430467639, 546810467, -650483688, 315220754, 676214053, -332613816,
+  551855042, -951688708, 437975532, 924420027, -431546101, 551855042, -646115970, 311939896, 684931422, -338134495,
+  556953421, -961000826, 441354588, 924413001, -432680993, 556953421, -641320513, 308486839, 693391970, -343545389,
+  562108672, -970508005, 444858642, 924462435, -433867780, 562108672, -636084967, 304865786, 701601770, -348844597,
+  567323959, -980220994, 448496743, 924564764, -435102022, 567323959, -630397020, 301081886, 709566963, -354030710,
+  572602539, -990150500, 452277894, 924716482, -436379394, 572602539, -624244471, 297141281, 717293726, -359102767,
+  577947763, -1000307125, 456210977, 924914158, -437695705, 577947763, -617615296, 293051155, 724788245, -364060214,
+  583363084, -1010701292, 460304674, 925154455, -439046908, 583363084, -610497723, 288819761, 732056685, -368902865,
+  387379495, -506912469, 196933274, 840112184, -347208270, 387379495, 506912469, 196933274, -840112184, -347208270,
+  401658082, -532275898, 207149427, 833765363, -343175316, 401658082, 532275898, 207149427, -833765363, -343175316,
+  416472483, -558722695, 217902617, 827270154, -339107319, 416472483, 558722695, 217902617, -827270154, -339107319,
+  431841949, -586290861, 229212798, 820624988, -335007540, 431841949, 586290861, 229212798, -820624988, -335007540,
+  447786335, -615019650, 241100489, 813828443, -330879528, 447786335, 615019650, 241100489, -813828443, -330879528,
+  464326111, -644949597, 253586805, 806879270, -326727141, 464326111, 644949597, 253586805, -806879270, -326727141,
+  481482377, -676122557, 266693475, 799776409, -322554559, 481482377, 676122557, 266693475, -799776409, -322554559,
+  499276882, -708581728, 280442865, 792519013, -318366296, 499276882, 708581728, 280442865, -792519013, -318366296,
+  517732032, -742371685, 294857996, 785106465, -314167221, 517732032, 742371685, 294857996, -785106465, -314167221,
+  536870912, -777538408, 309962566, 777538408, -309962566, 536870912, 777538408, 309962566, -777538408, -309962566,
+  556717294, -814129313, 325780968, 769814766, -305757943, 556717294, 814129313, 325780968, -769814766, -305757943,
+  577295658, -852193284, 342338310, 761935777, -301559360, 577295658, 852193284, 342338310, -761935777, -301559360,
+  598631206, -891780698, 359660433, 753902014, -297373230, 598631206, 891780698, 359660433, -753902014, -297373230,
+  620749877, -932943463, 377773927, 745714425, -293206383, 620749877, 932943463, 377773927, -745714425, -293206383,
+  643678365, -975735041, 396706151, 737374355, -289066077, 643678365, 975735041, 396706151, -737374355, -289066077,
+  667444134, -1020210487, 416485252, 728883588, -284960004, 667444134, 1020210487, 416485252, -728883588, -284960004,
+  692075438, -1066426476, 437140179, 720244375, -280896294, 692075438, 1066426476, 437140179, -720244375, -280896294,
+  717601336, -1114441339, 458700704, 711459472, -276883515, 717601336, 1114441339, 458700704, -711459472, -276883515,
+  744051710, -1164315096, 481197437, 702532174, -272930673, 744051710, 1164315096, 481197437, -702532174, -272930673
+
+};
+
+/* ----------------------------------------------------------------------
+** Desired gains, in dB, per band
+** ------------------------------------------------------------------- */
+
+int gainDB[5] = {0, -3, 6, 4, -6};
+
+float32_t snr;
+
+
+/* ----------------------------------------------------------------------
+ * Graphic equalizer Example
+ * ------------------------------------------------------------------- */
+
+int32_t main(void)
+{
+  float32_t  *inputF32, *outputF32;
+  arm_biquad_cas_df1_32x64_ins_q31 S1;
+  arm_biquad_cas_df1_32x64_ins_q31 S2;
+  arm_biquad_casd_df1_inst_q31 S3;
+  arm_biquad_casd_df1_inst_q31 S4;
+  arm_biquad_casd_df1_inst_q31 S5;
+  int i;
+  int32_t status;
+
+  inputF32 = &testInput_f32[0];
+  outputF32 = &testOutput[0];
+
+  /* Initialize the state and coefficient buffers for all Biquad sections */
+
+  arm_biquad_cas_df1_32x64_init_q31(&S1, NUMSTAGES,
+            (q31_t *) &coeffTable[190*0 + 10*(gainDB[0] + 9)],
+            &biquadStateBand1Q31[0], 2);
+
+  arm_biquad_cas_df1_32x64_init_q31(&S2, NUMSTAGES,
+            (q31_t *) &coeffTable[190*1 + 10*(gainDB[1] + 9)],
+            &biquadStateBand2Q31[0], 2);
+
+  arm_biquad_cascade_df1_init_q31(&S3, NUMSTAGES,
+          (q31_t *) &coeffTable[190*2 + 10*(gainDB[2] + 9)],
+          &biquadStateBand3Q31[0], 2);
+
+  arm_biquad_cascade_df1_init_q31(&S4, NUMSTAGES,
+          (q31_t *) &coeffTable[190*3 + 10*(gainDB[3] + 9)],
+          &biquadStateBand4Q31[0], 2);
+
+  arm_biquad_cascade_df1_init_q31(&S5, NUMSTAGES,
+          (q31_t *) &coeffTable[190*4 + 10*(gainDB[4] + 9)],
+          &biquadStateBand5Q31[0], 2);
+
+
+  /* Call the process functions and needs to change filter coefficients
+     for varying the gain of each band */
+
+  for(i=0; i < NUMBLOCKS; i++)
+  {
+
+    /* ----------------------------------------------------------------------
+    ** Convert block of input data from float to Q31
+    ** ------------------------------------------------------------------- */
+
+    arm_float_to_q31(inputF32 + (i*BLOCKSIZE), inputQ31, BLOCKSIZE);
+
+    /* ----------------------------------------------------------------------
+    ** Scale down by 1/8.  This provides additional headroom so that the
+    ** graphic EQ can apply gain.
+    ** ------------------------------------------------------------------- */
+
+    arm_scale_q31(inputQ31, 0x7FFFFFFF, -3, inputQ31, BLOCKSIZE);
+
+    /* ----------------------------------------------------------------------
+    ** Call the Q31 Biquad Cascade DF1 32x64 process function for band1, band2
+    ** ------------------------------------------------------------------- */
+
+    arm_biquad_cas_df1_32x64_q31(&S1, inputQ31, outputQ31, BLOCKSIZE);
+    arm_biquad_cas_df1_32x64_q31(&S2, outputQ31, outputQ31, BLOCKSIZE);
+
+    /* ----------------------------------------------------------------------
+    ** Call the Q31 Biquad Cascade DF1 process function for band3, band4, band5
+    ** ------------------------------------------------------------------- */
+
+    arm_biquad_cascade_df1_q31(&S3, outputQ31, outputQ31, BLOCKSIZE);
+    arm_biquad_cascade_df1_q31(&S4, outputQ31, outputQ31, BLOCKSIZE);
+    arm_biquad_cascade_df1_q31(&S5, outputQ31, outputQ31, BLOCKSIZE);
+
+    /* ----------------------------------------------------------------------
+    ** Convert Q31 result back to float
+    ** ------------------------------------------------------------------- */
+
+    arm_q31_to_float(outputQ31, outputF32 + (i * BLOCKSIZE), BLOCKSIZE);
+
+    /* ----------------------------------------------------------------------
+    ** Scale back up
+    ** ------------------------------------------------------------------- */
+
+    arm_scale_f32(outputF32 + (i * BLOCKSIZE), 8.0f, outputF32 + (i * BLOCKSIZE), BLOCKSIZE);
+  };
+
+  snr = arm_snr_f32(testRefOutput_f32, testOutput, TESTLENGTH);
+
+  if (snr < SNR_THRESHOLD_F32)
+  {
+    status = ARM_MATH_TEST_FAILURE;
+  }
+  else
+  {
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* ----------------------------------------------------------------------
+  ** Loop here if the signal does not match the reference output.
+  ** ------------------------------------------------------------------- */
+
+  if ( status != ARM_MATH_SUCCESS)
+  {
+    while (1);
+  }
+
+  while (1);                             /* main function does not return */
+}
+
+/** \endlink */
+
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/math_helper.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/math_helper.c
new file mode 100644
index 0000000..4b0ee1f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/math_helper.c
@@ -0,0 +1,466 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+*
+* $Date:        17. January 2013
+* $Revision: 	V1.4.0  b
+*
+* Project: 	    CMSIS DSP Library
+*
+* Title:	    math_helper.c
+*
+* Description:	Definition of all helper functions required.
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+* -------------------------------------------------------------------- */
+
+/* ----------------------------------------------------------------------
+*		Include standard header files
+* -------------------------------------------------------------------- */
+#include<math.h>
+
+/* ----------------------------------------------------------------------
+*		Include project header files
+* -------------------------------------------------------------------- */
+#include "math_helper.h"
+
+/**
+ * @brief  Caluclation of SNR
+ * @param[in]  pRef 	Pointer to the reference buffer
+ * @param[in]  pTest	Pointer to the test buffer
+ * @param[in]  buffSize	total number of samples
+ * @return     SNR
+ * The function Caluclates signal to noise ratio for the reference output
+ * and test output
+ */
+
+float arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize)
+{
+  float EnergySignal = 0.0, EnergyError = 0.0;
+  uint32_t i;
+  float SNR;
+  int temp;
+  int *test;
+
+  for (i = 0; i < buffSize; i++)
+    {
+ 	  /* Checking for a NAN value in pRef array */
+	  test =   (int *)(&pRef[i]);
+      temp =  *test;
+
+	  if (temp == 0x7FC00000)
+	  {
+	  		return(0);
+	  }
+
+	  /* Checking for a NAN value in pTest array */
+	  test =   (int *)(&pTest[i]);
+      temp =  *test;
+
+	  if (temp == 0x7FC00000)
+	  {
+	  		return(0);
+	  }
+      EnergySignal += pRef[i] * pRef[i];
+      EnergyError += (pRef[i] - pTest[i]) * (pRef[i] - pTest[i]);
+    }
+
+	/* Checking for a NAN value in EnergyError */
+	test =   (int *)(&EnergyError);
+    temp =  *test;
+
+    if (temp == 0x7FC00000)
+    {
+  		return(0);
+    }
+
+
+  SNR = 10 * log10 (EnergySignal / EnergyError);
+
+  return (SNR);
+
+}
+
+
+/**
+ * @brief  Provide guard bits for Input buffer
+ * @param[in,out]  input_buf   Pointer to input buffer
+ * @param[in]       blockSize  block Size
+ * @param[in]       guard_bits guard bits
+ * @return none
+ * The function Provides the guard bits for the buffer
+ * to avoid overflow
+ */
+
+void arm_provide_guard_bits_q15 (q15_t * input_buf, uint32_t blockSize,
+                            uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < blockSize; i++)
+    {
+      input_buf[i] = input_buf[i] >> guard_bits;
+    }
+}
+
+/**
+ * @brief  Converts float to fixed in q12.20 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to outputbuffer
+ * @param[in]  numSamples  number of samples in the input buffer
+ * @return none
+ * The function converts floating point values to fixed point(q12.20) values
+ */
+
+void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 1048576.0f corresponds to pow(2, 20) */
+      pOut[i] = (q31_t) (pIn[i] * 1048576.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 1.0)
+        {
+          pOut[i] = 0x000FFFFF;
+        }
+    }
+}
+
+/**
+ * @brief  Compare MATLAB Reference Output and ARM Test output
+ * @param[in]  pIn         Pointer to Ref buffer
+ * @param[in]  pOut        Pointer to Test buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return maximum difference
+ */
+
+uint32_t arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+  int32_t diff, diffCrnt = 0;
+  uint32_t maxDiff = 0;
+
+  for (i = 0; i < numSamples; i++)
+  {
+  	diff = pIn[i] - pOut[i];
+  	diffCrnt = (diff > 0) ? diff : -diff;
+
+	if (diffCrnt > maxDiff)
+	{
+		maxDiff = diffCrnt;
+	}
+  }
+
+  return(maxDiff);
+}
+
+/**
+ * @brief  Compare MATLAB Reference Output and ARM Test output
+ * @param[in]  pIn         Pointer to Ref buffer
+ * @param[in]  pOut        Pointer to Test buffer
+ * @param[in]  numSamples number of samples in the buffer
+ * @return maximum difference
+ */
+
+uint32_t arm_compare_fixed_q31(q31_t *pIn, q31_t * pOut, uint32_t numSamples)
+{
+  uint32_t i;
+  int32_t diff, diffCrnt = 0;
+  uint32_t maxDiff = 0;
+
+  for (i = 0; i < numSamples; i++)
+  {
+  	diff = pIn[i] - pOut[i];
+  	diffCrnt = (diff > 0) ? diff : -diff;
+
+	if (diffCrnt > maxDiff)
+	{
+		maxDiff = diffCrnt;
+	}
+  }
+
+  return(maxDiff);
+}
+
+/**
+ * @brief  Provide guard bits for Input buffer
+ * @param[in,out]  input_buf   Pointer to input buffer
+ * @param[in]       blockSize  block Size
+ * @param[in]       guard_bits guard bits
+ * @return none
+ * The function Provides the guard bits for the buffer
+ * to avoid overflow
+ */
+
+void arm_provide_guard_bits_q31 (q31_t * input_buf,
+								 uint32_t blockSize,
+                                 uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < blockSize; i++)
+    {
+      input_buf[i] = input_buf[i] >> guard_bits;
+    }
+}
+
+/**
+ * @brief  Provide guard bits for Input buffer
+ * @param[in,out]  input_buf   Pointer to input buffer
+ * @param[in]       blockSize  block Size
+ * @param[in]       guard_bits guard bits
+ * @return none
+ * The function Provides the guard bits for the buffer
+ * to avoid overflow
+ */
+
+void arm_provide_guard_bits_q7 (q7_t * input_buf,
+								uint32_t blockSize,
+                                uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < blockSize; i++)
+    {
+      input_buf[i] = input_buf[i] >> guard_bits;
+    }
+}
+
+
+
+/**
+ * @brief  Caluclates number of guard bits
+ * @param[in]  num_adds 	number of additions
+ * @return guard bits
+ * The function Caluclates the number of guard bits
+ * depending on the numtaps
+ */
+
+uint32_t arm_calc_guard_bits (uint32_t num_adds)
+{
+  uint32_t i = 1, j = 0;
+
+  if (num_adds == 1)
+    {
+      return (0);
+    }
+
+  while (i < num_adds)
+    {
+      i = i * 2;
+      j++;
+    }
+
+  return (j);
+}
+
+/**
+ * @brief  Apply guard bits to buffer
+ * @param[in,out]  pIn         pointer to input buffer
+ * @param[in]      numSamples  number of samples in the input buffer
+ * @param[in]      guard_bits  guard bits
+ * @return none
+ */
+
+void arm_apply_guard_bits (float32_t *pIn,
+						   uint32_t numSamples,
+						   uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+      pIn[i] = pIn[i] * arm_calc_2pow(guard_bits);
+    }
+}
+
+/**
+ * @brief  Calculates pow(2, numShifts)
+ * @param[in]  numShifts 	number of shifts
+ * @return pow(2, numShifts)
+ */
+uint32_t arm_calc_2pow(uint32_t numShifts)
+{
+
+  uint32_t i, val = 1;
+
+  for (i = 0; i < numShifts; i++)
+    {
+      val = val * 2;
+    }
+
+  return(val);
+}
+
+
+
+/**
+ * @brief  Converts float to fixed q14
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q14 (float *pIn, q15_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 16384.0f corresponds to pow(2, 14) */
+      pOut[i] = (q15_t) (pIn[i] * 16384.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 2.0)
+        {
+          pOut[i] = 0x7FFF;
+        }
+
+    }
+
+}
+
+
+/**
+ * @brief  Converts float to fixed q30 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q30 (float *pIn, q31_t * pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 1073741824.0f corresponds to pow(2, 30) */
+      pOut[i] = (q31_t) (pIn[i] * 1073741824.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 2.0)
+        {
+          pOut[i] = 0x7FFFFFFF;
+        }
+    }
+}
+
+/**
+ * @brief  Converts float to fixed q30 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q29 (float *pIn, q31_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 1073741824.0f corresponds to pow(2, 30) */
+      pOut[i] = (q31_t) (pIn[i] * 536870912.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 4.0)
+        {
+          pOut[i] = 0x7FFFFFFF;
+        }
+    }
+}
+
+
+/**
+ * @brief  Converts float to fixed q28 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q28 (float *pIn, q31_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	/* 268435456.0f corresponds to pow(2, 28) */
+      pOut[i] = (q31_t) (pIn[i] * 268435456.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 8.0)
+        {
+          pOut[i] = 0x7FFFFFFF;
+        }
+    }
+}
+
+/**
+ * @brief  Clip the float values to +/- 1
+ * @param[in,out]  pIn           input buffer
+ * @param[in]      numSamples    number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_clip_f32 (float *pIn, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+      if (pIn[i] > 1.0f)
+	  {
+	    pIn[i] = 1.0;
+	  }
+	  else if ( pIn[i] < -1.0f)
+	  {
+	    pIn[i] = -1.0;
+	  }
+
+    }
+}
+
+
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/math_helper.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/math_helper.h
new file mode 100644
index 0000000..46b0af3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_graphic_equalizer_example/math_helper.h
@@ -0,0 +1,63 @@
+/* ----------------------------------------------------------------------   
+* Copyright (C) 2010-2013 ARM Limited. All rights reserved.   
+*   
+* $Date:        17. January 2013  
+* $Revision: 	V1.4.0   
+*  
+* Project: 	    CMSIS DSP Library 
+*
+* Title:	    math_helper.h
+* 
+* Description:	Prototypes of all helper functions required.  
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*  
+* Redistribution and use in source and binary forms, with or without 
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the 
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE 
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.  
+* -------------------------------------------------------------------- */
+
+
+#include "arm_math.h"
+
+#ifndef MATH_HELPER_H
+#define MATH_HELPER_H
+
+float arm_snr_f32(float *pRef, float *pTest,  uint32_t buffSize);  
+void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples);
+void arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits);
+void arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits);
+void arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples);
+void arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples);
+void arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples);
+void arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples);
+void arm_clip_f32(float *pIn, uint32_t numSamples);
+uint32_t arm_calc_guard_bits(uint32_t num_adds);
+void arm_apply_guard_bits (float32_t * pIn, uint32_t numSamples, uint32_t guard_bits);
+uint32_t arm_compare_fixed_q15(q15_t *pIn, q15_t * pOut, uint32_t numSamples);
+uint32_t arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples);
+uint32_t arm_calc_2pow(uint32_t guard_bits);
+#endif
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/Abstract.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/Abstract.txt
new file mode 100644
index 0000000..472fa34
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/Abstract.txt
@@ -0,0 +1,4 @@
+CMSIS DSP_Lib example arm_linear_interp_example for
+  Cortex-M0, Cortex-M3, Cortex-M4 with FPU and Cortex-M7 with single precision FPU.
+
+The example is configured for uVision Simulator.
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM0/startup_ARMCM0.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM0/startup_ARMCM0.s
new file mode 100644
index 0000000..3333bc6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM0/startup_ARMCM0.s
@@ -0,0 +1,159 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM0.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM0 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    ( 22 * 4)                           ; Interrupts 10 .. 31 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM0/system_ARMCM0.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM0/system_ARMCM0.c
new file mode 100644
index 0000000..66a364c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM0/system_ARMCM0.c
@@ -0,0 +1,56 @@
+/**************************************************************************//**
+ * @file     system_ARMCM0.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM0 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM0.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM3/startup_ARMCM3.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM3/startup_ARMCM3.s
new file mode 100644
index 0000000..2bf6f19
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM3/startup_ARMCM3.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM3.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM3 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM3/system_ARMCM3.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM3/system_ARMCM3.c
new file mode 100644
index 0000000..f56b85f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM3/system_ARMCM3.c
@@ -0,0 +1,68 @@
+/**************************************************************************//**
+ * @file     system_ARMCM3.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM3 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM3.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
new file mode 100644
index 0000000..f5270c0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM4.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM4 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
new file mode 100644
index 0000000..731facd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
@@ -0,0 +1,83 @@
+/**************************************************************************//**
+ * @file     system_ARMCM4.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM4 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM4)
+  #include "ARMCM4.h"
+#elif defined (ARMCM4_FP)
+  #include "ARMCM4_FP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* enable CP10 Full Access */
+                 (3U << 11U*2U)  );         /* enable CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
new file mode 100644
index 0000000..abddc8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM7.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM7 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
new file mode 100644
index 0000000..69e2a8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
@@ -0,0 +1,85 @@
+/**************************************************************************//**
+ * @file     system_ARMCM7.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM7 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM7)
+  #include "ARMCM7.h"
+#elif defined (ARMCM7_SP)
+  #include "ARMCM7_SP.h"
+#elif defined (ARMCM7_DP)
+  #include "ARMCM7_DP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* enable CP10 Full Access */
+                 (3U << 11U*2U)  );         /* enable CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/arm_linear_interp_data.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/arm_linear_interp_data.c
new file mode 100644
index 0000000..5a53ec6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/arm_linear_interp_data.c
@@ -0,0 +1,23616 @@
+/* ----------------------------------------------------------------------   
+* Copyright (C) 2010-2012 ARM Limited. All rights reserved.   
+*   
+* $Date:        17. January 2013  
+* $Revision: 	V1.4.0   
+*   
+* Project: 	    CMSIS DSP Library   
+* Title:	     	arm_linear_interp_data.c
+*   
+* Description:	 Data file used for example.  Generation method described
+*               below
+*   
+* Target Processor: Cortex-M4/Cortex-M3/Cortex-M0
+*  
+* Redistribution and use in source and binary forms, with or without 
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the 
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE 
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.  
+ * -------------------------------------------------------------------- */
+ 
+/* ---------------------------------------------------------------------- 
+* Table generated from following MATLAB Command
+* x = -pi: 0.00005 : (2*pi - 0.00005);
+* y = sin(x);
+* where pi value is 3.141592653589793
+* --------------------------------------------------------------------*/
+
+float arm_linear_interep_table[188495] =  {
+
+
+-0.000000000000000122,	-0.000049999999979173,	-0.000099999999833667,	-0.000149999999437717,	-0.000199999998666767,	-0.000249999997395817,	-0.000299999995500311,	-0.000349999992854362,	
+-0.000399999989333412,	-0.000449999984812462,	-0.000499999979166956,	-0.000549999972271007,	-0.000599999964000057,	-0.000649999954229107,	-0.000699999942833602,	-0.000749999929687653,	
+-0.000799999914666704,	-0.000849999897645755,	-0.000899999878500250,	-0.000949999857104302,	-0.000999999833333354,	-0.001049999807062851,	-0.001099999778166904,	-0.001149999746520957,	
+-0.001199999712000011,	-0.001249999674479510,	-0.001299999633833566,	-0.001349999589937622,	-0.001399999542666680,	-0.001449999491896183,	-0.001499999437500243,	-0.001549999379354304,	
+-0.001599999317333367,	-0.001649999251312876,	-0.001699999181166942,	-0.001749999106771011,	-0.001799999028000082,	-0.001849998944729599,	-0.001899998856833675,	-0.001949998764187754,	
+-0.001999998666666836,	-0.002049998564146365,	-0.002099998456500453,	-0.002149998343604546,	-0.002199998225334087,	-0.002249998101563188,	-0.002299997972167294,	-0.002349997837021405,	
+-0.002399997696000966,	-0.002449997548980088,	-0.002499997395834216,	-0.002549997236438351,	-0.002599997070667937,	-0.002649996898397086,	-0.002699996719501243,	-0.002749996533855408,	
+-0.002799996341335026,	-0.002849996141814208,	-0.002899995935168401,	-0.002949995721272604,	-0.002999995500002261,	-0.003049995271231486,	-0.003099995034835722,	-0.003149994790690415,	
+-0.003199994538669677,	-0.003249994278648952,	-0.003299994010503243,	-0.003349993734107991,	-0.003399993449337312,	-0.003449993156066649,	-0.003499992854171003,	-0.003549992543525819,	
+-0.003599992224005209,	-0.003649991895484619,	-0.003699991557839049,	-0.003749991210943944,	-0.003799990854673418,	-0.003849990488902914,	-0.003899990113507434,	-0.003949989728362423,	
+-0.003999989333341993,	-0.004049988928321590,	-0.004099988513176658,	-0.004149988087781312,	-0.004199987652010995,	-0.004249987205740709,	-0.004299986748845899,	-0.004349986281200678,	
+-0.004399985802680492,	-0.004449985313160341,	-0.004499984812515671,	-0.004549984300620594,	-0.004599983777350557,	-0.004649983242580561,	-0.004699982696186050,	-0.004749982138041138,	
+-0.004799981568021272,	-0.004849980986001451,	-0.004899980391857122,	-0.004949979785462398,	-0.004999979166692725,	-0.005049978535423547,	-0.005099977891528979,	-0.005149977234884466,	
+-0.005199976565365011,	-0.005249975882846058,	-0.005299975187201721,	-0.005349974478307446,	-0.005399973756038235,	-0.005449973020269535,	-0.005499972270875456,	-0.005549971507731448,	
+-0.005599970730712511,	-0.005649969939694091,	-0.005699969134550302,	-0.005749968315156590,	-0.005799967481387958,	-0.005849966633119851,	-0.005899965770226383,	-0.005949964892583000,	
+-0.005999964000064706,	-0.006049963092546945,	-0.006099962169903833,	-0.006149961232010816,	-0.006199960278743339,	-0.006249959309975518,	-0.006299958325582797,	-0.006349957325440182,	
+-0.006399956309423117,	-0.006449955277405718,	-0.006499954229263430,	-0.006549953164871257,	-0.006599952084104644,	-0.006649950986837708,	-0.006699949872945895,	-0.006749948742304206,	
+-0.006799947594788089,	-0.006849946430271660,	-0.006899945248630365,	-0.006949944049739206,	-0.006999942833473632,	-0.007049941599707755,	-0.007099940348317025,	-0.007149939079176889,	
+-0.007199937792161461,	-0.007249936487146187,	-0.007299935164006074,	-0.007349933822616566,	-0.007399932462851779,	-0.007449931084587162,	-0.007499929687697716,	-0.007549928272058891,	
+-0.007599926837544801,	-0.007649925384030893,	-0.007699923911392173,	-0.007749922419504085,	-0.007799920908240749,	-0.007849919377477610,	-0.007899917827089672,	-0.007949916256952384,	
+-0.007999914666939863,	-0.008049913056927554,	-0.008099911426790906,	-0.008149909776404035,	-0.008199908105642390,	-0.008249906414380975,	-0.008299904702495238,	-0.008349902969859295,	
+-0.008399901216348595,	-0.008449899441838141,	-0.008499897646203384,	-0.008549895829318437,	-0.008599893991058752,	-0.008649892131299332,	-0.008699890249915625,	-0.008749888346781748,	
+-0.008799886421773151,	-0.008849884474764837,	-0.008899882505632256,	-0.008949880514249525,	-0.008999878500492093,	-0.009049876464234965,	-0.009099874405353590,	-0.009149872323722084,	
+-0.009199870219215898,	-0.009249868091710479,	-0.009299865941079948,	-0.009349863767199750,	-0.009399861569944894,	-0.009449859349190827,	-0.009499857104811669,	-0.009549854836682867,	
+-0.009599852544679429,	-0.009649850228676803,	-0.009699847888549109,	-0.009749845524171793,	-0.009799843135419864,	-0.009849840722168771,	-0.009899838284292632,	-0.009949835821666898,	
+-0.009999833334166574,	-0.010049830821667110,	-0.010099828284042626,	-0.010149825721168572,	-0.010199823132920397,	-0.010249820519172219,	-0.010299817879799491,	-0.010349815214677217,	
+-0.010399812523680850,	-0.010449809806684508,	-0.010499807063563642,	-0.010549804294193258,	-0.010599801498448806,	-0.010649798676204407,	-0.010699795827335511,	-0.010749792951717126,	
+-0.010799790049224703,	-0.010849787119732359,	-0.010899784163115548,	-0.010949781179249277,	-0.010999778168008997,	-0.011049775129268828,	-0.011099772062904221,	-0.011149768968790628,	
+-0.011199765846802169,	-0.011249762696814294,	-0.011299759518702013,	-0.011349756312340777,	-0.011399753077604706,	-0.011449749814369253,	-0.011499746522509425,	-0.011549743201900674,	
+-0.011599739852417123,	-0.011649736473934221,	-0.011699733066326979,	-0.011749729629470847,	-0.011799726163239948,	-0.011849722667509732,	-0.011899719142155211,	-0.011949715587051834,	
+-0.011999712002073726,	-0.012049708387096337,	-0.012099704741995123,	-0.012149701066644201,	-0.012199697360919026,	-0.012249693624694609,	-0.012299689857846402,	-0.012349686060248525,	
+-0.012399682231776434,	-0.012449678372305137,	-0.012499674481710089,	-0.012549670559865410,	-0.012599666606646555,	-0.012649662621928532,	-0.012699658605586799,	-0.012749654557495473,	
+-0.012799650477530011,	-0.012849646365565424,	-0.012899642221477166,	-0.012949638045139357,	-0.012999633836427452,	-0.013049629595216463,	-0.013099625321381845,	-0.013149621014797719,	
+-0.013199616675339540,	-0.013249612302882765,	-0.013299607897301514,	-0.013349603458471243,	-0.013399598986266964,	-0.013449594480564131,	-0.013499589941236869,	-0.013549585368160630,	
+-0.013599580761210430,	-0.013649576120261721,	-0.013699571445188626,	-0.013749566735866605,	-0.013799561992170667,	-0.013849557213976266,	-0.013899552401157530,	-0.013949547553589911,	
+-0.013999542671148425,	-0.014049537753708525,	-0.014099532801144338,	-0.014149527813331319,	-0.014199522790144923,	-0.014249517731459277,	-0.014299512637149837,	-0.014349507507091614,	
+-0.014399502341160067,	-0.014449497139229321,	-0.014499491901174831,	-0.014549486626871612,	-0.014599481316195120,	-0.014649475969019481,	-0.014699470585220153,	-0.014749465164672147,	
+-0.014799459707250922,	-0.014849454212830605,	-0.014899448681286651,	-0.014949443112494076,	-0.014999437506328338,	-0.015049431862663561,	-0.015099426181375206,	-0.015149420462338728,	
+-0.015199414705428255,	-0.015249408910519246,	-0.015299403077486715,	-0.015349397206206119,	-0.015399391296551587,	-0.015449385348398575,	-0.015499379361622101,	-0.015549373336097624,	
+-0.015599367271699268,	-0.015649361168302494,	-0.015699355025782315,	-0.015749348844014195,	-0.015799342622872262,	-0.015849336362231969,	-0.015899330061968333,	-0.015949323721956819,	
+-0.015999317342071551,	-0.016049310922187990,	-0.016099304462181149,	-0.016149297961926493,	-0.016199291421298147,	-0.016249284840171574,	-0.016299278218422232,	-0.016349271555924253,	
+-0.016399264852553091,	-0.016449258108183769,	-0.016499251322691748,	-0.016549244495951149,	-0.016599237627837445,	-0.016649230718225643,	-0.016699223766991209,	-0.016749216774008271,	
+-0.016799209739152290,	-0.016849202662298290,	-0.016899195543321723,	-0.016949188382096723,	-0.016999181178498753,	-0.017049173932402829,	-0.017099166643684417,	-0.017149159312217641,	
+-0.017199151937877969,	-0.017249144520540861,	-0.017299137060080447,	-0.017349129556372193,	-0.017399122009291113,	-0.017449114418712670,	-0.017499106784510998,	-0.017549099106561560,	
+-0.017599091384739373,	-0.017649083618919904,	-0.017699075808977279,	-0.017749067954786969,	-0.017799060056223986,	-0.017849052113163795,	-0.017899044125480532,	-0.017949036093049660,	
+-0.017999028015746196,	-0.018049019893445605,	-0.018099011726022022,	-0.018149003513350907,	-0.018198995255307732,	-0.018248986951766622,	-0.018298978602603044,	-0.018348970207692019,	
+-0.018398961766909014,	-0.018448953280128161,	-0.018498944747224924,	-0.018548936168074327,	-0.018598927542551831,	-0.018648918870531574,	-0.018698910151889018,	-0.018748901386499189,	
+-0.018798892574237547,	-0.018848883714978233,	-0.018898874808596710,	-0.018948865854967998,	-0.018998856853967565,	-0.019048847805469546,	-0.019098838709349409,	-0.019148829565482174,	
+-0.019198820373743309,	-0.019248811134006949,	-0.019298801846148562,	-0.019348792510043615,	-0.019398783125566241,	-0.019448773692591910,	-0.019498764210995646,	-0.019548754680652914,	
+-0.019598745101437852,	-0.019648735473225928,	-0.019698725795892161,	-0.019748716069312028,	-0.019798706293359659,	-0.019848696467910525,	-0.019898686592839651,	-0.019948676668022504,	
+-0.019998666693333219,	-0.020048656668647271,	-0.020098646593839677,	-0.020148636468785914,	-0.020198626293360115,	-0.020248616067437750,	-0.020298605790894288,	-0.020348595463603868,	
+-0.020398585085441959,	-0.020448574656283587,	-0.020498564176004225,	-0.020548553644478006,	-0.020598543061580404,	-0.020648532427186443,	-0.020698521741171597,	-0.020748511003410002,	
+-0.020798500213777129,	-0.020848489372148005,	-0.020898478478398104,	-0.020948467532401559,	-0.020998456534033847,	-0.021048445483169996,	-0.021098434379685473,	-0.021148423223454418,	
+-0.021198412014352307,	-0.021248400752254610,	-0.021298389437035468,	-0.021348378068570352,	-0.021398366646734290,	-0.021448355171402755,	-0.021498343642449892,	-0.021548332059751166,	
+-0.021598320423181612,	-0.021648308732616698,	-0.021698296987930570,	-0.021748285188998701,	-0.021798273335696117,	-0.021848261427898294,	-0.021898249465479372,	-0.021948237448314829,	
+-0.021998225376279691,	-0.022048213249249434,	-0.022098201067098200,	-0.022148188829701463,	-0.022198176536934698,	-0.022248164188672048,	-0.022298151784788989,	-0.022348139325160547,	
+-0.022398126809662203,	-0.022448114238168098,	-0.022498101610553708,	-0.022548088926694063,	-0.022598076186464637,	-0.022648063389739580,	-0.022698050536394364,	-0.022748037626304021,	
+-0.022798024659344031,	-0.022848011635388531,	-0.022897998554313004,	-0.022947985415992481,	-0.022997972220302438,	-0.023047958967117019,	-0.023097945656311705,	-0.023147932287761526,	
+-0.023197918861341957,	-0.023247905376927152,	-0.023297891834392580,	-0.023347878233613725,	-0.023397864574464730,	-0.023447850856821072,	-0.023497837080557787,	-0.023547823245550353,	
+-0.023597809351672917,	-0.023647795398800960,	-0.023697781386809513,	-0.023747767315574056,	-0.023797753184968740,	-0.023847738994869038,	-0.023897724745149989,	-0.023947710435687070,	
+-0.023997696066354435,	-0.024047681637027557,	-0.024097667147581475,	-0.024147652597891669,	-0.024197637987832289,	-0.024247623317278814,	-0.024297608586106724,	-0.024347593794190169,	
+-0.024397578941404627,	-0.024447564027625143,	-0.024497549052727188,	-0.024547534016584920,	-0.024597518919073816,	-0.024647503760068912,	-0.024697488539445693,	-0.024747473257078312,	
+-0.024797457912842245,	-0.024847442506612534,	-0.024897427038264662,	-0.024947411507672778,	-0.024997395914712364,	-0.025047380259258463,	-0.025097364541186551,	-0.025147348760370787,	
+-0.025197332916686650,	-0.025247317010009623,	-0.025297301040213861,	-0.025347285007174848,	-0.025397268910767622,	-0.025447252750867667,	-0.025497236527349136,	-0.025547220240087511,	
+-0.025597203888957840,	-0.025647187473835601,	-0.025697170994594950,	-0.025747154451111372,	-0.025797137843259908,	-0.025847121170916042,	-0.025897104433953929,	-0.025947087632249056,	
+-0.025997070765676464,	-0.026047053834111638,	-0.026097036837428735,	-0.026147019775503239,	-0.026197002648210635,	-0.026246985455425084,	-0.026296968197022069,	-0.026346950872876633,	
+-0.026396933482864263,	-0.026446916026859116,	-0.026496898504736681,	-0.026546880916371998,	-0.026596863261640555,	-0.026646845540416509,	-0.026696827752575352,	-0.026746809897992125,	
+-0.026796791976542320,	-0.026846773988100085,	-0.026896755932540921,	-0.026946737809739864,	-0.026996719619572406,	-0.027046701361912708,	-0.027096683036636253,	-0.027146664643618094,	
+-0.027196646182733715,	-0.027246627653857276,	-0.027296609056864270,	-0.027346590391630184,	-0.027396571658029178,	-0.027446552855936744,	-0.027496533985227927,	-0.027546515045778219,	
+-0.027596496037461778,	-0.027646476960154098,	-0.027696457813730226,	-0.027746438598065654,	-0.027796419313034542,	-0.027846399958512381,	-0.027896380534374220,	-0.027946361040495551,	
+-0.027996341476750536,	-0.028046321843014668,	-0.028096302139162994,	-0.028146282365071010,	-0.028196262520612875,	-0.028246242605664086,	-0.028296222620100130,	-0.028346202563795178,	
+-0.028396182436624718,	-0.028446162238463801,	-0.028496141969187923,	-0.028546121628671248,	-0.028596101216789266,	-0.028646080733417033,	-0.028696060178430041,	-0.028746039551702456,	
+-0.028796018853109770,	-0.028845998082527038,	-0.028895977239829753,	-0.028945956324892084,	-0.028995935337589523,	-0.029045914277797125,	-0.029095893145390381,	-0.029145871940243463,	
+-0.029195850662231865,	-0.029245829311231087,	-0.029295807887115288,	-0.029345786389759970,	-0.029395764819040188,	-0.029445743174831437,	-0.029495721457007882,	-0.029545699665445027,	
+-0.029595677800017921,	-0.029645655860602062,	-0.029695633847071624,	-0.029745611759302099,	-0.029795589597168545,	-0.029845567360546461,	-0.029895545049310013,	-0.029945522663334705,	
+-0.029995500202495588,	-0.030045477666668166,	-0.030095455055726604,	-0.030145432369546407,	-0.030195409608002627,	-0.030245386770970769,	-0.030295363858325000,	-0.030345340869940819,	
+-0.030395317805693732,	-0.030445294665457905,	-0.030495271449108841,	-0.030545248156521602,	-0.030595224787571682,	-0.030645201342133260,	-0.030695177820081833,	-0.030745154221292460,	
+-0.030795130545640648,	-0.030845106793000565,	-0.030895082963247715,	-0.030945059056257156,	-0.030995035071904393,	-0.031045011010063600,	-0.031094986870610280,	-0.031144962653419490,	
+-0.031194938358366741,	-0.031244913985326202,	-0.031294889534173378,	-0.031344865004783770,	-0.031394840397031561,	-0.031444815710792245,	-0.031494790945940897,	-0.031544766102353010,	
+-0.031594741179902762,	-0.031644716178465669,	-0.031694691097916783,	-0.031744665938131605,	-0.031794640698984328,	-0.031844615380350445,	-0.031894589982105023,	-0.031944564504123571,	
+-0.031994538946280265,	-0.032044513308450616,	-0.032094487590509674,	-0.032144461792332962,	-0.032194435913794651,	-0.032244409954770251,	-0.032294383915135269,	-0.032344357794763884,	
+-0.032394331593531604,	-0.032444305311313495,	-0.032494278947985067,	-0.032544252503420502,	-0.032594225977495297,	-0.032644199370084531,	-0.032694172681063713,	-0.032744145910307020,	
+-0.032794119057689960,	-0.032844092123087601,	-0.032894065106375457,	-0.032944038007427706,	-0.032994010826119857,	-0.033043983562326990,	-0.033093956215924598,	-0.033143928786786875,	
+-0.033193901274789335,	-0.033243873679807037,	-0.033293846001715498,	-0.033343818240388901,	-0.033393790395702755,	-0.033443762467532584,	-0.033493734455752558,	-0.033543706360238200,	
+-0.033593678180864575,	-0.033643649917507193,	-0.033693621570040251,	-0.033743593138339245,	-0.033793564622279268,	-0.033843536021735815,	-0.033893507336583077,	-0.033943478566696578,	
+-0.033993449711951375,	-0.034043420772222999,	-0.034093391747385619,	-0.034143362637314767,	-0.034193333441885507,	-0.034243304160973355,	-0.034293274794452495,	-0.034343245342198452,	
+-0.034393215804086739,	-0.034443186179991543,	-0.034493156469788386,	-0.034543126673352333,	-0.034593096790558907,	-0.034643066821282299,	-0.034693036765398019,	-0.034743006622781153,	
+-0.034792976393307209,	-0.034842946076850380,	-0.034892915673286187,	-0.034942885182489711,	-0.034992854604336460,	-0.035042823938700625,	-0.035092793185457737,	-0.035142762344482860,	
+-0.035192731415651525,	-0.035242700398837916,	-0.035292669293917563,	-0.035342638100765975,	-0.035392606819257343,	-0.035442575449267197,	-0.035492543990670616,	-0.035542512443343117,	
+-0.035592480807158891,	-0.035642449081993467,	-0.035692417267721918,	-0.035742385364219767,	-0.035792353371361212,	-0.035842321289021775,	-0.035892289117076537,	-0.035942256855401013,	
+-0.035992224503869408,	-0.036042192062357238,	-0.036092159530739590,	-0.036142126908891986,	-0.036192094196688625,	-0.036242061394005022,	-0.036292028500716271,	-0.036341995516697888,	
+-0.036391962441824077,	-0.036441929275970356,	-0.036491896019012260,	-0.036541862670823974,	-0.036591829231281035,	-0.036641795700258523,	-0.036691762077631966,	-0.036741728363275557,	
+-0.036791694557064832,	-0.036841660658874870,	-0.036891626668581194,	-0.036941592586058017,	-0.036991558411180854,	-0.037041524143824792,	-0.037091489783865367,	-0.037141455331176770,	
+-0.037191420785634539,	-0.037241386147113753,	-0.037291351415489948,	-0.037341316590637316,	-0.037391281672431401,	-0.037441246660747718,	-0.037491211555460480,	-0.037541176356445209,	
+-0.037591141063576999,	-0.037641105676731380,	-0.037691070195782550,	-0.037741034620606045,	-0.037790998951076960,	-0.037840963187070815,	-0.037890927328461818,	-0.037940891375125504,	
+-0.037990855326936968,	-0.038040819183771730,	-0.038090782945504005,	-0.038140746612009321,	-0.038190710183162765,	-0.038240673658839881,	-0.038290637038914874,	-0.038340600323263266,	
+-0.038390563511760609,	-0.038440526604281093,	-0.038490489600700263,	-0.038540452500893212,	-0.038590415304735469,	-0.038640378012101247,	-0.038690340622866082,	-0.038740303136905060,	
+-0.038790265554093727,	-0.038840227874306285,	-0.038890190097418273,	-0.038940152223304790,	-0.038990114251841367,	-0.039040076182902214,	-0.039090038016362870,	-0.039139999752098434,	
+-0.039189961389984436,	-0.039239922929895095,	-0.039289884371705948,	-0.039339845715292532,	-0.039389806960529065,	-0.039439768107291072,	-0.039489729155453658,	-0.039539690104892368,	
+-0.039589650955481413,	-0.039639611707096324,	-0.039689572359612207,	-0.039739532912904607,	-0.039789493366847728,	-0.039839453721317121,	-0.039889413976187872,	-0.039939374131335532,	
+-0.039989334186634320,	-0.040039294141959766,	-0.040089253997186977,	-0.040139213752191497,	-0.040189173406847543,	-0.040239132961030655,	-0.040289092414616375,	-0.040339051767478921,	
+-0.040389011019493840,	-0.040438970170536229,	-0.040488929220481633,	-0.040538888169204278,	-0.040588847016579700,	-0.040638805762483000,	-0.040688764406789736,	-0.040738722949374112,	
+-0.040788681390111679,	-0.040838639728877552,	-0.040888597965547259,	-0.040938556099995034,	-0.040988514132096414,	-0.041038472061726512,	-0.041088429888760873,	-0.041138387613073715,	
+-0.041188345234540590,	-0.041238302753036603,	-0.041288260168437299,	-0.041338217480616897,	-0.041388174689450961,	-0.041438131794815029,	-0.041488088796583319,	-0.041538045694631390,	
+-0.041588002488834347,	-0.041637959179067742,	-0.041687915765205794,	-0.041737872247124060,	-0.041787828624697640,	-0.041837784897802099,	-0.041887741066311650,	-0.041937697130101842,	
+-0.041987653089047797,	-0.042037608943025065,	-0.042087564691907858,	-0.042137520335571749,	-0.042187475873891836,	-0.042237431306743671,	-0.042287386634001493,	-0.042337341855540847,	
+-0.042387296971237283,	-0.042437251980965041,	-0.042487206884599664,	-0.042537161682016274,	-0.042587116373090421,	-0.042637070957696331,	-0.042687025435709569,	-0.042736979807005242,	
+-0.042786934071458907,	-0.042836888228944790,	-0.042886842279338457,	-0.042936796222515020,	-0.042986750058350030,	-0.043036703786717728,	-0.043086657407493664,	-0.043136610920552952,	
+-0.043186564325771164,	-0.043236517623022518,	-0.043286470812182579,	-0.043336423893126905,	-0.043386376865729728,	-0.043436329729866607,	-0.043486282485412663,	-0.043536235132243459,	
+-0.043586187670233222,	-0.043636140099257516,	-0.043686092419191462,	-0.043736044629910618,	-0.043785996731289217,	-0.043835948723202824,	-0.043885900605526565,	-0.043935852378135992,	
+-0.043985804040905345,	-0.044035755593710195,	-0.044085707036425649,	-0.044135658368927279,	-0.044185609591089324,	-0.044235560702787342,	-0.044285511703896455,	-0.044335462594292240,	
+-0.044385413373848923,	-0.044435364042442069,	-0.044485314599947250,	-0.044535265046238698,	-0.044585215381191985,	-0.044635165604682239,	-0.044685115716585018,	-0.044735065716774568,	
+-0.044785015605126446,	-0.044834965381515789,	-0.044884915045818166,	-0.044934864597907805,	-0.044984814037660290,	-0.045034763364950735,	-0.045084712579654712,	-0.045134661681646468,	
+-0.045184610670801574,	-0.045234559546995151,	-0.045284508310102771,	-0.045334456959998673,	-0.045384405496558436,	-0.045434353919657632,	-0.045484302229170492,	-0.045534250424972604,	
+-0.045584198506939087,	-0.045634146474945521,	-0.045684094328866137,	-0.045734042068576522,	-0.045783989693951803,	-0.045833937204867552,	-0.045883884601198015,	-0.045933831882818764,	
+-0.045983779049604941,	-0.046033726101432110,	-0.046083673038174518,	-0.046133619859707743,	-0.046183566565906921,	-0.046233513156647622,	-0.046283459631804101,	-0.046333405991251929,	
+-0.046383352234866684,	-0.046433298362522614,	-0.046483244374095303,	-0.046533190269459880,	-0.046583136048491923,	-0.046633081711065685,	-0.046683027257056739,	-0.046732972686340225,	
+-0.046782917998791723,	-0.046832863194285486,	-0.046882808272697092,	-0.046932753233901670,	-0.046982698077774818,	-0.047032642804190769,	-0.047082587413025116,	-0.047132531904152994,	
+-0.047182476277449988,	-0.047232420532790344,	-0.047282364670049655,	-0.047332308689103049,	-0.047382252589826118,	-0.047432196372093109,	-0.047482140035779608,	-0.047532083580761206,	
+-0.047582027006912150,	-0.047631970314108020,	-0.047681913502223970,	-0.047731856571135579,	-0.047781799520717101,	-0.047831742350844128,	-0.047881685061391802,	-0.047931627652235700,	
+-0.047981570123250085,	-0.048031512474310548,	-0.048081454705292230,	-0.048131396816070718,	-0.048181338806520271,	-0.048231280676516476,	-0.048281222425934481,	-0.048331164054649871,	
+-0.048381105562536907,	-0.048431046949471181,	-0.048480988215328286,	-0.048530929359982468,	-0.048580870383309334,	-0.048630811285184018,	-0.048680752065482120,	-0.048730692724077894,	
+-0.048780633260846945,	-0.048830573675664408,	-0.048880513968405877,	-0.048930454138945624,	-0.048980394187159236,	-0.049030334112921854,	-0.049080273916109085,	-0.049130213596595189,	
+-0.049180153154255758,	-0.049230092588965949,	-0.049280031900601345,	-0.049329971089036223,	-0.049379910154146167,	-0.049429849095806784,	-0.049479787913892334,	-0.049529726608278417,	
+-0.049579665178840181,	-0.049629603625453225,	-0.049679541947991818,	-0.049729480146331551,	-0.049779418220347586,	-0.049829356169915524,	-0.049879293994909625,	-0.049929231695205488,	
+-0.049979169270678275,	-0.050029106721203580,	-0.050079044046655675,	-0.050128981246910162,	-0.050178918321842195,	-0.050228855271327380,	-0.050278792095239978,	-0.050328728793455596,	
+-0.050378665365849389,	-0.050428601812296969,	-0.050478538132672598,	-0.050528474326851883,	-0.050578410394710421,	-0.050628346336122496,	-0.050678282150963705,	-0.050728217839109205,	
+-0.050778153400434602,	-0.050828088834814177,	-0.050878024142123529,	-0.050927959322237815,	-0.050977894375032654,	-0.051027829300382306,	-0.051077764098162393,	-0.051127698768248062,	
+-0.051177633310514933,	-0.051227567724837275,	-0.051277502011090700,	-0.051327436169150371,	-0.051377370198891888,	-0.051427304100189544,	-0.051477237872918934,	-0.051527171516955676,	
+-0.051577105032174046,	-0.051627038418449650,	-0.051676971675657664,	-0.051726904803673687,	-0.051776837802372008,	-0.051826770671628226,	-0.051876703411317525,	-0.051926636021315510,	
+-0.051976568501496463,	-0.052026500851735991,	-0.052076433071909262,	-0.052126365161891904,	-0.052176297121558184,	-0.052226228950783722,	-0.052276160649443688,	-0.052326092217413696,	
+-0.052376023654568026,	-0.052425954960782298,	-0.052475886135932133,	-0.052525817179891805,	-0.052575748092536935,	-0.052625678873742691,	-0.052675609523384695,	-0.052725540041337234,	
+-0.052775470427475921,	-0.052825400681675933,	-0.052875330803812882,	-0.052925260793761066,	-0.052975190651396095,	-0.053025120376593154,	-0.053075049969227850,	-0.053124979429174476,	
+-0.053174908756308654,	-0.053224837950505567,	-0.053274767011640821,	-0.053324695939588718,	-0.053374624734224871,	-0.053424553395424908,	-0.053474481923063123,	-0.053524410317015131,	
+-0.053574338577156107,	-0.053624266703361685,	-0.053674194695506154,	-0.053724122553465134,	-0.053774050277113808,	-0.053823977866327796,	-0.053873905320981401,	-0.053923832640950242,	
+-0.053973759826109496,	-0.054023686876334805,	-0.054073613791500441,	-0.054123540571482054,	-0.054173467216154805,	-0.054223393725394337,	-0.054273320099074943,	-0.054323246337072244,	
+-0.054373172439261881,	-0.054423098405518136,	-0.054473024235716642,	-0.054522949929732598,	-0.054572875487441615,	-0.054622800908718003,	-0.054672726193437382,	-0.054722651341474957,	
+-0.054772576352706340,	-0.054822501227005840,	-0.054872425964249086,	-0.054922350564311266,	-0.054972275027068015,	-0.055022199352393636,	-0.055072123540163755,	-0.055122047590253562,	
+-0.055171971502538698,	-0.055221895276893460,	-0.055271818913193486,	-0.055321742411313962,	-0.055371665771130528,	-0.055421588992517486,	-0.055471512075350470,	-0.055521435019505121,	
+-0.055571357824855741,	-0.055621280491277958,	-0.055671203018646982,	-0.055721125406838441,	-0.055771047655726637,	-0.055820969765187224,	-0.055870891735095379,	-0.055920813565326750,	
+-0.055970735255755640,	-0.056020656806257701,	-0.056070578216708113,	-0.056120499486982521,	-0.056170420616955243,	-0.056220341606501911,	-0.056270262455497724,	-0.056320183163818323,	
+-0.056370103731338023,	-0.056420024157932465,	-0.056469944443477291,	-0.056519864587846809,	-0.056569784590916668,	-0.056619704452562064,	-0.056669624172658639,	-0.056719543751080716,	
+-0.056769463187703935,	-0.056819382482403487,	-0.056869301635055033,	-0.056919220645532884,	-0.056969139513712679,	-0.057019058239469622,	-0.057068976822679369,	-0.057118895263216229,	
+-0.057168813560955850,	-0.057218731715773435,	-0.057268649727544640,	-0.057318567596143774,	-0.057368485321446491,	-0.057418402903328433,	-0.057468320341663930,	-0.057518237636328622,	
+-0.057568154787197720,	-0.057618071794146873,	-0.057667988657050410,	-0.057717905375783973,	-0.057767821950222766,	-0.057817738380242456,	-0.057867654665717354,	-0.057917570806523114,	
+-0.057967486802534947,	-0.058017402653628508,	-0.058067318359678120,	-0.058117233920559432,	-0.058167149336147660,	-0.058217064606318460,	-0.058266979730946154,	-0.058316894709906399,	
+-0.058366809543074410,	-0.058416724230325838,	-0.058466638771535011,	-0.058516553166577591,	-0.058566467415329226,	-0.058616381517664254,	-0.058666295473458328,	-0.058716209282586661,	
+-0.058766122944924913,	-0.058816036460347415,	-0.058865949828729829,	-0.058915863049947365,	-0.058965776123875685,	-0.059015689050389127,	-0.059065601829363344,	-0.059115514460673556,	
+-0.059165426944195423,	-0.059215339279803283,	-0.059265251467372798,	-0.059315163506779178,	-0.059365075397898093,	-0.059414987140603878,	-0.059464898734772197,	-0.059514810180278710,	
+-0.059564721476997755,	-0.059614632624804993,	-0.059664543623575657,	-0.059714454473185401,	-0.059764365173508562,	-0.059814275724420815,	-0.059864186125797379,	-0.059914096377513916,	
+-0.059964006479444776,	-0.060013916431465614,	-0.060063826233451661,	-0.060113735885278588,	-0.060163645386820737,	-0.060213554737953763,	-0.060263463938552905,	-0.060313372988493832,	
+-0.060363281887650888,	-0.060413190635899734,	-0.060463099233116047,	-0.060513007679174169,	-0.060562915973949770,	-0.060612824117318082,	-0.060662732109154779,	-0.060712639949334200,	
+-0.060762547637732020,	-0.060812455174223477,	-0.060862362558684234,	-0.060912269790988648,	-0.060962176871012380,	-0.061012083798630670,	-0.061061990573719201,	-0.061111897196152308,	
+-0.061161803665805668,	-0.061211709982554520,	-0.061261616146274546,	-0.061311522156840083,	-0.061361428014126820,	-0.061411333718009983,	-0.061461239268365254,	-0.061511144665066991,	
+-0.061561049907990856,	-0.061610954997012544,	-0.061660859932006401,	-0.061710764712848115,	-0.061760669339412912,	-0.061810573811576473,	-0.061860478129213164,	-0.061910382292198654,	
+-0.061960286300408195,	-0.062010190153717455,	-0.062060093852000807,	-0.062109997395133919,	-0.062159900782992036,	-0.062209804015450842,	-0.062259707092384702,	-0.062309610013669289,	
+-0.062359512779179851,	-0.062409415388792078,	-0.062459317842380319,	-0.062509220139820271,	-0.062559122280987617,	-0.062609024265756708,	-0.062658926094003239,	-0.062708827765602451,	
+-0.062758729280430040,	-0.062808630638360369,	-0.062858531839269122,	-0.062908432883031537,	-0.062958333769523311,	-0.063008234498618809,	-0.063058135070193727,	-0.063108035484123304,	
+-0.063157935740283236,	-0.063207835838547888,	-0.063257735778792956,	-0.063307635560893666,	-0.063357535184725741,	-0.063407434650163547,	-0.063457333957082751,	-0.063507233105359065,	
+-0.063557132094866853,	-0.063607030925481811,	-0.063656929597079193,	-0.063706828109534694,	-0.063756726462722679,	-0.063806624656518859,	-0.063856522690798473,	-0.063906420565437216,	
+-0.063956318280309468,	-0.064006215835290925,	-0.064056113230256839,	-0.064106010465082922,	-0.064155907539643522,	-0.064205804453814366,	-0.064255701207470692,	-0.064305597800488210,	
+-0.064355494232741298,	-0.064405390504105639,	-0.064455286614456500,	-0.064505182563669605,	-0.064555078351619291,	-0.064604973978181296,	-0.064654869443231303,	-0.064704764746643703,	
+-0.064754659888294180,	-0.064804554868058001,	-0.064854449685810889,	-0.064904344341427209,	-0.064954238834782671,	-0.065004133165752528,	-0.065054027334212505,	-0.065103921340036966,	
+-0.065153815183101621,	-0.065203708863281737,	-0.065253602380453024,	-0.065303495734489861,	-0.065353388925267972,	-0.065403281952663039,	-0.065453174816549470,	-0.065503067516802946,	
+-0.065552960053298776,	-0.065602852425912628,	-0.065652744634518923,	-0.065702636678993342,	-0.065752528559211182,	-0.065802420275048137,	-0.065852311826378601,	-0.065902203213078284,	
+-0.065952094435022451,	-0.066001985492086829,	-0.066051876384145808,	-0.066101767111075085,	-0.066151657672749956,	-0.066201548069046129,	-0.066251438299837970,	-0.066301328365001230,	
+-0.066351218264411163,	-0.066401107997943493,	-0.066450997565472611,	-0.066500886966874243,	-0.066550776202024098,	-0.066600665270796555,	-0.066650554173067367,	-0.066700442908711785,	
+-0.066750331477605535,	-0.066800219879623021,	-0.066850108114639956,	-0.066899996182531618,	-0.066949884083173733,	-0.066999771816440706,	-0.067049659382208235,	-0.067099546780351613,	
+-0.067149434010746578,	-0.067199321073267509,	-0.067249207967790145,	-0.067299094694189751,	-0.067348981252342066,	-0.067398867642121496,	-0.067448753863403738,	-0.067498639916064113,	
+-0.067548525799978318,	-0.067598411515020773,	-0.067648297061067189,	-0.067698182437993318,	-0.067748067645673551,	-0.067797952683983601,	-0.067847837552798773,	-0.067897722251994794,	
+-0.067947606781446068,	-0.067997491141028335,	-0.068047375330616861,	-0.068097259350087397,	-0.068147143199314336,	-0.068197026878173431,	-0.068246910386539947,	-0.068296793724289637,	
+-0.068346676891296892,	-0.068396559887437453,	-0.068446442712587069,	-0.068496325366620134,	-0.068546207849412372,	-0.068596090160839104,	-0.068645972300776043,	-0.068695854269097620,	
+-0.068745736065679547,	-0.068795617690397146,	-0.068845499143126140,	-0.068895380423740937,	-0.068945261532117288,	-0.068995142468130488,	-0.069045023231656275,	-0.069094903822569068,	
+-0.069144784240744592,	-0.069194664486058155,	-0.069244544558385496,	-0.069294424457601034,	-0.069344304183580521,	-0.069394183736199239,	-0.069444063115332938,	-0.069493942320856039,	
+-0.069543821352644294,	-0.069593700210573428,	-0.069643578894517874,	-0.069693457404353371,	-0.069743335739955226,	-0.069793213901199178,	-0.069843091887959660,	-0.069892969700112398,	
+-0.069942847337532726,	-0.069992724800096370,	-0.070042602087677777,	-0.070092479200152658,	-0.070142356137396347,	-0.070192232899284598,	-0.070242109485691817,	-0.070291985896493756,	
+-0.070341862131565736,	-0.070391738190783509,	-0.070441614074021483,	-0.070491489781155436,	-0.070541365312061094,	-0.070591240666612903,	-0.070641115844686603,	-0.070690990846157514,	
+-0.070740865670901404,	-0.070790740318792678,	-0.070840614789707101,	-0.070890489083519984,	-0.070940363200107090,	-0.070990237139342854,	-0.071040110901103015,	-0.071089984485262894,	
+-0.071139857891698272,	-0.071189731120283539,	-0.071239604170894505,	-0.071289477043406435,	-0.071339349737695137,	-0.071389222253635004,	-0.071439094591101829,	-0.071488966749971350,	
+-0.071538838730118015,	-0.071588710531417590,	-0.071638582153745384,	-0.071688453596977161,	-0.071738324860987371,	-0.071788195945651764,	-0.071838066850845664,	-0.071887937576444835,	
+-0.071937808122323726,	-0.071987678488358103,	-0.072037548674423274,	-0.072087418680395018,	-0.072137288506147770,	-0.072187158151557310,	-0.072237027616498944,	-0.072286896900848469,	
+-0.072336766004480288,	-0.072386634927270210,	-0.072436503669093530,	-0.072486372229826040,	-0.072536240609342176,	-0.072586108807517716,	-0.072635976824228413,	-0.072685844659348742,	
+-0.072735712312754441,	-0.072785579784320875,	-0.072835447073923795,	-0.072885314181437663,	-0.072935181106738231,	-0.072985047849700863,	-0.073034914410201310,	-0.073084780788114020,	
+-0.073134646983314788,	-0.073184512995678935,	-0.073234378825082241,	-0.073284244471399168,	-0.073334109934505468,	-0.073383975214276503,	-0.073433840310588042,	-0.073483705223314544,	
+-0.073533569952331776,	-0.073583434497515518,	-0.073633298858740245,	-0.073683163035881710,	-0.073733027028815276,	-0.073782890837416723,	-0.073832754461560485,	-0.073882617901122369,	
+-0.073932481155977711,	-0.073982344226002292,	-0.074032207111070572,	-0.074082069811058332,	-0.074131932325840921,	-0.074181794655294106,	-0.074231656799292375,	-0.074281518757711509,	
+-0.074331380530426830,	-0.074381242117314159,	-0.074431103518247929,	-0.074480964733103935,	-0.074530825761757985,	-0.074580686604084512,	-0.074630547259959337,	-0.074680407729257797,	
+-0.074730268011855672,	-0.074780128107627436,	-0.074829988016448870,	-0.074879847738195351,	-0.074929707272742646,	-0.074979566619965229,	-0.075029425779738895,	-0.075079284751938993,	
+-0.075129143536441331,	-0.075179002133120371,	-0.075228860541851891,	-0.075278718762511271,	-0.075328576794974303,	-0.075378434639115435,	-0.075428292294810489,	-0.075478149761934815,	
+-0.075528007040364192,	-0.075577864129973124,	-0.075627721030637390,	-0.075677577742232813,	-0.075727434264633825,	-0.075777290597716263,	-0.075827146741355475,	-0.075877002695427256,	
+-0.075926858459806096,	-0.075976714034367787,	-0.076026569418987694,	-0.076076424613541610,	-0.076126279617904039,	-0.076176134431950759,	-0.076225989055557150,	-0.076275843488599004,	
+-0.076325697730950798,	-0.076375551782488366,	-0.076425405643087044,	-0.076475259312622654,	-0.076525112790969671,	-0.076574966078003903,	-0.076624819173601172,	-0.076674672077635939,	
+-0.076724524789984039,	-0.076774377310520822,	-0.076824229639122096,	-0.076874081775662365,	-0.076923933720017421,	-0.076973785472062642,	-0.077023637031673850,	-0.077073488398725520,	
+-0.077123339573093461,	-0.077173190554653062,	-0.077223041343280133,	-0.077272891938849148,	-0.077322742341235942,	-0.077372592550315866,	-0.077422442565964769,	-0.077472292388057112,	
+-0.077522142016468731,	-0.077571991451075434,	-0.077621840691751709,	-0.077671689738373392,	-0.077721538590815847,	-0.077771387248954896,	-0.077821235712665041,	-0.077871083981822090,	
+-0.077920932056301434,	-0.077970779935978882,	-0.078020627620728950,	-0.078070475110427445,	-0.078120322404949746,	-0.078170169504171688,	-0.078220016407967760,	-0.078269863116213798,	
+-0.078319709628785178,	-0.078369555945557723,	-0.078419402066405935,	-0.078469247991205637,	-0.078519093719832234,	-0.078568939252161518,	-0.078618784588068036,	-0.078668629727427580,	
+-0.078718474670115987,	-0.078768319416007773,	-0.078818163964978760,	-0.078868008316904326,	-0.078917852471660319,	-0.078967696429121242,	-0.079017540189162933,	-0.079067383751660766,	
+-0.079117227116490579,	-0.079167070283526875,	-0.079216913252645516,	-0.079266756023721852,	-0.079316598596631746,	-0.079366440971249716,	-0.079416283147451569,	-0.079466125125113155,	
+-0.079515966904108989,	-0.079565808484314909,	-0.079615649865606306,	-0.079665491047859027,	-0.079715332030947578,	-0.079765172814747792,	-0.079815013399135076,	-0.079864853783985265,	
+-0.079914693969172876,	-0.079964533954573758,	-0.080014373740063302,	-0.080064213325517358,	-0.080114052710810443,	-0.080163891895818393,	-0.080213730880416598,	-0.080263569664480935,	
+-0.080313408247885895,	-0.080363246630507340,	-0.080413084812220675,	-0.080462922792901737,	-0.080512760572425041,	-0.080562598150666451,	-0.080612435527501802,	-0.080662272702805626,	
+-0.080712109676453772,	-0.080761946448321645,	-0.080811783018285080,	-0.080861619386218636,	-0.080911455551998121,	-0.080961291515498982,	-0.081011127276597053,	-0.081060962835166867,	
+-0.081110798191084271,	-0.081160633344224672,	-0.081210468294463947,	-0.081260303041676599,	-0.081310137585738490,	-0.081359971926525040,	-0.081409806063912113,	-0.081459639997774225,	
+-0.081509473727987225,	-0.081559307254426547,	-0.081609140576968053,	-0.081658973695486248,	-0.081708806609857021,	-0.081758639319956222,	-0.081808471825658369,	-0.081858304126839351,	
+-0.081908136223374561,	-0.081957968115139876,	-0.082007799802009840,	-0.082057631283860288,	-0.082107462560566669,	-0.082157293632004830,	-0.082207124498049317,	-0.082256955158575992,	
+-0.082306785613460276,	-0.082356615862578045,	-0.082406445905803830,	-0.082456275743013493,	-0.082506105374082914,	-0.082555934798886635,	-0.082605764017300506,	-0.082655593029199975,	
+-0.082705421834460904,	-0.082755250432957839,	-0.082805078824566655,	-0.082854907009162759,	-0.082904734986622042,	-0.082954562756819047,	-0.083004390319629640,	-0.083054217674929265,	
+-0.083104044822593787,	-0.083153871762497750,	-0.083203698494517031,	-0.083253525018527078,	-0.083303351334403752,	-0.083353177442021600,	-0.083403003341256499,	-0.083452829031983894,	
+-0.083502654514079663,	-0.083552479787418352,	-0.083602304851875850,	-0.083652129707328007,	-0.083701954353649410,	-0.083751778790715936,	-0.083801603018403004,	-0.083851427036586504,	
+-0.083901250845141009,	-0.083951074443942370,	-0.084000897832866059,	-0.084050721011787927,	-0.084100543980582573,	-0.084150366739125848,	-0.084200189287293198,	-0.084250011624960527,	
+-0.084299833752002382,	-0.084349655668294651,	-0.084399477373712783,	-0.084449298868132669,	-0.084499120151428866,	-0.084548941223477253,	-0.084598762084153289,	-0.084648582733332867,	
+-0.084698403170890543,	-0.084748223396702210,	-0.084798043410643759,	-0.084847863212589761,	-0.084897682802416108,	-0.084947502179998247,	-0.084997321345212068,	-0.085047140297932144,	
+-0.085096959038034381,	-0.085146777565394210,	-0.085196595879887538,	-0.085246413981388935,	-0.085296231869774294,	-0.085346049544919075,	-0.085395867006699169,	-0.085445684254989163,	
+-0.085495501289664946,	-0.085545318110602411,	-0.085595134717676144,	-0.085644951110762035,	-0.085694767289735560,	-0.085744583254472595,	-0.085794399004847741,	-0.085844214540736888,	
+-0.085894029862015484,	-0.085943844968559460,	-0.085993659860243390,	-0.086043474536943151,	-0.086093288998534245,	-0.086143103244892549,	-0.086192917275892650,	-0.086242731091410452,	
+-0.086292544691321443,	-0.086342358075501502,	-0.086392171243825228,	-0.086441984196168525,	-0.086491796932406870,	-0.086541609452416152,	-0.086591421756070971,	-0.086641233843247234,	
+-0.086691045713820872,	-0.086740857367666430,	-0.086790668804659854,	-0.086840480024676606,	-0.086890291027592603,	-0.086940101813282433,	-0.086989912381622000,	-0.087039722732486793,	
+-0.087089532865752717,	-0.087139342781294371,	-0.087189152478987661,	-0.087238961958708075,	-0.087288771220331532,	-0.087338580263732604,	-0.087388389088787238,	-0.087438197695370895,	
+-0.087488006083359507,	-0.087537814252627646,	-0.087587622203051260,	-0.087637429934506253,	-0.087687237446867239,	-0.087737044740010137,	-0.087786851813810407,	-0.087836658668143996,	
+-0.087886465302885491,	-0.087936271717910838,	-0.087986077913095498,	-0.088035883888315403,	-0.088085689643445153,	-0.088135495178360682,	-0.088185300492937477,	-0.088235105587051457,	
+-0.088284910460577223,	-0.088334715113390735,	-0.088384519545367440,	-0.088434323756383298,	-0.088484127746312896,	-0.088533931515032194,	-0.088583735062417082,	-0.088633538388342203,	
+-0.088683341492683476,	-0.088733144375316403,	-0.088782947036116902,	-0.088832749474959588,	-0.088882551691720407,	-0.088932353686274848,	-0.088982155458498843,	-0.089031957008267007,	
+-0.089081758335455272,	-0.089131559439939154,	-0.089181360321594572,	-0.089231160980296154,	-0.089280961415919832,	-0.089330761628341096,	-0.089380561617435905,	-0.089430361383078874,	
+-0.089480160925145935,	-0.089529960243512591,	-0.089579759338054787,	-0.089629558208647153,	-0.089679356855165607,	-0.089729155277486122,	-0.089778953475483314,	-0.089828751449033115,	
+-0.089878549198011026,	-0.089928346722293023,	-0.089978144021753706,	-0.090027941096269021,	-0.090077737945714498,	-0.090127534569966056,	-0.090177330968898350,	-0.090227127142387301,	
+-0.090276923090308450,	-0.090326718812537732,	-0.090376514308949760,	-0.090426309579420522,	-0.090476104623825493,	-0.090525899442040647,	-0.090575694033940626,	-0.090625488399401349,	
+-0.090675282538298804,	-0.090725076450507619,	-0.090774870135903726,	-0.090824663594362670,	-0.090874456825760383,	-0.090924249829971521,	-0.090974042606872044,	-0.091023835156337454,	
+-0.091073627478243713,	-0.091123419572465461,	-0.091173211438878660,	-0.091223003077358839,	-0.091272794487781944,	-0.091322585670022619,	-0.091372376623956836,	-0.091422167349460112,	
+-0.091471957846408408,	-0.091521748114676379,	-0.091571538154139959,	-0.091621327964675148,	-0.091671117546156575,	-0.091720906898460214,	-0.091770696021461567,	-0.091820484915036638,	
+-0.091870273579060052,	-0.091920062013407786,	-0.091969850217955354,	-0.092019638192578745,	-0.092069425937152602,	-0.092119213451552884,	-0.092169000735655135,	-0.092218787789335330,	
+-0.092268574612468124,	-0.092318361204929464,	-0.092368147566594908,	-0.092417933697340429,	-0.092467719597040671,	-0.092517505265571606,	-0.092567290702808780,	-0.092617075908628180,	
+-0.092666860882904434,	-0.092716645625513544,	-0.092766430136331485,	-0.092816214415232912,	-0.092865998462093799,	-0.092915782276789677,	-0.092965565859196561,	-0.093015349209189080,	
+-0.093065132326643221,	-0.093114915211434529,	-0.093164697863439005,	-0.093214480282531278,	-0.093264262468587364,	-0.093314044421482792,	-0.093363826141093550,	-0.093413607627294296,	
+-0.093463388879961029,	-0.093513169898969725,	-0.093562950684195054,	-0.093612731235513016,	-0.093662511552799144,	-0.093712291635929437,	-0.093762071484778553,	-0.093811851099222493,	
+-0.093861630479136815,	-0.093911409624397493,	-0.093961188534879211,	-0.094010967210457944,	-0.094060745651009275,	-0.094110523856409167,	-0.094160301826532330,	-0.094210079561254725,	
+-0.094259857060451924,	-0.094309634323999914,	-0.094359411351773378,	-0.094409188143648320,	-0.094458964699500297,	-0.094508741019205297,	-0.094558517102638004,	-0.094608292949674419,	
+-0.094658068560190545,	-0.094707843934061051,	-0.094757619071161953,	-0.094807393971368809,	-0.094857168634557607,	-0.094906943060603058,	-0.094956717249381151,	-0.095006491200767443,	
+-0.095056264914637950,	-0.095106038390867356,	-0.095155811629331663,	-0.095205584629906442,	-0.095255357392467710,	-0.095305129916890136,	-0.095354902203049735,	-0.095404674250822080,	
+-0.095454446060083187,	-0.095504217630707725,	-0.095553988962571723,	-0.095603760055550754,	-0.095653530909520820,	-0.095703301524356618,	-0.095753071899934178,	-0.095802842036129487,	
+-0.095852611932817244,	-0.095902381589873478,	-0.095952151007173761,	-0.096001920184594094,	-0.096051689122009204,	-0.096101457819295077,	-0.096151226276327315,	-0.096200994492981917,	
+-0.096250762469133597,	-0.096300530204658383,	-0.096350297699431819,	-0.096400064953329978,	-0.096449831966227514,	-0.096499598738000486,	-0.096549365268524895,	-0.096599131557675438,	
+-0.096648897605328174,	-0.096698663411358646,	-0.096748428975642911,	-0.096798194298055668,	-0.096847959378472931,	-0.096897724216770301,	-0.096947488812823793,	-0.096997253166508118,	
+-0.097047017277699321,	-0.097096781146272987,	-0.097146544772105131,	-0.097196308155070479,	-0.097246071295045047,	-0.097295834191904434,	-0.097345596845524685,	-0.097395359255780509,	
+-0.097445121422547923,	-0.097494883345702540,	-0.097544645025120391,	-0.097594406460676186,	-0.097644167652245956,	-0.097693928599705757,	-0.097743689302930301,	-0.097793449761795617,	
+-0.097843209976177306,	-0.097892969945951411,	-0.097942729670992656,	-0.097992489151177073,	-0.098042248386380260,	-0.098092007376478274,	-0.098141766121345828,	-0.098191524620858978,	
+-0.098241282874893296,	-0.098291040883324854,	-0.098340798646028377,	-0.098390556162879894,	-0.098440313433755033,	-0.098490070458529824,	-0.098539827237078992,	-0.098589583769278594,	
+-0.098639340055004243,	-0.098689096094131970,	-0.098738851886536527,	-0.098788607432093958,	-0.098838362730680307,	-0.098888117782170298,	-0.098937872586440004,	-0.098987627143365023,	
+-0.099037381452821427,	-0.099087135514683927,	-0.099136889328828595,	-0.099186642895131030,	-0.099236396213467304,	-0.099286149283712141,	-0.099335902105741614,	-0.099385654679431334,	
+-0.099435407004657347,	-0.099485159081294405,	-0.099534910909218566,	-0.099584662488305900,	-0.099634413818431120,	-0.099684164899470323,	-0.099733915731299097,	-0.099783666313793540,	
+-0.099833416646828363,	-0.099883166730279652,	-0.099932916564023019,	-0.099982666147934537,	-0.100032415481888940,	-0.100082164565762330,	-0.100131913399430280,	-0.100181661982768900,	
+-0.100231410315652930,	-0.100281158397958430,	-0.100330906229561020,	-0.100380653810336800,	-0.100430401140160510,	-0.100480148218908200,	-0.100529895046455530,	-0.100579641622678570,	
+-0.100629387947452050,	-0.100679134020652070,	-0.100728879842154700,	-0.100778625411834670,	-0.100828370729568100,	-0.100878115795230590,	-0.100927860608698240,	-0.100977605169845790,	
+-0.101027349478549330,	-0.101077093534684480,	-0.101126837338127360,	-0.101176580888752700,	-0.101226324186436580,	-0.101276067231054660,	-0.101325810022483000,	-0.101375552560596400,	
+-0.101425294845270890,	-0.101475036876382150,	-0.101524778653806270,	-0.101574520177418000,	-0.101624261447093430,	-0.101674002462708630,	-0.101723743224138390,	-0.101773483731258800,	
+-0.101823223983945500,	-0.101872963982074590,	-0.101922703725520810,	-0.101972443214160280,	-0.102022182447868630,	-0.102071921426521980,	-0.102121660149995090,	-0.102171398618164040,	
+-0.102221136830904490,	-0.102270874788092550,	-0.102320612489602970,	-0.102370349935311870,	-0.102420087125094890,	-0.102469824058828120,	-0.102519560736386360,	-0.102569297157645710,	
+-0.102619033322482250,	-0.102668769230770760,	-0.102718504882387360,	-0.102768240277207680,	-0.102817975415107860,	-0.102867710295962640,	-0.102917444919648160,	-0.102967179286040060,	
+-0.103016913395014450,	-0.103066647246446120,	-0.103116380840211170,	-0.103166114176185280,	-0.103215847254244530,	-0.103265580074263730,	-0.103315312636118970,	-0.103365044939685930,	
+-0.103414776984840720,	-0.103464508771458140,	-0.103514240299414280,	-0.103563971568584810,	-0.103613702578845860,	-0.103663433330072220,	-0.103713163822139990,	-0.103762894054925280,	
+-0.103812624028302910,	-0.103862353742148970,	-0.103912083196339160,	-0.103961812390749570,	-0.104011541325255020,	-0.104061269999731600,	-0.104110998414055010,	-0.104160726568101370,	
+-0.104210454461745470,	-0.104260182094863430,	-0.104309909467330940,	-0.104359636579024130,	-0.104409363429817770,	-0.104459090019588000,	-0.104508816348210510,	-0.104558542415561420,	
+-0.104608268221515530,	-0.104657993765948980,	-0.104707719048737880,	-0.104757444069757040,	-0.104807168828882590,	-0.104856893325990230,	-0.104906617560956070,	-0.104956341533654920,	
+-0.105006065243962910,	-0.105055788691755750,	-0.105105511876909560,	-0.105155234799299140,	-0.105204957458800640,	-0.105254679855289730,	-0.105304401988642590,	-0.105354123858733980,	
+-0.105403845465440070,	-0.105453566808636550,	-0.105503287888199540,	-0.105553008704003890,	-0.105602729255925700,	-0.105652449543841150,	-0.105702169567625020,	-0.105751889327153460,	
+-0.105801608822302190,	-0.105851328052947320,	-0.105901047018963700,	-0.105950765720227480,	-0.106000484156614320,	-0.106050202328000400,	-0.106099920234260540,	-0.106149637875270870,	
+-0.106199355250907110,	-0.106249072361045400,	-0.106298789205560570,	-0.106348505784328760,	-0.106398222097225700,	-0.106447938144127520,	-0.106497653924909050,	-0.106547369439446440,	
+-0.106597084687615420,	-0.106646799669292120,	-0.106696514384351390,	-0.106746228832669360,	-0.106795943014122210,	-0.106845656928584750,	-0.106895370575933170,	-0.106945083956043140,	
+-0.106994797068790850,	-0.107044509914051120,	-0.107094222491700130,	-0.107143934801613580,	-0.107193646843667630,	-0.107243358617737110,	-0.107293070123698210,	-0.107342781361426620,	
+-0.107392492330798530,	-0.107442203031688760,	-0.107491913463973490,	-0.107541623627528430,	-0.107591333522229770,	-0.107641043147952320,	-0.107690752504572260,	-0.107740461591965760,	
+-0.107790170410007670,	-0.107839878958574160,	-0.107889587237540940,	-0.107939295246784210,	-0.107989002986178780,	-0.108038710455600860,	-0.108088417654926150,	-0.108138124584030840,	
+-0.108187831242789790,	-0.108237537631079140,	-0.108287243748774660,	-0.108336949595752520,	-0.108386655171887540,	-0.108436360477055950,	-0.108486065511133430,	-0.108535770273996220,	
+-0.108585474765519120,	-0.108635178985578340,	-0.108684882934050060,	-0.108734586610809120,	-0.108784290015731710,	-0.108833993148693590,	-0.108883696009570920,	-0.108933398598238570,	
+-0.108983100914572720,	-0.109032802958449120,	-0.109082504729743970,	-0.109132206228332100,	-0.109181907454089720,	-0.109231608406892570,	-0.109281309086616830,	-0.109331009493137380,	
+-0.109380709626330420,	-0.109430409486071680,	-0.109480109072237350,	-0.109529808384702320,	-0.109579507423342760,	-0.109629206188034430,	-0.109678904678653530,	-0.109728602895074930,	
+-0.109778300837174810,	-0.109827998504829380,	-0.109877695897913520,	-0.109927393016303430,	-0.109977089859874840,	-0.110026786428503970,	-0.110076482722065700,	-0.110126178740436220,	
+-0.110175874483491300,	-0.110225569951107120,	-0.110275265143158580,	-0.110324960059521890,	-0.110374654700072780,	-0.110424349064687480,	-0.110474043153240870,	-0.110523736965609160,	
+-0.110573430501668540,	-0.110623123761293910,	-0.110672816744361450,	-0.110722509450746960,	-0.110772201880326650,	-0.110821894032975390,	-0.110871585908569380,	-0.110921277506984410,	
+-0.110970968828096710,	-0.111020659871781110,	-0.111070350637913890,	-0.111120041126370780,	-0.111169731337028010,	-0.111219421269760480,	-0.111269110924444390,	-0.111318800300955510,	
+-0.111368489399170090,	-0.111418178218962990,	-0.111467866760210450,	-0.111517555022788250,	-0.111567243006572600,	-0.111616930711438400,	-0.111666618137261860,	-0.111716305283919240,	
+-0.111765992151285400,	-0.111815678739236590,	-0.111865365047648570,	-0.111915051076397580,	-0.111964736825358540,	-0.112014422294407640,	-0.112064107483420690,	-0.112113792392273910,	
+-0.112163477020842210,	-0.112213161369001820,	-0.112262845436628520,	-0.112312529223598560,	-0.112362212729786830,	-0.112411895955069560,	-0.112461578899322550,	-0.112511261562422040,	
+-0.112560943944242940,	-0.112610626044661470,	-0.112660307863553450,	-0.112709989400795090,	-0.112759670656261320,	-0.112809351629828370,	-0.112859032321372480,	-0.112908712730768570,	
+-0.112958392857892890,	-0.113008072702621210,	-0.113057752264829790,	-0.113107431544393550,	-0.113157110541188740,	-0.113206789255091160,	-0.113256467685977020,	-0.113306145833721300,	
+-0.113355823698200200,	-0.113405501279289540,	-0.113455178576865570,	-0.113504855590803210,	-0.113554532320978730,	-0.113604208767268340,	-0.113653884929546990,	-0.113703560807690940,	
+-0.113753236401575970,	-0.113802911711078360,	-0.113852586736073030,	-0.113902261476436230,	-0.113951935932043780,	-0.114001610102771930,	-0.114051283988495610,	-0.114100957589091080,	
+-0.114150630904434160,	-0.114200303934401100,	-0.114249976678866840,	-0.114299649137707640,	-0.114349321310799320,	-0.114398993198018130,	-0.114448664799239030,	-0.114498336114338270,	
+-0.114548007143191650,	-0.114597677885675460,	-0.114647348341664640,	-0.114697018511035450,	-0.114746688393664140,	-0.114796357989425680,	-0.114846027298196330,	-0.114895696319851900,	
+-0.114945365054268680,	-0.114995033501321610,	-0.115044701660886940,	-0.115094369532840520,	-0.115144037117058630,	-0.115193704413416200,	-0.115243371421789500,	-0.115293038142054380,	
+-0.115342704574087100,	-0.115392370717762640,	-0.115442036572957220,	-0.115491702139546720,	-0.115541367417407420,	-0.115591032406414250,	-0.115640697106443490,	-0.115690361517371440,	
+-0.115740025639073050,	-0.115789689471424580,	-0.115839353014301900,	-0.115889016267581270,	-0.115938679231137670,	-0.115988341904847360,	-0.116038004288586200,	-0.116087666382230480,	
+-0.116137328185655130,	-0.116186989698736480,	-0.116236650921350340,	-0.116286311853373030,	-0.116335972494679490,	-0.116385632845146010,	-0.116435292904648460,	-0.116484952673063120,	
+-0.116534612150264960,	-0.116584271336130270,	-0.116633930230535320,	-0.116683588833355130,	-0.116733247144465950,	-0.116782905163743660,	-0.116832562891064560,	-0.116882220326303590,	
+-0.116931877469337090,	-0.116981534320040880,	-0.117031190878291280,	-0.117080847143963260,	-0.117130503116933130,	-0.117180158797076740,	-0.117229814184270390,	-0.117279469278389060,	
+-0.117329124079309070,	-0.117378778586906260,	-0.117428432801056940,	-0.117478086721636110,	-0.117527740348520050,	-0.117577393681584650,	-0.117627046720706200,	-0.117676699465759700,	
+-0.117726351916621450,	-0.117776004073167750,	-0.117825655935273610,	-0.117875307502815330,	-0.117924958775668780,	-0.117974609753710270,	-0.118024260436814800,	-0.118073910824858670,	
+-0.118123560917717770,	-0.118173210715268410,	-0.118222860217385580,	-0.118272509423945600,	-0.118322158334824350,	-0.118371806949898140,	-0.118421455269041960,	-0.118471103292132160,	
+-0.118520751019044610,	-0.118570398449655600,	-0.118620045583840160,	-0.118669692421474610,	-0.118719338962435280,	-0.118768985206597150,	-0.118818631153836550,	-0.118868276804029380,	
+-0.118917922157051960,	-0.118967567212779290,	-0.119017211971087710,	-0.119066856431853090,	-0.119116500594951780,	-0.119166144460258780,	-0.119215788027650400,	-0.119265431297002570,	
+-0.119315074268191590,	-0.119364716941092490,	-0.119414359315581590,	-0.119464001391534800,	-0.119513643168828440,	-0.119563284647337540,	-0.119612925826938430,	-0.119662566707507440,	
+-0.119712207288919580,	-0.119761847571051220,	-0.119811487553778240,	-0.119861127236976980,	-0.119910766620522450,	-0.119960405704291020,	-0.120010044488158570,	-0.120059682972001450,	
+-0.120109321155694670,	-0.120158959039114610,	-0.120208596622137130,	-0.120258233904638610,	-0.120307870886494070,	-0.120357507567579850,	-0.120407143947771860,	-0.120456780026946440,	
+-0.120506415804978630,	-0.120556051281744790,	-0.120605686457120830,	-0.120655321330983080,	-0.120704955903206600,	-0.120754590173667710,	-0.120804224142242800,	-0.120853857808806880,	
+-0.120903491173236330,	-0.120953124235407040,	-0.121002756995195390,	-0.121052389452476390,	-0.121102021607126420,	-0.121151653459021420,	-0.121201285008037700,	-0.121250916254050340,	
+-0.121300547196935680,	-0.121350177836569660,	-0.121399808172828640,	-0.121449438205587650,	-0.121499067934723070,	-0.121548697360110810,	-0.121598326481627260,	-0.121647955299147440,	
+-0.121697583812547750,	-0.121747212021704530,	-0.121796839926492840,	-0.121846467526789060,	-0.121896094822469090,	-0.121945721813409350,	-0.121995348499484850,	-0.122044974880571980,	
+-0.122094600956546660,	-0.122144226727285300,	-0.122193852192662920,	-0.122243477352555920,	-0.122293102206840210,	-0.122342726755392190,	-0.122392350998086930,	-0.122441974934800770,	
+-0.122491598565409680,	-0.122541221889790040,	-0.122590844907816910,	-0.122640467619366660,	-0.122690090024315680,	-0.122739712122539040,	-0.122789333913913110,	-0.122838955398313850,	
+-0.122888576575617640,	-0.122938197445699550,	-0.122987818008435970,	-0.123037438263702840,	-0.123087058211376550,	-0.123136677851332190,	-0.123186297183446130,	-0.123235916207594320,	
+-0.123285534923653170,	-0.123335153331497730,	-0.123384771431004420,	-0.123434389222049160,	-0.123484006704508390,	-0.123533623878257160,	-0.123583240743171850,	-0.123632857299128460,	
+-0.123682473546003370,	-0.123732089483671630,	-0.123781705112009700,	-0.123831320430893930,	-0.123880935440199420,	-0.123930550139802560,	-0.123980164529579340,	-0.124029778609406140,	
+-0.124079392379158060,	-0.124129005838711490,	-0.124178618987942410,	-0.124228231826727240,	-0.124277844354941030,	-0.124327456572460210,	-0.124377068479160760,	-0.124426680074919070,	
+-0.124476291359610230,	-0.124525902333110690,	-0.124575512995296820,	-0.124625123346043710,	-0.124674733385227820,	-0.124724343112725080,	-0.124773952528411920,	-0.124823561632163450,	
+-0.124873170423856070,	-0.124922778903365760,	-0.124972387070568940,	-0.125021994925340720,	-0.125071602467557520,	-0.125121209697095310,	-0.125170816613830500,	-0.125220423217638240,	
+-0.125270029508394890,	-0.125319635485976490,	-0.125369241150259410,	-0.125418846501118810,	-0.125468451538431110,	-0.125518056262072240,	-0.125567660671918710,	-0.125617264767845570,	
+-0.125666868549729280,	-0.125716472017446230,	-0.125766075170871570,	-0.125815678009881750,	-0.125865280534352700,	-0.125914882744160910,	-0.125964484639181470,	-0.126014086219290810,	
+-0.126063687484364940,	-0.126113288434280300,	-0.126162889068911990,	-0.126212489388136450,	-0.126262089391829670,	-0.126311689079868140,	-0.126361288452126940,	-0.126410887508482530,	
+-0.126460486248810870,	-0.126510084672988470,	-0.126559682780890390,	-0.126609280572393120,	-0.126658878047372640,	-0.126708475205705410,	-0.126758072047266550,	-0.126807668571932510,	
+-0.126857264779579730,	-0.126906860670083360,	-0.126956456243319830,	-0.127006051499165160,	-0.127055646437495810,	-0.127105241058186910,	-0.127154835361114880,	-0.127204429346155780,	
+-0.127254023013186060,	-0.127303616362080820,	-0.127353209392716550,	-0.127402802104969240,	-0.127452394498715400,	-0.127501986573830110,	-0.127551578330189850,	-0.127601169767671080,	
+-0.127650760886148960,	-0.127700351685499920,	-0.127749942165600040,	-0.127799532326325710,	-0.127849122167552120,	-0.127898711689155730,	-0.127948300891012560,	-0.127997889772999060,	
+-0.128047478334990390,	-0.128097066576863040,	-0.128146654498493050,	-0.128196242099756830,	-0.128245829380529560,	-0.128295416340687750,	-0.128345002980107370,	-0.128394589298664930,	
+-0.128444175296235590,	-0.128493760972695800,	-0.128543346327921610,	-0.128592931361789480,	-0.128642516074174600,	-0.128692100464953410,	-0.128741684534002420,	-0.128791268281196800,	
+-0.128840851706412990,	-0.128890434809527050,	-0.128940017590415460,	-0.128989600048953410,	-0.129039182185017340,	-0.129088763998483290,	-0.129138345489227810,	-0.129187926657126000,	
+-0.129237507502054400,	-0.129287088023889000,	-0.129336668222506330,	-0.129386248097781570,	-0.129435827649591190,	-0.129485406877811210,	-0.129534985782318170,	-0.129584564362987240,	
+-0.129634142619694890,	-0.129683720552317170,	-0.129733298160730590,	-0.129782875444810320,	-0.129832452404432890,	-0.129882029039474740,	-0.129931605349811100,	-0.129981181335318440,	
+-0.130030756995872830,	-0.130080332331350750,	-0.130129907341627410,	-0.130179482026579310,	-0.130229056386082480,	-0.130278630420013470,	-0.130328204128247440,	-0.130377777510660900,	
+-0.130427350567129920,	-0.130476923297530990,	-0.130526495701739330,	-0.130576067779631410,	-0.130625639531083780,	-0.130675210955971590,	-0.130724782054171400,	-0.130774352825559240,	
+-0.130823923270011630,	-0.130873493387403780,	-0.130923063177612210,	-0.130972632640512980,	-0.131022201775982590,	-0.131071770583896270,	-0.131121339064130510,	-0.131170907216561410,	
+-0.131220475041065490,	-0.131270042537517920,	-0.131319609705795260,	-0.131369176545773570,	-0.131418743057329400,	-0.131468309240337890,	-0.131517875094675660,	-0.131567440620218690,	
+-0.131617005816843600,	-0.131666570684425530,	-0.131716135222841040,	-0.131765699431966670,	-0.131815263311677590,	-0.131864826861850360,	-0.131914390082361050,	-0.131963952973086220,	
+-0.132013515533901060,	-0.132063077764682120,	-0.132112639665305480,	-0.132162201235647670,	-0.132211762475583940,	-0.132261323384990780,	-0.132310883963744320,	-0.132360444211721110,	
+-0.132410004128796330,	-0.132459563714846550,	-0.132509122969748290,	-0.132558681893376770,	-0.132608240485608570,	-0.132657798746319750,	-0.132707356675386440,	-0.132756914272685180,	
+-0.132806471538091220,	-0.132856028471481040,	-0.132905585072731260,	-0.132955141341717040,	-0.133004697278315010,	-0.133054252882401220,	-0.133103808153852230,	-0.133153363092543280,	
+-0.133202917698350940,	-0.133252471971151280,	-0.133302025910820880,	-0.133351579517235000,	-0.133401132790270160,	-0.133450685729802480,	-0.133500238335708540,	-0.133549790607863570,	
+-0.133599342546144110,	-0.133648894150426720,	-0.133698445420586680,	-0.133747996356500500,	-0.133797546958044360,	-0.133847097225094770,	-0.133896647157527000,	-0.133946196755217630,	
+-0.133995746018042760,	-0.134045294945878940,	-0.134094843538601460,	-0.134144391796086890,	-0.134193939718211310,	-0.134243487304851330,	-0.134293034555882210,	-0.134342581471180500,	
+-0.134392128050622310,	-0.134441674294084270,	-0.134491220201441580,	-0.134540765772570870,	-0.134590311007348220,	-0.134639855905650250,	-0.134689400467352170,	-0.134738944692330610,	
+-0.134788488580462130,	-0.134838032131621990,	-0.134887575345686770,	-0.134937118222532600,	-0.134986660762036080,	-0.135036202964072480,	-0.135085744828518340,	-0.135135286355249880,	
+-0.135184827544143630,	-0.135234368395074860,	-0.135283908907920160,	-0.135333449082555710,	-0.135382988918858080,	-0.135432528416702530,	-0.135482067575965650,	-0.135531606396524030,	
+-0.135581144878252980,	-0.135630683021029070,	-0.135680220824728440,	-0.135729758289227260,	-0.135779295414402120,	-0.135828832200128310,	-0.135878368646282420,	-0.135927904752741050,	
+-0.135977440519379460,	-0.136026975946074300,	-0.136076511032701660,	-0.136126045779138200,	-0.136175580185259220,	-0.136225114250941250,	-0.136274647976060510,	-0.136324181360493570,	
+-0.136373714404115750,	-0.136423247106803650,	-0.136472779468433420,	-0.136522311488881690,	-0.136571843168023730,	-0.136621374505736190,	-0.136670905501895620,	-0.136720436156377360,	
+-0.136769966469058010,	-0.136819496439813750,	-0.136869026068521190,	-0.136918555355055620,	-0.136968084299293660,	-0.137017612901111500,	-0.137067141160385740,	-0.137116669076991690,	
+-0.137166196650805950,	-0.137215723881704720,	-0.137265250769564640,	-0.137314777314260980,	-0.137364303515670390,	-0.137413829373669030,	-0.137463354888133550,	-0.137512880058939220,	
+-0.137562404885962690,	-0.137611929369080180,	-0.137661453508168250,	-0.137710977303102280,	-0.137760500753758840,	-0.137810023860014590,	-0.137859546621744850,	-0.137909069038826240,	
+-0.137958591111134980,	-0.138008112838547640,	-0.138057634220939610,	-0.138107155258187480,	-0.138156675950167480,	-0.138206196296756210,	-0.138255716297829010,	-0.138305235953262520,	
+-0.138354755262932950,	-0.138404274226716920,	-0.138453792844489780,	-0.138503311116128150,	-0.138552829041508670,	-0.138602346620506690,	-0.138651863852998850,	-0.138701380738861350,	
+-0.138750897277970820,	-0.138800413470202640,	-0.138849929315433380,	-0.138899444813539330,	-0.138948959964397100,	-0.138998474767882020,	-0.139047989223870770,	-0.139097503332239550,	
+-0.139147017092865010,	-0.139196530505622470,	-0.139246043570388610,	-0.139295556287039630,	-0.139345068655452240,	-0.139394580675501700,	-0.139444092347064730,	-0.139493603670017510,	
+-0.139543114644236720,	-0.139592625269597730,	-0.139642135545977150,	-0.139691645473251690,	-0.139741155051296670,	-0.139790664279988760,	-0.139840173159204190,	-0.139889681688819630,	
+-0.139939189868710400,	-0.139988697698753220,	-0.140038205178824320,	-0.140087712308800290,	-0.140137219088556590,	-0.140186725517969820,	-0.140236231596916230,	-0.140285737325272520,	
+-0.140335242702914000,	-0.140384747729717400,	-0.140434252405558930,	-0.140483756730315270,	-0.140533260703861770,	-0.140582764326075110,	-0.140632267596831530,	-0.140681770516007750,	
+-0.140731273083479070,	-0.140780775299122250,	-0.140830277162813900,	-0.140879778674429440,	-0.140929279833845510,	-0.140978780640938380,	-0.141028281095584770,	-0.141077781197659980,	
+-0.141127280947040770,	-0.141176780343603340,	-0.141226279387224400,	-0.141275778077779330,	-0.141325276415144810,	-0.141374774399197070,	-0.141424272029812860,	-0.141473769306867560,	
+-0.141523266230237780,	-0.141572762799800300,	-0.141622259015430490,	-0.141671754877005010,	-0.141721250384400140,	-0.141770745537492610,	-0.141820240336157750,	-0.141869734780272320,	
+-0.141919228869712530,	-0.141968722604355110,	-0.142018215984075440,	-0.142067709008750240,	-0.142117201678255760,	-0.142166693992468700,	-0.142216185951264510,	-0.142265677554519830,	
+-0.142315168802110950,	-0.142364659693914600,	-0.142414150229806140,	-0.142463640409662310,	-0.142513130233359400,	-0.142562619700774080,	-0.142612108811781800,	-0.142661597566259210,	
+-0.142711085964083080,	-0.142760574005128820,	-0.142810061689273100,	-0.142859549016392220,	-0.142909035986362930,	-0.142958522599060610,	-0.143008008854361960,	-0.143057494752143300,	
+-0.143106980292281360,	-0.143156465474651500,	-0.143205950299130500,	-0.143255434765594600,	-0.143304918873920580,	-0.143354402623983800,	-0.143403886015661040,	-0.143453369048828550,	
+-0.143502851723363080,	-0.143552334039140030,	-0.143601815996036160,	-0.143651297593927750,	-0.143700778832691530,	-0.143750259712202900,	-0.143799740232338660,	-0.143849220392975490,	
+-0.143898700193988820,	-0.143948179635255410,	-0.143997658716651540,	-0.144047137438054000,	-0.144096615799338130,	-0.144146093800380760,	-0.144195571441058130,	-0.144245048721247020,	
+-0.144294525640822850,	-0.144344002199662370,	-0.144393478397641880,	-0.144442954234638130,	-0.144492429710526560,	-0.144541904825183890,	-0.144591379578486940,	-0.144640853970311070,	
+-0.144690328000533080,	-0.144739801669029280,	-0.144789274975676400,	-0.144838747920349900,	-0.144888220502926520,	-0.144937692723282580,	-0.144987164581294880,	-0.145036636076838810,	
+-0.145086107209791150,	-0.145135577980028210,	-0.145185048387426800,	-0.145234518431862300,	-0.145283988113211500,	-0.145333457431350730,	-0.145382926386156800,	-0.145432394977505070,	
+-0.145481863205272370,	-0.145531331069335000,	-0.145580798569569740,	-0.145630265705852050,	-0.145679732478058710,	-0.145729198886066470,	-0.145778664929750780,	-0.145828130608988440,	
+-0.145877595923655760,	-0.145927060873629550,	-0.145976525458785260,	-0.146025989678999630,	-0.146075453534149020,	-0.146124917024110230,	-0.146174380148758720,	-0.146223842907971250,	
+-0.146273305301624160,	-0.146322767329594230,	-0.146372228991756980,	-0.146421690287989150,	-0.146471151218167530,	-0.146520611782167580,	-0.146570071979866130,	-0.146619531811139460,	
+-0.146668991275864000,	-0.146718450373916480,	-0.146767909105172400,	-0.146817367469508550,	-0.146866825466801710,	-0.146916283096927360,	-0.146965740359762310,	-0.147015197255182940,	
+-0.147064653783065990,	-0.147114109943286970,	-0.147163565735722670,	-0.147213021160249450,	-0.147262476216744130,	-0.147311930905082180,	-0.147361385225140390,	-0.147410839176795150,	
+-0.147460292759923230,	-0.147509745974400170,	-0.147559198820102740,	-0.147608651296907730,	-0.147658103404690650,	-0.147707555143328340,	-0.147757006512697130,	-0.147806457512673850,	
+-0.147855908143133980,	-0.147905358403954330,	-0.147954808295011290,	-0.148004257816181680,	-0.148053706967340960,	-0.148103155748365990,	-0.148152604159133140,	-0.148202052199519210,	
+-0.148251499869399730,	-0.148300947168651470,	-0.148350394097150840,	-0.148399840654774680,	-0.148449286841398490,	-0.148498732656899060,	-0.148548178101152810,	-0.148597623174036550,	
+-0.148647067875425810,	-0.148696512205197360,	-0.148745956163228110,	-0.148795399749393510,	-0.148844842963570420,	-0.148894285805635210,	-0.148943728275464730,	-0.148993170372934500,	
+-0.149042612097921330,	-0.149092053450301630,	-0.149141494429952250,	-0.149190935036748680,	-0.149240375270567800,	-0.149289815131285950,	-0.149339254618780000,	-0.149388693732925510,	
+-0.149438132473599240,	-0.149487570840678120,	-0.149537008834037620,	-0.149586446453554590,	-0.149635883699105440,	-0.149685320570566580,	-0.149734757067814860,	-0.149784193190725830,	
+-0.149833628939176290,	-0.149883064313043130,	-0.149932499312201870,	-0.149981933936529370,	-0.150031368185902010,	-0.150080802060196690,	-0.150130235559288920,	-0.150179668683055570,	
+-0.150229101431373020,	-0.150278533804118180,	-0.150327965801166560,	-0.150377397422395030,	-0.150426828667680010,	-0.150476259536898360,	-0.150525690029925610,	-0.150575120146638620,	
+-0.150624549886914290,	-0.150673979250628140,	-0.150723408237657060,	-0.150772836847877430,	-0.150822265081166170,	-0.150871692937398800,	-0.150921120416452200,	-0.150970547518202800,	
+-0.151019974242527470,	-0.151069400589301740,	-0.151118826558402530,	-0.151168252149706280,	-0.151217677363089800,	-0.151267102198428700,	-0.151316526655599860,	-0.151365950734479670,	
+-0.151415374434945070,	-0.151464797756871580,	-0.151514220700136090,	-0.151563643264615080,	-0.151613065450185380,	-0.151662487256722570,	-0.151711908684103560,	-0.151761329732205210,	
+-0.151810750400903080,	-0.151860170690074100,	-0.151909590599594690,	-0.151959010129341710,	-0.152008429279190810,	-0.152057848049018810,	-0.152107266438702200,	-0.152156684448117860,	
+-0.152206102077141360,	-0.152255519325649620,	-0.152304936193519090,	-0.152354352680626640,	-0.152403768786847860,	-0.152453184512059690,	-0.152502599856138980,	-0.152552014818961330,	
+-0.152601429400403640,	-0.152650843600342370,	-0.152700257418654450,	-0.152749670855215430,	-0.152799083909902270,	-0.152848496582591360,	-0.152897908873159650,	-0.152947320781482740,	
+-0.152996732307437540,	-0.153046143450900480,	-0.153095554211748530,	-0.153144964589857240,	-0.153194374585103540,	-0.153243784197363900,	-0.153293193426515260,	-0.153342602272433180,	
+-0.153392010734994590,	-0.153441418814075970,	-0.153490826509554260,	-0.153540233821305020,	-0.153589640749205230,	-0.153639047293131740,	-0.153688453452960230,	-0.153737859228567560,	
+-0.153787264619830250,	-0.153836669626625210,	-0.153886074248828050,	-0.153935478486315720,	-0.153984882338964710,	-0.154034285806651900,	-0.154083688889252970,	-0.154133091586644790,	
+-0.154182493898703890,	-0.154231895825307190,	-0.154281297366330340,	-0.154330698521650210,	-0.154380099291143350,	-0.154429499674686670,	-0.154478899672155810,	-0.154528299283427710,	
+-0.154577698508378850,	-0.154627097346886180,	-0.154676495798825340,	-0.154725893864073260,	-0.154775291542506880,	-0.154824688834001830,	-0.154874085738435060,	-0.154923482255683060,	
+-0.154972878385622820,	-0.155022274128129940,	-0.155071669483081350,	-0.155121064450353620,	-0.155170459029823630,	-0.155219853221367080,	-0.155269247024860890,	-0.155318640440181590,	
+-0.155368033467206120,	-0.155417426105810140,	-0.155466818355870590,	-0.155516210217264420,	-0.155565601689867300,	-0.155614992773556170,	-0.155664383468207550,	-0.155713773773698410,	
+-0.155763163689904420,	-0.155812553216702510,	-0.155861942353969190,	-0.155911331101581480,	-0.155960719459415000,	-0.156010107427346720,	-0.156059495005253180,	-0.156108882193011330,	
+-0.156158268990496840,	-0.156207655397586690,	-0.156257041414157390,	-0.156306427040085900,	-0.156355812275247950,	-0.156405197119520440,	-0.156454581572779940,	-0.156503965634903430,	
+-0.156553349305766560,	-0.156602732585246350,	-0.156652115473219690,	-0.156701497969562340,	-0.156750880074151250,	-0.156800261786862930,	-0.156849643107574430,	-0.156899024036161380,	
+-0.156948404572500750,	-0.156997784716469110,	-0.157047164467943450,	-0.157096543826799440,	-0.157145922792914060,	-0.157195301366163890,	-0.157244679546425900,	-0.157294057333575790,	
+-0.157343434727490520,	-0.157392811728046670,	-0.157442188335121220,	-0.157491564548589870,	-0.157540940368329580,	-0.157590315794216980,	-0.157639690826129000,	-0.157689065463941370,	
+-0.157738439707531070,	-0.157787813556775100,	-0.157837187011549170,	-0.157886560071730270,	-0.157935932737194970,	-0.157985305007820290,	-0.158034676883481880,	-0.158084048364056820,	
+-0.158133419449421610,	-0.158182790139453300,	-0.158232160434027550,	-0.158281530333021420,	-0.158330899836311460,	-0.158380268943774720,	-0.158429637655286840,	-0.158479005970724840,	
+-0.158528373889965800,	-0.158577741412885390,	-0.158627108539360600,	-0.158676475269268060,	-0.158725841602484760,	-0.158775207538886440,	-0.158824573078350070,	-0.158873938220752270,	
+-0.158923302965970070,	-0.158972667313879180,	-0.159022031264356630,	-0.159071394817279000,	-0.159120757972523310,	-0.159170120729965280,	-0.159219483089481970,	-0.159268845050949930,	
+-0.159318206614246230,	-0.159367567779246570,	-0.159416928545827980,	-0.159466288913867080,	-0.159515648883240910,	-0.159565008453825150,	-0.159614367625496880,	-0.159663726398133140,	
+-0.159713084771609640,	-0.159762442745803420,	-0.159811800320591110,	-0.159861157495849730,	-0.159910514271455030,	-0.159959870647284040,	-0.160009226623213350,	-0.160058582199120060,	
+-0.160107937374879860,	-0.160157292150369810,	-0.160206646525466540,	-0.160256000500047100,	-0.160305354073987190,	-0.160354707247163940,	-0.160404060019454310,	-0.160453412390734130,	
+-0.160502764360880400,	-0.160552115929769780,	-0.160601467097278850,	-0.160650817863284700,	-0.160700168227663060,	-0.160749518190291010,	-0.160798867751045600,	-0.160848216909802580,	
+-0.160897565666439010,	-0.160946914020831560,	-0.160996261972857210,	-0.161045609522391800,	-0.161094956669312370,	-0.161144303413495530,	-0.161193649754818370,	-0.161242995693156670,	
+-0.161292341228387450,	-0.161341686360387400,	-0.161391031089033580,	-0.161440375414201730,	-0.161489719335768940,	-0.161539062853612280,	-0.161588405967607540,	-0.161637748677631780,	
+-0.161687090983561650,	-0.161736432885274230,	-0.161785774382645300,	-0.161835115475551930,	-0.161884456163870760,	-0.161933796447478880,	-0.161983136326252110,	-0.162032475800067470,	
+-0.162081814868801630,	-0.162131153532331710,	-0.162180491790533450,	-0.162229829643284000,	-0.162279167090459950,	-0.162328504131938420,	-0.162377840767595180,	-0.162427176997307350,	
+-0.162476512820951570,	-0.162525848238404960,	-0.162575183249543290,	-0.162624517854243640,	-0.162673852052383160,	-0.162723185843837600,	-0.162772519228484100,	-0.162821852206199270,	
+-0.162871184776860270,	-0.162920516940342850,	-0.162969848696524140,	-0.163019180045280820,	-0.163068510986489970,	-0.163117841520027420,	-0.163167171645770270,	-0.163216501363595200,	
+-0.163265830673379300,	-0.163315159574998370,	-0.163364488068329570,	-0.163413816153249960,	-0.163463143829635390,	-0.163512471097362940,	-0.163561797956309350,	-0.163611124406351230,	
+-0.163660450447365740,	-0.163709776079228710,	-0.163759101301817230,	-0.163808426115008430,	-0.163857750518678120,	-0.163907074512703450,	-0.163956398096961080,	-0.164005721271328150,	
+-0.164055044035680500,	-0.164104366389895230,	-0.164153688333849020,	-0.164203009867419060,	-0.164252330990481120,	-0.164301651702912360,	-0.164350972004589480,	-0.164400291895389600,	
+-0.164449611375188540,	-0.164498930443863460,	-0.164548249101291480,	-0.164597567347348460,	-0.164646885181911510,	-0.164696202604857370,	-0.164745519616063120,	-0.164794836215404670,	
+-0.164844152402759130,	-0.164893468178003180,	-0.164942783541014020,	-0.164992098491667460,	-0.165041413029840630,	-0.165090727155410290,	-0.165140040868253570,	-0.165189354168246320,	
+-0.165238667055265660,	-0.165287979529188330,	-0.165337291589891520,	-0.165386603237251020,	-0.165435914471144030,	-0.165485225291447240,	-0.165534535698037830,	-0.165583845690791630,	
+-0.165633155269585830,	-0.165682464434297570,	-0.165731773184802730,	-0.165781081520978420,	-0.165830389442701450,	-0.165879696949848910,	-0.165929004042296710,	-0.165978310719922000,	
+-0.166027616982601520,	-0.166076922830212410,	-0.166126228262630570,	-0.166175533279733170,	-0.166224837881396910,	-0.166274142067499020,	-0.166323445837915310,	-0.166372749192523010,	
+-0.166422052131199260,	-0.166471354653819960,	-0.166520656760262260,	-0.166569958450402900,	-0.166619259724119120,	-0.166668560581286730,	-0.166717861021782930,	-0.166767161045484500,	
+-0.166816460652268600,	-0.166865759842011100,	-0.166915058614589190,	-0.166964356969879660,	-0.167013654907759660,	-0.167062952428105090,	-0.167112249530793150,	-0.167161546215700560,	
+-0.167210842482704570,	-0.167260138331681020,	-0.167309433762507120,	-0.167358728775059670,	-0.167408023369215790,	-0.167457317544851440,	-0.167506611301843800,	-0.167555904640070060,	
+-0.167605197559406120,	-0.167654490059729180,	-0.167703782140916020,	-0.167753073802843850,	-0.167802365045388540,	-0.167851655868427350,	-0.167900946271836990,	-0.167950236255494710,	
+-0.167999525819276410,	-0.168048814963059290,	-0.168098103686720120,	-0.168147391990136150,	-0.168196679873183240,	-0.168245967335738660,	-0.168295254377679140,	-0.168344540998881910,	
+-0.168393827199222910,	-0.168443112978579330,	-0.168492398336828000,	-0.168541683273846080,	-0.168590967789509520,	-0.168640251883695550,	-0.168689535556281380,	-0.168738818807142920,	
+-0.168788101636157430,	-0.168837384043201700,	-0.168886666028152920,	-0.168935947590887060,	-0.168985228731281300,	-0.169034509449212500,	-0.169083789744557840,	-0.169133069617193290,	
+-0.169182349066996060,	-0.169231628093842960,	-0.169280906697611230,	-0.169330184878176780,	-0.169379462635416870,	-0.169428739969208740,	-0.169478016879428340,	-0.169527293365952870,	
+-0.169576569428659200,	-0.169625845067424510,	-0.169675120282124810,	-0.169724395072637290,	-0.169773669438838760,	-0.169822943380606520,	-0.169872216897816480,	-0.169921489990345900,	
+-0.169970762658071570,	-0.170020034900870810,	-0.170069306718619500,	-0.170118578111194930,	-0.170167849078473900,	-0.170217119620333700,	-0.170266389736650260,	-0.170315659427300870,	
+-0.170364928692162300,	-0.170414197531111870,	-0.170463465944025480,	-0.170512733930780450,	-0.170562001491254000,	-0.170611268625322140,	-0.170660535332862070,	-0.170709801613750680,	
+-0.170759067467865230,	-0.170808332895081680,	-0.170857597895277270,	-0.170906862468328900,	-0.170956126614113770,	-0.171005390332507920,	-0.171054653623388590,	-0.171103916486632620,	
+-0.171153178922117290,	-0.171202440929718590,	-0.171251702509313790,	-0.171300963660779710,	-0.171350224383993670,	-0.171399484678831650,	-0.171448744545170890,	-0.171498003982888280,	
+-0.171547262991861100,	-0.171596521571965310,	-0.171645779723078230,	-0.171695037445077160,	-0.171744294737838030,	-0.171793551601238160,	-0.171842808035154420,	-0.171892064039464110,	
+-0.171941319614043190,	-0.171990574758768970,	-0.172039829473518310,	-0.172089083758168530,	-0.172138337612595590,	-0.172187591036676800,	-0.172236844030289050,	-0.172286096593309620,	
+-0.172335348725614510,	-0.172384600427081040,	-0.172433851697586490,	-0.172483102537006850,	-0.172532352945219490,	-0.172581602922101260,	-0.172630852467529430,	-0.172680101581380030,	
+-0.172729350263530400,	-0.172778598513857380,	-0.172827846332238300,	-0.172877093718549170,	-0.172926340672667290,	-0.172975587194469590,	-0.173024833283833330,	-0.173074078940634590,	
+-0.173123324164750620,	-0.173172568956058340,	-0.173221813314435090,	-0.173271057239756860,	-0.173320300731900970,	-0.173369543790744350,	-0.173418786416164320,	-0.173468028608036840,	
+-0.173517270366239320,	-0.173566511690649070,	-0.173615752581142090,	-0.173664993037595750,	-0.173714233059886900,	-0.173763472647892910,	-0.173812711801489800,	-0.173861950520554920,	
+-0.173911188804965170,	-0.173960426654597880,	-0.174009664069329080,	-0.174058901049036100,	-0.174108137593595890,	-0.174157373702885780,	-0.174206609376781780,	-0.174255844615161280,	
+-0.174305079417901160,	-0.174354313784878760,	-0.174403547715970160,	-0.174452781211052680,	-0.174502014270003250,	-0.174551246892699240,	-0.174600479079016660,	-0.174649710828832880,	
+-0.174698942142025250,	-0.174748173018469840,	-0.174797403458043980,	-0.174846633460624650,	-0.174895863026089140,	-0.174945092154313560,	-0.174994320845175220,	-0.175043549098551100,	
+-0.175092776914318540,	-0.175142004292353600,	-0.175191231232533630,	-0.175240457734735620,	-0.175289683798836890,	-0.175338909424713500,	-0.175388134612242840,	-0.175437359361302280,	
+-0.175486583671767890,	-0.175535807543517050,	-0.175585030976426660,	-0.175634253970374160,	-0.175683476525235580,	-0.175732698640888310,	-0.175781920317209290,	-0.175831141554075920,	
+-0.175880362351364230,	-0.175929582708951650,	-0.175978802626715110,	-0.176028022104532000,	-0.176077241142278410,	-0.176126459739831710,	-0.176175677897068870,	-0.176224895613867260,	
+-0.176274112890102970,	-0.176323329725653400,	-0.176372546120395520,	-0.176421762074206710,	-0.176470977586963030,	-0.176520192658541940,	-0.176569407288820780,	-0.176618621477675680,	
+-0.176667835224984030,	-0.176717048530622780,	-0.176766261394469350,	-0.176815473816399840,	-0.176864685796291640,	-0.176913897334021710,	-0.176963108429467500,	-0.177012319082505060,	
+-0.177061529293011830,	-0.177110739060864770,	-0.177159948385941320,	-0.177209157268117530,	-0.177258365707270880,	-0.177307573703278740,	-0.177356781256017230,	-0.177405988365363750,	
+-0.177455195031195310,	-0.177504401253388870,	-0.177553607031821880,	-0.177602812366370460,	-0.177652017256911960,	-0.177701221703323890,	-0.177750425705482330,	-0.177799629263264670,	
+-0.177848832376547970,	-0.177898035045209620,	-0.177947237269125730,	-0.177996439048173780,	-0.178045640382230700,	-0.178094841271173950,	-0.178144041714879690,	-0.178193241713225310,	
+-0.178242441266087820,	-0.178291640373344690,	-0.178340839034872000,	-0.178390037250547220,	-0.178439235020247780,	-0.178488432343849810,	-0.178537629221230760,	-0.178586825652267630,	
+-0.178636021636837890,	-0.178685217174817670,	-0.178734412266084390,	-0.178783606910515090,	-0.178832801107987190,	-0.178881994858376860,	-0.178931188161561530,	-0.178980381017418260,	
+-0.179029573425824460,	-0.179078765386656290,	-0.179127956899791190,	-0.179177147965106230,	-0.179226338582478800,	-0.179275528751785120,	-0.179324718472902600,	-0.179373907745708300,	
+-0.179423096570079650,	-0.179472284945892820,	-0.179521472873025280,	-0.179570660351354520,	-0.179619847380756650,	-0.179669033961109170,	-0.179718220092289080,	-0.179767405774173910,	
+-0.179816591006639770,	-0.179865775789564140,	-0.179914960122824100,	-0.179964144006297090,	-0.180013327439859290,	-0.180062510423388140,	-0.180111692956760740,	-0.180160875039854530,	
+-0.180210056672545720,	-0.180259237854711730,	-0.180308418586230120,	-0.180357598866977000,	-0.180406778696829890,	-0.180455958075665860,	-0.180505137003362350,	-0.180554315479795560,	
+-0.180603493504842980,	-0.180652671078381650,	-0.180701848200289120,	-0.180751024870441510,	-0.180800201088716330,	-0.180849376854990640,	-0.180898552169141970,	-0.180947727031046470,	
+-0.180996901440581640,	-0.181046075397624600,	-0.181095248902052780,	-0.181144421953742390,	-0.181193594552570950,	-0.181242766698415550,	-0.181291938391153620,	-0.181341109630661440,	
+-0.181390280416816490,	-0.181439450749496270,	-0.181488620628576990,	-0.181537790053936170,	-0.181586959025450860,	-0.181636127542998570,	-0.181685295606455550,	-0.181734463215699280,	
+-0.181783630370606850,	-0.181832797071055790,	-0.181881963316922300,	-0.181931129108083900,	-0.181980294444417680,	-0.182029459325801170,	-0.182078623752110540,	-0.182127787723223380,	
+-0.182176951239016750,	-0.182226114299368160,	-0.182275276904153880,	-0.182324439053251380,	-0.182373600746537800,	-0.182422761983890620,	-0.182471922765186150,	-0.182521083090301850,	
+-0.182570242959115250,	-0.182619402371502650,	-0.182668561327341520,	-0.182717719826509000,	-0.182766877868882600,	-0.182816035454338580,	-0.182865192582754470,	-0.182914349254007370,	
+-0.182963505467974850,	-0.183012661224533140,	-0.183061816523559740,	-0.183110971364931820,	-0.183160125748526910,	-0.183209279674221260,	-0.183258433141892390,	-0.183307586151417870,	
+-0.183356738702673970,	-0.183405890795538210,	-0.183455042429887720,	-0.183504193605600080,	-0.183553344322551490,	-0.183602494580619560,	-0.183651644379681400,	-0.183700793719614540,	
+-0.183749942600295290,	-0.183799091021601160,	-0.183848238983409300,	-0.183897386485597310,	-0.183946533528041380,	-0.183995680110619150,	-0.184044826233207700,	-0.184093971895684600,	
+-0.184143117097926160,	-0.184192261839809940,	-0.184241406121213040,	-0.184290549942013080,	-0.184339693302086300,	-0.184388836201310270,	-0.184437978639562600,	-0.184487120616719570,	
+-0.184536262132658700,	-0.184585403187257190,	-0.184634543780392620,	-0.184683683911941260,	-0.184732823581780670,	-0.184781962789788030,	-0.184831101535840920,	-0.184880239819815610,	
+-0.184929377641589700,	-0.184978515001040340,	-0.185027651898045150,	-0.185076788332480400,	-0.185125924304223670,	-0.185175059813152100,	-0.185224194859143350,	-0.185273329442073670,	
+-0.185322463561820670,	-0.185371597218261520,	-0.185420730411273800,	-0.185469863140733800,	-0.185518995406519170,	-0.185568127208507460,	-0.185617258546575010,	-0.185666389420599430,	
+-0.185715519830457860,	-0.185764649776027940,	-0.185813779257185950,	-0.185862908273809500,	-0.185912036825775780,	-0.185961164912962440,	-0.186010292535245730,	-0.186059419692503280,	
+-0.186108546384612270,	-0.186157672611450360,	-0.186206798372893810,	-0.186255923668820270,	-0.186305048499107370,	-0.186354172863631400,	-0.186403296762269990,	-0.186452420194900350,	
+-0.186501543161400110,	-0.186550665661645550,	-0.186599787695514360,	-0.186648909262883660,	-0.186698030363631140,	-0.186747150997633120,	-0.186796271164767210,	-0.186845390864910620,	
+-0.186894510097941000,	-0.186943628863734670,	-0.186992747162169240,	-0.187041864993121980,	-0.187090982356470450,	-0.187140099252091070,	-0.187189215679861410,	-0.187238331639658750,	
+-0.187287447131360670,	-0.187336562154843540,	-0.187385676709984990,	-0.187434790796662700,	-0.187483904414752990,	-0.187533017564133540,	-0.187582130244681510,	-0.187631242456274630,	
+-0.187680354198789170,	-0.187729465472102870,	-0.187778576276092870,	-0.187827686610636870,	-0.187876796475611230,	-0.187925905870893580,	-0.187975014796361200,	-0.188024123251891690,	
+-0.188073231237361440,	-0.188122338752648110,	-0.188171445797628960,	-0.188220552372181600,	-0.188269658476182430,	-0.188318764109509120,	-0.188367869272038880,	-0.188416973963649430,	
+-0.188466078184217100,	-0.188515181933619570,	-0.188564285211734520,	-0.188613388018438330,	-0.188662490353608660,	-0.188711592217122780,	-0.188760693608858330,	-0.188809794528691730,	
+-0.188858894976500660,	-0.188907994952162320,	-0.188957094455554450,	-0.189006193486553400,	-0.189055292045036850,	-0.189104390130882090,	-0.189153487743966790,	-0.189202584884167330,	
+-0.189251681551361410,	-0.189300777745426720,	-0.189349873466239630,	-0.189398968713677900,	-0.189448063487618720,	-0.189497157787939820,	-0.189546251614517600,	-0.189595344967229740,	
+-0.189644437845953530,	-0.189693530250566650,	-0.189742622180945510,	-0.189791713636967810,	-0.189840804618510830,	-0.189889895125452260,	-0.189938985157668550,	-0.189988074715037340,	
+-0.190037163797435990,	-0.190086252404742110,	-0.190135340536832200,	-0.190184428193583940,	-0.190233515374874600,	-0.190282602080581900,	-0.190331688310582280,	-0.190380774064753430,	
+-0.190429859342973070,	-0.190478944145117620,	-0.190528028471064840,	-0.190577112320691970,	-0.190626195693876760,	-0.190675278590495630,	-0.190724361010426280,	-0.190773442953546060,	
+-0.190822524419732630,	-0.190871605408862500,	-0.190920685920813320,	-0.190969765955462440,	-0.191018845512687580,	-0.191067924592365160,	-0.191117003194372940,	-0.191166081318588640,	
+-0.191215158964888720,	-0.191264236133150880,	-0.191313312823252450,	-0.191362389035070750,	-0.191411464768483530,	-0.191460540023367180,	-0.191509614799599490,	-0.191558689097058200,	
+-0.191607762915619760,	-0.191656836255161890,	-0.191705909115561960,	-0.191754981496697670,	-0.191804053398445500,	-0.191853124820683200,	-0.191902195763288070,	-0.191951266226137920,	
+-0.192000336209109140,	-0.192049405712079540,	-0.192098474734926420,	-0.192147543277527530,	-0.192196611339759350,	-0.192245678921499660,	-0.192294746022626200,	-0.192343812643015450,	
+-0.192392878782545160,	-0.192441944441092670,	-0.192491009618535740,	-0.192540074314750870,	-0.192589138529615820,	-0.192638202263007900,	-0.192687265514804920,	-0.192736328284883350,	
+-0.192785390573120940,	-0.192834452379395090,	-0.192883513703583500,	-0.192932574545562730,	-0.192981634905210500,	-0.193030694782404200,	-0.193079754177021580,	-0.193128813088939140,	
+-0.193177871518034670,	-0.193226929464185540,	-0.193275986927269490,	-0.193325043907163070,	-0.193374100403744030,	-0.193423156416890170,	-0.193472211946477980,	-0.193521266992385250,	
+-0.193570321554489390,	-0.193619375632668120,	-0.193668429226798000,	-0.193717482336756790,	-0.193766534962421880,	-0.193815587103671080,	-0.193864638760380880,	-0.193913689932429080,	
+-0.193962740619693040,	-0.194011790822050580,	-0.194060840539378220,	-0.194109889771553770,	-0.194158938518455000,	-0.194207986779958490,	-0.194257034555941980,	-0.194306081846282900,	
+-0.194355128650858610,	-0.194404174969546930,	-0.194453220802224380,	-0.194502266148768780,	-0.194551311009057950,	-0.194600355382968410,	-0.194649399270377970,	-0.194698442671164040,	
+-0.194747485585204440,	-0.194796528012375710,	-0.194845569952555640,	-0.194894611405621640,	-0.194943652371451560,	-0.194992692849921910,	-0.195041732840910500,	-0.195090772344294780,	
+-0.195139811359952590,	-0.195188849887760390,	-0.195237887927596110,	-0.195286925479337510,	-0.195335962542861170,	-0.195384999118044940,	-0.195434035204766210,	-0.195483070802902810,	
+-0.195532105912331310,	-0.195581140532929550,	-0.195630174664574910,	-0.195679208307145300,	-0.195728241460517230,	-0.195777274124568550,	-0.195826306299176660,	-0.195875337984219470,	
+-0.195924369179573510,	-0.195973399885116610,	-0.196022430100726200,	-0.196071459826280160,	-0.196120489061655050,	-0.196169517806728700,	-0.196218546061378560,	-0.196267573825482490,	
+-0.196316601098917050,	-0.196365627881560120,	-0.196414654173289540,	-0.196463679973981900,	-0.196512705283515030,	-0.196561730101766420,	-0.196610754428613920,	-0.196659778263934100,	
+-0.196708801607604840,	-0.196757824459503570,	-0.196806846819508160,	-0.196855868687495220,	-0.196904890063342610,	-0.196953910946927770,	-0.197002931338128570,	-0.197051951236821620,	
+-0.197100970642884790,	-0.197149989556195980,	-0.197199007976631730,	-0.197248025904070010,	-0.197297043338388180,	-0.197346060279464190,	-0.197395076727174630,	-0.197444092681397340,	
+-0.197493108142009850,	-0.197542123108890020,	-0.197591137581914460,	-0.197640151560961040,	-0.197689165045907250,	-0.197738178036630960,	-0.197787190533008810,	-0.197836202534918680,	
+-0.197885214042238050,	-0.197934225054844810,	-0.197983235572615570,	-0.198032245595428260,	-0.198081255123160330,	-0.198130264155689680,	-0.198179272692892950,	-0.198228280734648040,	
+-0.198277288280832850,	-0.198326295331324010,	-0.198375301885999440,	-0.198424307944736590,	-0.198473313507413430,	-0.198522318573906560,	-0.198571323144093870,	-0.198620327217852890,	
+-0.198669330795061520,	-0.198718333875596370,	-0.198767336459335420,	-0.198816338546156100,	-0.198865340135936370,	-0.198914341228552870,	-0.198963341823883500,	-0.199012341921805810,	
+-0.199061341522197680,	-0.199110340624935740,	-0.199159339229897980,	-0.199208337336961860,	-0.199257334946005310,	-0.199306332056905010,	-0.199355328669538890,	-0.199404324783784860,	
+-0.199453320399519600,	-0.199502315516621040,	-0.199551310134966690,	-0.199600304254434480,	-0.199649297874901100,	-0.199698290996244480,	-0.199747283618342100,	-0.199796275741071980,	
+-0.199845267364310710,	-0.199894258487936290,	-0.199943249111826200,	-0.199992239235858430,	-0.200041228859909660,	-0.200090217983857790,	-0.200139206607580810,	-0.200188194730955370,	
+-0.200237182353859460,	-0.200286169476170590,	-0.200335156097766730,	-0.200384142218524550,	-0.200433127838322010,	-0.200482112957036630,	-0.200531097574546430,	-0.200580081690728050,	
+-0.200629065305459460,	-0.200678048418618190,	-0.200727031030082270,	-0.200776013139728320,	-0.200824994747434320,	-0.200873975853077870,	-0.200922956456536880,	-0.200971936557688080,	
+-0.201020916156409430,	-0.201069895252578510,	-0.201118873846073270,	-0.201167851936770420,	-0.201216829524547920,	-0.201265806609283810,	-0.201314783190854720,	-0.201363759269138690,	
+-0.201412734844013260,	-0.201461709915356420,	-0.201510684483044880,	-0.201559658546956620,	-0.201608632106969220,	-0.201657605162960690,	-0.201706577714807680,	-0.201755549762388240,	
+-0.201804521305579940,	-0.201853492344260750,	-0.201902462878307400,	-0.201951432907597900,	-0.202000402432009810,	-0.202049371451421160,	-0.202098339965708640,	-0.202147307974750280,	
+-0.202196275478423640,	-0.202245242476606750,	-0.202294208969176300,	-0.202343174956010340,	-0.202392140436986890,	-0.202441105411982650,	-0.202490069880875640,	-0.202539033843543460,	
+-0.202587997299864130,	-0.202636960249714370,	-0.202685922692972200,	-0.202734884629515220,	-0.202783846059221480,	-0.202832806981967710,	-0.202881767397631890,	-0.202930727306091660,	
+-0.202979686707225050,	-0.203028645600908770,	-0.203077603987020900,	-0.203126561865439450,	-0.203175519236041160,	-0.203224476098704060,	-0.203273432453305790,	-0.203322388299724350,	
+-0.203371343637836520,	-0.203420298467520330,	-0.203469252788653380,	-0.203518206601113750,	-0.203567159904778170,	-0.203616112699524680,	-0.203665064985230900,	-0.203714016761774920,	
+-0.203762968029033460,	-0.203811918786884570,	-0.203860869035205870,	-0.203909818773875460,	-0.203958768002770050,	-0.204007716721767710,	-0.204056664930746090,	-0.204105612629583240,	
+-0.204154559818155920,	-0.204203506496342220,	-0.204252452664020170,	-0.204301398321066560,	-0.204350343467359450,	-0.204399288102776490,	-0.204448232227195740,	-0.204497175840493980,	
+-0.204546118942549260,	-0.204595061533239280,	-0.204644003612442060,	-0.204692945180034390,	-0.204741886235894370,	-0.204790826779899630,	-0.204839766811928250,	-0.204888706331857020,	
+-0.204937645339564020,	-0.204986583834927350,	-0.205035521817823780,	-0.205084459288131400,	-0.205133396245727910,	-0.205182332690490880,	-0.205231268622298480,	-0.205280204041027480,	
+-0.205329138946555970,	-0.205378073338762010,	-0.205427007217522470,	-0.205475940582715400,	-0.205524873434218490,	-0.205573805771909810,	-0.205622737595666180,	-0.205671668905365730,	
+-0.205720599700886100,	-0.205769529982105400,	-0.205818459748900450,	-0.205867389001149340,	-0.205916317738729760,	-0.205965245961519800,	-0.206014173669396310,	-0.206063100862237390,	
+-0.206112027539921170,	-0.206160953702324400,	-0.206209879349325280,	-0.206258804480801440,	-0.206307729096631060,	-0.206356653196690890,	-0.206405576780859110,	-0.206454499849013370,	
+-0.206503422401031810,	-0.206552344436791270,	-0.206601265956169870,	-0.206650186959045300,	-0.206699107445295710,	-0.206748027414797920,	-0.206796946867430030,	-0.206845865803069790,	
+-0.206894784221595320,	-0.206943702122883460,	-0.206992619506812360,	-0.207041536373259670,	-0.207090452722103610,	-0.207139368553220990,	-0.207188283866489910,	-0.207237198661788580,	
+-0.207286112938993820,	-0.207335026697983760,	-0.207383939938636160,	-0.207432852660829110,	-0.207481764864439530,	-0.207530676549345510,	-0.207579587715424810,	-0.207628498362555590,	
+-0.207677408490614670,	-0.207726318099480220,	-0.207775227189029990,	-0.207824135759142130,	-0.207873043809693490,	-0.207921951340562240,	-0.207970858351626570,	-0.208019764842763300,	
+-0.208068670813850610,	-0.208117576264766240,	-0.208166481195387940,	-0.208215385605593880,	-0.208264289495260910,	-0.208313192864267220,	-0.208362095712490980,	-0.208410998039809060,	
+-0.208459899846099670,	-0.208508801131240510,	-0.208557701895109780,	-0.208606602137584360,	-0.208655501858542450,	-0.208704401057861750,	-0.208753299735420530,	-0.208802197891095610,	
+-0.208851095524765190,	-0.208899992636307010,	-0.208948889225599320,	-0.208997785292518940,	-0.209046680836944110,	-0.209095575858753020,	-0.209144470357822550,	-0.209193364334030910,	
+-0.209242257787255860,	-0.209291150717375580,	-0.209340043124267020,	-0.209388935007808340,	-0.209437826367877310,	-0.209486717204352160,	-0.209535607517109780,	-0.209584497306028380,	
+-0.209633386570985740,	-0.209682275311860070,	-0.209731163528528270,	-0.209780051220868570,	-0.209828938388758740,	-0.209877825032077000,	-0.209926711150700250,	-0.209975596744506720,	
+-0.210024481813374210,	-0.210073366357180940,	-0.210122250375803820,	-0.210171133869121060,	-0.210220016837010890,	-0.210268899279350270,	-0.210317781196017380,	-0.210366662586890050,	
+-0.210415543451846490,	-0.210464423790763630,	-0.210513303603519750,	-0.210562182889992570,	-0.210611061650060380,	-0.210659939883600100,	-0.210708817590489980,	-0.210757694770607800,	
+-0.210806571423831830,	-0.210855447550038990,	-0.210904323149107540,	-0.210953198220915710,	-0.211002072765340440,	-0.211050946782260000,	-0.211099820271552190,	-0.211148693233095260,	
+-0.211197565666766170,	-0.211246437572443190,	-0.211295308950004090,	-0.211344179799327150,	-0.211393050120289330,	-0.211441919912768870,	-0.211490789176643630,	-0.211539657911791860,	
+-0.211588526118090480,	-0.211637393795417790,	-0.211686260943651640,	-0.211735127562670270,	-0.211783993652350620,	-0.211832859212571000,	-0.211881724243209250,	-0.211930588744143610,	
+-0.211979452715251070,	-0.212028316156409880,	-0.212077179067498340,	-0.212126041448393420,	-0.212174903298973400,	-0.212223764619116130,	-0.212272625408699870,	-0.212321485667601620,	
+-0.212370345395699660,	-0.212419204592871810,	-0.212468063258996390,	-0.212516921393950400,	-0.212565778997612090,	-0.212614636069859340,	-0.212663492610570440,	-0.212712348619622380,	
+-0.212761204096893420,	-0.212810059042261470,	-0.212858913455604790,	-0.212907767336800420,	-0.212956620685726600,	-0.213005473502261260,	-0.213054325786282640,	-0.213103177537667800,	
+-0.213152028756294990,	-0.213200879442042580,	-0.213249729594787500,	-0.213298579214408120,	-0.213347428300782270,	-0.213396276853788290,	-0.213445124873303190,	-0.213493972359205280,	
+-0.213542819311372420,	-0.213591665729682970,	-0.213640511614013930,	-0.213689356964243570,	-0.213738201780249850,	-0.213787046061911040,	-0.213835889809104200,	-0.213884733021707630,	
+-0.213933575699599670,	-0.213982417842657310,	-0.214031259450758930,	-0.214080100523782400,	-0.214128941061606040,	-0.214177781064106900,	-0.214226620531163310,	-0.214275459462653170,	
+-0.214324297858454800,	-0.214373135718445270,	-0.214421973042502880,	-0.214470809830505590,	-0.214519646082331680,	-0.214568481797858230,	-0.214617316976963600,	-0.214666151619525620,	
+-0.214714985725422750,	-0.214763819294531950,	-0.214812652326731630,	-0.214861484821899650,	-0.214910316779914400,	-0.214959148200652930,	-0.215007979083993610,	-0.215056809429814750,	
+-0.215105639237993420,	-0.215154468508408030,	-0.215203297240936430,	-0.215252125435457050,	-0.215300953091846910,	-0.215349780209984380,	-0.215398606789747430,	-0.215447432831014360,	
+-0.215496258333662290,	-0.215545083297569580,	-0.215593907722614160,	-0.215642731608674390,	-0.215691554955627360,	-0.215740377763351480,	-0.215789200031724610,	-0.215838021760625190,	
+-0.215886842949930300,	-0.215935663599518270,	-0.215984483709267090,	-0.216033303279055150,	-0.216082122308759510,	-0.216130940798258560,	-0.216179758747430700,	-0.216228576156153010,	
+-0.216277393024303880,	-0.216326209351761250,	-0.216375025138403540,	-0.216423840384107840,	-0.216472655088752520,	-0.216521469252215580,	-0.216570282874375410,	-0.216619095955109090,	
+-0.216667908494295010,	-0.216716720491811180,	-0.216765531947535980,	-0.216814342861346520,	-0.216863153233121190,	-0.216911963062738440,	-0.216960772350075330,	-0.217009581095010280,	
+-0.217058389297421270,	-0.217107196957186750,	-0.217156004074183780,	-0.217204810648290810,	-0.217253616679385810,	-0.217302422167347210,	-0.217351227112052130,	-0.217400031513378940,	
+-0.217448835371205710,	-0.217497638685410830,	-0.217546441455871400,	-0.217595243682465860,	-0.217644045365072230,	-0.217692846503568900,	-0.217741647097833060,	-0.217790447147743070,	
+-0.217839246653176940,	-0.217888045614013180,	-0.217936844030128830,	-0.217985641901402400,	-0.218034439227712290,	-0.218083236008935640,	-0.218132032244950900,	-0.218180827935636090,	
+-0.218229623080869630,	-0.218278417680528690,	-0.218327211734491710,	-0.218376005242636670,	-0.218424798204842090,	-0.218473590620985060,	-0.218522382490944050,	-0.218571173814597090,	
+-0.218619964591822650,	-0.218668754822497840,	-0.218717544506501160,	-0.218766333643711040,	-0.218815122234004650,	-0.218863910277260460,	-0.218912697773356480,	-0.218961484722170780,	
+-0.219010271123581790,	-0.219059056977466690,	-0.219107842283703950,	-0.219156627042172040,	-0.219205411252748120,	-0.219254194915310670,	-0.219302978029737750,	-0.219351760595907800,	
+-0.219400542613698010,	-0.219449324082986900,	-0.219498105003652440,	-0.219546885375573180,	-0.219595665198626250,	-0.219644444472690160,	-0.219693223197642980,	-0.219742001373363170,	
+-0.219790778999727900,	-0.219839556076615710,	-0.219888332603905030,	-0.219937108581473110,	-0.219985884009198410,	-0.220034658886959030,	-0.220083433214633390,	-0.220132206992098760,	
+-0.220180980219233600,	-0.220229752895916010,	-0.220278525022024470,	-0.220327296597436160,	-0.220376067622029630,	-0.220424838095682920,	-0.220473608018274540,	-0.220522377389681720,	
+-0.220571146209782960,	-0.220619914478456330,	-0.220668682195580330,	-0.220717449361032210,	-0.220766215974690480,	-0.220814982036433180,	-0.220863747546138880,	-0.220912512503684770,	
+-0.220961276908949370,	-0.221010040761811240,	-0.221058804062147530,	-0.221107566809836840,	-0.221156329004757230,	-0.221205090646787230,	-0.221253851735804090,	-0.221302612271686290,	
+-0.221351372254311980,	-0.221400131683559650,	-0.221448890559306580,	-0.221497648881431250,	-0.221546406649811840,	-0.221595163864326820,	-0.221643920524853460,	-0.221692676631270320,	
+-0.221741432183455910,	-0.221790187181287480,	-0.221838941624643570,	-0.221887695513402320,	-0.221936448847441850,	-0.221985201626640680,	-0.222033953850876040,	-0.222082705520026540,	
+-0.222131456633970710,	-0.222180207192585830,	-0.222228957195750390,	-0.222277706643342590,	-0.222326455535240940,	-0.222375203871322730,	-0.222423951651466500,	-0.222472698875550380,	
+-0.222521445543452960,	-0.222570191655051490,	-0.222618937210224550,	-0.222667682208850250,	-0.222716426650807180,	-0.222765170535972640,	-0.222813913864225140,	-0.222862656635443300,	
+-0.222911398849504390,	-0.222960140506286990,	-0.223008881605669200,	-0.223057622147529670,	-0.223106362131745640,	-0.223155101558195730,	-0.223203840426758030,	-0.223252578737311190,	
+-0.223301316489732480,	-0.223350053683900460,	-0.223398790319693290,	-0.223447526396989590,	-0.223496261915666660,	-0.223544996875603060,	-0.223593731276676950,	-0.223642465118766980,	
+-0.223691198401750390,	-0.223739931125505800,	-0.223788663289911400,	-0.223837394894845780,	-0.223886125940186230,	-0.223934856425811350,	-0.223983586351599790,	-0.224032315717428790,	
+-0.224081044523177040,	-0.224129772768722670,	-0.224178500453944300,	-0.224227227578719240,	-0.224275954142926110,	-0.224324680146443110,	-0.224373405589148840,	-0.224422130470920610,	
+-0.224470854791637060,	-0.224519578551176350,	-0.224568301749417170,	-0.224617024386236760,	-0.224665746461513830,	-0.224714467975126950,	-0.224763188926953460,	-0.224811909316872010,	
+-0.224860629144760770,	-0.224909348410498390,	-0.224958067113962240,	-0.225006785255030900,	-0.225055502833582580,	-0.225104219849495970,	-0.225152936302648350,	-0.225201652192918410,	
+-0.225250367520184320,	-0.225299082284324740,	-0.225347796485217050,	-0.225396510122739840,	-0.225445223196771380,	-0.225493935707190260,	-0.225542647653873910,	-0.225591359036700910,	
+-0.225640069855549520,	-0.225688780110298390,	-0.225737489800824890,	-0.225786198927007660,	-0.225834907488725340,	-0.225883615485855340,	-0.225932322918276310,	-0.225981029785866460,	
+-0.226029736088504490,	-0.226078441826067710,	-0.226127146998434860,	-0.226175851605484120,	-0.226224555647094180,	-0.226273259123142450,	-0.226321962033507550,	-0.226370664378067740,	
+-0.226419366156701720,	-0.226468067369286820,	-0.226516768015701780,	-0.226565468095824810,	-0.226614167609534590,	-0.226662866556708560,	-0.226711564937225330,	-0.226760262750963200,	
+-0.226808959997800820,	-0.226857656677615650,	-0.226906352790286310,	-0.226955048335691520,	-0.227003743313708680,	-0.227052437724216490,	-0.227101131567093190,	-0.227149824842217520,	
+-0.227198517549466850,	-0.227247209688719860,	-0.227295901259854880,	-0.227344592262750560,	-0.227393282697284320,	-0.227441972563334870,	-0.227490661860780510,	-0.227539350589499920,	
+-0.227588038749370530,	-0.227636726340271020,	-0.227685413362080150,	-0.227734099814675290,	-0.227782785697935200,	-0.227831471011738150,	-0.227880155755962850,	-0.227928839930486710,	
+-0.227977523535188490,	-0.228026206569946460,	-0.228074889034639350,	-0.228123570929144560,	-0.228172252253340870,	-0.228220933007106550,	-0.228269613190320330,	-0.228318292802859620,	
+-0.228366971844603190,	-0.228415650315429320,	-0.228464328215216780,	-0.228513005543842990,	-0.228561682301186670,	-0.228610358487126130,	-0.228659034101540150,	-0.228707709144306160,	
+-0.228756383615302870,	-0.228805057514409080,	-0.228853730841502210,	-0.228902403596461000,	-0.228951075779163770,	-0.228999747389489310,	-0.229048418427315020,	-0.229097088892519700,	
+-0.229145758784981670,	-0.229194428104579660,	-0.229243096851191150,	-0.229291765024694890,	-0.229340432624969250,	-0.229389099651892940,	-0.229437766105343440,	-0.229486431985199520,	
+-0.229535097291339560,	-0.229583762023642250,	-0.229632426181985120,	-0.229681089766246900,	-0.229729752776305970,	-0.229778415212041120,	-0.229827077073329780,	-0.229875738360050740,	
+-0.229924399072082790,	-0.229973059209303390,	-0.230021718771591360,	-0.230070377758825050,	-0.230119036170883200,	-0.230167694007643340,	-0.230216351268984270,	-0.230265007954784270,	
+-0.230313664064922210,	-0.230362319599275560,	-0.230410974557723110,	-0.230459628940143210,	-0.230508282746414690,	-0.230556935976415020,	-0.230605588630023030,	-0.230654240707117490,	
+-0.230702892207575890,	-0.230751543131277080,	-0.230800193478099410,	-0.230848843247921710,	-0.230897492440621440,	-0.230946141056077440,	-0.230994789094168100,	-0.231043436554772220,	
+-0.231092083437767330,	-0.231140729743032210,	-0.231189375470445270,	-0.231238020619885330,	-0.231286665191229900,	-0.231335309184357800,	-0.231383952599147430,	-0.231432595435477620,	
+-0.231481237693225870,	-0.231529879372271040,	-0.231578520472491530,	-0.231627160993766120,	-0.231675800935972400,	-0.231724440298989170,	-0.231773079082695260,	-0.231821717286968240,	
+-0.231870354911686890,	-0.231918991956729690,	-0.231967628421975440,	-0.232016264307301680,	-0.232064899612587250,	-0.232113534337710590,	-0.232162168482550500,	-0.232210802046984580,	
+-0.232259435030891640,	-0.232308067434150110,	-0.232356699256638850,	-0.232405330498235420,	-0.232453961158818670,	-0.232502591238267000,	-0.232551220736459290,	-0.232599849653273070,	
+-0.232648477988587260,	-0.232697105742280250,	-0.232745732914230900,	-0.232794359504316790,	-0.232842985512416780,	-0.232891610938409740,	-0.232940235782173240,	-0.232988860043586150,	
+-0.233037483722526920,	-0.233086106818874400,	-0.233134729332506170,	-0.233183351263301140,	-0.233231972611137710,	-0.233280593375894800,	-0.233329213557449950,	-0.233377833155682110,	
+-0.233426452170469640,	-0.233475070601691510,	-0.233523688449225250,	-0.233572305712949760,	-0.233620922392743960,	-0.233669538488485430,	-0.233718154000053020,	-0.233766768927325260,	
+-0.233815383270180980,	-0.233863997028497830,	-0.233912610202154670,	-0.233961222791029990,	-0.234009834795002700,	-0.234058446213950390,	-0.234107057047751950,	-0.234155667296285870,	
+-0.234204276959431050,	-0.234252886037065120,	-0.234301494529066960,	-0.234350102435315070,	-0.234398709755688360,	-0.234447316490064450,	-0.234495922638322220,	-0.234544528200340220,	
+-0.234593133175997310,	-0.234641737565171150,	-0.234690341367740610,	-0.234738944583584690,	-0.234787547212580970,	-0.234836149254608360,	-0.234884750709545400,	-0.234933351577270990,	
+-0.234981951857662770,	-0.235030551550599650,	-0.235079150655960160,	-0.235127749173623250,	-0.235176347103466520,	-0.235224944445368900,	-0.235273541199208960,	-0.235322137364865570,	
+-0.235370732942216420,	-0.235419327931140430,	-0.235467922331516530,	-0.235516516143222420,	-0.235565109366137030,	-0.235613702000138840,	-0.235662294045106410,	-0.235710885500918680,	
+-0.235759476367453290,	-0.235808066644589230,	-0.235856656332205400,	-0.235905245430179540,	-0.235953833938390530,	-0.236002421856716970,	-0.236051009185037770,	-0.236099595923230600,	
+-0.236148182071174470,	-0.236196767628747860,	-0.236245352595829770,	-0.236293936972297860,	-0.236342520758031140,	-0.236391103952908080,	-0.236439686556807720,	-0.236488268569607700,	
+-0.236536849991187010,	-0.236585430821424610,	-0.236634011060198210,	-0.236682590707386810,	-0.236731169762868900,	-0.236779748226523510,	-0.236828326098228320,	-0.236876903377862320,	
+-0.236925480065304060,	-0.236974056160432520,	-0.237022631663125400,	-0.237071206573261720,	-0.237119780890720030,	-0.237168354615379300,	-0.237216927747117250,	-0.237265500285812890,	
+-0.237314072231344790,	-0.237362643583591940,	-0.237411214342432040,	-0.237459784507744100,	-0.237508354079406710,	-0.237556923057298860,	-0.237605491441298280,	-0.237654059231283940,	
+-0.237702626427134910,	-0.237751193028728880,	-0.237799759035944860,	-0.237848324448661470,	-0.237896889266757670,	-0.237945453490111230,	-0.237994017118601160,	-0.238042580152106030,	
+-0.238091142590504870,	-0.238139704433675460,	-0.238188265681496760,	-0.238236826333847410,	-0.238285386390606420,	-0.238333945851651550,	-0.238382504716861790,	-0.238431062986116220,	
+-0.238479620659292540,	-0.238528177736269830,	-0.238576734216926660,	-0.238625290101142080,	-0.238673845388793880,	-0.238722400079761030,	-0.238770954173922190,	-0.238819507671156390,	
+-0.238868060571341410,	-0.238916612874356280,	-0.238965164580079600,	-0.239013715688390440,	-0.239062266199166570,	-0.239110816112287020,	-0.239159365427630440,	-0.239207914145075890,	
+-0.239256462264501090,	-0.239305009785785170,	-0.239353556708806700,	-0.239402103033444780,	-0.239450648759577170,	-0.239499193887082930,	-0.239547738415841150,	-0.239596282345729610,	
+-0.239644825676627340,	-0.239693368408413020,	-0.239741910540965690,	-0.239790452074163160,	-0.239838993007884500,	-0.239887533342008350,	-0.239936073076413820,	-0.239984612210978670,	
+-0.240033150745581960,	-0.240081688680102410,	-0.240130226014419050,	-0.240178762748409710,	-0.240227298881953430,	-0.240275834414928950,	-0.240324369347215290,	-0.240372903678690270,	
+-0.240421437409233000,	-0.240469970538722130,	-0.240518503067036760,	-0.240567034994054710,	-0.240615566319655080,	-0.240664097043716970,	-0.240712627166118160,	-0.240761156686737810,	
+-0.240809685605454540,	-0.240858213922147510,	-0.240906741636694510,	-0.240955268748974660,	-0.241003795258866640,	-0.241052321166249560,	-0.241100846471001220,	-0.241149371173000780,	
+-0.241197895272126930,	-0.241246418768258750,	-0.241294941661274100,	-0.241343463951052110,	-0.241391985637471880,	-0.241440506720411260,	-0.241489027199749350,	-0.241537547075364900,	
+-0.241586066347137000,	-0.241634585014943500,	-0.241683103078663560,	-0.241731620538175850,	-0.241780137393359520,	-0.241828653644092400,	-0.241877169290253660,	-0.241925684331721990,	
+-0.241974198768376560,	-0.242022712600095170,	-0.242071225826757020,	-0.242119738448240810,	-0.242168250464425670,	-0.242216761875189480,	-0.242265272680411370,	-0.242313782879970100,	
+-0.242362292473744800,	-0.242410801461613340,	-0.242459309843454870,	-0.242507817619148550,	-0.242556324788572280,	-0.242604831351605180,	-0.242653337308125990,	-0.242701842658013920,	
+-0.242750347401146790,	-0.242798851537403800,	-0.242847355066663660,	-0.242895857988805590,	-0.242944360303707420,	-0.242992862011248370,	-0.243041363111307170,	-0.243089863603762970,	
+-0.243138363488493690,	-0.243186862765378510,	-0.243235361434296170,	-0.243283859495125850,	-0.243332356947745470,	-0.243380853792034170,	-0.243429350027870750,	-0.243477845655134390,	
+-0.243526340673702960,	-0.243574835083455700,	-0.243623328884271790,	-0.243671822076029110,	-0.243720314658606880,	-0.243768806631883880,	-0.243817297995739280,	-0.243865788750050990,	
+-0.243914278894698240,	-0.243962768429559800,	-0.244011257354514870,	-0.244059745669441360,	-0.244108233374218500,	-0.244156720468725050,	-0.244205206952840200,	-0.244253692826441940,	
+-0.244302178089409430,	-0.244350662741621930,	-0.244399146782957290,	-0.244447630213294830,	-0.244496113032513280,	-0.244544595240491880,	-0.244593076837108570,	-0.244641557822242560,	
+-0.244690038195772650,	-0.244738517957578060,	-0.244786997107536760,	-0.244835475645527990,	-0.244883953571430500,	-0.244932430885123560,	-0.244980907586485140,	-0.245029383675394420,	
+-0.245077859151730250,	-0.245126334015371870,	-0.245174808266197230,	-0.245223281904085540,	-0.245271754928915680,	-0.245320227340566850,	-0.245368699138917010,	-0.245417170323845440,	
+-0.245465640895231370,	-0.245514110852952770,	-0.245562580196888870,	-0.245611048926918540,	-0.245659517042921020,	-0.245707984544774270,	-0.245756451432357550,	-0.245804917705549740,	
+-0.245853383364230020,	-0.245901848408276450,	-0.245950312837568240,	-0.245998776651984250,	-0.246047239851403730,	-0.246095702435704690,	-0.246144164404766410,	-0.246192625758467700,	
+-0.246241086496687880,	-0.246289546619304880,	-0.246338006126198050,	-0.246386465017246180,	-0.246434923292328580,	-0.246483380951323240,	-0.246531837994109470,	-0.246580294420566530,	
+-0.246628750230572400,	-0.246677205424006420,	-0.246725660000747420,	-0.246774113960674670,	-0.246822567303666250,	-0.246871020029601370,	-0.246919472138358960,	-0.246967923629818310,	
+-0.247016374503857410,	-0.247064824760355600,	-0.247113274399191700,	-0.247161723420245030,	-0.247210171823393670,	-0.247258619608516830,	-0.247307066775493910,	-0.247355513324202860,	
+-0.247403959254523050,	-0.247452404566333330,	-0.247500849259512600,	-0.247549293333940180,	-0.247597736789494090,	-0.247646179626053680,	-0.247694621843498250,	-0.247743063441705800,	
+-0.247791504420555720,	-0.247839944779926880,	-0.247888384519698610,	-0.247936823639748920,	-0.247985262139957200,	-0.248033700020202750,	-0.248082137280363600,	-0.248130573920319120,	
+-0.248179009939948210,	-0.248227445339129770,	-0.248275880117743150,	-0.248324314275666400,	-0.248372747812778880,	-0.248421180728959880,	-0.248469613024087540,	-0.248518044698041150,	
+-0.248566475750699650,	-0.248614906181942400,	-0.248663335991647440,	-0.248711765179694150,	-0.248760193745961420,	-0.248808621690328660,	-0.248857049012673910,	-0.248905475712876550,	
+-0.248953901790815500,	-0.249002327246370110,	-0.249050752079418490,	-0.249099176289839960,	-0.249147599877513950,	-0.249196022842318510,	-0.249244445184133000,	-0.249292866902836360,	
+-0.249341287998307570,	-0.249389708470425990,	-0.249438128319069720,	-0.249486547544118110,	-0.249534966145450590,	-0.249583384122945200,	-0.249631801476481370,	-0.249680218205938030,	
+-0.249728634311194550,	-0.249777049792129090,	-0.249825464648620960,	-0.249873878880549210,	-0.249922292487793190,	-0.249970705470230980,	-0.250019117827742050,	-0.250067529560205280,	
+-0.250115940667500150,	-0.250164351149504690,	-0.250212761006098410,	-0.250261170237160660,	-0.250309578842569490,	-0.250357986822204450,	-0.250406394175944400,	-0.250454800903668340,	
+-0.250503207005255750,	-0.250551612480584720,	-0.250600017329534630,	-0.250648421551984910,	-0.250696825147813720,	-0.250745228116900480,	-0.250793630459124170,	-0.250842032174364240,	
+-0.250890433262498770,	-0.250938833723407200,	-0.250987233556969000,	-0.251035632763062290,	-0.251084031341566480,	-0.251132429292360630,	-0.251180826615323650,	-0.251229223310335090,	
+-0.251277619377273000,	-0.251326014816016910,	-0.251374409626446140,	-0.251422803808438950,	-0.251471197361874790,	-0.251519590286632570,	-0.251567982582591830,	-0.251616374249630740,	
+-0.251664765287628660,	-0.251713155696464690,	-0.251761545476018260,	-0.251809934626167580,	-0.251858323146792020,	-0.251906711037770630,	-0.251955098298982940,	-0.252003484930307050,	
+-0.252051870931622460,	-0.252100256302808580,	-0.252148641043743680,	-0.252197025154307140,	-0.252245408634378050,	-0.252293791483835460,	-0.252342173702558790,	-0.252390555290426310,	
+-0.252438936247317390,	-0.252487316573111580,	-0.252535696267687020,	-0.252584075330923250,	-0.252632453762699270,	-0.252680831562894610,	-0.252729208731387430,	-0.252777585268057270,	
+-0.252825961172783110,	-0.252874336445444440,	-0.252922711085919520,	-0.252971085094087830,	-0.253019458469828480,	-0.253067831213020840,	-0.253116203323543230,	-0.253164574801275080,	
+-0.253212945646095980,	-0.253261315857884030,	-0.253309685436518830,	-0.253358054381879360,	-0.253406422693845220,	-0.253454790372294620,	-0.253503157417106990,	-0.253551523828161480,	
+-0.253599889605337640,	-0.253648254748513600,	-0.253696619257568920,	-0.253744983132382750,	-0.253793346372834520,	-0.253841708978802430,	-0.253890070950166140,	-0.253938432286805070,	
+-0.253986792988597500,	-0.254035153055422960,	-0.254083512487160550,	-0.254131871283689300,	-0.254180229444888880,	-0.254228586970637380,	-0.254276943860814450,	-0.254325300115299640,	
+-0.254373655733971080,	-0.254422010716708390,	-0.254470365063390660,	-0.254518718773897480,	-0.254567071848107060,	-0.254615424285899010,	-0.254663776087152350,	-0.254712127251746630,	
+-0.254760477779560230,	-0.254808827670472640,	-0.254857176924362940,	-0.254905525541110790,	-0.254953873520594340,	-0.255002220862693200,	-0.255050567567286950,	-0.255098913634253910,	
+-0.255147259063473520,	-0.255195603854824980,	-0.255243948008187450,	-0.255292291523440520,	-0.255340634400462340,	-0.255388976639132630,	-0.255437318239330910,	-0.255485659200935470,	
+-0.255533999523825880,	-0.255582339207881260,	-0.255630678252981250,	-0.255679016659004110,	-0.255727354425829450,	-0.255775691553336350,	-0.255824028041404530,	-0.255872363889912140,	
+-0.255920699098738880,	-0.255969033667763860,	-0.256017367596866660,	-0.256065700885925620,	-0.256114033534820370,	-0.256162365543430410,	-0.256210696911634170,	-0.256259027639311130,	
+-0.256307357726340560,	-0.256355687172601990,	-0.256404015977973800,	-0.256452344142335530,	-0.256500671665566450,	-0.256548998547546090,	-0.256597324788152840,	-0.256645650387266220,	
+-0.256693975344765510,	-0.256742299660530300,	-0.256790623334438920,	-0.256838946366370950,	-0.256887268756206040,	-0.256935590503822590,	-0.256983911609100110,	-0.257032232071917830,	
+-0.257080551892155010,	-0.257128871069691230,	-0.257177189604404830,	-0.257225507496175450,	-0.257273824744882810,	-0.257322141350405100,	-0.257370457312622040,	-0.257418772631412830,	
+-0.257467087306657180,	-0.257515401338233310,	-0.257563714726020960,	-0.257612027469899360,	-0.257660339569748100,	-0.257708651025445550,	-0.257756961836871360,	-0.257805272003904800,	
+-0.257853581526425460,	-0.257901890404311770,	-0.257950198637443340,	-0.257998506225699810,	-0.258046813168959610,	-0.258095119467102400,	-0.258143425120007370,	-0.258191730127553750,	
+-0.258240034489621300,	-0.258288338206088260,	-0.258336641276834420,	-0.258384943701739420,	-0.258433245480681580,	-0.258481546613540670,	-0.258529847100195890,	-0.258578146940526890,	
+-0.258626446134412100,	-0.258674744681731240,	-0.258723042582363500,	-0.258771339836188550,	-0.258819636443084870,	-0.258867932402932040,	-0.258916227715609400,	-0.258964522380996650,	
+-0.259012816398972170,	-0.259061109769415600,	-0.259109402492206710,	-0.259157694567223870,	-0.259205985994346800,	-0.259254276773454810,	-0.259302566904427490,	-0.259350856387143340,	
+-0.259399145221482110,	-0.259447433407322960,	-0.259495720944545650,	-0.259544007833028610,	-0.259592294072651550,	-0.259640579663293790,	-0.259688864604834980,	-0.259737148897153600,	
+-0.259785432540129370,	-0.259833715533641930,	-0.259881997877569830,	-0.259930279571792660,	-0.259978560616189850,	-0.260026841010640610,	-0.260075120755024700,	-0.260123399849220560,	
+-0.260171678293107940,	-0.260219956086566560,	-0.260268233229474840,	-0.260316509721712550,	-0.260364785563158950,	-0.260413060753693860,	-0.260461335293195650,	-0.260509609181544140,	
+-0.260557882418618600,	-0.260606155004298790,	-0.260654426938463140,	-0.260702698220991400,	-0.260750968851762970,	-0.260799238830657530,	-0.260847508157553530,	-0.260895776832330780,	
+-0.260944044854869050,	-0.260992312225046710,	-0.261040578942743630,	-0.261088845007839130,	-0.261137110420212480,	-0.261185375179743500,	-0.261233639286310660,	-0.261281902739793680,	
+-0.261330165540072430,	-0.261378427687025290,	-0.261426689180532080,	-0.261474950020472160,	-0.261523210206725310,	-0.261571469739170000,	-0.261619728617686010,	-0.261667986842152700,	
+-0.261716244412449890,	-0.261764501328455970,	-0.261812757590050850,	-0.261861013197113800,	-0.261909268149524700,	-0.261957522447161920,	-0.262005776089905380,	-0.262054029077634810,	
+-0.262102281410228790,	-0.262150533087567030,	-0.262198784109528900,	-0.262247034475994290,	-0.262295284186841670,	-0.262343533241950810,	-0.262391781641201140,	-0.262440029384472420,	
+-0.262488276471643240,	-0.262536522902593330,	-0.262584768677202100,	-0.262633013795349420,	-0.262681258256913740,	-0.262729502061774920,	-0.262777745209812790,	-0.262825987700905870,	
+-0.262874229534934000,	-0.262922470711776550,	-0.262970711231312880,	-0.263018951093422880,	-0.263067190297985090,	-0.263115428844879320,	-0.263163666733985390,	-0.263211903965181850,	
+-0.263260140538348620,	-0.263308376453364970,	-0.263356611710110820,	-0.263404846308464720,	-0.263453080248306550,	-0.263501313529515610,	-0.263549546151971850,	-0.263597778115553790,	
+-0.263646009420141270,	-0.263694240065613760,	-0.263742470051851030,	-0.263790699378731730,	-0.263838928046135680,	-0.263887156053942750,	-0.263935383402031490,	-0.263983610090281760,	
+-0.264031836118573000,	-0.264080061486784650,	-0.264128286194796610,	-0.264176510242487390,	-0.264224733629736920,	-0.264272956356425060,	-0.264321178422430300,	-0.264369399827632690,	
+-0.264417620571911540,	-0.264465840655146780,	-0.264514060077216950,	-0.264562278838001990,	-0.264610496937381760,	-0.264658714375234860,	-0.264706931151441170,	-0.264755147265880180,	
+-0.264803362718431300,	-0.264851577508974480,	-0.264899791637388250,	-0.264948005103552540,	-0.264996217907347230,	-0.265044430048650970,	-0.265092641527343630,	-0.265140852343304700,	
+-0.265189062496414050,	-0.265237271986550340,	-0.265285480813593430,	-0.265333688977422820,	-0.265381896477918430,	-0.265430103314958870,	-0.265478309488423990,	-0.265526514998193410,	
+-0.265574719844146930,	-0.265622924026163280,	-0.265671127544122250,	-0.265719330397903850,	-0.265767532587386720,	-0.265815734112450740,	-0.265863934972975450,	-0.265912135168840270,	
+-0.265960334699925250,	-0.266008533566108930,	-0.266056731767271240,	-0.266104929303292210,	-0.266153126174050400,	-0.266201322379425730,	-0.266249517919297850,	-0.266297712793546530,	
+-0.266345907002050520,	-0.266394100544689760,	-0.266442293421343730,	-0.266490485631892370,	-0.266538677176214430,	-0.266586868054189740,	-0.266635058265697940,	-0.266683247810618860,	
+-0.266731436688831260,	-0.266779624900215060,	-0.266827812444650260,	-0.266875999322015440,	-0.266924185532190660,	-0.266972371075055450,	-0.267020555950489680,	-0.267068740158372120,	
+-0.267116923698582700,	-0.267165106571000950,	-0.267213288775506930,	-0.267261470311979220,	-0.267309651180297810,	-0.267357831380342300,	-0.267406010911992620,	-0.267454189775127530,	
+-0.267502367969626900,	-0.267550545495370830,	-0.267598722352237970,	-0.267646898540108260,	-0.267695074058861340,	-0.267743248908376750,	-0.267791423088534430,	-0.267839596599213140,	
+-0.267887769440292860,	-0.267935941611653570,	-0.267984113113173990,	-0.268032283944734160,	-0.268080454106213560,	-0.268128623597492340,	-0.268176792418449050,	-0.268224960568963830,	
+-0.268273128048916230,	-0.268321294858186180,	-0.268369460996652490,	-0.268417626464195150,	-0.268465791260693750,	-0.268513955386028290,	-0.268562118840077520,	-0.268610281622721440,	
+-0.268658443733840120,	-0.268706605173312240,	-0.268754765941017830,	-0.268802926036836530,	-0.268851085460647900,	-0.268899244212331970,	-0.268947402291767500,	-0.268995559698834540,	
+-0.269043716433413130,	-0.269091872495381970,	-0.269140027884621160,	-0.269188182601010240,	-0.269236336644429360,	-0.269284490014757130,	-0.269332642711873740,	-0.269380794735658680,	
+-0.269428946085992100,	-0.269477096762752720,	-0.269525246765820630,	-0.269573396095075360,	-0.269621544750397070,	-0.269669692731664470,	-0.269717840038757650,	-0.269765986671556660,	
+-0.269814132629940310,	-0.269862277913788580,	-0.269910422522981140,	-0.269958566457398130,	-0.270006709716918260,	-0.270054852301421570,	-0.270102994210787820,	-0.270151135444896940,	
+-0.270199276003627810,	-0.270247415886860520,	-0.270295555094474670,	-0.270343693626350360,	-0.270391831482366400,	-0.270439968662402890,	-0.270488105166339870,	-0.270536240994056100,	
+-0.270584376145431790,	-0.270632510620346490,	-0.270680644418679950,	-0.270728777540312220,	-0.270776909985122160,	-0.270825041752989770,	-0.270873172843795200,	-0.270921303257417310,	
+-0.270969432993736100,	-0.271017562052631390,	-0.271065690433983150,	-0.271113818137670270,	-0.271161945163572840,	-0.271210071511570560,	-0.271258197181543480,	-0.271306322173370530,	
+-0.271354446486931740,	-0.271402570122106890,	-0.271450693078776010,	-0.271498815356817970,	-0.271546936956112870,	-0.271595057876540870,	-0.271643178117980830,	-0.271691297680312800,	
+-0.271739416563416550,	-0.271787534767171770,	-0.271835652291458560,	-0.271883769136155810,	-0.271931885301143590,	-0.271980000786302130,	-0.272028115591510240,	-0.272076229716648020,	
+-0.272124343161595280,	-0.272172455926232070,	-0.272220568010437310,	-0.272268679414091110,	-0.272316790137073270,	-0.272364900179263850,	-0.272413009540541710,	-0.272461118220787110,	
+-0.272509226219879660,	-0.272557333537699620,	-0.272605440174125800,	-0.272653546129038360,	-0.272701651402317500,	-0.272749755993842050,	-0.272797859903492260,	-0.272845963131147780,	
+-0.272894065676688890,	-0.272942167539994340,	-0.272990268720944400,	-0.273038369219418760,	-0.273086469035297650,	-0.273134568168459930,	-0.273182666618785820,	-0.273230764386155010,	
+-0.273278861470447720,	-0.273326957871542870,	-0.273375053589320570,	-0.273423148623661130,	-0.273471242974443360,	-0.273519336641547480,	-0.273567429624853250,	-0.273615521924240490,	
+-0.273663613539589290,	-0.273711704470778690,	-0.273759794717688800,	-0.273807884280199860,	-0.273855973158190770,	-0.273904061351541770,	-0.273952148860132580,	-0.274000235683843460,	
+-0.274048321822553340,	-0.274096407276142370,	-0.274144492044490430,	-0.274192576127477660,	-0.274240659524983050,	-0.274288742236886760,	-0.274336824263068660,	-0.274384905603408890,	
+-0.274432986257786450,	-0.274481066226081540,	-0.274529145508174370,	-0.274577224103943920,	-0.274625302013270400,	-0.274673379236033630,	-0.274721455772113430,	-0.274769531621390010,	
+-0.274817606783742340,	-0.274865681259050640,	-0.274913755047195170,	-0.274961828148054870,	-0.275009900561510030,	-0.275057972287440390,	-0.275106043325726300,	-0.275154113676246650,	
+-0.275202183338881750,	-0.275250252313511360,	-0.275298320600015740,	-0.275346388198273890,	-0.275394455108166130,	-0.275442521329572200,	-0.275490586862372380,	-0.275538651706445700,	
+-0.275586715861672380,	-0.275634779327932680,	-0.275682842105105630,	-0.275730904193071450,	-0.275778965591710000,	-0.275827026300901610,	-0.275875086320525150,	-0.275923145650461050,	
+-0.275971204290589080,	-0.276019262240789490,	-0.276067319500941320,	-0.276115376070924900,	-0.276163431950619990,	-0.276211487139906950,	-0.276259541638664730,	-0.276307595446773690,	
+-0.276355648564114100,	-0.276403700990564940,	-0.276451752726006530,	-0.276499803770318740,	-0.276547854123381450,	-0.276595903785074930,	-0.276643952755278260,	-0.276692001033871650,	
+-0.276740048620735530,	-0.276788095515748790,	-0.276836141718791890,	-0.276884187229744560,	-0.276932232048487270,	-0.276980276174898900,	-0.277028319608859870,	-0.277076362350250070,	
+-0.277124404398949750,	-0.277172445754838010,	-0.277220486417795120,	-0.277268526387701050,	-0.277316565664436080,	-0.277364604247879290,	-0.277412642137910950,	-0.277460679334411490,	
+-0.277508715837259830,	-0.277556751646336420,	-0.277604786761521170,	-0.277652821182693910,	-0.277700854909735010,	-0.277748887942523560,	-0.277796920280939890,	-0.277844951924864360,	
+-0.277892982874176020,	-0.277941013128755240,	-0.277989042688481900,	-0.278037071553236370,	-0.278085099722897740,	-0.278133127197346400,	-0.278181153976462650,	-0.278229180060125540,	
+-0.278277205448215550,	-0.278325230140612500,	-0.278373254137196380,	-0.278421277437847560,	-0.278469300042445130,	-0.278517321950869420,	-0.278565343163000860,	-0.278613363678718530,	
+-0.278661383497902760,	-0.278709402620433530,	-0.278757421046191220,	-0.278805438775054980,	-0.278853455806905070,	-0.278901472141621590,	-0.278949487779084790,	-0.278997502719173900,	
+-0.279045516961769210,	-0.279093530506750790,	-0.279141543353998880,	-0.279189555503392750,	-0.279237566954812720,	-0.279285577708139220,	-0.279333587763251290,	-0.279381597120029410,	
+-0.279429605778353570,	-0.279477613738103700,	-0.279525620999160230,	-0.279573627561402250,	-0.279621633424710250,	-0.279669638588964540,	-0.279717643054044340,	-0.279765646819830020,	
+-0.279813649886201610,	-0.279861652253039440,	-0.279909653920222770,	-0.279957654887631970,	-0.280005655155146970,	-0.280053654722648320,	-0.280101653590015100,	-0.280149651757127690,	
+-0.280197649223866200,	-0.280245645990111040,	-0.280293642055741310,	-0.280341637420637450,	-0.280389632084679930,	-0.280437626047747910,	-0.280485619309721880,	-0.280533611870481760,	
+-0.280581603729907590,	-0.280629594887879860,	-0.280677585344277670,	-0.280725575098981550,	-0.280773564151871930,	-0.280821552502827980,	-0.280869540151730160,	-0.280917527098458460,	
+-0.280965513342893380,	-0.281013498884914060,	-0.281061483724401040,	-0.281109467861234700,	-0.281157451295294290,	-0.281205434026460200,	-0.281253416054612570,	-0.281301397379631450,	
+-0.281349378001397200,	-0.281397357919789090,	-0.281445337134687560,	-0.281493315645973130,	-0.281541293453525020,	-0.281589270557223600,	-0.281637246956949080,	-0.281685222652581830,	
+-0.281733197644001120,	-0.281781171931087430,	-0.281829145513720740,	-0.281877118391781700,	-0.281925090565149360,	-0.281973062033704310,	-0.282021032797326650,	-0.282069002855896810,	
+-0.282116972209294050,	-0.282164940857398850,	-0.282212908800091700,	-0.282260876037251860,	-0.282308842568759880,	-0.282356808394495730,	-0.282404773514339570,	-0.282452737928171940,	
+-0.282500701635871990,	-0.282548664637320310,	-0.282596626932397400,	-0.282644588520982510,	-0.282692549402956130,	-0.282740509578198350,	-0.282788469046589770,	-0.282836427808009610,	
+-0.282884385862338330,	-0.282932343209456090,	-0.282980299849243440,	-0.283028255781579590,	-0.283076211006345110,	-0.283124165523420070,	-0.283172119332685100,	-0.283220072434019370,	
+-0.283268024827303510,	-0.283315976512417970,	-0.283363927489242050,	-0.283411877757656310,	-0.283459827317540940,	-0.283507776168776370,	-0.283555724311241930,	-0.283603671744818210,	
+-0.283651618469385300,	-0.283699564484823750,	-0.283747509791012880,	-0.283795454387833270,	-0.283843398275164970,	-0.283891341452888630,	-0.283939283920883470,	-0.283987225679030120,	
+-0.284035166727209190,	-0.284083107065299880,	-0.284131046693182790,	-0.284178985610738070,	-0.284226923817845870,	-0.284274861314386840,	-0.284322798100240190,	-0.284370734175286580,	
+-0.284418669539406530,	-0.284466604192479430,	-0.284514538134385760,	-0.284562471365005790,	-0.284610403884220040,	-0.284658335691907850,	-0.284706266787949860,	-0.284754197172226160,	
+-0.284802126844617420,	-0.284850055805002940,	-0.284897984053263280,	-0.284945911589278680,	-0.284993838412929750,	-0.285041764524095800,	-0.285089689922657430,	-0.285137614608495240,	
+-0.285185538581488600,	-0.285233461841518100,	-0.285281384388463950,	-0.285329306222206370,	-0.285377227342625940,	-0.285425147749601980,	-0.285473067443015200,	-0.285520986422746150,	
+-0.285568904688674190,	-0.285616822240680020,	-0.285664739078643760,	-0.285712655202446100,	-0.285760570611966360,	-0.285808485307085190,	-0.285856399287682810,	-0.285904312553639850,	
+-0.285952225104835700,	-0.286000136941150950,	-0.286048048062465920,	-0.286095958468661150,	-0.286143868159616070,	-0.286191777135211320,	-0.286239685395327570,	-0.286287592939844130,	
+-0.286335499768641750,	-0.286383405881600610,	-0.286431311278601390,	-0.286479215959523470,	-0.286527119924247510,	-0.286575023172653710,	-0.286622925704622830,	-0.286670827520034140,	
+-0.286718728618768460,	-0.286766629000705930,	-0.286814528665727260,	-0.286862427613711830,	-0.286910325844540350,	-0.286958223358093460,	-0.287006120154250590,	-0.287054016232892390,	
+-0.287101911593899200,	-0.287149806237151200,	-0.287197700162529160,	-0.287245593369912400,	-0.287293485859181690,	-0.287341377630217610,	-0.287389268682899710,	-0.287437159017108650,	
+-0.287485048632724730,	-0.287532937529628550,	-0.287580825707699610,	-0.287628713166818650,	-0.287676599906865840,	-0.287724485927721980,	-0.287772371229266520,	-0.287820255811380100,	
+-0.287868139673943040,	-0.287916022816836090,	-0.287963905239938590,	-0.288011786943131400,	-0.288059667926295120,	-0.288107548189309230,	-0.288155427732054490,	-0.288203306554411230,	
+-0.288251184656259650,	-0.288299062037480570,	-0.288346938697953360,	-0.288394814637558840,	-0.288442689856177710,	-0.288490564353689420,	-0.288538438129974710,	-0.288586311184913900,	
+-0.288634183518387770,	-0.288682055130275730,	-0.288729926020458550,	-0.288777796188816550,	-0.288825665635230490,	-0.288873534359579850,	-0.288921402361745410,	-0.288969269641607410,	
+-0.289017136199046680,	-0.289065002033942700,	-0.289112867146176180,	-0.289160731535627940,	-0.289208595202177450,	-0.289256458145705440,	-0.289304320366092330,	-0.289352181863218820,	
+-0.289400042636964390,	-0.289447902687209930,	-0.289495762013835700,	-0.289543620616722450,	-0.289591478495749730,	-0.289639335650798360,	-0.289687192081748590,	-0.289735047788481300,	
+-0.289782902770875980,	-0.289830757028813390,	-0.289878610562174290,	-0.289926463370838270,	-0.289974315454686100,	-0.290022166813598160,	-0.290070017447454750,	-0.290117867356136760,	
+-0.290165716539523670,	-0.290213564997496290,	-0.290261412729935440,	-0.290309259736720620,	-0.290357106017732620,	-0.290404951572851900,	-0.290452796401959200,	-0.290500640504934070,	
+-0.290548483881657380,	-0.290596326532009450,	-0.290644168455871150,	-0.290692009653121970,	-0.290739850123642780,	-0.290787689867314010,	-0.290835528884016370,	-0.290883367173629560,	
+-0.290931204736034290,	-0.290979041571111430,	-0.291026877678740530,	-0.291074713058802450,	-0.291122547711177570,	-0.291170381635746320,	-0.291218214832389580,	-0.291266047300986870,	
+-0.291313879041419030,	-0.291361710053566920,	-0.291409540337310090,	-0.291457369892529410,	-0.291505198719105350,	-0.291553026816918690,	-0.291600854185849020,	-0.291648680825777220,	
+-0.291696506736584150,	-0.291744331918149410,	-0.291792156370353830,	-0.291839980093077880,	-0.291887803086201940,	-0.291935625349606930,	-0.291983446883172400,	-0.292031267686779280,	
+-0.292079087760308440,	-0.292126907103639420,	-0.292174725716653150,	-0.292222543599230110,	-0.292270360751251070,	-0.292318177172595730,	-0.292365992863144910,	-0.292413807822779150,	
+-0.292461622051379320,	-0.292509435548824970,	-0.292557248314997020,	-0.292605060349775960,	-0.292652871653042710,	-0.292700682224676820,	-0.292748492064559220,	-0.292796301172570830,	
+-0.292844109548591250,	-0.292891917192501410,	-0.292939724104181790,	-0.292987530283512820,	-0.293035335730375490,	-0.293083140444649340,	-0.293130944426215400,	-0.293178747674954500,	
+-0.293226550190746280,	-0.293274351973471740,	-0.293322153023011290,	-0.293369953339245870,	-0.293417752922055190,	-0.293465551771320050,	-0.293513349886921070,	-0.293561147268739160,	
+-0.293608943916653930,	-0.293656739830546350,	-0.293704535010296920,	-0.293752329455786610,	-0.293800123166895020,	-0.293847916143503090,	-0.293895708385491840,	-0.293943499892740880,	
+-0.293991290665131190,	-0.294039080702543250,	-0.294086870004857610,	-0.294134658571955250,	-0.294182446403715770,	-0.294230233500020200,	-0.294278019860749470,	-0.294325805485783240,	
+-0.294373590375002550,	-0.294421374528287870,	-0.294469157945520140,	-0.294516940626579130,	-0.294564722571345750,	-0.294612503779701000,	-0.294660284251524520,	-0.294708063986697410,	
+-0.294755842985100100,	-0.294803621246613130,	-0.294851398771117600,	-0.294899175558493150,	-0.294946951608620720,	-0.294994726921381340,	-0.295042501496654790,	-0.295090275334321920,	
+-0.295138048434263330,	-0.295185820796360130,	-0.295233592420491910,	-0.295281363306539700,	-0.295329133454384110,	-0.295376902863906050,	-0.295424671534985360,	-0.295472439467503010,	
+-0.295520206661339550,	-0.295567973116375950,	-0.295615738832492040,	-0.295663503809568740,	-0.295711268047487150,	-0.295759031546126930,	-0.295806794305369160,	-0.295854556325094390,	
+-0.295902317605183260,	-0.295950078145516720,	-0.295997837945974560,	-0.296045597006437840,	-0.296093355326787540,	-0.296141112906903430,	-0.296188869746666530,	-0.296236625845957450,	
+-0.296284381204657220,	-0.296332135822645610,	-0.296379889699803670,	-0.296427642836012030,	-0.296475395231151680,	-0.296523146885102450,	-0.296570897797745310,	-0.296618647968960980,	
+-0.296666397398630380,	-0.296714146086633430,	-0.296761894032851080,	-0.296809641237164410,	-0.296857387699453250,	-0.296905133419598620,	-0.296952878397481130,	-0.297000622632981880,	
+-0.297048366125980620,	-0.297096108876358460,	-0.297143850883996030,	-0.297191592148774440,	-0.297239332670573400,	-0.297287072449274050,	-0.297334811484756990,	-0.297382549776903370,	
+-0.297430287325592900,	-0.297478024130706730,	-0.297525760192125950,	-0.297573495509730330,	-0.297621230083400970,	-0.297668963913018500,	-0.297716696998463700,	-0.297764429339617500,	
+-0.297812160936359870,	-0.297859891788571810,	-0.297907621896134400,	-0.297955351258927580,	-0.298003079876832330,	-0.298050807749729420,	-0.298098534877499880,	-0.298146261260023640,	
+-0.298193986897181680,	-0.298241711788854780,	-0.298289435934924020,	-0.298337159335269280,	-0.298384881989771590,	-0.298432603898311720,	-0.298480325060770770,	-0.298528045477028550,	
+-0.298575765146966270,	-0.298623484070464960,	-0.298671202247404510,	-0.298718919677666060,	-0.298766636361130320,	-0.298814352297678000,	-0.298862067487190240,	-0.298909781929546870,	
+-0.298957495624629030,	-0.299005208572317880,	-0.299052920772493290,	-0.299100632225036410,	-0.299148342929827950,	-0.299196052886749000,	-0.299243762095679540,	-0.299291470556500680,	
+-0.299339178269093120,	-0.299386885233338060,	-0.299434591449115380,	-0.299482296916306180,	-0.299530001634791270,	-0.299577705604451740,	-0.299625408825167580,	-0.299673111296819840,	
+-0.299720813019289770,	-0.299768513992457300,	-0.299816214216203470,	-0.299863913690409100,	-0.299911612414955400,	-0.299959310389722230,	-0.300007007614590810,	-0.300054704089441850,	
+-0.300102399814156600,	-0.300150094788614870,	-0.300197789012697950,	-0.300245482486286520,	-0.300293175209261800,	-0.300340867181503710,	-0.300388558402893470,	-0.300436248873312270,	
+-0.300483938592640050,	-0.300531627560757960,	-0.300579315777546760,	-0.300627003242887330,	-0.300674689956660800,	-0.300722375918747060,	-0.300770061129027490,	-0.300817745587383110,	
+-0.300865429293693980,	-0.300913112247841230,	-0.300960794449705750,	-0.301008475899168680,	-0.301056156596110010,	-0.301103836540410950,	-0.301151515731952310,	-0.301199194170615250,	
+-0.301246871856279850,	-0.301294548788827220,	-0.301342224968138230,	-0.301389900394094130,	-0.301437575066574810,	-0.301485248985461580,	-0.301532922150635650,	-0.301580594561977000,	
+-0.301628266219366890,	-0.301675937122686030,	-0.301723607271815410,	-0.301771276666636170,	-0.301818945307028300,	-0.301866613192873060,	-0.301914280324051710,	-0.301961946700444240,	
+-0.302009612321931910,	-0.302057277188395590,	-0.302104941299716430,	-0.302152604655774540,	-0.302200267256451100,	-0.302247929101627070,	-0.302295590191183570,	-0.302343250525000660,	
+-0.302390910102959650,	-0.302438568924941420,	-0.302486226990827110,	-0.302533884300496820,	-0.302581540853831880,	-0.302629196650713470,	-0.302676851691021650,	-0.302724505974637680,	
+-0.302772159501442430,	-0.302819812271317270,	-0.302867464284142130,	-0.302915115539798270,	-0.302962766038166690,	-0.303010415779128630,	-0.303058064762564080,	-0.303105712988354370,	
+-0.303153360456380360,	-0.303201007166523370,	-0.303248653118663450,	-0.303296298312681900,	-0.303343942748460050,	-0.303391586425877880,	-0.303439229344816760,	-0.303486871505157570,	
+-0.303534512906781240,	-0.303582153549569020,	-0.303629793433400960,	-0.303677432558158430,	-0.303725070923722750,	-0.303772708529974010,	-0.303820345376793480,	-0.303867981464062020,	
+-0.303915616791661130,	-0.303963251359470720,	-0.304010885167372180,	-0.304058518215246430,	-0.304106150502974790,	-0.304153782030437360,	-0.304201412797515500,	-0.304249042804090100,	
+-0.304296672050042520,	-0.304344300535252850,	-0.304391928259602370,	-0.304439555222972560,	-0.304487181425243390,	-0.304534806866296300,	-0.304582431546012170,	-0.304630055464271960,	
+-0.304677678620957070,	-0.304725301015947530,	-0.304772922649124760,	-0.304820543520370080,	-0.304868163629563590,	-0.304915782976586780,	-0.304963401561320460,	-0.305011019383646050,	
+-0.305058636443443660,	-0.305106252740594720,	-0.305153868274980530,	-0.305201483046481260,	-0.305249097054978320,	-0.305296710300352600,	-0.305344322782485080,	-0.305391934501257230,	
+-0.305439545456549110,	-0.305487155648242080,	-0.305534765076217630,	-0.305582373740355850,	-0.305629981640538120,	-0.305677588776645410,	-0.305725195148559170,	-0.305772800756159540,	
+-0.305820405599327880,	-0.305868009677945250,	-0.305915612991892960,	-0.305963215541051270,	-0.306010817325301500,	-0.306058418344524740,	-0.306106018598602310,	-0.306153618087414430,	
+-0.306201216810842450,	-0.306248814768767920,	-0.306296411961070880,	-0.306344008387632870,	-0.306391604048334760,	-0.306439198943057710,	-0.306486793071683080,	-0.306534386434091030,	
+-0.306581979030162990,	-0.306629570859780430,	-0.306677161922823570,	-0.306724752219173780,	-0.306772341748712100,	-0.306819930511319950,	-0.306867518506877600,	-0.306915105735266420,	
+-0.306962692196367510,	-0.307010277890062300,	-0.307057862816230930,	-0.307105446974754950,	-0.307153030365515330,	-0.307200612988393570,	-0.307248194843269820,	-0.307295775930025610,	
+-0.307343356248542420,	-0.307390935798700360,	-0.307438514580380960,	-0.307486092593465320,	-0.307533669837834420,	-0.307581246313369750,	-0.307628822019951560,	-0.307676396957461300,	
+-0.307723971125780480,	-0.307771544524789330,	-0.307819117154369270,	-0.307866689014401450,	-0.307914260104767360,	-0.307961830425347140,	-0.308009399976022390,	-0.308056968756674540,	
+-0.308104536767183860,	-0.308152104007431820,	-0.308199670477299510,	-0.308247236176668050,	-0.308294801105418960,	-0.308342365263432390,	-0.308389928650589900,	-0.308437491266773060,	
+-0.308485053111862030,	-0.308532614185738350,	-0.308580174488283180,	-0.308627734019377930,	-0.308675292778902990,	-0.308722850766739780,	-0.308770407982769500,	-0.308817964426873590,	
+-0.308865520098932310,	-0.308913074998827250,	-0.308960629126439510,	-0.309008182481650630,	-0.309055735064340860,	-0.309103286874391760,	-0.309150837911684850,	-0.309198388176100460,	
+-0.309245937667520070,	-0.309293486385824820,	-0.309341034330895880,	-0.309388581502614780,	-0.309436127900861780,	-0.309483673525518480,	-0.309531218376466410,	-0.309578762453585900,	
+-0.309626305756758420,	-0.309673848285865250,	-0.309721390040787860,	-0.309768931021406570,	-0.309816471227602920,	-0.309864010659258120,	-0.309911549316253700,	-0.309959087198469980,	
+-0.310006624305788570,	-0.310054160638090600,	-0.310101696195257630,	-0.310149230977170010,	-0.310196764983709290,	-0.310244298214757130,	-0.310291830670193720,	-0.310339362349900780,	
+-0.310386893253759450,	-0.310434423381651340,	-0.310481952733456690,	-0.310529481309057160,	-0.310577009108333970,	-0.310624536131168640,	-0.310672062377441550,	-0.310719587847034300,	
+-0.310767112539828080,	-0.310814636455704560,	-0.310862159594543940,	-0.310909681956227980,	-0.310957203540638220,	-0.311004724347655030,	-0.311052244377160000,	-0.311099763629034410,	
+-0.311147282103159390,	-0.311194799799416610,	-0.311242316717686370,	-0.311289832857850330,	-0.311337348219790140,	-0.311384862803386180,	-0.311432376608520080,	-0.311479889635073000,	
+-0.311527401882926660,	-0.311574913351961360,	-0.311622424042058750,	-0.311669933953100110,	-0.311717443084967070,	-0.311764951437540020,	-0.311812459010700540,	-0.311859965804329900,	
+-0.311907471818309800,	-0.311954977052520620,	-0.312002481506843950,	-0.312049985181161560,	-0.312097488075353760,	-0.312144990189302200,	-0.312192491522888190,	-0.312239992075992960,	
+-0.312287491848498190,	-0.312334990840284210,	-0.312382489051232840,	-0.312429986481225610,	-0.312477483130143010,	-0.312524978997866690,	-0.312572474084277910,	-0.312619968389258370,	
+-0.312667461912688520,	-0.312714954654449980,	-0.312762446614424090,	-0.312809937792492440,	-0.312857428188535570,	-0.312904917802435180,	-0.312952406634072420,	-0.312999894683329060,	
+-0.313047381950085580,	-0.313094868434223630,	-0.313142354135624970,	-0.313189839054169970,	-0.313237323189740350,	-0.313284806542217460,	-0.313332289111482980,	-0.313379770897417310,	
+-0.313427251899902230,	-0.313474732118819040,	-0.313522211554049410,	-0.313569690205473870,	-0.313617168072974070,	-0.313664645156431390,	-0.313712121455727470,	-0.313759596970742850,	
+-0.313807071701359240,	-0.313854545647458400,	-0.313902018808920710,	-0.313949491185628040,	-0.313996962777461590,	-0.314044433584302730,	-0.314091903606033230,	-0.314139372842533570,	
+-0.314186841293685460,	-0.314234308959370660,	-0.314281775839469700,	-0.314329241933864250,	-0.314376707242435720,	-0.314424171765065820,	-0.314471635501635090,	-0.314519098452025300,	
+-0.314566560616117710,	-0.314614021993794180,	-0.314661482584935150,	-0.314708942389422430,	-0.314756401407137340,	-0.314803859637961700,	-0.314851317081775940,	-0.314898773738461920,	
+-0.314946229607901420,	-0.314993684689974850,	-0.315041138984564100,	-0.315088592491550520,	-0.315136045210815450,	-0.315183497142240700,	-0.315230948285706750,	-0.315278398641095470,	
+-0.315325848208288570,	-0.315373296987166650,	-0.315420744977611520,	-0.315468192179504450,	-0.315515638592727410,	-0.315563084217160780,	-0.315610529052686490,	-0.315657973099185860,	
+-0.315705416356540700,	-0.315752858824631610,	-0.315800300503340350,	-0.315847741392548340,	-0.315895181492137410,	-0.315942620801988090,	-0.315990059321982260,	-0.316037497052001680,	
+-0.316084933991926890,	-0.316132370141639810,	-0.316179805501021820,	-0.316227240069954670,	-0.316274673848319090,	-0.316322106835996760,	-0.316369539032869180,	-0.316416970438818170,	
+-0.316464401053724310,	-0.316511830877469480,	-0.316559259909935050,	-0.316606688151002900,	-0.316654115600553570,	-0.316701542258469030,	-0.316748968124630990,	-0.316796393198920110,	
+-0.316843817481218260,	-0.316891240971406860,	-0.316938663669367400,	-0.316986085574981650,	-0.317033506688130300,	-0.317080927008695170,	-0.317128346536558140,	-0.317175765271599800,	
+-0.317223183213702080,	-0.317270600362746400,	-0.317318016718614650,	-0.317365432281187410,	-0.317412847050346610,	-0.317460261025973690,	-0.317507674207950510,	-0.317555086596157720,	
+-0.317602498190477260,	-0.317649908990790540,	-0.317697318996979450,	-0.317744728208924630,	-0.317792136626508070,	-0.317839544249611530,	-0.317886951078115710,	-0.317934357111902490,	
+-0.317981762350853400,	-0.318029166794849940,	-0.318076570443773910,	-0.318123973297506080,	-0.318171375355928320,	-0.318218776618922510,	-0.318266177086369400,	-0.318313576758150810,	
+-0.318360975634148220,	-0.318408373714243690,	-0.318455770998317790,	-0.318503167486252460,	-0.318550563177929180,	-0.318597958073229990,	-0.318645352172035430,	-0.318692745474227490,	
+-0.318740137979687700,	-0.318787529688297930,	-0.318834920599939010,	-0.318882310714492690,	-0.318929700031841070,	-0.318977088551864800,	-0.319024476274445800,	-0.319071863199465570,	
+-0.319119249326806130,	-0.319166634656348150,	-0.319214019187973540,	-0.319261402921563910,	-0.319308785857001230,	-0.319356167994166110,	-0.319403549332940630,	-0.319450929873206220,	
+-0.319498309614844930,	-0.319545688557737460,	-0.319593066701765740,	-0.319640444046811800,	-0.319687820592756300,	-0.319735196339481280,	-0.319782571286868270,	-0.319829945434798810,	
+-0.319877318783154900,	-0.319924691331817280,	-0.319972063080667950,	-0.320019434029588880,	-0.320066804178460780,	-0.320114173527165700,	-0.320161542075585170,	-0.320208909823601170,	
+-0.320256276771094530,	-0.320303642917947160,	-0.320351008264040730,	-0.320398372809257150,	-0.320445736553477250,	-0.320493099496583000,	-0.320540461638456010,	-0.320587822978978250,	
+-0.320635183518030550,	-0.320682543255494890,	-0.320729902191253300,	-0.320777260325186500,	-0.320824617657176570,	-0.320871974187105110,	-0.320919329914853670,	-0.320966684840304380,	
+-0.321014038963337910,	-0.321061392283836400,	-0.321108744801681780,	-0.321156096516754860,	-0.321203447428937750,	-0.321250797538112030,	-0.321298146844159690,	-0.321345495346961610,	
+-0.321392843046399760,	-0.321440189942356180,	-0.321487536034711750,	-0.321534881323348510,	-0.321582225808148050,	-0.321629569488992020,	-0.321676912365762460,	-0.321724254438340240,	
+-0.321771595706607350,	-0.321818936170445880,	-0.321866275829736700,	-0.321913614684361800,	-0.321960952734202890,	-0.322008289979141990,	-0.322055626419059940,	-0.322102962053838810,	
+-0.322150296883360330,	-0.322197630907506470,	-0.322244964126158160,	-0.322292296539197440,	-0.322339628146505960,	-0.322386958947965820,	-0.322434288943457880,	-0.322481618132864190,	
+-0.322528946516066890,	-0.322576274092946810,	-0.322623600863386040,	-0.322670926827266280,	-0.322718251984469180,	-0.322765576334876900,	-0.322812899878370250,	-0.322860222614831380,	
+-0.322907544544142330,	-0.322954865666183980,	-0.323002185980838520,	-0.323049505487987550,	-0.323096824187513290,	-0.323144142079296480,	-0.323191459163219340,	-0.323238775439163570,	
+-0.323286090907011270,	-0.323333405566643360,	-0.323380719417941890,	-0.323428032460788660,	-0.323475344695065730,	-0.323522656120654010,	-0.323569966737435710,	-0.323617276545292880,	
+-0.323664585544106430,	-0.323711893733758530,	-0.323759201114130870,	-0.323806507685105600,	-0.323853813446563720,	-0.323901118398387260,	-0.323948422540458030,	-0.323995725872658120,	
+-0.324043028394868540,	-0.324090330106971360,	-0.324137631008848350,	-0.324184931100381660,	-0.324232230381452270,	-0.324279528851942280,	-0.324326826511733890,	-0.324374123360707980,	
+-0.324421419398746800,	-0.324468714625732070,	-0.324516009041545540,	-0.324563302646069420,	-0.324610595439184630,	-0.324657887420773340,	-0.324705178590717740,	-0.324752468948898750,	
+-0.324799758495198650,	-0.324847047229499140,	-0.324894335151682420,	-0.324941622261629430,	-0.324988908559222410,	-0.325036194044343090,	-0.325083478716873710,	-0.325130762576695260,	
+-0.325178045623689850,	-0.325225327857739330,	-0.325272609278725920,	-0.325319889886530600,	-0.325367169681035520,	-0.325414448662122930,	-0.325461726829673840,	-0.325509004183570370,	
+-0.325556280723694410,	-0.325603556449927780,	-0.325650831362152670,	-0.325698105460250020,	-0.325745378744102140,	-0.325792651213591240,	-0.325839922868598310,	-0.325887193709005540,	
+-0.325934463734694810,	-0.325981732945548330,	-0.326029001341447080,	-0.326076268922273320,	-0.326123535687908920,	-0.326170801638236090,	-0.326218066773135810,	-0.326265331092490400,	
+-0.326312594596181670,	-0.326359857284091840,	-0.326407119156101930,	-0.326454380212094280,	-0.326501640451951070,	-0.326548899875553360,	-0.326596158482783390,	-0.326643416273523000,	
+-0.326690673247654500,	-0.326737929405058910,	-0.326785184745618460,	-0.326832439269215120,	-0.326879692975731050,	-0.326926945865047340,	-0.326974197937046240,	-0.327021449191609690,	
+-0.327068699628619900,	-0.327115949247957950,	-0.327163198049506110,	-0.327210446033146750,	-0.327257693198760800,	-0.327304939546230630,	-0.327352185075438170,	-0.327399429786265180,	
+-0.327446673678594040,	-0.327493916752305820,	-0.327541159007282810,	-0.327588400443407310,	-0.327635641060560370,	-0.327682880858624350,	-0.327730119837481130,	-0.327777357997013020,	
+-0.327824595337101120,	-0.327871831857627690,	-0.327919067558474720,	-0.327966302439524520,	-0.328013536500658060,	-0.328060769741757850,	-0.328108002162705640,	-0.328155233763383900,	
+-0.328202464543673630,	-0.328249694503457200,	-0.328296923642616980,	-0.328344151961034000,	-0.328391379458590650,	-0.328438606135168840,	-0.328485831990650510,	-0.328533057024918030,	
+-0.328580281237852550,	-0.328627504629336260,	-0.328674727199251670,	-0.328721948947479860,	-0.328769169873903200,	-0.328816389978403570,	-0.328863609260863390,	-0.328910827721163810,	
+-0.328958045359187100,	-0.329005262174815290,	-0.329052478167930760,	-0.329099693338414660,	-0.329146907686149240,	-0.329194121211016600,	-0.329241333912899060,	-0.329288545791677770,	
+-0.329335756847235150,	-0.329382967079453530,	-0.329430176488214040,	-0.329477385073399130,	-0.329524592834890770,	-0.329571799772571340,	-0.329619005886322040,	-0.329666211176025180,	
+-0.329713415641562760,	-0.329760619282817250,	-0.329807822099669800,	-0.329855024092002790,	-0.329902225259698200,	-0.329949425602638460,	-0.329996625120704710,	-0.330043823813779450,	
+-0.330091021681745030,	-0.330138218724482620,	-0.330185414941874700,	-0.330232610333803240,	-0.330279804900150240,	-0.330326998640798120,	-0.330374191555628140,	-0.330421383644522610,	
+-0.330468574907364090,	-0.330515765344033710,	-0.330562954954413960,	-0.330610143738386760,	-0.330657331695834610,	-0.330704518826638760,	-0.330751705130681580,	-0.330798890607845120,	
+-0.330846075258011910,	-0.330893259081063040,	-0.330940442076881060,	-0.330987624245347940,	-0.331034805586346240,	-0.331081986099757030,	-0.331129165785462920,	-0.331176344643346280,	
+-0.331223522673288360,	-0.331270699875171660,	-0.331317876248878150,	-0.331365051794289990,	-0.331412226511289650,	-0.331459400399758300,	-0.331506573459578460,	-0.331553745690632560,	
+-0.331600917092801930,	-0.331648087665968980,	-0.331695257410015760,	-0.331742426324824920,	-0.331789594410277500,	-0.331836761666256140,	-0.331883928092642890,	-0.331931093689320220,	
+-0.331978258456169410,	-0.332025422393072980,	-0.332072585499912920,	-0.332119747776571880,	-0.332166909222931020,	-0.332214069838872860,	-0.332261229624280010,	-0.332308388579033610,	
+-0.332355546703016260,	-0.332402703996110050,	-0.332449860458197520,	-0.332497016089159880,	-0.332544170888879720,	-0.332591324857239130,	-0.332638477994120660,	-0.332685630299405570,	
+-0.332732781772976380,	-0.332779932414715260,	-0.332827082224504740,	-0.332874231202226030,	-0.332921379347761840,	-0.332968526660994520,	-0.333015673141805520,	-0.333062818790077380,	
+-0.333109963605692120,	-0.333157107588531950,	-0.333204250738479480,	-0.333251393055415960,	-0.333298534539223920,	-0.333345675189785970,	-0.333392815006983420,	-0.333439953990698870,	
+-0.333487092140814400,	-0.333534229457212620,	-0.333581365939774830,	-0.333628501588383640,	-0.333675636402921190,	-0.333722770383270080,	-0.333769903529311630,	-0.333817035840928420,	
+-0.333864167318002610,	-0.333911297960416800,	-0.333958427768052350,	-0.334005556740791800,	-0.334052684878517800,	-0.334099812181111620,	-0.334146938648455960,	-0.334194064280432970,	
+-0.334241189076924790,	-0.334288313037814030,	-0.334335436162982110,	-0.334382558452311570,	-0.334429679905685120,	-0.334476800522983950,	-0.334523920304090840,	-0.334571039248887920,	
+-0.334618157357257860,	-0.334665274629081910,	-0.334712391064242830,	-0.334759506662623160,	-0.334806621424104330,	-0.334853735348568940,	-0.334900848435899180,	-0.334947960685977320,	
+-0.334995072098686010,	-0.335042182673906560,	-0.335089292411521690,	-0.335136401311413980,	-0.335183509373464860,	-0.335230616597556930,	-0.335277722983572500,	-0.335324828531394170,	
+-0.335371933240903360,	-0.335419037111982680,	-0.335466140144514480,	-0.335513242338381260,	-0.335560343693464600,	-0.335607444209647000,	-0.335654543886810870,	-0.335701642724838710,	
+-0.335748740723612100,	-0.335795837883013590,	-0.335842934202925940,	-0.335890029683230510,	-0.335937124323810010,	-0.335984218124546760,	-0.336031311085322910,	-0.336078403206021170,	
+-0.336125494486523070,	-0.336172584926711200,	-0.336219674526468280,	-0.336266763285675730,	-0.336313851204216310,	-0.336360938281972280,	-0.336408024518826290,	-0.336455109914659820,	
+-0.336502194469355590,	-0.336549278182795900,	-0.336596361054863400,	-0.336643443085439530,	-0.336690524274407150,	-0.336737604621648370,	-0.336784684127046040,	-0.336831762790481600,	
+-0.336878840611837760,	-0.336925917590997210,	-0.336972993727841450,	-0.337020069022253180,	-0.337067143474114760,	-0.337114217083308520,	-0.337161289849717110,	-0.337208361773222050,	
+-0.337255432853706130,	-0.337302503091051980,	-0.337349572485141190,	-0.337396641035856480,	-0.337443708743080160,	-0.337490775606694990,	-0.337537841626582460,	-0.337584906802625320,	
+-0.337631971134706390,	-0.337679034622707040,	-0.337726097266510090,	-0.337773159065997970,	-0.337820220021052890,	-0.337867280131557700,	-0.337914339397393900,	-0.337961397818444250,	
+-0.338008455394591510,	-0.338055512125717270,	-0.338102568011704190,	-0.338149623052434680,	-0.338196677247791570,	-0.338243730597656330,	-0.338290783101911800,	-0.338337834760440270,	
+-0.338384885573124570,	-0.338431935539846240,	-0.338478984660488090,	-0.338526032934932440,	-0.338573080363062160,	-0.338620126944758790,	-0.338667172679905040,	-0.338714217568383820,	
+-0.338761261610076640,	-0.338808304804866290,	-0.338855347152635160,	-0.338902388653265660,	-0.338949429306640630,	-0.338996469112641640,	-0.339043508071151410,	-0.339090546182052870,	
+-0.339137583445227540,	-0.339184619860558260,	-0.339231655427927440,	-0.339278690147217840,	-0.339325724018311130,	-0.339372757041090160,	-0.339419789215437250,	-0.339466820541235280,	
+-0.339513851018365840,	-0.339560880646711800,	-0.339607909426155540,	-0.339654937356579920,	-0.339701964437866540,	-0.339748990669898280,	-0.339796016052557880,	-0.339843040585727120,	
+-0.339890064269288690,	-0.339937087103125150,	-0.339984109087119290,	-0.340031130221152720,	-0.340078150505108310,	-0.340125169938868600,	-0.340172188522316340,	-0.340219206255333200,	
+-0.340266223137802030,	-0.340313239169605260,	-0.340360254350625890,	-0.340407268680745390,	-0.340454282159846800,	-0.340501294787812880,	-0.340548306564525280,	-0.340595317489866930,	
+-0.340642327563720320,	-0.340689336785967860,	-0.340736345156492480,	-0.340783352675175840,	-0.340830359341900810,	-0.340877365156550320,	-0.340924370119005950,	-0.340971374229150690,	
+-0.341018377486866970,	-0.341065379892037720,	-0.341112381444544640,	-0.341159382144270550,	-0.341206381991098100,	-0.341253380984910040,	-0.341300379125588080,	-0.341347376413015270,	
+-0.341394372847073910,	-0.341441368427647110,	-0.341488363154616450,	-0.341535357027864920,	-0.341582350047275330,	-0.341629342212729500,	-0.341676333524110310,	-0.341723323981300290,	
+-0.341770313584181970,	-0.341817302332638300,	-0.341864290226550900,	-0.341911277265802840,	-0.341958263450276970,	-0.342005248779855000,	-0.342052233254419910,	-0.342099216873854250,	
+-0.342146199638040990,	-0.342193181546861790,	-0.342240162600199630,	-0.342287142797937090,	-0.342334122139957120,	-0.342381100626141410,	-0.342428078256372950,	-0.342475055030534270,	
+-0.342522030948508360,	-0.342569006010176980,	-0.342615980215423110,	-0.342662953564129680,	-0.342709926056178450,	-0.342756897691452400,	-0.342803868469834130,	-0.342850838391206610,	
+-0.342897807455451560,	-0.342944775662451960,	-0.342991743012090460,	-0.343038709504250030,	-0.343085675138812380,	-0.343132639915660560,	-0.343179603834677100,	-0.343226566895745100,	
+-0.343273529098746260,	-0.343320490443563550,	-0.343367450930080090,	-0.343414410558177560,	-0.343461369327739020,	-0.343508327238647050,	-0.343555284290784250,	-0.343602240484033650,	
+-0.343649195818277020,	-0.343696150293397450,	-0.343743103909277870,	-0.343790056665800150,	-0.343837008562847270,	-0.343883959600301880,	-0.343930909778047020,	-0.343977859095964460,	
+-0.344024807553937220,	-0.344071755151847960,	-0.344118701889579770,	-0.344165647767014420,	-0.344212592784034880,	-0.344259536940523910,	-0.344306480236364510,	-0.344353422671438480,	
+-0.344400364245628920,	-0.344447304958818870,	-0.344494244810890080,	-0.344541183801725710,	-0.344588121931208410,	-0.344635059199220770,	-0.344681995605645940,	-0.344728931150365680,	
+-0.344775865833263080,	-0.344822799654221250,	-0.344869732613121980,	-0.344916664709848390,	-0.344963595944283160,	-0.345010526316309350,	-0.345057455825808770,	-0.345104384472664620,	
+-0.345151312256759430,	-0.345198239177976430,	-0.345245165236197420,	-0.345292090431305490,	-0.345339014763183290,	-0.345385938231713980,	-0.345432860836779430,	-0.345479782578262730,	
+-0.345526703456047020,	-0.345573623470014080,	-0.345620542620047100,	-0.345667460906028790,	-0.345714378327842240,	-0.345761294885369270,	-0.345808210578493090,	-0.345855125407096400,	
+-0.345902039371062340,	-0.345948952470272740,	-0.345995864704610740,	-0.346042776073959110,	-0.346089686578200940,	-0.346136596217218100,	-0.346183504990893840,	-0.346230412899111160,	
+-0.346277319941752090,	-0.346324226118699730,	-0.346371131429836780,	-0.346418035875045990,	-0.346464939454210530,	-0.346511842167212310,	-0.346558744013934490,	-0.346605644994260220,	
+-0.346652545108071420,	-0.346699444355251240,	-0.346746342735682500,	-0.346793240249248290,	-0.346840136895830540,	-0.346887032675312460,	-0.346933927587576800,	-0.346980821632506760,	
+-0.347027714809984230,	-0.347074607119892410,	-0.347121498562114110,	-0.347168389136532420,	-0.347215278843029380,	-0.347262167681488150,	-0.347309055651791930,	-0.347355942753822590,	
+-0.347402828987463440,	-0.347449714352597190,	-0.347496598849106720,	-0.347543482476875110,	-0.347590365235784400,	-0.347637247125717750,	-0.347684128146558410,	-0.347731008298188370,	
+-0.347777887580490770,	-0.347824765993348440,	-0.347871643536644630,	-0.347918520210261320,	-0.347965396014081660,	-0.348012270947988980,	-0.348059145011865190,	-0.348106018205593500,	
+-0.348152890529056790,	-0.348199761982137870,	-0.348246632564719940,	-0.348293502276684990,	-0.348340371117916330,	-0.348387239088297160,	-0.348434106187709420,	-0.348480972416036480,	
+-0.348527837773161100,	-0.348574702258966530,	-0.348621565873334760,	-0.348668428616149110,	-0.348715290487292380,	-0.348762151486647850,	-0.348809011614097500,	-0.348855870869524630,	
+-0.348902729252812070,	-0.348949586763843130,	-0.348996443402499800,	-0.349043299168665330,	-0.349090154062223100,	-0.349137008083055030,	-0.349183861231044390,	-0.349230713506074150,	
+-0.349277564908027140,	-0.349324415436786610,	-0.349371265092234650,	-0.349418113874254480,	-0.349464961782729460,	-0.349511808817541620,	-0.349558654978574300,	-0.349605500265710300,	
+-0.349652344678832990,	-0.349699188217824360,	-0.349746030882567780,	-0.349792872672946120,	-0.349839713588842750,	-0.349886553630139600,	-0.349933392796720090,	-0.349980231088467150,	
+-0.350027068505263990,	-0.350073905046992760,	-0.350120740713536770,	-0.350167575504779340,	-0.350214409420602560,	-0.350261242460889740,	-0.350308074625523820,	-0.350354905914387730,	
+-0.350401736327364770,	-0.350448565864337090,	-0.350495394525187960,	-0.350542222309800760,	-0.350589049218057610,	-0.350635875249841860,	-0.350682700405036350,	-0.350729524683524580,	
+-0.350776348085188540,	-0.350823170609911640,	-0.350869992257577200,	-0.350916813028067380,	-0.350963632921265530,	-0.351010451937054660,	-0.351057270075317560,	-0.351104087335937790,	
+-0.351150903718797310,	-0.351197719223779630,	-0.351244533850768040,	-0.351291347599644700,	-0.351338160470292980,	-0.351384972462595870,	-0.351431783576436730,	-0.351478593811697770,	
+-0.351525403168262250,	-0.351572211646013270,	-0.351619019244834190,	-0.351665825964607100,	-0.351712631805215450,	-0.351759436766542260,	-0.351806240848470900,	-0.351853044050883470,	
+-0.351899846373663450,	-0.351946647816694210,	-0.351993448379857960,	-0.352040248063038130,	-0.352087046866117640,	-0.352133844788979520,	-0.352180641831507210,	-0.352227437993582910,	
+-0.352274233275090000,	-0.352321027675911890,	-0.352367821195930800,	-0.352414613835030200,	-0.352461405593093020,	-0.352508196470002750,	-0.352554986465641600,	-0.352601775579892970,	
+-0.352648563812639930,	-0.352695351163765880,	-0.352742137633152990,	-0.352788923220684780,	-0.352835707926244300,	-0.352882491749714920,	-0.352929274690978960,	-0.352976056749919720,	
+-0.353022837926420810,	-0.353069618220364420,	-0.353116397631633940,	-0.353163176160112450,	-0.353209953805683490,	-0.353256730568229150,	-0.353303506447633030,	-0.353350281443778170,	
+-0.353397055556547990,	-0.353443828785824750,	-0.353490601131492000,	-0.353537372593432650,	-0.353584143171530360,	-0.353630912865667280,	-0.353677681675726880,	-0.353724449601592720,	
+-0.353771216643147040,	-0.353817982800273320,	-0.353864748072854620,	-0.353911512460774010,	-0.353958275963915100,	-0.354005038582160040,	-0.354051800315392410,	-0.354098561163495700,	
+-0.354145321126352160,	-0.354192080203845350,	-0.354238838395858290,	-0.354285595702274580,	-0.354332352122976420,	-0.354379107657847410,	-0.354425862306770640,	-0.354472616069629650,	
+-0.354519368946306700,	-0.354566120936685270,	-0.354612872040648560,	-0.354659622258080120,	-0.354706371588862200,	-0.354753120032878340,	-0.354799867590012090,	-0.354846614260145740,	
+-0.354893360043162910,	-0.354940104938946620,	-0.354986848947380140,	-0.355033592068346890,	-0.355080334301729250,	-0.355127075647410810,	-0.355173816105275040,	-0.355220555675204390,	
+-0.355267294357082260,	-0.355314032150791990,	-0.355360769056217000,	-0.355407505073239650,	-0.355454240201743600,	-0.355500974441611880,	-0.355547707792728210,	-0.355594440254974830,	
+-0.355641171828235350,	-0.355687902512392910,	-0.355734632307331160,	-0.355781361212932410,	-0.355828089229080270,	-0.355874816355658260,	-0.355921542592548880,	-0.355968267939635600,	
+-0.356014992396801620,	-0.356061715963930600,	-0.356108438640904910,	-0.356155160427608090,	-0.356201881323923390,	-0.356248601329734400,	-0.356295320444923460,	-0.356342038669374250,	
+-0.356388756002969930,	-0.356435472445594150,	-0.356482187997129220,	-0.356528902657458900,	-0.356575616426466680,	-0.356622329304035040,	-0.356669041290047560,	-0.356715752384387460,	
+-0.356762462586938000,	-0.356809171897582820,	-0.356855880316204240,	-0.356902587842686030,	-0.356949294476911700,	-0.356996000218763760,	-0.357042705068125800,	-0.357089409024881070,	
+-0.357136112088913270,	-0.357182814260104730,	-0.357229515538339200,	-0.357276215923499840,	-0.357322915415470340,	-0.357369614014133200,	-0.357416311719371990,	-0.357463008531069990,	
+-0.357509704449110900,	-0.357556399473377140,	-0.357603093603752360,	-0.357649786840120280,	-0.357696479182363300,	-0.357743170630365150,	-0.357789861184009070,	-0.357836550843178340,	
+-0.357883239607756640,	-0.357929927477626420,	-0.357976614452671370,	-0.358023300532775200,	-0.358069985717820390,	-0.358116670007690600,	-0.358163353402269120,	-0.358210035901439680,	
+-0.358256717505084750,	-0.358303398213088040,	-0.358350078025332810,	-0.358396756941702810,	-0.358443434962080480,	-0.358490112086349570,	-0.358536788314393400,	-0.358583463646095670,	
+-0.358630138081338870,	-0.358676811620006700,	-0.358723484261982920,	-0.358770156007150070,	-0.358816826855391740,	-0.358863496806591410,	-0.358910165860632730,	-0.358956834017398200,	
+-0.359003501276771610,	-0.359050167638636290,	-0.359096833102875930,	-0.359143497669373090,	-0.359190161338011520,	-0.359236824108674520,	-0.359283485981245880,	-0.359330146955608110,	
+-0.359376807031644980,	-0.359423466209240210,	-0.359470124488276420,	-0.359516781868637280,	-0.359563438350206210,	-0.359610093932866530,	-0.359656748616501990,	-0.359703402400995240,	
+-0.359750055286229940,	-0.359796707272089900,	-0.359843358358457710,	-0.359890008545217130,	-0.359936657832251540,	-0.359983306219444690,	-0.360029953706679170,	-0.360076600293838760,	
+-0.360123245980806860,	-0.360169890767467250,	-0.360216534653702460,	-0.360263177639396410,	-0.360309819724432380,	-0.360356460908694220,	-0.360403101192064480,	-0.360449740574426970,	
+-0.360496379055665560,	-0.360543016635662790,	-0.360589653314302430,	-0.360636289091468000,	-0.360682923967042820,	-0.360729557940910720,	-0.360776191012954330,	-0.360822823183057470,	
+-0.360869454451103970,	-0.360916084816976460,	-0.360962714280558650,	-0.361009342841734140,	-0.361055970500386620,	-0.361102597256398760,	-0.361149223109654470,	-0.361195848060037460,	
+-0.361242472107430490,	-0.361289095251717260,	-0.361335717492781370,	-0.361382338830506130,	-0.361428959264775470,	-0.361475578795472040,	-0.361522197422479600,	-0.361568815145682120,	
+-0.361615431964962210,	-0.361662047880203670,	-0.361708662891290060,	-0.361755276998105170,	-0.361801890200531660,	-0.361848502498453460,	-0.361895113891753990,	-0.361941724380317130,	
+-0.361988333964025580,	-0.362034942642763150,	-0.362081550416413430,	-0.362128157284860200,	-0.362174763247986140,	-0.362221368305675250,	-0.362267972457811280,	-0.362314575704277000,	
+-0.362361178044956270,	-0.362407779479732630,	-0.362454380008489510,	-0.362500979631110830,	-0.362547578347479300,	-0.362594176157478850,	-0.362640773060993350,	-0.362687369057905550,	
+-0.362733964148099270,	-0.362780558331458110,	-0.362827151607865940,	-0.362873743977205510,	-0.362920335439360700,	-0.362966925994215090,	-0.363013515641652520,	-0.363060104381555780,	
+-0.363106692213808810,	-0.363153279138295040,	-0.363199865154898550,	-0.363246450263501940,	-0.363293034463989200,	-0.363339617756244350,	-0.363386200140150000,	-0.363432781615590120,	
+-0.363479362182448310,	-0.363525941840608100,	-0.363572520589953490,	-0.363619098430367100,	-0.363665675361733000,	-0.363712251383935090,	-0.363758826496856150,	-0.363805400700380200,	
+-0.363851973994390680,	-0.363898546378771670,	-0.363945117853405890,	-0.363991688418177250,	-0.364038258072969860,	-0.364084826817666410,	-0.364131394652150890,	-0.364177961576306890,	
+-0.364224527590018000,	-0.364271092693168150,	-0.364317656885640220,	-0.364364220167318060,	-0.364410782538085840,	-0.364457343997826260,	-0.364503904546423290,	-0.364550464183760530,	
+-0.364597022909722070,	-0.364643580724190560,	-0.364690137627050210,	-0.364736693618184450,	-0.364783248697477360,	-0.364829802864811760,	-0.364876356120071690,	-0.364922908463140680,	
+-0.364969459893902840,	-0.365016010412240910,	-0.365062560018038940,	-0.365109108711181020,	-0.365155656491549910,	-0.365202203359029640,	-0.365248749313503870,	-0.365295294354856250,	
+-0.365341838482970750,	-0.365388381697730300,	-0.365434923999018890,	-0.365481465386720550,	-0.365528005860718150,	-0.365574545420895740,	-0.365621084067137000,	-0.365667621799325880,	
+-0.365714158617345350,	-0.365760694521079450,	-0.365807229510411780,	-0.365853763585226420,	-0.365900296745406250,	-0.365946828990835360,	-0.365993360321397400,	-0.366039890736976460,	
+-0.366086420237455360,	-0.366132948822718180,	-0.366179476492649090,	-0.366226003247130890,	-0.366272529086047680,	-0.366319054009283110,	-0.366365578016721370,	-0.366412101108245240,	
+-0.366458623283738900,	-0.366505144543085970,	-0.366551664886170580,	-0.366598184312875610,	-0.366644702823085200,	-0.366691220416683060,	-0.366737737093553230,	-0.366784252853578690,	
+-0.366830767696643470,	-0.366877281622631780,	-0.366923794631426440,	-0.366970306722911640,	-0.367016817896971050,	-0.367063328153488470,	-0.367109837492347930,	-0.367156345913432380,	
+-0.367202853416626010,	-0.367249360001812910,	-0.367295865668875950,	-0.367342370417699350,	-0.367388874248166850,	-0.367435377160162560,	-0.367481879153569450,	-0.367528380228271560,	
+-0.367574880384152760,	-0.367621379621097200,	-0.367667877938987750,	-0.367714375337708620,	-0.367760871817143560,	-0.367807367377176730,	-0.367853862017691050,	-0.367900355738570720,	
+-0.367946848539699890,	-0.367993340420961550,	-0.368039831382239890,	-0.368086321423418570,	-0.368132810544381520,	-0.368179298745012820,	-0.368225786025195510,	-0.368272272384813690,	
+-0.368318757823751620,	-0.368365242341892220,	-0.368411725939119750,	-0.368458208615317920,	-0.368504690370371040,	-0.368551171204161980,	-0.368597651116575000,	-0.368644130107493860,	
+-0.368690608176802880,	-0.368737085324384930,	-0.368783561550124260,	-0.368830036853904700,	-0.368876511235610440,	-0.368922984695124470,	-0.368969457232331100,	-0.369015928847114480,	
+-0.369062399539357600,	-0.369108869308944710,	-0.369155338155759680,	-0.369201806079686720,	-0.369248273080608810,	-0.369294739158410270,	-0.369341204312974790,	-0.369387668544186810,	
+-0.369434131851929190,	-0.369480594236086260,	-0.369527055696541820,	-0.369573516233180190,	-0.369619975845884300,	-0.369666434534538510,	-0.369712892299027040,	-0.369759349139232920,	
+-0.369805805055040460,	-0.369852260046333480,	-0.369898714112995800,	-0.369945167254911830,	-0.369991619471964460,	-0.370038070764038050,	-0.370084521131016920,	-0.370130970572784050,	
+-0.370177419089223750,	-0.370223866680219890,	-0.370270313345656740,	-0.370316759085417500,	-0.370363203899386260,	-0.370409647787447060,	-0.370456090749484160,	-0.370502532785380590,	
+-0.370548973895020730,	-0.370595414078288390,	-0.370641853335067940,	-0.370688291665242480,	-0.370734729068696260,	-0.370781165545313650,	-0.370827601094977700,	-0.370874035717572710,	
+-0.370920469412982680,	-0.370966902181091460,	-0.371013334021783440,	-0.371059764934941580,	-0.371106194920450380,	-0.371152623978194100,	-0.371199052108055820,	-0.371245479309919910,	
+-0.371291905583670310,	-0.371338330929191380,	-0.371384755346366220,	-0.371431178835079150,	-0.371477601395214130,	-0.371524023026655490,	-0.371570443729286440,	-0.371616863502991220,	
+-0.371663282347653890,	-0.371709700263158750,	-0.371756117249388950,	-0.371802533306228870,	-0.371848948433562810,	-0.371895362631274040,	-0.371941775899246820,	-0.371988188237365180,	
+-0.372034599645513440,	-0.372081010123574860,	-0.372127419671433700,	-0.372173828288974000,	-0.372220235976080170,	-0.372266642732635320,	-0.372313048558523870,	-0.372359453453629750,	
+-0.372405857417837490,	-0.372452260451030140,	-0.372498662553092110,	-0.372545063723907890,	-0.372591463963360570,	-0.372637863271334580,	-0.372684261647713900,	-0.372730659092382620,	
+-0.372777055605225120,	-0.372823451186124530,	-0.372869845834965300,	-0.372916239551631890,	-0.372962632336007460,	-0.373009024187976490,	-0.373055415107422910,	-0.373101805094231240,	
+-0.373148194148284600,	-0.373194582269467500,	-0.373240969457664000,	-0.373287355712758400,	-0.373333741034634070,	-0.373380125423175340,	-0.373426508878266280,	-0.373472891399791400,	
+-0.373519272987633880,	-0.373565653641678150,	-0.373612033361808700,	-0.373658412147908790,	-0.373704789999862840,	-0.373751166917554890,	-0.373797542900869030,	-0.373843917949689740,	
+-0.373890292063900230,	-0.373936665243385040,	-0.373983037488028520,	-0.374029408797714070,	-0.374075779172326040,	-0.374122148611748580,	-0.374168517115866130,	-0.374214884684562040,	
+-0.374261251317720700,	-0.374307617015226250,	-0.374353981776963110,	-0.374400345602814650,	-0.374446708492665370,	-0.374493070446399230,	-0.374539431463900900,	-0.374585791545053560,	
+-0.374632150689741710,	-0.374678508897849930,	-0.374724866169261430,	-0.374771222503860800,	-0.374817577901532140,	-0.374863932362159870,	-0.374910285885627410,	-0.374956638471819200,	
+-0.375002990120619440,	-0.375049340831912600,	-0.375095690605581960,	-0.375142039441512140,	-0.375188387339587200,	-0.375234734299691730,	-0.375281080321708980,	-0.375327425405523550,	
+-0.375373769551019980,	-0.375420112758081510,	-0.375466455026592820,	-0.375512796356437970,	-0.375559136747501130,	-0.375605476199666890,	-0.375651814712818500,	-0.375698152286840610,	
+-0.375744488921617710,	-0.375790824617033230,	-0.375837159372971630,	-0.375883493189317190,	-0.375929826065954380,	-0.375976158002766630,	-0.376022488999638470,	-0.376068819056454060,	
+-0.376115148173098050,	-0.376161476349453740,	-0.376207803585405790,	-0.376254129880838280,	-0.376300455235635880,	-0.376346779649681880,	-0.376393103122861010,	-0.376439425655057720,	
+-0.376485747246155520,	-0.376532067896038880,	-0.376578387604592110,	-0.376624706371699370,	-0.376671024197245300,	-0.376717341081113210,	-0.376763657023187810,	-0.376809972023353700,	
+-0.376856286081494190,	-0.376902599197493970,	-0.376948911371237260,	-0.376995222602608700,	-0.377041532891491670,	-0.377087842237770810,	-0.377134150641330770,	-0.377180458102054920,	
+-0.377226764619827900,	-0.377273070194533990,	-0.377319374826057430,	-0.377365678514282820,	-0.377411981259093590,	-0.377458283060374430,	-0.377504583918009950,	-0.377550883831883620,	
+-0.377597182801880090,	-0.377643480827883570,	-0.377689777909778810,	-0.377736074047449130,	-0.377782369240779290,	-0.377828663489653550,	-0.377874956793956550,	-0.377921249153571730,	
+-0.377967540568383830,	-0.378013831038277020,	-0.378060120563136090,	-0.378106409142844440,	-0.378152696777286750,	-0.378198983466347730,	-0.378245269209910860,	-0.378291554007860800,	
+-0.378337837860081850,	-0.378384120766458330,	-0.378430402726874890,	-0.378476683741215070,	-0.378522963809363510,	-0.378569242931204970,	-0.378615521106622890,	-0.378661798335502060,	
+-0.378708074617726650,	-0.378754349953181520,	-0.378800624341750100,	-0.378846897783317090,	-0.378893170277766870,	-0.378939441824984120,	-0.378985712424852350,	-0.379031982077256360,	
+-0.379078250782080350,	-0.379124518539209140,	-0.379170785348526220,	-0.379217051209916330,	-0.379263316123264250,	-0.379309580088453450,	-0.379355843105368680,	-0.379402105173894330,	
+-0.379448366293915100,	-0.379494626465314570,	-0.379540885687977450,	-0.379587143961788160,	-0.379633401286631370,	-0.379679657662390700,	-0.379725913088950870,	-0.379772167566196250,	
+-0.379818421094011650,	-0.379864673672280610,	-0.379910925300887830,	-0.379957175979718180,	-0.380003425708655140,	-0.380049674487583590,	-0.380095922316387780,	-0.380142169194952250,	
+-0.380188415123161650,	-0.380234660100899620,	-0.380280904128050930,	-0.380327147204500390,	-0.380373389330131590,	-0.380419630504829350,	-0.380465870728477980,	-0.380512110000962360,	
+-0.380558348322166060,	-0.380604585691973860,	-0.380650822110270240,	-0.380697057576939950,	-0.380743292091866580,	-0.380789525654935010,	-0.380835758266029610,	-0.380881989925035250,	
+-0.380928220631835510,	-0.380974450386315220,	-0.381020679188359190,	-0.381066907037851070,	-0.381113133934675660,	-0.381159359878717410,	-0.381205584869860780,	-0.381251808907990600,	
+-0.381298031992990500,	-0.381344254124745260,	-0.381390475303139850,	-0.381436695528057870,	-0.381482914799384070,	-0.381529133117003040,	-0.381575350480799600,	-0.381621566890657290,	
+-0.381667782346461150,	-0.381713996848095540,	-0.381760210395445330,	-0.381806422988394180,	-0.381852634626826950,	-0.381898845310628180,	-0.381945055039682680,	-0.381991263813874160,	
+-0.382037471633087430,	-0.382083678497207480,	-0.382129884406117950,	-0.382176089359703650,	-0.382222293357849130,	-0.382268496400439310,	-0.382314698487357830,	-0.382360899618489570,	
+-0.382407099793719120,	-0.382453299012931290,	-0.382499497276009850,	-0.382545694582839600,	-0.382591890933305150,	-0.382638086327291400,	-0.382684280764682030,	-0.382730474245361940,	
+-0.382776666769216070,	-0.382822858336128110,	-0.382869048945983000,	-0.382915238598665280,	-0.382961427294059460,	-0.383007615032050500,	-0.383053801812522080,	-0.383099987635359180,	
+-0.383146172500446690,	-0.383192356407668360,	-0.383238539356909160,	-0.383284721348053580,	-0.383330902380986660,	-0.383377082455592040,	-0.383423261571754710,	-0.383469439729359210,	
+-0.383515616928290560,	-0.383561793168432420,	-0.383607968449669820,	-0.383654142771887310,	-0.383700316134969850,	-0.383746488538801170,	-0.383792659983266280,	-0.383838830468250130,	
+-0.383884999993636510,	-0.383931168559310420,	-0.383977336165156390,	-0.384023502811058960,	-0.384069668496903270,	-0.384115833222572980,	-0.384161996987953060,	-0.384208159792928610,	
+-0.384254321637383320,	-0.384300482521202250,	-0.384346642444269910,	-0.384392801406471470,	-0.384438959407690570,	-0.384485116447812250,	-0.384531272526721150,	-0.384577427644302310,	
+-0.384623581800439480,	-0.384669734995017660,	-0.384715887227921550,	-0.384762038499036120,	-0.384808188808245130,	-0.384854338155433740,	-0.384900486540486860,	-0.384946633963288430,	
+-0.384992780423723370,	-0.385038925921676320,	-0.385085070457032440,	-0.385131214029675430,	-0.385177356639490380,	-0.385223498286361930,	-0.385269638970175190,	-0.385315778690813900,	
+-0.385361917448163170,	-0.385408055242107640,	-0.385454192072532400,	-0.385500327939321320,	-0.385546462842359330,	-0.385592596781531630,	-0.385638729756722030,	-0.385684861767815630,	
+-0.385730992814697030,	-0.385777122897250970,	-0.385823252015362550,	-0.385869380168915530,	-0.385915507357795060,	-0.385961633581886290,	-0.386007758841072970,	-0.386053883135240310,	
+-0.386100006464272890,	-0.386146128828055880,	-0.386192250226473130,	-0.386238370659409750,	-0.386284490126750480,	-0.386330608628380370,	-0.386376726164183340,	-0.386422842734044480,	
+-0.386468958337848500,	-0.386515072975480540,	-0.386561186646824540,	-0.386607299351765520,	-0.386653411090188690,	-0.386699521861977870,	-0.386745631667018310,	-0.386791740505194660,	
+-0.386837848376391620,	-0.386883955280494410,	-0.386930061217386880,	-0.386976166186954180,	-0.387022270189081530,	-0.387068373223652730,	-0.387114475290553040,	-0.387160576389667170,	
+-0.387206676520880260,	-0.387252775684076230,	-0.387298873879140250,	-0.387344971105957110,	-0.387391067364411980,	-0.387437162654388710,	-0.387483256975772570,	-0.387529350328448260,	
+-0.387575442712301040,	-0.387621534127214780,	-0.387667624573074630,	-0.387713714049765900,	-0.387759802557172460,	-0.387805890095179460,	-0.387851976663671830,	-0.387898062262534590,	
+-0.387944146891651800,	-0.387990230550908640,	-0.388036313240189950,	-0.388082394959380850,	-0.388128475708365340,	-0.388174555487028670,	-0.388220634295255610,	-0.388266712132931350,	
+-0.388312788999939930,	-0.388358864896166500,	-0.388404939821496320,	-0.388451013775813430,	-0.388497086759002960,	-0.388543158770949800,	-0.388589229811538710,	-0.388635299880654980,	
+-0.388681368978182620,	-0.388727437104006810,	-0.388773504258012770,	-0.388819570440084640,	-0.388865635650107510,	-0.388911699887966370,	-0.388957763153546350,	-0.389003825446731510,	
+-0.389049886767407090,	-0.389095947115457970,	-0.389142006490769410,	-0.389188064893225380,	-0.389234122322711210,	-0.389280178779111750,	-0.389326234262312280,	-0.389372288772196760,	
+-0.389418342308650520,	-0.389464394871558870,	-0.389510446460805790,	-0.389556497076276600,	-0.389602546717856160,	-0.389648595385429400,	-0.389694643078881520,	-0.389740689798096620,	
+-0.389786735542960010,	-0.389832780313357000,	-0.389878824109171570,	-0.389924866930289100,	-0.389970908776594460,	-0.390016949647973010,	-0.390062989544308740,	-0.390109028465486950,	
+-0.390155066411393080,	-0.390201103381911050,	-0.390247139376926340,	-0.390293174396323720,	-0.390339208439988210,	-0.390385241507805070,	-0.390431273599658460,	-0.390477304715433570,	
+-0.390523334855015890,	-0.390569364018289460,	-0.390615392205139630,	-0.390661419415451290,	-0.390707445649109860,	-0.390753470905999380,	-0.390799495186005210,	-0.390845518489012280,	
+-0.390891540814906010,	-0.390937562163570450,	-0.390983582534891020,	-0.391029601928752580,	-0.391075620345040620,	-0.391121637783639120,	-0.391167654244433560,	-0.391213669727309310,	
+-0.391259684232150410,	-0.391305697758842330,	-0.391351710307270010,	-0.391397721877318420,	-0.391443732468872930,	-0.391489742081817690,	-0.391535750716038080,	-0.391581758371419510,	
+-0.391627765047846190,	-0.391673770745203380,	-0.391719775463376220,	-0.391765779202249980,	-0.391811781961708900,	-0.391857783741638320,	-0.391903784541923320,	-0.391949784362449320,	
+-0.391995783203100360,	-0.392041781063761970,	-0.392087777944319150,	-0.392133773844657310,	-0.392179768764660600,	-0.392225762704214440,	-0.392271755663204320,	-0.392317747641514390,	
+-0.392363738639030070,	-0.392409728655636450,	-0.392455717691218450,	-0.392501705745661620,	-0.392547692818850100,	-0.392593678910669320,	-0.392639664021004810,	-0.392685648149740660,	
+-0.392731631296762470,	-0.392777613461955170,	-0.392823594645204220,	-0.392869574846393840,	-0.392915554065409620,	-0.392961532302136870,	-0.393007509556459860,	-0.393053485828264100,	
+-0.393099461117434660,	-0.393145435423856550,	-0.393191408747415210,	-0.393237381087995000,	-0.393283352445481290,	-0.393329322819759630,	-0.393375292210714270,	-0.393421260618230680,	
+-0.393467228042193920,	-0.393513194482489500,	-0.393559159939001700,	-0.393605124411615990,	-0.393651087900217470,	-0.393697050404691610,	-0.393743011924922730,	-0.393788972460796360,	
+-0.393834932012197490,	-0.393880890579011770,	-0.393926848161123390,	-0.393972804758417890,	-0.394018760370780760,	-0.394064714998096370,	-0.394110668640250130,	-0.394156621297127250,	
+-0.394202572968612830,	-0.394248523654592400,	-0.394294473354950210,	-0.394340422069571870,	-0.394386369798342850,	-0.394432316541147520,	-0.394478262297871420,	-0.394524207068399630,	
+-0.394570150852617760,	-0.394616093650410060,	-0.394662035461662180,	-0.394707976286259200,	-0.394753916124086670,	-0.394799854975028900,	-0.394845792838971590,	-0.394891729715799720,	
+-0.394937665605398950,	-0.394983600507653630,	-0.395029534422449310,	-0.395075467349671530,	-0.395121399289204700,	-0.395167330240934370,	-0.395213260204745680,	-0.395259189180524270,	
+-0.395305117168154470,	-0.395351044167521930,	-0.395396970178511720,	-0.395442895201009500,	-0.395488819234899700,	-0.395534742280067800,	-0.395580664336399050,	-0.395626585403779040,	
+-0.395672505482092150,	-0.395718424571224030,	-0.395764342671060200,	-0.395810259781485150,	-0.395856175902384420,	-0.395902091033643270,	-0.395948005175146890,	-0.395993918326780940,	
+-0.396039830488429720,	-0.396085741659979010,	-0.396131651841314270,	-0.396177561032320050,	-0.396223469232881880,	-0.396269376442885070,	-0.396315282662215220,	-0.396361187890756750,	
+-0.396407092128395310,	-0.396452995375016160,	-0.396498897630504940,	-0.396544798894746030,	-0.396590699167625130,	-0.396636598449027490,	-0.396682496738838760,	-0.396728394036943380,	
+-0.396774290343227030,	-0.396820185657575320,	-0.396866079979872780,	-0.396911973310005000,	-0.396957865647857340,	-0.397003756993314970,	-0.397049647346263630,	-0.397095536706587760,	
+-0.397141425074173100,	-0.397187312448905210,	-0.397233198830668650,	-0.397279084219349150,	-0.397324968614831910,	-0.397370852017002620,	-0.397416734425745820,	-0.397462615840947160,	
+-0.397508496262492020,	-0.397554375690265970,	-0.397600254124153620,	-0.397646131564040610,	-0.397692008009812300,	-0.397737883461354360,	-0.397783757918551310,	-0.397829631381288850,	
+-0.397875503849452750,	-0.397921375322927480,	-0.397967245801598760,	-0.398013115285351940,	-0.398058983774072670,	-0.398104851267645610,	-0.398150717765956400,	-0.398196583268890400,	
+-0.398242447776333330,	-0.398288311288169770,	-0.398334173804285370,	-0.398380035324565620,	-0.398425895848896150,	-0.398471755377161510,	-0.398517613909247500,	-0.398563471445039840,	
+-0.398609327984423110,	-0.398655183527283070,	-0.398701038073505100,	-0.398746891622974500,	-0.398792744175577090,	-0.398838595731197400,	-0.398884446289721200,	-0.398930295851034340,	
+-0.398976144415021330,	-0.399021991981567900,	-0.399067838550559550,	-0.399113684121881970,	-0.399159528695419820,	-0.399205372271058790,	-0.399251214848684370,	-0.399297056428182310,	
+-0.399342897009437200,	-0.399388736592334870,	-0.399434575176760680,	-0.399480412762600430,	-0.399526249349738790,	-0.399572084938061510,	-0.399617919527454400,	-0.399663753117802110,	
+-0.399709585708990460,	-0.399755417300904800,	-0.399801247893430630,	-0.399847077486453760,	-0.399892906079858720,	-0.399938733673531500,	-0.399984560267357790,	-0.400030385861222300,	
+-0.400076210455010850,	-0.400122034048608850,	-0.400167856641902190,	-0.400213678234775490,	-0.400259498827114590,	-0.400305318418804900,	-0.400351137009732350,	-0.400396954599781580,	
+-0.400442771188838420,	-0.400488586776788280,	-0.400534401363517150,	-0.400580214948909550,	-0.400626027532851430,	-0.400671839115228630,	-0.400717649695925880,	-0.400763459274828980,	
+-0.400809267851823410,	-0.400855075426795100,	-0.400900881999628700,	-0.400946687570210070,	-0.400992492138424750,	-0.401038295704158610,	-0.401084098267296300,	-0.401129899827723730,	
+-0.401175700385326460,	-0.401221499939990290,	-0.401267298491600030,	-0.401313096040041450,	-0.401358892585200580,	-0.401404688126962060,	-0.401450482665211830,	-0.401496276199835410,	
+-0.401542068730718240,	-0.401587860257746340,	-0.401633650780804430,	-0.401679440299778310,	-0.401725228814554080,	-0.401771016325016330,	-0.401816802831051030,	-0.401862588332543740,	
+-0.401908372829380360,	-0.401954156321445650,	-0.401999938808625560,	-0.402045720290805600,	-0.402091500767871760,	-0.402137280239708790,	-0.402183058706202580,	-0.402228836167238760,	
+-0.402274612622703250,	-0.402320388072480770,	-0.402366162516457350,	-0.402411935954518910,	-0.402457708386550210,	-0.402503479812437280,	-0.402549250232065610,	-0.402595019645320850,	
+-0.402640788052088970,	-0.402686555452254680,	-0.402732321845703960,	-0.402778087232322890,	-0.402823851611996190,	-0.402869614984609880,	-0.402915377350049510,	-0.402961138708201110,	
+-0.403006899058949430,	-0.403052658402180520,	-0.403098416737780410,	-0.403144174065633800,	-0.403189930385626780,	-0.403235685697644900,	-0.403281440001573840,	-0.403327193297299600,	
+-0.403372945584706930,	-0.403418696863681920,	-0.403464447134110560,	-0.403510196395877710,	-0.403555944648869350,	-0.403601691892971130,	-0.403647438128069080,	-0.403693183354048020,	
+-0.403738927570793990,	-0.403784670778192690,	-0.403830412976130090,	-0.403876154164491070,	-0.403921894343161610,	-0.403967633512027470,	-0.404013371670974620,	-0.404059108819887990,	
+-0.404104844958653510,	-0.404150580087157370,	-0.404196314205284400,	-0.404242047312920570,	-0.404287779409951700,	-0.404333510496263320,	-0.404379240571741630,	-0.404424969636271390,	
+-0.404470697689738700,	-0.404516424732029760,	-0.404562150763029260,	-0.404607875782623420,	-0.404653599790697930,	-0.404699322787138770,	-0.404745044771830930,	-0.404790765744660500,	
+-0.404836485705513170,	-0.404882204654274990,	-0.404927922590830880,	-0.404973639515066990,	-0.405019355426869010,	-0.405065070326123040,	-0.405110784212713960,	-0.405156497086527960,	
+-0.405202208947451130,	-0.405247919795368340,	-0.405293629630165740,	-0.405339338451729090,	-0.405385046259944090,	-0.405430753054696890,	-0.405476458835872410,	-0.405522163603356740,	
+-0.405567867357036150,	-0.405613570096795380,	-0.405659271822520760,	-0.405704972534097930,	-0.405750672231413090,	-0.405796370914351170,	-0.405842068582798310,	-0.405887765236640660,	
+-0.405933460875763210,	-0.405979155500052090,	-0.406024849109393130,	-0.406070541703672020,	-0.406116233282774960,	-0.406161923846586890,	-0.406207613394994060,	-0.406253301927882560,	
+-0.406298989445137430,	-0.406344675946644810,	-0.406390361432290510,	-0.406436045901960700,	-0.406481729355540390,	-0.406527411792915740,	-0.406573093213972560,	-0.406618773618597050,	
+-0.406664453006674200,	-0.406710131378090260,	-0.406755808732730930,	-0.406801485070482530,	-0.406847160391229980,	-0.406892834694859540,	-0.406938507981257410,	-0.406984180250308640,	
+-0.407029851501899350,	-0.407075521735915490,	-0.407121190952242810,	-0.407166859150767560,	-0.407212526331374780,	-0.407258192493950620,	-0.407303857638381450,	-0.407349521764552190,	
+-0.407395184872349160,	-0.407440846961658170,	-0.407486508032365410,	-0.407532168084356050,	-0.407577827117516220,	-0.407623485131731800,	-0.407669142126889150,	-0.407714798102873200,	
+-0.407760453059570260,	-0.407806106996866150,	-0.407851759914647230,	-0.407897411812798480,	-0.407943062691206170,	-0.407988712549756660,	-0.408034361388334930,	-0.408080009206827350,	
+-0.408125656005119690,	-0.408171301783098290,	-0.408216946540648270,	-0.408262590277655880,	-0.408308232994006980,	-0.408353874689587950,	-0.408399515364283820,	-0.408445155017980900,	
+-0.408490793650565060,	-0.408536431261922680,	-0.408582067851938790,	-0.408627703420499750,	-0.408673337967491830,	-0.408718971492800180,	-0.408764603996311090,	-0.408810235477910510,	
+-0.408855865937484300,	-0.408901495374918880,	-0.408947123790099290,	-0.408992751182911900,	-0.409038377553243020,	-0.409084002900977790,	-0.409129627226002600,	-0.409175250528203300,	
+-0.409220872807466270,	-0.409266494063676710,	-0.409312114296720870,	-0.409357733506484740,	-0.409403351692854690,	-0.409448968855715860,	-0.409494584994954610,	-0.409540200110456890,	
+-0.409585814202109100,	-0.409631427269796340,	-0.409677039313405040,	-0.409722650332821510,	-0.409768260327930960,	-0.409813869298619790,	-0.409859477244773900,	-0.409905084166279350,	
+-0.409950690063022480,	-0.409996294934888480,	-0.410041898781763780,	-0.410087501603534690,	-0.410133103400086460,	-0.410178704171305470,	-0.410224303917077760,	-0.410269902637289630,	
+-0.410315500331826340,	-0.410361097000574330,	-0.410406692643419610,	-0.410452287260248520,	-0.410497880850946300,	-0.410543473415399370,	-0.410589064953493790,	-0.410634655465115960,	
+-0.410680244950151040,	-0.410725833408485560,	-0.410771420840005840,	-0.410817007244597240,	-0.410862592622146080,	-0.410908176972538450,	-0.410953760295660770,	-0.410999342591398250,	
+-0.411044923859637420,	-0.411090504100264260,	-0.411136083313165260,	-0.411181661498225660,	-0.411227238655331890,	-0.411272814784370060,	-0.411318389885226510,	-0.411363963957786630,	
+-0.411409537001936890,	-0.411455109017563660,	-0.411500680004552260,	-0.411546249962789160,	-0.411591818892160400,	-0.411637386792552130,	-0.411682953663850830,	-0.411728519505941690,	
+-0.411774084318711260,	-0.411819648102046020,	-0.411865210855831280,	-0.411910772579953510,	-0.411956333274298760,	-0.412001892938753670,	-0.412047451573203380,	-0.412093009177534440,	
+-0.412138565751633050,	-0.412184121295385620,	-0.412229675808677480,	-0.412275229291395100,	-0.412320781743424680,	-0.412366333164652770,	-0.412411883554964550,	-0.412457432914246640,	
+-0.412502981242385550,	-0.412548528539266660,	-0.412594074804776390,	-0.412639620038800950,	-0.412685164241226420,	-0.412730707411939460,	-0.412776249550825260,	-0.412821790657770470,	
+-0.412867330732661570,	-0.412912869775383990,	-0.412958407785824210,	-0.413003944763868420,	-0.413049480709403170,	-0.413095015622313820,	-0.413140549502486910,	-0.413186082349808640,	
+-0.413231614164165590,	-0.413277144945443040,	-0.413322674693527680,	-0.413368203408305600,	-0.413413731089663450,	-0.413459257737486600,	-0.413504783351661520,	-0.413550307932074920,	
+-0.413595831478612170,	-0.413641353991159810,	-0.413686875469604090,	-0.413732395913831600,	-0.413777915323727650,	-0.413823433699178960,	-0.413868951040071710,	-0.413914467346292450,	
+-0.413959982617726600,	-0.414005496854260800,	-0.414051010055781320,	-0.414096522222174630,	-0.414142033353326330,	-0.414187543449122840,	-0.414233052509450970,	-0.414278560534196040,	
+-0.414324067523244740,	-0.414369573476483230,	-0.414415078393797760,	-0.414460582275075100,	-0.414506085120200480,	-0.414551586929060690,	-0.414597087701542360,	-0.414642587437530850,	
+-0.414688086136912880,	-0.414733583799574760,	-0.414779080425403010,	-0.414824576014283190,	-0.414870070566101920,	-0.414915564080745480,	-0.414961056558100560,	-0.415006547998052530,	
+-0.415052038400488210,	-0.415097527765293740,	-0.415143016092355880,	-0.415188503381560050,	-0.415233989632792950,	-0.415279474845941350,	-0.415324959020890620,	-0.415370442157527440,	
+-0.415415924255738260,	-0.415461405315409200,	-0.415506885336427050,	-0.415552364318677260,	-0.415597842262046550,	-0.415643319166421670,	-0.415688795031688100,	-0.415734269857732490,	
+-0.415779743644441260,	-0.415825216391701060,	-0.415870688099397420,	-0.415916158767417050,	-0.415961628395646650,	-0.416007096983971870,	-0.416052564532279230,	-0.416098031040455290,	
+-0.416143496508386220,	-0.416188960935958810,	-0.416234424323058570,	-0.416279886669572330,	-0.416325347975386730,	-0.416370808240387360,	-0.416416267464460980,	-0.416461725647493950,	
+-0.416507182789372990,	-0.416552638889983670,	-0.416598093949212770,	-0.416643547966946640,	-0.416689000943071990,	-0.416734452877474460,	-0.416779903770040820,	-0.416825353620657420,	
+-0.416870802429211040,	-0.416916250195587200,	-0.416961696919672780,	-0.417007142601354520,	-0.417052587240518020,	-0.417098030837049990,	-0.417143473390836960,	-0.417188914901765180,	
+-0.417234355369721530,	-0.417279794794591650,	-0.417325233176262190,	-0.417370670514620120,	-0.417416106809550940,	-0.417461542060941490,	-0.417506976268678220,	-0.417552409432647880,	
+-0.417597841552736100,	-0.417643272628829780,	-0.417688702660815200,	-0.417734131648579310,	-0.417779559592007690,	-0.417824986490987150,	-0.417870412345404170,	-0.417915837155145520,	
+-0.417961260920096890,	-0.418006683640145150,	-0.418052105315177060,	-0.418097525945078320,	-0.418142945529735800,	-0.418188364069035870,	-0.418233781562865000,	-0.418279198011110130,	
+-0.418324613413656840,	-0.418370027770392060,	-0.418415441081202600,	-0.418460853345974100,	-0.418506264564593500,	-0.418551674736947210,	-0.418597083862922160,	-0.418642491942403940,	
+-0.418687898975279580,	-0.418733304961435790,	-0.418778709900758380,	-0.418824113793134220,	-0.418869516638449730,	-0.418914918436591450,	-0.418960319187446310,	-0.419005718890899990,	
+-0.419051117546839320,	-0.419096515155151280,	-0.419141911715721520,	-0.419187307228437000,	-0.419232701693184220,	-0.419278095109850090,	-0.419323487478320320,	-0.419368878798481840,	
+-0.419414269070221170,	-0.419459658293425190,	-0.419505046467979700,	-0.419550433593771530,	-0.419595819670687380,	-0.419641204698613990,	-0.419686588677437240,	-0.419731971607044010,	
+-0.419777353487321260,	-0.419822734318154700,	-0.419868114099431310,	-0.419913492831037630,	-0.419958870512860240,	-0.420004247144786070,	-0.420049622726700820,	-0.420094997258491590,	
+-0.420140370740045230,	-0.420185743171247570,	-0.420231114551985530,	-0.420276484882145750,	-0.420321854161615100,	-0.420367222390279460,	-0.420412589568025740,	-0.420457955694740540,	
+-0.420503320770310830,	-0.420548684794622480,	-0.420594047767562370,	-0.420639409689017140,	-0.420684770558873820,	-0.420730130377018170,	-0.420775489143337180,	-0.420820846857717870,	
+-0.420866203520046000,	-0.420911559130208670,	-0.420956913688092460,	-0.421002267193584300,	-0.421047619646570110,	-0.421092971046936880,	-0.421138321394571250,	-0.421183670689360190,	
+-0.421229018931189520,	-0.421274366119946340,	-0.421319712255517230,	-0.421365057337789230,	-0.421410401366648200,	-0.421455744341981190,	-0.421501086263675160,	-0.421546427131616050,	
+-0.421591766945690890,	-0.421637105705786270,	-0.421682443411788950,	-0.421727780063585860,	-0.421773115661062960,	-0.421818450204107240,	-0.421863783692605850,	-0.421909116126444550,	
+-0.421954447505510480,	-0.421999777829690280,	-0.422045107098871000,	-0.422090435312938610,	-0.422135762471780080,	-0.422181088575282190,	-0.422226413623331960,	-0.422271737615815320,	
+-0.422317060552619310,	-0.422362382433630670,	-0.422407703258736440,	-0.422453023027822620,	-0.422498341740776160,	-0.422543659397484280,	-0.422588975997832850,	-0.422634291541709010,	
+-0.422679606028999400,	-0.422724919459590790,	-0.422770231833370260,	-0.422815543150223790,	-0.422860853410038430,	-0.422906162612701360,	-0.422951470758098470,	-0.422996777846116890,	
+-0.423042083876643380,	-0.423087388849565090,	-0.423132692764767890,	-0.423177995622138980,	-0.423223297421565060,	-0.423268598162933330,	-0.423313897846129660,	-0.423359196471041310,	
+-0.423404494037554920,	-0.423449790545557700,	-0.423495085994935570,	-0.423540380385575790,	-0.423585673717365440,	-0.423630965990190460,	-0.423676257203938140,	-0.423721547358495100,	
+-0.423766836453748630,	-0.423812124489584720,	-0.423857411465890400,	-0.423902697382552600,	-0.423947982239458510,	-0.423993266036494010,	-0.424038548773546300,	-0.424083830450502300,	
+-0.424129111067249100,	-0.424174390623672680,	-0.424219669119660300,	-0.424264946555099160,	-0.424310222929875300,	-0.424355498243875810,	-0.424400772496987600,	-0.424446045689097500,	
+-0.424491317820092640,	-0.424536588889859070,	-0.424581858898284090,	-0.424627127845254800,	-0.424672395730657350,	-0.424717662554378870,	-0.424762928316306240,	-0.424808193016326660,	
+-0.424853456654326220,	-0.424898719230192180,	-0.424943980743811290,	-0.424989241195070870,	-0.425034500583856940,	-0.425079758910056780,	-0.425125016173557190,	-0.425170272374245480,	
+-0.425215527512007700,	-0.425260781586731080,	-0.425306034598302910,	-0.425351286546609250,	-0.425396537431537380,	-0.425441787252974160,	-0.425487036010806510,	-0.425532283704921630,	
+-0.425577530335205680,	-0.425622775901545850,	-0.425668020403829510,	-0.425713263841942690,	-0.425758506215772770,	-0.425803747525206560,	-0.425848987770131360,	-0.425894226950433270,	
+-0.425939465065999670,	-0.425984702116717350,	-0.426029938102473750,	-0.426075173023154840,	-0.426120406878648050,	-0.426165639668840190,	-0.426210871393618680,	-0.426256102052869570,	
+-0.426301331646480150,	-0.426346560174337860,	-0.426391787636328790,	-0.426437014032340190,	-0.426482239362259100,	-0.426527463625972820,	-0.426572686823367460,	-0.426617908954330380,	
+-0.426663130018748560,	-0.426708350016509250,	-0.426753568947498720,	-0.426798786811604270,	-0.426844003608712830,	-0.426889219338711770,	-0.426934434001487280,	-0.426979647596926690,	
+-0.427024860124917420,	-0.427070071585345550,	-0.427115281978098500,	-0.427160491303063270,	-0.427205699560126830,	-0.427250906749176540,	-0.427296112870098550,	-0.427341317922780290,	
+-0.427386521907109130,	-0.427431724822971320,	-0.427476926670254110,	-0.427522127448844660,	-0.427567327158630270,	-0.427612525799497160,	-0.427657723371332680,	-0.427702919874023980,	
+-0.427748115307458320,	-0.427793309671521960,	-0.427838502966102370,	-0.427883695191086540,	-0.427928886346361840,	-0.427974076431814510,	-0.428019265447331990,	-0.428064453392801750,	
+-0.428109640268109940,	-0.428154826073144030,	-0.428200010807791080,	-0.428245194471938100,	-0.428290377065472520,	-0.428335558588280600,	-0.428380739040249760,	-0.428425918421267480,	
+-0.428471096731220020,	-0.428516273969994810,	-0.428561450137478930,	-0.428606625233559860,	-0.428651799258123740,	-0.428696972211058180,	-0.428742144092250200,	-0.428787314901587220,	
+-0.428832484638955570,	-0.428877653304242710,	-0.428922820897335690,	-0.428967987418122090,	-0.429013152866488060,	-0.429058317242321130,	-0.429103480545508840,	-0.429148642775937450,	
+-0.429193803933494490,	-0.429238964018066940,	-0.429284123029542440,	-0.429329280967807200,	-0.429374437832748810,	-0.429419593624254250,	-0.429464748342211160,	-0.429509901986505790,	
+-0.429555054557025640,	-0.429600206053657900,	-0.429645356476289990,	-0.429690505824808330,	-0.429735654099100420,	-0.429780801299053720,	-0.429825947424554660,	-0.429871092475490710,	
+-0.429916236451749030,	-0.429961379353216770,	-0.430006521179781440,	-0.430051661931329430,	-0.430096801607748270,	-0.430141940208925490,	-0.430187077734747460,	-0.430232214185101770,	
+-0.430277349559875510,	-0.430322483858956270,	-0.430367617082230420,	-0.430412749229585560,	-0.430457880300908810,	-0.430503010296087730,	-0.430548139215008780,	-0.430593267057559460,	
+-0.430638393823626950,	-0.430683519513098860,	-0.430728644125861590,	-0.430773767661802700,	-0.430818890120809820,	-0.430864011502769260,	-0.430909131807568730,	-0.430954251035095330,	
+-0.430999369185236290,	-0.431044486257879280,	-0.431089602252910600,	-0.431134717170217950,	-0.431179831009688930,	-0.431224943771209900,	-0.431270055454668510,	-0.431315166059951960,	
+-0.431360275586947890,	-0.431405384035542790,	-0.431450491405624190,	-0.431495597697079790,	-0.431540702909795960,	-0.431585807043660400,	-0.431630910098560310,	-0.431676012074382940,	
+-0.431721112971015950,	-0.431766212788345760,	-0.431811311526260070,	-0.431856409184646520,	-0.431901505763391480,	-0.431946601262382710,	-0.431991695681507410,	-0.432036789020653340,	
+-0.432081881279706810,	-0.432126972458555640,	-0.432172062557087010,	-0.432217151575188640,	-0.432262239512747000,	-0.432307326369649750,	-0.432352412145784180,	-0.432397496841037950,	
+-0.432442580455297650,	-0.432487662988450820,	-0.432532744440385310,	-0.432577824810987500,	-0.432622904100145090,	-0.432667982307745500,	-0.432713059433675880,	-0.432758135477824050,	
+-0.432803210440076470,	-0.432848284320320850,	-0.432893357118444950,	-0.432938428834335250,	-0.432983499467879510,	-0.433028569018964970,	-0.433073637487479400,	-0.433118704873309390,	
+-0.433163771176342580,	-0.433208836396466350,	-0.433253900533568440,	-0.433298963587535340,	-0.433344025558254850,	-0.433389086445614360,	-0.433434146249501500,	-0.433479204969802860,	
+-0.433524262606406200,	-0.433569319159199330,	-0.433614374628068730,	-0.433659429012902220,	-0.433704482313587100,	-0.433749534530011190,	-0.433794585662061030,	-0.433839635709624470,	
+-0.433884684672588780,	-0.433929732550841770,	-0.433974779344270030,	-0.434019825052761320,	-0.434064869676203060,	-0.434109913214483060,	-0.434154955667487850,	-0.434199997035105260,	
+-0.434245037317223080,	-0.434290076513727920,	-0.434335114624507520,	-0.434380151649449380,	-0.434425187588440840,	-0.434470222441369740,	-0.434515256208122700,	-0.434560288888587500,	
+-0.434605320482651940,	-0.434650350990202720,	-0.434695380411127650,	-0.434740408745314060,	-0.434785435992649900,	-0.434830462153021740,	-0.434875487226317410,	-0.434920511212424420,	
+-0.434965534111230460,	-0.435010555922622330,	-0.435055576646487810,	-0.435100596282714300,	-0.435145614831189740,	-0.435190632291800720,	-0.435235648664435150,	-0.435280663948980850,	
+-0.435325678145324470,	-0.435370691253353930,	-0.435415703272956640,	-0.435460714204020050,	-0.435505724046432120,	-0.435550732800079500,	-0.435595740464850000,	-0.435640747040631600,	
+-0.435685752527310900,	-0.435730756924775810,	-0.435775760232913870,	-0.435820762451612890,	-0.435865763580759620,	-0.435910763620241950,	-0.435955762569947340,	-0.436000760429763770,	
+-0.436045757199577830,	-0.436090752879277570,	-0.436135747468750390,	-0.436180740967884230,	-0.436225733376565840,	-0.436270724694683140,	-0.436315714922124010,	-0.436360704058775140,	
+-0.436405692104524570,	-0.436450679059259770,	-0.436495664922868620,	-0.436540649695237980,	-0.436585633376255670,	-0.436630615965809320,	-0.436675597463786760,	-0.436720577870074840,	
+-0.436765557184561500,	-0.436810535407134220,	-0.436855512537681070,	-0.436900488576088710,	-0.436945463522245110,	-0.436990437376038270,	-0.437035410137354920,	-0.437080381806083000,	
+-0.437125352382110200,	-0.437170321865324010,	-0.437215290255612400,	-0.437260257552862130,	-0.437305223756961290,	-0.437350188867797750,	-0.437395152885258320,	-0.437440115809231030,	
+-0.437485077639603430,	-0.437530038376263590,	-0.437574998019098220,	-0.437619956567995350,	-0.437664914022842580,	-0.437709870383527930,	-0.437754825649938230,	-0.437799779821961440,	
+-0.437844732899485220,	-0.437889684882397550,	-0.437934635770585280,	-0.437979585563936400,	-0.438024534262339000,	-0.438069481865679840,	-0.438114428373846950,	-0.438159373786728030,	
+-0.438204318104210680,	-0.438249261326182860,	-0.438294203452531560,	-0.438339144483144760,	-0.438384084417910440,	-0.438429023256715570,	-0.438473960999448080,	-0.438518897645995720,	
+-0.438563833196246530,	-0.438608767650087330,	-0.438653701007406250,	-0.438698633268090890,	-0.438743564432029330,	-0.438788494499108510,	-0.438833423469216390,	-0.438878351342240740,	
+-0.438923278118069640,	-0.438968203796589910,	-0.439013128377689690,	-0.439058051861257010,	-0.439102974247178870,	-0.439147895535343220,	-0.439192815725637900,	-0.439237734817950860,	
+-0.439282652812169160,	-0.439327569708180820,	-0.439372485505873490,	-0.439417400205135420,	-0.439462313805853430,	-0.439507226307915610,	-0.439552137711209770,	-0.439597048015623990,	
+-0.439641957221045150,	-0.439686865327361450,	-0.439731772334460980,	-0.439776678242230710,	-0.439821583050558680,	-0.439866486759332760,	-0.439911389368440600,	-0.439956290877770330,	
+-0.440001191287208990,	-0.440046090596644620,	-0.440090988805965480,	-0.440135885915058420,	-0.440180781923811660,	-0.440225676832112940,	-0.440270570639850420,	-0.440315463346911130,	
+-0.440360354953183100,	-0.440405245458554250,	-0.440450134862912620,	-0.440495023166145310,	-0.440539910368140440,	-0.440584796468785790,	-0.440629681467969550,	-0.440674565365578700,	
+-0.440719448161501380,	-0.440764329855625910,	-0.440809210447839220,	-0.440854089938029440,	-0.440898968326084490,	-0.440943845611892150,	-0.440988721795340540,	-0.441033596876316710,	
+-0.441078470854708920,	-0.441123343730405350,	-0.441168215503293050,	-0.441213086173260160,	-0.441257955740194550,	-0.441302824203984480,	-0.441347691564516980,	-0.441392557821680190,	
+-0.441437422975362040,	-0.441482287025450730,	-0.441527149971833290,	-0.441572011814397980,	-0.441616872553032670,	-0.441661732187625560,	-0.441706590718063670,	-0.441751448144235390,	
+-0.441796304466028860,	-0.441841159683331150,	-0.441886013796030540,	-0.441930866804014890,	-0.441975718707172500,	-0.442020569505390370,	-0.442065419198556850,	-0.442110267786559820,	
+-0.442155115269287470,	-0.442199961646626890,	-0.442244806918466460,	-0.442289651084694040,	-0.442334494145197880,	-0.442379336099865070,	-0.442424176948583880,	-0.442469016691242720,	
+-0.442513855327728580,	-0.442558692857929810,	-0.442603529281734300,	-0.442648364599029950,	-0.442693198809705090,	-0.442738031913646910,	-0.442782863910743560,	-0.442827694800883460,	
+-0.442872524583953760,	-0.442917353259842770,	-0.442962180828438360,	-0.443007007289628880,	-0.443051832643301500,	-0.443096656889344580,	-0.443141480027645970,	-0.443186302058094060,	
+-0.443231122980575990,	-0.443275942794980120,	-0.443320761501194430,	-0.443365579099107180,	-0.443410395588605620,	-0.443455210969578070,	-0.443500025241912900,	-0.443544838405497240,	
+-0.443589650460219480,	-0.443634461405967630,	-0.443679271242629570,	-0.443724079970093780,	-0.443768887588247400,	-0.443813694096978790,	-0.443858499496176280,	-0.443903303785727230,	
+-0.443948106965519840,	-0.443992909035442200,	-0.444037709995382720,	-0.444082509845228510,	-0.444127308584868100,	-0.444172106214189790,	-0.444216902733080790,	-0.444261698141429520,	
+-0.444306492439124010,	-0.444351285626052310,	-0.444396077702102770,	-0.444440868667162650,	-0.444485658521120370,	-0.444530447263864310,	-0.444575234895281720,	-0.444620021415261080,	
+-0.444664806823690360,	-0.444709591120458050,	-0.444754374305451390,	-0.444799156378558710,	-0.444843937339668210,	-0.444888717188668240,	-0.444933495925446070,	-0.444978273549890170,	
+-0.445023050061888580,	-0.445067825461329780,	-0.445112599748101020,	-0.445157372922090730,	-0.445202144983187440,	-0.445246915931278350,	-0.445291685766252000,	-0.445336454487996470,	
+-0.445381222096399740,	-0.445425988591350410,	-0.445470753972735670,	-0.445515518240444050,	-0.445560281394364040,	-0.445605043434382900,	-0.445649804360389200,	-0.445694564172270940,	
+-0.445739322869916690,	-0.445784080453213770,	-0.445828836922050610,	-0.445873592276315340,	-0.445918346515896510,	-0.445963099640681430,	-0.446007851650558620,	-0.446052602545416120,	
+-0.446097352325142580,	-0.446142100989625200,	-0.446186848538752570,	-0.446231594972413270,	-0.446276340290494570,	-0.446321084492884990,	-0.446365827579472680,	-0.446410569550145850,	
+-0.446455310404792970,	-0.446500050143301460,	-0.446544788765559750,	-0.446589526271456540,	-0.446634262660879080,	-0.446678997933715960,	-0.446723732089855330,	-0.446768465129185830,	
+-0.446813197051594720,	-0.446857927856970650,	-0.446902657545202090,	-0.446947386116176570,	-0.446992113569782520,	-0.447036839905908200,	-0.447081565124441800,	-0.447126289225271920,	
+-0.447171012208285870,	-0.447215734073372280,	-0.447260454820419760,	-0.447305174449315720,	-0.447349892959948760,	-0.447394610352207070,	-0.447439326625979240,	-0.447484041781152640,	
+-0.447528755817616030,	-0.447573468735257440,	-0.447618180533965630,	-0.447662891213627960,	-0.447707600774133070,	-0.447752309215369180,	-0.447797016537224920,	-0.447841722739587720,	
+-0.447886427822346170,	-0.447931131785389010,	-0.447975834628603580,	-0.448020536351878550,	-0.448065236955102250,	-0.448109936438162770,	-0.448154634800948910,	-0.448199332043348050,	
+-0.448244028165248830,	-0.448288723166540000,	-0.448333417047108940,	-0.448378109806844280,	-0.448422801445634400,	-0.448467491963367940,	-0.448512181359932320,	-0.448556869635216240,	
+-0.448601556789107960,	-0.448646242821496230,	-0.448690927732268490,	-0.448735611521313420,	-0.448780294188519340,	-0.448824975733774890,	-0.448869656156967610,	-0.448914335457986200,	
+-0.448959013636719360,	-0.449003690693054570,	-0.449048366626880580,	-0.449093041438085650,	-0.449137715126558530,	-0.449182387692186710,	-0.449227059134858940,	-0.449271729454463480,	
+-0.449316398650889130,	-0.449361066724023370,	-0.449405733673754970,	-0.449450399499972230,	-0.449495064202563850,	-0.449539727781417490,	-0.449584390236421720,	-0.449629051567465410,	
+-0.449673711774436100,	-0.449718370857222490,	-0.449763028815712950,	-0.449807685649795840,	-0.449852341359359920,	-0.449896995944292720,	-0.449941649404483060,	-0.449986301739819680,	
+-0.450030952950190130,	-0.450075603035483160,	-0.450120251995587250,	-0.450164899830391100,	-0.450209546539782290,	-0.450254192123649590,	-0.450298836581881410,	-0.450343479914366570,	
+-0.450388122120992610,	-0.450432763201648380,	-0.450477403156222200,	-0.450522041984602940,	-0.450566679686678130,	-0.450611316262336690,	-0.450655951711467330,	-0.450700586033957680,	
+-0.450745219229696570,	-0.450789851298572410,	-0.450834482240473620,	-0.450879112055289020,	-0.450923740742906250,	-0.450968368303214130,	-0.451012994736101460,	-0.451057620041455940,	
+-0.451102244219166340,	-0.451146867269121180,	-0.451191489191209220,	-0.451236109985318160,	-0.451280729651336750,	-0.451325348189153600,	-0.451369965598657440,	-0.451414581879735990,	
+-0.451459197032278050,	-0.451503811056172160,	-0.451548423951307120,	-0.451593035717570590,	-0.451637646354851540,	-0.451682255863038730,	-0.451726864242019910,	-0.451771471491683900,	
+-0.451816077611919220,	-0.451860682602614750,	-0.451905286463658130,	-0.451949889194938340,	-0.451994490796343850,	-0.452039091267763480,	-0.452083690609084990,	-0.452128288820197290,	
+-0.452172885900988920,	-0.452217481851348630,	-0.452262076671164300,	-0.452306670360324790,	-0.452351262918718970,	-0.452395854346234580,	-0.452440444642760620,	-0.452485033808185500,	
+-0.452529621842397810,	-0.452574208745286420,	-0.452618794516739200,	-0.452663379156644900,	-0.452707962664892600,	-0.452752545041369970,	-0.452797126285966020,	-0.452841706398569240,	
+-0.452886285379068550,	-0.452930863227351820,	-0.452975439943307860,	-0.453020015526825360,	-0.453064589977793200,	-0.453109163296099130,	-0.453153735481632180,	-0.453198306534280890,	
+-0.453242876453934240,	-0.453287445240480040,	-0.453332012893807150,	-0.453376579413804660,	-0.453421144800360330,	-0.453465709053363140,	-0.453510272172701680,	-0.453554834158264530,	
+-0.453599395009940680,	-0.453643954727617980,	-0.453688513311185370,	-0.453733070760531820,	-0.453777627075545250,	-0.453822182256114650,	-0.453866736302128540,	-0.453911289213476010,	
+-0.453955840990044880,	-0.454000391631724120,	-0.454044941138402380,	-0.454089489509968690,	-0.454134036746310870,	-0.454178582847317940,	-0.454223127812878600,	-0.454267671642881840,	
+-0.454312214337215470,	-0.454356755895768570,	-0.454401296318430180,	-0.454445835605088170,	-0.454490373755631500,	-0.454534910769949010,	-0.454579446647929540,	-0.454623981389461140,	
+-0.454668514994432730,	-0.454713047462733060,	-0.454757578794251160,	-0.454802108988874910,	-0.454846638046493390,	-0.454891165966995250,	-0.454935692750269630,	-0.454980218396204390,	
+-0.455024742904688580,	-0.455069266275611280,	-0.455113788508860470,	-0.455158309604325180,	-0.455202829561894120,	-0.455247348381455970,	-0.455291866062899840,	-0.455336382606113640,	
+-0.455380898010986520,	-0.455425412277407520,	-0.455469925405264600,	-0.455514437394446860,	-0.455558948244843050,	-0.455603457956342270,	-0.455647966528832440,	-0.455692473962202690,	
+-0.455736980256341740,	-0.455781485411138780,	-0.455825989426481670,	-0.455870492302259570,	-0.455914994038361280,	-0.455959494634675890,	-0.456003994091091380,	-0.456048492407496840,	
+-0.456092989583781530,	-0.456137485619833300,	-0.456181980515541370,	-0.456226474270794490,	-0.456270966885481410,	-0.456315458359491330,	-0.456359948692712240,	-0.456404437885033210,	
+-0.456448925936343510,	-0.456493412846531110,	-0.456537898615485160,	-0.456582383243094470,	-0.456626866729248240,	-0.456671349073834440,	-0.456715830276742230,	-0.456760310337860850,	
+-0.456804789257078350,	-0.456849267034283860,	-0.456893743669366190,	-0.456938219162214110,	-0.456982693512716920,	-0.457027166720762660,	-0.457071638786240410,	-0.457116109709039490,	
+-0.457160579489047870,	-0.457205048126154810,	-0.457249515620249130,	-0.457293981971220060,	-0.457338447178955660,	-0.457382911243345120,	-0.457427374164277310,	-0.457471835941641480,	
+-0.457516296575325660,	-0.457560756065219070,	-0.457605214411210600,	-0.457649671613189480,	-0.457694127671043840,	-0.457738582584662820,	-0.457783036353935750,	-0.457827488978750700,	
+-0.457871940458996930,	-0.457916390794563310,	-0.457960839985338760,	-0.458005288031212430,	-0.458049734932072520,	-0.458094180687808270,	-0.458138625298308950,	-0.458183068763462710,	
+-0.458227511083158730,	-0.458271952257286060,	-0.458316392285733840,	-0.458360831168390270,	-0.458405268905144600,	-0.458449705495885820,	-0.458494140940503110,	-0.458538575238884640,	
+-0.458583008390919760,	-0.458627440396497390,	-0.458671871255506790,	-0.458716300967836110,	-0.458760729533374660,	-0.458805156952011790,	-0.458849583223635670,	-0.458894008348135540,	
+-0.458938432325400440,	-0.458982855155319220,	-0.459027276837781270,	-0.459071697372674730,	-0.459116116759888950,	-0.459160534999313310,	-0.459204952090835890,	-0.459249368034346070,	
+-0.459293782829732880,	-0.459338196476885620,	-0.459382608975692440,	-0.459427020326042770,	-0.459471430527825960,	-0.459515839580930120,	-0.459560247485244710,	-0.459604654240658720,	
+-0.459649059847061060,	-0.459693464304341160,	-0.459737867612387160,	-0.459782269771088550,	-0.459826670780334620,	-0.459871070640013650,	-0.459915469350014980,	-0.459959866910227670,	
+-0.460004263320541060,	-0.460048658580843370,	-0.460093052691024070,	-0.460137445650972140,	-0.460181837460576950,	-0.460226228119726850,	-0.460270617628311120,	-0.460315005986218880,	
+-0.460359393193339460,	-0.460403779249561220,	-0.460448164154773520,	-0.460492547908865790,	-0.460536930511726340,	-0.460581311963244480,	-0.460625692263309410,	-0.460670071411810100,	
+-0.460714449408635980,	-0.460758826253675370,	-0.460803201946817680,	-0.460847576487952380,	-0.460891949876967740,	-0.460936322113753240,	-0.460980693198197900,	-0.461025063130191260,	
+-0.461069431909621570,	-0.461113799536378320,	-0.461158166010350530,	-0.461202531331427690,	-0.461246895499498210,	-0.461291258514451410,	-0.461335620376176540,	-0.461379981084562960,	
+-0.461424340639499050,	-0.461468699040874290,	-0.461513056288578140,	-0.461557412382499030,	-0.461601767322526340,	-0.461646121108549250,	-0.461690473740457240,	-0.461734825218138630,	
+-0.461779175541482960,	-0.461823524710379410,	-0.461867872724717410,	-0.461912219584385330,	-0.461956565289272700,	-0.462000909839268610,	-0.462045253234262710,	-0.462089595474143240,	
+-0.462133936558799810,	-0.462178276488121930,	-0.462222615261997980,	-0.462266952880317440,	-0.462311289342969560,	-0.462355624649843480,	-0.462399958800828680,	-0.462444291795813590,	
+-0.462488623634687790,	-0.462532954317340820,	-0.462577283843661090,	-0.462621612213538150,	-0.462665939426861180,	-0.462710265483519730,	-0.462754590383402220,	-0.462798914126398230,	
+-0.462843236712397020,	-0.462887558141288010,	-0.462931878412959800,	-0.462976197527301850,	-0.463020515484203420,	-0.463064832283554110,	-0.463109147925242270,	-0.463153462409157610,	
+-0.463197775735189670,	-0.463242087903226910,	-0.463286398913158930,	-0.463330708764874980,	-0.463375017458264200,	-0.463419324993216310,	-0.463463631369619710,	-0.463507936587364000,	
+-0.463552240646338880,	-0.463596543546432700,	-0.463640845287535240,	-0.463685145869535630,	-0.463729445292323570,	-0.463773743555787490,	-0.463818040659817020,	-0.463862336604301480,	
+-0.463906631389130520,	-0.463950925014192550,	-0.463995217479377280,	-0.464039508784573950,	-0.464083798929672280,	-0.464128087914560670,	-0.464172375739128900,	-0.464216662403266530,	
+-0.464260947906862120,	-0.464305232249805360,	-0.464349515431985550,	-0.464393797453292290,	-0.464438078313614170,	-0.464482358012840820,	-0.464526636550861630,	-0.464570913927566160,	
+-0.464615190142843080,	-0.464659465196582020,	-0.464703739088672300,	-0.464748011819003600,	-0.464792283387464480,	-0.464836553793944670,	-0.464880823038333830,	-0.464925091120520610,	
+-0.464969358040394630,	-0.465013623797845220,	-0.465057888392761800,	-0.465102151825034000,	-0.465146414094550490,	-0.465190675201200890,	-0.465234935144875020,	-0.465279193925461410,	
+-0.465323451542849820,	-0.465367707996929610,	-0.465411963287590490,	-0.465456217414721100,	-0.465500470378211180,	-0.465544722177950070,	-0.465588972813827550,	-0.465633222285732230,	
+-0.465677470593553800,	-0.465721717737181740,	-0.465765963716505750,	-0.465810208531414470,	-0.465854452181797660,	-0.465898694667545080,	-0.465942935988545410,	-0.465987176144688430,	
+-0.466031415135863440,	-0.466075652961959960,	-0.466119889622867770,	-0.466164125118475380,	-0.466208359448672730,	-0.466252592613349560,	-0.466296824612394520,	-0.466341055445697430,	
+-0.466385285113147700,	-0.466429513614635140,	-0.466473740950048400,	-0.466517967119277340,	-0.466562192122211340,	-0.466606415958740250,	-0.466650638628752720,	-0.466694860132138570,	
+-0.466739080468787320,	-0.466783299638588720,	-0.466827517641431490,	-0.466871734477205480,	-0.466915950145800560,	-0.466960164647105320,	-0.467004377981009690,	-0.467048590147403130,	
+-0.467092801146175460,	-0.467137010977215380,	-0.467181219640412810,	-0.467225427135657180,	-0.467269633462838340,	-0.467313838621845060,	-0.467358042612567190,	-0.467402245434894230,	
+-0.467446447088716020,	-0.467490647573921280,	-0.467534846890399920,	-0.467579045038041870,	-0.467623242016735830,	-0.467667437826371660,	-0.467711632466838890,	-0.467755825938027000,	
+-0.467800018239826030,	-0.467844209372124560,	-0.467888399334812580,	-0.467932588127779990,	-0.467976775750915560,	-0.468020962204109160,	-0.468065147487250370,	-0.468109331600229110,	
+-0.468153514542934080,	-0.468197696315255320,	-0.468241876917082300,	-0.468286056348305000,	-0.468330234608812120,	-0.468374411698493700,	-0.468418587617239260,	-0.468462762364938720,	
+-0.468506935941480850,	-0.468551108346755670,	-0.468595279580653110,	-0.468639449643061980,	-0.468683618533872190,	-0.468727786252973400,	-0.468771952800255130,	-0.468816118175607310,	
+-0.468860282378918860,	-0.468904445410079700,	-0.468948607268979800,	-0.468992767955508040,	-0.469036927469554330,	-0.469081085811008270,	-0.469125242979759940,	-0.469169398975698090,	
+-0.469213553798712710,	-0.469257707448693880,	-0.469301859925530360,	-0.469346011229112180,	-0.469390161359329040,	-0.469434310316070410,	-0.469478458099226450,	-0.469522604708685950,	
+-0.469566750144338960,	-0.469610894406075450,	-0.469655037493784290,	-0.469699179407355560,	-0.469743320146678910,	-0.469787459711644320,	-0.469831598102140700,	-0.469875735318058100,	
+-0.469919871359286150,	-0.469964006225714880,	-0.470008139917233230,	-0.470052272433731270,	-0.470096403775098590,	-0.470140533941225290,	-0.470184662932000290,	-0.470228790747313610,	
+-0.470272917387055340,	-0.470317042851114360,	-0.470361167139380810,	-0.470405290251744320,	-0.470449412188094660,	-0.470493532948321800,	-0.470537652532314780,	-0.470581770939963560,	
+-0.470625888171158360,	-0.470670004225787970,	-0.470714119103742670,	-0.470758232804912020,	-0.470802345329186190,	-0.470846456676454080,	-0.470890566846605850,	-0.470934675839531190,	
+-0.470978783655120250,	-0.471022890293261940,	-0.471066995753846420,	-0.471111100036763430,	-0.471155203141903070,	-0.471199305069154250,	-0.471243405818407230,	-0.471287505389552110,	
+-0.471331603782477790,	-0.471375700997074430,	-0.471419797033231890,	-0.471463891890839810,	-0.471507985569788400,	-0.471552078069966680,	-0.471596169391264700,	-0.471640259533572690,	
+-0.471684348496779700,	-0.471728436280775820,	-0.471772522885450800,	-0.471816608310694940,	-0.471860692556397120,	-0.471904775622447540,	-0.471948857508736500,	-0.471992938215152870,	
+-0.472037017741586850,	-0.472081096087928360,	-0.472125173254067110,	-0.472169249239893280,	-0.472213324045295980,	-0.472257397670165390,	-0.472301470114391660,	-0.472345541377863830,	
+-0.472389611460472200,	-0.472433680362106530,	-0.472477748082657080,	-0.472521814622012810,	-0.472565879980064050,	-0.472609944156700550,	-0.472654007151812610,	-0.472698068965289260,	
+-0.472742129597020720,	-0.472786189046896900,	-0.472830247314807940,	-0.472874304400642990,	-0.472918360304292300,	-0.472962415025646070,	-0.473006468564593440,	-0.473050520921024620,	
+-0.473094572094829520,	-0.473138622085897960,	-0.473182670894120250,	-0.473226718519385470,	-0.473270764961583930,	-0.473314810220605840,	-0.473358854296340340,	-0.473402897188677670,	
+-0.473446938897507770,	-0.473490979422720950,	-0.473535018764206280,	-0.473579056921854040,	-0.473623093895554180,	-0.473667129685196920,	-0.473711164290671500,	-0.473755197711868190,	
+-0.473799229948676850,	-0.473843261000987840,	-0.473887290868690250,	-0.473931319551674450,	-0.473975347049830800,	-0.474019373363048340,	-0.474063398491217420,	-0.474107422434228040,	
+-0.474151445191970500,	-0.474195466764333940,	-0.474239487151208730,	-0.474283506352484780,	-0.474327524368052480,	-0.474371541197800950,	-0.474415556841620620,	-0.474459571299401360,	
+-0.474503584571033530,	-0.474547596656406390,	-0.474591607555410240,	-0.474635617267935520,	-0.474679625793871300,	-0.474723633133108060,	-0.474767639285535670,	-0.474811644251044220,	
+-0.474855648029524070,	-0.474899650620864420,	-0.474943652024955590,	-0.474987652241688040,	-0.475031651270950980,	-0.475075649112634830,	-0.475119645766629520,	-0.475163641232825450,	
+-0.475207635511111950,	-0.475251628601379320,	-0.475295620503517650,	-0.475339611217417300,	-0.475383600742967540,	-0.475427589080058780,	-0.475471576228580990,	-0.475515562188424720,	
+-0.475559546959479110,	-0.475603530541634680,	-0.475647512934781800,	-0.475691494138809730,	-0.475735474153608950,	-0.475779452979069430,	-0.475823430615081310,	-0.475867407061535020,	
+-0.475911382318319810,	-0.475955356385326160,	-0.475999329262444480,	-0.476043300949564100,	-0.476087271446575480,	-0.476131240753368660,	-0.476175208869834170,	-0.476219175795861260,	
+-0.476263141531340360,	-0.476307106076161610,	-0.476351069430215550,	-0.476395031593391360,	-0.476438992565579640,	-0.476482952346670430,	-0.476526910936554190,	-0.476570868335120300,	
+-0.476614824542259290,	-0.476658779557861570,	-0.476702733381816510,	-0.476746686014014600,	-0.476790637454345970,	-0.476834587702701150,	-0.476878536758969520,	-0.476922484623041490,	
+-0.476966431294807260,	-0.477010376774157360,	-0.477054321060981110,	-0.477098264155169090,	-0.477142206056611340,	-0.477186146765198550,	-0.477230086280819920,	-0.477274024603366150,	
+-0.477317961732727670,	-0.477361897668793890,	-0.477405832411455400,	-0.477449765960602290,	-0.477493698316124760,	-0.477537629477913450,	-0.477581559445857620,	-0.477625488219847850,	
+-0.477669415799774840,	-0.477713342185527860,	-0.477757267376997470,	-0.477801191374074010,	-0.477845114176647880,	-0.477889035784608620,	-0.477932956197846760,	-0.477976875416252500,	
+-0.478020793439716480,	-0.478064710268128020,	-0.478108625901377820,	-0.478152540339356060,	-0.478196453581953340,	-0.478240365629059080,	-0.478284276480563930,	-0.478328186136358470,	
+-0.478372094596332180,	-0.478416001860375580,	-0.478459907928379060,	-0.478503812800232740,	-0.478547716475827280,	-0.478591618955052090,	-0.478635520237797930,	-0.478679420323955330,	
+-0.478723319213413770,	-0.478767216906063940,	-0.478811113401796050,	-0.478855008700500740,	-0.478898902802067540,	-0.478942795706387090,	-0.478986687413349650,	-0.479030577922845920,	
+-0.479074467234765320,	-0.479118355348998550,	-0.479162242265435860,	-0.479206127983968000,	-0.479250012504484400,	-0.479293895826875820,	-0.479337777951032830,	-0.479381658876845030,	
+-0.479425538604203120,	-0.479469417132997340,	-0.479513294463117970,	-0.479557170594455790,	-0.479601045526900300,	-0.479644919260342200,	-0.479688791794672160,	-0.479732663129779800,	
+-0.479776533265555750,	-0.479820402201890370,	-0.479864269938674370,	-0.479908136475797330,	-0.479952001813149950,	-0.479995865950622940,	-0.480039728888105870,	-0.480083590625489500,	
+-0.480127451162664090,	-0.480171310499520110,	-0.480215168635948260,	-0.480259025571838080,	-0.480302881307080320,	-0.480346735841565730,	-0.480390589175183960,	-0.480434441307825700,	
+-0.480478292239381320,	-0.480522141969741190,	-0.480565990498796110,	-0.480609837826435680,	-0.480653683952551090,	-0.480697528877031820,	-0.480741372599768790,	-0.480785215120652310,	
+-0.480829056439572740,	-0.480872896556421010,	-0.480916735471086600,	-0.480960573183460360,	-0.481004409693433050,	-0.481048245000894330,	-0.481092079105735040,	-0.481135912007845500,	
+-0.481179743707116250,	-0.481223574203437980,	-0.481267403496700390,	-0.481311231586794290,	-0.481355058473610490,	-0.481398884157038690,	-0.481442708636969640,	-0.481486531913293820,	
+-0.481530353985902100,	-0.481574174854684070,	-0.481617994519530630,	-0.481661812980332560,	-0.481705630236979600,	-0.481749446289362560,	-0.481793261137371920,	-0.481837074780898100,	
+-0.481880887219831970,	-0.481924698454063270,	-0.481968508483482770,	-0.482012317307981440,	-0.482056124927448930,	-0.482099931341776090,	-0.482143736550853410,	-0.482187540554571410,	
+-0.482231343352820920,	-0.482275144945491730,	-0.482318945332474600,	-0.482362744513660570,	-0.482406542488939270,	-0.482450339258201580,	-0.482494134821338070,	-0.482537929178239620,	
+-0.482581722328795980,	-0.482625514272898020,	-0.482669305010436640,	-0.482713094541301620,	-0.482756882865383820,	-0.482800669982573870,	-0.482844455892762260,	-0.482888240595839850,	
+-0.482932024091696440,	-0.482975806380223030,	-0.483019587461310460,	-0.483063367334848560,	-0.483107146000728180,	-0.483150923458839980,	-0.483194699709074470,	-0.483238474751322590,	
+-0.483282248585474140,	-0.483326021211420430,	-0.483369792629051330,	-0.483413562838257700,	-0.483457331838930190,	-0.483501099630959390,	-0.483544866214236150,	-0.483588631588650400,	
+-0.483632395754093060,	-0.483676158710455160,	-0.483719920457626410,	-0.483763680995497880,	-0.483807440323960170,	-0.483851198442903860,	-0.483894955352219940,	-0.483938711051798200,	
+-0.483982465541529740,	-0.484026218821305480,	-0.484069970891015280,	-0.484113721750550120,	-0.484157471399800700,	-0.484201219838657990,	-0.484244967067011810,	-0.484288713084753240,	
+-0.484332457891773320,	-0.484376201487961790,	-0.484419943873209800,	-0.484463685047407940,	-0.484507425010446860,	-0.484551163762217630,	-0.484594901302610070,	-0.484638637631515270,	
+-0.484682372748824250,	-0.484726106654426950,	-0.484769839348214330,	-0.484813570830077150,	-0.484857301099906050,	-0.484901030157592060,	-0.484944758003025110,	-0.484988484636096670,	
+-0.485032210056696610,	-0.485075934264716010,	-0.485119657260045630,	-0.485163379042576060,	-0.485207099612198430,	-0.485250818968802730,	-0.485294537112279930,	-0.485338254042521180,	
+-0.485381969759416390,	-0.485425684262856700,	-0.485469397552732770,	-0.485513109628935400,	-0.485556820491355570,	-0.485600530139883360,	-0.485644238574409800,	-0.485687945794826050,	
+-0.485731651801022070,	-0.485775356592888900,	-0.485819060170317400,	-0.485862762533198600,	-0.485906463681422480,	-0.485950163614880250,	-0.485993862333462980,	-0.486037559837060650,	
+-0.486081256125564460,	-0.486124951198865120,	-0.486168645056853370,	-0.486212337699420400,	-0.486256029126456210,	-0.486299719337851990,	-0.486343408333498820,	-0.486387096113286730,	
+-0.486430782677106930,	-0.486474468024850120,	-0.486518152156407200,	-0.486561835071669280,	-0.486605516770526330,	-0.486649197252869650,	-0.486692876518590330,	-0.486736554567578470,	
+-0.486780231399725150,	-0.486823907014921340,	-0.486867581413058080,	-0.486911254594025510,	-0.486954926557714830,	-0.486998597304017180,	-0.487042266832822650,	-0.487085935144022490,	
+-0.487129602237507450,	-0.487173268113168410,	-0.487216932770896620,	-0.487260596210582100,	-0.487304258432116060,	-0.487347919435389800,	-0.487391579220293360,	-0.487435237786717930,	
+-0.487478895134554390,	-0.487522551263693650,	-0.487566206174026960,	-0.487609859865444310,	-0.487653512337837440,	-0.487697163591096330,	-0.487740813625112350,	-0.487784462439776360,	
+-0.487828110034979220,	-0.487871756410612150,	-0.487915401566565320,	-0.487959045502730000,	-0.488002688218997450,	-0.488046329715257740,	-0.488089969991402250,	-0.488133609047321840,	
+-0.488177246882907420,	-0.488220883498050260,	-0.488264518892640500,	-0.488308153066569440,	-0.488351786019728400,	-0.488395417752007450,	-0.488439048263297980,	-0.488482677553490950,	
+-0.488526305622477560,	-0.488569932470148020,	-0.488613558096393670,	-0.488657182501105790,	-0.488700805684174570,	-0.488744427645491360,	-0.488788048384947050,	-0.488831667902432650,	
+-0.488875286197839490,	-0.488918903271057640,	-0.488962519121978580,	-0.489006133750493620,	-0.489049747156492960,	-0.489093359339867860,	-0.489136970300509450,	-0.489180580038308550,	
+-0.489224188553156640,	-0.489267795844943840,	-0.489311401913561540,	-0.489355006758901090,	-0.489398610380852810,	-0.489442212779307990,	-0.489485813954157580,	-0.489529413905293090,	
+-0.489573012632604660,	-0.489616610135983680,	-0.489660206415321540,	-0.489703801470508570,	-0.489747395301436020,	-0.489790987907995020,	-0.489834579290076570,	-0.489878169447572010,	
+-0.489921758380371660,	-0.489965346088366950,	-0.490008932571449230,	-0.490052517829508820,	-0.490096101862437070,	-0.490139684670125090,	-0.490183266252463890,	-0.490226846609344900,	
+-0.490270425740658430,	-0.490314003646296290,	-0.490357580326148730,	-0.490401155780107230,	-0.490444730008062880,	-0.490488303009906650,	-0.490531874785530060,	-0.490575445334823390,	
+-0.490619014657678100,	-0.490662582753985720,	-0.490706149623636460,	-0.490749715266521780,	-0.490793279682532890,	-0.490836842871560760,	-0.490880404833496930,	-0.490923965568231650,	
+-0.490967525075656500,	-0.491011083355662900,	-0.491054640408141230,	-0.491098196232982950,	-0.491141750830079220,	-0.491185304199321440,	-0.491228856340600040,	-0.491272407253806500,	
+-0.491315956938832290,	-0.491359505395567830,	-0.491403052623904660,	-0.491446598623733800,	-0.491490143394946450,	-0.491533686937434100,	-0.491577229251087210,	-0.491620770335797210,	
+-0.491664310191455680,	-0.491707848817952990,	-0.491751386215180660,	-0.491794922383029850,	-0.491838457321391750,	-0.491881991030157950,	-0.491925523509218750,	-0.491969054758465700,	
+-0.492012584777790420,	-0.492056113567083340,	-0.492099641126235940,	-0.492143167455139420,	-0.492186692553685410,	-0.492230216421764230,	-0.492273739059267520,	-0.492317260466086930,	
+-0.492360780642112690,	-0.492404299587236580,	-0.492447817301349680,	-0.492491333784343230,	-0.492534849036108830,	-0.492578363056536960,	-0.492621875845519200,	-0.492665387402947070,	
+-0.492708897728711130,	-0.492752406822702940,	-0.492795914684813710,	-0.492839421314934690,	-0.492882926712957530,	-0.492926430878772640,	-0.492969933812272110,	-0.493013435513346310,	
+-0.493056935981886930,	-0.493100435217785240,	-0.493143933220932420,	-0.493187429991220170,	-0.493230925528538980,	-0.493274419832780480,	-0.493317912903836250,	-0.493361404741596900,	
+-0.493404895345954050,	-0.493448384716798970,	-0.493491872854022910,	-0.493535359757517500,	-0.493578845427173400,	-0.493622329862882130,	-0.493665813064535440,	-0.493709295032023820,	
+-0.493752775765238960,	-0.493796255264072170,	-0.493839733528415150,	-0.493883210558158370,	-0.493926686353193590,	-0.493970160913412450,	-0.494013634238705530,	-0.494057106328964550,	
+-0.494100577184080790,	-0.494144046803945640,	-0.494187515188450670,	-0.494230982337486580,	-0.494274448250945020,	-0.494317912928717740,	-0.494361376370695270,	-0.494404838576769370,	
+-0.494448299546831340,	-0.494491759280772600,	-0.494535217778484860,	-0.494578675039858640,	-0.494622131064785810,	-0.494665585853157950,	-0.494709039404865770,	-0.494752491719801010,	
+-0.494795942797855050,	-0.494839392638919570,	-0.494882841242885230,	-0.494926288609643770,	-0.494969734739087010,	-0.495013179631105530,	-0.495056623285591080,	-0.495100065702435090,	
+-0.495143506881528920,	-0.495186946822764370,	-0.495230385526032050,	-0.495273822991223800,	-0.495317259218231390,	-0.495360694206945400,	-0.495404127957257690,	-0.495447560469059690,	
+-0.495490991742242760,	-0.495534421776698760,	-0.495577850572318290,	-0.495621278128993590,	-0.495664704446615310,	-0.495708129525075260,	-0.495751553364264910,	-0.495794975964075680,	
+-0.495838397324399380,	-0.495881817445126660,	-0.495925236326149430,	-0.495968653967359560,	-0.496012070368647580,	-0.496055485529905470,	-0.496098899451024640,	-0.496142312131896520,	
+-0.496185723572413080,	-0.496229133772464910,	-0.496272542731943880,	-0.496315950450741890,	-0.496359356928749660,	-0.496402762165859050,	-0.496446166161961520,	-0.496489568916948950,	
+-0.496532970430712040,	-0.496576370703142760,	-0.496619769734132910,	-0.496663167523573260,	-0.496706564071355720,	-0.496749959377371710,	-0.496793353441512820,	-0.496836746263670970,	
+-0.496880137843736860,	-0.496923528181602350,	-0.496966917277159470,	-0.497010305130298870,	-0.497053691740912520,	-0.497097077108891950,	-0.497140461234128690,	-0.497183844116514670,	
+-0.497227225755940640,	-0.497270606152298900,	-0.497313985305480320,	-0.497357363215376710,	-0.497400739881879770,	-0.497444115304880920,	-0.497487489484272180,	-0.497530862419944320,	
+-0.497574234111789360,	-0.497617604559699170,	-0.497660973763564550,	-0.497704341723277540,	-0.497747708438729620,	-0.497791073909812480,	-0.497834438136418030,	-0.497877801118437100,	
+-0.497921162855761660,	-0.497964523348283730,	-0.498007882595894070,	-0.498051240598484710,	-0.498094597355947240,	-0.498137952868173690,	-0.498181307135054870,	-0.498224660156482760,	
+-0.498268011932349380,	-0.498311362462545590,	-0.498354711746963440,	-0.498398059785494450,	-0.498441406578030380,	-0.498484752124463140,	-0.498528096424683600,	-0.498571439478583840,	
+-0.498614781286055910,	-0.498658121846990600,	-0.498701461161280000,	-0.498744799228815710,	-0.498788136049489460,	-0.498831471623193250,	-0.498874805949817980,	-0.498918139029255690,	
+-0.498961470861398420,	-0.499004801446137130,	-0.499048130783363800,	-0.499091458872970130,	-0.499134785714848260,	-0.499178111308889010,	-0.499221435654984450,	-0.499264758753026730,	
+-0.499308080602906710,	-0.499351401204516490,	-0.499394720557747750,	-0.499438038662492260,	-0.499481355518642030,	-0.499524671126088000,	-0.499567985484722310,	-0.499611298594437040,	
+-0.499654610455123160,	-0.499697921066672710,	-0.499741230428977500,	-0.499784538541929220,	-0.499827845405419970,	-0.499871151019340710,	-0.499914455383583920,	-0.499957758498040640,	
+-0.500001060362602940,	-0.500044360977162650,	-0.500087660341611450,	-0.500130958455841430,	-0.500174255319743690,	-0.500217550933210300,	-0.500260845296133350,	-0.500304138408403930,	
+-0.500347430269914240,	-0.500390720880555920,	-0.500434010240220830,	-0.500477298348801060,	-0.500520585206187580,	-0.500563870812272830,	-0.500607155166948650,	-0.500650438270106250,	
+-0.500693720121637710,	-0.500737000721434900,	-0.500780280069389900,	-0.500823558165393920,	-0.500866835009339040,	-0.500910110601117450,	-0.500953384940620140,	-0.500996658027739410,	
+-0.501039929862367010,	-0.501083200444394810,	-0.501126469773715000,	-0.501169737850218570,	-0.501213004673797920,	-0.501256270244345050,	-0.501299534561751140,	-0.501342797625908390,	
+-0.501386059436708660,	-0.501429319994043720,	-0.501472579297805980,	-0.501515837347886300,	-0.501559094144177100,	-0.501602349686570470,	-0.501645603974957610,	-0.501688857009230830,	
+-0.501732108789281760,	-0.501775359315002940,	-0.501818608586285240,	-0.501861856603021070,	-0.501905103365102630,	-0.501948348872421010,	-0.501991593124868630,	-0.502034836122337120,	
+-0.502078077864718590,	-0.502121318351905320,	-0.502164557583788310,	-0.502207795560259850,	-0.502251032281212370,	-0.502294267746536850,	-0.502337501956125700,	-0.502380734909870790,	
+-0.502423966607664090,	-0.502467197049397800,	-0.502510426234963110,	-0.502553654164252790,	-0.502596880837157920,	-0.502640106253570920,	-0.502683330413383640,	-0.502726553316487970,	
+-0.502769774962776310,	-0.502812995352139860,	-0.502856214484470930,	-0.502899432359661840,	-0.502942648977603770,	-0.502985864338189040,	-0.503029078441309730,	-0.503072291286857600,	
+-0.503115502874725280,	-0.503158713204803760,	-0.503201922276985460,	-0.503245130091162670,	-0.503288336647226720,	-0.503331541945069900,	-0.503374745984584320,	-0.503417948765662150,	
+-0.503461150288194830,	-0.503504350552074540,	-0.503547549557193830,	-0.503590747303443780,	-0.503633943790716910,	-0.503677139018905210,	-0.503720332987900640,	-0.503763525697595640,	
+-0.503806717147881390,	-0.503849907338650320,	-0.503893096269794950,	-0.503936283941206490,	-0.503979470352777240,	-0.504022655504399290,	-0.504065839395964720,	-0.504109022027365960,	
+-0.504152203398494310,	-0.504195383509242090,	-0.504238562359501820,	-0.504281739949164700,	-0.504324916278123260,	-0.504368091346269590,	-0.504411265153495990,	-0.504454437699693890,	
+-0.504497608984755710,	-0.504540779008573860,	-0.504583947771039760,	-0.504627115272045730,	-0.504670281511483850,	-0.504713446489246320,	-0.504756610205225550,	-0.504799772659312860,	
+-0.504842933851400780,	-0.504886093781381720,	-0.504929252449147100,	-0.504972409854589240,	-0.505015565997600450,	-0.505058720878072690,	-0.505101874495898610,	-0.505145026850969290,	
+-0.505188177943177940,	-0.505231327772415750,	-0.505274476338575140,	-0.505317623641548420,	-0.505360769681227560,	-0.505403914457505210,	-0.505447057970272670,	-0.505490200219422590,	
+-0.505533341204847280,	-0.505576480926438250,	-0.505619619384088060,	-0.505662756577688780,	-0.505705892507132600,	-0.505749027172312180,	-0.505792160573118710,	-0.505835292709444830,	
+-0.505878423581183070,	-0.505921553188224960,	-0.505964681530462920,	-0.506007808607789160,	-0.506050934420096300,	-0.506094058967275770,	-0.506137182249220000,	-0.506180304265821720,	
+-0.506223425016972260,	-0.506266544502564250,	-0.506309662722489890,	-0.506352779676641380,	-0.506395895364911250,	-0.506439009787191030,	-0.506482122943373250,	-0.506525234833350660,	
+-0.506568345457014460,	-0.506611454814257510,	-0.506654562904971790,	-0.506697669729049840,	-0.506740775286383950,	-0.506783879576865770,	-0.506826982600387940,	-0.506870084356843000,	
+-0.506913184846122470,	-0.506956284068118990,	-0.506999382022724880,	-0.507042478709832540,	-0.507085574129333750,	-0.507128668281120910,	-0.507171761165086890,	-0.507214852781122990,	
+-0.507257943129121980,	-0.507301032208976150,	-0.507344120020577720,	-0.507387206563819420,	-0.507430291838592670,	-0.507473375844790240,	-0.507516458582304650,	-0.507559540051027660,	
+-0.507602620250851790,	-0.507645699181669240,	-0.507688776843372550,	-0.507731853235854350,	-0.507774928359006060,	-0.507818002212720890,	-0.507861074796890240,	-0.507904146111407000,	
+-0.507947216156163340,	-0.507990284931051580,	-0.508033352435964590,	-0.508076418670793780,	-0.508119483635431910,	-0.508162547329771840,	-0.508205609753704880,	-0.508248670907124000,	
+-0.508291730789921400,	-0.508334789401989400,	-0.508377846743220840,	-0.508420902813507380,	-0.508463957612741550,	-0.508507011140816310,	-0.508550063397623100,	-0.508593114383054770,	
+-0.508636164097003520,	-0.508679212539362440,	-0.508722259710022830,	-0.508765305608877560,	-0.508808350235819380,	-0.508851393590740050,	-0.508894435673532210,	-0.508937476484088270,	
+-0.508980516022300660,	-0.509023554288062010,	-0.509066591281264190,	-0.509109627001799960,	-0.509152661449561950,	-0.509195694624441920,	-0.509238726526332730,	-0.509281757155126580,	
+-0.509324786510716220,	-0.509367814592994070,	-0.509410841401852110,	-0.509453866937183530,	-0.509496891198879750,	-0.509539914186833750,	-0.509582935900938060,	-0.509625956341084980,	
+-0.509668975507167390,	-0.509711993399076910,	-0.509755010016706530,	-0.509798025359949000,	-0.509841039428696070,	-0.509884052222840390,	-0.509927063742274700,	-0.509970073986891310,	
+-0.510013082956583210,	-0.510056090651241910,	-0.510099097070760400,	-0.510142102215031530,	-0.510185106083947070,	-0.510228108677399870,	-0.510271109995282250,	-0.510314110037486950,	
+-0.510357108803906830,	-0.510400106294433440,	-0.510443102508960190,	-0.510486097447378830,	-0.510529091109582220,	-0.510572083495462900,	-0.510615074604913400,	-0.510658064437826460,	
+-0.510701052994094070,	-0.510744040273609090,	-0.510787026276264380,	-0.510830011001951690,	-0.510872994450563890,	-0.510915976621993730,	-0.510958957516133520,	-0.511001937132876450,	
+-0.511044915472114060,	-0.511087892533739320,	-0.511130868317645310,	-0.511173842823723800,	-0.511216816051867640,	-0.511259788001969360,	-0.511302758673922050,	-0.511345728067617470,	
+-0.511388696182948580,	-0.511431663019808360,	-0.511474628578088450,	-0.511517592857682170,	-0.511560555858481810,	-0.511603517580380030,	-0.511646478023269900,	-0.511689437187043180,	
+-0.511732395071592850,	-0.511775351676811870,	-0.511818307002592230,	-0.511861261048826680,	-0.511904213815408070,	-0.511947165302228950,	-0.511990115509182280,	-0.512033064436159920,	
+-0.512076012083055310,	-0.512118958449760300,	-0.512161903536167860,	-0.512204847342170640,	-0.512247789867661290,	-0.512290731112532870,	-0.512333671076677270,	-0.512376609759987560,	
+-0.512419547162356600,	-0.512462483283676380,	-0.512505418123839980,	-0.512548351682740040,	-0.512591283960269210,	-0.512634214956320670,	-0.512677144670786070,	-0.512720073103558600,	
+-0.512763000254531360,	-0.512805926123596320,	-0.512848850710646340,	-0.512891774015574290,	-0.512934696038273240,	-0.512977616778634960,	-0.513020536236552750,	-0.513063454411919470,	
+-0.513106371304627330,	-0.513149286914569070,	-0.513192201241637780,	-0.513235114285725880,	-0.513278026046726570,	-0.513320936524531810,	-0.513363845719034710,	-0.513406753630128440,	
+-0.513449660257704890,	-0.513492565601657120,	-0.513535469661878020,	-0.513578372438260210,	-0.513621273930696790,	-0.513664174139079830,	-0.513707073063302540,	-0.513749970703257790,	
+-0.513792867058837870,	-0.513835762129935760,	-0.513878655916444220,	-0.513921548418256320,	-0.513964439635264280,	-0.514007329567361170,	-0.514050218214440080,	-0.514093105576392980,	
+-0.514135991653113190,	-0.514178876444493450,	-0.514221759950426520,	-0.514264642170805590,	-0.514307523105522520,	-0.514350402754470860,	-0.514393281117543450,	-0.514436158194632400,	
+-0.514479033985631110,	-0.514521908490432110,	-0.514564781708928390,	-0.514607653641013020,	-0.514650524286578200,	-0.514693393645517470,	-0.514736261717722910,	-0.514779128503087600,	
+-0.514821994001504520,	-0.514864858212866430,	-0.514907721137066620,	-0.514950582773997080,	-0.514993443123551110,	-0.515036302185621910,	-0.515079159960101560,	-0.515122016446883380,	
+-0.515164871645860110,	-0.515207725556924620,	-0.515250578179970220,	-0.515293429514888990,	-0.515336279561574240,	-0.515379128319919060,	-0.515421975789815750,	-0.515464821971157510,	
+-0.515507666863837200,	-0.515550510467748140,	-0.515593352782782400,	-0.515636193808833300,	-0.515679033545794030,	-0.515721871993556790,	-0.515764709152015000,	-0.515807545021061300,	
+-0.515850379600588770,	-0.515893212890490730,	-0.515936044890659250,	-0.515978875600987650,	-0.516021705021369240,	-0.516064533151696200,	-0.516107359991861750,	-0.516150185541758950,	
+-0.516193009801280690,	-0.516235832770320370,	-0.516278654448769970,	-0.516321474836523020,	-0.516364293933472720,	-0.516407111739511260,	-0.516449928254532060,	-0.516492743478428110,	
+-0.516535557411092580,	-0.516578370052417800,	-0.516621181402297180,	-0.516663991460623920,	-0.516706800227290210,	-0.516749607702189580,	-0.516792413885215020,	-0.516835218776259260,	
+-0.516878022375215960,	-0.516920824681977200,	-0.516963625696436390,	-0.517006425418486850,	-0.517049223848020880,	-0.517092020984931900,	-0.517134816829112780,	-0.517177611380456700,	
+-0.517220404638856880,	-0.517263196604205720,	-0.517305987276396980,	-0.517348776655322860,	-0.517391564740876770,	-0.517434351532951810,	-0.517477137031440940,	-0.517519921236237690,	
+-0.517562704147234150,	-0.517605485764323860,	-0.517648266087400330,	-0.517691045116355660,	-0.517733822851083380,	-0.517776599291476570,	-0.517819374437428310,	-0.517862148288831920,	
+-0.517904920845579820,	-0.517947692107565420,	-0.517990462074682250,	-0.518033230746822390,	-0.518075998123879500,	-0.518118764205746650,	-0.518161528992317270,	-0.518204292483483650,	
+-0.518247054679139340,	-0.518289815579177750,	-0.518332575183491300,	-0.518375333491973290,	-0.518418090504517040,	-0.518460846221015510,	-0.518503600641362250,	-0.518546353765449660,	
+-0.518589105593171170,	-0.518631856124420310,	-0.518674605359089380,	-0.518717353297071910,	-0.518760099938261110,	-0.518802845282550160,	-0.518845589329832270,	-0.518888332080000180,	
+-0.518931073532947210,	-0.518973813688566990,	-0.519016552546751720,	-0.519059290107395150,	-0.519102026370390380,	-0.519144761335630920,	-0.519187495003009200,	-0.519230227372418640,	
+-0.519272958443752990,	-0.519315688216904550,	-0.519358416691766860,	-0.519401143868233110,	-0.519443869746196500,	-0.519486594325550670,	-0.519529317606187920,	-0.519572039588001910,	
+-0.519614760270886160,	-0.519657479654733080,	-0.519700197739436320,	-0.519742914524889080,	-0.519785630010984660,	-0.519828344197616370,	-0.519871057084676960,	-0.519913768672060290,	
+-0.519956478959658800,	-0.519999187947365990,	-0.520041895635075300,	-0.520084602022679920,	-0.520127307110073380,	-0.520170010897148210,	-0.520212713383797930,	-0.520255414569916420,	
+-0.520298114455395870,	-0.520340813040130020,	-0.520383510324012200,	-0.520426206306935480,	-0.520468900988793730,	-0.520511594369479360,	-0.520554286448886020,	-0.520596977226907230,	
+-0.520639666703435760,	-0.520682354878365010,	-0.520725041751588400,	-0.520767727322999590,	-0.520810411592491080,	-0.520853094559956540,	-0.520895776225289600,	-0.520938456588382890,	
+-0.520981135649130070,	-0.521023813407424320,	-0.521066489863159070,	-0.521109165016228060,	-0.521151838866523610,	-0.521194511413939690,	-0.521237182658369820,	-0.521279852599706550,	
+-0.521322521237843730,	-0.521365188572674660,	-0.521407854604092560,	-0.521450519331991160,	-0.521493182756263110,	-0.521535844876802050,	-0.521578505693501840,	-0.521621165206255010,	
+-0.521663823414955210,	-0.521706480319495850,	-0.521749135919770680,	-0.521791790215672350,	-0.521834443207094490,	-0.521877094893930860,	-0.521919745276074100,	-0.521962394353418070,	
+-0.522005042125855970,	-0.522047688593281320,	-0.522090333755587890,	-0.522132977612668080,	-0.522175620164415990,	-0.522218261410725140,	-0.522260901351488280,	-0.522303539986599170,	
+-0.522346177315951230,	-0.522388813339437760,	-0.522431448056952740,	-0.522474081468388700,	-0.522516713573639820,	-0.522559344372598770,	-0.522601973865159270,	-0.522644602051214990,	
+-0.522687228930659110,	-0.522729854503385600,	-0.522772478769287010,	-0.522815101728257290,	-0.522857723380190100,	-0.522900343724978290,	-0.522942962762515620,	-0.522985580492695610,	
+-0.523028196915411580,	-0.523070812030557390,	-0.523113425838025780,	-0.523156038337710740,	-0.523198649529505900,	-0.523241259413304020,	-0.523283867988999060,	-0.523326475256484350,	
+-0.523369081215653950,	-0.523411685866400410,	-0.523454289208617580,	-0.523496891242199560,	-0.523539491967038860,	-0.523582091383029360,	-0.523624689490064690,	-0.523667286288038270,	
+-0.523709881776844080,	-0.523752475956374750,	-0.523795068826524270,	-0.523837660387186490,	-0.523880250638254160,	-0.523922839579621160,	-0.523965427211181110,	-0.524008013532827550,	
+-0.524050598544454240,	-0.524093182245954140,	-0.524135764637221340,	-0.524178345718148920,	-0.524220925488630530,	-0.524263503948559810,	-0.524306081097830390,	-0.524348656936336030,	
+-0.524391231463969820,	-0.524433804680625390,	-0.524476376586196950,	-0.524518947180577120,	-0.524561516463659890,	-0.524604084435338900,	-0.524646651095507680,	-0.524689216444060300,	
+-0.524731780480889420,	-0.524774343205889120,	-0.524816904618953250,	-0.524859464719974910,	-0.524902023508847740,	-0.524944580985465590,	-0.524987137149722340,	-0.525029692001510950,	
+-0.525072245540725290,	-0.525114797767259330,	-0.525157348681006050,	-0.525199898281859420,	-0.525242446569712970,	-0.525284993544460450,	-0.525327539205995840,	-0.525370083554212000,	
+-0.525412626589002900,	-0.525455168310262730,	-0.525497708717884150,	-0.525540247811761340,	-0.525582785591787950,	-0.525625322057857500,	-0.525667857209864200,	-0.525710391047700790,	
+-0.525752923571261470,	-0.525795454780440210,	-0.525837984675129990,	-0.525880513255224780,	-0.525923040520618220,	-0.525965566471204520,	-0.526008091106876410,	-0.526050614427528210,	
+-0.526093136433053780,	-0.526135657123346090,	-0.526178176498299340,	-0.526220694557807180,	-0.526263211301763230,	-0.526305726730061600,	-0.526348240842595240,	-0.526390753639258360,	
+-0.526433265119944930,	-0.526475775284548030,	-0.526518284132961640,	-0.526560791665079520,	-0.526603297880795520,	-0.526645802780003500,	-0.526688306362596670,	-0.526730808628469440,	
+-0.526773309577514890,	-0.526815809209627010,	-0.526858307524699530,	-0.526900804522626440,	-0.526943300203301600,	-0.526985794566618200,	-0.527028287612470230,	-0.527070779340751970,	
+-0.527113269751356420,	-0.527155758844177650,	-0.527198246619109410,	-0.527240733076045690,	-0.527283218214880440,	-0.527325702035506770,	-0.527368184537818860,	-0.527410665721710910,	
+-0.527453145587075790,	-0.527495624133807910,	-0.527538101361801020,	-0.527580577270949090,	-0.527623051861145440,	-0.527665525132284150,	-0.527707997084259530,	-0.527750467716964430,	
+-0.527792937030293170,	-0.527835405024139500,	-0.527877871698397390,	-0.527920337052961040,	-0.527962801087723310,	-0.528005263802578730,	-0.528047725197421270,	-0.528090185272144240,	
+-0.528132644026641620,	-0.528175101460807370,	-0.528217557574535480,	-0.528260012367720020,	-0.528302465840254200,	-0.528344917992032200,	-0.528387368822948230,	-0.528429818332895480,	
+-0.528472266521768150,	-0.528514713389460210,	-0.528557158935865860,	-0.528599603160878280,	-0.528642046064391580,	-0.528684487646300270,	-0.528726927906497220,	-0.528769366844876960,	
+-0.528811804461333250,	-0.528854240755760040,	-0.528896675728051550,	-0.528939109378101070,	-0.528981541705802800,	-0.529023972711051060,	-0.529066402393738920,	-0.529108830753760920,	
+-0.529151257791010690,	-0.529193683505382430,	-0.529236107896770340,	-0.529278530965067500,	-0.529320952710168770,	-0.529363373131967350,	-0.529405792230357440,	-0.529448210005233010,	
+-0.529490626456488030,	-0.529533041584016930,	-0.529575455387712890,	-0.529617867867470120,	-0.529660279023183130,	-0.529702688854745030,	-0.529745097362050220,	-0.529787504544992680,	
+-0.529829910403466280,	-0.529872314937365640,	-0.529914718146583750,	-0.529957120031015030,	-0.529999520590553890,	-0.530041919825093630,	-0.530084317734528580,	-0.530126714318752690,	
+-0.530169109577660390,	-0.530211503511144990,	-0.530253896119100790,	-0.530296287401422210,	-0.530338677358002550,	-0.530381065988736240,	-0.530423453293517260,	-0.530465839272239560,	
+-0.530508223924797680,	-0.530550607251084940,	-0.530592989250995630,	-0.530635369924424170,	-0.530677749271263990,	-0.530720127291409380,	-0.530762503984754440,	-0.530804879351193360,	
+-0.530847253390620330,	-0.530889626102928890,	-0.530931997488013340,	-0.530974367545768100,	-0.531016736276086590,	-0.531059103678863330,	-0.531101469753992310,	-0.531143834501367930,	
+-0.531186197920883510,	-0.531228560012433680,	-0.531270920775912870,	-0.531313280211214380,	-0.531355638318232630,	-0.531397995096861810,	-0.531440350546996010,	-0.531482704668529650,	
+-0.531525057461356250,	-0.531567408925370130,	-0.531609759060465930,	-0.531652107866536830,	-0.531694455343477590,	-0.531736801491182190,	-0.531779146309544810,	-0.531821489798459890,	
+-0.531863831957820830,	-0.531906172787522610,	-0.531948512287458650,	-0.531990850457523260,	-0.532033187297610840,	-0.532075522807615500,	-0.532117856987431640,	-0.532160189836952790,	
+-0.532202521356073490,	-0.532244851544688260,	-0.532287180402690520,	-0.532329507929974800,	-0.532371834126435290,	-0.532414158991966200,	-0.532456482526462160,	-0.532498804729816480,	
+-0.532541125601923790,	-0.532583445142678750,	-0.532625763351974650,	-0.532668080229706130,	-0.532710395775767400,	-0.532752709990053090,	-0.532795022872456610,	-0.532837334422872620,	
+-0.532879644641195640,	-0.532921953527319080,	-0.532964261081137810,	-0.533006567302545810,	-0.533048872191437370,	-0.533091175747707150,	-0.533133477971248550,	-0.533175778861956330,	
+-0.533218078419725020,	-0.533260376644448140,	-0.533302673536020230,	-0.533344969094335710,	-0.533387263319288870,	-0.533429556210774150,	-0.533471847768685170,	-0.533514137992916580,	
+-0.533556426883363020,	-0.533598714439917910,	-0.533641000662476110,	-0.533683285550931920,	-0.533725569105179760,	-0.533767851325113290,	-0.533810132210627230,	-0.533852411761616240,	
+-0.533894689977973740,	-0.533936966859594580,	-0.533979242406373070,	-0.534021516618203410,	-0.534063789494980350,	-0.534106061036597410,	-0.534148331242949250,	-0.534190600113930710,	
+-0.534232867649435340,	-0.534275133849357760,	-0.534317398713592300,	-0.534359662242033460,	-0.534401924434575680,	-0.534444185291112820,	-0.534486444811539840,	-0.534528702995750390,	
+-0.534570959843639230,	-0.534613215355100650,	-0.534655469530028960,	-0.534697722368319030,	-0.534739973869864380,	-0.534782224034559770,	-0.534824472862300060,	-0.534866720352978780,	
+-0.534908966506490670,	-0.534951211322730160,	-0.534993454801591550,	-0.535035696942969820,	-0.535077937746758380,	-0.535120177212852100,	-0.535162415341145730,	-0.535204652131533010,	
+-0.535246887583908590,	-0.535289121698167000,	-0.535331354474202990,	-0.535373585911910200,	-0.535415816011183380,	-0.535458044771917500,	-0.535500272194006090,	-0.535542498277344010,	
+-0.535584723021825690,	-0.535626946427345540,	-0.535669168493798420,	-0.535711389221077970,	-0.535753608609079060,	-0.535795826657696540,	-0.535838043366824060,	-0.535880258736356470,	
+-0.535922472766188210,	-0.535964685456213790,	-0.536006896806327960,	-0.536049106816424590,	-0.536091315486398880,	-0.536133522816144460,	-0.536175728805556200,	-0.536217933454528620,	
+-0.536260136762956250,	-0.536302338730733850,	-0.536344539357755280,	-0.536386738643915280,	-0.536428936589108950,	-0.536471133193229810,	-0.536513328456172830,	-0.536555522377832550,	
+-0.536597714958103490,	-0.536639906196880510,	-0.536682096094057370,	-0.536724284649529040,	-0.536766471863190260,	-0.536808657734935020,	-0.536850842264658180,	-0.536893025452254150,	
+-0.536935207297617900,	-0.536977387800643300,	-0.537019566961225210,	-0.537061744779258610,	-0.537103921254637350,	-0.537146096387256190,	-0.537188270177009760,	-0.537230442623792710,	
+-0.537272613727499900,	-0.537314783488025190,	-0.537356951905263560,	-0.537399118979109970,	-0.537441284709458070,	-0.537483449096203050,	-0.537525612139239330,	-0.537567773838461660,	
+-0.537609934193764900,	-0.537652093205042920,	-0.537694250872190690,	-0.537736407195103290,	-0.537778562173674480,	-0.537820715807799220,	-0.537862868097372160,	-0.537905019042288270,	
+-0.537947168642441520,	-0.537989316897726890,	-0.538031463808039230,	-0.538073609373272640,	-0.538115753593321980,	-0.538157896468081990,	-0.538200037997447200,	-0.538242178181312700,	
+-0.538284317019572360,	-0.538326454512121240,	-0.538368590658854340,	-0.538410725459665620,	-0.538452858914450160,	-0.538494991023102390,	-0.538537121785517270,	-0.538579251201589670,	
+-0.538621379271213560,	-0.538663505994284470,	-0.538705631370696160,	-0.538747755400343700,	-0.538789878083121950,	-0.538831999418925460,	-0.538874119407649400,	-0.538916238049187650,	
+-0.538958355343435280,	-0.539000471290287390,	-0.539042585889638050,	-0.539084699141382130,	-0.539126811045414490,	-0.539168921601629770,	-0.539211030809923280,	-0.539253138670188650,	
+-0.539295245182321300,	-0.539337350346216220,	-0.539379454161767250,	-0.539421556628869810,	-0.539463657747418330,	-0.539505757517308230,	-0.539547855938433240,	-0.539589953010688680,	
+-0.539632048733969640,	-0.539674143108169970,	-0.539716236133185090,	-0.539758327808909530,	-0.539800418135238160,	-0.539842507112066160,	-0.539884594739287520,	-0.539926681016797310,	
+-0.539968765944490840,	-0.540010849522262080,	-0.540052931750006240,	-0.540095012627617940,	-0.540137092154992170,	-0.540179170332024120,	-0.540221247158607750,	-0.540263322634638170,	
+-0.540305396760010770,	-0.540347469534619430,	-0.540389540958359450,	-0.540431611031125580,	-0.540473679752813020,	-0.540515747123315960,	-0.540557813142529490,	-0.540599877810348910,	
+-0.540641941126668300,	-0.540684003091382760,	-0.540726063704387250,	-0.540768122965576530,	-0.540810180874845890,	-0.540852237432089430,	-0.540894292637202460,	-0.540936346490080040,	
+-0.540978398990616390,	-0.541020450138706700,	-0.541062499934245930,	-0.541104548377128960,	-0.541146595467250970,	-0.541188641204506050,	-0.541230685588789950,	-0.541272728619996870,	
+-0.541314770298021770,	-0.541356810622759870,	-0.541398849594105890,	-0.541440887211955160,	-0.541482923476201970,	-0.541524958386741310,	-0.541566991943468690,	-0.541609024146278210,	
+-0.541651054995065160,	-0.541693084489724420,	-0.541735112630151060,	-0.541777139416240280,	-0.541819164847886280,	-0.541861188924984360,	-0.541903211647429830,	-0.541945233015116880,	
+-0.541987253027940820,	-0.542029271685796730,	-0.542071288988579700,	-0.542113304936184150,	-0.542155319528505380,	-0.542197332765438690,	-0.542239344646878170,	-0.542281355172719360,	
+-0.542323364342857220,	-0.542365372157186610,	-0.542407378615602950,	-0.542449383718000440,	-0.542491387464274500,	-0.542533389854320540,	-0.542575390888032640,	-0.542617390565306220,	
+-0.542659388886036490,	-0.542701385850118180,	-0.542743381457446720,	-0.542785375707916520,	-0.542827368601422890,	-0.542869360137861130,	-0.542911350317125670,	-0.542953339139111810,	
+-0.542995326603714630,	-0.543037312710829450,	-0.543079297460350660,	-0.543121280852173590,	-0.543163262886193770,	-0.543205243562305370,	-0.543247222880403830,	-0.543289200840384230,	
+-0.543331177442141660,	-0.543373152685571510,	-0.543415126570568120,	-0.543457099097026890,	-0.543499070264843340,	-0.543541040073911690,	-0.543583008524127440,	-0.543624975615385700,	
+-0.543666941347581530,	-0.543708905720610370,	-0.543750868734366510,	-0.543792830388745930,	-0.543834790683642820,	-0.543876749618952830,	-0.543918707194570920,	-0.543960663410392180,	
+-0.544002618266312240,	-0.544044571762225320,	-0.544086523898027030,	-0.544128474673612810,	-0.544170424088877060,	-0.544212372143715100,	-0.544254318838022330,	-0.544296264171693740,	
+-0.544338208144624860,	-0.544380150756710090,	-0.544422092007844970,	-0.544464031897924920,	-0.544505970426844450,	-0.544547907594499110,	-0.544589843400783980,	-0.544631777845594580,	
+-0.544673710928825330,	-0.544715642650371870,	-0.544757573010129610,	-0.544799502007993100,	-0.544841429643857840,	-0.544883355917618940,	-0.544925280829171800,	-0.544967204378411730,	
+-0.545009126565233260,	-0.545051047389531920,	-0.545092966851203450,	-0.545134884950142170,	-0.545176801686243610,	-0.545218717059403170,	-0.545260631069515830,	-0.545302543716477240,	
+-0.545344455000182030,	-0.545386364920525610,	-0.545428273477403750,	-0.545470180670710740,	-0.545512086500342330,	-0.545553990966193610,	-0.545595894068160450,	-0.545637795806137030,	
+-0.545679696180019210,	-0.545721595189702420,	-0.545763492835081410,	-0.545805389116051590,	-0.545847284032508260,	-0.545889177584346850,	-0.545931069771462770,	-0.545972960593750670,	
+-0.546014850051106170,	-0.546056738143424920,	-0.546098624870601350,	-0.546140510232531300,	-0.546182394229110080,	-0.546224276860232780,	-0.546266158125795150,	-0.546308038025691720,	
+-0.546349916559818570,	-0.546391793728070340,	-0.546433669530342560,	-0.546475543966530640,	-0.546517417036529900,	-0.546559288740235850,	-0.546601159077543360,	-0.546643028048347860,	
+-0.546684895652545190,	-0.546726761890030000,	-0.546768626760697820,	-0.546810490264444060,	-0.546852352401164140,	-0.546894213170753600,	-0.546936072573107280,	-0.546977930608120720,	
+-0.547019787275689670,	-0.547061642575708880,	-0.547103496508073880,	-0.547145349072680200,	-0.547187200269423470,	-0.547229050098198440,	-0.547270898558900760,	-0.547312745651426180,	
+-0.547354591375669330,	-0.547396435731526080,	-0.547438278718891720,	-0.547480120337661690,	-0.547521960587731620,	-0.547563799468996360,	-0.547605636981351560,	-0.547647473124693080,	
+-0.547689307898915570,	-0.547731141303914760,	-0.547772973339586080,	-0.547814804005825050,	-0.547856633302527320,	-0.547898461229587630,	-0.547940287786902180,	-0.547982112974365610,	
+-0.548023936791873780,	-0.548065759239321990,	-0.548107580316606000,	-0.548149400023621340,	-0.548191218360262740,	-0.548233035326426200,	-0.548274850922007340,	-0.548316665146901140,	
+-0.548358478001003120,	-0.548400289484208940,	-0.548442099596414100,	-0.548483908337514370,	-0.548525715707404490,	-0.548567521705980220,	-0.548609326333137640,	-0.548651129588771380,	
+-0.548692931472777200,	-0.548734731985050740,	-0.548776531125487850,	-0.548818328893983300,	-0.548860125290432820,	-0.548901920314732390,	-0.548943713966776880,	-0.548985506246462030,	
+-0.549027297153683480,	-0.549069086688336650,	-0.549110874850317400,	-0.549152661639520700,	-0.549194447055842310,	-0.549236231099178180,	-0.549278013769423090,	-0.549319795066472990,	
+-0.549361574990223310,	-0.549403353540569790,	-0.549445130717408190,	-0.549486906520633480,	-0.549528680950141400,	-0.549570454005828050,	-0.549612225687588160,	-0.549653995995317720,	
+-0.549695764928912370,	-0.549737532488267950,	-0.549779298673279240,	-0.549821063483842300,	-0.549862826919853110,	-0.549904588981206530,	-0.549946349667798430,	-0.549988108979524440,	
+-0.550029866916280200,	-0.550071623477961680,	-0.550113378664463640,	-0.550155132475682260,	-0.550196884911513310,	-0.550238635971851850,	-0.550280385656593870,	-0.550322133965634790,	
+-0.550363880898870450,	-0.550405626456196730,	-0.550447370637508700,	-0.550489113442702460,	-0.550530854871673190,	-0.550572594924316650,	-0.550614333600528690,	-0.550656070900204960,	
+-0.550697806823241320,	-0.550739541369532850,	-0.550781274538975520,	-0.550823006331465410,	-0.550864736746897400,	-0.550906465785167440,	-0.550948193446171410,	-0.550989919729804930,	
+-0.551031644635963990,	-0.551073368164543550,	-0.551115090315439700,	-0.551156811088548420,	-0.551198530483764880,	-0.551240248500984850,	-0.551281965140104410,	-0.551323680401019310,	
+-0.551365394283624630,	-0.551407106787816460,	-0.551448817913490870,	-0.551490527660542960,	-0.551532236028868580,	-0.551573943018363710,	-0.551615648628924090,	-0.551657352860445590,	
+-0.551699055712823290,	-0.551740757185953390,	-0.551782457279732070,	-0.551824155994054100,	-0.551865853328815880,	-0.551907549283912950,	-0.551949243859241050,	-0.551990937054696600,	
+-0.552032628870174350,	-0.552074319305570490,	-0.552116008360781230,	-0.552157696035701530,	-0.552199382330227690,	-0.552241067244255370,	-0.552282750777680740,	-0.552324432930398790,	
+-0.552366113702305820,	-0.552407793093298020,	-0.552449471103270250,	-0.552491147732118830,	-0.552532822979739490,	-0.552574496846028220,	-0.552616169330880980,	-0.552657840434192970,	
+-0.552699510155860390,	-0.552741178495779420,	-0.552782845453845040,	-0.552824511029953560,	-0.552866175224000940,	-0.552907838035882730,	-0.552949499465495320,	-0.552991159512733810,	
+-0.553032818177494830,	-0.553074475459673360,	-0.553116131359165820,	-0.553157785875867840,	-0.553199439009675390,	-0.553241090760484780,	-0.553282741128190980,	-0.553324390112690410,	
+-0.553366037713879160,	-0.553407683931652520,	-0.553449328765906690,	-0.553490972216537420,	-0.553532614283440800,	-0.553574254966513020,	-0.553615894265649280,	-0.553657532180745650,	
+-0.553699168711698660,	-0.553740803858403410,	-0.553782437620756070,	-0.553824069998652750,	-0.553865700991989510,	-0.553907330600661660,	-0.553948958824565520,	-0.553990585663597380,	
+-0.554032211117652440,	-0.554073835186626900,	-0.554115457870416720,	-0.554157079168917990,	-0.554198699082026900,	-0.554240317609638660,	-0.554281934751649660,	-0.554323550507956230,	
+-0.554365164878453440,	-0.554406777863037830,	-0.554448389461605240,	-0.554489999674051770,	-0.554531608500273610,	-0.554573215940165950,	-0.554614821993625440,	-0.554656426660548150,	
+-0.554698029940829400,	-0.554739631834365590,	-0.554781232341052700,	-0.554822831460787150,	-0.554864429193464130,	-0.554906025538979940,	-0.554947620497231120,	-0.554989214068112970,	
+-0.555030806251521680,	-0.555072397047353340,	-0.555113986455504140,	-0.555155574475870270,	-0.555197161108347050,	-0.555238746352830990,	-0.555280330209218410,	-0.555321912677404720,	
+-0.555363493757286110,	-0.555405073448758890,	-0.555446651751718920,	-0.555488228666062730,	-0.555529804191685520,	-0.555571378328484240,	-0.555612951076354110,	-0.555654522435191640,	
+-0.555696092404892820,	-0.555737660985353820,	-0.555779228176470960,	-0.555820793978139660,	-0.555862358390256440,	-0.555903921412717720,	-0.555945483045418800,	-0.555987043288256100,	
+-0.556028602141125820,	-0.556070159603924140,	-0.556111715676547270,	-0.556153270358890840,	-0.556194823650851270,	-0.556236375552324970,	-0.556277926063207360,	-0.556319475183394860,	
+-0.556361022912783780,	-0.556402569251270410,	-0.556444114198750390,	-0.556485657755119930,	-0.556527199920275770,	-0.556568740694113330,	-0.556610280076528910,	-0.556651818067418810,	
+-0.556693354666679130,	-0.556734889874206500,	-0.556776423689896330,	-0.556817956113645040,	-0.556859487145349160,	-0.556901016784904330,	-0.556942545032206860,	-0.556984071887153040,	
+-0.557025597349639080,	-0.557067121419561380,	-0.557108644096815600,	-0.557150165381298250,	-0.557191685272905860,	-0.557233203771533850,	-0.557274720877078740,	-0.557316236589436960,	
+-0.557357750908504920,	-0.557399263834178040,	-0.557440775366353170,	-0.557482285504926620,	-0.557523794249794040,	-0.557565301600851940,	-0.557606807557996520,	-0.557648312121124200,	
+-0.557689815290131400,	-0.557731317064913750,	-0.557772817445367770,	-0.557814316431390120,	-0.557855814022876320,	-0.557897310219722890,	-0.557938805021826360,	-0.557980298429082700,	
+-0.558021790441388670,	-0.558063281058639780,	-0.558104770280733130,	-0.558146258107564130,	-0.558187744539029530,	-0.558229229575025520,	-0.558270713215448520,	-0.558312195460194950,	
+-0.558353676309160660,	-0.558395155762242080,	-0.558436633819336060,	-0.558478110480338130,	-0.558519585745144820,	-0.558561059613652540,	-0.558602532085757720,	-0.558644003161356870,	
+-0.558685472840345640,	-0.558726941122620670,	-0.558768408008078810,	-0.558809873496615590,	-0.558851337588127550,	-0.558892800282511320,	-0.558934261579663310,	-0.558975721479479380,	
+-0.559017179981856070,	-0.559058637086690240,	-0.559100092793877510,	-0.559141547103314430,	-0.559183000014897510,	-0.559224451528523180,	-0.559265901644087960,	-0.559307350361487710,	
+-0.559348797680619070,	-0.559390243601378680,	-0.559431688123662510,	-0.559473131247366970,	-0.559514572972388710,	-0.559556013298623920,	-0.559597452225969460,	-0.559638889754321080,	
+-0.559680325883575860,	-0.559721760613629440,	-0.559763193944378570,	-0.559804625875719660,	-0.559846056407549360,	-0.559887485539764200,	-0.559928913272259910,	-0.559970339604933360,	
+-0.560011764537681310,	-0.560053188070399610,	-0.560094610202984790,	-0.560136030935333480,	-0.560177450267342110,	-0.560218868198907540,	-0.560260284729925400,	-0.560301699860292550,	
+-0.560343113589905740,	-0.560384525918660840,	-0.560425936846454590,	-0.560467346373183520,	-0.560508754498744160,	-0.560550161223033140,	-0.560591566545946440,	-0.560632970467381140,	
+-0.560674372987233110,	-0.560715774105399190,	-0.560757173821775700,	-0.560798572136259390,	-0.560839969048746890,	-0.560881364559134180,	-0.560922758667318110,	-0.560964151373195440,	
+-0.561005542676662030,	-0.561046932577614840,	-0.561088321075950190,	-0.561129708171564820,	-0.561171093864355600,	-0.561212478154218150,	-0.561253861041049570,	-0.561295242524746720,	
+-0.561336622605205340,	-0.561378001282322400,	-0.561419378555994550,	-0.561460754426118540,	-0.561502128892590320,	-0.561543501955306780,	-0.561584873614164870,	-0.561626243869060350,	
+-0.561667612719890190,	-0.561708980166551130,	-0.561750346208939490,	-0.561791710846952450,	-0.561833074080485660,	-0.561874435909436310,	-0.561915796333701150,	-0.561957155353176140,	
+-0.561998512967758270,	-0.562039869177344050,	-0.562081223981830250,	-0.562122577381113710,	-0.562163929375090410,	-0.562205279963657540,	-0.562246629146711200,	-0.562287976924148340,	
+-0.562329323295865380,	-0.562370668261759190,	-0.562412011821726730,	-0.562453353975663870,	-0.562494694723467580,	-0.562536034065034940,	-0.562577372000261810,	-0.562618708529045390,	
+-0.562660043651282080,	-0.562701377366868650,	-0.562742709675702170,	-0.562784040577678500,	-0.562825370072694840,	-0.562866698160648050,	-0.562908024841434210,	-0.562949350114950180,	
+-0.562990673981092930,	-0.563031996439759210,	-0.563073317490845220,	-0.563114637134247920,	-0.563155955369864400,	-0.563197272197590640,	-0.563238587617323700,	-0.563279901628960240,	
+-0.563321214232397120,	-0.563362525427531290,	-0.563403835214258740,	-0.563445143592476660,	-0.563486450562082020,	-0.563527756122970900,	-0.563569060275040390,	-0.563610363018187230,	
+-0.563651664352308290,	-0.563692964277300420,	-0.563734262793059830,	-0.563775559899483470,	-0.563816855596468660,	-0.563858149883911360,	-0.563899442761708670,	-0.563940734229757430,	
+-0.563982024287954630,	-0.564023312936196450,	-0.564064600174379980,	-0.564105886002402410,	-0.564147170420159720,	-0.564188453427549090,	-0.564229735024467380,	-0.564271015210811240,	
+-0.564312293986477980,	-0.564353571351363660,	-0.564394847305365380,	-0.564436121848380320,	-0.564477394980304580,	-0.564518666701035450,	-0.564559937010469580,	-0.564601205908503930,	
+-0.564642473395035480,	-0.564683739469960640,	-0.564725004133176720,	-0.564766267384580020,	-0.564807529224067520,	-0.564848789651536290,	-0.564890048666883080,	-0.564931306270005100,	
+-0.564972562460798520,	-0.565013817239160550,	-0.565055070604988270,	-0.565096322558178100,	-0.565137573098627000,	-0.565178822226232060,	-0.565220069940890020,	-0.565261316242498200,	
+-0.565302561130952670,	-0.565343804606150860,	-0.565385046667989830,	-0.565426287316365790,	-0.565467526551176050,	-0.565508764372317450,	-0.565550000779687310,	-0.565591235773181930,	
+-0.565632469352698290,	-0.565673701518134010,	-0.565714932269384960,	-0.565756161606348670,	-0.565797389528922000,	-0.565838616037001810,	-0.565879841130485390,	-0.565921064809269070,	
+-0.565962287073250030,	-0.566003507922325680,	-0.566044727356392220,	-0.566085945375346960,	-0.566127161979086750,	-0.566168377167508670,	-0.566209590940510040,	-0.566250803297987050,	
+-0.566292014239837100,	-0.566333223765957410,	-0.566374431876244370,	-0.566415638570595180,	-0.566456843848906930,	-0.566498047711076920,	-0.566539250157001350,	-0.566580451186577740,	
+-0.566621650799703390,	-0.566662848996274500,	-0.566704045776188490,	-0.566745241139342440,	-0.566786435085633200,	-0.566827627614958200,	-0.566868818727213840,	-0.566910008422297440,	
+-0.566951196700106410,	-0.566992383560536940,	-0.567033569003486560,	-0.567074753028852240,	-0.567115935636531070,	-0.567157116826420450,	-0.567198296598416580,	-0.567239474952417440,	
+-0.567280651888319110,	-0.567321827406019220,	-0.567363001505414850,	-0.567404174186402880,	-0.567445345448880810,	-0.567486515292745080,	-0.567527683717893080,	-0.567568850724222250,	
+-0.567610016311628770,	-0.567651180480010400,	-0.567692343229264100,	-0.567733504559286840,	-0.567774664469976150,	-0.567815822961228570,	-0.567856980032941380,	-0.567898135685012130,	
+-0.567939289917337110,	-0.567980442729813850,	-0.568021594122339550,	-0.568062744094811610,	-0.568103892647126460,	-0.568145039779181520,	-0.568186185490874410,	-0.568227329782101440,	
+-0.568268472652760150,	-0.568309614102747720,	-0.568350754131961230,	-0.568391892740298220,	-0.568433029927655100,	-0.568474165693929390,	-0.568515300039018620,	-0.568556432962819320,	
+-0.568597564465228800,	-0.568638694546144460,	-0.568679823205463400,	-0.568720950443083130,	-0.568762076258900070,	-0.568803200652811870,	-0.568844323624716040,	-0.568885445174509010,	
+-0.568926565302088410,	-0.568967684007351430,	-0.569008801290195490,	-0.569049917150517230,	-0.569091031588214170,	-0.569132144603183950,	-0.569173256195323000,	-0.569214366364528820,	
+-0.569255475110698740,	-0.569296582433730050,	-0.569337688333520160,	-0.569378792809965840,	-0.569419895862964380,	-0.569460997492413630,	-0.569502097698210030,	-0.569543196480251200,	
+-0.569584293838434340,	-0.569625389772656750,	-0.569666484282816080,	-0.569707577368808730,	-0.569748669030532890,	-0.569789759267885000,	-0.569830848080762680,	-0.569871935469063340,	
+-0.569913021432684070,	-0.569954105971522630,	-0.569995189085475530,	-0.570036270774440520,	-0.570077351038315140,	-0.570118429876996120,	-0.570159507290380900,	-0.570200583278366980,	
+-0.570241657840851570,	-0.570282730977732410,	-0.570323802688906030,	-0.570364872974270190,	-0.570405941833722510,	-0.570447009267159630,	-0.570488075274479200,	-0.570529139855578520,	
+-0.570570203010355440,	-0.570611264738706490,	-0.570652325040529320,	-0.570693383915721770,	-0.570734441364180390,	-0.570775497385802800,	-0.570816551980486530,	-0.570857605148128890,	
+-0.570898656888627620,	-0.570939707201879370,	-0.570980756087781760,	-0.571021803546232780,	-0.571062849577128830,	-0.571103894180367670,	-0.571144937355846930,	-0.571185979103463690,	
+-0.571227019423115930,	-0.571268058314700290,	-0.571309095778114510,	-0.571350131813256330,	-0.571391166420022520,	-0.571432199598310710,	-0.571473231348018420,	-0.571514261669043400,	
+-0.571555290561282400,	-0.571596318024633180,	-0.571637344058993580,	-0.571678368664260140,	-0.571719391840330830,	-0.571760413587103060,	-0.571801433904474240,	-0.571842452792342140,	
+-0.571883470250603600,	-0.571924486279156370,	-0.571965500877898330,	-0.572006514046726200,	-0.572047525785537640,	-0.572088536094230380,	-0.572129544972701740,	-0.572170552420849690,	
+-0.572211558438570740,	-0.572252563025763330,	-0.572293566182324190,	-0.572334567908151070,	-0.572375568203141620,	-0.572416567067193240,	-0.572457564500203690,	-0.572498560502069930,	
+-0.572539555072689830,	-0.572580548211961140,	-0.572621539919780710,	-0.572662530196046520,	-0.572703519040655860,	-0.572744506453506500,	-0.572785492434496170,	-0.572826476983521850,	
+-0.572867460100481280,	-0.572908441785272340,	-0.572949422037792090,	-0.572990400857938180,	-0.573031378245608350,	-0.573072354200700350,	-0.573113328723111160,	-0.573154301812738630,	
+-0.573195273469480630,	-0.573236243693234230,	-0.573277212483897070,	-0.573318179841367010,	-0.573359145765541480,	-0.573400110256318430,	-0.573441073313594730,	-0.573482034937268240,	
+-0.573522995127237150,	-0.573563953883398200,	-0.573604911205649380,	-0.573645867093888210,	-0.573686821548012430,	-0.573727774567920010,	-0.573768726153507710,	-0.573809676304673940,	
+-0.573850625021315670,	-0.573891572303330880,	-0.573932518150617080,	-0.573973462563072020,	-0.574014405540593690,	-0.574055347083078930,	-0.574096287190425820,	-0.574137225862532350,	
+-0.574178163099295480,	-0.574219098900613180,	-0.574260033266383090,	-0.574300966196502950,	-0.574341897690870740,	-0.574382827749383540,	-0.574423756371939100,	-0.574464683558435720,	
+-0.574505609308770260,	-0.574546533622840800,	-0.574587456500544990,	-0.574628377941780900,	-0.574669297946445500,	-0.574710216514436880,	-0.574751133645653110,	-0.574792049339991060,	
+-0.574832963597348920,	-0.574873876417624330,	-0.574914787800715140,	-0.574955697746519220,	-0.574996606254933870,	-0.575037513325856840,	-0.575078418959186430,	-0.575119323154819620,	
+-0.575160225912654590,	-0.575201127232588870,	-0.575242027114520440,	-0.575282925558347260,	-0.575323822563966300,	-0.575364718131275880,	-0.575405612260174060,	-0.575446504950557820,	
+-0.575487396202325250,	-0.575528286015374310,	-0.575569174389602980,	-0.575610061324908330,	-0.575650946821188450,	-0.575691830878341640,	-0.575732713496264870,	-0.575773594674856340,	
+-0.575814474414013900,	-0.575855352713635190,	-0.575896229573618410,	-0.575937104993860750,	-0.575977978974260400,	-0.576018851514715320,	-0.576059722615122840,	-0.576100592275381020,	
+-0.576141460495387720,	-0.576182327275040820,	-0.576223192614238490,	-0.576264056512877710,	-0.576304918970857230,	-0.576345779988074010,	-0.576386639564426370,	-0.576427497699812160,	
+-0.576468354394129250,	-0.576509209647275700,	-0.576550063459148830,	-0.576590915829646830,	-0.576631766758667790,	-0.576672616246109100,	-0.576713464291868870,	-0.576754310895844840,	
+-0.576795156057935190,	-0.576835999778037900,	-0.576876842056050280,	-0.576917682891870620,	-0.576958522285397010,	-0.576999360236526870,	-0.577040196745158160,	-0.577081031811189080,	
+-0.577121865434517820,	-0.577162697615041460,	-0.577203528352658310,	-0.577244357647266780,	-0.577285185498763950,	-0.577326011907048130,	-0.577366836872017400,	-0.577407660393569500,	
+-0.577448482471602740,	-0.577489303106014540,	-0.577530122296702970,	-0.577570940043566570,	-0.577611756346502410,	-0.577652571205408800,	-0.577693384620183830,	-0.577734196590725340,	
+-0.577775007116931750,	-0.577815816198700370,	-0.577856623835929280,	-0.577897430028517120,	-0.577938234776360970,	-0.577979038079359240,	-0.578019839937410020,	-0.578060640350411380,	
+-0.578101439318260860,	-0.578142236840856860,	-0.578183032918097470,	-0.578223827549880220,	-0.578264620736103300,	-0.578305412476664890,	-0.578346202771462980,	-0.578386991620395860,	
+-0.578427779023360960,	-0.578468564980256560,	-0.578509349490981210,	-0.578550132555432080,	-0.578590914173507500,	-0.578631694345105750,	-0.578672473070124820,	-0.578713250348462990,	
+-0.578754026180017590,	-0.578794800564687570,	-0.578835573502370250,	-0.578876344992963920,	-0.578917115036366780,	-0.578957883632476800,	-0.578998650781192500,	-0.579039416482411200,	
+-0.579080180736031290,	-0.579120943541951430,	-0.579161704900068800,	-0.579202464810281810,	-0.579243223272488780,	-0.579283980286587670,	-0.579324735852476900,	-0.579365489970053990,	
+-0.579406242639217360,	-0.579446993859865420,	-0.579487743631895700,	-0.579528491955206610,	-0.579569238829696240,	-0.579609984255263220,	-0.579650728231804860,	-0.579691470759219670,	
+-0.579732211837406200,	-0.579772951466261730,	-0.579813689645684920,	-0.579854426375573940,	-0.579895161655826890,	-0.579935895486342280,	-0.579976627867017540,	-0.580017358797751290,	
+-0.580058088278441960,	-0.580098816308987080,	-0.580139542889285040,	-0.580180268019234280,	-0.580220991698732760,	-0.580261713927679220,	-0.580302434705970980,	-0.580343154033506670,	
+-0.580383871910184810,	-0.580424588335902940,	-0.580465303310559570,	-0.580506016834053010,	-0.580546728906281670,	-0.580587439527143200,	-0.580628148696536120,	-0.580668856414359060,	
+-0.580709562680509440,	-0.580750267494885900,	-0.580790970857386730,	-0.580831672767910150,	-0.580872373226354770,	-0.580913072232618120,	-0.580953769786598630,	-0.580994465888195260,	
+-0.581035160537305310,	-0.581075853733827420,	-0.581116545477659900,	-0.581157235768701040,	-0.581197924606849380,	-0.581238611992002660,	-0.581279297924059750,	-0.581319982402918160,	
+-0.581360665428476640,	-0.581401347000633510,	-0.581442027119286940,	-0.581482705784335700,	-0.581523382995677300,	-0.581564058753210490,	-0.581604733056833910,	-0.581645405906445090,	
+-0.581686077301942770,	-0.581726747243225260,	-0.581767415730190860,	-0.581808082762738320,	-0.581848748340765280,	-0.581889412464170250,	-0.581930075132852110,	-0.581970736346708370,	
+-0.582011396105637790,	-0.582052054409538780,	-0.582092711258309970,	-0.582133366651849000,	-0.582174020590054630,	-0.582214673072825590,	-0.582255324100059420,	-0.582295973671655090,	
+-0.582336621787510780,	-0.582377268447524800,	-0.582417913651596120,	-0.582458557399622270,	-0.582499199691501990,	-0.582539840527134150,	-0.582580479906416260,	-0.582621117829247190,	
+-0.582661754295525360,	-0.582702389305149170,	-0.582743022858017270,	-0.582783654954027510,	-0.582824285593078640,	-0.582864914775069410,	-0.582905542499897460,	-0.582946168767461750,	
+-0.582986793577660590,	-0.583027416930392840,	-0.583068038825556020,	-0.583108659263049330,	-0.583149278242771190,	-0.583189895764619550,	-0.583230511828493170,	-0.583271126434290580,	
+-0.583311739581910070,	-0.583352351271250620,	-0.583392961502209870,	-0.583433570274686790,	-0.583474177588580110,	-0.583514783443787710,	-0.583555387840208220,	-0.583595990777740380,	
+-0.583636592256282500,	-0.583677192275733450,	-0.583717790835991070,	-0.583758387936954670,	-0.583798983578521890,	-0.583839577760591590,	-0.583880170483062400,	-0.583920761745832850,	
+-0.583961351548801690,	-0.584001939891866770,	-0.584042526774927070,	-0.584083112197881340,	-0.584123696160627540,	-0.584164278663064420,	-0.584204859705090620,	-0.584245439286604660,	
+-0.584286017407505520,	-0.584326594067690940,	-0.584367169267059890,	-0.584407743005511350,	-0.584448315282942940,	-0.584488886099253870,	-0.584529455454342540,	-0.584570023348107930,	
+-0.584610589780447890,	-0.584651154751261390,	-0.584691718260447300,	-0.584732280307903700,	-0.584772840893529210,	-0.584813400017222820,	-0.584853957678882820,	-0.584894513878408300,	
+-0.584935068615697110,	-0.584975621890648220,	-0.585016173703160720,	-0.585056724053132360,	-0.585097272940462210,	-0.585137820365048910,	-0.585178366326791100,	-0.585218910825587630,	
+-0.585259453861336600,	-0.585299995433937290,	-0.585340535543287580,	-0.585381074189286530,	-0.585421611371832800,	-0.585462147090825110,	-0.585502681346162350,	-0.585543214137742570,	
+-0.585583745465464660,	-0.585624275329227780,	-0.585664803728929930,	-0.585705330664470060,	-0.585745856135746810,	-0.585786380142658940,	-0.585826902685105510,	-0.585867423762984400,	
+-0.585907943376194780,	-0.585948461524635640,	-0.585988978208204950,	-0.586029493426801880,	-0.586070007180325090,	-0.586110519468673540,	-0.586151030291745420,	-0.586191539649439710,	
+-0.586232047541655590,	-0.586272553968290810,	-0.586313058929244790,	-0.586353562424416050,	-0.586394064453703460,	-0.586434565017005970,	-0.586475064114221790,	-0.586515561745249990,	
+-0.586556057909989550,	-0.586596552608338650,	-0.586637045840196380,	-0.586677537605461490,	-0.586718027904032710,	-0.586758516735809250,	-0.586799004100689190,	-0.586839489998571610,	
+-0.586879974429355580,	-0.586920457392939300,	-0.586960938889221960,	-0.587001418918102200,	-0.587041897479479210,	-0.587082374573251190,	-0.587122850199317200,	-0.587163324357576450,	
+-0.587203797047927020,	-0.587244268270268100,	-0.587284738024498430,	-0.587325206310516990,	-0.587365673128222960,	-0.587406138477514330,	-0.587446602358290380,	-0.587487064770450210,	
+-0.587527525713892110,	-0.587567985188515160,	-0.587608443194218230,	-0.587648899730900180,	-0.587689354798460300,	-0.587729808396796560,	-0.587770260525808720,	-0.587810711185394960,	
+-0.587851160375454260,	-0.587891608095885810,	-0.587932054346588240,	-0.587972499127460970,	-0.588012942438402080,	-0.588053384279310750,	-0.588093824650086420,	-0.588134263550627150,	
+-0.588174700980832130,	-0.588215136940600460,	-0.588255571429830870,	-0.588296004448422780,	-0.588336435996274280,	-0.588376866073284650,	-0.588417294679353330,	-0.588457721814378390,	
+-0.588498147478259010,	-0.588538571670894410,	-0.588578994392183750,	-0.588619415642025130,	-0.588659835420318080,	-0.588700253726961660,	-0.588740670561854420,	-0.588781085924895420,	
+-0.588821499815983640,	-0.588861912235018160,	-0.588902323181898280,	-0.588942732656522190,	-0.588983140658789320,	-0.589023547188598950,	-0.589063952245849400,	-0.589104355830439850,	
+-0.589144757942269500,	-0.589185158581237210,	-0.589225557747242500,	-0.589265955440183340,	-0.589306351659959480,	-0.589346746406470000,	-0.589387139679613310,	-0.589427531479288720,	
+-0.589467921805395420,	-0.589508310657832600,	-0.589548698036498560,	-0.589589083941292950,	-0.589629468372114830,	-0.589669851328862850,	-0.589710232811436090,	-0.589750612819733840,	
+-0.589790991353654980,	-0.589831368413099020,	-0.589871743997964380,	-0.589912118108150250,	-0.589952490743556270,	-0.589992861904080620,	-0.590033231589622950,	-0.590073599800082120,	
+-0.590113966535357300,	-0.590154331795347930,	-0.590194695579952300,	-0.590235057889070380,	-0.590275418722600360,	-0.590315778080441890,	-0.590356135962493920,	-0.590396492368655660,	
+-0.590436847298826510,	-0.590477200752904880,	-0.590517552730790210,	-0.590557903232382110,	-0.590598252257578780,	-0.590638599806279860,	-0.590678945878384540,	-0.590719290473791680,	
+-0.590759633592401130,	-0.590799975234110990,	-0.590840315398820980,	-0.590880654086430530,	-0.590920991296838060,	-0.590961327029943200,	-0.591001661285644910,	-0.591041994063842950,	
+-0.591082325364435500,	-0.591122655187322320,	-0.591162983532402930,	-0.591203310399575630,	-0.591243635788740060,	-0.591283959699795410,	-0.591324282132640880,	-0.591364603087175980,	
+-0.591404922563299240,	-0.591445240560910190,	-0.591485557079908350,	-0.591525872120192250,	-0.591566185681661530,	-0.591606497764215370,	-0.591646808367752850,	-0.591687117492173840,	
+-0.591727425137376530,	-0.591767731303260660,	-0.591808035989725870,	-0.591848339196670680,	-0.591888640923994620,	-0.591928941171596890,	-0.591969239939377220,	-0.592009537227234040,	
+-0.592049833035067090,	-0.592090127362775890,	-0.592130420210258970,	-0.592170711577416080,	-0.592211001464146290,	-0.592251289870349140,	-0.592291576795924040,	-0.592331862240769610,	
+-0.592372146204785620,	-0.592412428687871580,	-0.592452709689926140,	-0.592492989210848810,	-0.592533267250539120,	-0.592573543808896260,	-0.592613818885819880,	-0.592654092481208480,	
+-0.592694364594962390,	-0.592734635226979890,	-0.592774904377160960,	-0.592815172045404570,	-0.592855438231610350,	-0.592895702935677950,	-0.592935966157505880,	-0.592976227896993890,	
+-0.593016488154041730,	-0.593056746928547930,	-0.593097004220412230,	-0.593137260029534150,	-0.593177514355812780,	-0.593217767199148090,	-0.593258018559438600,	-0.593298268436584060,	
+-0.593338516830484220,	-0.593378763741037710,	-0.593419009168144270,	-0.593459253111703330,	-0.593499495571614630,	-0.593539736547776810,	-0.593579976040089610,	-0.593620214048452890,	
+-0.593660450572765290,	-0.593700685612926550,	-0.593740919168836090,	-0.593781151240393210,	-0.593821381827498000,	-0.593861610930048860,	-0.593901838547945760,	-0.593942064681088340,	
+-0.593982289329375470,	-0.594022512492706880,	-0.594062734170981990,	-0.594102954364100320,	-0.594143173071961520,	-0.594183390294464430,	-0.594223606031508920,	-0.594263820282994850,	
+-0.594304033048820730,	-0.594344244328886550,	-0.594384454123091820,	-0.594424662431336180,	-0.594464869253518600,	-0.594505074589538940,	-0.594545278439296830,	-0.594585480802691250,	
+-0.594625681679621930,	-0.594665881069988410,	-0.594706078973690100,	-0.594746275390627080,	-0.594786470320697980,	-0.594826663763802670,	-0.594866855719841100,	-0.594907046188712040,	
+-0.594947235170315340,	-0.594987422664550510,	-0.595027608671317210,	-0.595067793190515170,	-0.595107976222043260,	-0.595148157765801880,	-0.595188337821689670,	-0.595228516389606610,	
+-0.595268693469452330,	-0.595308869061126230,	-0.595349043164528410,	-0.595389215779557610,	-0.595429386906113690,	-0.595469556544096720,	-0.595509724693405460,	-0.595549891353939990,	
+-0.595590056525599710,	-0.595630220208284270,	-0.595670382401893630,	-0.595710543106326760,	-0.595750702321483530,	-0.595790860047263780,	-0.595831016283566610,	-0.595871171030291860,	
+-0.595911324287339280,	-0.595951476054608630,	-0.595991626331998980,	-0.596031775119410300,	-0.596071922416742560,	-0.596112068223894510,	-0.596152212540766450,	-0.596192355367257790,	
+-0.596232496703268280,	-0.596272636548697780,	-0.596312774903445360,	-0.596352911767411120,	-0.596393047140494900,	-0.596433181022595680,	-0.596473313413613540,	-0.596513444313448100,	
+-0.596553573721999020,	-0.596593701639166360,	-0.596633828064849100,	-0.596673952998947650,	-0.596714076441360990,	-0.596754198391989070,	-0.596794318850731640,	-0.596834437817488460,	
+-0.596874555292159600,	-0.596914671274643930,	-0.596954785764841620,	-0.596994898762652660,	-0.597035010267976120,	-0.597075120280711970,	-0.597115228800760180,	-0.597155335828020160,	
+-0.597195441362392220,	-0.597235545403775330,	-0.597275647952069550,	-0.597315749007175100,	-0.597355848568990820,	-0.597395946637417020,	-0.597436043212353220,	-0.597476138293699720,	
+-0.597516231881355610,	-0.597556323975220850,	-0.597596414575195630,	-0.597636503681178930,	-0.597676591293071050,	-0.597716677410771720,	-0.597756762034180710,	-0.597796845163198090,	
+-0.597836926797723050,	-0.597877006937655660,	-0.597917085582896140,	-0.597957162733343540,	-0.597997238388898070,	-0.598037312549459470,	-0.598077385214927480,	-0.598117456385202530,	
+-0.598157526060183580,	-0.598197594239770700,	-0.598237660923864320,	-0.598277726112363410,	-0.598317789805168140,	-0.598357852002178390,	-0.598397912703294340,	-0.598437971908415190,	
+-0.598478029617441120,	-0.598518085830272330,	-0.598558140546808000,	-0.598598193766948230,	-0.598638245490593080,	-0.598678295717642310,	-0.598718344447996100,	-0.598758391681553650,	
+-0.598798437418215260,	-0.598838481657881120,	-0.598878524400450420,	-0.598918565645823460,	-0.598958605393900000,	-0.598998643644580110,	-0.599038680397763980,	-0.599078715653350690,	
+-0.599118749411240990,	-0.599158781671334180,	-0.599198812433530350,	-0.599238841697729450,	-0.599278869463831470,	-0.599318895731736580,	-0.599358920501344210,	-0.599398943772554540,	
+-0.599438965545267880,	-0.599478985819383410,	-0.599519004594801450,	-0.599559021871421960,	-0.599599037649145020,	-0.599639051927870700,	-0.599679064707498540,	-0.599719075987928620,	
+-0.599759085769061450,	-0.599799094050796120,	-0.599839100833033050,	-0.599879106115672300,	-0.599919109898614080,	-0.599959112181757790,	-0.599999112965003740,	-0.600039112248252240,	
+-0.600079110031402570,	-0.600119106314355170,	-0.600159101097009870,	-0.600199094379267000,	-0.600239086161026610,	-0.600279076442188250,	-0.600319065222652100,	-0.600359052502318800,	
+-0.600399038281087320,	-0.600439022558858390,	-0.600479005335531890,	-0.600518986611007780,	-0.600558966385186690,	-0.600598944657967700,	-0.600638921429251460,	-0.600678896698938150,	
+-0.600718870466927290,	-0.600758842733119300,	-0.600798813497414150,	-0.600838782759712360,	-0.600878750519913350,	-0.600918716777917310,	-0.600958681533624860,	-0.600998644786935430,	
+-0.601038606537749320,	-0.601078566785966720,	-0.601118525531487700,	-0.601158482774212690,	-0.601198438514041200,	-0.601238392750873540,	-0.601278345484610230,	-0.601318296715150800,	
+-0.601358246442395550,	-0.601398194666244670,	-0.601438141386598350,	-0.601478086603357000,	-0.601518030316420150,	-0.601557972525688540,	-0.601597913231061600,	-0.601637852432439950,	
+-0.601677790129723560,	-0.601717726322812840,	-0.601757661011607990,	-0.601797594196008760,	-0.601837525875915550,	-0.601877456051228780,	-0.601917384721848080,	-0.601957311887673980,	
+-0.601997237548606570,	-0.602037161704546020,	-0.602077084355392870,	-0.602117005501046740,	-0.602156925141408060,	-0.602196843276377460,	-0.602236759905854350,	-0.602276675029739360,	
+-0.602316588647932690,	-0.602356500760334980,	-0.602396411366845520,	-0.602436320467365170,	-0.602476228061794240,	-0.602516134150032470,	-0.602556038731980380,	-0.602595941807538060,	
+-0.602635843376606030,	-0.602675743439084700,	-0.602715641994873600,	-0.602755539043873470,	-0.602795434585984840,	-0.602835328621107220,	-0.602875221149141380,	-0.602915112169987390,	
+-0.602955001683545650,	-0.602994889689716820,	-0.603034776188400290,	-0.603074661179496930,	-0.603114544662907260,	-0.603154426638530810,	-0.603194307106268310,	-0.603234186066020080,	
+-0.603274063517686640,	-0.603313939461167850,	-0.603353813896364110,	-0.603393686823176180,	-0.603433558241503690,	-0.603473428151247380,	-0.603513296552307340,	-0.603553163444584210,	
+-0.603593028827978490,	-0.603632892702389840,	-0.603672755067718890,	-0.603712615923866490,	-0.603752475270732170,	-0.603792333108216670,	-0.603832189436220300,	-0.603872044254643470,	
+-0.603911897563386920,	-0.603951749362350300,	-0.603991599651434560,	-0.604031448430539570,	-0.604071295699565860,	-0.604111141458414050,	-0.604150985706984220,	-0.604190828445177350,	
+-0.604230669672893070,	-0.604270509390032130,	-0.604310347596495270,	-0.604350184292182120,	-0.604390019476993560,	-0.604429853150829980,	-0.604469685313591800,	-0.604509515965179660,	
+-0.604549345105493410,	-0.604589172734433800,	-0.604628998851901580,	-0.604668823457796600,	-0.604708646552019500,	-0.604748468134470700,	-0.604788288205051260,	-0.604828106763660610,	
+-0.604867923810199710,	-0.604907739344569430,	-0.604947553366669390,	-0.604987365876400450,	-0.605027176873663140,	-0.605066986358357870,	-0.605106794330385500,	-0.605146600789645770,	
+-0.605186405736039550,	-0.605226209169467680,	-0.605266011089829910,	-0.605305811497027110,	-0.605345610390959800,	-0.605385407771528490,	-0.605425203638634060,	-0.605464997992176120,	
+-0.605504790832055770,	-0.605544582158173860,	-0.605584371970430020,	-0.605624160268725340,	-0.605663947052960230,	-0.605703732323035540,	-0.605743516078851240,	-0.605783298320308080,	
+-0.605823079047307140,	-0.605862858259748060,	-0.605902635957531910,	-0.605942412140559110,	-0.605982186808730280,	-0.606021959961946300,	-0.606061731600107120,	-0.606101501723113610,	
+-0.606141270330866730,	-0.606181037423266340,	-0.606220803000213300,	-0.606260567061608250,	-0.606300329607351810,	-0.606340090637344840,	-0.606379850151487320,	-0.606419608149680540,	
+-0.606459364631824370,	-0.606499119597819880,	-0.606538873047567480,	-0.606578624980967930,	-0.606618375397922180,	-0.606658124298330100,	-0.606697871682092770,	-0.606737617549111040,	
+-0.606777361899284990,	-0.606817104732515490,	-0.606856846048703270,	-0.606896585847748970,	-0.606936324129553450,	-0.606976060894016790,	-0.607015796141040060,	-0.607055529870524140,	
+-0.607095262082368970,	-0.607134992776475760,	-0.607174721952745020,	-0.607214449611077840,	-0.607254175751374190,	-0.607293900373535030,	-0.607333623477461560,	-0.607373345063053630,	
+-0.607413065130212430,	-0.607452783678838480,	-0.607492500708832540,	-0.607532216220095790,	-0.607571930212528090,	-0.607611642686030520,	-0.607651353640504270,	-0.607691063075849300,	
+-0.607730770991966600,	-0.607770477388757000,	-0.607810182266121270,	-0.607849885623960360,	-0.607889587462174360,	-0.607929287780664800,	-0.607968986579331740,	-0.608008683858076050,	
+-0.608048379616798810,	-0.608088073855400530,	-0.608127766573782420,	-0.608167457771844560,	-0.608207147449488120,	-0.608246835606614080,	-0.608286522243122520,	-0.608326207358914850,	
+-0.608365890953891490,	-0.608405573027953510,	-0.608445253581001880,	-0.608484932612936790,	-0.608524610123659440,	-0.608564286113070900,	-0.608603960581071140,	-0.608643633527561680,	
+-0.608683304952442940,	-0.608722974855616110,	-0.608762643236982150,	-0.608802310096441150,	-0.608841975433894840,	-0.608881639249243210,	-0.608921301542387440,	-0.608960962313228380,	
+-0.609000621561667010,	-0.609040279287604400,	-0.609079935490940750,	-0.609119590171577240,	-0.609159243329415070,	-0.609198894964354530,	-0.609238545076296710,	-0.609278193665142460,	
+-0.609317840730792870,	-0.609357486273148900,	-0.609397130292110960,	-0.609436772787580130,	-0.609476413759457710,	-0.609516053207643900,	-0.609555691132040000,	-0.609595327532546860,	
+-0.609634962409065780,	-0.609674595761496960,	-0.609714227589741590,	-0.609753857893700960,	-0.609793486673275490,	-0.609833113928366140,	-0.609872739658874120,	-0.609912363864700160,	
+-0.609951986545745670,	-0.609991607701910970,	-0.610031227333097110,	-0.610070845439205640,	-0.610110462020136630,	-0.610150077075791500,	-0.610189690606071090,	-0.610229302610876600,	
+-0.610268913090109110,	-0.610308522043669030,	-0.610348129471458000,	-0.610387735373376210,	-0.610427339749325170,	-0.610466942599205750,	-0.610506543922918920,	-0.610546143720366200,	
+-0.610585741991447660,	-0.610625338736064840,	-0.610664933954119030,	-0.610704527645510530,	-0.610744119810140650,	-0.610783710447910470,	-0.610823299558721060,	-0.610862887142473720,	
+-0.610902473199068870,	-0.610942057728407820,	-0.610981640730391960,	-0.611021222204921610,	-0.611060802151898290,	-0.611100380571222850,	-0.611139957462796920,	-0.611179532826520710,	
+-0.611219106662295620,	-0.611258678970023170,	-0.611298249749603670,	-0.611337819000938530,	-0.611377386723928830,	-0.611416952918475640,	-0.611456517584480500,	-0.611496080721843690,	
+-0.611535642330466640,	-0.611575202410250870,	-0.611614760961096680,	-0.611654317982905700,	-0.611693873475578800,	-0.611733427439017370,	-0.611772979873122620,	-0.611812530777795070,	
+-0.611852080152936240,	-0.611891627998447430,	-0.611931174314229390,	-0.611970719100183300,	-0.612010262356210370,	-0.612049804082212210,	-0.612089344278089250,	-0.612128882943742790,	
+-0.612168420079074570,	-0.612207955683984890,	-0.612247489758375400,	-0.612287022302147150,	-0.612326553315201250,	-0.612366082797439430,	-0.612405610748762100,	-0.612445137169070560,	
+-0.612484662058266680,	-0.612524185416250750,	-0.612563707242924300,	-0.612603227538188740,	-0.612642746301944930,	-0.612682263534094720,	-0.612721779234538410,	-0.612761293403178090,	
+-0.612800806039914160,	-0.612840317144648260,	-0.612879826717281470,	-0.612919334757715210,	-0.612958841265850870,	-0.612998346241589110,	-0.613037849684831550,	-0.613077351595479600,	
+-0.613116851973434020,	-0.613156350818596210,	-0.613195848130867580,	-0.613235343910149330,	-0.613274838156343090,	-0.613314330869349390,	-0.613353822049069960,	-0.613393311695406230,	
+-0.613432799808258820,	-0.613472286387529490,	-0.613511771433119410,	-0.613551254944930240,	-0.613590736922862590,	-0.613630217366818110,	-0.613669696276698430,	-0.613709173652404180,	
+-0.613748649493837010,	-0.613788123800898200,	-0.613827596573489060,	-0.613867067811511240,	-0.613906537514865460,	-0.613946005683453370,	-0.613985472317176480,	-0.614024937415935670,	
+-0.614064400979632550,	-0.614103863008168330,	-0.614143323501444520,	-0.614182782459362750,	-0.614222239881823670,	-0.614261695768728910,	-0.614301150119980320,	-0.614340602935478540,	
+-0.614380054215125200,	-0.614419503958821830,	-0.614458952166469950,	-0.614498398837970310,	-0.614537843973224750,	-0.614577287572134920,	-0.614616729634601460,	-0.614656170160526210,	
+-0.614695609149810580,	-0.614735046602355890,	-0.614774482518063990,	-0.614813916896835400,	-0.614853349738572090,	-0.614892781043175800,	-0.614932210810547160,	-0.614971639040588050,	
+-0.615011065733199750,	-0.615050490888283900,	-0.615089914505742020,	-0.615129336585475080,	-0.615168757127385170,	-0.615208176131373020,	-0.615247593597340490,	-0.615287009525188890,	
+-0.615326423914819730,	-0.615365836766134990,	-0.615405248079035180,	-0.615444657853422280,	-0.615484066089198150,	-0.615523472786263400,	-0.615562877944520030,	-0.615602281563869540,	
+-0.615641683644213230,	-0.615681084185453090,	-0.615720483187489950,	-0.615759880650225470,	-0.615799276573561820,	-0.615838670957399530,	-0.615878063801640560,	-0.615917455106186450,	
+-0.615956844870938940,	-0.615996233095799100,	-0.616035619780668680,	-0.616075004925449530,	-0.616114388530042520,	-0.616153770594349500,	-0.616193151118272110,	-0.616232530101711750,	
+-0.616271907544570510,	-0.616311283446749130,	-0.616350657808149570,	-0.616390030628673700,	-0.616429401908222370,	-0.616468771646697560,	-0.616508139844000770,	-0.616547506500033650,	
+-0.616586871614698160,	-0.616626235187895170,	-0.616665597219526520,	-0.616704957709494180,	-0.616744316657699240,	-0.616783674064043440,	-0.616823029928428410,	-0.616862384250756230,	
+-0.616901737030927650,	-0.616941088268844750,	-0.616980437964409600,	-0.617019786117522840,	-0.617059132728086770,	-0.617098477796002800,	-0.617137821321172560,	-0.617177163303498140,	
+-0.617216503742880510,	-0.617255842639221620,	-0.617295179992423560,	-0.617334515802387070,	-0.617373850069014350,	-0.617413182792206920,	-0.617452513971866620,	-0.617491843607895330,	
+-0.617531171700194110,	-0.617570498248665390,	-0.617609823253210010,	-0.617649146713730060,	-0.617688468630127270,	-0.617727789002303300,	-0.617767107830160090,	-0.617806425113598960,	
+-0.617845740852521640,	-0.617885055046830330,	-0.617924367696426110,	-0.617963678801210840,	-0.618002988361086470,	-0.618042296375954650,	-0.618081602845717340,	-0.618120907770275730,	
+-0.618160211149531900,	-0.618199512983387820,	-0.618238813271744570,	-0.618278112014504440,	-0.618317409211568860,	-0.618356704862840220,	-0.618395998968219400,	-0.618435291527608680,	
+-0.618474582540910030,	-0.618513872008024550,	-0.618553159928854400,	-0.618592446303301350,	-0.618631731131267130,	-0.618671014412654040,	-0.618710296147362950,	-0.618749576335296260,	
+-0.618788854976355830,	-0.618828132070443070,	-0.618867407617459840,	-0.618906681617308110,	-0.618945954069889730,	-0.618985224975106770,	-0.619024494332860440,	-0.619063762143052920,	
+-0.619103028405586290,	-0.619142293120361730,	-0.619181556287281440,	-0.619220817906247280,	-0.619260077977161430,	-0.619299336499924970,	-0.619338593474440200,	-0.619377848900609320,	
+-0.619417102778333510,	-0.619456355107514840,	-0.619495605888055300,	-0.619534855119856840,	-0.619574102802821550,	-0.619613348936850610,	-0.619652593521846320,	-0.619691836557710870,	
+-0.619731078044345570,	-0.619770317981652500,	-0.619809556369533610,	-0.619848793207890880,	-0.619888028496626500,	-0.619927262235641650,	-0.619966494424839090,	-0.620005725064119880,	
+-0.620044954153386450,	-0.620084181692540540,	-0.620123407681484220,	-0.620162632120119680,	-0.620201855008348240,	-0.620241076346072170,	-0.620280296133193800,	-0.620319514369614300,	
+-0.620358731055235980,	-0.620397946189960800,	-0.620437159773690850,	-0.620476371806328310,	-0.620515582287774480,	-0.620554791217931780,	-0.620593998596702390,	-0.620633204423987620,	
+-0.620672408699689870,	-0.620711611423711120,	-0.620750812595953660,	-0.620790012216318800,	-0.620829210284708940,	-0.620868406801026400,	-0.620907601765172570,	-0.620946795177049650,	
+-0.620985987036559720,	-0.621025177343604850,	-0.621064366098087460,	-0.621103553299908740,	-0.621142738948971100,	-0.621181923045176940,	-0.621221105588427690,	-0.621260286578625640,	
+-0.621299466015672990,	-0.621338643899471580,	-0.621377820229923940,	-0.621416995006931370,	-0.621456168230396620,	-0.621495339900221210,	-0.621534510016307330,	-0.621573678578557280,	
+-0.621612845586873020,	-0.621652011041156860,	-0.621691174941310430,	-0.621730337287236150,	-0.621769498078836300,	-0.621808657316012310,	-0.621847814998666700,	-0.621886971126701550,	
+-0.621926125700019040,	-0.621965278718521470,	-0.622004430182110380,	-0.622043580090688280,	-0.622082728444157460,	-0.622121875242419580,	-0.622161020485377030,	-0.622200164172931780,	
+-0.622239306304986580,	-0.622278446881442740,	-0.622317585902202760,	-0.622356723367169300,	-0.622395859276243520,	-0.622434993629328190,	-0.622474126426325270,	-0.622513257667137170,	
+-0.622552387351666180,	-0.622591515479813840,	-0.622630642051482770,	-0.622669767066575510,	-0.622708890524993340,	-0.622748012426639130,	-0.622787132771414730,	-0.622826251559222550,	
+-0.622865368789965120,	-0.622904484463543850,	-0.622943598579861370,	-0.622982711138820310,	-0.623021822140322090,	-0.623060931584269340,	-0.623100039470564250,	-0.623139145799109340,	
+-0.623178250569806360,	-0.623217353782557600,	-0.623256455437265930,	-0.623295555533832760,	-0.623334654072160600,	-0.623373751052151870,	-0.623412846473708760,	-0.623451940336733900,	
+-0.623491032641128820,	-0.623530123386796140,	-0.623569212573638510,	-0.623608300201557550,	-0.623647386270455790,	-0.623686470780235540,	-0.623725553730799190,	-0.623764635122049270,	
+-0.623803714953887420,	-0.623842793226216610,	-0.623881869938938460,	-0.623920945091955610,	-0.623960018685170480,	-0.623999090718485250,	-0.624038161191802660,	-0.624077230105024360,	
+-0.624116297458052970,	-0.624155363250791130,	-0.624194427483140580,	-0.624233490155003960,	-0.624272551266283560,	-0.624311610816881800,	-0.624350668806701430,	-0.624389725235643960,	
+-0.624428780103612250,	-0.624467833410508820,	-0.624506885156235540,	-0.624545935340695020,	-0.624584983963789700,	-0.624624031025422300,	-0.624663076525494350,	-0.624702120463908830,	
+-0.624741162840568350,	-0.624780203655374570,	-0.624819242908230320,	-0.624858280599037920,	-0.624897316727699770,	-0.624936351294118730,	-0.624975384298196550,	-0.625014415739835740,	
+-0.625053445618939390,	-0.625092473935409010,	-0.625131500689147470,	-0.625170525880057170,	-0.625209549508040530,	-0.625248571573000400,	-0.625287592074838420,	-0.625326611013457550,	
+-0.625365628388760530,	-0.625404644200649010,	-0.625443658449025830,	-0.625482671133793630,	-0.625521682254855050,	-0.625560691812111940,	-0.625599699805467040,	-0.625638706234823210,	
+-0.625677711100082410,	-0.625716714401147180,	-0.625755716137920250,	-0.625794716310304030,	-0.625833714918201390,	-0.625872711961514060,	-0.625911707440144900,	-0.625950701353996890,	
+-0.625989693702971860,	-0.626028684486972460,	-0.626067673705901440,	-0.626106661359661200,	-0.626145647448154600,	-0.626184631971283600,	-0.626223614928951290,	-0.626262596321059740,	
+-0.626301576147511590,	-0.626340554408209570,	-0.626379531103056110,	-0.626418506231954160,	-0.626457479794805590,	-0.626496451791513360,	-0.626535422221980330,	-0.626574391086108460,	
+-0.626613358383800500,	-0.626652324114959190,	-0.626691288279487170,	-0.626730250877287180,	-0.626769211908261180,	-0.626808171372312260,	-0.626847129269343160,	-0.626886085599255960,	
+-0.626925040361953510,	-0.626963993557338450,	-0.627002945185313740,	-0.627041895245781360,	-0.627080843738644260,	-0.627119790663805300,	-0.627158736021166560,	-0.627197679810631010,	
+-0.627236622032101290,	-0.627275562685480010,	-0.627314501770670050,	-0.627353439287573590,	-0.627392375236093590,	-0.627431309616132920,	-0.627470242427593640,	-0.627509173670378730,	
+-0.627548103344390930,	-0.627587031449532870,	-0.627625957985707530,	-0.627664882952816970,	-0.627703806350764170,	-0.627742728179452310,	-0.627781648438783150,	-0.627820567128659970,	
+-0.627859484248985300,	-0.627898399799662330,	-0.627937313780593030,	-0.627976226191680360,	-0.628015137032827520,	-0.628054046303936460,	-0.628092954004910390,	-0.628131860135651810,	
+-0.628170764696063590,	-0.628209667686048910,	-0.628248569105509640,	-0.628287468954348950,	-0.628326367232469930,	-0.628365263939774650,	-0.628404159076166200,	-0.628443052641547430,	
+-0.628481944635820860,	-0.628520835058889890,	-0.628559723910656510,	-0.628598611191024110,	-0.628637496899894900,	-0.628676381037171940,	-0.628715263602757980,	-0.628754144596555880,	
+-0.628793024018468700,	-0.628831901868398770,	-0.628870778146248920,	-0.628909652851922570,	-0.628948525985321690,	-0.628987397546349580,	-0.629026267534908870,	-0.629065135950902520,	
+-0.629104002794233730,	-0.629142868064804570,	-0.629181731762518240,	-0.629220593887277910,	-0.629259454438985680,	-0.629298313417544940,	-0.629337170822858340,	-0.629376026654829170,	
+-0.629414880913359620,	-0.629453733598352770,	-0.629492584709712030,	-0.629531434247339480,	-0.629570282211138310,	-0.629609128601011480,	-0.629647973416861740,	-0.629686816658592500,	
+-0.629725658326105830,	-0.629764498419305040,	-0.629803336938093320,	-0.629842173882372960,	-0.629881009252047150,	-0.629919843047018760,	-0.629958675267190850,	-0.629997505912466500,	
+-0.630036334982748140,	-0.630075162477938930,	-0.630113988397942080,	-0.630152812742660000,	-0.630191635511995860,	-0.630230456705852540,	-0.630269276324133540,	-0.630308094366740960,	
+-0.630346910833578190,	-0.630385725724548430,	-0.630424539039553980,	-0.630463350778498240,	-0.630502160941284200,	-0.630540969527814580,	-0.630579776537993020,	-0.630618581971721600,	
+-0.630657385828903850,	-0.630696188109442830,	-0.630734988813241080,	-0.630773787940201780,	-0.630812585490228120,	-0.630851381463222950,	-0.630890175859089570,	-0.630928968677730520,	
+-0.630967759919049410,	-0.631006549582948550,	-0.631045337669331240,	-0.631084124178100670,	-0.631122909109159690,	-0.631161692462411830,	-0.631200474237759380,	-0.631239254435105760,	
+-0.631278033054354370,	-0.631316810095407630,	-0.631355585558168730,	-0.631394359442540850,	-0.631433131748427190,	-0.631471902475731040,	-0.631510671624354700,	-0.631549439194201700,	
+-0.631588205185175440,	-0.631626969597178340,	-0.631665732430113810,	-0.631704493683885040,	-0.631743253358395320,	-0.631782011453547070,	-0.631820767969243800,	-0.631859522905389050,	
+-0.631898276261885110,	-0.631937028038635380,	-0.631975778235543180,	-0.632014526852511470,	-0.632053273889443880,	-0.632092019346242710,	-0.632130763222811480,	-0.632169505519053710,	
+-0.632208246234871820,	-0.632246985370169320,	-0.632285722924849300,	-0.632324458898815060,	-0.632363193291969990,	-0.632401926104216530,	-0.632440657335458620,	-0.632479386985598800,	
+-0.632518115054540480,	-0.632556841542186830,	-0.632595566448441170,	-0.632634289773206790,	-0.632673011516386440,	-0.632711731677883530,	-0.632750450257601680,	-0.632789167255443320,	
+-0.632827882671312070,	-0.632866596505111120,	-0.632905308756743670,	-0.632944019426113340,	-0.632982728513122540,	-0.633021436017674910,	-0.633060141939674080,	-0.633098846279022460,	
+-0.633137549035623800,	-0.633176250209381290,	-0.633214949800198550,	-0.633253647807977990,	-0.633292344232623260,	-0.633331039074038090,	-0.633369732332125010,	-0.633408424006787540,	
+-0.633447114097929090,	-0.633485802605452840,	-0.633524489529262320,	-0.633563174869260390,	-0.633601858625350460,	-0.633640540797436150,	-0.633679221385420210,	-0.633717900389206170,	
+-0.633756577808697430,	-0.633795253643797300,	-0.633833927894409290,	-0.633872600560436150,	-0.633911271641781400,	-0.633949941138349020,	-0.633988609050041290,	-0.634027275376762070,	
+-0.634065940118414660,	-0.634104603274902810,	-0.634143264846129040,	-0.634181924831997090,	-0.634220583232410710,	-0.634259240047272520,	-0.634297895276486280,	-0.634336548919955280,	
+-0.634375200977582930,	-0.634413851449272760,	-0.634452500334927840,	-0.634491147634451580,	-0.634529793347747730,	-0.634568437474719140,	-0.634607080015269440,	-0.634645720969301940,	
+-0.634684360336720270,	-0.634722998117427940,	-0.634761634311327820,	-0.634800268918323970,	-0.634838901938319160,	-0.634877533371217000,	-0.634916163216921010,	-0.634954791475334620,	
+-0.634993418146361680,	-0.635032043229904810,	-0.635070666725867760,	-0.635109288634154500,	-0.635147908954667550,	-0.635186527687310990,	-0.635225144831988000,	-0.635263760388602110,	
+-0.635302374357057160,	-0.635340986737256030,	-0.635379597529102450,	-0.635418206732500050,	-0.635456814347351910,	-0.635495420373561770,	-0.635534024811033050,	-0.635572627659669600,	
+-0.635611228919374160,	-0.635649828590050700,	-0.635688426671603080,	-0.635727023163934040,	-0.635765618066947420,	-0.635804211380546660,	-0.635842803104635480,	-0.635881393239117630,	
+-0.635919981783895860,	-0.635958568738874240,	-0.635997154103956520,	-0.636035737879045550,	-0.636074320064045300,	-0.636112900658859170,	-0.636151479663390810,	-0.636190057077544060,	
+-0.636228632901221890,	-0.636267207134328160,	-0.636305779776766720,	-0.636344350828440430,	-0.636382920289253360,	-0.636421488159108930,	-0.636460054437911090,	-0.636498619125562830,	
+-0.636537182221967980,	-0.636575743727030520,	-0.636614303640653410,	-0.636652861962740510,	-0.636691418693195450,	-0.636729973831921870,	-0.636768527378823720,	-0.636807079333803870,	
+-0.636845629696766280,	-0.636884178467615030,	-0.636922725646252960,	-0.636961271232584060,	-0.636999815226511950,	-0.637038357627940370,	-0.637076898436773290,	-0.637115437652913450,	
+-0.637153975276265490,	-0.637192511306732270,	-0.637231045744217740,	-0.637269578588625540,	-0.637308109839859420,	-0.637346639497823330,	-0.637385167562420360,	-0.637423694033554480,	
+-0.637462218911129750,	-0.637500742195049040,	-0.637539263885216530,	-0.637577783981535860,	-0.637616302483910660,	-0.637654819392245110,	-0.637693334706442180,	-0.637731848426405850,	
+-0.637770360552040280,	-0.637808871083248460,	-0.637847380019934460,	-0.637885887362002020,	-0.637924393109355230,	-0.637962897261897030,	-0.638001399819531630,	-0.638039900782163110,	
+-0.638078400149694520,	-0.638116897922029860,	-0.638155394099072960,	-0.638193888680727570,	-0.638232381666897890,	-0.638270873057486750,	-0.638309362852398590,	-0.638347851051537240,	
+-0.638386337654806010,	-0.638424822662108980,	-0.638463306073349780,	-0.638501787888432370,	-0.638540268107260830,	-0.638578746729738240,	-0.638617223755768790,	-0.638655699185256660,	
+-0.638694173018104940,	-0.638732645254217800,	-0.638771115893499000,	-0.638809584935852710,	-0.638848052381182250,	-0.638886518229391580,	-0.638924982480384870,	-0.638963445134065560,	
+-0.639001906190337480,	-0.639040365649104710,	-0.639078823510271010,	-0.639117279773740550,	-0.639155734439416650,	-0.639194187507203360,	-0.639232638977004890,	-0.639271088848724520,	
+-0.639309537122266460,	-0.639347983797534550,	-0.639386428874432640,	-0.639424872352865050,	-0.639463314232734840,	-0.639501754513946750,	-0.639540193196403980,	-0.639578630280010610,	
+-0.639617065764670810,	-0.639655499650288230,	-0.639693931936767270,	-0.639732362624011230,	-0.639770791711924190,	-0.639809219200410560,	-0.639847645089373530,	-0.639886069378717390,	
+-0.639924492068346010,	-0.639962913158163450,	-0.640001332648073910,	-0.640039750537980790,	-0.640078166827788180,	-0.640116581517400580,	-0.640154994606721210,	-0.640193406095654230,	
+-0.640231815984103840,	-0.640270224271974220,	-0.640308630959168680,	-0.640347036045591620,	-0.640385439531147240,	-0.640423841415738940,	-0.640462241699271130,	-0.640500640381647560,	
+-0.640539037462772520,	-0.640577432942550100,	-0.640615826820883920,	-0.640654219097678060,	-0.640692609772837040,	-0.640730998846264050,	-0.640769386317863730,	-0.640807772187539810,	
+-0.640846156455196490,	-0.640884539120738170,	-0.640922920184068160,	-0.640961299645090850,	-0.640999677503710560,	-0.641038053759830810,	-0.641076428413355880,	-0.641114801464189870,	
+-0.641153172912237170,	-0.641191542757401310,	-0.641229910999586480,	-0.641268277638697310,	-0.641306642674637000,	-0.641345006107310160,	-0.641383367936620870,	-0.641421728162473000,	
+-0.641460086784771290,	-0.641498443803418920,	-0.641536799218320520,	-0.641575153029380400,	-0.641613505236502070,	-0.641651855839590060,	-0.641690204838548330,	-0.641728552233281070,	
+-0.641766898023692800,	-0.641805242209686930,	-0.641843584791168320,	-0.641881925768040370,	-0.641920265140207720,	-0.641958602907574340,	-0.641996939070044400,	-0.642035273627522440,	
+-0.642073606579912080,	-0.642111937927117630,	-0.642150267669043600,	-0.642188595805593730,	-0.642226922336672220,	-0.642265247262183480,	-0.642303570582031580,	-0.642341892296121150,	
+-0.642380212404355610,	-0.642418530906639470,	-0.642456847802877480,	-0.642495163092972940,	-0.642533476776830590,	-0.642571788854354400,	-0.642610099325449210,	-0.642648408190018340,	
+-0.642686715447966520,	-0.642725021099198160,	-0.642763325143617000,	-0.642801627581127580,	-0.642839928411633950,	-0.642878227635040540,	-0.642916525251251980,	-0.642954821260171670,	
+-0.642993115661704360,	-0.643031408455754570,	-0.643069699642225930,	-0.643107989221023080,	-0.643146277192050200,	-0.643184563555211700,	-0.643222848310411990,	-0.643261131457554920,	
+-0.643299412996545360,	-0.643337692927286930,	-0.643375971249684260,	-0.643414247963641660,	-0.643452523069063420,	-0.643490796565854280,	-0.643529068453917770,	-0.643567338733158520,	
+-0.643605607403481380,	-0.643643874464789880,	-0.643682139916988530,	-0.643720403759981960,	-0.643758665993674370,	-0.643796926617970500,	-0.643835185632773870,	-0.643873443037989320,	
+-0.643911698833521510,	-0.643949953019274160,	-0.643988205595151910,	-0.644026456561059060,	-0.644064705916900460,	-0.644102953662579750,	-0.644141199798001660,	-0.644179444323070950,	
+-0.644217687237691240,	-0.644255928541767390,	-0.644294168235203690,	-0.644332406317904450,	-0.644370642789774630,	-0.644408877650717860,	-0.644447110900638890,	-0.644485342539442560,	
+-0.644523572567032410,	-0.644561800983313390,	-0.644600027788189920,	-0.644638252981566300,	-0.644676476563347370,	-0.644714698533436990,	-0.644752918891739800,	-0.644791137638160650,	
+-0.644829354772603390,	-0.644867570294972660,	-0.644905784205173080,	-0.644943996503109300,	-0.644982207188685260,	-0.645020416261805620,	-0.645058623722375320,	-0.645096829570298120,	
+-0.645135033805478870,	-0.645173236427821980,	-0.645211437437232080,	-0.645249636833613920,	-0.645287834616871230,	-0.645326030786909090,	-0.645364225343632140,	-0.645402418286944220,	
+-0.645440609616750430,	-0.645478799332954930,	-0.645516987435462490,	-0.645555173924178050,	-0.645593358799005150,	-0.645631542059849290,	-0.645669723706614240,	-0.645707903739204840,	
+-0.645746082157525710,	-0.645784258961481390,	-0.645822434150976730,	-0.645860607725915690,	-0.645898779686203020,	-0.645936950031743900,	-0.645975118762441960,	-0.646013285878202170,	
+-0.646051451378929280,	-0.646089615264527680,	-0.646127777534902470,	-0.646165938189957380,	-0.646204097229597600,	-0.646242254653727750,	-0.646280410462252040,	-0.646318564655075200,	
+-0.646356717232101970,	-0.646394868193237330,	-0.646433017538385220,	-0.646471165267450520,	-0.646509311380338180,	-0.646547455876952280,	-0.646585598757197790,	-0.646623740020979220,	
+-0.646661879668201320,	-0.646700017698769170,	-0.646738154112586510,	-0.646776288909558520,	-0.646814422089590060,	-0.646852553652585320,	-0.646890683598449150,	-0.646928811927086290,	
+-0.646966938638401380,	-0.647005063732299380,	-0.647043187208684480,	-0.647081309067461640,	-0.647119429308535830,	-0.647157547931811130,	-0.647195664937192490,	-0.647233780324584670,	
+-0.647271894093892850,	-0.647310006245020890,	-0.647348116777873960,	-0.647386225692357040,	-0.647424332988374210,	-0.647462438665830530,	-0.647500542724630870,	-0.647538645164679740,	
+-0.647576745985882330,	-0.647614845188142720,	-0.647652942771366090,	-0.647691038735457410,	-0.647729133080320760,	-0.647767225805861320,	-0.647805316911983730,	-0.647843406398592950,	
+-0.647881494265593940,	-0.647919580512890780,	-0.647957665140389110,	-0.647995748147992880,	-0.648033829535607400,	-0.648071909303137180,	-0.648109987450487310,	-0.648148063977562750,	
+-0.648186138884267680,	-0.648224212170507300,	-0.648262283836186780,	-0.648300353881210100,	-0.648338422305482550,	-0.648376489108908990,	-0.648414554291394270,	-0.648452617852843470,	
+-0.648490679793160660,	-0.648528740112251260,	-0.648566798810020330,	-0.648604855886372070,	-0.648642911341211660,	-0.648680965174443960,	-0.648719017385974260,	-0.648757067975706650,	
+-0.648795116943546300,	-0.648833164289398520,	-0.648871210013167500,	-0.648909254114758530,	-0.648947296594076350,	-0.648985337451025930,	-0.649023376685512470,	-0.649061414297440350,	
+-0.649099450286714560,	-0.649137484653240620,	-0.649175517396922470,	-0.649213548517665660,	-0.649251578015374920,	-0.649289605889955210,	-0.649327632141311840,	-0.649365656769349100,	
+-0.649403679773972180,	-0.649441701155086480,	-0.649479720912596090,	-0.649517739046406420,	-0.649555755556422420,	-0.649593770442549290,	-0.649631783704691550,	-0.649669795342754150,	
+-0.649707805356642740,	-0.649745813746261500,	-0.649783820511515620,	-0.649821825652310280,	-0.649859829168550340,	-0.649897831060141210,	-0.649935831326987070,	-0.649973829968993440,	
+-0.650011826986065520,	-0.650049822378107710,	-0.650087816145025420,	-0.650125808286723510,	-0.650163798803107040,	-0.650201787694081430,	-0.650239774959551100,	-0.650277760599421660,	
+-0.650315744613597420,	-0.650353727001983790,	-0.650391707764485850,	-0.650429686901008770,	-0.650467664411457650,	-0.650505640295737100,	-0.650543614553752430,	-0.650581587185409150,	
+-0.650619558190611460,	-0.650657527569264870,	-0.650695495321274580,	-0.650733461446545420,	-0.650771425944983050,	-0.650809388816491640,	-0.650847350060976940,	-0.650885309678344020,	
+-0.650923267668497620,	-0.650961224031343040,	-0.650999178766785370,	-0.651037131874730110,	-0.651075083355081570,	-0.651113033207745500,	-0.651150981432627060,	-0.651188928029630910,	
+-0.651226872998662330,	-0.651264816339626630,	-0.651302758052428880,	-0.651340698136974590,	-0.651378636593168300,	-0.651416573420915300,	-0.651454508620121220,	-0.651492442190690580,	
+-0.651530374132528790,	-0.651568304445541040,	-0.651606233129632620,	-0.651644160184708940,	-0.651682085610674420,	-0.651720009407434800,	-0.651757931574895370,	-0.651795852112960870,	
+-0.651833771021536720,	-0.651871688300528220,	-0.651909603949840650,	-0.651947517969378890,	-0.651985430359048320,	-0.652023341118754480,	-0.652061250248402000,	-0.652099157747896290,	
+-0.652137063617142740,	-0.652174967856046560,	-0.652212870464513260,	-0.652250771442447470,	-0.652288670789754720,	-0.652326568506340630,	-0.652364464592109840,	-0.652402359046967860,	
+-0.652440251870819890,	-0.652478143063571440,	-0.652516032625127920,	-0.652553920555393960,	-0.652591806854275540,	-0.652629691521677270,	-0.652667574557504790,	-0.652705455961663290,	
+-0.652743335734058180,	-0.652781213874595200,	-0.652819090383178760,	-0.652856965259714480,	-0.652894838504108230,	-0.652932710116264640,	-0.652970580096089100,	-0.653008448443487270,	
+-0.653046315158364200,	-0.653084180240625760,	-0.653122043690176460,	-0.653159905506922040,	-0.653197765690768260,	-0.653235624241619740,	-0.653273481159382110,	-0.653311336443960780,	
+-0.653349190095261490,	-0.653387042113188880,	-0.653424892497648570,	-0.653462741248546530,	-0.653500588365787170,	-0.653538433849276350,	-0.653576277698919460,	-0.653614119914621930,	
+-0.653651960496289370,	-0.653689799443826660,	-0.653727636757139410,	-0.653765472436133370,	-0.653803306480713280,	-0.653841138890784990,	-0.653878969666253810,	-0.653916798807025250,	
+-0.653954626313005050,	-0.653992452184097850,	-0.654030276420209940,	-0.654068099021245960,	-0.654105919987111760,	-0.654143739317712750,	-0.654181557012954440,	-0.654219373072742580,	
+-0.654257187496981810,	-0.654295000285578190,	-0.654332811438437360,	-0.654370620955464170,	-0.654408428836564470,	-0.654446235081643680,	-0.654484039690607310,	-0.654521842663361110,	
+-0.654559643999810040,	-0.654597443699859840,	-0.654635241763416360,	-0.654673038190384470,	-0.654710832980670010,	-0.654748626134178390,	-0.654786417650815240,	-0.654824207530486310,	
+-0.654861995773096670,	-0.654899782378552290,	-0.654937567346758120,	-0.654975350677620030,	-0.655013132371043530,	-0.655050912426934250,	-0.655088690845198050,	-0.655126467625739780,	
+-0.655164242768465300,	-0.655202016273280560,	-0.655239788140090430,	-0.655277558368800860,	-0.655315326959317380,	-0.655353093911545610,	-0.655390859225391420,	-0.655428622900759650,	
+-0.655466384937556490,	-0.655504145335687570,	-0.655541904095058080,	-0.655579661215573760,	-0.655617416697140240,	-0.655655170539663600,	-0.655692922743048690,	-0.655730673307201360,	
+-0.655768422232027800,	-0.655806169517432870,	-0.655843915163322410,	-0.655881659169602170,	-0.655919401536177890,	-0.655957142262955430,	-0.655994881349839630,	-0.656032618796736800,	
+-0.656070354603552670,	-0.656108088770192330,	-0.656145821296561740,	-0.656183552182566630,	-0.656221281428112650,	-0.656259009033105740,	-0.656296734997451110,	-0.656334459321054830,	
+-0.656372182003822190,	-0.656409903045659050,	-0.656447622446471150,	-0.656485340206164110,	-0.656523056324644140,	-0.656560770801816180,	-0.656598483637586330,	-0.656636194831860530,	
+-0.656673904384543980,	-0.656711612295542650,	-0.656749318564762260,	-0.656787023192108580,	-0.656824726177487660,	-0.656862427520804590,	-0.656900127221965560,	-0.656937825280876410,	
+-0.656975521697442440,	-0.657013216471569630,	-0.657050909603163810,	-0.657088601092131070,	-0.657126290938376490,	-0.657163979141806130,	-0.657201665702326190,	-0.657239350619841730,	
+-0.657277033894258840,	-0.657314715525483480,	-0.657352395513421280,	-0.657390073857978430,	-0.657427750559060000,	-0.657465425616572290,	-0.657503099030421370,	-0.657540770800512210,	
+-0.657578440926751330,	-0.657616109409044140,	-0.657653776247296820,	-0.657691441441415340,	-0.657729104991304990,	-0.657766766896871750,	-0.657804427158022010,	-0.657842085774660860,	
+-0.657879742746694470,	-0.657917398074028830,	-0.657955051756569990,	-0.657992703794223030,	-0.658030354186894480,	-0.658068002934490300,	-0.658105650036915790,	-0.658143295494077240,	
+-0.658180939305880290,	-0.658218581472231110,	-0.658256221993035790,	-0.658293860868199630,	-0.658331498097628700,	-0.658369133681229400,	-0.658406767618907040,	-0.658444399910567690,	
+-0.658482030556117310,	-0.658519659555461880,	-0.658557286908507570,	-0.658594912615159790,	-0.658632536675325060,	-0.658670159088908580,	-0.658707779855816740,	-0.658745398975955520,	
+-0.658783016449230760,	-0.658820632275548770,	-0.658858246454814830,	-0.658895858986935370,	-0.658933469871816560,	-0.658971079109363700,	-0.659008686699483200,	-0.659046292642080920,	
+-0.659083896937062930,	-0.659121499584335520,	-0.659159100583804110,	-0.659196699935374890,	-0.659234297638954250,	-0.659271893694447500,	-0.659309488101761040,	-0.659347080860800960,	
+-0.659384671971473440,	-0.659422261433683880,	-0.659459849247338690,	-0.659497435412344180,	-0.659535019928605750,	-0.659572602796029810,	-0.659610184014522320,	-0.659647763583989350,	
+-0.659685341504337440,	-0.659722917775471760,	-0.659760492397298730,	-0.659798065369724850,	-0.659835636692655440,	-0.659873206365997000,	-0.659910774389655510,	-0.659948340763537140,	
+-0.659985905487548210,	-0.660023468561594110,	-0.660061029985581470,	-0.660098589759416490,	-0.660136147883004790,	-0.660173704356252670,	-0.660211259179066200,	-0.660248812351352020,	
+-0.660286363873015420,	-0.660323913743963040,	-0.660361461964101060,	-0.660399008533335220,	-0.660436553451571710,	-0.660474096718716930,	-0.660511638334676850,	-0.660549178299358110,	
+-0.660586716612665990,	-0.660624253274507130,	-0.660661788284787940,	-0.660699321643413940,	-0.660736853350291640,	-0.660774383405327240,	-0.660811911808426800,	-0.660849438559496960,	
+-0.660886963658443240,	-0.660924487105172380,	-0.660962008899590000,	-0.660999529041602640,	-0.661037047531116360,	-0.661074564368037580,	-0.661112079552272580,	-0.661149593083727120,	
+-0.661187104962307700,	-0.661224615187920860,	-0.661262123760472110,	-0.661299630679868080,	-0.661337135946014950,	-0.661374639558818920,	-0.661412141518186720,	-0.661449641824023770,	
+-0.661487140476236800,	-0.661524637474732220,	-0.661562132819415780,	-0.661599626510193990,	-0.661637118546973160,	-0.661674608929659790,	-0.661712097658159640,	-0.661749584732379210,	
+-0.661787070152225150,	-0.661824553917603090,	-0.661862036028419640,	-0.661899516484581120,	-0.661936995285993810,	-0.661974472432564240,	-0.662011947924198260,	-0.662049421760802390,	
+-0.662086893942283370,	-0.662124364468546720,	-0.662161833339499180,	-0.662199300555046940,	-0.662236766115096630,	-0.662274230019554650,	-0.662311692268326760,	-0.662349152861319570,	
+-0.662386611798439940,	-0.662424069079593390,	-0.662461524704686670,	-0.662498978673626170,	-0.662536430986318540,	-0.662573881642669500,	-0.662611330642585820,	-0.662648777985974100,	
+-0.662686223672740100,	-0.662723667702790450,	-0.662761110076031780,	-0.662798550792370270,	-0.662835989851712660,	-0.662873427253964810,	-0.662910862999033350,	-0.662948297086825120,	
+-0.662985729517245770,	-0.663023160290202140,	-0.663060589405600530,	-0.663098016863347570,	-0.663135442663349780,	-0.663172866805513130,	-0.663210289289744680,	-0.663247710115950070,	
+-0.663285129284036270,	-0.663322546793909560,	-0.663359962645476590,	-0.663397376838643970,	-0.663434789373317570,	-0.663472200249404230,	-0.663509609466810700,	-0.663547017025442830,	
+-0.663584422925207360,	-0.663621827166010920,	-0.663659229747759930,	-0.663696630670361110,	-0.663734029933720440,	-0.663771427537744650,	-0.663808823482340600,	-0.663846217767414260,	
+-0.663883610392872360,	-0.663921001358621310,	-0.663958390664568190,	-0.663995778310618730,	-0.664033164296679910,	-0.664070548622658350,	-0.664107931288460240,	-0.664145312293992210,	
+-0.664182691639160990,	-0.664220069323873010,	-0.664257445348035100,	-0.664294819711553350,	-0.664332192414334500,	-0.664369563456285510,	-0.664406932837312230,	-0.664444300557321730,	
+-0.664481666616220430,	-0.664519031013914960,	-0.664556393750312170,	-0.664593754825318130,	-0.664631114238839690,	-0.664668471990783830,	-0.664705828081056490,	-0.664743182509564430,	
+-0.664780535276214610,	-0.664817886380913660,	-0.664855235823567650,	-0.664892583604083650,	-0.664929929722368420,	-0.664967274178328130,	-0.665004616971869520,	-0.665041958102899460,	
+-0.665079297571324560,	-0.665116635377051680,	-0.665153971519986900,	-0.665191306000037170,	-0.665228638817109470,	-0.665265969971109870,	-0.665303299461945330,	-0.665340627289522590,	
+-0.665377953453748280,	-0.665415277954529370,	-0.665452600791772040,	-0.665489921965383480,	-0.665527241475269760,	-0.665564559321337960,	-0.665601875503494700,	-0.665639190021646730,	
+-0.665676502875701240,	-0.665713814065564070,	-0.665751123591142410,	-0.665788431452343340,	-0.665825737649072710,	-0.665863042181237820,	-0.665900345048745400,	-0.665937646251501980,	
+-0.665974945789414850,	-0.666012243662389980,	-0.666049539870334550,	-0.666086834413155530,	-0.666124127290759200,	-0.666161418503052440,	-0.666198708049942190,	-0.666235995931335530,	
+-0.666273282147138550,	-0.666310566697258300,	-0.666347849581601980,	-0.666385130800075780,	-0.666422410352586650,	-0.666459688239041560,	-0.666496964459347250,	-0.666534239013410800,	
+-0.666571511901138500,	-0.666608783122437320,	-0.666646052677214660,	-0.666683320565376380,	-0.666720586786829880,	-0.666757851341481910,	-0.666795114229239320,	-0.666832375450009280,	
+-0.666869635003698000,	-0.666906892890212880,	-0.666944149109460200,	-0.666981403661347170,	-0.667018656545780740,	-0.667055907762667540,	-0.667093157311914870,	-0.667130405193429140,	
+-0.667167651407117200,	-0.667204895952886570,	-0.667242138830643430,	-0.667279380040294860,	-0.667316619581747820,	-0.667353857454909270,	-0.667391093659686410,	-0.667428328195985520,	
+-0.667465561063713800,	-0.667502792262778420,	-0.667540021793085800,	-0.667577249654543130,	-0.667614475847057240,	-0.667651700370535670,	-0.667688923224884380,	-0.667726144410010770,	
+-0.667763363925822250,	-0.667800581772224900,	-0.667837797949126120,	-0.667875012456432880,	-0.667912225294052030,	-0.667949436461890980,	-0.667986645959856020,	-0.668023853787854450,	
+-0.668061059945793570,	-0.668098264433579780,	-0.668135467251120160,	-0.668172668398322010,	-0.668209867875092180,	-0.668247065681337960,	-0.668284261816965760,	-0.668321456281882890,	
+-0.668358649075996740,	-0.668395840199213610,	-0.668433029651440910,	-0.668470217432585610,	-0.668507403542555110,	-0.668544587981255820,	-0.668581770748595040,	-0.668618951844480170,	
+-0.668656131268817510,	-0.668693309021514580,	-0.668730485102478340,	-0.668767659511615990,	-0.668804832248834690,	-0.668842003314041090,	-0.668879172707142370,	-0.668916340428046150,	
+-0.668953506476658740,	-0.668990670852887440,	-0.669027833556639640,	-0.669064994587822090,	-0.669102153946342540,	-0.669139311632107160,	-0.669176467645023920,	-0.669213621984999120,	
+-0.669250774651940270,	-0.669287925645754460,	-0.669325074966348850,	-0.669362222613630990,	-0.669399368587507150,	-0.669436512887884860,	-0.669473655514671640,	-0.669510796467774010,	
+-0.669547935747099250,	-0.669585073352554790,	-0.669622209284047590,	-0.669659343541485260,	-0.669696476124774120,	-0.669733607033821900,	-0.669770736268536000,	-0.669807863828822850,	
+-0.669844989714590060,	-0.669882113925744820,	-0.669919236462194640,	-0.669956357323845950,	-0.669993476510606480,	-0.670030594022383630,	-0.670067709859083930,	-0.670104824020614890,	
+-0.670141936506883920,	-0.670179047317798090,	-0.670216156453264930,	-0.670253263913191070,	-0.670290369697484010,	-0.670327473806051290,	-0.670364576238799750,	-0.670401676995636690,	
+-0.670438776076469290,	-0.670475873481205080,	-0.670512969209751560,	-0.670550063262015270,	-0.670587155637903720,	-0.670624246337324650,	-0.670661335360184680,	-0.670698422706391460,	
+-0.670735508375852050,	-0.670772592368474200,	-0.670809674684164530,	-0.670846755322830780,	-0.670883834284380360,	-0.670920911568720140,	-0.670957987175757500,	-0.670995061105399970,	
+-0.671032133357554850,	-0.671069203932129540,	-0.671106272829031130,	-0.671143340048166890,	-0.671180405589444580,	-0.671217469452771050,	-0.671254531638053820,	-0.671291592145200180,	
+-0.671328650974117650,	-0.671365708124713860,	-0.671402763596895320,	-0.671439817390570350,	-0.671476869505645450,	-0.671513919942028360,	-0.671550968699626490,	-0.671588015778347150,	
+-0.671625061178098170,	-0.671662104898786190,	-0.671699146940318850,	-0.671736187302604090,	-0.671773225985548450,	-0.671810262989059880,	-0.671847298313045570,	-0.671884331957413040,	
+-0.671921363922069910,	-0.671958394206923160,	-0.671995422811880290,	-0.672032449736849280,	-0.672069474981736860,	-0.672106498546450770,	-0.672143520430898310,	-0.672180540634987440,	
+-0.672217559158624910,	-0.672254576001718450,	-0.672291591164175920,	-0.672328604645904050,	-0.672365616446810700,	-0.672402626566803270,	-0.672439635005789290,	-0.672476641763676500,	
+-0.672513646840371850,	-0.672550650235783090,	-0.672587651949818070,	-0.672624651982383530,	-0.672661650333387320,	-0.672698647002736960,	-0.672735641990340080,	-0.672772635296104430,	
+-0.672809626919936840,	-0.672846616861745070,	-0.672883605121437300,	-0.672920591698920050,	-0.672957576594101270,	-0.672994559806888600,	-0.673031541337189900,	-0.673068521184912010,	
+-0.673105499349962780,	-0.673142475832250180,	-0.673179450631681050,	-0.673216423748163260,	-0.673253395181604430,	-0.673290364931912190,	-0.673327332998994280,	-0.673364299382757660,	
+-0.673401264083110410,	-0.673438227099960260,	-0.673475188433214190,	-0.673512148082780260,	-0.673549106048565880,	-0.673586062330478690,	-0.673623016928426740,	-0.673659969842316910,	
+-0.673696921072057480,	-0.673733870617555410,	-0.673770818478718670,	-0.673807764655454890,	-0.673844709147671690,	-0.673881651955277050,	-0.673918593078177920,	-0.673955532516282370,	
+-0.673992470269498270,	-0.674029406337732670,	-0.674066340720893550,	-0.674103273418888650,	-0.674140204431625480,	-0.674177133759012230,	-0.674214061400955740,	-0.674250987357364110,	
+-0.674287911628145280,	-0.674324834213206440,	-0.674361755112455440,	-0.674398674325800140,	-0.674435591853148390,	-0.674472507694407360,	-0.674509421849485150,	-0.674546334318289590,	
+-0.674583245100727870,	-0.674620154196708070,	-0.674657061606137920,	-0.674693967328925170,	-0.674730871364977670,	-0.674767773714202820,	-0.674804674376508370,	-0.674841573351802730,	
+-0.674878470639992730,	-0.674915366240986580,	-0.674952260154692010,	-0.674989152381016750,	-0.675026042919869010,	-0.675062931771155840,	-0.675099818934785210,	-0.675136704410665530,	
+-0.675173588198703660,	-0.675210470298807870,	-0.675247350710885820,	-0.675284229434845900,	-0.675321106470594960,	-0.675357981818041190,	-0.675394855477092880,	-0.675431727447657120,	
+-0.675468597729641960,	-0.675505466322955380,	-0.675542333227505120,	-0.675579198443199360,	-0.675616061969945170,	-0.675652923807650960,	-0.675689783956224700,	-0.675726642415573680,	
+-0.675763499185606080,	-0.675800354266229640,	-0.675837207657352450,	-0.675874059358882450,	-0.675910909370727060,	-0.675947757692794690,	-0.675984604324992520,	-0.676021449267228960,	
+-0.676058292519411740,	-0.676095134081448720,	-0.676131973953248310,	-0.676168812134717580,	-0.676205648625764820,	-0.676242483426298220,	-0.676279316536225080,	-0.676316147955453810,	
+-0.676352977683892020,	-0.676389805721447800,	-0.676426632068029440,	-0.676463456723544130,	-0.676500279687900160,	-0.676537100961005940,	-0.676573920542768550,	-0.676610738433096380,	
+-0.676647554631897300,	-0.676684369139079700,	-0.676721181954550890,	-0.676757993078219040,	-0.676794802509992690,	-0.676831610249778890,	-0.676868416297486060,	-0.676905220653022170,	
+-0.676942023316295270,	-0.676978824287213680,	-0.677015623565684680,	-0.677052421151616570,	-0.677089217044917870,	-0.677126011245495650,	-0.677162803753258440,	-0.677199594568114290,	
+-0.677236383689971080,	-0.677273171118737190,	-0.677309956854320160,	-0.677346740896628500,	-0.677383523245569720,	-0.677420303901052120,	-0.677457082862983670,	-0.677493860131272550,	
+-0.677530635705827170,	-0.677567409586554810,	-0.677604181773364010,	-0.677640952266163050,	-0.677677721064859240,	-0.677714488169361310,	-0.677751253579577110,	-0.677788017295414710,	
+-0.677824779316782640,	-0.677861539643588310,	-0.677898298275740220,	-0.677935055213146560,	-0.677971810455714970,	-0.678008564003353850,	-0.678045315855971390,	-0.678082066013475870,	
+-0.678118814475774930,	-0.678155561242776980,	-0.678192306314390430,	-0.678229049690522780,	-0.678265791371082450,	-0.678302531355977620,	-0.678339269645116590,	-0.678376006238407660,	
+-0.678412741135758330,	-0.678449474337077250,	-0.678486205842272700,	-0.678522935651252430,	-0.678559663763924740,	-0.678596390180197910,	-0.678633114899980020,	-0.678669837923179810,	
+-0.678706559249704580,	-0.678743278879463060,	-0.678779996812363560,	-0.678816713048313810,	-0.678853427587222220,	-0.678890140428997090,	-0.678926851573546930,	-0.678963561020779370,	
+-0.679000268770602820,	-0.679036974822926020,	-0.679073679177656380,	-0.679110381834702630,	-0.679147082793972840,	-0.679183782055375330,	-0.679220479618818710,	-0.679257175484210610,	
+-0.679293869651459550,	-0.679330562120474160,	-0.679367252891161950,	-0.679403941963431680,	-0.679440629337191520,	-0.679477315012349870,	-0.679513998988815150,	-0.679550681266495200,	
+-0.679587361845298890,	-0.679624040725133720,	-0.679660717905908540,	-0.679697393387531550,	-0.679734067169911030,	-0.679770739252955720,	-0.679807409636573270,	-0.679844078320672280,	
+-0.679880745305161400,	-0.679917410589948370,	-0.679954074174941690,	-0.679990736060049890,	-0.680027396245181270,	-0.680064054730244560,	-0.680100711515147280,	-0.680137366599798290,	
+-0.680174019984106090,	-0.680210671667978660,	-0.680247321651324510,	-0.680283969934051940,	-0.680320616516069900,	-0.680357261397285920,	-0.680393904577608840,	-0.680430546056947310,	
+-0.680467185835209150,	-0.680503823912302910,	-0.680540460288137190,	-0.680577094962620310,	-0.680613727935660990,	-0.680650359207166990,	-0.680686988777047140,	-0.680723616645210190,	
+-0.680760242811563780,	-0.680796867276016850,	-0.680833490038477710,	-0.680870111098854870,	-0.680906730457057070,	-0.680943348112992060,	-0.680979964066568800,	-0.681016578317695800,	
+-0.681053190866281130,	-0.681089801712233430,	-0.681126410855461330,	-0.681163018295873450,	-0.681199624033377750,	-0.681236228067882870,	-0.681272830399297870,	-0.681309431027530390,	
+-0.681346029952489380,	-0.681382627174083270,	-0.681419222692220660,	-0.681455816506810200,	-0.681492408617759950,	-0.681528999024978650,	-0.681565587728375170,	-0.681602174727857450,	
+-0.681638760023334230,	-0.681675343614714160,	-0.681711925501905740,	-0.681748505684817820,	-0.681785084163358260,	-0.681821660937436350,	-0.681858236006959940,	-0.681894809371838000,	
+-0.681931381031979030,	-0.681967950987291570,	-0.682004519237684570,	-0.682041085783065880,	-0.682077650623344580,	-0.682114213758429400,	-0.682150775188228420,	-0.682187334912650490,	
+-0.682223892931604240,	-0.682260449244998180,	-0.682297003852741390,	-0.682333556754741720,	-0.682370107950908240,	-0.682406657441149810,	-0.682443205225374380,	-0.682479751303490810,	
+-0.682516295675408060,	-0.682552838341034750,	-0.682589379300279080,	-0.682625918553049990,	-0.682662456099256460,	-0.682698991938806340,	-0.682735526071608810,	-0.682772058497572500,	
+-0.682808589216606030,	-0.682845118228618380,	-0.682881645533517600,	-0.682918171131212780,	-0.682954695021612770,	-0.682991217204625740,	-0.683027737680160670,	-0.683064256448126180,	
+-0.683100773508431120,	-0.683137288860984460,	-0.683173802505694260,	-0.683210314442469490,	-0.683246824671219330,	-0.683283333191851750,	-0.683319840004275920,	-0.683356345108400380,	
+-0.683392848504134290,	-0.683429350191385840,	-0.683465850170064000,	-0.683502348440077840,	-0.683538845001335440,	-0.683575339853745970,	-0.683611832997218170,	-0.683648324431660790,	
+-0.683684814156982900,	-0.683721302173092570,	-0.683757788479899100,	-0.683794273077311440,	-0.683830755965237790,	-0.683867237143587210,	-0.683903716612268560,	-0.683940194371190690,	
+-0.683976670420262560,	-0.684013144759392460,	-0.684049617388489910,	-0.684086088307462870,	-0.684122557516220640,	-0.684159025014672070,	-0.684195490802725900,	-0.684231954880291320,	
+-0.684268417247276490,	-0.684304877903590740,	-0.684341336849143000,	-0.684377794083841580,	-0.684414249607595780,	-0.684450703420314330,	-0.684487155521906090,	-0.684523605912280230,	
+-0.684560054591345170,	-0.684596501559009860,	-0.684632946815183720,	-0.684669390359774810,	-0.684705832192692430,	-0.684742272313845430,	-0.684778710723143110,	-0.684815147420493760,	
+-0.684851582405806460,	-0.684888015678990600,	-0.684924447239954270,	-0.684960877088606980,	-0.684997305224857360,	-0.685033731648614590,	-0.685070156359787630,	-0.685106579358285120,	
+-0.685143000644016120,	-0.685179420216889930,	-0.685215838076814850,	-0.685252254223700170,	-0.685288668657454970,	-0.685325081377987980,	-0.685361492385208600,	-0.685397901679025260,	
+-0.685434309259347120,	-0.685470715126083490,	-0.685507119279142760,	-0.685543521718434250,	-0.685579922443867010,	-0.685616321455350230,	-0.685652718752792320,	-0.685689114336102580,	
+-0.685725508205190400,	-0.685761900359964090,	-0.685798290800333050,	-0.685834679526206360,	-0.685871066537492970,	-0.685907451834102180,	-0.685943835415942390,	-0.685980217282923020,	
+-0.686016597434953470,	-0.686052975871942140,	-0.686089352593798330,	-0.686125727600431110,	-0.686162100891749670,	-0.686198472467663190,	-0.686234842328080300,	-0.686271210472910510,	
+-0.686307576902062460,	-0.686343941615445540,	-0.686380304612968620,	-0.686416665894540980,	-0.686453025460072030,	-0.686489383309470180,	-0.686525739442644830,	-0.686562093859505510,	
+-0.686598446559960610,	-0.686634797543919650,	-0.686671146811291600,	-0.686707494361985750,	-0.686743840195911500,	-0.686780184312977270,	-0.686816526713092570,	-0.686852867396166910,	
+-0.686889206362108820,	-0.686925543610827690,	-0.686961879142232610,	-0.686998212956233200,	-0.687034545052737980,	-0.687070875431656350,	-0.687107204092897830,	-0.687143531036371050,	
+-0.687179856261985410,	-0.687216179769650100,	-0.687252501559274420,	-0.687288821630767770,	-0.687325139984038770,	-0.687361456618996840,	-0.687397771535551590,	-0.687434084733611670,	
+-0.687470396213086480,	-0.687506705973885300,	-0.687543014015917440,	-0.687579320339092300,	-0.687615624943318520,	-0.687651927828506040,	-0.687688228994563390,	-0.687724528441400200,	
+-0.687760826168925640,	-0.687797122177049030,	-0.687833416465679970,	-0.687869709034726990,	-0.687905999884099840,	-0.687942289013707910,	-0.687978576423459940,	-0.688014862113265570,	
+-0.688051146083034080,	-0.688087428332674670,	-0.688123708862097060,	-0.688159987671209780,	-0.688196264759922570,	-0.688232540128145050,	-0.688268813775785860,	-0.688305085702754620,	
+-0.688341355908960620,	-0.688377624394313600,	-0.688413891158722090,	-0.688450156202096040,	-0.688486419524344750,	-0.688522681125377180,	-0.688558941005102950,	-0.688595199163431260,	
+-0.688631455600271610,	-0.688667710315533640,	-0.688703963309126090,	-0.688740214580958690,	-0.688776464130941070,	-0.688812711958981860,	-0.688848958064990910,	-0.688885202448877630,	
+-0.688921445110551200,	-0.688957686049921580,	-0.688993925266897510,	-0.689030162761388510,	-0.689066398533304430,	-0.689102632582554110,	-0.689138864909047080,	-0.689175095512692960,	
+-0.689211324393401490,	-0.689247551551081310,	-0.689283776985642250,	-0.689320000696994060,	-0.689356222685045590,	-0.689392442949706590,	-0.689428661490886440,	-0.689464878308494570,	
+-0.689501093402440920,	-0.689537306772634140,	-0.689573518418984180,	-0.689609728341400660,	-0.689645936539792560,	-0.689682143014069600,	-0.689718347764141320,	-0.689754550789917100,	
+-0.689790752091306910,	-0.689826951668219390,	-0.689863149520564930,	-0.689899345648252280,	-0.689935540051191180,	-0.689971732729291240,	-0.690007923682462000,	-0.690044112910613290,	
+-0.690080300413653980,	-0.690116486191493910,	-0.690152670244042920,	-0.690188852571209990,	-0.690225033172904840,	-0.690261212049037120,	-0.690297389199516440,	-0.690333564624252550,	
+-0.690369738323154510,	-0.690405910296132070,	-0.690442080543095190,	-0.690478249063952720,	-0.690514415858614730,	-0.690550580926990620,	-0.690586744268990360,	-0.690622905884523020,	
+-0.690659065773498340,	-0.690695223935826390,	-0.690731380371415900,	-0.690767535080177080,	-0.690803688062019420,	-0.690839839316852560,	-0.690875988844586340,	-0.690912136645129960,	
+-0.690948282718393150,	-0.690984427064285980,	-0.691020569682717410,	-0.691056710573597410,	-0.691092849736835600,	-0.691128987172341720,	-0.691165122880025630,	-0.691201256859796500,	
+-0.691237389111564180,	-0.691273519635238640,	-0.691309648430729060,	-0.691345775497945400,	-0.691381900836797290,	-0.691418024447194690,	-0.691454146329046780,	-0.691490266482263420,	
+-0.691526384906754780,	-0.691562501602429820,	-0.691598616569198630,	-0.691634729806970830,	-0.691670841315656260,	-0.691706951095164890,	-0.691743059145405900,	-0.691779165466289150,	
+-0.691815270057724920,	-0.691851372919622070,	-0.691887474051890880,	-0.691923573454441000,	-0.691959671127182150,	-0.691995767070024530,	-0.692031861282877080,	-0.692067953765650220,	
+-0.692104044518253360,	-0.692140133540596230,	-0.692176220832588780,	-0.692212306394140890,	-0.692248390225162490,	-0.692284472325562780,	-0.692320552695251830,	-0.692356631334139940,	
+-0.692392708242136060,	-0.692428783419150480,	-0.692464856865092850,	-0.692500928579873110,	-0.692536998563401450,	-0.692573066815586950,	-0.692609133336339780,	-0.692645198125570020,	
+-0.692681261183186960,	-0.692717322509100790,	-0.692753382103221350,	-0.692789439965458720,	-0.692825496095722190,	-0.692861550493921950,	-0.692897603159968070,	-0.692933654093769950,	
+-0.692969703295237550,	-0.693005750764281060,	-0.693041796500810100,	-0.693077840504734980,	-0.693113882775964970,	-0.693149923314410280,	-0.693185962119981070,	-0.693221999192586650,	
+-0.693258034532137190,	-0.693294068138542660,	-0.693330100011712910,	-0.693366130151558350,	-0.693402158557988040,	-0.693438185230912390,	-0.693474210170241580,	-0.693510233375884910,	
+-0.693546254847752670,	-0.693582274585754830,	-0.693618292589801570,	-0.693654308859802280,	-0.693690323395667270,	-0.693726336197306730,	-0.693762347264629930,	-0.693798356597547410,	
+-0.693834364195968890,	-0.693870370059804560,	-0.693906374188964500,	-0.693942376583358330,	-0.693978377242896130,	-0.694014376167488290,	-0.694050373357044230,	-0.694086368811474230,	
+-0.694122362530688370,	-0.694158354514596510,	-0.694194344763109150,	-0.694230333276135590,	-0.694266320053586460,	-0.694302305095371270,	-0.694338288401400330,	-0.694374269971583580,	
+-0.694410249805831210,	-0.694446227904053530,	-0.694482204266160030,	-0.694518178892060910,	-0.694554151781666800,	-0.694590122934886870,	-0.694626092351631640,	-0.694662060031811300,	
+-0.694698025975335700,	-0.694733990182115350,	-0.694769952652059760,	-0.694805913385079240,	-0.694841872381084300,	-0.694877829639984230,	-0.694913785161689780,	-0.694949738946110780,	
+-0.694985690993157770,	-0.695021641302740130,	-0.695057589874768510,	-0.695093536709153190,	-0.695129481805803700,	-0.695165425164630420,	-0.695201366785543670,	-0.695237306668453510,	
+-0.695273244813270350,	-0.695309181219903820,	-0.695345115888264310,	-0.695381048818262350,	-0.695416980009807450,	-0.695452909462810130,	-0.695488837177180460,	-0.695524763152828740,	
+-0.695560687389665370,	-0.695596609887600080,	-0.695632530646543180,	-0.695668449666405290,	-0.695704366947095920,	-0.695740282488525710,	-0.695776196290604720,	-0.695812108353243590,	
+-0.695848018676351820,	-0.695883927259840050,	-0.695919834103618800,	-0.695955739207597680,	-0.695991642571687220,	-0.696027544195797490,	-0.696063444079839110,	-0.696099342223722270,	
+-0.696135238627356820,	-0.696171133290653280,	-0.696207026213522260,	-0.696242917395873300,	-0.696278806837617110,	-0.696314694538663790,	-0.696350580498923840,	-0.696386464718307780,	
+-0.696422347196725130,	-0.696458227934086960,	-0.696494106930302890,	-0.696529984185283670,	-0.696565859698939360,	-0.696601733471180480,	-0.696637605501917560,	-0.696673475791060310,	
+-0.696709344338519390,	-0.696745211144205400,	-0.696781076208027980,	-0.696816939529897980,	-0.696852801109725580,	-0.696888660947421300,	-0.696924519042895540,	-0.696960375396058260,	
+-0.696996230006819980,	-0.697032082875091440,	-0.697067934000782370,	-0.697103783383803520,	-0.697139631024065180,	-0.697175476921478080,	-0.697211321075951960,	-0.697247163487397570,	
+-0.697283004155725530,	-0.697318843080845690,	-0.697354680262668780,	-0.697390515701105220,	-0.697426349396065290,	-0.697462181347459740,	-0.697498011555198530,	-0.697533840019192270,	
+-0.697569666739351720,	-0.697605491715586610,	-0.697641314947807900,	-0.697677136435925770,	-0.697712956179850960,	-0.697748774179493990,	-0.697784590434764710,	-0.697820404945574290,	
+-0.697856217711832590,	-0.697892028733450350,	-0.697927838010338090,	-0.697963645542406090,	-0.697999451329565420,	-0.698035255371725730,	-0.698071057668797960,	-0.698106858220692850,	
+-0.698142657027320150,	-0.698178454088590920,	-0.698214249404415570,	-0.698250042974704610,	-0.698285834799368790,	-0.698321624878318170,	-0.698357413211463380,	-0.698393199798715390,	
+-0.698428984639984150,	-0.698464767735180400,	-0.698500549084214770,	-0.698536328686997780,	-0.698572106543440150,	-0.698607882653452080,	-0.698643657016944530,	-0.698679429633827560,	
+-0.698715200504012040,	-0.698750969627408570,	-0.698786737003927570,	-0.698822502633480000,	-0.698858266515975930,	-0.698894028651326330,	-0.698929789039441810,	-0.698965547680232560,	
+-0.699001304573609320,	-0.699037059719482930,	-0.699072813117763920,	-0.699108564768363140,	-0.699144314671190650,	-0.699180062826157300,	-0.699215809233174170,	-0.699251553892151320,	
+-0.699287296802999390,	-0.699323037965629330,	-0.699358777379952000,	-0.699394515045877350,	-0.699430250963316460,	-0.699465985132180170,	-0.699501717552378670,	-0.699537448223822910,	
+-0.699573177146423530,	-0.699608904320091150,	-0.699644629744736850,	-0.699680353420270680,	-0.699716075346603520,	-0.699751795523646640,	-0.699787513951309890,	-0.699823230629504360,	
+-0.699858945558140770,	-0.699894658737129750,	-0.699930370166382380,	-0.699966079845808940,	-0.700001787775320410,	-0.700037493954827280,	-0.700073198384240310,	-0.700108901063470350,	
+-0.700144601992428120,	-0.700180301171024700,	-0.700215998599170280,	-0.700251694276775800,	-0.700287388203752470,	-0.700323080380010340,	-0.700358770805460500,	-0.700394459480013660,	
+-0.700430146403580700,	-0.700465831576072780,	-0.700501514997399880,	-0.700537196667473160,	-0.700572876586203820,	-0.700608554753502030,	-0.700644231169278760,	-0.700679905833444970,	
+-0.700715578745911730,	-0.700751249906589210,	-0.700786919315388610,	-0.700822586972220880,	-0.700858252876996550,	-0.700893917029626450,	-0.700929579430021650,	-0.700965240078092800,	
+-0.701000898973751290,	-0.701036556116907180,	-0.701072211507471680,	-0.701107865145355950,	-0.701143517030470180,	-0.701179167162725660,	-0.701214815542033240,	-0.701250462168303780,	
+-0.701286107041448450,	-0.701321750161377650,	-0.701357391528002360,	-0.701393031141233970,	-0.701428669000982660,	-0.701464305107159620,	-0.701499939459675930,	-0.701535572058442640,	
+-0.701571202903370050,	-0.701606831994369570,	-0.701642459331352280,	-0.701678084914228560,	-0.701713708742909500,	-0.701749330817306280,	-0.701784951137329750,	-0.701820569702891080,	
+-0.701856186513900690,	-0.701891801570269870,	-0.701927414871909790,	-0.701963026418730980,	-0.701998636210644510,	-0.702034244247561560,	-0.702069850529392860,	-0.702105455056049930,	
+-0.702141057827442960,	-0.702176658843483790,	-0.702212258104082610,	-0.702247855609150710,	-0.702283451358599260,	-0.702319045352339130,	-0.702354637590281720,	-0.702390228072337420,	
+-0.702425816798417530,	-0.702461403768433360,	-0.702496988982295510,	-0.702532572439915070,	-0.702568154141203220,	-0.702603734086071020,	-0.702639312274429770,	-0.702674888706189880,	
+-0.702710463381262860,	-0.702746036299559900,	-0.702781607460991610,	-0.702817176865469300,	-0.702852744512904030,	-0.702888310403207210,	-0.702923874536289350,	-0.702959436912061750,	
+-0.702994997530435820,	-0.703030556391322170,	-0.703066113494632110,	-0.703101668840276810,	-0.703137222428167230,	-0.703172774258215010,	-0.703208324330330430,	-0.703243872644425120,	
+-0.703279419200410480,	-0.703314963998196930,	-0.703350507037695970,	-0.703386048318818680,	-0.703421587841476350,	-0.703457125605580380,	-0.703492661611041180,	-0.703528195857770380,	
+-0.703563728345679480,	-0.703599259074678910,	-0.703634788044680160,	-0.703670315255594430,	-0.703705840707333220,	-0.703741364399807170,	-0.703776886332927560,	-0.703812406506606150,	
+-0.703847924920753430,	-0.703883441575280930,	-0.703918956470099720,	-0.703954469605121200,	-0.703989980980256780,	-0.704025490595417080,	-0.704060998450513730,	-0.704096504545458140,	
+-0.704132008880160920,	-0.704167511454533710,	-0.704203012268487800,	-0.704238511321934270,	-0.704274008614784840,	-0.704309504146950040,	-0.704344997918341820,	-0.704380489928870810,	
+-0.704415980178448530,	-0.704451468666986270,	-0.704486955394395430,	-0.704522440360587420,	-0.704557923565473090,	-0.704593405008963840,	-0.704628884690971510,	-0.704664362611406640,	
+-0.704699838770180830,	-0.704735313167205390,	-0.704770785802391720,	-0.704806256675651330,	-0.704841725786895080,	-0.704877193136034360,	-0.704912658722981140,	-0.704948122547645940,	
+-0.704983584609940370,	-0.705019044909775850,	-0.705054503447064000,	-0.705089960221715660,	-0.705125415233642360,	-0.705160868482755830,	-0.705196319968966810,	-0.705231769692187040,	
+-0.705267217652327800,	-0.705302663849300520,	-0.705338108283017020,	-0.705373550953387830,	-0.705408991860324800,	-0.705444431003739550,	-0.705479868383542930,	-0.705515303999646570,	
+-0.705550737851962100,	-0.705586169940400690,	-0.705621600264874190,	-0.705657028825293350,	-0.705692455621569900,	-0.705727880653615690,	-0.705763303921341460,	-0.705798725424658930,	
+-0.705834145163479640,	-0.705869563137715320,	-0.705904979347276810,	-0.705940393792075740,	-0.705975806472024070,	-0.706011217387032540,	-0.706046626537013000,	-0.706082033921876850,	
+-0.706117439541535610,	-0.706152843395901120,	-0.706188245484884240,	-0.706223645808396690,	-0.706259044366350340,	-0.706294441158656030,	-0.706329836185225710,	-0.706365229445970690,	
+-0.706400620940802690,	-0.706436010669633460,	-0.706471398632373850,	-0.706506784828936030,	-0.706542169259230970,	-0.706577551923170510,	-0.706612932820666170,	-0.706648311951629470,	
+-0.706683689315972250,	-0.706719064913605590,	-0.706754438744441220,	-0.706789810808391090,	-0.706825181105366070,	-0.706860549635278220,	-0.706895916398038840,	-0.706931281393559760,	
+-0.706966644621752740,	-0.707002006082528830,	-0.707037365775799900,	-0.707072723701477890,	-0.707108079859473770,	-0.707143434249699390,	-0.707178786872066480,	-0.707214137726486890,	
+-0.707249486812871590,	-0.707284834131132630,	-0.707320179681181880,	-0.707355523462930400,	-0.707390865476290150,	-0.707426205721172650,	-0.707461544197489630,	-0.707496880905153170,	
+-0.707532215844074110,	-0.707567549014164520,	-0.707602880415336370,	-0.707638210047500720,	-0.707673537910569530,	-0.707708864004454540,	-0.707744188329067380,	-0.707779510884319900,	
+-0.707814831670123490,	-0.707850150686390010,	-0.707885467933031420,	-0.707920783409958900,	-0.707956097117084400,	-0.707991409054319680,	-0.708026719221576670,	-0.708062027618766580,	
+-0.708097334245801460,	-0.708132639102593280,	-0.708167942189053210,	-0.708203243505093230,	-0.708238543050625170,	-0.708273840825560770,	-0.708309136829812110,	-0.708344431063290260,	
+-0.708379723525907280,	-0.708415014217575360,	-0.708450303138205670,	-0.708485590287710190,	-0.708520875666000640,	-0.708556159272988980,	-0.708591441108587180,	-0.708626721172706530,	
+-0.708661999465259320,	-0.708697275986156840,	-0.708732550735311160,	-0.708767823712634140,	-0.708803094918037500,	-0.708838364351433440,	-0.708873632012733120,	-0.708908897901848860,	
+-0.708944162018692590,	-0.708979424363175630,	-0.709014684935210030,	-0.709049943734707750,	-0.709085200761580660,	-0.709120456015740810,	-0.709155709497099610,	-0.709190961205569010,	
+-0.709226211141061440,	-0.709261459303487940,	-0.709296705692760820,	-0.709331950308791930,	-0.709367193151493550,	-0.709402434220776760,	-0.709437673516553960,	-0.709472911038737330,	
+-0.709508146787237950,	-0.709543380761968320,	-0.709578612962840300,	-0.709613843389765630,	-0.709649072042656700,	-0.709684298921424820,	-0.709719524025982150,	-0.709754747356240890,	
+-0.709789968912112550,	-0.709825188693509300,	-0.709860406700343120,	-0.709895622932525840,	-0.709930837389969870,	-0.709966050072586510,	-0.710001260980288260,	-0.710036470112986540,	
+-0.710071677470593740,	-0.710106883053021720,	-0.710142086860182430,	-0.710177288891988170,	-0.710212489148350560,	-0.710247687629181670,	-0.710282884334393790,	-0.710318079263898450,	
+-0.710353272417607930,	-0.710388463795434190,	-0.710423653397289300,	-0.710458841223085560,	-0.710494027272734470,	-0.710529211546148340,	-0.710564394043239340,	-0.710599574763919220,	
+-0.710634753708100030,	-0.710669930875694080,	-0.710705106266613540,	-0.710740279880769820,	-0.710775451718075550,	-0.710810621778442900,	-0.710845790061783500,	-0.710880956568009540,	
+-0.710916121297033190,	-0.710951284248766520,	-0.710986445423121950,	-0.711021604820010870,	-0.711056762439345900,	-0.711091918281039350,	-0.711127072345002610,	-0.711162224631148200,	
+-0.711197375139388300,	-0.711232523869634870,	-0.711267670821800540,	-0.711302815995796700,	-0.711337959391535770,	-0.711373101008930250,	-0.711408240847891780,	-0.711443378908332540,	
+-0.711478515190165030,	-0.711513649693301440,	-0.711548782417653400,	-0.711583913363133420,	-0.711619042529654020,	-0.711654169917126600,	-0.711689295525463890,	-0.711724419354577750,	
+-0.711759541404380800,	-0.711794661674785110,	-0.711829780165702530,	-0.711864896877045460,	-0.711900011808726530,	-0.711935124960657250,	-0.711970236332750140,	-0.712005345924917380,	
+-0.712040453737071370,	-0.712075559769124510,	-0.712110664020988440,	-0.712145766492575990,	-0.712180867183798800,	-0.712215966094569500,	-0.712251063224800250,	-0.712286158574403250,	
+-0.712321252143291340,	-0.712356343931375810,	-0.712391433938569520,	-0.712426522164784970,	-0.712461608609933790,	-0.712496693273928620,	-0.712531776156681620,	-0.712566857258105200,	
+-0.712601936578111990,	-0.712637014116613620,	-0.712672089873522710,	-0.712707163848751880,	-0.712742236042212870,	-0.712777306453818320,	-0.712812375083480390,	-0.712847441931111940,	
+-0.712882506996624480,	-0.712917570279930750,	-0.712952631780943370,	-0.712987691499574190,	-0.713022749435735740,	-0.713057805589340510,	-0.713092859960300700,	-0.713127912548529030,	
+-0.713162963353937250,	-0.713198012376438100,	-0.713233059615944190,	-0.713268105072367380,	-0.713303148745620290,	-0.713338190635615320,	-0.713373230742264890,	-0.713408269065481710,	
+-0.713443305605177440,	-0.713478340361265010,	-0.713513373333657050,	-0.713548404522265310,	-0.713583433927002520,	-0.713618461547781190,	-0.713653487384513950,	-0.713688511437112760,	
+-0.713723533705490350,	-0.713758554189559250,	-0.713793572889231620,	-0.713828589804419880,	-0.713863604935036870,	-0.713898618280994770,	-0.713933629842206320,	-0.713968639618583590,	
+-0.714003647610039200,	-0.714038653816486120,	-0.714073658237835970,	-0.714108660874001710,	-0.714143661724895850,	-0.714178660790430800,	-0.714213658070519400,	-0.714248653565073610,	
+-0.714283647274006390,	-0.714318639197229820,	-0.714353629334656630,	-0.714388617686199320,	-0.714423604251770540,	-0.714458589031283120,	-0.714493572024648800,	-0.714528553231780550,	
+-0.714563532652591200,	-0.714598510286992840,	-0.714633486134898080,	-0.714668460196219660,	-0.714703432470870090,	-0.714738402958762230,	-0.714773371659808030,	-0.714808338573920450,	
+-0.714843303701012340,	-0.714878267040995660,	-0.714913228593783370,	-0.714948188359287860,	-0.714983146337422330,	-0.715018102528098500,	-0.715053056931229450,	-0.715088009546728130,	
+-0.715122960374506400,	-0.715157909414477320,	-0.715192856666553520,	-0.715227802130647410,	-0.715262745806672260,	-0.715297687694539830,	-0.715332627794163290,	-0.715367566105455490,	
+-0.715402502628328390,	-0.715437437362695050,	-0.715472370308468110,	-0.715507301465560190,	-0.715542230833884460,	-0.715577158413352790,	-0.715612084203878230,	-0.715647008205373640,	
+-0.715681930417751410,	-0.715716850840924290,	-0.715751769474805010,	-0.715786686319306640,	-0.715821601374341250,	-0.715856514639821810,	-0.715891426115661370,	-0.715926335801772120,	
+-0.715961243698067020,	-0.715996149804458910,	-0.716031054120860320,	-0.716065956647184310,	-0.716100857383343280,	-0.716135756329250080,	-0.716170653484817680,	-0.716205548849958460,	
+-0.716240442424585290,	-0.716275334208611000,	-0.716310224201948450,	-0.716345112404510600,	-0.716379998816209730,	-0.716414883436959030,	-0.716449766266670900,	-0.716484647305258400,	
+-0.716519526552634290,	-0.716554404008711290,	-0.716589279673402580,	-0.716624153546620460,	-0.716659025628277880,	-0.716693895918288030,	-0.716728764416563190,	-0.716763631123016330,	
+-0.716798496037560520,	-0.716833359160108370,	-0.716868220490573190,	-0.716903080028867160,	-0.716937937774903440,	-0.716972793728595130,	-0.717007647889854600,	-0.717042500258594840,	
+-0.717077350834728900,	-0.717112199618169850,	-0.717147046608830110,	-0.717181891806622620,	-0.717216735211460790,	-0.717251576823256800,	-0.717286416641923830,	-0.717321254667374840,	
+-0.717356090899522790,	-0.717390925338280640,	-0.717425757983561010,	-0.717460588835276970,	-0.717495417893341700,	-0.717530245157667610,	-0.717565070628167990,	-0.717599894304755680,	
+-0.717634716187343540,	-0.717669536275844950,	-0.717704354570172230,	-0.717739171070238550,	-0.717773985775957300,	-0.717808798687240790,	-0.717843609804002300,	-0.717878419126154800,	
+-0.717913226653611570,	-0.717948032386284910,	-0.717982836324088210,	-0.718017638466934670,	-0.718052438814736790,	-0.718087237367407760,	-0.718122034124860640,	-0.718156829087008510,	
+-0.718191622253764540,	-0.718226413625041250,	-0.718261203200751930,	-0.718295990980809870,	-0.718330776965127480,	-0.718365561153618270,	-0.718400343546195090,	-0.718435124142771110,	
+-0.718469902943259520,	-0.718504679947572940,	-0.718539455155624900,	-0.718574228567328000,	-0.718609000182595440,	-0.718643770001340500,	-0.718678538023476030,	-0.718713304248915550,	
+-0.718748068677571570,	-0.718782831309357380,	-0.718817592144186390,	-0.718852351181971110,	-0.718887108422624930,	-0.718921863866061050,	-0.718956617512192420,	-0.718991369360932660,	
+-0.719026119412194080,	-0.719060867665890280,	-0.719095614121934570,	-0.719130358780239560,	-0.719165101640718560,	-0.719199842703284850,	-0.719234581967851950,	-0.719269319434332250,	
+-0.719304055102639170,	-0.719338788972686330,	-0.719373521044386120,	-0.719408251317652070,	-0.719442979792397570,	-0.719477706468535480,	-0.719512431345979530,	-0.719547154424642120,	
+-0.719581875704436880,	-0.719616595185277210,	-0.719651312867075840,	-0.719686028749745970,	-0.719720742833201200,	-0.719755455117354610,	-0.719790165602119610,	-0.719824874287408930,	
+-0.719859581173136310,	-0.719894286259214480,	-0.719928989545556950,	-0.719963691032076800,	-0.719998390718687540,	-0.720033088605302680,	-0.720067784691834740,	-0.720102478978197350,	
+-0.720137171464304000,	-0.720171862150067450,	-0.720206551035401210,	-0.720241238120218670,	-0.720275923404433030,	-0.720310606887957890,	-0.720345288570705790,	-0.720379968452590670,	
+-0.720414646533525830,	-0.720449322813424110,	-0.720483997292199030,	-0.720518669969763880,	-0.720553340846032510,	-0.720588009920917430,	-0.720622677194332370,	-0.720657342666190860,	
+-0.720692006336405620,	-0.720726668204890510,	-0.720761328271558700,	-0.720795986536323490,	-0.720830642999098710,	-0.720865297659797010,	-0.720899950518332000,	-0.720934601574617420,	
+-0.720969250828566110,	-0.721003898280091590,	-0.721038543929107380,	-0.721073187775526760,	-0.721107829819263470,	-0.721142470060230470,	-0.721177108498341160,	-0.721211745133509390,	
+-0.721246379965647890,	-0.721281012994670510,	-0.721315644220490660,	-0.721350273643021960,	-0.721384901262177140,	-0.721419527077870270,	-0.721454151090014760,	-0.721488773298523570,	
+-0.721523393703310530,	-0.721558012304288840,	-0.721592629101372230,	-0.721627244094474430,	-0.721661857283508180,	-0.721696468668387210,	-0.721731078249025380,	-0.721765686025335640,	
+-0.721800291997231610,	-0.721834896164626820,	-0.721869498527434870,	-0.721904099085569410,	-0.721938697838943490,	-0.721973294787471080,	-0.722007889931065130,	-0.722042483269639380,	
+-0.722077074803107570,	-0.722111664531382870,	-0.722146252454379580,	-0.722180838572010100,	-0.722215422884188610,	-0.722250005390828950,	-0.722284586091843980,	-0.722319164987147430,	
+-0.722353742076653040,	-0.722388317360274200,	-0.722422890837924990,	-0.722457462509518140,	-0.722492032374967730,	-0.722526600434187590,	-0.722561166687090580,	-0.722595731133590550,	
+-0.722630293773601330,	-0.722664854607036670,	-0.722699413633809410,	-0.722733970853833840,	-0.722768526267023480,	-0.722803079873291620,	-0.722837631672551990,	-0.722872181664718340,	
+-0.722906729849704170,	-0.722941276227423550,	-0.722975820797789330,	-0.723010363560715570,	-0.723044904516116360,	-0.723079443663904420,	-0.723113981003993930,	-0.723148516536298520,	
+-0.723183050260731710,	-0.723217582177207770,	-0.723252112285639350,	-0.723286640585940830,	-0.723321167078025960,	-0.723355691761807810,	-0.723390214637200430,	-0.723424735704117580,	
+-0.723459254962473210,	-0.723493772412180380,	-0.723528288053153060,	-0.723562801885305310,	-0.723597313908550310,	-0.723631824122802030,	-0.723666332527974190,	-0.723700839123980530,	
+-0.723735343910735020,	-0.723769846888150940,	-0.723804348056142130,	-0.723838847414622900,	-0.723873344963506080,	-0.723907840702705970,	-0.723942334632136310,	-0.723976826751710710,	
+-0.724011317061343470,	-0.724045805560947550,	-0.724080292250437460,	-0.724114777129726270,	-0.724149260198728160,	-0.724183741457356980,	-0.724218220905526340,	-0.724252698543150550,	
+-0.724287174370142670,	-0.724321648386416770,	-0.724356120591887140,	-0.724390590986466850,	-0.724425059570070200,	-0.724459526342610790,	-0.724493991304002600,	-0.724528454454159700,	
+-0.724562915792995480,	-0.724597375320423900,	-0.724631833036359140,	-0.724666288940714500,	-0.724700743033404260,	-0.724735195314341940,	-0.724769645783442160,	-0.724804094440617890,	
+-0.724838541285783400,	-0.724872986318852770,	-0.724907429539739410,	-0.724941870948357490,	-0.724976310544620860,	-0.725010748328443590,	-0.725045184299739630,	-0.725079618458422390,	
+-0.725114050804406160,	-0.725148481337605010,	-0.725182910057932450,	-0.725217336965302660,	-0.725251762059629490,	-0.725286185340826780,	-0.725320606808809050,	-0.725355026463489480,	
+-0.725389444304782360,	-0.725423860332601870,	-0.725458274546861510,	-0.725492686947475370,	-0.725527097534357620,	-0.725561506307422330,	-0.725595913266583010,	-0.725630318411753960,	
+-0.725664721742849350,	-0.725699123259782590,	-0.725733522962468180,	-0.725767920850819760,	-0.725802316924751610,	-0.725836711184178030,	-0.725871103629012420,	-0.725905494259168950,	
+-0.725939883074562140,	-0.725974270075105180,	-0.726008655260712680,	-0.726043038631298380,	-0.726077420186776570,	-0.726111799927061650,	-0.726146177852066700,	-0.726180553961706780,	
+-0.726214928255895060,	-0.726249300734546080,	-0.726283671397573770,	-0.726318040244892440,	-0.726352407276416150,	-0.726386772492058630,	-0.726421135891734180,	-0.726455497475357200,	
+-0.726489857242841100,	-0.726524215194100380,	-0.726558571329049220,	-0.726592925647601470,	-0.726627278149671870,	-0.726661628835173710,	-0.726695977704021390,	-0.726730324756129530,	
+-0.726764669991411540,	-0.726799013409781920,	-0.726833355011154650,	-0.726867694795444440,	-0.726902032762564600,	-0.726936368912429630,	-0.726970703244954050,	-0.727005035760051490,	
+-0.727039366457636340,	-0.727073695337622670,	-0.727108022399924890,	-0.727142347644457290,	-0.727176671071133600,	-0.727210992679868110,	-0.727245312470575440,	-0.727279630443169340,	
+-0.727313946597563990,	-0.727348260933673880,	-0.727382573451413110,	-0.727416884150696160,	-0.727451193031436680,	-0.727485500093549290,	-0.727519805336948490,	-0.727554108761547800,	
+-0.727588410367261850,	-0.727622710154004810,	-0.727657008121691320,	-0.727691304270235100,	-0.727725598599550550,	-0.727759891109552300,	-0.727794181800154090,	-0.727828470671270320,	
+-0.727862757722815500,	-0.727897042954703700,	-0.727931326366849650,	-0.727965607959166870,	-0.727999887731570210,	-0.728034165683974050,	-0.728068441816292160,	-0.728102716128439240,	
+-0.728136988620329490,	-0.728171259291877200,	-0.728205528142997220,	-0.728239795173603040,	-0.728274060383609640,	-0.728308323772930870,	-0.728342585341481220,	-0.728376845089175000,	
+-0.728411103015926820,	-0.728445359121651200,	-0.728479613406261880,	-0.728513865869673370,	-0.728548116511800630,	-0.728582365332557380,	-0.728616612331858040,	-0.728650857509617220,	
+-0.728685100865749340,	-0.728719342400168890,	-0.728753582112789840,	-0.728787820003526820,	-0.728822056072294560,	-0.728856290319006890,	-0.728890522743578460,	-0.728924753345923770,	
+-0.728958982125957440,	-0.728993209083593330,	-0.729027434218746270,	-0.729061657531330900,	-0.729095879021261160,	-0.729130098688451690,	-0.729164316532816880,	-0.729198532554271360,	
+-0.729232746752729750,	-0.729266959128106020,	-0.729301169680314890,	-0.729335378409271100,	-0.729369585314888490,	-0.729403790397082140,	-0.729437993655766110,	-0.729472195090855260,	
+-0.729506394702264080,	-0.729540592489906660,	-0.729574788453698050,	-0.729608982593552220,	-0.729643174909383910,	-0.729677365401107720,	-0.729711554068637970,	-0.729745740911889710,	
+-0.729779925930776900,	-0.729814109125214160,	-0.729848290495116460,	-0.729882470040397750,	-0.729916647760972870,	-0.729950823656756340,	-0.729984997727662790,	-0.730019169973606940,	
+-0.730053340394502980,	-0.730087508990265640,	-0.730121675760809890,	-0.730155840706049550,	-0.730190003825899710,	-0.730224165120274770,	-0.730258324589089680,	-0.730292482232258620,	
+-0.730326638049696330,	-0.730360792041317650,	-0.730394944207036770,	-0.730429094546768410,	-0.730463243060427430,	-0.730497389747928330,	-0.730531534609186070,	-0.730565677644114620,	
+-0.730599818852629030,	-0.730633958234644170,	-0.730668095790074080,	-0.730702231518833730,	-0.730736365420837860,	-0.730770497496001090,	-0.730804627744238380,	-0.730838756165463790,	
+-0.730872882759592280,	-0.730907007526538920,	-0.730941130466217670,	-0.730975251578543590,	-0.731009370863431430,	-0.731043488320796130,	-0.731077603950551770,	-0.731111717752613410,	
+-0.731145829726896120,	-0.731179939873313980,	-0.731214048191781930,	-0.731248154682214710,	-0.731282259344527170,	-0.731316362178634270,	-0.731350463184450180,	-0.731384562361889980,	
+-0.731418659710868500,	-0.731452755231300270,	-0.731486848923100010,	-0.731520940786182680,	-0.731555030820463030,	-0.731589119025855990,	-0.731623205402275990,	-0.731657289949638190,	
+-0.731691372667856890,	-0.731725453556847150,	-0.731759532616523820,	-0.731793609846801640,	-0.731827685247595780,	-0.731861758818820320,	-0.731895830560390540,	-0.731929900472221510,	
+-0.731963968554227300,	-0.731998034806323190,	-0.732032099228424050,	-0.732066161820444710,	-0.732100222582300120,	-0.732134281513904810,	-0.732168338615173720,	-0.732202393886022040,	
+-0.732236447326364170,	-0.732270498936115180,	-0.732304548715189910,	-0.732338596663503650,	-0.732372642780970470,	-0.732406687067505780,	-0.732440729523024640,	-0.732474770147441330,	
+-0.732508808940671050,	-0.732542845902628860,	-0.732576881033229600,	-0.732610914332388340,	-0.732644945800019490,	-0.732678975436038330,	-0.732713003240359930,	-0.732747029212898800,	
+-0.732781053353570130,	-0.732815075662288870,	-0.732849096138969760,	-0.732883114783528300,	-0.732917131595878790,	-0.732951146575936410,	-0.732985159723616440,	-0.733019171038833290,	
+-0.733053180521502260,	-0.733087188171538170,	-0.733121193988856560,	-0.733155197973371480,	-0.733189200124998550,	-0.733223200443652860,	-0.733257198929248900,	-0.733291195581701970,	
+-0.733325190400927030,	-0.733359183386839030,	-0.733393174539353490,	-0.733427163858384580,	-0.733461151343847930,	-0.733495136995658600,	-0.733529120813731120,	-0.733563102797980870,	
+-0.733597082948322820,	-0.733631061264672150,	-0.733665037746944030,	-0.733699012395053090,	-0.733732985208914830,	-0.733766956188443900,	-0.733800925333555560,	-0.733834892644164900,	
+-0.733868858120186980,	-0.733902821761537210,	-0.733936783568130190,	-0.733970743539881120,	-0.734004701676705510,	-0.734038657978517860,	-0.734072612445233470,	-0.734106565076767640,	
+-0.734140515873035420,	-0.734174464833952100,	-0.734208411959432430,	-0.734242357249391690,	-0.734276300703745390,	-0.734310242322408050,	-0.734344182105295060,	-0.734378120052321610,	
+-0.734412056163403100,	-0.734445990438454270,	-0.734479922877390390,	-0.734513853480126990,	-0.734547782246578800,	-0.734581709176660990,	-0.734615634270288980,	-0.734649557527377820,	
+-0.734683478947843140,	-0.734717398531599450,	-0.734751316278562270,	-0.734785232188647110,	-0.734819146261768590,	-0.734853058497842100,	-0.734886968896783070,	-0.734920877458506540,	
+-0.734954784182928140,	-0.734988689069962400,	-0.735022592119525030,	-0.735056493331531560,	-0.735090392705896490,	-0.735124290242535450,	-0.735158185941363620,	-0.735192079802296620,	
+-0.735225971825249180,	-0.735259862010136820,	-0.735293750356875050,	-0.735327636865378610,	-0.735361521535563110,	-0.735395404367343850,	-0.735429285360636010,	-0.735463164515355210,	
+-0.735497041831416290,	-0.735530917308734770,	-0.735564790947226270,	-0.735598662746805410,	-0.735632532707387930,	-0.735666400828889120,	-0.735700267111224270,	-0.735734131554309110,	
+-0.735767994158058380,	-0.735801854922387810,	-0.735835713847212360,	-0.735869570932447650,	-0.735903426178009080,	-0.735937279583811830,	-0.735971131149771750,	-0.736004980875803570,	
+-0.736038828761822810,	-0.736072674807745410,	-0.736106519013485890,	-0.736140361378960220,	-0.736174201904083560,	-0.736208040588771430,	-0.736241877432939450,	-0.736275712436502580,	
+-0.736309545599376340,	-0.736343376921476560,	-0.736377206402717980,	-0.736411034043016440,	-0.736444859842287360,	-0.736478683800446340,	-0.736512505917408360,	-0.736546326193089130,	
+-0.736580144627404400,	-0.736613961220268900,	-0.736647775971598580,	-0.736681588881308860,	-0.736715399949315120,	-0.736749209175533220,	-0.736783016559877880,	-0.736816822102265070,	
+-0.736850625802610510,	-0.736884427660829180,	-0.736918227676836680,	-0.736952025850548530,	-0.736985822181880470,	-0.737019616670748110,	-0.737053409317066420,	-0.737087200120751130,	
+-0.737120989081718190,	-0.737154776199882460,	-0.737188561475159760,	-0.737222344907465740,	-0.737256126496716120,	-0.737289906242825870,	-0.737323684145710920,	-0.737357460205287030,	
+-0.737391234421469140,	-0.737425006794173220,	-0.737458777323314770,	-0.737492546008809310,	-0.737526312850572800,	-0.737560077848520290,	-0.737593841002567530,	-0.737627602312630470,	
+-0.737661361778624180,	-0.737695119400464390,	-0.737728875178066850,	-0.737762629111347050,	-0.737796381200221060,	-0.737830131444603850,	-0.737863879844411490,	-0.737897626399559140,	
+-0.737931371109962870,	-0.737965113975538100,	-0.737998854996200440,	-0.738032594171866060,	-0.738066331502449820,	-0.738100066987867900,	-0.738133800628036020,	-0.738167532422869250,	
+-0.738201262372283780,	-0.738234990476195120,	-0.738268716734518990,	-0.738302441147171250,	-0.738336163714067180,	-0.738369884435122750,	-0.738403603310253900,	-0.738437320339375700,	
+-0.738471035522404230,	-0.738504748859255210,	-0.738538460349844610,	-0.738572169994087480,	-0.738605877791900010,	-0.738639583743198050,	-0.738673287847896880,	-0.738706990105912450,	
+-0.738740690517160630,	-0.738774389081557010,	-0.738808085799017800,	-0.738841780669458050,	-0.738875473692793830,	-0.738909164868941200,	-0.738942854197815360,	-0.738976541679332470,	
+-0.739010227313408150,	-0.739043911099958260,	-0.739077593038898860,	-0.739111273130145240,	-0.739144951373613690,	-0.739178627769219500,	-0.739212302316878840,	-0.739245975016507240,	
+-0.739279645868020860,	-0.739313314871335560,	-0.739346982026366620,	-0.739380647333030330,	-0.739414310791242760,	-0.739447972400919080,	-0.739481632161975380,	-0.739515290074327700,	
+-0.739548946137891680,	-0.739582600352583720,	-0.739616252718318990,	-0.739649903235013450,	-0.739683551902583610,	-0.739717198720944550,	-0.739750843690012430,	-0.739784486809703210,	
+-0.739818128079932860,	-0.739851767500617430,	-0.739885405071672330,	-0.739919040793013960,	-0.739952674664557720,	-0.739986306686219790,	-0.740019936857916120,	-0.740053565179562560,	
+-0.740087191651075390,	-0.740120816272369920,	-0.740154439043362420,	-0.740188059963969190,	-0.740221679034105410,	-0.740255296253687580,	-0.740288911622631330,	-0.740322525140852950,	
+-0.740356136808268510,	-0.740389746624793400,	-0.740423354590343920,	-0.740456960704836350,	-0.740490564968186100,	-0.740524167380309460,	-0.740557767941122380,	-0.740591366650541150,	
+-0.740624963508481280,	-0.740658558514858960,	-0.740692151669590570,	-0.740725742972591420,	-0.740759332423778010,	-0.740792920023066180,	-0.740826505770372120,	-0.740860089665612120,	
+-0.740893671708701460,	-0.740927251899556770,	-0.740960830238094230,	-0.740994406724229230,	-0.741027981357878280,	-0.741061554138957360,	-0.741095125067382510,	-0.741128694143070140,	
+-0.741162261365935880,	-0.741195826735896120,	-0.741229390252866600,	-0.741262951916763500,	-0.741296511727503100,	-0.741330069685001370,	-0.741363625789174810,	-0.741397180039938820,	
+-0.741430732437210030,	-0.741464282980904500,	-0.741497831670938080,	-0.741531378507227060,	-0.741564923489687610,	-0.741598466618235810,	-0.741632007892788160,	-0.741665547313260290,	
+-0.741699084879568480,	-0.741732620591629250,	-0.741766154449358120,	-0.741799686452671690,	-0.741833216601486050,	-0.741866744895717580,	-0.741900271335282020,	-0.741933795920095670,	
+-0.741967318650075260,	-0.742000839525136180,	-0.742034358545195060,	-0.742067875710167970,	-0.742101391019971300,	-0.742134904474521350,	-0.742168416073733850,	-0.742201925817525420,	
+-0.742235433705812350,	-0.742268939738510490,	-0.742302443915536130,	-0.742335946236805770,	-0.742369446702235480,	-0.742402945311742000,	-0.742436442065240840,	-0.742469936962648510,	
+-0.742503430003881640,	-0.742536921188855840,	-0.742570410517487840,	-0.742603897989693730,	-0.742637383605390220,	-0.742670867364493060,	-0.742704349266918530,	-0.742737829312583590,	
+-0.742771307501403630,	-0.742804783833295510,	-0.742838258308175400,	-0.742871730925959710,	-0.742905201686564930,	-0.742938670589906810,	-0.742972137635902090,	-0.743005602824467260,	
+-0.743039066155518180,	-0.743072527628971360,	-0.743105987244743300,	-0.743139445002750200,	-0.743172900902908880,	-0.743206354945134870,	-0.743239807129345340,	-0.743273257455456140,	
+-0.743306705923383550,	-0.743340152533044310,	-0.743373597284354700,	-0.743407040177231470,	-0.743440481211590230,	-0.743473920387347720,	-0.743507357704420890,	-0.743540793162725260,	
+-0.743574226762177660,	-0.743607658502694500,	-0.743641088384192180,	-0.743674516406587440,	-0.743707942569796220,	-0.743741366873734930,	-0.743774789318320640,	-0.743808209903469190,	
+-0.743841628629097080,	-0.743875045495120850,	-0.743908460501457420,	-0.743941873648022560,	-0.743975284934732860,	-0.744008694361505410,	-0.744042101928255820,	-0.744075507634901050,	
+-0.744108911481357490,	-0.744142313467541670,	-0.744175713593370200,	-0.744209111858759380,	-0.744242508263625700,	-0.744275902807886030,	-0.744309295491456300,	-0.744342686314253270,	
+-0.744376075276193650,	-0.744409462377193740,	-0.744442847617170500,	-0.744476230996039880,	-0.744509612513718720,	-0.744542992170123650,	-0.744576369965170960,	-0.744609745898777260,	
+-0.744643119970859300,	-0.744676492181333800,	-0.744709862530116730,	-0.744743231017125030,	-0.744776597642275550,	-0.744809962405484250,	-0.744843325306668080,	-0.744876686345743670,	
+-0.744910045522627410,	-0.744943402837236370,	-0.744976758289486510,	-0.745010111879294780,	-0.745043463606578140,	-0.745076813471252430,	-0.745110161473234720,	-0.745143507612441640,	
+-0.745176851888789790,	-0.745210194302196150,	-0.745243534852576660,	-0.745276873539848510,	-0.745310210363928080,	-0.745343545324732020,	-0.745376878422177150,	-0.745410209656180100,	
+-0.745443539026657720,	-0.745476866533526290,	-0.745510192176702670,	-0.745543515956103910,	-0.745576837871645970,	-0.745610157923245920,	-0.745643476110820600,	-0.745676792434286530,	
+-0.745710106893560760,	-0.745743419488559490,	-0.745776730219199660,	-0.745810039085398220,	-0.745843346087071370,	-0.745876651224136270,	-0.745909954496509540,	-0.745943255904108150,	
+-0.745976555446848270,	-0.746009853124647070,	-0.746043148937421520,	-0.746076442885087900,	-0.746109734967563050,	-0.746143025184763940,	-0.746176313536607180,	-0.746209600023010070,	
+-0.746242884643888550,	-0.746276167399159810,	-0.746309448288741020,	-0.746342727312548250,	-0.746376004470498790,	-0.746409279762509150,	-0.746442553188496390,	-0.746475824748377480,	
+-0.746509094442068810,	-0.746542362269487340,	-0.746575628230550240,	-0.746608892325173910,	-0.746642154553275210,	-0.746675414914771180,	-0.746708673409578920,	-0.746741930037614690,	
+-0.746775184798795570,	-0.746808437693038840,	-0.746841688720260690,	-0.746874937880378290,	-0.746908185173308590,	-0.746941430598968450,	-0.746974674157275030,	-0.747007915848144630,	
+-0.747041155671494430,	-0.747074393627241480,	-0.747107629715302420,	-0.747140863935594310,	-0.747174096288034000,	-0.747207326772538430,	-0.747240555389024900,	-0.747273782137409580,	
+-0.747307007017610100,	-0.747340230029542860,	-0.747373451173125040,	-0.747406670448273690,	-0.747439887854905560,	-0.747473103392937930,	-0.747506317062287430,	-0.747539528862871010,	
+-0.747572738794606060,	-0.747605946857409000,	-0.747639153051197100,	-0.747672357375887330,	-0.747705559831396640,	-0.747738760417642310,	-0.747771959134540860,	-0.747805155982009360,	
+-0.747838350959965430,	-0.747871544068325230,	-0.747904735307006190,	-0.747937924675925350,	-0.747971112175000010,	-0.748004297804146570,	-0.748037481563282310,	-0.748070663452324760,	
+-0.748103843471190190,	-0.748137021619796010,	-0.748170197898059270,	-0.748203372305897170,	-0.748236544843226770,	-0.748269715509964680,	-0.748302884306028430,	-0.748336051231335290,	
+-0.748369216285801660,	-0.748402379469344960,	-0.748435540781882350,	-0.748468700223330900,	-0.748501857793608010,	-0.748535013492630070,	-0.748568167320314730,	-0.748601319276579140,	
+-0.748634469361340040,	-0.748667617574514720,	-0.748700763916020470,	-0.748733908385774470,	-0.748767050983693450,	-0.748800191709694810,	-0.748833330563695940,	-0.748866467545613590,	
+-0.748899602655364930,	-0.748932735892867350,	-0.748965867258037930,	-0.748998996750794070,	-0.749032124371052490,	-0.749065250118730490,	-0.749098373993745680,	-0.749131495996014810,	
+-0.749164616125455040,	-0.749197734381983780,	-0.749230850765518100,	-0.749263965275975720,	-0.749297077913273050,	-0.749330188677328040,	-0.749363297568057200,	-0.749396404585378150,	
+-0.749429509729208080,	-0.749462612999464260,	-0.749495714396064220,	-0.749528813918924560,	-0.749561911567962920,	-0.749595007343096700,	-0.749628101244242730,	-0.749661193271318420,	
+-0.749694283424241270,	-0.749727371702928360,	-0.749760458107297300,	-0.749793542637264720,	-0.749826625292748460,	-0.749859706073665810,	-0.749892784979933610,	-0.749925862011469490,	
+-0.749958937168190620,	-0.749992010450014850,	-0.750025081856858680,	-0.750058151388639740,	-0.750091219045275760,	-0.750124284826683470,	-0.750157348732780500,	-0.750190410763484140,	
+-0.750223470918711670,	-0.750256529198380930,	-0.750289585602408550,	-0.750322640130712150,	-0.750355692783209460,	-0.750388743559817220,	-0.750421792460453150,	-0.750454839485034660,	
+-0.750487884633478930,	-0.750520927905703910,	-0.750553969301626210,	-0.750587008821163910,	-0.750620046464233860,	-0.750653082230753550,	-0.750686116120640730,	-0.750719148133812460,	
+-0.750752178270186700,	-0.750785206529680060,	-0.750818232912210610,	-0.750851257417695650,	-0.750884280046052450,	-0.750917300797198430,	-0.750950319671051190,	-0.750983336667528150,	
+-0.751016351786547020,	-0.751049365028024880,	-0.751082376391879250,	-0.751115385878027840,	-0.751148393486387730,	-0.751181399216876770,	-0.751214403069412230,	-0.751247405043911960,	
+-0.751280405140292820,	-0.751313403358472740,	-0.751346399698369470,	-0.751379394159899850,	-0.751412386742981830,	-0.751445377447532700,	-0.751478366273470310,	-0.751511353220712160,	
+-0.751544338289175330,	-0.751577321478777760,	-0.751610302789437080,	-0.751643282221070460,	-0.751676259773595530,	-0.751709235446930020,	-0.751742209240991330,	-0.751775181155697410,	
+-0.751808151190965330,	-0.751841119346712940,	-0.751874085622857850,	-0.751907050019317460,	-0.751940012536009280,	-0.751972973172851170,	-0.752005931929760840,	-0.752038888806655480,	
+-0.752071843803452820,	-0.752104796920070930,	-0.752137748156426640,	-0.752170697512438040,	-0.752203644988022720,	-0.752236590583098220,	-0.752269534297582590,	-0.752302476131392780,	
+-0.752335416084446870,	-0.752368354156662590,	-0.752401290347957220,	-0.752434224658248610,	-0.752467157087454490,	-0.752500087635492370,	-0.752533016302280310,	-0.752565943087735610,	
+-0.752598867991776110,	-0.752631791014319320,	-0.752664712155282970,	-0.752697631414584900,	-0.752730548792142740,	-0.752763464287874440,	-0.752796377901697290,	-0.752829289633529020,	
+-0.752862199483287920,	-0.752895107450891050,	-0.752928013536256380,	-0.752960917739301740,	-0.752993820059944750,	-0.753026720498103490,	-0.753059619053695120,	-0.753092515726637710,	
+-0.753125410516849450,	-0.753158303424247280,	-0.753191194448749270,	-0.753224083590273370,	-0.753256970848737440,	-0.753289856224058860,	-0.753322739716155710,	-0.753355621324945930,	
+-0.753388501050346830,	-0.753421378892276450,	-0.753454254850652650,	-0.753487128925393160,	-0.753520001116416150,	-0.753552871423638910,	-0.753585739846979520,	-0.753618606386355920,	
+-0.753651471041685620,	-0.753684333812886690,	-0.753717194699876750,	-0.753750053702573970,	-0.753782910820896320,	-0.753815766054761080,	-0.753848619404086540,	-0.753881470868790540,	
+-0.753914320448790700,	-0.753947168144005090,	-0.753980013954351440,	-0.754012857879748140,	-0.754045699920112390,	-0.754078540075362350,	-0.754111378345416310,	-0.754144214730191440,	
+-0.754177049229606160,	-0.754209881843578180,	-0.754242712572025460,	-0.754275541414866300,	-0.754308368372017980,	-0.754341193443398780,	-0.754374016628926890,	-0.754406837928519590,	
+-0.754439657342095280,	-0.754472474869571700,	-0.754505290510867120,	-0.754538104265899510,	-0.754570916134586380,	-0.754603726116846120,	-0.754636534212596350,	-0.754669340421755260,	
+-0.754702144744240800,	-0.754734947179971030,	-0.754767747728864120,	-0.754800546390837600,	-0.754833343165809630,	-0.754866138053698620,	-0.754898931054422070,	-0.754931722167898060,	
+-0.754964511394044860,	-0.754997298732780320,	-0.755030084184022840,	-0.755062867747689830,	-0.755095649423699670,	-0.755128429211970760,	-0.755161207112420410,	-0.755193983124966990,	
+-0.755226757249528700,	-0.755259529486023710,	-0.755292299834369740,	-0.755325068294484980,	-0.755357834866287710,	-0.755390599549695670,	-0.755423362344627150,	-0.755456123251000200,	
+-0.755488882268732900,	-0.755521639397743750,	-0.755554394637950160,	-0.755587147989270620,	-0.755619899451623560,	-0.755652649024926350,	-0.755685396709097510,	-0.755718142504055330,	
+-0.755750886409717660,	-0.755783628426003110,	-0.755816368552829190,	-0.755849106790114300,	-0.755881843137776950,	-0.755914577595734770,	-0.755947310163906150,	-0.755980040842209160,	
+-0.756012769630562410,	-0.756045496528883530,	-0.756078221537090810,	-0.756110944655102870,	-0.756143665882837210,	-0.756176385220212350,	-0.756209102667146690,	-0.756241818223558180,	
+-0.756274531889365440,	-0.756307243664485980,	-0.756339953548838540,	-0.756372661542341510,	-0.756405367644912510,	-0.756438071856470050,	-0.756470774176932430,	-0.756503474606217810,	
+-0.756536173144244820,	-0.756568869790931190,	-0.756601564546195650,	-0.756634257409955930,	-0.756666948382130560,	-0.756699637462637800,	-0.756732324651395950,	-0.756765009948323520,	
+-0.756797693353338240,	-0.756830374866358850,	-0.756863054487303840,	-0.756895732216090740,	-0.756928408052638390,	-0.756961081996865070,	-0.756993754048689070,	-0.757026424208028900,	
+-0.757059092474802410,	-0.757091758848928100,	-0.757124423330324810,	-0.757157085918910070,	-0.757189746614602700,	-0.757222405417320890,	-0.757255062326983470,	-0.757287717343507970,	
+-0.757320370466813220,	-0.757353021696817840,	-0.757385671033439680,	-0.757418318476597240,	-0.757450964026209150,	-0.757483607682193470,	-0.757516249444469160,	-0.757548889312953940,	
+-0.757581527287566450,	-0.757614163368225510,	-0.757646797554848870,	-0.757679429847355150,	-0.757712060245662840,	-0.757744688749690480,	-0.757777315359356660,	-0.757809940074579250,	
+-0.757842562895276960,	-0.757875183821368650,	-0.757907802852771930,	-0.757940419989405870,	-0.757973035231188640,	-0.758005648578039090,	-0.758038260029875290,	-0.758070869586615740,	
+-0.758103477248179280,	-0.758136083014483870,	-0.758168686885448250,	-0.758201288860990920,	-0.758233888941030390,	-0.758266487125485390,	-0.758299083414273880,	-0.758331677807314700,	
+-0.758364270304526580,	-0.758396860905827470,	-0.758429449611136340,	-0.758462036420371470,	-0.758494621333451470,	-0.758527204350295300,	-0.758559785470820810,	-0.758592364694947060,	
+-0.758624942022592230,	-0.758657517453675050,	-0.758690090988114020,	-0.758722662625827770,	-0.758755232366735140,	-0.758787800210754090,	-0.758820366157803680,	-0.758852930207802530,	
+-0.758885492360668820,	-0.758918052616321390,	-0.758950610974678750,	-0.758983167435659630,	-0.759015721999182880,	-0.759048274665166560,	-0.759080825433529500,	-0.759113374304190680,	
+-0.759145921277068150,	-0.759178466352080860,	-0.759211009529147330,	-0.759243550808186620,	-0.759276090189116790,	-0.759308627671856580,	-0.759341163256325280,	-0.759373696942440720,	
+-0.759406228730121760,	-0.759438758619287450,	-0.759471286609856080,	-0.759503812701746940,	-0.759536336894877760,	-0.759568859189167940,	-0.759601379584536220,	-0.759633898080900650,	
+-0.759666414678180520,	-0.759698929376294240,	-0.759731442175160530,	-0.759763953074698680,	-0.759796462074826650,	-0.759828969175463610,	-0.759861474376527960,	-0.759893977677938650,	
+-0.759926479079614300,	-0.759958978581473880,	-0.759991476183436210,	-0.760023971885419590,	-0.760056465687343090,	-0.760088957589125650,	-0.760121447590685450,	-0.760153935691941780,	
+-0.760186421892813270,	-0.760218906193218640,	-0.760251388593077060,	-0.760283869092306720,	-0.760316347690826680,	-0.760348824388556110,	-0.760381299185413080,	-0.760413772081316890,	
+-0.760446243076186250,	-0.760478712169940340,	-0.760511179362497240,	-0.760543644653776330,	-0.760576108043696460,	-0.760608569532176150,	-0.760641029119134340,	-0.760673486804489980,	
+-0.760705942588161930,	-0.760738396470069360,	-0.760770848450130430,	-0.760803298528264450,	-0.760835746704390360,	-0.760868192978426780,	-0.760900637350292670,	-0.760933079819906990,	
+-0.760965520387188450,	-0.760997959052056580,	-0.761030395814429440,	-0.761062830674226310,	-0.761095263631366480,	-0.761127694685768130,	-0.761160123837350540,	-0.761192551086032680,	
+-0.761224976431733700,	-0.761257399874372020,	-0.761289821413866810,	-0.761322241050137350,	-0.761354658783101930,	-0.761387074612679960,	-0.761419488538790270,	-0.761451900561351810,	
+-0.761484310680283990,	-0.761516718895505100,	-0.761549125206934300,	-0.761581529614490990,	-0.761613932118093690,	-0.761646332717661470,	-0.761678731413113490,	-0.761711128204368590,	
+-0.761743523091346190,	-0.761775916073964670,	-0.761808307152143650,	-0.761840696325801650,	-0.761873083594857840,	-0.761905468959231390,	-0.761937852418841270,	-0.761970233973606750,	
+-0.762002613623446350,	-0.762034991368279350,	-0.762067367208025260,	-0.762099741142602480,	-0.762132113171930300,	-0.762164483295927900,	-0.762196851514514220,	-0.762229217827608770,	
+-0.762261582235129960,	-0.762293944736997080,	-0.762326305333129730,	-0.762358664023446320,	-0.762391020807866250,	-0.762423375686308690,	-0.762455728658692930,	-0.762488079724937600,	
+-0.762520428884961960,	-0.762552776138685550,	-0.762585121486026970,	-0.762617464926905630,	-0.762649806461240590,	-0.762682146088951020,	-0.762714483809956320,	-0.762746819624175230,	
+-0.762779153531527030,	-0.762811485531931230,	-0.762843815625306450,	-0.762876143811572090,	-0.762908470090647440,	-0.762940794462451550,	-0.762973116926904060,	-0.763005437483923350,	
+-0.763037756133429170,	-0.763070072875340790,	-0.763102387709576950,	-0.763134700636057260,	-0.763167011654700690,	-0.763199320765426960,	-0.763231627968154580,	-0.763263933262803170,	
+-0.763296236649292140,	-0.763328538127540310,	-0.763360837697467210,	-0.763393135358991890,	-0.763425431112033760,	-0.763457724956512320,	-0.763490016892346300,	-0.763522306919455220,	
+-0.763554595037758690,	-0.763586881247175440,	-0.763619165547624880,	-0.763651447939026510,	-0.763683728421299390,	-0.763716006994363370,	-0.763748283658136960,	-0.763780558412540110,	
+-0.763812831257491660,	-0.763845102192911130,	-0.763877371218717790,	-0.763909638334831050,	-0.763941903541170530,	-0.763974166837654840,	-0.764006428224203840,	-0.764038687700737020,	
+-0.764070945267173230,	-0.764103200923432090,	-0.764135454669432890,	-0.764167706505095130,	-0.764199956430338330,	-0.764232204445081330,	-0.764264450549243860,	-0.764296694742745530,	
+-0.764328937025505200,	-0.764361177397442580,	-0.764393415858476870,	-0.764425652408528000,	-0.764457887047514720,	-0.764490119775356750,	-0.764522350591973710,	-0.764554579497284560,	
+-0.764586806491208910,	-0.764619031573666290,	-0.764651254744576070,	-0.764683476003858000,	-0.764715695351430910,	-0.764747912787214550,	-0.764780128311128850,	-0.764812341923092440,	
+-0.764844553623025170,	-0.764876763410846540,	-0.764908971286475950,	-0.764941177249833350,	-0.764973381300837360,	-0.765005583439408050,	-0.765037783665465040,	-0.765069981978927280,	
+-0.765102178379714500,	-0.765134372867746330,	-0.765166565442942480,	-0.765198756105221920,	-0.765230944854504490,	-0.765263131690710030,	-0.765295316613757490,	-0.765327499623566500,	
+-0.765359680720056890,	-0.765391859903148060,	-0.765424037172759860,	-0.765456212528811240,	-0.765488385971222150,	-0.765520557499912320,	-0.765552727114800820,	-0.765584894815807600,	
+-0.765617060602852060,	-0.765649224475853820,	-0.765681386434732940,	-0.765713546479408150,	-0.765745704609799960,	-0.765777860825827110,	-0.765810015127409540,	-0.765842167514466990,	
+-0.765874317986919070,	-0.765906466544685640,	-0.765938613187685750,	-0.765970757915839240,	-0.766002900729066290,	-0.766035041627285640,	-0.766067180610417450,	-0.766099317678381350,	
+-0.766131452831096960,	-0.766163586068484110,	-0.766195717390462110,	-0.766227846796950770,	-0.766259974287870180,	-0.766292099863139290,	-0.766324223522678150,	-0.766356345266406390,	
+-0.766388465094244190,	-0.766420583006110490,	-0.766452699001925360,	-0.766484813081608760,	-0.766516925245079750,	-0.766549035492258500,	-0.766581143823064640,	-0.766613250237418000,	
+-0.766645354735238430,	-0.766677457316445210,	-0.766709557980958410,	-0.766741656728697870,	-0.766773753559582990,	-0.766805848473533720,	-0.766837941470469800,	-0.766870032550311050,	
+-0.766902121712977560,	-0.766934208958388370,	-0.766966294286463680,	-0.766998377697123650,	-0.767030459190287230,	-0.767062538765874820,	-0.767094616423805940,	-0.767126692164000870,	
+-0.767158765986378780,	-0.767190837890859730,	-0.767222907877363910,	-0.767254975945810600,	-0.767287042096119750,	-0.767319106328211320,	-0.767351168642005140,	-0.767383229037421290,	
+-0.767415287514379150,	-0.767447344072798690,	-0.767479398712600290,	-0.767511451433703030,	-0.767543502236027080,	-0.767575551119492490,	-0.767607598084018910,	-0.767639643129526710,	
+-0.767671686255935070,	-0.767703727463164620,	-0.767735766751134420,	-0.767767804119764860,	-0.767799839568975790,	-0.767831873098687060,	-0.767863904708819050,	-0.767895934399290820,	
+-0.767927962170022900,	-0.767959988020935350,	-0.767992011951947550,	-0.768024033962979690,	-0.768056054053951720,	-0.768088072224783590,	-0.768120088475395590,	-0.768152102805707120,	
+-0.768184115215638450,	-0.768216125705109660,	-0.768248134274040370,	-0.768280140922350640,	-0.768312145649960640,	-0.768344148456790550,	-0.768376149342759770,	-0.768408148307788700,	
+-0.768440145351797390,	-0.768472140474705580,	-0.768504133676433330,	-0.768536124956900820,	-0.768568114316027890,	-0.768600101753735050,	-0.768632087269941700,	-0.768664070864568010,	
+-0.768696052537534480,	-0.768728032288760630,	-0.768760010118166530,	-0.768791986025672560,	-0.768823960011198570,	-0.768855932074664960,	-0.768887902215991240,	-0.768919870435098020,	
+-0.768951836731904810,	-0.768983801106332130,	-0.769015763558299810,	-0.769047724087728150,	-0.769079682694537530,	-0.769111639378647350,	-0.769143594139978020,	-0.769175546978450030,	
+-0.769207497893982910,	-0.769239446886497040,	-0.769271393955912600,	-0.769303339102149540,	-0.769335282325128600,	-0.769367223624769060,	-0.769399163000991430,	-0.769431100453716210,	
+-0.769463035982863030,	-0.769494969588352170,	-0.769526901270103920,	-0.769558831028038680,	-0.769590758862076060,	-0.769622684772136580,	-0.769654608758140730,	-0.769686530820007930,	
+-0.769718450957658900,	-0.769750369171013800,	-0.769782285459992720,	-0.769814199824516150,	-0.769846112264503830,	-0.769878022779876270,	-0.769909931370553970,	-0.769941838036456440,	
+-0.769973742777504410,	-0.770005645593617950,	-0.770037546484717450,	-0.770069445450723310,	-0.770101342491555260,	-0.770133237607133920,	-0.770165130797379800,	-0.770197022062212520,	
+-0.770228911401552590,	-0.770260798815320500,	-0.770292684303436670,	-0.770324567865820820,	-0.770356449502393570,	-0.770388329213075540,	-0.770420206997786350,	-0.770452082856446620,	
+-0.770483956788976740,	-0.770515828795296900,	-0.770547698875327810,	-0.770579567028989110,	-0.770611433256201630,	-0.770643297556885760,	-0.770675159930961360,	-0.770707020378349150,	
+-0.770738878898969300,	-0.770770735492742330,	-0.770802590159588740,	-0.770834442899428370,	-0.770866293712182180,	-0.770898142597770120,	-0.770929989556112580,	-0.770961834587130080,	
+-0.770993677690742900,	-0.771025518866871980,	-0.771057358115436850,	-0.771089195436358340,	-0.771121030829557190,	-0.771152864294953220,	-0.771184695832466960,	-0.771216525442019020,	
+-0.771248353123529800,	-0.771280178876919910,	-0.771312002702109420,	-0.771343824599018730,	-0.771375644567568910,	-0.771407462607679670,	-0.771439278719271760,	-0.771471092902265680,	
+-0.771502905156582040,	-0.771534715482140920,	-0.771566523878863040,	-0.771598330346669140,	-0.771630134885479050,	-0.771661937495213720,	-0.771693738175793560,	-0.771725536927138970,	
+-0.771757333749170880,	-0.771789128641809150,	-0.771820921604974620,	-0.771852712638588010,	-0.771884501742569400,	-0.771916288916839500,	-0.771948074161318940,	-0.771979857475928120,	
+-0.772011638860587990,	-0.772043418315218390,	-0.772075195839740270,	-0.772106971434074470,	-0.772138745098141070,	-0.772170516831860660,	-0.772202286635154000,	-0.772234054507941910,	
+-0.772265820450144470,	-0.772297584461682400,	-0.772329346542476650,	-0.772361106692447290,	-0.772392864911515150,	-0.772424621199600760,	-0.772456375556624940,	-0.772488127982508430,	
+-0.772519878477171300,	-0.772551627040534480,	-0.772583373672518950,	-0.772615118373044530,	-0.772646861142032400,	-0.772678601979403190,	-0.772710340885077400,	-0.772742077858976080,	
+-0.772773812901019320,	-0.772805546011128160,	-0.772837277189223020,	-0.772869006435224600,	-0.772900733749053660,	-0.772932459130630910,	-0.772964182579877310,	-0.772995904096712930,	
+-0.773027623681058820,	-0.773059341332835940,	-0.773091057051964350,	-0.773122770838365230,	-0.773154482691959080,	-0.773186192612666860,	-0.773217900600409290,	-0.773249606655106780,	
+-0.773281310776680160,	-0.773313012965050620,	-0.773344713220138310,	-0.773376411541864210,	-0.773408107930149020,	-0.773439802384913830,	-0.773471494906078920,	-0.773503185493565230,	
+-0.773534874147293830,	-0.773566560867185000,	-0.773598245653159710,	-0.773629928505138900,	-0.773661609423043180,	-0.773693288406793860,	-0.773724965456310980,	-0.773756640571515610,	
+-0.773788313752328930,	-0.773819984998671220,	-0.773851654310463540,	-0.773883321687626750,	-0.773914987130081670,	-0.773946650637749260,	-0.773978312210550130,	-0.774009971848405140,	
+-0.774041629551235450,	-0.774073285318961470,	-0.774104939151504360,	-0.774136591048784740,	-0.774168241010724010,	-0.774199889037242350,	-0.774231535128261040,	-0.774263179283701140,	
+-0.774294821503482940,	-0.774326461787527840,	-0.774358100135756460,	-0.774389736548089850,	-0.774421371024449190,	-0.774453003564754880,	-0.774484634168927990,	-0.774516262836889790,	
+-0.774547889568560690,	-0.774579514363861850,	-0.774611137222714240,	-0.774642758145038800,	-0.774674377130756710,	-0.774705994179788360,	-0.774737609292055370,	-0.774769222467478040,	
+-0.774800833705977740,	-0.774832443007475220,	-0.774864050371891660,	-0.774895655799148320,	-0.774927259289165500,	-0.774958860841864490,	-0.774990460457166690,	-0.775022058134992360,	
+-0.775053653875263040,	-0.775085247677899440,	-0.775116839542822730,	-0.775148429469954330,	-0.775180017459214500,	-0.775211603510524540,	-0.775243187623805950,	-0.775274769798979140,	
+-0.775306350035965260,	-0.775337928334685620,	-0.775369504695061500,	-0.775401079117013170,	-0.775432651600462260,	-0.775464222145329950,	-0.775495790751536850,	-0.775527357419004250,	
+-0.775558922147653320,	-0.775590484937405010,	-0.775622045788180730,	-0.775653604699901080,	-0.775685161672487470,	-0.775716716705861180,	-0.775748269799942940,	-0.775779820954653920,	
+-0.775811370169915300,	-0.775842917445648370,	-0.775874462781774410,	-0.775906006178213930,	-0.775937547634888540,	-0.775969087151719530,	-0.776000624728627410,	-0.776032160365533800,	
+-0.776063694062359870,	-0.776095225819026900,	-0.776126755635455630,	-0.776158283511567460,	-0.776189809447283770,	-0.776221333442525420,	-0.776252855497213680,	-0.776284375611269840,	
+-0.776315893784614960,	-0.776347410017170670,	-0.776378924308857580,	-0.776410436659597190,	-0.776441947069311020,	-0.776473455537919690,	-0.776504962065344690,	-0.776536466651507330,	
+-0.776567969296328760,	-0.776599469999730510,	-0.776630968761633400,	-0.776662465581959060,	-0.776693960460628330,	-0.776725453397562720,	-0.776756944392683390,	-0.776788433445911750,	
+-0.776819920557169310,	-0.776851405726376790,	-0.776882888953455810,	-0.776914370238327770,	-0.776945849580913620,	-0.776977326981134750,	-0.777008802438912680,	-0.777040275954168580,	
+-0.777071747526824060,	-0.777103217156799860,	-0.777134684844017600,	-0.777166150588398890,	-0.777197614389864680,	-0.777229076248336260,	-0.777260536163735250,	-0.777291994135983160,	
+-0.777323450165000820,	-0.777354904250709740,	-0.777386356393031770,	-0.777417806591887640,	-0.777449254847198960,	-0.777480701158887230,	-0.777512145526873640,	-0.777543587951080030,	
+-0.777575028431427120,	-0.777606466967836750,	-0.777637903560230330,	-0.777669338208529020,	-0.777700770912654220,	-0.777732201672527660,	-0.777763630488070400,	-0.777795057359204510,	
+-0.777826482285850610,	-0.777857905267930860,	-0.777889326305366000,	-0.777920745398077870,	-0.777952162545987870,	-0.777983577749017390,	-0.778014991007088370,	-0.778046402320121460,	
+-0.778077811688038580,	-0.778109219110761470,	-0.778140624588211090,	-0.778172028120309060,	-0.778203429706977090,	-0.778234829348136480,	-0.778266227043708960,	-0.778297622793615700,	
+-0.778329016597778420,	-0.778360408456118870,	-0.778391798368557990,	-0.778423186335017500,	-0.778454572355419150,	-0.778485956429684430,	-0.778517338557734970,	-0.778548718739491940,	
+-0.778580096974877400,	-0.778611473263812410,	-0.778642847606218710,	-0.778674220002017800,	-0.778705590451131410,	-0.778736958953481270,	-0.778768325508988560,	-0.778799690117574880,	
+-0.778831052779162420,	-0.778862413493671910,	-0.778893772261025410,	-0.778925129081144530,	-0.778956483953950780,	-0.778987836879366120,	-0.779019187857311610,	-0.779050536887709090,	
+-0.779081883970480500,	-0.779113229105546920,	-0.779144572292830300,	-0.779175913532252240,	-0.779207252823734710,	-0.779238590167198760,	-0.779269925562566250,	-0.779301259009759330,	
+-0.779332590508698850,	-0.779363920059306990,	-0.779395247661505360,	-0.779426573315215480,	-0.779457897020359610,	-0.779489218776858620,	-0.779520538584634550,	-0.779551856443609470,	
+-0.779583172353704450,	-0.779614486314841540,	-0.779645798326942360,	-0.779677108389928650,	-0.779708416503722580,	-0.779739722668245090,	-0.779771026883418590,	-0.779802329149164250,	
+-0.779833629465404020,	-0.779864927832059850,	-0.779896224249053250,	-0.779927518716306500,	-0.779958811233740560,	-0.779990101801277590,	-0.780021390418839670,	-0.780052677086348070,	
+-0.780083961803724630,	-0.780115244570891430,	-0.780146525387769960,	-0.780177804254282630,	-0.780209081170350370,	-0.780240356135895490,	-0.780271629150840030,	-0.780302900215105180,	
+-0.780334169328612990,	-0.780365436491285420,	-0.780396701703044650,	-0.780427964963811730,	-0.780459226273508940,	-0.780490485632058360,	-0.780521743039381270,	-0.780552998495399830,	
+-0.780584252000036010,	-0.780615503553211410,	-0.780646753154848330,	-0.780678000804868160,	-0.780709246503192960,	-0.780740490249744900,	-0.780771732044445390,	-0.780802971887216480,	
+-0.780834209777980240,	-0.780865445716658390,	-0.780896679703173220,	-0.780927911737446130,	-0.780959141819399180,	-0.780990369948954770,	-0.781021596126034060,	-0.781052820350559340,	
+-0.781084042622452570,	-0.781115262941636020,	-0.781146481308031100,	-0.781177697721559870,	-0.781208912182144720,	-0.781240124689706940,	-0.781271335244168920,	-0.781302543845452610,	
+-0.781333750493479860,	-0.781364955188173060,	-0.781396157929453490,	-0.781427358717243670,	-0.781458557551465650,	-0.781489754432040940,	-0.781520949358891940,	-0.781552142331940480,	
+-0.781583333351108630,	-0.781614522416318790,	-0.781645709527492350,	-0.781676894684551930,	-0.781708077887419030,	-0.781739259136015830,	-0.781770438430264610,	-0.781801615770087220,	
+-0.781832791155406050,	-0.781863964586142710,	-0.781895136062219390,	-0.781926305583558470,	-0.781957473150081570,	-0.781988638761710990,	-0.782019802418368880,	-0.782050964119977100,	
+-0.782082123866458370,	-0.782113281657733860,	-0.782144437493726310,	-0.782175591374357880,	-0.782206743299550200,	-0.782237893269225660,	-0.782269041283306320,	-0.782300187341714690,	
+-0.782331331444372390,	-0.782362473591201700,	-0.782393613782125130,	-0.782424752017064180,	-0.782455888295941480,	-0.782487022618678970,	-0.782518154985198940,	-0.782549285395423790,	
+-0.782580413849275120,	-0.782611540346675460,	-0.782642664887547190,	-0.782673787471811930,	-0.782704908099392300,	-0.782736026770210370,	-0.782767143484188410,	-0.782798258241248820,	
+-0.782829371041313230,	-0.782860481884304350,	-0.782891590770144470,	-0.782922697698755330,	-0.782953802670059540,	-0.782984905683979160,	-0.783016006740436810,	-0.783047105839354110,	
+-0.783078202980653780,	-0.783109298164258120,	-0.783140391390088950,	-0.783171482658068800,	-0.783202571968119930,	-0.783233659320164640,	-0.783264744714125550,	-0.783295828149924270,	
+-0.783326909627483410,	-0.783357989146725610,	-0.783389066707572470,	-0.783420142309946720,	-0.783451215953770540,	-0.783482287638966430,	-0.783513357365456800,	-0.783544425133163580,	
+-0.783575490942009510,	-0.783606554791916430,	-0.783637616682806960,	-0.783668676614603490,	-0.783699734587228300,	-0.783730790600604020,	-0.783761844654652600,	-0.783792896749296420,	
+-0.783823946884458440,	-0.783854995060060180,	-0.783886041276024460,	-0.783917085532273680,	-0.783948127828730130,	-0.783979168165316650,	-0.784010206541954860,	-0.784041242958567590,	
+-0.784072277415077460,	-0.784103309911406420,	-0.784134340447477100,	-0.784165369023211880,	-0.784196395638533490,	-0.784227420293363900,	-0.784258442987625810,	-0.784289463721241750,	
+-0.784320482494133890,	-0.784351499306224720,	-0.784382514157436870,	-0.784413527047692740,	-0.784444537976914940,	-0.784475546945025640,	-0.784506553951947460,	-0.784537558997603130,	
+-0.784568562081914720,	-0.784599563204804840,	-0.784630562366196100,	-0.784661559566010910,	-0.784692554804172100,	-0.784723548080601630,	-0.784754539395222220,	-0.784785528747956820,	
+-0.784816516138727270,	-0.784847501567456530,	-0.784878485034066880,	-0.784909466538481480,	-0.784940446080621970,	-0.784971423660411500,	-0.785002399277772600,	-0.785033372932627540,	
+-0.785064344624899050,	-0.785095314354509630,	-0.785126282121381910,	-0.785157247925438840,	-0.785188211766602250,	-0.785219173644795210,	-0.785250133559940560,	-0.785281091511960240,	
+-0.785312047500777210,	-0.785343001526314090,	-0.785373953588493380,	-0.785404903687238140,	-0.785435851822470330,	-0.785466797994113230,	-0.785497742202088790,	-0.785528684446319960,	
+-0.785559624726729470,	-0.785590563043239930,	-0.785621499395774300,	-0.785652433784254530,	-0.785683366208603800,	-0.785714296668744820,	-0.785745225164599880,	-0.785776151696091940,	
+-0.785807076263143500,	-0.785837998865677400,	-0.785868919503616590,	-0.785899838176883250,	-0.785930754885400320,	-0.785961669629090750,	-0.785992582407876730,	-0.786023493221681190,	
+-0.786054402070426980,	-0.786085308954037050,	-0.786116213872433580,	-0.786147116825539500,	-0.786178017813278010,	-0.786208916835571150,	-0.786239813892341990,	-0.786270708983513260,	
+-0.786301602109007790,	-0.786332493268748660,	-0.786363382462657910,	-0.786394269690658840,	-0.786425154952674180,	-0.786456038248626530,	-0.786486919578438750,	-0.786517798942033550,	
+-0.786548676339334010,	-0.786579551770262950,	-0.786610425234742780,	-0.786641296732696560,	-0.786672166264047350,	-0.786703033828717420,	-0.786733899426629970,	-0.786764763057707710,	
+-0.786795624721873920,	-0.786826484419050680,	-0.786857342149161370,	-0.786888197912128830,	-0.786919051707875570,	-0.786949903536324660,	-0.786980753397399040,	-0.787011601291021550,	
+-0.787042447217115250,	-0.787073291175602650,	-0.787104133166406710,	-0.787134973189450800,	-0.787165811244657120,	-0.787196647331949050,	-0.787227481451249210,	-0.787258313602480770,	
+-0.787289143785566800,	-0.787319972000429580,	-0.787350798246992830,	-0.787381622525178740,	-0.787412444834910690,	-0.787443265176111410,	-0.787474083548704070,	-0.787504899952611750,	
+-0.787535714387756940,	-0.787566526854062810,	-0.787597337351452650,	-0.787628145879848860,	-0.787658952439174610,	-0.787689757029353180,	-0.787720559650307180,	-0.787751360301960140,	
+-0.787782158984234430,	-0.787812955697053340,	-0.787843750440340050,	-0.787874543214017180,	-0.787905334018008000,	-0.787936122852235350,	-0.787966909716622750,	-0.787997694611092590,	
+-0.788028477535568150,	-0.788059258489972940,	-0.788090037474229230,	-0.788120814488260320,	-0.788151589531989490,	-0.788182362605339690,	-0.788213133708234200,	-0.788243902840595640,	
+-0.788274670002347300,	-0.788305435193412560,	-0.788336198413713940,	-0.788366959663174830,	-0.788397718941718400,	-0.788428476249267600,	-0.788459231585745820,	-0.788489984951075810,	
+-0.788520736345181050,	-0.788551485767984170,	-0.788582233219408680,	-0.788612978699377520,	-0.788643722207813870,	-0.788674463744641230,	-0.788705203309782220,	-0.788735940903160130,	
+-0.788766676524698450,	-0.788797410174319920,	-0.788828141851947720,	-0.788858871557505230,	-0.788889599290915510,	-0.788920325052102190,	-0.788951048840987660,	-0.788981770657495530,	
+-0.789012490501549310,	-0.789043208373071630,	-0.789073924271985750,	-0.789104638198215190,	-0.789135350151683350,	-0.789166060132312720,	-0.789196768140027040,	-0.789227474174749700,	
+-0.789258178236403320,	-0.789288880324911620,	-0.789319580440197680,	-0.789350278582184760,	-0.789380974750796380,	-0.789411668945955380,	-0.789442361167585150,	-0.789473051415609310,	
+-0.789503739689950580,	-0.789534425990532470,	-0.789565110317278270,	-0.789595792670111370,	-0.789626473048955280,	-0.789657151453732610,	-0.789687827884367200,	-0.789718502340782450,	
+-0.789749174822901080,	-0.789779845330646930,	-0.789810513863943080,	-0.789841180422713230,	-0.789871845006880120,	-0.789902507616367380,	-0.789933168251098720,	-0.789963826910996870,	
+-0.789994483595985340,	-0.790025138305987750,	-0.790055791040927160,	-0.790086441800727510,	-0.790117090585311430,	-0.790147737394602650,	-0.790178382228524660,	-0.790209025087000640,	
+-0.790239665969953880,	-0.790270304877308090,	-0.790300941808986470,	-0.790331576764912840,	-0.790362209745009920,	-0.790392840749201800,	-0.790423469777411290,	-0.790454096829562030,	
+-0.790484721905577610,	-0.790515345005381450,	-0.790545966128897050,	-0.790576585276047570,	-0.790607202446756530,	-0.790637817640947870,	-0.790668430858544320,	-0.790699042099469730,	
+-0.790729651363647480,	-0.790760258651001190,	-0.790790863961454480,	-0.790821467294930300,	-0.790852068651352490,	-0.790882668030644780,	-0.790913265432730110,	-0.790943860857532320,	
+-0.790974454304974820,	-0.791005045774981540,	-0.791035635267475330,	-0.791066222782380040,	-0.791096808319619370,	-0.791127391879116510,	-0.791157973460795190,	-0.791188553064578910,	
+-0.791219130690391180,	-0.791249706338155940,	-0.791280280007796270,	-0.791310851699235760,	-0.791341421412398380,	-0.791371989147207300,	-0.791402554903586130,	-0.791433118681458600,	
+-0.791463680480748330,	-0.791494240301379050,	-0.791524798143274030,	-0.791555354006356900,	-0.791585907890551720,	-0.791616459795781440,	-0.791647009721970000,	-0.791677557669041130,	
+-0.791708103636918570,	-0.791738647625525480,	-0.791769189634785820,	-0.791799729664623310,	-0.791830267714961340,	-0.791860803785723650,	-0.791891337876833970,	-0.791921869988216010,	
+-0.791952400119793510,	-0.791982928271489860,	-0.792013454443228900,	-0.792043978634934480,	-0.792074500846529860,	-0.792105021077939010,	-0.792135539329085650,	-0.792166055599893390,	
+-0.792196569890286310,	-0.792227082200187450,	-0.792257592529521220,	-0.792288100878210780,	-0.792318607246179970,	-0.792349111633352750,	-0.792379614039652740,	-0.792410114465003870,	
+-0.792440612909329540,	-0.792471109372553610,	-0.792501603854600220,	-0.792532096355392570,	-0.792562586874854590,	-0.792593075412910240,	-0.792623561969483140,	-0.792654046544497450,	
+-0.792684529137876350,	-0.792715009749543900,	-0.792745488379424270,	-0.792775965027440630,	-0.792806439693517050,	-0.792836912377577360,	-0.792867383079545630,	-0.792897851799345240,	
+-0.792928318536900270,	-0.792958783292134650,	-0.792989246064971900,	-0.793019706855335960,	-0.793050165663150790,	-0.793080622488340210,	-0.793111077330828310,	-0.793141530190538460,	
+-0.793171981067394840,	-0.793202429961321510,	-0.793232876872241750,	-0.793263321800079860,	-0.793293764744759770,	-0.793324205706205100,	-0.793354644684340250,	-0.793385081679088610,	
+-0.793415516690374130,	-0.793445949718121210,	-0.793476380762253130,	-0.793506809822694060,	-0.793537236899368060,	-0.793567661992199080,	-0.793598085101110850,	-0.793628506226027320,	
+-0.793658925366872770,	-0.793689342523570710,	-0.793719757696045190,	-0.793750170884220290,	-0.793780582088020050,	-0.793810991307368650,	-0.793841398542189380,	-0.793871803792406630,	
+-0.793902207057944790,	-0.793932608338727030,	-0.793963007634677750,	-0.793993404945721020,	-0.794023800271780660,	-0.794054193612781180,	-0.794084584968645870,	-0.794114974339299450,	
+-0.794145361724665320,	-0.794175747124667760,	-0.794206130539230730,	-0.794236511968278490,	-0.794266891411735230,	-0.794297268869524450,	-0.794327644341570550,	-0.794358017827797690,	
+-0.794388389328129610,	-0.794418758842490580,	-0.794449126370804560,	-0.794479491912995830,	-0.794509855468988560,	-0.794540217038706480,	-0.794570576622073750,	-0.794600934219014900,	
+-0.794631289829453410,	-0.794661643453313690,	-0.794691995090519910,	-0.794722344740996340,	-0.794752692404666730,	-0.794783038081455340,	-0.794813381771286690,	-0.794843723474084270,	
+-0.794874063189772500,	-0.794904400918275630,	-0.794934736659517640,	-0.794965070413423240,	-0.794995402179915820,	-0.795025731958919900,	-0.795056059750359980,	-0.795086385554159560,	
+-0.795116709370243150,	-0.795147031198535030,	-0.795177351038959260,	-0.795207668891440460,	-0.795237984755902240,	-0.795268298632269000,	-0.795298610520465350,	-0.795328920420414810,	
+-0.795359228332041980,	-0.795389534255271150,	-0.795419838190026710,	-0.795450140136232390,	-0.795480440093812800,	-0.795510738062692350,	-0.795541034042794750,	-0.795571328034044510,	
+-0.795601620036366030,	-0.795631910049683480,	-0.795662198073921470,	-0.795692484109003620,	-0.795722768154854650,	-0.795753050211398970,	-0.795783330278560410,	-0.795813608356263470,	
+-0.795843884444432550,	-0.795874158542991930,	-0.795904430651866220,	-0.795934700770979160,	-0.795964968900255590,	-0.795995235039619220,	-0.796025499188994900,	-0.796055761348306800,	
+-0.796086021517479310,	-0.796116279696436950,	-0.796146535885103760,	-0.796176790083404140,	-0.796207042291262820,	-0.796237292508603640,	-0.796267540735351220,	-0.796297786971429940,	
+-0.796328031216764210,	-0.796358273471278740,	-0.796388513734897160,	-0.796418752007544420,	-0.796448988289145120,	-0.796479222579623000,	-0.796509454878902790,	-0.796539685186908990,	
+-0.796569913503566210,	-0.796600139828798400,	-0.796630364162530190,	-0.796660586504686410,	-0.796690806855190890,	-0.796721025213968370,	-0.796751241580943240,	-0.796781455956040000,	
+-0.796811668339183380,	-0.796841878730297330,	-0.796872087129306680,	-0.796902293536135950,	-0.796932497950709310,	-0.796962700372951360,	-0.796992900802786730,	-0.797023099240139810,	
+-0.797053295684935330,	-0.797083490137097450,	-0.797113682596551130,	-0.797143873063220210,	-0.797174061537029740,	-0.797204248017904020,	-0.797234432505767750,	-0.797264615000545680,	
+-0.797294795502161760,	-0.797324974010540810,	-0.797355150525607790,	-0.797385325047286540,	-0.797415497575502010,	-0.797445668110178700,	-0.797475836651241330,	-0.797506003198614530,	
+-0.797536167752222580,	-0.797566330311990090,	-0.797596490877842010,	-0.797626649449702520,	-0.797656806027496450,	-0.797686960611148300,	-0.797717113200583030,	-0.797747263795724690,	
+-0.797777412396498130,	-0.797807559002828400,	-0.797837703614639460,	-0.797867846231856360,	-0.797897986854403500,	-0.797928125482205820,	-0.797958262115187940,	-0.797988396753274270,	
+-0.798018529396389510,	-0.798048660044458740,	-0.798078788697406120,	-0.798108915355156380,	-0.798139040017634470,	-0.798169162684764900,	-0.798199283356472720,	-0.798229402032682110,	
+-0.798259518713317910,	-0.798289633398305170,	-0.798319746087568170,	-0.798349856781031760,	-0.798379965478620670,	-0.798410072180260060,	-0.798440176885873880,	-0.798470279595387300,	
+-0.798500380308725280,	-0.798530479025811980,	-0.798560575746572580,	-0.798590670470931690,	-0.798620763198814140,	-0.798650853930144900,	-0.798680942664848350,	-0.798711029402849440,	
+-0.798741114144073120,	-0.798771196888443890,	-0.798801277635886600,	-0.798831356386326070,	-0.798861433139687160,	-0.798891507895895030,	-0.798921580654873730,	-0.798951651416548890,	
+-0.798981720180844570,	-0.799011786947685930,	-0.799041851716997820,	-0.799071914488705070,	-0.799101975262732860,	-0.799132034039005460,	-0.799162090817447930,	-0.799192145597985460,	
+-0.799222198380542430,	-0.799252249165043780,	-0.799282297951414590,	-0.799312344739579570,	-0.799342389529464010,	-0.799372432320992200,	-0.799402473114089300,	-0.799432511908680480,	
+-0.799462548704690130,	-0.799492583502043440,	-0.799522616300665230,	-0.799552647100480800,	-0.799582675901414520,	-0.799612702703391460,	-0.799642727506336910,	-0.799672750310175370,	
+-0.799702771114831900,	-0.799732789920231560,	-0.799762806726299180,	-0.799792821532960050,	-0.799822834340138570,	-0.799852845147760010,	-0.799882853955749650,	-0.799912860764031900,	
+-0.799942865572531910,	-0.799972868381174870,	-0.800002869189885610,	-0.800032867998589410,	-0.800062864807210780,	-0.800092859615675000,	-0.800122852423907460,	-0.800152843231832330,	
+-0.800182832039375240,	-0.800212818846461000,	-0.800242803653014920,	-0.800272786458961720,	-0.800302767264226440,	-0.800332746068734500,	-0.800362722872410500,	-0.800392697675179620,	
+-0.800422670476967020,	-0.800452641277697770,	-0.800482610077297150,	-0.800512576875689770,	-0.800542541672800920,	-0.800572504468556100,	-0.800602465262879590,	-0.800632424055697010,	
+-0.800662380846933310,	-0.800692335636513760,	-0.800722288424363550,	-0.800752239210407280,	-0.800782187994570790,	-0.800812134776778590,	-0.800842079556955970,	-0.800872022335028190,	
+-0.800901963110920320,	-0.800931901884557870,	-0.800961838655865450,	-0.800991773424768240,	-0.801021706191192060,	-0.801051636955061210,	-0.801081565716301400,	-0.801111492474837590,	
+-0.801141417230595070,	-0.801171339983499210,	-0.801201260733474860,	-0.801231179480447200,	-0.801261096224341940,	-0.801291010965083710,	-0.801320923702597890,	-0.801350834436809880,	
+-0.801380743167644960,	-0.801410649895027860,	-0.801440554618884190,	-0.801470457339139350,	-0.801500358055718180,	-0.801530256768546170,	-0.801560153477548390,	-0.801590048182650340,	
+-0.801619940883777300,	-0.801649831580854230,	-0.801679720273806520,	-0.801709606962559880,	-0.801739491647038840,	-0.801769374327169220,	-0.801799255002876080,	-0.801829133674084700,	
+-0.801859010340720930,	-0.801888885002709270,	-0.801918757659975450,	-0.801948628312444960,	-0.801978496960042640,	-0.802008363602694010,	-0.802038228240324560,	-0.802068090872859800,	
+-0.802097951500224560,	-0.802127810122344350,	-0.802157666739145010,	-0.802187521350551160,	-0.802217373956488510,	-0.802247224556882470,	-0.802277073151658300,	-0.802306919740741750,	
+-0.802336764324057650,	-0.802366606901531610,	-0.802396447473089360,	-0.802426286038655730,	-0.802456122598156350,	-0.802485957151516600,	-0.802515789698662110,	-0.802545620239518250,	
+-0.802575448774010210,	-0.802605275302063710,	-0.802635099823603810,	-0.802664922338556130,	-0.802694742846846170,	-0.802724561348399420,	-0.802754377843141410,	-0.802784192330997290,	
+-0.802814004811892580,	-0.802843815285753220,	-0.802873623752504040,	-0.802903430212070780,	-0.802933234664378940,	-0.802963037109354020,	-0.802992837546921740,	-0.803022635977007180,	
+-0.803052432399535940,	-0.803082226814433970,	-0.803112019221626120,	-0.803141809621038320,	-0.803171598012595860,	-0.803201384396224680,	-0.803231168771849860,	-0.803260951139397110,	
+-0.803290731498792150,	-0.803320509849960170,	-0.803350286192826890,	-0.803380060527317920,	-0.803409832853358760,	-0.803439603170875370,	-0.803469371479792580,	-0.803499137780036450,	
+-0.803528902071532710,	-0.803558664354206530,	-0.803588424627983630,	-0.803618182892789630,	-0.803647939148550260,	-0.803677693395191130,	-0.803707445632637630,	-0.803737195860815490,	
+-0.803766944079650660,	-0.803796690289068310,	-0.803826434488994050,	-0.803856176679353720,	-0.803885916860073270,	-0.803915655031077760,	-0.803945391192293140,	-0.803975125343645350,	
+-0.804004857485059340,	-0.804034587616461290,	-0.804064315737776700,	-0.804094041848931410,	-0.804123765949851130,	-0.804153488040461270,	-0.804183208120687780,	-0.804212926190456370,	
+-0.804242642249692440,	-0.804272356298321940,	-0.804302068336270600,	-0.804331778363463920,	-0.804361486379828180,	-0.804391192385288440,	-0.804420896379770990,	-0.804450598363200990,	
+-0.804480298335504610,	-0.804509996296607350,	-0.804539692246435180,	-0.804569386184914030,	-0.804599078111969180,	-0.804628768027526590,	-0.804658455931512310,	-0.804688141823851620,	
+-0.804717825704470700,	-0.804747507573295050,	-0.804777187430250730,	-0.804806865275263790,	-0.804836541108259310,	-0.804866214929163440,	-0.804895886737902360,	-0.804925556534401340,	
+-0.804955224318586350,	-0.804984890090383320,	-0.805014553849718320,	-0.805044215596516730,	-0.805073875330704510,	-0.805103533052207940,	-0.805133188760952300,	-0.805162842456863650,	
+-0.805192494139867820,	-0.805222143809890880,	-0.805251791466858770,	-0.805281437110697000,	-0.805311080741331510,	-0.805340722358688700,	-0.805370361962693740,	-0.805399999553272910,	
+-0.805429635130352040,	-0.805459268693857090,	-0.805488900243714220,	-0.805518529779848950,	-0.805548157302187540,	-0.805577782810655510,	-0.805607406305178910,	-0.805637027785683910,	
+-0.805666647252096360,	-0.805696264704342300,	-0.805725880142347470,	-0.805755493566037930,	-0.805785104975339840,	-0.805814714370178710,	-0.805844321750480930,	-0.805873927116172230,	
+-0.805903530467178770,	-0.805933131803426630,	-0.805962731124841510,	-0.805992328431349600,	-0.806021923722877070,	-0.806051516999349400,	-0.806081108260693010,	-0.806110697506833950,	
+-0.806140284737698280,	-0.806169869953211600,	-0.806199453153300330,	-0.806229034337890730,	-0.806258613506908190,	-0.806288190660279120,	-0.806317765797929690,	-0.806347338919785720,	
+-0.806376910025773720,	-0.806406479115819200,	-0.806436046189848430,	-0.806465611247787820,	-0.806495174289562860,	-0.806524735315100050,	-0.806554294324325350,	-0.806583851317165030,	
+-0.806613406293545280,	-0.806642959253391690,	-0.806672510196630780,	-0.806702059123188820,	-0.806731606032991430,	-0.806761150925965010,	-0.806790693802035830,	-0.806820234661130060,	
+-0.806849773503173440,	-0.806879310328092460,	-0.806908845135813510,	-0.806938377926262110,	-0.806967908699364740,	-0.806997437455047590,	-0.807026964193236940,	-0.807056488913859060,	
+-0.807086011616839680,	-0.807115532302105310,	-0.807145050969582440,	-0.807174567619196590,	-0.807204082250874370,	-0.807233594864541940,	-0.807263105460125470,	-0.807292614037551590,	
+-0.807322120596745800,	-0.807351625137635030,	-0.807381127660144910,	-0.807410628164202060,	-0.807440126649732530,	-0.807469623116662700,	-0.807499117564919210,	-0.807528609994427550,	
+-0.807558100405114330,	-0.807587588796906180,	-0.807617075169728800,	-0.807646559523508720,	-0.807676041858172210,	-0.807705522173645550,	-0.807735000469855470,	-0.807764476746727580,	
+-0.807793951004188490,	-0.807823423242164830,	-0.807852893460582310,	-0.807882361659367550,	-0.807911827838446840,	-0.807941291997746890,	-0.807970754137193440,	-0.808000214256713090,	
+-0.808029672356232460,	-0.808059128435677400,	-0.808088582494974510,	-0.808118034534050180,	-0.808147484552830810,	-0.808176932551242900,	-0.808206378529212510,	-0.808235822486666030,	
+-0.808265264423530420,	-0.808294704339731270,	-0.808324142235195330,	-0.808353578109849090,	-0.808383011963618950,	-0.808412443796431510,	-0.808441873608212620,	-0.808471301398889120,	
+-0.808500727168387720,	-0.808530150916634050,	-0.808559572643555160,	-0.808588992349077220,	-0.808618410033127180,	-0.808647825695630760,	-0.808677239336514810,	-0.808706650955706040,	
+-0.808736060553130410,	-0.808765468128714530,	-0.808794873682385010,	-0.808824277214068350,	-0.808853678723691180,	-0.808883078211179660,	-0.808912475676460410,	-0.808941871119460140,	
+-0.808971264540105040,	-0.809000655938321710,	-0.809030045314036880,	-0.809059432667176730,	-0.809088817997668410,	-0.809118201305437770,	-0.809147582590411860,	-0.809176961852516640,	
+-0.809206339091679160,	-0.809235714307825820,	-0.809265087500883110,	-0.809294458670777980,	-0.809323827817436500,	-0.809353194940785390,	-0.809382560040751490,	-0.809411923117261070,	
+-0.809441284170240750,	-0.809470643199617260,	-0.809500000205317090,	-0.809529355187267320,	-0.809558708145393770,	-0.809588059079623500,	-0.809617407989883350,	-0.809646754876099380,	
+-0.809676099738198540,	-0.809705442576107550,	-0.809734783389753130,	-0.809764122179061460,	-0.809793458943959490,	-0.809822793684374150,	-0.809852126400231630,	-0.809881457091458760,	
+-0.809910785757982250,	-0.809940112399728740,	-0.809969437016625160,	-0.809998759608597800,	-0.810028080175573590,	-0.810057398717479390,	-0.810086715234241360,	-0.810116029725786670,	
+-0.810145342192041820,	-0.810174652632933650,	-0.810203961048389100,	-0.810233267438334350,	-0.810262571802696450,	-0.810291874141402470,	-0.810321174454378460,	-0.810350472741551480,	
+-0.810379769002848360,	-0.810409063238196170,	-0.810438355447520960,	-0.810467645630749800,	-0.810496933787809960,	-0.810526219918627390,	-0.810555504023129370,	-0.810584786101242520,	
+-0.810614066152893660,	-0.810643344178009980,	-0.810672620176517640,	-0.810701894148343820,	-0.810731166093415450,	-0.810760436011658920,	-0.810789703903001310,	-0.810818969767369450,	
+-0.810848233604690160,	-0.810877495414890510,	-0.810906755197896900,	-0.810936012953636600,	-0.810965268682036110,	-0.810994522383022390,	-0.811023774056522370,	-0.811053023702462910,	
+-0.811082271320771150,	-0.811111516911373510,	-0.811140760474197030,	-0.811170002009168890,	-0.811199241516215470,	-0.811228478995263960,	-0.811257714446241280,	-0.811286947869074290,	
+-0.811316179263690260,	-0.811345408630015470,	-0.811374635967977210,	-0.811403861277502520,	-0.811433084558517930,	-0.811462305810950690,	-0.811491525034727660,	-0.811520742229776100,	
+-0.811549957396022430,	-0.811579170533393790,	-0.811608381641817590,	-0.811637590721220100,	-0.811666797771528610,	-0.811696002792670180,	-0.811725205784571750,	-0.811754406747160600,	
+-0.811783605680363120,	-0.811812802584106600,	-0.811841997458318420,	-0.811871190302924870,	-0.811900381117853450,	-0.811929569903031000,	-0.811958756658384680,	-0.811987941383841670,	
+-0.812017124079328580,	-0.812046304744772800,	-0.812075483380101380,	-0.812104659985240950,	-0.812133834560119010,	-0.812163007104662380,	-0.812192177618798470,	-0.812221346102453890,	
+-0.812250512555556030,	-0.812279676978032050,	-0.812308839369808690,	-0.812337999730813220,	-0.812367158060972700,	-0.812396314360214310,	-0.812425468628465320,	-0.812454620865652570,	
+-0.812483771071703110,	-0.812512919246544560,	-0.812542065390103430,	-0.812571209502307210,	-0.812600351583082860,	-0.812629491632357650,	-0.812658629650058970,	-0.812687765636113560,	
+-0.812716899590448900,	-0.812746031512991740,	-0.812775161403669570,	-0.812804289262409440,	-0.812833415089138530,	-0.812862538883784350,	-0.812891660646273720,	-0.812920780376533700,	
+-0.812949898074492140,	-0.812979013740075640,	-0.813008127373211490,	-0.813037238973827070,	-0.813066348541849450,	-0.813095456077206350,	-0.813124561579824270,	-0.813153665049630820,	
+-0.813182766486553520,	-0.813211865890518970,	-0.813240963261454790,	-0.813270058599288140,	-0.813299151903946640,	-0.813328243175357010,	-0.813357332413446880,	-0.813386419618143510,	
+-0.813415504789373970,	-0.813444587927065530,	-0.813473669031145710,	-0.813502748101541660,	-0.813531825138181120,	-0.813560900140990580,	-0.813589973109897890,	-0.813619044044830540,	
+-0.813648112945715370,	-0.813677179812479780,	-0.813706244645051370,	-0.813735307443357200,	-0.813764368207325120,	-0.813793426936881840,	-0.813822483631955310,	-0.813851538292472250,	
+-0.813880590918360400,	-0.813909641509547030,	-0.813938690065959540,	-0.813967736587525640,	-0.813996781074172060,	-0.814025823525826530,	-0.814054863942416770,	-0.814083902323869620,	
+-0.814112938670112580,	-0.814141972981073270,	-0.814171005256679070,	-0.814200035496857600,	-0.814229063701535690,	-0.814258089870641190,	-0.814287114004101810,	-0.814316136101844280,	
+-0.814345156163796440,	-0.814374174189885670,	-0.814403190180039480,	-0.814432204134185600,	-0.814461216052250970,	-0.814490225934163540,	-0.814519233779850250,	-0.814548239589238940,	
+-0.814577243362257010,	-0.814606245098831950,	-0.814635244798891490,	-0.814664242462362690,	-0.814693238089173380,	-0.814722231679251170,	-0.814751223232523030,	-0.814780212748916990,	
+-0.814809200228360340,	-0.814838185670780700,	-0.814867169076105790,	-0.814896150444262780,	-0.814925129775179390,	-0.814954107068783350,	-0.814983082325001940,	-0.815012055543762660,	
+-0.815041026724993340,	-0.815069995868621720,	-0.815098962974574850,	-0.815127928042780560,	-0.815156891073166690,	-0.815185852065660300,	-0.815214811020189330,	-0.815243767936681300,	
+-0.815272722815063910,	-0.815301675655264900,	-0.815330626457211440,	-0.815359575220831470,	-0.815388521946052820,	-0.815417466632802570,	-0.815446409281008640,	-0.815475349890598780,	
+-0.815504288461500470,	-0.815533224993641670,	-0.815562159486949660,	-0.815591091941352380,	-0.815620022356777220,	-0.815648950733151910,	-0.815677877070404290,	-0.815706801368461960,	
+-0.815735723627252880,	-0.815764643846704330,	-0.815793562026744020,	-0.815822478167300140,	-0.815851392268299720,	-0.815880304329670960,	-0.815909214351341340,	-0.815938122333238700,	
+-0.815967028275291110,	-0.815995932177425500,	-0.816024834039570270,	-0.816053733861653030,	-0.816082631643601290,	-0.816111527385342980,	-0.816140421086805850,	-0.816169312747917930,	
+-0.816198202368606410,	-0.816227089948799440,	-0.816255975488424990,	-0.816284858987410320,	-0.816313740445683500,	-0.816342619863172360,	-0.816371497239804730,	-0.816400372575508460,	
+-0.816429245870211150,	-0.816458117123840640,	-0.816486986336325100,	-0.816515853507591930,	-0.816544718637569060,	-0.816573581726184330,	-0.816602442773365690,	-0.816631301779041310,	
+-0.816660158743138240,	-0.816689013665584880,	-0.816717866546309180,	-0.816746717385238630,	-0.816775566182301290,	-0.816804412937425010,	-0.816833257650537940,	-0.816862100321567470,	
+-0.816890940950441790,	-0.816919779537088940,	-0.816948616081436430,	-0.816977450583412310,	-0.817006283042944650,	-0.817035113459961270,	-0.817063941834390350,	-0.817092768166159390,	
+-0.817121592455196440,	-0.817150414701429680,	-0.817179234904786720,	-0.817208053065195730,	-0.817236869182584540,	-0.817265683256881200,	-0.817294495288013900,	-0.817323305275910130,	
+-0.817352113220498280,	-0.817380919121705960,	-0.817409722979461240,	-0.817438524793692390,	-0.817467324564327140,	-0.817496122291293760,	-0.817524917974519870,	-0.817553711613933750,	
+-0.817582503209463570,	-0.817611292761036830,	-0.817640080268581930,	-0.817668865732026680,	-0.817697649151299390,	-0.817726430526328320,	-0.817755209857040750,	-0.817783987143365200,	
+-0.817812762385229930,	-0.817841535582562560,	-0.817870306735291370,	-0.817899075843344310,	-0.817927842906649880,	-0.817956607925135580,	-0.817985370898729800,	-0.818014131827360820,	
+-0.818042890710956260,	-0.818071647549444390,	-0.818100402342753500,	-0.818129155090811630,	-0.818157905793546970,	-0.818186654450887450,	-0.818215401062761250,	-0.818244145629096750,	
+-0.818272888149821690,	-0.818301628624864330,	-0.818330367054152960,	-0.818359103437615750,	-0.818387837775180980,	-0.818416570066776260,	-0.818445300312330200,	-0.818474028511771200,	
+-0.818502754665026750,	-0.818531478772025480,	-0.818560200832695540,	-0.818588920846965330,	-0.818617638814762570,	-0.818646354736015660,	-0.818675068610653200,	-0.818703780438602810,	
+-0.818732490219792890,	-0.818761197954151810,	-0.818789903641607750,	-0.818818607282089110,	-0.818847308875523710,	-0.818876008421840050,	-0.818904705920966650,	-0.818933401372831220,	
+-0.818962094777362370,	-0.818990786134488170,	-0.819019475444137000,	-0.819048162706237480,	-0.819076847920717220,	-0.819105531087505170,	-0.819134212206528930,	-0.819162891277717240,	
+-0.819191568300998260,	-0.819220243276300500,	-0.819248916203552220,	-0.819277587082681500,	-0.819306255913616830,	-0.819334922696286720,	-0.819363587430618990,	-0.819392250116542380,	
+-0.819420910753985150,	-0.819449569342875610,	-0.819478225883142340,	-0.819506880374713420,	-0.819535532817517120,	-0.819564183211482390,	-0.819592831556536840,	-0.819621477852609300,	
+-0.819650122099627950,	-0.819678764297521620,	-0.819707404446218150,	-0.819736042545646140,	-0.819764678595734320,	-0.819793312596410530,	-0.819821944547603380,	-0.819850574449241480,	
+-0.819879202301253110,	-0.819907828103566880,	-0.819936451856110970,	-0.819965073558813870,	-0.819993693211604310,	-0.820022310814410350,	-0.820050926367160480,	-0.820079539869783440,	
+-0.820108151322207490,	-0.820136760724361480,	-0.820165368076173240,	-0.820193973377571610,	-0.820222576628485190,	-0.820251177828842160,	-0.820279776978571240,	-0.820308374077600820,	
+-0.820336969125859740,	-0.820365562123275940,	-0.820394153069778250,	-0.820422741965295520,	-0.820451328809755580,	-0.820479913603087360,	-0.820508496345219380,	-0.820537077036080030,	
+-0.820565655675598360,	-0.820594232263702320,	-0.820622806800320630,	-0.820651379285382230,	-0.820679949718815080,	-0.820708518100548120,	-0.820737084430509740,	-0.820765648708628780,	
+-0.820794210934833960,	-0.820822771109053220,	-0.820851329231215950,	-0.820879885301250000,	-0.820908439319084420,	-0.820936991284647700,	-0.820965541197868460,	-0.820994089058675660,	
+-0.821022634866997450,	-0.821051178622762560,	-0.821079720325900040,	-0.821108259976337960,	-0.821136797574005150,	-0.821165333118830440,	-0.821193866610742340,	-0.821222398049669790,	
+-0.821250927435541070,	-0.821279454768285010,	-0.821307980047830570,	-0.821336503274106010,	-0.821365024447040070,	-0.821393543566561580,	-0.821422060632599480,	-0.821450575645082060,	
+-0.821479088603938150,	-0.821507599509096800,	-0.821536108360486180,	-0.821564615158035250,	-0.821593119901672830,	-0.821621622591327540,	-0.821650123226928540,	-0.821678621808403900,	
+-0.821707118335682770,	-0.821735612808694120,	-0.821764105227366090,	-0.821792595591627870,	-0.821821083901408180,	-0.821849570156635730,	-0.821878054357239600,	-0.821906536503148040,	
+-0.821935016594290250,	-0.821963494630595040,	-0.821991970611990920,	-0.822020444538406950,	-0.822048916409771730,	-0.822077386226014560,	-0.822105853987063600,	-0.822134319692848110,	
+-0.822162783343297070,	-0.822191244938338730,	-0.822219704477902270,	-0.822248161961916630,	-0.822276617390310550,	-0.822305070763013180,	-0.822333522079952810,	-0.822361971341058710,	
+-0.822390418546259940,	-0.822418863695484890,	-0.822447306788662620,	-0.822475747825722190,	-0.822504186806592320,	-0.822532623731202170,	-0.822561058599480250,	-0.822589491411355960,	
+-0.822617922166757780,	-0.822646350865614660,	-0.822674777507855670,	-0.822703202093409750,	-0.822731624622206170,	-0.822760045094173220,	-0.822788463509240060,	-0.822816879867336090,	
+-0.822845294168389700,	-0.822873706412330040,	-0.822902116599086080,	-0.822930524728586850,	-0.822958930800761550,	-0.822987334815538650,	-0.823015736772847450,	-0.823044136672617220,	
+-0.823072534514776350,	-0.823100930299254130,	-0.823129324025979600,	-0.823157715694881940,	-0.823186105305889870,	-0.823214492858932450,	-0.823242878353939060,	-0.823271261790838200,	
+-0.823299643169559170,	-0.823328022490031120,	-0.823356399752183000,	-0.823384774955944090,	-0.823413148101243000,	-0.823441519188009010,	-0.823469888216171510,	-0.823498255185659000,	
+-0.823526620096400990,	-0.823554982948326300,	-0.823583343741364100,	-0.823611702475443910,	-0.823640059150494210,	-0.823668413766444620,	-0.823696766323223640,	-0.823725116820760880,	
+-0.823753465258985180,	-0.823781811637825930,	-0.823810155957212410,	-0.823838498217073110,	-0.823866838417337650,	-0.823895176557935430,	-0.823923512638794930,	-0.823951846659845670,	
+-0.823980178621016800,	-0.824008508522237500,	-0.824036836363437160,	-0.824065162144544390,	-0.824093485865488810,	-0.824121807526199790,	-0.824150127126605960,	-0.824178444666636810,	
+-0.824206760146221520,	-0.824235073565289690,	-0.824263384923769830,	-0.824291694221591540,	-0.824320001458684230,	-0.824348306634976710,	-0.824376609750398390,	-0.824404910804878540,	
+-0.824433209798346440,	-0.824461506730731600,	-0.824489801601962610,	-0.824518094411969330,	-0.824546385160680910,	-0.824574673848026300,	-0.824602960473935000,	-0.824631245038336290,	
+-0.824659527541159560,	-0.824687807982334210,	-0.824716086361789060,	-0.824744362679453720,	-0.824772636935257710,	-0.824800909129129840,	-0.824829179260999750,	-0.824857447330796690,	
+-0.824885713338450290,	-0.824913977283889270,	-0.824942239167043350,	-0.824970498987842140,	-0.824998756746214370,	-0.825027012442089650,	-0.825055266075397480,	-0.825083517646067240,	
+-0.825111767154028340,	-0.825140014599209710,	-0.825168259981541200,	-0.825196503300952180,	-0.825224744557371710,	-0.825252983750729310,	-0.825281220880954570,	-0.825309455947976670,	
+-0.825337688951725430,	-0.825365919892129710,	-0.825394148769119430,	-0.825422375582623440,	-0.825450600332571670,	-0.825478823018893300,	-0.825507043641517950,	-0.825535262200375100,	
+-0.825563478695394040,	-0.825591693126504160,	-0.825619905493635290,	-0.825648115796716490,	-0.825676324035677260,	-0.825704530210447320,	-0.825732734320956060,	-0.825760936367133210,	
+-0.825789136348907830,	-0.825817334266209510,	-0.825845530118968110,	-0.825873723907112670,	-0.825901915630572910,	-0.825930105289278350,	-0.825958292883158810,	-0.825986478412143230,	
+-0.826014661876161460,	-0.826042843275143320,	-0.826071022609017880,	-0.826099199877714850,	-0.826127375081163740,	-0.826155548219294270,	-0.826183719292036160,	-0.826211888299318460,	
+-0.826240055241071140,	-0.826268220117223780,	-0.826296382927705800,	-0.826324543672446680,	-0.826352702351376370,	-0.826380858964424150,	-0.826409013511520190,	-0.826437165992593310,	
+-0.826465316407573590,	-0.826493464756390850,	-0.826521611038974150,	-0.826549755255253430,	-0.826577897405158300,	-0.826606037488618720,	-0.826634175505563840,	-0.826662311455923390,	
+-0.826690445339627540,	-0.826718577156605240,	-0.826746706906786530,	-0.826774834590101040,	-0.826802960206478480,	-0.826831083755848790,	-0.826859205238141160,	-0.826887324653285400,	
+-0.826915442001211700,	-0.826943557281849100,	-0.826971670495127540,	-0.826999781640976870,	-0.827027890719326810,	-0.827055997730107180,	-0.827084102673247390,	-0.827112205548677480,	
+-0.827140306356326850,	-0.827168405096125550,	-0.827196501768003080,	-0.827224596371889500,	-0.827252688907714640,	-0.827280779375407670,	-0.827308867774898870,	-0.827336954106118180,	
+-0.827365038368994780,	-0.827393120563458930,	-0.827421200689440140,	-0.827449278746868360,	-0.827477354735673630,	-0.827505428655785360,	-0.827533500507133370,	-0.827561570289648050,	
+-0.827589638003258350,	-0.827617703647894780,	-0.827645767223486820,	-0.827673828729964640,	-0.827701888167257760,	-0.827729945535296110,	-0.827758000834009850,	-0.827786054063328280,	
+-0.827814105223181660,	-0.827842154313499720,	-0.827870201334212520,	-0.827898246285249880,	-0.827926289166541540,	-0.827954329978017320,	-0.827982368719607620,	-0.828010405391241820,	
+-0.828038439992849870,	-0.828066472524361830,	-0.828094502985707640,	-0.828122531376817460,	-0.828150557697620690,	-0.828178581948047610,	-0.828206604128028270,	-0.828234624237492060,	
+-0.828262642276369480,	-0.828290658244590140,	-0.828318672142084430,	-0.828346683968781860,	-0.828374693724612590,	-0.828402701409506780,	-0.828430707023393940,	-0.828458710566204350,	
+-0.828486712037868060,	-0.828514711438314900,	-0.828542708767475160,	-0.828570704025278550,	-0.828598697211655130,	-0.828626688326535190,	-0.828654677369848210,	-0.828682664341524710,	
+-0.828710649241494400,	-0.828738632069687560,	-0.828766612826034250,	-0.828794591510464310,	-0.828822568122908110,	-0.828850542663295160,	-0.828878515131555970,	-0.828906485527620470,	
+-0.828934453851418730,	-0.828962420102881010,	-0.828990384281937160,	-0.829018346388517240,	-0.829046306422551730,	-0.829074264383970250,	-0.829102220272703080,	-0.829130174088680280,	
+-0.829158125831832130,	-0.829186075502088890,	-0.829214023099380300,	-0.829241968623636530,	-0.829269912074788170,	-0.829297853452764630,	-0.829325792757496630,	-0.829353729988914100,	
+-0.829381665146947440,	-0.829409598231526490,	-0.829437529242581410,	-0.829465458180042800,	-0.829493385043840290,	-0.829521309833904370,	-0.829549232550165110,	-0.829577153192552870,	
+-0.829605071760997960,	-0.829632988255430080,	-0.829660902675779740,	-0.829688815021977330,	-0.829716725293952680,	-0.829744633491636300,	-0.829772539614958230,	-0.829800443663848860,	
+-0.829828345638238600,	-0.829856245538057260,	-0.829884143363235350,	-0.829912039113703260,	-0.829939932789390820,	-0.829967824390228540,	-0.829995713916146790,	-0.830023601367075870,	
+-0.830051486742945820,	-0.830079370043686930,	-0.830107251269230020,	-0.830135130419504600,	-0.830163007494441390,	-0.830190882493970770,	-0.830218755418022810,	-0.830246626266528230,	
+-0.830274495039416860,	-0.830302361736619310,	-0.830330226358066080,	-0.830358088903686900,	-0.830385949373412590,	-0.830413807767173440,	-0.830441664084899720,	-0.830469518326522160,	
+-0.830497370491970480,	-0.830525220581175730,	-0.830553068594067520,	-0.830580914530576810,	-0.830608758390633750,	-0.830636600174168740,	-0.830664439881112490,	-0.830692277511394960,	
+-0.830720113064946640,	-0.830747946541698370,	-0.830775777941579970,	-0.830803607264522070,	-0.830831434510455270,	-0.830859259679309740,	-0.830887082771016420,	-0.830914903785505030,	
+-0.830942722722706420,	-0.830970539582551290,	-0.830998354364969600,	-0.831026167069891960,	-0.831053977697248980,	-0.831081786246971270,	-0.831109592718988770,	-0.831137397113232310,	
+-0.831165199429632630,	-0.831192999668119770,	-0.831220797828624350,	-0.831248593911076970,	-0.831276387915408030,	-0.831304179841548360,	-0.831331969689428130,	-0.831359757458977830,	
+-0.831387543150128530,	-0.831415326762810050,	-0.831443108296953230,	-0.831470887752488670,	-0.831498665129346890,	-0.831526440427458600,	-0.831554213646754080,	-0.831581984787164270,	
+-0.831609753848619130,	-0.831637520831049800,	-0.831665285734386470,	-0.831693048558560080,	-0.831720809303501230,	-0.831748567969140100,	-0.831776324555407620,	-0.831804079062234520,	
+-0.831831831489551090,	-0.831859581837287920,	-0.831887330105375860,	-0.831915076293745500,	-0.831942820402327700,	-0.831970562431052500,	-0.831998302379851060,	-0.832026040248654010,	
+-0.832053776037391610,	-0.832081509745994820,	-0.832109241374394240,	-0.832136970922520700,	-0.832164698390304600,	-0.832192423777676770,	-0.832220147084568040,	-0.832247868310908800,	
+-0.832275587456629770,	-0.832303304521661900,	-0.832331019505935690,	-0.832358732409382180,	-0.832386443231931560,	-0.832414151973514870,	-0.832441858634063060,	-0.832469563213506400,	
+-0.832497265711775740,	-0.832524966128802000,	-0.832552664464515810,	-0.832580360718848220,	-0.832608054891729400,	-0.832635746983090510,	-0.832663436992862490,	-0.832691124920975630,	
+-0.832718810767360980,	-0.832746494531949380,	-0.832774176214671650,	-0.832801855815458290,	-0.832829533334240260,	-0.832857208770948710,	-0.832884882125513810,	-0.832912553397866740,	
+-0.832940222587938320,	-0.832967889695659270,	-0.832995554720960760,	-0.833023217663773190,	-0.833050878524027590,	-0.833078537301654930,	-0.833106193996585700,	-0.833133848608751060,	
+-0.833161501138081740,	-0.833189151584508680,	-0.833216799947963050,	-0.833244446228375120,	-0.833272090425676290,	-0.833299732539797060,	-0.833327372570668360,	-0.833355010518221360,	
+-0.833382646382386790,	-0.833410280163095820,	-0.833437911860279050,	-0.833465541473867310,	-0.833493169003792110,	-0.833520794449983620,	-0.833548417812373210,	-0.833576039090891730,	
+-0.833603658285470230,	-0.833631275396039760,	-0.833658890422530830,	-0.833686503364874710,	-0.833714114223002570,	-0.833741722996844900,	-0.833769329686332990,	-0.833796934291397670,	
+-0.833824536811970330,	-0.833852137247981350,	-0.833879735599362020,	-0.833907331866043600,	-0.833934926047956600,	-0.833962518145032420,	-0.833990108157201760,	-0.834017696084395910,	
+-0.834045281926546030,	-0.834072865683582740,	-0.834100447355437310,	-0.834128026942040910,	-0.834155604443324260,	-0.834183179859218640,	-0.834210753189654990,	-0.834238324434564580,	
+-0.834265893593878480,	-0.834293460667527410,	-0.834321025655442750,	-0.834348588557555780,	-0.834376149373797000,	-0.834403708104097920,	-0.834431264748389580,	-0.834458819306603260,	
+-0.834486371778669690,	-0.834513922164520140,	-0.834541470464086110,	-0.834569016677298100,	-0.834596560804087620,	-0.834624102844385710,	-0.834651642798123540,	-0.834679180665232500,	
+-0.834706716445643200,	-0.834734250139287150,	-0.834761781746095720,	-0.834789311265999650,	-0.834816838698930310,	-0.834844364044818770,	-0.834871887303596400,	-0.834899408475194500,	
+-0.834926927559543900,	-0.834954444556576190,	-0.834981959466222110,	-0.835009472288413160,	-0.835036983023080490,	-0.835064491670155400,	-0.835091998229569370,	-0.835119502701253010,	
+-0.835147005085137950,	-0.835174505381155560,	-0.835202003589236690,	-0.835229499709312820,	-0.835256993741315230,	-0.835284485685175100,	-0.835311975540824040,	-0.835339463308192860,	
+-0.835366948987212980,	-0.835394432577815870,	-0.835421914079932600,	-0.835449393493494450,	-0.835476870818432800,	-0.835504346054679160,	-0.835531819202164570,	-0.835559290260820320,	
+-0.835586759230578120,	-0.835614226111368820,	-0.835641690903123900,	-0.835669153605774760,	-0.835696614219252680,	-0.835724072743489480,	-0.835751529178415660,	-0.835778983523963180,	
+-0.835806435780063420,	-0.835833885946647310,	-0.835861334023646490,	-0.835888780010992320,	-0.835916223908616200,	-0.835943665716449850,	-0.835971105434423990,	-0.835998543062470350,	
+-0.836025978600520750,	-0.836053412048505810,	-0.836080843406357350,	-0.836108272674006890,	-0.836135699851385920,	-0.836163124938425480,	-0.836190547935057200,	-0.836217968841212800,	
+-0.836245387656823210,	-0.836272804381820170,	-0.836300219016135160,	-0.836327631559699580,	-0.836355042012445150,	-0.836382450374302920,	-0.836409856645204510,	-0.836437260825081740,	
+-0.836464662913865450,	-0.836492062911487700,	-0.836519460817879650,	-0.836546856632973010,	-0.836574250356699410,	-0.836601641988990010,	-0.836629031529776750,	-0.836656418978990680,	
+-0.836683804336563530,	-0.836711187602426800,	-0.836738568776512200,	-0.836765947858751360,	-0.836793324849075540,	-0.836820699747416240,	-0.836848072553705520,	-0.836875443267874330,	
+-0.836902811889854600,	-0.836930178419577840,	-0.836957542856975540,	-0.836984905201979660,	-0.837012265454521340,	-0.837039623614532320,	-0.837066979681944430,	-0.837094333656688950,	
+-0.837121685538697590,	-0.837149035327901970,	-0.837176383024234030,	-0.837203728627624930,	-0.837231072138006520,	-0.837258413555310610,	-0.837285752879468490,	-0.837313090110411880,	
+-0.837340425248072620,	-0.837367758292382300,	-0.837395089243272770,	-0.837422418100675410,	-0.837449744864521950,	-0.837477069534744320,	-0.837504392111273810,	-0.837531712594042240,	
+-0.837559030982981460,	-0.837586347278023060,	-0.837613661479099100,	-0.837640973586140760,	-0.837668283599079850,	-0.837695591517848560,	-0.837722897342378150,	-0.837750201072600340,	
+-0.837777502708447090,	-0.837804802249850320,	-0.837832099696741330,	-0.837859395049052050,	-0.837886688306714530,	-0.837913979469660060,	-0.837941268537820690,	-0.837968555511128140,	
+-0.837995840389514140,	-0.838023123172910830,	-0.838050403861249400,	-0.838077682454462010,	-0.838104958952480610,	-0.838132233355236680,	-0.838159505662662060,	-0.838186775874688710,	
+-0.838214043991248440,	-0.838241310012273310,	-0.838268573937694610,	-0.838295835767444820,	-0.838323095501455120,	-0.838350353139657670,	-0.838377608681984300,	-0.838404862128367070,	
+-0.838432113478737810,	-0.838459362733028010,	-0.838486609891169850,	-0.838513854953095380,	-0.838541097918735990,	-0.838568338788023950,	-0.838595577560890980,	-0.838622814237269140,	
+-0.838650048817090490,	-0.838677281300286400,	-0.838704511686789170,	-0.838731739976530940,	-0.838758966169443120,	-0.838786190265457860,	-0.838813412264507010,	-0.838840632166523050,	
+-0.838867849971437150,	-0.838895065679181710,	-0.838922279289688770,	-0.838949490802889940,	-0.838976700218717400,	-0.839003907537103080,	-0.839031112757978930,	-0.839058315881277330,	
+-0.839085516906929670,	-0.839112715834868240,	-0.839139912665025190,	-0.839167107397332130,	-0.839194300031721350,	-0.839221490568124890,	-0.839248679006474600,	-0.839275865346702840,	
+-0.839303049588741250,	-0.839330231732522190,	-0.839357411777977400,	-0.839384589725039040,	-0.839411765573639170,	-0.839438939323709940,	-0.839466110975183640,	-0.839493280527991770,	
+-0.839520447982066600,	-0.839547613337340740,	-0.839574776593745460,	-0.839601937751213280,	-0.839629096809676350,	-0.839656253769066610,	-0.839683408629316450,	-0.839710561390357490,	
+-0.839737712052122220,	-0.839764860614542810,	-0.839792007077551080,	-0.839819151441079330,	-0.839846293705059700,	-0.839873433869424590,	-0.839900571934105610,	-0.839927707899035260,	
+-0.839954841764145810,	-0.839981973529369100,	-0.840009103194637400,	-0.840036230759882980,	-0.840063356225037920,	-0.840090479590034690,	-0.840117600854805140,	-0.840144720019281530,	
+-0.840171837083396380,	-0.840198952047081280,	-0.840226064910268970,	-0.840253175672891370,	-0.840280284334880890,	-0.840307390896170010,	-0.840334495356690250,	-0.840361597716374310,	
+-0.840388697975154700,	-0.840415796132963020,	-0.840442892189731890,	-0.840469986145393590,	-0.840497077999880490,	-0.840524167753124440,	-0.840551255405058040,	-0.840578340955613680,	
+-0.840605424404723190,	-0.840632505752319180,	-0.840659584998333930,	-0.840686662142699710,	-0.840713737185349030,	-0.840740810126213820,	-0.840767880965226590,	-0.840794949702319940,	
+-0.840822016337425590,	-0.840849080870476160,	-0.840876143301404140,	-0.840903203630141700,	-0.840930261856621560,	-0.840957317980775440,	-0.840984372002536280,	-0.841011423921836030,	
+-0.841038473738607180,	-0.841065521452782020,	-0.841092567064293250,	-0.841119610573073160,	-0.841146651979053920,	-0.841173691282168010,	-0.841200728482348060,	-0.841227763579526000,	
+-0.841254796573634670,	-0.841281827464606340,	-0.841308856252373390,	-0.841335882936868560,	-0.841362907518023670,	-0.841389929995771670,	-0.841416950370045050,	-0.841443968640775750,	
+-0.841470984807896620,	-0.841497998871339910,	-0.841525010831038260,	-0.841552020686924360,	-0.841579028438930180,	-0.841606034086988640,	-0.841633037631031700,	-0.841660039070992290,	
+-0.841687038406802700,	-0.841714035638395530,	-0.841741030765703280,	-0.841768023788658670,	-0.841795014707194090,	-0.841822003521241590,	-0.841848990230734230,	-0.841875974835604280,	
+-0.841902957335784460,	-0.841929937731207280,	-0.841956916021805450,	-0.841983892207511020,	-0.842010866288257160,	-0.842037838263975940,	-0.842064808134600050,	-0.842091775900062120,	
+-0.842118741560294870,	-0.842145705115230680,	-0.842172666564802500,	-0.842199625908942370,	-0.842226583147583470,	-0.842253538280657850,	-0.842280491308098340,	-0.842307442229837670,	
+-0.842334391045808430,	-0.842361337755943350,	-0.842388282360174710,	-0.842415224858435670,	-0.842442165250658290,	-0.842469103536775510,	-0.842496039716719940,	-0.842522973790424290,	
+-0.842549905757821180,	-0.842576835618843560,	-0.842603763373423580,	-0.842630689021494520,	-0.842657612562988430,	-0.842684533997838270,	-0.842711453325976860,	-0.842738370547336800,	
+-0.842765285661850830,	-0.842792198669451880,	-0.842819109570072110,	-0.842846018363644920,	-0.842872925050102360,	-0.842899829629377480,	-0.842926732101403120,	-0.842953632466111880,	
+-0.842980530723436820,	-0.843007426873310100,	-0.843034320915665210,	-0.843061212850434120,	-0.843088102677550080,	-0.843114990396945820,	-0.843141876008553950,	-0.843168759512307520,	
+-0.843195640908139370,	-0.843222520195981980,	-0.843249397375768430,	-0.843276272447431200,	-0.843303145410903230,	-0.843330016266117370,	-0.843356885013006540,	-0.843383751651503480,	
+-0.843410616181541340,	-0.843437478603052520,	-0.843464338915969840,	-0.843491197120226350,	-0.843518053215754790,	-0.843544907202488200,	-0.843571759080359310,	-0.843598608849301160,	
+-0.843625456509246360,	-0.843652302060128090,	-0.843679145501878950,	-0.843705986834431760,	-0.843732826057719710,	-0.843759663171675610,	-0.843786498176232410,	-0.843813331071323060,	
+-0.843840161856880160,	-0.843866990532837200,	-0.843893817099126480,	-0.843920641555681250,	-0.843947463902434250,	-0.843974284139318740,	-0.844001102266267790,	-0.844027918283213770,	
+-0.844054732190090200,	-0.844081543986829550,	-0.844108353673365120,	-0.844135161249629730,	-0.844161966715556430,	-0.844188770071078290,	-0.844215571316128340,	-0.844242370450639320,	
+-0.844269167474544610,	-0.844295962387776710,	-0.844322755190268890,	-0.844349545881954210,	-0.844376334462765720,	-0.844403120932636360,	-0.844429905291499420,	-0.844456687539287380,	
+-0.844483467675933960,	-0.844510245701371680,	-0.844537021615533680,	-0.844563795418353250,	-0.844590567109763210,	-0.844617336689697070,	-0.844644104158087330,	-0.844670869514867580,	
+-0.844697632759970340,	-0.844724393893329100,	-0.844751152914876900,	-0.844777909824546700,	-0.844804664622271880,	-0.844831417307985500,	-0.844858167881620380,	-0.844884916343110140,	
+-0.844911662692387270,	-0.844938406929385270,	-0.844965149054037300,	-0.844991889066276540,	-0.845018626966035910,	-0.845045362753249040,	-0.845072096427848640,	-0.845098827989767880,	
+-0.845125557438940020,	-0.845152284775298250,	-0.845179009998775820,	-0.845205733109305800,	-0.845232454106821680,	-0.845259172991256190,	-0.845285889762543040,	-0.845312604420614950,	
+-0.845339316965405320,	-0.845366027396847410,	-0.845392735714874390,	-0.845419441919419530,	-0.845446146010416340,	-0.845472847987797650,	-0.845499547851496950,	-0.845526245601447180,	
+-0.845552941237581730,	-0.845579634759834000,	-0.845606326168137130,	-0.845633015462424750,	-0.845659702642629570,	-0.845686387708685320,	-0.845713070660524920,	-0.845739751498081780,	
+-0.845766430221289390,	-0.845793106830080800,	-0.845819781324389510,	-0.845846453704149010,	-0.845873123969292040,	-0.845899792119752640,	-0.845926458155463410,	-0.845953122076358090,	
+-0.845979783882369940,	-0.846006443573432350,	-0.846033101149478610,	-0.846059756610442410,	-0.846086409956256610,	-0.846113061186854920,	-0.846139710302170390,	-0.846166357302136630,	
+-0.846193002186686920,	-0.846219644955754750,	-0.846246285609273620,	-0.846272924147176590,	-0.846299560569397480,	-0.846326194875869240,	-0.846352827066525590,	-0.846379457141299810,	
+-0.846406085100125270,	-0.846432710942935710,	-0.846459334669664500,	-0.846485956280244700,	-0.846512575774610370,	-0.846539193152694210,	-0.846565808414430190,	-0.846592421559751560,	
+-0.846619032588591950,	-0.846645641500884950,	-0.846672248296563620,	-0.846698852975561910,	-0.846725455537812870,	-0.846752055983250100,	-0.846778654311807210,	-0.846805250523417710,	
+-0.846831844618015190,	-0.846858436595533170,	-0.846885026455904800,	-0.846911614199064130,	-0.846938199824944230,	-0.846964783333478800,	-0.846991364724601460,	-0.847017943998245700,	
+-0.847044521154345030,	-0.847071096192833270,	-0.847097669113643590,	-0.847124239916709930,	-0.847150808601965450,	-0.847177375169343990,	-0.847203939618779160,	-0.847230501950204330,	
+-0.847257062163553560,	-0.847283620258759810,	-0.847310176235757330,	-0.847336730094479180,	-0.847363281834859210,	-0.847389831456831000,	-0.847416378960328180,	-0.847442924345284450,	
+-0.847469467611633660,	-0.847496008759308970,	-0.847522547788244540,	-0.847549084698373420,	-0.847575619489629560,	-0.847602152161946790,	-0.847628682715258490,	-0.847655211149498600,	
+-0.847681737464600850,	-0.847708261660498510,	-0.847734783737125850,	-0.847761303694415820,	-0.847787821532302700,	-0.847814337250719970,	-0.847840850849601370,	-0.847867362328880940,	
+-0.847893871688491840,	-0.847920378928368250,	-0.847946884048443540,	-0.847973387048651550,	-0.847999887928926110,	-0.848026386689201050,	-0.848052883329409870,	-0.848079377849486840,	
+-0.848105870249365120,	-0.848132360528978890,	-0.848158848688261520,	-0.848185334727147190,	-0.848211818645569380,	-0.848238300443462050,	-0.848264780120759230,	-0.848291257677394110,	
+-0.848317733113301160,	-0.848344206428413680,	-0.848370677622665600,	-0.848397146695990980,	-0.848423613648323420,	-0.848450078479596750,	-0.848476541189745140,	-0.848503001778702080,	
+-0.848529460246401520,	-0.848555916592777290,	-0.848582370817763110,	-0.848608822921293140,	-0.848635272903300990,	-0.848661720763720710,	-0.848688166502486350,	-0.848714610119531420,	
+-0.848741051614790190,	-0.848767490988196040,	-0.848793928239683140,	-0.848820363369185430,	-0.848846796376636850,	-0.848873227261971450,	-0.848899656025122850,	-0.848926082666025210,	
+-0.848952507184612240,	-0.848978929580818000,	-0.849005349854576320,	-0.849031768005821360,	-0.849058184034486960,	-0.849084597940507390,	-0.849111009723816030,	-0.849137419384347390,	
+-0.849163826922034960,	-0.849190232336813010,	-0.849216635628615490,	-0.849243036797376340,	-0.849269435843029610,	-0.849295832765509460,	-0.849322227564749840,	-0.849348620240684250,	
+-0.849375010793247290,	-0.849401399222372680,	-0.849427785527994690,	-0.849454169710047170,	-0.849480551768464380,	-0.849506931703180150,	-0.849533309514128640,	-0.849559685201243700,	
+-0.849586058764459580,	-0.849612430203710360,	-0.849638799518929950,	-0.849665166710052660,	-0.849691531777012620,	-0.849717894719743460,	-0.849744255538179890,	-0.849770614232255420,	
+-0.849796970801904420,	-0.849823325247060950,	-0.849849677567659170,	-0.849876027763633470,	-0.849902375834917460,	-0.849928721781445740,	-0.849955065603152040,	-0.849981407299970630,	
+-0.850007746871835670,	-0.850034084318681330,	-0.850060419640441770,	-0.850086752837051480,	-0.850113083908444090,	-0.850139412854554080,	-0.850165739675315390,	-0.850192064370662410,	
+-0.850218386940529200,	-0.850244707384850030,	-0.850271025703559060,	-0.850297341896590900,	-0.850323655963878930,	-0.850349967905358220,	-0.850376277720962360,	-0.850402585410625740,	
+-0.850428890974282650,	-0.850455194411867340,	-0.850481495723314330,	-0.850507794908557320,	-0.850534091967531050,	-0.850560386900169330,	-0.850586679706406560,	-0.850612970386177230,	
+-0.850639258939415390,	-0.850665545366055430,	-0.850691829666031850,	-0.850718111839278370,	-0.850744391885729920,	-0.850770669805320230,	-0.850796945597983910,	-0.850823219263655230,	
+-0.850849490802268460,	-0.850875760213757990,	-0.850902027498058320,	-0.850928292655103610,	-0.850954555684828030,	-0.850980816587165960,	-0.851007075362051780,	-0.851033332009420000,	
+-0.851059586529204880,	-0.851085838921341040,	-0.851112089185762310,	-0.851138337322403630,	-0.851164583331198930,	-0.851190827212082720,	-0.851217068964989390,	-0.851243308589853420,	
+-0.851269546086609210,	-0.851295781455191360,	-0.851322014695533810,	-0.851348245807571510,	-0.851374474791238290,	-0.851400701646468970,	-0.851426926373197830,	-0.851453148971359370,	
+-0.851479369440888310,	-0.851505587781718590,	-0.851531803993785030,	-0.851558018077021810,	-0.851584230031363630,	-0.851610439856744780,	-0.851636647553099760,	-0.851662853120363270,	
+-0.851689056558469830,	-0.851715257867353470,	-0.851741457046949260,	-0.851767654097191130,	-0.851793849018013920,	-0.851820041809352000,	-0.851846232471140000,	-0.851872421003312510,	
+-0.851898607405804030,	-0.851924791678548950,	-0.851950973821482100,	-0.851977153834537540,	-0.852003331717650080,	-0.852029507470754340,	-0.852055681093784820,	-0.852081852586676350,	
+-0.852108021949362970,	-0.852134189181779860,	-0.852160354283860940,	-0.852186517255541180,	-0.852212678096755050,	-0.852238836807437390,	-0.852264993387522480,	-0.852291147836945370,	
+-0.852317300155640220,	-0.852343450343541980,	-0.852369598400584900,	-0.852395744326703840,	-0.852421888121833390,	-0.852448029785908280,	-0.852474169318863110,	-0.852500306720632710,	
+-0.852526441991151460,	-0.852552575130353980,	-0.852578706138174990,	-0.852604835014549310,	-0.852630961759411440,	-0.852657086372696220,	-0.852683208854338570,	-0.852709329204272560,	
+-0.852735447422433570,	-0.852761563508755650,	-0.852787677463173850,	-0.852813789285622900,	-0.852839898976037400,	-0.852866006534352180,	-0.852892111960502300,	-0.852918215254421690,	
+-0.852944316416045960,	-0.852970415445309050,	-0.852996512342146240,	-0.853022607106492030,	-0.853048699738281350,	-0.853074790237449250,	-0.853100878603929800,	-0.853126964837658490,	
+-0.853153048938569470,	-0.853179130906597800,	-0.853205210741678320,	-0.853231288443745850,	-0.853257364012735220,	-0.853283437448581370,	-0.853309508751218580,	-0.853335577920582460,	
+-0.853361644956607050,	-0.853387709859227410,	-0.853413772628378700,	-0.853439833263995420,	-0.853465891766012620,	-0.853491948134365350,	-0.853518002368987890,	-0.853544054469815740,	
+-0.853570104436783160,	-0.853596152269825330,	-0.853622197968877170,	-0.853648241533873420,	-0.853674282964749340,	-0.853700322261439330,	-0.853726359423878760,	-0.853752394452002130,	
+-0.853778427345744380,	-0.853804458105040690,	-0.853830486729825750,	-0.853856513220034640,	-0.853882537575602510,	-0.853908559796463740,	-0.853934579882553830,	-0.853960597833807180,	
+-0.853986613650159150,	-0.854012627331544480,	-0.854038638877898330,	-0.854064648289155740,	-0.854090655565251320,	-0.854116660706120580,	-0.854142663711697890,	-0.854168664581918420,	
+-0.854194663316717450,	-0.854220659916029800,	-0.854246654379790420,	-0.854272646707934790,	-0.854298636900397200,	-0.854324624957113250,	-0.854350610878017450,	-0.854376594663045270,	
+-0.854402576312131460,	-0.854428555825211270,	-0.854454533202219760,	-0.854480508443092090,	-0.854506481547762880,	-0.854532452516167720,	-0.854558421348241230,	-0.854584388043918670,	
+-0.854610352603135110,	-0.854636315025825710,	-0.854662275311925730,	-0.854688233461369910,	-0.854714189474093610,	-0.854740143350031680,	-0.854766095089119380,	-0.854792044691291890,	
+-0.854817992156484240,	-0.854843937484631610,	-0.854869880675669380,	-0.854895821729532160,	-0.854921760646155660,	-0.854947697425474500,	-0.854973632067424160,	-0.854999564571939710,	
+-0.855025494938956410,	-0.855051423168409320,	-0.855077349260233820,	-0.855103273214364860,	-0.855129195030737810,	-0.855155114709287620,	-0.855181032249949680,	-0.855206947652659030,	
+-0.855232860917351180,	-0.855258772043961280,	-0.855284681032424280,	-0.855310587882675780,	-0.855336492594650610,	-0.855362395168284160,	-0.855388295603511710,	-0.855414193900268630,	
+-0.855440090058489980,	-0.855465984078111360,	-0.855491875959067620,	-0.855517765701294230,	-0.855543653304726370,	-0.855569538769299310,	-0.855595422094948430,	-0.855621303281608900,	
+-0.855647182329216440,	-0.855673059237705870,	-0.855698934007012690,	-0.855724806637072070,	-0.855750677127819380,	-0.855776545479190130,	-0.855802411691119370,	-0.855828275763542590,	
+-0.855854137696395400,	-0.855879997489612630,	-0.855905855143130110,	-0.855931710656882670,	-0.855957564030806030,	-0.855983415264835350,	-0.856009264358906230,	-0.856035111312953960,	
+-0.856060956126914130,	-0.856086798800721690,	-0.856112639334312480,	-0.856138477727621420,	-0.856164313980584120,	-0.856190148093136090,	-0.856215980065212710,	-0.856241809896749580,	
+-0.856267637587681650,	-0.856293463137944970,	-0.856319286547474360,	-0.856345107816205430,	-0.856370926944073910,	-0.856396743931014950,	-0.856422558776964160,	-0.856448371481857150,	
+-0.856474182045629080,	-0.856499990468215680,	-0.856525796749552200,	-0.856551600889574160,	-0.856577402888217150,	-0.856603202745416570,	-0.856629000461108010,	-0.856654796035227210,	
+-0.856680589467709310,	-0.856706380758489820,	-0.856732169907504340,	-0.856757956914688480,	-0.856783741779977740,	-0.856809524503307610,	-0.856835305084613810,	-0.856861083523831610,	
+-0.856886859820896960,	-0.856912633975744910,	-0.856938405988311280,	-0.856964175858531570,	-0.856989943586341510,	-0.857015709171676470,	-0.857041472614472500,	-0.857067233914664550,	
+-0.857092993072188780,	-0.857118750086980240,	-0.857144504958974980,	-0.857170257688108280,	-0.857196008274316080,	-0.857221756717533980,	-0.857247503017697370,	-0.857273247174742070,	
+-0.857298989188603590,	-0.857324729059217530,	-0.857350466786519720,	-0.857376202370445650,	-0.857401935810931160,	-0.857427667107912070,	-0.857453396261323550,	-0.857479123271101760,	
+-0.857504848137181860,	-0.857530570859500020,	-0.857556291437991610,	-0.857582009872592480,	-0.857607726163238330,	-0.857633440309865210,	-0.857659152312408080,	-0.857684862170803420,	
+-0.857710569884986400,	-0.857736275454892840,	-0.857761978880458690,	-0.857787680161619550,	-0.857813379298311470,	-0.857839076290469630,	-0.857864771138030390,	-0.857890463840929040,	
+-0.857916154399101520,	-0.857941842812483530,	-0.857967529081010930,	-0.857993213204619630,	-0.858018895183245480,	-0.858044575016823850,	-0.858070252705290910,	-0.858095928248582270,	
+-0.858121601646633760,	-0.858147272899381200,	-0.858172942006760420,	-0.858198608968707370,	-0.858224273785158090,	-0.858249936456047970,	-0.858275596981312840,	-0.858301255360888750,	
+-0.858326911594711530,	-0.858352565682717010,	-0.858378217624841120,	-0.858403867421019820,	-0.858429515071188700,	-0.858455160575283930,	-0.858480803933241110,	-0.858506445144996300,	
+-0.858532084210485320,	-0.858557721129644120,	-0.858583355902408640,	-0.858608988528715030,	-0.858634619008498690,	-0.858660247341695990,	-0.858685873528242550,	-0.858711497568074410,	
+-0.858737119461127410,	-0.858762739207337700,	-0.858788356806641340,	-0.858813972258973930,	-0.858839585564271760,	-0.858865196722470410,	-0.858890805733506070,	-0.858916412597314660,	
+-0.858942017313832350,	-0.858967619882994860,	-0.858993220304738680,	-0.859018818578999090,	-0.859044414705712690,	-0.859070008684815090,	-0.859095600516242450,	-0.859121190199930830,	
+-0.859146777735816270,	-0.859172363123834710,	-0.859197946363922440,	-0.859223527456015160,	-0.859249106400049150,	-0.859274683195960230,	-0.859300257843684690,	-0.859325830343158350,	
+-0.859351400694317590,	-0.859376968897098470,	-0.859402534951436700,	-0.859428098857268790,	-0.859453660614530430,	-0.859479220223157920,	-0.859504777683087420,	-0.859530332994254850,	
+-0.859555886156596620,	-0.859581437170048760,	-0.859606986034547100,	-0.859632532750028270,	-0.859658077316427850,	-0.859683619733682240,	-0.859709160001727590,	-0.859734698120499960,	
+-0.859760234089935630,	-0.859785767909970970,	-0.859811299580541920,	-0.859836829101584320,	-0.859862356473034660,	-0.859887881694829210,	-0.859913404766903920,	-0.859938925689195170,	
+-0.859964444461639330,	-0.859989961084172250,	-0.860015475556730300,	-0.860040987879249540,	-0.860066498051666350,	-0.860092006073916890,	-0.860117511945937440,	-0.860143015667664160,	
+-0.860168517239033540,	-0.860194016659981520,	-0.860219513930444490,	-0.860245009050358610,	-0.860270502019660150,	-0.860295992838285510,	-0.860321481506170830,	-0.860346968023252610,	
+-0.860372452389466800,	-0.860397934604750110,	-0.860423414669038380,	-0.860448892582267980,	-0.860474368344375520,	-0.860499841955297050,	-0.860525313414968960,	-0.860550782723327860,	
+-0.860576249880309560,	-0.860601714885850800,	-0.860627177739887620,	-0.860652638442356510,	-0.860678096993193640,	-0.860703553392335730,	-0.860729007639718820,	-0.860754459735279640,	
+-0.860779909678954120,	-0.860805357470678990,	-0.860830803110390290,	-0.860856246598024620,	-0.860881687933518270,	-0.860907127116807720,	-0.860932564147829480,	-0.860957999026519700,	
+-0.860983431752815220,	-0.861008862326651860,	-0.861034290747966340,	-0.861059717016695040,	-0.861085141132774570,	-0.861110563096141090,	-0.861135982906731550,	-0.861161400564481870,	
+-0.861186816069328790,	-0.861212229421208560,	-0.861237640620057700,	-0.861263049665812690,	-0.861288456558410130,	-0.861313861297786310,	-0.861339263883878160,	-0.861364664316621840,	
+-0.861390062595953740,	-0.861415458721810360,	-0.861440852694128290,	-0.861466244512844150,	-0.861491634177894430,	-0.861517021689215850,	-0.861542407046744450,	-0.861567790250417300,	
+-0.861593171300170440,	-0.861618550195940580,	-0.861643926937664450,	-0.861669301525278430,	-0.861694673958719130,	-0.861720044237923480,	-0.861745412362827420,	-0.861770778333368010,	
+-0.861796142149481530,	-0.861821503811104670,	-0.861846863318174060,	-0.861872220670626190,	-0.861897575868398100,	-0.861922928911425860,	-0.861948279799646390,	-0.861973628532996190,	
+-0.861998975111411770,	-0.862024319534829940,	-0.862049661803187320,	-0.862075001916420610,	-0.862100339874466550,	-0.862125675677261390,	-0.862151009324742310,	-0.862176340816845470,	
+-0.862201670153507790,	-0.862226997334666010,	-0.862252322360256620,	-0.862277645230216440,	-0.862302965944482410,	-0.862328284502990710,	-0.862353600905678590,	-0.862378915152482220,	
+-0.862404227243338430,	-0.862429537178184270,	-0.862454844956956120,	-0.862480150579591150,	-0.862505454046025630,	-0.862530755356196610,	-0.862556054510040470,	-0.862581351507494270,	
+-0.862606646348494600,	-0.862631939032978410,	-0.862657229560882310,	-0.862682517932143340,	-0.862707804146697900,	-0.862733088204483240,	-0.862758370105435550,	-0.862783649849491960,	
+-0.862808927436589210,	-0.862834202866664120,	-0.862859476139653860,	-0.862884747255494580,	-0.862910016214123670,	-0.862935283015477510,	-0.862960547659493150,	-0.862985810146107420,	
+-0.863011070475257270,	-0.863036328646879290,	-0.863061584660910760,	-0.863086838517288070,	-0.863112090215948480,	-0.863137339756828490,	-0.863162587139865050,	-0.863187832364995190,	
+-0.863213075432155860,	-0.863238316341283670,	-0.863263555092316000,	-0.863288791685189240,	-0.863314026119840650,	-0.863339258396206840,	-0.863364488514224870,	-0.863389716473831670,	
+-0.863414942274964180,	-0.863440165917559570,	-0.863465387401554320,	-0.863490606726885820,	-0.863515823893490580,	-0.863541038901305740,	-0.863566251750268350,	-0.863591462440315260,	
+-0.863616670971383620,	-0.863641877343410470,	-0.863667081556332430,	-0.863692283610086880,	-0.863717483504610420,	-0.863742681239840220,	-0.863767876815713320,	-0.863793070232166780,	
+-0.863818261489137540,	-0.863843450586562870,	-0.863868637524379590,	-0.863893822302524430,	-0.863919004920934760,	-0.863944185379547540,	-0.863969363678299910,	-0.863994539817128810,	
+-0.864019713795971640,	-0.864044885614765000,	-0.864070055273446270,	-0.864095222771952280,	-0.864120388110220180,	-0.864145551288187150,	-0.864170712305790120,	-0.864195871162966480,	
+-0.864221027859653270,	-0.864246182395787320,	-0.864271334771306020,	-0.864296484986146310,	-0.864321633040245340,	-0.864346778933540280,	-0.864371922665968300,	-0.864397064237466650,	
+-0.864422203647972180,	-0.864447340897422480,	-0.864472475985754050,	-0.864497608912904610,	-0.864522739678811100,	-0.864547868283410680,	-0.864572994726640620,	-0.864598119008438300,	
+-0.864623241128740450,	-0.864648361087484660,	-0.864673478884607880,	-0.864698594520047270,	-0.864723707993740210,	-0.864748819305623970,	-0.864773928455635610,	-0.864799035443712620,	
+-0.864824140269791930,	-0.864849242933811050,	-0.864874343435706790,	-0.864899441775416670,	-0.864924537952878050,	-0.864949631968027990,	-0.864974723820804090,	-0.864999813511143190,	
+-0.865024901038983000,	-0.865049986404260340,	-0.865075069606912610,	-0.865100150646877290,	-0.865125229524091540,	-0.865150306238492760,	-0.865175380790018430,	-0.865200453178605500,	
+-0.865225523404191570,	-0.865250591466713570,	-0.865275657366109120,	-0.865300721102315600,	-0.865325782675270270,	-0.865350842084910420,	-0.865375899331173760,	-0.865400954413997230,	
+-0.865426007333318200,	-0.865451058089074080,	-0.865476106681202450,	-0.865501153109640380,	-0.865526197374325570,	-0.865551239475195410,	-0.865576279412186960,	-0.865601317185238030,	
+-0.865626352794285570,	-0.865651386239267180,	-0.865676417520120370,	-0.865701446636782500,	-0.865726473589191080,	-0.865751498377283710,	-0.865776521000997330,	-0.865801541460269770,	
+-0.865826559755038190,	-0.865851575885240310,	-0.865876589850813390,	-0.865901601651695050,	-0.865926611287822890,	-0.865951618759134070,	-0.865976624065566300,	-0.866001627207056870,	
+-0.866026628183543260,	-0.866051626994963190,	-0.866076623641253930,	-0.866101618122353200,	-0.866126610438198610,	-0.866151600588727310,	-0.866176588573877140,	-0.866201574393585360,	
+-0.866226558047789700,	-0.866251539536427530,	-0.866276518859436570,	-0.866301496016754210,	-0.866326471008318500,	-0.866351443834066260,	-0.866376414493935650,	-0.866401382987863840,	
+-0.866426349315788550,	-0.866451313477647370,	-0.866476275473377910,	-0.866501235302918000,	-0.866526192966204810,	-0.866551148463176270,	-0.866576101793769760,	-0.866601052957922890,	
+-0.866626001955573380,	-0.866650948786658940,	-0.866675893451117170,	-0.866700835948885810,	-0.866725776279902100,	-0.866750714444104230,	-0.866775650441429350,	-0.866800584271815280,	
+-0.866825515935199850,	-0.866850445431520570,	-0.866875372760715250,	-0.866900297922721610,	-0.866925220917477260,	-0.866950141744919690,	-0.866975060404986730,	-0.866999976897616100,	
+-0.867024891222745510,	-0.867049803380312790,	-0.867074713370255660,	-0.867099621192511600,	-0.867124526847018680,	-0.867149430333714280,	-0.867174331652536210,	-0.867199230803422430,	
+-0.867224127786310530,	-0.867249022601138230,	-0.867273915247843700,	-0.867298805726364090,	-0.867323694036637670,	-0.867348580178601950,	-0.867373464152194630,	-0.867398345957353660,	
+-0.867423225594016860,	-0.867448103062122280,	-0.867472978361607080,	-0.867497851492409770,	-0.867522722454467600,	-0.867547591247718520,	-0.867572457872100580,	-0.867597322327551380,	
+-0.867622184614008970,	-0.867647044731411300,	-0.867671902679695850,	-0.867696758458800790,	-0.867721612068663610,	-0.867746463509222470,	-0.867771312780415080,	-0.867796159882179400,	
+-0.867821004814453460,	-0.867845847577175090,	-0.867870688170281900,	-0.867895526593712270,	-0.867920362847403590,	-0.867945196931294020,	-0.867970028845321370,	-0.867994858589423710,	
+-0.868019686163539190,	-0.868044511567605090,	-0.868069334801560010,	-0.868094155865341440,	-0.868118974758887330,	-0.868143791482135940,	-0.868168606035024990,	-0.868193418417492540,	
+-0.868218228629476730,	-0.868243036670915180,	-0.868267842541746270,	-0.868292646241907500,	-0.868317447771337130,	-0.868342247129973100,	-0.868367044317753470,	-0.868391839334616170,	
+-0.868416632180499580,	-0.868441422855341430,	-0.868466211359079420,	-0.868490997691651940,	-0.868515781852996940,	-0.868540563843052560,	-0.868565343661756640,	-0.868590121309047670,	
+-0.868614896784863140,	-0.868639670089141670,	-0.868664441221820630,	-0.868689210182838620,	-0.868713976972133590,	-0.868738741589643590,	-0.868763504035306780,	-0.868788264309061310,	
+-0.868813022410845020,	-0.868837778340596500,	-0.868862532098253150,	-0.868887283683753560,	-0.868912033097035800,	-0.868936780338037900,	-0.868961525406698240,	-0.868986268302954560,	
+-0.869011009026745440,	-0.869035747578008610,	-0.869060483956682450,	-0.869085218162705010,	-0.869109950196014560,	-0.869134680056549150,	-0.869159407744247380,	-0.869184133259046750,	
+-0.869208856600886090,	-0.869233577769703000,	-0.869258296765436090,	-0.869283013588023290,	-0.869307728237403100,	-0.869332440713513450,	-0.869357151016293070,	-0.869381859145679450,	
+-0.869406565101611520,	-0.869431268884026890,	-0.869455970492864050,	-0.869480669928061390,	-0.869505367189556950,	-0.869530062277289350,	-0.869554755191196400,	-0.869579445931216830,	
+-0.869604134497288350,	-0.869628820889349560,	-0.869653505107338630,	-0.869678187151194050,	-0.869702867020853980,	-0.869727544716256910,	-0.869752220237340890,	-0.869776893584044420,	
+-0.869801564756305550,	-0.869826233754062650,	-0.869850900577254340,	-0.869875565225818660,	-0.869900227699694330,	-0.869924887998819170,	-0.869949546123132130,	-0.869974202072570920,	
+-0.869998855847074150,	-0.870023507446580300,	-0.870048156871027660,	-0.870072804120354700,	-0.870097449194499940,	-0.870122092093401190,	-0.870146732816997610,	-0.870171371365226930,	
+-0.870196007738027740,	-0.870220641935338660,	-0.870245273957097830,	-0.870269903803243870,	-0.870294531473715490,	-0.870319156968450410,	-0.870343780287387680,	-0.870368401430465340,	
+-0.870393020397622010,	-0.870417637188796060,	-0.870442251803925980,	-0.870466864242950610,	-0.870491474505807770,	-0.870516082592436510,	-0.870540688502774770,	-0.870565292236761380,	
+-0.870589893794334710,	-0.870614493175433380,	-0.870639090379995760,	-0.870663685407960690,	-0.870688278259266090,	-0.870712868933851030,	-0.870737457431653650,	-0.870762043752612570,	
+-0.870786627896666390,	-0.870811209863753710,	-0.870835789653812920,	-0.870860367266782840,	-0.870884942702601970,	-0.870909515961208470,	-0.870934087042541160,	-0.870958655946538650,	
+-0.870983222673139430,	-0.871007787222282230,	-0.871032349593905740,	-0.871056909787948250,	-0.871081467804348590,	-0.871106023643045120,	-0.871130577303976580,	-0.871155128787081570,	
+-0.871179678092298680,	-0.871204225219566750,	-0.871228770168824380,	-0.871253312940009850,	-0.871277853533062310,	-0.871302391947919920,	-0.871326928184521510,	-0.871351462242805800,	
+-0.871375994122711380,	-0.871400523824177210,	-0.871425051347141540,	-0.871449576691543440,	-0.871474099857321270,	-0.871498620844413760,	-0.871523139652759740,	-0.871547656282297800,	
+-0.871572170732966780,	-0.871596683004705610,	-0.871621193097452450,	-0.871645701011146470,	-0.871670206745726150,	-0.871694710301130220,	-0.871719211677297490,	-0.871743710874166800,	
+-0.871768207891676750,	-0.871792702729766500,	-0.871817195388374210,	-0.871841685867439150,	-0.871866174166899710,	-0.871890660286694820,	-0.871915144226763310,	-0.871939625987043890,	
+-0.871964105567475610,	-0.871988582967996860,	-0.872013058188546910,	-0.872037531229064020,	-0.872062002089487360,	-0.872086470769755650,	-0.872110937269807820,	-0.872135401589582580,	
+-0.872159863729019100,	-0.872184323688055760,	-0.872208781466631830,	-0.872233237064685700,	-0.872257690482156510,	-0.872282141718983110,	-0.872306590775104310,	-0.872331037650458940,	
+-0.872355482344986390,	-0.872379924858625030,	-0.872404365191313590,	-0.872428803342991330,	-0.872453239313596970,	-0.872477673103069670,	-0.872502104711348040,	-0.872526534138371450,	
+-0.872550961384078280,	-0.872575386448407820,	-0.872599809331298880,	-0.872624230032690300,	-0.872648648552521110,	-0.872673064890730380,	-0.872697479047256920,	-0.872721891022040010,	
+-0.872746300815018140,	-0.872770708426130800,	-0.872795113855316380,	-0.872819517102514260,	-0.872843918167663380,	-0.872868317050702560,	-0.872892713751571290,	-0.872917108270207960,	
+-0.872941500606552070,	-0.872965890760542210,	-0.872990278732117650,	-0.873014664521217340,	-0.873039048127780440,	-0.873063429551745980,	-0.873087808793053030,	-0.873112185851640410,	
+-0.873136560727447500,	-0.873160933420413010,	-0.873185303930476220,	-0.873209672257576060,	-0.873234038401651810,	-0.873258402362642410,	-0.873282764140487220,	-0.873307123735124980,	
+-0.873331481146495060,	-0.873355836374536290,	-0.873380189419187940,	-0.873404540280389050,	-0.873428888958078800,	-0.873453235452196550,	-0.873477579762681030,	-0.873501921889471840,	
+-0.873526261832507590,	-0.873550599591727650,	-0.873574935167071190,	-0.873599268558477360,	-0.873623599765885440,	-0.873647928789234810,	-0.873672255628463960,	-0.873696580283512820,	
+-0.873720902754320020,	-0.873745223040824910,	-0.873769541142966680,	-0.873793857060684690,	-0.873818170793917990,	-0.873842482342606200,	-0.873866791706688130,	-0.873891098886102840,	
+-0.873915403880789810,	-0.873939706690688320,	-0.873964007315737530,	-0.873988305755876720,	-0.874012602011045360,	-0.874036896081182290,	-0.874061187966227230,	-0.874085477666118880,	
+-0.874109765180796860,	-0.874134050510200540,	-0.874158333654268980,	-0.874182614612941670,	-0.874206893386157980,	-0.874231169973856860,	-0.874255444375978020,	-0.874279716592460400,	
+-0.874303986623243490,	-0.874328254468266560,	-0.874352520127469000,	-0.874376783600790410,	-0.874401044888169610,	-0.874425303989546320,	-0.874449560904859700,	-0.874473815634049130,	
+-0.874498068177054000,	-0.874522318533813680,	-0.874546566704267560,	-0.874570812688355350,	-0.874595056486015760,	-0.874619298097188860,	-0.874643537521813450,	-0.874667774759829150,	
+-0.874692009811175450,	-0.874716242675791730,	-0.874740473353617490,	-0.874764701844592100,	-0.874788928148654830,	-0.874813152265745520,	-0.874837374195803100,	-0.874861593938767170,	
+-0.874885811494577340,	-0.874910026863172870,	-0.874934240044493610,	-0.874958451038478580,	-0.874982659845067510,	-0.875006866464199670,	-0.875031070895814670,	-0.875055273139851990,	
+-0.875079473196251120,	-0.875103671064951570,	-0.875127866745893050,	-0.875152060239014600,	-0.875176251544256270,	-0.875200440661557110,	-0.875224627590856840,	-0.875248812332094950,	
+-0.875272994885211040,	-0.875297175250144720,	-0.875321353426835590,	-0.875345529415223140,	-0.875369703215246650,	-0.875393874826845830,	-0.875418044249960390,	-0.875442211484529830,	
+-0.875466376530493750,	-0.875490539387791870,	-0.875514700056363560,	-0.875538858536148660,	-0.875563014827086320,	-0.875587168929116480,	-0.875611320842178740,	-0.875635470566212710,	
+-0.875659618101158000,	-0.875683763446954420,	-0.875707906603541250,	-0.875732047570858540,	-0.875756186348845560,	-0.875780322937442010,	-0.875804457336587630,	-0.875828589546222220,	
+-0.875852719566285520,	-0.875876847396716780,	-0.875900973037456070,	-0.875925096488442860,	-0.875949217749616760,	-0.875973336820917710,	-0.875997453702285320,	-0.876021568393659190,	
+-0.876045680894979470,	-0.876069791206185330,	-0.876093899327216820,	-0.876118005258013420,	-0.876142108998515080,	-0.876166210548661390,	-0.876190309908392200,	-0.876214407077647190,	
+-0.876238502056366440,	-0.876262594844489100,	-0.876286685441955650,	-0.876310773848705150,	-0.876334860064677760,	-0.876358944089813190,	-0.876383025924051260,	-0.876407105567332030,	
+-0.876431183019594880,	-0.876455258280779860,	-0.876479331350826560,	-0.876503402229674930,	-0.876527470917264680,	-0.876551537413535860,	-0.876575601718428190,	-0.876599663831881700,	
+-0.876623723753835900,	-0.876647781484230950,	-0.876671837023006330,	-0.876695890370102090,	-0.876719941525458180,	-0.876743990489014410,	-0.876768037260710840,	-0.876792081840487070,	
+-0.876816124228283260,	-0.876840164424038890,	-0.876864202427694140,	-0.876888238239188820,	-0.876912271858462990,	-0.876936303285456350,	-0.876960332520109300,	-0.876984359562361200,	
+-0.877008384412152340,	-0.877032407069422320,	-0.877056427534111280,	-0.877080445806159180,	-0.877104461885506060,	-0.877128475772091630,	-0.877152487465856390,	-0.877176496966739610,	
+-0.877200504274681770,	-0.877224509389622490,	-0.877248512311502030,	-0.877272513040260220,	-0.877296511575837100,	-0.877320507918172950,	-0.877344502067207270,	-0.877368494022880640,	
+-0.877392483785132460,	-0.877416471353903100,	-0.877440456729132620,	-0.877464439910760950,	-0.877488420898728140,	-0.877512399692974570,	-0.877536376293439720,	-0.877560350700064220,	
+-0.877584322912787650,	-0.877608292931550180,	-0.877632260756291970,	-0.877656226386953180,	-0.877680189823473840,	-0.877704151065794140,	-0.877728110113853880,	-0.877752066967593560,	
+-0.877776021626952900,	-0.877799974091872160,	-0.877823924362291510,	-0.877847872438151100,	-0.877871818319391100,	-0.877895762005951430,	-0.877919703497772490,	-0.877943642794794200,	
+-0.877967579896956730,	-0.877991514804200230,	-0.878015447516464990,	-0.878039378033691250,	-0.878063306355819200,	-0.878087232482788640,	-0.878111156414540180,	-0.878135078151013770,	
+-0.878158997692149560,	-0.878182915037887810,	-0.878206830188168810,	-0.878230743142933030,	-0.878254653902120100,	-0.878278562465670710,	-0.878302468833524810,	-0.878326373005622660,	
+-0.878350274981904540,	-0.878374174762310830,	-0.878398072346781690,	-0.878421967735257490,	-0.878445860927678180,	-0.878469751923984470,	-0.878493640724116180,	-0.878517527328013800,	
+-0.878541411735617510,	-0.878565293946867780,	-0.878589173961704770,	-0.878613051780069100,	-0.878636927401900470,	-0.878660800827139820,	-0.878684672055726980,	-0.878708541087602430,	
+-0.878732407922706460,	-0.878756272560979550,	-0.878780135002362180,	-0.878803995246794200,	-0.878827853294216530,	-0.878851709144568890,	-0.878875562797792110,	-0.878899414253826340,	
+-0.878923263512612070,	-0.878947110574089590,	-0.878970955438199590,	-0.878994798104882010,	-0.879018638574077580,	-0.879042476845726450,	-0.879066312919769000,	-0.879090146796145830,	
+-0.879113978474797330,	-0.879137807955663870,	-0.879161635238686070,	-0.879185460323804180,	-0.879209283210958480,	-0.879233103900089460,	-0.879256922391137730,	-0.879280738684043770,	
+-0.879304552778747860,	-0.879328364675190930,	-0.879352174373312700,	-0.879375981873054320,	-0.879399787174355850,	-0.879423590277157770,	-0.879447391181400810,	-0.879471189887025330,	
+-0.879494986393971940,	-0.879518780702181260,	-0.879542572811593430,	-0.879566362722149280,	-0.879590150433789190,	-0.879613935946453540,	-0.879637719260083160,	-0.879661500374618430,	
+-0.879685279290000180,	-0.879709056006168550,	-0.879732830523064500,	-0.879756602840628180,	-0.879780372958800290,	-0.879804140877521460,	-0.879827906596732270,	-0.879851670116373330,	
+-0.879875431436385470,	-0.879899190556708840,	-0.879922947477284390,	-0.879946702198052380,	-0.879970454718953630,	-0.879994205039928650,	-0.880017953160918240,	-0.880041699081862920,	
+-0.880065442802703600,	-0.880089184323380460,	-0.880112923643834530,	-0.880136660764006100,	-0.880160395683835970,	-0.880184128403264990,	-0.880207858922233520,	-0.880231587240682730,	
+-0.880255313358552780,	-0.880279037275784710,	-0.880302758992318800,	-0.880326478508095980,	-0.880350195823057070,	-0.880373910937142570,	-0.880397623850293300,	-0.880421334562450310,	
+-0.880445043073553650,	-0.880468749383544580,	-0.880492453492363490,	-0.880516155399951210,	-0.880539855106248550,	-0.880563552611196340,	-0.880587247914735190,	-0.880610941016806150,	
+-0.880634631917349700,	-0.880658320616306440,	-0.880682007113617440,	-0.880705691409223500,	-0.880729373503065240,	-0.880753053395083580,	-0.880776731085219480,	-0.880800406573413300,	
+-0.880824079859606310,	-0.880847750943739020,	-0.880871419825752230,	-0.880895086505587010,	-0.880918750983183950,	-0.880942413258484100,	-0.880966073331428400,	-0.880989731201957340,	
+-0.881013386870012070,	-0.881037040335533210,	-0.881060691598461680,	-0.881084340658738530,	-0.881107987516304370,	-0.881131632171100580,	-0.881155274623067530,	-0.881178914872146390,	
+-0.881202552918277760,	-0.881226188761402800,	-0.881249822401462430,	-0.881273453838397390,	-0.881297083072148710,	-0.881320710102657670,	-0.881344334929864530,	-0.881367957553710780,	
+-0.881391577974136920,	-0.881415196191084100,	-0.881438812204493380,	-0.881462426014305580,	-0.881486037620461740,	-0.881509647022902910,	-0.881533254221569810,	-0.881556859216403810,	
+-0.881580462007345520,	-0.881604062594335990,	-0.881627660977316260,	-0.881651257156227500,	-0.881674851131010740,	-0.881698442901606590,	-0.881722032467956550,	-0.881745619830001330,	
+-0.881769204987681960,	-0.881792787940939630,	-0.881816368689715360,	-0.881839947233950090,	-0.881863523573585220,	-0.881887097708561220,	-0.881910669638819810,	-0.881934239364301490,	
+-0.881957806884947510,	-0.881981372200699170,	-0.882004935311497260,	-0.882028496217283080,	-0.882052054917997760,	-0.882075611413582370,	-0.882099165703977840,	-0.882122717789125210,	
+-0.882146267668965980,	-0.882169815343440970,	-0.882193360812491440,	-0.882216904076058680,	-0.882240445134083510,	-0.882263983986507410,	-0.882287520633271090,	-0.882311055074316060,	
+-0.882334587309583360,	-0.882358117339014150,	-0.882381645162549690,	-0.882405170780131360,	-0.882428694191699890,	-0.882452215397196760,	-0.882475734396563020,	-0.882499251189739930,	
+-0.882522765776668660,	-0.882546278157290480,	-0.882569788331546870,	-0.882593296299378550,	-0.882616802060727230,	-0.882640305615533640,	-0.882663806963739360,	-0.882687306105285450,	
+-0.882710803040113400,	-0.882734297768164260,	-0.882757790289379620,	-0.882781280603700310,	-0.882804768711067940,	-0.882828254611423450,	-0.882851738304708420,	-0.882875219790863920,	
+-0.882898699069831430,	-0.882922176141552220,	-0.882945651005967780,	-0.882969123663018940,	-0.882992594112647520,	-0.883016062354794460,	-0.883039528389401140,	-0.883062992216409160,	
+-0.883086453835759570,	-0.883109913247394070,	-0.883133370451253620,	-0.883156825447279910,	-0.883180278235414010,	-0.883203728815597280,	-0.883227177187771330,	-0.883250623351877430,	
+-0.883274067307856960,	-0.883297509055651520,	-0.883320948595202160,	-0.883344385926450480,	-0.883367821049337750,	-0.883391253963805470,	-0.883414684669795000,	-0.883438113167247850,	
+-0.883461539456105620,	-0.883484963536309340,	-0.883508385407800860,	-0.883531805070521200,	-0.883555222524412100,	-0.883578637769414920,	-0.883602050805471050,	-0.883625461632522090,	
+-0.883648870250509750,	-0.883672276659374980,	-0.883695680859059700,	-0.883719082849505070,	-0.883742482630652690,	-0.883765880202444070,	-0.883789275564820900,	-0.883812668717724350,	
+-0.883836059661096460,	-0.883859448394878180,	-0.883882834919011540,	-0.883906219233437480,	-0.883929601338097950,	-0.883952981232934420,	-0.883976358917888390,	-0.883999734392901690,	
+-0.884023107657915470,	-0.884046478712871790,	-0.884069847557711560,	-0.884093214192376740,	-0.884116578616808920,	-0.884139940830949600,	-0.884163300834740480,	-0.884186658628123290,	
+-0.884210014211039290,	-0.884233367583430410,	-0.884256718745237920,	-0.884280067696403550,	-0.884303414436869110,	-0.884326758966576200,	-0.884350101285466210,	-0.884373441393481290,	
+-0.884396779290562600,	-0.884420114976652070,	-0.884443448451691090,	-0.884466779715621490,	-0.884490108768384960,	-0.884513435609923130,	-0.884536760240177910,	-0.884560082659090590,	
+-0.884583402866603310,	-0.884606720862657350,	-0.884630036647194420,	-0.884653350220156560,	-0.884676661581485280,	-0.884699970731122280,	-0.884723277669009600,	-0.884746582395088630,	
+-0.884769884909301310,	-0.884793185211589010,	-0.884816483301893890,	-0.884839779180157440,	-0.884863072846321600,	-0.884886364300328300,	-0.884909653542118810,	-0.884932940571635520,	
+-0.884956225388819570,	-0.884979507993613020,	-0.885002788385957810,	-0.885026066565795520,	-0.885049342533068220,	-0.885072616287717610,	-0.885095887829685290,	-0.885119157158913540,	
+-0.885142424275343620,	-0.885165689178917690,	-0.885188951869577470,	-0.885212212347264880,	-0.885235470611921870,	-0.885258726663490260,	-0.885281980501911650,	-0.885305232127128310,	
+-0.885328481539081720,	-0.885351728737713950,	-0.885374973722966810,	-0.885398216494782230,	-0.885421457053102270,	-0.885444695397868520,	-0.885467931529023260,	-0.885491165446507860,	
+-0.885514397150264700,	-0.885537626640235390,	-0.885560853916362080,	-0.885584078978586710,	-0.885607301826851320,	-0.885630522461097410,	-0.885653740881267360,	-0.885676957087302870,	
+-0.885700171079145890,	-0.885723382856738570,	-0.885746592420022740,	-0.885769799768940440,	-0.885793004903433820,	-0.885816207823444720,	-0.885839408528914960,	-0.885862607019786590,	
+-0.885885803296001750,	-0.885908997357502390,	-0.885932189204230450,	-0.885955378836128400,	-0.885978566253137640,	-0.886001751455200550,	-0.886024934442259050,	-0.886048115214255080,	
+-0.886071293771130920,	-0.886094470112828490,	-0.886117644239289850,	-0.886140816150457370,	-0.886163985846272540,	-0.886187153326678080,	-0.886210318591615480,	-0.886233481641027110,	
+-0.886256642474854920,	-0.886279801093041280,	-0.886302957495528230,	-0.886326111682257610,	-0.886349263653171900,	-0.886372413408212930,	-0.886395560947322860,	-0.886418706270443830,	
+-0.886441849377518130,	-0.886464990268487680,	-0.886488128943295100,	-0.886511265401881960,	-0.886534399644190780,	-0.886557531670163490,	-0.886580661479742350,	-0.886603789072869520,	
+-0.886626914449487270,	-0.886650037609537640,	-0.886673158552963250,	-0.886696277279705680,	-0.886719393789707540,	-0.886742508082910890,	-0.886765620159257860,	-0.886788730018690850,	
+-0.886811837661151900,	-0.886834943086583620,	-0.886858046294927820,	-0.886881147286127100,	-0.886904246060123300,	-0.886927342616858900,	-0.886950436956276070,	-0.886973529078317170,	
+-0.886996618982924480,	-0.887019706670040490,	-0.887042792139607020,	-0.887065875391566670,	-0.887088956425861500,	-0.887112035242433980,	-0.887135111841226290,	-0.887158186222180900,	
+-0.887181258385239980,	-0.887204328330346130,	-0.887227396057441500,	-0.887250461566468140,	-0.887273524857368550,	-0.887296585930085310,	-0.887319644784560490,	-0.887342701420736570,	
+-0.887365755838556150,	-0.887388808037961050,	-0.887411858018894220,	-0.887434905781297580,	-0.887457951325113630,	-0.887480994650284740,	-0.887504035756753410,	-0.887527074644462010,	
+-0.887550111313353040,	-0.887573145763368650,	-0.887596177994451670,	-0.887619208006543920,	-0.887642235799588230,	-0.887665261373526970,	-0.887688284728302520,	-0.887711305863857490,	
+-0.887734324780134140,	-0.887757341477075080,	-0.887780355954622460,	-0.887803368212718990,	-0.887826378251307060,	-0.887849386070329260,	-0.887872391669727980,	-0.887895395049445810,	
+-0.887918396209425030,	-0.887941395149608460,	-0.887964391869938250,	-0.887987386370357010,	-0.888010378650807340,	-0.888033368711231620,	-0.888056356551572560,	-0.888079342171772870,	
+-0.888102325571774490,	-0.888125306751520570,	-0.888148285710953170,	-0.888171262450015100,	-0.888194236968648850,	-0.888217209266796930,	-0.888240179344402250,	-0.888263147201406980,	
+-0.888286112837753940,	-0.888309076253385510,	-0.888332037448244290,	-0.888354996422273110,	-0.888377953175414350,	-0.888400907707610710,	-0.888423860018805020,	-0.888446810108939440,	
+-0.888469757977957130,	-0.888492703625800130,	-0.888515647052411370,	-0.888538588257733570,	-0.888561527241709230,	-0.888584464004281150,	-0.888607398545392060,	-0.888630330864984440,	
+-0.888653260963000790,	-0.888676188839384040,	-0.888699114494076790,	-0.888722037927021760,	-0.888744959138161650,	-0.888767878127439290,	-0.888790794894797180,	-0.888813709440178120,	
+-0.888836621763524630,	-0.888859531864779620,	-0.888882439743885810,	-0.888905345400785810,	-0.888928248835422540,	-0.888951150047738840,	-0.888974049037676960,	-0.888996945805180290,	
+-0.889019840350190990,	-0.889042732672651990,	-0.889065622772506340,	-0.889088510649696520,	-0.889111396304165690,	-0.889134279735856130,	-0.889157160944711090,	-0.889180039930672960,	
+-0.889202916693684680,	-0.889225791233689170,	-0.889248663550629040,	-0.889271533644447440,	-0.889294401515087100,	-0.889317267162490600,	-0.889340130586601110,	-0.889362991787361110,	
+-0.889385850764713550,	-0.889408707518601460,	-0.889431562048967560,	-0.889454414355754790,	-0.889477264438906180,	-0.889500112298364230,	-0.889522957934072100,	-0.889545801345972500,	
+-0.889568642534008360,	-0.889591481498122500,	-0.889614318238258090,	-0.889637152754358060,	-0.889659985046364900,	-0.889682815114221980,	-0.889705642957871800,	-0.889728468577257510,	
+-0.889751291972322170,	-0.889774113143008470,	-0.889796932089259580,	-0.889819748811018440,	-0.889842563308227860,	-0.889865375580831010,	-0.889888185628770480,	-0.889910993451989540,	
+-0.889933799050431130,	-0.889956602424038180,	-0.889979403572753740,	-0.890002202496521070,	-0.890024999195282770,	-0.890047793668981790,	-0.890070585917561390,	-0.890093375940964490,	
+-0.890116163739134160,	-0.890138949312013430,	-0.890161732659545460,	-0.890184513781673070,	-0.890207292678339530,	-0.890230069349487560,	-0.890252843795060420,	-0.890275616015001160,	
+-0.890298386009252930,	-0.890321153777758670,	-0.890343919320461750,	-0.890366682637304780,	-0.890389443728231370,	-0.890412202593184100,	-0.890434959232106360,	-0.890457713644941200,	
+-0.890480465831631760,	-0.890503215792121440,	-0.890525963526352720,	-0.890548709034269410,	-0.890571452315814140,	-0.890594193370930150,	-0.890616932199560730,	-0.890639668801648910,	
+-0.890662403177138070,	-0.890685135325971270,	-0.890707865248091530,	-0.890730592943442260,	-0.890753318411966370,	-0.890776041653607130,	-0.890798762668307820,	-0.890821481456011590,	
+-0.890844198016661700,	-0.890866912350201430,	-0.890889624456573710,	-0.890912334335722140,	-0.890935041987589550,	-0.890957747412119420,	-0.890980450609254790,	-0.891003151578939170,	
+-0.891025850321115700,	-0.891048546835727540,	-0.891071241122718180,	-0.891093933182030450,	-0.891116623013607940,	-0.891139310617393930,	-0.891161995993331570,	-0.891184679141364230,	
+-0.891207360061435420,	-0.891230038753488050,	-0.891252715217465740,	-0.891275389453311420,	-0.891298061460968570,	-0.891320731240380690,	-0.891343398791490940,	-0.891366064114242910,	
+-0.891388727208579420,	-0.891411388074444420,	-0.891434046711780730,	-0.891456703120531820,	-0.891479357300641320,	-0.891502009252052360,	-0.891524658974708340,	-0.891547306468552850,	
+-0.891569951733528930,	-0.891592594769580420,	-0.891615235576650120,	-0.891637874154681760,	-0.891660510503618720,	-0.891683144623404370,	-0.891705776513982200,	-0.891728406175295810,	
+-0.891751033607288130,	-0.891773658809903110,	-0.891796281783083790,	-0.891818902526773650,	-0.891841521040916410,	-0.891864137325455220,	-0.891886751380333910,	-0.891909363205495630,	
+-0.891931972800884100,	-0.891954580166442360,	-0.891977185302114230,	-0.891999788207843090,	-0.892022388883572550,	-0.892044987329245980,	-0.892067583544807200,	-0.892090177530199260,	
+-0.892112769285365980,	-0.892135358810250630,	-0.892157946104796930,	-0.892180531168948350,	-0.892203114002648400,	-0.892225694605840670,	-0.892248272978468980,	-0.892270849120476490,	
+-0.892293423031806810,	-0.892315994712403420,	-0.892338564162210130,	-0.892361131381170460,	-0.892383696369227870,	-0.892406259126326320,	-0.892428819652408940,	-0.892451377947419690,	
+-0.892473934011301710,	-0.892496487843999040,	-0.892519039445455080,	-0.892541588815613520,	-0.892564135954417970,	-0.892586680861812250,	-0.892609223537739640,	-0.892631763982144280,	
+-0.892654302194969220,	-0.892676838176158390,	-0.892699371925655520,	-0.892721903443404190,	-0.892744432729348340,	-0.892766959783431120,	-0.892789484605596820,	-0.892812007195788460,	
+-0.892834527553950210,	-0.892857045680025550,	-0.892879561573958420,	-0.892902075235692210,	-0.892924586665171160,	-0.892947095862338340,	-0.892969602827138000,	-0.892992107559513530,	
+-0.893014610059408740,	-0.893037110326767360,	-0.893059608361533310,	-0.893082104163650190,	-0.893104597733061940,	-0.893127089069712170,	-0.893149578173544680,	-0.893172065044503190,	
+-0.893194549682531540,	-0.893217032087573410,	-0.893239512259572770,	-0.893261990198473520,	-0.893284465904219170,	-0.893306939376753760,	-0.893329410616020780,	-0.893351879621964380,	
+-0.893374346394528280,	-0.893396810933656190,	-0.893419273239292160,	-0.893441733311380220,	-0.893464191149863640,	-0.893486646754686810,	-0.893509100125793100,	-0.893531551263126780,	
+-0.893554000166631450,	-0.893576446836251260,	-0.893598891271929820,	-0.893621333473611390,	-0.893643773441239690,	-0.893666211174758310,	-0.893688646674111300,	-0.893711079939242810,	
+-0.893733510970096570,	-0.893755939766616600,	-0.893778366328746960,	-0.893800790656431140,	-0.893823212749613630,	-0.893845632608237790,	-0.893868050232248020,	-0.893890465621588030,	
+-0.893912878776201850,	-0.893935289696033530,	-0.893957698381027120,	-0.893980104831126330,	-0.894002509046275430,	-0.894024911026418120,	-0.894047310771498460,	-0.894069708281460600,	
+-0.894092103556248460,	-0.894114496595806220,	-0.894136887400077570,	-0.894159275969006790,	-0.894181662302537820,	-0.894204046400614570,	-0.894226428263181220,	-0.894248807890181800,	
+-0.894271185281560350,	-0.894293560437261160,	-0.894315933357227810,	-0.894338304041404910,	-0.894360672489736050,	-0.894383038702165400,	-0.894405402678637220,	-0.894427764419095550,	
+-0.894450123923484550,	-0.894472481191748270,	-0.894494836223830750,	-0.894517189019676250,	-0.894539539579228600,	-0.894561887902432070,	-0.894584233989230810,	-0.894606577839568980,	
+-0.894628919453390960,	-0.894651258830640340,	-0.894673595971261840,	-0.894695930875199160,	-0.894718263542396700,	-0.894740593972798480,	-0.894762922166348900,	-0.894785248122991870,	
+-0.894807571842672010,	-0.894829893325333030,	-0.894852212570919400,	-0.894874529579375190,	-0.894896844350644540,	-0.894919156884671830,	-0.894941467181401220,	-0.894963775240776970,	
+-0.894986081062743470,	-0.895008384647244750,	-0.895030685994224860,	-0.895052985103628300,	-0.895075281975399210,	-0.895097576609481970,	-0.895119869005820750,	-0.895142159164360130,	
+-0.895164447085043840,	-0.895186732767816680,	-0.895209016212622500,	-0.895231297419405660,	-0.895253576388110650,	-0.895275853118681740,	-0.895298127611063200,	-0.895320399865199510,	
+-0.895342669881034610,	-0.895364937658513220,	-0.895387203197579360,	-0.895409466498177430,	-0.895431727560251910,	-0.895453986383746960,	-0.895476242968607280,	-0.895498497314776820,	
+-0.895520749422200280,	-0.895542999290821710,	-0.895565246920585700,	-0.895587492311436420,	-0.895609735463318570,	-0.895631976376176310,	-0.895654215049954240,	-0.895676451484596510,	
+-0.895698685680047850,	-0.895720917636252280,	-0.895743147353154410,	-0.895765374830698620,	-0.895787600068829400,	-0.895809823067491240,	-0.895832043826628730,	-0.895854262346185810,	
+-0.895876478626107530,	-0.895898692666337810,	-0.895920904466821380,	-0.895943114027502710,	-0.895965321348326180,	-0.895987526429236620,	-0.896009729270178080,	-0.896031929871095370,	
+-0.896054128231932530,	-0.896076324352634510,	-0.896098518233145680,	-0.896120709873410410,	-0.896142899273373540,	-0.896165086432979540,	-0.896187271352172580,	-0.896209454030897690,	
+-0.896231634469099040,	-0.896253812666721220,	-0.896275988623708830,	-0.896298162340006590,	-0.896320333815558870,	-0.896342503050310490,	-0.896364670044205840,	-0.896386834797189390,	
+-0.896408997309205870,	-0.896431157580199760,	-0.896453315610115880,	-0.896475471398898600,	-0.896497624946492880,	-0.896519776252842850,	-0.896541925317893670,	-0.896564072141589400,	
+-0.896586216723875060,	-0.896608359064695050,	-0.896630499163994180,	-0.896652637021717050,	-0.896674772637808590,	-0.896696906012212970,	-0.896719037144875330,	-0.896741166035739830,	
+-0.896763292684751410,	-0.896785417091854780,	-0.896807539256994630,	-0.896829659180115810,	-0.896851776861162690,	-0.896873892300080190,	-0.896896005496812920,	-0.896918116451305590,	
+-0.896940225163502910,	-0.896962331633349710,	-0.896984435860790690,	-0.897006537845770780,	-0.897028637588234260,	-0.897050735088126380,	-0.897072830345391540,	-0.897094923359974540,	
+-0.897117014131820320,	-0.897139102660873490,	-0.897161188947078970,	-0.897183272990381590,	-0.897205354790725830,	-0.897227434348056960,	-0.897249511662319250,	-0.897271586733457750,	
+-0.897293659561417380,	-0.897315730146142740,	-0.897337798487579000,	-0.897359864585670630,	-0.897381928440362690,	-0.897403990051599880,	-0.897426049419327020,	-0.897448106543488940,	
+-0.897470161424030800,	-0.897492214060897080,	-0.897514264454033040,	-0.897536312603383290,	-0.897558358508892760,	-0.897580402170506280,	-0.897602443588168760,	-0.897624482761825050,	
+-0.897646519691420290,	-0.897668554376899300,	-0.897690586818206790,	-0.897712617015287930,	-0.897734644968087410,	-0.897756670676550290,	-0.897778694140621390,	-0.897800715360245860,	
+-0.897822734335368520,	-0.897844751065934530,	-0.897866765551888490,	-0.897888777793175660,	-0.897910787789740760,	-0.897932795541528830,	-0.897954801048485020,	-0.897976804310554160,	
+-0.897998805327681170,	-0.898020804099811550,	-0.898042800626889570,	-0.898064794908860820,	-0.898086786945670010,	-0.898108776737262080,	-0.898130764283582290,	-0.898152749584575580,	
+-0.898174732640187210,	-0.898196713450361780,	-0.898218692015044670,	-0.898240668334180810,	-0.898262642407715140,	-0.898284614235592920,	-0.898306583817759190,	-0.898328551154158990,	
+-0.898350516244737610,	-0.898372479089439730,	-0.898394439688210870,	-0.898416398040995710,	-0.898438354147739540,	-0.898460308008387500,	-0.898482259622884640,	-0.898504208991176220,	
+-0.898526156113207410,	-0.898548100988923240,	-0.898570043618268530,	-0.898591984001188780,	-0.898613922137629140,	-0.898635858027534650,	-0.898657791670850470,	-0.898679723067521970,	
+-0.898701652217494100,	-0.898723579120712210,	-0.898745503777121150,	-0.898767426186666380,	-0.898789346349293080,	-0.898811264264946400,	-0.898833179933571480,	-0.898855093355113930,	
+-0.898877004529518350,	-0.898898913456730450,	-0.898920820136695160,	-0.898942724569357750,	-0.898964626754663600,	-0.898986526692557740,	-0.899008424382985890,	-0.899030319825892770,	
+-0.899052213021223960,	-0.899074103968924510,	-0.899095992668939800,	-0.899117879121215100,	-0.899139763325695670,	-0.899161645282326890,	-0.899183524991054140,	-0.899205402451822340,	
+-0.899227277664577330,	-0.899249150629263800,	-0.899271021345827480,	-0.899292889814213630,	-0.899314756034367500,	-0.899336620006234600,	-0.899358481729760180,	-0.899380341204889520,	
+-0.899402198431568100,	-0.899424053409740960,	-0.899445906139353820,	-0.899467756620351830,	-0.899489604852680370,	-0.899511450836285250,	-0.899533294571111200,	-0.899555136057104130,	
+-0.899576975294208990,	-0.899598812282371480,	-0.899620647021536990,	-0.899642479511650770,	-0.899664309752658430,	-0.899686137744505450,	-0.899707963487136890,	-0.899729786980498770,	
+-0.899751608224535810,	-0.899773427219193960,	-0.899795243964418570,	-0.899817058460154920,	-0.899838870706348710,	-0.899860680702945560,	-0.899882488449890610,	-0.899904293947129340,	
+-0.899926097194607260,	-0.899947898192270060,	-0.899969696940063010,	-0.899991493437931720,	-0.900013287685821890,	-0.900035079683678680,	-0.900056869431447910,	-0.900078656929074850,	
+-0.900100442176505090,	-0.900122225173684230,	-0.900144005920557880,	-0.900165784417071400,	-0.900187560663170740,	-0.900209334658800930,	-0.900231106403908020,	-0.900252875898437170,	
+-0.900274643142334070,	-0.900296408135544350,	-0.900318170878013690,	-0.900339931369687710,	-0.900361689610511770,	-0.900383445600431820,	-0.900405199339393000,	-0.900426950827341250,	
+-0.900448700064222060,	-0.900470447049981140,	-0.900492191784564080,	-0.900513934267916820,	-0.900535674499984400,	-0.900557412480713080,	-0.900579148210048030,	-0.900600881687935060,	
+-0.900622612914320000,	-0.900644341889148330,	-0.900666068612365760,	-0.900687793083918220,	-0.900709515303751100,	-0.900731235271810320,	-0.900752952988041260,	-0.900774668452389850,	
+-0.900796381664801690,	-0.900818092625222610,	-0.900839801333598530,	-0.900861507789874730,	-0.900883211993997350,	-0.900904913945911770,	-0.900926613645563920,	-0.900948311092899520,	
+-0.900970006287864280,	-0.900991699230404120,	-0.901013389920464870,	-0.901035078357991900,	-0.901056764542931490,	-0.901078448475229000,	-0.901100130154830370,	-0.901121809581681310,	
+-0.901143486755727860,	-0.901165161676915630,	-0.901186834345190760,	-0.901208504760498740,	-0.901230172922785180,	-0.901251838831996330,	-0.901273502488077800,	-0.901295163890975640,	
+-0.901316823040635430,	-0.901338479937003450,	-0.901360134580024950,	-0.901381786969646440,	-0.901403437105813170,	-0.901425084988471400,	-0.901446730617566860,	-0.901468373993045470,	
+-0.901490015114853270,	-0.901511653982936090,	-0.901533290597239630,	-0.901554924957710170,	-0.901576557064293180,	-0.901598186916934720,	-0.901619814515580930,	-0.901641439860177530,	
+-0.901663062950670780,	-0.901684683787006060,	-0.901706302369129960,	-0.901727918696987760,	-0.901749532770525940,	-0.901771144589690210,	-0.901792754154426610,	-0.901814361464681080,	
+-0.901835966520399880,	-0.901857569321528610,	-0.901879169868013530,	-0.901900768159800360,	-0.901922364196835360,	-0.901943957979064350,	-0.901965549506433480,	-0.901987138778888700,	
+-0.902008725796376360,	-0.902030310558841970,	-0.902051893066231900,	-0.902073473318491970,	-0.902095051315568440,	-0.902116627057407250,	-0.902138200543954440,	-0.902159771775156270,	
+-0.902181340750958570,	-0.902202907471307710,	-0.902224471936149300,	-0.902246034145429810,	-0.902267594099095180,	-0.902289151797091570,	-0.902310707239365130,	-0.902332260425862120,	
+-0.902353811356528260,	-0.902375360031310030,	-0.902396906450153140,	-0.902418450613004080,	-0.902439992519808890,	-0.902461532170513720,	-0.902483069565064630,	-0.902504604703408210,	
+-0.902526137585490160,	-0.902547668211256650,	-0.902569196580653930,	-0.902590722693628170,	-0.902612246550125620,	-0.902633768150092550,	-0.902655287493475230,	-0.902676804580219370,	
+-0.902698319410271790,	-0.902719831983578190,	-0.902741342300085070,	-0.902762850359738580,	-0.902784356162484980,	-0.902805859708270430,	-0.902827360997041420,	-0.902848860028743870,	
+-0.902870356803324280,	-0.902891851320728690,	-0.902913343580903470,	-0.902934833583794780,	-0.902956321329349110,	-0.902977806817512830,	-0.902999290048231870,	-0.903020771021452840,	
+-0.903042249737121660,	-0.903063726195184820,	-0.903085200395588710,	-0.903106672338279680,	-0.903128142023203910,	-0.903149609450307870,	-0.903171074619537720,	-0.903192537530840060,	
+-0.903213998184160930,	-0.903235456579446700,	-0.903256912716643880,	-0.903278366595698820,	-0.903299818216557800,	-0.903321267579167420,	-0.903342714683473710,	-0.903364159529423390,	
+-0.903385602116962390,	-0.903407042446037530,	-0.903428480516594970,	-0.903449916328581290,	-0.903471349881942890,	-0.903492781176626010,	-0.903514210212577380,	-0.903535636989742930,	
+-0.903557061508069470,	-0.903578483767503380,	-0.903599903767991040,	-0.903621321509478940,	-0.903642736991913780,	-0.903664150215241600,	-0.903685561179409120,	-0.903706969884362610,	
+-0.903728376330048650,	-0.903749780516413860,	-0.903771182443404490,	-0.903792582110967360,	-0.903813979519048630,	-0.903835374667595230,	-0.903856767556553090,	-0.903878158185869030,	
+-0.903899546555489540,	-0.903920932665361330,	-0.903942316515430670,	-0.903963698105644480,	-0.903985077435948800,	-0.904006454506290580,	-0.904027829316616070,	-0.904049201866871990,	
+-0.904070572157004930,	-0.904091940186961480,	-0.904113305956688150,	-0.904134669466131750,	-0.904156030715238420,	-0.904177389703955230,	-0.904198746432228420,	-0.904220100900004710,	
+-0.904241453107230700,	-0.904262803053853090,	-0.904284150739818720,	-0.904305496165073720,	-0.904326839329565260,	-0.904348180233239480,	-0.904369518876043220,	-0.904390855257923070,	
+-0.904412189378825950,	-0.904433521238698250,	-0.904454850837487000,	-0.904476178175138370,	-0.904497503251599500,	-0.904518826066816770,	-0.904540146620736900,	-0.904561464913306580,	
+-0.904582780944472750,	-0.904604094714181910,	-0.904625406222380970,	-0.904646715469016430,	-0.904668022454035210,	-0.904689327177383820,	-0.904710629639009060,	-0.904731929838857640,	
+-0.904753227776876500,	-0.904774523453012570,	-0.904795816867212000,	-0.904817108019422060,	-0.904838396909589230,	-0.904859683537660440,	-0.904880967903582410,	-0.904902250007301960,	
+-0.904923529848765780,	-0.904944807427921160,	-0.904966082744714130,	-0.904987355799092170,	-0.905008626591001670,	-0.905029895120389670,	-0.905051161387202760,	-0.905072425391388100,	
+-0.905093687132892400,	-0.905114946611662470,	-0.905136203827645260,	-0.905157458780787350,	-0.905178711471035790,	-0.905199961898337510,	-0.905221210062639340,	-0.905242455963888080,	
+-0.905263699602030900,	-0.905284940977014290,	-0.905306180088785490,	-0.905327416937291020,	-0.905348651522478120,	-0.905369883844293510,	-0.905391113902684120,	-0.905412341697597100,	
+-0.905433567228979270,	-0.905454790496777460,	-0.905476011500938820,	-0.905497230241409930,	-0.905518446718137970,	-0.905539660931069970,	-0.905560872880152750,	-0.905582082565333460,	
+-0.905603289986558920,	-0.905624495143776300,	-0.905645698036932180,	-0.905666898665973940,	-0.905688097030848400,	-0.905709293131502500,	-0.905730486967883500,	-0.905751678539938430,	
+-0.905772867847614020,	-0.905794054890857630,	-0.905815239669615860,	-0.905836422183836090,	-0.905857602433465140,	-0.905878780418450270,	-0.905899956138738420,	-0.905921129594276840,	
+-0.905942300785012480,	-0.905963469710892140,	-0.905984636371863110,	-0.906005800767872520,	-0.906026962898867420,	-0.906048122764794960,	-0.906069280365602300,	-0.906090435701236370,	
+-0.906111588771644440,	-0.906132739576773430,	-0.906153888116570490,	-0.906175034390982900,	-0.906196178399957700,	-0.906217320143442030,	-0.906238459621383160,	-0.906259596833728140,	
+-0.906280731780424230,	-0.906301864461418250,	-0.906322994876657680,	-0.906344123026089580,	-0.906365248909661190,	-0.906386372527319910,	-0.906407493879012430,	-0.906428612964686460,	
+-0.906449729784288840,	-0.906470844337766810,	-0.906491956625067650,	-0.906513066646138620,	-0.906534174400926870,	-0.906555279889380010,	-0.906576383111444620,	-0.906597484067068530,	
+-0.906618582756198550,	-0.906639679178782080,	-0.906660773334766470,	-0.906681865224098880,	-0.906702954846726580,	-0.906724042202597170,	-0.906745127291657460,	-0.906766210113855050,	
+-0.906787290669136990,	-0.906808368957450760,	-0.906829444978743520,	-0.906850518732962630,	-0.906871590220055700,	-0.906892659439969550,	-0.906913726392652000,	-0.906934791078049970,	
+-0.906955853496110850,	-0.906976913646782230,	-0.906997971530011270,	-0.907019027145745340,	-0.907040080493932030,	-0.907061131574518400,	-0.907082180387452140,	-0.907103226932680200,	
+-0.907124271210150160,	-0.907145313219809510,	-0.907166352961605530,	-0.907187390435485690,	-0.907208425641397480,	-0.907229458579288270,	-0.907250489249105230,	-0.907271517650796060,	
+-0.907292543784308010,	-0.907313567649588590,	-0.907334589246585280,	-0.907355608575245550,	-0.907376625635516800,	-0.907397640427346610,	-0.907418652950682140,	-0.907439663205470980,	
+-0.907460671191660740,	-0.907481676909198790,	-0.907502680358032610,	-0.907523681538109920,	-0.907544680449377860,	-0.907565677091784260,	-0.907586671465276380,	-0.907607663569801710,	
+-0.907628653405307960,	-0.907649640971742610,	-0.907670626269053260,	-0.907691609297187170,	-0.907712590056092280,	-0.907733568545715630,	-0.907754544766005140,	-0.907775518716908310,	
+-0.907796490398372620,	-0.907817459810345780,	-0.907838426952775390,	-0.907859391825608820,	-0.907880354428793890,	-0.907901314762277980,	-0.907922272826008680,	-0.907943228619933820,	
+-0.907964182144000760,	-0.907985133398157340,	-0.908006082382351250,	-0.908027029096529770,	-0.908047973540640820,	-0.908068915714631890,	-0.908089855618450570,	-0.908110793252044580,	
+-0.908131728615361730,	-0.908152661708349630,	-0.908173592530955750,	-0.908194521083128150,	-0.908215447364813970,	-0.908236371375961140,	-0.908257293116517480,	-0.908278212586430490,	
+-0.908299129785647970,	-0.908320044714117870,	-0.908340957371787440,	-0.908361867758604840,	-0.908382775874517430,	-0.908403681719472940,	-0.908424585293419410,	-0.908445486596304310,	
+-0.908466385628075470,	-0.908487282388680930,	-0.908508176878068170,	-0.908529069096184690,	-0.908549959042978640,	-0.908570846718397610,	-0.908591732122389530,	-0.908612615254902110,	
+-0.908633496115883400,	-0.908654374705280650,	-0.908675251023042250,	-0.908696125069115460,	-0.908716996843448420,	-0.908737866345988850,	-0.908758733576684570,	-0.908779598535483510,	
+-0.908800461222333600,	-0.908821321637182430,	-0.908842179779978050,	-0.908863035650668060,	-0.908883889249200600,	-0.908904740575523280,	-0.908925589629584140,	-0.908946436411331220,	
+-0.908967280920712000,	-0.908988123157674850,	-0.909008963122167170,	-0.909029800814136980,	-0.909050636233532440,	-0.909071469380301140,	-0.909092300254391360,	-0.909113128855750910,	
+-0.909133955184327490,	-0.909154779240069270,	-0.909175601022924050,	-0.909196420532839780,	-0.909217237769764370,	-0.909238052733646000,	-0.909258865424432350,	-0.909279675842071810,	
+-0.909300483986511980,	-0.909321289857700890,	-0.909342093455586700,	-0.909362894780117110,	-0.909383693831240400,	-0.909404490608904270,	-0.909425285113057090,	-0.909446077343646580,	
+-0.909466867300621100,	-0.909487654983928140,	-0.909508440393516300,	-0.909529223529333190,	-0.909550004391327160,	-0.909570782979446050,	-0.909591559293638000,	-0.909612333333850940,	
+-0.909633105100033260,	-0.909653874592132650,	-0.909674641810097380,	-0.909695406753875500,	-0.909716169423415270,	-0.909736929818664500,	-0.909757687939571350,	-0.909778443786084080,	
+-0.909799197358150510,	-0.909819948655719140,	-0.909840697678737760,	-0.909861444427154780,	-0.909882188900918100,	-0.909902931099976000,	-0.909923671024276510,	-0.909944408673767910,	
+-0.909965144048398230,	-0.909985877148115740,	-0.910006607972868480,	-0.910027336522604810,	-0.910048062797272680,	-0.910068786796820460,	-0.910089508521196300,	-0.910110227970348350,	
+-0.910130945144224770,	-0.910151660042773920,	-0.910172372665943970,	-0.910193083013682850,	-0.910213791085939250,	-0.910234496882661000,	-0.910255200403796700,	-0.910275901649294280,	
+-0.910296600619102110,	-0.910317297313168460,	-0.910337991731441590,	-0.910358683873869650,	-0.910379373740401120,	-0.910400061330984060,	-0.910420746645566940,	-0.910441429684097800,	
+-0.910462110446525250,	-0.910482788932797330,	-0.910503465142862510,	-0.910524139076668960,	-0.910544810734165160,	-0.910565480115299140,	-0.910586147220019630,	-0.910606812048274760,	
+-0.910627474600012700,	-0.910648134875182040,	-0.910668792873730930,	-0.910689448595608080,	-0.910710102040761300,	-0.910730753209139540,	-0.910751402100690720,	-0.910772048715363550,	
+-0.910792693053106060,	-0.910813335113866970,	-0.910833974897594540,	-0.910854612404237150,	-0.910875247633743170,	-0.910895880586061190,	-0.910916511261139370,	-0.910937139658926420,	
+-0.910957765779370490,	-0.910978389622420280,	-0.910999011188024070,	-0.911019630476130220,	-0.911040247486687440,	-0.911060862219643890,	-0.911081474674948380,	-0.911102084852548950,	
+-0.911122692752394550,	-0.911143298374433200,	-0.911163901718613720,	-0.911184502784884390,	-0.911205101573194010,	-0.911225698083490630,	-0.911246292315723180,	-0.911266884269839930,	
+-0.911287473945789460,	-0.911308061343520270,	-0.911328646462981060,	-0.911349229304120100,	-0.911369809866886200,	-0.911390388151227640,	-0.911410964157093220,	-0.911431537884431320,	
+-0.911452109333190540,	-0.911472678503319590,	-0.911493245394766840,	-0.911513810007481110,	-0.911534372341410770,	-0.911554932396504540,	-0.911575490172710890,	-0.911596045669978540,	
+-0.911616598888256080,	-0.911637149827492220,	-0.911657698487635340,	-0.911678244868634360,	-0.911698788970437660,	-0.911719330792994050,	-0.911739870336252030,	-0.911760407600160530,	
+-0.911780942584667800,	-0.911801475289722770,	-0.911822005715274160,	-0.911842533861270450,	-0.911863059727660460,	-0.911883583314392680,	-0.911904104621416020,	-0.911924623648679100,	
+-0.911945140396130730,	-0.911965654863719280,	-0.911986167051393900,	-0.912006676959102980,	-0.912027184586795440,	-0.912047689934419870,	-0.912068193001925210,	-0.912088693789259830,	
+-0.912109192296372990,	-0.912129688523212970,	-0.912150182469728790,	-0.912170674135869160,	-0.912191163521582920,	-0.912211650626818640,	-0.912232135451525370,	-0.912252617995651720,	
+-0.912273098259146380,	-0.912293576241958500,	-0.912314051944036470,	-0.912334525365329550,	-0.912354996505786110,	-0.912375465365355300,	-0.912395931943985720,	-0.912416396241626520,	
+-0.912436858258226070,	-0.912457317993733640,	-0.912477775448097830,	-0.912498230621267670,	-0.912518683513191880,	-0.912539134123819370,	-0.912559582453099090,	-0.912580028500979750,	
+-0.912600472267410370,	-0.912620913752339890,	-0.912641352955717020,	-0.912661789877490910,	-0.912682224517610270,	-0.912702656876024030,	-0.912723086952681120,	-0.912743514747530570,	
+-0.912763940260521210,	-0.912784363491601860,	-0.912804784440721770,	-0.912825203107829660,	-0.912845619492874570,	-0.912866033595805430,	-0.912886445416571270,	-0.912906854955120810,	
+-0.912927262211403410,	-0.912947667185367680,	-0.912968069876962880,	-0.912988470286137940,	-0.913008868412841790,	-0.913029264257023470,	-0.913049657818632010,	-0.913070049097616350,	
+-0.913090438093925540,	-0.913110824807508830,	-0.913131209238314810,	-0.913151591386292870,	-0.913171971251391930,	-0.913192348833561150,	-0.913212724132749450,	-0.913233097148905880,	
+-0.913253467881979590,	-0.913273836331919720,	-0.913294202498675210,	-0.913314566382195210,	-0.913334927982428660,	-0.913355287299324910,	-0.913375644332832910,	-0.913395999082901920,	
+-0.913416351549480750,	-0.913436701732518790,	-0.913457049631965060,	-0.913477395247768720,	-0.913497738579878930,	-0.913518079628244720,	-0.913538418392815350,	-0.913558754873539990,	
+-0.913579089070367670,	-0.913599420983247650,	-0.913619750612129080,	-0.913640077956961010,	-0.913660403017692910,	-0.913680725794273730,	-0.913701046286652830,	-0.913721364494779140,	
+-0.913741680418602260,	-0.913761994058071010,	-0.913782305413134770,	-0.913802614483742780,	-0.913822921269844430,	-0.913843225771388550,	-0.913863527988324710,	-0.913883827920602080,	
+-0.913904125568169800,	-0.913924420930977250,	-0.913944714008973700,	-0.913965004802108290,	-0.913985293310330400,	-0.914005579533589300,	-0.914025863471834120,	-0.914046145125014480,	
+-0.914066424493079290,	-0.914086701575978160,	-0.914106976373660230,	-0.914127248886074880,	-0.914147519113171380,	-0.914167787054899090,	-0.914188052711207400,	-0.914208316082045560,	
+-0.914228577167362830,	-0.914248835967108710,	-0.914269092481232450,	-0.914289346709683650,	-0.914309598652411350,	-0.914329848309365030,	-0.914350095680494190,	-0.914370340765747970,	
+-0.914390583565075970,	-0.914410824078427440,	-0.914431062305752000,	-0.914451298246998780,	-0.914471531902117380,	-0.914491763271057080,	-0.914511992353767460,	-0.914532219150197780,	
+-0.914552443660297640,	-0.914572665884016310,	-0.914592885821303380,	-0.914613103472108220,	-0.914633318836380330,	-0.914653531914069060,	-0.914673742705124030,	-0.914693951209494700,	
+-0.914714157427130360,	-0.914734361357980700,	-0.914754563001995090,	-0.914774762359123140,	-0.914794959429314210,	-0.914815154212517910,	-0.914835346708683720,	-0.914855536917761230,	
+-0.914875724839699700,	-0.914895910474449070,	-0.914916093821958600,	-0.914936274882177880,	-0.914956453655056400,	-0.914976630140543980,	-0.914996804338589760,	-0.915016976249143690,	
+-0.915037145872155120,	-0.915057313207573770,	-0.915077478255349020,	-0.915097641015430670,	-0.915117801487768220,	-0.915137959672311150,	-0.915158115569009280,	-0.915178269177812090,	
+-0.915198420498669170,	-0.915218569531530250,	-0.915238716276345010,	-0.915258860733062840,	-0.915279002901633550,	-0.915299142782006750,	-0.915319280374132130,	-0.915339415677959290,	
+-0.915359548693437940,	-0.915379679420517570,	-0.915399807859148210,	-0.915419934009279230,	-0.915440057870860470,	-0.915460179443841390,	-0.915480298728172050,	-0.915500415723801920,	
+-0.915520530430680710,	-0.915540642848758250,	-0.915560752977984120,	-0.915580860818308140,	-0.915600966369680020,	-0.915621069632049480,	-0.915641170605366210,	-0.915661269289580030,	
+-0.915681365684640650,	-0.915701459790498000,	-0.915721551607101560,	-0.915741641134401260,	-0.915761728372346820,	-0.915781813320888150,	-0.915801895979974970,	-0.915821976349556980,	
+-0.915842054429584000,	-0.915862130220006070,	-0.915882203720772560,	-0.915902274931833740,	-0.915922343853139200,	-0.915942410484638760,	-0.915962474826282350,	-0.915982536878019670,	
+-0.916002596639800770,	-0.916022654111575240,	-0.916042709293293120,	-0.916062762184904230,	-0.916082812786358500,	-0.916102861097605640,	-0.916122907118595680,	-0.916142950849278440,	
+-0.916162992289603850,	-0.916183031439521730,	-0.916203068298982130,	-0.916223102867934740,	-0.916243135146329600,	-0.916263165134116650,	-0.916283192831245820,	-0.916303218237666920,	
+-0.916323241353330100,	-0.916343262178185180,	-0.916363280712181980,	-0.916383296955270770,	-0.916403310907401130,	-0.916423322568523320,	-0.916443331938587070,	-0.916463339017542620,	
+-0.916483343805339800,	-0.916503346301928650,	-0.916523346507258970,	-0.916543344421281160,	-0.916563340043944800,	-0.916583333375200260,	-0.916603324414997140,	-0.916623313163285940,	
+-0.916643299620016340,	-0.916663283785138620,	-0.916683265658602480,	-0.916703245240358400,	-0.916723222530356100,	-0.916743197528545720,	-0.916763170234877410,	-0.916783140649301110,	
+-0.916803108771767070,	-0.916823074602225120,	-0.916843038140625620,	-0.916862999386918290,	-0.916882958341053710,	-0.916902915002981600,	-0.916922869372652330,	-0.916942821450015710,	
+-0.916962771235022120,	-0.916982718727621600,	-0.917002663927764420,	-0.917022606835400380,	-0.917042547450479970,	-0.917062485772953020,	-0.917082421802770000,	-0.917102355539880840,	
+-0.917122286984235920,	-0.917142216135785170,	-0.917162142994478960,	-0.917182067560267320,	-0.917201989833100530,	-0.917221909812928730,	-0.917241827499702180,	-0.917261742893371150,	
+-0.917281655993885670,	-0.917301566801196120,	-0.917321475315252540,	-0.917341381536005310,	-0.917361285463404670,	-0.917381187097400800,	-0.917401086437943940,	-0.917420983484984460,	
+-0.917440878238472310,	-0.917460770698358190,	-0.917480660864592010,	-0.917500548737124280,	-0.917520434315905130,	-0.917540317600884950,	-0.917560198592013880,	-0.917580077289242290,	
+-0.917599953692520680,	-0.917619827801798960,	-0.917639699617027850,	-0.917659569138157380,	-0.917679436365138050,	-0.917699301297920100,	-0.917719163936453920,	-0.917739024280689760,	
+-0.917758882330578230,	-0.917778738086069250,	-0.917798591547113630,	-0.917818442713661420,	-0.917838291585663100,	-0.917858138163069050,	-0.917877982445829740,	-0.917897824433895340,	
+-0.917917664127216540,	-0.917937501525743490,	-0.917957336629426690,	-0.917977169438216610,	-0.917996999952063520,	-0.918016828170918010,	-0.918036654094730230,	-0.918056477723451000,	
+-0.918076299057030590,	-0.918096118095419360,	-0.918115934838567790,	-0.918135749286426490,	-0.918155561438945830,	-0.918175371296076180,	-0.918195178857768140,	-0.918214984123972180,	
+-0.918234787094638680,	-0.918254587769718360,	-0.918274386149161350,	-0.918294182232918590,	-0.918313976020940230,	-0.918333767513177080,	-0.918353556709579410,	-0.918373343610097810,	
+-0.918393128214682890,	-0.918412910523285220,	-0.918432690535855190,	-0.918452468252343390,	-0.918472243672700530,	-0.918492016796876980,	-0.918511787624823440,	-0.918531556156490400,	
+-0.918551322391828570,	-0.918571086330788320,	-0.918590847973320360,	-0.918610607319375270,	-0.918630364368903770,	-0.918650119121856230,	-0.918669871578183470,	-0.918689621737835970,	
+-0.918709369600764550,	-0.918729115166919690,	-0.918748858436251870,	-0.918768599408712030,	-0.918788338084250640,	-0.918808074462818420,	-0.918827808544366080,	-0.918847540328844190,	
+-0.918867269816203370,	-0.918886997006394420,	-0.918906721899367950,	-0.918926444495074770,	-0.918946164793465360,	-0.918965882794490650,	-0.918985598498101130,	-0.919005311904247720,	
+-0.919025023012880920,	-0.919044731823951740,	-0.919064438337410470,	-0.919084142553208360,	-0.919103844471295670,	-0.919123544091623560,	-0.919143241414142500,	-0.919162936438803310,	
+-0.919182629165556930,	-0.919202319594353830,	-0.919222007725144950,	-0.919241693557880990,	-0.919261377092512990,	-0.919281058328991320,	-0.919300737267267240,	-0.919320413907291130,	
+-0.919340088249014030,	-0.919359760292386750,	-0.919379430037360110,	-0.919399097483884710,	-0.919418762631911800,	-0.919438425481391760,	-0.919458086032275860,	-0.919477744284514560,	
+-0.919497400238059150,	-0.919517053892860090,	-0.919536705248868320,	-0.919556354306034880,	-0.919576001064310480,	-0.919595645523646250,	-0.919615287683992700,	-0.919634927545301070,	
+-0.919654565107521970,	-0.919674200370606650,	-0.919693833334505720,	-0.919713463999170200,	-0.919733092364551030,	-0.919752718430599250,	-0.919772342197265450,	-0.919791963664501000,	
+-0.919811582832256500,	-0.919831199700483100,	-0.919850814269131730,	-0.919870426538153320,	-0.919890036507498790,	-0.919909644177119180,	-0.919929249546965530,	-0.919948852616988670,	
+-0.919968453387139840,	-0.919988051857369650,	-0.920007648027629470,	-0.920027241897870110,	-0.920046833468042720,	-0.920066422738098130,	-0.920086009707987600,	-0.920105594377661930,	
+-0.920125176747072390,	-0.920144756816169810,	-0.920164334584905430,	-0.920183910053230190,	-0.920203483221095130,	-0.920223054088451400,	-0.920242622655250030,	-0.920262188921442070,	
+-0.920281752886978670,	-0.920301314551810970,	-0.920320873915889790,	-0.920340430979166620,	-0.920359985741592280,	-0.920379538203118020,	-0.920399088363694770,	-0.920418636223274020,	
+-0.920438181781806470,	-0.920457725039243610,	-0.920477265995536360,	-0.920496804650635990,	-0.920516341004493530,	-0.920535875057060360,	-0.920555406808287400,	-0.920574936258126030,	
+-0.920594463406527170,	-0.920613988253442320,	-0.920633510798822270,	-0.920653031042618640,	-0.920672548984782350,	-0.920692064625264760,	-0.920711577964016930,	-0.920731089000990210,	
+-0.920750597736135770,	-0.920770104169404750,	-0.920789608300748520,	-0.920809110130118240,	-0.920828609657465270,	-0.920848106882740660,	-0.920867601805895890,	-0.920887094426882100,	
+-0.920906584745650570,	-0.920926072762152550,	-0.920945558476339410,	-0.920965041888162190,	-0.920984522997572610,	-0.921004001804521580,	-0.921023478308960590,	-0.921042952510840780,	
+-0.921062424410113770,	-0.921081894006730570,	-0.921101361300642800,	-0.921120826291801590,	-0.921140288980158100,	-0.921159749365664140,	-0.921179207448270640,	-0.921198663227929200,	
+-0.921218116704591080,	-0.921237567878207760,	-0.921257016748730400,	-0.921276463316110570,	-0.921295907580299440,	-0.921315349541248720,	-0.921334789198909540,	-0.921354226553233400,	
+-0.921373661604171670,	-0.921393094351675820,	-0.921412524795697240,	-0.921431952936187290,	-0.921451378773097460,	-0.921470802306379340,	-0.921490223535984090,	-0.921509642461863290,	
+-0.921529059083968430,	-0.921548473402250880,	-0.921567885416662120,	-0.921587295127153650,	-0.921606702533677050,	-0.921626107636183580,	-0.921645510434624840,	-0.921664910928952310,	
+-0.921684309119117580,	-0.921703705005072040,	-0.921723098586767260,	-0.921742489864154750,	-0.921761878837185970,	-0.921781265505812520,	-0.921800649869985890,	-0.921820031929657670,	
+-0.921839411684779340,	-0.921858789135302390,	-0.921878164281178640,	-0.921897537122359450,	-0.921916907658796300,	-0.921936275890441030,	-0.921955641817244990,	-0.921975005439159780,	
+-0.921994366756137110,	-0.922013725768128570,	-0.922033082475085640,	-0.922052436876960150,	-0.922071788973703340,	-0.922091138765267270,	-0.922110486251603190,	-0.922129831432663030,	
+-0.922149174308398270,	-0.922168514878760500,	-0.922187853143701440,	-0.922207189103172900,	-0.922226522757126240,	-0.922245854105513300,	-0.922265183148285760,	-0.922284509885395230,	
+-0.922303834316793520,	-0.922323156442432010,	-0.922342476262262840,	-0.922361793776237280,	-0.922381108984307360,	-0.922400421886424680,	-0.922419732482540940,	-0.922439040772607740,	
+-0.922458346756577120,	-0.922477650434400550,	-0.922496951806029860,	-0.922516250871416750,	-0.922535547630513040,	-0.922554842083270430,	-0.922574134229640850,	-0.922593424069575780,	
+-0.922612711603027270,	-0.922631996829946900,	-0.922651279750286600,	-0.922670560363998080,	-0.922689838671033050,	-0.922709114671343640,	-0.922728388364881250,	-0.922747659751598000,	
+-0.922766928831445510,	-0.922786195604375800,	-0.922805460070340480,	-0.922824722229291570,	-0.922843982081180900,	-0.922863239625960290,	-0.922882494863581430,	-0.922901747793996470,	
+-0.922920998417157130,	-0.922940246733015220,	-0.922959492741522780,	-0.922978736442631620,	-0.922997977836293450,	-0.923017216922460530,	-0.923036453701084560,	-0.923055688172117360,	
+-0.923074920335510970,	-0.923094150191217210,	-0.923113377739188220,	-0.923132602979375720,	-0.923151825911731730,	-0.923171046536208070,	-0.923190264852756900,	-0.923209480861330030,	
+-0.923228694561879500,	-0.923247905954357240,	-0.923267115038715170,	-0.923286321814905330,	-0.923305526282879650,	-0.923324728442590170,	-0.923343928293988920,	-0.923363125837027840,	
+-0.923382321071658960,	-0.923401513997834100,	-0.923420704615505630,	-0.923439892924625470,	-0.923459078925145450,	-0.923478262617017710,	-0.923497444000194400,	-0.923516623074627450,	
+-0.923535799840268900,	-0.923554974297070900,	-0.923574146444985370,	-0.923593316283964680,	-0.923612483813960440,	-0.923631649034925230,	-0.923650811946810760,	-0.923669972549569280,	
+-0.923689130843152850,	-0.923708286827513710,	-0.923727440502603690,	-0.923746591868375160,	-0.923765740924780140,	-0.923784887671770800,	-0.923804032109299180,	-0.923823174237317520,	
+-0.923842314055777880,	-0.923861451564632510,	-0.923880586763833560,	-0.923899719653332950,	-0.923918850233083290,	-0.923937978503036270,	-0.923957104463144500,	-0.923976228113359780,	
+-0.923995349453634710,	-0.924014468483921100,	-0.924033585204171340,	-0.924052699614337670,	-0.924071811714372250,	-0.924090921504227230,	-0.924110028983854970,	-0.924129134153207630,	
+-0.924148237012237470,	-0.924167337560896640,	-0.924186435799137620,	-0.924205531726912440,	-0.924224625344173270,	-0.924243716650872790,	-0.924262805646962840,	-0.924281892332395990,	
+-0.924300976707124300,	-0.924320058771100240,	-0.924339138524275960,	-0.924358215966603950,	-0.924377291098036350,	-0.924396363918525530,	-0.924415434428023760,	-0.924434502626483410,	
+-0.924453568513856850,	-0.924472632090096340,	-0.924491693355154240,	-0.924510752308982940,	-0.924529808951534690,	-0.924548863282762090,	-0.924567915302617060,	-0.924586965011052530,	
+-0.924606012408020430,	-0.924625057493473350,	-0.924644100267363540,	-0.924663140729643510,	-0.924682178880265710,	-0.924701214719182430,	-0.924720248246346130,	-0.924739279461709080,	
+-0.924758308365223990,	-0.924777334956843000,	-0.924796359236518820,	-0.924815381204203590,	-0.924834400859850030,	-0.924853418203410380,	-0.924872433234837250,	-0.924891445954083010,	
+-0.924910456361100140,	-0.924929464455841120,	-0.924948470238258440,	-0.924967473708304680,	-0.924986474865932110,	-0.925005473711093540,	-0.925024470243741010,	-0.925043464463827570,	
+-0.925062456371305240,	-0.925081445966126960,	-0.925100433248244980,	-0.925119418217611900,	-0.925138400874180310,	-0.925157381217902700,	-0.925176359248731650,	-0.925195334966619650,	
+-0.925214308371519300,	-0.925233279463383300,	-0.925252248242164010,	-0.925271214707814150,	-0.925290178860286190,	-0.925309140699532850,	-0.925328100225506600,	-0.925347057438160260,	
+-0.925366012337446090,	-0.925384964923317010,	-0.925403915195725400,	-0.925422863154624080,	-0.925441808799965630,	-0.925460752131702540,	-0.925479693149787730,	-0.925498631854173470,	
+-0.925517568244812790,	-0.925536502321658180,	-0.925555434084662340,	-0.925574363533777870,	-0.925593290668957460,	-0.925612215490153820,	-0.925631137997319780,	-0.925650058190407690,	
+-0.925668976069370600,	-0.925687891634160990,	-0.925706804884731780,	-0.925725715821035360,	-0.925744624443024850,	-0.925763530750652760,	-0.925782434743871670,	-0.925801336422634620,	
+-0.925820235786894210,	-0.925839132836603240,	-0.925858027571714310,	-0.925876919992180470,	-0.925895810097954190,	-0.925914697888988500,	-0.925933583365236010,	-0.925952466526649640,	
+-0.925971347373181990,	-0.925990225904786080,	-0.926009102121414520,	-0.926027976023020230,	-0.926046847609556020,	-0.926065716880974720,	-0.926084583837229030,	-0.926103448478271970,	
+-0.926122310804056270,	-0.926141170814534730,	-0.926160028509660390,	-0.926178883889385850,	-0.926197736953664250,	-0.926216587702448080,	-0.926235436135690700,	-0.926254282253344500,	
+-0.926273126055362720,	-0.926291967541698070,	-0.926310806712303590,	-0.926329643567131990,	-0.926348478106136410,	-0.926367310329269440,	-0.926386140236484360,	-0.926404967827733850,	
+-0.926423793102971070,	-0.926442616062148620,	-0.926461436705219740,	-0.926480255032137160,	-0.926499071042854120,	-0.926517884737323330,	-0.926536696115497720,	-0.926555505177330430,	
+-0.926574311922774400,	-0.926593116351782650,	-0.926611918464307900,	-0.926630718260303630,	-0.926649515739722320,	-0.926668310902517440,	-0.926687103748641610,	-0.926705894278048060,	
+-0.926724682490689840,	-0.926743468386519890,	-0.926762251965491220,	-0.926781033227557010,	-0.926799812172670050,	-0.926818588800783720,	-0.926837363111850830,	-0.926856135105824650,	
+-0.926874904782658100,	-0.926893672142304230,	-0.926912437184716160,	-0.926931199909846960,	-0.926949960317649870,	-0.926968718408077820,	-0.926987474181084070,	-0.927006227636621550,	
+-0.927024978774643520,	-0.927043727595102900,	-0.927062474097953060,	-0.927081218283147050,	-0.927099960150638000,	-0.927118699700378970,	-0.927137436932323310,	-0.927156171846423960,	
+-0.927174904442634280,	-0.927193634720907210,	-0.927212362681196110,	-0.927231088323454130,	-0.927249811647634430,	-0.927268532653690250,	-0.927287251341574640,	-0.927305967711240960,	
+-0.927324681762642270,	-0.927343393495732030,	-0.927362102910463170,	-0.927380810006789180,	-0.927399514784662980,	-0.927418217244038170,	-0.927436917384867780,	-0.927455615207105070,	
+-0.927474310710703300,	-0.927493003895615730,	-0.927511694761795740,	-0.927530383309196460,	-0.927549069537771160,	-0.927567753447473330,	-0.927586435038256000,	-0.927605114310072640,	
+-0.927623791262876530,	-0.927642465896620920,	-0.927661138211259060,	-0.927679808206744450,	-0.927698475883030340,	-0.927717141240069880,	-0.927735804277816770,	-0.927754464996223940,	
+-0.927773123395245090,	-0.927791779474833380,	-0.927810433234942280,	-0.927829084675525050,	-0.927847733796535180,	-0.927866380597925810,	-0.927885025079650650,	-0.927903667241662840,	
+-0.927922307083915990,	-0.927940944606363230,	-0.927959579808958160,	-0.927978212691654150,	-0.927996843254404570,	-0.928015471497163010,	-0.928034097419882630,	-0.928052721022517010,	
+-0.928071342305019640,	-0.928089961267343890,	-0.928108577909443230,	-0.928127192231271160,	-0.928145804232781040,	-0.928164413913926570,	-0.928183021274660900,	-0.928201626314937740,	
+-0.928220229034710460,	-0.928238829433932770,	-0.928257427512557800,	-0.928276023270539370,	-0.928294616707830870,	-0.928313207824385870,	-0.928331796620157750,	-0.928350383095100320,	
+-0.928368967249166730,	-0.928387549082310800,	-0.928406128594486120,	-0.928424705785645950,	-0.928443280655744110,	-0.928461853204733960,	-0.928480423432569310,	-0.928498991339203440,	
+-0.928517556924590260,	-0.928536120188683030,	-0.928554681131435690,	-0.928573239752801480,	-0.928591796052734230,	-0.928610350031187530,	-0.928628901688114850,	-0.928647451023470020,	
+-0.928665998037206510,	-0.928684542729278030,	-0.928703085099638170,	-0.928721625148240640,	-0.928740162875039020,	-0.928758698279987030,	-0.928777231363038250,	-0.928795762124146500,	
+-0.928814290563265140,	-0.928832816680348230,	-0.928851340475349120,	-0.928869861948221850,	-0.928888381098919800,	-0.928906897927396780,	-0.928925412433606600,	-0.928943924617502860,	
+-0.928962434479039260,	-0.928980942018169610,	-0.928999447234847620,	-0.929017950129026990,	-0.929036450700661430,	-0.929054948949704860,	-0.929073444876110880,	-0.929091938479833290,	
+-0.929110429760825810,	-0.929128918719042350,	-0.929147405354436520,	-0.929165889666962120,	-0.929184371656573190,	-0.929202851323223110,	-0.929221328666866020,	-0.929239803687455620,	
+-0.929258276384945630,	-0.929276746759289950,	-0.929295214810442530,	-0.929313680538356950,	-0.929332143942987240,	-0.929350605024287120,	-0.929369063782210510,	-0.929387520216711230,	
+-0.929405974327743190,	-0.929424426115260100,	-0.929442875579216120,	-0.929461322719564830,	-0.929479767536260270,	-0.929498210029256370,	-0.929516650198506820,	-0.929535088043965670,	
+-0.929553523565586850,	-0.929571956763324270,	-0.929590387637131640,	-0.929608816186963120,	-0.929627242412772500,	-0.929645666314513950,	-0.929664087892141060,	-0.929682507145608070,	
+-0.929700924074868710,	-0.929719338679877110,	-0.929737750960587080,	-0.929756160916952790,	-0.929774568548928040,	-0.929792973856466860,	-0.929811376839523200,	-0.929829777498051180,	
+-0.929848175832004630,	-0.929866571841337810,	-0.929884965526004410,	-0.929903356885958600,	-0.929921745921154510,	-0.929940132631545960,	-0.929958517017087090,	-0.929976899077731960,	
+-0.929995278813434580,	-0.930013656224148890,	-0.930032031309829250,	-0.930050404070429380,	-0.930068774505903640,	-0.930087142616205840,	-0.930105508401290250,	-0.930123871861110780,	
+-0.930142232995621710,	-0.930160591804777060,	-0.930178948288530980,	-0.930197302446837400,	-0.930215654279650690,	-0.930234003786924890,	-0.930252350968613920,	-0.930270695824672260,	
+-0.930289038355053720,	-0.930307378559712570,	-0.930325716438602960,	-0.930344051991679240,	-0.930362385218895140,	-0.930380716120205340,	-0.930399044695563560,	-0.930417370944924270,	
+-0.930435694868241400,	-0.930454016465469440,	-0.930472335736562410,	-0.930490652681474570,	-0.930508967300159970,	-0.930527279592573090,	-0.930545589558667950,	-0.930563897198398830,	
+-0.930582202511719970,	-0.930600505498585640,	-0.930618806158950100,	-0.930637104492767490,	-0.930655400499992070,	-0.930673694180578100,	-0.930691985534480070,	-0.930710274561651900,	
+-0.930728561262048170,	-0.930746845635622930,	-0.930765127682330770,	-0.930783407402125620,	-0.930801684794961950,	-0.930819959860794130,	-0.930838232599576430,	-0.930856503011263100,	
+-0.930874771095808520,	-0.930893036853166930,	-0.930911300283292940,	-0.930929561386140580,	-0.930947820161664330,	-0.930966076609818450,	-0.930984330730557530,	-0.931002582523835720,	
+-0.931020831989607500,	-0.931039079127827130,	-0.931057323938449090,	-0.931075566421427750,	-0.931093806576717480,	-0.931112044404272640,	-0.931130279904047730,	-0.931148513075997220,	
+-0.931166743920075260,	-0.931184972436236550,	-0.931203198624435350,	-0.931221422484626250,	-0.931239644016763510,	-0.931257863220801730,	-0.931276080096695160,	-0.931294294644398500,	
+-0.931312506863866020,	-0.931330716755052410,	-0.931348924317911940,	-0.931367129552399090,	-0.931385332458468550,	-0.931403533036074590,	-0.931421731285171810,	-0.931439927205714670,	
+-0.931458120797657770,	-0.931476312060955490,	-0.931494500995562520,	-0.931512687601433240,	-0.931530871878522350,	-0.931549053826784100,	-0.931567233446173320,	-0.931585410736644470,	
+-0.931603585698152050,	-0.931621758330650640,	-0.931639928634094950,	-0.931658096608439350,	-0.931676262253638530,	-0.931694425569646990,	-0.931712586556419530,	-0.931730745213910530,	
+-0.931748901542074680,	-0.931767055540866580,	-0.931785207210240830,	-0.931803356550152010,	-0.931821503560554820,	-0.931839648241403970,	-0.931857790592653830,	-0.931875930614259330,	
+-0.931894068306174940,	-0.931912203668355480,	-0.931930336700755420,	-0.931948467403329590,	-0.931966595776032580,	-0.931984721818819080,	-0.932002845531643700,	-0.932020966914461240,	
+-0.932039085967226400,	-0.932057202689893890,	-0.932075317082418310,	-0.932093429144754350,	-0.932111538876856940,	-0.932129646278680670,	-0.932147751350180240,	-0.932165854091310480,	
+-0.932183954502026070,	-0.932202052582281730,	-0.932220148332032370,	-0.932238241751232490,	-0.932256332839837110,	-0.932274421597800830,	-0.932292508025078570,	-0.932310592121624930,	
+-0.932328673887394930,	-0.932346753322343180,	-0.932364830426424600,	-0.932382905199593880,	-0.932400977641805960,	-0.932419047753015540,	-0.932437115533177540,	-0.932455180982246780,	
+-0.932473244100178070,	-0.932491304886926220,	-0.932509363342446050,	-0.932527419466692600,	-0.932545473259620450,	-0.932563524721184640,	-0.932581573851340110,	-0.932599620650041650,	
+-0.932617665117243980,	-0.932635707252902350,	-0.932653747056971350,	-0.932671784529406020,	-0.932689819670161180,	-0.932707852479191860,	-0.932725882956452760,	-0.932743911101899140,	
+-0.932761936915485590,	-0.932779960397167260,	-0.932797981546899080,	-0.932816000364635860,	-0.932834016850332740,	-0.932852031003944540,	-0.932870042825426180,	-0.932888052314732820,	
+-0.932906059471819260,	-0.932924064296640540,	-0.932942066789151810,	-0.932960066949307780,	-0.932978064777063580,	-0.932996060272374250,	-0.933014053435194720,	-0.933032044265480140,	
+-0.933050032763185430,	-0.933068018928265520,	-0.933086002760675770,	-0.933103984260370890,	-0.933121963427306020,	-0.933139940261436320,	-0.933157914762716700,	-0.933175886931102430,	
+-0.933193856766548310,	-0.933211824269009620,	-0.933229789438441260,	-0.933247752274798500,	-0.933265712778036380,	-0.933283670948109930,	-0.933301626784974300,	-0.933319580288584750,	
+-0.933337531458896090,	-0.933355480295863680,	-0.933373426799442460,	-0.933391370969587800,	-0.933409312806254610,	-0.933427252309398270,	-0.933445189478973700,	-0.933463124314936170,	
+-0.933481056817240810,	-0.933498986985842880,	-0.933516914820697430,	-0.933534840321759710,	-0.933552763488984860,	-0.933570684322328150,	-0.933588602821744720,	-0.933606518987189720,	
+-0.933624432818618510,	-0.933642344315986140,	-0.933660253479247970,	-0.933678160308359150,	-0.933696064803274940,	-0.933713966963950480,	-0.933731866790341260,	-0.933749764282402190,	
+-0.933767659440088880,	-0.933785552263356360,	-0.933803442752159980,	-0.933821330906454920,	-0.933839216726196630,	-0.933857100211340160,	-0.933874981361841110,	-0.933892860177654490,	
+-0.933910736658735700,	-0.933928610805040190,	-0.933946482616523020,	-0.933964352093139770,	-0.933982219234845590,	-0.934000084041595850,	-0.934017946513345910,	-0.934035806650051040,	
+-0.934053664451666710,	-0.934071519918148300,	-0.934089373049450940,	-0.934107223845530240,	-0.934125072306341450,	-0.934142918431840050,	-0.934160762221981190,	-0.934178603676720560,	
+-0.934196442796013330,	-0.934214279579815180,	-0.934232114028081150,	-0.934249946140766950,	-0.934267775917827840,	-0.934285603359219170,	-0.934303428464896670,	-0.934321251234815460,	
+-0.934339071668931260,	-0.934356889767199330,	-0.934374705529575130,	-0.934392518956014160,	-0.934410330046472000,	-0.934428138800903920,	-0.934445945219265490,	-0.934463749301512210,	
+-0.934481551047599560,	-0.934499350457483000,	-0.934517147531118250,	-0.934534942268460340,	-0.934552734669465310,	-0.934570524734088300,	-0.934588312462285130,	-0.934606097854011050,	
+-0.934623880909221770,	-0.934641661627872770,	-0.934659440009919630,	-0.934677216055317950,	-0.934694989764023100,	-0.934712761135990890,	-0.934730530171176690,	-0.934748296869536200,	
+-0.934766061231025010,	-0.934783823255598610,	-0.934801582943212690,	-0.934819340293822850,	-0.934837095307384570,	-0.934854847983853540,	-0.934872598323185480,	-0.934890346325335850,	
+-0.934908091990260370,	-0.934925835317914730,	-0.934943576308254420,	-0.934961314961235250,	-0.934979051276812800,	-0.934996785254942560,	-0.935014516895580570,	-0.935032246198682080,	
+-0.935049973164203130,	-0.935067697792099200,	-0.935085420082325980,	-0.935103140034839300,	-0.935120857649594740,	-0.935138572926548010,	-0.935156285865654800,	-0.935173996466870940,	
+-0.935191704730152120,	-0.935209410655453930,	-0.935227114242732300,	-0.935244815491942830,	-0.935262514403041420,	-0.935280210975983680,	-0.935297905210725420,	-0.935315597107222340,	
+-0.935333286665430360,	-0.935350973885305080,	-0.935368658766802420,	-0.935386341309878080,	-0.935404021514487870,	-0.935421699380587610,	-0.935439374908133110,	-0.935457048097080190,	
+-0.935474718947384650,	-0.935492387459002320,	-0.935510053631888990,	-0.935527717466000610,	-0.935545378961292860,	-0.935563038117721680,	-0.935580694935242870,	-0.935598349413812370,	
+-0.935616001553385980,	-0.935633651353919630,	-0.935651298815369010,	-0.935668943937690290,	-0.935686586720839260,	-0.935704227164771640,	-0.935721865269443450,	-0.935739501034810630,	
+-0.935757134460829090,	-0.935774765547454650,	-0.935792394294643340,	-0.935810020702350980,	-0.935827644770533710,	-0.935845266499147230,	-0.935862885888147590,	-0.935880502937490700,	
+-0.935898117647132600,	-0.935915730017029210,	-0.935933340047136460,	-0.935950947737410390,	-0.935968553087807020,	-0.935986156098282060,	-0.936003756768791880,	-0.936021355099292300,	
+-0.936038951089739340,	-0.936056544740089040,	-0.936074136050297210,	-0.936091725020320230,	-0.936109311650113800,	-0.936126895939634160,	-0.936144477888837260,	-0.936162057497679110,	
+-0.936179634766115880,	-0.936197209694103580,	-0.936214782281598160,	-0.936232352528555970,	-0.936249920434932710,	-0.936267486000684770,	-0.936285049225768050,	-0.936302610110138710,	
+-0.936320168653752780,	-0.936337724856566630,	-0.936355278718535970,	-0.936372830239617260,	-0.936390379419766440,	-0.936407926258939540,	-0.936425470757093040,	-0.936443012914182640,	
+-0.936460552730164820,	-0.936478090204995620,	-0.936495625338631290,	-0.936513158131027760,	-0.936530688582141390,	-0.936548216691928230,	-0.936565742460344630,	-0.936583265887346530,	
+-0.936600786972890400,	-0.936618305716932280,	-0.936635822119428420,	-0.936653336180334860,	-0.936670847899608080,	-0.936688357277204120,	-0.936705864313079340,	-0.936723369007189890,	
+-0.936740871359492020,	-0.936758371369942000,	-0.936775869038495970,	-0.936793364365110290,	-0.936810857349741230,	-0.936828347992345050,	-0.936845836292877880,	-0.936863322251296200,	
+-0.936880805867556180,	-0.936898287141614270,	-0.936915766073426530,	-0.936933242662949420,	-0.936950716910139090,	-0.936968188814952140,	-0.936985658377344600,	-0.937003125597272950,	
+-0.937020590474693440,	-0.937038053009562550,	-0.937055513201836440,	-0.937072971051471690,	-0.937090426558424450,	-0.937107879722651080,	-0.937125330544108070,	-0.937142779022751670,	
+-0.937160225158538360,	-0.937177668951424400,	-0.937195110401366380,	-0.937212549508320560,	-0.937229986272243410,	-0.937247420693091190,	-0.937264852770820500,	-0.937282282505387590,	
+-0.937299709896749160,	-0.937317134944861240,	-0.937334557649680660,	-0.937351978011163540,	-0.937369396029266610,	-0.937386811703946000,	-0.937404225035158520,	-0.937421636022860440,	
+-0.937439044667008230,	-0.937456450967558470,	-0.937473854924467550,	-0.937491256537692050,	-0.937508655807188340,	-0.937526052732913010,	-0.937543447314822530,	-0.937560839552873500,	
+-0.937578229447022290,	-0.937595616997225600,	-0.937613002203439790,	-0.937630385065621460,	-0.937647765583727200,	-0.937665143757713590,	-0.937682519587537010,	-0.937699893073154270,	
+-0.937717264214521620,	-0.937734633011595990,	-0.937751999464333630,	-0.937769363572691360,	-0.937786725336625550,	-0.937804084756093110,	-0.937821441831050430,	-0.937838796561454080,	
+-0.937856148947260770,	-0.937873498988426980,	-0.937890846684909630,	-0.937908192036664980,	-0.937925535043649950,	-0.937942875705821020,	-0.937960214023135010,	-0.937977549995548390,	
+-0.937994883623017970,	-0.938012214905500240,	-0.938029543842952010,	-0.938046870435329970,	-0.938064194682590720,	-0.938081516584690860,	-0.938098836141587400,	-0.938116153353236730,	
+-0.938133468219595760,	-0.938150780740621080,	-0.938168090916269510,	-0.938185398746497650,	-0.938202704231262290,	-0.938220007370520140,	-0.938237308164228010,	-0.938254606612342610,	
+-0.938271902714820750,	-0.938289196471619010,	-0.938306487882694330,	-0.938323776948003510,	-0.938341063667503140,	-0.938358348041150260,	-0.938375630068901350,	-0.938392909750713430,	
+-0.938410187086543220,	-0.938427462076347530,	-0.938444734720083160,	-0.938462005017707050,	-0.938479272969175880,	-0.938496538574446590,	-0.938513801833475880,	-0.938531062746220670,	
+-0.938548321312637770,	-0.938565577532684100,	-0.938582831406316600,	-0.938600082933491840,	-0.938617332114166980,	-0.938634578948298710,	-0.938651823435844080,	-0.938669065576759780,	
+-0.938686305371002950,	-0.938703542818530300,	-0.938720777919298750,	-0.938738010673265340,	-0.938755241080386880,	-0.938772469140620290,	-0.938789694853922500,	-0.938806918220250530,	
+-0.938824139239561210,	-0.938841357911811670,	-0.938858574236958620,	-0.938875788214959210,	-0.938892999845770240,	-0.938910209129348750,	-0.938927416065651780,	-0.938944620654636350,	
+-0.938961822896259290,	-0.938979022790477740,	-0.938996220337248500,	-0.939013415536528840,	-0.939030608388275570,	-0.939047798892445830,	-0.939064987048996550,	-0.939082172857884870,	
+-0.939099356319067600,	-0.939116537432502120,	-0.939133716198145120,	-0.939150892615953970,	-0.939168066685885590,	-0.939185238407897030,	-0.939202407781945410,	-0.939219574807987680,	
+-0.939236739485981080,	-0.939253901815882530,	-0.939271061797649300,	-0.939288219431238410,	-0.939305374716607020,	-0.939322527653712050,	-0.939339678242510970,	-0.939356826482960480,	
+-0.939373972375018070,	-0.939391115918640660,	-0.939408257113785510,	-0.939425395960409640,	-0.939442532458470430,	-0.939459666607924680,	-0.939476798408729890,	-0.939493927860843070,	
+-0.939511054964221490,	-0.939528179718822300,	-0.939545302124602520,	-0.939562422181519640,	-0.939579539889530580,	-0.939596655248592820,	-0.939613768258663270,	-0.939630878919699320,	
+-0.939647987231658210,	-0.939665093194497090,	-0.939682196808173330,	-0.939699298072643960,	-0.939716396987866460,	-0.939733493553797870,	-0.939750587770395550,	-0.939767679637616870,	
+-0.939784769155418860,	-0.939801856323759120,	-0.939818941142594570,	-0.939836023611882680,	-0.939853103731580710,	-0.939870181501646140,	-0.939887256922036010,	-0.939904329992707680,	
+-0.939921400713618630,	-0.939938469084726000,	-0.939955535105987280,	-0.939972598777359610,	-0.939989660098800580,	-0.940006719070267230,	-0.940023775691717240,	-0.940040829963107670,	
+-0.940057881884396210,	-0.940074931455539890,	-0.940091978676496300,	-0.940109023547222700,	-0.940126066067676680,	-0.940143106237815380,	-0.940160144057596400,	-0.940177179526976880,	
+-0.940194212645914630,	-0.940211243414366680,	-0.940228271832290740,	-0.940245297899644170,	-0.940262321616384230,	-0.940279342982468510,	-0.940296361997854380,	-0.940313378662499530,	
+-0.940330392976361010,	-0.940347404939396720,	-0.940364414551563720,	-0.940381421812819810,	-0.940398426723122350,	-0.940415429282428830,	-0.940432429490696610,	-0.940449427347883390,	
+-0.940466422853946660,	-0.940483416008843780,	-0.940500406812532440,	-0.940517395264970020,	-0.940534381366114110,	-0.940551365115922300,	-0.940568346514352170,	-0.940585325561360990,	
+-0.940602302256906550,	-0.940619276600946350,	-0.940636248593438080,	-0.940653218234339010,	-0.940670185523607040,	-0.940687150461199440,	-0.940704113047074130,	-0.940721073281188480,	
+-0.940738031163500190,	-0.940754986693966730,	-0.940771939872545810,	-0.940788890699195020,	-0.940805839173872170,	-0.940822785296534510,	-0.940839729067140080,	-0.940856670485646250,	
+-0.940873609552010710,	-0.940890546266191170,	-0.940907480628145330,	-0.940924412637830660,	-0.940941342295204990,	-0.940958269600226100,	-0.940975194552851390,	-0.940992117153038770,	
+-0.941009037400745820,	-0.941025955295930250,	-0.941042870838549870,	-0.941059784028562270,	-0.941076694865925160,	-0.941093603350596440,	-0.941110509482533500,	-0.941127413261694470,	
+-0.941144314688036830,	-0.941161213761518510,	-0.941178110482096990,	-0.941195004849730400,	-0.941211896864376120,	-0.941228786525992180,	-0.941245673834536280,	-0.941262558789966120,	
+-0.941279441392239620,	-0.941296321641314490,	-0.941313199537148650,	-0.941330075079699680,	-0.941346948268925620,	-0.941363819104784170,	-0.941380687587233140,	-0.941397553716230350,	
+-0.941414417491733820,	-0.941431278913701040,	-0.941448137982090260,	-0.941464994696859070,	-0.941481849057965390,	-0.941498701065367040,	-0.941515550719022040,	-0.941532398018887990,	
+-0.941549242964923150,	-0.941566085557085100,	-0.941582925795331870,	-0.941599763679621280,	-0.941616599209911250,	-0.941633432386159820,	-0.941650263208324790,	-0.941667091676364090,	
+-0.941683917790235640,	-0.941700741549897360,	-0.941717562955307290,	-0.941734382006423340,	-0.941751198703203340,	-0.941768013045605420,	-0.941784825033587400,	-0.941801634667107420,	
+-0.941818441946123190,	-0.941835246870593060,	-0.941852049440474630,	-0.941868849655726150,	-0.941885647516305550,	-0.941902443022170850,	-0.941919236173280110,	-0.941936026969591110,	
+-0.941952815411062240,	-0.941969601497651190,	-0.941986385229316210,	-0.942003166606015130,	-0.942019945627706300,	-0.942036722294347540,	-0.942053496605896990,	-0.942070268562312570,	
+-0.942087038163552660,	-0.942103805409575060,	-0.942120570300338020,	-0.942137332835799480,	-0.942154093015917680,	-0.942170850840650550,	-0.942187606309956350,	-0.942204359423793100,	
+-0.942221110182119070,	-0.942237858584892170,	-0.942254604632070670,	-0.942271348323612590,	-0.942288089659476190,	-0.942304828639619510,	-0.942321565264000790,	-0.942338299532578190,	
+-0.942355031445309850,	-0.942371761002153920,	-0.942388488203068530,	-0.942405213048011950,	-0.942421935536942310,	-0.942438655669817880,	-0.942455373446596800,	-0.942472088867237320,	
+-0.942488801931697600,	-0.942505512639935870,	-0.942522220991910300,	-0.942538926987579240,	-0.942555630626900840,	-0.942572331909833360,	-0.942589030836335050,	-0.942605727406364170,	
+-0.942622421619879080,	-0.942639113476837820,	-0.942655802977198750,	-0.942672490120920250,	-0.942689174907960450,	-0.942705857338277720,	-0.942722537411830430,	-0.942739215128576720,	
+-0.942755890488475080,	-0.942772563491483530,	-0.942789234137560770,	-0.942805902426664730,	-0.942822568358754110,	-0.942839231933786940,	-0.942855893151721800,	-0.942872552012516850,	
+-0.942889208516130560,	-0.942905862662521190,	-0.942922514451647210,	-0.942939163883466990,	-0.942955810957938790,	-0.942972455675021080,	-0.942989098034672240,	-0.943005738036850730,	
+-0.943022375681514700,	-0.943039010968622860,	-0.943055643898133460,	-0.943072274470004970,	-0.943088902684195760,	-0.943105528540664320,	-0.943122152039369000,	-0.943138773180268400,	
+-0.943155391963320770,	-0.943172008388484810,	-0.943188622455718660,	-0.943205234164981030,	-0.943221843516230280,	-0.943238450509425010,	-0.943255055144523460,	-0.943271657421484440,	
+-0.943288257340266220,	-0.943304854900827270,	-0.943321450103126290,	-0.943338042947121650,	-0.943354633432771930,	-0.943371221560035610,	-0.943387807328871290,	-0.943404390739237320,	
+-0.943420971791092410,	-0.943437550484395150,	-0.943454126819103900,	-0.943470700795177360,	-0.943487272412574240,	-0.943503841671252670,	-0.943520408571171700,	-0.943536973112289680,	
+-0.943553535294565200,	-0.943570095117956860,	-0.943586652582423250,	-0.943603207687923160,	-0.943619760434414870,	-0.943636310821857280,	-0.943652858850208890,	-0.943669404519428380,	
+-0.943685947829474240,	-0.943702488780305380,	-0.943719027371880180,	-0.943735563604157560,	-0.943752097477095870,	-0.943768628990654060,	-0.943785158144790580,	-0.943801684939464370,	
+-0.943818209374633790,	-0.943834731450257760,	-0.943851251166294760,	-0.943867768522703820,	-0.943884283519443310,	-0.943900796156472270,	-0.943917306433749050,	-0.943933814351232690,	
+-0.943950319908881790,	-0.943966823106655030,	-0.943983323944511230,	-0.943999822422409100,	-0.944016318540307540,	-0.944032812298165050,	-0.944049303695940530,	-0.944065792733592810,	
+-0.944082279411080580,	-0.944098763728362660,	-0.944115245685397840,	-0.944131725282144840,	-0.944148202518562680,	-0.944164677394609850,	-0.944181149910245380,	-0.944197620065428070,	
+-0.944214087860116740,	-0.944230553294270080,	-0.944247016367847140,	-0.944263477080806600,	-0.944279935433107400,	-0.944296391424708340,	-0.944312845055568340,	-0.944329296325646220,	
+-0.944345745234900780,	-0.944362191783291060,	-0.944378635970775760,	-0.944395077797314020,	-0.944411517262864430,	-0.944427954367386250,	-0.944444389110837950,	-0.944460821493178890,	
+-0.944477251514367570,	-0.944493679174363330,	-0.944510104473124780,	-0.944526527410610940,	-0.944542947986780850,	-0.944559366201593310,	-0.944575782055007470,	-0.944592195546982150,	
+-0.944608606677476260,	-0.944625015446448950,	-0.944641421853859020,	-0.944657825899665520,	-0.944674227583827570,	-0.944690626906303900,	-0.944707023867053850,	-0.944723418466036140,	
+-0.944739810703209890,	-0.944756200578534040,	-0.944772588091967850,	-0.944788973243470000,	-0.944805356032999870,	-0.944821736460516260,	-0.944838114525978320,	-0.944854490229345090,	
+-0.944870863570575700,	-0.944887234549629080,	-0.944903603166464490,	-0.944919969421040730,	-0.944936333313317170,	-0.944952694843252840,	-0.944969054010806550,	-0.944985410815937790,	
+-0.945001765258605460,	-0.945018117338768730,	-0.945034467056386610,	-0.945050814411418470,	-0.945067159403823240,	-0.945083502033560060,	-0.945099842300588190,	-0.945116180204866650,	
+-0.945132515746354710,	-0.945148848925011500,	-0.945165179740796170,	-0.945181508193667860,	-0.945197834283585720,	-0.945214158010509120,	-0.945230479374396970,	-0.945246798375208750,	
+-0.945263115012903610,	-0.945279429287440460,	-0.945295741198778900,	-0.945312050746877960,	-0.945328357931696890,	-0.945344662753194840,	-0.945360965211331280,	-0.945377265306065140,	
+-0.945393563037356000,	-0.945409858405162780,	-0.945426151409445080,	-0.945442442050161920,	-0.945458730327272680,	-0.945475016240736600,	-0.945491299790512940,	-0.945507580976561070,	
+-0.945523859798840350,	-0.945540136257309820,	-0.945556410351929060,	-0.945572682082657100,	-0.945588951449453650,	-0.945605218452277740,	-0.945621483091088730,	-0.945637745365846110,	
+-0.945654005276509110,	-0.945670262823037120,	-0.945686518005389280,	-0.945702770823525380,	-0.945719021277404370,	-0.945735269366985930,	-0.945751515092229320,	-0.945767758453093910,	
+-0.945783999449539060,	-0.945800238081524250,	-0.945816474349008730,	-0.945832708251952200,	-0.945848939790313810,	-0.945865168964053040,	-0.945881395773129350,	-0.945897620217502340,	
+-0.945913842297131160,	-0.945930062011975270,	-0.945946279361994380,	-0.945962494347147740,	-0.945978706967394830,	-0.945994917222695240,	-0.946011125113008330,	-0.946027330638293470,	
+-0.946043533798510470,	-0.946059734593618470,	-0.946075933023577290,	-0.946092129088346170,	-0.946108322787884810,	-0.946124514122152590,	-0.946140703091109090,	-0.946156889694713790,	
+-0.946173073932926380,	-0.946189255805706120,	-0.946205435313012930,	-0.946221612454805960,	-0.946237787231045120,	-0.946253959641689790,	-0.946270129686699430,	-0.946286297366033870,	
+-0.946302462679652460,	-0.946318625627515010,	-0.946334786209580890,	-0.946350944425809910,	-0.946367100276161440,	-0.946383253760595400,	-0.946399404879071040,	-0.946415553631548280,	
+-0.946431700017986600,	-0.946447844038345700,	-0.946463985692585160,	-0.946480124980664690,	-0.946496261902543770,	-0.946512396458182410,	-0.946528528647539890,	-0.946544658470576120,	
+-0.946560785927250680,	-0.946576911017523280,	-0.946593033741353730,	-0.946609154098701390,	-0.946625272089526290,	-0.946641387713788030,	-0.946657500971446190,	-0.946673611862460680,	
+-0.946689720386791110,	-0.946705826544397280,	-0.946721930335238880,	-0.946738031759275510,	-0.946754130816467310,	-0.946770227506773530,	-0.946786321830154430,	-0.946802413786569260,	
+-0.946818503375978280,	-0.946834590598340960,	-0.946850675453617120,	-0.946866757941766670,	-0.946882838062749310,	-0.946898915816524860,	-0.946914991203053000,	-0.946931064222293890,	
+-0.946947134874206900,	-0.946963203158752150,	-0.946979269075889360,	-0.946995332625578560,	-0.947011393807779210,	-0.947027452622451580,	-0.947043509069555140,	-0.947059563149050040,	
+-0.947075614860895980,	-0.947091664205052860,	-0.947107711181480630,	-0.947123755790139190,	-0.947139798030988240,	-0.947155837903987830,	-0.947171875409097860,	-0.947187910546278160,	
+-0.947203943315488630,	-0.947219973716689420,	-0.947236001749840130,	-0.947252027414900890,	-0.947268050711831620,	-0.947284071640592140,	-0.947300090201142480,	-0.947316106393442660,	
+-0.947332120217452500,	-0.947348131673132030,	-0.947364140760441400,	-0.947380147479340180,	-0.947396151829788760,	-0.947412153811746930,	-0.947428153425174720,	-0.947444150670032070,	
+-0.947460145546279110,	-0.947476138053875760,	-0.947492128192782060,	-0.947508115962958030,	-0.947524101364363710,	-0.947540084396959250,	-0.947556065060704440,	-0.947572043355559450,	
+-0.947588019281484390,	-0.947603992838439320,	-0.947619964026384260,	-0.947635932845279360,	-0.947651899295084420,	-0.947667863375759920,	-0.947683825087265670,	-0.947699784429561930,	
+-0.947715741402608720,	-0.947731696006366090,	-0.947747648240794270,	-0.947763598105853310,	-0.947779545601503350,	-0.947795490727704530,	-0.947811433484416990,	-0.947827373871600880,	
+-0.947843311889216330,	-0.947859247537223500,	-0.947875180815582640,	-0.947891111724253670,	-0.947907040263197050,	-0.947922966432372730,	-0.947938890231741050,	-0.947954811661262050,	
+-0.947970730720896100,	-0.947986647410603340,	-0.948002561730344030,	-0.948018473680078190,	-0.948034383259766190,	-0.948050290469368170,	-0.948066195308844620,	-0.948082097778155440,	
+-0.948097997877261010,	-0.948113895606121580,	-0.948129790964697520,	-0.948145683952948850,	-0.948161574570836050,	-0.948177462818319380,	-0.948193348695358870,	-0.948209232201915220,	
+-0.948225113337948230,	-0.948240992103418610,	-0.948256868498286500,	-0.948272742522512260,	-0.948288614176056030,	-0.948304483458878410,	-0.948320350370939420,	-0.948336214912199770,	
+-0.948352077082619370,	-0.948367936882158920,	-0.948383794310778570,	-0.948399649368438790,	-0.948415502055099720,	-0.948431352370722070,	-0.948447200315265970,	-0.948463045888691900,	
+-0.948478889090960230,	-0.948494729922031320,	-0.948510568381865650,	-0.948526404470423360,	-0.948542238187665250,	-0.948558069533551480,	-0.948573898508042520,	-0.948589725111098850,	
+-0.948605549342680820,	-0.948621371202748920,	-0.948637190691263730,	-0.948653007808185400,	-0.948668822553474620,	-0.948684634927091760,	-0.948700444928997300,	-0.948716252559151710,	
+-0.948732057817515570,	-0.948747860704049260,	-0.948763661218713250,	-0.948779459361468120,	-0.948795255132274360,	-0.948811048531092440,	-0.948826839557882940,	-0.948842628212606340,	
+-0.948858414495223010,	-0.948874198405693870,	-0.948889979943979060,	-0.948905759110039380,	-0.948921535903835320,	-0.948937310325327470,	-0.948953082374476180,	-0.948968852051242370,	
+-0.948984619355586200,	-0.949000384287468690,	-0.949016146846850090,	-0.949031907033691220,	-0.949047664847952550,	-0.949063420289594780,	-0.949079173358578280,	-0.949094924054864060,	
+-0.949110672378412400,	-0.949126418329184100,	-0.949142161907139740,	-0.949157903112240020,	-0.949173641944445530,	-0.949189378403716870,	-0.949205112490014820,	-0.949220844203299880,	
+-0.949236573543532970,	-0.949252300510674550,	-0.949268025104685440,	-0.949283747325526230,	-0.949299467173157720,	-0.949315184647540390,	-0.949330899748635270,	-0.949346612476402730,	
+-0.949362322830803800,	-0.949378030811798950,	-0.949393736419349210,	-0.949409439653414950,	-0.949425140513957210,	-0.949440839000936450,	-0.949456535114313720,	-0.949472228854049690,	
+-0.949487920220104980,	-0.949503609212440590,	-0.949519295831017130,	-0.949534980075795400,	-0.949550661946736210,	-0.949566341443800370,	-0.949582018566948680,	-0.949597693316141970,	
+-0.949613365691341030,	-0.949629035692506670,	-0.949644703319599710,	-0.949660368572580960,	-0.949676031451411330,	-0.949691691956051630,	-0.949707350086462680,	-0.949723005842605380,	
+-0.949738659224440450,	-0.949754310231929020,	-0.949769958865031790,	-0.949785605123709690,	-0.949801249007923510,	-0.949816890517634180,	-0.949832529652802740,	-0.949848166413389870,	
+-0.949863800799356620,	-0.949879432810663780,	-0.949895062447272510,	-0.949910689709143500,	-0.949926314596237780,	-0.949941937108516270,	-0.949957557245940000,	-0.949973175008469670,	
+-0.949988790396066540,	-0.950004403408691410,	-0.950020014046305320,	-0.950035622308869070,	-0.950051228196343800,	-0.950066831708690440,	-0.950082432845870130,	-0.950098031607843670,	
+-0.950113627994572110,	-0.950129222006016460,	-0.950144813642137760,	-0.950160402902897050,	-0.950175989788255350,	-0.950191574298173690,	-0.950207156432613000,	-0.950222736191534520,	
+-0.950238313574899180,	-0.950253888582668020,	-0.950269461214802160,	-0.950285031471262640,	-0.950300599352010500,	-0.950316164857006980,	-0.950331727986212900,	-0.950347288739589620,	
+-0.950362847117098060,	-0.950378403118699480,	-0.950393956744354780,	-0.950409507994025240,	-0.950425056867671870,	-0.950440603365255930,	-0.950456147486738460,	-0.950471689232080590,	
+-0.950487228601243570,	-0.950502765594188340,	-0.950518300210876350,	-0.950533832451268430,	-0.950549362315326160,	-0.950564889803010350,	-0.950580414914282360,	-0.950595937649103220,	
+-0.950611458007434410,	-0.950626975989236840,	-0.950642491594471890,	-0.950658004823100590,	-0.950673515675084400,	-0.950689024150384370,	-0.950704530248961840,	-0.950720033970777980,	
+-0.950735535315794020,	-0.950751034283971230,	-0.950766530875270740,	-0.950782025089654040,	-0.950797516927082250,	-0.950813006387516650,	-0.950828493470918580,	-0.950843978177249300,	
+-0.950859460506469970,	-0.950874940458542040,	-0.950890418033426780,	-0.950905893231085430,	-0.950921366051479370,	-0.950936836494569950,	-0.950952304560318320,	-0.950967770248686060,	
+-0.950983233559634320,	-0.950998694493124460,	-0.951014153049117850,	-0.951029609227575960,	-0.951045063028460040,	-0.951060514451731340,	-0.951075963497351460,	-0.951091410165281650,	
+-0.951106854455483370,	-0.951122296367917790,	-0.951137735902546690,	-0.951153173059331000,	-0.951168607838232540,	-0.951184040239212550,	-0.951199470262232500,	-0.951214897907253660,	
+-0.951230323174237610,	-0.951245746063145830,	-0.951261166573939550,	-0.951276584706580500,	-0.951292000461029910,	-0.951307413837249260,	-0.951322824835200250,	-0.951338233454844030,	
+-0.951353639696142280,	-0.951369043559056490,	-0.951384445043547910,	-0.951399844149578340,	-0.951415240877109160,	-0.951430635226101940,	-0.951446027196518050,	-0.951461416788319080,	
+-0.951476804001466610,	-0.951492188835922130,	-0.951507571291647090,	-0.951522951368603210,	-0.951538329066751950,	-0.951553704386054910,	-0.951569077326473440,	-0.951584447887969480,	
+-0.951599816070504260,	-0.951615181874039600,	-0.951630545298536860,	-0.951645906343957850,	-0.951661265010264160,	-0.951676621297417150,	-0.951691975205378630,	-0.951707326734110180,	
+-0.951722675883573510,	-0.951738022653729980,	-0.951753367044541500,	-0.951768709055969550,	-0.951784048687975950,	-0.951799385940522050,	-0.951814720813569770,	-0.951830053307080700,	
+-0.951845383421016540,	-0.951860711155338770,	-0.951876036510009400,	-0.951891359484989820,	-0.951906680080241930,	-0.951921998295727210,	-0.951937314131407590,	-0.951952627587244750,	
+-0.951967938663200290,	-0.951983247359235900,	-0.951998553675313500,	-0.952013857611394680,	-0.952029159167441130,	-0.952044458343414780,	-0.952059755139277210,	-0.952075049554990340,	
+-0.952090341590515750,	-0.952105631245815490,	-0.952120918520850900,	-0.952136203415584250,	-0.952151485929976890,	-0.952166766063990980,	-0.952182043817588090,	-0.952197319190730030,	
+-0.952212592183378730,	-0.952227862795495980,	-0.952243131027043500,	-0.952258396877983300,	-0.952273660348277100,	-0.952288921437886680,	-0.952304180146773980,	-0.952319436474900800,	
+-0.952334690422229070,	-0.952349941988720470,	-0.952365191174337270,	-0.952380437979040930,	-0.952395682402793490,	-0.952410924445556860,	-0.952426164107292970,	-0.952441401387963630,	
+-0.952456636287530860,	-0.952471868805956360,	-0.952487098943202270,	-0.952502326699230410,	-0.952517552074002790,	-0.952532775067481240,	-0.952547995679627780,	-0.952563213910404330,	
+-0.952578429759772800,	-0.952593643227695350,	-0.952608854314133560,	-0.952624063019049780,	-0.952639269342405840,	-0.952654473284163750,	-0.952669674844285330,	-0.952684874022732830,	
+-0.952700070819468170,	-0.952715265234453270,	-0.952730457267650270,	-0.952745646919021080,	-0.952760834188527750,	-0.952776019076132410,	-0.952791201581796980,	-0.952806381705483480,	
+-0.952821559447154080,	-0.952836734806770890,	-0.952851907784295740,	-0.952867078379690870,	-0.952882246592918310,	-0.952897412423940100,	-0.952912575872718380,	-0.952927736939215180,	
+-0.952942895623392740,	-0.952958051925212880,	-0.952973205844638070,	-0.952988357381630120,	-0.953003506536151400,	-0.953018653308163820,	-0.953033797697629640,	-0.953048939704510990,	
+-0.953064079328769910,	-0.953079216570368650,	-0.953094351429269460,	-0.953109483905434260,	-0.953124613998825420,	-0.953139741709405080,	-0.953154867037135370,	-0.953169989981978330,	
+-0.953185110543896540,	-0.953200228722851930,	-0.953215344518806630,	-0.953230457931723120,	-0.953245568961563320,	-0.953260677608289700,	-0.953275783871864290,	-0.953290887752249460,	
+-0.953305989249407460,	-0.953321088363300430,	-0.953336185093890730,	-0.953351279441140620,	-0.953366371405012130,	-0.953381460985467830,	-0.953396548182469880,	-0.953411632995980530,	
+-0.953426715425962130,	-0.953441795472376950,	-0.953456873135187230,	-0.953471948414355340,	-0.953487021309843640,	-0.953502091821614380,	-0.953517159949629820,	-0.953532225693852430,	
+-0.953547289054244460,	-0.953562350030768170,	-0.953577408623386140,	-0.953592464832060500,	-0.953607518656753750,	-0.953622570097428120,	-0.953637619154046210,	-0.953652665826570160,	
+-0.953667710114962430,	-0.953682752019185510,	-0.953697791539201640,	-0.953712828674973310,	-0.953727863426462870,	-0.953742895793632810,	-0.953757925776445580,	-0.953772953374863340,	
+-0.953787978588848890,	-0.953803001418364490,	-0.953818021863372500,	-0.953833039923835610,	-0.953848055599715970,	-0.953863068890976270,	-0.953878079797578770,	-0.953893088319486160,	
+-0.953908094456660800,	-0.953923098209065290,	-0.953938099576661980,	-0.953953098559413460,	-0.953968095157282090,	-0.953983089370230570,	-0.953998081198221270,	-0.954013070641216880,	
+-0.954028057699179640,	-0.954043042372072380,	-0.954058024659857450,	-0.954073004562497550,	-0.954087982079955150,	-0.954102957212192630,	-0.954117929959172880,	-0.954132900320858180,	
+-0.954147868297211430,	-0.954162833888194780,	-0.954177797093771150,	-0.954192757913903010,	-0.954207716348553060,	-0.954222672397683660,	-0.954237626061257730,	-0.954252577339237630,	
+-0.954267526231586170,	-0.954282472738265720,	-0.954297416859239300,	-0.954312358594469170,	-0.954327297943918350,	-0.954342234907549100,	-0.954357169485324340,	-0.954372101677206650,	
+-0.954387031483158730,	-0.954401958903143170,	-0.954416883937122760,	-0.954431806585060110,	-0.954446726846918000,	-0.954461644722659040,	-0.954476560212245920,	-0.954491473315641440,	
+-0.954506384032808300,	-0.954521292363709200,	-0.954536198308306830,	-0.954551101866564000,	-0.954566003038443410,	-0.954580901823907760,	-0.954595798222919960,	-0.954610692235442590,	
+-0.954625583861438480,	-0.954640473100870410,	-0.954655359953701210,	-0.954670244419893570,	-0.954685126499410290,	-0.954700006192214290,	-0.954714883498268270,	-0.954729758417534930,	
+-0.954744630949977300,	-0.954759501095558070,	-0.954774368854240050,	-0.954789234225986160,	-0.954804097210759100,	-0.954818957808521880,	-0.954833816019237220,	-0.954848671842868040,	
+-0.954863525279377230,	-0.954878376328727520,	-0.954893224990881920,	-0.954908071265803240,	-0.954922915153454400,	-0.954937756653798210,	-0.954952595766797700,	-0.954967432492415670,	
+-0.954982266830615050,	-0.954997098781358860,	-0.955011928344609800,	-0.955026755520331010,	-0.955041580308485180,	-0.955056402709035580,	-0.955071222721944890,	-0.955086040347176150,	
+-0.955100855584692270,	-0.955115668434456390,	-0.955130478896431100,	-0.955145286970579880,	-0.955160092656865300,	-0.955174895955250510,	-0.955189696865698430,	-0.955204495388172200,	
+-0.955219291522634630,	-0.955234085269048960,	-0.955248876627377900,	-0.955263665597584800,	-0.955278452179632480,	-0.955293236373484070,	-0.955308018179102600,	-0.955322797596451000,	
+-0.955337574625492400,	-0.955352349266189950,	-0.955367121518506560,	-0.955381891382405370,	-0.955396658857849520,	-0.955411423944801940,	-0.955426186643225870,	-0.955440946953084240,	
+-0.955455704874340280,	-0.955470460406957050,	-0.955485213550897770,	-0.955499964306125270,	-0.955514712672603020,	-0.955529458650293930,	-0.955544202239161260,	-0.955558943439167920,	
+-0.955573682250277390,	-0.955588418672452590,	-0.955603152705656770,	-0.955617884349853060,	-0.955632613605004620,	-0.955647340471074690,	-0.955662064948026300,	-0.955676787035822930,	
+-0.955691506734427380,	-0.955706224043803230,	-0.955720938963913410,	-0.955735651494721280,	-0.955750361636189980,	-0.955765069388282870,	-0.955779774750963100,	-0.955794477724193790,	
+-0.955809178307938320,	-0.955823876502159940,	-0.955838572306821900,	-0.955853265721887340,	-0.955867956747319610,	-0.955882645383082100,	-0.955897331629137930,	-0.955912015485450350,	
+-0.955926696951982850,	-0.955941376028698550,	-0.955956052715560830,	-0.955970727012532940,	-0.955985398919578230,	-0.956000068436660080,	-0.956014735563741720,	-0.956029400300786540,	
+-0.956044062647757880,	-0.956058722604618990,	-0.956073380171333360,	-0.956088035347864240,	-0.956102688134175090,	-0.956117338530229070,	-0.956131986535989850,	-0.956146632151420590,	
+-0.956161275376484880,	-0.956175916211145840,	-0.956190554655367060,	-0.956205190709111920,	-0.956219824372343760,	-0.956234455645026070,	-0.956249084527122210,	-0.956263711018595640,	
+-0.956278335119409850,	-0.956292956829528200,	-0.956307576148914150,	-0.956322193077531190,	-0.956336807615342680,	-0.956351419762312190,	-0.956366029518403100,	-0.956380636883578990,	
+-0.956395241857803220,	-0.956409844441039490,	-0.956424444633250940,	-0.956439042434401480,	-0.956453637844454250,	-0.956468230863373070,	-0.956482821491121290,	-0.956497409727662400,	
+-0.956511995572960070,	-0.956526579026977570,	-0.956541160089678820,	-0.956555738761027060,	-0.956570315040986000,	-0.956584888929519090,	-0.956599460426590050,	-0.956614029532162350,	
+-0.956628596246199560,	-0.956643160568665160,	-0.956657722499523080,	-0.956672282038736440,	-0.956686839186269290,	-0.956701393942084980,	-0.956715946306147200,	-0.956730496278419550,	
+-0.956745043858865610,	-0.956759589047449180,	-0.956774131844133620,	-0.956788672248882870,	-0.956803210261660380,	-0.956817745882429850,	-0.956832279111154980,	-0.956846809947799470,	
+-0.956861338392326790,	-0.956875864444700850,	-0.956890388104885250,	-0.956904909372843780,	-0.956919428248539820,	-0.956933944731937490,	-0.956948458823000170,	-0.956962970521691770,	
+-0.956977479827975870,	-0.956991986741816400,	-0.957006491263176830,	-0.957020993392021070,	-0.957035493128312820,	-0.957049990472015890,	-0.957064485423093970,	-0.957078977981510870,	
+-0.957093468147230290,	-0.957107955920216020,	-0.957122441300431890,	-0.957136924287841580,	-0.957151404882409020,	-0.957165883084097890,	-0.957180358892872230,	-0.957194832308695510,	
+-0.957209303331531760,	-0.957223771961344670,	-0.957238238198098280,	-0.957252702041756160,	-0.957267163492282470,	-0.957281622549640670,	-0.957296079213795000,	-0.957310533484708960,	
+-0.957324985362346670,	-0.957339434846671940,	-0.957353881937648590,	-0.957368326635240630,	-0.957382768939411650,	-0.957397208850125910,	-0.957411646367347100,	-0.957426081491039250,	
+-0.957440514221166050,	-0.957454944557691650,	-0.957469372500579840,	-0.957483798049794670,	-0.957498221205300040,	-0.957512641967059760,	-0.957527060335037870,	-0.957541476309198390,	
+-0.957555889889505240,	-0.957570301075922340,	-0.957584709868413600,	-0.957599116266943160,	-0.957613520271474950,	-0.957627921881972880,	-0.957642321098401080,	-0.957656717920723490,	
+-0.957671112348904010,	-0.957685504382906780,	-0.957699894022695840,	-0.957714281268235100,	-0.957728666119488700,	-0.957743048576420560,	-0.957757428638994930,	-0.957771806307175620,	
+-0.957786181580926880,	-0.957800554460212620,	-0.957814924944996980,	-0.957829293035244110,	-0.957843658730917920,	-0.957858022031982560,	-0.957872382938402270,	-0.957886741450140860,	
+-0.957901097567162680,	-0.957915451289431790,	-0.957929802616912300,	-0.957944151549568250,	-0.957958498087363770,	-0.957972842230263130,	-0.957987183978230350,	-0.958001523331229570,	
+-0.958015860289225030,	-0.958030194852180880,	-0.958044527020061150,	-0.958058856792830090,	-0.958073184170451950,	-0.958087509152890870,	-0.958101831740110990,	-0.958116151932076550,	
+-0.958130469728751710,	-0.958144785130100710,	-0.958159098136087680,	-0.958173408746677000,	-0.958187716961832690,	-0.958202022781519220,	-0.958216326205700630,	-0.958230627234341270,	
+-0.958244925867405280,	-0.958259222104857030,	-0.958273515946660660,	-0.958287807392780520,	-0.958302096443180870,	-0.958316383097825960,	-0.958330667356680150,	-0.958344949219707590,	
+-0.958359228686872730,	-0.958373505758139730,	-0.958387780433473060,	-0.958402052712836850,	-0.958416322596195580,	-0.958430590083513500,	-0.958444855174754970,	-0.958459117869884140,	
+-0.958473378168865690,	-0.958487636071663650,	-0.958501891578242730,	-0.958516144688566940,	-0.958530395402600770,	-0.958544643720308680,	-0.958558889641654920,	-0.958573133166603970,	
+-0.958587374295120200,	-0.958601613027167950,	-0.958615849362711710,	-0.958630083301715840,	-0.958644314844144700,	-0.958658543989962860,	-0.958672770739134590,	-0.958686995091624470,	
+-0.958701217047396750,	-0.958715436606416120,	-0.958729653768646830,	-0.958743868534053360,	-0.958758080902600280,	-0.958772290874251980,	-0.958786498448973010,	-0.958800703626727760,	
+-0.958814906407480790,	-0.958829106791196480,	-0.958843304777839410,	-0.958857500367374050,	-0.958871693559765090,	-0.958885884354976680,	-0.958900072752973730,	-0.958914258753720490,	
+-0.958928442357181670,	-0.958942623563321720,	-0.958956802372105230,	-0.958970978783496690,	-0.958985152797460770,	-0.958999324413961960,	-0.959013493632964840,	-0.959027660454433880,	
+-0.959041824878333890,	-0.959055986904629340,	-0.959070146533284820,	-0.959084303764264900,	-0.959098458597534180,	-0.959112611033057340,	-0.959126761070798970,	-0.959140908710723770,	
+-0.959155053952796210,	-0.959169196796981090,	-0.959183337243242900,	-0.959197475291546420,	-0.959211610941856250,	-0.959225744194137090,	-0.959239875048353400,	-0.959254003504470210,	
+-0.959268129562451890,	-0.959282253222263350,	-0.959296374483869060,	-0.959310493347233950,	-0.959324609812322590,	-0.959338723879099690,	-0.959352835547529930,	-0.959366944817578120,	
+-0.959381051689208950,	-0.959395156162387130,	-0.959409258237077460,	-0.959423357913244620,	-0.959437455190853440,	-0.959451550069868600,	-0.959465642550254790,	-0.959479732631976940,	
+-0.959493820314999860,	-0.959507905599288000,	-0.959521988484806520,	-0.959536068971520110,	-0.959550147059393450,	-0.959564222748391480,	-0.959578296038478880,	-0.959592366929620580,	
+-0.959606435421781370,	-0.959620501514926060,	-0.959634565209019570,	-0.959648626504026600,	-0.959662685399912060,	-0.959676741896640760,	-0.959690795994177610,	-0.959704847692487650,	
+-0.959718896991535340,	-0.959732943891285940,	-0.959746988391704140,	-0.959761030492754850,	-0.959775070194403000,	-0.959789107496613390,	-0.959803142399351160,	-0.959817174902581010,	
+-0.959831205006267840,	-0.959845232710376810,	-0.959859258014872600,	-0.959873280919720240,	-0.959887301424884650,	-0.959901319530330980,	-0.959915335236023790,	-0.959929348541928460,	
+-0.959943359448009680,	-0.959957367954232480,	-0.959971374060561880,	-0.959985377766962800,	-0.959999379073400270,	-0.960013377979839320,	-0.960027374486244980,	-0.960041368592582160,	
+-0.960055360298816000,	-0.960069349604911300,	-0.960083336510833330,	-0.960097321016546880,	-0.960111303122017310,	-0.960125282827209330,	-0.960139260132088280,	-0.960153235036618980,	
+-0.960167207540766680,	-0.960181177644496180,	-0.960195145347772950,	-0.960209110650561800,	-0.960223073552827770,	-0.960237034054536200,	-0.960250992155651910,	-0.960264947856140250,	
+-0.960278901155966150,	-0.960292852055094850,	-0.960306800553491380,	-0.960320746651120990,	-0.960334690347948610,	-0.960348631643939580,	-0.960362570539058940,	-0.960376507033271930,	
+-0.960390441126543590,	-0.960404372818839170,	-0.960418302110123800,	-0.960432229000362740,	-0.960446153489521000,	-0.960460075577563970,	-0.960473995264456650,	-0.960487912550164410,	
+-0.960501827434652510,	-0.960515739917885860,	-0.960529649999829930,	-0.960543557680449860,	-0.960557462959710890,	-0.960571365837578290,	-0.960585266314017310,	-0.960599164388993070,	
+-0.960613060062470940,	-0.960626953334416170,	-0.960640844204794120,	-0.960654732673569820,	-0.960668618740708750,	-0.960682502406176140,	-0.960696383669937260,	-0.960710262531957350,	
+-0.960724138992201880,	-0.960738013050636110,	-0.960751884707225170,	-0.960765753961934640,	-0.960779620814729670,	-0.960793485265575730,	-0.960807347314437950,	-0.960821206961281820,	
+-0.960835064206072680,	-0.960848919048776010,	-0.960862771489356840,	-0.960876621527780860,	-0.960890469164013330,	-0.960904314398019600,	-0.960918157229765040,	-0.960931997659215220,	
+-0.960945835686335290,	-0.960959671311090840,	-0.960973504533447100,	-0.960987335353369660,	-0.961001163770823900,	-0.961014989785775260,	-0.961028813398189130,	-0.961042634608030970,	
+-0.961056453415266130,	-0.961070269819860210,	-0.961084083821778680,	-0.961097895420986890,	-0.961111704617450440,	-0.961125511411134560,	-0.961139315802005070,	-0.961153117790027210,	
+-0.961166917375166570,	-0.961180714557388630,	-0.961194509336658950,	-0.961208301712942910,	-0.961222091686206200,	-0.961235879256414180,	-0.961249664423532550,	-0.961263447187526650,	
+-0.961277227548362200,	-0.961291005506004660,	-0.961304781060419720,	-0.961318554211572640,	-0.961332324959429330,	-0.961346093303955150,	-0.961359859245115690,	-0.961373622782876640,	
+-0.961387383917203580,	-0.961401142648061980,	-0.961414898975417540,	-0.961428652899235850,	-0.961442404419482480,	-0.961456153536123240,	-0.961469900249123490,	-0.961483644558449040,	
+-0.961497386464065460,	-0.961511125965938460,	-0.961524863064033620,	-0.961538597758316630,	-0.961552330048753070,	-0.961566059935308750,	-0.961579787417949250,	-0.961593512496640380,	
+-0.961607235171347610,	-0.961620955442036850,	-0.961634673308673690,	-0.961648388771223720,	-0.961662101829652950,	-0.961675812483926750,	-0.961689520734011150,	-0.961703226579871730,	
+-0.961716930021474180,	-0.961730631058784420,	-0.961744329691768040,	-0.961758025920390720,	-0.961771719744618500,	-0.961785411164416850,	-0.961799100179751790,	-0.961812786790588900,	
+-0.961826470996894000,	-0.961840152798633000,	-0.961853832195771590,	-0.961867509188275570,	-0.961881183776110870,	-0.961894855959243290,	-0.961908525737638300,	-0.961922193111262260,	
+-0.961935858080080530,	-0.961949520644059250,	-0.961963180803164120,	-0.961976838557361160,	-0.961990493906615950,	-0.962004146850894640,	-0.962017797390162910,	-0.962031445524386690,	
+-0.962045091253531770,	-0.962058734577564300,	-0.962072375496449860,	-0.962086014010154480,	-0.962099650118644070,	-0.962113283821884660,	-0.962126915119841940,	-0.962140544012481950,	
+-0.962154170499770590,	-0.962167794581673790,	-0.962181416258157560,	-0.962195035529187730,	-0.962208652394730300,	-0.962222266854751320,	-0.962235878909216580,	-0.962249488558092110,	
+-0.962263095801344060,	-0.962276700638938220,	-0.962290303070840620,	-0.962303903097017190,	-0.962317500717434160,	-0.962331095932057230,	-0.962344688740852660,	-0.962358279143786350,	
+-0.962371867140824340,	-0.962385452731932540,	-0.962399035917077320,	-0.962412616696224350,	-0.962426195069339910,	-0.962439771036390000,	-0.962453344597340550,	-0.962466915752157930,	
+-0.962480484500807810,	-0.962494050843256680,	-0.962507614779470220,	-0.962521176309414920,	-0.962534735433056450,	-0.962548292150361310,	-0.962561846461295390,	-0.962575398365824950,	
+-0.962588947863915910,	-0.962602494955534520,	-0.962616039640646900,	-0.962629581919219210,	-0.962643121791217470,	-0.962656659256608040,	-0.962670194315356830,	-0.962683726967430320,	
+-0.962697257212794310,	-0.962710785051415270,	-0.962724310483259240,	-0.962737833508292450,	-0.962751354126481050,	-0.962764872337791290,	-0.962778388142189410,	-0.962791901539641450,	
+-0.962805412530113760,	-0.962818921113572480,	-0.962832427289983970,	-0.962845931059314370,	-0.962859432421530050,	-0.962872931376597020,	-0.962886427924481760,	-0.962899922065150290,	
+-0.962913413798569210,	-0.962926903124704410,	-0.962940390043522500,	-0.962953874554989490,	-0.962967356659071850,	-0.962980836355735840,	-0.962994313644947700,	-0.963007788526673790,	
+-0.963021261000880370,	-0.963034731067533900,	-0.963048198726600520,	-0.963061663978046710,	-0.963075126821838600,	-0.963088587257942890,	-0.963102045286325480,	-0.963115500906953190,	
+-0.963128954119791940,	-0.963142404924808400,	-0.963155853321968850,	-0.963169299311239730,	-0.963182742892587210,	-0.963196184065977960,	-0.963209622831378120,	-0.963223059188754390,	
+-0.963236493138072910,	-0.963249924679300260,	-0.963263353812402800,	-0.963276780537346890,	-0.963290204854099000,	-0.963303626762625600,	-0.963317046262893270,	-0.963330463354868160,	
+-0.963343878038517070,	-0.963357290313806120,	-0.963370700180702030,	-0.963384107639171150,	-0.963397512689180060,	-0.963410915330695120,	-0.963424315563682910,	-0.963437713388109910,	
+-0.963451108803942690,	-0.963464501811147620,	-0.963477892409691390,	-0.963491280599540370,	-0.963504666380661120,	-0.963518049753020240,	-0.963531430716584200,	-0.963544809271319690,	
+-0.963558185417193070,	-0.963571559154170920,	-0.963584930482219940,	-0.963598299401306700,	-0.963611665911397570,	-0.963625030012459470,	-0.963638391704458640,	-0.963651750987361890,	
+-0.963665107861135680,	-0.963678462325746830,	-0.963691814381161690,	-0.963705164027347180,	-0.963718511264269660,	-0.963731856091895820,	-0.963745198510192360,	-0.963758538519125960,	
+-0.963771876118663220,	-0.963785211308770820,	-0.963798544089415340,	-0.963811874460563490,	-0.963825202422181950,	-0.963838527974237410,	-0.963851851116696580,	-0.963865171849526030,	
+-0.963878490172692670,	-0.963891806086162980,	-0.963905119589903880,	-0.963918430683881830,	-0.963931739368063870,	-0.963945045642416450,	-0.963958349506906510,	-0.963971650961500610,	
+-0.963984950006165690,	-0.963998246640868190,	-0.964011540865575280,	-0.964024832680253410,	-0.964038122084869500,	-0.964051409079390240,	-0.964064693663782560,	-0.964077975838013130,	
+-0.964091255602048670,	-0.964104532955856190,	-0.964117807899402270,	-0.964131080432653830,	-0.964144350555577790,	-0.964157618268140840,	-0.964170883570309780,	-0.964184146462051530,	
+-0.964197406943332890,	-0.964210665014120780,	-0.964223920674382010,	-0.964237173924083480,	-0.964250424763191890,	-0.964263673191674390,	-0.964276919209497540,	-0.964290162816628600,	
+-0.964303404013034050,	-0.964316642798681120,	-0.964329879173536630,	-0.964343113137567260,	-0.964356344690740270,	-0.964369573833022240,	-0.964382800564380420,	-0.964396024884781600,	
+-0.964409246794192710,	-0.964422466292580660,	-0.964435683379912480,	-0.964448898056155080,	-0.964462110321275380,	-0.964475320175240510,	-0.964488527618017290,	-0.964501732649572730,	
+-0.964514935269873860,	-0.964528135478887600,	-0.964541333276581090,	-0.964554528662921130,	-0.964567721637874960,	-0.964580912201409510,	-0.964594100353491690,	-0.964607286094088750,	
+-0.964620469423167370,	-0.964633650340695040,	-0.964646828846638440,	-0.964660004940964820,	-0.964673178623641210,	-0.964686349894634640,	-0.964699518753912130,	-0.964712685201440930,	
+-0.964725849237187960,	-0.964739010861120350,	-0.964752170073205240,	-0.964765326873409770,	-0.964778481261700850,	-0.964791633238045840,	-0.964804782802411660,	-0.964817929954765560,	
+-0.964831074695074560,	-0.964844217023306030,	-0.964857356939426870,	-0.964870494443404340,	-0.964883629535205570,	-0.964896762214797700,	-0.964909892482147980,	-0.964923020337223440,	
+-0.964936145779991430,	-0.964949268810419090,	-0.964962389428473570,	-0.964975507634121990,	-0.964988623427331600,	-0.965001736808069780,	-0.965014847776303530,	-0.965027956332000230,	
+-0.965041062475127000,	-0.965054166205651100,	-0.965067267523539880,	-0.965080366428760380,	-0.965093462921279950,	-0.965106557001065960,	-0.965119648668085530,	-0.965132737922306030,	
+-0.965145824763694590,	-0.965158909192218690,	-0.965171991207845470,	-0.965185070810542280,	-0.965198148000276370,	-0.965211222777015100,	-0.965224295140725830,	-0.965237365091375810,	
+-0.965250432628932290,	-0.965263497753362840,	-0.965276560464634500,	-0.965289620762714850,	-0.965302678647571020,	-0.965315734119170710,	-0.965328787177480940,	-0.965341837822469180,	
+-0.965354886054102800,	-0.965367931872349370,	-0.965380975277176030,	-0.965394016268550150,	-0.965407054846439290,	-0.965420091010810830,	-0.965433124761632120,	-0.965446156098870630,	
+-0.965459185022493730,	-0.965472211532468760,	-0.965485235628763430,	-0.965498257311344980,	-0.965511276580180770,	-0.965524293435238490,	-0.965537307876485400,	-0.965550319903889060,	
+-0.965563329517416970,	-0.965576336717036470,	-0.965589341502715250,	-0.965602343874420570,	-0.965615343832120110,	-0.965628341375781240,	-0.965641336505371540,	-0.965654329220858480,	
+-0.965667319522209630,	-0.965680307409392480,	-0.965693292882374490,	-0.965706275941123350,	-0.965719256585606420,	-0.965732234815791510,	-0.965745210631645870,	-0.965758184033137290,	
+-0.965771155020233140,	-0.965784123592901220,	-0.965797089751108890,	-0.965810053494823960,	-0.965823014824013780,	-0.965835973738646160,	-0.965848930238688560,	-0.965861884324108690,	
+-0.965874835994874000,	-0.965887785250952310,	-0.965900732092311090,	-0.965913676518918020,	-0.965926618530740910,	-0.965939558127747120,	-0.965952495309904460,	-0.965965430077180610,	
+-0.965978362429543160,	-0.965991292366959800,	-0.966004219889398220,	-0.966017144996826000,	-0.966030067689211070,	-0.966042987966520770,	-0.966055905828723250,	-0.966068821275785750,	
+-0.966081734307676300,	-0.966094644924362480,	-0.966107553125812090,	-0.966120458911992830,	-0.966133362282872390,	-0.966146263238418460,	-0.966159161778599060,	-0.966172057903381680,	
+-0.966184951612734100,	-0.966197842906624140,	-0.966210731785019590,	-0.966223618247888270,	-0.966236502295197860,	-0.966249383926916170,	-0.966262263143011000,	-0.966275139943450270,	
+-0.966288014328201660,	-0.966300886297232990,	-0.966313755850512050,	-0.966326622988006870,	-0.966339487709685030,	-0.966352350015514450,	-0.966365209905463040,	-0.966378067379498610,	
+-0.966390922437588950,	-0.966403775079702100,	-0.966416625305805630,	-0.966429473115867800,	-0.966442318509856180,	-0.966455161487738800,	-0.966468002049483580,	-0.966480840195058200,	
+-0.966493675924430810,	-0.966506509237569200,	-0.966519340134441410,	-0.966532168615015120,	-0.966544994679258470,	-0.966557818327139380,	-0.966570639558625770,	-0.966583458373685420,	
+-0.966596274772286490,	-0.966609088754396880,	-0.966621900319984630,	-0.966634709469017530,	-0.966647516201463720,	-0.966660320517291010,	-0.966673122416467630,	-0.966685921898961410,	
+-0.966698718964740360,	-0.966711513613772500,	-0.966724305846025870,	-0.966737095661468480,	-0.966749883060068370,	-0.966762668041793560,	-0.966775450606611960,	-0.966788230754491940,	
+-0.966801008485401180,	-0.966813783799307940,	-0.966826556696180230,	-0.966839327175986200,	-0.966852095238693750,	-0.966864860884271150,	-0.966877624112686410,	-0.966890384923907550,	
+-0.966903143317902720,	-0.966915899294640060,	-0.966928652854087690,	-0.966941403996213640,	-0.966954152720986060,	-0.966966899028373180,	-0.966979642918343040,	-0.966992384390863660,	
+-0.967005123445903500,	-0.967017860083430380,	-0.967030594303412650,	-0.967043326105818450,	-0.967056055490616020,	-0.967068782457773280,	-0.967081507007258700,	-0.967094229139040310,	
+-0.967106948853086460,	-0.967119666149365060,	-0.967132381027844600,	-0.967145093488493200,	-0.967157803531279110,	-0.967170511156170360,	-0.967183216363135420,	-0.967195919152142540,	
+-0.967208619523159620,	-0.967221317476155360,	-0.967234013011097680,	-0.967246706127955050,	-0.967259396826695590,	-0.967272085107287790,	-0.967284770969699560,	-0.967297454413899580,	
+-0.967310135439855890,	-0.967322814047536840,	-0.967335490236910790,	-0.967348164007945990,	-0.967360835360610790,	-0.967373504294873570,	-0.967386170810702440,	-0.967398834908066000,	
+-0.967411496586932370,	-0.967424155847270150,	-0.967436812689047470,	-0.967449467112232670,	-0.967462119116794360,	-0.967474768702700660,	-0.967487415869920040,	-0.967500060618420870,	
+-0.967512702948171600,	-0.967525342859140600,	-0.967537980351296230,	-0.967550615424606740,	-0.967563248079040930,	-0.967575878314566930,	-0.967588506131153210,	-0.967601131528768140,	
+-0.967613754507380410,	-0.967626375066958140,	-0.967638993207470040,	-0.967651608928884470,	-0.967664222231169880,	-0.967676833114294640,	-0.967689441578227340,	-0.967702047622936550,	
+-0.967714651248390510,	-0.967727252454557930,	-0.967739851241407160,	-0.967752447608906770,	-0.967765041557025250,	-0.967777633085731170,	-0.967790222194993000,	-0.967802808884779320,	
+-0.967815393155058490,	-0.967827975005799310,	-0.967840554436970040,	-0.967853131448539570,	-0.967865706040476170,	-0.967878278212748520,	-0.967890847965325100,	-0.967903415298174700,	
+-0.967915980211265680,	-0.967928542704566740,	-0.967941102778046350,	-0.967953660431673300,	-0.967966215665416070,	-0.967978768479243360,	-0.967991318873123730,	-0.968003866847025660,	
+-0.968016412400918070,	-0.968028955534769310,	-0.968041496248548290,	-0.968054034542223500,	-0.968066570415763610,	-0.968079103869137310,	-0.968091634902313200,	-0.968104163515260070,	
+-0.968116689707946510,	-0.968129213480341200,	-0.968141734832412840,	-0.968154253764130220,	-0.968166770275461940,	-0.968179284366376680,	-0.968191796036843240,	-0.968204305286830320,	
+-0.968216812116306610,	-0.968229316525241020,	-0.968241818513601920,	-0.968254318081358420,	-0.968266815228479020,	-0.968279309954932720,	-0.968291802260688010,	-0.968304292145713900,	
+-0.968316779609978970,	-0.968329264653452150,	-0.968341747276102120,	-0.968354227477897790,	-0.968366705258807860,	-0.968379180618801130,	-0.968391653557846510,	-0.968404124075912700,	
+-0.968416592172968600,	-0.968429057848983030,	-0.968441521103924790,	-0.968453981937762780,	-0.968466440350465810,	-0.968478896342002790,	-0.968491349912342430,	-0.968503801061453730,	
+-0.968516249789305620,	-0.968528696095866670,	-0.968541139981106140,	-0.968553581444992710,	-0.968566020487495400,	-0.968578457108583040,	-0.968590891308224510,	-0.968603323086388630,	
+-0.968615752443044540,	-0.968628179378161150,	-0.968640603891707250,	-0.968653025983651770,	-0.968665445653963840,	-0.968677862902612150,	-0.968690277729565950,	-0.968702690134793930,	
+-0.968715100118265340,	-0.968727507679948860,	-0.968739912819813640,	-0.968752315537828700,	-0.968764715833962950,	-0.968777113708185420,	-0.968789509160465020,	-0.968801902190771000,	
+-0.968814292799072050,	-0.968826680985337530,	-0.968839066749536130,	-0.968851450091637200,	-0.968863831011609560,	-0.968876209509422440,	-0.968888585585044760,	-0.968900959238445660,	
+-0.968913330469594050,	-0.968925699278459170,	-0.968938065665010060,	-0.968950429629215740,	-0.968962791171045450,	-0.968975150290468100,	-0.968987506987452840,	-0.968999861261968910,	
+-0.969012213113985220,	-0.969024562543471020,	-0.969036909550395560,	-0.969049254134727640,	-0.969061596296436730,	-0.969073936035491750,	-0.969086273351861930,	-0.969098608245516410,	
+-0.969110940716424450,	-0.969123270764554960,	-0.969135598389877510,	-0.969147923592360900,	-0.969160246371974620,	-0.969172566728687570,	-0.969184884662469330,	-0.969197200173288700,	
+-0.969209513261115040,	-0.969221823925917710,	-0.969234132167665740,	-0.969246437986328590,	-0.969258741381875180,	-0.969271042354274970,	-0.969283340903497100,	-0.969295637029511050,	
+-0.969307930732285720,	-0.969320222011790690,	-0.969332510867994990,	-0.969344797300868090,	-0.969357081310379230,	-0.969369362896497560,	-0.969381642059192530,	-0.969393918798433510,	
+-0.969406193114189520,	-0.969418465006430140,	-0.969430734475124510,	-0.969443001520242210,	-0.969455266141752260,	-0.969467528339624240,	-0.969479788113827400,	-0.969492045464330990,	
+-0.969504300391104580,	-0.969516552894117310,	-0.969528802973338650,	-0.969541050628738080,	-0.969553295860284830,	-0.969565538667948370,	-0.969577779051698060,	-0.969590017011503270,	
+-0.969602252547333450,	-0.969614485659157980,	-0.969626716346946420,	-0.969638944610667910,	-0.969651170450292140,	-0.969663393865788370,	-0.969675614857126170,	-0.969687833424274890,	
+-0.969700049567204130,	-0.969712263285883220,	-0.969724474580281550,	-0.969736683450368790,	-0.969748889896114190,	-0.969761093917487550,	-0.969773295514458010,	-0.969785494686995380,	
+-0.969797691435068890,	-0.969809885758648240,	-0.969822077657702790,	-0.969834267132202220,	-0.969846454182116010,	-0.969858638807413630,	-0.969870821008064650,	-0.969883000784038660,	
+-0.969895178135305120,	-0.969907353061833620,	-0.969919525563593730,	-0.969931695640555150,	-0.969943863292687110,	-0.969956028519959660,	-0.969968191322342020,	-0.969980351699803900,	
+-0.969992509652314870,	-0.970004665179844630,	-0.970016818282362750,	-0.970028968959838700,	-0.970041117212242290,	-0.970053263039543090,	-0.970065406441710800,	-0.970077547418714880,	
+-0.970089685970525140,	-0.970101822097111270,	-0.970113955798442730,	-0.970126087074489330,	-0.970138215925220760,	-0.970150342350606600,	-0.970162466350616650,	-0.970174587925220380,	
+-0.970186707074387810,	-0.970198823798088420,	-0.970210938096291890,	-0.970223049968968130,	-0.970235159416086730,	-0.970247266437617380,	-0.970259371033529880,	-0.970271473203793920,	
+-0.970283572948379300,	-0.970295670267255830,	-0.970307765160393080,	-0.970319857627760960,	-0.970331947669329180,	-0.970344035285067630,	-0.970356120474945790,	-0.970368203238933800,	
+-0.970380283577001230,	-0.970392361489118120,	-0.970404436975253910,	-0.970416510035378650,	-0.970428580669462140,	-0.970440648877474170,	-0.970452714659384650,	-0.970464778015163290,	
+-0.970476838944779980,	-0.970488897448204550,	-0.970500953525406880,	-0.970513007176356800,	-0.970525058401024320,	-0.970537107199379130,	-0.970549153571391150,	-0.970561197517030290,	
+-0.970573239036266470,	-0.970585278129069470,	-0.970597314795409340,	-0.970609349035255970,	-0.970621380848579180,	-0.970633410235348880,	-0.970645437195535090,	-0.970657461729107720,	
+-0.970669483836036790,	-0.970681503516292010,	-0.970693520769843500,	-0.970705535596661280,	-0.970717547996715170,	-0.970729557969975180,	-0.970741565516411220,	-0.970753570635993430,	
+-0.970765573328691730,	-0.970777573594476140,	-0.970789571433316460,	-0.970801566845182930,	-0.970813559830045470,	-0.970825550387874210,	-0.970837538518638970,	-0.970849524222309970,	
+-0.970861507498857020,	-0.970873488348250380,	-0.970885466770460060,	-0.970897442765455980,	-0.970909416333208370,	-0.970921387473687280,	-0.970933356186862610,	-0.970945322472704600,	
+-0.970957286331183280,	-0.970969247762268670,	-0.970981206765931030,	-0.970993163342140360,	-0.971005117490866710,	-0.971017069212080310,	-0.971029018505751300,	-0.971040965371849700,	
+-0.971052909810345640,	-0.971064851821209380,	-0.971076791404410940,	-0.971088728559920570,	-0.971100663287708390,	-0.971112595587744430,	-0.971124525459999060,	-0.971136452904442390,	
+-0.971148377921044580,	-0.971160300509775860,	-0.971172220670606380,	-0.971184138403506260,	-0.971196053708445860,	-0.971207966585395430,	-0.971219877034324890,	-0.971231785055204800,	
+-0.971243690648005200,	-0.971255593812696330,	-0.971267494549248540,	-0.971279392857631980,	-0.971291288737816890,	-0.971303182189773630,	-0.971315073213472440,	-0.971326961808883560,	
+-0.971338847975977250,	-0.971350731714723860,	-0.971362613025093640,	-0.971374491907056830,	-0.971386368360583790,	-0.971398242385644870,	-0.971410113982210440,	-0.971421983150250520,	
+-0.971433849889735800,	-0.971445714200636410,	-0.971457576082922710,	-0.971469435536565060,	-0.971481292561533930,	-0.971493147157799440,	-0.971504999325332190,	-0.971516849064102290,	
+-0.971528696374080350,	-0.971540541255236700,	-0.971552383707541710,	-0.971564223730965740,	-0.971576061325479130,	-0.971587896491052480,	-0.971599729227656030,	-0.971611559535260240,	
+-0.971623387413835580,	-0.971635212863352530,	-0.971647035883781320,	-0.971658856475092650,	-0.971670674637256760,	-0.971682490370244230,	-0.971694303674025320,	-0.971706114548570810,	
+-0.971717922993850960,	-0.971729729009836340,	-0.971741532596497310,	-0.971753333753804570,	-0.971765132481728470,	-0.971776928780239470,	-0.971788722649308160,	-0.971800514088905110,	
+-0.971812303099000680,	-0.971824089679565570,	-0.971835873830570240,	-0.971847655551985160,	-0.971859434843781010,	-0.971871211705928270,	-0.971882986138397520,	-0.971894758141159220,	
+-0.971906527714184070,	-0.971918294857442520,	-0.971930059570905390,	-0.971941821854543030,	-0.971953581708326130,	-0.971965339132225160,	-0.971977094126211030,	-0.971988846690253980,	
+-0.972000596824324940,	-0.972012344528394360,	-0.972024089802433040,	-0.972035832646411360,	-0.972047573060300100,	-0.972059311044069950,	-0.972071046597691610,	-0.972082779721135440,	
+-0.972094510414372560,	-0.972106238677373220,	-0.972117964510108350,	-0.972129687912548610,	-0.972141408884664600,	-0.972153127426427120,	-0.972164843537806740,	-0.972176557218774270,	
+-0.972188268469300400,	-0.972199977289355920,	-0.972211683678911420,	-0.972223387637937810,	-0.972235089166405660,	-0.972246788264285900,	-0.972258484931548980,	-0.972270179168166050,	
+-0.972281870974107450,	-0.972293560349344330,	-0.972305247293847260,	-0.972316931807587160,	-0.972328613890534600,	-0.972340293542660610,	-0.972351970763935760,	-0.972363645554331080,	
+-0.972375317913817260,	-0.972386987842365210,	-0.972398655339945630,	-0.972410320406529420,	-0.972421983042087380,	-0.972433643246590430,	-0.972445301020009370,	-0.972456956362314990,	
+-0.972468609273478330,	-0.972480259753469970,	-0.972491907802261140,	-0.972503553419822420,	-0.972515196606124950,	-0.972526837361139320,	-0.972538475684836760,	-0.972550111577187960,	
+-0.972561745038163840,	-0.972573376067735310,	-0.972585004665873500,	-0.972596630832549100,	-0.972608254567733140,	-0.972619875871396530,	-0.972631494743510180,	-0.972643111184045120,	
+-0.972654725192972250,	-0.972666336770262710,	-0.972677945915887190,	-0.972689552629816820,	-0.972701156912022640,	-0.972712758762475540,	-0.972724358181146440,	-0.972735955168006590,	
+-0.972747549723026790,	-0.972759141846178070,	-0.972770731537431540,	-0.972782318796758250,	-0.972793903624129100,	-0.972805486019515220,	-0.972817065982887530,	-0.972828643514217270,	
+-0.972840218613475360,	-0.972851791280632930,	-0.972863361515661110,	-0.972874929318530700,	-0.972886494689213070,	-0.972898057627679220,	-0.972909618133900200,	-0.972921176207847130,	
+-0.972932731849491140,	-0.972944285058803260,	-0.972955835835754730,	-0.972967384180316590,	-0.972978930092459950,	-0.972990473572156070,	-0.973002014619375970,	-0.973013553234090780,	
+-0.973025089416271750,	-0.973036623165890010,	-0.973048154482916710,	-0.973059683367323070,	-0.973071209819080130,	-0.973082733838159240,	-0.973094255424531430,	-0.973105774578168050,	
+-0.973117291299040230,	-0.973128805587119230,	-0.973140317442376060,	-0.973151826864782300,	-0.973163333854308750,	-0.973174838410927000,	-0.973186340534608170,	-0.973197840225323520,	
+-0.973209337483044170,	-0.973220832307741480,	-0.973232324699386700,	-0.973243814657951180,	-0.973255302183406170,	-0.973266787275722800,	-0.973278269934872430,	-0.973289750160826530,	
+-0.973301227953556230,	-0.973312703313032770,	-0.973324176239227620,	-0.973335646732111930,	-0.973347114791657250,	-0.973358580417834630,	-0.973370043610615740,	-0.973381504369971620,	
+-0.973392962695873830,	-0.973404418588293520,	-0.973415872047202260,	-0.973427323072571180,	-0.973438771664371980,	-0.973450217822575680,	-0.973461661547153970,	-0.973473102838078090,	
+-0.973484541695319390,	-0.973495978118849360,	-0.973507412108639450,	-0.973518843664661020,	-0.973530272786885310,	-0.973541699475284130,	-0.973553123729828500,	-0.973564545550490210,	
+-0.973575964937240410,	-0.973587381890050900,	-0.973598796408892800,	-0.973610208493737690,	-0.973621618144557170,	-0.973633025361322570,	-0.973644430144005260,	-0.973655832492577030,	
+-0.973667232407009250,	-0.973678629887273270,	-0.973690024933340780,	-0.973701417545183250,	-0.973712807722772130,	-0.973724195466079020,	-0.973735580775075380,	-0.973746963649732790,	
+-0.973758344090022820,	-0.973769722095917060,	-0.973781097667386850,	-0.973792470804404010,	-0.973803841506939990,	-0.973815209774966270,	-0.973826575608454650,	-0.973837939007376470,	
+-0.973849299971703550,	-0.973860658501407240,	-0.973872014596459450,	-0.973883368256831530,	-0.973894719482495170,	-0.973906068273422080,	-0.973917414629583810,	-0.973928758550951960,	
+-0.973940100037498200,	-0.973951439089194240,	-0.973962775706011750,	-0.973974109887922210,	-0.973985441634897420,	-0.973996770946909060,	-0.974008097823928720,	-0.974019422265928190,	
+-0.974030744272879060,	-0.974042063844753110,	-0.974053380981521940,	-0.974064695683157340,	-0.974076007949631010,	-0.974087317780914730,	-0.974098625176980090,	-0.974109930137798900,	
+-0.974121232663342830,	-0.974132532753583800,	-0.974143830408493280,	-0.974155125628043290,	-0.974166418412205530,	-0.974177708760951670,	-0.974188996674253520,	-0.974200282152082870,	
+-0.974211565194411540,	-0.974222845801211320,	-0.974234123972453900,	-0.974245399708111190,	-0.974256673008155110,	-0.974267943872557220,	-0.974279212301289550,	-0.974290478294323800,	
+-0.974301741851631880,	-0.974313002973185570,	-0.974324261658956800,	-0.974335517908917260,	-0.974346771723039070,	-0.974358023101293820,	-0.974369272043653640,	-0.974380518550090220,	
+-0.974391762620575590,	-0.974403004255081420,	-0.974414243453579740,	-0.974425480216042580,	-0.974436714542441630,	-0.974447946432748900,	-0.974459175886936310,	-0.974470402904975770,	
+-0.974481627486839310,	-0.974492849632498710,	-0.974504069341925900,	-0.974515286615093120,	-0.974526501451971950,	-0.974537713852534630,	-0.974548923816752950,	-0.974560131344598960,	
+-0.974571336436044660,	-0.974582539091062070,	-0.974593739309623120,	-0.974604937091699820,	-0.974616132437264080,	-0.974627325346288150,	-0.974638515818743830,	-0.974649703854603260,	
+-0.974660889453838440,	-0.974672072616421300,	-0.974683253342324090,	-0.974694431631518700,	-0.974705607483977170,	-0.974716780899671730,	-0.974727951878574310,	-0.974739120420656910,	
+-0.974750286525891800,	-0.974761450194250980,	-0.974772611425706590,	-0.974783770220230550,	-0.974794926577795100,	-0.974806080498372360,	-0.974817231981934480,	-0.974828381028453480,	
+-0.974839527637901490,	-0.974850671810250760,	-0.974861813545473300,	-0.974872952843541250,	-0.974884089704426860,	-0.974895224128102370,	-0.974906356114539690,	-0.974917485663711170,	
+-0.974928612775588840,	-0.974939737450145060,	-0.974950859687351960,	-0.974961979487181660,	-0.974973096849606420,	-0.974984211774598490,	-0.974995324262129870,	-0.975006434312173150,	
+-0.975017541924700250,	-0.975028647099683510,	-0.975039749837095070,	-0.975050850136907400,	-0.975061947999092520,	-0.975073043423622780,	-0.975084136410470430,	-0.975095226959607710,	
+-0.975106315071006980,	-0.975117400744640370,	-0.975128483980480350,	-0.975139564778499170,	-0.975150643138668950,	-0.975161719060962160,	-0.975172792545351160,	-0.975183863591808090,	
+-0.975194932200305400,	-0.975205998370815340,	-0.975217062103310270,	-0.975228123397762660,	-0.975239182254144630,	-0.975250238672428660,	-0.975261292652587100,	-0.975272344194592300,	
+-0.975283393298416730,	-0.975294439964032530,	-0.975305484191412390,	-0.975316525980528430,	-0.975327565331353230,	-0.975338602243859040,	-0.975349636718018330,	-0.975360668753803670,	
+-0.975371698351187200,	-0.975382725510141600,	-0.975393750230639010,	-0.975404772512652230,	-0.975415792356153390,	-0.975426809761115180,	-0.975437824727509840,	-0.975448837255309950,	
+-0.975459847344487980,	-0.975470854995016510,	-0.975481860206867780,	-0.975492862980014470,	-0.975503863314428950,	-0.975514861210083790,	-0.975525856666951460,	-0.975536849685004540,	
+-0.975547840264215370,	-0.975558828404556650,	-0.975569814106000970,	-0.975580797368520660,	-0.975591778192088420,	-0.975602756576676610,	-0.975613732522258030,	-0.975624706028805130,	
+-0.975635677096290400,	-0.975646645724686510,	-0.975657611913965940,	-0.975668575664101370,	-0.975679536975065380,	-0.975690495846830540,	-0.975701452279369550,	-0.975712406272654760,	
+-0.975723357826659090,	-0.975734306941354990,	-0.975745253616715160,	-0.975756197852712060,	-0.975767139649318600,	-0.975778079006507260,	-0.975789015924250710,	-0.975799950402521650,	
+-0.975810882441292660,	-0.975821812040536530,	-0.975832739200225840,	-0.975843663920333280,	-0.975854586200831540,	-0.975865506041693420,	-0.975876423442891380,	-0.975887338404398450,	
+-0.975898250926187090,	-0.975909161008230220,	-0.975920068650500290,	-0.975930973852970230,	-0.975941876615612710,	-0.975952776938400660,	-0.975963674821306530,	-0.975974570264303230,	
+-0.975985463267363460,	-0.975996353830460130,	-0.976007241953565920,	-0.976018127636653520,	-0.976029010879695850,	-0.976039891682665580,	-0.976050770045535750,	-0.976061645968278820,	
+-0.976072519450867810,	-0.976083390493275530,	-0.976094259095474870,	-0.976105125257438420,	-0.976115988979139200,	-0.976126850260550020,	-0.976137709101643770,	-0.976148565502393150,	
+-0.976159419462771180,	-0.976170270982750550,	-0.976181120062304400,	-0.976191966701405400,	-0.976202810900026470,	-0.976213652658140530,	-0.976224491975720370,	-0.976235328852739110,	
+-0.976246163289169470,	-0.976256995284984440,	-0.976267824840156840,	-0.976278651954659790,	-0.976289476628465990,	-0.976300298861548680,	-0.976311118653880430,	-0.976321936005434490,	
+-0.976332750916183660,	-0.976343563386101070,	-0.976354373415159400,	-0.976365181003331920,	-0.976375986150591400,	-0.976386788856910990,	-0.976397589122263600,	-0.976408386946622240,	
+-0.976419182329959830,	-0.976429975272249510,	-0.976440765773464390,	-0.976451553833577180,	-0.976462339452561110,	-0.976473122630389210,	-0.976483903367034610,	-0.976494681662470110,	
+-0.976505457516668950,	-0.976516230929604160,	-0.976527001901248750,	-0.976537770431575860,	-0.976548536520558620,	-0.976559300168169940,	-0.976570061374383070,	-0.976580820139171020,	
+-0.976591576462506940,	-0.976602330344363830,	-0.976613081784715060,	-0.976623830783533430,	-0.976634577340792290,	-0.976645321456464770,	-0.976656063130523780,	-0.976666802362942790,	
+-0.976677539153694710,	-0.976688273502752890,	-0.976699005410090250,	-0.976709734875680140,	-0.976720461899495680,	-0.976731186481510140,	-0.976741908621696520,	-0.976752628320028290,	
+-0.976763345576478370,	-0.976774060391020100,	-0.976784772763626740,	-0.976795482694271410,	-0.976806190182927250,	-0.976816895229567830,	-0.976827597834166060,	-0.976838297996695300,	
+-0.976848995717128800,	-0.976859690995439790,	-0.976870383831601630,	-0.976881074225587450,	-0.976891762177370620,	-0.976902447686924250,	-0.976913130754221930,	-0.976923811379236670,	
+-0.976934489561941950,	-0.976945165302311010,	-0.976955838600317210,	-0.976966509455933660,	-0.976977177869133960,	-0.976987843839891230,	-0.976998507368178950,	-0.977009168453970340,	
+-0.977019827097238890,	-0.977030483297957830,	-0.977041137056100630,	-0.977051788371640530,	-0.977062437244551000,	-0.977073083674805280,	-0.977083727662376940,	-0.977094369207239240,	
+-0.977105008309365640,	-0.977115644968729490,	-0.977126279185304260,	-0.977136910959063300,	-0.977147540289980080,	-0.977158167178028060,	-0.977168791623180490,	-0.977179413625411050,	
+-0.977190033184693110,	-0.977200650301000010,	-0.977211264974305330,	-0.977221877204582420,	-0.977232486991804870,	-0.977243094335946140,	-0.977253699236979580,	-0.977264301694878880,	
+-0.977274901709617280,	-0.977285499281168590,	-0.977296094409506040,	-0.977306687094603330,	-0.977317277336433810,	-0.977327865134971160,	-0.977338450490188860,	-0.977349033402060360,	
+-0.977359613870559360,	-0.977370191895659320,	-0.977380767477333710,	-0.977391340615556330,	-0.977401911310300520,	-0.977412479561539870,	-0.977423045369248070,	-0.977433608733398680,	
+-0.977444169653965300,	-0.977454728130921380,	-0.977465284164240720,	-0.977475837753896790,	-0.977486388899863390,	-0.977496937602113980,	-0.977507483860622140,	-0.977518027675361670,	
+-0.977528569046306140,	-0.977539107973429130,	-0.977549644456704340,	-0.977560178496105550,	-0.977570710091606120,	-0.977581239243180080,	-0.977591765950800880,	-0.977602290214442340,	
+-0.977612812034078020,	-0.977623331409681610,	-0.977633848341226910,	-0.977644362828687610,	-0.977654874872037390,	-0.977665384471250070,	-0.977675891626299200,	-0.977686396337158590,	
+-0.977696898603802040,	-0.977707398426203240,	-0.977717895804335880,	-0.977728390738173860,	-0.977738883227690870,	-0.977749373272860600,	-0.977759860873656960,	-0.977770346030053530,	
+-0.977780828742024430,	-0.977791309009543140,	-0.977801786832583560,	-0.977812262211119610,	-0.977822735145124970,	-0.977833205634573430,	-0.977843673679438920,	-0.977854139279695220,	
+-0.977864602435316250,	-0.977875063146275700,	-0.977885521412547480,	-0.977895977234105480,	-0.977906430610923530,	-0.977916881542975510,	-0.977927330030235350,	-0.977937776072676730,	
+-0.977948219670273790,	-0.977958660823000200,	-0.977969099530830000,	-0.977979535793737090,	-0.977989969611695380,	-0.978000400984678660,	-0.978010829912660860,	-0.978021256395616210,	
+-0.978031680433518180,	-0.978042102026341120,	-0.978052521174058720,	-0.978062937876645110,	-0.978073352134074090,	-0.978083763946319680,	-0.978094173313355800,	-0.978104580235156670,	
+-0.978114984711695890,	-0.978125386742947800,	-0.978135786328886090,	-0.978146183469485120,	-0.978156578164718570,	-0.978166970414560580,	-0.978177360218985160,	-0.978187747577966340,	
+-0.978198132491478130,	-0.978208514959494680,	-0.978218894981989880,	-0.978229272558937770,	-0.978239647690312570,	-0.978250020376088210,	-0.978260390616238930,	-0.978270758410738520,	
+-0.978281123759561220,	-0.978291486662681180,	-0.978301847120072400,	-0.978312205131709020,	-0.978322560697565070,	-0.978332913817614780,	-0.978343264491832180,	-0.978353612720191500,	
+-0.978363958502666660,	-0.978374301839232020,	-0.978384642729861590,	-0.978394981174529500,	-0.978405317173210000,	-0.978415650725877220,	-0.978425981832505290,	-0.978436310493068450,	
+-0.978446636707540840,	-0.978456960475896590,	-0.978467281798109930,	-0.978477600674155120,	-0.978487917104006180,	-0.978498231087637560,	-0.978508542625023400,	-0.978518851716137840,	
+-0.978529158360955110,	-0.978539462559449570,	-0.978549764311595240,	-0.978560063617366580,	-0.978570360476737840,	-0.978580654889683150,	-0.978590946856176760,	-0.978601236376193010,	
+-0.978611523449706260,	-0.978621808076690640,	-0.978632090257120500,	-0.978642369990970100,	-0.978652647278213880,	-0.978662922118825880,	-0.978673194512780680,	-0.978683464460052500,	
+-0.978693731960615710,	-0.978703997014444440,	-0.978714259621513260,	-0.978724519781796420,	-0.978734777495268380,	-0.978745032761903280,	-0.978755285581675570,	-0.978765535954559730,	
+-0.978775783880530100,	-0.978786029359560940,	-0.978796272391626700,	-0.978806512976701740,	-0.978816751114760520,	-0.978826986805777510,	-0.978837220049726950,	-0.978847450846583310,	
+-0.978857679196321160,	-0.978867905098914750,	-0.978878128554338530,	-0.978888349562566980,	-0.978898568123574670,	-0.978908784237335850,	-0.978918997903825080,	-0.978929209123016840,	
+-0.978939417894885590,	-0.978949624219405790,	-0.978959828096551910,	-0.978970029526298520,	-0.978980228508619990,	-0.978990425043490880,	-0.979000619130885760,	-0.979010810770779010,	
+-0.979020999963145290,	-0.979031186707959080,	-0.979041371005194950,	-0.979051552854827260,	-0.979061732256830800,	-0.979071909211179920,	-0.979082083717849330,	-0.979092255776813580,	
+-0.979102425388047150,	-0.979112592551524610,	-0.979122757267220640,	-0.979132919535109720,	-0.979143079355166530,	-0.979153236727365650,	-0.979163391651681760,	-0.979173544128089320,	
+-0.979183694156562920,	-0.979193841737077460,	-0.979203986869607300,	-0.979214129554127120,	-0.979224269790611720,	-0.979234407579035570,	-0.979244542919373460,	-0.979254675811599970,	
+-0.979264806255689790,	-0.979274934251617600,	-0.979285059799358090,	-0.979295182898885950,	-0.979305303550175750,	-0.979315421753202410,	-0.979325537507940380,	-0.979335650814364690,	
+-0.979345761672449690,	-0.979355870082170400,	-0.979365976043501400,	-0.979376079556417480,	-0.979386180620893440,	-0.979396279236903760,	-0.979406375404423550,	-0.979416469123427280,	
+-0.979426560393889870,	-0.979436649215786100,	-0.979446735589090680,	-0.979456819513778500,	-0.979466900989824140,	-0.979476980017202630,	-0.979487056595888640,	-0.979497130725856980,	
+-0.979507202407082560,	-0.979517271639540050,	-0.979527338423204390,	-0.979537402758050350,	-0.979547464644052850,	-0.979557524081186680,	-0.979567581069426760,	-0.979577635608747780,	
+-0.979587687699124740,	-0.979597737340532570,	-0.979607784532945950,	-0.979617829276340000,	-0.979627871570689310,	-0.979637911415969010,	-0.979647948812154000,	-0.979657983759219090,	
+-0.979668016257139170,	-0.979678046305889170,	-0.979688073905444100,	-0.979698099055778870,	-0.979708121756868390,	-0.979718142008687680,	-0.979728159811211530,	-0.979738175164414970,	
+-0.979748188068273020,	-0.979758198522760580,	-0.979768206527852570,	-0.979778212083524110,	-0.979788215189750120,	-0.979798215846505620,	-0.979808214053765610,	-0.979818209811504910,	
+-0.979828203119698870,	-0.979838193978322170,	-0.979848182387350050,	-0.979858168346757540,	-0.979868151856519540,	-0.979878132916611080,	-0.979888111527007500,	-0.979898087687683490,	
+-0.979908061398614310,	-0.979918032659774840,	-0.979928001471140450,	-0.979937967832686050,	-0.979947931744386660,	-0.979957893206217510,	-0.979967852218153520,	-0.979977808780170050,	
+-0.979987762892241990,	-0.979997714554344480,	-0.980007663766452760,	-0.980017610528541860,	-0.980027554840586900,	-0.980037496702563020,	-0.980047436114445450,	-0.980057373076209330,	
+-0.980067307587829670,	-0.980077239649281840,	-0.980087169260540850,	-0.980097096421581940,	-0.980107021132380350,	-0.980116943392911220,	-0.980126863203149570,	-0.980136780563070960,	
+-0.980146695472650320,	-0.980156607931862880,	-0.980166517940683990,	-0.980176425499088790,	-0.980186330607052510,	-0.980196233264550410,	-0.980206133471557830,	-0.980216031228049790,	
+-0.980225926534001760,	-0.980235819389388750,	-0.980245709794186350,	-0.980255597748369680,	-0.980265483251913980,	-0.980275366304794500,	-0.980285246906986710,	-0.980295125058465720,	
+-0.980305000759207010,	-0.980314874009185710,	-0.980324744808377280,	-0.980334613156756960,	-0.980344479054300110,	-0.980354342500982080,	-0.980364203496778220,	-0.980374062041663770,	
+-0.980383918135614210,	-0.980393771778604870,	-0.980403622970611120,	-0.980413471711608200,	-0.980423318001571680,	-0.980433161840476910,	-0.980443003228299140,	-0.980452842165013940,	
+-0.980462678650596660,	-0.980472512685022670,	-0.980482344268267300,	-0.980492173400306140,	-0.980502000081114540,	-0.980511824310667970,	-0.980521646088941770,	-0.980531465415911520,	
+-0.980541282291552570,	-0.980551096715840400,	-0.980560908688750570,	-0.980570718210258430,	-0.980580525280339450,	-0.980590329898969220,	-0.980600132066123060,	-0.980609931781776690,	
+-0.980619729045905440,	-0.980629523858484900,	-0.980639316219490520,	-0.980649106128897770,	-0.980658893586682350,	-0.980668678592819700,	-0.980678461147285410,	-0.980688241250054830,	
+-0.980698018901103750,	-0.980707794100407540,	-0.980717566847941870,	-0.980727337143682320,	-0.980737104987604470,	-0.980746870379683780,	-0.980756633319895930,	-0.980766393808216510,	
+-0.980776151844621080,	-0.980785907429085340,	-0.980795660561584740,	-0.980805411242095080,	-0.980815159470591840,	-0.980824905247050680,	-0.980834648571447310,	-0.980844389443757290,	
+-0.980854127863956200,	-0.980863863832019960,	-0.980873597347924010,	-0.980883328411644050,	-0.980893057023155770,	-0.980902783182434850,	-0.980912506889456860,	-0.980922228144197830,	
+-0.980931946946632990,	-0.980941663296738490,	-0.980951377194489660,	-0.980961088639862530,	-0.980970797632832570,	-0.980980504173375790,	-0.980990208261467540,	-0.980999909897083850,	
+-0.981009609080200410,	-0.981019305810793000,	-0.981029000088837200,	-0.981038691914308920,	-0.981048381287183970,	-0.981058068207438130,	-0.981067752675046980,	-0.981077434689986540,	
+-0.981087114252232500,	-0.981096791361760650,	-0.981106466018546790,	-0.981116138222566820,	-0.981125807973796450,	-0.981135475272211570,	-0.981145140117788080,	-0.981154802510501690,	
+-0.981164462450328290,	-0.981174119937243790,	-0.981183774971223890,	-0.981193427552244590,	-0.981203077680281700,	-0.981212725355311230,	-0.981222370577308880,	-0.981232013346250540,	
+-0.981241653662112250,	-0.981251291524869780,	-0.981260926934499070,	-0.981270559890976110,	-0.981280190394276720,	-0.981289818444376790,	-0.981299444041252360,	-0.981309067184879420,	
+-0.981318687875233690,	-0.981328306112291270,	-0.981337921896028090,	-0.981347535226420040,	-0.981357146103443270,	-0.981366754527073560,	-0.981376360497287050,	-0.981385964014059530,	
+-0.981395565077367140,	-0.981405163687185890,	-0.981414759843491690,	-0.981424353546260560,	-0.981433944795468530,	-0.981443533591091710,	-0.981453119933106020,	-0.981462703821487590,	
+-0.981472285256212330,	-0.981481864237256360,	-0.981491440764595710,	-0.981501014838206510,	-0.981510586458064770,	-0.981520155624146520,	-0.981529722336427990,	-0.981539286594884990,	
+-0.981548848399493970,	-0.981558407750230730,	-0.981567964647071410,	-0.981577519089992250,	-0.981587071078969250,	-0.981596620613978570,	-0.981606167694996420,	-0.981615712321998850,	
+-0.981625254494961850,	-0.981634794213861910,	-0.981644331478674800,	-0.981653866289377010,	-0.981663398645944430,	-0.981672928548353420,	-0.981682455996580110,	-0.981691980990600620,	
+-0.981701503530391210,	-0.981711023615927990,	-0.981720541247187330,	-0.981730056424145240,	-0.981739569146777960,	-0.981749079415061840,	-0.981758587228973020,	-0.981768092588487630,	
+-0.981777595493582120,	-0.981787095944232520,	-0.981796593940415300,	-0.981806089482106460,	-0.981815582569282470,	-0.981825073201919580,	-0.981834561379993920,	-0.981844047103481940,	
+-0.981853530372359780,	-0.981863011186603800,	-0.981872489546190330,	-0.981881965451095520,	-0.981891438901295930,	-0.981900909896767700,	-0.981910378437487190,	-0.981919844523430730,	
+-0.981929308154574690,	-0.981938769330895410,	-0.981948228052369140,	-0.981957684318972230,	-0.981967138130681260,	-0.981976589487472350,	-0.981986038389321970,	-0.981995484836206580,	
+-0.982004928828102420,	-0.982014370364985960,	-0.982023809446833430,	-0.982033246073621520,	-0.982042680245326480,	-0.982052111961924770,	-0.982061541223392730,	-0.982070968029706840,	
+-0.982080392380843550,	-0.982089814276779330,	-0.982099233717490420,	-0.982108650702953610,	-0.982118065233145040,	-0.982127477308041400,	-0.982136886927619020,	-0.982146294091854390,	
+-0.982155698800724060,	-0.982165101054204510,	-0.982174500852272200,	-0.982183898194903590,	-0.982193293082075260,	-0.982202685513763660,	-0.982212075489945490,	-0.982221463010596980,	
+-0.982230848075694830,	-0.982240230685215600,	-0.982249610839135870,	-0.982258988537431990,	-0.982268363780080640,	-0.982277736567058410,	-0.982287106898341870,	-0.982296474773907580,	
+-0.982305840193732020,	-0.982315203157791970,	-0.982324563666063800,	-0.982333921718524290,	-0.982343277315149920,	-0.982352630455917470,	-0.982361981140803310,	-0.982371329369784330,	
+-0.982380675142836890,	-0.982390018459937900,	-0.982399359321063700,	-0.982408697726191220,	-0.982418033675297010,	-0.982427367168357660,	-0.982436698205349850,	-0.982446026786250370,	
+-0.982455352911035810,	-0.982464676579682950,	-0.982473997792168260,	-0.982483316548468650,	-0.982492632848560700,	-0.982501946692421190,	-0.982511258080026820,	-0.982520567011354370,	
+-0.982529873486380430,	-0.982539177505081800,	-0.982548479067435250,	-0.982557778173417500,	-0.982567074823005320,	-0.982576369016175400,	-0.982585660752904650,	-0.982594950033169660,	
+-0.982604236856947310,	-0.982613521224214410,	-0.982622803134947650,	-0.982632082589123930,	-0.982641359586719940,	-0.982650634127712590,	-0.982659906212078770,	-0.982669175839794960,	
+-0.982678443010838400,	-0.982687707725185660,	-0.982696969982813640,	-0.982706229783699260,	-0.982715487127819200,	-0.982724742015150590,	-0.982733994445669890,	-0.982743244419354460,	
+-0.982752491936180750,	-0.982761736996125790,	-0.982770979599166590,	-0.982780219745279850,	-0.982789457434442680,	-0.982798692666631780,	-0.982807925441824160,	-0.982817155759996730,	
+-0.982826383621126400,	-0.982835609025190180,	-0.982844831972164880,	-0.982854052462027510,	-0.982863270494754970,	-0.982872486070324290,	-0.982881699188712380,	-0.982890909849896240,	
+-0.982900118053852800,	-0.982909323800559060,	-0.982918527089992170,	-0.982927727922128790,	-0.982936926296946070,	-0.982946122214421130,	-0.982955315674530870,	-0.982964506677252330,	
+-0.982973695222562500,	-0.982982881310438430,	-0.982992064940857110,	-0.983001246113795690,	-0.983010424829231180,	-0.983019601087140480,	-0.983028774887500960,	-0.983037946230289390,	
+-0.983047115115482930,	-0.983056281543058690,	-0.983065445512993800,	-0.983074607025265390,	-0.983083766079850260,	-0.983092922676725880,	-0.983102076815869030,	-0.983111228497257180,	
+-0.983120377720867130,	-0.983129524486676120,	-0.983138668794661390,	-0.983147810644799950,	-0.983156950037068930,	-0.983166086971445590,	-0.983175221447907030,	-0.983184353466430410,	
+-0.983193483026992940,	-0.983202610129571770,	-0.983211734774144030,	-0.983220856960686950,	-0.983229976689177660,	-0.983239093959593520,	-0.983248208771911660,	-0.983257321126109310,	
+-0.983266431022163600,	-0.983275538460051780,	-0.983284643439751190,	-0.983293745961238860,	-0.983302846024492360,	-0.983311943629488590,	-0.983321038776205030,	-0.983330131464618780,	
+-0.983339221694707330,	-0.983348309466447800,	-0.983357394779817430,	-0.983366477634793680,	-0.983375558031353680,	-0.983384635969474670,	-0.983393711449134230,	-0.983402784470309490,	
+-0.983411855032977790,	-0.983420923137116380,	-0.983429988782702710,	-0.983439051969714040,	-0.983448112698127820,	-0.983457170967921290,	-0.983466226779071690,	-0.983475280131556720,	
+-0.983484331025353490,	-0.983493379460439350,	-0.983502425436791780,	-0.983511468954388230,	-0.983520510013205950,	-0.983529548613222500,	-0.983538584754415020,	-0.983547618436761200,	
+-0.983556649660238260,	-0.983565678424823790,	-0.983574704730495020,	-0.983583728577229530,	-0.983592749965004680,	-0.983601768893798020,	-0.983610785363586930,	-0.983619799374348850,	
+-0.983628810926061250,	-0.983637820018701700,	-0.983646826652247560,	-0.983655830826676290,	-0.983664832541965460,	-0.983673831798092650,	-0.983682828595035200,	-0.983691822932770690,	
+-0.983700814811276580,	-0.983709804230530450,	-0.983718791190509870,	-0.983727775691192190,	-0.983736757732555200,	-0.983745737314576260,	-0.983754714437232950,	-0.983763689100502940,	
+-0.983772661304363690,	-0.983781631048792680,	-0.983790598333767700,	-0.983799563159266200,	-0.983808525525265760,	-0.983817485431744080,	-0.983826442878678600,	-0.983835397866047010,	
+-0.983844350393827010,	-0.983853300461996040,	-0.983862248070531910,	-0.983871193219412080,	-0.983880135908614340,	-0.983889076138116270,	-0.983898013907895440,	-0.983906949217929540,	
+-0.983915882068196360,	-0.983924812458673470,	-0.983933740389338450,	-0.983942665860169210,	-0.983951588871143200,	-0.983960509422238340,	-0.983969427513432080,	-0.983978343144702340,	
+-0.983987256316026790,	-0.983996167027382910,	-0.984005075278748810,	-0.984013981070101850,	-0.984022884401420050,	-0.984031785272680980,	-0.984040683683862550,	-0.984049579634942330,	
+-0.984058473125898230,	-0.984067364156707810,	-0.984076252727349110,	-0.984085138837799690,	-0.984094022488037460,	-0.984102903678040210,	-0.984111782407785630,	-0.984120658677251630,	
+-0.984129532486415990,	-0.984138403835256530,	-0.984147272723751020,	-0.984156139151877380,	-0.984165003119613410,	-0.984173864626936900,	-0.984182723673825640,	-0.984191580260257660,	
+-0.984200434386210740,	-0.984209286051662690,	-0.984218135256591520,	-0.984226982000974910,	-0.984235826284790890,	-0.984244668108017250,	-0.984253507470632010,	-0.984262344372612950,	
+-0.984271178813938110,	-0.984280010794585270,	-0.984288840314532340,	-0.984297667373757460,	-0.984306491972238300,	-0.984315314109952880,	-0.984324133786879220,	-0.984332951002995230,	
+-0.984341765758278920,	-0.984350578052708090,	-0.984359387886260980,	-0.984368195258915280,	-0.984377000170649110,	-0.984385802621440380,	-0.984394602611267210,	-0.984403400140107520,	
+-0.984412195207939320,	-0.984420987814740630,	-0.984429777960489470,	-0.984438565645163850,	-0.984447350868741910,	-0.984456133631201550,	-0.984464913932520780,	-0.984473691772677850,	
+-0.984482467151650550,	-0.984491240069417240,	-0.984500010525955700,	-0.984508778521244190,	-0.984517544055260710,	-0.984526307127983390,	-0.984535067739390370,	-0.984543825889459550,	
+-0.984552581578169270,	-0.984561334805497460,	-0.984570085571422340,	-0.984578833875922040,	-0.984587579718974590,	-0.984596323100558220,	-0.984605064020651070,	-0.984613802479231250,	
+-0.984622538476276900,	-0.984631272011766260,	-0.984640003085677340,	-0.984648731697988500,	-0.984657457848677750,	-0.984666181537723450,	-0.984674902765103720,	-0.984683621530796580,	
+-0.984692337834780610,	-0.984701051677033590,	-0.984709763057533990,	-0.984718471976260060,	-0.984727178433189910,	-0.984735882428301790,	-0.984744583961573940,	-0.984753283032984710,	
+-0.984761979642512220,	-0.984770673790134720,	-0.984779365475830670,	-0.984788054699578090,	-0.984796741461355540,	-0.984805425761140940,	-0.984814107598912860,	-0.984822786974649530,	
+-0.984831463888329210,	-0.984840138339930230,	-0.984848810329430950,	-0.984857479856809600,	-0.984866146922044550,	-0.984874811525114140,	-0.984883473665996710,	-0.984892133344670630,	
+-0.984900790561114130,	-0.984909445315305780,	-0.984918097607223710,	-0.984926747436846380,	-0.984935394804152260,	-0.984944039709119590,	-0.984952682151726820,	-0.984961322131952420,	
+-0.984969959649774630,	-0.984978594705172020,	-0.984987227298122820,	-0.984995857428605740,	-0.985004485096598770,	-0.985013110302080830,	-0.985021733045029930,	-0.985030353325424770,	
+-0.985038971143243790,	-0.985047586498465240,	-0.985056199391067810,	-0.985064809821029840,	-0.985073417788329910,	-0.985082023292946360,	-0.985090626334857890,	-0.985099226914042720,	
+-0.985107825030479560,	-0.985116420684146730,	-0.985125013875022940,	-0.985133604603086630,	-0.985142192868316280,	-0.985150778670690450,	-0.985159362010187610,	-0.985167942886786440,	
+-0.985176521300465400,	-0.985185097251203070,	-0.985193670738978010,	-0.985202241763768690,	-0.985210810325553910,	-0.985219376424312010,	-0.985227940060021680,	-0.985236501232661490,	
+-0.985245059942210010,	-0.985253616188645930,	-0.985262169971947820,	-0.985270721292094250,	-0.985279270149063910,	-0.985287816542835370,	-0.985296360473387310,	-0.985304901940698310,	
+-0.985313440944747040,	-0.985321977485512310,	-0.985330511562972470,	-0.985339043177106520,	-0.985347572327892830,	-0.985356099015310180,	-0.985364623239337380,	-0.985373144999952990,	
+-0.985381664297135810,	-0.985390181130864300,	-0.985398695501117470,	-0.985407207407873910,	-0.985415716851112290,	-0.985424223830811300,	-0.985432728346949840,	-0.985441230399506600,	
+-0.985449729988460250,	-0.985458227113789500,	-0.985466721775473230,	-0.985475213973490140,	-0.985483703707819130,	-0.985492190978438760,	-0.985500675785327960,	-0.985509158128465400,	
+-0.985517638007829990,	-0.985526115423400410,	-0.985534590375155670,	-0.985543062863074360,	-0.985551532887135480,	-0.985560000447317730,	-0.985568465543599890,	-0.985576928175960990,	
+-0.985585388344379810,	-0.985593846048835040,	-0.985602301289305700,	-0.985610754065770590,	-0.985619204378208600,	-0.985627652226598650,	-0.985636097610919530,	-0.985644540531150250,	
+-0.985652980987269500,	-0.985661418979256410,	-0.985669854507089660,	-0.985678287570748380,	-0.985686718170211250,	-0.985695146305457400,	-0.985703571976465630,	-0.985711995183215060,	
+-0.985720415925684380,	-0.985728834203852710,	-0.985737250017698960,	-0.985745663367202150,	-0.985754074252341070,	-0.985762482673094850,	-0.985770888629442400,	-0.985779292121362730,	
+-0.985787693148834850,	-0.985796091711837800,	-0.985804487810350460,	-0.985812881444351860,	-0.985821272613821130,	-0.985829661318737170,	-0.985838047559079000,	-0.985846431334825860,	
+-0.985854812645956540,	-0.985863191492450160,	-0.985871567874285870,	-0.985879941791442670,	-0.985888313243899580,	-0.985896682231635730,	-0.985905048754630140,	-0.985913412812862040,	
+-0.985921774406310240,	-0.985930133534954070,	-0.985938490198772670,	-0.985946844397744940,	-0.985955196131850120,	-0.985963545401067230,	-0.985971892205375620,	-0.985980236544754200,	
+-0.985988578419182190,	-0.985996917828638740,	-0.986005254773102970,	-0.986013589252554110,	-0.986021921266971300,	-0.986030250816333660,	-0.986038577900620330,	-0.986046902519810640,	
+-0.986055224673883620,	-0.986063544362818620,	-0.986071861586594770,	-0.986080176345191180,	-0.986088488638587220,	-0.986096798466762010,	-0.986105105829694790,	-0.986113410727364800,	
+-0.986121713159751280,	-0.986130013126833570,	-0.986138310628590700,	-0.986146605665002120,	-0.986154898236047070,	-0.986163188341704690,	-0.986171475981954430,	-0.986179761156775300,	
+-0.986188043866147000,	-0.986196324110048430,	-0.986204601888459150,	-0.986212877201358310,	-0.986221150048725240,	-0.986229420430539410,	-0.986237688346779940,	-0.986245953797426300,	
+-0.986254216782457730,	-0.986262477301853570,	-0.986270735355593290,	-0.986278990943656230,	-0.986287244066021530,	-0.986295494722668860,	-0.986303742913577360,	-0.986311988638726600,	
+-0.986320231898095810,	-0.986328472691664460,	-0.986336711019411890,	-0.986344946881317690,	-0.986353180277360960,	-0.986361411207521300,	-0.986369639671778150,	-0.986377865670110880,	
+-0.986386089202498930,	-0.986394310268921880,	-0.986402528869358970,	-0.986410745003789670,	-0.986418958672193540,	-0.986427169874550040,	-0.986435378610838630,	-0.986443584881038780,	
+-0.986451788685129950,	-0.986459990023091590,	-0.986468188894903400,	-0.986476385300544600,	-0.986484579239994890,	-0.986492770713233710,	-0.986500959720240660,	-0.986509146260995170,	
+-0.986517330335476840,	-0.986525511943665110,	-0.986533691085539680,	-0.986541867761079990,	-0.986550041970265750,	-0.986558213713076280,	-0.986566382989491290,	-0.986574549799490330,	
+-0.986582714143052990,	-0.986590876020158940,	-0.986599035430787640,	-0.986607192374918780,	-0.986615346852531830,	-0.986623498863606670,	-0.986631648408122670,	-0.986639795486059620,	
+-0.986647940097396980,	-0.986656082242114540,	-0.986664221920191880,	-0.986672359131608670,	-0.986680493876344600,	-0.986688626154379360,	-0.986696755965692400,	-0.986704883310263630,	
+-0.986713008188072620,	-0.986721130599099160,	-0.986729250543322830,	-0.986737368020723320,	-0.986745483031280510,	-0.986753595574973890,	-0.986761705651783340,	-0.986769813261688440,	
+-0.986777918404669110,	-0.986786021080704900,	-0.986794121289775730,	-0.986802219031861160,	-0.986810314306941220,	-0.986818407114995240,	-0.986826497456003480,	-0.986834585329945280,	
+-0.986842670736800760,	-0.986850753676549510,	-0.986858834149171420,	-0.986866912154646170,	-0.986874987692953680,	-0.986883060764073620,	-0.986891131367986010,	-0.986899199504670640,	
+-0.986907265174107210,	-0.986915328376275600,	-0.986923389111155620,	-0.986931447378727290,	-0.986939503178970170,	-0.986947556511864500,	-0.986955607377389740,	-0.986963655775526140,	
+-0.986971701706253260,	-0.986979745169551230,	-0.986987786165399730,	-0.986995824693778890,	-0.987003860754668390,	-0.987011894348048260,	-0.987019925473898390,	-0.987027954132198790,	
+-0.987035980322929160,	-0.987044004046069730,	-0.987052025301600190,	-0.987060044089500650,	-0.987068060409750920,	-0.987076074262331130,	-0.987084085647221050,	-0.987092094564400830,	
+-0.987100101013850370,	-0.987108104995549680,	-0.987116106509478670,	-0.987124105555617360,	-0.987132102133945870,	-0.987140096244444100,	-0.987148087887092180,	-0.987156077061869920,	
+-0.987164063768757540,	-0.987172048007734950,	-0.987180029778782280,	-0.987188009081879430,	-0.987195985917006640,	-0.987203960284143920,	-0.987211932183271300,	-0.987219901614368790,	
+-0.987227868577416510,	-0.987235833072394600,	-0.987243795099283170,	-0.987251754658062140,	-0.987259711748711740,	-0.987267666371212100,	-0.987275618525543350,	-0.987283568211685500,	
+-0.987291515429618680,	-0.987299460179323130,	-0.987307402460778860,	-0.987315342273966220,	-0.987323279618865120,	-0.987331214495455800,	-0.987339146903718490,	-0.987347076843633320,	
+-0.987355004315180420,	-0.987362929318340130,	-0.987370851853092370,	-0.987378771919417590,	-0.987386689517295800,	-0.987394604646707360,	-0.987402517307632400,	-0.987410427500051040,	
+-0.987418335223943730,	-0.987426240479290510,	-0.987434143266071710,	-0.987442043584267570,	-0.987449941433858340,	-0.987457836814824130,	-0.987465729727145520,	-0.987473620170802420,	
+-0.987481508145775400,	-0.987489393652044580,	-0.987497276689590200,	-0.987505157258392720,	-0.987513035358432270,	-0.987520910989689300,	-0.987528784152143960,	-0.987536654845776800,	
+-0.987544523070567840,	-0.987552388826497650,	-0.987560252113546590,	-0.987568112931694770,	-0.987575971280922670,	-0.987583827161210740,	-0.987591680572539100,	-0.987599531514888330,	
+-0.987607379988238780,	-0.987615225992570790,	-0.987623069527864610,	-0.987630910594100910,	-0.987638749191259820,	-0.987646585319321920,	-0.987654418978267450,	-0.987662250168077070,	
+-0.987670078888730930,	-0.987677905140209700,	-0.987685728922493730,	-0.987693550235563380,	-0.987701369079399210,	-0.987709185453981560,	-0.987716999359290910,	-0.987724810795307830,	
+-0.987732619762012650,	-0.987740426259385960,	-0.987748230287408320,	-0.987756031846059980,	-0.987763830935321610,	-0.987771627555173560,	-0.987779421705596520,	-0.987787213386570940,	
+-0.987795002598077290,	-0.987802789340096240,	-0.987810573612608160,	-0.987818355415593600,	-0.987826134749033140,	-0.987833911612907340,	-0.987841686007196800,	-0.987849457931882060,	
+-0.987857227386943700,	-0.987864994372362190,	-0.987872758888118210,	-0.987880520934192430,	-0.987888280510565210,	-0.987896037617217450,	-0.987903792254129390,	-0.987911544421282040,	
+-0.987919294118655760,	-0.987927041346231220,	-0.987934786103989100,	-0.987942528391909990,	-0.987950268209974560,	-0.987958005558163490,	-0.987965740436457350,	-0.987973472844836940,	
+-0.987981202783282830,	-0.987988930251775700,	-0.987996655250296230,	-0.988004377778825100,	-0.988012097837343120,	-0.988019815425830840,	-0.988027530544269060,	-0.988035243192638360,	
+-0.988042953370919630,	-0.988050661079093450,	-0.988058366317140720,	-0.988066069085042020,	-0.988073769382778130,	-0.988081467210329740,	-0.988089162567677870,	-0.988096855454802970,	
+-0.988104545871685950,	-0.988112233818307590,	-0.988119919294648600,	-0.988127602300689860,	-0.988135282836412050,	-0.988142960901796100,	-0.988150636496822780,	-0.988158309621472770,	
+-0.988165980275727110,	-0.988173648459566350,	-0.988181314172971610,	-0.988188977415923490,	-0.988196638188402980,	-0.988204296490390880,	-0.988211952321867980,	-0.988219605682815190,	
+-0.988227256573213420,	-0.988234904993043560,	-0.988242550942286300,	-0.988250194420922770,	-0.988257835428933750,	-0.988265473966300160,	-0.988273110033002890,	-0.988280743629022850,	
+-0.988288374754340840,	-0.988296003408937970,	-0.988303629592795050,	-0.988311253305893200,	-0.988318874548213100,	-0.988326493319735770,	-0.988334109620442320,	-0.988341723450313570,	
+-0.988349334809330400,	-0.988356943697473960,	-0.988364550114725240,	-0.988372154061065040,	-0.988379755536474500,	-0.988387354540934630,	-0.988394951074426320,	-0.988402545136930600,	
+-0.988410136728428590,	-0.988417725848901200,	-0.988425312498329430,	-0.988432896676694430,	-0.988440478383977190,	-0.988448057620158750,	-0.988455634385220220,	-0.988463208679142610,	
+-0.988470780501906840,	-0.988478349853494250,	-0.988485916733885750,	-0.988493481143062460,	-0.988501043081005500,	-0.988508602547695900,	-0.988516159543114780,	-0.988523714067243260,	
+-0.988531266120062480,	-0.988538815701553550,	-0.988546362811697500,	-0.988553907450475670,	-0.988561449617868960,	-0.988568989313858610,	-0.988576526538425870,	-0.988584061291551850,	
+-0.988591593573217580,	-0.988599123383404390,	-0.988606650722093310,	-0.988614175589265680,	-0.988621697984902630,	-0.988629217908985280,	-0.988636735361494880,	-0.988644250342412660,	
+-0.988651762851719850,	-0.988659272889397590,	-0.988666780455427110,	-0.988674285549789760,	-0.988681788172466660,	-0.988689288323439050,	-0.988696786002688290,	-0.988704281210195600,	
+-0.988711773945942120,	-0.988719264209909190,	-0.988726752002078160,	-0.988734237322430260,	-0.988741720170946750,	-0.988749200547608950,	-0.988756678452398120,	-0.988764153885295590,	
+-0.988771626846282730,	-0.988779097335340750,	-0.988786565352451020,	-0.988794030897594880,	-0.988801493970753680,	-0.988808954571908760,	-0.988816412701041480,	-0.988823868358133070,	
+-0.988831321543165110,	-0.988838772256118710,	-0.988846220496975460,	-0.988853666265716690,	-0.988861109562323760,	-0.988868550386778010,	-0.988875988739060910,	-0.988883424619153790,	
+-0.988890858027038130,	-0.988898288962695380,	-0.988905717426106780,	-0.988913143417254000,	-0.988920566936118410,	-0.988927987982681220,	-0.988935406556924250,	-0.988942822658828600,	
+-0.988950236288375970,	-0.988957647445547820,	-0.988965056130325480,	-0.988972462342690430,	-0.988979866082624340,	-0.988987267350108560,	-0.988994666145124550,	-0.989002062467653990,	
+-0.989009456317678230,	-0.989016847695178720,	-0.989024236600137270,	-0.989031623032535110,	-0.989039006992353920,	-0.989046388479575160,	-0.989053767494180500,	-0.989061144036151420,	
+-0.989068518105469470,	-0.989075889702116240,	-0.989083258826073290,	-0.989090625477322180,	-0.989097989655844390,	-0.989105351361621810,	-0.989112710594635790,	-0.989120067354867900,	
+-0.989127421642299940,	-0.989134773456913470,	-0.989142122798689960,	-0.989149469667611190,	-0.989156814063658740,	-0.989164155986814290,	-0.989171495437059400,	-0.989178832414375760,	
+-0.989186166918745060,	-0.989193498950148960,	-0.989200828508569160,	-0.989208155593987230,	-0.989215480206384950,	-0.989222802345743890,	-0.989230122012045850,	-0.989237439205272520,	
+-0.989244753925405670,	-0.989252066172426780,	-0.989259375946317850,	-0.989266683247060460,	-0.989273988074636400,	-0.989281290429027240,	-0.989288590310214990,	-0.989295887718181110,	
+-0.989303182652907620,	-0.989310475114376200,	-0.989317765102568520,	-0.989325052617466500,	-0.989332337659051820,	-0.989339620227306260,	-0.989346900322211730,	-0.989354177943749800,	
+-0.989361453091902600,	-0.989368725766651690,	-0.989375995967978980,	-0.989383263695866270,	-0.989390528950295330,	-0.989397791731248200,	-0.989405052038706430,	-0.989412309872652160,	
+-0.989419565233067070,	-0.989426818119933160,	-0.989434068533232010,	-0.989441316472945860,	-0.989448561939056390,	-0.989455804931545500,	-0.989463045450395100,	-0.989470283495587080,	
+-0.989477519067103240,	-0.989484752164925820,	-0.989491982789036380,	-0.989499210939416950,	-0.989506436616049640,	-0.989513659818916150,	-0.989520880547998470,	-0.989528098803278630,	
+-0.989535314584738530,	-0.989542527892360190,	-0.989549738726125510,	-0.989556947086016490,	-0.989564152972015050,	-0.989571356384103320,	-0.989578557322263070,	-0.989585755786476560,	
+-0.989592951776725570,	-0.989600145292992230,	-0.989607336335258550,	-0.989614524903506540,	-0.989621710997718230,	-0.989628894617875510,	-0.989636075763960730,	-0.989643254435955580,	
+-0.989650430633842500,	-0.989657604357603190,	-0.989664775607219880,	-0.989671944382674700,	-0.989679110683949650,	-0.989686274511026750,	-0.989693435863888250,	-0.989700594742516150,	
+-0.989707751146892580,	-0.989714905076999550,	-0.989722056532819310,	-0.989729205514333970,	-0.989736352021525550,	-0.989743496054376280,	-0.989750637612868190,	-0.989757776696983620,	
+-0.989764913306704460,	-0.989772047442013190,	-0.989779179102891700,	-0.989786308289322350,	-0.989793435001287140,	-0.989800559238768420,	-0.989807681001748210,	-0.989814800290208850,	
+-0.989821917104132480,	-0.989829031443501320,	-0.989836143308297610,	-0.989843252698503480,	-0.989850359614101280,	-0.989857464055073240,	-0.989864566021401380,	-0.989871665513068270,	
+-0.989878762530055910,	-0.989885857072346550,	-0.989892949139922760,	-0.989900038732766440,	-0.989907125850860050,	-0.989914210494185820,	-0.989921292662726100,	-0.989928372356463250,	
+-0.989935449575379380,	-0.989942524319456840,	-0.989949596588677980,	-0.989956666383025260,	-0.989963733702480810,	-0.989970798547026960,	-0.989977860916646190,	-0.989984920811320720,	
+-0.989991978231033020,	-0.989999033175765320,	-0.990006085645499970,	-0.990013135640219530,	-0.990020183159906140,	-0.990027228204542480,	-0.990034270774110550,	-0.990041310868593040,	
+-0.990048348487972190,	-0.990055383632230560,	-0.990062416301350390,	-0.990069446495314250,	-0.990076474214104390,	-0.990083499457703460,	-0.990090522226093730,	-0.990097542519257750,	
+-0.990104560337177860,	-0.990111575679836540,	-0.990118588547216350,	-0.990125598939299630,	-0.990132606856068960,	-0.990139612297506690,	-0.990146615263595490,	-0.990153615754317710,	
+-0.990160613769655920,	-0.990167609309592470,	-0.990174602374110150,	-0.990181592963191300,	-0.990188581076818400,	-0.990195566714974110,	-0.990202549877640890,	-0.990209530564801210,	
+-0.990216508776437850,	-0.990223484512533170,	-0.990230457773069730,	-0.990237428558030210,	-0.990244396867397070,	-0.990251362701152880,	-0.990258326059280440,	-0.990265286941762080,	
+-0.990272245348580490,	-0.990279201279718360,	-0.990286154735158130,	-0.990293105714882600,	-0.990300054218874240,	-0.990307000247115820,	-0.990313943799589810,	-0.990320884876279120,	
+-0.990327823477165970,	-0.990334759602233490,	-0.990341693251463930,	-0.990348624424840280,	-0.990355553122344910,	-0.990362479343960820,	-0.990369403089670470,	-0.990376324359456550,	
+-0.990383243153301950,	-0.990390159471189140,	-0.990397073313101010,	-0.990403984679020130,	-0.990410893568929310,	-0.990417799982811210,	-0.990424703920648630,	-0.990431605382424360,	
+-0.990438504368120980,	-0.990445400877721370,	-0.990452294911208340,	-0.990459186468564460,	-0.990466075549772730,	-0.990472962154815730,	-0.990479846283676360,	-0.990486727936337300,	
+-0.990493607112781560,	-0.990500483812991720,	-0.990507358036950670,	-0.990514229784641210,	-0.990521099056046130,	-0.990527965851148440,	-0.990534830169930710,	-0.990541692012375960,	
+-0.990548551378466980,	-0.990555408268186670,	-0.990562262681517700,	-0.990569114618443210,	-0.990575964078945880,	-0.990582811063008720,	-0.990589655570614400,	-0.990596497601746060,	
+-0.990603337156386380,	-0.990610174234518360,	-0.990617008836124910,	-0.990623840961189050,	-0.990630670609693450,	-0.990637497781621250,	-0.990644322476955330,	-0.990651144695678500,	
+-0.990657964437773870,	-0.990664781703224360,	-0.990671596492012860,	-0.990678408804122390,	-0.990685218639535960,	-0.990692025998236360,	-0.990698830880206720,	-0.990705633285430040,	
+-0.990712433213889240,	-0.990719230665567440,	-0.990726025640447430,	-0.990732818138512440,	-0.990739608159745490,	-0.990746395704129370,	-0.990753180771647310,	-0.990759963362282340,	
+-0.990766743476017450,	-0.990773521112835680,	-0.990780296272720020,	-0.990787068955653720,	-0.990793839161619780,	-0.990800606890601230,	-0.990807372142581080,	-0.990814134917542550,	
+-0.990820895215468680,	-0.990827653036342570,	-0.990834408380147360,	-0.990841161246866160,	-0.990847911636482000,	-0.990854659548978000,	-0.990861404984337390,	-0.990868147942543410,	
+-0.990874888423578850,	-0.990881626427427160,	-0.990888361954071480,	-0.990895095003494820,	-0.990901825575680410,	-0.990908553670611480,	-0.990915279288271170,	-0.990922002428642590,	
+-0.990928723091709100,	-0.990935441277453700,	-0.990942156985859750,	-0.990948870216910360,	-0.990955580970588890,	-0.990962289246878350,	-0.990968995045762190,	-0.990975698367223550,	
+-0.990982399211245650,	-0.990989097577811620,	-0.990995793466905030,	-0.991002486878508890,	-0.991009177812606450,	-0.991015866269181140,	-0.991022552248216230,	-0.991029235749694810,	
+-0.991035916773600370,	-0.991042595319916120,	-0.991049271388625420,	-0.991055944979711610,	-0.991062616093157820,	-0.991069284728947510,	-0.991075950887064020,	-0.991082614567490580,	
+-0.991089275770210660,	-0.991095934495207500,	-0.991102590742464540,	-0.991109244511965140,	-0.991115895803692640,	-0.991122544617630390,	-0.991129190953761730,	-0.991135834812070130,	
+-0.991142476192538810,	-0.991149115095151470,	-0.991155751519891330,	-0.991162385466741740,	-0.991169016935686260,	-0.991175645926708150,	-0.991182272439790960,	-0.991188896474918150,	
+-0.991195518032073060,	-0.991202137111239170,	-0.991208753712399910,	-0.991215367835538760,	-0.991221979480639280,	-0.991228588647684710,	-0.991235195336658830,	-0.991241799547544880,	
+-0.991248401280326430,	-0.991255000534986940,	-0.991261597311509980,	-0.991268191609879110,	-0.991274783430077690,	-0.991281372772089280,	-0.991287959635897440,	-0.991294544021485760,	
+-0.991301125928837680,	-0.991307705357936770,	-0.991314282308766730,	-0.991320856781310880,	-0.991327428775552800,	-0.991333998291476280,	-0.991340565329064670,	-0.991347129888301760,	
+-0.991353691969171000,	-0.991360251571655970,	-0.991366808695740230,	-0.991373363341407580,	-0.991379915508641570,	-0.991386465197425680,	-0.991393012407743580,	-0.991399557139579060,	
+-0.991406099392915570,	-0.991412639167736920,	-0.991419176464026550,	-0.991425711281768370,	-0.991432243620945840,	-0.991438773481542750,	-0.991445300863542660,	-0.991451825766929360,	
+-0.991458348191686540,	-0.991464868137797770,	-0.991471385605246840,	-0.991477900594017410,	-0.991484413104093300,	-0.991490923135458170,	-0.991497430688095700,	-0.991503935761989590,	
+-0.991510438357123820,	-0.991516938473481770,	-0.991523436111047430,	-0.991529931269804490,	-0.991536423949736840,	-0.991542914150827960,	-0.991549401873061950,	-0.991555887116422290,	
+-0.991562369880892970,	-0.991568850166457790,	-0.991575327973100440,	-0.991581803300804810,	-0.991588276149554580,	-0.991594746519333660,	-0.991601214410125940,	-0.991607679821915220,	
+-0.991614142754685180,	-0.991620603208419830,	-0.991627061183103060,	-0.991633516678718570,	-0.991639969695250260,	-0.991646420232682010,	-0.991652868290997750,	-0.991659313870181360,	
+-0.991665756970216640,	-0.991672197591087600,	-0.991678635732777920,	-0.991685071395271730,	-0.991691504578552930,	-0.991697935282605300,	-0.991704363507412870,	-0.991710789252959410,	
+-0.991717212519229170,	-0.991723633306205720,	-0.991730051613873290,	-0.991736467442215660,	-0.991742880791216970,	-0.991749291660861010,	-0.991755700051131780,	-0.991762105962013420,	
+-0.991768509393489710,	-0.991774910345544770,	-0.991781308818162510,	-0.991787704811326940,	-0.991794098325022190,	-0.991800489359232150,	-0.991806877913940950,	-0.991813263989132500,	
+-0.991819647584790910,	-0.991826028700900200,	-0.991832407337444380,	-0.991838783494407570,	-0.991845157171773790,	-0.991851528369527170,	-0.991857897087651710,	-0.991864263326131420,	
+-0.991870627084950550,	-0.991876988364093100,	-0.991883347163543210,	-0.991889703483284980,	-0.991896057323302440,	-0.991902408683579710,	-0.991908757564101020,	-0.991915103964850390,	
+-0.991921447885812050,	-0.991927789326970120,	-0.991934128288308630,	-0.991940464769811900,	-0.991946798771463860,	-0.991953130293248940,	-0.991959459335151170,	-0.991965785897154780,	
+-0.991972109979244010,	-0.991978431581402860,	-0.991984750703615580,	-0.991991067345866510,	-0.991997381508139760,	-0.992003693190419590,	-0.992010002392690100,	-0.992016309114935660,	
+-0.992022613357140370,	-0.992028915119288700,	-0.992035214401364660,	-0.992041511203352490,	-0.992047805525236640,	-0.992054097367001340,	-0.992060386728630730,	-0.992066673610109140,	
+-0.992072958011420810,	-0.992079239932550210,	-0.992085519373481440,	-0.992091796334198860,	-0.992098070814686820,	-0.992104342814929650,	-0.992110612334911490,	-0.992116879374616900,	
+-0.992123143934030120,	-0.992129406013135480,	-0.992135665611917240,	-0.992141922730359950,	-0.992148177368447740,	-0.992154429526165170,	-0.992160679203496490,	-0.992166926400426140,	
+-0.992173171116938480,	-0.992179413353017850,	-0.992185653108648700,	-0.992191890383815390,	-0.992198125178502370,	-0.992204357492694090,	-0.992210587326374900,	-0.992216814679529270,	
+-0.992223039552141530,	-0.992229261944196250,	-0.992235481855677780,	-0.992241699286570580,	-0.992247914236859210,	-0.992254126706528020,	-0.992260336695561460,	-0.992266544203944110,	
+-0.992272749231660420,	-0.992278951778694850,	-0.992285151845031850,	-0.992291349430656000,	-0.992297544535551750,	-0.992303737159703660,	-0.992309927303096310,	-0.992316114965714040,	
+-0.992322300147541530,	-0.992328482848563230,	-0.992334663068763720,	-0.992340840808127570,	-0.992347016066639330,	-0.992353188844283580,	-0.992359359141044890,	-0.992365526956907720,	
+-0.992371692291856730,	-0.992377855145876510,	-0.992384015518951720,	-0.992390173411066830,	-0.992396328822206520,	-0.992402481752355350,	-0.992408632201498000,	-0.992414780169619150,	
+-0.992420925656703260,	-0.992427068662735110,	-0.992433209187699280,	-0.992439347231580450,	-0.992445482794363180,	-0.992451615876032260,	-0.992457746476572260,	-0.992463874595967850,	
+-0.992470000234203840,	-0.992476123391264790,	-0.992482244067135480,	-0.992488362261800480,	-0.992494477975244700,	-0.992500591207452600,	-0.992506701958409070,	-0.992512810228098790,	
+-0.992518916016506550,	-0.992525019323616920,	-0.992531120149414800,	-0.992537218493884770,	-0.992543314357011820,	-0.992549407738780530,	-0.992555498639175800,	-0.992561587058182200,	
+-0.992567672995784740,	-0.992573756451967990,	-0.992579837426716960,	-0.992585915920016220,	-0.992591991931850770,	-0.992598065462205410,	-0.992604136511064720,	-0.992610205078413800,	
+-0.992616271164237340,	-0.992622334768520240,	-0.992628395891247180,	-0.992634454532403290,	-0.992640510691973120,	-0.992646564369941810,	-0.992652615566294030,	-0.992658664281014680,	
+-0.992664710514088670,	-0.992670754265501000,	-0.992676795535236360,	-0.992682834323279640,	-0.992688870629615970,	-0.992694904454230030,	-0.992700935797106940,	-0.992706964658231380,	
+-0.992712991037588590,	-0.992719014935163120,	-0.992725036350940230,	-0.992731055284904680,	-0.992737071737041620,	-0.992743085707335720,	-0.992749097195772200,	-0.992755106202335870,	
+-0.992761112727011840,	-0.992767116769785020,	-0.992773118330640410,	-0.992779117409563040,	-0.992785114006537790,	-0.992791108121549800,	-0.992797099754584080,	-0.992803088905625520,	
+-0.992809075574659360,	-0.992815059761670390,	-0.992821041466643850,	-0.992827020689564630,	-0.992832997430417970,	-0.992838971689188780,	-0.992844943465862050,	-0.992850912760423030,	
+-0.992856879572856730,	-0.992862843903148270,	-0.992868805751282670,	-0.992874765117245150,	-0.992880722001020620,	-0.992886676402594310,	-0.992892628321951240,	-0.992898577759076640,	
+-0.992904524713955630,	-0.992910469186573330,	-0.992916411176914760,	-0.992922350684965260,	-0.992928287710709840,	-0.992934222254133750,	-0.992940154315221980,	-0.992946083893960000,	
+-0.992952010990332700,	-0.992957935604325330,	-0.992963857735923220,	-0.992969777385111390,	-0.992975694551875180,	-0.992981609236199710,	-0.992987521438070230,	-0.992993431157471960,	
+-0.992999338394390030,	-0.993005243148809780,	-0.993011145420716450,	-0.993017045210095260,	-0.993022942516931460,	-0.993028837341210280,	-0.993034729682917060,	-0.993040619542037040,	
+-0.993046506918555340,	-0.993052391812457520,	-0.993058274223728610,	-0.993064154152354050,	-0.993070031598319190,	-0.993075906561609160,	-0.993081779042209290,	-0.993087649040105160,	
+-0.993093516555281770,	-0.993099381587724590,	-0.993105244137418960,	-0.993111104204350340,	-0.993116961788503840,	-0.993122816889864920,	-0.993128669508419050,	-0.993134519644151450,	
+-0.993140367297047580,	-0.993146212467092780,	-0.993152055154272410,	-0.993157895358572020,	-0.993163733079976740,	-0.993169568318472250,	-0.993175401074043780,	-0.993181231346676800,	
+-0.993187059136356740,	-0.993192884443069080,	-0.993198707266799150,	-0.993204527607532530,	-0.993210345465254550,	-0.993216160839950680,	-0.993221973731606480,	-0.993227784140207290,	
+-0.993233592065738580,	-0.993239397508186020,	-0.993245200467534840,	-0.993251000943770720,	-0.993256798936879130,	-0.993262594446845500,	-0.993268387473655420,	-0.993274178017294340,	
+-0.993279966077747820,	-0.993285751655001440,	-0.993291534749040640,	-0.993297315359851000,	-0.993303093487418080,	-0.993308869131727330,	-0.993314642292764560,	-0.993320412970515100,	
+-0.993326181164964630,	-0.993331946876098710,	-0.993337710103902930,	-0.993343470848362830,	-0.993349229109464100,	-0.993354984887192320,	-0.993360738181533030,	-0.993366488992471930,	
+-0.993372237319994580,	-0.993377983164086650,	-0.993383726524733720,	-0.993389467401921470,	-0.993395205795635560,	-0.993400941705861680,	-0.993406675132585510,	-0.993412406075792510,	
+-0.993418134535468570,	-0.993423860511599250,	-0.993429584004170360,	-0.993435305013167460,	-0.993441023538576330,	-0.993446739580382650,	-0.993452453138572000,	-0.993458164213130380,	
+-0.993463872804043250,	-0.993469578911296500,	-0.993475282534875710,	-0.993480983674766780,	-0.993486682330955380,	-0.993492378503427310,	-0.993498072192168240,	-0.993503763397163950,	
+-0.993509452118400360,	-0.993515138355863140,	-0.993520822109537960,	-0.993526503379410840,	-0.993532182165467350,	-0.993537858467693490,	-0.993543532286074950,	-0.993549203620597620,	
+-0.993554872471247300,	-0.993560538838009770,	-0.993566202720870820,	-0.993571864119816460,	-0.993577523034832380,	-0.993583179465904460,	-0.993588833413018730,	-0.993594484876160760,	
+-0.993600133855316650,	-0.993605780350472310,	-0.993611424361613320,	-0.993617065888725890,	-0.993622704931795830,	-0.993628341490808920,	-0.993633975565751170,	-0.993639607156608480,	
+-0.993645236263366760,	-0.993650862886012010,	-0.993656487024530130,	-0.993662108678906920,	-0.993667727849128600,	-0.993673344535180750,	-0.993678958737049700,	-0.993684570454721140,	
+-0.993690179688181300,	-0.993695786437415850,	-0.993701390702411040,	-0.993706992483152750,	-0.993712591779627010,	-0.993718188591819710,	-0.993723782919716970,	-0.993729374763304700,	
+-0.993734964122569120,	-0.993740550997496030,	-0.993746135388071660,	-0.993751717294281800,	-0.993757296716112790,	-0.993762873653550540,	-0.993768448106581050,	-0.993774020075190450,	
+-0.993779589559364740,	-0.993785156559090170,	-0.993790721074352620,	-0.993796283105138340,	-0.993801842651433230,	-0.993807399713223630,	-0.993812954290495540,	-0.993818506383234990,	
+-0.993824055991428200,	-0.993829603115061300,	-0.993835147754120410,	-0.993840689908591650,	-0.993846229578461030,	-0.993851766763715010,	-0.993857301464339480,	-0.993862833680320690,	
+-0.993868363411644860,	-0.993873890658298120,	-0.993879415420266590,	-0.993884937697536610,	-0.993890457490094300,	-0.993895974797925800,	-0.993901489621017320,	-0.993907001959355110,	
+-0.993912511812925500,	-0.993918019181714520,	-0.993923524065708500,	-0.993929026464893670,	-0.993934526379256390,	-0.993940023808782660,	-0.993945518753458930,	-0.993951011213271340,	
+-0.993956501188206330,	-0.993961988678249920,	-0.993967473683388670,	-0.993972956203608700,	-0.993978436238896370,	-0.993983913789237890,	-0.993989388854619630,	-0.993994861435027910,	
+-0.994000331530449090,	-0.994005799140869390,	-0.994011264266275170,	-0.994016726906652880,	-0.994022187061988640,	-0.994027644732269010,	-0.994033099917480230,	-0.994038552617608760,	
+-0.994044002832640940,	-0.994049450562563000,	-0.994054895807361500,	-0.994060338567022810,	-0.994065778841533130,	-0.994071216630879160,	-0.994076651935047020,	-0.994082084754023380,	
+-0.994087515087794360,	-0.994092942936346760,	-0.994098368299666690,	-0.994103791177740610,	-0.994109211570555210,	-0.994114629478096700,	-0.994120044900351660,	-0.994125457837306440,	
+-0.994130868288947590,	-0.994136276255261690,	-0.994141681736234960,	-0.994147084731854090,	-0.994152485242105530,	-0.994157883266975630,	-0.994163278806451170,	-0.994168671860518380,	
+-0.994174062429164060,	-0.994179450512374440,	-0.994184836110136310,	-0.994190219222436000,	-0.994195599849260200,	-0.994200977990595370,	-0.994206353646428180,	-0.994211726816745080,	
+-0.994217097501532530,	-0.994222465700777440,	-0.994227831414466020,	-0.994233194642585080,	-0.994238555385121180,	-0.994243913642060880,	-0.994249269413390760,	-0.994254622699097480,	
+-0.994259973499167620,	-0.994265321813587840,	-0.994270667642344840,	-0.994276010985425060,	-0.994281351842815300,	-0.994286690214502220,	-0.994292026100472290,	-0.994297359500712410,	
+-0.994302690415209020,	-0.994308018843949040,	-0.994313344786918910,	-0.994318668244105420,	-0.994323989215495360,	-0.994329307701075190,	-0.994334623700831810,	-0.994339937214751890,	
+-0.994345248242822110,	-0.994350556785029260,	-0.994355862841360020,	-0.994361166411801060,	-0.994366467496339170,	-0.994371766094961140,	-0.994377062207653650,	-0.994382355834403600,	
+-0.994387646975197660,	-0.994392935630022510,	-0.994398221798865060,	-0.994403505481712080,	-0.994408786678550370,	-0.994414065389366610,	-0.994419341614147690,	-0.994424615352880510,	
+-0.994429886605551760,	-0.994435155372148220,	-0.994440421652656780,	-0.994445685447064350,	-0.994450946755357720,	-0.994456205577523790,	-0.994461461913549230,	-0.994466715763421050,	
+-0.994471967127126040,	-0.994477216004651220,	-0.994482462395983260,	-0.994487706301109160,	-0.994492947720015840,	-0.994498186652690070,	-0.994503423099118880,	-0.994508657059289150,	
+-0.994513888533187780,	-0.994519117520801690,	-0.994524344022117760,	-0.994529568037123000,	-0.994534789565804320,	-0.994540008608148730,	-0.994545225164143010,	-0.994550439233774290,	
+-0.994555650817029460,	-0.994560859913895530,	-0.994566066524359420,	-0.994571270648408110,	-0.994576472286028750,	-0.994581671437208100,	-0.994586868101933310,	-0.994592062280191260,	
+-0.994597253971969190,	-0.994602443177253880,	-0.994607629896032570,	-0.994612814128292060,	-0.994617995874019560,	-0.994623175133202090,	-0.994628351905826660,	-0.994633526191880390,	
+-0.994638697991350300,	-0.994643867304223490,	-0.994649034130487000,	-0.994654198470127810,	-0.994659360323133290,	-0.994664519689490320,	-0.994669676569185920,	-0.994674830962207550,	
+-0.994679982868541980,	-0.994685132288176450,	-0.994690279221098090,	-0.994695423667294020,	-0.994700565626751350,	-0.994705705099457440,	-0.994710842085399060,	-0.994715976584563680,	
+-0.994721108596938410,	-0.994726238122510260,	-0.994731365161266590,	-0.994736489713194500,	-0.994741611778281240,	-0.994746731356513810,	-0.994751848447879670,	-0.994756963052365830,	
+-0.994762075169959630,	-0.994767184800648190,	-0.994772291944418850,	-0.994777396601258750,	-0.994782498771155210,	-0.994787598454095370,	-0.994792695650066560,	-0.994797790359055910,	
+-0.994802882581050980,	-0.994807972316038680,	-0.994813059564006560,	-0.994818144324941640,	-0.994823226598831490,	-0.994828306385663220,	-0.994833383685424290,	-0.994838458498101820,	
+-0.994843530823683150,	-0.994848600662155750,	-0.994853668013506720,	-0.994858732877723640,	-0.994863795254793740,	-0.994868855144704240,	-0.994873912547442730,	-0.994878967462996310,	
+-0.994884019891352560,	-0.994889069832498700,	-0.994894117286422300,	-0.994899162253110480,	-0.994904204732550810,	-0.994909244724730520,	-0.994914282229637290,	-0.994919317247258240,	
+-0.994924349777580930,	-0.994929379820592710,	-0.994934407376281140,	-0.994939432444633450,	-0.994944455025637220,	-0.994949475119279780,	-0.994954492725548810,	-0.994959507844431430,	
+-0.994964520475915440,	-0.994969530619988050,	-0.994974538276636840,	-0.994979543445849380,	-0.994984546127613000,	-0.994989546321915160,	-0.994994544028743540,	-0.994999539248085600,	
+-0.995004531979928770,	-0.995009522224260650,	-0.995014509981068660,	-0.995019495250340390,	-0.995024478032063510,	-0.995029458326225250,	-0.995034436132813500,	-0.995039411451815630,	
+-0.995044384283219170,	-0.995049354627011720,	-0.995054322483180930,	-0.995059287851714380,	-0.995064250732599630,	-0.995069211125824140,	-0.995074169031375690,	-0.995079124449241850,	
+-0.995084077379410180,	-0.995089027821868250,	-0.995093975776603860,	-0.995098921243604440,	-0.995103864222857680,	-0.995108804714351370,	-0.995113742718073070,	-0.995118678234010350,	
+-0.995123611262150880,	-0.995128541802482450,	-0.995133469854992620,	-0.995138395419669200,	-0.995143318496499730,	-0.995148239085472010,	-0.995153157186573600,	-0.995158072799792400,	
+-0.995162985925115980,	-0.995167896562532020,	-0.995172804712028400,	-0.995177710373592820,	-0.995182613547212940,	-0.995187514232876440,	-0.995192412430571220,	-0.995197308140284950,	
+-0.995202201362005430,	-0.995207092095720340,	-0.995211980341417560,	-0.995216866099084880,	-0.995221749368710000,	-0.995226630150280680,	-0.995231508443784940,	-0.995236384249210350,	
+-0.995241257566544690,	-0.995246128395776090,	-0.995250996736891990,	-0.995255862589880520,	-0.995260725954729360,	-0.995265586831426300,	-0.995270445219959330,	-0.995275301120316370,	
+-0.995280154532484970,	-0.995285005456453260,	-0.995289853892209030,	-0.995294699839740170,	-0.995299543299034580,	-0.995304384270080170,	-0.995309222752864710,	-0.995314058747376220,	
+-0.995318892253602590,	-0.995323723271531850,	-0.995328551801151650,	-0.995333377842450130,	-0.995338201395415180,	-0.995343022460034590,	-0.995347841036296590,	-0.995352657124188970,	
+-0.995357470723699620,	-0.995362281834816680,	-0.995367090457528030,	-0.995371896591821680,	-0.995376700237685540,	-0.995381501395107620,	-0.995386300064076020,	-0.995391096244578550,	
+-0.995395889936603440,	-0.995400681140138580,	-0.995405469855172090,	-0.995410256081691870,	-0.995415039819686040,	-0.995419821069142510,	-0.995424599830049490,	-0.995429376102395010,	
+-0.995434149886167070,	-0.995438921181353690,	-0.995443689987943080,	-0.995448456305923270,	-0.995453220135282260,	-0.995457981476008170,	-0.995462740328089240,	-0.995467496691513350,	
+-0.995472250566268760,	-0.995477001952343570,	-0.995481750849725790,	-0.995486497258403770,	-0.995491241178365400,	-0.995495982609598930,	-0.995500721552092570,	-0.995505458005834340,	
+-0.995510191970812470,	-0.995514923447015200,	-0.995519652434430520,	-0.995524378933046790,	-0.995529102942852020,	-0.995533824463834540,	-0.995538543495982590,	-0.995543260039284170,	
+-0.995547974093727640,	-0.995552685659301110,	-0.995557394735992920,	-0.995562101323791300,	-0.995566805422684390,	-0.995571507032660400,	-0.995576206153707680,	-0.995580902785814460,	
+-0.995585596928969090,	-0.995590288583159570,	-0.995594977748374350,	-0.995599664424601680,	-0.995604348611830000,	-0.995609030310047330,	-0.995613709519242000,	-0.995618386239402580,	
+-0.995623060470517070,	-0.995627732212573950,	-0.995632401465561420,	-0.995637068229468070,	-0.995641732504281900,	-0.995646394289991470,	-0.995651053586585010,	-0.995655710394050870,	
+-0.995660364712377510,	-0.995665016541553260,	-0.995669665881566470,	-0.995674312732405480,	-0.995678957094058740,	-0.995683598966514590,	-0.995688238349761390,	-0.995692875243787690,	
+-0.995697509648581720,	-0.995702141564132060,	-0.995706770990427040,	-0.995711397927455000,	-0.995716022375204620,	-0.995720644333664030,	-0.995725263802821890,	-0.995729880782666550,	
+-0.995734495273186580,	-0.995739107274370320,	-0.995743716786206320,	-0.995748323808683060,	-0.995752928341788970,	-0.995757530385512510,	-0.995762129939842260,	-0.995766727004766650,	
+-0.995771321580274260,	-0.995775913666353650,	-0.995780503262993170,	-0.995785090370181370,	-0.995789674987906940,	-0.995794257116158320,	-0.995798836754923980,	-0.995803413904192580,	
+-0.995807988563952700,	-0.995812560734192780,	-0.995817130414901500,	-0.995821697606067420,	-0.995826262307679010,	-0.995830824519725040,	-0.995835384242193980,	-0.995839941475074370,	
+-0.995844496218355020,	-0.995849048472024380,	-0.995853598236071110,	-0.995858145510483910,	-0.995862690295251320,	-0.995867232590361920,	-0.995871772395804490,	-0.995876309711567710,	
+-0.995880844537640030,	-0.995885376874010350,	-0.995889906720667130,	-0.995894434077599260,	-0.995898958944795190,	-0.995903481322243820,	-0.995908001209933720,	-0.995912518607853570,	
+-0.995917033515992140,	-0.995921545934338130,	-0.995926055862880300,	-0.995930563301607230,	-0.995935068250507820,	-0.995939570709570730,	-0.995944070678784770,	-0.995948568158138590,	
+-0.995953063147621000,	-0.995957555647220660,	-0.995962045656926590,	-0.995966533176727230,	-0.995971018206611710,	-0.995975500746568490,	-0.995979980796586670,	-0.995984458356654830,	
+-0.995988933426761760,	-0.995993406006896450,	-0.995997876097047600,	-0.996002343697204080,	-0.996006808807354700,	-0.996011271427488350,	-0.996015731557593710,	-0.996020189197659780,	
+-0.996024644347675460,	-0.996029097007629430,	-0.996033547177510690,	-0.996037994857308040,	-0.996042440047010480,	-0.996046882746606800,	-0.996051322956085890,	-0.996055760675436660,	
+-0.996060195904648000,	-0.996064628643708930,	-0.996069058892608330,	-0.996073486651334990,	-0.996077911919877930,	-0.996082334698226160,	-0.996086754986368450,	-0.996091172784293930,	
+-0.996095588091991500,	-0.996100000909450060,	-0.996104411236658600,	-0.996108819073606160,	-0.996113224420281610,	-0.996117627276674080,	-0.996122027642772470,	-0.996126425518565670,	
+-0.996130820904042920,	-0.996135213799193120,	-0.996139604204005270,	-0.996143992118468380,	-0.996148377542571570,	-0.996152760476303740,	-0.996157140919654130,	-0.996161518872611510,	
+-0.996165894335165230,	-0.996170267307304070,	-0.996174637789017380,	-0.996179005780294060,	-0.996183371281123220,	-0.996187734291493880,	-0.996192094811395260,	-0.996196452840816480,	
+-0.996200808379746450,	-0.996205161428174500,	-0.996209511986089540,	-0.996213860053480890,	-0.996218205630337470,	-0.996222548716648730,	-0.996226889312403440,	-0.996231227417591070,	
+-0.996235563032200510,	-0.996239896156221110,	-0.996244226789641970,	-0.996248554932452230,	-0.996252880584641120,	-0.996257203746197750,	-0.996261524417111470,	-0.996265842597371390,	
+-0.996270158286966630,	-0.996274471485886440,	-0.996278782194120140,	-0.996283090411656860,	-0.996287396138485940,	-0.996291699374596380,	-0.996296000119977650,	-0.996300298374618980,	
+-0.996304594138509470,	-0.996308887411638590,	-0.996313178193995340,	-0.996317466485569290,	-0.996321752286349450,	-0.996326035596325270,	-0.996330316415486080,	-0.996334594743821020,	
+-0.996338870581319420,	-0.996343143927970740,	-0.996347414783764210,	-0.996351683148689050,	-0.996355949022734720,	-0.996360212405890570,	-0.996364473298145930,	-0.996368731699490030,	
+-0.996372987609912220,	-0.996377241029402060,	-0.996381491957948780,	-0.996385740395541730,	-0.996389986342170350,	-0.996394229797823990,	-0.996398470762492110,	-0.996402709236164030,	
+-0.996406945218829110,	-0.996411178710476910,	-0.996415409711096770,	-0.996419638220678030,	-0.996423864239210260,	-0.996428087766682790,	-0.996432308803085200,	-0.996436527348406710,	
+-0.996440743402637000,	-0.996444956965765290,	-0.996449168037781270,	-0.996453376618674390,	-0.996457582708433990,	-0.996461786307049740,	-0.996465987414510870,	-0.996470186030807170,	
+-0.996474382155927870,	-0.996478575789862760,	-0.996482766932601070,	-0.996486955584132580,	-0.996491141744446640,	-0.996495325413532920,	-0.996499506591380760,	-0.996503685277979940,	
+-0.996507861473319820,	-0.996512035177390180,	-0.996516206390180350,	-0.996520375111680010,	-0.996524541341878730,	-0.996528705080766190,	-0.996532866328331710,	-0.996537025084565210,	
+-0.996541181349456130,	-0.996545335122994040,	-0.996549486405168610,	-0.996553635195969510,	-0.996557781495386320,	-0.996561925303408700,	-0.996566066620026230,	-0.996570205445228560,	
+-0.996574341779005390,	-0.996578475621346490,	-0.996582606972241210,	-0.996586735831679560,	-0.996590862199650980,	-0.996594986076145380,	-0.996599107461152210,	-0.996603226354661250,	
+-0.996607342756662300,	-0.996611456667144900,	-0.996615568086098860,	-0.996619677013513950,	-0.996623783449379850,	-0.996627887393686350,	-0.996631988846423010,	-0.996636087807579840,	
+-0.996640184277146290,	-0.996644278255112370,	-0.996648369741467750,	-0.996652458736202230,	-0.996656545239305470,	-0.996660629250767480,	-0.996664710770577830,	-0.996668789798726420,	
+-0.996672866335203020,	-0.996676940379997430,	-0.996681011933099550,	-0.996685080994499150,	-0.996689147564186030,	-0.996693211642150080,	-0.996697273228380980,	-0.996701332322868840,	
+-0.996705388925603230,	-0.996709443036574270,	-0.996713494655771640,	-0.996717543783185330,	-0.996721590418805040,	-0.996725634562620870,	-0.996729676214622610,	-0.996733715374800160,	
+-0.996737752043143410,	-0.996741786219642270,	-0.996745817904286620,	-0.996749847097066490,	-0.996753873797971760,	-0.996757898006992330,	-0.996761919724118210,	-0.996765938949339180,	
+-0.996769955682645370,	-0.996773969924026560,	-0.996777981673472980,	-0.996781990930974420,	-0.996785997696520760,	-0.996790001970102260,	-0.996794003751708680,	-0.996798003041330040,	
+-0.996801999838956450,	-0.996805994144577930,	-0.996809985958184370,	-0.996813975279765780,	-0.996817962109312280,	-0.996821946446813880,	-0.996825928292260690,	-0.996829907645642610,	
+-0.996833884506949760,	-0.996837858876172270,	-0.996841830753300020,	-0.996845800138323250,	-0.996849767031231960,	-0.996853731432016280,	-0.996857693340666320,	-0.996861652757172090,	
+-0.996865609681523710,	-0.996869564113711300,	-0.996873516053724980,	-0.996877465501554870,	-0.996881412457191090,	-0.996885356920623860,	-0.996889298891843080,	-0.996893238370839210,	
+-0.996897175357602140,	-0.996901109852122210,	-0.996905041854389440,	-0.996908971364394160,	-0.996912898382126380,	-0.996916822907576330,	-0.996920744940734240,	-0.996924664481590340,	
+-0.996928581530134750,	-0.996932496086357700,	-0.996936408150249420,	-0.996940317721800030,	-0.996944224800999980,	-0.996948129387839280,	-0.996952031482308270,	-0.996955931084397280,	
+-0.996959828194096340,	-0.996963722811395890,	-0.996967614936286160,	-0.996971504568757270,	-0.996975391708799790,	-0.996979276356403710,	-0.996983158511559500,	-0.996987038174257380,	
+-0.996990915344487580,	-0.996994790022240560,	-0.996998662207506550,	-0.997002531900275990,	-0.997006399100539010,	-0.997010263808286060,	-0.997014126023507360,	-0.997017985746193490,	
+-0.997021842976334560,	-0.997025697713921020,	-0.997029549958943220,	-0.997033399711391600,	-0.997037246971256510,	-0.997041091738528280,	-0.997044934013197270,	-0.997048773795253920,	
+-0.997052611084688680,	-0.997056445881491890,	-0.997060278185654010,	-0.997064107997165490,	-0.997067935316016560,	-0.997071760142197890,	-0.997075582475699830,	-0.997079402316512820,	
+-0.997083219664627210,	-0.997087034520033670,	-0.997090846882722430,	-0.997094656752684160,	-0.997098464129909210,	-0.997102269014388030,	-0.997106071406111290,	-0.997109871305069340,	
+-0.997113668711252730,	-0.997117463624651920,	-0.997121256045257480,	-0.997125045973059840,	-0.997128833408049700,	-0.997132618350217380,	-0.997136400799553460,	-0.997140180756048710,	
+-0.997143958219693370,	-0.997147733190478110,	-0.997151505668393610,	-0.997155275653430430,	-0.997159043145578900,	-0.997162808144829830,	-0.997166570651173760,	-0.997170330664601150,	
+-0.997174088185102780,	-0.997177843212669220,	-0.997181595747291040,	-0.997185345788958900,	-0.997189093337663370,	-0.997192838393395120,	-0.997196580956144720,	-0.997200321025902950,	
+-0.997204058602660260,	-0.997207793686407550,	-0.997211526277135270,	-0.997215256374834210,	-0.997218983979495040,	-0.997222709091108330,	-0.997226431709664960,	-0.997230151835155400,	
+-0.997233869467570530,	-0.997237584606900930,	-0.997241297253137370,	-0.997245007406270640,	-0.997248715066291310,	-0.997252420233190270,	-0.997256122906958200,	-0.997259823087585760,	
+-0.997263520775063750,	-0.997267215969382950,	-0.997270908670534140,	-0.997274598878508000,	-0.997278286593295430,	-0.997281971814887090,	-0.997285654543273890,	-0.997289334778446500,	
+-0.997293012520395820,	-0.997296687769112510,	-0.997300360524587590,	-0.997304030786811730,	-0.997307698555775720,	-0.997311363831470570,	-0.997315026613886930,	-0.997318686903015840,	
+-0.997322344698847950,	-0.997326000001374170,	-0.997329652810585500,	-0.997333303126472610,	-0.997336950949026410,	-0.997340596278238010,	-0.997344239114097970,	-0.997347879456597420,	
+-0.997351517305727020,	-0.997355152661478010,	-0.997358785523841050,	-0.997362415892807050,	-0.997366043768367130,	-0.997369669150512060,	-0.997373292039232750,	-0.997376912434520310,	
+-0.997380530336365530,	-0.997384145744759530,	-0.997387758659693090,	-0.997391369081157220,	-0.997394977009142920,	-0.997398582443641210,	-0.997402185384643090,	-0.997405785832139460,	
+-0.997409383786121320,	-0.997412979246579790,	-0.997416572213505770,	-0.997420162686890380,	-0.997423750666724510,	-0.997427336152999280,	-0.997430919145705810,	-0.997434499644834880,	
+-0.997438077650377840,	-0.997441653162325580,	-0.997445226180669110,	-0.997448796705399650,	-0.997452364736508110,	-0.997455930273985820,	-0.997459493317823580,	-0.997463053868012590,	
+-0.997466611924544000,	-0.997470167487408910,	-0.997473720556598440,	-0.997477271132103600,	-0.997480819213915510,	-0.997484364802025510,	-0.997487907896424500,	-0.997491448497103810,	
+-0.997494986604054450,	-0.997498522217267650,	-0.997502055336734530,	-0.997505585962446210,	-0.997509114094394020,	-0.997512639732568980,	-0.997516162876962320,	-0.997519683527565370,	
+-0.997523201684369140,	-0.997526717347364870,	-0.997530230516543880,	-0.997533741191897310,	-0.997537249373416370,	-0.997540755061092300,	-0.997544258254916330,	-0.997547758954879680,	
+-0.997551257160973700,	-0.997554752873189510,	-0.997558246091518550,	-0.997561736815951840,	-0.997565225046480930,	-0.997568710783096830,	-0.997572194025791000,	-0.997575674774554670,	
+-0.997579153029379160,	-0.997582628790255830,	-0.997586102057175910,	-0.997589572830130720,	-0.997593041109111510,	-0.997596506894109840,	-0.997599970185116810,	-0.997603430982123900,	
+-0.997606889285122420,	-0.997610345094103620,	-0.997613798409059060,	-0.997617249229979960,	-0.997620697556857780,	-0.997624143389683860,	-0.997627586728449530,	-0.997631027573146260,	
+-0.997634465923765370,	-0.997637901780298430,	-0.997641335142736560,	-0.997644766011071550,	-0.997648194385294510,	-0.997651620265397000,	-0.997655043651370480,	-0.997658464543206280,	
+-0.997661882940895970,	-0.997665298844431000,	-0.997668712253802710,	-0.997672123169002670,	-0.997675531590022310,	-0.997678937516853100,	-0.997682340949486600,	-0.997685741887914150,	
+-0.997689140332127410,	-0.997692536282117850,	-0.997695929737876910,	-0.997699320699396150,	-0.997702709166667150,	-0.997706095139681340,	-0.997709478618430180,	-0.997712859602905460,	
+-0.997716238093098620,	-0.997719614089001010,	-0.997722987590604520,	-0.997726358597900490,	-0.997729727110880590,	-0.997733093129536400,	-0.997736456653859460,	-0.997739817683841350,	
+-0.997743176219473730,	-0.997746532260748160,	-0.997749885807656220,	-0.997753236860189570,	-0.997756585418339890,	-0.997759931482098740,	-0.997763275051457680,	-0.997766616126408600,	
+-0.997769954706942850,	-0.997773290793052210,	-0.997776624384728360,	-0.997779955481962970,	-0.997783284084747700,	-0.997786610193074130,	-0.997789933806934150,	-0.997793254926319320,	
+-0.997796573551221310,	-0.997799889681631800,	-0.997803203317542690,	-0.997806514458945530,	-0.997809823105832110,	-0.997813129258194100,	-0.997816432916023290,	-0.997819734079311350,	
+-0.997823032748050180,	-0.997826328922231330,	-0.997829622601846600,	-0.997832913786887990,	-0.997836202477346950,	-0.997839488673215480,	-0.997842772374485270,	-0.997846053581148080,	
+-0.997849332293195830,	-0.997852608510620190,	-0.997855882233413150,	-0.997859153461566280,	-0.997862422195071600,	-0.997865688433920760,	-0.997868952178105780,	-0.997872213427618450,	
+-0.997875472182450540,	-0.997878728442593950,	-0.997881982208040470,	-0.997885233478782220,	-0.997888482254810750,	-0.997891728536118070,	-0.997894972322696080,	-0.997898213614536680,	
+-0.997901452411631750,	-0.997904688713973200,	-0.997907922521552910,	-0.997911153834362800,	-0.997914382652394850,	-0.997917608975640970,	-0.997920832804092940,	-0.997924054137742990,	
+-0.997927272976582790,	-0.997930489320604460,	-0.997933703169799900,	-0.997936914524161000,	-0.997940123383679880,	-0.997943329748348430,	-0.997946533618158770,	-0.997949734993102690,	
+-0.997952933873172190,	-0.997956130258359500,	-0.997959324148656400,	-0.997962515544055020,	-0.997965704444547350,	-0.997968890850125410,	-0.997972074760781200,	-0.997975256176506840,	
+-0.997978435097294450,	-0.997981611523135800,	-0.997984785454023250,	-0.997987956889948680,	-0.997991125830904210,	-0.997994292276881970,	-0.997997456227873950,	-0.998000617683872270,	
+-0.998003776644869060,	-0.998006933110856420,	-0.998010087081826480,	-0.998013238557771350,	-0.998016387538683050,	-0.998019534024553790,	-0.998022678015375700,	-0.998025819511141000,	
+-0.998028958511841590,	-0.998032095017469920,	-0.998035229028018000,	-0.998038360543477940,	-0.998041489563841980,	-0.998044616089102330,	-0.998047740119251130,	-0.998050861654280590,	
+-0.998053980694182940,	-0.998057097238950310,	-0.998060211288574920,	-0.998063322843048990,	-0.998066431902364770,	-0.998069538466514470,	-0.998072642535490330,	-0.998075744109284570,	
+-0.998078843187889420,	-0.998081939771297220,	-0.998085033859500200,	-0.998088125452490480,	-0.998091214550260620,	-0.998094301152802510,	-0.998097385260108830,	-0.998100466872171580,	
+-0.998103545988983210,	-0.998106622610535950,	-0.998109696736822150,	-0.998112768367834140,	-0.998115837503564140,	-0.998118904144004620,	-0.998121968289147790,	-0.998125029938986110,	
+-0.998128089093511690,	-0.998131145752717220,	-0.998134199916594800,	-0.998137251585136890,	-0.998140300758335930,	-0.998143347436184160,	-0.998146391618673910,	-0.998149433305797860,	
+-0.998152472497548130,	-0.998155509193917270,	-0.998158543394897620,	-0.998161575100481540,	-0.998164604310661560,	-0.998167631025430160,	-0.998170655244779550,	-0.998173676968702410,	
+-0.998176696197191070,	-0.998179712930237990,	-0.998182727167835520,	-0.998185738909976310,	-0.998188748156652820,	-0.998191754907857390,	-0.998194759163582580,	-0.998197760923820840,	
+-0.998200760188564740,	-0.998203756957806720,	-0.998206751231539350,	-0.998209743009755070,	-0.998212732292446340,	-0.998215719079605930,	-0.998218703371226090,	-0.998221685167299590,	
+-0.998224664467818880,	-0.998227641272776520,	-0.998230615582164970,	-0.998233587395976900,	-0.998236556714204970,	-0.998239523536841530,	-0.998242487863879370,	-0.998245449695310930,	
+-0.998248409031128880,	-0.998251365871325790,	-0.998254320215894330,	-0.998257272064827060,	-0.998260221418116540,	-0.998263168275755560,	-0.998266112637736570,	-0.998269054504052340,	
+-0.998271993874695560,	-0.998274930749658670,	-0.998277865128934460,	-0.998280797012515710,	-0.998283726400394870,	-0.998286653292564720,	-0.998289577689017940,	-0.998292499589747200,	
+-0.998295418994745280,	-0.998298335904004740,	-0.998301250317518480,	-0.998304162235278960,	-0.998307071657279050,	-0.998309978583511560,	-0.998312883013969030,	-0.998315784948644370,	
+-0.998318684387530130,	-0.998321581330619210,	-0.998324475777904400,	-0.998327367729378360,	-0.998330257185033990,	-0.998333144144863850,	-0.998336028608860950,	-0.998338910577017960,	
+-0.998341790049327660,	-0.998344667025782840,	-0.998347541506376390,	-0.998350413491101100,	-0.998353282979949850,	-0.998356149972915330,	-0.998359014469990420,	-0.998361876471168030,	
+-0.998364735976440820,	-0.998367592985801910,	-0.998370447499243970,	-0.998373299516759900,	-0.998376149038342600,	-0.998378996063984840,	-0.998381840593679740,	-0.998384682627419970,	
+-0.998387522165198440,	-0.998390359207008140,	-0.998393193752841970,	-0.998396025802692820,	-0.998398855356553590,	-0.998401682414417180,	-0.998404506976276580,	-0.998407329042124810,	
+-0.998410148611954540,	-0.998412965685759100,	-0.998415780263531170,	-0.998418592345263760,	-0.998421401930949860,	-0.998424209020582490,	-0.998427013614154530,	-0.998429815711659120,	
+-0.998432615313089130,	-0.998435412418437580,	-0.998438207027697590,	-0.998440999140862040,	-0.998443788757923940,	-0.998446575878876420,	-0.998449360503712470,	-0.998452142632425100,	
+-0.998454922265007320,	-0.998457699401452240,	-0.998460474041752980,	-0.998463246185902540,	-0.998466015833893940,	-0.998468782985720280,	-0.998471547641374800,	-0.998474309800850280,	
+-0.998477069464140050,	-0.998479826631237240,	-0.998482581302134740,	-0.998485333476825780,	-0.998488083155303570,	-0.998490830337561140,	-0.998493575023591600,	-0.998496317213388160,	
+-0.998499056906943850,	-0.998501794104251990,	-0.998504528805305600,	-0.998507261010097900,	-0.998509990718622010,	-0.998512717930871150,	-0.998515442646838560,	-0.998518164866517340,	
+-0.998520884589900630,	-0.998523601816981850,	-0.998526316547753920,	-0.998529028782210280,	-0.998531738520344050,	-0.998534445762148560,	-0.998537150507616820,	-0.998539852756742290,	
+-0.998542552509518070,	-0.998545249765937500,	-0.998547944525993820,	-0.998550636789680260,	-0.998553326556990140,	-0.998556013827916700,	-0.998558698602453170,	-0.998561380880592870,	
+-0.998564060662329170,	-0.998566737947655380,	-0.998569412736564630,	-0.998572085029050480,	-0.998574754825106050,	-0.998577422124724670,	-0.998580086927899790,	-0.998582749234624760,	
+-0.998585409044892790,	-0.998588066358697350,	-0.998590721176031650,	-0.998593373496889150,	-0.998596023321263290,	-0.998598670649147310,	-0.998601315480534770,	-0.998603957815418770,	
+-0.998606597653793000,	-0.998609234995650690,	-0.998611869840985380,	-0.998614502189790310,	-0.998617132042058930,	-0.998619759397784800,	-0.998622384256961260,	-0.998625006619581760,	
+-0.998627626485639740,	-0.998630243855128660,	-0.998632858728041970,	-0.998635471104373120,	-0.998638080984115660,	-0.998640688367262940,	-0.998643293253808520,	-0.998645895643745840,	
+-0.998648495537068360,	-0.998651092933769750,	-0.998653687833843340,	-0.998656280237282810,	-0.998658870144081500,	-0.998661457554232970,	-0.998664042467730880,	-0.998666624884568700,	
+-0.998669204804739860,	-0.998671782228238050,	-0.998674357155056810,	-0.998676929585189720,	-0.998679499518630220,	-0.998682066955371980,	-0.998684631895408680,	-0.998687194338733650,	
+-0.998689754285340680,	-0.998692311735223440,	-0.998694866688375260,	-0.998697419144790040,	-0.998699969104461240,	-0.998702516567382400,	-0.998705061533547430,	-0.998707604002949670,	
+-0.998710143975583000,	-0.998712681451440990,	-0.998715216430517190,	-0.998717748912805400,	-0.998720278898299170,	-0.998722806386992400,	-0.998725331378878420,	-0.998727853873951240,	
+-0.998730373872204420,	-0.998732891373631640,	-0.998735406378226550,	-0.998737918885983070,	-0.998740428896894740,	-0.998742936410955350,	-0.998745441428158690,	-0.998747943948498310,	
+-0.998750443971968100,	-0.998752941498561750,	-0.998755436528273140,	-0.998757929061095840,	-0.998760419097023840,	-0.998762906636050720,	-0.998765391678170360,	-0.998767874223376430,	
+-0.998770354271662940,	-0.998772831823023450,	-0.998775306877451970,	-0.998777779434942170,	-0.998780249495487940,	-0.998782717059083060,	-0.998785182125721430,	-0.998787644695396830,	
+-0.998790104768103150,	-0.998792562343834180,	-0.998795017422583810,	-0.998797470004345820,	-0.998799920089114220,	-0.998802367676882910,	-0.998804812767645540,	-0.998807255361396250,	
+-0.998809695458128700,	-0.998812133057837000,	-0.998814568160514950,	-0.998817000766156540,	-0.998819430874755550,	-0.998821858486306000,	-0.998824283600801780,	-0.998826706218236880,	
+-0.998829126338605210,	-0.998831543961900660,	-0.998833959088117340,	-0.998836371717249150,	-0.998838781849289980,	-0.998841189484233840,	-0.998843594622074730,	-0.998845997262806650,	
+-0.998848397406423620,	-0.998850795052919520,	-0.998853190202288470,	-0.998855582854524470,	-0.998857973009621420,	-0.998860360667573550,	-0.998862745828374640,	-0.998865128492019030,	
+-0.998867508658500490,	-0.998869886327813260,	-0.998872261499951230,	-0.998874634174908630,	-0.998877004352679340,	-0.998879372033257610,	-0.998881737216637420,	-0.998884099902812910,	
+-0.998886460091778170,	-0.998888817783527230,	-0.998891172978054300,	-0.998893525675353390,	-0.998895875875418730,	-0.998898223578244320,	-0.998900568783824380,	-0.998902911492153050,	
+-0.998905251703224310,	-0.998907589417032620,	-0.998909924633571870,	-0.998912257352836290,	-0.998914587574820100,	-0.998916915299517430,	-0.998919240526922380,	-0.998921563257029410,	
+-0.998923883489832410,	-0.998926201225325720,	-0.998928516463503560,	-0.998930829204360050,	-0.998933139447889530,	-0.998935447194086110,	-0.998937752442944140,	-0.998940055194457720,	
+-0.998942355448621200,	-0.998944653205428800,	-0.998946948464874750,	-0.998949241226953390,	-0.998951531491658830,	-0.998953819258985520,	-0.998956104528927580,	-0.998958387301479460,	
+-0.998960667576635260,	-0.998962945354389450,	-0.998965220634736360,	-0.998967493417670100,	-0.998969763703185240,	-0.998972031491275890,	-0.998974296781936390,	-0.998976559575161290,	
+-0.998978819870944720,	-0.998981077669281130,	-0.998983332970164730,	-0.998985585773590090,	-0.998987836079551550,	-0.998990083888043330,	-0.998992329199059890,	-0.998994572012595670,	
+-0.998996812328645010,	-0.998999050147202360,	-0.999001285468262060,	-0.999003518291818550,	-0.999005748617866170,	-0.999007976446399490,	-0.999010201777412840,	-0.999012424610900780,	
+-0.999014644946857540,	-0.999016862785277790,	-0.999019078126155760,	-0.999021290969486110,	-0.999023501315263300,	-0.999025709163481550,	-0.999027914514135640,	-0.999030117367220030,	
+-0.999032317722729050,	-0.999034515580657260,	-0.999036710940999110,	-0.999038903803749270,	-0.999041094168902190,	-0.999043282036452320,	-0.999045467406394330,	-0.999047650278722550,	
+-0.999049830653431780,	-0.999052008530516340,	-0.999054183909970920,	-0.999056356791789950,	-0.999058527175968210,	-0.999060695062500060,	-0.999062860451380260,	-0.999065023342603280,	
+-0.999067183736163770,	-0.999069341632056180,	-0.999071497030275310,	-0.999073649930815710,	-0.999075800333672050,	-0.999077948238838780,	-0.999080093646310670,	-0.999082236556082300,	
+-0.999084376968148450,	-0.999086514882503550,	-0.999088650299142400,	-0.999090783218059660,	-0.999092913639249900,	-0.999095041562707900,	-0.999097166988428210,	-0.999099289916405730,	
+-0.999101410346634910,	-0.999103528279110640,	-0.999105643713827480,	-0.999107756650780330,	-0.999109867089963740,	-0.999111975031372390,	-0.999114080475001280,	-0.999116183420844850,	
+-0.999118283868897890,	-0.999120381819155300,	-0.999122477271611850,	-0.999124570226262110,	-0.999126660683100960,	-0.999128748642123090,	-0.999130834103323480,	-0.999132917066696710,	
+-0.999134997532237670,	-0.999137075499941130,	-0.999139150969801880,	-0.999141223941814700,	-0.999143294415974600,	-0.999145362392276140,	-0.999147427870714310,	-0.999149490851284020,	
+-0.999151551333979930,	-0.999153609318796930,	-0.999155664805729930,	-0.999157717794773690,	-0.999159768285923230,	-0.999161816279173330,	-0.999163861774518990,	-0.999165904771954880,	
+-0.999167945271476010,	-0.999169983273077380,	-0.999172018776753660,	-0.999174051782499960,	-0.999176082290311070,	-0.999178110300182110,	-0.999180135812107740,	-0.999182158826083080,	
+-0.999184179342103020,	-0.999186197360162560,	-0.999188212880256610,	-0.999190225902380050,	-0.999192236426527990,	-0.999194244452695330,	-0.999196249980876970,	-0.999198253011068130,	
+-0.999200253543263580,	-0.999202251577458340,	-0.999204247113647530,	-0.999206240151826130,	-0.999208230691989160,	-0.999210218734131520,	-0.999212204278248420,	-0.999214187324334760,	
+-0.999216167872385540,	-0.999218145922395990,	-0.999220121474361120,	-0.999222094528275930,	-0.999224065084135530,	-0.999226033141934810,	-0.999227998701669230,	-0.999229961763333450,	
+-0.999231922326922930,	-0.999233880392432550,	-0.999235835959857430,	-0.999237789029192690,	-0.999239739600433550,	-0.999241687673575020,	-0.999243633248612320,	-0.999245576325540560,	
+-0.999247516904354760,	-0.999249454985050240,	-0.999251390567622020,	-0.999253323652065430,	-0.999255254238375470,	-0.999257182326547370,	-0.999259107916576240,	-0.999261031008457420,	
+-0.999262951602186030,	-0.999264869697757300,	-0.999266785295166330,	-0.999268698394408460,	-0.999270608995478820,	-0.999272517098372610,	-0.999274422703085090,	-0.999276325809611570,	
+-0.999278226417947280,	-0.999280124528087340,	-0.999282020140027090,	-0.999283913253761870,	-0.999285803869286780,	-0.999287691986597280,	-0.999289577605688480,	-0.999291460726555720,	
+-0.999293341349194340,	-0.999295219473599560,	-0.999297095099766830,	-0.999298968227691260,	-0.999300838857368310,	-0.999302706988793310,	-0.999304572621961480,	-0.999306435756868280,	
+-0.999308296393508930,	-0.999310154531878880,	-0.999312010171973350,	-0.999313863313787910,	-0.999315713957317770,	-0.999317562102558400,	-0.999319407749505010,	-0.999321250898153160,	
+-0.999323091548498190,	-0.999324929700535550,	-0.999326765354260460,	-0.999328598509668600,	-0.999330429166755190,	-0.999332257325515670,	-0.999334082985945500,	-0.999335906148040130,	
+-0.999337726811795000,	-0.999339544977205560,	-0.999341360644267260,	-0.999343173812975550,	-0.999344984483325980,	-0.999346792655313900,	-0.999348598328934750,	-0.999350401504184190,	
+-0.999352202181057690,	-0.999354000359550580,	-0.999355796039658520,	-0.999357589221376960,	-0.999359379904701360,	-0.999361168089627380,	-0.999362953776150480,	-0.999364736964266200,	
+-0.999366517653970110,	-0.999368295845257660,	-0.999370071538124520,	-0.999371844732566130,	-0.999373615428578170,	-0.999375383626156190,	-0.999377149325295750,	-0.999378912525992420,	
+-0.999380673228241760,	-0.999382431432039530,	-0.999384187137381090,	-0.999385940344262310,	-0.999387691052678660,	-0.999389439262625690,	-0.999391184974099180,	-0.999392928187094690,	
+-0.999394668901607890,	-0.999396407117634440,	-0.999398142835170030,	-0.999399876054210100,	-0.999401606774750650,	-0.999403334996787130,	-0.999405060720315210,	-0.999406783945330670,	
+-0.999408504671829180,	-0.999410222899806410,	-0.999411938629258150,	-0.999413651860179940,	-0.999415362592567690,	-0.999417070826416950,	-0.999418776561723620,	-0.999420479798483250,	
+-0.999422180536691850,	-0.999423878776344870,	-0.999425574517438190,	-0.999427267759967600,	-0.999428958503928880,	-0.999430646749317700,	-0.999432332496129950,	-0.999434015744361300,	
+-0.999435696494007650,	-0.999437374745064780,	-0.999439050497528460,	-0.999440723751394590,	-0.999442394506658840,	-0.999444062763317100,	-0.999445728521365150,	-0.999447391780798890,	
+-0.999449052541614200,	-0.999450710803806870,	-0.999452366567372800,	-0.999454019832307860,	-0.999455670598607740,	-0.999457318866268540,	-0.999458964635285940,	-0.999460607905656050,	
+-0.999462248677374540,	-0.999463886950437420,	-0.999465522724840680,	-0.999467156000580000,	-0.999468786777651500,	-0.999470415056051050,	-0.999472040835774570,	-0.999473664116817930,	
+-0.999475284899177140,	-0.999476903182848210,	-0.999478518967826910,	-0.999480132254109480,	-0.999481743041691570,	-0.999483351330569310,	-0.999484957120738700,	-0.999486560412195750,	
+-0.999488161204936330,	-0.999489759498956580,	-0.999491355294252370,	-0.999492948590819830,	-0.999494539388654850,	-0.999496127687753530,	-0.999497713488111890,	-0.999499296789726040,	
+-0.999500877592591870,	-0.999502455896705500,	-0.999504031702063030,	-0.999505605008660480,	-0.999507175816493950,	-0.999508744125559460,	-0.999510309935853100,	-0.999511873247371010,	
+-0.999513434060109170,	-0.999514992374063720,	-0.999516548189230860,	-0.999518101505606600,	-0.999519652323187070,	-0.999521200641968480,	-0.999522746461946830,	-0.999524289783118250,	
+-0.999525830605479060,	-0.999527368929025270,	-0.999528904753753000,	-0.999530438079658580,	-0.999531968906737900,	-0.999533497234987410,	-0.999535023064403230,	-0.999536546394981350,	
+-0.999538067226718230,	-0.999539585559609870,	-0.999541101393652600,	-0.999542614728842540,	-0.999544125565175910,	-0.999545633902649060,	-0.999547139741258080,	-0.999548643080999220,	
+-0.999550143921868810,	-0.999551642263862950,	-0.999553138106978100,	-0.999554631451210260,	-0.999556122296555990,	-0.999557610643011300,	-0.999559096490572620,	-0.999560579839236300,	
+-0.999562060688998440,	-0.999563539039855400,	-0.999565014891803600,	-0.999566488244839180,	-0.999567959098958570,	-0.999569427454158000,	-0.999570893310434030,	-0.999572356667782660,	
+-0.999573817526200450,	-0.999575275885683730,	-0.999576731746228850,	-0.999578185107832030,	-0.999579635970489820,	-0.999581084334198570,	-0.999582530198954490,	-0.999583973564754150,	
+-0.999585414431593880,	-0.999586852799470020,	-0.999588288668379120,	-0.999589722038317420,	-0.999591152909281470,	-0.999592581281267600,	-0.999594007154272270,	-0.999595430528292030,	
+-0.999596851403323110,	-0.999598269779362060,	-0.999599685656405330,	-0.999601099034449380,	-0.999602509913490760,	-0.999603918293525790,	-0.999605324174551060,	-0.999606727556563100,	
+-0.999608128439558150,	-0.999609526823532990,	-0.999610922708484060,	-0.999612316094407700,	-0.999613706981300590,	-0.999615095369159270,	-0.999616481257980190,	-0.999617864647759920,	
+-0.999619245538494900,	-0.999620623930181810,	-0.999621999822817190,	-0.999623373216397600,	-0.999624744110919510,	-0.999626112506379560,	-0.999627478402774330,	-0.999628841800100480,	
+-0.999630202698354450,	-0.999631561097532930,	-0.999632916997632570,	-0.999634270398649830,	-0.999635621300581480,	-0.999636969703423970,	-0.999638315607174200,	-0.999639659011828500,	
+-0.999640999917383750,	-0.999642338323836420,	-0.999643674231183280,	-0.999645007639420990,	-0.999646338548546120,	-0.999647666958555450,	-0.999648992869445530,	-0.999650316281213260,	
+-0.999651637193855080,	-0.999652955607367890,	-0.999654271521748240,	-0.999655584936993020,	-0.999656895853098800,	-0.999658204270062250,	-0.999659510187880240,	-0.999660813606549460,	
+-0.999662114526066680,	-0.999663412946428580,	-0.999664708867632030,	-0.999666002289673620,	-0.999667293212550210,	-0.999668581636258600,	-0.999669867560795460,	-0.999671150986157660,	
+-0.999672431912342120,	-0.999673710339345380,	-0.999674986267164440,	-0.999676259695795990,	-0.999677530625236900,	-0.999678799055483960,	-0.999680064986533940,	-0.999681328418383860,	
+-0.999682589351030490,	-0.999683847784470610,	-0.999685103718701120,	-0.999686357153718900,	-0.999687608089520730,	-0.999688856526103510,	-0.999690102463464240,	-0.999691345901599690,	
+-0.999692586840506770,	-0.999693825280182360,	-0.999695061220623350,	-0.999696294661826750,	-0.999697525603789440,	-0.999698754046508320,	-0.999699979989980280,	-0.999701203434202210,	
+-0.999702424379171230,	-0.999703642824884220,	-0.999704858771337970,	-0.999706072218529700,	-0.999707283166456180,	-0.999708491615114550,	-0.999709697564501560,	-0.999710901014614350,	
+-0.999712101965450020,	-0.999713300417005240,	-0.999714496369277340,	-0.999715689822263220,	-0.999716880775959770,	-0.999718069230364210,	-0.999719255185473440,	-0.999720438641284570,	
+-0.999721619597794490,	-0.999722798055000420,	-0.999723974012899360,	-0.999725147471488440,	-0.999726318430764540,	-0.999727486890724990,	-0.999728652851366580,	-0.999729816312686540,	
+-0.999730977274682080,	-0.999732135737350090,	-0.999733291700687810,	-0.999734445164692230,	-0.999735596129360580,	-0.999736744594689860,	-0.999737890560677410,	-0.999739034027320230,	
+-0.999740174994615320,	-0.999741313462560120,	-0.999742449431151540,	-0.999743582900386900,	-0.999744713870263310,	-0.999745842340777900,	-0.999746968311927890,	-0.999748091783710490,	
+-0.999749212756122830,	-0.999750331229162130,	-0.999751447202825600,	-0.999752560677110490,	-0.999753671652013900,	-0.999754780127533270,	-0.999755886103665500,	-0.999756989580408150,	
+-0.999758090557758330,	-0.999759189035713260,	-0.999760285014270170,	-0.999761378493426500,	-0.999762469473179260,	-0.999763557953525890,	-0.999764643934463630,	-0.999765727415989680,	
+-0.999766808398101500,	-0.999767886880796320,	-0.999768962864071350,	-0.999770036347924050,	-0.999771107332351530,	-0.999772175817351340,	-0.999773241802920710,	-0.999774305289056970,	
+-0.999775366275757470,	-0.999776424763019530,	-0.999777480750840610,	-0.999778534239217920,	-0.999779585228148800,	-0.999780633717630930,	-0.999781679707661300,	-0.999782723198237580,	
+-0.999783764189356990,	-0.999784802681016990,	-0.999785838673215020,	-0.999786872165948410,	-0.999787903159214620,	-0.999788931653011080,	-0.999789957647335250,	-0.999790981142184560,	
+-0.999792002137556370,	-0.999793020633448100,	-0.999794036629857330,	-0.999795050126781490,	-0.999796061124218040,	-0.999797069622164410,	-0.999798075620618180,	-0.999799079119576660,	
+-0.999800080119037430,	-0.999801078618998140,	-0.999802074619456030,	-0.999803068120408760,	-0.999804059121853770,	-0.999805047623788750,	-0.999806033626211010,	-0.999807017129118240,	
+-0.999807998132507980,	-0.999808976636377580,	-0.999809952640724810,	-0.999810926145547230,	-0.999811897150842290,	-0.999812865656607540,	-0.999813831662840660,	-0.999814795169539310,	
+-0.999815756176700820,	-0.999816714684322980,	-0.999817670692403460,	-0.999818624200939590,	-0.999819575209929260,	-0.999820523719370020,	-0.999821469729259450,	-0.999822413239595200,	
+-0.999823354250374830,	-0.999824292761596230,	-0.999825228773256750,	-0.999826162285354260,	-0.999827093297886440,	-0.999828021810850840,	-0.999828947824245140,	-0.999829871338067110,	
+-0.999830792352314310,	-0.999831710866984640,	-0.999832626882075640,	-0.999833540397585100,	-0.999834451413510790,	-0.999835359929850180,	-0.999836265946601240,	-0.999837169463761670,	
+-0.999838070481329220,	-0.999838968999301470,	-0.999839865017676410,	-0.999840758536451600,	-0.999841649555624930,	-0.999842538075194190,	-0.999843424095157030,	-0.999844307615511350,	
+-0.999845188636254930,	-0.999846067157385440,	-0.999846943178900880,	-0.999847816700798920,	-0.999848687723077440,	-0.999849556245734240,	-0.999850422268767080,	-0.999851285792173970,	
+-0.999852146815952580,	-0.999853005340100800,	-0.999853861364616510,	-0.999854714889497620,	-0.999855565914742010,	-0.999856414440347340,	-0.999857260466311740,	-0.999858103992632860,	
+-0.999858945019308830,	-0.999859783546337420,	-0.999860619573716520,	-0.999861453101444140,	-0.999862284129518050,	-0.999863112657936370,	-0.999863938686696760,	-0.999864762215797340,	
+-0.999865583245236110,	-0.999866401775010850,	-0.999867217805119560,	-0.999868031335560240,	-0.999868842366330890,	-0.999869650897429410,	-0.999870456928853790,	-0.999871260460602040,	
+-0.999872061492672160,	-0.999872860025062040,	-0.999873656057769900,	-0.999874449590793520,	-0.999875240624131020,	-0.999876029157780510,	-0.999876815191739880,	-0.999877598726007120,	
+-0.999878379760580470,	-0.999879158295457810,	-0.999879934330637270,	-0.999880707866116940,	-0.999881478901894830,	-0.999882247437969050,	-0.999883013474337610,	-0.999883777010998620,	
+-0.999884538047950190,	-0.999885296585190430,	-0.999886052622717350,	-0.999886806160529270,	-0.999887557198624100,	-0.999888305737000050,	-0.999889051775655240,	-0.999889795314587880,	
+-0.999890536353795880,	-0.999891274893277670,	-0.999892010933031260,	-0.999892744473054760,	-0.999893475513346400,	-0.999894204053904390,	-0.999894930094726850,	-0.999895653635812010,	
+-0.999896374677157970,	-0.999897093218763080,	-0.999897809260625440,	-0.999898522802743160,	-0.999899233845114700,	-0.999899942387738160,	-0.999900648430611770,	-0.999901351973733640,	
+-0.999902053017102220,	-0.999902751560715730,	-0.999903447604572280,	-0.999904141148670210,	-0.999904832193007740,	-0.999905520737583320,	-0.999906206782394950,	-0.999906890327441180,	
+-0.999907571372720130,	-0.999908249918230130,	-0.999908925963969630,	-0.999909599509936740,	-0.999910270556129800,	-0.999910939102547250,	-0.999911605149187310,	-0.999912268696048320,	
+-0.999912929743128730,	-0.999913588290426870,	-0.999914244337940960,	-0.999914897885669450,	-0.999915548933610680,	-0.999916197481763080,	-0.999916843530124890,	-0.999917487078694660,	
+-0.999918128127470720,	-0.999918766676451520,	-0.999919402725635290,	-0.999920036275020570,	-0.999920667324605830,	-0.999921295874389380,	-0.999921921924369680,	-0.999922545474545180,	
+-0.999923166524914420,	-0.999923785075475640,	-0.999924401126227380,	-0.999925014677168100,	-0.999925625728296350,	-0.999926234279610580,	-0.999926840331109120,	-0.999927443882790650,	
+-0.999928044934653480,	-0.999928643486696300,	-0.999929239538917440,	-0.999929833091315450,	-0.999930424143888890,	-0.999931012696636310,	-0.999931598749556280,	-0.999932182302647130,	
+-0.999932763355907530,	-0.999933341909336030,	-0.999933917962931180,	-0.999934491516691560,	-0.999935062570615710,	-0.999935631124702300,	-0.999936197178949660,	-0.999936760733356580,	
+-0.999937321787921610,	-0.999937880342643300,	-0.999938436397520340,	-0.999938989952551260,	-0.999939541007734740,	-0.999940089563069350,	-0.999940635618553620,	-0.999941179174186460,	
+-0.999941720229966300,	-0.999942258785891820,	-0.999942794841961690,	-0.999943328398174680,	-0.999943859454529240,	-0.999944388011024140,	-0.999944914067658170,	-0.999945437624429780,	
+-0.999945958681337840,	-0.999946477238381040,	-0.999946993295558140,	-0.999947506852867600,	-0.999948017910308410,	-0.999948526467879020,	-0.999949032525578430,	-0.999949536083405310,	
+-0.999950037141358220,	-0.999950535699436150,	-0.999951031757637670,	-0.999951525315961650,	-0.999952016374406780,	-0.999952504932971830,	-0.999952990991655690,	-0.999953474550457130,	
+-0.999953955609374720,	-0.999954434168407570,	-0.999954910227554230,	-0.999955383786813700,	-0.999955854846184660,	-0.999956323405665980,	-0.999956789465256570,	-0.999957253024955080,	
+-0.999957714084760530,	-0.999958172644671680,	-0.999958628704687440,	-0.999959082264806560,	-0.999959533325027960,	-0.999959981885350510,	-0.999960427945773220,	-0.999960871506294760,	
+-0.999961312566914230,	-0.999961751127630310,	-0.999962187188441990,	-0.999962620749348270,	-0.999963051810348060,	-0.999963480371440120,	-0.999963906432623560,	-0.999964329993897170,	
+-0.999964751055259950,	-0.999965169616710890,	-0.999965585678248890,	-0.999965999239872950,	-0.999966410301581950,	-0.999966818863375020,	-0.999967224925250920,	-0.999967628487208880,	
+-0.999968029549247680,	-0.999968428111366440,	-0.999968824173564140,	-0.999969217735839800,	-0.999969608798192410,	-0.999969997360620980,	-0.999970383423124500,	-0.999970766985702090,	
+-0.999971148048352850,	-0.999971526611075690,	-0.999971902673869710,	-0.999972276236733900,	-0.999972647299667510,	-0.999973015862669400,	-0.999973381925738810,	-0.999973745488874850,	
+-0.999974106552076410,	-0.999974465115342710,	-0.999974821178672870,	-0.999975174742065990,	-0.999975525805521180,	-0.999975874369037570,	-0.999976220432614250,	-0.999976563996250340,	
+-0.999976905059945080,	-0.999977243623697550,	-0.999977579687506890,	-0.999977913251372310,	-0.999978244315292920,	-0.999978572879267950,	-0.999978898943296500,	-0.999979222507377810,	
+-0.999979543571511090,	-0.999979862135695450,	-0.999980178199930240,	-0.999980491764214550,	-0.999980802828547620,	-0.999981111392928670,	-0.999981417457357020,	-0.999981721021831800,	
+-0.999982022086352230,	-0.999982320650917630,	-0.999982616715527240,	-0.999982910280180270,	-0.999983201344876060,	-0.999983489909613830,	-0.999983775974392920,	-0.999984059539212540,	
+-0.999984340604071930,	-0.999984619168970630,	-0.999984895233907660,	-0.999985168798882550,	-0.999985439863894430,	-0.999985708428942740,	-0.999985974494026710,	-0.999986238059145880,	
+-0.999986499124299380,	-0.999986757689486640,	-0.999987013754707000,	-0.999987267319959790,	-0.999987518385244470,	-0.999987766950560350,	-0.999988013015906780,	-0.999988256581283210,	
+-0.999988497646689070,	-0.999988736212123590,	-0.999988972277586320,	-0.999989205843076490,	-0.999989436908593770,	-0.999989665474137480,	-0.999989891539706970,	-0.999990115105301780,	
+-0.999990336170921260,	-0.999990554736564840,	-0.999990770802232090,	-0.999990984367922440,	-0.999991195433635350,	-0.999991403999370140,	-0.999991610065126600,	-0.999991813630903950,	
+-0.999992014696701740,	-0.999992213262519520,	-0.999992409328356760,	-0.999992602894212990,	-0.999992793960087670,	-0.999992982525980460,	-0.999993168591890690,	-0.999993352157818040,	
+-0.999993533223762050,	-0.999993711789722180,	-0.999993887855698090,	-0.999994061421689230,	-0.999994232487695140,	-0.999994401053715620,	-0.999994567119749990,	-0.999994730685798030,	
+-0.999994891751859180,	-0.999995050317933120,	-0.999995206384019400,	-0.999995359950117680,	-0.999995511016227630,	-0.999995659582348710,	-0.999995805648480670,	-0.999995949214623090,	
+-0.999996090280775740,	-0.999996228846938060,	-0.999996364913109840,	-0.999996498479290730,	-0.999996629545480410,	-0.999996758111678430,	-0.999996884177884570,	-0.999997007744098500,	
+-0.999997128810319990,	-0.999997247376548600,	-0.999997363442784120,	-0.999997477009026190,	-0.999997588075274610,	-0.999997696641529040,	-0.999997802707789150,	-0.999997906274054830,	
+-0.999998007340325730,	-0.999998105906601650,	-0.999998201972882250,	-0.999998295539167410,	-0.999998386605456810,	-0.999998475171750220,	-0.999998561238047420,	-0.999998644804348300,	
+-0.999998725870652530,	-0.999998804436959880,	-0.999998880503270350,	-0.999998954069583500,	-0.999999025135899330,	-0.999999093702217620,	-0.999999159768538040,	-0.999999223334860690,	
+-0.999999284401185240,	-0.999999342967511580,	-0.999999399033839610,	-0.999999452600169090,	-0.999999503666499920,	-0.999999552232832100,	-0.999999598299165290,	-0.999999641865499500,	
+-0.999999682931834610,	-0.999999721498170510,	-0.999999757564507100,	-0.999999791130844360,	-0.999999822197182090,	-0.999999850763520270,	-0.999999876829858910,	-0.999999900396197680,	
+-0.999999921462536800,	-0.999999940028876160,	-0.999999956095215640,	-0.999999969661555240,	-0.999999980727894870,	-0.999999989294234610,	-0.999999995360574270,	-0.999999998926914050,	
+-0.999999999993253730,	-0.999999998559593540,	-0.999999994625933250,	-0.999999988192273090,	-0.999999979258612840,	-0.999999967824952710,	-0.999999953891292590,	-0.999999937457632600,	
+-0.999999918523972850,	-0.999999897090313230,	-0.999999873156653950,	-0.999999846722994910,	-0.999999817789336220,	-0.999999786355678100,	-0.999999752422020440,	-0.999999715988363350,	
+-0.999999677054707050,	-0.999999635621051540,	-0.999999591687396940,	-0.999999545253743350,	-0.999999496320091000,	-0.999999444886439770,	-0.999999390952790000,	-0.999999334519141690,	
+-0.999999275585495170,	-0.999999214151850340,	-0.999999150218207510,	-0.999999083784566810,	-0.999999014850928350,	-0.999998943417292450,	-0.999998869483659130,	-0.999998793050028700,	
+-0.999998714116401180,	-0.999998632682777000,	-0.999998548749156170,	-0.999998462315538910,	-0.999998373381925540,	-0.999998281948316300,	-0.999998188014711300,	-0.999998091581110860,	
+-0.999997992647515100,	-0.999997891213924460,	-0.999997787280339060,	-0.999997680846759220,	-0.999997571913185170,	-0.999997460479617130,	-0.999997346546055540,	-0.999997230112500520,	
+-0.999997111178952400,	-0.999996989745411510,	-0.999996865811878190,	-0.999996739378352760,	-0.999996610444835340,	-0.999996479011326490,	-0.999996345077826420,	-0.999996208644335470,	
+-0.999996069710853970,	-0.999995928277382370,	-0.999995784343920890,	-0.999995637910470080,	-0.999995488977030060,	-0.999995337543601260,	-0.999995183610184250,	-0.999995027176779240,	
+-0.999994868243386570,	-0.999994706810006790,	-0.999994542876640360,	-0.999994376443287370,	-0.999994207509948610,	-0.999994036076624290,	-0.999993862143314760,	-0.999993685710020670,	
+-0.999993506776742370,	-0.999993325343480290,	-0.999993141410234990,	-0.999992954977006690,	-0.999992766043796060,	-0.999992574610603540,	-0.999992380677429570,	-0.999992184244274610,	
+-0.999991985311139310,	-0.999991783878023900,	-0.999991579944929150,	-0.999991373511855300,	-0.999991164578803100,	-0.999990953145773020,	-0.999990739212765600,	-0.999990522779781290,	
+-0.999990303846820640,	-0.999990082413884210,	-0.999989858480972550,	-0.999989632048086330,	-0.999989403115225990,	-0.999989171682392210,	-0.999988937749585420,	-0.999988701316806280,	
+-0.999988462384055480,	-0.999988220951333440,	-0.999987977018640840,	-0.999987730585978340,	-0.999987481653346500,	-0.999987230220745980,	-0.999986976288177340,	-0.999986719855641360,	
+-0.999986460923138480,	-0.999986199490669470,	-0.999985935558234900,	-0.999985669125835640,	-0.999985400193472040,	-0.999985128761145090,	-0.999984854828855240,	-0.999984578396603260,	
+-0.999984299464389830,	-0.999984018032215700,	-0.999983734100081460,	-0.999983447667987970,	-0.999983158735935800,	-0.999982867303925720,	-0.999982573371958510,	-0.999982276940034830,	
+-0.999981978008155470,	-0.999981676576321200,	-0.999981372644532680,	-0.999981066212790700,	-0.999980757281096140,	-0.999980445849449670,	-0.999980131917852070,	-0.999979815486304210,	
+-0.999979496554806670,	-0.999979175123360540,	-0.999978851191966390,	-0.999978524760625100,	-0.999978195829337560,	-0.999977864398104430,	-0.999977530466926720,	-0.999977194035805210,	
+-0.999976855104740660,	-0.999976513673733970,	-0.999976169742786030,	-0.999975823311897600,	-0.999975474381069710,	-0.999975122950303110,	-0.999974769019598700,	-0.999974412588957250,	
+-0.999974053658379880,	-0.999973692227867360,	-0.999973328297420690,	-0.999972961867040540,	-0.999972592936728130,	-0.999972221506484130,	-0.999971847576309640,	-0.999971471146205550,	
+-0.999971092216172750,	-0.999970710786212250,	-0.999970326856324920,	-0.999969940426511770,	-0.999969551496773800,	-0.999969160067111900,	-0.999968766137527170,	-0.999968369708020500,	
+-0.999967970778592900,	-0.999967569349245360,	-0.999967165419978990,	-0.999966758990794570,	-0.999966350061693320,	-0.999965938632676240,	-0.999965524703744220,	-0.999965108274898480,	
+-0.999964689346139910,	-0.999964267917469620,	-0.999963843988888710,	-0.999963417560398080,	-0.999962988631999060,	-0.999962557203692430,	-0.999962123275479510,	-0.999961686847361200,	
+-0.999961247919338710,	-0.999960806491413170,	-0.999960362563585560,	-0.999959916135857000,	-0.999959467208228700,	-0.999959015780701680,	-0.999958561853277140,	-0.999958105425956200,	
+-0.999957646498740080,	-0.999957185071629780,	-0.999956721144626530,	-0.999956254717731420,	-0.999955785790945680,	-0.999955314364270540,	-0.999954840437707100,	-0.999954364011256480,	
+-0.999953885084920000,	-0.999953403658698890,	-0.999952919732594150,	-0.999952433306607210,	-0.999951944380739090,	-0.999951452954991220,	-0.999950959029364590,	-0.999950462603860670,	
+-0.999949963678480550,	-0.999949462253225560,	-0.999948958328096830,	-0.999948451903095780,	-0.999947942978223540,	-0.999947431553481540,	-0.999946917628870890,	-0.999946401204392930,	
+-0.999945882280048990,	-0.999945360855840400,	-0.999944836931768390,	-0.999944310507834170,	-0.999943781584039290,	-0.999943250160384990,	-0.999942716236872480,	-0.999942179813503200,	
+-0.999941640890278480,	-0.999941099467199670,	-0.999940555544268080,	-0.999940009121485060,	-0.999939460198852050,	-0.999938908776370480,	-0.999938354854041590,	-0.999937798431866810,	
+-0.999937239509847480,	-0.999936678087985030,	-0.999936114166281030,	-0.999935547744736590,	-0.999934978823353360,	-0.999934407402132690,	-0.999933833481076010,	-0.999933257060184770,	
+-0.999932678139460300,	-0.999932096718904150,	-0.999931512798517770,	-0.999930926378302610,	-0.999930337458260210,	-0.999929746038391910,	-0.999929152118699260,	-0.999928555699183710,	
+-0.999927956779846800,	-0.999927355360689880,	-0.999926751441714720,	-0.999926145022922650,	-0.999925536104315120,	-0.999924924685893890,	-0.999924310767660310,	-0.999923694349615920,	
+-0.999923075431762290,	-0.999922454014100960,	-0.999921830096633490,	-0.999921203679361550,	-0.999920574762286460,	-0.999919943345410010,	-0.999919309428733750,	-0.999918673012259120,	
+-0.999918034095987780,	-0.999917392679921520,	-0.999916748764061670,	-0.999916102348409890,	-0.999915453432967950,	-0.999914802017737410,	-0.999914148102719720,	-0.999913491687916770,	
+-0.999912832773330100,	-0.999912171358961270,	-0.999911507444812050,	-0.999910841030884120,	-0.999910172117179030,	-0.999909500703698550,	-0.999908826790444240,	-0.999908150377417980,	
+-0.999907471464621220,	-0.999906790052055850,	-0.999906106139723530,	-0.999905419727625810,	-0.999904730815764700,	-0.999904039404141740,	-0.999903345492758610,	-0.999902649081617190,	
+-0.999901950170719030,	-0.999901248760066140,	-0.999900544849660070,	-0.999899838439502590,	-0.999899129529595590,	-0.999898418119940740,	-0.999897704210539810,	-0.999896987801394690,	
+-0.999896268892507050,	-0.999895547483878660,	-0.999894823575511520,	-0.999894097167407290,	-0.999893368259567870,	-0.999892636851994920,	-0.999891902944690440,	-0.999891166537656200,	
+-0.999890427630894090,	-0.999889686224405880,	-0.999888942318193360,	-0.999888195912258640,	-0.999887447006603370,	-0.999886695601229450,	-0.999885941696138760,	-0.999885185291333300,	
+-0.999884426386814850,	-0.999883664982585300,	-0.999882901078646640,	-0.999882134675000640,	-0.999881365771649430,	-0.999880594368594780,	-0.999879820465838560,	-0.999879044063382790,	
+-0.999878265161229460,	-0.999877483759380570,	-0.999876699857837780,	-0.999875913456603320,	-0.999875124555679170,	-0.999874333155067130,	-0.999873539254769180,	-0.999872742854787440,	
+-0.999871943955123910,	-0.999871142555780470,	-0.999870338656759120,	-0.999869532258061970,	-0.999868723359691010,	-0.999867911961648260,	-0.999867098063935700,	-0.999866281666555450,	
+-0.999865462769509380,	-0.999864641372799730,	-0.999863817476428500,	-0.999862991080397670,	-0.999862162184709360,	-0.999861330789365680,	-0.999860496894368620,	-0.999859660499720420,	
+-0.999858821605422940,	-0.999857980211478540,	-0.999857136317889080,	-0.999856289924656800,	-0.999855441031783810,	-0.999854589639272210,	-0.999853735747124220,	-0.999852879355341840,	
+-0.999852020463927180,	-0.999851159072882580,	-0.999850295182210020,	-0.999849428791911740,	-0.999848559901989840,	-0.999847688512446650,	-0.999846814623284170,	-0.999845938234504630,	
+-0.999845059346110340,	-0.999844177958103320,	-0.999843294070485890,	-0.999842407683260160,	-0.999841518796428460,	-0.999840627409993020,	-0.999839733523955940,	-0.999838837138319560,	
+-0.999837938253086090,	-0.999837036868257760,	-0.999836132983836780,	-0.999835226599825600,	-0.999834317716226220,	-0.999833406333041070,	-0.999832492450272500,	-0.999831576067922610,	
+-0.999830657185993840,	-0.999829735804488420,	-0.999828811923408560,	-0.999827885542756810,	-0.999826956662535290,	-0.999826025282746330,	-0.999825091403392370,	-0.999824155024475640,	
+-0.999823216145998560,	-0.999822274767963480,	-0.999821330890372620,	-0.999820384513228520,	-0.999819435636533420,	-0.999818484260289630,	-0.999817530384499720,	-0.999816574009166010,	
+-0.999815615134290850,	-0.999814653759876660,	-0.999813689885925780,	-0.999812723512440770,	-0.999811754639423840,	-0.999810783266877670,	-0.999809809394804460,	-0.999808833023206670,	
+-0.999807854152086840,	-0.999806872781447420,	-0.999805888911290740,	-0.999804902541619470,	-0.999803913672435820,	-0.999802922303742460,	-0.999801928435541720,	-0.999800932067836160,	
+-0.999799933200628320,	-0.999798931833920660,	-0.999797927967715610,	-0.999796921602015830,	-0.999795912736823670,	-0.999794901372141780,	-0.999793887507972600,	-0.999792871144318700,	
+-0.999791852281182610,	-0.999790830918566910,	-0.999789807056474130,	-0.999788780694906840,	-0.999787751833867590,	-0.999786720473359040,	-0.999785686613383630,	-0.999784650253943920,	
+-0.999783611395042680,	-0.999782570036682360,	-0.999781526178865730,	-0.999780479821595120,	-0.999779430964873430,	-0.999778379608703190,	-0.999777325753086870,	-0.999776269398027330,	
+-0.999775210543527030,	-0.999774149189588850,	-0.999773085336215120,	-0.999772018983408840,	-0.999770950131172450,	-0.999769878779508630,	-0.999768804928420130,	-0.999767728577909740,	
+-0.999766649727979910,	-0.999765568378633510,	-0.999764484529873100,	-0.999763398181701570,	-0.999762309334121470,	-0.999761217987135690,	-0.999760124140746780,	-0.999759027794957620,	
+-0.999757928949770890,	-0.999756827605189360,	-0.999755723761215690,	-0.999754617417852760,	-0.999753508575103260,	-0.999752397232969940,	-0.999751283391455690,	-0.999750167050563300,	
+-0.999749048210295420,	-0.999747926870654830,	-0.999746803031644540,	-0.999745676693267190,	-0.999744547855525690,	-0.999743416518422800,	-0.999742282681961410,	-0.999741146346144300,	
+-0.999740007510974250,	-0.999738866176454240,	-0.999737722342587070,	-0.999736576009375600,	-0.999735427176822730,	-0.999734275844931240,	-0.999733122013704010,	-0.999731965683144040,	
+-0.999730806853254110,	-0.999729645524037200,	-0.999728481695496220,	-0.999727315367633930,	-0.999726146540453440,	-0.999724975213957530,	-0.999723801388149200,	-0.999722625063031440,	
+-0.999721446238607040,	-0.999720264914878980,	-0.999719081091850370,	-0.999717894769524000,	-0.999716705947902850,	-0.999715514626990040,	-0.999714320806788350,	-0.999713124487300870,	
+-0.999711925668530620,	-0.999710724350480580,	-0.999709520533153650,	-0.999708314216552930,	-0.999707105400681530,	-0.999705894085542220,	-0.999704680271138240,	-0.999703463957472670,	
+-0.999702245144548310,	-0.999701023832368360,	-0.999699800020935840,	-0.999698573710253830,	-0.999697344900325360,	-0.999696113591153620,	-0.999694879782741520,	-0.999693643475092260,	
+-0.999692404668208860,	-0.999691163362094400,	-0.999689919556752130,	-0.999688673252185020,	-0.999687424448396200,	-0.999686173145388880,	-0.999684919343166060,	-0.999683663041731060,	
+-0.999682404241086790,	-0.999681142941236560,	-0.999679879142183370,	-0.999678612843930670,	-0.999677344046481230,	-0.999676072749838610,	-0.999674798954005680,	-0.999673522658985790,	
+-0.999672243864782150,	-0.999670962571397870,	-0.999669678778836170,	-0.999668392487100270,	-0.999667103696193380,	-0.999665812406118850,	-0.999664518616879660,	-0.999663222328479150,	
+-0.999661923540920650,	-0.999660622254207380,	-0.999659318468342440,	-0.999658012183329280,	-0.999656703399171120,	-0.999655392115871180,	-0.999654078333432670,	-0.999652762051859050,	
+-0.999651443271153520,	-0.999650121991319420,	-0.999648798212359970,	-0.999647471934278500,	-0.999646143157078340,	-0.999644811880762930,	-0.999643478105335380,	-0.999642141830799140,	
+-0.999640803057157630,	-0.999639461784414100,	-0.999638118012571850,	-0.999636771741634340,	-0.999635422971604900,	-0.999634071702486860,	-0.999632717934283650,	-0.999631361666998730,	
+-0.999630002900635310,	-0.999628641635196940,	-0.999627277870686950,	-0.999625911607108790,	-0.999624542844465780,	-0.999623171582761480,	-0.999621797821999230,	-0.999620421562182560,	
+-0.999619042803314710,	-0.999617661545399330,	-0.999616277788439760,	-0.999614891532439540,	-0.999613502777402020,	-0.999612111523330850,	-0.999610717770229360,	-0.999609321518101000,	
+-0.999607922766949430,	-0.999606521516777980,	-0.999605117767590310,	-0.999603711519389760,	-0.999602302772179980,	-0.999600891525964430,	-0.999599477780746650,	-0.999598061536530190,	
+-0.999596642793318610,	-0.999595221551115350,	-0.999593797809924080,	-0.999592371569748340,	-0.999590942830591580,	-0.999589511592457570,	-0.999588077855349750,	-0.999586641619271690,	
+-0.999585202884227030,	-0.999583761650219450,	-0.999582317917252380,	-0.999580871685329500,	-0.999579422954454460,	-0.999577971724630920,	-0.999576517995862450,	-0.999575061768152580,	
+-0.999573603041505110,	-0.999572141815923690,	-0.999570678091411870,	-0.999569211867973430,	-0.999567743145611810,	-0.999566271924330900,	-0.999564798204134350,	-0.999563321985025840,	
+-0.999561843267008920,	-0.999560362050087470,	-0.999558878334265040,	-0.999557392119545530,	-0.999555903405932370,	-0.999554412193429550,	-0.999552918482040750,	-0.999551422271769630,	
+-0.999549923562619960,	-0.999548422354595400,	-0.999546918647699840,	-0.999545412441936950,	-0.999543903737310610,	-0.999542392533824490,	-0.999540878831482350,	-0.999539362630287980,	
+-0.999537843930245250,	-0.999536322731357950,	-0.999534799033629740,	-0.999533272837064610,	-0.999531744141666230,	-0.999530212947438600,	-0.999528679254385380,	-0.999527143062510450,	
+-0.999525604371817700,	-0.999524063182310910,	-0.999522519493993960,	-0.999520973306870730,	-0.999519424620945010,	-0.999517873436220780,	-0.999516319752701940,	-0.999514763570392150,	
+-0.999513204889295510,	-0.999511643709415920,	-0.999510080030757140,	-0.999508513853323290,	-0.999506945177118020,	-0.999505374002145450,	-0.999503800328409350,	-0.999502224155913830,	
+-0.999500645484662780,	-0.999499064314660070,	-0.999497480645909710,	-0.999495894478415690,	-0.999494305812181900,	-0.999492714647212340,	-0.999491120983511010,	-0.999489524821081890,	
+-0.999487926159928870,	-0.999486325000056080,	-0.999484721341467490,	-0.999483115184167100,	-0.999481506528158930,	-0.999479895373447060,	-0.999478281720035390,	-0.999476665567927910,	
+-0.999475046917128850,	-0.999473425767642200,	-0.999471802119472060,	-0.999470175972622330,	-0.999468547327097110,	-0.999466916182900620,	-0.999465282540036750,	-0.999463646398509710,	
+-0.999462007758323610,	-0.999460366619482340,	-0.999458722981990340,	-0.999457076845851390,	-0.999455428211069810,	-0.999453777077649710,	-0.999452123445595090,	-0.999450467314910160,	
+-0.999448808685599150,	-0.999447147557666060,	-0.999445483931115100,	-0.999443817805950370,	-0.999442149182176220,	-0.999440478059796520,	-0.999438804438815830,	-0.999437128319238030,	
+-0.999435449701067350,	-0.999433768584308100,	-0.999432084968964520,	-0.999430398855040590,	-0.999428710242540760,	-0.999427019131469140,	-0.999425325521829940,	-0.999423629413627390,	
+-0.999421930806865810,	-0.999420229701549420,	-0.999418526097682450,	-0.999416819995269210,	-0.999415111394313830,	-0.999413400294820730,	-0.999411686696794140,	-0.999409970600238280,	
+-0.999408252005157480,	-0.999406530911556180,	-0.999404807319438370,	-0.999403081228808720,	-0.999401352639671230,	-0.999399621552030440,	-0.999397887965890570,	-0.999396151881255970,	
+-0.999394413298131060,	-0.999392672216520060,	-0.999390928636427310,	-0.999389182557857360,	-0.999387433980814420,	-0.999385682905302830,	-0.999383929331327030,	-0.999382173258891560,	
+-0.999380414688000540,	-0.999378653618658410,	-0.999376890050869830,	-0.999375123984638900,	-0.999373355419970190,	-0.999371584356868130,	-0.999369810795337040,	-0.999368034735381380,	
+-0.999366256177005810,	-0.999364475120214420,	-0.999362691565012010,	-0.999360905511402780,	-0.999359116959391280,	-0.999357325908981960,	-0.999355532360179380,	-0.999353736312987960,	
+-0.999351937767412160,	-0.999350136723456520,	-0.999348333181125590,	-0.999346527140423820,	-0.999344718601355760,	-0.999342907563925850,	-0.999341094028138640,	-0.999339277993998800,	
+-0.999337459461510650,	-0.999335638430678960,	-0.999333814901508080,	-0.999331988874002760,	-0.999330160348167350,	-0.999328329324006610,	-0.999326495801525110,	-0.999324659780727260,	
+-0.999322821261617760,	-0.999320980244201240,	-0.999319136728482270,	-0.999317290714465510,	-0.999315442202155510,	-0.999313591191556830,	-0.999311737682674230,	-0.999309881675512270,	
+-0.999308023170075610,	-0.999306162166368920,	-0.999304298664396850,	-0.999302432664163960,	-0.999300564165675030,	-0.999298693168934600,	-0.999296819673947570,	-0.999294943680718360,	
+-0.999293065189251870,	-0.999291184199552760,	-0.999289300711625690,	-0.999287414725475220,	-0.999285526241106340,	-0.999283635258523590,	-0.999281741777731880,	-0.999279845798735630,	
+-0.999277947321539850,	-0.999276046346149190,	-0.999274142872568440,	-0.999272236900802360,	-0.999270328430855610,	-0.999268417462733090,	-0.999266503996439570,	-0.999264588031979710,	
+-0.999262669569358390,	-0.999260748608580500,	-0.999258825149650590,	-0.999256899192573660,	-0.999254970737354590,	-0.999253039783997930,	-0.999251106332508800,	-0.999249170382891850,	
+-0.999247231935151970,	-0.999245290989294040,	-0.999243347545322850,	-0.999241401603243260,	-0.999239453163060290,	-0.999237502224778580,	-0.999235548788403150,	-0.999233592853938870,	
+-0.999231634421390510,	-0.999229673490763190,	-0.999227710062061570,	-0.999225744135290750,	-0.999223775710455510,	-0.999221804787560950,	-0.999219831366611740,	-0.999217855447613100,	
+-0.999215877030569690,	-0.999213896115486610,	-0.999211912702368870,	-0.999209926791221340,	-0.999207938382048910,	-0.999205947474856690,	-0.999203954069649570,	-0.999201958166432540,	
+-0.999199959765210700,	-0.999197958865988940,	-0.999195955468772270,	-0.999193949573565670,	-0.999191941180374240,	-0.999189930289202890,	-0.999187916900056820,	-0.999185901012940910,	
+-0.999183882627860290,	-0.999181861744819930,	-0.999179838363824850,	-0.999177812484880250,	-0.999175784107991130,	-0.999173753233162490,	-0.999171719860399540,	-0.999169683989707180,	
+-0.999167645621090730,	-0.999165604754555070,	-0.999163561390105540,	-0.999161515527747010,	-0.999159467167484610,	-0.999157416309323640,	-0.999155362953269120,	-0.999153307099326260,	
+-0.999151248747500050,	-0.999149187897795720,	-0.999147124550218370,	-0.999145058704773330,	-0.999142990361465590,	-0.999140919520300370,	-0.999138846181282900,	-0.999136770344418170,	
+-0.999134692009711610,	-0.999132611177168340,	-0.999130527846793570,	-0.999128442018592410,	-0.999126353692570190,	-0.999124262868732020,	-0.999122169547083330,	-0.999120073727629120,	
+-0.999117975410374730,	-0.999115874595325360,	-0.999113771282486350,	-0.999111665471862920,	-0.999109557163460280,	-0.999107446357283880,	-0.999105333053338710,	-0.999103217251630320,	
+-0.999101098952163810,	-0.999098978154944530,	-0.999096854859977900,	-0.999094729067269150,	-0.999092600776823490,	-0.999090469988646370,	-0.999088336702743000,	-0.999086200919118930,	
+-0.999084062637779270,	-0.999081921858729460,	-0.999079778581974830,	-0.999077632807520710,	-0.999075484535372650,	-0.999073333765535750,	-0.999071180498015580,	-0.999069024732817450,	
+-0.999066866469946690,	-0.999064705709408860,	-0.999062542451209290,	-0.999060376695353300,	-0.999058208441846340,	-0.999056037690693950,	-0.999053864441901360,	-0.999051688695474120,	
+-0.999049510451417770,	-0.999047329709737530,	-0.999045146470439070,	-0.999042960733527610,	-0.999040772499008910,	-0.999038581766888200,	-0.999036388537171030,	-0.999034192809862830,	
+-0.999031994584969270,	-0.999029793862495570,	-0.999027590642447500,	-0.999025384924830510,	-0.999023176709649910,	-0.999020965996911480,	-0.999018752786620560,	-0.999016537078782800,	
+-0.999014318873403750,	-0.999012098170488750,	-0.999009874970043680,	-0.999007649272073750,	-0.999005421076584850,	-0.999003190383582320,	-0.999000957193071800,	-0.998998721505058970,	
+-0.998996483319549270,	-0.998994242636548350,	-0.998991999456061870,	-0.998989753778095400,	-0.998987505602654480,	-0.998985254929744880,	-0.998983001759372050,	-0.998980746091541860,	
+-0.998978487926259650,	-0.998976227263531300,	-0.998973964103362370,	-0.998971698445758500,	-0.998969430290725380,	-0.998967159638268760,	-0.998964886488394210,	-0.998962610841107380,	
+-0.998960332696414150,	-0.998958052054319980,	-0.998955768914830730,	-0.998953483277951970,	-0.998951195143689570,	-0.998948904512049210,	-0.998946611383036640,	-0.998944315756657430,	
+-0.998942017632917460,	-0.998939717011822490,	-0.998937413893378200,	-0.998935108277590360,	-0.998932800164464730,	-0.998930489554007090,	-0.998928176446223340,	-0.998925860841119010,	
+-0.998923542738700100,	-0.998921222138972280,	-0.998918899041941530,	-0.998916573447613420,	-0.998914245355993930,	-0.998911914767088850,	-0.998909581680903940,	-0.998907246097445080,	
+-0.998904908016718050,	-0.998902567438728850,	-0.998900224363483140,	-0.998897878790986900,	-0.998895530721246040,	-0.998893180154266200,	-0.998890827090053500,	-0.998888471528613820,	
+-0.998886113469952820,	-0.998883752914076610,	-0.998881389860991060,	-0.998879024310701970,	-0.998876656263215310,	-0.998874285718536980,	-0.998871912676672970,	-0.998869537137629270,	
+-0.998867159101411660,	-0.998864778568026130,	-0.998862395537478690,	-0.998860010009775200,	-0.998857621984921670,	-0.998855231462924210,	-0.998852838443788580,	-0.998850442927520900,	
+-0.998848044914127040,	-0.998845644403613120,	-0.998843241395985130,	-0.998840835891248950,	-0.998838427889410800,	-0.998836017390476450,	-0.998833604394452120,	-0.998831188901343810,	
+-0.998828770911157520,	-0.998826350423899220,	-0.998823927439575040,	-0.998821501958191190,	-0.998819073979753450,	-0.998816643504268130,	-0.998814210531741130,	-0.998811775062178550,	
+-0.998809337095586610,	-0.998806896631971310,	-0.998804453671338850,	-0.998802008213695140,	-0.998799560259046480,	-0.998797109807398890,	-0.998794656858758460,	-0.998792201413131520,	
+-0.998789743470523960,	-0.998787283030942110,	-0.998784820094392070,	-0.998782354660879950,	-0.998779886730411960,	-0.998777416302994210,	-0.998774943378632930,	-0.998772467957334320,	
+-0.998769990039104600,	-0.998767509623949780,	-0.998765026711876280,	-0.998762541302890110,	-0.998760053396997690,	-0.998757562994205150,	-0.998755070094518580,	-0.998752574697944430,	
+-0.998750076804488800,	-0.998747576414158010,	-0.998745073526958290,	-0.998742568142895860,	-0.998740060261977040,	-0.998737549884208040,	-0.998735037009595210,	-0.998732521638144740,	
+-0.998730003769862980,	-0.998727483404756140,	-0.998724960542830660,	-0.998722435184092760,	-0.998719907328548870,	-0.998717376976205110,	-0.998714844127067900,	-0.998712308781143590,	
+-0.998709770938438600,	-0.998707230598959050,	-0.998704687762711480,	-0.998702142429702230,	-0.998699594599937620,	-0.998697044273423980,	-0.998694491450167750,	-0.998691936130175260,	
+-0.998689378313452950,	-0.998686818000007250,	-0.998684255189844490,	-0.998681689882971010,	-0.998679122079393360,	-0.998676551779117960,	-0.998673978982151040,	-0.998671403688499270,	
+-0.998668825898168970,	-0.998666245611166680,	-0.998663662827498740,	-0.998661077547171590,	-0.998658489770191780,	-0.998655899496565750,	-0.998653306726299930,	-0.998650711459400870,	
+-0.998648113695875030,	-0.998645513435728940,	-0.998642910678969040,	-0.998640305425601780,	-0.998637697675633930,	-0.998635087429071700,	-0.998632474685921760,	-0.998629859446190760,	
+-0.998627241709884930,	-0.998624621477011140,	-0.998621998747575730,	-0.998619373521585360,	-0.998616745799046470,	-0.998614115579965820,	-0.998611482864349860,	-0.998608847652205140,	
+-0.998606209943538330,	-0.998603569738356070,	-0.998600927036664810,	-0.998598281838471210,	-0.998595634143781940,	-0.998592983952603650,	-0.998590331264942790,	-0.998587676080806120,	
+-0.998585018400200310,	-0.998582358223131910,	-0.998579695549607680,	-0.998577030379634190,	-0.998574362713218090,	-0.998571692550366040,	-0.998569019891084820,	-0.998566344735381080,	
+-0.998563667083261500,	-0.998560986934732610,	-0.998558304289801410,	-0.998555619148474350,	-0.998552931510758300,	-0.998550241376659820,	-0.998547548746185900,	-0.998544853619342980,	
+-0.998542155996137940,	-0.998539455876577550,	-0.998536753260668600,	-0.998534048148417620,	-0.998531340539831610,	-0.998528630434917130,	-0.998525917833681160,	-0.998523202736130490,	
+-0.998520485142271650,	-0.998517765052111650,	-0.998515042465657250,	-0.998512317382915350,	-0.998509589803892480,	-0.998506859728595760,	-0.998504127157031850,	-0.998501392089207630,	
+-0.998498654525129870,	-0.998495914464805570,	-0.998493171908241380,	-0.998490426855444310,	-0.998487679306421240,	-0.998484929261178930,	-0.998482176719724280,	-0.998479421682064160,	
+-0.998476664148205460,	-0.998473904118155180,	-0.998471141591920070,	-0.998468376569507270,	-0.998465609050923300,	-0.998462839036175500,	-0.998460066525270530,	-0.998457291518215380,	
+-0.998454514015016950,	-0.998451734015682320,	-0.998448951520218290,	-0.998446166528631940,	-0.998443379040930170,	-0.998440589057119960,	-0.998437796577208210,	-0.998435001601202020,	
+-0.998432204129108380,	-0.998429404160934180,	-0.998426601696686400,	-0.998423796736372160,	-0.998420989279998450,	-0.998418179327572260,	-0.998415366879100710,	-0.998412551934590550,	
+-0.998409734494049130,	-0.998406914557483430,	-0.998404092124900330,	-0.998401267196307060,	-0.998398439771710610,	-0.998395609851118080,	-0.998392777434536470,	-0.998389942521973000,	
+-0.998387105113434650,	-0.998384265208928530,	-0.998381422808461650,	-0.998378577912041320,	-0.998375730519674540,	-0.998372880631368420,	-0.998370028247130060,	-0.998367173366966680,	
+-0.998364315990885380,	-0.998361456118893260,	-0.998358593750997450,	-0.998355728887205250,	-0.998352861527523670,	-0.998349991671960040,	-0.998347119320521340,	-0.998344244473214790,	
+-0.998341367130047730,	-0.998338487291027140,	-0.998335604956160470,	-0.998332720125454710,	-0.998329832798917180,	-0.998326942976555000,	-0.998324050658375480,	-0.998321155844385970,	
+-0.998318258534593440,	-0.998315358729005230,	-0.998312456427628780,	-0.998309551630471080,	-0.998306644337539460,	-0.998303734548841360,	-0.998300822264383770,	-0.998297907484174240,	
+-0.998294990208219880,	-0.998292070436528120,	-0.998289148169106080,	-0.998286223405961290,	-0.998283296147100870,	-0.998280366392532150,	-0.998277434142262670,	-0.998274499396299530,	
+-0.998271562154650070,	-0.998268622417321730,	-0.998265680184321940,	-0.998262735455657910,	-0.998259788231336990,	-0.998256838511366600,	-0.998253886295754180,	-0.998250931584506950,	
+-0.998247974377632460,	-0.998245014675138040,	-0.998242052477031020,	-0.998239087783318930,	-0.998236120594009120,	-0.998233150909108910,	-0.998230178728625960,	-0.998227204052567480,	
+-0.998224226880941030,	-0.998221247213754050,	-0.998218265051013850,	-0.998215280392728000,	-0.998212293238904040,	-0.998209303589549290,	-0.998206311444671310,	-0.998203316804277540,	
+-0.998200319668375410,	-0.998197320036972590,	-0.998194317910076400,	-0.998191313287694500,	-0.998188306169834230,	-0.998185296556503230,	-0.998182284447708960,	-0.998179269843458950,	
+-0.998176252743760870,	-0.998173233148622050,	-0.998170211058050260,	-0.998167186472052830,	-0.998164159390637520,	-0.998161129813811780,	-0.998158097741583260,	-0.998155063173959410,	
+-0.998152026110948000,	-0.998148986552556460,	-0.998145944498792460,	-0.998142899949663540,	-0.998139852905177480,	-0.998136803365341720,	-0.998133751330164020,	-0.998130696799651830,	
+-0.998127639773813020,	-0.998124580252655050,	-0.998121518236185670,	-0.998118453724412440,	-0.998115386717343120,	-0.998112317214985280,	-0.998109245217346670,	-0.998106170724434970,	
+-0.998103093736257830,	-0.998100014252822910,	-0.998096932274137980,	-0.998093847800210820,	-0.998090760831048970,	-0.998087671366660210,	-0.998084579407052200,	-0.998081484952232810,	
+-0.998078388002209720,	-0.998075288556990680,	-0.998072186616583370,	-0.998069082180995660,	-0.998065975250235220,	-0.998062865824309810,	-0.998059753903227210,	-0.998056639486995300,	
+-0.998053522575621740,	-0.998050403169114420,	-0.998047281267481100,	-0.998044156870729450,	-0.998041029978867570,	-0.998037900591903000,	-0.998034768709843760,	-0.998031634332697480,	
+-0.998028497460472290,	-0.998025358093175720,	-0.998022216230815770,	-0.998019071873400330,	-0.998015925020937170,	-0.998012775673434270,	-0.998009623830899420,	-0.998006469493340380,	
+-0.998003312660765250,	-0.998000153333181930,	-0.997996991510598060,	-0.997993827193021880,	-0.997990660380461030,	-0.997987491072923500,	-0.997984319270417310,	-0.997981144972950320,	
+-0.997977968180530420,	-0.997974788893165600,	-0.997971607110863860,	-0.997968422833633070,	-0.997965236061481240,	-0.997962046794416360,	-0.997958855032446300,	-0.997955660775579180,	
+-0.997952464023822760,	-0.997949264777185260,	-0.997946063035674680,	-0.997942858799298890,	-0.997939652068065900,	-0.997936442841983800,	-0.997933231121060690,	-0.997930016905304360,	
+-0.997926800194723020,	-0.997923580989324770,	-0.997920359289117490,	-0.997917135094109290,	-0.997913908404308380,	-0.997910679219722540,	-0.997907447540360090,	-0.997904213366229030,	
+-0.997900976697337460,	-0.997897737533693370,	-0.997894495875304990,	-0.997891251722180290,	-0.997888005074327510,	-0.997884755931754740,	-0.997881504294470090,	-0.997878250162481660,	
+-0.997874993535797670,	-0.997871734414426110,	-0.997868472798375210,	-0.997865208687653160,	-0.997861942082268080,	-0.997858672982228190,	-0.997855401387541590,	-0.997852127298216480,	
+-0.997848850714260990,	-0.997845571635683440,	-0.997842290062491920,	-0.997839005994694770,	-0.997835719432299980,	-0.997832430375315990,	-0.997829138823750910,	-0.997825844777612940,	
+-0.997822548236910410,	-0.997819249201651440,	-0.997815947671844450,	-0.997812643647497440,	-0.997809337128618970,	-0.997806028115217130,	-0.997802716607300130,	-0.997799402604876430,	
+-0.997796086107954230,	-0.997792767116541750,	-0.997789445630647310,	-0.997786121650279360,	-0.997782795175446100,	-0.997779466206155760,	-0.997776134742416890,	-0.997772800784237580,	
+-0.997769464331626280,	-0.997766125384591420,	-0.997762783943141110,	-0.997759440007283890,	-0.997756093577028100,	-0.997752744652382060,	-0.997749393233354210,	-0.997746039319952760,	
+-0.997742682912186260,	-0.997739324010063160,	-0.997735962613591650,	-0.997732598722780200,	-0.997729232337637330,	-0.997725863458171380,	-0.997722492084390680,	-0.997719118216303770,	
+-0.997715741853919200,	-0.997712362997245080,	-0.997708981646290180,	-0.997705597801062830,	-0.997702211461571450,	-0.997698822627824500,	-0.997695431299830630,	-0.997692037477598050,	
+-0.997688641161135430,	-0.997685242350451200,	-0.997681841045553910,	-0.997678437246451890,	-0.997675030953153910,	-0.997671622165668290,	-0.997668210884003590,	-0.997664797108168470,	
+-0.997661380838171240,	-0.997657962074020580,	-0.997654540815725130,	-0.997651117063293240,	-0.997647690816733550,	-0.997644262076054610,	-0.997640830841264980,	-0.997637397112373430,	
+-0.997633960889388270,	-0.997630522172318180,	-0.997627080961171920,	-0.997623637255957820,	-0.997620191056684760,	-0.997616742363361060,	-0.997613291175995620,	-0.997609837494596970,	
+-0.997606381319173670,	-0.997602922649734380,	-0.997599461486287860,	-0.997595997828842670,	-0.997592531677407470,	-0.997589063031991020,	-0.997585591892601760,	-0.997582118259248580,	
+-0.997578642131940140,	-0.997575163510685090,	-0.997571682395492100,	-0.997568198786369930,	-0.997564712683327360,	-0.997561224086372820,	-0.997557732995515310,	-0.997554239410763490,	
+-0.997550743332126120,	-0.997547244759611760,	-0.997543743693229400,	-0.997540240132987590,	-0.997536734078895200,	-0.997533225530961020,	-0.997529714489193810,	-0.997526200953602230,	
+-0.997522684924195160,	-0.997519166400981370,	-0.997515645383969750,	-0.997512121873168960,	-0.997508595868587870,	-0.997505067370235250,	-0.997501536378120000,	-0.997498002892250880,	
+-0.997494466912636770,	-0.997490928439286550,	-0.997487387472209000,	-0.997483844011412880,	-0.997480298056907190,	-0.997476749608700810,	-0.997473198666802510,	-0.997469645231221280,	
+-0.997466089301965900,	-0.997462530879045240,	-0.997458969962468300,	-0.997455406552243960,	-0.997451840648381110,	-0.997448272250888610,	-0.997444701359775480,	-0.997441127975050470,	
+-0.997437552096722800,	-0.997433973724801140,	-0.997430392859294580,	-0.997426809500212120,	-0.997423223647562530,	-0.997419635301354910,	-0.997416044461598260,	-0.997412451128301460,	
+-0.997408855301473500,	-0.997405256981123370,	-0.997401656167260180,	-0.997398052859892800,	-0.997394447059030350,	-0.997390838764681710,	-0.997387227976856080,	-0.997383614695562250,	
+-0.997379998920809420,	-0.997376380652606590,	-0.997372759890962860,	-0.997369136635887220,	-0.997365510887388780,	-0.997361882645476430,	-0.997358251910159480,	-0.997354618681446920,	
+-0.997350982959347760,	-0.997347344743871100,	-0.997343704035026150,	-0.997340060832821900,	-0.997336415137267560,	-0.997332766948372140,	-0.997329116266144730,	-0.997325463090594670,	
+-0.997321807421730820,	-0.997318149259562530,	-0.997314488604098880,	-0.997310825455348990,	-0.997307159813321960,	-0.997303491678027120,	-0.997299821049473570,	-0.997296147927670410,	
+-0.997292472312626970,	-0.997288794204352240,	-0.997285113602855540,	-0.997281430508146110,	-0.997277744920233020,	-0.997274056839125620,	-0.997270366264833120,	-0.997266673197364620,	
+-0.997262977636729550,	-0.997259279582936920,	-0.997255579035996150,	-0.997251875995916470,	-0.997248170462707080,	-0.997244462436377210,	-0.997240751916936170,	-0.997237038904393300,	
+-0.997233323398757920,	-0.997229605400039130,	-0.997225884908246260,	-0.997222161923388750,	-0.997218436445475920,	-0.997214708474516880,	-0.997210978010521170,	-0.997207245053497890,	
+-0.997203509603456610,	-0.997199771660406520,	-0.997196031224356960,	-0.997192288295317360,	-0.997188542873297060,	-0.997184794958305360,	-0.997181044550351730,	-0.997177291649445350,	
+-0.997173536255595900,	-0.997169778368812600,	-0.997166017989104760,	-0.997162255116481930,	-0.997158489750953450,	-0.997154721892528740,	-0.997150951541217250,	-0.997147178697028400,	
+-0.997143403359971540,	-0.997139625530056200,	-0.997135845207291820,	-0.997132062391687720,	-0.997128277083253580,	-0.997124489281998700,	-0.997120698987932650,	-0.997116906201064860,	
+-0.997113110921404750,	-0.997109313148961900,	-0.997105512883745710,	-0.997101710125765760,	-0.997097904875031580,	-0.997094097131552610,	-0.997090286895338410,	-0.997086474166398510,	
+-0.997082658944742350,	-0.997078841230379600,	-0.997075021023319690,	-0.997071198323572270,	-0.997067373131146910,	-0.997063545446053020,	-0.997059715268300280,	-0.997055882597898350,	
+-0.997052047434856650,	-0.997048209779184850,	-0.997044369630892490,	-0.997040526989989240,	-0.997036681856484640,	-0.997032834230388350,	-0.997028984111709930,	-0.997025131500459130,	
+-0.997021276396645510,	-0.997017418800278610,	-0.997013558711368210,	-0.997009696129923960,	-0.997005831055955420,	-0.997001963489472340,	-0.996998093430484290,	-0.996994220879001030,	
+-0.996990345835032210,	-0.996986468298587500,	-0.996982588269676670,	-0.996978705748309380,	-0.996974820734495280,	-0.996970933228244150,	-0.996967043229565750,	-0.996963150738469640,	
+-0.996959255754965800,	-0.996955358279063670,	-0.996951458310773140,	-0.996947555850104080,	-0.996943650897066050,	-0.996939743451668910,	-0.996935833513922450,	-0.996931921083836330,	
+-0.996928006161420520,	-0.996924088746684590,	-0.996920168839638520,	-0.996916246440291980,	-0.996912321548654830,	-0.996908394164736870,	-0.996904464288547840,	-0.996900531920097750,	
+-0.996896597059396370,	-0.996892659706453470,	-0.996888719861278920,	-0.996884777523882490,	-0.996880832694274190,	-0.996876885372463770,	-0.996872935558461130,	-0.996868983252276240,	
+-0.996865028453918780,	-0.996861071163398840,	-0.996857111380726190,	-0.996853149105910830,	-0.996849184338962520,	-0.996845217079891270,	-0.996841247328706940,	-0.996837275085419530,	
+-0.996833300350038920,	-0.996829323122575000,	-0.996825343403037860,	-0.996821361191437380,	-0.996817376487783460,	-0.996813389292086070,	-0.996809399604355220,	-0.996805407424600890,	
+-0.996801412752832960,	-0.996797415589061650,	-0.996793415933296730,	-0.996789413785548200,	-0.996785409145826250,	-0.996781402014140670,	-0.996777392390501670,	-0.996773380274919130,	
+-0.996769365667403260,	-0.996765348567963840,	-0.996761328976611070,	-0.996757306893355070,	-0.996753282318205700,	-0.996749255251173190,	-0.996745225692267530,	-0.996741193641498710,	
+-0.996737159098877060,	-0.996733122064412450,	-0.996729082538114990,	-0.996725040519994890,	-0.996720996010062140,	-0.996716949008326970,	-0.996712899514799360,	-0.996708847529489520,	
+-0.996704793052407560,	-0.996700736083563580,	-0.996696676622967790,	-0.996692614670630310,	-0.996688550226561330,	-0.996684483290770970,	-0.996680413863269330,	-0.996676341944066730,	
+-0.996672267533173280,	-0.996668190630599080,	-0.996664111236354460,	-0.996660029350449620,	-0.996655944972894670,	-0.996651858103699830,	-0.996647768742875310,	-0.996643676890431430,	
+-0.996639582546378300,	-0.996635485710726240,	-0.996631386383485470,	-0.996627284564666320,	-0.996623180254278870,	-0.996619073452333470,	-0.996614964158840430,	-0.996610852373809860,	
+-0.996606738097252310,	-0.996602621329177870,	-0.996598502069596880,	-0.996594380318519550,	-0.996590256075956420,	-0.996586129341917480,	-0.996582000116413290,	-0.996577868399454170,	
+-0.996573734191050330,	-0.996569597491212100,	-0.996565458299949910,	-0.996561316617274100,	-0.996557172443194970,	-0.996553025777722980,	-0.996548876620868330,	-0.996544724972641570,	
+-0.996540570833052920,	-0.996536414202112920,	-0.996532255079831900,	-0.996528093466220180,	-0.996523929361288200,	-0.996519762765046500,	-0.996515593677505310,	-0.996511422098675160,	
+-0.996507248028566380,	-0.996503071467189640,	-0.996498892414555030,	-0.996494710870673320,	-0.996490526835554840,	-0.996486340309210020,	-0.996482151291649300,	-0.996477959782883230,	
+-0.996473765782922350,	-0.996469569291776880,	-0.996465370309457700,	-0.996461168835974910,	-0.996456964871339280,	-0.996452758415561250,	-0.996448549468651250,	-0.996444338030619940,	
+-0.996440124101477750,	-0.996435907681235360,	-0.996431688769903070,	-0.996427467367491660,	-0.996423243474011460,	-0.996419017089473220,	-0.996414788213887510,	-0.996410556847264760,	
+-0.996406322989615510,	-0.996402086640950650,	-0.996397847801280490,	-0.996393606470615700,	-0.996389362648966830,	-0.996385116336344630,	-0.996380867532759670,	-0.996376616238222490,	
+-0.996372362452743740,	-0.996368106176334200,	-0.996363847409004300,	-0.996359586150764810,	-0.996355322401626280,	-0.996351056161599580,	-0.996346787430695160,	-0.996342516208923780,	
+-0.996338242496296100,	-0.996333966292822890,	-0.996329687598514700,	-0.996325406413382300,	-0.996321122737436340,	-0.996316836570687590,	-0.996312547913146830,	-0.996308256764824600,	
+-0.996303963125731770,	-0.996299666995879020,	-0.996295368375277210,	-0.996291067263936790,	-0.996286763661868860,	-0.996282457569083960,	-0.996278148985592860,	-0.996273837911406450,	
+-0.996269524346535480,	-0.996265208290990630,	-0.996260889744782880,	-0.996256568707922780,	-0.996252245180421330,	-0.996247919162289160,	-0.996243590653537290,	-0.996239259654176480,	
+-0.996234926164217380,	-0.996230590183671110,	-0.996226251712548310,	-0.996221910750859860,	-0.996217567298616660,	-0.996213221355829460,	-0.996208872922509260,	-0.996204521998666940,	
+-0.996200168584313260,	-0.996195812679459220,	-0.996191454284115600,	-0.996187093398293370,	-0.996182730022003300,	-0.996178364155256510,	-0.996173995798063760,	-0.996169624950436040,	
+-0.996165251612384340,	-0.996160875783919430,	-0.996156497465052300,	-0.996152116655793950,	-0.996147733356155360,	-0.996143347566147420,	-0.996138959285781000,	-0.996134568515067320,	
+-0.996130175254017150,	-0.996125779502641580,	-0.996121381260951620,	-0.996116980528958030,	-0.996112577306672130,	-0.996108171594104810,	-0.996103763391266940,	-0.996099352698169740,	
+-0.996094939514824200,	-0.996090523841241190,	-0.996086105677431940,	-0.996081685023407440,	-0.996077261879178670,	-0.996072836244756840,	-0.996068408120152850,	-0.996063977505377900,	
+-0.996059544400442860,	-0.996055108805359080,	-0.996050670720137530,	-0.996046230144789320,	-0.996041787079325450,	-0.996037341523757220,	-0.996032893478095540,	-0.996028442942351710,	
+-0.996023989916536730,	-0.996019534400661710,	-0.996015076394737960,	-0.996010615898776490,	-0.996006152912788490,	-0.996001687436785080,	-0.995997219470777460,	-0.995992749014776750,	
+-0.995988276068794250,	-0.995983800632840980,	-0.995979322706928240,	-0.995974842291067250,	-0.995970359385269120,	-0.995965873989545060,	-0.995961386103906390,	-0.995956895728364100,	
+-0.995952402862929740,	-0.995947907507614310,	-0.995943409662429110,	-0.995938909327385380,	-0.995934406502494320,	-0.995929901187767360,	-0.995925393383215620,	-0.995920883088850300,	
+-0.995916370304682830,	-0.995911855030724440,	-0.995907337266986440,	-0.995902817013480160,	-0.995898294270216700,	-0.995893769037207610,	-0.995889241314463990,	-0.995884711101997390,	
+-0.995880178399818900,	-0.995875643207939980,	-0.995871105526372040,	-0.995866565355126300,	-0.995862022694214090,	-0.995857477543646840,	-0.995852929903435990,	-0.995848379773592750,	
+-0.995843827154128450,	-0.995839272045054740,	-0.995834714446382830,	-0.995830154358124050,	-0.995825591780289950,	-0.995821026712891850,	-0.995816459155941190,	-0.995811889109449400,	
+-0.995807316573427910,	-0.995802741547888060,	-0.995798164032841380,	-0.995793584028299320,	-0.995789001534273300,	-0.995784416550774760,	-0.995779829077815150,	-0.995775239115406000,	
+-0.995770646663558750,	-0.995766051722284830,	-0.995761454291595900,	-0.995756854371503300,	-0.995752251962018440,	-0.995747647063153110,	-0.995743039674918620,	-0.995738429797326410,	
+-0.995733817430388250,	-0.995729202574115570,	-0.995724585228519810,	-0.995719965393612630,	-0.995715343069405460,	-0.995710718255910070,	-0.995706090953137780,	-0.995701461161100250,	
+-0.995696828879809150,	-0.995692194109275900,	-0.995687556849512160,	-0.995682917100529590,	-0.995678274862339730,	-0.995673630134954140,	-0.995668982918384460,	-0.995664333212642470,	
+-0.995659681017739500,	-0.995655026333687300,	-0.995650369160497650,	-0.995645709498181990,	-0.995641047346752070,	-0.995636382706219570,	-0.995631715576596130,	-0.995627045957893420,	
+-0.995622373850122980,	-0.995617699253296680,	-0.995613022167426090,	-0.995608342592523070,	-0.995603660528599050,	-0.995598975975665930,	-0.995594288933735360,	-0.995589599402819100,	
+-0.995584907382928820,	-0.995580212874076280,	-0.995575515876273240,	-0.995570816389531380,	-0.995566114413862450,	-0.995561409949278220,	-0.995556702995790580,	-0.995551993553411060,	
+-0.995547281622151560,	-0.995542567202023940,	-0.995537850293039870,	-0.995533130895211120,	-0.995528409008549660,	-0.995523684633067060,	-0.995518957768775300,	-0.995514228415686150,	
+-0.995509496573811380,	-0.995504762243162980,	-0.995500025423752600,	-0.995495286115592130,	-0.995490544318693440,	-0.995485800033068520,	-0.995481053258728930,	-0.995476303995686870,	
+-0.995471552243953890,	-0.995466798003542100,	-0.995462041274463360,	-0.995457282056729450,	-0.995452520350352370,	-0.995447756155343980,	-0.995442989471716280,	-0.995438220299481040,	
+-0.995433448638650240,	-0.995428674489235780,	-0.995423897851249630,	-0.995419118724703790,	-0.995414337109610140,	-0.995409553005980660,	-0.995404766413827360,	-0.995399977333161990,	
+-0.995395185763996770,	-0.995390391706343580,	-0.995385595160214410,	-0.995380796125621250,	-0.995375994602576090,	-0.995371190591091030,	-0.995366384091177950,	-0.995361575102848840,	
+-0.995356763626115800,	-0.995351949660990940,	-0.995347133207486130,	-0.995342314265613480,	-0.995337492835385080,	-0.995332668916812930,	-0.995327842509909130,	-0.995323013614685670,	
+-0.995318182231154760,	-0.995313348359328390,	-0.995308511999218550,	-0.995303673150837560,	-0.995298831814197320,	-0.995293987989310010,	-0.995289141676187650,	-0.995284292874842550,	
+-0.995279441585286690,	-0.995274587807532200,	-0.995269731541591260,	-0.995264872787476000,	-0.995260011545198500,	-0.995255147814771090,	-0.995250281596205770,	-0.995245412889514620,	
+-0.995240541694710100,	-0.995235668011804190,	-0.995230791840808980,	-0.995225913181736920,	-0.995221032034600110,	-0.995216148399410640,	-0.995211262276180840,	-0.995206373664922820,	
+-0.995201482565648890,	-0.995196588978371270,	-0.995191692903102280,	-0.995186794339853910,	-0.995181893288638600,	-0.995176989749468550,	-0.995172083722356100,	-0.995167175207313350,	
+-0.995162264204352720,	-0.995157350713486320,	-0.995152434734726700,	-0.995147516268085840,	-0.995142595313576290,	-0.995137671871210270,	-0.995132745940999990,	-0.995127817522957980,	
+-0.995122886617096250,	-0.995117953223427440,	-0.995113017341963670,	-0.995108078972717360,	-0.995103138115700950,	-0.995098194770926540,	-0.995093248938406780,	-0.995088300618153900,	
+-0.995083349810180100,	-0.995078396514498140,	-0.995073440731120030,	-0.995068482460058410,	-0.995063521701325500,	-0.995058558454933850,	-0.995053592720895770,	-0.995048624499223820,	
+-0.995043653789930200,	-0.995038680593027470,	-0.995033704908528050,	-0.995028726736444380,	-0.995023746076788780,	-0.995018762929573920,	-0.995013777294812110,	-0.995008789172515900,	
+-0.995003798562697720,	-0.994998805465370010,	-0.994993809880545310,	-0.994988811808236060,	-0.994983811248454810,	-0.994978808201213980,	-0.994973802666526240,	-0.994968794644403910,	
+-0.994963784134859640,	-0.994958771137905870,	-0.994953755653555150,	-0.994948737681820130,	-0.994943717222713130,	-0.994938694276246930,	-0.994933668842434060,	-0.994928640921286860,	
+-0.994923610512818190,	-0.994918577617040390,	-0.994913542233966220,	-0.994908504363608230,	-0.994903464005978840,	-0.994898421161090950,	-0.994893375828956870,	-0.994888328009589480,	
+-0.994883277703001110,	-0.994878224909204740,	-0.994873169628212590,	-0.994868111860037650,	-0.994863051604692460,	-0.994857988862189570,	-0.994852923632541740,	-0.994847855915761640,	
+-0.994842785711861800,	-0.994837713020855110,	-0.994832637842754110,	-0.994827560177571460,	-0.994822480025319920,	-0.994817397386012160,	-0.994812312259660940,	-0.994807224646279020,	
+-0.994802134545878960,	-0.994797041958473520,	-0.994791946884075570,	-0.994786849322697670,	-0.994781749274352700,	-0.994776646739053310,	-0.994771541716812370,	-0.994766434207642550,	
+-0.994761324211556610,	-0.994756211728567430,	-0.994751096758687670,	-0.994745979301930090,	-0.994740859358307690,	-0.994735736927833130,	-0.994730612010519160,	-0.994725484606378770,	
+-0.994720354715424530,	-0.994715222337669510,	-0.994710087473126390,	-0.994704950121808040,	-0.994699810283727340,	-0.994694667958897160,	-0.994689523147330170,	-0.994684375849039460,	
+-0.994679226064037800,	-0.994674073792338190,	-0.994668919033953270,	-0.994663761788896040,	-0.994658602057179490,	-0.994653439838816380,	-0.994648275133819700,	-0.994643107942202230,	
+-0.994637938263977060,	-0.994632766099157070,	-0.994627591447755140,	-0.994622414309784260,	-0.994617234685257310,	-0.994612052574187390,	-0.994606867976587150,	-0.994601680892469920,	
+-0.994596491321848350,	-0.994591299264735660,	-0.994586104721144610,	-0.994580907691088310,	-0.994575708174579850,	-0.994570506171632010,	-0.994565301682257990,	-0.994560094706470670,	
+-0.994554885244283150,	-0.994549673295708310,	-0.994544458860759480,	-0.994539241939449310,	-0.994534022531791130,	-0.994528800637797920,	-0.994523576257482670,	-0.994518349390858480,	
+-0.994513120037938350,	-0.994507888198735480,	-0.994502653873262870,	-0.994497417061533720,	-0.994492177763560910,	-0.994486935979357780,	-0.994481691708937190,	-0.994476444952312470,	
+-0.994471195709496490,	-0.994465943980502700,	-0.994460689765343960,	-0.994455433064033500,	-0.994450173876584410,	-0.994444912203010010,	-0.994439648043323190,	-0.994434381397537370,	
+-0.994429112265665550,	-0.994423840647720940,	-0.994418566543716740,	-0.994413289953666070,	-0.994408010877582240,	-0.994402729315478350,	-0.994397445267367620,	-0.994392158733263360,	
+-0.994386869713178690,	-0.994381578207126800,	-0.994376284215120920,	-0.994370987737174360,	-0.994365688773300450,	-0.994360387323512170,	-0.994355083387822970,	-0.994349776966246050,	
+-0.994344468058794730,	-0.994339156665482230,	-0.994333842786321860,	-0.994328526421326850,	-0.994323207570510510,	-0.994317886233886170,	-0.994312562411467040,	-0.994307236103266660,	
+-0.994301907309298130,	-0.994296576029574770,	-0.994291242264109920,	-0.994285906012917110,	-0.994280567276009440,	-0.994275226053400460,	-0.994269882345103270,	-0.994264536151131530,	
+-0.994259187471498330,	-0.994253836306217220,	-0.994248482655301520,	-0.994243126518764560,	-0.994237767896619880,	-0.994232406788880700,	-0.994227043195560540,	-0.994221677116672750,	
+-0.994216308552230750,	-0.994210937502247980,	-0.994205563966737870,	-0.994200187945713960,	-0.994194809439189480,	-0.994189428447177950,	-0.994184044969692930,	-0.994178659006747730,	
+-0.994173270558355910,	-0.994167879624530900,	-0.994162486205286240,	-0.994157090300635260,	-0.994151691910591720,	-0.994146291035168830,	-0.994140887674380250,	-0.994135481828239410,	
+-0.994130073496759860,	-0.994124662679955250,	-0.994119249377838910,	-0.994113833590424380,	-0.994108415317725310,	-0.994102994559755260,	-0.994097571316527650,	-0.994092145588056140,	
+-0.994086717374354280,	-0.994081286675435600,	-0.994075853491313670,	-0.994070417822002230,	-0.994064979667514610,	-0.994059539027864590,	-0.994054095903065700,	-0.994048650293131720,	
+-0.994043202198075960,	-0.994037751617912190,	-0.994032298552654070,	-0.994026843002315250,	-0.994021384966909280,	-0.994015924446449930,	-0.994010461440950620,	-0.994004995950425240,	
+-0.993999527974887440,	-0.993994057514350770,	-0.993988584568828880,	-0.993983109138335540,	-0.993977631222884520,	-0.993972150822489350,	-0.993966667937163820,	-0.993961182566921670,	
+-0.993955694711776470,	-0.993950204371742090,	-0.993944711546832280,	-0.993939216237060500,	-0.993933718442440830,	-0.993928218162986820,	-0.993922715398712240,	-0.993917210149630970,	
+-0.993911702415756550,	-0.993906192197102970,	-0.993900679493683880,	-0.993895164305513060,	-0.993889646632604370,	-0.993884126474971490,	-0.993878603832628380,	-0.993873078705588720,	
+-0.993867551093866370,	-0.993862020997475120,	-0.993856488416428930,	-0.993850953350741360,	-0.993845415800426510,	-0.993839875765498150,	-0.993834333245969930,	-0.993828788241856050,	
+-0.993823240753170080,	-0.993817690779926100,	-0.993812138322137880,	-0.993806583379819310,	-0.993801025952984250,	-0.993795466041646700,	-0.993789903645820430,	-0.993784338765519410,	
+-0.993778771400757430,	-0.993773201551548690,	-0.993767629217906840,	-0.993762054399846000,	-0.993756477097380020,	-0.993750897310522800,	-0.993745315039288310,	-0.993739730283690560,	
+-0.993734143043743520,	-0.993728553319461080,	-0.993722961110857340,	-0.993717366417946060,	-0.993711769240741450,	-0.993706169579257390,	-0.993700567433507990,	-0.993694962803507110,	
+-0.993689355689268860,	-0.993683746090807120,	-0.993678134008136090,	-0.993672519441269660,	-0.993666902390222040,	-0.993661282855007100,	-0.993655660835638940,	-0.993650036332131670,	
+-0.993644409344499270,	-0.993638779872755950,	-0.993633147916915590,	-0.993627513476992300,	-0.993621876553000270,	-0.993616237144953620,	-0.993610595252866320,	-0.993604950876752600,	
+-0.993599304016626440,	-0.993593654672502050,	-0.993588002844393410,	-0.993582348532314860,	-0.993576691736280490,	-0.993571032456304290,	-0.993565370692400580,	-0.993559706444583470,	
+-0.993554039712867040,	-0.993548370497265520,	-0.993542698797793000,	-0.993537024614463800,	-0.993531347947292030,	-0.993525668796292010,	-0.993519987161477600,	-0.993514303042863370,	
+-0.993508616440463400,	-0.993502927354291800,	-0.993497235784362890,	-0.993491541730690990,	-0.993485845193290080,	-0.993480146172174730,	-0.993474444667358900,	-0.993468740678856930,	
+-0.993463034206683250,	-0.993457325250851840,	-0.993451613811377250,	-0.993445899888273480,	-0.993440183481555050,	-0.993434464591236190,	-0.993428743217331100,	-0.993423019359854220,	
+-0.993417293018819760,	-0.993411564194242040,	-0.993405832886135380,	-0.993400099094514210,	-0.993394362819392750,	-0.993388624060785430,	-0.993382882818706460,	-0.993377139093170380,	
+-0.993371392884191410,	-0.993365644191783970,	-0.993359893015962390,	-0.993354139356741220,	-0.993348383214134540,	-0.993342624588156920,	-0.993336863478822770,	-0.993331099886146540,	
+-0.993325333810142430,	-0.993319565250824990,	-0.993313794208208760,	-0.993308020682307950,	-0.993302244673137100,	-0.993296466180710660,	-0.993290685205043040,	-0.993284901746148700,	
+-0.993279115804042160,	-0.993273327378737750,	-0.993267536470250010,	-0.993261743078593500,	-0.993255947203782630,	-0.993250148845831850,	-0.993244348004755810,	-0.993238544680568710,	
+-0.993232738873285450,	-0.993226930582920220,	-0.993221119809487680,	-0.993215306553002390,	-0.993209490813478760,	-0.993203672590931450,	-0.993197851885374900,	-0.993192028696823770,	
+-0.993186203025292590,	-0.993180374870795910,	-0.993174544233348280,	-0.993168711112964230,	-0.993162875509658430,	-0.993157037423445520,	-0.993151196854339950,	-0.993145353802356360,	
+-0.993139508267509410,	-0.993133660249813750,	-0.993127809749283830,	-0.993121956765934510,	-0.993116101299780120,	-0.993110243350835640,	-0.993104382919115510,	-0.993098520004634390,	
+-0.993092654607407030,	-0.993086786727447990,	-0.993080916364772030,	-0.993075043519393690,	-0.993069168191327840,	-0.993063290380589050,	-0.993057410087191950,	-0.993051527311151430,	
+-0.993045642052482020,	-0.993039754311198510,	-0.993033864087315640,	-0.993027971380848080,	-0.993022076191810710,	-0.993016178520218060,	-0.993010278366084910,	-0.993004375729426130,	
+-0.992998470610256370,	-0.992992563008590510,	-0.992986652924443210,	-0.992980740357829240,	-0.992974825308763460,	-0.992968907777260550,	-0.992962987763335470,	-0.992957065267002890,	
+-0.992951140288277580,	-0.992945212827174520,	-0.992939282883708360,	-0.992933350457893990,	-0.992927415549746280,	-0.992921478159280000,	-0.992915538286510020,	-0.992909595931451340,	
+-0.992903651094118490,	-0.992897703774526570,	-0.992891753972690360,	-0.992885801688624840,	-0.992879846922344770,	-0.992873889673865140,	-0.992867929943200720,	-0.992861967730366500,	
+-0.992856003035377350,	-0.992850035858248160,	-0.992844066198993900,	-0.992838094057629570,	-0.992832119434169820,	-0.992826142328629980,	-0.992820162741024580,	-0.992814180671368950,	
+-0.992808196119677740,	-0.992802209085966170,	-0.992796219570248990,	-0.992790227572541210,	-0.992784233092858020,	-0.992778236131214080,	-0.992772236687624600,	-0.992766234762104570,	
+-0.992760230354668980,	-0.992754223465332710,	-0.992748214094110960,	-0.992742202241018720,	-0.992736187906070880,	-0.992730171089282630,	-0.992724151790668970,	-0.992718130010244780,	
+-0.992712105748025490,	-0.992706079004025740,	-0.992700049778260870,	-0.992694018070745860,	-0.992687983881495930,	-0.992681947210525830,	-0.992675908057851000,	-0.992669866423486420,	
+-0.992663822307447100,	-0.992657775709748220,	-0.992651726630404910,	-0.992645675069432350,	-0.992639621026845550,	-0.992633564502659720,	-0.992627505496889940,	-0.992621444009551430,	
+-0.992615380040659300,	-0.992609313590228750,	-0.992603244658274870,	-0.992597173244812890,	-0.992591099349858010,	-0.992585022973425320,	-0.992578944115530050,	-0.992572862776187500,	
+-0.992566778955412790,	-0.992560692653221110,	-0.992554603869627680,	-0.992548512604647830,	-0.992542418858296640,	-0.992536322630589330,	-0.992530223921541330,	-0.992524122731167750,	
+-0.992518019059483780,	-0.992511912906504870,	-0.992505804272246110,	-0.992499693156722820,	-0.992493579559950320,	-0.992487463481943940,	-0.992481344922718890,	-0.992475223882290370,	
+-0.992469100360673820,	-0.992462974357884550,	-0.992456845873937900,	-0.992450714908849060,	-0.992444581462633480,	-0.992438445535306470,	-0.992432307126883240,	-0.992426166237379340,	
+-0.992420022866809970,	-0.992413877015190570,	-0.992407728682536460,	-0.992401577868863070,	-0.992395424574185720,	-0.992389268798519740,	-0.992383110541880660,	-0.992376949804283810,	
+-0.992370786585744510,	-0.992364620886278410,	-0.992358452705900620,	-0.992352282044626670,	-0.992346108902472100,	-0.992339933279452250,	-0.992333755175582530,	-0.992327574590878500,	
+-0.992321391525355370,	-0.992315205979028890,	-0.992309017951914400,	-0.992302827444027310,	-0.992296634455383190,	-0.992290438985997450,	-0.992284241035885640,	-0.992278040605063190,	
+-0.992271837693545770,	-0.992265632301348570,	-0.992259424428487470,	-0.992253214074977690,	-0.992247001240834870,	-0.992240785926074560,	-0.992234568130712310,	-0.992228347854763660,	
+-0.992222125098244150,	-0.992215899861169310,	-0.992209672143554710,	-0.992203441945415880,	-0.992197209266768580,	-0.992190974107628130,	-0.992184736468010200,	-0.992178496347930540,	
+-0.992172253747404590,	-0.992166008666448110,	-0.992159761105076530,	-0.992153511063305520,	-0.992147258541150710,	-0.992141003538627890,	-0.992134746055752470,	-0.992128486092540120,	
+-0.992122223649006710,	-0.992115958725167670,	-0.992109691321038660,	-0.992103421436635550,	-0.992097149071973770,	-0.992090874227069210,	-0.992084596901937400,	-0.992078317096594110,	
+-0.992072034811054990,	-0.992065750045335810,	-0.992059462799452340,	-0.992053173073420110,	-0.992046880867255010,	-0.992040586180972680,	-0.992034289014588900,	-0.992027989368119420,	
+-0.992021687241579910,	-0.992015382634986230,	-0.992009075548354050,	-0.992002765981699230,	-0.991996453935037440,	-0.991990139408384540,	-0.991983822401756310,	-0.991977502915168510,	
+-0.991971180948637010,	-0.991964856502177470,	-0.991958529575805880,	-0.991952200169537890,	-0.991945868283389380,	-0.991939533917376210,	-0.991933197071514280,	-0.991926857745819350,	
+-0.991920515940307170,	-0.991914171654993850,	-0.991907824889894930,	-0.991901475645026620,	-0.991895123920404460,	-0.991888769716044670,	-0.991882413031962780,	-0.991876053868175010,	
+-0.991869692224697010,	-0.991863328101544760,	-0.991856961498734260,	-0.991850592416281370,	-0.991844220854201990,	-0.991837846812511970,	-0.991831470291227420,	-0.991825091290364110,	
+-0.991818709809938140,	-0.991812325849965370,	-0.991805939410461800,	-0.991799550491443420,	-0.991793159092926090,	-0.991786765214925920,	-0.991780368857458790,	-0.991773970020540800,	
+-0.991767568704187810,	-0.991761164908415930,	-0.991754758633241250,	-0.991748349878679550,	-0.991741938644747020,	-0.991735524931459560,	-0.991729108738833350,	-0.991722690066884400,	
+-0.991716268915628700,	-0.991709845285082330,	-0.991703419175261280,	-0.991696990586181770,	-0.991690559517859780,	-0.991684125970311300,	-0.991677689943552650,	-0.991671251437599710,	
+-0.991664810452468570,	-0.991658366988175440,	-0.991651921044736430,	-0.991645472622167620,	-0.991639021720485130,	-0.991632568339705030,	-0.991626112479843560,	-0.991619654140916800,	
+-0.991613193322940960,	-0.991606730025932030,	-0.991600264249906330,	-0.991593795994879960,	-0.991587325260869120,	-0.991580852047890040,	-0.991574376355958690,	-0.991567898185091500,	
+-0.991561417535304470,	-0.991554934406614020,	-0.991548448799036140,	-0.991541960712587160,	-0.991535470147283270,	-0.991528977103140700,	-0.991522481580175640,	-0.991515983578404430,	
+-0.991509483097843370,	-0.991502980138508460,	-0.991496474700416130,	-0.991489966783582590,	-0.991483456388024260,	-0.991476943513757150,	-0.991470428160797780,	-0.991463910329162260,	
+-0.991457390018867010,	-0.991450867229928260,	-0.991444341962362310,	-0.991437814216185600,	-0.991431283991414340,	-0.991424751288064840,	-0.991418216106153440,	-0.991411678445696440,	
+-0.991405138306710400,	-0.991398595689211400,	-0.991392050593215890,	-0.991385503018740400,	-0.991378952965801030,	-0.991372400434414320,	-0.991365845424596600,	-0.991359287936364300,	
+-0.991352727969733730,	-0.991346165524721320,	-0.991339600601343630,	-0.991333033199616850,	-0.991326463319557430,	-0.991319890961181890,	-0.991313316124506680,	-0.991306738809548120,	
+-0.991300159016322740,	-0.991293576744846970,	-0.991286991995137260,	-0.991280404767210020,	-0.991273815061081810,	-0.991267222876769050,	-0.991260628214288290,	-0.991254031073655840,	
+-0.991247431454888470,	-0.991240829358002400,	-0.991234224783014260,	-0.991227617729940610,	-0.991221008198797880,	-0.991214396189602610,	-0.991207781702371450,	-0.991201164737120720,	
+-0.991194545293867190,	-0.991187923372627180,	-0.991181298973417450,	-0.991174672096254430,	-0.991168042741154780,	-0.991161410908135030,	-0.991154776597211630,	-0.991148139808401440,	
+-0.991141500541720790,	-0.991134858797186440,	-0.991128214574814930,	-0.991121567874622910,	-0.991114918696626930,	-0.991108267040843650,	-0.991101612907289710,	-0.991094956295981770,	
+-0.991088297206936470,	-0.991081635640170380,	-0.991074971595700130,	-0.991068305073542600,	-0.991061636073714220,	-0.991054964596231770,	-0.991048290641111880,	-0.991041614208371340,	
+-0.991034935298026660,	-0.991028253910094750,	-0.991021570044592130,	-0.991014883701535560,	-0.991008194880941830,	-0.991001503582827570,	-0.990994809807209660,	-0.990988113554104650,	
+-0.990981414823529310,	-0.990974713615500490,	-0.990968009930034870,	-0.990961303767149300,	-0.990954595126860350,	-0.990947884009184990,	-0.990941170414139980,	-0.990934454341741880,	
+-0.990927735792007770,	-0.990921014764954310,	-0.990914291260598270,	-0.990907565278956510,	-0.990900836820045820,	-0.990894105883883050,	-0.990887372470485080,	-0.990880636579868580,	
+-0.990873898212050520,	-0.990867157367047780,	-0.990860414044877120,	-0.990853668245555430,	-0.990846919969099460,	-0.990840169215526310,	-0.990833415984852750,	-0.990826660277095540,	
+-0.990819902092271780,	-0.990813141430398230,	-0.990806378291491870,	-0.990799612675569490,	-0.990792844582648160,	-0.990786074012744660,	-0.990779300965875960,	-0.990772525442059070,	
+-0.990765747441310740,	-0.990758966963648180,	-0.990752184009088150,	-0.990745398577647650,	-0.990738610669343660,	-0.990731820284193150,	-0.990725027422213130,	-0.990718232083420470,	
+-0.990711434267832260,	-0.990704633975465490,	-0.990697831206337140,	-0.990691025960464210,	-0.990684218237863680,	-0.990677408038552640,	-0.990670595362547980,	-0.990663780209866900,	
+-0.990656962580526490,	-0.990650142474543530,	-0.990643319891935210,	-0.990636494832718650,	-0.990629667296910820,	-0.990622837284528820,	-0.990616004795589760,	-0.990609169830110710,	
+-0.990602332388108690,	-0.990595492469600880,	-0.990588650074604280,	-0.990581805203136100,	-0.990574957855213320,	-0.990568108030853270,	-0.990561255730072920,	-0.990554400952889380,	
+-0.990547543699319850,	-0.990540683969381440,	-0.990533821763091350,	-0.990526957080466790,	-0.990520089921524740,	-0.990513220286282530,	-0.990506348174757130,	-0.990499473586965990,	
+-0.990492596522926090,	-0.990485716982654860,	-0.990478834966169170,	-0.990471950473486460,	-0.990465063504623820,	-0.990458174059598570,	-0.990451282138427920,	-0.990444387741128970,	
+-0.990437490867719150,	-0.990430591518215550,	-0.990423689692635500,	-0.990416785390996090,	-0.990409878613314860,	-0.990402969359608920,	-0.990396057629895580,	-0.990389143424192040,	
+-0.990382226742515640,	-0.990375307584883680,	-0.990368385951313490,	-0.990361461841822280,	-0.990354535256427470,	-0.990347606195146280,	-0.990340674657996130,	-0.990333740644994240,	
+-0.990326804156158040,	-0.990319865191504830,	-0.990312923751051840,	-0.990305979834816720,	-0.990299033442816560,	-0.990292084575068790,	-0.990285133231590840,	-0.990278179412400040,	
+-0.990271223117513810,	-0.990264264346949590,	-0.990257303100724570,	-0.990250339378856430,	-0.990243373181362350,	-0.990236404508259890,	-0.990229433359566370,	-0.990222459735299320,	
+-0.990215483635476070,	-0.990208505060114150,	-0.990201524009230890,	-0.990194540482843940,	-0.990187554480970620,	-0.990180566003628360,	-0.990173575050834700,	-0.990166581622607070,	
+-0.990159585718963010,	-0.990152587339920070,	-0.990145586485495550,	-0.990138583155707130,	-0.990131577350572220,	-0.990124569070108370,	-0.990117558314333120,	-0.990110545083263900,	
+-0.990103529376918370,	-0.990096511195314060,	-0.990089490538468400,	-0.990082467406399050,	-0.990075441799123550,	-0.990068413716659430,	-0.990061383159024260,	-0.990054350126235660,	
+-0.990047314618311190,	-0.990040276635268390,	-0.990033236177124910,	-0.990026193243898400,	-0.990019147835606290,	-0.990012099952266470,	-0.990005049593896240,	-0.989997996760513480,	
+-0.989990941452135730,	-0.989983883668780650,	-0.989976823410465780,	-0.989969760677208880,	-0.989962695469027600,	-0.989955627785939600,	-0.989948557627962410,	-0.989941484995114030,	
+-0.989934409887411770,	-0.989927332304873510,	-0.989920252247517010,	-0.989913169715359810,	-0.989906084708419680,	-0.989898997226714370,	-0.989891907270261550,	-0.989884814839078970,	
+-0.989877719933184300,	-0.989870622552595390,	-0.989863522697329910,	-0.989856420367405620,	-0.989849315562840280,	-0.989842208283651660,	-0.989835098529857520,	-0.989827986301475620,	
+-0.989820871598523830,	-0.989813754421019710,	-0.989806634768981340,	-0.989799512642426380,	-0.989792388041372590,	-0.989785260965837850,	-0.989778131415839920,	-0.989770999391396680,	
+-0.989763864892525880,	-0.989756727919245520,	-0.989749588471573350,	-0.989742446549527140,	-0.989735302153124770,	-0.989728155282384340,	-0.989721005937323370,	-0.989713854117959870,	
+-0.989706699824311810,	-0.989699543056396960,	-0.989692383814233300,	-0.989685222097838600,	-0.989678057907230850,	-0.989670891242428020,	-0.989663722103448000,	-0.989656550490308540,	
+-0.989649376403027750,	-0.989642199841623600,	-0.989635020806113870,	-0.989627839296516650,	-0.989620655312849820,	-0.989613468855131240,	-0.989606279923379130,	-0.989599088517611250,	
+-0.989591894637845690,	-0.989584698284100340,	-0.989577499456393280,	-0.989570298154742510,	-0.989563094379165900,	-0.989555888129681650,	-0.989548679406307640,	-0.989541468209061970,	
+-0.989534254537962510,	-0.989527038393027580,	-0.989519819774274940,	-0.989512598681722810,	-0.989505375115389160,	-0.989498149075291990,	-0.989490920561449610,	-0.989483689573879780,	
+-0.989476456112600820,	-0.989469220177630620,	-0.989461981768987480,	-0.989454740886689390,	-0.989447497530754340,	-0.989440251701200650,	-0.989433003398046300,	-0.989425752621309380,	
+-0.989418499371008120,	-0.989411243647160710,	-0.989403985449785030,	-0.989396724778899510,	-0.989389461634522130,	-0.989382196016671100,	-0.989374927925364520,	-0.989367657360620710,	
+-0.989360384322457760,	-0.989353108810893780,	-0.989345830825947070,	-0.989338550367635850,	-0.989331267435978100,	-0.989323982030992250,	-0.989316694152696520,	-0.989309403801108990,	
+-0.989302110976247980,	-0.989294815678131600,	-0.989287517906778270,	-0.989280217662206200,	-0.989272914944433480,	-0.989265609753478550,	-0.989258302089359500,	-0.989250991952094760,	
+-0.989243679341702540,	-0.989236364258201050,	-0.989229046701608830,	-0.989221726671943860,	-0.989214404169224570,	-0.989207079193469290,	-0.989199751744696320,	-0.989192421822923880,	
+-0.989185089428170520,	-0.989177754560454430,	-0.989170417219793820,	-0.989163077406207350,	-0.989155735119713000,	-0.989148390360329420,	-0.989141043128074830,	-0.989133693422967750,	
+-0.989126341245026300,	-0.989118986594269000,	-0.989111629470714290,	-0.989104269874380490,	-0.989096907805286030,	-0.989089543263449330,	-0.989082176248888720,	-0.989074806761622630,	
+-0.989067434801669590,	-0.989060060369047920,	-0.989052683463776170,	-0.989045304085872660,	-0.989037922235355920,	-0.989030537912244270,	-0.989023151116556360,	-0.989015761848310640,	
+-0.989008370107525400,	-0.989000975894219310,	-0.988993579208410690,	-0.988986180050118180,	-0.988978778419360330,	-0.988971374316155340,	-0.988963967740522090,	-0.988956558692478780,	
+-0.988949147172044190,	-0.988941733179236620,	-0.988934316714074830,	-0.988926897776577160,	-0.988919476366762250,	-0.988912052484648640,	-0.988904626130254980,	-0.988897197303599710,	
+-0.988889766004701460,	-0.988882332233578800,	-0.988874895990250250,	-0.988867457274734460,	-0.988860016087050100,	-0.988852572427215690,	-0.988845126295249790,	-0.988837677691171150,	
+-0.988830226614998200,	-0.988822773066749820,	-0.988815317046444430,	-0.988807858554100800,	-0.988800397589737480,	-0.988792934153373220,	-0.988785468245026560,	-0.988777999864716260,	
+-0.988770529012460990,	-0.988763055688279380,	-0.988755579892190100,	-0.988748101624211890,	-0.988740620884363430,	-0.988733137672663350,	-0.988725651989130540,	-0.988718163833783530,	
+-0.988710673206641080,	-0.988703180107721960,	-0.988695684537045040,	-0.988688186494628750,	-0.988680685980492080,	-0.988673182994653570,	-0.988665677537132190,	-0.988658169607946610,	
+-0.988650659207115700,	-0.988643146334658000,	-0.988635630990592480,	-0.988628113174937930,	-0.988620592887713090,	-0.988613070128936730,	-0.988605544898627730,	-0.988598017196804730,	
+-0.988590487023486840,	-0.988582954378692700,	-0.988575419262441190,	-0.988567881674751070,	-0.988560341615641320,	-0.988552799085130610,	-0.988545254083238010,	-0.988537706609982300,	
+-0.988530156665382240,	-0.988522604249456820,	-0.988515049362224900,	-0.988507492003705250,	-0.988499932173916960,	-0.988492369872878920,	-0.988484805100609880,	-0.988477237857128820,	
+-0.988469668142454630,	-0.988462095956606280,	-0.988454521299602760,	-0.988446944171462950,	-0.988439364572205710,	-0.988431782501850040,	-0.988424197960414920,	-0.988416610947919330,	
+-0.988409021464382250,	-0.988401429509822570,	-0.988393835084259380,	-0.988386238187711540,	-0.988378638820198160,	-0.988371036981738120,	-0.988363432672350490,	-0.988355825892054280,	
+-0.988348216640868580,	-0.988340604918812260,	-0.988332990725904410,	-0.988325374062164140,	-0.988317754927610430,	-0.988310133322262360,	-0.988302509246138940,	-0.988294882699259250,	
+-0.988287253681642270,	-0.988279622193307230,	-0.988271988234273090,	-0.988264351804559070,	-0.988256712904184040,	-0.988249071533167320,	-0.988241427691527900,	-0.988233781379284970,	
+-0.988226132596457530,	-0.988218481343064780,	-0.988210827619125820,	-0.988203171424659740,	-0.988195512759685760,	-0.988187851624223070,	-0.988180188018290660,	-0.988172521941907860,	
+-0.988164853395093750,	-0.988157182377867430,	-0.988149508890248220,	-0.988141832932255220,	-0.988134154503907620,	-0.988126473605224650,	-0.988118790236225400,	-0.988111104396929290,	
+-0.988103416087355410,	-0.988095725307522990,	-0.988088032057451220,	-0.988080336337159420,	-0.988072638146666790,	-0.988064937485992440,	-0.988057234355155910,	-0.988049528754176180,	
+-0.988041820683072670,	-0.988034110141864600,	-0.988026397130571280,	-0.988018681649211920,	-0.988010963697805940,	-0.988003243276372460,	-0.987995520384930880,	-0.987987795023500540,	
+-0.987980067192100740,	-0.987972336890750700,	-0.987964604119469850,	-0.987956868878277490,	-0.987949131167192960,	-0.987941390986235680,	-0.987933648335424740,	-0.987925903214779800,	
+-0.987918155624320060,	-0.987910405564065060,	-0.987902653034033910,	-0.987894898034246130,	-0.987887140564721160,	-0.987879380625478310,	-0.987871618216537020,	-0.987863853337916710,	
+-0.987856085989636700,	-0.987848316171716530,	-0.987840543884175530,	-0.987832769127033220,	-0.987824991900309040,	-0.987817212204022300,	-0.987809430038192550,	-0.987801645402839100,	
+-0.987793858297981720,	-0.987786068723639610,	-0.987778276679832310,	-0.987770482166579370,	-0.987762685183900200,	-0.987754885731814360,	-0.987747083810341260,	-0.987739279419500460,	
+-0.987731472559311490,	-0.987723663229793770,	-0.987715851430966960,	-0.987708037162850490,	-0.987700220425463900,	-0.987692401218826840,	-0.987684579542958740,	-0.987676755397879140,	
+-0.987668928783607680,	-0.987661099700163910,	-0.987653268147567380,	-0.987645434125837720,	-0.987637597634994480,	-0.987629758675057200,	-0.987621917246045530,	-0.987614073347979130,	
+-0.987606226980877410,	-0.987598378144760260,	-0.987590526839647100,	-0.987582673065557580,	-0.987574816822511470,	-0.987566958110528300,	-0.987559096929627730,	-0.987551233279829410,	
+-0.987543367161152990,	-0.987535498573618110,	-0.987527627517244540,	-0.987519753992051940,	-0.987511877998059950,	-0.987503999535288220,	-0.987496118603756520,	-0.987488235203484390,	
+-0.987480349334491910,	-0.987472460996798420,	-0.987464570190423770,	-0.987456676915387740,	-0.987448781171709980,	-0.987440882959410240,	-0.987432982278508400,	-0.987425079129024000,	
+-0.987417173510977020,	-0.987409265424387010,	-0.987401354869273830,	-0.987393441845657250,	-0.987385526353557140,	-0.987377608392993160,	-0.987369687963985280,	-0.987361765066553040,	
+-0.987353839700716440,	-0.987345911866495230,	-0.987337981563909170,	-0.987330048792978250,	-0.987322113553722240,	-0.987314175846160880,	-0.987306235670314060,	-0.987298293026201760,	
+-0.987290347913843620,	-0.987282400333259650,	-0.987274450284469700,	-0.987266497767493530,	-0.987258542782351260,	-0.987250585329062510,	-0.987242625407647400,	-0.987234663018125680,	
+-0.987226698160517220,	-0.987218730834842130,	-0.987210761041120160,	-0.987202788779371400,	-0.987194814049615510,	-0.987186836851872700,	-0.987178857186162720,	-0.987170875052505560,	
+-0.987162890450921320,	-0.987154903381429750,	-0.987146913844051070,	-0.987138921838805030,	-0.987130927365711620,	-0.987122930424790930,	-0.987114931016062960,	-0.987106929139547670,	
+-0.987098924795264950,	-0.987090917983235010,	-0.987082908703477810,	-0.987074896956013250,	-0.987066882740861520,	-0.987058866058042490,	-0.987050846907576380,	-0.987042825289483170,	
+-0.987034801203782840,	-0.987026774650495490,	-0.987018745629641310,	-0.987010714141240090,	-0.987002680185312230,	-0.986994643761877620,	-0.986986604870956350,	-0.986978563512568740,	
+-0.986970519686734550,	-0.986962473393474090,	-0.986954424632807470,	-0.986946373404754880,	-0.986938319709336210,	-0.986930263546571870,	-0.986922204916481750,	-0.986914143819086150,	
+-0.986906080254405180,	-0.986898014222459150,	-0.986889945723267940,	-0.986881874756851960,	-0.986873801323231210,	-0.986865725422426010,	-0.986857647054456440,	-0.986849566219342720,	
+-0.986841482917105160,	-0.986833397147763860,	-0.986825308911339130,	-0.986817218207851070,	-0.986809125037319990,	-0.986801029399766110,	-0.986792931295209620,	-0.986784830723670850,	
+-0.986776727685170000,	-0.986768622179727270,	-0.986760514207362990,	-0.986752403768097470,	-0.986744290861950920,	-0.986736175488943660,	-0.986728057649095990,	-0.986719937342428130,	
+-0.986711814568960510,	-0.986703689328713220,	-0.986695561621706800,	-0.986687431447961450,	-0.986679298807497500,	-0.986671163700335250,	-0.986663026126495150,	-0.986654886085997610,	
+-0.986646743578862620,	-0.986638598605110940,	-0.986630451164762780,	-0.986622301257838340,	-0.986614148884358280,	-0.986605994044342790,	-0.986597836737812320,	-0.986589676964787280,	
+-0.986581514725288100,	-0.986573350019334990,	-0.986565182846948610,	-0.986557013208149260,	-0.986548841102957370,	-0.986540666531393380,	-0.986532489493477720,	-0.986524309989230800,	
+-0.986516128018673170,	-0.986507943581825140,	-0.986499756678707370,	-0.986491567309340180,	-0.986483375473743980,	-0.986475181171939440,	-0.986466984403946870,	-0.986458785169786910,	
+-0.986450583469479890,	-0.986442379303046460,	-0.986434172670507150,	-0.986425963571882390,	-0.986417752007192620,	-0.986409537976458580,	-0.986401321479700610,	-0.986393102516939350,	
+-0.986384881088195440,	-0.986376657193489210,	-0.986368430832841430,	-0.986360202006272500,	-0.986351970713803090,	-0.986343736955453740,	-0.986335500731244990,	-0.986327262041197580,	
+-0.986319020885331970,	-0.986310777263668890,	-0.986302531176228790,	-0.986294282623032430,	-0.986286031604100330,	-0.986277778119453160,	-0.986269522169111460,	-0.986261263753096080,	
+-0.986253002871427360,	-0.986244739524126280,	-0.986236473711213370,	-0.986228205432709280,	-0.986219934688634560,	-0.986211661479010070,	-0.986203385803856470,	-0.986195107663194290,	
+-0.986186827057044410,	-0.986178543985427480,	-0.986170258448364260,	-0.986161970445875280,	-0.986153679977981420,	-0.986145387044703340,	-0.986137091646061780,	-0.986128793782077520,	
+-0.986120493452771310,	-0.986112190658163800,	-0.986103885398275760,	-0.986095577673128170,	-0.986087267482741560,	-0.986078954827136700,	-0.986070639706334570,	-0.986062322120355830,	
+-0.986054002069221220,	-0.986045679552951640,	-0.986037354571567830,	-0.986029027125090660,	-0.986020697213540910,	-0.986012364836939440,	-0.986004029995307120,	-0.985995692688664600,	
+-0.985987352917032880,	-0.985979010680432920,	-0.985970665978885270,	-0.985962318812411030,	-0.985953969181030950,	-0.985945617084765910,	-0.985937262523636890,	-0.985928905497664760,	
+-0.985920546006870290,	-0.985912184051274450,	-0.985903819630898240,	-0.985895452745762400,	-0.985887083395887930,	-0.985878711581295810,	-0.985870337302006900,	-0.985861960558042090,	
+-0.985853581349422360,	-0.985845199676168790,	-0.985836815538302160,	-0.985828428935843440,	-0.985820039868813720,	-0.985811648337233890,	-0.985803254341124920,	-0.985794857880507800,	
+-0.985786458955403620,	-0.985778057565833250,	-0.985769653711817680,	-0.985761247393378000,	-0.985752838610535200,	-0.985744427363310360,	-0.985736013651724470,	-0.985727597475798410,	
+-0.985719178835553490,	-0.985710757731010580,	-0.985702334162190770,	-0.985693908129115060,	-0.985685479631804640,	-0.985677048670280500,	-0.985668615244563840,	-0.985660179354675540,	
+-0.985651741000636790,	-0.985643300182468710,	-0.985634856900192370,	-0.985626411153828990,	-0.985617962943399430,	-0.985609512268925010,	-0.985601059130426840,	-0.985592603527926100,	
+-0.985584145461443680,	-0.985575684931001010,	-0.985567221936619050,	-0.985558756478319140,	-0.985550288556122260,	-0.985541818170049710,	-0.985533345320122600,	-0.985524870006362130,	
+-0.985516392228789400,	-0.985507911987425820,	-0.985499429282292390,	-0.985490944113410320,	-0.985482456480801020,	-0.985473966384485480,	-0.985465473824485130,	-0.985456978800821060,	
+-0.985448481313514480,	-0.985439981362586700,	-0.985431478948059050,	-0.985422974069952720,	-0.985414466728288920,	-0.985405956923088850,	-0.985397444654373960,	-0.985388929922165540,	
+-0.985380412726484690,	-0.985371893067352840,	-0.985363370944791210,	-0.985354846358821200,	-0.985346319309464040,	-0.985337789796741140,	-0.985329257820673820,	-0.985320723381283290,	
+-0.985312186478590870,	-0.985303647112618090,	-0.985295105283386150,	-0.985286560990916490,	-0.985278014235230310,	-0.985269465016349270,	-0.985260913334294440,	-0.985252359189087380,	
+-0.985243802580749390,	-0.985235243509301920,	-0.985226681974766370,	-0.985218117977164080,	-0.985209551516516460,	-0.985200982592844940,	-0.985192411206171070,	-0.985183837356516160,	
+-0.985175261043901520,	-0.985166682268348910,	-0.985158101029879440,	-0.985149517328514860,	-0.985140931164276370,	-0.985132342537185620,	-0.985123751447264050,	-0.985115157894532970,	
+-0.985106561879014130,	-0.985097963400728750,	-0.985089362459698580,	-0.985080759055944940,	-0.985072153189489490,	-0.985063544860353520,	-0.985054934068558820,	-0.985046320814126690,	
+-0.985037705097078780,	-0.985029086917436620,	-0.985020466275221770,	-0.985011843170455760,	-0.985003217603160120,	-0.984994589573356390,	-0.984985959081066230,	-0.984977326126311170,	
+-0.984968690709112750,	-0.984960052829492730,	-0.984951412487472420,	-0.984942769683073700,	-0.984934124416318000,	-0.984925476687227070,	-0.984916826495822350,	-0.984908173842125590,	
+-0.984899518726158440,	-0.984890861147942440,	-0.984882201107499240,	-0.984873538604850610,	-0.984864873640018180,	-0.984856206213023500,	-0.984847536323888330,	-0.984838863972634320,	
+-0.984830189159283110,	-0.984821511883856470,	-0.984812832146376050,	-0.984804149946863490,	-0.984795465285340570,	-0.984786778161829020,	-0.984778088576350520,	-0.984769396528926810,	
+-0.984760702019579660,	-0.984752005048330710,	-0.984743305615201740,	-0.984734603720214490,	-0.984725899363390720,	-0.984717192544752210,	-0.984708483264320700,	-0.984699771522118070,	
+-0.984691057318165970,	-0.984682340652486170,	-0.984673621525100630,	-0.984664899936030900,	-0.984656175885299080,	-0.984647449372926700,	-0.984638720398935630,	-0.984629988963347970,	
+-0.984621255066185140,	-0.984612518707469350,	-0.984603779887222140,	-0.984595038605465490,	-0.984586294862221270,	-0.984577548657511350,	-0.984568799991357490,	-0.984560048863781680,	
+-0.984551295274805670,	-0.984542539224451560,	-0.984533780712741000,	-0.984525019739695970,	-0.984516256305338460,	-0.984507490409690320,	-0.984498722052773330,	-0.984489951234609690,	
+-0.984481177955221050,	-0.984472402214629510,	-0.984463624012857030,	-0.984454843349925390,	-0.984446060225856790,	-0.984437274640672880,	-0.984428486594395860,	-0.984419696087047600,	
+-0.984410903118650090,	-0.984402107689225310,	-0.984393309798795360,	-0.984384509447382090,	-0.984375706635007510,	-0.984366901361693690,	-0.984358093627462630,	-0.984349283432336300,	
+-0.984340470776336800,	-0.984331655659485990,	-0.984322838081806210,	-0.984314018043319190,	-0.984305195544047270,	-0.984296370584012310,	-0.984287543163236410,	-0.984278713281741660,	
+-0.984269880939550150,	-0.984261046136683860,	-0.984252208873165000,	-0.984243369149015670,	-0.984234526964257840,	-0.984225682318913720,	-0.984216835213005400,	-0.984207985646555090,	
+-0.984199133619584670,	-0.984190279132116430,	-0.984181422184172590,	-0.984172562775775140,	-0.984163700906946270,	-0.984154836577708190,	-0.984145969788082890,	-0.984137100538092780,	
+-0.984128228827759970,	-0.984119354657106430,	-0.984110478026154590,	-0.984101598934926550,	-0.984092717383444620,	-0.984083833371730780,	-0.984074946899807350,	-0.984066057967696530,	
+-0.984057166575420640,	-0.984048272723001770,	-0.984039376410462350,	-0.984030477637824360,	-0.984021576405110230,	-0.984012672712342160,	-0.984003766559542360,	-0.983994857946733140,	
+-0.983985946873936920,	-0.983977033341175700,	-0.983968117348471890,	-0.983959198895847820,	-0.983950277983325790,	-0.983941354610928020,	-0.983932428778676820,	-0.983923500486594600,	
+-0.983914569734703590,	-0.983905636523026320,	-0.983896700851584760,	-0.983887762720401570,	-0.983878822129498840,	-0.983869879078899220,	-0.983860933568624810,	-0.983851985598698130,	
+-0.983843035169141400,	-0.983834082279977150,	-0.983825126931227590,	-0.983816169122915360,	-0.983807208855062560,	-0.983798246127691840,	-0.983789280940825520,	-0.983780313294486010,	
+-0.983771343188695640,	-0.983762370623476930,	-0.983753395598852220,	-0.983744418114844140,	-0.983735438171475020,	-0.983726455768767270,	-0.983717470906743330,	-0.983708483585425730,	
+-0.983699493804837010,	-0.983690501564999490,	-0.983681506865935700,	-0.983672509707668170,	-0.983663510090219350,	-0.983654508013611760,	-0.983645503477867940,	-0.983636496483010330,	
+-0.983627487029061440,	-0.983618475116043940,	-0.983609460743980150,	-0.983600443912892700,	-0.983591424622804240,	-0.983582402873737220,	-0.983573378665714040,	-0.983564351998757580,	
+-0.983555322872890160,	-0.983546291288134420,	-0.983537257244513020,	-0.983528220742048380,	-0.983519181780763250,	-0.983510140360680190,	-0.983501096481821710,	-0.983492050144210590,	
+-0.983483001347869260,	-0.983473950092820460,	-0.983464896379086740,	-0.983455840206690860,	-0.983446781575655240,	-0.983437720486002860,	-0.983428656937756050,	-0.983419590930937670,	
+-0.983410522465570260,	-0.983401451541676570,	-0.983392378159279160,	-0.983383302318400880,	-0.983374224019064380,	-0.983365143261292320,	-0.983356060045107340,	-0.983346974370532200,	
+-0.983337886237589660,	-0.983328795646302490,	-0.983319702596693210,	-0.983310607088784700,	-0.983301509122599730,	-0.983292408698160920,	-0.983283305815491170,	-0.983274200474613000,	
+-0.983265092675549510,	-0.983255982418323130,	-0.983246869702956940,	-0.983237754529473480,	-0.983228636897895750,	-0.983219516808246260,	-0.983210394260548020,	-0.983201269254823870,	
+-0.983192141791096490,	-0.983183011869388830,	-0.983173879489723570,	-0.983164744652123670,	-0.983155607356611890,	-0.983146467603211010,	-0.983137325391943980,	-0.983128180722833810,	
+-0.983119033595903020,	-0.983109884011174720,	-0.983100731968671650,	-0.983091577468416800,	-0.983082420510432930,	-0.983073261094743130,	-0.983064099221370060,	-0.983054934890336800,	
+-0.983045768101666220,	-0.983036598855381190,	-0.983027427151504600,	-0.983018252990059520,	-0.983009076371068820,	-0.982999897294555390,	-0.982990715760542310,	-0.982981531769052340,	
+-0.982972345320108580,	-0.982963156413733890,	-0.982953965049951470,	-0.982944771228783990,	-0.982935574950254630,	-0.982926376214386280,	-0.982917175021202130,	-0.982907971370724940,	
+-0.982898765262977810,	-0.982889556697983830,	-0.982880345675765880,	-0.982871132196347140,	-0.982861916259750500,	-0.982852697865999160,	-0.982843477015115980,	-0.982834253707124180,	
+-0.982825027942046630,	-0.982815799719906620,	-0.982806569040727160,	-0.982797335904531220,	-0.982788100311341890,	-0.982778862261182380,	-0.982769621754075670,	-0.982760378790044960,	
+-0.982751133369113240,	-0.982741885491303700,	-0.982732635156639440,	-0.982723382365143670,	-0.982714127116839360,	-0.982704869411749730,	-0.982695609249897960,	-0.982686346631307160,	
+-0.982677081556000530,	-0.982667814024001160,	-0.982658544035332260,	-0.982649271590016920,	-0.982639996688078550,	-0.982630719329540050,	-0.982621439514424820,	-0.982612157242755970,	
+-0.982602872514556800,	-0.982593585329850420,	-0.982584295688660010,	-0.982575003591008910,	-0.982565709036920310,	-0.982556412026417410,	-0.982547112559523540,	-0.982537810636261780,	
+-0.982528506256655660,	-0.982519199420728070,	-0.982509890128502650,	-0.982500578380002490,	-0.982491264175250790,	-0.982481947514270980,	-0.982472628397086270,	-0.982463306823720070,	
+-0.982453982794195490,	-0.982444656308536060,	-0.982435327366764870,	-0.982425995968905450,	-0.982416662114981020,	-0.982407325805015000,	-0.982397987039030580,	-0.982388645817051210,	
+-0.982379302139100300,	-0.982369956005201050,	-0.982360607415376900,	-0.982351256369651260,	-0.982341902868047570,	-0.982332546910589020,	-0.982323188497299050,	-0.982313827628201190,	
+-0.982304464303318750,	-0.982295098522675160,	-0.982285730286293850,	-0.982276359594198120,	-0.982266986446411640,	-0.982257610842957600,	-0.982248232783859530,	-0.982238852269140870,	
+-0.982229469298825150,	-0.982220083872935690,	-0.982210695991496020,	-0.982201305654529570,	-0.982191912862059980,	-0.982182517614110460,	-0.982173119910704770,	-0.982163719751866230,	
+-0.982154317137618470,	-0.982144912067984820,	-0.982135504542988920,	-0.982126094562654210,	-0.982116682127004310,	-0.982107267236062790,	-0.982097849889852940,	-0.982088430088398520,	
+-0.982079007831723080,	-0.982069583119850150,	-0.982060155952803160,	-0.982050726330605860,	-0.982041294253281680,	-0.982031859720854270,	-0.982022422733347280,	-0.982012983290784240,	
+-0.982003541393188570,	-0.981994097040584270,	-0.981984650232994530,	-0.981975200970443330,	-0.981965749252953990,	-0.981956295080550380,	-0.981946838453256030,	-0.981937379371094600,	
+-0.981927917834089610,	-0.981918453842264950,	-0.981908987395644030,	-0.981899518494250720,	-0.981890047138108570,	-0.981880573327241320,	-0.981871097061672750,	-0.981861618341426270,	
+-0.981852137166525860,	-0.981842653536995070,	-0.981833167452857650,	-0.981823678914137240,	-0.981814187920857730,	-0.981804694473042750,	-0.981795198570715950,	-0.981785700213901210,	
+-0.981776199402622280,	-0.981766696136902710,	-0.981757190416766570,	-0.981747682242237300,	-0.981738171613338870,	-0.981728658530095060,	-0.981719142992529600,	-0.981709625000666160,	
+-0.981700104554528830,	-0.981690581654141140,	-0.981681056299526960,	-0.981671528490710270,	-0.981661998227714610,	-0.981652465510564070,	-0.981642930339282290,	-0.981633392713893270,	
+-0.981623852634420760,	-0.981614310100888510,	-0.981604765113320620,	-0.981595217671740740,	-0.981585667776172840,	-0.981576115426640810,	-0.981566560623168380,	-0.981557003365779670,	
+-0.981547443654498310,	-0.981537881489348510,	-0.981528316870353910,	-0.981518749797538500,	-0.981509180270926260,	-0.981499608290541060,	-0.981490033856406760,	-0.981480456968547470,	
+-0.981470877626987040,	-0.981461295831749460,	-0.981451711582858490,	-0.981442124880338330,	-0.981432535724212960,	-0.981422944114506040,	-0.981413350051241970,	-0.981403753534444420,	
+-0.981394154564137480,	-0.981384553140345120,	-0.981374949263091430,	-0.981365342932400410,	-0.981355734148295910,	-0.981346122910802140,	-0.981336509219943090,	-0.981326893075742830,	
+-0.981317274478225140,	-0.981307653427414440,	-0.981298029923334590,	-0.981288403966009580,	-0.981278775555463610,	-0.981269144691720660,	-0.981259511374804940,	-0.981249875604740420,	
+-0.981240237381551080,	-0.981230596705261360,	-0.981220953575895010,	-0.981211307993476330,	-0.981201659958029330,	-0.981192009469578190,	-0.981182356528147000,	-0.981172701133759980,	
+-0.981163043286441220,	-0.981153382986214790,	-0.981143720233104920,	-0.981134055027135800,	-0.981124387368331520,	-0.981114717256716170,	-0.981105044692314190,	-0.981095369675149430,	
+-0.981085692205246440,	-0.981076012282629080,	-0.981066329907321680,	-0.981056645079348530,	-0.981046957798733740,	-0.981037268065501510,	-0.981027575879676260,	-0.981017881241281970,	
+-0.981008184150342970,	-0.980998484606883440,	-0.980988782610927810,	-0.980979078162500180,	-0.980969371261624870,	-0.980959661908326170,	-0.980949950102628310,	-0.980940235844555470,	
+-0.980930519134132100,	-0.980920799971382480,	-0.980911078356330850,	-0.980901354289001490,	-0.980891627769418740,	-0.980881898797606900,	-0.980872167373590400,	-0.980862433497393440,	
+-0.980852697169040330,	-0.980842958388555510,	-0.980833217155963390,	-0.980823473471288180,	-0.980813727334554190,	-0.980803978745785950,	-0.980794227705007790,	-0.980784474212244020,	
+-0.980774718267519050,	-0.980764959870857430,	-0.980755199022283250,	-0.980745435721821160,	-0.980735669969495350,	-0.980725901765330480,	-0.980716131109350850,	-0.980706358001580900,	
+-0.980696582442045050,	-0.980686804430767720,	-0.980677023967773340,	-0.980667241053086450,	-0.980657455686731460,	-0.980647667868732810,	-0.980637877599115030,	-0.980628084877902540,	
+-0.980618289705119880,	-0.980608492080791370,	-0.980598692004941760,	-0.980588889477595370,	-0.980579084498776730,	-0.980569277068510380,	-0.980559467186820970,	-0.980549654853732690,	
+-0.980539840069270420,	-0.980530022833458470,	-0.980520203146321490,	-0.980510381007884010,	-0.980500556418170580,	-0.980490729377205830,	-0.980480899885014080,	-0.980471067941620200,	
+-0.980461233547048620,	-0.980451396701323970,	-0.980441557404470920,	-0.980431715656513880,	-0.980421871457477500,	-0.980412024807386540,	-0.980402175706265420,	-0.980392324154139020,	
+-0.980382470151031640,	-0.980372613696968150,	-0.980362754791973100,	-0.980352893436071240,	-0.980343029629287100,	-0.980333163371645330,	-0.980323294663170810,	-0.980313423503887840,	
+-0.980303549893821510,	-0.980293673832996150,	-0.980283795321436720,	-0.980273914359167780,	-0.980264030946214060,	-0.980254145082600110,	-0.980244256768351030,	-0.980234366003491120,	
+-0.980224472788045480,	-0.980214577122038520,	-0.980204679005495130,	-0.980194778438440050,	-0.980184875420898050,	-0.980174969952893880,	-0.980165062034452310,	-0.980155151665597970,	
+-0.980145238846355850,	-0.980135323576750590,	-0.980125405856806960,	-0.980115485686549940,	-0.980105563066004160,	-0.980095637995194500,	-0.980085710474145610,	-0.980075780502882580,	
+-0.980065848081430050,	-0.980055913209813000,	-0.980045975888055980,	-0.980036036116184170,	-0.980026093894222240,	-0.980016149222195040,	-0.980006202100127450,	-0.979996252528044450,	
+-0.979986300505970800,	-0.979976346033931360,	-0.979966389111951000,	-0.979956429740054700,	-0.979946467918267340,	-0.979936503646613890,	-0.979926536925119110,	-0.979916567753807980,	
+-0.979906596132705480,	-0.979896622061836360,	-0.979886645541225840,	-0.979876666570898560,	-0.979866685150879710,	-0.979856701281194180,	-0.979846714961866820,	-0.979836726192922720,	
+-0.979826734974386770,	-0.979816741306284040,	-0.979806745188639420,	-0.979796746621477980,	-0.979786745604824590,	-0.979776742138704360,	-0.979766736223142360,	-0.979756727858163370,	
+-0.979746717043792680,	-0.979736703780055170,	-0.979726688066975940,	-0.979716669904579950,	-0.979706649292892200,	-0.979696626231937980,	-0.979686600721742070,	-0.979676572762329780,	
+-0.979666542353725970,	-0.979656509495955840,	-0.979646474189044380,	-0.979636436433016790,	-0.979626396227898040,	-0.979616353573713460,	-0.979606308470487800,	-0.979596260918246480,	
+-0.979586210917014480,	-0.979576158466817000,	-0.979566103567679040,	-0.979556046219625890,	-0.979545986422682650,	-0.979535924176874300,	-0.979525859482226260,	-0.979515792338763510,	
+-0.979505722746511380,	-0.979495650705494820,	-0.979485576215739280,	-0.979475499277269730,	-0.979465419890111380,	-0.979455338054289530,	-0.979445253769829380,	-0.979435167036756040,	
+-0.979425077855094810,	-0.979414986224870780,	-0.979404892146109370,	-0.979394795618835690,	-0.979384696643075150,	-0.979374595218852730,	-0.979364491346193860,	-0.979354385025123730,	
+-0.979344276255667780,	-0.979334165037850980,	-0.979324051371698760,	-0.979313935257236530,	-0.979303816694489400,	-0.979293695683482790,	-0.979283572224241890,	-0.979273446316792030,	
+-0.979263317961158620,	-0.979253187157366870,	-0.979243053905442080,	-0.979232918205409810,	-0.979222780057295130,	-0.979212639461123580,	-0.979202496416920360,	-0.979192350924711020,	
+-0.979182202984520630,	-0.979172052596374850,	-0.979161899760298880,	-0.979151744476318250,	-0.979141586744458170,	-0.979131426564744170,	-0.979121263937201560,	-0.979111098861855880,	
+-0.979100931338732330,	-0.979090761367856550,	-0.979080588949253870,	-0.979070414082949590,	-0.979060236768969470,	-0.979050057007338600,	-0.979039874798082630,	-0.979029690141226980,	
+-0.979019503036797190,	-0.979009313484818570,	-0.978999121485316650,	-0.978988927038316860,	-0.978978730143844840,	-0.978968530801926030,	-0.978958329012585840,	-0.978948124775849800,	
+-0.978937918091743580,	-0.978927708960292460,	-0.978917497381522010,	-0.978907283355457960,	-0.978897066882125520,	-0.978886847961550570,	-0.978876626593758400,	-0.978866402778774790,	
+-0.978856176516625040,	-0.978845947807334920,	-0.978835716650929940,	-0.978825483047435660,	-0.978815246996877610,	-0.978805008499281540,	-0.978794767554672870,	-0.978784524163077370,	
+-0.978774278324520460,	-0.978764030039028010,	-0.978753779306625330,	-0.978743526127338280,	-0.978733270501192300,	-0.978723012428213250,	-0.978712751908426660,	-0.978702488941858180,	
+-0.978692223528533470,	-0.978681955668478150,	-0.978671685361718110,	-0.978661412608278660,	-0.978651137408185770,	-0.978640859761465090,	-0.978630579668142150,	-0.978620297128242830,	
+-0.978610012141792770,	-0.978599724708817620,	-0.978589434829343240,	-0.978579142503395170,	-0.978568847730999390,	-0.978558550512181440,	-0.978548250846967060,	-0.978537948735382020,	
+-0.978527644177452190,	-0.978517337173203220,	-0.978507027722660960,	-0.978496715825851070,	-0.978486401482799420,	-0.978476084693531760,	-0.978465765458073840,	-0.978455443776451550,	
+-0.978445119648690630,	-0.978434793074816960,	-0.978424464054856280,	-0.978414132588834470,	-0.978403798676777290,	-0.978393462318710600,	-0.978383123514660280,	-0.978372782264652190,	
+-0.978362438568712080,	-0.978352092426865940,	-0.978341743839139410,	-0.978331392805558700,	-0.978321039326149440,	-0.978310683400937630,	-0.978300325029949010,	-0.978289964213209680,	
+-0.978279600950745400,	-0.978269235242582020,	-0.978258867088745760,	-0.978248496489262150,	-0.978238123444157390,	-0.978227747953457350,	-0.978217370017187890,	-0.978206989635375000,	
+-0.978196606808044660,	-0.978186221535222720,	-0.978175833816935290,	-0.978165443653208340,	-0.978155051044067750,	-0.978144655989539480,	-0.978134258489649630,	-0.978123858544424070,	
+-0.978113456153888890,	-0.978103051318070070,	-0.978092644036993590,	-0.978082234310685530,	-0.978071822139171880,	-0.978061407522478720,	-0.978050990460632040,	-0.978040570953657820,	
+-0.978030149001582250,	-0.978019724604431210,	-0.978009297762230890,	-0.977998868475007390,	-0.977988436742786680,	-0.977978002565594860,	-0.977967565943458130,	-0.977957126876402350,	
+-0.977946685364453840,	-0.977936241407638570,	-0.977925795005982760,	-0.977915346159512370,	-0.977904894868253720,	-0.977894441132232780,	-0.977883984951475660,	-0.977873526326008660,	
+-0.977863065255857870,	-0.977852601741049380,	-0.977842135781609390,	-0.977831667377564000,	-0.977821196528939510,	-0.977810723235762010,	-0.977800247498057830,	-0.977789769315852820,	
+-0.977779288689173520,	-0.977768805618045910,	-0.977758320102496410,	-0.977747832142551010,	-0.977737341738236120,	-0.977726848889577730,	-0.977716353596602360,	-0.977705855859336000,	
+-0.977695355677805080,	-0.977684853052035780,	-0.977674347982054210,	-0.977663840467886900,	-0.977653330509559940,	-0.977642818107099740,	-0.977632303260532410,	-0.977621785969884360,	
+-0.977611266235181800,	-0.977600744056451140,	-0.977590219433718600,	-0.977579692367010480,	-0.977569162856353090,	-0.977558630901772860,	-0.977548096503296100,	-0.977537559660949020,	
+-0.977527020374758030,	-0.977516478644749550,	-0.977505934470949800,	-0.977495387853385300,	-0.977484838792082260,	-0.977474287287067200,	-0.977463733338366340,	-0.977453176946006200,	
+-0.977442618110013100,	-0.977432056830413450,	-0.977421493107233700,	-0.977410926940500140,	-0.977400358330239310,	-0.977389787276477630,	-0.977379213779241420,	-0.977368637838557210,	
+-0.977358059454451420,	-0.977347478626950370,	-0.977336895356080700,	-0.977326309641868840,	-0.977315721484341200,	-0.977305130883524110,	-0.977294537839444310,	-0.977283942352128230,	
+-0.977273344421602190,	-0.977262744047892820,	-0.977252141231026660,	-0.977241535971030030,	-0.977230928267929570,	-0.977220318121751810,	-0.977209705532523290,	-0.977199090500270540,	
+-0.977188473025019990,	-0.977177853106798280,	-0.977167230745631940,	-0.977156605941547520,	-0.977145978694571540,	-0.977135349004730760,	-0.977124716872051490,	-0.977114082296560380,	
+-0.977103445278284190,	-0.977092805817249330,	-0.977082163913482460,	-0.977071519567010220,	-0.977060872777859020,	-0.977050223546055860,	-0.977039571871627040,	-0.977028917754599210,	
+-0.977018261194999240,	-0.977007602192853540,	-0.976996940748188770,	-0.976986276861031790,	-0.976975610531409020,	-0.976964941759347230,	-0.976954270544873160,	-0.976943596888013350,	
+-0.976932920788794570,	-0.976922242247243440,	-0.976911561263386740,	-0.976900877837251100,	-0.976890191968863400,	-0.976879503658250050,	-0.976868812905438030,	-0.976858119710454000,	
+-0.976847424073324590,	-0.976836725994076670,	-0.976826025472737000,	-0.976815322509332120,	-0.976804617103888990,	-0.976793909256434390,	-0.976783198966994950,	-0.976772486235597540,	
+-0.976761771062268910,	-0.976751053447035830,	-0.976740333389925160,	-0.976729610890963660,	-0.976718885950178080,	-0.976708158567595410,	-0.976697428743242170,	-0.976686696477145460,	
+-0.976675961769331910,	-0.976665224619828630,	-0.976654485028662140,	-0.976643742995859540,	-0.976632998521447470,	-0.976622251605453020,	-0.976611502247902830,	-0.976600750448824000,	
+-0.976589996208243160,	-0.976579239526187410,	-0.976568480402683630,	-0.976557718837758550,	-0.976546954831439160,	-0.976536188383752450,	-0.976525419494725270,	-0.976514648164384490,	
+-0.976503874392757100,	-0.976493098179870070,	-0.976482319525750260,	-0.976471538430424670,	-0.976460754893920260,	-0.976449968916263900,	-0.976439180497482680,	-0.976428389637603370,	
+-0.976417596336653260,	-0.976406800594659010,	-0.976396002411647920,	-0.976385201787646650,	-0.976374398722682500,	-0.976363593216782340,	-0.976352785269973160,	-0.976341974882282030,	
+-0.976331162053735930,	-0.976320346784362080,	-0.976309529074187220,	-0.976298708923238560,	-0.976287886331543060,	-0.976277061299127950,	-0.976266233826020180,	-0.976255403912246860,	
+-0.976244571557834950,	-0.976233736762811670,	-0.976222899527203980,	-0.976212059851039090,	-0.976201217734343980,	-0.976190373177145960,	-0.976179526179471900,	-0.976168676741349000,	
+-0.976157824862804450,	-0.976146970543865340,	-0.976136113784558890,	-0.976125254584912060,	-0.976114392944952170,	-0.976103528864706190,	-0.976092662344201440,	-0.976081793383465010,	
+-0.976070921982524210,	-0.976060048141405900,	-0.976049171860137620,	-0.976038293138746350,	-0.976027411977259400,	-0.976016528375703960,	-0.976005642334107140,	-0.975994753852496230,	
+-0.975983862930898450,	-0.975972969569340880,	-0.975962073767851050,	-0.975951175526455940,	-0.975940274845182860,	-0.975929371724059250,	-0.975918466163112060,	-0.975907558162368850,	
+-0.975896647721856580,	-0.975885734841602790,	-0.975874819521634680,	-0.975863901761979460,	-0.975852981562664530,	-0.975842058923717110,	-0.975831133845164620,	-0.975820206327034260,	
+-0.975809276369353330,	-0.975798343972149260,	-0.975787409135449260,	-0.975776471859280850,	-0.975765532143671120,	-0.975754589988647720,	-0.975743645394237750,	-0.975732698360468720,	
+-0.975721748887367850,	-0.975710796974962660,	-0.975699842623280470,	-0.975688885832348700,	-0.975677926602194770,	-0.975666964932845880,	-0.975656000824329680,	-0.975645034276673480,	
+-0.975634065289904710,	-0.975623093864050660,	-0.975612119999138990,	-0.975601143695197020,	-0.975590164952252150,	-0.975579183770331810,	-0.975568200149463660,	-0.975557214089674880,	
+-0.975546225590993130,	-0.975535234653445830,	-0.975524241277060390,	-0.975513245461864350,	-0.975502247207885140,	-0.975491246515150510,	-0.975480243383687550,	-0.975469237813524130,	
+-0.975458229804687550,	-0.975447219357205460,	-0.975436206471105180,	-0.975425191146414460,	-0.975414173383160830,	-0.975403153181371720,	-0.975392130541074650,	-0.975381105462297390,	
+-0.975370077945067250,	-0.975359047989411980,	-0.975348015595359110,	-0.975336980762936180,	-0.975325943492170720,	-0.975314903783090490,	-0.975303861635723020,	-0.975292817050095850,	
+-0.975281770026236620,	-0.975270720564172970,	-0.975259668663932540,	-0.975248614325543000,	-0.975237557549031850,	-0.975226498334426760,	-0.975215436681755590,	-0.975204372591045640,	
+-0.975193306062324900,	-0.975182237095620800,	-0.975171165690961180,	-0.975160091848373600,	-0.975149015567885800,	-0.975137936849525430,	-0.975126855693320250,	-0.975115772099298010,	
+-0.975104686067486240,	-0.975093597597912810,	-0.975082506690605370,	-0.975071413345591550,	-0.975060317562899350,	-0.975049219342556280,	-0.975038118684590120,	-0.975027015589028820,	
+-0.975015910055899830,	-0.975004802085231210,	-0.974993691677050410,	-0.974982578831385500,	-0.974971463548264140,	-0.974960345827714070,	-0.974949225669763160,	-0.974938103074439290,	
+-0.974926978041769980,	-0.974915850571783320,	-0.974904720664507060,	-0.974893588319968970,	-0.974882453538196800,	-0.974871316319218640,	-0.974860176663062130,	-0.974849034569755250,	
+-0.974837890039325750,	-0.974826743071801390,	-0.974815593667210380,	-0.974804441825580240,	-0.974793287546939060,	-0.974782130831314710,	-0.974770971678734940,	-0.974759810089227740,	
+-0.974748646062821080,	-0.974737479599542820,	-0.974726310699420840,	-0.974715139362483000,	-0.974703965588757380,	-0.974692789378271860,	-0.974681610731054300,	-0.974670429647132800,	
+-0.974659246126535210,	-0.974648060169289510,	-0.974636871775423570,	-0.974625680944965490,	-0.974614487677943230,	-0.974603291974384780,	-0.974592093834318110,	-0.974580893257771200,	
+-0.974569690244771910,	-0.974558484795348570,	-0.974547276909528910,	-0.974536066587341150,	-0.974524853828813150,	-0.974513638633973110,	-0.974502421002848900,	-0.974491200935468700,	
+-0.974479978431860410,	-0.974468753492052200,	-0.974457526116072170,	-0.974446296303948300,	-0.974435064055708570,	-0.974423829371381390,	-0.974412592250994410,	-0.974401352694576170,	
+-0.974390110702154420,	-0.974378866273757360,	-0.974367619409413190,	-0.974356370109149990,	-0.974345118372995870,	-0.974333864200978890,	-0.974322607593127280,	-0.974311348549469210,	
+-0.974300087070032680,	-0.974288823154846000,	-0.974277556803937240,	-0.974266288017334610,	-0.974255016795066210,	-0.974243743137160330,	-0.974232467043645080,	-0.974221188514548640,	
+-0.974209907549899220,	-0.974198624149725020,	-0.974187338314054350,	-0.974176050042915190,	-0.974164759336336060,	-0.974153466194344950,	-0.974142170616970060,	-0.974130872604239920,	
+-0.974119572156182500,	-0.974108269272826230,	-0.974096963954199200,	-0.974085656200329940,	-0.974074346011246320,	-0.974063033386976970,	-0.974051718327550000,	-0.974040400832993700,	
+-0.974029080903336400,	-0.974017758538606500,	-0.974006433738832110,	-0.973995106504041640,	-0.973983776834263400,	-0.973972444729525820,	-0.973961110189856980,	-0.973949773215285420,	
+-0.973938433805839440,	-0.973927091961547360,	-0.973915747682437600,	-0.973904400968538360,	-0.973893051819878290,	-0.973881700236485460,	-0.973870346218388420,	-0.973858989765615470,	
+-0.973847630878195150,	-0.973836269556155650,	-0.973824905799525520,	-0.973813539608333170,	-0.973802170982606910,	-0.973790799922375270,	-0.973779426427666570,	-0.973768050498509340,	
+-0.973756672134932000,	-0.973745291336962860,	-0.973733908104630670,	-0.973722522437963640,	-0.973711134336990300,	-0.973699743801739070,	-0.973688350832238480,	-0.973676955428517180,	
+-0.973665557590603250,	-0.973654157318525670,	-0.973642754612312530,	-0.973631349471992590,	-0.973619941897594150,	-0.973608531889145980,	-0.973597119446676480,	-0.973585704570214090,	
+-0.973574287259787560,	-0.973562867515425200,	-0.973551445337155760,	-0.973540020725007670,	-0.973528593679009460,	-0.973517164199189880,	-0.973505732285577350,	-0.973494297938200530,	
+-0.973482861157087820,	-0.973471421942268100,	-0.973459980293769790,	-0.973448536211621530,	-0.973437089695851960,	-0.973425640746489520,	-0.973414189363563160,	-0.973402735547101220,	
+-0.973391279297132540,	-0.973379820613685550,	-0.973368359496789130,	-0.973356895946471680,	-0.973345429962762080,	-0.973333961545688850,	-0.973322490695280760,	-0.973311017411566450,	
+-0.973299541694574550,	-0.973288063544333840,	-0.973276582960872940,	-0.973265099944220500,	-0.973253614494405510,	-0.973242126611456370,	-0.973230636295401850,	-0.973219143546270820,	
+-0.973207648364091900,	-0.973196150748893980,	-0.973184650700705480,	-0.973173148219555470,	-0.973161643305472610,	-0.973150135958485650,	-0.973138626178623230,	-0.973127113965914450,	
+-0.973115599320387710,	-0.973104082242072010,	-0.973092562730996090,	-0.973081040787188820,	-0.973069516410678960,	-0.973057989601495250,	-0.973046460359666580,	-0.973034928685221790,	
+-0.973023394578189650,	-0.973011858038599020,	-0.973000319066478770,	-0.972988777661857650,	-0.972977233824764750,	-0.972965687555228610,	-0.972954138853278310,	-0.972942587718942600,	
+-0.972931034152250570,	-0.972919478153230770,	-0.972907919721912480,	-0.972896358858324260,	-0.972884795562495190,	-0.972873229834454010,	-0.972861661674229940,	-0.972850091081851610,	
+-0.972838518057348000,	-0.972826942600748200,	-0.972815364712081080,	-0.972803784391375380,	-0.972792201638660430,	-0.972780616453964740,	-0.972769028837317640,	-0.972757438788747990,	
+-0.972745846308284760,	-0.972734251395956820,	-0.972722654051793260,	-0.972711054275823160,	-0.972699452068075400,	-0.972687847428578940,	-0.972676240357362890,	-0.972664630854456310,	
+-0.972653018919888090,	-0.972641404553687310,	-0.972629787755883050,	-0.972618168526504290,	-0.972606546865580120,	-0.972594922773139640,	-0.972583296249211800,	-0.972571667293825710,	
+-0.972560035907010460,	-0.972548402088795120,	-0.972536765839208780,	-0.972525127158280540,	-0.972513486046039490,	-0.972501842502514700,	-0.972490196527735380,	-0.972478548121730400,	
+-0.972466897284529170,	-0.972455244016160680,	-0.972443588316654120,	-0.972431930186038570,	-0.972420269624343140,	-0.972408606631597120,	-0.972396941207829490,	-0.972385273353069570,	
+-0.972373603067346440,	-0.972361930350689300,	-0.972350255203127340,	-0.972338577624689780,	-0.972326897615405810,	-0.972315215175304500,	-0.972303530304415080,	-0.972291843002767050,	
+-0.972280153270389190,	-0.972268461107311130,	-0.972256766513561850,	-0.972245069489170670,	-0.972233370034166770,	-0.972221668148579470,	-0.972209963832437960,	-0.972198257085771680,	
+-0.972186547908609590,	-0.972174836300981230,	-0.972163122262915790,	-0.972151405794442480,	-0.972139686895590720,	-0.972127965566389700,	-0.972116241806868730,	-0.972104515617057240,	
+-0.972092786996984430,	-0.972081055946679710,	-0.972069322466172170,	-0.972057586555491460,	-0.972045848214666770,	-0.972034107443727420,	-0.972022364242702940,	-0.972010618611622410,	
+-0.971998870550515370,	-0.971987120059411120,	-0.971975367138339100,	-0.971963611787328710,	-0.971951854006409270,	-0.971940093795610080,	-0.971928331154960800,	-0.971916566084490620,	
+-0.971904798584229070,	-0.971893028654205460,	-0.971881256294449440,	-0.971869481504990080,	-0.971857704285857160,	-0.971845924637079860,	-0.971834142558687830,	-0.971822358050710380,	
+-0.971810571113177040,	-0.971798781746117330,	-0.971786989949560700,	-0.971775195723536540,	-0.971763399068074300,	-0.971751599983203710,	-0.971739798468954090,	-0.971727994525354970,	
+-0.971716188152435770,	-0.971704379350226240,	-0.971692568118755710,	-0.971680754458053690,	-0.971668938368149830,	-0.971657119849073660,	-0.971645298900854600,	-0.971633475523522420,	
+-0.971621649717106520,	-0.971609821481636440,	-0.971597990817141820,	-0.971586157723652200,	-0.971574322201197330,	-0.971562484249806510,	-0.971550643869509510,	-0.971538801060335850,	
+-0.971526955822315300,	-0.971515108155477260,	-0.971503258059851600,	-0.971491405535467640,	-0.971479550582355240,	-0.971467693200543940,	-0.971455833390063360,	-0.971443971150943280,	
+-0.971432106483213210,	-0.971420239386902920,	-0.971408369862042040,	-0.971396497908660230,	-0.971384623526787120,	-0.971372746716452460,	-0.971360867477686020,	-0.971348985810517320,	
+-0.971337101714976230,	-0.971325215191092380,	-0.971313326238895440,	-0.971301434858415250,	-0.971289541049681350,	-0.971277644812723720,	-0.971265746147571880,	-0.971253845054255830,	
+-0.971241941532804960,	-0.971230035583249380,	-0.971218127205618620,	-0.971206216399942650,	-0.971194303166251100,	-0.971182387504573750,	-0.971170469414940450,	-0.971158548897381070,	
+-0.971146625951925250,	-0.971134700578602850,	-0.971122772777443630,	-0.971110842548477570,	-0.971098909891734420,	-0.971086974807243930,	-0.971075037295036080,	-0.971063097355140510,	
+-0.971051154987587320,	-0.971039210192406130,	-0.971027262969627050,	-0.971015313319279700,	-0.971003361241394190,	-0.970991406736000150,	-0.970979449803127670,	-0.970967490442806500,	
+-0.970955528655066740,	-0.970943564439938010,	-0.970931597797450530,	-0.970919628727633930,	-0.970907657230518310,	-0.970895683306133410,	-0.970883706954509430,	-0.970871728175676240,	
+-0.970859746969663600,	-0.970847763336501690,	-0.970835777276220280,	-0.970823788788849450,	-0.970811797874419180,	-0.970799804532959440,	-0.970787808764500100,	-0.970775810569071360,	
+-0.970763809946703080,	-0.970751806897425240,	-0.970739801421267810,	-0.970727793518261000,	-0.970715783188434540,	-0.970703770431818770,	-0.970691755248443530,	-0.970679737638338920,	
+-0.970667717601534920,	-0.970655695138061710,	-0.970643670247949180,	-0.970631642931227500,	-0.970619613187926780,	-0.970607581018076870,	-0.970595546421708200,	-0.970583509398850520,	
+-0.970571469949534140,	-0.970559428073789030,	-0.970547383771645400,	-0.970535337043133330,	-0.970523287888282900,	-0.970511236307124210,	-0.970499182299687460,	-0.970487125866002720,	
+-0.970475067006100200,	-0.970463005720009990,	-0.970450942007762270,	-0.970438875869387260,	-0.970426807304915040,	-0.970414736314375690,	-0.970402662897799640,	-0.970390587055216860,	
+-0.970378508786657550,	-0.970366428092152120,	-0.970354344971730450,	-0.970342259425423070,	-0.970330171453259950,	-0.970318081055271510,	-0.970305988231487730,	-0.970293892981939130,	
+-0.970281795306655590,	-0.970269695205667750,	-0.970257592679005580,	-0.970245487726699500,	-0.970233380348779590,	-0.970221270545276400,	-0.970209158316219900,	-0.970197043661640500,	
+-0.970184926581568520,	-0.970172807076034260,	-0.970160685145067920,	-0.970148560788699930,	-0.970136434006960480,	-0.970124304799879990,	-0.970112173167488770,	-0.970100039109817010,	
+-0.970087902626895260,	-0.970075763718753700,	-0.970063622385422760,	-0.970051478626932750,	-0.970039332443313970,	-0.970027183834596960,	-0.970015032800811920,	-0.970002879341989370,	
+-0.969990723458159620,	-0.969978565149352990,	-0.969966404415600000,	-0.969954241256930970,	-0.969942075673376420,	-0.969929907664966560,	-0.969917737231732020,	-0.969905564373703120,	
+-0.969893389090910270,	-0.969881211383384010,	-0.969869031251154650,	-0.969856848694252700,	-0.969844663712708720,	-0.969832476306553000,	-0.969820286475816080,	-0.969808094220528600,	
+-0.969795899540720760,	-0.969783702436423200,	-0.969771502907666340,	-0.969759300954480820,	-0.969747096576896950,	-0.969734889774945370,	-0.969722680548656510,	-0.969710468898061120,	
+-0.969698254823189390,	-0.969686038324072070,	-0.969673819400739600,	-0.969661598053222720,	-0.969649374281551730,	-0.969637148085757290,	-0.969624919465870150,	-0.969612688421920500,	
+-0.969600454953939320,	-0.969588219061956910,	-0.969575980746003930,	-0.969563740006111010,	-0.969551496842308790,	-0.969539251254627700,	-0.969527003243098710,	-0.969514752807752010,	
+-0.969502499948618480,	-0.969490244665728750,	-0.969477986959113360,	-0.969465726828802940,	-0.969453464274828370,	-0.969441199297220060,	-0.969428931896008760,	-0.969416662071225010,	
+-0.969404389822899780,	-0.969392115151063490,	-0.969379838055746900,	-0.969367558536980760,	-0.969355276594795700,	-0.969342992229222490,	-0.969330705440291760,	-0.969318416228034270,	
+-0.969306124592480670,	-0.969293830533661920,	-0.969281534051608440,	-0.969269235146351220,	-0.969256933817920880,	-0.969244630066348200,	-0.969232323891664030,	-0.969220015293898900,	
+-0.969207704273083780,	-0.969195390829249550,	-0.969183074962426620,	-0.969170756672646180,	-0.969158435959938780,	-0.969146112824335160,	-0.969133787265866410,	-0.969121459284563170,	
+-0.969109128880456310,	-0.969096796053576570,	-0.969084460803954940,	-0.969072123131622050,	-0.969059783036608890,	-0.969047440518946200,	-0.969035095578665070,	-0.969022748215796040,	
+-0.969010398430370290,	-0.968998046222418470,	-0.968985691591971570,	-0.968973334539060320,	-0.968960975063715810,	-0.968948613165968920,	-0.968936248845850390,	-0.968923882103391310,	
+-0.968911512938622430,	-0.968899141351574960,	-0.968886767342279520,	-0.968874390910767100,	-0.968862012057068790,	-0.968849630781215440,	-0.968837247083238040,	-0.968824860963167440,	
+-0.968812472421034740,	-0.968800081456870910,	-0.968787688070706810,	-0.968775292262573530,	-0.968762894032501930,	-0.968750493380523210,	-0.968738090306668130,	-0.968725684810967990,	
+-0.968713276893453430,	-0.968700866554155880,	-0.968688453793106090,	-0.968676038610335130,	-0.968663621005874110,	-0.968651200979753990,	-0.968638778532005970,	-0.968626353662660920,	
+-0.968613926371750030,	-0.968601496659304280,	-0.968589064525354760,	-0.968576629969932660,	-0.968564192993068950,	-0.968551753594794730,	-0.968539311775141190,	-0.968526867534139300,	
+-0.968514420871820380,	-0.968501971788215290,	-0.968489520283355220,	-0.968477066357271490,	-0.968464610009994950,	-0.968452151241557040,	-0.968439690051988710,	-0.968427226441321070,	
+-0.968414760409585410,	-0.968402291956812820,	-0.968389821083034510,	-0.968377347788281660,	-0.968364872072585480,	-0.968352393935977160,	-0.968339913378487680,	-0.968327430400148570,	
+-0.968314945000990800,	-0.968302457181045790,	-0.968289966940344530,	-0.968277474278918420,	-0.968264979196798550,	-0.968252481694016230,	-0.968239981770602780,	-0.968227479426589380,	
+-0.968214974662007230,	-0.968202467476887650,	-0.968189957871261830,	-0.968177445845161300,	-0.968164931398616920,	-0.968152414531660340,	-0.968139895244322760,	-0.968127373536635360,	
+-0.968114849408629690,	-0.968102322860336710,	-0.968089793891788060,	-0.968077262503014730,	-0.968064728694048470,	-0.968052192464920250,	-0.968039653815661590,	-0.968027112746303820,	
+-0.968014569256878230,	-0.968002023347416250,	-0.967989475017949190,	-0.967976924268508450,	-0.967964371099125480,	-0.967951815509831450,	-0.967939257500657900,	-0.967926697071636260,	
+-0.967914134222797820,	-0.967901568954174120,	-0.967889001265796470,	-0.967876431157696280,	-0.967863858629904980,	-0.967851283682454210,	-0.967838706315375050,	-0.967826126528699260,	
+-0.967813544322458030,	-0.967800959696683010,	-0.967788372651405490,	-0.967775783186657250,	-0.967763191302469350,	-0.967750596998873560,	-0.967738000275901290,	-0.967725401133583960,	
+-0.967712799571953220,	-0.967700195591040370,	-0.967687589190877160,	-0.967674980371494910,	-0.967662369132925140,	-0.967649755475199490,	-0.967637139398349500,	-0.967624520902406580,	
+-0.967611899987402490,	-0.967599276653368530,	-0.967586650900336460,	-0.967574022728337700,	-0.967561392137404000,	-0.967548759127566660,	-0.967536123698857550,	-0.967523485851307980,	
+-0.967510845584949820,	-0.967498202899814470,	-0.967485557795933700,	-0.967472910273339040,	-0.967460260332062120,	-0.967447607972134360,	-0.967434953193587740,	-0.967422295996453680,	
+-0.967409636380763940,	-0.967396974346550140,	-0.967384309893843830,	-0.967371643022676750,	-0.967358973733080550,	-0.967346302025086980,	-0.967333627898727570,	-0.967320951354034180,	
+-0.967308272391038340,	-0.967295591009771800,	-0.967282907210266330,	-0.967270220992553660,	-0.967257532356665340,	-0.967244841302633220,	-0.967232147830488940,	-0.967219451940264370,	
+-0.967206753631991160,	-0.967194052905701150,	-0.967181349761425890,	-0.967168644199197240,	-0.967155936219047050,	-0.967143225821006870,	-0.967130513005108880,	-0.967117797771384400,	
+-0.967105080119865510,	-0.967092360050583850,	-0.967079637563571400,	-0.967066912658859800,	-0.967054185336480910,	-0.967041455596466590,	-0.967028723438848600,	-0.967015988863658800,	
+-0.967003251870929060,	-0.966990512460691230,	-0.966977770632977070,	-0.966965026387818450,	-0.966952279725247330,	-0.966939530645295480,	-0.966926779147994740,	-0.966914025233377110,	
+-0.966901268901474430,	-0.966888510152318580,	-0.966875748985941420,	-0.966862985402374920,	-0.966850219401650950,	-0.966837450983801470,	-0.966824680148858250,	-0.966811906896853480,	
+-0.966799131227818800,	-0.966786353141786400,	-0.966773572638788050,	-0.966760789718855820,	-0.966748004382021580,	-0.966735216628317300,	-0.966722426457775060,	-0.966709633870426740,	
+-0.966696838866304200,	-0.966684041445439730,	-0.966671241607865110,	-0.966658439353612400,	-0.966645634682713580,	-0.966632827595200640,	-0.966620018091105650,	-0.966607206170460590,	
+-0.966594391833297540,	-0.966581575079648480,	-0.966568755909545610,	-0.966555934323020670,	-0.966543110320105980,	-0.966530283900833510,	-0.966517455065235340,	-0.966504623813343570,	
+-0.966491790145190270,	-0.966478954060807420,	-0.966466115560227210,	-0.966453274643481630,	-0.966440431310602980,	-0.966427585561623110,	-0.966414737396574460,	-0.966401886815488780,	
+-0.966389033818398580,	-0.966376178405335630,	-0.966363320576332230,	-0.966350460331420690,	-0.966337597670632880,	-0.966324732594001090,	-0.966311865101557420,	-0.966298995193334180,	
+-0.966286122869363440,	-0.966273248129677410,	-0.966260370974308170,	-0.966247491403288140,	-0.966234609416649180,	-0.966221725014423940,	-0.966208838196644160,	-0.966195948963342490,	
+-0.966183057314550790,	-0.966170163250301580,	-0.966157266770626850,	-0.966144367875559020,	-0.966131466565130160,	-0.966118562839372810,	-0.966105656698318940,	-0.966092748142000860,	
+-0.966079837170451090,	-0.966066923783701510,	-0.966054007981784870,	-0.966041089764733020,	-0.966028169132578500,	-0.966015246085353610,	-0.966002320623090550,	-0.965989392745821740,	
+-0.965976462453579380,	-0.965963529746395880,	-0.965950594624303660,	-0.965937657087334810,	-0.965924717135521860,	-0.965911774768897110,	-0.965898829987492990,	-0.965885882791341800,	
+-0.965872933180475850,	-0.965859981154927550,	-0.965847026714729330,	-0.965834069859913490,	-0.965821110590512570,	-0.965808148906558860,	-0.965795184808084680,	-0.965782218295122670,	
+-0.965769249367705030,	-0.965756278025864280,	-0.965743304269632840,	-0.965730328099043130,	-0.965717349514127580,	-0.965704368514918700,	-0.965691385101448920,	-0.965678399273750650,	
+-0.965665411031856320,	-0.965652420375798570,	-0.965639427305609700,	-0.965626431821322240,	-0.965613433922968720,	-0.965600433610581680,	-0.965587430884193520,	-0.965574425743836780,	
+-0.965561418189544000,	-0.965548408221347580,	-0.965535395839280270,	-0.965522381043374400,	-0.965509363833662590,	-0.965496344210177380,	-0.965483322172951300,	-0.965470297722016870,	
+-0.965457270857406740,	-0.965444241579153430,	-0.965431209887289590,	-0.965418175781847630,	-0.965405139262860200,	-0.965392100330359940,	-0.965379058984379590,	-0.965366015224951360,	
+-0.965352969052108320,	-0.965339920465882680,	-0.965326869466307300,	-0.965313816053414710,	-0.965300760227237650,	-0.965287701987808670,	-0.965274641335160390,	-0.965261578269325570,	
+-0.965248512790336740,	-0.965235444898226660,	-0.965222374593027950,	-0.965209301874773380,	-0.965196226743495480,	-0.965183149199227100,	-0.965170069242000770,	-0.965156986871849250,	
+-0.965143902088805290,	-0.965130814892901650,	-0.965117725284170840,	-0.965104633262645840,	-0.965091538828359070,	-0.965078441981343630,	-0.965065342721632020,	-0.965052241049257020,	
+-0.965039136964251590,	-0.965026030466648140,	-0.965012921556479660,	-0.964999810233778900,	-0.964986696498578600,	-0.964973580350911520,	-0.964960461790810630,	-0.964947340818308460,	
+-0.964934217433437990,	-0.964921091636231850,	-0.964907963426723140,	-0.964894832804944480,	-0.964881699770928750,	-0.964868564324708690,	-0.964855426466317280,	-0.964842286195787270,	
+-0.964829143513151630,	-0.964815998418443010,	-0.964802850911694490,	-0.964789700992938810,	-0.964776548662208850,	-0.964763393919537580,	-0.964750236764957750,	-0.964737077198502440,	
+-0.964723915220204290,	-0.964710750830096500,	-0.964697584028211710,	-0.964684414814583110,	-0.964671243189243350,	-0.964658069152225520,	-0.964644892703562460,	-0.964631713843287280,	
+-0.964618532571432710,	-0.964605348888031950,	-0.964592162793117660,	-0.964578974286723010,	-0.964565783368880990,	-0.964552590039624460,	-0.964539394298986390,	-0.964526196146999970,	
+-0.964512995583697960,	-0.964499792609113450,	-0.964486587223279510,	-0.964473379426229130,	-0.964460169217995270,	-0.964446956598611020,	-0.964433741568109350,	-0.964420524126523240,	
+-0.964407304273885990,	-0.964394082010230360,	-0.964380857335589540,	-0.964367630249996610,	-0.964354400753484660,	-0.964341168846086560,	-0.964327934527835720,	-0.964314697798764890,	
+-0.964301458658907370,	-0.964288217108296150,	-0.964274973146964530,	-0.964261726774945260,	-0.964248477992271870,	-0.964235226798977220,	-0.964221973195094510,	-0.964208717180656820,	
+-0.964195458755697340,	-0.964182197920249280,	-0.964168934674345720,	-0.964155669018019750,	-0.964142400951304660,	-0.964129130474233540,	-0.964115857586839600,	-0.964102582289156130,	
+-0.964089304581216110,	-0.964076024463052850,	-0.964062741934699430,	-0.964049456996189270,	-0.964036169647555450,	-0.964022879888831170,	-0.964009587720049630,	-0.963996293141244240,	
+-0.963982996152448090,	-0.963969696753694370,	-0.963956394945016500,	-0.963943090726447680,	-0.963929784098021100,	-0.963916475059769960,	-0.963903163611727790,	-0.963889849753927550,	
+-0.963876533486402790,	-0.963863214809186690,	-0.963849893722312560,	-0.963836570225813590,	-0.963823244319723330,	-0.963809916004074840,	-0.963796585278901660,	-0.963783252144236990,	
+-0.963769916600114240,	-0.963756578646566610,	-0.963743238283627510,	-0.963729895511330370,	-0.963716550329708490,	-0.963703202738795280,	-0.963689852738623950,	-0.963676500329228140,	
+-0.963663145510640920,	-0.963649788282895940,	-0.963636428646026500,	-0.963623066600065910,	-0.963609702145047710,	-0.963596335281005300,	-0.963582966007972000,	-0.963569594325981220,	
+-0.963556220235066490,	-0.963542843735261330,	-0.963529464826598850,	-0.963516083509112890,	-0.963502699782836650,	-0.963489313647803660,	-0.963475925104047450,	-0.963462534151601320,	
+-0.963449140790498930,	-0.963435745020773560,	-0.963422346842458980,	-0.963408946255588480,	-0.963395543260195720,	-0.963382137856313880,	-0.963368730043976940,	-0.963355319823217980,	
+-0.963341907194070870,	-0.963328492156568910,	-0.963315074710745730,	-0.963301654856634770,	-0.963288232594269880,	-0.963274807923684250,	-0.963261380844911640,	-0.963247951357985580,	
+-0.963234519462939700,	-0.963221085159807420,	-0.963207648448622500,	-0.963194209329418350,	-0.963180767802228830,	-0.963167323867087250,	-0.963153877524027480,	-0.963140428773082920,	
+-0.963126977614287340,	-0.963113524047674360,	-0.963100068073277530,	-0.963086609691130580,	-0.963073148901266940,	-0.963059685703720580,	-0.963046220098525030,	-0.963032752085713820,	
+-0.963019281665320800,	-0.963005808837379520,	-0.962992333601923710,	-0.962978855958987130,	-0.962965375908603430,	-0.962951893450806230,	-0.962938408585629290,	-0.962924921313106470,	
+-0.962911431633271200,	-0.962897939546157320,	-0.962884445051798710,	-0.962870948150228890,	-0.962857448841481720,	-0.962843947125590960,	-0.962830443002590350,	-0.962816936472513650,	
+-0.962803427535394500,	-0.962789916191266860,	-0.962776402440164490,	-0.962762886282121030,	-0.962749367717170350,	-0.962735846745346290,	-0.962722323366682620,	-0.962708797581213080,	
+-0.962695269388971540,	-0.962681738789991860,	-0.962668205784307900,	-0.962654670371953290,	-0.962641132552962130,	-0.962627592327368050,	-0.962614049695205030,	-0.962600504656506930,	
+-0.962586957211307490,	-0.962573407359640700,	-0.962559855101540410,	-0.962546300437040480,	-0.962532743366174780,	-0.962519183888977280,	-0.962505622005481730,	-0.962492057715722100,	
+-0.962478491019732370,	-0.962464921917546510,	-0.962451350409198270,	-0.962437776494721620,	-0.962424200174150530,	-0.962410621447518990,	-0.962397040314860840,	-0.962383456776210180,	
+-0.962369870831600750,	-0.962356282481066750,	-0.962342691724642040,	-0.962329098562360490,	-0.962315502994256280,	-0.962301905020363280,	-0.962288304640715570,	-0.962274701855347140,	
+-0.962261096664291830,	-0.962247489067583840,	-0.962233879065257150,	-0.962220266657345720,	-0.962206651843883650,	-0.962193034624904910,	-0.962179415000443680,	-0.962165792970533840,	
+-0.962152168535209570,	-0.962138541694504750,	-0.962124912448453770,	-0.962111280797090300,	-0.962097646740448730,	-0.962084010278563050,	-0.962070371411467340,	-0.962056730139195790,	
+-0.962043086461782270,	-0.962029440379261080,	-0.962015791891666310,	-0.962002140999032030,	-0.961988487701392450,	-0.961974831998781640,	-0.961961173891233700,	-0.961947513378782930,	
+-0.961933850461463290,	-0.961920185139308990,	-0.961906517412354330,	-0.961892847280633290,	-0.961879174744180170,	-0.961865499803029160,	-0.961851822457214340,	-0.961838142706769930,	
+-0.961824460551730210,	-0.961810775992129270,	-0.961797089028001540,	-0.961783399659380980,	-0.961769707886302010,	-0.961756013708798600,	-0.961742317126905280,	-0.961728618140656130,	
+-0.961714916750085580,	-0.961701212955227590,	-0.961687506756116580,	-0.961673798152786750,	-0.961660087145272510,	-0.961646373733608060,	-0.961632657917827700,	-0.961618939697965640,	
+-0.961605219074056270,	-0.961591496046133810,	-0.961577770614232550,	-0.961564042778386920,	-0.961550312538631210,	-0.961536579894999740,	-0.961522844847526810,	-0.961509107396246730,	
+-0.961495367541193910,	-0.961481625282402660,	-0.961467880619907290,	-0.961454133553742320,	-0.961440384083941950,	-0.961426632210540700,	-0.961412877933572770,	-0.961399121253072700,	
+-0.961385362169074780,	-0.961371600681613540,	-0.961357836790723290,	-0.961344070496438440,	-0.961330301798793310,	-0.961316530697822520,	-0.961302757193560400,	-0.961288981286041340,	
+-0.961275202975299890,	-0.961261422261370350,	-0.961247639144287350,	-0.961233853624085200,	-0.961220065700798430,	-0.961206275374461460,	-0.961192482645108930,	-0.961178687512775020,	
+-0.961164889977494500,	-0.961151090039301660,	-0.961137287698231260,	-0.961123482954317490,	-0.961109675807595100,	-0.961095866258098400,	-0.961082054305862240,	-0.961068239950920720,	
+-0.961054423193308800,	-0.961040604033060690,	-0.961026782470211120,	-0.961012958504794510,	-0.960999132136845620,	-0.960985303366398870,	-0.960971472193488770,	-0.960957638618150200,	
+-0.960943802640417340,	-0.960929964260325060,	-0.960916123477907780,	-0.960902280293200350,	-0.960888434706237080,	-0.960874586717052840,	-0.960860736325682030,	-0.960846883532159410,	
+-0.960833028336519620,	-0.960819170738797190,	-0.960805310739026860,	-0.960791448337243280,	-0.960777583533481080,	-0.960763716327774910,	-0.960749846720159400,	-0.960735974710669400,	
+-0.960722100299339350,	-0.960708223486203990,	-0.960694344271298300,	-0.960680462654656560,	-0.960666578636313770,	-0.960652692216304450,	-0.960638803394663450,	-0.960624912171425430,	
+-0.960611018546625120,	-0.960597122520297160,	-0.960583224092476540,	-0.960569323263197880,	-0.960555420032495830,	-0.960541514400405250,	-0.960527606366960880,	-0.960513695932197490,	
+-0.960499783096149920,	-0.960485867858852820,	-0.960471950220341150,	-0.960458030180649460,	-0.960444107739812810,	-0.960430182897865860,	-0.960416255654843450,	-0.960402326010780350,	
+-0.960388393965711520,	-0.960374459519671710,	-0.960360522672695670,	-0.960346583424818380,	-0.960332641776074580,	-0.960318697726499250,	-0.960304751276127020,	-0.960290802424993100,	
+-0.960276851173132110,	-0.960262897520579030,	-0.960248941467368610,	-0.960234983013535940,	-0.960221022159115760,	-0.960207058904143040,	-0.960193093248652540,	-0.960179125192679560,	
+-0.960165154736258520,	-0.960151181879424720,	-0.960137206622213020,	-0.960123228964658180,	-0.960109248906795390,	-0.960095266448659390,	-0.960081281590285270,	-0.960067294331707900,	
+-0.960053304672962350,	-0.960039312614083480,	-0.960025318155106390,	-0.960011321296065920,	-0.959997322036997280,	-0.959983320377935210,	-0.959969316318914910,	-0.959955309859971240,	
+-0.959941301001139390,	-0.959927289742454230,	-0.959913276083950830,	-0.959899260025664280,	-0.959885241567629670,	-0.959871220709881840,	-0.959857197452455900,	-0.959843171795387030,	
+-0.959829143738710310,	-0.959815113282460720,	-0.959801080426673230,	-0.959787045171383140,	-0.959773007516625310,	-0.959758967462435160,	-0.959744925008847450,	-0.959730880155897470,	
+-0.959716832903620310,	-0.959702783252051050,	-0.959688731201224780,	-0.959674676751176790,	-0.959660619901941960,	-0.959646560653555800,	-0.959632499006052960,	-0.959618434959469080,	
+-0.959604368513839010,	-0.959590299669198070,	-0.959576228425581430,	-0.959562154783024090,	-0.959548078741561560,	-0.959534000301228600,	-0.959519919462060830,	-0.959505836224093130,	
+-0.959491750587360910,	-0.959477662551899260,	-0.959463572117743580,	-0.959449479284928850,	-0.959435384053490490,	-0.959421286423463580,	-0.959407186394883540,	-0.959393083967785440,	
+-0.959378979142204710,	-0.959364871918176540,	-0.959350762295736240,	-0.959336650274918880,	-0.959322535855759990,	-0.959308419038294780,	-0.959294299822558430,	-0.959280178208586460,	
+-0.959266054196413860,	-0.959251927786076260,	-0.959237798977608860,	-0.959223667771046950,	-0.959209534166425850,	-0.959195398163780850,	-0.959181259763147390,	-0.959167118964560860,	
+-0.959152975768056470,	-0.959138830173669740,	-0.959124682181435760,	-0.959110531791390160,	-0.959096379003568260,	-0.959082223818005450,	-0.959068066234736950,	-0.959053906253798380,	
+-0.959039743875224950,	-0.959025579099052280,	-0.959011411925315580,	-0.958997242354050370,	-0.958983070385292070,	-0.958968896019076090,	-0.958954719255437850,	-0.958940540094412870,	
+-0.958926358536036470,	-0.958912174580344170,	-0.958897988227371600,	-0.958883799477153850,	-0.958869608329726670,	-0.958855414785125480,	-0.958841218843385800,	-0.958827020504543050,	
+-0.958812819768632750,	-0.958798616635690330,	-0.958784411105751410,	-0.958770203178851420,	-0.958755992855026110,	-0.958741780134310550,	-0.958727565016740720,	-0.958713347502351930,	
+-0.958699127591179700,	-0.958684905283259780,	-0.958670680578627590,	-0.958656453477318650,	-0.958642223979368490,	-0.958627992084812970,	-0.958613757793687290,	-0.958599521106027310,	
+-0.958585282021868430,	-0.958571040541246530,	-0.958556796664196800,	-0.958542550390755310,	-0.958528301720957270,	-0.958514050654838520,	-0.958499797192434720,	-0.958485541333781390,	
+-0.958471283078914160,	-0.958457022427868790,	-0.958442759380680690,	-0.958428493937385830,	-0.958414226098019740,	-0.958399955862618060,	-0.958385683231216530,	-0.958371408203850810,	
+-0.958357130780556510,	-0.958342850961369400,	-0.958328568746325220,	-0.958314284135459490,	-0.958299997128808200,	-0.958285707726406750,	-0.958271415928291130,	-0.958257121734496950,	
+-0.958242825145059980,	-0.958228526160015970,	-0.958214224779400660,	-0.958199921003249690,	-0.958185614831599030,	-0.958171306264484210,	-0.958156995301941210,	-0.958142681944005760,	
+-0.958128366190713510,	-0.958114048042100430,	-0.958099727498202160,	-0.958085404559054670,	-0.958071079224693480,	-0.958056751495154790,	-0.958042421370474130,	-0.958028088850687460,	
+-0.958013753935830550,	-0.957999416625939240,	-0.957985076921049390,	-0.957970734821196880,	-0.957956390326417440,	-0.957942043436747160,	-0.957927694152221680,	-0.957913342472876960,	
+-0.957898988398748870,	-0.957884631929873390,	-0.957870273066286250,	-0.957855911808023430,	-0.957841548155121010,	-0.957827182107614530,	-0.957812813665540160,	-0.957798442828933670,	
+-0.957784069597831240,	-0.957769693972268520,	-0.957755315952281580,	-0.957740935537906290,	-0.957726552729178840,	-0.957712167526134860,	-0.957697779928810560,	-0.957683389937241670,	
+-0.957668997551464400,	-0.957654602771514600,	-0.957640205597428350,	-0.957625806029241520,	-0.957611404066990300,	-0.957596999710710440,	-0.957582592960438130,	-0.957568183816209340,	
+-0.957553772278060040,	-0.957539358346026330,	-0.957524942020144270,	-0.957510523300449830,	-0.957496102186979000,	-0.957481678679768080,	-0.957467252778852810,	-0.957452824484269490,	
+-0.957438393796054110,	-0.957423960714242740,	-0.957409525238871460,	-0.957395087369976470,	-0.957380647107593630,	-0.957366204451759240,	-0.957351759402509270,	-0.957337311959879920,	
+-0.957322862123907270,	-0.957308409894627510,	-0.957293955272076720,	-0.957279498256290990,	-0.957265038847306630,	-0.957250577045159590,	-0.957236112849886190,	-0.957221646261522400,	
+-0.957207177280104520,	-0.957192705905668740,	-0.957178232138251150,	-0.957163755977888050,	-0.957149277424615530,	-0.957134796478469770,	-0.957120313139487090,	-0.957105827407703560,	
+-0.957091339283155480,	-0.957076848765879060,	-0.957062355855910600,	-0.957047860553286060,	-0.957033362858042080,	-0.957018862770214530,	-0.957004360289839930,	-0.956989855416954360,	
+-0.956975348151594130,	-0.956960838493795650,	-0.956946326443594900,	-0.956931812001028500,	-0.956917295166132440,	-0.956902775938943240,	-0.956888254319497090,	-0.956873730307830290,	
+-0.956859203903979160,	-0.956844675107980100,	-0.956830143919869200,	-0.956815610339683100,	-0.956801074367457760,	-0.956786536003229940,	-0.956771995247035710,	-0.956757452098911500,	
+-0.956742906558893600,	-0.956728358627018550,	-0.956713808303322530,	-0.956699255587841970,	-0.956684700480613270,	-0.956670142981672860,	-0.956655583091057030,	-0.956641020808802310,	
+-0.956626456134945010,	-0.956611889069521550,	-0.956597319612568440,	-0.956582747764122000,	-0.956568173524218750,	-0.956553596892894880,	-0.956539017870187250,	-0.956524436456131940,	
+-0.956509852650765600,	-0.956495266454124530,	-0.956480677866245350,	-0.956466086887164500,	-0.956451493516918380,	-0.956436897755543520,	-0.956422299603076560,	-0.956407699059553700,	
+-0.956393096125011550,	-0.956378490799486890,	-0.956363883083015790,	-0.956349272975635100,	-0.956334660477381140,	-0.956320045588290650,	-0.956305428308399930,	-0.956290808637745740,	
+-0.956276186576364370,	-0.956261562124292700,	-0.956246935281567010,	-0.956232306048224070,	-0.956217674424300280,	-0.956203040409832390,	-0.956188404004856830,	-0.956173765209410330,	
+-0.956159124023529320,	-0.956144480447250640,	-0.956129834480610620,	-0.956115186123646100,	-0.956100535376393610,	-0.956085882238889680,	-0.956071226711171170,	-0.956056568793274500,	
+-0.956041908485236510,	-0.956027245787093640,	-0.956012580698882840,	-0.955997913220640430,	-0.955983243352403260,	-0.955968571094207960,	-0.955953896446091300,	-0.955939219408089790,	
+-0.955924539980240410,	-0.955909858162579450,	-0.955895173955144010,	-0.955880487357970600,	-0.955865798371095980,	-0.955851106994556890,	-0.955836413228389970,	-0.955821717072631970,	
+-0.955807018527319750,	-0.955792317592490060,	-0.955777614268179420,	-0.955762908554424920,	-0.955748200451262960,	-0.955733489958730640,	-0.955718777076864590,	-0.955704061805701550,	
+-0.955689344145278400,	-0.955674624095631860,	-0.955659901656798700,	-0.955645176828815890,	-0.955630449611720060,	-0.955615720005548170,	-0.955600988010336880,	-0.955586253626123260,	
+-0.955571516852943840,	-0.955556777690835800,	-0.955542036139835680,	-0.955527292199980560,	-0.955512545871307180,	-0.955497797153852410,	-0.955483046047653220,	-0.955468292552746350,	
+-0.955453536669168770,	-0.955438778396957340,	-0.955424017736148930,	-0.955409254686780510,	-0.955394489248889030,	-0.955379721422511260,	-0.955364951207684170,	-0.955350178604444710,	
+-0.955335403612829760,	-0.955320626232876390,	-0.955305846464621470,	-0.955291064308101840,	-0.955276279763354610,	-0.955261492830416610,	-0.955246703509324950,	-0.955231911800116460,	
+-0.955217117702828240,	-0.955202321217497260,	-0.955187522344160490,	-0.955172721082854890,	-0.955157917433617440,	-0.955143111396485220,	-0.955128302971495200,	-0.955113492158684460,	
+-0.955098678958089970,	-0.955083863369748820,	-0.955069045393697970,	-0.955054225029974500,	-0.955039402278615500,	-0.955024577139658050,	-0.955009749613139000,	-0.954994919699095780,	
+-0.954980087397565120,	-0.954965252708584230,	-0.954950415632190300,	-0.954935576168420290,	-0.954920734317311280,	-0.954905890078900480,	-0.954891043453224950,	-0.954876194440321790,	
+-0.954861343040228290,	-0.954846489252981320,	-0.954831633078618070,	-0.954816774517175840,	-0.954801913568691600,	-0.954787050233202650,	-0.954772184510746080,	-0.954757316401358970,	
+-0.954742445905078620,	-0.954727573021942110,	-0.954712697751986750,	-0.954697820095249510,	-0.954682940051767790,	-0.954668057621578800,	-0.954653172804719620,	-0.954638285601227430,	
+-0.954623396011139550,	-0.954608504034493270,	-0.954593609671325670,	-0.954578712921674070,	-0.954563813785575640,	-0.954548912263067710,	-0.954534008354187450,	-0.954519102058972280,	
+-0.954504193377459290,	-0.954489282309685770,	-0.954474368855689040,	-0.954459453015506500,	-0.954444534789175240,	-0.954429614176732780,	-0.954414691178216090,	-0.954399765793662810,	
+-0.954384838023110030,	-0.954369907866595260,	-0.954354975324155590,	-0.954340040395828540,	-0.954325103081651420,	-0.954310163381661410,	-0.954295221295896170,	-0.954280276824392760,	
+-0.954265329967188710,	-0.954250380724321330,	-0.954235429095828040,	-0.954220475081746120,	-0.954205518682113010,	-0.954190559896966110,	-0.954175598726342940,	-0.954160635170280600,	
+-0.954145669228816720,	-0.954130700901988700,	-0.954115730189833870,	-0.954100757092389730,	-0.954085781609693820,	-0.954070803741783320,	-0.954055823488695890,	-0.954040840850468810,	
+-0.954025855827139610,	-0.954010868418745830,	-0.953995878625324870,	-0.953980886446914260,	-0.953965891883551410,	-0.953950894935273850,	-0.953935895602119000,	-0.953920893884124490,	
+-0.953905889781327620,	-0.953890883293766150,	-0.953875874421477370,	-0.953860863164499030,	-0.953845849522868440,	-0.953830833496623230,	-0.953815815085800930,	-0.953800794290439180,	
+-0.953785771110575390,	-0.953770745546247190,	-0.953755717597492000,	-0.953740687264347690,	-0.953725654546851540,	-0.953710619445041320,	-0.953695581958954540,	-0.953680542088628850,	
+-0.953665499834101760,	-0.953650455195410810,	-0.953635408172593960,	-0.953620358765688400,	-0.953605306974732000,	-0.953590252799762280,	-0.953575196240817100,	-0.953560137297933760,	
+-0.953545075971150120,	-0.953530012260503820,	-0.953514946166032500,	-0.953499877687773780,	-0.953484806825765420,	-0.953469733580044940,	-0.953454657950650210,	-0.953439579937618740,	
+-0.953424499540988510,	-0.953409416760796820,	-0.953394331597081650,	-0.953379244049880730,	-0.953364154119231590,	-0.953349061805172200,	-0.953333967107740100,	-0.953318870026973020,	
+-0.953303770562908830,	-0.953288668715585260,	-0.953273564485039860,	-0.953258457871310690,	-0.953243348874435290,	-0.953228237494451620,	-0.953213123731397220,	-0.953198007585310150,	
+-0.953182889056227940,	-0.953167768144188690,	-0.953152644849229790,	-0.953137519171389450,	-0.953122391110705180,	-0.953107260667214960,	-0.953092127840956760,	-0.953076992631967990,	
+-0.953061855040286950,	-0.953046715065951180,	-0.953031572708998630,	-0.953016427969467060,	-0.953001280847394550,	-0.952986131342818730,	-0.952970979455777690,	-0.952955825186309170,	
+-0.952940668534451140,	-0.952925509500241350,	-0.952910348083717770,	-0.952895184284918370,	-0.952880018103881010,	-0.952864849540643540,	-0.952849678595244050,	-0.952834505267720290,	
+-0.952819329558110330,	-0.952804151466452030,	-0.952788970992783260,	-0.952773788137142200,	-0.952758602899566490,	-0.952743415280094430,	-0.952728225278763770,	-0.952713032895612600,	
+-0.952697838130678760,	-0.952682640984000460,	-0.952667441455615440,	-0.952652239545561890,	-0.952637035253877660,	-0.952621828580600960,	-0.952606619525769640,	-0.952591408089421780,	
+-0.952576194271595340,	-0.952560978072328420,	-0.952545759491659090,	-0.952530538529625330,	-0.952515315186265200,	-0.952500089461616790,	-0.952484861355718300,	-0.952469630868607480,	
+-0.952454398000322720,	-0.952439162750901900,	-0.952423925120383210,	-0.952408685108804610,	-0.952393442716204410,	-0.952378197942620460,	-0.952362950788091190,	-0.952347701252654440,	
+-0.952332449336348530,	-0.952317195039211310,	-0.952301938361281300,	-0.952286679302596360,	-0.952271417863194690,	-0.952256154043114480,	-0.952240887842394020,	-0.952225619261071190,	
+-0.952210348299184380,	-0.952195074956771690,	-0.952179799233871300,	-0.952164521130521410,	-0.952149240646760210,	-0.952133957782625990,	-0.952118672538156740,	-0.952103384913390860,	
+-0.952088094908366540,	-0.952072802523121990,	-0.952057507757695380,	-0.952042210612125130,	-0.952026911086449210,	-0.952011609180706150,	-0.951996304894933920,	-0.951980998229171040,	
+-0.951965689183455590,	-0.951950377757825980,	-0.951935063952320410,	-0.951919747766977190,	-0.951904429201834600,	-0.951889108256930850,	-0.951873784932304460,	-0.951858459227993500,	
+-0.951843131144036400,	-0.951827800680471460,	-0.951812467837337190,	-0.951797132614671580,	-0.951781795012513250,	-0.951766455030900290,	-0.951751112669871340,	-0.951735767929464460,	
+-0.951720420809718300,	-0.951705071310671060,	-0.951689719432361140,	-0.951674365174826840,	-0.951659008538106700,	-0.951643649522239010,	-0.951628288127262190,	-0.951612924353214650,	
+-0.951597558200134920,	-0.951582189668061070,	-0.951566818757031860,	-0.951551445467085700,	-0.951536069798260780,	-0.951520691750595840,	-0.951505311324128970,	-0.951489928518899020,	
+-0.951474543334944080,	-0.951459155772302890,	-0.951443765831013750,	-0.951428373511115310,	-0.951412978812645750,	-0.951397581735643930,	-0.951382182280148040,	-0.951366780446196820,	
+-0.951351376233828480,	-0.951335969643081870,	-0.951320560673995170,	-0.951305149326607150,	-0.951289735600956200,	-0.951274319497081080,	-0.951258901015019980,	-0.951243480154811640,	
+-0.951228056916494700,	-0.951212631300107580,	-0.951197203305688910,	-0.951181772933277100,	-0.951166340182911020,	-0.951150905054628960,	-0.951135467548469780,	-0.951120027664471790,	
+-0.951104585402673840,	-0.951089140763114350,	-0.951073693745832060,	-0.951058244350865500,	-0.951042792578253420,	-0.951027338428034220,	-0.951011881900246770,	-0.950996422994929590,	
+-0.950980961712121320,	-0.950965498051860700,	-0.950950032014186260,	-0.950934563599136860,	-0.950919092806750910,	-0.950903619637067380,	-0.950888144090124680,	-0.950872666165961670,	
+-0.950857185864616980,	-0.950841703186129370,	-0.950826218130537360,	-0.950810730697880020,	-0.950795240888195670,	-0.950779748701523380,	-0.950764254137901550,	-0.950748757197369180,	
+-0.950733257879964880,	-0.950717756185727510,	-0.950702252114695720,	-0.950686745666908250,	-0.950671236842403950,	-0.950655725641221580,	-0.950640212063399880,	-0.950624696108977600,	
+-0.950609177777993590,	-0.950593657070486710,	-0.950578133986495600,	-0.950562608526059230,	-0.950547080689216340,	-0.950531550476005680,	-0.950516017886466220,	-0.950500482920636600,	
+-0.950484945578555900,	-0.950469405860262740,	-0.950453863765796210,	-0.950438319295194840,	-0.950422772448497820,	-0.950407223225743780,	-0.950391671626971690,	-0.950376117652220410,	
+-0.950360561301528910,	-0.950345002574935930,	-0.950329441472480440,	-0.950313877994201420,	-0.950298312140137710,	-0.950282743910328190,	-0.950267173304811810,	-0.950251600323627540,	
+-0.950236024966814140,	-0.950220447234410790,	-0.950204867126456240,	-0.950189284642989570,	-0.950173699784049750,	-0.950158112549675640,	-0.950142522939906200,	-0.950126930954780510,	
+-0.950111336594337440,	-0.950095739858616060,	-0.950080140747655340,	-0.950064539261494260,	-0.950048935400171770,	-0.950033329163727070,	-0.950017720552198910,	-0.950002109565626470,	
+-0.949986496204048850,	-0.949970880467505000,	-0.949955262356033890,	-0.949939641869674610,	-0.949924019008466240,	-0.949908393772447850,	-0.949892766161658410,	-0.949877136176137120,	
+-0.949861503815922940,	-0.949845869081055060,	-0.949830231971572460,	-0.949814592487514320,	-0.949798950628919720,	-0.949783306395827640,	-0.949767659788277370,	-0.949752010806307890,	
+-0.949736359449958490,	-0.949720705719268140,	-0.949705049614275930,	-0.949689391135021270,	-0.949673730281543000,	-0.949658067053880450,	-0.949642401452072680,	-0.949626733476159000,	
+-0.949611063126178490,	-0.949595390402170230,	-0.949579715304173510,	-0.949564037832227650,	-0.949548357986371490,	-0.949532675766644570,	-0.949516991173085860,	-0.949501304205734860,	
+-0.949485614864630350,	-0.949469923149812050,	-0.949454229061318710,	-0.949438532599189980,	-0.949422833763464810,	-0.949407132554182630,	-0.949391428971382510,	-0.949375723015103870,	
+-0.949360014685386000,	-0.949344303982267990,	-0.949328590905789360,	-0.949312875455989080,	-0.949297157632906670,	-0.949281437436581440,	-0.949265714867052580,	-0.949249989924359380,	
+-0.949234262608541270,	-0.949218532919637430,	-0.949202800857687380,	-0.949187066422730210,	-0.949171329614805440,	-0.949155590433952260,	-0.949139848880210190,	-0.949124104953618430,	
+-0.949108358654216500,	-0.949092609982043590,	-0.949076858937139220,	-0.949061105519542700,	-0.949045349729293330,	-0.949029591566430740,	-0.949013831030994020,	-0.948998068123022790,	
+-0.948982302842556360,	-0.948966535189634250,	-0.948950765164295770,	-0.948934992766580330,	-0.948919217996527450,	-0.948903440854176550,	-0.948887661339566920,	-0.948871879452738320,	
+-0.948856095193729930,	-0.948840308562581280,	-0.948824519559331890,	-0.948808728184021180,	-0.948792934436688660,	-0.948777138317373870,	-0.948761339826116100,	-0.948745538962954990,	
+-0.948729735727930180,	-0.948713930121080850,	-0.948698122142446860,	-0.948682311792067520,	-0.948666499069982350,	-0.948650683976230980,	-0.948634866510852940,	-0.948619046673887630,	
+-0.948603224465374820,	-0.948587399885353790,	-0.948571572933864400,	-0.948555743610945970,	-0.948539911916638330,	-0.948524077850980700,	-0.948508241414013130,	-0.948492402605774720,	
+-0.948476561426305430,	-0.948460717875644680,	-0.948444871953832200,	-0.948429023660907530,	-0.948413172996910190,	-0.948397319961880040,	-0.948381464555856590,	-0.948365606778879490,	
+-0.948349746630988260,	-0.948333884112222750,	-0.948318019222622490,	-0.948302151962227340,	-0.948286282331076590,	-0.948270410329210220,	-0.948254535956667870,	-0.948238659213489150,	
+-0.948222780099713720,	-0.948206898615381430,	-0.948191014760531800,	-0.948175128535204800,	-0.948159239939439850,	-0.948143348973276790,	-0.948127455636755380,	-0.948111559929915360,	
+-0.948095661852796370,	-0.948079761405438260,	-0.948063858587880780,	-0.948047953400163680,	-0.948032045842326700,	-0.948016135914409470,	-0.948000223616452090,	-0.947984308948493950,	
+-0.947968391910575250,	-0.947952472502735400,	-0.947936550725014480,	-0.947920626577452020,	-0.947904700060088200,	-0.947888771172962440,	-0.947872839916114930,	-0.947856906289585190,	
+-0.947840970293413300,	-0.947825031927638890,	-0.947809091192301940,	-0.947793148087442190,	-0.947777202613099610,	-0.947761254769314170,	-0.947745304556125380,	-0.947729351973573440,	
+-0.947713397021698100,	-0.947697439700539320,	-0.947681480010136860,	-0.947665517950530780,	-0.947649553521760830,	-0.947633586723866990,	-0.947617617556889220,	-0.947601646020867490,	
+-0.947585672115841550,	-0.947569695841851470,	-0.947553717198937000,	-0.947537736187138440,	-0.947521752806495420,	-0.947505767057048140,	-0.947489778938836240,	-0.947473788451900110,	
+-0.947457795596279410,	-0.947441800372014090,	-0.947425802779144450,	-0.947409802817710260,	-0.947393800487751570,	-0.947377795789308360,	-0.947361788722420720,	-0.947345779287128490,	
+-0.947329767483471970,	-0.947313753311490920,	-0.947297736771225530,	-0.947281717862715760,	-0.947265696586001680,	-0.947249672941123390,	-0.947233646928120950,	-0.947217618547034350,	
+-0.947201587797903750,	-0.947185554680769150,	-0.947169519195670720,	-0.947153481342648320,	-0.947137441121742360,	-0.947121398532992820,	-0.947105353576439660,	-0.947089306252123290,	
+-0.947073256560083450,	-0.947057204500360680,	-0.947041150072994720,	-0.947025093278025980,	-0.947009034115494530,	-0.946992972585440460,	-0.946976908687903850,	-0.946960842422925110,	
+-0.946944773790544200,	-0.946928702790801440,	-0.946912629423736880,	-0.946896553689390740,	-0.946880475587803190,	-0.946864395119014430,	-0.946848312283064760,	-0.946832227079994260,	
+-0.946816139509843220,	-0.946800049572651740,	-0.946783957268460320,	-0.946767862597308830,	-0.946751765559237790,	-0.946735666154287280,	-0.946719564382497600,	-0.946703460243909060,	
+-0.946687353738561830,	-0.946671244866496230,	-0.946655133627752550,	-0.946639020022370990,	-0.946622904050391960,	-0.946606785711855530,	-0.946590665006802220,	-0.946574541935272240,	
+-0.946558416497305990,	-0.946542288692943550,	-0.946526158522225550,	-0.946510025985191960,	-0.946493891081883420,	-0.946477753812340120,	-0.946461614176602460,	-0.946445472174710760,	
+-0.946429327806705410,	-0.946413181072626730,	-0.946397031972515010,	-0.946380880506410780,	-0.946364726674354340,	-0.946348570476386100,	-0.946332411912546470,	-0.946316250982875750,	
+-0.946300087687414360,	-0.946283922026202930,	-0.946267753999281540,	-0.946251583606690820,	-0.946235410848471070,	-0.946219235724662930,	-0.946203058235306590,	-0.946186878380442580,	
+-0.946170696160111400,	-0.946154511574353490,	-0.946138324623209350,	-0.946122135306719400,	-0.946105943624924060,	-0.946089749577863850,	-0.946073553165579400,	-0.946057354388110890,	
+-0.946041153245499090,	-0.946024949737784390,	-0.946008743865007330,	-0.945992535627208310,	-0.945976325024428080,	-0.945960112056706940,	-0.945943896724085630,	-0.945927679026604570,	
+-0.945911458964304290,	-0.945895236537225290,	-0.945879011745408230,	-0.945862784588893610,	-0.945846555067722080,	-0.945830323181934160,	-0.945814088931570480,	-0.945797852316671570,	
+-0.945781613337277950,	-0.945765371993430360,	-0.945749128285169330,	-0.945732882212535490,	-0.945716633775569360,	-0.945700382974311690,	-0.945684129808803120,	-0.945667874279084160,	
+-0.945651616385195570,	-0.945635356127177970,	-0.945619093505071890,	-0.945602828518918080,	-0.945586561168757280,	-0.945570291454630010,	-0.945554019376577020,	-0.945537744934639050,	
+-0.945521468128856620,	-0.945505188959270490,	-0.945488907425921510,	-0.945472623528850200,	-0.945456337268097300,	-0.945440048643703570,	-0.945423757655709850,	-0.945407464304156560,	
+-0.945391168589084670,	-0.945374870510534930,	-0.945358570068547950,	-0.945342267263164500,	-0.945325962094425540,	-0.945309654562371480,	-0.945293344667043400,	-0.945277032408481930,	
+-0.945260717786727930,	-0.945244400801822040,	-0.945228081453805210,	-0.945211759742718090,	-0.945195435668601760,	-0.945179109231496620,	-0.945162780431443860,	-0.945146449268484120,	
+-0.945130115742658150,	-0.945113779854007020,	-0.945097441602571360,	-0.945081100988392260,	-0.945064758011510240,	-0.945048412671966380,	-0.945032064969801410,	-0.945015714905056430,	
+-0.944999362477772050,	-0.944983007687989370,	-0.944966650535749020,	-0.944950291021092180,	-0.944933929144059490,	-0.944917564904692140,	-0.944901198303030650,	-0.944884829339116330,	
+-0.944868458012989910,	-0.944852084324692250,	-0.944835708274264550,	-0.944819329861747440,	-0.944802949087182100,	-0.944786565950609390,	-0.944770180452070170,	-0.944753792591605520,	
+-0.944737402369256520,	-0.944721009785063900,	-0.944704614839068760,	-0.944688217531312050,	-0.944671817861834960,	-0.944655415830678140,	-0.944639011437882870,	-0.944622604683490020,	
+-0.944606195567540770,	-0.944589784090075880,	-0.944573370251136630,	-0.944556954050763900,	-0.944540535488998860,	-0.944524114565882480,	-0.944507691281455730,	-0.944491265635759800,	
+-0.944474837628835660,	-0.944458407260724500,	-0.944441974531467280,	-0.944425539441105190,	-0.944409101989679090,	-0.944392662177230390,	-0.944376220003799950,	-0.944359775469429060,	
+-0.944343328574158590,	-0.944326879318029940,	-0.944310427701083980,	-0.944293973723361990,	-0.944277517384905060,	-0.944261058685754380,	-0.944244597625951030,	-0.944228134205536200,	
+-0.944211668424551060,	-0.944195200283036610,	-0.944178729781034340,	-0.944162256918585130,	-0.944145781695730270,	-0.944129304112511060,	-0.944112824168968470,	-0.944096341865143910,	
+-0.944079857201078450,	-0.944063370176813410,	-0.944046880792389850,	-0.944030389047849080,	-0.944013894943232510,	-0.943997398478581000,	-0.943980899653936170,	-0.943964398469338880,	
+-0.943947894924830780,	-0.943931389020452930,	-0.943914880756246520,	-0.943898370132252970,	-0.943881857148513470,	-0.943865341805069310,	-0.943848824101961800,	-0.943832304039232240,	
+-0.943815781616921920,	-0.943799256835072150,	-0.943782729693724230,	-0.943766200192919570,	-0.943749668332699240,	-0.943733134113104890,	-0.943716597534177580,	-0.943700058595958960,	
+-0.943683517298489980,	-0.943666973641812400,	-0.943650427625967180,	-0.943633879250996070,	-0.943617328516940250,	-0.943600775423841020,	-0.943584219971739910,	-0.943567662160678220,	
+-0.943551101990697360,	-0.943534539461838740,	-0.943517974574143880,	-0.943501407327653970,	-0.943484837722410540,	-0.943468265758455100,	-0.943451691435828970,	-0.943435114754573530,	
+-0.943418535714730440,	-0.943401954316340880,	-0.943385370559446490,	-0.943368784444088670,	-0.943352195970308950,	-0.943335605138148630,	-0.943319011947649440,	-0.943302416398852590,	
+-0.943285818491799710,	-0.943269218226532310,	-0.943252615603091930,	-0.943236010621519960,	-0.943219403281857940,	-0.943202793584147380,	-0.943186181528429920,	-0.943169567114746980,	
+-0.943152950343140060,	-0.943136331213650920,	-0.943119709726320750,	-0.943103085881191520,	-0.943086459678304400,	-0.943069831117701260,	-0.943053200199423400,	-0.943036566923512680,	
+-0.943019931290010490,	-0.943003293298958490,	-0.942986652950398190,	-0.942970010244371330,	-0.942953365180919430,	-0.942936717760084140,	-0.942920067981906970,	-0.942903415846429670,	
+-0.942886761353693870,	-0.942870104503741090,	-0.942853445296613080,	-0.942836783732351470,	-0.942820119810997890,	-0.942803453532593980,	-0.942786784897181600,	-0.942770113904802140,	
+-0.942753440555497370,	-0.942736764849309020,	-0.942720086786278830,	-0.942703406366448230,	-0.942686723589859280,	-0.942670038456553510,	-0.942653350966572660,	-0.942636661119958360,	
+-0.942619968916752480,	-0.942603274356996530,	-0.942586577440732600,	-0.942569878168002080,	-0.942553176538846960,	-0.942536472553308860,	-0.942519766211429520,	-0.942503057513250810,	
+-0.942486346458814460,	-0.942469633048162340,	-0.942452917281335960,	-0.942436199158377400,	-0.942419478679328290,	-0.942402755844230500,	-0.942386030653125870,	-0.942369303106056160,	
+-0.942352573203063090,	-0.942335840944188650,	-0.942319106329474690,	-0.942302369358962830,	-0.942285630032695170,	-0.942268888350713320,	-0.942252144313059260,	-0.942235397919774950,	
+-0.942218649170902030,	-0.942201898066482580,	-0.942185144606558330,	-0.942168388791171150,	-0.942151630620363110,	-0.942134870094175960,	-0.942118107212651660,	-0.942101341975832060,	
+-0.942084574383759140,	-0.942067804436474750,	-0.942051032134020860,	-0.942034257476439320,	-0.942017480463772320,	-0.942000701096061380,	-0.941983919373348910,	-0.941967135295676440,	
+-0.941950348863086370,	-0.941933560075620240,	-0.941916768933320330,	-0.941899975436228390,	-0.941883179584386500,	-0.941866381377836740,	-0.941849580816620960,	-0.941832777900781350,	
+-0.941815972630359650,	-0.941799165005398060,	-0.941782355025938540,	-0.941765542692023280,	-0.941748728003694020,	-0.941731910960993070,	-0.941715091563962160,	-0.941698269812643710,	
+-0.941681445707079460,	-0.941664619247311600,	-0.941647790433382200,	-0.941630959265333360,	-0.941614125743207130,	-0.941597289867045610,	-0.941580451636890750,	-0.941563611052784850,	
+-0.941546768114769890,	-0.941529922822888050,	-0.941513075177181300,	-0.941496225177691940,	-0.941479372824462040,	-0.941462518117533680,	-0.941445661056949050,	-0.941428801642750220,	
+-0.941411939874979400,	-0.941395075753678760,	-0.941378209278890490,	-0.941361340450656560,	-0.941344469269019380,	-0.941327595734020920,	-0.941310719845703580,	-0.941293841604109450,	
+-0.941276961009280710,	-0.941260078061259440,	-0.941243192760088050,	-0.941226305105808740,	-0.941209415098463680,	-0.941192522738094950,	-0.941175628024744970,	-0.941158730958455920,	
+-0.941141831539270000,	-0.941124929767229610,	-0.941108025642376830,	-0.941091119164754080,	-0.941074210334403420,	-0.941057299151367270,	-0.941040385615687810,	-0.941023469727407580,	
+-0.941006551486568420,	-0.940989630893213080,	-0.940972707947383520,	-0.940955782649122390,	-0.940938854998471630,	-0.940921924995473780,	-0.940904992640171020,	-0.940888057932605990,	
+-0.940871120872820650,	-0.940854181460857640,	-0.940837239696759030,	-0.940820295580567350,	-0.940803349112324990,	-0.940786400292074170,	-0.940769449119857490,	-0.940752495595717050,	
+-0.940735539719695480,	-0.940718581491834960,	-0.940701620912178130,	-0.940684657980767060,	-0.940667692697644500,	-0.940650725062852630,	-0.940633755076434100,	-0.940616782738430970,	
+-0.940599808048885990,	-0.940582831007841460,	-0.940565851615339900,	-0.940548869871423610,	-0.940531885776135220,	-0.940514899329517150,	-0.940497910531611800,	-0.940480919382461590,	
+-0.940463925882109140,	-0.940446930030596980,	-0.940429931827967300,	-0.940412931274262950,	-0.940395928369526240,	-0.940378923113799670,	-0.940361915507125780,	-0.940344905549547190,	
+-0.940327893241106220,	-0.940310878581845590,	-0.940293861571807720,	-0.940276842211035360,	-0.940259820499570690,	-0.940242796437456560,	-0.940225770024735400,	-0.940208741261449820,	
+-0.940191710147642470,	-0.940174676683355750,	-0.940157640868632290,	-0.940140602703514850,	-0.940123562188045820,	-0.940106519322267960,	-0.940089474106223790,	-0.940072426539955820,	
+-0.940055376623507020,	-0.940038324356919590,	-0.940021269740236360,	-0.940004212773499990,	-0.939987153456753100,	-0.939970091790038320,	-0.939953027773398290,	-0.939935961406875740,	
+-0.939918892690513320,	-0.939901821624353540,	-0.939884748208439260,	-0.939867672442813110,	-0.939850594327517830,	-0.939833513862595950,	-0.939816431048090430,	-0.939799345884043790,	
+-0.939782258370498670,	-0.939765168507498030,	-0.939748076295084390,	-0.939730981733300720,	-0.939713884822189430,	-0.939696785561793480,	-0.939679683952155510,	-0.939662579993318480,	
+-0.939645473685324810,	-0.939628365028217560,	-0.939611254022039380,	-0.939594140666833110,	-0.939577024962641390,	-0.939559906909507300,	-0.939542786507473250,	-0.939525663756582310,	
+-0.939508538656877220,	-0.939491411208400740,	-0.939474281411195710,	-0.939457149265304990,	-0.939440014770771550,	-0.939422877927637900,	-0.939405738735947130,	-0.939388597195741970,	
+-0.939371453307065400,	-0.939354307069960040,	-0.939337158484469080,	-0.939320007550635160,	-0.939302854268501240,	-0.939285698638110070,	-0.939268540659504820,	-0.939251380332728150,	
+-0.939234217657823000,	-0.939217052634832350,	-0.939199885263799050,	-0.939182715544765960,	-0.939165543477776250,	-0.939148369062872580,	-0.939131192300098010,	-0.939114013189495390,	
+-0.939096831731107810,	-0.939079647924978110,	-0.939062461771149270,	-0.939045273269664360,	-0.939028082420566230,	-0.939010889223897970,	-0.938993693679702310,	-0.938976495788022560,	
+-0.938959295548901560,	-0.938942092962382290,	-0.938924888028507710,	-0.938907680747321120,	-0.938890471118865140,	-0.938873259143183090,	-0.938856044820317810,	-0.938838828150312500,	
+-0.938821609133210000,	-0.938804387769053620,	-0.938787164057886090,	-0.938769937999750840,	-0.938752709594690590,	-0.938735478842748660,	-0.938718245743968010,	-0.938701010298391810,	
+-0.938683772506063050,	-0.938666532367024800,	-0.938649289881320240,	-0.938632045048992450,	-0.938614797870084620,	-0.938597548344639710,	-0.938580296472701030,	-0.938563042254311530,	
+-0.938545785689514410,	-0.938528526778352860,	-0.938511265520870050,	-0.938494001917108970,	-0.938476735967112900,	-0.938459467670925030,	-0.938442197028588550,	-0.938424924040146440,	
+-0.938407648705642080,	-0.938390371025118690,	-0.938373090998619210,	-0.938355808626187170,	-0.938338523907865430,	-0.938321236843697500,	-0.938303947433726470,	-0.938286655677995630,	
+-0.938269361576547940,	-0.938252065129427050,	-0.938234766336675910,	-0.938217465198337930,	-0.938200161714456190,	-0.938182855885074110,	-0.938165547710234860,	-0.938148237189981750,	
+-0.938130924324358070,	-0.938113609113407130,	-0.938096291557172000,	-0.938078971655696310,	-0.938061649409023040,	-0.938044324817195680,	-0.938026997880257670,	-0.938009668598251970,	
+-0.937992336971222200,	-0.937975002999211550,	-0.937957666682263440,	-0.937940328020421150,	-0.937922987013728000,	-0.937905643662227400,	-0.937888297965962740,	-0.937870949924977330,	
+-0.937853599539314460,	-0.937836246809017670,	-0.937818891734130240,	-0.937801534314695480,	-0.937784174550757130,	-0.937766812442358160,	-0.937749447989542180,	-0.937732081192352520,	
+-0.937714712050832790,	-0.937697340565026180,	-0.937679966734976220,	-0.937662590560726540,	-0.937645212042320100,	-0.937627831179800860,	-0.937610447973211910,	-0.937593062422596880,	
+-0.937575674527999170,	-0.937558284289462310,	-0.937540891707029700,	-0.937523496780744870,	-0.937506099510651340,	-0.937488699896792620,	-0.937471297939212020,	-0.937453893637953170,	
+-0.937436486993059590,	-0.937419078004574910,	-0.937401666672542430,	-0.937384252997005900,	-0.937366836978008600,	-0.937349418615594290,	-0.937331997909806370,	-0.937314574860688480,	
+-0.937297149468284240,	-0.937279721732636960,	-0.937262291653790490,	-0.937244859231788240,	-0.937227424466673950,	-0.937209987358491040,	-0.937192547907283120,	-0.937175106113093850,	
+-0.937157661975966840,	-0.937140215495945620,	-0.937122766673073930,	-0.937105315507395290,	-0.937087861998953440,	-0.937070406147791800,	-0.937052947953954220,	-0.937035487417484210,	
+-0.937018024538425530,	-0.937000559316821800,	-0.936983091752716660,	-0.936965621846153840,	-0.936948149597176870,	-0.936930675005829610,	-0.936913198072155560,	-0.936895718796198600,	
+-0.936878237178002340,	-0.936860753217610530,	-0.936843266915066700,	-0.936825778270414800,	-0.936808287283698470,	-0.936790793954961340,	-0.936773298284247270,	-0.936755800271599990,	
+-0.936738299917063140,	-0.936720797220680690,	-0.936703292182496040,	-0.936685784802553380,	-0.936668275080896010,	-0.936650763017568110,	-0.936633248612613320,	-0.936615731866075270,	
+-0.936598212777998040,	-0.936580691348425140,	-0.936563167577400660,	-0.936545641464968210,	-0.936528113011171670,	-0.936510582216054770,	-0.936493049079661470,	-0.936475513602035510,	
+-0.936457975783220880,	-0.936440435623261180,	-0.936422893122200510,	-0.936405348280082480,	-0.936387801096951190,	-0.936370251572850250,	-0.936352699707823870,	-0.936335145501915660,	
+-0.936317588955169590,	-0.936300030067629520,	-0.936282468839339300,	-0.936264905270343010,	-0.936247339360684490,	-0.936229771110407620,	-0.936212200519556230,	-0.936194627588174400,	
+-0.936177052316305990,	-0.936159474703994960,	-0.936141894751285180,	-0.936124312458220810,	-0.936106727824845500,	-0.936089140851203430,	-0.936071551537338560,	-0.936053959883294760,	
+-0.936036365889115980,	-0.936018769554846420,	-0.936001170880529920,	-0.935983569866210450,	-0.935965966511932090,	-0.935948360817738690,	-0.935930752783674550,	-0.935913142409783520,	
+-0.935895529696109560,	-0.935877914642696760,	-0.935860297249589300,	-0.935842677516830920,	-0.935825055444466040,	-0.935807431032538380,	-0.935789804281092150,	-0.935772175190171420,	
+-0.935754543759820370,	-0.935736909990082850,	-0.935719273881003070,	-0.935701635432625080,	-0.935683994644993080,	-0.935666351518151030,	-0.935648706052143120,	-0.935631058247013430,	
+-0.935613408102806130,	-0.935595755619565210,	-0.935578100797334940,	-0.935560443636159530,	-0.935542784136082940,	-0.935525122297149460,	-0.935507458119403060,	-0.935489791602888030,	
+-0.935472122747648570,	-0.935454451553728750,	-0.935436778021172870,	-0.935419102150024990,	-0.935401423940329320,	-0.935383743392130260,	-0.935366060505471660,	-0.935348375280398050,	
+-0.935330687716953380,	-0.935312997815182070,	-0.935295305575128190,	-0.935277610996836150,	-0.935259914080350030,	-0.935242214825714010,	-0.935224513232972620,	-0.935206809302169930,	
+-0.935189103033350120,	-0.935171394426557610,	-0.935153683481836700,	-0.935135970199231450,	-0.935118254578786390,	-0.935100536620545600,	-0.935082816324553480,	-0.935065093690854330,	
+-0.935047368719492460,	-0.935029641410512150,	-0.935011911763957810,	-0.934994179779873540,	-0.934976445458303940,	-0.934958708799293210,	-0.934940969802885770,	-0.934923228469125790,	
+-0.934905484798057800,	-0.934887738789726090,	-0.934869990444174960,	-0.934852239761448930,	-0.934834486741592310,	-0.934816731384649380,	-0.934798973690664670,	-0.934781213659682590,	
+-0.934763451291747430,	-0.934745686586903710,	-0.934727919545195630,	-0.934710150166667920,	-0.934692378451364660,	-0.934674604399330590,	-0.934656828010610010,	-0.934639049285247330,	
+-0.934621268223286950,	-0.934603484824773510,	-0.934585699089751310,	-0.934567911018264860,	-0.934550120610358580,	-0.934532327866077090,	-0.934514532785464700,	-0.934496735368566030,	
+-0.934478935615425610,	-0.934461133526087620,	-0.934443329100597020,	-0.934425522338998000,	-0.934407713241335200,	-0.934389901807653130,	-0.934372088037996210,	-0.934354271932409160,	
+-0.934336453490936410,	-0.934318632713622590,	-0.934300809600512090,	-0.934282984151649560,	-0.934265156367079630,	-0.934247326246846810,	-0.934229493790995740,	-0.934211658999570820,	
+-0.934193821872616790,	-0.934175982410178190,	-0.934158140612299630,	-0.934140296479025740,	-0.934122450010401060,	-0.934104601206470320,	-0.934086750067278040,	-0.934068896592868960,	
+-0.934051040783287490,	-0.934033182638578600,	-0.934015322158786580,	-0.933997459343956390,	-0.933979594194132460,	-0.933961726709359620,	-0.933943856889682400,	-0.933925984735145650,	
+-0.933908110245793790,	-0.933890233421671770,	-0.933872354262824110,	-0.933854472769295560,	-0.933836588941130860,	-0.933818702778374750,	-0.933800814281071760,	-0.933782923449266720,	
+-0.933765030283004500,	-0.933747134782329510,	-0.933729236947286930,	-0.933711336777921060,	-0.933693434274276980,	-0.933675529436399200,	-0.933657622264332690,	-0.933639712758122080,	
+-0.933621800917812220,	-0.933603886743447850,	-0.933585970235073730,	-0.933568051392734690,	-0.933550130216475590,	-0.933532206706341070,	-0.933514280862376090,	-0.933496352684625390,	
+-0.933478422173133930,	-0.933460489327946230,	-0.933442554149107370,	-0.933424616636662100,	-0.933406676790655250,	-0.933388734611131920,	-0.933370790098136500,	-0.933352843251714300,	
+-0.933334894071909840,	-0.933316942558768290,	-0.933298988712334300,	-0.933281032532652820,	-0.933263074019768820,	-0.933245113173727160,	-0.933227149994572570,	-0.933209184482350240,	
+-0.933191216637104910,	-0.933173246458881560,	-0.933155273947725020,	-0.933137299103680370,	-0.933119321926792480,	-0.933101342417106290,	-0.933083360574666680,	-0.933065376399518590,	
+-0.933047389891707210,	-0.933029401051277300,	-0.933011409878273910,	-0.932993416372742020,	-0.932975420534726600,	-0.932957422364272480,	-0.932939421861424980,	-0.932921419026228830,	
+-0.932903413858729210,	-0.932885406358970990,	-0.932867396526999240,	-0.932849384362859020,	-0.932831369866595430,	-0.932813353038253300,	-0.932795333877877830,	-0.932777312385513980,	
+-0.932759288561206930,	-0.932741262405001550,	-0.932723233916943010,	-0.932705203097076500,	-0.932687169945446980,	-0.932669134462099540,	-0.932651096647079130,	-0.932633056500431160,	
+-0.932615014022200370,	-0.932596969212432180,	-0.932578922071171550,	-0.932560872598463540,	-0.932542820794353360,	-0.932524766658886280,	-0.932506710192107070,	-0.932488651394061230,	
+-0.932470590264793620,	-0.932452526804349760,	-0.932434461012774380,	-0.932416392890112910,	-0.932398322436410520,	-0.932380249651712290,	-0.932362174536063400,	-0.932344097089509050,	
+-0.932326017312094520,	-0.932307935203864900,	-0.932289850764865480,	-0.932271763995141440,	-0.932253674894737980,	-0.932235583463700280,	-0.932217489702073740,	-0.932199393609903340,	
+-0.932181295187234580,	-0.932163194434112440,	-0.932145091350582430,	-0.932126985936689630,	-0.932108878192479450,	-0.932090768117996960,	-0.932072655713287680,	-0.932054540978396680,	
+-0.932036423913369380,	-0.932018304518250960,	-0.932000182793086720,	-0.931982058737922170,	-0.931963932352802390,	-0.931945803637772800,	-0.931927672592878680,	-0.931909539218165440,	
+-0.931891403513678270,	-0.931873265479462700,	-0.931855125115563900,	-0.931836982422027280,	-0.931818837398898150,	-0.931800690046222010,	-0.931782540364044180,	-0.931764388352409930,	
+-0.931746234011364690,	-0.931728077340953980,	-0.931709918341222960,	-0.931691757012217180,	-0.931673593353981920,	-0.931655427366562820,	-0.931637259050005050,	-0.931619088404354150,	
+-0.931600915429655620,	-0.931582740125954770,	-0.931564562493297000,	-0.931546382531727830,	-0.931528200241292790,	-0.931510015622037170,	-0.931491828674006590,	-0.931473639397246370,	
+-0.931455447791802120,	-0.931437253857719140,	-0.931419057595043180,	-0.931400859003819410,	-0.931382658084093600,	-0.931364454835911130,	-0.931346249259317530,	-0.931328041354358200,	
+-0.931309831121078900,	-0.931291618559524910,	-0.931273403669741980,	-0.931255186451775520,	-0.931236966905671040,	-0.931218745031474170,	-0.931200520829230440,	-0.931182294298985470,	
+-0.931164065440784670,	-0.931145834254673790,	-0.931127600740698220,	-0.931109364898903720,	-0.931091126729335810,	-0.931072886232040100,	-0.931054643407062120,	-0.931036398254447620,	
+-0.931018150774241990,	-0.930999900966491100,	-0.930981648831240350,	-0.930963394368535590,	-0.930945137578422340,	-0.930926878460946240,	-0.930908617016152800,	-0.930890353244087860,	
+-0.930872087144797190,	-0.930853818718326180,	-0.930835547964720680,	-0.930817274884026320,	-0.930798999476288750,	-0.930780721741553570,	-0.930762441679866770,	-0.930744159291273740,	
+-0.930725874575820460,	-0.930707587533552320,	-0.930689298164515290,	-0.930671006468755000,	-0.930652712446317310,	-0.930634416097247620,	-0.930616117421592120,	-0.930597816419396100,	
+-0.930579513090705750,	-0.930561207435566470,	-0.930542899454024240,	-0.930524589146124680,	-0.930506276511913640,	-0.930487961551437090,	-0.930469644264740440,	-0.930451324651869860,	
+-0.930433002712870880,	-0.930414678447789360,	-0.930396351856671130,	-0.930378022939562180,	-0.930359691696508010,	-0.930341358127554700,	-0.930323022232747880,	-0.930304684012133620,	
+-0.930286343465757560,	-0.930268000593665770,	-0.930249655395903870,	-0.930231307872517840,	-0.930212958023553530,	-0.930194605849056890,	-0.930176251349073670,	-0.930157894523649830,	
+-0.930139535372831340,	-0.930121173896663930,	-0.930102810095193580,	-0.930084443968466230,	-0.930066075516527760,	-0.930047704739424110,	-0.930029331637201250,	-0.930010956209905040,	
+-0.929992578457581430,	-0.929974198380276280,	-0.929955815978035780,	-0.929937431250905670,	-0.929919044198932010,	-0.929900654822160670,	-0.929882263120637820,	-0.929863869094409100,	
+-0.929845472743520920,	-0.929827074068019010,	-0.929808673067949340,	-0.929790269743357990,	-0.929771864094291020,	-0.929753456120794410,	-0.929735045822914110,	-0.929716633200696200,	
+-0.929698218254186750,	-0.929679800983431730,	-0.929661381388477200,	-0.929642959469369260,	-0.929624535226153850,	-0.929606108658877160,	-0.929587679767585160,	-0.929569248552324030,	
+-0.929550815013139630,	-0.929532379150078360,	-0.929513940963186070,	-0.929495500452508950,	-0.929477057618092960,	-0.929458612459984510,	-0.929440164978229340,	-0.929421715172873860,	
+-0.929403263043964150,	-0.929384808591546150,	-0.929366351815666290,	-0.929347892716370420,	-0.929329431293704930,	-0.929310967547715690,	-0.929292501478449220,	-0.929274033085951360,	
+-0.929255562370268520,	-0.929237089331446780,	-0.929218613969532200,	-0.929200136284571210,	-0.929181656276609870,	-0.929163173945694250,	-0.929144689291870880,	-0.929126202315185610,	
+-0.929107713015684960,	-0.929089221393414990,	-0.929070727448422010,	-0.929052231180752090,	-0.929033732590451630,	-0.929015231677566940,	-0.928996728442144090,	-0.928978222884229380,	
+-0.928959715003869200,	-0.928941204801109750,	-0.928922692275997220,	-0.928904177428578000,	-0.928885660258898290,	-0.928867140767004500,	-0.928848618952942790,	-0.928830094816759600,	
+-0.928811568358501090,	-0.928793039578213690,	-0.928774508475943670,	-0.928755975051737460,	-0.928737439305641230,	-0.928718901237701510,	-0.928700360847964480,	-0.928681818136476540,	
+-0.928663273103284000,	-0.928644725748433260,	-0.928626176071970840,	-0.928607624073942930,	-0.928589069754395920,	-0.928570513113376240,	-0.928551954150930390,	-0.928533392867104460,	
+-0.928514829261945170,	-0.928496263335498840,	-0.928477695087811860,	-0.928459124518930530,	-0.928440551628901490,	-0.928421976417770910,	-0.928403398885585540,	-0.928384819032391670,	
+-0.928366236858235720,	-0.928347652363164190,	-0.928329065547223500,	-0.928310476410460160,	-0.928291884952920590,	-0.928273291174651400,	-0.928254695075698910,	-0.928236096656109730,	
+-0.928217495915930280,	-0.928198892855207070,	-0.928180287473986620,	-0.928161679772315560,	-0.928143069750240190,	-0.928124457407807250,	-0.928105842745063030,	-0.928087225762054380,	
+-0.928068606458827490,	-0.928049984835429220,	-0.928031360891905850,	-0.928012734628304250,	-0.927994106044670590,	-0.927975475141051830,	-0.927956841917494390,	-0.927938206374044780,	
+-0.927919568510749640,	-0.927900928327655580,	-0.927882285824809250,	-0.927863641002257160,	-0.927844993860046040,	-0.927826344398222420,	-0.927807692616832940,	-0.927789038515924090,	
+-0.927770382095542860,	-0.927751723355735520,	-0.927733062296548950,	-0.927714398918029650,	-0.927695733220224470,	-0.927677065203179830,	-0.927658394866942680,	-0.927639722211559440,	
+-0.927621047237076950,	-0.927602369943541730,	-0.927583690331000630,	-0.927565008399500290,	-0.927546324149087440,	-0.927527637579808830,	-0.927508948691711080,	-0.927490257484841040,	
+-0.927471563959245240,	-0.927452868114970630,	-0.927434169952063850,	-0.927415469470571630,	-0.927396766670540610,	-0.927378061552017850,	-0.927359354115049880,	-0.927340644359683550,	
+-0.927321932285965490,	-0.927303217893942770,	-0.927284501183661790,	-0.927265782155169750,	-0.927247060808513160,	-0.927228337143738980,	-0.927209611160893840,	-0.927190882860024820,	
+-0.927172152241178550,	-0.927153419304401760,	-0.927134684049741640,	-0.927115946477244600,	-0.927097206586957930,	-0.927078464378928050,	-0.927059719853202120,	-0.927040973009826800,	
+-0.927022223848849140,	-0.927003472370315880,	-0.926984718574273890,	-0.926965962460770120,	-0.926947204029851530,	-0.926928443281564870,	-0.926909680215957100,	-0.926890914833075170,	
+-0.926872147132965950,	-0.926853377115676280,	-0.926834604781253240,	-0.926815830129743670,	-0.926797053161194540,	-0.926778273875652700,	-0.926759492273165230,	-0.926740708353779090,	
+-0.926721922117541120,	-0.926703133564498400,	-0.926684342694697680,	-0.926665549508186360,	-0.926646754005010950,	-0.926627956185218760,	-0.926609156048856630,	-0.926590353595971640,	
+-0.926571548826610750,	-0.926552741740821030,	-0.926533932338649450,	-0.926515120620143070,	-0.926496306585348760,	-0.926477490234313810,	-0.926458671567085060,	-0.926439850583709700,	
+-0.926421027284234590,	-0.926402201668707010,	-0.926383373737173940,	-0.926364543489682330,	-0.926345710926279490,	-0.926326876047012250,	-0.926308038851927920,	-0.926289199341073450,	
+-0.926270357514496050,	-0.926251513372242650,	-0.926232666914360570,	-0.926213818140896760,	-0.926194967051898410,	-0.926176113647412700,	-0.926157257927486600,	-0.926138399892167400,	
+-0.926119539541502280,	-0.926100676875538210,	-0.926081811894322480,	-0.926062944597902280,	-0.926044074986324680,	-0.926025203059636760,	-0.926006328817885920,	-0.925987452261119340,	
+-0.925968573389384100,	-0.925949692202727380,	-0.925930808701196480,	-0.925911922884838590,	-0.925893034753700770,	-0.925874144307830440,	-0.925855251547274770,	-0.925836356472080960,	
+-0.925817459082296180,	-0.925798559377967840,	-0.925779657359143030,	-0.925760753025869130,	-0.925741846378193340,	-0.925722937416162960,	-0.925704026139825160,	-0.925685112549227470,	
+-0.925666196644416850,	-0.925647278425440700,	-0.925628357892346430,	-0.925609435045181230,	-0.925590509883992500,	-0.925571582408827420,	-0.925552652619733520,	-0.925533720516757860,	
+-0.925514786099947970,	-0.925495849369351030,	-0.925476910325014560,	-0.925457968966985730,	-0.925439025295312080,	-0.925420079310040780,	-0.925401131011219350,	-0.925382180398894970,	
+-0.925363227473115280,	-0.925344272233927460,	-0.925325314681379020,	-0.925306354815517150,	-0.925287392636389480,	-0.925268428144043310,	-0.925249461338526040,	-0.925230492219885290,	
+-0.925211520788168150,	-0.925192547043422240,	-0.925173570985694970,	-0.925154592615033740,	-0.925135611931486080,	-0.925116628935099380,	-0.925097643625921060,	-0.925078656003998740,	
+-0.925059666069379730,	-0.925040673822111530,	-0.925021679262241660,	-0.925002682389817530,	-0.924983683204886780,	-0.924964681707496790,	-0.924945677897695110,	-0.924926671775529230,	
+-0.924907663341046680,	-0.924888652594294870,	-0.924869639535321530,	-0.924850624164174070,	-0.924831606480900130,	-0.924812586485547090,	-0.924793564178162610,	-0.924774539558794180,	
+-0.924755512627489450,	-0.924736483384295930,	-0.924717451829261240,	-0.924698417962432790,	-0.924679381783858450,	-0.924660343293585480,	-0.924641302491661770,	-0.924622259378134800,	
+-0.924603213953052230,	-0.924584166216461560,	-0.924565116168410530,	-0.924546063808946550,	-0.924527009138117580,	-0.924507952155971040,	-0.924488892862554530,	-0.924469831257915930,	
+-0.924450767342102630,	-0.924431701115162490,	-0.924412632577143010,	-0.924393561728092060,	-0.924374488568057150,	-0.924355413097086130,	-0.924336335315226410,	-0.924317255222525950,	
+-0.924298172819032260,	-0.924279088104793310,	-0.924260001079856510,	-0.924240911744269810,	-0.924221820098080630,	-0.924202726141337140,	-0.924183629874086640,	-0.924164531296377210,	
+-0.924145430408256360,	-0.924126327209771950,	-0.924107221700971700,	-0.924088113881903370,	-0.924069003752614910,	-0.924049891313153850,	-0.924030776563568020,	-0.924011659503905290,	
+-0.923992540134213500,	-0.923973418454540170,	-0.923954294464933490,	-0.923935168165440860,	-0.923916039556110570,	-0.923896908636989920,	-0.923877775408127210,	-0.923858639869569950,	
+-0.923839502021366110,	-0.923820361863563530,	-0.923801219396210070,	-0.923782074619353470,	-0.923762927533041790,	-0.923743778137322670,	-0.923724626432244180,	-0.923705472417854170,	
+-0.923686316094200380,	-0.923667157461330880,	-0.923647996519293410,	-0.923628833268136050,	-0.923609667707906530,	-0.923590499838652930,	-0.923571329660422990,	-0.923552157173264780,	
+-0.923532982377226030,	-0.923513805272355050,	-0.923494625858699350,	-0.923475444136307330,	-0.923456260105226520,	-0.923437073765505100,	-0.923417885117190920,	-0.923398694160332160,	
+-0.923379500894976560,	-0.923360305321172300,	-0.923341107438967250,	-0.923321907248409350,	-0.923302704749546790,	-0.923283499942427310,	-0.923264292827099320,	-0.923245083403610440,	
+-0.923225871672008870,	-0.923206657632342660,	-0.923187441284659790,	-0.923168222629008330,	-0.923149001665436340,	-0.923129778393991680,	-0.923110552814722760,	-0.923091324927677430,	
+-0.923072094732903750,	-0.923052862230449800,	-0.923033627420363770,	-0.923014390302693610,	-0.922995150877487510,	-0.922975909144793550,	-0.922956665104659680,	-0.922937418757134310,	
+-0.922918170102265290,	-0.922898919140100920,	-0.922879665870689260,	-0.922860410294078390,	-0.922841152410316500,	-0.922821892219451770,	-0.922802629721532260,	-0.922783364916606170,	
+-0.922764097804721680,	-0.922744828385926970,	-0.922725556660270230,	-0.922706282627799520,	-0.922687006288563150,	-0.922667727642609290,	-0.922648446689986020,	-0.922629163430741750,	
+-0.922609877864924430,	-0.922590589992582480,	-0.922571299813764070,	-0.922552007328517390,	-0.922532712536890730,	-0.922513415438932170,	-0.922494116034690230,	-0.922474814324212970,	
+-0.922455510307548690,	-0.922436203984745460,	-0.922416895355851920,	-0.922397584420916020,	-0.922378271179986280,	-0.922358955633110770,	-0.922339637780337900,	-0.922320317621715960,	
+-0.922300995157293250,	-0.922281670387117950,	-0.922262343311238570,	-0.922243013929703200,	-0.922223682242560460,	-0.922204348249858310,	-0.922185011951645370,	-0.922165673347970060,	
+-0.922146332438880450,	-0.922126989224425040,	-0.922107643704652040,	-0.922088295879610050,	-0.922068945749347280,	-0.922049593313912230,	-0.922030238573353090,	-0.922010881527718370,	
+-0.921991522177056490,	-0.921972160521415840,	-0.921952796560844610,	-0.921933430295391540,	-0.921914061725104820,	-0.921894690850033060,	-0.921875317670224460,	-0.921855942185727750,	
+-0.921836564396590900,	-0.921817184302862860,	-0.921797801904591820,	-0.921778417201826180,	-0.921759030194614580,	-0.921739640883005310,	-0.921720249267047100,	-0.921700855346788140,	
+-0.921681459122277060,	-0.921662060593562370,	-0.921642659760692480,	-0.921623256623716030,	-0.921603851182681400,	-0.921584443437637010,	-0.921565033388631720,	-0.921545621035713690,	
+-0.921526206378931790,	-0.921506789418334190,	-0.921487370153969750,	-0.921467948585886760,	-0.921448524714133970,	-0.921429098538759870,	-0.921409670059813000,	-0.921390239277341980,	
+-0.921370806191395220,	-0.921351370802021670,	-0.921331933109269530,	-0.921312493113187640,	-0.921293050813824510,	-0.921273606211228780,	-0.921254159305448960,	-0.921234710096533790,	
+-0.921215258584531790,	-0.921195804769491810,	-0.921176348651462140,	-0.921156890230491740,	-0.921137429506628910,	-0.921117966479922720,	-0.921098501150421470,	-0.921079033518174110,	
+-0.921059563583229050,	-0.921040091345635140,	-0.921020616805440890,	-0.921001139962695170,	-0.920981660817446590,	-0.920962179369743890,	-0.920942695619635820,	-0.920923209567170890,	
+-0.920903721212397940,	-0.920884230555365720,	-0.920864737596122970,	-0.920845242334718210,	-0.920825744771200600,	-0.920806244905618350,	-0.920786742738020750,	-0.920767238268456080,	
+-0.920747731496973530,	-0.920728222423621400,	-0.920708711048448980,	-0.920689197371504560,	-0.920669681392837220,	-0.920650163112495700,	-0.920630642530528840,	-0.920611119646985280,	
+-0.920591594461913850,	-0.920572066975363530,	-0.920552537187383060,	-0.920533005098021270,	-0.920513470707326810,	-0.920493934015348850,	-0.920474395022136020,	-0.920454853727737170,	
+-0.920435310132201150,	-0.920415764235576920,	-0.920396216037913220,	-0.920376665539259120,	-0.920357112739663140,	-0.920337557639174570,	-0.920318000237841940,	-0.920298440535714520,	
+-0.920278878532840850,	-0.920259314229269990,	-0.920239747625050790,	-0.920220178720232320,	-0.920200607514863430,	-0.920181034008992870,	-0.920161458202669920,	-0.920141880095943220,	
+-0.920122299688861830,	-0.920102716981474720,	-0.920083131973830740,	-0.920063544665978950,	-0.920043955057968430,	-0.920024363149847810,	-0.920004768941666500,	-0.919985172433473110,	
+-0.919965573625316950,	-0.919945972517246640,	-0.919926369109311580,	-0.919906763401560520,	-0.919887155394042530,	-0.919867545086806680,	-0.919847932479902040,	-0.919828317573377460,	
+-0.919808700367282020,	-0.919789080861665000,	-0.919769459056575140,	-0.919749834952061750,	-0.919730208548173780,	-0.919710579844960300,	-0.919690948842470160,	-0.919671315540752880,	
+-0.919651679939857190,	-0.919632042039832400,	-0.919612401840727340,	-0.919592759342591440,	-0.919573114545473520,	-0.919553467449423010,	-0.919533818054488640,	-0.919514166360719810,	
+-0.919494512368165480,	-0.919474856076874960,	-0.919455197486897300,	-0.919435536598281590,	-0.919415873411077110,	-0.919396207925332830,	-0.919376540141098150,	-0.919356870058422040,	
+-0.919337197677353780,	-0.919317522997942560,	-0.919297846020237560,	-0.919278166744287750,	-0.919258485170142750,	-0.919238801297851400,	-0.919219115127463130,	-0.919199426659027100,	
+-0.919179735892592390,	-0.919160042828208400,	-0.919140347465924320,	-0.919120649805789340,	-0.919100949847852840,	-0.919081247592163810,	-0.919061543038771740,	-0.919041836187725720,	
+-0.919022127039075150,	-0.919002415592869440,	-0.918982701849157420,	-0.918962985807988850,	-0.918943267469412680,	-0.918923546833478540,	-0.918903823900235280,	-0.918884098669732640,	
+-0.918864371142019690,	-0.918844641317145830,	-0.918824909195160360,	-0.918805174776112680,	-0.918785438060051860,	-0.918765699047027650,	-0.918745957737089110,	-0.918726214130285770,	
+-0.918706468226666790,	-0.918686720026281600,	-0.918666969529179700,	-0.918647216735410390,	-0.918627461645022960,	-0.918607704258066930,	-0.918587944574591590,	-0.918568182594646450,	
+-0.918548418318280820,	-0.918528651745544100,	-0.918508882876485910,	-0.918489111711155330,	-0.918469338249602090,	-0.918449562491875480,	-0.918429784438024920,	-0.918410004088099920,	
+-0.918390221442149990,	-0.918370436500224430,	-0.918350649262372750,	-0.918330859728644480,	-0.918311067899089120,	-0.918291273773755970,	-0.918271477352694760,	-0.918251678635954690,	
+-0.918231877623585490,	-0.918212074315636780,	-0.918192268712157640,	-0.918172460813198030,	-0.918152650618807130,	-0.918132838129034680,	-0.918113023343930080,	-0.918093206263542960,	
+-0.918073386887922730,	-0.918053565217119120,	-0.918033741251181650,	-0.918013914990159720,	-0.917994086434103070,	-0.917974255583061230,	-0.917954422437083580,	-0.917934586996220100,	
+-0.917914749260519970,	-0.917894909230033140,	-0.917875066904808910,	-0.917855222284897020,	-0.917835375370347100,	-0.917815526161208760,	-0.917795674657531650,	-0.917775820859365150,	
+-0.917755964766759360,	-0.917736106379763440,	-0.917716245698427470,	-0.917696382722800740,	-0.917676517452933100,	-0.917656649888874080,	-0.917636780030673620,	-0.917616907878381020,	
+-0.917597033432046240,	-0.917577156691718800,	-0.917557277657448660,	-0.917537396329285100,	-0.917517512707278220,	-0.917497626791477510,	-0.917477738581932710,	-0.917457848078693460,	
+-0.917437955281809710,	-0.917418060191331100,	-0.917398162807307240,	-0.917378263129788100,	-0.917358361158823190,	-0.917338456894462470,	-0.917318550336755580,	-0.917298641485752240,	
+-0.917278730341502310,	-0.917258816904055640,	-0.917238901173461850,	-0.917218983149770910,	-0.917199062833032430,	-0.917179140223296390,	-0.917159215320612290,	-0.917139288125030430,	
+-0.917119358636600100,	-0.917099426855371490,	-0.917079492781394330,	-0.917059556414718370,	-0.917039617755393550,	-0.917019676803469630,	-0.916999733558996670,	-0.916979788022024290,	
+-0.916959840192602460,	-0.916939890070780920,	-0.916919937656609840,	-0.916899982950138750,	-0.916880025951417820,	-0.916860066660496690,	-0.916840105077425530,	-0.916820141202254080,	
+-0.916800175035032310,	-0.916780206575809940,	-0.916760235824637280,	-0.916740262781563840,	-0.916720287446639910,	-0.916700309819915130,	-0.916680329901439660,	-0.916660347691263260,	
+-0.916640363189436090,	-0.916620376396007910,	-0.916600387311028890,	-0.916580395934548870,	-0.916560402266617840,	-0.916540406307285840,	-0.916520408056602730,	-0.916500407514618700,	
+-0.916480404681383700,	-0.916460399556947580,	-0.916440392141360530,	-0.916420382434672500,	-0.916400370436933450,	-0.916380356148193580,	-0.916360339568502600,	-0.916340320697911050,	
+-0.916320299536468540,	-0.916300276084225370,	-0.916280250341231390,	-0.916260222307536900,	-0.916240191983191730,	-0.916220159368246080,	-0.916200124462750120,	-0.916180087266753820,	
+-0.916160047780307350,	-0.916140006003460680,	-0.916119961936264100,	-0.916099915578767580,	-0.916079866931021280,	-0.916059815993075180,	-0.916039762764979670,	-0.916019707246784720,	
+-0.915999649438540620,	-0.915979589340297220,	-0.915959526952104920,	-0.915939462274013790,	-0.915919395306074020,	-0.915899326048335680,	-0.915879254500849170,	-0.915859180663664450,	
+-0.915839104536831820,	-0.915819026120401340,	-0.915798945414423300,	-0.915778862418948010,	-0.915758777134025430,	-0.915738689559706050,	-0.915718599696039750,	-0.915698507543077130,	
+-0.915678413100868170,	-0.915658316369463270,	-0.915638217348912490,	-0.915618116039266130,	-0.915598012440574480,	-0.915577906552887950,	-0.915557798376256500,	-0.915537687910730650,	
+-0.915517575156360450,	-0.915497460113196440,	-0.915477342781288780,	-0.915457223160687780,	-0.915437101251443620,	-0.915416977053606700,	-0.915396850567227420,	-0.915376721792355960,	
+-0.915356590729042740,	-0.915336457377337930,	-0.915316321737292160,	-0.915296183808955500,	-0.915276043592378350,	-0.915255901087611120,	-0.915235756294704220,	-0.915215609213707810,	
+-0.915195459844672430,	-0.915175308187648360,	-0.915155154242686120,	-0.915134998009835780,	-0.915114839489148180,	-0.915094678680673400,	-0.915074515584461960,	-0.915054350200564140,	
+-0.915034182529030460,	-0.915014012569911330,	-0.914993840323257150,	-0.914973665789118430,	-0.914953488967545470,	-0.914933309858588890,	-0.914913128462299000,	-0.914892944778726290,	
+-0.914872758807921180,	-0.914852570549934300,	-0.914832380004815810,	-0.914812187172616590,	-0.914791992053386680,	-0.914771794647176950,	-0.914751594954037570,	-0.914731392974019400,	
+-0.914711188707172610,	-0.914690982153547940,	-0.914670773313195680,	-0.914650562186166580,	-0.914630348772511040,	-0.914610133072279560,	-0.914589915085522900,	-0.914569694812291330,	
+-0.914549472252635720,	-0.914529247406606240,	-0.914509020274253740,	-0.914488790855628620,	-0.914468559150781510,	-0.914448325159763040,	-0.914428088882623840,	-0.914407850319414290,	
+-0.914387609470185160,	-0.914367366334986940,	-0.914347120913870490,	-0.914326873206886100,	-0.914306623214084510,	-0.914286370935516350,	-0.914266116371232450,	-0.914245859521283010,	
+-0.914225600385719090,	-0.914205338964591110,	-0.914185075257949680,	-0.914164809265845760,	-0.914144540988329650,	-0.914124270425452300,	-0.914103997577264240,	-0.914083722443816190,	
+-0.914063445025158790,	-0.914043165321342890,	-0.914022883332418990,	-0.914002599058437950,	-0.913982312499450280,	-0.913962023655507050,	-0.913941732526658560,	-0.913921439112955870,	
+-0.913901143414449390,	-0.913880845431190300,	-0.913860545163228900,	-0.913840242610616250,	-0.913819937773402870,	-0.913799630651639830,	-0.913779321245377530,	-0.913759009554666930,	
+-0.913738695579559000,	-0.913718379320104130,	-0.913698060776353520,	-0.913677739948357550,	-0.913657416836167410,	-0.913637091439833520,	-0.913616763759407150,	-0.913596433794938710,	
+-0.913576101546479170,	-0.913555767014079480,	-0.913535430197790270,	-0.913515091097662490,	-0.913494749713747110,	-0.913474406046094760,	-0.913454060094756380,	-0.913433711859782840,	
+-0.913413361341225190,	-0.913393008539133970,	-0.913372653453560220,	-0.913352296084554930,	-0.913331936432168810,	-0.913311574496452840,	-0.913291210277457970,	-0.913270843775235150,	
+-0.913250474989835140,	-0.913230103921308990,	-0.913209730569707560,	-0.913189354935081800,	-0.913168977017482560,	-0.913148596816961030,	-0.913128214333567940,	-0.913107829567354370,	
+-0.913087442518371150,	-0.913067053186669360,	-0.913046661572299970,	-0.913026267675313920,	-0.913005871495762070,	-0.912985473033695700,	-0.912965072289165570,	-0.912944669262222730,	
+-0.912924263952918260,	-0.912903856361303110,	-0.912883446487428360,	-0.912863034331344970,	-0.912842619893104110,	-0.912822203172756530,	-0.912801784170353510,	-0.912781362885946020,	
+-0.912760939319585130,	-0.912740513471321900,	-0.912720085341207410,	-0.912699654929292610,	-0.912679222235628810,	-0.912658787260266830,	-0.912638350003257990,	-0.912617910464653240,	
+-0.912597468644503750,	-0.912577024542860490,	-0.912556578159774650,	-0.912536129495297500,	-0.912515678549479900,	-0.912495225322373150,	-0.912474769814028310,	-0.912454312024496670,	
+-0.912433851953829090,	-0.912413389602077070,	-0.912392924969291360,	-0.912372458055523470,	-0.912351988860824360,	-0.912331517385245430,	-0.912311043628837530,	-0.912290567591652170,	
+-0.912270089273740200,	-0.912249608675153260,	-0.912229125795942060,	-0.912208640636158250,	-0.912188153195852670,	-0.912167663475076830,	-0.912147171473881690,	-0.912126677192318660,	
+-0.912106180630439020,	-0.912085681788293860,	-0.912065180665934560,	-0.912044677263412320,	-0.912024171580778310,	-0.912003663618083940,	-0.911983153375380380,	-0.911962640852718830,	
+-0.911942126050150900,	-0.911921608967727450,	-0.911901089605500090,	-0.911880567963520020,	-0.911860044041838510,	-0.911839517840506870,	-0.911818989359576390,	-0.911798458599098470,	
+-0.911777925559124510,	-0.911757390239705590,	-0.911736852640893210,	-0.911716312762738790,	-0.911695770605293500,	-0.911675226168608850,	-0.911654679452736040,	-0.911634130457726680,	
+-0.911613579183631840,	-0.911593025630503150,	-0.911572469798391900,	-0.911551911687349500,	-0.911531351297427240,	-0.911510788628676630,	-0.911490223681149070,	-0.911469656454895970,	
+-0.911449086949968620,	-0.911428515166418650,	-0.911407941104297350,	-0.911387364763656230,	-0.911366786144546690,	-0.911346205247020260,	-0.911325622071128110,	-0.911305036616921970,	
+-0.911284448884453370,	-0.911263858873773590,	-0.911243266584934150,	-0.911222672017986570,	-0.911202075172982240,	-0.911181476049972790,	-0.911160874649009630,	-0.911140270970144270,	
+-0.911119665013428340,	-0.911099056778913010,	-0.911078446266650240,	-0.911057833476691340,	-0.911037218409087800,	-0.911016601063891260,	-0.910995981441153240,	-0.910975359540925120,	
+-0.910954735363258770,	-0.910934108908205480,	-0.910913480175816970,	-0.910892849166144660,	-0.910872215879240280,	-0.910851580315155450,	-0.910830942473941470,	-0.910810302355650410,	
+-0.910789659960333340,	-0.910769015288042330,	-0.910748368338828660,	-0.910727719112744080,	-0.910707067609840220,	-0.910686413830168680,	-0.910665757773781110,	-0.910645099440729240,	
+-0.910624438831064480,	-0.910603775944838660,	-0.910583110782103410,	-0.910562443342910480,	-0.910541773627311260,	-0.910521101635357710,	-0.910500427367101350,	-0.910479750822593910,	
+-0.910459072001887250,	-0.910438390905032760,	-0.910417707532082400,	-0.910397021883087690,	-0.910376333958100470,	-0.910355643757172370,	-0.910334951280355240,	-0.910314256527700590,	
+-0.910293559499260500,	-0.910272860195086350,	-0.910252158615230120,	-0.910231454759743430,	-0.910210748628678230,	-0.910190040222086050,	-0.910169329540018830,	-0.910148616582528210,	
+-0.910127901349666150,	-0.910107183841484260,	-0.910086464058034390,	-0.910065741999368400,	-0.910045017665538030,	-0.910024291056595210,	-0.910003562172591480,	-0.909982831013579020,	
+-0.909962097579609440,	-0.909941361870734600,	-0.909920623887006340,	-0.909899883628476620,	-0.909879141095197070,	-0.909858396287219760,	-0.909837649204596310,	-0.909816899847378900,	
+-0.909796148215619160,	-0.909775394309369050,	-0.909754638128680520,	-0.909733879673605310,	-0.909713118944195380,	-0.909692355940502790,	-0.909671590662579190,	-0.909650823110476630,	
+-0.909630053284247060,	-0.909609281183942240,	-0.909588506809614450,	-0.909567730161315200,	-0.909546951239096680,	-0.909526170043010730,	-0.909505386573109530,	-0.909484600829444600,	
+-0.909463812812068450,	-0.909443022521032480,	-0.909422229956389220,	-0.909401435118190270,	-0.909380638006487720,	-0.909359838621333520,	-0.909339036962779850,	-0.909318233030878440,	
+-0.909297426825681600,	-0.909276618347241270,	-0.909255807595609090,	-0.909234994570837560,	-0.909214179272978650,	-0.909193361702083980,	-0.909172541858206170,	-0.909151719741396970,	
+-0.909130895351708550,	-0.909110068689192640,	-0.909089239753901770,	-0.909068408545887770,	-0.909047575065202730,	-0.909026739311898590,	-0.909005901286027870,	-0.908985060987642310,	
+-0.908964218416794090,	-0.908943373573535160,	-0.908922526457918050,	-0.908901677069994470,	-0.908880825409816850,	-0.908859971477436910,	-0.908839115272907170,	-0.908818256796279810,	
+-0.908797396047606450,	-0.908776533026939840,	-0.908755667734331920,	-0.908734800169834880,	-0.908713930333500560,	-0.908693058225381710,	-0.908672183845530060,	-0.908651307193998110,	
+-0.908630428270837620,	-0.908609547076101200,	-0.908588663609841030,	-0.908567777872109070,	-0.908546889862957620,	-0.908525999582439070,	-0.908505107030605500,	-0.908484212207509190,	
+-0.908463315113202110,	-0.908442415747736990,	-0.908421514111165780,	-0.908400610203540900,	-0.908379704024914190,	-0.908358795575338500,	-0.908337884854865770,	-0.908316971863548090,	
+-0.908296056601438200,	-0.908275139068588140,	-0.908254219265050340,	-0.908233297190876750,	-0.908212372846120110,	-0.908191446230832480,	-0.908170517345066260,	-0.908149586188873650,	
+-0.908128652762307140,	-0.908107717065419040,	-0.908086779098261740,	-0.908065838860887210,	-0.908044896353348290,	-0.908023951575697040,	-0.908003004527985990,	-0.907982055210267310,	
+-0.907961103622593630,	-0.907940149765017130,	-0.907919193637590110,	-0.907898235240365390,	-0.907877274573394950,	-0.907856311636731310,	-0.907835346430426850,	-0.907814378954534100,	
+-0.907793409209105450,	-0.907772437194193200,	-0.907751462909849760,	-0.907730486356127740,	-0.907709507533079660,	-0.907688526440757700,	-0.907667543079214270,	-0.907646557448502200,	
+-0.907625569548673680,	-0.907604579379781230,	-0.907583586941877240,	-0.907562592235014340,	-0.907541595259245050,	-0.907520596014621540,	-0.907499594501196770,	-0.907478590719023040,	
+-0.907457584668152740,	-0.907436576348638390,	-0.907415565760532730,	-0.907394552903888150,	-0.907373537778757180,	-0.907352520385192210,	-0.907331500723246090,	-0.907310478792971220,	
+-0.907289454594420230,	-0.907268428127645300,	-0.907247399392699600,	-0.907226368389635330,	-0.907205335118505210,	-0.907184299579361530,	-0.907163261772257260,	-0.907142221697244790,	
+-0.907121179354376640,	-0.907100134743705770,	-0.907079087865284570,	-0.907058038719165570,	-0.907036987305401280,	-0.907015933624044760,	-0.906994877675148410,	-0.906973819458764870,	
+-0.906952758974946540,	-0.906931696223746590,	-0.906910631205217310,	-0.906889563919411560,	-0.906868494366381620,	-0.906847422546180670,	-0.906826348458861120,	-0.906805272104475700,	
+-0.906784193483077040,	-0.906763112594717980,	-0.906742029439451150,	-0.906720944017329170,	-0.906699856328404770,	-0.906678766372730820,	-0.906657674150360030,	-0.906636579661344810,	
+-0.906615482905738350,	-0.906594383883593260,	-0.906573282594962060,	-0.906552179039897600,	-0.906531073218452830,	-0.906509965130680270,	-0.906488854776632990,	-0.906467742156363280,	
+-0.906446627269924420,	-0.906425510117368940,	-0.906404390698749780,	-0.906383269014119360,	-0.906362145063531080,	-0.906341018847037330,	-0.906319890364691070,	-0.906298759616544940,	
+-0.906277626602651990,	-0.906256491323065070,	-0.906235353777836710,	-0.906214213967020180,	-0.906193071890668000,	-0.906171927548833240,	-0.906150780941568530,	-0.906129632068926940,	
+-0.906108480930961300,	-0.906087327527724470,	-0.906066171859269190,	-0.906045013925648620,	-0.906023853726915410,	-0.906002691263122720,	-0.905981526534323070,	-0.905960359540569750,	
+-0.905939190281915610,	-0.905918018758413380,	-0.905896844970116020,	-0.905875668917076720,	-0.905854490599348190,	-0.905833310016983310,	-0.905812127170035340,	-0.905790942058557040,	
+-0.905769754682601350,	-0.905748565042221120,	-0.905727373137469650,	-0.905706178968399780,	-0.905684982535064460,	-0.905663783837516450,	-0.905642582875809230,	-0.905621379649995450,	
+-0.905600174160128280,	-0.905578966406260570,	-0.905557756388445490,	-0.905536544106736120,	-0.905515329561185300,	-0.905494112751846100,	-0.905472893678771710,	-0.905451672342015070,	
+-0.905430448741629370,	-0.905409222877667230,	-0.905387994750182280,	-0.905366764359227360,	-0.905345531704855320,	-0.905324296787119560,	-0.905303059606073160,	-0.905281820161769060,	
+-0.905260578454260220,	-0.905239334483600170,	-0.905218088249841850,	-0.905196839753038220,	-0.905175588993242240,	-0.905154335970507540,	-0.905133080684887070,	-0.905111823136433790,	
+-0.905090563325200770,	-0.905069301251241630,	-0.905048036914609110,	-0.905026770315356610,	-0.905005501453536980,	-0.904984230329203720,	-0.904962956942409910,	-0.904941681293208510,	
+-0.904920403381653140,	-0.904899123207796750,	-0.904877840771692530,	-0.904856556073393550,	-0.904835269112953310,	-0.904813979890424890,	-0.904792688405861580,	-0.904771394659316330,	
+-0.904750098650842880,	-0.904728800380494080,	-0.904707499848323330,	-0.904686197054383580,	-0.904664891998728570,	-0.904643584681411260,	-0.904622275102485050,	-0.904600963262003010,	
+-0.904579649160018650,	-0.904558332796585260,	-0.904537014171755800,	-0.904515693285584010,	-0.904494370138123060,	-0.904473044729426020,	-0.904451717059546300,	-0.904430387128537410,	
+-0.904409054936452630,	-0.904387720483345150,	-0.904366383769268260,	-0.904345044794275470,	-0.904323703558420180,	-0.904302360061755570,	-0.904281014304334940,	-0.904259666286211910,	
+-0.904238316007439650,	-0.904216963468071680,	-0.904195608668161180,	-0.904174251607761770,	-0.904152892286926750,	-0.904131530705709290,	-0.904110166864163120,	-0.904088800762341660,	
+-0.904067432400298080,	-0.904046061778085890,	-0.904024688895758600,	-0.904003313753369620,	-0.903981936350972350,	-0.903960556688620080,	-0.903939174766366650,	-0.903917790584265250,	
+-0.903896404142369270,	-0.903875015440732230,	-0.903853624479407760,	-0.903832231258449250,	-0.903810835777910220,	-0.903789438037843840,	-0.903768038038304080,	-0.903746635779344220,	
+-0.903725231261017780,	-0.903703824483378050,	-0.903682415446478980,	-0.903661004150373870,	-0.903639590595116000,	-0.903618174780759340,	-0.903596756707357280,	-0.903575336374963340,	
+-0.903553913783630920,	-0.903532488933413870,	-0.903511061824365580,	-0.903489632456539680,	-0.903468200829989470,	-0.903446766944768890,	-0.903425330800931460,	-0.903403892398530690,	
+-0.903382451737620000,	-0.903361008818253430,	-0.903339563640484290,	-0.903318116204366190,	-0.903296666509952660,	-0.903275214557297650,	-0.903253760346454550,	-0.903232303877476990,	
+-0.903210845150418720,	-0.903189384165333450,	-0.903167920922274710,	-0.903146455421295900,	-0.903124987662451200,	-0.903103517645794000,	-0.903082045371378040,	-0.903060570839256730,	
+-0.903039094049484240,	-0.903017615002113970,	-0.902996133697199670,	-0.902974650134794830,	-0.902953164314953540,	-0.902931676237729410,	-0.902910185903176070,	-0.902888693311347020,	
+-0.902867198462296460,	-0.902845701356078000,	-0.902824201992744930,	-0.902802700372351660,	-0.902781196494951590,	-0.902759690360598550,	-0.902738181969346080,	-0.902716671321248440,	
+-0.902695158416359060,	-0.902673643254731760,	-0.902652125836420070,	-0.902630606161478390,	-0.902609084229960220,	-0.902587560041919200,	-0.902566033597409170,	-0.902544504896484300,	
+-0.902522973939198110,	-0.902501440725604450,	-0.902479905255757050,	-0.902458367529710090,	-0.902436827547517200,	-0.902415285309232210,	-0.902393740814908860,	-0.902372194064601230,	
+-0.902350645058363270,	-0.902329093796248370,	-0.902307540278311060,	-0.902285984504604840,	-0.902264426475183680,	-0.902242866190101190,	-0.902221303649411780,	-0.902199738853169180,	
+-0.902178171801427120,	-0.902156602494239460,	-0.902135030931660590,	-0.902113457113744020,	-0.902091881040543830,	-0.902070302712113750,	-0.902048722128508170,	-0.902027139289780730,	
+-0.902005554195985490,	-0.901983966847176080,	-0.901962377243407000,	-0.901940785384731990,	-0.901919191271204790,	-0.901897594902879800,	-0.901875996279810850,	-0.901854395402051920,	
+-0.901832792269656850,	-0.901811186882679920,	-0.901789579241175090,	-0.901767969345196210,	-0.901746357194797230,	-0.901724742790032670,	-0.901703126130956160,	-0.901681507217621860,	
+-0.901659886050083630,	-0.901638262628395750,	-0.901616636952612290,	-0.901595009022787330,	-0.901573378838974480,	-0.901551746401228480,	-0.901530111709603180,	-0.901508474764152300,	
+-0.901486835564930480,	-0.901465194111991550,	-0.901443550405389590,	-0.901421904445178670,	-0.901400256231413070,	-0.901378605764146860,	-0.901356953043434220,	-0.901335298069328880,	
+-0.901313640841885590,	-0.901291981361158180,	-0.901270319627200720,	-0.901248655640067400,	-0.901226989399812610,	-0.901205320906490300,	-0.901183650160154670,	-0.901161977160859770,	
+-0.901140301908660120,	-0.901118624403609680,	-0.901096944645762510,	-0.901075262635173120,	-0.901053578371895700,	-0.901031891855984200,	-0.901010203087492910,	-0.900988512066476120,	
+-0.900966818792988230,	-0.900945123267083200,	-0.900923425488815210,	-0.900901725458238770,	-0.900880023175408160,	-0.900858318640377350,	-0.900836611853200630,	-0.900814902813932620,	
+-0.900793191522627270,	-0.900771477979338990,	-0.900749762184121730,	-0.900728044137030340,	-0.900706323838118880,	-0.900684601287441540,	-0.900662876485052500,	-0.900641149431006480,	
+-0.900619420125357560,	-0.900597688568159920,	-0.900575954759468280,	-0.900554218699336720,	-0.900532480387819630,	-0.900510739824971100,	-0.900488997010845950,	-0.900467251945498370,	
+-0.900445504628982650,	-0.900423755061352860,	-0.900402003242663950,	-0.900380249172969990,	-0.900358492852325500,	-0.900336734280784530,	-0.900314973458401950,	-0.900293210385231910,	
+-0.900271445061328830,	-0.900249677486746890,	-0.900227907661541040,	-0.900206135585765450,	-0.900184361259474210,	-0.900162584682722370,	-0.900140805855564000,	-0.900119024778053610,	
+-0.900097241450245500,	-0.900075455872194510,	-0.900053668043954810,	-0.900031877965581040,	-0.900010085637127260,	-0.899988291058648530,	-0.899966494230199030,	-0.899944695151833400,	
+-0.899922893823605690,	-0.899901090245571080,	-0.899879284417783640,	-0.899857476340298000,	-0.899835666013168560,	-0.899813853436450040,	-0.899792038610196960,	-0.899770221534463620,	
+-0.899748402209304850,	-0.899726580634775060,	-0.899704756810928870,	-0.899682930737820570,	-0.899661102415505120,	-0.899639271844037030,	-0.899617439023470580,	-0.899595603953860510,	
+-0.899573766635261450,	-0.899551927067728130,	-0.899530085251314950,	-0.899508241186076310,	-0.899486394872067270,	-0.899464546309342360,	-0.899442695497955970,	-0.899420842437962610,	
+-0.899398987129417460,	-0.899377129572374810,	-0.899355269766889290,	-0.899333407713015400,	-0.899311543410808210,	-0.899289676860322130,	-0.899267808061611660,	-0.899245937014731990,	
+-0.899224063719737400,	-0.899202188176682630,	-0.899180310385622180,	-0.899158430346611140,	-0.899136548059704110,	-0.899114663524955620,	-0.899092776742420270,	-0.899070887712153270,	
+-0.899048996434208990,	-0.899027102908642180,	-0.899005207135507470,	-0.898983309114860020,	-0.898961408846754130,	-0.898939506331244860,	-0.898917601568386520,	-0.898895694558234480,	
+-0.898873785300843050,	-0.898851873796267080,	-0.898829960044561620,	-0.898808044045781300,	-0.898786125799980740,	-0.898764205307214790,	-0.898742282567538410,	-0.898720357581006430,	
+-0.898698430347673490,	-0.898676500867594320,	-0.898654569140824090,	-0.898632635167417430,	-0.898610698947429180,	-0.898588760480913960,	-0.898566819767927070,	-0.898544876808523130,	
+-0.898522931602756980,	-0.898500984150683250,	-0.898479034452357330,	-0.898457082507833850,	-0.898435128317167430,	-0.898413171880413360,	-0.898391213197626380,	-0.898369252268861440,	
+-0.898347289094173050,	-0.898325323673616730,	-0.898303356007247090,	-0.898281386095118980,	-0.898259413937287250,	-0.898237439533807190,	-0.898215462884733530,	-0.898193483990121220,	
+-0.898171502850025010,	-0.898149519464500280,	-0.898127533833601670,	-0.898105545957384340,	-0.898083555835902820,	-0.898061563469212620,	-0.898039568857368580,	-0.898017572000425420,	
+-0.897995572898438450,	-0.897973571551462620,	-0.897951567959552890,	-0.897929562122763980,	-0.897907554041151300,	-0.897885543714769810,	-0.897863531143674450,	-0.897841516327920090,	
+-0.897819499267562100,	-0.897797479962655460,	-0.897775458413255010,	-0.897753434619415810,	-0.897731408581193160,	-0.897709380298642000,	-0.897687349771817300,	-0.897665317000774120,	
+-0.897643281985567860,	-0.897621244726253380,	-0.897599205222885830,	-0.897577163475519970,	-0.897555119484211520,	-0.897533073249015210,	-0.897511024769986010,	-0.897488974047179420,	
+-0.897466921080650400,	-0.897444865870454130,	-0.897422808416645460,	-0.897400748719279990,	-0.897378686778412590,	-0.897356622594098540,	-0.897334556166392680,	-0.897312487495350640,	
+-0.897290416581027480,	-0.897268343423478170,	-0.897246268022757860,	-0.897224190378922090,	-0.897202110492025810,	-0.897180028362124180,	-0.897157943989272400,	-0.897135857373525860,	
+-0.897113768514939740,	-0.897091677413568990,	-0.897069584069469240,	-0.897047488482695550,	-0.897025390653303110,	-0.897003290581347090,	-0.896981188266883000,	-0.896959083709965800,	
+-0.896936976910651000,	-0.896914867868993660,	-0.896892756585049190,	-0.896870643058872870,	-0.896848527290520000,	-0.896826409280045530,	-0.896804289027505310,	-0.896782166532954280,	
+-0.896760041796447970,	-0.896737914818041220,	-0.896715785597789970,	-0.896693654135749200,	-0.896671520431974180,	-0.896649384486520430,	-0.896627246299443350,	-0.896605105870798000,	
+-0.896582963200639790,	-0.896560818289024450,	-0.896538671136006940,	-0.896516521741642760,	-0.896494370105987090,	-0.896472216229095790,	-0.896450060111023790,	-0.896427901751826740,	
+-0.896405741151559800,	-0.896383578310278590,	-0.896361413228038420,	-0.896339245904894780,	-0.896317076340902850,	-0.896294904536118380,	-0.896272730490596640,	-0.896250554204393150,	
+-0.896228375677562970,	-0.896206194910162070,	-0.896184011902245730,	-0.896161826653869120,	-0.896139639165088210,	-0.896117449435958170,	-0.896095257466534510,	-0.896073063256872530,	
+-0.896050866807028060,	-0.896028668117056390,	-0.896006467187013040,	-0.895984264016953410,	-0.895962058606933230,	-0.895939850957008010,	-0.895917641067233040,	-0.895895428937663830,	
+-0.895873214568356220,	-0.895850997959365620,	-0.895828779110747540,	-0.895806558022557260,	-0.895784334694850860,	-0.895762109127683500,	-0.895739881321110820,	-0.895717651275188540,	
+-0.895695418989972070,	-0.895673184465517140,	-0.895650947701879030,	-0.895628708699113820,	-0.895606467457276790,	-0.895584223976423570,	-0.895561978256609550,	-0.895539730297890910,	
+-0.895517480100322840,	-0.895495227663961060,	-0.895472972988861080,	-0.895450716075078870,	-0.895428456922669810,	-0.895406195531689650,	-0.895383931902193790,	-0.895361666034238280,	
+-0.895339397927878640,	-0.895317127583170280,	-0.895294855000169370,	-0.895272580178931190,	-0.895250303119511700,	-0.895228023821966200,	-0.895205742286350750,	-0.895183458512721080,	
+-0.895161172501132700,	-0.895138884251641230,	-0.895116593764302640,	-0.895094301039172650,	-0.895072006076306880,	-0.895049708875760960,	-0.895027409437590960,	-0.895005107761852380,	
+-0.894982803848601070,	-0.894960497697892540,	-0.894938189309782970,	-0.894915878684327870,	-0.894893565821582970,	-0.894871250721604230,	-0.894848933384447490,	-0.894826613810168370,	
+-0.894804291998822500,	-0.894781967950466160,	-0.894759641665154760,	-0.894737313142944360,	-0.894714982383890470,	-0.894692649388049380,	-0.894670314155476600,	-0.894647976686227970,	
+-0.894625636980359350,	-0.894603295037926790,	-0.894580950858985920,	-0.894558604443592700,	-0.894536255791802850,	-0.894513904903672440,	-0.894491551779257320,	-0.894469196418613330,	
+-0.894446838821796210,	-0.894424478988862130,	-0.894402116919866820,	-0.894379752614866020,	-0.894357386073916130,	-0.894335017297072650,	-0.894312646284391780,	-0.894290273035928900,	
+-0.894267897551740740,	-0.894245519831882720,	-0.894223139876410890,	-0.894200757685381100,	-0.894178373258849520,	-0.894155986596872010,	-0.894133597699504620,	-0.894111206566802990,	
+-0.894088813198823500,	-0.894066417595622000,	-0.894044019757254560,	-0.894021619683776800,	-0.893999217375245130,	-0.893976812831715480,	-0.893954406053243610,	-0.893931997039885800,	
+-0.893909585791698100,	-0.893887172308736490,	-0.893864756591056690,	-0.893842338638715210,	-0.893819918451767890,	-0.893797496030270700,	-0.893775071374279690,	-0.893752644483851060,	
+-0.893730215359040960,	-0.893707783999905250,	-0.893685350406499880,	-0.893662914578881360,	-0.893640476517105540,	-0.893618036221228600,	-0.893595593691306260,	-0.893573148927395140,	
+-0.893550701929551220,	-0.893528252697830320,	-0.893505801232288950,	-0.893483347532983090,	-0.893460891599968890,	-0.893438433433302310,	-0.893415973033039770,	-0.893393510399237310,	
+-0.893371045531951010,	-0.893348578431237050,	-0.893326109097151710,	-0.893303637529751170,	-0.893281163729091500,	-0.893258687695228760,	-0.893236209428219460,	-0.893213728928119680,	
+-0.893191246194985580,	-0.893168761228873120,	-0.893146274029838930,	-0.893123784597939060,	-0.893101292933229820,	-0.893078799035767150,	-0.893056302905607560,	-0.893033804542807340,	
+-0.893011303947422340,	-0.892988801119509290,	-0.892966296059124250,	-0.892943788766323410,	-0.892921279241162940,	-0.892898767483699560,	-0.892876253493989140,	-0.892853737272088170,	
+-0.892831218818052610,	-0.892808698131939190,	-0.892786175213803990,	-0.892763650063703510,	-0.892741122681693590,	-0.892718593067831080,	-0.892696061222172040,	-0.892673527144772880,	
+-0.892650990835689770,	-0.892628452294979220,	-0.892605911522697750,	-0.892583368518901190,	-0.892560823283646390,	-0.892538275816989520,	-0.892515726118987110,	-0.892493174189694980,	
+-0.892470620029170210,	-0.892448063637468980,	-0.892425505014647460,	-0.892402944160762050,	-0.892380381075869480,	-0.892357815760025820,	-0.892335248213287800,	-0.892312678435711380,	
+-0.892290106427353510,	-0.892267532188270260,	-0.892244955718518360,	-0.892222377018153770,	-0.892199796087233430,	-0.892177212925813530,	-0.892154627533950470,	-0.892132039911701090,	
+-0.892109450059121570,	-0.892086857976268410,	-0.892064263663197910,	-0.892041667119967020,	-0.892019068346631920,	-0.891996467343249110,	-0.891973864109874890,	-0.891951258646566330,	
+-0.891928650953379590,	-0.891906041030371190,	-0.891883428877597530,	-0.891860814495115450,	-0.891838197882981350,	-0.891815579041251750,	-0.891792957969983040,	-0.891770334669232060,	
+-0.891747709139055320,	-0.891725081379509120,	-0.891702451390650300,	-0.891679819172535470,	-0.891657184725221040,	-0.891634548048763410,	-0.891611909143219750,	-0.891589268008646130,	
+-0.891566624645099500,	-0.891543979052636050,	-0.891521331231312830,	-0.891498681181186360,	-0.891476028902313030,	-0.891453374394749590,	-0.891430717658552860,	-0.891408058693779260,	
+-0.891385397500485620,	-0.891362734078728240,	-0.891340068428564280,	-0.891317400550050040,	-0.891294730443242370,	-0.891272058108197650,	-0.891249383544973070,	-0.891226706753624920,	
+-0.891204027734209920,	-0.891181346486784930,	-0.891158663011406670,	-0.891135977308131650,	-0.891113289377016500,	-0.891090599218118400,	-0.891067906831493840,	-0.891045212217199340,	
+-0.891022515375291760,	-0.890999816305828030,	-0.890977115008864780,	-0.890954411484458750,	-0.890931705732666450,	-0.890908997753545150,	-0.890886287547151380,	-0.890863575113541860,	
+-0.890840860452773110,	-0.890818143564902520,	-0.890795424449986490,	-0.890772703108081760,	-0.890749979539245400,	-0.890727253743534230,	-0.890704525721004780,	-0.890681795471713890,	
+-0.890659062995718730,	-0.890636328293075820,	-0.890613591363842220,	-0.890590852208074320,	-0.890568110825829540,	-0.890545367217164490,	-0.890522621382136000,	-0.890499873320800830,	
+-0.890477123033216130,	-0.890454370519438540,	-0.890431615779525120,	-0.890408858813532490,	-0.890386099621517820,	-0.890363338203537970,	-0.890340574559649540,	-0.890317808689909840,	
+-0.890295040594375700,	-0.890272270273103960,	-0.890249497726151250,	-0.890226722953575080,	-0.890203945955432060,	-0.890181166731779160,	-0.890158385282673210,	-0.890135601608171510,	
+-0.890112815708330670,	-0.890090027583207990,	-0.890067237232859850,	-0.890044444657343890,	-0.890021649856716830,	-0.889998852831035640,	-0.889976053580357140,	-0.889953252104738750,	
+-0.889930448404237180,	-0.889907642478909410,	-0.889884834328812380,	-0.889862023954003490,	-0.889839211354539580,	-0.889816396530477390,	-0.889793579481874430,	-0.889770760208787540,	
+-0.889747938711273670,	-0.889725114989389780,	-0.889702289043193370,	-0.889679460872741190,	-0.889656630478090400,	-0.889633797859297750,	-0.889610963016420840,	-0.889588125949516530,	
+-0.889565286658641980,	-0.889542445143853940,	-0.889519601405209910,	-0.889496755442766960,	-0.889473907256582150,	-0.889451056846712330,	-0.889428204213215110,	-0.889405349356147350,	
+-0.889382492275565980,	-0.889359632971528650,	-0.889336771444092180,	-0.889313907693313870,	-0.889291041719250550,	-0.889268173521959750,	-0.889245303101498630,	-0.889222430457924150,	
+-0.889199555591293490,	-0.889176678501664040,	-0.889153799189092990,	-0.889130917653637390,	-0.889108033895354310,	-0.889085147914301270,	-0.889062259710535430,	-0.889039369284113980,	
+-0.889016476635093870,	-0.888993581763532830,	-0.888970684669487700,	-0.888947785353015770,	-0.888924883814174560,	-0.888901980053021120,	-0.888879074069612640,	-0.888856165864006400,	
+-0.888833255436259910,	-0.888810342786430340,	-0.888787427914574880,	-0.888764510820750590,	-0.888741591505015300,	-0.888718669967425990,	-0.888695746208039930,	-0.888672820226914410,	
+-0.888649892024107050,	-0.888626961599674910,	-0.888604028953675410,	-0.888581094086165590,	-0.888558156997203200,	-0.888535217686845510,	-0.888512276155149490,	-0.888489332402173090,	
+-0.888466386427973260,	-0.888443438232607520,	-0.888420487816133030,	-0.888397535178607420,	-0.888374580320087980,	-0.888351623240632100,	-0.888328663940296970,	-0.888305702419140420,	
+-0.888282738677219630,	-0.888259772714591890,	-0.888236804531314590,	-0.888213834127445480,	-0.888190861503041830,	-0.888167886658160930,	-0.888144909592860190,	-0.888121930307197330,	
+-0.888098948801229640,	-0.888075965075014630,	-0.888052979128609480,	-0.888029990962072020,	-0.888007000575459670,	-0.887984007968829590,	-0.887961013142239630,	-0.887938016095747300,	
+-0.887915016829409760,	-0.887892015343284550,	-0.887869011637429480,	-0.887846005711901980,	-0.887822997566759310,	-0.887799987202058990,	-0.887776974617858980,	-0.887753959814216450,	
+-0.887730942791189140,	-0.887707923548834100,	-0.887684902087209630,	-0.887661878406372780,	-0.887638852506381300,	-0.887615824387292470,	-0.887592794049164250,	-0.887569761492054020,	
+-0.887546726716019310,	-0.887523689721117840,	-0.887500650507407230,	-0.887477609074945000,	-0.887454565423788530,	-0.887431519553995800,	-0.887408471465624290,	-0.887385421158731650,	
+-0.887362368633375250,	-0.887339313889613070,	-0.887316256927502710,	-0.887293197747101580,	-0.887270136348467410,	-0.887247072731657930,	-0.887224006896730870,	-0.887200938843743850,	
+-0.887177868572754160,	-0.887154796083819970,	-0.887131721376998920,	-0.887108644452348270,	-0.887085565309926330,	-0.887062483949790370,	-0.887039400371998240,	-0.887016314576607350,	
+-0.886993226563675960,	-0.886970136333261490,	-0.886947043885421670,	-0.886923949220214000,	-0.886900852337696670,	-0.886877753237927280,	-0.886854651920963470,	-0.886831548386862730,	
+-0.886808442635683370,	-0.886785334667482990,	-0.886762224482319230,	-0.886739112080249690,	-0.886715997461332560,	-0.886692880625625460,	-0.886669761573186220,	-0.886646640304072250,	
+-0.886623516818341950,	-0.886600391116052820,	-0.886577263197262600,	-0.886554133062029350,	-0.886531000710410800,	-0.886507866142464680,	-0.886484729358248740,	-0.886461590357821240,	
+-0.886438449141239700,	-0.886415305708562080,	-0.886392160059845890,	-0.886369012195149630,	-0.886345862114530700,	-0.886322709818047280,	-0.886299555305756770,	-0.886276398577717560,	
+-0.886253239633987500,	-0.886230078474624210,	-0.886206915099685520,	-0.886183749509229850,	-0.886160581703314690,	-0.886137411681997890,	-0.886114239445337850,	-0.886091064993392070,	
+-0.886067888326218740,	-0.886044709443875480,	-0.886021528346420670,	-0.885998345033911950,	-0.885975159506407480,	-0.885951971763964790,	-0.885928781806642470,	-0.885905589634498170,	
+-0.885882395247589830,	-0.885859198645975400,	-0.885835999829713060,	-0.885812798798860770,	-0.885789595553476580,	-0.885766390093618130,	-0.885743182419343910,	-0.885719972530711660,	
+-0.885696760427779340,	-0.885673546110605340,	-0.885650329579247500,	-0.885627110833763780,	-0.885603889874212010,	-0.885580666700650830,	-0.885557441313137960,	-0.885534213711731470,	
+-0.885510983896489300,	-0.885487751867469860,	-0.885464517624731000,	-0.885441281168330870,	-0.885418042498327230,	-0.885394801614778790,	-0.885371558517743410,	-0.885348313207279030,	
+-0.885325065683443710,	-0.885301815946295870,	-0.885278563995893550,	-0.885255309832294610,	-0.885232053455557550,	-0.885208794865740440,	-0.885185534062901350,	-0.885162271047098100,	
+-0.885139005818389450,	-0.885115738376833330,	-0.885092468722487810,	-0.885069196855410970,	-0.885045922775661300,	-0.885022646483296760,	-0.884999367978375640,	-0.884976087260956000,	
+-0.884952804331096240,	-0.884929519188854430,	-0.884906231834288960,	-0.884882942267457560,	-0.884859650488419190,	-0.884836356497231580,	-0.884813060293953010,	-0.884789761878641670,	
+-0.884766461251356160,	-0.884743158412154450,	-0.884719853361094710,	-0.884696546098235450,	-0.884673236623634840,	-0.884649924937351170,	-0.884626611039442510,	-0.884603294929967480,	
+-0.884579976608984240,	-0.884556656076550980,	-0.884533333332725990,	-0.884510008377567770,	-0.884486681211134610,	-0.884463351833484680,	-0.884440020244676160,	-0.884416686444767900,	
+-0.884393350433817840,	-0.884370012211884380,	-0.884346671779025820,	-0.884323329135300650,	-0.884299984280767170,	-0.884276637215483550,	-0.884253287939508640,	-0.884229936452900380,	
+-0.884206582755717290,	-0.884183226848017530,	-0.884159868729859970,	-0.884136508401302760,	-0.884113145862404190,	-0.884089781113222670,	-0.884066414153816820,	-0.884043044984244910,	
+-0.884019673604565460,	-0.883996300014836530,	-0.883972924215117080,	-0.883949546205465400,	-0.883926165985939760,	-0.883902783556598570,	-0.883879398917500670,	-0.883856012068704120,	
+-0.883832623010267440,	-0.883809231742249460,	-0.883785838264708250,	-0.883762442577702530,	-0.883739044681290500,	-0.883715644575531090,	-0.883692242260482490,	-0.883668837736203310,	
+-0.883645431002751840,	-0.883622022060187030,	-0.883598610908567170,	-0.883575197547950770,	-0.883551781978396120,	-0.883528364199962280,	-0.883504944212707530,	-0.883481522016690390,	
+-0.883458097611969250,	-0.883434670998603070,	-0.883411242176650240,	-0.883387811146169270,	-0.883364377907218560,	-0.883340942459857060,	-0.883317504804143280,	-0.883294064940135510,	
+-0.883270622867892820,	-0.883247178587473590,	-0.883223732098936340,	-0.883200283402339580,	-0.883176832497742370,	-0.883153379385203000,	-0.883129924064780300,	-0.883106466536532460,	
+-0.883083006800518660,	-0.883059544856797380,	-0.883036080705427270,	-0.883012614346466720,	-0.882989145779974890,	-0.882965675006010200,	-0.882942202024631250,	-0.882918726835896560,	
+-0.882895249439865300,	-0.882871769836595990,	-0.882848288026147010,	-0.882824804008577440,	-0.882801317783945990,	-0.882777829352311190,	-0.882754338713731550,	-0.882730845868266330,	
+-0.882707350815973960,	-0.882683853556913260,	-0.882660354091142630,	-0.882636852418721470,	-0.882613348539708080,	-0.882589842454161280,	-0.882566334162139810,	-0.882542823663702620,	
+-0.882519310958908340,	-0.882495796047815810,	-0.882472278930483630,	-0.882448759606970890,	-0.882425238077336300,	-0.882401714341638390,	-0.882378188399936430,	-0.882354660252288920,	
+-0.882331129898754840,	-0.882307597339392680,	-0.882284062574261730,	-0.882260525603420720,	-0.882236986426928270,	-0.882213445044843230,	-0.882189901457224760,	-0.882166355664131490,	
+-0.882142807665622470,	-0.882119257461756120,	-0.882095705052591830,	-0.882072150438188320,	-0.882048593618604330,	-0.882025034593898800,	-0.882001473364130820,	-0.881977909929359090,	
+-0.881954344289642700,	-0.881930776445040140,	-0.881907206395610930,	-0.881883634141413690,	-0.881860059682507140,	-0.881836483018950680,	-0.881812904150802930,	-0.881789323078122970,	
+-0.881765739800969510,	-0.881742154319401950,	-0.881718566633478920,	-0.881694976743259470,	-0.881671384648802460,	-0.881647790350167160,	-0.881624193847412310,	-0.881600595140597080,	
+-0.881576994229780090,	-0.881553391115020850,	-0.881529785796378080,	-0.881506178273910870,	-0.881482568547678040,	-0.881458956617738990,	-0.881435342484152560,	-0.881411726146977600,	
+-0.881388107606273510,	-0.881364486862099120,	-0.881340863914513490,	-0.881317238763575480,	-0.881293611409344590,	-0.881269981851879770,	-0.881246350091239860,	-0.881222716127483930,	
+-0.881199079960671480,	-0.881175441590861250,	-0.881151801018112410,	-0.881128158242483920,	-0.881104513264035270,	-0.881080866082825210,	-0.881057216698913130,	-0.881033565112357640,	
+-0.881009911323218600,	-0.880986255331554720,	-0.880962597137424970,	-0.880938936740888970,	-0.880915274142005660,	-0.880891609340834100,	-0.880867942337433260,	-0.880844273131862860,	
+-0.880820601724181750,	-0.880796928114449210,	-0.880773252302724070,	-0.880749574289065970,	-0.880725894073533970,	-0.880702211656187230,	-0.880678527037084820,	-0.880654840216286260,	
+-0.880631151193850600,	-0.880607459969837030,	-0.880583766544304590,	-0.880560070917313030,	-0.880536373088921190,	-0.880512673059188230,	-0.880488970828173900,	-0.880465266395937030,	
+-0.880441559762537020,	-0.880417850928032930,	-0.880394139892484380,	-0.880370426655950560,	-0.880346711218490620,	-0.880322993580163640,	-0.880299273741029450,	-0.880275551701147130,	
+-0.880251827460575840,	-0.880228101019374760,	-0.880204372377603740,	-0.880180641535321720,	-0.880156908492588100,	-0.880133173249461940,	-0.880109435806003200,	-0.880085696162270730,	
+-0.880061954318324120,	-0.880038210274222350,	-0.880014464030025260,	-0.879990715585792120,	-0.879966964941581890,	-0.879943212097454410,	-0.879919457053468970,	-0.879895699809684850,	
+-0.879871940366161340,	-0.879848178722958170,	-0.879824414880134520,	-0.879800648837749890,	-0.879776880595863340,	-0.879753110154534830,	-0.879729337513823540,	-0.879705562673788970,	
+-0.879681785634490180,	-0.879658006395987240,	-0.879634224958339210,	-0.879610441321605710,	-0.879586655485845800,	-0.879562867451119450,	-0.879539077217486030,	-0.879515284785004630,	
+-0.879491490153735290,	-0.879467693323737200,	-0.879443894295069860,	-0.879420093067792560,	-0.879396289641965260,	-0.879372484017647230,	-0.879348676194897980,	-0.879324866173776920,	
+-0.879301053954343770,	-0.879277239536658040,	-0.879253422920779240,	-0.879229604106766650,	-0.879205783094680230,	-0.879181959884579370,	-0.879158134476523690,	-0.879134306870572370,	
+-0.879110477066785580,	-0.879086645065222490,	-0.879062810865942620,	-0.879038974469005920,	-0.879015135874471890,	-0.878991295082399930,	-0.878967452092849430,	-0.878943606905880690,	
+-0.878919759521552770,	-0.878895909939925610,	-0.878872058161058400,	-0.878848204185011190,	-0.878824348011843500,	-0.878800489641615060,	-0.878776629074385030,	-0.878752766310213710,	
+-0.878728901349160480,	-0.878705034191284980,	-0.878681164836646710,	-0.878657293285305620,	-0.878633419537321440,	-0.878609543592753670,	-0.878585665451661830,	-0.878561785114105990,	
+-0.878537902580145750,	-0.878514017849840510,	-0.878490130923250460,	-0.878466241800435090,	-0.878442350481454140,	-0.878418456966367000,	-0.878394561255233960,	-0.878370663348114640,	
+-0.878346763245068550,	-0.878322860946155300,	-0.878298956451435190,	-0.878275049760967710,	-0.878251140874812600,	-0.878227229793029360,	-0.878203316515678290,	-0.878179401042818890,	
+-0.878155483374511100,	-0.878131563510814230,	-0.878107641451788770,	-0.878083717197494230,	-0.878059790747990120,	-0.878035862103336730,	-0.878011931263593780,	-0.877987998228820900,	
+-0.877964062999077920,	-0.877940125574424910,	-0.877916185954921600,	-0.877892244140627830,	-0.877868300131603220,	-0.877844353927908160,	-0.877820405529602170,	-0.877796454936745070,	
+-0.877772502149396730,	-0.877748547167617300,	-0.877724589991466520,	-0.877700630621004340,	-0.877676669056290270,	-0.877652705297384710,	-0.877628739344347490,	-0.877604771197238120,	
+-0.877580800856117120,	-0.877556828321044090,	-0.877532853592079000,	-0.877508876669281460,	-0.877484897552712080,	-0.877460916242430390,	-0.877436932738496430,	-0.877412947040969840,	
+-0.877388959149911220,	-0.877364969065380200,	-0.877340976787436720,	-0.877316982316140530,	-0.877292985651552120,	-0.877268986793731330,	-0.877244985742737900,	-0.877220982498632010,	
+-0.877196977061473700,	-0.877172969431323060,	-0.877148959608239800,	-0.877124947592284210,	-0.877100933383516360,	-0.877076916981996190,	-0.877052898387783440,	-0.877028877600938730,	
+-0.877004854621521780,	-0.876980829449592770,	-0.876956802085211320,	-0.876932772528438260,	-0.876908740779333120,	-0.876884706837956270,	-0.876860670704367350,	-0.876836632378626970,	
+-0.876812591860794970,	-0.876788549150931520,	-0.876764504249096580,	-0.876740457155350540,	-0.876716407869753240,	-0.876692356392365090,	-0.876668302723245700,	-0.876644246862455790,	
+-0.876620188810055320,	-0.876596128566104140,	-0.876572066130662850,	-0.876548001503791420,	-0.876523934685550010,	-0.876499865675998470,	-0.876475794475197520,	-0.876451721083207120,	
+-0.876427645500087340,	-0.876403567725898340,	-0.876379487760700520,	-0.876355405604554050,	-0.876331321257519000,	-0.876307234719655550,	-0.876283145991024190,	-0.876259055071684890,	
+-0.876234961961698030,	-0.876210866661123470,	-0.876186769170022030,	-0.876162669488453670,	-0.876138567616478350,	-0.876114463554156900,	-0.876090357301549270,	-0.876066248858715760,	
+-0.876042138225716300,	-0.876018025402611870,	-0.875993910389462280,	-0.875969793186327950,	-0.875945673793268930,	-0.875921552210345960,	-0.875897428437619090,	-0.875873302475148610,	
+-0.875849174322994690,	-0.875825043981217970,	-0.875800911449878820,	-0.875776776729037200,	-0.875752639818753510,	-0.875728500719088480,	-0.875704359430102160,	-0.875680215951854750,	
+-0.875656070284406950,	-0.875631922427819060,	-0.875607772382151260,	-0.875583620147463940,	-0.875559465723817710,	-0.875535309111272750,	-0.875511150309889690,	-0.875486989319728350,	
+-0.875462826140849910,	-0.875438660773314340,	-0.875414493217182120,	-0.875390323472513440,	-0.875366151539369140,	-0.875341977417809500,	-0.875317801107894920,	-0.875293622609685680,	
+-0.875269441923242520,	-0.875245259048625710,	-0.875221073985895880,	-0.875196886735113090,	-0.875172697296338290,	-0.875148505669631760,	-0.875124311855053680,	-0.875100115852665120,	
+-0.875075917662526240,	-0.875051717284697660,	-0.875027514719239450,	-0.875003309966212670,	-0.874979103025677720,	-0.874954893897694870,	-0.874930682582324650,	-0.874906469079627990,	
+-0.874882253389665080,	-0.874858035512496520,	-0.874833815448182730,	-0.874809593196784530,	-0.874785368758362440,	-0.874761142132976950,	-0.874736913320688260,	-0.874712682321557630,	
+-0.874688449135645250,	-0.874664213763011510,	-0.874639976203717360,	-0.874615736457823420,	-0.874591494525390090,	-0.874567250406477760,	-0.874543004101147600,	-0.874518755609459910,	
+-0.874494504931475400,	-0.874470252067254260,	-0.874445997016857770,	-0.874421739780346320,	-0.874397480357780530,	-0.874373218749220800,	-0.874348954954728200,	-0.874324688974363220,	
+-0.874300420808186600,	-0.874276150456258620,	-0.874251877918640450,	-0.874227603195392720,	-0.874203326286575710,	-0.874179047192250590,	-0.874154765912477760,	-0.874130482447318170,	
+-0.874106196796832100,	-0.874081908961080730,	-0.874057618940124570,	-0.874033326734024450,	-0.874009032342840770,	-0.873984735766634710,	-0.873960437005466770,	-0.873936136059397790,	
+-0.873911832928488170,	-0.873887527612799310,	-0.873863220112391590,	-0.873838910427325750,	-0.873814598557662410,	-0.873790284503462970,	-0.873765968264787700,	-0.873741649841697220,	
+-0.873717329234252940,	-0.873693006442515240,	-0.873668681466545080,	-0.873644354306403080,	-0.873620024962150300,	-0.873595693433847460,	-0.873571359721555530,	-0.873547023825334780,	
+-0.873522685745246830,	-0.873498345481352080,	-0.873474003033711590,	-0.873449658402385750,	-0.873425311587436080,	-0.873400962588923080,	-0.873376611406907590,	-0.873352258041450450,	
+-0.873327902492612940,	-0.873303544760455570,	-0.873279184845039300,	-0.873254822746424960,	-0.873230458464673730,	-0.873206091999846330,	-0.873181723352003610,	-0.873157352521206740,	
+-0.873132979507516340,	-0.873108604310993690,	-0.873084226931699180,	-0.873059847369694440,	-0.873035465625039970,	-0.873011081697796950,	-0.872986695588025880,	-0.872962307295788390,	
+-0.872937916821145080,	-0.872913524164157020,	-0.872889129324884830,	-0.872864732303390120,	-0.872840333099733630,	-0.872815931713976200,	-0.872791528146178770,	-0.872767122396402750,	
+-0.872742714464708860,	-0.872718304351158050,	-0.872693892055811720,	-0.872669477578730590,	-0.872645060919975730,	-0.872620642079608100,	-0.872596221057688970,	-0.872571797854279410,	
+-0.872547372469440250,	-0.872522944903232570,	-0.872498515155717640,	-0.872474083226956410,	-0.872449649117010060,	-0.872425212825939320,	-0.872400774353805700,	-0.872376333700670250,	
+-0.872351890866593930,	-0.872327445851637680,	-0.872302998655862920,	-0.872278549279330790,	-0.872254097722102050,	-0.872229643984238300,	-0.872205188065800390,	-0.872180729966849590,	
+-0.872156269687446640,	-0.872131807227653270,	-0.872107342587530420,	-0.872082875767139170,	-0.872058406766540560,	-0.872033935585796120,	-0.872009462224966890,	-0.871984986684113950,	
+-0.871960508963298350,	-0.871936029062581720,	-0.871911546982024890,	-0.871887062721689370,	-0.871862576281635880,	-0.871838087661926160,	-0.871813596862621280,	-0.871789103883782280,	
+-0.871764608725470460,	-0.871740111387747210,	-0.871715611870673810,	-0.871691110174311110,	-0.871666606298720730,	-0.871642100243963940,	-0.871617592010101920,	-0.871593081597195730,	
+-0.871568569005306990,	-0.871544054234496880,	-0.871519537284826560,	-0.871495018156357220,	-0.871470496849150570,	-0.871445973363267680,	-0.871421447698769840,	-0.871396919855718100,	
+-0.871372389834174420,	-0.871347857634199640,	-0.871323323255855260,	-0.871298786699202350,	-0.871274247964302750,	-0.871249707051217400,	-0.871225163960007710,	-0.871200618690735280,	
+-0.871176071243461190,	-0.871151521618247050,	-0.871126969815153920,	-0.871102415834243530,	-0.871077859675577050,	-0.871053301339215990,	-0.871028740825221410,	-0.871004178133655160,	
+-0.870979613264578620,	-0.870955046218052860,	-0.870930476994139390,	-0.870905905592899930,	-0.870881332014395660,	-0.870856756258688080,	-0.870832178325838480,	-0.870807598215908580,	
+-0.870783015928959680,	-0.870758431465052940,	-0.870733844824250420,	-0.870709256006613310,	-0.870684665012203100,	-0.870660071841080960,	-0.870635476493308860,	-0.870610878968947950,	
+-0.870586279268059980,	-0.870561677390706110,	-0.870537073336948190,	-0.870512467106847600,	-0.870487858700465860,	-0.870463248117864350,	-0.870438635359104820,	-0.870414020424248760,	
+-0.870389403313357570,	-0.870364784026492640,	-0.870340162563716050,	-0.870315538925089060,	-0.870290913110672970,	-0.870266285120529840,	-0.870241654954720940,	-0.870217022613308020,	
+-0.870192388096352240,	-0.870167751403915670,	-0.870143112536059800,	-0.870118471492846160,	-0.870093828274336010,	-0.870069182880591650,	-0.870044535311674250,	-0.870019885567645530,	
+-0.869995233648566790,	-0.869970579554500300,	-0.869945923285507350,	-0.869921264841649560,	-0.869896604222988420,	-0.869871941429586020,	-0.869847276461503730,	-0.869822609318803170,	
+-0.869797940001545980,	-0.869773268509794080,	-0.869748594843609110,	-0.869723919003052350,	-0.869699240988185960,	-0.869674560799071570,	-0.869649878435770800,	-0.869625193898345030,	
+-0.869600507186856550,	-0.869575818301366770,	-0.869551127241937500,	-0.869526434008630060,	-0.869501738601506920,	-0.869477041020629280,	-0.869452341266059080,	-0.869427639337857940,	
+-0.869402935236087800,	-0.869378228960810300,	-0.869353520512087250,	-0.869328809889980290,	-0.869304097094551360,	-0.869279382125862310,	-0.869254664983974520,	-0.869229945668950400,	
+-0.869205224180851220,	-0.869180500519739160,	-0.869155774685675510,	-0.869131046678722760,	-0.869106316498942320,	-0.869081584146396020,	-0.869056849621145600,	-0.869032112923253330,	
+-0.869007374052780720,	-0.868982633009789730,	-0.868957889794341850,	-0.868933144406499600,	-0.868908396846324370,	-0.868883647113878220,	-0.868858895209222660,	-0.868834141132420080,	
+-0.868809384883532210,	-0.868784626462620670,	-0.868759865869747740,	-0.868735103104975150,	-0.868710338168364850,	-0.868685571059978460,	-0.868660801779878260,	-0.868636030328126200,	
+-0.868611256704784010,	-0.868586480909913420,	-0.868561702943576930,	-0.868536922805836050,	-0.868512140496752960,	-0.868487356016389270,	-0.868462569364807480,	-0.868437780542069220,	
+-0.868412989548236540,	-0.868388196383371060,	-0.868363401047535400,	-0.868338603540791290,	-0.868313803863200560,	-0.868289002014825170,	-0.868264197995727400,	-0.868239391805969210,	
+-0.868214583445612310,	-0.868189772914719220,	-0.868164960213351660,	-0.868140145341571690,	-0.868115328299441160,	-0.868090509087022450,	-0.868065687704377530,	-0.868040864151568450,	
+-0.868016038428656930,	-0.867991210535705490,	-0.867966380472776080,	-0.867941548239930750,	-0.867916713837231240,	-0.867891877264740260,	-0.867867038522519450,	-0.867842197610631190,	
+-0.867817354529137110,	-0.867792509278099920,	-0.867767661857581470,	-0.867742812267643600,	-0.867717960508349040,	-0.867693106579759400,	-0.867668250481937080,	-0.867643392214943910,	
+-0.867618531778842520,	-0.867593669173694740,	-0.867568804399562850,	-0.867543937456508710,	-0.867519068344594910,	-0.867494197063883420,	-0.867469323614436520,	-0.867444447996316040,	
+-0.867419570209584710,	-0.867394690254304380,	-0.867369808130537320,	-0.867344923838345610,	-0.867320037377791730,	-0.867295148748937760,	-0.867270257951845760,	-0.867245364986578340,	
+-0.867220469853197450,	-0.867195572551765380,	-0.867170673082344190,	-0.867145771444996490,	-0.867120867639784470,	-0.867095961666770170,	-0.867071053526015770,	-0.867046143217584000,	
+-0.867021230741536920,	-0.866996316097936700,	-0.866971399286845410,	-0.866946480308325880,	-0.866921559162440180,	-0.866896635849250590,	-0.866871710368819160,	-0.866846782721208630,	
+-0.866821852906481280,	-0.866796920924698950,	-0.866771986775924600,	-0.866747050460220270,	-0.866722111977648370,	-0.866697171328270840,	-0.866672228512150640,	-0.866647283529349940,	
+-0.866622336379931020,	-0.866597387063956060,	-0.866572435581487780,	-0.866547481932588460,	-0.866522526117320390,	-0.866497568135745740,	-0.866472607987927470,	-0.866447645673927740,	
+-0.866422681193808830,	-0.866397714547632920,	-0.866372745735463080,	-0.866347774757361360,	-0.866322801613390150,	-0.866297826303611630,	-0.866272848828088860,	-0.866247869186884010,	
+-0.866222887380059260,	-0.866197903407677440,	-0.866172917269800950,	-0.866147928966492060,	-0.866122938497813190,	-0.866097945863827160,	-0.866072951064596360,	-0.866047954100183090,	
+-0.866022954970649740,	-0.865997953676059250,	-0.865972950216473800,	-0.865947944591956010,	-0.865922936802568160,	-0.865897926848373190,	-0.865872914729433400,	-0.865847900445811390,	
+-0.865822883997569240,	-0.865797865384770220,	-0.865772844607476610,	-0.865747821665750480,	-0.865722796559655120,	-0.865697769289252790,	-0.865672739854606020,	-0.865647708255777190,	
+-0.865622674492829260,	-0.865597638565824720,	-0.865572600474825980,	-0.865547560219895540,	-0.865522517801096460,	-0.865497473218491130,	-0.865472426472142060,	-0.865447377562111760,	
+-0.865422326488463180,	-0.865397273251258810,	-0.865372217850561180,	-0.865347160286432880,	-0.865322100558936880,	-0.865297038668135570,	-0.865271974614091550,	-0.865246908396867690,	
+-0.865221840016526690,	-0.865196769473130960,	-0.865171696766743210,	-0.865146621897426420,	-0.865121544865242950,	-0.865096465670255780,	-0.865071384312527060,	-0.865046300792120190,	
+-0.865021215109097570,	-0.864996127263521930,	-0.864971037255455770,	-0.864945945084962140,	-0.864920850752103790,	-0.864895754256943210,	-0.864870655599543010,	-0.864845554779966500,	
+-0.864820451798275940,	-0.864795346654534390,	-0.864770239348804150,	-0.864745129881148600,	-0.864720018251630250,	-0.864694904460311610,	-0.864669788507255950,	-0.864644670392525790,	
+-0.864619550116183970,	-0.864594427678292980,	-0.864569303078916220,	-0.864544176318116200,	-0.864519047395955640,	-0.864493916312497390,	-0.864468783067804500,	-0.864443647661939600,	
+-0.864418510094965730,	-0.864393370366945190,	-0.864368228477941590,	-0.864343084428017330,	-0.864317938217235350,	-0.864292789845658380,	-0.864267639313349600,	-0.864242486620371730,	
+-0.864217331766787390,	-0.864192174752660080,	-0.864167015578052200,	-0.864141854243026810,	-0.864116690747646520,	-0.864091525091974840,	-0.864066357276074280,	-0.864041187300007780,	
+-0.864016015163838190,	-0.863990840867628670,	-0.863965664411442180,	-0.863940485795341440,	-0.863915305019389290,	-0.863890122083649130,	-0.863864936988183670,	-0.863839749733055770,	
+-0.863814560318328370,	-0.863789368744064760,	-0.863764175010327650,	-0.863738979117180010,	-0.863713781064685100,	-0.863688580852905790,	-0.863663378481904890,	-0.863638173951745470,	
+-0.863612967262490700,	-0.863587758414203540,	-0.863562547406947050,	-0.863537334240783940,	-0.863512118915777730,	-0.863486901431991250,	-0.863461681789487460,	-0.863436459988329300,	
+-0.863411236028580160,	-0.863386009910302900,	-0.863360781633560670,	-0.863335551198416320,	-0.863310318604933240,	-0.863285083853174370,	-0.863259846943202570,	-0.863234607875081330,	
+-0.863209366648873600,	-0.863184123264642560,	-0.863158877722450920,	-0.863133630022362320,	-0.863108380164439580,	-0.863083128148745880,	-0.863057873975344170,	-0.863032617644298060,	
+-0.863007359155670390,	-0.862982098509524230,	-0.862956835705922630,	-0.862931570744929210,	-0.862906303626606920,	-0.862881034351018820,	-0.862855762918227850,	-0.862830489328297760,	
+-0.862805213581291470,	-0.862779935677272070,	-0.862754655616302600,	-0.862729373398446800,	-0.862704089023767500,	-0.862678802492327760,	-0.862653513804191310,	-0.862628222959420990,	
+-0.862602929958080190,	-0.862577634800231750,	-0.862552337485939510,	-0.862527038015266420,	-0.862501736388275760,	-0.862476432605030490,	-0.862451126665594310,	-0.862425818570030420,	
+-0.862400508318401980,	-0.862375195910771940,	-0.862349881347204250,	-0.862324564627761750,	-0.862299245752507940,	-0.862273924721505770,	-0.862248601534818970,	-0.862223276192510710,	
+-0.862197948694644060,	-0.862172619041282730,	-0.862147287232489790,	-0.862121953268328740,	-0.862096617148862430,	-0.862071278874154910,	-0.862045938444269240,	-0.862020595859268600,	
+-0.861995251119216380,	-0.861969904224176190,	-0.861944555174211200,	-0.861919203969384930,	-0.861893850609760310,	-0.861868495095401310,	-0.861843137426371090,	-0.861817777602733040,	
+-0.861792415624550330,	-0.861767051491886820,	-0.861741685204805650,	-0.861716316763370130,	-0.861690946167643860,	-0.861665573417690340,	-0.861640198513572870,	-0.861614821455354730,	
+-0.861589442243099750,	-0.861564060876871100,	-0.861538677356732290,	-0.861513291682746600,	-0.861487903854977870,	-0.861462513873489490,	-0.861437121738344750,	-0.861411727449607030,	
+-0.861386331007340080,	-0.861360932411607380,	-0.861335531662472450,	-0.861310128759998350,	-0.861284723704249130,	-0.861259316495288200,	-0.861233907133178930,	-0.861208495617984630,	
+-0.861183081949769450,	-0.861157666128596460,	-0.861132248154529050,	-0.861106828027631280,	-0.861081405747966430,	-0.861055981315598130,	-0.861030554730589650,	-0.861005125993004940,	
+-0.860979695102907390,	-0.860954262060360740,	-0.860928826865428040,	-0.860903389518173580,	-0.860877950018660740,	-0.860852508366952930,	-0.860827064563113640,	-0.860801618607206830,	
+-0.860776170499296110,	-0.860750720239444880,	-0.860725267827716630,	-0.860699813264175440,	-0.860674356548884690,	-0.860648897681907890,	-0.860623436663309090,	-0.860597973493151590,	
+-0.860572508171499220,	-0.860547040698415370,	-0.860521571073964210,	-0.860496099298209030,	-0.860470625371213550,	-0.860445149293041390,	-0.860419671063756500,	-0.860394190683422490,	
+-0.860368708152102980,	-0.860343223469861470,	-0.860317736636762140,	-0.860292247652868490,	-0.860266756518244250,	-0.860241263232952800,	-0.860215767797058440,	-0.860190270210624660,	
+-0.860164770473714980,	-0.860139268586393670,	-0.860113764548724120,	-0.860088258360770190,	-0.860062750022595360,	-0.860037239534263920,	-0.860011726895839380,	-0.859986212107385460,	
+-0.859960695168965890,	-0.859935176080644740,	-0.859909654842485600,	-0.859884131454552340,	-0.859858605916908660,	-0.859833078229618520,	-0.859807548392745760,	-0.859782016406354210,	
+-0.859756482270507270,	-0.859730945985269450,	-0.859705407550704130,	-0.859679866966875150,	-0.859654324233846800,	-0.859628779351682470,	-0.859603232320446330,	-0.859577683140201780,	
+-0.859552131811013310,	-0.859526578332944550,	-0.859501022706059330,	-0.859475464930421260,	-0.859449905006094860,	-0.859424342933143630,	-0.859398778711631510,	-0.859373212341622230,	
+-0.859347643823180190,	-0.859322073156368990,	-0.859296500341252710,	-0.859270925377894850,	-0.859245348266359900,	-0.859219769006711600,	-0.859194187599014000,	-0.859168604043330510,	
+-0.859143018339725840,	-0.859117430488263610,	-0.859091840489007550,	-0.859066248342022170,	-0.859040654047371180,	-0.859015057605118540,	-0.858989459015327970,	-0.858963858278063990,	
+-0.858938255393390420,	-0.858912650361371210,	-0.858887043182070100,	-0.858861433855551580,	-0.858835822381879610,	-0.858810208761118020,	-0.858784592993330540,	-0.858758975078582010,	
+-0.858733355016935930,	-0.858707732808456470,	-0.858682108453207470,	-0.858656481951253440,	-0.858630853302658200,	-0.858605222507485610,	-0.858579589565800160,	-0.858553954477665800,	
+-0.858528317243146490,	-0.858502677862306160,	-0.858477036335209440,	-0.858451392661920050,	-0.858425746842502170,	-0.858400098877019730,	-0.858374448765537260,	-0.858348796508118680,	
+-0.858323142104828070,	-0.858297485555729490,	-0.858271826860887320,	-0.858246166020365630,	-0.858220503034228480,	-0.858194837902539920,	-0.858169170625364350,	-0.858143501202766060,	
+-0.858117829634808650,	-0.858092155921556850,	-0.858066480063074730,	-0.858040802059426460,	-0.858015121910675860,	-0.857989439616887780,	-0.857963755178126060,	-0.857938068594454980,	
+-0.857912379865938380,	-0.857886688992641200,	-0.857860995974627280,	-0.857835300811960800,	-0.857809603504705920,	-0.857783904052927150,	-0.857758202456688770,	-0.857732498716054730,	
+-0.857706792831089300,	-0.857681084801857120,	-0.857655374628422230,	-0.857629662310848810,	-0.857603947849201130,	-0.857578231243543710,	-0.857552512493940820,	-0.857526791600456420,	
+-0.857501068563155110,	-0.857475343382101300,	-0.857449616057359030,	-0.857423886588992490,	-0.857398154977066510,	-0.857372421221645140,	-0.857346685322792680,	-0.857320947280573400,	
+-0.857295207095051800,	-0.857269464766292290,	-0.857243720294359140,	-0.857217973679316400,	-0.857192224921229040,	-0.857166474020161000,	-0.857140720976176770,	-0.857114965789340650,	
+-0.857089208459717260,	-0.857063448987370860,	-0.857037687372365520,	-0.857011923614766300,	-0.856986157714637260,	-0.856960389672042800,	-0.856934619487047190,	-0.856908847159715160,	
+-0.856883072690111100,	-0.856857296078299300,	-0.856831517324344150,	-0.856805736428310260,	-0.856779953390262140,	-0.856754168210264070,	-0.856728380888380440,	-0.856702591424676090,	
+-0.856676799819215180,	-0.856651006072062350,	-0.856625210183281640,	-0.856599412152938220,	-0.856573611981096270,	-0.856547809667820070,	-0.856522005213174680,	-0.856496198617224150,	
+-0.856470389880033100,	-0.856444579001665930,	-0.856418765982187470,	-0.856392950821662110,	-0.856367133520154370,	-0.856341314077728620,	-0.856315492494449830,	-0.856289668770382150,	
+-0.856263842905590430,	-0.856238014900138960,	-0.856212184754092550,	-0.856186352467515730,	-0.856160518040472880,	-0.856134681473028740,	-0.856108842765248010,	-0.856083001917195110,	
+-0.856057158928934530,	-0.856031313800531320,	-0.856005466532049790,	-0.855979617123554640,	-0.855953765575110160,	-0.855927911886781520,	-0.855902056058633120,	-0.855876198090729570,	
+-0.855850337983135260,	-0.855824475735915470,	-0.855798611349134370,	-0.855772744822856700,	-0.855746876157146950,	-0.855721005352070410,	-0.855695132407691130,	-0.855669257324074170,	
+-0.855643380101283820,	-0.855617500739385140,	-0.855591619238442850,	-0.855565735598521450,	-0.855539849819685450,	-0.855513961902000130,	-0.855488071845529880,	-0.855462179650339220,	
+-0.855436285316493290,	-0.855410388844056620,	-0.855384490233094040,	-0.855358589483670050,	-0.855332686595849820,	-0.855306781569697750,	-0.855280874405278890,	-0.855254965102657420,	
+-0.855229053661898940,	-0.855203140083067750,	-0.855177224366228780,	-0.855151306511446440,	-0.855125386518786110,	-0.855099464388312190,	-0.855073540120089740,	-0.855047613714183140,	
+-0.855021685170657800,	-0.854995754489578320,	-0.854969821671009100,	-0.854943886715015530,	-0.854917949621662340,	-0.854892010391014150,	-0.854866069023135890,	-0.854840125518092520,	
+-0.854814179875948990,	-0.854788232096769800,	-0.854762282180620000,	-0.854736330127564670,	-0.854710375937668410,	-0.854684419610996390,	-0.854658461147612900,	-0.854632500547583660,	
+-0.854606537810973070,	-0.854580572937846170,	-0.854554605928267600,	-0.854528636782302730,	-0.854502665500016300,	-0.854476692081472920,	-0.854450716526738100,	-0.854424738835876440,	
+-0.854398759008953010,	-0.854372777046032320,	-0.854346792947180080,	-0.854320806712460690,	-0.854294818341939430,	-0.854268827835680810,	-0.854242835193750440,	-0.854216840416212930,	
+-0.854190843503133230,	-0.854164844454576300,	-0.854138843270607520,	-0.854112839951291500,	-0.854086834496693430,	-0.854060826906878120,	-0.854034817181910990,	-0.854008805321856750,	
+-0.853982791326780450,	-0.853956775196746950,	-0.853930756931821740,	-0.853904736532069770,	-0.853878713997555660,	-0.853852689328344900,	-0.853826662524502570,	-0.853800633586093480,	
+-0.853774602513182600,	-0.853748569305835430,	-0.853722533964116790,	-0.853696496488091870,	-0.853670456877825500,	-0.853644415133383290,	-0.853618371254829870,	-0.853592325242230610,	
+-0.853566277095650360,	-0.853540226815154620,	-0.853514174400808230,	-0.853488119852676470,	-0.853462063170824180,	-0.853436004355316970,	-0.853409943406219780,	-0.853383880323597350,	
+-0.853357815107515630,	-0.853331747758039330,	-0.853305678275233630,	-0.853279606659163470,	-0.853253532909894590,	-0.853227457027491810,	-0.853201379012020420,	-0.853175298863545370,	
+-0.853149216582132270,	-0.853123132167846190,	-0.853097045620752280,	-0.853070956940915390,	-0.853044866128401470,	-0.853018773183275350,	-0.852992678105602310,	-0.852966580895447300,	
+-0.852940481552876160,	-0.852914380077953730,	-0.852888276470745170,	-0.852862170731316090,	-0.852836062859731680,	-0.852809952856056990,	-0.852783840720357290,	-0.852757726452698210,	
+-0.852731610053144800,	-0.852705491521762340,	-0.852679370858615890,	-0.852653248063771300,	-0.852627123137293610,	-0.852600996079248000,	-0.852574866889699750,	-0.852548735568714580,	
+-0.852522602116357550,	-0.852496466532694060,	-0.852470328817789060,	-0.852444188971708590,	-0.852418046994517620,	-0.852391902886281530,	-0.852365756647065380,	-0.852339608276935110,	
+-0.852313457775955910,	-0.852287305144192710,	-0.852261150381711570,	-0.852234993488577450,	-0.852208834464855960,	-0.852182673310612150,	-0.852156510025911750,	-0.852130344610820160,	
+-0.852104177065402760,	-0.852078007389724610,	-0.852051835583851780,	-0.852025661647849210,	-0.851999485581782620,	-0.851973307385716970,	-0.851947127059718420,	-0.851920944603851930,	
+-0.851894760018183090,	-0.851868573302777210,	-0.851842384457700000,	-0.851816193483016960,	-0.851790000378793160,	-0.851763805145094530,	-0.851737607781986480,	-0.851711408289534290,	
+-0.851685206667803450,	-0.851659002916859810,	-0.851632797036768640,	-0.851606589027595450,	-0.851580378889405630,	-0.851554166622265130,	-0.851527952226239120,	-0.851501735701393200,	
+-0.851475517047792780,	-0.851449296265503810,	-0.851423073354591550,	-0.851396848315121630,	-0.851370621147159330,	-0.851344391850770820,	-0.851318160426021150,	-0.851291926872976060,	
+-0.851265691191701260,	-0.851239453382262260,	-0.851213213444724560,	-0.851186971379153670,	-0.851160727185615530,	-0.851134480864175650,	-0.851108232414899520,	-0.851081981837852550,	
+-0.851055729133100900,	-0.851029474300709850,	-0.851003217340745240,	-0.850976958253272240,	-0.850950697038357130,	-0.850924433696065300,	-0.850898168226462360,	-0.850871900629613820,	
+-0.850845630905585630,	-0.850819359054443500,	-0.850793085076252620,	-0.850766808971079370,	-0.850740530738989030,	-0.850714250380047440,	-0.850687967894319890,	-0.850661683281872750,	
+-0.850635396542771320,	-0.850609107677081420,	-0.850582816684868570,	-0.850556523566198820,	-0.850530228321137890,	-0.850503930949751300,	-0.850477631452104640,	-0.850451329828264210,	
+-0.850425026078295400,	-0.850398720202264040,	-0.850372412200235630,	-0.850346102072276340,	-0.850319789818451910,	-0.850293475438828050,	-0.850267158933470160,	-0.850240840302444620,	
+-0.850214519545817060,	-0.850188196663652860,	-0.850161871656018530,	-0.850135544522979460,	-0.850109215264601480,	-0.850082883880950320,	-0.850056550372092050,	-0.850030214738092480,	
+-0.850003876979017470,	-0.849977537094932400,	-0.849951195085903780,	-0.849924850951997100,	-0.849898504693278320,	-0.849872156309813160,	-0.849845805801667690,	-0.849819453168907830,	
+-0.849793098411599220,	-0.849766741529807800,	-0.849740382523599620,	-0.849714021393040530,	-0.849687658138196130,	-0.849661292759132820,	-0.849634925255916330,	-0.849608555628612480,	
+-0.849582183877287010,	-0.849555810002006310,	-0.849529434002836090,	-0.849503055879842320,	-0.849476675633090590,	-0.849450293262647430,	-0.849423908768578650,	-0.849397522150949990,	
+-0.849371133409827280,	-0.849344742545277030,	-0.849318349557364850,	-0.849291954446156900,	-0.849265557211718810,	-0.849239157854116970,	-0.849212756373417310,	-0.849186352769685460,	
+-0.849159947042988030,	-0.849133539193390740,	-0.849107129220959660,	-0.849080717125760390,	-0.849054302907859660,	-0.849027886567323090,	-0.849001468104216840,	-0.848975047518606640,	
+-0.848948624810559100,	-0.848922199980140070,	-0.848895773027415480,	-0.848869343952451170,	-0.848842912755313760,	-0.848816479436069080,	-0.848790043994783310,	-0.848763606431522040,	
+-0.848737166746352020,	-0.848710724939339190,	-0.848684281010549380,	-0.848657834960048760,	-0.848631386787903730,	-0.848604936494180230,	-0.848578484078944210,	-0.848552029542262170,	
+-0.848525572884200050,	-0.848499114104824040,	-0.848472653204199960,	-0.848446190182394530,	-0.848419725039473600,	-0.848393257775503340,	-0.848366788390549800,	-0.848340316884679480,	
+-0.848313843257958330,	-0.848287367510452530,	-0.848260889642228120,	-0.848234409653351730,	-0.848207927543889300,	-0.848181443313907100,	-0.848154956963470990,	-0.848128468492647780,	
+-0.848101977901503430,	-0.848075485190103780,	-0.848048990358515780,	-0.848022493406805240,	-0.847995994335038470,	-0.847969493143281410,	-0.847942989831600990,	-0.847916484400062950,	
+-0.847889976848733800,	-0.847863467177679460,	-0.847836955386966680,	-0.847810441476661510,	-0.847783925446830230,	-0.847757407297538900,	-0.847730887028854350,	-0.847704364640842530,	
+-0.847677840133569730,	-0.847651313507102210,	-0.847624784761506600,	-0.847598253896848950,	-0.847571720913195550,	-0.847545185810613000,	-0.847518648589167590,	-0.847492109248925480,	
+-0.847465567789952860,	-0.847439024212316540,	-0.847412478516082700,	-0.847385930701317620,	-0.847359380768087480,	-0.847332828716459210,	-0.847306274546498760,	-0.847279718258272750,	
+-0.847253159851847130,	-0.847226599327288830,	-0.847200036684664040,	-0.847173471924039250,	-0.847146905045480400,	-0.847120336049054570,	-0.847093764934828020,	-0.847067191702866710,	
+-0.847040616353237690,	-0.847014038886007010,	-0.846987459301241420,	-0.846960877599006840,	-0.846934293779370350,	-0.846907707842398110,	-0.846881119788156500,	-0.846854529616712040,	
+-0.846827937328131330,	-0.846801342922480880,	-0.846774746399826970,	-0.846748147760236100,	-0.846721547003775000,	-0.846694944130510050,	-0.846668339140507760,	-0.846641732033834420,	
+-0.846615122810556840,	-0.846588511470741660,	-0.846561898014455030,	-0.846535282441763460,	-0.846508664752734010,	-0.846482044947432840,	-0.846455423025926250,	-0.846428798988281380,	
+-0.846402172834564540,	-0.846375544564842320,	-0.846348914179180900,	-0.846322281677647560,	-0.846295647060308460,	-0.846269010327230120,	-0.846242371478479140,	-0.846215730514122470,	
+-0.846189087434226490,	-0.846162442238857730,	-0.846135794928082660,	-0.846109145501968250,	-0.846082493960581110,	-0.846055840303987730,	-0.846029184532254400,	-0.846002526645448390,	
+-0.845975866643636110,	-0.845949204526883940,	-0.845922540295258930,	-0.845895873948827590,	-0.845869205487656540,	-0.845842534911812270,	-0.845815862221361960,	-0.845789187416371880,	
+-0.845762510496908870,	-0.845735831463039430,	-0.845709150314830630,	-0.845682467052348840,	-0.845655781675661020,	-0.845629094184833340,	-0.845602404579933300,	-0.845575712861027280,	
+-0.845549019028181800,	-0.845522323081463690,	-0.845495625020940000,	-0.845468924846677240,	-0.845442222558741910,	-0.845415518157201170,	-0.845388811642121760,	-0.845362103013570290,	
+-0.845335392271613360,	-0.845308679416318150,	-0.845281964447751170,	-0.845255247365979350,	-0.845228528171069190,	-0.845201806863087990,	-0.845175083442102130,	-0.845148357908178660,	
+-0.845121630261384090,	-0.845094900501785600,	-0.845068168629449890,	-0.845041434644443810,	-0.845014698546833750,	-0.844987960336687330,	-0.844961220014071030,	-0.844934477579051600,	
+-0.844907733031695750,	-0.844880986372070760,	-0.844854237600243470,	-0.844827486716280160,	-0.844800733720248440,	-0.844773978612214930,	-0.844747221392246450,	-0.844720462060409630,	
+-0.844693700616771960,	-0.844666937061399950,	-0.844640171394360650,	-0.844613403615720790,	-0.844586633725547540,	-0.844559861723907730,	-0.844533087610868320,	-0.844506311386495790,	
+-0.844479533050857880,	-0.844452752604021080,	-0.844425970046052350,	-0.844399185377018520,	-0.844372398596986980,	-0.844345609706024460,	-0.844318818704197670,	-0.844292025591574010,	
+-0.844265230368220320,	-0.844238433034203540,	-0.844211633589590390,	-0.844184832034448500,	-0.844158028368844460,	-0.844131222592845450,	-0.844104414706517980,	-0.844077604709929870,	
+-0.844050792603147640,	-0.844023978386238550,	-0.843997162059269110,	-0.843970343622307160,	-0.843943523075419310,	-0.843916700418672620,	-0.843889875652133910,	-0.843863048775870820,	
+-0.843836219789950050,	-0.843809388694438440,	-0.843782555489403730,	-0.843755720174912520,	-0.843728882751032080,	-0.843702043217829270,	-0.843675201575371460,	-0.843648357823725710,	
+-0.843621511962958980,	-0.843594663993138320,	-0.843567813914331220,	-0.843540961726604640,	-0.843514107430025530,	-0.843487251024661040,	-0.843460392510578580,	-0.843433531887845090,	
+-0.843406669156527840,	-0.843379804316693680,	-0.843352937368410330,	-0.843326068311744500,	-0.843299197146763380,	-0.843272323873534460,	-0.843245448492124680,	-0.843218571002601340,	
+-0.843191691405031250,	-0.843164809699482260,	-0.843137925886021210,	-0.843111039964715370,	-0.843084151935631580,	-0.843057261798837780,	-0.843030369554400800,	-0.843003475202387940,	
+-0.842976578742866020,	-0.842949680175902990,	-0.842922779501565690,	-0.842895876719921610,	-0.842868971831037370,	-0.842842064834981140,	-0.842815155731819640,	-0.842788244521620270,	
+-0.842761331204450070,	-0.842734415780376670,	-0.842707498249467330,	-0.842680578611789020,	-0.842653656867409450,	-0.842626733016395790,	-0.842599807058815320,	-0.842572878994734990,	
+-0.842545948824222850,	-0.842519016547345730,	-0.842492082164171040,	-0.842465145674766050,	-0.842438207079198250,	-0.842411266377535050,	-0.842384323569843610,	-0.842357378656191200,	
+-0.842330431636645560,	-0.842303482511273850,	-0.842276531280143460,	-0.842249577943321450,	-0.842222622500875760,	-0.842195664952873460,	-0.842168705299381810,	-0.842141743540468670,	
+-0.842114779676201080,	-0.842087813706646650,	-0.842060845631872330,	-0.842033875451946190,	-0.842006903166935380,	-0.841979928776907300,	-0.841952952281929120,	-0.841925973682068900,	
+-0.841898992977393680,	-0.841872010167970970,	-0.841845025253867950,	-0.841818038235152670,	-0.841791049111892290,	-0.841764057884154320,	-0.841737064552005920,	-0.841710069115515160,	
+-0.841683071574749090,	-0.841656071929775210,	-0.841629070180661350,	-0.841602066327474920,	-0.841575060370283180,	-0.841548052309153640,	-0.841521042144154130,	-0.841494029875352050,	
+-0.841467015502815000,	-0.841439999026610040,	-0.841412980446805350,	-0.841385959763468190,	-0.841358936976666190,	-0.841331912086466630,	-0.841304885092937440,	-0.841277855996146130,	
+-0.841250824796160090,	-0.841223791493046820,	-0.841196756086874280,	-0.841169718577709840,	-0.841142678965621120,	-0.841115637250675400,	-0.841088593432940960,	-0.841061547512484960,	
+-0.841034499489374810,	-0.841007449363678660,	-0.840980397135463910,	-0.840953342804798280,	-0.840926286371748930,	-0.840899227836384040,	-0.840872167198771230,	-0.840845104458977980,	
+-0.840818039617071690,	-0.840790972673120530,	-0.840763903627191890,	-0.840736832479353600,	-0.840709759229672950,	-0.840682683878218100,	-0.840655606425056550,	-0.840628526870256020,	
+-0.840601445213883910,	-0.840574361456008500,	-0.840547275596697060,	-0.840520187636017320,	-0.840493097574037230,	-0.840466005410824500,	-0.840438911146446750,	-0.840411814780971380,	
+-0.840384716314466760,	-0.840357615747000410,	-0.840330513078639930,	-0.840303408309453050,	-0.840276301439507820,	-0.840249192468871750,	-0.840222081397612790,	-0.840194968225798420,	
+-0.840167852953496830,	-0.840140735580775620,	-0.840113616107702520,	-0.840086494534345140,	-0.840059370860771870,	-0.840032245087050100,	-0.840005117213247440,	-0.839977987239432290,	
+-0.839950855165672140,	-0.839923720992034940,	-0.839896584718588080,	-0.839869446345400060,	-0.839842305872538390,	-0.839815163300071000,	-0.839788018628065400,	-0.839760871856590100,	
+-0.839733722985712470,	-0.839706572015500700,	-0.839679418946022160,	-0.839652263777345250,	-0.839625106509537810,	-0.839597947142667560,	-0.839570785676802210,	-0.839543622112010060,	
+-0.839516456448358930,	-0.839489288685916430,	-0.839462118824750860,	-0.839434946864930140,	-0.839407772806521900,	-0.839380596649594080,	-0.839353418394214960,	-0.839326238040452370,	
+-0.839299055588374140,	-0.839271871038048010,	-0.839244684389542470,	-0.839217495642925250,	-0.839190304798264290,	-0.839163111855627200,	-0.839135916815082710,	-0.839108719676698310,	
+-0.839081520440542180,	-0.839054319106682040,	-0.839027115675186290,	-0.838999910146122850,	-0.838972702519559580,	-0.838945492795564180,	-0.838918280974205510,	-0.838891067055550940,	
+-0.838863851039668540,	-0.838836632926626800,	-0.838809412716493450,	-0.838782190409336550,	-0.838754966005223920,	-0.838727739504224190,	-0.838700510906405070,	-0.838673280211834630,	
+-0.838646047420580800,	-0.838618812532712090,	-0.838591575548296330,	-0.838564336467401690,	-0.838537095290095900,	-0.838509852016447680,	-0.838482606646524740,	-0.838455359180395380,	
+-0.838428109618127190,	-0.838400857959789140,	-0.838373604205448930,	-0.838346348355174410,	-0.838319090409034300,	-0.838291830367096540,	-0.838264568229429070,	-0.838237303996099970,	
+-0.838210037667177940,	-0.838182769242730720,	-0.838155498722826690,	-0.838128226107533570,	-0.838100951396920090,	-0.838073674591054310,	-0.838046395690004390,	-0.838019114693838160,	
+-0.837991831602624360,	-0.837964546416431030,	-0.837937259135326350,	-0.837909969759378260,	-0.837882678288655480,	-0.837855384723225960,	-0.837828089063157870,	-0.837800791308519700,	
+-0.837773491459379520,	-0.837746189515805710,	-0.837718885477866100,	-0.837691579345629540,	-0.837664271119164080,	-0.837636960798537890,	-0.837609648383819130,	-0.837582333875076410,	
+-0.837555017272377910,	-0.837527698575791790,	-0.837500377785386220,	-0.837473054901230030,	-0.837445729923391060,	-0.837418402851937920,	-0.837391073686938440,	-0.837363742428461450,	
+-0.837336409076575250,	-0.837309073631347990,	-0.837281736092847730,	-0.837254396461143410,	-0.837227054736303100,	-0.837199710918394960,	-0.837172365007487710,	-0.837145017003649630,	
+-0.837117666906948890,	-0.837090314717453880,	-0.837062960435233210,	-0.837035604060355260,	-0.837008245592888220,	-0.836980885032900250,	-0.836953522380460390,	-0.836926157635636820,	
+-0.836898790798497720,	-0.836871421869111450,	-0.836844050847546870,	-0.836816677733872140,	-0.836789302528155750,	-0.836761925230465780,	-0.836734545840871370,	-0.836707164359440480,	
+-0.836679780786241500,	-0.836652395121343260,	-0.836625007364814040,	-0.836597617516722350,	-0.836570225577136340,	-0.836542831546125080,	-0.836515435423756730,	-0.836488037210099680,	
+-0.836460636905222430,	-0.836433234509193710,	-0.836405830022081910,	-0.836378423443955630,	-0.836351014774883050,	-0.836323604014933110,	-0.836296191164174090,	-0.836268776222674700,	
+-0.836241359190503130,	-0.836213940067728420,	-0.836186518854418750,	-0.836159095550642610,	-0.836131670156469050,	-0.836104242671966260,	-0.836076813097202830,	-0.836049381432247050,	
+-0.836021947677168200,	-0.835994511832034440,	-0.835967073896914380,	-0.835939633871876420,	-0.835912191756989610,	-0.835884747552322340,	-0.835857301257943110,	-0.835829852873920530,	
+-0.835802402400323440,	-0.835774949837220450,	-0.835747495184679940,	-0.835720038442770540,	-0.835692579611561290,	-0.835665118691120590,	-0.835637655681516820,	-0.835610190582819270,	
+-0.835582723395096090,	-0.835555254118416140,	-0.835527782752847890,	-0.835500309298460310,	-0.835472833755322000,	-0.835445356123501680,	-0.835417876403067640,	-0.835390394594089150,	
+-0.835362910696634710,	-0.835335424710773040,	-0.835307936636572550,	-0.835280446474102380,	-0.835252954223431150,	-0.835225459884627490,	-0.835197963457759980,	-0.835170464942897820,	
+-0.835142964340109480,	-0.835115461649463710,	-0.835087956871029100,	-0.835060450004874830,	-0.835032941051069400,	-0.835005430009681300,	-0.834977916880780050,	-0.834950401664433910,	
+-0.834922884360711710,	-0.834895364969682090,	-0.834867843491414300,	-0.834840319925976960,	-0.834812794273438800,	-0.834785266533868420,	-0.834757736707335110,	-0.834730204793907470,	
+-0.834702670793654230,	-0.834675134706644120,	-0.834647596532946510,	-0.834620056272629810,	-0.834592513925762950,	-0.834564969492414650,	-0.834537422972654100,	-0.834509874366550000,	
+-0.834482323674170970,	-0.834454770895586400,	-0.834427216030864890,	-0.834399659080075300,	-0.834372100043286320,	-0.834344538920567480,	-0.834316975711987150,	-0.834289410417614400,	
+-0.834261843037517940,	-0.834234273571767050,	-0.834206702020430460,	-0.834179128383577220,	-0.834151552661275830,	-0.834123974853595800,	-0.834096394960605950,	-0.834068812982375010,	
+-0.834041228918971810,	-0.834013642770465750,	-0.833986054536925540,	-0.833958464218420130,	-0.833930871815018680,	-0.833903277326790040,	-0.833875680753803250,	-0.833848082096127040,	
+-0.833820481353830800,	-0.833792878526983360,	-0.833765273615653780,	-0.833737666619910670,	-0.833710057539823750,	-0.833682446375461630,	-0.833654833126893480,	-0.833627217794187910,	
+-0.833599600377414540,	-0.833571980876642190,	-0.833544359291939930,	-0.833516735623376470,	-0.833489109871021430,	-0.833461482034943630,	-0.833433852115212150,	-0.833406220111895690,	
+-0.833378586025063980,	-0.833350949854785860,	-0.833323311601130160,	-0.833295671264166260,	-0.833268028843963340,	-0.833240384340590220,	-0.833212737754115970,	-0.833185089084610090,	
+-0.833157438332141510,	-0.833129785496779300,	-0.833102130578592500,	-0.833074473577650520,	-0.833046814494022290,	-0.833019153327777100,	-0.832991490078983880,	-0.832963824747712020,	
+-0.832936157334030700,	-0.832908487838008970,	-0.832880816259715660,	-0.832853142599220720,	-0.832825466856592870,	-0.832797789031901050,	-0.832770109125215100,	-0.832742427136603740,	
+-0.832714743066136460,	-0.832687056913882010,	-0.832659368679910080,	-0.832631678364289860,	-0.832603985967090400,	-0.832576291488380750,	-0.832548594928230630,	-0.832520896286708890,	
+-0.832493195563885010,	-0.832465492759827950,	-0.832437787874607320,	-0.832410080908292270,	-0.832382371860951990,	-0.832354660732655520,	-0.832326947523472690,	-0.832299232233472460,	
+-0.832271514862723880,	-0.832243795411296780,	-0.832216073879260220,	-0.832188350266683470,	-0.832160624573635600,	-0.832132896800186430,	-0.832105166946405020,	-0.832077435012360640,	
+-0.832049700998122480,	-0.832021964903760240,	-0.831994226729343200,	-0.831966486474940430,	-0.831938744140621300,	-0.831910999726455550,	-0.831883253232512330,	-0.831855504658860930,	
+-0.831827754005570630,	-0.831800001272711030,	-0.831772246460351530,	-0.831744489568561170,	-0.831716730597409800,	-0.831688969546966580,	-0.831661206417300900,	-0.831633441208482040,	
+-0.831605673920579820,	-0.831577904553663430,	-0.831550133107802240,	-0.831522359583065530,	-0.831494583979523030,	-0.831466806297244230,	-0.831439026536298310,	-0.831411244696754650,	
+-0.831383460778683080,	-0.831355674782152780,	-0.831327886707233450,	-0.831300096553994060,	-0.831272304322504760,	-0.831244510012834610,	-0.831216713625053230,	-0.831188915159229770,	
+-0.831161114615434290,	-0.831133311993736080,	-0.831105507294204290,	-0.831077700516908990,	-0.831049891661919450,	-0.831022080729305170,	-0.830994267719135430,	-0.830966452631480280,	
+-0.830938635466409000,	-0.830910816223991100,	-0.830882994904295960,	-0.830855171507393630,	-0.830827346033353290,	-0.830799518482244650,	-0.830771688854136880,	-0.830743857149100150,	
+-0.830716023367203740,	-0.830688187508517360,	-0.830660349573110300,	-0.830632509561052500,	-0.830604667472413460,	-0.830576823307262570,	-0.830548977065669770,	-0.830521128747704670,	
+-0.830493278353436670,	-0.830465425882935150,	-0.830437571336270390,	-0.830409714713511770,	-0.830381856014728690,	-0.830353995239990870,	-0.830326132389368250,	-0.830298267462930340,	
+-0.830270400460746740,	-0.830242531382886840,	-0.830214660229420920,	-0.830186787000418260,	-0.830158911695948800,	-0.830131034316081710,	-0.830103154860887260,	-0.830075273330434960,	
+-0.830047389724794190,	-0.830019504044035240,	-0.829991616288227490,	-0.829963726457440760,	-0.829935834551744470,	-0.829907940571208760,	-0.829880044515903250,	-0.829852146385897660,	
+-0.829824246181261380,	-0.829796343902064800,	-0.829768439548377310,	-0.829740533120268740,	-0.829712624617808590,	-0.829684714041067140,	-0.829656801390113880,	-0.829628886665018660,	
+-0.829600969865850970,	-0.829573050992681080,	-0.829545130045578500,	-0.829517207024613180,	-0.829489281929854600,	-0.829461354761373060,	-0.829433425519238040,	-0.829405494203519390,	
+-0.829377560814287040,	-0.829349625351610940,	-0.829321687815560700,	-0.829293748206206050,	-0.829265806523617250,	-0.829237862767863930,	-0.829209916939016020,	-0.829181969037142920,	
+-0.829154019062315230,	-0.829126067014602560,	-0.829098112894074650,	-0.829070156700801200,	-0.829042198434852610,	-0.829014238096298590,	-0.828986275685208880,	-0.828958311201653310,	
+-0.828930344645702140,	-0.828902376017425220,	-0.828874405316892050,	-0.828846432544173120,	-0.828818457699338040,	-0.828790480782456870,	-0.828762501793599230,	-0.828734520732835600,	
+-0.828706537600235720,	-0.828678552395869410,	-0.828650565119806500,	-0.828622575772117510,	-0.828594584352872030,	-0.828566590862140020,	-0.828538595299991300,	-0.828510597666496370,	
+-0.828482597961724960,	-0.828454596185747130,	-0.828426592338632470,	-0.828398586420451500,	-0.828370578431274150,	-0.828342568371170150,	-0.828314556240209890,	-0.828286542038463300,	
+-0.828258525766000340,	-0.828230507422890840,	-0.828202487009205290,	-0.828174464525013530,	-0.828146439970385620,	-0.828118413345391380,	-0.828090384650101320,	-0.828062353884585270,	
+-0.828034321048913390,	-0.828006286143155410,	-0.827978249167382050,	-0.827950210121662920,	-0.827922169006068410,	-0.827894125820668240,	-0.827866080565532900,	-0.827838033240732350,	
+-0.827809983846336530,	-0.827781932382416040,	-0.827753878849040610,	-0.827725823246280520,	-0.827697765574205710,	-0.827669705832886680,	-0.827641644022393370,	-0.827613580142795960,	
+-0.827585514194164370,	-0.827557446176569230,	-0.827529376090080370,	-0.827501303934768170,	-0.827473229710702470,	-0.827445153417953990,	-0.827417075056592570,	-0.827388994626688470,	
+-0.827360912128311640,	-0.827332827561532700,	-0.827304740926421810,	-0.827276652223049020,	-0.827248561451484290,	-0.827220468611798430,	-0.827192373704061510,	-0.827164276728343360,	
+-0.827136177684714700,	-0.827108076573245590,	-0.827079973394006410,	-0.827051868147066880,	-0.827023760832498070,	-0.826995651450369800,	-0.826967540000752450,	-0.826939426483715880,	
+-0.826911310899331120,	-0.826883193247668010,	-0.826855073528796950,	-0.826826951742787970,	-0.826798827889711820,	-0.826770701969638640,	-0.826742573982638620,	-0.826714443928782020,	
+-0.826686311808139560,	-0.826658177620781310,	-0.826630041366777310,	-0.826601903046198520,	-0.826573762659114860,	-0.826545620205596960,	-0.826517475685714650,	-0.826489329099538870,	
+-0.826461180447139900,	-0.826433029728587900,	-0.826404876943953040,	-0.826376722093306260,	-0.826348565176717730,	-0.826320406194257730,	-0.826292245145996530,	-0.826264082032004850,	
+-0.826235916852353090,	-0.826207749607111520,	-0.826179580296350300,	-0.826151408920140270,	-0.826123235478551820,	-0.826095059971655110,	-0.826066882399520860,	-0.826038702762219470,	
+-0.826010521059821310,	-0.825982337292396670,	-0.825954151460016380,	-0.825925963562750720,	-0.825897773600670070,	-0.825869581573844820,	-0.825841387482345920,	-0.825813191326243420,	
+-0.825784993105608050,	-0.825756792820509840,	-0.825728590471019990,	-0.825700386057208640,	-0.825672179579146290,	-0.825643971036903350,	-0.825615760430550630,	-0.825587547760158520,	
+-0.825559333025797540,	-0.825531116227538050,	-0.825502897365450910,	-0.825474676439606590,	-0.825446453450075390,	-0.825418228396928130,	-0.825390001280235430,	-0.825361772100067670,	
+-0.825333540856495350,	-0.825305307549589310,	-0.825277072179420030,	-0.825248834746058040,	-0.825220595249573810,	-0.825192353690038290,	-0.825164110067521880,	-0.825135864382095190,	
+-0.825107616633828590,	-0.825079366822793150,	-0.825051114949059360,	-0.825022861012697730,	-0.824994605013778750,	-0.824966346952373470,	-0.824938086828552410,	-0.824909824642385820,	
+-0.824881560393944890,	-0.824853294083300100,	-0.824825025710522080,	-0.824796755275681190,	-0.824768482778848730,	-0.824740208220094970,	-0.824711931599490740,	-0.824683652917106550,	
+-0.824655372173013320,	-0.824627089367281680,	-0.824598804499982350,	-0.824570517571185820,	-0.824542228580963150,	-0.824513937529384950,	-0.824485644416521830,	-0.824457349242444510,	
+-0.824429052007223940,	-0.824400752710930830,	-0.824372451353635460,	-0.824344147935409330,	-0.824315842456322830,	-0.824287534916446680,	-0.824259225315851380,	-0.824230913654608320,	
+-0.824202599932787990,	-0.824174284150461230,	-0.824145966307698430,	-0.824117646404570970,	-0.824089324441149350,	-0.824061000417504520,	-0.824032674333706860,	-0.824004346189827760,	
+-0.823976015985937840,	-0.823947683722107920,	-0.823919349398408500,	-0.823891013014910970,	-0.823862674571685830,	-0.823834334068803800,	-0.823805991506336150,	-0.823777646884353620,	
+-0.823749300202926920,	-0.823720951462126760,	-0.823692600662024430,	-0.823664247802690540,	-0.823635892884196140,	-0.823607535906611730,	-0.823579176870008700,	-0.823550815774457770,	
+-0.823522452620029770,	-0.823494087406795310,	-0.823465720134826000,	-0.823437350804192340,	-0.823408979414965270,	-0.823380605967215520,	-0.823352230461014580,	-0.823323852896433060,	
+-0.823295473273541800,	-0.823267091592411630,	-0.823238707853114040,	-0.823210322055719650,	-0.823181934200299280,	-0.823153544286924220,	-0.823125152315665410,	-0.823096758286593570,	
+-0.823068362199779750,	-0.823039964055295110,	-0.823011563853210730,	-0.822983161593597300,	-0.822954757276525780,	-0.822926350902067560,	-0.822897942470293580,	-0.822869531981274660,	
+-0.822841119435081650,	-0.822812704831786150,	-0.822784288171458880,	-0.822755869454170790,	-0.822727448679992920,	-0.822699025848996570,	-0.822670600961252660,	-0.822642174016832040,	
+-0.822613745015806200,	-0.822585313958246080,	-0.822556880844222630,	-0.822528445673806670,	-0.822500008447069940,	-0.822471569164083150,	-0.822443127824917460,	-0.822414684429643610,	
+-0.822386238978333410,	-0.822357791471057590,	-0.822329341907887200,	-0.822300890288893300,	-0.822272436614147400,	-0.822243980883720420,	-0.822215523097683420,	-0.822187063256107460,	
+-0.822158601359064050,	-0.822130137406624110,	-0.822101671398858700,	-0.822073203335839220,	-0.822044733217636820,	-0.822016261044322460,	-0.821987786815967290,	-0.821959310532642930,	
+-0.821930832194420310,	-0.821902351801370500,	-0.821873869353564660,	-0.821845384851074390,	-0.821816898293970640,	-0.821788409682324580,	-0.821759919016207260,	-0.821731426295690400,	
+-0.821702931520845060,	-0.821674434691742280,	-0.821645935808453240,	-0.821617434871049660,	-0.821588931879602360,	-0.821560426834182840,	-0.821531919734861950,	-0.821503410581711500,	
+-0.821474899374802560,	-0.821446386114206060,	-0.821417870799993950,	-0.821389353432237180,	-0.821360834011006900,	-0.821332312536374290,	-0.821303789008411280,	-0.821275263427188710,	
+-0.821246735792777960,	-0.821218206105250090,	-0.821189674364677050,	-0.821161140571129770,	-0.821132604724679640,	-0.821104066825397830,	-0.821075526873356050,	-0.821046984868625370,	
+-0.821018440811277280,	-0.820989894701382950,	-0.820961346539013980,	-0.820932796324241760,	-0.820904244057137240,	-0.820875689737772360,	-0.820847133366218170,	-0.820818574942546290,	
+-0.820790014466827640,	-0.820761451939134300,	-0.820732887359537310,	-0.820704320728107950,	-0.820675752044917720,	-0.820647181310038220,	-0.820618608523540850,	-0.820590033685496990,	
+-0.820561456795977700,	-0.820532877855055130,	-0.820504296862800240,	-0.820475713819284750,	-0.820447128724579590,	-0.820418541578756930,	-0.820389952381887940,	-0.820361361134043790,	
+-0.820332767835296410,	-0.820304172485717190,	-0.820275575085377520,	-0.820246975634348670,	-0.820218374132702710,	-0.820189770580510680,	-0.820161164977844300,	-0.820132557324774750,	
+-0.820103947621374060,	-0.820075335867713530,	-0.820046722063864530,	-0.820018106209898570,	-0.819989488305887580,	-0.819960868351902960,	-0.819932246348016090,	-0.819903622294298360,	
+-0.819874996190821830,	-0.819846368037657760,	-0.819817737834877770,	-0.819789105582553250,	-0.819760471280756240,	-0.819731834929557920,	-0.819703196529029900,	-0.819674556079244110,	
+-0.819645913580271830,	-0.819617269032184900,	-0.819588622435054480,	-0.819559973788952730,	-0.819531323093951160,	-0.819502670350121140,	-0.819474015557534300,	-0.819445358716262670,	
+-0.819416699826377550,	-0.819388038887950750,	-0.819359375901053570,	-0.819330710865758260,	-0.819302043782136110,	-0.819273374650258850,	-0.819244703470197950,	-0.819216030242025490,	
+-0.819187354965812960,	-0.819158677641631860,	-0.819129998269554240,	-0.819101316849651710,	-0.819072633381995760,	-0.819043947866658130,	-0.819015260303710750,	-0.818986570693225340,	
+-0.818957879035273400,	-0.818929185329926530,	-0.818900489577257030,	-0.818871791777336160,	-0.818843091930235970,	-0.818814390036027740,	-0.818785686094783750,	-0.818756980106575490,	
+-0.818728272071474920,	-0.818699561989553400,	-0.818670849860883120,	-0.818642135685535790,	-0.818613419463582900,	-0.818584701195096630,	-0.818555980880148580,	-0.818527258518810700,	
+-0.818498534111154360,	-0.818469807657251970,	-0.818441079157175010,	-0.818412348610995430,	-0.818383616018784620,	-0.818354881380615070,	-0.818326144696558400,	-0.818297405966686210,	
+-0.818268665191070330,	-0.818239922369783050,	-0.818211177502895960,	-0.818182430590481010,	-0.818153681632609600,	-0.818124930629354320,	-0.818096177580786680,	-0.818067422486978390,	
+-0.818038665348001740,	-0.818009906163928440,	-0.817981144934830320,	-0.817952381660779220,	-0.817923616341847290,	-0.817894848978106380,	-0.817866079569628310,	-0.817837308116484810,	
+-0.817808534618748360,	-0.817779759076490480,	-0.817750981489783200,	-0.817722201858698260,	-0.817693420183308040,	-0.817664636463684370,	-0.817635850699898970,	-0.817607062892023780,	
+-0.817578273040131090,	-0.817549481144292820,	-0.817520687204580820,	-0.817491891221066800,	-0.817463093193823380,	-0.817434293122922150,	-0.817405491008434960,	-0.817376686850434410,	
+-0.817347880648992000,	-0.817319072404179890,	-0.817290262116069920,	-0.817261449784734580,	-0.817232635410245490,	-0.817203818992674910,	-0.817175000532094460,	-0.817146180028576860,	
+-0.817117357482193720,	-0.817088532893017190,	-0.817059706261119120,	-0.817030877586572000,	-0.817002046869447770,	-0.816973214109818380,	-0.816944379307755650,	-0.816915542463332200,	
+-0.816886703576619970,	-0.816857862647690670,	-0.816829019676617030,	-0.816800174663470770,	-0.816771327608324160,	-0.816742478511248930,	-0.816713627372317790,	-0.816684774191602570,	
+-0.816655918969175440,	-0.816627061705108130,	-0.816598202399473560,	-0.816569341052343470,	-0.816540477663790010,	-0.816511612233885020,	-0.816482744762701330,	-0.816453875250310770,	
+-0.816425003696785500,	-0.816396130102197470,	-0.816367254466619400,	-0.816338376790123220,	-0.816309497072780780,	-0.816280615314664890,	-0.816251731515847510,	-0.816222845676400690,	
+-0.816193957796396590,	-0.816165067875907810,	-0.816136175915006310,	-0.816107281913764470,	-0.816078385872254120,	-0.816049487790548090,	-0.816020587668718320,	-0.815991685506837090,	
+-0.815962781304976350,	-0.815933875063208910,	-0.815904966781606840,	-0.815876056460242300,	-0.815847144099187460,	-0.815818229698514920,	-0.815789313258296840,	-0.815760394778605510,	
+-0.815731474259512870,	-0.815702551701091850,	-0.815673627103414400,	-0.815644700466552690,	-0.815615771790579420,	-0.815586841075566780,	-0.815557908321587030,	-0.815528973528712230,	
+-0.815500036697015210,	-0.815471097826568130,	-0.815442156917443370,	-0.815413213969712890,	-0.815384268983449730,	-0.815355321958725730,	-0.815326372895613600,	-0.815297421794185180,	
+-0.815268468654513520,	-0.815239513476670560,	-0.815210556260728910,	-0.815181597006760630,	-0.815152635714838650,	-0.815123672385035030,	-0.815094707017421930,	-0.815065739612072400,	
+-0.815036770169058510,	-0.815007798688452630,	-0.814978825170327050,	-0.814949849614754700,	-0.814920872021807630,	-0.814891892391558350,	-0.814862910724079240,	-0.814833927019443020,	
+-0.814804941277721960,	-0.814775953498988570,	-0.814746963683315120,	-0.814717971830774430,	-0.814688977941438800,	-0.814659982015380810,	-0.814630984052672540,	-0.814601984053387020,	
+-0.814572982017596650,	-0.814543977945373480,	-0.814514971836790670,	-0.814485963691920390,	-0.814456953510835250,	-0.814427941293607520,	-0.814398927040310030,	-0.814369910751015390,	
+-0.814340892425795880,	-0.814311872064723890,	-0.814282849667872570,	-0.814253825235313980,	-0.814224798767120950,	-0.814195770263365540,	-0.814166739724121010,	-0.814137707149459660,	
+-0.814108672539454070,	-0.814079635894176530,	-0.814050597213700100,	-0.814021556498097270,	-0.813992513747440190,	-0.813963468961802160,	-0.813934422141255440,	-0.813905373285872650,	
+-0.813876322395726160,	-0.813847269470889150,	-0.813818214511433880,	-0.813789157517433190,	-0.813760098488959360,	-0.813731037426085440,	-0.813701974328884030,	-0.813672909197427520,	
+-0.813643842031788630,	-0.813614772832040420,	-0.813585701598255160,	-0.813556628330505680,	-0.813527553028864370,	-0.813498475693404500,	-0.813469396324198350,	-0.813440314921318740,	
+-0.813411231484838180,	-0.813382146014829720,	-0.813353058511365860,	-0.813323968974519080,	-0.813294877404362680,	-0.813265783800969140,	-0.813236688164411080,	-0.813207590494761100,	
+-0.813178490792092370,	-0.813149389056477380,	-0.813120285287988960,	-0.813091179486699510,	-0.813062071652682410,	-0.813032961786010140,	-0.813003849886755450,	-0.812974735954990920,	
+-0.812945619990789740,	-0.812916501994224490,	-0.812887381965368140,	-0.812858259904292950,	-0.812829135811072410,	-0.812800009685778920,	-0.812770881528485310,	-0.812741751339264630,	
+-0.812712619118189710,	-0.812683484865333150,	-0.812654348580767570,	-0.812625210264566470,	-0.812596069916802330,	-0.812566927537548000,	-0.812537783126876080,	-0.812508636684859950,	
+-0.812479488211572340,	-0.812450337707085860,	-0.812421185171473330,	-0.812392030604808140,	-0.812362874007162890,	-0.812333715378610320,	-0.812304554719223360,	-0.812275392029075170,	
+-0.812246227308238590,	-0.812217060556786110,	-0.812187891774791230,	-0.812158720962326660,	-0.812129548119465250,	-0.812100373246279710,	-0.812071196342843530,	-0.812042017409229320,	
+-0.812012836445510140,	-0.811983653451758600,	-0.811954468428048080,	-0.811925281374451520,	-0.811896092291041650,	-0.811866901177891400,	-0.811837708035074050,	-0.811808512862662530,	
+-0.811779315660729580,	-0.811750116429348250,	-0.811720915168591790,	-0.811691711878533060,	-0.811662506559245100,	-0.811633299210800520,	-0.811604089833273030,	-0.811574878426735260,	
+-0.811545664991260130,	-0.811516449526921040,	-0.811487232033790810,	-0.811458012511942490,	-0.811428790961448930,	-0.811399567382383610,	-0.811370341774819370,	-0.811341114138829260,	
+-0.811311884474486210,	-0.811282652781863620,	-0.811253419061034430,	-0.811224183312071580,	-0.811194945535048120,	-0.811165705730037550,	-0.811136463897112690,	-0.811107220036346720,	
+-0.811077974147812460,	-0.811048726231583420,	-0.811019476287732630,	-0.810990224316332940,	-0.810960970317457840,	-0.810931714291180380,	-0.810902456237573620,	-0.810873196156710500,	
+-0.810843934048664620,	-0.810814669913508810,	-0.810785403751316470,	-0.810756135562160310,	-0.810726865346114050,	-0.810697593103250620,	-0.810668318833643210,	-0.810639042537364850,	
+-0.810609764214488940,	-0.810580483865088740,	-0.810551201489237320,	-0.810521917087007710,	-0.810492630658473430,	-0.810463342203707750,	-0.810434051722783270,	-0.810404759215774040,	
+-0.810375464682752900,	-0.810346168123793010,	-0.810316869538967530,	-0.810287568928350080,	-0.810258266292013700,	-0.810228961630031770,	-0.810199654942477030,	-0.810170346229423520,	
+-0.810141035490944070,	-0.810111722727112180,	-0.810082407938000570,	-0.810053091123683180,	-0.810023772284233170,	-0.809994451419723700,	-0.809965128530227840,	-0.809935803615819410,	
+-0.809906476676571450,	-0.809877147712557030,	-0.809847816723849980,	-0.809818483710523450,	-0.809789148672650730,	-0.809759811610304860,	-0.809730472523559670,	-0.809701131412488340,	
+-0.809671788277164240,	-0.809642443117660320,	-0.809613095934050620,	-0.809583746726408090,	-0.809554395494806230,	-0.809525042239318090,	-0.809495686960017720,	-0.809466329656978070,	
+-0.809436970330272510,	-0.809407608979974440,	-0.809378245606157450,	-0.809348880208894950,	-0.809319512788260200,	-0.809290143344326360,	-0.809260771877167500,	-0.809231398386856650,	
+-0.809202022873467100,	-0.809172645337072780,	-0.809143265777746760,	-0.809113884195562630,	-0.809084500590593560,	-0.809055114962913490,	-0.809025727312595590,	-0.808996337639713350,	
+-0.808966945944340040,	-0.808937552226549620,	-0.808908156486415340,	-0.808878758724010720,	-0.808849358939408790,	-0.808819957132683840,	-0.808790553303909030,	-0.808761147453157750,	
+-0.808731739580503370,	-0.808702329686019850,	-0.808672917769780560,	-0.808643503831858680,	-0.808614087872328360,	-0.808584669891262760,	-0.808555249888735620,	-0.808525827864819970,	
+-0.808496403819589980,	-0.808466977753119040,	-0.808437549665480650,	-0.808408119556748180,	-0.808378687426995590,	-0.808349253276296360,	-0.808319817104723890,	-0.808290378912351670,	
+-0.808260938699253860,	-0.808231496465503520,	-0.808202052211174580,	-0.808172605936340220,	-0.808143157641074580,	-0.808113707325451070,	-0.808084254989542950,	-0.808054800633424500,	
+-0.808025344257169100,	-0.807995885860850360,	-0.807966425444541560,	-0.807936963008316970,	-0.807907498552249970,	-0.807878032076414290,	-0.807848563580883190,	-0.807819093065731080,	
+-0.807789620531031090,	-0.807760145976857080,	-0.807730669403282530,	-0.807701190810381500,	-0.807671710198227480,	-0.807642227566894190,	-0.807612742916455020,	-0.807583256246984350,	
+-0.807553767558555460,	-0.807524276851242170,	-0.807494784125117990,	-0.807465289380257080,	-0.807435792616732930,	-0.807406293834619040,	-0.807376793033989680,	-0.807347290214918360,	
+-0.807317785377478780,	-0.807288278521744560,	-0.807258769647789750,	-0.807229258755688180,	-0.807199745845513350,	-0.807170230917338970,	-0.807140713971239210,	-0.807111195007287670,	
+-0.807081674025558190,	-0.807052151026124260,	-0.807022626009060160,	-0.806993098974439490,	-0.806963569922336200,	-0.806934038852823550,	-0.806904505765976170,	-0.806874970661867530,	
+-0.806845433540571140,	-0.806815894402161500,	-0.806786353246712110,	-0.806756810074296780,	-0.806727264884989250,	-0.806697717678863780,	-0.806668168455993980,	-0.806638617216453800,	
+-0.806609063960316730,	-0.806579508687657380,	-0.806549951398549240,	-0.806520392093066140,	-0.806490830771281920,	-0.806461267433270850,	-0.806431702079106530,	-0.806402134708863020,	
+-0.806372565322613920,	-0.806342993920433630,	-0.806313420502395850,	-0.806283845068574310,	-0.806254267619043400,	-0.806224688153876820,	-0.806195106673148420,	-0.806165523176932130,	
+-0.806135937665302230,	-0.806106350138332540,	-0.806076760596096900,	-0.806047169038669130,	-0.806017575466123740,	-0.805987979878534320,	-0.805958382275975050,	-0.805928782658519530,	
+-0.805899181026242360,	-0.805869577379217160,	-0.805839971717517980,	-0.805810364041218750,	-0.805780754350393760,	-0.805751142645116940,	-0.805721528925462000,	-0.805691913191503460,	
+-0.805662295443315140,	-0.805632675680971080,	-0.805603053904545120,	-0.805573430114111750,	-0.805543804309744820,	-0.805514176491518350,	-0.805484546659506200,	-0.805454914813782950,	
+-0.805425280954422340,	-0.805395645081498630,	-0.805366007195085550,	-0.805336367295257590,	-0.805306725382088810,	-0.805277081455653240,	-0.805247435516024730,	-0.805217787563277780,	
+-0.805188137597486420,	-0.805158485618724720,	-0.805128831627066500,	-0.805099175622586480,	-0.805069517605358610,	-0.805039857575456600,	-0.805010195532955160,	-0.804980531477928360,	
+-0.804950865410450130,	-0.804921197330594530,	-0.804891527238436160,	-0.804861855134048950,	-0.804832181017507200,	-0.804802504888884720,	-0.804772826748256230,	-0.804743146595695570,	
+-0.804713464431277110,	-0.804683780255074810,	-0.804654094067163150,	-0.804624405867616410,	-0.804594715656508640,	-0.804565023433913670,	-0.804535329199906560,	-0.804505632954561120,	
+-0.804475934697951310,	-0.804446234430151840,	-0.804416532151236870,	-0.804386827861280570,	-0.804357121560356880,	-0.804327413248540730,	-0.804297702925905970,	-0.804267990592527070,	
+-0.804238276248477880,	-0.804208559893833220,	-0.804178841528667140,	-0.804149121153054040,	-0.804119398767067730,	-0.804089674370783380,	-0.804059947964274710,	-0.804030219547616220,	
+-0.804000489120881840,	-0.803970756684146640,	-0.803941022237484430,	-0.803911285780969490,	-0.803881547314676540,	-0.803851806838679740,	-0.803822064353053370,	-0.803792319857871700,	
+-0.803762573353209440,	-0.803732824839140660,	-0.803703074315739950,	-0.803673321783081150,	-0.803643567241239420,	-0.803613810690288810,	-0.803584052130303590,	-0.803554291561357940,	
+-0.803524528983526890,	-0.803494764396884500,	-0.803464997801505270,	-0.803435229197463130,	-0.803405458584833370,	-0.803375685963689800,	-0.803345911334107150,	-0.803316134696159370,	
+-0.803286356049921490,	-0.803256575395467800,	-0.803226792732872340,	-0.803197008062210170,	-0.803167221383555560,	-0.803137432696982790,	-0.803107642002566240,	-0.803077849300380840,	
+-0.803048054590500770,	-0.803018257873000630,	-0.802988459147954580,	-0.802958658415437570,	-0.802928855675524080,	-0.802899050928288280,	-0.802869244173804670,	-0.802839435412148190,	
+-0.802809624643393120,	-0.802779811867614050,	-0.802749997084885040,	-0.802720180295281470,	-0.802690361498877400,	-0.802660540695747100,	-0.802630717885965740,	-0.802600893069607580,	
+-0.802571066246747230,	-0.802541237417458860,	-0.802511406581817740,	-0.802481573739898150,	-0.802451738891774570,	-0.802421902037521280,	-0.802392063177213680,	-0.802362222310925800,	
+-0.802332379438732370,	-0.802302534560707770,	-0.802272687676927050,	-0.802242838787464720,	-0.802212987892395150,	-0.802183134991792950,	-0.802153280085733170,	-0.802123423174290200,	
+-0.802093564257538310,	-0.802063703335552880,	-0.802033840408408080,	-0.802003975476178740,	-0.801974108538939250,	-0.801944239596764640,	-0.801914368649729540,	-0.801884495697908540,	
+-0.801854620741375920,	-0.801824743780207070,	-0.801794864814476370,	-0.801764983844258540,	-0.801735100869627960,	-0.801705215890659790,	-0.801675328907428650,	-0.801645439920009250,	
+-0.801615548928475970,	-0.801585655932903980,	-0.801555760933368000,	-0.801525863929942290,	-0.801495964922702140,	-0.801466063911722150,	-0.801436160897076920,	-0.801406255878841070,	
+-0.801376348857089860,	-0.801346439831897790,	-0.801316528803339480,	-0.801286615771489740,	-0.801256700736423740,	-0.801226783698215870,	-0.801196864656941070,	-0.801166943612673930,	
+-0.801137020565489630,	-0.801107095515462770,	-0.801077168462668190,	-0.801047239407180480,	-0.801017308349074810,	-0.800987375288426010,	-0.800957440225308680,	-0.800927503159797440,	
+-0.800897564091967880,	-0.800867623021894290,	-0.800837679949651380,	-0.800807734875314540,	-0.800777787798958360,	-0.800747838720657690,	-0.800717887640487240,	-0.800687934558522270,	
+-0.800657979474837520,	-0.800628022389507700,	-0.800598063302607740,	-0.800568102214212820,	-0.800538139124397530,	-0.800508174033236930,	-0.800478206940805740,	-0.800448237847179220,	
+-0.800418266752432110,	-0.800388293656639330,	-0.800358318559875600,	-0.800328341462216320,	-0.800298362363736190,	-0.800268381264509830,	-0.800238398164612840,	-0.800208413064119830,	
+-0.800178425963105840,	-0.800148436861645500,	-0.800118445759814280,	-0.800088452657686910,	-0.800058457555338550,	-0.800028460452843700,	-0.799998461350277970,	-0.799968460247716060,	
+-0.799938457145233040,	-0.799908452042903620,	-0.799878444940803290,	-0.799848435839006890,	-0.799818424737589350,	-0.799788411636625510,	-0.799758396536190960,	-0.799728379436360330,	
+-0.799698360337208540,	-0.799668339238811090,	-0.799638316141242810,	-0.799608291044578760,	-0.799578263948893750,	-0.799548234854263300,	-0.799518203760762210,	-0.799488170668465670,	
+-0.799458135577448380,	-0.799428098487786070,	-0.799398059399553550,	-0.799368018312825780,	-0.799337975227677800,	-0.799307930144185110,	-0.799277883062422530,	-0.799247833982465350,	
+-0.799217782904388270,	-0.799187729828267020,	-0.799157674754176430,	-0.799127617682191650,	-0.799097558612387520,	-0.799067497544839860,	-0.799037434479623390,	-0.799007369416813050,	
+-0.798977302356484560,	-0.798947233298712870,	-0.798917162243573010,	-0.798887089191140040,	-0.798857014141489570,	-0.798826937094696650,	-0.798796858050836330,	-0.798766777009983550,	
+-0.798736693972214250,	-0.798706608937603040,	-0.798676521906225400,	-0.798646432878156180,	-0.798616341853471080,	-0.798586248832245270,	-0.798556153814553690,	-0.798526056800471510,	
+-0.798495957790074540,	-0.798465856783437510,	-0.798435753780635690,	-0.798405648781744800,	-0.798375541786839670,	-0.798345432795995680,	-0.798315321809287880,	-0.798285208826792100,	
+-0.798255093848583290,	-0.798224976874736700,	-0.798194857905327400,	-0.798164736940431220,	-0.798134613980123200,	-0.798104489024478610,	-0.798074362073572630,	-0.798044233127480960,	
+-0.798014102186278660,	-0.797983969250041230,	-0.797953834318843480,	-0.797923697392761480,	-0.797893558471870160,	-0.797863417556244790,	-0.797833274645961100,	-0.797803129741094240,	
+-0.797772982841719490,	-0.797742833947912010,	-0.797712683059747850,	-0.797682530177301840,	-0.797652375300649590,	-0.797622218429866030,	-0.797592059565027320,	-0.797561898706208420,	
+-0.797531735853484690,	-0.797501571006931420,	-0.797471404166624540,	-0.797441235332639110,	-0.797411064505050620,	-0.797380891683934110,	-0.797350716869365650,	-0.797320540061420500,	
+-0.797290361260173610,	-0.797260180465701240,	-0.797229997678078340,	-0.797199812897380400,	-0.797169626123682700,	-0.797139437357061160,	-0.797109246597591080,	-0.797079053845347830,	
+-0.797048859100406790,	-0.797018662362843800,	-0.796988463632734120,	-0.796958262910153260,	-0.796928060195176590,	-0.796897855487879950,	-0.796867648788338710,	-0.796837440096628380,	
+-0.796807229412824110,	-0.796777016737002080,	-0.796746802069237430,	-0.796716585409605880,	-0.796686366758182610,	-0.796656146115043650,	-0.796625923480264290,	-0.796595698853919900,	
+-0.796565472236086420,	-0.796535243626839360,	-0.796505013026254200,	-0.796474780434406230,	-0.796444545851371590,	-0.796414309277225560,	-0.796384070712043760,	-0.796353830155901440,	
+-0.796323587608874890,	-0.796293343071039380,	-0.796263096542470520,	-0.796232848023243680,	-0.796202597513434920,	-0.796172345013119730,	-0.796142090522373610,	-0.796111834041271950,	
+-0.796081575569891120,	-0.796051315108306290,	-0.796021052656592840,	-0.795990788214827050,	-0.795960521783084410,	-0.795930253361440300,	-0.795899982949970440,	-0.795869710548750780,	
+-0.795839436157856910,	-0.795809159777364330,	-0.795778881407348760,	-0.795748601047886140,	-0.795718318699051960,	-0.795688034360922170,	-0.795657748033571920,	-0.795627459717077600,	
+-0.795597169411514590,	-0.795566877116958620,	-0.795536582833485270,	-0.795506286561170730,	-0.795475988300090360,	-0.795445688050319900,	-0.795415385811935380,	-0.795385081585012530,	
+-0.795354775369626840,	-0.795324467165854030,	-0.795294156973770260,	-0.795263844793451140,	-0.795233530624972370,	-0.795203214468409470,	-0.795172896323838920,	-0.795142576191335990,	
+-0.795112254070976740,	-0.795081929962836550,	-0.795051603866991810,	-0.795021275783518000,	-0.794990945712491070,	-0.794960613653986510,	-0.794930279608080600,	-0.794899943574849050,	
+-0.794869605554367700,	-0.794839265546712030,	-0.794808923551958420,	-0.794778579570182500,	-0.794748233601459960,	-0.794717885645866980,	-0.794687535703479390,	-0.794657183774372890,	
+-0.794626829858623210,	-0.794596473956306730,	-0.794566116067499050,	-0.794535756192276010,	-0.794505394330713320,	-0.794475030482887480,	-0.794444664648874090,	-0.794414296828748980,	
+-0.794383927022587870,	-0.794353555230467250,	-0.794323181452462720,	-0.794292805688650240,	-0.794262427939105400,	-0.794232048203904810,	-0.794201666483124180,	-0.794171282776839020,	
+-0.794140897085125920,	-0.794110509408060610,	-0.794080119745719020,	-0.794049728098176870,	-0.794019334465510650,	-0.793988938847796090,	-0.793958541245109230,	-0.793928141657525790,	
+-0.793897740085122150,	-0.793867336527974250,	-0.793836930986157930,	-0.793806523459749000,	-0.793776113948824080,	-0.793745702453458880,	-0.793715288973729450,	-0.793684873509711510,	
+-0.793654456061481660,	-0.793624036629115630,	-0.793593615212689230,	-0.793563191812279190,	-0.793532766427961000,	-0.793502339059811050,	-0.793471909707904820,	-0.793441478372319150,	
+-0.793411045053129870,	-0.793380609750412910,	-0.793350172464244110,	-0.793319733194700280,	-0.793289291941856930,	-0.793258848705790550,	-0.793228403486576640,	-0.793197956284292020,	
+-0.793167507099012510,	-0.793137055930814290,	-0.793106602779773180,	-0.793076147645965680,	-0.793045690529467940,	-0.793015231430355680,	-0.792984770348705630,	-0.792954307284593600,	
+-0.792923842238095870,	-0.792893375209288150,	-0.792862906198247400,	-0.792832435205049310,	-0.792801962229770170,	-0.792771487272485810,	-0.792741010333272930,	-0.792710531412207600,	
+-0.792680050509366070,	-0.792649567624823970,	-0.792619082758658330,	-0.792588595910944880,	-0.792558107081760000,	-0.792527616271179620,	-0.792497123479280360,	-0.792466628706138380,	
+-0.792436131951829830,	-0.792405633216430650,	-0.792375132500017680,	-0.792344629802666840,	-0.792314125124454200,	-0.792283618465456470,	-0.792253109825749700,	-0.792222599205410160,	
+-0.792192086604513900,	-0.792161572023137640,	-0.792131055461357540,	-0.792100536919249750,	-0.792070016396890340,	-0.792039493894356130,	-0.792008969411723160,	-0.791978442949067830,	
+-0.791947914506466180,	-0.791917384083994920,	-0.791886851681730230,	-0.791856317299748370,	-0.791825780938125500,	-0.791795242596938450,	-0.791764702276263280,	-0.791734159976176020,	
+-0.791703615696753740,	-0.791673069438072360,	-0.791642521200208280,	-0.791611970983237660,	-0.791581418787237420,	-0.791550864612283630,	-0.791520308458452670,	-0.791489750325820580,	
+-0.791459190214464540,	-0.791428628124460350,	-0.791398064055884750,	-0.791367498008813560,	-0.791336929983324060,	-0.791306359979492170,	-0.791275787997394290,	-0.791245214037106790,	
+-0.791214638098706510,	-0.791184060182269610,	-0.791153480287872250,	-0.791122898415591580,	-0.791092314565503550,	-0.791061728737684770,	-0.791031140932211390,	-0.791000551149160460,	
+-0.790969959388608030,	-0.790939365650630830,	-0.790908769935305010,	-0.790878172242707400,	-0.790847572572914380,	-0.790816970926002450,	-0.790786367302047880,	-0.790755761701127600,	
+-0.790725154123317900,	-0.790694544568695370,	-0.790663933037336180,	-0.790633319529317370,	-0.790602704044715330,	-0.790572086583606560,	-0.790541467146067210,	-0.790510845732174560,	
+-0.790480222342004660,	-0.790449596975634110,	-0.790418969633139730,	-0.790388340314597930,	-0.790357709020085290,	-0.790327075749678090,	-0.790296440503453490,	-0.790265803281487880,	
+-0.790235164083857630,	-0.790204522910639250,	-0.790173879761909780,	-0.790143234637745720,	-0.790112587538223550,	-0.790081938463419560,	-0.790051287413411020,	-0.790020634388274300,	
+-0.789989979388086020,	-0.789959322412922440,	-0.789928663462860840,	-0.789898002537977590,	-0.789867339638349100,	-0.789836674764052500,	-0.789806007915164310,	-0.789775339091761010,	
+-0.789744668293919090,	-0.789713995521715730,	-0.789683320775227400,	-0.789652644054530840,	-0.789621965359702300,	-0.789591284690819300,	-0.789560602047957970,	-0.789529917431195050,	
+-0.789499230840607140,	-0.789468542276271500,	-0.789437851738264420,	-0.789407159226662710,	-0.789376464741542880,	-0.789345768282982090,	-0.789315069851056930,	-0.789284369445843790,	
+-0.789253667067420060,	-0.789222962715862120,	-0.789192256391246790,	-0.789161548093650470,	-0.789130837823150630,	-0.789100125579823670,	-0.789069411363746420,	-0.789038695174995360,	
+-0.789007977013647780,	-0.788977256879780380,	-0.788946534773469770,	-0.788915810694792550,	-0.788885084643826010,	-0.788854356620646850,	-0.788823626625331790,	-0.788792894657957430,	
+-0.788762160718600950,	-0.788731424807339150,	-0.788700686924248550,	-0.788669947069406520,	-0.788639205242889660,	-0.788608461444774700,	-0.788577715675138350,	-0.788546967934057990,	
+-0.788516218221610110,	-0.788485466537871770,	-0.788454712882919460,	-0.788423957256830680,	-0.788393199659682020,	-0.788362440091550320,	-0.788331678552512290,	-0.788300915042645320,	
+-0.788270149562026010,	-0.788239382110731410,	-0.788208612688838020,	-0.788177841296423430,	-0.788147067933564150,	-0.788116292600337220,	-0.788085515296819360,	-0.788054736023087950,	
+-0.788023954779219720,	-0.787993171565291250,	-0.787962386381380160,	-0.787931599227563170,	-0.787900810103917100,	-0.787870019010518790,	-0.787839225947445710,	-0.787808430914774480,	
+-0.787777633912582260,	-0.787746834940945660,	-0.787716033999942280,	-0.787685231089648720,	-0.787654426210142140,	-0.787623619361499160,	-0.787592810543797480,	-0.787561999757113830,	
+-0.787531187001525020,	-0.787500372277108120,	-0.787469555583940490,	-0.787438736922098980,	-0.787407916291660400,	-0.787377093692702260,	-0.787346269125301370,	-0.787315442589534790,	
+-0.787284614085479340,	-0.787253783613212740,	-0.787222951172811490,	-0.787192116764353080,	-0.787161280387914000,	-0.787130442043571970,	-0.787099601731403810,	-0.787068759451486690,	
+-0.787037915203897430,	-0.787007068988713530,	-0.786976220806012150,	-0.786945370655870110,	-0.786914518538364360,	-0.786883664453572610,	-0.786852808401571680,	-0.786821950382438520,	
+-0.786791090396250610,	-0.786760228443085130,	-0.786729364523019000,	-0.786698498636129170,	-0.786667630782493470,	-0.786636760962188600,	-0.786605889175291840,	-0.786575015421880130,	
+-0.786544139702031080,	-0.786513262015821720,	-0.786482382363329240,	-0.786451500744630550,	-0.786420617159803270,	-0.786389731608924560,	-0.786358844092071460,	-0.786327954609321030,	
+-0.786297063160750880,	-0.786266169746438150,	-0.786235274366460010,	-0.786204377020893410,	-0.786173477709816050,	-0.786142576433305100,	-0.786111673191437380,	-0.786080767984290830,	
+-0.786049860811942280,	-0.786018951674469110,	-0.785988040571948270,	-0.785957127504457560,	-0.785926212472074170,	-0.785895295474875130,	-0.785864376512937610,	-0.785833455586339440,	
+-0.785802532695157650,	-0.785771607839469420,	-0.785740681019352020,	-0.785709752234883150,	-0.785678821486139880,	-0.785647888773199580,	-0.785616954096139190,	-0.785586017455036870,	
+-0.785555078849969330,	-0.785524138281013970,	-0.785493195748248390,	-0.785462251251749950,	-0.785431304791595840,	-0.785400356367863210,	-0.785369405980629880,	-0.785338453629973120,	
+-0.785307499315970210,	-0.785276543038698200,	-0.785245584798235250,	-0.785214624594658180,	-0.785183662428044720,	-0.785152698298471670,	-0.785121732206017220,	-0.785090764150758510,	
+-0.785059794132772830,	-0.785028822152137320,	-0.784997848208930150,	-0.784966872303228260,	-0.784935894435108920,	-0.784904914604650170,	-0.784873932811929190,	-0.784842949057023230,	
+-0.784811963340009690,	-0.784780975660966610,	-0.784749986019970920,	-0.784718994417100360,	-0.784688000852432070,	-0.784657005326043990,	-0.784626007838013400,	-0.784595008388417890,	
+-0.784564006977334530,	-0.784533003604841350,	-0.784501998271015740,	-0.784470990975935090,	-0.784439981719676770,	-0.784408970502318610,	-0.784377957323938220,	-0.784346942184612760,	
+-0.784315925084419830,	-0.784284906023437260,	-0.784253885001742420,	-0.784222862019412600,	-0.784191837076525950,	-0.784160810173159750,	-0.784129781309391370,	-0.784098750485298420,	
+-0.784067717700958730,	-0.784036682956449900,	-0.784005646251849210,	-0.783974607587234250,	-0.783943566962682970,	-0.783912524378272750,	-0.783881479834081300,	-0.783850433330185890,	
+-0.783819384866664580,	-0.783788334443594860,	-0.783757282061054330,	-0.783726227719120260,	-0.783695171417870930,	-0.783664113157383600,	-0.783633052937735890,	-0.783601990759005720,	
+-0.783570926621270480,	-0.783539860524608000,	-0.783508792469095660,	-0.783477722454811510,	-0.783446650481833150,	-0.783415576550238080,	-0.783384500660103790,	-0.783353422811508660,	
+-0.783322343004529850,	-0.783291261239245200,	-0.783260177515732070,	-0.783229091834068860,	-0.783198004194332940,	-0.783166914596601930,	-0.783135823040953420,	-0.783104729527465570,	
+-0.783073634056215990,	-0.783042536627281960,	-0.783011437240741850,	-0.782980335896673150,	-0.782949232595153700,	-0.782918127336260870,	-0.782887020120072940,	-0.782855910946667510,	
+-0.782824799816122300,	-0.782793686728514790,	-0.782762571683923270,	-0.782731454682425440,	-0.782700335724098920,	-0.782669214809021300,	-0.782638091937270960,	-0.782606967108925300,	
+-0.782575840324062360,	-0.782544711582759400,	-0.782513580885095040,	-0.782482448231146650,	-0.782451313620991850,	-0.782420177054709120,	-0.782389038532375960,	-0.782357898054070080,	
+-0.782326755619869310,	-0.782295611229851810,	-0.782264464884095400,	-0.782233316582677810,	-0.782202166325676520,	-0.782171014113170250,	-0.782139859945236380,	-0.782108703821952860,	
+-0.782077545743397270,	-0.782046385709648130,	-0.782015223720783030,	-0.781984059776879900,	-0.781952893878016250,	-0.781921726024270790,	-0.781890556215720900,	-0.781859384452444630,	
+-0.781828210734519690,	-0.781797035062024470,	-0.781765857435036570,	-0.781734677853633820,	-0.781703496317894710,	-0.781672312827896840,	-0.781641127383718160,	-0.781609939985436370,	
+-0.781578750633129980,	-0.781547559326876810,	-0.781516366066754680,	-0.781485170852841300,	-0.781453973685215300,	-0.781422774563954480,	-0.781391573489136570,	-0.781360370460839610,	
+-0.781329165479141880,	-0.781297958544121320,	-0.781266749655855740,	-0.781235538814423090,	-0.781204326019901860,	-0.781173111272369880,	-0.781141894571904750,	-0.781110675918585180,	
+-0.781079455312488900,	-0.781048232753694060,	-0.781017008242278380,	-0.780985781778320340,	-0.780954553361897900,	-0.780923322993089090,	-0.780892090671971740,	-0.780860856398624350,	
+-0.780829620173124850,	-0.780798381995551290,	-0.780767141865981510,	-0.780735899784494200,	-0.780704655751167100,	-0.780673409766078350,	-0.780642161829305790,	-0.780610911940928130,	
+-0.780579660101023200,	-0.780548406309668820,	-0.780517150566943710,	-0.780485892872925690,	-0.780454633227692930,	-0.780423371631323360,	-0.780392108083895700,	-0.780360842585487660,	
+-0.780329575136177510,	-0.780298305736043200,	-0.780267034385163430,	-0.780235761083616030,	-0.780204485831479280,	-0.780173208628830990,	-0.780141929475749900,	-0.780110648372314030,	
+-0.780079365318601560,	-0.780048080314690420,	-0.780016793360659320,	-0.779985504456586210,	-0.779954213602549460,	-0.779922920798626800,	-0.779891626044897150,	-0.779860329341438340,	
+-0.779829030688328540,	-0.779797730085646460,	-0.779766427533469920,	-0.779735123031877420,	-0.779703816580946780,	-0.779672508180756950,	-0.779641197831385860,	-0.779609885532911660,	
+-0.779578571285412520,	-0.779547255088967270,	-0.779515936943653840,	-0.779484616849550620,	-0.779453294806735530,	-0.779421970815287410,	-0.779390644875284530,	-0.779359316986804940,	
+-0.779327987149926790,	-0.779296655364728920,	-0.779265321631289480,	-0.779233985949686400,	-0.779202648319998640,	-0.779171308742304340,	-0.779139967216681660,	-0.779108623743208880,	
+-0.779077278321964720,	-0.779045930953027430,	-0.779014581636475300,	-0.778983230372386480,	-0.778951877160839800,	-0.778920522001913420,	-0.778889164895685830,	-0.778857805842234960,	
+-0.778826444841639880,	-0.778795081893978610,	-0.778763716999329780,	-0.778732350157771310,	-0.778700981369382150,	-0.778669610634240670,	-0.778638237952424930,	-0.778606863324013740,	
+-0.778575486749085390,	-0.778544108227718470,	-0.778512727759990810,	-0.778481345345981790,	-0.778449960985769240,	-0.778418574679431870,	-0.778387186427047850,	-0.778355796228696000,	
+-0.778324404084454800,	-0.778293009994402540,	-0.778261613958617480,	-0.778230215977178560,	-0.778198816050164280,	-0.778167414177652890,	-0.778136010359722570,	-0.778104604596452700,	
+-0.778073196887921200,	-0.778041787234206470,	-0.778010375635387440,	-0.777978962091542600,	-0.777947546602750340,	-0.777916129169088920,	-0.777884709790637400,	-0.777853288467474150,	
+-0.777821865199677660,	-0.777790439987326330,	-0.777759012830499090,	-0.777727583729274310,	-0.777696152683730600,	-0.777664719693946240,	-0.777633284760000270,	-0.777601847881971180,	
+-0.777570409059937460,	-0.777538968293977390,	-0.777507525584170240,	-0.777476080930594280,	-0.777444634333328110,	-0.777413185792450000,	-0.777381735308039220,	-0.777350282880174160,	
+-0.777318828508933190,	-0.777287372194395250,	-0.777255913936638950,	-0.777224453735742890,	-0.777192991591785450,	-0.777161527504845790,	-0.777130061475002300,	-0.777098593502333570,	
+-0.777067123586918210,	-0.777035651728835260,	-0.777004177928163120,	-0.776972702184980710,	-0.776941224499366090,	-0.776909744871398740,	-0.776878263301157060,	-0.776846779788719740,	
+-0.776815294334165190,	-0.776783806937572650,	-0.776752317599020530,	-0.776720826318587410,	-0.776689333096352460,	-0.776657837932394290,	-0.776626340826791380,	-0.776594841779622460,	
+-0.776563340790966670,	-0.776531837860902520,	-0.776500332989508710,	-0.776468826176863970,	-0.776437317423047220,	-0.776405806728137300,	-0.776374294092212920,	-0.776342779515352470,	
+-0.776311262997635310,	-0.776279744539140060,	-0.776248224139945320,	-0.776216701800129920,	-0.776185177519772900,	-0.776153651298952970,	-0.776122123137748640,	-0.776090593036239400,	
+-0.776059060994503500,	-0.776027527012620010,	-0.775995991090667530,	-0.775964453228725200,	-0.775932913426871760,	-0.775901371685186140,	-0.775869828003746710,	-0.775838282382632970,	
+-0.775806734821923640,	-0.775775185321697420,	-0.775743633882032930,	-0.775712080503009660,	-0.775680525184706200,	-0.775648967927201390,	-0.775617408730573940,	-0.775585847594903120,	
+-0.775554284520267870,	-0.775522719506746780,	-0.775491152554418580,	-0.775459583663362870,	-0.775428012833658140,	-0.775396440065383220,	-0.775364865358617370,	-0.775333288713439320,	
+-0.775301710129928210,	-0.775270129608162440,	-0.775238547148221600,	-0.775206962750184410,	-0.775175376414129810,	-0.775143788140136510,	-0.775112197928284010,	-0.775080605778651010,	
+-0.775049011691316570,	-0.775017415666359180,	-0.774985817703858660,	-0.774954217803893510,	-0.774922615966542880,	-0.774891012191885390,	-0.774859406480000620,	-0.774827798830967420,	
+-0.774796189244864380,	-0.774764577721771210,	-0.774732964261766520,	-0.774701348864929470,	-0.774669731531338780,	-0.774638112261073930,	-0.774606491054213860,	-0.774574867910837630,	
+-0.774543242831023940,	-0.774511615814852390,	-0.774479986862401710,	-0.774448355973751170,	-0.774416723148979470,	-0.774385088388166220,	-0.774353451691390250,	-0.774321813058730600,	
+-0.774290172490266220,	-0.774258529986076690,	-0.774226885546240750,	-0.774195239170837320,	-0.774163590859946240,	-0.774131940613645990,	-0.774100288432015950,	-0.774068634315134950,	
+-0.774036978263082600,	-0.774005320275937820,	-0.773973660353779680,	-0.773941998496687210,	-0.773910334704740020,	-0.773878668978016940,	-0.773847001316597230,	-0.773815331720559610,	
+-0.773783660189984120,	-0.773751986724949380,	-0.773720311325534650,	-0.773688633991818970,	-0.773656954723881850,	-0.773625273521802440,	-0.773593590385659560,	-0.773561905315532930,	
+-0.773530218311501590,	-0.773498529373644720,	-0.773466838502041230,	-0.773435145696770850,	-0.773403450957912630,	-0.773371754285545940,	-0.773340055679749390,	-0.773308355140603030,	
+-0.773276652668185790,	-0.773244948262577060,	-0.773213241923855540,	-0.773181533652101180,	-0.773149823447393030,	-0.773118111309810230,	-0.773086397239431950,	-0.773054681236338030,	
+-0.773022963300607380,	-0.772991243432319170,	-0.772959521631552680,	-0.772927797898387730,	-0.772896072232903240,	-0.772864344635178280,	-0.772832615105292660,	-0.772800883643325550,	
+-0.772769150249356330,	-0.772737414923463820,	-0.772705677665728170,	-0.772673938476228230,	-0.772642197355043470,	-0.772610454302252950,	-0.772578709317936600,	-0.772546962402173460,	
+-0.772515213555042930,	-0.772483462776624050,	-0.772451710066996760,	-0.772419955426240310,	-0.772388198854433880,	-0.772356440351656740,	-0.772324679917988700,	-0.772292917553508930,	
+-0.772261153258296700,	-0.772229387032431820,	-0.772197618875993470,	-0.772165848789061030,	-0.772134076771713750,	-0.772102302824031580,	-0.772070526946093570,	-0.772038749137979320,	
+-0.772006969399767870,	-0.771975187731539280,	-0.771943404133372810,	-0.771911618605347740,	-0.771879831147543330,	-0.771848041760039630,	-0.771816250442915910,	-0.771784457196251440,	
+-0.771752662020125600,	-0.771720864914618440,	-0.771689065879809010,	-0.771657264915776690,	-0.771625462022601520,	-0.771593657200362770,	-0.771561850449139720,	-0.771530041769011850,	
+-0.771498231160059110,	-0.771466418622360760,	-0.771434604155996410,	-0.771402787761045320,	-0.771370969437587430,	-0.771339149185702230,	-0.771307327005469110,	-0.771275502896967450,	
+-0.771243676860277170,	-0.771211848895477780,	-0.771180019002648760,	-0.771148187181869500,	-0.771116353433219940,	-0.771084517756779550,	-0.771052680152627850,	-0.771020840620844190,	
+-0.770988999161508650,	-0.770957155774700700,	-0.770925310460499500,	-0.770893463218985330,	-0.770861614050237560,	-0.770829762954335700,	-0.770797909931359100,	-0.770766054981388060,	
+-0.770734198104501940,	-0.770702339300780250,	-0.770670478570302460,	-0.770638615913148750,	-0.770606751329398490,	-0.770574884819131390,	-0.770543016382426730,	-0.770511146019364880,	
+-0.770479273730025120,	-0.770447399514487150,	-0.770415523372830480,	-0.770383645305135260,	-0.770351765311480970,	-0.770319883391946900,	-0.770287999546613420,	-0.770256113775559910,	
+-0.770224226078866200,	-0.770192336456611560,	-0.770160444908876470,	-0.770128551435740220,	-0.770096656037282500,	-0.770064758713582930,	-0.770032859464721780,	-0.770000958290778410,	
+-0.769969055191832670,	-0.769937150167964050,	-0.769905243219252800,	-0.769873334345778430,	-0.769841423547620750,	-0.769809510824859270,	-0.769777596177574240,	-0.769745679605845280,	
+-0.769713761109751760,	-0.769681840689374170,	-0.769649918344791910,	-0.769617994076085000,	-0.769586067883332610,	-0.769554139766615460,	-0.769522209726013040,	-0.769490277761604950,	
+-0.769458343873470900,	-0.769426408061691380,	-0.769394470326345780,	-0.769362530667513920,	-0.769330589085275520,	-0.769298645579711060,	-0.769266700150899820,	-0.769234752798921840,	
+-0.769202803523856730,	-0.769170852325784970,	-0.769138899204785950,	-0.769106944160939500,	-0.769074987194325880,	-0.769043028305024910,	-0.769011067493116210,	-0.768979104758679700,	
+-0.768947140101795660,	-0.768915173522543790,	-0.768883205021003930,	-0.768851234597255790,	-0.768819262251379860,	-0.768787287983455860,	-0.768755311793563490,	-0.768723333681782690,	
+-0.768691353648193740,	-0.768659371692876460,	-0.768627387815910780,	-0.768595402017376310,	-0.768563414297353640,	-0.768531424655922390,	-0.768499433093162600,	-0.768467439609153870,	
+-0.768435444203976910,	-0.768403446877711340,	-0.768371447630436850,	-0.768339446462234070,	-0.768307443373182570,	-0.768275438363362540,	-0.768243431432853670,	-0.768211422581736470,	
+-0.768179411810090640,	-0.768147399117996340,	-0.768115384505533290,	-0.768083367972781980,	-0.768051349519822350,	-0.768019329146734320,	-0.767987306853597620,	-0.767955282640493060,	
+-0.767923256507500150,	-0.767891228454699150,	-0.767859198482169880,	-0.767827166589992840,	-0.767795132778247850,	-0.767763097047014730,	-0.767731059396374200,	-0.767699019826405980,	
+-0.767666978337190220,	-0.767634934928806740,	-0.767602889601336270,	-0.767570842354858510,	-0.767538793189453620,	-0.767506742105201530,	-0.767474689102182860,	-0.767442634180477420,	
+-0.767410577340165490,	-0.767378518581326660,	-0.767346457904041990,	-0.767314395308391070,	-0.767282330794454290,	-0.767250264362311250,	-0.767218196012042890,	-0.767186125743729020,	
+-0.767154053557449590,	-0.767121979453285310,	-0.767089903431316110,	-0.767057825491622050,	-0.767025745634283270,	-0.766993663859380280,	-0.766961580166993230,	-0.766929494557202160,	
+-0.766897407030087130,	-0.766865317585728850,	-0.766833226224207240,	-0.766801132945602590,	-0.766769037749994830,	-0.766736940637464780,	-0.766704841608092380,	-0.766672740661957790,	
+-0.766640637799141160,	-0.766608533019723200,	-0.766576426323783870,	-0.766544317711403520,	-0.766512207182662110,	-0.766480094737640340,	-0.766447980376418480,	-0.766415864099076360,	
+-0.766383745905694800,	-0.766351625796353850,	-0.766319503771133890,	-0.766287379830114970,	-0.766255253973377790,	-0.766223126201002410,	-0.766190996513069320,	-0.766158864909658450,	
+-0.766126731390850630,	-0.766094595956726130,	-0.766062458607364990,	-0.766030319342847490,	-0.765998178163254440,	-0.765966035068666010,	-0.765933890059162460,	-0.765901743134823840,	
+-0.765869594295731200,	-0.765837443541964590,	-0.765805290873604050,	-0.765773136290730630,	-0.765740979793424260,	-0.765708821381765550,	-0.765676661055834430,	-0.765644498815711950,	
+-0.765612334661478270,	-0.765580168593213760,	-0.765548000610998480,	-0.765515830714913470,	-0.765483658905039000,	-0.765451485181455340,	-0.765419309544242640,	-0.765387131993481960,	
+-0.765354952529253450,	-0.765322771151637490,	-0.765290587860714470,	-0.765258402656565200,	-0.765226215539269840,	-0.765194026508908780,	-0.765161835565562940,	-0.765129642709312390,	
+-0.765097447940237820,	-0.765065251258419290,	-0.765033052663937950,	-0.765000852156874080,	-0.764968649737307940,	-0.764936445405319910,	-0.764904239160991150,	-0.764872031004401710,	
+-0.764839820935632190,	-0.764807608954762850,	-0.764775395061874750,	-0.764743179257048160,	-0.764710961540363670,	-0.764678741911901440,	-0.764646520371742630,	-0.764614296919967630,	
+-0.764582071556656470,	-0.764549844281890540,	-0.764517615095749890,	-0.764485383998315230,	-0.764453150989666930,	-0.764420916069885940,	-0.764388679239052630,	-0.764356440497247710,	
+-0.764324199844551360,	-0.764291957281044710,	-0.764259712806808270,	-0.764227466421922520,	-0.764195218126467850,	-0.764162967920525400,	-0.764130715804175580,	-0.764098461777498850,	
+-0.764066205840575720,	-0.764033947993487450,	-0.764001688236314200,	-0.763969426569136800,	-0.763937162992035510,	-0.763904897505091610,	-0.763872630108385580,	-0.763840360801997580,	
+-0.763808089586008990,	-0.763775816460500080,	-0.763743541425551790,	-0.763711264481244270,	-0.763678985627658790,	-0.763646704864875960,	-0.763614422192976370,	-0.763582137612040410,	
+-0.763549851122149350,	-0.763517562723383780,	-0.763485272415824200,	-0.763452980199551210,	-0.763420686074645970,	-0.763388390041189080,	-0.763356092099261250,	-0.763323792248942870,	
+-0.763291490490315310,	-0.763259186823458950,	-0.763226881248454390,	-0.763194573765382910,	-0.763162264374325110,	-0.763129953075361470,	-0.763097639868572710,	-0.763065324754040210,	
+-0.763033007731844350,	-0.763000688802065950,	-0.762968367964785620,	-0.762936045220084620,	-0.762903720568043450,	-0.762871394008743040,	-0.762839065542263770,	-0.762806735168687240,	
+-0.762774402888093840,	-0.762742068700564380,	-0.762709732606179470,	-0.762677394605020600,	-0.762645054697168150,	-0.762612712882702830,	-0.762580369161705910,	-0.762548023534258210,	
+-0.762515676000440350,	-0.762483326560333130,	-0.762450975214017830,	-0.762418621961575060,	-0.762386266803085740,	-0.762353909738630490,	-0.762321550768290670,	-0.762289189892147110,	
+-0.762256827110280530,	-0.762224462422771530,	-0.762192095829701710,	-0.762159727331151670,	-0.762127356927202240,	-0.762094984617934120,	-0.762062610403428930,	-0.762030234283767150,	
+-0.761997856259029830,	-0.761965476329297560,	-0.761933094494651850,	-0.761900710755173520,	-0.761868325110943050,	-0.761835937562042040,	-0.761803548108551110,	-0.761771156750551400,	
+-0.761738763488123530,	-0.761706368321349080,	-0.761673971250308560,	-0.761641572275083220,	-0.761609171395753680,	-0.761576768612401420,	-0.761544363925107270,	-0.761511957333952270,	
+-0.761479548839017030,	-0.761447138440383140,	-0.761414726138131550,	-0.761382311932343070,	-0.761349895823098530,	-0.761317477810479540,	-0.761285057894566800,	-0.761252636075441250,	
+-0.761220212353184270,	-0.761187786727876790,	-0.761155359199599870,	-0.761122929768434320,	-0.761090498434461640,	-0.761058065197762760,	-0.761025630058418720,	-0.760993193016510250,	
+-0.760960754072119160,	-0.760928313225326170,	-0.760895870476212430,	-0.760863425824858660,	-0.760830979271346690,	-0.760798530815757210,	-0.760766080458171400,	-0.760733628198670080,	
+-0.760701174037335060,	-0.760668717974247070,	-0.760636260009487030,	-0.760603800143136550,	-0.760571338375276570,	-0.760538874705988350,	-0.760506409135352610,	-0.760473941663451060,	
+-0.760441472290364740,	-0.760409001016174700,	-0.760376527840961880,	-0.760344052764807990,	-0.760311575787794070,	-0.760279096910001170,	-0.760246616131510230,	-0.760214133452402960,	
+-0.760181648872760410,	-0.760149162392663840,	-0.760116674012193960,	-0.760084183731432720,	-0.760051691550461040,	-0.760019197469359750,	-0.759986701488210900,	-0.759954203607095200,	
+-0.759921703826093920,	-0.759889202145288210,	-0.759856698564759790,	-0.759824193084589590,	-0.759791685704858890,	-0.759759176425648720,	-0.759726665247040910,	-0.759694152169116400,	
+-0.759661637191956450,	-0.759629120315642230,	-0.759596601540255430,	-0.759564080865877230,	-0.759531558292588670,	-0.759499033820471010,	-0.759466507449606090,	-0.759433979180074940,	
+-0.759401449011958720,	-0.759368916945338590,	-0.759336382980296490,	-0.759303847116913460,	-0.759271309355270540,	-0.759238769695449680,	-0.759206228137531800,	-0.759173684681598290,	
+-0.759141139327730310,	-0.759108592076009890,	-0.759076042926517980,	-0.759043491879335840,	-0.759010938934544740,	-0.758978384092226620,	-0.758945827352462520,	-0.758913268715333820,	
+-0.758880708180921680,	-0.758848145749308150,	-0.758815581420574150,	-0.758783015194801180,	-0.758750447072070400,	-0.758717877052463850,	-0.758685305136062470,	-0.758652731322947640,	
+-0.758620155613201290,	-0.758587578006904570,	-0.758554998504138880,	-0.758522417104985360,	-0.758489833809526060,	-0.758457248617842250,	-0.758424661530015310,	-0.758392072546126390,	
+-0.758359481666257660,	-0.758326888890490160,	-0.758294294218905480,	-0.758261697651584690,	-0.758229099188610030,	-0.758196498830062570,	-0.758163896576023900,	-0.758131292426575180,	
+-0.758098686381798450,	-0.758066078441775200,	-0.758033468606586270,	-0.758000856876314020,	-0.757968243251039730,	-0.757935627730844660,	-0.757903010315810310,	-0.757870391006018720,	
+-0.757837769801551260,	-0.757805146702489220,	-0.757772521708914070,	-0.757739894820907980,	-0.757707266038552100,	-0.757674635361928030,	-0.757642002791117040,	-0.757609368326201400,	
+-0.757576731967262380,	-0.757544093714381470,	-0.757511453567640050,	-0.757478811527120270,	-0.757446167592903400,	-0.757413521765071260,	-0.757380874043704910,	-0.757348224428886720,	
+-0.757315572920697950,	-0.757282919519220000,	-0.757250264224535010,	-0.757217607036724360,	-0.757184947955869660,	-0.757152286982052390,	-0.757119624115354610,	-0.757086959355857790,	
+-0.757054292703643550,	-0.757021624158793260,	-0.756988953721389300,	-0.756956281391512940,	-0.756923607169245780,	-0.756890931054669420,	-0.756858253047866030,	-0.756825573148916850,	
+-0.756792891357903950,	-0.756760207674908370,	-0.756727522100012600,	-0.756694834633298120,	-0.756662145274846100,	-0.756629454024739130,	-0.756596760883058490,	-0.756564065849886000,	
+-0.756531368925303040,	-0.756498670109391870,	-0.756465969402234100,	-0.756433266803911320,	-0.756400562314505140,	-0.756367855934097830,	-0.756335147662770990,	-0.756302437500606110,	
+-0.756269725447684890,	-0.756237011504089730,	-0.756204295669901990,	-0.756171577945203510,	-0.756138858330075880,	-0.756106136824601260,	-0.756073413428861360,	-0.756040688142937570,	
+-0.756007960966912470,	-0.755975231900867350,	-0.755942500944884130,	-0.755909768099044530,	-0.755877033363430710,	-0.755844296738124250,	-0.755811558223207220,	-0.755778817818760880,	
+-0.755746075524867830,	-0.755713331341609560,	-0.755680585269067890,	-0.755647837307324540,	-0.755615087456461890,	-0.755582335716561530,	-0.755549582087705400,	-0.755516826569974880,	
+-0.755484069163452680,	-0.755451309868220290,	-0.755418548684359310,	-0.755385785611952240,	-0.755353020651080680,	-0.755320253801826660,	-0.755287485064271680,	-0.755254714438498230,	
+-0.755221941924588020,	-0.755189167522622990,	-0.755156391232684740,	-0.755123613054855760,	-0.755090832989217860,	-0.755058051035852770,	-0.755025267194842310,	-0.754992481466268960,	
+-0.754959693850214440,	-0.754926904346760570,	-0.754894112955989180,	-0.754861319677982980,	-0.754828524512823230,	-0.754795727460592310,	-0.754762928521371830,	-0.754730127695244170,	
+-0.754697324982291360,	-0.754664520382594790,	-0.754631713896237290,	-0.754598905523300440,	-0.754566095263866420,	-0.754533283118016820,	-0.754500469085834350,	-0.754467653167400610,	
+-0.754434835362797870,	-0.754402015672107630,	-0.754369194095412700,	-0.754336370632794790,	-0.754303545284335960,	-0.754270718050117920,	-0.754237888930223480,	-0.754205057924734130,	
+-0.754172225033732270,	-0.754139390257299590,	-0.754106553595518700,	-0.754073715048471430,	-0.754040874616239480,	-0.754008032298905780,	-0.753975188096551950,	-0.753942342009260140,	
+-0.753909494037112160,	-0.753876644180190740,	-0.753843792438577690,	-0.753810938812355170,	-0.753778083301605120,	-0.753745225906410020,	-0.753712366626851930,	-0.753679505463012880,	
+-0.753646642414974810,	-0.753613777482820320,	-0.753580910666631460,	-0.753548041966490390,	-0.753515171382478920,	-0.753482298914679770,	-0.753449424563174870,	-0.753416548328046050,	
+-0.753383670209376240,	-0.753350790207247160,	-0.753317908321741170,	-0.753285024552940220,	-0.753252138900926900,	-0.753219251365783160,	-0.753186361947591370,	-0.753153470646433450,	
+-0.753120577462392030,	-0.753087682395549240,	-0.753054785445987250,	-0.753021886613787990,	-0.752988985899034290,	-0.752956083301808080,	-0.752923178822191730,	-0.752890272460267070,	
+-0.752857364216117150,	-0.752824454089823680,	-0.752791542081469260,	-0.752758628191135480,	-0.752725712418905510,	-0.752692794764861280,	-0.752659875229084730,	-0.752626953811658890,	
+-0.752594030512665490,	-0.752561105332187120,	-0.752528178270305710,	-0.752495249327104100,	-0.752462318502664430,	-0.752429385797068860,	-0.752396451210399660,	-0.752363514742739550,	
+-0.752330576394170670,	-0.752297636164775300,	-0.752264694054635590,	-0.752231750063834470,	-0.752198804192453880,	-0.752165856440576430,	-0.752132906808283930,	-0.752099955295659430,	
+-0.752067001902785080,	-0.752034046629743050,	-0.752001089476616040,	-0.751968130443486320,	-0.751935169530436380,	-0.751902206737548150,	-0.751869242064904690,	-0.751836275512588140,	
+-0.751803307080680880,	-0.751770336769265080,	-0.751737364578423770,	-0.751704390508239010,	-0.751671414558793270,	-0.751638436730168720,	-0.751605457022448410,	-0.751572475435714370,	
+-0.751539491970049210,	-0.751506506625534980,	-0.751473519402254820,	-0.751440530300290790,	-0.751407539319725260,	-0.751374546460641060,	-0.751341551723120560,	-0.751308555107246150,	
+-0.751275556613100080,	-0.751242556240765410,	-0.751209553990324300,	-0.751176549861859330,	-0.751143543855452680,	-0.751110535971187600,	-0.751077526209146030,	-0.751044514569410680,	
+-0.751011501052063710,	-0.750978485657188390,	-0.750945468384866750,	-0.750912449235181520,	-0.750879428208214850,	-0.750846405304049780,	-0.750813380522768910,	-0.750780353864454190,	
+-0.750747325329188860,	-0.750714294917055210,	-0.750681262628135840,	-0.750648228462513110,	-0.750615192420269970,	-0.750582154501489020,	-0.750549114706252520,	-0.750516073034642960,	
+-0.750483029486743500,	-0.750449984062636520,	-0.750416936762404620,	-0.750383887586129950,	-0.750350836533896000,	-0.750317783605784940,	-0.750284728801879350,	-0.750251672122261630,	
+-0.750218613567015140,	-0.750185553136222040,	-0.750152490829965050,	-0.750119426648326540,	-0.750086360591389780,	-0.750053292659237150,	-0.750020222851950910,	-0.749987151169614450,	
+-0.749954077612310140,	-0.749921002180120590,	-0.749887924873128280,	-0.749854845691416360,	-0.749821764635067440,	-0.749788681704164130,	-0.749755596898788680,	-0.749722510219024580,	
+-0.749689421664954340,	-0.749656331236660420,	-0.749623238934225330,	-0.749590144757732560,	-0.749557048707264360,	-0.749523950782903570,	-0.749490850984732560,	-0.749457749312834820,	
+-0.749424645767292620,	-0.749391540348188560,	-0.749358433055605900,	-0.749325323889627140,	-0.749292212850335090,	-0.749259099937812260,	-0.749225985152141890,	-0.749192868493406610,	
+-0.749159749961689210,	-0.749126629557072100,	-0.749093507279638640,	-0.749060383129471430,	-0.749027257106653410,	-0.748994129211266850,	-0.748960999443395230,	-0.748927867803121150,	
+-0.748894734290527330,	-0.748861598905696480,	-0.748828461648711860,	-0.748795322519656080,	-0.748762181518611850,	-0.748729038645662200,	-0.748695893900890200,	-0.748662747284378320,	
+-0.748629598796209380,	-0.748596448436466670,	-0.748563296205232880,	-0.748530142102590830,	-0.748496986128623030,	-0.748463828283413180,	-0.748430668567043770,	-0.748397506979597620,	
+-0.748364343521157440,	-0.748331178191806720,	-0.748298010991627960,	-0.748264841920704300,	-0.748231670979118140,	-0.748198498166953160,	-0.748165323484291880,	-0.748132146931217320,	
+-0.748098968507812100,	-0.748065788214159810,	-0.748032606050343050,	-0.747999422016444430,	-0.747966236112547530,	-0.747933048338734970,	-0.747899858695089900,	-0.747866667181694920,	
+-0.747833473798633520,	-0.747800278545988410,	-0.747767081423842630,	-0.747733882432278900,	-0.747700681571380700,	-0.747667478841230750,	-0.747634274241912200,	-0.747601067773507650,	
+-0.747567859436100710,	-0.747534649229774080,	-0.747501437154610810,	-0.747468223210693730,	-0.747435007398106420,	-0.747401789716931500,	-0.747368570167251890,	-0.747335348749151080,	
+-0.747302125462711910,	-0.747268900308017400,	-0.747235673285150390,	-0.747202444394194480,	-0.747169213635232480,	-0.747135981008347440,	-0.747102746513622180,	-0.747069510151140310,	
+-0.747036271920984650,	-0.747003031823238350,	-0.746969789857984120,	-0.746936546025305680,	-0.746903300325286070,	-0.746870052758008110,	-0.746836803323554620,	-0.746803552022009540,	
+-0.746770298853455470,	-0.746737043817975450,	-0.746703786915653090,	-0.746670528146571200,	-0.746637267510813050,	-0.746604005008461470,	-0.746570740639600160,	-0.746537474404311950,	
+-0.746504206302680110,	-0.746470936334787450,	-0.746437664500717690,	-0.746404390800553870,	-0.746371115234378930,	-0.746337837802276030,	-0.746304558504328750,	-0.746271277340620150,	
+-0.746237994311233280,	-0.746204709416251170,	-0.746171422655757640,	-0.746138134029835420,	-0.746104843538567990,	-0.746071551182038050,	-0.746038256960329660,	-0.746004960873525520,	
+-0.745971662921708690,	-0.745938363104962980,	-0.745905061423371430,	-0.745871757877017210,	-0.745838452465983350,	-0.745805145190353570,	-0.745771836050210910,	-0.745738525045638760,	
+-0.745705212176719920,	-0.745671897443538350,	-0.745638580846177070,	-0.745605262384719360,	-0.745571942059248150,	-0.745538619869847370,	-0.745505295816600080,	-0.745471969899589530,	
+-0.745438642118898760,	-0.745405312474611730,	-0.745371980966811340,	-0.745338647595580770,	-0.745305312361003840,	-0.745271975263163580,	-0.745238636302143490,	-0.745205295478026500,	
+-0.745171952790896540,	-0.745138608240836660,	-0.745105261827930240,	-0.745071913552260430,	-0.745038563413911170,	-0.745005211412965500,	-0.744971857549506680,	-0.744938501823617980,	
+-0.744905144235383340,	-0.744871784784885800,	-0.744838423472208970,	-0.744805060297435540,	-0.744771695260649900,	-0.744738328361934990,	-0.744704959601373950,	-0.744671588979050840,	
+-0.744638216495048690,	-0.744604842149451110,	-0.744571465942341030,	-0.744538087873802600,	-0.744504707943918990,	-0.744471326152773560,	-0.744437942500449590,	-0.744404556987031010,	
+-0.744371169612601080,	-0.744337780377243190,	-0.744304389281040480,	-0.744270996324077230,	-0.744237601506436360,	-0.744204204828201600,	-0.744170806289455980,	-0.744137405890283650,	
+-0.744104003630767790,	-0.744070599510991640,	-0.744037193531039250,	-0.744003785690994010,	-0.743970375990939180,	-0.743936964430958140,	-0.743903551011135030,	-0.743870135731553030,	
+-0.743836718592295610,	-0.743803299593446150,	-0.743769878735088710,	-0.743736456017306650,	-0.743703031440183350,	-0.743669605003802190,	-0.743636176708247440,	-0.743602746553602150,	
+-0.743569314539950010,	-0.743535880667374300,	-0.743502444935959180,	-0.743469007345787910,	-0.743435567896944090,	-0.743402126589511210,	-0.743368683423573100,	-0.743335238399213450,	
+-0.743301791516515320,	-0.743268342775563080,	-0.743234892176439900,	-0.743201439719229580,	-0.743167985404015300,	-0.743134529230881300,	-0.743101071199911090,	-0.743067611311188150,	
+-0.743034149564795960,	-0.743000685960818590,	-0.742967220499339610,	-0.742933753180442520,	-0.742900284004210710,	-0.742866812970728540,	-0.742833340080079290,	-0.742799865332346650,	
+-0.742766388727614140,	-0.742732910265966000,	-0.742699429947485500,	-0.742665947772256140,	-0.742632463740362180,	-0.742598977851887110,	-0.742565490106914640,	-0.742532000505528030,	
+-0.742498509047811780,	-0.742465015733849270,	-0.742431520563724190,	-0.742398023537520050,	-0.742364524655321210,	-0.742331023917210950,	-0.742297521323273090,	-0.742264016873591230,	
+-0.742230510568249620,	-0.742197002407331660,	-0.742163492390921280,	-0.742129980519101840,	-0.742096466791957620,	-0.742062951209572440,	-0.742029433772029570,	-0.741995914479413270,	
+-0.741962393331807250,	-0.741928870329295220,	-0.741895345471960790,	-0.741861818759888210,	-0.741828290193161210,	-0.741794759771863380,	-0.741761227496078310,	-0.741727693365890620,	
+-0.741694157381383560,	-0.741660619542641180,	-0.741627079849746960,	-0.741593538302785290,	-0.741559994901839770,	-0.741526449646994320,	-0.741492902538332330,	-0.741459353575938510,	
+-0.741425802759896220,	-0.741392250090289530,	-0.741358695567201800,	-0.741325139190717740,	-0.741291580960920740,	-0.741258020877894610,	-0.741224458941723620,	-0.741190895152491480,	
+-0.741157329510282130,	-0.741123762015179150,	-0.741090192667267060,	-0.741056621466629540,	-0.741023048413350430,	-0.740989473507513320,	-0.740955896749202920,	-0.740922318138502730,	
+-0.740888737675496900,	-0.740855155360268690,	-0.740821571192903040,	-0.740787985173483430,	-0.740754397302093800,	-0.740720807578818090,	-0.740687216003740430,	-0.740653622576944780,	
+-0.740620027298514840,	-0.740586430168535090,	-0.740552831187089260,	-0.740519230354261370,	-0.740485627670135040,	-0.740452023134794970,	-0.740418416748324870,	-0.740384808510808680,	
+-0.740351198422330330,	-0.740317586482974190,	-0.740283972692823980,	-0.740250357051963960,	-0.740216739560477730,	-0.740183120218449900,	-0.740149499025964270,	-0.740115875983104910,	
+-0.740082251089955620,	-0.740048624346600900,	-0.740014995753124680,	-0.739981365309610780,	-0.739947733016143580,	-0.739914098872807120,	-0.739880462879685340,	-0.739846825036862280,	
+-0.739813185344422310,	-0.739779543802449480,	-0.739745900411027720,	-0.739712255170240860,	-0.739678608080173830,	-0.739644959140910110,	-0.739611308352533970,	-0.739577655715129460,	
+-0.739544001228780950,	-0.739510344893572480,	-0.739476686709588100,	-0.739443026676911860,	-0.739409364795628240,	-0.739375701065821180,	-0.739342035487574600,	-0.739308368060973220,	
+-0.739274698786100970,	-0.739241027663041890,	-0.739207354691880040,	-0.739173679872700000,	-0.739140003205585930,	-0.739106324690621760,	-0.739072644327891440,	-0.739038962117479770,	
+-0.739005278059470690,	-0.738971592153948590,	-0.738937904400997050,	-0.738904214800701120,	-0.738870523353144630,	-0.738836830058411830,	-0.738803134916586670,	-0.738769437927753960,	
+-0.738735739091997630,	-0.738702038409401960,	-0.738668335880050990,	-0.738634631504029420,	-0.738600925281421180,	-0.738567217212310450,	-0.738533507296781910,	-0.738499795534919620,	
+-0.738466081926807850,	-0.738432366472530520,	-0.738398649172172680,	-0.738364930025818160,	-0.738331209033551320,	-0.738297486195456100,	-0.738263761511617540,	-0.738230034982119590,	
+-0.738196306607046490,	-0.738162576386482420,	-0.738128844320512070,	-0.738095110409219710,	-0.738061374652689620,	-0.738027637051005710,	-0.737993897604252940,	-0.737960156312515550,	
+-0.737926413175877370,	-0.737892668194423560,	-0.737858921368238050,	-0.737825172697405220,	-0.737791422182009100,	-0.737757669822134750,	-0.737723915617866320,	-0.737690159569288070,	
+-0.737656401676484050,	-0.737622641939539300,	-0.737588880358538090,	-0.737555116933564570,	-0.737521351664703010,	-0.737487584552038330,	-0.737453815595654700,	-0.737420044795636500,	
+-0.737386272152068090,	-0.737352497665034080,	-0.737318721334618840,	-0.737284943160906540,	-0.737251163143982200,	-0.737217381283930000,	-0.737183597580834180,	-0.737149812034779250,	
+-0.737116024645849910,	-0.737082235414130650,	-0.737048444339705840,	-0.737014651422659430,	-0.736980856663076890,	-0.736947060061042160,	-0.736913261616639730,	-0.736879461329953860,	
+-0.736845659201069590,	-0.736811855230071200,	-0.736778049417043170,	-0.736744241762069760,	-0.736710432265236030,	-0.736676620926626220,	-0.736642807746324850,	-0.736608992724416160,	
+-0.736575175860985310,	-0.736541357156116570,	-0.736507536609893990,	-0.736473714222402930,	-0.736439889993727670,	-0.736406063923952580,	-0.736372236013162040,	-0.736338406261441310,	
+-0.736304574668874450,	-0.736270741235546260,	-0.736236905961540790,	-0.736203068846943420,	-0.736169229891838420,	-0.736135389096310270,	-0.736101546460443350,	-0.736067701984322920,	
+-0.736033855668033250,	-0.736000007511658950,	-0.735966157515284270,	-0.735932305678994480,	-0.735898452002873960,	-0.735864596487006970,	-0.735830739131478890,	-0.735796879936373880,	
+-0.735763018901776640,	-0.735729156027771670,	-0.735695291314444000,	-0.735661424761878120,	-0.735627556370158750,	-0.735593686139370150,	-0.735559814069597580,	-0.735525940160925540,	
+-0.735492064413438620,	-0.735458186827221310,	-0.735424307402358760,	-0.735390426138935460,	-0.735356543037036130,	-0.735322658096745130,	-0.735288771318147740,	-0.735254882701328330,	
+-0.735220992246371610,	-0.735187099953362620,	-0.735153205822385860,	-0.735119309853526140,	-0.735085412046867840,	-0.735051512402496220,	-0.735017610920496000,	-0.734983707600951550,	
+-0.734949802443947700,	-0.734915895449569480,	-0.734881986617901720,	-0.734848075949028790,	-0.734814163443035520,	-0.734780249100007050,	-0.734746332920028000,	-0.734712414903183060,	
+-0.734678495049556850,	-0.734644573359234720,	-0.734610649832301180,	-0.734576724468840590,	-0.734542797268938560,	-0.734508868232679580,	-0.734474937360148350,	-0.734441004651429470,	
+-0.734407070106608440,	-0.734373133725769730,	-0.734339195508998180,	-0.734305255456378370,	-0.734271313567995690,	-0.734237369843934730,	-0.734203424284280310,	-0.734169476889117050,	
+-0.734135527658530410,	-0.734101576592604890,	-0.734067623691425530,	-0.734033668955076820,	-0.733999712383644140,	-0.733965753977212200,	-0.733931793735865920,	-0.733897831659689800,	
+-0.733863867748769440,	-0.733829902003189430,	-0.733795934423034370,	-0.733761965008389750,	-0.733727993759340170,	-0.733694020675970670,	-0.733660045758365850,	-0.733626069006611090,	
+-0.733592090420791320,	-0.733558110000991250,	-0.733524127747295580,	-0.733490143659789820,	-0.733456157738558880,	-0.733422169983687370,	-0.733388180395260210,	-0.733354188973362910,	
+-0.733320195718080160,	-0.733286200629496900,	-0.733252203707697840,	-0.733218204952768570,	-0.733184204364793810,	-0.733150201943858270,	-0.733116197690047430,	-0.733082191603446120,	
+-0.733048183684139380,	-0.733014173932211800,	-0.732980162347749100,	-0.732946148930836090,	-0.732912133681557610,	-0.732878116599998570,	-0.732844097686244480,	-0.732810076940380140,	
+-0.732776054362490600,	-0.732742029952660690,	-0.732708003710976000,	-0.732673975637521240,	-0.732639945732381670,	-0.732605913995641790,	-0.732571880427387520,	-0.732537845027703470,	
+-0.732503807796674570,	-0.732469768734386410,	-0.732435727840923810,	-0.732401685116371940,	-0.732367640560815490,	-0.732333594174340410,	-0.732299545957031170,	-0.732265495908973160,	
+-0.732231444030251090,	-0.732197390320950660,	-0.732163334781156800,	-0.732129277410954570,	-0.732095218210428890,	-0.732061157179665470,	-0.732027094318749130,	-0.731993029627765020,	
+-0.731958963106798090,	-0.731924894755934030,	-0.731890824575257780,	-0.731856752564854380,	-0.731822678724808770,	-0.731788603055206880,	-0.731754525556133520,	-0.731720446227673400,	
+-0.731686365069912580,	-0.731652282082935760,	-0.731618197266828310,	-0.731584110621675050,	-0.731550022147561820,	-0.731515931844573420,	-0.731481839712795350,	-0.731447745752312310,	
+-0.731413649963210230,	-0.731379552345573950,	-0.731345452899488820,	-0.731311351625039910,	-0.731277248522312680,	-0.731243143591392530,	-0.731209036832364380,	-0.731174928245313380,	
+-0.731140817830325360,	-0.731106705587485360,	-0.731072591516878310,	-0.731038475618589920,	-0.731004357892705460,	-0.730970238339310190,	-0.730936116958488810,	-0.730901993750327610,	
+-0.730867868714911270,	-0.730833741852325410,	-0.730799613162654850,	-0.730765482645985510,	-0.730731350302402440,	-0.730697216131991120,	-0.730663080134836380,	-0.730628942311024270,	
+-0.730594802660639810,	-0.730560661183768280,	-0.730526517880494830,	-0.730492372750905390,	-0.730458225795085010,	-0.730424077013118840,	-0.730389926405092700,	-0.730355773971091750,	
+-0.730321619711201350,	-0.730287463625506670,	-0.730253305714093640,	-0.730219145977047290,	-0.730184984414453010,	-0.730150821026396060,	-0.730116655812962370,	-0.730082488774236980,	
+-0.730048319910305390,	-0.730014149221252740,	-0.729979976707164970,	-0.729945802368127340,	-0.729911626204225120,	-0.729877448215543570,	-0.729843268402168620,	-0.729809086764185540,	
+-0.729774903301679490,	-0.729740718014736500,	-0.729706530903441620,	-0.729672341967880440,	-0.729638151208138130,	-0.729603958624300830,	-0.729569764216453590,	-0.729535567984681890,	
+-0.729501369929070890,	-0.729467170049706850,	-0.729432968346674930,	-0.729398764820060500,	-0.729364559469948940,	-0.729330352296426290,	-0.729296143299577700,	-0.729261932479488780,	
+-0.729227719836244680,	-0.729193505369931660,	-0.729159289080634760,	-0.729125070968439810,	-0.729090851033431740,	-0.729056629275696920,	-0.729022405695320510,	-0.728988180292387770,	
+-0.728953953066984850,	-0.728919724019197020,	-0.728885493149110000,	-0.728851260456808920,	-0.728817025942379960,	-0.728782789605908370,	-0.728748551447479960,	-0.728714311467179690,	
+-0.728680069665094130,	-0.728645826041308230,	-0.728611580595907920,	-0.728577333328978230,	-0.728543084240605540,	-0.728508833330875130,	-0.728474580599872690,	-0.728440326047683500,	
+-0.728406069674393700,	-0.728371811480088780,	-0.728337551464854020,	-0.728303289628775770,	-0.728269025971939210,	-0.728234760494430140,	-0.728200493196333840,	-0.728166224077736570,	
+-0.728131953138723700,	-0.728097680379381050,	-0.728063405799793890,	-0.728029129400048490,	-0.727994851180230330,	-0.727960571140425010,	-0.727926289280717900,	-0.727892005601195380,	
+-0.727857720101942830,	-0.727823432783046060,	-0.727789143644590350,	-0.727754852686662070,	-0.727720559909346700,	-0.727686265312729620,	-0.727651968896897210,	-0.727617670661934830,	
+-0.727583370607928330,	-0.727549068734962940,	-0.727514765043125400,	-0.727480459532500840,	-0.727446152203175100,	-0.727411843055233760,	-0.727377532088762990,	-0.727343219303848490,	
+-0.727308904700575960,	-0.727274588279030800,	-0.727240270039299470,	-0.727205949981467590,	-0.727171628105620750,	-0.727137304411844540,	-0.727102978900225240,	-0.727068651570848660,	
+-0.727034322423800510,	-0.726999991459166050,	-0.726965658677032000,	-0.726931324077483950,	-0.726896987660607060,	-0.726862649426488150,	-0.726828309375212480,	-0.726793967506866200,	
+-0.726759623821534580,	-0.726725278319304220,	-0.726690931000260720,	-0.726656581864489890,	-0.726622230912077230,	-0.726587878143109320,	-0.726553523557671780,	-0.726519167155850410,	
+-0.726484808937730710,	-0.726450448903399490,	-0.726416087052942030,	-0.726381723386444240,	-0.726347357903992070,	-0.726312990605671670,	-0.726278621491568850,	-0.726244250561769110,	
+-0.726209877816359040,	-0.726175503255424350,	-0.726141126879050860,	-0.726106748687324280,	-0.726072368680331090,	-0.726037986858157010,	-0.726003603220887970,	-0.725969217768609560,	
+-0.725934830501408500,	-0.725900441419370270,	-0.725866050522581020,	-0.725831657811126350,	-0.725797263285092750,	-0.725762866944566040,	-0.725728468789632150,	-0.725694068820376790,	
+-0.725659667036886560,	-0.725625263439247160,	-0.725590858027544310,	-0.725556450801864590,	-0.725522041762293850,	-0.725487630908917880,	-0.725453218241822520,	-0.725418803761094470,	
+-0.725384387466819440,	-0.725349969359083470,	-0.725315549437972160,	-0.725281127703572340,	-0.725246704155969700,	-0.725212278795250300,	-0.725177851621499950,	-0.725143422634805250,	
+-0.725108991835251900,	-0.725074559222926180,	-0.725040124797913690,	-0.725005688560301230,	-0.724971250510174530,	-0.724936810647619390,	-0.724902368972722530,	-0.724867925485569780,	
+-0.724833480186247160,	-0.724799033074840620,	-0.724764584151436740,	-0.724730133416121360,	-0.724695680868980840,	-0.724661226510100680,	-0.724626770339567680,	-0.724592312357467790,	
+-0.724557852563887160,	-0.724523390958911720,	-0.724488927542627950,	-0.724454462315121890,	-0.724419995276479600,	-0.724385526426787110,	-0.724351055766131120,	-0.724316583294597470,	
+-0.724282109012272410,	-0.724247632919241660,	-0.724213155015592250,	-0.724178675301409890,	-0.724144193776780520,	-0.724109710441790950,	-0.724075225296527240,	-0.724040738341075300,	
+-0.724006249575521290,	-0.723971758999951920,	-0.723937266614453230,	-0.723902772419111380,	-0.723868276414012190,	-0.723833778599242690,	-0.723799278974888830,	-0.723764777541036630,	
+-0.723730274297772150,	-0.723695769245182420,	-0.723661262383353150,	-0.723626753712370840,	-0.723592243232321300,	-0.723557730943291460,	-0.723523216845367250,	-0.723488700938634710,	
+-0.723454183223180670,	-0.723419663699091280,	-0.723385142366452680,	-0.723350619225350930,	-0.723316094275872960,	-0.723281567518104680,	-0.723247038952132600,	-0.723212508578042420,	
+-0.723177976395921520,	-0.723143442405855490,	-0.723108906607930920,	-0.723074369002233870,	-0.723039829588851050,	-0.723005288367868700,	-0.722970745339373110,	-0.722936200503450420,	
+-0.722901653860187570,	-0.722867105409670470,	-0.722832555151985410,	-0.722798003087219200,	-0.722763449215457990,	-0.722728893536788150,	-0.722694336051295740,	-0.722659776759067900,	
+-0.722625215660190560,	-0.722590652754750210,	-0.722556088042832780,	-0.722521521524525650,	-0.722486953199914520,	-0.722452383069086100,	-0.722417811132126440,	-0.722383237389122580,	
+-0.722348661840160560,	-0.722314084485326970,	-0.722279505324707750,	-0.722244924358390160,	-0.722210341586460250,	-0.722175757009004380,	-0.722141170626108940,	-0.722106582437860740,	
+-0.722071992444346280,	-0.722037400645651360,	-0.722002807041863370,	-0.721968211633068240,	-0.721933614419352660,	-0.721899015400802810,	-0.721864414577505610,	-0.721829811949547430,	
+-0.721795207517014650,	-0.721760601279993640,	-0.721725993238571340,	-0.721691383392834120,	-0.721656771742868460,	-0.721622158288760530,	-0.721587543030597470,	-0.721552925968465650,	
+-0.721518307102451460,	-0.721483686432641160,	-0.721449063959122010,	-0.721414439681980160,	-0.721379813601301880,	-0.721345185717174430,	-0.721310556029684080,	-0.721275924538917200,	
+-0.721241291244960280,	-0.721206656147900470,	-0.721172019247823930,	-0.721137380544817350,	-0.721102740038967130,	-0.721068097730360290,	-0.721033453619083110,	-0.720998807705222510,	
+-0.720964159988864430,	-0.720929510470096350,	-0.720894859149004310,	-0.720860206025675240,	-0.720825551100195420,	-0.720790894372651980,	-0.720756235843131310,	-0.720721575511719670,	
+-0.720686913378504430,	-0.720652249443571980,	-0.720617583707008790,	-0.720582916168901470,	-0.720548246829337050,	-0.720513575688402130,	-0.720478902746183090,	-0.720444228002766640,	
+-0.720409551458239930,	-0.720374873112689220,	-0.720340192966201440,	-0.720305511018862870,	-0.720270827270760750,	-0.720236141721981580,	-0.720201454372612180,	-0.720166765222738700,	
+-0.720132074272448630,	-0.720097381521828450,	-0.720062686970964430,	-0.720027990619944050,	-0.719993292468853690,	-0.719958592517780050,	-0.719923890766809630,	-0.719889187216029900,	
+-0.719854481865527030,	-0.719819774715388050,	-0.719785065765699340,	-0.719750355016548270,	-0.719715642468021330,	-0.719680928120205230,	-0.719646211973186460,	-0.719611494027052600,	
+-0.719576774281889930,	-0.719542052737785260,	-0.719507329394825310,	-0.719472604253097230,	-0.719437877312687600,	-0.719403148573683370,	-0.719368418036170910,	-0.719333685700237810,	
+-0.719298951565970460,	-0.719264215633455330,	-0.719229477902780020,	-0.719194738374031030,	-0.719159997047295160,	-0.719125253922659020,	-0.719090509000209990,	-0.719055762280034760,	
+-0.719021013762220160,	-0.718986263446852680,	-0.718951511334019800,	-0.718916757423808230,	-0.718882001716304670,	-0.718847244211595850,	-0.718812484909769230,	-0.718777723810911430,	
+-0.718742960915109250,	-0.718708196222449410,	-0.718673429733019290,	-0.718638661446905800,	-0.718603891364195220,	-0.718569119484975150,	-0.718534345809332400,	-0.718499570337353680,	
+-0.718464793069125810,	-0.718430014004736270,	-0.718395233144271670,	-0.718360450487819050,	-0.718325666035464880,	-0.718290879787296890,	-0.718256091743401770,	-0.718221301903866350,	
+-0.718186510268777330,	-0.718151716838222430,	-0.718116921612288240,	-0.718082124591061690,	-0.718047325774629600,	-0.718012525163079340,	-0.717977722756497960,	-0.717942918554971830,	
+-0.717908112558588770,	-0.717873304767435490,	-0.717838495181598810,	-0.717803683801165660,	-0.717768870626223630,	-0.717734055656859440,	-0.717699238893160010,	-0.717664420335212270,	
+-0.717629599983103720,	-0.717594777836921270,	-0.717559953896751760,	-0.717525128162682100,	-0.717490300634799900,	-0.717455471313191980,	-0.717420640197945380,	-0.717385807289146920,	
+-0.717350972586884180,	-0.717316136091244120,	-0.717281297802313640,	-0.717246457720179590,	-0.717211615844929650,	-0.717176772176650770,	-0.717141926715429650,	-0.717107079461353990,	
+-0.717072230414510630,	-0.717037379574986700,	-0.717002526942868920,	-0.716967672518245340,	-0.716932816301202420,	-0.716897958291827450,	-0.716863098490207350,	-0.716828236896429830,	
+-0.716793373510581700,	-0.716758508332750010,	-0.716723641363021910,	-0.716688772601485000,	-0.716653902048226100,	-0.716619029703332470,	-0.716584155566890920,	-0.716549279638989290,	
+-0.716514401919714490,	-0.716479522409153360,	-0.716444641107393700,	-0.716409758014522560,	-0.716374873130626980,	-0.716339986455793780,	-0.716305097990111110,	-0.716270207733665560,	
+-0.716235315686544530,	-0.716200421848834920,	-0.716165526220624570,	-0.716130628802000400,	-0.716095729593049680,	-0.716060828593859220,	-0.716025925804517070,	-0.715991021225110160,	
+-0.715956114855725630,	-0.715921206696450430,	-0.715886296747372700,	-0.715851385008579140,	-0.715816471480156810,	-0.715781556162193630,	-0.715746639054776530,	-0.715711720157992780,	
+-0.715676799471929530,	-0.715641876996674590,	-0.715606952732314780,	-0.715572026678937820,	-0.715537098836630300,	-0.715502169205480490,	-0.715467237785575190,	-0.715432304577001800,	
+-0.715397369579847340,	-0.715362432794199750,	-0.715327494220146080,	-0.715292553857773680,	-0.715257611707169620,	-0.715222667768421800,	-0.715187722041617400,	-0.715152774526843340,	
+-0.715117825224187540,	-0.715082874133737280,	-0.715047921255579810,	-0.715012966589802180,	-0.714978010136492540,	-0.714943051895737810,	-0.714908091867625490,	-0.714873130052242620,	
+-0.714838166449677240,	-0.714803201060016490,	-0.714768233883347650,	-0.714733264919757970,	-0.714698294169335390,	-0.714663321632167060,	-0.714628347308340460,	-0.714593371197942750,	
+-0.714558393301061860,	-0.714523413617784930,	-0.714488432148199570,	-0.714453448892392820,	-0.714418463850452710,	-0.714383477022466410,	-0.714348488408521170,	-0.714313498008705030,	
+-0.714278505823105040,	-0.714243511851808900,	-0.714208516094903540,	-0.714173518552477350,	-0.714138519224617240,	-0.714103518111410930,	-0.714068515212945450,	-0.714033510529309080,	
+-0.713998504060588850,	-0.713963495806872350,	-0.713928485768246860,	-0.713893473944800410,	-0.713858460336620370,	-0.713823444943794130,	-0.713788427766408830,	-0.713753408804552960,	
+-0.713718388058313450,	-0.713683365527777780,	-0.713648341213033890,	-0.713613315114169260,	-0.713578287231271260,	-0.713543257564427270,	-0.713508226113725440,	-0.713473192879253040,	
+-0.713438157861097650,	-0.713403121059346560,	-0.713368082474087890,	-0.713333042105409150,	-0.713297999953397710,	-0.713262956018141050,	-0.713227910299727320,	-0.713192862798243680,	
+-0.713157813513777940,	-0.713122762446417370,	-0.713087709596250230,	-0.713052654963363790,	-0.713017598547845410,	-0.712982540349783370,	-0.712947480369264920,	-0.712912418606377880,	
+-0.712877355061209420,	-0.712842289733847780,	-0.712807222624380570,	-0.712772153732895260,	-0.712737083059479250,	-0.712702010604220780,	-0.712666936367207350,	-0.712631860348526550,	
+-0.712596782548265860,	-0.712561702966513440,	-0.712526621603356780,	-0.712491538458883580,	-0.712456453533181210,	-0.712421366826338050,	-0.712386278338441370,	-0.712351188069579200,	
+-0.712316096019838580,	-0.712281002189308010,	-0.712245906578075070,	-0.712210809186226920,	-0.712175710013852160,	-0.712140609061038040,	-0.712105506327872510,	-0.712070401814442810,	
+-0.712035295520837440,	-0.712000187447143770,	-0.711965077593449850,	-0.711929965959842700,	-0.711894852546411050,	-0.711859737353242260,	-0.711824620380424040,	-0.711789501628044110,	
+-0.711754381096190600,	-0.711719258784951240,	-0.711684134694413610,	-0.711649008824665420,	-0.711613881175795050,	-0.711578751747889870,	-0.711543620541037590,	-0.711508487555326590,	
+-0.711473352790844230,	-0.711438216247678670,	-0.711403077925917170,	-0.711367937825648220,	-0.711332795946959530,	-0.711297652289938800,	-0.711262506854673630,	-0.711227359641252500,	
+-0.711192210649763010,	-0.711157059880292990,	-0.711121907332930010,	-0.711086753007762580,	-0.711051596904878180,	-0.711016439024364840,	-0.710981279366310170,	-0.710946117930802530,	
+-0.710910954717929530,	-0.710875789727778980,	-0.710840622960439150,	-0.710805454415997850,	-0.710770284094542900,	-0.710735111996161910,	-0.710699938120943450,	-0.710664762468975140,	
+-0.710629585040344900,	-0.710594405835140440,	-0.710559224853450240,	-0.710524042095362020,	-0.710488857560963690,	-0.710453671250342870,	-0.710418483163588130,	-0.710383293300787310,	
+-0.710348101662028110,	-0.710312908247398460,	-0.710277713056986840,	-0.710242516090880960,	-0.710207317349168310,	-0.710172116831937930,	-0.710136914539277080,	-0.710101710471274020,	
+-0.710066504628016350,	-0.710031297009592670,	-0.709996087616090790,	-0.709960876447598750,	-0.709925663504204160,	-0.709890448785995720,	-0.709855232293061240,	-0.709820014025488550,	
+-0.709784793983365580,	-0.709749572166780920,	-0.709714348575822380,	-0.709679123210577910,	-0.709643896071135320,	-0.709608667157583310,	-0.709573436470009700,	-0.709538204008502430,	
+-0.709502969773149310,	-0.709467733764039150,	-0.709432495981259570,	-0.709397256424898480,	-0.709362015095044600,	-0.709326771991785730,	-0.709291527115209820,	-0.709256280465404790,	
+-0.709221032042459450,	-0.709185781846461420,	-0.709150529877499050,	-0.709115276135659940,	-0.709080020621033040,	-0.709044763333706030,	-0.709009504273767190,	-0.708974243441304110,	
+-0.708938980836405830,	-0.708903716459160170,	-0.708868450309655170,	-0.708833182387978660,	-0.708797912694219660,	-0.708762641228465770,	-0.708727367990804940,	-0.708692092981326070,	
+-0.708656816200117000,	-0.708621537647265760,	-0.708586257322860400,	-0.708550975226989730,	-0.708515691359741680,	-0.708480405721204410,	-0.708445118311465730,	-0.708409829130614680,	
+-0.708374538178738970,	-0.708339245455926860,	-0.708303950962266390,	-0.708268654697846390,	-0.708233356662754670,	-0.708198056857079590,	-0.708162755280909110,	-0.708127451934332020,	
+-0.708092146817436260,	-0.708056839930309880,	-0.708021531273041680,	-0.707986220845719720,	-0.707950908648432130,	-0.707915594681266970,	-0.707880278944313050,	-0.707844961437658630,	
+-0.707809642161391750,	-0.707774321115600350,	-0.707738998300373460,	-0.707703673715799120,	-0.707668347361965600,	-0.707633019238960940,	-0.707597689346874060,	-0.707562357685792900,	
+-0.707527024255805830,	-0.707491689057000880,	-0.707456352089467110,	-0.707421013353292330,	-0.707385672848565130,	-0.707350330575373440,	-0.707314986533806200,	-0.707279640723951440,	
+-0.707244293145897320,	-0.707208943799732760,	-0.707173592685545800,	-0.707138239803424940,	-0.707102885153458200,	-0.707067528735734420,	-0.707032170550341950,	-0.706996810597368960,	
+-0.706961448876903710,	-0.706926085389035120,	-0.706890720133851240,	-0.706855353111440650,	-0.706819984321891410,	-0.706784613765292450,	-0.706749241441731900,	-0.706713867351298370,	
+-0.706678491494079800,	-0.706643113870165320,	-0.706607734479642980,	-0.706572353322601040,	-0.706536970399128660,	-0.706501585709313650,	-0.706466199253244830,	-0.706430811031010130,	
+-0.706395421042698700,	-0.706360029288398810,	-0.706324635768198710,	-0.706289240482186780,	-0.706253843430452060,	-0.706218444613082810,	-0.706183044030167300,	-0.706147641681794000,	
+-0.706112237568051750,	-0.706076831689029020,	-0.706041424044814180,	-0.706006014635495500,	-0.705970603461162140,	-0.705935190521902230,	-0.705899775817803940,	-0.705864359348956640,	
+-0.705828941115448360,	-0.705793521117367820,	-0.705758099354803050,	-0.705722675827843430,	-0.705687250536577100,	-0.705651823481092680,	-0.705616394661478300,	-0.705580964077823340,	
+-0.705545531730215950,	-0.705510097618744610,	-0.705474661743497820,	-0.705439224104564720,	-0.705403784702033580,	-0.705368343535992870,	-0.705332900606530980,	-0.705297455913737270,	
+-0.705262009457699790,	-0.705226561238507350,	-0.705191111256248230,	-0.705155659511011670,	-0.705120206002885830,	-0.705084750731959310,	-0.705049293698321140,	-0.705013834902059710,	
+-0.704978374343263820,	-0.704942912022021530,	-0.704907447938422300,	-0.704871982092554530,	-0.704836514484506790,	-0.704801045114367360,	-0.704765573982225720,	-0.704730101088170140,	
+-0.704694626432289310,	-0.704659150014671610,	-0.704623671835406310,	-0.704588191894581770,	-0.704552710192286820,	-0.704517226728609840,	-0.704481741503640070,	-0.704446254517465900,	
+-0.704410765770175810,	-0.704375275261859170,	-0.704339782992604250,	-0.704304288962499860,	-0.704268793171634490,	-0.704233295620097510,	-0.704197796307977190,	-0.704162295235362450,	
+-0.704126792402341550,	-0.704091287809004100,	-0.704055781455438350,	-0.704020273341733230,	-0.703984763467977110,	-0.703949251834259270,	-0.703913738440668400,	-0.703878223287293210,	
+-0.703842706374222080,	-0.703807187701544600,	-0.703771667269349030,	-0.703736145077724080,	-0.703700621126759020,	-0.703665095416542430,	-0.703629567947163030,	-0.703594038718709400,	
+-0.703558507731271150,	-0.703522974984936430,	-0.703487440479794390,	-0.703451904215933400,	-0.703416366193443050,	-0.703380826412411730,	-0.703345284872928240,	-0.703309741575081300,	
+-0.703274196518960390,	-0.703238649704653880,	-0.703203101132250820,	-0.703167550801839680,	-0.703131998713509950,	-0.703096444867350230,	-0.703060889263449120,	-0.703025331901896090,	
+-0.702989772782779630,	-0.702954211906188900,	-0.702918649272212150,	-0.702883084880939310,	-0.702847518732458540,	-0.702811950826859100,	-0.702776381164229470,	-0.702740809744659130,	
+-0.702705236568236800,	-0.702669661635051400,	-0.702634084945191530,	-0.702598506498746780,	-0.702562926295805750,	-0.702527344336457360,	-0.702491760620790330,	-0.702456175148894250,	
+-0.702420587920857710,	-0.702384998936769640,	-0.702349408196718760,	-0.702313815700794760,	-0.702278221449086140,	-0.702242625441681700,	-0.702207027678671050,	-0.702171428160142770,	
+-0.702135826886185920,	-0.702100223856889190,	-0.702064619072342190,	-0.702029012532633720,	-0.701993404237852610,	-0.701957794188087790,	-0.701922182383428740,	-0.701886568823964270,	
+-0.701850953509783330,	-0.701815336440974710,	-0.701779717617628140,	-0.701744097039832200,	-0.701708474707675940,	-0.701672850621248290,	-0.701637224780638840,	-0.701601597185936290,	
+-0.701565967837229460,	-0.701530336734607960,	-0.701494703878160710,	-0.701459069267976630,	-0.701423432904144550,	-0.701387794786754170,	-0.701352154915894420,	-0.701316513291654230,	
+-0.701280869914122420,	-0.701245224783388800,	-0.701209577899542080,	-0.701173929262671410,	-0.701138278872865620,	-0.701102626730214510,	-0.701066972834806680,	-0.701031317186731510,	
+-0.700995659786077810,	-0.700960000632935180,	-0.700924339727392540,	-0.700888677069538720,	-0.700853012659463650,	-0.700817346497255910,	-0.700781678583004890,	-0.700746008916799280,	
+-0.700710337498729020,	-0.700674664328882920,	-0.700638989407350140,	-0.700603312734219610,	-0.700567634309581020,	-0.700531954133523430,	-0.700496272206135970,	-0.700460588527507480,	
+-0.700424903097727760,	-0.700389215916885850,	-0.700353526985070920,	-0.700317836302371880,	-0.700282143868878440,	-0.700246449684679750,	-0.700210753749864970,	-0.700175056064522900,	
+-0.700139356628743490,	-0.700103655442615770,	-0.700067952506228550,	-0.700032247819671770,	-0.699996541383034470,	-0.699960833196405670,	-0.699925123259874550,	-0.699889411573530910,	
+-0.699853698137463680,	-0.699817982951762340,	-0.699782266016515610,	-0.699746547331813630,	-0.699710826897745220,	-0.699675104714399750,	-0.699639380781866160,	-0.699603655100234480,	
+-0.699567927669593750,	-0.699532198490033120,	-0.699496467561641630,	-0.699460734884509330,	-0.699425000458725240,	-0.699389264284378200,	-0.699353526361558450,	-0.699317786690354830,	
+-0.699282045270856800,	-0.699246302103153190,	-0.699210557187334270,	-0.699174810523488950,	-0.699139062111706620,	-0.699103311952076200,	-0.699067560044687950,	-0.699031806389630810,	
+-0.698996050986994020,	-0.698960293836866860,	-0.698924534939339260,	-0.698888774294500360,	-0.698853011902439540,	-0.698817247763245830,	-0.698781481877009390,	-0.698745714243819150,	
+-0.698709944863764370,	-0.698674173736934970,	-0.698638400863420220,	-0.698602626243309490,	-0.698566849876691710,	-0.698531071763657250,	-0.698495291904295160,	-0.698459510298694800,	
+-0.698423726946945320,	-0.698387941849136770,	-0.698352155005358520,	-0.698316366415699830,	-0.698280576080249850,	-0.698244783999098730,	-0.698208990172335730,	-0.698173194600050230,	
+-0.698137397282331370,	-0.698101598219269430,	-0.698065797410953430,	-0.698029994857472640,	-0.697994190558917200,	-0.697958384515376280,	-0.697922576726939360,	-0.697886767193695690,	
+-0.697850955915735430,	-0.697815142893147830,	-0.697779328126022280,	-0.697743511614448140,	-0.697707693358515570,	-0.697671873358313710,	-0.697636051613932270,	-0.697600228125460300,	
+-0.697564402892988040,	-0.697528575916604780,	-0.697492747196400200,	-0.697456916732463350,	-0.697421084524884490,	-0.697385250573753000,	-0.697349414879158250,	-0.697313577441189820,	
+-0.697277738259937660,	-0.697241897335491130,	-0.697206054667939610,	-0.697170210257373250,	-0.697134364103881410,	-0.697098516207553590,	-0.697062666568479150,	-0.697026815186748470,	
+-0.696990962062450590,	-0.696955107195675440,	-0.696919250586512160,	-0.696883392235051020,	-0.696847532141381510,	-0.696811670305593100,	-0.696775806727775170,	-0.696739941408018090,	
+-0.696704074346411130,	-0.696668205543043980,	-0.696632334998006030,	-0.696596462711387530,	-0.696560588683277970,	-0.696524712913766500,	-0.696488835402943600,	-0.696452956150898640,	
+-0.696417075157721220,	-0.696381192423500940,	-0.696345307948327830,	-0.696309421732291600,	-0.696273533775481730,	-0.696237644077987720,	-0.696201752639899920,	-0.696165859461307710,	
+-0.696129964542300920,	-0.696094067882968790,	-0.696058169483401820,	-0.696022269343689490,	-0.695986367463921510,	-0.695950463844187240,	-0.695914558484577170,	-0.695878651385180680,	
+-0.695842742546087250,	-0.695806831967387350,	-0.695770919649170260,	-0.695735005591525900,	-0.695699089794543760,	-0.695663172258314200,	-0.695627252982926600,	-0.695591331968471000,	
+-0.695555409215036670,	-0.695519484722714190,	-0.695483558491593050,	-0.695447630521762950,	-0.695411700813313380,	-0.695375769366334940,	-0.695339836180917100,	-0.695303901257149690,	
+-0.695267964595122080,	-0.695232026194924970,	-0.695196086056647840,	-0.695160144180380520,	-0.695124200566212380,	-0.695088255214234120,	-0.695052308124535220,	-0.695016359297205290,	
+-0.694980408732334690,	-0.694944456430013120,	-0.694908502390330420,	-0.694872546613376050,	-0.694836589099240730,	-0.694800629848013940,	-0.694764668859785610,	-0.694728706134645210,	
+-0.694692741672683360,	-0.694656775473989740,	-0.694620807538654070,	-0.694584837866766060,	-0.694548866458416400,	-0.694512893313694480,	-0.694476918432690330,	-0.694440941815493650,	
+-0.694404963462194820,	-0.694368983372883660,	-0.694333001547649650,	-0.694297017986583500,	-0.694261032689774900,	-0.694225045657313580,	-0.694189056889289340,	-0.694153066385792880,	
+-0.694117074146913590,	-0.694081080172741730,	-0.694045084463366880,	-0.694009087018879530,	-0.693973087839369620,	-0.693937086924926840,	-0.693901084275641120,	-0.693865079891602950,	
+-0.693829073772902040,	-0.693793065919628530,	-0.693757056331872010,	-0.693721045009723200,	-0.693685031953271690,	-0.693649017162607300,	-0.693613000637820720,	-0.693576982379001670,	
+-0.693540962386240190,	-0.693504940659625870,	-0.693468917199249630,	-0.693432892005201080,	-0.693396865077570260,	-0.693360836416446970,	-0.693324806021921810,	-0.693288773894084830,	
+-0.693252740033025730,	-0.693216704438834540,	-0.693180667111601980,	-0.693144628051417630,	-0.693108587258371770,	-0.693072544732554200,	-0.693036500474055520,	-0.693000454482965540,	
+-0.692964406759374100,	-0.692928357303371990,	-0.692892306115049040,	-0.692856253194495290,	-0.692820198541800550,	-0.692784142157055640,	-0.692748084040350490,	-0.692712024191775020,	
+-0.692675962611419170,	-0.692639899299373750,	-0.692603834255728580,	-0.692567767480573800,	-0.692531698973999350,	-0.692495628736095940,	-0.692459556766953480,	-0.692423483066662130,	
+-0.692387407635311700,	-0.692351330472993130,	-0.692315251579796120,	-0.692279170955811150,	-0.692243088601127820,	-0.692207004515837170,	-0.692170918700028890,	-0.692134831153793040,	
+-0.692098741877220420,	-0.692062650870401090,	-0.692026558133424950,	-0.691990463666382170,	-0.691954367469363560,	-0.691918269542459050,	-0.691882169885758790,	-0.691846068499352820,	
+-0.691809965383332060,	-0.691773860537786330,	-0.691737753962805900,	-0.691701645658480910,	-0.691665535624901960,	-0.691629423862159310,	-0.691593310370343000,	-0.691557195149543170,	
+-0.691521078199850650,	-0.691484959521355360,	-0.691448839114147450,	-0.691412716978317740,	-0.691376593113956160,	-0.691340467521153190,	-0.691304340199998760,	-0.691268211150583680,	
+-0.691232080372998100,	-0.691195947867332410,	-0.691159813633676510,	-0.691123677672121350,	-0.691087539982756960,	-0.691051400565673820,	-0.691015259420961760,	-0.690979116548711910,	
+-0.690942971949014330,	-0.690906825621959260,	-0.690870677567636760,	-0.690834527786137960,	-0.690798376277552810,	-0.690762223041971430,	-0.690726068079484780,	-0.690689911390182990,	
+-0.690653752974156430,	-0.690617592831495150,	-0.690581430962290190,	-0.690545267366631690,	-0.690509102044609910,	-0.690472934996315240,	-0.690436766221838360,	-0.690400595721269660,	
+-0.690364423494699510,	-0.690328249542217940,	-0.690292073863916110,	-0.690255896459884060,	-0.690219717330212260,	-0.690183536474990870,	-0.690147353894310920,	-0.690111169588262570,	
+-0.690074983556936310,	-0.690038795800422380,	-0.690002606318811610,	-0.689966415112194480,	-0.689930222180660910,	-0.689894027524302070,	-0.689857831143208200,	-0.689821633037469790,	
+-0.689785433207176890,	-0.689749231652420860,	-0.689713028373291630,	-0.689676823369879900,	-0.689640616642275830,	-0.689604408190570450,	-0.689568198014854030,	-0.689531986115217150,	
+-0.689495772491750090,	-0.689459557144543770,	-0.689423340073688660,	-0.689387121279275150,	-0.689350900761393490,	-0.689314678520134950,	-0.689278454555589670,	-0.689242228867847920,	
+-0.689206001457000950,	-0.689169772323139030,	-0.689133541466352640,	-0.689097308886732040,	-0.689061074584368600,	-0.689024838559352370,	-0.688988600811774040,	-0.688952361341723880,	
+-0.688916120149293150,	-0.688879877234572220,	-0.688843632597651470,	-0.688807386238621370,	-0.688771138157573180,	-0.688734888354597060,	-0.688698636829783720,	-0.688662383583223510,	
+-0.688626128615007600,	-0.688589871925226470,	-0.688553613513970260,	-0.688517353381330350,	-0.688481091527397120,	-0.688444827952261030,	-0.688408562656012690,	-0.688372295638743140,	
+-0.688336026900542960,	-0.688299756441502650,	-0.688263484261712690,	-0.688227210361264220,	-0.688190934740247840,	-0.688154657398754140,	-0.688118378336873390,	-0.688082097554697070,	
+-0.688045815052315430,	-0.688009530829819300,	-0.687973244887299050,	-0.687936957224845940,	-0.687900667842550550,	-0.687864376740503050,	-0.687828083918795020,	-0.687791789377516730,	
+-0.687755493116758990,	-0.687719195136612170,	-0.687682895437167760,	-0.687646594018516020,	-0.687610290880747880,	-0.687573986023953590,	-0.687537679448224750,	-0.687501371153651620,	
+-0.687465061140325130,	-0.687428749408335650,	-0.687392435957774550,	-0.687356120788732540,	-0.687319803901300100,	-0.687283485295567820,	-0.687247164971627190,	-0.687210842929568580,	
+-0.687174519169482910,	-0.687138193691460670,	-0.687101866495593240,	-0.687065537581971090,	-0.687029206950684810,	-0.686992874601825900,	-0.686956540535484720,	-0.686920204751752190,	
+-0.686883867250718820,	-0.686847528032476170,	-0.686811187097114640,	-0.686774844444725140,	-0.686738500075398270,	-0.686702153989225410,	-0.686665806186297130,	-0.686629456666704390,	
+-0.686593105430537750,	-0.686556752477888610,	-0.686520397808847550,	-0.686484041423505500,	-0.686447683321953050,	-0.686411323504281800,	-0.686374961970582120,	-0.686338598720944710,	
+-0.686302233755461290,	-0.686265867074222100,	-0.686229498677318310,	-0.686193128564840490,	-0.686156756736880150,	-0.686120383193527860,	-0.686084007934874670,	-0.686047630961011070,	
+-0.686011252272028860,	-0.685974871868018420,	-0.685938489749070790,	-0.685902105915276560,	-0.685865720366727550,	-0.685829333103514130,	-0.685792944125727330,	-0.685756553433457980,	
+-0.685720161026797450,	-0.685683766905836660,	-0.685647371070665980,	-0.685610973521377230,	-0.685574574258061120,	-0.685538173280808570,	-0.685501770589710180,	-0.685465366184857760,	
+-0.685428960066341910,	-0.685392552234253550,	-0.685356142688683610,	-0.685319731429723580,	-0.685283318457464260,	-0.685246903771996710,	-0.685210487373411500,	-0.685174069261800360,	
+-0.685137649437254080,	-0.685101227899863720,	-0.685064804649719860,	-0.685028379686914430,	-0.684991953011538040,	-0.684955524623681700,	-0.684919094523436240,	-0.684882662710893380,	
+-0.684846229186143800,	-0.684809793949278430,	-0.684773357000388880,	-0.684736918339565960,	-0.684700477966900700,	-0.684664035882483810,	-0.684627592086407330,	-0.684591146578761740,	
+-0.684554699359638420,	-0.684518250429127950,	-0.684481799787322150,	-0.684445347434311960,	-0.684408893370188290,	-0.684372437595042070,	-0.684335980108965130,	-0.684299520912048260,	
+-0.684263060004382530,	-0.684226597386058840,	-0.684190133057169030,	-0.684153667017803780,	-0.684117199268054140,	-0.684080729808011820,	-0.684044258637767630,	-0.684007785757412830,	
+-0.683971311167038240,	-0.683934834866735670,	-0.683898356856595950,	-0.683861877136710430,	-0.683825395707169940,	-0.683788912568066180,	-0.683752427719490190,	-0.683715941161533110,	
+-0.683679452894285890,	-0.683642962917840320,	-0.683606471232287350,	-0.683569977837718220,	-0.683533482734223760,	-0.683496985921896010,	-0.683460487400825770,	-0.683423987171103970,	
+-0.683387485232822560,	-0.683350981586072330,	-0.683314476230944770,	-0.683277969167530590,	-0.683241460395921930,	-0.683204949916209500,	-0.683168437728484790,	-0.683131923832838610,	
+-0.683095408229362990,	-0.683058890918148750,	-0.683022371899287380,	-0.682985851172869700,	-0.682949328738987840,	-0.682912804597732510,	-0.682876278749195210,	-0.682839751193466960,	
+-0.682803221930639580,	-0.682766690960804220,	-0.682730158284051700,	-0.682693623900474170,	-0.682657087810162540,	-0.682620550013208320,	-0.682584010509702300,	-0.682547469299736530,	
+-0.682510926383402160,	-0.682474381760790450,	-0.682437835431992430,	-0.682401287397100260,	-0.682364737656204760,	-0.682328186209397500,	-0.682291633056769320,	-0.682255078198412470,	
+-0.682218521634417980,	-0.682181963364877130,	-0.682145403389881060,	-0.682108841709521800,	-0.682072278323890390,	-0.682035713233078320,	-0.681999146437176630,	-0.681962577936277460,	
+-0.681926007730471740,	-0.681889435819850730,	-0.681852862204506470,	-0.681816286884530110,	-0.681779709860012910,	-0.681743131131046230,	-0.681706550697721900,	-0.681669968560131290,	
+-0.681633384718365760,	-0.681596799172516480,	-0.681560211922675460,	-0.681523622968933870,	-0.681487032311383300,	-0.681450439950114780,	-0.681413845885220580,	-0.681377250116791620,	
+-0.681340652644919720,	-0.681304053469695690,	-0.681267452591211910,	-0.681230850009559520,	-0.681194245724829670,	-0.681157639737114520,	-0.681121032046505310,	-0.681084422653093440,	
+-0.681047811556970250,	-0.681011198758227910,	-0.680974584256957450,	-0.680937968053250580,	-0.680901350147198550,	-0.680864730538893290,	-0.680828109228426400,	-0.680791486215889140,	
+-0.680754861501372770,	-0.680718235084969650,	-0.680681606966770940,	-0.680644977146868340,	-0.680608345625352770,	-0.680571712402316730,	-0.680535077477851470,	-0.680498440852048030,	
+-0.680461802524998990,	-0.680425162496795410,	-0.680388520767528870,	-0.680351877337290740,	-0.680315232206173180,	-0.680278585374267550,	-0.680241936841665560,	-0.680205286608458250,	
+-0.680168634674738200,	-0.680131981040596470,	-0.680095325706124850,	-0.680058668671414510,	-0.680022009936557930,	-0.679985349501646240,	-0.679948687366771170,	-0.679912023532024070,	
+-0.679875357997497320,	-0.679838690763282070,	-0.679802021829470140,	-0.679765351196152780,	-0.679728678863422480,	-0.679692004831370380,	-0.679655329100087970,	-0.679618651669667620,	
+-0.679581972540200590,	-0.679545291711778580,	-0.679508609184493070,	-0.679471924958436340,	-0.679435239033699840,	-0.679398551410375200,	-0.679361862088553870,	-0.679325171068328240,	
+-0.679288478349789670,	-0.679251783933029870,	-0.679215087818140330,	-0.679178390005213410,	-0.679141690494340480,	-0.679104989285613360,	-0.679068286379123310,	-0.679031581774963030,	
+-0.678994875473223680,	-0.678958167473996950,	-0.678921457777375000,	-0.678884746383449420,	-0.678848033292312030,	-0.678811318504054180,	-0.678774602018768380,	-0.678737883836546100,	
+-0.678701163957479150,	-0.678664442381658910,	-0.678627719109177850,	-0.678590994140127580,	-0.678554267474599680,	-0.678517539112685970,	-0.678480809054478610,	-0.678444077300069280,	
+-0.678407343849549700,	-0.678370608703011470,	-0.678333871860547170,	-0.678297133322248060,	-0.678260393088205740,	-0.678223651158512910,	-0.678186907533260830,	-0.678150162212541540,	
+-0.678113415196446410,	-0.678076666485068260,	-0.678039916078498340,	-0.678003163976828580,	-0.677966410180150690,	-0.677929654688557040,	-0.677892897502139210,	-0.677856138620989260,	
+-0.677819378045198540,	-0.677782615774859760,	-0.677745851810064410,	-0.677709086150904420,	-0.677672318797471360,	-0.677635549749857850,	-0.677598779008155570,	-0.677562006572455910,	
+-0.677525232442851570,	-0.677488456619434130,	-0.677451679102295650,	-0.677414899891527480,	-0.677378118987222550,	-0.677341336389472250,	-0.677304552098368600,	-0.677267766114003300,	
+-0.677230978436468840,	-0.677194189065856930,	-0.677157398002259600,	-0.677120605245768450,	-0.677083810796476060,	-0.677047014654474260,	-0.677010216819854850,	-0.676973417292709550,	
+-0.676936616073131050,	-0.676899813161210950,	-0.676863008557041400,	-0.676826202260713990,	-0.676789394272321320,	-0.676752584591955310,	-0.676715773219707440,	-0.676678960155670420,	
+-0.676642145399936060,	-0.676605328952596290,	-0.676568510813742920,	-0.676531690983468550,	-0.676494869461864990,	-0.676458046249024280,	-0.676421221345038130,	-0.676384394749999230,	
+-0.676347566463999290,	-0.676310736487130470,	-0.676273904819484460,	-0.676237071461154080,	-0.676200236412231040,	-0.676163399672807360,	-0.676126561242974770,	-0.676089721122826170,	
+-0.676052879312453280,	-0.676016035811947910,	-0.675979190621402770,	-0.675942343740909560,	-0.675905495170560530,	-0.675868644910447510,	-0.675831792960663200,	-0.675794939321299300,	
+-0.675758083992448080,	-0.675721226974201450,	-0.675684368266651900,	-0.675647507869891580,	-0.675610645784012420,	-0.675573782009106340,	-0.675536916545266040,	-0.675500049392583570,	
+-0.675463180551150840,	-0.675426310021060020,	-0.675389437802403680,	-0.675352563895273650,	-0.675315688299761960,	-0.675278811015961430,	-0.675241932043963770,	-0.675205051383861330,	
+-0.675168169035745950,	-0.675131284999710420,	-0.675094399275846690,	-0.675057511864247010,	-0.675020622765003190,	-0.674983731978208160,	-0.674946839503953730,	-0.674909945342332280,	
+-0.674873049493435630,	-0.674836151957356690,	-0.674799252734187390,	-0.674762351824019890,	-0.674725449226946220,	-0.674688544943059300,	-0.674651638972450950,	-0.674614731315213540,	
+-0.674577821971438900,	-0.674540910941220150,	-0.674503998224649020,	-0.674467083821817640,	-0.674430167732818830,	-0.674393249957744630,	-0.674356330496687310,	-0.674319409349738770,	
+-0.674282486516992070,	-0.674245561998539240,	-0.674208635794472430,	-0.674171707904883680,	-0.674134778329866010,	-0.674097847069511370,	-0.674060914123912220,	-0.674023979493160400,	
+-0.673987043177348920,	-0.673950105176569840,	-0.673913165490915510,	-0.673876224120477870,	-0.673839281065350070,	-0.673802336325624030,	-0.673765389901391900,	-0.673728441792746600,	
+-0.673691491999780180,	-0.673654540522585000,	-0.673617587361253210,	-0.673580632515877740,	-0.673543675986550630,	-0.673506717773364460,	-0.673469757876411060,	-0.673432796295783560,	
+-0.673395833031574240,	-0.673358868083875240,	-0.673321901452778700,	-0.673284933138377780,	-0.673247963140764520,	-0.673210991460031380,	-0.673174018096270420,	-0.673137043049574670,	
+-0.673100066320036380,	-0.673063087907747600,	-0.673026107812801480,	-0.672989126035289930,	-0.672952142575305670,	-0.672915157432940720,	-0.672878170608288250,	-0.672841182101440280,	
+-0.672804191912489410,	-0.672767200041527680,	-0.672730206488648340,	-0.672693211253943430,	-0.672656214337505440,	-0.672619215739426730,	-0.672582215459800240,	-0.672545213498718210,	
+-0.672508209856273130,	-0.672471204532557150,	-0.672434197527663650,	-0.672397188841684530,	-0.672360178474712080,	-0.672323166426839650,	-0.672286152698159170,	-0.672249137288763340,	
+-0.672212120198744320,	-0.672175101428195370,	-0.672138080977208730,	-0.672101058845876790,	-0.672064035034291910,	-0.672027009542547350,	-0.671989982370735150,	-0.671952953518948020,	
+-0.671915922987278200,	-0.671878890775818860,	-0.671841856884662360,	-0.671804821313901180,	-0.671767784063627580,	-0.671730745133934830,	-0.671693704524915390,	-0.671656662236661540,	
+-0.671619618269265750,	-0.671582572622821170,	-0.671545525297420290,	-0.671508476293155130,	-0.671471425610119190,	-0.671434373248404710,	-0.671397319208104190,	-0.671360263489310220,	
+-0.671323206092115820,	-0.671286147016613380,	-0.671249086262895590,	-0.671212023831054720,	-0.671174959721184130,	-0.671137893933376200,	-0.671100826467723510,	-0.671063757324318440,	
+-0.671026686503254250,	-0.670989614004623420,	-0.670952539828518550,	-0.670915463975031880,	-0.670878386444257010,	-0.670841307236286100,	-0.670804226351211730,	-0.670767143789126940,	
+-0.670730059550124440,	-0.670692973634296700,	-0.670655886041736200,	-0.670618796772536330,	-0.670581705826789440,	-0.670544613204588360,	-0.670507518906025330,	-0.670470422931193850,	
+-0.670433325280186400,	-0.670396225953095560,	-0.670359124950013820,	-0.670322022271034660,	-0.670284917916250440,	-0.670247811885753890,	-0.670210704179637460,	-0.670173594797994650,	
+-0.670136483740917830,	-0.670099371008499480,	-0.670062256600832960,	-0.670025140518010880,	-0.669988022760125920,	-0.669950903327270590,	-0.669913782219538230,	-0.669876659437021570,	
+-0.669839534979813190,	-0.669802408848005680,	-0.669765281041692420,	-0.669728151560965990,	-0.669691020405919210,	-0.669653887576644460,	-0.669616753073235430,	-0.669579616895784490,	
+-0.669542479044384460,	-0.669505339519127940,	-0.669468198320108400,	-0.669431055447418320,	-0.669393910901150630,	-0.669356764681397820,	-0.669319616788253470,	-0.669282467221810060,	
+-0.669245315982160190,	-0.669208163069397340,	-0.669171008483613990,	-0.669133852224903180,	-0.669096694293357500,	-0.669059534689070310,	-0.669022373412134330,	-0.668985210462642370,	
+-0.668948045840687120,	-0.668910879546361970,	-0.668873711579759720,	-0.668836541940973190,	-0.668799370630094980,	-0.668762197647218670,	-0.668725022992436750,	-0.668687846665842360,	
+-0.668650668667528090,	-0.668613488997587440,	-0.668576307656112980,	-0.668539124643197540,	-0.668501939958934590,	-0.668464753603416730,	-0.668427565576736990,	-0.668390375878988090,	
+-0.668353184510263490,	-0.668315991470656010,	-0.668278796760258480,	-0.668241600379163690,	-0.668204402327465250,	-0.668167202605255750,	-0.668130001212628220,	-0.668092798149675370,	
+-0.668055593416490900,	-0.668018387013167400,	-0.667981178939797910,	-0.667943969196475250,	-0.667906757783292890,	-0.667869544700343650,	-0.667832329947720240,	-0.667795113525516350,	
+-0.667757895433824690,	-0.667720675672738300,	-0.667683454242349870,	-0.667646231142753120,	-0.667609006374040750,	-0.667571779936305900,	-0.667534551829641280,	-0.667497322054140700,	
+-0.667460090609896640,	-0.667422857497002480,	-0.667385622715550800,	-0.667348386265635420,	-0.667311148147349040,	-0.667273908360784820,	-0.667236666906035450,	-0.667199423783194740,	
+-0.667162178992355530,	-0.667124932533610600,	-0.667087684407053570,	-0.667050434612777350,	-0.667013183150874990,	-0.666975930021439400,	-0.666938675224564290,	-0.666901418760342590,	
+-0.666864160628867220,	-0.666826900830231220,	-0.666789639364528290,	-0.666752376231851130,	-0.666715111432293120,	-0.666677844965947060,	-0.666640576832906670,	-0.666603307033264760,	
+-0.666566035567114690,	-0.666528762434549170,	-0.666491487635662020,	-0.666454211170546260,	-0.666416933039294830,	-0.666379653242000880,	-0.666342371778757990,	-0.666305088649659320,	
+-0.666267803854797450,	-0.666230517394266530,	-0.666193229268159270,	-0.666155939476568930,	-0.666118648019588420,	-0.666081354897311570,	-0.666044060109831420,	-0.666006763657240990,	
+-0.665969465539633430,	-0.665932165757102460,	-0.665894864309741210,	-0.665857561197642720,	-0.665820256420899930,	-0.665782949979606960,	-0.665745641873856540,	-0.665708332103742030,	
+-0.665671020669356350,	-0.665633707570793430,	-0.665596392808146310,	-0.665559076381507800,	-0.665521758290971930,	-0.665484438536631750,	-0.665447117118580400,	-0.665409794036910920,	
+-0.665372469291717340,	-0.665335142883092480,	-0.665297814811129930,	-0.665260485075922390,	-0.665223153677564020,	-0.665185820616147730,	-0.665148485891766890,	-0.665111149504514550,	
+-0.665073811454484630,	-0.665036471741770160,	-0.664999130366464630,	-0.664961787328660850,	-0.664924442628452850,	-0.664887096265933900,	-0.664849748241196800,	-0.664812398554335720,	
+-0.664775047205443560,	-0.664737694194613820,	-0.664700339521939520,	-0.664662983187514710,	-0.664625625191432420,	-0.664588265533786030,	-0.664550904214668670,	-0.664513541234174500,	
+-0.664476176592396330,	-0.664438810289427750,	-0.664401442325361800,	-0.664364072700292630,	-0.664326701414313270,	-0.664289328467517090,	-0.664251953859997360,	-0.664214577591847990,	
+-0.664177199663162240,	-0.664139820074033490,	-0.664102438824554890,	-0.664065055914820460,	-0.664027671344923350,	-0.663990285114956840,	-0.663952897225014830,	-0.663915507675190590,	
+-0.663878116465577710,	-0.663840723596269110,	-0.663803329067359060,	-0.663765932878940700,	-0.663728535031107400,	-0.663691135523952540,	-0.663653734357570140,	-0.663616331532053460,	
+-0.663578927047495880,	-0.663541520903990660,	-0.663504113101632040,	-0.663466703640513080,	-0.663429292520727350,	-0.663391879742368020,	-0.663354465305529440,	-0.663317049210304540,	
+-0.663279631456786810,	-0.663242212045070280,	-0.663204790975248320,	-0.663167368247414290,	-0.663129943861661460,	-0.663092517818084200,	-0.663055090116775550,	-0.663017660757829310,	
+-0.662980229741338520,	-0.662942797067397450,	-0.662905362736099460,	-0.662867926747538030,	-0.662830489101806420,	-0.662793049798998890,	-0.662755608839208810,	-0.662718166222529660,	
+-0.662680721949054810,	-0.662643276018878510,	-0.662605828432093920,	-0.662568379188794520,	-0.662530928289074450,	-0.662493475733027080,	-0.662456021520746010,	-0.662418565652324600,	
+-0.662381108127857000,	-0.662343648947436690,	-0.662306188111157270,	-0.662268725619112100,	-0.662231261471395330,	-0.662193795668100550,	-0.662156328209321130,	-0.662118859095150670,	
+-0.662081388325683310,	-0.662043915901012530,	-0.662006441821232030,	-0.661968966086434960,	-0.661931488696715920,	-0.661894009652168050,	-0.661856528952885270,	-0.661819046598960740,	
+-0.661781562590489040,	-0.661744076927563320,	-0.661706589610277060,	-0.661669100638724750,	-0.661631610012999640,	-0.661594117733195540,	-0.661556623799405720,	-0.661519128211724760,	
+-0.661481630970246040,	-0.661444132075063140,	-0.661406631526269550,	-0.661369129323959860,	-0.661331625468227210,	-0.661294119959165540,	-0.661256612796868200,	-0.661219103981429690,	
+-0.661181593512943480,	-0.661144081391503160,	-0.661106567617202430,	-0.661069052190135560,	-0.661031535110396030,	-0.660994016378077420,	-0.660956495993274000,	-0.660918973956079460,	
+-0.660881450266587400,	-0.660843924924891410,	-0.660806397931085860,	-0.660768869285264350,	-0.660731338987520790,	-0.660693807037948440,	-0.660656273436641910,	-0.660618738183694650,	
+-0.660581201279200610,	-0.660543662723253270,	-0.660506122515947090,	-0.660468580657375570,	-0.660431037147632630,	-0.660393491986811740,	-0.660355945175007400,	-0.660318396712313290,	
+-0.660280846598822800,	-0.660243294834630510,	-0.660205741419830130,	-0.660168186354515240,	-0.660130629638779550,	-0.660093071272717660,	-0.660055511256423140,	-0.660017949589989830,	
+-0.659980386273511300,	-0.659942821307082040,	-0.659905254690795860,	-0.659867686424746470,	-0.659830116509027560,	-0.659792544943733740,	-0.659754971728958470,	-0.659717396864795800,	
+-0.659679820351339320,	-0.659642242188683610,	-0.659604662376922280,	-0.659567080916149020,	-0.659529497806458310,	-0.659491913047943860,	-0.659454326640699700,	-0.659416738584819310,	
+-0.659379148880397500,	-0.659341557527527770,	-0.659303964526304130,	-0.659266369876820300,	-0.659228773579170870,	-0.659191175633449420,	-0.659153576039750110,	-0.659115974798166530,	
+-0.659078371908793260,	-0.659040767371724120,	-0.659003161187053040,	-0.658965553354873830,	-0.658927943875280970,	-0.658890332748368280,	-0.658852719974229670,	-0.658815105552959080,	
+-0.658777489484650980,	-0.658739871769399080,	-0.658702252407297300,	-0.658664631398440230,	-0.658627008742921460,	-0.658589384440835260,	-0.658551758492275210,	-0.658514130897336130,	
+-0.658476501656111710,	-0.658438870768696120,	-0.658401238235182930,	-0.658363604055666960,	-0.658325968230242030,	-0.658288330759002170,	-0.658250691642041090,	-0.658213050879453700,	
+-0.658175408471333600,	-0.658137764417775050,	-0.658100118718871750,	-0.658062471374718520,	-0.658024822385409050,	-0.657987171751037160,	-0.657949519471697770,	-0.657911865547484490,	
+-0.657874209978491550,	-0.657836552764812790,	-0.657798893906543000,	-0.657761233403776010,	-0.657723571256605850,	-0.657685907465126450,	-0.657648242029432620,	-0.657610574949618280,	
+-0.657572906225777350,	-0.657535235858003890,	-0.657497563846392690,	-0.657459890191037570,	-0.657422214892032670,	-0.657384537949471940,	-0.657346859363450280,	-0.657309179134061390,	
+-0.657271497261399220,	-0.657233813745558670,	-0.657196128586633570,	-0.657158441784718050,	-0.657120753339906270,	-0.657083063252292820,	-0.657045371521971730,	-0.657007678149037270,	
+-0.656969983133583240,	-0.656932286475704560,	-0.656894588175495180,	-0.656856888233049330,	-0.656819186648460950,	-0.656781483421824960,	-0.656743778553235180,	-0.656706072042785970,	
+-0.656668363890571370,	-0.656630654096686080,	-0.656592942661224140,	-0.656555229584279920,	-0.656517514865947230,	-0.656479798506321100,	-0.656442080505495460,	-0.656404360863564350,	
+-0.656366639580622580,	-0.656328916656764290,	-0.656291192092083750,	-0.656253465886674770,	-0.656215738040632490,	-0.656178008554050950,	-0.656140277427024300,	-0.656102544659646680,	
+-0.656064810252013020,	-0.656027074204217240,	-0.655989336516353940,	-0.655951597188516810,	-0.655913856220801120,	-0.655876113613300780,	-0.655838369366110060,	-0.655800623479323220,	
+-0.655762875953035060,	-0.655725126787339740,	-0.655687375982331290,	-0.655649623538104740,	-0.655611869454754140,	-0.655574113732373840,	-0.655536356371057890,	-0.655498597370901440,	
+-0.655460836731998510,	-0.655423074454443370,	-0.655385310538330270,	-0.655347544983754250,	-0.655309777790809460,	-0.655272008959590040,	-0.655234238490190360,	-0.655196466382705460,	
+-0.655158692637229370,	-0.655120917253856460,	-0.655083140232680990,	-0.655045361573798000,	-0.655007581277301630,	-0.654969799343285920,	-0.654932015771846120,	-0.654894230563076270,	
+-0.654856443717070860,	-0.654818655233923910,	-0.654780865113730680,	-0.654743073356585330,	-0.654705279962582320,	-0.654667484931815700,	-0.654629688264380730,	-0.654591889960371540,	
+-0.654554090019882630,	-0.654516288443008240,	-0.654478485229843420,	-0.654440680380482310,	-0.654402873895019500,	-0.654365065773549250,	-0.654327256016166590,	-0.654289444622965900,	
+-0.654251631594041210,	-0.654213816929487770,	-0.654176000629399730,	-0.654138182693871810,	-0.654100363122998020,	-0.654062541916873630,	-0.654024719075593010,	-0.653986894599250410,	
+-0.653949068487940430,	-0.653911240741757990,	-0.653873411360797460,	-0.653835580345153430,	-0.653797747694920160,	-0.653759913410192790,	-0.653722077491065590,	-0.653684239937633250,	
+-0.653646400749990030,	-0.653608559928231080,	-0.653570717472450770,	-0.653532873382743680,	-0.653495027659203980,	-0.653457180301927120,	-0.653419331311007270,	-0.653381480686538780,	
+-0.653343628428616930,	-0.653305774537335960,	-0.653267919012790690,	-0.653230061855075150,	-0.653192203064284830,	-0.653154342640513970,	-0.653116480583857300,	-0.653078616894409160,	
+-0.653040751572264710,	-0.653002884617518430,	-0.652965016030264910,	-0.652927145810598520,	-0.652889273958614620,	-0.652851400474407480,	-0.652813525358071910,	-0.652775648609702160,	
+-0.652737770229393610,	-0.652699890217240620,	-0.652662008573337560,	-0.652624125297779910,	-0.652586240390661930,	-0.652548353852078210,	-0.652510465682123450,	-0.652472575880892800,	
+-0.652434684448480630,	-0.652396791384981860,	-0.652358896690490740,	-0.652321000365102650,	-0.652283102408912070,	-0.652245202822013810,	-0.652207301604502130,	-0.652169398756472620,	
+-0.652131494278019530,	-0.652093588169237790,	-0.652055680430221660,	-0.652017771061066730,	-0.651979860061867370,	-0.651941947432717940,	-0.651904033173714040,	-0.651866117284950140,	
+-0.651828199766520840,	-0.651790280618520730,	-0.651752359841045180,	-0.651714437434188890,	-0.651676513398046330,	-0.651638587732712220,	-0.651600660438282020,	-0.651562731514850220,	
+-0.651524800962511420,	-0.651486868781360420,	-0.651448934971492590,	-0.651410999533002300,	-0.651373062465984590,	-0.651335123770533930,	-0.651297183446745700,	-0.651259241494714590,	
+-0.651221297914535420,	-0.651183352706302570,	-0.651145405870111720,	-0.651107457406057350,	-0.651069507314233960,	-0.651031555594737130,	-0.650993602247661450,	-0.650955647273101850,	
+-0.650917690671152680,	-0.650879732441909660,	-0.650841772585467270,	-0.650803811101920540,	-0.650765847991363830,	-0.650727883253892860,	-0.650689916889602200,	-0.650651948898586800,	
+-0.650613979280941110,	-0.650576008036760970,	-0.650538035166140620,	-0.650500060669175320,	-0.650462084545959440,	-0.650424106796588690,	-0.650386127421157760,	-0.650348146419761020,	
+-0.650310163792494400,	-0.650272179539452270,	-0.650234193660729760,	-0.650196206156421370,	-0.650158217026622910,	-0.650120226271428850,	-0.650082233890934110,	-0.650044239885233630,	
+-0.650006244254422770,	-0.649968246998596340,	-0.649930248117849270,	-0.649892247612276260,	-0.649854245481973010,	-0.649816241727034120,	-0.649778236347554610,	-0.649740229343629180,	
+-0.649702220715353440,	-0.649664210462822190,	-0.649626198586130130,	-0.649588185085372860,	-0.649550169960645190,	-0.649512153212042030,	-0.649474134839658210,	-0.649436114843589430,	
+-0.649398093223930270,	-0.649360069980775890,	-0.649322045114220980,	-0.649284018624361360,	-0.649245990511291620,	-0.649207960775106900,	-0.649169929415902010,	-0.649131896433772560,	
+-0.649093861828813460,	-0.649055825601119630,	-0.649017787750786000,	-0.648979748277908160,	-0.648941707182580930,	-0.648903664464899110,	-0.648865620124958520,	-0.648827574162853860,	
+-0.648789526578680160,	-0.648751477372532470,	-0.648713426544506260,	-0.648675374094696670,	-0.648637320023198520,	-0.648599264330106730,	-0.648561207015517120,	-0.648523148079524490,	
+-0.648485087522224110,	-0.648447025343710570,	-0.648408961544079790,	-0.648370896123426580,	-0.648332829081846200,	-0.648294760419433460,	-0.648256690136284060,	-0.648218618232492940,	
+-0.648180544708155340,	-0.648142469563365960,	-0.648104392798220740,	-0.648066314412814590,	-0.648028234407242330,	-0.647990152781599770,	-0.647952069535981940,	-0.647913984670483780,	
+-0.647875898185200420,	-0.647837810080227670,	-0.647799720355660360,	-0.647761629011593730,	-0.647723536048122720,	-0.647685441465343130,	-0.647647345263349990,	-0.647609247442238580,	
+-0.647571148002103580,	-0.647533046943041150,	-0.647494944265145980,	-0.647456839968513550,	-0.647418734053238690,	-0.647380626519417300,	-0.647342517367144320,	-0.647304406596514670,	
+-0.647266294207624380,	-0.647228180200568380,	-0.647190064575441930,	-0.647151947332340050,	-0.647113828471358570,	-0.647075707992592510,	-0.647037585896137140,	-0.646999462182087480,	
+-0.646961336850539580,	-0.646923209901588250,	-0.646885081335328960,	-0.646846951151856640,	-0.646808819351267220,	-0.646770685933655830,	-0.646732550899117630,	-0.646694414247747760,	
+-0.646656275979642260,	-0.646618136094895930,	-0.646579994593604050,	-0.646541851475862410,	-0.646503706741766270,	-0.646465560391410790,	-0.646427412424890990,	-0.646389262842303140,	
+-0.646351111643742040,	-0.646312958829303290,	-0.646274804399081690,	-0.646236648353173400,	-0.646198490691673570,	-0.646160331414677440,	-0.646122170522280160,	-0.646084008014577770,	
+-0.646045843891665420,	-0.646007678153638460,	-0.645969510800591950,	-0.645931341832622020,	-0.645893171249823710,	-0.645854999052292490,	-0.645816825240123400,	-0.645778649813412600,	
+-0.645740472772255210,	-0.645702294116746290,	-0.645664113846981860,	-0.645625931963057290,	-0.645587748465067830,	-0.645549563353108650,	-0.645511376627275980,	-0.645473188287664760,	
+-0.645434998334370680,	-0.645396806767488670,	-0.645358613587114990,	-0.645320418793344790,	-0.645282222386273640,	-0.645244024365996480,	-0.645205824732609680,	-0.645167623486208260,	
+-0.645129420626887720,	-0.645091216154743410,	-0.645053010069871370,	-0.645014802372366750,	-0.644976593062324800,	-0.644938382139841780,	-0.644900169605012730,	-0.644861955457933230,	
+-0.644823739698698550,	-0.644785522327404940,	-0.644747303344147430,	-0.644709082749021610,	-0.644670860542122860,	-0.644632636723547310,	-0.644594411293390010,	-0.644556184251746880,	
+-0.644517955598712830,	-0.644479725334384250,	-0.644441493458856370,	-0.644403259972224700,	-0.644365024874584580,	-0.644326788166032280,	-0.644288549846662950,	-0.644250309916571950,	
+-0.644212068375855430,	-0.644173825224608860,	-0.644135580462927630,	-0.644097334090907190,	-0.644059086108643710,	-0.644020836516232540,	-0.643982585313769280,	-0.643944332501349190,	
+-0.643906078079068630,	-0.643867822047022860,	-0.643829564405307480,	-0.643791305154017950,	-0.643753044293250420,	-0.643714781823100380,	-0.643676517743663300,	-0.643638252055034550,	
+-0.643599984757310620,	-0.643561715850586640,	-0.643523445334958090,	-0.643485173210521230,	-0.643446899477371440,	-0.643408624135604400,	-0.643370347185315490,	-0.643332068626601080,	
+-0.643293788459556430,	-0.643255506684277330,	-0.643217223300859060,	-0.643178938309398210,	-0.643140651709989910,	-0.643102363502729980,	-0.643064073687713900,	-0.643025782265037930,	
+-0.642987489234797430,	-0.642949194597088320,	-0.642910898352005770,	-0.642872600499646450,	-0.642834301040105530,	-0.642795999973478800,	-0.642757697299861870,	-0.642719393019350990,	
+-0.642681087132041640,	-0.642642779638029180,	-0.642604470537410100,	-0.642566159830279870,	-0.642527847516734310,	-0.642489533596868670,	-0.642451218070779650,	-0.642412900938562510,	
+-0.642374582200313180,	-0.642336261856127020,	-0.642297939906100510,	-0.642259616350329130,	-0.642221291188908800,	-0.642182964421934900,	-0.642144636049503890,	-0.642106306071711260,	
+-0.642067974488652940,	-0.642029641300424280,	-0.641991306507121880,	-0.641952970108841230,	-0.641914632105677780,	-0.641876292497728150,	-0.641837951285087690,	-0.641799608467852440,	
+-0.641761264046117770,	-0.641722918019980380,	-0.641684570389535640,	-0.641646221154879460,	-0.641607870316107330,	-0.641569517873315950,	-0.641531163826600690,	-0.641492808176057580,	
+-0.641454450921782100,	-0.641416092063870850,	-0.641377731602419400,	-0.641339369537523570,	-0.641301005869278960,	-0.641262640597782260,	-0.641224273723128960,	-0.641185905245414520,	
+-0.641147535164735770,	-0.641109163481188070,	-0.641070790194867570,	-0.641032415305869630,	-0.640994038814291070,	-0.640955660720227470,	-0.640917281023774650,	-0.640878899725028320,	
+-0.640840516824085050,	-0.640802132321040440,	-0.640763746215990640,	-0.640725358509031010,	-0.640686969200258360,	-0.640648578289768290,	-0.640610185777656830,	-0.640571791664019450,	
+-0.640533395948952980,	-0.640494998632553100,	-0.640456599714915640,	-0.640418199196136410,	-0.640379797076311870,	-0.640341393355537970,	-0.640302988033910280,	-0.640264581111525400,	
+-0.640226172588479030,	-0.640187762464867300,	-0.640149350740785720,	-0.640110937416331180,	-0.640072522491599290,	-0.640034105966686080,	-0.639995687841687260,	-0.639957268116699620,	
+-0.639918846791818760,	-0.639880423867140840,	-0.639841999342761420,	-0.639803573218777450,	-0.639765145495284400,	-0.639726716172378640,	-0.639688285250155640,	-0.639649852728712330,	
+-0.639611418608144410,	-0.639572982888547580,	-0.639534545570018540,	-0.639496106652653330,	-0.639457666136547640,	-0.639419224021797630,	-0.639380780308499760,	-0.639342334996749970,	
+-0.639303888086644400,	-0.639265439578278750,	-0.639226989471749830,	-0.639188537767153450,	-0.639150084464585650,	-0.639111629564142470,	-0.639073173065920370,	-0.639034714970015410,	
+-0.638996255276523710,	-0.638957793985540980,	-0.638919331097164140,	-0.638880866611488910,	-0.638842400528611190,	-0.638803932848627910,	-0.638765463571634660,	-0.638726992697727810,	
+-0.638688520227003180,	-0.638650046159557560,	-0.638611570495486780,	-0.638573093234887090,	-0.638534614377854410,	-0.638496133924485450,	-0.638457651874876130,	-0.638419168229122810,	
+-0.638380682987321090,	-0.638342196149568110,	-0.638303707715959570,	-0.638265217686591720,	-0.638226726061560610,	-0.638188232840962930,	-0.638149738024894720,	-0.638111241613451790,	
+-0.638072743606731160,	-0.638034244004828550,	-0.637995742807840440,	-0.637957240015862630,	-0.637918735628992040,	-0.637880229647324490,	-0.637841722070956570,	-0.637803212899983870,	
+-0.637764702134503540,	-0.637726189774611370,	-0.637687675820403870,	-0.637649160271976710,	-0.637610643129427060,	-0.637572124392850830,	-0.637533604062344160,	-0.637495082138003210,	
+-0.637456558619924900,	-0.637418033508205250,	-0.637379506802940420,	-0.637340978504226550,	-0.637302448612160570,	-0.637263917126838500,	-0.637225384048356160,	-0.637186849376810800,	
+-0.637148313112298360,	-0.637109775254915080,	-0.637071235804757000,	-0.637032694761921260,	-0.636994152126503680,	-0.636955607898600730,	-0.636917062078308450,	-0.636878514665723870,	
+-0.636839965660943030,	-0.636801415064062180,	-0.636762862875177580,	-0.636724309094386040,	-0.636685753721783820,	-0.636647196757467170,	-0.636608638201532130,	-0.636570078054075950,	
+-0.636531516315194560,	-0.636492952984983980,	-0.636454388063541380,	-0.636415821550962770,	-0.636377253447344640,	-0.636338683752783130,	-0.636300112467375170,	-0.636261539591216900,	
+-0.636222965124404790,	-0.636184389067034890,	-0.636145811419204450,	-0.636107232181009510,	-0.636068651352546420,	-0.636030068933911340,	-0.635991484925201410,	-0.635952899326512890,	
+-0.635914312137942030,	-0.635875723359584980,	-0.635837132991539100,	-0.635798541033900320,	-0.635759947486764900,	-0.635721352350229860,	-0.635682755624391470,	-0.635644157309346200,	
+-0.635605557405190200,	-0.635566955912020730,	-0.635528352829933810,	-0.635489748159025920,	-0.635451141899393450,	-0.635412534051133400,	-0.635373924614342060,	-0.635335313589115880,	
+-0.635296700975551020,	-0.635258086773744850,	-0.635219470983793390,	-0.635180853605793240,	-0.635142234639840650,	-0.635103614086032890,	-0.635064991944465970,	-0.635026368215236610,	
+-0.634987742898441070,	-0.634949115994176360,	-0.634910487502538980,	-0.634871857423625060,	-0.634833225757531760,	-0.634794592504355440,	-0.634755957664192570,	-0.634717321237139530,	
+-0.634678683223293460,	-0.634640043622750840,	-0.634601402435607920,	-0.634562759661961300,	-0.634524115301908000,	-0.634485469355544510,	-0.634446821822967300,	-0.634408172704272740,	
+-0.634369521999557980,	-0.634330869708919500,	-0.634292215832453880,	-0.634253560370257260,	-0.634214903322427250,	-0.634176244689059860,	-0.634137584470251590,	-0.634098922666099570,	
+-0.634060259276700400,	-0.634021594302150440,	-0.633982927742546280,	-0.633944259597985060,	-0.633905589868563270,	-0.633866918554377380,	-0.633828245655523980,	-0.633789571172100220,	
+-0.633750895104202570,	-0.633712217451927740,	-0.633673538215371870,	-0.633634857394632660,	-0.633596174989806250,	-0.633557491000989350,	-0.633518805428278430,	-0.633480118271770860,	
+-0.633441429531562910,	-0.633402739207751140,	-0.633364047300432830,	-0.633325353809704340,	-0.633286658735662590,	-0.633247962078403730,	-0.633209263838025340,	-0.633170564014623900,	
+-0.633131862608295900,	-0.633093159619138040,	-0.633054455047247440,	-0.633015748892720830,	-0.632977041155654900,	-0.632938331836145900,	-0.632899620934291420,	-0.632860908450187940,	
+-0.632822194383932280,	-0.632783478735620690,	-0.632744761505350750,	-0.632706042693218840,	-0.632667322299321540,	-0.632628600323756340,	-0.632589876766619600,	-0.632551151628008120,	
+-0.632512424908018400,	-0.632473696606748010,	-0.632434966724293450,	-0.632396235260751390,	-0.632357502216218450,	-0.632318767590791970,	-0.632280031384568670,	-0.632241293597645360,	
+-0.632202554230118400,	-0.632163813282085370,	-0.632125070753642880,	-0.632086326644887620,	-0.632047580955916290,	-0.632008833686826250,	-0.631970084837714220,	-0.631931334408676880,	
+-0.631892582399810940,	-0.631853828811213880,	-0.631815073642982280,	-0.631776316895212630,	-0.631737558568002510,	-0.631698798661448510,	-0.631660037175647450,	-0.631621274110696020,	
+-0.631582509466691700,	-0.631543743243731190,	-0.631504975441911200,	-0.631466206061328530,	-0.631427435102080660,	-0.631388662564264180,	-0.631349888447976130,	-0.631311112753312980,	
+-0.631272335480372320,	-0.631233556629250850,	-0.631194776200045490,	-0.631155994192852840,	-0.631117210607770600,	-0.631078425444895340,	-0.631039638704323560,	-0.631000850386153170,	
+-0.630962060490480540,	-0.630923269017402810,	-0.630884475967016580,	-0.630845681339419540,	-0.630806885134708170,	-0.630768087352979730,	-0.630729287994330590,	-0.630690487058858660,	
+-0.630651684546660540,	-0.630612880457833150,	-0.630574074792473180,	-0.630535267550678460,	-0.630496458732545560,	-0.630457648338171420,	-0.630418836367652840,	-0.630380022821087630,	
+-0.630341207698572270,	-0.630302391000203580,	-0.630263572726079250,	-0.630224752876295870,	-0.630185931450950810,	-0.630147108450140440,	-0.630108283873962670,	-0.630069457722514210,	
+-0.630030629995892100,	-0.629991800694193140,	-0.629952969817514920,	-0.629914137365954250,	-0.629875303339608280,	-0.629836467738573820,	-0.629797630562948350,	-0.629758791812828900,	
+-0.629719951488312500,	-0.629681109589495860,	-0.629642266116476780,	-0.629603421069352080,	-0.629564574448218670,	-0.629525726253173600,	-0.629486876484314560,	-0.629448025141738370,	
+-0.629409172225541710,	-0.629370317735822420,	-0.629331461672677390,	-0.629292604036203680,	-0.629253744826498210,	-0.629214884043658660,	-0.629176021687781860,	-0.629137157758965060,	
+-0.629098292257304960,	-0.629059425182899590,	-0.629020556535845540,	-0.628981686316240070,	-0.628942814524180220,	-0.628903941159763560,	-0.628865066223087020,	-0.628826189714247860,	
+-0.628787311633342890,	-0.628748431980469920,	-0.628709550755725880,	-0.628670667959207670,	-0.628631783591013130,	-0.628592897651239160,	-0.628554010139982910,	-0.628515121057341310,	
+-0.628476230403412270,	-0.628437338178292610,	-0.628398444382079590,	-0.628359549014870120,	-0.628320652076762130,	-0.628281753567852540,	-0.628242853488238500,	-0.628203951838017030,	
+-0.628165048617286060,	-0.628126143826142400,	-0.628087237464683420,	-0.628048329533006040,	-0.628009420031208080,	-0.627970508959386660,	-0.627931596317638620,	-0.627892682106061860,	
+-0.627853766324753430,	-0.627814848973810570,	-0.627775930053330320,	-0.627737009563410500,	-0.627698087504148240,	-0.627659163875640690,	-0.627620238677984890,	-0.627581311911278860,	
+-0.627542383575619530,	-0.627503453671104270,	-0.627464522197830110,	-0.627425589155894860,	-0.627386654545395660,	-0.627347718366429890,	-0.627308780619094340,	-0.627269841303487290,	
+-0.627230900419705640,	-0.627191957967846440,	-0.627153013948007600,	-0.627114068360286270,	-0.627075121204779710,	-0.627036172481585050,	-0.626997222190800340,	-0.626958270332522490,	
+-0.626919316906848990,	-0.626880361913876860,	-0.626841405353704250,	-0.626802447226428080,	-0.626763487532145720,	-0.626724526270954320,	-0.626685563442952010,	-0.626646599048235720,	
+-0.626607633086903040,	-0.626568665559050890,	-0.626529696464777300,	-0.626490725804179640,	-0.626451753577355050,	-0.626412779784400800,	-0.626373804425414900,	-0.626334827500494520,	
+-0.626295849009736670,	-0.626256868953239620,	-0.626217887331100400,	-0.626178904143416370,	-0.626139919390284790,	-0.626100933071803810,	-0.626061945188070460,	-0.626022955739182210,	
+-0.625983964725236210,	-0.625944972146330710,	-0.625905978002562760,	-0.625866982294029820,	-0.625827985020829150,	-0.625788986183058780,	-0.625749985780816090,	-0.625710983814198320,	
+-0.625671980283302730,	-0.625632975188227580,	-0.625593968529070010,	-0.625554960305927170,	-0.625515950518897190,	-0.625476939168077450,	-0.625437926253565310,	-0.625398911775458030,	
+-0.625359895733853750,	-0.625320878128849730,	-0.625281858960543560,	-0.625242838229032480,	-0.625203815934414540,	-0.625164792076787100,	-0.625125766656247640,	-0.625086739672893410,	
+-0.625047711126822780,	-0.625008681018132780,	-0.624969649346921120,	-0.624930616113284930,	-0.624891581317322590,	-0.624852544959131340,	-0.624813507038808340,	-0.624774467556451940,	
+-0.624735426512159300,	-0.624696383906028220,	-0.624657339738155740,	-0.624618294008640220,	-0.624579246717579030,	-0.624540197865069760,	-0.624501147451209550,	-0.624462095476096880,	
+-0.624423041939829000,	-0.624383986842503510,	-0.624344930184217660,	-0.624305871965069810,	-0.624266812185157340,	-0.624227750844577820,	-0.624188687943428630,	-0.624149623481807910,	
+-0.624110557459813250,	-0.624071489877542240,	-0.624032420735092020,	-0.623993350032561180,	-0.623954277770046970,	-0.623915203947646770,	-0.623876128565458820,	-0.623837051623580610,	
+-0.623797973122109720,	-0.623758893061143520,	-0.623719811440780480,	-0.623680728261117980,	-0.623641643522253600,	-0.623602557224284700,	-0.623563469367309780,	-0.623524379951426290,	
+-0.623485288976731720,	-0.623446196443323660,	-0.623407102351300480,	-0.623368006700759420,	-0.623328909491798420,	-0.623289810724514840,	-0.623250710399007040,	-0.623211608515372490,	
+-0.623172505073708580,	-0.623133400074113660,	-0.623094293516685330,	-0.623055185401521270,	-0.623016075728718870,	-0.622976964498376580,	-0.622937851710591910,	-0.622898737365462640,	
+-0.622859621463086150,	-0.622820504003561040,	-0.622781384986984540,	-0.622742264413454700,	-0.622703142283068780,	-0.622664018595925350,	-0.622624893352121900,	-0.622585766551756240,	
+-0.622546638194925730,	-0.622507508281729070,	-0.622468376812263640,	-0.622429243786626780,	-0.622390109204917330,	-0.622350973067232530,	-0.622311835373670300,	-0.622272696124328120,	
+-0.622233555319304580,	-0.622194412958697150,	-0.622155269042603650,	-0.622116123571121670,	-0.622076976544349680,	-0.622037827962385270,	-0.621998677825326250,	-0.621959526133270320,	
+-0.621920372886315740,	-0.621881218084560430,	-0.621842061728101970,	-0.621802903817037960,	-0.621763744351467080,	-0.621724583331486840,	-0.621685420757194800,	-0.621646256628689550,	
+-0.621607090946068700,	-0.621567923709430150,	-0.621528754918871380,	-0.621489584574490990,	-0.621450412676386790,	-0.621411239224656460,	-0.621372064219397720,	-0.621332887660709150,	
+-0.621293709548688340,	-0.621254529883433330,	-0.621215348665041580,	-0.621176165893611910,	-0.621136981569241690,	-0.621097795692029160,	-0.621058608262071710,	-0.621019419279468020,	
+-0.620980228744315910,	-0.620941036656713190,	-0.620901843016757440,	-0.620862647824547590,	-0.620823451080181000,	-0.620784252783755490,	-0.620745052935369630,	-0.620705851535121140,	
+-0.620666648583108050,	-0.620627444079428050,	-0.620588238024179730,	-0.620549030417460790,	-0.620509821259369380,	-0.620470610550002970,	-0.620431398289460480,	-0.620392184477839390,	
+-0.620352969115237850,	-0.620313752201753550,	-0.620274533737485310,	-0.620235313722530600,	-0.620196092156987680,	-0.620156869040954130,	-0.620117644374528880,	-0.620078418157809400,	
+-0.620039190390893500,	-0.619999961073880110,	-0.619960730206866710,	-0.619921497789951540,	-0.619882263823232190,	-0.619843028306807600,	-0.619803791240775450,	-0.619764552625233780,	
+-0.619725312460280400,	-0.619686070746014120,	-0.619646827482532640,	-0.619607582669934100,	-0.619568336308316200,	-0.619529088397777870,	-0.619489838938416800,	-0.619450587930331140,	
+-0.619411335373618700,	-0.619372081268378170,	-0.619332825614707480,	-0.619293568412704440,	-0.619254309662467750,	-0.619215049364095330,	-0.619175787517685210,	-0.619136524123335420,	
+-0.619097259181144550,	-0.619057992691210530,	-0.619018724653631610,	-0.618979455068505490,	-0.618940183935931090,	-0.618900911256006210,	-0.618861637028829010,	-0.618822361254497410,	
+-0.618783083933110320,	-0.618743805064765450,	-0.618704524649561050,	-0.618665242687595040,	-0.618625959178966230,	-0.618586674123772550,	-0.618547387522112140,	-0.618508099374083020,	
+-0.618468809679783900,	-0.618429518439312820,	-0.618390225652767580,	-0.618350931320247100,	-0.618311635441849190,	-0.618272338017672340,	-0.618233039047814240,	-0.618193738532373920,	
+-0.618154436471449300,	-0.618115132865138530,	-0.618075827713539530,	-0.618036521016751440,	-0.617997212774871960,	-0.617957902987999460,	-0.617918591656231860,	-0.617879278779668080,	
+-0.617839964358406160,	-0.617800648392544340,	-0.617761330882180550,	-0.617722011827413710,	-0.617682691228341850,	-0.617643369085063010,	-0.617604045397675990,	-0.617564720166278950,	
+-0.617525393390970010,	-0.617486065071847330,	-0.617446735209009830,	-0.617407403802555430,	-0.617368070852582610,	-0.617328736359189170,	-0.617289400322474260,	-0.617250062742535910,	
+-0.617210723619472380,	-0.617171382953381590,	-0.617132040744362790,	-0.617092696992513900,	-0.617053351697933180,	-0.617014004860718890,	-0.616974656480969830,	-0.616935306558784150,	
+-0.616895955094259760,	-0.616856602087495930,	-0.616817247538590570,	-0.616777891447642170,	-0.616738533814748520,	-0.616699174640009010,	-0.616659813923521540,	-0.616620451665384590,	
+-0.616581087865696100,	-0.616541722524555300,	-0.616502355642060130,	-0.616462987218309060,	-0.616423617253400220,	-0.616384245747432670,	-0.616344872700504420,	-0.616305498112714070,	
+-0.616266121984159640,	-0.616226744314940290,	-0.616187365105154040,	-0.616147984354899370,	-0.616108602064274310,	-0.616069218233378240,	-0.616029832862309060,	-0.615990445951164920,	
+-0.615951057500044970,	-0.615911667509047470,	-0.615872275978270770,	-0.615832882907813130,	-0.615793488297773470,	-0.615754092148250170,	-0.615714694459341680,	-0.615675295231146060,	
+-0.615635894463762550,	-0.615596492157289290,	-0.615557088311824760,	-0.615517682927467220,	-0.615478276004315820,	-0.615438867542468680,	-0.615399457542024520,	-0.615360046003081250,	
+-0.615320632925738130,	-0.615281218310093530,	-0.615241802156245580,	-0.615202384464293430,	-0.615162965234335330,	-0.615123544466469770,	-0.615084122160795000,	-0.615044698317410380,	
+-0.615005272936413940,	-0.614965846017904270,	-0.614926417561979740,	-0.614886987568739380,	-0.614847556038281670,	-0.614808122970704970,	-0.614768688366107760,	-0.614729252224589070,	
+-0.614689814546247270,	-0.614650375331180940,	-0.614610934579488340,	-0.614571492291268730,	-0.614532048466620350,	-0.614492603105641580,	-0.614453156208431550,	-0.614413707775088750,	
+-0.614374257805711640,	-0.614334806300398490,	-0.614295353259248670,	-0.614255898682360520,	-0.614216442569832650,	-0.614176984921763310,	-0.614137525738251750,	-0.614098065019396460,	
+-0.614058602765296000,	-0.614019138976048760,	-0.613979673651753880,	-0.613940206792509930,	-0.613900738398415410,	-0.613861268469568680,	-0.613821797006069200,	-0.613782324008015130,	
+-0.613742849475504950,	-0.613703373408638010,	-0.613663895807512570,	-0.613624416672227450,	-0.613584936002881000,	-0.613545453799572480,	-0.613505970062400370,	-0.613466484791463260,	
+-0.613426997986859620,	-0.613387509648688820,	-0.613348019777049340,	-0.613308528372039750,	-0.613269035433758440,	-0.613229540962304980,	-0.613190044957777620,	-0.613150547420275080,	
+-0.613111048349895940,	-0.613071547746739440,	-0.613032045610904190,	-0.612992541942488760,	-0.612953036741591520,	-0.612913530008312170,	-0.612874021742748960,	-0.612834511945000380,	
+-0.612795000615165790,	-0.612755487753343760,	-0.612715973359633010,	-0.612676457434131900,	-0.612636939976940130,	-0.612597420988155950,	-0.612557900467878170,	-0.612518378416205380,	
+-0.612478854833236940,	-0.612439329719071330,	-0.612399803073807370,	-0.612360274897543630,	-0.612320745190379600,	-0.612281213952413640,	-0.612241681183744670,	-0.612202146884471050,	
+-0.612162611054692500,	-0.612123073694507470,	-0.612083534804014340,	-0.612043994383312700,	-0.612004452432501120,	-0.611964908951678320,	-0.611925363940942990,	-0.611885817400394600,	
+-0.611846269330131640,	-0.611806719730253020,	-0.611767168600857230,	-0.611727615942043950,	-0.611688061753911550,	-0.611648506036558960,	-0.611608948790084870,	-0.611569390014588650,	
+-0.611529829710169000,	-0.611490267876924840,	-0.611450704514954540,	-0.611411139624357890,	-0.611371573205233390,	-0.611332005257679610,	-0.611292435781796150,	-0.611252864777681590,	
+-0.611213292245434970,	-0.611173718185154650,	-0.611134142596940430,	-0.611094565480890810,	-0.611054986837104910,	-0.611015406665681100,	-0.610975824966719090,	-0.610936241740317580,	
+-0.610896656986575360,	-0.610857070705591250,	-0.610817482897464850,	-0.610777893562294620,	-0.610738302700179700,	-0.610698710311218700,	-0.610659116395511290,	-0.610619520953156080,	
+-0.610579923984252090,	-0.610540325488897920,	-0.610500725467193250,	-0.610461123919236790,	-0.610421520845127130,	-0.610381916244964070,	-0.610342310118846210,	-0.610302702466872570,	
+-0.610263093289141860,	-0.610223482585753650,	-0.610183870356806880,	-0.610144256602400350,	-0.610104641322632870,	-0.610065024517604030,	-0.610025406187412740,	-0.609985786332157940,	
+-0.609946164951938320,	-0.609906542046853570,	-0.609866917617002510,	-0.609827291662484170,	-0.609787664183397250,	-0.609748035179841440,	-0.609708404651915670,	-0.609668772599718410,	
+-0.609629139023349700,	-0.609589503922908120,	-0.609549867298492700,	-0.609510229150202250,	-0.609470589478136700,	-0.609430948282394520,	-0.609391305563075080,	-0.609351661320277070,	
+-0.609312015554100080,	-0.609272368264643260,	-0.609232719452005410,	-0.609193069116285350,	-0.609153417257583100,	-0.609113763875997250,	-0.609074108971626950,	-0.609034452544571110,	
+-0.608994794594929440,	-0.608955135122800750,	-0.608915474128283950,	-0.608875811611478750,	-0.608836147572484050,	-0.608796482011398910,	-0.608756814928322340,	-0.608717146323354050,	
+-0.608677476196592850,	-0.608637804548137980,	-0.608598131378088270,	-0.608558456686543510,	-0.608518780473602640,	-0.608479102739364900,	-0.608439423483928990,	-0.608399742707394830,	
+-0.608360060409861350,	-0.608320376591427790,	-0.608280691252192860,	-0.608241004392256590,	-0.608201316011717790,	-0.608161626110675260,	-0.608121934689229150,	-0.608082241747478160,	
+-0.608042547285521540,	-0.608002851303458210,	-0.607963153801388100,	-0.607923454779410120,	-0.607883754237623530,	-0.607844052176127140,	-0.607804348595021080,	-0.607764643494404070,	
+-0.607724936874375450,	-0.607685228735034170,	-0.607645519076480120,	-0.607605807898812240,	-0.607566095202130010,	-0.607526380986532000,	-0.607486665252118470,	-0.607446947998988350,	
+-0.607407229227240770,	-0.607367508936974780,	-0.607327787128290390,	-0.607288063801286530,	-0.607248338956062120,	-0.607208612592717190,	-0.607168884711350780,	-0.607129155312062130,	
+-0.607089424394950280,	-0.607049691960115270,	-0.607009958007655890,	-0.606970222537671740,	-0.606930485550261630,	-0.606890747045525700,	-0.606851007023562870,	-0.606811265484472510,	
+-0.606771522428353640,	-0.606731777855306300,	-0.606692031765429520,	-0.606652284158822660,	-0.606612535035584770,	-0.606572784395815860,	-0.606533032239615080,	-0.606493278567081240,	
+-0.606453523378314600,	-0.606413766673414180,	-0.606374008452479350,	-0.606334248715609150,	-0.606294487462903600,	-0.606254724694461840,	-0.606214960410383360,	-0.606175194610767080,	
+-0.606135427295713240,	-0.606095658465320760,	-0.606055888119689130,	-0.606016116258917380,	-0.605976342883105760,	-0.605936567992353290,	-0.605896791586759350,	-0.605857013666423080,	
+-0.605817234231444730,	-0.605777453281923120,	-0.605737670817957710,	-0.605697886839648310,	-0.605658101347094300,	-0.605618314340395040,	-0.605578525819649550,	-0.605538735784958200,	
+-0.605498944236420030,	-0.605459151174134400,	-0.605419356598200560,	-0.605379560508718770,	-0.605339762905787950,	-0.605299963789507790,	-0.605260163159977330,	-0.605220361017296930,	
+-0.605180557361565510,	-0.605140752192882770,	-0.605100945511347740,	-0.605061137317060680,	-0.605021327610120840,	-0.604981516390627690,	-0.604941703658680390,	-0.604901889414379060,	
+-0.604862073657823180,	-0.604822256389111690,	-0.604782437608344830,	-0.604742617315621960,	-0.604702795511042560,	-0.604662972194705770,	-0.604623147366711970,	-0.604583321027160280,	
+-0.604543493176150300,	-0.604503663813781180,	-0.604463832940153270,	-0.604424000555365830,	-0.604384166659518330,	-0.604344331252710030,	-0.604304494335041410,	-0.604264655906611380,	
+-0.604224815967519760,	-0.604184974517865790,	-0.604145131557749740,	-0.604105287087270850,	-0.604065441106528380,	-0.604025593615622690,	-0.603985744614652930,	-0.603945894103718910,	
+-0.603906042082919760,	-0.603866188552355740,	-0.603826333512126450,	-0.603786476962331230,	-0.603746618903069470,	-0.603706759334441510,	-0.603666898256546620,	-0.603627035669484500,	
+-0.603587171573354510,	-0.603547305968256900,	-0.603507438854291030,	-0.603467570231556620,	-0.603427700100152790,	-0.603387828460180130,	-0.603347955311737900,	-0.603308080654925470,	
+-0.603268204489843200,	-0.603228326816590330,	-0.603188447635266690,	-0.603148566945971630,	-0.603108684748805410,	-0.603068801043867510,	-0.603028915831257620,	-0.602989029111075100,	
+-0.602949140883420330,	-0.602909251148392780,	-0.602869359906092030,	-0.602829467156617560,	-0.602789572900069740,	-0.602749677136548030,	-0.602709779866152150,	-0.602669881088981450,	
+-0.602629980805136300,	-0.602590079014716280,	-0.602550175717820770,	-0.602510270914550120,	-0.602470364605003810,	-0.602430456789281530,	-0.602390547467482770,	-0.602350636639708000,	
+-0.602310724306056700,	-0.602270810466628450,	-0.602230895121522950,	-0.602190978270840560,	-0.602151059914680650,	-0.602111140053143150,	-0.602071218686327400,	-0.602031295814334010,	
+-0.601991371437262330,	-0.601951445555212290,	-0.601911518168283250,	-0.601871589276575800,	-0.601831658880189300,	-0.601791726979223670,	-0.601751793573778390,	-0.601711858663954050,	
+-0.601671922249849890,	-0.601631984331565730,	-0.601592044909201930,	-0.601552103982857970,	-0.601512161552633760,	-0.601472217618628790,	-0.601432272180943640,	-0.601392325239677890,	
+-0.601352376794931250,	-0.601312426846803310,	-0.601272475395394630,	-0.601232522440804830,	-0.601192567983133700,	-0.601152612022480830,	-0.601112654558946690,	-0.601072695592630990,	
+-0.601032735123633530,	-0.600992773152053910,	-0.600952809677992580,	-0.600912844701549380,	-0.600872878222823650,	-0.600832910241916100,	-0.600792940758926310,	-0.600752969773954090,	
+-0.600712997287099150,	-0.600673023298462060,	-0.600633047808142310,	-0.600593070816240030,	-0.600553092322854810,	-0.600513112328087020,	-0.600473130832036570,	-0.600433147834803280,	
+-0.600393163336486730,	-0.600353177337187740,	-0.600313189837005660,	-0.600273200836040740,	-0.600233210334392360,	-0.600193218332161330,	-0.600153224829447220,	-0.600113229826349740,	
+-0.600073233322969580,	-0.600033235319406330,	-0.599993235815759920,	-0.599953234812130140,	-0.599913232308617590,	-0.599873228305321970,	-0.599833222802343300,	-0.599793215799781180,	
+-0.599753207297736290,	-0.599713197296308560,	-0.599673185795597700,	-0.599633172795703610,	-0.599593158296726880,	-0.599553142298767330,	-0.599513124801924870,	-0.599473105806299200,	
+-0.599433085311991240,	-0.599393063319100470,	-0.599353039827727030,	-0.599313014837970730,	-0.599272988349932150,	-0.599232960363711210,	-0.599192930879407390,	-0.599152899897121730,	
+-0.599112867416953690,	-0.599072833439003530,	-0.599032797963370940,	-0.598992760990156750,	-0.598952722519460630,	-0.598912682551382640,	-0.598872641086022670,	-0.598832598123481440,	
+-0.598792553663858750,	-0.598752507707254630,	-0.598712460253768790,	-0.598672411303502350,	-0.598632360856554690,	-0.598592308913026280,	-0.598552255473016710,	-0.598512200536626790,	
+-0.598472144103956440,	-0.598432086175105350,	-0.598392026750174330,	-0.598351965829263310,	-0.598311903412472420,	-0.598271839499901370,	-0.598231774091651070,	-0.598191707187821330,	
+-0.598151638788512300,	-0.598111568893823890,	-0.598071497503856800,	-0.598031424618711060,	-0.597991350238486710,	-0.597951274363283660,	-0.597911196993202830,	-0.597871118128343930,	
+-0.597831037768807310,	-0.597790955914692670,	-0.597750872566101040,	-0.597710787723132130,	-0.597670701385885960,	-0.597630613554463450,	-0.597590524228964410,	-0.597550433409488990,	
+-0.597510341096137100,	-0.597470247289009770,	-0.597430151988206810,	-0.597390055193828480,	-0.597349956905974700,	-0.597309857124746270,	-0.597269755850243330,	-0.597229653082565930,	
+-0.597189548821814080,	-0.597149443068088590,	-0.597109335821489620,	-0.597069227082117290,	-0.597029116850071540,	-0.596989005125453280,	-0.596948891908362530,	-0.596908777198899230,	
+-0.596868660997164400,	-0.596828543303257850,	-0.596788424117279950,	-0.596748303439330610,	-0.596708181269510970,	-0.596668057607920740,	-0.596627932454660390,	-0.596587805809829950,	
+-0.596547677673530230,	-0.596507548045861480,	-0.596467416926923730,	-0.596427284316817020,	-0.596387150215642590,	-0.596347014623500260,	-0.596306877540490390,	-0.596266738966712890,	
+-0.596226598902269030,	-0.596186457347258610,	-0.596146314301782000,	-0.596106169765939330,	-0.596066023739831530,	-0.596025876223558740,	-0.595985727217220760,	-0.595945576720918970,	
+-0.595905424734753160,	-0.595865271258823830,	-0.595825116293230980,	-0.595784959838075670,	-0.595744801893457910,	-0.595704642459478180,	-0.595664481536236520,	-0.595624319123833960,	
+-0.595584155222370630,	-0.595543989831947010,	-0.595503822952662910,	-0.595463654584619690,	-0.595423484727917280,	-0.595383313382656150,	-0.595343140548936440,	-0.595302966226859190,	
+-0.595262790416524630,	-0.595222613118032600,	-0.595182434331484430,	-0.595142254056980180,	-0.595102072294620310,	-0.595061889044504970,	-0.595021704306735180,	-0.594981518081411090,	
+-0.594941330368633280,	-0.594901141168501790,	-0.594860950481117760,	-0.594820758306581430,	-0.594780564644993180,	-0.594740369496453040,	-0.594700172861062470,	-0.594659974738921400,	
+-0.594619775130130420,	-0.594579574034789670,	-0.594539371453000290,	-0.594499167384862530,	-0.594458961830476530,	-0.594418754789943330,	-0.594378546263363390,	-0.594338336250836980,	
+-0.594298124752464460,	-0.594257911768346970,	-0.594217697298584650,	-0.594177481343278190,	-0.594137263902527520,	-0.594097044976434230,	-0.594056824565098120,	-0.594016602668620110,	
+-0.593976379287100120,	-0.593936154420639630,	-0.593895928069338770,	-0.593855700233298030,	-0.593815470912617660,	-0.593775240107399020,	-0.593735007817742240,	-0.593694774043748040,	
+-0.593654538785516440,	-0.593614302043148910,	-0.593574063816745600,	-0.593533824106406760,	-0.593493582912233750,	-0.593453340234326720,	-0.593413096072786360,	-0.593372850427712930,	
+-0.593332603299207780,	-0.593292354687371070,	-0.593252104592303490,	-0.593211853014105280,	-0.593171599952877720,	-0.593131345408721260,	-0.593091089381736380,	-0.593050831872023450,	
+-0.593010572879683840,	-0.592970312404817790,	-0.592930050447525890,	-0.592889787007908510,	-0.592849522086067120,	-0.592809255682101850,	-0.592768987796113090,	-0.592728718428202180,	
+-0.592688447578469500,	-0.592648175247015740,	-0.592607901433941150,	-0.592567626139347210,	-0.592527349363334180,	-0.592487071106002740,	-0.592446791367453260,	-0.592406510147787220,	
+-0.592366227447104880,	-0.592325943265506920,	-0.592285657603093820,	-0.592245370459966840,	-0.592205081836226550,	-0.592164791731973450,	-0.592124500147308110,	-0.592084207082331890,	
+-0.592043912537145060,	-0.592003616511848070,	-0.591963319006542530,	-0.591923020021328570,	-0.591882719556307110,	-0.591842417611578520,	-0.591802114187244150,	-0.591761809283404610,	
+-0.591721502900160460,	-0.591681195037612300,	-0.591640885695861370,	-0.591600574875008390,	-0.591560262575153820,	-0.591519948796398350,	-0.591479633538843250,	-0.591439316802589210,	
+-0.591398998587736810,	-0.591358678894386540,	-0.591318357722639850,	-0.591278035072597350,	-0.591237710944359510,	-0.591197385338027570,	-0.591157058253702240,	-0.591116729691484320,	
+-0.591076399651474180,	-0.591036068133773410,	-0.590995735138482360,	-0.590955400665702070,	-0.590915064715532900,	-0.590874727288076440,	-0.590834388383433160,	-0.590794048001703990,	
+-0.590753706142989170,	-0.590713362807390620,	-0.590673017995008490,	-0.590632671705943910,	-0.590592323940297260,	-0.590551974698170220,	-0.590511623979663170,	-0.590471271784877130,	
+-0.590430918113912570,	-0.590390562966870980,	-0.590350206343853050,	-0.590309848244959250,	-0.590269488670291160,	-0.590229127619949280,	-0.590188765094034730,	-0.590148401092647770,	
+-0.590108035615890200,	-0.590067668663862620,	-0.590027300236665830,	-0.589986930334400420,	-0.589946558957167970,	-0.589906186105069290,	-0.589865811778204960,	-0.589825435976675800,	
+-0.589785058700583510,	-0.589744679950028550,	-0.589704299725111740,	-0.589663918025933990,	-0.589623534852596660,	-0.589583150205200580,	-0.589542764083846320,	-0.589502376488635460,	
+-0.589461987419668600,	-0.589421596877046870,	-0.589381204860870760,	-0.589340811371241950,	-0.589300416408261140,	-0.589260019972029260,	-0.589219622062647000,	-0.589179222680216050,	
+-0.589138821824837010,	-0.589098419496610900,	-0.589058015695638430,	-0.589017610422021280,	-0.588977203675860150,	-0.588936795457255970,	-0.588896385766309430,	-0.588855974603122220,	
+-0.588815561967795160,	-0.588775147860428840,	-0.588734732281124940,	-0.588694315229984280,	-0.588653896707107770,	-0.588613476712596230,	-0.588573055246551350,	-0.588532632309073820,	
+-0.588492207900264690,	-0.588451782020224630,	-0.588411354669055590,	-0.588370925846858130,	-0.588330495553733290,	-0.588290063789781880,	-0.588249630555105710,	-0.588209195849805470,	
+-0.588168759673982190,	-0.588128322027736680,	-0.588087882911170650,	-0.588047442324384990,	-0.588007000267480760,	-0.587966556740558640,	-0.587926111743720450,	-0.587885665277066980,	
+-0.587845217340699060,	-0.587804767934718360,	-0.587764317059225830,	-0.587723864714322360,	-0.587683410900109000,	-0.587642955616687450,	-0.587602498864158500,	-0.587562040642623300,	
+-0.587521580952182650,	-0.587481119792938490,	-0.587440657164991390,	-0.587400193068442710,	-0.587359727503393160,	-0.587319260469944760,	-0.587278791968198100,	-0.587238321998254430,	
+-0.587197850560214670,	-0.587157377654180630,	-0.587116903280253120,	-0.587076427438533060,	-0.587035950129122240,	-0.586995471352121490,	-0.586954991107632160,	-0.586914509395754960,	
+-0.586874026216591790,	-0.586833541570243590,	-0.586793055456811600,	-0.586752567876396510,	-0.586712078829100480,	-0.586671588315024200,	-0.586631096334268910,	-0.586590602886935540,	
+-0.586550107973126010,	-0.586509611592941240,	-0.586469113746482470,	-0.586428614433850410,	-0.586388113655147310,	-0.586347611410473980,	-0.586307107699931110,	-0.586266602523620950,	
+-0.586226095881644200,	-0.586185587774102230,	-0.586145078201095960,	-0.586104567162727300,	-0.586064054659097280,	-0.586023540690307150,	-0.585983025256457730,	-0.585942508357651160,	
+-0.585901989993988240,	-0.585861470165570440,	-0.585820948872498580,	-0.585780426114874690,	-0.585739901892799790,	-0.585699376206375020,	-0.585658849055701540,	-0.585618320440881250,	
+-0.585577790362015180,	-0.585537258819204260,	-0.585496725812550630,	-0.585456191342155100,	-0.585415655408119130,	-0.585375118010543650,	-0.585334579149530800,	-0.585294038825181380,	
+-0.585253497037596990,	-0.585212953786878430,	-0.585172409073127840,	-0.585131862896446140,	-0.585091315256934920,	-0.585050766154694980,	-0.585010215589828570,	-0.584969663562436510,	
+-0.584929110072620380,	-0.584888555120481100,	-0.584847998706120810,	-0.584807440829640420,	-0.584766881491141530,	-0.584726320690725050,	-0.584685758428493130,	-0.584645194704546790,	
+-0.584604629518987170,	-0.584564062871916200,	-0.584523494763435240,	-0.584482925193645420,	-0.584442354162648000,	-0.584401781670545020,	-0.584361207717437600,	-0.584320632303427120,	
+-0.584280055428614720,	-0.584239477093102530,	-0.584198897296991700,	-0.584158316040383600,	-0.584117733323379350,	-0.584077149146081110,	-0.584036563508590010,	-0.583995976411007530,	
+-0.583955387853434700,	-0.583914797835973780,	-0.583874206358725890,	-0.583833613421792070,	-0.583793019025274700,	-0.583752423169274670,	-0.583711825853893580,	-0.583671227079232580,	
+-0.583630626845393910,	-0.583590025152478600,	-0.583549422000588350,	-0.583508817389824070,	-0.583468211320288140,	-0.583427603792081690,	-0.583386994805306200,	-0.583346384360062920,	
+-0.583305772456453990,	-0.583265159094580650,	-0.583224544274544400,	-0.583183927996446470,	-0.583143310260389120,	-0.583102691066473390,	-0.583062070414800630,	-0.583021448305472980,	
+-0.582980824738591810,	-0.582940199714258480,	-0.582899573232574350,	-0.582858945293641680,	-0.582818315897561610,	-0.582777685044435720,	-0.582737052734365270,	-0.582696418967452610,	
+-0.582655783743798890,	-0.582615147063505700,	-0.582574508926674170,	-0.582533869333406900,	-0.582493228283804900,	-0.582452585777969770,	-0.582411941816002860,	-0.582371296398006440,	
+-0.582330649524081760,	-0.582290001194330500,	-0.582249351408853810,	-0.582208700167754170,	-0.582168047471132820,	-0.582127393319090910,	-0.582086737711730920,	-0.582046080649154090,	
+-0.582005422131462000,	-0.581964762158756030,	-0.581924100731138540,	-0.581883437848710770,	-0.581842773511574430,	-0.581802107719830760,	-0.581761440473582140,	-0.581720771772930020,	
+-0.581680101617975900,	-0.581639430008821230,	-0.581598756945568280,	-0.581558082428318520,	-0.581517406457173420,	-0.581476729032234570,	-0.581436050153604220,	-0.581395369821383730,	
+-0.581354688035674470,	-0.581314004796578910,	-0.581273320104198190,	-0.581232633958634230,	-0.581191946359988390,	-0.581151257308363030,	-0.581110566803859530,	-0.581069874846579570,	
+-0.581029181436624520,	-0.580988486574096960,	-0.580947790259098150,	-0.580907092491729890,	-0.580866393272093550,	-0.580825692600291490,	-0.580784990476425290,	-0.580744286900596540,	
+-0.580703581872906830,	-0.580662875393458400,	-0.580622167462352850,	-0.580581458079691530,	-0.580540747245576920,	-0.580500034960110490,	-0.580459321223393830,	-0.580418606035528640,	
+-0.580377889396617270,	-0.580337171306761100,	-0.580296451766062040,	-0.580255730774621560,	-0.580215008332542030,	-0.580174284439925030,	-0.580133559096872250,	-0.580092832303485300,	
+-0.580052104059866620,	-0.580011374366117600,	-0.579970643222340150,	-0.579929910628635860,	-0.579889176585107080,	-0.579848441091855290,	-0.579807704148982080,	-0.579766965756590040,	
+-0.579726225914780510,	-0.579685484623655430,	-0.579644741883316270,	-0.579603997693865610,	-0.579563252055405040,	-0.579522504968036260,	-0.579481756431860840,	-0.579441006446981490,	
+-0.579400255013499570,	-0.579359502131516990,	-0.579318747801135240,	-0.579277992022457110,	-0.579237234795583980,	-0.579196476120617640,	-0.579155715997659910,	-0.579114954426813160,	
+-0.579074191408178950,	-0.579033426941859440,	-0.578992661027955880,	-0.578951893666571070,	-0.578911124857806490,	-0.578870354601763730,	-0.578829582898545470,	-0.578788809748253310,	
+-0.578748035150989050,	-0.578707259106854390,	-0.578666481615951910,	-0.578625702678383200,	-0.578584922294250290,	-0.578544140463654770,	-0.578503357186699100,	-0.578462572463485200,	
+-0.578421786294114780,	-0.578380998678689530,	-0.578340209617312140,	-0.578299419110084310,	-0.578258627157107850,	-0.578217833758484460,	-0.578177038914316820,	-0.578136242624706640,	
+-0.578095444889755510,	-0.578054645709566110,	-0.578013845084240030,	-0.577973043013879420,	-0.577932239498585850,	-0.577891434538462030,	-0.577850628133609550,	-0.577809820284130530,	
+-0.577769010990126670,	-0.577728200251700570,	-0.577687388068954030,	-0.577646574441988970,	-0.577605759370907080,	-0.577564942855811280,	-0.577524124896803050,	-0.577483305493984410,	
+-0.577442484647457290,	-0.577401662357324260,	-0.577360838623687030,	-0.577320013446647410,	-0.577279186826308190,	-0.577238358762770850,	-0.577197529256137650,	-0.577156698306510400,	
+-0.577115865913991670,	-0.577075032078683270,	-0.577034196800687240,	-0.576993360080105380,	-0.576952521917040500,	-0.576911682311594290,	-0.576870841263869010,	-0.576829998773966120,	
+-0.576789154841988560,	-0.576748309468038230,	-0.576707462652217060,	-0.576666614394626960,	-0.576625764695370640,	-0.576584913554549880,	-0.576544060972266850,	-0.576503206948623340,	
+-0.576462351483722050,	-0.576421494577665010,	-0.576380636230553800,	-0.576339776442491460,	-0.576298915213579570,	-0.576258052543920480,	-0.576217188433615800,	-0.576176322882768540,	
+-0.576135455891480520,	-0.576094587459853870,	-0.576053717587990290,	-0.576012846275992920,	-0.575971973523963340,	-0.575931099332003820,	-0.575890223700216250,	-0.575849346628703460,	
+-0.575808468117567250,	-0.575767588166909980,	-0.575726706776833240,	-0.575685823947440170,	-0.575644939678832570,	-0.575604053971112250,	-0.575563166824382130,	-0.575522278238744130,	
+-0.575481388214300390,	-0.575440496751152830,	-0.575399603849404360,	-0.575358709509156910,	-0.575317813730512720,	-0.575276916513573600,	-0.575236017858442470,	-0.575195117765221480,	
+-0.575154216234012530,	-0.575113313264917770,	-0.575072408858040010,	-0.575031503013481270,	-0.574990595731343810,	-0.574949687011729440,	-0.574908776854741290,	-0.574867865260481170,	
+-0.574826952229051000,	-0.574786037760553810,	-0.574745121855091520,	-0.574704204512766490,	-0.574663285733680530,	-0.574622365517936660,	-0.574581443865637030,	-0.574540520776883670,	
+-0.574499596251778710,	-0.574458670290425080,	-0.574417742892924800,	-0.574376814059380130,	-0.574335883789893090,	-0.574294952084566710,	-0.574254018943502920,	-0.574213084366804070,	
+-0.574172148354572200,	-0.574131210906910330,	-0.574090272023920380,	-0.574049331705704380,	-0.574008389952365470,	-0.573967446764005460,	-0.573926502140726940,	-0.573885556082631810,	
+-0.573844608589823110,	-0.573803659662402990,	-0.573762709300473570,	-0.573721757504137120,	-0.573680804273496660,	-0.573639849608654110,	-0.573598893509711940,	-0.573557935976772180,	
+-0.573516977009937980,	-0.573476016609311360,	-0.573435054774994680,	-0.573394091507089980,	-0.573353126805700390,	-0.573312160670928050,	-0.573271193102875220,	-0.573230224101644040,	
+-0.573189253667337750,	-0.573148281800058280,	-0.573107308499907760,	-0.573066333766989340,	-0.573025357601405050,	-0.572984380003257350,	-0.572943400972648400,	-0.572902420509681320,	
+-0.572861438614458150,	-0.572820455287081360,	-0.572779470527653100,	-0.572738484336276500,	-0.572697496713053810,	-0.572656507658087180,	-0.572615517171479070,	-0.572574525253332520,	
+-0.572533531903749560,	-0.572492537122832880,	-0.572451540910684400,	-0.572410543267407480,	-0.572369544193104150,	-0.572328543687876670,	-0.572287541751828170,	-0.572246538385060790,	
+-0.572205533587677120,	-0.572164527359779180,	-0.572123519701470350,	-0.572082510612852760,	-0.572041500094028770,	-0.572000488145100740,	-0.571959474766171820,	-0.571918459957344250,	
+-0.571877443718720510,	-0.571836426050402750,	-0.571795406952494420,	-0.571754386425097460,	-0.571713364468314560,	-0.571672341082247960,	-0.571631316267000700,	-0.571590290022675250,	
+-0.571549262349373750,	-0.571508233247199460,	-0.571467202716254510,	-0.571426170756641590,	-0.571385137368462860,	-0.571344102551821780,	-0.571303066306820260,	-0.571262028633561130,	
+-0.571220989532146620,	-0.571179949002679990,	-0.571138907045263490,	-0.571097863659999700,	-0.571056818846990890,	-0.571015772606340290,	-0.570974724938150380,	-0.570933675842523640,	
+-0.570892625319562420,	-0.570851573369369870,	-0.570810519992048460,	-0.570769465187700780,	-0.570728408956428960,	-0.570687351298336590,	-0.570646292213525810,	-0.570605231702098870,	
+-0.570564169764159250,	-0.570523106399809300,	-0.570482041609151500,	-0.570440975392288220,	-0.570399907749322920,	-0.570358838680357750,	-0.570317768185495620,	-0.570276696264838680,	
+-0.570235622918490280,	-0.570194548146552900,	-0.570153471949129020,	-0.570112394326321210,	-0.570071315278232850,	-0.570030234804966060,	-0.569989152906623770,	-0.569948069583308130,	
+-0.569906984835122810,	-0.569865898662169970,	-0.569824811064551960,	-0.569783722042372380,	-0.569742631595733460,	-0.569701539724738030,	-0.569660446429488320,	-0.569619351710087820,	
+-0.569578255566638990,	-0.569537157999244540,	-0.569496059008006710,	-0.569454958593029190,	-0.569413856754414250,	-0.569372753492264790,	-0.569331648806682970,	-0.569290542697772350,	
+-0.569249435165635420,	-0.569208326210374980,	-0.569167215832093290,	-0.569126104030893920,	-0.569084990806879240,	-0.569043876160151840,	-0.569002760090814960,	-0.568961642598971310,	
+-0.568920523684723570,	-0.568879403348174110,	-0.568838281589426400,	-0.568797158408583140,	-0.568756033805746910,	-0.568714907781020300,	-0.568673780334506660,	-0.568632651466308700,	
+-0.568591521176529000,	-0.568550389465270260,	-0.568509256332635830,	-0.568468121778728190,	-0.568426985803650360,	-0.568385848407504720,	-0.568344709590394740,	-0.568303569352422990,	
+-0.568262427693692400,	-0.568221284614305320,	-0.568180140114365350,	-0.568138994193975070,	-0.568097846853236940,	-0.568056698092254560,	-0.568015547911130400,	-0.567974396309967490,	
+-0.567933243288868070,	-0.567892088847935960,	-0.567850932987273740,	-0.567809775706984100,	-0.567768617007169630,	-0.567727456887934020,	-0.567686295349379750,	-0.567645132391609740,	
+-0.567603968014726460,	-0.567562802218833710,	-0.567521635004033960,	-0.567480466370430150,	-0.567439296318124730,	-0.567398124847221520,	-0.567356951957822990,	-0.567315777650031610,	
+-0.567274601923951180,	-0.567233424779684300,	-0.567192246217333880,	-0.567151066237002400,	-0.567109884838793650,	-0.567068702022810230,	-0.567027517789155060,	-0.566986332137930700,	
+-0.566945145069240870,	-0.566903956583188150,	-0.566862766679875560,	-0.566821575359405690,	-0.566780382621882240,	-0.566739188467407900,	-0.566697992896085580,	-0.566656795908017760,	
+-0.566615597503308480,	-0.566574397682060190,	-0.566533196444375500,	-0.566491993790358190,	-0.566450789720110870,	-0.566409584233736550,	-0.566368377331337940,	-0.566327169013018830,	
+-0.566285959278881700,	-0.566244748129029700,	-0.566203535563565510,	-0.566162321582592830,	-0.566121106186214250,	-0.566079889374533020,	-0.566038671147651610,	-0.565997451505673930,	
+-0.565956230448702690,	-0.565915007976840800,	-0.565873784090191070,	-0.565832558788857190,	-0.565791332072941970,	-0.565750103942547990,	-0.565708874397779170,	-0.565667643438738100,	
+-0.565626411065527910,	-0.565585177278251420,	-0.565543942077012310,	-0.565502705461913390,	-0.565461467433057590,	-0.565420227990547920,	-0.565378987134487860,	-0.565337744864980450,	
+-0.565296501182128710,	-0.565255256086035330,	-0.565214009576804120,	-0.565172761654537890,	-0.565131512319339780,	-0.565090261571312480,	-0.565049009410559910,	-0.565007755837184880,	
+-0.564966500851290410,	-0.564925244452979310,	-0.564883986642355510,	-0.564842727419521680,	-0.564801466784580760,	-0.564760204737636550,	-0.564718941278791740,	-0.564677676408149590,	
+-0.564636410125812890,	-0.564595142431885580,	-0.564553873326470330,	-0.564512602809670420,	-0.564471330881588630,	-0.564430057542328890,	-0.564388782791994110,	-0.564347506630687220,	
+-0.564306229058511240,	-0.564264950075570090,	-0.564223669681966580,	-0.564182387877803840,	-0.564141104663184790,	-0.564099820038213350,	-0.564058534002992330,	-0.564017246557624640,	
+-0.563975957702214200,	-0.563934667436863930,	-0.563893375761676860,	-0.563852082676756130,	-0.563810788182205420,	-0.563769492278127780,	-0.563728194964626450,	-0.563686896241804240,	
+-0.563645596109765170,	-0.563604294568612050,	-0.563562991618448250,	-0.563521687259376680,	-0.563480381491501150,	-0.563439074314924680,	-0.563397765729750530,	-0.563356455736081620,	
+-0.563315144334021860,	-0.563273831523674380,	-0.563232517305141790,	-0.563191201678528430,	-0.563149884643937000,	-0.563108566201470870,	-0.563067246351232950,	-0.563025925093327270,	
+-0.562984602427856750,	-0.562943278354924750,	-0.562901952874634180,	-0.562860625987089190,	-0.562819297692392470,	-0.562777967990647610,	-0.562736636881957520,	-0.562695304366426120,	
+-0.562653970444156440,	-0.562612635115251840,	-0.562571298379815340,	-0.562529960237950880,	-0.562488620689761580,	-0.562447279735350690,	-0.562405937374821360,	-0.562364593608277400,	
+-0.562323248435822040,	-0.562281901857558110,	-0.562240553873589840,	-0.562199204484020280,	-0.562157853688952550,	-0.562116501488489910,	-0.562075147882736380,	-0.562033792871795000,	
+-0.561992436455769130,	-0.561951078634761680,	-0.561909719408877020,	-0.561868358778218060,	-0.561826996742888160,	-0.561785633302990470,	-0.561744268458629010,	-0.561702902209906820,	
+-0.561661534556927470,	-0.561620165499793880,	-0.561578795038610300,	-0.561537423173479660,	-0.561496049904505080,	-0.561454675231790820,	-0.561413299155439800,	-0.561371921675555610,	
+-0.561330542792241150,	-0.561289162505600790,	-0.561247780815737450,	-0.561206397722754710,	-0.561165013226755600,	-0.561123627327844380,	-0.561082240026124060,	-0.561040851321698120,	
+-0.560999461214669590,	-0.560958069705142950,	-0.560916676793220990,	-0.560875282479007420,	-0.560833886762605260,	-0.560792489644118760,	-0.560751091123650960,	-0.560709691201305200,	
+-0.560668289877185530,	-0.560626887151395080,	-0.560585483024037430,	-0.560544077495215730,	-0.560502670565034220,	-0.560461262233595940,	-0.560419852501004570,	-0.560378441367363260,	
+-0.560337028832776140,	-0.560295614897346470,	-0.560254199561177720,	-0.560212782824373150,	-0.560171364687036990,	-0.560129945149272390,	-0.560088524211182940,	-0.560047101872871880,	
+-0.560005678134443350,	-0.559964252996000610,	-0.559922826457647020,	-0.559881398519486590,	-0.559839969181622710,	-0.559798538444158830,	-0.559757106307198330,	-0.559715672770845440,	
+-0.559674237835203310,	-0.559632801500375530,	-0.559591363766465570,	-0.559549924633577440,	-0.559508484101814420,	-0.559467042171280290,	-0.559425598842078210,	-0.559384154114312530,	
+-0.559342707988086390,	-0.559301260463503480,	-0.559259811540667060,	-0.559218361219681490,	-0.559176909500650020,	-0.559135456383676230,	-0.559094001868863490,	-0.559052545956316150,	
+-0.559011088646137360,	-0.558969629938430470,	-0.558928169833299960,	-0.558886708330848970,	-0.558845245431181190,	-0.558803781134399990,	-0.558762315440609610,	-0.558720848349913530,	
+-0.558679379862415340,	-0.558637909978218270,	-0.558596438697426810,	-0.558554966020144320,	-0.558513491946474370,	-0.558472016476520230,	-0.558430539610386580,	-0.558389061348176450,	
+-0.558347581689993770,	-0.558306100635941660,	-0.558264618186124720,	-0.558223134340646300,	-0.558181649099609540,	-0.558140162463119150,	-0.558098674431278250,	-0.558057185004190770,	
+-0.558015694181959840,	-0.557974201964690160,	-0.557932708352484990,	-0.557891213345447890,	-0.557849716943682570,	-0.557808219147293170,	-0.557766719956383270,	-0.557725219371056680,	
+-0.557683717391416530,	-0.557642214017567530,	-0.557600709249613020,	-0.557559203087656610,	-0.557517695531801970,	-0.557476186582153370,	-0.557434676238814380,	-0.557393164501888250,	
+-0.557351651371479570,	-0.557310136847691820,	-0.557268620930628680,	-0.557227103620393740,	-0.557185584917091250,	-0.557144064820824900,	-0.557102543331698400,	-0.557061020449815090,	
+-0.557019496175279680,	-0.556977970508195420,	-0.556936443448666330,	-0.556894914996795660,	-0.556853385152688230,	-0.556811853916447270,	-0.556770321288176610,	-0.556728787267979810,	
+-0.556687251855961460,	-0.556645715052224930,	-0.556604176856874130,	-0.556562637270012540,	-0.556521096291744730,	-0.556479553922174070,	-0.556438010161404260,	-0.556396465009539760,	
+-0.556354918466684170,	-0.556313370532941280,	-0.556271821208414450,	-0.556230270493208610,	-0.556188718387427010,	-0.556147164891173550,	-0.556105610004551940,	-0.556064053727666540,	
+-0.556022496060621150,	-0.555980937003519360,	-0.555939376556464970,	-0.555897814719562570,	-0.555856251492915510,	-0.555814686876627830,	-0.555773120870803110,	-0.555731553475545930,	
+-0.555689984690959870,	-0.555648414517148530,	-0.555606842954216470,	-0.555565270002267300,	-0.555523695661404910,	-0.555482119931733020,	-0.555440542813356200,	-0.555398964306377920,	
+-0.555357384410902320,	-0.555315803127032770,	-0.555274220454874180,	-0.555232636394530020,	-0.555191050946104330,	-0.555149464109700560,	-0.555107875885423540,	-0.555066286273376840,	
+-0.555024695273664380,	-0.554983102886389860,	-0.554941509111657850,	-0.554899913949572170,	-0.554858317400236280,	-0.554816719463754990,	-0.554775120140231890,	-0.554733519429771120,	
+-0.554691917332476030,	-0.554650313848451540,	-0.554608708977801230,	-0.554567102720629260,	-0.554525495077039080,	-0.554483886047135610,	-0.554442275631022330,	-0.554400663828803380,	
+-0.554359050640582440,	-0.554317436066464220,	-0.554275820106552410,	-0.554234202760951030,	-0.554192584029763790,	-0.554150963913095480,	-0.554109342411049810,	-0.554067719523730350,	
+-0.554026095251241910,	-0.553984469593688300,	-0.553942842551173540,	-0.553901214123801220,	-0.553859584311676370,	-0.553817953114902450,	-0.553776320533583610,	-0.553734686567823650,	
+-0.553693051217727380,	-0.553651414483398500,	-0.553609776364941020,	-0.553568136862458760,	-0.553526495976056520,	-0.553484853705838000,	-0.553443210051907440,	-0.553401565014368440,	
+-0.553359918593325780,	-0.553318270788883520,	-0.553276621601145440,	-0.553234971030215460,	-0.553193319076198510,	-0.553151665739198160,	-0.553110011019318340,	-0.553068354916663840,	
+-0.553026697431338480,	-0.552985038563446380,	-0.552943378313091260,	-0.552901716680378130,	-0.552860053665410580,	-0.552818389268293080,	-0.552776723489129100,	-0.552735056328023780,	
+-0.552693387785080700,	-0.552651717860404230,	-0.552610046554098070,	-0.552568373866267230,	-0.552526699797015410,	-0.552485024346446750,	-0.552443347514665280,	-0.552401669301775810,	
+-0.552359989707882140,	-0.552318308733088070,	-0.552276626377498640,	-0.552234942641217640,	-0.552193257524349330,	-0.552151571026997410,	-0.552109883149267010,	-0.552068193891261830,	
+-0.552026503253086220,	-0.551984811234844000,	-0.551943117836640180,	-0.551901423058578480,	-0.551859726900763240,	-0.551818029363298270,	-0.551776330446288600,	-0.551734630149838150,	
+-0.551692928474051160,	-0.551651225419031330,	-0.551609520984883920,	-0.551567815171712720,	-0.551526107979621650,	-0.551484399408715520,	-0.551442689459098580,	-0.551400978130874740,	
+-0.551359265424148260,	-0.551317551339023830,	-0.551275835875605580,	-0.551234119033997770,	-0.551192400814304320,	-0.551150681216630130,	-0.551108960241079360,	-0.551067237887756130,	
+-0.551025514156764370,	-0.550983789048209330,	-0.550942062562194690,	-0.550900334698824930,	-0.550858605458203980,	-0.550816874840436950,	-0.550775142845627670,	-0.550733409473880500,	
+-0.550691674725299450,	-0.550649938599989670,	-0.550608201098054970,	-0.550566462219599370,	-0.550524721964728010,	-0.550482980333544920,	-0.550441237326154240,	-0.550399492942660220,	
+-0.550357747183167770,	-0.550316000047781030,	-0.550274251536604250,	-0.550232501649741360,	-0.550190750387297700,	-0.550148997749377200,	-0.550107243736084110,	-0.550065488347522560,	
+-0.550023731583797690,	-0.549981973445013540,	-0.549940213931274350,	-0.549898453042684370,	-0.549856690779348510,	-0.549814927141371030,	-0.549773162128855740,	-0.549731395741907990,	
+-0.549689627980631810,	-0.549647858845131450,	-0.549606088335511170,	-0.549564316451875980,	-0.549522543194330030,	-0.549480768562977670,	-0.549438992557923060,	-0.549397215179271310,	
+-0.549355436427126590,	-0.549313656301593120,	-0.549271874802775280,	-0.549230091930778100,	-0.549188307685705700,	-0.549146522067662460,	-0.549104735076752610,	-0.549062946713081310,	
+-0.549021156976752580,	-0.548979365867870660,	-0.548937573386540700,	-0.548895779532866720,	-0.548853984306953310,	-0.548812187708904610,	-0.548770389738825860,	-0.548728590396820980,	
+-0.548686789682994780,	-0.548644987597451170,	-0.548603184140295410,	-0.548561379311631850,	-0.548519573111564630,	-0.548477765540198230,	-0.548435956597637770,	-0.548394146283987420,	
+-0.548352334599351730,	-0.548310521543834860,	-0.548268707117541940,	-0.548226891320577340,	-0.548185074153045070,	-0.548143255615050620,	-0.548101435706697890,	-0.548059614428091590,	
+-0.548017791779335960,	-0.547975967760536140,	-0.547934142371796500,	-0.547892315613221380,	-0.547850487484915270,	-0.547808657986983190,	-0.547766827119529510,	-0.547724994882658690,	
+-0.547683161276475090,	-0.547641326301083860,	-0.547599489956589470,	-0.547557652243096270,	-0.547515813160708520,	-0.547473972709531690,	-0.547432130889669800,	-0.547390287701227770,	
+-0.547348443144309530,	-0.547306597219020530,	-0.547264749925465140,	-0.547222901263747400,	-0.547181051233972870,	-0.547139199836245700,	-0.547097347070670480,	-0.547055492937351560,	
+-0.547013637436394200,	-0.546971780567902850,	-0.546929922331982010,	-0.546888062728736020,	-0.546846201758270150,	-0.546804339420688850,	-0.546762475716096710,	-0.546720610644597980,	
+-0.546678744206298140,	-0.546636876401301430,	-0.546595007229712440,	-0.546553136691635630,	-0.546511264787176380,	-0.546469391516438920,	-0.546427516879527620,	-0.546385640876547950,	
+-0.546343763507604050,	-0.546301884772800840,	-0.546260004672242560,	-0.546218123206034580,	-0.546176240374281360,	-0.546134356177087500,	-0.546092470614557350,	-0.546050583686796490,	
+-0.546008695393909060,	-0.545966805735999980,	-0.545924914713173500,	-0.545883022325535090,	-0.545841128573189120,	-0.545799233456240260,	-0.545757336974793010,	-0.545715439128952820,	
+-0.545673539918823950,	-0.545631639344510980,	-0.545589737406119160,	-0.545547834103753070,	-0.545505929437517410,	-0.545464023407516540,	-0.545422116013855930,	-0.545380207256640050,	
+-0.545338297135973700,	-0.545296385651961150,	-0.545254472804708070,	-0.545212558594318830,	-0.545170643020898130,	-0.545128726084550430,	-0.545086807785381430,	-0.545044888123495270,	
+-0.545002967098996980,	-0.544961044711990810,	-0.544919120962582440,	-0.544877195850876350,	-0.544835269376977130,	-0.544793341540989460,	-0.544751412343018830,	-0.544709481783169580,	
+-0.544667549861546310,	-0.544625616578254480,	-0.544583681933398680,	-0.544541745927083600,	-0.544499808559413930,	-0.544457869830494930,	-0.544415929740431400,	-0.544373988289327930,	
+-0.544332045477289190,	-0.544290101304420680,	-0.544248155770826970,	-0.544206208876612750,	-0.544164260621882720,	-0.544122311006742470,	-0.544080360031296340,	-0.544038407695649370,	
+-0.543996453999906040,	-0.543954498944171800,	-0.543912542528551480,	-0.543870584753149310,	-0.543828625618071100,	-0.543786665123421330,	-0.543744703269304910,	-0.543702740055826310,	
+-0.543660775483091330,	-0.543618809551204340,	-0.543576842260270250,	-0.543534873610393770,	-0.543492903601680570,	-0.543450932234235020,	-0.543408959508162040,	-0.543366985423566430,	
+-0.543325009980553660,	-0.543283033179228440,	-0.543241055019695550,	-0.543199075502059700,	-0.543157094626426470,	-0.543115112392900560,	-0.543073128801586540,	-0.543031143852589990,	
+-0.542989157546015620,	-0.542947169881968340,	-0.542905180860552840,	-0.542863190481874590,	-0.542821198746038510,	-0.542779205653149410,	-0.542737211203311860,	-0.542695215396631790,	
+-0.542653218233213550,	-0.542611219713162280,	-0.542569219836582570,	-0.542527218603580330,	-0.542485216014259920,	-0.542443212068726480,	-0.542401206767084590,	-0.542359200109440160,	
+-0.542317192095897680,	-0.542275182726561830,	-0.542233172001538420,	-0.542191159920932140,	-0.542149146484847800,	-0.542107131693390420,	-0.542065115546665480,	-0.542023098044777660,	
+-0.541981079187832230,	-0.541939058975933750,	-0.541897037409187930,	-0.541855014487699460,	-0.541812990211573590,	-0.541770964580914780,	-0.541728937595828960,	-0.541686909256420710,	
+-0.541644879562795280,	-0.541602848515057240,	-0.541560816113312530,	-0.541518782357665710,	-0.541476747248221920,	-0.541434710785085980,	-0.541392672968363580,	-0.541350633798159400,	
+-0.541308593274578360,	-0.541266551397726280,	-0.541224508167707730,	-0.541182463584627960,	-0.541140417648591550,	-0.541098370359704540,	-0.541056321718071610,	-0.541014271723797900,	
+-0.540972220376988110,	-0.540930167677748150,	-0.540888113626182720,	-0.540846058222397060,	-0.540804001466495880,	-0.540761943358585070,	-0.540719883898769460,	-0.540677823087154060,	
+-0.540635760923843690,	-0.540593697408944360,	-0.540551632542560780,	-0.540509566324797740,	-0.540467498755761170,	-0.540425429835555860,	-0.540383359564286960,	-0.540341287942059270,	
+-0.540299214968978700,	-0.540257140645150180,	-0.540215064970678730,	-0.540172987945669260,	-0.540130909570227800,	-0.540088829844458940,	-0.540046748768468030,	-0.540004666342359880,	
+-0.539962582566240520,	-0.539920497440214640,	-0.539878410964387490,	-0.539836323138863980,	-0.539794233963749930,	-0.539752143439150460,	-0.539710051565170160,	-0.539667958341915170,	
+-0.539625863769490180,	-0.539583767848000550,	-0.539541670577551200,	-0.539499571958248050,	-0.539457471990195890,	-0.539415370673500090,	-0.539373268008265570,	-0.539331163994598130,	
+-0.539289058632602790,	-0.539246951922384920,	-0.539204843864049210,	-0.539162734457701800,	-0.539120623703447490,	-0.539078511601391640,	-0.539036398151639170,	-0.538994283354296110,	
+-0.538952167209467260,	-0.538910049717258090,	-0.538867930877773290,	-0.538825810691119120,	-0.538783689157400380,	-0.538741566276722090,	-0.538699442049190290,	-0.538657316474909780,	
+-0.538615189553986130,	-0.538573061286524050,	-0.538530931672629660,	-0.538488800712407900,	-0.538446668405964220,	-0.538404534753403440,	-0.538362399754831800,	-0.538320263410354110,	
+-0.538278125720075720,	-0.538235986684101660,	-0.538193846302537970,	-0.538151704575489780,	-0.538109561503062220,	-0.538067417085360430,	-0.538025271322490450,	-0.537983124214557300,	
+-0.537940975761666000,	-0.537898825963922580,	-0.537856674821432180,	-0.537814522334300050,	-0.537772368502631220,	-0.537730213326531810,	-0.537688056806106870,	-0.537645898941461860,	
+-0.537603739732701700,	-0.537561579179932520,	-0.537519417283259470,	-0.537477254042787900,	-0.537435089458622730,	-0.537392923530870200,	-0.537350756259635460,	-0.537308587645023760,	
+-0.537266417687140230,	-0.537224246386091010,	-0.537182073741981240,	-0.537139899754915830,	-0.537097724425001030,	-0.537055547752341990,	-0.537013369737044060,	-0.536971190379212370,	
+-0.536929009678952960,	-0.536886827636371190,	-0.536844644251572190,	-0.536802459524661320,	-0.536760273455744620,	-0.536718086044927320,	-0.536675897292314690,	-0.536633707198011960,	
+-0.536591515762125380,	-0.536549322984759990,	-0.536507128866021370,	-0.536464933406014420,	-0.536422736604845630,	-0.536380538462619900,	-0.536338338979442500,	-0.536296138155419650,	
+-0.536253935990656410,	-0.536211732485258330,	-0.536169527639330570,	-0.536127321452979370,	-0.536085113926309860,	-0.536042905059427640,	-0.536000694852437620,	-0.535958483305446380,	
+-0.535916270418558830,	-0.535874056191880670,	-0.535831840625516920,	-0.535789623719574060,	-0.535747405474157110,	-0.535705185889371550,	-0.535662964965322730,	-0.535620742702116900,	
+-0.535578519099859100,	-0.535536294158655110,	-0.535494067878609980,	-0.535451840259830060,	-0.535409611302420490,	-0.535367381006486620,	-0.535325149372134600,	-0.535282916399469680,	
+-0.535240682088597540,	-0.535198446439623220,	-0.535156209452653300,	-0.535113971127792690,	-0.535071731465147300,	-0.535029490464822180,	-0.534987248126923660,	-0.534945004451557020,	
+-0.534902759438827920,	-0.534860513088841530,	-0.534818265401704180,	-0.534776016377521150,	-0.534733766016398220,	-0.534691514318440420,	-0.534649261283754120,	-0.534607006912444780,	
+-0.534564751204617550,	-0.534522494160378780,	-0.534480235779833720,	-0.534437976063088180,	-0.534395715010247300,	-0.534353452621417420,	-0.534311188896704040,	-0.534268923836212610,	
+-0.534226657440048490,	-0.534184389708318160,	-0.534142120641126760,	-0.534099850238580090,	-0.534057578500783500,	-0.534015305427843260,	-0.533973031019864820,	-0.533930755276953770,	
+-0.533888478199215370,	-0.533846199786756290,	-0.533803920039681580,	-0.533761638958096810,	-0.533719356542108230,	-0.533677072791821310,	-0.533634787707341740,	-0.533592501288774780,	
+-0.533550213536226890,	-0.533507924449803550,	-0.533465634029610340,	-0.533423342275752720,	-0.533381049188337180,	-0.533338754767468840,	-0.533296459013253730,	-0.533254161925797110,	
+-0.533211863505205440,	-0.533169563751584090,	-0.533127262665038850,	-0.533084960245675090,	-0.533042656493599280,	-0.533000351408916770,	-0.532958044991733490,	-0.532915737242154690,	
+-0.532873428160286930,	-0.532831117746235590,	-0.532788806000106030,	-0.532746492922004930,	-0.532704178512037550,	-0.532661862770309690,	-0.532619545696926820,	-0.532577227291995410,	
+-0.532534907555621050,	-0.532492586487909310,	-0.532450264088965790,	-0.532407940358897050,	-0.532365615297808350,	-0.532323288905805600,	-0.532280961182994280,	-0.532238632129480970,	
+-0.532196301745371030,	-0.532153970030770360,	-0.532111636985784450,	-0.532069302610519770,	-0.532026966905081890,	-0.531984629869576060,	-0.531942291504109210,	-0.531899951808786460,	
+-0.531857610783713960,	-0.531815268428997070,	-0.531772924744742360,	-0.531730579731055310,	-0.531688233388041720,	-0.531645885715807290,	-0.531603536714458480,	-0.531561186384100880,	
+-0.531518834724840290,	-0.531476481736782190,	-0.531434127420033380,	-0.531391771774699100,	-0.531349414800885490,	-0.531307056498697920,	-0.531264696868243070,	-0.531222335909626530,	
+-0.531179973622953770,	-0.531137610008331480,	-0.531095245065865140,	-0.531052878795660650,	-0.531010511197823610,	-0.530968142272460700,	-0.530925772019677390,	-0.530883400439579600,	
+-0.530841027532273020,	-0.530798653297864240,	-0.530756277736458840,	-0.530713900848162720,	-0.530671522633081480,	-0.530629143091321810,	-0.530586762222989170,	-0.530544380028189820,	
+-0.530501996507029010,	-0.530459611659613640,	-0.530417225486049190,	-0.530374837986441360,	-0.530332449160896720,	-0.530290059009521090,	-0.530247667532420250,	-0.530205274729699920,	
+-0.530162880601466660,	-0.530120485147826280,	-0.530078088368884700,	-0.530035690264747390,	-0.529993290835521380,	-0.529950890081312130,	-0.529908488002225560,	-0.529866084598367480,	
+-0.529823679869844580,	-0.529781273816762430,	-0.529738866439227070,	-0.529696457737344200,	-0.529654047711220600,	-0.529611636360961870,	-0.529569223686674030,	-0.529526809688462770,	
+-0.529484394366434800,	-0.529441977720695900,	-0.529399559751351670,	-0.529357140458508900,	-0.529314719842273300,	-0.529272297902750880,	-0.529229874640047340,	-0.529187450054269480,	
+-0.529145024145523110,	-0.529102596913914040,	-0.529060168359548170,	-0.529017738482532200,	-0.528975307282971930,	-0.528932874760973390,	-0.528890440916642280,	-0.528848005750085500,	
+-0.528805569261408650,	-0.528763131450717850,	-0.528720692318118910,	-0.528678251863718530,	-0.528635810087622620,	-0.528593366989936750,	-0.528550922570767860,	-0.528508476830221620,	
+-0.528466029768404180,	-0.528423581385421340,	-0.528381131681379900,	-0.528338680656385670,	-0.528296228310544680,	-0.528253774643962840,	-0.528211319656746840,	-0.528168863349002590,	
+-0.528126405720836130,	-0.528083946772353370,	-0.528041486503661010,	-0.527999024914865060,	-0.527956562006071440,	-0.527914097777386070,	-0.527871632228915870,	-0.527829165360766520,	
+-0.527786697173043940,	-0.527744227665854940,	-0.527701756839305420,	-0.527659284693501540,	-0.527616811228548980,	-0.527574336444554870,	-0.527531860341624800,	-0.527489382919865140,	
+-0.527446904179381670,	-0.527404424120281320,	-0.527361942742669900,	-0.527319460046653530,	-0.527276976032338250,	-0.527234490699830860,	-0.527192004049237270,	-0.527149516080663630,	
+-0.527107026794215840,	-0.527064536190000930,	-0.527022044268124600,	-0.526979551028693200,	-0.526937056471812440,	-0.526894560597589550,	-0.526852063406130220,	-0.526809564897540270,	
+-0.526767065071926940,	-0.526724563929395820,	-0.526682061470053360,	-0.526639557694005280,	-0.526597052601358810,	-0.526554546192219640,	-0.526512038466694140,	-0.526469529424888120,	
+-0.526427019066908700,	-0.526384507392861690,	-0.526341994402853340,	-0.526299480096989790,	-0.526256964475377840,	-0.526214447538123410,	-0.526171929285332960,	-0.526129409717112310,	
+-0.526086888833568470,	-0.526044366634807470,	-0.526001843120935120,	-0.525959318292058550,	-0.525916792148283680,	-0.525874264689716760,	-0.525831735916463930,	-0.525789205828632090,	
+-0.525746674426327170,	-0.525704141709655630,	-0.525661607678723390,	-0.525619072333637470,	-0.525576535674503910,	-0.525533997701428950,	-0.525491458414518610,	-0.525448917813880030,	
+-0.525406375899619140,	-0.525363832671842280,	-0.525321288130655590,	-0.525278742276165890,	-0.525236195108479410,	-0.525193646627702180,	-0.525151096833941010,	-0.525108545727302260,	
+-0.525065993307892050,	-0.525023439575816540,	-0.524980884531182750,	-0.524938328174096800,	-0.524895770504664960,	-0.524853211522993360,	-0.524810651229189130,	-0.524768089623358300,	
+-0.524725526705607130,	-0.524682962476041850,	-0.524640396934769600,	-0.524597830081896200,	-0.524555261917528330,	-0.524512692441771900,	-0.524470121654734170,	-0.524427549556521040,	
+-0.524384976147238780,	-0.524342401426994400,	-0.524299825395893930,	-0.524257248054044060,	-0.524214669401550590,	-0.524172089438520780,	-0.524129508165060880,	-0.524086925581277120,	
+-0.524044341687275650,	-0.524001756483163720,	-0.523959169969047460,	-0.523916582145033230,	-0.523873993011227170,	-0.523831402567736410,	-0.523788810814667330,	-0.523746217752126150,	
+-0.523703623380219030,	-0.523661027699053210,	-0.523618430708734820,	-0.523575832409370330,	-0.523533232801066010,	-0.523490631883928860,	-0.523448029658065140,	-0.523405426123580990,	
+-0.523362821280583650,	-0.523320215129179370,	-0.523277607669474400,	-0.523234998901575100,	-0.523192388825588610,	-0.523149777441621280,	-0.523107164749779360,	-0.523064550750169220,	
+-0.523021935442898100,	-0.522979318828072140,	-0.522936700905797910,	-0.522894081676181450,	-0.522851461139330230,	-0.522808839295350380,	-0.522766216144348370,	-0.522723591686430460,	
+-0.522680965921703990,	-0.522638338850275110,	-0.522595710472249950,	-0.522553080787735880,	-0.522510449796839140,	-0.522467817499666310,	-0.522425183896323530,	-0.522382548986918160,	
+-0.522339912771556450,	-0.522297275250344860,	-0.522254636423389870,	-0.522211996290798510,	-0.522169354852677240,	-0.522126712109132530,	-0.522084068060270750,	-0.522041422706199130,	
+-0.521998776047023940,	-0.521956128082851860,	-0.521913478813789020,	-0.521870828239942910,	-0.521828176361419650,	-0.521785523178325610,	-0.521742868690768140,	-0.521700212898853600,	
+-0.521657555802688360,	-0.521614897402378990,	-0.521572237698032740,	-0.521529576689755750,	-0.521486914377654930,	-0.521444250761836540,	-0.521401585842407700,	-0.521358919619475000,	
+-0.521316252093145030,	-0.521273583263524020,	-0.521230913130719450,	-0.521188241694837570,	-0.521145568955985070,	-0.521102894914268310,	-0.521060219569794650,	-0.521017542922670550,	
+-0.520974864973002490,	-0.520932185720896830,	-0.520889505166461260,	-0.520846823309801810,	-0.520804140151024940,	-0.520761455690238020,	-0.520718769927547620,	-0.520676082863060220,	
+-0.520633394496882170,	-0.520590704829121180,	-0.520548013859883250,	-0.520505321589275430,	-0.520462628017403840,	-0.520419933144376070,	-0.520377236970298470,	-0.520334539495277750,	
+-0.520291840719420360,	-0.520249140642833670,	-0.520206439265624150,	-0.520163736587898610,	-0.520121032609763280,	-0.520078327331325860,	-0.520035620752692500,	-0.519992912873969760,	
+-0.519950203695265010,	-0.519907493216684950,	-0.519864781438336030,	-0.519822068360324740,	-0.519779353982758760,	-0.519736638305744350,	-0.519693921329388300,	-0.519651203053797080,	
+-0.519608483479078290,	-0.519565762605338270,	-0.519523040432683820,	-0.519480316961221430,	-0.519437592191058560,	-0.519394866122301790,	-0.519352138755057810,	-0.519309410089433100,	
+-0.519266680125535230,	-0.519223948863470790,	-0.519181216303345900,	-0.519138482445268500,	-0.519095747289344820,	-0.519053010835681780,	-0.519010273084385850,	-0.518967534035564610,	
+-0.518924793689324540,	-0.518882052045772530,	-0.518839309105014970,	-0.518796564867159530,	-0.518753819332312570,	-0.518711072500581240,	-0.518668324372071670,	-0.518625574946891770,	
+-0.518582824225148010,	-0.518540072206947090,	-0.518497318892395590,	-0.518454564281601190,	-0.518411808374670380,	-0.518369051171710060,	-0.518326292672826710,	-0.518283532878128120,	
+-0.518240771787720540,	-0.518198009401710790,	-0.518155245720206330,	-0.518112480743313730,	-0.518069714471139920,	-0.518026946903791470,	-0.517984178041376090,	-0.517941407884000230,	
+-0.517898636431770810,	-0.517855863684794420,	-0.517813089643178850,	-0.517770314307030470,	-0.517727537676456300,	-0.517684759751562920,	-0.517641980532458020,	-0.517599200019248200,	
+-0.517556418212040350,	-0.517513635110941060,	-0.517470850716058140,	-0.517428065027498050,	-0.517385278045367380,	-0.517342489769773930,	-0.517299700200824160,	-0.517256909338625230,	
+-0.517214117183283690,	-0.517171323734907150,	-0.517128528993602400,	-0.517085732959476240,	-0.517042935632635370,	-0.517000137013187590,	-0.516957337101239480,	-0.516914535896897950,	
+-0.516871733400269710,	-0.516828929611462540,	-0.516786124530583150,	-0.516743318157738330,	-0.516700510493034780,	-0.516657701536580420,	-0.516614891288481810,	-0.516572079748845560,	
+-0.516529266917779560,	-0.516486452795390290,	-0.516443637381785000,	-0.516400820677070160,	-0.516358002681353680,	-0.516315183394742140,	-0.516272362817342790,	-0.516229540949261990,	
+-0.516186717790607760,	-0.516143893341486800,	-0.516101067602006030,	-0.516058240572272230,	-0.516015412252393220,	-0.515972582642475700,	-0.515929751742626670,	-0.515886919552952960,	
+-0.515844086073562250,	-0.515801251304561340,	-0.515758415246056920,	-0.515715577898156920,	-0.515672739260967910,	-0.515629899334597020,	-0.515587058119151060,	-0.515544215614737840,	
+-0.515501371821464050,	-0.515458526739436820,	-0.515415680368762950,	-0.515372832709550250,	-0.515329983761905420,	-0.515287133525935580,	-0.515244282001747660,	-0.515201429189449330,	
+-0.515158575089147420,	-0.515115719700949160,	-0.515072863024961140,	-0.515030005061291370,	-0.514987145810046560,	-0.514944285271333960,	-0.514901423445260240,	-0.514858560331933330,	
+-0.514815695931459930,	-0.514772830243947040,	-0.514729963269502380,	-0.514687095008232840,	-0.514644225460245570,	-0.514601354625647380,	-0.514558482504546060,	-0.514515609097048630,	
+-0.514472734403262240,	-0.514429858423293580,	-0.514386981157250570,	-0.514344102605240220,	-0.514301222767369560,	-0.514258341643745400,	-0.514215459234475870,	-0.514172575539667660,	
+-0.514129690559428030,	-0.514086804293863770,	-0.514043916743082920,	-0.514001027907192260,	-0.513958137786298620,	-0.513915246380510000,	-0.513872353689933340,	-0.513829459714675750,	
+-0.513786564454844050,	-0.513743667910546490,	-0.513700770081889630,	-0.513657870968980860,	-0.513614970571927070,	-0.513572068890836290,	-0.513529165925815210,	-0.513486261676971310,	
+-0.513443356144411280,	-0.513400449328243360,	-0.513357541228574240,	-0.513314631845511290,	-0.513271721179161420,	-0.513228809229632540,	-0.513185895997031680,	-0.513142981481465750,	
+-0.513100065683042670,	-0.513057148601869460,	-0.513014230238053370,	-0.512971310591701310,	-0.512928389662921420,	-0.512885467451820510,	-0.512842543958505930,	-0.512799619183084590,	
+-0.512756693125664630,	-0.512713765786352860,	-0.512670837165256740,	-0.512627907262483080,	-0.512584976078140130,	-0.512542043612334690,	-0.512499109865174220,	-0.512456174836765420,	
+-0.512413238527216760,	-0.512370300936634830,	-0.512327362065127300,	-0.512284421912800880,	-0.512241480479763810,	-0.512198537766123010,	-0.512155593771985610,	-0.512112648497459520,	
+-0.512069701942651780,	-0.512026754107669850,	-0.511983804992620530,	-0.511940854597612180,	-0.511897902922751720,	-0.511854949968146400,	-0.511811995733903460,	-0.511769040220130810,	
+-0.511726083426935600,	-0.511683125354425170,	-0.511640166002706560,	-0.511597205371887910,	-0.511554243462076230,	-0.511511280273378890,	-0.511468315805903020,	-0.511425350059756760,	
+-0.511382383035047130,	-0.511339414731881160,	-0.511296445150366980,	-0.511253474290611740,	-0.511210502152722900,	-0.511167528736807260,	-0.511124554042973300,	-0.511081578071327920,	
+-0.511038600821978490,	-0.510995622295032260,	-0.510952642490597460,	-0.510909661408780910,	-0.510866679049690300,	-0.510823695413432530,	-0.510780710500115980,	-0.510737724309847540,	
+-0.510694736842734920,	-0.510651748098885030,	-0.510608758078406110,	-0.510565766781405310,	-0.510522774207989750,	-0.510479780358267580,	-0.510436785232345920,	-0.510393788830332480,	
+-0.510350791152334060,	-0.510307792198459010,	-0.510264791968814580,	-0.510221790463508130,	-0.510178787682646790,	-0.510135783626338820,	-0.510092778294691460,	-0.510049771687812180,	
+-0.510006763805808010,	-0.509963754648787400,	-0.509920744216857400,	-0.509877732510125470,	-0.509834719528698850,	-0.509791705272685800,	-0.509748689742193560,	-0.509705672937329160,	
+-0.509662654858200950,	-0.509619635504916180,	-0.509576614877582210,	-0.509533592976306400,	-0.509490569801197000,	-0.509447545352361030,	-0.509404519629906400,	-0.509361492633939930,	
+-0.509318464364570180,	-0.509275434821904290,	-0.509232404006049740,	-0.509189371917113890,	-0.509146338555204970,	-0.509103303920430130,	-0.509060268012897050,	-0.509017230832713000,	
+-0.508974192379986200,	-0.508931152654823920,	-0.508888111657333830,	-0.508845069387622970,	-0.508802025845799810,	-0.508758981031971700,	-0.508715934946245670,	-0.508672887588730190,	
+-0.508629838959532510,	-0.508586789058760200,	-0.508543737886520630,	-0.508500685442922040,	-0.508457631728071680,	-0.508414576742077350,	-0.508371520485046080,	-0.508328462957086450,	
+-0.508285404158305700,	-0.508242344088811420,	-0.508199282748710850,	-0.508156220138112460,	-0.508113156257123610,	-0.508070091105851770,	-0.508027024684404420,	-0.507983956992889780,	
+-0.507940888031415240,	-0.507897817800088250,	-0.507854746299016950,	-0.507811673528308800,	-0.507768599488071510,	-0.507725524178412320,	-0.507682447599439700,	-0.507639369751261000,	
+-0.507596290633983930,	-0.507553210247715600,	-0.507510128592564720,	-0.507467045668638540,	-0.507423961476044630,	-0.507380876014890570,	-0.507337789285284610,	-0.507294701287334230,	
+-0.507251612021146990,	-0.507208521486830490,	-0.507165429684492960,	-0.507122336614241890,	-0.507079242276184620,	-0.507036146670429620,	-0.506993049797084260,	-0.506949951656256230,	
+-0.506906852248052990,	-0.506863751572583010,	-0.506820649629953550,	-0.506777546420272620,	-0.506734441943647360,	-0.506691336200186360,	-0.506648229189996970,	-0.506605120913187100,	
+-0.506562011369864010,	-0.506518900560136260,	-0.506475788484111340,	-0.506432675141896940,	-0.506389560533600400,	-0.506346444659330320,	-0.506303327519194160,	-0.506260209113299720,	
+-0.506217089441754360,	-0.506173968504666670,	-0.506130846302144000,	-0.506087722834293820,	-0.506044598101224820,	-0.506001472103044250,	-0.505958344839860020,	-0.505915216311779600,	
+-0.505872086518911470,	-0.505828955461363080,	-0.505785823139242360,	-0.505742689552656670,	-0.505699554701714680,	-0.505656418586523770,	-0.505613281207191730,	-0.505570142563826260,	
+-0.505527002656535720,	-0.505483861485427680,	-0.505440719050610050,	-0.505397575352190210,	-0.505354430390276830,	-0.505311284164977280,	-0.505268136676399250,	-0.505224987924651200,	
+-0.505181837909840730,	-0.505138686632075620,	-0.505095534091463460,	-0.505052380288112720,	-0.505009225222131210,	-0.504966068893626500,	-0.504922911302706280,	-0.504879752449479140,	
+-0.504836592334052650,	-0.504793430956534730,	-0.504750268317032740,	-0.504707104415655580,	-0.504663939252510630,	-0.504620772827705790,	-0.504577605141348640,	-0.504534436193547870,	
+-0.504491265984410960,	-0.504448094514045600,	-0.504404921782560360,	-0.504361747790062710,	-0.504318572536660790,	-0.504275396022462070,	-0.504232218247575140,	-0.504189039212107780,	
+-0.504145858916167810,	-0.504102677359862690,	-0.504059494543301460,	-0.504016310466591340,	-0.503973125129840490,	-0.503929938533156370,	-0.503886750676647900,	-0.503843561560422540,	
+-0.503800371184588200,	-0.503757179549252590,	-0.503713986654524490,	-0.503670792500511280,	-0.503627597087320860,	-0.503584400415061690,	-0.503541202483841600,	-0.503498003293768480,	
+-0.503454802844950030,	-0.503411601137494840,	-0.503368398171510690,	-0.503325193947105620,	-0.503281988464387100,	-0.503238781723464030,	-0.503195573724444010,	-0.503152364467435050,	
+-0.503109153952544740,	-0.503065942179881990,	-0.503022729149554370,	-0.502979514861669920,	-0.502936299316336320,	-0.502893082513662270,	-0.502849864453755680,	-0.502806645136724240,	
+-0.502763424562675980,	-0.502720202731719470,	-0.502676979643962410,	-0.502633755299512490,	-0.502590529698478730,	-0.502547302840968490,	-0.502504074727090020,	-0.502460845356951010,	
+-0.502417614730660270,	-0.502374382848325470,	-0.502331149710054770,	-0.502287915315955740,	-0.502244679666137390,	-0.502201442760707330,	-0.502158204599773560,	-0.502114965183444010,	
+-0.502071724511827360,	-0.502028482585031410,	-0.501985239403164310,	-0.501941994966333630,	-0.501898749274648390,	-0.501855502328216300,	-0.501812254127145030,	-0.501769004671543510,	
+-0.501725753961519530,	-0.501682501997181120,	-0.501639248778636080,	-0.501595994305993330,	-0.501552738579360560,	-0.501509481598846010,	-0.501466223364557260,	-0.501422963876603460,	
+-0.501379703135092170,	-0.501336441140131650,	-0.501293177891829590,	-0.501249913390295010,	-0.501206647635635720,	-0.501163380627959730,	-0.501120112367374970,	-0.501076842853990230,	
+-0.501033572087913440,	-0.500990300069252270,	-0.500947026798115760,	-0.500903752274611700,	-0.500860476498848240,	-0.500817199470933280,	-0.500773921190975630,	-0.500730641659083210,	
+-0.500687360875364140,	-0.500644078839926340,	-0.500600795552878620,	-0.500557511014328990,	-0.500514225224385600,	-0.500470938183156240,	-0.500427649890749950,	-0.500384360347274510,	
+-0.500341069552838190,	-0.500297777507548780,	-0.500254484211515300,	-0.500211189664845680,	-0.500167893867648040,	-0.500124596820030300,	-0.500081298522101480,	-0.500037998973969280,	
+-0.499994698175741830,	-0.499951396127527980,	-0.499908092829435660,	-0.499864788281573050,	-0.499821482484048120,	-0.499778175436969900,	-0.499734867140446180,	-0.499691557594585330,	
+-0.499648246799495210,	-0.499604934755284840,	-0.499561621462062120,	-0.499518306919935370,	-0.499474991129012450,	-0.499431674089402480,	-0.499388355801213270,	-0.499345036264553180,	
+-0.499301715479530170,	-0.499258393446253170,	-0.499215070164830240,	-0.499171745635369260,	-0.499128419857979290,	-0.499085092832768250,	-0.499041764559844500,	-0.498998435039315960,	
+-0.498955104271291690,	-0.498911772255879680,	-0.498868438993188220,	-0.498825104483325290,	-0.498781768726400010,	-0.498738431722520250,	-0.498695093471794470,	-0.498651753974330540,	
+-0.498608413230237580,	-0.498565071239623630,	-0.498521728002597030,	-0.498478383519265660,	-0.498435037789738740,	-0.498391690814124270,	-0.498348342592530140,	-0.498304993125065540,	
+-0.498261642411838460,	-0.498218290452957290,	-0.498174937248530010,	-0.498131582798665760,	-0.498088227103472560,	-0.498044870163058760,	-0.498001511977532450,	-0.497958152547002710,	
+-0.497914791871577610,	-0.497871429951365520,	-0.497828066786474450,	-0.497784702377013670,	-0.497741336723091070,	-0.497697969824815120,	-0.497654601682293920,	-0.497611232295636530,	
+-0.497567861664951090,	-0.497524489790345640,	-0.497481116671929350,	-0.497437742309810190,	-0.497394366704096760,	-0.497350989854897010,	-0.497307611762320130,	-0.497264232426474270,	
+-0.497220851847467840,	-0.497177470025408850,	-0.497134086960406560,	-0.497090702652569110,	-0.497047317102004840,	-0.497003930308821950,	-0.496960542273129580,	-0.496917152995035860,	
+-0.496873762474649260,	-0.496830370712077920,	-0.496786977707430970,	-0.496743583460816600,	-0.496700187972343280,	-0.496656791242119090,	-0.496613393270253280,	-0.496569994056854040,	
+-0.496526593602029440,	-0.496483191905888690,	-0.496439788968539960,	-0.496396384790091790,	-0.496352979370652260,	-0.496309572710330660,	-0.496266164809235130,	-0.496222755667474260,	
+-0.496179345285156000,	-0.496135933662389840,	-0.496092520799283840,	-0.496049106695946480,	-0.496005691352486010,	-0.495962274769011720,	-0.495918856945631700,	-0.495875437882454580,	
+-0.495832017579588450,	-0.495788596037142650,	-0.495745173255225380,	-0.495701749233944830,	-0.495658323973410250,	-0.495614897473729830,	-0.495571469735012200,	-0.495528040757365510,	
+-0.495484610540899100,	-0.495441179085721160,	-0.495397746391940290,	-0.495354312459664660,	-0.495310877289003640,	-0.495267440880065410,	-0.495224003232958620,	-0.495180564347791400,	
+-0.495137124224673150,	-0.495093682863712080,	-0.495050240265016870,	-0.495006796428695610,	-0.494963351354857750,	-0.494919905043611550,	-0.494876457495065150,	-0.494833008709328000,	
+-0.494789558686508370,	-0.494746107426714820,	-0.494702654930055610,	-0.494659201196640200,	-0.494615746226576720,	-0.494572290019973880,	-0.494528832576939970,	-0.494485373897584350,	
+-0.494441913982015260,	-0.494398452830341400,	-0.494354990442671060,	-0.494311526819113610,	-0.494268061959777350,	-0.494224595864770910,	-0.494181128534202600,	-0.494137659968181870,	
+-0.494094190166816990,	-0.494050719130216590,	-0.494007246858489070,	-0.493963773351743800,	-0.493920298610089070,	-0.493876822633633250,	-0.493833345422485690,	-0.493789866976754870,	
+-0.493746387296549290,	-0.493702906381977390,	-0.493659424233148620,	-0.493615940850171300,	-0.493572456233154100,	-0.493528970382205390,	-0.493485483297434640,	-0.493441994978950140,	
+-0.493398505426860700,	-0.493355014641274630,	-0.493311522622301380,	-0.493268029370049320,	-0.493224534884627200,	-0.493181039166143310,	-0.493137542214707240,	-0.493094044030427340,	
+-0.493050544613411910,	-0.493007043963770540,	-0.492963542081611530,	-0.492920038967043670,	-0.492876534620175330,	-0.492833029041116030,	-0.492789522229974190,	-0.492746014186858540,	
+-0.492702504911877450,	-0.492658994405140490,	-0.492615482666756030,	-0.492571969696832870,	-0.492528455495479410,	-0.492484940062805190,	-0.492441423398918610,	-0.492397905503928480,	
+-0.492354386377943210,	-0.492310866021072380,	-0.492267344433424350,	-0.492223821615107580,	-0.492180297566231660,	-0.492136772286904940,	-0.492093245777236340,	-0.492049718037334270,	
+-0.492006189067308250,	-0.491962658867266760,	-0.491919127437318580,	-0.491875594777572260,	-0.491832060888137300,	-0.491788525769122240,	-0.491744989420635830,	-0.491701451842786570,	
+-0.491657913035684010,	-0.491614372999436720,	-0.491570831734153500,	-0.491527289239942820,	-0.491483745516914320,	-0.491440200565176400,	-0.491396654384837650,	-0.491353106976007590,	
+-0.491309558338794810,	-0.491266008473308150,	-0.491222457379656030,	-0.491178905057948150,	-0.491135351508293070,	-0.491091796730799560,	-0.491048240725576180,	-0.491004683492732570,	
+-0.490961125032377320,	-0.490917565344619170,	-0.490874004429566800,	-0.490830442287329750,	-0.490786878918016590,	-0.490743314321736290,	-0.490699748498597270,	-0.490656181448709260,	
+-0.490612613172180800,	-0.490569043669120850,	-0.490525472939637890,	-0.490481900983841590,	-0.490438327801840600,	-0.490394753393743330,	-0.490351177759659640,	-0.490307600899697940,	
+-0.490264022813967300,	-0.490220443502576150,	-0.490176862965634340,	-0.490133281203250340,	-0.490089698215533160,	-0.490046114002591350,	-0.490002528564534580,	-0.489958941901471550,	
+-0.489915354013511160,	-0.489871764900761950,	-0.489828174563333770,	-0.489784583001335150,	-0.489740990214875050,	-0.489697396204062110,	-0.489653800969006070,	-0.489610204509815460,	
+-0.489566606826599030,	-0.489523007919466460,	-0.489479407788526330,	-0.489435806433887730,	-0.489392203855659180,	-0.489348600053950530,	-0.489304995028870370,	-0.489261388780527720,	
+-0.489217781309031260,	-0.489174172614490700,	-0.489130562697014710,	-0.489086951556712280,	-0.489043339193692140,	-0.488999725608063980,	-0.488956110799936560,	-0.488912494769418840,	
+-0.488868877516619500,	-0.488825259041648360,	-0.488781639344614050,	-0.488738018425625250,	-0.488694396284791830,	-0.488650772922222420,	-0.488607148338026040,	-0.488563522532311450,	
+-0.488519895505188370,	-0.488476267256765630,	-0.488432637787152180,	-0.488389007096456720,	-0.488345375184789150,	-0.488301742052258180,	-0.488258107698972820,	-0.488214472125041820,	
+-0.488170835330575040,	-0.488127197315681160,	-0.488083558080469270,	-0.488039917625048110,	-0.487996275949527550,	-0.487952633054016320,	-0.487908988938623440,	-0.487865343603457740,	
+-0.487821697048629100,	-0.487778049274246170,	-0.487734400280417760,	-0.487690750067253710,	-0.487647098634862770,	-0.487603445983354140,	-0.487559792112836510,	-0.487516137023419730,	
+-0.487472480715212650,	-0.487428823188324370,	-0.487385164442863620,	-0.487341504478940310,	-0.487297843296663310,	-0.487254180896141700,	-0.487210517277484210,	-0.487166852440800820,	
+-0.487123186386200340,	-0.487079519113791830,	-0.487035850623684210,	-0.486992180915987280,	-0.486948509990809960,	-0.486904837848260940,	-0.486861164488450180,	-0.486817489911486550,	
+-0.486773814117479220,	-0.486730137106536950,	-0.486686458878769710,	-0.486642779434286350,	-0.486599098773196010,	-0.486555416895607550,	-0.486511733801630930,	-0.486468049491374950,	
+-0.486424363964948870,	-0.486380677222461530,	-0.486336989264022860,	-0.486293300089741700,	-0.486249609699727300,	-0.486205918094088470,	-0.486162225272935290,	-0.486118531236376490,	
+-0.486074835984521000,	-0.486031139517478780,	-0.485987441835358750,	-0.485943742938270080,	-0.485900042826321710,	-0.485856341499623590,	-0.485812638958284580,	-0.485768935202414040,	
+-0.485725230232120770,	-0.485681524047514750,	-0.485637816648704980,	-0.485594108035800660,	-0.485550398208910660,	-0.485506687168145050,	-0.485462974913612730,	-0.485419261445423020,	
+-0.485375546763684720,	-0.485331830868507950,	-0.485288113760001580,	-0.485244395438274580,	-0.485200675903436960,	-0.485156955155597650,	-0.485113233194865930,	-0.485069510021350790,	
+-0.485025785635162240,	-0.484982060036409200,	-0.484938333225201020,	-0.484894605201646620,	-0.484850875965856130,	-0.484807145517938410,	-0.484763413858002870,	-0.484719680986158360,	
+-0.484675946902515090,	-0.484632211607181900,	-0.484588475100268200,	-0.484544737381882920,	-0.484500998452136180,	-0.484457258311136950,	-0.484413516958994590,	-0.484369774395818020,	
+-0.484326030621717420,	-0.484282285636801760,	-0.484238539441180000,	-0.484194792034962240,	-0.484151043418257540,	-0.484107293591175210,	-0.484063542553824280,	-0.484019790306314810,	
+-0.483976036848755950,	-0.483932282181256950,	-0.483888526303926870,	-0.483844769216875860,	-0.483801010920212940,	-0.483757251414047520,	-0.483713490698488510,	-0.483669728773646220,	
+-0.483625965639629560,	-0.483582201296548050,	-0.483538435744510610,	-0.483494668983627470,	-0.483450901014007670,	-0.483407131835760230,	-0.483363361448995330,	-0.483319589853822060,	
+-0.483275817050349780,	-0.483232043038687550,	-0.483188267818945640,	-0.483144491391233060,	-0.483100713755659270,	-0.483056934912333260,	-0.483013154861365310,	-0.482969373602864520,	
+-0.482925591136940220,	-0.482881807463701630,	-0.482838022583258860,	-0.482794236495721060,	-0.482750449201197640,	-0.482706660699797730,	-0.482662870991631580,	-0.482619080076808200,	
+-0.482575287955436800,	-0.482531494627627510,	-0.482487700093489510,	-0.482443904353132220,	-0.482400107406664840,	-0.482356309254197540,	-0.482312509895839510,	-0.482268709331700180,	
+-0.482224907561888680,	-0.482181104586515310,	-0.482137300405689140,	-0.482093495019519760,	-0.482049688428116240,	-0.482005880631588890,	-0.481962071630046840,	-0.481918261423599610,	
+-0.481874450012356350,	-0.481830637396427400,	-0.481786823575921790,	-0.481743008550949090,	-0.481699192321618560,	-0.481655374888040390,	-0.481611556250323810,	-0.481567736408577920,	
+-0.481523915362913110,	-0.481480093113438480,	-0.481436269660263650,	-0.481392445003497700,	-0.481348619143251110,	-0.481304792079632890,	-0.481260963812752740,	-0.481217134342719790,	
+-0.481173303669644390,	-0.481129471793635740,	-0.481085638714803370,	-0.481041804433256560,	-0.480997968949105630,	-0.480954132262459750,	-0.480910294373428530,	-0.480866455282121190,	
+-0.480822614988648140,	-0.480778773493118540,	-0.480734930795641560,	-0.480691086896327720,	-0.480647241795286120,	-0.480603395492626430,	-0.480559547988457850,	-0.480515699282890780,	
+-0.480471849376034490,	-0.480427998267998590,	-0.480384145958892230,	-0.480340292448825980,	-0.480296437737908980,	-0.480252581826250860,	-0.480208724713960920,	-0.480164866401149530,	
+-0.480121006887925970,	-0.480077146174399950,	-0.480033284260680590,	-0.479989421146878480,	-0.479945556833102800,	-0.479901691319462810,	-0.479857824606069020,	-0.479813956693030620,	
+-0.479770087580457420,	-0.479726217268458540,	-0.479682345757144520,	-0.479638473046624600,	-0.479594599137008530,	-0.479550724028405590,	-0.479506847720926220,	-0.479462970214679710,	
+-0.479419091509775800,	-0.479375211606323790,	-0.479331330504434110,	-0.479287448204216090,	-0.479243564705779500,	-0.479199680009233580,	-0.479155794114688840,	-0.479111907022254590,	
+-0.479068018732040250,	-0.479024129244156220,	-0.478980238558711860,	-0.478936346675816860,	-0.478892453595580690,	-0.478848559318113710,	-0.478804663843525380,	-0.478760767171925390,	
+-0.478716869303423050,	-0.478672970238128940,	-0.478629069976152450,	-0.478585168517603240,	-0.478541265862590710,	-0.478497362011225450,	-0.478453456963616740,	-0.478409550719874400,	
+-0.478365643280107830,	-0.478321734644427510,	-0.478277824812942840,	-0.478233913785763630,	-0.478190001562999230,	-0.478146088144760230,	-0.478102173531156030,	-0.478058257722295990,	
+-0.478014340718290690,	-0.477970422519249540,	-0.477926503125282290,	-0.477882582536498460,	-0.477838660753008520,	-0.477794737774921980,	-0.477750813602348560,	-0.477706888235397700,	
+-0.477662961674180040,	-0.477619033918804950,	-0.477575104969382270,	-0.477531174826021480,	-0.477487243488833150,	-0.477443310957926640,	-0.477399377233411910,	-0.477355442315398340,	
+-0.477311506203996540,	-0.477267568899315990,	-0.477223630401466090,	-0.477179690710557550,	-0.477135749826699760,	-0.477091807750002590,	-0.477047864480575570,	-0.477003920018529200,	
+-0.476959974363973080,	-0.476916027517017000,	-0.476872079477770490,	-0.476828130246344130,	-0.476784179822847490,	-0.476740228207390370,	-0.476696275400082300,	-0.476652321401033920,	
+-0.476608366210354740,	-0.476564409828154620,	-0.476520452254543150,	-0.476476493489630890,	-0.476432533533527440,	-0.476388572386342250,	-0.476344610048185960,	-0.476300646519168200,	
+-0.476256681799398840,	-0.476212715888987340,	-0.476168748788044440,	-0.476124780496679720,	-0.476080811015002990,	-0.476036840343123880,	-0.475992868481153080,	-0.475948895429200050,	
+-0.475904921187374820,	-0.475860945755786910,	-0.475816969134547020,	-0.475772991323764660,	-0.475729012323549860,	-0.475685032134012140,	-0.475641050755262200,	-0.475597068187409660,	
+-0.475553084430564430,	-0.475509099484836160,	-0.475465113350335480,	-0.475421126027172010,	-0.475377137515455350,	-0.475333147815296230,	-0.475289156926804290,	-0.475245164850089390,	
+-0.475201171585261210,	-0.475157177132430500,	-0.475113181491706840,	-0.475069184663200250,	-0.475025186647020260,	-0.474981187443277720,	-0.474937187052082210,	-0.474893185473543760,	
+-0.474849182707771930,	-0.474805178754877490,	-0.474761173614970170,	-0.474717167288159880,	-0.474673159774556320,	-0.474629151074270230,	-0.474585141187411240,	-0.474541130114089050,	
+-0.474497117854414400,	-0.474453104408496970,	-0.474409089776446750,	-0.474365073958373410,	-0.474321056954387810,	-0.474277038764599530,	-0.474233019389118720,	-0.474188998828054930,	
+-0.474144977081519040,	-0.474100954149620670,	-0.474056930032469960,	-0.474012904730176540,	-0.473968878242851220,	-0.473924850570603680,	-0.473880821713544060,	-0.473836791671782000,	
+-0.473792760445428340,	-0.473748728034592780,	-0.473704694439385010,	-0.473660659659915880,	-0.473616623696295090,	-0.473572586548632770,	-0.473528548217038600,	-0.473484508701623400,	
+-0.473440468002497010,	-0.473396426119769400,	-0.473352383053550320,	-0.473308338803950680,	-0.473264293371080220,	-0.473220246755049030,	-0.473176198955966800,	-0.473132149973944480,	
+-0.473088099809091780,	-0.473044048461518820,	-0.472999995931335350,	-0.472955942218652340,	-0.472911887323579420,	-0.472867831246226390,	-0.472823773986704170,	-0.472779715545122550,	
+-0.472735655921591610,	-0.472691595116221110,	-0.472647533129122050,	-0.472603469960404200,	-0.472559405610177620,	-0.472515340078552120,	-0.472471273365638710,	-0.472427205471547100,	
+-0.472383136396387460,	-0.472339066140269600,	-0.472294994703304490,	-0.472250922085601880,	-0.472206848287271940,	-0.472162773308424490,	-0.472118697149170540,	-0.472074619809619790,	
+-0.472030541289882530,	-0.471986461590068520,	-0.471942380710288770,	-0.471898298650653030,	-0.471854215411271150,	-0.471810130992254160,	-0.471766045393711810,	-0.471721958615754390,	
+-0.471677870658491650,	-0.471633781522034610,	-0.471589691206493130,	-0.471545599711977400,	-0.471501507038597330,	-0.471457413186463840,	-0.471413318155686820,	-0.471369221946376540,	
+-0.471325124558642780,	-0.471281025992596640,	-0.471236926248347900,	-0.471192825326006870,	-0.471148723225683350,	-0.471104619947488420,	-0.471060515491531940,	-0.471016409857923810,	
+-0.470972303046775010,	-0.470928195058195500,	-0.470884085892295470,	-0.470839975549184830,	-0.470795864028974660,	-0.470751751331774830,	-0.470707637457695620,	-0.470663522406846890,	
+-0.470619406179339780,	-0.470575288775284150,	-0.470531170194790290,	-0.470487050437968120,	-0.470442929504928720,	-0.470398807395781990,	-0.470354684110638300,	-0.470310559649607440,	
+-0.470266434012800550,	-0.470222307200327650,	-0.470178179212298540,	-0.470134050048824360,	-0.470089919710015120,	-0.470045788195981030,	-0.470001655506832090,	-0.469957521642679400,	
+-0.469913386603632910,	-0.469869250389802980,	-0.469825113001299480,	-0.469780974438233630,	-0.469736834700715310,	-0.469692693788854920,	-0.469648551702762430,	-0.469604408442548920,	
+-0.469560264008324400,	-0.469516118400199240,	-0.469471971618283360,	-0.469427823662687930,	-0.469383674533522980,	-0.469339524230898810,	-0.469295372754925500,	-0.469251220105714070,	
+-0.469207066283374660,	-0.469162911288017130,	-0.469118755119752760,	-0.469074597778691480,	-0.469030439264943700,	-0.468986279578619440,	-0.468942118719829880,	-0.468897956688685060,	
+-0.468853793485295270,	-0.468809629109770640,	-0.468765463562222370,	-0.468721296842760370,	-0.468677128951495160,	-0.468632959888536760,	-0.468588789653996310,	-0.468544618247983930,	
+-0.468500445670609940,	-0.468456271921984520,	-0.468412097002218750,	-0.468367920911422760,	-0.468323743649706580,	-0.468279565217181450,	-0.468235385613957390,	-0.468191204840144870,	
+-0.468147022895853970,	-0.468102839781195880,	-0.468058655496280670,	-0.468014470041218820,	-0.467970283416120460,	-0.467926095621096720,	-0.467881906656257780,	-0.467837716521714080,	
+-0.467793525217575670,	-0.467749332743953860,	-0.467705139100958680,	-0.467660944288700700,	-0.467616748307289940,	-0.467572551156837710,	-0.467528352837454090,	-0.467484153349249200,	
+-0.467439952692334350,	-0.467395750866819560,	-0.467351547872815460,	-0.467307343710432030,	-0.467263138379780670,	-0.467218931880971470,	-0.467174724214114930,	-0.467130515379321210,	
+-0.467086305376701590,	-0.467042094206366170,	-0.466997881868425560,	-0.466953668362989790,	-0.466909453690170280,	-0.466865237850077160,	-0.466821020842820960,	-0.466776802668511740,	
+-0.466732583327260970,	-0.466688362819178690,	-0.466644141144375520,	-0.466599918302961660,	-0.466555694295048340,	-0.466511469120745760,	-0.466467242780164160,	-0.466423015273414840,	
+-0.466378786600608000,	-0.466334556761854150,	-0.466290325757263540,	-0.466246093586947520,	-0.466201860251016230,	-0.466157625749580360,	-0.466113390082749990,	-0.466069153250636530,	
+-0.466024915253350160,	-0.465980676091001520,	-0.465936435763700860,	-0.465892194271559420,	-0.465847951614687560,	-0.465803707793195800,	-0.465759462807194320,	-0.465715216656794660,	
+-0.465670969342106890,	-0.465626720863241360,	-0.465582471220309380,	-0.465538220413421240,	-0.465493968442687530,	-0.465449715308218550,	-0.465405461010125640,	-0.465361205548519120,	
+-0.465316948923509550,	-0.465272691135207190,	-0.465228432183723560,	-0.465184172069168790,	-0.465139910791653620,	-0.465095648351288250,	-0.465051384748184190,	-0.465007119982451640,	
+-0.464962854054201350,	-0.464918586963543490,	-0.464874318710589540,	-0.464830049295449800,	-0.464785778718234570,	-0.464741506979055250,	-0.464697234078022160,	-0.464652960015246030,	
+-0.464608684790837060,	-0.464564408404906810,	-0.464520130857565550,	-0.464475852148923900,	-0.464431572279092260,	-0.464387291248182120,	-0.464343009056303710,	-0.464298725703567780,	
+-0.464254441190084630,	-0.464210155515965780,	-0.464165868681321590,	-0.464121580686262690,	-0.464077291530899440,	-0.464033001215343350,	-0.463988709739704740,	-0.463944417104094010,	
+-0.463900123308622630,	-0.463855828353400890,	-0.463811532238539600,	-0.463767234964149120,	-0.463722936530340910,	-0.463678636937225390,	-0.463634336184913230,	-0.463590034273514860,	
+-0.463545731203141850,	-0.463501426973904450,	-0.463457121585913510,	-0.463412815039279340,	-0.463368507334113560,	-0.463324198470526470,	-0.463279888448628940,	-0.463235577268531260,	
+-0.463191264930345070,	-0.463146951434180660,	-0.463102636780148900,	-0.463058320968360190,	-0.463014003998926000,	-0.462969685871956860,	-0.462925366587563060,	-0.462881046145856290,	
+-0.462836724546946850,	-0.462792401790945660,	-0.462748077877963020,	-0.462703752808110600,	-0.462659426581498830,	-0.462615099198238460,	-0.462570770658439930,	-0.462526440962214900,	
+-0.462482110109673770,	-0.462437778100927340,	-0.462393444936086080,	-0.462349110615261630,	-0.462304775138564330,	-0.462260438506105150,	-0.462216100717994460,	-0.462171761774343940,	
+-0.462127421675263990,	-0.462083080420865100,	-0.462038738011258940,	-0.461994394446555880,	-0.461950049726866820,	-0.461905703852302290,	-0.461861356822973910,	-0.461817008638992110,	
+-0.461772659300467790,	-0.461728308807511420,	-0.461683957160234640,	-0.461639604358748010,	-0.461595250403162400,	-0.461550895293588230,	-0.461506539030137220,	-0.461462181612919850,	
+-0.461417823042047040,	-0.461373463317629300,	-0.461329102439778260,	-0.461284740408604450,	-0.461240377224218460,	-0.461196012886731840,	-0.461151647396255250,	-0.461107280752899530,	
+-0.461062912956775210,	-0.461018544007993970,	-0.460974173906666400,	-0.460929802652903400,	-0.460885430246815500,	-0.460841056688514440,	-0.460796681978110690,	-0.460752306115715270,	
+-0.460707929101438650,	-0.460663550935392630,	-0.460619171617687730,	-0.460574791148434910,	-0.460530409527744710,	-0.460486026755728920,	-0.460441642832498000,	-0.460397257758163040,	
+-0.460352871532834500,	-0.460308484156624120,	-0.460264095629642600,	-0.460219705952000460,	-0.460175315123809440,	-0.460130923145180060,	-0.460086530016223460,	-0.460042135737050110,	
+-0.459997740307771800,	-0.459953343728499160,	-0.459908945999343180,	-0.459864547120414410,	-0.459820147091824670,	-0.459775745913684530,	-0.459731343586105070,	-0.459686940109196860,	
+-0.459642535483071660,	-0.459598129707840140,	-0.459553722783613340,	-0.459509314710501770,	-0.459464905488617350,	-0.459420495118070650,	-0.459376083598972310,	-0.459331670931434180,	
+-0.459287257115566840,	-0.459242842151481370,	-0.459198426039288400,	-0.459154008779099790,	-0.459109590371026110,	-0.459065170815178500,	-0.459020750111667540,	-0.458976328260605080,	
+-0.458931905262101870,	-0.458887481116268810,	-0.458843055823216720,	-0.458798629383057380,	-0.458754201795901430,	-0.458709773061860000,	-0.458665343181043740,	-0.458620912153564490,	
+-0.458576479979532990,	-0.458532046659059890,	-0.458487612192257090,	-0.458443176579235220,	-0.458398739820105430,	-0.458354301914978390,	-0.458309862863966020,	-0.458265422667178960,	
+-0.458220981324728330,	-0.458176538836724880,	-0.458132095203280460,	-0.458087650424505830,	-0.458043204500512060,	-0.457998757431409890,	-0.457954309217311170,	-0.457909859858326720,	
+-0.457865409354567650,	-0.457820957706144620,	-0.457776504913169620,	-0.457732050975753310,	-0.457687595894006540,	-0.457643139668041100,	-0.457598682297967850,	-0.457554223783897930,	
+-0.457509764125942020,	-0.457465303324212090,	-0.457420841378818890,	-0.457376378289873650,	-0.457331914057487020,	-0.457287448681771010,	-0.457242982162836380,	-0.457198514500794300,	
+-0.457154045695755520,	-0.457109575747832010,	-0.457065104657134570,	-0.457020632423774390,	-0.456976159047862260,	-0.456931684529510050,	-0.456887208868828660,	-0.456842732065929290,	
+-0.456798254120922680,	-0.456753775033920780,	-0.456709294805034470,	-0.456664813434374540,	-0.456620330922053010,	-0.456575847268180570,	-0.456531362472868570,	-0.456486876536227770,	
+-0.456442389458370120,	-0.456397901239406540,	-0.456353411879448220,	-0.456308921378605960,	-0.456264429736991770,	-0.456219936954716520,	-0.456175443031891450,	-0.456130947968627350,	
+-0.456086451765036260,	-0.456041954421229080,	-0.455997455937317000,	-0.455952956313410870,	-0.455908455549622780,	-0.455863953646063520,	-0.455819450602843960,	-0.455774946420076210,	
+-0.455730441097871090,	-0.455685934636339880,	-0.455641427035593400,	-0.455596918295743780,	-0.455552408416901810,	-0.455507897399178910,	-0.455463385242685810,	-0.455418871947534660,	
+-0.455374357513836310,	-0.455329841941702060,	-0.455285325231242880,	-0.455240807382570720,	-0.455196288395796570,	-0.455151768271031650,	-0.455107247008386950,	-0.455062724607974530,	
+-0.455018201069905310,	-0.454973676394290150,	-0.454929150581241230,	-0.454884623630869460,	-0.454840095543286080,	-0.454795566318602070,	-0.454751035956929560,	-0.454706504458379460,	
+-0.454661971823063060,	-0.454617438051091390,	-0.454572903142576480,	-0.454528367097629340,	-0.454483829916361270,	-0.454439291598883240,	-0.454394752145307390,	-0.454350211555744620,	
+-0.454305669830306350,	-0.454261126969103480,	-0.454216582972248260,	-0.454172037839851490,	-0.454127491572024700,	-0.454082944168878730,	-0.454038395630525840,	-0.453993845957076920,	
+-0.453949295148643020,	-0.453904743205336250,	-0.453860190127267640,	-0.453815635914548600,	-0.453771080567289990,	-0.453726524085604150,	-0.453681966469601960,	-0.453637407719394870,	
+-0.453592847835093850,	-0.453548286816811090,	-0.453503724664657600,	-0.453459161378744870,	-0.453414596959183790,	-0.453370031406086620,	-0.453325464719564420,	-0.453280896899728500,	
+-0.453236327946689940,	-0.453191757860560980,	-0.453147186641452650,	-0.453102614289475900,	-0.453058040804743050,	-0.453013466187365100,	-0.452968890437453480,	-0.452924313555119200,	
+-0.452879735540474560,	-0.452835156393630590,	-0.452790576114698750,	-0.452745994703790010,	-0.452701412161016730,	-0.452656828486489910,	-0.452612243680320990,	-0.452567657742621090,	
+-0.452523070673502450,	-0.452478482473076150,	-0.452433893141453600,	-0.452389302678745940,	-0.452344711085065410,	-0.452300118360523140,	-0.452255524505230160,	-0.452210929519298750,	
+-0.452166333402840010,	-0.452121736155965460,	-0.452077137778786160,	-0.452032538271414430,	-0.451987937633961330,	-0.451943335866538400,	-0.451898732969256700,	-0.451854128942228590,	
+-0.451809523785565210,	-0.451764917499377970,	-0.451720310083778000,	-0.451675701538877710,	-0.451631091864788170,	-0.451586481061620860,	-0.451541869129486960,	-0.451497256068498830,	
+-0.451452641878767550,	-0.451408026560404240,	-0.451363410113521270,	-0.451318792538229760,	-0.451274173834641250,	-0.451229554002866960,	-0.451184933043019150,	-0.451140310955209010,	
+-0.451095687739548110,	-0.451051063396147590,	-0.451006437925119800,	-0.450961811326575920,	-0.450917183600627490,	-0.450872554747385750,	-0.450827924766962980,	-0.450783293659470450,	
+-0.450738661425019620,	-0.450694028063721770,	-0.450649393575689280,	-0.450604757961033280,	-0.450560121219865330,	-0.450515483352296740,	-0.450470844358439870,	-0.450426204238405850,	
+-0.450381562992305920,	-0.450336920620252430,	-0.450292277122356700,	-0.450247632498730290,	-0.450202986749484390,	-0.450158339874731360,	-0.450113691874582560,	-0.450069042749149490,	
+-0.450024392498543420,	-0.449979741122876750,	-0.449935088622260780,	-0.449890434996807030,	-0.449845780246626860,	-0.449801124371832620,	-0.449756467372535500,	-0.449711809248847290,	
+-0.449667150000879150,	-0.449622489628743460,	-0.449577828132551650,	-0.449533165512414790,	-0.449488501768445460,	-0.449443836900754850,	-0.449399170909454690,	-0.449354503794656130,	
+-0.449309835556471750,	-0.449265166195012830,	-0.449220495710390910,	-0.449175824102717390,	-0.449131151372104740,	-0.449086477518664150,	-0.449041802542507420,	-0.448997126443745790,	
+-0.448952449222491720,	-0.448907770878856530,	-0.448863091412951890,	-0.448818410824889160,	-0.448773729114780750,	-0.448729046282738080,	-0.448684362328872320,	-0.448639677253296120,	
+-0.448594991056120720,	-0.448550303737457800,	-0.448505615297418780,	-0.448460925736116070,	-0.448416235053661070,	-0.448371543250165480,	-0.448326850325740660,	-0.448282156280499060,	
+-0.448237461114552090,	-0.448192764828011460,	-0.448148067420988560,	-0.448103368893595870,	-0.448058669245944730,	-0.448013968478146950,	-0.447969266590313830,	-0.447924563582557940,	
+-0.447879859454990650,	-0.447835154207723740,	-0.447790447840868520,	-0.447745740354537570,	-0.447701031748842290,	-0.447656322023893990,	-0.447611611179805360,	-0.447566899216687630,	
+-0.447522186134652670,	-0.447477471933811880,	-0.447432756614277780,	-0.447388040176161790,	-0.447343322619575710,	-0.447298603944630890,	-0.447253884151440020,	-0.447209163240114390,	
+-0.447164441210765870,	-0.447119718063505870,	-0.447074993798446950,	-0.447030268415700540,	-0.446985541915378480,	-0.446940814297592140,	-0.446896085562454190,	-0.446851355710076000,	
+-0.446806624740569040,	-0.446761892654045870,	-0.446717159450618020,	-0.446672425130397290,	-0.446627689693495030,	-0.446582953140024000,	-0.446538215470095590,	-0.446493476683821610,	
+-0.446448736781313580,	-0.446403995762684080,	-0.446359253628044570,	-0.446314510377506970,	-0.446269766011182680,	-0.446225020529184340,	-0.446180273931623460,	-0.446135526218611910,	
+-0.446090777390261150,	-0.446046027446683870,	-0.446001276387991470,	-0.445956524214295550,	-0.445911770925708660,	-0.445867016522342340,	-0.445822261004308500,	-0.445777504371718590,	
+-0.445732746624685370,	-0.445687987763320250,	-0.445643227787735130,	-0.445598466698041600,	-0.445553704494352280,	-0.445508941176778640,	-0.445464176745432710,	-0.445419411200425940,	
+-0.445374644541871030,	-0.445329876769879510,	-0.445285107884563270,	-0.445240337886033900,	-0.445195566774404080,	-0.445150794549785340,	-0.445106021212289200,	-0.445061246762028410,	
+-0.445016471199114530,	-0.444971694523659420,	-0.444926916735774720,	-0.444882137835573120,	-0.444837357823166190,	-0.444792576698665840,	-0.444747794462183650,	-0.444703011113832370,	
+-0.444658226653723570,	-0.444613441081969210,	-0.444568654398680820,	-0.444523866603971250,	-0.444479077697951970,	-0.444434287680735010,	-0.444389496552431930,	-0.444344704313155480,	
+-0.444299910963017300,	-0.444255116502129340,	-0.444210320930603200,	-0.444165524248551660,	-0.444120726456086250,	-0.444075927553318710,	-0.444031127540361670,	-0.443986326417326880,	
+-0.443941524184326250,	-0.443896720841471360,	-0.443851916388875170,	-0.443807110826649090,	-0.443762304154905310,	-0.443717496373755290,	-0.443672687483312010,	-0.443627877483686980,	
+-0.443583066374992230,	-0.443538254157339440,	-0.443493440830841410,	-0.443448626395609780,	-0.443403810851756620,	-0.443358994199393450,	-0.443314176438633250,	-0.443269357569587630,	
+-0.443224537592368180,	-0.443179716507087760,	-0.443134894313858110,	-0.443090071012791190,	-0.443045246603998690,	-0.443000421087593520,	-0.442955594463687260,	-0.442910766732391990,	
+-0.442865937893819450,	-0.442821107948082440,	-0.442776276895292640,	-0.442731444735562200,	-0.442686611469002730,	-0.442641777095727110,	-0.442596941615847060,	-0.442552105029474670,	
+-0.442507267336721580,	-0.442462428537700740,	-0.442417588632523840,	-0.442372747621302580,	-0.442327905504149800,	-0.442283062281177310,	-0.442238217952497130,	-0.442193372518221050,	
+-0.442148525978461880,	-0.442103678333331420,	-0.442058829582941790,	-0.442013979727404640,	-0.441969128766832970,	-0.441924276701338490,	-0.441879423531033320,	-0.441834569256029150,	
+-0.441789713876439010,	-0.441744857392374570,	-0.441699999803947970,	-0.441655141111270970,	-0.441610281314456510,	-0.441565420413616350,	-0.441520558408862670,	-0.441475695300307170,	
+-0.441430831088062800,	-0.441385965772241430,	-0.441341099352954680,	-0.441296231830315630,	-0.441251363204435980,	-0.441206493475427900,	-0.441161622643403200,	-0.441116750708474840,	
+-0.441071877670754620,	-0.441027003530354680,	-0.440982128287386870,	-0.440937251941964090,	-0.440892374494198210,	-0.440847495944201420,	-0.440802616292085450,	-0.440757735537963380,	
+-0.440712853681946900,	-0.440667970724148370,	-0.440623086664679480,	-0.440578201503653230,	-0.440533315241181500,	-0.440488427877376130,	-0.440443539412350040,	-0.440398649846215130,	
+-0.440353759179083590,	-0.440308867411067230,	-0.440263974542279110,	-0.440219080572831100,	-0.440174185502835320,	-0.440129289332403690,	-0.440084392061649290,	-0.440039493690683850,	
+-0.439994594219619730,	-0.439949693648568670,	-0.439904791977643820,	-0.439859889206956960,	-0.439814985336620390,	-0.439770080366745920,	-0.439725174297446730,	-0.439680267128834510,	
+-0.439635358861021290,	-0.439590449494120070,	-0.439545539028242730,	-0.439500627463501490,	-0.439455714800008330,	-0.439410801037876280,	-0.439365886177217170,	-0.439320970218143430,	
+-0.439276053160766790,	-0.439231135005200450,	-0.439186215751556310,	-0.439141295399946560,	-0.439096373950483230,	-0.439051451403279340,	-0.439006527758446840,	-0.438961603016097990,	
+-0.438916677176344750,	-0.438871750239300200,	-0.438826822205076290,	-0.438781893073784960,	-0.438736962845539260,	-0.438692031520451160,	-0.438647099098632980,	-0.438602165580196600,	
+-0.438557230965255280,	-0.438512295253920880,	-0.438467358446305690,	-0.438422420542521730,	-0.438377481542682130,	-0.438332541446898820,	-0.438287600255284180,	-0.438242657967950090,	
+-0.438197714585009780,	-0.438152770106575220,	-0.438107824532758650,	-0.438062877863672210,	-0.438017930099428910,	-0.437972981240140840,	-0.437928031285920280,	-0.437883080236879220,	
+-0.437838128093130880,	-0.437793174854787250,	-0.437748220521960270,	-0.437703265094763150,	-0.437658308573307840,	-0.437613350957706760,	-0.437568392248071920,	-0.437523432444516470,	
+-0.437478471547152470,	-0.437433509556092280,	-0.437388546471447930,	-0.437343582293332590,	-0.437298617021858290,	-0.437253650657137450,	-0.437208683199282130,	-0.437163714648405420,	
+-0.437118745004619500,	-0.437073774268036670,	-0.437028802438769020,	-0.436983829516929770,	-0.436938855502630950,	-0.436893880395984590,	-0.436848904197103930,	-0.436803926906101040,	
+-0.436758948523088280,	-0.436713969048177770,	-0.436668988481482720,	-0.436624006823115200,	-0.436579024073187720,	-0.436534040231812190,	-0.436489055299102040,	-0.436444069275169210,	
+-0.436399082160126180,	-0.436354093954085090,	-0.436309104657159160,	-0.436264114269460490,	-0.436219122791101480,	-0.436174130222194310,	-0.436129136562852180,	-0.436084141813187220,	
+-0.436039145973311500,	-0.435994149043338330,	-0.435949151023379830,	-0.435904151913548370,	-0.435859151713956170,	-0.435814150424716500,	-0.435769148045941470,	-0.435724144577743500,	
+-0.435679140020234830,	-0.435634134373528710,	-0.435589127637737220,	-0.435544119812972920,	-0.435499110899347950,	-0.435454100896975560,	-0.435409089805967930,	-0.435364077626437580,	
+-0.435319064358496650,	-0.435274050002258440,	-0.435229034557835130,	-0.435184018025339240,	-0.435139000404882850,	-0.435093981696579420,	-0.435048961900540990,	-0.435003941016879780,	
+-0.434958919045709100,	-0.434913895987141140,	-0.434868871841288420,	-0.434823846608263180,	-0.434778820288178660,	-0.434733792881147110,	-0.434688764387281050,	-0.434643734806692720,	
+-0.434598704139495420,	-0.434553672385801390,	-0.434508639545723160,	-0.434463605619372970,	-0.434418570606864120,	-0.434373534508308850,	-0.434328497323819780,	-0.434283459053509010,	
+-0.434238419697490050,	-0.434193379255874980,	-0.434148337728776150,	-0.434103295116306800,	-0.434058251418579230,	-0.434013206635706030,	-0.433968160767799430,	-0.433923113814972840,	
+-0.433878065777338400,	-0.433833016655008840,	-0.433787966448096360,	-0.433742915156714310,	-0.433697862780975050,	-0.433652809320991100,	-0.433607754776874690,	-0.433562699148739290,	
+-0.433517642436697210,	-0.433472584640860970,	-0.433427525761342860,	-0.433382465798256400,	-0.433337404751713730,	-0.433292342621827140,	-0.433247279408710110,	-0.433202215112474860,	
+-0.433157149733234100,	-0.433112083271100070,	-0.433067015726186220,	-0.433021947098604810,	-0.432976877388468570,	-0.432931806595889700,	-0.432886734720981770,	-0.432841661763856970,	
+-0.432796587724627980,	-0.432751512603407160,	-0.432706436400307930,	-0.432661359115442680,	-0.432616280748923940,	-0.432571201300864130,	-0.432526120771376750,	-0.432481039160574070,	
+-0.432435956468568360,	-0.432390872695473160,	-0.432345787841400760,	-0.432300701906463970,	-0.432255614890774960,	-0.432210526794447330,	-0.432165437617593350,	-0.432120347360325840,	
+-0.432075256022756980,	-0.432030163605000460,	-0.431985070107168470,	-0.431939975529373850,	-0.431894879871728870,	-0.431849783134347130,	-0.431804685317340900,	-0.431759586420822910,	
+-0.431714486444905620,	-0.431669385389702510,	-0.431624283255325920,	-0.431579180041888610,	-0.431534075749502980,	-0.431488970378282490,	-0.431443863928339670,	-0.431398756399786750,	
+-0.431353647792737330,	-0.431308538107303800,	-0.431263427343598900,	-0.431218315501735060,	-0.431173202581825840,	-0.431128088583983600,	-0.431082973508321140,	-0.431037857354950820,	
+-0.430992740123986310,	-0.430947621815539920,	-0.430902502429724440,	-0.430857381966652350,	-0.430812260426437220,	-0.430767137809191400,	-0.430722014115027750,	-0.430676889344058680,	
+-0.430631763496397760,	-0.430586636572157460,	-0.430541508571450130,	-0.430496379494389460,	-0.430451249341087860,	-0.430406118111658080,	-0.430360985806212630,	-0.430315852424865140,	
+-0.430270717967727980,	-0.430225582434914040,	-0.430180445826535750,	-0.430135308142706780,	-0.430090169383539500,	-0.430045029549146810,	-0.429999888639641110,	-0.429954746655136110,	
+-0.429909603595744260,	-0.429864459461578420,	-0.429819314252750990,	-0.429774167969375680,	-0.429729020611564980,	-0.429683872179431270,	-0.429638722673088340,	-0.429593572092648590,	
+-0.429548420438224890,	-0.429503267709929750,	-0.429458113907876860,	-0.429412959032178630,	-0.429367803082948090,	-0.429322646060297570,	-0.429277487964340840,	-0.429232328795190410,	
+-0.429187168552959190,	-0.429142007237759580,	-0.429096844849705390,	-0.429051681388909090,	-0.429006516855483580,	-0.428961351249541380,	-0.428916184571196180,	-0.428871016820560560,	
+-0.428825847997747370,	-0.428780678102869180,	-0.428735507136039700,	-0.428690335097371420,	-0.428645161986976890,	-0.428599987804969880,	-0.428554812551462940,	-0.428509636226568900,	
+-0.428464458830400410,	-0.428419280363071200,	-0.428374100824693740,	-0.428328920215381050,	-0.428283738535245650,	-0.428238555784401290,	-0.428193371962960530,	-0.428148187071036410,	
+-0.428103001108741390,	-0.428057814076189260,	-0.428012625973492540,	-0.427967436800764320,	-0.427922246558117110,	-0.427877055245664660,	-0.427831862863519600,	-0.427786669411794440,	
+-0.427741474890603050,	-0.427696279300057940,	-0.427651082640272180,	-0.427605884911358260,	-0.427560686113430070,	-0.427515486246600130,	-0.427470285310981470,	-0.427425083306686720,	
+-0.427379880233829670,	-0.427334676092522900,	-0.427289470882879440,	-0.427244264605011910,	-0.427199057259034120,	-0.427153848845058690,	-0.427108639363198650,	-0.427063428813566570,	
+-0.427018217196276360,	-0.426973004511440600,	-0.426927790759171920,	-0.426882575939584120,	-0.426837360052789940,	-0.426792143098902340,	-0.426746925078034020,	-0.426701705990298720,	
+-0.426656485835809170,	-0.426611264614678460,	-0.426566042327019170,	-0.426520818972945140,	-0.426475594552569060,	-0.426430369066004010,	-0.426385142513362680,	-0.426339914894758860,	
+-0.426294686210305250,	-0.426249456460114920,	-0.426204225644300550,	-0.426158993762976000,	-0.426113760816253960,	-0.426068526804247170,	-0.426023291727069430,	-0.425978055584833480,	
+-0.425932818377652340,	-0.425887580105638820,	-0.425842340768906700,	-0.425797100367568790,	-0.425751858901738060,	-0.425706616371527350,	-0.425661372777050410,	-0.425616128118420090,	
+-0.425570882395749470,	-0.425525635609151240,	-0.425480387758739310,	-0.425435138844626410,	-0.425389888866925640,	-0.425344637825749770,	-0.425299385721212670,	-0.425254132553427140,	
+-0.425208878322506310,	-0.425163623028562860,	-0.425118366671710710,	-0.425073109252062710,	-0.425027850769731490,	-0.424982591224831060,	-0.424937330617474180,	-0.424892068947773930,	
+-0.424846806215843140,	-0.424801542421795690,	-0.424756277565744410,	-0.424711011647802450,	-0.424665744668082550,	-0.424620476626698660,	-0.424575207523763600,	-0.424529937359390540,	
+-0.424484666133692230,	-0.424439393846782640,	-0.424394120498774560,	-0.424348846089781240,	-0.424303570619915360,	-0.424258294089290940,	-0.424213016498020790,	-0.424167737846217700,	
+-0.424122458133995680,	-0.424077177361467490,	-0.424031895528746370,	-0.423986612635945110,	-0.423941328683177740,	-0.423896043670557050,	-0.423850757598196240,	-0.423805470466208090,	
+-0.423760182274706740,	-0.423714893023804880,	-0.423669602713615810,	-0.423624311344252320,	-0.423579018915828500,	-0.423533725428457080,	-0.423488430882251350,	-0.423443135277324130,	
+-0.423397838613789490,	-0.423352540891760280,	-0.423307242111349290,	-0.423261942272670610,	-0.423216641375837090,	-0.423171339420961910,	-0.423126036408158050,	-0.423080732337539460,	
+-0.423035427209219050,	-0.422990121023310070,	-0.422944813779925380,	-0.422899505479179040,	-0.422854196121183970,	-0.422808885706053410,	-0.422763574233900210,	-0.422718261704838450,	
+-0.422672948118981100,	-0.422627633476441330,	-0.422582317777332130,	-0.422537001021767500,	-0.422491683209860360,	-0.422446364341724000,	-0.422401044417471390,	-0.422355723437216500,	
+-0.422310401401072340,	-0.422265078309151780,	-0.422219754161568930,	-0.422174428958436650,	-0.422129102699868360,	-0.422083775385976860,	-0.422038447016876370,	-0.421993117592679710,	
+-0.421947787113500280,	-0.421902455579451000,	-0.421857122990645980,	-0.421811789347198150,	-0.421766454649220800,	-0.421721118896826950,	-0.421675782090130740,	-0.421630444229245000,	
+-0.421585105314283230,	-0.421539765345358200,	-0.421494424322584220,	-0.421449082246074190,	-0.421403739115941030,	-0.421358394932298930,	-0.421313049695260840,	-0.421267703404940130,	
+-0.421222356061449750,	-0.421177007664903900,	-0.421131658215415540,	-0.421086307713097960,	-0.421040956158064310,	-0.420995603550428590,	-0.420950249890303880,	-0.420904895177803610,	
+-0.420859539413040660,	-0.420814182596129240,	-0.420768824727182360,	-0.420723465806313420,	-0.420678105833635460,	-0.420632744809262600,	-0.420587382733307870,	-0.420542019605884330,	
+-0.420496655427106130,	-0.420451290197086270,	-0.420405923915938170,	-0.420360556583774860,	-0.420315188200710620,	-0.420269818766858320,	-0.420224448282331520,	-0.420179076747243200,	
+-0.420133704161707590,	-0.420088330525837720,	-0.420042955839747050,	-0.419997580103548540,	-0.419952203317356500,	-0.419906825481284000,	-0.419861446595444390,	-0.419816066659950750,	
+-0.419770685674917320,	-0.419725303640457240,	-0.419679920556683460,	-0.419634536423710290,	-0.419589151241650800,	-0.419543765010618410,	-0.419498377730726240,	-0.419452989402088470,	
+-0.419407600024818250,	-0.419362209599029030,	-0.419316818124833900,	-0.419271425602347150,	-0.419226032031681790,	-0.419180637412951360,	-0.419135241746268930,	-0.419089845031748790,	
+-0.419044447269504070,	-0.418999048459648190,	-0.418953648602294340,	-0.418908247697556750,	-0.418862845745548550,	-0.418817442746383220,	-0.418772038700173880,	-0.418726633607034830,	
+-0.418681227467079200,	-0.418635820280420120,	-0.418590412047171900,	-0.418545002767447600,	-0.418499592441360870,	-0.418454181069024710,	-0.418408768650553490,	-0.418363355186060380,	
+-0.418317940675658860,	-0.418272525119462110,	-0.418227108517584380,	-0.418181690870138960,	-0.418136272177239250,	-0.418090852438998520,	-0.418045431655531040,	-0.418000009826949960,	
+-0.417954586953368900,	-0.417909163034900940,	-0.417863738071660440,	-0.417818312063760630,	-0.417772885011314650,	-0.417727456914436860,	-0.417682027773240430,	-0.417636597587838890,	
+-0.417591166358345480,	-0.417545734084874550,	-0.417500300767539300,	-0.417454866406453300,	-0.417409431001729720,	-0.417363994553482940,	-0.417318557061826250,	-0.417273118526873100,	
+-0.417227678948736750,	-0.417182238327531650,	-0.417136796663370890,	-0.417091353956368200,	-0.417045910206636730,	-0.417000465414290810,	-0.416955019579443810,	-0.416909572702208800,	
+-0.416864124782700300,	-0.416818675821031490,	-0.416773225817315960,	-0.416727774771666950,	-0.416682322684198970,	-0.416636869555025100,	-0.416591415384259140,	-0.416545960172014170,	
+-0.416500503918404760,	-0.416455046623544050,	-0.416409588287545760,	-0.416364128910523050,	-0.416318668492590470,	-0.416273207033861170,	-0.416227744534448880,	-0.416182280994466800,	
+-0.416136816414029500,	-0.416091350793250050,	-0.416045884132242310,	-0.416000416431119400,	-0.415954947689995910,	-0.415909477908984970,	-0.415864007088199980,	-0.415818535227755410,	
+-0.415773062327764450,	-0.415727588388340840,	-0.415682113409597880,	-0.415636637391650020,	-0.415591160334610580,	-0.415545682238593230,	-0.415500203103711270,	-0.415454722930079230,	
+-0.415409241717810350,	-0.415363759467018370,	-0.415318276177816580,	-0.415272791850319570,	-0.415227306484640510,	-0.415181820080893220,	-0.415136332639190920,	-0.415090844159648250,	
+-0.415045354642378460,	-0.414999864087494900,	-0.414954372495112020,	-0.414908879865343250,	-0.414863386198302260,	-0.414817891494102420,	-0.414772395752858290,	-0.414726898974683120,	
+-0.414681401159690710,	-0.414635902307994410,	-0.414590402419708740,	-0.414544901494947050,	-0.414499399533823140,	-0.414453896536450320,	-0.414408392502943150,	-0.414362887433415040,	
+-0.414317381327979680,	-0.414271874186750430,	-0.414226366009841920,	-0.414180856797367550,	-0.414135346549440560,	-0.414089835266175650,	-0.414044322947686120,	-0.413998809594085800,	
+-0.413953295205488070,	-0.413907779782007490,	-0.413862263323757470,	-0.413816745830851760,	-0.413771227303403820,	-0.413725707741528230,	-0.413680187145338330,	-0.413634665514947990,	
+-0.413589142850470550,	-0.413543619152020650,	-0.413498094419711750,	-0.413452568653657590,	-0.413407041853971590,	-0.413361514020768430,	-0.413315985154161460,	-0.413270455254264530,	
+-0.413224924321191070,	-0.413179392355055690,	-0.413133859355971800,	-0.413088325324052870,	-0.413042790259413590,	-0.412997254162167260,	-0.412951717032427830,	-0.412906178870308730,	
+-0.412860639675924510,	-0.412815099449388770,	-0.412769558190815230,	-0.412724015900317430,	-0.412678472578009990,	-0.412632928224006320,	-0.412587382838420390,	-0.412541836421365550,	
+-0.412496288972956540,	-0.412450740493306820,	-0.412405190982530260,	-0.412359640440740300,	-0.412314088868051650,	-0.412268536264577770,	-0.412222982630432170,	-0.412177427965729480,	
+-0.412131872270583230,	-0.412086315545107270,	-0.412040757789415180,	-0.411995199003621580,	-0.411949639187839940,	-0.411904078342184290,	-0.411858516466767970,	-0.411812953561705770,	
+-0.411767389627111180,	-0.411721824663098150,	-0.411676258669780140,	-0.411630691647271900,	-0.411585123595686890,	-0.411539554515139130,	-0.411493984405742030,	-0.411448413267610390,	
+-0.411402841100857730,	-0.411357267905597570,	-0.411311693681944590,	-0.411266118430012430,	-0.411220542149914940,	-0.411174964841765690,	-0.411129386505679480,	-0.411083807141769790,	
+-0.411038226750150560,	-0.410992645330935320,	-0.410947062884238930,	-0.410901479410174850,	-0.410855894908857100,	-0.410810309380399200,	-0.410764722824915940,	-0.410719135242520850,	
+-0.410673546633327950,	-0.410627956997450750,	-0.410582366335004110,	-0.410536774646101500,	-0.410491181930856600,	-0.410445588189384090,	-0.410399993421797670,	-0.410354397628211240,	
+-0.410308800808738380,	-0.410263202963493940,	-0.410217604092591500,	-0.410172004196145080,	-0.410126403274268190,	-0.410080801327075750,	-0.410035198354681270,	-0.409989594357198840,	
+-0.409943989334741970,	-0.409898383287425560,	-0.409852776215363150,	-0.409807168118668850,	-0.409761558997456200,	-0.409715948851840040,	-0.409670337681934060,	-0.409624725487852230,	
+-0.409579112269708110,	-0.409533498027616680,	-0.409487882761691510,	-0.409442266472046180,	-0.409396649158795590,	-0.409351030822053430,	-0.409305411461933670,	-0.409259791078549980,	
+-0.409214169672017180,	-0.409168547242449000,	-0.409122923789959460,	-0.409077299314662190,	-0.409031673816672050,	-0.408986047296102720,	-0.408940419753068330,	-0.408894791187682460,	
+-0.408849161600060020,	-0.408803530990314630,	-0.408757899358560440,	-0.408712266704911120,	-0.408666633029481530,	-0.408620998332385350,	-0.408575362613736280,	-0.408529725873649220,	
+-0.408484088112237800,	-0.408438449329616200,	-0.408392809525898070,	-0.408347168701198300,	-0.408301526855630590,	-0.408255883989309120,	-0.408210240102347520,	-0.408164595194860700,	
+-0.408118949266962410,	-0.408073302318766710,	-0.408027654350387400,	-0.407982005361939350,	-0.407936355353536230,	-0.407890704325292290,	-0.407845052277321150,	-0.407799399209737790,	
+-0.407753745122655940,	-0.407708090016189350,	-0.407662433890452920,	-0.407616776745560410,	-0.407571118581625920,	-0.407525459398763280,	-0.407479799197087320,	-0.407434137976711960,	
+-0.407388475737751170,	-0.407342812480318840,	-0.407297148204529890,	-0.407251482910498010,	-0.407205816598337490,	-0.407160149268161960,	-0.407114480920086510,	-0.407068811554224860,	
+-0.407023141170691160,	-0.406977469769599200,	-0.406931797351064000,	-0.406886123915199290,	-0.406840449462119280,	-0.406794773991937700,	-0.406749097504769620,	-0.406703420000728790,	
+-0.406657741479929000,	-0.406612061942485280,	-0.406566381388511420,	-0.406520699818121560,	-0.406475017231429590,	-0.406429333628550440,	-0.406383649009598000,	-0.406337963374686420,	
+-0.406292276723929480,	-0.406246589057442320,	-0.406200900375338620,	-0.406155210677732750,	-0.406109519964738430,	-0.406063828236470690,	-0.406018135493043390,	-0.405972441734570700,	
+-0.405926746961166600,	-0.405881051172945980,	-0.405835354370022720,	-0.405789656552510700,	-0.405743957720524910,	-0.405698257874179240,	-0.405652557013587930,	-0.405606855138864850,	
+-0.405561152250125010,	-0.405515448347482270,	-0.405469743431050970,	-0.405424037500944860,	-0.405378330557279070,	-0.405332622600167450,	-0.405286913629724240,	-0.405241203646063420,	
+-0.405195492649299940,	-0.405149780639547760,	-0.405104067616921080,	-0.405058353581533860,	-0.405012638533501170,	-0.404966922472936860,	-0.404921205399954850,	-0.404875487314670270,	
+-0.404829768217196910,	-0.404784048107649170,	-0.404738326986140870,	-0.404692604852787190,	-0.404646881707701970,	-0.404601157550999570,	-0.404555432382793840,	-0.404509706203199980,	
+-0.404463979012331830,	-0.404418250810303750,	-0.404372521597229640,	-0.404326791373224580,	-0.404281060138402590,	-0.404235327892877920,	-0.404189594636764570,	-0.404143860370177580,	
+-0.404098125093230950,	-0.404052388806038660,	-0.404006651508715730,	-0.403960913201376230,	-0.403915173884134450,	-0.403869433557104310,	-0.403823692220400930,	-0.403777949874138400,	
+-0.403732206518430950,	-0.403686462153392600,	-0.403640716779138540,	-0.403594970395782630,	-0.403549223003439320,	-0.403503474602222520,	-0.403457725192247480,	-0.403411974773628110,	
+-0.403366223346478760,	-0.403320470910913500,	-0.403274717467047460,	-0.403228963014994610,	-0.403183207554869360,	-0.403137451086785730,	-0.403091693610858840,	-0.403045935127202660,	
+-0.403000175635931320,	-0.402954415137159900,	-0.402908653631002480,	-0.402862891117573400,	-0.402817127596986680,	-0.402771363069357570,	-0.402725597534800030,	-0.402679830993428520,	
+-0.402634063445357020,	-0.402588294890700750,	-0.402542525329573740,	-0.402496754762090460,	-0.402450983188364860,	-0.402405210608512200,	-0.402359437022646540,	-0.402313662430882240,	
+-0.402267886833333420,	-0.402222110230115280,	-0.402176332621341840,	-0.402130554007127160,	-0.402084774387586550,	-0.402038993762833970,	-0.401993212132983950,	-0.401947429498150430,	
+-0.401901645858448790,	-0.401855861213992970,	-0.401810075564897560,	-0.401764288911276580,	-0.401718501253245210,	-0.401672712590917640,	-0.401626922924408270,	-0.401581132253831190,	
+-0.401535340579301680,	-0.401489547900933770,	-0.401443754218842040,	-0.401397959533140560,	-0.401352163843944510,	-0.401306367151368140,	-0.401260569455525350,	-0.401214770756531610,	
+-0.401168971054500890,	-0.401123170349547810,	-0.401077368641786340,	-0.401031565931331880,	-0.400985762218298510,	-0.400939957502800700,	-0.400894151784952630,	-0.400848345064869550,	
+-0.400802537342665630,	-0.400756728618455400,	-0.400710918892352890,	-0.400665108164473480,	-0.400619296434931380,	-0.400573483703840940,	-0.400527669971316450,	-0.400481855237473150,	
+-0.400436039502425290,	-0.400390222766287270,	-0.400344405029173290,	-0.400298586291198690,	-0.400252766552477660,	-0.400206945813124270,	-0.400161124073253940,	-0.400115301332980790,	
+-0.400069477592419400,	-0.400023652851683900,	-0.399977827110889690,	-0.399932000370150920,	-0.399886172629582150,	-0.399840343889297510,	-0.399794514149412420,	-0.399748683410041050,	
+-0.399702851671297990,	-0.399657018933297410,	-0.399611185196154680,	-0.399565350459983930,	-0.399519514724899880,	-0.399473677991016570,	-0.399427840258449520,	-0.399382001527312850,	
+-0.399336161797720750,	-0.399290321069788680,	-0.399244479343630830,	-0.399198636619361720,	-0.399152792897095650,	-0.399106948176948030,	-0.399061102459033030,	-0.399015255743465250,	
+-0.398969408030358910,	-0.398923559319829480,	-0.398877709611991150,	-0.398831858906958550,	-0.398786007204845860,	-0.398740154505768610,	-0.398694300809840970,	-0.398648446117177540,	
+-0.398602590427892640,	-0.398556733742101600,	-0.398510876059918810,	-0.398465017381458340,	-0.398419157706835780,	-0.398373297036165310,	-0.398327435369561610,	-0.398281572707138930,	
+-0.398235709049012730,	-0.398189844395297200,	-0.398143978746107070,	-0.398098112101556660,	-0.398052244461761300,	-0.398006375826835350,	-0.397960506196893490,	-0.397914635572049920,	
+-0.397868763952420210,	-0.397822891338118540,	-0.397777017729259660,	-0.397731143125957860,	-0.397685267528328560,	-0.397639390936486150,	-0.397593513350544770,	-0.397547634770620110,	
+-0.397501755196826290,	-0.397455874629278120,	-0.397409993068089830,	-0.397364110513377000,	-0.397318226965253870,	-0.397272342423835190,	-0.397226456889235250,	-0.397180570361569560,	
+-0.397134682840952440,	-0.397088794327498610,	-0.397042904821322370,	-0.396997014322539310,	-0.396951122831263710,	-0.396905230347610270,	-0.396859336871693390,	-0.396813442403628590,	
+-0.396767546943530110,	-0.396721650491512810,	-0.396675753047690980,	-0.396629854612180200,	-0.396583955185094760,	-0.396538054766549020,	-0.396492153356658550,	-0.396446250955537650,	
+-0.396400347563301170,	-0.396354443180063410,	-0.396308537805940000,	-0.396262631441045180,	-0.396216724085493800,	-0.396170815739400160,	-0.396124906402879950,	-0.396078996076047460,	
+-0.396033084759017500,	-0.395987172451904350,	-0.395941259154823750,	-0.395895344867889960,	-0.395849429591217830,	-0.395803513324921700,	-0.395757596069117200,	-0.395711677823918750,	
+-0.395665758589440640,	-0.395619838365798560,	-0.395573917153106910,	-0.395527994951480440,	-0.395482071761033560,	-0.395436147581881950,	-0.395390222414139960,	-0.395344296257922390,	
+-0.395298369113343650,	-0.395252440980519480,	-0.395206511859564120,	-0.395160581750592540,	-0.395114650653719090,	-0.395068718569059400,	-0.395022785496727920,	-0.394976851436839470,	
+-0.394930916389508500,	-0.394884980354850650,	-0.394839043332980310,	-0.394793105324012020,	-0.394747166328061340,	-0.394701226345242740,	-0.394655285375671070,	-0.394609343419460800,	
+-0.394563400476727550,	-0.394517456547585800,	-0.394471511632150440,	-0.394425565730535890,	-0.394379618842857830,	-0.394333670969230670,	-0.394287722109769370,	-0.394241772264588400,	
+-0.394195821433803330,	-0.394149869617528790,	-0.394103916815879530,	-0.394057963028970060,	-0.394012008256916120,	-0.393966052499832130,	-0.393920095757833040,	-0.393874138031033270,	
+-0.393828179319548550,	-0.393782219623493410,	-0.393736258942982360,	-0.393690297278130990,	-0.393644334629053900,	-0.393598370995866030,	-0.393552406378681770,	-0.393506440777616930,	
+-0.393460474192785960,	-0.393414506624303830,	-0.393368538072285000,	-0.393322568536845220,	-0.393276598018099060,	-0.393230626516161360,	-0.393184654031146720,	-0.393138680563170860,	
+-0.393092706112348310,	-0.393046730678793920,	-0.393000754262622380,	-0.392954776863949310,	-0.392908798482889340,	-0.392862819119556950,	-0.392816838774067920,	-0.392770857446536780,	
+-0.392724875137078490,	-0.392678891845807620,	-0.392632907572839920,	-0.392586922318289950,	-0.392540936082272700,	-0.392494948864902660,	-0.392448960666295700,	-0.392402971486566330,	
+-0.392356981325829520,	-0.392310990184199850,	-0.392264998061793100,	-0.392219004958723860,	-0.392173010875107090,	-0.392127015811057410,	-0.392081019766690630,	-0.392035022742121260,	
+-0.391989024737463940,	-0.391943025752834460,	-0.391897025788347400,	-0.391851024844117820,	-0.391805022920260200,	-0.391759020016890500,	-0.391713016134123240,	-0.391667011272073430,	
+-0.391621005430855650,	-0.391574998610585810,	-0.391528990811378430,	-0.391482982033348580,	-0.391436972276610890,	-0.391390961541281220,	-0.391344949827474090,	-0.391298937135304560,	
+-0.391252923464887330,	-0.391206908816338180,	-0.391160893189771760,	-0.391114876585302700,	-0.391068859003046890,	-0.391022840443118860,	-0.390976820905633790,	-0.390930800390706270,	
+-0.390884778898452080,	-0.390838756428986020,	-0.390792732982423010,	-0.390746708558877830,	-0.390700683158466230,	-0.390654656781302960,	-0.390608629427503020,	-0.390562601097181110,	
+-0.390516571790453070,	-0.390470541507433650,	-0.390424510248237820,	-0.390378478012980370,	-0.390332444801777090,	-0.390286410614742730,	-0.390240375451992360,	-0.390194339313640610,	
+-0.390148302199803400,	-0.390102264110595450,	-0.390056225046131470,	-0.390010185006527290,	-0.389964143991897660,	-0.389918102002357660,	-0.389872059038022020,	-0.389826015099006610,	
+-0.389779970185426210,	-0.389733924297395840,	-0.389687877435030310,	-0.389641829598445400,	-0.389595780787755970,	-0.389549731003077100,	-0.389503680244523480,	-0.389457628512211110,	
+-0.389411575806254630,	-0.389365522126769170,	-0.389319467473869530,	-0.389273411847671670,	-0.389227355248290220,	-0.389181297675840030,	-0.389135239130436960,	-0.389089179612195800,	
+-0.389043119121231740,	-0.388997057657659410,	-0.388950995221594880,	-0.388904931813152830,	-0.388858867432448460,	-0.388812802079596560,	-0.388766735754712990,	-0.388720668457912640,	
+-0.388674600189310600,	-0.388628530949021610,	-0.388582460737161790,	-0.388536389553845730,	-0.388490317399188770,	-0.388444244273305540,	-0.388398170176312170,	-0.388352095108323300,	
+-0.388306019069453830,	-0.388259942059819730,	-0.388213864079535790,	-0.388167785128717140,	-0.388121705207478680,	-0.388075624315936340,	-0.388029542454204900,	-0.387983459622399660,	
+-0.387937375820635310,	-0.387891291049027980,	-0.387845205307692400,	-0.387799118596743760,	-0.387753030916296980,	-0.387706942266468010,	-0.387660852647371710,	-0.387614762059123210,	
+-0.387568670501837460,	-0.387522577975630440,	-0.387476484480616950,	-0.387430390016912260,	-0.387384294584631190,	-0.387338198183889760,	-0.387292100814802860,	-0.387246002477485310,	
+-0.387199903172053160,	-0.387153802898621220,	-0.387107701657304850,	-0.387061599448218720,	-0.387015496271479080,	-0.386969392127200660,	-0.386923287015498770,	-0.386877180936488260,	
+-0.386831073890285150,	-0.386784965877004390,	-0.386738856896761240,	-0.386692746949670540,	-0.386646636035848370,	-0.386600524155409630,	-0.386554411308469570,	-0.386508297495143040,	
+-0.386462182715546170,	-0.386416066969793910,	-0.386369950258001030,	-0.386323832580283690,	-0.386277713936756750,	-0.386231594327535510,	-0.386185473752734930,	-0.386139352212471030,	
+-0.386093229706858780,	-0.386047106236013460,	-0.386000981800049940,	-0.385954856399084390,	-0.385908730033231730,	-0.385862602702607190,	-0.385816474407325750,	-0.385770345147503520,	
+-0.385724214923255480,	-0.385678083734696860,	-0.385631951581942630,	-0.385585818465108920,	-0.385539684384310690,	-0.385493549339662840,	-0.385447413331281520,	-0.385401276359281620,	
+-0.385355138423778610,	-0.385308999524887290,	-0.385262859662723890,	-0.385216718837403330,	-0.385170577049041010,	-0.385124434297751780,	-0.385078290583651950,	-0.385032145906856360,	
+-0.384986000267480370,	-0.384939853665638990,	-0.384893706101448410,	-0.384847557575023540,	-0.384801408086479780,	-0.384755257635932100,	-0.384709106223496690,	-0.384662953849288500,	
+-0.384616800513422510,	-0.384570646216014940,	-0.384524490957180780,	-0.384478334737035350,	-0.384432177555693700,	-0.384386019413272000,	-0.384339860309885260,	-0.384293700245648910,	
+-0.384247539220677840,	-0.384201377235088350,	-0.384155214288995410,	-0.384109050382514470,	-0.384062885515760450,	-0.384016719688849650,	-0.383970552901897020,	-0.383924385155018030,	
+-0.383878216448327700,	-0.383832046781942220,	-0.383785876155976590,	-0.383739704570546290,	-0.383693532025766340,	-0.383647358521752910,	-0.383601184058621150,	-0.383555008636486010,	
+-0.383508832255463730,	-0.383462654915669390,	-0.383416476617218390,	-0.383370297360225820,	-0.383324117144807910,	-0.383277935971079680,	-0.383231753839156640,	-0.383185570749153770,	
+-0.383139386701187410,	-0.383093201695372590,	-0.383047015731824760,	-0.383000828810658940,	-0.382954640931991550,	-0.382908452095937490,	-0.382862262302612280,	-0.382816071552131040,	
+-0.382769879844610030,	-0.382723687180164360,	-0.382677493558909010,	-0.382631298980960320,	-0.382585103446433430,	-0.382538906955443790,	-0.382492709508106430,	-0.382446511104537700,	
+-0.382400311744852730,	-0.382354111429166980,	-0.382307910157595520,	-0.382261707930254710,	-0.382215504747259630,	-0.382169300608725780,	-0.382123095514768250,	-0.382076889465503390,	
+-0.382030682461046320,	-0.381984474501512570,	-0.381938265587017210,	-0.381892055717676590,	-0.381845844893605850,	-0.381799633114920050,	-0.381753420381735600,	-0.381707206694167580,	
+-0.381660992052331560,	-0.381614776456342670,	-0.381568559906317220,	-0.381522342402370370,	-0.381476123944617720,	-0.381429904533174270,	-0.381383684168156490,	-0.381337462849679560,	
+-0.381291240577858900,	-0.381245017352809750,	-0.381198793174648500,	-0.381152568043490240,	-0.381106341959450530,	-0.381060114922644580,	-0.381013886933188770,	-0.380967657991198250,	
+-0.380921428096788530,	-0.380875197250074900,	-0.380828965451173620,	-0.380782732700199970,	-0.380736498997269080,	-0.380690264342497360,	-0.380644028735999950,	-0.380597792177892470,	
+-0.380551554668290100,	-0.380505316207309260,	-0.380459076795065130,	-0.380412836431673340,	-0.380366595117249020,	-0.380320352851908570,	-0.380274109635767300,	-0.380227865468940770,	
+-0.380181620351544130,	-0.380135374283693870,	-0.380089127265505140,	-0.380042879297093630,	-0.379996630378574510,	-0.379950380510064190,	-0.379904129691677970,	-0.379857877923530980,	
+-0.379811625205739690,	-0.379765371538419380,	-0.379719116921685640,	-0.379672861355653650,	-0.379626604840439970,	-0.379580347376159750,	-0.379534088962928670,	-0.379487829600861970,	
+-0.379441569290076050,	-0.379395308030686270,	-0.379349045822808210,	-0.379302782666557090,	-0.379256518562049450,	-0.379210253509400520,	-0.379163987508725930,	-0.379117720560140980,	
+-0.379071452663762130,	-0.379025183819704680,	-0.378978914028083810,	-0.378932643289016100,	-0.378886371602616790,	-0.378840098969001560,	-0.378793825388285600,	-0.378747550860585540,	
+-0.378701275386016610,	-0.378654998964694510,	-0.378608721596734420,	-0.378562443282253020,	-0.378516164021365450,	-0.378469883814187500,	-0.378423602660834470,	-0.378377320561422810,	
+-0.378331037516067840,	-0.378284753524885280,	-0.378238468587990430,	-0.378192182705499810,	-0.378145895877528730,	-0.378099608104192520,	-0.378053319385607660,	-0.378007029721889540,	
+-0.377960739113153870,	-0.377914447559515860,	-0.377868155061092230,	-0.377821861617998130,	-0.377775567230349440,	-0.377729271898261390,	-0.377682975621850600,	-0.377636678401232330,	
+-0.377590380236522420,	-0.377544081127836110,	-0.377497781075290030,	-0.377451480078999480,	-0.377405178139080200,	-0.377358875255647600,	-0.377312571428818240,	-0.377266266658707440,	
+-0.377219960945430920,	-0.377173654289104150,	-0.377127346689843660,	-0.377081038147764720,	-0.377034728662982880,	-0.376988418235614580,	-0.376942106865775230,	-0.376895794553580630,	
+-0.376849481299146080,	-0.376803167102588320,	-0.376756851964022590,	-0.376710535883564730,	-0.376664218861330170,	-0.376617900897435410,	-0.376571581991995920,	-0.376525262145127490,	
+-0.376478941356945480,	-0.376432619627566520,	-0.376386296957106070,	-0.376339973345679810,	-0.376293648793403210,	-0.376247323300392960,	-0.376200996866764340,	-0.376154669492632820,	
+-0.376108341178115040,	-0.376062011923326440,	-0.376015681728382790,	-0.375969350593399530,	-0.375923018518493300,	-0.375876685503779510,	-0.375830351549374050,	-0.375784016655392240,	
+-0.375737680821950860,	-0.375691344049165210,	-0.375645006337151250,	-0.375598667686024350,	-0.375552328095901220,	-0.375505987566897240,	-0.375459646099128300,	-0.375413303692709810,	
+-0.375366960347758460,	-0.375320616064389770,	-0.375274270842719080,	-0.375227924682863150,	-0.375181577584937420,	-0.375135229549057700,	-0.375088880575339570,	-0.375042530663899590,	
+-0.374996179814853280,	-0.374949828028316560,	-0.374903475304404820,	-0.374857121643234810,	-0.374810767044922000,	-0.374764411509582280,	-0.374718055037331130,	-0.374671697628285230,	
+-0.374625339282560090,	-0.374578980000271620,	-0.374532619781535290,	-0.374486258626467780,	-0.374439896535184670,	-0.374393533507801800,	-0.374347169544434700,	-0.374300804645200100,	
+-0.374254438810213470,	-0.374208072039590280,	-0.374161704333447360,	-0.374115335691900200,	-0.374068966115064680,	-0.374022595603056400,	-0.373976224155991970,	-0.373929851773986970,	
+-0.373883478457157360,	-0.373837104205618660,	-0.373790729019487620,	-0.373744352898879690,	-0.373697975843910960,	-0.373651597854696820,	-0.373605218931354120,	-0.373558839073998390,	
+-0.373512458282745540,	-0.373466076557711140,	-0.373419693899011970,	-0.373373310306763570,	-0.373326925781081450,	-0.373280540322082470,	-0.373234153929882070,	-0.373187766604596350,	
+-0.373141378346340760,	-0.373094989155232200,	-0.373048599031386100,	-0.373002207974918510,	-0.372955815985945020,	-0.372909423064582410,	-0.372863029210946220,	-0.372816634425152450,	
+-0.372770238707316680,	-0.372723842057555770,	-0.372677444475985160,	-0.372631045962721010,	-0.372584646517878810,	-0.372538246141575440,	-0.372491844833926440,	-0.372445442595047420,	
+-0.372399039425055200,	-0.372352635324065370,	-0.372306230292193950,	-0.372259824329556570,	-0.372213417436270010,	-0.372167009612449920,	-0.372120600858212300,	-0.372074191173672800,	
+-0.372027780558948200,	-0.371981369014154130,	-0.371934956539406670,	-0.371888543134821390,	-0.371842128800515200,	-0.371795713536603620,	-0.371749297343202830,	-0.371702880220428360,	
+-0.371656462168397090,	-0.371610043187224680,	-0.371563623277026740,	-0.371517202437920140,	-0.371470780670020540,	-0.371424357973443970,	-0.371377934348306130,	-0.371331509794723850,	
+-0.371285084312812820,	-0.371238657902689060,	-0.371192230564468260,	-0.371145802298267270,	-0.371099373104201770,	-0.371052942982387890,	-0.371006511932941150,	-0.370960079955978630,	
+-0.370913647051615890,	-0.370867213219969020,	-0.370820778461153690,	-0.370774342775286810,	-0.370727906162484130,	-0.370681468622861670,	-0.370635030156535090,	-0.370588590763621380,	
+-0.370542150444236160,	-0.370495709198495170,	-0.370449267026515370,	-0.370402823928412340,	-0.370356379904302260,	-0.370309934954300810,	-0.370263489078524970,	-0.370217042277090400,	
+-0.370170594550113200,	-0.370124145897709140,	-0.370077696319995100,	-0.370031245817086800,	-0.369984794389100420,	-0.369938342036151610,	-0.369891888758357380,	-0.369845434555833410,	
+-0.369798979428695880,	-0.369752523377060490,	-0.369706066401044200,	-0.369659608500762740,	-0.369613149676331850,	-0.369566689927868450,	-0.369520229255488390,	-0.369473767659307730,	
+-0.369427305139442270,	-0.369380841696008930,	-0.369334377329123500,	-0.369287912038902100,	-0.369241445825460530,	-0.369194978688915710,	-0.369148510629383530,	-0.369102041646980020,	
+-0.369055571741820960,	-0.369009100914023450,	-0.368962629163703150,	-0.368916156490976310,	-0.368869682895958670,	-0.368823208378767200,	-0.368776732939517680,	-0.368730256578325980,	
+-0.368683779295309040,	-0.368637301090582630,	-0.368590821964262960,	-0.368544341916465850,	-0.368497860947308300,	-0.368451379056906060,	-0.368404896245375420,	-0.368358412512832130,	
+-0.368311927859393150,	-0.368265442285174440,	-0.368218955790292070,	-0.368172468374861890,	-0.368125980039000990,	-0.368079490782825090,	-0.368033000606450500,	-0.367986509509993010,	
+-0.367940017493569640,	-0.367893524557296240,	-0.367847030701288990,	-0.367800535925663810,	-0.367754040230537650,	-0.367707543616026420,	-0.367661046082245920,	-0.367614547629313170,	
+-0.367568048257344130,	-0.367521547966454920,	-0.367475046756761400,	-0.367428544628380700,	-0.367382041581428680,	-0.367335537616021500,	-0.367289032732275090,	-0.367242526930306510,	
+-0.367196020210231620,	-0.367149512572166660,	-0.367103004016227530,	-0.367056494542531310,	-0.367009984151193790,	-0.366963472842331380,	-0.366916960616059830,	-0.366870447472496310,	
+-0.366823933411756680,	-0.366777418433956840,	-0.366730902539213810,	-0.366684385727643500,	-0.366637867999362270,	-0.366591349354485950,	-0.366544829793131690,	-0.366498309315415330,	
+-0.366451787921453220,	-0.366405265611361220,	-0.366358742385256450,	-0.366312218243254830,	-0.366265693185472640,	-0.366219167212025850,	-0.366172640323031540,	-0.366126112518605610,	
+-0.366079583798864410,	-0.366033054163923840,	-0.365986523613901050,	-0.365939992148911990,	-0.365893459769072500,	-0.365846926474499730,	-0.365800392265309690,	-0.365753857141618680,	
+-0.365707321103542590,	-0.365660784151198630,	-0.365614246284702680,	-0.365567707504171170,	-0.365521167809719940,	-0.365474627201466230,	-0.365428085679525890,	-0.365381543244015390,	
+-0.365334999895050580,	-0.365288455632748750,	-0.365241910457225700,	-0.365195364368597950,	-0.365148817366981350,	-0.365102269452493080,	-0.365055720625249160,	-0.365009170885365550,	
+-0.364962620232959390,	-0.364916068668146690,	-0.364869516191043850,	-0.364822962801766790,	-0.364776408500432690,	-0.364729853287157620,	-0.364683297162057940,	-0.364636740125249550,	
+-0.364590182176849740,	-0.364543623316974490,	-0.364497063545740130,	-0.364450502863262750,	-0.364403941269659530,	-0.364357378765046420,	-0.364310815349539910,	-0.364264251023255880,	
+-0.364217685786311700,	-0.364171119638823260,	-0.364124552580907090,	-0.364077984612679040,	-0.364031415734256510,	-0.363984845945755420,	-0.363938275247291780,	-0.363891703638982880,	
+-0.363845131120944740,	-0.363798557693293720,	-0.363751983356145950,	-0.363705408109618600,	-0.363658831953827750,	-0.363612254888889820,	-0.363565676914920810,	-0.363519098032038020,	
+-0.363472518240357530,	-0.363425937539995750,	-0.363379355931068680,	-0.363332773413693630,	-0.363286189987986620,	-0.363239605654064210,	-0.363193020412042320,	-0.363146434262038300,	
+-0.363099847204168210,	-0.363053259238548090,	-0.363006670365295210,	-0.362960080584525670,	-0.362913489896355910,	-0.362866898300902020,	-0.362820305798281340,	-0.362773712388609840,	
+-0.362727118072004080,	-0.362680522848580100,	-0.362633926718455290,	-0.362587329681745560,	-0.362540731738567600,	-0.362494132889037370,	-0.362447533133272160,	-0.362400932471388220,	
+-0.362354330903501890,	-0.362307728429729300,	-0.362261125050187820,	-0.362214520764993550,	-0.362167915574262530,	-0.362121309478112160,	-0.362074702476658520,	-0.362028094570018110,	
+-0.361981485758307080,	-0.361934876041642710,	-0.361888265420141130,	-0.361841653893918920,	-0.361795041463092160,	-0.361748428127778240,	-0.361701813888093250,	-0.361655198744153690,	
+-0.361608582696075710,	-0.361561965743976700,	-0.361515347887972790,	-0.361468729128180510,	-0.361422109464715980,	-0.361375488897696610,	-0.361328867427238460,	-0.361282245053458180,	
+-0.361235621776471890,	-0.361188997596396940,	-0.361142372513349520,	-0.361095746527445750,	-0.361049119638803040,	-0.361002491847537470,	-0.360955863153765710,	-0.360909233557603900,	
+-0.360862603059169400,	-0.360815971658578370,	-0.360769339355947460,	-0.360722706151392740,	-0.360676072045031660,	-0.360629437036980470,	-0.360582801127355630,	-0.360536164316273390,	
+-0.360489526603851140,	-0.360442887990205070,	-0.360396248475451820,	-0.360349608059707500,	-0.360302966743089590,	-0.360256324525714270,	-0.360209681407697710,	-0.360163037389157340,	
+-0.360116392470209430,	-0.360069746650970470,	-0.360023099931556790,	-0.359976452312085750,	-0.359929803792673590,	-0.359883154373436930,	-0.359836504054491910,	-0.359789852835956100,	
+-0.359743200717945690,	-0.359696547700577180,	-0.359649893783966950,	-0.359603238968232430,	-0.359556583253489770,	-0.359509926639855650,	-0.359463269127446310,	-0.359416610716379200,	
+-0.359369951406770580,	-0.359323291198736630,	-0.359276630092394910,	-0.359229968087861620,	-0.359183305185253380,	-0.359136641384686430,	-0.359089976686278340,	-0.359043311090145310,	
+-0.358996644596404010,	-0.358949977205170630,	-0.358903308916562800,	-0.358856639730696650,	-0.358809969647688910,	-0.358763298667655830,	-0.358716626790714920,	-0.358669954016982430,	
+-0.358623280346575090,	-0.358576605779609090,	-0.358529930316202010,	-0.358483253956470130,	-0.358436576700530090,	-0.358389898548498180,	-0.358343219500491970,	-0.358296539556627660,	
+-0.358249858717021640,	-0.358203176981791380,	-0.358156494351053180,	-0.358109810824923710,	-0.358063126403519340,	-0.358016441086957520,	-0.357969754875354650,	-0.357923067768827370,	
+-0.357876379767491980,	-0.357829690871466100,	-0.357783001080865970,	-0.357736310395808330,	-0.357689618816409540,	-0.357642926342787050,	-0.357596232975057330,	-0.357549538713336950,	
+-0.357502843557742370,	-0.357456147508391050,	-0.357409450565399360,	-0.357362752728883630,	-0.357316053998961490,	-0.357269354375749140,	-0.357222653859363470,	-0.357175952449920680,	
+-0.357129250147538490,	-0.357082546952333160,	-0.357035842864421420,	-0.356989137883919730,	-0.356942432010945550,	-0.356895725245615300,	-0.356849017588045770,	-0.356802309038353250,	
+-0.356755599596655370,	-0.356708889263068480,	-0.356662178037709390,	-0.356615465920694430,	-0.356568752912141240,	-0.356522039012166170,	-0.356475324220885570,	-0.356428608538417070,	
+-0.356381891964877070,	-0.356335174500382320,	-0.356288456145049230,	-0.356241736898995410,	-0.356195016762337280,	-0.356148295735191580,	-0.356101573817674710,	-0.356054851009904310,	
+-0.356008127311996820,	-0.355961402724069010,	-0.355914677246237270,	-0.355867950878619220,	-0.355821223621331340,	-0.355774495474490420,	-0.355727766438212800,	-0.355681036512616180,	
+-0.355634305697816950,	-0.355587573993931590,	-0.355540841401077670,	-0.355494107919371690,	-0.355447373548930410,	-0.355400638289870290,	-0.355353902142309000,	-0.355307165106362950,	
+-0.355260427182148950,	-0.355213688369783510,	-0.355166948669384250,	-0.355120208081067650,	-0.355073466604950480,	-0.355026724241149230,	-0.354979980989781620,	-0.354933236850964010,	
+-0.354886491824813350,	-0.354839745911446070,	-0.354792999110979780,	-0.354746251423531000,	-0.354699502849216640,	-0.354652753388153050,	-0.354606003040458030,	-0.354559251806247980,	
+-0.354512499685639420,	-0.354465746678749970,	-0.354418992785696220,	-0.354372238006594950,	-0.354325482341562690,	-0.354278725790717120,	-0.354231968354174700,	-0.354185210032052440,	
+-0.354138450824466710,	-0.354091690731535240,	-0.354044929753374540,	-0.353998167890101520,	-0.353951405141832710,	-0.353904641508685780,	-0.353857876990777250,	-0.353811111588223980,	
+-0.353764345301142590,	-0.353717578129650710,	-0.353670810073864860,	-0.353624041133901610,	-0.353577271309878700,	-0.353530500601912550,	-0.353483729010120210,	-0.353436956534618040,	
+-0.353390183175523950,	-0.353343408932954410,	-0.353296633807026360,	-0.353249857797856280,	-0.353203080905562020,	-0.353156303130259970,	-0.353109524472067230,	-0.353062744931100240,	
+-0.353015964507476800,	-0.352969183201313490,	-0.352922401012727200,	-0.352875617941834470,	-0.352828833988753140,	-0.352782049153599670,	-0.352735263436490700,	-0.352688476837544010,	
+-0.352641689356876120,	-0.352594900994604000,	-0.352548111750844160,	-0.352501321625714510,	-0.352454530619331570,	-0.352407738731812250,	-0.352360945963273220,	-0.352314152313832230,	
+-0.352267357783605850,	-0.352220562372711040,	-0.352173766081264440,	-0.352126968909383890,	-0.352080170857185850,	-0.352033371924787400,	-0.351986572112305110,	-0.351939771419856830,	
+-0.351892969847559080,	-0.351846167395528930,	-0.351799364063882900,	-0.351752559852738960,	-0.351705754762213550,	-0.351658948792423380,	-0.351612141943486220,	-0.351565334215518720,	
+-0.351518525608637890,	-0.351471716122960350,	-0.351424905758603910,	-0.351378094515685190,	-0.351331282394321260,	-0.351284469394628710,	-0.351237655516725370,	-0.351190840760727930,	
+-0.351144025126753360,	-0.351097208614918330,	-0.351050391225340710,	-0.351003572958137060,	-0.350956753813424500,	-0.350909933791319680,	-0.350863112891940390,	-0.350816291115403360,	
+-0.350769468461825160,	-0.350722644931323710,	-0.350675820524015640,	-0.350628995240018000,	-0.350582169079447500,	-0.350535342042421980,	-0.350488514129058070,	-0.350441685339472950,	
+-0.350394855673783150,	-0.350348025132106610,	-0.350301193714560030,	-0.350254361421260480,	-0.350207528252324600,	-0.350160694207870330,	-0.350113859288014310,	-0.350067023492873610,	
+-0.350020186822564970,	-0.349973349277206250,	-0.349926510856914170,	-0.349879671561805440,	-0.349832831391997890,	-0.349785990347608320,	-0.349739148428753750,	-0.349692305635550870,	
+-0.349645461968117630,	-0.349598617426570780,	-0.349551772011027380,	-0.349504925721604130,	-0.349458078558418930,	-0.349411230521588620,	-0.349364381611230180,	-0.349317531827460390,	
+-0.349270681170397170,	-0.349223829640157250,	-0.349176977236857760,	-0.349130123960615430,	-0.349083269811548190,	-0.349036414789772760,	-0.348989558895405890,	-0.348942702128565540,	
+-0.348895844489368450,	-0.348848985977931740,	-0.348802126594372150,	-0.348755266338807660,	-0.348708405211354990,	-0.348661543212131280,	-0.348614680341253370,	-0.348567816598839120,	
+-0.348520951985005320,	-0.348474086499869160,	-0.348427220143547380,	-0.348380352916157990,	-0.348333484817817670,	-0.348286615848643680,	-0.348239746008752680,	-0.348192875298262760,	
+-0.348146003717290650,	-0.348099131265953540,	-0.348052257944368170,	-0.348005383752652610,	-0.347958508690923540,	-0.347911632759297820,	-0.347864755957893400,	-0.347817878286827140,	
+-0.347770999746216170,	-0.347724120336177220,	-0.347677240056828430,	-0.347630358908286590,	-0.347583476890668760,	-0.347536594004091870,	-0.347489710248673920,	-0.347442825624531710,	
+-0.347395940131782380,	-0.347349053770542810,	-0.347302166540931050,	-0.347255278443063860,	-0.347208389477058450,	-0.347161499643031670,	-0.347114608941101580,	-0.347067717371384920,	
+-0.347020824933998550,	-0.346973931629060540,	-0.346927037456687740,	-0.346880142416997330,	-0.346833246510106110,	-0.346786349736132260,	-0.346739452095192470,	-0.346692553587404080,	
+-0.346645654212883900,	-0.346598753971750000,	-0.346551852864119160,	-0.346504950890108740,	-0.346458048049835540,	-0.346411144343417580,	-0.346364239770971800,	-0.346317334332615410,	
+-0.346270428028465300,	-0.346223520858639500,	-0.346176612823254900,	-0.346129703922428370,	-0.346082794156277960,	-0.346035883524920600,	-0.345988972028473510,	-0.345942059667053600,	
+-0.345895146440778960,	-0.345848232349766420,	-0.345801317394133280,	-0.345754401573996510,	-0.345707484889474060,	-0.345660567340682960,	-0.345613648927740440,	-0.345566729650763350,	
+-0.345519809509869880,	-0.345472888505176880,	-0.345425966636801640,	-0.345379043904861130,	-0.345332120309473360,	-0.345285195850755290,	-0.345238270528824280,	-0.345191344343797110,	
+-0.345144417295792040,	-0.345097489384925960,	-0.345050560611315670,	-0.345003630975079410,	-0.344956700476334090,	-0.344909769115197050,	-0.344862836891785150,	-0.344815903806216520,	
+-0.344768969858608220,	-0.344722035049077450,	-0.344675099377741160,	-0.344628162844717530,	-0.344581225450123540,	-0.344534287194076470,	-0.344487348076693230,	-0.344440408098092070,	
+-0.344393467258389870,	-0.344346525557704060,	-0.344299582996151430,	-0.344252639573850330,	-0.344205695290917600,	-0.344158750147470220,	-0.344111804143626410,	-0.344064857279503030,	
+-0.344017909555217550,	-0.343970960970886860,	-0.343924011526629210,	-0.343877061222561510,	-0.343830110058801150,	-0.343783158035465160,	-0.343736205152671610,	-0.343689251410537580,	
+-0.343642296809180460,	-0.343595341348717110,	-0.343548385029265880,	-0.343501427850943670,	-0.343454469813867850,	-0.343407510918155520,	-0.343360551163924780,	-0.343313590551292620,	
+-0.343266629080376140,	-0.343219666751293510,	-0.343172703564161630,	-0.343125739519098080,	-0.343078774616219720,	-0.343031808855644830,	-0.342984842237490430,	-0.342937874761873930,	
+-0.342890906428912350,	-0.342843937238723860,	-0.342796967191425610,	-0.342749996287134870,	-0.342703024525968740,	-0.342656051908045490,	-0.342609078433482090,	-0.342562104102396010,	
+-0.342515128914904270,	-0.342468152871125090,	-0.342421175971175500,	-0.342374198215172620,	-0.342327219603234590,	-0.342280240135478590,	-0.342233259812021960,	-0.342186278632981730,	
+-0.342139296598476250,	-0.342092313708622530,	-0.342045329963538040,	-0.341998345363339780,	-0.341951359908146070,	-0.341904373598073960,	-0.341857386433240930,	-0.341810398413764040,	
+-0.341763409539761530,	-0.341716419811350540,	-0.341669429228648460,	-0.341622437791772370,	-0.341575445500840680,	-0.341528452355970290,	-0.341481458357278830,	-0.341434463504883270,	
+-0.341387467798902000,	-0.341340471239452050,	-0.341293473826650540,	-0.341246475560615710,	-0.341199476441464700,	-0.341152476469315010,	-0.341105475644283730,	-0.341058473966489140,	
+-0.341011471436048370,	-0.340964468053078950,	-0.340917463817697940,	-0.340870458730023640,	-0.340823452790173230,	-0.340776445998264180,	-0.340729438354413610,	-0.340682429858739870,	
+-0.340635420511360030,	-0.340588410312391680,	-0.340541399261951820,	-0.340494387360158910,	-0.340447374607130040,	-0.340400361002982320,	-0.340353346547834110,	-0.340306331241802540,	
+-0.340259315085005120,	-0.340212298077559040,	-0.340165280219582590,	-0.340118261511192950,	-0.340071241952507650,	-0.340024221543643870,	-0.339977200284719890,	-0.339930178175852970,	
+-0.339883155217160560,	-0.339836131408759850,	-0.339789106750769230,	-0.339742081243305850,	-0.339695054886487270,	-0.339648027680430680,	-0.339600999625254360,	-0.339553970721075570,	
+-0.339506940968011480,	-0.339459910366180400,	-0.339412878915699550,	-0.339365846616686510,	-0.339318813469258460,	-0.339271779473533760,	-0.339224744629629590,	-0.339177708937663640,	
+-0.339130672397752910,	-0.339083635010015980,	-0.339036596774569930,	-0.338989557691532440,	-0.338942517761020580,	-0.338895476983152870,	-0.338848435358046430,	-0.338801392885818950,	
+-0.338754349566587560,	-0.338707305400470730,	-0.338660260387585570,	-0.338613214528049820,	-0.338566167821980570,	-0.338519120269496380,	-0.338472071870714320,	-0.338425022625751750,	
+-0.338377972534726960,	-0.338330921597757290,	-0.338283869814960280,	-0.338236817186453210,	-0.338189763712354490,	-0.338142709392781350,	-0.338095654227851480,	-0.338048598217682020,	
+-0.338001541362391470,	-0.337954483662097130,	-0.337907425116916520,	-0.337860365726966980,	-0.337813305492366880,	-0.337766244413233550,	-0.337719182489684630,	-0.337672119721837300,	
+-0.337625056109810140,	-0.337577991653720270,	-0.337530926353685030,	-0.337483860209822910,	-0.337436793222251170,	-0.337389725391087360,	-0.337342656716448920,	-0.337295587198454150,	
+-0.337248516837220510,	-0.337201445632865530,	-0.337154373585506480,	-0.337107300695261960,	-0.337060226962249190,	-0.337013152386585860,	-0.336966076968389210,	-0.336919000707777800,	
+-0.336871923604868890,	-0.336824845659780160,	-0.336777766872628890,	-0.336730687243533670,	-0.336683606772611670,	-0.336636525459980240,	-0.336589443305757960,	-0.336542360310062020,	
+-0.336495276473010250,	-0.336448191794719800,	-0.336401106275309340,	-0.336354019914896050,	-0.336306932713597790,	-0.336259844671531750,	-0.336212755788816490,	-0.336165666065569360,	
+-0.336118575501908050,	-0.336071484097949900,	-0.336024391853813440,	-0.335977298769616020,	-0.335930204845475370,	-0.335883110081508730,	-0.335836014477834790,	-0.335788918034570780,	
+-0.335741820751834120,	-0.335694722629743260,	-0.335647623668415610,	-0.335600523867968900,	-0.335553423228520440,	-0.335506321750188910,	-0.335459219433091540,	-0.335412116277346070,	
+-0.335365012283069970,	-0.335317907450381700,	-0.335270801779398660,	-0.335223695270238650,	-0.335176587923018960,	-0.335129479737858280,	-0.335082370714873850,	-0.335035260854183500,	
+-0.334988150155904550,	-0.334941038620155670,	-0.334893926247054220,	-0.334846813036717930,	-0.334799698989264150,	-0.334752584104811570,	-0.334705468383477530,	-0.334658351825379450,	
+-0.334611234430635840,	-0.334564116199364160,	-0.334516997131682200,	-0.334469877227707320,	-0.334422756487558200,	-0.334375634911352190,	-0.334328512499207030,	-0.334281389251240240,	
+-0.334234265167570320,	-0.334187140248314810,	-0.334140014493591430,	-0.334092887903517600,	-0.334045760478211940,	-0.333998632217791860,	-0.333951503122375260,	-0.333904373192079440,	
+-0.333857242427023140,	-0.333810110827323700,	-0.333762978393098600,	-0.333715845124466450,	-0.333668711021544660,	-0.333621576084451140,	-0.333574440313303240,	-0.333527303708219700,	
+-0.333480166269317870,	-0.333433027996715590,	-0.333385888890530340,	-0.333338748950880780,	-0.333291608177884390,	-0.333244466571658960,	-0.333197324132321950,	-0.333150180859992040,	
+-0.333103036754786640,	-0.333055891816823710,	-0.333008746046220610,	-0.332961599443096060,	-0.332914452007567530,	-0.332867303739752430,	-0.332820154639769440,	-0.332773004707736130,	
+-0.332725853943770300,	-0.332678702347989410,	-0.332631549920512190,	-0.332584396661456120,	-0.332537242570938970,	-0.332490087649078390,	-0.332442931895992940,	-0.332395775311800200,	
+-0.332348617896618010,	-0.332301459650563900,	-0.332254300573756490,	-0.332207140666313410,	-0.332159979928352390,	-0.332112818359991070,	-0.332065655961348070,	-0.332018492732540970,	
+-0.331971328673687620,	-0.331924163784905520,	-0.331876998066313430,	-0.331829831518028860,	-0.331782664140169270,	-0.331735495932853510,	-0.331688326896198930,	-0.331641157030323540,	
+-0.331593986335344870,	-0.331546814811381650,	-0.331499642458551400,	-0.331452469276972030,	-0.331405295266761050,	-0.331358120428037250,	-0.331310944760918210,	-0.331263768265521730,	
+-0.331216590941965480,	-0.331169412790368100,	-0.331122233810847270,	-0.331075054003520770,	-0.331027873368506310,	-0.330980691905922500,	-0.330933509615887020,	-0.330886326498517290,	
+-0.330839142553932210,	-0.330791957782249240,	-0.330744772183586390,	-0.330697585758061240,	-0.330650398505792480,	-0.330603210426897720,	-0.330556021521494990,	-0.330508831789701750,	
+-0.330461641231636850,	-0.330414449847417860,	-0.330367257637162740,	-0.330320064600989060,	-0.330272870739015620,	-0.330225676051360000,	-0.330178480538140200,	-0.330131284199473800,	
+-0.330084087035479590,	-0.330036889046275150,	-0.329989690231978110,	-0.329942490592707250,	-0.329895290128580150,	-0.329848088839714840,	-0.329800886726228870,	-0.329753683788241100,	
+-0.329706480025869110,	-0.329659275439230960,	-0.329612070028444170,	-0.329564863793627650,	-0.329517656734898970,	-0.329470448852376090,	-0.329423240146176740,	-0.329376030616419680,	
+-0.329328820263222520,	-0.329281609086703340,	-0.329234397086979710,	-0.329187184264170540,	-0.329139970618393400,	-0.329092756149765850,	-0.329045540858406930,	-0.328998324744434080,	
+-0.328951107807965440,	-0.328903890049118630,	-0.328856671468012450,	-0.328809452064764640,	-0.328762231839493210,	-0.328715010792315800,	-0.328667788923351250,	-0.328620566232717180,	
+-0.328573342720531790,	-0.328526118386912540,	-0.328478893231978490,	-0.328431667255847160,	-0.328384440458636680,	-0.328337212840464630,	-0.328289984401450020,	-0.328242755141710420,	
+-0.328195525061363960,	-0.328148294160528260,	-0.328101062439322240,	-0.328053829897863580,	-0.328006596536269900,	-0.327959362354660170,	-0.327912127353152010,	-0.327864891531863540,	
+-0.327817654890912470,	-0.327770417430417630,	-0.327723179150496760,	-0.327675940051267930,	-0.327628700132848840,	-0.327581459395358430,	-0.327534217838914340,	-0.327486975463634760,	
+-0.327439732269637240,	-0.327392488257040870,	-0.327345243425963270,	-0.327297997776522580,	-0.327250751308836460,	-0.327203504023023840,	-0.327156255919202500,	-0.327109006997490130,	
+-0.327061757258005630,	-0.327014506700866740,	-0.326967255326191530,	-0.326920003134097860,	-0.326872750124704510,	-0.326825496298129350,	-0.326778241654490430,	-0.326730986193905500,	
+-0.326683729916493470,	-0.326636472822372180,	-0.326589214911659650,	-0.326541956184473740,	-0.326494696640933280,	-0.326447436281156130,	-0.326400175105260370,	-0.326352913113363790,	
+-0.326305650305585280,	-0.326258386682042660,	-0.326211122242853700,	-0.326163856988137320,	-0.326116590918011320,	-0.326069324032593810,	-0.326022056332002600,	-0.325974787816356640,	
+-0.325927518485773730,	-0.325880248340371990,	-0.325832977380269280,	-0.325785705605584510,	-0.325738433016435460,	-0.325691159612940320,	-0.325643885395216880,	-0.325596610363384160,	
+-0.325549334517559910,	-0.325502057857862290,	-0.325454780384409170,	-0.325407502097319450,	-0.325360222996711020,	-0.325312943082702030,	-0.325265662355410210,	-0.325218380814954740,	
+-0.325171098461453260,	-0.325123815295023600,	-0.325076531315784840,	-0.325029246523854790,	-0.324981960919351610,	-0.324934674502393050,	-0.324887387273098290,	-0.324840099231585020,	
+-0.324792810377971530,	-0.324745520712375610,	-0.324698230234916290,	-0.324650938945711340,	-0.324603646844879130,	-0.324556353932537340,	-0.324509060208805100,	-0.324461765673800200,	
+-0.324414470327640870,	-0.324367174170444970,	-0.324319877202331520,	-0.324272579423418420,	-0.324225280833823400,	-0.324177981433665660,	-0.324130681223062930,	-0.324083380202133510,	
+-0.324036078370995180,	-0.323988775729767140,	-0.323941472278567120,	-0.323894168017513420,	-0.323846862946723880,	-0.323799557066317630,	-0.323752250376412480,	-0.323704942877126700,	
+-0.323657634568578100,	-0.323610325450885860,	-0.323563015524167830,	-0.323515704788542250,	-0.323468393244127020,	-0.323421080891041160,	-0.323373767729402630,	-0.323326453759329280,	
+-0.323279138980940180,	-0.323231823394353250,	-0.323184506999686760,	-0.323137189797058580,	-0.323089871786587880,	-0.323042552968392460,	-0.322995233342590670,	-0.322947912909300360,	
+-0.322900591668640710,	-0.322853269620729580,	-0.322805946765685250,	-0.322758623103625690,	-0.322711298634669960,	-0.322663973358935980,	-0.322616647276542050,	-0.322569320387606110,	
+-0.322521992692247240,	-0.322474664190583460,	-0.322427334882732560,	-0.322380004768813730,	-0.322332673848944930,	-0.322285342123244390,	-0.322238009591830130,	-0.322190676254821230,	
+-0.322143342112335640,	-0.322096007164491720,	-0.322048671411407360,	-0.322001334853201760,	-0.321953997489992760,	-0.321906659321898820,	-0.321859320349037800,	-0.321811980571528880,	
+-0.321764639989490010,	-0.321717298603039550,	-0.321669956412295450,	-0.321622613417376860,	-0.321575269618401720,	-0.321527925015488440,	-0.321480579608754870,	-0.321433233398320310,	
+-0.321385886384302650,	-0.321338538566819880,	-0.321291189945991150,	-0.321243840521934500,	-0.321196490294768210,	-0.321149139264610250,	-0.321101787431579910,	-0.321054434795795100,	
+-0.321007081357374160,	-0.320959727116435110,	-0.320912372073097200,	-0.320865016227478320,	-0.320817659579696930,	-0.320770302129870950,	-0.320722943878119670,	-0.320675584824560990,	
+-0.320628224969313370,	-0.320580864312494720,	-0.320533502854224380,	-0.320486140594620270,	-0.320438777533800400,	-0.320391413671884010,	-0.320344049008989050,	-0.320296683545234000,	
+-0.320249317280736800,	-0.320201950215616700,	-0.320154582349991780,	-0.320107213683980370,	-0.320059844217700560,	-0.320012473951271530,	-0.319965102884811280,	-0.319917731018438290,	
+-0.319870358352270570,	-0.319822984886427350,	-0.319775610621026720,	-0.319728235556187010,	-0.319680859692026310,	-0.319633483028663900,	-0.319586105566217750,	-0.319538727304805930,	
+-0.319491348244547720,	-0.319443968385561110,	-0.319396587727964590,	-0.319349206271876180,	-0.319301824017415190,	-0.319254440964699630,	-0.319207057113848000,	-0.319159672464978280,	
+-0.319112287018209760,	-0.319064900773660560,	-0.319017513731449150,	-0.318970125891693490,	-0.318922737254512920,	-0.318875347820025520,	-0.318827957588349810,	-0.318780566559603680,	
+-0.318733174733906610,	-0.318685782111376600,	-0.318638388692132180,	-0.318590994476291300,	-0.318543599463973370,	-0.318496203655296460,	-0.318448807050378590,	-0.318401409649339160,	
+-0.318354011452296190,	-0.318306612459368200,	-0.318259212670673250,	-0.318211812086330700,	-0.318164410706458620,	-0.318117008531175470,	-0.318069605560599430,	-0.318022201794849800,	
+-0.317974797234044650,	-0.317927391878302490,	-0.317879985727741400,	-0.317832578782480830,	-0.317785171042638810,	-0.317737762508333800,	-0.317690353179684030,	-0.317642943056808790,	
+-0.317595532139826160,	-0.317548120428854270,	-0.317500707924012530,	-0.317453294625419050,	-0.317405880533192300,	-0.317358465647450410,	-0.317311049968312770,	-0.317263633495897530,	
+-0.317216216230323260,	-0.317168798171707960,	-0.317121379320171090,	-0.317073959675830800,	-0.317026539238805580,	-0.316979118009213580,	-0.316931695987174240,	-0.316884273172805650,	
+-0.316836849566226380,	-0.316789425167554590,	-0.316741999976909610,	-0.316694573994409640,	-0.316647147220172840,	-0.316599719654318600,	-0.316552291296964990,	-0.316504862148230700,	
+-0.316457432208233860,	-0.316410001477093860,	-0.316362569954928790,	-0.316315137641857370,	-0.316267704537997630,	-0.316220270643469080,	-0.316172835958389850,	-0.316125400482878520,	
+-0.316077964217053250,	-0.316030527161033530,	-0.315983089314937520,	-0.315935650678883740,	-0.315888211252990380,	-0.315840771037376960,	-0.315793330032161590,	-0.315745888237462520,	
+-0.315698445653399110,	-0.315651002280089580,	-0.315603558117652560,	-0.315556113166206240,	-0.315508667425870030,	-0.315461220896762150,	-0.315413773579001240,	-0.315366325472705430,	
+-0.315318876577994290,	-0.315271426894985940,	-0.315223976423799010,	-0.315176525164551690,	-0.315129073117363550,	-0.315081620282352650,	-0.315034166659637740,	-0.314986712249337000,	
+-0.314939257051569890,	-0.314891801066454650,	-0.314844344294109900,	-0.314796886734653840,	-0.314749428388206020,	-0.314701969254884640,	-0.314654509334807870,	-0.314607048628095300,	
+-0.314559587134865040,	-0.314512124855235890,	-0.314464661789325920,	-0.314417197937254810,	-0.314369733299140640,	-0.314322267875102150,	-0.314274801665257560,	-0.314227334669726410,	
+-0.314179866888626920,	-0.314132398322077790,	-0.314084928970197190,	-0.314037458833104740,	-0.313989987910918590,	-0.313942516203757520,	-0.313895043711739710,	-0.313847570434984680,	
+-0.313800096373610780,	-0.313752621527736200,	-0.313705145897480500,	-0.313657669482961920,	-0.313610192284299150,	-0.313562714301610480,	-0.313515235535015480,	-0.313467755984632390,	
+-0.313420275650579890,	-0.313372794532976280,	-0.313325312631941080,	-0.313277829947592680,	-0.313230346480049600,	-0.313182862229430310,	-0.313135377195854270,	-0.313087891379439760,	
+-0.313040404780305540,	-0.312992917398569880,	-0.312945429234352370,	-0.312897940287771290,	-0.312850450558944890,	-0.312802960047992800,	-0.312755468755033350,	-0.312707976680185180,	
+-0.312660483823566700,	-0.312612990185297370,	-0.312565495765495640,	-0.312518000564280090,	-0.312470504581769170,	-0.312423007818082410,	-0.312375510273338100,	-0.312328011947655030,	
+-0.312280512841151490,	-0.312233012953947120,	-0.312185512286160200,	-0.312138010837909540,	-0.312090508609313370,	-0.312043005600491360,	-0.311995501811561880,	-0.311947997242643600,	
+-0.311900491893854940,	-0.311852985765315450,	-0.311805478857143490,	-0.311757971169457470,	-0.311710462702376900,	-0.311662953456020130,	-0.311615443430506070,	-0.311567932625952890,	
+-0.311520421042480340,	-0.311472908680206720,	-0.311425395539250860,	-0.311377881619731070,	-0.311330366921767020,	-0.311282851445477020,	-0.311235335190979900,	-0.311187818158394030,	
+-0.311140300347839020,	-0.311092781759433280,	-0.311045262393295610,	-0.310997742249544300,	-0.310950221328299080,	-0.310902699629678310,	-0.310855177153800400,	-0.310807653900784910,	
+-0.310760129870750360,	-0.310712605063815430,	-0.310665079480098580,	-0.310617553119719450,	-0.310570025982796430,	-0.310522498069448370,	-0.310474969379793630,	-0.310427439913951890,	
+-0.310379909672041540,	-0.310332378654181400,	-0.310284846860489900,	-0.310237314291086750,	-0.310189780946090290,	-0.310142246825619360,	-0.310094711929792380,	-0.310047176258729070,	
+-0.309999639812547800,	-0.309952102591367070,	-0.309904564595306460,	-0.309857025824484430,	-0.309809486279019830,	-0.309761945959031120,	-0.309714404864637920,	-0.309666862995958750,	
+-0.309619320353112400,	-0.309571776936217350,	-0.309524232745393260,	-0.309476687780758600,	-0.309429142042432210,	-0.309381595530532570,	-0.309334048245179350,	-0.309286500186491010,	
+-0.309238951354586400,	-0.309191401749584040,	-0.309143851371603550,	-0.309096300220763450,	-0.309048748297182150,	-0.309001195600979440,	-0.308953642132273720,	-0.308906087891183900,	
+-0.308858532877828440,	-0.308810977092327080,	-0.308763420534798270,	-0.308715863205360870,	-0.308668305104133460,	-0.308620746231235640,	-0.308573186586786010,	-0.308525626170903400,	
+-0.308478064983706280,	-0.308430503025314440,	-0.308382940295846340,	-0.308335376795420890,	-0.308287812524156550,	-0.308240247482173100,	-0.308192681669589070,	-0.308145115086523310,	
+-0.308097547733094390,	-0.308049979609421990,	-0.308002410715624620,	-0.307954841051820800,	-0.307907270618130340,	-0.307859699414671670,	-0.307812127441563780,	-0.307764554698925110,	
+-0.307716981186875460,	-0.307669406905533400,	-0.307621831855017850,	-0.307574256035447250,	-0.307526679446941450,	-0.307479102089618930,	-0.307431523963598690,	-0.307383945068999190,	
+-0.307336365405940280,	-0.307288784974540430,	-0.307241203774918650,	-0.307193621807193400,	-0.307146039071484520,	-0.307098455567910540,	-0.307050871296590030,	-0.307003286257642730,	
+-0.306955700451187250,	-0.306908113877342510,	-0.306860526536227030,	-0.306812938427960700,	-0.306765349552661990,	-0.306717759910449920,	-0.306670169501443050,	-0.306622578325761120,	
+-0.306574986383522820,	-0.306527393674846990,	-0.306479800199852270,	-0.306432205958658500,	-0.306384610951384200,	-0.306337015178148380,	-0.306289418639069560,	-0.306241821334267640,	
+-0.306194223263861200,	-0.306146624427968750,	-0.306099024826710140,	-0.306051424460204000,	-0.306003823328569290,	-0.305956221431924640,	-0.305908618770389770,	-0.305861015344083440,	
+-0.305813411153124490,	-0.305765806197631660,	-0.305718200477724690,	-0.305670593993522250,	-0.305622986745143320,	-0.305575378732706520,	-0.305527769956331630,	-0.305480160416137400,	
+-0.305432550112242680,	-0.305384939044766210,	-0.305337327213827840,	-0.305289714619546130,	-0.305242101262040100,	-0.305194487141428440,	-0.305146872257830990,	-0.305099256611366330,	
+-0.305051640202153080,	-0.305004023030311210,	-0.304956405095959280,	-0.304908786399216310,	-0.304861166940200930,	-0.304813546719033100,	-0.304765925735831390,	-0.304718303990714870,	
+-0.304670681483802160,	-0.304623058215213180,	-0.304575434185066500,	-0.304527809393481290,	-0.304480183840576120,	-0.304432557526470910,	-0.304384930451284340,	-0.304337302615135420,	
+-0.304289674018142780,	-0.304242044660426430,	-0.304194414542104940,	-0.304146783663297000,	-0.304099152024122580,	-0.304051519624700230,	-0.304003886465149030,	-0.303956252545587780,	
+-0.303908617866136270,	-0.303860982426913230,	-0.303813346228037740,	-0.303765709269628430,	-0.303718071551805300,	-0.303670433074687000,	-0.303622793838392580,	-0.303575153843040790,	
+-0.303527513088751530,	-0.303479871575643490,	-0.303432229303835730,	-0.303384586273447000,	-0.303336942484597250,	-0.303289297937405110,	-0.303241652631989320,	-0.303194006568469840,	
+-0.303146359746965300,	-0.303098712167594870,	-0.303051063830477310,	-0.303003414735732450,	-0.302955764883479030,	-0.302908114273836240,	-0.302860462906922700,	-0.302812810782858490,	
+-0.302765157901762230,	-0.302717504263753050,	-0.302669849868949680,	-0.302622194717472150,	-0.302574538809439080,	-0.302526882144969700,	-0.302479224724182700,	-0.302431566547198050,	
+-0.302383907614134470,	-0.302336247925111160,	-0.302288587480246780,	-0.302240926279661310,	-0.302193264323473600,	-0.302145601611802260,	-0.302097938144767380,	-0.302050273922487620,	
+-0.302002608945082180,	-0.301954943212669800,	-0.301907276725370490,	-0.301859609483302980,	-0.301811941486586470,	-0.301764272735339620,	-0.301716603229682580,	-0.301668932969734020,	
+-0.301621261955613120,	-0.301573590187438620,	-0.301525917665330550,	-0.301478244389407730,	-0.301430570359789320,	-0.301382895576594030,	-0.301335220039941900,	-0.301287543749951760,	
+-0.301239866706742300,	-0.301192188910433640,	-0.301144510361144480,	-0.301096831058994040,	-0.301049151004101120,	-0.301001470196585740,	-0.300953788636566690,	-0.300906106324163150,	
+-0.300858423259493910,	-0.300810739442679050,	-0.300763054873837370,	-0.300715369553088030,	-0.300667683480549840,	-0.300619996656342870,	-0.300572309080585910,	-0.300524620753398140,	
+-0.300476931674898470,	-0.300429241845206860,	-0.300381551264442100,	-0.300333859932723100,	-0.300286167850169870,	-0.300238475016901150,	-0.300190781433036350,	-0.300143087098694080,	
+-0.300095392013994540,	-0.300047696179056580,	-0.299999999593999310,	-0.299952302258941650,	-0.299904604174003660,	-0.299856905339304150,	-0.299809205754962340,	-0.299761505421097140,	
+-0.299713804337828570,	-0.299666102505275530,	-0.299618399923557210,	-0.299570696592792450,	-0.299522992513101380,	-0.299475287684602850,	-0.299427582107415660,	-0.299379875781659980,	
+-0.299332168707454550,	-0.299284460884918720,	-0.299236752314171350,	-0.299189042995332440,	-0.299141332928521020,	-0.299093622113856210,	-0.299045910551456910,	-0.298998198241443300,	
+-0.298950485183934190,	-0.298902771379048800,	-0.298855056826906160,	-0.298807341527626220,	-0.298759625481327950,	-0.298711908688130630,	-0.298664191148153120,	-0.298616472861515550,	
+-0.298568753828336810,	-0.298521034048736140,	-0.298473313522832520,	-0.298425592250746000,	-0.298377870232595490,	-0.298330147468499900,	-0.298282423958579400,	-0.298234699702952800,	
+-0.298186974701739440,	-0.298139248955058220,	-0.298091522463029330,	-0.298043795225771620,	-0.297996067243404440,	-0.297948338516046630,	-0.297900609043818430,	-0.297852878826838700,	
+-0.297805147865226770,	-0.297757416159101560,	-0.297709683708583190,	-0.297661950513790690,	-0.297614216574843220,	-0.297566481891859860,	-0.297518746464960680,	-0.297471010294264650,	
+-0.297423273379890660,	-0.297375535721958910,	-0.297327797320588340,	-0.297280058175898250,	-0.297232318288007610,	-0.297184577657036600,	-0.297136836283104110,	-0.297089094166329560,	
+-0.297041351306831850,	-0.296993607704731210,	-0.296945863360146500,	-0.296898118273197180,	-0.296850372444002090,	-0.296802625872681520,	-0.296754878559354400,	-0.296707130504140050,	
+-0.296659381707157500,	-0.296611632168526870,	-0.296563881888367190,	-0.296516130866797340,	-0.296468379103937640,	-0.296420626599906980,	-0.296372873354824710,	-0.296325119368809900,	
+-0.296277364641982680,	-0.296229609174462060,	-0.296181852966367400,	-0.296134096017817650,	-0.296086338328933160,	-0.296038579899832790,	-0.295990820730635980,	-0.295943060821461660,	
+-0.295895300172430150,	-0.295847538783660380,	-0.295799776655271740,	-0.295752013787383250,	-0.295704250180115150,	-0.295656485833586450,	-0.295608720747916500,	-0.295560954923224370,	
+-0.295513188359630200,	-0.295465421057253150,	-0.295417653016212030,	-0.295369884236627240,	-0.295322114718617800,	-0.295274344462303000,	-0.295226573467801960,	-0.295178801735234860,	
+-0.295131029264720790,	-0.295083256056379140,	-0.295035482110328930,	-0.294987707426690450,	-0.294939932005582660,	-0.294892155847125080,	-0.294844378951436670,	-0.294796601318637720,	
+-0.294748822948847300,	-0.294701043842184820,	-0.294653263998769290,	-0.294605483418721060,	-0.294557702102159090,	-0.294509920049202400,	-0.294462137259971390,	-0.294414353734585020,	
+-0.294366569473162810,	-0.294318784475823710,	-0.294270998742688080,	-0.294223212273874930,	-0.294175425069503780,	-0.294127637129693640,	-0.294079848454564810,	-0.294032059044236350,	
+-0.293984268898827780,	-0.293936478018458070,	-0.293888686403247670,	-0.293840894053315480,	-0.293793100968781080,	-0.293745307149763490,	-0.293697512596383050,	-0.293649717308758880,	
+-0.293601921287009960,	-0.293554124531256620,	-0.293506327041618050,	-0.293458528818213600,	-0.293410729861162460,	-0.293362930170584850,	-0.293315129746599960,	-0.293267328589327250,	
+-0.293219526698885740,	-0.293171724075395880,	-0.293123920718976750,	-0.293076116629747750,	-0.293028311807828070,	-0.292980506253337990,	-0.292932699966396700,	-0.292884892947123670,	
+-0.292837085195637950,	-0.292789276712059900,	-0.292741467496508700,	-0.292693657549103430,	-0.292645846869964420,	-0.292598035459210810,	-0.292550223316962070,	-0.292502410443337360,	
+-0.292454596838457090,	-0.292406782502440290,	-0.292358967435406570,	-0.292311151637474950,	-0.292263335108765900,	-0.292215517849398530,	-0.292167699859492370,	-0.292119881139166480,	
+-0.292072061688541380,	-0.292024241507736090,	-0.291976420596870180,	-0.291928598956062820,	-0.291880776585434430,	-0.291832953485104020,	-0.291785129655191270,	-0.291737305095815250,	
+-0.291689479807096420,	-0.291641653789153850,	-0.291593827042106790,	-0.291545999566075520,	-0.291498171361179280,	-0.291450342427537590,	-0.291402512765269630,	-0.291354682374495800,	
+-0.291306851255335290,	-0.291259019407907660,	-0.291211186832332050,	-0.291163353528728910,	-0.291115519497217310,	-0.291067684737917000,	-0.291019849250947040,	-0.290972013036427830,	
+-0.290924176094478630,	-0.290876338425218980,	-0.290828500028768030,	-0.290780660905246290,	-0.290732821054772880,	-0.290684980477467050,	-0.290637139173449130,	-0.290589297142838380,	
+-0.290541454385754410,	-0.290493610902316350,	-0.290445766692644660,	-0.290397921756858580,	-0.290350076095077740,	-0.290302229707421260,	-0.290254382594009600,	-0.290206534754962000,	
+-0.290158686190398090,	-0.290110836900436990,	-0.290062986885199270,	-0.290015136144804060,	-0.289967284679371000,	-0.289919432489019300,	-0.289871579573869440,	-0.289823725934040650,	
+-0.289775871569652120,	-0.289728016480824360,	-0.289680160667676550,	-0.289632304130328310,	-0.289584446868898890,	-0.289536588883508810,	-0.289488730174277230,	-0.289440870741323850,	
+-0.289393010584767800,	-0.289345149704729740,	-0.289297288101328760,	-0.289249425774684540,	-0.289201562724916370,	-0.289153698952144710,	-0.289105834456488800,	-0.289057969238068260,	
+-0.289010103297002440,	-0.288962236633411750,	-0.288914369247415480,	-0.288866501139133260,	-0.288818632308684380,	-0.288770762756189350,	-0.288722892481767410,	-0.288675021485537810,	
+-0.288627149767621110,	-0.288579277328136540,	-0.288531404167203740,	-0.288483530284942000,	-0.288435655681471890,	-0.288387780356912590,	-0.288339904311383900,	-0.288292027545004990,	
+-0.288244150057896440,	-0.288196271850177540,	-0.288148392921967920,	-0.288100513273386930,	-0.288052632904555070,	-0.288004751815591600,	-0.287956870006616290,	-0.287908987477748350,	
+-0.287861104229108380,	-0.287813220260815680,	-0.287765335572989440,	-0.287717450165750340,	-0.287669564039217620,	-0.287621677193510950,	-0.287573789628749690,	-0.287525901345054350,	
+-0.287478012342544280,	-0.287430122621339160,	-0.287382232181558340,	-0.287334341023322340,	-0.287286449146750500,	-0.287238556551962560,	-0.287190663239077770,	-0.287142769208216740,	
+-0.287094874459498830,	-0.287046978993043660,	-0.286999082808970680,	-0.286951185907400430,	-0.286903288288452190,	-0.286855389952245300,	-0.286807490898900340,	-0.286759591128536660,	
+-0.286711690641274000,	-0.286663789437231750,	-0.286615887516530390,	-0.286567984879289310,	-0.286520081525628300,	-0.286472177455666670,	-0.286424272669524970,	-0.286376367167322620,	
+-0.286328460949179350,	-0.286280554015214520,	-0.286232646365548680,	-0.286184738000301250,	-0.286136828919592020,	-0.286088919123540230,	-0.286041008612266610,	-0.285993097385890460,	
+-0.285945185444531120,	-0.285897272788309230,	-0.285849359417344180,	-0.285801445331755780,	-0.285753530531663300,	-0.285705615017187390,	-0.285657698788447490,	-0.285609781845563290,	
+-0.285561864188654260,	-0.285513945817840950,	-0.285466026733242840,	-0.285418106934979600,	-0.285370186423170690,	-0.285322265197936740,	-0.285274343259397160,	-0.285226420607671670,	
+-0.285178497242879690,	-0.285130573165141950,	-0.285082648374577750,	-0.285034722871306930,	-0.284986796655448900,	-0.284938869727124290,	-0.284890942086452490,	-0.284843013733552920,	
+-0.284795084668546250,	-0.284747154891551830,	-0.284699224402689580,	-0.284651293202078830,	-0.284603361289840210,	-0.284555428666093240,	-0.284507495330957700,	-0.284459561284553020,	
+-0.284411626526999810,	-0.284363691058417580,	-0.284315754878926070,	-0.284267817988644760,	-0.284219880387694360,	-0.284171942076194230,	-0.284124003054264270,	-0.284076063322023900,	
+-0.284028122879593730,	-0.283980181727093330,	-0.283932239864642000,	-0.283884297292360480,	-0.283836354010368270,	-0.283788410018785130,	-0.283740465317730560,	-0.283692519907325250,	
+-0.283644573787688650,	-0.283596626958940610,	-0.283548679421200540,	-0.283500731174589240,	-0.283452782219226100,	-0.283404832555231020,	-0.283356882182723420,	-0.283308931101824040,	
+-0.283260979312652320,	-0.283213026815328170,	-0.283165073609971010,	-0.283117119696701610,	-0.283069165075639400,	-0.283021209746903870,	-0.282973253710615710,	-0.282925296966894450,	
+-0.282877339515859920,	-0.282829381357631640,	-0.282781422492330290,	-0.282733462920075450,	-0.282685502640986910,	-0.282637541655184180,	-0.282589579962788050,	-0.282541617563917940,	
+-0.282493654458693790,	-0.282445690647235070,	-0.282397726129662570,	-0.282349760906095760,	-0.282301794976654590,	-0.282253828341458400,	-0.282205861000628170,	-0.282157892954283230,	
+-0.282109924202543550,	-0.282061954745528640,	-0.282013984583359300,	-0.281966013716154980,	-0.281918042144035210,	-0.281870069867120760,	-0.281822096885531110,	-0.281774123199386270,	
+-0.281726148808805640,	-0.281678173713910070,	-0.281630197914819080,	-0.281582221411652620,	-0.281534244204530160,	-0.281486266293572480,	-0.281438287678899170,	-0.281390308360630170,	
+-0.281342328338884950,	-0.281294347613784300,	-0.281246366185447790,	-0.281198384053995390,	-0.281150401219546600,	-0.281102417682222220,	-0.281054433442141820,	-0.281006448499424910,	
+-0.280958462854192290,	-0.280910476506563530,	-0.280862489456658540,	-0.280814501704596930,	-0.280766513250499450,	-0.280718524094485720,	-0.280670534236675710,	-0.280622543677188920,	
+-0.280574552416146210,	-0.280526560453667080,	-0.280478567789871570,	-0.280430574424879180,	-0.280382580358810810,	-0.280334585591785980,	-0.280286590123924710,	-0.280238593955346560,	
+-0.280190597086172280,	-0.280142599516521540,	-0.280094601246513920,	-0.280046602276270150,	-0.279998602605909920,	-0.279950602235553180,	-0.279902601165319450,	-0.279854599395329700,	
+-0.279806596925703480,	-0.279758593756560700,	-0.279710589888021060,	-0.279662585320205330,	-0.279614580053233200,	-0.279566574087224570,	-0.279518567422299080,	-0.279470560058577620,	
+-0.279422551996179710,	-0.279374543235225480,	-0.279326533775834440,	-0.279278523618127490,	-0.279230512762224210,	-0.279182501208244280,	-0.279134488956308490,	-0.279086476006536470,	
+-0.279038462359048280,	-0.278990448013963500,	-0.278942432971403030,	-0.278894417231486450,	-0.278846400794333870,	-0.278798383660064820,	-0.278750365828800250,	-0.278702347300659790,	
+-0.278654328075763400,	-0.278606308154230820,	-0.278558287536182890,	-0.278510266221739240,	-0.278462244211019890,	-0.278414221504144580,	-0.278366198101234090,	-0.278318174002408100,	
+-0.278270149207786700,	-0.278222123717489440,	-0.278174097531637350,	-0.278126070650350050,	-0.278078043073747120,	-0.278030014801949440,	-0.277981985835076830,	-0.277933956173249170,	
+-0.277885925816586220,	-0.277837894765208930,	-0.277789863019236860,	-0.277741830578790090,	-0.277693797443988370,	-0.277645763614952580,	-0.277597729091802410,	-0.277549693874657890,	
+-0.277501657963638680,	-0.277453621358865750,	-0.277405584060458840,	-0.277357546068537910,	-0.277309507383222690,	-0.277261468004634140,	-0.277213427932891940,	-0.277165387168115670,	
+-0.277117345710426450,	-0.277069303559943800,	-0.277021260716787950,	-0.276973217181078480,	-0.276925172952936390,	-0.276877128032481380,	-0.276829082419833560,	-0.276781036115112620,	
+-0.276732989118439470,	-0.276684941429933880,	-0.276636893049715950,	-0.276588843977905340,	-0.276540794214623020,	-0.276492743759988780,	-0.276444692614122630,	-0.276396640777144320,	
+-0.276348588249174850,	-0.276300535030333920,	-0.276252481120741190,	-0.276204426520517740,	-0.276156371229783150,	-0.276108315248657700,	-0.276060258577261020,	-0.276012201215714130,	
+-0.275964143164136700,	-0.275916084422648920,	-0.275868024991370530,	-0.275819964870422480,	-0.275771904059924520,	-0.275723842559996820,	-0.275675780370759070,	-0.275627717492332280,	
+-0.275579653924836190,	-0.275531589668391030,	-0.275483524723116380,	-0.275435459089133420,	-0.275387392766561770,	-0.275339325755521670,	-0.275291258056132800,	-0.275243189668516240,	
+-0.275195120592791660,	-0.275147050829078920,	-0.275098980377498910,	-0.275050909238171490,	-0.275002837411216780,	-0.274954764896754580,	-0.274906691694905890,	-0.274858617805790460,	
+-0.274810543229528470,	-0.274762467966239710,	-0.274714392016045190,	-0.274666315379064720,	-0.274618238055418410,	-0.274570160045226110,	-0.274522081348608840,	-0.274474001965686390,	
+-0.274425921896578880,	-0.274377841141406180,	-0.274329759700289330,	-0.274281677573348040,	-0.274233594760702140,	-0.274185511262472650,	-0.274137427078779420,	-0.274089342209742630,	
+-0.274041256655482010,	-0.273993170416118700,	-0.273945083491772490,	-0.273896995882563500,	-0.273848907588611690,	-0.273800818610037970,	-0.273752728946962230,	-0.273704638599504670,	
+-0.273656547567785070,	-0.273608455851924500,	-0.273560363452042820,	-0.273512270368260260,	-0.273464176600696550,	-0.273416082149472880,	-0.273367987014708990,	-0.273319891196524670,	
+-0.273271794695041090,	-0.273223697510378010,	-0.273175599642655640,	-0.273127501091993910,	-0.273079401858513810,	-0.273031301942335210,	-0.272983201343578400,	-0.272935100062363100,	
+-0.272886998098810510,	-0.272838895453040410,	-0.272790792125173100,	-0.272742688115328370,	-0.272694583423627350,	-0.272646478050189880,	-0.272598371995136150,	-0.272550265258586110,	
+-0.272502157840660840,	-0.272454049741480190,	-0.272405940961163940,	-0.272357831499833340,	-0.272309721357608110,	-0.272261610534608570,	-0.272213499030954600,	-0.272165386846767280,	
+-0.272117273982166510,	-0.272069160437272580,	-0.272021046212205300,	-0.271972931307085830,	-0.271924815722034030,	-0.271876699457170190,	-0.271828582512614160,	-0.271780464888487120,	
+-0.271732346584908910,	-0.271684227601999840,	-0.271636107939879800,	-0.271587987598669870,	-0.271539866578490000,	-0.271491744879460480,	-0.271443622501701120,	-0.271395499445333140,	
+-0.271347375710476460,	-0.271299251297250850,	-0.271251126205777630,	-0.271203000436176510,	-0.271154873988567910,	-0.271106746863071730,	-0.271058619059809050,	-0.271010490578899870,	
+-0.270962361420464480,	-0.270914231584622690,	-0.270866101071495780,	-0.270817969881203660,	-0.270769838013866560,	-0.270721705469604450,	-0.270673572248538550,	-0.270625438350788670,	
+-0.270577303776475210,	-0.270529168525718070,	-0.270481032598638430,	-0.270432895995356190,	-0.270384758715991270,	-0.270336620760664950,	-0.270288482129497020,	-0.270240342822607890,	
+-0.270192202840117470,	-0.270144062182147040,	-0.270095920848816400,	-0.270047778840245940,	-0.269999636156555640,	-0.269951492797866620,	-0.269903348764298940,	-0.269855204055972850,	
+-0.269807058673008360,	-0.269758912615526590,	-0.269710765883647560,	-0.269662618477491680,	-0.269614470397178730,	-0.269566321642830060,	-0.269518172214565640,	-0.269470022112505310,	
+-0.269421871336770370,	-0.269373719887480770,	-0.269325567764756800,	-0.269277414968718540,	-0.269229261499487170,	-0.269181107357182650,	-0.269132952541925370,	-0.269084797053835260,	
+-0.269036640893033590,	-0.268988484059640260,	-0.268940326553775810,	-0.268892168375560070,	-0.268844009525114340,	-0.268795850002558620,	-0.268747689808013220,	-0.268699528941598210,	
+-0.268651367403434760,	-0.268603205193642950,	-0.268555042312343120,	-0.268506878759655230,	-0.268458714535700580,	-0.268410549640599130,	-0.268362384074470880,	-0.268314217837437140,	
+-0.268266050929617810,	-0.268217883351133330,	-0.268169715102103800,	-0.268121546182650330,	-0.268073376592893040,	-0.268025206332952290,	-0.267977035402948090,	-0.267928863803001740,	
+-0.267880691533233240,	-0.267832518593763000,	-0.267784344984711040,	-0.267736170706198650,	-0.267687995758345790,	-0.267639820141273020,	-0.267591643855100200,	-0.267543466899948730,	
+-0.267495289275938570,	-0.267447110983189800,	-0.267398932021823690,	-0.267350752391960210,	-0.267302572093719830,	-0.267254391127222660,	-0.267206209492589890,	-0.267158027189941580,	
+-0.267109844219398260,	-0.267061660581079830,	-0.267013476275107740,	-0.266965291301601960,	-0.266917105660682890,	-0.266868919352470700,	-0.266820732377086590,	-0.266772544734650670,	
+-0.266724356425283360,	-0.266676167449104770,	-0.266627977806236200,	-0.266579787496797670,	-0.266531596520909190,	-0.266483404878692210,	-0.266435212570266700,	-0.266387019595753170,	
+-0.266338825955271640,	-0.266290631648943510,	-0.266242436676888740,	-0.266194241039227950,	-0.266146044736081060,	-0.266097847767569510,	-0.266049650133813380,	-0.266001451834933070,	
+-0.265953252871048760,	-0.265905053242281700,	-0.265856852948752000,	-0.265808651990580180,	-0.265760450367886310,	-0.265712248080791750,	-0.265664045129416600,	-0.265615841513880850,	
+-0.265567637234305930,	-0.265519432290811930,	-0.265471226683519360,	-0.265423020412548280,	-0.265374813478020110,	-0.265326605880054860,	-0.265278397618773140,	-0.265230188694294990,	
+-0.265181979106741740,	-0.265133768856233630,	-0.265085557942891010,	-0.265037346366834130,	-0.264989134128184310,	-0.264940921227061640,	-0.264892707663586640,	-0.264844493437879470,	
+-0.264796278550061490,	-0.264748063000252830,	-0.264699846788574000,	-0.264651629915145130,	-0.264603412380087550,	-0.264555194183521520,	-0.264506975325567050,	-0.264458755806345590,	
+-0.264410535625977220,	-0.264362314784582500,	-0.264314093282281560,	-0.264265871119195860,	-0.264217648295445470,	-0.264169424811150910,	-0.264121200666432410,	-0.264072975861411320,	
+-0.264024750396207820,	-0.263976524270942370,	-0.263928297485735260,	-0.263880070040707790,	-0.263831841935980140,	-0.263783613171672930,	-0.263735383747906230,	-0.263687153664801500,	
+-0.263638922922478870,	-0.263590691521058520,	-0.263542459460661900,	-0.263494226741409100,	-0.263445993363420730,	-0.263397759326816970,	-0.263349524631719180,	-0.263301289278247640,	
+-0.263253053266522870,	-0.263204816596665000,	-0.263156579268795540,	-0.263108341283034670,	-0.263060102639502910,	-0.263011863338320440,	-0.262963623379608770,	-0.262915382763488080,	
+-0.262867141490078890,	-0.262818899559501440,	-0.262770656971877130,	-0.262722413727326190,	-0.262674169825968810,	-0.262625925267926390,	-0.262577680053319220,	-0.262529434182267820,	
+-0.262481187654892370,	-0.262432940471314440,	-0.262384692631654150,	-0.262336444136032080,	-0.262288194984568510,	-0.262239945177384860,	-0.262191694714601350,	-0.262143443596338620,	
+-0.262095191822716840,	-0.262046939393857540,	-0.261998686309880880,	-0.261950432570907500,	-0.261902178177057580,	-0.261853923128452680,	-0.261805667425212940,	-0.261757411067459090,	
+-0.261709154055311200,	-0.261660896388890900,	-0.261612638068318360,	-0.261564379093713770,	-0.261516119465198700,	-0.261467859182893340,	-0.261419598246918290,	-0.261371336657393820,	
+-0.261323074414441470,	-0.261274811518181440,	-0.261226547968734350,	-0.261178283766220430,	-0.261130018910761260,	-0.261081753402477080,	-0.261033487241488500,	-0.260985220427915720,	
+-0.260936952961880350,	-0.260888684843502640,	-0.260840416072903150,	-0.260792146650202230,	-0.260743876575521390,	-0.260695605848980830,	-0.260647334470700820,	-0.260599062440802940,	
+-0.260550789759407380,	-0.260502516426634800,	-0.260454242442605570,	-0.260405967807441130,	-0.260357692521261790,	-0.260309416584188210,	-0.260261139996340650,	-0.260212862757840670,	
+-0.260164584868808560,	-0.260116306329364940,	-0.260068027139630180,	-0.260019747299725710,	-0.259971466809771960,	-0.259923185669889480,	-0.259874903880198630,	-0.259826621440820920,	
+-0.259778338351876690,	-0.259730054613486190,	-0.259681770225770990,	-0.259633485188851320,	-0.259585199502847970,	-0.259536913167881190,	-0.259488626184072530,	-0.259440338551542300,	
+-0.259392050270411290,	-0.259343761340799670,	-0.259295471762829080,	-0.259247181536619850,	-0.259198890662292620,	-0.259150599139967740,	-0.259102306969766830,	-0.259054014151810120,	
+-0.259005720686218350,	-0.258957426573111880,	-0.258909131812612270,	-0.258860836404839870,	-0.258812540349914910,	-0.258764243647959020,	-0.258715946299092500,	-0.258667648303436190,	
+-0.258619349661110280,	-0.258571050372236430,	-0.258522750436934960,	-0.258474449855326580,	-0.258426148627531660,	-0.258377846753671810,	-0.258329544233867390,	-0.258281241068239080,	
+-0.258232937256907210,	-0.258184632799993430,	-0.258136327697618070,	-0.258088021949901940,	-0.258039715556965250,	-0.257991408518929770,	-0.257943100835915710,	-0.257894792508043920,	
+-0.257846483535434710,	-0.257798173918209750,	-0.257749863656489330,	-0.257701552750393860,	-0.257653241200044900,	-0.257604929005562810,	-0.257556616167068430,	-0.257508302684682110,	
+-0.257459988558525420,	-0.257411673788718760,	-0.257363358375382930,	-0.257315042318638280,	-0.257266725618606470,	-0.257218408275407820,	-0.257170090289163160,	-0.257121771659992840,	
+-0.257073452388018540,	-0.257025132473360560,	-0.256976811916139800,	-0.256928490716476550,	-0.256880168874492500,	-0.256831846390308040,	-0.256783523264043520,	-0.256735199495820690,	
+-0.256686875085759770,	-0.256638550033981730,	-0.256590224340606850,	-0.256541898005756830,	-0.256493571029552060,	-0.256445243412113390,	-0.256396915153561170,	-0.256348586254017130,	
+-0.256300256713601570,	-0.256251926532435390,	-0.256203595710638940,	-0.256155264248333960,	-0.256106932145640840,	-0.256058599402680330,	-0.256010266019572940,	-0.255961931996440300,	
+-0.255913597333402850,	-0.255865262030580910,	-0.255816926088096310,	-0.255768589506069400,	-0.255720252284620970,	-0.255671914423871490,	-0.255623575923942690,	-0.255575236784954920,	
+-0.255526897007029070,	-0.255478556590285510,	-0.255430215534846070,	-0.255381873840831000,	-0.255333531508361300,	-0.255285188537557330,	-0.255236844928540820,	-0.255188500681432170,	
+-0.255140155796352300,	-0.255091810273421650,	-0.255043464112761850,	-0.254995117314493370,	-0.254946769878737160,	-0.254898421805613560,	-0.254850073095244320,	-0.254801723747749900,	
+-0.254753373763250750,	-0.254705023141868600,	-0.254656671883723930,	-0.254608319988937510,	-0.254559967457629930,	-0.254511614289922810,	-0.254463260485936650,	-0.254414906045792370,	
+-0.254366550969610360,	-0.254318195257512420,	-0.254269838909619020,	-0.254221481926050990,	-0.254173124306928840,	-0.254124766052374330,	-0.254076407162507840,	-0.254028047637450400,	
+-0.253979687477322410,	-0.253931326682245610,	-0.253882965252340440,	-0.253834603187727490,	-0.253786240488528440,	-0.253737877154863790,	-0.253689513186854450,	-0.253641148584620950,	
+-0.253592783348284940,	-0.253544417477966970,	-0.253496050973788020,	-0.253447683835868460,	-0.253399316064330140,	-0.253350947659293500,	-0.253302578620879510,	-0.253254208949208640,	
+-0.253205838644402710,	-0.253157467706582150,	-0.253109096135867910,	-0.253060723932380550,	-0.253012351096241760,	-0.252963977627572110,	-0.252915603526492060,	-0.252867228793123460,	
+-0.252818853427586810,	-0.252770477430002970,	-0.252722100800492570,	-0.252673723539177330,	-0.252625345646177780,	-0.252576967121614810,	-0.252528587965609060,	-0.252480208178282260,	
+-0.252431827759754920,	-0.252383446710148010,	-0.252335065029582030,	-0.252286682718178890,	-0.252238299776058990,	-0.252189916203343360,	-0.252141532000152490,	-0.252093147166608240,	
+-0.252044761702831130,	-0.251996375608941670,	-0.251947988885061700,	-0.251899601531311750,	-0.251851213547812810,	-0.251802824934685370,	-0.251754435692051360,	-0.251706045820031200,	
+-0.251657655318745950,	-0.251609264188316140,	-0.251560872428863600,	-0.251512480040508910,	-0.251464087023372970,	-0.251415693377576410,	-0.251367299103241020,	-0.251318904200487410,	
+-0.251270508669436510,	-0.251222112510208930,	-0.251173715722926520,	-0.251125318307709790,	-0.251076920264679760,	-0.251028521593957000,	-0.250980122295663410,	-0.250931722369919450,	
+-0.250883321816845810,	-0.250834920636564260,	-0.250786518829195390,	-0.250738116394860270,	-0.250689713333679400,	-0.250641309645774690,	-0.250592905331266710,	-0.250544500390276480,	
+-0.250496094822924560,	-0.250447688629332810,	-0.250399281809621840,	-0.250350874363912680,	-0.250302466292325890,	-0.250254057594983370,	-0.250205648272005750,	-0.250157238323513940,	
+-0.250108827749628670,	-0.250060416550471680,	-0.250012004726163690,	-0.249963592276825300,	-0.249915179202578300,	-0.249866765503543390,	-0.249818351179841550,	-0.249769936231593410,	
+-0.249721520658920840,	-0.249673104461944490,	-0.249624687640785350,	-0.249576270195564110,	-0.249527852126402580,	-0.249479433433421440,	-0.249431014116741710,	-0.249382594176484010,	
+-0.249334173612770270,	-0.249285752425721100,	-0.249237330615457530,	-0.249188908182100210,	-0.249140485125771060,	-0.249092061446590680,	-0.249043637144679720,	-0.248995212220160110,	
+-0.248946786673152450,	-0.248898360503777840,	-0.248849933712156880,	-0.248801506298411550,	-0.248753078262662440,	-0.248704649605030610,	-0.248656220325636750,	-0.248607790424602760,	
+-0.248559359902049300,	-0.248510928758097440,	-0.248462496992867820,	-0.248414064606482410,	-0.248365631599061800,	-0.248317197970727150,	-0.248268763721599060,	-0.248220328851799480,	
+-0.248171893361449100,	-0.248123457250668980,	-0.248075020519579780,	-0.248026583168303450,	-0.247978145196960680,	-0.247929706605672100,	-0.247881267394559710,	-0.247832827563744110,	
+-0.247784387113346470,	-0.247735946043487420,	-0.247687504354288960,	-0.247639062045871720,	-0.247590619118356840,	-0.247542175571864950,	-0.247493731406518090,	-0.247445286622436870,	
+-0.247396841219742450,	-0.247348395198555500,	-0.247299948558997980,	-0.247251501301190580,	-0.247203053425254450,	-0.247154604931310250,	-0.247106155819479980,	-0.247057706089884280,	
+-0.247009255742643930,	-0.246960804777880850,	-0.246912353195715750,	-0.246863900996269790,	-0.246815448179663640,	-0.246766994746019290,	-0.246718540695457460,	-0.246670086028099260,	
+-0.246621630744065430,	-0.246573174843477960,	-0.246524718326457560,	-0.246476261193125350,	-0.246427803443602040,	-0.246379345078009680,	-0.246330886096468940,	-0.246282426499101010,	
+-0.246233966286026560,	-0.246185505457367640,	-0.246137044013244930,	-0.246088581953779200,	-0.246040119279092450,	-0.245991655989305390,	-0.245943192084539190,	-0.245894727564914590,	
+-0.245846262430553600,	-0.245797796681576950,	-0.245749330318105810,	-0.245700863340260920,	-0.245652395748164280,	-0.245603927541936660,	-0.245555458721699230,	-0.245506989287572720,	
+-0.245458519239679180,	-0.245410048578139330,	-0.245361577303074340,	-0.245313105414605020,	-0.245264632912853330,	-0.245216159797940060,	-0.245167686069986400,	-0.245119211729113110,	
+-0.245070736775442190,	-0.245022261209094460,	-0.244973785030190630,	-0.244925308238852750,	-0.244876830835201620,	-0.244828352819358410,	-0.244779874191443900,	-0.244731394951580110,	
+-0.244682915099887850,	-0.244634434636488320,	-0.244585953561502230,	-0.244537471875051700,	-0.244488989577257510,	-0.244440506668240850,	-0.244392023148122470,	-0.244343539017024460,	
+-0.244295054275067620,	-0.244246568922373150,	-0.244198082959061810,	-0.244149596385255680,	-0.244101109201075580,	-0.244052621406642300,	-0.244004133002077850,	-0.243955643987503110,	
+-0.243907154363039220,	-0.243858664128807050,	-0.243810173284928630,	-0.243761681831524770,	-0.243713189768716730,	-0.243664697096625250,	-0.243616203815372500,	-0.243567709925079200,	
+-0.243519215425866660,	-0.243470720317855630,	-0.243422224601168250,	-0.243373728275925270,	-0.243325231342248010,	-0.243276733800257220,	-0.243228235650075040,	-0.243179736891822260,	
+-0.243131237525619710,	-0.243082737551589490,	-0.243034236969852440,	-0.242985735780529790,	-0.242937233983742370,	-0.242888731579612300,	-0.242840228568260370,	-0.242791724949807910,	
+-0.242743220724375680,	-0.242694715892085850,	-0.242646210453059230,	-0.242597704407417070,	-0.242549197755280220,	-0.242500690496770810,	-0.242452182632009680,	-0.242403674161118100,	
+-0.242355165084216890,	-0.242306655401428210,	-0.242258145112872860,	-0.242209634218671750,	-0.242161122718946960,	-0.242112610613819390,	-0.242064097903410270,	-0.242015584587840500,	
+-0.241967070667232190,	-0.241918556141706180,	-0.241870041011383820,	-0.241821525276385900,	-0.241773008936834590,	-0.241724491992850790,	-0.241675974444555740,	-0.241627456292070300,	
+-0.241578937535516680,	-0.241530418175015720,	-0.241481898210688720,	-0.241433377642656520,	-0.241384856471041300,	-0.241336334695963970,	-0.241287812317545790,	-0.241239289335907630,	
+-0.241190765751171710,	-0.241142241563458870,	-0.241093716772889960,	-0.241045191379587210,	-0.240996665383671510,	-0.240948138785264110,	-0.240899611584485950,	-0.240851083781459200,	
+-0.240802555376304710,	-0.240754026369143860,	-0.240705496760097500,	-0.240656966549287840,	-0.240608435736835740,	-0.240559904322862560,	-0.240511372307489200,	-0.240462839690837840,	
+-0.240414306473029390,	-0.240365772654185160,	-0.240317238234426050,	-0.240268703213874310,	-0.240220167592650800,	-0.240171631370876440,	-0.240123094548673420,	-0.240074557126162660,	
+-0.240026019103465520,	-0.239977480480702910,	-0.239928941257997020,	-0.239880401435468770,	-0.239831861013239530,	-0.239783319991430180,	-0.239734778370162990,	-0.239686236149558860,	
+-0.239637693329739110,	-0.239589149910824720,	-0.239540605892937880,	-0.239492061276199510,	-0.239443516060731030,	-0.239394970246653290,	-0.239346423834088550,	-0.239297876823157780,	
+-0.239249329213981870,	-0.239200781006683070,	-0.239152232201382320,	-0.239103682798200990,	-0.239055132797260010,	-0.239006582198681650,	-0.238958031002586810,	-0.238909479209096910,	
+-0.238860926818332870,	-0.238812373830416950,	-0.238763820245470100,	-0.238715266063613710,	-0.238666711284968690,	-0.238618155909657350,	-0.238569599937800610,	-0.238521043369519880,	
+-0.238472486204936110,	-0.238423928444171540,	-0.238375370087347160,	-0.238326811134584370,	-0.238278251586004100,	-0.238229691441728620,	-0.238181130701878930,	-0.238132569366575980,	
+-0.238084007435942050,	-0.238035444910098090,	-0.237986881789165520,	-0.237938318073265320,	-0.237889753762519750,	-0.237841188857049800,	-0.237792623356976870,	-0.237744057262421950,	
+-0.237695490573507310,	-0.237646923290353970,	-0.237598355413083300,	-0.237549786941816300,	-0.237501217876675300,	-0.237452648217781230,	-0.237404077965255560,	-0.237355507119219240,	
+-0.237306935679794610,	-0.237258363647102620,	-0.237209791021264300,	-0.237161217802401900,	-0.237112643990636500,	-0.237064069586089470,	-0.237015494588881850,	-0.236966918999135910,	
+-0.236918342816972660,	-0.236869766042513590,	-0.236821188675879650,	-0.236772610717193160,	-0.236724032166575170,	-0.236675453024147080,	-0.236626873290029930,	-0.236578292964346040,	
+-0.236529712047216400,	-0.236481130538762490,	-0.236432548439105330,	-0.236383965748367230,	-0.236335382466669190,	-0.236286798594132290,	-0.236238214130878810,	-0.236189629077029810,	
+-0.236141043432706730,	-0.236092457198030600,	-0.236043870373123770,	-0.235995282958107260,	-0.235946694953102530,	-0.235898106358230640,	-0.235849517173613910,	-0.235800927399373420,	
+-0.235752337035630590,	-0.235703746082506470,	-0.235655154540123420,	-0.235606562408602500,	-0.235557969688065170,	-0.235509376378632480,	-0.235460782480426790,	-0.235412187993569140,	
+-0.235363592918180600,	-0.235314997254383480,	-0.235266401002298900,	-0.235217804162048290,	-0.235169206733752740,	-0.235120608717534620,	-0.235072010113514970,	-0.235023410921815310,	
+-0.234974811142556670,	-0.234926210775861430,	-0.234877609821850690,	-0.234829008280645900,	-0.234780406152368170,	-0.234731803437139840,	-0.234683200135082040,	-0.234634596246316220,	
+-0.234585991770963450,	-0.234537386709146170,	-0.234488781060985390,	-0.234440174826602680,	-0.234391568006119100,	-0.234342960599657040,	-0.234294352607337550,	-0.234245744029281780,	
+-0.234197134865612060,	-0.234148525116449510,	-0.234099914781915660,	-0.234051303862131580,	-0.234002692357219650,	-0.233954080267301020,	-0.233905467592497200,	-0.233856854332929240,	
+-0.233808240488719590,	-0.233759626059989340,	-0.233711011046860040,	-0.233662395449452780,	-0.233613779267889950,	-0.233565162502292670,	-0.233516545152782500,	-0.233467927219480510,	
+-0.233419308702509150,	-0.233370689601989530,	-0.233322069918042750,	-0.233273449650791190,	-0.233224828800356050,	-0.233176207366858820,	-0.233127585350420640,	-0.233078962751163940,	
+-0.233030339569209820,	-0.232981715804679860,	-0.232933091457695170,	-0.232884466528378190,	-0.232835841016850040,	-0.232787214923232290,	-0.232738588247646070,	-0.232689960990213800,	
+-0.232641333151056650,	-0.232592704730296140,	-0.232544075728053470,	-0.232495446144451000,	-0.232446815979609950,	-0.232398185233651410,	-0.232349553906697870,	-0.232300921998870400,	
+-0.232252289510290640,	-0.232203656441079740,	-0.232155022791360130,	-0.232106388561252960,	-0.232057753750879810,	-0.232009118360361840,	-0.231960482389821530,	-0.231911845839379990,	
+-0.231863208709158860,	-0.231814570999279240,	-0.231765932709863650,	-0.231717293841033230,	-0.231668654392909570,	-0.231620014365613830,	-0.231571373759268510,	-0.231522732573994750,	
+-0.231474090809914130,	-0.231425448467147880,	-0.231376805545818440,	-0.231328162046046980,	-0.231279517967954680,	-0.231230873311664030,	-0.231182228077296190,	-0.231133582264972770,	
+-0.231084935874814960,	-0.231036288906945250,	-0.230987641361484840,	-0.230938993238555300,	-0.230890344538277840,	-0.230841695260774970,	-0.230793045406167850,	-0.230744394974578130,	
+-0.230695743966126960,	-0.230647092380936890,	-0.230598440219129090,	-0.230549787480825190,	-0.230501134166146370,	-0.230452480275215170,	-0.230403825808152750,	-0.230355170765080330,	
+-0.230306515146120440,	-0.230257858951394250,	-0.230209202181023420,	-0.230160544835129130,	-0.230111886913833940,	-0.230063228417259010,	-0.230014569345526030,	-0.229965909698756160,	
+-0.229917249477071980,	-0.229868588680594650,	-0.229819927309445870,	-0.229771265363746840,	-0.229722602843620060,	-0.229673939749186790,	-0.229625276080568680,	-0.229576611837886910,	
+-0.229527947021264080,	-0.229479281630821370,	-0.229430615666680020,	-0.229381949128962560,	-0.229333282017790240,	-0.229284614333284700,	-0.229235946075567220,	-0.229187277244760290,	
+-0.229138607840985160,	-0.229089937864363520,	-0.229041267315016590,	-0.228992596193066940,	-0.228943924498635790,	-0.228895252231844840,	-0.228846579392815300,	-0.228797905981669770,	
+-0.228749231998529480,	-0.228700557443516080,	-0.228651882316750880,	-0.228603206618356400,	-0.228554530348453910,	-0.228505853507164650,	-0.228457176094611190,	-0.228408498110914790,	
+-0.228359819556197140,	-0.228311140430579510,	-0.228262460734184490,	-0.228213780467133280,	-0.228165099629547650,	-0.228116418221548820,	-0.228067736243259380,	-0.228019053694800610,	
+-0.227970370576294180,	-0.227921686887861410,	-0.227873002629624840,	-0.227824317801705780,	-0.227775632404225940,	-0.227726946437306570,	-0.227678259901070240,	-0.227629572795638310,	
+-0.227580885121132420,	-0.227532196877673870,	-0.227483508065385280,	-0.227434818684387920,	-0.227386128734803100,	-0.227337438216753370,	-0.227288747130360040,	-0.227240055475744830,	
+-0.227191363253029080,	-0.227142670462335330,	-0.227093977103784930,	-0.227045283177499560,	-0.226996588683600560,	-0.226947893622210520,	-0.226899197993450760,	-0.226850501797442980,	
+-0.226801805034308520,	-0.226753107704170010,	-0.226704409807148700,	-0.226655711343366370,	-0.226607012312944330,	-0.226558312716005210,	-0.226509612552670270,	-0.226460911823060910,	
+-0.226412210527299680,	-0.226363508665507920,	-0.226314806237807390,	-0.226266103244319420,	-0.226217399685166630,	-0.226168695560470310,	-0.226119990870352280,	-0.226071285614933840,	
+-0.226022579794337620,	-0.225973873408684940,	-0.225925166458097570,	-0.225876458942696870,	-0.225827750862605450,	-0.225779042217944650,	-0.225730333008836240,	-0.225681623235401560,	
+-0.225632912897763270,	-0.225584201996042680,	-0.225535490530361180,	-0.225486778500841370,	-0.225438065907604600,	-0.225389352750772680,	-0.225340639030466940,	-0.225291924746810030,	
+-0.225243209899923330,	-0.225194494489928590,	-0.225145778516947200,	-0.225097061981101770,	-0.225048344882513710,	-0.224999627221304760,	-0.224950908997596320,	-0.224902190211511060,	
+-0.224853470863170310,	-0.224804750952695860,	-0.224756030480209150,	-0.224707309445832750,	-0.224658587849688090,	-0.224609865691896980,	-0.224561142972580760,	-0.224512419691862110,	
+-0.224463695849862420,	-0.224414971446703050,	-0.224366246482506660,	-0.224317520957394710,	-0.224268794871488930,	-0.224220068224910720,	-0.224171341017782770,	-0.224122613250226480,	
+-0.224073884922363660,	-0.224025156034315690,	-0.223976426586205260,	-0.223927696578153780,	-0.223878966010283040,	-0.223830234882714450,	-0.223781503195570720,	-0.223732770948973230,	
+-0.223684038143043800,	-0.223635304777903860,	-0.223586570853676090,	-0.223537836370481860,	-0.223489101328442630,	-0.223440365727681080,	-0.223391629568318620,	-0.223342892850477090,	
+-0.223294155574277900,	-0.223245417739843720,	-0.223196679347296030,	-0.223147940396756620,	-0.223099200888346950,	-0.223050460822189680,	-0.223001720198406280,	-0.222952979017118580,	
+-0.222904237278447990,	-0.222855494982517250,	-0.222806752129447750,	-0.222758008719361380,	-0.222709264752379570,	-0.222660520228625040,	-0.222611775148219170,	-0.222563029511283460,	
+-0.222514283317940600,	-0.222465536568312030,	-0.222416789262519620,	-0.222368041400684810,	-0.222319292982930320,	-0.222270544009377600,	-0.222221794480148530,	-0.222173044395364530,	
+-0.222124293755148360,	-0.222075542559621450,	-0.222026790808905670,	-0.221978038503122500,	-0.221929285642394670,	-0.221880532226843620,	-0.221831778256591230,	-0.221783023731758950,	
+-0.221734268652469590,	-0.221685513018844510,	-0.221636756831005250,	-0.221588000089074500,	-0.221539242793173770,	-0.221490484943424940,	-0.221441726539949450,	-0.221392967582870080,	
+-0.221344208072308280,	-0.221295448008385990,	-0.221246687391224630,	-0.221197926220946970,	-0.221149164497674520,	-0.221100402221529160,	-0.221051639392632340,	-0.221002876011106850,	
+-0.220954112077074190,	-0.220905347590656250,	-0.220856582551974490,	-0.220807816961151730,	-0.220759050818309400,	-0.220710284123569470,	-0.220661516877053400,	-0.220612749078883950,	
+-0.220563980729182620,	-0.220515211828070930,	-0.220466442375671650,	-0.220417672372106240,	-0.220368901817496660,	-0.220320130711964380,	-0.220271359055632220,	-0.220222586848621640,	
+-0.220173814091054630,	-0.220125040783052620,	-0.220076266924738470,	-0.220027492516233630,	-0.219978717557660080,	-0.219929942049139270,	-0.219881165990794050,	-0.219832389382745940,	
+-0.219783612225116830,	-0.219734834518028280,	-0.219686056261603040,	-0.219637277455962680,	-0.219588498101228710,	-0.219539718197523910,	-0.219490937744969810,	-0.219442156743688390,	
+-0.219393375193801120,	-0.219344593095430830,	-0.219295810448699090,	-0.219247027253727830,	-0.219198243510638550,	-0.219149459219554090,	-0.219100674380595990,	-0.219051888993886220,	
+-0.219003103059546260,	-0.218954316577699010,	-0.218905529548465950,	-0.218856741971969050,	-0.218807953848329910,	-0.218759165177671270,	-0.218710375960114750,	-0.218661586195781830,	
+-0.218612795884795400,	-0.218564005027276960,	-0.218515213623348530,	-0.218466421673131630,	-0.218417629176749090,	-0.218368836134322510,	-0.218320042545973810,	-0.218271248411824580,	
+-0.218222453731997670,	-0.218173658506614600,	-0.218124862735797400,	-0.218076066419667620,	-0.218027269558348110,	-0.217978472151960400,	-0.217929674200626530,	-0.217880875704468040,	
+-0.217832076663607790,	-0.217783277078167360,	-0.217734476948268720,	-0.217685676274033460,	-0.217636875055584430,	-0.217588073293043220,	-0.217539270986531420,	-0.217490468136171840,	
+-0.217441664742086120,	-0.217392860804396210,	-0.217344056323223730,	-0.217295251298691540,	-0.217246445730921220,	-0.217197639620034800,	-0.217148832966153840,	-0.217100025769401210,	
+-0.217051218029898550,	-0.217002409747767830,	-0.216953600923130650,	-0.216904791556109890,	-0.216855981646827150,	-0.216807171195404490,	-0.216758360201963430,	-0.216709548666626920,	
+-0.216660736589516540,	-0.216611923970753910,	-0.216563110810461870,	-0.216514297108762050,	-0.216465482865776490,	-0.216416668081626800,	-0.216367852756435890,	-0.216319036890325310,	
+-0.216270220483417150,	-0.216221403535833020,	-0.216172586047695820,	-0.216123768019127140,	-0.216074949450249050,	-0.216026130341183150,	-0.215977310692052340,	-0.215928490502978270,	
+-0.215879669774082960,	-0.215830848505488060,	-0.215782026697316470,	-0.215733204349689790,	-0.215684381462729700,	-0.215635558036559070,	-0.215586734071299550,	-0.215537909567073190,	
+-0.215489084524001620,	-0.215440258942207780,	-0.215391432821813310,	-0.215342606162940240,	-0.215293778965710200,	-0.215244951230246170,	-0.215196122956669760,	-0.215147294145103060,	
+-0.215098464795667660,	-0.215049634908486550,	-0.215000804483681330,	-0.214951973521374130,	-0.214903142021686560,	-0.214854309984741560,	-0.214805477410660780,	-0.214756644299565870,	
+-0.214707810651579790,	-0.214658976466824190,	-0.214610141745421120,	-0.214561306487492300,	-0.214512470693160620,	-0.214463634362547780,	-0.214414797495775860,	-0.214365960092966490,	
+-0.214317122154242670,	-0.214268283679726030,	-0.214219444669538680,	-0.214170605123802320,	-0.214121765042639860,	-0.214072924426172980,	-0.214024083274523800,	-0.213975241587813950,	
+-0.213926399366166450,	-0.213877556609702950,	-0.213828713318545580,	-0.213779869492815970,	-0.213731025132637110,	-0.213682180238130710,	-0.213633334809418430,	-0.213584488846623230,	
+-0.213535642349866800,	-0.213486795319271280,	-0.213437947754958330,	-0.213389099657050970,	-0.213340251025670840,	-0.213291401860940060,	-0.213242552162980380,	-0.213193701931914730,	
+-0.213144851167864830,	-0.213095999870952820,	-0.213047148041300340,	-0.212998295679030450,	-0.212949442784264810,	-0.212900589357125580,	-0.212851735397734440,	-0.212802880906214380,	
+-0.212754025882687130,	-0.212705170327274370,	-0.212656314240099120,	-0.212607457621283110,	-0.212558600470948430,	-0.212509742789216830,	-0.212460884576211290,	-0.212412025832053540,	
+-0.212363166556865740,	-0.212314306750769570,	-0.212265446413888090,	-0.212216585546342980,	-0.212167724148256410,	-0.212118862219750100,	-0.212069999760947060,	-0.212021136771969020,	
+-0.211972273252938160,	-0.211923409203976150,	-0.211874544625206080,	-0.211825679516749630,	-0.211776813878728540,	-0.211727947711265880,	-0.211679081014483320,	-0.211630213788503080,	
+-0.211581346033446860,	-0.211532477749437700,	-0.211483608936597370,	-0.211434739595047990,	-0.211385869724911360,	-0.211336999326310480,	-0.211288128399367090,	-0.211239256944203370,	
+-0.211190384960941090,	-0.211141512449703280,	-0.211092639410611680,	-0.211043765843788510,	-0.210994891749355460,	-0.210946017127435630,	-0.210897141978150740,	-0.210848266301623010,	
+-0.210799390097974190,	-0.210750513367327310,	-0.210701636109804140,	-0.210652758325526460,	-0.210603880014617330,	-0.210555001177198470,	-0.210506121813392150,	-0.210457241923320050,	
+-0.210408361507105290,	-0.210359480564869640,	-0.210310599096735270,	-0.210261717102823990,	-0.210212834583258850,	-0.210163951538161610,	-0.210115067967654500,	-0.210066183871859270,	
+-0.210017299250899010,	-0.209968414104895530,	-0.209919528433971020,	-0.209870642238247220,	-0.209821755517847260,	-0.209772868272892930,	-0.209723980503505990,	-0.209675092209809510,	
+-0.209626203391925340,	-0.209577314049975620,	-0.209528424184082210,	-0.209479533794368150,	-0.209430642880955280,	-0.209381751443965790,	-0.209332859483521480,	-0.209283966999745470,	
+-0.209235073992759530,	-0.209186180462685920,	-0.209137286409646410,	-0.209088391833764130,	-0.209039496735160840,	-0.208990601113958840,	-0.208941704970279890,	-0.208892808304247140,	
+-0.208843911115982330,	-0.208795013405607330,	-0.208746115173245230,	-0.208697216419017840,	-0.208648317143047410,	-0.208599417345455730,	-0.208550517026365980,	-0.208501616185899910,	
+-0.208452714824179820,	-0.208403812941327480,	-0.208354910537466080,	-0.208306007612717360,	-0.208257104167203670,	-0.208208200201046740,	-0.208159295714369780,	-0.208110390707294560,	
+-0.208061485179943360,	-0.208012579132438010,	-0.207963672564901670,	-0.207914765477456130,	-0.207865857870223240,	-0.207816949743326150,	-0.207768041096886680,	-0.207719131931027120,	
+-0.207670222245869280,	-0.207621312041536330,	-0.207572401318150110,	-0.207523490075832870,	-0.207474578314706480,	-0.207425666034894070,	-0.207376753236517470,	-0.207327839919699030,	
+-0.207278926084560530,	-0.207230011731225160,	-0.207181096859814760,	-0.207132181470451620,	-0.207083265563257600,	-0.207034349138355830,	-0.206985432195868210,	-0.206936514735916980,	
+-0.206887596758624060,	-0.206838678264112560,	-0.206789759252504370,	-0.206740839723921350,	-0.206691919678486660,	-0.206642999116322200,	-0.206594078037550200,	-0.206545156442292600,	
+-0.206496234330672520,	-0.206447311702811890,	-0.206398388558832940,	-0.206349464898857610,	-0.206300540723009050,	-0.206251616031409120,	-0.206202690824180160,	-0.206153765101444040,	
+-0.206104838863323950,	-0.206055912109941760,	-0.206006984841419770,	-0.205958057057879920,	-0.205909128759445340,	-0.205860199946237940,	-0.205811270618379590,	-0.205762340775993540,	
+-0.205713410419201600,	-0.205664479548126140,	-0.205615548162889040,	-0.205566616263613530,	-0.205517683850421460,	-0.205468750923435190,	-0.205419817482776600,	-0.205370883528568910,	
+-0.205321949060934010,	-0.205273014079994240,	-0.205224078585871490,	-0.205175142578688990,	-0.205126206058568630,	-0.205077269025632750,	-0.205028331480003270,	-0.204979393421803380,	
+-0.204930454851155020,	-0.204881515768180090,	-0.204832576173001800,	-0.204783636065742070,	-0.204734695446523260,	-0.204685754315467260,	-0.204636812672697320,	-0.204587870518335320,	
+-0.204538927852503690,	-0.204489984675324280,	-0.204441040986920340,	-0.204392096787413820,	-0.204343152076927050,	-0.204294206855581940,	-0.204245261123501780,	-0.204196314880808440,	
+-0.204147368127624320,	-0.204098420864071370,	-0.204049473090272770,	-0.204000524806350500,	-0.203951576012426920,	-0.203902626708623970,	-0.203853676895064890,	-0.203804726571871600,	
+-0.203755775739166090,	-0.203706824397071550,	-0.203657872545709940,	-0.203608920185203680,	-0.203559967315674660,	-0.203511013937246160,	-0.203462060050040140,	-0.203413105654178940,	
+-0.203364150749784590,	-0.203315195336980250,	-0.203266239415887950,	-0.203217282986630030,	-0.203168326049328500,	-0.203119368604106560,	-0.203070410651086220,	-0.203021452190389830,	
+-0.202972493222139390,	-0.202923533746458130,	-0.202874573763468070,	-0.202825613273291130,	-0.202776652276050570,	-0.202727690771868420,	-0.202678728760867010,	-0.202629766243168360,	
+-0.202580803218895710,	-0.202531839688171070,	-0.202482875651116830,	-0.202433911107854970,	-0.202384946058508740,	-0.202335980503200170,	-0.202287014442051630,	-0.202238047875185150,	
+-0.202189080802723960,	-0.202140113224790090,	-0.202091145141505920,	-0.202042176552993450,	-0.201993207459375960,	-0.201944237860775480,	-0.201895267757313950,	-0.201846297149114700,	
+-0.201797326036299710,	-0.201748354418991390,	-0.201699382297311770,	-0.201650409671384120,	-0.201601436541330450,	-0.201552462907273160,	-0.201503488769334300,	-0.201454514127637150,	
+-0.201405538982303730,	-0.201356563333456450,	-0.201307587181217330,	-0.201258610525709670,	-0.201209633367055500,	-0.201160655705377220,	-0.201111677540796870,	-0.201062698873437780,	
+-0.201013719703421940,	-0.200964740030871360,	-0.200915759855909370,	-0.200866779178657970,	-0.200817797999239630,	-0.200768816317776350,	-0.200719834134391480,	-0.200670851449207020,	
+-0.200621868262345400,	-0.200572884573928720,	-0.200523900384080240,	-0.200474915692922030,	-0.200425930500576500,	-0.200376944807165720,	-0.200327958612813020,	-0.200278971917640440,	
+-0.200229984721770390,	-0.200180997025324990,	-0.200132008828427490,	-0.200083020131200000,	-0.200034030933764930,	-0.199985041236244360,	-0.199936051038761640,	-0.199887060341438770,	
+-0.199838069144397830,	-0.199789077447762140,	-0.199740085251653770,	-0.199691092556195160,	-0.199642099361508420,	-0.199593105667716850,	-0.199544111474942500,	-0.199495116783307890,	
+-0.199446121592935070,	-0.199397125903947340,	-0.199348129716466820,	-0.199299133030615970,	-0.199250135846516850,	-0.199201138164292830,	-0.199152139984065970,	-0.199103141305958740,	
+-0.199054142130093260,	-0.199005142456592820,	-0.198956142285579530,	-0.198907141617175460,	-0.198858140451503990,	-0.198809138788687140,	-0.198760136628847450,	-0.198711133972106990,	
+-0.198662130818589130,	-0.198613127168415950,	-0.198564123021709920,	-0.198515118378593170,	-0.198466113239189060,	-0.198417107603619660,	-0.198368101472007510,	-0.198319094844474660,	
+-0.198270087721144490,	-0.198221080102139120,	-0.198172071987581050,	-0.198123063377592360,	-0.198074054272296430,	-0.198025044671815390,	-0.197976034576271300,	-0.197927023985787570,	
+-0.197878012900486260,	-0.197829001320489920,	-0.197779989245920630,	-0.197730976676901820,	-0.197681963613555580,	-0.197632950056004400,	-0.197583936004370440,	-0.197534921458777050,	
+-0.197485906419346380,	-0.197436890886200920,	-0.197387874859462800,	-0.197338858339255440,	-0.197289841325700930,	-0.197240823818921830,	-0.197191805819040220,	-0.197142787326179540,	
+-0.197093768340461880,	-0.197044748862009820,	-0.196995728890945440,	-0.196946708427392150,	-0.196897687471472130,	-0.196848666023307420,	-0.196799644083021500,	-0.196750621650736480,	
+-0.196701598726574890,	-0.196652575310658860,	-0.196603551403111840,	-0.196554527004055930,	-0.196505502113613730,	-0.196456476731907300,	-0.196407450859060140,	-0.196358424495194360,	
+-0.196309397640432510,	-0.196260370294896710,	-0.196211342458710440,	-0.196162314131995810,	-0.196113285314875400,	-0.196064256007471350,	-0.196015226209907080,	-0.195966195922304740,	
+-0.195917165144786490,	-0.195868133877475760,	-0.195819102120494660,	-0.195770069873965860,	-0.195721037138011420,	-0.195672003912754830,	-0.195622970198318230,	-0.195573935994824200,	
+-0.195524901302394890,	-0.195475866121153780,	-0.195426830451222970,	-0.195377794292725120,	-0.195328757645782340,	-0.195279720510518090,	-0.195230682887054560,	-0.195181644775514310,	
+-0.195132606176019520,	-0.195083567088693620,	-0.195034527513658850,	-0.194985487451037300,	-0.194936446900952460,	-0.194887405863526510,	-0.194838364338882050,	-0.194789322327141250,	
+-0.194740279828427560,	-0.194691236842863190,	-0.194642193370570700,	-0.194593149411672330,	-0.194544104966291490,	-0.194495060034550390,	-0.194446014616571660,	-0.194396968712477440,	
+-0.194347922322391260,	-0.194298875446435260,	-0.194249828084732040,	-0.194200780237403860,	-0.194151731904574130,	-0.194102683086365110,	-0.194053633782898920,	-0.194004583994299070,	
+-0.193955533720687770,	-0.193906482962187650,	-0.193857431718920890,	-0.193808379991010970,	-0.193759327778580100,	-0.193710275081750930,	-0.193661221900645610,	-0.193612168235387680,	
+-0.193563114086099330,	-0.193514059452903200,	-0.193465004335921480,	-0.193415948735277700,	-0.193366892651094020,	-0.193317836083493150,	-0.193268779032597200,	-0.193219721498529780,	
+-0.193170663481413040,	-0.193121604981369650,	-0.193072545998521810,	-0.193023486532993030,	-0.192974426584905550,	-0.192925366154381550,	-0.192876305241544590,	-0.192827243846516870,	
+-0.192778181969421010,	-0.192729119610379280,	-0.192680056769515190,	-0.192630993446950950,	-0.192581929642809240,	-0.192532865357212260,	-0.192483800590283530,	-0.192434735342145340,	
+-0.192385669612920280,	-0.192336603402730620,	-0.192287536711699900,	-0.192238469539950330,	-0.192189401887604580,	-0.192140333754784900,	-0.192091265141614790,	-0.192042196048216540,	
+-0.191993126474712370,	-0.191944056421225830,	-0.191894985887879120,	-0.191845914874794960,	-0.191796843382095600,	-0.191747771409904540,	-0.191698698958344040,	-0.191649626027536820,	
+-0.191600552617605090,	-0.191551478728672400,	-0.191502404360861020,	-0.191453329514293640,	-0.191404254189092520,	-0.191355178385381160,	-0.191306102103281860,	-0.191257025342917330,	
+-0.191207948104409780,	-0.191158870387882820,	-0.191109792193458670,	-0.191060713521259580,	-0.191011634371409170,	-0.190962554744029650,	-0.190913474639243770,	-0.190864394057173760,	
+-0.190815312997943190,	-0.190766231461674350,	-0.190717149448489910,	-0.190668066958512180,	-0.190618983991864720,	-0.190569900548669820,	-0.190520816629050130,	-0.190471732233127970,	
+-0.190422647361026930,	-0.190373562012869260,	-0.190324476188777710,	-0.190275389888874490,	-0.190226303113283260,	-0.190177215862126270,	-0.190128128135526240,	-0.190079039933605450,	
+-0.190029951256487500,	-0.189980862104294660,	-0.189931772477149240,	-0.189882682375174830,	-0.189833591798493710,	-0.189784500747228610,	-0.189735409221501810,	-0.189686317221436950,	
+-0.189637224747156270,	-0.189588131798782530,	-0.189539038376438040,	-0.189489944480246390,	-0.189440850110329880,	-0.189391755266811230,	-0.189342659949812750,	-0.189293564159458080,	
+-0.189244467895869490,	-0.189195371159169730,	-0.189146273949481110,	-0.189097176266927240,	-0.189048078111630410,	-0.188998979483712970,	-0.188949880383298520,	-0.188900780810509340,	
+-0.188851680765468240,	-0.188802580248297490,	-0.188753479259120730,	-0.188704377798060260,	-0.188655275865238860,	-0.188606173460778820,	-0.188557070584803810,	-0.188507967237436100,	
+-0.188458863418798470,	-0.188409759129013250,	-0.188360654368204070,	-0.188311549136493260,	-0.188262443434003580,	-0.188213337260857340,	-0.188164230617178210,	-0.188115123503088480,	
+-0.188066015918710530,	-0.188016907864167970,	-0.187967799339583130,	-0.187918690345078800,	-0.187869580880777320,	-0.187820470946802290,	-0.187771360543276120,	-0.187722249670321530,	
+-0.187673138328060870,	-0.187624026516617830,	-0.187574914236114690,	-0.187525801486674280,	-0.187476688268418930,	-0.187427574581472300,	-0.187378460425956740,	-0.187329345801995010,	
+-0.187280230709709480,	-0.187231115149223830,	-0.187181999120660390,	-0.187132882624141930,	-0.187083765659790850,	-0.187034648227730780,	-0.186985530328084070,	-0.186936411960973130,	
+-0.186887293126521580,	-0.186838173824851820,	-0.186789054056086590,	-0.186739933820348310,	-0.186690813117760650,	-0.186641691948445930,	-0.186592570312526990,	-0.186543448210126170,	
+-0.186494325641367200,	-0.186445202606372370,	-0.186396079105264570,	-0.186346955138166130,	-0.186297830705200730,	-0.186248705806490750,	-0.186199580442159040,	-0.186150454612327900,	
+-0.186101328317121090,	-0.186052201556660940,	-0.186003074331069860,	-0.185953946640471520,	-0.185904818484988330,	-0.185855689864743070,	-0.185806560779858160,	-0.185757431230457290,	
+-0.185708301216662850,	-0.185659170738597640,	-0.185610039796384070,	-0.185560908390145830,	-0.185511776520005330,	-0.185462644186085410,	-0.185413511388508400,	-0.185364378127398090,	
+-0.185315244402876810,	-0.185266110215067420,	-0.185216975564092310,	-0.185167840450075200,	-0.185118704873138500,	-0.185069568833404610,	-0.185020432330997210,	-0.184971295366038760,	
+-0.184922157938652050,	-0.184873020048959500,	-0.184823881697084860,	-0.184774742883150520,	-0.184725603607279300,	-0.184676463869593630,	-0.184627323670217250,	-0.184578183009272560,	
+-0.184529041886882430,	-0.184479900303169240,	-0.184430758258256750,	-0.184381615752267330,	-0.184332472785323910,	-0.184283329357548850,	-0.184234185469065920,	-0.184185041119997510,	
+-0.184135896310466060,	-0.184086751040595300,	-0.184037605310507700,	-0.183988459120326050,	-0.183939312470172810,	-0.183890165360171750,	-0.183841017790445260,	-0.183791869761116250,	
+-0.183742721272307120,	-0.183693572324141600,	-0.183644422916742180,	-0.183595273050231680,	-0.183546122724732560,	-0.183496971940368600,	-0.183447820697262180,	-0.183398668995536220,	
+-0.183349516835313140,	-0.183300364216716720,	-0.183251211139869390,	-0.183202057604894030,	-0.183152903611913080,	-0.183103749161050320,	-0.183054594252428180,	-0.183005438886169100,	
+-0.182956283062396890,	-0.182907126781233940,	-0.182857970042803210,	-0.182808812847227110,	-0.182759655194629390,	-0.182710497085132570,	-0.182661338518859460,	-0.182612179495932610,	
+-0.182563020016475730,	-0.182513860080611300,	-0.182464699688462210,	-0.182415538840150940,	-0.182366377535801260,	-0.182317215775535640,	-0.182268053559477010,	-0.182218890887747760,	
+-0.182169727760471740,	-0.182120564177771390,	-0.182071400139769220,	-0.182022235646588980,	-0.181973070698353140,	-0.181923905295184620,	-0.181874739437205890,	-0.181825573124540780,	
+-0.181776406357311710,	-0.181727239135641650,	-0.181678071459653030,	-0.181628903329469680,	-0.181579734745214080,	-0.181530565707009120,	-0.181481396214977330,	-0.181432226269242460,	
+-0.181383055869927060,	-0.181333885017154000,	-0.181284713711045790,	-0.181235541951726250,	-0.181186369739317840,	-0.181137197073943070,	-0.181088023955725740,	-0.181038850384788370,	
+-0.180989676361253850,	-0.180940501885244710,	-0.180891326956884760,	-0.180842151576296490,	-0.180792975743602840,	-0.180743799458926300,	-0.180694622722390700,	-0.180645445534118570,	
+-0.180596267894232800,	-0.180547089802855940,	-0.180497911260111780,	-0.180448732266122850,	-0.180399552821012080,	-0.180350372924902000,	-0.180301192577916440,	-0.180252011780177880,	
+-0.180202830531809270,	-0.180153648832933190,	-0.180104466683673390,	-0.180055284084152440,	-0.180006101034492850,	-0.179956917534818430,	-0.179907733585251720,	-0.179858549185915680,	
+-0.179809364336932810,	-0.179760179038427000,	-0.179710993290520730,	-0.179661807093336980,	-0.179612620446998270,	-0.179563433351628440,	-0.179514245807350040,	-0.179465057814286010,	
+-0.179415869372558910,	-0.179366680482292570,	-0.179317491143609510,	-0.179268301356632740,	-0.179219111121484780,	-0.179169920438289470,	-0.179120729307169380,	-0.179071537728247020,	
+-0.179022345701646240,	-0.178973153227489610,	-0.178923960305900100,	-0.178874766937000250,	-0.178825573120913910,	-0.178776378857763650,	-0.178727184147672440,	-0.178677988990762810,	
+-0.178628793387158670,	-0.178579597336982530,	-0.178530400840357430,	-0.178481203897405850,	-0.178432006508251720,	-0.178382808673017560,	-0.178333610391826380,	-0.178284411664800750,	
+-0.178235212492064530,	-0.178186012873740280,	-0.178136812809950560,	-0.178087612300819210,	-0.178038411346468860,	-0.177989209947022500,	-0.177940008102602630,	-0.177890805813333220,	
+-0.177841603079336770,	-0.177792399900736340,	-0.177743196277654450,	-0.177693992210215010,	-0.177644787698540580,	-0.177595582742754190,	-0.177546377342978400,	-0.177497171499337110,	
+-0.177447965211952910,	-0.177398758480948770,	-0.177349551306447310,	-0.177300343688572390,	-0.177251135627446630,	-0.177201927123192600,	-0.177152718175934170,	-0.177103508785793950,	
+-0.177054298952894980,	-0.177005088677359810,	-0.176955877959312340,	-0.176906666798875210,	-0.176857455196171380,	-0.176808243151323490,	-0.176759030664455420,	-0.176709817735689780,	
+-0.176660604365149600,	-0.176611390552957460,	-0.176562176299237290,	-0.176512961604111670,	-0.176463746467703660,	-0.176414530890135840,	-0.176365314871532120,	-0.176316098412015120,	
+-0.176266881511707880,	-0.176217664170733010,	-0.176168446389214390,	-0.176119228167274680,	-0.176070009505036460,	-0.176020790402623640,	-0.175971570860158830,	-0.175922350877765120,	
+-0.175873130455565070,	-0.175823909593682660,	-0.175774688292240470,	-0.175725466551361540,	-0.175676244371168520,	-0.175627021751785320,	-0.175577798693334590,	-0.175528575195939340,	
+-0.175479351259722220,	-0.175430126884807160,	-0.175380902071316790,	-0.175331676819374140,	-0.175282451129101870,	-0.175233225000623940,	-0.175183998434062900,	-0.175134771429541450,	
+-0.175085543987183540,	-0.175036316107111730,	-0.174987087789449130,	-0.174937859034318380,	-0.174888629841843450,	-0.174839400212146890,	-0.174790170145351860,	-0.174740939641580970,	
+-0.174691708700958180,	-0.174642477323606080,	-0.174593245509647830,	-0.174544013259205990,	-0.174494780572404580,	-0.174445547449366220,	-0.174396313890213980,	-0.174347079895070510,	
+-0.174297845464059800,	-0.174248610597304450,	-0.174199375294927160,	-0.174150139557051860,	-0.174100903383801210,	-0.174051666775298290,	-0.174002429731665800,	-0.173953192253027630,	
+-0.173903954339506510,	-0.173854715991225480,	-0.173805477208307250,	-0.173756237990875750,	-0.173706998339053680,	-0.173657758252964090,	-0.173608517732729640,	-0.173559276778474380,	
+-0.173510035390320920,	-0.173460793568392360,	-0.173411551312811360,	-0.173362308623701940,	-0.173313065501186750,	-0.173263821945388890,	-0.173214577956431050,	-0.173165333534437190,	
+-0.173116088679530020,	-0.173066843391832180,	-0.173017597671467650,	-0.172968351518559130,	-0.172919104933229730,	-0.172869857915602170,	-0.172820610465800360,	-0.172771362583947040,	
+-0.172722114270165290,	-0.172672865524577830,	-0.172623616347308660,	-0.172574366738480450,	-0.172525116698216300,	-0.172475866226638940,	-0.172426615323872350,	-0.172377363990039220,	
+-0.172328112225262680,	-0.172278860029665410,	-0.172229607403371430,	-0.172180354346503440,	-0.172131100859184120,	-0.172081846941537500,	-0.172032592593686250,	-0.171983337815753530,	
+-0.171934082607862030,	-0.171884826970135740,	-0.171835570902697380,	-0.171786314405670100,	-0.171737057479176610,	-0.171687800123340920,	-0.171638542338285710,	-0.171589284124134160,	
+-0.171540025481008940,	-0.171490766409034100,	-0.171441506908332380,	-0.171392246979026860,	-0.171342986621240280,	-0.171293725835096670,	-0.171244464620718770,	-0.171195202978229240,	
+-0.171145940907752180,	-0.171096678409410230,	-0.171047415483326610,	-0.170998152129623990,	-0.170948888348426450,	-0.170899624139856680,	-0.170850359504037850,	-0.170801094441092680,	
+-0.170751828951145210,	-0.170702563034318160,	-0.170653296690734730,	-0.170604029920517600,	-0.170554762723790830,	-0.170505495100677170,	-0.170456227051299760,	-0.170406958575781340,	
+-0.170357689674245970,	-0.170308420346816400,	-0.170259150593615290,	-0.170209880414766780,	-0.170160609810393550,	-0.170111338780618820,	-0.170062067325565280,	-0.170012795445357020,	
+-0.169963523140116760,	-0.169914250409967720,	-0.169864977255032580,	-0.169815703675435470,	-0.169766429671299070,	-0.169717155242746610,	-0.169667880389900830,	-0.169618605112885790,	
+-0.169569329411824200,	-0.169520053286839330,	-0.169470776738053890,	-0.169421499765591930,	-0.169372222369576190,	-0.169322944550129940,	-0.169273666307375860,	-0.169224387641438070,	
+-0.169175108552439310,	-0.169125829040502360,	-0.169076549105751230,	-0.169027268748308760,	-0.168977987968298100,	-0.168928706765842070,	-0.168879425141064660,	-0.168830143094088720,	
+-0.168780860625037420,	-0.168731577734033520,	-0.168682294421201110,	-0.168633010686662980,	-0.168583726530542320,	-0.168534441952961880,	-0.168485156954045810,	-0.168435871533916840,	
+-0.168386585692698180,	-0.168337299430512620,	-0.168288012747484260,	-0.168238725643735850,	-0.168189438119390190,	-0.168140150174571370,	-0.168090861809402190,	-0.168041573024005850,	
+-0.167992283818505140,	-0.167942994193024160,	-0.167893704147685700,	-0.167844413682612960,	-0.167795122797928770,	-0.167745831493757190,	-0.167696539770221030,	-0.167647247627443540,	
+-0.167597955065547500,	-0.167548662084656990,	-0.167499368684894820,	-0.167450074866384250,	-0.167400780629248040,	-0.167351485973610330,	-0.167302190899593890,	-0.167252895407321550,	
+-0.167203599496917400,	-0.167154303168504240,	-0.167105006422205330,	-0.167055709258143480,	-0.167006411676442780,	-0.166957113677226070,	-0.166907815260616540,	-0.166858516426737070,	
+-0.166809217175711730,	-0.166759917507663340,	-0.166710617422715170,	-0.166661316920990010,	-0.166612016002612020,	-0.166562714667703950,	-0.166513412916389130,	-0.166464110748790310,	
+-0.166414808165031680,	-0.166365505165236020,	-0.166316201749526580,	-0.166266897918026210,	-0.166217593670859030,	-0.166168289008147870,	-0.166118983930015560,	-0.166069678436586210,	
+-0.166020372527982660,	-0.165971066204328190,	-0.165921759465745610,	-0.165872452312359090,	-0.165823144744291410,	-0.165773836761665900,	-0.165724528364605330,	-0.165675219553233890,	
+-0.165625910327674400,	-0.165576600688050140,	-0.165527290634483930,	-0.165477980167099940,	-0.165428669286021010,	-0.165379357991370380,	-0.165330046283270940,	-0.165280734161846830,	
+-0.165231421627220850,	-0.165182108679515910,	-0.165132795318856110,	-0.165083481545364340,	-0.165034167359163850,	-0.164984852760377530,	-0.164935537749129500,	-0.164886222325542620,	
+-0.164836906489740200,	-0.164787590241845060,	-0.164738273581981400,	-0.164688956510272020,	-0.164639639026840280,	-0.164590321131808990,	-0.164541002825302350,	-0.164491684107443190,	
+-0.164442364978354850,	-0.164393045438160130,	-0.164343725486983230,	-0.164294405124947030,	-0.164245084352174390,	-0.164195763168789450,	-0.164146441574915120,	-0.164097119570674690,	
+-0.164047797156191000,	-0.163998474331588260,	-0.163949151096989350,	-0.163899827452517580,	-0.163850503398295770,	-0.163801178934448150,	-0.163751854061097570,	-0.163702528778367380,	
+-0.163653203086380400,	-0.163603876985260880,	-0.163554550475131650,	-0.163505223556116050,	-0.163455896228336950,	-0.163406568491918560,	-0.163357240346983730,	-0.163307911793655390,	
+-0.163258582832057690,	-0.163209253462313520,	-0.163159923684546240,	-0.163110593498878690,	-0.163061262905435100,	-0.163011931904338350,	-0.162962600495711790,	-0.162913268679678290,	
+-0.162863936456362050,	-0.162814603825885950,	-0.162765270788373360,	-0.162715937343947150,	-0.162666603492731540,	-0.162617269234849400,	-0.162567934570424120,	-0.162518599499578530,	
+-0.162469264022436920,	-0.162419928139122120,	-0.162370591849757500,	-0.162321255154465970,	-0.162271918053371740,	-0.162222580546597720,	-0.162173242634266800,	-0.162123904316503230,	
+-0.162074565593429890,	-0.162025226465170120,	-0.161975886931846860,	-0.161926546993584330,	-0.161877206650505420,	-0.161827865902733490,	-0.161778524750391480,	-0.161729183193603580,	
+-0.161679841232492710,	-0.161630498867182250,	-0.161581156097795110,	-0.161531812924455510,	-0.161482469347286380,	-0.161433125366411080,	-0.161383780981952520,	-0.161334436194034950,	
+-0.161285091002781290,	-0.161235745408314450,	-0.161186399410758710,	-0.161137053010236950,	-0.161087706206872570,	-0.161038359000788500,	-0.160989011392108940,	-0.160939663380956890,	
+-0.160890314967455650,	-0.160840966151728190,	-0.160791616933898760,	-0.160742267314090280,	-0.160692917292426130,	-0.160643566869029250,	-0.160594216044023910,	-0.160544864817533020,	
+-0.160495513189679940,	-0.160446161160587690,	-0.160396808730380420,	-0.160347455899181170,	-0.160298102667112840,	-0.160248749034299670,	-0.160199395000864640,	-0.160150040566931110,	
+-0.160100685732622070,	-0.160051330498061720,	-0.160001974863373060,	-0.159952618828679450,	-0.159903262394103880,	-0.159853905559770580,	-0.159804548325802510,	-0.159755190692323080,	
+-0.159705832659455200,	-0.159656474227323240,	-0.159607115396050050,	-0.159557756165759070,	-0.159508396536573280,	-0.159459036508616920,	-0.159409676082012980,	-0.159360315256884850,	
+-0.159310954033355490,	-0.159261592411549190,	-0.159212230391588910,	-0.159162867973597600,	-0.159113505157699560,	-0.159064141944017770,	-0.159014778332675630,	-0.158965414323796100,	
+-0.158916049917503470,	-0.158866685113920710,	-0.158817319913171250,	-0.158767954315378050,	-0.158718588320665380,	-0.158669221929156250,	-0.158619855140974100,	-0.158570487956241820,	
+-0.158521120375083780,	-0.158471752397622960,	-0.158422384023982730,	-0.158373015254286130,	-0.158323646088657400,	-0.158274276527219570,	-0.158224906570095610,	-0.158175536217409820,	
+-0.158126165469285210,	-0.158076794325845150,	-0.158027422787212680,	-0.157978050853512100,	-0.157928678524866390,	-0.157879305801398970,	-0.157829932683232870,	-0.157780559170492360,	
+-0.157731185263300460,	-0.157681810961780610,	-0.157632436266055780,	-0.157583061176250290,	-0.157533685692487160,	-0.157484309814889780,	-0.157434933543581230,	-0.157385556878685770,	
+-0.157336179820326410,	-0.157286802368626190,	-0.157237424523709370,	-0.157188046285699020,	-0.157138667654718540,	-0.157089288630890940,	-0.157039909214340580,	-0.156990529405190430,	
+-0.156941149203563950,	-0.156891768609584180,	-0.156842387623375410,	-0.156793006245060680,	-0.156743624474763420,	-0.156694242312606670,	-0.156644859758714760,	-0.156595476813210700,	
+-0.156546093476217920,	-0.156496709747859510,	-0.156447325628259750,	-0.156397941117541660,	-0.156348556215828300,	-0.156299170923243970,	-0.156249785239911730,	-0.156200399165955020,	
+-0.156151012701496870,	-0.156101625846661620,	-0.156052238601572300,	-0.156002850966352410,	-0.155953462941124940,	-0.155904074526014260,	-0.155854685721143390,	-0.155805296526635800,	
+-0.155755906942614510,	-0.155706516969203930,	-0.155657126606527030,	-0.155607735854707330,	-0.155558344713867840,	-0.155508953184132940,	-0.155459561265625660,	-0.155410168958469460,	
+-0.155360776262787410,	-0.155311383178703850,	-0.155261989706341840,	-0.155212595845824420,	-0.155163201597275950,	-0.155113806960819470,	-0.155064411936578470,	-0.155015016524676000,	
+-0.154965620725236420,	-0.154916224538382800,	-0.154866827964238620,	-0.154817431002926940,	-0.154768033654572120,	-0.154718635919297190,	-0.154669237797225690,	-0.154619839288480660,	
+-0.154570440393186460,	-0.154521041111466170,	-0.154471641443443270,	-0.154422241389240820,	-0.154372840948983210,	-0.154323440122793500,	-0.154274038910794780,	-0.154224637313111370,	
+-0.154175235329866350,	-0.154125832961183260,	-0.154076430207185170,	-0.154027027067996420,	-0.153977623543740120,	-0.153928219634539730,	-0.153878815340518370,	-0.153829410661800420,	
+-0.153780005598508930,	-0.153730600150767420,	-0.153681194318699000,	-0.153631788102428000,	-0.153582381502077560,	-0.153532974517771150,	-0.153483567149631850,	-0.153434159397784100,	
+-0.153384751262350930,	-0.153335342743455450,	-0.153285933841222080,	-0.153236524555773830,	-0.153187114887234300,	-0.153137704835726530,	-0.153088294401374920,	-0.153038883584302590,	
+-0.152989472384633060,	-0.152940060802489420,	-0.152890648837996050,	-0.152841236491276070,	-0.152791823762452980,	-0.152742410651649900,	-0.152692997158991230,	-0.152643583284600070,	
+-0.152594169028599960,	-0.152544754391113980,	-0.152495339372266530,	-0.152445923972180760,	-0.152396508190980190,	-0.152347092028787880,	-0.152297675485728280,	-0.152248258561924530,	
+-0.152198841257499660,	-0.152149423572578130,	-0.152100005507283060,	-0.152050587061737960,	-0.152001168236065960,	-0.151951749030391460,	-0.151902329444837610,	-0.151852909479527930,	
+-0.151803489134585550,	-0.151754068410134860,	-0.151704647306299010,	-0.151655225823201570,	-0.151605803960965600,	-0.151556381719715550,	-0.151506959099574540,	-0.151457536100666150,	
+-0.151408112723113500,	-0.151358688967040970,	-0.151309264832571730,	-0.151259840319828890,	-0.151210415428936900,	-0.151160990160018850,	-0.151111564513198350,	-0.151062138488598480,	
+-0.151012712086343730,	-0.150963285306557170,	-0.150913858149362400,	-0.150864430614882560,	-0.150815002703242080,	-0.150765574414564090,	-0.150716145748972160,	-0.150666716706589430,	
+-0.150617287287540340,	-0.150567857491948040,	-0.150518427319936090,	-0.150468996771627640,	-0.150419565847147140,	-0.150370134546617710,	-0.150320702870162530,	-0.150271270817906010,	
+-0.150221838389971300,	-0.150172405586482010,	-0.150122972407561280,	-0.150073538853333550,	-0.150024104923921990,	-0.149974670619450130,	-0.149925235940041170,	-0.149875800885819560,	
+-0.149826365456908470,	-0.149776929653431450,	-0.149727493475511650,	-0.149678056923273570,	-0.149628619996840350,	-0.149579182696335580,	-0.149529745021882400,	-0.149480306973605310,	
+-0.149430868551627460,	-0.149381429756071990,	-0.149331990587063400,	-0.149282551044724790,	-0.149233111129179840,	-0.149183670840551670,	-0.149134230178964770,	-0.149084789144542260,	
+-0.149035347737407810,	-0.148985905957684540,	-0.148936463805496940,	-0.148887021280968200,	-0.148837578384221870,	-0.148788135115381190,	-0.148738691474570610,	-0.148689247461913280,	
+-0.148639803077532830,	-0.148590358321552460,	-0.148540913194096620,	-0.148491467695288480,	-0.148442021825251680,	-0.148392575584109400,	-0.148343128971986120,	-0.148293681989005000,	
+-0.148244234635289240,	-0.148194786910963360,	-0.148145338816150500,	-0.148095890350974260,	-0.148046441515557880,	-0.147996992310025830,	-0.147947542734501310,	-0.147898092789107930,	
+-0.147848642473968890,	-0.147799191789208670,	-0.147749740734950450,	-0.147700289311317900,	-0.147650837518434190,	-0.147601385356423840,	-0.147551932825409990,	-0.147502479925516320,	
+-0.147453026656866020,	-0.147403573019583590,	-0.147354119013792250,	-0.147304664639615140,	-0.147255209897176800,	-0.147205754786600470,	-0.147156299308009750,	-0.147106843461527830,	
+-0.147057387247279240,	-0.147007930665387170,	-0.146958473715975290,	-0.146909016399166790,	-0.146859558715086160,	-0.146810100663856660,	-0.146760642245601900,	-0.146711183460445090,	
+-0.146661724308510770,	-0.146612264789922150,	-0.146562804904802860,	-0.146513344653276120,	-0.146463884035466420,	-0.146414423051497070,	-0.146364961701491190,	-0.146315499985573330,	
+-0.146266037903866750,	-0.146216575456495080,	-0.146167112643581510,	-0.146117649465250600,	-0.146068185921625570,	-0.146018722012830090,	-0.145969257738987330,	-0.145919793100221910,	
+-0.145870328096656980,	-0.145820862728416240,	-0.145771396995622890,	-0.145721930898401490,	-0.145672464436875290,	-0.145622997611167900,	-0.145573530421402590,	-0.145524062867703860,	
+-0.145474594950195020,	-0.145425126668999680,	-0.145375658024241070,	-0.145326189016043740,	-0.145276719644530980,	-0.145227249909825970,	-0.145177779812053260,	-0.145128309351336110,	
+-0.145078838527798180,	-0.145029367341562710,	-0.144979895792754280,	-0.144930423881496070,	-0.144880951607911840,	-0.144831478972124780,	-0.144782005974259470,	-0.144732532614439140,	
+-0.144683058892787490,	-0.144633584809427730,	-0.144584110364484460,	-0.144534635558080910,	-0.144485160390340760,	-0.144435684861387280,	-0.144386208971345050,	-0.144336732720337260,	
+-0.144287256108487220,	-0.144237779135919480,	-0.144188301802757300,	-0.144138824109124350,	-0.144089346055143900,	-0.144039867640940510,	-0.143990388866637480,	-0.143940909732358460,	
+-0.143891430238226730,	-0.143841950384366870,	-0.143792470170902130,	-0.143742989597956230,	-0.143693508665652390,	-0.143644027374115250,	-0.143594545723468000,	-0.143545063713834410,	
+-0.143495581345337710,	-0.143446098618102510,	-0.143396615532252080,	-0.143347132087909640,	-0.143297648285199810,	-0.143248164124245870,	-0.143198679605171520,	-0.143149194728100030,	
+-0.143099709493156010,	-0.143050223900462680,	-0.143000737950143810,	-0.142951251642322670,	-0.142901764977123810,	-0.142852277954670560,	-0.142802790575086630,	-0.142753302838495240,	
+-0.142703814745021060,	-0.142654326294787360,	-0.142604837487917800,	-0.142555348324535730,	-0.142505858804765740,	-0.142456368928731090,	-0.142406878696555080,	-0.142357388108362320,	
+-0.142307897164276080,	-0.142258405864420100,	-0.142208914208917650,	-0.142159422197893380,	-0.142109929831470560,	-0.142060437109772900,	-0.142010944032923690,	-0.141961450601047590,	
+-0.141911956814267850,	-0.141862462672708220,	-0.141812968176491970,	-0.141763473325743770,	-0.141713978120586890,	-0.141664482561145060,	-0.141614986647541570,	-0.141565490379901040,	
+-0.141515993758346810,	-0.141466496783002600,	-0.141416999453991690,	-0.141367501771438750,	-0.141318003735467020,	-0.141268505346199860,	-0.141219006603761880,	-0.141169507508276370,	
+-0.141120008059867100,	-0.141070508258657360,	-0.141021008104771810,	-0.140971507598333710,	-0.140922006739466870,	-0.140872505528294560,	-0.140823003964941430,	-0.140773502049530790,	
+-0.140723999782186390,	-0.140674497163031570,	-0.140624994192190910,	-0.140575490869787790,	-0.140525987195945950,	-0.140476483170788670,	-0.140426978794440660,	-0.140377474067025170,	
+-0.140327968988665590,	-0.140278463559486500,	-0.140228957779611250,	-0.140179451649163620,	-0.140129945168266910,	-0.140080438337045780,	-0.140030931155623570,	-0.139981423624124020,	
+-0.139931915742670470,	-0.139882407511387560,	-0.139832898930398660,	-0.139783389999827480,	-0.139733880719797390,	-0.139684371090433050,	-0.139634861111857800,	-0.139585350784195370,	
+-0.139535840107569140,	-0.139486329082103730,	-0.139436817707922520,	-0.139387305985148810,	-0.139337793913907270,	-0.139288281494321260,	-0.139238768726514530,	-0.139189255610610460,	
+-0.139139742146733690,	-0.139090228335007530,	-0.139040714175555830,	-0.138991199668501900,	-0.138941684813970430,	-0.138892169612084730,	-0.138842654062968580,	-0.138793138166745380,	
+-0.138743621923539780,	-0.138694105333475120,	-0.138644588396675210,	-0.138595071113263360,	-0.138545553483364280,	-0.138496035507101320,	-0.138446517184598270,	-0.138396998515978500,	
+-0.138347479501366670,	-0.138297960140886130,	-0.138248440434660250,	-0.138198920382813730,	-0.138149399985469910,	-0.138099879242752550,	-0.138050358154785090,	-0.138000836721692170,	
+-0.137951314943597140,	-0.137901792820623810,	-0.137852270352895600,	-0.137802747540537120,	-0.137753224383671800,	-0.137703700882423400,	-0.137654177036915320,	-0.137604652847272220,	
+-0.137555128313617490,	-0.137505603436074960,	-0.137456078214767960,	-0.137406552649821210,	-0.137357026741358080,	-0.137307500489501970,	-0.137257973894377520,	-0.137208446956108120,	
+-0.137158919674817640,	-0.137109392050629390,	-0.137059864083668100,	-0.137010335774057190,	-0.136960807121920410,	-0.136911278127381160,	-0.136861748790564170,	-0.136812219111592800,	
+-0.136762689090590920,	-0.136713158727681830,	-0.136663628022990310,	-0.136614096976639700,	-0.136564565588753880,	-0.136515033859456180,	-0.136465501788871320,	-0.136415969377122750,	
+-0.136366436624333790,	-0.136316903530629170,	-0.136267370096132300,	-0.136217836320967010,	-0.136168302205256690,	-0.136118767749126040,	-0.136069232952698490,	-0.136019697816097850,	
+-0.135970162339447530,	-0.135920626522872230,	-0.135871090366495360,	-0.135821553870440790,	-0.135772017034831880,	-0.135722479859793380,	-0.135672942345448660,	-0.135623404491921590,	
+-0.135573866299335570,	-0.135524327767815340,	-0.135474788897484270,	-0.135425249688465810,	-0.135375710140884650,	-0.135326170254864210,	-0.135276630030528370,	-0.135227089468000490,	
+-0.135177548567405330,	-0.135128007328866290,	-0.135078465752507260,	-0.135028923838451610,	-0.134979381586824070,	-0.134929838997748100,	-0.134880296071347520,	-0.134830752807745790,	
+-0.134781209207067570,	-0.134731665269436360,	-0.134682120994975980,	-0.134632576383809850,	-0.134583031436062730,	-0.134533486151858030,	-0.134483940531319620,	-0.134434394574570900,	
+-0.134384848281736660,	-0.134335301652940280,	-0.134285754688305200,	-0.134236207387956190,	-0.134186659752016660,	-0.134137111780610470,	-0.134087563473861080,	-0.134038014831893200,	
+-0.133988465854830290,	-0.133938916542796220,	-0.133889366895914410,	-0.133839816914309630,	-0.133790266598105310,	-0.133740715947425310,	-0.133691164962393080,	-0.133641613643133400,	
+-0.133592061989769670,	-0.133542510002425780,	-0.133492957681225180,	-0.133443405026292650,	-0.133393852037751590,	-0.133344298715725450,	-0.133294745060339000,	-0.133245191071715700,	
+-0.133195636749979420,	-0.133146082095253610,	-0.133096527107663040,	-0.133046971787331130,	-0.132997416134381820,	-0.132947860148938500,	-0.132898303831126000,	-0.132848747181067710,	
+-0.132799190198887580,	-0.132749632884709010,	-0.132700075238656820,	-0.132650517260854420,	-0.132600958951425730,	-0.132551400310494230,	-0.132501841338184660,	-0.132452282034620480,	
+-0.132402722399925150,	-0.132353162434223460,	-0.132303602137638840,	-0.132254041510295240,	-0.132204480552316090,	-0.132154919263826190,	-0.132105357644948990,	-0.132055795695808390,	
+-0.132006233416527840,	-0.131956670807232170,	-0.131907107868044830,	-0.131857544599089690,	-0.131807981000490270,	-0.131758417072371350,	-0.131708852814856360,	-0.131659288228069240,	
+-0.131609723312133470,	-0.131560158067173830,	-0.131510592493313820,	-0.131461026590677290,	-0.131411460359387780,	-0.131361893799570060,	-0.131312326911347590,	-0.131262759694843860,	
+-0.131213192150183680,	-0.131163624277490510,	-0.131114056076888280,	-0.131064487548500470,	-0.131014918692451910,	-0.130965349508866010,	-0.130915779997866770,	-0.130866210159577640,	
+-0.130816639994123410,	-0.130767069501627560,	-0.130717498682214080,	-0.130667927536006370,	-0.130618356063129330,	-0.130568784263706360,	-0.130519212137861440,	-0.130469639685718060,	
+-0.130420066907401020,	-0.130370493803033780,	-0.130320920372739900,	-0.130271346616644160,	-0.130221772534870020,	-0.130172198127541490,	-0.130122623394782010,	-0.130073048336716400,	
+-0.130023472953468190,	-0.129973897245161290,	-0.129924321211919190,	-0.129874744853866740,	-0.129825168171127440,	-0.129775591163825200,	-0.129726013832083540,	-0.129676436176027310,	
+-0.129626858195779960,	-0.129577279891465470,	-0.129527701263207370,	-0.129478122311130430,	-0.129428543035358200,	-0.129378963436014150,	-0.129329383513223150,	-0.129279803267108690,	
+-0.129230222697794720,	-0.129180641805404760,	-0.129131060590063600,	-0.129081479051894820,	-0.129031897191022340,	-0.128982315007569680,	-0.128932732501661680,	-0.128883149673421820,	
+-0.128833566522974120,	-0.128783983050442030,	-0.128734399255950450,	-0.128684815139622850,	-0.128635230701583230,	-0.128585645941955070,	-0.128536060860863250,	-0.128486475458431280,	
+-0.128436889734783120,	-0.128387303690042310,	-0.128337717324333660,	-0.128288130637780720,	-0.128238543630507020,	-0.128188956302637410,	-0.128139368654295400,	-0.128089780685604950,	
+-0.128040192396689620,	-0.127990603787674270,	-0.127941014858682390,	-0.127891425609837990,	-0.127841836041264560,	-0.127792246153086990,	-0.127742655945428800,	-0.127693065418413990,	
+-0.127643474572166070,	-0.127593883406809880,	-0.127544291922469020,	-0.127494700119267390,	-0.127445107997328610,	-0.127395515556777470,	-0.127345922797737540,	-0.127296329720332390,	
+-0.127246736324686830,	-0.127197142610924440,	-0.127147548579169180,	-0.127097954229544650,	-0.127048359562175640,	-0.126998764577185730,	-0.126949169274698900,	-0.126899573654838730,	
+-0.126849977717730070,	-0.126800381463496450,	-0.126750784892261880,	-0.126701188004149900,	-0.126651590799285400,	-0.126601993277791920,	-0.126552395439793460,	-0.126502797285413580,	
+-0.126453198814777120,	-0.126403600028007680,	-0.126354000925228800,	-0.126304401506565360,	-0.126254801772140910,	-0.126205201722079470,	-0.126155601356504580,	-0.126106000675541120,	
+-0.126056399679312650,	-0.126006798367943210,	-0.125957196741556310,	-0.125907594800276860,	-0.125857992544228410,	-0.125808389973535000,	-0.125758787088320170,	-0.125709183888708830,	
+-0.125659580374824500,	-0.125609976546791240,	-0.125560372404732580,	-0.125510767948773440,	-0.125461163179037380,	-0.125411558095647970,	-0.125361952698730100,	-0.125312346988407370,	
+-0.125262740964803750,	-0.125213134628042840,	-0.125163527978249560,	-0.125113921015547440,	-0.125064313740060500,	-0.125014706151912350,	-0.124965098251227880,	-0.124915490038130670,	
+-0.124865881512744720,	-0.124816272675193630,	-0.124766663525602310,	-0.124717054064094320,	-0.124667444290793700,	-0.124617834205824020,	-0.124568223809310210,	-0.124518613101375820,	
+-0.124469002082144910,	-0.124419390751741060,	-0.124369779110289170,	-0.124320167157912820,	-0.124270554894735620,	-0.124220942320882470,	-0.124171329436476980,	-0.124121716241643160,	
+-0.124072102736504600,	-0.124022488921186220,	-0.123972874795811640,	-0.123923260360504860,	-0.123873645615389480,	-0.123824030560590420,	-0.123774415196231310,	-0.123724799522436150,	
+-0.123675183539328550,	-0.123625567247033430,	-0.123575950645674390,	-0.123526333735375480,	-0.123476716516260300,	-0.123427098988453750,	-0.123377481152079470,	-0.123327863007261030,	
+-0.123278244554123400,	-0.123228625792790130,	-0.123179006723385320,	-0.123129387346032540,	-0.123079767660856740,	-0.123030147667981510,	-0.122980527367530910,	-0.122930906759628560,	
+-0.122881285844399380,	-0.122831664621966980,	-0.122782043092455430,	-0.122732421255988320,	-0.122682799112690600,	-0.122633176662685890,	-0.122583553906098240,	-0.122533930843051250,	
+-0.122484307473669880,	-0.122434683798077750,	-0.122385059816398470,	-0.122335435528756980,	-0.122285810935276880,	-0.122236186036082270,	-0.122186560831296750,	-0.122136935321045280,	
+-0.122087309505451460,	-0.122037683384639370,	-0.121988056958732630,	-0.121938430227856190,	-0.121888803192133670,	-0.121839175851689140,	-0.121789548206646240,	-0.121739920257129920,	
+-0.121690292003263770,	-0.121640663445171910,	-0.121591034582977940,	-0.121541405416806830,	-0.121491775946782220,	-0.121442146173028150,	-0.121392516095668280,	-0.121342885714827560,	
+-0.121293255030629630,	-0.121243624043198120,	-0.121193992752657990,	-0.121144361159132880,	-0.121094729262746860,	-0.121045097063623580,	-0.120995464561888010,	-0.120945831757663750,	
+-0.120896198651074940,	-0.120846565242245170,	-0.120796931531299450,	-0.120747297518361390,	-0.120697663203555090,	-0.120648028587004190,	-0.120598393668833650,	-0.120548758449167130,	
+-0.120499122928128710,	-0.120449487105842050,	-0.120399850982432120,	-0.120350214558022560,	-0.120300577832737010,	-0.120250940806700470,	-0.120201303480036560,	-0.120151665852869400,	
+-0.120102027925322650,	-0.120052389697521260,	-0.120002751169588890,	-0.119953112341649650,	-0.119903473213827190,	-0.119853833786246480,	-0.119804194059031190,	-0.119754554032305410,	
+-0.119704913706192810,	-0.119655273080818360,	-0.119605632156305740,	-0.119555990932779020,	-0.119506349410361900,	-0.119456707589179340,	-0.119407065469355010,	-0.119357423051012570,	
+-0.119307780334277020,	-0.119258137319272030,	-0.119208494006121680,	-0.119158850394949670,	-0.119109206485880960,	-0.119059562279039230,	-0.119009917774548610,	-0.118960272972532750,	
+-0.118910627873116640,	-0.118860982476423970,	-0.118811336782578840,	-0.118761690791704930,	-0.118712044503927240,	-0.118662397919369430,	-0.118612751038155620,	-0.118563103860409500,	
+-0.118513456386256060,	-0.118463808615818980,	-0.118414160549221940,	-0.118364512186589930,	-0.118314863528046640,	-0.118265214573716210,	-0.118215565323722280,	-0.118165915778189880,	
+-0.118116265937242710,	-0.118066615801004860,	-0.118016965369600030,	-0.117967314643153230,	-0.117917663621788140,	-0.117868012305628910,	-0.117818360694799190,	-0.117768708789424010,	
+-0.117719056589627060,	-0.117669404095532460,	-0.117619751307263920,	-0.117570098224946450,	-0.117520444848703720,	-0.117470791178659880,	-0.117421137214938620,	-0.117371482957664960,	
+-0.117321828406962610,	-0.117272173562955220,	-0.117222518425767850,	-0.117172862995524190,	-0.117123207272348360,	-0.117073551256364080,	-0.117023894947696360,	-0.116974238346468900,	
+-0.116924581452805850,	-0.116874924266830910,	-0.116825266788669090,	-0.116775609018444100,	-0.116725950956280090,	-0.116676292602300770,	-0.116626633956631160,	-0.116576975019394960,	
+-0.116527315790716320,	-0.116477656270718950,	-0.116427996459527880,	-0.116378336357266830,	-0.116328675964059480,	-0.116279015280030900,	-0.116229354305304760,	-0.116179693040005250,	
+-0.116130031484256060,	-0.116080369638182250,	-0.116030707501907500,	-0.115981045075555980,	-0.115931382359251410,	-0.115881719353118820,	-0.115832056057281930,	-0.115782392471864910,	
+-0.115732728596991460,	-0.115683064432786640,	-0.115633399979374150,	-0.115583735236878160,	-0.115534070205422400,	-0.115484404885131900,	-0.115434739276130390,	-0.115385073378541580,	
+-0.115335407192490540,	-0.115285740718100980,	-0.115236073955497060,	-0.115186406904802520,	-0.115136739566142400,	-0.115087071939640430,	-0.115037404025420800,	-0.114987735823607200,	
+-0.114938067334324700,	-0.114888398557697040,	-0.114838729493848380,	-0.114789060142902450,	-0.114739390504984330,	-0.114689720580217720,	-0.114640050368726810,	-0.114590379870635330,	
+-0.114540709086068340,	-0.114491038015149580,	-0.114441366658003220,	-0.114391695014753020,	-0.114342023085524010,	-0.114292350870439940,	-0.114242678369624570,	-0.114193005583202920,	
+-0.114143332511298770,	-0.114093659154036280,	-0.114043985511539210,	-0.113994311583932630,	-0.113944637371340250,	-0.113894962873886270,	-0.113845288091694460,	-0.113795613024889870,	
+-0.113745937673596240,	-0.113696262037937770,	-0.113646586118038200,	-0.113596909914022600,	-0.113547233426014750,	-0.113497556654138800,	-0.113447879598518510,	-0.113398202259278980,	
+-0.113348524636543920,	-0.113298846730437120,	-0.113249168541083650,	-0.113199490068607260,	-0.113149811313132130,	-0.113100132274782050,	-0.113050452953682070,	-0.113000773349955950,	
+-0.112951093463727910,	-0.112901413295121700,	-0.112851732844262380,	-0.112802052111273740,	-0.112752371096279960,	-0.112702689799404810,	-0.112653008220773380,	-0.112603326360509450,	
+-0.112553644218737180,	-0.112503961795580370,	-0.112454279091164090,	-0.112404596105612110,	-0.112354912839048210,	-0.112305229291597460,	-0.112255545463383640,	-0.112205861354530950,	
+-0.112156176965163180,	-0.112106492295405400,	-0.112056807345381380,	-0.112007122115215350,	-0.111957436605031090,	-0.111907750814953660,	-0.111858064745106860,	-0.111808378395614890,	
+-0.111758691766601540,	-0.111709004858191890,	-0.111659317670509750,	-0.111609630203679300,	-0.111559942457824340,	-0.111510254433069960,	-0.111460566129539950,	-0.111410877547358080,	
+-0.111361188686649460,	-0.111311499547537860,	-0.111261810130147520,	-0.111212120434602210,	-0.111162430461027040,	-0.111112740209545800,	-0.111063049680282700,	-0.111013358873361540,	
+-0.110963667788907430,	-0.110913976427044130,	-0.110864284787895910,	-0.110814592871586530,	-0.110764900678241100,	-0.110715208207983430,	-0.110665515460937740,	-0.110615822437227810,	
+-0.110566129136978770,	-0.110516435560314420,	-0.110466741707358970,	-0.110417047578236230,	-0.110367353173071290,	-0.110317658491987990,	-0.110267963535110110,	-0.110218268302562730,	
+-0.110168572794469700,	-0.110118877010955240,	-0.110069180952143140,	-0.110019484618158540,	-0.109969788009125210,	-0.109920091125167430,	-0.109870393966408980,	-0.109820696532974970,	
+-0.109770998824989220,	-0.109721300842575990,	-0.109671602585859050,	-0.109621904054963550,	-0.109572205250013290,	-0.109522506171132520,	-0.109472806818445040,	-0.109423107192075990,	
+-0.109373407292149170,	-0.109323707118788390,	-0.109274006672118770,	-0.109224305952264150,	-0.109174604959348760,	-0.109124903693496420,	-0.109075202154832250,	-0.109025500343480090,	
+-0.108975798259564170,	-0.108926095903208310,	-0.108876393274537660,	-0.108826690373676020,	-0.108776987200747670,	-0.108727283755876400,	-0.108677580039187360,	-0.108627876050804370,	
+-0.108578171790851690,	-0.108528467259453140,	-0.108478762456733870,	-0.108429057382817680,	-0.108379352037828420,	-0.108329646421891200,	-0.108279940535129890,	-0.108230234377668710,	
+-0.108180527949631510,	-0.108130821251143430,	-0.108081114282328310,	-0.108031407043310380,	-0.107981699534213510,	-0.107931991755162830,	-0.107882283706282150,	-0.107832575387695780,	
+-0.107782866799527530,	-0.107733157941902550,	-0.107683448814944680,	-0.107633739418778180,	-0.107584029753526910,	-0.107534319819315980,	-0.107484609616269270,	-0.107434899144511030,	
+-0.107385188404165100,	-0.107335477395356630,	-0.107285766118209490,	-0.107236054572847480,	-0.107186342759395770,	-0.107136630677978210,	-0.107086918328719070,	-0.107037205711742190,	
+-0.106987492827172740,	-0.106937779675134560,	-0.106888066255751940,	-0.106838352569148700,	-0.106788638615450020,	-0.106738924394779750,	-0.106689209907262160,	-0.106639495153021110,	
+-0.106589780132181760,	-0.106540064844867970,	-0.106490349291204020,	-0.106440633471313730,	-0.106390917385322320,	-0.106341201033353610,	-0.106291484415531460,	-0.106241767531981040,	
+-0.106192050382826200,	-0.106142332968191230,	-0.106092615288199990,	-0.106042897342977660,	-0.105993179132648070,	-0.105943460657335540,	-0.105893741917163910,	-0.105844022912258390,	
+-0.105794303642742800,	-0.105744584108741440,	-0.105694864310378180,	-0.105645144247778210,	-0.105595423921065380,	-0.105545703330363990,	-0.105495982475797900,	-0.105446261357492290,	
+-0.105396539975571020,	-0.105346818330157980,	-0.105297096421378330,	-0.105247374249355930,	-0.105197651814215090,	-0.105147929116079690,	-0.105098206155074900,	-0.105048482931324600,	
+-0.104998759444953100,	-0.104949035696084240,	-0.104899311684843250,	-0.104849587411353970,	-0.104799862875740740,	-0.104750138078127400,	-0.104700413018639150,	-0.104650687697399870,	
+-0.104600962114533870,	-0.104551236270165030,	-0.104501510164418540,	-0.104451783797418280,	-0.104402057169288100,	-0.104352330280153230,	-0.104302603130137530,	-0.104252875719365340,	
+-0.104203148047960490,	-0.104153420116048240,	-0.104103691923752420,	-0.104053963471197390,	-0.104004234758506980,	-0.103954505785806450,	-0.103904776553219640,	-0.103855047060870900,	
+-0.103805317308884090,	-0.103755587297384450,	-0.103705857026495820,	-0.103656126496342550,	-0.103606395707048530,	-0.103556664658738960,	-0.103506933351537720,	-0.103457201785569160,	
+-0.103407469960957150,	-0.103357737877826900,	-0.103308005536302320,	-0.103258272936507270,	-0.103208540078566990,	-0.103158806962605350,	-0.103109073588746700,	-0.103059339957114910,	
+-0.103009606067835230,	-0.102959871921031520,	-0.102910137516828150,	-0.102860402855348980,	-0.102810667936719240,	-0.102760932761062840,	-0.102711197328504100,	-0.102661461639166940,	
+-0.102611725693176560,	-0.102561989490656850,	-0.102512253031732180,	-0.102462516316526450,	-0.102412779345164850,	-0.102363042117771310,	-0.102313304634469720,	-0.102263566895385310,	
+-0.102213828900641980,	-0.102164090650364090,	-0.102114352144675530,	-0.102064613383701530,	-0.102014874367565980,	-0.101965135096393270,	-0.101915395570307250,	-0.101865655789433210,	
+-0.101815915753895020,	-0.101766175463817040,	-0.101716434919323180,	-0.101666694120538680,	-0.101616953067587430,	-0.101567211760593810,	-0.101517470199681710,	-0.101467728384976390,	
+-0.101417986316601750,	-0.101368243994681680,	-0.101318501419341470,	-0.101268758590704990,	-0.101219015508896610,	-0.101169272174040260,	-0.101119528586261160,	-0.101069784745683250,	
+-0.101020040652430880,	-0.100970296306627960,	-0.100920551708399740,	-0.100870806857870140,	-0.100821061755163520,	-0.100771316400403810,	-0.100721570793716260,	-0.100671824935224770,	
+-0.100622078825053710,	-0.100572332463327030,	-0.100522585850169950,	-0.100472838985706410,	-0.100423091870060770,	-0.100373344503356960,	-0.100323596885720230,	-0.100273849017274500,	
+-0.100224100898143720,	-0.100174352528453120,	-0.100124603908326640,	-0.100074855037888650,	-0.100025105917263090,	-0.099975356546575203,	-0.099925606925948915,	-0.099875857055508624,	
+-0.099826106935378231,	-0.099776356565683025,	-0.099726605946546920,	-0.099676855078094304,	-0.099627103960449118,	-0.099577352593736609,	-0.099527600978080707,	-0.099477849113605812,	
+-0.099428097000435853,	-0.099378344638696089,	-0.099328592028510465,	-0.099278839170002922,	-0.099229086063298721,	-0.099179332708521806,	-0.099129579105796561,	-0.099079825255246917,	
+-0.099030071156998162,	-0.098980316811174224,	-0.098930562217899504,	-0.098880807377297916,	-0.098831052289494764,	-0.098781296954613990,	-0.098731541372779966,	-0.098681785544116635,	
+-0.098632029468749299,	-0.098582273146801888,	-0.098532516578398788,	-0.098482759763663955,	-0.098433002702722663,	-0.098383245395698871,	-0.098333487842716519,	-0.098283730043900883,	
+-0.098233971999375932,	-0.098184213709266041,	-0.098134455173695193,	-0.098084696392788634,	-0.098034937366670336,	-0.097985178095464698,	-0.097935418579295663,	-0.097885658818288535,	
+-0.097835898812567254,	-0.097786138562256222,	-0.097736378067479410,	-0.097686617328362091,	-0.097636856345028236,	-0.097587095117602232,	-0.097537333646208049,	-0.097487571930970976,	
+-0.097437809972014969,	-0.097388047769463998,	-0.097338285323443352,	-0.097288522634076988,	-0.097238759701489333,	-0.097188996525804316,	-0.097139233107147255,	-0.097089469445642118,	
+-0.097039705541413307,	-0.096989941394584792,	-0.096940177005281861,	-0.096890412373628484,	-0.096840647499749077,	-0.096790882383767610,	-0.096741117025809384,	-0.096691351425998356,	
+-0.096641585584458956,	-0.096591819501315151,	-0.096542053176692233,	-0.096492286610714198,	-0.096442519803505433,	-0.096392752755189923,	-0.096342985465892983,	-0.096293217935738570,	
+-0.096243450164850683,	-0.096193682153354609,	-0.096143913901374320,	-0.096094145409034257,	-0.096044376676458376,	-0.095994607703772009,	-0.095944838491099110,	-0.095895069038564124,	
+-0.095845299346291032,	-0.095795529414405112,	-0.095745759243030387,	-0.095695988832291259,	-0.095646218182311712,	-0.095596447293217063,	-0.095546676165131295,	-0.095496904798178836,	
+-0.095447133192483685,	-0.095397361348171131,	-0.095347589265365171,	-0.095297816944189803,	-0.095248044384770331,	-0.095198271587230751,	-0.095148498551695493,	-0.095098725278288540,	
+-0.095048951767135223,	-0.094999178018359526,	-0.094949404032085891,	-0.094899629808438288,	-0.094849855347542061,	-0.094800080649521196,	-0.094750305714500133,	-0.094700530542602857,	
+-0.094650755133954698,	-0.094600979488679640,	-0.094551203606902154,	-0.094501427488746209,	-0.094451651134337136,	-0.094401874543798933,	-0.094352097717255598,	-0.094302320654832475,	
+-0.094252543356653534,	-0.094202765822843246,	-0.094152988053525608,	-0.094103210048825922,	-0.094053431808868229,	-0.094003653333776943,	-0.093953874623676090,	-0.093904095678690985,	
+-0.093854316498945656,	-0.093804537084564515,	-0.093754757435671604,	-0.093704977552392238,	-0.093655197434850429,	-0.093605417083170619,	-0.093555636497476835,	-0.093505855677894406,	
+-0.093456074624547317,	-0.093406293337560065,	-0.093356511817056620,	-0.093306730063162341,	-0.093256948076001239,	-0.093207165855697327,	-0.093157383402375948,	-0.093107600716161101,	
+-0.093057817797177256,	-0.093008034645548424,	-0.092958251261399949,	-0.092908467644855844,	-0.092858683796040564,	-0.092808899715078136,	-0.092759115402093903,	-0.092709330857211877,	
+-0.092659546080556529,	-0.092609761072251884,	-0.092559975832423258,	-0.092510190361194705,	-0.092460404658690681,	-0.092410618725035185,	-0.092360832560353601,	-0.092311046164769928,	
+-0.092261259538408205,	-0.092211472681393764,	-0.092161685593850642,	-0.092111898275903312,	-0.092062110727675797,	-0.092012322949293443,	-0.091962534940880289,	-0.091912746702560791,	
+-0.091862958234458975,	-0.091813169536700212,	-0.091763380609408529,	-0.091713591452708396,	-0.091663802066723837,	-0.091614012451580226,	-0.091564222607401574,	-0.091514432534312365,	
+-0.091464642232436638,	-0.091414851701899738,	-0.091365060942825718,	-0.091315269955338604,	-0.091265478739563755,	-0.091215687295625208,	-0.091165895623647436,	-0.091116103723754491,	
+-0.091066311596071731,	-0.091016519240723182,	-0.090966726657833341,	-0.090916933847526249,	-0.090867140809927249,	-0.090817347545160410,	-0.090767554053350200,	-0.090717760334620659,	
+-0.090667966389097160,	-0.090618172216903742,	-0.090568377818164902,	-0.090518583193004667,	-0.090468788341548423,	-0.090418993263920208,	-0.090369197960244063,	-0.090319402430645360,	
+-0.090269606675248165,	-0.090219810694176950,	-0.090170014487555752,	-0.090120218055509974,	-0.090070421398163653,	-0.090020624515641273,	-0.089970827408066889,	-0.089921030075565872,	
+-0.089871232518262290,	-0.089821434736280625,	-0.089771636729744933,	-0.089721838498780584,	-0.089672040043511647,	-0.089622241364062605,	-0.089572442460557511,	-0.089522643333121765,	
+-0.089472843981879407,	-0.089423044406954935,	-0.089373244608472416,	-0.089323444586557221,	-0.089273644341333419,	-0.089223843872925063,	-0.089174043181457552,	-0.089124242267054912,	
+-0.089074441129841683,	-0.089024639769941905,	-0.088974838187480962,	-0.088925036382582923,	-0.088875234355372298,	-0.088825432105973143,	-0.088775629634510855,	-0.088725826941109490,	
+-0.088676024025893557,	-0.088626220888987126,	-0.088576417530515580,	-0.088526613950602989,	-0.088476810149373863,	-0.088427006126952284,	-0.088377201883463610,	-0.088327397419031950,	
+-0.088277592733781343,	-0.088227787827837204,	-0.088177982701323585,	-0.088128177354365012,	-0.088078371787085566,	-0.088028565999610620,	-0.087978759992064254,	-0.087928953764571008,	
+-0.087879147317254921,	-0.087829340650241408,	-0.087779533763654549,	-0.087729726657618856,	-0.087679919332258396,	-0.087630111787698584,	-0.087580304024063499,	-0.087530496041477640,	
+-0.087480687840065116,	-0.087430879419951299,	-0.087381070781260298,	-0.087331261924116166,	-0.087281452848644331,	-0.087231643554968846,	-0.087181834043214265,	-0.087132024313504669,	
+-0.087082214365965430,	-0.087032404200720670,	-0.086982593817894902,	-0.086932783217612206,	-0.086882972399997982,	-0.086833161365176340,	-0.086783350113271790,	-0.086733538644408414,	
+-0.086683726958711654,	-0.086633915056305563,	-0.086584102937314680,	-0.086534290601863101,	-0.086484478050076252,	-0.086434665282078188,	-0.086384852297993475,	-0.086335039097946181,	
+-0.086285225682061734,	-0.086235412050464227,	-0.086185598203277744,	-0.086135784140627697,	-0.086085969862638209,	-0.086036155369433778,	-0.085986340661138527,	-0.085936525737877870,	
+-0.085886710599775887,	-0.085836895246957146,	-0.085787079679545700,	-0.085737263897667018,	-0.085687447901445168,	-0.085637631691004704,	-0.085587815266469705,	-0.085537998627965614,	
+-0.085488181775616540,	-0.085438364709546993,	-0.085388547429881112,	-0.085338729936744295,	-0.085288912230260652,	-0.085239094310554278,	-0.085189276177750628,	-0.085139457831973769,	
+-0.085089639273348283,	-0.085039820501998251,	-0.084990001518049099,	-0.084940182321624952,	-0.084890362912850362,	-0.084840543291849396,	-0.084790723458747538,	-0.084740903413668855,	
+-0.084691083156737929,	-0.084641262688078839,	-0.084591442007817041,	-0.084541621116076632,	-0.084491800012982177,	-0.084441978698657771,	-0.084392157173228871,	-0.084342335436819571,	
+-0.084292513489553994,	-0.084242691331557581,	-0.084192868962954429,	-0.084143046383869116,	-0.084093223594425739,	-0.084043400594749740,	-0.083993577384965240,	-0.083943753965196807,	
+-0.083893930335568537,	-0.083844106496205884,	-0.083794282447232971,	-0.083744458188774351,	-0.083694633720954134,	-0.083644809043897789,	-0.083594984157729410,	-0.083545159062573579,	
+-0.083495333758554405,	-0.083445508245797342,	-0.083395682524426501,	-0.083345856594566017,	-0.083296030456341333,	-0.083246204109876570,	-0.083196377555296297,	-0.083146550792724636,	
+-0.083096723822287041,	-0.083046896644107637,	-0.082997069258311004,	-0.082947241665021237,	-0.082897413864363820,	-0.082847585856462860,	-0.082797757641442940,	-0.082747929219428182,	
+-0.082698100590544055,	-0.082648271754914668,	-0.082598442712664588,	-0.082548613463917980,	-0.082498784008800272,	-0.082448954347435599,	-0.082399124479948543,	-0.082349294406463242,	
+-0.082299464127105135,	-0.082249633641998374,	-0.082199802951267095,	-0.082149972055036741,	-0.082100140953431461,	-0.082050309646575822,	-0.082000478134593963,	-0.081950646417611364,	
+-0.081900814495752150,	-0.081850982369140887,	-0.081801150037901726,	-0.081751317502160151,	-0.081701484762040269,	-0.081651651817666676,	-0.081601818669163509,	-0.081551985316656236,	
+-0.081502151760269009,	-0.081452318000126395,	-0.081402484036352543,	-0.081352649869072924,	-0.081302815498411687,	-0.081252980924492957,	-0.081203146147442229,	-0.081153311167383627,	
+-0.081103475984441759,	-0.081053640598740748,	-0.081003805010406077,	-0.080953969219561897,	-0.080904133226332803,	-0.080854297030842917,	-0.080804460633217737,	-0.080754624033581413,	
+-0.080704787232058525,	-0.080654950228773226,	-0.080605113023850983,	-0.080555275617415975,	-0.080505438009592770,	-0.080455600200505531,	-0.080405762190279728,	-0.080355923979039526,	
+-0.080306085566909061,	-0.080256246954013830,	-0.080206408140477983,	-0.080156569126426117,	-0.080106729911982380,	-0.080056890497272271,	-0.080007050882419925,	-0.079957211067549966,	
+-0.079907371052786530,	-0.079857530838255100,	-0.079807690424079855,	-0.079757849810385376,	-0.079708008997295826,	-0.079658167984936704,	-0.079608326773432159,	-0.079558485362906800,	
+-0.079508643753484792,	-0.079458801945291604,	-0.079408959938451415,	-0.079359117733088833,	-0.079309275329328008,	-0.079259432727294438,	-0.079209589927112287,	-0.079159746928905719,	
+-0.079109903732800219,	-0.079060060338919977,	-0.079010216747389561,	-0.078960372958333178,	-0.078910528971876295,	-0.078860684788143107,	-0.078810840407258193,	-0.078760995829345731,	
+-0.078711151054531234,	-0.078661306082938851,	-0.078611460914693204,	-0.078561615549918459,	-0.078511769988740127,	-0.078461924231282371,	-0.078412078277669786,	-0.078362232128026579,	
+-0.078312385782478233,	-0.078262539241148926,	-0.078212692504162823,	-0.078162845571645420,	-0.078112998443720924,	-0.078063151120513916,	-0.078013303602148601,	-0.077963455888750463,	
+-0.077913607980443680,	-0.077863759877352876,	-0.077813911579602241,	-0.077764063087317259,	-0.077714214400622136,	-0.077664365519641454,	-0.077614516444499432,	-0.077564667175321553,	
+-0.077514817712232009,	-0.077464968055355424,	-0.077415118204815975,	-0.077365268160739173,	-0.077315417923249197,	-0.077265567492470238,	-0.077215716868527809,	-0.077165866051546073,	
+-0.077116015041649680,	-0.077066163838962809,	-0.077016312443610971,	-0.076966460855718344,	-0.076916609075409578,	-0.076866757102808839,	-0.076816904938041650,	-0.076767052581232190,	
+-0.076717200032505109,	-0.076667347291984586,	-0.076617494359796132,	-0.076567641236063938,	-0.076517787920912655,	-0.076467934414466449,	-0.076418080716850856,	-0.076368226828190056,	
+-0.076318372748608254,	-0.076268518478230948,	-0.076218664017182358,	-0.076168809365587106,	-0.076118954523569385,	-0.076069099491254732,	-0.076019244268767314,	-0.075969388856231793,	
+-0.075919533253772362,	-0.075869677461514531,	-0.075819821479582508,	-0.075769965308100928,	-0.075720108947193998,	-0.075670252396987242,	-0.075620395657604852,	-0.075570538729171480,	
+-0.075520681611811302,	-0.075470824305649872,	-0.075420966810811382,	-0.075371109127420469,	-0.075321251255601351,	-0.075271393195479541,	-0.075221534947179244,	-0.075171676510824681,	
+-0.075121817886541362,	-0.075071959074453493,	-0.075022100074685724,	-0.074972240887362276,	-0.074922381512608660,	-0.074872521950549081,	-0.074822662201308218,	-0.074772802265010235,	
+-0.074722942141780699,	-0.074673081831743815,	-0.074623221335024220,	-0.074573360651746134,	-0.074523499782035083,	-0.074473638726015284,	-0.074423777483811390,	-0.074373916055547606,	
+-0.074324054441349471,	-0.074274192641341205,	-0.074224330655647014,	-0.074174468484392436,	-0.074124606127701692,	-0.074074743585699432,	-0.074024880858509876,	-0.073975017946258548,	
+-0.073925154849069682,	-0.073875291567067930,	-0.073825428100377510,	-0.073775564449123948,	-0.073725700613431491,	-0.073675836593424776,	-0.073625972389228023,	-0.073576108000966783,	
+-0.073526243428765278,	-0.073476378672748172,	-0.073426513733039656,	-0.073376648609765310,	-0.073326783303049342,	-0.073276917813015971,	-0.073227052139790749,	-0.073177186283497897,	
+-0.073127320244262092,	-0.073077454022207528,	-0.073027587617459769,	-0.072977721030143050,	-0.072927854260382022,	-0.072877987308300932,	-0.072828120174025290,	-0.072778252857679374,	
+-0.072728385359387804,	-0.072678517679274843,	-0.072628649817466029,	-0.072578781774085582,	-0.072528913549258181,	-0.072479045143108059,	-0.072429176555760769,	-0.072379307787340530,	
+-0.072329438837972021,	-0.072279569707779476,	-0.072229700396888460,	-0.072179830905423181,	-0.072129961233507886,	-0.072080091381268127,	-0.072030221348828138,	-0.071980351136312598,	
+-0.071930480743845740,	-0.071880610171553130,	-0.071830739419558975,	-0.071780868487987995,	-0.071730997376964381,	-0.071681126086613728,	-0.071631254617060255,	-0.071581382968428642,	
+-0.071531511140843135,	-0.071481639134429287,	-0.071431766949311346,	-0.071381894585613989,	-0.071332022043461452,	-0.071282149322979299,	-0.071232276424291779,	-0.071182403347523127,	
+-0.071132530092798907,	-0.071082656660243354,	-0.071032783049981160,	-0.070982909262136573,	-0.070933035296835159,	-0.070883161154201138,	-0.070833286834359230,	-0.070783412337433654,	
+-0.070733537663550006,	-0.070683662812832504,	-0.070633787785405841,	-0.070583912581394265,	-0.070534037200923355,	-0.070484161644117346,	-0.070434285911100944,	-0.070384410001998368,	
+-0.070334533916935227,	-0.070284657656035740,	-0.070234781219424169,	-0.070184904607226095,	-0.070135027819565751,	-0.070085150856567843,	-0.070035273718356605,	-0.069985396405057645,	
+-0.069935518916795170,	-0.069885641253693911,	-0.069835763415878105,	-0.069785885403473330,	-0.069736007216603849,	-0.069686128855394353,	-0.069636250319969076,	-0.069586371610453626,	
+-0.069536492726972252,	-0.069486613669649630,	-0.069436734438610051,	-0.069386855033979067,	-0.069336975455880939,	-0.069287095704440388,	-0.069237215779781647,	-0.069187335682030310,	
+-0.069137455411310625,	-0.069087574967746868,	-0.069037694351464618,	-0.068987813562588138,	-0.068937932601242105,	-0.068888051467550809,	-0.068838170161639831,	-0.068788288683633431,	
+-0.068738407033656301,	-0.068688525211832704,	-0.068638643218288248,	-0.068588761053147179,	-0.068538878716534204,	-0.068488996208573599,	-0.068439113529390944,	-0.068389230679110499,	
+-0.068339347657856986,	-0.068289464465754651,	-0.068239581102929103,	-0.068189697569504604,	-0.068139813865605414,	-0.068089929991357129,	-0.068040045946884037,	-0.067990161732310817,	
+-0.067940277347761743,	-0.067890392793362425,	-0.067840508069237124,	-0.067790623175510559,	-0.067740738112306992,	-0.067690852879752017,	-0.067640967477969910,	-0.067591081907085390,	
+-0.067541196167222720,	-0.067491310258507506,	-0.067441424181064011,	-0.067391537935016954,	-0.067341651520490611,	-0.067291764937610590,	-0.067241878186501153,	-0.067191991267286574,	
+-0.067142104180092449,	-0.067092216925043080,	-0.067042329502263159,	-0.066992441911876977,	-0.066942554154010139,	-0.066892666228786909,	-0.066842778136332007,	-0.066792889876769734,	
+-0.066743001450225659,	-0.066693112856824097,	-0.066643224096689740,	-0.066593335169946893,	-0.066543446076721136,	-0.066493556817136770,	-0.066443667391318517,	-0.066393777799390652,	
+-0.066343888041478782,	-0.066293998117707184,	-0.066244108028200160,	-0.066194217773083305,	-0.066144327352480908,	-0.066094436766517689,	-0.066044546015317937,	-0.065994655099007260,	
+-0.065944764017709948,	-0.065894872771550733,	-0.065844981360653879,	-0.065795089785145033,	-0.065745198045148445,	-0.065695306140788862,	-0.065645414072190586,	-0.065595521839479212,	
+-0.065545629442779030,	-0.065495736882214772,	-0.065445844157910729,	-0.065395951269992522,	-0.065346058218584441,	-0.065296165003811205,	-0.065246271625797117,	-0.065196378084667786,	
+-0.065146484380547529,	-0.065096590513560607,	-0.065046696483832642,	-0.064996802291487951,	-0.064946907936651241,	-0.064897013419446828,	-0.064847118740000320,	-0.064797223898436021,	
+-0.064747328894878664,	-0.064697433729452539,	-0.064647538402283267,	-0.064597642913495151,	-0.064547747263212926,	-0.064497851451560895,	-0.064447955478664679,	-0.064398059344648567,	
+-0.064348163049637322,	-0.064298266593755204,	-0.064248369977127878,	-0.064198473199879619,	-0.064148576262134743,	-0.064098679164018860,	-0.064048781905656285,	-0.063998884487171753,	
+-0.063948986908689567,	-0.063899089170335363,	-0.063849191272233430,	-0.063799293214508529,	-0.063749394997284936,	-0.063699496620688301,	-0.063649598084842940,	-0.063599699389873560,	
+-0.063549800535904505,	-0.063499901523061397,	-0.063450002351468526,	-0.063400103021250639,	-0.063350203532532068,	-0.063300303885438419,	-0.063250404080094025,	-0.063200504116623160,	
+-0.063150603995151489,	-0.063100703715803313,	-0.063050803278703368,	-0.063000902683975971,	-0.062951001931746770,	-0.062901101022140055,	-0.062851199955280587,	-0.062801298731292685,	
+-0.062751397350301968,	-0.062701495812432770,	-0.062651594117809822,	-0.062601692266557443,	-0.062551790258801282,	-0.062501888094665656,	-0.062451985774275298,	-0.062402083297754533,	
+-0.062352180665229004,	-0.062302277876823027,	-0.062252374932661350,	-0.062202471832868297,	-0.062152568577569504,	-0.062102665166889288,	-0.062052761600951974,	-0.062002857879883196,	
+-0.061952954003807272,	-0.061903049972848963,	-0.061853145787132580,	-0.061803241446783785,	-0.061753336951926883,	-0.061703432302686635,	-0.061653527499187365,	-0.061603622541554721,	
+-0.061553717429913023,	-0.061503812164387030,	-0.061453906745101060,	-0.061404001172180769,	-0.061354095445750476,	-0.061304189565934947,	-0.061254283532858493,	-0.061204377346646778,	
+-0.061154471007424119,	-0.061104564515314840,	-0.061054657870444597,	-0.061004751072937700,	-0.060954844122918933,	-0.060904937020512612,	-0.060855029765844386,	-0.060805122359038587,	
+-0.060755214800219989,	-0.060705307089512904,	-0.060655399227042994,	-0.060605491212934591,	-0.060555583047312456,	-0.060505674730300926,	-0.060455766262025645,	-0.060405857642610951,	
+-0.060355948872181618,	-0.060306039950861964,	-0.060256130878777653,	-0.060206221656053015,	-0.060156312282812381,	-0.060106402759181408,	-0.060056493085284435,	-0.060006583261246221,	
+-0.059956673287191106,	-0.059906763163244760,	-0.059856852889531499,	-0.059806942466176106,	-0.059757031893302913,	-0.059707121171037582,	-0.059657210299504451,	-0.059607299278828296,	
+-0.059557388109133448,	-0.059507476790545570,	-0.059457565323189007,	-0.059407653707188528,	-0.059357741942668470,	-0.059307830029754496,	-0.059257917968570953,	-0.059208005759242170,	
+-0.059158093401893819,	-0.059108180896650230,	-0.059058268243636192,	-0.059008355442976036,	-0.058958442494795441,	-0.058908529399218736,	-0.058858616156370704,	-0.058808702766375689,	
+-0.058758789229359371,	-0.058708875545446071,	-0.058658961714760580,	-0.058609047737427249,	-0.058559133613571734,	-0.058509219343318389,	-0.058459304926791994,	-0.058409390364116895,	
+-0.058359475655418769,	-0.058309560800821947,	-0.058259645800451225,	-0.058209730654430941,	-0.058159815362886780,	-0.058109899925943079,	-0.058059984343724183,	-0.058010068616355770,	
+-0.057960152743962184,	-0.057910236726668222,	-0.057860320564598215,	-0.057810404257877861,	-0.057760487806631490,	-0.057710571210983899,	-0.057660654471059440,	-0.057610737586983783,	
+-0.057560820558881287,	-0.057510903386876741,	-0.057460986071094490,	-0.057411068611660218,	-0.057361151008698277,	-0.057311233262333450,	-0.057261315372690108,	-0.057211397339893909,	
+-0.057161479164069225,	-0.057111560845340401,	-0.057061642383833114,	-0.057011723779671723,	-0.056961805032981018,	-0.056911886143885364,	-0.056861967112510431,	-0.056812047938980585,	
+-0.056762128623420616,	-0.056712209165954888,	-0.056662289566709073,	-0.056612369825807543,	-0.056562449943375080,	-0.056512529919536050,	-0.056462609754416145,	-0.056412689448139708,	
+-0.056362769000831550,	-0.056312848412616030,	-0.056262927683618826,	-0.056213006813964309,	-0.056163085803776831,	-0.056113164653182078,	-0.056063243362304414,	-0.056013321931268643,	
+-0.055963400360199124,	-0.055913478649221547,	-0.055863556798460272,	-0.055813634808040108,	-0.055763712678085414,	-0.055713790408721875,	-0.055663868000073870,	-0.055613945452266188,	
+-0.055564022765423202,	-0.055514099939670596,	-0.055464176975132749,	-0.055414253871934452,	-0.055364330630200083,	-0.055314407250055327,	-0.055264483731624556,	-0.055214560075032573,	
+-0.055164636280403752,	-0.055114712347863776,	-0.055064788277537025,	-0.055014864069547857,	-0.054964939724021972,	-0.054915015241083741,	-0.054865090620857968,	-0.054815165863469031,	
+-0.054765240969042617,	-0.054715315937703103,	-0.054665390769575294,	-0.054615465464783568,	-0.054565540023453624,	-0.054515614445709834,	-0.054465688731677002,	-0.054415762881479500,	
+-0.054365836895243040,	-0.054315910773091988,	-0.054265984515151161,	-0.054216058121544924,	-0.054166131592398990,	-0.054116204927837724,	-0.054066278127985506,	-0.054016351192968035,	
+-0.053966424122909681,	-0.053916496917935271,	-0.053866569578169175,	-0.053816642103737100,	-0.053766714494763418,	-0.053716786751372946,	-0.053666858873690070,	-0.053616930861840488,	
+-0.053567002715948574,	-0.053517074436139157,	-0.053467146022536612,	-0.053417217475266648,	-0.053367288794453634,	-0.053317359980222405,	-0.053267431032697328,	-0.053217501952004115,	
+-0.053167572738267152,	-0.053117643391610812,	-0.053067713912160808,	-0.053017784300041511,	-0.052967854555377766,	-0.052917924678293933,	-0.052867994668915730,	-0.052818064527367550,	
+-0.052768134253774197,	-0.052718203848260071,	-0.052668273310950885,	-0.052618342641971010,	-0.052568411841445277,	-0.052518480909498066,	-0.052468549846255104,	-0.052418618651840769,	
+-0.052368687326379885,	-0.052318755869996833,	-0.052268824282817344,	-0.052218892564965785,	-0.052168960716566563,	-0.052119028737745376,	-0.052069096628626611,	-0.052019164389335112,	
+-0.051969232019995260,	-0.051919299520732771,	-0.051869366891672028,	-0.051819434132937874,	-0.051769501244654688,	-0.051719568226948190,	-0.051669635079942773,	-0.051619701803763268,	
+-0.051569768398534069,	-0.051519834864380887,	-0.051469901201428123,	-0.051419967409800607,	-0.051370033489622720,	-0.051320099441020200,	-0.051270165264117429,	-0.051220230959039249,	
+-0.051170296525910042,	-0.051120361964855539,	-0.051070427276000134,	-0.051020492459468214,	-0.050970557515385512,	-0.050920622443876414,	-0.050870687245065757,	-0.050820751919077936,	
+-0.050770816466038683,	-0.050720880886072392,	-0.050670945179303893,	-0.050621009345857587,	-0.050571073385859207,	-0.050521137299433139,	-0.050471201086704227,	-0.050421264747796873,	
+-0.050371328282836796,	-0.050321391691948401,	-0.050271454975256528,	-0.050221518132885570,	-0.050171581164961267,	-0.050121644071608004,	-0.050071706852950190,	-0.050021769509113558,	
+-0.049971832040222493,	-0.049921894446401854,	-0.049871956727776029,	-0.049822018884470763,	-0.049772080916610451,	-0.049722142824319929,	-0.049672204607723612,	-0.049622266266947226,	
+-0.049572327802115172,	-0.049522389213352301,	-0.049472450500783006,	-0.049422511664533035,	-0.049372572704726787,	-0.049322633621489108,	-0.049272694414944397,	-0.049222755085218395,	
+-0.049172815632435501,	-0.049122876056720131,	-0.049072936358198010,	-0.049022996536993553,	-0.048973056593231604,	-0.048923116527036563,	-0.048873176338534184,	-0.048823236027848854,	
+-0.048773295595105438,	-0.048723355040428344,	-0.048673414363943304,	-0.048623473565774726,	-0.048573532646047461,	-0.048523591604885931,	-0.048473650442415854,	-0.048423709158761659,	
+-0.048373767754048190,	-0.048323826228399855,	-0.048273884581942400,	-0.048223942814800233,	-0.048174000927098205,	-0.048124058918960738,	-0.048074116790513564,	-0.048024174541881098,	
+-0.047974232173187754,	-0.047924289684559272,	-0.047874347076120066,	-0.047824404347994988,	-0.047774461500308459,	-0.047724518533186225,	-0.047674575446752687,	-0.047624632241132711,	
+-0.047574688916450718,	-0.047524745472832440,	-0.047474801910402299,	-0.047424858229285154,	-0.047374914429605418,	-0.047324970511488845,	-0.047275026475059843,	-0.047225082320443271,	
+-0.047175138047763555,	-0.047125193657146437,	-0.047075249148716330,	-0.047025304522597663,	-0.046975359778916176,	-0.046925414917796282,	-0.046875469939362861,	-0.046825524843740321,	
+-0.046775579631054408,	-0.046725634301429543,	-0.046675688854990599,	-0.046625743291861990,	-0.046575797612169463,	-0.046525851816037439,	-0.046475905903590790,	-0.046425959874953932,	
+-0.046376013730252616,	-0.046326067469611265,	-0.046276121093154751,	-0.046226174601007489,	-0.046176227993295231,	-0.046126281270142400,	-0.046076334431673430,	-0.046026387478014061,	
+-0.045976440409288728,	-0.045926493225622290,	-0.045876545927139183,	-0.045826598513965144,	-0.045776650986224618,	-0.045726703344042462,	-0.045676755587543104,	-0.045626807716852298,	
+-0.045576859732094473,	-0.045526911633394500,	-0.045476963420876808,	-0.045427015094667143,	-0.045377066654889948,	-0.045327118101670082,	-0.045277169435131978,	-0.045227220655401391,	
+-0.045177271762602757,	-0.045127322756860502,	-0.045077373638300375,	-0.045027424407046823,	-0.044977475063224706,	-0.044927525606958459,	-0.044877576038373841,	-0.044827626357595282,	
+-0.044777676564747661,	-0.044727726659955398,	-0.044677776643344269,	-0.044627826515038695,	-0.044577876275163554,	-0.044527925923843276,	-0.044477975461203634,	-0.044428024887369050,	
+-0.044378074202464403,	-0.044328123406614128,	-0.044278172499943987,	-0.044228221482578413,	-0.044178270354642286,	-0.044128319116260042,	-0.044078367767557448,	-0.044028416308658926,	
+-0.043978464739688923,	-0.043928513060773201,	-0.043878561272036203,	-0.043828609373602792,	-0.043778657365597419,	-0.043728705248145844,	-0.043678753021372509,	-0.043628800685402293,	
+-0.043578848240359624,	-0.043528895686370285,	-0.043478943023558703,	-0.043428990252049771,	-0.043379037371967910,	-0.043329084383438903,	-0.043279131286587183,	-0.043229178081537638,	
+-0.043179224768414702,	-0.043129271347344150,	-0.043079317818450417,	-0.043029364181857946,	-0.042979410437692510,	-0.042929456586078552,	-0.042879502627140943,	-0.042829548561004141,	
+-0.042779594387793912,	-0.042729640107634692,	-0.042679685720651374,	-0.042629731226968400,	-0.042579776626711537,	-0.042529821920005234,	-0.042479867106974378,	-0.042429912187743411,	
+-0.042379957162438107,	-0.042330002031182909,	-0.042280046794102702,	-0.042230091451321942,	-0.042180136002966391,	-0.042130180449160504,	-0.042080224790028722,	-0.042030269025696815,	
+-0.041980313156289244,	-0.041930357181930888,	-0.041880401102746191,	-0.041830444918860940,	-0.041780488630399577,	-0.041730532237486989,	-0.041680575740247632,	-0.041630619138807272,	
+-0.041580662433290366,	-0.041530705623821808,	-0.041480748710526039,	-0.041430791693528847,	-0.041380834572954668,	-0.041330877348928409,	-0.041280920021574505,	-0.041230962591018751,	
+-0.041181005057385589,	-0.041131047420799920,	-0.041081089681386178,	-0.041031131839270166,	-0.040981173894576318,	-0.040931215847429092,	-0.040881257697954275,	-0.040831299446276309,	
+-0.040781341092520094,	-0.040731382636810080,	-0.040681424079272062,	-0.040631465420030481,	-0.040581506659210231,	-0.040531547796935775,	-0.040481588833332895,	-0.040431629768526038,	
+-0.040381670602640106,	-0.040331711335799561,	-0.040281751968130178,	-0.040231792499756412,	-0.040181832930803164,	-0.040131873261394897,	-0.040081913491657385,	-0.040031953621715091,	
+-0.039981993651692471,	-0.039932033581715307,	-0.039882073411908060,	-0.039832113142395632,	-0.039782152773302472,	-0.039732192304754381,	-0.039682231736875802,	-0.039632271069791648,	
+-0.039582310303626377,	-0.039532349438505768,	-0.039482388474554285,	-0.039432427411896828,	-0.039382466250657867,	-0.039332504990963177,	-0.039282543632937234,	-0.039232582176704923,	
+-0.039182620622390717,	-0.039132658970120401,	-0.039082697220018434,	-0.039032735372209290,	-0.038982773426818745,	-0.038932811383971262,	-0.038882849243791762,	-0.038832887006404686,	
+-0.038782924671935837,	-0.038732962240509677,	-0.038682999712251115,	-0.038633037087284612,	-0.038583074365735957,	-0.038533111547729613,	-0.038483148633390495,	-0.038433185622843057,	
+-0.038383222516213102,	-0.038333259313625086,	-0.038283296015203923,	-0.038233332621074083,	-0.038183369131361347,	-0.038133405546190192,	-0.038083441865685082,	-0.038033478089971810,	
+-0.037983514219174841,	-0.037933550253419088,	-0.037883586192829014,	-0.037833622037530414,	-0.037783657787647765,	-0.037733693443305967,	-0.037683729004629497,	-0.037633764471744144,	
+-0.037583799844774383,	-0.037533835123845123,	-0.037483870309080826,	-0.037433905400607301,	-0.037383940398549018,	-0.037333975303030877,	-0.037284010114177354,	-0.037234044832114253,	
+-0.037184079456966036,	-0.037134113988857617,	-0.037084148427913480,	-0.037034182774259405,	-0.036984217028019878,	-0.036934251189319367,	-0.036884285258283668,	-0.036834319235037258,	
+-0.036784353119705050,	-0.036734386912411515,	-0.036684420613282455,	-0.036634454222442346,	-0.036584487740016103,	-0.036534521166128195,	-0.036484554500904424,	-0.036434587744469268,	
+-0.036384620896947648,	-0.036334653958464025,	-0.036284686929144216,	-0.036234719809112692,	-0.036184752598494359,	-0.036134785297413707,	-0.036084817905996540,	-0.036034850424367319,	
+-0.035984882852650536,	-0.035934915190971986,	-0.035884947439456145,	-0.035834979598227942,	-0.035785011667411840,	-0.035735043647133653,	-0.035685075537517860,	-0.035635107338689381,	
+-0.035585139050772686,	-0.035535170673893585,	-0.035485202208176560,	-0.035435233653746533,	-0.035385265010727973,	-0.035335296279246690,	-0.035285327459427175,	-0.035235358551394341,	
+-0.035185389555272659,	-0.035135420471187957,	-0.035085451299264700,	-0.035035482039627364,	-0.034985512692401778,	-0.034935543257712399,	-0.034885573735684169,	-0.034835604126441565,	
+-0.034785634430110388,	-0.034735664646815122,	-0.034685694776680702,	-0.034635724819831598,	-0.034585754776393626,	-0.034535784646491263,	-0.034485814430249444,	-0.034435844127792645,	
+-0.034385873739246675,	-0.034335903264736026,	-0.034285932704385617,	-0.034235962058319927,	-0.034185991326664784,	-0.034136020509544659,	-0.034086049607084480,	-0.034036078619408737,	
+-0.033986107546643239,	-0.033936136388912477,	-0.033886165146340928,	-0.033836193819054408,	-0.033786222407177401,	-0.033736250910834840,	-0.033686279330151211,	-0.033636307665252323,	
+-0.033586335916262672,	-0.033536364083307180,	-0.033486392166510330,	-0.033436420165997946,	-0.033386448081894511,	-0.033336475914324953,	-0.033286503663413763,	-0.033236531329286757,	
+-0.033186558912068426,	-0.033136586411883696,	-0.033086613828857053,	-0.033036641163114326,	-0.032986668414779992,	-0.032936695583978541,	-0.032886722670835804,	-0.032836749675476250,	
+-0.032786776598024828,	-0.032736803438606014,	-0.032686830197345640,	-0.032636856874368195,	-0.032586883469798600,	-0.032536909983761353,	-0.032486936416382277,	-0.032436962767785862,	
+-0.032386989038097037,	-0.032337015227440299,	-0.032287041335941465,	-0.032237067363725030,	-0.032187093310915925,	-0.032137119177638639,	-0.032087144964019002,	-0.032037170670181504,	
+-0.031987196296250631,	-0.031937221842352218,	-0.031887247308610742,	-0.031837272695151159,	-0.031787298002097938,	-0.031737323229576925,	-0.031687348377712601,	-0.031637373446629903,	
+-0.031587398436453334,	-0.031537423347308705,	-0.031487448179320525,	-0.031437472932613716,	-0.031387497607312791,	-0.031337522203543557,	-0.031287546721430526,	-0.031237571161098619,	
+-0.031187595522672348,	-0.031137619806277529,	-0.031087644012038659,	-0.031037668140080237,	-0.030987692190528087,	-0.030937716163506709,	-0.030887740059141040,	-0.030837763877555574,	
+-0.030787787618876145,	-0.030737811283227248,	-0.030687834870733819,	-0.030637858381520361,	-0.030587881815712703,	-0.030537905173435336,	-0.030487928454813209,	-0.030437951659970819,	
+-0.030387974789033989,	-0.030337997842127224,	-0.030288020819375466,	-0.030238043720903211,	-0.030188066546836291,	-0.030138089297299202,	-0.030088111972416894,	-0.030038134572313861,	
+-0.029988157097115935,	-0.029938179546947614,	-0.029888201921933404,	-0.029838224222199131,	-0.029788246447869298,	-0.029738268599068848,	-0.029688290675922283,	-0.029638312678555434,	
+-0.029588334607092807,	-0.029538356461659341,	-0.029488378242379539,	-0.029438399949379235,	-0.029388421582782934,	-0.029338443142715578,	-0.029288464629301670,	-0.029238486042667045,	
+-0.029188507382936203,	-0.029138528650234096,	-0.029088549844685219,	-0.029038570966415416,	-0.028988592015549181,	-0.028938612992211024,	-0.028888633896526780,	-0.028838654728620950,	
+-0.028788675488618482,	-0.028738696176643885,	-0.028688716792822987,	-0.028638737337280298,	-0.028588757810140770,	-0.028538778211528899,	-0.028488798541570527,	-0.028438818800390162,	
+-0.028388838988112744,	-0.028338859104862790,	-0.028288879150766128,	-0.028238899125947271,	-0.028188919030531168,	-0.028138938864642318,	-0.028088958628406571,	-0.028038978321948422,	
+-0.027988997945392387,	-0.027939017498864301,	-0.027889036982488669,	-0.027839056396390446,	-0.027789075740694134,	-0.027739095015525583,	-0.027689114221009292,	-0.027639133357270213,	
+-0.027589152424432859,	-0.027539171422623070,	-0.027489190351965349,	-0.027439209212584654,	-0.027389228004605491,	-0.027339246728153702,	-0.027289265383353797,	-0.027239283970330725,	
+-0.027189302489209005,	-0.027139320940114467,	-0.027089339323171632,	-0.027039357638505446,	-0.026989375886240421,	-0.026939394066502403,	-0.026889412179415897,	-0.026839430225105418,	
+-0.026789448203696806,	-0.026739466115314577,	-0.026689483960083679,	-0.026639501738128631,	-0.026589519449575268,	-0.026539537094548111,	-0.026489554673172107,	-0.026439572185571775,	
+-0.026389589631872955,	-0.026339607012200162,	-0.026289624326678352,	-0.026239641575432036,	-0.026189658758587062,	-0.026139675876267938,	-0.026089692928599625,	-0.026039709915706640,	
+-0.025989726837714819,	-0.025939743694748683,	-0.025889760486932745,	-0.025839777214392848,	-0.025789793877253508,	-0.025739810475639682,	-0.025689827009675890,	-0.025639843479487973,	
+-0.025589859885200444,	-0.025539876226938270,	-0.025489892504825959,	-0.025439908718989358,	-0.025389924869552990,	-0.025339940956641806,	-0.025289956980380328,	-0.025239972940894403,	
+-0.025189988838308544,	-0.025140004672747712,	-0.025090020444336423,	-0.025040036153200530,	-0.024990051799464546,	-0.024940067383252988,	-0.024890082904691704,	-0.024840098363905216,	
+-0.024790113761018480,	-0.024740129096156017,	-0.024690144369443674,	-0.024640159581005971,	-0.024590174730967869,	-0.024540189819453884,	-0.024490204846589869,	-0.024440219812500344,	
+-0.024390234717310270,	-0.024340249561144164,	-0.024290264344127878,	-0.024240279066385931,	-0.024190293728043284,	-0.024140308329224463,	-0.024090322870055313,	-0.024040337350660357,	
+-0.023990351771164112,	-0.023940366131692432,	-0.023890380432369837,	-0.023840394673321292,	-0.023790408854671315,	-0.023740422976545758,	-0.023690437039069145,	-0.023640451042366440,	
+-0.023590464986562164,	-0.023540478871782171,	-0.023490492698150980,	-0.023440506465793553,	-0.023390520174834419,	-0.023340533825399429,	-0.023290547417613106,	-0.023240560951600410,	
+-0.023190574427485872,	-0.023140587845395338,	-0.023090601205453337,	-0.023040614507784832,	-0.022990627752514349,	-0.022940640939767738,	-0.022890654069669527,	-0.022840667142344236,	
+-0.022790680157917718,	-0.022740693116514502,	-0.022690706018259555,	-0.022640718863277398,	-0.022590731651693886,	-0.022540744383633547,	-0.022490757059221343,	-0.022440769678581808,	
+-0.022390782241840788,	-0.022340794749122816,	-0.022290807200552855,	-0.022240819596255432,	-0.022190831936356407,	-0.022140844220980300,	-0.022090856450252081,	-0.022040868624296280,	
+-0.021990880743238749,	-0.021940892807204019,	-0.021890904816316611,	-0.021840916770702382,	-0.021790928670485866,	-0.021740940515792024,	-0.021690952306745389,	-0.021640964043471819,	
+-0.021590975726095838,	-0.021540987354742417,	-0.021490998929536084,	-0.021441010450602697,	-0.021391021918066782,	-0.021341033332053314,	-0.021291044692686820,	-0.021241056000093156,	
+-0.021191067254396855,	-0.021141078455722884,	-0.021091089604195774,	-0.021041100699941383,	-0.020991111743084240,	-0.020941122733748874,	-0.020891133672061146,	-0.020841144558145581,	
+-0.020791155392127156,	-0.020741166174130399,	-0.020691176904281173,	-0.020641187582704001,	-0.020591198209523862,	-0.020541208784865282,	-0.020491219308854124,	-0.020441229781614920,	
+-0.020391240203272640,	-0.020341250573951818,	-0.020291260893778310,	-0.020241271162876651,	-0.020191281381371814,	-0.020141291549388329,	-0.020091301667052062,	-0.020041311734487539,	
+-0.019991321751819734,	-0.019941331719173186,	-0.019891341636673748,	-0.019841351504445957,	-0.019791361322614345,	-0.019741371091304773,	-0.019691380810641774,	-0.019641390480750320,	
+-0.019591400101754950,	-0.019541409673781519,	-0.019491419196954567,	-0.019441428671399068,	-0.019391438097239550,	-0.019341447474601883,	-0.019291456803610597,	-0.019241466084390670,	
+-0.019191475317066633,	-0.019141484501764349,	-0.019091493638608358,	-0.019041502727723630,	-0.018991511769234703,	-0.018941520763267439,	-0.018891529709946373,	-0.018841538609396039,	
+-0.018791547461742303,	-0.018741556267109698,	-0.018691565025623205,	-0.018641573737407352,	-0.018591582402588010,	-0.018541591021289713,	-0.018491599593637435,	-0.018441608119755717,	
+-0.018391616599770424,	-0.018341625033806087,	-0.018291633421987689,	-0.018241641764439761,	-0.018191650061288176,	-0.018141658312657464,	-0.018091666518672604,	-0.018041674679458136,	
+-0.017991682795139925,	-0.017941690865842509,	-0.017891698891690420,	-0.017841706872809528,	-0.017791714809324368,	-0.017741722701359919,	-0.017691730549040725,	-0.017641738352492643,	
+-0.017591746111840219,	-0.017541753827208427,	-0.017491761498721808,	-0.017441769126506232,	-0.017391776710686230,	-0.017341784251386785,	-0.017291791748732438,	-0.017241799202849052,	
+-0.017191806613861171,	-0.017141813981893773,	-0.017091821307071396,	-0.017041828589519911,	-0.016991835829363852,	-0.016941843026727764,	-0.016891850181737507,	-0.016841857294517627,	
+-0.016791864365193105,	-0.016741871393888476,	-0.016691878380729611,	-0.016641885325841054,	-0.016591892229347781,	-0.016541899091374334,	-0.016491905912046585,	-0.016441912691489070,	
+-0.016391919429826773,	-0.016341926127184235,	-0.016291932783687322,	-0.016241939399460580,	-0.016191945974628988,	-0.016141952509317090,	-0.016091959003650753,	-0.016041965457754517,	
+-0.015991971871753368,	-0.015941978245771846,	-0.015891984579935823,	-0.015841990874369837,	-0.015791997129198432,	-0.015742003344547475,	-0.015692009520541512,	-0.015642015657305525,	
+-0.015592021754964054,	-0.015542027813642972,	-0.015492033833466822,	-0.015442039814560587,	-0.015392045757048809,	-0.015342051661057361,	-0.015292057526710782,	-0.015242063354134061,	
+-0.015192069143451736,	-0.015142074894789683,	-0.015092080608272444,	-0.015042086284025001,	-0.014992091922171899,	-0.014942097522839011,	-0.014892103086150882,	-0.014842108612232048,	
+-0.014792114101208387,	-0.014742119553204442,	-0.014692124968345198,	-0.014642130346755197,	-0.014592135688560314,	-0.014542140993885093,	-0.014492146262854519,	-0.014442151495593135,	
+-0.014392156692226815,	-0.014342161852880104,	-0.014292166977677989,	-0.014242172066745013,	-0.014192177120207049,	-0.014142182138188644,	-0.014092187120814784,	-0.014042192068210011,	
+-0.013992196980500202,	-0.013942201857809901,	-0.013892206700263652,	-0.013842211507987328,	-0.013792216281105477,	-0.013742221019743085,	-0.013692225724024697,	-0.013642230394076187,	
+-0.013592235030022102,	-0.013542239631987430,	-0.013492244200096714,	-0.013442248734475831,	-0.013392253235249328,	-0.013342257702542191,	-0.013292262136478966,	-0.013242266537185529,	
+-0.013192270904786427,	-0.013142275239406646,	-0.013092279541170733,	-0.013042283810204567,	-0.012992288046632690,	-0.012942292250580094,	-0.012892296422171321,	-0.012842300561532254,	
+-0.012792304668787434,	-0.012742308744061409,	-0.012692312787480056,	-0.012642316799167920,	-0.012592320779249993,	-0.012542324727850820,	-0.012492328645096279,	-0.012442332531110916,	
+-0.012392336386019722,	-0.012342340209947242,	-0.012292344003019358,	-0.012242347765360612,	-0.012192351497095997,	-0.012142355198350059,	-0.012092358869248677,	-0.012042362509916400,	
+-0.011992366120478215,	-0.011942369701058671,	-0.011892373251783646,	-0.011842376772777687,	-0.011792380264165344,	-0.011742383726072494,	-0.011692387158623684,	-0.011642390561943907,	
+-0.011592393936157710,	-0.011542397281390971,	-0.011492400597768239,	-0.011442403885414506,	-0.011392407144454319,	-0.011342410375013557,	-0.011292413577216770,	-0.011242416751188949,	
+-0.011192419897054643,	-0.011142423014939730,	-0.011092426104968760,	-0.011042429167266726,	-0.010992432201958174,	-0.010942435209168985,	-0.010892438189023709,	-0.010842441141646892,	
+-0.010792444067164416,	-0.010742446965700833,	-0.010692449837381129,	-0.010642452682329858,	-0.010592455500672900,	-0.010542458292534803,	-0.010492461058040558,	-0.010442463797314719,	
+-0.010392466510483164,	-0.010342469197670442,	-0.010292471859001548,	-0.010242474494601028,	-0.010192477104594769,	-0.010142479689107316,	-0.010092482248263663,	-0.010042484782188360,	
+-0.009992487291007291,	-0.009942489774845003,	-0.009892492233826490,	-0.009842494668076303,	-0.009792497077720322,	-0.009742499462883100,	-0.009692501823689184,	-0.009642504160264459,	
+-0.009592506472733473,	-0.009542508761221220,	-0.009492511025852251,	-0.009442513266752450,	-0.009392515484046364,	-0.009342517677858991,	-0.009292519848314879,	-0.009242521995539911,	
+-0.009192524119658639,	-0.009142526220796057,	-0.009092528299076714,	-0.009042530354626495,	-0.008992532387569949,	-0.008942534398032073,	-0.008892536386137417,	-0.008842538352011865,	
+-0.008792540295779966,	-0.008742542217566273,	-0.008692544117496667,	-0.008642545995695701,	-0.008592547852288371,	-0.008542549687399228,	-0.008492551501154154,	-0.008442553293677700,	
+-0.008392555065094865,	-0.008342556815530196,	-0.008292558545109581,	-0.008242560253957568,	-0.008192561942199155,	-0.008142563609958894,	-0.008092565257362667,	-0.008042566884535028,	
+-0.007992568491600970,	-0.007942570078685048,	-0.007892571645913145,	-0.007842573193409811,	-0.007792574721299603,	-0.007742576229708400,	-0.007692577718760757,	-0.007642579188581669,	
+-0.007592580639295690,	-0.007542582071028704,	-0.007492583483905262,	-0.007442584878050361,	-0.007392586253588554,	-0.007342587610645725,	-0.007292588949346428,	-0.007242590269815658,	
+-0.007192591572177969,	-0.007142592856559244,	-0.007092594123084038,	-0.007042595371877345,	-0.006992596603063722,	-0.006942597816769049,	-0.006892599013117883,	-0.006842600192234775,	
+-0.006792601354245611,	-0.006742602499274943,	-0.006692603627447769,	-0.006642604738888642,	-0.006592605833723447,	-0.006542606912076737,	-0.006492607974073510,	-0.006442609019838320,	
+-0.006392610049497051,	-0.006342611063174256,	-0.006292612060994934,	-0.006242613043083638,	-0.006192614009566253,	-0.006142614960567333,	-0.006092615896211876,	-0.006042616816624435,	
+-0.005992617721930896,	-0.005942618612255812,	-0.005892619487724183,	-0.005842620348460561,	-0.005792621194590831,	-0.005742622026239549,	-0.005692622843531267,	-0.005642623646591872,	
+-0.005592624435545919,	-0.005542625210518404,	-0.005492625971633882,	-0.005442626719018240,	-0.005392627452796030,	-0.005342628173092252,	-0.005292628880031459,	-0.005242629573739539,	
+-0.005192630254341044,	-0.005142630921960973,	-0.005092631576723882,	-0.005042632218755655,	-0.004992632848180848,	-0.004942633465124459,	-0.004892634069711042,	-0.004842634662066484,	
+-0.004792635242315340,	-0.004742635810582162,	-0.004692636366992840,	-0.004642636911671927,	-0.004592637444744421,	-0.004542637966334878,	-0.004492638476569184,	-0.004442638975571894,	
+-0.004392639463468006,	-0.004342639940382076,	-0.004292640406439990,	-0.004242640861766302,	-0.004192641306486013,	-0.004142641740723677,	-0.004092642164605180,	-0.004042642578255077,	
+-0.003992642981798369,	-0.003942643375359608,	-0.003892643759064683,	-0.003842644133038149,	-0.003792644497404561,	-0.003742644852289805,	-0.003692645197818437,	-0.003642645534115456,	
+-0.003592645861305418,	-0.003542646179514209,	-0.003492646488866384,	-0.003442646789486943,	-0.003392647081500441,	-0.003342647365032765,	-0.003292647640208471,	-0.003242647907152558,	
+-0.003192648165989581,	-0.003142648416845428,	-0.003092648659844654,	-0.003042648895112258,	-0.002992649122772795,	-0.002942649342952154,	-0.002892649555774890,	-0.002842649761366002,	
+-0.002792649959850045,	-0.002742650151352907,	-0.002692650335999144,	-0.002642650513913312,	-0.002592650685221296,	-0.002542650850047655,	-0.002492651008517386,	-0.002442651160755045,	
+-0.002392651306886521,	-0.002342651447036368,	-0.002292651581329587,	-0.002242651709890733,	-0.002192651832845693,	-0.002142651950319024,	-0.002092652062435725,	-0.002042652169320352,	
+-0.001992652271098793,	-0.001942652367895603,	-0.001892652459835782,	-0.001842652547043885,	-0.001792652629645802,	-0.001742652707766087,	-0.001692652781529296,	-0.001642652851061317,	
+-0.001592652916486706,	-0.001542652977930462,	-0.001492653035517143,	-0.001442653089372634,	-0.001392653139621493,	-0.001342653186388719,	-0.001292653229798869,	-0.001242653269977829,	
+-0.001192653307050155,	-0.001142653341140849,	-0.001092653372374465,	-0.001042653400876892,	-0.000992653426772685,	-0.000942653450186845,	-0.000892653471243927,	-0.000842653490069820,	
+-0.000792653506789079,	-0.000742653521526259,	-0.000692653534407251,	-0.000642653545556608,	-0.000592653555099331,	-0.000542653563159977,	-0.000492653569864433,	-0.000442653575337254,	
+-0.000392653579703442,	-0.000342653583087552,	-0.000292653585615472,	-0.000242653587411758,	-0.000192653588601410,	-0.000142653589308984,	-0.000092653589660368,	-0.000042653589780118,	
+0.000007346410206766,	0.000057346410175728,	0.000107346410000880,	0.000157346409557666,	0.000207346408721530,	0.000257346407366583,	0.000307346405368271,	0.000357346402601593,	
+0.000407346398941993,	0.000457346394263583,	0.000507346388441806,	0.000557346381351664,	0.000607346372868600,	0.000657346362866726,	0.000707346351221486,	0.000757346337807880,	
+0.000807346322501352,	0.000857346305176015,	0.000907346285707312,	0.000957346263970243,	0.001007346239840252,	0.001057346213191452,	0.001107346183899286,	0.001157346151838755,	
+0.001207346116885302,	0.001257346078913040,	0.001307346037797413,	0.001357345993413865,	0.001407345945636508,	0.001457345894340786,	0.001507345839401699,	0.001557345780694692,	
+0.001607345718093876,	0.001657345651474696,	0.001707345580712151,	0.001757345505681687,	0.001807345426257415,	0.001857345342314780,	0.001907345253728781,	0.001957345160374863,	
+0.002007345062127138,	0.002057344958861051,	0.002107344850451600,	0.002157344736774233,	0.002207344617703058,	0.002257344493113523,	0.002307344362881071,	0.002357344226879813,	
+0.002407344084985194,	0.002457343937072216,	0.002507343783016322,	0.002557343622691624,	0.002607343455973567,	0.002657343282737152,	0.002707343102857823,	0.002757342916209691,	
+0.002807342722668203,	0.002857342522108357,	0.002907342314405600,	0.002957342099434042,	0.003007341877069129,	0.003057341647185862,	0.003107341409659684,	0.003157341164364709,	
+0.003207340911176381,	0.003257340649970145,	0.003307340380620113,	0.003357340103001730,	0.003407339816989997,	0.003457339522460358,	0.003507339219286927,	0.003557338907345147,	
+0.003607338586510021,	0.003657338256656991,	0.003707337917660173,	0.003757337569395009,	0.003807337211736501,	0.003857336844560094,	0.003907336467739902,	0.003957336081151368,	
+0.004007335684669494,	0.004057335278169725,	0.004107334861526173,	0.004157334434614284,	0.004207333997309060,	0.004257333549485944,	0.004307333091019050,	0.004357332621783824,	
+0.004407332141655711,	0.004457331650508822,	0.004507331148218605,	0.004557330634660059,	0.004607330109708632,	0.004657329573238434,	0.004707329025124913,	0.004757328465243070,	
+0.004807327893468349,	0.004857327309674865,	0.004907326713738062,	0.004957326105532942,	0.005007325484934952,	0.005057324851818203,	0.005107324206058143,	0.005157323547529772,	
+0.005207322876108536,	0.005257322191668548,	0.005307321494085256,	0.005357320783234103,	0.005407320058989205,	0.005457319321226006,	0.005507318569819510,	0.005557317804645160,	
+0.005607317025577073,	0.005657316232490692,	0.005707315425261022,	0.005757314603763507,	0.005807313767872260,	0.005857312917462730,	0.005907312052409917,	0.005957311172589269,	
+0.006007310277874899,	0.006057309368142251,	0.006107308443266332,	0.006157307503122585,	0.006207306547585126,	0.006257305576529399,	0.006307304589830853,	0.006357303587363602,	
+0.006407302569003091,	0.006457301534624325,	0.006507300484102748,	0.006557299417312476,	0.006607298334128956,	0.006657297234427190,	0.006707296118082624,	0.006757294984969375,	
+0.006807293834962888,	0.006857292667938166,	0.006907291483770657,	0.006957290282334475,	0.007007289063505067,	0.007057287827157437,	0.007107286573167031,	0.007157285301407965,	
+0.007207284011755685,	0.007257282704085639,	0.007307281378271943,	0.007357280034190043,	0.007407278671714943,	0.007457277290722091,	0.007507275891085601,	0.007557274472680921,	
+0.007607273035383055,	0.007657271579067451,	0.007707270103608224,	0.007757268608880821,	0.007807267094760247,	0.007857265561121950,	0.007907264007840044,	0.007957262434789978,	
+0.008007260841846756,	0.008057259228885828,	0.008107257595781304,	0.008157255942408639,	0.008207254268642833,	0.008257252574359336,	0.008307250859432264,	0.008357249123737063,	
+0.008407247367149184,	0.008457245589542743,	0.008507243790793187,	0.008557241970775523,	0.008607240129365198,	0.008657238266436327,	0.008707236381864362,	0.008757234475524305,	
+0.008807232547291606,	0.008857230597040383,	0.008907228624646083,	0.008957226629983710,	0.009007224612928716,	0.009057222573355216,	0.009107220511138658,	0.009157218426154051,	
+0.009207216318276841,	0.009257214187381147,	0.009307212033342416,	0.009357209856036100,	0.009407207655336316,	0.009457205431118511,	0.009507203183257693,	0.009557200911629312,	
+0.009607198616107484,	0.009657196296567659,	0.009707193952884843,	0.009757191584934488,	0.009807189192590708,	0.009857186775728957,	0.009907184334224238,	0.009957181867952003,	
+0.010007179376786367,	0.010057176860602784,	0.010107174319276260,	0.010157171752682244,	0.010207169160694854,	0.010257166543189540,	0.010307163900041756,	0.010357161231125615,	
+0.010407158536316574,	0.010457155815489635,	0.010507153068520252,	0.010557150295282541,	0.010607147495651954,	0.010657144669503498,	0.010707141816712626,	0.010757138937153455,	
+0.010807136030701436,	0.010857133097231577,	0.010907130136619330,	0.010957127148738812,	0.011007124133465478,	0.011057121090674332,	0.011107118020240829,	0.011157114922039087,	
+0.011207111795944556,	0.011257108641832247,	0.011307105459577610,	0.011357102249054764,	0.011407099010139164,	0.011457095742706260,	0.011507092446630172,	0.011557089121786353,	
+0.011607085768049813,	0.011657082385296001,	0.011707078973399039,	0.011757075532234380,	0.011807072061677032,	0.011857068561602449,	0.011907065031884750,	0.011957061472399387,	
+0.012007057883021371,	0.012057054263626155,	0.012107050614087858,	0.012157046934281936,	0.012207043224083397,	0.012257039483367692,	0.012307035712008946,	0.012357031909882609,	
+0.012407028076864139,	0.012457024212827652,	0.012507020317648606,	0.012557016391202009,	0.012607012433363315,	0.012657008444006645,	0.012707004423007455,	0.012757000370240754,	
+0.012806996285581995,	0.012856992168905302,	0.012906988020086128,	0.012956983838999486,	0.013006979625520826,	0.013056975379524275,	0.013106971100885283,	0.013156966789478865,	
+0.013206962445180475,	0.013256958067864233,	0.013306953657405597,	0.013356949213680020,	0.013406944736561626,	0.013456940225925871,	0.013506935681647764,	0.013556931103602763,	
+0.013606926491664990,	0.013656921845709900,	0.013706917165612507,	0.013756912451248264,	0.013806907702491296,	0.013856902919217059,	0.013906898101300564,	0.013956893248617269,	
+0.014006888361041296,	0.014056883438448102,	0.014106878480712700,	0.014156873487710546,	0.014206868459315763,	0.014256863395403810,	0.014306858295850142,	0.014356853160528885,	
+0.014406847989315495,	0.014456842782084983,	0.014506837538712810,	0.014556832259073098,	0.014606826943041308,	0.014656821590492449,	0.014706816201301980,	0.014756810775344026,	
+0.014806805312494044,	0.014856799812627051,	0.014906794275618501,	0.014956788701342523,	0.015006783089674571,	0.015056777440489662,	0.015106771753663255,	0.015156766029069473,	
+0.015206760266583777,	0.015256754466081180,	0.015306748627437141,	0.015356742750525785,	0.015406736835222574,	0.015456730881402963,	0.015506724888941083,	0.015556718857712390,	
+0.015606712787591900,	0.015656706678455069,	0.015706700530176032,	0.015756694342630242,	0.015806688115692715,	0.015856681849238913,	0.015906675543142960,	0.015956669197280320,	
+0.016006662811526007,	0.016056656385755482,	0.016106649919842873,	0.016156643413663636,	0.016206636867092790,	0.016256630280005797,	0.016306623652276787,	0.016356616983781214,	
+0.016406610274394547,	0.016456603523990906,	0.016506596732445759,	0.016556589899634117,	0.016606583025431446,	0.016656576109711874,	0.016706569152350862,	0.016756562153223426,	
+0.016806555112205031,	0.016856548029169801,	0.016906540903993204,	0.016956533736550251,	0.017006526526716411,	0.017056519274365810,	0.017106511979373910,	0.017156504641615729,	
+0.017206497260966732,	0.017256489837301048,	0.017306482370494140,	0.017356474860421470,	0.017406467306957166,	0.017456459709976696,	0.017506452069355076,	0.017556444384967770,	
+0.017606436656688911,	0.017656428884393959,	0.017706421067957934,	0.017756413207256301,	0.017806405302163191,	0.017856397352554065,	0.017906389358303951,	0.017956381319288305,	
+0.018006373235381259,	0.018056365106458284,	0.018106356932394395,	0.018156348713065058,	0.018206340448344405,	0.018256332138107900,	0.018306323782230564,	0.018356315380587865,	
+0.018406306933053930,	0.018456298439504231,	0.018506289899814229,	0.018556281313858058,	0.018606272681511184,	0.018656264002648627,	0.018706255277145856,	0.018756246504877002,	
+0.018806237685717531,	0.018856228819542468,	0.018906219906227276,	0.018956210945646090,	0.019006201937674376,	0.019056192882187156,	0.019106183779059899,	0.019156174628166739,	
+0.019206165429383144,	0.019256156182584132,	0.019306146887645176,	0.019356137544440408,	0.019406128152845297,	0.019456118712735310,	0.019506109223984578,	0.019556099686468577,	
+0.019606090100062326,	0.019656080464641294,	0.019706070780079618,	0.019756061046252764,	0.019806051263035755,	0.019856041430304065,	0.019906031547931826,	0.019956021615794507,	
+0.020006011633767137,	0.020056001601725180,	0.020105991519542774,	0.020155981387095390,	0.020205971204258055,	0.020255960970906234,	0.020305950686914067,	0.020355940352157022,	
+0.020405929966510569,	0.020455919529848852,	0.020505909042047330,	0.020555898502981042,	0.020605887912525447,	0.020655877270554689,	0.020705866576944239,	0.020755855831569123,	
+0.020805845034304809,	0.020855834185025440,	0.020905823283606486,	0.020955812329922975,	0.021005801323850375,	0.021055790265262827,	0.021105779154035803,	0.021155767990044334,	
+0.021205756773163886,	0.021255745503268607,	0.021305734180233959,	0.021355722803935422,	0.021405711374247134,	0.021455699891044566,	0.021505688354202749,	0.021555676763597157,	
+0.021605665119101929,	0.021655653420592537,	0.021705641667944010,	0.021755629861031824,	0.021805617999730121,	0.021855606083914372,	0.021905594113459607,	0.021955582088241301,	
+0.022005570008133593,	0.022055557873011965,	0.022105545682751439,	0.022155533437227495,	0.022205521136314271,	0.022255508779887245,	0.022305496367821448,	0.022355483899992354,	
+0.022405471376274109,	0.022455458796542180,	0.022505446160672050,	0.022555433468537861,	0.022605420720015090,	0.022655407914978765,	0.022705395053304368,	0.022755382134866033,	
+0.022805369159539249,	0.022855356127199036,	0.022905343037720880,	0.022955329890978923,	0.023005316686848642,	0.023055303425205068,	0.023105290105923677,	0.023155276728878620,	
+0.023205263293945372,	0.023255249800998964,	0.023305236249914874,	0.023355222640567250,	0.023405208972831573,	0.023455195246583314,	0.023505181461696622,	0.023555167618046980,	
+0.023605153715509416,	0.023655139753959414,	0.023705125733271118,	0.023755111653320005,	0.023805097513981115,	0.023855083315129925,	0.023905069056640586,	0.023955054738388569,	
+0.024005040360248919,	0.024055025922097111,	0.024105011423807294,	0.024154996865254946,	0.024204982246315107,	0.024254967566863260,	0.024304952826773547,	0.024354938025921452,	
+0.024404923164182458,	0.024454908241430710,	0.024504893257541693,	0.024554878212390441,	0.024604863105852439,	0.024654847937801833,	0.024704832708114109,	0.024754817416664302,	
+0.024804802063327899,	0.024854786647979042,	0.024904771170493223,	0.024954755630745472,	0.025004740028611278,	0.025054724363964789,	0.025104708636681492,	0.025154692846636420,	
+0.025204676993705061,	0.025254661077761566,	0.025304645098681418,	0.025354629056339659,	0.025404612950611770,	0.025454596781371904,	0.025504580548495547,	0.025554564251858179,	
+0.025604547891333960,	0.025654531466798372,	0.025704514978126453,	0.025754498425193690,	0.025804481807874240,	0.025854465126043585,	0.025904448379576766,	0.025954431568349270,	
+0.026004414692235252,	0.026054397751110195,	0.026104380744849144,	0.026154363673327588,	0.026204346536419676,	0.026254329334000900,	0.026304312065946300,	0.026354294732131363,	
+0.026404277332430247,	0.026454259866718434,	0.026504242334871420,	0.026554224736763353,	0.026604207072269726,	0.026654189341265580,	0.026704171543626403,	0.026754153679226355,	
+0.026804135747940924,	0.026854117749645152,	0.026904099684214530,	0.026954081551523217,	0.027004063351446696,	0.027054045083860022,	0.027104026748638675,	0.027154008345656819,	
+0.027203989874789940,	0.027253971335913087,	0.027303952728901751,	0.027353934053630090,	0.027403915309973593,	0.027453896497807748,	0.027503877617006723,	0.027553858667446002,	
+0.027603839649000633,	0.027653820561546111,	0.027703801404956593,	0.027753782179107570,	0.027803762883874095,	0.027853743519131655,	0.027903724084754410,	0.027953704580617859,	
+0.028003685006597043,	0.028053665362567461,	0.028103645648403269,	0.028153625863979966,	0.028203606009172596,	0.028253586083856655,	0.028303566087906306,	0.028353546021197041,	
+0.028403525883604355,	0.028453505675002412,	0.028503485395266703,	0.028553465044272280,	0.028603444621894639,	0.028653424128007941,	0.028703403562487687,	0.028753382925208921,	
+0.028803362216047141,	0.028853341434876514,	0.028903320581572533,	0.028953299656010248,	0.029003278658065158,	0.029053257587611431,	0.029103236444524557,	0.029153215228679592,	
+0.029203193939952035,	0.029253172578216049,	0.029303151143347129,	0.029353129635220333,	0.029403108053711158,	0.029453086398693769,	0.029503064670043662,	0.029553042867636336,	
+0.029603020991345961,	0.029652999041048032,	0.029702977016617609,	0.029752954917930185,	0.029802932744859928,	0.029852910497282344,	0.029902888175072480,	0.029952865778105839,	
+0.030002843306256591,	0.030052820759400235,	0.030102798137411828,	0.030152775440166868,	0.030202752667539527,	0.030252729819405303,	0.030302706895639252,	0.030352683896116880,	
+0.030402660820712357,	0.030452637669301178,	0.030502614441758853,	0.030552591137959544,	0.030602567757778761,	0.030652544301091555,	0.030702520767773432,	0.030752497157698566,	
+0.030802473470742456,	0.030852449706780163,	0.030902425865687186,	0.030952401947337706,	0.031002377951607218,	0.031052353878370784,	0.031102329727503913,	0.031152305498880772,	
+0.031202281192376866,	0.031252256807867258,	0.031302232345227450,	0.031352207804331622,	0.031402183185055270,	0.031452158487273903,	0.031502133710861698,	0.031552108855694164,	
+0.031602083921646353,	0.031652058908593773,	0.031702033816410603,	0.031752008644972352,	0.031801983394154076,	0.031851958063831287,	0.031901932653878161,	0.031951907164170200,	
+0.032001881594582476,	0.032051855944990486,	0.032101830215268419,	0.032151804405291771,	0.032201778514935615,	0.032251752544075453,	0.032301726492585468,	0.032351700360341164,	
+0.032401674147217611,	0.032451647853090321,	0.032501621477833462,	0.032551595021322551,	0.032601568483433097,	0.032651541864039277,	0.032701515163016601,	0.032751488380240140,	
+0.032801461515585398,	0.032851434568926564,	0.032901407540139142,	0.032951380429098197,	0.033001353235679251,	0.033051325959756475,	0.033101298601205378,	0.033151271159901040,	
+0.033201243635718969,	0.033251216028533349,	0.033301188338219684,	0.033351160564653044,	0.033401132707708954,	0.033451104767261583,	0.033501076743186455,	0.033551048635359078,	
+0.033601020443653630,	0.033650992167945634,	0.033700963808110163,	0.033750935364022717,	0.033800906835557497,	0.033850878222590003,	0.033900849524995322,	0.033950820742648956,	
+0.034000791875425096,	0.034050762923199251,	0.034100733885846501,	0.034150704763242362,	0.034200675555261018,	0.034250646261777984,	0.034300616882668333,	0.034350587417807589,	
+0.034400557867069928,	0.034450528230330874,	0.034500498507465942,	0.034550468698349317,	0.034600438802856522,	0.034650408820862635,	0.034700378752243168,	0.034750348596872302,	
+0.034800318354625576,	0.034850288025378047,	0.034900257609005246,	0.034950227105381357,	0.035000196514381895,	0.035050165835881948,	0.035100135069757024,	0.035150104215881321,	
+0.035200073274130363,	0.035250042244379214,	0.035300011126503404,	0.035349979920377125,	0.035399948625875900,	0.035449917242875238,	0.035499885771249351,	0.035549854210873741,	
+0.035599822561623494,	0.035649790823374140,	0.035699758995999864,	0.035749727079376188,	0.035799695073378199,	0.035849662977881412,	0.035899630792760026,	0.035949598517889557,	
+0.035999566153145098,	0.036049533698402164,	0.036099501153534955,	0.036149468518418992,	0.036199435792929363,	0.036249402976941583,	0.036299370070329851,	0.036349337072969695,	
+0.036399303984736196,	0.036449270805504877,	0.036499237535149942,	0.036549204173546915,	0.036599170720571318,	0.036649137176097350,	0.036699103540000541,	0.036749069812155970,	
+0.036799035992439173,	0.036849002080724343,	0.036898968076887001,	0.036948933980802241,	0.036998899792345594,	0.037048865511391249,	0.037098831137814745,	0.037148796671491159,	
+0.037198762112296030,	0.037248727460103548,	0.037298692714789250,	0.037348657876228215,	0.037398622944295981,	0.037448587918866752,	0.037498552799816044,	0.037548517587019402,	
+0.037598482280351023,	0.037648446879686437,	0.037698411384900737,	0.037748375795869447,	0.037798340112466779,	0.037848304334568261,	0.037898268462048981,	0.037948232494784469,	
+0.037998196432648935,	0.038048160275517912,	0.038098124023266490,	0.038148087675770194,	0.038198051232903242,	0.038248014694541158,	0.038297978060559040,	0.038347941330832420,	
+0.038397904505235503,	0.038447867583643824,	0.038497830565932915,	0.038547793451976994,	0.038597756241651585,	0.038647718934831786,	0.038697681531393135,	0.038747644031209838,	
+0.038797606434157424,	0.038847568740110999,	0.038897530948946095,	0.038947493060536922,	0.038997455074759012,	0.039047416991487470,	0.039097378810597820,	0.039147340531964288,	
+0.039197302155462403,	0.039247263680967259,	0.039297225108354407,	0.039347186437498044,	0.039397147668273715,	0.039447108800556512,	0.039497069834221986,	0.039547030769144342,	
+0.039596991605199118,	0.039646952342261864,	0.039696912980206778,	0.039746873518909417,	0.039796833958244869,	0.039846794298088677,	0.039896754538315059,	0.039946714678799553,	
+0.039996674719417265,	0.040046634660043733,	0.040096594500553161,	0.040146554240821114,	0.040196513880722679,	0.040246473420133398,	0.040296432858927492,	0.040346392196980503,	
+0.040396351434167539,	0.040446310570364137,	0.040496269605444515,	0.040546228539284218,	0.040596187371758789,	0.040646146102742454,	0.040696104732110758,	0.040746063259738792,	
+0.040796021685502115,	0.040845980009274939,	0.040895938230932814,	0.040945896350350841,	0.040995854367404570,	0.041045812281968228,	0.041095770093917343,	0.041145727803127044,	
+0.041195685409472861,	0.041245642912829027,	0.041295600313071078,	0.041345557610074135,	0.041395514803713743,	0.041445471893864112,	0.041495428880400809,	0.041545385763199376,	
+0.041595342542134033,	0.041645299217080337,	0.041695255787913388,	0.041745212254508744,	0.041795168616740631,	0.041845124874484593,	0.041895081027615744,	0.041945037076009634,	
+0.041994993019540489,	0.042044948858083860,	0.042094904591514860,	0.042144860219709042,	0.042194815742540630,	0.042244771159885175,	0.042294726471617798,	0.042344681677614043,	
+0.042394636777748143,	0.042444591771895655,	0.042494546659932124,	0.042544501441731788,	0.042594456117170200,	0.042644410686122465,	0.042694365148464149,	0.042744319504069483,	
+0.042794273752814013,	0.042844227894572859,	0.042894181929221578,	0.042944135856634397,	0.042994089676686879,	0.043044043389254140,	0.043093996994211729,	0.043143950491433887,	
+0.043193903880796164,	0.043243857162173688,	0.043293810335442010,	0.043343763400475362,	0.043393716357149302,	0.043443669205338958,	0.043493621944919882,	0.043543574575766304,	
+0.043593527097753798,	0.043643479510757907,	0.043693431814652885,	0.043743384009314275,	0.043793336094617205,	0.043843288070437240,	0.043893239936648613,	0.043943191693126889,	
+0.043993143339747180,	0.044043094876385060,	0.044093046302914753,	0.044142997619211838,	0.044192948825151422,	0.044242899920609084,	0.044292850905459050,	0.044342801779576890,	
+0.044392752542837727,	0.044442703195117124,	0.044492653736289314,	0.044542604166229877,	0.044592554484814369,	0.044642504691917037,	0.044692454787413440,	0.044742404771178704,	
+0.044792354643088401,	0.044842304403016765,	0.044892254050839374,	0.044942203586431341,	0.044992153009668252,	0.045042102320424326,	0.045092051518575156,	0.045142000603995848,	
+0.045191949576561988,	0.045241898436147801,	0.045291847182628880,	0.045341795815880333,	0.045391744335777744,	0.045441692742195346,	0.045491641035008724,	0.045541589214093438,	
+0.045591537279323732,	0.045641485230575186,	0.045691433067722928,	0.045741380790642536,	0.045791328399208242,	0.045841275893295626,	0.045891223272779821,	0.045941170537536401,	
+0.045991117687439617,	0.046041064722365035,	0.046091011642187790,	0.046140958446783460,	0.046190905136026292,	0.046240851709791857,	0.046290798167955297,	0.046340744510392183,	
+0.046390690736976763,	0.046440636847584621,	0.046490582842090886,	0.046540528720371135,	0.046590474482299617,	0.046640420127751915,	0.046690365656603609,	0.046740311068728939,	
+0.046790256364003496,	0.046840201542302409,	0.046890146603501263,	0.046940091547474312,	0.046990036374097127,	0.047039981083244850,	0.047089925674793066,	0.047139870148616023,	
+0.047189814504589311,	0.047239758742588053,	0.047289702862487848,	0.047339646864162942,	0.047389590747488913,	0.047439534512340918,	0.047489478158594521,	0.047539421686123989,	
+0.047589365094804902,	0.047639308384512843,	0.047689251555122075,	0.047739194606508176,	0.047789137538546286,	0.047839080351112000,	0.047889023044079569,	0.047938965617324580,	
+0.047988908070722182,	0.048038850404147952,	0.048088792617476152,	0.048138734710582373,	0.048188676683341758,	0.048238618535629892,	0.048288560267321035,	0.048338501878290779,	
+0.048388443368414268,	0.048438384737567092,	0.048488325985623512,	0.048538267112459121,	0.048588208117949498,	0.048638149001968917,	0.048688089764392962,	0.048738030405096777,	
+0.048787970923955967,	0.048837911320844786,	0.048887851595638819,	0.048937791748213229,	0.048987731778443601,	0.049037671686204203,	0.049087611471370626,	0.049137551133818021,	
+0.049187490673421978,	0.049237430090056766,	0.049287369383597977,	0.049337308553920767,	0.049387247600900727,	0.049437186524412126,	0.049487125324330562,	0.049537064000531178,	
+0.049587002552889586,	0.049636940981280041,	0.049686879285578141,	0.049736817465659486,	0.049786755521398343,	0.049836693452670312,	0.049886631259350549,	0.049936568941314652,	
+0.049986506498436889,	0.050036443930592860,	0.050086381237657719,	0.050136318419507067,	0.050186255476015185,	0.050236192407057650,	0.050286129212509648,	0.050336065892246755,	
+0.050386002446143260,	0.050435938874074757,	0.050485875175916406,	0.050535811351543815,	0.050585747400831250,	0.050635683323654312,	0.050685619119888614,	0.050735554789408423,	
+0.050785490332089352,	0.050835425747806542,	0.050885361036435622,	0.050935296197850852,	0.050985231231927844,	0.051035166138541754,	0.051085100917568189,	0.051135035568881437,	
+0.051184970092357090,	0.051234904487870318,	0.051284838755296734,	0.051334772894510605,	0.051384706905387545,	0.051434640787802716,	0.051484574541631731,	0.051534508166748864,	
+0.051584441663029730,	0.051634375030349934,	0.051684308268583758,	0.051734241377606807,	0.051784174357294252,	0.051834107207521712,	0.051884039928163456,	0.051933972519095095,	
+0.051983904980191807,	0.052033837311329205,	0.052083769512381563,	0.052133701583224494,	0.052183633523733175,	0.052233565333783212,	0.052283497013248900,	0.052333428562005839,	
+0.052383359979929205,	0.052433291266894617,	0.052483222422776359,	0.052533153447450041,	0.052583084340791286,	0.052633015102674381,	0.052682945732974933,	0.052732876231568117,	
+0.052782806598329561,	0.052832736833133540,	0.052882666935855679,	0.052932596906371150,	0.052982526744555572,	0.053032456450283240,	0.053082386023429760,	0.053132315463870317,	
+0.053182244771480529,	0.053232173946134685,	0.053282102987708406,	0.053332031896076867,	0.053381960671115697,	0.053431889312699175,	0.053481817820702937,	0.053531746195002151,	
+0.053581674435472446,	0.053631602541988108,	0.053681530514424765,	0.053731458352658037,	0.053781386056562221,	0.053831313626012942,	0.053881241060885376,	0.053931168361055153,	
+0.053981095526396565,	0.054031022556785241,	0.054080949452096357,	0.054130876212205546,	0.054180802836987098,	0.054230729326316639,	0.054280655680069366,	0.054330581898120893,	
+0.054380507980345522,	0.054430433926618879,	0.054480359736816149,	0.054530285410812972,	0.054580210948483629,	0.054630136349703762,	0.054680061614348997,	0.054729986742293638,	
+0.054779911733413310,	0.054829836587583204,	0.054879761304678948,	0.054929685884574850,	0.054979610327146530,	0.055029534632269186,	0.055079458799818452,	0.055129382829668623,	
+0.055179306721695340,	0.055229230475773793,	0.055279154091779609,	0.055329077569587097,	0.055379000909071892,	0.055428924110109190,	0.055478847172574612,	0.055528770096342474,	
+0.055578692881288416,	0.055628615527288067,	0.055678538034215734,	0.055728460401947059,	0.055778382630357233,	0.055828304719321889,	0.055878226668715343,	0.055928148478413230,	
+0.055978070148290746,	0.056027991678223532,	0.056077913068085891,	0.056127834317753471,	0.056177755427101468,	0.056227676396005517,	0.056277597224339927,	0.056327517911980346,	
+0.056377438458801978,	0.056427358864680449,	0.056477279129490084,	0.056527199253106515,	0.056577119235404955,	0.056627039076261036,	0.056676958775549076,	0.056726878333144722,	
+0.056776797748923614,	0.056826717022760063,	0.056876636154529731,	0.056926555144107799,	0.056976473991369923,	0.057026392696190427,	0.057076311258444944,	0.057126229678008678,	
+0.057176147954757291,	0.057226066088565085,	0.057275984079307708,	0.057325901926860379,	0.057375819631098737,	0.057425737191897107,	0.057475654609131129,	0.057525571882676013,	
+0.057575489012407409,	0.057625405998199646,	0.057675322839928364,	0.057725239537469220,	0.057775156090696535,	0.057825072499485958,	0.057874988763712699,	0.057924904883252408,	
+0.057974820857979420,	0.058024736687769370,	0.058074652372497489,	0.058124567912039411,	0.058174483306269474,	0.058224398555063332,	0.058274313658296190,	0.058324228615843708,	
+0.058374143427580211,	0.058424058093381352,	0.058473972613122351,	0.058523886986678861,	0.058573801213925213,	0.058623715294737061,	0.058673629228990061,	0.058723543016558549,	
+0.058773456657318174,	0.058823370151144166,	0.058873283497912168,	0.058923196697496523,	0.058973109749772878,	0.059023022654616467,	0.059072935411902942,	0.059122848021506635,	
+0.059172760483303208,	0.059222672797167877,	0.059272584962976306,	0.059322496980602830,	0.059372408849923120,	0.059422320570812377,	0.059472232143146279,	0.059522143566799163,	
+0.059572054841646682,	0.059621965967564507,	0.059671876944426980,	0.059721787772109756,	0.059771698450488062,	0.059821608979437564,	0.059871519358832608,	0.059921429588548847,	
+0.059971339668461514,	0.060021249598446270,	0.060071159378377467,	0.060121069008130759,	0.060170978487581385,	0.060220887816605000,	0.060270796995075961,	0.060320706022869923,	
+0.060370614899862118,	0.060420523625928230,	0.060470432200942580,	0.060520340624780851,	0.060570248897318275,	0.060620157018430515,	0.060670064987991920,	0.060719972805878167,	
+0.060769880471964917,	0.060819787986126528,	0.060869695348238669,	0.060919602558176571,	0.060969509615815910,	0.061019416521031038,	0.061069323273697615,	0.061119229873690888,	
+0.061169136320886532,	0.061219042615158883,	0.061268948756383640,	0.061318854744436012,	0.061368760579191703,	0.061418666260525043,	0.061468571788311714,	0.061518477162426963,	
+0.061568382382746457,	0.061618287449144556,	0.061668192361496933,	0.061718097119679273,	0.061768001723565925,	0.061817906173032580,	0.061867810467954462,	0.061917714608207261,	
+0.061967618593665334,	0.062017522424204365,	0.062067426099699584,	0.062117329620026682,	0.062167232985060009,	0.062217136194675254,	0.062267039248747665,	0.062316942147152915,	
+0.062366844889765370,	0.062416747476460713,	0.062466649907114188,	0.062516552181601473,	0.062566454299796945,	0.062616356261576273,	0.062666258066815167,	0.062716159715387965,	
+0.062766061207170362,	0.062815962542037598,	0.062865863719865384,	0.062915764740528068,	0.062965665603901336,	0.063015566309860438,	0.063065466858281058,	0.063115367249037588,	
+0.063165267482005683,	0.063215167557060623,	0.063265067474078077,	0.063314967232932423,	0.063364866833499345,	0.063414766275654108,	0.063464665559272396,	0.063514564684228586,	
+0.063564463650398348,	0.063614362457656962,	0.063664261105880110,	0.063714159594942157,	0.063764057924718814,	0.063813956095085764,	0.063863854105917384,	0.063913751957089357,	
+0.063963649648476964,	0.064013547179955888,	0.064063444551400492,	0.064113341762686502,	0.064163238813689141,	0.064213135704284136,	0.064263032434345849,	0.064312929003749963,	
+0.064362825412371774,	0.064412721660086963,	0.064462617746769896,	0.064512513672296296,	0.064562409436541401,	0.064612305039380924,	0.064662200480689255,	0.064712095760342078,	
+0.064761990878215103,	0.064811885834182709,	0.064861780628120591,	0.064911675259904031,	0.064961569729408725,	0.065011464036509051,	0.065061358181080720,	0.065111252162998998,	
+0.065161145982139582,	0.065211039638376850,	0.065260933131586527,	0.065310826461643878,	0.065360719628424602,	0.065410612631803075,	0.065460505471655023,	0.065510398147855711,	
+0.065560290660280837,	0.065610183008804793,	0.065660075193303302,	0.065709967213652062,	0.065759859069725465,	0.065809750761399208,	0.065859642288548584,	0.065909533651049290,	
+0.065959424848775733,	0.066009315881603609,	0.066059206749408184,	0.066109097452065196,	0.066158987989449011,	0.066208878361435367,	0.066258768567899529,	0.066308658608717208,	
+0.066358548483762783,	0.066408438192912006,	0.066458327736040129,	0.066508217113022877,	0.066558106323734628,	0.066607995368051121,	0.066657884245848079,	0.066707772956999867,	
+0.066757661501382237,	0.066807549878870442,	0.066857438089340221,	0.066907326132665965,	0.066957214008723384,	0.067007101717387774,	0.067056989258534844,	0.067106876632039014,	
+0.067156763837775982,	0.067206650875621041,	0.067256537745449915,	0.067306424447136998,	0.067356310980558026,	0.067406197345588281,	0.067456083542103487,	0.067505969569978022,	
+0.067555855429087652,	0.067605741119307644,	0.067655626640513708,	0.067705511992580278,	0.067755397175383064,	0.067805282188797805,	0.067855167032698893,	0.067905051706962066,	
+0.067954936211462605,	0.068004820546076247,	0.068054704710677399,	0.068104588705141786,	0.068154472529344701,	0.068204356183161882,	0.068254239666467723,	0.068304122979137960,	
+0.068354006121047903,	0.068403889092073275,	0.068453771892088469,	0.068503654520969237,	0.068553536978590873,	0.068603419264829102,	0.068653301379558357,	0.068703183322654335,	
+0.068753065093992816,	0.068802946693448178,	0.068852828120896187,	0.068902709376212123,	0.068952590459271726,	0.069002471369949400,	0.069052352108120912,	0.069102232673661529,	
+0.069152113066447016,	0.069201993286351779,	0.069251873333251557,	0.069301753207021644,	0.069351632907537791,	0.069401512434674420,	0.069451391788307268,	0.069501270968311643,	
+0.069551149974563270,	0.069601028806936582,	0.069650907465307332,	0.069700785949551244,	0.069750664259542752,	0.069800542395157608,	0.069850420356271092,	0.069900298142758985,	
+0.069950175754495678,	0.070000053191356937,	0.070049930453218057,	0.070099807539954803,	0.070149684451441582,	0.070199561187554146,	0.070249437748167817,	0.070299314133158333,	
+0.070349190342400114,	0.070399066375768926,	0.070448942233140077,	0.070498817914389306,	0.070548693419391045,	0.070598568748021062,	0.070648443900154650,	0.070698318875667562,	
+0.070748193674434245,	0.070798068296330452,	0.070847942741231920,	0.070897817009013084,	0.070947691099549709,	0.070997565012717118,	0.071047438748391048,	0.071097312306445934,	
+0.071147185686757541,	0.071197058889201192,	0.071246931913652625,	0.071296804759986301,	0.071346677428077959,	0.071396549917802921,	0.071446422229036952,	0.071496294361654486,	
+0.071546166315531276,	0.071596038090542657,	0.071645909686564396,	0.071695781103470899,	0.071745652341137958,	0.071795523399441341,	0.071845394278255453,	0.071895264977456089,	
+0.071945135496918555,	0.071995005836518633,	0.072044875996130756,	0.072094745975630689,	0.072144615774893756,	0.072194485393795721,	0.072244354832211033,	0.072294224090015458,	
+0.072344093167084317,	0.072393962063293391,	0.072443830778517113,	0.072493699312631263,	0.072543567665511163,	0.072593435837032594,	0.072643303827069974,	0.072693171635499113,	
+0.072743039262195761,	0.072792906707034366,	0.072842773969890709,	0.072892641050640111,	0.072942507949158353,	0.072992374665319881,	0.073042241199000477,	0.073092107550075461,	
+0.073141973718420628,	0.073191839703910425,	0.073241705506420604,	0.073291571125826530,	0.073341436562003981,	0.073391301814827378,	0.073441166884172529,	0.073491031769914769,	
+0.073540896471929865,	0.073590760990092277,	0.073640625324277800,	0.073690489474362186,	0.073740353440219911,	0.073790217221726753,	0.073840080818758050,	0.073889944231189594,	
+0.073939807458895820,	0.073989670501752536,	0.074039533359635090,	0.074089396032419236,	0.074139258519979448,	0.074189120822191520,	0.074238982938930789,	0.074288844870073048,	
+0.074338706615492745,	0.074388568175065686,	0.074438429548667195,	0.074488290736173079,	0.074538151737457786,	0.074588012552397123,	0.074637873180866426,	0.074687733622741490,	
+0.074737593877896774,	0.074787453946208074,	0.074837313827551169,	0.074887173521800562,	0.074937033028832006,	0.074986892348520864,	0.075036751480742944,	0.075086610425372693,	
+0.075136469182285934,	0.075186327751357987,	0.075236186132464661,	0.075286044325480431,	0.075335902330281090,	0.075385760146742004,	0.075435617774738950,	0.075485475214146405,	
+0.075535332464840177,	0.075585189526695615,	0.075635046399588526,	0.075684903083393387,	0.075734759577985977,	0.075784615883242118,	0.075834471999036271,	0.075884327925244244,	
+0.075934183661741400,	0.075984039208403534,	0.076033894565105134,	0.076083749731721995,	0.076133604708129479,	0.076183459494203395,	0.076233314089818233,	0.076283168494849771,	
+0.076333022709173387,	0.076382876732664903,	0.076432730565198767,	0.076482584206650814,	0.076532437656896407,	0.076582290915811341,	0.076632143983270104,	0.076681996859148505,	
+0.076731849543322364,	0.076781702035666144,	0.076831554336055680,	0.076881406444366321,	0.076931258360473903,	0.076981110084252888,	0.077030961615579097,	0.077080812954327907,	
+0.077130664100375113,	0.077180515053595231,	0.077230365813864055,	0.077280216381056963,	0.077330066755049789,	0.077379916935716983,	0.077429766922934393,	0.077479616716577396,	
+0.077529466316521786,	0.077579315722642067,	0.077629164934814074,	0.077679013952913156,	0.077728862776815150,	0.077778711406394543,	0.077828559841527159,	0.077878408082088818,	
+0.077928256127954010,	0.077978103978998570,	0.078027951635097861,	0.078077799096127720,	0.078127646361962635,	0.078177493432478443,	0.078227340307550505,	0.078277186987054673,	
+0.078327033470865420,	0.078376879758858584,	0.078426725850909554,	0.078476571746894153,	0.078526417446686869,	0.078576262950163553,	0.078626108257199581,	0.078675953367670776,	
+0.078725798281451639,	0.078775642998418008,	0.078825487518445717,	0.078875331841409269,	0.078925175967184485,	0.078975019895646759,	0.079024863626671937,	0.079074707160134511,	
+0.079124550495910301,	0.079174393633874726,	0.079224236573903609,	0.079274079315871465,	0.079323921859654117,	0.079373764205126957,	0.079423606352165846,	0.079473448300645261,	
+0.079523290050441064,	0.079573131601428634,	0.079622972953483820,	0.079672814106481138,	0.079722655060296410,	0.079772495814805500,	0.079822336369882896,	0.079872176725404462,	
+0.079922016881245575,	0.079971856837282099,	0.080021696593388522,	0.080071536149440722,	0.080121375505314077,	0.080171214660884421,	0.080221053616026300,	0.080270892370615549,	
+0.080320730924527559,	0.080370569277638179,	0.080420407429821941,	0.080470245380954694,	0.080520083130911815,	0.080569920679569182,	0.080619758026801311,	0.080669595172484024,	
+0.080719432116493212,	0.080769268858703364,	0.080819105398990357,	0.080868941737229569,	0.080918777873296877,	0.080968613807066811,	0.081018449538415194,	0.081068285067217458,	
+0.081118120393349452,	0.081167955516685708,	0.081217790437102061,	0.081267625154473944,	0.081317459668677219,	0.081367293979586391,	0.081417128087077323,	0.081466961991025447,	
+0.081516795691306598,	0.081566629187795323,	0.081616462480367483,	0.081666295568898470,	0.081716128453264175,	0.081765961133339116,	0.081815793608999141,	0.081865625880120127,	
+0.081915457946576620,	0.081965289808244454,	0.082015121464999077,	0.082064952916716324,	0.082114784163270754,	0.082164615204538216,	0.082214446040394157,	0.082264276670714412,	
+0.082314107095373540,	0.082363937314247390,	0.082413767327211410,	0.082463597134141448,	0.082513426734912049,	0.082563256129399076,	0.082613085317477977,	0.082662914299024601,	
+0.082712743073913492,	0.082762571642020527,	0.082812400003221584,	0.082862228157391193,	0.082912056104405232,	0.082961883844139134,	0.083011711376468761,	0.083061538701268672,	
+0.083111365818414731,	0.083161192727782385,	0.083211019429247496,	0.083260845922684623,	0.083310672207969616,	0.083360498284977949,	0.083410324153585472,	0.083460149813666729,	
+0.083509975265097625,	0.083559800507753579,	0.083609625541510482,	0.083659450366242866,	0.083709274981826634,	0.083759099388137651,	0.083808923585050488,	0.083858747572441009,	
+0.083908571350184646,	0.083958394918157320,	0.084008218276233559,	0.084058041424289243,	0.084107864362199830,	0.084157687089841199,	0.084207509607087908,	0.084257331913815833,	
+0.084307154009900437,	0.084356975895217609,	0.084406797569641881,	0.084456619033049171,	0.084506440285314899,	0.084556261326314983,	0.084606082155923967,	0.084655902774017744,	
+0.084705723180471773,	0.084755543375161918,	0.084805363357962779,	0.084855183128750220,	0.084905002687400158,	0.084954822033787139,	0.085004641167787068,	0.085054460089275391,	
+0.085104278798128014,	0.085154097294219480,	0.085203915577425723,	0.085253733647622162,	0.085303551504684716,	0.085353369148487956,	0.085403186578907761,	0.085453003795819604,	
+0.085502820799099377,	0.085552637588621666,	0.085602454164262348,	0.085652270525896898,	0.085702086673401220,	0.085751902606649888,	0.085801718325518792,	0.085851533829883836,	
+0.085901349119619608,	0.085951164194602012,	0.086000979054706495,	0.086050793699808989,	0.086100608129784040,	0.086150422344507580,	0.086200236343855055,	0.086250050127702399,	
+0.086299863695924156,	0.086349677048396259,	0.086399490184994182,	0.086449303105593817,	0.086499115810069735,	0.086548928298297884,	0.086598740570153709,	0.086648552625513117,	
+0.086698364464250707,	0.086748176086242385,	0.086797987491364054,	0.086847798679490329,	0.086897609650497101,	0.086947420404259845,	0.086997230940654480,	0.087047041259555605,	
+0.087096851360839111,	0.087146661244380502,	0.087196470910055682,	0.087246280357739237,	0.087296089587307099,	0.087345898598634730,	0.087395707391598049,	0.087445515966071669,	
+0.087495324321931495,	0.087545132459053016,	0.087594940377312150,	0.087644748076583484,	0.087694555556742937,	0.087744362817666469,	0.087794169859228624,	0.087843976681305377,	
+0.087893783283772176,	0.087943589666504965,	0.087993395829378332,	0.088043201772268209,	0.088093007495050085,	0.088142812997599893,	0.088192618279792218,	0.088242423341502993,	
+0.088292228182607721,	0.088342032802982307,	0.088391837202501378,	0.088441641381040853,	0.088491445338476221,	0.088541249074683429,	0.088591052589537062,	0.088640855882913067,	
+0.088690658954686932,	0.088740461804734591,	0.088790264432930657,	0.088840066839151063,	0.088889869023271742,	0.088939670985167307,	0.088989472724713692,	0.089039274241786398,	
+0.089089075536261358,	0.089138876608013187,	0.089188677456917817,	0.089238478082850764,	0.089288278485687961,	0.089338078665304008,	0.089387878621574865,	0.089437678354376021,	
+0.089487477863583437,	0.089537277149071698,	0.089587076210716779,	0.089636875048394168,	0.089686673661979813,	0.089736472051348326,	0.089786270216375655,	0.089836068156937759,	
+0.089885865872909240,	0.089935663364166071,	0.089985460630583741,	0.090035257672038196,	0.090085054488404065,	0.090134851079557293,	0.090184647445373398,	0.090234443585728324,	
+0.090284239500496716,	0.090334035189554490,	0.090383830652777178,	0.090433625890040739,	0.090483420901219788,	0.090533215686190285,	0.090583010244827747,	0.090632804577008119,	
+0.090682598682606044,	0.090732392561497469,	0.090782186213558352,	0.090831979638663338,	0.090881772836688371,	0.090931565807508968,	0.090981358551001090,	0.091031151067039379,	
+0.091080943355499794,	0.091130735416257838,	0.091180527249189500,	0.091230318854169393,	0.091280110231073491,	0.091329901379777312,	0.091379692300156815,	0.091429482992086655,	
+0.091479273455442781,	0.091529063690100734,	0.091578853695936463,	0.091628643472824622,	0.091678433020641159,	0.091728222339261617,	0.091778011428561970,	0.091827800288416847,	
+0.091877588918702222,	0.091927377319294068,	0.091977165490067042,	0.092026953430897090,	0.092076741141659743,	0.092126528622231002,	0.092176315872485495,	0.092226102892299197,	
+0.092275889681547638,	0.092325676240106805,	0.092375462567851327,	0.092425248664657206,	0.092475034530399958,	0.092524820164955557,	0.092574605568198673,	0.092624390740005266,	
+0.092674175680250895,	0.092723960388811519,	0.092773744865561808,	0.092823529110377723,	0.092873313123135265,	0.092923096903709076,	0.092972880451975159,	0.093022663767809030,	
+0.093072446851086690,	0.093122229701682782,	0.093172012319473307,	0.093221794704333796,	0.093271576856140237,	0.093321358774767299,	0.093371140460090971,	0.093420921911986782,	
+0.093470703130330735,	0.093520484114997485,	0.093570264865863020,	0.093620045382802899,	0.093669825665693110,	0.093719605714408322,	0.093769385528824509,	0.093819165108817673,	
+0.093868944454262485,	0.093918723565034931,	0.093968502441010571,	0.094018281082065405,	0.094068059488074077,	0.094117837658912615,	0.094167615594456550,	0.094217393294581897,	
+0.094267170759163313,	0.094316947988076813,	0.094366724981197928,	0.094416501738402672,	0.094466278259565731,	0.094516054544563091,	0.094565830593270311,	0.094615606405563407,	
+0.094665381981317034,	0.094715157320407209,	0.094764932422709933,	0.094814707288099875,	0.094864481916453067,	0.094914256307645037,	0.094964030461551815,	0.095013804378048086,	
+0.095063578057009823,	0.095113351498312640,	0.095163124701832497,	0.095212897667444119,	0.095262670395023494,	0.095312442884446180,	0.095362215135588208,	0.095411987148324259,	
+0.095461758922530338,	0.095511530458082028,	0.095561301754855332,	0.095611072812724934,	0.095660843631566850,	0.095710614211256664,	0.095760384551670394,	0.095810154652682708,	
+0.095859924514169637,	0.095909694136007195,	0.095959463518070082,	0.096009232660234298,	0.096059001562375443,	0.096108770224369519,	0.096158538646091238,	0.096208306827416601,	
+0.096258074768221208,	0.096307842468381061,	0.096357609927770871,	0.096407377146266654,	0.096457144123743982,	0.096506910860078912,	0.096556677355146114,	0.096606443608821618,	
+0.096656209620981023,	0.096705975391500332,	0.096755740920254268,	0.096805506207118863,	0.096855271251970118,	0.096905036054682758,	0.096954800615132813,	0.097004564933195855,	
+0.097054329008747942,	0.097104092841663756,	0.097153856431819341,	0.097203619779090283,	0.097253382883352613,	0.097303145744481054,	0.097352908362351623,	0.097402670736839919,	
+0.097452432867821986,	0.097502194755172536,	0.097551956398767584,	0.097601717798482743,	0.097651478954194057,	0.097701239865776224,	0.097751000533105301,	0.097800760956057317,	
+0.097850521134506985,	0.097900281068330347,	0.097950040757403017,	0.097999800201601012,	0.098049559400799083,	0.098099318354873233,	0.098149077063699103,	0.098198835527152722,	
+0.098248593745108803,	0.098298351717443402,	0.098348109444032134,	0.098397866924751012,	0.098447624159474806,	0.098497381148079516,	0.098547137890440784,	0.098596894386434653,	
+0.098646650635935834,	0.098696406638820400,	0.098746162394963949,	0.098795917904242525,	0.098845673166530867,	0.098895428181705033,	0.098945182949641067,	0.098994937470213692,	
+0.099044691743298982,	0.099094445768772535,	0.099144199546510423,	0.099193953076387370,	0.099243706358279435,	0.099293459392062244,	0.099343212177611828,	0.099392964714802953,	
+0.099442717003511663,	0.099492469043613571,	0.099542220834984763,	0.099591972377499949,	0.099641723671035201,	0.099691474715466161,	0.099741225510668857,	0.099790976056518058,	
+0.099840726352889819,	0.099890476399660214,	0.099940226196703966,	0.099989975743897147,	0.100039725041115400,	0.100089474088234780,	0.100139222885130020,	0.100188971431677220,	
+0.100238719727751990,	0.100288467773230390,	0.100338215567987190,	0.100387963111898450,	0.100437710404839800,	0.100487457446687310,	0.100537204237315740,	0.100586950776601170,	
+0.100636697064419200,	0.100686443100645950,	0.100736188885156130,	0.100785934417825860,	0.100835679698531190,	0.100885424727146870,	0.100935169503549000,	0.100984914027613200,	
+0.101034658299215550,	0.101084402318230820,	0.101134146084535080,	0.101183889598003980,	0.101233632858513600,	0.101283375865938690,	0.101333118620155340,	0.101382861121039200,	
+0.101432603368466340,	0.101482345362311540,	0.101532087102450870,	0.101581828588759980,	0.101631569821114970,	0.101681310799390580,	0.101731051523462930,	0.101780791993208080,	
+0.101830532208500820,	0.101880272169217220,	0.101930011875232930,	0.101979751326424060,	0.102029490522665380,	0.102079229463832970,	0.102128968149802480,	0.102178706580450020,	
+0.102228444755650350,	0.102278182675279560,	0.102327920339213310,	0.102377657747327720,	0.102427394899497540,	0.102477131795598860,	0.102526868435507360,	0.102576604819099120,	
+0.102626340946248940,	0.102676076816832900,	0.102725812430726660,	0.102775547787806340,	0.102825282887946720,	0.102875017731023880,	0.102924752316913930,	0.102974486645491680,	
+0.103024220716633200,	0.103073954530214160,	0.103123688086110680,	0.103173421384197550,	0.103223154424350860,	0.103272887206446280,	0.103322619730359930,	0.103372351995966570,	
+0.103422084003142360,	0.103471815751762920,	0.103521547241704380,	0.103571278472841550,	0.103621009445050510,	0.103670740158206940,	0.103720470612186980,	0.103770200806865390,	
+0.103819930742118300,	0.103869660417821820,	0.103919389833850750,	0.103969118990081210,	0.104018847886388880,	0.104068576522649850,	0.104118304898738950,	0.104168033014532290,	
+0.104217760869905540,	0.104267488464734840,	0.104317215798894970,	0.104366942872262060,	0.104416669684711790,	0.104466396236120290,	0.104516122526362370,	0.104565848555314130,	
+0.104615574322851280,	0.104665299828849920,	0.104715025073184880,	0.104764750055732270,	0.104814474776368240,	0.104864199234967560,	0.104913923431406400,	0.104963647365560420,	
+0.105013371037305780,	0.105063094446517260,	0.105112817593071010,	0.105162540476842700,	0.105212263097708490,	0.105261985455543190,	0.105311707550222910,	0.105361429381623360,	
+0.105411150949620700,	0.105460872254089700,	0.105510593294906530,	0.105560314071946880,	0.105610034585086870,	0.105659754834201360,	0.105709474819166440,	0.105759194539857840,	
+0.105808913996151690,	0.105858633187922810,	0.105908352115047360,	0.105958070777401460,	0.106007789174859950,	0.106057507307298970,	0.106107225174594210,	0.106156942776621840,	
+0.106206660113256660,	0.106256377184374850,	0.106306093989852080,	0.106355810529564510,	0.106405526803386980,	0.106455242811195640,	0.106504958552866190,	0.106554674028274790,	
+0.106604389237296250,	0.106654104179806750,	0.106703818855681980,	0.106753533264798110,	0.106803247407029960,	0.106852961282253690,	0.106902674890345470,	0.106952388231180110,	
+0.107002101304633790,	0.107051814110582210,	0.107101526648901530,	0.107151238919466610,	0.107200950922153580,	0.107250662656838180,	0.107300374123396550,	0.107350085321703550,	
+0.107399796251635340,	0.107449506913067640,	0.107499217305876610,	0.107548927429937100,	0.107598637285125270,	0.107648346871316840,	0.107698056188388000,	0.107747765236213570,	
+0.107797474014669730,	0.107847182523632640,	0.107896890762977150,	0.107946598732579450,	0.107996306432315240,	0.108046013862060700,	0.108095721021690700,	0.108145427911081380,	
+0.108195134530108500,	0.108244840878648220,	0.108294546956575410,	0.108344252763766220,	0.108393958300096390,	0.108443663565442120,	0.108493368559678250,	0.108543073282680950,	
+0.108592777734325980,	0.108642481914489500,	0.108692185823046360,	0.108741889459872770,	0.108791592824844460,	0.108841295917837600,	0.108890998738727070,	0.108940701287389030,	
+0.108990403563699680,	0.109040105567533890,	0.109089807298767840,	0.109139508757277250,	0.109189209942938350,	0.109238910855625980,	0.109288611495216320,	0.109338311861585140,	
+0.109388011954608620,	0.109437711774161630,	0.109487411320120370,	0.109537110592360570,	0.109586809590758440,	0.109636508315188840,	0.109686206765527970,	0.109735904941651590,	
+0.109785602843435890,	0.109835300470755720,	0.109884997823487320,	0.109934694901506850,	0.109984391704689220,	0.110034088232910610,	0.110083784486046780,	0.110133480463973910,	
+0.110183176166566920,	0.110232871593701970,	0.110282566745254860,	0.110332261621101770,	0.110381956221117570,	0.110431650545178490,	0.110481344593160280,	0.110531038364939160,	
+0.110580731860390000,	0.110630425079389000,	0.110680118021811950,	0.110729810687535040,	0.110779503076433170,	0.110829195188382520,	0.110878887023259350,	0.110928578580938510,	
+0.110978269861296220,	0.111027960864208260,	0.111077651589550840,	0.111127342037198850,	0.111177032207028500,	0.111226722098915570,	0.111276411712736280,	0.111326101048365520,	
+0.111375790105679500,	0.111425478884554010,	0.111475167384865260,	0.111524855606488160,	0.111574543549298910,	0.111624231213173300,	0.111673918597987570,	0.111723605703616590,	
+0.111773292529936600,	0.111822979076823810,	0.111872665344153150,	0.111922351331800810,	0.111972037039642610,	0.112021722467554740,	0.112071407615412120,	0.112121092483090990,	
+0.112170777070467130,	0.112220461377416770,	0.112270145403814820,	0.112319829149537490,	0.112369512614460600,	0.112419195798460370,	0.112468878701411700,	0.112518561323190840,	
+0.112568243663673570,	0.112617925722736140,	0.112667607500253450,	0.112717288996101740,	0.112766970210156820,	0.112816651142294900,	0.112866331792390930,	0.112916012160321110,	
+0.112965692245961720,	0.113015372049187640,	0.113065051569875130,	0.113114730807900010,	0.113164409763138490,	0.113214088435465500,	0.113263766824757310,	0.113313444930889680,	
+0.113363122753738890,	0.113412800293179850,	0.113462477549088810,	0.113512154521341570,	0.113561831209814390,	0.113611507614382200,	0.113661183734921230,	0.113710859571307300,	
+0.113760535123416680,	0.113810210391124250,	0.113859885374306320,	0.113909560072839100,	0.113959234486597550,	0.114008908615457910,	0.114058582459296010,	0.114108256017988070,	
+0.114157929291409070,	0.114207602279435240,	0.114257274981942410,	0.114306947398806830,	0.114356619529903430,	0.114406291375108490,	0.114455962934297830,	0.114505634207347690,	
+0.114555305194133030,	0.114604975894530100,	0.114654646308414740,	0.114704316435663200,	0.114753986276150440,	0.114803655829752700,	0.114853325096346270,	0.114902994075806080,	
+0.114952662768008400,	0.115002331172829070,	0.115051999290144360,	0.115101667119829190,	0.115151334661759880,	0.115201001915812220,	0.115250668881862490,	0.115300335559785650,	
+0.115350001949457980,	0.115399668050755300,	0.115449333863553880,	0.115498999387728700,	0.115548664623156020,	0.115598329569711670,	0.115647994227271940,	0.115697658595711790,	
+0.115747322674907490,	0.115796986464734880,	0.115846649965070240,	0.115896313175788550,	0.115945976096766060,	0.115995638727879090,	0.116045301069002570,	0.116094963120012790,	
+0.116144624880785610,	0.116194286351197320,	0.116243947531122850,	0.116293608420438520,	0.116343269019020190,	0.116392929326744110,	0.116442589343485270,	0.116492249069119950,	
+0.116541908503524010,	0.116591567646573750,	0.116641226498144110,	0.116690885058111410,	0.116740543326351500,	0.116790201302740690,	0.116839858987153920,	0.116889516379467500,	
+0.116939173479557730,	0.116988830287299590,	0.117038486802569370,	0.117088143025242940,	0.117137798955196590,	0.117187454592305300,	0.117237109936445370,	0.117286764987492670,	
+0.117336419745323510,	0.117386074209812840,	0.117435728380837000,	0.117485382258271830,	0.117535035841993650,	0.117584689131877430,	0.117634342127799500,	0.117683994829635710,	
+0.117733647237262370,	0.117783299350554480,	0.117832951169388330,	0.117882602693640260,	0.117932253923185220,	0.117981904857899560,	0.118031555497659130,	0.118081205842340260,	
+0.118130855891817930,	0.118180505645968460,	0.118230155104667740,	0.118279804267792050,	0.118329453135216420,	0.118379101706817160,	0.118428749982470150,	0.118478397962051690,	
+0.118528045645436800,	0.118577693032501800,	0.118627340123122570,	0.118676986917175420,	0.118726633414535380,	0.118776279615078740,	0.118825925518681850,	0.118875571125219700,	
+0.118925216434568620,	0.118974861446604500,	0.119024506161203680,	0.119074150578241140,	0.119123794697593220,	0.119173438519135820,	0.119223082042745270,	0.119272725268296580,	
+0.119322368195666060,	0.119372010824729630,	0.119421653155363610,	0.119471295187443020,	0.119520936920844190,	0.119570578355443020,	0.119620219491115840,	0.119669860327737670,	
+0.119719500865184850,	0.119769141103333280,	0.119818781042059300,	0.119868420681237920,	0.119918060020745500,	0.119967699060458360,	0.120017337800251530,	0.120066976240001360,	
+0.120116614379583750,	0.120166252218875040,	0.120215889757750270,	0.120265526996085770,	0.120315163933757450,	0.120364800570641670,	0.120414436906613440,	0.120464072941549120,	
+0.120513708675324610,	0.120563344107816270,	0.120612979238899150,	0.120662614068449550,	0.120712248596343440,	0.120761882822457150,	0.120811516746665700,	0.120861150368845450,	
+0.120910783688872790,	0.120960416706622710,	0.121010049421971590,	0.121059681834795350,	0.121109313944970350,	0.121158945752371610,	0.121208577256875530,	0.121258208458358000,	
+0.121307839356695370,	0.121357469951762720,	0.121407100243436390,	0.121456730231592310,	0.121506359916106840,	0.121555989296855040,	0.121605618373713250,	0.121655247146557440,	
+0.121704875615263930,	0.121754503779707800,	0.121804131639765400,	0.121853759195313130,	0.121903386446226020,	0.121953013392380430,	0.122002640033652310,	0.122052266369918030,	
+0.122101892401052650,	0.122151518126932530,	0.122201143547433620,	0.122250768662432300,	0.122300393471803600,	0.122350017975423940,	0.122399642173169220,	0.122449266064915840,	
+0.122498889650538840,	0.122548512929914630,	0.122598135902919140,	0.122647758569428740,	0.122697380929318510,	0.122747002982464830,	0.122796624728743640,	0.122846246168031330,	
+0.122895867300202950,	0.122945488125134920,	0.122995108642703600,	0.123044728852784070,	0.123094348755252730,	0.123143968349985510,	0.123193587636858810,	0.123243206615747700,	
+0.123292825286528560,	0.123342443649077370,	0.123392061703270510,	0.123441679448983060,	0.123491296886091410,	0.123540914014471510,	0.123590530833999760,	0.123640147344551250,	
+0.123689763546002390,	0.123739379438229100,	0.123788995021107810,	0.123838610294513580,	0.123888225258322840,	0.123937839912411970,	0.123987454256656070,	0.124037068290931520,	
+0.124086682015114300,	0.124136295429080820,	0.124185908532706170,	0.124235521325866740,	0.124285133808438500,	0.124334745980297880,	0.124384357841319950,	0.124433969391381110,	
+0.124483580630357370,	0.124533191558125100,	0.124582802174559430,	0.124632412479536740,	0.124682022472933020,	0.124731632154624680,	0.124781241524486830,	0.124830850582395870,	
+0.124880459328228240,	0.124930067761859000,	0.124979675883164600,	0.125029283692021010,	0.125078891188304650,	0.125128498371890630,	0.125178105242655350,	0.125227711800474820,	
+0.125277318045225430,	0.125326923976782330,	0.125376529595021910,	0.125426134899820160,	0.125475739891053510,	0.125525344568597070,	0.125574948932327290,	0.125624552982120140,	
+0.125674156717852010,	0.125723760139398070,	0.125773363246634740,	0.125822966039438430,	0.125872568517684270,	0.125922170681248670,	0.125971772530007660,	0.126021374063837680,	
+0.126070975282613800,	0.126120576186212470,	0.126170176774509730,	0.126219777047381960,	0.126269377004704310,	0.126318976646353250,	0.126368575972204720,	0.126418174982135200,	
+0.126467773676019770,	0.126517372053734950,	0.126566970115156690,	0.126616567860161430,	0.126666165288624320,	0.126715762400421790,	0.126765359195429860,	0.126814955673524990,	
+0.126864551834582260,	0.126914147678478170,	0.126963743205089160,	0.127013338414290330,	0.127062933305958160,	0.127112527879968660,	0.127162122136198260,	0.127211716074522140,	
+0.127261309694816720,	0.127310902996958020,	0.127360495980822520,	0.127410088646285340,	0.127459680993222910,	0.127509273021511300,	0.127558864731026960,	0.127608456121645010,	
+0.127658047193241890,	0.127707637945693670,	0.127757228378876820,	0.127806818492666420,	0.127856408286939010,	0.127905997761570990,	0.127955586916437550,	0.128005175751415150,	
+0.128054764266379790,	0.128104352461207970,	0.128153940335774850,	0.128203527889956840,	0.128253115123630020,	0.128302702036670880,	0.128352288628954540,	0.128401874900357450,	
+0.128451460850755680,	0.128501046480025720,	0.128550631788042690,	0.128600216774683060,	0.128649801439822910,	0.128699385783338700,	0.128748969805105580,	0.128798553505000050,	
+0.128848136882898560,	0.128897719938676270,	0.128947302672209720,	0.128996885083374900,	0.129046467172048290,	0.129096048938105080,	0.129145630381421740,	0.129195211501874350,	
+0.129244792299339360,	0.129294372773691930,	0.129343952924808600,	0.129393532752565380,	0.129443112256838740,	0.129492691437503920,	0.129542270294437320,	0.129591848827515090,	
+0.129641427036613660,	0.129691004921608230,	0.129740582482375270,	0.129790159718790880,	0.129839736630731510,	0.129889313218072370,	0.129938889480689930,	0.129988465418460740,	
+0.130038041031259930,	0.130087616318964010,	0.130137191281449040,	0.130186765918591550,	0.130236340230266700,	0.130285914216351000,	0.130335487876720500,	0.130385061211251760,	
+0.130434634219819880,	0.130484206902301450,	0.130533779258572490,	0.130583351288509510,	0.130632922991987730,	0.130682494368883630,	0.130732065419073310,	0.130781636142433240,	
+0.130831206538838670,	0.130880776608166080,	0.130930346350291970,	0.130979915765091550,	0.131029484852441370,	0.131079053612217440,	0.131128622044296340,	0.131178190148553250,	
+0.131227757924864690,	0.131277325373106710,	0.131326892493155850,	0.131376459284887340,	0.131426025748177690,	0.131475591882902950,	0.131525157688939690,	0.131574723166163090,	
+0.131624288314449690,	0.131673853133675550,	0.131723417623717250,	0.131772981784449930,	0.131822545615750190,	0.131872109117494500,	0.131921672289558090,	0.131971235131817520,	
+0.132020797644148870,	0.132070359826428650,	0.132119921678532090,	0.132169483200335720,	0.132219044391715640,	0.132268605252548410,	0.132318165782709220,	0.132367725982074610,	
+0.132417285850520680,	0.132466845387924000,	0.132516404594159750,	0.132565963469104490,	0.132615522012634300,	0.132665080224625780,	0.132714638104954100,	0.132764195653495810,	
+0.132813752870127500,	0.132863309754724350,	0.132912866307162950,	0.132962422527319350,	0.133011978415070150,	0.133061533970290580,	0.133111089192857160,	0.133160644082646020,	
+0.133210198639533710,	0.133259752863395450,	0.133309306754107820,	0.133358860311546920,	0.133408413535589330,	0.133457966426110240,	0.133507518982986240,	0.133557071206093450,	
+0.133606623095308410,	0.133656174650506360,	0.133705725871563900,	0.133755276758357110,	0.133804827310762600,	0.133854377528655530,	0.133903927411912570,	0.133953476960410180,	
+0.134003026174023680,	0.134052575052629630,	0.134102123596104130,	0.134151671804323750,	0.134201219677163780,	0.134250767214500740,	0.134300314416210760,	0.134349861282170470,	
+0.134399407812255070,	0.134448954006341160,	0.134498499864304870,	0.134548045386022750,	0.134597590571370110,	0.134647135420223470,	0.134696679932458980,	0.134746224107953260,	
+0.134795767946581520,	0.134845311448220350,	0.134894854612746360,	0.134944397440034780,	0.134993939929962230,	0.135043482082404800,	0.135093023897239120,	0.135142565374340440,	
+0.135192106513585350,	0.135241647314850000,	0.135291187778010940,	0.135340727902943490,	0.135390267689524220,	0.135439807137629290,	0.135489346247135290,	0.135538885017917470,	
+0.135588423449852450,	0.135637961542816350,	0.135687499296685780,	0.135737036711336050,	0.135786573786643720,	0.135836110522485400,	0.135885646918736340,	0.135935182975273180,	
+0.135984718691972070,	0.136034254068709590,	0.136083789105361040,	0.136133323801803010,	0.136182858157911670,	0.136232392173563640,	0.136281925848634190,	0.136331459182999910,	
+0.136380992176536990,	0.136430524829122020,	0.136480057140630300,	0.136529589110938460,	0.136579120739922620,	0.136628652027459440,	0.136678182973424180,	0.136727713577693450,	
+0.136777243840143450,	0.136826773760650780,	0.136876303339090730,	0.136925832575339940,	0.136975361469274970,	0.137024890020771200,	0.137074418229705170,	0.137123946095953130,	
+0.137173473619391640,	0.137223000799896020,	0.137272527637342910,	0.137322054131608470,	0.137371580282569350,	0.137421106090100830,	0.137470631554079570,	0.137520156674381690,	
+0.137569681450883880,	0.137619205883461440,	0.137668729971990980,	0.137718253716348660,	0.137767777116411190,	0.137817300172053820,	0.137866822883153190,	0.137916345249585960,	
+0.137965867271227420,	0.138015388947954200,	0.138064910279642520,	0.138114431266169010,	0.138163951907408960,	0.138213472203239040,	0.138262992153535460,	0.138312511758174830,	
+0.138362031017032460,	0.138411549929985030,	0.138461068496908730,	0.138510586717680180,	0.138560104592174740,	0.138609622120269030,	0.138659139301839260,	0.138708656136762090,	
+0.138758172624912860,	0.138807688766168170,	0.138857204560404710,	0.138906720007497790,	0.138956235107324080,	0.139005749859759780,	0.139055264264681510,	0.139104778321964690,	
+0.139154292031485910,	0.139203805393121380,	0.139253318406747790,	0.139302831072240480,	0.139352343389476080,	0.139401855358330830,	0.139451366978681350,	0.139500878250403050,	
+0.139550389173372540,	0.139599899747466060,	0.139649409972560260,	0.139698919848530500,	0.139748429375253450,	0.139797938552605750,	0.139847447380462790,	0.139896955858701180,	
+0.139946463987197180,	0.139995971765827480,	0.140045479194467410,	0.140094986272993630,	0.140144493001282400,	0.140193999379210370,	0.140243505406652900,	0.140293011083486690,	
+0.140342516409587920,	0.140392021384833310,	0.140441526009098210,	0.140491030282259290,	0.140540534204192800,	0.140590037774775380,	0.140639540993882480,	0.140689043861390690,	
+0.140738546377176310,	0.140788048541115980,	0.140837550353085120,	0.140887051812960380,	0.140936552920618440,	0.140986053675934670,	0.141035554078785790,	0.141085054129048010,	
+0.141134553826598010,	0.141184053171311220,	0.141233552163064300,	0.141283050801733480,	0.141332549087195470,	0.141382047019325660,	0.141431544598000720,	0.141481041823096950,	
+0.141530538694490980,	0.141580035212058250,	0.141629531375675410,	0.141679027185218740,	0.141728522640564960,	0.141778017741589430,	0.141827512488168860,	0.141877006880179930,	
+0.141926500917498060,	0.141975994599999930,	0.142025487927561810,	0.142074980900060430,	0.142124473517371150,	0.142173965779370660,	0.142223457685935280,	0.142272949236941700,	
+0.142322440432265300,	0.142371931271782800,	0.142421421755370450,	0.142470911882905000,	0.142520401654261860,	0.142569891069317670,	0.142619380127948780,	0.142668868830031880,	
+0.142718357175442350,	0.142767845164056940,	0.142817332795752370,	0.142866820070403990,	0.142916306987888600,	0.142965793548082420,	0.143015279750862200,	0.143064765596103340,	
+0.143114251083682590,	0.143163736213476170,	0.143213220985360880,	0.143262705399212100,	0.143312189454906540,	0.143361673152320510,	0.143411156491330740,	0.143460639471812620,	
+0.143510122093642920,	0.143559604356697930,	0.143609086260854340,	0.143658567805987620,	0.143708048991974450,	0.143757529818691190,	0.143807010286014530,	0.143856490393819900,	
+0.143905970141984060,	0.143955449530383720,	0.144004928558894320,	0.144054407227392600,	0.144103885535754870,	0.144153363483857850,	0.144202841071576990,	0.144252318298789010,	
+0.144301795165370260,	0.144351271671197460,	0.144400747816146040,	0.144450223600092740,	0.144499699022913870,	0.144549174084486230,	0.144598648784685170,	0.144648123123387510,	
+0.144697597100469560,	0.144747070715808030,	0.144796543969278410,	0.144846016860757400,	0.144895489390121810,	0.144944961557247040,	0.144994433362009870,	0.145043904804286610,	
+0.145093375883954050,	0.145142846600887610,	0.145192316954964040,	0.145241786946059690,	0.145291256574051290,	0.145340725838814330,	0.145390194740225550,	0.145439663278161270,	
+0.145489131452498280,	0.145538599263112020,	0.145588066709879280,	0.145637533792676350,	0.145687000511380030,	0.145736466865865780,	0.145785932856010350,	0.145835398481690550,	
+0.145884863742781780,	0.145934328639160890,	0.145983793170704150,	0.146033257337288360,	0.146082721138789010,	0.146132184575082870,	0.146181647646046240,	0.146231110351555920,	
+0.146280572691487420,	0.146330034665717450,	0.146379496274122420,	0.146428957516579080,	0.146478418392962910,	0.146527878903150690,	0.146577339047018810,	0.146626798824443960,	
+0.146676258235301730,	0.146725717279468810,	0.146775175956822050,	0.146824634267236910,	0.146874092210590200,	0.146923549786758260,	0.146973006995617860,	0.147022463837044510,	
+0.147071920310915010,	0.147121376417105710,	0.147170832155493400,	0.147220287525953590,	0.147269742528363030,	0.147319197162598140,	0.147368651428535670,	0.147418105326051150,	
+0.147467558855021390,	0.147517012015322690,	0.147566464806831920,	0.147615917229424550,	0.147665369282977380,	0.147714820967366790,	0.147764272282469580,	0.147813723228161280,	
+0.147863173804318630,	0.147912624010818510,	0.147962073847536370,	0.148011523314349080,	0.148060972411132950,	0.148110421137764850,	0.148159869494120240,	0.148209317480075960,	
+0.148258765095508390,	0.148308212340294370,	0.148357659214309350,	0.148407105717430180,	0.148456551849533270,	0.148505997610495400,	0.148555443000192110,	0.148604888018500190,	
+0.148654332665296070,	0.148703776940456560,	0.148753220843857140,	0.148802664375374700,	0.148852107534886040,	0.148901550322266650,	0.148950992737393400,	0.149000434780142660,	
+0.149049876450391280,	0.149099317748014740,	0.149148758672889930,	0.149198199224893220,	0.149247639403901460,	0.149297079209790160,	0.149346518642436170,	0.149395957701715880,	
+0.149445396387506120,	0.149494834699682420,	0.149544272638121640,	0.149593710202700210,	0.149643147393294930,	0.149692584209781320,	0.149742020652036260,	0.149791456719936600,	
+0.149840892413357850,	0.149890327732176860,	0.149939762676270070,	0.149989197245514290,	0.150038631439785100,	0.150088065258959320,	0.150137498702913370,	0.150186931771524150,	
+0.150236364464667120,	0.150285796782219210,	0.150335228724056770,	0.150384660290056730,	0.150434091480094590,	0.150483522294047210,	0.150532952731791040,	0.150582382793202910,	
+0.150631812478158410,	0.150681241786534360,	0.150730670718207200,	0.150780099273053830,	0.150829527450949740,	0.150878955251771860,	0.150928382675397020,	0.150977809721700770,	
+0.151027236390560010,	0.151076662681851160,	0.151126088595451100,	0.151175514131235370,	0.151224939289080850,	0.151274364068863960,	0.151323788470461630,	0.151373212493749380,	
+0.151422636138604130,	0.151472059404902240,	0.151521482292520660,	0.151570904801334950,	0.151620326931221960,	0.151669748682058150,	0.151719170053720430,	0.151768591046084340,	
+0.151818011659026750,	0.151867431892424600,	0.151916851746153410,	0.151966271220090100,	0.152015690314111110,	0.152065109028093340,	0.152114527361912330,	0.152163945315445030,	
+0.152213362888567880,	0.152262780081157730,	0.152312196893090200,	0.152361613324242170,	0.152411029374490140,	0.152460445043710920,	0.152509860331780210,	0.152559275238574820,	
+0.152608689763971240,	0.152658103907846370,	0.152707517670075820,	0.152756931050536450,	0.152806344049105200,	0.152855756665657650,	0.152905168900070720,	0.152954580752220880,	
+0.153003992221984990,	0.153053403309238720,	0.153102814013858920,	0.153152224335722090,	0.153201634274705120,	0.153251043830683640,	0.153300453003534560,	0.153349861793134340,	
+0.153399270199359890,	0.153448678222086850,	0.153498085861192100,	0.153547493116552140,	0.153596899988043880,	0.153646306475542950,	0.153695712578926220,	0.153745118298070690,	
+0.153794523632851900,	0.153843928583146800,	0.153893333148831880,	0.153942737329784090,	0.153992141125878970,	0.154041544536993540,	0.154090947563004230,	0.154140350203788000,	
+0.154189752459220450,	0.154239154329178510,	0.154288555813538700,	0.154337956912177910,	0.154387357624971830,	0.154436757951797320,	0.154486157892530950,	0.154535557447049580,	
+0.154584956615228920,	0.154634355396945840,	0.154683753792076880,	0.154733151800498990,	0.154782549422087770,	0.154831946656720180,	0.154881343504273160,	0.154930739964622340,	
+0.154980136037644660,	0.155029531723216650,	0.155078927021215260,	0.155128321931516100,	0.155177716453996140,	0.155227110588531890,	0.155276504335000310,	0.155325897693277010,	
+0.155375290663238990,	0.155424683244762720,	0.155474075437725210,	0.155523467242002030,	0.155572858657470230,	0.155622249684006260,	0.155671640321487090,	0.155721030569788390,	
+0.155770420428787110,	0.155819809898360250,	0.155869198978383390,	0.155918587668733540,	0.155967975969287240,	0.156017363879921410,	0.156066751400511770,	0.156116138530935230,	
+0.156165525271068330,	0.156214911620788070,	0.156264297579970100,	0.156313683148491370,	0.156363068326228430,	0.156412453113058260,	0.156461837508856530,	0.156511221513500190,	
+0.156560605126865810,	0.156609988348830360,	0.156659371179269510,	0.156708753618060190,	0.156758135665079460,	0.156807517320202950,	0.156856898583307650,	0.156906279454270080,	
+0.156955659932967260,	0.157005040019274870,	0.157054419713069850,	0.157103799014228800,	0.157153177922628700,	0.157202556438145210,	0.157251934560655310,	0.157301312290035580,	
+0.157350689626163030,	0.157400066568913280,	0.157449443118163390,	0.157498819273789890,	0.157548195035669770,	0.157597570403678750,	0.157646945377693780,	0.157696319957591450,	
+0.157745694143248770,	0.157795067934541400,	0.157844441331346370,	0.157893814333540690,	0.157943186941000010,	0.157992559153601360,	0.158041930971221320,	0.158091302393736920,	
+0.158140673421023780,	0.158190044052958970,	0.158239414289419070,	0.158288784130281050,	0.158338153575420660,	0.158387522624714870,	0.158436891278040250,	0.158486259535273870,	
+0.158535627396291400,	0.158584994860969860,	0.158634361929185810,	0.158683728600816340,	0.158733094875737060,	0.158782460753825070,	0.158831826234957370,	0.158881191319009660,	
+0.158930556005858980,	0.158979920295381880,	0.159029284187455430,	0.159078647681955340,	0.159128010778758660,	0.159177373477741910,	0.159226735778782190,	0.159276097681755160,	
+0.159325459186537900,	0.159374820293007010,	0.159424181001039500,	0.159473541310511090,	0.159522901221298840,	0.159572260733279320,	0.159621619846329610,	0.159670978560325390,	
+0.159720336875143730,	0.159769694790661660,	0.159819052306754920,	0.159868409423300550,	0.159917766140175170,	0.159967122457255810,	0.160016478374418180,	0.160065833891539390,	
+0.160115189008495970,	0.160164543725165060,	0.160213898041422330,	0.160263251957144860,	0.160312605472209270,	0.160361958586492580,	0.160411311299870570,	0.160460663612220280,	
+0.160510015523418340,	0.160559367033341780,	0.160608718141866390,	0.160658068848869180,	0.160707419154227260,	0.160756769057816330,	0.160806118559513490,	0.160855467659195370,	
+0.160904816356738980,	0.160954164652020140,	0.161003512544915880,	0.161052860035302840,	0.161102207123058090,	0.161151553808057370,	0.161200900090177790,	0.161250245969295960,	
+0.161299591445288940,	0.161348936518032500,	0.161398281187403710,	0.161447625453279230,	0.161496969315536140,	0.161546312774050150,	0.161595655828698420,	0.161644998479357540,	
+0.161694340725904580,	0.161743682568215340,	0.161793024006166910,	0.161842365039636340,	0.161891705668499420,	0.161941045892633250,	0.161990385711914460,	0.162039725126220140,	
+0.162089064135426060,	0.162138402739409330,	0.162187740938046610,	0.162237078731214960,	0.162286416118790160,	0.162335753100649320,	0.162385089676669120,	0.162434425846726630,	
+0.162483761610697640,	0.162533096968459220,	0.162582431919888080,	0.162631766464861300,	0.162681100603254660,	0.162730434334945270,	0.162779767659810230,	0.162829100577725340,	
+0.162878433088567700,	0.162927765192213970,	0.162977096888541260,	0.163026428177425380,	0.163075759058743410,	0.163125089532372060,	0.163174419598188430,	0.163223749256068310,	
+0.163273078505888790,	0.163322407347526590,	0.163371735780858840,	0.163421063805761270,	0.163470391422111060,	0.163519718629784870,	0.163569045428659830,	0.163618371818611720,	
+0.163667697799517700,	0.163717023371254850,	0.163766348533699040,	0.163815673286727330,	0.163864997630216420,	0.163914321564043480,	0.163963645088084310,	0.164012968202216000,	
+0.164062290906315300,	0.164111613200259270,	0.164160935083923790,	0.164210256557185990,	0.164259577619922520,	0.164308898272010560,	0.164358218513325910,	0.164407538343745720,	
+0.164456857763146700,	0.164506176771405940,	0.164555495368399330,	0.164604813554003970,	0.164654131328096560,	0.164703448690554280,	0.164752765641252940,	0.164802082180069670,	
+0.164851398306881640,	0.164900714021564670,	0.164950029323995940,	0.164999344214052100,	0.165048658691610370,	0.165097972756546560,	0.165147286408737800,	0.165196599648060800,	
+0.165245912474392770,	0.165295224887609530,	0.165344536887588210,	0.165393848474205550,	0.165443159647338690,	0.165492470406863520,	0.165541780752657160,	0.165591090684596350,	
+0.165640400202558270,	0.165689709306418740,	0.165739017996054920,	0.165788326271344020,	0.165837634132161850,	0.165886941578385600,	0.165936248609891980,	0.165985555226558200,	
+0.166034861428260070,	0.166084167214874820,	0.166133472586279110,	0.166182777542350200,	0.166232082082963860,	0.166281386207997340,	0.166330689917327380,	0.166379993210831110,	
+0.166429296088384420,	0.166478598549864490,	0.166527900595148050,	0.166577202224112320,	0.166626503436633130,	0.166675804232587680,	0.166725104611853160,	0.166774404574305450,	
+0.166823704119821730,	0.166873003248278750,	0.166922301959553680,	0.166971600253522450,	0.167020898130062180,	0.167070195589049700,	0.167119492630362160,	0.167168789253875430,	
+0.167218085459466730,	0.167267381247012850,	0.167316676616390940,	0.167365971567476870,	0.167415266100147900,	0.167464560214280770,	0.167513853909752650,	0.167563147186439500,	
+0.167612440044218440,	0.167661732482966290,	0.167711024502560260,	0.167760316102876230,	0.167809607283791410,	0.167858898045183000,	0.167908188386926890,	0.167957478308900340,	
+0.168006767810980090,	0.168056056893043340,	0.168105345554966030,	0.168154633796625350,	0.168203921617898100,	0.168253209018661450,	0.168302495998791380,	0.168351782558165050,	
+0.168401068696659250,	0.168450354414151240,	0.168499639710516870,	0.168548924585633450,	0.168598209039377670,	0.168647493071626830,	0.168696776682256830,	0.168746059871144880,	
+0.168795342638168200,	0.168844624983202740,	0.168893906906125740,	0.168943188406813940,	0.168992469485144630,	0.169041750140993680,	0.169091030374238370,	0.169140310184755500,	
+0.169189589572422280,	0.169238868537114650,	0.169288147078709840,	0.169337425197084670,	0.169386702892116350,	0.169435980163680860,	0.169485257011655430,	0.169534533435916850,	
+0.169583809436342350,	0.169633085012807910,	0.169682360165190750,	0.169731634893368150,	0.169780909197216000,	0.169830183076611600,	0.169879456531431720,	0.169928729561553640,	
+0.169978002166853300,	0.170027274347207960,	0.170076546102494420,	0.170125817432589980,	0.170175088337370550,	0.170224358816713380,	0.170273628870495320,	0.170322898498593640,	
+0.170372167700884260,	0.170421436477244480,	0.170470704827551080,	0.170519972751681380,	0.170569240249511310,	0.170618507320918130,	0.170667773965779120,	0.170717040183970240,	
+0.170766305975368770,	0.170815571339851510,	0.170864836277295790,	0.170914100787577520,	0.170963364870574010,	0.171012628526162060,	0.171061891754219010,	0.171111154554620780,	
+0.171160416927244650,	0.171209678871967500,	0.171258940388666570,	0.171308201477217870,	0.171357462137498670,	0.171406722369385810,	0.171455982172756570,	0.171505241547486950,	
+0.171554500493454220,	0.171603759010535230,	0.171653017098607280,	0.171702274757546370,	0.171751531987229760,	0.171800788787534770,	0.171850045158337350,	0.171899301099514850,	
+0.171948556610944050,	0.171997811692502330,	0.172047066344065640,	0.172096320565511270,	0.172145574356716100,	0.172194827717557450,	0.172244080647911270,	0.172293333147654910,	
+0.172342585216665210,	0.172391836854819490,	0.172441088061993740,	0.172490338838065250,	0.172539589182910930,	0.172588839096408070,	0.172638088578432660,	0.172687337628862040,	
+0.172736586247573540,	0.172785834434443120,	0.172835082189348090,	0.172884329512165370,	0.172933576402772270,	0.172982822861044800,	0.173032068886860260,	0.173081314480095530,	
+0.173130559640627980,	0.173179804368333580,	0.173229048663089690,	0.173278292524773170,	0.173327535953261340,	0.173376778948430230,	0.173426021510157180,	0.173475263638319080,	
+0.173524505332793260,	0.173573746593455760,	0.173622987420183870,	0.173672227812854930,	0.173721467771345010,	0.173770707295531400,	0.173819946385291050,	0.173869185040501250,	
+0.173918423261038070,	0.173967661046778830,	0.174016898397600400,	0.174066135313380190,	0.174115371793994220,	0.174164607839319810,	0.174213843449233850,	0.174263078623613760,	
+0.174312313362335520,	0.174361547665276480,	0.174410781532313600,	0.174460014963324190,	0.174509247958184290,	0.174558480516771310,	0.174607712638962100,	0.174656944324634050,	
+0.174706175573663190,	0.174755406385926900,	0.174804636761302530,	0.174853866699666160,	0.174903096200895090,	0.174952325264866290,	0.175001553891457110,	0.175050782080543620,	
+0.175100009832003160,	0.175149237145712680,	0.175198464021549540,	0.175247690459389820,	0.175296916459110860,	0.175346142020589600,	0.175395367143703430,	0.175444591828328420,	
+0.175493816074341920,	0.175543039881620870,	0.175592263250042680,	0.175641486179483390,	0.175690708669820370,	0.175739930720931030,	0.175789152332691410,	0.175838373504978910,	
+0.175887594237670470,	0.175936814530643500,	0.175986034383774050,	0.176035253796939520,	0.176084472770016850,	0.176133691302883450,	0.176182909395415370,	0.176232127047490030,	
+0.176281344258984340,	0.176330561029775760,	0.176379777359740310,	0.176428993248755440,	0.176478208696698090,	0.176527423703445650,	0.176576638268874210,	0.176625852392861160,	
+0.176675066075283940,	0.176724279316018610,	0.176773492114942590,	0.176822704471932820,	0.176871916386866720,	0.176921127859620410,	0.176970338890071300,	0.177019549478096310,	
+0.177068759623572910,	0.177117969326377160,	0.177167178586386480,	0.177216387403477870,	0.177265595777528710,	0.177314803708415130,	0.177364011196014530,	0.177413218240203920,	
+0.177462424840860690,	0.177511630997860990,	0.177560836711082170,	0.177610041980401730,	0.177659246805695730,	0.177708451186841620,	0.177757655123716380,	0.177806858616197440,	
+0.177856061664160900,	0.177905264267484240,	0.177954466426044370,	0.178003668139718820,	0.178052869408383630,	0.178102070231916290,	0.178151270610193760,	0.178200470543093490,	
+0.178249670030491610,	0.178298869072265580,	0.178348067668292340,	0.178397265818449390,	0.178446463522612810,	0.178495660780660120,	0.178544857592468240,	0.178594053957914670,	
+0.178643249876875520,	0.178692445349228230,	0.178741640374850300,	0.178790834953617810,	0.178840029085408220,	0.178889222770098580,	0.178938416007566330,	0.178987608797687580,	
+0.179036801140339820,	0.179085993035400040,	0.179135184482745740,	0.179184375482253020,	0.179233566033799360,	0.179282756137261800,	0.179331945792517770,	0.179381134999443470,	
+0.179430323757916290,	0.179479512067813350,	0.179528699929012020,	0.179577887341388520,	0.179627074304820310,	0.179676260819184840,	0.179725446884358290,	0.179774632500218130,	
+0.179823817666641380,	0.179873002383505510,	0.179922186650686710,	0.179971370468062440,	0.180020553835509740,	0.180069736752906110,	0.180118919220127680,	0.180168101237051990,	
+0.180217282803556010,	0.180266463919517260,	0.180315644584811920,	0.180364824799317480,	0.180414004562910960,	0.180463183875469890,	0.180512362736870410,	0.180561541146990020,	
+0.180610719105706200,	0.180659896612895170,	0.180709073668434390,	0.180758250272200940,	0.180807426424072270,	0.180856602123924630,	0.180905777371635460,	0.180954952167081850,	
+0.181004126510141310,	0.181053300400690010,	0.181102473838605450,	0.181151646823764720,	0.181200819356045290,	0.181249991435323390,	0.181299163061476530,	0.181348334234381740,	
+0.181397504953916540,	0.181446675219957170,	0.181495845032381090,	0.181545014391065410,	0.181594183295887610,	0.181643351746723940,	0.181692519743451880,	0.181741687285948940,	
+0.181790854374091370,	0.181840021007756670,	0.181889187186821900,	0.181938352911164610,	0.181987518180661000,	0.182036682995188580,	0.182085847354624460,	0.182135011258846150,	
+0.182184174707729910,	0.182233337701153190,	0.182282500238993140,	0.182331662321127300,	0.182380823947431850,	0.182429985117784330,	0.182479145832061870,	0.182528306090141950,	
+0.182577465891900850,	0.182626625237216090,	0.182675784125965190,	0.182724942558024410,	0.182774100533271260,	0.182823258051582870,	0.182872415112836750,	0.182921571716909180,	
+0.182970727863677660,	0.183019883553019320,	0.183069038784811730,	0.183118193558931110,	0.183167347875254990,	0.183216501733660500,	0.183265655134025180,	0.183314808076225300,	
+0.183363960560138400,	0.183413112585641610,	0.183462264152612440,	0.183511415260927210,	0.183560565910463440,	0.183609716101098660,	0.183658865832709180,	0.183708015105172540,	
+0.183757163918365830,	0.183806312272166680,	0.183855460166451300,	0.183904607601097250,	0.183953754575981730,	0.184002901090982220,	0.184052047145975030,	0.184101192740837720,	
+0.184150337875447430,	0.184199482549681740,	0.184248626763416910,	0.184297770516530510,	0.184346913808899670,	0.184396056640401980,	0.184445199010913750,	0.184494340920312470,	
+0.184543482368475810,	0.184592623355280010,	0.184641763880602630,	0.184690903944320860,	0.184740043546312240,	0.184789182686453090,	0.184838321364621000,	0.184887459580693080,	
+0.184936597334546950,	0.184985734626058910,	0.185034871455106530,	0.185084007821566950,	0.185133143725317810,	0.185182279166235360,	0.185231414144197220,	0.185280548659080560,	
+0.185329682710762940,	0.185378816299120670,	0.185427949424031370,	0.185477082085372220,	0.185526214283020770,	0.185575346016853350,	0.185624477286747580,	0.185673608092581040,	
+0.185722738434230070,	0.185771868311572250,	0.185820997724484740,	0.185870126672845170,	0.185919255156529850,	0.185968383175416390,	0.186017510729382000,	0.186066637818304240,	
+0.186115764442059460,	0.186164890600525270,	0.186214016293578840,	0.186263141521097800,	0.186312266282958490,	0.186361390579038530,	0.186410514409215050,	0.186459637773365740,	
+0.186508760671366900,	0.186557883103096180,	0.186607005068431170,	0.186656126567248200,	0.186705247599424940,	0.186754368164838540,	0.186803488263366650,	0.186852607894885610,	
+0.186901727059273080,	0.186950845756406190,	0.186999963986162640,	0.187049081748418750,	0.187098199043052170,	0.187147315869940050,	0.187196432228960100,	0.187245548119988640,	
+0.187294663542903310,	0.187343778497581300,	0.187392892983900300,	0.187442007001736630,	0.187491120550967920,	0.187540233631471880,	0.187589346243124790,	0.187638458385804340,	
+0.187687570059387770,	0.187736681263752670,	0.187785791998775460,	0.187834902264333780,	0.187884012060304810,	0.187933121386566260,	0.187982230242994490,	0.188031338629467110,	
+0.188080446545861400,	0.188129553992055030,	0.188178660967924320,	0.188227767473346940,	0.188276873508200160,	0.188325979072361650,	0.188375084165707720,	0.188424188788116090,	
+0.188473292939464020,	0.188522396619629110,	0.188571499828487810,	0.188620602565917730,	0.188669704831796600,	0.188718806626000770,	0.188767907948407920,	0.188817008798895290,	
+0.188866109177340590,	0.188915209083620170,	0.188964308517611730,	0.189013407479192510,	0.189062505968240230,	0.189111603984631230,	0.189160701528243210,	0.189209798598953480,	
+0.189258895196639660,	0.189307991321178150,	0.189357086972446690,	0.189406182150322510,	0.189455276854683300,	0.189504371085405470,	0.189553464842366710,	0.189602558125444710,	
+0.189651650934515890,	0.189700743269457960,	0.189749835130148150,	0.189798926516464180,	0.189848017428282470,	0.189897107865480720,	0.189946197827936200,	0.189995287315526620,	
+0.190044376328128400,	0.190093464865619200,	0.190142552927876380,	0.190191640514777600,	0.190240727626199290,	0.190289814262019130,	0.190338900422114460,	0.190387986106362980,	
+0.190437071314641080,	0.190486156046826500,	0.190535240302796980,	0.190584324082428920,	0.190633407385600060,	0.190682490212187670,	0.190731572562069490,	0.190780654435121960,	
+0.190829735831222760,	0.190878816750249260,	0.190927897192079120,	0.190976977156588820,	0.191026056643656070,	0.191075135653158170,	0.191124214184972880,	0.191173292238976610,	
+0.191222369815047120,	0.191271446913061720,	0.191320523532898110,	0.191369599674432760,	0.191418675337543420,	0.191467750522107820,	0.191516825228002420,	0.191565899455104940,	
+0.191614973203292740,	0.191664046472443510,	0.191713119262433730,	0.191762191573141170,	0.191811263404443130,	0.191860334756217360,	0.191909405628340330,	0.191958476020689770,	
+0.192007545933143010,	0.192056615365577860,	0.192105684317870700,	0.192154752789899350,	0.192203820781541110,	0.192252888292673760,	0.192301955323173730,	0.192351021872918830,	
+0.192400087941786370,	0.192449153529654140,	0.192498218636398570,	0.192547283261897460,	0.192596347406028600,	0.192645411068668420,	0.192694474249694710,	0.192743536948984800,	
+0.192792599166416500,	0.192841660901866270,	0.192890722155211890,	0.192939782926330680,	0.192988843215100490,	0.193037903021397730,	0.193086962345100200,	0.193136021186085280,	
+0.193185079544230750,	0.193234137419413060,	0.193283194811510050,	0.193332251720399060,	0.193381308145957860,	0.193430364088062970,	0.193479419546592150,	0.193528474521423220,	
+0.193577529012432660,	0.193626583019498310,	0.193675636542497480,	0.193724689581307980,	0.193773742135806340,	0.193822794205870340,	0.193871845791377370,	0.193920896892205210,	
+0.193969947508230350,	0.194018997639330640,	0.194068047285383460,	0.194117096446266570,	0.194166145121856510,	0.194215193312031080,	0.194264241016667670,	0.194313288235644090,	
+0.194362334968836870,	0.194411381216123810,	0.194460426977382720,	0.194509472252490130,	0.194558517041323880,	0.194607561343761310,	0.194656605159680280,	0.194705648488957300,	
+0.194754691331470190,	0.194803733687096360,	0.194852775555713650,	0.194901816937198550,	0.194950857831428900,	0.194999898238282120,	0.195048938157636020,	0.195097977589367140,	
+0.195147016533353340,	0.195196054989471960,	0.195245092957600900,	0.195294130437616680,	0.195343167429397110,	0.195392203932819640,	0.195441239947762080,	0.195490275474101000,	
+0.195539310511714220,	0.195588345060479620,	0.195637379120273710,	0.195686412690974340,	0.195735445772458940,	0.195784478364605390,	0.195833510467290170,	0.195882542080391190,	
+0.195931573203785870,	0.195980603837352020,	0.196029633980966260,	0.196078663634506410,	0.196127692797849890,	0.196176721470874560,	0.196225749653457020,	0.196274777345475080,	
+0.196323804546806200,	0.196372831257328270,	0.196421857476917790,	0.196470883205452700,	0.196519908442810810,	0.196568933188868730,	0.196617957443504300,	0.196666981206595010,	
+0.196716004478018680,	0.196765027257651910,	0.196814049545372540,	0.196863071341058100,	0.196912092644586370,	0.196961113455834000,	0.197010133774678850,	0.197059153600998350,	
+0.197108172934670390,	0.197157191775571590,	0.197206210123579810,	0.197255227978572510,	0.197304245340427540,	0.197353262209021550,	0.197402278584232400,	0.197451294465937980,	
+0.197500309854014900,	0.197549324748341030,	0.197598339148793850,	0.197647353055251270,	0.197696366467589870,	0.197745379385687560,	0.197794391809421790,	0.197843403738670490,	
+0.197892415173310220,	0.197941426113218940,	0.197990436558274090,	0.198039446508353560,	0.198088455963333990,	0.198137464923093280,	0.198186473387508920,	0.198235481356458800,	
+0.198284488829819560,	0.198333495807469060,	0.198382502289285310,	0.198431508275144830,	0.198480513764925590,	0.198529518758505050,	0.198578523255761170,	0.198627527256570540,	
+0.198676530760811100,	0.198725533768360300,	0.198774536279096140,	0.198823538292895170,	0.198872539809635400,	0.198921540829194250,	0.198970541351449680,	0.199019541376278340,	
+0.199068540903558130,	0.199117539933166580,	0.199166538464981590,	0.199215536498879850,	0.199264534034739260,	0.199313531072437320,	0.199362527611852000,	0.199411523652859940,	
+0.199460519195339050,	0.199509514239167300,	0.199558508784221320,	0.199607502830379090,	0.199656496377518090,	0.199705489425516300,	0.199754481974250330,	0.199803474023598160,	
+0.199852465573437300,	0.199901456623645720,	0.199950447174100070,	0.199999437224678310,	0.200048426775257940,	0.200097415825716940,	0.200146404375931980,	0.200195392425780990,	
+0.200244379975141520,	0.200293367023891560,	0.200342353571907720,	0.200391339619067990,	0.200440325165250370,	0.200489310210331480,	0.200538294754189330,	0.200587278796701430,	
+0.200636262337745790,	0.200685245377199060,	0.200734227914939200,	0.200783209950843780,	0.200832191484790760,	0.200881172516656830,	0.200930153046319980,	0.200979133073657720,	
+0.201028112598548080,	0.201077091620867730,	0.201126070140494630,	0.201175048157306390,	0.201224025671180940,	0.201273002681994990,	0.201321979189626550,	0.201370955193953590,	
+0.201419930694852780,	0.201468905692202190,	0.201517880185879290,	0.201566854175762170,	0.201615827661727450,	0.201664800643653160,	0.201713773121416890,	0.201762745094896580,	
+0.201811716563969010,	0.201860687528512130,	0.201909657988403550,	0.201958627943521260,	0.202007597393741970,	0.202056566338943640,	0.202105534779003950,	0.202154502713800840,	
+0.202203470143211020,	0.202252437067112540,	0.202301403485382970,	0.202350369397900330,	0.202399334804541310,	0.202448299705183970,	0.202497264099706310,	0.202546227987985050,	
+0.202595191369898230,	0.202644154245323420,	0.202693116614138690,	0.202742078476220690,	0.202791039831447530,	0.202840000679696760,	0.202888961020846410,	0.202937920854773250,	
+0.202986880181355270,	0.203035839000470090,	0.203084797311995750,	0.203133755115808970,	0.203182712411787810,	0.203231669199809870,	0.203280625479753200,	0.203329581251494530,	
+0.203378536514911890,	0.203427491269883350,	0.203476445516285660,	0.203525399253996850,	0.203574352482894540,	0.203623305202856790,	0.203672257413760330,	0.203721209115483220,	
+0.203770160307903100,	0.203819110990898030,	0.203868061164344720,	0.203917010828121280,	0.203965959982105290,	0.204014908626174860,	0.204063856760206720,	0.204112804384078920,	
+0.204161751497669130,	0.204210698100855380,	0.204259644193514440,	0.204308589775524410,	0.204357534846763330,	0.204406479407107990,	0.204455423456436440,	0.204504366994626350,	
+0.204553310021555750,	0.204602252537101460,	0.204651194541141530,	0.204700136033553610,	0.204749077014215800,	0.204798017483004860,	0.204846957439798860,	0.204895896884475490,	
+0.204944835816912780,	0.204993774236987590,	0.205042712144577920,	0.205091649539561490,	0.205140586421816370,	0.205189522791219350,	0.205238458647648530,	0.205287393990982000,	
+0.205336328821096540,	0.205385263137870260,	0.205434196941180810,	0.205483130230906310,	0.205532063006923560,	0.205580995269110640,	0.205629927017345250,	0.205678858251505480,	
+0.205727788971468100,	0.205776719177111270,	0.205825648868312620,	0.205874578044950300,	0.205923506706901100,	0.205972434854043150,	0.206021362486254080,	0.206070289603412060,	
+0.206119216205393860,	0.206168142292077640,	0.206217067863341070,	0.206265992919062250,	0.206314917459118010,	0.206363841483386490,	0.206412764991745800,	0.206461687984072740,	
+0.206510610460245490,	0.206559532420141690,	0.206608453863639520,	0.206657374790615770,	0.206706295200948580,	0.206755215094515640,	0.206804134471195110,	0.206853053330863820,	
+0.206901971673399880,	0.206950889498681010,	0.206999806806585360,	0.207048723596989750,	0.207097639869772340,	0.207146555624810820,	0.207195470861983370,	0.207244385581166780,	
+0.207293299782239230,	0.207342213465078890,	0.207391126629562550,	0.207440039275568420,	0.207488951402974160,	0.207537863011658000,	0.207586774101496700,	0.207635684672368510,	
+0.207684594724151070,	0.207733504256722600,	0.207782413269959910,	0.207831321763741220,	0.207880229737944210,	0.207929137192447070,	0.207978044127126640,	0.208026950541861100,	
+0.208075856436528210,	0.208124761811006090,	0.208173666665171620,	0.208222570998903010,	0.208271474812078390,	0.208320378104574650,	0.208369280876269960,	0.208418183127042080,	
+0.208467084856769180,	0.208515986065328120,	0.208564886752597100,	0.208613786918453860,	0.208662686562776590,	0.208711585685442180,	0.208760484286328790,	0.208809382365314180,	
+0.208858279922276570,	0.208907176957092820,	0.208956073469641120,	0.209004969459799270,	0.209053864927445400,	0.209102759872456440,	0.209151654294710580,	0.209200548194085570,	
+0.209249441570459630,	0.209298334423709650,	0.209347226753713870,	0.209396118560350420,	0.209445009843496260,	0.209493900603029550,	0.209542790838828100,	0.209591680550770130,	
+0.209640569738732490,	0.209689458402593450,	0.209738346542230750,	0.209787234157522620,	0.209836121248345970,	0.209885007814579030,	0.209933893856099560,	0.209982779372785780,	
+0.210031664364514650,	0.210080548831164340,	0.210129432772612650,	0.210178316188737810,	0.210227199079416750,	0.210276081444527700,	0.210324963283948900,	0.210373844597557230,	
+0.210422725385230940,	0.210471605646847860,	0.210520485382286180,	0.210569364591422860,	0.210618243274136140,	0.210667121430303810,	0.210715999059804090,	0.210764876162513960,	
+0.210813752738311630,	0.210862628787074930,	0.210911504308682080,	0.210960379303010040,	0.211009253769937040,	0.211058127709340900,	0.211107001121099900,	0.211155874005090950,	
+0.211204746361192320,	0.211253618189282260,	0.211302489489237720,	0.211351360260936950,	0.211400230504257800,	0.211449100219078480,	0.211497969405275990,	0.211546838062728560,	
+0.211595706191314040,	0.211644573790910700,	0.211693440861395490,	0.211742307402646680,	0.211791173414542090,	0.211840038896960010,	0.211888903849777400,	0.211937768272872530,	
+0.211986632166123230,	0.212035495529407810,	0.212084358362603200,	0.212133220665587680,	0.212182082438239550,	0.212230943680435800,	0.212279804392054660,	0.212328664572974030,	
+0.212377524223072180,	0.212426383342226080,	0.212475241930314000,	0.212524099987213830,	0.212572957512803830,	0.212621814506961020,	0.212670670969563690,	0.212719526900489650,	
+0.212768382299617250,	0.212817237166823440,	0.212866091501986540,	0.212914945304984420,	0.212963798575695390,	0.213012651313996410,	0.213061503519765800,	0.213110355192881430,	
+0.213159206333221610,	0.213208056940663330,	0.213256907015084930,	0.213305756556364660,	0.213354605564379600,	0.213403454039008010,	0.213452301980127800,	0.213501149387617250,	
+0.213549996261353400,	0.213598842601214560,	0.213647688407078620,	0.213696533678823880,	0.213745378416327380,	0.213794222619467430,	0.213843066288121940,	0.213891909422169210,	
+0.213940752021486270,	0.213989594085951450,	0.214038435615442640,	0.214087276609838170,	0.214136117069015090,	0.214184956992851700,	0.214233796381226360,	0.214282635234016080,	
+0.214331473551099240,	0.214380311332353720,	0.214429148577657820,	0.214477985286888630,	0.214526821459924490,	0.214575657096643310,	0.214624492196923390,	0.214673326760641820,	
+0.214722160787676920,	0.214770994277906630,	0.214819827231209290,	0.214868659647461930,	0.214917491526542940,	0.214966322868330230,	0.215015153672702130,	0.215063983939535710,	
+0.215112813668709320,	0.215161642860101370,	0.215210471513588820,	0.215259299629050130,	0.215308127206363190,	0.215356954245406380,	0.215405780746056740,	0.215454606708192640,	
+0.215503432131692010,	0.215552257016433240,	0.215601081362293420,	0.215649905169150860,	0.215698728436883560,	0.215747551165369870,	0.215796373354486870,	0.215845195004112920,	
+0.215894016114126010,	0.215942836684404480,	0.215991656714825430,	0.216040476205267230,	0.216089295155607850,	0.216138113565725650,	0.216186931435497750,	0.216235748764802500,	
+0.216284565553518330,	0.216333381801522310,	0.216382197508692810,	0.216431012674907860,	0.216479827300045780,	0.216528641383983700,	0.216577454926600050,	0.216626267927772730,	
+0.216675080387380180,	0.216723892305299480,	0.216772703681409080,	0.216821514515586900,	0.216870324807711370,	0.216919134557659630,	0.216967943765310010,	0.217016752430540550,	
+0.217065560553229620,	0.217114368133254380,	0.217163175170493220,	0.217211981664824550,	0.217260787616125490,	0.217309593024274470,	0.217358397889149430,	0.217407202210628870,	
+0.217456005988589860,	0.217504809222910820,	0.217553611913469780,	0.217602414060145130,	0.217651215662814030,	0.217700016721354860,	0.217748817235645680,	0.217797617205564870,	
+0.217846416630989580,	0.217895215511798270,	0.217944013847868910,	0.217992811639079940,	0.218041608885308520,	0.218090405586433080,	0.218139201742332060,	0.218187997352882580,	
+0.218236792417963120,	0.218285586937451700,	0.218334380911226730,	0.218383174339165380,	0.218431967221146080,	0.218480759557046850,	0.218529551346746180,	0.218578342590121180,	
+0.218627133287050360,	0.218675923437411680,	0.218724713041083620,	0.218773502097943360,	0.218822290607869310,	0.218871078570739560,	0.218919865986432570,	0.218968652854825450,	
+0.219017439175796720,	0.219066224949224790,	0.219115010174986890,	0.219163794852961470,	0.219212578983026540,	0.219261362565060620,	0.219310145598940850,	0.219358928084545710,	
+0.219407710021753270,	0.219456491410441960,	0.219505272250489020,	0.219554052541772880,	0.219602832284171600,	0.219651611477563680,	0.219700390121826320,	0.219749168216837960,	
+0.219797945762476690,	0.219846722758620970,	0.219895499205148030,	0.219944275101936340,	0.219993050448863970,	0.220041825245809400,	0.220090599492649810,	0.220139373189263740,	
+0.220188146335529690,	0.220236918931324830,	0.220285690976527640,	0.220334462471016260,	0.220383233414669140,	0.220432003807363520,	0.220480773648977890,	0.220529542939390310,	
+0.220578311678479300,	0.220627079866122090,	0.220675847502197180,	0.220724614586582660,	0.220773381119157040,	0.220822147099797500,	0.220870912528382620,	0.220919677404790460,	
+0.220968441728899540,	0.221017205500587070,	0.221065968719731580,	0.221114731386211630,	0.221163493499904410,	0.221212255060688450,	0.221261016068441840,	0.221309776523043120,	
+0.221358536424369560,	0.221407295772299640,	0.221456054566711470,	0.221504812807483600,	0.221553570494493280,	0.221602327627619030,	0.221651084206738960,	0.221699840231731620,	
+0.221748595702474210,	0.221797350618845340,	0.221846104980723100,	0.221894858787986010,	0.221943612040511360,	0.221992364738177680,	0.222041116880863500,	0.222089868468446110,	
+0.222138619500804050,	0.222187369977815440,	0.222236119899358820,	0.222284869265311490,	0.222333618075551990,	0.222382366329958420,	0.222431114028409400,	0.222479861170782140,	
+0.222528607756955240,	0.222577353786806790,	0.222626099260215430,	0.222674844177058350,	0.222723588537214190,	0.222772332340561040,	0.222821075586977500,	0.222869818276340840,	
+0.222918560408529640,	0.222967301983422040,	0.223016043000896610,	0.223064783460830640,	0.223113523363102690,	0.223162262707591400,	0.223211001494174000,	0.223259739722729110,	
+0.223308477393134860,	0.223357214505269850,	0.223405951059011370,	0.223454687054238020,	0.223503422490827970,	0.223552157368659770,	0.223600891687610740,	0.223649625447559510,	
+0.223698358648384190,	0.223747091289963400,	0.223795823372174460,	0.223844554894895960,	0.223893285858006080,	0.223942016261383440,	0.223990746104905300,	0.224039475388450290,	
+0.224088204111897030,	0.224136932275122820,	0.224185659878006290,	0.224234386920425600,	0.224283113402259400,	0.224331839323384960,	0.224380564683680920,	0.224429289483025480,	
+0.224478013721297250,	0.224526737398373560,	0.224575460514133020,	0.224624183068453830,	0.224672905061214600,	0.224721626492292690,	0.224770347361566700,	0.224819067668914850,	
+0.224867787414215760,	0.224916506597346770,	0.224965225218186540,	0.225013943276613640,	0.225062660772505470,	0.225111377705740660,	0.225160094076197390,	0.225208809883754300,	
+0.225257525128288780,	0.225306239809679430,	0.225354953927804500,	0.225403667482542590,	0.225452380473771110,	0.225501092901368660,	0.225549804765213470,	0.225598516065184220,	
+0.225647226801158260,	0.225695936973014210,	0.225744646580630310,	0.225793355623885250,	0.225842064102656340,	0.225890772016822280,	0.225939479366261300,	0.225988186150852060,	
+0.226036892370471890,	0.226085598024999530,	0.226134303114313600,	0.226183007638291470,	0.226231711596811800,	0.226280414989752880,	0.226329117816993330,	0.226377820078410590,	
+0.226426521773883280,	0.226475222903289640,	0.226523923466508400,	0.226572623463416940,	0.226621322893893890,	0.226670021757817560,	0.226718720055066570,	0.226767417785518370,	
+0.226816114949051630,	0.226864811545544610,	0.226913507574875970,	0.226962203036923130,	0.227010897931564810,	0.227059592258679670,	0.227108286018145090,	0.227156979209839820,	
+0.227205671833642100,	0.227254363889430630,	0.227303055377082790,	0.227351746296477340,	0.227400436647492520,	0.227449126430007060,	0.227497815643898320,	0.227546504289045050,	
+0.227595192365325520,	0.227643879872618470,	0.227692566810801240,	0.227741253179752630,	0.227789938979350880,	0.227838624209474700,	0.227887308870001550,	0.227935992960810100,	
+0.227984676481779110,	0.228033359432786020,	0.228082041813709500,	0.228130723624427880,	0.228179404864819910,	0.228228085534762980,	0.228276765634135820,	0.228325445162816780,	
+0.228374124120684530,	0.228422802507616540,	0.228471480323491540,	0.228520157568187860,	0.228568834241584200,	0.228617510343558040,	0.228666185873988100,	0.228714860832752690,	
+0.228763535219730560,	0.228812209034799150,	0.228860882277837240,	0.228909554948723530,	0.228958227047335510,	0.229006898573551940,	0.229055569527251120,	0.229104239908311800,	
+0.229152909716611420,	0.229201578952028810,	0.229250247614442240,	0.229298915703730480,	0.229347583219771000,	0.229396250162442560,	0.229444916531623490,	0.229493582327192550,	
+0.229542247549027250,	0.229590912197006340,	0.229639576271008120,	0.229688239770911410,	0.229736902696593640,	0.229785565047933630,	0.229834226824809720,	0.229882888027100660,	
+0.229931548654683960,	0.229980208707438380,	0.230028868185242710,	0.230077527087974440,	0.230126185415512360,	0.230174843167734790,	0.230223500344520580,	0.230272156945747150,	
+0.230320812971293360,	0.230369468421037530,	0.230418123294858450,	0.230466777592633650,	0.230515431314241880,	0.230564084459561560,	0.230612737028471430,	0.230661389020849040,	
+0.230710040436573170,	0.230758691275522200,	0.230807341537574960,	0.230855991222608910,	0.230904640330502900,	0.230953288861135700,	0.231001936814384860,	0.231050584190129170,	
+0.231099230988247030,	0.231147877208617240,	0.231196522851117300,	0.231245167915626080,	0.231293812402021960,	0.231342456310183710,	0.231391099639988880,	0.231439742391316320,	
+0.231488384564044410,	0.231537026158051940,	0.231585667173216490,	0.231634307609416890,	0.231682947466531510,	0.231731586744439190,	0.231780225443017460,	0.231828863562145190,	
+0.231877501101701190,	0.231926138061562980,	0.231974774441609440,	0.232023410241718960,	0.232072045461770400,	0.232120680101641270,	0.232169314161210480,	0.232217947640356360,	
+0.232266580538957820,	0.232315212856892410,	0.232363844594038970,	0.232412475750275900,	0.232461106325482090,	0.232509736319535060,	0.232558365732313700,	0.232606994563696430,	
+0.232655622813562110,	0.232704250481788280,	0.232752877568253860,	0.232801504072837200,	0.232850129995417240,	0.232898755335871540,	0.232947380094078920,	0.232996004269918290,	
+0.233044627863267210,	0.233093250874004590,	0.233141873302008810,	0.233190495147158810,	0.233239116409332120,	0.233287737088407640,	0.233336357184263820,	0.233384976696779540,	
+0.233433595625832380,	0.233482213971301230,	0.233530831733064550,	0.233579448911001240,	0.233628065504988850,	0.233676681514906310,	0.233725296940632040,	0.233773911782044990,	
+0.233822526039022730,	0.233871139711444130,	0.233919752799188140,	0.233968365302132330,	0.234016977220155600,	0.234065588553136420,	0.234114199300953730,	0.234162809463485080,	
+0.234211419040609410,	0.234260028032205190,	0.234308636438151360,	0.234357244258325490,	0.234405851492606510,	0.234454458140872870,	0.234503064203003570,	0.234551669678876140,	
+0.234600274568369540,	0.234648878871362270,	0.234697482587733240,	0.234746085717360050,	0.234794688260121650,	0.234843290215896980,	0.234891891584563640,	0.234940492366000560,	
+0.234989092560086270,	0.235037692166699670,	0.235086291185718390,	0.235134889617021420,	0.235183487460487200,	0.235232084715994690,	0.235280681383421560,	0.235329277462646700,	
+0.235377872953548670,	0.235426467856006380,	0.235475062169897470,	0.235523655895100940,	0.235572249031495230,	0.235620841578959350,	0.235669433537370940,	0.235718024906608950,	
+0.235766615686552330,	0.235815205877078720,	0.235863795478067100,	0.235912384489396000,	0.235960972910944370,	0.236009560742589890,	0.236058147984211490,	0.236106734635687710,	
+0.236155320696897540,	0.236203906167718640,	0.236252491048029980,	0.236301075337710080,	0.236349659036637900,	0.236398242144691180,	0.236446824661748850,	0.236495406587689440,	
+0.236543987922391950,	0.236592568665734080,	0.236641148817594770,	0.236689728377852600,	0.236738307346386510,	0.236786885723074240,	0.236835463507794770,	0.236884040700427070,	
+0.236932617300848800,	0.236981193308939020,	0.237029768724576260,	0.237078343547639490,	0.237126917778006460,	0.237175491415556110,	0.237224064460167030,	0.237272636911718240,	
+0.237321208770087390,	0.237369780035153550,	0.237418350706795260,	0.237466920784891510,	0.237515490269320030,	0.237564059159959850,	0.237612627456689480,	0.237661195159387990,	
+0.237709762267933080,	0.237758328782203790,	0.237806894702079080,	0.237855460027436710,	0.237904024758155700,	0.237952588894114610,	0.238001152435192490,	0.238049715381267040,	
+0.238098277732217340,	0.238146839487921920,	0.238195400648259840,	0.238243961213108810,	0.238292521182347890,	0.238341080555855680,	0.238389639333511180,	0.238438197515192160,	
+0.238486755100777630,	0.238535312090146220,	0.238583868483176980,	0.238632424279747620,	0.238680979479737210,	0.238729534083024770,	0.238778088089488080,	0.238826641499006150,	
+0.238875194311457650,	0.238923746526721550,	0.238972298144675690,	0.239020849165199060,	0.239069399588170330,	0.239117949413468510,	0.239166498640971390,	0.239215047270558030,	
+0.239263595302107060,	0.239312142735497530,	0.239360689570607190,	0.239409235807315160,	0.239457781445500010,	0.239506326485040860,	0.239554870925815460,	0.239603414767702860,	
+0.239651958010581730,	0.239700500654331160,	0.239749042698828880,	0.239797584143954020,	0.239846124989585600,	0.239894665235601460,	0.239943204881880650,	0.239991743928301830,	
+0.240040282374744090,	0.240088820221085190,	0.240137357467204240,	0.240185894112979910,	0.240234430158291300,	0.240282965603016150,	0.240331500447033580,	0.240380034690222290,	
+0.240428568332461320,	0.240477101373628520,	0.240525633813602950,	0.240574165652263310,	0.240622696889488650,	0.240671227525156850,	0.240719757559146990,	0.240768286991338150,	
+0.240816815821608160,	0.240865344049836120,	0.240913871675900730,	0.240962398699681110,	0.241010925121055040,	0.241059450939901660,	0.241107976156099660,	0.241156500769528160,	
+0.241205024780064950,	0.241253548187589210,	0.241302070991979560,	0.241350593193115190,	0.241399114790873920,	0.241447635785134840,	0.241496156175776660,	0.241544675962678560,	
+0.241593195145718310,	0.241641713724775080,	0.241690231699728000,	0.241738749070454890,	0.241787265836834940,	0.241835781998746810,	0.241884297556069630,	0.241932812508681320,	
+0.241981326856460950,	0.242029840599287280,	0.242078353737039430,	0.242126866269595260,	0.242175378196833930,	0.242223889518634160,	0.242272400234875090,	0.242320910345434600,	
+0.242369419850191840,	0.242417928749025490,	0.242466437041814780,	0.242514944728437540,	0.242563451808772950,	0.242611958282700160,	0.242660464150097010,	0.242708969410842750,	
+0.242757474064816040,	0.242805978111896080,	0.242854481551960740,	0.242902984384889190,	0.242951486610560180,	0.242999988228852880,	0.243048489239645200,	0.243096989642816290,	
+0.243145489438244910,	0.243193988625810240,	0.243242487205390160,	0.243290985176863840,	0.243339482540110090,	0.243387979295008050,	0.243436475441435620,	0.243484970979272020,	
+0.243533465908396000,	0.243581960228686720,	0.243630453940022110,	0.243678947042281380,	0.243727439535343730,	0.243775931419087020,	0.243824422693390500,	0.243872913358132910,	
+0.243921403413193490,	0.243969892858450110,	0.244018381693781980,	0.244066869919067920,	0.244115357534187120,	0.244163844539017490,	0.244212330933438250,	0.244260816717328190,	
+0.244309301890566520,	0.244357786453031130,	0.244406270404601310,	0.244454753745155800,	0.244503236474573840,	0.244551718592733360,	0.244600200099513580,	0.244648680994793750,	
+0.244697161278451760,	0.244745640950366880,	0.244794120010417890,	0.244842598458484020,	0.244891076294443260,	0.244939553518174790,	0.244988030129557420,	0.245036506128470420,	
+0.245084981514791720,	0.245133456288400580,	0.245181930449175800,	0.245230403996996610,	0.245278876931740970,	0.245327349253288170,	0.245375820961516970,	0.245424292056306640,	
+0.245472762537535170,	0.245521232405081810,	0.245569701658825770,	0.245618170298645050,	0.245666638324418900,	0.245715105736026170,	0.245763572533346100,	0.245812038716256680,	
+0.245860504284637150,	0.245908969238366360,	0.245957433577323580,	0.246005897301386780,	0.246054360410435240,	0.246102822904347790,	0.246151284783003740,	0.246199746046281030,	
+0.246248206694058950,	0.246296666726216360,	0.246345126142632540,	0.246393584943185470,	0.246442043127754420,	0.246490500696218280,	0.246538957648456320,	0.246587413984346530,	
+0.246635869703768220,	0.246684324806600630,	0.246732779292721830,	0.246781233162011090,	0.246829686414347240,	0.246878139049609620,	0.246926591067676200,	0.246975042468426330,	
+0.247023493251738830,	0.247071943417493060,	0.247120392965566980,	0.247168841895839900,	0.247217290208190750,	0.247265737902498780,	0.247314184978642050,	0.247362631436499860,	
+0.247411077275951070,	0.247459522496875060,	0.247507967099149770,	0.247556411082654580,	0.247604854447268790,	0.247653297192870440,	0.247701739319338840,	0.247750180826552900,	
+0.247798621714391900,	0.247847061982733960,	0.247895501631458350,	0.247943940660444010,	0.247992379069570220,	0.248040816858715040,	0.248089254027757860,	0.248137690576577500,	
+0.248186126505053370,	0.248234561813063500,	0.248282996500487210,	0.248331430567203440,	0.248379864013091510,	0.248428296838029500,	0.248476729041896740,	0.248525160624572610,	
+0.248573591585935120,	0.248622021925863660,	0.248670451644237150,	0.248718880740934960,	0.248767309215835090,	0.248815737068816990,	0.248864164299759520,	0.248912590908542090,	
+0.248961016895042740,	0.249009442259140850,	0.249057867000715360,	0.249106291119645630,	0.249154714615809740,	0.249203137489087070,	0.249251559739356560,	0.249299981366497560,	
+0.249348402370388190,	0.249396822750907830,	0.249445242507935820,	0.249493661641350280,	0.249542080151030580,	0.249590498036855680,	0.249638915298704990,	0.249687331936456560,	
+0.249735747949989790,	0.249784163339183680,	0.249832578103917570,	0.249880992244069590,	0.249929405759519140,	0.249977818650145150,	0.250026230915827040,	0.250074642556442960,	
+0.250123053571872260,	0.250171463961993910,	0.250219873726687360,	0.250268282865830690,	0.250316691379303290,	0.250365099266984190,	0.250413506528752720,	0.250461913164487130,	
+0.250510319174066690,	0.250558724557370880,	0.250607129314277870,	0.250655533444667070,	0.250703936948417360,	0.250752339825408290,	0.250800742075517890,	0.250849143698625650,	
+0.250897544694610560,	0.250945945063352050,	0.250994344804728260,	0.251042743918618580,	0.251091142404902050,	0.251139540263458080,	0.251187937494164850,	0.251236334096901770,	
+0.251284730071547830,	0.251333125417982530,	0.251381520136084000,	0.251429914225731630,	0.251478307686804900,	0.251526700519182020,	0.251575092722742370,	0.251623484297364970,	
+0.251671875242929280,	0.251720265559313480,	0.251768655246397020,	0.251817044304058930,	0.251865432732178710,	0.251913820530634380,	0.251962207699305550,	0.252010594238071210,	
+0.252058980146810770,	0.252107365425402520,	0.252155750073725820,	0.252204134091659700,	0.252252517479083730,	0.252300900235876040,	0.252349282361916060,	0.252397663857083340,	
+0.252446044721256040,	0.252494424954313570,	0.252542804556135090,	0.252591183526599980,	0.252639561865586500,	0.252687939572974140,	0.252736316648641930,	0.252784693092469370,	
+0.252833068904334600,	0.252881444084117170,	0.252929818631696170,	0.252978192546951030,	0.253026565829759960,	0.253074938480002510,	0.253123310497557650,	0.253171681882304990,	
+0.253220052634122730,	0.253268422752890300,	0.253316792238486800,	0.253365161090791770,	0.253413529309683420,	0.253461896895041230,	0.253510263846744690,	0.253558630164672120,	
+0.253606995848702940,	0.253655360898716260,	0.253703725314591680,	0.253752089096207280,	0.253800452243442720,	0.253848814756176990,	0.253897176634289620,	0.253945537877658940,	
+0.253993898486164380,	0.254042258459685090,	0.254090617798100600,	0.254138976501289080,	0.254187334569130170,	0.254235692001502920,	0.254284048798286870,	0.254332404959360210,	
+0.254380760484602620,	0.254429115373893510,	0.254477469627111210,	0.254525823244135200,	0.254574176224844630,	0.254622528569119100,	0.254670880276836760,	0.254719231347877270,	
+0.254767581782119670,	0.254815931579443600,	0.254864280739727220,	0.254912629262850130,	0.254960977148691480,	0.255009324397130810,	0.255057671008046440,	0.255106016981317850,	
+0.255154362316824260,	0.255202707014445140,	0.255251051074058820,	0.255299394495544950,	0.255347737278782960,	0.255396079423651220,	0.255444420930029280,	0.255492761797796230,	
+0.255541102026831780,	0.255589441617014130,	0.255637780568222840,	0.255686118880337150,	0.255734456553236570,	0.255782793586799400,	0.255831129980905290,	0.255879465735433300,	
+0.255927800850263120,	0.255976135325272970,	0.256024469160342550,	0.256072802355350900,	0.256121134910177680,	0.256169466824701210,	0.256217798098801020,	0.256266128732356820,	
+0.256314458725246890,	0.256362788077350750,	0.256411116788547670,	0.256459444858717240,	0.256507772287737750,	0.256556099075488820,	0.256604425221849670,	0.256652750726699850,	
+0.256701075589917780,	0.256749399811382950,	0.256797723390974670,	0.256846046328572500,	0.256894368624054790,	0.256942690277301160,	0.256991011288190800,	0.257039331656603360,	
+0.257087651382417130,	0.257135970465511790,	0.257184288905766500,	0.257232606703060920,	0.257280923857273410,	0.257329240368283580,	0.257377556235971080,	0.257425871460214280,	
+0.257474186040892780,	0.257522499977885840,	0.257570813271073060,	0.257619125920332810,	0.257667437925544750,	0.257715749286588140,	0.257764060003342510,	0.257812370075686360,	
+0.257860679503499280,	0.257908988286660480,	0.257957296425049610,	0.258005603918545100,	0.258053910767026610,	0.258102216970373330,	0.258150522528464930,	0.258198827441179780,	
+0.258247131708397530,	0.258295435329997940,	0.258343738305859330,	0.258392040635861350,	0.258440342319883280,	0.258488643357804750,	0.258536943749504200,	0.258585243494861340,	
+0.258633542593755320,	0.258681841046065900,	0.258730138851671400,	0.258778436010451580,	0.258826732522285720,	0.258875028387053400,	0.258923323604633100,	0.258971618174904490,	
+0.259019912097746830,	0.259068205373039820,	0.259116498000661890,	0.259164789980492690,	0.259213081312411940,	0.259261371996298060,	0.259309662032030760,	0.259357951419489310,	
+0.259406240158553400,	0.259454528249101420,	0.259502815691013190,	0.259551102484167910,	0.259599388628445280,	0.259647674123723750,	0.259695958969883010,	0.259744243166802390,	
+0.259792526714361650,	0.259840809612439110,	0.259889091860914520,	0.259937373459667280,	0.259985654408576960,	0.260033934707522120,	0.260082214356382400,	0.260130493355037180,	
+0.260178771703366170,	0.260227049401247750,	0.260275326448561770,	0.260323602845187850,	0.260371878591004520,	0.260420153685891500,	0.260468428129728090,	0.260516701922394010,	
+0.260564975063767800,	0.260613247553729110,	0.260661519392157310,	0.260709790578932120,	0.260758061113932070,	0.260806330997036820,	0.260854600228125790,	0.260902868807078640,	
+0.260951136733773960,	0.260999404008091350,	0.261047670629910300,	0.261095936599110460,	0.261144201915570360,	0.261192466579169780,	0.261240730589788420,	0.261288993947304870,	
+0.261337256651598790,	0.261385518702549560,	0.261433780100036980,	0.261482040843939500,	0.261530300934136930,	0.261578560370508640,	0.261626819152934340,	0.261675077281292580,	
+0.261723334755463110,	0.261771591575325310,	0.261819847740758950,	0.261868103251642560,	0.261916358107855910,	0.261964612309278370,	0.262012865855789700,	0.262061118747268450,	
+0.262109370983594440,	0.262157622564647420,	0.262205873490305890,	0.262254123760449650,	0.262302373374958150,	0.262350622333711150,	0.262398870636587120,	0.262447118283465950,	
+0.262495365274226950,	0.262543611608750000,	0.262591857286913590,	0.262640102308597520,	0.262688346673681180,	0.262736590382044440,	0.262784833433565790,	0.262833075828125040,	
+0.262881317565601620,	0.262929558645875310,	0.262977799068824680,	0.263026038834329570,	0.263074277942269790,	0.263122516392523880,	0.263170754184971660,	0.263218991319492560,	
+0.263267227795966450,	0.263315463614271830,	0.263363698774288500,	0.263411933275895960,	0.263460167118974020,	0.263508400303401220,	0.263556632829057450,	0.263604864695822060,	
+0.263653095903574940,	0.263701326452194680,	0.263749556341561050,	0.263797785571553590,	0.263846014142052050,	0.263894242052935100,	0.263942469304082490,	0.263990695895373770,	
+0.264038921826688700,	0.264087147097905870,	0.264135371708905220,	0.264183595659566510,	0.264231818949768440,	0.264280041579390780,	0.264328263548313070,	0.264376484856415070,	
+0.264424705503575500,	0.264472925489674100,	0.264521144814590440,	0.264569363478204310,	0.264617581480394330,	0.264665798821040410,	0.264714015500021990,	0.264762231517219000,	
+0.264810446872509990,	0.264858661565774810,	0.264906875596893020,	0.264955088965744490,	0.265003301672207760,	0.265051513716162810,	0.265099725097489470,	0.265147935816066440,	
+0.265196145871773540,	0.265244355264490250,	0.265292563994096510,	0.265340772060470960,	0.265388979463493490,	0.265437186203043520,	0.265485392279001030,	0.265533597691244680,	
+0.265581802439654290,	0.265630006524109400,	0.265678209944489930,	0.265726412700674490,	0.265774614792543050,	0.265822816219975060,	0.265871016982850430,	0.265919217081047880,	
+0.265967416514447220,	0.266015615282928500,	0.266063813386370310,	0.266112010824652580,	0.266160207597654800,	0.266208403705256950,	0.266256599147337680,	0.266304793923776870,	
+0.266352988034454120,	0.266401181479249290,	0.266449374258041110,	0.266497566370709480,	0.266545757817133910,	0.266593948597194430,	0.266642138710769640,	0.266690328157739460,	
+0.266738516937983510,	0.266786705051381630,	0.266834892497812610,	0.266883079277156320,	0.266931265389292400,	0.266979450834100680,	0.267027635611459920,	0.267075819721250110,	
+0.267124003163351110,	0.267172185937641750,	0.267220368044001840,	0.267268549482311100,	0.267316730252449340,	0.267364910354295380,	0.267413089787729100,	0.267461268552630140,	
+0.267509446648878440,	0.267557624076352640,	0.267605800834932790,	0.267653976924498490,	0.267702152344929610,	0.267750327096104970,	0.267798501177904490,	0.267846674590207780,	
+0.267894847332894810,	0.267943019405844250,	0.267991190808936190,	0.268039361542050550,	0.268087531605066100,	0.268135700997862820,	0.268183869720320270,	0.268232037772318470,	
+0.268280205153736180,	0.268328371864453350,	0.268376537904349620,	0.268424703273304920,	0.268472867971198070,	0.268521031997909050,	0.268569195353317470,	0.268617358037303300,	
+0.268665520049745310,	0.268713681390523540,	0.268761842059517530,	0.268810002056607380,	0.268858161381671790,	0.268906320034590750,	0.268954478015244410,	0.269002635323511430,	
+0.269050791959271840,	0.269098947922405240,	0.269147103212791730,	0.269195257830310060,	0.269243411774840240,	0.269291565046261840,	0.269339717644455020,	0.269387869569298440,	
+0.269436020820672200,	0.269484171398455870,	0.269532321302529580,	0.269580470532772070,	0.269628619089063330,	0.269676766971283120,	0.269724914179311330,	0.269773060713026870,	
+0.269821206572309790,	0.269869351757040080,	0.269917496267096600,	0.269965640102359350,	0.270013783262707970,	0.270061925748022620,	0.270110067558182010,	0.270158208693066230,	
+0.270206349152554930,	0.270254488936528150,	0.270302628044864770,	0.270350766477444770,	0.270398904234147920,	0.270447041314854200,	0.270495177719442430,	0.270543313447792750,	
+0.270591448499784780,	0.270639582875298600,	0.270687716574213030,	0.270735849596408170,	0.270783981941763730,	0.270832113610159690,	0.270880244601474970,	0.270928374915589690,	
+0.270976504552383870,	0.271024633511736330,	0.271072761793527240,	0.271120889397636230,	0.271169016323943410,	0.271217142572327650,	0.271265268142668990,	0.271313393034847190,	
+0.271361517248742360,	0.271409640784233300,	0.271457763641200110,	0.271505885819522510,	0.271554007319080640,	0.271602128139753320,	0.271650248281420700,	0.271698367743962440,	
+0.271746486527258690,	0.271794604631188260,	0.271842722055631370,	0.271890838800468100,	0.271938954865577290,	0.271987070250839070,	0.272035184956133210,	0.272083298981339820,	
+0.272131412326337750,	0.272179524991007120,	0.272227636975227730,	0.272275748278879630,	0.272323858901841740,	0.272371968843994230,	0.272420078105216730,	0.272468186685389520,	
+0.272516294584391420,	0.272564401802102560,	0.272612508338402730,	0.272660614193172000,	0.272708719366289320,	0.272756823857634890,	0.272804927667088800,	0.272853030794529940,	
+0.272901133239838500,	0.272949235002894250,	0.272997336083577350,	0.273045436481766710,	0.273093536197342450,	0.273141635230184310,	0.273189733580172570,	0.273237831247186040,	
+0.273285928231104920,	0.273334024531808990,	0.273382120149178400,	0.273430215083092120,	0.273478309333430310,	0.273526402900072680,	0.273574495782899500,	0.273622587981789680,	
+0.273670679496623380,	0.273718770327280370,	0.273766860473640850,	0.273814949935583750,	0.273863038712989280,	0.273911126805737650,	0.273959214213707780,	0.274007300936779830,	
+0.274055386974833670,	0.274103472327749450,	0.274151556995406160,	0.274199640977683960,	0.274247724274462650,	0.274295806885622440,	0.274343888811042270,	0.274391970050602450,	
+0.274440050604182640,	0.274488130471663150,	0.274536209652922910,	0.274584288147842190,	0.274632365956300690,	0.274680443078178740,	0.274728519513355200,	0.274776595261710390,	
+0.274824670323124580,	0.274872744697476580,	0.274920818384646770,	0.274968891384514860,	0.275016963696961210,	0.275065035321864710,	0.275113106259105620,	0.275161176508563750,	
+0.275209246070119370,	0.275257314943651410,	0.275305383129040240,	0.275353450626165560,	0.275401517434907710,	0.275449583555145590,	0.275497648986759550,	0.275545713729629380,	
+0.275593777783635360,	0.275641841148656470,	0.275689903824572980,	0.275737965811265140,	0.275786027108612000,	0.275834087716493760,	0.275882147634790300,	0.275930206863381880,	
+0.275978265402147540,	0.276026323250967540,	0.276074380409721710,	0.276122436878290360,	0.276170492656552520,	0.276218547744388420,	0.276266602141677970,	0.276314655848301450,	
+0.276362708864137830,	0.276410761189067430,	0.276458812822970190,	0.276506863765726310,	0.276554914017214830,	0.276602963577316060,	0.276651012445910340,	0.276699060622876640,	
+0.276747108108095270,	0.276795154901446180,	0.276843201002809570,	0.276891246412064580,	0.276939291129091440,	0.276987335153770110,	0.277035378485980870,	0.277083421125602750,	
+0.277131463072516020,	0.277179504326600710,	0.277227544887737040,	0.277275584755804050,	0.277323623930682110,	0.277371662412251140,	0.277419700200391420,	0.277467737294982030,	
+0.277515773695903300,	0.277563809403035100,	0.277611844416257860,	0.277659878735450560,	0.277707912360493530,	0.277755945291267180,	0.277803977527650510,	0.277852009069523950,	
+0.277900039916767320,	0.277948070069261030,	0.277996099526884140,	0.278044128289517020,	0.278092156357039600,	0.278140183729332140,	0.278188210406273840,	0.278236236387745030,	
+0.278284261673625580,	0.278332286263795970,	0.278380310158135140,	0.278428333356523620,	0.278476355858841170,	0.278524377664968350,	0.278572398774784070,	0.278620419188168880,	
+0.278668438905003040,	0.278716457925165640,	0.278764476248537120,	0.278812493874997400,	0.278860510804426860,	0.278908527036704660,	0.278956542571711100,	0.279004557409326230,	
+0.279052571549430360,	0.279100584991902660,	0.279148597736623480,	0.279196609783472770,	0.279244621132331010,	0.279292631783077280,	0.279340641735591920,	0.279388650989755020,	
+0.279436659545446890,	0.279484667402546630,	0.279532674560934780,	0.279580681020491660,	0.279628686781096370,	0.279676691842629390,	0.279724696204970650,	0.279772699868000630,	
+0.279820702831598430,	0.279868705095644490,	0.279916706660018780,	0.279964707524601670,	0.280012707689272440,	0.280060707153911400,	0.280108705918398590,	0.280156703982614500,	
+0.280204701346438160,	0.280252698009750060,	0.280300693972430240,	0.280348689234359130,	0.280396683795415880,	0.280444677655480870,	0.280492670814434190,	0.280540663272156270,	
+0.280588655028526260,	0.280636646083424590,	0.280684636436731750,	0.280732626088326890,	0.280780615038090490,	0.280828603285902530,	0.280876590831643460,	0.280924577675192520,	
+0.280972563816430150,	0.281020549255236340,	0.281068533991491560,	0.281116518025075090,	0.281164501355867290,	0.281212483983748210,	0.281260465908598380,	0.281308447130296960,	
+0.281356427648724430,	0.281404407463760780,	0.281452386575286590,	0.281500364983180980,	0.281548342687324480,	0.281596319687597520,	0.281644295983879360,	0.281692271576050480,	
+0.281740246463990870,	0.281788220647581080,	0.281836194126700360,	0.281884166901229080,	0.281932138971047460,	0.281980110336035870,	0.282028080996073570,	0.282076050951041100,	
+0.282124020200818500,	0.282171988745286260,	0.282219956584323640,	0.282267923717811120,	0.282315890145628800,	0.282363855867657170,	0.282411820883775420,	0.282459785193864220,	
+0.282507748797803940,	0.282555711695473830,	0.282603673886754450,	0.282651635371525930,	0.282699596149668720,	0.282747556221062070,	0.282795515585586580,	0.282843474243122280,	
+0.282891432193549670,	0.282939389436748120,	0.282987345972598060,	0.283035301800979690,	0.283083256921773440,	0.283131211334858630,	0.283179165040115810,	0.283227118037425060,	
+0.283275070326666930,	0.283323021907720740,	0.283370972780466970,	0.283418922944785770,	0.283466872400557680,	0.283514821147661970,	0.283562769185979220,	0.283610716515389990,	
+0.283658663135773540,	0.283706609047010390,	0.283754554248980770,	0.283802498741565160,	0.283850442524642920,	0.283898385598094550,	0.283946327961800190,	0.283994269615640450,	
+0.284042210559494630,	0.284090150793243290,	0.284138090316766510,	0.284186029129945010,	0.284233967232657980,	0.284281904624786030,	0.284329841306209310,	0.284377777276808410,	
+0.284425712536462650,	0.284473647085052570,	0.284521580922458880,	0.284569514048560730,	0.284617446463238830,	0.284665378166373330,	0.284713309157844820,	0.284761239437532570,	
+0.284809169005317280,	0.284857097861078990,	0.284905026004698410,	0.284952953436054870,	0.285000880155028950,	0.285048806161500800,	0.285096731455351030,	0.285144656036459050,	
+0.285192579904705420,	0.285240503059970340,	0.285288425502134460,	0.285336347231077040,	0.285384268246678790,	0.285432188548820240,	0.285480108137380840,	0.285528027012241170,	
+0.285575945173281440,	0.285623862620382250,	0.285671779353422970,	0.285719695372284250,	0.285767610676846310,	0.285815525266989780,	0.285863439142593990,	0.285911352303539590,	
+0.285959264749706840,	0.286007176480976290,	0.286055087497227470,	0.286102997798340860,	0.286150907384196740,	0.286198816254675860,	0.286246724409657430,	0.286294631849022260,	
+0.286342538572650910,	0.286390444580422730,	0.286438349872218500,	0.286486254447918360,	0.286534158307403090,	0.286582061450551930,	0.286629963877245600,	0.286677865587364410,	
+0.286725766580788970,	0.286773666857398690,	0.286821566417074180,	0.286869465259695810,	0.286917363385144230,	0.286965260793298760,	0.287013157484040160,	0.287061053457248690,	
+0.287108948712805010,	0.287156843250588490,	0.287204737070479890,	0.287252630172359470,	0.287300522556107830,	0.287348414221604510,	0.287396305168730160,	0.287444195397365430,	
+0.287492084907389810,	0.287539973698684000,	0.287587861771128270,	0.287635749124603270,	0.287683635758988480,	0.287731521674164600,	0.287779406870011910,	0.287827291346411160,	
+0.287875175103241730,	0.287923058140384380,	0.287970940457719370,	0.288018822055127410,	0.288066702932487980,	0.288114583089681800,	0.288162462526589170,	0.288210341243090810,	
+0.288258219239066190,	0.288306096514395980,	0.288353973068960990,	0.288401848902640650,	0.288449724015315660,	0.288497598406866400,	0.288545472077173510,	0.288593345026116550,	
+0.288641217253576220,	0.288689088759432830,	0.288736959543567150,	0.288784829605858660,	0.288832698946188130,	0.288880567564435810,	0.288928435460482470,	0.288976302634207650,	
+0.289024169085492060,	0.289072034814216060,	0.289119899820260430,	0.289167764103504590,	0.289215627663829360,	0.289263490501115440,	0.289311352615242380,	0.289359214006090990,	
+0.289407074673541490,	0.289454934617474790,	0.289502793837770330,	0.289550652334308820,	0.289598510106970740,	0.289646367155636800,	0.289694223480186530,	0.289742079080500650,	
+0.289789933956459630,	0.289837788107944140,	0.289885641534833820,	0.289933494237009370,	0.289981346214351180,	0.290029197466740050,	0.290077047994055480,	0.290124897796178340,	
+0.290172746872988880,	0.290220595224368050,	0.290268442850195260,	0.290316289750351400,	0.290364135924717210,	0.290411981373172310,	0.290459826095597400,	0.290507670091872950,	
+0.290555513361879740,	0.290603355905497300,	0.290651197722606500,	0.290699038813087730,	0.290746879176821740,	0.290794718813688120,	0.290842557723567760,	0.290890395906340970,	
+0.290938233361888620,	0.290986070090090250,	0.291033906090826740,	0.291081741363978410,	0.291129575909426170,	0.291177409727049590,	0.291225242816729510,	0.291273075178346720,	
+0.291320906811780800,	0.291368737716912630,	0.291416567893622580,	0.291464397341791580,	0.291512226061299120,	0.291560054052026120,	0.291607881313853010,	0.291655707846660620,	
+0.291703533650328470,	0.291751358724737560,	0.291799183069768210,	0.291847006685301340,	0.291894829571216540,	0.291942651727394640,	0.291990473153716120,	0.292038293850061860,	
+0.292086113816311440,	0.292133933052345700,	0.292181751558045600,	0.292229569333290640,	0.292277386377961800,	0.292325202691939510,	0.292373018275104590,	0.292420833127336740,	
+0.292468647248516790,	0.292516460638525210,	0.292564273297242940,	0.292612085224549510,	0.292659896420325920,	0.292707706884452520,	0.292755516616810320,	0.292803325617278950,	
+0.292851133885739190,	0.292898941422071620,	0.292946748226157130,	0.292994554297875350,	0.293042359637107170,	0.293090164243733520,	0.293137968117634040,	0.293185771258689660,	
+0.293233573666780820,	0.293281375341788500,	0.293329176283592290,	0.293376976492073120,	0.293424775967111530,	0.293472574708588450,	0.293520372716383480,	0.293568169990377600,	
+0.293615966530451300,	0.293663762336485450,	0.293711557408359860,	0.293759351745955300,	0.293807145349152370,	0.293854938217832040,	0.293902730351873920,	0.293950521751158990,	
+0.293998312415567730,	0.294046102344981130,	0.294093891539278840,	0.294141679998341790,	0.294189467722051010,	0.294237254710286110,	0.294285040962928120,	0.294332826479857480,	
+0.294380611260955220,	0.294428395306100990,	0.294476178615175830,	0.294523961188060180,	0.294571743024635010,	0.294619524124780100,	0.294667304488376410,	0.294715084115304390,	
+0.294762863005445130,	0.294810641158678280,	0.294858418574884820,	0.294906195253945350,	0.294953971195740790,	0.295001746400150870,	0.295049520867056550,	0.295097294596338930,	
+0.295145067587877620,	0.295192839841553590,	0.295240611357247500,	0.295288382134840320,	0.295336152174211770,	0.295383921475242780,	0.295431690037814050,	0.295479457861806460,	
+0.295527224947099880,	0.295574991293575170,	0.295622756901113000,	0.295670521769594350,	0.295718285898899040,	0.295766049288907930,	0.295813811939501740,	0.295861573850561440,	
+0.295909335021966760,	0.295957095453598770,	0.296004855145338470,	0.296052614097065570,	0.296100372308661150,	0.296148129780005820,	0.296195886510980610,	0.296243642501465180,	
+0.296291397751340720,	0.296339152260487740,	0.296386906028787310,	0.296434659056119150,	0.296482411342364360,	0.296530162887403580,	0.296577913691117800,	0.296625663753386780,	
+0.296673413074091620,	0.296721161653112960,	0.296768909490331800,	0.296816656585627950,	0.296864402938882390,	0.296912148549975890,	0.296959893418789420,	0.297007637545202820,	
+0.297055380929097110,	0.297103123570353400,	0.297150865468851390,	0.297198606624472280,	0.297246347037096630,	0.297294086706605510,	0.297341825632878750,	0.297389563815797450,	
+0.297437301255242260,	0.297485037951094210,	0.297532773903233180,	0.297580509111540160,	0.297628243575895900,	0.297675977296181450,	0.297723710272276620,	0.297771442504062570,	
+0.297819173991419880,	0.297866904734229660,	0.297914634732371730,	0.297962363985727290,	0.298010092494177310,	0.298057820257601690,	0.298105547275881510,	0.298153273548897480,	
+0.298200999076530690,	0.298248723858660970,	0.298296447895169400,	0.298344171185936760,	0.298391893730844130,	0.298439615529771270,	0.298487336582599460,	0.298535056889209230,	
+0.298582776449481830,	0.298630495263297050,	0.298678213330536070,	0.298725930651079500,	0.298773647224808540,	0.298821363051603060,	0.298869078131344170,	0.298916792463913010,	
+0.298964506049189390,	0.299012218887054590,	0.299059930977389200,	0.299107642320074420,	0.299155352914990070,	0.299203062762017360,	0.299250771861036990,	0.299298480211930170,	
+0.299346187814576670,	0.299393894668857690,	0.299441600774653980,	0.299489306131846710,	0.299537010740315750,	0.299584714599942290,	0.299632417710607000,	0.299680120072191140,	
+0.299727821684574510,	0.299775522547638340,	0.299823222661263770,	0.299870922025330720,	0.299918620639720410,	0.299966318504313490,	0.300014015618991210,	0.300061711983633520,	
+0.300109407598121490,	0.300157102462335960,	0.300204796576158120,	0.300252489939467850,	0.300300182552146360,	0.300347874414074400,	0.300395565525133190,	0.300443255885202600,	
+0.300490945494163940,	0.300538634351897870,	0.300586322458285650,	0.300634009813207200,	0.300681696416543740,	0.300729382268176030,	0.300777067367985260,	0.300824751715851440,	
+0.300872435311655690,	0.300920118155279360,	0.300967800246602250,	0.301015481585505620,	0.301063162171870350,	0.301110842005577530,	0.301158521086507200,	0.301206199414540630,	
+0.301253876989558520,	0.301301553811442140,	0.301349229880071400,	0.301396905195327640,	0.301444579757091600,	0.301492253565244560,	0.301539926619666440,	0.301587598920238510,	
+0.301635270466841580,	0.301682941259356910,	0.301730611297664490,	0.301778280581645460,	0.301825949111181210,	0.301873616886151660,	0.301921283906438080,	0.301968950171921270,	
+0.302016615682482500,	0.302064280438001760,	0.302111944438360370,	0.302159607683439080,	0.302207270173119210,	0.302254931907280700,	0.302302592885804910,	0.302350253108572610,	
+0.302397912575465110,	0.302445571286362400,	0.302493229241145800,	0.302540886439696070,	0.302588542881894570,	0.302636198567621310,	0.302683853496757530,	0.302731507669184550,	
+0.302779161084782370,	0.302826813743432290,	0.302874465645015130,	0.302922116789412330,	0.302969767176503760,	0.303017416806170730,	0.303065065678294220,	0.303112713792755450,	
+0.303160361149434450,	0.303208007748212600,	0.303255653588970660,	0.303303298671590060,	0.303350942995950780,	0.303398586561934140,	0.303446229369421060,	0.303493871418292820,	
+0.303541512708429440,	0.303589153239712310,	0.303636793012022290,	0.303684432025240700,	0.303732070279247650,	0.303779707773924380,	0.303827344509152280,	0.303874980484811370,	
+0.303922615700783050,	0.303970250156948170,	0.304017883853188060,	0.304065516789382870,	0.304113148965413860,	0.304160780381162010,	0.304208411036508590,	0.304256040931333740,	
+0.304303670065518780,	0.304351298438944650,	0.304398926051492660,	0.304446552903043010,	0.304494178993476920,	0.304541804322675410,	0.304589428890519760,	0.304637052696890180,	
+0.304684675741667970,	0.304732298024734450,	0.304779919545969780,	0.304827540305255270,	0.304875160302471970,	0.304922779537501190,	0.304970398010223020,	0.305018015720518840,	
+0.305065632668269640,	0.305113248853356780,	0.305160864275660360,	0.305208478935061810,	0.305256092831442060,	0.305303705964682480,	0.305351318334663220,	0.305398929941265660,	
+0.305446540784370780,	0.305494150863859950,	0.305541760179613320,	0.305589368731512320,	0.305636976519438330,	0.305684583543271440,	0.305732189802893130,	0.305779795298184330,	
+0.305827400029026420,	0.305875003995299650,	0.305922607196885350,	0.305970209633664500,	0.306017811305518580,	0.306065412212327690,	0.306113012353973310,	0.306160611730336370,	
+0.306208210341298300,	0.306255808186739360,	0.306303405266540820,	0.306351001580583810,	0.306398597128749730,	0.306446191910918650,	0.306493785926972180,	0.306541379176791640,	
+0.306588971660257230,	0.306636563377250370,	0.306684154327652110,	0.306731744511343940,	0.306779333928205940,	0.306826922578119610,	0.306874510460965980,	0.306922097576626470,	
+0.306969683924981310,	0.307017269505911960,	0.307064854319299420,	0.307112438365025160,	0.307160021642969350,	0.307207604153013570,	0.307255185895038700,	0.307302766868926320,	
+0.307350347074556610,	0.307397926511811030,	0.307445505180570620,	0.307493083080716880,	0.307540660212130000,	0.307588236574691480,	0.307635812168282790,	0.307683386992784190,	
+0.307730961048077070,	0.307778534334042560,	0.307826106850562110,	0.307873678597516020,	0.307921249574785670,	0.307968819782252270,	0.308016389219797180,	0.308063957887300730,	
+0.308111525784644400,	0.308159092911709230,	0.308206659268376760,	0.308254224854527190,	0.308301789670042070,	0.308349353714802490,	0.308396916988689930,	0.308444479491584710,	
+0.308492041223368210,	0.308539602183922070,	0.308587162373126560,	0.308634721790863040,	0.308682280437012790,	0.308729838311457230,	0.308777395414076670,	0.308824951744752610,	
+0.308872507303366130,	0.308920062089798890,	0.308967616103930980,	0.309015169345644100,	0.309062721814819250,	0.309110273511338070,	0.309157824435080720,	0.309205374585928890,	
+0.309252923963763580,	0.309300472568466380,	0.309348020399917540,	0.309395567457998680,	0.309443113742591370,	0.309490659253575770,	0.309538203990833590,	0.309585747954245870,	
+0.309633291143694200,	0.309680833559058900,	0.309728375200221510,	0.309775916067063170,	0.309823456159465490,	0.309870995477308730,	0.309918534020474480,	0.309966071788843890,	
+0.310013608782298500,	0.310061145000718740,	0.310108680443986100,	0.310156215111981710,	0.310203749004587250,	0.310251282121683010,	0.310298814463150550,	0.310346346028871010,	
+0.310393876818726100,	0.310441406832596020,	0.310488936070362430,	0.310536464531906970,	0.310583992217109860,	0.310631519125852850,	0.310679045258016980,	0.310726570613483910,	
+0.310774095192134060,	0.310821618993848910,	0.310869142018509740,	0.310916664265998120,	0.310964185736194390,	0.311011706428980240,	0.311059226344236830,	0.311106745481845750,	
+0.311154263841687430,	0.311201781423643410,	0.311249298227594890,	0.311296814253423650,	0.311344329501009880,	0.311391843970235280,	0.311439357660981580,	0.311486870573128960,	
+0.311534382706559200,	0.311581894061153500,	0.311629404636793510,	0.311676914433359540,	0.311724423450733310,	0.311771931688796020,	0.311819439147429270,	0.311866945826513590,	
+0.311914451725930460,	0.311961956845561270,	0.312009461185287550,	0.312056964744989780,	0.312104467524549620,	0.312151969523848270,	0.312199470742767440,	0.312246971181187490,	
+0.312294470838990090,	0.312341969716056990,	0.312389467812268510,	0.312436965127506350,	0.312484461661651840,	0.312531957414586500,	0.312579452386190890,	0.312626946576346710,	
+0.312674439984935100,	0.312721932611837780,	0.312769424456935290,	0.312816915520109210,	0.312864405801240810,	0.312911895300211850,	0.312959384016902710,	0.313006871951195090,	
+0.313054359102970300,	0.313101845472110060,	0.313149331058494800,	0.313196815862006210,	0.313244299882525950,	0.313291783119934550,	0.313339265574113680,	0.313386747244944700,	
+0.313434228132309200,	0.313481708236087730,	0.313529187556161990,	0.313576666092413300,	0.313624143844723370,	0.313671620812972620,	0.313719096997042870,	0.313766572396815320,	
+0.313814047012171800,	0.313861520842992740,	0.313908993889159880,	0.313956466150554560,	0.314003937627058420,	0.314051408318552050,	0.314098878224917220,	0.314146347346035140,	
+0.314193815681787610,	0.314241283232055080,	0.314288749996719410,	0.314336215975662250,	0.314383681168764140,	0.314431145575906850,	0.314478609196971680,	0.314526072031840410,	
+0.314573534080393510,	0.314620995342512810,	0.314668455818079620,	0.314715915506975700,	0.314763374409081590,	0.314810832524278990,	0.314858289852449350,	0.314905746393474410,	
+0.314953202147234660,	0.315000657113611910,	0.315048111292487550,	0.315095564683743280,	0.315143017287259740,	0.315190469102918590,	0.315237920130601760,	0.315285370370189670,	
+0.315332819821564140,	0.315380268484606600,	0.315427716359198750,	0.315475163445221250,	0.315522609742555800,	0.315570055251083840,	0.315617499970687170,	0.315664943901246330,	
+0.315712387042643150,	0.315759829394758940,	0.315807270957475630,	0.315854711730673700,	0.315902151714235020,	0.315949590908040920,	0.315997029311973270,	0.316044466925912650,	
+0.316091903749740830,	0.316139339783339690,	0.316186775026589820,	0.316234209479372970,	0.316281643141570590,	0.316329076013064540,	0.316376508093735350,	0.316423939383464910,	
+0.316471369882134650,	0.316518799589626370,	0.316566228505820670,	0.316613656630599370,	0.316661083963843960,	0.316708510505436250,	0.316755936255256830,	0.316803361213187580,	
+0.316850785379109930,	0.316898208752905750,	0.316945631334455640,	0.316993053123641400,	0.317040474120344530,	0.317087894324446950,	0.317135313735829210,	0.317182732354373110,	
+0.317230150179960650,	0.317277567212472410,	0.317324983451790220,	0.317372398897795620,	0.317419813550370410,	0.317467227409395260,	0.317514640474751970,	0.317562052746322150,	
+0.317609464223987610,	0.317656874907629010,	0.317704284797128200,	0.317751693892366680,	0.317799102193226320,	0.317846509699587830,	0.317893916411333020,	0.317941322328343430,	
+0.317988727450501000,	0.318036131777686300,	0.318083535309781230,	0.318130938046667810,	0.318178339988226590,	0.318225741134339490,	0.318273141484888110,	0.318320541039754270,	
+0.318367939798818610,	0.318415337761963180,	0.318462734929069350,	0.318510131300019090,	0.318557526874693130,	0.318604921652973330,	0.318652315634741220,	0.318699708819878750,	
+0.318747101208266600,	0.318794492799786670,	0.318841883594320530,	0.318889273591750070,	0.318936662791956040,	0.318984051194820320,	0.319031438800224940,	0.319078825608050510,	
+0.319126211618179000,	0.319173596830492010,	0.319220981244871420,	0.319268364861197970,	0.319315747679353610,	0.319363129699219870,	0.319410510920678680,	0.319457891343610860,	
+0.319505270967898270,	0.319552649793422520,	0.319600027820065580,	0.319647405047708170,	0.319694781476232200,	0.319742157105519290,	0.319789531935451400,	0.319836905965909250,	
+0.319884279196774870,	0.319931651627930190,	0.319979023259255980,	0.320026394090634210,	0.320073764121946440,	0.320121133353074680,	0.320168501783899660,	0.320215869414303410,	
+0.320263236244167470,	0.320310602273373880,	0.320357967501803340,	0.320405331929337900,	0.320452695555859090,	0.320500058381249010,	0.320547420405388360,	0.320594781628159130,	
+0.320642142049442970,	0.320689501669121860,	0.320736860487076560,	0.320784218503189170,	0.320831575717341170,	0.320878932129414710,	0.320926287739290440,	0.320973642546850460,	
+0.321020996551976800,	0.321068349754550290,	0.321115702154452840,	0.321163053751566120,	0.321210404545772210,	0.321257754536951880,	0.321305103724987160,	0.321352452109759710,	
+0.321399799691151510,	0.321447146469043380,	0.321494492443317400,	0.321541837613855190,	0.321589181980538820,	0.321636525543249060,	0.321683868301868010,	0.321731210256277270,	
+0.321778551406358910,	0.321825891751993780,	0.321873231293063890,	0.321920570029451350,	0.321967907961036970,	0.322015245087702850,	0.322062581409330580,	0.322109916925802320,	
+0.322157251636998820,	0.322204585542802180,	0.322251918643094050,	0.322299250937756580,	0.322346582426670580,	0.322393913109718100,	0.322441242986780840,	0.322488572057740900,	
+0.322535900322479090,	0.322583227780877560,	0.322630554432817910,	0.322677880278182340,	0.322725205316851670,	0.322772529548707940,	0.322819852973633300,	0.322867175591508630,	
+0.322914497402216010,	0.322961818405637200,	0.323009138601654200,	0.323056457990147930,	0.323103776571000530,	0.323151094344093730,	0.323198411309309600,	0.323245727466528960,	
+0.323293042815634090,	0.323340357356506570,	0.323387671089028550,	0.323434984013080960,	0.323482296128545900,	0.323529607435305120,	0.323576917933240730,	0.323624227622233640,	
+0.323671536502165960,	0.323718844572919440,	0.323766151834376240,	0.323813458286417220,	0.323860763928924600,	0.323908068761780410,	0.323955372784865690,	0.324002675998062540,	
+0.324049978401252660,	0.324097279994318310,	0.324144580777140310,	0.324191880749600870,	0.324239179911581690,	0.324286478262965030,	0.324333775803631710,	0.324381072533463990,	
+0.324428368452343570,	0.324475663560152620,	0.324522957856772150,	0.324570251342084230,	0.324617544015970700,	0.324664835878313740,	0.324712126928994320,	0.324759417167894530,	
+0.324806706594896580,	0.324853995209881510,	0.324901283012731410,	0.324948570003328110,	0.324995856181553850,	0.325043141547289470,	0.325090426100417270,	0.325137709840818970,	
+0.325184992768376870,	0.325232274882971790,	0.325279556184486120,	0.325326836672801490,	0.325374116347800220,	0.325421395209363200,	0.325468673257372720,	0.325515950491710560,	
+0.325563226912258970,	0.325610502518898840,	0.325657777311512460,	0.325705051289982120,	0.325752324454188670,	0.325799596804014440,	0.325846868339341180,	0.325894139060051210,	
+0.325941408966025470,	0.325988678057146150,	0.326035946333295190,	0.326083213794354790,	0.326130480440205930,	0.326177746270730870,	0.326225011285811380,	0.326272275485329890,	
+0.326319538869167200,	0.326366801437205700,	0.326414063189327200,	0.326461324125413950,	0.326508584245347010,	0.326555843549008570,	0.326603102036280960,	0.326650359707045150,	
+0.326697616561183460,	0.326744872598577710,	0.326792127819110210,	0.326839382222661960,	0.326886635809115260,	0.326933888578351980,	0.326981140530254400,	0.327028391664703540,	
+0.327075641981581730,	0.327122891480770780,	0.327170140162153010,	0.327217388025609510,	0.327264635071022550,	0.327311881298273930,	0.327359126707246100,	0.327406371297820020,	
+0.327453615069877970,	0.327500858023301920,	0.327548100157974140,	0.327595341473775670,	0.327642581970588880,	0.327689821648296020,	0.327737060506778200,	0.327784298545917730,	
+0.327831535765596540,	0.327878772165696890,	0.327926007746099920,	0.327973242506687910,	0.328020476447342780,	0.328067709567946900,	0.328114941868381360,	0.328162173348528430,	
+0.328209404008270030,	0.328256633847488600,	0.328303862866065170,	0.328351091063882050,	0.328398318440821180,	0.328445544996764980,	0.328492770731594500,	0.328539995645192040,	
+0.328587219737440040,	0.328634443008219590,	0.328681665457413010,	0.328728887084902280,	0.328776107890569770,	0.328823327874296520,	0.328870547035965020,	0.328917765375457080,	
+0.328964982892655190,	0.329012199587440380,	0.329059415459695140,	0.329106630509301330,	0.329153844736141340,	0.329201058140096310,	0.329248270721048670,	0.329295482478880350,	
+0.329342693413473770,	0.329389903524709980,	0.329437112812471460,	0.329484321276640570,	0.329531528917098470,	0.329578735733727530,	0.329625941726409740,	0.329673146895027580,	
+0.329720351239462080,	0.329767554759595680,	0.329814757455310470,	0.329861959326488710,	0.329909160373011660,	0.329956360594761740,	0.330003559991620900,	0.330050758563471550,	
+0.330097956310194900,	0.330145153231673370,	0.330192349327788960,	0.330239544598424080,	0.330286739043459900,	0.330333932662778940,	0.330381125456263080,	0.330428317423794860,	
+0.330475508565255430,	0.330522698880527210,	0.330569888369492690,	0.330617077032032970,	0.330664264868030630,	0.330711451877367610,	0.330758638059926340,	0.330805823415588120,	
+0.330853007944235280,	0.330900191645749960,	0.330947374520014550,	0.330994556566910290,	0.331041737786319680,	0.331088918178124690,	0.331136097742207810,	0.331183276478450310,	
+0.331230454386734540,	0.331277631466942720,	0.331324807718957230,	0.331371983142659250,	0.331419157737931350,	0.331466331504655990,	0.331513504442714320,	0.331560676551988950,	
+0.331607847832361860,	0.331655018283715570,	0.331702187905931310,	0.331749356698891610,	0.331796524662478500,	0.331843691796574520,	0.331890858101060840,	0.331938023575820080,	
+0.331985188220734200,	0.332032352035685820,	0.332079515020556100,	0.332126677175227590,	0.332173838499582430,	0.332220998993503050,	0.332268158656870820,	0.332315317489568110,	
+0.332362475491477570,	0.332409632662480410,	0.332456789002459170,	0.332503944511296000,	0.332551099188873320,	0.332598253035072510,	0.332645406049776050,	0.332692558232866090,	
+0.332739709584225160,	0.332786860103734540,	0.332834009791276750,	0.332881158646733900,	0.332928306669988630,	0.332975453860922140,	0.333022600219417040,	0.333069745745355470,	
+0.333116890438619920,	0.333164034299091690,	0.333211177326653400,	0.333258319521187620,	0.333305460882575570,	0.333352601410699890,	0.333399741105442740,	0.333446879966686590,	
+0.333494017994312890,	0.333541155188204100,	0.333588291548242430,	0.333635427074310490,	0.333682561766289520,	0.333729695624062130,	0.333776828647510570,	0.333823960836517280,	
+0.333871092190963730,	0.333918222710732400,	0.333965352395705520,	0.334012481245765710,	0.334059609260794250,	0.334106736440673790,	0.334153862785286470,	0.334200988294514940,	
+0.334248112968240470,	0.334295236806345760,	0.334342359808713350,	0.334389481975224670,	0.334436603305762250,	0.334483723800208300,	0.334530843458445530,	0.334577962280355190,	
+0.334625080265819940,	0.334672197414721980,	0.334719313726943970,	0.334766429202367210,	0.334813543840874420,	0.334860657642347740,	0.334907770606669870,	0.334954882733722150,	
+0.335001994023387210,	0.335049104475547310,	0.335096214090085050,	0.335143322866881810,	0.335190430805820280,	0.335237537906783120,	0.335284644169651650,	0.335331749594308610,	
+0.335378854180636180,	0.335425957928517040,	0.335473060837832570,	0.335520162908465480,	0.335567264140297920,	0.335614364533212690,	0.335661464087091080,	0.335708562801815820,	
+0.335755660677269200,	0.335802757713333790,	0.335849853909891080,	0.335896949266823790,	0.335944043784014050,	0.335991137461344620,	0.336038230298697000,	0.336085322295953730,	
+0.336132413452997600,	0.336179503769710060,	0.336226593245973700,	0.336273681881670890,	0.336320769676684280,	0.336367856630895360,	0.336414942744186760,	0.336462028016440820,	
+0.336509112447540230,	0.336556196037366420,	0.336603278785802150,	0.336650360692729630,	0.336697441758031680,	0.336744521981589660,	0.336791601363286400,	0.336838679903004090,	
+0.336885757600625500,	0.336932834456032120,	0.336979910469106640,	0.337026985639731380,	0.337074059967789110,	0.337121133453161250,	0.337168206095730560,	0.337215277895379750,	
+0.337262348851990360,	0.337309418965445030,	0.337356488235626200,	0.337403556662416610,	0.337450624245697660,	0.337497690985352150,	0.337544756881262400,	0.337591821933311220,	
+0.337638886141380050,	0.337685949505351630,	0.337733012025108410,	0.337780073700533030,	0.337827134531507030,	0.337874194517913230,	0.337921253659633940,	0.337968311956551910,	
+0.338015369408548700,	0.338062426015507070,	0.338109481777309760,	0.338156536693838380,	0.338203590764975640,	0.338250643990603890,	0.338297696370605970,	0.338344747904863410,	
+0.338391798593258960,	0.338438848435675010,	0.338485897431994360,	0.338532945582098570,	0.338579992885870430,	0.338627039343192270,	0.338674084953946910,	0.338721129718015990,	
+0.338768173635282170,	0.338815216705627980,	0.338862258928936120,	0.338909300305088200,	0.338956340833967080,	0.339003380515455480,	0.339050419349435030,	0.339097457335788500,	
+0.339144494474398320,	0.339191530765147350,	0.339238566207917150,	0.339285600802590510,	0.339332634549049880,	0.339379667447178070,	0.339426699496856720,	0.339473730697968550,	
+0.339520761050396080,	0.339567790554022140,	0.339614819208728320,	0.339661847014397440,	0.339708873970911930,	0.339755900078154650,	0.339802925336007200,	0.339849949744352450,	
+0.339896973303072840,	0.339943996012051160,	0.339991017871169140,	0.340038038880309530,	0.340085059039355260,	0.340132078348187930,	0.340179096806690400,	0.340226114414745100,	
+0.340273131172234950,	0.340320147079041570,	0.340367162135047810,	0.340414176340136150,	0.340461189694189480,	0.340508202197089380,	0.340555213848718790,	0.340602224648960170,	
+0.340649234597696420,	0.340696243694809160,	0.340743251940181290,	0.340790259333695280,	0.340837265875234050,	0.340884271564679210,	0.340931276401913730,	0.340978280386820430,	
+0.341025283519281070,	0.341072285799178480,	0.341119287226395170,	0.341166287800814040,	0.341213287522316780,	0.341260286390786320,	0.341307284406105140,	0.341354281568156170,	
+0.341401277876821060,	0.341448273331982800,	0.341495267933523810,	0.341542261681327060,	0.341589254575274280,	0.341636246615248330,	0.341683237801131800,	0.341730228132807570,	
+0.341777217610157340,	0.341824206233064090,	0.341871194001410750,	0.341918180915078970,	0.341965166973951800,	0.342012152177911640,	0.342059136526841560,	0.342106120020623180,	
+0.342153102659139560,	0.342200084442273120,	0.342247065369906960,	0.342294045441922660,	0.342341024658203260,	0.342388003018631320,	0.342434980523089790,	0.342481957171460350,	
+0.342528932963626020,	0.342575907899469400,	0.342622881978873420,	0.342669855201719780,	0.342716827567891570,	0.342763799077271670,	0.342810769729741840,	0.342857739525185110,	
+0.342904708463483980,	0.342951676544521580,	0.342998643768179510,	0.343045610134340820,	0.343092575642888140,	0.343139540293704470,	0.343186504086671450,	0.343233467021672230,	
+0.343280429098589300,	0.343327390317305750,	0.343374350677703330,	0.343421310179664980,	0.343468268823073410,	0.343515226607811530,	0.343562183533761170,	0.343609139600805360,	
+0.343656094808826750,	0.343703049157708270,	0.343750002647331740,	0.343796955277580250,	0.343843907048336730,	0.343890857959483100,	0.343937808010902290,	0.343984757202476950,	
+0.344031705534090130,	0.344078653005623620,	0.344125599616960490,	0.344172545367983360,	0.344219490258575290,	0.344266434288618080,	0.344313377457994780,	0.344360319766588040,	
+0.344407261214280950,	0.344454201800955260,	0.344501141526494030,	0.344548080390780000,	0.344595018393696160,	0.344641955535124390,	0.344688891814947660,	0.344735827233049190,	
+0.344782761789310720,	0.344829695483615310,	0.344876628315845700,	0.344923560285884890,	0.344970491393614800,	0.345017421638918460,	0.345064351021678590,	0.345111279541778280,	
+0.345158207199099290,	0.345205133993524820,	0.345252059924937520,	0.345298984993220480,	0.345345909198255590,	0.345392832539925860,	0.345439755018114080,	0.345486676632703330,	
+0.345533597383575470,	0.345580517270613670,	0.345627436293700910,	0.345674354452719210,	0.345721271747551570,	0.345768188178080800,	0.345815103744189940,	0.345862018445760920,	
+0.345908932282676830,	0.345955845254820430,	0.346002757362074860,	0.346049668604321960,	0.346096578981444860,	0.346143488493326320,	0.346190397139849500,	0.346237304920896270,	
+0.346284211836349780,	0.346331117886092720,	0.346378023070008310,	0.346424927387978420,	0.346471830839886250,	0.346518733425614460,	0.346565635145046290,	0.346612535998063580,	
+0.346659435984549510,	0.346706335104387310,	0.346753233357458830,	0.346800130743647290,	0.346847027262835450,	0.346893922914906390,	0.346940817699742170,	0.346987711617225860,	
+0.347034604667240290,	0.347081496849668600,	0.347128388164392790,	0.347175278611295990,	0.347222168190260970,	0.347269056901170990,	0.347315944743907920,	0.347362831718355030,	
+0.347409717824395000,	0.347456603061911170,	0.347503487430785350,	0.347550370930900850,	0.347597253562140830,	0.347644135324387200,	0.347691016217523300,	0.347737896241431870,	
+0.347784775395996060,	0.347831653681097920,	0.347878531096620650,	0.347925407642447060,	0.347972283318460360,	0.348019158124542540,	0.348066032060576850,	0.348112905126446050,	
+0.348159777322033400,	0.348206648647220900,	0.348253519101891730,	0.348300388685928830,	0.348347257399215350,	0.348394125241633320,	0.348440992213065960,	0.348487858313396510,	
+0.348534723542507090,	0.348581587900280760,	0.348628451386600540,	0.348675314001349550,	0.348722175744409890,	0.348769036615664770,	0.348815896614997070,	0.348862755742290030,	
+0.348909613997425700,	0.348956471380287350,	0.349003327890757830,	0.349050183528720360,	0.349097038294057030,	0.349143892186651150,	0.349190745206385490,	0.349237597353143360,	
+0.349284448626806850,	0.349331299027259230,	0.349378148554383820,	0.349424997208062580,	0.349471844988178850,	0.349518691894615490,	0.349565537927255810,	0.349612383085981910,	
+0.349659227370677010,	0.349706070781224070,	0.349752913317506350,	0.349799754979405960,	0.349846595766806160,	0.349893435679589860,	0.349940274717640390,	0.349987112880839830,	
+0.350033950169071520,	0.350080786582218310,	0.350127622120163520,	0.350174456782789300,	0.350221290569978920,	0.350268123481615290,	0.350314955517581790,	0.350361786677760470,	
+0.350408616962034740,	0.350455446370287800,	0.350502274902401880,	0.350549102558260270,	0.350595929337745920,	0.350642755240742120,	0.350689580267131040,	0.350736404416795990,	
+0.350783227689619950,	0.350830050085486290,	0.350876871604277050,	0.350923692245875610,	0.350970512010164940,	0.351017330897028470,	0.351064148906348180,	0.351110966038007570,	
+0.351157782291889540,	0.351204597667877430,	0.351251412165853430,	0.351298225785700910,	0.351345038527303260,	0.351391850390542600,	0.351438661375302270,	0.351485471481465310,	
+0.351532280708915070,	0.351579089057533770,	0.351625896527204660,	0.351672703117810900,	0.351719508829235750,	0.351766313661361410,	0.351813117614071300,	0.351859920687248360,	
+0.351906722880776070,	0.351953524194536570,	0.352000324628413240,	0.352047124182289060,	0.352093922856047570,	0.352140720649570800,	0.352187517562742250,	0.352234313595445270,	
+0.352281108747562130,	0.352327903018976260,	0.352374696409570590,	0.352421488919228590,	0.352468280547832470,	0.352515071295265600,	0.352561861161411080,	0.352608650146152340,	
+0.352655438249371570,	0.352702225470952200,	0.352749011810777220,	0.352795797268730170,	0.352842581844693190,	0.352889365538549770,	0.352936148350182940,	0.352982930279476140,	
+0.353029711326311610,	0.353076491490572800,	0.353123270772142780,	0.353170049170905000,	0.353216826686741650,	0.353263603319536210,	0.353310379069172230,	0.353357153935531850,	
+0.353403927918498620,	0.353450701017955560,	0.353497473233786160,	0.353544244565872630,	0.353591015014098560,	0.353637784578346880,	0.353684553258501230,	0.353731321054443710,	
+0.353778087966057920,	0.353824853993226880,	0.353871619135834150,	0.353918383393761970,	0.353965146766893830,	0.354011909255112780,	0.354058670858302390,	0.354105431576344940,	
+0.354152191409123910,	0.354198950356522770,	0.354245708418423840,	0.354292465594710670,	0.354339221885266340,	0.354385977289974340,	0.354432731808717040,	0.354479485441377860,	
+0.354526238187839960,	0.354572990047986920,	0.354619741021700960,	0.354666491108865670,	0.354713240309364130,	0.354759988623079890,	0.354806736049895320,	0.354853482589693850,	
+0.354900228242358730,	0.354946973007773390,	0.354993716885820270,	0.355040459876382830,	0.355087201979344620,	0.355133943194588020,	0.355180683521996610,	0.355227422961453430,	
+0.355274161512842130,	0.355320899176044980,	0.355367635950945620,	0.355414371837427130,	0.355461106835373190,	0.355507840944666030,	0.355554574165189260,	0.355601306496826090,	
+0.355648037939460040,	0.355694768492973430,	0.355741498157249980,	0.355788226932172770,	0.355834954817625390,	0.355881681813490220,	0.355928407919650800,	0.355975133135990830,	
+0.356021857462392620,	0.356068580898739720,	0.356115303444915380,	0.356162025100803190,	0.356208745866285590,	0.356255465741246060,	0.356302184725567850,	0.356348902819134670,	
+0.356395620021828730,	0.356442336333533780,	0.356489051754133040,	0.356535766283510020,	0.356582479921547180,	0.356629192668128150,	0.356675904523136130,	0.356722615486454790,	
+0.356769325557966480,	0.356816034737554850,	0.356862743025103120,	0.356909450420494930,	0.356956156923612770,	0.357002862534340160,	0.357049567252560820,	0.357096271078157170,	
+0.357142974011012860,	0.357189676051011040,	0.357236377198035530,	0.357283077451968580,	0.357329776812694010,	0.357376475280094970,	0.357423172854055120,	0.357469869534456970,	
+0.357516565321184140,	0.357563260214119880,	0.357609954213147900,	0.357656647318150610,	0.357703339529011730,	0.357750030845614460,	0.357796721267842570,	0.357843410795578410,	
+0.357890099428705750,	0.357936787167108250,	0.357983474010668380,	0.358030159959269840,	0.358076845012795850,	0.358123529171130220,	0.358170212434155310,	0.358216894801754890,	
+0.358263576273812220,	0.358310256850211010,	0.358356936530833780,	0.358403615315564190,	0.358450293204285560,	0.358496970196881650,	0.358543646293234820,	0.358590321493228950,	
+0.358636995796747240,	0.358683669203673450,	0.358730341713890120,	0.358777013327280900,	0.358823684043729550,	0.358870353863118610,	0.358917022785331720,	0.358963690810252310,	
+0.359010357937764090,	0.359057024167749590,	0.359103689500092530,	0.359150353934676200,	0.359197017471384440,	0.359243680110099660,	0.359290341850705740,	0.359337002693085940,	
+0.359383662637124070,	0.359430321682702610,	0.359476979829705390,	0.359523637078015660,	0.359570293427517280,	0.359616948878092760,	0.359663603429625830,	0.359710257081999940,	
+0.359756909835098780,	0.359803561688804950,	0.359850212643002210,	0.359896862697574370,	0.359943511852403920,	0.359990160107374720,	0.360036807462370160,	0.360083453917273920,	
+0.360130099471968670,	0.360176744126338160,	0.360223387880265810,	0.360270030733635390,	0.360316672686329500,	0.360363313738231880,	0.360409953889226030,	0.360456593139195650,	
+0.360503231488023430,	0.360549868935593100,	0.360596505481788120,	0.360643141126492260,	0.360689775869588170,	0.360736409710959600,	0.360783042650490440,	0.360829674688063260,	
+0.360876305823561890,	0.360922936056869760,	0.360969565387870730,	0.361016193816447340,	0.361062821342483460,	0.361109447965862530,	0.361156073686468400,	0.361202698504183680,	
+0.361249322418892240,	0.361295945430477440,	0.361342567538823210,	0.361389188743812150,	0.361435809045328130,	0.361482428443254570,	0.361529046937475400,	0.361575664527873150,	
+0.361622281214331760,	0.361668896996735050,	0.361715511874965700,	0.361762125848907600,	0.361808738918444120,	0.361855351083459230,	0.361901962343835590,	0.361948572699457020,	
+0.361995182150207040,	0.362041790695969480,	0.362088398336627040,	0.362135005072063590,	0.362181610902162670,	0.362228215826808090,	0.362274819845882610,	0.362321422959270060,	
+0.362368025166853960,	0.362414626468518190,	0.362461226864145390,	0.362507826353619610,	0.362554424936824660,	0.362601022613643190,	0.362647619383959230,	0.362694215247656160,	
+0.362740810204618010,	0.362787404254727390,	0.362833997397868260,	0.362880589633924170,	0.362927180962778980,	0.362973771384315470,	0.363020360898417490,	0.363066949504968650,	
+0.363113537203852810,	0.363160123994952730,	0.363206709878152290,	0.363253294853335130,	0.363299878920385180,	0.363346462079185080,	0.363393044329618780,	0.363439625671569950,	
+0.363486206104922440,	0.363532785629558990,	0.363579364245363580,	0.363625941952220140,	0.363672518750011500,	0.363719094638621510,	0.363765669617933770,	0.363812243687832330,	
+0.363858816848199820,	0.363905389098920280,	0.363951960439877260,	0.363998530870954800,	0.364045100392035580,	0.364091669003003600,	0.364138236703742400,	0.364184803494136070,	
+0.364231369374067300,	0.364277934343420150,	0.364324498402078150,	0.364371061549925270,	0.364417623786844390,	0.364464185112719390,	0.364510745527434340,	0.364557305030872080,	
+0.364603863622916520,	0.364650421303451270,	0.364696978072360400,	0.364743533929526690,	0.364790088874834160,	0.364836642908166360,	0.364883196029407390,	0.364929748238440040,	
+0.364976299535148260,	0.365022849919415800,	0.365069399391126590,	0.365115947950163440,	0.365162495596410450,	0.365209042329751270,	0.365255588150069810,	0.365302133057249010,	
+0.365348677051172910,	0.365395220131725480,	0.365441762298789610,	0.365488303552249320,	0.365534843891988310,	0.365581383317890580,	0.365627921829838940,	0.365674459427717540,	
+0.365720996111409960,	0.365767531880800360,	0.365814066735771440,	0.365860600676207400,	0.365907133701991850,	0.365953665813008920,	0.366000197009141380,	0.366046727290273320,	
+0.366093256656288450,	0.366139785107070900,	0.366186312642503400,	0.366232839262470190,	0.366279364966854810,	0.366325889755541480,	0.366372413628413000,	0.366418936585353520,	
+0.366465458626247080,	0.366511979750976550,	0.366558499959426130,	0.366605019251479420,	0.366651537627020570,	0.366698055085932510,	0.366744571628099260,	0.366791087253404650,	
+0.366837601961732650,	0.366884115752966310,	0.366930628626989610,	0.366977140583686410,	0.367023651622940710,	0.367070161744635470,	0.367116670948654860,	0.367163179234882560,	
+0.367209686603202750,	0.367256193053498270,	0.367302698585653340,	0.367349203199552050,	0.367395706895077330,	0.367442209672113380,	0.367488711530543910,	0.367535212470253000,	
+0.367581712491123700,	0.367628211593040160,	0.367674709775886010,	0.367721207039545580,	0.367767703383901630,	0.367814198808838480,	0.367860693314239820,	0.367907186899989860,	
+0.367953679565971530,	0.368000171312068970,	0.368046662138165950,	0.368093152044146720,	0.368139641029894220,	0.368186129095292580,	0.368232616240226070,	0.368279102464577570,	
+0.368325587768231320,	0.368372072151071150,	0.368418555612981150,	0.368465038153844350,	0.368511519773545020,	0.368558000471966850,	0.368604480248994060,	0.368650959104509680,	
+0.368697437038397910,	0.368743914050542580,	0.368790390140827820,	0.368836865309136670,	0.368883339555353410,	0.368929812879361770,	0.368976285281045980,	0.369022756760289120,	
+0.369069227316975330,	0.369115696950988950,	0.369162165662212830,	0.369208633450531340,	0.369255100315828260,	0.369301566257987820,	0.369348031276893090,	0.369394495372428240,	
+0.369440958544477230,	0.369487420792924180,	0.369533882117652150,	0.369580342518545430,	0.369626801995487860,	0.369673260548363690,	0.369719718177055960,	0.369766174881448920,	
+0.369812630661426500,	0.369859085516872850,	0.369905539447671130,	0.369951992453705520,	0.369998444534859920,	0.370044895691018620,	0.370091345922064720,	0.370137795227882430,	
+0.370184243608356060,	0.370230691063368640,	0.370277137592804560,	0.370323583196547570,	0.370370027874482090,	0.370416471626491050,	0.370462914452458880,	0.370509356352269450,	
+0.370555797325807010,	0.370602237372954670,	0.370648676493596730,	0.370695114687617120,	0.370741551954900110,	0.370787988295328830,	0.370834423708787550,	0.370880858195160260,	
+0.370927291754331200,	0.370973724386183530,	0.371020156090601520,	0.371066586867469520,	0.371113016716670690,	0.371159445638089280,	0.371205873631609230,	0.371252300697114960,	
+0.371298726834489500,	0.371345152043617230,	0.371391576324382080,	0.371437999676668410,	0.371484422100359310,	0.371530843595339170,	0.371577264161491950,	0.371623683798701920,	
+0.371670102506852280,	0.371716520285827410,	0.371762937135511230,	0.371809353055788160,	0.371855768046541250,	0.371902182107654910,	0.371948595239013520,	0.371995007440500290,	
+0.372041418711999470,	0.372087829053395160,	0.372134238464571660,	0.372180646945412140,	0.372227054495801070,	0.372273461115622320,	0.372319866804760310,	0.372366271563098210,	
+0.372412675390520480,	0.372459078286911050,	0.372505480252154300,	0.372551881286133480,	0.372598281388732970,	0.372644680559836680,	0.372691078799329170,	0.372737476107093510,	
+0.372783872483014200,	0.372830267926975210,	0.372876662438860920,	0.372923056018554580,	0.372969448665940620,	0.373015840380903410,	0.373062231163326210,	0.373108621013093440,	
+0.373155009930089100,	0.373201397914197650,	0.373247784965302310,	0.373294171083287500,	0.373340556268037300,	0.373386940519436050,	0.373433323837367100,	0.373479706221714780,	
+0.373526087672363230,	0.373572468189196870,	0.373618847772098920,	0.373665226420953900,	0.373711604135645750,	0.373757980916059050,	0.373804356762076910,	0.373850731673583960,	
+0.373897105650464520,	0.373943478692601970,	0.373989850799880730,	0.374036221972184780,	0.374082592209398770,	0.374128961511405840,	0.374175329878090490,	0.374221697309336850,	
+0.374268063805029360,	0.374314429365051270,	0.374360793989287120,	0.374407157677621010,	0.374453520429937400,	0.374499882246119580,	0.374546243126052060,	0.374592603069618950,	
+0.374638962076704720,	0.374685320147192690,	0.374731677280967350,	0.374778033477913220,	0.374824388737913570,	0.374870743060853000,	0.374917096446615530,	0.374963448895085760,	
+0.375009800406146950,	0.375056150979683640,	0.375102500615579980,	0.375148849313720440,	0.375195197073988350,	0.375241543896268290,	0.375287889780444420,	0.375334234726401150,	
+0.375380578734021920,	0.375426921803191260,	0.375473263933793320,	0.375519605125712590,	0.375565945378832420,	0.375612284693037420,	0.375658623068212070,	0.375704960504239790,	
+0.375751297001005120,	0.375797632558392210,	0.375843967176285600,	0.375890300854568700,	0.375936633593126010,	0.375982965391841730,	0.376029296250600500,	0.376075626169285580,	
+0.376121955147781570,	0.376168283185972730,	0.376214610283743590,	0.376260936440977470,	0.376307261657559010,	0.376353585933372430,	0.376399909268302300,	0.376446231662231960,	
+0.376492553115046040,	0.376538873626628750,	0.376585193196864680,	0.376631511825637200,	0.376677829512830960,	0.376724146258330560,	0.376770462062019420,	0.376816776923782070,	
+0.376863090843502780,	0.376909403821066190,	0.376955715856355680,	0.377002026949255890,	0.377048337099651020,	0.377094646307425730,	0.377140954572463380,	0.377187261894648680,	
+0.377233568273865780,	0.377279873709999440,	0.377326178202932960,	0.377372481752551060,	0.377418784358737940,	0.377465086021378240,	0.377511386740355450,	0.377557686515554160,	
+0.377603985346859130,	0.377650283234153670,	0.377696580177322550,	0.377742876176249910,	0.377789171230820560,	0.377835465340917830,	0.377881758506426410,	0.377928050727230680,	
+0.377974342003215170,	0.378020632334263420,	0.378066921720260070,	0.378113210161089400,	0.378159497656636150,	0.378205784206783750,	0.378252069811416850,	0.378298354470419820,	
+0.378344638183677310,	0.378390920951072740,	0.378437202772490930,	0.378483483647816530,	0.378529763576932960,	0.378576042559724990,	0.378622320596076920,	0.378668597685873460,	
+0.378714873828998160,	0.378761149025335590,	0.378807423274770180,	0.378853696577186590,	0.378899968932468410,	0.378946240340500280,	0.378992510801166530,	0.379038780314351900,	
+0.379085048879939930,	0.379131316497815400,	0.379177583167862490,	0.379223848889966080,	0.379270113664009590,	0.379316377489877900,	0.379362640367455210,	0.379408902296626330,	
+0.379455163277274800,	0.379501423309285320,	0.379547682392542720,	0.379593940526930520,	0.379640197712333430,	0.379686453948635870,	0.379732709235722610,	0.379778963573477120,	
+0.379825216961784280,	0.379871469400528350,	0.379917720889594190,	0.379963971428865290,	0.380010221018226460,	0.380056469657562120,	0.380102717346756940,	0.380148964085694600,	
+0.380195209874259870,	0.380241454712337110,	0.380287698599811100,	0.380333941536565470,	0.380380183522484930,	0.380426424557454400,	0.380472664641357320,	0.380518903774078650,	
+0.380565141955502730,	0.380611379185514300,	0.380657615463997070,	0.380703850790835740,	0.380750085165914850,	0.380796318589119110,	0.380842551060332210,	0.380888782579438870,	
+0.380935013146323610,	0.380981242760871250,	0.381027471422965340,	0.381073699132490780,	0.381119925889331970,	0.381166151693373700,	0.381212376544499690,	0.381258600442594740,	
+0.381304823387543680,	0.381351045379230150,	0.381397266417539020,	0.381443486502354710,	0.381489705633562100,	0.381535923811044840,	0.381582141034687740,	0.381628357304375330,	
+0.381674572619992380,	0.381720786981422640,	0.381767000388550880,	0.381813212841261630,	0.381859424339439810,	0.381905634882968970,	0.381951844471734080,	0.381998053105619520,	
+0.382044260784510310,	0.382090467508289950,	0.382136673276843530,	0.382182878090055740,	0.382229081947810410,	0.382275284849992350,	0.382321486796486090,	0.382367687787176500,	
+0.382413887821947300,	0.382460086900683340,	0.382506285023269220,	0.382552482189589760,	0.382598678399528710,	0.382644873652970950,	0.382691067949801010,	0.382737261289903820,	
+0.382783453673163020,	0.382829645099463660,	0.382875835568690150,	0.382922025080727420,	0.382968213635459300,	0.383014401232770580,	0.383060587872545880,	0.383106773554670100,	
+0.383152958279027010,	0.383199142045501540,	0.383245324853978610,	0.383291506704341920,	0.383337687596476460,	0.383383867530266820,	0.383430046505597920,	0.383476224522353530,	
+0.383522401580418500,	0.383568577679677500,	0.383614752820015450,	0.383660927001316150,	0.383707100223464490,	0.383753272486345110,	0.383799443789842930,	0.383845614133841770,	
+0.383891783518226560,	0.383937951942881880,	0.383984119407692730,	0.384030285912542850,	0.384076451457317280,	0.384122616041901010,	0.384168779666177800,	0.384214942330032620,	
+0.384261104033350060,	0.384307264776015180,	0.384353424557911720,	0.384399583378924660,	0.384445741238938710,	0.384491898137838740,	0.384538054075508670,	0.384584209051833440,	
+0.384630363066697730,	0.384676516119986490,	0.384722668211583570,	0.384768819341373970,	0.384814969509242270,	0.384861118715073610,	0.384907266958751770,	0.384953414240161720,	
+0.384999560559188550,	0.385045705915716070,	0.385091850309629340,	0.385137993740812920,	0.385184136209151980,	0.385230277714530330,	0.385276418256832900,	0.385322557835944490,	
+0.385368696451750090,	0.385414834104133520,	0.385460970792979860,	0.385507106518173770,	0.385553241279600330,	0.385599375077143370,	0.385645507910688020,	0.385691639780118830,	
+0.385737770685321000,	0.385783900626178290,	0.385830029602575900,	0.385876157614398360,	0.385922284661530890,	0.385968410743857290,	0.386014535861262610,	0.386060660013632040,	
+0.386106783200849460,	0.386152905422799840,	0.386199026679368010,	0.386245146970438990,	0.386291266295896720,	0.386337384655626280,	0.386383502049512330,	0.386429618477440120,	
+0.386475733939293410,	0.386521848434957350,	0.386567961964316700,	0.386614074527256490,	0.386660186123660770,	0.386706296753414560,	0.386752406416402570,	0.386798515112510010,	
+0.386844622841620740,	0.386890729603619920,	0.386936835398392690,	0.386982940225822910,	0.387029044085795860,	0.387075146978196170,	0.387121248902909000,	0.387167349859818320,	
+0.387213449848809230,	0.387259548869766550,	0.387305646922575410,	0.387351744007119750,	0.387397840123284710,	0.387443935270955050,	0.387490029450016040,	0.387536122660351480,	
+0.387582214901846630,	0.387628306174386210,	0.387674396477855450,	0.387720485812138360,	0.387766574177119960,	0.387812661572685570,	0.387858747998719170,	0.387904833455105850,	
+0.387950917941730420,	0.387997001458478150,	0.388043084005232960,	0.388089165581880000,	0.388135246188304190,	0.388181325824390690,	0.388227404490023410,	0.388273482185087670,	
+0.388319558909468180,	0.388365634663050240,	0.388411709445717790,	0.388457783257356030,	0.388503856097849880,	0.388549927967084430,	0.388595998864943840,	0.388642068791313190,	
+0.388688137746077740,	0.388734205729121600,	0.388780272740329950,	0.388826338779587610,	0.388872403846779790,	0.388918467941790580,	0.388964531064505240,	0.389010593214808520,	
+0.389056654392585740,	0.389102714597720890,	0.389148773830099270,	0.389194832089605760,	0.389240889376125550,	0.389286945689542700,	0.389333001029742440,	0.389379055396609770,	
+0.389425108790029780,	0.389471161209886670,	0.389517212656065650,	0.389563263128451580,	0.389609312626929770,	0.389655361151384270,	0.389701408701700390,	0.389747455277763390,	
+0.389793500879457300,	0.389839545506667500,	0.389885589159278840,	0.389931631837176610,	0.389977673540244870,	0.390023714268368960,	0.390069754021433730,	0.390115792799324570,	
+0.390161830601925500,	0.390207867429121890,	0.390253903280798560,	0.390299938156840940,	0.390345972057133010,	0.390392004981560180,	0.390438036930007340,	0.390484067902359790,	
+0.390530097898501680,	0.390576126918318280,	0.390622154961695060,	0.390668182028515940,	0.390714208118666470,	0.390760233232031410,	0.390806257368496170,	0.390852280527944910,	
+0.390898302710262990,	0.390944323915335230,	0.390990344143047120,	0.391036363393282740,	0.391082381665927400,	0.391128398960866150,	0.391174415277984360,	0.391220430617166050,	
+0.391266444978296660,	0.391312458361261220,	0.391358470765944990,	0.391404482192232170,	0.391450492640008200,	0.391496502109158320,	0.391542510599566850,	0.391588518111119050,	
+0.391634524643700020,	0.391680530197195060,	0.391726534771488330,	0.391772538366465310,	0.391818540982010910,	0.391864542618010630,	0.391910543274348490,	0.391956542950910040,	
+0.392002541647580250,	0.392048539364244500,	0.392094536100786980,	0.392140531857093130,	0.392186526633047980,	0.392232520428536900,	0.392278513243444090,	0.392324505077654980,	
+0.392370495931054660,	0.392416485803528500,	0.392462474694960710,	0.392508462605236700,	0.392554449534242010,	0.392600435481860740,	0.392646420447978370,	0.392692404432479990,	
+0.392738387435250970,	0.392784369456175560,	0.392830350495139260,	0.392876330552027090,	0.392922309626724530,	0.392968287719115740,	0.393014264829086250,	0.393060240956521090,	
+0.393106216101305690,	0.393152190263324430,	0.393198163442462610,	0.393244135638605440,	0.393290106851638340,	0.393336077081445520,	0.393382046327912570,	0.393428014590924860,	
+0.393473981870366750,	0.393519948166123620,	0.393565913478080680,	0.393611877806123330,	0.393657841150135910,	0.393703803510003840,	0.393749764885612310,	0.393795725276846750,	
+0.393841684683591490,	0.393887643105731990,	0.393933600543153410,	0.393979556995741220,	0.394025512463379690,	0.394071466945954460,	0.394117420443350520,	0.394163372955453450,	
+0.394209324482147520,	0.394255275023318310,	0.394301224578851250,	0.394347173148630770,	0.394393120732542400,	0.394439067330471180,	0.394485012942302700,	0.394530957567921280,	
+0.394576901207212450,	0.394622843860061410,	0.394668785526353650,	0.394714726205973530,	0.394760665898806600,	0.394806604604737930,	0.394852542323653240,	0.394898479055436790,	
+0.394944414799974110,	0.394990349557150400,	0.395036283326851200,	0.395082216108960880,	0.395128147903365090,	0.395174078709948860,	0.395220008528597840,	0.395265937359196460,	
+0.395311865201630200,	0.395357792055784640,	0.395403717921544220,	0.395449642798794520,	0.395495566687420750,	0.395541489587308390,	0.395587411498341980,	0.395633332420406990,	
+0.395679252353388690,	0.395725171297172660,	0.395771089251643280,	0.395817006216686200,	0.395862922192186550,	0.395908837178030050,	0.395954751174101060,	0.396000664180285180,	
+0.396046576196467660,	0.396092487222534040,	0.396138397258368860,	0.396184306303857650,	0.396230214358886110,	0.396276121423338620,	0.396322027497100830,	0.396367932580057980,	
+0.396413836672095680,	0.396459739773098400,	0.396505641882951730,	0.396551543001541000,	0.396597443128751780,	0.396643342264468570,	0.396689240408577000,	0.396735137560962350,	
+0.396781033721510250,	0.396826928890105180,	0.396872823066632740,	0.396918716250978300,	0.396964608443027440,	0.397010499642664660,	0.397056389849775590,	0.397102279064246000,	
+0.397148167285960310,	0.397194054514804160,	0.397239940750662930,	0.397285825993422210,	0.397331710242966540,	0.397377593499181610,	0.397423475761952690,	0.397469357031165480,	
+0.397515237306704460,	0.397561116588455330,	0.397606994876303410,	0.397652872170134450,	0.397698748469832890,	0.397744623775284470,	0.397790498086374460,	0.397836371402988610,	
+0.397882243725011460,	0.397928115052328670,	0.397973985384825980,	0.398019854722387990,	0.398065723064900290,	0.398111590412248360,	0.398157456764317800,	0.398203322120993190,	
+0.398249186482160290,	0.398295049847704420,	0.398340912217511390,	0.398386773591465570,	0.398432633969452890,	0.398478493351358600,	0.398524351737068520,	0.398570209126467120,	
+0.398616065519440180,	0.398661920915873100,	0.398707775315651600,	0.398753628718660270,	0.398799481124784920,	0.398845332533910800,	0.398891182945923790,	0.398937032360708380,	
+0.398982880778150420,	0.399028728198135670,	0.399074574620548680,	0.399120420045275260,	0.399166264472200770,	0.399212107901211030,	0.399257950332190640,	0.399303791765025340,	
+0.399349632199600570,	0.399395471635802140,	0.399441310073514630,	0.399487147512623820,	0.399532983953015170,	0.399578819394574460,	0.399624653837186260,	0.399670487280736510,	
+0.399716319725110460,	0.399762151170194040,	0.399807981615871830,	0.399853811062029660,	0.399899639508553400,	0.399945466955327620,	0.399991293402238160,	0.400037118849170480,	
+0.400082943296010410,	0.400128766742642580,	0.400174589188952820,	0.400220410634826610,	0.400266231080149750,	0.400312050524806950,	0.400357868968683970,	0.400403686411666350,	
+0.400449502853639890,	0.400495318294489310,	0.400541132734100410,	0.400586946172358680,	0.400632758609149990,	0.400678570044359030,	0.400724380477871620,	0.400770189909573640,	
+0.400815998339349780,	0.400861805767085970,	0.400907612192667630,	0.400953417615980630,	0.400999222036909740,	0.401045025455340760,	0.401090827871159180,	0.401136629284250980,	
+0.401182429694500800,	0.401228229101794560,	0.401274027506017710,	0.401319824907056260,	0.401365621304794750,	0.401411416699119280,	0.401457211089915220,	0.401503004477068550,	
+0.401548796860463910,	0.401594588239987340,	0.401640378615524260,	0.401686167986960660,	0.401731956354181240,	0.401777743717071980,	0.401823530075518690,	0.401869315429406180,	
+0.401915099778620390,	0.401960883123046840,	0.402006665462571520,	0.402052446797079130,	0.402098227126455600,	0.402144006450586510,	0.402189784769357790,	0.402235562082654260,	
+0.402281338390361790,	0.402327113692365960,	0.402372887988552750,	0.402418661278806930,	0.402464433563014480,	0.402510204841060870,	0.402555975112832250,	0.402601744378213220,	
+0.402647512637089870,	0.402693279889348110,	0.402739046134872770,	0.402784811373549770,	0.402830575605264810,	0.402876338829903760,	0.402922101047351490,	0.402967862257493980,	
+0.403013622460216770,	0.403059381655405950,	0.403105139842946210,	0.403150897022723660,	0.403196653194623890,	0.403242408358532870,	0.403288162514335410,	0.403333915661917560,	
+0.403379667801164970,	0.403425418931963540,	0.403471169054198220,	0.403516918167754920,	0.403562666272519740,	0.403608413368377490,	0.403654159455214270,	0.403699904532915600,	
+0.403745648601367580,	0.403791391660455020,	0.403837133710063970,	0.403882874750080110,	0.403928614780389440,	0.403974353800876870,	0.404020091811428390,	0.404065828811929710,	
+0.404111564802266840,	0.404157299782324670,	0.404203033751989240,	0.404248766711146180,	0.404294498659681640,	0.404340229597480500,	0.404385959524428740,	0.404431688440412500,	
+0.404477416345316590,	0.404523143239027220,	0.404568869121429920,	0.404614593992410900,	0.404660317851854970,	0.404706040699648220,	0.404751762535676410,	0.404797483359825570,	
+0.404843203171980640,	0.404888921972027690,	0.404934639759852440,	0.404980356535340980,	0.405026072298378230,	0.405071787048850330,	0.405117500786642940,	0.405163213511642200,	
+0.405208925223733030,	0.405254635922801530,	0.405300345608733460,	0.405346054281414900,	0.405391761940730840,	0.405437468586567370,	0.405483174218810580,	0.405528878837345510,	
+0.405574582442058240,	0.405620285032834480,	0.405665986609560440,	0.405711687172121030,	0.405757386720402350,	0.405803085254290260,	0.405848782773670870,	0.405894479278429090,	
+0.405940174768451120,	0.405985869243622680,	0.406031562703830010,	0.406077255148958040,	0.406122946578892920,	0.406168636993520400,	0.406214326392726750,	0.406260014776396840,	
+0.406305702144416910,	0.406351388496673130,	0.406397073833050460,	0.406442758153435110,	0.406488441457712850,	0.406534123745769920,	0.406579805017491250,	0.406625485272763100,	
+0.406671164511471170,	0.406716842733501840,	0.406762519938739910,	0.406808196127071700,	0.406853871298383020,	0.406899545452560070,	0.406945218589487840,	0.406990890709052530,	
+0.407036561811140060,	0.407082231895636580,	0.407127900962427070,	0.407173569011397840,	0.407219236042435100,	0.407264902055423820,	0.407310567050250320,	0.407356231026800410,	
+0.407401893984960290,	0.407447555924615070,	0.407493216845650930,	0.407538876747953750,	0.407584535631409840,	0.407630193495904130,	0.407675850341322920,	0.407721506167552150,	
+0.407767160974477960,	0.407812814761985500,	0.407858467529960970,	0.407904119278290290,	0.407949770006859720,	0.407995419715554310,	0.408041068404260350,	0.408086716072863730,	
+0.408132362721250750,	0.408178008349306400,	0.408223652956917090,	0.408269296543968980,	0.408314939110347270,	0.408360580655938220,	0.408406221180627750,	0.408451860684302060,	
+0.408497499166846360,	0.408543136628146900,	0.408588773068089610,	0.408634408486560740,	0.408680042883445500,	0.408725676258630100,	0.408771308612000560,	0.408816939943443150,	
+0.408862570252842950,	0.408908199540086390,	0.408953827805059290,	0.408999455047648010,	0.409045081267737700,	0.409090706465214670,	0.409136330639965300,	0.409181953791874720,	
+0.409227575920829200,	0.409273197026714770,	0.409318817109417750,	0.409364436168823340,	0.409410054204817800,	0.409455671217287100,	0.409501287206117610,	0.409546902171194550,	
+0.409592516112404210,	0.409638129029632590,	0.409683740922766050,	0.409729351791689730,	0.409774961636290070,	0.409820570456452980,	0.409866178252064840,	0.409911785023010900,	
+0.409957390769177480,	0.410002995490450990,	0.410048599186716600,	0.410094201857860720,	0.410139803503769330,	0.410185404124328860,	0.410231003719424450,	0.410276602288942530,	
+0.410322199832769070,	0.410367796350790570,	0.410413391842892160,	0.410458986308960270,	0.410504579748880940,	0.410550172162540530,	0.410595763549824300,	0.410641353910618680,	
+0.410686943244809640,	0.410732531552283620,	0.410778118832925920,	0.410823705086622910,	0.410869290313261030,	0.410914874512725570,	0.410960457684902860,	0.411006039829679040,	
+0.411051620946940530,	0.411097201036572550,	0.411142780098461560,	0.411188358132493600,	0.411233935138555220,	0.411279511116531550,	0.411325086066309080,	0.411370659987773950,	
+0.411416232880812530,	0.411461804745310130,	0.411507375581153250,	0.411552945388227900,	0.411598514166420570,	0.411644081915616580,	0.411689648635702400,	0.411735214326564070,	
+0.411780778988088130,	0.411826342620159820,	0.411871905222665700,	0.411917466795492180,	0.411963027338524580,	0.412008586851649430,	0.412054145334752820,	0.412099702787721230,	
+0.412145259210439980,	0.412190814602795610,	0.412236368964674190,	0.412281922295962280,	0.412327474596545120,	0.412373025866309250,	0.412418576105140880,	0.412464125312926420,	
+0.412509673489551250,	0.412555220634901960,	0.412600766748864530,	0.412646311831325660,	0.412691855882170560,	0.412737398901285860,	0.412782940888558050,	0.412828481843872440,	
+0.412874021767115680,	0.412919560658173870,	0.412965098516933530,	0.413010635343280030,	0.413056171137099970,	0.413101705898279490,	0.413147239626705130,	0.413192772322262260,	
+0.413238303984837460,	0.413283834614316890,	0.413329364210587190,	0.413374892773533620,	0.413420420303042880,	0.413465946799001060,	0.413511472261294750,	0.413556996689809390,	
+0.413602520084431490,	0.413648042445047710,	0.413693563771543480,	0.413739084063805270,	0.413784603321719400,	0.413830121545172400,	0.413875638734049700,	0.413921154888237890,	
+0.413966670007623220,	0.414012184092092230,	0.414057697141530400,	0.414103209155824380,	0.414148720134860260,	0.414194230078524790,	0.414239738986703300,	0.414285246859282530,	
+0.414330753696148580,	0.414376259497188200,	0.414421764262286720,	0.414467267991330880,	0.414512770684206830,	0.414558272340801230,	0.414603772960999590,	0.414649272544688530,	
+0.414694771091754680,	0.414740268602083460,	0.414785765075561640,	0.414831260512075360,	0.414876754911511330,	0.414922248273755010,	0.414967740598693120,	0.415013231886211810,	
+0.415058722136197880,	0.415104211348536700,	0.415149699523114980,	0.415195186659819080,	0.415240672758535550,	0.415286157819149960,	0.415331641841548970,	0.415377124825618890,	
+0.415422606771246370,	0.415468087678317000,	0.415513567546717310,	0.415559046376334170,	0.415604524167053010,	0.415650000918760530,	0.415695476631343040,	0.415740951304687300,	
+0.415786424938678730,	0.415831897533204100,	0.415877369088149760,	0.415922839603402370,	0.415968309078847520,	0.416013777514371850,	0.416059244909861740,	0.416104711265203930,	
+0.416150176580283970,	0.416195640854988560,	0.416241104089204010,	0.416286566282817130,	0.416332027435713400,	0.416377487547779650,	0.416422946618902560,	0.416468404648967670,	
+0.416513861637861800,	0.416559317585471320,	0.416604772491682870,	0.416650226356382160,	0.416695679179455820,	0.416741130960790300,	0.416786581700272380,	0.416832031397787570,	
+0.416877480053222730,	0.416922927666464160,	0.416968374237398690,	0.417013819765911840,	0.417059264251890440,	0.417104707695220960,	0.417150150095790040,	0.417195591453483340,	
+0.417241031768187720,	0.417286471039789890,	0.417331909268175430,	0.417377346453231270,	0.417422782594843720,	0.417468217692899600,	0.417513651747284550,	0.417559084757885390,	
+0.417604516724588480,	0.417649947647280690,	0.417695377525847620,	0.417740806360176130,	0.417786234150152650,	0.417831660895663930,	0.417877086596595670,	0.417922511252834690,	
+0.417967934864267480,	0.418013357430780770,	0.418058778952260290,	0.418104199428592890,	0.418149618859664950,	0.418195037245363390,	0.418240454585573850,	0.418285870880183150,	
+0.418331286129078160,	0.418376700332144580,	0.418422113489269280,	0.418467525600338620,	0.418512936665239590,	0.418558346683857830,	0.418603755656080160,	0.418649163581793160,	
+0.418694570460883600,	0.418739976293237230,	0.418785381078740910,	0.418830784817281140,	0.418876187508744830,	0.418921589153017640,	0.418966989749986470,	0.419012389299537880,	
+0.419057787801558670,	0.419103185255934540,	0.419148581662552530,	0.419193977021299400,	0.419239371332060960,	0.419284764594724140,	0.419330156809175350,	0.419375547975301580,	
+0.419420938092988530,	0.419466327162123120,	0.419511715182591950,	0.419557102154281880,	0.419602488077078620,	0.419647872950869140,	0.419693256775539980,	0.419738639550978120,	
+0.419784021277069210,	0.419829401953700280,	0.419874781580757810,	0.419920160158128830,	0.419965537685699050,	0.420010914163355400,	0.420056289590984840,	0.420101663968473200,	
+0.420147037295707400,	0.420192409572573980,	0.420237780798959960,	0.420283150974751110,	0.420328520099834350,	0.420373888174096270,	0.420419255197423900,	0.420464621169702960,	
+0.420509986090820520,	0.420555349960663070,	0.420600712779117650,	0.420646074546070060,	0.420691435261407290,	0.420736794925015920,	0.420782153536783000,	0.420827511096594220,	
+0.420872867604336730,	0.420918223059897070,	0.420963577463162210,	0.421008930814018020,	0.421054283112351550,	0.421099634358049700,	0.421144984550998410,	0.421190333691084660,	
+0.421235681778195040,	0.421281028812216630,	0.421326374793035250,	0.421371719720537940,	0.421417063594611340,	0.421462406415142490,	0.421507748182017190,	0.421553088895122550,	
+0.421598428554345150,	0.421643767159572140,	0.421689104710689270,	0.421734441207583630,	0.421779776650141880,	0.421825111038251150,	0.421870444371797160,	0.421915776650667150,	
+0.421961107874748000,	0.422006438043925740,	0.422051767158087400,	0.422097095217119630,	0.422142422220909470,	0.422187748169342900,	0.422233073062306950,	0.422278396899688320,	
+0.422323719681374110,	0.422369041407250180,	0.422414362077203680,	0.422459681691121250,	0.422505000248890040,	0.422550317750395870,	0.422595634195525980,	0.422640949584166980,	
+0.422686263916205950,	0.422731577191528930,	0.422776889410022950,	0.422822200571575100,	0.422867510676071420,	0.422912819723398950,	0.422958127713444380,	0.423003434646094910,	
+0.423048740521236480,	0.423094045338756220,	0.423139349098540780,	0.423184651800477430,	0.423229953444452020,	0.423275254030351710,	0.423320553558063310,	0.423365852027473900,	
+0.423411149438469410,	0.423456445790937110,	0.423501741084763680,	0.423547035319836280,	0.423592328496040950,	0.423637620613264760,	0.423682911671394940,	0.423728201670317380,	
+0.423773490609919370,	0.423818778490087640,	0.423864065310709300,	0.423909351071670440,	0.423954635772858250,	0.423999919414159380,	0.424045201995461200,	0.424090483516649570,	
+0.424135763977611710,	0.424181043378234480,	0.424226321718405020,	0.424271598998009370,	0.424316875216934670,	0.424362150375067860,	0.424407424472296010,	0.424452697508505230,	
+0.424497969483582700,	0.424543240397415260,	0.424588510249890140,	0.424633779040893280,	0.424679046770312040,	0.424724313438033520,	0.424769579043943860,	0.424814843587930260,	
+0.424860107069879530,	0.424905369489678940,	0.424950630847214520,	0.424995891142373520,	0.425041150375042810,	0.425086408545109600,	0.425131665652459970,	0.425176921696981180,	
+0.425222176678560100,	0.425267430597083940,	0.425312683452438830,	0.425357935244512040,	0.425403185973190380,	0.425448435638361160,	0.425493684239910460,	0.425538931777725560,	
+0.425584178251693700,	0.425629423661701030,	0.425674668007634760,	0.425719911289381860,	0.425765153506829530,	0.425810394659863980,	0.425855634748372400,	0.425900873772241730,	
+0.425946111731359320,	0.425991348625611170,	0.426036584454884680,	0.426081819219066740,	0.426127052918044650,	0.426172285551704500,	0.426217517119933660,	0.426262747622619060,	
+0.426307977059647960,	0.426353205430906490,	0.426398432736282030,	0.426443658975661890,	0.426488884148932210,	0.426534108255980320,	0.426579331296693120,	0.426624553270958050,	
+0.426669774178661140,	0.426714994019689820,	0.426760212793931000,	0.426805430501272120,	0.426850647141599200,	0.426895862714799680,	0.426941077220760470,	0.426986290659368990,	
+0.427031503030511410,	0.427076714334075010,	0.427121924569946910,	0.427167133738014350,	0.427212341838163530,	0.427257548870281890,	0.427302754834256390,	0.427347959729974360,	
+0.427393163557322100,	0.427438366316186870,	0.427483568006456150,	0.427528768628016090,	0.427573968180754100,	0.427619166664557240,	0.427664364079312850,	0.427709560424907100,	
+0.427754755701227510,	0.427799949908161000,	0.427845143045595010,	0.427890335113415790,	0.427935526111510700,	0.427980716039766840,	0.428025904898071520,	0.428071092686311110,	
+0.428116279404372910,	0.428161465052144030,	0.428206649629511940,	0.428251833136362780,	0.428297015572584040,	0.428342196938063140,	0.428387377232686380,	0.428432556456341150,	
+0.428477734608914530,	0.428522911690293990,	0.428568087700365810,	0.428613262639017330,	0.428658436506135780,	0.428703609301608450,	0.428748781025321770,	0.428793951677163110,	
+0.428839121257019560,	0.428884289764778600,	0.428929457200326550,	0.428974623563550820,	0.429019788854338560,	0.429064953072577250,	0.429110116218153090,	0.429155278290953680,	
+0.429200439290866490,	0.429245599217777770,	0.429290758071575070,	0.429335915852145480,	0.429381072559376460,	0.429426228193154400,	0.429471382753366770,	0.429516536239900660,	
+0.429561688652643660,	0.429606839991481970,	0.429651990256303180,	0.429697139446994500,	0.429742287563443290,	0.429787434605535980,	0.429832580573160090,	0.429877725466202790,	
+0.429922869284551530,	0.429968012028092710,	0.430013153696713830,	0.430058294290302510,	0.430103433808744990,	0.430148572251928930,	0.430193709619741460,	0.430238845912070120,	
+0.430283981128801230,	0.430329115269822370,	0.430374248335020800,	0.430419380324283950,	0.430464511237498240,	0.430509641074551250,	0.430554769835330200,	0.430599897519722610,	
+0.430645024127614850,	0.430690149658894570,	0.430735274113448920,	0.430780397491165420,	0.430825519791930620,	0.430870641015631940,	0.430915761162156690,	0.430960880231392450,	
+0.431005998223225610,	0.431051115137543740,	0.431096230974234500,	0.431141345733184300,	0.431186459414280690,	0.431231572017410970,	0.431276683542462740,	0.431321793989322360,	
+0.431366903357877470,	0.431412011648015400,	0.431457118859623620,	0.431502224992588720,	0.431547330046798240,	0.431592434022139370,	0.431637536918499880,	0.431682638735766120,	
+0.431727739473825810,	0.431772839132566090,	0.431817937711874710,	0.431863035211638050,	0.431908131631743850,	0.431953226972079720,	0.431998321232532070,	0.432043414412988660,	
+0.432088506513336690,	0.432133597533463860,	0.432178687473256660,	0.432223776332602730,	0.432268864111389320,	0.432313950809504190,	0.432359036426833760,	0.432404120963265800,	
+0.432449204418687510,	0.432494286792986570,	0.432539368086049540,	0.432584448297764050,	0.432629527428017470,	0.432674605476697500,	0.432719682443690580,	0.432764758328884500,	
+0.432809833132166870,	0.432854906853424260,	0.432899979492544440,	0.432945051049414610,	0.432990121523922580,	0.433035190915954830,	0.433080259225399110,	0.433125326452142740,	
+0.433170392596073480,	0.433215457657077810,	0.433260521635043530,	0.433305584529857900,	0.433350646341408740,	0.433395707069582580,	0.433440766714267120,	0.433485825275349730,	
+0.433530882752718230,	0.433575939146259080,	0.433620994455860110,	0.433666048681408620,	0.433711101822792430,	0.433756153879898080,	0.433801204852613360,	0.433846254740826000,	
+0.433891303544422620,	0.433936351263291000,	0.433981397897318490,	0.434026443446392850,	0.434071487910400730,	0.434116531289229890,	0.434161573582767750,	0.434206614790902060,	
+0.434251654913519410,	0.434296693950507630,	0.434341731901754120,	0.434386768767146660,	0.434431804546571930,	0.434476839239917640,	0.434521872847071280,	0.434566905367920640,	
+0.434611936802352330,	0.434656967150254150,	0.434701996411513970,	0.434747024586018440,	0.434792051673655310,	0.434837077674312010,	0.434882102587876460,	0.434927126414235250,	
+0.434972149153276260,	0.435017170804886890,	0.435062191368954960,	0.435107210845367130,	0.435152229234011310,	0.435197246534774930,	0.435242262747545790,	0.435287277872210670,	
+0.435332291908657300,	0.435377304856773170,	0.435422316716446210,	0.435467327487563060,	0.435512337170011590,	0.435557345763679720,	0.435602353268454030,	0.435647359684222470,	
+0.435692365010872500,	0.435737369248292040,	0.435782372396367750,	0.435827374454987540,	0.435872375424038890,	0.435917375303409680,	0.435962374092986660,	0.436007371792657690,	
+0.436052368402310260,	0.436097363921832350,	0.436142358351110650,	0.436187351690032980,	0.436232343938486980,	0.436277335096360520,	0.436322325163540300,	0.436367314139914310,	
+0.436412302025370400,	0.436457288819795340,	0.436502274523077110,	0.436547259135103120,	0.436592242655761410,	0.436637225084938680,	0.436682206422522920,	0.436727186668401660,	
+0.436772165822462750,	0.436817143884593080,	0.436862120854680570,	0.436907096732612740,	0.436952071518277580,	0.436997045211561800,	0.437042017812353410,	0.437086989320540020,	
+0.437131959736009550,	0.437176929058648740,	0.437221897288345650,	0.437266864424987800,	0.437311830468463170,	0.437356795418658570,	0.437401759275462040,	0.437446722038761450,	
+0.437491683708443660,	0.437536644284396700,	0.437581603766508060,	0.437626562154665890,	0.437671519448756870,	0.437716475648669060,	0.437761430754290030,	0.437806384765507870,	
+0.437851337682209350,	0.437896289504282440,	0.437941240231614850,	0.437986189864094540,	0.438031138401608340,	0.438076085844044340,	0.438121032191290120,	0.438165977443233660,	
+0.438210921599761940,	0.438255864660762830,	0.438300806626124530,	0.438345747495733800,	0.438390687269478660,	0.438435625947246830,	0.438480563528926340,	0.438525500014404050,	
+0.438570435403567990,	0.438615369696305820,	0.438660302892505680,	0.438705234992054330,	0.438750165994839900,	0.438795095900750110,	0.438840024709672930,	0.438884952421495280,	
+0.438929879036105310,	0.438974804553390610,	0.439019728973239260,	0.439064652295538260,	0.439109574520175570,	0.439154495647039340,	0.439199415676016500,	0.439244334606995130,	
+0.439289252439862890,	0.439334169174507960,	0.439379084810817170,	0.439423999348678710,	0.439468912787980230,	0.439513825128609870,	0.439558736370454510,	0.439603646513402340,	
+0.439648555557341060,	0.439693463502158820,	0.439738370347742490,	0.439783276093980210,	0.439828180740759740,	0.439873084287969280,	0.439917986735495650,	0.439962888083227090,	
+0.440007788331051310,	0.440052687478856400,	0.440097585526529440,	0.440142482473958490,	0.440187378321031720,	0.440232273067636130,	0.440277166713659850,	0.440322059258990650,	
+0.440366950703516720,	0.440411841047125000,	0.440456730289703670,	0.440501618431140500,	0.440546505471323730,	0.440591391410140250,	0.440636276247478310,	0.440681159983225660,	
+0.440726042617270550,	0.440770924149499920,	0.440815804579801960,	0.440860683908064540,	0.440905562134175750,	0.440950439258022690,	0.440995315279493540,	0.441040190198476460,	
+0.441085064014858530,	0.441129936728527900,	0.441174808339372500,	0.441219678847280420,	0.441264548252138790,	0.441309416553835760,	0.441354283752259210,	0.441399149847297330,	
+0.441444014838837160,	0.441488878726767010,	0.441533741510974630,	0.441578603191348280,	0.441623463767775060,	0.441668323240143160,	0.441713181608340440,	0.441758038872255180,	
+0.441802895031774390,	0.441847750086786450,	0.441892604037179450,	0.441937456882840580,	0.441982308623658060,	0.442027159259519740,	0.442072008790313940,	0.442116857215927750,	
+0.442161704536249370,	0.442206550751166770,	0.442251395860568160,	0.442296239864340690,	0.442341082762372610,	0.442385924554551830,	0.442430765240766630,	0.442475604820904090,	
+0.442520443294852570,	0.442565280662499950,	0.442610116923734530,	0.442654952078443350,	0.442699786126514890,	0.442744619067837300,	0.442789450902297770,	0.442834281629784610,	
+0.442879111250185750,	0.442923939763389560,	0.442968767169283070,	0.443013593467754650,	0.443058418658692280,	0.443103242741984260,	0.443148065717517750,	0.443192887585181050,	
+0.443237708344862150,	0.443282527996449350,	0.443327346539829860,	0.443372163974891990,	0.443416980301523660,	0.443461795519613340,	0.443506609629048140,	0.443551422629716360,	
+0.443596234521506090,	0.443641045304305590,	0.443685854978002110,	0.443730663542483970,	0.443775470997639590,	0.443820277343356110,	0.443865082579521950,	0.443909886706025050,	
+0.443954689722753870,	0.443999491629595570,	0.444044292426438500,	0.444089092113170770,	0.444133890689680620,	0.444178688155855430,	0.444223484511583440,	0.444268279756752820,	
+0.444313073891251850,	0.444357866914967810,	0.444402658827789070,	0.444447449629603750,	0.444492239320300130,	0.444537027899765570,	0.444581815367888430,	0.444626601724557150,	
+0.444671386969658970,	0.444716171103082260,	0.444760954124715220,	0.444805736034446120,	0.444850516832162310,	0.444895296517752230,	0.444940075091103890,	0.444984852552105740,	
+0.445029628900645070,	0.445074404136610370,	0.445119178259889610,	0.445163951270371280,	0.445208723167942740,	0.445253493952492360,	0.445298263623908230,	0.445343032182078880,	
+0.445387799626891510,	0.445432565958234660,	0.445477331175996800,	0.445522095280065260,	0.445566858270328380,	0.445611620146674440,	0.445656380908991790,	0.445701140557167810,	
+0.445745899091091020,	0.445790656510649420,	0.445835412815731640,	0.445880168006224880,	0.445924922082017670,	0.445969675042998230,	0.446014426889054960,	0.446059177620075240,	
+0.446103927235947550,	0.446148675736560090,	0.446193423121801320,	0.446238169391558580,	0.446282914545720390,	0.446327658584174950,	0.446372401506810790,	0.446417143313515170,	
+0.446461884004176750,	0.446506623578683980,	0.446551362036924250,	0.446596099378786140,	0.446640835604157740,	0.446685570712927690,	0.446730304704983320,	0.446775037580213140,	
+0.446819769338505420,	0.446864499979748640,	0.446909229503830220,	0.446953957910638740,	0.446998685200062360,	0.447043411371989610,	0.447088136426308010,	0.447132860362906060,	
+0.447177583181671940,	0.447222304882494260,	0.447267025465260430,	0.447311744929859030,	0.447356463276178620,	0.447401180504106710,	0.447445896613531850,	0.447490611604342230,	
+0.447535325476426490,	0.447580038229672020,	0.447624749863967500,	0.447669460379201080,	0.447714169775261410,	0.447758878052035900,	0.447803585209413210,	0.447848291247281540,	
+0.447892996165529580,	0.447937699964044640,	0.447982402642715550,	0.448027104201430440,	0.448071804640077900,	0.448116503958545520,	0.448161202156721840,	0.448205899234495610,	
+0.448250595191754140,	0.448295290028386250,	0.448339983744280140,	0.448384676339324440,	0.448429367813406700,	0.448474058166415500,	0.448518747398239160,	0.448563435508766320,	
+0.448608122497884510,	0.448652808365482440,	0.448697493111448300,	0.448742176735670850,	0.448786859238037520,	0.448831540618437110,	0.448876220876757770,	0.448920900012888310,	
+0.448965578026716220,	0.449010254918130180,	0.449054930687018520,	0.449099605333269870,	0.449144278856771880,	0.449188951257413150,	0.449233622535082420,	0.449278292689667290,	
+0.449322961721056400,	0.449367629629138120,	0.449412296413801150,	0.449456962074933020,	0.449501626612422540,	0.449546290026157980,	0.449590952316028080,	0.449635613481920380,	
+0.449680273523723640,	0.449724932441326270,	0.449769590234616930,	0.449814246903483210,	0.449858902447813900,	0.449903556867497330,	0.449948210162422260,	0.449992862332476260,	
+0.450037513377548100,	0.450082163297526590,	0.450126812092299270,	0.450171459761754880,	0.450216106305781850,	0.450260751724268990,	0.450305396017103790,	0.450350039184175150,	
+0.450394681225371410,	0.450439322140581360,	0.450483961929692590,	0.450528600592593920,	0.450573238129173770,	0.450617874539320900,	0.450662509822922940,	0.450707143979868720,	
+0.450751777010046650,	0.450796408913345490,	0.450841039689652940,	0.450885669338857820,	0.450930297860848930,	0.450974925255513860,	0.451019551522741480,	0.451064176662420210,	
+0.451108800674438930,	0.451153423558685210,	0.451198045315047980,	0.451242665943415610,	0.451287285443676970,	0.451331903815719690,	0.451376521059432710,	0.451421137174704390,	
+0.451465752161423650,	0.451510366019478140,	0.451554978748756660,	0.451599590349147760,	0.451644200820540300,	0.451688810162821920,	0.451733418375881550,	0.451778025459607990,	
+0.451822631413889010,	0.451867236238613410,	0.451911839933669730,	0.451956442498946900,	0.452001043934332490,	0.452045644239715490,	0.452090243414984440,	0.452134841460028080,	
+0.452179438374734290,	0.452224034158991870,	0.452268628812689420,	0.452313222335715750,	0.452357814727958610,	0.452402405989306980,	0.452446996119649280,	0.452491585118874550,	
+0.452536172986870430,	0.452580759723525850,	0.452625345328729390,	0.452669929802369970,	0.452714513144335360,	0.452759095354514420,	0.452803676432796180,	0.452848256379068340,	
+0.452892835193219820,	0.452937412875139220,	0.452981989424715510,	0.453026564841836450,	0.453071139126390960,	0.453115712278267580,	0.453160284297355390,	0.453204855183542030,	
+0.453249424936716550,	0.453293993556767530,	0.453338561043583890,	0.453383127397053500,	0.453427692617065230,	0.453472256703507770,	0.453516819656270050,	0.453561381475239890,	
+0.453605942160306250,	0.453650501711358180,	0.453695060128283480,	0.453739617410971070,	0.453784173559309670,	0.453828728573188230,	0.453873282452494530,	0.453917835197117650,	
+0.453962386806946230,	0.454006937281869190,	0.454051486621774410,	0.454096034826550920,	0.454140581896087300,	0.454185127830272710,	0.454229672628994830,	0.454274216292142820,	
+0.454318758819605210,	0.454363300211271140,	0.454407840467028420,	0.454452379586766100,	0.454496917570373250,	0.454541454417737630,	0.454585990128748450,	0.454630524703294290,	
+0.454675058141264190,	0.454719590442546060,	0.454764121607028950,	0.454808651634601550,	0.454853180525152890,	0.454897708278570900,	0.454942234894744610,	0.454986760373562780,	
+0.455031284714914440,	0.455075807918687460,	0.455120329984770980,	0.455164850913053700,	0.455209370703424650,	0.455253889355771770,	0.455298406869984180,	0.455342923245950600,	
+0.455387438483560110,	0.455431952582700580,	0.455476465543261210,	0.455520977365131030,	0.455565488048198080,	0.455609997592351320,	0.455654505997479640,	0.455699013263472060,	
+0.455743519390216570,	0.455788024377602240,	0.455832528225517900,	0.455877030933852620,	0.455921532502494340,	0.455966032931332250,	0.456010532220255120,	0.456055030369151960,	
+0.456099527377910930,	0.456144023246421000,	0.456188517974571050,	0.456233011562250210,	0.456277504009346410,	0.456321995315748910,	0.456366485481346780,	0.456410974506028020,	
+0.456455462389681820,	0.456499949132196990,	0.456544434733462730,	0.456588919193366920,	0.456633402511798850,	0.456677884688647230,	0.456722365723801320,	0.456766845617149090,	
+0.456811324368579800,	0.456855801977982150,	0.456900278445245390,	0.456944753770257510,	0.456989227952907810,	0.457033700993084990,	0.457078172890678370,	0.457122643645575870,	
+0.457167113257666790,	0.457211581726840290,	0.457256049052984450,	0.457300515235988530,	0.457344980275741280,	0.457389444172132010,	0.457433906925048710,	0.457478368534380620,	
+0.457522829000016620,	0.457567288321845960,	0.457611746499756670,	0.457656203533638060,	0.457700659423378900,	0.457745114168868480,	0.457789567769994910,	0.457834020226647380,	
+0.457878471538714800,	0.457922921706086510,	0.457967370728650460,	0.458011818606295970,	0.458056265338912360,	0.458100710926387660,	0.458145155368611220,	0.458189598665471880,	
+0.458234040816858920,	0.458278481822660510,	0.458322921682765840,	0.458367360397063940,	0.458411797965443960,	0.458456234387794090,	0.458500669664003660,	0.458545103793961570,	
+0.458589536777557090,	0.458633968614678420,	0.458678399305214760,	0.458722828849055130,	0.458767257246088860,	0.458811684496204020,	0.458856110599289990,	0.458900535555235630,	
+0.458944959363930370,	0.458989382025262290,	0.459033803539120820,	0.459078223905395160,	0.459122643123973610,	0.459167061194745370,	0.459211478117599550,	0.459255893892425380,	
+0.459300308519111130,	0.459344721997546060,	0.459389134327619240,	0.459433545509219940,	0.459477955542236360,	0.459522364426557920,	0.459566772162073590,	0.459611178748672690,	
+0.459655584186243470,	0.459699988474675300,	0.459744391613857160,	0.459788793603678410,	0.459833194444027260,	0.459877594134793180,	0.459921992675865480,	0.459966390067132410,	
+0.460010786308483350,	0.460055181399807330,	0.460099575340993770,	0.460143968131930870,	0.460188359772508050,	0.460232750262614340,	0.460277139602139120,	0.460321527790970690,	
+0.460365914828998410,	0.460410300716111330,	0.460454685452198920,	0.460499069037149430,	0.460543451470852240,	0.460587832753196420,	0.460632212884071410,	0.460676591863365460,	
+0.460720969690968040,	0.460765346366768640,	0.460809721890655390,	0.460854096262517890,	0.460898469482245170,	0.460942841549726650,	0.460987212464850580,	0.461031582227506560,	
+0.461075950837583510,	0.461120318294971020,	0.461164684599557340,	0.461209049751231950,	0.461253413749883930,	0.461297776595402780,	0.461342138287676780,	0.461386498826595440,	
+0.461430858212047880,	0.461475216443923530,	0.461519573522110760,	0.461563929446499040,	0.461608284216977530,	0.461652637833435690,	0.461696990295761830,	0.461741341603845560,	
+0.461785691757576280,	0.461830040756842360,	0.461874388601533400,	0.461918735291538430,	0.461963080826747030,	0.462007425207047520,	0.462051768432329420,	0.462096110502481950,	
+0.462140451417394570,	0.462184791176955710,	0.462229129781054790,	0.462273467229581130,	0.462317803522424130,	0.462362138659472290,	0.462406472640615070,	0.462450805465741690,	
+0.462495137134741660,	0.462539467647503420,	0.462583797003916500,	0.462628125203870480,	0.462672452247253730,	0.462716778133955840,	0.462761102863866070,	0.462805426436873890,	
+0.462849748852867780,	0.462894070111737280,	0.462938390213371580,	0.462982709157660320,	0.463027026944491940,	0.463071343573755900,	0.463115659045341580,	0.463159973359138500,	
+0.463204286515035040,	0.463248598512920880,	0.463292909352685240,	0.463337219034217760,	0.463381527557406800,	0.463425834922142010,	0.463470141128313030,	0.463514446175808340,	
+0.463558750064517470,	0.463603052794329780,	0.463647354365134820,	0.463691654776821120,	0.463735954029278250,	0.463780252122395490,	0.463824549056062520,	0.463868844830167770,	
+0.463913139444600890,	0.463957432899251180,	0.464001725194008290,	0.464046016328760690,	0.464090306303398040,	0.464134595117809630,	0.464178882771885130,	0.464223169265512990,	
+0.464267454598582980,	0.464311738770984690,	0.464356021782606710,	0.464400303633338620,	0.464444584323069790,	0.464488863851689910,	0.464533142219087480,	0.464577419425152180,	
+0.464621695469773330,	0.464665970352840630,	0.464710244074242610,	0.464754516633869020,	0.464798788031609070,	0.464843058267352620,	0.464887327340988090,	0.464931595252405240,	
+0.464975862001493380,	0.465020127588142260,	0.465064392012240480,	0.465108655273677670,	0.465152917372343270,	0.465197178308126960,	0.465241438080917280,	0.465285696690603990,	
+0.465329954137076900,	0.465374210420224530,	0.465418465539936600,	0.465462719496102520,	0.465506972288612040,	0.465551223917353760,	0.465595474382217380,	0.465639723683092310,	
+0.465683971819868370,	0.465728218792434090,	0.465772464600679230,	0.465816709244493250,	0.465860952723765880,	0.465905195038385730,	0.465949436188242580,	0.465993676173225850,	
+0.466037914993225330,	0.466082152648129630,	0.466126389137828560,	0.466170624462211860,	0.466214858621168240,	0.466259091614587510,	0.466303323442358970,	0.466347554104372560,	
+0.466391783600516860,	0.466436011930681740,	0.466480239094756550,	0.466524465092631180,	0.466568689924194260,	0.466612913589335600,	0.466657136087944620,	0.466701357419911260,	
+0.466745577585124080,	0.466789796583472970,	0.466834014414847340,	0.466878231079137060,	0.466922446576230830,	0.466966660906018520,	0.467010874068389930,	0.467055086063233700,	
+0.467099296890439830,	0.467143506549897670,	0.467187715041497200,	0.467231922365127010,	0.467276128520677010,	0.467320333508036700,	0.467364537327095930,	0.467408739977743400,	
+0.467452941459869100,	0.467497141773362380,	0.467541340918113220,	0.467585538894010330,	0.467629735700943570,	0.467673931338802470,	0.467718125807476960,	0.467762319106855730,	
+0.467806511236828700,	0.467850702197285420,	0.467894891988115740,	0.467939080609208410,	0.467983268060453430,	0.468027454341740650,	0.468071639452958880,	0.468115823393997990,	
+0.468160006164747510,	0.468204187765097420,	0.468248368194936480,	0.468292547454154660,	0.468336725542641390,	0.468380902460286740,	0.468425078206979480,	0.468469252782609480,	
+0.468513426187066370,	0.468557598420240030,	0.468601769482019370,	0.468645939372294260,	0.468690108090954290,	0.468734275637889440,	0.468778442012988570,	0.468822607216141550,	
+0.468866771247238360,	0.468910934106167910,	0.468955095792820130,	0.468999256307084560,	0.469043415648851270,	0.469087573818009030,	0.469131730814447920,	0.469175886638057430,	
+0.469220041288727630,	0.469264194766347340,	0.469308347070806540,	0.469352498201994870,	0.469396648159802370,	0.469440796944117830,	0.469484944554831360,	0.469529090991832490,	
+0.469573236255011240,	0.469617380344256540,	0.469661523259458420,	0.469705665000506870,	0.469749805567290730,	0.469793944959700120,	0.469838083177624650,	0.469882220220954330,	
+0.469926356089578110,	0.469970490783385930,	0.470014624302267590,	0.470058756646113070,	0.470102887814811240,	0.470147017808252190,	0.470191146626325660,	0.470235274268921590,	
+0.470279400735928940,	0.470323526027237810,	0.470367650142737900,	0.470411773082319180,	0.470455894845870690,	0.470500015433282460,	0.470544134844444570,	0.470588253079245960,	
+0.470632370137576690,	0.470676486019326550,	0.470720600724385540,	0.470764714252642660,	0.470808826603987980,	0.470852937778311220,	0.470897047775502560,	0.470941156595450830,	
+0.470985264238046260,	0.471029370703178460,	0.471073475990737680,	0.471117580100612830,	0.471161683032694010,	0.471205784786870970,	0.471249885363033860,	0.471293984761071650,	
+0.471338082980874480,	0.471382180022332120,	0.471426275885334700,	0.471470370569771200,	0.471514464075531770,	0.471558556402506550,	0.471602647550584560,	0.471646737519655910,	
+0.471690826309610460,	0.471734913920338340,	0.471779000351728540,	0.471823085603671260,	0.471867169676056240,	0.471911252568773700,	0.471955334281712600,	0.471999414814763210,	
+0.472043494167815270,	0.472087572340758990,	0.472131649333483390,	0.472175725145878630,	0.472219799777834570,	0.472263873229241460,	0.472307945499988220,	0.472352016589965120,	
+0.472396086499062400,	0.472440155227169030,	0.472484222774175290,	0.472528289139971030,	0.472572354324446390,	0.472616418327490460,	0.472660481148993510,	0.472704542788845380,	
+0.472748603246936290,	0.472792662523155270,	0.472836720617392570,	0.472880777529538110,	0.472924833259482090,	0.472968887807113600,	0.473012941172322900,	0.473056993354999840,	
+0.473101044355034640,	0.473145094172316480,	0.473189142806735570,	0.473233190258182220,	0.473277236526545520,	0.473321281611715660,	0.473365325513582680,	0.473409368232036720,	
+0.473453409766966930,	0.473497450118263660,	0.473541489285816740,	0.473585527269516530,	0.473629564069252050,	0.473673599684913740,	0.473717634116391340,	0.473761667363575280,	
+0.473805699426354700,	0.473849730304619850,	0.473893759998260670,	0.473937788507167450,	0.473981815831229390,	0.474025841970336810,	0.474069866924379580,	0.474113890693248110,	
+0.474157913276831540,	0.474201934675020140,	0.474245954887704320,	0.474289973914773230,	0.474333991756117180,	0.474378008411626200,	0.474422023881190540,	0.474466038164699460,	
+0.474510051262043260,	0.474554063173111940,	0.474598073897795850,	0.474642083435984190,	0.474686091787567320,	0.474730098952435230,	0.474774104930478280,	0.474818109721585670,	
+0.474862113325647820,	0.474906115742554650,	0.474950116972196580,	0.474994117014462810,	0.475038115869243830,	0.475082113536429870,	0.475126110015910260,	0.475170105307575360,	
+0.475214099411315210,	0.475258092327020210,	0.475302084054579580,	0.475346074593883780,	0.475390063944822750,	0.475434052107286950,	0.475478039081165650,	0.475522024866349200,	
+0.475566009462727760,	0.475609992870191680,	0.475653975088630170,	0.475697956117933750,	0.475741935957992470,	0.475785914608696680,	0.475829892069935760,	0.475873868341600110,	
+0.475917843423580180,	0.475961817315765260,	0.476005790018045770,	0.476049761530311810,	0.476093731852453850,	0.476137700984361150,	0.476181668925924170,	0.476225635677033080,	
+0.476269601237578280,	0.476313565607449090,	0.476357528786535980,	0.476401490774728990,	0.476445451571918750,	0.476489411177994430,	0.476533369592846650,	0.476577326816365390,	
+0.476621282848441190,	0.476665237688963410,	0.476709191337822580,	0.476753143794909070,	0.476797095060112420,	0.476841045133322980,	0.476884994014430910,	0.476928941703326780,	
+0.476972888199899860,	0.477016833504040780,	0.477060777615639590,	0.477104720534586800,	0.477148662260771850,	0.477192602794085260,	0.477236542134417190,	0.477280480281658090,	
+0.477324417235697460,	0.477368352996425770,	0.477412287563733160,	0.477456220937510280,	0.477500153117646430,	0.477544084104032150,	0.477588013896557750,	0.477631942495113650,	
+0.477675869899589320,	0.477719796109875310,	0.477763721125862180,	0.477807644947439380,	0.477851567574497430,	0.477895489006926630,	0.477939409244617470,	0.477983328287459370,	
+0.478027246135342980,	0.478071162788158480,	0.478115078245796410,	0.478158992508146310,	0.478202905575098700,	0.478246817446543850,	0.478290728122372330,	0.478334637602473630,	
+0.478378545886738280,	0.478422452975056590,	0.478466358867319200,	0.478510263563415470,	0.478554167063236110,	0.478598069366671710,	0.478641970473611730,	0.478685870383946830,	
+0.478729769097567260,	0.478773666614363710,	0.478817562934225560,	0.478861458057043500,	0.478905351982707780,	0.478949244711109060,	0.478993136242136910,	0.479037026575681870,	
+0.479080915711634250,	0.479124803649884750,	0.479168690390322840,	0.479212575932839220,	0.479256460277324160,	0.479300343423668340,	0.479344225371761250,	0.479388106121493630,	
+0.479431985672756130,	0.479475864025438240,	0.479519741179430690,	0.479563617134623810,	0.479607491890908290,	0.479651365448173660,	0.479695237806310570,	0.479739108965209440,	
+0.479782978924760910,	0.479826847684854510,	0.479870715245381000,	0.479914581606230740,	0.479958446767294380,	0.480002310728461560,	0.480046173489622920,	0.480090035050668830,	
+0.480133895411490100,	0.480177754571976200,	0.480221612532017890,	0.480265469291505600,	0.480309324850330010,	0.480353179208380720,	0.480397032365548480,	0.480440884321724050,	
+0.480484735076797010,	0.480528584630658120,	0.480572432983197790,	0.480616280134306790,	0.480660126083874650,	0.480703970831792230,	0.480747814377949890,	0.480791656722238390,	
+0.480835497864547380,	0.480879337804767600,	0.480923176542789490,	0.480967014078503790,	0.481010850411800190,	0.481054685542569470,	0.481098519470702040,	0.481142352196088700,	
+0.481186183718619100,	0.481230014038184000,	0.481273843154674310,	0.481317671067979570,	0.481361497777990700,	0.481405323284598060,	0.481449147587692470,	0.481492970687163680,	
+0.481536792582902440,	0.481580613274799230,	0.481624432762744860,	0.481668251046629030,	0.481712068126342540,	0.481755884001775940,	0.481799698672819960,	0.481843512139364380,	
+0.481887324401300000,	0.481931135458517290,	0.481974945310907180,	0.482018753958359300,	0.482062561400764530,	0.482106367638013730,	0.482150172669996660,	0.482193976496604120,	
+0.482237779117726690,	0.482281580533255150,	0.482325380743079290,	0.482369179747089980,	0.482412977545177760,	0.482456774137233420,	0.482500569523146790,	0.482544363702808730,	
+0.482588156676109710,	0.482631948442940770,	0.482675739003191550,	0.482719528356752970,	0.482763316503515560,	0.482807103443370240,	0.482850889176206780,	0.482894673701916130,	
+0.482938457020389120,	0.482982239131515670,	0.483026020035186520,	0.483069799731292380,	0.483113578219724120,	0.483157355500371530,	0.483201131573125550,	0.483244906437876760,	
+0.483288680094516090,	0.483332452542933280,	0.483376223783019370,	0.483419993814664940,	0.483463762637760860,	0.483507530252197000,	0.483551296657864340,	0.483595061854653400,	
+0.483638825842455210,	0.483682588621159590,	0.483726350190657460,	0.483770110550839460,	0.483813869701596620,	0.483857627642818640,	0.483901384374396670,	0.483945139896221570,	
+0.483988894208183250,	0.484032647310172700,	0.484076399202080510,	0.484120149883797760,	0.484163899355214200,	0.484207647616220930,	0.484251394666708520,	0.484295140506568020,	
+0.484338885135689230,	0.484382628553963300,	0.484426370761280760,	0.484470111757532680,	0.484513851542608950,	0.484557590116400590,	0.484601327478798250,	0.484645063629693010,	
+0.484688798568974680,	0.484732532296534350,	0.484776264812263100,	0.484819996116050810,	0.484863726207788500,	0.484907455087366880,	0.484951182754677020,	0.484994909209608800,	
+0.485038634452053310,	0.485082358481901290,	0.485126081299043720,	0.485169802903370530,	0.485213523294772850,	0.485257242473141390,	0.485300960438367180,	0.485344677190340190,	
+0.485388392728951510,	0.485432107054091900,	0.485475820165652330,	0.485519532063522830,	0.485563242747594550,	0.485606952217758510,	0.485650660473904710,	0.485694367515924260,	
+0.485738073343707940,	0.485781777957146780,	0.485825481356130790,	0.485869183540551090,	0.485912884510298460,	0.485956584265263950,	0.486000282805337640,	0.486043980130410610,	
+0.486087676240373630,	0.486131371135117840,	0.486175064814533260,	0.486218757278510990,	0.486262448526941840,	0.486306138559716940,	0.486349827376726330,	0.486393514977861150,	
+0.486437201363012160,	0.486480886532070560,	0.486524570484926370,	0.486568253221470740,	0.486611934741594860,	0.486655615045188780,	0.486699294132143630,	0.486742972002350280,	
+0.486786648655699870,	0.486830324092082490,	0.486873998311389280,	0.486917671313511050,	0.486961343098339050,	0.487005013665763260,	0.487048683015675000,	0.487092351147965010,	
+0.487136018062524490,	0.487179683759243590,	0.487223348238013440,	0.487267011498724980,	0.487310673541269330,	0.487354334365536600,	0.487397993971418090,	0.487441652358804930,	
+0.487485309527587280,	0.487528965477656340,	0.487572620208902960,	0.487616273721218460,	0.487659926014492870,	0.487703577088617500,	0.487747226943483160,	0.487790875578981150,	
+0.487834522995001520,	0.487878169191435620,	0.487921814168174320,	0.487965457925108810,	0.488009100462129310,	0.488052741779127050,	0.488096381875992970,	0.488140020752618310,	
+0.488183658408893160,	0.488227294844708890,	0.488270930059956810,	0.488314564054526950,	0.488358196828310720,	0.488401828381199000,	0.488445458713083090,	0.488489087823853140,	
+0.488532715713400510,	0.488576342381616070,	0.488619967828391120,	0.488663592053615870,	0.488707215057181680,	0.488750836838979460,	0.488794457398900480,	0.488838076736835050,	
+0.488881694852674350,	0.488925311746309430,	0.488968927417631650,	0.489012541866531150,	0.489056155092899290,	0.489099767096627390,	0.489143377877605760,	0.489186987435725640,	
+0.489230595770878070,	0.489274202882954420,	0.489317808771844830,	0.489361413437440720,	0.489405016879633110,	0.489448619098313330,	0.489492220093371620,	0.489535819864699350,	
+0.489579418412187550,	0.489623015735727530,	0.489666611835209650,	0.489710206710525230,	0.489753800361565240,	0.489797392788221210,	0.489840983990383280,	0.489884573967942880,	
+0.489928162720791040,	0.489971750248819230,	0.490015336551917590,	0.490058921629977660,	0.490102505482890800,	0.490146088110547270,	0.490189669512838540,	0.490233249689655650,	
+0.490276828640890010,	0.490320406366431930,	0.490363982866172780,	0.490407558140003700,	0.490451132187816110,	0.490494705009500320,	0.490538276604947750,	0.490581846974049500,	
+0.490625416116697020,	0.490668984032780590,	0.490712550722191720,	0.490756116184821510,	0.490799680420561320,	0.490843243429301580,	0.490886805210933750,	0.490930365765349260,	
+0.490973925092438530,	0.491017483192092930,	0.491061040064203650,	0.491104595708662110,	0.491148150125358730,	0.491191703314184990,	0.491235255275031980,	0.491278806007791170,	
+0.491322355512353040,	0.491365903788608950,	0.491409450836450160,	0.491452996655768080,	0.491496541246453140,	0.491540084608396880,	0.491583626741490360,	0.491627167645625200,	
+0.491670707320691740,	0.491714245766581460,	0.491757782983185950,	0.491801318970395640,	0.491844853728102050,	0.491888387256196270,	0.491931919554569940,	0.491975450623113430,	
+0.492018980461718270,	0.492062509070275660,	0.492106036448677180,	0.492149562596813190,	0.492193087514575360,	0.492236611201854750,	0.492280133658543060,	0.492323654884530560,	
+0.492367174879708990,	0.492410693643969500,	0.492454211177203620,	0.492497727479301820,	0.492541242550155740,	0.492584756389656540,	0.492628268997695800,	0.492671780374164040,	
+0.492715290518952800,	0.492758799431953720,	0.492802307113057280,	0.492845813562155070,	0.492889318779138330,	0.492932822763898660,	0.492976325516326590,	0.493019827036313640,	
+0.493063327323751190,	0.493106826378530760,	0.493150324200542890,	0.493193820789679220,	0.493237316145831000,	0.493280810268889870,	0.493324303158746310,	0.493367794815292030,	
+0.493411285238418260,	0.493454774428016610,	0.493498262383977700,	0.493541749106193080,	0.493585234594554500,	0.493628718848952490,	0.493672201869278630,	0.493715683655424290,	
+0.493759164207281110,	0.493802643524739630,	0.493846121607691530,	0.493889598456028140,	0.493933074069641150,	0.493976548448421090,	0.494020021592259660,	0.494063493501048170,	
+0.494106964174678360,	0.494150433613040730,	0.494193901816027010,	0.494237368783528530,	0.494280834515437030,	0.494324299011643040,	0.494367762272038320,	0.494411224296514570,	
+0.494454685084962380,	0.494498144637273480,	0.494541602953339210,	0.494585060033051300,	0.494628515876300410,	0.494671970482978170,	0.494715423852976070,	0.494758875986185730,	
+0.494802326882497870,	0.494845776541804170,	0.494889224963996010,	0.494932672148965190,	0.494976118096602300,	0.495019562806799100,	0.495063006279447050,	0.495106448514437800,	
+0.495149889511662060,	0.495193329271011620,	0.495236767792378240,	0.495280205075652570,	0.495323641120726350,	0.495367075927491070,	0.495410509495838420,	0.495453941825659160,	
+0.495497372916845040,	0.495540802769287470,	0.495584231382878330,	0.495627658757508190,	0.495671084893068880,	0.495714509789451860,	0.495757933446549000,	0.495801355864250890,	
+0.495844777042449390,	0.495888196981035980,	0.495931615679902400,	0.495975033138939430,	0.496018449358038900,	0.496061864337092210,	0.496105278075991250,	0.496148690574626740,	
+0.496192101832890480,	0.496235511850674380,	0.496278920627869100,	0.496322328164366500,	0.496365734460058050,	0.496409139514835730,	0.496452543328590120,	0.496495945901213150,	
+0.496539347232596350,	0.496582747322631520,	0.496626146171209480,	0.496669543778222090,	0.496712940143560770,	0.496756335267117540,	0.496799729148783060,	0.496843121788449300,	
+0.496886513186007680,	0.496929903341350230,	0.496973292254367590,	0.497016679924951690,	0.497060066352994550,	0.497103451538386810,	0.497146835481020450,	0.497190218180787010,	
+0.497233599637578410,	0.497276979851285380,	0.497320358821799920,	0.497363736549013610,	0.497407113032818320,	0.497450488273104840,	0.497493862269765160,	0.497537235022690870,	
+0.497580606531773830,	0.497623976796904840,	0.497667345817976000,	0.497710713594878730,	0.497754080127505110,	0.497797445415745890,	0.497840809459493050,	0.497884172258638570,	
+0.497927533813073250,	0.497970894122689130,	0.498014253187377740,	0.498057611007031160,	0.498100967581540100,	0.498144322910796690,	0.498187676994692410,	0.498231029833119340,	
+0.498274381425968360,	0.498317731773131380,	0.498361080874500100,	0.498404428729966430,	0.498447775339421360,	0.498491120702756860,	0.498534464819864580,	0.498577807690636480,	
+0.498621149314963490,	0.498664489692737580,	0.498707828823850510,	0.498751166708194250,	0.498794503345659670,	0.498837838736138790,	0.498881172879523770,	0.498924505775705410,	
+0.498967837424575730,	0.499011167826026560,	0.499054496979949800,	0.499097824886236390,	0.499141151544778450,	0.499184476955467640,	0.499227801118195980,	0.499271124032854450,	
+0.499314445699335140,	0.499357766117529690,	0.499401085287330240,	0.499444403208627650,	0.499487719881314070,	0.499531035305281200,	0.499574349480421120,	0.499617662406624750,	
+0.499660974083784290,	0.499704284511791720,	0.499747593690538060,	0.499790901619915460,	0.499834208299815560,	0.499877513730130560,	0.499920817910751380,	0.499964120841570160,	
+0.500007422522478650,	0.500050722953368940,	0.500094022134132010,	0.500137320064660050,	0.500180616744844820,	0.500223912174578400,	0.500267206353751880,	0.500310499282257240,	
+0.500353790959986440,	0.500397081386831480,	0.500440370562683420,	0.500483658487434480,	0.500526945160976840,	0.500570230583201380,	0.500613514754000400,	0.500656797673265540,	
+0.500700079340889110,	0.500743359756762100,	0.500786638920776680,	0.500829916832824740,	0.500873193492798350,	0.500916468900588500,	0.500959743056087590,	0.501003015959187280,	
+0.501046287609779870,	0.501089558007756230,	0.501132827153008780,	0.501176095045429260,	0.501219361684909880,	0.501262627071341730,	0.501305891204616990,	0.501349154084627550,	
+0.501392415711265580,	0.501435676084422190,	0.501478935203989560,	0.501522193069860120,	0.501565449681924620,	0.501608705040075710,	0.501651959144204910,	0.501695211994204530,	
+0.501738463589965880,	0.501781713931380930,	0.501824963018341790,	0.501868210850740630,	0.501911457428468540,	0.501954702751417850,	0.501997946819480400,	0.502041189632548400,	
+0.502084431190513050,	0.502127671493266650,	0.502170910540701070,	0.502214148332708610,	0.502257384869180370,	0.502300620150008650,	0.502343854175085760,	0.502387086944302900,	
+0.502430318457552370,	0.502473548714725940,	0.502516777715716010,	0.502560005460413910,	0.502603231948711590,	0.502646457180501380,	0.502689681155675250,	0.502732903874124610,	
+0.502776125335741670,	0.502819345540418520,	0.502862564488047340,	0.502905782178519330,	0.502948998611726930,	0.502992213787561980,	0.503035427705916800,	0.503078640366682820,	
+0.503121851769752100,	0.503165061915017200,	0.503208270802369300,	0.503251478431700710,	0.503294684802903400,	0.503337889915869810,	0.503381093770491010,	0.503424296366659530,	
+0.503467497704267350,	0.503510697783206780,	0.503553896603369020,	0.503597094164646600,	0.503640290466931480,	0.503683485510115880,	0.503726679294091320,	0.503769871818749990,	
+0.503813063083983990,	0.503856253089685730,	0.503899441835746420,	0.503942629322058580,	0.503985815548514520,	0.504029000515005430,	0.504072184221423970,	0.504115366667661990,	
+0.504158547853612030,	0.504201727779165280,	0.504244906444214160,	0.504288083848650870,	0.504331259992367720,	0.504374434875256020,	0.504417608497208180,	0.504460780858116410,	
+0.504503951957873010,	0.504547121796369400,	0.504590290373498010,	0.504633457689150800,	0.504676623743220420,	0.504719788535598070,	0.504762952066176160,	0.504806114334847010,	
+0.504849275341502810,	0.504892435086035210,	0.504935593568336390,	0.504978750788299010,	0.505021906745814380,	0.505065061440775010,	0.505108214873072890,	0.505151367042600660,	
+0.505194517949249630,	0.505237667592912330,	0.505280815973480960,	0.505323963090847820,	0.505367108944904330,	0.505410253535543140,	0.505453396862656330,	0.505496538926136440,	
+0.505539679725874770,	0.505582819261763850,	0.505625957533695990,	0.505669094541563500,	0.505712230285258020,	0.505755364764671870,	0.505798497979697670,	0.505841629930226970,	
+0.505884760616152060,	0.505927890037365380,	0.505971018193759230,	0.506014145085225240,	0.506057270711655850,	0.506100395072943240,	0.506143518168980070,	0.506186639999657740,	
+0.506229760564868790,	0.506272879864505530,	0.506315997898460380,	0.506359114666624750,	0.506402230168891410,	0.506445344405152540,	0.506488457375300680,	0.506531569079227250,	
+0.506574679516825000,	0.506617788687986350,	0.506660896592602830,	0.506704003230567080,	0.506747108601771300,	0.506790212706108250,	0.506833315543469110,	0.506876417113746870,	
+0.506919517416833500,	0.506962616452621640,	0.507005714221002930,	0.507048810721869910,	0.507091905955114890,	0.507134999920630490,	0.507178092618308260,	0.507221184048040730,	
+0.507264274209720200,	0.507307363103239430,	0.507350450728489830,	0.507393537085364170,	0.507436622173754630,	0.507479705993553960,	0.507522788544653600,	0.507565869826946180,	
+0.507608949840324560,	0.507652028584680170,	0.507695106059905750,	0.507738182265893510,	0.507781257202536310,	0.507824330869725450,	0.507867403267353800,	0.507910474395313670,	
+0.507953544253497700,	0.507996612841797530,	0.508039680160105810,	0.508082746208314840,	0.508125810986317480,	0.508168874494005160,	0.508211936731270630,	0.508254997698006310,	
+0.508298057394104830,	0.508341115819457840,	0.508384172973957990,	0.508427228857498250,	0.508470283469969920,	0.508513336811265980,	0.508556388881278630,	0.508599439679900730,	
+0.508642489207023820,	0.508685537462540640,	0.508728584446343720,	0.508771630158325720,	0.508814674598378150,	0.508857717766393990,	0.508900759662265450,	0.508943800285885480,	
+0.508986839637145640,	0.509029877715938660,	0.509072914522156970,	0.509115950055693430,	0.509158984316439580,	0.509202017304288270,	0.509245049019132260,	0.509288079460863300,	
+0.509331108629374140,	0.509374136524557210,	0.509417163146305360,	0.509460188494510140,	0.509503212569064500,	0.509546235369860880,	0.509589256896791910,	0.509632277149749570,	
+0.509675296128626500,	0.509718313833315120,	0.509761330263708400,	0.509804345419697880,	0.509847359301176640,	0.509890371908036880,	0.509933383240171570,	0.509976393297472460,	
+0.510019402079832430,	0.510062409587144220,	0.510105415819299580,	0.510148420776191490,	0.510191424457712260,	0.510234426863754860,	0.510277427994211050,	0.510320427848973580,	
+0.510363426427935200,	0.510406423730988550,	0.510449419758025380,	0.510492414508938790,	0.510535407983621070,	0.510578400181965210,	0.510621391103863060,	0.510664380749207390,	
+0.510707369117890720,	0.510750356209806020,	0.510793342024845170,	0.510836326562900790,	0.510879309823865760,	0.510922291807632710,	0.510965272514093630,	0.511008251943141260,	
+0.511051230094668680,	0.511094206968567780,	0.511137182564731170,	0.511180156883051740,	0.511223129923422230,	0.511266101685734500,	0.511309072169881640,	0.511352041375755960,	
+0.511395009303250660,	0.511437975952257370,	0.511480941322669190,	0.511523905414378640,	0.511566868227278700,	0.511609829761261240,	0.511652790016219220,	0.511695748992045170,	
+0.511738706688632080,	0.511781663105871920,	0.511824618243657660,	0.511867572101882160,	0.511910524680437300,	0.511953475979216250,	0.511996425998111460,	0.512039374737016000,	
+0.512082322195821620,	0.512125268374421520,	0.512168213272708230,	0.512211156890574840,	0.512254099227913100,	0.512297040284616200,	0.512339980060576570,	0.512382918555687520,	
+0.512425855769840680,	0.512468791702929250,	0.512511726354845880,	0.512554659725483530,	0.512597591814734080,	0.512640522622490710,	0.512683452148646520,	0.512726380393093150,	
+0.512769307355723900,	0.512812233036431420,	0.512855157435108680,	0.512898080551647760,	0.512941002385941540,	0.512983922937882860,	0.513026842207364720,	0.513069760194279080,	
+0.513112676898519030,	0.513155592319977320,	0.513198506458547030,	0.513241419314120150,	0.513284330886589650,	0.513327241175848270,	0.513370150181789220,	0.513413057904304470,	
+0.513455964343287000,	0.513498869498629660,	0.513541773370225550,	0.513584675957966530,	0.513627577261745900,	0.513670477281456650,	0.513713376016990850,	0.513756273468241710,	
+0.513799169635101750,	0.513842064517464280,	0.513884958115221280,	0.513927850428265940,	0.513970741456490910,	0.514013631199789380,	0.514056519658053430,	0.514099406831176160,	
+0.514142292719050430,	0.514185177321569320,	0.514228060638624920,	0.514270942670110310,	0.514313823415918360,	0.514356702875942260,	0.514399581050074000,	0.514442457938206750,	
+0.514485333540233740,	0.514528207856047140,	0.514571080885539820,	0.514613952628604990,	0.514656823085135610,	0.514699692255023660,	0.514742560138162660,	0.514785426734445160,	
+0.514828292043764460,	0.514871156066012640,	0.514914018801083010,	0.514956880248868320,	0.514999740409261770,	0.515042599282155460,	0.515085456867442780,	0.515128313165016280,	
+0.515171168174769490,	0.515214021896594380,	0.515256874330384250,	0.515299725476032310,	0.515342575333430640,	0.515385423902472550,	0.515428271183050900,	0.515471117175058890,	
+0.515513961878388720,	0.515556805292933680,	0.515599647418586660,	0.515642488255240950,	0.515685327802788530,	0.515728166061122820,	0.515771003030136680,	0.515813838709723420,	
+0.515856673099775230,	0.515899506200185320,	0.515942338010846660,	0.515985168531652550,	0.516027997762495080,	0.516070825703267680,	0.516113652353863530,	0.516156477714174940,	
+0.516199301784095010,	0.516242124563517040,	0.516284946052333990,	0.516327766250438190,	0.516370585157723050,	0.516413402774081430,	0.516456219099406640,	0.516499034133591000,	
+0.516541847876527680,	0.516584660328109790,	0.516627471488230740,	0.516670281356782500,	0.516713089933658500,	0.516755897218751930,	0.516798703211955870,	0.516841507913162750,	
+0.516884311322265870,	0.516927113439158090,	0.516969914263733070,	0.517012713795882760,	0.517055512035500710,	0.517098308982480330,	0.517141104636713700,	0.517183898998094360,	
+0.517226692066515280,	0.517269483841869770,	0.517312274324050250,	0.517355063512950020,	0.517397851408462060,	0.517440638010480010,	0.517483423318895850,	0.517526207333603220,	
+0.517568990054494970,	0.517611771481464760,	0.517654551614404660,	0.517697330453208200,	0.517740107997768370,	0.517782884247978690,	0.517825659203731360,	0.517868432864920010,	
+0.517911205231437850,	0.517953976303177300,	0.517996746080031880,	0.518039514561894570,	0.518082281748658780,	0.518125047640217050,	0.518167812236462580,	0.518210575537288660,	
+0.518253337542588620,	0.518296098252254870,	0.518338857666180820,	0.518381615784259680,	0.518424372606384960,	0.518467128132448770,	0.518509882362344850,	0.518552635295966290,	
+0.518595386933206390,	0.518638137273957690,	0.518680886318113710,	0.518723634065567870,	0.518766380516212490,	0.518809125669941200,	0.518851869526647190,	0.518894612086223780,	
+0.518937353348563500,	0.518980093313559760,	0.519022831981105880,	0.519065569351095270,	0.519108305423420350,	0.519151040197974640,	0.519193773674651360,	0.519236505853344020,	
+0.519279236733945050,	0.519321966316347970,	0.519364694600445990,	0.519407421586132620,	0.519450147273300410,	0.519492871661842770,	0.519535594751652900,	0.519578316542624540,	
+0.519621037034649900,	0.519663756227622730,	0.519706474121436560,	0.519749190715983690,	0.519791906011157990,	0.519834620006852430,	0.519877332702960770,	0.519920044099375420,	
+0.519962754195989920,	0.520005462992697560,	0.520048170489391890,	0.520090876685965430,	0.520133581582311710,	0.520176285178324150,	0.520218987473896170,	0.520261688468920400,	
+0.520304388163290390,	0.520347086556899430,	0.520389783649641060,	0.520432479441407910,	0.520475173932093530,	0.520517867121591650,	0.520560559009794700,	0.520603249596596320,	
+0.520645938881889810,	0.520688626865568830,	0.520731313547526000,	0.520773998927654750,	0.520816683005848600,	0.520859365782001090,	0.520902047256004860,	0.520944727427753440,	
+0.520987406297140130,	0.521030083864058800,	0.521072760128401870,	0.521115435090062970,	0.521158108748935530,	0.521200781104913190,	0.521243452157888590,	0.521286121907755250,	
+0.521328790354407050,	0.521371457497736390,	0.521414123337637150,	0.521456787874002630,	0.521499451106726570,	0.521542113035701420,	0.521584773660821010,	0.521627432981978670,	
+0.521670090999068140,	0.521712747711981950,	0.521755403120613970,	0.521798057224857390,	0.521840710024606080,	0.521883361519752680,	0.521926011710190820,	0.521968660595813930,	
+0.522011308176515750,	0.522053954452188940,	0.522096599422727240,	0.522139243088024510,	0.522181885447973170,	0.522224526502467200,	0.522267166251399790,	0.522309804694665040,	
+0.522352441832155230,	0.522395077663764360,	0.522437712189385840,	0.522480345408913420,	0.522522977322239730,	0.522565607929258550,	0.522608237229863380,	0.522650865223947990,	
+0.522693491911405130,	0.522736117292128430,	0.522778741366011550,	0.522821364132948110,	0.522863985592830980,	0.522906605745553810,	0.522949224591010120,	0.522991842129093780,	
+0.523034458359697420,	0.523077073282714910,	0.523119686898040110,	0.523162299205565780,	0.523204910205185670,	0.523247519896793190,	0.523290128280282430,	0.523332735355545810,	
+0.523375341122477520,	0.523417945580970770,	0.523460548730919630,	0.523503150572216640,	0.523545751104755760,	0.523588350328430540,	0.523630948243134830,	0.523673544848761390,	
+0.523716140145204070,	0.523758734132356410,	0.523801326810112270,	0.523843918178364510,	0.523886508237006890,	0.523929096985933370,	0.523971684425036720,	0.524014270554210900,	
+0.524056855373349450,	0.524099438882346110,	0.524142021081093870,	0.524184601969486570,	0.524227181547417760,	0.524269759814781410,	0.524312336771470270,	0.524354912417378300,	
+0.524397486752398940,	0.524440059776426380,	0.524482631489353260,	0.524525201891073430,	0.524567770981480770,	0.524610338760469030,	0.524652905227930950,	0.524695470383760740,	
+0.524738034227852150,	0.524780596760098140,	0.524823157980392590,	0.524865717888629240,	0.524908276484701840,	0.524950833768503490,	0.524993389739928040,	0.525035944398869030,	
+0.525078497745220640,	0.525121049778875530,	0.525163600499727880,	0.525206149907671120,	0.525248698002599430,	0.525291244784405700,	0.525333790252983770,	0.525376334408227400,	
+0.525418877250030560,	0.525461418778286120,	0.525503958992888150,	0.525546497893730310,	0.525589035480706570,	0.525631571753709890,	0.525674106712634260,	0.525716640357373750,	
+0.525759172687821240,	0.525801703703870800,	0.525844233405416080,	0.525886761792351170,	0.525929288864569020,	0.525971814621963630,	0.526014339064428740,	0.526056862191858320,	
+0.526099384004145350,	0.526141904501184030,	0.526184423682867890,	0.526226941549091000,	0.526269458099746460,	0.526311973334728230,	0.526354487253930080,	0.526396999857246080,	
+0.526439511144569220,	0.526482021115793560,	0.526524529770813320,	0.526567037109521240,	0.526609543131811630,	0.526652047837578240,	0.526694551226715050,	0.526737053299115020,	
+0.526779554054672470,	0.526822053493280930,	0.526864551614834700,	0.526907048419226750,	0.526949543906351180,	0.526992038076101620,	0.527034530928372490,	0.527077022463056540,	
+0.527119512680048090,	0.527162001579240870,	0.527204489160529090,	0.527246975423805610,	0.527289460368964740,	0.527331943995900550,	0.527374426304506150,	0.527416907294675610,	
+0.527459386966302900,	0.527501865319282110,	0.527544342353506220,	0.527586818068869420,	0.527629292465265690,	0.527671765542589100,	0.527714237300732640,	0.527756707739590600,	
+0.527799176859056860,	0.527841644659025500,	0.527884111139389710,	0.527926576300043580,	0.527969040140881090,	0.528011502661796310,	0.528053963862682330,	0.528096423743433570,	
+0.528138882303944010,	0.528181339544106950,	0.528223795463816590,	0.528266250062966680,	0.528308703341451520,	0.528351155299164210,	0.528393605935999040,	0.528436055251849780,	
+0.528478503246610830,	0.528520949920175290,	0.528563395272437230,	0.528605839303290860,	0.528648282012630140,	0.528690723400348390,	0.528733163466339810,	0.528775602210498350,	
+0.528818039632718230,	0.528860475732892630,	0.528902910510915870,	0.528945343966681800,	0.528987776100084740,	0.529030206911017880,	0.529072636399375520,	0.529115064565051970,	
+0.529157491407940330,	0.529199916927935000,	0.529242341124929850,	0.529284763998819300,	0.529327185549496430,	0.529369605776855550,	0.529412024680790630,	0.529454442261196090,	
+0.529496858517965020,	0.529539273450991830,	0.529581687060170500,	0.529624099345395230,	0.529666510306559420,	0.529708919943557290,	0.529751328256282910,	0.529793735244630580,	
+0.529836140908493510,	0.529878545247766010,	0.529920948262342590,	0.529963349952116470,	0.530005750316981940,	0.530048149356833090,	0.530090547071564110,	0.530132943461068540,	
+0.530175338525240460,	0.530217732263974170,	0.530260124677163880,	0.530302515764702890,	0.530344905526485500,	0.530387293962406030,	0.530429681072358550,	0.530472066856236600,	
+0.530514451313934490,	0.530556834445346180,	0.530599216250366210,	0.530641596728887780,	0.530683975880805400,	0.530726353706013400,	0.530768730204405180,	0.530811105375875170,	
+0.530853479220317340,	0.530895851737626210,	0.530938222927695100,	0.530980592790418430,	0.531022961325690270,	0.531065328533405050,	0.531107694413456180,	0.531150058965737970,	
+0.531192422190144730,	0.531234784086570770,	0.531277144654909490,	0.531319503895055330,	0.531361861806902370,	0.531404218390345240,	0.531446573645277140,	0.531488927571592610,	
+0.531531280169185720,	0.531573631437951000,	0.531615981377781880,	0.531658329988572760,	0.531700677270218190,	0.531743023222611580,	0.531785367845647450,	0.531827711139219780,	
+0.531870053103223330,	0.531912393737551280,	0.531954733042098280,	0.531997071016758530,	0.532039407661426320,	0.532081742975995420,	0.532124076960360020,	0.532166409614414420,	
+0.532208740938053260,	0.532251070931169750,	0.532293399593658620,	0.532335726925413980,	0.532378052926330450,	0.532420377596301450,	0.532462700935221410,	0.532505022942984960,	
+0.532547343619485640,	0.532589662964617960,	0.532631980978276130,	0.532674297660354790,	0.532716613010747240,	0.532758927029348130,	0.532801239716051760,	0.532843551070752650,	
+0.532885861093344350,	0.532928169783721260,	0.532970477141777920,	0.533012783167408630,	0.533055087860507040,	0.533097391220967780,	0.533139693248684930,	0.533181993943553370,	
+0.533224293305466280,	0.533266591334318530,	0.533308888030004760,	0.533351183392418270,	0.533393477421453930,	0.533435770117005830,	0.533478061478968700,	0.533520351507236090,	
+0.533562640201702520,	0.533604927562262410,	0.533647213588810290,	0.533689498281239790,	0.533731781639445570,	0.533774063663321920,	0.533816344352763370,	0.533858623707663680,	
+0.533900901727917490,	0.533943178413418870,	0.533985453764062810,	0.534027727779742720,	0.534070000460353240,	0.534112271805789240,	0.534154541815944130,	0.534196810490712660,	
+0.534239077829989250,	0.534281343833668430,	0.534323608501643840,	0.534365871833810350,	0.534408133830062030,	0.534450394490293860,	0.534492653814399370,	0.534534911802273080,	
+0.534577168453809650,	0.534619423768903700,	0.534661677747448660,	0.534703930389339610,	0.534746181694470630,	0.534788431662736490,	0.534830680294031020,	0.534872927588248780,	
+0.534915173545284280,	0.534957418165032280,	0.534999661447386200,	0.535041903392241110,	0.535084143999491560,	0.535126383269031280,	0.535168621200755030,	0.535210857794557240,	
+0.535253093050332750,	0.535295326967975100,	0.535337559547379050,	0.535379790788439220,	0.535422020691050270,	0.535464249255105830,	0.535506476480500760,	0.535548702367129590,	
+0.535590926914886970,	0.535633150123666750,	0.535675371993363570,	0.535717592523871970,	0.535759811715086690,	0.535802029566901590,	0.535844246079211440,	0.535886461251911080,	
+0.535928675084894060,	0.535970887578055440,	0.536013098731289660,	0.536055308544491350,	0.536097517017554480,	0.536139724150373810,	0.536181929942843860,	0.536224134394859500,	
+0.536266337506314360,	0.536308539277103310,	0.536350739707120990,	0.536392938796262260,	0.536435136544420770,	0.536477332951491360,	0.536519528017368690,	0.536561721741947490,	
+0.536603914125121760,	0.536646105166786120,	0.536688294866835670,	0.536730483225164030,	0.536772670241666190,	0.536814855916236790,	0.536857040248770460,	0.536899223239161280,	
+0.536941404887304020,	0.536983585193093190,	0.537025764156423780,	0.537067941777189640,	0.537110118055285630,	0.537152292990606290,	0.537194466583046590,	0.537236638832500390,	
+0.537278809738862660,	0.537320979302027820,	0.537363147521890850,	0.537405314398345710,	0.537447479931287280,	0.537489644120610180,	0.537531806966209280,	0.537573968467978560,	
+0.537616128625812870,	0.537658287439607200,	0.537700444909255500,	0.537742601034652660,	0.537784755815693290,	0.537826909252272500,	0.537869061344283920,	0.537911212091622850,	
+0.537953361494183600,	0.537995509551861370,	0.538037656264550020,	0.538079801632144530,	0.538121945654539520,	0.538164088331630100,	0.538206229663310000,	0.538248369649474310,	
+0.538290508290017680,	0.538332645584835290,	0.538374781533820790,	0.538416916136869370,	0.538459049393876010,	0.538501181304734680,	0.538543311869340350,	0.538585441087587770,	
+0.538627568959372030,	0.538669695484586870,	0.538711820663127620,	0.538753944494888670,	0.538796066979765340,	0.538838188117651380,	0.538880307908442100,	0.538922426352031910,	
+0.538964543448316010,	0.539006659197188490,	0.539048773598544310,	0.539090886652278110,	0.539132998358285100,	0.539175108716459240,	0.539217217726695620,	0.539259325388889320,	
+0.539301431702934320,	0.539343536668725700,	0.539385640286158320,	0.539427742555127150,	0.539469843475526290,	0.539511943047250810,	0.539554041270195460,	0.539596138144255330,	
+0.539638233669324620,	0.539680327845298180,	0.539722420672070990,	0.539764512149538130,	0.539806602277593690,	0.539848691056132650,	0.539890778485049850,	0.539932864564240500,	
+0.539974949293598680,	0.540017032673019480,	0.540059114702397980,	0.540101195381628370,	0.540143274710605750,	0.540185352689225070,	0.540227429317381210,	0.540269504594968470,	
+0.540311578521882050,	0.540353651098016590,	0.540395722323267380,	0.540437792197528520,	0.540479860720695200,	0.540521927892662180,	0.540563993713324640,	0.540606058182576900,	
+0.540648121300313920,	0.540690183066430690,	0.540732243480822380,	0.540774302543382990,	0.540816360254007920,	0.540858416612591930,	0.540900471619030320,	0.540942525273217180,	
+0.540984577575047590,	0.541026628524417070,	0.541068678121219500,	0.541110726365350290,	0.541152773256704300,	0.541194818795176610,	0.541236862980661650,	0.541278905813054490,	
+0.541320947292250000,	0.541362987418143590,	0.541405026190629360,	0.541447063609602490,	0.541489099674957950,	0.541531134386591170,	0.541573167744396010,	0.541615199748267990,	
+0.541657230398101990,	0.541699259693793290,	0.541741287635236100,	0.541783314222325620,	0.541825339454957260,	0.541867363333025210,	0.541909385856424790,	0.541951407025050850,	
+0.541993426838798700,	0.542035445297562650,	0.542077462401238000,	0.542119478149719720,	0.542161492542903130,	0.542203505580682310,	0.542245517262952890,	0.542287527589609630,	
+0.542329536560547830,	0.542371544175661910,	0.542413550434847070,	0.542455555337998390,	0.542497558885011280,	0.542539561075779720,	0.542581561910199350,	0.542623561388165480,	
+0.542665559509572290,	0.542707556274315220,	0.542749551682289330,	0.542791545733389840,	0.542833538427511140,	0.542875529764548560,	0.542917519744397170,	0.542959508366952390,	
+0.543001495632108420,	0.543043481539760790,	0.543085466089804350,	0.543127449282134630,	0.543169431116645950,	0.543211411593233720,	0.543253390711792910,	0.543295368472219040,	
+0.543337344874406440,	0.543379319918250280,	0.543421293603645990,	0.543463265930488770,	0.543505236898673030,	0.543547206508094180,	0.543589174758647760,	0.543631141650227970,	
+0.543673107182730320,	0.543715071356049910,	0.543757034170082250,	0.543798995624721560,	0.543840955719863350,	0.543882914455402820,	0.543924871831235390,	0.543966827847255360,	
+0.544008782503358270,	0.544050735799439190,	0.544092687735393770,	0.544134638311116080,	0.544176587526501890,	0.544218535381446270,	0.544260481875844640,	0.544302427009591420,	
+0.544344370782582130,	0.544386313194712310,	0.544428254245876380,	0.544470193935969740,	0.544512132264887700,	0.544554069232525580,	0.544596004838778010,	0.544637939083540410,	
+0.544679871966707860,	0.544721803488176120,	0.544763733647839480,	0.544805662445593470,	0.544847589881333420,	0.544889515954954610,	0.544931440666351690,	0.544973364015420180,	
+0.545015286002055290,	0.545057206626152540,	0.545099125887606450,	0.545141043786312450,	0.545182960322166290,	0.545224875495062270,	0.545266789304896140,	0.545308701751562990,	
+0.545350612834958450,	0.545392522554977060,	0.545434430911514330,	0.545476337904465590,	0.545518243533726240,	0.545560147799191040,	0.545602050700755400,	0.545643952238314630,	
+0.545685852411764370,	0.545727751220999150,	0.545769648665914490,	0.545811544746405700,	0.545853439462368420,	0.545895332813697290,	0.545937224800287720,	0.545979115422035480,	
+0.546021004678835080,	0.546062892570582160,	0.546104779097172030,	0.546146664258500230,	0.546188548054461490,	0.546230430484951460,	0.546272311549865220,	0.546314191249098640,	
+0.546356069582546120,	0.546397946550103540,	0.546439822151666090,	0.546481696387129400,	0.546523569256388120,	0.546565440759337880,	0.546607310895874000,	0.546649179665892330,	
+0.546691047069287280,	0.546732913105954620,	0.546774777775789640,	0.546816641078688210,	0.546858503014544750,	0.546900363583255000,	0.546942222784714720,	0.546984080618818420,	
+0.547025937085462100,	0.547067792184540820,	0.547109645915950460,	0.547151498279585650,	0.547193349275342020,	0.547235198903115010,	0.547277047162800460,	0.547318894054292900,	
+0.547360739577488100,	0.547402583732281340,	0.547444426518568620,	0.547486267936244440,	0.547528107985204570,	0.547569946665344420,	0.547611783976559850,	0.547653619918745390,	
+0.547695454491796910,	0.547737287695610140,	0.547779119530079740,	0.547820949995101560,	0.547862779090571020,	0.547904606816383980,	0.547946433172434970,	0.547988258158619850,	
+0.548030081774834140,	0.548071904020973610,	0.548113724896932890,	0.548155544402607940,	0.548197362537894080,	0.548239179302687170,	0.548280994696881960,	0.548322808720374310,	
+0.548364621373059520,	0.548406432654833690,	0.548448242565591330,	0.548490051105228300,	0.548531858273640590,	0.548573664070722830,	0.548615468496370990,	0.548657271550480390,	
+0.548699073232947090,	0.548740873543665630,	0.548782672482531990,	0.548824470049441680,	0.548866266244290580,	0.548908061066973430,	0.548949854517386200,	0.548991646595424320,	
+0.549033437300983640,	0.549075226633959020,	0.549117014594246330,	0.549158801181741100,	0.549200586396339170,	0.549242370237935430,	0.549284152706425830,	0.549325933801705800,	
+0.549367713523671420,	0.549409491872217210,	0.549451268847239380,	0.549493044448633780,	0.549534818676295170,	0.549576591530119400,	0.549618363010002220,	0.549660133115839610,	
+0.549701901847526210,	0.549743669204957990,	0.549785435188030690,	0.549827199796640190,	0.549868963030681220,	0.549910724890049880,	0.549952485374641810,	0.549994244484352750,	
+0.550036002219077780,	0.550077758578712880,	0.550119513563153470,	0.550161267172295740,	0.550203019406034440,	0.550244770264265550,	0.550286519746885140,	0.550328267853788080,	
+0.550370014584870340,	0.550411759940027560,	0.550453503919155710,	0.550495246522149760,	0.550536987748905690,	0.550578727599319140,	0.550620466073286190,	0.550662203170701690,	
+0.550703938891461630,	0.550745673235461750,	0.550787406202598030,	0.550829137792765540,	0.550870868005860050,	0.550912596841777510,	0.550954324300413800,	0.550996050381663880,	
+0.551037775085423950,	0.551079498411589870,	0.551121220360056620,	0.551162940930720380,	0.551204660123476800,	0.551246377938221950,	0.551288094374850710,	0.551329809433259270,	
+0.551371523113343360,	0.551413235414998980,	0.551454946338121090,	0.551496655882605880,	0.551538364048348990,	0.551580070835246630,	0.551621776243193750,	0.551663480272086340,	
+0.551705182921820250,	0.551746884192291560,	0.551788584083395370,	0.551830282595027640,	0.551871979727084240,	0.551913675479461240,	0.551955369852053620,	0.551997062844757690,	
+0.552038754457469420,	0.552080444690083880,	0.552122133542497280,	0.552163821014605370,	0.552205507106304230,	0.552247191817488940,	0.552288875148055690,	0.552330557097900240,	
+0.552372237666918680,	0.552413916855006290,	0.552455594662059070,	0.552497271087972860,	0.552538946132643870,	0.552580619795967070,	0.552622292077838750,	0.552663962978154680,	
+0.552705632496811150,	0.552747300633703140,	0.552788967388726850,	0.552830632761778570,	0.552872296752753290,	0.552913959361547300,	0.552955620588056360,	0.552997280432176770,	
+0.553038938893803620,	0.553080595972833100,	0.553122251669161070,	0.553163905982683830,	0.553205558913296370,	0.553247210460895090,	0.553288860625375860,	0.553330509406634750,	
+0.553372156804566970,	0.553413802819068820,	0.553455447450036160,	0.553497090697365300,	0.553538732560951320,	0.553580373040690520,	0.553622012136479100,	0.553663649848212370,	
+0.553705286175786400,	0.553746921119097290,	0.553788554678041220,	0.553830186852513400,	0.553871817642410220,	0.553913447047627350,	0.553955075068061300,	0.553996701703607150,	
+0.554038326954161330,	0.554079950819619580,	0.554121573299878430,	0.554163194394832860,	0.554204814104379380,	0.554246432428413870,	0.554288049366832620,	0.554329664919530950,	
+0.554371279086405040,	0.554412891867351320,	0.554454503262264970,	0.554496113271042420,	0.554537721893579530,	0.554579329129772700,	0.554620934979517250,	0.554662539442709490,	
+0.554704142519245270,	0.554745744209021120,	0.554787344511932230,	0.554828943427874920,	0.554870540956745370,	0.554912137098439780,	0.554953731852853460,	0.554995325219882820,	
+0.555036917199423940,	0.555078507791373020,	0.555120096995625590,	0.555161684812077730,	0.555203271240625850,	0.555244856281166040,	0.555286439933593830,	0.555328022197805420,	
+0.555369603073697320,	0.555411182561164950,	0.555452760660104520,	0.555494337370412210,	0.555535912691984430,	0.555577486624716510,	0.555619059168504850,	0.555660630323245640,	
+0.555702200088835090,	0.555743768465168710,	0.555785335452142930,	0.555826901049653820,	0.555868465257597810,	0.555910028075870310,	0.555951589504367740,	0.555993149542986180,	
+0.556034708191622040,	0.556076265450170860,	0.556117821318528940,	0.556159375796592910,	0.556200928884257980,	0.556242480581420780,	0.556284030887977400,	0.556325579803824240,	
+0.556367127328856850,	0.556408673462971630,	0.556450218206064660,	0.556491761558032590,	0.556533303518770730,	0.556574844088175590,	0.556616383266143270,	0.556657921052570500,	
+0.556699457447352500,	0.556740992450385770,	0.556782526061566640,	0.556824058280791620,	0.556865589107956030,	0.556907118542956490,	0.556948646585689430,	0.556990173236050490,	
+0.557031698493936080,	0.557073222359242390,	0.557114744831866070,	0.557156265911702530,	0.557197785598648300,	0.557239303892599570,	0.557280820793452980,	0.557322336301103950,	
+0.557363850415449110,	0.557405363136384670,	0.557446874463807140,	0.557488384397612060,	0.557529892937696060,	0.557571400083955340,	0.557612905836286420,	0.557654410194584840,	
+0.557695913158747340,	0.557737414728670000,	0.557778914904249470,	0.557820413685381270,	0.557861911071962150,	0.557903407063888520,	0.557944901661056040,	0.557986394863361320,	
+0.558027886670700580,	0.558069377082970550,	0.558110866100066660,	0.558152353721885540,	0.558193839948323610,	0.558235324779277510,	0.558276808214642650,	0.558318290254315790,	
+0.558359770898193110,	0.558401250146171480,	0.558442727998146320,	0.558484204454014370,	0.558525679513671940,	0.558567153177015660,	0.558608625443941080,	0.558650096314344920,	
+0.558691565788123960,	0.558733033865173700,	0.558774500545390800,	0.558815965828671770,	0.558857429714913030,	0.558898892204010460,	0.558940353295860670,	0.558981812990359870,	
+0.559023271287405030,	0.559064728186891570,	0.559106183688716340,	0.559147637792775650,	0.559189090498966260,	0.559230541807183680,	0.559271991717324890,	0.559313440229285970,	
+0.559354887342963900,	0.559396333058254200,	0.559437777375053740,	0.559479220293259140,	0.559520661812766160,	0.559562101933471560,	0.559603540655271630,	0.559644977978063230,	
+0.559686413901742010,	0.559727848426204820,	0.559769281551347970,	0.559810713277068220,	0.559852143603261410,	0.559893572529824190,	0.559935000056653090,	0.559976426183644740,	
+0.560017850910695110,	0.560059274237700740,	0.560100696164558260,	0.560142116691164430,	0.560183535817414870,	0.560224953543206450,	0.560266369868436030,	0.560307784792999360,	
+0.560349198316793200,	0.560390610439714050,	0.560432021161658800,	0.560473430482523070,	0.560514838402203730,	0.560556244920597300,	0.560597650037600650,	0.560639053753109520,	
+0.560680456067020770,	0.560721856979230830,	0.560763256489636650,	0.560804654598134000,	0.560846051304619620,	0.560887446608990260,	0.560928840511142560,	0.560970233010972370,	
+0.561011624108376570,	0.561053013803251790,	0.561094402095494770,	0.561135788985001490,	0.561177174471668590,	0.561218558555393270,	0.561259941236071040,	0.561301322513599100,	
+0.561342702387873760,	0.561384080858791990,	0.561425457926249760,	0.561466833590143820,	0.561508207850370810,	0.561549580706827700,	0.561590952159410240,	0.561632322208015400,	
+0.561673690852539710,	0.561715058092880250,	0.561756423928932660,	0.561797788360594020,	0.561839151387760970,	0.561880513010330370,	0.561921873228198200,	0.561963232041261310,	
+0.562004589449416670,	0.562045945452560260,	0.562087300050588930,	0.562128653243399330,	0.562170005030888540,	0.562211355412952310,	0.562252704389487710,	0.562294051960391280,	
+0.562335398125560220,	0.562376742884890260,	0.562418086238278380,	0.562459428185621340,	0.562500768726816090,	0.562542107861758510,	0.562583445590345680,	0.562624781912474230,	
+0.562666116828041240,	0.562707450336942580,	0.562748782439075220,	0.562790113134336360,	0.562831442422621730,	0.562872770303828650,	0.562914096777853530,	0.562955421844593570,	
+0.562996745503944740,	0.563038067755804010,	0.563079388600068120,	0.563120708036634050,	0.563162026065397890,	0.563203342686256710,	0.563244657899107160,	0.563285971703846310,	
+0.563327284100370140,	0.563368595088575840,	0.563409904668359940,	0.563451212839619740,	0.563492519602251110,	0.563533824956151230,	0.563575128901216750,	0.563616431437344740,	
+0.563657732564431410,	0.563699032282373610,	0.563740330591068650,	0.563781627490412610,	0.563822922980302340,	0.563864217060634830,	0.563905509731307150,	0.563946800992215390,	
+0.563988090843256520,	0.564029379284327500,	0.564070666315325320,	0.564111951936146160,	0.564153236146687110,	0.564194518946845030,	0.564235800336516880,	0.564277080315598980,	
+0.564318358883988400,	0.564359636041581900,	0.564400911788276560,	0.564442186123968680,	0.564483459048555350,	0.564524730561933640,	0.564566000663999870,	0.564607269354651000,	
+0.564648536633784000,	0.564689802501295970,	0.564731066957083190,	0.564772330001042660,	0.564813591633071320,	0.564854851853066280,	0.564896110660923820,	0.564937368056541160,	
+0.564978624039815020,	0.565019878610642620,	0.565061131768920260,	0.565102383514545000,	0.565143633847413730,	0.565184882767423850,	0.565226130274471330,	0.565267376368453590,	
+0.565308621049267710,	0.565349864316809890,	0.565391106170977430,	0.565432346611667190,	0.565473585638776480,	0.565514823252201370,	0.565556059451839290,	0.565597294237586980,	
+0.565638527609341860,	0.565679759567000010,	0.565720990110458730,	0.565762219239615120,	0.565803446954366240,	0.565844673254608300,	0.565885898140238820,	0.565927121611154550,	
+0.565968343667252790,	0.566009564308429860,	0.566050783534582940,	0.566092001345609550,	0.566133217741405680,	0.566174432721868850,	0.566215646286895910,	0.566256858436384180,	
+0.566298069170229960,	0.566339278488330540,	0.566380486390583030,	0.566421692876884600,	0.566462897947131560,	0.566504101601221330,	0.566545303839050770,	0.566586504660517300,	
+0.566627704065517320,	0.566668902053947930,	0.566710098625706430,	0.566751293780690000,	0.566792487518794960,	0.566833679839918720,	0.566874870743958260,	0.566916060230810980,	
+0.566957248300373200,	0.566998434952542210,	0.567039620187215650,	0.567080804004289620,	0.567121986403661520,	0.567163167385228540,	0.567204346948887990,	0.567245525094536180,	
+0.567286701822070530,	0.567327877131388100,	0.567369051022386440,	0.567410223494961730,	0.567451394549011500,	0.567492564184432840,	0.567533732401123040,	0.567574899198978520,	
+0.567616064577896820,	0.567657228537774890,	0.567698391078510280,	0.567739552199999390,	0.567780711902139630,	0.567821870184828330,	0.567863027047962100,	0.567904182491438260,	
+0.567945336515154000,	0.567986489119006730,	0.568027640302892880,	0.568068790066709850,	0.568109938410354950,	0.568151085333725490,	0.568192230836717990,	0.568233374919229980,	
+0.568274517581158430,	0.568315658822401090,	0.568356798642854160,	0.568397937042415150,	0.568439074020981370,	0.568480209578450250,	0.568521343714718300,	0.568562476429682940,	
+0.568603607723241810,	0.568644737595291220,	0.568685866045728790,	0.568726993074451740,	0.568768118681357570,	0.568809242866342710,	0.568850365629304800,	0.568891486970140910,	
+0.568932606888748690,	0.568973725385024550,	0.569014842458866130,	0.569055958110170620,	0.569097072338835550,	0.569138185144757450,	0.569179296527833940,	0.569220406487962130,	
+0.569261515025039630,	0.569302622138963100,	0.569343727829629940,	0.569384832096937470,	0.569425934940783310,	0.569467036361063880,	0.569508136357676830,	0.569549234930519900,	
+0.569590332079489500,	0.569631427804483280,	0.569672522105398430,	0.569713614982132690,	0.569754706434582590,	0.569795796462645670,	0.569836885066219210,	0.569877972245200980,	
+0.569919057999487390,	0.569960142328976180,	0.570001225233564670,	0.570042306713150370,	0.570083386767630040,	0.570124465396901200,	0.570165542600861160,	0.570206618379407670,	
+0.570247692732437250,	0.570288765659847650,	0.570329837161536400,	0.570370907237400250,	0.570411975887336830,	0.570453043111243450,	0.570494108909017860,	0.570535173280556700,	
+0.570576236225757480,	0.570617297744517750,	0.570658357836735020,	0.570699416502306160,	0.570740473741128680,	0.570781529553100130,	0.570822583938118020,	0.570863636896079110,	
+0.570904688426881140,	0.570945738530421410,	0.570986787206597680,	0.571027834455306690,	0.571068880276446090,	0.571109924669913620,	0.571150967635605910,	0.571192009173420940,	
+0.571233049283255800,	0.571274087965008450,	0.571315125218575530,	0.571356161043854890,	0.571397195440743740,	0.571438228409139940,	0.571479259948940220,	0.571520290060042460,	
+0.571561318742343840,	0.571602345995742330,	0.571643371820134690,	0.571684396215418560,	0.571725419181491330,	0.571766440718251000,	0.571807460825594190,	0.571848479503418770,	
+0.571889496751622480,	0.571930512570102080,	0.571971526958755420,	0.572012539917479910,	0.572053551446173540,	0.572094561544732820,	0.572135570213055720,	0.572176577451039670,	
+0.572217583258582520,	0.572258587635581020,	0.572299590581933140,	0.572340592097536290,	0.572381592182288230,	0.572422590836085930,	0.572463588058827130,	0.572504583850409250,	
+0.572545578210730380,	0.572586571139687250,	0.572627562637177620,	0.572668552703099020,	0.572709541337349530,	0.572750528539825780,	0.572791514310425630,	0.572832498649047170,	
+0.572873481555587040,	0.572914463029943200,	0.572955443072013180,	0.572996421681694960,	0.573037398858885380,	0.573078374603482210,	0.573119348915383190,	0.573160321794486060,	
+0.573201293240687800,	0.573242263253886280,	0.573283231833979220,	0.573324198980864290,	0.573365164694438660,	0.573406128974599970,	0.573447091821245980,	0.573488053234274760,	
+0.573529013213582850,	0.573569971759068540,	0.573610928870629590,	0.573651884548163070,	0.573692838791566740,	0.573733791600738340,	0.573774742975575850,	0.573815692915976120,	
+0.573856641421837120,	0.573897588493056500,	0.573938534129532330,	0.573979478331161470,	0.574020421097841900,	0.574061362429471260,	0.574102302325947610,	0.574143240787167830,	
+0.574184177813029880,	0.574225113403431520,	0.574266047558270820,	0.574306980277444530,	0.574347911560850850,	0.574388841408387750,	0.574429769819952200,	0.574470696795442160,	
+0.574511622334755500,	0.574552546437790080,	0.574593469104442870,	0.574634390334612060,	0.574675310128195280,	0.574716228485090520,	0.574757145405194850,	0.574798060888406350,	
+0.574838974934622660,	0.574879887543741970,	0.574920798715661150,	0.574961708450278270,	0.575002616747491200,	0.575043523607197900,	0.575084429029295460,	0.575125333013681960,	
+0.575166235560255150,	0.575207136668913100,	0.575248036339552790,	0.575288934572072420,	0.575329831366370060,	0.575370726722342800,	0.575411620639888710,	0.575452513118905550,	
+0.575493404159291510,	0.575534293760943560,	0.575575181923759890,	0.575616068647638260,	0.575656953932476840,	0.575697837778172630,	0.575738720184623910,	0.575779601151728330,	
+0.575820480679384070,	0.575861358767488340,	0.575902235415939100,	0.575943110624634320,	0.575983984393472200,	0.576024856722349600,	0.576065727611165030,	0.576106597059816370,	
+0.576147465068200910,	0.576188331636216860,	0.576229196763761830,	0.576270060450734260,	0.576310922697031210,	0.576351783502550790,	0.576392642867190940,	0.576433500790849870,	
+0.576474357273424660,	0.576515212314813510,	0.576556065914914370,	0.576596918073625450,	0.576637768790843830,	0.576678618066467810,	0.576719465900395250,	0.576760312292524450,	
+0.576801157242752380,	0.576842000750977470,	0.576882842817098010,	0.576923683441010970,	0.576964522622614770,	0.577005360361807270,	0.577046196658486670,	0.577087031512550250,	
+0.577127864923896230,	0.577168696892422560,	0.577209527418027560,	0.577250356500608300,	0.577291184140063200,	0.577332010336290110,	0.577372835089187460,	0.577413658398652220,	
+0.577454480264582900,	0.577495300686877380,	0.577536119665433940,	0.577576937200149910,	0.577617753290923460,	0.577658567937653020,	0.577699381140235780,	0.577740192898570150,	
+0.577781003212553990,	0.577821812082085720,	0.577862619507062520,	0.577903425487382720,	0.577944230022944480,	0.577985033113645910,	0.578025834759384520,	0.578066634960058390,	
+0.578107433715565830,	0.578148231025804930,	0.578189026890673090,	0.578229821310068730,	0.578270614283889820,	0.578311405812034770,	0.578352195894400790,	0.578392984530886280,	
+0.578433771721389430,	0.578474557465808450,	0.578515341764040620,	0.578556124615984600,	0.578596906021538570,	0.578637685980599840,	0.578678464493066920,	0.578719241558837920,	
+0.578760017177811110,	0.578800791349883940,	0.578841564074954800,	0.578882335352921660,	0.578923105183683170,	0.578963873567136410,	0.579004640503180120,	0.579045405991712170,	
+0.579086170032630960,	0.579126932625834150,	0.579167693771219900,	0.579208453468686430,	0.579249211718132150,	0.579289968519454580,	0.579330723872552020,	0.579371477777323010,	
+0.579412230233664950,	0.579452981241476260,	0.579493730800655140,	0.579534478911100100,	0.579575225572708570,	0.579615970785378850,	0.579656714549009240,	0.579697456863498270,	
+0.579738197728743240,	0.579778937144642680,	0.579819675111094780,	0.579860411627998170,	0.579901146695250060,	0.579941880312749070,	0.579982612480393510,	0.580023343198081690,	
+0.580064072465711120,	0.580104800283180340,	0.580145526650387990,	0.580186251567231470,	0.580226975033609320,	0.580267697049419720,	0.580308417614561310,	0.580349136728931400,	
+0.580389854392428630,	0.580430570604951290,	0.580471285366397920,	0.580511998676665810,	0.580552710535653830,	0.580593420943260050,	0.580634129899383120,	0.580674837403920450,	
+0.580715543456770790,	0.580756248057832100,	0.580796951207003250,	0.580837652904181660,	0.580878353149265950,	0.580919051942154320,	0.580959749282745410,	0.581000445170936850,	
+0.581041139606627070,	0.581081832589714910,	0.581122524120097680,	0.581163214197674250,	0.581203902822342800,	0.581244589994001860,	0.581285275712549070,	0.581325959977883170,	
+0.581366642789902350,	0.581407324148505270,	0.581448004053589540,	0.581488682505053810,	0.581529359502796380,	0.581570035046715890,	0.581610709136709870,	0.581651381772677170,	
+0.581692052954515980,	0.581732722682125060,	0.581773390955401930,	0.581814057774245440,	0.581854723138554020,	0.581895387048225520,	0.581936049503158470,	0.581976710503251390,	
+0.582017370048402820,	0.582058028138510490,	0.582098684773473040,	0.582139339953189010,	0.582179993677556910,	0.582220645946474490,	0.582261296759840400,	0.582301946117553040,	
+0.582342594019511270,	0.582383240465612630,	0.582423885455755850,	0.582464528989839360,	0.582505171067762010,	0.582545811689421320,	0.582586450854716050,	0.582627088563545060,	
+0.582667724815805980,	0.582708359611397550,	0.582748992950218200,	0.582789624832166790,	0.582830255257140940,	0.582870884225039520,	0.582911511735760830,	0.582952137789203630,	
+0.582992762385265870,	0.583033385523846090,	0.583074007204842930,	0.583114627428155120,	0.583155246193680310,	0.583195863501317470,	0.583236479350964900,	0.583277093742521570,	
+0.583317706675885010,	0.583358318150954290,	0.583398928167628170,	0.583439536725804290,	0.583480143825381600,	0.583520749466258540,	0.583561353648333950,	0.583601956371505690,	
+0.583642557635672410,	0.583683157440732850,	0.583723755786585750,	0.583764352673128760,	0.583804948100261070,	0.583845542067880970,	0.583886134575887230,	0.583926725624178020,	
+0.583967315212651880,	0.584007903341207450,	0.584048490009743570,	0.584089075218158120,	0.584129658966350050,	0.584170241254217790,	0.584210822081660310,	0.584251401448575460,	
+0.584291979354861990,	0.584332555800419100,	0.584373130785144300,	0.584413704308936690,	0.584454276371694890,	0.584494846973317770,	0.584535416113703080,	0.584575983792749890,	
+0.584616550010356840,	0.584657114766422680,	0.584697678060845380,	0.584738239893523800,	0.584778800264356800,	0.584819359173243010,	0.584859916620080520,	0.584900472604768300,	
+0.584941027127204750,	0.584981580187289070,	0.585022131784919130,	0.585062681919993890,	0.585103230592412200,	0.585143777802072050,	0.585184323548872510,	0.585224867832712210,	
+0.585265410653490030,	0.585305952011104020,	0.585346491905453070,	0.585387030336435910,	0.585427567303951620,	0.585468102807897960,	0.585508636848174110,	0.585549169424678610,	
+0.585589700537310520,	0.585630230185967830,	0.585670758370549600,	0.585711285090954490,	0.585751810347081460,	0.585792334138828590,	0.585832856466094950,	0.585873377328779420,	
+0.585913896726780180,	0.585954414659996090,	0.585994931128326010,	0.586035446131669020,	0.586075959669922990,	0.586116471742987090,	0.586156982350759970,	0.586197491493140820,	
+0.586237999170027500,	0.586278505381319200,	0.586319010126914670,	0.586359513406713000,	0.586400015220612140,	0.586440515568511290,	0.586481014450309090,	0.586521511865904840,	
+0.586562007815196300,	0.586602502298082750,	0.586642995314463070,	0.586683486864236100,	0.586723976947300160,	0.586764465563554330,	0.586804952712897570,	0.586845438395228070,	
+0.586885922610445030,	0.586926405358447200,	0.586966886639133770,	0.587007366452402590,	0.587047844798153080,	0.587088321676284000,	0.587128797086694520,	0.587169271029282620,	
+0.587209743503947500,	0.587250214510588010,	0.587290684049103450,	0.587331152119391800,	0.587371618721352130,	0.587412083854883530,	0.587452547519885070,	0.587493009716254950,	
+0.587533470443892150,	0.587573929702696170,	0.587614387492564890,	0.587654843813397720,	0.587695298665093510,	0.587735752047551240,	0.587776203960669320,	0.587816654404346940,	
+0.587857103378482850,	0.587897550882976460,	0.587937996917725750,	0.587978441482630010,	0.588018884577588220,	0.588059326202499570,	0.588099766357262240,	0.588140205041775550,	
+0.588180642255938250,	0.588221077999649730,	0.588261512272808210,	0.588301945075312860,	0.588342376407063110,	0.588382806267956910,	0.588423234657893810,	0.588463661576772550,	
+0.588504087024492530,	0.588544511000951950,	0.588584933506050010,	0.588625354539685790,	0.588665774101758580,	0.588706192192166580,	0.588746608810808980,	0.588787023957584980,	
+0.588827437632393760,	0.588867849835133520,	0.588908260565703780,	0.588948669824003290,	0.588989077609931470,	0.589029483923386610,	0.589069888764268130,	0.589110292132475230,	
+0.589150694027906210,	0.589191094450460470,	0.589231493400037000,	0.589271890876535200,	0.589312286879853260,	0.589352681409890610,	0.589393074466546210,	0.589433466049719580,	
+0.589473856159308920,	0.589514244795213530,	0.589554631957332600,	0.589595017645565430,	0.589635401859810340,	0.589675784599966720,	0.589716165865933780,	0.589756545657610600,	
+0.589796923974895800,	0.589837300817688700,	0.589877676185888270,	0.589918050079394130,	0.589958422498104370,	0.589998793441918630,	0.590039162910736330,	0.590079530904455640,	
+0.590119897422976210,	0.590160262466197020,	0.590200626034017460,	0.590240988126336070,	0.590281348743052160,	0.590321707884064910,	0.590362065549273620,	0.590402421738576930,	
+0.590442776451874260,	0.590483129689064470,	0.590523481450047290,	0.590563831734721160,	0.590604180542985360,	0.590644527874739090,	0.590684873729881880,	0.590725218108312020,	
+0.590765561009929270,	0.590805902434632930,	0.590846242382321420,	0.590886580852894360,	0.590926917846250840,	0.590967253362290390,	0.591007587400911530,	0.591047919962013560,	
+0.591088251045495780,	0.591128580651257840,	0.591168908779198030,	0.591209235429216000,	0.591249560601210810,	0.591289884295082110,	0.591330206510728430,	0.591370527248049060,	
+0.591410846506943530,	0.591451164287311150,	0.591491480589050540,	0.591531795412061130,	0.591572108756242780,	0.591612420621493660,	0.591652731007713540,	0.591693039914801490,	
+0.591733347342657370,	0.591773653291179370,	0.591813957760267350,	0.591854260749820390,	0.591894562259738130,	0.591934862289919090,	0.591975160840262920,	0.592015457910668900,	
+0.592055753501036450,	0.592096047611264440,	0.592136340241252170,	0.592176631390899040,	0.592216921060104820,	0.592257209248767900,	0.592297495956787930,	0.592337781184064220,	
+0.592378064930496380,	0.592418347195983070,	0.592458627980423810,	0.592498907283718460,	0.592539185105765420,	0.592579461446464340,	0.592619736305714740,	0.592660009683416140,	
+0.592700281579467080,	0.592740551993767410,	0.592780820926216310,	0.592821088376713550,	0.592861354345157630,	0.592901618831448430,	0.592941881835485020,	0.592982143357167370,	
+0.593022403396394000,	0.593062661953064670,	0.593102919027078680,	0.593143174618335660,	0.593183428726734460,	0.593223681352174630,	0.593263932494555890,	0.593304182153777000,	
+0.593344430329737720,	0.593384677022337330,	0.593424922231475580,	0.593465165957051230,	0.593505408198963910,	0.593545648957113040,	0.593585888231398460,	0.593626126021718830,	
+0.593666362327973870,	0.593706597150062910,	0.593746830487885900,	0.593787062341341490,	0.593827292710329300,	0.593867521594748980,	0.593907748994500160,	0.593947974909481700,	
+0.593988199339593240,	0.594028422284734630,	0.594068643744804610,	0.594108863719702950,	0.594149082209329160,	0.594189299213583100,	0.594229514732363300,	0.594269728765569830,	
+0.594309941313102000,	0.594350152374859660,	0.594390361950741570,	0.594430570040647590,	0.594470776644477120,	0.594510981762130130,	0.594551185393505380,	0.594591387538502600,	
+0.594631588197021330,	0.594671787368961540,	0.594711985054221850,	0.594752181252702240,	0.594792375964302460,	0.594832569188921470,	0.594872760926459020,	0.594912951176814640,	
+0.594953139939888300,	0.594993327215578740,	0.595033513003785820,	0.595073697304409180,	0.595113880117348560,	0.595154061442502940,	0.595194241279772160,	0.595234419629055770,	
+0.595274596490253720,	0.595314771863264870,	0.595354945747988970,	0.595395118144325770,	0.595435289052175130,	0.595475458471435900,	0.595515626402008060,	0.595555792843791120,	
+0.595595957796685060,	0.595636121260588740,	0.595676283235402120,	0.595716443721025170,	0.595756602717356640,	0.595796760224296730,	0.595836916241744950,	0.595877070769601170,	
+0.595917223807764350,	0.595957375356134470,	0.595997525414611150,	0.596037673983094370,	0.596077821061483100,	0.596117966649677200,	0.596158110747576410,	0.596198253355080810,	
+0.596238394472089040,	0.596278534098501400,	0.596318672234217420,	0.596358808879137060,	0.596398944033159410,	0.596439077696184320,	0.596479209868111980,	0.596519340548841150,	
+0.596559469738272010,	0.596599597436304200,	0.596639723642837790,	0.596679848357771660,	0.596719971581005870,	0.596760093312440290,	0.596800213551974770,	0.596840332299508280,	
+0.596880449554941020,	0.596920565318172720,	0.596960679589103260,	0.597000792367631710,	0.597040903653658250,	0.597081013447082530,	0.597121121747804630,	0.597161228555723620,	
+0.597201333870739480,	0.597241437692752290,	0.597281540021661230,	0.597321640857366280,	0.597361740199767290,	0.597401838048764340,	0.597441934404256300,	0.597482029266143580,	
+0.597522122634325690,	0.597562214508702840,	0.597602304889174100,	0.597642393775639660,	0.597682481167999160,	0.597722567066152900,	0.597762651469999850,	0.597802734379440090,	
+0.597842815794373590,	0.597882895714700320,	0.597922974140319470,	0.597963051071131240,	0.598003126507035350,	0.598043200447932020,	0.598083272893720320,	0.598123343844300440,	
+0.598163413299572570,	0.598203481259435790,	0.598243547723790290,	0.598283612692535940,	0.598323676165572920,	0.598363738142800310,	0.598403798624118410,	0.598443857609427090,	
+0.598483915098626310,	0.598523971091615480,	0.598564025588294690,	0.598604078588563900,	0.598644130092323200,	0.598684180099471890,	0.598724228609910040,	0.598764275623537730,	
+0.598804321140254950,	0.598844365159961090,	0.598884407682556350,	0.598924448707940930,	0.598964488236014000,	0.599004526266675890,	0.599044562799826430,	0.599084597835365830,	
+0.599124631373193490,	0.599164663413209620,	0.599204693955313950,	0.599244722999407010,	0.599284750545387880,	0.599324776593156860,	0.599364801142613920,	0.599404824193659370,	
+0.599444845746192280,	0.599484865800113180,	0.599524884355321920,	0.599564901411718810,	0.599604916969203040,	0.599644931027674910,	0.599684943587034950,	0.599724954647182230,	
+0.599764964208017060,	0.599804972269439520,	0.599844978831349910,	0.599884983893647530,	0.599924987456232680,	0.599964989519005340,	0.600004990081865920,	0.600044989144713600,	
+0.600084986707448810,	0.600124982769971620,	0.600164977332182330,	0.600204970393980240,	0.600244961955265670,	0.600284952015938680,	0.600324940575899690,	0.600364927635048010,	
+0.600404913193284040,	0.600444897250507760,	0.600484879806619580,	0.600524860861518790,	0.600564840415105940,	0.600604818467281310,	0.600644795017944320,	0.600684770066995280,	
+0.600724743614334370,	0.600764715659861890,	0.600804686203477380,	0.600844655245081020,	0.600884622784573110,	0.600924588821853960,	0.600964553356822970,	0.601004516389380680,	
+0.601044477919427060,	0.601084437946862500,	0.601124396471586550,	0.601164353493499730,	0.601204309012501880,	0.601244263028493650,	0.601284215541374460,	0.601324166551044700,	
+0.601364116057404810,	0.601404064060354400,	0.601444010559793680,	0.601483955555623060,	0.601523899047742840,	0.601563841036052540,	0.601603781520452690,	0.601643720500843250,	
+0.601683657977124970,	0.601723593949197170,	0.601763528416960460,	0.601803461380314820,	0.601843392839160880,	0.601883322793398180,	0.601923251242927120,	0.601963178187648000,	
+0.602003103627461230,	0.602043027562266350,	0.602082949991963880,	0.602122870916454330,	0.602162790335637350,	0.602202708249413470,	0.602242624657682630,	0.602282539560345720,	
+0.602322452957302020,	0.602362364848452290,	0.602402275233696600,	0.602442184112935600,	0.602482091486068680,	0.602521997352996610,	0.602561901713619560,	0.602601804567838070,	
+0.602641705915551770,	0.602681605756661190,	0.602721504091066510,	0.602761400918668590,	0.602801296239366620,	0.602841190053061580,	0.602881082359653760,	0.602920973159043030,	
+0.602960862451129790,	0.603000750235814450,	0.603040636512997550,	0.603080521282578720,	0.603120404544458480,	0.603160286298537350,	0.603200166544715870,	0.603240045282893540,	
+0.603279922512971130,	0.603319798234848940,	0.603359672448427590,	0.603399545153606720,	0.603439416350286970,	0.603479286038368650,	0.603519154217752480,	0.603559020888338130,	
+0.603598886050026100,	0.603638749702717030,	0.603678611846311330,	0.603718472480708760,	0.603758331605810050,	0.603798189221515850,	0.603838045327725780,	0.603877899924340600,	
+0.603917753011260720,	0.603957604588386760,	0.603997454655618490,	0.604037303212856540,	0.604077150260001310,	0.604116995796953550,	0.604156839823613010,	0.604196682339880330,	
+0.604236523345656030,	0.604276362840840740,	0.604316200825334100,	0.604356037299037090,	0.604395872261849880,	0.604435705713673330,	0.604475537654407310,	0.604515368083952340,	
+0.604555197002209280,	0.604595024409077860,	0.604634850304458960,	0.604674674688252870,	0.604714497560360550,	0.604754318920681540,	0.604794138769116700,	0.604833957105566640,	
+0.604873773929931910,	0.604913589242112470,	0.604953403042009060,	0.604993215329522100,	0.605033026104552450,	0.605072835366999960,	0.605112643116765270,	0.605152449353749010,	
+0.605192254077852040,	0.605232057288974110,	0.605271858987015960,	0.605311659171878460,	0.605351457843461560,	0.605391255001666020,	0.605431050646392240,	0.605470844777541320,	
+0.605510637395012870,	0.605550428498707770,	0.605590218088526640,	0.605630006164370350,	0.605669792726138630,	0.605709577773732470,	0.605749361307052370,	0.605789143325999310,	
+0.605828923830472930,	0.605868702820374190,	0.605908480295603850,	0.605948256256062520,	0.605988030701650300,	0.606027803632267940,	0.606067575047816050,	0.606107344948195630,	
+0.606147113333306510,	0.606186880203049560,	0.606226645557325750,	0.606266409396035040,	0.606306171719078190,	0.606345932526356050,	0.606385691817769360,	0.606425449593218090,	
+0.606465205852603220,	0.606504960595825260,	0.606544713822785300,	0.606584465533383190,	0.606624215727520010,	0.606663964405096180,	0.606703711566012880,	0.606743457210169870,	
+0.606783201337468210,	0.606822943947808670,	0.606862685041091980,	0.606902424617218330,	0.606942162676088580,	0.606981899217603700,	0.607021634241663780,	0.607061367748169770,	
+0.607101099737022420,	0.607140830208122590,	0.607180559161370370,	0.607220286596666710,	0.607260012513912370,	0.607299736913008310,	0.607339459793854620,	0.607379181156352250,	
+0.607418901000401860,	0.607458619325904610,	0.607498336132760500,	0.607538051420870580,	0.607577765190135510,	0.607617477440456350,	0.607657188171733090,	0.607696897383866900,	
+0.607736605076758860,	0.607776311250308950,	0.607816015904418250,	0.607855719038987500,	0.607895420653917770,	0.607935120749109160,	0.607974819324462850,	0.608014516379879360,	
+0.608054211915259990,	0.608093905930504720,	0.608133598425514620,	0.608173289400190660,	0.608212978854433710,	0.608252666788144050,	0.608292353201222660,	0.608332038093570390,	
+0.608371721465088440,	0.608411403315676780,	0.608451083645236700,	0.608490762453669180,	0.608530439740874400,	0.608570115506753550,	0.608609789751207390,	0.608649462474137090,	
+0.608689133675442860,	0.608728803355025770,	0.608768471512786570,	0.608808138148626670,	0.608847803262446030,	0.608887466854145850,	0.608927128923626990,	0.608966789470790750,	
+0.609006448495537090,	0.609046105997767430,	0.609085761977382400,	0.609125416434283310,	0.609165069368370340,	0.609204720779544790,	0.609244370667707310,	0.609284019032759310,	
+0.609323665874600960,	0.609363311193133360,	0.609402954988257920,	0.609442597259874600,	0.609482238007884920,	0.609521877232189650,	0.609561514932689950,	0.609601151109286140,	
+0.609640785761879520,	0.609680418890370830,	0.609720050494661490,	0.609759680574651690,	0.609799309130242720,	0.609838936161335440,	0.609878561667831160,	0.609918185649630070,	
+0.609957808106633690,	0.609997429038742660,	0.610037048445858380,	0.610076666327881160,	0.610116282684712300,	0.610155897516253100,	0.610195510822403750,	0.610235122603065670,	
+0.610274732858139820,	0.610314341587527400,	0.610353948791128810,	0.610393554468845360,	0.610433158620578010,	0.610472761246228180,	0.610512362345696060,	0.610551961918882950,	
+0.610591559965690030,	0.610631156486018510,	0.610670751479768790,	0.610710344946842180,	0.610749936887139630,	0.610789527300562680,	0.610829116187011520,	0.610868703546387560,	
+0.610908289378592210,	0.610947873683525880,	0.610987456461089760,	0.611027037711185050,	0.611066617433713040,	0.611106195628574160,	0.611145772295669800,	0.611185347434900940,	
+0.611224921046169210,	0.611264493129374700,	0.611304063684419030,	0.611343632711203180,	0.611383200209628550,	0.611422766179595680,	0.611462330621005750,	0.611501893533760050,	
+0.611541454917760020,	0.611581014772905940,	0.611620573099099340,	0.611660129896241410,	0.611699685164233340,	0.611739238902975770,	0.611778791112370100,	0.611818341792317870,	
+0.611857890942719360,	0.611897438563476110,	0.611936984654489310,	0.611976529215660480,	0.612016072246889810,	0.612055613748079040,	0.612095153719129260,	0.612134692159941980,	
+0.612174229070417520,	0.612213764450457500,	0.612253298299963110,	0.612292830618835770,	0.612332361406976110,	0.612371890664285430,	0.612411418390665040,	0.612450944586016570,	
+0.612490469250240310,	0.612529992383237800,	0.612569513984910770,	0.612609034055159540,	0.612648552593885840,	0.612688069600990650,	0.612727585076375590,	0.612767099019941310,	
+0.612806611431589320,	0.612846122311220710,	0.612885631658737220,	0.612925139474039150,	0.612964645757028360,	0.613004150507605930,	0.613043653725673490,	0.613083155411131560,	
+0.613122655563881790,	0.613162154183825250,	0.613201651270863790,	0.613241146824897830,	0.613280640845829010,	0.613320133333558950,	0.613359624287988070,	0.613399113709018230,	
+0.613438601596550610,	0.613478087950486860,	0.613517572770727490,	0.613557056057174250,	0.613596537809728340,	0.613636018028291490,	0.613675496712764110,	0.613714973863048070,	
+0.613754449479044560,	0.613793923560655320,	0.613833396107780980,	0.613872867120323070,	0.613912336598183010,	0.613951804541262410,	0.613991270949461930,	0.614030735822683420,	
+0.614070199160828280,	0.614109660963797380,	0.614149121231492230,	0.614188579963814370,	0.614228037160665430,	0.614267492821945930,	0.614306946947557830,	0.614346399537402220,	
+0.614385850591381070,	0.614425300109394890,	0.614464748091345550,	0.614504194537134230,	0.614543639446662790,	0.614583082819831980,	0.614622524656543430,	0.614661964956698560,	
+0.614701403720199100,	0.614740840946945810,	0.614780276636840430,	0.614819710789784260,	0.614859143405679260,	0.614898574484426090,	0.614938004025926350,	0.614977432030082040,	
+0.615016858496793770,	0.615056283425963410,	0.615095706817492260,	0.615135128671282280,	0.615174548987234120,	0.615213967765249500,	0.615253385005230080,	0.615292800707077480,	
+0.615332214870692450,	0.615371627495976960,	0.615411038582832410,	0.615450448131160680,	0.615489856140862380,	0.615529262611839490,	0.615568667543993420,	0.615608070937226030,	
+0.615647472791438060,	0.615686873106531470,	0.615726271882408030,	0.615765669118968570,	0.615805064816114970,	0.615844458973748730,	0.615883851591771610,	0.615923242670084580,	
+0.615962632208589380,	0.616002020207187640,	0.616041406665781110,	0.616080791584270870,	0.616120174962558550,	0.616159556800545790,	0.616198937098134560,	0.616238315855225590,	
+0.616277693071720760,	0.616317068747521790,	0.616356442882530550,	0.616395815476647680,	0.616435186529775470,	0.616474556041815450,	0.616513924012668800,	0.616553290442237390,	
+0.616592655330422620,	0.616632018677126690,	0.616671380482250340,	0.616710740745695430,	0.616750099467363810,	0.616789456647157230,	0.616828812284976660,	0.616868166380723950,	
+0.616907518934300960,	0.616946869945609540,	0.616986219414550560,	0.617025567341025980,	0.617064913724937550,	0.617104258566187110,	0.617143601864675760,	0.617182943620305350,	
+0.617222283832977610,	0.617261622502594420,	0.617300959629056960,	0.617340295212267080,	0.617379629252126750,	0.617418961748537050,	0.617458292701399850,	0.617497622110616980,	
+0.617536949976090430,	0.617576276297721160,	0.617615601075411140,	0.617654924309062210,	0.617694245998576250,	0.617733566143854330,	0.617772884744798520,	0.617812201801310470,	
+0.617851517313292240,	0.617890831280644930,	0.617930143703270480,	0.617969454581070780,	0.618008763913947660,	0.618048071701802430,	0.618087377944536830,	0.618126682642053280,	
+0.618165985794252640,	0.618205287401037080,	0.618244587462308150,	0.618283885977968240,	0.618323182947918220,	0.618362478372060260,	0.618401772250296130,	0.618441064582527900,	
+0.618480355368656640,	0.618519644608584440,	0.618558932302213260,	0.618598218449444960,	0.618637503050180840,	0.618676786104322970,	0.618716067611773110,	0.618755347572433450,	
+0.618794625986205050,	0.618833902852990110,	0.618873178172690720,	0.618912451945208050,	0.618951724170444310,	0.618990994848301220,	0.619030263978680990,	0.619069531561484700,	
+0.619108797596614640,	0.619148062083972550,	0.619187325023460740,	0.619226586414980180,	0.619265846258433170,	0.619305104553721560,	0.619344361300747550,	0.619383616499412320,	
+0.619422870149617940,	0.619462122251266400,	0.619501372804259990,	0.619540621808499780,	0.619579869263887970,	0.619619115170326860,	0.619658359527717640,	0.619697602335962490,	
+0.619736843594963280,	0.619776083304622420,	0.619815321464840970,	0.619854558075521140,	0.619893793136565010,	0.619933026647874750,	0.619972258609351570,	0.620011489020897640,	
+0.620050717882415060,	0.620089945193806000,	0.620129170954971780,	0.620168395165814680,	0.620207617826236460,	0.620246838936139630,	0.620286058495425400,	0.620325276503995940,	
+0.620364492961753330,	0.620403707868599770,	0.620442921224436670,	0.620482133029166220,	0.620521343282690820,	0.620560551984911670,	0.620599759135731180,	0.620638964735051200,	
+0.620678168782774260,	0.620717371278801560,	0.620756572223035370,	0.620795771615377800,	0.620834969455731130,	0.620874165743996680,	0.620913360480076840,	0.620952553663873590,	
+0.620991745295289220,	0.621030935374225270,	0.621070123900583910,	0.621109310874267240,	0.621148496295177650,	0.621187680163216460,	0.621226862478286180,	0.621266043240289000,	
+0.621305222449126340,	0.621344400104700600,	0.621383576206913980,	0.621422750755668660,	0.621461923750866170,	0.621501095192408810,	0.621540265080198770,	0.621579433414138350,	
+0.621618600194129070,	0.621657765420073340,	0.621696929091873020,	0.621736091209430850,	0.621775251772648140,	0.621814410781427180,	0.621853568235670280,	0.621892724135279850,	
+0.621931878480157190,	0.621971031270204810,	0.622010182505325250,	0.622049332185419910,	0.622088480310391210,	0.622127626880141230,	0.622166771894572590,	0.622205915353586710,	
+0.622245057257086010,	0.622284197604972670,	0.622323336397149210,	0.622362473633517040,	0.622401609313978700,	0.622440743438436250,	0.622479876006792440,	0.622519007018948470,	
+0.622558136474807070,	0.622597264374270210,	0.622636390717240640,	0.622675515503619770,	0.622714638733310010,	0.622753760406213660,	0.622792880522233360,	0.622831999081270400,	
+0.622871116083227540,	0.622910231528007170,	0.622949345415510950,	0.622988457745641270,	0.623027568518300550,	0.623066677733391190,	0.623105785390814740,	0.623144891490473920,	
+0.623183996032270810,	0.623223099016108060,	0.623262200441887290,	0.623301300309510920,	0.623340398618881350,	0.623379495369901120,	0.623418590562471840,	0.623457684196496050,	
+0.623496776271876050,	0.623535866788514470,	0.623574955746312830,	0.623614043145173880,	0.623653128985000140,	0.623692213265693130,	0.623731295987155710,	0.623770377149290070,	
+0.623809456751998730,	0.623848534795183430,	0.623887611278746810,	0.623926686202591170,	0.623965759566619150,	0.624004831370732480,	0.624043901614833580,	0.624082970298824980,	
+0.624122037422609300,	0.624161102986088290,	0.624200166989164360,	0.624239229431740040,	0.624278290313718070,	0.624317349634999960,	0.624356407395488590,	0.624395463595086350,	
+0.624434518233695330,	0.624473571311217830,	0.624512622827556490,	0.624551672782613920,	0.624590721176291890,	0.624629768008492900,	0.624668813279119610,	0.624707856988074630,	
+0.624746899135259600,	0.624785939720577390,	0.624824978743930280,	0.624864016205221140,	0.624903052104351600,	0.624942086441224400,	0.624981119215741950,	0.625020150427807120,	
+0.625059180077321530,	0.625098208164187930,	0.625137234688309170,	0.625176259649587120,	0.625215283047924290,	0.625254304883223310,	0.625293325155386830,	0.625332343864316800,	
+0.625371361009915860,	0.625410376592086540,	0.625449390610731570,	0.625488403065752820,	0.625527413957053020,	0.625566423284534710,	0.625605431048100740,	0.625644437247652840,	
+0.625683441883093770,	0.625722444954326160,	0.625761446461252760,	0.625800446403775410,	0.625839444781796870,	0.625878441595219770,	0.625917436843946960,	0.625956430527880190,	
+0.625995422646922320,	0.626034413200976300,	0.626073402189943780,	0.626112389613727840,	0.626151375472230990,	0.626190359765355970,	0.626229342493004660,	0.626268323655080010,	
+0.626307303251484540,	0.626346281282121220,	0.626385257746891910,	0.626424232645699350,	0.626463205978446180,	0.626502177745035470,	0.626541147945368860,	0.626580116579349420,	
+0.626619083646879680,	0.626658049147862610,	0.626697013082200050,	0.626735975449794980,	0.626774936250550250,	0.626813895484367830,	0.626852853151150800,	0.626891809250801460,	
+0.626930763783223100,	0.626969716748317360,	0.627008668145987440,	0.627047617976135840,	0.627086566238665430,	0.627125512933478290,	0.627164458060477490,	0.627203401619565450,	
+0.627242343610645240,	0.627281284033618820,	0.627320222888389290,	0.627359160174859150,	0.627398095892931380,	0.627437030042508060,	0.627475962623492260,	0.627514893635786830,	
+0.627553823079293750,	0.627592750953916200,	0.627631677259556820,	0.627670601996118460,	0.627709525163503310,	0.627748446761614340,	0.627787366790354300,	0.627826285249626140,	
+0.627865202139331950,	0.627904117459374800,	0.627943031209657220,	0.627981943390082510,	0.628020854000552630,	0.628059763040970550,	0.628098670511239020,	0.628137576411261220,	
+0.628176480740939120,	0.628215383500175810,	0.628254284688874120,	0.628293184306937040,	0.628332082354266520,	0.628370978830765870,	0.628409873736338160,	0.628448767070885370,	
+0.628487658834310790,	0.628526549026516950,	0.628565437647407020,	0.628604324696883320,	0.628643210174848700,	0.628682094081206010,	0.628720976415858560,	0.628759857178708190,	
+0.628798736369658330,	0.628837613988611490,	0.628876490035470970,	0.628915364510138960,	0.628954237412518550,	0.628993108742512460,	0.629031978500024010,	0.629070846684955160,	
+0.629109713297209330,	0.629148578336689470,	0.629187441803297890,	0.629226303696937660,	0.629265164017511760,	0.629304022764923140,	0.629342879939074230,	0.629381735539868090,	
+0.629420589567207590,	0.629459442020996020,	0.629498292901135460,	0.629537142207529100,	0.629575989940080020,	0.629614836098691180,	0.629653680683264990,	0.629692523693704540,	
+0.629731365129912900,	0.629770204991793040,	0.629809043279247470,	0.629847879992179170,	0.629886715130491550,	0.629925548694086790,	0.629964380682868200,	0.630003211096738620,	
+0.630042039935601370,	0.630080867199358740,	0.630119692887913920,	0.630158517001169760,	0.630197339539029790,	0.630236160501395970,	0.630274979888171830,	0.630313797699260330,	
+0.630352613934564540,	0.630391428593986890,	0.630430241677430780,	0.630469053184798960,	0.630507863115994940,	0.630546671470920810,	0.630585478249480080,	0.630624283451575950,	
+0.630663087077110830,	0.630701889125987900,	0.630740689598110360,	0.630779488493381390,	0.630818285811703290,	0.630857081552979590,	0.630895875717113140,	0.630934668304007350,	
+0.630973459313564520,	0.631012248745688060,	0.631051036600280950,	0.631089822877246580,	0.631128607576487370,	0.631167390697906620,	0.631206172241407400,	0.631244952206893030,	
+0.631283730594266010,	0.631322507403429660,	0.631361282634287040,	0.631400056286741560,	0.631438828360695540,	0.631477598856052480,	0.631516367772715800,	0.631555135110587810,	
+0.631593900869572010,	0.631632665049571500,	0.631671427650489560,	0.631710188672228830,	0.631748948114692510,	0.631787705977783890,	0.631826462261406370,	0.631865216965462270,	
+0.631903970089855220,	0.631942721634488170,	0.631981471599264770,	0.632020219984087190,	0.632058966788859200,	0.632097712013483750,	0.632136455657864360,	0.632175197721903450,	
+0.632213938205504530,	0.632252677108571250,	0.632291414431005780,	0.632330150172711880,	0.632368884333592510,	0.632407616913551300,	0.632446347912490770,	0.632485077330314230,	
+0.632523805166925080,	0.632562531422226850,	0.632601256096121830,	0.632639979188513670,	0.632678700699305650,	0.632717420628401190,	0.632756138975702820,	0.632794855741114050,	
+0.632833570924538180,	0.632872284525878740,	0.632910996545038240,	0.632949706981920320,	0.632988415836428400,	0.633027123108465100,	0.633065828797934050,	0.633104532904738340,	
+0.633143235428781700,	0.633181936369966560,	0.633220635728196650,	0.633259333503375150,	0.633298029695405610,	0.633336724304190630,	0.633375417329633980,	0.633414108771638620,	
+0.633452798630108390,	0.633491486904945830,	0.633530173596054570,	0.633568858703337900,	0.633607542226699350,	0.633646224166041660,	0.633684904521268470,	0.633723583292282950,	
+0.633762260478988760,	0.633800936081288620,	0.633839610099086180,	0.633878282532285060,	0.633916953380787800,	0.633955622644498230,	0.633994290323319550,	0.634032956417155510,	
+0.634071620925908740,	0.634110283849482980,	0.634148945187781420,	0.634187604940707920,	0.634226263108164990,	0.634264919690056490,	0.634303574686285620,	0.634342228096756220,	
+0.634380879921370820,	0.634419530160033270,	0.634458178812646880,	0.634496825879115380,	0.634535471359341520,	0.634574115253228930,	0.634612757560681360,	0.634651398281601660,	
+0.634690037415893360,	0.634728674963460080,	0.634767310924205350,	0.634805945298032030,	0.634844578084843960,	0.634883209284544340,	0.634921838897037020,	0.634960466922224740,	
+0.634999093360011370,	0.635037718210300190,	0.635076341472995190,	0.635114963147998870,	0.635153583235215200,	0.635192201734547490,	0.635230818645899700,	0.635269433969174570,	
+0.635308047704275740,	0.635346659851107170,	0.635385270409571600,	0.635423879379572900,	0.635462486761014470,	0.635501092553800160,	0.635539696757832840,	0.635578299373016240,	
+0.635616900399253780,	0.635655499836449530,	0.635694097684506240,	0.635732693943327650,	0.635771288612817290,	0.635809881692879000,	0.635848473183415750,	0.635887063084331290,	
+0.635925651395529260,	0.635964238116913380,	0.636002823248386530,	0.636041406789852660,	0.636079988741215630,	0.636118569102378180,	0.636157147873244400,	0.636195725053717690,	
+0.636234300643702120,	0.636272874643100340,	0.636311447051816410,	0.636350017869753870,	0.636388587096816670,	0.636427154732907670,	0.636465720777930730,	0.636504285231789480,	
+0.636542848094387880,	0.636581409365628790,	0.636619969045416180,	0.636658527133653670,	0.636697083630245240,	0.636735638535093740,	0.636774191848103020,	0.636812743569176940,	
+0.636851293698219360,	0.636889842235133120,	0.636928389179822310,	0.636966934532190890,	0.637005478292141710,	0.637044020459578970,	0.637082561034406080,	0.637121100016527110,	
+0.637159637405845140,	0.637198173202264020,	0.637236707405687500,	0.637275240016019540,	0.637313771033163110,	0.637352300457022290,	0.637390828287500710,	0.637429354524502330,	
+0.637467879167930350,	0.637506402217688510,	0.637544923673680760,	0.637583443535811090,	0.637621961803982450,	0.637660478478098810,	0.637698993558064480,	0.637737507043782180,	
+0.637776018935156230,	0.637814529232090140,	0.637853037934488110,	0.637891545042253090,	0.637930050555289290,	0.637968554473500320,	0.638007056796790260,	0.638045557525062310,	
+0.638084056658220430,	0.638122554196168370,	0.638161050138810300,	0.638199544486049210,	0.638238037237789380,	0.638276528393934340,	0.638315017954388390,	0.638353505919054490,	
+0.638391992287836940,	0.638430477060639600,	0.638468960237365880,	0.638507441817919630,	0.638545921802204820,	0.638584400190125520,	0.638622876981584930,	0.638661352176487120,	
+0.638699825774735940,	0.638738297776235590,	0.638776768180889130,	0.638815236988600650,	0.638853704199274230,	0.638892169812813830,	0.638930633829122630,	0.638969096248104830,	
+0.639007557069664280,	0.639046016293705280,	0.639084473920130790,	0.639122929948845230,	0.639161384379752230,	0.639199837212756190,	0.639238288447760210,	0.639276738084668450,	
+0.639315186123385230,	0.639353632563813720,	0.639392077405858130,	0.639430520649422300,	0.639468962294410530,	0.639507402340726010,	0.639545840788272920,	0.639584277636955360,	
+0.639622712886677380,	0.639661146537342300,	0.639699578588854290,	0.639738009041117440,	0.639776437894035820,	0.639814865147512850,	0.639853290801452590,	0.639891714855759240,	
+0.639930137310336880,	0.639968558165088800,	0.640006977419919300,	0.640045395074732790,	0.640083811129432470,	0.640122225583922510,	0.640160638438107110,	0.640199049691890340,	
+0.640237459345175730,	0.640275867397867350,	0.640314273849869390,	0.640352678701086030,	0.640391081951420690,	0.640429483600777560,	0.640467883649060710,	0.640506282096174660,	
+0.640544678942022380,	0.640583074186508510,	0.640621467829536880,	0.640659859871012040,	0.640698250310837050,	0.640736639148916540,	0.640775026385154820,	0.640813412019455080,	
+0.640851796051721820,	0.640890178481859140,	0.640928559309771330,	0.640966938535361800,	0.641005316158534840,	0.641043692179194660,	0.641082066597245650,	0.641120439412591000,	
+0.641158810625135360,	0.641197180234782560,	0.641235548241437250,	0.641273914645002720,	0.641312279445383380,	0.641350642642483430,	0.641389004236207150,	0.641427364226457960,	
+0.641465722613140390,	0.641504079396158940,	0.641542434575416820,	0.641580788150818760,	0.641619140122268620,	0.641657490489671020,	0.641695839252929280,	0.641734186411948020,	
+0.641772531966631310,	0.641810875916883570,	0.641849218262608320,	0.641887559003709970,	0.641925898140092820,	0.641964235671661170,	0.642002571598318640,	0.642040905919969650,	
+0.642079238636518390,	0.642117569747869490,	0.642155899253926240,	0.642194227154593180,	0.642232553449774590,	0.642270878139375000,	0.642309201223297820,	0.642347522701447680,	
+0.642385842573729100,	0.642424160840045500,	0.642462477500301610,	0.642500792554401400,	0.642539106002249620,	0.642577417843749670,	0.642615728078806290,	0.642654036707323460,	
+0.642692343729205920,	0.642730649144357290,	0.642768952952681880,	0.642807255154084210,	0.642845555748468690,	0.642883854735738950,	0.642922152115799510,	0.642960447888554780,	
+0.642998742053909170,	0.643037034611766420,	0.643075325562031170,	0.643113614904607830,	0.643151902639400140,	0.643190188766312730,	0.643228473285249790,	0.643266756196116060,	
+0.643305037498815070,	0.643343317193251550,	0.643381595279329700,	0.643419871756954140,	0.643458146626028630,	0.643496419886457780,	0.643534691538145800,	0.643572961580997420,	
+0.643611230014916380,	0.643649496839807210,	0.643687762055574320,	0.643726025662122340,	0.643764287659355010,	0.643802548047176960,	0.643840806825492830,	0.643879063994206360,	
+0.643917319553222180,	0.643955573502444810,	0.643993825841778780,	0.644032076571127820,	0.644070325690396680,	0.644108573199489780,	0.644146819098311730,	0.644185063386766400,	
+0.644223306064758310,	0.644261547132191970,	0.644299786588972130,	0.644338024435002430,	0.644376260670187720,	0.644414495294432290,	0.644452728307641000,	0.644490959709717590,	
+0.644529189500566810,	0.644567417680092960,	0.644605644248200990,	0.644643869204794440,	0.644682092549778370,	0.644720314283057320,	0.644758534404535230,	0.644796752914116640,	
+0.644834969811706290,	0.644873185097208920,	0.644911398770528050,	0.644949610831568880,	0.644987821280235570,	0.645026030116433110,	0.645064237340065130,	0.645102442951036690,	
+0.645140646949252110,	0.645178849334616220,	0.645217050107032790,	0.645255249266406870,	0.645293446812642780,	0.645331642745645360,	0.645369837065318590,	0.645408029771567190,	
+0.645446220864296040,	0.645484410343408980,	0.645522598208810860,	0.645560784460406320,	0.645598969098100220,	0.645637152121796290,	0.645675333531399390,	0.645713513326814260,	
+0.645751691507945650,	0.645789868074697520,	0.645828043026974720,	0.645866216364681670,	0.645904388087723550,	0.645942558196004100,	0.645980726689428300,	0.646018893567900650,	
+0.646057058831326030,	0.646095222479608490,	0.646133384512652900,	0.646171544930364220,	0.646209703732646300,	0.646247860919404000,	0.646286016490542180,	0.646324170445965680,	
+0.646362322785578370,	0.646400473509285310,	0.646438622616991030,	0.646476770108600500,	0.646514915984017670,	0.646553060243147630,	0.646591202885894890,	0.646629343912164530,	
+0.646667483321860530,	0.646705621114887720,	0.646743757291150860,	0.646781891850555010,	0.646820024793004040,	0.646858156118403030,	0.646896285826656590,	0.646934413917669810,	
+0.646972540391346660,	0.647010665247592100,	0.647048788486311200,	0.647086910107408150,	0.647125030110787700,	0.647163148496354700,	0.647201265264014220,	0.647239380413670130,	
+0.647277493945227710,	0.647315605858591490,	0.647353716153666550,	0.647391824830357070,	0.647429931888567900,	0.647468037328204020,	0.647506141149170380,	0.647544243351371060,	
+0.647582343934711040,	0.647620442899095260,	0.647658540244428590,	0.647696635970615330,	0.647734730077560440,	0.647772822565169100,	0.647810913433345400,	0.647849002681994300,	
+0.647887090311020760,	0.647925176320329870,	0.647963260709825680,	0.648001343479413290,	0.648039424628997550,	0.648077504158483640,	0.648115582067775640,	0.648153658356778630,	
+0.648191733025397450,	0.648229806073537420,	0.648267877501102370,	0.648305947307997730,	0.648344015494128120,	0.648382082059398850,	0.648420147003714090,	0.648458210326978920,	
+0.648496272029098650,	0.648534332109977240,	0.648572390569520100,	0.648610447407631850,	0.648648502624217920,	0.648686556219182360,	0.648724608192430500,	0.648762658543867050,	
+0.648800707273397230,	0.648838754380925420,	0.648876799866356600,	0.648914843729595850,	0.648952885970548340,	0.648990926589118280,	0.649028965585210840,	0.649067002958731100,	
+0.649105038709584140,	0.649143072837674250,	0.649181105342906630,	0.649219136225186570,	0.649257165484418360,	0.649295193120507320,	0.649333219133358170,	0.649371243522876450,	
+0.649409266288966220,	0.649447287431532790,	0.649485306950481120,	0.649523324845716620,	0.649561341117143360,	0.649599355764666760,	0.649637368788191890,	0.649675380187623830,	
+0.649713389962866980,	0.649751398113826650,	0.649789404640407910,	0.649827409542515940,	0.649865412820055170,	0.649903414472930760,	0.649941414501047920,	0.649979412904311830,	
+0.650017409682626780,	0.650055404835898300,	0.650093398364031680,	0.650131390266931230,	0.650169380544502240,	0.650207369196649790,	0.650245356223279280,	0.650283341624295020,	
+0.650321325399602520,	0.650359307549106540,	0.650397288072712800,	0.650435266970325390,	0.650473244241849820,	0.650511219887191180,	0.650549193906254760,	0.650587166298945090,	
+0.650625137065167450,	0.650663106204827040,	0.650701073717829150,	0.650739039604078200,	0.650777003863479700,	0.650814966495939060,	0.650852927501360590,	0.650890886879649910,	
+0.650928844630711880,	0.650966800754452120,	0.651004755250775060,	0.651042708119586090,	0.651080659360790400,	0.651118608974293300,	0.651156556959999410,	0.651194503317814140,	
+0.651232448047642580,	0.651270391149390230,	0.651308332622961620,	0.651346272468262160,	0.651384210685197030,	0.651422147273671650,	0.651460082233590530,	0.651498015564859310,	
+0.651535947267383290,	0.651573877341067200,	0.651611805785816230,	0.651649732601535910,	0.651687657788131540,	0.651725581345507730,	0.651763503273569910,	0.651801423572223370,	
+0.651839342241373520,	0.651877259280925100,	0.651915174690783420,	0.651953088470853870,	0.651991000621041980,	0.652028911141252170,	0.652066820031390050,	0.652104727291360930,	
+0.652142632921070440,	0.652180536920422880,	0.652218439289323990,	0.652256340027679070,	0.652294239135393640,	0.652332136612372220,	0.652370032458520430,	0.652407926673744030,	
+0.652445819257947420,	0.652483710211036130,	0.652521599532915660,	0.652559487223491660,	0.652597373282668420,	0.652635257710351800,	0.652673140506447090,	0.652711021670859810,	
+0.652748901203494600,	0.652786779104257200,	0.652824655373052900,	0.652862530009787220,	0.652900403014364920,	0.652938274386691610,	0.652976144126672600,	0.653014012234213510,	
+0.653051878709219100,	0.653089743551594990,	0.653127606761246930,	0.653165468338079420,	0.653203328281998340,	0.653241186592908860,	0.653279043270716730,	0.653316898315326690,	
+0.653354751726644480,	0.653392603504575290,	0.653430453649024970,	0.653468302159898150,	0.653506149037100580,	0.653543994280537670,	0.653581837890115040,	0.653619679865737550,	
+0.653657520207310830,	0.653695358914740290,	0.653733195987931780,	0.653771031426789830,	0.653808865231220390,	0.653846697401129110,	0.653884527936420710,	0.653922356837000950,	
+0.653960184102775340,	0.653998009733649630,	0.654035833729528560,	0.654073656090317980,	0.654111476815923080,	0.654149295906249930,	0.654187113361203280,	0.654224929180688750,	
+0.654262743364611880,	0.654300555912878500,	0.654338366825393480,	0.654376176102062450,	0.654413983742791030,	0.654451789747484970,	0.654489594116049120,	0.654527396848389230,	
+0.654565197944411150,	0.654602997404019840,	0.654640795227121040,	0.654678591413620170,	0.654716385963423190,	0.654754178876434940,	0.654791970152561190,	0.654829759791707540,	
+0.654867547793779870,	0.654905334158682910,	0.654943118886322730,	0.654980901976604630,	0.655018683429434700,	0.655056463244717670,	0.655094241422359500,	0.655132017962265830,	
+0.655169792864342290,	0.655207566128494070,	0.655245337754626790,	0.655283107742646200,	0.655320876092458260,	0.655358642803967720,	0.655396407877080640,	0.655434171311702900,	
+0.655471933107739320,	0.655509693265095890,	0.655547451783678240,	0.655585208663392320,	0.655622963904143100,	0.655660717505836320,	0.655698469468377840,	0.655736219791673510,	
+0.655773968475628300,	0.655811715520148280,	0.655849460925138850,	0.655887204690506100,	0.655924946816154990,	0.655962687301991590,	0.656000426147921420,	0.656038163353850460,	
+0.656075898919683880,	0.656113632845327530,	0.656151365130687390,	0.656189095775668530,	0.656226824780176910,	0.656264552144118160,	0.656302277867398480,	0.656340001949922700,	
+0.656377724391596920,	0.656415445192326860,	0.656453164352018610,	0.656490881870576910,	0.656528597747908170,	0.656566311983917910,	0.656604024578512190,	0.656641735531595990,	
+0.656679444843075500,	0.656717152512856450,	0.656754858540844810,	0.656792562926945770,	0.656830265671065280,	0.656867966773109440,	0.656905666232983300,	0.656943364050593060,	
+0.656981060225844350,	0.657018754758643350,	0.657056447648895150,	0.657094138896505810,	0.657131828501381190,	0.657169516463427250,	0.657207202782549290,	0.657244887458653170,	
+0.657282570491644960,	0.657320251881430620,	0.657357931627915230,	0.657395609731005190,	0.657433286190605930,	0.657470961006623940,	0.657508634178964100,	0.657546305707532810,	
+0.657583975592235690,	0.657621643832978940,	0.657659310429667740,	0.657696975382208280,	0.657734638690506750,	0.657772300354468210,	0.657809960373998970,	0.657847618749004880,	
+0.657885275479392020,	0.657922930565065570,	0.657960584005931940,	0.657998235801896760,	0.658035885952866330,	0.658073534458745830,	0.658111181319441570,	0.658148826534859290,	
+0.658186470104905390,	0.658224112029484830,	0.658261752308504030,	0.658299390941868960,	0.658337027929485560,	0.658374663271259370,	0.658412296967096580,	0.658449929016903250,	
+0.658487559420584900,	0.658525188178047500,	0.658562815289197250,	0.658600440753940310,	0.658638064572181770,	0.658675686743828260,	0.658713307268785410,	0.658750926146959740,	
+0.658788543378256320,	0.658826158962581570,	0.658863772899841440,	0.658901385189942120,	0.658938995832789140,	0.658976604828288570,	0.659014212176346480,	0.659051817876869280,	
+0.659089421929762160,	0.659127024334931530,	0.659164625092283570,	0.659202224201723810,	0.659239821663158420,	0.659277417476493600,	0.659315011641635420,	0.659352604158489400,	
+0.659390195026961940,	0.659427784246959030,	0.659465371818386830,	0.659502957741150970,	0.659540542015157770,	0.659578124640313180,	0.659615705616523500,	0.659653284943694350,	
+0.659690862621731930,	0.659728438650542430,	0.659766013030032020,	0.659803585760106340,	0.659841156840671680,	0.659878726271634570,	0.659916294052900200,	0.659953860184375070,	
+0.659991424665965280,	0.660028987497577320,	0.660066548679116630,	0.660104108210489480,	0.660141666091601960,	0.660179222322360810,	0.660216776902671110,	0.660254329832439590,	
+0.660291881111572110,	0.660329430739975410,	0.660366978717554680,	0.660404525044216540,	0.660442069719867190,	0.660479612744412910,	0.660517154117759240,	0.660554693839812690,	
+0.660592231910479440,	0.660629768329665910,	0.660667303097277610,	0.660704836213221180,	0.660742367677402910,	0.660779897489728320,	0.660817425650104040,	0.660854952158436260,	
+0.660892477014631390,	0.660930000218594940,	0.660967521770233550,	0.661005041669453290,	0.661042559916160790,	0.661080076510261570,	0.661117591451662160,	0.661155104740268840,	
+0.661192616375988030,	0.661230126358725360,	0.661267634688387340,	0.661305141364880170,	0.661342646388110580,	0.661380149757984090,	0.661417651474407120,	0.661455151537286400,	
+0.661492649946527460,	0.661530146702036910,	0.661567641803720960,	0.661605135251486230,	0.661642627045238350,	0.661680117184883950,	0.661717605670329220,	0.661755092501480790,	
+0.661792577678244290,	0.661830061200526340,	0.661867543068233370,	0.661905023281271650,	0.661942501839547280,	0.661979978742966440,	0.662017453991435740,	0.662054927584861840,	
+0.662092399523150130,	0.662129869806207470,	0.662167338433940600,	0.662204805406254930,	0.662242270723057190,	0.662279734384253800,	0.662317196389751510,	0.662354656739455820,	
+0.662392115433273480,	0.662429572471110890,	0.662467027852874700,	0.662504481578470640,	0.662541933647805230,	0.662579384060785090,	0.662616832817316870,	0.662654279917306190,	
+0.662691725360659790,	0.662729169147284080,	0.662766611277085800,	0.662804051749970700,	0.662841490565845400,	0.662878927724616320,	0.662916363226190410,	0.662953797070473190,	
+0.662991229257371420,	0.663028659786791930,	0.663066088658640580,	0.663103515872823900,	0.663140941429248400,	0.663178365327820930,	0.663215787568447230,	0.663253208151034060,	
+0.663290627075487800,	0.663328044341715330,	0.663365459949622480,	0.663402873899115900,	0.663440286190102200,	0.663477696822488140,	0.663515105796179450,	0.663552513111082990,	
+0.663589918767105270,	0.663627322764153040,	0.663664725102132260,	0.663702125780949560,	0.663739524800512020,	0.663776922160725260,	0.663814317861496140,	0.663851711902731290,	
+0.663889104284337450,	0.663926495006220590,	0.663963884068287440,	0.664001271470444520,	0.664038657212598920,	0.664076041294656140,	0.664113423716523380,	0.664150804478107040,	
+0.664188183579314080,	0.664225561020050260,	0.664262936800222530,	0.664300310919737510,	0.664337683378501960,	0.664375054176421950,	0.664412423313404330,	0.664449790789355950,	
+0.664487156604182670,	0.664524520757791670,	0.664561883250089250,	0.664599244080982480,	0.664636603250377210,	0.664673960758180530,	0.664711316604298940,	0.664748670788639310,	
+0.664786023311107700,	0.664823374171611080,	0.664860723370055970,	0.664898070906349450,	0.664935416780397360,	0.664972760992106780,	0.665010103541384230,	0.665047444428136790,	
+0.665084783652270420,	0.665122121213692070,	0.665159457112308730,	0.665196791348026450,	0.665234123920752210,	0.665271454830392630,	0.665308784076854790,	0.665346111660044540,	
+0.665383437579869170,	0.665420761836235110,	0.665458084429049520,	0.665495405358218270,	0.665532724623648650,	0.665570042225247180,	0.665607358162920940,	0.665644672436575880,	
+0.665681985046119310,	0.665719295991457630,	0.665756605272498140,	0.665793912889146800,	0.665831218841310580,	0.665868523128896330,	0.665905825751811230,	0.665943126709961140,	
+0.665980426003253250,	0.666017723631594620,	0.666055019594891330,	0.666092313893050570,	0.666129606525978970,	0.666166897493583600,	0.666204186795770760,	0.666241474432447410,	
+0.666278760403520410,	0.666316044708896830,	0.666353327348482850,	0.666390608322185440,	0.666427887629911670,	0.666465165271568400,	0.666502441247061930,	0.666539715556299320,	
+0.666576988199187430,	0.666614259175633330,	0.666651528485543430,	0.666688796128824590,	0.666726062105384100,	0.666763326415128140,	0.666800589057963800,	0.666837850033798030,	
+0.666875109342538020,	0.666912366984089840,	0.666949622958360800,	0.666986877265257630,	0.667024129904687620,	0.667061380876557090,	0.667098630180772870,	0.667135877817242260,	
+0.667173123785872240,	0.667210368086569080,	0.667247610719239990,	0.667284851683791810,	0.667322090980131840,	0.667359328608166380,	0.667396564567802610,	0.667433798858947710,	
+0.667471031481507990,	0.667508262435390740,	0.667545491720502810,	0.667582719336751510,	0.667619945284043000,	0.667657169562284710,	0.667694392171383380,	0.667731613111246510,	
+0.667768832381780310,	0.667806049982891950,	0.667843265914488390,	0.667880480176477050,	0.667917692768764340,	0.667954903691257210,	0.667992112943862850,	0.668029320526488670,	
+0.668066526439040740,	0.668103730681426480,	0.668140933253552950,	0.668178134155327340,	0.668215333386656170,	0.668252530947446630,	0.668289726837606010,	0.668326921057040830,	
+0.668364113605658390,	0.668401304483365540,	0.668438493690069800,	0.668475681225677580,	0.668512867090096050,	0.668550051283232420,	0.668587233804993960,	0.668624414655287100,	
+0.668661593834019240,	0.668698771341097340,	0.668735947176428920,	0.668773121339920170,	0.668810293831478720,	0.668847464651011530,	0.668884633798426000,	0.668921801273628550,	
+0.668958967076526580,	0.668996131207027500,	0.669033293665037830,	0.669070454450464870,	0.669107613563215800,	0.669144771003198020,	0.669181926770317960,	0.669219080864483120,	
+0.669256233285600580,	0.669293384033577740,	0.669330533108321140,	0.669367680509738160,	0.669404826237736120,	0.669441970292222190,	0.669479112673103120,	0.669516253380286200,	
+0.669553392413678620,	0.669590529773188000,	0.669627665458720660,	0.669664799470184090,	0.669701931807485940,	0.669739062470532610,	0.669776191459231620,	0.669813318773490150,	
+0.669850444413215730,	0.669887568378314870,	0.669924690668695090,	0.669961811284263580,	0.669998930224927850,	0.670036047490594420,	0.670073163081170930,	0.670110276996564560,	
+0.670147389236682820,	0.670184499801432240,	0.670221608690720450,	0.670258715904454630,	0.670295821442542290,	0.670332925304890080,	0.670370027491405620,	0.670407128001996420,	
+0.670444226836569010,	0.670481323995031130,	0.670518419477289850,	0.670555513283252800,	0.670592605412826730,	0.670629695865919140,	0.670666784642437340,	0.670703871742288850,	
+0.670740957165380400,	0.670778040911619520,	0.670815122980913610,	0.670852203373170090,	0.670889282088295790,	0.670926359126198360,	0.670963434486784970,	0.671000508169963260,	
+0.671037580175640080,	0.671074650503722840,	0.671111719154119050,	0.671148786126736230,	0.671185851421481130,	0.671222915038261370,	0.671259976976984700,	0.671297037237557850,	
+0.671334095819888230,	0.671371152723883480,	0.671408207949451220,	0.671445261496497970,	0.671482313364931690,	0.671519363554659580,	0.671556412065589360,	0.671593458897627780,	
+0.671630504050682590,	0.671667547524661180,	0.671704589319471190,	0.671741629435019360,	0.671778667871213540,	0.671815704627960920,	0.671852739705169450,	0.671889773102745890,	
+0.671926804820597750,	0.671963834858632980,	0.672000863216758340,	0.672037889894881450,	0.672074914892909940,	0.672111938210751440,	0.672148959848312690,	0.672185979805501650,	
+0.672222998082225520,	0.672260014678392360,	0.672297029593908800,	0.672334042828682590,	0.672371054382621350,	0.672408064255632820,	0.672445072447623750,	0.672482078958501980,	
+0.672519083788175040,	0.672556086936550780,	0.672593088403535930,	0.672630088189038360,	0.672667086292965900,	0.672704082715225300,	0.672741077455724650,	0.672778070514371220,	
+0.672815061891072990,	0.672852051585736800,	0.672889039598270400,	0.672926025928581420,	0.672963010576577700,	0.672999993542166110,	0.673036974825254600,	0.673073954425750580,	
+0.673110932343562120,	0.673147908578595850,	0.673184883130759970,	0.673221855999961760,	0.673258827186109300,	0.673295796689109330,	0.673332764508870030,	0.673369730645298700,	
+0.673406695098303420,	0.673443657867791030,	0.673480618953669620,	0.673517578355846910,	0.673554536074229880,	0.673591492108726600,	0.673628446459244580,	0.673665399125691680,	
+0.673702350107975080,	0.673739299406002520,	0.673776247019681640,	0.673813192948920610,	0.673850137193626190,	0.673887079753706430,	0.673924020629069090,	0.673960959819621900,	
+0.673997897325272040,	0.674034833145927380,	0.674071767281495650,	0.674108699731884920,	0.674145630497002050,	0.674182559576755100,	0.674219486971052050,	0.674256412679799970,	
+0.674293336702906920,	0.674330259040280430,	0.674367179691828690,	0.674404098657458650,	0.674441015937078390,	0.674477931530595540,	0.674514845437918180,	0.674551757658953480,	
+0.674588668193609300,	0.674625577041793490,	0.674662484203414010,	0.674699389678378060,	0.674736293466593580,	0.674773195567968440,	0.674810095982410600,	0.674846994709827120,	
+0.674883891750126310,	0.674920787103216010,	0.674957680769003420,	0.674994572747396600,	0.675031463038303300,	0.675068351641631810,	0.675105238557288990,	0.675142123785183120,	
+0.675179007325221960,	0.675215889177313680,	0.675252769341365240,	0.675289647817284840,	0.675326524604980440,	0.675363399704359990,	0.675400273115330680,	0.675437144837800820,	
+0.675474014871678020,	0.675510883216870470,	0.675547749873285360,	0.675584614840830990,	0.675621478119415310,	0.675658339708945730,	0.675695199609330220,	0.675732057820476630,	
+0.675768914342293360,	0.675805769174687490,	0.675842622317567090,	0.675879473770840120,	0.675916323534414890,	0.675953171608198460,	0.675990017992099120,	0.676026862686024740,	
+0.676063705689883500,	0.676100547003582800,	0.676137386627030600,	0.676174224560134980,	0.676211060802804020,	0.676247895354945230,	0.676284728216466680,	0.676321559387276230,	
+0.676358388867282280,	0.676395216656392020,	0.676432042754513630,	0.676468867161555630,	0.676505689877424990,	0.676542510902030210,	0.676579330235279050,	0.676616147877080020,	
+0.676652963827340190,	0.676689778085967970,	0.676726590652871440,	0.676763401527958660,	0.676800210711136940,	0.676837018202314900,	0.676873824001400170,	0.676910628108301270,	
+0.676947430522925390,	0.676984231245181030,	0.677021030274976070,	0.677057827612218780,	0.677094623256816690,	0.677131417208677980,	0.677168209467711170,	0.677205000033823450,	
+0.677241788906923100,	0.677278576086918440,	0.677315361573717630,	0.677352145367228100,	0.677388927467358130,	0.677425707874015900,	0.677462486587109720,	0.677499263606547000,	
+0.677536038932236130,	0.677572812564085190,	0.677609584502002480,	0.677646354745895520,	0.677683123295672600,	0.677719890151242010,	0.677756655312511840,	0.677793418779389920,	
+0.677830180551784340,	0.677866940629603620,	0.677903699012755160,	0.677940455701147580,	0.677977210694688860,	0.678013963993287390,	0.678050715596850710,	0.678087465505287200,	
+0.678124213718505060,	0.678160960236412700,	0.678197705058917630,	0.678234448185928260,	0.678271189617352780,	0.678307929353099690,	0.678344667393076420,	0.678381403737191470,	
+0.678418138385353030,	0.678454871337469510,	0.678491602593448540,	0.678528332153198630,	0.678565060016627860,	0.678601786183644750,	0.678638510654156810,	0.678675233428072570,	
+0.678711954505300640,	0.678748673885748440,	0.678785391569324600,	0.678822107555937300,	0.678858821845495060,	0.678895534437905400,	0.678932245333076940,	0.678968954530917770,	
+0.679005662031336720,	0.679042367834240990,	0.679079071939539420,	0.679115774347140210,	0.679152475056951870,	0.679189174068882020,	0.679225871382839190,	0.679262566998731780,	
+0.679299260916468190,	0.679335953135956180,	0.679372643657104260,	0.679409332479821050,	0.679446019604014180,	0.679482705029592290,	0.679519388756463560,	0.679556070784536730,	
+0.679592751113719420,	0.679629429743920270,	0.679666106675047450,	0.679702781907009830,	0.679739455439714810,	0.679776127273071130,	0.679812797406987190,	0.679849465841371630,	
+0.679886132576131950,	0.679922797611177020,	0.679959460946415130,	0.679996122581754790,	0.680032782517103970,	0.680069440752371080,	0.680106097287464960,	0.680142752122293250,	
+0.680179405256764680,	0.680216056690787660,	0.680252706424270710,	0.680289354457121800,	0.680326000789249320,	0.680362645420562020,	0.680399288350968300,	0.680435929580376130,	
+0.680472569108694140,	0.680509206935830610,	0.680545843061694520,	0.680582477486193380,	0.680619110209236160,	0.680655741230731030,	0.680692370550586960,	0.680728998168711690,	
+0.680765624085013840,	0.680802248299402280,	0.680838870811784850,	0.680875491622070060,	0.680912110730166660,	0.680948728135983390,	0.680985343839427880,	0.681021957840408980,	
+0.681058570138835200,	0.681095180734615390,	0.681131789627657190,	0.681168396817869670,	0.681205002305161010,	0.681241606089440290,	0.681278208170615130,	0.681314808548594500,	
+0.681351407223286800,	0.681388004194600990,	0.681424599462444820,	0.681461193026727140,	0.681497784887356460,	0.681534375044241640,	0.681570963497290520,	0.681607550246412060,	
+0.681644135291515020,	0.681680718632507340,	0.681717300269297890,	0.681753880201795060,	0.681790458429908040,	0.681827034953544460,	0.681863609772613290,	0.681900182887023030,	
+0.681936754296682770,	0.681973324001500240,	0.682009892001384400,	0.682046458296243770,	0.682083022885987320,	0.682119585770523120,	0.682156146949759900,	0.682192706423606190,	
+0.682229264191971160,	0.682265820254762680,	0.682302374611889580,	0.682338927263260840,	0.682375478208784520,	0.682412027448369480,	0.682448574981924350,	0.682485120809358190,	
+0.682521664930578860,	0.682558207345495330,	0.682594748054016320,	0.682631287056050700,	0.682667824351506640,	0.682704359940292990,	0.682740893822318400,	0.682777425997491920,	
+0.682813956465721520,	0.682850485226916270,	0.682887012280984810,	0.682923537627836200,	0.682960061267378290,	0.682996583199520280,	0.683033103424171230,	0.683069621941238990,	
+0.683106138750632750,	0.683142653852261140,	0.683179167246033110,	0.683215678931856970,	0.683252188909641680,	0.683288697179295750,	0.683325203740728580,	0.683361708593847930,	
+0.683398211738563080,	0.683434713174782660,	0.683471212902415860,	0.683507710921370640,	0.683544207231556180,	0.683580701832881220,	0.683617194725254730,	0.683653685908585000,	
+0.683690175382781100,	0.683726663147751660,	0.683763149203405970,	0.683799633549652010,	0.683836116186399060,	0.683872597113556080,	0.683909076331031260,	0.683945553838733790,	
+0.683982029636572400,	0.684018503724456270,	0.684054976102293600,	0.684091446769993450,	0.684127915727464790,	0.684164382974616570,	0.684200848511356980,	0.684237312337595440,	
+0.684273774453240560,	0.684310234858201530,	0.684346693552386530,	0.684383150535704980,	0.684419605808065380,	0.684456059369377150,	0.684492511219548460,	0.684528961358488510,	
+0.684565409786106470,	0.684601856502310540,	0.684638301507010110,	0.684674744800113810,	0.684711186381530950,	0.684747626251169810,	0.684784064408939570,	0.684820500854749330,	
+0.684856935588508020,	0.684893368610124060,	0.684929799919506750,	0.684966229516564830,	0.685002657401207800,	0.685039083573343750,	0.685075508032881860,	0.685111930779731430,	
+0.685148351813801290,	0.685184771135000090,	0.685221188743236900,	0.685257604638421000,	0.685294018820460930,	0.685330431289265630,	0.685366842044744410,	0.685403251086806330,	
+0.685439658415359810,	0.685476064030314140,	0.685512467931578270,	0.685548870119061630,	0.685585270592672490,	0.685621669352320050,	0.685658066397913600,	0.685694461729362210,	
+0.685730855346574410,	0.685767247249459370,	0.685803637437926270,	0.685840025911884420,	0.685876412671242220,	0.685912797715908850,	0.685949181045793940,	0.685985562660805680,	
+0.686021942560853580,	0.686058320745846610,	0.686094697215694050,	0.686131071970304540,	0.686167445009587370,	0.686203816333451510,	0.686240185941806470,	0.686276553834560650,	
+0.686312920011623360,	0.686349284472903890,	0.686385647218311520,	0.686422008247754680,	0.686458367561142760,	0.686494725158384940,	0.686531081039390760,	0.686567435204068380,	
+0.686603787652327550,	0.686640138384077230,	0.686676487399226820,	0.686712834697684850,	0.686749180279360830,	0.686785524144164160,	0.686821866292003480,	0.686858206722787970,	
+0.686894545436427030,	0.686930882432830070,	0.686967217711905500,	0.687003551273563050,	0.687039883117711580,	0.687076213244260710,	0.687112541653119080,	0.687148868344195970,	
+0.687185193317400800,	0.687221516572642970,	0.687257838109830990,	0.687294157928874380,	0.687330476029682450,	0.687366792412164580,	0.687403107076229420,	0.687439420021786600,	
+0.687475731248745390,	0.687512040757014660,	0.687548348546503710,	0.687584654617122040,	0.687620958968778950,	0.687657261601383190,	0.687693562514844150,	0.687729861709071360,	
+0.687766159183974100,	0.687802454939461240,	0.687838748975442280,	0.687875041291826310,	0.687911331888523160,	0.687947620765441250,	0.687983907922490420,	0.688020193359579760,	
+0.688056477076618880,	0.688092759073516640,	0.688129039350182330,	0.688165317906525800,	0.688201594742455680,	0.688237869857881600,	0.688274143252712860,	0.688310414926858960,	
+0.688346684880228770,	0.688382953112731900,	0.688419219624277660,	0.688455484414775660,	0.688491747484134550,	0.688528008832264170,	0.688564268459073700,	0.688600526364473000,	
+0.688636782548370570,	0.688673037010676170,	0.688709289751299190,	0.688745540770149380,	0.688781790067135360,	0.688818037642166870,	0.688854283495153210,	0.688890527626004220,	
+0.688926770034628540,	0.688963010720936020,	0.688999249684836280,	0.689035486926238060,	0.689071722445051100,	0.689107956241184930,	0.689144188314549040,	0.689180418665052530,	
+0.689216647292604900,	0.689252874197115670,	0.689289099378494470,	0.689325322836650270,	0.689361544571492790,	0.689397764582931450,	0.689433982870875980,	0.689470199435235240,	
+0.689506414275919080,	0.689542627392836780,	0.689578838785898320,	0.689615048455012420,	0.689651256400088840,	0.689687462621037530,	0.689723667117767110,	0.689759869890187670,	
+0.689796070938208490,	0.689832270261739430,	0.689868467860689450,	0.689904663734968170,	0.689940857884485340,	0.689977050309150690,	0.690013241008872960,	0.690049429983562220,	
+0.690085617233128000,	0.690121802757479920,	0.690157986556527050,	0.690194168630179240,	0.690230348978346010,	0.690266527600937210,	0.690302704497861800,	0.690338879669029630,	
+0.690375053114350550,	0.690411224833733520,	0.690447394827088390,	0.690483563094324790,	0.690519729635352690,	0.690555894450080810,	0.690592057538419350,	0.690628218900277590,	
+0.690664378535565730,	0.690700536444192490,	0.690736692626067960,	0.690772847081101760,	0.690808999809203740,	0.690845150810282860,	0.690881300084249080,	0.690917447631012040,	
+0.690953593450481800,	0.690989737542567210,	0.691025879907178230,	0.691062020544224610,	0.691098159453616300,	0.691134296635262160,	0.691170432089072360,	0.691206565814956760,	
+0.691242697812824440,	0.691278828082585340,	0.691314956624149210,	0.691351083437426020,	0.691387208522324830,	0.691423331878755490,	0.691459453506627960,	0.691495573405851990,	
+0.691531691576336870,	0.691567808017992560,	0.691603922730728570,	0.691640035714455200,	0.691676146969081420,	0.691712256494517290,	0.691748364290672440,	0.691784470357457050,	
+0.691820574694780090,	0.691856677302551850,	0.691892778180682070,	0.691928877329080150,	0.691964974747655950,	0.692001070436319420,	0.692037164394980420,	0.692073256623548240,	
+0.692109347121932950,	0.692145435890044290,	0.692181522927792340,	0.692217608235086160,	0.692253691811836050,	0.692289773657951750,	0.692325853773343320,	0.692361932157919970,	
+0.692398008811591750,	0.692434083734268400,	0.692470156925860340,	0.692506228386276400,	0.692542298115427000,	0.692578366113222100,	0.692614432379571100,	0.692650496914383850,	
+0.692686559717570540,	0.692722620789041010,	0.692758680128704670,	0.692794737736471600,	0.692830793612251640,	0.692866847755955080,	0.692902900167491120,	0.692938950846769820,	
+0.692974999793701250,	0.693011047008195380,	0.693047092490161610,	0.693083136239510230,	0.693119178256150880,	0.693155218539993840,	0.693191257090948640,	0.693227293908925120,	
+0.693263328993833810,	0.693299362345583760,	0.693335393964085390,	0.693371423849248440,	0.693407452000983300,	0.693443478419199180,	0.693479503103806460,	0.693515526054714890,	
+0.693551547271834880,	0.693587566755075600,	0.693623584504347470,	0.693659600519560330,	0.693695614800624580,	0.693731627347449420,	0.693767638159945240,	0.693803647238021900,	
+0.693839654581589800,	0.693875660190558240,	0.693911664064837620,	0.693947666204337680,	0.693983666608969040,	0.694019665278640780,	0.694055662213263420,	0.694091657412747250,	
+0.694127650877001570,	0.694163642605936770,	0.694199632599462930,	0.694235620857490240,	0.694271607379928210,	0.694307592166687140,	0.694343575217677200,	0.694379556532808470,	
+0.694415536111990690,	0.694451513955133940,	0.694487490062148490,	0.694523464432944550,	0.694559437067431730,	0.694595407965520330,	0.694631377127120310,	0.694667344552142190,	
+0.694703310240495480,	0.694739274192090360,	0.694775236406837470,	0.694811196884646100,	0.694847155625426760,	0.694883112629089640,	0.694919067895544920,	0.694955021424702220,	
+0.694990973216472070,	0.695026923270764430,	0.695062871587489810,	0.695098818166557610,	0.695134763007878460,	0.695170706111362340,	0.695206647476919850,	0.695242587104460410,	
+0.695278524993894420,	0.695314461145132180,	0.695350395558084090,	0.695386328232659780,	0.695422259168769540,	0.695458188366324000,	0.695494115825232680,	0.695530041545405990,	
+0.695565965526754320,	0.695601887769188080,	0.695637808272616680,	0.695673727036950850,	0.695709644062100560,	0.695745559347976660,	0.695781472894488440,	0.695817384701546530,	
+0.695853294769061210,	0.695889203096943020,	0.695925109685101350,	0.695961014533447050,	0.695996917641890090,	0.696032819010341310,	0.696068718638710000,	0.696104616526906920,	
+0.696140512674842450,	0.696176407082426900,	0.696212299749570000,	0.696248190676182380,	0.696284079862174550,	0.696319967307456270,	0.696355853011938140,	0.696391736975530250,	
+0.696427619198143440,	0.696463499679687130,	0.696499378420072150,	0.696535255419208800,	0.696571130677007490,	0.696607004193378070,	0.696642875968231160,	0.696678746001477170,	
+0.696714614293026500,	0.696750480842789010,	0.696786345650675320,	0.696822208716595730,	0.696858070040460960,	0.696893929622180660,	0.696929787461665560,	0.696965643558826400,	
+0.697001497913572690,	0.697037350525815390,	0.697073201395464580,	0.697109050522431110,	0.697144897906624710,	0.697180743547956010,	0.697216587446335520,	0.697252429601673880,	
+0.697288270013880830,	0.697324108682867090,	0.697359945608543090,	0.697395780790819540,	0.697431614229606200,	0.697467445924813910,	0.697503275876352970,	0.697539104084134110,	
+0.697574930548067180,	0.697610755268062930,	0.697646578244032200,	0.697682399475884620,	0.697718218963531030,	0.697754036706881850,	0.697789852705848030,	0.697825666960339210,	
+0.697861479470266220,	0.697897290235539480,	0.697933099256069830,	0.697968906531767130,	0.698004712062542220,	0.698040515848305510,	0.698076317888967850,	0.698112118184438970,	
+0.698147916734629950,	0.698183713539451080,	0.698219508598813210,	0.698255301912626300,	0.698291093480801090,	0.698326883303248440,	0.698362671379878290,	0.698398457710601490,	
+0.698434242295328470,	0.698470025133970270,	0.698505806226436650,	0.698541585572638460,	0.698577363172486310,	0.698613139025891170,	0.698648913132762780,	0.698684685493012100,	
+0.698720456106549760,	0.698756224973286600,	0.698791992093132590,	0.698827757465998460,	0.698863521091795060,	0.698899282970433130,	0.698935043101822640,	0.698970801485874650,	
+0.699006558122499570,	0.699042313011608460,	0.699078066153111190,	0.699113817546918810,	0.699149567192942190,	0.699185315091091280,	0.699221061241277140,	0.699256805643410420,	
+0.699292548297401950,	0.699328289203161700,	0.699364028360600740,	0.699399765769629810,	0.699435501430159760,	0.699471235342100650,	0.699506967505363340,	0.699542697919858680,	
+0.699578426585497630,	0.699614153502190140,	0.699649878669847290,	0.699685602088379820,	0.699721323757698580,	0.699757043677713740,	0.699792761848336280,	0.699828478269477250,	
+0.699864192941046630,	0.699899905862955580,	0.699935617035114750,	0.699971326457435210,	0.700007034129827010,	0.700042740052201350,	0.700078444224468740,	0.700114146646540370,	
+0.700149847318326300,	0.700185546239737500,	0.700221243410684920,	0.700256938831079640,	0.700292632500831620,	0.700328324419852040,	0.700364014588051640,	0.700399703005341490,	
+0.700435389671631770,	0.700471074586833550,	0.700506757750858020,	0.700542439163615250,	0.700578118825016420,	0.700613796734972260,	0.700649472893393970,	0.700685147300191600,	
+0.700720819955276460,	0.700756490858559180,	0.700792160009951040,	0.700827827409362230,	0.700863493056703810,	0.700899156951886650,	0.700934819094821910,	0.700970479485419800,	
+0.701006138123591470,	0.701041795009247790,	0.701077450142299940,	0.701113103522658210,	0.701148755150233670,	0.701184405024937290,	0.701220053146680230,	0.701255699515372700,	
+0.701291344130925860,	0.701326986993251020,	0.701362628102258360,	0.701398267457859160,	0.701433905059964280,	0.701469540908485010,	0.701505175003331540,	0.701540807344415040,	
+0.701576437931646700,	0.701612066764937480,	0.701647693844197780,	0.701683319169338790,	0.701718942740271580,	0.701754564556907320,	0.701790184619156320,	0.701825802926929860,	
+0.701861419480138920,	0.701897034278694760,	0.701932647322507600,	0.701968258611488930,	0.702003868145549830,	0.702039475924600810,	0.702075081948553060,	0.702110686217317650,	
+0.702146288730805870,	0.702181889488928010,	0.702217488491595380,	0.702253085738719140,	0.702288681230210380,	0.702324274965979710,	0.702359866945938220,	0.702395457169997180,	
+0.702431045638067800,	0.702466632350060460,	0.702502217305886580,	0.702537800505457110,	0.702573381948683460,	0.702608961635476040,	0.702644539565746240,	0.702680115739405360,	
+0.702715690156363930,	0.702751262816533220,	0.702786833719824420,	0.702822402866148830,	0.702857970255416850,	0.702893535887540000,	0.702929099762429340,	0.702964661879996180,	
+0.703000222240151130,	0.703035780842805490,	0.703071337687870330,	0.703106892775257180,	0.703142446104876530,	0.703177997676639690,	0.703213547490457950,	0.703249095546242600,	
+0.703284641843904270,	0.703320186383354250,	0.703355729164504060,	0.703391270187264330,	0.703426809451546340,	0.703462346957261400,	0.703497882704320790,	0.703533416692635250,	
+0.703568948922116190,	0.703604479392674680,	0.703640008104222340,	0.703675535056669690,	0.703711060249928130,	0.703746583683908970,	0.703782105358523700,	0.703817625273682750,	
+0.703853143429297830,	0.703888659825280040,	0.703924174461540760,	0.703959687337990970,	0.703995198454541840,	0.704030707811104660,	0.704066215407591070,	0.704101721243911680,	
+0.704137225319978020,	0.704172727635701490,	0.704208228190992940,	0.704243726985763760,	0.704279224019925150,	0.704314719293388960,	0.704350212806065690,	0.704385704557866750,	
+0.704421194548703560,	0.704456682778487830,	0.704492169247129980,	0.704527653954541640,	0.704563136900634320,	0.704598618085319430,	0.704634097508507580,	0.704669575170110530,	
+0.704705051070039560,	0.704740525208206290,	0.704775997584521360,	0.704811468198896510,	0.704846937051243240,	0.704882404141472410,	0.704917869469495420,	0.704953333035223890,	
+0.704988794838569240,	0.705024254879442310,	0.705059713157754730,	0.705095169673417900,	0.705130624426343560,	0.705166077416442220,	0.705201528643625730,	0.705236978107805390,	
+0.705272425808892930,	0.705307871746799100,	0.705343315921435510,	0.705378758332713800,	0.705414198980545360,	0.705449637864841160,	0.705485074985512830,	0.705520510342472210,	
+0.705555943935629930,	0.705591375764897830,	0.705626805830187220,	0.705662234131410050,	0.705697660668476830,	0.705733085441299530,	0.705768508449789560,	0.705803929693858520,	
+0.705839349173417400,	0.705874766888377910,	0.705910182838651590,	0.705945597024150050,	0.705981009444784150,	0.706016420100465720,	0.706051828991106410,	0.706087236116617720,	
+0.706122641476910620,	0.706158045071896940,	0.706193446901488110,	0.706228846965595960,	0.706264245264131450,	0.706299641797006330,	0.706335036564132320,	0.706370429565420510,	
+0.706405820800782620,	0.706441210270130180,	0.706476597973374920,	0.706511983910427910,	0.706547368081201000,	0.706582750485605700,	0.706618131123553760,	0.706653509994956130,	
+0.706688887099724770,	0.706724262437771200,	0.706759636009007370,	0.706795007813344030,	0.706830377850693250,	0.706865746120966420,	0.706901112624075620,	0.706936477359931700,	
+0.706971840328446620,	0.707007201529532110,	0.707042560963099480,	0.707077918629060330,	0.707113274527326420,	0.707148628657809700,	0.707183981020421020,	0.707219331615072330,	
+0.707254680441675390,	0.707290027500142030,	0.707325372790383320,	0.707360716312311120,	0.707396058065837270,	0.707431398050873520,	0.707466736267330920,	0.707502072715121440,	
+0.707537407394156830,	0.707572740304349020,	0.707608071445609110,	0.707643400817848930,	0.707678728420980560,	0.707714054254915180,	0.707749378319564530,	0.707784700614840450,	
+0.707820021140655010,	0.707855339896919180,	0.707890656883544910,	0.707925972100444060,	0.707961285547528570,	0.707996597224709530,	0.708031907131899120,	0.708067215269008840,	
+0.708102521635950890,	0.708137826232636210,	0.708173129058977110,	0.708208430114885100,	0.708243729400272470,	0.708279026915049960,	0.708314322659130080,	0.708349616632424570,	
+0.708384908834844840,	0.708420199266302730,	0.708455487926710200,	0.708490774815979220,	0.708526059934020960,	0.708561343280747600,	0.708596624856070890,	0.708631904659902890,	
+0.708667182692154900,	0.708702458952738870,	0.708737733441566760,	0.708773006158550540,	0.708808277103601610,	0.708843546276631930,	0.708878813677553340,	0.708914079306278030,	
+0.708949343162717290,	0.708984605246783080,	0.709019865558387470,	0.709055124097442420,	0.709090380863859230,	0.709125635857550280,	0.709160889078427340,	0.709196140526401900,	
+0.709231390201386260,	0.709266638103291940,	0.709301884232031440,	0.709337128587515960,	0.709372371169657570,	0.709407611978368320,	0.709442851013560300,	0.709478088275144910,	
+0.709513323763034220,	0.709548557477140300,	0.709583789417375210,	0.709619019583650370,	0.709654247975877950,	0.709689474593970030,	0.709724699437838670,	0.709759922507395170,	
+0.709795143802551930,	0.709830363323221140,	0.709865581069314190,	0.709900797040743270,	0.709936011237420230,	0.709971223659257580,	0.710006434306166610,	0.710041643178059510,	
+0.710076850274848240,	0.710112055596445190,	0.710147259142761670,	0.710182460913710070,	0.710217660909202240,	0.710252859129150590,	0.710288055573466530,	0.710323250242062330,	
+0.710358443134849970,	0.710393634251741850,	0.710428823592649250,	0.710464011157484700,	0.710499196946160260,	0.710534380958587670,	0.710569563194679120,	0.710604743654346560,	
+0.710639922337502620,	0.710675099244058470,	0.710710274373926530,	0.710745447727018980,	0.710780619303248100,	0.710815789102525300,	0.710850957124763090,	0.710886123369873450,	
+0.710921287837768870,	0.710956450528360760,	0.710991611441561420,	0.711026770577283140,	0.711061927935438210,	0.711097083515938260,	0.711132237318695460,	0.711167389343622110,	
+0.711202539590630620,	0.711237688059632390,	0.711272834750540040,	0.711307979663265870,	0.711343122797721490,	0.711378264153819220,	0.711413403731471330,	0.711448541530590230,	
+0.711483677551087550,	0.711518811792875570,	0.711553944255866600,	0.711589074939973030,	0.711624203845106610,	0.711659330971179500,	0.711694456318104240,	0.711729579885793000,	
+0.711764701674157510,	0.711799821683110400,	0.711834939912563640,	0.711870056362429840,	0.711905171032620520,	0.711940283923048420,	0.711975395033625840,	0.712010504364264500,	
+0.712045611914876810,	0.712080717685375180,	0.712115821675672000,	0.712150923885679020,	0.712186024315308640,	0.712221122964473370,	0.712256219833085510,	0.712291314921056680,	
+0.712326408228299730,	0.712361499754726620,	0.712396589500250200,	0.712431677464781980,	0.712466763648234470,	0.712501848050520080,	0.712536930671551440,	0.712572011511240170,	
+0.712607090569498780,	0.712642167846240020,	0.712677243341375610,	0.712712317054817970,	0.712747388986479600,	0.712782459136273030,	0.712817527504110090,	0.712852594089903310,	
+0.712887658893564870,	0.712922721915007830,	0.712957783154143600,	0.712992842610884800,	0.713027900285144070,	0.713062956176833800,	0.713098010285865840,	0.713133062612152810,	
+0.713168113155607130,	0.713203161916141530,	0.713238208893667740,	0.713273254088098390,	0.713308297499346210,	0.713343339127322950,	0.713378378971941450,	0.713413417033113890,	
+0.713448453310753130,	0.713483487804770890,	0.713518520515080020,	0.713553551441592830,	0.713588580584222030,	0.713623607942879490,	0.713658633517477940,	0.713693657307929770,	
+0.713728679314147740,	0.713763699536043680,	0.713798717973530560,	0.713833734626520440,	0.713868749494926400,	0.713903762578660170,	0.713938773877634600,	0.713973783391761980,	
+0.714008791120955280,	0.714043797065126220,	0.714078801224187650,	0.714113803598052540,	0.714148804186632510,	0.714183802989840410,	0.714218800007588860,	0.714253795239790600,	
+0.714288788686357590,	0.714323780347202670,	0.714358770222238150,	0.714393758311377080,	0.714428744614531320,	0.714463729131613710,	0.714498711862536770,	0.714533692807213350,	
+0.714568671965555290,	0.714603649337475780,	0.714638624922886990,	0.714673598721701890,	0.714708570733832650,	0.714743540959191790,	0.714778509397692610,	0.714813476049246610,	
+0.714848440913767090,	0.714883403991166460,	0.714918365281357550,	0.714953324784252440,	0.714988282499764090,	0.715023238427805020,	0.715058192568288060,	0.715093144921125410,	
+0.715128095486229800,	0.715163044263514070,	0.715197991252890960,	0.715232936454272660,	0.715267879867571900,	0.715302821492701520,	0.715337761329574270,	0.715372699378102440,	
+0.715407635638198870,	0.715442570109776410,	0.715477502792747240,	0.715512433687024440,	0.715547362792520400,	0.715582290109148420,	0.715617215636820240,	0.715652139375449140,	
+0.715687061324947640,	0.715721981485228810,	0.715756899856204720,	0.715791816437788330,	0.715826731229892490,	0.715861644232430040,	0.715896555445313170,	0.715931464868455050,	
+0.715966372501768090,	0.716001278345165690,	0.716036182398559600,	0.716071084661863200,	0.716105985134989020,	0.716140883817850240,	0.716175780710358810,	0.716210675812428030,	
+0.716245569123970970,	0.716280460644899470,	0.716315350375126950,	0.716350238314566010,	0.716385124463129850,	0.716420008820730430,	0.716454891387281130,	0.716489772162694490,	
+0.716524651146883800,	0.716559528339761220,	0.716594403741239730,	0.716629277351232270,	0.716664149169651930,	0.716699019196410880,	0.716733887431422190,	0.716768753874598930,	
+0.716803618525854060,	0.716838481385099870,	0.716873342452249430,	0.716908201727215920,	0.716943059209911640,	0.716977914900249650,	0.717012768798142910,	0.717047620903504600,	
+0.717082471216246910,	0.717117319736283010,	0.717152166463525860,	0.717187011397888540,	0.717221854539283440,	0.717256695887623640,	0.717291535442822090,	0.717326373204792090,	
+0.717361209173445920,	0.717396043348696550,	0.717430875730457160,	0.717465706318640930,	0.717500535113160030,	0.717535362113927880,	0.717570187320857530,	0.717605010733861400,	
+0.717639832352852890,	0.717674652177744620,	0.717709470208450220,	0.717744286444881750,	0.717779100886952510,	0.717813913534575580,	0.717848724387664230,	0.717883533446130650,	
+0.717918340709888250,	0.717953146178849980,	0.717987949852929240,	0.718022751732038330,	0.718057551816090430,	0.718092350104998720,	0.718127146598676490,	0.718161941297035920,	
+0.718196734199990640,	0.718231525307453820,	0.718266314619337760,	0.718301102135556090,	0.718335887856021540,	0.718370671780647620,	0.718405453909346740,	0.718440234242032180,	
+0.718475012778617030,	0.718509789519014790,	0.718544564463137640,	0.718579337610899090,	0.718614108962212230,	0.718648878516990330,	0.718683646275146030,	0.718718412236592610,	
+0.718753176401243030,	0.718787938769010930,	0.718822699339808580,	0.718857458113549620,	0.718892215090146890,	0.718926970269514020,	0.718961723651563410,	0.718996475236208470,	
+0.719031225023362590,	0.719065973012938400,	0.719100719204849300,	0.719135463599008370,	0.719170206195329120,	0.719204946993724060,	0.719239685994106480,	0.719274423196389790,	
+0.719309158600487390,	0.719343892206311790,	0.719378624013776390,	0.719413354022794490,	0.719448082233279500,	0.719482808645143910,	0.719517533258301370,	0.719552256072665040,	
+0.719586977088148340,	0.719621696304663880,	0.719656413722125190,	0.719691129340445770,	0.719725843159538250,	0.719760555179316030,	0.719795265399692520,	0.719829973820581110,	
+0.719864680441894440,	0.719899385263546130,	0.719934088285449360,	0.719968789507517530,	0.720003488929663590,	0.720038186551800850,	0.720072882373842700,	0.720107576395702550,	
+0.720142268617293250,	0.720176959038528300,	0.720211647659320890,	0.720246334479584640,	0.720281019499232290,	0.720315702718177350,	0.720350384136333570,	0.720385063753613440,	
+0.720419741569930610,	0.720454417585198570,	0.720489091799330630,	0.720523764212239740,	0.720558434823839410,	0.720593103634042940,	0.720627770642764180,	0.720662435849915630,	
+0.720697099255410920,	0.720731760859163460,	0.720766420661086980,	0.720801078661094110,	0.720835734859098460,	0.720870389255013570,	0.720905041848753040,	0.720939692640229500,	
+0.720974341629356810,	0.721008988816048250,	0.721043634200217550,	0.721078277781777350,	0.721112919560641610,	0.721147559536723710,	0.721182197709936750,	0.721216834080194210,	
+0.721251468647409520,	0.721286101411496630,	0.721320732372368050,	0.721355361529937730,	0.721389988884118980,	0.721424614434825530,	0.721459238181970220,	0.721493860125466900,	
+0.721528480265228870,	0.721563098601169960,	0.721597715133203030,	0.721632329861241820,	0.721666942785199720,	0.721701553904990690,	0.721736163220527250,	0.721770770731723580,	
+0.721805376438493300,	0.721839980340749140,	0.721874582438405190,	0.721909182731374610,	0.721943781219571480,	0.721978377902908640,	0.722012972781299830,	0.722047565854658460,	
+0.722082157122898580,	0.722116746585933060,	0.722151334243675610,	0.722185920096039770,	0.722220504142939480,	0.722255086384287700,	0.722289666819998070,	0.722324245449984410,	
+0.722358822274160370,	0.722393397292438900,	0.722427970504734060,	0.722462541910959600,	0.722497111511028360,	0.722531679304854510,	0.722566245292351250,	0.722600809473432860,	
+0.722635371848012080,	0.722669932416002860,	0.722704491177318830,	0.722739048131873840,	0.722773603279580960,	0.722808156620354140,	0.722842708154106780,	0.722877257880753080,	
+0.722911805800205860,	0.722946351912379100,	0.722980896217186530,	0.723015438714541990,	0.723049979404358560,	0.723084518286550180,	0.723119055361030830,	0.723153590627713560,	
+0.723188124086512230,	0.723222655737340680,	0.723257185580112650,	0.723291713614741430,	0.723326239841140970,	0.723360764259224910,	0.723395286868907190,	0.723429807670101010,	
+0.723464326662720310,	0.723498843846678730,	0.723533359221890440,	0.723567872788268280,	0.723602384545726670,	0.723636894494178890,	0.723671402633539350,	0.723705908963720780,	
+0.723740413484637690,	0.723774916196203380,	0.723809417098332130,	0.723843916190937130,	0.723878413473932230,	0.723912908947231700,	0.723947402610748410,	0.723981894464396760,	
+0.724016384508090360,	0.724050872741743400,	0.724085359165268730,	0.724119843778580850,	0.724154326581593290,	0.724188807574220220,	0.724223286756374820,	0.724257764127971160,	
+0.724292239688923090,	0.724326713439144790,	0.724361185378549430,	0.724395655507050980,	0.724430123824563510,	0.724464590331000970,	0.724499055026276760,	0.724533517910304850,	
+0.724567978982999410,	0.724602438244273730,	0.724636895694041990,	0.724671351332217940,	0.724705805158715850,	0.724740257173449030,	0.724774707376331430,	0.724809155767277110,	
+0.724843602346200270,	0.724878047113014070,	0.724912490067632700,	0.724946931209970220,	0.724981370539940610,	0.725015808057457360,	0.725050243762434540,	0.725084677654786120,	
+0.725119109734426280,	0.725153540001268420,	0.725187968455226710,	0.725222395096215330,	0.725256819924147590,	0.725291242938937990,	0.725325664140500150,	0.725360083528748480,	
+0.725394501103596380,	0.725428916864957920,	0.725463330812747160,	0.725497742946878410,	0.725532153267265060,	0.725566561773821280,	0.725600968466461050,	0.725635373345098760,	
+0.725669776409647690,	0.725704177660022260,	0.725738577096136320,	0.725772974717904250,	0.725807370525239470,	0.725841764518056150,	0.725876156696268590,	0.725910547059790860,	
+0.725944935608536460,	0.725979322342419690,	0.726013707261354950,	0.726048090365255640,	0.726082471654036170,	0.726116851127610370,	0.726151228785892890,	0.726185604628796890,	
+0.726219978656237000,	0.726254350868127170,	0.726288721264381600,	0.726323089844914120,	0.726357456609638800,	0.726391821558469930,	0.726426184691321810,	0.726460546008107830,	
+0.726494905508742520,	0.726529263193139930,	0.726563619061214580,	0.726597973112879770,	0.726632325348050110,	0.726666675766639900,	0.726701024368562650,	0.726735371153732880,	
+0.726769716122064760,	0.726804059273472580,	0.726838400607869970,	0.726872740125171330,	0.726907077825290850,	0.726941413708142910,	0.726975747773641270,	0.727010080021700200,	
+0.727044410452233890,	0.727078739065156960,	0.727113065860382820,	0.727147390837825980,	0.727181713997400610,	0.727216035339021350,	0.727250354862601700,	0.727284672568056180,	
+0.727318988455299300,	0.727353302524244570,	0.727387614774806620,	0.727421925206899630,	0.727456233820438110,	0.727490540615335800,	0.727524845591506990,	0.727559148748866180,	
+0.727593450087327680,	0.727627749606805320,	0.727662047307213620,	0.727696343188466770,	0.727730637250479370,	0.727764929493165070,	0.727799219916438480,	0.727833508520213890,	
+0.727867795304405710,	0.727902080268927780,	0.727936363413694610,	0.727970644738620940,	0.728004924243620290,	0.728039201928607270,	0.728073477793496400,	0.728107751838201980,	
+0.728142024062637950,	0.728176294466718830,	0.728210563050359030,	0.728244829813473160,	0.728279094755974850,	0.728313357877778840,	0.728347619178799420,	0.728381878658951100,	
+0.728416136318148060,	0.728450392156304470,	0.728484646173334970,	0.728518898369154180,	0.728553148743675830,	0.728587397296814540,	0.728621644028484840,	0.728655888938601230,	
+0.728690132027077660,	0.728724373293828780,	0.728758612738769300,	0.728792850361812960,	0.728827086162874500,	0.728861320141868330,	0.728895552298709060,	0.728929782633310760,	
+0.728964011145587950,	0.728998237835455030,	0.729032462702826840,	0.729066685747617240,	0.729100906969740950,	0.729135126369112370,	0.729169343945646250,	0.729203559699256540,	
+0.729237773629857870,	0.729271985737364740,	0.729306196021692000,	0.729340404482753390,	0.729374611120463870,	0.729408815934738050,	0.729443018925489910,	0.729477220092634270,	
+0.729511419436085550,	0.729545616955758590,	0.729579812651567240,	0.729614006523426450,	0.729648198571250520,	0.729682388794954510,	0.729716577194452150,	0.729750763769658420,	
+0.729784948520487700,	0.729819131446854950,	0.729853312548674030,	0.729887491825859880,	0.729921669278327020,	0.729955844905990190,	0.729990018708763570,	0.730024190686561880,	
+0.730058360839299980,	0.730092529166891820,	0.730126695669252480,	0.730160860346296350,	0.730195023197938280,	0.730229184224092330,	0.730263343424673580,	0.730297500799596320,	
+0.730331656348775730,	0.730365810072125640,	0.730399961969561030,	0.730434112040996510,	0.730468260286347040,	0.730502406705526570,	0.730536551298450190,	0.730570694065032390,	
+0.730604835005188020,	0.730638974118831390,	0.730673111405877320,	0.730707246866240450,	0.730741380499835720,	0.730775512306577340,	0.730809642286380120,	0.730843770439159050,	
+0.730877896764828390,	0.730912021263302790,	0.730946143934497310,	0.730980264778326670,	0.731014383794705180,	0.731048500983547570,	0.731082616344768790,	0.731116729878283800,	
+0.731150841584006670,	0.731184951461852470,	0.731219059511735820,	0.731253165733571910,	0.731287270127274680,	0.731321372692759320,	0.731355473429940560,	0.731389572338733360,	
+0.731423669419051900,	0.731457764670811360,	0.731491858093926690,	0.731525949688312080,	0.731560039453882590,	0.731594127390552960,	0.731628213498238370,	0.731662297776852880,	
+0.731696380226311670,	0.731730460846529480,	0.731764539637421500,	0.731798616598901890,	0.731832691730885610,	0.731866765033287740,	0.731900836506023220,	0.731934906149006360,	
+0.731968973962152100,	0.732003039945375520,	0.732037104098591570,	0.732071166421714550,	0.732105226914659620,	0.732139285577342090,	0.732173342409675800,	0.732207397411576370,	
+0.732241450582958310,	0.732275501923736920,	0.732309551433826480,	0.732343599113142170,	0.732377644961598960,	0.732411688979111910,	0.732445731165595190,	0.732479771520964330,	
+0.732513810045133940,	0.732547846738019310,	0.732581881599534750,	0.732615914629595630,	0.732649945828116600,	0.732683975195013050,	0.732718002730199160,	0.732752028433590440,	
+0.732786052305101520,	0.732820074344647800,	0.732854094552143560,	0.732888112927504220,	0.732922129470644720,	0.732956144181479700,	0.732990157059924320,	0.733024168105893550,	
+0.733058177319302560,	0.733092184700065990,	0.733126190248098770,	0.733160193963316220,	0.733194195845633390,	0.733228195894964910,	0.733262194111225840,	0.733296190494331260,	
+0.733330185044196560,	0.733364177760736040,	0.733398168643865200,	0.733432157693498790,	0.733466144909552420,	0.733500130291940280,	0.733534113840577870,	0.733568095555380490,	
+0.733602075436262440,	0.733636053483139430,	0.733670029695926100,	0.733704004074538060,	0.733737976618889620,	0.733771947328896390,	0.733805916204473220,	0.733839883245535620,	
+0.733873848451997880,	0.733907811823775620,	0.733941773360783810,	0.733975733062937950,	0.734009690930152340,	0.734043646962342590,	0.734077601159423660,	0.734111553521310970,	
+0.734145504047919230,	0.734179452739163630,	0.734213399594959790,	0.734247344615222010,	0.734281287799865900,	0.734315229148806650,	0.734349168661959650,	0.734383106339239310,	
+0.734417042180561360,	0.734450976185840760,	0.734484908354992920,	0.734518838687932550,	0.734552767184575180,	0.734586693844835770,	0.734620618668629930,	0.734654541655872300,	
+0.734688462806478260,	0.734722382120363230,	0.734756299597442370,	0.734790215237630440,	0.734824129040843040,	0.734858041006995700,	0.734891951136002810,	0.734925859427780100,	
+0.734959765882242880,	0.734993670499306310,	0.735027573278885460,	0.735061474220895630,	0.735095373325251990,	0.735129270591870390,	0.735163166020665120,	0.735197059611552130,	
+0.735230951364446380,	0.735264841279263500,	0.735298729355918330,	0.735332615594326280,	0.735366499994402730,	0.735400382556063210,	0.735434263279222460,	0.735468142163796080,	
+0.735502019209699260,	0.735535894416847640,	0.735569767785156150,	0.735603639314540200,	0.735637509004915310,	0.735671376856196440,	0.735705242868299190,	0.735739107041138760,	
+0.735772969374630880,	0.735806829868690280,	0.735840688523232590,	0.735874545338173200,	0.735908400313427750,	0.735942253448911070,	0.735976104744538560,	0.736009954200225970,	
+0.736043801815888690,	0.736077647591441670,	0.736111491526800550,	0.736145333621880620,	0.736179173876597700,	0.736213012290866550,	0.736246848864602900,	0.736280683597722360,	
+0.736314516490139900,	0.736348347541771030,	0.736382176752531370,	0.736416004122336540,	0.736449829651101400,	0.736483653338741770,	0.736517475185172850,	0.736551295190310710,	
+0.736585113354069950,	0.736618929676366330,	0.736652744157115460,	0.736686556796233070,	0.736720367593633910,	0.736754176549233920,	0.736787983662948510,	0.736821788934693300,	
+0.736855592364383360,	0.736889393951934530,	0.736923193697262450,	0.736956991600282050,	0.736990787660909200,	0.737024581879059390,	0.737058374254648490,	0.737092164787591320,	
+0.737125953477803740,	0.737159740325201260,	0.737193525329699620,	0.737227308491213980,	0.737261089809660100,	0.737294869284953470,	0.737328646917009940,	0.737362422705744480,	
+0.737396196651073030,	0.737429968752911000,	0.737463739011174350,	0.737497507425778130,	0.737531273996638090,	0.737565038723669850,	0.737598801606789370,	0.737632562645911590,	
+0.737666321840952380,	0.737700079191827670,	0.737733834698452440,	0.737767588360742630,	0.737801340178613870,	0.737835090151982120,	0.737868838280762220,	0.737902584564870230,	
+0.737936329004221900,	0.737970071598732960,	0.738003812348318580,	0.738037551252894610,	0.738071288312376780,	0.738105023526681060,	0.738138756895722500,	0.738172488419416960,	
+0.738206218097680280,	0.738239945930428300,	0.738273671917576200,	0.738307396059039940,	0.738341118354735480,	0.738374838804577880,	0.738408557408483210,	0.738442274166367100,	
+0.738475989078145710,	0.738509702143734010,	0.738543413363047960,	0.738577122736003510,	0.738610830262516500,	0.738644535942502010,	0.738678239775876320,	0.738711941762554950,	
+0.738745641902454060,	0.738779340195488850,	0.738813036641575160,	0.738846731240628940,	0.738880423992566150,	0.738914114897302080,	0.738947803954752680,	0.738981491164834030,	
+0.739015176527461400,	0.739048860042550770,	0.739082541710018080,	0.739116221529779290,	0.739149899501749590,	0.739183575625845250,	0.739217249901981900,	0.739250922330075830,	
+0.739284592910042000,	0.739318261641796810,	0.739351928525255890,	0.739385593560335510,	0.739419256746950750,	0.739452918085018010,	0.739486577574452800,	0.739520235215171520,	
+0.739553891007089350,	0.739587544950122470,	0.739621197044187050,	0.739654847289198280,	0.739688495685072440,	0.739722142231725280,	0.739755786929073180,	0.739789429777031220,	
+0.739823070775515790,	0.739856709924442520,	0.739890347223727930,	0.739923982673287070,	0.739957616273036360,	0.739991248022891510,	0.740024877922768830,	0.740058505972583710,	
+0.740092132172252340,	0.740125756521690660,	0.740159379020814740,	0.740192999669540220,	0.740226618467783150,	0.740260235415459600,	0.740293850512485640,	0.740327463758776780,	
+0.740361075154249320,	0.740394684698819530,	0.740428292392402600,	0.740461898234915040,	0.740495502226272690,	0.740529104366391850,	0.740562704655188030,	0.740596303092577400,	
+0.740629899678476030,	0.740663494412800110,	0.740697087295465240,	0.740730678326387610,	0.740764267505483410,	0.740797854832668690,	0.740831440307859190,	0.740865023930970870,	
+0.740898605701920230,	0.740932185620623240,	0.740965763686995520,	0.740999339900953350,	0.741032914262413240,	0.741066486771290390,	0.741100057427501400,	0.741133626230962240,	
+0.741167193181589410,	0.741200758279298210,	0.741234321524005150,	0.741267882915626290,	0.741301442454078030,	0.741335000139275780,	0.741368555971136050,	0.741402109949575010,	
+0.741435662074508950,	0.741469212345853390,	0.741502760763524950,	0.741536307327439470,	0.741569852037513580,	0.741603394893662670,	0.741636935895803370,	0.741670475043851970,	
+0.741704012337724090,	0.741737547777336250,	0.741771081362604500,	0.741804613093445360,	0.741838142969774350,	0.741871670991508080,	0.741905197158562510,	0.741938721470854270,	
+0.741972243928298970,	0.742005764530813130,	0.742039283278312700,	0.742072800170714530,	0.742106315207933910,	0.742139828389887570,	0.742173339716491690,	0.742206849187662780,	
+0.742240356803316350,	0.742273862563369140,	0.742307366467737100,	0.742340868516337070,	0.742374368709084690,	0.742407867045896230,	0.742441363526688440,	0.742474858151376930,	
+0.742508350919878210,	0.742541841832108700,	0.742575330887984890,	0.742608818087422410,	0.742642303430337880,	0.742675786916647710,	0.742709268546268180,	0.742742748319115350,	
+0.742776226235105530,	0.742809702294155220,	0.742843176496180920,	0.742876648841098390,	0.742910119328824230,	0.742943587959274840,	0.742977054732366640,	0.743010519648015680,	
+0.743043982706138250,	0.743077443906651200,	0.743110903249470270,	0.743144360734512070,	0.743177816361693000,	0.743211270130929690,	0.743244722042137870,	0.743278172095234390,	
+0.743311620290135310,	0.743345066626757480,	0.743378511105016740,	0.743411953724829820,	0.743445394486112800,	0.743478833388782730,	0.743512270432755250,	0.743545705617947080,	
+0.743579138944274740,	0.743612570411654740,	0.743646000020003030,	0.743679427769236350,	0.743712853659271420,	0.743746277690023990,	0.743779699861410900,	0.743813120173348550,	
+0.743846538625753780,	0.743879955218542220,	0.743913369951630930,	0.743946782824936090,	0.743980193838374660,	0.744013602991862370,	0.744047010285316170,	0.744080415718652350,	
+0.744113819291787880,	0.744147221004638480,	0.744180620857121110,	0.744214018849152170,	0.744247414980648500,	0.744280809251525950,	0.744314201661701370,	0.744347592211091590,	
+0.744380980899612580,	0.744414367727181060,	0.744447752693713550,	0.744481135799127110,	0.744514517043337490,	0.744547896426261510,	0.744581273947815920,	0.744614649607917340,	
+0.744648023406481840,	0.744681395343426260,	0.744714765418667210,	0.744748133632121560,	0.744781499983705350,	0.744814864473335340,	0.744848227100928130,	0.744881587866400690,	
+0.744914946769668960,	0.744948303810649910,	0.744981658989260050,	0.745015012305416340,	0.745048363759034830,	0.745081713350032370,	0.745115061078325920,	0.745148406943831660,	
+0.745181750946466210,	0.745215093086146420,	0.745248433362789230,	0.745281771776310720,	0.745315108326627730,	0.745348443013656880,	0.745381775837315350,	0.745415106797518990,	
+0.745448435894184860,	0.745481763127229690,	0.745515088496570440,	0.745548412002123070,	0.745581733643804760,	0.745615053421532110,	0.745648371335222100,	0.745681687384790900,	
+0.745715001570155470,	0.745748313891232750,	0.745781624347939040,	0.745814932940191190,	0.745848239667906030,	0.745881544531000640,	0.745914847529391080,	0.745948148662994410,	
+0.745981447931727270,	0.746014745335506820,	0.746048040874249360,	0.746081334547871620,	0.746114626356290670,	0.746147916299423450,	0.746181204377186050,	0.746214490589495630,	
+0.746247774936269040,	0.746281057417423340,	0.746314338032874720,	0.746347616782540140,	0.746380893666336860,	0.746414168684181090,	0.746447441835989880,	0.746480713121680070,	
+0.746513982541168850,	0.746547250094372170,	0.746580515781207540,	0.746613779601591590,	0.746647041555441370,	0.746680301642673410,	0.746713559863204650,	0.746746816216951940,	
+0.746780070703832570,	0.746813323323762710,	0.746846574076659440,	0.746879822962439820,	0.746913069981020920,	0.746946315132319020,	0.746979558416251410,	0.747012799832734830,	
+0.747046039381686570,	0.747079277063022910,	0.747112512876661140,	0.747145746822518330,	0.747178978900510880,	0.747212209110555970,	0.747245437452570440,	0.747278663926471690,	
+0.747311888532176010,	0.747345111269600570,	0.747378332138662340,	0.747411551139278600,	0.747444768271365630,	0.747477983534840850,	0.747511196929621090,	0.747544408455623530,	
+0.747577618112764800,	0.747610825900961950,	0.747644031820131950,	0.747677235870192300,	0.747710438051059190,	0.747743638362650010,	0.747776836804882050,	0.747810033377671710,	
+0.747843228080936170,	0.747876420914592720,	0.747909611878558420,	0.747942800972749900,	0.747975988197084220,	0.748009173551478670,	0.748042357035850420,	0.748075538650116110,	
+0.748108718394192800,	0.748141896267997760,	0.748175072271448300,	0.748208246404460820,	0.748241418666952820,	0.748274589058841140,	0.748307757580043310,	0.748340924230475930,	
+0.748374089010056090,	0.748407251918701390,	0.748440412956328240,	0.748473572122854040,	0.748506729418195850,	0.748539884842271300,	0.748573038394996670,	0.748606190076289370,	
+0.748639339886066680,	0.748672487824245890,	0.748705633890743630,	0.748738778085477170,	0.748771920408363930,	0.748805060859321080,	0.748838199438265350,	0.748871336145114030,	
+0.748904470979784410,	0.748937603942194000,	0.748970735032259190,	0.749003864249897510,	0.749036991595026570,	0.749070117067562770,	0.749103240667423730,	0.749136362394526520,	
+0.749169482248788770,	0.749202600230126970,	0.749235716338458760,	0.749268830573701190,	0.749301942935771900,	0.749335053424587280,	0.749368162040065290,	0.749401268782122650,	
+0.749434373650677330,	0.749467476645645610,	0.749500577766945340,	0.749533677014493580,	0.749566774388207850,	0.749599869888004980,	0.749632963513802380,	0.749666055265517440,	
+0.749699145143067570,	0.749732233146369610,	0.749765319275341070,	0.749798403529899460,	0.749831485909961630,	0.749864566415444970,	0.749897645046266990,	0.749930721802345210,	
+0.749963796683596250,	0.749996869689937840,	0.750029940821287270,	0.750063010077562150,	0.750096077458679120,	0.750129142964556020,	0.750162206595110010,	0.750195268350258740,	
+0.750228328229919030,	0.750261386234008510,	0.750294442362444580,	0.750327496615144750,	0.750360548992025980,	0.750393599493005770,	0.750426648118001860,	0.750459694866930980,	
+0.750492739739710980,	0.750525782736259030,	0.750558823856492970,	0.750591863100329550,	0.750624900467686480,	0.750657935958481070,	0.750690969572631260,	0.750724001310053680,	
+0.750757031170666060,	0.750790059154385900,	0.750823085261130840,	0.750856109490817820,	0.750889131843364590,	0.750922152318688420,	0.750955170916707160,	0.750988187637337660,	
+0.751021202480497860,	0.751054215446105180,	0.751087226534076780,	0.751120235744330180,	0.751153243076783110,	0.751186248531353180,	0.751219252107957370,	0.751252253806513390,	
+0.751285253626938760,	0.751318251569151330,	0.751351247633067930,	0.751384241818606520,	0.751417234125684400,	0.751450224554219500,	0.751483213104128800,	0.751516199775330020,	
+0.751549184567740780,	0.751582167481278820,	0.751615148515861200,	0.751648127671405650,	0.751681104947829800,	0.751714080345051490,	0.751747053862987680,	0.751780025501556310,	
+0.751812995260675130,	0.751845963140261090,	0.751878929140232240,	0.751911893260506000,	0.751944855501000430,	0.751977815861632260,	0.752010774342319670,	0.752043730942980160,	
+0.752076685663531470,	0.752109638503890900,	0.752142589463976270,	0.752175538543705110,	0.752208485742995370,	0.752241431061764110,	0.752274374499929290,	0.752307316057408530,	
+0.752340255734119780,	0.752373193529980220,	0.752406129444907480,	0.752439063478819840,	0.752471995631634140,	0.752504925903268560,	0.752537854293640620,	0.752570780802668370,	
+0.752603705430268780,	0.752636628176360010,	0.752669549040859700,	0.752702468023685680,	0.752735385124755350,	0.752768300343986450,	0.752801213681296820,	0.752834125136604530,	
+0.752867034709826520,	0.752899942400880980,	0.752932848209685650,	0.752965752136158350,	0.752998654180216500,	0.753031554341777930,	0.753064452620760830,	0.753097349017082250,	
+0.753130243530660270,	0.753163136161412840,	0.753196026909257690,	0.753228915774112330,	0.753261802755894600,	0.753294687854522360,	0.753327571069913660,	0.753360452401985790,	
+0.753393331850656820,	0.753426209415844370,	0.753459085097466840,	0.753491958895441290,	0.753524830809685800,	0.753557700840118190,	0.753590568986656770,	0.753623435249218490,	
+0.753656299627721630,	0.753689162122084370,	0.753722022732223880,	0.753754881458058470,	0.753787738299505740,	0.753820593256483980,	0.753853446328910380,	0.753886297516703220,	
+0.753919146819780340,	0.753951994238059810,	0.753984839771459030,	0.754017683419896170,	0.754050525183289080,	0.754083365061556040,	0.754116203054614240,	0.754149039162381960,	
+0.754181873384777050,	0.754214705721717780,	0.754247536173121350,	0.754280364738906250,	0.754313191418990110,	0.754346016213291340,	0.754378839121727210,	0.754411660144215900,	
+0.754444479280675930,	0.754477296531024360,	0.754510111895179580,	0.754542925373059450,	0.754575736964582360,	0.754608546669665590,	0.754641354488227560,	0.754674160420185980,	
+0.754706964465459370,	0.754739766623965140,	0.754772566895621440,	0.754805365280346250,	0.754838161778057960,	0.754870956388674070,	0.754903749112112780,	0.754936539948292020,	
+0.754969328897130200,	0.755002115958544830,	0.755034901132454190,	0.755067684418776590,	0.755100465817429400,	0.755133245328331150,	0.755166022951399670,	0.755198798686553490,	
+0.755231572533710090,	0.755264344492787680,	0.755297114563704410,	0.755329882746378580,	0.755362649040727810,	0.755395413446670490,	0.755428175964124590,	0.755460936593008500,	
+0.755493695333239850,	0.755526452184736910,	0.755559207147417870,	0.755591960221201010,	0.755624711406004070,	0.755657460701745330,	0.755690208108343200,	0.755722953625715290,	
+0.755755697253780000,	0.755788438992455400,	0.755821178841660110,	0.755853916801311530,	0.755886652871328060,	0.755919387051628090,	0.755952119342129910,	0.755984849742751040,	
+0.756017578253410210,	0.756050304874025360,	0.756083029604515010,	0.756115752444796780,	0.756148473394789300,	0.756181192454410510,	0.756213909623579040,	0.756246624902212620,	
+0.756279338290229530,	0.756312049787548070,	0.756344759394086850,	0.756377467109763390,	0.756410172934496310,	0.756442876868204110,	0.756475578910804410,	0.756508279062215630,	
+0.756540977322356260,	0.756573673691144810,	0.756606368168498800,	0.756639060754336850,	0.756671751448577350,	0.756704440251138700,	0.756737127161938640,	0.756769812180895670,	
+0.756802495307928310,	0.756835176542954740,	0.756867855885893110,	0.756900533336662520,	0.756933208895179900,	0.756965882561364320,	0.756998554335134080,	0.757031224216407450,	
+0.757063892205102730,	0.757096558301138310,	0.757129222504433040,	0.757161884814904100,	0.757194545232470540,	0.757227203757050550,	0.757259860388562520,	0.757292515126924970,	
+0.757325167972055960,	0.757357818923874220,	0.757390467982298370,	0.757423115147245810,	0.757455760418635380,	0.757488403796385710,	0.757521045280414970,	0.757553684870641560,	
+0.757586322566983990,	0.757618958369360550,	0.757651592277690410,	0.757684224291890640,	0.757716854411880410,	0.757749482637577910,	0.757782108968901750,	0.757814733405770320,	
+0.757847355948102040,	0.757879976595815960,	0.757912595348829270,	0.757945212207061240,	0.757977827170430050,	0.758010440238854440,	0.758043051412252700,	0.758075660690543220,	
+0.758108268073644620,	0.758140873561476080,	0.758173477153954670,	0.758206078850999440,	0.758238678652529140,	0.758271276558462160,	0.758303872568717010,	0.758336466683212200,	
+0.758369058901866680,	0.758401649224597960,	0.758434237651325120,	0.758466824181966760,	0.758499408816441290,	0.758531991554667330,	0.758564572396563270,	0.758597151342047970,	
+0.758629728391040260,	0.758662303543457650,	0.758694876799219320,	0.758727448158243780,	0.758760017620449530,	0.758792585185755430,	0.758825150854079760,	0.758857714625341130,	
+0.758890276499458950,	0.758922836476350390,	0.758955394555934750,	0.758987950738130630,	0.759020505022856670,	0.759053057410031480,	0.759085607899573580,	0.759118156491402240,	
+0.759150703185434980,	0.759183247981590980,	0.759215790879788740,	0.759248331879947110,	0.759280870981984600,	0.759313408185819940,	0.759345943491371740,	0.759378476898559310,	
+0.759411008407300140,	0.759443538017513410,	0.759476065729117740,	0.759508591542031990,	0.759541115456174860,	0.759573637471464780,	0.759606157587820690,	0.759638675805161760,	
+0.759671192123405610,	0.759703706542471440,	0.759736219062277950,	0.759768729682744000,	0.759801238403788100,	0.759833745225329200,	0.759866250147286590,	0.759898753169577670,	
+0.759931254292121830,	0.759963753514838030,	0.759996250837644660,	0.760028746260460690,	0.760061239783204940,	0.760093731405796060,	0.760126221128153420,	0.760158708950194660,	
+0.760191194871839170,	0.760223678893005570,	0.760256161013612820,	0.760288641233579750,	0.760321119552825000,	0.760353595971268060,	0.760386070488826560,	0.760418543105419900,	
+0.760451013820966800,	0.760483482635386230,	0.760515949548596910,	0.760548414560517800,	0.760580877671067520,	0.760613338880165690,	0.760645798187730040,	0.760678255593679740,	
+0.760710711097933870,	0.760743164700411260,	0.760775616401030640,	0.760808066199711090,	0.760840514096371320,	0.760872960090930860,	0.760905404183307430,	0.760937846373420430,	
+0.760970286661188820,	0.761002725046531550,	0.761035161529367450,	0.761067596109615390,	0.761100028787194960,	0.761132459562023910,	0.761164888434021750,	0.761197315403107310,	
+0.761229740469199560,	0.761262163632217440,	0.761294584892080020,	0.761327004248706030,	0.761359421702015090,	0.761391837251925160,	0.761424250898355530,	0.761456662641225250,	
+0.761489072480453390,	0.761521480415958800,	0.761553886447660530,	0.761586290575478220,	0.761618692799329480,	0.761651093119134040,	0.761683491534810850,	0.761715888046278880,	
+0.761748282653457290,	0.761780675356264920,	0.761813066154620970,	0.761845455048444810,	0.761877842037654520,	0.761910227122169600,	0.761942610301909130,	0.761974991576792050,	
+0.762007370946737540,	0.762039748411664660,	0.762072123971492380,	0.762104497626140300,	0.762136869375526490,	0.762169239219570470,	0.762201607158191300,	0.762233973191308150,	
+0.762266337318840080,	0.762298699540706170,	0.762331059856826140,	0.762363418267117840,	0.762395774771501000,	0.762428129369894680,	0.762460482062218060,	0.762492832848390200,	
+0.762525181728330280,	0.762557528701957480,	0.762589873769191410,	0.762622216929950030,	0.762654558184153180,	0.762686897531719810,	0.762719234972569330,	0.762751570506620680,	
+0.762783904133793160,	0.762816235854005820,	0.762848565667178510,	0.762880893573229190,	0.762913219572077580,	0.762945543663642980,	0.762977865847844550,	0.763010186124601360,	
+0.763042504493832820,	0.763074820955458530,	0.763107135509396680,	0.763139448155566890,	0.763171758893888550,	0.763204067724280840,	0.763236374646662830,	0.763268679660954020,	
+0.763300982767073480,	0.763333283964941050,	0.763365583254474790,	0.763397880635594660,	0.763430176108219730,	0.763462469672269380,	0.763494761327662920,	0.763527051074319510,	
+0.763559338912159100,	0.763591624841099660,	0.763623908861061240,	0.763656190971963020,	0.763688471173724400,	0.763720749466264560,	0.763753025849502780,	0.763785300323358450,	
+0.763817572887751430,	0.763849843542599990,	0.763882112287823880,	0.763914379123342590,	0.763946644049075200,	0.763978907064941310,	0.764011168170860120,	0.764043427366751020,	
+0.764075684652533840,	0.764107940028126990,	0.764140193493450190,	0.764172445048422970,	0.764204694692964700,	0.764236942426994580,	0.764269188250432220,	0.764301432163197350,	
+0.764333674165208370,	0.764365914256385230,	0.764398152436647220,	0.764430388705913950,	0.764462623064104620,	0.764494855511138720,	0.764527086046935760,	0.764559314671415580,	
+0.764591541384496590,	0.764623766186098730,	0.764655989076141520,	0.764688210054544240,	0.764720429121226510,	0.764752646276107620,	0.764784861519107180,	0.764817074850145160,	
+0.764849286269139840,	0.764881495776011390,	0.764913703370679100,	0.764945909053062590,	0.764978112823081370,	0.765010314680654720,	0.765042514625702940,	0.765074712658144310,	
+0.765106908777898890,	0.765139102984886190,	0.765171295279025830,	0.765203485660237100,	0.765235674128439740,	0.765267860683553120,	0.765300045325497450,	0.765332228054191100,	
+0.765364408869554260,	0.765396587771506320,	0.765428764759966910,	0.765460939834855520,	0.765493112996091910,	0.765525284243596000,	0.765557453577286440,	0.765589620997083050,	
+0.765621786502905800,	0.765653950094673960,	0.765686111772307280,	0.765718271535725360,	0.765750429384847720,	0.765782585319594530,	0.765814739339884310,	0.765846891445637330,	
+0.765879041636773120,	0.765911189913211170,	0.765943336274871430,	0.765975480721673210,	0.766007623253536330,	0.766039763870380970,	0.766071902572125650,	0.766104039358690540,	
+0.766136174229995360,	0.766168307185959740,	0.766200438226503300,	0.766232567351545880,	0.766264694561007540,	0.766296819854806910,	0.766328943232864160,	0.766361064695099130,	
+0.766393184241431440,	0.766425301871780710,	0.766457417586066780,	0.766489531384209280,	0.766521643266128590,	0.766553753231743240,	0.766585861280973390,	0.766617967413739000,	
+0.766650071629959570,	0.766682173929555070,	0.766714274312445100,	0.766746372778549400,	0.766778469327788370,	0.766810563960080630,	0.766842656675346460,	0.766874747473505700,	
+0.766906836354477980,	0.766938923318183250,	0.766971008364541130,	0.767003091493472120,	0.767035172704894740,	0.767067251998729490,	0.767099329374896110,	0.767131404833314430,	
+0.767163478373904200,	0.767195549996585240,	0.767227619701277510,	0.767259687487901190,	0.767291753356375120,	0.767323817306619690,	0.767355879338554650,	0.767387939452100040,	
+0.767419997647175500,	0.767452053923700970,	0.767484108281596860,	0.767516160720781880,	0.767548211241176560,	0.767580259842700730,	0.767612306525274240,	0.767644351288816920,	
+0.767676394133248730,	0.767708435058489620,	0.767740474064460000,	0.767772511151078580,	0.767804546318265890,	0.767836579565941870,	0.767868610894026360,	0.767900640302439320,	
+0.767932667791100700,	0.767964693359930340,	0.767996717008848860,	0.768028738737775110,	0.768060758546629360,	0.768092776435331800,	0.768124792403802380,	0.768156806451960830,	
+0.768188818579727320,	0.768220828787022360,	0.768252837073764680,	0.768284843439875020,	0.768316847885273210,	0.768348850409879210,	0.768380851013613200,	0.768412849696395010,	
+0.768444846458144700,	0.768476841298782800,	0.768508834218228240,	0.768540825216401660,	0.768572814293222990,	0.768604801448612210,	0.768636786682489580,	0.768668769994774850,	
+0.768700751385388180,	0.768732730854250310,	0.768764708401279970,	0.768796684026397890,	0.768828657729524020,	0.768860629510578650,	0.768892599369481620,	0.768924567306153110,	
+0.768956533320513720,	0.768988497412482540,	0.769020459581979950,	0.769052419828926360,	0.769084378153241600,	0.769116334554845960,	0.769148289033659500,	0.769180241589602300,	
+0.769212192222595070,	0.769244140932556770,	0.769276087719408030,	0.769308032583069230,	0.769339975523460230,	0.769371916540501410,	0.769403855634112730,	0.769435792804214920,	
+0.769467728050727160,	0.769499661373570070,	0.769531592772663810,	0.769563522247928570,	0.769595449799284510,	0.769627375426651830,	0.769659299129950680,	0.769691220909101910,	
+0.769723140764024480,	0.769755058694639230,	0.769786974700866320,	0.769818888782625940,	0.769850800939838380,	0.769882711172423790,	0.769914619480302490,	0.769946525863395070,	
+0.769978430321620940,	0.770010332854900610,	0.770042233463154480,	0.770074132146302830,	0.770106028904265830,	0.770137923736963660,	0.770169816644317380,	0.770201707626245850,	
+0.770233596682670110,	0.770265483813510450,	0.770297369018686950,	0.770329252298120220,	0.770361133651730200,	0.770393013079437420,	0.770424890581162590,	0.770456766156825010,	
+0.770488639806345520,	0.770520511529644400,	0.770552381326642060,	0.770584249197258760,	0.770616115141414810,	0.770647979159031160,	0.770679841250026980,	0.770711701414323210,	
+0.770743559651840270,	0.770775415962498320,	0.770807270346217770,	0.770839122802919220,	0.770870973332522750,	0.770902821934949410,	0.770934668610118500,	0.770966513357950860,	
+0.770998356178366980,	0.771030197071287170,	0.771062036036631930,	0.771093873074321530,	0.771125708184276500,	0.771157541366417790,	0.771189372620664670,	0.771221201946938000,	
+0.771253029345158380,	0.771284854815246220,	0.771316678357121920,	0.771348499970705870,	0.771380319655919240,	0.771412137412681220,	0.771443953240912750,	0.771475767140534450,	
+0.771507579111466830,	0.771539389153630180,	0.771571197266945010,	0.771603003451331930,	0.771634807706711890,	0.771666610033004190,	0.771698410430130100,	0.771730208898009920,	
+0.771762005436564150,	0.771793800045713410,	0.771825592725378210,	0.771857383475478940,	0.771889172295936900,	0.771920959186671360,	0.771952744147603290,	0.771984527178653510,	
+0.772016308279742320,	0.772048087450790340,	0.772079864691718190,	0.772111640002446920,	0.772143413382896050,	0.772175184832986530,	0.772206954352639200,	0.772238721941774340,	
+0.772270487600312800,	0.772302251328174980,	0.772334013125281490,	0.772365772991553620,	0.772397530926910660,	0.772429286931273880,	0.772461041004563920,	0.772492793146701380,	
+0.772524543357606900,	0.772556291637200960,	0.772588037985404870,	0.772619782402138130,	0.772651524887322030,	0.772683265440876950,	0.772715004062723860,	0.772746740752783160,	
+0.772778475510975670,	0.772810208337221920,	0.772841939231443290,	0.772873668193559290,	0.772905395223491000,	0.772937120321159240,	0.772968843486484760,	0.773000564719388050,	
+0.773032284019790070,	0.773064001387611330,	0.773095716822773120,	0.773127430325195040,	0.773159141894798400,	0.773190851531503910,	0.773222559235232310,	0.773254265005904330,	
+0.773285968843440590,	0.773317670747762590,	0.773349370718789840,	0.773381068756443630,	0.773412764860644810,	0.773444459031313980,	0.773476151268372100,	0.773507841571739800,	
+0.773539529941337790,	0.773571216377087700,	0.773602900878908930,	0.773634583446722870,	0.773666264080450360,	0.773697942780012250,	0.773729619545329260,	0.773761294376322130,	
+0.773792967272911910,	0.773824638235019790,	0.773856307262565490,	0.773887974355470410,	0.773919639513655390,	0.773951302737041270,	0.773982964025549000,	0.774014623379099210,	
+0.774046280797613400,	0.774077936281011400,	0.774109589829214520,	0.774141241442143690,	0.774172891119719760,	0.774204538861863580,	0.774236184668496090,	0.774267828539538130,	
+0.774299470474911100,	0.774331110474534840,	0.774362748538330870,	0.774394384666220010,	0.774426018858123230,	0.774457651113961370,	0.774489281433655360,	0.774520909817126620,	
+0.774552536264295210,	0.774584160775082300,	0.774615783349409170,	0.774647403987196450,	0.774679022688365300,	0.774710639452836470,	0.774742254280531120,	0.774773867171370760,	
+0.774805478125275120,	0.774837087142165700,	0.774868694221963690,	0.774900299364589930,	0.774931902569965360,	0.774963503838011050,	0.774995103168647950,	0.775026700561797680,	
+0.775058296017380190,	0.775089889535316880,	0.775121481115528810,	0.775153070757937050,	0.775184658462462650,	0.775216244229026570,	0.775247828057550550,	0.775279409947954300,	
+0.775310989900159450,	0.775342567914087290,	0.775374143989658650,	0.775405718126794600,	0.775437290325416310,	0.775468860585444730,	0.775500428906801600,	0.775531995289406860,	
+0.775563559733182140,	0.775595122238048500,	0.775626682803926990,	0.775658241430738920,	0.775689798118405100,	0.775721352866846850,	0.775752905675985760,	0.775784456545741910,	
+0.775816005476036800,	0.775847552466791820,	0.775879097517927830,	0.775910640629366210,	0.775942181801027920,	0.775973721032834800,	0.776005258324706680,	0.776036793676565530,	
+0.776068327088332400,	0.776099858559928360,	0.776131388091274800,	0.776162915682292680,	0.776194441332903270,	0.776225965043028320,	0.776257486812587880,	0.776289006641503800,	
+0.776320524529697130,	0.776352040477089280,	0.776383554483601190,	0.776415066549154260,	0.776446576673670230,	0.776478084857069150,	0.776509591099272870,	0.776541095400202660,	
+0.776572597759779710,	0.776604098177925310,	0.776635596654560610,	0.776667093189606920,	0.776698587782986060,	0.776730080434618110,	0.776761571144425010,	0.776793059912327940,	
+0.776824546738248300,	0.776856031622107260,	0.776887514563826100,	0.776918995563326220,	0.776950474620529350,	0.776981951735355780,	0.777013426907727340,	0.777044900137565330,	
+0.777076371424791020,	0.777107840769325820,	0.777139308171091000,	0.777170773630008530,	0.777202237145998450,	0.777233698718982850,	0.777265158348883100,	0.777296616035620280,	
+0.777328071779116000,	0.777359525579291550,	0.777390977436068330,	0.777422427349368170,	0.777453875319111360,	0.777485321345219860,	0.777516765427615050,	0.777548207566218340,	
+0.777579647760951230,	0.777611086011734900,	0.777642522318490850,	0.777673956681141030,	0.777705389099605740,	0.777736819573807030,	0.777768248103666290,	0.777799674689104940,	
+0.777831099330044350,	0.777862522026406040,	0.777893942778111970,	0.777925361585082520,	0.777956778447239650,	0.777988193364504750,	0.778019606336799450,	0.778051017364045140,	
+0.778082426446163320,	0.778113833583075400,	0.778145238774703430,	0.778176642020967810,	0.778208043321790610,	0.778239442677093220,	0.778270840086797260,	0.778302235550824230,	
+0.778333629069095640,	0.778365020641533460,	0.778396410268058280,	0.778427797948591960,	0.778459183683056220,	0.778490567471372460,	0.778521949313462410,	0.778553329209247360,	
+0.778584707158649030,	0.778616083161589480,	0.778647457217989110,	0.778678829327770220,	0.778710199490854180,	0.778741567707162630,	0.778772933976617180,	0.778804298299139440,	
+0.778835660674650930,	0.778867021103073820,	0.778898379584328500,	0.778929736118337380,	0.778961090705021840,	0.778992443344303620,	0.779023794036104220,	0.779055142780345380,	
+0.779086489576949370,	0.779117834425836380,	0.779149177326928900,	0.779180518280148450,	0.779211857285416750,	0.779243194342655320,	0.779274529451785990,	0.779305862612730270,	
+0.779337193825410450,	0.779368523089747130,	0.779399850405662510,	0.779431175773078300,	0.779462499191916010,	0.779493820662097600,	0.779525140183544570,	0.779556457756179320,	
+0.779587773379922360,	0.779619087054695850,	0.779650398780421750,	0.779681708557021570,	0.779713016384417150,	0.779744322262530210,	0.779775626191282490,	0.779806928170596160,	
+0.779838228200392060,	0.779869526280592360,	0.779900822411118800,	0.779932116591893210,	0.779963408822837320,	0.779994699103872980,	0.780025987434921800,	0.780057273815906280,	
+0.780088558246746940,	0.780119840727366290,	0.780151121257685930,	0.780182399837627830,	0.780213676467113700,	0.780244951146065510,	0.780276223874405320,	0.780307494652054180,	
+0.780338763478934160,	0.780370030354967330,	0.780401295280075400,	0.780432558254180230,	0.780463819277203650,	0.780495078349067510,	0.780526335469694190,	0.780557590639004540,	
+0.780588843856920960,	0.780620095123365170,	0.780651344438259230,	0.780682591801524880,	0.780713837213084070,	0.780745080672858640,	0.780776322180771090,	0.780807561736742150,	
+0.780838799340694330,	0.780870034992549480,	0.780901268692229640,	0.780932500439656560,	0.780963730234752180,	0.780994958077439130,	0.781026183967638010,	0.781057407905271560,	
+0.781088629890261510,	0.781119849922529920,	0.781151068001998630,	0.781182284128589810,	0.781213498302225200,	0.781244710522827400,	0.781275920790317270,	0.781307129104617300,	
+0.781338335465649570,	0.781369539873335910,	0.781400742327598490,	0.781431942828359260,	0.781463141375540630,	0.781494337969063650,	0.781525532608850830,	0.781556725294824120,	
+0.781587916026905580,	0.781619104805017280,	0.781650291629081280,	0.781681476499019530,	0.781712659414754540,	0.781743840376207480,	0.781775019383300740,	0.781806196435956500,	
+0.781837371534096710,	0.781868544677643550,	0.781899715866518960,	0.781930885100645230,	0.781962052379944650,	0.781993217704338490,	0.782024381073749280,	0.782055542488099160,	
+0.782086701947310110,	0.782117859451304300,	0.782149015000003890,	0.782180168593331500,	0.782211320231208100,	0.782242469913556390,	0.782273617640298570,	0.782304763411356690,	
+0.782335907226652800,	0.782367049086109210,	0.782398188989648080,	0.782429326937191920,	0.782460462928662000,	0.782491596963980740,	0.782522729043070630,	0.782553859165853630,	
+0.782584987332252120,	0.782616113542187960,	0.782647237795583650,	0.782678360092361690,	0.782709480432443370,	0.782740598815751310,	0.782771715242207790,	0.782802829711734980,	
+0.782833942224255060,	0.782865052779690210,	0.782896161377963360,	0.782927268018995590,	0.782958372702709630,	0.782989475429027750,	0.783020576197872130,	0.783051675009165060,	
+0.783082771862828820,	0.783113866758785690,	0.783144959696958410,	0.783176050677268250,	0.783207139699637840,	0.783238226763989690,	0.783269311870245950,	0.783300395018328930,	
+0.783331476208160900,	0.783362555439664710,	0.783393632712761630,	0.783424708027374410,	0.783455781383425530,	0.783486852780837070,	0.783517922219531540,	0.783548989699431210,	
+0.783580055220458370,	0.783611118782535980,	0.783642180385585200,	0.783673240029528980,	0.783704297714289730,	0.783735353439789730,	0.783766407205951250,	0.783797459012696820,	
+0.783828508859948700,	0.783859556747629860,	0.783890602675661690,	0.783921646643966910,	0.783952688652468030,	0.783983728701087460,	0.784014766789747460,	0.784045802918370670,	
+0.784076837086879920,	0.784107869295196380,	0.784138899543243340,	0.784169927830942970,	0.784200954158217780,	0.784231978524990270,	0.784263000931182730,	0.784294021376717780,	
+0.784325039861518250,	0.784356056385505540,	0.784387070948602720,	0.784418083550732280,	0.784449094191816520,	0.784480102871778160,	0.784511109590539490,	0.784542114348023010,	
+0.784573117144151900,	0.784604117978847330,	0.784635116852032470,	0.784666113763629820,	0.784697108713561910,	0.784728101701751330,	0.784759092728120390,	0.784790081792592240,	
+0.784821068895088400,	0.784852054035531820,	0.784883037213845220,	0.784914018429950900,	0.784944997683771570,	0.784975974975229860,	0.785006950304248050,	0.785037923670749540,	
+0.785068895074655600,	0.785099864515889420,	0.785130831994373610,	0.785161797510030680,	0.785192761062783350,	0.785223722652554020,	0.785254682279265980,	0.785285639942840620,	
+0.785316595643201330,	0.785347549380270400,	0.785378501153970570,	0.785409450964224540,	0.785440398810954950,	0.785471344694084310,	0.785502288613535880,	0.785533230569231080,	
+0.785564170561093290,	0.785595108589045130,	0.785626044653009110,	0.785656978752907960,	0.785687910888664410,	0.785718841060201070,	0.785749769267441220,	0.785780695510306380,	
+0.785811619788719720,	0.785842542102604070,	0.785873462451882050,	0.785904380836476400,	0.785935297256309840,	0.785966211711305540,	0.785997124201385120,	0.786028034726471980,	
+0.786058943286488620,	0.786089849881357990,	0.786120754511002830,	0.786151657175345630,	0.786182557874309350,	0.786213456607817160,	0.786244353375790910,	0.786275248178153750,	
+0.786306141014828320,	0.786337031885737670,	0.786367920790804420,	0.786398807729951410,	0.786429692703101260,	0.786460575710177580,	0.786491456751101770,	0.786522335825797450,	
+0.786553212934187230,	0.786584088076193950,	0.786614961251740460,	0.786645832460749590,	0.786676701703144630,	0.786707568978847420,	0.786738434287781230,	0.786769297629869020,	
+0.786800159005033640,	0.786831018413197690,	0.786861875854284350,	0.786892731328216240,	0.786923584834916870,	0.786954436374307950,	0.786985285946313010,	0.787016133550854760,	
+0.787046979187856270,	0.787077822857240260,	0.787108664558929690,	0.787139504292848070,	0.787170342058917120,	0.787201177857060340,	0.787232011687200580,	0.787262843549260790,	
+0.787293673443163920,	0.787324501368832810,	0.787355327326190510,	0.787386151315160430,	0.787416973335664410,	0.787447793387625940,	0.787478611470967980,	0.787509427585613490,	
+0.787540241731485510,	0.787571053908506900,	0.787601864116600600,	0.787632672355690230,	0.787663478625697520,	0.787694282926546310,	0.787725085258159210,	0.787755885620459510,	
+0.787786684013370040,	0.787817480436813990,	0.787848274890714630,	0.787879067374994020,	0.787909857889575900,	0.787940646434383000,	0.787971433009338580,	0.788002217614365510,	
+0.788033000249386940,	0.788063780914325830,	0.788094559609105790,	0.788125336333648900,	0.788156111087878640,	0.788186883871717980,	0.788217654685090310,	0.788248423527918350,	
+0.788279190400125400,	0.788309955301634950,	0.788340718232369180,	0.788371479192251590,	0.788402238181205250,	0.788432995199153330,	0.788463750246018890,	0.788494503321725100,	
+0.788525254426195030,	0.788556003559352400,	0.788586750721119280,	0.788617495911419280,	0.788648239130175450,	0.788678980377310990,	0.788709719652749160,	0.788740456956413040,	
+0.788771192288225790,	0.788801925648111020,	0.788832657035990930,	0.788863386451789220,	0.788894113895429070,	0.788924839366833550,	0.788955562865925940,	0.788986284392629520,	
+0.789017003946867910,	0.789047721528563170,	0.789078437137639140,	0.789109150774019110,	0.789139862437626130,	0.789170572128383490,	0.789201279846214470,	0.789231985591042130,	
+0.789262689362790540,	0.789293391161381530,	0.789324090986739170,	0.789354788838786510,	0.789385484717446850,	0.789416178622643570,	0.789446870554299740,	0.789477560512338860,	
+0.789508248496684550,	0.789538934507259090,	0.789569618543986220,	0.789600300606789430,	0.789630980695591790,	0.789661658810316690,	0.789692334950887530,	0.789723009117228040,	
+0.789753681309260490,	0.789784351526908730,	0.789815019770096050,	0.789845686038745830,	0.789876350332781470,	0.789907012652126150,	0.789937672996703370,	0.789968331366436960,	
+0.789998987761249110,	0.790029642181063750,	0.790060294625804400,	0.790090945095394240,	0.790121593589756750,	0.790152240108815240,	0.790182884652493760,	0.790213527220714470,	
+0.790244167813401340,	0.790274806430477870,	0.790305443071867230,	0.790336077737493150,	0.790366710427278800,	0.790397341141147680,	0.790427969879023750,	0.790458596640829290,	
+0.790489221426488480,	0.790519844235924470,	0.790550465069060900,	0.790581083925821270,	0.790611700806128860,	0.790642315709907170,	0.790672928637080160,	0.790703539587570450,	
+0.790734148561301750,	0.790764755558197810,	0.790795360578181890,	0.790825963621177630,	0.790856564687108410,	0.790887163775898290,	0.790917760887469790,	0.790948356021746850,	
+0.790978949178653080,	0.791009540358111880,	0.791040129560046880,	0.791070716784381460,	0.791101302031039340,	0.791131885299944490,	0.791162466591019410,	0.791193045904188040,	
+0.791223623239374120,	0.791254198596501150,	0.791284771975492740,	0.791315343376272410,	0.791345912798763650,	0.791376480242890650,	0.791407045708575900,	0.791437609195743570,	
+0.791468170704317190,	0.791498730234220460,	0.791529287785376790,	0.791559843357710010,	0.791590396951144080,	0.791620948565601610,	0.791651498201006890,	0.791682045857283300,	
+0.791712591534354690,	0.791743135232144570,	0.791773676950576540,	0.791804216689574350,	0.791834754449062260,	0.791865290228962570,	0.791895824029199780,	0.791926355849697390,	
+0.791956885690379140,	0.791987413551168640,	0.792017939431989610,	0.792048463332766350,	0.792078985253421350,	0.792109505193878790,	0.792140023154062510,	0.792170539133896230,	
+0.792201053133303580,	0.792231565152208270,	0.792262075190534150,	0.792292583248205280,	0.792323089325144390,	0.792353593421275870,	0.792384095536523340,	0.792414595670810520,	
+0.792445093824061250,	0.792475589996199270,	0.792506084187148300,	0.792536576396832610,	0.792567066625174950,	0.792597554872099600,	0.792628041137530490,	0.792658525421391150,	
+0.792689007723605620,	0.792719488044097420,	0.792749966382791160,	0.792780442739609460,	0.792810917114476490,	0.792841389507316420,	0.792871859918052760,	0.792902328346609450,	
+0.792932794792910340,	0.792963259256879270,	0.792993721738440630,	0.793024182237517030,	0.793054640754033090,	0.793085097287912430,	0.793115551839079110,	0.793146004407456860,	
+0.793176454992969630,	0.793206903595541360,	0.793237350215096230,	0.793267794851557180,	0.793298237504848740,	0.793328678174894610,	0.793359116861618860,	0.793389553564945340,	
+0.793419988284797870,	0.793450421021100970,	0.793480851773777470,	0.793511280542751880,	0.793541707327948150,	0.793572132129290010,	0.793602554946701620,	0.793632975780106830,	
+0.793663394629429590,	0.793693811494594500,	0.793724226375524200,	0.793754639272143400,	0.793785050184376060,	0.793815459112146020,	0.793845866055377320,	0.793876271013993940,	
+0.793906673987920470,	0.793937074977079770,	0.793967473981396440,	0.793997871000794330,	0.794028266035197610,	0.794058659084530220,	0.794089050148716110,	0.794119439227679360,	
+0.794149826321344680,	0.794180211429634800,	0.794210594552474450,	0.794240975689787580,	0.794271354841498240,	0.794301732007530630,	0.794332107187808560,	0.794362480382256320,	
+0.794392851590798310,	0.794423220813357700,	0.794453588049858990,	0.794483953300226360,	0.794514316564383870,	0.794544677842255580,	0.794575037133765540,	0.794605394438838490,	
+0.794635749757397480,	0.794666103089366920,	0.794696454434671300,	0.794726803793234460,	0.794757151164980580,	0.794787496549833830,	0.794817839947718370,	0.794848181358558840,	
+0.794878520782278280,	0.794908858218801420,	0.794939193668052440,	0.794969527129955500,	0.794999858604434670,	0.795030188091414350,	0.795060515590818360,	0.795090841102571780,	
+0.795121164626597430,	0.795151486162820280,	0.795181805711164370,	0.795212123271553880,	0.795242438843913210,	0.795272752428166420,	0.795303064024238230,	0.795333373632051810,	
+0.795363681251532010,	0.795393986882602990,	0.795424290525189040,	0.795454592179214330,	0.795484891844603140,	0.795515189521279750,	0.795545485209168900,	0.795575778908193860,	
+0.795606070618279260,	0.795636360339349590,	0.795666648071328920,	0.795696933814141750,	0.795727217567712140,	0.795757499331965050,	0.795787779106823740,	0.795818056892212860,	
+0.795848332688056990,	0.795878606494280110,	0.795908878310806810,	0.795939148137561390,	0.795969415974468020,	0.795999681821451640,	0.796029945678435550,	0.796060207545344570,	
+0.796090467422103100,	0.796120725308635420,	0.796150981204865940,	0.796181235110719030,	0.796211487026118990,	0.796241736950990760,	0.796271984885257740,	0.796302230828844660,	
+0.796332474781676130,	0.796362716743676310,	0.796392956714769730,	0.796423194694880760,	0.796453430683934260,	0.796483664681853720,	0.796513896688564090,	0.796544126703989660,	
+0.796574354728054820,	0.796604580760684190,	0.796634804801802150,	0.796665026851333000,	0.796695246909201900,	0.796725464975332030,	0.796755681049648670,	0.796785895132075980,	
+0.796816107222538590,	0.796846317320960900,	0.796876525427267390,	0.796906731541382700,	0.796936935663231650,	0.796967137792737650,	0.796997337929825860,	0.797027536074420780,	
+0.797057732226446820,	0.797087926385828480,	0.797118118552490370,	0.797148308726357560,	0.797178496907353320,	0.797208683095402940,	0.797238867290430810,	0.797269049492361550,	
+0.797299229701119660,	0.797329407916629650,	0.797359584138816140,	0.797389758367604170,	0.797419930602917380,	0.797450100844680600,	0.797480269092818660,	0.797510435347256070,	
+0.797540599607917340,	0.797570761874727200,	0.797600922147610580,	0.797631080426491220,	0.797661236711294070,	0.797691391001943860,	0.797721543298365200,	0.797751693600482700,	
+0.797781841908220880,	0.797811988221504450,	0.797842132540258710,	0.797872274864407040,	0.797902415193874610,	0.797932553528586270,	0.797962689868466410,	0.797992824213439980,	
+0.798022956563431360,	0.798053086918365410,	0.798083215278167280,	0.798113341642760600,	0.798143466012070530,	0.798173588386021820,	0.798203708764539050,	0.798233827147547090,	
+0.798263943534970540,	0.798294057926734690,	0.798324170322763150,	0.798354280722981200,	0.798384389127313470,	0.798414495535684890,	0.798444599948019970,	0.798474702364243560,	
+0.798504802784280490,	0.798534901208055810,	0.798564997635493490,	0.798595092066518570,	0.798625184501055910,	0.798655274939030320,	0.798685363380366550,	0.798715449824989430,	
+0.798745534272824130,	0.798775616723794490,	0.798805697177825790,	0.798835775634842870,	0.798865852094770570,	0.798895926557533500,	0.798925999023056720,	0.798956069491264960,	
+0.798986137962083510,	0.799016204435436190,	0.799046268911248300,	0.799076331389444890,	0.799106391869950580,	0.799136450352690210,	0.799166506837588830,	0.799196561324571060,	
+0.799226613813562530,	0.799256664304486830,	0.799286712797269590,	0.799316759291835540,	0.799346803788109520,	0.799376846286016460,	0.799406886785481440,	0.799436925286429620,	
+0.799466961788785070,	0.799496996292472950,	0.799527028797418440,	0.799557059303546370,	0.799587087810781580,	0.799617114319049140,	0.799647138828273870,	0.799677161338381290,	
+0.799707181849295350,	0.799737200360941420,	0.799767216873244480,	0.799797231386129460,	0.799827243899521310,	0.799857254413345210,	0.799887262927525880,	0.799917269441988930,	
+0.799947273956658320,	0.799977276471459440,	0.800007276986317350,	0.800037275501157220,	0.800067272015903770,	0.800097266530482190,	0.800127259044817960,	0.800157249558835160,	
+0.800187238072459060,	0.800217224585614950,	0.800247209098227770,	0.800277191610222590,	0.800307172121524470,	0.800337150632058240,	0.800367127141749850,	0.800397101650523020,	
+0.800427074158303500,	0.800457044665016220,	0.800487013170586350,	0.800516979674939070,	0.800546944177999210,	0.800576906679692500,	0.800606867179943120,	0.800636825678676440,	
+0.800666782175817770,	0.800696736671292040,	0.800726689165024650,	0.800756639656940440,	0.800786588146964570,	0.800816534635022890,	0.800846479121039230,	0.800876421604939440,	
+0.800906362086648560,	0.800936300566091770,	0.800966237043194250,	0.800996171517881160,	0.801026103990077680,	0.801056034459709410,	0.801085962926700420,	0.801115889390976670,	
+0.801145813852463200,	0.801175736311085070,	0.801205656766767690,	0.801235575219436220,	0.801265491669016280,	0.801295406115432040,	0.801325318558609330,	0.801355228998473330,	
+0.801385137434949210,	0.801415043867962360,	0.801444948297437840,	0.801474850723300940,	0.801504751145477370,	0.801534649563891530,	0.801564545978468930,	0.801594440389135080,	
+0.801624332795815020,	0.801654223198434270,	0.801684111596917880,	0.801713997991191140,	0.801743882381180110,	0.801773764766808730,	0.801803645148002950,	0.801833523524688060,	
+0.801863399896789340,	0.801893274264232180,	0.801923146626941750,	0.801953016984844000,	0.801982885337863220,	0.802012751685925230,	0.802042616028955440,	0.802072478366878890,	
+0.802102338699621330,	0.802132197027107920,	0.802162053349263940,	0.802191907666015340,	0.802221759977286510,	0.802251610283003290,	0.802281458583090970,	0.802311304877475040,	
+0.802341149166080900,	0.802370991448833840,	0.802400831725659790,	0.802430669996483160,	0.802460506261229890,	0.802490340519825260,	0.802520172772194900,	0.802550003018264070,	
+0.802579831257958180,	0.802609657491202830,	0.802639481717923760,	0.802669303938045480,	0.802699124151493910,	0.802728942358194590,	0.802758758558072880,	0.802788572751054310,	
+0.802818384937064260,	0.802848195116028340,	0.802878003287872400,	0.802907809452520830,	0.802937613609899900,	0.802967415759934800,	0.802997215902551240,	0.803027014037674620,	
+0.803056810165230450,	0.803086604285144890,	0.803116396397342220,	0.803146186501748520,	0.803175974598289380,	0.803205760686890200,	0.803235544767476830,	0.803265326839974430,	
+0.803295106904308830,	0.803324884960405880,	0.803354661008190310,	0.803384435047587940,	0.803414207078524620,	0.803443977100925630,	0.803473745114716810,	0.803503511119823650,	
+0.803533275116171670,	0.803563037103687040,	0.803592797082294250,	0.803622555051919480,	0.803652311012488350,	0.803682064963926470,	0.803711816906159450,	0.803741566839112800,	
+0.803771314762712800,	0.803801060676883950,	0.803830804581552540,	0.803860546476644070,	0.803890286362084150,	0.803920024237798620,	0.803949760103713000,	0.803979493959752990,	
+0.804009225805844770,	0.804038955641912860,	0.804068683467883740,	0.804098409283682810,	0.804128133089235810,	0.804157854884468560,	0.804187574669306680,	0.804217292443676350,	
+0.804247008207502280,	0.804276721960710650,	0.804306433703227300,	0.804336143434977830,	0.804365851155887880,	0.804395556865883490,	0.804425260564890050,	0.804454962252834080,	
+0.804484661929640190,	0.804514359595234650,	0.804544055249543090,	0.804573748892491560,	0.804603440524005560,	0.804633130144010940,	0.804662817752433530,	0.804692503349199620,	
+0.804722186934233920,	0.804751868507462720,	0.804781548068811860,	0.804811225618207170,	0.804840901155574380,	0.804870574680839330,	0.804900246193928410,	0.804929915694766350,	
+0.804959583183279430,	0.804989248659393590,	0.805018912123034670,	0.805048573574128400,	0.805078233012600840,	0.805107890438377490,	0.805137545851385080,	0.805167199251548230,	
+0.805196850638793430,	0.805226500013046410,	0.805256147374233230,	0.805285792722279630,	0.805315436057111640,	0.805345077378654910,	0.805374716686836130,	0.805404353981580060,	
+0.805433989262812950,	0.805463622530461000,	0.805493253784449910,	0.805522883024705760,	0.805552510251154370,	0.805582135463722260,	0.805611758662334250,	0.805641379846916860,	
+0.805670999017396030,	0.805700616173697700,	0.805730231315747720,	0.805759844443472260,	0.805789455556797260,	0.805819064655649010,	0.805848671739952670,	0.805878276809634640,	
+0.805907879864620870,	0.805937480904837410,	0.805967079930210330,	0.805996676940665460,	0.806026271936129410,	0.806055864916527250,	0.806085455881785370,	0.806115044831829830,	
+0.806144631766586680,	0.806174216685981990,	0.806203799589941710,	0.806233380478391990,	0.806262959351259360,	0.806292536208468750,	0.806322111049946780,	0.806351683875619510,	
+0.806381254685413110,	0.806410823479253640,	0.806440390257066930,	0.806469955018779380,	0.806499517764317500,	0.806529078493606110,	0.806558637206572170,	0.806588193903141630,	
+0.806617748583240530,	0.806647301246795180,	0.806676851893731510,	0.806706400523976240,	0.806735947137454450,	0.806765491734092730,	0.806795034313817380,	0.806824574876554350,	
+0.806854113422230010,	0.806883649950770220,	0.806913184462101470,	0.806942716956150160,	0.806972247432841570,	0.807001775892102420,	0.807031302333858780,	0.807060826758036810,	
+0.807090349164562900,	0.807119869553363120,	0.807149387924364080,	0.807178904277491170,	0.807208418612670900,	0.807237930929829650,	0.807267441228893490,	0.807296949509788810,	
+0.807326455772441660,	0.807355960016778450,	0.807385462242725890,	0.807414962450209160,	0.807444460639154980,	0.807473956809489630,	0.807503450961139400,	0.807532943094030560,	
+0.807562433208089290,	0.807591921303241980,	0.807621407379415460,	0.807650891436534900,	0.807680373474527040,	0.807709853493318250,	0.807739331492834830,	0.807768807473003060,	
+0.807798281433749320,	0.807827753375000350,	0.807857223296681530,	0.807886691198719700,	0.807916157081041030,	0.807945620943572030,	0.807975082786238970,	0.808004542608968150,	
+0.808034000411686050,	0.808063456194319410,	0.808092909956793730,	0.808122361699035620,	0.808151811420971700,	0.808181259122528140,	0.808210704803631550,	0.808240148464208110,	
+0.808269590104184420,	0.808299029723487220,	0.808328467322041890,	0.808357902899775380,	0.808387336456614200,	0.808416767992484630,	0.808446197507313170,	0.808475625001026100,	
+0.808505050473550590,	0.808534473924811930,	0.808563895354737050,	0.808593314763252470,	0.808622732150284570,	0.808652147515759870,	0.808681560859604850,	0.808710972181745810,	
+0.808740381482109920,	0.808769788760622550,	0.808799194017210790,	0.808828597251800900,	0.808857998464319610,	0.808887397654693310,	0.808916794822848510,	0.808946189968712260,	
+0.808975583092209960,	0.809004974193268780,	0.809034363271815100,	0.809063750327775550,	0.809093135361076520,	0.809122518371644730,	0.809151899359406680,	0.809181278324289430,	
+0.809210655266218380,	0.809240030185120700,	0.809269403080922990,	0.809298773953551760,	0.809328142802933530,	0.809357509628995000,	0.809386874431662800,	0.809416237210863750,	
+0.809445597966523710,	0.809474956698569610,	0.809504313406928190,	0.809533668091525940,	0.809563020752289480,	0.809592371389145530,	0.809621720002021150,	0.809651066590841960,	
+0.809680411155535130,	0.809709753696027160,	0.809739094212244880,	0.809768432704114920,	0.809797769171563870,	0.809827103614518260,	0.809856436032905580,	0.809885766426651220,	
+0.809915094795682470,	0.809944421139925930,	0.809973745459308340,	0.810003067753756410,	0.810032388023196770,	0.810061706267556250,	0.810091022486761900,	0.810120336680739570,	
+0.810149648849416320,	0.810178958992718970,	0.810208267110574140,	0.810237573202908790,	0.810266877269649410,	0.810296179310723400,	0.810325479326056360,	0.810354777315575700,	
+0.810384073279208030,	0.810413367216880290,	0.810442659128519090,	0.810471949014051170,	0.810501236873403360,	0.810530522706503050,	0.810559806513275970,	0.810589088293649280,	
+0.810618368047549830,	0.810647645774904560,	0.810676921475640190,	0.810706195149683450,	0.810735466796961730,	0.810764736417400880,	0.810794004010928160,	0.810823269577470420,	
+0.810852533116954490,	0.810881794629307320,	0.810911054114455520,	0.810940311572326160,	0.810969567002846610,	0.810998820405942510,	0.811028071781541460,	0.811057321129570190,	
+0.811086568449955530,	0.811115813742624650,	0.811145057007504060,	0.811174298244520920,	0.811203537453602520,	0.811232774634674690,	0.811262009787664940,	0.811291242912500320,	
+0.811320474009107450,	0.811349703077413390,	0.811378930117345190,	0.811408155128830020,	0.811437378111794060,	0.811466599066164700,	0.811495817991868760,	0.811525034888833210,	
+0.811554249756985200,	0.811583462596251470,	0.811612673406559180,	0.811641882187835620,	0.811671088940006950,	0.811700293663000450,	0.811729496356743300,	0.811758697021162320,	
+0.811787895656184700,	0.811817092261737260,	0.811846286837747180,	0.811875479384141840,	0.811904669900847310,	0.811933858387791090,	0.811963044844900230,	0.811992229272101680,	
+0.812021411669322620,	0.812050592036489990,	0.812079770373531520,	0.812108946680373030,	0.812138120956942160,	0.812167293203166050,	0.812196463418971560,	0.812225631604286070,	
+0.812254797759036420,	0.812283961883149770,	0.812313123976553750,	0.812342284039174410,	0.812371442070939360,	0.812400598071775780,	0.812429752041610610,	0.812458903980371130,	
+0.812488053887984290,	0.812517201764377920,	0.812546347609477970,	0.812575491423212170,	0.812604633205507690,	0.812633772956291580,	0.812662910675491010,	0.812692046363033270,	
+0.812721180018845300,	0.812750311642854940,	0.812779441234988350,	0.812808568795173050,	0.812837694323336410,	0.812866817819405510,	0.812895939283307500,	0.812925058714969670,	
+0.812954176114319300,	0.812983291481283900,	0.813012404815789740,	0.813041516117764650,	0.813070625387135700,	0.813099732623830170,	0.813128837827775450,	0.813157940998898490,	
+0.813187042137127230,	0.813216141242387950,	0.813245238314608150,	0.813274333353715350,	0.813303426359636710,	0.813332517332299500,	0.813361606271631010,	0.813390693177558520,	
+0.813419778050009760,	0.813448860888911000,	0.813477941694190190,	0.813507020465774500,	0.813536097203591210,	0.813565171907567720,	0.813594244577631300,	0.813623315213709230,	
+0.813652383815729460,	0.813681450383618170,	0.813710514917303280,	0.813739577416712100,	0.813768637881771890,	0.813797696312410170,	0.813826752708554200,	0.813855807070131940,	
+0.813884859397069560,	0.813913909689295000,	0.813942957946735660,	0.813972004169319030,	0.814001048356972290,	0.814030090509623050,	0.814059130627198480,	0.814088168709626640,	
+0.814117204756833800,	0.814146238768748030,	0.814175270745296610,	0.814204300686407030,	0.814233328592006700,	0.814262354462023110,	0.814291378296384090,	0.814320400095016050,	
+0.814349419857847150,	0.814378437584804550,	0.814407453275815870,	0.814436466930808620,	0.814465478549710300,	0.814494488132448180,	0.814523495678950330,	0.814552501189143240,	
+0.814581504662954870,	0.814610506100312830,	0.814639505501144500,	0.814668502865377290,	0.814697498192938910,	0.814726491483756870,	0.814755482737759000,	0.814784471954871910,	
+0.814813459135023680,	0.814842444278141790,	0.814871427384153860,	0.814900408452987280,	0.814929387484569670,	0.814958364478829190,	0.814987339435692240,	0.815016312355086870,	
+0.815045283236940810,	0.815074252081181560,	0.815103218887736620,	0.815132183656533620,	0.815161146387500150,	0.815190107080564390,	0.815219065735652840,	0.815248022352693560,	
+0.815276976931614270,	0.815305929472342590,	0.815334879974806030,	0.815363828438932290,	0.815392774864649450,	0.815421719251884220,	0.815450661600564670,	0.815479601910618520,	
+0.815508540181973270,	0.815537476414556650,	0.815566410608296490,	0.815595342763120180,	0.815624272878956110,	0.815653200955730790,	0.815682126993372390,	0.815711050991808740,	
+0.815739972950967560,	0.815768892870776360,	0.815797810751162870,	0.815826726592054910,	0.815855640393380650,	0.815884552155066830,	0.815913461877041610,	0.815942369559232720,	
+0.815971275201567870,	0.816000178803974800,	0.816029080366381330,	0.816057979888715760,	0.816086877370904570,	0.816115772812876280,	0.816144666214558610,	0.816173557575879170,	
+0.816202446896765910,	0.816231334177146440,	0.816260219416948710,	0.816289102616100990,	0.816317983774529910,	0.816346862892163850,	0.816375739968930760,	0.816404615004758250,	
+0.816433487999574160,	0.816462358953306320,	0.816491227865882680,	0.816520094737231420,	0.816548959567279460,	0.816577822355955110,	0.816606683103186180,	0.816635541808900520,	
+0.816664398473026080,	0.816693253095490570,	0.816722105676222500,	0.816750956215148590,	0.816779804712197350,	0.816808651167296510,	0.816837495580374110,	0.816866337951357990,	
+0.816895178280175990,	0.816924016566756060,	0.816952852811026590,	0.816981687012914510,	0.817010519172348130,	0.817039349289255480,	0.817068177363564520,	0.817097003395203080,	
+0.817125827384099110,	0.817154649330181120,	0.817183469233375930,	0.817212287093612160,	0.817241102910817640,	0.817269916684920330,	0.817298728415848270,	0.817327538103529430,	
+0.817356345747891620,	0.817385151348863470,	0.817413954906372030,	0.817442756420345700,	0.817471555890712410,	0.817500353317400230,	0.817529148700337220,	0.817557942039451310,	
+0.817586733334670580,	0.817615522585923520,	0.817644309793137070,	0.817673094956239850,	0.817701878075159930,	0.817730659149825350,	0.817759438180164170,	0.817788215166104230,	
+0.817816990107574360,	0.817845763004501510,	0.817874533856814300,	0.817903302664440670,	0.817932069427308780,	0.817960834145346700,	0.817989596818482600,	0.818018357446644530,	
+0.818047116029760990,	0.818075872567759270,	0.818104627060567750,	0.818133379508114710,	0.818162129910328220,	0.818190878267136430,	0.818219624578467420,	0.818248368844249340,	
+0.818277111064410920,	0.818305851238879110,	0.818334589367582740,	0.818363325450449870,	0.818392059487408670,	0.818420791478387310,	0.818449521423314060,	0.818478249322117430,	
+0.818506975174724700,	0.818535698981064490,	0.818564420741065170,	0.818593140454654590,	0.818621858121761360,	0.818650573742313310,	0.818679287316238960,	0.818707998843466900,	
+0.818736708323924200,	0.818765415757539810,	0.818794121144241880,	0.818822824483958710,	0.818851525776618460,	0.818880225022149300,	0.818908922220480170,	0.818937617371538140,	
+0.818966310475252150,	0.818995001531550360,	0.819023690540361060,	0.819052377501612640,	0.819081062415233150,	0.819109745281150990,	0.819138426099294990,	0.819167104869592540,	
+0.819195781591972150,	0.819224456266362420,	0.819253128892691530,	0.819281799470887860,	0.819310468000879590,	0.819339134482595210,	0.819367798915963560,	0.819396461300911820,	
+0.819425121637368910,	0.819453779925263250,	0.819482436164523100,	0.819511090355076850,	0.819539742496852910,	0.819568392589780200,	0.819597040633785910,	0.819625686628798980,	
+0.819654330574747900,	0.819682972471560970,	0.819711612319166670,	0.819740250117493300,	0.819768885866469230,	0.819797519566023540,	0.819826151216083490,	0.819854780816578140,	
+0.819883408367435780,	0.819912033868584910,	0.819940657319953910,	0.819969278721471300,	0.819997898073065560,	0.820026515374665530,	0.820055130626198720,	0.820083743827594080,	
+0.820112354978779990,	0.820140964079685180,	0.820169571130237810,	0.820198176130366610,	0.820226779080000410,	0.820255379979066830,	0.820283978827494710,	0.820312575625212760,	
+0.820341170372149260,	0.820369763068232840,	0.820398353713392090,	0.820426942307555420,	0.820455528850651870,	0.820484113342609070,	0.820512695783355840,	0.820541276172821020,	
+0.820569854510933010,	0.820598430797620290,	0.820627005032811500,	0.820655577216435670,	0.820684147348420430,	0.820712715428694840,	0.820741281457187500,	0.820769845433826920,	
+0.820798407358541700,	0.820826967231260470,	0.820855525051911840,	0.820884080820424860,	0.820912634536727250,	0.820941186200747960,	0.820969735812415720,	0.820998283371659250,	
+0.821026828878406940,	0.821055372332587630,	0.821083913734129920,	0.821112453082962880,	0.821140990379014220,	0.821169525622213130,	0.821198058812488090,	0.821226589949768050,	
+0.821255119033981410,	0.821283646065057100,	0.821312171042924090,	0.821340693967510190,	0.821369214838744480,	0.821397733656555770,	0.821426250420872810,	0.821454765131624190,	
+0.821483277788738640,	0.821511788392144780,	0.821540296941772110,	0.821568803437548120,	0.821597307879402110,	0.821625810267262890,	0.821654310601059200,	0.821682808880719650,	
+0.821711305106173070,	0.821739799277348190,	0.821768291394174400,	0.821796781456579310,	0.821825269464492300,	0.821853755417842110,	0.821882239316557570,	0.821910721160567400,	
+0.821939200949800440,	0.821967678684185970,	0.821996154363651810,	0.822024627988127250,	0.822053099557541130,	0.822081569071822280,	0.822110036530899420,	0.822138501934701500,	
+0.822166965283157470,	0.822195426576196380,	0.822223885813746280,	0.822252342995736460,	0.822280798122095760,	0.822309251192753000,	0.822337702207637240,	0.822366151166677220,	
+0.822394598069802200,	0.822423042916940240,	0.822451485708020740,	0.822479926442972520,	0.822508365121724430,	0.822536801744205400,	0.822565236310344390,	0.822593668820070350,	
+0.822622099273312650,	0.822650527669999130,	0.822678954010059300,	0.822707378293422000,	0.822735800520016380,	0.822764220689771290,	0.822792638802615550,	0.822821054858478230,	
+0.822849468857288820,	0.822877880798975280,	0.822906290683466880,	0.822934698510692900,	0.822963104280582060,	0.822991507993063530,	0.823019909648066260,	0.823048309245519640,	
+0.823076706785351830,	0.823105102267492230,	0.823133495691869780,	0.823161887058413640,	0.823190276367052890,	0.823218663617716340,	0.823247048810333170,	0.823275431944832880,	
+0.823303813021143420,	0.823332192039194500,	0.823360568998915190,	0.823388943900234320,	0.823417316743081160,	0.823445687527384670,	0.823474056253074460,	0.823502422920078690,	
+0.823530787528326760,	0.823559150077747940,	0.823587510568271170,	0.823615868999825640,	0.823644225372340500,	0.823672579685744810,	0.823700931939968070,	0.823729282134938570,	
+0.823757630270585790,	0.823785976346839030,	0.823814320363627340,	0.823842662320879770,	0.823871002218525610,	0.823899340056493900,	0.823927675834714270,	0.823956009553115100,	
+0.823984341211625780,	0.824012670810175710,	0.824040998348693930,	0.824069323827109620,	0.824097647245352060,	0.824125968603350860,	0.824154287901034180,	0.824182605138331860,	
+0.824210920315172960,	0.824239233431486750,	0.824267544487202520,	0.824295853482249430,	0.824324160416556650,	0.824352465290054020,	0.824380768102669690,	0.824409068854333520,	
+0.824437367544974650,	0.824465664174522270,	0.824493958742905870,	0.824522251250054410,	0.824550541695897480,	0.824578830080364590,	0.824607116403384130,	0.824635400664885940,	
+0.824663682864799190,	0.824691963003053250,	0.824720241079577420,	0.824748517094300970,	0.824776791047153850,	0.824805062938064100,	0.824833332766961690,	0.824861600533776000,	
+0.824889866238436300,	0.824918129880871990,	0.824946391461012340,	0.824974650978786640,	0.825002908434124830,	0.825031163826955290,	0.825059417157207760,	0.825087668424811850,	
+0.825115917629696600,	0.825144164771791640,	0.825172409851026250,	0.825200652867330350,	0.825228893820632250,	0.825257132710861980,	0.825285369537948840,	0.825313604301822320,	
+0.825341837002411820,	0.825370067639646710,	0.825398296213456390,	0.825426522723770820,	0.825454747170518480,	0.825482969553629210,	0.825511189873032620,	0.825539408128658000,	
+0.825567624320434850,	0.825595838448292650,	0.825624050512160810,	0.825652260511969490,	0.825680468447646860,	0.825708674319123090,	0.825736878126327680,	0.825765079869190120,	
+0.825793279547639810,	0.825821477161606250,	0.825849672711019500,	0.825877866195808160,	0.825906057615902080,	0.825934246971230860,	0.825962434261724110,	0.825990619487311120,	
+0.826018802647921710,	0.826046983743485290,	0.826075162773931890,	0.826103339739190030,	0.826131514639189880,	0.826159687473860930,	0.826187858243132790,	0.826216026946934860,	
+0.826244193585196960,	0.826272358157848610,	0.826300520664819850,	0.826328681106039300,	0.826356839481437010,	0.826384995790942710,	0.826413150034485790,	0.826441302211996080,	
+0.826469452323403080,	0.826497600368636950,	0.826525746347626320,	0.826553890260301350,	0.826582032106591650,	0.826610171886426940,	0.826638309599736720,	0.826666445246450720,	
+0.826694578826498550,	0.826722710339810480,	0.826750839786315250,	0.826778967165942790,	0.826807092478622940,	0.826835215724285310,	0.826863336902859740,	0.826891456014275830,	
+0.826919573058463750,	0.826947688035352120,	0.826975800944871440,	0.827003911786951210,	0.827032020561521140,	0.827060127268511080,	0.827088231907850640,	0.827116334479469640,	
+0.827144434983298370,	0.827172533419265440,	0.827200629787301240,	0.827228724087335500,	0.827256816319297820,	0.827284906483118140,	0.827312994578726310,	0.827341080606051830,	
+0.827369164565025290,	0.827397246455575220,	0.827425326277632100,	0.827453404031125660,	0.827481479715985730,	0.827509553332142040,	0.827537624879524540,	0.827565694358063380,	
+0.827593761767687620,	0.827621827108327320,	0.827649890379912550,	0.827677951582373010,	0.827706010715638540,	0.827734067779639090,	0.827762122774304500,	0.827790175699565140,	
+0.827818226555349760,	0.827846275341588830,	0.827874322058212210,	0.827902366705149830,	0.827930409282331530,	0.827958449789687130,	0.827986488227146710,	0.828014524594640420,	
+0.828042558892097440,	0.828070591119448030,	0.828098621276622150,	0.828126649363549740,	0.828154675380160630,	0.828182699326384890,	0.828210721202153000,	0.828238741007393700,	
+0.828266758742037480,	0.828294774406014400,	0.828322787999254520,	0.828350799521687550,	0.828378808973243560,	0.828406816353852600,	0.828434821663445060,	0.828462824901950000,	
+0.828490826069297910,	0.828518825165418750,	0.828546822190242450,	0.828574817143699180,	0.828602810025718780,	0.828630800836231860,	0.828658789575167590,	0.828686776242456240,	
+0.828714760838027860,	0.828742743361812750,	0.828770723813740730,	0.828798702193741850,	0.828826678501746180,	0.828854652737684440,	0.828882624901485450,	0.828910594993079950,	
+0.828938563012397990,	0.828966528959369510,	0.828994492833924790,	0.829022454635993890,	0.829050414365506750,	0.829078372022394210,	0.829106327606585090,	0.829134281118010240,	
+0.829162232556599710,	0.829190181922283550,	0.829218129214991940,	0.829246074434655030,	0.829274017581203340,	0.829301958654566240,	0.829329897654674130,	0.829357834581457400,	
+0.829385769434845990,	0.829413702214770180,	0.829441632921160130,	0.829469561553945910,	0.829497488113058350,	0.829525412598426600,	0.829553335009981300,	0.829581255347652700,	
+0.829609173611370880,	0.829637089801066210,	0.829665003916668750,	0.829692915958108790,	0.829720825925317150,	0.829748733818222780,	0.829776639636756630,	0.829804543380848970,	
+0.829832445050429860,	0.829860344645429680,	0.829888242165778610,	0.829916137611407480,	0.829944030982245450,	0.829971922278223360,	0.829999811499271490,	0.830027698645320000,	
+0.830055583716299390,	0.830083466712139730,	0.830111347632771500,	0.830139226478125320,	0.830167103248130590,	0.830194977942718020,	0.830222850561818100,	0.830250721105361130,	
+0.830278589573277270,	0.830306455965496900,	0.830334320281950980,	0.830362182522568660,	0.830390042687281000,	0.830417900776018070,	0.830445756788710580,	0.830473610725288580,	
+0.830501462585682580,	0.830529312369822970,	0.830557160077640470,	0.830585005709064570,	0.830612849264026230,	0.830640690742455830,	0.830668530144283660,	0.830696367469440090,	
+0.830724202717855630,	0.830752035889460670,	0.830779866984186150,	0.830807696001961470,	0.830835522942717450,	0.830863347806384710,	0.830891170592893640,	0.830918991302174610,	
+0.830946809934158040,	0.830974626488774960,	0.831002440965954880,	0.831030253365628640,	0.831058063687726830,	0.831085871932179750,	0.831113678098918120,	0.831141482187872200,	
+0.831169284198972620,	0.831197084132150320,	0.831224881987334800,	0.831252677764457100,	0.831280471463447750,	0.831308263084237110,	0.831336052626755920,	0.831363840090934560,	
+0.831391625476703530,	0.831419408783994010,	0.831447190012735480,	0.831474969162858900,	0.831502746234294990,	0.831530521226974130,	0.831558294140827050,	0.831586064975784130,	
+0.831613833731776660,	0.831641600408734030,	0.831669365006587390,	0.831697127525267370,	0.831724887964704560,	0.831752646324829480,	0.831780402605572840,	0.831808156806865150,	
+0.831835908928637570,	0.831863658970819820,	0.831891406933342740,	0.831919152816137260,	0.831946896619133900,	0.831974638342263260,	0.832002377985456070,	0.832030115548643370,	
+0.832057851031754890,	0.832085584434721800,	0.832113315757474830,	0.832141044999944460,	0.832168772162061530,	0.832196497243756660,	0.832224220244960570,	0.832251941165604410,	
+0.832279660005617820,	0.832307376764932160,	0.832335091443478060,	0.832362804041186230,	0.832390514557987400,	0.832418222993812300,	0.832445929348591520,	0.832473633622256570,	
+0.832501335814736950,	0.832529035925964060,	0.832556733955868490,	0.832584429904381080,	0.832612123771432680,	0.832639815556953990,	0.832667505260876180,	0.832695192883129100,	
+0.832722878423644120,	0.832750561882351860,	0.832778243259183260,	0.832805922554069040,	0.832833599766939940,	0.832861274897726990,	0.832888947946361260,	0.832916618912772690,	
+0.832944287796892450,	0.832971954598651590,	0.832999619317980830,	0.833027281954811130,	0.833054942509073080,	0.833082600980698200,	0.833110257369616410,	0.833137911675758900,	
+0.833165563899056600,	0.833193214039440360,	0.833220862096841210,	0.833248508071189780,	0.833276151962417110,	0.833303793770454600,	0.833331433495232090,	0.833359071136681060,	
+0.833386706694732250,	0.833414340169316700,	0.833441971560365370,	0.833469600867809080,	0.833497228091578670,	0.833524853231605740,	0.833552476287820250,	0.833580097260153590,	
+0.833607716148536570,	0.833635332952900380,	0.833662947673175840,	0.833690560309293890,	0.833718170861186050,	0.833745779328782240,	0.833773385712013980,	0.833800990010812320,	
+0.833828592225108190,	0.833856192354832550,	0.833883790399916450,	0.833911386360290830,	0.833938980235887310,	0.833966572026635710,	0.833994161732467880,	0.834021749353314520,	
+0.834049334889106710,	0.834076918339775710,	0.834104499705252360,	0.834132078985467820,	0.834159656180353480,	0.834187231289839510,	0.834214804313857530,	0.834242375252338460,	
+0.834269944105213490,	0.834297510872413770,	0.834325075553870140,	0.834352638149514330,	0.834380198659276480,	0.834407757083088120,	0.834435313420880290,	0.834462867672584260,	
+0.834490419838131100,	0.834517969917451750,	0.834545517910477600,	0.834573063817140140,	0.834600607637369430,	0.834628149371097310,	0.834655689018254710,	0.834683226578773030,	
+0.834710762052583210,	0.834738295439616420,	0.834765826739804480,	0.834793355953077460,	0.834820883079366970,	0.834848408118604390,	0.834875931070720670,	0.834903451935647300,	
+0.834930970713315120,	0.834958487403655640,	0.834986002006600340,	0.835013514522079610,	0.835041024950025080,	0.835068533290367900,	0.835096039543039460,	0.835123543707970930,	
+0.835151045785093580,	0.835178545774338590,	0.835206043675637670,	0.835233539488921210,	0.835261033214120820,	0.835288524851167890,	0.835316014399993700,	0.835343501860529410,	
+0.835370987232706420,	0.835398470516456440,	0.835425951711709750,	0.835453430818398290,	0.835480907836453120,	0.835508382765805750,	0.835535855606387430,	0.835563326358129470,	
+0.835590795020963120,	0.835618261594820330,	0.835645726079631390,	0.835673188475328230,	0.835700648781841910,	0.835728106999104160,	0.835755563127046020,	0.835783017165599000,	
+0.835810469114694480,	0.835837918974264180,	0.835865366744238720,	0.835892812424549710,	0.835920256015128760,	0.835947697515907140,	0.835975136926816240,	0.836002574247787570,	
+0.836030009478752940,	0.836057442619642770,	0.836084873670388970,	0.836112302630923070,	0.836139729501176430,	0.836167154281080350,	0.836194576970566430,	0.836221997569566060,	
+0.836249416078011290,	0.836276832495832290,	0.836304246822961340,	0.836331659059329820,	0.836359069204869020,	0.836386477259510650,	0.836413883223186110,	0.836441287095827210,	
+0.836468688877364700,	0.836496088567730500,	0.836523486166856010,	0.836550881674672840,	0.836578275091112490,	0.836605666416106340,	0.836633055649586120,	0.836660442791483770,	
+0.836687827841729790,	0.836715210800256240,	0.836742591666994720,	0.836769970441876620,	0.836797347124833670,	0.836824721715797250,	0.836852094214699080,	0.836879464621471230,	
+0.836906832936044180,	0.836934199158350100,	0.836961563288320390,	0.836988925325886870,	0.837016285270981040,	0.837043643123534520,	0.837070998883479240,	0.837098352550746160,	
+0.837125704125267100,	0.837153053606973780,	0.837180400995797820,	0.837207746291670940,	0.837235089494524630,	0.837262430604290510,	0.837289769620900960,	0.837317106544286370,	
+0.837344441374379130,	0.837371774111110740,	0.837399104754412930,	0.837426433304217290,	0.837453759760455550,	0.837481084123059550,	0.837508406391961220,	0.837535726567091410,	
+0.837563044648382270,	0.837590360635765530,	0.837617674529172910,	0.837644986328536120,	0.837672296033786900,	0.837699603644857290,	0.837726909161678250,	0.837754212584181920,	
+0.837781513912300160,	0.837808813145964560,	0.837836110285106850,	0.837863405329658970,	0.837890698279552540,	0.837917989134719820,	0.837945277895091660,	0.837972564560600320,	
+0.837999849131177530,	0.838027131606755130,	0.838054411987264940,	0.838081690272638680,	0.838108966462808750,	0.838136240557705860,	0.838163512557262400,	0.838190782461410100,	
+0.838218050270080890,	0.838245315983206510,	0.838272579600718880,	0.838299841122549850,	0.838327100548631580,	0.838354357878895120,	0.838381613113272860,	0.838408866251696530,	
+0.838436117294097950,	0.838463366240409070,	0.838490613090561940,	0.838517857844488070,	0.838545100502120170,	0.838572341063389070,	0.838599579528227060,	0.838626815896566070,	
+0.838654050168338050,	0.838681282343474940,	0.838708512421908580,	0.838735740403571460,	0.838762966288394530,	0.838790190076310060,	0.838817411767250220,	0.838844631361146840,	
+0.838871848857931870,	0.838899064257537350,	0.838926277559895020,	0.838953488764937580,	0.838980697872595990,	0.839007904882802520,	0.839035109795489340,	0.839062312610588390,	
+0.839089513328031720,	0.839116711947751170,	0.839143908469678900,	0.839171102893747410,	0.839198295219887540,	0.839225485448031990,	0.839252673578112730,	0.839279859610061800,	
+0.839307043543811250,	0.839334225379293030,	0.839361405116439750,	0.839388582755182470,	0.839415758295453670,	0.839442931737185650,	0.839470103080310110,	0.839497272324759460,	
+0.839524439470465510,	0.839551604517360550,	0.839578767465376960,	0.839605928314446140,	0.839633087064500350,	0.839660243715471880,	0.839687398267292770,	0.839714550719895200,	
+0.839741701073211330,	0.839768849327173550,	0.839795995481713240,	0.839823139536763020,	0.839850281492254820,	0.839877421348120930,	0.839904559104293510,	0.839931694760704730,	
+0.839958828317286740,	0.839985959773972060,	0.840013089130692060,	0.840040216387379360,	0.840067341543966120,	0.840094464600384390,	0.840121585556566690,	0.840148704412444940,	
+0.840175821167951420,	0.840202935823018750,	0.840230048377578420,	0.840257158831562820,	0.840284267184904450,	0.840311373437535370,	0.840338477589387840,	0.840365579640394160,	
+0.840392679590486910,	0.840419777439597620,	0.840446873187658760,	0.840473966834602740,	0.840501058380361820,	0.840528147824868290,	0.840555235168054420,	0.840582320409852370,	
+0.840609403550195090,	0.840636484589013740,	0.840663563526241160,	0.840690640361809740,	0.840717715095651740,	0.840744787727699450,	0.840771858257885140,	0.840798926686141650,	
+0.840825993012400460,	0.840853057236594200,	0.840880119358655250,	0.840907179378516110,	0.840934237296109060,	0.840961293111366250,	0.840988346824220300,	0.841015398434603930,	
+0.841042447942448650,	0.841069495347687270,	0.841096540650252080,	0.841123583850075570,	0.841150624947090030,	0.841177663941228060,	0.841204700832421830,	0.841231735620604380,	
+0.841258768305707120,	0.841285798887662860,	0.841312827366404110,	0.841339853741863370,	0.841366878013972920,	0.841393900182665360,	0.841420920247873520,	0.841447938209528790,	
+0.841474954067564340,	0.841501967821912440,	0.841528979472505600,	0.841555989019276420,	0.841582996462157170,	0.841610001801080480,	0.841637005035979160,	0.841664006166784940,	
+0.841691005193430760,	0.841718002115849020,	0.841744996933972200,	0.841771989647732920,	0.841798980257063680,	0.841825968761897080,	0.841852955162165960,	0.841879939457801930,	
+0.841906921648738150,	0.841933901734906900,	0.841960879716241010,	0.841987855592672970,	0.842014829364135190,	0.842041801030560920,	0.842068770591881570,	0.842095738048030400,	
+0.842122703398939800,	0.842149666644542490,	0.842176627784770980,	0.842203586819557870,	0.842230543748835880,	0.842257498572537950,	0.842284451290595810,	0.842311401902942510,	
+0.842338350409510770,	0.842365296810233090,	0.842392241105042180,	0.842419183293870670,	0.842446123376651700,	0.842473061353317010,	0.842499997223799530,	0.842526930988032220,	
+0.842553862645947450,	0.842580792197478060,	0.842607719642556650,	0.842634644981116070,	0.842661568213089240,	0.842688489338408010,	0.842715408357005540,	0.842742325268814650,	
+0.842769240073767860,	0.842796152771797980,	0.842823063362837850,	0.842849971846819870,	0.842876878223677520,	0.842903782493342520,	0.842930684655748050,	0.842957584710826820,	
+0.842984482658511780,	0.843011378498735310,	0.843038272231430570,	0.843065163856530630,	0.843092053373967200,	0.843118940783673660,	0.843145826085582750,	0.843172709279627400,	
+0.843199590365740100,	0.843226469343853920,	0.843253346213901580,	0.843280220975816340,	0.843307093629530050,	0.843333964174976080,	0.843360832612087160,	0.843387698940796130,	
+0.843414563161035910,	0.843441425272739240,	0.843468285275839060,	0.843495143170268520,	0.843521998955959810,	0.843548852632845960,	0.843575704200860030,	0.843602553659934860,	
+0.843629401010003390,	0.843656246250998330,	0.843683089382853080,	0.843709930405499690,	0.843736769318871430,	0.843763606122901360,	0.843790440817522190,	0.843817273402666880,	
+0.843844103878268470,	0.843870932244259690,	0.843897758500574140,	0.843924582647143760,	0.843951404683901840,	0.843978224610781420,	0.844005042427715460,	0.844031858134636880,	
+0.844058671731478750,	0.844085483218174340,	0.844112292594655700,	0.844139099860856330,	0.844165905016709290,	0.844192708062147410,	0.844219508997103850,	0.844246307821511440,	
+0.844273104535303350,	0.844299899138412860,	0.844326691630772230,	0.844353482012314860,	0.844380270282973690,	0.844407056442681990,	0.844433840491372490,	0.844460622428978570,	
+0.844487402255432950,	0.844514179970669350,	0.844540955574619830,	0.844567729067217890,	0.844594500448396680,	0.844621269718089260,	0.844648036876228580,	0.844674801922747800,	
+0.844701564857580520,	0.844728325680658920,	0.844755084391916380,	0.844781840991286170,	0.844808595478701460,	0.844835347854095090,	0.844862098117400540,	0.844888846268550650,	
+0.844915592307479040,	0.844942336234118070,	0.844969078048401270,	0.844995817750261780,	0.845022555339632660,	0.845049290816447200,	0.845076024180638540,	0.845102755432139750,	
+0.845129484570884660,	0.845156211596805320,	0.845182936509835450,	0.845209659309908210,	0.845236379996956890,	0.845263098570914530,	0.845289815031714520,	0.845316529379290360,	
+0.845343241613574440,	0.845369951734500470,	0.845396659742001510,	0.845423365636011060,	0.845450069416462060,	0.845476771083287890,	0.845503470636421840,	0.845530168075797620,	
+0.845556863401347500,	0.845583556613005110,	0.845610247710703920,	0.845636936694377120,	0.845663623563957970,	0.845690308319379750,	0.845716990960576180,	0.845743671487479750,	
+0.845770349900024090,	0.845797026198142570,	0.845823700381768460,	0.845850372450835160,	0.845877042405275840,	0.845903710245023980,	0.845930375970013300,	0.845957039580176210,	
+0.845983701075446510,	0.846010360455757620,	0.846037017721042780,	0.846063672871235410,	0.846090325906268870,	0.846116976826076450,	0.846143625630592090,	0.846170272319748170,	
+0.846196916893478650,	0.846223559351716780,	0.846250199694396080,	0.846276837921449810,	0.846303474032811480,	0.846330108028414910,	0.846356739908192600,	0.846383369672078390,	
+0.846409997320005880,	0.846436622851908240,	0.846463246267719180,	0.846489867567371880,	0.846516486750800050,	0.846543103817937400,	0.846569718768716450,	0.846596331603071350,	
+0.846622942320935270,	0.846649550922241920,	0.846676157406924700,	0.846702761774916990,	0.846729364026152510,	0.846755964160565090,	0.846782562178087120,	0.846809158078652870,	
+0.846835751862195730,	0.846862343528649200,	0.846888933077946770,	0.846915520510022060,	0.846942105824809000,	0.846968689022240210,	0.846995270102249730,	0.847021849064771070,	
+0.847048425909737720,	0.847075000637083410,	0.847101573246741510,	0.847128143738645640,	0.847154712112729970,	0.847181278368926980,	0.847207842507170850,	0.847234404527395180,	
+0.847260964429533360,	0.847287522213519220,	0.847314077879286250,	0.847340631426768520,	0.847367182855898740,	0.847393732166611070,	0.847420279358839010,	0.847446824432516290,	
+0.847473367387576500,	0.847499908223953270,	0.847526446941580300,	0.847552983540391660,	0.847579518020320170,	0.847606050381299770,	0.847632580623264300,	0.847659108746147360,	
+0.847685634749882680,	0.847712158634403860,	0.847738680399644730,	0.847765200045539240,	0.847791717572020430,	0.847818232979022260,	0.847844746266478430,	0.847871257434322790,	
+0.847897766482489050,	0.847924273410910920,	0.847950778219522470,	0.847977280908256640,	0.848003781477047690,	0.848030279925829240,	0.848056776254535020,	0.848083270463098950,	
+0.848109762551454650,	0.848136252519535950,	0.848162740367277120,	0.848189226094610890,	0.848215709701471750,	0.848242191187793200,	0.848268670553509190,	0.848295147798553530,	
+0.848321622922860060,	0.848348095926362960,	0.848374566808995030,	0.848401035570690800,	0.848427502211383970,	0.848453966731008480,	0.848480429129497950,	0.848506889406786310,	
+0.848533347562807520,	0.848559803597495830,	0.848586257510784200,	0.848612709302606900,	0.848639158972897770,	0.848665606521590730,	0.848692051948619740,	0.848718495253918630,	
+0.848744936437421330,	0.848771375499062010,	0.848797812438773950,	0.848824247256491190,	0.848850679952147910,	0.848877110525677940,	0.848903538977015090,	0.848929965306093550,	
+0.848956389512847460,	0.848982811597209900,	0.849009231559115450,	0.849035649398497850,	0.849062065115291030,	0.849088478709429160,	0.849114890180846070,	0.849141299529475700,	
+0.849167706755252660,	0.849194111858109780,	0.849220514837981670,	0.849246915694802260,	0.849273314428505620,	0.849299711039025680,	0.849326105526296390,	0.849352497890251910,	
+0.849378888130826630,	0.849405276247953590,	0.849431662241567410,	0.849458046111602140,	0.849484427857991610,	0.849510807480670200,	0.849537184979571650,	0.849563560354630540,	
+0.849589933605780170,	0.849616304732955020,	0.849642673736089040,	0.849669040615116280,	0.849695405369971010,	0.849721768000587300,	0.849748128506899070,	0.849774486888841050,	
+0.849800843146346300,	0.849827197279349410,	0.849853549287784560,	0.849879899171585910,	0.849906246930687390,	0.849932592565023400,	0.849958936074528220,	0.849985277459135320,	
+0.850011616718779230,	0.850037953853394090,	0.850064288862914070,	0.850090621747273350,	0.850116952506406070,	0.850143281140246400,	0.850169607648728950,	0.850195932031787120,	
+0.850222254289355380,	0.850248574421368030,	0.850274892427759220,	0.850301208308463230,	0.850327522063414110,	0.850353833692546250,	0.850380143195794360,	0.850406450573091500,	
+0.850432755824372610,	0.850459058949571860,	0.850485359948623400,	0.850511658821461510,	0.850537955568020480,	0.850564250188235120,	0.850590542682038600,	0.850616833049365750,	
+0.850643121290150740,	0.850669407404327950,	0.850695691391831770,	0.850721973252596240,	0.850748252986555760,	0.850774530593645160,	0.850800806073797820,	0.850827079426948350,	
+0.850853350653031250,	0.850879619751980790,	0.850905886723731240,	0.850932151568217000,	0.850958414285372440,	0.850984674875132190,	0.851010933337429830,	0.851037189672200210,	
+0.851063443879377490,	0.851089695958896280,	0.851115945910690730,	0.851142193734695460,	0.851168439430844970,	0.851194682999073080,	0.851220924439314410,	0.851247163751503440,	
+0.851273400935574580,	0.851299635991462190,	0.851325868919100780,	0.851352099718424630,	0.851378328389368670,	0.851404554931866510,	0.851430779345852870,	0.851457001631262370,	
+0.851483221788029270,	0.851509439816088180,	0.851535655715373490,	0.851561869485820130,	0.851588081127361620,	0.851614290639932880,	0.851640498023468420,	0.851666703277902730,	
+0.851692906403170300,	0.851719107399205640,	0.851745306265943140,	0.851771503003317830,	0.851797697611263340,	0.851823890089714600,	0.851850080438606220,	0.851876268657872470,	
+0.851902454747448190,	0.851928638707267650,	0.851954820537265680,	0.851981000237377000,	0.852007177807535320,	0.852033353247675820,	0.852059526557732870,	0.852085697737641090,	
+0.852111866787335080,	0.852138033706749340,	0.852164198495819040,	0.852190361154477770,	0.852216521682660710,	0.852242680080302240,	0.852268836347337080,	0.852294990483699830,	
+0.852321142489325110,	0.852347292364147520,	0.852373440108102120,	0.852399585721122730,	0.852425729203144300,	0.852451870554101650,	0.852478009773929290,	0.852504146862561930,	
+0.852530281819934180,	0.852556414645980640,	0.852582545340636600,	0.852608673903835770,	0.852634800335513200,	0.852660924635603610,	0.852687046804041730,	0.852713166840762260,	
+0.852739284745699930,	0.852765400518789800,	0.852791514159965680,	0.852817625669162750,	0.852843735046315830,	0.852869842291359540,	0.852895947404228580,	0.852922050384857800,	
+0.852948151233181910,	0.852974249949136070,	0.853000346532654220,	0.853026440983671420,	0.853052533302122610,	0.853078623487942390,	0.853104711541065600,	0.853130797461427060,	
+0.853156881248962050,	0.853182962903604290,	0.853209042425289170,	0.853235119813951390,	0.853261195069525910,	0.853287268191947330,	0.853313339181150710,	0.853339408037070650,	
+0.853365474759642530,	0.853391539348800300,	0.853417601804479120,	0.853443662126614040,	0.853469720315139790,	0.853495776369991190,	0.853521830291103180,	0.853547882078410700,	
+0.853573931731848810,	0.853599979251351780,	0.853626024636854660,	0.853652067888292510,	0.853678109005600260,	0.853704147988712750,	0.853730184837564800,	0.853756219552091800,	
+0.853782252132227910,	0.853808282577908310,	0.853834310889068140,	0.853860337065642020,	0.853886361107565110,	0.853912383014772350,	0.853938402787198570,	0.853964420424779270,	
+0.853990435927448500,	0.854016449295141530,	0.854042460527793530,	0.854068469625339330,	0.854094476587713980,	0.854120481414852530,	0.854146484106689810,	0.854172484663161310,	
+0.854198483084201100,	0.854224479369744770,	0.854250473519727160,	0.854276465534083430,	0.854302455412748520,	0.854328443155657480,	0.854354428762745700,	0.854380412233947560,	
+0.854406393569198230,	0.854432372768432980,	0.854458349831586860,	0.854484324758594820,	0.854510297549391900,	0.854536268203913370,	0.854562236722094530,	0.854588203103869630,	
+0.854614167349174280,	0.854640129457943430,	0.854666089430112350,	0.854692047265615980,	0.854718002964389600,	0.854743956526368590,	0.854769907951487220,	0.854795857239681100,	
+0.854821804390885290,	0.854847749405035050,	0.854873692282065440,	0.854899633021911520,	0.854925571624508550,	0.854951508089792140,	0.854977442417696460,	0.855003374608157230,	
+0.855029304661109490,	0.855055232576488520,	0.855081158354229490,	0.855107081994267550,	0.855133003496537870,	0.855158922860976280,	0.855184840087516720,	0.855210755176095240,	
+0.855236668126646780,	0.855262578939106620,	0.855288487613410030,	0.855314394149492290,	0.855340298547288990,	0.855366200806734530,	0.855392100927764520,	0.855417998910314230,	
+0.855443894754318920,	0.855469788459713890,	0.855495680026434500,	0.855521569454415820,	0.855547456743593670,	0.855573341893902440,	0.855599224905277840,	0.855625105777655160,	
+0.855650984510969770,	0.855676861105156950,	0.855702735560151860,	0.855728607875890450,	0.855754478052307090,	0.855780346089337510,	0.855806211986917090,	0.855832075744981100,	
+0.855857937363464940,	0.855883796842303870,	0.855909654181433390,	0.855935509380789220,	0.855961362440305850,	0.855987213359919010,	0.856013062139564180,	0.856038908779176650,	
+0.856064753278691910,	0.856090595638045240,	0.856116435857172120,	0.856142273936008390,	0.856168109874488440,	0.856193943672548310,	0.856219775330123170,	0.856245604847148730,	
+0.856271432223560170,	0.856297257459293190,	0.856323080554283410,	0.856348901508465430,	0.856374720321775310,	0.856400536994148310,	0.856426351525520050,	0.856452163915825790,	
+0.856477974165001150,	0.856503782272981630,	0.856529588239703150,	0.856555392065100120,	0.856581193749108680,	0.856606993291664230,	0.856632790692702370,	0.856658585952158490,	
+0.856684379069968080,	0.856710170046066870,	0.856735958880390560,	0.856761745572873990,	0.856787530123452990,	0.856813312532063160,	0.856839092798640010,	0.856864870923119250,	
+0.856890646905436260,	0.856916420745527100,	0.856942192443326370,	0.856967961998770230,	0.856993729411794190,	0.857019494682333850,	0.857045257810324700,	0.857071018795702470,	
+0.857096777638402640,	0.857122534338361390,	0.857148288895513310,	0.857174041309794470,	0.857199791581140570,	0.857225539709487230,	0.857251285694769940,	0.857277029536924530,	
+0.857302771235886940,	0.857328510791592000,	0.857354248203975770,	0.857379983472973950,	0.857405716598522160,	0.857431447580556010,	0.857457176419011310,	0.857482903113823690,	
+0.857508627664929190,	0.857534350072262750,	0.857560070335760430,	0.857585788455357820,	0.857611504430990880,	0.857637218262595090,	0.857662929950106290,	0.857688639493460190,	
+0.857714346892592850,	0.857740052147439310,	0.857765755257935520,	0.857791456224017420,	0.857817155045620730,	0.857842851722681040,	0.857868546255134310,	0.857894238642916580,	
+0.857919928885962910,	0.857945616984209350,	0.857971302937591720,	0.857996986746045850,	0.858022668409507580,	0.858048347927912620,	0.858074025301196700,	0.858099700529296290,	
+0.858125373612146140,	0.858151044549682500,	0.858176713341841310,	0.858202379988558310,	0.858228044489769300,	0.858253706845410250,	0.858279367055416960,	0.858305025119725620,	
+0.858330681038271370,	0.858356334810990380,	0.858381986437818490,	0.858407635918691740,	0.858433283253545730,	0.858458928442316640,	0.858484571484940730,	0.858510212381352830,	
+0.858535851131489450,	0.858561487735286510,	0.858587122192679740,	0.858612754503605190,	0.858638384667998800,	0.858664012685796400,	0.858689638556934360,	0.858715262281347870,	
+0.858740883858973290,	0.858766503289746350,	0.858792120573603210,	0.858817735710479810,	0.858843348700311980,	0.858868959543036330,	0.858894568238587790,	0.858920174786902860,	
+0.858945779187917480,	0.858971381441567590,	0.858996981547789250,	0.859022579506518500,	0.859048175317691290,	0.859073768981244100,	0.859099360497112110,	0.859124949865231580,	
+0.859150537085538790,	0.859176122157969570,	0.859201705082460080,	0.859227285858946370,	0.859252864487364380,	0.859278440967650710,	0.859304015299740540,	0.859329587483570250,	
+0.859355157519075990,	0.859380725406193920,	0.859406291144860000,	0.859431854735010270,	0.859457416176581450,	0.859482975469508580,	0.859508532613728280,	0.859534087609176710,	
+0.859559640455789920,	0.859585191153503960,	0.859610739702255100,	0.859636286101979290,	0.859661830352613340,	0.859687372454092210,	0.859712912406352730,	0.859738450209331040,	
+0.859763985862963100,	0.859789519367185280,	0.859815050721933650,	0.859840579927144360,	0.859866106982754120,	0.859891631888698100,	0.859917154644913030,	0.859942675251335160,	
+0.859968193707900450,	0.859993710014545390,	0.860019224171205910,	0.860044736177818960,	0.860070246034319700,	0.860095753740644730,	0.860121259296730440,	0.860146762702513000,	
+0.860172263957928670,	0.860197763062913620,	0.860223260017404230,	0.860248754821337110,	0.860274247474647650,	0.860299737977272550,	0.860325226329148210,	0.860350712530210670,	
+0.860376196580396440,	0.860401678479641660,	0.860427158227883180,	0.860452635825056380,	0.860478111271097970,	0.860503584565944220,	0.860529055709531530,	0.860554524701796280,	
+0.860579991542674620,	0.860605456232103050,	0.860630918770018180,	0.860656379156355620,	0.860681837391052200,	0.860707293474044180,	0.860732747405267840,	0.860758199184659680,	
+0.860783648812155970,	0.860809096287693200,	0.860834541611208090,	0.860859984782636150,	0.860885425801914290,	0.860910864668978930,	0.860936301383766310,	0.860961735946212950,	
+0.860987168356255330,	0.861012598613830170,	0.861038026718873080,	0.861063452671321010,	0.861088876471110210,	0.861114298118177190,	0.861139717612458440,	0.861165134953890470,	
+0.861190550142409640,	0.861215963177952790,	0.861241374060455640,	0.861266782789855130,	0.861292189366087650,	0.861317593789089560,	0.861342996058797610,	0.861368396175148150,	
+0.861393794138077710,	0.861419189947523200,	0.861444583603420240,	0.861469975105705890,	0.861495364454316630,	0.861520751649188840,	0.861546136690259260,	0.861571519577464360,	
+0.861596900310740990,	0.861622278890025070,	0.861647655315253340,	0.861673029586362490,	0.861698401703289150,	0.861723771665969700,	0.861749139474340840,	0.861774505128339200,	
+0.861799868627901700,	0.861825229972964070,	0.861850589163463350,	0.861875946199336160,	0.861901301080519210,	0.861926653806948880,	0.861952004378562010,	0.861977352795295530,	
+0.862002699057085150,	0.862028043163868160,	0.862053385115580940,	0.862078724912160310,	0.862104062553542880,	0.862129398039665260,	0.862154731370464280,	0.862180062545876760,	
+0.862205391565838640,	0.862230718430287090,	0.862256043139158820,	0.862281365692390330,	0.862306686089918450,	0.862332004331679890,	0.862357320417611260,	0.862382634347649830,	
+0.862407946121731330,	0.862433255739793010,	0.862458563201771610,	0.862483868507603610,	0.862509171657226070,	0.862534472650575590,	0.862559771487589440,	0.862585068168203350,	
+0.862610362692354580,	0.862635655059979860,	0.862660945271016110,	0.862686233325399840,	0.862711519223068100,	0.862736802963957610,	0.862762084548005400,	0.862787363975147660,	
+0.862812641245321530,	0.862837916358463740,	0.862863189314511110,	0.862888460113400590,	0.862913728755068890,	0.862938995239452830,	0.862964259566489810,	0.862989521736115650,	
+0.863014781748267730,	0.863040039602882780,	0.863065295299897840,	0.863090548839249520,	0.863115800220874860,	0.863141049444711260,	0.863166296510694540,	0.863191541418761980,	
+0.863216784168850610,	0.863242024760897400,	0.863267263194839040,	0.863292499470612480,	0.863317733588154780,	0.863342965547403090,	0.863368195348293570,	0.863393422990763600,	
+0.863418648474750030,	0.863443871800189780,	0.863469092967020010,	0.863494311975177340,	0.863519528824599480,	0.863544743515222260,	0.863569956046983280,	0.863595166419819260,	
+0.863620374633667480,	0.863645580688464640,	0.863670784584147920,	0.863695986320654250,	0.863721185897921020,	0.863746383315884380,	0.863771578574481720,	0.863796771673650210,	
+0.863821962613326780,	0.863847151393448360,	0.863872338013952130,	0.863897522474775030,	0.863922704775854530,	0.863947884917126930,	0.863973062898529600,	0.863998238719999480,	
+0.864023412381473950,	0.864048583882889740,	0.864073753224184120,	0.864098920405294570,	0.864124085426157260,	0.864149248286709800,	0.864174408986889130,	0.864199567526632520,	
+0.864224723905876900,	0.864249878124559560,	0.864275030182617420,	0.864300180079988320,	0.864325327816608200,	0.864350473392414780,	0.864375616807345090,	0.864400758061336540,	
+0.864425897154325940,	0.864451034086250680,	0.864476168857048250,	0.864501301466654940,	0.864526431915008440,	0.864551560202045820,	0.864576686327704240,	0.864601810291921070,	
+0.864626932094633260,	0.864652051735778190,	0.864677169215293470,	0.864702284533115260,	0.864727397689181390,	0.864752508683429120,	0.864777617515795400,	0.864802724186217840,	
+0.864827828694633370,	0.864852931040979270,	0.864878031225193360,	0.864903129247211910,	0.864928225106972650,	0.864953318804412840,	0.864978410339469650,	0.865003499712080570,	
+0.865028586922182650,	0.865053671969713720,	0.865078754854610170,	0.865103835576809700,	0.865128914136249700,	0.865153990532867350,	0.865179064766600110,	0.865204136837385170,	
+0.865229206745159910,	0.865254274489862030,	0.865279340071428040,	0.865304403489795650,	0.865329464744902350,	0.865354523836685320,	0.865379580765082030,	0.865404635530029780,	
+0.865429688131465810,	0.865454738569328200,	0.865479786843553310,	0.865504832954078870,	0.865529876900842490,	0.865554918683781200,	0.865579958302832850,	0.865604995757934480,	
+0.865630031049024030,	0.865655064176038100,	0.865680095138914530,	0.865705123937590690,	0.865730150572004090,	0.865755175042092100,	0.865780197347792100,	0.865805217489041710,	
+0.865830235465778640,	0.865855251277939610,	0.865880264925462440,	0.865905276408284520,	0.865930285726343450,	0.865955292879576730,	0.865980297867921740,	0.866005300691316430,	
+0.866030301349697500,	0.866055299843002780,	0.866080296171169770,	0.866105290334135970,	0.866130282331839090,	0.866155272164216390,	0.866180259831205610,	0.866205245332744460,	
+0.866230228668769860,	0.866255209839219660,	0.866280188844031570,	0.866305165683142860,	0.866330140356491250,	0.866355112864014340,	0.866380083205649630,	0.866405051381335170,	
+0.866430017391007560,	0.866454981234604960,	0.866479942912064980,	0.866504902423325010,	0.866529859768322860,	0.866554814946996040,	0.866579767959282710,	0.866604718805119360,	
+0.866629667484444370,	0.866654613997195120,	0.866679558343309340,	0.866704500522724740,	0.866729440535378810,	0.866754378381209280,	0.866779314060154290,	0.866804247572150470,	
+0.866829178917136180,	0.866854108095048810,	0.866879035105826310,	0.866903959949406170,	0.866928882625725980,	0.866953803134723810,	0.866978721476337480,	0.867003637650503810,	
+0.867028551657161200,	0.867053463496247120,	0.867078373167699420,	0.867103280671455810,	0.867128186007453890,	0.867153089175632050,	0.867177990175927000,	0.867202889008277020,	
+0.867227785672619820,	0.867252680168893120,	0.867277572497034740,	0.867302462656982410,	0.867327350648673940,	0.867352236472047510,	0.867377120127040050,	0.867402001613589820,	
+0.867426880931634560,	0.867451758081112080,	0.867476633061960210,	0.867501505874116790,	0.867526376517520070,	0.867551244992106900,	0.867576111297815640,	0.867600975434584140,	
+0.867625837402350220,	0.867650697201051700,	0.867675554830626310,	0.867700410291012190,	0.867725263582147410,	0.867750114703969010,	0.867774963656415380,	0.867799810439424340,	
+0.867824655052933710,	0.867849497496881450,	0.867874337771205480,	0.867899175875843750,	0.867924011810734420,	0.867948845575814640,	0.867973677171022700,	0.867998506596296630,	
+0.868023333851574260,	0.868048158936793660,	0.868072981851892520,	0.868097802596809460,	0.868122621171481420,	0.868147437575846780,	0.868172251809843590,	0.868197063873409780,	
+0.868221873766483300,	0.868246681489002080,	0.868271487040904290,	0.868296290422128080,	0.868321091632610840,	0.868345890672290730,	0.868370687541106020,	0.868395482238994540,	
+0.868420274765894340,	0.868445065121743460,	0.868469853306479970,	0.868494639320042230,	0.868519423162367410,	0.868544204833394120,	0.868568984333060290,	0.868593761661303980,	
+0.868618536818063340,	0.868643309803276200,	0.868668080616881390,	0.868692849258815850,	0.868717615729018180,	0.868742380027426540,	0.868767142153978880,	0.868791902108613460,	
+0.868816659891268220,	0.868841415501881320,	0.868866168940391370,	0.868890920206735530,	0.868915669300852290,	0.868940416222680030,	0.868965160972156700,	0.868989903549220340,	
+0.869014643953809340,	0.869039382185862190,	0.869064118245316040,	0.869088852132109730,	0.869113583846181200,	0.869138313387468720,	0.869163040755910440,	0.869187765951444650,	
+0.869212488974009380,	0.869237209823543360,	0.869261928499983850,	0.869286645003269460,	0.869311359333338470,	0.869336071490129150,	0.869360781473579650,	0.869385489283628130,	
+0.869410194920212990,	0.869434898383272700,	0.869459599672744780,	0.869484298788567920,	0.869508995730680190,	0.869533690499020070,	0.869558383093525620,	0.869583073514135330,	
+0.869607761760787690,	0.869632447833420310,	0.869657131731971680,	0.869681813456380290,	0.869706493006584420,	0.869731170382522230,	0.869755845584132210,	0.869780518611352530,	
+0.869805189464122000,	0.869829858142378010,	0.869854524646059390,	0.869879188975104520,	0.869903851129451570,	0.869928511109039130,	0.869953168913805360,	0.869977824543688550,	
+0.870002477998627730,	0.870027129278560300,	0.870051778383424960,	0.870076425313160210,	0.870101070067704430,	0.870125712646996010,	0.870150353050973210,	0.870174991279574980,	
+0.870199627332738920,	0.870224261210403750,	0.870248892912507950,	0.870273522438989810,	0.870298149789787920,	0.870322774964840780,	0.870347397964086560,	0.870372018787464290,	
+0.870396637434911580,	0.870421253906367260,	0.870445868201769830,	0.870470480321057670,	0.870495090264169380,	0.870519698031043340,	0.870544303621618500,	0.870568907035832450,	
+0.870593508273624140,	0.870618107334932060,	0.870642704219694700,	0.870667298927850550,	0.870691891459338230,	0.870716481814096110,	0.870741069992063240,	0.870765655993177230,	
+0.870790239817377130,	0.870814821464601430,	0.870839400934788730,	0.870863978227877420,	0.870888553343806220,	0.870913126282513610,	0.870937697043938640,	0.870962265628019040,	
+0.870986832034693740,	0.871011396263901340,	0.871035958315580450,	0.871060518189669670,	0.871085075886107620,	0.871109631404833220,	0.871134184745784410,	0.871158735908900140,	
+0.871183284894119000,	0.871207831701379610,	0.871232376330620670,	0.871256918781780800,	0.871281459054798700,	0.871305997149613320,	0.871330533066162480,	0.871355066804385350,	
+0.871379598364220520,	0.871404127745606720,	0.871428654948482650,	0.871453179972786820,	0.871477702818458600,	0.871502223485435600,	0.871526741973657090,	0.871551258283061680,	
+0.871575772413588190,	0.871600284365175230,	0.871624794137761620,	0.871649301731285960,	0.871673807145687430,	0.871698310380904060,	0.871722811436874910,	0.871747310313538690,	
+0.871771807010834120,	0.871796301528700130,	0.871820793867075340,	0.871845284025898670,	0.871869772005109070,	0.871894257804644690,	0.871918741424444700,	0.871943222864447810,	
+0.871967702124592850,	0.871992179204818640,	0.872016654105064020,	0.872041126825268130,	0.872065597365369040,	0.872090065725305900,	0.872114531905017750,	0.872138995904443100,	
+0.872163457723521000,	0.872187917362190370,	0.872212374820389820,	0.872236830098058860,	0.872261283195135300,	0.872285734111558520,	0.872310182847267470,	0.872334629402200970,	
+0.872359073776297840,	0.872383515969497150,	0.872407955981737480,	0.872432393812958450,	0.872456829463098100,	0.872481262932095600,	0.872505694219889880,	0.872530123326419990,	
+0.872554550251624760,	0.872578974995443120,	0.872603397557814580,	0.872627817938677050,	0.872652236137970050,	0.872676652155632390,	0.872701065991603020,	0.872725477645821090,	
+0.872749887118225430,	0.872774294408755090,	0.872798699517349450,	0.872823102443946560,	0.872847503188486030,	0.872871901750906680,	0.872896298131147550,	0.872920692329147710,	
+0.872945084344846080,	0.872969474178182270,	0.872993861829094220,	0.873018247297521640,	0.873042630583403370,	0.873067011686678550,	0.873091390607286130,	0.873115767345165380,	
+0.873140141900255130,	0.873164514272494970,	0.873188884461822970,	0.873213252468178940,	0.873237618291501700,	0.873261981931730440,	0.873286343388804180,	0.873310702662662090,	
+0.873335059753243210,	0.873359414660487170,	0.873383767384332210,	0.873408117924717730,	0.873432466281583000,	0.873456812454867060,	0.873481156444509080,	0.873505498250448320,	
+0.873529837872624170,	0.873554175310975010,	0.873578510565440340,	0.873602843635959530,	0.873627174522471520,	0.873651503224915580,	0.873675829743230880,	0.873700154077356570,	
+0.873724476227232370,	0.873748796192796550,	0.873773113973988710,	0.873797429570748130,	0.873821742983013960,	0.873846054210725360,	0.873870363253821720,	0.873894670112242200,	
+0.873918974785926280,	0.873943277274812690,	0.873967577578840800,	0.873991875697949890,	0.874016171632079450,	0.874040465381168420,	0.874064756945156400,	0.874089046323982770,	
+0.874113333517586130,	0.874137618525906210,	0.874161901348882160,	0.874186181986453480,	0.874210460438559210,	0.874234736705138850,	0.874259010786131660,	0.874283282681477370,	
+0.874307552391114460,	0.874331819914982660,	0.874356085253021330,	0.874380348405169760,	0.874404609371367330,	0.874428868151553300,	0.874453124745667610,	0.874477379153648650,	
+0.874501631375436350,	0.874525881410969870,	0.874550129260188710,	0.874574374923032140,	0.874598618399439750,	0.874622859689350720,	0.874647098792705080,	0.874671335709441220,	
+0.874695570439498970,	0.874719802982817820,	0.874744033339337150,	0.874768261508996450,	0.874792487491735100,	0.874816711287492500,	0.874840932896208460,	0.874865152317821800,	
+0.874889369552272260,	0.874913584599499190,	0.874937797459442220,	0.874962008132040720,	0.874986216617234300,	0.875010422914962670,	0.875034627025164550,	0.875058828947779980,	
+0.875083028682748230,	0.875107226230008920,	0.875131421589501520,	0.875155614761165660,	0.875179805744940700,	0.875203994540766690,	0.875228181148582140,	0.875252365568327310,	
+0.875276547799941460,	0.875300727843364320,	0.875324905698535270,	0.875349081365394020,	0.875373254843880070,	0.875397426133933340,	0.875421595235492680,	0.875445762148498010,	
+0.875469926872888940,	0.875494089408605070,	0.875518249755586010,	0.875542407913771250,	0.875566563883100950,	0.875590717663513820,	0.875614869254949800,	0.875639018657348720,	
+0.875663165870650070,	0.875687310894793460,	0.875711453729718590,	0.875735594375365080,	0.875759732831673080,	0.875783869098581190,	0.875808003176029690,	0.875832135063958180,	
+0.875856264762306380,	0.875880392271013890,	0.875904517590020410,	0.875928640719266130,	0.875952761658689740,	0.875976880408231520,	0.876000996967830960,	0.876025111337428000,	
+0.876049223516962350,	0.876073333506373510,	0.876097441305601410,	0.876121546914586100,	0.876145650333266410,	0.876169751561582720,	0.876193850599474630,	0.876217947446881860,	
+0.876242042103744350,	0.876266134570001580,	0.876290224845593600,	0.876314312930460360,	0.876338398824541010,	0.876362482527775600,	0.876386564040104070,	0.876410643361466010,	
+0.876434720491801490,	0.876458795431049990,	0.876482868179152110,	0.876506938736046460,	0.876531007101673640,	0.876555073275973150,	0.876579137258885030,	0.876603199050349110,	
+0.876627258650305220,	0.876651316058693060,	0.876675371275453140,	0.876699424300524280,	0.876723475133846960,	0.876747523775360800,	0.876771570225005960,	0.876795614482722140,	
+0.876819656548449400,	0.876843696422127450,	0.876867734103696670,	0.876891769593096120,	0.876915802890266050,	0.876939833995146630,	0.876963862907677580,	0.876987889627798830,	
+0.877011914155450430,	0.877035936490572650,	0.877059956633104540,	0.877083974582986590,	0.877107990340158740,	0.877132003904560810,	0.877156015276132960,	0.877180024454815020,	
+0.877204031440547040,	0.877228036233269390,	0.877252038832921240,	0.877276039239443080,	0.877300037452774740,	0.877324033472856260,	0.877348027299627690,	0.877372018933029190,	
+0.877396008373000910,	0.877419995619482250,	0.877443980672413690,	0.877467963531735060,	0.877491944197386520,	0.877515922669308220,	0.877539898947440000,	0.877563873031722120,	
+0.877587844922094960,	0.877611814618497800,	0.877635782120871010,	0.877659747429154760,	0.877683710543289200,	0.877707671463214380,	0.877731630188870350,	0.877755586720197270,	
+0.877779541057135630,	0.877803493199624700,	0.877827443147605080,	0.877851390901016830,	0.877875336459800090,	0.877899279823895040,	0.877923220993241720,	0.877947159967780830,	
+0.877971096747451660,	0.877995031332194700,	0.878018963721950210,	0.878042893916658240,	0.878066821916258950,	0.878090747720692730,	0.878114671329899620,	0.878138592743820330,	
+0.878162511962394030,	0.878186428985561540,	0.878210343813262910,	0.878234256445438400,	0.878258166882028290,	0.878282075122972740,	0.878305981168212460,	0.878329885017686830,	
+0.878353786671336350,	0.878377686129101500,	0.878401583390922450,	0.878425478456739460,	0.878449371326492700,	0.878473262000122550,	0.878497150477569710,	0.878521036758773580,	
+0.878544920843674750,	0.878568802732213720,	0.878592682424330640,	0.878616559919965790,	0.878640435219059660,	0.878664308321552400,	0.878688179227384740,	0.878712047936496270,	
+0.878735914448827700,	0.878759778764319210,	0.878783640882911390,	0.878807500804544510,	0.878831358529158830,	0.878855214056695090,	0.878879067387092980,	0.878902918520293230,	
+0.878926767456236100,	0.878950614194862090,	0.878974458736111570,	0.878998301079924830,	0.879022141226242450,	0.879045979175005040,	0.879069814926152330,	0.879093648479625010,	
+0.879117479835363700,	0.879141308993308560,	0.879165135953400180,	0.879188960715578950,	0.879212783279785360,	0.879236603645960240,	0.879260421814043180,	0.879284237783975020,	
+0.879308051555696360,	0.879331863129147460,	0.879355672504268940,	0.879379479681001270,	0.879403284659285300,	0.879427087439060730,	0.879450888020268380,	0.879474686402848870,	
+0.879498482586742570,	0.879522276571890080,	0.879546068358232010,	0.879569857945708630,	0.879593645334261100,	0.879617430523829010,	0.879641213514353320,	0.879664994305774720,	
+0.879688772898033490,	0.879712549291070340,	0.879736323484825890,	0.879760095479241060,	0.879783865274255560,	0.879807632869810340,	0.879831398265846110,	0.879855161462303360,	
+0.879878922459122690,	0.879902681256244710,	0.879926437853610020,	0.879950192251159670,	0.879973944448833370,	0.879997694446572280,	0.880021442244317000,	0.880045187842008030,	
+0.880068931239586070,	0.880092672436991850,	0.880116411434165860,	0.880140148231049360,	0.880163882827582070,	0.880187615223705030,	0.880211345419358970,	0.880235073414484480,	
+0.880258799209022390,	0.880282522802913300,	0.880306244196098260,	0.880329963388517210,	0.880353680380111300,	0.880377395170821140,	0.880401107760587550,	0.880424818149351140,	
+0.880448526337052730,	0.880472232323632920,	0.880495936109033090,	0.880519637693192860,	0.880543337076053590,	0.880567034257556000,	0.880590729237640810,	0.880614422016248730,	
+0.880638112593320700,	0.880661800968797310,	0.880685487142619850,	0.880709171114728350,	0.880732852885063870,	0.880756532453567220,	0.880780209820179240,	0.880803884984840750,	
+0.880827557947492570,	0.880851228708075860,	0.880874897266530680,	0.880898563622798280,	0.880922227776819500,	0.880945889728535050,	0.880969549477885970,	0.880993207024812990,	
+0.881016862369257030,	0.881040515511159250,	0.881064166450459820,	0.881087815187099890,	0.881111461721020510,	0.881135106052162500,	0.881158748180466690,	0.881182388105874010,	
+0.881206025828325750,	0.881229661347762040,	0.881253294664124160,	0.881276925777353060,	0.881300554687389660,	0.881324181394174790,	0.881347805897649490,	0.881371428197754710,	
+0.881395048294431830,	0.881418666187620880,	0.881442281877263260,	0.881465895363299890,	0.881489506645671830,	0.881513115724320010,	0.881536722599185360,	0.881560327270208940,	
+0.881583929737332130,	0.881607530000494970,	0.881631128059639170,	0.881654723914705450,	0.881678317565634860,	0.881701909012368560,	0.881725498254847470,	0.881749085293012990,	
+0.881772670126805490,	0.881796252756166240,	0.881819833181036410,	0.881843411401356910,	0.881866987417068930,	0.881890561228113490,	0.881914132834431650,	0.881937702235964900,	
+0.881961269432653520,	0.881984834424438870,	0.882008397211262230,	0.882031957793064540,	0.882055516169786950,	0.882079072341370620,	0.882102626307756600,	0.882126178068886380,	
+0.882149727624700340,	0.882173274975139980,	0.882196820120146330,	0.882220363059660780,	0.882243903793624270,	0.882267442321977960,	0.882290978644663550,	0.882314512761621210,	
+0.882338044672792530,	0.882361574378118910,	0.882385101877541160,	0.882408627171000770,	0.882432150258438800,	0.882455671139796500,	0.882479189815015390,	0.882502706284035820,	
+0.882526220546799630,	0.882549732603247760,	0.882573242453321580,	0.882596750096962370,	0.882620255534111280,	0.882643758764709910,	0.882667259788698750,	0.882690758606019420,	
+0.882714255216613180,	0.882737749620421290,	0.882761241817385130,	0.882784731807445770,	0.882808219590544670,	0.882831705166623350,	0.882855188535622390,	0.882878669697483410,	
+0.882902148652147780,	0.882925625399556880,	0.882949099939651760,	0.882972572272374020,	0.882996042397664830,	0.883019510315465880,	0.883042976025717800,	0.883066439528362170,	
+0.883089900823340600,	0.883113359910594140,	0.883136816790064390,	0.883160271461692510,	0.883183723925420440,	0.883207174181188660,	0.883230622228938890,	0.883254068068612510,	
+0.883277511700151120,	0.883300953123495770,	0.883324392338588170,	0.883347829345369480,	0.883371264143781750,	0.883394696733765360,	0.883418127115262350,	0.883441555288213890,	
+0.883464981252561570,	0.883488405008246770,	0.883511826555211100,	0.883535245893395720,	0.883558663022742660,	0.883582077943192550,	0.883605490654687300,	0.883628901157168300,	
+0.883652309450576930,	0.883675715534854910,	0.883699119409943610,	0.883722521075784860,	0.883745920532319370,	0.883769317779489190,	0.883792712817235590,	0.883816105645500280,	
+0.883839496264224760,	0.883862884673350390,	0.883886270872818900,	0.883909654862572110,	0.883933036642550740,	0.883956416212696830,	0.883979793572951870,	0.884003168723257350,	
+0.884026541663554990,	0.884049912393786270,	0.884073280913893140,	0.884096647223816420,	0.884120011323498160,	0.884143373212879720,	0.884166732891902950,	0.884190090360509330,	
+0.884213445618640460,	0.884236798666238060,	0.884260149503243940,	0.884283498129599170,	0.884306844545245550,	0.884330188750124810,	0.884353530744178660,	0.884376870527348700,	
+0.884400208099576530,	0.884423543460803870,	0.884446876610972770,	0.884470207550023920,	0.884493536277899730,	0.884516862794541670,	0.884540187099891350,	0.884563509193890710,	
+0.884586829076481120,	0.884610146747605080,	0.884633462207203070,	0.884656775455217480,	0.884680086491590020,	0.884703395316262300,	0.884726701929176020,	0.884750006330273010,	
+0.884773308519495090,	0.884796608496784210,	0.884819906262081400,	0.884843201815328830,	0.884866495156468310,	0.884889786285441570,	0.884913075202190310,	0.884936361906656370,	
+0.884959646398781890,	0.884982928678507920,	0.885006208745776620,	0.885029486600529820,	0.885052762242709350,	0.885076035672256900,	0.885099306889114310,	0.885122575893223520,	
+0.885145842684526780,	0.885169107262964940,	0.885192369628480360,	0.885215629781014760,	0.885238887720510180,	0.885262143446908350,	0.885285396960151180,	0.885308648260180520,	
+0.885331897346938730,	0.885355144220366650,	0.885378388880406760,	0.885401631327000890,	0.885424871560090980,	0.885448109579618840,	0.885471345385526520,	0.885494578977756190,	
+0.885517810356248880,	0.885541039520947200,	0.885564266471792870,	0.885587491208727930,	0.885610713731694200,	0.885633934040633730,	0.885657152135488350,	0.885680368016200540,	
+0.885703581682711460,	0.885726793134963280,	0.885750002372898250,	0.885773209396458210,	0.885796414205585080,	0.885819616800220920,	0.885842817180307770,	0.885866015345788020,	
+0.885889211296602700,	0.885912405032694420,	0.885935596554005110,	0.885958785860476830,	0.885981972952051610,	0.886005157828671400,	0.886028340490278790,	0.886051520936814830,	
+0.886074699168222120,	0.886097875184442610,	0.886121048985418440,	0.886144220571091660,	0.886167389941404320,	0.886190557096298460,	0.886213722035716690,	0.886236884759600160,	
+0.886260045267891480,	0.886283203560532700,	0.886306359637465850,	0.886329513498633090,	0.886352665143976590,	0.886375814573438840,	0.886398961786961090,	0.886422106784485960,	
+0.886445249565955500,	0.886468390131312070,	0.886491528480497500,	0.886514664613454180,	0.886537798530124270,	0.886560930230450240,	0.886584059714373370,	0.886607186981836490,	
+0.886630312032781530,	0.886653434867150870,	0.886676555484886550,	0.886699673885930960,	0.886722790070226030,	0.886745904037714690,	0.886769015788338110,	0.886792125322038990,	
+0.886815232638759500,	0.886838337738442010,	0.886861440621028670,	0.886884541286461660,	0.886907639734683780,	0.886930735965636430,	0.886953829979262090,	0.886976921775503360,	
+0.887000011354302180,	0.887023098715601030,	0.887046183859342090,	0.887069266785467710,	0.887092347493920630,	0.887115425984642210,	0.887138502257575290,	0.887161576312662010,	
+0.887184648149844880,	0.887207717769066150,	0.887230785170268100,	0.887253850353392990,	0.887276913318383760,	0.887299974065181800,	0.887323032593729910,	0.887346088903970490,	
+0.887369142995845790,	0.887392194869298320,	0.887415244524270230,	0.887438291960704560,	0.887461337178542700,	0.887484380177727460,	0.887507420958201340,	0.887530459519906610,	
+0.887553495862785760,	0.887576529986781160,	0.887599561891835200,	0.887622591577890810,	0.887645619044889480,	0.887668644292774140,	0.887691667321487190,	0.887714688130971100,	
+0.887737706721168250,	0.887760723092021140,	0.887783737243472590,	0.887806749175464320,	0.887829758887939250,	0.887852766380839650,	0.887875771654108250,	0.887898774707687300,	
+0.887921775541519520,	0.887944774155547290,	0.887967770549713540,	0.887990764723959880,	0.888013756678229350,	0.888036746412464440,	0.888059733926607640,	0.888082719220601560,	
+0.888105702294388680,	0.888128683147911490,	0.888151661781113040,	0.888174638193934940,	0.888197612386320330,	0.888220584358211720,	0.888243554109551580,	0.888266521640282520,	
+0.888289486950347260,	0.888312450039688620,	0.888335410908248520,	0.888358369555969810,	0.888381325982795180,	0.888404280188667350,	0.888427232173528700,	0.888450181937322060,	
+0.888473129479989910,	0.888496074801475300,	0.888519017901720170,	0.888541958780667440,	0.888564897438259840,	0.888587833874440070,	0.888610768089150630,	0.888633700082334220,	
+0.888656629853933680,	0.888679557403891930,	0.888702482732150910,	0.888725405838653560,	0.888748326723342810,	0.888771245386161260,	0.888794161827051510,	0.888817076045956390,	
+0.888839988042818940,	0.888862897817581210,	0.888885805370186240,	0.888908710700576640,	0.888931613808695340,	0.888954514694485050,	0.888977413357888380,	0.889000309798848250,	
+0.889023204017307720,	0.889046096013208720,	0.889068985786494630,	0.889091873337107930,	0.889114758664991570,	0.889137641770088360,	0.889160522652341020,	0.889183401311692820,	
+0.889206277748085690,	0.889229151961462900,	0.889252023951767170,	0.889274893718941420,	0.889297761262928370,	0.889320626583670950,	0.889343489681111990,	0.889366350555194750,	
+0.889389209205861180,	0.889412065633054530,	0.889434919836717740,	0.889457771816793750,	0.889480621573225270,	0.889503469105955240,	0.889526314414926470,	0.889549157500082340,	
+0.889571998361365020,	0.889594836998717660,	0.889617673412083090,	0.889640507601404450,	0.889663339566624580,	0.889686169307686290,	0.889708996824532970,	0.889731822117106770,	
+0.889754645185350970,	0.889777466029208600,	0.889800284648622600,	0.889823101043535900,	0.889845915213891450,	0.889868727159632170,	0.889891536880701440,	0.889914344377041530,	
+0.889937149648595720,	0.889959952695307030,	0.889982753517118530,	0.890005552113973030,	0.890028348485813690,	0.890051142632583560,	0.890073934554225900,	0.890096724250682980,	
+0.890119511721898290,	0.890142296967814880,	0.890165079988375680,	0.890187860783523740,	0.890210639353202220,	0.890233415697354480,	0.890256189815922800,	0.890278961708850570,	
+0.890301731376081040,	0.890324498817557150,	0.890347264033221950,	0.890370027023018710,	0.890392787786890240,	0.890415546324780370,	0.890438302636631150,	0.890461056722386180,	
+0.890483808581988610,	0.890506558215381380,	0.890529305622507870,	0.890552050803311120,	0.890574793757734630,	0.890597534485720770,	0.890620272987213020,	0.890643009262154560,	
+0.890665743310488640,	0.890688475132158320,	0.890711204727106850,	0.890733932095277400,	0.890756657236613460,	0.890779380151057510,	0.890802100838553050,	0.890824819299043340,	
+0.890847535532471650,	0.890870249538781130,	0.890892961317914960,	0.890915670869816380,	0.890938378194429000,	0.890961083291695320,	0.890983786161558930,	0.891006486803962990,	
+0.891029185218850880,	0.891051881406165870,	0.891074575365851110,	0.891097267097850310,	0.891119956602105970,	0.891142643878561680,	0.891165328927160830,	0.891188011747846680,	
+0.891210692340562490,	0.891233370705251550,	0.891256046841857110,	0.891278720750323110,	0.891301392430591810,	0.891324061882607040,	0.891346729106312070,	0.891369394101650280,	
+0.891392056868565150,	0.891414717406999730,	0.891437375716897520,	0.891460031798202320,	0.891482685650856640,	0.891505337274804300,	0.891527986669988560,	0.891550633836352800,	
+0.891573278773840520,	0.891595921482395080,	0.891618561961960210,	0.891641200212478500,	0.891663836233893780,	0.891686470026149540,	0.891709101589189030,	0.891731730922955880,	
+0.891754358027393330,	0.891776982902444890,	0.891799605548054370,	0.891822225964164490,	0.891844844150719070,	0.891867460107661490,	0.891890073834935240,	0.891912685332483800,	
+0.891935294600250670,	0.891957901638179670,	0.891980506446213630,	0.892003109024296250,	0.892025709372371130,	0.892048307490381660,	0.892070903378271440,	0.892093497035984060,	
+0.892116088463462800,	0.892138677660651800,	0.892161264627493680,	0.892183849363932470,	0.892206431869911550,	0.892229012145374530,	0.892251590190265120,	0.892274166004526580,	
+0.892296739588102740,	0.892319310940937300,	0.892341880062973320,	0.892364446954154620,	0.892387011614424800,	0.892409574043727450,	0.892432134242006180,	0.892454692209204480,	
+0.892477247945266510,	0.892499801450135080,	0.892522352723754130,	0.892544901766067270,	0.892567448577018090,	0.892589993156550410,	0.892612535504607620,	0.892635075621133640,	
+0.892657613506072200,	0.892680149159366440,	0.892702682580960310,	0.892725213770797500,	0.892747742728821510,	0.892770269454976280,	0.892792793949205410,	0.892815316211452940,	
+0.892837836241661690,	0.892860354039775930,	0.892882869605739260,	0.892905382939495400,	0.892927894040988050,	0.892950402910161030,	0.892972909546957960,	0.892995413951323090,	
+0.893017916123199250,	0.893040416062530600,	0.893062913769260950,	0.893085409243333910,	0.893107902484693410,	0.893130393493283160,	0.893152882269046990,	0.893175368811928940,	
+0.893197853121872050,	0.893220335198820600,	0.893242815042718300,	0.893265292653508960,	0.893287768031136300,	0.893310241175544250,	0.893332712086677080,	0.893355180764477730,	
+0.893377647208890350,	0.893400111419858870,	0.893422573397327110,	0.893445033141239020,	0.893467490651538190,	0.893489945928168770,	0.893512398971074820,	0.893534849780199480,	
+0.893557298355486920,	0.893579744696881280,	0.893602188804326180,	0.893624630677765650,	0.893647070317143520,	0.893669507722403720,	0.893691942893490520,	0.893714375830347070,	
+0.893736806532917760,	0.893759235001146400,	0.893781661234976930,	0.893804085234353280,	0.893826506999219510,	0.893848926529519750,	0.893871343825197400,	0.893893758886196600,	
+0.893916171712461400,	0.893938582303935860,	0.893960990660563780,	0.893983396782289220,	0.894005800669056220,	0.894028202320809040,	0.894050601737491070,	0.894072998919046570,	
+0.894095393865419470,	0.894117786576553940,	0.894140177052394010,	0.894162565292883630,	0.894184951297967160,	0.894207335067587980,	0.894229716601690370,	0.894252095900218590,	
+0.894274472963116460,	0.894296847790328250,	0.894319220381797790,	0.894341590737469440,	0.894363958857287370,	0.894386324741195060,	0.894408688389137010,	0.894431049801057140,	
+0.894453408976899620,	0.894475765916608710,	0.894498120620128350,	0.894520473087402570,	0.894542823318376090,	0.894565171312992180,	0.894587517071195330,	0.894609860592929680,	
+0.894632201878139300,	0.894654540926768550,	0.894676877738761370,	0.894699212314062460,	0.894721544652615000,	0.894743874754363790,	0.894766202619252880,	0.894788528247226430,	
+0.894810851638228600,	0.894833172792203760,	0.894855491709095950,	0.894877808388849780,	0.894900122831408740,	0.894922435036717310,	0.894944745004719880,	0.894967052735360590,	
+0.894989358228583610,	0.895011661484333200,	0.895033962502553740,	0.895056261283189710,	0.895078557826184620,	0.895100852131483160,	0.895123144199029610,	0.895145434028768120,	
+0.895167721620643060,	0.895190006974598720,	0.895212290090579790,	0.895234570968529760,	0.895256849608393250,	0.895279126010114610,	0.895301400173638130,	0.895323672098908170,	
+0.895345941785869130,	0.895368209234465140,	0.895390474444641040,	0.895412737416340310,	0.895434998149507780,	0.895457256644087820,	0.895479512900024590,	0.895501766917262690,	
+0.895524018695746270,	0.895546268235420270,	0.895568515536228180,	0.895590760598114820,	0.895613003421024570,	0.895635244004901800,	0.895657482349690890,	0.895679718455336340,	
+0.895701952321782400,	0.895724183948974020,	0.895746413336854790,	0.895768640485369530,	0.895790865394462730,	0.895813088064078670,	0.895835308494161930,	0.895857526684656900,	
+0.895879742635508070,	0.895901956346660260,	0.895924167818057170,	0.895946377049643750,	0.895968584041364260,	0.895990788793163410,	0.896012991304985460,	0.896035191576775140,	
+0.896057389608477250,	0.896079585400035410,	0.896101778951394650,	0.896123970262499460,	0.896146159333294330,	0.896168346163723760,	0.896190530753732340,	0.896212713103264670,	
+0.896234893212265570,	0.896257071080678760,	0.896279246708449380,	0.896301420095521830,	0.896323591241840800,	0.896345760147350680,	0.896367926811996290,	0.896390091235722000,	
+0.896412253418472860,	0.896434413360192690,	0.896456571060826550,	0.896478726520318900,	0.896500879738614590,	0.896523030715657980,	0.896545179451393780,	0.896567325945767050,	
+0.896589470198721590,	0.896611612210202470,	0.896633751980154270,	0.896655889508521710,	0.896678024795249500,	0.896700157840282120,	0.896722288643564400,	0.896744417205041390,	
+0.896766543524656900,	0.896788667602356090,	0.896810789438083570,	0.896832909031784140,	0.896855026383402310,	0.896877141492883000,	0.896899254360171260,	0.896921364985210910,	
+0.896943473367947220,	0.896965579508324780,	0.896987683406288540,	0.897009785061782970,	0.897031884474752910,	0.897053981645143160,	0.897076076572898900,	0.897098169257964040,	
+0.897120259700283750,	0.897142347899802740,	0.897164433856465940,	0.897186517570218060,	0.897208599041003920,	0.897230678268768230,	0.897252755253456160,	0.897274829995011960,	
+0.897296902493380570,	0.897318972748507030,	0.897341040760335940,	0.897363106528812350,	0.897385170053880850,	0.897407231335486940,	0.897429290373574550,	0.897451347168088940,	
+0.897473401718974940,	0.897495454026177470,	0.897517504089641370,	0.897539551909311450,	0.897561597485132650,	0.897583640817050220,	0.897605681905008450,	0.897627720748952360,	
+0.897649757348826900,	0.897671791704577230,	0.897693823816147930,	0.897715853683484170,	0.897737881306530760,	0.897759906685232980,	0.897781929819535090,	0.897803950709382350,	
+0.897825969354719700,	0.897847985755492180,	0.897869999911644730,	0.897892011823122170,	0.897914021489870100,	0.897936028911832440,	0.897958034088954800,	0.897980037021182120,	
+0.898002037708459320,	0.898024036150731340,	0.898046032347943330,	0.898068026300040230,	0.898090018006967530,	0.898112007468669260,	0.898133994685091030,	0.898155979656177880,	
+0.898177962381874750,	0.898199942862126680,	0.898221921096878710,	0.898243897086076440,	0.898265870829664030,	0.898287842327586850,	0.898309811579790060,	0.898331778586218820,	
+0.898353743346818060,	0.898375705861533040,	0.898397666130308690,	0.898419624153090620,	0.898441579929822990,	0.898463533460451490,	0.898485484744921180,	0.898507433783177100,	
+0.898529380575164520,	0.898551325120828360,	0.898573267420114010,	0.898595207472966840,	0.898617145279331230,	0.898639080839152780,	0.898661014152376650,	0.898682945218947870,	
+0.898704874038811830,	0.898726800611913570,	0.898748724938198800,	0.898770647017611780,	0.898792566850098120,	0.898814484435602970,	0.898836399774071700,	0.898858312865449370,	
+0.898880223709681350,	0.898902132306712680,	0.898924038656489180,	0.898945942758955010,	0.898967844614056100,	0.898989744221737610,	0.899011641581944690,	0.899033536694622710,	
+0.899055429559716960,	0.899077320177172900,	0.899099208546935150,	0.899121094668949410,	0.899142978543161050,	0.899164860169515130,	0.899186739547957030,	0.899208616678432100,	
+0.899230491560885640,	0.899252364195263440,	0.899274234581509790,	0.899296102719570610,	0.899317968609391170,	0.899339832250916850,	0.899361693644092910,	0.899383552788864730,	
+0.899405409685177680,	0.899427264332977590,	0.899449116732208840,	0.899470966882817250,	0.899492814784748410,	0.899514660437947370,	0.899536503842359720,	0.899558344997930860,	
+0.899580183904606480,	0.899602020562331290,	0.899623854971051130,	0.899645687130711140,	0.899667517041257030,	0.899689344702634180,	0.899711170114787850,	0.899732993277663760,	
+0.899754814191207400,	0.899776632855363690,	0.899798449270078460,	0.899820263435297090,	0.899842075350964940,	0.899863885017027740,	0.899885692433430750,	0.899907497600119570,	
+0.899929300517040010,	0.899951101184136790,	0.899972899601355850,	0.899994695768642660,	0.900016489685942720,	0.900038281353201520,	0.900060070770364760,	0.900081857937378050,	
+0.900103642854186430,	0.900125425520735600,	0.900147205936971280,	0.900168984102838850,	0.900190760018284020,	0.900212533683252380,	0.900234305097689310,	0.900256074261540860,	
+0.900277841174751850,	0.900299605837268200,	0.900321368249035640,	0.900343128409999530,	0.900364886320105700,	0.900386641979299630,	0.900408395387527370,	0.900430146544733630,	
+0.900451895450864570,	0.900473642105865890,	0.900495386509682970,	0.900517128662261630,	0.900538868563547480,	0.900560606213486100,	0.900582341612023660,	0.900604074759104980,	
+0.900625805654676090,	0.900647534298682610,	0.900669260691070450,	0.900690984831785000,	0.900712706720772190,	0.900734426357977510,	0.900756143743347230,	0.900777858876826150,	
+0.900799571758360560,	0.900821282387895940,	0.900842990765378100,	0.900864696890752770,	0.900886400763965760,	0.900908102384963110,	0.900929801753689750,	0.900951498870091960,	
+0.900973193734115440,	0.900994886345705900,	0.901016576704809170,	0.901038264811370950,	0.901059950665337060,	0.901081634266653770,	0.901103315615265910,	0.901124994711119840,	
+0.901146671554161170,	0.901168346144335940,	0.901190018481589860,	0.901211688565868640,	0.901233356397118210,	0.901255021975284840,	0.901276685300313460,	0.901298346372150450,	
+0.901320005190741510,	0.901341661756032590,	0.901363316067969490,	0.901384968126498150,	0.901406617931564740,	0.901428265483114390,	0.901449910781093380,	0.901471553825447520,	
+0.901493194616122870,	0.901514833153065240,	0.901536469436220570,	0.901558103465534670,	0.901579735240953810,	0.901601364762423360,	0.901622992029889380,	0.901644617043298010,	
+0.901666239802595080,	0.901687860307726520,	0.901709478558638370,	0.901731094555276890,	0.901752708297587250,	0.901774319785515810,	0.901795929019008620,	0.901817535998011620,	
+0.901839140722470840,	0.901860743192332110,	0.901882343407541590,	0.901903941368045530,	0.901925537073789200,	0.901947130524719090,	0.901968721720781240,	0.901990310661921480,	
+0.902011897348085960,	0.902033481779220710,	0.902055063955271690,	0.902076643876185470,	0.902098221541907220,	0.902119796952383420,	0.902141370107560130,	0.902162941007383480,	
+0.902184509651799420,	0.902206076040754090,	0.902227640174193990,	0.902249202052064380,	0.902270761674311750,	0.902292319040882140,	0.902313874151721820,	0.902335427006776820,	
+0.902356977605993320,	0.902378525949317220,	0.902400072036695260,	0.902421615868072790,	0.902443157443396200,	0.902464696762611760,	0.902486233825665620,	0.902507768632503820,	
+0.902529301183072620,	0.902550831477318180,	0.902572359515187110,	0.902593885296624650,	0.902615408821577540,	0.902636930089991910,	0.902658449101813920,	0.902679965856989730,	
+0.902701480355465710,	0.902722992597188470,	0.902744502582103260,	0.902766010310156800,	0.902787515781295240,	0.902809018995465060,	0.902830519952612210,	0.902852018652683050,	
+0.902873515095623970,	0.902895009281381330,	0.902916501209900860,	0.902937990881129140,	0.902959478295012440,	0.902980963451497030,	0.903002446350529290,	0.903023926992055360,	
+0.903045405376021960,	0.903066881502374800,	0.903088355371060250,	0.903109826982024910,	0.903131296335215050,	0.903152763430576930,	0.903174228268056820,	0.903195690847601210,	
+0.903217151169156680,	0.903238609232668970,	0.903260065038084760,	0.903281518585350330,	0.903302969874412160,	0.903324418905216530,	0.903345865677709800,	0.903367310191838470,	
+0.903388752447549240,	0.903410192444787710,	0.903431630183500810,	0.903453065663634700,	0.903474498885135980,	0.903495929847951020,	0.903517358552026200,	0.903538784997308440,	
+0.903560209183743250,	0.903581631111277540,	0.903603050779857810,	0.903624468189430430,	0.903645883339941890,	0.903667296231338680,	0.903688706863567170,	0.903710115236574300,	
+0.903731521350305770,	0.903752925204708400,	0.903774326799728690,	0.903795726135313230,	0.903817123211408500,	0.903838518027960890,	0.903859910584916990,	0.903881300882223630,	
+0.903902688919826720,	0.903924074697673110,	0.903945458215709260,	0.903966839473881790,	0.903988218472137170,	0.904009595210422120,	0.904030969688683350,	0.904052341906866790,	
+0.904073711864919470,	0.904095079562787780,	0.904116445000418430,	0.904137808177757910,	0.904159169094752910,	0.904180527751350050,	0.904201884147496140,	0.904223238283137220,	
+0.904244590158220230,	0.904265939772691650,	0.904287287126498310,	0.904308632219586680,	0.904329975051903600,	0.904351315623395770,	0.904372653934009450,	0.904393989983691360,	
+0.904415323772388420,	0.904436655300047130,	0.904457984566614190,	0.904479311572036200,	0.904500636316260100,	0.904521958799232690,	0.904543279020900040,	0.904564596981209170,	
+0.904585912680106800,	0.904607226117539630,	0.904628537293454380,	0.904649846207797870,	0.904671152860516690,	0.904692457251558000,	0.904713759380867840,	0.904735059248393260,	
+0.904756356854081070,	0.904777652197877870,	0.904798945279730700,	0.904820236099586060,	0.904841524657391210,	0.904862810953092180,	0.904884094986636130,	0.904905376757969890,	
+0.904926656267040160,	0.904947933513793770,	0.904969208498177520,	0.904990481220138370,	0.905011751679623330,	0.905033019876578470,	0.905054285810951150,	0.905075549482688090,	
+0.905096810891736100,	0.905118070038042230,	0.905139326921553080,	0.905160581542215900,	0.905181833899977080,	0.905203083994783550,	0.905224331826582350,	0.905245577395320300,	
+0.905266820700944330,	0.905288061743401370,	0.905309300522638140,	0.905330537038602110,	0.905351771291239340,	0.905373003280497080,	0.905394233006322380,	0.905415460468662170,	
+0.905436685667463160,	0.905457908602672500,	0.905479129274237130,	0.905500347682104190,	0.905521563826220070,	0.905542777706532130,	0.905563989322987100,	0.905585198675532220,	
+0.905606405764114220,	0.905627610588680240,	0.905648813149177670,	0.905670013445552650,	0.905691211477752670,	0.905712407245724550,	0.905733600749415450,	0.905754791988772400,	
+0.905775980963742340,	0.905797167674272320,	0.905818352120309700,	0.905839534301800860,	0.905860714218693190,	0.905881891870933820,	0.905903067258469590,	0.905924240381247750,	
+0.905945411239215350,	0.905966579832319320,	0.905987746160507370,	0.906008910223725540,	0.906030072021921540,	0.906051231555042300,	0.906072388823034980,	0.906093543825846610,	
+0.906114696563424470,	0.906135847035716040,	0.906156995242667460,	0.906178141184226460,	0.906199284860340180,	0.906220426270955560,	0.906241565416019970,	0.906262702295480450,	
+0.906283836909284160,	0.906304969257378690,	0.906326099339710310,	0.906347227156226840,	0.906368352706875210,	0.906389475991602690,	0.906410597010356530,	0.906431715763083790,	
+0.906452832249732280,	0.906473946470248150,	0.906495058424579230,	0.906516168112672660,	0.906537275534475720,	0.906558380689935550,	0.906579483578999420,	0.906600584201614600,	
+0.906621682557728680,	0.906642778647288150,	0.906663872470240720,	0.906684964026533650,	0.906706053316114090,	0.906727140338929430,	0.906748225094926920,	0.906769307584053830,	
+0.906790387806257870,	0.906811465761485520,	0.906832541449684610,	0.906853614870802290,	0.906874686024785830,	0.906895754911582810,	0.906916821531140280,	0.906937885883406180,	
+0.906958947968326990,	0.906980007785850310,	0.907001065335923730,	0.907022120618494410,	0.907043173633509840,	0.907064224380917270,	0.907085272860664200,	0.907106319072698340,	
+0.907127363016966280,	0.907148404693415840,	0.907169444101994290,	0.907190481242649230,	0.907211516115327910,	0.907232548719977830,	0.907253579056546360,	0.907274607124981420,	
+0.907295632925229410,	0.907316656457238470,	0.907337677720955860,	0.907358696716328960,	0.907379713443305370,	0.907400727901832570,	0.907421740091858280,	0.907442750013329190,	
+0.907463757666193360,	0.907484763050398050,	0.907505766165890850,	0.907526767012619140,	0.907547765590530630,	0.907568761899572700,	0.907589755939693270,	0.907610747710838940,	
+0.907631737212957870,	0.907652724445997430,	0.907673709409905220,	0.907694692104628610,	0.907715672530115310,	0.907736650686313260,	0.907757626573169160,	0.907778600190631060,	
+0.907799571538646430,	0.907820540617162890,	0.907841507426127900,	0.907862471965489190,	0.907883434235194350,	0.907904394235191310,	0.907925351965426900,	0.907946307425849030,	
+0.907967260616405420,	0.907988211537043680,	0.908009160187711490,	0.908030106568356250,	0.908051050678925890,	0.908071992519368210,	0.908092932089630160,	0.908113869389659770,	
+0.908134804419404750,	0.908155737178812710,	0.908176667667831230,	0.908197595886408250,	0.908218521834491590,	0.908239445512028180,	0.908260366918966170,	0.908281286055253380,	
+0.908302202920837190,	0.908323117515665630,	0.908344029839686210,	0.908364939892846720,	0.908385847675095340,	0.908406753186378870,	0.908427656426645470,	0.908448557395843070,	
+0.908469456093919160,	0.908490352520821660,	0.908511246676498300,	0.908532138560896870,	0.908553028173965330,	0.908573915515650920,	0.908594800585901700,	0.908615683384665580,	
+0.908636563911890070,	0.908657442167523310,	0.908678318151512900,	0.908699191863806990,	0.908720063304352840,	0.908740932473098510,	0.908761799369991800,	0.908782663994980640,	
+0.908803526348012760,	0.908824386429036070,	0.908845244237998510,	0.908866099774848110,	0.908886953039532150,	0.908907804031998780,	0.908928652752195920,	0.908949499200071400,	
+0.908970343375573140,	0.908991185278649080,	0.909012024909247370,	0.909032862267315170,	0.909053697352800950,	0.909074530165652320,	0.909095360705817530,	0.909116188973244200,	
+0.909137014967880460,	0.909157838689674260,	0.909178660138573740,	0.909199479314526270,	0.909220296217480020,	0.909241110847383020,	0.909261923204183310,	0.909282733287828830,	
+0.909303541098267390,	0.909324346635447260,	0.909345149899316470,	0.909365950889822530,	0.909386749606913680,	0.909407546050537970,	0.909428340220643340,	0.909449132117177930,	
+0.909469921740089670,	0.909490709089327050,	0.909511494164837230,	0.909532276966568580,	0.909553057494469350,	0.909573835748487490,	0.909594611728570920,	0.909615385434667910,	
+0.909636156866726500,	0.909656926024694950,	0.909677692908520740,	0.909698457518152370,	0.909719219853537760,	0.909739979914625190,	0.909760737701362570,	0.909781493213698170,	
+0.909802246451580030,	0.909822997414956650,	0.909843746103775390,	0.909864492517984740,	0.909885236657532960,	0.909905978522367990,	0.909926718112438080,	0.909947455427691400,	
+0.909968190468076530,	0.909988923233540750,	0.910009653724032640,	0.910030381939500370,	0.910051107879892180,	0.910071831545156250,	0.910092552935240720,	0.910113272050093740,	
+0.910133988889664010,	0.910154703453898930,	0.910175415742747180,	0.910196125756156830,	0.910216833494076120,	0.910237538956453320,	0.910258242143236700,	0.910278943054374850,	
+0.910299641689815360,	0.910320338049506630,	0.910341032133397120,	0.910361723941435000,	0.910382413473568630,	0.910403100729746170,	0.910423785709916000,	0.910444468414026710,	
+0.910465148842025900,	0.910485826993862160,	0.910506502869483870,	0.910527176468839410,	0.910547847791876920,	0.910568516838544780,	0.910589183608791490,	0.910609848102565510,	
+0.910630510319814570,	0.910651170260487360,	0.910671827924532160,	0.910692483311897450,	0.910713136422531490,	0.910733787256382770,	0.910754435813399880,	0.910775082093530530,	
+0.910795726096723550,	0.910816367822927190,	0.910837007272089940,	0.910857644444160060,	0.910878279339086270,	0.910898911956816600,	0.910919542297300100,	0.910940170360484360,	
+0.910960796146318200,	0.910981419654750100,	0.911002040885728450,	0.911022659839201610,	0.911043276515118180,	0.911063890913426880,	0.911084503034075510,	0.911105112877012900,	
+0.911125720442187540,	0.911146325729547790,	0.911166928739042370,	0.911187529470619540,	0.911208127924227900,	0.911228724099816260,	0.911249317997332440,	0.911269909616725380,	
+0.911290498957943560,	0.911311086020935360,	0.911331670805649590,	0.911352253312034620,	0.911372833540038950,	0.911393411489611620,	0.911413987160700430,	0.911434560553254220,	
+0.911455131667221590,	0.911475700502551110,	0.911496267059191510,	0.911516831337091160,	0.911537393336199100,	0.911557953056463140,	0.911578510497832340,	0.911599065660255280,	
+0.911619618543680570,	0.911640169148056790,	0.911660717473332550,	0.911681263519456550,	0.911701807286377730,	0.911722348774044120,	0.911742887982404550,	0.911763424911407830,	
+0.911783959561002440,	0.911804491931137220,	0.911825022021760860,	0.911845549832821840,	0.911866075364269220,	0.911886598616051260,	0.911907119588116650,	0.911927638280414230,	
+0.911948154692892810,	0.911968668825500980,	0.911989180678187460,	0.912009690250901390,	0.912030197543590710,	0.912050702556204460,	0.912071205288691570,	0.912091705741000620,	
+0.912112203913080340,	0.912132699804879650,	0.912153193416347150,	0.912173684747432100,	0.912194173798082430,	0.912214660568247290,	0.912235145057875510,	0.912255627266915890,	
+0.912276107195317270,	0.912296584843028340,	0.912317060209998250,	0.912337533296175170,	0.912358004101508250,	0.912378472625946400,	0.912398938869438240,	0.912419402831932790,	
+0.912439864513378880,	0.912460323913725340,	0.912480781032921300,	0.912501235870914920,	0.912521688427655460,	0.912542138703091750,	0.912562586697172720,	0.912583032409847280,	
+0.912603475841064160,	0.912623916990772390,	0.912644355858921230,	0.912664792445458840,	0.912685226750334370,	0.912705658773496850,	0.912726088514895230,	0.912746515974478420,	
+0.912766941152195250,	0.912787364047995100,	0.912807784661826220,	0.912828202993637870,	0.912848619043378990,	0.912869032810998630,	0.912889444296445580,	0.912909853499669020,	
+0.912930260420617760,	0.912950665059241160,	0.912971067415487610,	0.912991467489306370,	0.913011865280646480,	0.913032260789456980,	0.913052654015686800,	0.913073044959284870,	
+0.913093433620200460,	0.913113819998382810,	0.913134204093780210,	0.913154585906342130,	0.913174965436017510,	0.913195342682755600,	0.913215717646505220,	0.913236090327215640,	
+0.913256460724836130,	0.913276828839315160,	0.913297194670602110,	0.913317558218646020,	0.913337919483396040,	0.913358278464801330,	0.913378635162810810,	0.913398989577373870,	
+0.913419341708439640,	0.913439691555956830,	0.913460039119874720,	0.913480384400142560,	0.913500727396709400,	0.913521068109524380,	0.913541406538536770,	0.913561742683696050,	
+0.913582076544950490,	0.913602408122249800,	0.913622737415543120,	0.913643064424779490,	0.913663389149908300,	0.913683711590878580,	0.913704031747639590,	0.913724349620140930,	
+0.913744665208330980,	0.913764978512159430,	0.913785289531575450,	0.913805598266528070,	0.913825904716966900,	0.913846208882840850,	0.913866510764099300,	0.913886810360691860,	
+0.913907107672567000,	0.913927402699674430,	0.913947695441963300,	0.913967985899383000,	0.913988274071882660,	0.914008559959411660,	0.914028843561919600,	0.914049124879355080,	
+0.914069403911667800,	0.914089680658807020,	0.914109955120721910,	0.914130227297362040,	0.914150497188676580,	0.914170764794614790,	0.914191030115126480,	0.914211293150160360,	
+0.914231553899665930,	0.914251812363592540,	0.914272068541889690,	0.914292322434506640,	0.914312574041392880,	0.914332823362497550,	0.914353070397770580,	0.914373315147160580,	
+0.914393557610617250,	0.914413797788090070,	0.914434035679528410,	0.914454271284881660,	0.914474504604099180,	0.914494735637130910,	0.914514964383925320,	0.914535190844432360,	
+0.914555415018601380,	0.914575636906381990,	0.914595856507723350,	0.914616073822575150,	0.914636288850886770,	0.914656501592608030,	0.914676712047687750,	0.914696920216075520,	
+0.914717126097721160,	0.914737329692573820,	0.914757531000583320,	0.914777730021698820,	0.914797926755870460,	0.914818121203046950,	0.914838313363178110,	0.914858503236213430,	
+0.914878690822102600,	0.914898876120794900,	0.914919059132240140,	0.914939239856387700,	0.914959418293187500,	0.914979594442588360,	0.914999768304540330,	0.915019939878992770,	
+0.915040109165895510,	0.915060276165197810,	0.915080440876849480,	0.915100603300800120,	0.915120763436999550,	0.915140921285396700,	0.915161076845941500,	0.915181230118583770,	
+0.915201381103272870,	0.915221529799958410,	0.915241676208590320,	0.915261820329118290,	0.915281962161491380,	0.915302101705659510,	0.915322238961572500,	0.915342373929179720,	
+0.915362506608431210,	0.915382636999276240,	0.915402765101664850,	0.915422890915546850,	0.915443014440871170,	0.915463135677588080,	0.915483254625647060,	0.915503371284997920,	
+0.915523485655590390,	0.915543597737374150,	0.915563707530298920,	0.915583815034314740,	0.915603920249370650,	0.915624023175416800,	0.915644123812402900,	0.915664222160278650,	
+0.915684318218993880,	0.915704411988498280,	0.915724503468742010,	0.915744592659674230,	0.915764679561244850,	0.915784764173403820,	0.915804846496100830,	0.915824926529285820,	
+0.915845004272908380,	0.915865079726918550,	0.915885152891266260,	0.915905223765900780,	0.915925292350772250,	0.915945358645830490,	0.915965422651025320,	0.915985484366306670,	
+0.916005543791624240,	0.916025600926928310,	0.916045655772168010,	0.916065708327293620,	0.916085758592254830,	0.916105806567001800,	0.916125852251484130,	0.916145895645651960,	
+0.916165936749455010,	0.916185975562843540,	0.916206012085766690,	0.916226046318174950,	0.916246078260018030,	0.916266107911245960,	0.916286135271808580,	0.916306160341655910,	
+0.916326183120737770,	0.916346203609004540,	0.916366221806405480,	0.916386237712890850,	0.916406251328410690,	0.916426262652914820,	0.916446271686353290,	0.916466278428676120,	
+0.916486282879833580,	0.916506285039775050,	0.916526284908450780,	0.916546282485810710,	0.916566277771804990,	0.916586270766383660,	0.916606261469496530,	0.916626249881093760,	
+0.916646236001125820,	0.916666219829541880,	0.916686201366292310,	0.916706180611327360,	0.916726157564596860,	0.916746132226051060,	0.916766104595639900,	0.916786074673313410,	
+0.916806042459022200,	0.916826007952715400,	0.916845971154343630,	0.916865932063857030,	0.916885890681205520,	0.916905847006339260,	0.916925801039208400,	0.916945752779763420,	
+0.916965702227953710,	0.916985649383729730,	0.917005594247041530,	0.917025536817839490,	0.917045477096073540,	0.917065415081693920,	0.917085350774650700,	0.917105284174894560,	
+0.917125215282374780,	0.917145144097041950,	0.917165070618846330,	0.917184994847738080,	0.917204916783667220,	0.917224836426584140,	0.917244753776439210,	0.917264668833182140,	
+0.917284581596763400,	0.917304492067133270,	0.917324400244241780,	0.917344306128039410,	0.917364209718476210,	0.917384111015502430,	0.917404010019068790,	0.917423906729124770,	
+0.917443801145620960,	0.917463693268507630,	0.917483583097735140,	0.917503470633253660,	0.917523355875013550,	0.917543238822964960,	0.917563119477058710,	0.917582997837244170,	
+0.917602873903472280,	0.917622747675693180,	0.917642619153857140,	0.917662488337914640,	0.917682355227815830,	0.917702219823511630,	0.917722082124951430,	0.917741942132086040,	
+0.917761799844865720,	0.917781655263240960,	0.917801508387162120,	0.917821359216579370,	0.917841207751443400,	0.917861053991704590,	0.917880897937312870,	0.917900739588218940,	
+0.917920578944373180,	0.917940416005725960,	0.917960250772227650,	0.917980083243828740,	0.917999913420479930,	0.918019741302131040,	0.918039566888732780,	0.918059390180235520,	
+0.918079211176589860,	0.918099029877746280,	0.918118846283654920,	0.918138660394266610,	0.918158472209531950,	0.918178281729400750,	0.918198088953823820,	0.918217893882751660,	
+0.918237696516134850,	0.918257496853923770,	0.918277294896068910,	0.918297090642520850,	0.918316884093230310,	0.918336675248147330,	0.918356464107222600,	0.918376250670406740,	
+0.918396034937650320,	0.918415816908903730,	0.918435596584117550,	0.918455373963242840,	0.918475149046229290,	0.918494921833027830,	0.918514692323589180,	0.918534460517863690,	
+0.918554226415802090,	0.918573990017354960,	0.918593751322472780,	0.918613510331106610,	0.918633267043206360,	0.918653021458722850,	0.918672773577606790,	0.918692523399808890,	
+0.918712270925279630,	0.918732016153969710,	0.918751759085829730,	0.918771499720810740,	0.918791238058862540,	0.918810974099936400,	0.918830707843982690,	0.918850439290952340,	
+0.918870168440795830,	0.918889895293463880,	0.918909619848907510,	0.918929342107076770,	0.918949062067922710,	0.918968779731396010,	0.918988495097447290,	0.919008208166027350,	
+0.919027918937086910,	0.919047627410576770,	0.919067333586447770,	0.919087037464650150,	0.919106739045134850,	0.919126438327852790,	0.919146135312754690,	0.919165829999791130,	
+0.919185522388913050,	0.919205212480071480,	0.919224900273216570,	0.919244585768299370,	0.919264268965270800,	0.919283949864081460,	0.919303628464682280,	0.919323304767024060,	
+0.919342978771057530,	0.919362650476733930,	0.919382319884003320,	0.919401986992816940,	0.919421651803125630,	0.919441314314880080,	0.919460974528031330,	0.919480632442530200,	
+0.919500288058327400,	0.919519941375374180,	0.919539592393620820,	0.919559241113018570,	0.919578887533518130,	0.919598531655070440,	0.919618173477626420,	0.919637813001137010,	
+0.919657450225553450,	0.919677085150825800,	0.919696717776905540,	0.919716348103743480,	0.919735976131290540,	0.919755601859497670,	0.919775225288315790,	0.919794846417695820,	
+0.919814465247589030,	0.919834081777945790,	0.919853696008717360,	0.919873307939854670,	0.919892917571308750,	0.919912524903030550,	0.919932129934970980,	0.919951732667081080,	
+0.919971333099312230,	0.919990931231614680,	0.920010527063939820,	0.920030120596238570,	0.920049711828462070,	0.920069300760561370,	0.920088887392487290,	0.920108471724191410,	
+0.920128053755624010,	0.920147633486736450,	0.920167210917479880,	0.920186786047805240,	0.920206358877663550,	0.920225929407006090,	0.920245497635783670,	0.920265063563947990,	
+0.920284627191449210,	0.920304188518238920,	0.920323747544268160,	0.920343304269487960,	0.920362858693849480,	0.920382410817303990,	0.920401960639802730,	0.920421508161296310,	
+0.920441053381735990,	0.920460596301073130,	0.920480136919258780,	0.920499675236243990,	0.920519211251980110,	0.920538744966418190,	0.920558276379509710,	0.920577805491205270,	
+0.920597332301456240,	0.920616856810213880,	0.920636379017429450,	0.920655898923053990,	0.920675416527038770,	0.920694931829335150,	0.920714444829894400,	0.920733955528667320,	
+0.920753463925605200,	0.920772970020659500,	0.920792473813781380,	0.920811975304922090,	0.920831474494032910,	0.920850971381065310,	0.920870465965969890,	0.920889958248698460,	
+0.920909448229201950,	0.920928935907431970,	0.920948421283339540,	0.920967904356876140,	0.920987385127992940,	0.921006863596641630,	0.921026339762772820,	0.921045813626338190,	
+0.921065285187289030,	0.921084754445576580,	0.921104221401152330,	0.921123686053967440,	0.921143148403973380,	0.921162608451121860,	0.921182066195363360,	0.921201521636649700,	
+0.921220974774932370,	0.921240425610162510,	0.921259874142291490,	0.921279320371270920,	0.921298764297052370,	0.921318205919586570,	0.921337645238825220,	0.921357082254719790,	
+0.921376516967221670,	0.921395949376282220,	0.921415379481852930,	0.921434807283885160,	0.921454232782330740,	0.921473655977140370,	0.921493076868265870,	0.921512495455658720,	
+0.921531911739270290,	0.921551325719052070,	0.921570737394955540,	0.921590146766932520,	0.921609553834933810,	0.921628958598911140,	0.921648361058816090,	0.921667761214600260,	
+0.921687159066214900,	0.921706554613611730,	0.921725947856742110,	0.921745338795557980,	0.921764727430010140,	0.921784113760050540,	0.921803497785630640,	0.921822879506701940,	
+0.921842258923216140,	0.921861636035124610,	0.921881010842379060,	0.921900383344931180,	0.921919753542732150,	0.921939121435733640,	0.921958487023887390,	0.921977850307144960,	
+0.921997211285457860,	0.922016569958777680,	0.922035926327056440,	0.922055280390245090,	0.922074632148295550,	0.922093981601159410,	0.922113328748788260,	0.922132673591133820,	
+0.922152016128147680,	0.922171356359781540,	0.922190694285987320,	0.922210029906716080,	0.922229363221919730,	0.922248694231549980,	0.922268022935558430,	0.922287349333896890,	
+0.922306673426516950,	0.922325995213370330,	0.922345314694409170,	0.922364631869584280,	0.922383946738847830,	0.922403259302151500,	0.922422569559447010,	0.922441877510686070,	
+0.922461183155820490,	0.922480486494802300,	0.922499787527582550,	0.922519086254113270,	0.922538382674346290,	0.922557676788233420,	0.922576968595726350,	0.922596258096776810,	
+0.922615545291336600,	0.922634830179357990,	0.922654112760791900,	0.922673393035590480,	0.922692671003705670,	0.922711946665089040,	0.922731220019692660,	0.922750491067468200,	
+0.922769759808367840,	0.922789026242342820,	0.922808290369345090,	0.922827552189326770,	0.922846811702239480,	0.922866068908035240,	0.922885323806665770,	0.922904576398082990,	
+0.922923826682239160,	0.922943074659085430,	0.922962320328573950,	0.922981563690656650,	0.923000804745285450,	0.923020043492412290,	0.923039279931989090,	0.923058514063967550,	
+0.923077745888300160,	0.923096975404937960,	0.923116202613833430,	0.923135427514938380,	0.923154650108204740,	0.923173870393584450,	0.923193088371029540,	0.923212304040492150,	
+0.923231517401923770,	0.923250728455276560,	0.923269937200502430,	0.923289143637553540,	0.923308347766381820,	0.923327549586939190,	0.923346749099177800,	0.923365946303049690,	
+0.923385141198506560,	0.923404333785500460,	0.923423524063983540,	0.923442712033907820,	0.923461897695225350,	0.923481081047888060,	0.923500262091848430,	0.923519440827057840,	
+0.923538617253468640,	0.923557791371033000,	0.923576963179702730,	0.923596132679430080,	0.923615299870167110,	0.923634464751865950,	0.923653627324478870,	0.923672787587957460,	
+0.923691945542254090,	0.923711101187320800,	0.923730254523109750,	0.923749405549573080,	0.923768554266662930,	0.923787700674331360,	0.923806844772530940,	0.923825986561213060,	
+0.923845126040330090,	0.923864263209834390,	0.923883398069678120,	0.923902530619813200,	0.923921660860192010,	0.923940788790767020,	0.923959914411489720,	0.923979037722312710,	
+0.923998158723188020,	0.924017277414067920,	0.924036393794904650,	0.924055507865650380,	0.924074619626257370,	0.924093729076678190,	0.924112836216864240,	0.924131941046768320,	
+0.924151043566342480,	0.924170143775538970,	0.924189241674310160,	0.924208337262608310,	0.924227430540385590,	0.924246521507594570,	0.924265610164186960,	0.924284696510115240,	
+0.924303780545331910,	0.924322862269788990,	0.924341941683439080,	0.924361018786234220,	0.924380093578127120,	0.924399166059069470,	0.924418236229013980,	0.924437304087912800,	
+0.924456369635718420,	0.924475432872383100,	0.924494493797859200,	0.924513552412099090,	0.924532608715055380,	0.924551662706679880,	0.924570714386925170,	0.924589763755743640,	
+0.924608810813087770,	0.924627855558909810,	0.924646897993162350,	0.924665938115797780,	0.924684975926768240,	0.924704011426026100,	0.924723044613523950,	0.924742075489214280,	
+0.924761104053049340,	0.924780130304981740,	0.924799154244963730,	0.924818175872948120,	0.924837195188886850,	0.924856212192732510,	0.924875226884437680,	0.924894239263954750,	
+0.924913249331236310,	0.924932257086234720,	0.924951262528902360,	0.924970265659192270,	0.924989266477056260,	0.925008264982447040,	0.925027261175317080,	0.925046255055618990,	
+0.925065246623305360,	0.925084235878328440,	0.925103222820641390,	0.925122207450195910,	0.925141189766944930,	0.925160169770841030,	0.925179147461836600,	0.925198122839884340,	
+0.925217095904936840,	0.925236066656946580,	0.925255035095866370,	0.925274001221648380,	0.925292965034245300,	0.925311926533609830,	0.925330885719694570,	0.925349842592452120,	
+0.925368797151834950,	0.925387749397795890,	0.925406699330287740,	0.925425646949262550,	0.925444592254673240,	0.925463535246472400,	0.925482475924612750,	0.925501414289046860,	
+0.925520350339727570,	0.925539284076607680,	0.925558215499639240,	0.925577144608775160,	0.925596071403968380,	0.925614995885171270,	0.925633918052336750,	0.925652837905417410,	
+0.925671755444366080,	0.925690670669135570,	0.925709583579678140,	0.925728494175946710,	0.925747402457894000,	0.925766308425472810,	0.925785212078635840,	0.925804113417335930,	
+0.925823012441525980,	0.925841909151158160,	0.925860803546185610,	0.925879695626561030,	0.925898585392237240,	0.925917472843166940,	0.925936357979303070,	0.925955240800598210,	
+0.925974121307005520,	0.925992999498477350,	0.926011875374966540,	0.926030748936426120,	0.926049620182808790,	0.926068489114067470,	0.926087355730154880,	0.926106220031023940,	
+0.926125082016627690,	0.926143941686918490,	0.926162799041849390,	0.926181654081373320,	0.926200506805443080,	0.926219357214011610,	0.926238205307031830,	0.926257051084456770,	
+0.926275894546238710,	0.926294735692331010,	0.926313574522686370,	0.926332411037257830,	0.926351245235998320,	0.926370077118860660,	0.926388906685797870,	0.926407733936763010,	
+0.926426558871708550,	0.926445381490587750,	0.926464201793353430,	0.926483019779958620,	0.926501835450356250,	0.926520648804499360,	0.926539459842340760,	0.926558268563833830,	
+0.926577074968931050,	0.926595879057585450,	0.926614680829750180,	0.926633480285378170,	0.926652277424422470,	0.926671072246836090,	0.926689864752572420,	0.926708654941583720,	
+0.926727442813823350,	0.926746228369244470,	0.926765011607799890,	0.926783792529442870,	0.926802571134126340,	0.926821347421803440,	0.926840121392427440,	0.926858893045950820,	
+0.926877662382326940,	0.926896429401508850,	0.926915194103449800,	0.926933956488102730,	0.926952716555420770,	0.926971474305357310,	0.926990229737864930,	0.927008982852896900,	
+0.927027733650406470,	0.927046482130346570,	0.927065228292670570,	0.927083972137331510,	0.927102713664282540,	0.927121452873477030,	0.927140189764867670,	0.927158924338407740,	
+0.927177656594050490,	0.927196386531749180,	0.927215114151456850,	0.927233839453126760,	0.927252562436712060,	0.927271283102166330,	0.927290001449441960,	0.927308717478492640,	
+0.927327431189271520,	0.927346142581731870,	0.927364851655826830,	0.927383558411509660,	0.927402262848733950,	0.927420964967452190,	0.927439664767618080,	0.927458362249184760,	
+0.927477057412105620,	0.927495750256333800,	0.927514440781822550,	0.927533128988525250,	0.927551814876395380,	0.927570498445385750,	0.927589179695449740,	0.927607858626540940,	
+0.927626535238612380,	0.927645209531617550,	0.927663881505509710,	0.927682551160242120,	0.927701218495768480,	0.927719883512041490,	0.927738546209014750,	0.927757206586641630,	
+0.927775864644875600,	0.927794520383669830,	0.927813173802977790,	0.927831824902753070,	0.927850473682948480,	0.927869120143517740,	0.927887764284414220,	0.927906406105591270,	
+0.927925045607002400,	0.927943682788600730,	0.927962317650339990,	0.927980950192173750,	0.927999580414054840,	0.928018208315936840,	0.928036833897773470,	0.928055457159517980,	
+0.928074078101123860,	0.928092696722544460,	0.928111313023733730,	0.928129927004644360,	0.928148538665230170,	0.928167148005444640,	0.928185755025241250,	0.928204359724573490,	
+0.928222962103394830,	0.928241562161658650,	0.928260159899318980,	0.928278755316328640,	0.928297348412641330,	0.928315939188210650,	0.928334527642990180,	0.928353113776933410,	
+0.928371697589993830,	0.928390279082124900,	0.928408858253280680,	0.928427435103414080,	0.928446009632478700,	0.928464581840428460,	0.928483151727216740,	0.928501719292797120,	
+0.928520284537123100,	0.928538847460148810,	0.928557408061827070,	0.928575966342111810,	0.928594522300956630,	0.928613075938315100,	0.928631627254140950,	0.928650176248387640,	
+0.928668722921008990,	0.928687267271958830,	0.928705809301190070,	0.928724349008656970,	0.928742886394312910,	0.928761421458111580,	0.928779954200006700,	0.928798484619952070,	
+0.928817012717901400,	0.928835538493807960,	0.928854061947625650,	0.928872583079308200,	0.928891101888809300,	0.928909618376082550,	0.928928132541081860,	0.928946644383760840,	
+0.928965153904073530,	0.928983661101972950,	0.929002165977413250,	0.929020668530348150,	0.929039168760731340,	0.929057666668516640,	0.929076162253657860,	0.929094655516108590,	
+0.929113146455822990,	0.929131635072754200,	0.929150121366856260,	0.929168605338083100,	0.929187086986388410,	0.929205566311726020,	0.929224043314049730,	0.929242517993313700,	
+0.929260990349470960,	0.929279460382475770,	0.929297928092281960,	0.929316393478843210,	0.929334856542113560,	0.929353317282046840,	0.929371775698596750,	0.929390231791717540,	
+0.929408685561362470,	0.929427137007485690,	0.929445586130041020,	0.929464032928982390,	0.929482477404263710,	0.929500919555838800,	0.929519359383661590,	0.929537796887686340,	
+0.929556232067866310,	0.929574664924155640,	0.929593095456508260,	0.929611523664878200,	0.929629949549219400,	0.929648373109485560,	0.929666794345631260,	0.929685213257609670,	
+0.929703629845374910,	0.929722044108881150,	0.929740456048082310,	0.929758865662932310,	0.929777272953385080,	0.929795677919394770,	0.929814080560915520,	0.929832480877900710,	
+0.929850878870304820,	0.929869274538081660,	0.929887667881185260,	0.929906058899569790,	0.929924447593189150,	0.929942833961997730,	0.929961218005948780,	0.929979599724996890,	
+0.929997979119095990,	0.930016356188200220,	0.930034730932263410,	0.930053103351239810,	0.930071473445083560,	0.930089841213748820,	0.930108206657189300,	0.930126569775359120,	
+0.930144930568212570,	0.930163289035703670,	0.930181645177786560,	0.930199998994415410,	0.930218350485544130,	0.930236699651127430,	0.930255046491118560,	0.930273391005472130,	
+0.930291733194142270,	0.930310073057083020,	0.930328410594248530,	0.930346745805593070,	0.930365078691071100,	0.930383409250636010,	0.930401737484242490,	0.930420063391844580,	
+0.930438386973396540,	0.930456708228852510,	0.930475027158166770,	0.930493343761293450,	0.930511658038187030,	0.930529969988801110,	0.930548279613090390,	0.930566586911008910,	
+0.930584891882510920,	0.930603194527550800,	0.930621494846082590,	0.930639792838060750,	0.930658088503439670,	0.930676381842173050,	0.930694672854215480,	0.930712961539521210,	
+0.930731247898044620,	0.930749531929739860,	0.930767813634561290,	0.930786093012463510,	0.930804370063400110,	0.930822644787325790,	0.930840917184194930,	0.930859187253961770,	
+0.930877454996580590,	0.930895720412005860,	0.930913983500191720,	0.930932244261093000,	0.930950502694663400,	0.930968758800857500,	0.930987012579629680,	0.931005264030934310,	
+0.931023513154725760,	0.931041759950958500,	0.931060004419587140,	0.931078246560565480,	0.931096486373848120,	0.931114723859389650,	0.931132959017144320,	0.931151191847066630,	
+0.931169422349110820,	0.931187650523231600,	0.931205876369383570,	0.931224099887520420,	0.931242321077597190,	0.931260539939568030,	0.931278756473387540,	0.931296970679010180,	
+0.931315182556390340,	0.931333392105482600,	0.931351599326241670,	0.931369804218621480,	0.931388006782576720,	0.931406207018061980,	0.931424404925031650,	0.931442600503440410,	
+0.931460793753242640,	0.931478984674393160,	0.931497173266845890,	0.931515359530555750,	0.931533543465477230,	0.931551725071564810,	0.931569904348773070,	0.931588081297056500,	
+0.931606255916369810,	0.931624428206667800,	0.931642598167904400,	0.931660765800034540,	0.931678931103012700,	0.931697094076793570,	0.931715254721331650,	0.931733413036581640,	
+0.931751569022498120,	0.931769722679036020,	0.931787874006149150,	0.931806023003792780,	0.931824169671921280,	0.931842314010489340,	0.931860456019451560,	0.931878595698762750,	
+0.931896733048377720,	0.931914868068250520,	0.931933000758336180,	0.931951131118589290,	0.931969259148964560,	0.931987384849416790,	0.932005508219900470,	0.932023629260370410,	
+0.932041747970781650,	0.932059864351088120,	0.932077978401244960,	0.932096090121206870,	0.932114199510928550,	0.932132306570364720,	0.932150411299470070,	0.932168513698199750,	
+0.932186613766507800,	0.932204711504349360,	0.932222806911679140,	0.932240899988451940,	0.932258990734622480,	0.932277079150145460,	0.932295165234975800,	0.932313248989068530,	
+0.932331330412377920,	0.932349409504858890,	0.932367486266466260,	0.932385560697155060,	0.932403632796879880,	0.932421702565595640,	0.932439770003257170,	0.932457835109819500,	
+0.932475897885236990,	0.932493958329464800,	0.932512016442457630,	0.932530072224170390,	0.932548125674558030,	0.932566176793575340,	0.932584225581177590,	0.932602272037318820,	
+0.932620316161954510,	0.932638357955039350,	0.932656397416528280,	0.932674434546376220,	0.932692469344538090,	0.932710501810968820,	0.932728531945623550,	0.932746559748456660,	
+0.932764585219423400,	0.932782608358478590,	0.932800629165577380,	0.932818647640674570,	0.932836663783725100,	0.932854677594683880,	0.932872689073506400,	0.932890698220146920,	
+0.932908705034560580,	0.932926709516702530,	0.932944711666527820,	0.932962711483991130,	0.932980708969047830,	0.932998704121652980,	0.933016696941761040,	0.933034687429327380,	
+0.933052675584307050,	0.933070661406654960,	0.933088644896326260,	0.933106626053275990,	0.933124604877459070,	0.933142581368830990,	0.933160555527346110,	0.933178527352959920,	
+0.933196496845627330,	0.933214464005303610,	0.933232428831943570,	0.933250391325502580,	0.933268351485935900,	0.933286309313198000,	0.933304264807244380,	0.933322217968030050,	
+0.933340168795510180,	0.933358117289639910,	0.933376063450374270,	0.933394007277668520,	0.933411948771478150,	0.933429887931757520,	0.933447824758462220,	0.933465759251547290,	
+0.933483691410967990,	0.933501621236679460,	0.933519548728636850,	0.933537473886795420,	0.933555396711110540,	0.933573317201536910,	0.933591235358030010,	0.933609151180544990,	
+0.933627064669037110,	0.933644975823461620,	0.933662884643773560,	0.933680791129928740,	0.933698695281881540,	0.933716597099587650,	0.933734496583002230,	0.933752393732080520,	
+0.933770288546777900,	0.933788181027049640,	0.933806071172850750,	0.933823958984137170,	0.933841844460863270,	0.933859727602984750,	0.933877608410456970,	0.933895486883235090,	
+0.933913363021274590,	0.933931236824530610,	0.933949108292958850,	0.933966977426514020,	0.933984844225151820,	0.934002708688827400,	0.934020570817496340,	0.934038430611113800,	
+0.934056288069635140,	0.934074143193015740,	0.934091995981211400,	0.934109846434176610,	0.934127694551867280,	0.934145540334238800,	0.934163383781246300,	0.934181224892845500,	
+0.934199063668991530,	0.934216900109639980,	0.934234734214746450,	0.934252565984265760,	0.934270395418153710,	0.934288222516365560,	0.934306047278857020,	0.934323869705583230,	
+0.934341689796499790,	0.934359507551562500,	0.934377322970726070,	0.934395136053946310,	0.934412946801178810,	0.934430755212378840,	0.934448561287501980,	0.934466365026503820,	
+0.934484166429339740,	0.934501965495965430,	0.934519762226336040,	0.934537556620407160,	0.934555348678134390,	0.934573138399473200,	0.934590925784379300,	0.934608710832807940,	
+0.934626493544714940,	0.934644273920055890,	0.934662051958785930,	0.934679827660860880,	0.934697601026236110,	0.934715372054867540,	0.934733140746710320,	0.934750907101720370,	
+0.934768671119853510,	0.934786432801064550,	0.934804192145309630,	0.934821949152544130,	0.934839703822723740,	0.934857456155804180,	0.934875206151740910,	0.934892953810489760,	
+0.934910699132006420,	0.934928442116246040,	0.934946182763164550,	0.934963921072717530,	0.934981657044860800,	0.934999390679549960,	0.935017121976740580,	0.935034850936388720,	
+0.935052577558449390,	0.935070301842878650,	0.935088023789632180,	0.935105743398665590,	0.935123460669934680,	0.935141175603395160,	0.935158888199002610,	0.935176598456713190,	
+0.935194306376482040,	0.935212011958264980,	0.935229715202018030,	0.935247416107696680,	0.935265114675256860,	0.935282810904654260,	0.935300504795844590,	0.935318196348783990,	
+0.935335885563427620,	0.935353572439731500,	0.935371256977651440,	0.935388939177143160,	0.935406619038162690,	0.935424296560665610,	0.935441971744608080,	0.935459644589945350,	
+0.935477315096633450,	0.935494983264628320,	0.935512649093885650,	0.935530312584361480,	0.935547973736011400,	0.935565632548791440,	0.935583289022657750,	0.935600943157565480,	
+0.935618594953470880,	0.935636244410329780,	0.935653891528098080,	0.935671536306731720,	0.935689178746186400,	0.935706818846418150,	0.935724456607383240,	0.935742092029036800,	
+0.935759725111335210,	0.935777355854234270,	0.935794984257689920,	0.935812610321658080,	0.935830234046094780,	0.935847855430956170,	0.935865474476197610,	0.935883091181775370,	
+0.935900705547645370,	0.935918317573763650,	0.935935927260086120,	0.935953534606568830,	0.935971139613167690,	0.935988742279838970,	0.936006342606538030,	0.936023940593221360,	
+0.936041536239844760,	0.936059129546364390,	0.936076720512736050,	0.936094309138916000,	0.936111895424860510,	0.936129479370524930,	0.936147060975865750,	0.936164640240838790,	
+0.936182217165400290,	0.936199791749506290,	0.936217363993112730,	0.936234933896175740,	0.936252501458651800,	0.936270066680496280,	0.936287629561665670,	0.936305190102115880,	
+0.936322748301803070,	0.936340304160683480,	0.936357857678713160,	0.936375408855848130,	0.936392957692044890,	0.936410504187259020,	0.936428048341446770,	0.936445590154564410,	
+0.936463129626568190,	0.936480666757414040,	0.936498201547058320,	0.936515733995457290,	0.936533264102566760,	0.936550791868342890,	0.936568317292742150,	0.936585840375720680,	
+0.936603361117234520,	0.936620879517239930,	0.936638395575693170,	0.936655909292550830,	0.936673420667768260,	0.936690929701302190,	0.936708436393108860,	0.936725940743144410,	
+0.936743442751365010,	0.936760942417727120,	0.936778439742186890,	0.936795934724700800,	0.936813427365224550,	0.936830917663714740,	0.936848405620127720,	0.936865891234419550,	
+0.936883374506546800,	0.936900855436465510,	0.936918334024132380,	0.936935810269503230,	0.936953284172534430,	0.936970755733182450,	0.936988224951403550,	0.937005691827154210,	
+0.937023156360390570,	0.937040618551069020,	0.937058078399146230,	0.937075535904577930,	0.937092991067320800,	0.937110443887331220,	0.937127894364565560,	0.937145342498980070,	
+0.937162788290531350,	0.937180231739175860,	0.937197672844869540,	0.937215111607568980,	0.937232548027230660,	0.937249982103810940,	0.937267413837266420,	0.937284843227553230,	
+0.937302270274627980,	0.937319694978447360,	0.937337117338967070,	0.937354537356144160,	0.937371955029934870,	0.937389370360295570,	0.937406783347182970,	0.937424193990553430,	
+0.937441602290363330,	0.937459008246569580,	0.937476411859128000,	0.937493813127995290,	0.937511212053128150,	0.937528608634482950,	0.937546002872016280,	0.937563394765684510,	
+0.937580784315444670,	0.937598171521252470,	0.937615556383064930,	0.937632938900838430,	0.937650319074529560,	0.937667696904095020,	0.937685072389491060,	0.937702445530674610,	
+0.937719816327602150,	0.937737184780230050,	0.937754550888514780,	0.937771914652413270,	0.937789276071882010,	0.937806635146877450,	0.937823991877356320,	0.937841346263275310,	
+0.937858698304591120,	0.937876048001259900,	0.937893395353238570,	0.937910740360483830,	0.937928083022952160,	0.937945423340600270,	0.937962761313384850,	0.937980096941262830,	
+0.937997430224190350,	0.938014761162124230,	0.938032089755021170,	0.938049416002837870,	0.938066739905531130,	0.938084061463057450,	0.938101380675373630,	0.938118697542436710,	
+0.938136012064202720,	0.938153324240628690,	0.938170634071671340,	0.938187941557287350,	0.938205246697433660,	0.938222549492066740,	0.938239849941143730,	0.938257148044620900,	
+0.938274443802455060,	0.938291737214603240,	0.938309028281022030,	0.938326317001668240,	0.938343603376498690,	0.938360887405470080,	0.938378169088539550,	0.938395448425663360,	
+0.938412725416798540,	0.938430000061901910,	0.938447272360930170,	0.938464542313840360,	0.938481809920589160,	0.938499075181133510,	0.938516338095430340,	0.938533598663436110,	
+0.938550856885107860,	0.938568112760402530,	0.938585366289276800,	0.938602617471687720,	0.938619866307592090,	0.938637112796947170,	0.938654356939709110,	0.938671598735835170,	
+0.938688838185282150,	0.938706075288007090,	0.938723310043966810,	0.938740542453118330,	0.938757772515418480,	0.938775000230824500,	0.938792225599292650,	0.938809448620780310,	
+0.938826669295244280,	0.938843887622641700,	0.938861103602929290,	0.938878317236064190,	0.938895528522003200,	0.938912737460703810,	0.938929944052122160,	0.938947148296215730,	
+0.938964350192941330,	0.938981549742256230,	0.938998746944117110,	0.939015941798481140,	0.939033134305305660,	0.939050324464547060,	0.939067512276162590,	0.939084697740109390,	
+0.939101880856344380,	0.939119061624824720,	0.939136240045507440,	0.939153416118349570,	0.939170589843308370,	0.939187761220340420,	0.939204930249403100,	0.939222096930453440,	
+0.939239261263448480,	0.939256423248345460,	0.939273582885101320,	0.939290740173673640,	0.939307895114018690,	0.939325047706094040,	0.939342197949856740,	0.939359345845263930,	
+0.939376491392272860,	0.939393634590840470,	0.939410775440924000,	0.939427913942480930,	0.939445050095467750,	0.939462183899841930,	0.939479315355560730,	0.939496444462581180,	
+0.939513571220860540,	0.939530695630355960,	0.939547817691024580,	0.939564937402824100,	0.939582054765710880,	0.939599169779642530,	0.939616282444576290,	0.939633392760469310,	
+0.939650500727278850,	0.939667606344962160,	0.939684709613476720,	0.939701810532779240,	0.939718909102827180,	0.939736005323577930,	0.939753099194988620,	0.939770190717016510,	
+0.939787279889618970,	0.939804366712753250,	0.939821451186376940,	0.939838533310446640,	0.939855613084920050,	0.939872690509754420,	0.939889765584907110,	0.939906838310335280,	
+0.939923908685996400,	0.939940976711848060,	0.939958042387846970,	0.939975105713950820,	0.939992166690116870,	0.940009225316302490,	0.940026281592465040,	0.940043335518561900,	
+0.940060387094550420,	0.940077436320388320,	0.940094483196032280,	0.940111527721440020,	0.940128569896569010,	0.940145609721376510,	0.940162647195819990,	0.940179682319856940,	
+0.940196715093444600,	0.940213745516540690,	0.940230773589102230,	0.940247799311086820,	0.940264822682451930,	0.940281843703154930,	0.940298862373153410,	0.940315878692404630,	
+0.940332892660866500,	0.940349904278495850,	0.940366913545250480,	0.940383920461087760,	0.940400925025965280,	0.940417927239840410,	0.940434927102670850,	0.940451924614413850,	
+0.940468919775027450,	0.940485912584468340,	0.940502903042694460,	0.940519891149663390,	0.940536876905332610,	0.940553860309659600,	0.940570841362601940,	0.940587820064117120,	
+0.940604796414163060,	0.940621770412696790,	0.940638742059676130,	0.940655711355058430,	0.940672678298801630,	0.940689642890863100,	0.940706605131200410,	0.940723565019771500,	
+0.940740522556533400,	0.940757477741444030,	0.940774430574460860,	0.940791381055541720,	0.940808329184644080,	0.940825274961725630,	0.940842218386744090,	0.940859159459657150,	
+0.940876098180422060,	0.940893034548996750,	0.940909968565338820,	0.940926900229406060,	0.940943829541155960,	0.940960756500546340,	0.940977681107535100,	0.940994603362079300,	
+0.941011523264137060,	0.941028440813665990,	0.941045356010623890,	0.941062268854968350,	0.941079179346657080,	0.941096087485647880,	0.941112993271898790,	0.941129896705366950,	
+0.941146797786010400,	0.941163696513786730,	0.941180592888653860,	0.941197486910569590,	0.941214378579491530,	0.941231267895377590,	0.941248154858185690,	0.941265039467873100,	
+0.941281921724397950,	0.941298801627718060,	0.941315679177791130,	0.941332554374574970,	0.941349427218027390,	0.941366297708106650,	0.941383165844769780,	0.941400031627975030,	
+0.941416895057680110,	0.941433756133843060,	0.941450614856421560,	0.941467471225373550,	0.941484325240656950,	0.941501176902229680,	0.941518026210049320,	0.941534873164073800,	
+0.941551717764261160,	0.941568560010569100,	0.941585399902955760,	0.941602237441378940,	0.941619072625796470,	0.941635905456166600,	0.941652735932446690,	0.941669564054594900,	
+0.941686389822569250,	0.941703213236327660,	0.941720034295827960,	0.941736853001028160,	0.941753669351886650,	0.941770483348360550,	0.941787294990408250,	0.941804104277987770,	
+0.941820911211057040,	0.941837715789573980,	0.941854518013496620,	0.941871317882783000,	0.941888115397391370,	0.941904910557279210,	0.941921703362404770,	0.941938493812725990,	
+0.941955281908200990,	0.941972067648787830,	0.941988851034444520,	0.942005632065129330,	0.942022410740799730,	0.942039187061414210,	0.942055961026930570,	0.942072732637307180,	
+0.942089501892501850,	0.942106268792472830,	0.942123033337178170,	0.942139795526576120,	0.942156555360624370,	0.942173312839281190,	0.942190067962504820,	0.942206820730253190,	
+0.942223571142484450,	0.942240319199156850,	0.942257064900228540,	0.942273808245657760,	0.942290549235402120,	0.942307287869420200,	0.942324024147670030,	0.942340758070109860,	
+0.942357489636697740,	0.942374218847391810,	0.942390945702150760,	0.942407670200931970,	0.942424392343694130,	0.942441112130395160,	0.942457829560993440,	0.942474544635447220,	
+0.942491257353714640,	0.942507967715753850,	0.942524675721523430,	0.942541381370981090,	0.942558084664085190,	0.942574785600794220,	0.942591484181066200,	0.942608180404859500,	
+0.942624874272132370,	0.942641565782842970,	0.942658254936949990,	0.942674941734411130,	0.942691626175184870,	0.942708308259229580,	0.942724987986503500,	0.942741665356964910,	
+0.942758340370572160,	0.942775013027283950,	0.942791683327057760,	0.942808351269852520,	0.942825016855626250,	0.942841680084337550,	0.942858340955944670,	0.942874999470405870,	
+0.942891655627679630,	0.942908309427724410,	0.942924960870498260,	0.942941609955959660,	0.942958256684067080,	0.942974901054778770,	0.942991543068053330,	0.943008182723848900,	
+0.943024820022124400,	0.943041454962837530,	0.943058087545947000,	0.943074717771411280,	0.943091345639188730,	0.943107971149237830,	0.943124594301517070,	0.943141215095984810,	
+0.943157833532599740,	0.943174449611319800,	0.943191063332103790,	0.943207674694910070,	0.943224283699697130,	0.943240890346423560,	0.943257494635047710,	0.943274096565528190,	
+0.943290696137823680,	0.943307293351892120,	0.943323888207692420,	0.943340480705182840,	0.943357070844322190,	0.943373658625068830,	0.943390244047381370,	0.943406827111218480,	
+0.943423407816538330,	0.943439986163299600,	0.943456562151460900,	0.943473135780980800,	0.943489707051817890,	0.943506275963930660,	0.943522842517277800,	0.943539406711818130,	
+0.943555968547509670,	0.943572528024311240,	0.943589085142181540,	0.943605639901079040,	0.943622192300962450,	0.943638742341790460,	0.943655290023521550,	0.943671835346114760,	
+0.943688378309528010,	0.943704918913720440,	0.943721457158650520,	0.943737993044276860,	0.943754526570558360,	0.943771057737453400,	0.943787586544921230,	0.943804112992919770,	
+0.943820637081407950,	0.943837158810344580,	0.943853678179688350,	0.943870195189397850,	0.943886709839431900,	0.943903222129749200,	0.943919732060308770,	0.943936239631068650,	
+0.943952744841987880,	0.943969247693025370,	0.943985748184139720,	0.944002246315289620,	0.944018742086433990,	0.944035235497531770,	0.944051726548541080,	0.944068215239421190,	
+0.944084701570130690,	0.944101185540628500,	0.944117667150873310,	0.944134146400824050,	0.944150623290439310,	0.944167097819678340,	0.944183569988499280,	0.944200039796861290,	
+0.944216507244723280,	0.944232972332043950,	0.944249435058782230,	0.944265895424896920,	0.944282353430346830,	0.944298809075091230,	0.944315262359088250,	0.944331713282297150,	
+0.944348161844676740,	0.944364608046185940,	0.944381051886783560,	0.944397493366428640,	0.944413932485080210,	0.944430369242696740,	0.944446803639237280,	0.944463235674660840,	
+0.944479665348926250,	0.944496092661992640,	0.944512517613818600,	0.944528940204363400,	0.944545360433586170,	0.944561778301445170,	0.944578193807899760,	0.944594606952908870,	
+0.944611017736431410,	0.944627426158426430,	0.944643832218852840,	0.944660235917670120,	0.944676637254836420,	0.944693036230311090,	0.944709432844053180,	0.944725827096021710,	
+0.944742218986175720,	0.944758608514474130,	0.944774995680875970,	0.944791380485340730,	0.944807762927826640,	0.944824143008293200,	0.944840520726699440,	0.944856896083004270,	
+0.944873269077166960,	0.944889639709146410,	0.944906007978901790,	0.944922373886392440,	0.944938737431576860,	0.944955098614414510,	0.944971457434864330,	0.944987813892885550,	
+0.945004167988437230,	0.945020519721478380,	0.945036869091968600,	0.945053216099866370,	0.945069560745131150,	0.945085903027722000,	0.945102242947598040,	0.945118580504718530,	
+0.945134915699042510,	0.945151248530529230,	0.945167578999138170,	0.945183907104827800,	0.945200232847557720,	0.945216556227287060,	0.945232877243974980,	0.945249195897580720,	
+0.945265512188063430,	0.945281826115382360,	0.945298137679497000,	0.945314446880366140,	0.945330753717949060,	0.945347058192205100,	0.945363360303093540,	0.945379660050573500,	
+0.945395957434604360,	0.945412252455145600,	0.945428545112155900,	0.945444835405594870,	0.945461123335421760,	0.945477408901595820,	0.945493692104076410,	0.945509972942822690,	
+0.945526251417794120,	0.945542527528950180,	0.945558801276249580,	0.945575072659652020,	0.945591341679116850,	0.945607608334603220,	0.945623872626070620,	0.945640134553478280,	
+0.945656394116785930,	0.945672651315952350,	0.945688906150937040,	0.945705158621699570,	0.945721408728199210,	0.945737656470395200,	0.945753901848247150,	0.945770144861714400,	
+0.945786385510756440,	0.945802623795332310,	0.945818859715401580,	0.945835093270923740,	0.945851324461858160,	0.945867553288164300,	0.945883779749801530,	0.945900003846729230,	
+0.945916225578907310,	0.945932444946294470,	0.945948661948850630,	0.945964876586535050,	0.945981088859307320,	0.945997298767126790,	0.946013506309953070,	0.946029711487745840,	
+0.946045914300464030,	0.946062114748067560,	0.946078312830515690,	0.946094508547768110,	0.946110701899784190,	0.946126892886523520,	0.946143081507945680,	0.946159267764010380,	
+0.946175451654676540,	0.946191633179904180,	0.946207812339652790,	0.946223989133881730,	0.946240163562550810,	0.946256335625619390,	0.946272505323047190,	0.946288672654793990,	
+0.946304837620818850,	0.946321000221081570,	0.946337160455541840,	0.946353318324159140,	0.946369473826893290,	0.946385626963703650,	0.946401777734550140,	0.946417926139392020,	
+0.946434072178189090,	0.946450215850900940,	0.946466357157487280,	0.946482496097907690,	0.946498632672121860,	0.946514766880089510,	0.946530898721770540,	0.946547028197124000,	
+0.946563155306109790,	0.946579280048687850,	0.946595402424817660,	0.946611522434458900,	0.946627640077571390,	0.946643755354115050,	0.946659868264049020,	0.946675978807333340,	
+0.946692086983927710,	0.946708192793791930,	0.946724296236885590,	0.946740397313168500,	0.946756496022600480,	0.946772592365141440,	0.946788686340750640,	0.946804777949388110,	
+0.946820867191013770,	0.946836954065587100,	0.946853038573068130,	0.946869120713416560,	0.946885200486592190,	0.946901277892555070,	0.946917352931264440,	0.946933425602680570,	
+0.946949495906763030,	0.946965563843471750,	0.946981629412766530,	0.946997692614607310,	0.947013753448954110,	0.947029811915766300,	0.947045868015003900,	0.947061921746626840,	
+0.947077973110594940,	0.947094022106868110,	0.947110068735406260,	0.947126112996169220,	0.947142154889117240,	0.947158194414209560,	0.947174231571406340,	0.947190266360667610,	
+0.947206298781953170,	0.947222328835223060,	0.947238356520437090,	0.947254381837555170,	0.947270404786537570,	0.947286425367343750,	0.947302443579933870,	0.947318459424267840,	
+0.947334472900305700,	0.947350484008007370,	0.947366492747332760,	0.947382499118242240,	0.947398503120695290,	0.947414504754651940,	0.947430504020072450,	0.947446500916916620,	
+0.947462495445144490,	0.947478487604716200,	0.947494477395591670,	0.947510464817731270,	0.947526449871094360,	0.947542432555641410,	0.947558412871332360,	0.947574390818127220,	
+0.947590366395986150,	0.947606339604869060,	0.947622310444736550,	0.947638278915547860,	0.947654245017263590,	0.947670208749843650,	0.947686170113248180,	0.947702129107437340,	
+0.947718085732371150,	0.947734039988009650,	0.947749991874313410,	0.947765941391241930,	0.947781888538755560,	0.947797833316814550,	0.947813775725378840,	0.947829715764408780,	
+0.947845653433864400,	0.947861588733705850,	0.947877521663893720,	0.947893452224387370,	0.947909380415147500,	0.947925306236134140,	0.947941229687307430,	0.947957150768627740,	
+0.947973069480055110,	0.947988985821550220,	0.948004899793072450,	0.948020811394582500,	0.948036720626040500,	0.948052627487406710,	0.948068531978641270,	0.948084434099704660,	
+0.948100333850556810,	0.948116231231158510,	0.948132126241469250,	0.948148018881449840,	0.948163909151060190,	0.948179797050260900,	0.948195682579012100,	0.948211565737274050,	
+0.948227446525007120,	0.948243324942171780,	0.948259200988727960,	0.948275074664636120,	0.948290945969856520,	0.948306814904349650,	0.948322681468075630,	0.948338545660994960,	
+0.948354407483068210,	0.948370266934255190,	0.948386124014516500,	0.948401978723812490,	0.948417831062103530,	0.948433681029350000,	0.948449528625512240,	0.948465373850550630,	
+0.948481216704425980,	0.948497057187097870,	0.948512895298527230,	0.948528731038674300,	0.948544564407499570,	0.948560395404963400,	0.948576224031026260,	0.948592050285648750,	
+0.948607874168791000,	0.948623695680413490,	0.948639514820476700,	0.948655331588941110,	0.948671145985767290,	0.948686958010915520,	0.948702767664346360,	0.948718574946020630,	
+0.948734379855898150,	0.948750182393939710,	0.948765982560105800,	0.948781780354357010,	0.948797575776653690,	0.948813368826956440,	0.948829159505225840,	0.948844947811422480,	
+0.948860733745506610,	0.948876517307438830,	0.948892298497179820,	0.948908077314689960,	0.948923853759929940,	0.948939627832860340,	0.948955399533441990,	0.948971168861634800,	
+0.948986935817399680,	0.949002700400697230,	0.949018462611488030,	0.949034222449732680,	0.949049979915391750,	0.949065735008425840,	0.949081487728795970,	0.949097238076462070,	
+0.949112986051385050,	0.949128731653525510,	0.949144474882844260,	0.949160215739301760,	0.949175954222858720,	0.949191690333476060,	0.949207424071113910,	0.949223155435733210,	
+0.949238884427294650,	0.949254611045758810,	0.949270335291086510,	0.949286057163238330,	0.949301776662174970,	0.949317493787857570,	0.949333208540246050,	0.949348920919301560,	
+0.949364630924984800,	0.949380338557256340,	0.949396043816077120,	0.949411746701407820,	0.949427447213209040,	0.949443145351442030,	0.949458841116066820,	0.949474534507044550,	
+0.949490225524335930,	0.949505914167901750,	0.949521600437702840,	0.949537284333699770,	0.949552965855853910,	0.949568645004125300,	0.949584321778475070,	0.949599996178864150,	
+0.949615668205253120,	0.949631337857602900,	0.949647005135874410,	0.949662670040028360,	0.949678332570025980,	0.949693992725827440,	0.949709650507393870,	0.949725305914686290,	
+0.949740958947665300,	0.949756609606292050,	0.949772257890527220,	0.949787903800331730,	0.949803547335666850,	0.949819188496492720,	0.949834827282770690,	0.949850463694461470,	
+0.949866097731526190,	0.949881729393925680,	0.949897358681620840,	0.949912985594572820,	0.949928610132742100,	0.949944232296089820,	0.949959852084577010,	0.949975469498164580,	
+0.949991084536813470,	0.950006697200484580,	0.950022307489139070,	0.950037915402737960,	0.950053520941241850,	0.950069124104611860,	0.950084724892809150,	0.950100323305794530,	
+0.950115919343529240,	0.950131513005973980,	0.950147104293090350,	0.950162693204838700,	0.950178279741180190,	0.950193863902076050,	0.950209445687487220,	0.950225025097374830,	
+0.950240602131699920,	0.950256176790423400,	0.950271749073506760,	0.950287318980910460,	0.950302886512595870,	0.950318451668524020,	0.950334014448656170,	0.950349574852953130,	
+0.950365132881376250,	0.950380688533886460,	0.950396241810445350,	0.950411792711013280,	0.950427341235551730,	0.950442887384021830,	0.950458431156384730,	0.950473972552601460,	
+0.950489511572633390,	0.950505048216441770,	0.950520582483987190,	0.950536114375231220,	0.950551643890135020,	0.950567171028659620,	0.950582695790766260,	0.950598218176416320,	
+0.950613738185570710,	0.950629255818191020,	0.950644771074237950,	0.950660283953672970,	0.950675794456457220,	0.950691302582552080,	0.950706808331918560,	0.950722311704518150,	
+0.950737812700311880,	0.950753311319261440,	0.950768807561327310,	0.950784301426471300,	0.950799792914654440,	0.950815282025838090,	0.950830768759983620,	0.950846253117052180,	
+0.950861735097005440,	0.950877214699804020,	0.950892691925409590,	0.950908166773783430,	0.950923639244886760,	0.950939109338681090,	0.950954577055127650,	0.950970042394187810,	
+0.950985505355823050,	0.951000965939994280,	0.951016424146663100,	0.951031879975790860,	0.951047333427338940,	0.951062784501268690,	0.951078233197541370,	0.951093679516118900,	
+0.951109123456961860,	0.951124565020032060,	0.951140004205290770,	0.951155441012699550,	0.951170875442219680,	0.951186307493812610,	0.951201737167439830,	0.951217164463062930,	
+0.951232589380642920,	0.951248011920141410,	0.951263432081519870,	0.951278849864739650,	0.951294265269762460,	0.951309678296549550,	0.951325088945062400,	0.951340497215262810,	
+0.951355903107111710,	0.951371306620570900,	0.951386707755601750,	0.951402106512165950,	0.951417502890224750,	0.951432896889739870,	0.951448288510672980,	0.951463677752985130,	
+0.951479064616638110,	0.951494449101593310,	0.951509831207812520,	0.951525210935257100,	0.951540588283888660,	0.951555963253668760,	0.951571335844559220,	0.951586706056521070,	
+0.951602073889516120,	0.951617439343505960,	0.951632802418452270,	0.951648163114316550,	0.951663521431060480,	0.951678877368645540,	0.951694230927033650,	0.951709582106185950,	
+0.951724930906064360,	0.951740277326630360,	0.951755621367845750,	0.951770963029672010,	0.951786302312070840,	0.951801639215004270,	0.951816973738433210,	0.951832305882319820,	
+0.951847635646625670,	0.951862963031312460,	0.951878288036341670,	0.951893610661675330,	0.951908930907274910,	0.951924248773102440,	0.951939564259119080,	0.951954877365286830,	
+0.951970188091567300,	0.951985496437922410,	0.952000802404313730,	0.952016105990702970,	0.952031407197052370,	0.952046706023322860,	0.952062002469476590,	0.952077296535475350,	
+0.952092588221280960,	0.952107877526855000,	0.952123164452159280,	0.952138448997155720,	0.952153731161806350,	0.952169010946072310,	0.952184288349915860,	0.952199563373298590,	
+0.952214836016182400,	0.952230106278529220,	0.952245374160300640,	0.952260639661458690,	0.952275902781965390,	0.952291163521782110,	0.952306421880870890,	0.952321677859193640,	
+0.952336931456712170,	0.952352182673388390,	0.952367431509184130,	0.952382677964061620,	0.952397922037982130,	0.952413163730907790,	0.952428403042800520,	0.952443639973622250,	
+0.952458874523335000,	0.952474106691900470,	0.952489336479280690,	0.952504563885437800,	0.952519788910333290,	0.952535011553929280,	0.952550231816187700,	0.952565449697070580,	
+0.952580665196539830,	0.952595878314557390,	0.952611089051085380,	0.952626297406085840,	0.952641503379520250,	0.952656706971350850,	0.952671908181539790,	0.952687107010048990,	
+0.952702303456840370,	0.952717497521875960,	0.952732689205118110,	0.952747878506528200,	0.952763065426068700,	0.952778249963701530,	0.952793432119388610,	0.952808611893092180,	
+0.952823789284774290,	0.952838964294396850,	0.952854136921922330,	0.952869307167312110,	0.952884475030528750,	0.952899640511534090,	0.952914803610290350,	0.952929964326759690,	
+0.952945122660904030,	0.952960278612685840,	0.952975432182066710,	0.952990583369008990,	0.953005732173474730,	0.953020878595426280,	0.953036022634825560,	0.953051164291634830,	
+0.953066303565816120,	0.953081440457331900,	0.953096574966143860,	0.953111707092214490,	0.953126836835505700,	0.953141964195979850,	0.953157089173599090,	0.953172211768325670,	
+0.953187331980121730,	0.953202449808949640,	0.953217565254771190,	0.953232678317548880,	0.953247788997244830,	0.953262897293821300,	0.953278003207240540,	0.953293106737464700,	
+0.953308207884456470,	0.953323306648177440,	0.953338403028590080,	0.953353497025656750,	0.953368588639339710,	0.953383677869601100,	0.953398764716403390,	0.953413849179708730,	
+0.953428931259479700,	0.953444010955678100,	0.953459088268266530,	0.953474163197207130,	0.953489235742462360,	0.953504305903994600,	0.953519373681765980,	0.953534439075739200,	
+0.953549502085875970,	0.953564562712139070,	0.953579620954490780,	0.953594676812893450,	0.953609730287309440,	0.953624781377701010,	0.953639830084030750,	0.953654876406261120,	
+0.953669920344354050,	0.953684961898272120,	0.953700001067977810,	0.953715037853433590,	0.953730072254601600,	0.953745104271444540,	0.953760133903924780,	0.953775161152004890,	
+0.953790186015646800,	0.953805208494813320,	0.953820228589466690,	0.953835246299569620,	0.953850261625084350,	0.953865274565973480,	0.953880285122199690,	0.953895293293724910,	
+0.953910299080511840,	0.953925302482523050,	0.953940303499721030,	0.953955302132068250,	0.953970298379527290,	0.953985292242060410,	0.954000283719630750,	0.954015272812200000,	
+0.954030259519731080,	0.954045243842186470,	0.954060225779528870,	0.954075205331720630,	0.954090182498724460,	0.954105157280502710,	0.954120129677018420,	0.954135099688233510,	
+0.954150067314110780,	0.954165032554613050,	0.954179995409702550,	0.954194955879342220,	0.954209913963494420,	0.954224869662122170,	0.954239822975187390,	0.954254773902653120,	
+0.954269722444481830,	0.954284668600636320,	0.954299612371079080,	0.954314553755772900,	0.954329492754680260,	0.954344429367764090,	0.954359363594986740,	0.954374295436310920,	
+0.954389224891699310,	0.954404151961114610,	0.954419076644519640,	0.954433998941876970,	0.954448918853149530,	0.954463836378299460,	0.954478751517289890,	0.954493664270083420,	
+0.954508574636642850,	0.954523482616930760,	0.954538388210909970,	0.954553291418543280,	0.954568192239793500,	0.954583090674623100,	0.954597986722994900,	0.954612880384871800,	
+0.954627771660216400,	0.954642660548991610,	0.954657547051160240,	0.954672431166684880,	0.954687312895528770,	0.954702192237654180,	0.954717069193024010,	0.954731943761601200,	
+0.954746815943348540,	0.954761685738228840,	0.954776553146205020,	0.954791418167239890,	0.954806280801296150,	0.954821141048336600,	0.954835998908324160,	0.954850854381221750,	
+0.954865707466992290,	0.954880558165598470,	0.954895406477003220,	0.954910252401169780,	0.954925095938060520,	0.954939937087638360,	0.954954775849866540,	0.954969612224707660,	
+0.954984446212124750,	0.954999277812080720,	0.955014107024538590,	0.955028933849461300,	0.955043758286811540,	0.955058580336552330,	0.955073399998646710,	0.955088217273057590,	
+0.955103032159747900,	0.955117844658680660,	0.955132654769819010,	0.955147462493125540,	0.955162267828563280,	0.955177070776095480,	0.955191871335684950,	0.955206669507294830,	
+0.955221465290887920,	0.955236258686427360,	0.955251049693876530,	0.955265838313197670,	0.955280624544354360,	0.955295408387309310,	0.955310189842025870,	0.955324968908466960,	
+0.955339745586595510,	0.955354519876375100,	0.955369291777768080,	0.955384061290737830,	0.955398828415247370,	0.955413593151259950,	0.955428355498738390,	0.955443115457646040,	
+0.955457873027945940,	0.955472628209601330,	0.955487381002575020,	0.955502131406830160,	0.955516879422329990,	0.955531625049037550,	0.955546368286916190,	0.955561109135928840,	
+0.955575847596038640,	0.955590583667209170,	0.955605317349403020,	0.955620048642583430,	0.955634777546713890,	0.955649504061757300,	0.955664228187676930,	0.955678949924436030,	
+0.955693669271998060,	0.955708386230325610,	0.955723100799382270,	0.955737812979131070,	0.955752522769535370,	0.955767230170558420,	0.955781935182163370,	0.955796637804313450,	
+0.955811338036972160,	0.955826035880102290,	0.955840731333667430,	0.955855424397630600,	0.955870115071955300,	0.955884803356604750,	0.955899489251542110,	0.955914172756730740,	
+0.955928853872134220,	0.955943532597715360,	0.955958208933437640,	0.955972882879264300,	0.955987554435158930,	0.956002223601084560,	0.956016890377004660,	0.956031554762882710,	
+0.956046216758681730,	0.956060876364365210,	0.956075533579896390,	0.956090188405238850,	0.956104840840355740,	0.956119490885210640,	0.956134138539766700,	0.956148783803987710,	
+0.956163426677836600,	0.956178067161276850,	0.956192705254271910,	0.956207340956785170,	0.956221974268780190,	0.956236605190220130,	0.956251233721068910,	0.956265859861289420,	
+0.956280483610845170,	0.956295104969699720,	0.956309723937816550,	0.956324340515159020,	0.956338954701690720,	0.956353566497375020,	0.956368175902175600,	0.956382782916055500,	
+0.956397387538978410,	0.956411989770907910,	0.956426589611807380,	0.956441187061640500,	0.956455782120370520,	0.956470374787961150,	0.956484965064376080,	0.956499552949578340,	
+0.956514138443531730,	0.956528721546199830,	0.956543302257546020,	0.956557880577533990,	0.956572456506127320,	0.956587030043289710,	0.956601601188984190,	0.956616169943174780,	
+0.956630736305824960,	0.956645300276898200,	0.956659861856358320,	0.956674421044168670,	0.956688977840293050,	0.956703532244695180,	0.956718084257338290,	0.956732633878186080,	
+0.956747181107202360,	0.956761725944350720,	0.956776268389594730,	0.956790808442897990,	0.956805346104224300,	0.956819881373537570,	0.956834414250800850,	0.956848944735978040,	
+0.956863472829032840,	0.956877998529929050,	0.956892521838630160,	0.956907042755100080,	0.956921561279302610,	0.956936077411200900,	0.956950591150759090,	0.956965102497940760,	
+0.956979611452709710,	0.956994118015029650,	0.957008622184864270,	0.957023123962177260,	0.957037623346932760,	0.957052120339094040,	0.957066614938624880,	0.957081107145489220,	
+0.957095596959650850,	0.957110084381073370,	0.957124569409720790,	0.957139052045557050,	0.957153532288545380,	0.957168010138649830,	0.957182485595834300,	0.957196958660062600,	
+0.957211429331298440,	0.957225897609505720,	0.957240363494648250,	0.957254826986690180,	0.957269288085594750,	0.957283746791326110,	0.957298203103848060,	0.957312657023124510,	
+0.957327108549119400,	0.957341557681796520,	0.957356004421119680,	0.957370448767053020,	0.957384890719560120,	0.957399330278604910,	0.957413767444151410,	0.957428202216163540,	
+0.957442634594604990,	0.957457064579440020,	0.957471492170632650,	0.957485917368146140,	0.957500340171944960,	0.957514760581992920,	0.957529178598253930,	0.957543594220692020,	
+0.957558007449271220,	0.957572418283955340,	0.957586826724708630,	0.957601232771494560,	0.957615636424277490,	0.957630037683021350,	0.957644436547690050,	0.957658833018247610,	
+0.957673227094658190,	0.957687618776885690,	0.957702008064894360,	0.957716394958647800,	0.957730779458110250,	0.957745161563245630,	0.957759541274018300,	0.957773918590391960,	
+0.957788293512330860,	0.957802666039799360,	0.957817036172760930,	0.957831403911179820,	0.957845769255020190,	0.957860132204246260,	0.957874492758821970,	0.957888850918711340,	
+0.957903206683878630,	0.957917560054288190,	0.957931911029903600,	0.957946259610689240,	0.957960605796609240,	0.957974949587627740,	0.957989290983708770,	0.958003629984816700,	
+0.958017966590915650,	0.958032300801969550,	0.958046632617942650,	0.958060962038799200,	0.958075289064503340,	0.958089613695019330,	0.958103935930311180,	0.958118255770343150,	
+0.958132573215079830,	0.958146888264484800,	0.958161200918522530,	0.958175511177157270,	0.958189819040353270,	0.958204124508074680,	0.958218427580285860,	0.958232728256950830,	
+0.958247026538034290,	0.958261322423500040,	0.958275615913312340,	0.958289907007435660,	0.958304195705834250,	0.958318482008472250,	0.958332765915314130,	0.958347047426324260,	
+0.958361326541466660,	0.958375603260705590,	0.958389877584005620,	0.958404149511330910,	0.958418419042645800,	0.958432686177914770,	0.958446950917101860,	0.958461213260171970,	
+0.958475473207088700,	0.958489730757816740,	0.958503985912320560,	0.958518238670564290,	0.958532489032512540,	0.958546736998129420,	0.958560982567379870,	0.958575225740227470,	
+0.958589466516637120,	0.958603704896572980,	0.958617940879999740,	0.958632174466881540,	0.958646405657182950,	0.958660634450868350,	0.958674860847902320,	0.958689084848249000,	
+0.958703306451872960,	0.958717525658738580,	0.958731742468810430,	0.958745956882052890,	0.958760168898430520,	0.958774378517907700,	0.958788585740449120,	0.958802790566018910,	
+0.958816992994581780,	0.958831193026102090,	0.958845390660544420,	0.958859585897873230,	0.958873778738053130,	0.958887969181048790,	0.958902157226824370,	0.958916342875344440,	
+0.958930526126573700,	0.958944706980476620,	0.958958885437017900,	0.958973061496161790,	0.958987235157873210,	0.959001406422116620,	0.959015575288856390,	0.959029741758057110,	
+0.959043905829683570,	0.959058067503700260,	0.959072226780071760,	0.959086383658762640,	0.959100538139737610,	0.959114690222961470,	0.959128839908398370,	0.959142987196013210,	
+0.959157132085770580,	0.959171274577635070,	0.959185414671571370,	0.959199552367544170,	0.959213687665518290,	0.959227820565457970,	0.959241951067328120,	0.959256079171093350,	
+0.959270204876718440,	0.959284328184167980,	0.959298449093406670,	0.959312567604399310,	0.959326683717110720,	0.959340797431505240,	0.959354908747547700,	0.959369017665202880,	
+0.959383124184435610,	0.959397228305210460,	0.959411330027492240,	0.959425429351245970,	0.959439526276435810,	0.959453620803026870,	0.959467712930983870,	0.959481802660271610,	
+0.959495889990854890,	0.959509974922698410,	0.959524057455766970,	0.959538137590025710,	0.959552215325438770,	0.959566290661971300,	0.959580363599588090,	0.959594434138254070,	
+0.959608502277933930,	0.959622568018592470,	0.959636631360194610,	0.959650692302705390,	0.959664750846089270,	0.959678806990311270,	0.959692860735336220,	0.959706912081129020,	
+0.959720961027654470,	0.959735007574877620,	0.959749051722763480,	0.959763093471276530,	0.959777132820381680,	0.959791169770044080,	0.959805204320228640,	0.959819236470900060,	
+0.959833266222023470,	0.959847293573563690,	0.959861318525485950,	0.959875341077754630,	0.959889361230334970,	0.959903378983191890,	0.959917394336290420,	0.959931407289595360,	
+0.959945417843071860,	0.959959425996684820,	0.959973431750399400,	0.959987435104180160,	0.960001436057992490,	0.960015434611801060,	0.960029430765571120,	0.960043424519267500,	
+0.960057415872855420,	0.960071404826300050,	0.960085391379565940,	0.960099375532618260,	0.960113357285422240,	0.960127336637942700,	0.960141313590144870,	0.960155288141993800,	
+0.960169260293454510,	0.960183230044492350,	0.960197197395071810,	0.960211162345158240,	0.960225124894716900,	0.960239085043712580,	0.960253042792110660,	0.960266998139876040,	
+0.960280951086974310,	0.960294901633369840,	0.960308849779028200,	0.960322795523914310,	0.960336738867993530,	0.960350679811230900,	0.960364618353591550,	0.960378554495040730,	
+0.960392488235543680,	0.960406419575065120,	0.960420348513570610,	0.960434275051025190,	0.960448199187394100,	0.960462120922642490,	0.960476040256735610,	0.960489957189638590,	
+0.960503871721316900,	0.960517783851735360,	0.960531693580859320,	0.960545600908654040,	0.960559505835084760,	0.960573408360116730,	0.960587308483715210,	0.960601206205845660,	
+0.960615101526472780,	0.960628994445562270,	0.960642884963079150,	0.960656773078988890,	0.960670658793256640,	0.960684542105847750,	0.960698423016727590,	0.960712301525861510,	
+0.960726177633214550,	0.960740051338752070,	0.960753922642439420,	0.960767791544241970,	0.960781658044125080,	0.960795522142054100,	0.960809383837994300,	0.960823243131911250,	
+0.960837100023769760,	0.960850954513535640,	0.960864806601174130,	0.960878656286650590,	0.960892503569930390,	0.960906348450978890,	0.960920190929761890,	0.960934031006244080,	
+0.960947868680391170,	0.960961703952168620,	0.960975536821541800,	0.960989367288476170,	0.961003195352937100,	0.961017021014890060,	0.961030844274300630,	0.961044665131133960,	
+0.961058483585355620,	0.961072299636930970,	0.961086113285825610,	0.961099924532004990,	0.961113733375434600,	0.961127539816080120,	0.961141343853906480,	0.961155145488879480,	
+0.961168944720964700,	0.961182741550127510,	0.961196535976333480,	0.961210327999547980,	0.961224117619736810,	0.961237904836865550,	0.961251689650899350,	0.961265472061803790,	
+0.961279252069544680,	0.961293029674087360,	0.961306804875397440,	0.961320577673440590,	0.961334348068182300,	0.961348116059588360,	0.961361881647623820,	0.961375644832254680,	
+0.961389405613446320,	0.961403163991164540,	0.961416919965374820,	0.961430673536042830,	0.961444424703134290,	0.961458173466614550,	0.961471919826449420,	0.961485663782604360,	
+0.961499405335045190,	0.961513144483737480,	0.961526881228647050,	0.961540615569739240,	0.961554347506980210,	0.961568077040335090,	0.961581804169769790,	0.961595528895249910,	
+0.961609251216741230,	0.961622971134209470,	0.961636688647620310,	0.961650403756939330,	0.961664116462132570,	0.961677826763165380,	0.961691534660003570,	0.961705240152612940,	
+0.961718943240959190,	0.961732643925008120,	0.961746342204725320,	0.961760038080077040,	0.961773731551028410,	0.961787422617545350,	0.961801111279593890,	0.961814797537139500,	
+0.961828481390148200,	0.961842162838585700,	0.961855841882417790,	0.961869518521610510,	0.961883192756129210,	0.961896864585939810,	0.961910534011008340,	0.961924201031300610,	
+0.961937865646782300,	0.961951527857419330,	0.961965187663177850,	0.961978845064022980,	0.961992500059921210,	0.962006152650838110,	0.962019802836739600,	0.962033450617591600,	
+0.962047095993359910,	0.962060738964010560,	0.962074379529509580,	0.962088017689822440,	0.962101653444915160,	0.962115286794753890,	0.962128917739304310,	0.962142546278532460,	
+0.962156172412404250,	0.962169796140885600,	0.962183417463942650,	0.962197036381540970,	0.962210652893646710,	0.962224267000225900,	0.962237878701244220,	0.962251487996668040,	
+0.962265094886463060,	0.962278699370595510,	0.962292301449031110,	0.962305901121735860,	0.962319498388675920,	0.962333093249817200,	0.962346685705125720,	0.962360275754567510,	
+0.962373863398108710,	0.962387448635715460,	0.962401031467353230,	0.962414611892988600,	0.962428189912587270,	0.962441765526115600,	0.962455338733539500,	0.962468909534825000,	
+0.962482477929938460,	0.962496043918845580,	0.962509607501512490,	0.962523168677905440,	0.962536727447990460,	0.962550283811733580,	0.962563837769101040,	0.962577389320058980,	
+0.962590938464573660,	0.962604485202610660,	0.962618029534136550,	0.962631571459117370,	0.962645110977519150,	0.962658648089308230,	0.962672182794450770,	0.962685715092912670,	
+0.962699244984660640,	0.962712772469660250,	0.962726297547877970,	0.962739820219279840,	0.962753340483832210,	0.962766858341501330,	0.962780373792253120,	0.962793886836054380,	
+0.962807397472870590,	0.962820905702668320,	0.962834411525413820,	0.962847914941073250,	0.962861415949612940,	0.962874914550999050,	0.962888410745197820,	0.962901904532175950,	
+0.962915395911899010,	0.962928884884333480,	0.962942371449445830,	0.962955855607202320,	0.962969337357569070,	0.962982816700512450,	0.962996293635998920,	0.963009768163994750,	
+0.963023240284466060,	0.963036709997379110,	0.963050177302700480,	0.963063642200396420,	0.963077104690433280,	0.963090564772777320,	0.963104022447395240,	0.963117477714252820,	
+0.963130930573316670,	0.963144381024553240,	0.963157829067928910,	0.963171274703409910,	0.963184717930962830,	0.963198158750553810,	0.963211597162149770,	0.963225033165716390,	
+0.963238466761220490,	0.963251897948628420,	0.963265326727906660,	0.963278753099021560,	0.963292177061939480,	0.963305598616627230,	0.963319017763050840,	0.963332434501176890,	
+0.963345848830971740,	0.963359260752402080,	0.963372670265434160,	0.963386077370034680,	0.963399482066169990,	0.963412884353806790,	0.963426284232911100,	0.963439681703449740,	
+0.963453076765389270,	0.963466469418695960,	0.963479859663336600,	0.963493247499277450,	0.963506632926485310,	0.963520015944926760,	0.963533396554567930,	0.963546774755375650,	
+0.963560150547316470,	0.963573523930356890,	0.963586894904463480,	0.963600263469602810,	0.963613629625741710,	0.963626993372846300,	0.963640354710883380,	0.963653713639819660,	
+0.963667070159621610,	0.963680424270255910,	0.963693775971689150,	0.963707125263887910,	0.963720472146819110,	0.963733816620448990,	0.963747158684744250,	0.963760498339671590,	
+0.963773835585197690,	0.963787170421289250,	0.963800502847912850,	0.963813832865035190,	0.963827160472623180,	0.963840485670642950,	0.963853808459061660,	0.963867128837845750,	
+0.963880446806962050,	0.963893762366377250,	0.963907075516058030,	0.963920386255971320,	0.963933694586083470,	0.963947000506361400,	0.963960304016771800,	0.963973605117281360,	
+0.963986903807857010,	0.964000200088465430,	0.964013493959073210,	0.964026785419647590,	0.964040074470154720,	0.964053361110561720,	0.964066645340835300,	0.964079927160942260,	
+0.964093206570849400,	0.964106483570523530,	0.964119758159931670,	0.964133030339040300,	0.964146300107816210,	0.964159567466226440,	0.964172832414237680,	0.964186094951816840,	
+0.964199355078930840,	0.964212612795546380,	0.964225868101630690,	0.964239120997150030,	0.964252371482071660,	0.964265619556362360,	0.964278865219988960,	0.964292108472918350,	
+0.964305349315117470,	0.964318587746553320,	0.964331823767192840,	0.964345057377002600,	0.964358288575949740,	0.964371517364001170,	0.964384743741123710,	0.964397967707284480,	
+0.964411189262450290,	0.964424408406588380,	0.964437625139665240,	0.964450839461648000,	0.964464051372503680,	0.964477260872199200,	0.964490467960701700,	0.964503672637977870,	
+0.964516874903994960,	0.964530074758719990,	0.964543272202119660,	0.964556467234161220,	0.964569659854811470,	0.964582850064037660,	0.964596037861806700,	0.964609223248085730,	
+0.964622406222841570,	0.964635586786041670,	0.964648764937652610,	0.964661940677641660,	0.964675114005975830,	0.964688284922622150,	0.964701453427547870,	0.964714619520719910,	
+0.964727783202105620,	0.964740944471671580,	0.964754103329385270,	0.964767259775213600,	0.964780413809123940,	0.964793565431083080,	0.964806714641058380,	0.964819861439016990,	
+0.964833005824926040,	0.964846147798752440,	0.964859287360463340,	0.964872424510026190,	0.964885559247407820,	0.964898691572575680,	0.964911821485496700,	0.964924948986138450,	
+0.964938074074467630,	0.964951196750451600,	0.964964317014057600,	0.964977434865252780,	0.964990550304004380,	0.965003663330279650,	0.965016773944045610,	0.965029882145270080,	
+0.965042987933919520,	0.965056091309961390,	0.965069192273363190,	0.965082290824091920,	0.965095386962114940,	0.965108480687399520,	0.965121571999912890,	0.965134660899622520,	
+0.965147747386495230,	0.965160831460498690,	0.965173913121599950,	0.965186992369766570,	0.965200069204965590,	0.965213143627164480,	0.965226215636330710,	0.965239285232431300,	
+0.965252352415433500,	0.965265417185304900,	0.965278479542012850,	0.965291539485524490,	0.965304597015807290,	0.965317652132828610,	0.965330704836556030,	0.965343755126956470,	
+0.965356803003997510,	0.965369848467646510,	0.965382891517870930,	0.965395932154638150,	0.965408970377915510,	0.965422006187670380,	0.965435039583870560,	0.965448070566482850,	
+0.965461099135475060,	0.965474125290814440,	0.965487149032468460,	0.965500170360404700,	0.965513189274590510,	0.965526205774993600,	0.965539219861580870,	0.965552231534320130,	
+0.965565240793178740,	0.965578247638124280,	0.965591252069124220,	0.965604254086146140,	0.965617253689157300,	0.965630250878125600,	0.965643245653017960,	0.965656238013802290,	
+0.965669227960445960,	0.965682215492916660,	0.965695200611181750,	0.965708183315208910,	0.965721163604965740,	0.965734141480419470,	0.965747116941537920,	0.965760089988288440,	
+0.965773060620638830,	0.965786028838556580,	0.965798994642009250,	0.965811958030964420,	0.965824919005389910,	0.965837877565252860,	0.965850833710521160,	0.965863787441162300,	
+0.965876738757144080,	0.965889687658433970,	0.965902634144999660,	0.965915578216808730,	0.965928519873828990,	0.965941459116027910,	0.965954395943373070,	0.965967330355832270,	
+0.965980262353373090,	0.965993191935963340,	0.966006119103570590,	0.966019043856162770,	0.966031966193707130,	0.966044886116171450,	0.966057803623523670,	0.966070718715731360,	
+0.966083631392762320,	0.966096541654584140,	0.966109449501164620,	0.966122354932471670,	0.966135257948472550,	0.966148158549135380,	0.966161056734427870,	0.966173952504317590,	
+0.966186845858772460,	0.966199736797760280,	0.966212625321248960,	0.966225511429205760,	0.966238395121598930,	0.966251276398396030,	0.966264155259564880,	0.966277031705073400,	
+0.966289905734889380,	0.966302777348980620,	0.966315646547315050,	0.966328513329860140,	0.966341377696584010,	0.966354239647454480,	0.966367099182439240,	0.966379956301506300,	
+0.966392811004623490,	0.966405663291758590,	0.966418513162879740,	0.966431360617954540,	0.966444205656950770,	0.966457048279836580,	0.966469888486579780,	0.966482726277148150,	
+0.966495561651509850,	0.966508394609632780,	0.966521225151484530,	0.966534053277033230,	0.966546878986246690,	0.966559702279093050,	0.966572523155540210,	0.966585341615555980,	
+0.966598157659108390,	0.966610971286165690,	0.966623782496695230,	0.966636591290665370,	0.966649397668044030,	0.966662201628799230,	0.966675003172898890,	0.966687802300311150,	
+0.966700599011003800,	0.966713393304945210,	0.966726185182102850,	0.966738974642445070,	0.966751761685939790,	0.966764546312555260,	0.966777328522259280,	0.966790108315019990,	
+0.966802885690805640,	0.966815660649583800,	0.966828433191322830,	0.966841203315990880,	0.966853971023555860,	0.966866736313985900,	0.966879499187249030,	0.966892259643313490,	
+0.966905017682147540,	0.966917773303718860,	0.966930526507995710,	0.966943277294946220,	0.966956025664538530,	0.966968771616740770,	0.966981515151521090,	0.966994256268847830,	
+0.967006994968688800,	0.967019731251012150,	0.967032465115786220,	0.967045196562979160,	0.967057925592559100,	0.967070652204494290,	0.967083376398752750,	0.967096098175303060,	
+0.967108817534112820,	0.967121534475150590,	0.967134248998384520,	0.967146961103782840,	0.967159670791313710,	0.967172378060945470,	0.967185082912646270,	0.967197785346384560,	
+0.967210485362128170,	0.967223182959845550,	0.967235878139504960,	0.967248570901074740,	0.967261261244523050,	0.967273949169818240,	0.967286634676928770,	0.967299317765822450,	
+0.967311998436467870,	0.967324676688833260,	0.967337352522887000,	0.967350025938597420,	0.967362696935932690,	0.967375365514861250,	0.967388031675351590,	0.967400695417371610,	
+0.967413356740889910,	0.967426015645874830,	0.967438672132294730,	0.967451326200117980,	0.967463977849312820,	0.967476627079847830,	0.967489273891691370,	0.967501918284811580,	
+0.967514560259176930,	0.967527199814755990,	0.967539836951516910,	0.967552471669428370,	0.967565103968458630,	0.967577733848576260,	0.967590361309749400,	0.967602986351946640,	
+0.967615608975136430,	0.967628229179287150,	0.967640846964367360,	0.967653462330345440,	0.967666075277189730,	0.967678685804869270,	0.967691293913351740,	0.967703899602605940,	
+0.967716502872600470,	0.967729103723303790,	0.967741702154684250,	0.967754298166710550,	0.967766891759351270,	0.967779482932574540,	0.967792071686349060,	0.967804658020643420,	
+0.967817241935426180,	0.967829823430665810,	0.967842402506330910,	0.967854979162389940,	0.967867553398811810,	0.967880125215564550,	0.967892694612616960,	0.967905261589937730,	
+0.967917826147495220,	0.967930388285258240,	0.967942948003195250,	0.967955505301274830,	0.967968060179465910,	0.967980612637736600,	0.967993162676055840,	0.968005710294392090,	
+0.968018255492714140,	0.968030798270990480,	0.968043338629189900,	0.968055876567281090,	0.968068412085232530,	0.968080945183012800,	0.968093475860590800,	0.968106004117935020,	
+0.968118529955014240,	0.968131053371797170,	0.968143574368252490,	0.968156092944349010,	0.968168609100055200,	0.968181122835339750,	0.968193634150171570,	0.968206143044519240,	
+0.968218649518351680,	0.968231153571637360,	0.968243655204345190,	0.968256154416444190,	0.968268651207902510,	0.968281145578689160,	0.968293637528772950,	0.968306127058122690,	
+0.968318614166707170,	0.968331098854495090,	0.968343581121455350,	0.968356060967556550,	0.968368538392767600,	0.968381013397057290,	0.968393485980394430,	0.968405956142747940,	
+0.968418423884086500,	0.968430889204378920,	0.968443352103594450,	0.968455812581701330,	0.968468270638668690,	0.968480726274465460,	0.968493179489060330,	0.968505630282422200,	
+0.968518078654520000,	0.968530524605322960,	0.968542968134799230,	0.968555409242918160,	0.968567847929648560,	0.968580284194959340,	0.968592718038819410,	0.968605149461197690,	
+0.968617578462063090,	0.968630005041384750,	0.968642429199131240,	0.968654850935271590,	0.968667270249774840,	0.968679687142609880,	0.968692101613745750,	0.968704513663151360,	
+0.968716923290795620,	0.968729330496647890,	0.968741735280676530,	0.968754137642850900,	0.968766537583139910,	0.968778935101512580,	0.968791330197937840,	0.968803722872384920,	
+0.968816113124822740,	0.968828500955220220,	0.968840886363546370,	0.968853269349770230,	0.968865649913861040,	0.968878028055787710,	0.968890403775519270,	0.968902777073024860,	
+0.968915147948273600,	0.968927516401234420,	0.968939882431876340,	0.968952246040168610,	0.968964607226080240,	0.968976965989580390,	0.968989322330638060,	0.969001676249222510,	
+0.969014027745302870,	0.969026376818848070,	0.969038723469827220,	0.969051067698209700,	0.969063409503964410,	0.969075748887060610,	0.969088085847467420,	0.969100420385154200,	
+0.969112752500089770,	0.969125082192243470,	0.969137409461584440,	0.969149734308081930,	0.969162056731705080,	0.969174376732423020,	0.969186694310205100,	0.969199009465020580,	
+0.969211322196838370,	0.969223632505627820,	0.969235940391358190,	0.969248245853998820,	0.969260548893518650,	0.969272849509887240,	0.969285147703073950,	0.969297443473047470,	
+0.969309736819777390,	0.969322027743233060,	0.969334316243383620,	0.969346602320198310,	0.969358885973646610,	0.969371167203697650,	0.969383446010321000,	0.969395722393485480,	
+0.969407996353160660,	0.969420267889315900,	0.969432537001920450,	0.969444803690943660,	0.969457067956354780,	0.969469329798123390,	0.969481589216218740,	0.969493846210609970,	
+0.969506100781266640,	0.969518352928157910,	0.969530602651253460,	0.969542849950522420,	0.969555094825934270,	0.969567337277458590,	0.969579577305064280,	0.969591814908721150,	
+0.969604050088398450,	0.969616282844065650,	0.969628513175692100,	0.969640741083247270,	0.969652966566700520,	0.969665189626021660,	0.969677410261179600,	0.969689628472144020,	
+0.969701844258884280,	0.969714057621370080,	0.969726268559570670,	0.969738477073455510,	0.969750683162994510,	0.969762886828156480,	0.969775088068911330,	0.969787286885228420,	
+0.969799483277077210,	0.969811677244427410,	0.969823868787248360,	0.969836057905509640,	0.969848244599180950,	0.969860428868231540,	0.969872610712630980,	0.969884790132348850,	
+0.969896967127354850,	0.969909141697618440,	0.969921313843109090,	0.969933483563796490,	0.969945650859650340,	0.969957815730639990,	0.969969978176735030,	0.969982138197905130,	
+0.969994295794119780,	0.970006450965348770,	0.970018603711561680,	0.970030754032728320,	0.970042901928817700,	0.970055047399799970,	0.970067190445644600,	0.970079331066321160,	
+0.970091469261799570,	0.970103605032049180,	0.970115738377039790,	0.970127869296741220,	0.970139997791122920,	0.970152123860154480,	0.970164247503805810,	0.970176368722046490,	
+0.970188487514846210,	0.970200603882174770,	0.970212717824001760,	0.970224829340297190,	0.970236938431030430,	0.970249045096171270,	0.970261149335689410,	0.970273251149554760,	
+0.970285350537737010,	0.970297447500205750,	0.970309542036931210,	0.970321634147882640,	0.970333723833029850,	0.970345811092342860,	0.970357895925791250,	0.970369978333344930,	
+0.970382058314973710,	0.970394135870647380,	0.970406211000335750,	0.970418283704008510,	0.970430353981635570,	0.970442421833186740,	0.970454487258631810,	0.970466550257940710,	
+0.970478610831083220,	0.970490668978029380,	0.970502724698748650,	0.970514777993211180,	0.970526828861386750,	0.970538877303245170,	0.970550923318756480,	0.970562966907890460,	
+0.970575008070617030,	0.970587046806906220,	0.970599083116727710,	0.970611117000051430,	0.970623148456847270,	0.970635177487085390,	0.970647204090735460,	0.970659228267767630,	
+0.970671250018151580,	0.970683269341857780,	0.970695286238855480,	0.970707300709114930,	0.970719312752606260,	0.970731322369299270,	0.970743329559163870,	0.970755334322170200,	
+0.970767336658288520,	0.970779336567488160,	0.970791334049739500,	0.970803329105012550,	0.970815321733277230,	0.970827311934503560,	0.970839299708661670,	0.970851285055721490,	
+0.970863267975653370,	0.970875248468426880,	0.970887226534012160,	0.970899202172379460,	0.970911175383498690,	0.970923146167340100,	0.970935114523873600,	0.970947080453069210,	
+0.970959043954897410,	0.970971005029327760,	0.970982963676330630,	0.970994919895876160,	0.971006873687934260,	0.971018825052475280,	0.971030773989469130,	0.971042720498886400,	
+0.971054664580696560,	0.971066606234870070,	0.971078545461377060,	0.971090482260187680,	0.971102416631272170,	0.971114348574600550,	0.971126278090143070,	0.971138205177870080,	
+0.971150129837751400,	0.971162052069757360,	0.971173971873858230,	0.971185889250024140,	0.971197804198225320,	0.971209716718432040,	0.971221626810614640,	0.971233534474743030,	
+0.971245439710787470,	0.971257342518718430,	0.971269242898506020,	0.971281140850120410,	0.971293036373532040,	0.971304929468711050,	0.971316820135627920,	0.971328708374252560,	
+0.971340594184555430,	0.971352477566506780,	0.971364358520076960,	0.971376237045236230,	0.971388113141954950,	0.971399986810203340,	0.971411858049952000,	0.971423726861170730,	
+0.971435593243830220,	0.971447457197900710,	0.971459318723352560,	0.971471177820156130,	0.971483034488281770,	0.971494888727700070,	0.971506740538380820,	0.971518589920294830,	
+0.971530436873412230,	0.971542281397703710,	0.971554123493139300,	0.971565963159689680,	0.971577800397325220,	0.971589635206016380,	0.971601467585733290,	0.971613297536446430,	
+0.971625125058126480,	0.971636950150743580,	0.971648772814268420,	0.971660593048671250,	0.971672410853922640,	0.971684226229993180,	0.971696039176852990,	0.971707849694472660,	
+0.971719657782822770,	0.971731463441873670,	0.971743266671595940,	0.971755067471959940,	0.971766865842936590,	0.971778661784495900,	0.971790455296608460,	0.971802246379244950,	
+0.971814035032375840,	0.971825821255971610,	0.971837605050002720,	0.971849386414439960,	0.971861165349253930,	0.971872941854414750,	0.971884715929893230,	0.971896487575659940,	
+0.971908256791685350,	0.971920023577940160,	0.971931787934394940,	0.971943549861020380,	0.971955309357786850,	0.971967066424665020,	0.971978821061625480,	0.971990573268638910,	
+0.972002323045675910,	0.972014070392707040,	0.972025815309703110,	0.972037557796634810,	0.972049297853472380,	0.972061035480186630,	0.972072770676748470,	0.972084503443128240,	
+0.972096233779296770,	0.972107961685224730,	0.972119687160882820,	0.972131410206241940,	0.972143130821272240,	0.972154849005944730,	0.972166564760230110,	0.972178278084099070,	
+0.972189988977522400,	0.972201697440470690,	0.972213403472914960,	0.972225107074825570,	0.972236808246173310,	0.972248506986929110,	0.972260203297063530,	0.972271897176547610,	
+0.972283588625351800,	0.972295277643447140,	0.972306964230804430,	0.972318648387394120,	0.972330330113187150,	0.972342009408154410,	0.972353686272266590,	0.972365360705494510,	
+0.972377032707809170,	0.972388702279181170,	0.972400369419581630,	0.972412034128980920,	0.972423696407350160,	0.972435356254660150,	0.972447013670881820,	0.972458668655985850,	
+0.972470321209943260,	0.972481971332725070,	0.972493619024301760,	0.972505264284644460,	0.972516907113723960,	0.972528547511511080,	0.972540185477976940,	0.972551821013092340,	
+0.972563454116828210,	0.972575084789155550,	0.972586713030045070,	0.972598338839467670,	0.972609962217394600,	0.972621583163796540,	0.972633201678644530,	0.972644817761909470,	
+0.972656431413562620,	0.972668042633574540,	0.972679651421916260,	0.972691257778558920,	0.972702861703473310,	0.972714463196630690,	0.972726062258001840,	0.972737658887557810,	
+0.972749253085269940,	0.972760844851108700,	0.972772434185045330,	0.972784021087050870,	0.972795605557096320,	0.972807187595152830,	0.972818767201191310,	0.972830344375182900,	
+0.972841919117098830,	0.972853491426909800,	0.972865061304586940,	0.972876628750101500,	0.972888193763424500,	0.972899756344526970,	0.972911316493380140,	0.972922874209955160,	
+0.972934429494222710,	0.972945982346154260,	0.972957532765720940,	0.972969080752893680,	0.972980626307643700,	0.972992169429942270,	0.973003710119760280,	0.973015248377069320,	
+0.973026784201839970,	0.973038317594043690,	0.973049848553651620,	0.973061377080635000,	0.973072903174964860,	0.973084426836612450,	0.973095948065549000,	0.973107466861745870,	
+0.973118983225173870,	0.973130497155804460,	0.973142008653608670,	0.973153517718557960,	0.973165024350623460,	0.973176528549776430,	0.973188030315988220,	0.973199529649229730,	
+0.973211026549472450,	0.973222521016687600,	0.973234013050846450,	0.973245502651920340,	0.973256989819880400,	0.973268474554697890,	0.973279956856344500,	0.973291436724791010,	
+0.973302914160008910,	0.973314389161969550,	0.973325861730644280,	0.973337331866004240,	0.973348799568020890,	0.973360264836665820,	0.973371727671909830,	0.973383188073724480,	
+0.973394646042081260,	0.973406101576951290,	0.973417554678306150,	0.973429005346117200,	0.973440453580355580,	0.973451899380993190,	0.973463342748000730,	0.973474783681349990,	
+0.973486222181012220,	0.973497658246958890,	0.973509091879161460,	0.973520523077591290,	0.973531951842219860,	0.973543378173018730,	0.973554802069958920,	0.973566223533012030,	
+0.973577642562149740,	0.973589059157343280,	0.973600473318564140,	0.973611885045783780,	0.973623294338973990,	0.973634701198105800,	0.973646105623150790,	0.973657507614080540,	
+0.973668907170866520,	0.973680304293480180,	0.973691698981893120,	0.973703091236076790,	0.973714481056003000,	0.973725868441642770,	0.973737253392967790,	0.973748635909949760,	
+0.973760015992560120,	0.973771393640770480,	0.973782768854552390,	0.973794141633877450,	0.973805511978717010,	0.973816879889042860,	0.973828245364826480,	0.973839608406039450,	
+0.973850969012653440,	0.973862327184639940,	0.973873682921970630,	0.973885036224617420,	0.973896387092551330,	0.973907735525744280,	0.973919081524167840,	0.973930425087793820,	
+0.973941766216593670,	0.973953104910539100,	0.973964441169601790,	0.973975774993753540,	0.973987106382965710,	0.973998435337210090,	0.974009761856458380,	0.974021085940682260,	
+0.974032407589853430,	0.974043726803943580,	0.974055043582924610,	0.974066357926767770,	0.974077669835445080,	0.974088979308928240,	0.974100286347189040,	0.974111590950198950,	
+0.974122893117929990,	0.974134192850353740,	0.974145490147442230,	0.974156785009166910,	0.974168077435499490,	0.974179367426411870,	0.974190654981875850,	0.974201940101863230,	
+0.974213222786345810,	0.974224503035295290,	0.974235780848683670,	0.974247056226482440,	0.974258329168663510,	0.974269599675198770,	0.974280867746060040,	0.974292133381219230,	
+0.974303396580648020,	0.974314657344318550,	0.974325915672202170,	0.974337171564271020,	0.974348425020496900,	0.974359676040851830,	0.974370924625307500,	0.974382170773835930,	
+0.974393414486408820,	0.974404655762998400,	0.974415894603576250,	0.974427131008114290,	0.974438364976584430,	0.974449596508958790,	0.974460825605209080,	0.974472052265307310,	
+0.974483276489225610,	0.974494498276935570,	0.974505717628409210,	0.974516934543618650,	0.974528149022535710,	0.974539361065132390,	0.974550570671380620,	0.974561777841252530,	
+0.974572982574720030,	0.974584184871755020,	0.974595384732329540,	0.974606582156415490,	0.974617777143985120,	0.974628969695010230,	0.974640159809462950,	0.974651347487315300,	
+0.974662532728539420,	0.974673715533107000,	0.974684895900990280,	0.974696073832161390,	0.974707249326592250,	0.974718422384255100,	0.974729593005121740,	0.974740761189164750,	
+0.974751926936355590,	0.974763090246666520,	0.974774251120069880,	0.974785409556537470,	0.974796565556041660,	0.974807719118554350,	0.974818870244047790,	0.974830018932494210,	
+0.974841165183865430,	0.974852308998133800,	0.974863450375271330,	0.974874589315250170,	0.974885725818042560,	0.974896859883620740,	0.974907991511956730,	0.974919120703022890,	
+0.974930247456791020,	0.974941371773233590,	0.974952493652322730,	0.974963613094030680,	0.974974730098329470,	0.974985844665191560,	0.974996956794589200,	0.975008066486494180,	
+0.975019173740879100,	0.975030278557716070,	0.975041380936977230,	0.975052480878635050,	0.975063578382661670,	0.975074673449029320,	0.975085766077710470,	0.975096856268677040,	
+0.975107944021901480,	0.975119029337355950,	0.975130112215013000,	0.975141192654844670,	0.975152270656823420,	0.975163346220921600,	0.975174419347111240,	0.975185490035364920,	
+0.975196558285654770,	0.975207624097953360,	0.975218687472232730,	0.975229748408465550,	0.975240806906623850,	0.975251862966680430,	0.975262916588607090,	0.975273967772376520,	
+0.975285016517960960,	0.975296062825332880,	0.975307106694464630,	0.975318148125328690,	0.975329187117897290,	0.975340223672143130,	0.975351257788038330,	0.975362289465555250,	
+0.975373318704666480,	0.975384345505344470,	0.975395369867561590,	0.975406391791290180,	0.975417411276503050,	0.975428428323172230,	0.975439442931270380,	0.975450455100769780,	
+0.975461464831643200,	0.975472472123862900,	0.975483476977401340,	0.975494479392231220,	0.975505479368324990,	0.975516476905654910,	0.975527472004193650,	0.975538464663913700,	
+0.975549454884787500,	0.975560442666787760,	0.975571428009886940,	0.975582410914057510,	0.975593391379272260,	0.975604369405503320,	0.975615344992723400,	0.975626318140905170,	
+0.975637288850021210,	0.975648257120043990,	0.975659222950946090,	0.975670186342700310,	0.975681147295278990,	0.975692105808654620,	0.975703061882800090,	0.975714015517687990,	
+0.975724966713290790,	0.975735915469581050,	0.975746861786531690,	0.975757805664115300,	0.975768747102304210,	0.975779686101071240,	0.975790622660389070,	0.975801556780230280,	
+0.975812488460567670,	0.975823417701373820,	0.975834344502621630,	0.975845268864283360,	0.975856190786331900,	0.975867110268740070,	0.975878027311480320,	0.975888941914525580,	
+0.975899854077848520,	0.975910763801421830,	0.975921671085218320,	0.975932575929210570,	0.975943478333371250,	0.975954378297673290,	0.975965275822089470,	0.975976170906592390,	
+0.975987063551154830,	0.975997953755749600,	0.976008841520349830,	0.976019726844927660,	0.976030609729456210,	0.976041490173908180,	0.976052368178256470,	0.976063243742473770,	
+0.976074116866533000,	0.976084987550407180,	0.976095855794068660,	0.976106721597490570,	0.976117584960645600,	0.976128445883506670,	0.976139304366046570,	0.976150160408238320,	
+0.976161014010054620,	0.976171865171468590,	0.976182713892452700,	0.976193560172980090,	0.976204404013023440,	0.976215245412555890,	0.976226084371550230,	0.976236920889979260,	
+0.976247754967816020,	0.976258586605033620,	0.976269415801604650,	0.976280242557502010,	0.976291066872698840,	0.976301888747167950,	0.976312708180882340,	0.976323525173814930,	
+0.976334339725938970,	0.976345151837226920,	0.976355961507652030,	0.976366768737187200,	0.976377573525805560,	0.976388375873479820,	0.976399175780183200,	0.976409973245888740,	
+0.976420768270569450,	0.976431560854198020,	0.976442350996747700,	0.976453138698191610,	0.976463923958502570,	0.976474706777653690,	0.976485487155618110,	0.976496265092368980,	
+0.976507040587879070,	0.976517813642121420,	0.976528584255069390,	0.976539352426695760,	0.976550118156973790,	0.976560881445876610,	0.976571642293377120,	0.976582400699448790,	
+0.976593156664064210,	0.976603910187196830,	0.976614661268819570,	0.976625409908905670,	0.976636156107428270,	0.976646899864360480,	0.976657641179675460,	0.976668380053346550,	
+0.976679116485346440,	0.976689850475648600,	0.976700582024226050,	0.976711311131052140,	0.976722037796099900,	0.976732762019342560,	0.976743483800753490,	0.976754203140305590,	
+0.976764920037972110,	0.976775634493726400,	0.976786346507541480,	0.976797056079390820,	0.976807763209247450,	0.976818467897084710,	0.976829170142875960,	0.976839869946594110,	
+0.976850567308212630,	0.976861262227704750,	0.976871954705043620,	0.976882644740202700,	0.976893332333155010,	0.976904017483874340,	0.976914700192333400,	0.976925380458505630,	
+0.976936058282364520,	0.976946733663883180,	0.976957406603035090,	0.976968077099793390,	0.976978745154131520,	0.976989410766023080,	0.977000073935440750,	0.977010734662358330,	
+0.977021392946749060,	0.977032048788586400,	0.977042702187843500,	0.977053353144493930,	0.977064001658510930,	0.977074647729868070,	0.977085291358538500,	0.977095932544495670,	
+0.977106571287712940,	0.977117207588163780,	0.977127841445821650,	0.977138472860660020,	0.977149101832652240,	0.977159728361771560,	0.977170352447991550,	0.977180974091285790,	
+0.977191593291627410,	0.977202210048990110,	0.977212824363347330,	0.977223436234672450,	0.977234045662939250,	0.977244652648120660,	0.977255257190190460,	0.977265859289122130,	
+0.977276458944889130,	0.977287056157464920,	0.977297650926823190,	0.977308243252937300,	0.977318833135780940,	0.977329420575327350,	0.977340005571550210,	0.977350588124422990,	
+0.977361168233919390,	0.977371745900012860,	0.977382321122676980,	0.977392893901885440,	0.977403464237611490,	0.977414032129828800,	0.977424597578511190,	0.977435160583632000,	
+0.977445721145164930,	0.977456279263083540,	0.977466834937361420,	0.977477388167972470,	0.977487938954889830,	0.977498487298087300,	0.977509033197538570,	0.977519576653217310,	
+0.977530117665097120,	0.977540656233151560,	0.977551192357354550,	0.977561726037679430,	0.977572257274100020,	0.977582786066589880,	0.977593312415122820,	0.977603836319672510,	
+0.977614357780212550,	0.977624876796716720,	0.977635393369158830,	0.977645907497512350,	0.977656419181751060,	0.977666928421848770,	0.977677435217779170,	0.977687939569515940,	
+0.977698441477032780,	0.977708940940303580,	0.977719437959302270,	0.977729932534002200,	0.977740424664377160,	0.977750914350401180,	0.977761401592047830,	0.977771886389291020,	
+0.977782368742104560,	0.977792848650462230,	0.977803326114337730,	0.977813801133704860,	0.977824273708537420,	0.977834743838809420,	0.977845211524494440,	0.977855676765566510,	
+0.977866139561999410,	0.977876599913767080,	0.977887057820843060,	0.977897513283201400,	0.977907966300816000,	0.977918416873660660,	0.977928865001709280,	0.977939310684935780,	
+0.977949753923313960,	0.977960194716817940,	0.977970633065421200,	0.977981068969097980,	0.977991502427822070,	0.978001933441567380,	0.978012362010307830,	0.978022788134017330,	
+0.978033211812670110,	0.978043633046239760,	0.978054051834700180,	0.978064468178025610,	0.978074882076189760,	0.978085293529166730,	0.978095702536930460,	0.978106109099454950,	
+0.978116513216714440,	0.978126914888682310,	0.978137314115333000,	0.978147710896640320,	0.978158105232578400,	0.978168497123121260,	0.978178886568242810,	0.978189273567917410,	
+0.978199658122118620,	0.978210040230820590,	0.978220419893997550,	0.978230797111623530,	0.978241171883672320,	0.978251544210118400,	0.978261914090935440,	0.978272281526098020,	
+0.978282646515579610,	0.978293009059354570,	0.978303369157397130,	0.978313726809681090,	0.978324082016180930,	0.978334434776870430,	0.978344785091723850,	0.978355132960715520,	
+0.978365478383819260,	0.978375821361009200,	0.978386161892259580,	0.978396499977544630,	0.978406835616838390,	0.978417168810115090,	0.978427499557348980,	0.978437827858513960,	
+0.978448153713584400,	0.978458477122534420,	0.978468798085338260,	0.978479116601970180,	0.978489432672404290,	0.978499746296614740,	0.978510057474576090,	0.978520366206262040,	
+0.978530672491647050,	0.978540976330705470,	0.978551277723411440,	0.978561576669739200,	0.978571873169662990,	0.978582167223157050,	0.978592458830195970,	0.978602747990753530,	
+0.978613034704804210,	0.978623318972322350,	0.978633600793282210,	0.978643880167658020,	0.978654157095424030,	0.978664431576555030,	0.978674703611024600,	0.978684973198807540,	
+0.978695240339877980,	0.978705505034210280,	0.978715767281778890,	0.978726027082558070,	0.978736284436522160,	0.978746539343645750,	0.978756791803902740,	0.978767041817267810,	
+0.978777289383715220,	0.978787534503219540,	0.978797777175754890,	0.978808017401295860,	0.978818255179817020,	0.978828490511292280,	0.978838723395696330,	0.978848953833003520,	
+0.978859181823188430,	0.978869407366225300,	0.978879630462088700,	0.978889851110753000,	0.978900069312192870,	0.978910285066382340,	0.978920498373296200,	0.978930709232908700,	
+0.978940917645194530,	0.978951123610128040,	0.978961327127683690,	0.978971528197836060,	0.978981726820559730,	0.978991922995828930,	0.979002116723618370,	0.979012308003902490,	
+0.979022496836655880,	0.979032683221853000,	0.979042867159468420,	0.979053048649476840,	0.979063227691852500,	0.979073404286569970,	0.979083578433604050,	0.979093750132929100,	
+0.979103919384519910,	0.979114086188350830,	0.979124250544396450,	0.979134412452631770,	0.979144571913030840,	0.979154728925568430,	0.979164883490219240,	0.979175035606957840,	
+0.979185185275758820,	0.979195332496596850,	0.979205477269446620,	0.979215619594282830,	0.979225759471079700,	0.979235896899812270,	0.979246031880455110,	0.979256164412982910,	
+0.979266294497370240,	0.979276422133591900,	0.979286547321622570,	0.979296670061436720,	0.979306790353009270,	0.979316908196314780,	0.979327023591328060,	0.979337136538023790,	
+0.979347247036376660,	0.979357355086361350,	0.979367460687952880,	0.979377563841125620,	0.979387664545854350,	0.979397762802113990,	0.979407858609879220,	0.979417951969124840,	
+0.979428042879825540,	0.979438131341956340,	0.979448217355491590,	0.979458300920406310,	0.979468382036675300,	0.979478460704273360,	0.979488536923175170,	0.979498610693355750,	
+0.979508682014789690,	0.979518750887452220,	0.979528817311317580,	0.979538881286361020,	0.979548942812557220,	0.979559001889880990,	0.979569058518307330,	0.979579112697810950,	
+0.979589164428366850,	0.979599213709950070,	0.979609260542534940,	0.979619304926096720,	0.979629346860610320,	0.979639386346050410,	0.979649423382392140,	0.979659457969610290,	
+0.979669490107680010,	0.979679519796575750,	0.979689547036272760,	0.979699571826745830,	0.979709594167969990,	0.979719614059920140,	0.979729631502571310,	0.979739646495898400,	
+0.979749659039876540,	0.979759669134480320,	0.979769676779684960,	0.979779681975465500,	0.979789684721796730,	0.979799685018653780,	0.979809682866011560,	0.979819678263845310,	
+0.979829671212129830,	0.979839661710840030,	0.979849649759951150,	0.979859635359438100,	0.979869618509276010,	0.979879599209439790,	0.979889577459904680,	0.979899553260645710,	
+0.979909526611637660,	0.979919497512855900,	0.979929465964275330,	0.979939431965871190,	0.979949395517618390,	0.979959356619492070,	0.979969315271467360,	0.979979271473519600,	
+0.979989225225623480,	0.979999176527754260,	0.980009125379887160,	0.980019071781997210,	0.980029015734059540,	0.980038957236049390,	0.980048896287942010,	0.980058832889712180,	
+0.980068767041335280,	0.980078698742786520,	0.980088627994040950,	0.980098554795073800,	0.980108479145860300,	0.980118401046375600,	0.980128320496595040,	0.980138237496493540,	
+0.980148152046046440,	0.980158064145228990,	0.980167973794016320,	0.980177880992383790,	0.980187785740306520,	0.980197688037759750,	0.980207587884718960,	0.980217485281159040,	
+0.980227380227055470,	0.980237272722383370,	0.980247162767118100,	0.980257050361234890,	0.980266935504709110,	0.980276818197516110,	0.980286698439630900,	0.980296576231028950,	
+0.980306451571685610,	0.980316324461576130,	0.980326194900675850,	0.980336062888960020,	0.980345928426404110,	0.980355791512983470,	0.980365652148673220,	0.980375510333448830,	
+0.980385366067285660,	0.980395219350159050,	0.980405070182044480,	0.980414918562917180,	0.980424764492752730,	0.980434607971526260,	0.980444448999213240,	0.980454287575789120,	
+0.980464123701229260,	0.980473957375509020,	0.980483788598603970,	0.980493617370489460,	0.980503443691141060,	0.980513267560533810,	0.980523088978643490,	0.980532907945445450,	
+0.980542724460915060,	0.980552538525027880,	0.980562350137759390,	0.980572159299085030,	0.980581966008980400,	0.980591770267420730,	0.980601572074381590,	0.980611371429838560,	
+0.980621168333767110,	0.980630962786142700,	0.980640754786940900,	0.980650544336137410,	0.980660331433707340,	0.980670116079626510,	0.980679898273870370,	0.980689678016414380,	
+0.980699455307234350,	0.980709230146305620,	0.980719002533603780,	0.980728772469104610,	0.980738539952783370,	0.980748304984615740,	0.980758067564577400,	0.980767827692643810,	
+0.980777585368790780,	0.980787340592993660,	0.980797093365228250,	0.980806843685470330,	0.980816591553695050,	0.980826336969878310,	0.980836079933995690,	0.980845820446022980,	
+0.980855558505935640,	0.980865294113709370,	0.980875027269320080,	0.980884757972743100,	0.980894486223954140,	0.980904212022928990,	0.980913935369643330,	0.980923656264072850,	
+0.980933374706193240,	0.980943090695980180,	0.980952804233409580,	0.980962515318456680,	0.980972223951097620,	0.980981930131307970,	0.980991633859063520,	0.981001335134339850,	
+0.981011033957112980,	0.981020730327358700,	0.981030424245052380,	0.981040115710170020,	0.981049804722687320,	0.981059491282580080,	0.981069175389824190,	0.981078857044395350,	
+0.981088536246269350,	0.981098212995422210,	0.981107887291829410,	0.981117559135466830,	0.981127228526310290,	0.981136895464335800,	0.981146559949519050,	0.981156221981835830,	
+0.981165881561262050,	0.981175538687773850,	0.981185193361346570,	0.981194845581956240,	0.981204495349578880,	0.981214142664190270,	0.981223787525766330,	0.981233429934282860,	
+0.981243069889715990,	0.981252707392041290,	0.981262342441234890,	0.981271975037272480,	0.981281605180130300,	0.981291232869784040,	0.981300858106209710,	0.981310480889383220,	
+0.981320101219280700,	0.981329719095877740,	0.981339334519150450,	0.981348947489074860,	0.981358558005626990,	0.981368166068782630,	0.981377771678517810,	0.981387374834808650,	
+0.981396975537631170,	0.981406573786961170,	0.981416169582774670,	0.981425762925047680,	0.981435353813756460,	0.981444942248876680,	0.981454528230384590,	0.981464111758256430,	
+0.981473692832467770,	0.981483271452994850,	0.981492847619813810,	0.981502421332900670,	0.981511992592231320,	0.981521561397782130,	0.981531127749529000,	0.981540691647448280,	
+0.981550253091515560,	0.981559812081707280,	0.981569368617999370,	0.981578922700368170,	0.981588474328789600,	0.981598023503239880,	0.981607570223695160,	0.981617114490131450,	
+0.981626656302524990,	0.981636195660851810,	0.981645732565088140,	0.981655267015210220,	0.981664799011194080,	0.981674328553015840,	0.981683855640652080,	0.981693380274078490,	
+0.981702902453271410,	0.981712422178207090,	0.981721939448861770,	0.981731454265211580,	0.981740966627232760,	0.981750476534901440,	0.981759983988194200,	0.981769488987086710,	
+0.981778991531555680,	0.981788491621577000,	0.981797989257127130,	0.981807484438182330,	0.981816977164718830,	0.981826467436713090,	0.981835955254140910,	0.981845440616978870,	
+0.981854923525203320,	0.981864403978790380,	0.981873881977716410,	0.981883357521957770,	0.981892830611490690,	0.981902301246291740,	0.981911769426336840,	0.981921235151602570,	
+0.981930698422065260,	0.981940159237701060,	0.981949617598486530,	0.981959073504398040,	0.981968526955411810,	0.981977977951504430,	0.981987426492651920,	0.981996872578830840,	
+0.982006316210017550,	0.982015757386188510,	0.982025196107320090,	0.982034632373388620,	0.982044066184370790,	0.982053497540242630,	0.982062926440980700,	0.982072352886561470,	
+0.982081776876961410,	0.982091198412156750,	0.982100617492124290,	0.982110034116840170,	0.982119448286281170,	0.982128860000423320,	0.982138269259243410,	0.982147676062717800,	
+0.982157080410822950,	0.982166482303535430,	0.982175881740831700,	0.982185278722688460,	0.982194673249081830,	0.982204065319988610,	0.982213454935385140,	0.982222842095248020,	
+0.982232226799553800,	0.982241609048279060,	0.982250988841400270,	0.982260366178894120,	0.982269741060736950,	0.982279113486905440,	0.982288483457376180,	0.982297850972125630,	
+0.982307216031130470,	0.982316578634367280,	0.982325938781812620,	0.982335296473443310,	0.982344651709235570,	0.982354004489166210,	0.982363354813211910,	0.982372702681349130,	
+0.982382048093554670,	0.982391391049805000,	0.982400731550077120,	0.982410069594347180,	0.982419405182592080,	0.982428738314788390,	0.982438068990913020,	0.982447397210942320,	
+0.982456722974853200,	0.982466046282622240,	0.982475367134226450,	0.982484685529641970,	0.982494001468845800,	0.982503314951814530,	0.982512625978525070,	0.982521934548954090,	
+0.982531240663078180,	0.982540544320874450,	0.982549845522319050,	0.982559144267389110,	0.982568440556061300,	0.982577734388312420,	0.982587025764119160,	0.982596314683458430,	
+0.982605601146306800,	0.982614885152641390,	0.982624166702438570,	0.982633445795675350,	0.982642722432328530,	0.982651996612374900,	0.982661268335791260,	0.982670537602554410,	
+0.982679804412641240,	0.982689068766028790,	0.982698330662693520,	0.982707590102612330,	0.982716847085762240,	0.982726101612119930,	0.982735353681662430,	0.982744603294366530,	
+0.982753850450209350,	0.982763095149167380,	0.982772337391217610,	0.982781577176336960,	0.982790814504502450,	0.982800049375690880,	0.982809281789879140,	0.982818511747044270,	
+0.982827739247163270,	0.982836964290212720,	0.982846186876169760,	0.982855407005011390,	0.982864624676714540,	0.982873839891255980,	0.982883052648612980,	0.982892262948762200,	
+0.982901470791681000,	0.982910676177345950,	0.982919879105734200,	0.982929079576822740,	0.982938277590588600,	0.982947473147008810,	0.982956666246060370,	0.982965856887720310,	
+0.982975045071965540,	0.982984230798773060,	0.982993414068120130,	0.983002594879983540,	0.983011773234340520,	0.983020949131168110,	0.983030122570443200,	0.983039293552143260,	
+0.983048462076244860,	0.983057628142725350,	0.983066791751561750,	0.983075952902731200,	0.983085111596210700,	0.983094267831977510,	0.983103421610008740,	0.983112572930281310,	
+0.983121721792772460,	0.983130868197459210,	0.983140012144318900,	0.983149153633328550,	0.983158292664465190,	0.983167429237706280,	0.983176563353028830,	0.983185695010409870,	
+0.983194824209826620,	0.983203950951256340,	0.983213075234676160,	0.983222197060063310,	0.983231316427395030,	0.983240433336648350,	0.983249547787800830,	0.983258659780829270,	
+0.983267769315711030,	0.983276876392423340,	0.983285981010943550,	0.983295083171248700,	0.983304182873316220,	0.983313280117123380,	0.983322374902647290,	0.983331467229865200,	
+0.983340557098754340,	0.983349644509292190,	0.983358729461455970,	0.983367811955222940,	0.983376891990570320,	0.983385969567475590,	0.983395044685915760,	0.983404117345868410,	
+0.983413187547310770,	0.983422255290220090,	0.983431320574573830,	0.983440383400349230,	0.983449443767523750,	0.983458501676074740,	0.983467557125979330,	0.983476610117214990,	
+0.983485660649759170,	0.983494708723589240,	0.983503754338682530,	0.983512797495016410,	0.983521838192568440,	0.983530876431315650,	0.983539912211235820,	0.983548945532306100,	
+0.983557976394504040,	0.983567004797807010,	0.983576030742192580,	0.983585054227637980,	0.983594075254120900,	0.983603093821618480,	0.983612109930108390,	0.983621123579567990,	
+0.983630134769974740,	0.983639143501306210,	0.983648149773539760,	0.983657153586653180,	0.983666154940623480,	0.983675153835428470,	0.983684150271045500,	0.983693144247452130,	
+0.983702135764626060,	0.983711124822544520,	0.983720111421185210,	0.983729095560525680,	0.983738077240543410,	0.983747056461215850,	0.983756033222520700,	0.983765007524435410,	
+0.983773979366937670,	0.983782948750004940,	0.983791915673614790,	0.983800880137745140,	0.983809842142372990,	0.983818801687476370,	0.983827758773032630,	0.983836713399019570,	
+0.983845665565414640,	0.983854615272195640,	0.983863562519340260,	0.983872507306825740,	0.983881449634629980,	0.983890389502730670,	0.983899326911105270,	0.983908261859731570,	
+0.983917194348587270,	0.983926124377650040,	0.983935051946897570,	0.983943977056307320,	0.983952899705857090,	0.983961819895524670,	0.983970737625287750,	0.983979652895123900,	
+0.983988565705010920,	0.983997476054926600,	0.984006383944848630,	0.984015289374754690,	0.984024192344622460,	0.984033092854429750,	0.984041990904154230,	0.984050886493773810,	
+0.984059779623266180,	0.984068670292609250,	0.984077558501780470,	0.984086444250757750,	0.984095327539519000,	0.984104208368041910,	0.984113086736304380,	0.984121962644283980,	
+0.984130836091958730,	0.984139707079306540,	0.984148575606304980,	0.984157441672931950,	0.984166305279165380,	0.984175166424982930,	0.984184025110362630,	0.984192881335282270,	
+0.984201735099719870,	0.984210586403652890,	0.984219435247059570,	0.984228281629917600,	0.984237125552204880,	0.984245967013899440,	0.984254806014979060,	0.984263642555421540,	
+0.984272476635205230,	0.984281308254307490,	0.984290137412706550,	0.984298964110380200,	0.984307788347306480,	0.984316610123463280,	0.984325429438828500,	0.984334246293380180,	
+0.984343060687096430,	0.984351872619954940,	0.984360682091933610,	0.984369489103010700,	0.984378293653163980,	0.984387095742371600,	0.984395895370611450,	0.984404692537861670,	
+0.984413487244100050,	0.984422279489304720,	0.984431069273453700,	0.984439856596525000,	0.984448641458496640,	0.984457423859346650,	0.984466203799053140,	0.984474981277594360,	
+0.984483756294947890,	0.984492528851091950,	0.984501298946004800,	0.984510066579664330,	0.984518831752048800,	0.984527594463136090,	0.984536354712904460,	0.984545112501332030,	
+0.984553867828396710,	0.984562620694076740,	0.984571371098350130,	0.984580119041195130,	0.984588864522589870,	0.984597607542512470,	0.984606348100941160,	0.984615086197853870,	
+0.984623821833228830,	0.984632555007044160,	0.984641285719278230,	0.984650013969909030,	0.984658739758914820,	0.984667463086273730,	0.984676183951964210,	0.984684902355963950,	
+0.984693618298251530,	0.984702331778805060,	0.984711042797602690,	0.984719751354622750,	0.984728457449843500,	0.984737161083243160,	0.984745862254799760,	0.984754560964491770,	
+0.984763257212297400,	0.984771950998194810,	0.984780642322162450,	0.984789331184178440,	0.984798017584221030,	0.984806701522268790,	0.984815382998299630,	0.984824062012292000,	
+0.984832738564224260,	0.984841412654074650,	0.984850084281821530,	0.984858753447443110,	0.984867420150917880,	0.984876084392224290,	0.984884746171340250,	0.984893405488244330,	
+0.984902062342915000,	0.984910716735330480,	0.984919368665469140,	0.984928018133309440,	0.984936665138829710,	0.984945309682008330,	0.984953951762823520,	0.984962591381253970,	
+0.984971228537277920,	0.984979863230873720,	0.984988495462019940,	0.984997125230694830,	0.985005752536877170,	0.985014377380544870,	0.985022999761676730,	0.985031619680250990,	
+0.985040237136246330,	0.985048852129640990,	0.985057464660413550,	0.985066074728542460,	0.985074682334006300,	0.985083287476783200,	0.985091890156852060,	0.985100490374191120,	
+0.985109088128778840,	0.985117683420594030,	0.985126276249614910,	0.985134866615820280,	0.985143454519188280,	0.985152039959697690,	0.985160622937326980,	0.985169203452054720,	
+0.985177781503859480,	0.985186357092719730,	0.985194930218614150,	0.985203500881521420,	0.985212069081419670,	0.985220634818287810,	0.985229198092104410,	0.985237758902847930,	
+0.985246317250497160,	0.985254873135030460,	0.985263426556426850,	0.985271977514664440,	0.985280526009722160,	0.985289072041578560,	0.985297615610212230,	0.985306156715601840,	
+0.985314695357726090,	0.985323231536563650,	0.985331765252093210,	0.985340296504293220,	0.985348825293142490,	0.985357351618619810,	0.985365875480703650,	0.985374396879372780,	
+0.985382915814605910,	0.985391432286381820,	0.985399946294679310,	0.985408457839476730,	0.985416966920752980,	0.985425473538486860,	0.985433977692657060,	0.985442479383242250,	
+0.985450978610221350,	0.985459475373573150,	0.985467969673275990,	0.985476461509309010,	0.985484950881650890,	0.985493437790280310,	0.985501922235176190,	0.985510404216317190,	
+0.985518883733682240,	0.985527360787250230,	0.985535835376999740,	0.985544307502909560,	0.985552777164958590,	0.985561244363125750,	0.985569709097389830,	0.985578171367729630,	
+0.985586631174124040,	0.985595088516551860,	0.985603543394991900,	0.985611995809423050,	0.985620445759824220,	0.985628893246174310,	0.985637338268452120,	0.985645780826636560,	
+0.985654220920706760,	0.985662658550641280,	0.985671093716419140,	0.985679526418019260,	0.985687956655420530,	0.985696384428601970,	0.985704809737542380,	0.985713232582220880,	
+0.985721652962616270,	0.985730070878707560,	0.985738486330473560,	0.985746899317893390,	0.985755309840945950,	0.985763717899610260,	0.985772123493865230,	0.985780526623690090,	
+0.985788927289063420,	0.985797325489964460,	0.985805721226372220,	0.985814114498265730,	0.985822505305623880,	0.985830893648425690,	0.985839279526650400,	0.985847662940277040,	
+0.985856043889284270,	0.985864422373651460,	0.985872798393357620,	0.985881171948381760,	0.985889543038703020,	0.985897911664300410,	0.985906277825152940,	0.985914641521239980,	
+0.985923002752540300,	0.985931361519033040,	0.985939717820697450,	0.985948071657512530,	0.985956423029457410,	0.985964771936511220,	0.985973118378653310,	0.985981462355862370,	
+0.985989803868117850,	0.985998142915398890,	0.986006479497684380,	0.986014813614953800,	0.986023145267186150,	0.986031474454360680,	0.986039801176456620,	0.986048125433452990,	
+0.986056447225329040,	0.986064766552063880,	0.986073083413636860,	0.986081397810027130,	0.986089709741213900,	0.986098019207176550,	0.986106326207893960,	0.986114630743345600,	
+0.986122932813510600,	0.986131232418368310,	0.986139529557897960,	0.986147824232078810,	0.986156116440890070,	0.986164406184311230,	0.986172693462321170,	0.986180978274899370,	
+0.986189260622025170,	0.986197540503677690,	0.986205817919836520,	0.986214092870480790,	0.986222365355589710,	0.986230635375142990,	0.986238902929119420,	0.986247168017498680,	
+0.986255430640260000,	0.986263690797382740,	0.986271948488846250,	0.986280203714629990,	0.986288456474713190,	0.986296706769075220,	0.986304954597695400,	0.986313199960553330,	
+0.986321442857628130,	0.986329683288899360,	0.986337921254346380,	0.986346156753948660,	0.986354389787685640,	0.986362620355536460,	0.986370848457480800,	0.986379074093498010,	
+0.986387297263567440,	0.986395517967668780,	0.986403736205781260,	0.986411951977884340,	0.986420165283957710,	0.986428376123980600,	0.986436584497932480,	0.986444790405792920,	
+0.986452993847541370,	0.986461194823157310,	0.986469393332620400,	0.986477589375910010,	0.986485782953005490,	0.986493974063886610,	0.986502162708532750,	0.986510348886923460,	
+0.986518532599038320,	0.986526713844856910,	0.986534892624358670,	0.986543068937523300,	0.986551242784330150,	0.986559414164758900,	0.986567583078789110,	0.986575749526400370,	
+0.986583913507572240,	0.986592075022284300,	0.986600234070516340,	0.986608390652247700,	0.986616544767458080,	0.986624696416127040,	0.986632845598234280,	0.986640992313759460,	
+0.986649136562682050,	0.986657278344981850,	0.986665417660638640,	0.986673554509631680,	0.986681688891940860,	0.986689820807545860,	0.986697950256426260,	0.986706077238561740,	
+0.986714201753932100,	0.986722323802517010,	0.986730443384296160,	0.986738560499249020,	0.986746675147355590,	0.986754787328595450,	0.986762897042948280,	0.986771004290393880,	
+0.986779109070912040,	0.986787211384482550,	0.986795311231084770,	0.986803408610698820,	0.986811503523304380,	0.986819595968881140,	0.986827685947408880,	0.986835773458867420,	
+0.986843858503236530,	0.986851941080496230,	0.986860021190625770,	0.986868098833605380,	0.986876174009414740,	0.986884246718033540,	0.986892316959441910,	0.986900384733619300,	
+0.986908450040545840,	0.986916512880201440,	0.986924573252565550,	0.986932631157618200,	0.986940686595339290,	0.986948739565708720,	0.986956790068706180,	0.986964838104311790,	
+0.986972883672505350,	0.986980926773266650,	0.986988967406575600,	0.986997005572412100,	0.987005041270756170,	0.987013074501587600,	0.987021105264886290,	0.987029133560632270,	
+0.987037159388805540,	0.987045182749385690,	0.987053203642353050,	0.987061222067687320,	0.987069238025368500,	0.987077251515376620,	0.987085262537691580,	0.987093271092293610,	
+0.987101277179162180,	0.987109280798277640,	0.987117281949619900,	0.987125280633168960,	0.987133276848904840,	0.987141270596807560,	0.987149261876857030,	0.987157250689033480,	
+0.987165237033316710,	0.987173220909686840,	0.987181202318123900,	0.987189181258607880,	0.987197157731119050,	0.987205131735637290,	0.987213103272142620,	0.987221072340615400,	
+0.987229038941035310,	0.987237003073382690,	0.987244964737637560,	0.987252923933779950,	0.987260880661790070,	0.987268834921647960,	0.987276786713333960,	0.987284736036827870,	
+0.987292682892109920,	0.987300627279160240,	0.987308569197958950,	0.987316508648486300,	0.987324445630722300,	0.987332380144647300,	0.987340312190241430,	0.987348241767484590,	
+0.987356168876357240,	0.987364093516839400,	0.987372015688911420,	0.987379935392553310,	0.987387852627745420,	0.987395767394467880,	0.987403679692701040,	0.987411589522424800,	
+0.987419496883619740,	0.987427401776265870,	0.987435304200343420,	0.987443204155832750,	0.987451101642714100,	0.987458996660967810,	0.987466889210573910,	0.987474779291512840,	
+0.987482666903764740,	0.987490552047310070,	0.987498434722128950,	0.987506314928201730,	0.987514192665508660,	0.987522067934030410,	0.987529940733746780,	0.987537811064638230,	
+0.987545678926685210,	0.987553544319867970,	0.987561407244166970,	0.987569267699562330,	0.987577125686034730,	0.987584981203564080,	0.987592834252131070,	0.987600684831716040,	
+0.987608532942299110,	0.987616378583860980,	0.987624221756381870,	0.987632062459842250,	0.987639900694222580,	0.987647736459502990,	0.987655569755664150,	0.987663400582686310,	
+0.987671228940549930,	0.987679054829235570,	0.987686878248723480,	0.987694699198994220,	0.987702517680028480,	0.987710333691806160,	0.987718147234308060,	0.987725958307514530,	
+0.987733766911406240,	0.987741573045963440,	0.987749376711166690,	0.987757177906996690,	0.987764976633433540,	0.987772772890458060,	0.987780566678050590,	0.987788357996191690,	
+0.987796146844861830,	0.987803933224041700,	0.987811717133711740,	0.987819498573852540,	0.987827277544444550,	0.987835054045468340,	0.987842828076904490,	0.987850599638733560,	
+0.987858368730936130,	0.987866135353492770,	0.987873899506384270,	0.987881661189590750,	0.987889420403093240,	0.987897177146872090,	0.987904931420908070,	0.987912683225181660,	
+0.987920432559673540,	0.987928179424364280,	0.987935923819234780,	0.987943665744265400,	0.987951405199436690,	0.987959142184729580,	0.987966876700124620,	0.987974608745602500,	
+0.987982338321143790,	0.987990065426729290,	0.987997790062339680,	0.988005512227955520,	0.988013231923557500,	0.988020949149126530,	0.988028663904643060,	0.988036376190087990,	
+0.988044086005442020,	0.988051793350685940,	0.988059498225800190,	0.988067200630765810,	0.988074900565563350,	0.988082598030173620,	0.988090293024577400,	0.988097985548755500,	
+0.988105675602688580,	0.988113363186357670,	0.988121048299743230,	0.988128730942826050,	0.988136411115587140,	0.988144088818007190,	0.988151764050066990,	0.988159436811747450,	
+0.988167107103029240,	0.988174774923893380,	0.988182440274320560,	0.988190103154291570,	0.988197763563787300,	0.988205421502788670,	0.988213076971276470,	0.988220729969231600,	
+0.988228380496634970,	0.988236028553467260,	0.988243674139709590,	0.988251317255342650,	0.988258957900347350,	0.988266596074704800,	0.988274231778395680,	0.988281865011401030,	
+0.988289495773701730,	0.988297124065278700,	0.988304749886112830,	0.988312373236185040,	0.988319994115476330,	0.988327612523967610,	0.988335228461639900,	0.988342841928474210,	
+0.988350452924451340,	0.988358061449552410,	0.988365667503758210,	0.988373271087049870,	0.988380872199408290,	0.988388470840814600,	0.988396067011249710,	0.988403660710694850,	
+0.988411251939130600,	0.988418840696538290,	0.988426426982898840,	0.988434010798193370,	0.988441592142402790,	0.988449171015508330,	0.988456747417490900,	0.988464321348331730,	
+0.988471892808011620,	0.988479461796511800,	0.988487028313813300,	0.988494592359897230,	0.988502153934744720,	0.988509713038336790,	0.988517269670654790,	0.988524823831679390,	
+0.988532375521391950,	0.988539924739773590,	0.988547471486805440,	0.988555015762468510,	0.988562557566744160,	0.988570096899613280,	0.988577633761057450,	0.988585168151057350,	
+0.988592700069594210,	0.988600229516649500,	0.988607756492204110,	0.988615280996239410,	0.988622803028736400,	0.988630322589676420,	0.988637839679040840,	0.988645354296810440,	
+0.988652866442966680,	0.988660376117490800,	0.988667883320363930,	0.988675388051567290,	0.988682890311082250,	0.988690390098890150,	0.988697887414971890,	0.988705382259309040,	
+0.988712874631882620,	0.988720364532673980,	0.988727851961664460,	0.988735336918835310,	0.988742819404167860,	0.988750299417643470,	0.988757776959243160,	0.988765252028948490,	
+0.988772724626740600,	0.988780194752601040,	0.988787662406510840,	0.988795127588451560,	0.988802590298404560,	0.988810050536350960,	0.988817508302272220,	0.988824963596149800,	
+0.988832416417964930,	0.988839866767698970,	0.988847314645333380,	0.988854760050849490,	0.988862202984228780,	0.988869643445452470,	0.988877081434502150,	0.988884516951359040,	
+0.988891949996004600,	0.988899380568420310,	0.988906808668587600,	0.988914234296487840,	0.988921657452102700,	0.988929078135413200,	0.988936496346401020,	0.988943912085047620,	
+0.988951325351334450,	0.988958736145242880,	0.988966144466754570,	0.988973550315850990,	0.988980953692513490,	0.988988354596723520,	0.988995753028462650,	0.989003148987712350,	
+0.989010542474454300,	0.989017933488669840,	0.989025322030340550,	0.989032708099448100,	0.989040091695973730,	0.989047472819899130,	0.989054851471205860,	0.989062227649875500,	
+0.989069601355889510,	0.989076972589229550,	0.989084341349877110,	0.989091707637813950,	0.989099071453021450,	0.989106432795481270,	0.989113791665174990,	0.989121148062084180,	
+0.989128501986190620,	0.989135853437475680,	0.989143202415921350,	0.989150548921508780,	0.989157892954219850,	0.989165234514036260,	0.989172573600939580,	0.989179910214911360,	
+0.989187244355933410,	0.989194576023987420,	0.989201905219055040,	0.989209231941117870,	0.989216556190157580,	0.989223877966155850,	0.989231197269094480,	0.989238514098955020,	
+0.989245828455719400,	0.989253140339369290,	0.989260449749886140,	0.989267756687251980,	0.989275061151448360,	0.989282363142456990,	0.989289662660259860,	0.989296959704838550,	
+0.989304254276174850,	0.989311546374250560,	0.989318835999047350,	0.989326123150547020,	0.989333407828731360,	0.989340690033582270,	0.989347969765081440,	0.989355247023210650,	
+0.989362521807951700,	0.989369794119286610,	0.989377063957196930,	0.989384331321664590,	0.989391596212671360,	0.989398858630199160,	0.989406118574229890,	0.989413376044745220,	
+0.989420631041727280,	0.989427883565157650,	0.989435133615018340,	0.989442381191291130,	0.989449626293958050,	0.989456868923000890,	0.989464109078401430,	0.989471346760141810,	
+0.989478581968203930,	0.989485814702569470,	0.989493044963220550,	0.989500272750138850,	0.989507498063306620,	0.989514720902705540,	0.989521941268317720,	0.989529159160125070,	
+0.989536374578109610,	0.989543587522253130,	0.989550797992537650,	0.989558005988945060,	0.989565211511457600,	0.989572414560057070,	0.989579615134725480,	0.989586813235445060,	
+0.989594008862197390,	0.989601202014964710,	0.989608392693729130,	0.989615580898472460,	0.989622766629176920,	0.989629949885824420,	0.989637130668396980,	0.989644308976876940,	
+0.989651484811245870,	0.989658658171486240,	0.989665829057579940,	0.989672997469508990,	0.989680163407255620,	0.989687326870801740,	0.989694487860129810,	0.989701646375221400,	
+0.989708802416058960,	0.989715955982624520,	0.989723107074900190,	0.989730255692867990,	0.989737401836510270,	0.989744545505809040,	0.989751686700746540,	0.989758825421304670,	
+0.989765961667465780,	0.989773095439211990,	0.989780226736525440,	0.989787355559388240,	0.989794481907782740,	0.989801605781691070,	0.989808727181095470,	0.989815846105977950,	
+0.989822962556320740,	0.989830076532106200,	0.989837188033316440,	0.989844297059933710,	0.989851403611940240,	0.989858507689318490,	0.989865609292050250,	0.989872708420117990,	
+0.989879805073503930,	0.989886899252190310,	0.989893990956159600,	0.989901080185393800,	0.989908166939875380,	0.989915251219586570,	0.989922333024509600,	0.989929412354626730,	
+0.989936489209920280,	0.989943563590372720,	0.989950635495966180,	0.989957704926683110,	0.989964771882505870,	0.989971836363416570,	0.989978898369397790,	0.989985957900431650,	
+0.989993014956500610,	0.990000069537587010,	0.990007121643673330,	0.990014171274741780,	0.990021218430774950,	0.990028263111754960,	0.990035305317664260,	0.990042345048485320,	
+0.990049382304200590,	0.990056417084792310,	0.990063449390243040,	0.990070479220535150,	0.990077506575651190,	0.990084531455573290,	0.990091553860284130,	0.990098573789766070,	
+0.990105591244001550,	0.990112606222973040,	0.990119618726662990,	0.990126628755054080,	0.990133636308128450,	0.990140641385868770,	0.990147643988257390,	0.990154644115276980,	
+0.990161641766909910,	0.990168636943138840,	0.990175629643946010,	0.990182619869314330,	0.990189607619226030,	0.990196592893663690,	0.990203575692609750,	0.990210556016047020,	
+0.990217533863957830,	0.990224509236324770,	0.990231482133130500,	0.990238452554357610,	0.990245420499988540,	0.990252385970005870,	0.990259348964392160,	0.990266309483130100,	
+0.990273267526202370,	0.990280223093591430,	0.990287176185280060,	0.990294126801250620,	0.990301074941485780,	0.990308020605968340,	0.990314963794680870,	0.990321904507605930,	
+0.990328842744726210,	0.990335778506024500,	0.990342711791483370,	0.990349642601085380,	0.990356570934813220,	0.990363496792649680,	0.990370420174577440,	0.990377341080579070,	
+0.990384259510637350,	0.990391175464735210,	0.990398088942854860,	0.990404999944979440,	0.990411908471091400,	0.990418814521173640,	0.990425718095208850,	0.990432619193179710,	
+0.990439517815069110,	0.990446413960859750,	0.990453307630534300,	0.990460198824075540,	0.990467087541466400,	0.990473973782689420,	0.990480857547727520,	0.990487738836563490,	
+0.990494617649180120,	0.990501493985560310,	0.990508367845686630,	0.990515239229542100,	0.990522108137109390,	0.990528974568371520,	0.990535838523311060,	0.990542700001911140,	
+0.990549559004154530,	0.990556415530023940,	0.990563269579502250,	0.990570121152572370,	0.990576970249217310,	0.990583816869419760,	0.990590661013162620,	0.990597502680428900,	
+0.990604341871201500,	0.990611178585463100,	0.990618012823196840,	0.990624844584385490,	0.990631673869011960,	0.990638500677059390,	0.990645325008510550,	0.990652146863348350,	
+0.990658966241555810,	0.990665783143115930,	0.990672597568011400,	0.990679409516225460,	0.990686218987741010,	0.990693025982541050,	0.990699830500608500,	0.990706632541926480,	
+0.990713432106477780,	0.990720229194245410,	0.990727023805212600,	0.990733815939362160,	0.990740605596677200,	0.990747392777140630,	0.990754177480735690,	0.990760959707445380,	
+0.990767739457252610,	0.990774516730140500,	0.990781291526091960,	0.990788063845090330,	0.990794833687118510,	0.990801601052159530,	0.990808365940196720,	0.990815128351212880,	
+0.990821888285191240,	0.990828645742114930,	0.990835400721966850,	0.990842153224730460,	0.990848903250388550,	0.990855650798924460,	0.990862395870321320,	0.990869138464562040,	
+0.990875878581629950,	0.990882616221508080,	0.990889351384179770,	0.990896084069628150,	0.990902814277836220,	0.990909542008787230,	0.990916267262464510,	0.990922990038851090,	
+0.990929710337930090,	0.990936428159684860,	0.990943143504098620,	0.990949856371154400,	0.990956566760835660,	0.990963274673125620,	0.990969980108007190,	0.990976683065463830,	
+0.990983383545478770,	0.990990081548035250,	0.990996777073116510,	0.991003470120705890,	0.991010160690786510,	0.991016848783341950,	0.991023534398355110,	0.991030217535809440,	
+0.991036898195688190,	0.991043576377974690,	0.991050252082652290,	0.991056925309704240,	0.991063596059113870,	0.991070264330864650,	0.991076930124939580,	0.991083593441322240,	
+0.991090254279995970,	0.991096912640944020,	0.991103568524149820,	0.991110221929596640,	0.991116872857268020,	0.991123521307147200,	0.991130167279217430,	0.991136810773462380,	
+0.991143451789865180,	0.991150090328409390,	0.991156726389078480,	0.991163359971855670,	0.991169991076724540,	0.991176619703668330,	0.991183245852670590,	0.991189869523714790,	
+0.991196490716784280,	0.991203109431862520,	0.991209725668933060,	0.991216339427979260,	0.991222950708984580,	0.991229559511932590,	0.991236165836806630,	0.991242769683590260,	
+0.991249371052266960,	0.991255969942820170,	0.991262566355233580,	0.991269160289490640,	0.991275751745574700,	0.991282340723469320,	0.991288927223158090,	0.991295511244624670,	
+0.991302092787852310,	0.991308671852824790,	0.991315248439525680,	0.991321822547938440,	0.991328394178046520,	0.991334963329833730,	0.991341530003283400,	0.991348094198379330,	
+0.991354655915104970,	0.991361215153444110,	0.991367771913380210,	0.991374326194896740,	0.991380877997977470,	0.991387427322606100,	0.991393974168766070,	0.991400518536441070,	
+0.991407060425614880,	0.991413599836270980,	0.991420136768393250,	0.991426671221964930,	0.991433203196970040,	0.991439732693392140,	0.991446259711214920,	0.991452784250422050,	
+0.991459306310997100,	0.991465825892924090,	0.991472342996186470,	0.991478857620767930,	0.991485369766652250,	0.991491879433823110,	0.991498386622264300,	0.991504891331959510,	
+0.991511393562892530,	0.991517893315047140,	0.991524390588407020,	0.991530885382955750,	0.991537377698677340,	0.991543867535555570,	0.991550354893574020,	0.991556839772716580,	
+0.991563322172967050,	0.991569802094309450,	0.991576279536727110,	0.991582754500204060,	0.991589226984724180,	0.991595696990271170,	0.991602164516829030,	0.991608629564381450,	
+0.991615092132912320,	0.991621552222405440,	0.991628009832844600,	0.991634464964213810,	0.991640917616496750,	0.991647367789677550,	0.991653815483739760,	0.991660260698667530,	
+0.991666703434444850,	0.991673143691055190,	0.991679581468482670,	0.991686016766711200,	0.991692449585724670,	0.991698879925507090,	0.991705307786042270,	0.991711733167314200,	
+0.991718156069306910,	0.991724576492004070,	0.991730994435389810,	0.991737409899448030,	0.991743822884162740,	0.991750233389517950,	0.991756641415497580,	0.991763046962085730,	
+0.991769450029266090,	0.991775850617022780,	0.991782248725339930,	0.991788644354201440,	0.991795037503591330,	0.991801428173493590,	0.991807816363892370,	0.991814202074771670,	
+0.991820585306115390,	0.991826966057907540,	0.991833344330132370,	0.991839720122773880,	0.991846093435815980,	0.991852464269242890,	0.991858832623038760,	0.991865198497187460,	
+0.991871561891673140,	0.991877922806479910,	0.991884281241591890,	0.991890637196993110,	0.991896990672667790,	0.991903341668600060,	0.991909690184773930,	0.991916036221173640,	
+0.991922379777783080,	0.991928720854586720,	0.991935059451568460,	0.991941395568712640,	0.991947729206003270,	0.991954060363424590,	0.991960389040960840,	0.991966715238596030,	
+0.991973038956314500,	0.991979360194100270,	0.991985678951937680,	0.991991995229810850,	0.991998309027704140,	0.992004620345601660,	0.992010929183487540,	0.992017235541346130,	
+0.992023539419161660,	0.992029840816918360,	0.992036139734600360,	0.992042436172192010,	0.992048730129677650,	0.992055021607041620,	0.992061310604267830,	0.992067597121340740,	
+0.992073881158244690,	0.992080162714964020,	0.992086441791482860,	0.992092718387785570,	0.992098992503856470,	0.992105264139680140,	0.992111533295240380,	0.992117799970521850,	
+0.992124064165508910,	0.992130325880185680,	0.992136585114536730,	0.992142841868546290,	0.992149096142198820,	0.992155347935478440,	0.992161597248369830,	0.992167844080857120,	
+0.992174088432924870,	0.992180330304557430,	0.992186569695739040,	0.992192806606454370,	0.992199041036687660,	0.992205272986423360,	0.992211502455645820,	0.992217729444339500,	
+0.992223953952488860,	0.992230175980078340,	0.992236395527092420,	0.992242612593515540,	0.992248827179332160,	0.992255039284526630,	0.992261248909083520,	0.992267456052987160,	
+0.992273660716222360,	0.992279862898773240,	0.992286062600624570,	0.992292259821760840,	0.992298454562166370,	0.992304646821825730,	0.992310836600723390,	0.992317023898844130,	
+0.992323208716172190,	0.992329391052692240,	0.992335570908388860,	0.992341748283246620,	0.992347923177249960,	0.992354095590383460,	0.992360265522631680,	0.992366432973979310,	
+0.992372597944410790,	0.992378760433910820,	0.992384920442463960,	0.992391077970054770,	0.992397233016667930,	0.992403385582288020,	0.992409535666899600,	0.992415683270487240,	
+0.992421828393035830,	0.992427971034529730,	0.992434111194953950,	0.992440248874292610,	0.992446384072530830,	0.992452516789652960,	0.992458647025643790,	0.992464774780488110,	
+0.992470900054170380,	0.992477022846675490,	0.992483143157988130,	0.992489260988092760,	0.992495376336974270,	0.992501489204617340,	0.992507599591006760,	0.992513707496127110,	
+0.992519812919963160,	0.992525915862499830,	0.992532016323721570,	0.992538114303613270,	0.992544209802159740,	0.992550302819345640,	0.992556393355155770,	0.992562481409574930,	
+0.992568566982587890,	0.992574650074179550,	0.992580730684334500,	0.992586808813037620,	0.992592884460273720,	0.992598957626027570,	0.992605028310283970,	0.992611096513027920,	
+0.992617162234244230,	0.992623225473917460,	0.992629286232032610,	0.992635344508574600,	0.992641400303528210,	0.992647453616878340,	0.992653504448609780,	0.992659552798707550,	
+0.992665598667156530,	0.992671642053941320,	0.992677682959047130,	0.992683721382458640,	0.992689757324160870,	0.992695790784138720,	0.992701821762377090,	0.992707850258860880,	
+0.992713876273575210,	0.992719899806504660,	0.992725920857634450,	0.992731939426949370,	0.992737955514434440,	0.992743969120074680,	0.992749980243854970,	0.992755988885760330,	
+0.992761995045775780,	0.992767998723886100,	0.992773999920076530,	0.992779998634331860,	0.992785994866637210,	0.992791988616977710,	0.992797979885338130,	0.992803968671703620,	
+0.992809954976059170,	0.992815938798389920,	0.992821920138680760,	0.992827898996916700,	0.992833875373082990,	0.992839849267164620,	0.992845820679146620,	0.992851789609014100,	
+0.992857756056751970,	0.992863720022345570,	0.992869681505779810,	0.992875640507039910,	0.992881597026110780,	0.992887551062977770,	0.992893502617625990,	0.992899451690040240,	
+0.992905398280205960,	0.992911342388108190,	0.992917284013732030,	0.992923223157062610,	0.992929159818085270,	0.992935093996784920,	0.992941025693146910,	0.992946954907156340,	
+0.992952881638798360,	0.992958805888058070,	0.992964727654920940,	0.992970646939371870,	0.992976563741396200,	0.992982478060979170,	0.992988389898106010,	0.992994299252761730,	
+0.993000206124931780,	0.993006110514601190,	0.993012012421755410,	0.993017911846379660,	0.993023808788459080,	0.993029703247979010,	0.993035595224924680,	0.993041484719281330,	
+0.993047371731034300,	0.993053256260168830,	0.993059138306670140,	0.993065017870523700,	0.993070894951714630,	0.993076769550228500,	0.993082641666050310,	0.993088511299165530,	
+0.993094378449559500,	0.993100243117217450,	0.993106105302124840,	0.993111965004266910,	0.993117822223629210,	0.993123676960196880,	0.993129529213955360,	0.993135378984890020,	
+0.993141226272986180,	0.993147071078229300,	0.993152913400604740,	0.993158753240097950,	0.993164590596694370,	0.993170425470379150,	0.993176257861137830,	0.993182087768956000,	
+0.993187915193818880,	0.993193740135711930,	0.993199562594620720,	0.993205382570530590,	0.993211200063427000,	0.993217015073295410,	0.993222827600121260,	0.993228637643890020,	
+0.993234445204587260,	0.993240250282198310,	0.993246052876708750,	0.993251852988104140,	0.993257650616369840,	0.993263445761491390,	0.993269238423454380,	0.993275028602244150,	
+0.993280816297846480,	0.993286601510246720,	0.993292384239430450,	0.993298164485383330,	0.993303942248090710,	0.993309717527538160,	0.993315490323711360,	0.993321260636595870,	
+0.993327028466177260,	0.993332793812441000,	0.993338556675372850,	0.993344317054958290,	0.993350074951182880,	0.993355830364032300,	0.993361583293492110,	0.993367333739548000,	
+0.993373081702185520,	0.993378827181390370,	0.993384570177148210,	0.993390310689444610,	0.993396048718265150,	0.993401784263595600,	0.993407517325421650,	0.993413247903728760,	
+0.993418975998502930,	0.993424701609729510,	0.993430424737394510,	0.993436145381483390,	0.993441863541981830,	0.993447579218875610,	0.993453292412150410,	0.993459003121792140,	
+0.993464711347786240,	0.993470417090118630,	0.993476120348774970,	0.993481821123740950,	0.993487519415002350,	0.993493215222545080,	0.993498908546354700,	0.993504599386417000,	
+0.993510287742717880,	0.993515973615243020,	0.993521657003978210,	0.993527337908909350,	0.993533016330022000,	0.993538692267302180,	0.993544365720735570,	0.993550036690308170,	
+0.993555705176005550,	0.993561371177813850,	0.993567034695718500,	0.993572695729705750,	0.993578354279761160,	0.993584010345870630,	0.993589663928020170,	0.993595315026195470,	
+0.993600963640382640,	0.993606609770567250,	0.993612253416735420,	0.993617894578872950,	0.993623533256965620,	0.993629169450999550,	0.993634803160960530,	0.993640434386834580,	
+0.993646063128607590,	0.993651689386265360,	0.993657313159793890,	0.993662934449179080,	0.993668553254406950,	0.993674169575463510,	0.993679783412334650,	0.993685394765006390,	
+0.993691003633464520,	0.993696610017695160,	0.993702213917684320,	0.993707815333417900,	0.993713414264881910,	0.993719010712062480,	0.993724604674945500,	0.993730196153516990,	
+0.993735785147763060,	0.993741371657669510,	0.993746955683222690,	0.993752537224408370,	0.993758116281212690,	0.993763692853621760,	0.993769266941621600,	0.993774838545198440,	
+0.993780407664338060,	0.993785974299026600,	0.993791538449250170,	0.993797100114995000,	0.993802659296247000,	0.993808215992992410,	0.993813770205217330,	0.993819321932907780,	
+0.993824871176049900,	0.993830417934629780,	0.993835962208633680,	0.993841503998047720,	0.993847043302858000,	0.993852580123050560,	0.993858114458611830,	0.993863646309527730,	
+0.993869175675784480,	0.993874702557368320,	0.993880226954265370,	0.993885748866461970,	0.993891268293944030,	0.993896785236698110,	0.993902299694710110,	0.993907811667966380,	
+0.993913321156453140,	0.993918828160156530,	0.993924332679062880,	0.993929834713158430,	0.993935334262429420,	0.993940831326862060,	0.993946325906442610,	0.993951818001157280,	
+0.993957307610992550,	0.993962794735934410,	0.993968279375969320,	0.993973761531083520,	0.993979241201263350,	0.993984718386495160,	0.993990193086765060,	0.993995665302059520,	
+0.994001135032364760,	0.994006602277667240,	0.994012067037953080,	0.994017529313208860,	0.994022989103420910,	0.994028446408575350,	0.994033901228658760,	0.994039353563657360,	
+0.994044803413557500,	0.994050250778345750,	0.994055695658008330,	0.994061138052531710,	0.994066577961902230,	0.994072015386106340,	0.994077450325130290,	0.994082882778960730,	
+0.994088312747583910,	0.994093740230986290,	0.994099165229154310,	0.994104587742074440,	0.994110007769733240,	0.994115425312116940,	0.994120840369212000,	0.994126252941004980,	
+0.994131663027482350,	0.994137070628630550,	0.994142475744436040,	0.994147878374885500,	0.994153278519965160,	0.994158676179661580,	0.994164071353961340,	0.994169464042850890,	
+0.994174854246316800,	0.994180241964345620,	0.994185627196923720,	0.994191009944037970,	0.994196390205674520,	0.994201767981820140,	0.994207143272461290,	0.994212516077584650,	
+0.994217886397176680,	0.994223254231224040,	0.994228619579713310,	0.994233982442630950,	0.994239342819963620,	0.994244700711698020,	0.994250056117820580,	0.994255409038317990,	
+0.994260759473176940,	0.994266107422383970,	0.994271452885925780,	0.994276795863788920,	0.994282136355960080,	0.994287474362425820,	0.994292809883172920,	0.994298142918188080,	
+0.994303473467457730,	0.994308801530968790,	0.994314127108707920,	0.994319450200661590,	0.994324770806816690,	0.994330088927159910,	0.994335404561677900,	0.994340717710357260,	
+0.994346028373184980,	0.994351336550147620,	0.994356642241231770,	0.994361945446424420,	0.994367246165712260,	0.994372544399081850,	0.994377840146520200,	0.994383133408013880,	
+0.994388424183549670,	0.994393712473114590,	0.994398998276695090,	0.994404281594278070,	0.994409562425850440,	0.994414840771398860,	0.994420116630910120,	0.994425390004371130,	
+0.994430660891768680,	0.994435929293089660,	0.994441195208320750,	0.994446458637448850,	0.994451719580460750,	0.994456978037343450,	0.994462234008083650,	0.994467487492668220,	
+0.994472738491084200,	0.994477987003318240,	0.994483233029357370,	0.994488476569188260,	0.994493717622798150,	0.994498956190173590,	0.994504192271301710,	0.994509425866169420,	
+0.994514656974763600,	0.994519885597070940,	0.994525111733078670,	0.994530335382773690,	0.994535556546142780,	0.994540775223172970,	0.994545991413851250,	0.994551205118164640,	
+0.994556416336099920,	0.994561625067644120,	0.994566831312784340,	0.994572035071507490,	0.994577236343800460,	0.994582435129650390,	0.994587631429044270,	0.994592825241969130,	
+0.994598016568411850,	0.994603205408359450,	0.994608391761799050,	0.994613575628717770,	0.994618757009102520,	0.994623935902940290,	0.994629112310218330,	0.994634286230923650,	
+0.994639457665043140,	0.994644626612564030,	0.994649793073473230,	0.994654957047758080,	0.994660118535405480,	0.994665277536402660,	0.994670434050736630,	0.994675588078394510,	
+0.994680739619363320,	0.994685888673630390,	0.994691035241182740,	0.994696179322007380,	0.994701320916091650,	0.994706460023422670,	0.994711596643987560,	0.994716730777773340,	
+0.994721862424767340,	0.994726991584956700,	0.994732118258328630,	0.994737242444870160,	0.994742364144568620,	0.994747483357411140,	0.994752600083385170,	0.994757714322477500,	
+0.994762826074675590,	0.994767935339966550,	0.994773042118337720,	0.994778146409776240,	0.994783248214269440,	0.994788347531804560,	0.994793444362368830,	0.994798538705949360,	
+0.994803630562533630,	0.994808719932108840,	0.994813806814662250,	0.994818891210181080,	0.994823973118652670,	0.994829052540064480,	0.994834129474403530,	0.994839203921657260,	
+0.994844275881813010,	0.994849345354858030,	0.994854412340779760,	0.994859476839565330,	0.994864538851202410,	0.994869598375678010,	0.994874655412979590,	0.994879709963094610,	
+0.994884762026010280,	0.994889811601714080,	0.994894858690193340,	0.994899903291435520,	0.994904945405427950,	0.994909985032158000,	0.994915022171612980,	0.994920056823780490,	
+0.994925088988647840,	0.994930118666202400,	0.994935145856431720,	0.994940170559323270,	0.994945192774864370,	0.994950212503042390,	0.994955229743844980,	0.994960244497259390,	
+0.994965256763273190,	0.994970266541873930,	0.994975273833048960,	0.994980278636785840,	0.994985280953072040,	0.994990280781895000,	0.994995278123242290,	0.995000272977101250,	
+0.995005265343459680,	0.995010255222304910,	0.995015242613624510,	0.995020227517406040,	0.995025209933636860,	0.995030189862304740,	0.995035167303397140,	0.995040142256901630,	
+0.995045114722805770,	0.995050084701097130,	0.995055052191763270,	0.995060017194791870,	0.995064979710170270,	0.995069939737886270,	0.995074897277927420,	0.995079852330281400,	
+0.995084804894935670,	0.995089754971877900,	0.995094702561095890,	0.995099647662577080,	0.995104590276309040,	0.995109530402279560,	0.995114468040476320,	0.995119403190886880,	
+0.995124335853498910,	0.995129266028300100,	0.995134193715278230,	0.995139118914420750,	0.995144041625715460,	0.995148961849150140,	0.995153879584712350,	0.995158794832389890,	
+0.995163707592170430,	0.995168617864041870,	0.995173525647991550,	0.995178430944007490,	0.995183333752077350,	0.995188234072188930,	0.995193131904329900,	0.995198027248487940,	
+0.995202920104650950,	0.995207810472806820,	0.995212698352943010,	0.995217583745047540,	0.995222466649107960,	0.995227347065112400,	0.995232224993048310,	0.995237100432903700,	
+0.995241973384666360,	0.995246843848324180,	0.995251711823864850,	0.995256577311276150,	0.995261440310546090,	0.995266300821662340,	0.995271158844612920,	0.995276014379385620,	
+0.995280867425968330,	0.995285717984348730,	0.995290566054514940,	0.995295411636454630,	0.995300254730155820,	0.995305095335606400,	0.995309933452794280,	0.995314769081707240,	
+0.995319602222333400,	0.995324432874660550,	0.995329261038676470,	0.995334086714369290,	0.995338909901727020,	0.995343730600737330,	0.995348548811388350,	0.995353364533668070,	
+0.995358177767564300,	0.995362988513065150,	0.995367796770158410,	0.995372602538832310,	0.995377405819074630,	0.995382206610873400,	0.995387004914216720,	0.995391800729092610,	
+0.995396594055488970,	0.995401384893393690,	0.995406173242795010,	0.995410959103680940,	0.995415742476039480,	0.995420523359858640,	0.995425301755126450,	0.995430077661831230,	
+0.995434851079960550,	0.995439622009502870,	0.995444390450446080,	0.995449156402778310,	0.995453919866487680,	0.995458680841562190,	0.995463439327990200,	0.995468195325759360,	
+0.995472948834858150,	0.995477699855274570,	0.995482448386996730,	0.995487194430012770,	0.995491937984310790,	0.995496679049879040,	0.995501417626705520,	0.995506153714778570,	
+0.995510887314086100,	0.995515618424616440,	0.995520347046357720,	0.995525073179298170,	0.995529796823426020,	0.995534517978729270,	0.995539236645196280,	0.995543952822815160,	
+0.995548666511574140,	0.995553377711461460,	0.995558086422465350,	0.995562792644574030,	0.995567496377775750,	0.995572197622058840,	0.995576896377411310,	0.995581592643821510,	
+0.995586286421277780,	0.995590977709768230,	0.995595666509281330,	0.995600352819805190,	0.995605036641328270,	0.995609717973838790,	0.995614396817325000,	0.995619073171775120,	
+0.995623747037177600,	0.995628418413520680,	0.995633087300792700,	0.995637753698982110,	0.995642417608077150,	0.995647079028066040,	0.995651737958937240,	0.995656394400679100,	
+0.995661048353280060,	0.995665699816728260,	0.995670348791012350,	0.995674995276120470,	0.995679639272041170,	0.995684280778762810,	0.995688919796273610,	0.995693556324562130,	
+0.995698190363616840,	0.995702821913426070,	0.995707450973978170,	0.995712077545261700,	0.995716701627265110,	0.995721323219976640,	0.995725942323384960,	0.995730558937478310,	
+0.995735173062245350,	0.995739784697674430,	0.995744393843754020,	0.995749000500472770,	0.995753604667818930,	0.995758206345781050,	0.995762805534347590,	0.995767402233507240,	
+0.995771996443248320,	0.995776588163559410,	0.995781177394429060,	0.995785764135845740,	0.995790348387798010,	0.995794930150274430,	0.995799509423263560,	0.995804086206753870,	
+0.995808660500733910,	0.995813232305192360,	0.995817801620117680,	0.995822368445498650,	0.995826932781323610,	0.995831494627581250,	0.995836053984260120,	0.995840610851348780,	
+0.995845165228836040,	0.995849717116710330,	0.995854266514960340,	0.995858813423574740,	0.995863357842541990,	0.995867899771850970,	0.995872439211490050,	0.995876976161448100,	
+0.995881510621713820,	0.995886042592275640,	0.995890572073122480,	0.995895099064242780,	0.995899623565625340,	0.995904145577258810,	0.995908665099132010,	0.995913182131233480,	
+0.995917696673551900,	0.995922208726076290,	0.995926718288795090,	0.995931225361697090,	0.995935729944770980,	0.995940232038005520,	0.995944731641389520,	0.995949228754911650,	
+0.995953723378560810,	0.995958215512325660,	0.995962705156194890,	0.995967192310157400,	0.995971676974201970,	0.995976159148317270,	0.995980638832492220,	0.995985116026715470,	
+0.995989590730976040,	0.995994062945262710,	0.995998532669564060,	0.996002999903869090,	0.996007464648166700,	0.996011926902445670,	0.996016386666694680,	0.996020843940902840,	
+0.996025298725058960,	0.996029751019151700,	0.996034200823170070,	0.996038648137102970,	0.996043092960939290,	0.996047535294667830,	0.996051975138277480,	0.996056412491757250,	
+0.996060847355096150,	0.996065279728282740,	0.996069709611306140,	0.996074137004155260,	0.996078561906819090,	0.996082984319286550,	0.996087404241546400,	0.996091821673587900,	
+0.996096236615399810,	0.996100649066971160,	0.996105059028290720,	0.996109466499347730,	0.996113871480131090,	0.996118273970629800,	0.996122673970832760,	0.996127071480729210,	
+0.996131466500307820,	0.996135859029557810,	0.996140249068468100,	0.996144636617027790,	0.996149021675225900,	0.996153404243051430,	0.996157784320493400,	0.996162161907541140,	
+0.996166537004183230,	0.996170909610409110,	0.996175279726207670,	0.996179647351568050,	0.996184012486479250,	0.996188375130930500,	0.996192735284910810,	0.996197092948409190,	
+0.996201448121414980,	0.996205800803916960,	0.996210150995904600,	0.996214498697366780,	0.996218843908292740,	0.996223186628671600,	0.996227526858492580,	0.996231864597744600,	
+0.996236199846416980,	0.996240532604498960,	0.996244862871979550,	0.996249190648847870,	0.996253515935093370,	0.996257838730705060,	0.996262159035672170,	0.996266476849983820,	
+0.996270792173629240,	0.996275105006597770,	0.996279415348878540,	0.996283723200460660,	0.996288028561333580,	0.996292331431486430,	0.996296631810908440,	0.996300929699588830,	
+0.996305225097516840,	0.996309518004681930,	0.996313808421073090,	0.996318096346679780,	0.996322381781491240,	0.996326664725496910,	0.996330945178685700,	0.996335223141047170,	
+0.996339498612570650,	0.996343771593245280,	0.996348042083060600,	0.996352310082005750,	0.996356575590070070,	0.996360838607243120,	0.996365099133513900,	0.996369357168871980,	
+0.996373612713306710,	0.996377865766807420,	0.996382116329363350,	0.996386364400964060,	0.996390609981599010,	0.996394853071257190,	0.996399093669928400,	0.996403331777601760,	
+0.996407567394266840,	0.996411800519913070,	0.996416031154529700,	0.996420259298106290,	0.996424484950632290,	0.996428708112097050,	0.996432928782490010,	0.996437146961800630,	
+0.996441362650018370,	0.996445575847132780,	0.996449786553133210,	0.996453994768009220,	0.996458200491750160,	0.996462403724345690,	0.996466604465785170,	0.996470802716058040,	
+0.996474998475153970,	0.996479191743062430,	0.996483382519772980,	0.996487570805275060,	0.996491756599558130,	0.996495939902611760,	0.996500120714425620,	0.996504299034989160,	
+0.996508474864291950,	0.996512648202323660,	0.996516819049073630,	0.996520987404531660,	0.996525153268687070,	0.996529316641529660,	0.996533477523048990,	0.996537635913234630,	
+0.996541791812076140,	0.996545945219563190,	0.996550096135685460,	0.996554244560432400,	0.996558390493793690,	0.996562533935759000,	0.996566674886318120,	0.996570813345460380,	
+0.996574949313175700,	0.996579082789453620,	0.996583213774283940,	0.996587342267656110,	0.996591468269559910,	0.996595591779985130,	0.996599712798921230,	0.996603831326358210,	
+0.996607947362285530,	0.996612060906693080,	0.996616171959570310,	0.996620280520907230,	0.996624386590693410,	0.996628490168918630,	0.996632591255572580,	0.996636689850645130,	
+0.996640785954125860,	0.996644879566004780,	0.996648970686271340,	0.996653059314915550,	0.996657145451927070,	0.996661229097295820,	0.996665310251011350,	0.996669388913063670,	
+0.996673465083442570,	0.996677538762137830,	0.996681609949139240,	0.996685678644436580,	0.996689744848019640,	0.996693808559878440,	0.996697869780002740,	0.996701928508382240,	
+0.996705984745007050,	0.996710038489866830,	0.996714089742951610,	0.996718138504251060,	0.996722184773755180,	0.996726228551453870,	0.996730269837336920,	0.996734308631394340,	
+0.996738344933616130,	0.996742378743991850,	0.996746410062511750,	0.996750438889165590,	0.996754465223943290,	0.996758489066834840,	0.996762510417830150,	0.996766529276919220,	
+0.996770545644092070,	0.996774559519338470,	0.996778570902648430,	0.996782579794011970,	0.996786586193419090,	0.996790590100859690,	0.996794591516323880,	0.996798590439801570,	
+0.996802586871282760,	0.996806580810757570,	0.996810572258215900,	0.996814561213647750,	0.996818547677043140,	0.996822531648392300,	0.996826513127685000,	0.996830492114911590,	
+0.996834468610061750,	0.996838442613125930,	0.996842414124093800,	0.996846383142955820,	0.996850349669701760,	0.996854313704321870,	0.996858275246806260,	0.996862234297144930,	
+0.996866190855327900,	0.996870144921345510,	0.996874096495187770,	0.996878045576844670,	0.996881992166306570,	0.996885936263563480,	0.996889877868605500,	0.996893816981422880,	
+0.996897753602005720,	0.996901687730344150,	0.996905619366428300,	0.996909548510248490,	0.996913475161794740,	0.996917399321057270,	0.996921320988026440,	0.996925240162692240,	
+0.996929156845045020,	0.996933071035074780,	0.996936982732771870,	0.996940891938126520,	0.996944798651128950,	0.996948702871769510,	0.996952604600038210,	0.996956503835925380,	
+0.996960400579421260,	0.996964294830516180,	0.996968186589200390,	0.996972075855464100,	0.996975962629297660,	0.996979846910691300,	0.996983728699635250,	0.996987607996119960,	
+0.996991484800135660,	0.996995359111672590,	0.996999230930721180,	0.997003100257271570,	0.997006967091314310,	0.997010831432839750,	0.997014693281837890,	0.997018552638299420,	
+0.997022409502214550,	0.997026263873573630,	0.997030115752367110,	0.997033965138585220,	0.997037812032218530,	0.997041656433257260,	0.997045498341691760,	0.997049337757512590,	
+0.997053174680710090,	0.997057009111274590,	0.997060841049196570,	0.997064670494466570,	0.997068497447074820,	0.997072321907011780,	0.997076143874268020,	0.997079963348833860,	
+0.997083780330699780,	0.997087594819856200,	0.997091406816293710,	0.997095216320002750,	0.997099023330973670,	0.997102827849197020,	0.997106629874663360,	0.997110429407363050,	
+0.997114226447286760,	0.997118020994424810,	0.997121813048767790,	0.997125602610306360,	0.997129389679030860,	0.997133174254931980,	0.997136956338000040,	0.997140735928225720,	
+0.997144513025599590,	0.997148287630112210,	0.997152059741754030,	0.997155829360515830,	0.997159596486387970,	0.997163361119361100,	0.997167123259425800,	0.997170882906572740,	
+0.997174640060792480,	0.997178394722075590,	0.997182146890412850,	0.997185896565794590,	0.997189643748211620,	0.997193388437654590,	0.997197130634113970,	0.997200870337580650,	
+0.997204607548045070,	0.997208342265498040,	0.997212074489930210,	0.997215804221332050,	0.997219531459694440,	0.997223256205008070,	0.997226978457263490,	0.997230698216451380,	
+0.997234415482562640,	0.997238130255587830,	0.997241842535517730,	0.997245552322343020,	0.997249259616054370,	0.997252964416642680,	0.997256666724098410,	0.997260366538412660,	
+0.997264063859575890,	0.997267758687579000,	0.997271451022412660,	0.997275140864067770,	0.997278828212534880,	0.997282513067805020,	0.997286195429868960,	0.997289875298717270,	
+0.997293552674340940,	0.997297227556730780,	0.997300899945877560,	0.997304569841771960,	0.997308237244405090,	0.997311902153767530,	0.997315564569850270,	0.997319224492643990,	
+0.997322881922139800,	0.997326536858328390,	0.997330189301200540,	0.997333839250747260,	0.997337486706959320,	0.997341131669827740,	0.997344774139343300,	0.997348414115497020,	
+0.997352051598279670,	0.997355686587682140,	0.997359319083695350,	0.997362949086310290,	0.997366576595517970,	0.997370201611309070,	0.997373824133674700,	0.997377444162605760,	
+0.997381061698093370,	0.997384676740128210,	0.997388289288701270,	0.997391899343803680,	0.997395506905426330,	0.997399111973560240,	0.997402714548196400,	0.997406314629325720,	
+0.997409912216939310,	0.997413507311028070,	0.997417099911583000,	0.997420690018595240,	0.997424277632055770,	0.997427862751955610,	0.997431445378285760,	0.997435025511037470,	
+0.997438603150201390,	0.997442178295768870,	0.997445750947730910,	0.997449321106078650,	0.997452888770802960,	0.997456453941895080,	0.997460016619346130,	0.997463576803147120,	
+0.997467134493289160,	0.997470689689763380,	0.997474242392560770,	0.997477792601672690,	0.997481340317090020,	0.997484885538804100,	0.997488428266805950,	0.997491968501086680,	
+0.997495506241637520,	0.997499041488449590,	0.997502574241514010,	0.997506104500822000,	0.997509632266364800,	0.997513157538133520,	0.997516680316119290,	0.997520200600313430,	
+0.997523718390706970,	0.997527233687291350,	0.997530746490057460,	0.997534256798996880,	0.997537764614100490,	0.997541269935359850,	0.997544772762765990,	0.997548273096310220,	
+0.997551770935983680,	0.997555266281777710,	0.997558759133683640,	0.997562249491692700,	0.997565737355796010,	0.997569222725985140,	0.997572705602251200,	0.997576185984585420,	
+0.997579663872979140,	0.997583139267423700,	0.997586612167910450,	0.997590082574430710,	0.997593550486975730,	0.997597015905536950,	0.997600478830105500,	0.997603939260672920,	
+0.997607397197230460,	0.997610852639769560,	0.997614305588281460,	0.997617756042757710,	0.997621204003189540,	0.997624649469568300,	0.997628092441885440,	0.997631532920132290,	
+0.997634970904300420,	0.997638406394381060,	0.997641839390365770,	0.997645269892245780,	0.997648697900012760,	0.997652123413657830,	0.997655546433172670,	0.997658966958548610,	
+0.997662384989777110,	0.997665800526849720,	0.997669213569757800,	0.997672624118492890,	0.997676032173046350,	0.997679437733409720,	0.997682840799574590,	0.997686241371532280,	
+0.997689639449274360,	0.997693035032792390,	0.997696428122077820,	0.997699818717122210,	0.997703206817917020,	0.997706592424453810,	0.997709975536724140,	0.997713356154719460,	
+0.997716734278431440,	0.997720109907851650,	0.997723483042971430,	0.997726853683782670,	0.997730221830276710,	0.997733587482445230,	0.997736950640279670,	0.997740311303771830,	
+0.997743669472913150,	0.997747025147695310,	0.997750378328109980,	0.997753729014148720,	0.997757077205803090,	0.997760422903064660,	0.997763766105925320,	0.997767106814376530,	
+0.997770445028409950,	0.997773780748017150,	0.997777113973190130,	0.997780444703920130,	0.997783772940199150,	0.997787098682018650,	0.997790421929370400,	0.997793742682246190,	
+0.997797060940637580,	0.997800376704536250,	0.997803689973934090,	0.997807000748822670,	0.997810309029193650,	0.997813614815038940,	0.997816918106350200,	0.997820218903119120,	
+0.997823517205337570,	0.997826813012997250,	0.997830106326089820,	0.997833397144607170,	0.997836685468540980,	0.997839971297883040,	0.997843254632625240,	0.997846535472759260,	
+0.997849813818276980,	0.997853089669170190,	0.997856363025430680,	0.997859633887050120,	0.997862902254020630,	0.997866168126333890,	0.997869431503981660,	0.997872692386955860,	
+0.997875950775248380,	0.997879206668850880,	0.997882460067755490,	0.997885710971953890,	0.997888959381438070,	0.997892205296199820,	0.997895448716231040,	0.997898689641523730,	
+0.997901928072069680,	0.997905164007860780,	0.997908397448888930,	0.997911628395146130,	0.997914856846624180,	0.997918082803315180,	0.997921306265210920,	0.997924527232303400,	
+0.997927745704584650,	0.997930961682046420,	0.997934175164680860,	0.997937386152479840,	0.997940594645435270,	0.997943800643539380,	0.997947004146783830,	0.997950205155160860,	
+0.997953403668662360,	0.997956599687280340,	0.997959793211006920,	0.997962984239833870,	0.997966172773753430,	0.997969358812757500,	0.997972542356838300,	0.997975723405987610,	
+0.997978901960197670,	0.997982078019460480,	0.997985251583768160,	0.997988422653112610,	0.997991591227486040,	0.997994757306880480,	0.997997920891288030,	0.998001081980700810,	
+0.998004240575110830,	0.998007396674510330,	0.998010550278891300,	0.998013701388245860,	0.998016850002566120,	0.998019996121844330,	0.998023139746072600,	0.998026280875242920,	
+0.998029419509347650,	0.998032555648378780,	0.998035689292328440,	0.998038820441188970,	0.998041949094952360,	0.998045075253610970,	0.998048198917156900,	0.998051320085582280,	
+0.998054438758879450,	0.998057554937040400,	0.998060668620057490,	0.998063779807922940,	0.998066888500628970,	0.998069994698167710,	0.998073098400531490,	0.998076199607712540,	
+0.998079298319703100,	0.998082394536495390,	0.998085488258081740,	0.998088579484454290,	0.998091668215605470,	0.998094754451527510,	0.998097838192212540,	0.998100919437653000,	
+0.998103998187841230,	0.998107074442769360,	0.998110148202429940,	0.998113219466815080,	0.998116288235917140,	0.998119354509728550,	0.998122418288241550,	0.998125479571448480,	
+0.998128538359341790,	0.998131594651913590,	0.998134648449156560,	0.998137699751062810,	0.998140748557624910,	0.998143794868835090,	0.998146838684685790,	0.998149880005169350,	
+0.998152918830278240,	0.998155955160004880,	0.998158988994341520,	0.998162020333280830,	0.998165049176815030,	0.998168075524936580,	0.998171099377637930,	0.998174120734911520,	
+0.998177139596749920,	0.998180155963145350,	0.998183169834090500,	0.998186181209577580,	0.998189190089599390,	0.998192196474148140,	0.998195200363216300,	0.998198201756796630,	
+0.998201200654881270,	0.998204197057463110,	0.998207190964534250,	0.998210182376087610,	0.998213171292115400,	0.998216157712610300,	0.998219141637564760,	0.998222123066971450,	
+0.998225102000822820,	0.998228078439111320,	0.998231052381829740,	0.998234023828970530,	0.998236992780526240,	0.998239959236489450,	0.998242923196852710,	0.998245884661608680,	
+0.998248843630750060,	0.998251800104269170,	0.998254754082158910,	0.998257705564411730,	0.998260654551020310,	0.998263601041977200,	0.998266545037275080,	0.998269486536906610,	
+0.998272425540864480,	0.998275362049141250,	0.998278296061729580,	0.998281227578622250,	0.998284156599811730,	0.998287083125290910,	0.998290007155052340,	0.998292928689088810,	
+0.998295847727392880,	0.998298764269957340,	0.998301678316774970,	0.998304589867838430,	0.998307498923140300,	0.998310405482673470,	0.998313309546430610,	0.998316211114404490,	
+0.998319110186587810,	0.998322006762973450,	0.998324900843554080,	0.998327792428322370,	0.998330681517271110,	0.998333568110393310,	0.998336452207681520,	0.998339333809128540,	
+0.998342212914727250,	0.998345089524470540,	0.998347963638350990,	0.998350835256361590,	0.998353704378495130,	0.998356571004744290,	0.998359435135102060,	0.998362296769561340,	
+0.998365155908114810,	0.998368012550755470,	0.998370866697475990,	0.998373718348269380,	0.998376567503128420,	0.998379414162046120,	0.998382258325015260,	0.998385099992028740,	
+0.998387939163079550,	0.998390775838160380,	0.998393610017264340,	0.998396441700384330,	0.998399270887513120,	0.998402097578643840,	0.998404921773769160,	0.998407743472882300,	
+0.998410562675976050,	0.998413379383043420,	0.998416193594077290,	0.998419005309070680,	0.998421814528016590,	0.998424621250908030,	0.998427425477737770,	0.998430227208499050,	
+0.998433026443184770,	0.998435823181787920,	0.998438617424301400,	0.998441409170718440,	0.998444198421031940,	0.998446985175234890,	0.998449769433320420,	0.998452551195281530,	
+0.998455330461111350,	0.998458107230802750,	0.998460881504348860,	0.998463653281742800,	0.998466422562977570,	0.998469189348046290,	0.998471953636942080,	0.998474715429658040,	
+0.998477474726187090,	0.998480231526522540,	0.998482985830657420,	0.998485737638584720,	0.998488486950297790,	0.998491233765789630,	0.998493978085053360,	0.998496719908082090,	
+0.998499459234869160,	0.998502196065407470,	0.998504930399690350,	0.998507662237710810,	0.998510391579462200,	0.998513118424937620,	0.998515842774130190,	0.998518564627033140,	
+0.998521283983639710,	0.998524000843943100,	0.998526715207936450,	0.998529427075613100,	0.998532136446966030,	0.998534843321988720,	0.998537547700674380,	0.998540249583016020,	
+0.998542948969007080,	0.998545645858640810,	0.998548340251910420,	0.998551032148809140,	0.998553721549330200,	0.998556408453467160,	0.998559092861213030,	0.998561774772561030,	
+0.998564454187504720,	0.998567131106037230,	0.998569805528152000,	0.998572477453842140,	0.998575146883101120,	0.998577813815922260,	0.998580478252298900,	0.998583140192224270,	
+0.998585799635691830,	0.998588456582694910,	0.998591111033226730,	0.998593762987280860,	0.998596412444850650,	0.998599059405929300,	0.998601703870510390,	0.998604345838587150,	
+0.998606985310153130,	0.998609622285201560,	0.998612256763726000,	0.998614888745719690,	0.998617518231176280,	0.998620145220089020,	0.998622769712451450,	0.998625391708256930,	
+0.998628011207498890,	0.998630628210170790,	0.998633242716266190,	0.998635854725778430,	0.998638464238701170,	0.998641071255027660,	0.998643675774751440,	0.998646277797866080,	
+0.998648877324364910,	0.998651474354241620,	0.998654068887489750,	0.998656660924102660,	0.998659250464073890,	0.998661837507396900,	0.998664422054065470,	0.998667004104072830,	
+0.998669583657412760,	0.998672160714078830,	0.998674735274064360,	0.998677307337363150,	0.998679876903968640,	0.998682443973874400,	0.998685008547074090,	0.998687570623561170,	
+0.998690130203329420,	0.998692687286372280,	0.998695241872683550,	0.998697793962256550,	0.998700343555085190,	0.998702890651162910,	0.998705435250483390,	0.998707977353040290,	
+0.998710516958827290,	0.998713054067837950,	0.998715588680066050,	0.998718120795505150,	0.998720650414148920,	0.998723177535991050,	0.998725702161025300,	0.998728224289245240,	
+0.998730743920644650,	0.998733261055217200,	0.998735775692956570,	0.998738287833856540,	0.998740797477910780,	0.998743304625112960,	0.998745809275456970,	0.998748311428936390,	
+0.998750811085545090,	0.998753308245276750,	0.998755802908125050,	0.998758295074083980,	0.998760784743147110,	0.998763271915308230,	0.998765756590561220,	0.998768238768899860,	
+0.998770718450317840,	0.998773195634809040,	0.998775670322367250,	0.998778142512986360,	0.998780612206660030,	0.998783079403382180,	0.998785544103146570,	0.998788006305947220,	
+0.998790466011777790,	0.998792923220632180,	0.998795377932504280,	0.998797830147387990,	0.998800279865277090,	0.998802727086165460,	0.998805171810047020,	0.998807614036915650,	
+0.998810053766765350,	0.998812490999589800,	0.998814925735383110,	0.998817357974138950,	0.998819787715851560,	0.998822214960514600,	0.998824639708122080,	0.998827061958668110,	
+0.998829481712146360,	0.998831898968550960,	0.998834313727875790,	0.998836725990114860,	0.998839135755262060,	0.998841543023311410,	0.998843947794257000,	0.998846350068092750,	
+0.998848749844812530,	0.998851147124410370,	0.998853541906880470,	0.998855934192216630,	0.998858323980412970,	0.998860711271463590,	0.998863096065362390,	0.998865478362103380,	
+0.998867858161680780,	0.998870235464088490,	0.998872610269320500,	0.998874982577371170,	0.998877352388234270,	0.998879719701904030,	0.998882084518374460,	0.998884446837639770,	
+0.998886806659693870,	0.998889163984530980,	0.998891518812145110,	0.998893871142530590,	0.998896220975681200,	0.998898568311591410,	0.998900913150255200,	0.998903255491666700,	
+0.998905595335820020,	0.998907932682709390,	0.998910267532328810,	0.998912599884672740,	0.998914929739735060,	0.998917257097510000,	0.998919581957991910,	0.998921904321174890,	
+0.998924224187053070,	0.998926541555620660,	0.998928856426871900,	0.998931168800801020,	0.998933478677402120,	0.998935786056669660,	0.998938090938597760,	0.998940393323180520,	
+0.998942693210412290,	0.998944990600287410,	0.998947285492799990,	0.998949577887944360,	0.998951867785714880,	0.998954155186105640,	0.998956440089111110,	0.998958722494725390,	
+0.998961002402942830,	0.998963279813757770,	0.998965554727164640,	0.998967827143157460,	0.998970097061730790,	0.998972364482878960,	0.998974629406596090,	0.998976891832876750,	
+0.998979151761715150,	0.998981409193105630,	0.998983664127042540,	0.998985916563520430,	0.998988166502533410,	0.998990413944076060,	0.998992658888142590,	0.998994901334727570,	
+0.998997141283825220,	0.998999378735429990,	0.999001613689536440,	0.999003846146138690,	0.999006076105231510,	0.999008303566809030,	0.999010528530865800,	0.999012750997396280,	
+0.999014970966394800,	0.999017188437856030,	0.999019403411774200,	0.999021615888143870,	0.999023825866959480,	0.999026033348215600,	0.999028238331906570,	0.999030440818026940,	
+0.999032640806571280,	0.999034838297533920,	0.999037033290909540,	0.999039225786692580,	0.999041415784877480,	0.999043603285458940,	0.999045788288431270,	0.999047970793789260,	
+0.999050150801527260,	0.999052328311639930,	0.999054503324121710,	0.999056675838967290,	0.999058845856171110,	0.999061013375727840,	0.999063178397632030,	0.999065340921878380,	
+0.999067500948461310,	0.999069658477375390,	0.999071813508615400,	0.999073966042176020,	0.999076116078051580,	0.999078263616236860,	0.999080408656726430,	0.999082551199515060,	
+0.999084691244597310,	0.999086828791967750,	0.999088963841621270,	0.999091096393552200,	0.999093226447755560,	0.999095354004225670,	0.999097479062957540,	0.999099601623945620,	
+0.999101721687184810,	0.999103839252669660,	0.999105954320394840,	0.999108066890355250,	0.999110176962545340,	0.999112284536960100,	0.999114389613594110,	0.999116492192442140,	
+0.999118592273498970,	0.999120689856759390,	0.999122784942217960,	0.999124877529869560,	0.999126967619709090,	0.999129055211731120,	0.999131140305930530,	0.999133222902302000,	
+0.999135303000840520,	0.999137380601540780,	0.999139455704397550,	0.999141528309405720,	0.999143598416560090,	0.999145666025855420,	0.999147731137286500,	0.999149793750848340,	
+0.999151853866535710,	0.999153911484343520,	0.999155966604266420,	0.999158019226299430,	0.999160069350437440,	0.999162116976675230,	0.999164162105007800,	0.999166204735429830,	
+0.999168244867936540,	0.999170282502522490,	0.999172317639182790,	0.999174350277912240,	0.999176380418705820,	0.999178408061558550,	0.999180433206465100,	0.999182455853420690,	
+0.999184476002420220,	0.999186493653458350,	0.999188508806530430,	0.999190521461631120,	0.999192531618755540,	0.999194539277898590,	0.999196544439055370,	0.999198547102220780,	
+0.999200547267389830,	0.999202544934557510,	0.999204540103718730,	0.999206532774868710,	0.999208522948002330,	0.999210510623114610,	0.999212495800200660,	0.999214478479255490,	
+0.999216458660273980,	0.999218436343251470,	0.999220411528182860,	0.999222384215063150,	0.999224354403887460,	0.999226322094651010,	0.999228287287348690,	0.999230249981975630,	
+0.999232210178526930,	0.999234167876997810,	0.999236123077383190,	0.999238075779678270,	0.999240025983878180,	0.999241973689978020,	0.999243918897972930,	0.999245861607858000,	
+0.999247801819628470,	0.999249739533279340,	0.999251674748805940,	0.999253607466203400,	0.999255537685466710,	0.999257465406591330,	0.999259390629572250,	0.999261313354404600,	
+0.999263233581083710,	0.999265151309604800,	0.999267066539962890,	0.999268979272153410,	0.999270889506171490,	0.999272797242012350,	0.999274702479671210,	0.999276605219143190,	
+0.999278505460423850,	0.999280403203508080,	0.999282298448391450,	0.999284191195068950,	0.999286081443536030,	0.999287969193787930,	0.999289854445819860,	0.999291737199627160,	
+0.999293617455205170,	0.999295495212549010,	0.999297370471654230,	0.999299243232515950,	0.999301113495129620,	0.999302981259490570,	0.999304846525593930,	0.999306709293435240,	
+0.999308569563009730,	0.999310427334312860,	0.999312282607339950,	0.999314135382086240,	0.999315985658547290,	0.999317833436718320,	0.999319678716594770,	0.999321521498171990,	
+0.999323361781445430,	0.999325199566410530,	0.999327034853062510,	0.999328867641396950,	0.999330697931409270,	0.999332525723094830,	0.999334351016449070,	0.999336173811467440,	
+0.999337994108145390,	0.999339811906478250,	0.999341627206461690,	0.999343440008091060,	0.999345250311361790,	0.999347058116269450,	0.999348863422809370,	0.999350666230977240,	
+0.999352466540768370,	0.999354264352178330,	0.999356059665202580,	0.999357852479836880,	0.999359642796076360,	0.999361430613916800,	0.999363215933353640,	0.999364998754382450,	
+0.999366779076998780,	0.999368556901198190,	0.999370332226976130,	0.999372105054328390,	0.999373875383250180,	0.999375643213737400,	0.999377408545785490,	0.999379171379390140,	
+0.999380931714546780,	0.999382689551251090,	0.999384444889498620,	0.999386197729285160,	0.999387948070606160,	0.999389695913457280,	0.999391441257834190,	0.999393184103732460,	
+0.999394924451147750,	0.999396662300075730,	0.999398397650512080,	0.999400130502452470,	0.999401860855892550,	0.999403588710827910,	0.999405314067254300,	0.999407036925167410,	
+0.999408757284563020,	0.999410475145436570,	0.999412190507784070,	0.999413903371601080,	0.999415613736883260,	0.999417321603626510,	0.999419026971826390,	0.999420729841478670,	
+0.999422430212579150,	0.999424128085123600,	0.999425823459107690,	0.999427516334527200,	0.999429206711378030,	0.999430894589655730,	0.999432579969356190,	0.999434262850475210,	
+0.999435943233008660,	0.999437621116952220,	0.999439296502301680,	0.999440969389052910,	0.999442639777201710,	0.999444307666743970,	0.999445973057675460,	0.999447635949991970,	
+0.999449296343689400,	0.999450954238763620,	0.999452609635210320,	0.999454262533025610,	0.999455912932205260,	0.999457560832745060,	0.999459206234641020,	0.999460849137889020,	
+0.999462489542484840,	0.999464127448424390,	0.999465762855703650,	0.999467395764318530,	0.999469026174264810,	0.999470654085538700,	0.999472279498135770,	0.999473902412052250,	
+0.999475522827284020,	0.999477140743826990,	0.999478756161677030,	0.999480369080830160,	0.999481979501282370,	0.999483587423029670,	0.999485192846067960,	0.999486795770393340,	
+0.999488396196001720,	0.999489994122889080,	0.999491589551051440,	0.999493182480484910,	0.999494772911185380,	0.999496360843148860,	0.999497946276371450,	0.999499529210849280,	
+0.999501109646578230,	0.999502687583554320,	0.999504263021773750,	0.999505835961232550,	0.999507406401926700,	0.999508974343852440,	0.999510539787005660,	0.999512102731382580,	
+0.999513663176979210,	0.999515221123791650,	0.999516776571816150,	0.999518329521048580,	0.999519879971485280,	0.999521427923122260,	0.999522973375955640,	0.999524516329981630,	
+0.999526056785196240,	0.999527594741595800,	0.999529130199176330,	0.999530663157934040,	0.999532193617865160,	0.999533721578965690,	0.999535247041231980,	0.999536770004660120,	
+0.999538290469246360,	0.999539808434986910,	0.999541323901877890,	0.999542836869915520,	0.999544347339096140,	0.999545855309415860,	0.999547360780870920,	0.999548863753457640,	
+0.999550364227172140,	0.999551862202010750,	0.999553357677969710,	0.999554850655045240,	0.999556341133233660,	0.999557829112531330,	0.999559314592934340,	0.999560797574439050,	
+0.999562278057041790,	0.999563756040738770,	0.999565231525526450,	0.999566704511401060,	0.999568174998358820,	0.999569642986396170,	0.999571108475509450,	0.999572571465695000,	
+0.999574031956949050,	0.999575489949268040,	0.999576945442648300,	0.999578398437086180,	0.999579848932578120,	0.999581296929120340,	0.999582742426709410,	0.999584185425341550,	
+0.999585625925013320,	0.999587063925720940,	0.999588499427460970,	0.999589932430229760,	0.999591362934023620,	0.999592790938839130,	0.999594216444672720,	0.999595639451520630,	
+0.999597059959379530,	0.999598477968245860,	0.999599893478115840,	0.999601306488986150,	0.999602717000853240,	0.999604125013713540,	0.999605530527563510,	0.999606933542399600,	
+0.999608334058218360,	0.999609732075016360,	0.999611127592789920,	0.999612520611535830,	0.999613911131250310,	0.999615299151930040,	0.999616684673571450,	0.999618067696171230,	
+0.999619448219725930,	0.999620826244231870,	0.999622201769685750,	0.999623574796084210,	0.999624945323423720,	0.999626313351700820,	0.999627678880912090,	0.999629041911054280,	
+0.999630402442123760,	0.999631760474117280,	0.999633116007031420,	0.999634469040862840,	0.999635819575607990,	0.999637167611263530,	0.999638513147826260,	0.999639856185292610,	
+0.999641196723659480,	0.999642534762923200,	0.999643870303080660,	0.999645203344128430,	0.999646533886063170,	0.999647861928881660,	0.999649187472580360,	0.999650510517156250,	
+0.999651831062605690,	0.999653149108925660,	0.999654464656112740,	0.999655777704163690,	0.999657088253075200,	0.999658396302843920,	0.999659701853466750,	0.999661004904940250,	
+0.999662305457261200,	0.999663603510426490,	0.999664899064432680,	0.999666192119276650,	0.999667482674955200,	0.999668770731464980,	0.999670056288802790,	0.999671339346965500,	
+0.999672619905949910,	0.999673897965752790,	0.999675173526370920,	0.999676446587800970,	0.999677717150040060,	0.999678985213084850,	0.999680250776932120,	0.999681513841578770,	
+0.999682774407021580,	0.999684032473257540,	0.999685288040283450,	0.999686541108096070,	0.999687791676692310,	0.999689039746069150,	0.999690285316223390,	0.999691528387151810,	
+0.999692768958851510,	0.999694007031319280,	0.999695242604552000,	0.999696475678546690,	0.999697706253300120,	0.999698934328809300,	0.999700159905071110,	0.999701382982082550,	
+0.999702603559840530,	0.999703821638342040,	0.999705037217583970,	0.999706250297563210,	0.999707460878277000,	0.999708668959721990,	0.999709874541895420,	0.999711077624794050,	
+0.999712278208415130,	0.999713476292755420,	0.999714671877812040,	0.999715864963582000,	0.999717055550062180,	0.999718243637249810,	0.999719429225141900,	0.999720612313735320,	
+0.999721792903027320,	0.999722970993014770,	0.999724146583694680,	0.999725319675064390,	0.999726490267120680,	0.999727658359860880,	0.999728823953281890,	0.999729987047380810,	
+0.999731147642154760,	0.999732305737600860,	0.999733461333716100,	0.999734614430497830,	0.999735765027942920,	0.999736913126048620,	0.999738058724812140,	0.999739201824230370,	
+0.999740342424300650,	0.999741480525020100,	0.999742616126385820,	0.999743749228395040,	0.999744879831044870,	0.999746007934332440,	0.999747133538255060,	0.999748256642809860,	
+0.999749377247993950,	0.999750495353804670,	0.999751610960239120,	0.999752724067294540,	0.999753834674968140,	0.999754942783257160,	0.999756048392158920,	0.999757151501670440,	
+0.999758252111789040,	0.999759350222512170,	0.999760445833836830,	0.999761538945760360,	0.999762629558279990,	0.999763717671393160,	0.999764803285096980,	0.999765886399388900,	
+0.999766967014265930,	0.999768045129725610,	0.999769120745765290,	0.999770193862381970,	0.999771264479573320,	0.999772332597336440,	0.999773398215668800,	0.999774461334567600,	
+0.999775521954030300,	0.999776580074054120,	0.999777635694636510,	0.999778688815774810,	0.999779739437466450,	0.999780787559708670,	0.999781833182498910,	0.999782876305834620,	
+0.999783916929713130,	0.999784955054131900,	0.999785990679088240,	0.999787023804579510,	0.999788054430603370,	0.999789082557157040,	0.999790108184237970,	0.999791131311843610,	
+0.999792151939971510,	0.999793170068619010,	0.999794185697783560,	0.999795198827462590,	0.999796209457653680,	0.999797217588354270,	0.999798223219561800,	0.999799226351273720,	
+0.999800226983487580,	0.999801225116200950,	0.999802220749411270,	0.999803213883115990,	0.999804204517312670,	0.999805192651998850,	0.999806178287172000,	0.999807161422829770,	
+0.999808142058969620,	0.999809120195589100,	0.999810095832685760,	0.999811068970257290,	0.999812039608301010,	0.999813007746814700,	0.999813973385795920,	0.999814936525242120,	
+0.999815897165150960,	0.999816855305520110,	0.999817810946347140,	0.999818764087629600,	0.999819714729365150,	0.999820662871551470,	0.999821608514186110,	0.999822551657266740,	
+0.999823492300790930,	0.999824430444756440,	0.999825366089160840,	0.999826299234001900,	0.999827229879277190,	0.999828158024984370,	0.999829083671121110,	0.999830006817685190,	
+0.999830927464674280,	0.999831845612086050,	0.999832761259918160,	0.999833674408168390,	0.999834585056834420,	0.999835493205914030,	0.999836398855404870,	0.999837302005304740,	
+0.999838202655611300,	0.999839100806322430,	0.999839996457435820,	0.999840889608949120,	0.999841780260860240,	0.999842668413166940,	0.999843554065866890,	0.999844437218958100,	
+0.999845317872438130,	0.999846196026304870,	0.999847071680556090,	0.999847944835189680,	0.999848815490203320,	0.999849683645595010,	0.999850549301362520,	0.999851412457503530,	
+0.999852273114016140,	0.999853131270898030,	0.999853986928147090,	0.999854840085761200,	0.999855690743738150,	0.999856538902075930,	0.999857384560772330,	0.999858227719825240,	
+0.999859068379232660,	0.999859906538992370,	0.999860742199102260,	0.999861575359560330,	0.999862406020364470,	0.999863234181512680,	0.999864059843002640,	0.999864883004832560,	
+0.999865703667000340,	0.999866521829503750,	0.999867337492340910,	0.999868150655509600,	0.999868961319008040,	0.999869769482834010,	0.999870575146985630,	0.999871378311460780,	
+0.999872178976257460,	0.999872977141373800,	0.999873772806807560,	0.999874565972556970,	0.999875356638619930,	0.999876144804994540,	0.999876930471678690,	0.999877713638670620,	
+0.999878494305968200,	0.999879272473569560,	0.999880048141472800,	0.999880821309675820,	0.999881591978176830,	0.999882360146973960,	0.999883125816065090,	0.999883888985448440,	
+0.999884649655122030,	0.999885407825083950,	0.999886163495332440,	0.999886916665865490,	0.999887667336681220,	0.999888415507777850,	0.999889161179153390,	0.999889904350806050,	
+0.999890645022733950,	0.999891383194935200,	0.999892118867408030,	0.999892852040150550,	0.999893582713160980,	0.999894310886437430,	0.999895036559978020,	0.999895759733781090,	
+0.999896480407844850,	0.999897198582167300,	0.999897914256746790,	0.999898627431581420,	0.999899338106669530,	0.999900046282009350,	0.999900751957598980,	0.999901455133436760,	
+0.999902155809520910,	0.999902853985849660,	0.999903549662421340,	0.999904242839234070,	0.999904933516286180,	0.999905621693576000,	0.999906307371101750,	0.999906990548861780,	
+0.999907671226854310,	0.999908349405077670,	0.999909025083530080,	0.999909698262209990,	0.999910368941115620,	0.999911037120245430,	0.999911702799597510,	0.999912365979170440,	
+0.999913026658962420,	0.999913684838971810,	0.999914340519197030,	0.999914993699636320,	0.999915644380288130,	0.999916292561150890,	0.999916938242222940,	0.999917581423502620,	
+0.999918222104988370,	0.999918860286678530,	0.999919495968571550,	0.999920129150665750,	0.999920759832959800,	0.999921388015451830,	0.999922013698140380,	0.999922636881023900,	
+0.999923257564100940,	0.999923875747369740,	0.999924491430828840,	0.999925104614476700,	0.999925715298311870,	0.999926323482332680,	0.999926929166537800,	0.999927532350925460,	
+0.999928133035494330,	0.999928731220242950,	0.999929326905169670,	0.999929920090273040,	0.999930510775551620,	0.999931098961003960,	0.999931684646628630,	0.999932267832423950,	
+0.999932848518388710,	0.999933426704521230,	0.999934002390820310,	0.999934575577284270,	0.999935146263911890,	0.999935714450701620,	0.999936280137652010,	0.999936843324761740,	
+0.999937404012029350,	0.999937962199453520,	0.999938517887032700,	0.999939071074765650,	0.999939621762650830,	0.999940169950687020,	0.999940715638872770,	0.999941258827206750,	
+0.999941799515687510,	0.999942337704313840,	0.999942873393084410,	0.999943406581997650,	0.999943937271052460,	0.999944465460247400,	0.999944991149581130,	0.999945514339052430,	
+0.999946035028659970,	0.999946553218402310,	0.999947068908278450,	0.999947582098286820,	0.999948092788426220,	0.999948600978695420,	0.999949106669093090,	0.999949609859618000,	
+0.999950110550268830,	0.999950608741044470,	0.999951104431943570,	0.999951597622964930,	0.999952088314107200,	0.999952576505369390,	0.999953062196750060,	0.999953545388248100,	
+0.999954026079862280,	0.999954504271591380,	0.999954979963434190,	0.999955453155389580,	0.999955923847456350,	0.999956392039633270,	0.999956857731919220,	0.999957320924313000,	
+0.999957781616813590,	0.999958239809419670,	0.999958695502130120,	0.999959148694943840,	0.999959599387859720,	0.999960047580876530,	0.999960493273993280,	0.999960936467208740,	
+0.999961377160521910,	0.999961815353931690,	0.999962251047436860,	0.999962684241036400,	0.999963114934729220,	0.999963543128514320,	0.999963968822390580,	0.999964392016356780,	
+0.999964812710412150,	0.999965230904555470,	0.999965646598785620,	0.999966059793101710,	0.999966470487502650,	0.999966878681987410,	0.999967284376554910,	0.999967687571204240,	
+0.999968088265934420,	0.999968486460744320,	0.999968882155633070,	0.999969275350599540,	0.999969666045642860,	0.999970054240762020,	0.999970439935956020,	0.999970823131223870,	
+0.999971203826564680,	0.999971582021977560,	0.999971957717461500,	0.999972330913015410,	0.999972701608638600,	0.999973069804329980,	0.999973435500088770,	0.999973798695913850,	
+0.999974159391804560,	0.999974517587759790,	0.999974873283778760,	0.999975226479860590,	0.999975577176004270,	0.999975925372209030,	0.999976271068473980,	0.999976614264798220,	
+0.999976954961181000,	0.999977293157621410,	0.999977628854118450,	0.999977962050671580,	0.999978292747279670,	0.999978620943942080,	0.999978946640658010,	0.999979269837426470,	
+0.999979590534246790,	0.999979908731118080,	0.999980224428039690,	0.999980537625010710,	0.999980848322030380,	0.999981156519097910,	0.999981462216212650,	0.999981765413373580,	
+0.999982066110580270,	0.999982364307831610,	0.999982660005127140,	0.999982953202466000,	0.999983243899847500,	0.999983532097270870,	0.999983817794735440,	0.999984100992240440,	
+0.999984381689785210,	0.999984659887369070,	0.999984935584991130,	0.999985208782650960,	0.999985479480347770,	0.999985747678080910,	0.999986013375849580,	0.999986276573653240,	
+0.999986537271491230,	0.999986795469362980,	0.999987051167267600,	0.999987304365204670,	0.999987555063173380,	0.999987803261173310,	0.999988048959203680,	0.999988292157263920,	
+0.999988532855353500,	0.999988771053471730,	0.999989006751617950,	0.999989239949791720,	0.999989470647992370,	0.999989698846219350,	0.999989924544472110,	0.999990147742750080,	
+0.999990368441052600,	0.999990586639379230,	0.999990802337729410,	0.999991015536102590,	0.999991226234498210,	0.999991434432915720,	0.999991640131354780,	0.999991843329814610,	
+0.999992044028294890,	0.999992242226795060,	0.999992437925314560,	0.999992631123853060,	0.999992821822409890,	0.999993010020984730,	0.999993195719577120,	0.999993378918186400,	
+0.999993559616812240,	0.999993737815454200,	0.999993913514111820,	0.999994086712784670,	0.999994257411472300,	0.999994425610174260,	0.999994591308890230,	0.999994754507619650,	
+0.999994915206362190,	0.999995073405117510,	0.999995229103885050,	0.999995382302664600,	0.999995533001455610,	0.999995681200257840,	0.999995826899070850,	0.999995970097894320,	
+0.999996110796727900,	0.999996248995571160,	0.999996384694423760,	0.999996517893285470,	0.999996648592155870,	0.999996776791034600,	0.999996902489921460,	0.999997025688815990,	
+0.999997146387717970,	0.999997264586627080,	0.999997380285543080,	0.999997493484465540,	0.999997604183394340,	0.999997712382329150,	0.999997818081269640,	0.999997921280215580,	
+0.999998021979166760,	0.999998120178122840,	0.999998215877083600,	0.999998309076048920,	0.999998399775018370,	0.999998487973991820,	0.999998573672969180,	0.999998656871950000,	
+0.999998737570934160,	0.999998815769921560,	0.999998891468911850,	0.999998964667904940,	0.999999035366900600,	0.999999103565898610,	0.999999169264898960,	0.999999232463901320,	
+0.999999293162905700,	0.999999351361911760,	0.999999407060919500,	0.999999460259928700,	0.999999510958939240,	0.999999559157951020,	0.999999604856963820,	0.999999648055977740,	
+0.999999688754992460,	0.999999726954007960,	0.999999762653024150,	0.999999795852040910,	0.999999826551058240,	0.999999854750076020,	0.999999880449094050,	0.999999903648112530,	
+0.999999924347131140,	0.999999942546149990,	0.999999958245168960,	0.999999971444187950,	0.999999982143207180,	0.999999990342226310,	0.999999996041245560,	0.999999999240264840,	
+0.999999999939284010,	0.999999998138303310,	0.999999993837322520,	0.999999987036341740,	0.999999977735361090,	0.999999965934380450,	0.999999951633399830,	0.999999934832419330,	
+0.999999915531439080,	0.999999893730459060,	0.999999869429479270,	0.999999842628499720,	0.999999813327520640,	0.999999781526542010,	0.999999747225563950,	0.999999710424586570,	
+0.999999671123609770,	0.999999629322633980,	0.999999585021658980,	0.999999538220684990,	0.999999488919712240,	0.999999437118740730,	0.999999382817770680,	0.999999326016802190,	
+0.999999266715835280,	0.999999204914870270,	0.999999140613907270,	0.999999073812946390,	0.999999004511987750,	0.999998932711031690,	0.999998858410078300,	0.999998781609127700,	
+0.999998702308180220,	0.999998620507235980,	0.999998536206295090,	0.999998449405357980,	0.999998360104424670,	0.999998268303495470,	0.999998174002570630,	0.999998077201650350,	
+0.999997977900734860,	0.999997876099824490,	0.999997771798919350,	0.999997664998019790,	0.999997555697126120,	0.999997443896238570,	0.999997329595357360,	0.999997212794482840,	
+0.999997093493615210,	0.999996971692754920,	0.999996847391902310,	0.999996720591057380,	0.999996591290220780,	0.999996459489392640,	0.999996325188573400,	0.999996188387763390,	
+0.999996049086962820,	0.999995907286172160,	0.999995762985391720,	0.999995616184621850,	0.999995466883862980,	0.999995315083115450,	0.999995160782379600,	0.999995003981655860,	
+0.999994844680944570,	0.999994682880246290,	0.999994518579561230,	0.999994351778889850,	0.999994182478232570,	0.999994010677589860,	0.999993836376962150,	0.999993659576349890,	
+0.999993480275753410,	0.999993298475173260,	0.999993114174609790,	0.999992927374063640,	0.999992738073535170,	0.999992546273024810,	0.999992351972533110,	0.999992155172060530,	
+0.999991955871607500,	0.999991754071174580,	0.999991549770762320,	0.999991342970371180,	0.999991133670001700,	0.999990921869654440,	0.999990707569329840,	0.999990490769028350,	
+0.999990271468750750,	0.999990049668497470,	0.999989825368269080,	0.999989598568066020,	0.999989369267889060,	0.999989137467738650,	0.999988903167615460,	0.999988666367519930,	
+0.999988427067452720,	0.999988185267414510,	0.999987940967405840,	0.999987694167427280,	0.999987444867479480,	0.999987193067563120,	0.999986938767678750,	0.999986681967826920,	
+0.999986422668008520,	0.999986160868224010,	0.999985896568474140,	0.999985629768759490,	0.999985360469080820,	0.999985088669438690,	0.999984814369833890,	0.999984537570267060,	
+0.999984258270738780,	0.999983976471249920,	0.999983692171801160,	0.999983405372393160,	0.999983116073026590,	0.999982824273702330,	0.999982529974420940,	0.999982233175183200,	
+0.999981933875989880,	0.999981632076841760,	0.999981327777739630,	0.999981020978684020,	0.999980711679675950,	0.999980399880716190,	0.999980085581805290,	0.999979768782944260,	
+0.999979449484133750,	0.999979127685374560,	0.999978803386667670,	0.999978476588013750,	0.999978147289413590,	0.999977815490868170,	0.999977481192378060,	0.999977144393944360,	
+0.999976805095567740,	0.999976463297249100,	0.999976118998989420,	0.999975772200789260,	0.999975422902649850,	0.999975071104571730,	0.999974716806556030,	0.999974360008603510,	
+0.999974000710715070,	0.999973638912891700,	0.999973274615134190,	0.999972907817443410,	0.999972538519820490,	0.999972166722266190,	0.999971792424781400,	0.999971415627367240,	
+0.999971036330024490,	0.999970654532754130,	0.999970270235557180,	0.999969883438434510,	0.999969494141387140,	0.999969102344416050,	0.999968708047522140,	0.999968311250706510,	
+0.999967911953970170,	0.999967510157314000,	0.999967105860739000,	0.999966699064246290,	0.999966289767836860,	0.999965877971511600,	0.999965463675271730,	0.999965046879118250,	
+0.999964627583052050,	0.999964205787074350,	0.999963781491186030,	0.999963354695388440,	0.999962925399682350,	0.999962493604068970,	0.999962059308549310,	0.999961622513124480,	
+0.999961183217795700,	0.999960741422563860,	0.999960297127430290,	0.999959850332395870,	0.999959401037461840,	0.999958949242629290,	0.999958494947899460,	0.999958038153273330,	
+0.999957578858752140,	0.999957117064336990,	0.999956652770028990,	0.999956185975829470,	0.999955716681739330,	0.999955244887760000,	0.999954770593892590,	0.999954293800138230,	
+0.999953814506498120,	0.999953332712973490,	0.999952848419565440,	0.999952361626275320,	0.999951872333104340,	0.999951380540053610,	0.999950886247124470,	0.999950389454318130,	
+0.999949890161635820,	0.999949388369078760,	0.999948884076648280,	0.999948377284345600,	0.999947867992171830,	0.999947356200128530,	0.999946841908216810,	0.999946325116438000,	
+0.999945805824793310,	0.999945284033284200,	0.999944759741911770,	0.999944232950677580,	0.999943703659582630,	0.999943171868628580,	0.999942637577816540,	0.999942100787147850,	
+0.999941561496624050,	0.999941019706246270,	0.999940475416015940,	0.999939928625934390,	0.999939379336002960,	0.999938827546223210,	0.999938273256596340,	0.999937716467123820,	
+0.999937157177806960,	0.999936595388647210,	0.999936031099646020,	0.999935464310804710,	0.999934895022124850,	0.999934323233607650,	0.999933748945254660,	0.999933172157067230,	
+0.999932592869046900,	0.999932011081195120,	0.999931426793513320,	0.999930840006002960,	0.999930250718665480,	0.999929658931502430,	0.999929064644515140,	0.999928467857705280,	
+0.999927868571074190,	0.999927266784623400,	0.999926662498354490,	0.999926055712268890,	0.999925446426368270,	0.999924834640653960,	0.999924220355127510,	0.999923603569790490,	
+0.999922984284644540,	0.999922362499691130,	0.999921738214931800,	0.999921111430368100,	0.999920482146001710,	0.999919850361833950,	0.999919216077866710,	0.999918579294101440,	
+0.999917940010539570,	0.999917298227183000,	0.999916653944033060,	0.999916007161091640,	0.999915357878360060,	0.999914706095840210,	0.999914051813533540,	0.999913395031441720,	
+0.999912735749566410,	0.999912073967909270,	0.999911409686471960,	0.999910742905256060,	0.999910073624263430,	0.999909401843495530,	0.999908727562954120,	0.999908050782640890,	
+0.999907371502557600,	0.999906689722705800,	0.999906005443087280,	0.999905318663703800,	0.999904629384557040,	0.999903937605648660,	0.999903243326980440,	0.999902546548554150,	
+0.999901847270371460,	0.999901145492434140,	0.999900441214743970,	0.999899734437302730,	0.999899025160112090,	0.999898313383173920,	0.999897599106490010,	0.999896882330062020,	
+0.999896163053891950,	0.999895441277981360,	0.999894717002332230,	0.999893990226946250,	0.999893260951825290,	0.999892529176971250,	0.999891794902385780,	0.999891058128070890,	
+0.999890318854028350,	0.999889577080260050,	0.999888832806767770,	0.999888086033553390,	0.999887336760618920,	0.999886584987966010,	0.999885830715596560,	0.999885073943512670,	
+0.999884314671716010,	0.999883552900208580,	0.999882788628992270,	0.999882021858069070,	0.999881252587440650,	0.999880480817109230,	0.999879706547076590,	0.999878929777344600,	
+0.999878150507915400,	0.999877368738790740,	0.999876584469972740,	0.999875797701463180,	0.999875008433264270,	0.999874216665377680,	0.999873422397805630,	0.999872625630550020,	
+0.999871826363612830,	0.999871024596996060,	0.999870220330701830,	0.999869413564731910,	0.999868604299088530,	0.999867792533773670,	0.999866978268789230,	0.999866161504137430,	
+0.999865342239820270,	0.999864520475839620,	0.999863696212197730,	0.999862869448896570,	0.999862040185938270,	0.999861208423324930,	0.999860374161058550,	0.999859537399141130,	
+0.999858698137575000,	0.999857856376362040,	0.999857012115504480,	0.999856165355004320,	0.999855316094863780,	0.999854464335084960,	0.999853610075669970,	0.999852753316621050,	
+0.999851894057940170,	0.999851032299629460,	0.999850168041691360,	0.999849301284127740,	0.999848432026940850,	0.999847560270132880,	0.999846686013705970,	0.999845809257662420,	
+0.999844930002004360,	0.999844048246734010,	0.999843163991853470,	0.999842277237364960,	0.999841387983270820,	0.999840496229573270,	0.999839601976274420,	0.999838705223376590,	
+0.999837805970882010,	0.999836904218792790,	0.999835999967111480,	0.999835093215840080,	0.999834183964980920,	0.999833272214536330,	0.999832357964508640,	0.999831441214899970,	
+0.999830521965712760,	0.999829600216949220,	0.999828675968611580,	0.999827749220702390,	0.999826819973223760,	0.999825888226178020,	0.999824953979567720,	0.999824017233394870,	
+0.999823077987662120,	0.999822136242371600,	0.999821191997525730,	0.999820245253126960,	0.999819296009177520,	0.999818344265679840,	0.999817390022636250,	0.999816433280049210,	
+0.999815474037921150,	0.999814512296254400,	0.999813548055051290,	0.999812581314314390,	0.999811612074046010,	0.999810640334248600,	0.999809666094924500,	0.999808689356076360,	
+0.999807710117706420,	0.999806728379817320,	0.999805744142411300,	0.999804757405490910,	0.999803768169058690,	0.999802776433116990,	0.999801782197668350,	0.999800785462715340,	
+0.999799786228260270,	0.999798784494305810,	0.999797780260854310,	0.999796773527908410,	0.999795764295470570,	0.999794752563543330,	0.999793738332129260,	0.999792721601230780,	
+0.999791702370850470,	0.999790680640990970,	0.999789656411654740,	0.999788629682844320,	0.999787600454562390,	0.999786568726811380,	0.999785534499594060,	0.999784497772912890,	
+0.999783458546770420,	0.999782416821169310,	0.999781372596112110,	0.999780325871601590,	0.999779276647640210,	0.999778224924230630,	0.999777170701375510,	0.999776113979077400,	
+0.999775054757339080,	0.999773993036163100,	0.999772928815552130,	0.999771862095508830,	0.999770792876035870,	0.999769721157136030,	0.999768646938811730,	0.999767570221065880,	
+0.999766491003901140,	0.999765409287320160,	0.999764325071325620,	0.999763238355920290,	0.999762149141106840,	0.999761057426888140,	0.999759963213266660,	0.999758866500245260,	
+0.999757767287826840,	0.999756665576013840,	0.999755561364809250,	0.999754454654215750,	0.999753345444236110,	0.999752233734873100,	0.999751119526129610,	0.999750002818008190,	
+0.999748883610511840,	0.999747761903643230,	0.999746637697405240,	0.999745510991800650,	0.999744381786832230,	0.999743250082502980,	0.999742115878815450,	0.999740979175772760,	
+0.999739839973377560,	0.999738698271632750,	0.999737554070541210,	0.999736407370105830,	0.999735258170329380,	0.999734106471214860,	0.999732952272764930,	0.999731795574982820,	
+0.999730636377871070,	0.999729474681432690,	0.999728310485670790,	0.999727143790588020,	0.999725974596187390,	0.999724802902471790,	0.999723628709444310,	0.999722452017107630,	
+0.999721272825464860,	0.999720091134518870,	0.999718906944272680,	0.999717720254729270,	0.999716531065891530,	0.999715339377762470,	0.999714145190345070,	0.999712948503642230,	
+0.999711749317657160,	0.999710547632392640,	0.999709343447851780,	0.999708136764037470,	0.999706927580952920,	0.999705715898601020,	0.999704501716984770,	0.999703285036107280,	
+0.999702065855971660,	0.999700844176580890,	0.999699619997937880,	0.999698393320045950,	0.999697164142907990,	0.999695932466527100,	0.999694698290906400,	0.999693461616048880,	
+0.999692222441957770,	0.999690980768636160,	0.999689736596087060,	0.999688489924313580,	0.999687240753318940,	0.999685989083106130,	0.999684734913678370,	0.999683478245038780,	
+0.999682219077190460,	0.999680957410136630,	0.999679693243880400,	0.999678426578424980,	0.999677157413773390,	0.999675885749929050,	0.999674611586894860,	0.999673334924674250,	
+0.999672055763270230,	0.999670774102686120,	0.999669489942925040,	0.999668203283990200,	0.999666914125884930,	0.999665622468612350,	0.999664328312175670,	0.999663031656578220,	
+0.999661732501823220,	0.999660430847913780,	0.999659126694853350,	0.999657820042645140,	0.999656510891292260,	0.999655199240798150,	0.999653885091166040,	0.999652568442399250,	
+0.999651249294501110,	0.999649927647474730,	0.999648603501323560,	0.999647276856050930,	0.999645947711660040,	0.999644616068154250,	0.999643281925536980,	0.999641945283811560,	
+0.999640606142981230,	0.999639264503049300,	0.999637920364019330,	0.999636573725894540,	0.999635224588678260,	0.999633872952373940,	0.999632518816985010,	0.999631162182514690,	
+0.999629803048966540,	0.999628441416343770,	0.999627077284649950,	0.999625710653888500,	0.999624341524062650,	0.999622969895176070,	0.999621595767232090,	0.999620219140234020,	
+0.999618840014185440,	0.999617458389089770,	0.999616074264950360,	0.999614687641770860,	0.999613298519554610,	0.999611906898305150,	0.999610512778025930,	0.999609116158720390,	
+0.999607717040392090,	0.999606315423044460,	0.999604911306681050,	0.999603504691305430,	0.999602095576920920,	0.999600683963531300,	0.999599269851139890,	0.999597853239750370,	
+0.999596434129366160,	0.999595012519990830,	0.999593588411628040,	0.999592161804281230,	0.999590732697954070,	0.999589301092650100,	0.999587866988372880,	0.999586430385125850,	
+0.999584991282912890,	0.999583549681737460,	0.999582105581602990,	0.999580658982513360,	0.999579209884472130,	0.999577758287482850,	0.999576304191549190,	0.999574847596674700,	
+0.999573388502863150,	0.999571926910118090,	0.999570462818443200,	0.999568996227842230,	0.999567527138318760,	0.999566055549876430,	0.999564581462518920,	0.999563104876250110,	
+0.999561625791073440,	0.999560144206992680,	0.999558660124011510,	0.999557173542133800,	0.999555684461363110,	0.999554192881703220,	0.999552698803157890,	0.999551202225730790,	
+0.999549703149425590,	0.999548201574246290,	0.999546697500196310,	0.999545190927279780,	0.999543681855500130,	0.999542170284861360,	0.999540656215367140,	0.999539139647021240,	
+0.999537620579827530,	0.999536099013789700,	0.999534574948911740,	0.999533048385197300,	0.999531519322650160,	0.999529987761274330,	0.999528453701073460,	0.999526917142051440,	
+0.999525378084212270,	0.999523836527559490,	0.999522292472097230,	0.999520745917829130,	0.999519196864759210,	0.999517645312891330,	0.999516091262229400,	0.999514534712777180,	
+0.999512975664538560,	0.999511414117517540,	0.999509850071718000,	0.999508283527143830,	0.999506714483799020,	0.999505142941687350,	0.999503568900812820,	0.999501992361179430,	
+0.999500413322790940,	0.999498831785651460,	0.999497247749765010,	0.999495661215135330,	0.999494072181766560,	0.999492480649662560,	0.999490886618827350,	0.999489290089264900,	
+0.999487691060979340,	0.999486089533974440,	0.999484485508254420,	0.999482878983823150,	0.999481269960684650,	0.999479658438843010,	0.999478044418302130,	0.999476427899066210,	
+0.999474808881139270,	0.999473187364525280,	0.999471563349228260,	0.999469936835252430,	0.999468307822601650,	0.999466676311280170,	0.999465042301291960,	0.999463405792641150,	
+0.999461766785331940,	0.999460125279368230,	0.999458481274754120,	0.999456834771493940,	0.999455185769591580,	0.999453534269051370,	0.999451880269877190,	0.999450223772073380,	
+0.999448564775644030,	0.999446903280593270,	0.999445239286925190,	0.999443572794644020,	0.999441903803753970,	0.999440232314259160,	0.999438558326163680,	0.999436881839471880,	
+0.999435202854187850,	0.999433521370315820,	0.999431837387860010,	0.999430150906824630,	0.999428461927213800,	0.999426770449031830,	0.999425076472282960,	0.999423379996971390,	
+0.999421681023101360,	0.999419979550677180,	0.999418275579703090,	0.999416569110183170,	0.999414860142121890,	0.999413148675523440,	0.999411434710392180,	0.999409718246732300,	
+0.999407999284548150,	0.999406277823843950,	0.999404553864624120,	0.999402827406892790,	0.999401098450654500,	0.999399366995913470,	0.999397633042673930,	0.999395896590940410,	
+0.999394157640717040,	0.999392416192008360,	0.999390672244818590,	0.999388925799152170,	0.999387176855013440,	0.999385425412406820,	0.999383671471336550,	0.999381915031807180,	
+0.999380156093822910,	0.999378394657388310,	0.999376630722507820,	0.999374864289185650,	0.999373095357426240,	0.999371323927234270,	0.999369549998613830,	0.999367773571569580,	
+0.999365994646105980,	0.999364213222227350,	0.999362429299938130,	0.999360642879242870,	0.999358853960146010,	0.999357062542652000,	0.999355268626765270,	0.999353472212490490,	
+0.999351673299831990,	0.999349871888794320,	0.999348067979381920,	0.999346261571599340,	0.999344452665451130,	0.999342641260941860,	0.999340827358075940,	0.999339010956857950,	
+0.999337192057292430,	0.999335370659383940,	0.999333546763137020,	0.999331720368556110,	0.999329891475646100,	0.999328060084411220,	0.999326226194856230,	0.999324389806985680,	
+0.999322550920804240,	0.999320709536316350,	0.999318865653526680,	0.999317019272439770,	0.999315170393060390,	0.999313319015393110,	0.999311465139442580,	0.999309608765213350,	
+0.999307749892709980,	0.999305888521937360,	0.999304024652899910,	0.999302158285602540,	0.999300289420049670,	0.999298418056246200,	0.999296544194196560,	0.999294667833905640,	
+0.999292788975377990,	0.999290907618618380,	0.999289023763631490,	0.999287137410422080,	0.999285248558994810,	0.999283357209354350,	0.999281463361505580,	0.999279567015453170,	
+0.999277668171201780,	0.999275766828756300,	0.999273862988121380,	0.999271956649301680,	0.999270047812302220,	0.999268136477127640,	0.999266222643782620,	0.999264306312272140,	
+0.999262387482600880,	0.999260466154773600,	0.999258542328795190,	0.999256616004670420,	0.999254687182404180,	0.999252755862001130,	0.999250822043466270,	0.999248885726804260,	
+0.999246946912020100,	0.999245005599118550,	0.999243061788104510,	0.999241115478982760,	0.999239166671758270,	0.999237215366435840,	0.999235261563020450,	0.999233305261516770,	
+0.999231346461929900,	0.999229385164264630,	0.999227421368525940,	0.999225455074718720,	0.999223486282847850,	0.999221514992918220,	0.999219541204934840,	0.999217564918902570,	
+0.999215586134826420,	0.999213604852711270,	0.999211621072562230,	0.999209634794383960,	0.999207646018181790,	0.999205654743960390,	0.999203660971724860,	0.999201664701480200,	
+0.999199665933231280,	0.999197664666983340,	0.999195660902741150,	0.999193654640509910,	0.999191645880294410,	0.999189634622099860,	0.999187620865931270,	0.999185604611793510,	
+0.999183585859691800,	0.999181564609631150,	0.999179540861616530,	0.999177514615653070,	0.999175485871745870,	0.999173454629899930,	0.999171420890120340,	0.999169384652412230,	
+0.999167345916780690,	0.999165304683230730,	0.999163260951767440,	0.999161214722396160,	0.999159165995121780,	0.999157114769949390,	0.999155061046884340,	0.999153004825931500,	
+0.999150946107096320,	0.999148884890383670,	0.999146821175798780,	0.999144754963346980,	0.999142686253033150,	0.999140615044862620,	0.999138541338840610,	0.999136465134972230,	
+0.999134386433262690,	0.999132305233717210,	0.999130221536340900,	0.999128135341139090,	0.999126046648116880,	0.999123955457279610,	0.999121861768632380,	0.999119765582180630,	
+0.999117666897929360,	0.999115565715884000,	0.999113462036049670,	0.999111355858431690,	0.999109247183035290,	0.999107136009865780,	0.999105022338928510,	0.999102906170228680,	
+0.999100787503771510,	0.999098666339562350,	0.999096542677606610,	0.999094416517909530,	0.999092287860476320,	0.999090156705312430,	0.999088023052423170,	0.999085886901813770,	
+0.999083748253489780,	0.999081607107456300,	0.999079463463718900,	0.999077317322282780,	0.999075168683153380,	0.999073017546336040,	0.999070863911836190,	0.999068707779659170,	
+0.999066549149810410,	0.999064388022295250,	0.999062224397119110,	0.999060058274287450,	0.999057889653805600,	0.999055718535679090,	0.999053544919913160,	0.999051368806513460,	
+0.999049190195485330,	0.999047009086834300,	0.999044825480565610,	0.999042639376684920,	0.999040450775197650,	0.999038259676109150,	0.999036066079425080,	0.999033869985150870,	
+0.999031671393291960,	0.999029470303853920,	0.999027266716842170,	0.999025060632262150,	0.999022852050119650,	0.999020640970419870,	0.999018427393168600,	0.999016211318371260,	
+0.999013992746033310,	0.999011771676160510,	0.999009548108758190,	0.999007322043831910,	0.999005093481387440,	0.999002862421430220,	0.999000628863965900,	0.998998392808999940,	
+0.998996154256537980,	0.998993913206585700,	0.998991669659148540,	0.998989423614232260,	0.998987175071842430,	0.998984924031984690,	0.998982670494664600,	0.998980414459887830,	
+0.998978155927660040,	0.998975894897986880,	0.998973631370873920,	0.998971365346326910,	0.998969096824351530,	0.998966825804953440,	0.998964552288138190,	0.998962276273911650,	
+0.998959997762279280,	0.998957716753247070,	0.998955433246820460,	0.998953147243005320,	0.998950858741807330,	0.998948567743232150,	0.998946274247285550,	0.998943978253973300,	
+0.998941679763301060,	0.998939378775274610,	0.998937075289899830,	0.998934769307182280,	0.998932460827127830,	0.998930149849742150,	0.998927836375031130,	0.998925520403000640,	
+0.998923201933656250,	0.998920880967003820,	0.998918557503049250,	0.998916231541798210,	0.998913903083256670,	0.998911572127430310,	0.998909238674325130,	0.998906902723946780,	
+0.998904564276301140,	0.998902223331394110,	0.998899879889231570,	0.998897533949819280,	0.998895185513163140,	0.998892834579269140,	0.998890481148142940,	0.998888125219790650,	
+0.998885766794217920,	0.998883405871430870,	0.998881042451435270,	0.998878676534237010,	0.998876308119842180,	0.998873937208256460,	0.998871563799486050,	0.998869187893536630,	
+0.998866809490414180,	0.998864428590124810,	0.998862045192674300,	0.998859659298068750,	0.998857270906313930,	0.998854880017416070,	0.998852486631380930,	0.998850090748214630,	
+0.998847692367923030,	0.998845291490512270,	0.998842888115988200,	0.998840482244356950,	0.998838073875624510,	0.998835663009796980,	0.998833249646880140,	0.998830833786880200,	
+0.998828415429803270,	0.998825994575655240,	0.998823571224442210,	0.998821145376170280,	0.998818717030845460,	0.998816286188473850,	0.998813852849061550,	0.998811417012614560,	
+0.998808978679139090,	0.998806537848641150,	0.998804094521126840,	0.998801648696602370,	0.998799200375073750,	0.998796749556547180,	0.998794296241028560,	0.998791840428524310,	
+0.998789382119040450,	0.998786921312583180,	0.998784458009158600,	0.998781992208772840,	0.998779523911432100,	0.998777053117142600,	0.998774579825910340,	0.998772104037741750,	
+0.998769625752642940,	0.998767144970619910,	0.998764661691679210,	0.998762175915826720,	0.998759687643068770,	0.998757196873411690,	0.998754703606861580,	0.998752207843424670,	
+0.998749709583107270,	0.998747208825915610,	0.998744705571856020,	0.998742199820934600,	0.998739691573157560,	0.998737180828531360,	0.998734667587062310,	0.998732151848756520,	
+0.998729633613620330,	0.998727112881660050,	0.998724589652882020,	0.998722063927292570,	0.998719535704897910,	0.998717004985704370,	0.998714471769718280,	0.998711936056946080,	
+0.998709397847394100,	0.998706857141068550,	0.998704313937975870,	0.998701768238122400,	0.998699220041514570,	0.998696669348158590,	0.998694116158061030,	0.998691560471228090,	
+0.998689002287666330,	0.998686441607382070,	0.998683878430381640,	0.998681312756671490,	0.998678744586258160,	0.998676173919147870,	0.998673600755347170,	0.998671025094862500,	
+0.998668446937700290,	0.998665866283867000,	0.998663283133368940,	0.998660697486212780,	0.998658109342404730,	0.998655518701951460,	0.998652925564859410,	0.998650329931135120,	
+0.998647731800784920,	0.998645131173815480,	0.998642528050233120,	0.998639922430044400,	0.998637314313255970,	0.998634703699874170,	0.998632090589905760,	0.998629474983356970,	
+0.998626856880234560,	0.998624236280545090,	0.998621613184294880,	0.998618987591490700,	0.998616359502139010,	0.998613728916246560,	0.998611095833819680,	0.998608460254865050,	
+0.998605822179389310,	0.998603181607399030,	0.998600538538900740,	0.998597892973901110,	0.998595244912406700,	0.998592594354424270,	0.998589941299960370,	0.998587285749021560,	
+0.998584627701614600,	0.998581967157745940,	0.998579304117422460,	0.998576638580650710,	0.998573970547437350,	0.998571300017789150,	0.998568626991712560,	0.998565951469214450,	
+0.998563273450301490,	0.998560592934980340,	0.998557909923257770,	0.998555224415140330,	0.998552536410634790,	0.998549845909748050,	0.998547152912486640,	0.998544457418857330,	
+0.998541759428866920,	0.998539058942522040,	0.998536355959829480,	0.998533650480796120,	0.998530942505428620,	0.998528232033733750,	0.998525519065718290,	0.998522803601389120,	
+0.998520085640752900,	0.998517365183816400,	0.998514642230586500,	0.998511916781069990,	0.998509188835273730,	0.998506458393204510,	0.998503725454869100,	0.998500990020274480,	
+0.998498252089427220,	0.998495511662334410,	0.998492768739002830,	0.998490023319439370,	0.998487275403650790,	0.998484524991643970,	0.998481772083425920,	0.998479016679003520,	
+0.998476258778383420,	0.998473498381572730,	0.998470735488578340,	0.998467970099407020,	0.998465202214065870,	0.998462431832561670,	0.998459658954901410,	0.998456883581091970,	
+0.998454105711140350,	0.998451325345053430,	0.998448542482838210,	0.998445757124501680,	0.998442969270050720,	0.998440178919492330,	0.998437386072833500,	0.998434590730081230,	
+0.998431792891242510,	0.998428992556324220,	0.998426189725333480,	0.998423384398277270,	0.998420576575162700,	0.998417766255996540,	0.998414953440786010,	0.998412138129538110,	
+0.998409320322259820,	0.998406500018958360,	0.998403677219640520,	0.998400851924313600,	0.998398024132984400,	0.998395193845660330,	0.998392361062348080,	0.998389525783055070,	
+0.998386688007788180,	0.998383847736554530,	0.998381004969361330,	0.998378159706215680,	0.998375311947124480,	0.998372461692095150,	0.998369608941134470,	0.998366753694249990,	
+0.998363895951448480,	0.998361035712737270,	0.998358172978123460,	0.998355307747614270,	0.998352440021216810,	0.998349569798938190,	0.998346697080785610,	0.998343821866766400,	
+0.998340944156887570,	0.998338063951156430,	0.998335181249580090,	0.998332296052165780,	0.998329408358920810,	0.998326518169852290,	0.998323625484967340,	0.998320730304273480,	
+0.998317832627777730,	0.998314932455487410,	0.998312029787409850,	0.998309124623552150,	0.998306216963921630,	0.998303306808525530,	0.998300394157371150,	0.998297479010465840,	
+0.998294561367816800,	0.998291641229431480,	0.998288718595316870,	0.998285793465480630,	0.998282865839929870,	0.998279935718671800,	0.998277003101713970,	0.998274067989063710,	
+0.998271130380728230,	0.998268190276714980,	0.998265247677031180,	0.998262302581684250,	0.998259354990681640,	0.998256404904030560,	0.998253452321738450,	0.998250497243812870,	
+0.998247539670260920,	0.998244579601090140,	0.998241617036307870,	0.998238651975921650,	0.998235684419938710,	0.998232714368366580,	0.998229741821212710,	0.998226766778484540,	
+0.998223789240189400,	0.998220809206334710,	0.998217826676928040,	0.998214841651976830,	0.998211854131488500,	0.998208864115470500,	0.998205871603930370,	0.998202876596875680,	
+0.998199879094313620,	0.998196879096251990,	0.998193876602698090,	0.998190871613659490,	0.998187864129143730,	0.998184854149158360,	0.998181841673710820,	0.998178826702808660,	
+0.998175809236459430,	0.998172789274670680,	0.998169766817449950,	0.998166741864804810,	0.998163714416742790,	0.998160684473271550,	0.998157652034398550,	0.998154617100131540,	
+0.998151579670477850,	0.998148539745445260,	0.998145497325041320,	0.998142452409273570,	0.998139404998149790,	0.998136355091677420,	0.998133302689864220,	0.998130247792717750,	
+0.998127190400245670,	0.998124130512455630,	0.998121068129355080,	0.998118003250952120,	0.998114935877253970,	0.998111866008268620,	0.998108793644003510,	0.998105718784466520,	
+0.998102641429665090,	0.998099561579607110,	0.998096479234300230,	0.998093394393752220,	0.998090307057970640,	0.998087217226963360,	0.998084124900737950,	0.998081030079302380,	
+0.998077932762664100,	0.998074832950830990,	0.998071730643810830,	0.998068625841611380,	0.998065518544240300,	0.998062408751705490,	0.998059296464014590,	0.998056181681175490,	
+0.998053064403195970,	0.998049944630083670,	0.998046822361846610,	0.998043697598492430,	0.998040570340029130,	0.998037440586464260,	0.998034308337805930,	0.998031173594061680,	
+0.998028036355239620,	0.998024896621347410,	0.998021754392392930,	0.998018609668384070,	0.998015462449328820,	0.998012312735234830,	0.998009160526110000,	0.998006005821962310,	
+0.998002848622799530,	0.997999688928629780,	0.997996526739460710,	0.997993362055300310,	0.997990194876156590,	0.997987025202037300,	0.997983853032950560,	0.997980678368904140,	
+0.997977501209905920,	0.997974321555963990,	0.997971139407086370,	0.997967954763280820,	0.997964767624555330,	0.997961577990918000,	0.997958385862376730,	0.997955191238939500,	
+0.997951994120614190,	0.997948794507409030,	0.997945592399331780,	0.997942387796390550,	0.997939180698593440,	0.997935971105948340,	0.997932759018463340,	0.997929544436146340,	
+0.997926327359005550,	0.997923107787048960,	0.997919885720284560,	0.997916661158720460,	0.997913434102364770,	0.997910204551225370,	0.997906972505310570,	0.997903737964628280,	
+0.997900500929186700,	0.997897261398993820,	0.997894019374057750,	0.997890774854386710,	0.997887527839988690,	0.997884278330871900,	0.997881026327044340,	0.997877771828514230,	
+0.997874514835289770,	0.997871255347378970,	0.997867993364790040,	0.997864728887531080,	0.997861461915610310,	0.997858192449035950,	0.997854920487815990,	0.997851646031958860,	
+0.997848369081472560,	0.997845089636365310,	0.997841807696645430,	0.997838523262320920,	0.997835236333400210,	0.997831946909891410,	0.997828654991802620,	0.997825360579142170,	
+0.997822063671918500,	0.997818764270139600,	0.997815462373813690,	0.997812157982949310,	0.997808851097554350,	0.997805541717637360,	0.997802229843206430,	0.997798915474270020,	
+0.997795598610836330,	0.997792279252913580,	0.997788957400510210,	0.997785633053634440,	0.997782306212294470,	0.997778976876498860,	0.997775645046255710,	0.997772310721573460,	
+0.997768973902460550,	0.997765634588925090,	0.997762292780975610,	0.997758948478620340,	0.997755601681867830,	0.997752252390726070,	0.997748900605203830,	0.997745546325309430,	
+0.997742189551050980,	0.997738830282437260,	0.997735468519476370,	0.997732104262176730,	0.997728737510546800,	0.997725368264595120,	0.997721996524330020,	0.997718622289759940,	
+0.997715245560893300,	0.997711866337738560,	0.997708484620304150,	0.997705100408598500,	0.997701713702630060,	0.997698324502407470,	0.997694932807938970,	0.997691538619233100,	
+0.997688141936298510,	0.997684742759143540,	0.997681341087776620,	0.997677936922206410,	0.997674530262441240,	0.997671121108489880,	0.997667709460360760,	0.997664295318062220,	
+0.997660878681603020,	0.997657459550991720,	0.997654037926236640,	0.997650613807346430,	0.997647187194329770,	0.997643758087195080,	0.997640326485951130,	0.997636892390606270,	
+0.997633455801169130,	0.997630016717648390,	0.997626575140052710,	0.997623131068390400,	0.997619684502670360,	0.997616235442901120,	0.997612783889091360,	0.997609329841249610,	
+0.997605873299384440,	0.997602414263504710,	0.997598952733618760,	0.997595488709735580,	0.997592022191863710,	0.997588553180011720,	0.997585081674188360,	0.997581607674402290,	
+0.997578131180662190,	0.997574652192976810,	0.997571170711354700,	0.997567686735804650,	0.997564200266335520,	0.997560711302955870,	0.997557219845674360,	0.997553725894499870,	
+0.997550229449441050,	0.997546730510506570,	0.997543229077705320,	0.997539725151046050,	0.997536218730537440,	0.997532709816188250,	0.997529198408007360,	0.997525684506003430,	
+0.997522168110185240,	0.997518649220561660,	0.997515127837141470,	0.997511603959933430,	0.997508077588946440,	0.997504548724189260,	0.997501017365670760,	0.997497483513399620,	
+0.997493947167384820,	0.997490408327635030,	0.997486866994159340,	0.997483323166966420,	0.997479776846065260,	0.997476228031464630,	0.997472676723173410,	0.997469122921200490,	
+0.997465566625554740,	0.997462007836245170,	0.997458446553280530,	0.997454882776669830,	0.997451316506421830,	0.997447747742545630,	0.997444176485050020,	0.997440602733943970,	
+0.997437026489236380,	0.997433447750936230,	0.997429866519052410,	0.997426282793594020,	0.997422696574569940,	0.997419107861989060,	0.997415516655860480,	0.997411922956193080,	
+0.997408326762995730,	0.997404728076277670,	0.997401126896047870,	0.997397523222315230,	0.997393917055088730,	0.997390308394377480,	0.997386697240190360,	0.997383083592536580,	
+0.997379467451425030,	0.997375848816864920,	0.997372227688865130,	0.997368604067434770,	0.997364977952582830,	0.997361349344318530,	0.997357718242650850,	0.997354084647588790,	
+0.997350448559141680,	0.997346809977318280,	0.997343168902128040,	0.997339525333579720,	0.997335879271682660,	0.997332230716445940,	0.997328579667878580,	0.997324926125989660,	
+0.997321270090788640,	0.997317611562284380,	0.997313950540485990,	0.997310287025402810,	0.997306621017043930,	0.997302952515418450,	0.997299281520535600,	0.997295608032404580,	
+0.997291932051034500,	0.997288253576434580,	0.997284572608614140,	0.997280889147582170,	0.997277203193348010,	0.997273514745920740,	0.997269823805309710,	0.997266130371524230,	
+0.997262434444573410,	0.997258736024466460,	0.997255035111212720,	0.997251331704821280,	0.997247625805301570,	0.997243917412662830,	0.997240206526914250,	0.997236493148065170,	
+0.997232777276124920,	0.997229058911102580,	0.997225338053007730,	0.997221614701849560,	0.997217888857637290,	0.997214160520380140,	0.997210429690087770,	0.997206696366769400,	
+0.997202960550434110,	0.997199222241091590,	0.997195481438750920,	0.997191738143421550,	0.997187992355112800,	0.997184244073834100,	0.997180493299594790,	0.997176740032404200,	
+0.997172984272271860,	0.997169226019206990,	0.997165465273219140,	0.997161702034317530,	0.997157936302511590,	0.997154168077810990,	0.997150397360224930,	0.997146624149762850,	
+0.997142848446434190,	0.997139070250248390,	0.997135289561215000,	0.997131506379343340,	0.997127720704642840,	0.997123932537123170,	0.997120141876793540,	0.997116348723663730,	
+0.997112553077742940,	0.997108754939040720,	0.997104954307566740,	0.997101151183330310,	0.997097345566340890,	0.997093537456608230,	0.997089726854141660,	0.997085913758950840,	
+0.997082098171045320,	0.997078280090434420,	0.997074459517127810,	0.997070636451135030,	0.997066810892465740,	0.997062982841129490,	0.997059152297135710,	0.997055319260493960,	
+0.997051483731213990,	0.997047645709305370,	0.997043805194777530,	0.997039962187640240,	0.997036116687903040,	0.997032268695575490,	0.997028418210667340,	0.997024565233188160,	
+0.997020709763147490,	0.997016851800555100,	0.997012991345420540,	0.997009128397753570,	0.997005262957563750,	0.997001395024860740,	0.996997524599654290,	0.996993651681953970,	
+0.996989776271769660,	0.996985898369110780,	0.996982017973987110,	0.996978135086408420,	0.996974249706384490,	0.996970361833924960,	0.996966471469039380,	0.996962578611737760,	
+0.996958683262029630,	0.996954785419924770,	0.996950885085432950,	0.996946982258563930,	0.996943076939327490,	0.996939169127733280,	0.996935258823791190,	0.996931346027510990,	
+0.996927430738902440,	0.996923512957975210,	0.996919592684739180,	0.996915669919204330,	0.996911744661380220,	0.996907816911276720,	0.996903886668903730,	0.996899953934271000,	
+0.996896018707388420,	0.996892080988265650,	0.996888140776912790,	0.996884198073339610,	0.996880252877555990,	0.996876305189571600,	0.996872355009396530,	0.996868402337040550,	
+0.996864447172513550,	0.996860489515825400,	0.996856529366986100,	0.996852566726005420,	0.996848601592893350,	0.996844633967659770,	0.996840663850314670,	0.996836691240867820,	
+0.996832716139329220,	0.996828738545708860,	0.996824758460016720,	0.996820775882262590,	0.996816790812456670,	0.996812803250608610,	0.996808813196728650,	0.996804820650826650,	
+0.996800825612912500,	0.996796828082996300,	0.996792828061088150,	0.996788825547197830,	0.996784820541335550,	0.996780813043511070,	0.996776803053734730,	0.996772790572016180,	
+0.996768775598365740,	0.996764758132793420,	0.996760738175309190,	0.996756715725923060,	0.996752690784645230,	0.996748663351485600,	0.996744633426454360,	0.996740601009561410,	
+0.996736566100817070,	0.996732528700231320,	0.996728488807814280,	0.996724446423575940,	0.996720401547526500,	0.996716354179676080,	0.996712304320034770,	0.996708251968612680,	
+0.996704197125419910,	0.996700139790466790,	0.996696079963763190,	0.996692017645319450,	0.996687952835145660,	0.996683885533252050,	0.996679815739648590,	0.996675743454345730,	
+0.996671668677353460,	0.996667591408682000,	0.996663511648341550,	0.996659429396342330,	0.996655344652694560,	0.996651257417408450,	0.996647167690494110,	0.996643075471961850,	
+0.996638980761822000,	0.996634883560084670,	0.996630783866760180,	0.996626681681858640,	0.996622577005390480,	0.996618469837365790,	0.996614360177794920,	0.996610248026688180,	
+0.996606133384055790,	0.996602016249908180,	0.996597896624255460,	0.996593774507107950,	0.996589649898476090,	0.996585522798369980,	0.996581393206800170,	0.996577261123776870,	
+0.996573126549310410,	0.996568989483411110,	0.996564849926089400,	0.996560707877355510,	0.996556563337219870,	0.996552416305692800,	0.996548266782784630,	0.996544114768505910,	
+0.996539960262866840,	0.996535803265877980,	0.996531643777549440,	0.996527481797891970,	0.996523317326915570,	0.996519150364631010,	0.996514980911048620,	0.996510808966178720,	
+0.996506634530031850,	0.996502457602618350,	0.996498278183948650,	0.996494096274033400,	0.996489911872882720,	0.996485724980507360,	0.996481535596917770,	0.996477343722124260,	
+0.996473149356137400,	0.996468952498967610,	0.996464753150625550,	0.996460551311121550,	0.996456346980466150,	0.996452140158669900,	0.996447930845743230,	0.996443719041696820,	
+0.996439504746541190,	0.996435287960286690,	0.996431068682943950,	0.996426846914523550,	0.996422622655036120,	0.996418395904491990,	0.996414166662902060,	0.996409934930276520,	
+0.996405700706626260,	0.996401463991961720,	0.996397224786293560,	0.996392983089632200,	0.996388738901988540,	0.996384492223373000,	0.996380243053796240,	0.996375991393268820,	
+0.996371737241801500,	0.996367480599404720,	0.996363221466089240,	0.996358959841865840,	0.996354695726744950,	0.996350429120737350,	0.996346160023853680,	0.996341888436104610,	
+0.996337614357500790,	0.996333337788053000,	0.996329058727771670,	0.996324777176667900,	0.996320493134752130,	0.996316206602035130,	0.996311917578527550,	0.996307626064240280,	
+0.996303332059183980,	0.996299035563369180,	0.996294736576806890,	0.996290435099507770,	0.996286131131482570,	0.996281824672741960,	0.996277515723296920,	0.996273204283158020,	
+0.996268890352336120,	0.996264573930841890,	0.996260255018686310,	0.996255933615880160,	0.996251609722434090,	0.996247283338358990,	0.996242954463665730,	0.996238623098365080,	
+0.996234289242467930,	0.996229952895984930,	0.996225614058927070,	0.996221272731305230,	0.996216928913130180,	0.996212582604412810,	0.996208233805164100,	0.996203882515394710,	
+0.996199528735115520,	0.996195172464337530,	0.996190813703071720,	0.996186452451328860,	0.996182088709119840,	0.996177722476455640,	0.996173353753347040,	0.996168982539805130,	
+0.996164608835840680,	0.996160232641464800,	0.996155853956688260,	0.996151472781522160,	0.996147089115977380,	0.996142702960064910,	0.996138314313795630,	0.996133923177180520,	
+0.996129529550230600,	0.996125133432956830,	0.996120734825370340,	0.996116333727481980,	0.996111930139302770,	0.996107524060843800,	0.996103115492115940,	0.996098704433130310,	
+0.996094290883897890,	0.996089874844429790,	0.996085456314736990,	0.996081035294830500,	0.996076611784721510,	0.996072185784421030,	0.996067757293939930,	0.996063326313289530,	
+0.996058892842480730,	0.996054456881524830,	0.996050018430432730,	0.996045577489215630,	0.996041134057884530,	0.996036688136450630,	0.996032239724924940,	0.996027788823318660,	
+0.996023335431642900,	0.996018879549908860,	0.996014421178127660,	0.996009960316310280,	0.996005496964468160,	0.996001031122612180,	0.995996562790753550,	0.995992091968903700,	
+0.995987618657073530,	0.995983142855274340,	0.995978664563517250,	0.995974183781813570,	0.995969700510174420,	0.995965214748610990,	0.995960726497134410,	0.995956235755756090,	
+0.995951742524487260,	0.995947246803339010,	0.995942748592322680,	0.995938247891449470,	0.995933744700730710,	0.995929239020177490,	0.995924730849801150,	0.995920220189613010,	
+0.995915707039624400,	0.995911191399846410,	0.995906673270290480,	0.995902152650967930,	0.995897629541889980,	0.995893103943067850,	0.995888575854513070,	0.995884045276236750,	
+0.995879512208250440,	0.995874976650565240,	0.995870438603192690,	0.995865898066144010,	0.995861355039430630,	0.995856809523063770,	0.995852261517054860,	0.995847711021415450,	
+0.995843158036156640,	0.995838602561289980,	0.995834044596826900,	0.995829484142778610,	0.995824921199156550,	0.995820355765972280,	0.995815787843237100,	0.995811217430962460,	
+0.995806644529159790,	0.995802069137840420,	0.995797491257016000,	0.995792910886697750,	0.995788328026897210,	0.995783742677625930,	0.995779154838895340,	0.995774564510716780,	
+0.995769971693101770,	0.995765376386062000,	0.995760778589608650,	0.995756178303753400,	0.995751575528507570,	0.995746970263882920,	0.995742362509890900,	0.995737752266542930,	
+0.995733139533850560,	0.995728524311825350,	0.995723906600478830,	0.995719286399822430,	0.995714663709867940,	0.995710038530626780,	0.995705410862110620,	0.995700780704330770,	
+0.995696148057299110,	0.995691512921026980,	0.995686875295526130,	0.995682235180808010,	0.995677592576884260,	0.995672947483766670,	0.995668299901466660,	0.995663649829995890,	
+0.995658997269366020,	0.995654342219588710,	0.995649684680675500,	0.995645024652637930,	0.995640362135487900,	0.995635697129237050,	0.995631029633896940,	0.995626359649479210,	
+0.995621687175995530,	0.995617012213457770,	0.995612334761877270,	0.995607654821266120,	0.995602972391635750,	0.995598287472997940,	0.995593600065364570,	0.995588910168747070,	
+0.995584217783157310,	0.995579522908606960,	0.995574825545107790,	0.995570125692671560,	0.995565423351310150,	0.995560718521035120,	0.995556011201858220,	0.995551301393791330,	
+0.995546589096846240,	0.995541874311034580,	0.995537157036368360,	0.995532437272859120,	0.995527715020518840,	0.995522990279359310,	0.995518263049392280,	0.995513533330629640,	
+0.995508801123083150,	0.995504066426764480,	0.995499329241685830,	0.995494589567858860,	0.995489847405295340,	0.995485102754007260,	0.995480355614006380,	0.995475605985304600,	
+0.995470853867913900,	0.995466099261845930,	0.995461342167112790,	0.995456582583726270,	0.995451820511698340,	0.995447055951040880,	0.995442288901765670,	0.995437519363884800,	
+0.995432747337410160,	0.995427972822353620,	0.995423195818727180,	0.995418416326542710,	0.995413634345812200,	0.995408849876547650,	0.995404062918760930,	0.995399273472464040,	
+0.995394481537668960,	0.995389687114387690,	0.995384890202632320,	0.995380090802414630,	0.995375288913746710,	0.995370484536640570,	0.995365677671108170,	0.995360868317161640,	
+0.995356056474812840,	0.995351242144074000,	0.995346425324957100,	0.995341606017474120,	0.995336784221637070,	0.995331959937458040,	0.995327133164949140,	0.995322303904122350,	
+0.995317472154989890,	0.995312637917563750,	0.995307801191856020,	0.995302961977878710,	0.995298120275644130,	0.995293276085164160,	0.995288429406451010,	0.995283580239516690,	
+0.995278728584373500,	0.995273874441033550,	0.995269017809508830,	0.995264158689811550,	0.995259297081953930,	0.995254432985948070,	0.995249566401806060,	0.995244697329540240,	
+0.995239825769162590,	0.995234951720685430,	0.995230075184120880,	0.995225196159481240,	0.995220314646778510,	0.995215430646025020,	0.995210544157232760,	0.995205655180414370,	
+0.995200763715581750,	0.995195869762747320,	0.995190973321923080,	0.995186074393121570,	0.995181172976354780,	0.995176269071635030,	0.995171362678974550,	0.995166453798385750,	
+0.995161542429880860,	0.995156628573472090,	0.995151712229171760,	0.995146793396992080,	0.995141872076945490,	0.995136948269044090,	0.995132021973300420,	0.995127093189726700,	
+0.995122161918335250,	0.995117228159138390,	0.995112291912148450,	0.995107353177377860,	0.995102411954838730,	0.995097468244543590,	0.995092522046504890,	0.995087573360734830,	
+0.995082622187245860,	0.995077668526050400,	0.995072712377160660,	0.995067753740589200,	0.995062792616348220,	0.995057829004450390,	0.995052862904907910,	0.995047894317733330,	
+0.995042923242939080,	0.995037949680537490,	0.995032973630541000,	0.995027995092962030,	0.995023014067813020,	0.995018030555106630,	0.995013044554855060,	0.995008056067070880,	
+0.995003065091766610,	0.994998071628954710,	0.994993075678647590,	0.994988077240857800,	0.994983076315597680,	0.994978072902880100,	0.994973067002717150,	0.994968058615121610,	
+0.994963047740106020,	0.994958034377682710,	0.994953018527864330,	0.994948000190663320,	0.994942979366092330,	0.994937956054163910,	0.994932930254890710,	0.994927901968285070,	
+0.994922871194359740,	0.994917837933127270,	0.994912802184600100,	0.994907763948790880,	0.994902723225712380,	0.994897680015377040,	0.994892634317797510,	0.994887586132986330,	
+0.994882535460956290,	0.994877482301719910,	0.994872426655289740,	0.994867368521678450,	0.994862307900898800,	0.994857244792963450,	0.994852179197884930,	0.994847111115675920,	
+0.994842040546349280,	0.994836967489917460,	0.994831891946393100,	0.994826813915789090,	0.994821733398118080,	0.994816650393392730,	0.994811564901625810,	0.994806476922829970,	
+0.994801386457017880,	0.994796293504202290,	0.994791198064395980,	0.994786100137611710,	0.994780999723862140,	0.994775896823160140,	0.994770791435518390,	0.994765683560949630,	
+0.994760573199466760,	0.994755460351082310,	0.994750345015809280,	0.994745227193660430,	0.994740106884648420,	0.994734984088786240,	0.994729858806086550,	0.994724731036562230,	
+0.994719600780226030,	0.994714468037090850,	0.994709332807169440,	0.994704195090474810,	0.994699054887019710,	0.994693912196816910,	0.994688767019879410,	0.994683619356219850,	
+0.994678469205851350,	0.994673316568786550,	0.994668161445038560,	0.994663003834620140,	0.994657843737544290,	0.994652681153823770,	0.994647516083471570,	0.994642348526500570,	
+0.994637178482923660,	0.994632005952753810,	0.994626830936004010,	0.994621653432687050,	0.994616473442816010,	0.994611290966403770,	0.994606106003463330,	0.994600918554007670,	
+0.994595728618049570,	0.994590536195602230,	0.994585341286678530,	0.994580143891291460,	0.994574944009454120,	0.994569741641179390,	0.994564536786480270,	0.994559329445369840,	
+0.994554119617861000,	0.994548907303966940,	0.994543692503700560,	0.994538475217075060,	0.994533255444103310,	0.994528033184798430,	0.994522808439173400,	0.994517581207241320,	
+0.994512351489015400,	0.994507119284508630,	0.994501884593734010,	0.994496647416704630,	0.994491407753433700,	0.994486165603934210,	0.994480920968219380,	0.994475673846302090,	
+0.994470424238195760,	0.994465172143913280,	0.994459917563467970,	0.994454660496872810,	0.994449400944141030,	0.994444138905285710,	0.994438874380319970,	0.994433607369257120,	
+0.994428337872110270,	0.994423065888892620,	0.994417791419617280,	0.994412514464297460,	0.994407235022946260,	0.994401953095577110,	0.994396668682202890,	0.994391381782837150,	
+0.994386092397492980,	0.994380800526183490,	0.994375506168922010,	0.994370209325721840,	0.994364909996596100,	0.994359608181558110,	0.994354303880620960,	0.994348997093798200,	
+0.994343687821102940,	0.994338376062548380,	0.994333061818147960,	0.994327745087914880,	0.994322425871862480,	0.994317104170003850,	0.994311779982352540,	0.994306453308921760,	
+0.994301124149724940,	0.994295792504775290,	0.994290458374086140,	0.994285121757670810,	0.994279782655542730,	0.994274441067715120,	0.994269096994201410,	0.994263750435015030,	
+0.994258401390169190,	0.994253049859677440,	0.994247695843553100,	0.994242339341809390,	0.994236980354459950,	0.994231618881517900,	0.994226254922996880,	0.994220888478910330,	
+0.994215519549271450,	0.994210148134093810,	0.994204774233390820,	0.994199397847175810,	0.994194018975462330,	0.994188637618263820,	0.994183253775593690,	0.994177867447465500,	
+0.994172478633892580,	0.994167087334888570,	0.994161693550466800,	0.994156297280640700,	0.994150898525423820,	0.994145497284829820,	0.994140093558872010,	0.994134687347564050,	
+0.994129278650919380,	0.994123867468951430,	0.994118453801673850,	0.994113037649100080,	0.994107619011243780,	0.994102197888118380,	0.994096774279737530,	0.994091348186114780,	
+0.994085919607263560,	0.994080488543197640,	0.994075054993930450,	0.994069618959475540,	0.994064180439846680,	0.994058739435057400,	0.994053295945121260,	0.994047849970051910,	
+0.994042401509862890,	0.994036950564567870,	0.994031497134180490,	0.994026041218714180,	0.994020582818182950,	0.994015121932600220,	0.994009658561979760,	0.994004192706335110,	
+0.993998724365679930,	0.993993253540027990,	0.993987780229392830,	0.993982304433788320,	0.993976826153228020,	0.993971345387725690,	0.993965862137294990,	0.993960376401949670,	
+0.993954888181703300,	0.993949397476569850,	0.993943904286562650,	0.993938408611695910,	0.993932910451983060,	0.993927409807437990,	0.993921906678074450,	0.993916401063906110,	
+0.993910892964946720,	0.993905382381210070,	0.993899869312709900,	0.993894353759460230,	0.993888835721474570,	0.993883315198766940,	0.993877792191350860,	0.993872266699240450,	
+0.993866738722449240,	0.993861208260991220,	0.993855675314880170,	0.993850139884130070,	0.993844601968754460,	0.993839061568767450,	0.993833518684182790,	0.993827973315014270,	
+0.993822425461275860,	0.993816875122981220,	0.993811322300144570,	0.993805766992779560,	0.993800209200900180,	0.993794648924520300,	0.993789086163653690,	0.993783520918314460,	
+0.993777953188516250,	0.993772382974273390,	0.993766810275599430,	0.993761235092508580,	0.993755657425014480,	0.993750077273131360,	0.993744494636872980,	0.993738909516253430,	
+0.993733321911286490,	0.993727731821986370,	0.993722139248366830,	0.993716544190441970,	0.993710946648225790,	0.993705346621732270,	0.993699744110975280,	0.993694139115969040,	
+0.993688531636727320,	0.993682921673264330,	0.993677309225594050,	0.993671694293730480,	0.993666076877687710,	0.993660456977479730,	0.993654834593120650,	0.993649209724624340,	
+0.993643582372005120,	0.993637952535276980,	0.993632320214453910,	0.993626685409550010,	0.993621048120579500,	0.993615408347556350,	0.993609766090494560,	0.993604121349408340,	
+0.993598474124311900,	0.993592824415219340,	0.993587172222144650,	0.993581517545102040,	0.993575860384105610,	0.993570200739169570,	0.993564538610307910,	0.993558873997535060,	
+0.993553206900865020,	0.993547537320311870,	0.993541865255889940,	0.993536190707613340,	0.993530513675496270,	0.993524834159552950,	0.993519152159797360,	0.993513467676244040,	
+0.993507780708907110,	0.993502091257800650,	0.993496399322938980,	0.993490704904336330,	0.993485008002006900,	0.993479308615964900,	0.993473606746224540,	0.993467902392800360,	
+0.993462195555706360,	0.993456486234956860,	0.993450774430566170,	0.993445060142548520,	0.993439343370918220,	0.993433624115689470,	0.993427902376876840,	0.993422178154494410,	
+0.993416451448556500,	0.993410722259077450,	0.993404990586071570,	0.993399256429553290,	0.993393519789536830,	0.993387780666036500,	0.993382039059066750,	0.993376294968641990,	
+0.993370548394776450,	0.993364799337484560,	0.993359047796780640,	0.993353293772679110,	0.993347537265194420,	0.993341778274340670,	0.993336016800132620,	0.993330252842584580,	
+0.993324486401710780,	0.993318717477525870,	0.993312946070044170,	0.993307172179280110,	0.993301395805248010,	0.993295616947962420,	0.993289835607437890,	0.993284051783688730,	
+0.993278265476729480,	0.993272476686574590,	0.993266685413238480,	0.993260891656735590,	0.993255095417080460,	0.993249296694287630,	0.993243495488371650,	0.993237691799346840,	
+0.993231885627227860,	0.993226076972029140,	0.993220265833765210,	0.993214452212450530,	0.993208636108099730,	0.993202817520727480,	0.993196996450348090,	0.993191172896976340,	
+0.993185346860626540,	0.993179518341313460,	0.993173687339051540,	0.993167853853855200,	0.993162017885739430,	0.993156179434718680,	0.993150338500807360,	0.993144495084020250,	
+0.993138649184371890,	0.993132800801876940,	0.993126949936549930,	0.993121096588405530,	0.993115240757458380,	0.993109382443723150,	0.993103521647214490,	0.993097658367947060,	
+0.993091792605935500,	0.993085924361194360,	0.993080053633738410,	0.993074180423582420,	0.993068304730740930,	0.993062426555228690,	0.993056545897060380,	0.993050662756250760,	
+0.993044777132814360,	0.993038889026766180,	0.993032998438120540,	0.993027105366892540,	0.993021209813096830,	0.993015311776748070,	0.993009411257861020,	0.993003508256450450,	
+0.992997602772531020,	0.992991694806117710,	0.992985784357225070,	0.992979871425867970,	0.992973956012061290,	0.992968038115819680,	0.992962117737157920,	0.992956194876090880,	
+0.992950269532633430,	0.992944341706800130,	0.992938411398606170,	0.992932478608066100,	0.992926543335194810,	0.992920605580007280,	0.992914665342518150,	0.992908722622742320,	
+0.992902777420694770,	0.992896829736390150,	0.992890879569843570,	0.992884926921069780,	0.992878971790083660,	0.992873014176900100,	0.992867054081533970,	0.992861091504000260,	
+0.992855126444313730,	0.992849158902489480,	0.992843188878542280,	0.992837216372487230,	0.992831241384339090,	0.992825263914112740,	0.992819283961823280,	0.992813301527485700,	
+0.992807316611114650,	0.992801329212725570,	0.992795339332332990,	0.992789346969952140,	0.992783352125597980,	0.992777354799285310,	0.992771354991029310,	0.992765352700844980,	
+0.992759347928747090,	0.992753340674750960,	0.992747330938871570,	0.992741318721123700,	0.992735304021522660,	0.992729286840083320,	0.992723267176820690,	0.992717245031749850,	
+0.992711220404886020,	0.992705193296244070,	0.992699163705839220,	0.992693131633686440,	0.992687097079800850,	0.992681060044197430,	0.992675020526891380,	0.992668978527897710,	
+0.992662934047231720,	0.992656887084908400,	0.992650837640942860,	0.992644785715350200,	0.992638731308145510,	0.992632674419344110,	0.992626615048960990,	0.992620553197011150,	
+0.992614488863510110,	0.992608422048472880,	0.992602352751914550,	0.992596280973850330,	0.992590206714295430,	0.992584129973264950,	0.992578050750774100,	0.992571969046838200,	
+0.992565884861472460,	0.992559798194691870,	0.992553709046511860,	0.992547617416947640,	0.992541523306014310,	0.992535426713727190,	0.992529327640101380,	0.992523226085152310,	
+0.992517122048895310,	0.992511015531345350,	0.992504906532517990,	0.992498795052428220,	0.992492681091091570,	0.992486564648523140,	0.992480445724738260,	0.992474324319752350,	
+0.992468200433580640,	0.992462074066238430,	0.992455945217741050,	0.992449813888103830,	0.992443680077341960,	0.992437543785470890,	0.992431405012506040,	0.992425263758462740,	
+0.992419120023356190,	0.992412973807201840,	0.992406825110015100,	0.992400673931811310,	0.992394520272605770,	0.992388364132413820,	0.992382205511251110,	0.992376044409132850,	
+0.992369880826074580,	0.992363714762091510,	0.992357546217199180,	0.992351375191413030,	0.992345201684748270,	0.992339025697220660,	0.992332847228845400,	0.992326666279638060,	
+0.992320482849614160,	0.992314296938788920,	0.992308108547177990,	0.992301917674796810,	0.992295724321660690,	0.992289528487785400,	0.992283330173186260,	0.992277129377878820,	
+0.992270926101878500,	0.992264720345200970,	0.992258512107861530,	0.992252301389875860,	0.992246088191259370,	0.992239872512027720,	0.992233654352196460,	0.992227433711781020,	
+0.992221210590796930,	0.992214984989259860,	0.992208756907185350,	0.992202526344588830,	0.992196293301486070,	0.992190057777892600,	0.992183819773823970,	0.992177579289295840,	
+0.992171336324323750,	0.992165090878923240,	0.992158842953110080,	0.992152592546899690,	0.992146339660307960,	0.992140084293350320,	0.992133826446042530,	0.992127566118400140,	
+0.992121303310438800,	0.992115038022174270,	0.992108770253621990,	0.992102500004797940,	0.992096227275717560,	0.992089952066396720,	0.992083674376850970,	0.992077394207095950,	
+0.992071111557147560,	0.992064826427021320,	0.992058538816732890,	0.992052248726298270,	0.992045956155732990,	0.992039661105052820,	0.992033363574273520,	0.992027063563410860,	
+0.992020761072480490,	0.992014456101498190,	0.992008148650479700,	0.992001838719440920,	0.991995526308397490,	0.991989211417365290,	0.991982894046360090,	0.991976574195397640,	
+0.991970251864493720,	0.991963927053664100,	0.991957599762924750,	0.991951269992291440,	0.991944937741779940,	0.991938603011406130,	0.991932265801185760,	0.991925926111134730,	
+0.991919583941268890,	0.991913239291604020,	0.991906892162156110,	0.991900542552940910,	0.991894190463974420,	0.991887835895272520,	0.991881478846850960,	0.991875119318725740,	
+0.991868757310912730,	0.991862392823427590,	0.991856025856286740,	0.991849656409505730,	0.991843284483100660,	0.991836910077087300,	0.991830533191481730,	0.991824153826299740,	
+0.991817771981557290,	0.991811387657270620,	0.991805000853455350,	0.991798611570127610,	0.991792219807303370,	0.991785825564998610,	0.991779428843229230,	0.991773029642011310,	
+0.991766627961360610,	0.991760223801293580,	0.991753817161825980,	0.991747408042973790,	0.991740996444753110,	0.991734582367179930,	0.991728165810270230,	0.991721746774040120,	
+0.991715325258505700,	0.991708901263682940,	0.991702474789587950,	0.991696045836236720,	0.991689614403645450,	0.991683180491830130,	0.991676744100806860,	0.991670305230591630,	
+0.991663863881200760,	0.991657420052650120,	0.991650973744956030,	0.991644524958134490,	0.991638073692201690,	0.991631619947173640,	0.991625163723066530,	0.991618705019896460,	
+0.991612243837679650,	0.991605780176432310,	0.991599314036170520,	0.991592845416910400,	0.991586374318668140,	0.991579900741460070,	0.991573424685302070,	0.991566946150210570,	
+0.991560465136201770,	0.991553981643291780,	0.991547495671496800,	0.991541007220833160,	0.991534516291316950,	0.991528022882964490,	0.991521526995791770,	0.991515028629815440,	
+0.991508527785051500,	0.991502024461516250,	0.991495518659225920,	0.991489010378196810,	0.991482499618445150,	0.991475986379987240,	0.991469470662839300,	0.991462952467017880,	
+0.991456431792538950,	0.991449908639418950,	0.991443383007674210,	0.991436854897320920,	0.991430324308375630,	0.991423791240854340,	0.991417255694773680,	0.991410717670149990,	
+0.991404177166999360,	0.991397634185338330,	0.991391088725183220,	0.991384540786550470,	0.991377990369456290,	0.991371437473916980,	0.991364882099949330,	0.991358324247569310,	
+0.991351763916793580,	0.991345201107638460,	0.991338635820120270,	0.991332068054255560,	0.991325497810060520,	0.991318925087551820,	0.991312349886745880,	0.991305772207659030,	
+0.991299192050307700,	0.991292609414708430,	0.991286024300877640,	0.991279436708831780,	0.991272846638587280,	0.991266254090160670,	0.991259659063568500,	0.991253061558827200,	
+0.991246461575953200,	0.991239859114963040,	0.991233254175873270,	0.991226646758700310,	0.991220036863460720,	0.991213424490171020,	0.991206809638847890,	0.991200192309507620,	
+0.991193572502167000,	0.991186950216842330,	0.991180325453550280,	0.991173698212307390,	0.991167068493130300,	0.991160436296035560,	0.991153801621039830,	0.991147164468159430,	
+0.991140524837411220,	0.991133882728811640,	0.991127238142377460,	0.991120591078125000,	0.991113941536071130,	0.991107289516232500,	0.991100635018625550,	0.991093978043267040,	
+0.991087318590173630,	0.991080656659361960,	0.991073992250848470,	0.991067325364650030,	0.991060656000783410,	0.991053984159265160,	0.991047309840111800,	0.991040633043340340,	
+0.991033953768967190,	0.991027272017009240,	0.991020587787482920,	0.991013901080405210,	0.991007211895792880,	0.991000520233662360,	0.990993826094030640,	0.990987129476914360,	
+0.990980430382330300,	0.990973728810295110,	0.990967024760825430,	0.990960318233938380,	0.990953609229650480,	0.990946897747978620,	0.990940183788939440,	0.990933467352549830,	
+0.990926748438826550,	0.990920027047786370,	0.990913303179446150,	0.990906576833822660,	0.990899848010932780,	0.990893116710793280,	0.990886382933420910,	0.990879646678832660,	
+0.990872907947045300,	0.990866166738075480,	0.990859423051940410,	0.990852676888656750,	0.990845928248241470,	0.990839177130711350,	0.990832423536083250,	0.990825667464374060,	
+0.990818908915600760,	0.990812147889780110,	0.990805384386929110,	0.990798618407064740,	0.990791849950203750,	0.990785079016363150,	0.990778305605559910,	0.990771529717810790,	
+0.990764751353132910,	0.990757970511543130,	0.990751187193058440,	0.990744401397695820,	0.990737613125472150,	0.990730822376404530,	0.990724029150509720,	0.990717233447804930,	
+0.990710435268306930,	0.990703634612033040,	0.990696831478999900,	0.990690025869224830,	0.990683217782724610,	0.990676407219516330,	0.990669594179617090,	0.990662778663043750,	
+0.990655960669813540,	0.990649140199943430,	0.990642317253450530,	0.990635491830351820,	0.990628663930664290,	0.990621833554405140,	0.990615000701591470,	0.990608165372240170,	
+0.990601327566368540,	0.990594487283993570,	0.990587644525132480,	0.990580799289802140,	0.990573951578019860,	0.990567101389802750,	0.990560248725167900,	0.990553393584132190,	
+0.990546535966713270,	0.990539675872927900,	0.990532813302793300,	0.990525948256326780,	0.990519080733545330,	0.990512210734466160,	0.990505338259106470,	0.990498463307483480,	
+0.990491585879614280,	0.990484705975516190,	0.990477823595206200,	0.990470938738701840,	0.990464051406020010,	0.990457161597178120,	0.990450269312193150,	0.990443374551082670,	
+0.990436477313863640,	0.990429577600553500,	0.990422675411169460,	0.990415770745728730,	0.990408863604248510,	0.990401953986746130,	0.990395041893238790,	0.990388127323744040,	
+0.990381210278278860,	0.990374290756860680,	0.990367368759506710,	0.990360444286234380,	0.990353517337061010,	0.990346587912003700,	0.990339656011079980,	0.990332721634307080,	
+0.990325784781702410,	0.990318845453283410,	0.990311903649067180,	0.990304959369071150,	0.990298012613312850,	0.990291063381809280,	0.990284111674578190,	0.990277157491636920,	
+0.990270200833002660,	0.990263241698692950,	0.990256280088725130,	0.990249316003116500,	0.990242349441884610,	0.990235380405046880,	0.990228408892620760,	0.990221434904623550,	
+0.990214458441072810,	0.990207479501985840,	0.990200498087380310,	0.990193514197273420,	0.990186527831682710,	0.990179538990625720,	0.990172547674119890,	0.990165553882182750,	
+0.990158557614831740,	0.990151558872084280,	0.990144557653957920,	0.990137553960470210,	0.990130547791638450,	0.990123539147480410,	0.990116528028013640,	0.990109514433255460,	
+0.990102498363223500,	0.990095479817935330,	0.990088458797408480,	0.990081435301660260,	0.990074409330708670,	0.990067380884571020,	0.990060349963264970,	0.990053316566807950,	
+0.990046280695217720,	0.990039242348511710,	0.990032201526707680,	0.990025158229822950,	0.990018112457875520,	0.990011064210882810,	0.990004013488862360,	0.989996960291831930,	
+0.989989904619809070,	0.989982846472811540,	0.989975785850856770,	0.989968722753962530,	0.989961657182146460,	0.989954589135426330,	0.989947518613819800,	0.989940445617344400,	
+0.989933370146017900,	0.989926292199857950,	0.989919211778882090,	0.989912128883108420,	0.989905043512554370,	0.989897955667237820,	0.989890865347176300,	0.989883772552387580,	
+0.989876677282889530,	0.989869579538699700,	0.989862479319835840,	0.989855376626315840,	0.989848271458157460,	0.989841163815378460,	0.989834053697996490,	0.989826941106029310,	
+0.989819826039494920,	0.989812708498410740,	0.989805588482794980,	0.989798465992665190,	0.989791341028039230,	0.989784213588934980,	0.989777083675370210,	0.989769951287362670,	
+0.989762816424930250,	0.989755679088090700,	0.989748539276862020,	0.989741396991262070,	0.989734252231308620,	0.989727104997019440,	0.989719955288412610,	0.989712803105505800,	
+0.989705648448317100,	0.989698491316864050,	0.989691331711164970,	0.989684169631237510,	0.989677005077099660,	0.989669838048769290,	0.989662668546264280,	0.989655496569602610,	
+0.989648322118802160,	0.989641145193880910,	0.989633965794856850,	0.989626783921747850,	0.989619599574572020,	0.989612412753347100,	0.989605223458091100,	0.989598031688822100,	
+0.989590837445557870,	0.989583640728316730,	0.989576441537116440,	0.989569239871974980,	0.989562035732910570,	0.989554829119940970,	0.989547620033084270,	0.989540408472358470,	
+0.989533194437781760,	0.989525977929372020,	0.989518758947147360,	0.989511537491125860,	0.989504313561325400,	0.989497087157764300,	0.989489858280460430,	0.989482626929431670,	
+0.989475393104696680,	0.989468156806273090,	0.989460918034179020,	0.989453676788432770,	0.989446433069052330,	0.989439186876055810,	0.989431938209461290,	0.989424687069286770,	
+0.989417433455550670,	0.989410177368271080,	0.989402918807466000,	0.989395657773153530,	0.989388394265351970,	0.989381128284079540,	0.989373859829354000,	0.989366588901194000,	
+0.989359315499617530,	0.989352039624642800,	0.989344761276287900,	0.989337480454571150,	0.989330197159510760,	0.989322911391124830,	0.989315623149431440,	0.989308332434449160,	
+0.989301039246196060,	0.989293743584690350,	0.989286445449950260,	0.989279144841994080,	0.989271841760840040,	0.989264536206506340,	0.989257228179011290,	0.989249917678373230,	
+0.989242604704610340,	0.989235289257740960,	0.989227971337783400,	0.989220650944755860,	0.989213328078676790,	0.989206002739564160,	0.989198674927436630,	0.989191344642312510,	
+0.989184011884210010,	0.989176676653147460,	0.989169338949143270,	0.989161998772215670,	0.989154656122383070,	0.989147310999663690,	0.989139963404076280,	0.989132613335638840,	
+0.989125260794369910,	0.989117905780287800,	0.989110548293410940,	0.989103188333757770,	0.989095825901346370,	0.989088460996195630,	0.989081093618323750,	0.989073723767749050,	
+0.989066351444490180,	0.989058976648565350,	0.989051599379993100,	0.989044219638791740,	0.989036837424979830,	0.989029452738575900,	0.989022065579598380,	0.989014675948065690,	
+0.989007283843996280,	0.988999889267408670,	0.988992492218321310,	0.988985092696752830,	0.988977690702721350,	0.988970286236245830,	0.988962879297344610,	0.988955469886036220,	
+0.988948058002339090,	0.988940643646271880,	0.988933226817853010,	0.988925807517101020,	0.988918385744034570,	0.988910961498672080,	0.988903534781032320,	0.988896105591133720,	
+0.988888673928994820,	0.988881239794634160,	0.988873803188070500,	0.988866364109322160,	0.988858922558408130,	0.988851478535346610,	0.988844032040156580,	0.988836583072856380,	
+0.988829131633464750,	0.988821677722000250,	0.988814221338481620,	0.988806762482927200,	0.988799301155356080,	0.988791837355786680,	0.988784371084237780,	0.988776902340727900,	
+0.988769431125275710,	0.988761957437899960,	0.988754481278619200,	0.988747002647452410,	0.988739521544418020,	0.988732037969534900,	0.988724551922821710,	0.988717063404297100,	
+0.988709572413979830,	0.988702078951888660,	0.988694583018042140,	0.988687084612459240,	0.988679583735158740,	0.988672080386159170,	0.988664574565479400,	0.988657066273138320,	
+0.988649555509154450,	0.988642042273546680,	0.988634526566333770,	0.988627008387534700,	0.988619487737168010,	0.988611964615252690,	0.988604439021807390,	0.988596910956850980,	
+0.988589380420402340,	0.988581847412480120,	0.988574311933103410,	0.988566773982290870,	0.988559233560061480,	0.988551690666433890,	0.988544145301427200,	0.988536597465060060,	
+0.988529047157351460,	0.988521494378320150,	0.988513939127985130,	0.988506381406365380,	0.988498821213479540,	0.988491258549346830,	0.988483693413985790,	0.988476125807415620,	
+0.988468555729654970,	0.988460983180723060,	0.988453408160638760,	0.988445830669420930,	0.988438250707088460,	0.988430668273660440,	0.988423083369155630,	0.988415495993593240,	
+0.988407906146991920,	0.988400313829370880,	0.988392719040749210,	0.988385121781145680,	0.988377522050579270,	0.988369919849069190,	0.988362315176634200,	0.988354708033293510,	
+0.988347098419065870,	0.988339486333970620,	0.988331871778026620,	0.988324254751253070,	0.988316635253668750,	0.988309013285292860,	0.988301388846144490,	0.988293761936242520,	
+0.988286132555606270,	0.988278500704254600,	0.988270866382206740,	0.988263229589481760,	0.988255590326098670,	0.988247948592076540,	0.988240304387434710,	0.988232657712191820,	
+0.988225008566367520,	0.988217356949980590,	0.988209702863050320,	0.988202046305595830,	0.988194387277636200,	0.988186725779190640,	0.988179061810278040,	0.988171395370918030,	
+0.988163726461129490,	0.988156055080931630,	0.988148381230343650,	0.988140704909384660,	0.988133026118073960,	0.988125344856430670,	0.988117661124473860,	0.988109974922223080,	
+0.988102286249697310,	0.988094595106915890,	0.988086901493898000,	0.988079205410662740,	0.988071506857229550,	0.988063805833617640,	0.988056102339845980,	0.988048396375934220,	
+0.988040687941901470,	0.988032977037767050,	0.988025263663550150,	0.988017547819270090,	0.988009829504946200,	0.988002108720597570,	0.987994385466243850,	0.987986659741904140,	
+0.987978931547597750,	0.987971200883344000,	0.987963467749162330,	0.987955732145071930,	0.987947994071092240,	0.987940253527242460,	0.987932510513542140,	0.987924765030010480,	
+0.987917017076667010,	0.987909266653530960,	0.987901513760621740,	0.987893758397958680,	0.987886000565561310,	0.987878240263448840,	0.987870477491640810,	0.987862712250156650,	
+0.987854944539015680,	0.987847174358237320,	0.987839401707841010,	0.987831626587846290,	0.987823848998272360,	0.987816068939138870,	0.987808286410465250,	0.987800501412270830,	
+0.987792713944575240,	0.987784924007397920,	0.987777131600758200,	0.987769336724675710,	0.987761539379169660,	0.987753739564259940,	0.987745937279965960,	0.987738132526307040,	
+0.987730325303302740,	0.987722515610972680,	0.987714703449336430,	0.987706888818413180,	0.987699071718222910,	0.987691252148784840,	0.987683430110118720,	0.987675605602244100,	
+0.987667778625180290,	0.987659949178947170,	0.987652117263564170,	0.987644282879050710,	0.987636446025426660,	0.987628606702711580,	0.987620764910924880,	0.987612920650086320,	
+0.987605073920215460,	0.987597224721331820,	0.987589373053455290,	0.987581518916605060,	0.987573662310801240,	0.987565803236063240,	0.987557941692410730,	0.987550077679863360,	
+0.987542211198440770,	0.987534342248162720,	0.987526470829048650,	0.987518596941118540,	0.987510720584391930,	0.987502841758888470,	0.987494960464628040,	0.987487076701630050,	
+0.987479190469914500,	0.987471301769500930,	0.987463410600408990,	0.987455516962658540,	0.987447620856269470,	0.987439722281261200,	0.987431821237653720,	0.987423917725466670,	
+0.987416011744719820,	0.987408103295432830,	0.987400192377625660,	0.987392278991317980,	0.987384363136529660,	0.987376444813280460,	0.987368524021590140,	0.987360600761478470,	
+0.987352675032965310,	0.987344746836070320,	0.987336816170813700,	0.987328883037214890,	0.987320947435293970,	0.987313009365070720,	0.987305068826564880,	0.987297125819796340,	
+0.987289180344784970,	0.987281232401550520,	0.987273281990113220,	0.987265329110492700,	0.987257373762708830,	0.987249415946781510,	0.987241455662730580,	0.987233492910576160,	
+0.987225527690337780,	0.987217560002035750,	0.987209589845689740,	0.987201617221319830,	0.987193642128945890,	0.987185664568587810,	0.987177684540265550,	0.987169702043999120,	
+0.987161717079808270,	0.987153729647713310,	0.987145739747734010,	0.987137747379890350,	0.987129752544202320,	0.987121755240689900,	0.987113755469373190,	0.987105753230271940,	
+0.987097748523406260,	0.987089741348796350,	0.987081731706462070,	0.987073719596423430,	0.987065705018700500,	0.987057687973313280,	0.987049668460281970,	0.987041646479626220,	
+0.987033622031366580,	0.987025595115522790,	0.987017565732115080,	0.987009533881163410,	0.987001499562688010,	0.986993462776708740,	0.986985423523245920,	0.986977381802319310,	
+0.986969337613949450,	0.986961290958156210,	0.986953241834959690,	0.986945190244380210,	0.986937136186437640,	0.986929079661152290,	0.986921020668544040,	0.986912959208633420,	
+0.986904895281440320,	0.986896828886985160,	0.986888760025287800,	0.986880688696368580,	0.986872614900247580,	0.986864538636945120,	0.986856459906481080,	0.986848378708876100,	
+0.986840295044150160,	0.986832208912323480,	0.986824120313416380,	0.986816029247448820,	0.986807935714441250,	0.986799839714413870,	0.986791741247386670,	0.986783640313380390,	
+0.986775536912414930,	0.986767431044510590,	0.986759322709687690,	0.986751211907966550,	0.986743098639367380,	0.986734982903910260,	0.986726864701615860,	0.986718744032504260,	
+0.986710620896595780,	0.986702495293910850,	0.986694367224469570,	0.986686236688292470,	0.986678103685399770,	0.986669968215811540,	0.986661830279548680,	0.986653689876631160,	
+0.986645547007079520,	0.986637401670913960,	0.986629253868154810,	0.986621103598822600,	0.986612950862937650,	0.986604795660520170,	0.986596637991590810,	0.986588477856169880,	
+0.986580315254277700,	0.986572150185934800,	0.986563982651161520,	0.986555812649978270,	0.986547640182405370,	0.986539465248463480,	0.986531287848172900,	0.986523107981554180,	
+0.986514925648627640,	0.986506740849413810,	0.986498553583933120,	0.986490363852206010,	0.986482171654252890,	0.986473976990094540,	0.986465779859751150,	0.986457580263243370,	
+0.986449378200591640,	0.986441173671816380,	0.986432966676938250,	0.986424757215977550,	0.986416545288955060,	0.986408330895891310,	0.986400114036806720,	0.986391894711721730,	
+0.986383672920657100,	0.986375448663633250,	0.986367221940670840,	0.986358992751790180,	0.986350761097012140,	0.986342526976357270,	0.986334290389846100,	0.986326051337499180,	
+0.986317809819337030,	0.986309565835380430,	0.986301319385650020,	0.986293070470166010,	0.986284819088949490,	0.986276565242021010,	0.986268308929401090,	0.986260050151110400,	
+0.986251788907169580,	0.986243525197599280,	0.986235259022419930,	0.986226990381652730,	0.986218719275318010,	0.986210445703436410,	0.986202169666028810,	0.986193891163115730,	
+0.986185610194717950,	0.986177326760856120,	0.986169040861550770,	0.986160752496823000,	0.986152461666693460,	0.986144168371182680,	0.986135872610311440,	0.986127574384100590,	
+0.986119273692570800,	0.986110970535742700,	0.986102664913637180,	0.986094356826275110,	0.986086046273677130,	0.986077733255864010,	0.986069417772856620,	0.986061099824675600,	
+0.986052779411341840,	0.986044456532876090,	0.986036131189299230,	0.986027803380632120,	0.986019473106895530,	0.986011140368110220,	0.986002805164296950,	0.985994467495476810,	
+0.985986127361670460,	0.985977784762898660,	0.985969439699182490,	0.985961092170542730,	0.985952742177000240,	0.985944389718576010,	0.985936034795290680,	0.985927677407165250,	
+0.985919317554220580,	0.985910955236477650,	0.985902590453957450,	0.985894223206680740,	0.985885853494668400,	0.985877481317941510,	0.985869106676520830,	0.985860729570427470,	
+0.985852349999682190,	0.985843967964306070,	0.985835583464319990,	0.985827196499745040,	0.985818807070602100,	0.985810415176912150,	0.985802020818696170,	0.985793623995975030,	
+0.985785224708769840,	0.985776822957101670,	0.985768418740991410,	0.985760012060460040,	0.985751602915528770,	0.985743191306218460,	0.985734777232550210,	0.985726360694544780,	
+0.985717941692223600,	0.985709520225607650,	0.985701096294717800,	0.985692669899575270,	0.985684241040201140,	0.985675809716616280,	0.985667375928841900,	0.985658939676898990,	
+0.985650500960808860,	0.985642059780592490,	0.985633616136270980,	0.985625170027865430,	0.985616721455396920,	0.985608270418886660,	0.985599816918355630,	0.985591360953824940,	
+0.985582902525316110,	0.985574441632849910,	0.985565978276447650,	0.985557512456130440,	0.985549044171919460,	0.985540573423835830,	0.985532100211900630,	0.985523624536135290,	
+0.985515146396561010,	0.985506665793198790,	0.985498182726069930,	0.985489697195195520,	0.985481209200597010,	0.985472718742295360,	0.985464225820311790,	0.985455730434667830,	
+0.985447232585384580,	0.985438732272483130,	0.985430229495985020,	0.985421724255911240,	0.985413216552283090,	0.985404706385121900,	0.985396193754448980,	0.985387678660285650,	
+0.985379161102653000,	0.985370641081572570,	0.985362118597065460,	0.985353593649153090,	0.985345066237856780,	0.985336536363197620,	0.985328004025197270,	0.985319469223876810,	
+0.985310931959257790,	0.985302392231361400,	0.985293850040209080,	0.985285305385822150,	0.985276758268221920,	0.985268208687429590,	0.985259656643466930,	0.985251102136355140,	
+0.985242545166115650,	0.985233985732769660,	0.985225423836338820,	0.985216859476844340,	0.985208292654307650,	0.985199723368750280,	0.985191151620193660,	0.985182577408659220,	
+0.985174000734168280,	0.985165421596742360,	0.985156839996402800,	0.985148255933171240,	0.985139669407068870,	0.985131080418117370,	0.985122488966338250,	0.985113895051752950,	
+0.985105298674382900,	0.985096699834249630,	0.985088098531374470,	0.985079494765779050,	0.985070888537485030,	0.985062279846513730,	0.985053668692886800,	0.985045055076625650,	
+0.985036438997751840,	0.985027820456287010,	0.985019199452252580,	0.985010575985669990,	0.985001950056561100,	0.984993321664947350,	0.984984690810850380,	0.984976057494291620,	
+0.984967421715292720,	0.984958783473875220,	0.984950142770060770,	0.984941499603870900,	0.984932853975327370,	0.984924205884451620,	0.984915555331265510,	0.984906902315790480,	
+0.984898246838048160,	0.984889588898060220,	0.984880928495848070,	0.984872265631433930,	0.984863600304838990,	0.984854932516085140,	0.984846262265193890,	0.984837589552187030,	
+0.984828914377086200,	0.984820236739913040,	0.984811556640689200,	0.984802874079436560,	0.984794189056176770,	0.984785501570931480,	0.984776811623722440,	0.984768119214571410,	
+0.984759424343500060,	0.984750727010530120,	0.984742027215683270,	0.984733324958981470,	0.984724620240446270,	0.984715913060099650,	0.984707203417963250,	0.984698491314058730,	
+0.984689776748408070,	0.984681059721032810,	0.984672340231955050,	0.984663618281196420,	0.984654893868778800,	0.984646166994723850,	0.984637437659053540,	0.984628705861789630,	
+0.984619971602954000,	0.984611234882568190,	0.984602495700654500,	0.984593754057234590,	0.984585009952330230,	0.984576263385963490,	0.984567514358155930,	0.984558762868929630,	
+0.984550008918306350,	0.984541252506308080,	0.984532493632956810,	0.984523732298274170,	0.984514968502282260,	0.984506202245002960,	0.984497433526458130,	0.984488662346669760,	
+0.984479888705659500,	0.984471112603449770,	0.984462334040062110,	0.984453553015518730,	0.984444769529841500,	0.984435983583052290,	0.984427195175173080,	0.984418404306225960,	
+0.984409610976232590,	0.984400815185215380,	0.984392016933196220,	0.984383216220196980,	0.984374413046239630,	0.984365607411346270,	0.984356799315538880,	0.984347988758839440,	
+0.984339175741270060,	0.984330360262852810,	0.984321542323609580,	0.984312721923562560,	0.984303899062733740,	0.984295073741145220,	0.984286245958818970,	0.984277415715776870,	
+0.984268583012041450,	0.984259747847634590,	0.984250910222578380,	0.984242070136894910,	0.984233227590606160,	0.984224382583734460,	0.984215535116301670,	0.984206685188329990,	
+0.984197832799841740,	0.984188977950858910,	0.984180120641403590,	0.984171260871497980,	0.984162398641164280,	0.984153533950424600,	0.984144666799300790,	0.984135797187815520,	
+0.984126925115990870,	0.984118050583848820,	0.984109173591411590,	0.984100294138701480,	0.984091412225740700,	0.984082527852551350,	0.984073641019155510,	0.984064751725575730,	
+0.984055859971833980,	0.984046965757952700,	0.984038069083953970,	0.984029169949860120,	0.984020268355693230,	0.984011364301475620,	0.984002457787229720,	0.983993548812977630,	
+0.983984637378741760,	0.983975723484544210,	0.983966807130407410,	0.983957888316353560,	0.983948967042404980,	0.983940043308583870,	0.983931117114912770,	0.983922188461413880,	
+0.983913257348109530,	0.983904323775022020,	0.983895387742173670,	0.983886449249586900,	0.983877508297284040,	0.983868564885287180,	0.983859619013619180,	0.983850670682302030,	
+0.983841719891358270,	0.983832766640810100,	0.983823810930680160,	0.983814852760990570,	0.983805892131763730,	0.983796929043022290,	0.983787963494788590,	0.983778995487085030,	
+0.983770025019933820,	0.983761052093357740,	0.983752076707378850,	0.983743098862019830,	0.983734118557302970,	0.983725135793250940,	0.983716150569886040,	0.983707162887230810,	
+0.983698172745307580,	0.983689180144138970,	0.983680185083747440,	0.983671187564155500,	0.983662187585385260,	0.983653185147459920,	0.983644180250401460,	0.983635172894232630,	
+0.983626163078975770,	0.983617150804653620,	0.983608136071288500,	0.983599118878902940,	0.983590099227519720,	0.983581077117161250,	0.983572052547850180,	0.983563025519608840,	
+0.983553996032459970,	0.983544964086426220,	0.983535929681529920,	0.983526892817793710,	0.983517853495240350,	0.983508811713892480,	0.983499767473772550,	0.983490720774903070,	
+0.983481671617306930,	0.983472620001006550,	0.983463565926024460,	0.983454509392383660,	0.983445450400106560,	0.983436388949215920,	0.983427325039734180,	0.983418258671684200,	
+0.983409189845088520,	0.983400118559969890,	0.983391044816350760,	0.983381968614254310,	0.983372889953702870,	0.983363808834719190,	0.983354725257325920,	0.983345639221545940,	
+0.983336550727401780,	0.983327459774916310,	0.983318366364112070,	0.983309270495011930,	0.983300172167638760,	0.983291071382015100,	0.983281968138163710,	0.983272862436107450,	
+0.983263754275869100,	0.983254643657471170,	0.983245530580936780,	0.983236415046288450,	0.983227297053549280,	0.983218176602741690,	0.983209053693888780,	0.983199928327013200,	
+0.983190800502137810,	0.983181670219285260,	0.983172537478478660,	0.983163402279740750,	0.983154264623094300,	0.983145124508562170,	0.983135981936167250,	0.983126836905932390,	
+0.983117689417880470,	0.983108539472034140,	0.983099387068416600,	0.983090232207050610,	0.983081074887959040,	0.983071915111164870,	0.983062752876690760,	0.983053588184559900,	
+0.983044421034794840,	0.983035251427418880,	0.983026079362454790,	0.983016904839925540,	0.983007727859854020,	0.982998548422263200,	0.982989366527175950,	0.982980182174615360,	
+0.982970995364604080,	0.982961806097165440,	0.982952614372322400,	0.982943420190097730,	0.982934223550514630,	0.982925024453595860,	0.982915822899364520,	0.982906618887843480,	
+0.982897412419056150,	0.982888203493025190,	0.982878992109773810,	0.982869778269324870,	0.982860561971701460,	0.982851343216926690,	0.982842122005023630,	0.982832898336014950,	
+0.982823672209924280,	0.982814443626774500,	0.982805212586588480,	0.982795979089389540,	0.982786743135200540,	0.982777504724044790,	0.982768263855945180,	0.982759020530924790,	
+0.982749774749007040,	0.982740526510214820,	0.982731275814571310,	0.982722022662099630,	0.982712767052822840,	0.982703508986764170,	0.982694248463946480,	0.982684985484393430,	
+0.982675720048127870,	0.982666452155173010,	0.982657181805552060,	0.982647908999288110,	0.982638633736404480,	0.982629356016924140,	0.982620075840870300,	0.982610793208266500,	
+0.982601508119135600,	0.982592220573501040,	0.982582930571385900,	0.982573638112813400,	0.982564343197806830,	0.982555045826389310,	0.982545745998584130,	0.982536443714414730,	
+0.982527138973904200,	0.982517831777075860,	0.982508522123952900,	0.982499210014558640,	0.982489895448916290,	0.982480578427049170,	0.982471258948980690,	0.982461937014734050,	
+0.982452612624332590,	0.982443285777799600,	0.982433956475158410,	0.982424624716432330,	0.982415290501644670,	0.982405953830818630,	0.982396614703977880,	0.982387273121145600,	
+0.982377929082345110,	0.982368582587599740,	0.982359233636933000,	0.982349882230368120,	0.982340528367928400,	0.982331172049637600,	0.982321813275518820,	0.982312452045595470,	
+0.982303088359891000,	0.982293722218428810,	0.982284353621232340,	0.982274982568324910,	0.982265609059729930,	0.982256233095471170,	0.982246854675571710,	0.982237473800055110,	
+0.982228090468944880,	0.982218704682264350,	0.982209316440037170,	0.982199925742286650,	0.982190532589036100,	0.982181136980309510,	0.982171738916129970,	0.982162338396521120,	
+0.982152935421506390,	0.982143529991109320,	0.982134122105353450,	0.982124711764262080,	0.982115298967859210,	0.982105883716168030,	0.982096466009212080,	0.982087045847015010,	
+0.982077623229600350,	0.982068198156991530,	0.982058770629212320,	0.982049340646286020,	0.982039908208236500,	0.982030473315087190,	0.982021035966861740,	0.982011596163583690,	
+0.982002153905276560,	0.981992709191964240,	0.981983262023669810,	0.981973812400417480,	0.981964360322230560,	0.981954905789132800,	0.981945448801147760,	0.981935989358299070,	
+0.981926527460610380,	0.981917063108105450,	0.981907596300807590,	0.981898127038741020,	0.981888655321929040,	0.981879181150395520,	0.981869704524164000,	0.981860225443258240,	
+0.981850743907701880,	0.981841259917518690,	0.981831773472732210,	0.981822284573366400,	0.981812793219444810,	0.981803299410991430,	0.981793803148029660,	0.981784304430583400,	
+0.981774803258676390,	0.981765299632332280,	0.981755793551575050,	0.981746285016428240,	0.981736774026915840,	0.981727260583061480,	0.981717744684888930,	0.981708226332422050,	
+0.981698705525684500,	0.981689182264700140,	0.981679656549492960,	0.981670128380086600,	0.981660597756505050,	0.981651064678771830,	0.981641529146911050,	0.981631991160946460,	
+0.981622450720901930,	0.981612907826801000,	0.981603362478667970,	0.981593814676526620,	0.981584264420400700,	0.981574711710314070,	0.981565156546290730,	0.981555598928354420,	
+0.981546038856529020,	0.981536476330838630,	0.981526911351307100,	0.981517343917958310,	0.981507774030816130,	0.981498201689904540,	0.981488626895247410,	0.981479049646868720,	
+0.981469469944792230,	0.981459887789042250,	0.981450303179642550,	0.981440716116617100,	0.981431126599989770,	0.981421534629784760,	0.981411940206025850,	0.981402343328736880,	
+0.981392743997942300,	0.981383142213665850,	0.981373537975931520,	0.981363931284763290,	0.981354322140185360,	0.981344710542221500,	0.981335096490896010,	0.981325479986232430,	
+0.981315861028255410,	0.981306239616988820,	0.981296615752456520,	0.981286989434682730,	0.981277360663691420,	0.981267729439506690,	0.981258095762152730,	0.981248459631653300,	
+0.981238821048032950,	0.981229180011315430,	0.981219536521525050,	0.981209890578685790,	0.981200242182821870,	0.981190591333957360,	0.981180938032116150,	0.981171282277322750,	
+0.981161624069601170,	0.981151963408975480,	0.981142300295469890,	0.981132634729108610,	0.981122966709915720,	0.981113296237915430,	0.981103623313131610,	0.981093947935589020,	
+0.981084270105311520,	0.981074589822323430,	0.981064907086648730,	0.981055221898311850,	0.981045534257336980,	0.981035844163748120,	0.981026151617569560,	0.981016456618825750,	
+0.981006759167540880,	0.980997059263739040,	0.980987356907444650,	0.980977652098681710,	0.980967944837474740,	0.980958235123847720,	0.980948522957825310,	0.980938808339431590,	
+0.980929091268690770,	0.980919371745627380,	0.980909649770265400,	0.980899925342629380,	0.980890198462743500,	0.980880469130631980,	0.980870737346319470,	0.980861003109830150,	
+0.980851266421188250,	0.980841527280418180,	0.980831785687544370,	0.980822041642591010,	0.980812295145582440,	0.980802546196543280,	0.980792794795497750,	0.980783040942470260,	
+0.980773284637485140,	0.980763525880566810,	0.980753764671739690,	0.980744001011028100,	0.980734234898456460,	0.980724466334049310,	0.980714695317830950,	0.980704921849825940,	
+0.980695145930058580,	0.980685367558553400,	0.980675586735334730,	0.980665803460427200,	0.980656017733854910,	0.980646229555642730,	0.980636438925815090,	0.980626645844396180,	
+0.980616850311410770,	0.980607052326883280,	0.980597251890838020,	0.980587449003299530,	0.980577643664292680,	0.980567835873841550,	0.980558025631970920,	0.980548212938705310,	
+0.980538397794069040,	0.980528580198086750,	0.980518760150783100,	0.980508937652182390,	0.980499112702309490,	0.980489285301188730,	0.980479455448844850,	0.980469623145302280,	
+0.980459788390585670,	0.980449951184719670,	0.980440111527728700,	0.980430269419637290,	0.980420424860470320,	0.980410577850252430,	0.980400728389007940,	0.980390876476761710,	
+0.980381022113538390,	0.980371165299362410,	0.980361306034258310,	0.980351444318251160,	0.980341580151365410,	0.980331713533625690,	0.980321844465056660,	0.980311972945683060,	
+0.980302098975529560,	0.980292222554620780,	0.980282343682981170,	0.980272462360636030,	0.980262578587609680,	0.980252692363926870,	0.980242803689612360,	0.980232912564690810,	
+0.980223018989186960,	0.980213122963125460,	0.980203224486531190,	0.980193323559429010,	0.980183420181843460,	0.980173514353799400,	0.980163606075321490,	0.980153695346434590,	
+0.980143782167163470,	0.980133866537532650,	0.980123948457567450,	0.980114027927292300,	0.980104104946732060,	0.980094179515911600,	0.980084251634855800,	0.980074321303589180,	
+0.980064388522136840,	0.980054453290523430,	0.980044515608773930,	0.980034575476913190,	0.980024632894966110,	0.980014687862957310,	0.980004740380911900,	0.979994790448854510,	
+0.979984838066810030,	0.979974883234803640,	0.979964925952860110,	0.979954966221004200,	0.979945004039260880,	0.979935039407655030,	0.979925072326211620,	0.979915102794955530,	
+0.979905130813911400,	0.979895156383104760,	0.979885179502560160,	0.979875200172302560,	0.979865218392357070,	0.979855234162748450,	0.979845247483501880,	0.979835258354642020,	
+0.979825266776193970,	0.979815272748182810,	0.979805276270633630,	0.979795277343571080,	0.979785275967020470,	0.979775272141006570,	0.979765265865554570,	0.979755257140689230,	
+0.979745245966435860,	0.979735232342819450,	0.979725216269864860,	0.979715197747597300,	0.979705176776041740,	0.979695153355223280,	0.979685127485166900,	0.979675099165897460,	
+0.979665068397440500,	0.979655035179820890,	0.979644999513063720,	0.979634961397193970,	0.979624920832236850,	0.979614877818217430,	0.979604832355160720,	0.979594784443092000,	
+0.979584734082036390,	0.979574681272018850,	0.979564626013064710,	0.979554568305198940,	0.979544508148446740,	0.979534445542833310,	0.979524380488383640,	0.979514312985123040,	
+0.979504243033076820,	0.979494170632269960,	0.979484095782727550,	0.979474018484475020,	0.979463938737537450,	0.979453856541939950,	0.979443771897707700,	0.979433684804866140,	
+0.979423595263440470,	0.979413503273455780,	0.979403408834937260,	0.979393311947910240,	0.979383212612400020,	0.979373110828431480,	0.979363006596030370,	0.979352899915221790,	
+0.979342790786030930,	0.979332679208483100,	0.979322565182603630,	0.979312448708417600,	0.979302329785950550,	0.979292208415227570,	0.979282084596274080,	0.979271958329115510,	
+0.979261829613777060,	0.979251698450283930,	0.979241564838661650,	0.979231428778935320,	0.979221290271130360,	0.979211149315272310,	0.979201005911386370,	0.979190860059497960,	
+0.979180711759632390,	0.979170561011815100,	0.979160407816071280,	0.979150252172426570,	0.979140094080905960,	0.979129933541535320,	0.979119770554339850,	0.979109605119344970,	
+0.979099437236576000,	0.979089266906058580,	0.979079094127817910,	0.979068918901879410,	0.979058741228268530,	0.979048561107011000,	0.979038378538132030,	0.979028193521657150,	
+0.979018006057611800,	0.979007816146021390,	0.978997623786911460,	0.978987428980307330,	0.978977231726234740,	0.978967032024719020,	0.978956829875785810,	0.978946625279460520,	
+0.978936418235768710,	0.978926208744735790,	0.978915996806387300,	0.978905782420748770,	0.978895565587845850,	0.978885346307704070,	0.978875124580348870,	0.978864900405805870,	
+0.978854673784100740,	0.978844444715258780,	0.978834213199305750,	0.978823979236267070,	0.978813742826168510,	0.978803503969035700,	0.978793262664894080,	0.978783018913769290,	
+0.978772772715687080,	0.978762524070672770,	0.978752272978752000,	0.978742019439950760,	0.978731763454294580,	0.978721505021808880,	0.978711244142519420,	0.978700980816451850,	
+0.978690715043631810,	0.978680446824084950,	0.978670176157836910,	0.978659903044913570,	0.978649627485340460,	0.978639349479143220,	0.978629069026347720,	0.978618786126979500,	
+0.978608500781064210,	0.978598212988627590,	0.978587922749695640,	0.978577630064293880,	0.978567334932447960,	0.978557037354183870,	0.978546737329527020,	0.978536434858503390,	
+0.978526129941138630,	0.978515822577458510,	0.978505512767488870,	0.978495200511255490,	0.978484885808784120,	0.978474568660100520,	0.978464249065230440,	0.978453927024199870,	
+0.978443602537034440,	0.978433275603759700,	0.978422946224402070,	0.978412614398987080,	0.978402280127540490,	0.978391943410088280,	0.978381604246656210,	0.978371262637270030,	
+0.978360918581955620,	0.978350572080739060,	0.978340223133645990,	0.978329871740702520,	0.978319517901934280,	0.978309161617367250,	0.978298802887027310,	0.978288441710940320,	
+0.978278078089132140,	0.978267712021628880,	0.978257343508456390,	0.978246972549640550,	0.978236599145207220,	0.978226223295182380,	0.978215844999592020,	0.978205464258462000,	
+0.978195081071818180,	0.978184695439686890,	0.978174307362093880,	0.978163916839065010,	0.978153523870626370,	0.978143128456803960,	0.978132730597623620,	0.978122330293111350,	
+0.978111927543293460,	0.978101522348195700,	0.978091114707844160,	0.978080704622264820,	0.978070292091483770,	0.978059877115527000,	0.978049459694420480,	0.978039039828190070,	
+0.978028617516862320,	0.978018192760463090,	0.978007765559018250,	0.977997335912554110,	0.977986903821096540,	0.977976469284671750,	0.977966032303305590,	0.977955592877024600,	
+0.977945151005854550,	0.977934706689821630,	0.977924259928951930,	0.977913810723271660,	0.977903359072806790,	0.977892904977583520,	0.977882448437627840,	0.977871989452966270,	
+0.977861528023624690,	0.977851064149629190,	0.977840597831006190,	0.977830129067781550,	0.977819657859981710,	0.977809184207632630,	0.977798708110760420,	0.977788229569391710,	
+0.977777748583552380,	0.977767265153268620,	0.977756779278566750,	0.977746290959472960,	0.977735800196013360,	0.977725306988214140,	0.977714811336101830,	0.977704313239702530,	
+0.977693812699042430,	0.977683309714147740,	0.977672804285044770,	0.977662296411759830,	0.977651786094319130,	0.977641273332748860,	0.977630758127075560,	0.977620240477325320,	
+0.977609720383524450,	0.977599197845699370,	0.977588672863876180,	0.977578145438081410,	0.977567615568341260,	0.977557083254681820,	0.977546548497129960,	0.977536011295711660,	
+0.977525471650453340,	0.977514929561381420,	0.977504385028522100,	0.977493838051901820,	0.977483288631546770,	0.977472736767483700,	0.977462182459738700,	0.977451625708338320,	
+0.977441066513308860,	0.977430504874676750,	0.977419940792468410,	0.977409374266710150,	0.977398805297428290,	0.977388233884649680,	0.977377660028400430,	0.977367083728706950,	
+0.977356504985595900,	0.977345923799093460,	0.977335340169226300,	0.977324754096020600,	0.977314165579503120,	0.977303574619700300,	0.977292981216638550,	0.977282385370344290,	
+0.977271787080844170,	0.977261186348164500,	0.977250583172331820,	0.977239977553372550,	0.977229369491313560,	0.977218758986181160,	0.977208146038001770,	0.977197530646802040,	
+0.977186912812608500,	0.977176292535447690,	0.977165669815346140,	0.977155044652330270,	0.977144417046426960,	0.977133786997662510,	0.977123154506063680,	0.977112519571657010,	
+0.977101882194468920,	0.977091242374526270,	0.977080600111855270,	0.977069955406482890,	0.977059308258435680,	0.977048658667740160,	0.977038006634422970,	0.977027352158510890,	
+0.977016695240030320,	0.977006035879008030,	0.976995374075470550,	0.976984709829444740,	0.976974043140957150,	0.976963374010034520,	0.976952702436703400,	0.976942028420990540,	
+0.976931351962922580,	0.976920673062526280,	0.976909991719828060,	0.976899307934855130,	0.976888621707633800,	0.976877933038191040,	0.976867241926553390,	0.976856548372747710,	
+0.976845852376800550,	0.976835153938738650,	0.976824453058589000,	0.976813749736378250,	0.976803043972133130,	0.976792335765880430,	0.976781625117646770,	0.976770912027459140,	
+0.976760196495344290,	0.976749478521328650,	0.976738758105439530,	0.976728035247703570,	0.976717309948147430,	0.976706582206798070,	0.976695852023682250,	0.976685119398826850,	
+0.976674384332258390,	0.976663646824004190,	0.976652906874090900,	0.976642164482545260,	0.976631419649394260,	0.976620672374664770,	0.976609922658383530,	0.976599170500577430,	
+0.976588415901273320,	0.976577658860498300,	0.976566899378279230,	0.976556137454642760,	0.976545373089616090,	0.976534606283225860,	0.976523837035499160,	0.976513065346462870,	
+0.976502291216143850,	0.976491514644569180,	0.976480735631765630,	0.976469954177760390,	0.976459170282580220,	0.976448383946252110,	0.976437595168803020,	0.976426803950259830,	
+0.976416010290649730,	0.976405214189999700,	0.976394415648336510,	0.976383614665687350,	0.976372811242079200,	0.976362005377539030,	0.976351197072093720,	0.976340386325770360,	
+0.976329573138596140,	0.976318757510598050,	0.976307939441803050,	0.976297118932238140,	0.976286295981930510,	0.976275470590907140,	0.976264642759194780,	0.976253812486821080,	
+0.976242979773812910,	0.976232144620197250,	0.976221307026001180,	0.976210466991251910,	0.976199624515976530,	0.976188779600202010,	0.976177932243955330,	0.976167082447264020,	
+0.976156230210154960,	0.976145375532655460,	0.976134518414792370,	0.976123658856593130,	0.976112796858084610,	0.976101932419294220,	0.976091065540248710,	0.976080196220975750,	
+0.976069324461502410,	0.976058450261855560,	0.976047573622062740,	0.976036694542150920,	0.976025813022147410,	0.976014929062079100,	0.976004042661973710,	0.975993153821858250,	
+0.975982262541759900,	0.975971368821705880,	0.975960472661723370,	0.975949574061839690,	0.975938673022082150,	0.975927769542477730,	0.975916863623053970,	0.975905955263838170,	
+0.975895044464857420,	0.975884131226139150,	0.975873215547710450,	0.975862297429598740,	0.975851376871831320,	0.975840453874435190,	0.975829528437438200,	0.975818600560867330,	
+0.975807670244750010,	0.975796737489113440,	0.975785802293985150,	0.975774864659392230,	0.975763924585361990,	0.975752982071922180,	0.975742037119099900,	0.975731089726922460,	
+0.975720139895417390,	0.975709187624611900,	0.975698232914533500,	0.975687275765209530,	0.975676316176667060,	0.975665354148934070,	0.975654389682037770,	0.975643422776005350,	
+0.975632453430864470,	0.975621481646642420,	0.975610507423366750,	0.975599530761064540,	0.975588551659763660,	0.975577570119491420,	0.975566586140275360,	0.975555599722142670,	
+0.975544610865121120,	0.975533619569238010,	0.975522625834520760,	0.975511629660996920,	0.975500631048694110,	0.975489629997639660,	0.975478626507861210,	0.975467620579386190,	
+0.975456612212242110,	0.975445601406456530,	0.975434588162056860,	0.975423572479070630,	0.975412554357525610,	0.975401533797449210,	0.975390510798868960,	0.975379485361812400,	
+0.975368457486307180,	0.975357427172380830,	0.975346394420060660,	0.975335359229374750,	0.975324321600350430,	0.975313281533015330,	0.975302239027396990,	0.975291194083523050,	
+0.975280146701421160,	0.975269096881118850,	0.975258044622643650,	0.975246989926023540,	0.975235932791285950,	0.975224873218458520,	0.975213811207568890,	0.975202746758644820,	
+0.975191679871713730,	0.975180610546803490,	0.975169538783941640,	0.975158464583156030,	0.975147387944474310,	0.975136308867924130,	0.975125227353533130,	0.975114143401329070,	
+0.975103057011339700,	0.975091968183592450,	0.975080876918115400,	0.975069783214936310,	0.975058687074082610,	0.975047588495582260,	0.975036487479463030,	0.975025384025752450,	
+0.975014278134478500,	0.975003169805668590,	0.974992059039351040,	0.974980945835553280,	0.974969830194303170,	0.974958712115628460,	0.974947591599557020,	0.974936468646116490,	
+0.974925343255334750,	0.974914215427239770,	0.974903085161859200,	0.974891952459221000,	0.974880817319352940,	0.974869679742282780,	0.974858539728038380,	0.974847397276647710,	
+0.974836252388138310,	0.974825105062538500,	0.974813955299875910,	0.974802803100178420,	0.974791648463473990,	0.974780491389790390,	0.974769331879155490,	0.974758169931597360,	
+0.974747005547143550,	0.974735838725822480,	0.974724669467661790,	0.974713497772689450,	0.974702323640933340,	0.974691147072421440,	0.974679968067181600,	0.974668786625241700,	
+0.974657602746630050,	0.974646416431374400,	0.974635227679502720,	0.974624036491042900,	0.974612842866023010,	0.974601646804471030,	0.974590448306414950,	0.974579247371882510,	
+0.974568044000902130,	0.974556838193501700,	0.974545629949709170,	0.974534419269552530,	0.974523206153059870,	0.974511990600259280,	0.974500772611178620,	0.974489552185845760,	
+0.974478329324289350,	0.974467104026537020,	0.974455876292616980,	0.974444646122557210,	0.974433413516385900,	0.974422178474131040,	0.974410940995820480,	0.974399701081482770,	
+0.974388458731145880,	0.974377213944837780,	0.974365966722586680,	0.974354717064420670,	0.974343464970367830,	0.974332210440456370,	0.974320953474714150,	0.974309694073169700,	
+0.974298432235851110,	0.974287167962786360,	0.974275901254003760,	0.974264632109531400,	0.974253360529397370,	0.974242086513629870,	0.974230810062257310,	0.974219531175307680,	
+0.974208249852809290,	0.974196966094790230,	0.974185679901278690,	0.974174391272303100,	0.974163100207891430,	0.974151806708071780,	0.974140510772872890,	0.974129212402322750,	
+0.974117911596449450,	0.974106608355281510,	0.974095302678846920,	0.974083994567174210,	0.974072684020291460,	0.974061371038226760,	0.974050055621008880,	0.974038737768665790,	
+0.974027417481225900,	0.974016094758717530,	0.974004769601168880,	0.973993442008608270,	0.973982111981063880,	0.973970779518564480,	0.973959444621138040,	0.973948107288812980,	
+0.973936767521617730,	0.973925425319580480,	0.973914080682729670,	0.973902733611093700,	0.973891384104700770,	0.973880032163579430,	0.973868677787758100,	0.973857320977265070,	
+0.973845961732128670,	0.973834600052377430,	0.973823235938039770,	0.973811869389143880,	0.973800500405718190,	0.973789128987791460,	0.973777755135391890,	0.973766378848547890,	
+0.973755000127288000,	0.973743618971640520,	0.973732235381634110,	0.973720849357296860,	0.973709460898657620,	0.973698070005744820,	0.973686676678586770,	0.973675280917212120,	
+0.973663882721649280,	0.973652482091926670,	0.973641079028072840,	0.973629673530116090,	0.973618265598085400,	0.973606855232009070,	0.973595442431915650,	0.973584027197833550,	
+0.973572609529791300,	0.973561189427817660,	0.973549766891940840,	0.973538341922189690,	0.973526914518592860,	0.973515484681178660,	0.973504052409975620,	0.973492617705012610,	
+0.973481180566318050,	0.973469740993920470,	0.973458298987848410,	0.973446854548130740,	0.973435407674795970,	0.973423958367872650,	0.973412506627389430,	0.973401052453374940,	
+0.973389595845857940,	0.973378136804866840,	0.973366675330430200,	0.973355211422577080,	0.973343745081335920,	0.973332276306735470,	0.973320805098804250,	0.973309331457571040,	
+0.973297855383064460,	0.973286376875313050,	0.973274895934346020,	0.973263412560191670,	0.973251926752878750,	0.973240438512436020,	0.973228947838892240,	0.973217454732276050,	
+0.973205959192616320,	0.973194461219941350,	0.973182960814280570,	0.973171457975662290,	0.973159952704115370,	0.973148444999668570,	0.973136934862350760,	0.973125422292190460,	
+0.973113907289216540,	0.973102389853457980,	0.973090869984943430,	0.973079347683701750,	0.973067822949761680,	0.973056295783152110,	0.973044766183901680,	0.973033234152039460,	
+0.973021699687593890,	0.973010162790594270,	0.972998623461069250,	0.972987081699047680,	0.972975537504558340,	0.972963990877630190,	0.972952441818292100,	0.972940890326572940,	
+0.972929336402501340,	0.972917780046106520,	0.972906221257417330,	0.972894660036462520,	0.972883096383271080,	0.972871530297871990,	0.972859961780293990,	0.972848390830565850,	
+0.972836817448716970,	0.972825241634776130,	0.972813663388772070,	0.972802082710733870,	0.972790499600690530,	0.972778914058670900,	0.972767326084703950,	0.972755735678818570,	
+0.972744142841044050,	0.972732547571409030,	0.972720949869942840,	0.972709349736674110,	0.972697747171632040,	0.972686142174845720,	0.972674534746343910,	0.972662924886155580,	
+0.972651312594310260,	0.972639697870836480,	0.972628080715763570,	0.972616461129120480,	0.972604839110936200,	0.972593214661239820,	0.972581587780060210,	0.972569958467426780,	
+0.972558326723368500,	0.972546692547914370,	0.972535055941093570,	0.972523416902935090,	0.972511775433468120,	0.972500131532721630,	0.972488485200724620,	0.972476836437506600,	
+0.972465185243096550,	0.972453531617523570,	0.972441875560816630,	0.972430217073005030,	0.972418556154117990,	0.972406892804184240,	0.972395227023233550,	0.972383558811294790,	
+0.972371888168397040,	0.972360215094569710,	0.972348539589841690,	0.972336861654242380,	0.972325181287800990,	0.972313498490546380,	0.972301813262508200,	0.972290125603715530,	
+0.972278435514197570,	0.972266742993983520,	0.972255048043102480,	0.972243350661583960,	0.972231650849457060,	0.972219948606750760,	0.972208243933494810,	0.972196536829718290,	
+0.972184827295450420,	0.972173115330720480,	0.972161400935557700,	0.972149684109991470,	0.972137964854050800,	0.972126243167765520,	0.972114519051164530,	0.972102792504277220,	
+0.972091063527133040,	0.972079332119761050,	0.972067598282190800,	0.972055862014451600,	0.972044123316572530,	0.972032382188583340,	0.972020638630513130,	0.972008892642391430,	
+0.971997144224247430,	0.971985393376110670,	0.971973640098010350,	0.971961884389975880,	0.971950126252036580,	0.971938365684222090,	0.971926602686561720,	0.971914837259084900,	
+0.971903069401820920,	0.971891299114799320,	0.971879526398049420,	0.971867751251600520,	0.971855973675482490,	0.971844193669724520,	0.971832411234356040,	0.971820626369406470,	
+0.971808839074905450,	0.971797049350882180,	0.971785257197366410,	0.971773462614387240,	0.971761665601974630,	0.971749866160157900,	0.971738064288966470,	0.971726259988429870,	
+0.971714453258577640,	0.971702644099439290,	0.971690832511044160,	0.971679018493422090,	0.971667202046602510,	0.971655383170614840,	0.971643561865488840,	0.971631738131253810,	
+0.971619911967939510,	0.971608083375575360,	0.971596252354190890,	0.971584418903815970,	0.971572583024480020,	0.971560744716212570,	0.971548903979043250,	0.971537060813001730,	
+0.971525215218117520,	0.971513367194420270,	0.971501516741939410,	0.971489663860704900,	0.971477808550746280,	0.971465950812093190,	0.971454090644775170,	0.971442228048821850,	
+0.971430363024263110,	0.971418495571128140,	0.971406625689447250,	0.971394753379249740,	0.971382878640565270,	0.971371001473423700,	0.971359121877854560,	0.971347239853887710,	
+0.971335355401552690,	0.971323468520879140,	0.971311579211897040,	0.971299687474636020,	0.971287793309125850,	0.971275896715396050,	0.971263997693476600,	0.971252096243397260,	
+0.971240192365187550,	0.971228286058877120,	0.971216377324496280,	0.971204466162074450,	0.971192552571641500,	0.971180636553227060,	0.971168718106861120,	0.971156797232573420,	
+0.971144873930393390,	0.971132948200351450,	0.971121020042477130,	0.971109089456800300,	0.971097156443350820,	0.971085221002158330,	0.971073283133252810,	0.971061342836664010,	
+0.971049400112421800,	0.971037454960556160,	0.971025507381096940,	0.971013557374074020,	0.971001604939517150,	0.970989650077456190,	0.970977692787921230,	0.970965733070941810,	
+0.970953770926548220,	0.970941806354770120,	0.970929839355637700,	0.970917869929180500,	0.970905898075428710,	0.970893923794412190,	0.970881947086160820,	0.970869967950704460,	
+0.970857986388073300,	0.970846002398297210,	0.970834015981406060,	0.970822027137429930,	0.970810035866398800,	0.970798042168342420,	0.970786046043291000,	0.970774047491274270,	
+0.970762046512322670,	0.970750043106465950,	0.970738037273734090,	0.970726029014157170,	0.970714018327765050,	0.970702005214588050,	0.970689989674655700,	0.970677971707998630,	
+0.970665951314646720,	0.970653928494629840,	0.970641903247978170,	0.970629875574721690,	0.970617845474890610,	0.970605812948514780,	0.970593777995624300,	0.970581740616249580,	
+0.970569700810420600,	0.970557658578167230,	0.970545613919519770,	0.970533566834508310,	0.970521517323162830,	0.970509465385513640,	0.970497411021590590,	0.970485354231424120,	
+0.970473295015044310,	0.970461233372481360,	0.970449169303765240,	0.970437102808926260,	0.970425033887994390,	0.970412962540999850,	0.970400888767973040,	0.970388812568944050,	
+0.970376733943943080,	0.970364652893000220,	0.970352569416145670,	0.970340483513409740,	0.970328395184822610,	0.970316304430414280,	0.970304211250215490,	0.970292115644255990,	
+0.970280017612566330,	0.970267917155176570,	0.970255814272117050,	0.970243708963418050,	0.970231601229109450,	0.970219491069222120,	0.970207378483786130,	0.970195263472831580,	
+0.970183146036388890,	0.970171026174488360,	0.970158903887160310,	0.970146779174434930,	0.970134652036342420,	0.970122522472913530,	0.970110390484178240,	0.970098256070167090,	
+0.970086119230910150,	0.970073979966438070,	0.970061838276780940,	0.970049694161969290,	0.970037547622033090,	0.970025398657003320,	0.970013247266909960,	0.970001093451783650,	
+0.969988937211654470,	0.969976778546552950,	0.969964617456509530,	0.969952453941554380,	0.969940288001718280,	0.969928119637031410,	0.969915948847524300,	0.969903775633227270,	
+0.969891599994170850,	0.969879421930385340,	0.969867241441901400,	0.969855058528749090,	0.969842873190959300,	0.969830685428562430,	0.969818495241588810,	0.969806302630068950,	
+0.969794107594033280,	0.969781910133512340,	0.969769710248536750,	0.969757507939136510,	0.969745303205342800,	0.969733096047185830,	0.969720886464696120,	0.969708674457904210,	
+0.969696460026840620,	0.969684243171535790,	0.969672023892020230,	0.969659802188324820,	0.969647578060479850,	0.969635351508515990,	0.969623122532463740,	0.969610891132353660,	
+0.969598657308216370,	0.969586421060082420,	0.969574182387982210,	0.969561941291946730,	0.969549697772006500,	0.969537451828191950,	0.969525203460533720,	0.969512952669062570,	
+0.969500699453809010,	0.969488443814803480,	0.969476185752077060,	0.969463925265660160,	0.969451662355583550,	0.969439397021877650,	0.969427129264573310,	0.969414859083701170,	
+0.969402586479291890,	0.969390311451375890,	0.969378033999984230,	0.969365754125147690,	0.969353471826896570,	0.969341187105261960,	0.969328899960274270,	0.969316610391964370,	
+0.969304318400362910,	0.969292023985500410,	0.969279727147408180,	0.969267427886116530,	0.969255126201656330,	0.969242822094058320,	0.969230515563353270,	0.969218206609571920,	
+0.969205895232744810,	0.969193581432903240,	0.969181265210077750,	0.969168946564298970,	0.969156625495597890,	0.969144302004005250,	0.969131976089551820,	0.969119647752268550,	
+0.969107316992185890,	0.969094983809335120,	0.969082648203746900,	0.969070310175452090,	0.969057969724481440,	0.969045626850865930,	0.969033281554636310,	0.969020933835823330,	
+0.969008583694458190,	0.968996231130571650,	0.968983876144194460,	0.968971518735357580,	0.968959158904091900,	0.968946796650428380,	0.968934431974397880,	0.968922064876031050,	
+0.968909695355359200,	0.968897323412413190,	0.968884949047223890,	0.968872572259822150,	0.968860193050239070,	0.968847811418505510,	0.968835427364652340,	0.968823040888710410,	
+0.968810651990711040,	0.968798260670685200,	0.968785866928663530,	0.968773470764677350,	0.968761072178757400,	0.968748671170934770,	0.968736267741240220,	0.968723861889705270,	
+0.968711453616360680,	0.968699042921237430,	0.968686629804366590,	0.968674214265779150,	0.968661796305506200,	0.968649375923578690,	0.968636953120027620,	0.968624527894884400,	
+0.968612100248179790,	0.968599670179944860,	0.968587237690210930,	0.968574802779008760,	0.968562365446369640,	0.968549925692324680,	0.968537483516904610,	0.968525038920140970,	
+0.968512591902064850,	0.968500142462707210,	0.968487690602099270,	0.968475236320271990,	0.968462779617256690,	0.968450320493084220,	0.968437858947786220,	0.968425394981393460,	
+0.968412928593937350,	0.968400459785448860,	0.968387988555959200,	0.968375514905499560,	0.968363038834101130,	0.968350560341794900,	0.968338079428612500,	0.968325596094584910,	
+0.968313110339743320,	0.968300622164118940,	0.968288131567742960,	0.968275638550646690,	0.968263143112861210,	0.968250645254417950,	0.968238144975348100,	0.968225642275682970,	
+0.968213137155453650,	0.968200629614691550,	0.968188119653427880,	0.968175607271693830,	0.968163092469520590,	0.968150575246939820,	0.968138055603982580,	0.968125533540680320,	
+0.968113009057064100,	0.968100482153165460,	0.968087952829015610,	0.968075421084645840,	0.968062886920087240,	0.968050350335371680,	0.968037811330530350,	0.968025269905594340,	
+0.968012726060595300,	0.968000179795564300,	0.967987631110532990,	0.967975080005532230,	0.967962526480594110,	0.967949970535749600,	0.967937412171030240,	0.967924851386467330,	
+0.967912288182092300,	0.967899722557936440,	0.967887154514031400,	0.967874584050408160,	0.967862011167098800,	0.967849435864134300,	0.967836858141546300,	0.967824277999366100,	
+0.967811695437625240,	0.967799110456355140,	0.967786523055587210,	0.967773933235352770,	0.967761340995683780,	0.967748746336611340,	0.967736149258167090,	0.967723549760382440,	
+0.967710947843288930,	0.967698343506918080,	0.967685736751301100,	0.967673127576470060,	0.967660515982456170,	0.967647901969290960,	0.967635285537006060,	0.967622666685632900,	
+0.967610045415203120,	0.967597421725748250,	0.967584795617299490,	0.967572167089889020,	0.967559536143548170,	0.967546902778308460,	0.967534266994201420,	0.967521628791258800,	
+0.967508988169512140,	0.967496345128992630,	0.967483699669732580,	0.967471051791763290,	0.967458401495116420,	0.967445748779823480,	0.967433093645916120,	0.967420436093426090,	
+0.967407776122385040,	0.967395113732824160,	0.967382448924775870,	0.967369781698271370,	0.967357112053342520,	0.967344439990020730,	0.967331765508337990,	0.967319088608325720,	
+0.967306409290015770,	0.967293727553439680,	0.967281043398629300,	0.967268356825616400,	0.967255667834432620,	0.967242976425109700,	0.967230282597679290,	0.967217586352173250,	
+0.967204887688623010,	0.967192186607060630,	0.967179483107517890,	0.967166777190026530,	0.967154068854618080,	0.967141358101324510,	0.967128644930177580,	0.967115929341208940,	
+0.967103211334450320,	0.967090490909933930,	0.967077768067691300,	0.967065042807754180,	0.967052315130154550,	0.967039585034924040,	0.967026852522094640,	0.967014117591698090,	
+0.967001380243766030,	0.966988640478330770,	0.966975898295423850,	0.966963153695077130,	0.966950406677322680,	0.966937657242192160,	0.966924905389717430,	0.966912151119930230,	
+0.966899394432862880,	0.966886635328547130,	0.966873873807014730,	0.966861109868297650,	0.966848343512427770,	0.966835574739437040,	0.966822803549357350,	0.966810029942220430,	
+0.966797253918058710,	0.966784475476903940,	0.966771694618787870,	0.966758911343742480,	0.966746125651799960,	0.966733337542992070,	0.966720547017350550,	0.966707754074908050,	
+0.966694958715696000,	0.966682160939746680,	0.966669360747091870,	0.966656558137763740,	0.966643753111794070,	0.966630945669215150,	0.966618135810058620,	0.966605323534356910,	
+0.966592508842141980,	0.966579691733445710,	0.966566872208300290,	0.966554050266737570,	0.966541225908789880,	0.966528399134488960,	0.966515569943866890,	0.966502738336956210,	
+0.966489904313788560,	0.966477067874396130,	0.966464229018811130,	0.966451387747065520,	0.966438544059191500,	0.966425697955220820,	0.966412849435186130,	0.966399998499119280,	
+0.966387145147052480,	0.966374289379017810,	0.966361431195047470,	0.966348570595173540,	0.966335707579428100,	0.966322842147843250,	0.966309974300451510,	0.966297104037284750,	
+0.966284231358375270,	0.966271356263755270,	0.966258478753456830,	0.966245598827512260,	0.966232716485953660,	0.966219831728812980,	0.966206944556122990,	0.966194054967915660,	
+0.966181162964223180,	0.966168268545077760,	0.966155371710511690,	0.966142472460557180,	0.966129570795246310,	0.966116666714611720,	0.966103760218685490,	0.966090851307499830,	
+0.966077939981087040,	0.966065026239479320,	0.966052110082709080,	0.966039191510808640,	0.966026270523809960,	0.966013347121745800,	0.966000421304648360,	0.965987493072549720,	
+0.965974562425482520,	0.965961629363478740,	0.965948693886571010,	0.965935755994791310,	0.965922815688172400,	0.965909872966746460,	0.965896927830545820,	0.965883980279602870,	
+0.965871030313950050,	0.965858077933619550,	0.965845123138643900,	0.965832165929055300,	0.965819206304886380,	0.965806244266169460,	0.965793279812936940,	0.965780312945221260,	
+0.965767343663054830,	0.965754371966469960,	0.965741397855499170,	0.965728421330174780,	0.965715442390529420,	0.965702461036595520,	0.965689477268405480,	0.965676491085991630,	
+0.965663502489386700,	0.965650511478622910,	0.965637518053732660,	0.965624522214748810,	0.965611523961703690,	0.965598523294629810,	0.965585520213559590,	0.965572514718525570,	
+0.965559506809560150,	0.965546496486696100,	0.965533483749965500,	0.965520468599401440,	0.965507451035036320,	0.965494431056902470,	0.965481408665032510,	0.965468383859459100,	
+0.965455356640214650,	0.965442327007331680,	0.965429294960843070,	0.965416260500781220,	0.965403223627178670,	0.965390184340068180,	0.965377142639482160,	0.965364098525453240,	
+0.965351051998014190,	0.965338003057197190,	0.965324951703035450,	0.965311897935561270,	0.965298841754807400,	0.965285783160806490,	0.965272722153591060,	0.965259658733193750,	
+0.965246592899647430,	0.965233524652984290,	0.965220453993237640,	0.965207380920439780,	0.965194305434623480,	0.965181227535821470,	0.965168147224066410,	0.965155064499390920,	
+0.965141979361827550,	0.965128891811409480,	0.965115801848169140,	0.965102709472139390,	0.965089614683352750,	0.965076517481842200,	0.965063417867640270,	0.965050315840779830,	
+0.965037211401293280,	0.965024104549214060,	0.965010995284574570,	0.964997883607407460,	0.964984769517745810,	0.964971653015622160,	0.964958534101069350,	0.964945412774120270,	
+0.964932289034807320,	0.964919162883163930,	0.964906034319222730,	0.964892903343016360,	0.964879769954577690,	0.964866634153939700,	0.964853495941135010,	0.964840355316196390,	
+0.964827212279157130,	0.964814066830049890,	0.964800918968907410,	0.964787768695762660,	0.964774616010648510,	0.964761460913597820,	0.964748303404643460,	0.964735143483818060,	
+0.964721981151155040,	0.964708816406687150,	0.964695649250447150,	0.964682479682468120,	0.964669307702782810,	0.964656133311424190,	0.964642956508425130,	0.964629777293818820,	
+0.964616595667638020,	0.964603411629915810,	0.964590225180685160,	0.964577036319978820,	0.964563845047829880,	0.964550651364271430,	0.964537455269335990,	0.964524256763057200,	
+0.964511055845467810,	0.964497852516600810,	0.964484646776489040,	0.964471438625165820,	0.964458228062663900,	0.964445015089016370,	0.964431799704256190,	0.964418581908416670,	
+0.964405361701530680,	0.964392139083631310,	0.964378914054751620,	0.964365686614924610,	0.964352456764183350,	0.964339224502560820,	0.964325989830090440,	0.964312752746805060,	
+0.964299513252737770,	0.964286271347921660,	0.964273027032389930,	0.964259780306175650,	0.964246531169311920,	0.964233279621831580,	0.964220025663768300,	0.964206769295155030,	
+0.964193510516024750,	0.964180249326410670,	0.964166985726346070,	0.964153719715863940,	0.964140451294997480,	0.964127180463779650,	0.964113907222244220,	0.964100631570423920,	
+0.964087353508352060,	0.964074073036061850,	0.964060790153586480,	0.964047504860959030,	0.964034217158212690,	0.964020927045381000,	0.964007634522496940,	0.963994339589593910,	
+0.963981042246704890,	0.963967742493863410,	0.963954440331102450,	0.963941135758455530,	0.963927828775955400,	0.963914519383636040,	0.963901207581530310,	0.963887893369671510,	
+0.963874576748093070,	0.963861257716828180,	0.963847936275910140,	0.963834612425372050,	0.963821286165247650,	0.963807957495570020,	0.963794626416372480,	0.963781292927688330,	
+0.963767957029550980,	0.963754618721993860,	0.963741278005050050,	0.963727934878752860,	0.963714589343136030,	0.963701241398232770,	0.963687891044076480,	0.963674538280700380,	
+0.963661183108137860,	0.963647825526422470,	0.963634465535587510,	0.963621103135666180,	0.963607738326692330,	0.963594371108699050,	0.963581001481719880,	0.963567629445788220,	
+0.963554255000937500,	0.963540878147201130,	0.963527498884612310,	0.963514117213205010,	0.963500733133012430,	0.963487346644067990,	0.963473957746405210,	0.963460566440057510,	
+0.963447172725058420,	0.963433776601441360,	0.963420378069239640,	0.963406977128487220,	0.963393573779217300,	0.963380168021463530,	0.963366759855259320,	0.963353349280638200,	
+0.963339936297633700,	0.963326520906279350,	0.963313103106608450,	0.963299682898655090,	0.963286260282452460,	0.963272835258034200,	0.963259407825433840,	0.963245977984685030,	
+0.963232545735821180,	0.963219111078875810,	0.963205674013882910,	0.963192234540875770,	0.963178792659888040,	0.963165348370953360,	0.963151901674105250,	0.963138452569377470,	
+0.963125001056803540,	0.963111547136416780,	0.963098090808251480,	0.963084632072340960,	0.963071170928718860,	0.963057707377418800,	0.963044241418474440,	0.963030773051919530,	
+0.963017302277787480,	0.963003829096112260,	0.962990353506927630,	0.962976875510267120,	0.962963395106164350,	0.962949912294653100,	0.962936427075767100,	0.962922939449539990,	
+0.962909449416005310,	0.962895956975197250,	0.962882462127149230,	0.962868964871895110,	0.962855465209468630,	0.962841963139903450,	0.962828458663233410,	0.962814951779492170,	
+0.962801442488713240,	0.962787930790931060,	0.962774416686179020,	0.962760900174490900,	0.962747381255900650,	0.962733859930441800,	0.962720336198148340,	0.962706810059053900,	
+0.962693281513192560,	0.962679750560598070,	0.962666217201304190,	0.962652681435344770,	0.962639143262753570,	0.962625602683564670,	0.962612059697811610,	0.962598514305528230,	
+0.962584966506748850,	0.962571416301507000,	0.962557863689836650,	0.962544308671771540,	0.962530751247345770,	0.962517191416593090,	0.962503629179547350,	0.962490064536242420,	
+0.962476497486712490,	0.962462928030991320,	0.962449356169112870,	0.962435781901111010,	0.962422205227019710,	0.962408626146872950,	0.962395044660704250,	0.962381460768548250,	
+0.962367874470438590,	0.962354285766409360,	0.962340694656494300,	0.962327101140727500,	0.962313505219142940,	0.962299906891774580,	0.962286306158656290,	0.962272703019822480,	
+0.962259097475306910,	0.962245489525143550,	0.962231879169366480,	0.962218266408009780,	0.962204651241107320,	0.962191033668693070,	0.962177413690801450,	0.962163791307466320,	
+0.962150166518721650,	0.962136539324601640,	0.962122909725140140,	0.962109277720371470,	0.962095643310329600,	0.962082006495048380,	0.962068367274562460,	0.962054725648905480,	
+0.962041081618111750,	0.962027435182215340,	0.962013786341250340,	0.962000135095250840,	0.961986481444251030,	0.961972825388284770,	0.961959166927386700,	0.961945506061590680,	
+0.961931842790930910,	0.961918177115441590,	0.961904509035156790,	0.961890838550110590,	0.961877165660337210,	0.961863490365871150,	0.961849812666746300,	0.961836132562996940,	
+0.961822450054657270,	0.961808765141761500,	0.961795077824343700,	0.961781388102438290,	0.961767695976079250,	0.961754001445301100,	0.961740304510137920,	0.961726605170624030,	
+0.961712903426793610,	0.961699199278680970,	0.961685492726320310,	0.961671783769745710,	0.961658072408991820,	0.961644358644092810,	0.961630642475082900,	0.961616923901996380,	
+0.961603202924867560,	0.961589479543730750,	0.961575753758620140,	0.961562025569569930,	0.961548294976614980,	0.961534561979789260,	0.961520826579127070,	0.961507088774662950,	
+0.961493348566430980,	0.961479605954465690,	0.961465860938801380,	0.961452113519472240,	0.961438363696512920,	0.961424611469957830,	0.961410856839841180,	0.961397099806197360,	
+0.961383340369060810,	0.961369578528465830,	0.961355814284446720,	0.961342047637038340,	0.961328278586274790,	0.961314507132190580,	0.961300733274820130,	0.961286957014197860,	
+0.961273178350358080,	0.961259397283335430,	0.961245613813164090,	0.961231827939878940,	0.961218039663514160,	0.961204248984104280,	0.961190455901683840,	0.961176660416287240,	
+0.961162862527948910,	0.961149062236703600,	0.961135259542585270,	0.961121454445629020,	0.961107646945869140,	0.961093837043340170,	0.961080024738076630,	0.961066210030113060,	
+0.961052392919483860,	0.961038573406223450,	0.961024751490366920,	0.961010927171948470,	0.960997100451002730,	0.960983271327564230,	0.960969439801667490,	0.960955605873347270,	
+0.960941769542637990,	0.960927930809573950,	0.960914089674190450,	0.960900246136521700,	0.960886400196602320,	0.960872551854466850,	0.960858701110150150,	0.960844847963686630,	
+0.960830992415110720,	0.960817134464457600,	0.960803274111761700,	0.960789411357057530,	0.960775546200379860,	0.960761678641763320,	0.960747808681242540,	0.960733936318852290,	
+0.960720061554626970,	0.960706184388601780,	0.960692304820811030,	0.960678422851289570,	0.960664538480072050,	0.960650651707193210,	0.960636762532687700,	0.960622870956590270,	
+0.960608976978935440,	0.960595080599758510,	0.960581181819093690,	0.960567280636976050,	0.960553377053440240,	0.960539471068520890,	0.960525562682252860,	0.960511651894670690,	
+0.960497738705809680,	0.960483823115704350,	0.960469905124389340,	0.960455984731899640,	0.960442061938269980,	0.960428136743535220,	0.960414209147730010,	0.960400279150889100,	
+0.960386346753047790,	0.960372411954240500,	0.960358474754502200,	0.960344535153867750,	0.960330593152372010,	0.960316648750049740,	0.960302701946935790,	0.960288752743064910,	
+0.960274801138472410,	0.960260847133192820,	0.960246890727261220,	0.960232931920712350,	0.960218970713581090,	0.960205007105902510,	0.960191041097711030,	0.960177072689042290,	
+0.960163101879930920,	0.960149128670411690,	0.960135153060519660,	0.960121175050289820,	0.960107194639756910,	0.960093211828956130,	0.960079226617922000,	0.960065239006690160,	
+0.960051248995295150,	0.960037256583772040,	0.960023261772155690,	0.960009264560481300,	0.959995264948783730,	0.959981262937097730,	0.959967258525458830,	0.959953251713901780,	
+0.959939242502461540,	0.959925230891173320,	0.959911216880071970,	0.959897200469192580,	0.959883181658570120,	0.959869160448239560,	0.959855136838236200,	0.959841110828595130,	
+0.959827082419351330,	0.959813051610539650,	0.959799018402195500,	0.959784982794353760,	0.959770944787049500,	0.959756904380317690,	0.959742861574193860,	0.959728816368712880,	
+0.959714768763909820,	0.959700718759819880,	0.959686666356478150,	0.959672611553919700,	0.959658554352179500,	0.959644494751293210,	0.959630432751295670,	0.959616368352221970,	
+0.959602301554107420,	0.959588232356987090,	0.959574160760896190,	0.959560086765869900,	0.959546010371943200,	0.959531931579151620,	0.959517850387530240,	0.959503766797114240,	
+0.959489680807938840,	0.959475592420039210,	0.959461501633450680,	0.959447408448208310,	0.959433312864347190,	0.959419214881903070,	0.959405114500910820,	0.959391011721405840,	
+0.959376906543423340,	0.959362798966998610,	0.959348688992166850,	0.959334576618963150,	0.959320461847423140,	0.959306344677582130,	0.959292225109475210,	0.959278103143137660,	
+0.959263978778604920,	0.959249852015912170,	0.959235722855094840,	0.959221591296188000,	0.959207457339227300,	0.959193320984248030,	0.959179182231285510,	0.959165041080375040,	
+0.959150897531551920,	0.959136751584851450,	0.959122603240309070,	0.959108452497960280,	0.959094299357840410,	0.959080143819984740,	0.959065985884428710,	0.959051825551207830,	
+0.959037662820357300,	0.959023497691912640,	0.959009330165908950,	0.958995160242382180,	0.958980987921367540,	0.958966813202900450,	0.958952636087016310,	0.958938456573750540,	
+0.958924274663138680,	0.958910090355216130,	0.958895903650018090,	0.958881714547580530,	0.958867523047938650,	0.958853329151128090,	0.958839132857184140,	0.958824934166142340,	
+0.958810733078038210,	0.958796529592906950,	0.958782323710784650,	0.958768115431706590,	0.958753904755708210,	0.958739691682825020,	0.958725476213092680,	0.958711258346546690,	
+0.958697038083222490,	0.958682815423155370,	0.958668590366381520,	0.958654362912936260,	0.958640133062855000,	0.958625900816173490,	0.958611666172927150,	0.958597429133151710,	
+0.958583189696882610,	0.958568947864155360,	0.958554703635005940,	0.958540457009469880,	0.958526207987582590,	0.958511956569379820,	0.958497702754897100,	0.958483446544170170,	
+0.958469187937234350,	0.958454926934125710,	0.958440663534879890,	0.958426397739532420,	0.958412129548118940,	0.958397858960675090,	0.958383585977236610,	0.958369310597839140,	
+0.958355032822518220,	0.958340752651309910,	0.958326470084249650,	0.958312185121373390,	0.958297897762716570,	0.958283608008315020,	0.958269315858204410,	0.958255021312420240,	
+0.958240724370998830,	0.958226425033975590,	0.958212123301386280,	0.958197819173266740,	0.958183512649652510,	0.958169203730579680,	0.958154892416083650,	0.958140578706200290,	
+0.958126262600965670,	0.958111944100415340,	0.958097623204585250,	0.958083299913511040,	0.958068974227228590,	0.958054646145773740,	0.958040315669182240,	0.958025982797489740,	
+0.958011647530732540,	0.957997309868946160,	0.957982969812166460,	0.957968627360429430,	0.957954282513770790,	0.957939935272226540,	0.957925585635832080,	0.957911233604623940,	
+0.957896879178637750,	0.957882522357909380,	0.957868163142474690,	0.957853801532369540,	0.957839437527629900,	0.957825071128291740,	0.957810702334390580,	0.957796331145962850,	
+0.957781957563044410,	0.957767581585671100,	0.957753203213878690,	0.957738822447703360,	0.957724439287180980,	0.957710053732347300,	0.957695665783238730,	0.957681275439890900,	
+0.957666882702339910,	0.957652487570621710,	0.957638090044772290,	0.957623690124827730,	0.957609287810823880,	0.957594883102796610,	0.957580476000782330,	0.957566066504816790,	
+0.957551654614936190,	0.957537240331176490,	0.957522823653573550,	0.957508404582163690,	0.957493983116982750,	0.957479559258066600,	0.957465133005451770,	0.957450704359174230,	
+0.957436273319269840,	0.957421839885774780,	0.957407404058725040,	0.957392965838156920,	0.957378525224106050,	0.957364082216609180,	0.957349636815702070,	0.957335189021420900,	
+0.957320738833801750,	0.957306286252880720,	0.957291831278693990,	0.957277373911277650,	0.957262914150667670,	0.957248451996900670,	0.957233987450012540,	0.957219520510039450,	
+0.957205051177017490,	0.957190579450982960,	0.957176105331971950,	0.957161628820020650,	0.957147149915165030,	0.957132668617441840,	0.957118184926887050,	0.957103698843536630,	
+0.957089210367427110,	0.957074719498594460,	0.957060226237075100,	0.957045730582904870,	0.957031232536120550,	0.957016732096758190,	0.957002229264853900,	0.956987724040444190,	
+0.956973216423565030,	0.956958706414252960,	0.956944194012544050,	0.956929679218474380,	0.956915162032080820,	0.956900642453399340,	0.956886120482466240,	0.956871596119317820,	
+0.956857069363990400,	0.956842540216520380,	0.956828008676943730,	0.956813474745297320,	0.956798938421617230,	0.956784399705939760,	0.956769858598301330,	0.956755315098738120,	
+0.956740769207286790,	0.956726220923983520,	0.956711670248864390,	0.956697117181966260,	0.956682561723325440,	0.956668003872978230,	0.956653443630961050,	0.956638880997310090,	
+0.956624315972062100,	0.956609748555253270,	0.956595178746919790,	0.956580606547098640,	0.956566031955825900,	0.956551454973138200,	0.956536875599071750,	0.956522293833663160,	
+0.956507709676948870,	0.956493123128965060,	0.956478534189748600,	0.956463942859335890,	0.956449349137763250,	0.956434753025067310,	0.956420154521284480,	0.956405553626451300,	
+0.956390950340604170,	0.956376344663779410,	0.956361736596014090,	0.956347126137344410,	0.956332513287806880,	0.956317898047438050,	0.956303280416274550,	0.956288660394352790,	
+0.956274037981709400,	0.956259413178380700,	0.956244785984403660,	0.956230156399814680,	0.956215524424650300,	0.956200890058947150,	0.956186253302741760,	0.956171614156070770,	
+0.956156972618970370,	0.956142328691477860,	0.956127682373629550,	0.956113033665462080,	0.956098382567011960,	0.956083729078315850,	0.956069073199410480,	0.956054414930332390,	
+0.956039754271118090,	0.956025091221804570,	0.956010425782428340,	0.955995757953026050,	0.955981087733634330,	0.955966415124289930,	0.955951740125029590,	0.955937062735889520,	
+0.955922382956907010,	0.955907700788118710,	0.955893016229561020,	0.955878329281270810,	0.955863639943284830,	0.955848948215639700,	0.955834254098372190,	0.955819557591518820,	
+0.955804858695116890,	0.955790157409202700,	0.955775453733813120,	0.955760747668984890,	0.955746039214754870,	0.955731328371159710,	0.955716615138236250,	0.955701899516021030,	
+0.955687181504551230,	0.955672461103863500,	0.955657738313994700,	0.955643013134981460,	0.955628285566860750,	0.955613555609669320,	0.955598823263443700,	0.955584088528221300,	
+0.955569351404038650,	0.955554611890932710,	0.955539869988940140,	0.955525125698098000,	0.955510379018442930,	0.955495629950012030,	0.955480878492841690,	0.955466124646969450,	
+0.955451368412431950,	0.955436609789265920,	0.955421848777508460,	0.955407085377196320,	0.955392319588366570,	0.955377551411055960,	0.955362780845301130,	0.955348007891139720,	
+0.955333232548608250,	0.955318454817743690,	0.955303674698583020,	0.955288892191163090,	0.955274107295520980,	0.955259320011693450,	0.955244530339717680,	0.955229738279630760,	
+0.955214943831469430,	0.955200146995270670,	0.955185347771071670,	0.955170546158909170,	0.955155742158820380,	0.955140935770842030,	0.955126126995011540,	0.955111315831365660,	
+0.955096502279941580,	0.955081686340776170,	0.955066868013906610,	0.955052047299369880,	0.955037224197202830,	0.955022398707442880,	0.955007570830126990,	0.954992740565292150,	
+0.954977907912975430,	0.954963072873213910,	0.954948235446044790,	0.954933395631505140,	0.954918553429631610,	0.954903708840462050,	0.954888861864033100,	0.954874012500382060,	
+0.954859160749546020,	0.954844306611562050,	0.954829450086467360,	0.954814591174299010,	0.954799729875093870,	0.954784866188889800,	0.954770000115723440,	0.954755131655632190,	
+0.954740260808653040,	0.954725387574823170,	0.954710511954179890,	0.954695633946760160,	0.954680753552601510,	0.954665870771741030,	0.954650985604215800,	0.954636098050063110,	
+0.954621208109320270,	0.954606315782024370,	0.954591421068212600,	0.954576523967922140,	0.954561624481190530,	0.954546722608054950,	0.954531818348552500,	0.954516911702720460,	
+0.954502002670596260,	0.954487091252216980,	0.954472177447620030,	0.954457261256842270,	0.954442342679921670,	0.954427421716895210,	0.954412498367800290,	0.954397572632674000,	
+0.954382644511553860,	0.954367714004477060,	0.954352781111480700,	0.954337845832602730,	0.954322908167880010,	0.954307968117350190,	0.954293025681050340,	0.954278080859017890,	
+0.954263133651290340,	0.954248184057904900,	0.954233232078898760,	0.954218277714309780,	0.954203320964175150,	0.954188361828532170,	0.954173400307418370,	0.954158436400870950,	
+0.954143470108927530,	0.954128501431625090,	0.954113530369001710,	0.954098556921094580,	0.954083581087940890,	0.954068602869578400,	0.954053622266044290,	0.954038639277376200,	
+0.954023653903611550,	0.954008666144787410,	0.953993676000941870,	0.953978683472112120,	0.953963688558335800,	0.953948691259650090,	0.953933691576092760,	0.953918689507701200,	
+0.953903685054512840,	0.953888678216565090,	0.953873668993895920,	0.953858657386542520,	0.953843643394542420,	0.953828627017933360,	0.953813608256752650,	0.953798587111037930,	
+0.953783563580826390,	0.953768537666156320,	0.953753509367064930,	0.953738478683589630,	0.953723445615768270,	0.953708410163638280,	0.953693372327237170,	0.953678332106602690,	
+0.953663289501772150,	0.953648244512783630,	0.953633197139674430,	0.953618147382482300,	0.953603095241244760,	0.953588040715999560,	0.953572983806784240,	0.953557924513636410,	
+0.953542862836593510,	0.953527798775693710,	0.953512732330974440,	0.953497663502473340,	0.953482592290228140,	0.953467518694276370,	0.953452442714655790,	0.953437364351403920,	
+0.953422283604558940,	0.953407200474158170,	0.953392114960239350,	0.953377027062840330,	0.953361936781998760,	0.953346844117752280,	0.953331749070138730,	0.953316651639195540,	
+0.953301551824960900,	0.953286449627472440,	0.953271345046767920,	0.953256238082884950,	0.953241128735861420,	0.953226017005735060,	0.953210902892543400,	0.953195786396324850,	
+0.953180667517116720,	0.953165546254956860,	0.953150422609883250,	0.953135296581933520,	0.953120168171145640,	0.953105037377557250,	0.953089904201206100,	0.953074768642130370,	
+0.953059630700367700,	0.953044490375955950,	0.953029347668933100,	0.953014202579336780,	0.952999055107204950,	0.952983905252575480,	0.952968753015486000,	0.952953598395974930,	
+0.952938441394079790,	0.952923282009838670,	0.952908120243289190,	0.952892956094469560,	0.952877789563417510,	0.952862620650170580,	0.952847449354767510,	0.952832275677245820,	
+0.952817099617643380,	0.952801921175998160,	0.952786740352348230,	0.952771557146731340,	0.952756371559185690,	0.952741183589748800,	0.952725993238459190,	0.952710800505354620,	
+0.952695605390473040,	0.952680407893852440,	0.952665208015530780,	0.952650005755546150,	0.952634801113936170,	0.952619594090739600,	0.952604384685993950,	0.952589172899737320,	
+0.952573958732007790,	0.952558742182843420,	0.952543523252282090,	0.952528301940361980,	0.952513078247120840,	0.952497852172597300,	0.952482623716829120,	0.952467392879854380,	
+0.952452159661711260,	0.952436924062437630,	0.952421686082071670,	0.952406445720651580,	0.952391202978215000,	0.952375957854800780,	0.952360710350446670,	0.952345460465190750,	
+0.952330208199071100,	0.952314953552126030,	0.952299696524393610,	0.952284437115911600,	0.952269175326718730,	0.952253911156852980,	0.952238644606352550,	0.952223375675255390,	
+0.952208104363599820,	0.952192830671423910,	0.952177554598766070,	0.952162276145663950,	0.952146995312156520,	0.952131712098281510,	0.952116426504077240,	0.952101138529581890,	
+0.952085848174833770,	0.952070555439870960,	0.952055260324731760,	0.952039962829454240,	0.952024662954076950,	0.952009360698638060,	0.951994056063175780,	0.951978749047728390,	
+0.951963439652334100,	0.951948127877031200,	0.951932813721857670,	0.951917497186852370,	0.951902178272053370,	0.951886856977498970,	0.951871533303227380,	0.951856207249277000,	
+0.951840878815686020,	0.951825548002492860,	0.951810214809735600,	0.951794879237453100,	0.951779541285683320,	0.951764200954464790,	0.951748858243835700,	0.951733513153834480,	
+0.951718165684499410,	0.951702815835868800,	0.951687463607981290,	0.951672109000875180,	0.951656752014588770,	0.951641392649160480,	0.951626030904628720,	0.951610666781031900,	
+0.951595300278408330,	0.951579931396796310,	0.951564560136234800,	0.951549186496761790,	0.951533810478415790,	0.951518432081235320,	0.951503051305258810,	0.951487668150524660,	
+0.951472282617071290,	0.951456894704937000,	0.951441504414160640,	0.951426111744780640,	0.951410716696835300,	0.951395319270363140,	0.951379919465402680,	0.951364517281992560,	
+0.951349112720170750,	0.951333705779976450,	0.951318296461447830,	0.951302884764623550,	0.951287470689542110,	0.951272054236241840,	0.951256635404761570,	0.951241214195139630,	
+0.951225790607414410,	0.951210364641625010,	0.951194936297809710,	0.951179505576007060,	0.951164072476255560,	0.951148636998593980,	0.951133199143060830,	0.951117758909694520,	
+0.951102316298533700,	0.951086871309617330,	0.951071423942983720,	0.951055974198671610,	0.951040522076719520,	0.951025067577166210,	0.951009610700050190,	0.950994151445409770,	
+0.950978689813284370,	0.950963225803712180,	0.950947759416731930,	0.950932290652382380,	0.950916819510701950,	0.950901345991729600,	0.950885870095503850,	0.950870391822063120,	
+0.950854911171446720,	0.950839428143693040,	0.950823942738840740,	0.950808454956928560,	0.950792964797995350,	0.950777472262079650,	0.950761977349220080,	0.950746480059455720,	
+0.950730980392825220,	0.950715478349367320,	0.950699973929120650,	0.950684467132124070,	0.950668957958416330,	0.950653446408036170,	0.950637932481022240,	0.950622416177413610,	
+0.950606897497249030,	0.950591376440567130,	0.950575853007406880,	0.950560327197806920,	0.950544799011806110,	0.950529268449443410,	0.950513735510757130,	0.950498200195786900,	
+0.950482662504571140,	0.950467122437148700,	0.950451579993558560,	0.950436035173839340,	0.950420487978030140,	0.950404938406169350,	0.950389386458296510,	0.950373832134450260,	
+0.950358275434669330,	0.950342716358992810,	0.950327154907459450,	0.950311591080108210,	0.950296024876977950,	0.950280456298107420,	0.950264885343536040,	0.950249312013302430,	
+0.950233736307445450,	0.950218158226004190,	0.950202577769017620,	0.950186994936524480,	0.950171409728563950,	0.950155822145174580,	0.950140232186395870,	0.950124639852266690,	
+0.950109045142825900,	0.950093448058112470,	0.950077848598165350,	0.950062246763023640,	0.950046642552726080,	0.950031035967312200,	0.950015427006820730,	0.949999815671290660,	
+0.949984201960761050,	0.949968585875270890,	0.949952967414859350,	0.949937346579565410,	0.949921723369427710,	0.949906097784486090,	0.949890469824779200,	0.949874839490346120,	
+0.949859206781225930,	0.949843571697457700,	0.949827934239080630,	0.949812294406133350,	0.949796652198655610,	0.949781007616686380,	0.949765360660264510,	0.949749711329429200,	
+0.949734059624219750,	0.949718405544675020,	0.949702749090834410,	0.949687090262736570,	0.949671429060421230,	0.949655765483927380,	0.949640099533294200,	0.949624431208560660,	
+0.949608760509766060,	0.949593087436949590,	0.949577411990150330,	0.949561734169407370,	0.949546053974760220,	0.949530371406248070,	0.949514686463909910,	0.949498999147785020,	
+0.949483309457912710,	0.949467617394332050,	0.949451922957082140,	0.949436226146202600,	0.949420526961732620,	0.949404825403711290,	0.949389121472177800,	0.949373415167171660,	
+0.949357706488731860,	0.949341995436897790,	0.949326282011708540,	0.949310566213203870,	0.949294848041422720,	0.949279127496404420,	0.949263404578188360,	0.949247679286813750,	
+0.949231951622319990,	0.949216221584746390,	0.949200489174131910,	0.949184754390516420,	0.949169017233939090,	0.949153277704439250,	0.949137535802056180,	0.949121791526829290,	
+0.949106044878797910,	0.949090295858001200,	0.949074544464478920,	0.949058790698270370,	0.949043034559414860,	0.949027276047951670,	0.949011515163920350,	0.948995751907360190,	
+0.948979986278310710,	0.948964218276810990,	0.948948447902900890,	0.948932675156619830,	0.948916900038006990,	0.948901122547101910,	0.948885342683944090,	0.948869560448572850,	
+0.948853775841027370,	0.948837988861347850,	0.948822199509573250,	0.948806407785743210,	0.948790613689897140,	0.948774817222074570,	0.948759018382314910,	0.948743217170657790,	
+0.948727413587142300,	0.948711607631808510,	0.948695799304695720,	0.948679988605843460,	0.948664175535291250,	0.948648360093078510,	0.948632542279244980,	0.948616722093829970,	
+0.948600899536872990,	0.948585074608414010,	0.948569247308492350,	0.948553417637147510,	0.948537585594419250,	0.948521751180346870,	0.948505914394970230,	0.948490075238328510,	
+0.948474233710461800,	0.948458389811409620,	0.948442543541211380,	0.948426694899906830,	0.948410843887535490,	0.948394990504137110,	0.948379134749751220,	0.948363276624417220,	
+0.948347416128175300,	0.948331553261064770,	0.948315688023125490,	0.948299820414396870,	0.948283950434918750,	0.948268078084730790,	0.948252203363872390,	0.948236326272383630,	
+0.948220446810304150,	0.948204564977673580,	0.948188680774531560,	0.948172794200917820,	0.948156905256872020,	0.948141013942434110,	0.948125120257643280,	0.948109224202539960,	
+0.948093325777163540,	0.948077424981553900,	0.948061521815750650,	0.948045616279793560,	0.948029708373722470,	0.948013798097577130,	0.947997885451396960,	0.947981970435222370,	
+0.947966053049092870,	0.947950133293048340,	0.947934211167128280,	0.947918286671372790,	0.947902359805821600,	0.947886430570514250,	0.947870498965491030,	0.947854564990791570,	
+0.947838628646455740,	0.947822689932523390,	0.947806748849034260,	0.947790805396028220,	0.947774859573545240,	0.947758911381624710,	0.947742960820307290,	0.947727007889632490,	
+0.947711052589640060,	0.947695094920370070,	0.947679134881862280,	0.947663172474156770,	0.947647207697293270,	0.947631240551311430,	0.947615271036251870,	0.947599299152154020,	
+0.947583324899057940,	0.947567348277003620,	0.947551369286030900,	0.947535387926179750,	0.947519404197489810,	0.947503418100001720,	0.947487429633754990,	0.947471438798789810,	
+0.947455445595145940,	0.947439450022863450,	0.947423452081982420,	0.947407451772542710,	0.947391449094584060,	0.947375444048147110,	0.947359436633271490,	0.947343426849997280,	
+0.947327414698364570,	0.947311400178413310,	0.947295383290183590,	0.947279364033715040,	0.947263342409048410,	0.947247318416223450,	0.947231292055280120,	0.947215263326258610,	
+0.947199232229198880,	0.947183198764141140,	0.947167162931125460,	0.947151124730191470,	0.947135084161380040,	0.947119041224730780,	0.947102995920284020,	0.947086948248079820,	
+0.947070898208158150,	0.947054845800559210,	0.947038791025323290,	0.947022733882490030,	0.947006674372100180,	0.946990612494193700,	0.946974548248810670,	0.946958481635991280,	
+0.946942412655775610,	0.946926341308203970,	0.946910267593316200,	0.946894191511153060,	0.946878113061754400,	0.946862032245160520,	0.946845949061411510,	0.946829863510547650,	
+0.946813775592609150,	0.946797685307636190,	0.946781592655668750,	0.946765497636747550,	0.946749400250912700,	0.946733300498204260,	0.946717198378662640,	0.946701093892327930,	
+0.946684987039240530,	0.946668877819440760,	0.946652766232968460,	0.946636652279864490,	0.946620535960168820,	0.946604417273921970,	0.946588296221163920,	0.946572172801935290,	
+0.946556047016276050,	0.946539918864226500,	0.946523788345827510,	0.946507655461118920,	0.946491520210141270,	0.946475382592934840,	0.946459242609539950,	0.946443100259996890,	
+0.946426955544346080,	0.946410808462627710,	0.946394659014882510,	0.946378507201150690,	0.946362353021472540,	0.946346196475888580,	0.946330037564439120,	0.946313876287164570,	
+0.946297712644105000,	0.946281546635301400,	0.946265378260794040,	0.946249207520623250,	0.946233034414829310,	0.946216858943452870,	0.946200681106534320,	0.946184500904113990,	
+0.946168318336232160,	0.946152133402929810,	0.946135946104247120,	0.946119756440224500,	0.946103564410902600,	0.946087370016321820,	0.946071173256522460,	0.946054974131545270,	
+0.946038772641430330,	0.946022568786218820,	0.946006362565950830,	0.945990153980666880,	0.945973943030407600,	0.945957729715213520,	0.945941514035125050,	0.945925295990182490,	
+0.945909075580427030,	0.945892852805898850,	0.945876627666638490,	0.945860400162686690,	0.945844170294083740,	0.945827938060870510,	0.945811703463087290,	0.945795466500774620,	
+0.945779227173973560,	0.945762985482724420,	0.945746741427067830,	0.945730495007044310,	0.945714246222694620,	0.945697995074059380,	0.945681741561179010,	0.945665485684094140,	
+0.945649227442845740,	0.945632966837474330,	0.945616703868020550,	0.945600438534524910,	0.945584170837028170,	0.945567900775571070,	0.945551628350193910,	0.945535353560937990,	
+0.945519076407843610,	0.945502796890951620,	0.945486515010302560,	0.945470230765937280,	0.945453944157896410,	0.945437655186220690,	0.945421363850950550,	0.945405070152127270,	
+0.945388774089791270,	0.945372475663983410,	0.945356174874744330,	0.945339871722114760,	0.945323566206135560,	0.945307258326847140,	0.945290948084290930,	0.945274635478507320,	
+0.945258320509537060,	0.945242003177421020,	0.945225683482200040,	0.945209361423914760,	0.945193037002606150,	0.945176710218314620,	0.945160381071081580,	0.945144049560947660,	
+0.945127715687953620,	0.945111379452140190,	0.945095040853548450,	0.945078699892219040,	0.945062356568192820,	0.945046010881510520,	0.945029662832213460,	0.945013312420342140,	
+0.944996959645937660,	0.944980604509040760,	0.944964247009692280,	0.944947887147933210,	0.944931524923804170,	0.944915160337346570,	0.944898793388601170,	0.944882424077608700,	
+0.944866052404410130,	0.944849678369046540,	0.944833301971558680,	0.944816923211987510,	0.944800542090373900,	0.944784158606759130,	0.944767772761183950,	0.944751384553689340,	
+0.944734993984316260,	0.944718601053105790,	0.944702205760098780,	0.944685808105336200,	0.944669408088858800,	0.944653005710708200,	0.944636600970925170,	0.944620193869550540,	
+0.944603784406625400,	0.944587372582190940,	0.944570958396287910,	0.944554541848957260,	0.944538122940240530,	0.944521701670178460,	0.944505278038812120,	0.944488852046182710,	
+0.944472423692331090,	0.944455992977298430,	0.944439559901125710,	0.944423124463853900,	0.944406686665524520,	0.944390246506178420,	0.944373803985856800,	0.944357359104600500,	
+0.944340911862450950,	0.944324462259449100,	0.944308010295635710,	0.944291555971052630,	0.944275099285740720,	0.944258640239741040,	0.944242178833094690,	0.944225715065842960,	
+0.944209248938026930,	0.944192780449687800,	0.944176309600866400,	0.944159836391604500,	0.944143360821942950,	0.944126882891923150,	0.944110402601586070,	0.944093919950972920,	
+0.944077434940125080,	0.944060947569083650,	0.944044457837889480,	0.944027965746584430,	0.944011471295209570,	0.943994974483805980,	0.943978475312414970,	0.943961973781077820,	
+0.943945469889835630,	0.943928963638729580,	0.943912455027801300,	0.943895944057091980,	0.943879430726642820,	0.943862915036495000,	0.943846396986689930,	0.943829876577268800,	
+0.943813353808273030,	0.943796828679743680,	0.943780301191722400,	0.943763771344250490,	0.943747239137369020,	0.943730704571119520,	0.943714167645543280,	0.943697628360681610,	
+0.943681086716575580,	0.943664542713267160,	0.943647996350797320,	0.943631447629207480,	0.943614896548539140,	0.943598343108833390,	0.943581787310131870,	0.943565229152475870,	
+0.943548668635906580,	0.943532105760465870,	0.943515540526194800,	0.943498972933135010,	0.943482402981327680,	0.943465830670814460,	0.943449256001636540,	0.943432678973835540,	
+0.943416099587452540,	0.943399517842529620,	0.943382933739107870,	0.943366347277228790,	0.943349758456933810,	0.943333167278264550,	0.943316573741262210,	0.943299977845968310,	
+0.943283379592424590,	0.943266778980672570,	0.943250176010753560,	0.943233570682709080,	0.943216962996580640,	0.943200352952409890,	0.943183740550238130,	0.943167125790106860,	
+0.943150508672057960,	0.943133889196132840,	0.943117267362373000,	0.943100643170819990,	0.943084016621515420,	0.943067387714500720,	0.943050756449817620,	0.943034122827507320,	
+0.943017486847612000,	0.943000848510172850,	0.942984207815231730,	0.942967564762830060,	0.942950919353009450,	0.942934271585811560,	0.942917621461277670,	0.942900968979450080,	
+0.942884314140369990,	0.942867656944079150,	0.942850997390619170,	0.942834335480031700,	0.942817671212358490,	0.942801004587640930,	0.942784335605920680,	0.942767664267239900,	
+0.942750990571639910,	0.942734314519162450,	0.942717636109849160,	0.942700955343741760,	0.942684272220882020,	0.942667586741311350,	0.942650898905072030,	0.942634208712205380,	
+0.942617516162753240,	0.942600821256757260,	0.942584123994259280,	0.942567424375301060,	0.942550722399924100,	0.942534018068170170,	0.942517311380081440,	0.942500602335699540,	
+0.942483890935066020,	0.942467177178222810,	0.942450461065211580,	0.942433742596074260,	0.942417021770852630,	0.942400298589588070,	0.942383573052323120,	0.942366845159099300,	
+0.942350114909958240,	0.942333382304941900,	0.942316647344092150,	0.942299910027450840,	0.942283170355059370,	0.942266428326960280,	0.942249683943195190,	0.942232937203805850,	
+0.942216188108834120,	0.942199436658321950,	0.942182682852311220,	0.942165926690843760,	0.942149168173961100,	0.942132407301706000,	0.942115644074119740,	0.942098878491244410,	
+0.942082110553121850,	0.942065340259794050,	0.942048567611302960,	0.942031792607690430,	0.942015015248998000,	0.941998235535268400,	0.941981453466543270,	0.941964669042864470,	
+0.941947882264273950,	0.941931093130813800,	0.941914301642525880,	0.941897507799451920,	0.941880711601634450,	0.941863913049115320,	0.941847112141936280,	0.941830308880139520,	
+0.941813503263766890,	0.941796695292860590,	0.941779884967462570,	0.941763072287614580,	0.941746257253359140,	0.941729439864738000,	0.941712620121793350,	0.941695798024567150,	
+0.941678973573101370,	0.941662146767438200,	0.941645317607619380,	0.941628486093687540,	0.941611652225684550,	0.941594816003652360,	0.941577977427633160,	0.941561136497669040,	
+0.941544293213802060,	0.941527447576074320,	0.941510599584527650,	0.941493749239204810,	0.941476896540147660,	0.941460041487398150,	0.941443184080998700,	0.941426324320991160,	
+0.941409462207417840,	0.941392597740320800,	0.941375730919742030,	0.941358861745724250,	0.941341990218309330,	0.941325116337539350,	0.941308240103456710,	0.941291361516103380,	
+0.941274480575521650,	0.941257597281753400,	0.941240711634841460,	0.941223823634827820,	0.941206933281754530,	0.941190040575664020,	0.941173145516598250,	0.941156248104599750,	
+0.941139348339710580,	0.941122446221972720,	0.941105541751429130,	0.941088634928121560,	0.941071725752092520,	0.941054814223384110,	0.941037900342038600,	0.941020984108098420,	
+0.941004065521605760,	0.940987144582602690,	0.940970221291131950,	0.940953295647235730,	0.940936367650956340,	0.940919437302335960,	0.940902504601416890,	0.940885569548241650,	
+0.940868632142852210,	0.940851692385291430,	0.940834750275601480,	0.940817805813824680,	0.940800859000003320,	0.940783909834179810,	0.940766958316396450,	0.940750004446695760,	
+0.940733048225119830,	0.940716089651711500,	0.940699128726512960,	0.940682165449566620,	0.940665199820914900,	0.940648231840600090,	0.940631261508664720,	0.940614288825150970,	
+0.940597313790101700,	0.940580336403559200,	0.940563356665565900,	0.940546374576164080,	0.940529390135396490,	0.940512403343305330,	0.940495414199933100,	0.940478422705322110,	
+0.940461428859515450,	0.940444432662555060,	0.940427434114483710,	0.940410433215343680,	0.940393429965177610,	0.940376424364028020,	0.940359416411937320,	0.940342406108947700,	
+0.940325393455102470,	0.940308378450443790,	0.940291361095014100,	0.940274341388856020,	0.940257319332012060,	0.940240294924524770,	0.940223268166436530,	0.940206239057790330,	
+0.940189207598628670,	0.940172173788993870,	0.940155137628928660,	0.940138099118475570,	0.940121058257677330,	0.940104015046576370,	0.940086969485215080,	0.940069921573636780,	
+0.940052871311883530,	0.940035818699998190,	0.940018763738023290,	0.940001706426001450,	0.939984646763975310,	0.939967584751987610,	0.939950520390080650,	0.939933453678297610,	
+0.939916384616681030,	0.939899313205273530,	0.939882239444117640,	0.939865163333256200,	0.939848084872731860,	0.939831004062587020,	0.939813920902864860,	0.939796835393608030,	
+0.939779747534859040,	0.939762657326660760,	0.939745564769055690,	0.939728469862086800,	0.939711372605796740,	0.939694273000228010,	0.939677171045423810,	0.939660066741426660,	
+0.939642960088279410,	0.939625851086024810,	0.939608739734705490,	0.939591626034364300,	0.939574509985043770,	0.939557391586787300,	0.939540270839637310,	0.939523147743636770,	
+0.939506022298828180,	0.939488894505254630,	0.939471764362958870,	0.939454631871983640,	0.939437497032371560,	0.939420359844166050,	0.939403220307409530,	0.939386078422145050,	
+0.939368934188415380,	0.939351787606263370,	0.939334638675731970,	0.939317487396863830,	0.939300333769701790,	0.939283177794289160,	0.939266019470668570,	0.939248858798882870,	
+0.939231695778975140,	0.939214530410988120,	0.939197362694964790,	0.939180192630947760,	0.939163020218980570,	0.939145845459105840,	0.939128668351366440,	0.939111488895805310,	
+0.939094307092465550,	0.939077122941390010,	0.939059936442621650,	0.939042747596203210,	0.939025556402178110,	0.939008362860589200,	0.938991166971479330,	0.938973968734891580,	
+0.938956768150868930,	0.938939565219454210,	0.938922359940690400,	0.938905152314621020,	0.938887942341288690,	0.938870730020736510,	0.938853515353007540,	0.938836298338144750,	
+0.938819078976191210,	0.938801857267190010,	0.938784633211183880,	0.938767406808216460,	0.938750178058330500,	0.938732946961569060,	0.938715713517975340,	0.938698477727592300,	
+0.938681239590463010,	0.938663999106630680,	0.938646756276138030,	0.938629511099028810,	0.938612263575345770,	0.938595013705132100,	0.938577761488430970,	0.938560506925285360,	
+0.938543250015738460,	0.938525990759833120,	0.938508729157613190,	0.938491465209121410,	0.938474198914400980,	0.938456930273494970,	0.938439659286446680,	0.938422385953299300,	
+0.938405110274095900,	0.938387832248879450,	0.938370551877693690,	0.938353269160581480,	0.938335984097586230,	0.938318696688751010,	0.938301406934119010,	0.938284114833733420,	
+0.938266820387637650,	0.938249523595874550,	0.938232224458487860,	0.938214922975520560,	0.938197619147016050,	0.938180312973017520,	0.938163004453568150,	0.938145693588711250,	
+0.938128380378489890,	0.938111064822947820,	0.938093746922128100,	0.938076426676074050,	0.938059104084828840,	0.938041779148436010,	0.938024451866938610,	0.938007122240380190,	
+0.937989790268803580,	0.937972455952252760,	0.937955119290770910,	0.937937780284401220,	0.937920438933187000,	0.937903095237171750,	0.937885749196398780,	0.937868400810911160,	
+0.937851050080752760,	0.937833697005966750,	0.937816341586596550,	0.937798983822685450,	0.937781623714276980,	0.937764261261414320,	0.937746896464141110,	0.937729529322500310,	
+0.937712159836536000,	0.937694788006291250,	0.937677413831809580,	0.937660037313134410,	0.937642658450309030,	0.937625277243377080,	0.937607893692381960,	0.937590507797366750,	
+0.937573119558375630,	0.937555728975451700,	0.937538336048638450,	0.937520940777979320,	0.937503543163517810,	0.937486143205297550,	0.937468740903361520,	0.937451336257754010,	
+0.937433929268518100,	0.937416519935697410,	0.937399108259335480,	0.937381694239475700,	0.937364277876161720,	0.937346859169436940,	0.937329438119344880,	0.937312014725929400,	
+0.937294588989233900,	0.937277160909302020,	0.937259730486177170,	0.937242297719902970,	0.937224862610523070,	0.937207425158080980,	0.937189985362620100,	0.937172543224184530,	
+0.937155098742817550,	0.937137651918562800,	0.937120202751464020,	0.937102751241564720,	0.937085297388908440,	0.937067841193538700,	0.937050382655499670,	0.937032921774834660,	
+0.937015458551587300,	0.936997992985801330,	0.936980525077520390,	0.936963054826788210,	0.936945582233648320,	0.936928107298144130,	0.936910630020320050,	0.936893150400219250,	
+0.936875668437885720,	0.936858184133362970,	0.936840697486694850,	0.936823208497924890,	0.936805717167096600,	0.936788223494254390,	0.936770727479441570,	0.936753229122701870,	
+0.936735728424079150,	0.936718225383617150,	0.936700720001359620,	0.936683212277350190,	0.936665702211632480,	0.936648189804250800,	0.936630675055248660,	0.936613157964669820,	
+0.936595638532558120,	0.936578116758957300,	0.936560592643911230,	0.936543066187463640,	0.936525537389658050,	0.936508006250538980,	0.936490472770149850,	0.936472936948534510,	
+0.936455398785736910,	0.936437858281800710,	0.936420315436769960,	0.936402770250688080,	0.936385222723599590,	0.936367672855548010,	0.936350120646577300,	0.936332566096731210,	
+0.936315009206053820,	0.936297449974588860,	0.936279888402380190,	0.936262324489471660,	0.936244758235907470,	0.936227189641731460,	0.936209618706987490,	0.936192045431719410,	
+0.936174469815971300,	0.936156891859786900,	0.936139311563210400,	0.936121728926285200,	0.936104143949056060,	0.936086556631566590,	0.936068966973860660,	0.936051374975982340,	
+0.936033780637975600,	0.936016183959884400,	0.935998584941752370,	0.935980983583624250,	0.935963379885543680,	0.935945773847554620,	0.935928165469701150,	0.935910554752027220,	
+0.935892941694576930,	0.935875326297394340,	0.935857708560523080,	0.935840088484007900,	0.935822466067892430,	0.935804841312220860,	0.935787214217037140,	0.935769584782385370,	
+0.935751953008309710,	0.935734318894853810,	0.935716682442062410,	0.935699043649979360,	0.935681402518648620,	0.935663759048114390,	0.935646113238420840,	0.935628465089611950,	
+0.935610814601731900,	0.935593161774824540,	0.935575506608934520,	0.935557849104105780,	0.935540189260382400,	0.935522527077808590,	0.935504862556428400,	0.935487195696286130,	
+0.935469526497425760,	0.935451854959891360,	0.935434181083727560,	0.935416504868978430,	0.935398826315687940,	0.935381145423900380,	0.935363462193659960,	0.935345776625010950,	
+0.935328088717997110,	0.935310398472663400,	0.935292705889053670,	0.935275010967212220,	0.935257313707183240,	0.935239614109010910,	0.935221912172739640,	0.935204207898413520,	
+0.935186501286076610,	0.935168792335773660,	0.935151081047548850,	0.935133367421446260,	0.935115651457510300,	0.935097933155785150,	0.935080212516315230,	0.935062489539144840,	
+0.935044764224317810,	0.935027036571879240,	0.935009306581872980,	0.934991574254343540,	0.934973839589335110,	0.934956102586892210,	0.934938363247058920,	0.934920621569879430,	
+0.934902877555398800,	0.934885131203660900,	0.934867382514710130,	0.934849631488590900,	0.934831878125347630,	0.934814122425024710,	0.934796364387666450,	0.934778604013317030,	
+0.934760841302021310,	0.934743076253823470,	0.934725308868768030,	0.934707539146899300,	0.934689767088261680,	0.934671992692899690,	0.934654215960857400,	0.934636436892179790,	
+0.934618655486911250,	0.934600871745095980,	0.934583085666778500,	0.934565297252003320,	0.934547506500814970,	0.934529713413257750,	0.934511917989376050,	0.934494120229214740,	
+0.934476320132818230,	0.934458517700230920,	0.934440712931497220,	0.934422905826661880,	0.934405096385769180,	0.934387284608863780,	0.934369470495989840,	0.934351654047192560,	
+0.934333835262516010,	0.934316014142005050,	0.934298190685703970,	0.934280364893657400,	0.934262536765909980,	0.934244706302505890,	0.934226873503490320,	0.934209038368907560,	
+0.934191200898802250,	0.934173361093218910,	0.934155518952202170,	0.934137674475796650,	0.934119827664046890,	0.934101978516997280,	0.934084127034693010,	0.934066273217178500,	
+0.934048417064498260,	0.934030558576696920,	0.934012697753819230,	0.933994834595909820,	0.933976969103013310,	0.933959101275174120,	0.933941231112437430,	0.933923358614847650,	
+0.933905483782449530,	0.933887606615287690,	0.933869727113406770,	0.933851845276851610,	0.933833961105666410,	0.933816074599896680,	0.933798185759586840,	0.933780294584781510,	
+0.933762401075525330,	0.933744505231863250,	0.933726607053839920,	0.933708706541500070,	0.933690803694888110,	0.933672898514049440,	0.933654990999028490,	0.933637081149870100,	
+0.933619168966619010,	0.933601254449320070,	0.933583337598017930,	0.933565418412757090,	0.933547496893583070,	0.933529573040540290,	0.933511646853673600,	0.933493718333027860,	
+0.933475787478647680,	0.933457854290578150,	0.933439918768863900,	0.933421980913549550,	0.933404040724680640,	0.933386098202301560,	0.933368153346457290,	0.933350206157192550,	
+0.933332256634552330,	0.933314304778581460,	0.933296350589324810,	0.933278394066827110,	0.933260435211133550,	0.933242474022288990,	0.933224510500338280,	0.933206544645326260,	
+0.933188576457297910,	0.933170605936298080,	0.933152633082371400,	0.933134657895563490,	0.933116680375918990,	0.933098700523482650,	0.933080718338299640,	0.933062733820414820,	
+0.933044746969873160,	0.933026757786719730,	0.933008766270998930,	0.932990772422756630,	0.932972776242037450,	0.932954777728886240,	0.932936776883348080,	0.932918773705468050,	
+0.932900768195291000,	0.932882760352861770,	0.932864750178225900,	0.932846737671428230,	0.932828722832513720,	0.932810705661527350,	0.932792686158514180,	0.932774664323519410,	
+0.932756640156587880,	0.932738613657764450,	0.932720584827094860,	0.932702553664623730,	0.932684520170396270,	0.932666484344457540,	0.932648446186852500,	0.932630405697626450,	
+0.932612362876824360,	0.932594317724490970,	0.932576270240672130,	0.932558220425412700,	0.932540168278757630,	0.932522113800752230,	0.932504056991441450,	0.932485997850870610,	
+0.932467936379084430,	0.932449872576128660,	0.932431806442048260,	0.932413737976888310,	0.932395667180694110,	0.932377594053510620,	0.932359518595383240,	0.932341440806357060,	
+0.932323360686476920,	0.932305278235788680,	0.932287193454337300,	0.932269106342167860,	0.932251016899325770,	0.932232925125856090,	0.932214831021804020,	0.932196734587214970,	
+0.932178635822133780,	0.932160534726606200,	0.932142431300677420,	0.932124325544392510,	0.932106217457796760,	0.932088107040935480,	0.932069994293853840,	0.932051879216597050,	
+0.932033761809210830,	0.932015642071740150,	0.931997520004230420,	0.931979395606726930,	0.931961268879274880,	0.931943139821919670,	0.931925008434706600,	0.931906874717680740,	
+0.931888738670887950,	0.931870600294373410,	0.931852459588182300,	0.931834316552360040,	0.931816171186952040,	0.931798023492003580,	0.931779873467559640,	0.931761721113666510,	
+0.931743566430368930,	0.931725409417712540,	0.931707250075742620,	0.931689088404504480,	0.931670924404043750,	0.931652758074405620,	0.931634589415635260,	0.931616418427778760,	
+0.931598245110881300,	0.931580069464988170,	0.931561891490144900,	0.931543711186396780,	0.931525528553789560,	0.931507343592368420,	0.931489156302178540,	0.931470966683266230,	
+0.931452774735676340,	0.931434580459454710,	0.931416383854646420,	0.931398184921297330,	0.931379983659452740,	0.931361780069157820,	0.931343574150458870,	0.931325365903400870,	
+0.931307155328029550,	0.931288942424390310,	0.931270727192528680,	0.931252509632490290,	0.931234289744320540,	0.931216067528064850,	0.931197842983769180,	0.931179616111479040,	
+0.931161386911239840,	0.931143155383097110,	0.931124921527096470,	0.931106685343283560,	0.931088446831704000,	0.931070205992402980,	0.931051962825426680,	0.931033717330820520,	
+0.931015469508630120,	0.930997219358901010,	0.930978966881678920,	0.930960712077009260,	0.930942454944937660,	0.930924195485510090,	0.930905933698772170,	0.930887669584769320,	
+0.930869403143547380,	0.930851134375151880,	0.930832863279628550,	0.930814589857023030,	0.930796314107380730,	0.930778036030748050,	0.930759755627170170,	0.930741472896692960,	
+0.930723187839362030,	0.930704900455223140,	0.930686610744322020,	0.930668318706704080,	0.930650024342415620,	0.930631727651502150,	0.930613428634009310,	0.930595127289982840,	
+0.930576823619468700,	0.930558517622512400,	0.930540209299159820,	0.930521898649456450,	0.930503585673448600,	0.930485270371181780,	0.930466952742701860,	0.930448632788054450,	
+0.930430310507285530,	0.930411985900440830,	0.930393658967566100,	0.930375329708706960,	0.930356998123909820,	0.930338664213220200,	0.930320327976683850,	0.930301989414346720,	
+0.930283648526254670,	0.930265305312453440,	0.930246959772988660,	0.930228611907906730,	0.930210261717253300,	0.930191909201074310,	0.930173554359415400,	0.930155197192322760,	
+0.930136837699842010,	0.930118475882019120,	0.930100111738899840,	0.930081745270530560,	0.930063376476956920,	0.930045005358224870,	0.930026631914380290,	0.930008256145469110,	
+0.929989878051537320,	0.929971497632630760,	0.929953114888795170,	0.929934729820077190,	0.929916342426522320,	0.929897952708176660,	0.929879560665086040,	0.929861166297296540,	
+0.929842769604854120,	0.929824370587804430,	0.929805969246194190,	0.929787565580069030,	0.929769159589474930,	0.929750751274457940,	0.929732340635064050,	0.929713927671339310,	
+0.929695512383329810,	0.929677094771081070,	0.929658674834640040,	0.929640252574052250,	0.929621827989363880,	0.929603401080621010,	0.929584971847869480,	0.929566540291155600,	
+0.929548106410525100,	0.929529670206024620,	0.929511231677699890,	0.929492790825597210,	0.929474347649762440,	0.929455902150241870,	0.929437454327081470,	0.929419004180327520,	
+0.929400551710025670,	0.929382096916222870,	0.929363639798964750,	0.929345180358297500,	0.929326718594267300,	0.929308254506920340,	0.929289788096302800,	0.929271319362460660,	
+0.929252848305439970,	0.929234374925287490,	0.929215899222049170,	0.929197421195770980,	0.929178940846499210,	0.929160458174280170,	0.929141973179159920,	0.929123485861184430,	
+0.929104996220400550,	0.929086504256854240,	0.929068009970591580,	0.929049513361658970,	0.929031014430102610,	0.929012513175968560,	0.928994009599303340,	0.928975503700152800,	
+0.928956995478563700,	0.928938484934582200,	0.928919972068254500,	0.928901456879626890,	0.928882939368745550,	0.928864419535656900,	0.928845897380407240,	0.928827372903042510,	
+0.928808846103609590,	0.928790316982154640,	0.928771785538723860,	0.928753251773363650,	0.928734715686120320,	0.928716177277040140,	0.928697636546169210,	0.928679093493554490,	
+0.928660548119242040,	0.928642000423278270,	0.928623450405709480,	0.928604898066582090,	0.928586343405942480,	0.928567786423836970,	0.928549227120311630,	0.928530665495413520,	
+0.928512101549188840,	0.928493535281683880,	0.928474966692945050,	0.928456395783018860,	0.928437822551951620,	0.928419246999789500,	0.928400669126579590,	0.928382088932368070,	
+0.928363506417201330,	0.928344921581125800,	0.928326334424187880,	0.928307744946434200,	0.928289153147911160,	0.928270559028664950,	0.928251962588742650,	0.928233363828190440,	
+0.928214762747054720,	0.928196159345382240,	0.928177553623219300,	0.928158945580612400,	0.928140335217608300,	0.928121722534252850,	0.928103107530593550,	0.928084490206676490,	
+0.928065870562548190,	0.928047248598255160,	0.928028624313844030,	0.928009997709361320,	0.927991368784853330,	0.927972737540367240,	0.927954103975949240,	0.927935468091646070,	
+0.927916829887504240,	0.927898189363570270,	0.927879546519890800,	0.927860901356512560,	0.927842253873481740,	0.927823604070845520,	0.927804951948650310,	0.927786297506942750,	
+0.927767640745769450,	0.927748981665177050,	0.927730320265212180,	0.927711656545921250,	0.927692990507351430,	0.927674322149549150,	0.927655651472561020,	0.927636978476433890,	
+0.927618303161214190,	0.927599625526948750,	0.927580945573684310,	0.927562263301467180,	0.927543578710344650,	0.927524891800363240,	0.927506202571569570,	0.927487511024010390,	
+0.927468817157732440,	0.927450120972782450,	0.927431422469207070,	0.927412721647052910,	0.927394018506367270,	0.927375313047196560,	0.927356605269587630,	0.927337895173587110,	
+0.927319182759241860,	0.927300468026598600,	0.927281750975703980,	0.927263031606605170,	0.927244309919348920,	0.927225585913981850,	0.927206859590550710,	0.927188130949102570,	
+0.927169399989684060,	0.927150666712342030,	0.927131931117123000,	0.927113193204074370,	0.927094452973242890,	0.927075710424675290,	0.927056965558418320,	0.927038218374519050,	
+0.927019468873024110,	0.927000717053980570,	0.926981962917434950,	0.926963206463434660,	0.926944447692026440,	0.926925686603257030,	0.926906923197173490,	0.926888157473822580,	
+0.926869389433251260,	0.926850619075506140,	0.926831846400634870,	0.926813071408683960,	0.926794294099700270,	0.926775514473730970,	0.926756732530822800,	0.926737948271022850,	
+0.926719161694378070,	0.926700372800934980,	0.926681581590741320,	0.926662788063843720,	0.926643992220289150,	0.926625194060124560,	0.926606393583397030,	0.926587590790153400,	
+0.926568785680440540,	0.926549978254306070,	0.926531168511796730,	0.926512356452959370,	0.926493542077841070,	0.926474725386489010,	0.926455906378950140,	0.926437085055271450,	
+0.926418261415499770,	0.926399435459682730,	0.926380607187867080,	0.926361776600100000,	0.926342943696428330,	0.926324108476899390,	0.926305270941560230,	0.926286431090457830,	
+0.926267588923639030,	0.926248744441151570,	0.926229897643042310,	0.926211048529358320,	0.926192197100146660,	0.926173343355454430,	0.926154487295328900,	0.926135628919816930,	
+0.926116768228966050,	0.926097905222823310,	0.926079039901435920,	0.926060172264850820,	0.926041302313115320,	0.926022430046276490,	0.926003555464381730,	0.925984678567477680,	
+0.925965799355612180,	0.925946917828832320,	0.925928033987185040,	0.925909147830717760,	0.925890259359477550,	0.925871368573511820,	0.925852475472867530,	0.925833580057591750,	
+0.925814682327732340,	0.925795782283336250,	0.925776879924450790,	0.925757975251123020,	0.925739068263400360,	0.925720158961329980,	0.925701247344958960,	0.925682333414335030,	
+0.925663417169505400,	0.925644498610517120,	0.925625577737417600,	0.925606654550254260,	0.925587729049074160,	0.925568801233924820,	0.925549871104853090,	0.925530938661907050,	
+0.925512003905133550,	0.925493066834580210,	0.925474127450294120,	0.925455185752322660,	0.925436241740713370,	0.925417295415512990,	0.925398346776769800,	0.925379395824530770,	
+0.925360442558843200,	0.925341486979754490,	0.925322529087312050,	0.925303568881563400,	0.925284606362555720,	0.925265641530336300,	0.925246674384953010,	0.925227704926453120,	
+0.925208733154883830,	0.925189759070292880,	0.925170782672727450,	0.925151803962235060,	0.925132822938863120,	0.925113839602658920,	0.925094853953670300,	0.925075865991944580,	
+0.925056875717529260,	0.925037883130471750,	0.925018888230819460,	0.924999891018620010,	0.924980891493920490,	0.924961889656769070,	0.924942885507212930,	0.924923879045299600,	
+0.924904870271076600,	0.924885859184591320,	0.924866845785891400,	0.924847830075024470,	0.924828812052037600,	0.924809791716978970,	0.924790769069895880,	0.924771744110835850,	
+0.924752716839846500,	0.924733687256975360,	0.924714655362270040,	0.924695621155777970,	0.924676584637546650,	0.924657545807624160,	0.924638504666057680,	0.924619461212895070,	
+0.924600415448183830,	0.924581367371971500,	0.924562316984305690,	0.924543264285233810,	0.924524209274804170,	0.924505151953063930,	0.924486092320060850,	0.924467030375842440,	
+0.924447966120456540,	0.924428899553950690,	0.924409830676372610,	0.924390759487769720,	0.924371685988190080,	0.924352610177681330,	0.924333532056291100,	0.924314451624067000,	
+0.924295368881056680,	0.924276283827308090,	0.924257196462868300,	0.924238106787785950,	0.924219014802108330,	0.924199920505883180,	0.924180823899158230,	0.924161724981981240,	
+0.924142623754399820,	0.924123520216461940,	0.924104414368214890,	0.924085306209707190,	0.924066195740986140,	0.924047082962099700,	0.924027967873095490,	0.924008850474021370,	
+0.923989730764925080,	0.923970608745854570,	0.923951484416857150,	0.923932357777981330,	0.923913228829274620,	0.923894097570784890,	0.923874964002559860,	0.923855828124647390,	
+0.923836689937095450,	0.923817549439951420,	0.923798406633263850,	0.923779261517080230,	0.923760114091448430,	0.923740964356416390,	0.923721812312031990,	0.923702657958342940,	
+0.923683501295397340,	0.923664342323242680,	0.923645181041927390,	0.923626017451499190,	0.923606851552005950,	0.923587683343495610,	0.923568512826016040,	0.923549339999615190,	
+0.923530164864341030,	0.923510987420241070,	0.923491807667364050,	0.923472625605757380,	0.923453441235469240,	0.923434254556547480,	0.923415065569040070,	0.923395874272995080,	
+0.923376680668460010,	0.923357484755483520,	0.923338286534113320,	0.923319086004397490,	0.923299883166383890,	0.923280678020120590,	0.923261470565655660,	0.923242260803036950,	
+0.923223048732312310,	0.923203834353530370,	0.923184617666738870,	0.923165398671985770,	0.923146177369319140,	0.923126953758787170,	0.923107727840437820,	0.923088499614318710,	
+0.923069269080478820,	0.923050036238965640,	0.923030801089827490,	0.923011563633112210,	0.922992323868868090,	0.922973081797143100,	0.922953837417985530,	0.922934590731442910,	
+0.922915341737564180,	0.922896090436397200,	0.922876836827989820,	0.922857580912390450,	0.922838322689647160,	0.922819062159808020,	0.922799799322921220,	0.922780534179034610,	
+0.922761266728196920,	0.922741996970456110,	0.922722724905860380,	0.922703450534457680,	0.922684173856296530,	0.922664894871424890,	0.922645613579890610,	0.922626329981742650,	
+0.922607044077028870,	0.922587755865797550,	0.922568465348096780,	0.922549172523974840,	0.922529877393480020,	0.922510579956660530,	0.922491280213564190,	0.922471978164239980,	
+0.922452673808735860,	0.922433367147100000,	0.922414058179380820,	0.922394746905626390,	0.922375433325885120,	0.922356117440204960,	0.922336799248634880,	0.922317478751222720,	
+0.922298155948016900,	0.922278830839065700,	0.922259503424417430,	0.922240173704120370,	0.922220841678222940,	0.922201507346772980,	0.922182170709819670,	0.922162831767410870,	
+0.922143490519594990,	0.922124146966420420,	0.922104801107935470,	0.922085452944188530,	0.922066102475227910,	0.922046749701101790,	0.922027394621859120,	0.922008037237547870,	
+0.921988677548216560,	0.921969315553913590,	0.921949951254687370,	0.921930584650586190,	0.921911215741658240,	0.921891844527952590,	0.921872471009517300,	0.921853095186400910,	
+0.921833717058651690,	0.921814336626318290,	0.921794953889448990,	0.921775568848092200,	0.921756181502296320,	0.921736791852110220,	0.921717399897582170,	0.921698005638760700,	
+0.921678609075694100,	0.921659210208431000,	0.921639809037019920,	0.921620405561509260,	0.921600999781947320,	0.921581591698383160,	0.921562181310865090,	0.921542768619441510,	
+0.921523353624160930,	0.921503936325072100,	0.921484516722223420,	0.921465094815663080,	0.921445670605440250,	0.921426244091603340,	0.921406815274200870,	0.921387384153281250,	
+0.921367950728893210,	0.921348515001085390,	0.921329076969906180,	0.921309636635403880,	0.921290193997627900,	0.921270749056626540,	0.921251301812448190,	0.921231852265141590,	
+0.921212400414755380,	0.921192946261338190,	0.921173489804938180,	0.921154031045604890,	0.921134569983386500,	0.921115106618331740,	0.921095640950489130,	0.921076172979907510,	
+0.921056702706635420,	0.921037230130721470,	0.921017755252214300,	0.920998278071162970,	0.920978798587615890,	0.920959316801621910,	0.920939832713229540,	0.920920346322487650,	
+0.920900857629444960,	0.920881366634150100,	0.920861873336651370,	0.920842377736998400,	0.920822879835239470,	0.920803379631423340,	0.920783877125598730,	0.920764372317814490,	
+0.920744865208119270,	0.920725355796561560,	0.920705844083190780,	0.920686330068055340,	0.920666813751204180,	0.920647295132685950,	0.920627774212549490,	0.920608250990843540,	
+0.920588725467617050,	0.920569197642918340,	0.920549667516797010,	0.920530135089301590,	0.920510600360480710,	0.920491063330383330,	0.920471523999058410,	0.920451982366554570,	
+0.920432438432920770,	0.920412892198205550,	0.920393343662458510,	0.920373792825728070,	0.920354239688063070,	0.920334684249512590,	0.920315126510125370,	0.920295566469950250,	
+0.920276004129035980,	0.920256439487431970,	0.920236872545186930,	0.920217303302349630,	0.920197731758969130,	0.920178157915094270,	0.920158581770774030,	0.920139003326057360,	
+0.920119422580992770,	0.920099839535630020,	0.920080254190017710,	0.920060666544204710,	0.920041076598240080,	0.920021484352172680,	0.920001889806051580,	0.919982292959925510,	
+0.919962693813843990,	0.919943092367855760,	0.919923488622009790,	0.919903882576355030,	0.919884274230940660,	0.919864663585815530,	0.919845050641028840,	0.919825435396629090,	
+0.919805817852666130,	0.919786198009188590,	0.919766575866245550,	0.919746951423886180,	0.919727324682159340,	0.919707695641114210,	0.919688064300799860,	0.919668430661264910,	
+0.919648794722559340,	0.919629156484731760,	0.919609515947831250,	0.919589873111906990,	0.919570227977008050,	0.919550580543183500,	0.919530930810482210,	0.919511278778953890,	
+0.919491624448647400,	0.919471967819611820,	0.919452308891896330,	0.919432647665550110,	0.919412984140622220,	0.919393318317161980,	0.919373650195218000,	0.919353979774840240,	
+0.919334307056077550,	0.919314632038979010,	0.919294954723594020,	0.919275275109971530,	0.919255593198160970,	0.919235908988211390,	0.919216222480171650,	0.919196533674091710,	
+0.919176842570020410,	0.919157149168007060,	0.919137453468100830,	0.919117755470350910,	0.919098055174806690,	0.919078352581516930,	0.919058647690531690,	0.919038940501899710,	
+0.919019231015670510,	0.918999519231893160,	0.918979805150617060,	0.918960088771891390,	0.918940370095765570,	0.918920649122288440,	0.918900925851510060,	0.918881200283479300,	
+0.918861472418245560,	0.918841742255858240,	0.918822009796366410,	0.918802275039819700,	0.918782537986266860,	0.918762798635758050,	0.918743056988342240,	0.918723313044068730,	
+0.918703566802987040,	0.918683818265146450,	0.918664067430596250,	0.918644314299385870,	0.918624558871564360,	0.918604801147181790,	0.918585041126287250,	0.918565278808930130,	
+0.918545514195159730,	0.918525747285025670,	0.918505978078577150,	0.918486206575863660,	0.918466432776934400,	0.918446656681839340,	0.918426878290627640,	0.918407097603348820,	
+0.918387314620052190,	0.918367529340787250,	0.918347741765603520,	0.918327951894550080,	0.918308159727677100,	0.918288365265033770,	0.918268568506669490,	0.918248769452633780,	
+0.918228968102976160,	0.918209164457746140,	0.918189358516993240,	0.918169550280766520,	0.918149739749116290,	0.918129926922091720,	0.918110111799742330,	0.918090294382117640,	
+0.918070474669267280,	0.918050652661240750,	0.918030828358087470,	0.918011001759856840,	0.917991172866599040,	0.917971341678363360,	0.917951508195199220,	0.917931672417156450,	
+0.917911834344284360,	0.917891993976632790,	0.917872151314250820,	0.917852306357188840,	0.917832459105496160,	0.917812609559222280,	0.917792757718416840,	0.917772903583129570,	
+0.917753047153410000,	0.917733188429307840,	0.917713327410872300,	0.917693464098153780,	0.917673598491201670,	0.917653730590065610,	0.917633860394795110,	0.917613987905440020,	
+0.917594113122049970,	0.917574236044674250,	0.917554356673363270,	0.917534475008166430,	0.917514591049133470,	0.917494704796314010,	0.917474816249757690,	0.917454925409514340,	
+0.917435032275633830,	0.917415136848165220,	0.917395239127159260,	0.917375339112665110,	0.917355436804732640,	0.917335532203411570,	0.917315625308751660,	0.917295716120802630,	
+0.917275804639614440,	0.917255890865236290,	0.917235974797718790,	0.917216056437111350,	0.917196135783463820,	0.917176212836825930,	0.917156287597247430,	0.917136360064778280,	
+0.917116430239467870,	0.917096498121366730,	0.917076563710524370,	0.917056627006990640,	0.917036688010815280,	0.917016746722048250,	0.916996803140739280,	0.916976857266938340,	
+0.916956909100694830,	0.916936958642059490,	0.916917005891081720,	0.916897050847811480,	0.916877093512298620,	0.916857133884593000,	0.916837171964744460,	0.916817207752802730,	
+0.916797241248818340,	0.916777272452840800,	0.916757301364920170,	0.916737327985106210,	0.916717352313448970,	0.916697374349998320,	0.916677394094804200,	0.916657411547916250,	
+0.916637426709385190,	0.916617439579260450,	0.916597450157592200,	0.916577458444430390,	0.916557464439824780,	0.916537468143825640,	0.916517469556482720,	0.916497468677845870,	
+0.916477465507965720,	0.916457460046891770,	0.916437452294674330,	0.916417442251363120,	0.916397429917008340,	0.916377415291660060,	0.916357398375367780,	0.916337379168182480,	
+0.916317357670153650,	0.916297333881331390,	0.916277307801765860,	0.916257279431507140,	0.916237248770605080,	0.916217215819109980,	0.916197180577071450,	0.916177143044540340,	
+0.916157103221566290,	0.916137061108199590,	0.916117016704490190,	0.916096970010488290,	0.916076921026243940,	0.916056869751807330,	0.916036816187228100,	0.916016760332557300,	
+0.915996702187844460,	0.915976641753139980,	0.915956579028493810,	0.915936514013956260,	0.915916446709577390,	0.915896377115407060,	0.915876305231496210,	0.915856231057894490,	
+0.915836154594652290,	0.915816075841819570,	0.915795994799446730,	0.915775911467583970,	0.915755825846281350,	0.915735737935588820,	0.915715647735557360,	0.915695555246236690,	
+0.915675460467677230,	0.915655363399929030,	0.915635264043042520,	0.915615162397067750,	0.915595058462054800,	0.915574952238054520,	0.915554843725116860,	0.915534732923292020,	
+0.915514619832630490,	0.915494504453182260,	0.915474386784997930,	0.915454266828127470,	0.915434144582621070,	0.915414020048529680,	0.915393893225903250,	0.915373764114792100,	
+0.915353632715246500,	0.915333499027316750,	0.915313363051053370,	0.915293224786506540,	0.915273084233726330,	0.915252941392763700,	0.915232796263668710,	0.915212648846491780,	
+0.915192499141283200,	0.915172347148093370,	0.915152192866972690,	0.915132036297971240,	0.915111877441139980,	0.915091716296528970,	0.915071552864188730,	0.915051387144169670,	
+0.915031219136522080,	0.915011048841296470,	0.914990876258543140,	0.914970701388312380,	0.914950524230655150,	0.914930344785621630,	0.914910163053262340,	0.914889979033627570,	
+0.914869792726767830,	0.914849604132733530,	0.914829413251575410,	0.914809220083343200,	0.914789024628088420,	0.914768826885861140,	0.914748626856711660,	0.914728424540690700,	
+0.914708219937848680,	0.914688013048235990,	0.914667803871903050,	0.914647592408900920,	0.914627378659279790,	0.914607162623090160,	0.914586944300382680,	0.914566723691207840,	
+0.914546500795616170,	0.914526275613658290,	0.914506048145384390,	0.914485818390845640,	0.914465586350092450,	0.914445352023175230,	0.914425115410144600,	0.914404876511051180,	
+0.914384635325945610,	0.914364391854878170,	0.914344146097899930,	0.914323898055061420,	0.914303647726413260,	0.914283395112005850,	0.914263140211890040,	0.914242883026116230,	
+0.914222623554735380,	0.914202361797797570,	0.914182097755354190,	0.914161831427455550,	0.914141562814152380,	0.914121291915495180,	0.914101018731534930,	0.914080743262322030,	
+0.914060465507907200,	0.914040185468340980,	0.914019903143674650,	0.913999618533958500,	0.913979331639243390,	0.913959042459579820,	0.913938750995018760,	0.913918457245610720,	
+0.913898161211406320,	0.913877862892456760,	0.913857562288812540,	0.913837259400524520,	0.913816954227643200,	0.913796646770219660,	0.913776337028304410,	0.913756025001948300,	
+0.913735710691201850,	0.913715394096116350,	0.913695075216742540,	0.913674754053130920,	0.913654430605332470,	0.913634104873397910,	0.913613776857378100,	0.913593446557323770,	
+0.913573113973285560,	0.913552779105314960,	0.913532441953462280,	0.913512102517778590,	0.913491760798314620,	0.913471416795121230,	0.913451070508249360,	0.913430721937749430,	
+0.913410371083673070,	0.913390017946070780,	0.913369662524993410,	0.913349304820491930,	0.913328944832617060,	0.913308582561420000,	0.913288218006951370,	0.913267851169261900,	
+0.913247482048403110,	0.913227110644425630,	0.913206736957380420,	0.913186360987318310,	0.913165982734290280,	0.913145602198347390,	0.913125219379540050,	0.913104834277920110,	
+0.913084446893537960,	0.913064057226444790,	0.913043665276691450,	0.913023271044328900,	0.913002874529408310,	0.912982475731980440,	0.912962074652096000,	0.912941671289806740,	
+0.912921265645163290,	0.912900857718216720,	0.912880447509017980,	0.912860035017618140,	0.912839620244068170,	0.912819203188419250,	0.912798783850721880,	0.912778362231027930,	
+0.912757938329388120,	0.912737512145853410,	0.912717083680474880,	0.912696652933303710,	0.912676219904390850,	0.912655784593787160,	0.912635347001544360,	0.912614907127713090,	
+0.912594464972344640,	0.912574020535489970,	0.912553573817200370,	0.912533124817526690,	0.912512673536520320,	0.912492219974231800,	0.912471764130713180,	0.912451306006015090,	
+0.912430845600188830,	0.912410382913285360,	0.912389917945355950,	0.912369450696451700,	0.912348981166623880,	0.912328509355923250,	0.912308035264401740,	0.912287558892110110,	
+0.912267080239099530,	0.912246599305421290,	0.912226116091126580,	0.912205630596266580,	0.912185142820892140,	0.912164652765055210,	0.912144160428806640,	0.912123665812197610,	
+0.912103168915279430,	0.912082669738103370,	0.912062168280720620,	0.912041664543182470,	0.912021158525539780,	0.912000650227844600,	0.911980139650147680,	0.911959626792500530,	
+0.911939111654954230,	0.911918594237560280,	0.911898074540369750,	0.911877552563433610,	0.911857028306804040,	0.911836501770531880,	0.911815972954668430,	0.911795441859265090,	
+0.911774908484373150,	0.911754372830043900,	0.911733834896328750,	0.911713294683278660,	0.911692752190945700,	0.911672207419380820,	0.911651660368635430,	0.911631111038760930,	
+0.911610559429808620,	0.911590005541829900,	0.911569449374876270,	0.911548890928998490,	0.911528330204248950,	0.911507767200678610,	0.911487201918338760,	0.911466634357280920,	
+0.911446064517556500,	0.911425492399217000,	0.911404918002313380,	0.911384341326897720,	0.911363762373021300,	0.911343181140735430,	0.911322597630091710,	0.911302011841141350,	
+0.911281423773936060,	0.911260833428527260,	0.911240240804965910,	0.911219645903304290,	0.911199048723593700,	0.911178449265885320,	0.911157847530230990,	0.911137243516681910,	
+0.911116637225289790,	0.911096028656106060,	0.911075417809181890,	0.911054804684569450,	0.911034189282320160,	0.911013571602485310,	0.910992951645116510,	0.910972329410265400,	
+0.910951704897983380,	0.910931078108321860,	0.910910449041332890,	0.910889817697067890,	0.910869184075578260,	0.910848548176915740,	0.910827910001131840,	0.910807269548278060,	
+0.910786626818406280,	0.910765981811567430,	0.910745334527814030,	0.910724684967197380,	0.910704033129768890,	0.910683379015580390,	0.910662722624683400,	0.910642063957129650,	
+0.910621403012970340,	0.910600739792257970,	0.910580074295043620,	0.910559406521379120,	0.910538736471316220,	0.910518064144906330,	0.910497389542201390,	0.910476712663252920,	
+0.910456033508112330,	0.910435352076832020,	0.910414668369463280,	0.910393982386057840,	0.910373294126667560,	0.910352603591343960,	0.910331910780138860,	0.910311215693104030,	
+0.910290518330290840,	0.910269818691751610,	0.910249116777537840,	0.910228412587701370,	0.910207706122293850,	0.910186997381366990,	0.910166286364972650,	0.910145573073162240,	
+0.910124857505988370,	0.910104139663502230,	0.910083419545755780,	0.910062697152800750,	0.910041972484688990,	0.910021245541472350,	0.910000516323202560,	0.909979784829931140,	
+0.909959051061710600,	0.909938315018592460,	0.909917576700628450,	0.909896836107870530,	0.909876093240370660,	0.909855348098180360,	0.909834600681351470,	0.909813850989936390,	
+0.909793099023986640,	0.909772344783554180,	0.909751588268690850,	0.909730829479448610,	0.909710068415879200,	0.909689305078034690,	0.909668539465966490,	0.909647771579727320,	
+0.909627001419368810,	0.909606228984942700,	0.909585454276501060,	0.909564677294095740,	0.909543898037778800,	0.909523116507602090,	0.909502332703617130,	0.909481546625876880,	
+0.909460758274432620,	0.909439967649336540,	0.909419174750640490,	0.909398379578396530,	0.909377582132656630,	0.909356782413472400,	0.909335980420896580,	0.909315176154980810,	
+0.909294369615777140,	0.909273560803337430,	0.909252749717713860,	0.909231936358958490,	0.909211120727123290,	0.909190302822259880,	0.909169482644420990,	0.909148660193658480,	
+0.909127835470024290,	0.909107008473570620,	0.909086179204349310,	0.909065347662412650,	0.909044513847812490,	0.909023677760600780,	0.909002839400830150,	0.908981998768552570,	
+0.908961155863819870,	0.908940310686684350,	0.908919463237197970,	0.908898613515413010,	0.908877761521381110,	0.908856907255155220,	0.908836050716786970,	0.908815191906328760,	
+0.908794330823832430,	0.908773467469350280,	0.908752601842934490,	0.908731733944637240,	0.908710863774510160,	0.908689991332606420,	0.908669116618977650,	0.908648239633676140,	
+0.908627360376753960,	0.908606478848263400,	0.908585595048256640,	0.908564708976785540,	0.908543820633903040,	0.908522930019661000,	0.908502037134111600,	0.908481141977307120,	
+0.908460244549299740,	0.908439344850141770,	0.908418442879885490,	0.908397538638582750,	0.908376632126286500,	0.908355723343048590,	0.908334812288921540,	0.908313898963957310,	
+0.908292983368208410,	0.908272065501727010,	0.908251145364565420,	0.908230222956775690,	0.908209298278410680,	0.908188371329522460,	0.908167442110163430,	0.908146510620385650,	
+0.908125576860241650,	0.908104640829783700,	0.908083702529063790,	0.908062761958134960,	0.908041819117049180,	0.908020874005858960,	0.907999926624616480,	0.907978976973374150,	
+0.907958025052184480,	0.907937070861099760,	0.907916114400171840,	0.907895155669454110,	0.907874194668998550,	0.907853231398857430,	0.907832265859083280,	0.907811298049728380,	
+0.907790327970845250,	0.907769355622486400,	0.907748381004703670,	0.907727404117550370,	0.907706424961078670,	0.907685443535340860,	0.907664459840389350,	0.907643473876276750,	
+0.907622485643055590,	0.907601495140777700,	0.907580502369496500,	0.907559507329263940,	0.907538510020132750,	0.907517510442155230,	0.907496508595383890,	0.907475504479871350,	
+0.907454498095670030,	0.907433489442832090,	0.907412478521410830,	0.907391465331458310,	0.907370449873027170,	0.907349432146169810,	0.907328412150938960,	0.907307389887387130,	
+0.907286365355566390,	0.907265338555530150,	0.907244309487330480,	0.907223278151020110,	0.907202244546651440,	0.907181208674277320,	0.907160170533950040,	0.907139130125722450,	
+0.907118087449646620,	0.907097042505775830,	0.907075995294162610,	0.907054945814859350,	0.907033894067918680,	0.907012840053393220,	0.906991783771335820,	0.906970725221798890,	
+0.906949664404834710,	0.906928601320496800,	0.906907535968837440,	0.906886468349909160,	0.906865398463764680,	0.906844326310456750,	0.906823251890038100,	0.906802175202560790,	
+0.906781096248078460,	0.906760015026643500,	0.906738931538308420,	0.906717845783125980,	0.906696757761149000,	0.906675667472430000,	0.906654574917021950,	0.906633480094977020,	
+0.906612383006348830,	0.906591283651189680,	0.906570182029552310,	0.906549078141489440,	0.906527971987053930,	0.906506863566298390,	0.906485752879275800,	0.906464639926038430,	
+0.906443524706639800,	0.906422407221132430,	0.906401287469568940,	0.906380165452002280,	0.906359041168485200,	0.906337914619070540,	0.906316785803810700,	0.906295654722759300,	
+0.906274521375968760,	0.906253385763491900,	0.906232247885381590,	0.906211107741690670,	0.906189965332471870,	0.906168820657778260,	0.906147673717662250,	0.906126524512177340,	
+0.906105373041376170,	0.906084219305311580,	0.906063063304036410,	0.906041905037603620,	0.906020744506066070,	0.905999581709476250,	0.905978416647887920,	0.905957249321353460,	
+0.905936079729925960,	0.905914907873658140,	0.905893733752603180,	0.905872557366813820,	0.905851378716343030,	0.905830197801243520,	0.905809014621568820,	0.905787829177371550,	
+0.905766641468704780,	0.905745451495621360,	0.905724259258174350,	0.905703064756416710,	0.905681867990401400,	0.905660668960181050,	0.905639467665809380,	0.905618264107339030,	
+0.905597058284822950,	0.905575850198314320,	0.905554639847866110,	0.905533427233531140,	0.905512212355362390,	0.905490995213413360,	0.905469775807736910,	0.905448554138386100,	
+0.905427330205413770,	0.905406104008873220,	0.905384875548817300,	0.905363644825299300,	0.905342411838371720,	0.905321176588088530,	0.905299939074502350,	0.905278699297666360,	
+0.905257457257633620,	0.905236212954457330,	0.905214966388190430,	0.905193717558886110,	0.905172466466597100,	0.905151213111377250,	0.905129957493279510,	0.905108699612356740,	
+0.905087439468662320,	0.905066177062249230,	0.905044912393170750,	0.905023645461479620,	0.905002376267229680,	0.904981104810473890,	0.904959831091265320,	0.904938555109657150,	
+0.904917276865702560,	0.904895996359454840,	0.904874713590967160,	0.904853428560292270,	0.904832141267484120,	0.904810851712595680,	0.904789559895680110,	0.904768265816790600,	
+0.904746969475980540,	0.904725670873302910,	0.904704370008810880,	0.904683066882558170,	0.904661761494597870,	0.904640453844983150,	0.904619143933767190,	0.904597831761003500,	
+0.904576517326745270,	0.904555200631045660,	0.904533881673957650,	0.904512560455535300,	0.904491236975831670,	0.904469911234899840,	0.904448583232793310,	0.904427252969565280,	
+0.904405920445269130,	0.904384585659958160,	0.904363248613685330,	0.904341909306504820,	0.904320567738469470,	0.904299223909632690,	0.904277877820047980,	0.904256529469768420,	
+0.904235178858847630,	0.904213825987338460,	0.904192470855295190,	0.904171113462770680,	0.904149753809818320,	0.904128391896491750,	0.904107027722844010,	0.904085661288928870,	
+0.904064292594799480,	0.904042921640509030,	0.904021548426111600,	0.904000172951660350,	0.903978795217208590,	0.903957415222809920,	0.903936032968517660,	0.903914648454385410,	
+0.903893261680466020,	0.903871872646814010,	0.903850481353482230,	0.903829087800524180,	0.903807691987993490,	0.903786293915943670,	0.903764893584427910,	0.903743490993500040,	
+0.903722086143213030,	0.903700679033621280,	0.903679269664777740,	0.903657858036736040,	0.903636444149549690,	0.903615028003272200,	0.903593609597957200,	0.903572188933658090,	
+0.903550766010428270,	0.903529340828321810,	0.903507913387392000,	0.903486483687692470,	0.903465051729276710,	0.903443617512198260,	0.903422181036510840,	0.903400742302267520,	
+0.903379301309522820,	0.903357858058329800,	0.903336412548742080,	0.903314964780813410,	0.903293514754597290,	0.903272062470147460,	0.903250607927517430,	0.903229151126760500,	
+0.903207692067931060,	0.903186230751082400,	0.903164767176268150,	0.903143301343541930,	0.903121833252957580,	0.903100362904568520,	0.903078890298428690,	0.903057415434591170,	
+0.903035938313110460,	0.903014458934039980,	0.902992977297433330,	0.902971493403344150,	0.902950007251826390,	0.902928518842933460,	0.902907028176718970,	0.902885535253237230,	
+0.902864040072541730,	0.902842542634686000,	0.902821042939723980,	0.902799540987709430,	0.902778036778695950,	0.902756530312737390,	0.902735021589887170,	0.902713510610199670,	
+0.902691997373728410,	0.902670481880527230,	0.902648964130649880,	0.902627444124149970,	0.902605921861081570,	0.902584397341497980,	0.902562870565453700,	0.902541341533002360,	
+0.902519810244197580,	0.902498276699093220,	0.902476740897743320,	0.902455202840201420,	0.902433662526521680,	0.902412119956757300,	0.902390575130962990,	0.902369028049192280,	
+0.902347478711498900,	0.902325927117936910,	0.902304373268560170,	0.902282817163422400,	0.902261258802577570,	0.902239698186079300,	0.902218135313982090,	0.902196570186339590,	
+0.902175002803205620,	0.902153433164634260,	0.902131861270679240,	0.902110287121394520,	0.902088710716833720,	0.902067132057051580,	0.902045551142101500,	0.902023967972037650,	
+0.902002382546913890,	0.901980794866784060,	0.901959204931702340,	0.901937612741722570,	0.901916018296898380,	0.901894421597284610,	0.901872822642934670,	0.901851221433902730,	
+0.901829617970242750,	0.901808012252008680,	0.901786404279254720,	0.901764794052034580,	0.901743181570402120,	0.901721566834412070,	0.901699949844118160,	0.901678330599574360,	
+0.901656709100834730,	0.901635085347953340,	0.901613459340984250,	0.901591831079981090,	0.901570200564998700,	0.901548567796090830,	0.901526932773311640,	0.901505295496714990,	
+0.901483655966355160,	0.901462014182286220,	0.901440370144562130,	0.901418723853236850,	0.901397075308365100,	0.901375424510000630,	0.901353771458197730,	0.901332116153010230,	
+0.901310458594492550,	0.901288798782698740,	0.901267136717682440,	0.901245472399498810,	0.901223805828201390,	0.901202137003844550,	0.901180465926482270,	0.901158792596168820,	
+0.901137117012958510,	0.901115439176905290,	0.901093759088063220,	0.901072076746487040,	0.901050392152230710,	0.901028705305348290,	0.901007016205894180,	0.900985324853922580,	
+0.900963631249487640,	0.900941935392643670,	0.900920237283444390,	0.900898536921944880,	0.900876834308199090,	0.900855129442261200,	0.900833422324185510,	0.900811712954026290,	
+0.900790001331837730,	0.900768287457673790,	0.900746571331589530,	0.900724852953638800,	0.900703132323876000,	0.900681409442355310,	0.900659684309131130,	0.900637956924257740,	
+0.900616227287789450,	0.900594495399780200,	0.900572761260285180,	0.900551024869358120,	0.900529286227053640,	0.900507545333425810,	0.900485802188529250,	0.900464056792418140,	
+0.900442309145146780,	0.900420559246769340,	0.900398807097340990,	0.900377052696915480,	0.900355296045547430,	0.900333537143291010,	0.900311775990200850,	0.900290012586331230,	
+0.900268246931736240,	0.900246479026470920,	0.900224708870589470,	0.900202936464146290,	0.900181161807195650,	0.900159384899792190,	0.900137605741990310,	0.900115824333844290,	
+0.900094040675408440,	0.900072254766737800,	0.900050466607886570,	0.900028676198909140,	0.900006883539860030,	0.899985088630793740,	0.899963291471764680,	0.899941492062827030,	
+0.899919690404036080,	0.899897886495445780,	0.899876080337110860,	0.899854271929085740,	0.899832461271424910,	0.899810648364183010,	0.899788833207414320,	0.899767015801173350,	
+0.899745196145515070,	0.899723374240493870,	0.899701550086164260,	0.899679723682580760,	0.899657895029797980,	0.899636064127870340,	0.899614230976852670,	0.899592395576798930,	
+0.899570557927764750,	0.899548718029804070,	0.899526875882971530,	0.899505031487321860,	0.899483184842909680,	0.899461335949789500,	0.899439484808015500,	0.899417631417643300,	
+0.899395775778726980,	0.899373917891321150,	0.899352057755480660,	0.899330195371259910,	0.899308330738713750,	0.899286463857896680,	0.899264594728863110,	0.899242723351668440,	
+0.899220849726366960,	0.899198973853013390,	0.899177095731662380,	0.899155215362368640,	0.899133332745186810,	0.899111447880171610,	0.899089560767377560,	0.899067671406859840,	
+0.899045779798673060,	0.899023885942871750,	0.899001989839510740,	0.898980091488644770,	0.898958190890328580,	0.898936288044616450,	0.898914382951564120,	0.898892475611225760,	
+0.898870566023656110,	0.898848654188910250,	0.898826740107042670,	0.898804823778108220,	0.898782905202161640,	0.898760984379257550,	0.898739061309451250,	0.898717135992797460,	
+0.898695208429350690,	0.898673278619165910,	0.898651346562298060,	0.898629412258801660,	0.898607475708731450,	0.898585536912142930,	0.898563595869090630,	0.898541652579629260,	
+0.898519707043813790,	0.898497759261699060,	0.898475809233339920,	0.898453856958791210,	0.898431902438107550,	0.898409945671344470,	0.898387986658556460,	0.898366025399798600,	
+0.898344061895125610,	0.898322096144592570,	0.898300128148254220,	0.898278157906165500,	0.898256185418381040,	0.898234210684956460,	0.898212233705946490,	0.898190254481405770,	
+0.898168273011389570,	0.898146289295952530,	0.898124303335149920,	0.898102315129036040,	0.898080324677666850,	0.898058331981096750,	0.898036337039380910,	0.898014339852574170,	
+0.897992340420731620,	0.897970338743908190,	0.897948334822158970,	0.897926328655538450,	0.897904320244102610,	0.897882309587905820,	0.897860296687003400,	0.897838281541450180,	
+0.897816264151301220,	0.897794244516611610,	0.897772222637436060,	0.897750198513830310,	0.897728172145848990,	0.897706143533547270,	0.897684112676980340,	0.897662079576202920,	
+0.897640044231270420,	0.897618006642237790,	0.897595966809159760,	0.897573924732092190,	0.897551880411089800,	0.897529833846207770,	0.897507785037501060,	0.897485733985024960,	
+0.897463680688834530,	0.897441625148984850,	0.897419567365530750,	0.897397507338528080,	0.897375445068031690,	0.897353380554096640,	0.897331313796778220,	0.897309244796131390,	
+0.897287173552211550,	0.897265100065073320,	0.897243024334772770,	0.897220946361364740,	0.897198866144904180,	0.897176783685446620,	0.897154698983047010,	0.897132612037760620,	
+0.897110522849642770,	0.897088431418748170,	0.897066337745132890,	0.897044241828851780,	0.897022143669960140,	0.897000043268513010,	0.896977940624565930,	0.896955835738173830,	
+0.896933728609392240,	0.896911619238275890,	0.896889507624880960,	0.896867393769262170,	0.896845277671474930,	0.896823159331574530,	0.896801038749616140,	0.896778915925655280,	
+0.896756790859746690,	0.896734663551946420,	0.896712534002309550,	0.896690402210891470,	0.896668268177747250,	0.896646131902932410,	0.896623993386502230,	0.896601852628512000,	
+0.896579709629016790,	0.896557564388072770,	0.896535416905734790,	0.896513267182058260,	0.896491115217098570,	0.896468961010911000,	0.896446804563551190,	0.896424645875073870,	
+0.896402484945535320,	0.896380321774990610,	0.896358156363495140,	0.896335988711104200,	0.896313818817873310,	0.896291646683857860,	0.896269472309113360,	0.896247295693694660,	
+0.896225116837658260,	0.896202935741059030,	0.896180752403952340,	0.896158566826393940,	0.896136379008439010,	0.896114188950143160,	0.896091996651561810,	0.896069802112750110,	
+0.896047605333764370,	0.896025406314659540,	0.896003205055491140,	0.895981001556314770,	0.895958795817185960,	0.895936587838160100,	0.895914377619292380,	0.895892165160639190,	
+0.895869950462255480,	0.895847733524196890,	0.895825514346519030,	0.895803292929277410,	0.895781069272527430,	0.895758843376324940,	0.895736615240724790,	0.895714384865783590,	
+0.895692152251556410,	0.895669917398098870,	0.895647680305466600,	0.895625440973714990,	0.895603199402899900,	0.895580955593076710,	0.895558709544300720,	0.895536461256628450,	
+0.895514210730114950,	0.895491957964815950,	0.895469702960787100,	0.895447445718083990,	0.895425186236762260,	0.895402924516877090,	0.895380660558485090,	0.895358394361641330,	
+0.895336125926401660,	0.895313855252821700,	0.895291582340957070,	0.895269307190863510,	0.895247029802596740,	0.895224750176211840,	0.895202468311765640,	0.895180184209313110,	
+0.895157897868910200,	0.895135609290612530,	0.895113318474475840,	0.895091025420555850,	0.895068730128907860,	0.895046432599588600,	0.895024132832653140,	0.895001830828157320,	
+0.894979526586156980,	0.894957220106707750,	0.894934911389865580,	0.894912600435685990,	0.894890287244224590,	0.894867971815537900,	0.894845654149681200,	0.894823334246710460,	
+0.894801012106681390,	0.894778687729649750,	0.894756361115671360,	0.894734032264802080,	0.894711701177097310,	0.894689367852613660,	0.894667032291406650,	0.894644694493532010,	
+0.894622354459045700,	0.894600012188003450,	0.894577667680461210,	0.894555320936474390,	0.894532971956099710,	0.894510620739392470,	0.894488267286408840,	0.894465911597204450,	
+0.894443553671835260,	0.894421193510357200,	0.894398831112826250,	0.894376466479297690,	0.894354099609828480,	0.894331730504473900,	0.894309359163290130,	0.894286985586332910,	
+0.894264609773658180,	0.894242231725321910,	0.894219851441380160,	0.894197468921888340,	0.894175084166903170,	0.894152697176480380,	0.894130307950675830,	0.894107916489545460,	
+0.894085522793145350,	0.894063126861531440,	0.894040728694759370,	0.894018328292885740,	0.893995925655966420,	0.893973520784057230,	0.893951113677214140,	0.893928704335493430,	
+0.893906292758950840,	0.893883878947642540,	0.893861462901624270,	0.893839044620952650,	0.893816624105683410,	0.893794201355872620,	0.893771776371576230,	0.893749349152850540,	
+0.893726919699751380,	0.893704488012334600,	0.893682054090656930,	0.893659617934774220,	0.893637179544742420,	0.893614738920617710,	0.893592296062456050,	0.893569850970313720,	
+0.893547403644246670,	0.893524954084310870,	0.893502502290562940,	0.893480048263058820,	0.893457592001854590,	0.893435133507006430,	0.893412672778570390,	0.893390209816602670,	
+0.893367744621159420,	0.893345277192296390,	0.893322807530070540,	0.893300335634537700,	0.893277861505754060,	0.893255385143775670,	0.893232906548658940,	0.893210425720459830,	
+0.893187942659234400,	0.893165457365039380,	0.893142969837930730,	0.893120480077964740,	0.893097988085197470,	0.893075493859685320,	0.893052997401484360,	0.893030498710650880,	
+0.893007997787240830,	0.892985494631311160,	0.892962989242917730,	0.892940481622116920,	0.892917971768964810,	0.892895459683517800,	0.892872945365832060,	0.892850428815964100,	
+0.892827910033969550,	0.892805389019905690,	0.892782865773828370,	0.892760340295793870,	0.892737812585858490,	0.892715282644078620,	0.892692750470510550,	0.892670216065210130,	
+0.892647679428234640,	0.892625140559639930,	0.892602599459482390,	0.892580056127818320,	0.892557510564704120,	0.892534962770196060,	0.892512412744350670,	0.892489860487223900,	
+0.892467305998872810,	0.892444749279353470,	0.892422190328722280,	0.892399629147035630,	0.892377065734349940,	0.892354500090721480,	0.892331932216206440,	0.892309362110861870,	
+0.892286789774744070,	0.892264215207909110,	0.892241638410413710,	0.892219059382314270,	0.892196478123667090,	0.892173894634528790,	0.892151308914955310,	0.892128720965003950,	
+0.892106130784730780,	0.892083538374192300,	0.892060943733444910,	0.892038346862545240,	0.892015747761549680,	0.891993146430514750,	0.891970542869496620,	0.891947937078552470,	
+0.891925329057738470,	0.891902718807111140,	0.891880106326726980,	0.891857491616642630,	0.891834874676914580,	0.891812255507598910,	0.891789634108752890,	0.891767010480432940,	
+0.891744384622695340,	0.891721756535596930,	0.891699126219194000,	0.891676493673543290,	0.891653858898701300,	0.891631221894724320,	0.891608582661669760,	0.891585941199593670,	
+0.891563297508552680,	0.891540651588603520,	0.891518003439802700,	0.891495353062206840,	0.891472700455872240,	0.891450045620856280,	0.891427388557215260,	0.891404729265005690,	
+0.891382067744284300,	0.891359403995107710,	0.891336738017532770,	0.891314069811615870,	0.891291399377413310,	0.891268726714982810,	0.891246051824380440,	0.891223374705662930,	
+0.891200695358887020,	0.891178013784109320,	0.891155329981386580,	0.891132643950775520,	0.891109955692332530,	0.891087265206114920,	0.891064572492179190,	0.891041877550582060,	
+0.891019180381380280,	0.890996480984630470,	0.890973779360389570,	0.890951075508713660,	0.890928369429660580,	0.890905661123286510,	0.890882950589648390,	0.890860237828802860,	
+0.890837522840806640,	0.890814805625716690,	0.890792086183589740,	0.890769364514482080,	0.890746640618451550,	0.890723914495554330,	0.890701186145847260,	0.890678455569387300,	
+0.890655722766231280,	0.890632987736435840,	0.890610250480057930,	0.890587510997154050,	0.890564769287781830,	0.890542025351997560,	0.890519279189858290,	0.890496530801420880,	
+0.890473780186742060,	0.890451027345878890,	0.890428272278887660,	0.890405514985826210,	0.890382755466750940,	0.890359993721718810,	0.890337229750786660,	0.890314463554011450,	
+0.890291695131450010,	0.890268924483159420,	0.890246151609196070,	0.890223376509617800,	0.890200599184481020,	0.890177819633842790,	0.890155037857760070,	0.890132253856289690,	
+0.890109467629488620,	0.890086679177413580,	0.890063888500122190,	0.890041095597671080,	0.890018300470117210,	0.889995503117517630,	0.889972703539929300,	0.889949901737409180,	
+0.889927097710014330,	0.889904291457801370,	0.889881482980828030,	0.889858672279150940,	0.889835859352827270,	0.889813044201913870,	0.889790226826467910,	0.889767407226546350,	
+0.889744585402206250,	0.889721761353504340,	0.889698935080498470,	0.889676106583245140,	0.889653275861801650,	0.889630442916224950,	0.889607607746572100,	0.889584770352900290,	
+0.889561930735266020,	0.889539088893727460,	0.889516244828341130,	0.889493398539164200,	0.889470550026253750,	0.889447699289666940,	0.889424846329460950,	0.889401991145692740,	
+0.889379133738419260,	0.889356274107698240,	0.889333412253586640,	0.889310548176141410,	0.889287681875419840,	0.889264813351479110,	0.889241942604376280,	0.889219069634168640,	
+0.889196194440912910,	0.889173317024667060,	0.889150437385487940,	0.889127555523432810,	0.889104671438558650,	0.889081785130922950,	0.889058896600582680,	0.889036005847594790,	
+0.889013112872017340,	0.888990217673907070,	0.888967320253321260,	0.888944420610317200,	0.888921518744951960,	0.888898614657283040,	0.888875708347367510,	0.888852799815262440,	
+0.888829889061025670,	0.888806976084714150,	0.888784060886385170,	0.888761143466096140,	0.888738223823904220,	0.888715301959866700,	0.888692377874040540,	0.888669451566483910,	
+0.888646523037253560,	0.888623592286406970,	0.888600659314001340,	0.888577724120094060,	0.888554786704742530,	0.888531847068004030,	0.888508905209935420,	0.888485961130594970,	
+0.888463014830039750,	0.888440066308326840,	0.888417115565513840,	0.888394162601658040,	0.888371207416816850,	0.888348250011047560,	0.888325290384407330,	0.888302328536954230,	
+0.888279364468745340,	0.888256398179838040,	0.888233429670289730,	0.888210458940157930,	0.888187485989499810,	0.888164510818372670,	0.888141533426834660,	0.888118553814942870,	
+0.888095571982754570,	0.888072587930327510,	0.888049601657718850,	0.888026613164986210,	0.888003622452187000,	0.887980629519378390,	0.887957634366618560,	0.887934636993964690,	
+0.887911637401474270,	0.887888635589204720,	0.887865631557213540,	0.887842625305558240,	0.887819616834296440,	0.887796606143485210,	0.887773593233182940,	0.887750578103446600,	
+0.887727560754333790,	0.887704541185902140,	0.887681519398209050,	0.887658495391312250,	0.887635469165268810,	0.887612440720137010,	0.887589410055974140,	0.887566377172837820,	
+0.887543342070785450,	0.887520304749874870,	0.887497265210163370,	0.887474223451708790,	0.887451179474568310,	0.887428133278800100,	0.887405084864461680,	0.887382034231610550,	
+0.887358981380304330,	0.887335926310600650,	0.887312869022557240,	0.887289809516231150,	0.887266747791680910,	0.887243683848963900,	0.887220617688137540,	0.887197549309259760,	
+0.887174478712388080,	0.887151405897580240,	0.887128330864893840,	0.887105253614386190,	0.887082174146115790,	0.887059092460140030,	0.887036008556516540,	0.887012922435302940,	
+0.886989834096557180,	0.886966743540336670,	0.886943650766699450,	0.886920555775702610,	0.886897458567404760,	0.886874359141863300,	0.886851257499135960,	0.886828153639280470,	
+0.886805047562354680,	0.886781939268416090,	0.886758828757522320,	0.886735716029732000,	0.886712601085102300,	0.886689483923691070,	0.886666364545556140,	0.886643242950755360,	
+0.886620119139346350,	0.886596993111387180,	0.886573864866935010,	0.886550734406048590,	0.886527601728785420,	0.886504466835203230,	0.886481329725359870,	0.886458190399313170,	
+0.886435048857120990,	0.886411905098841160,	0.886388759124531190,	0.886365610934249700,	0.886342460528054210,	0.886319307906002550,	0.886296153068152680,	0.886272996014562440,	
+0.886249836745289680,	0.886226675260391890,	0.886203511559927830,	0.886180345643954980,	0.886157177512531200,	0.886134007165714550,	0.886110834603562990,	0.886087659826134240,	
+0.886064482833486270,	0.886041303625676790,	0.886018122202764440,	0.885994938564806710,	0.885971752711861790,	0.885948564643987300,	0.885925374361241520,	0.885902181863682300,	
+0.885878987151367260,	0.885855790224355010,	0.885832591082703400,	0.885809389726470280,	0.885786186155713700,	0.885762980370491610,	0.885739772370862100,	0.885716562156883210,	
+0.885693349728612470,	0.885670135086108700,	0.885646918229429650,	0.885623699158633370,	0.885600477873777710,	0.885577254374920960,	0.885554028662121070,	0.885530800735436000,	
+0.885507570594923690,	0.885484338240642770,	0.885461103672650960,	0.885437866891006450,	0.885414627895767190,	0.885391386686991470,	0.885368143264737230,	0.885344897629062210,	
+0.885321649780025480,	0.885298399717684430,	0.885275147442097570,	0.885251892953322740,	0.885228636251418120,	0.885205377336442000,	0.885182116208452440,	0.885158852867507170,	
+0.885135587313665150,	0.885112319546984220,	0.885089049567522430,	0.885065777375337980,	0.885042502970489140,	0.885019226353034090,	0.884995947523030900,	0.884972666480537410,	
+0.884949383225612780,	0.884926097758314660,	0.884902810078701200,	0.884879520186830800,	0.884856228082761540,	0.884832933766551810,	0.884809637238259230,	0.884786338497942970,	
+0.884763037545660990,	0.884739734381471240,	0.884716429005432350,	0.884693121417602260,	0.884669811618039370,	0.884646499606801970,	0.884623185383947910,	0.884599868949536350,	
+0.884576550303625030,	0.884553229446272350,	0.884529906377536700,	0.884506581097476150,	0.884483253606149210,	0.884459923903613720,	0.884436591989928860,	0.884413257865152460,	
+0.884389921529342930,	0.884366582982558660,	0.884343242224857830,	0.884319899256298950,	0.884296554076940410,	0.884273206686839950,	0.884249857086056860,	0.884226505274649190,	
+0.884203151252675350,	0.884179795020193500,	0.884156436577262170,	0.884133075923939860,	0.884109713060284740,	0.884086347986354990,	0.884062980702209790,	0.884039611207907080,	
+0.884016239503505390,	0.883992865589063090,	0.883969489464638600,	0.883946111130290420,	0.883922730586076510,	0.883899347832056260,	0.883875962868287510,	0.883852575694829000,	
+0.883829186311739010,	0.883805794719075940,	0.883782400916898530,	0.883759004905265040,	0.883735606684233680,	0.883712206253863710,	0.883688803614213200,	0.883665398765340670,	
+0.883641991707304620,	0.883618582440163670,	0.883595170963976220,	0.883571757278800440,	0.883548341384695620,	0.883524923281720050,	0.883501502969932130,	0.883478080449390470,	
+0.883454655720153580,	0.883431228782279980,	0.883407799635828380,	0.883384368280856870,	0.883360934717424940,	0.883337498945590550,	0.883314060965412430,	0.883290620776949200,	
+0.883267178380259370,	0.883243733775401660,	0.883220286962434600,	0.883196837941416350,	0.883173386712406530,	0.883149933275463090,	0.883126477630644890,	0.883103019778010530,	
+0.883079559717618650,	0.883056097449527840,	0.883032632973796310,	0.883009166290483650,	0.882985697399648050,	0.882962226301348240,	0.882938752995642840,	0.882915277482590580,	
+0.882891799762250180,	0.882868319834680170,	0.882844837699939040,	0.882821353358086200,	0.882797866809179930,	0.882774378053279070,	0.882750887090442250,	0.882727393920728190,	
+0.882703898544195620,	0.882680400960903280,	0.882656901170909670,	0.882633399174274080,	0.882609894971055020,	0.882586388561311220,	0.882562879945101520,	0.882539369122484540,	
+0.882515856093519240,	0.882492340858263780,	0.882468823416777900,	0.882445303769120000,	0.882421781915348810,	0.882398257855523170,	0.882374731589701920,	0.882351203117943790,	
+0.882327672440307630,	0.882304139556851940,	0.882280604467636340,	0.882257067172719120,	0.882233527672159350,	0.882209985966015740,	0.882186442054347150,	0.882162895937212420,	
+0.882139347614670060,	0.882115797086779670,	0.882092244353599900,	0.882068689415189460,	0.882045132271607300,	0.882021572922912390,	0.881998011369163450,	0.881974447610419540,	
+0.881950881646739070,	0.881927313478181870,	0.881903743104806240,	0.881880170526671340,	0.881856595743836010,	0.881833018756359220,	0.881809439564299910,	0.881785858167716930,	
+0.881762274566668890,	0.881738688761215640,	0.881715100751415680,	0.881691510537327860,	0.881667918119011350,	0.881644323496525000,	0.881620726669927860,	0.881597127639278550,	
+0.881573526404636710,	0.881549922966061160,	0.881526317323610750,	0.881502709477344550,	0.881479099427321610,	0.881455487173600890,	0.881431872716241460,	0.881408256055301930,	
+0.881384637190842150,	0.881361016122920840,	0.881337392851596960,	0.881313767376929570,	0.881290139698977850,	0.881266509817800750,	0.881242877733457330,	0.881219243446006330,	
+0.881195606955507580,	0.881171968262019820,	0.881148327365602220,	0.881124684266313740,	0.881101038964213660,	0.881077391459360810,	0.881053741751814170,	0.881030089841633560,	
+0.881006435728877710,	0.880982779413605810,	0.880959120895877020,	0.880935460175750310,	0.880911797253285060,	0.880888132128540220,	0.880864464801574650,	0.880840795272448410,	
+0.880817123541220100,	0.880793449607949030,	0.880769773472694250,	0.880746095135515160,	0.880722414596470720,	0.880698731855619870,	0.880675046913022670,	0.880651359768737760,	
+0.880627670422824530,	0.880603978875342030,	0.880580285126349670,	0.880556589175906620,	0.880532891024072060,	0.880509190670904830,	0.880485488116464990,	0.880461783360811490,	
+0.880438076404003510,	0.880414367246100450,	0.880390655887161370,	0.880366942327245660,	0.880343226566412620,	0.880319508604721080,	0.880295788442231110,	0.880272066079001770,	
+0.880248341515092240,	0.880224614750561910,	0.880200885785469960,	0.880177154619875780,	0.880153421253838330,	0.880129685687417780,	0.880105947920672980,	0.880082207953663430,	
+0.880058465786448200,	0.880034721419086900,	0.880010974851638710,	0.879987226084163130,	0.879963475116719020,	0.879939721949366760,	0.879915966582165090,	0.879892209015173510,	
+0.879868449248451530,	0.879844687282058340,	0.879820923116053420,	0.879797156750496190,	0.879773388185445590,	0.879749617420962030,	0.879725844457104440,	0.879702069293932130,	
+0.879678291931504820,	0.879654512369881680,	0.879630730609122220,	0.879606946649285510,	0.879583160490431950,	0.879559372132620480,	0.879535581575910500,	0.879511788820361630,	
+0.879487993866033270,	0.879464196712984920,	0.879440397361275990,	0.879416595810965760,	0.879392792062114400,	0.879368986114781090,	0.879345177969025340,	0.879321367624906650,	
+0.879297555082484530,	0.879273740341818490,	0.879249923402967700,	0.879226104265992570,	0.879202282930952150,	0.879178459397905950,	0.879154633666913710,	0.879130805738034820,	
+0.879106975611328890,	0.879083143286855550,	0.879059308764673970,	0.879035472044844560,	0.879011633127426360,	0.878987792012479120,	0.878963948700062450,	0.878940103190235860,	
+0.878916255483059070,	0.878892405578591610,	0.878868553476892630,	0.878844699178022770,	0.878820842682041190,	0.878796983989007520,	0.878773123098981370,	0.878749260012022360,	
+0.878725394728190220,	0.878701527247544130,	0.878677657570144710,	0.878653785696051130,	0.878629911625323110,	0.878606035358020290,	0.878582156894202380,	0.878558276233929010,	
+0.878534393377260030,	0.878510508324254700,	0.878486621074973440,	0.878462731629475630,	0.878438839987821020,	0.878414946150069320,	0.878391050116280160,	0.878367151886513490,	
+0.878343251460828920,	0.878319348839285750,	0.878295444021944590,	0.878271537008864960,	0.878247627800106350,	0.878223716395728720,	0.878199802795791800,	0.878175887000355430,	
+0.878151969009478890,	0.878128048823222820,	0.878104126441646700,	0.878080201864810170,	0.878056275092773180,	0.878032346125595440,	0.878008414963336930,	0.877984481606057350,	
+0.877960546053816130,	0.877936608306673970,	0.877912668364690290,	0.877888726227925020,	0.877864781896437800,	0.877840835370288670,	0.877816886649537500,	0.877792935734243660,	
+0.877768982624467900,	0.877745027320269710,	0.877721069821708940,	0.877697110128845550,	0.877673148241739250,	0.877649184160450120,	0.877625217885038110,	0.877601249415562610,	
+0.877577278752084360,	0.877553305894662960,	0.877529330843358270,	0.877505353598230230,	0.877481374159338800,	0.877457392526744040,	0.877433408700505680,	0.877409422680683450,	
+0.877385434467338080,	0.877361444060529070,	0.877337451460316500,	0.877313456666760310,	0.877289459679920450,	0.877265460499856990,	0.877241459126629320,	0.877217455560298510,	
+0.877193449800924060,	0.877169441848566040,	0.877145431703284410,	0.877121419365139100,	0.877097404834190300,	0.877073388110498060,	0.877049369194121800,	0.877025348085122670,	
+0.877001324783560080,	0.876977299289494190,	0.876953271602985080,	0.876929241724092810,	0.876905209652877330,	0.876881175389398470,	0.876857138933717200,	0.876833100285892900,	
+0.876809059445985970,	0.876785016414056370,	0.876760971190164160,	0.876736923774369630,	0.876712874166732710,	0.876688822367313160,	0.876664768376172020,	0.876640712193369030,	
+0.876616653818964140,	0.876592593253017750,	0.876568530495589690,	0.876544465546740480,	0.876520398406530070,	0.876496329075018180,	0.876472257552265880,	0.876448183838333010,	
+0.876424107933279630,	0.876400029837166030,	0.876375949550052380,	0.876351867071998750,	0.876327782403065080,	0.876303695543312440,	0.876279606492800460,	0.876255515251589510,	
+0.876231421819739790,	0.876207326197311450,	0.876183228384364800,	0.876159128380960220,	0.876135026187157220,	0.876110921803017200,	0.876086815228599770,	0.876062706463965330,	
+0.876038595509174180,	0.876014482364286580,	0.875990367029362730,	0.875966249504462890,	0.875942129789647030,	0.875918007884976310,	0.875893883790510590,	0.875869757506310130,	
+0.875845629032435240,	0.875821498368946290,	0.875797365515903700,	0.875773230473367190,	0.875749093241398050,	0.875724953820056110,	0.875700812209401770,	0.875676668409495540,	
+0.875652522420397480,	0.875628374242168220,	0.875604223874868030,	0.875580071318556860,	0.875555916573295900,	0.875531759639145090,	0.875507600516164940,	0.875483439204415850,	
+0.875459275703958100,	0.875435110014852190,	0.875410942137157980,	0.875386772070936960,	0.875362599816248980,	0.875338425373154540,	0.875314248741713930,	0.875290069921987770,	
+0.875265888914036450,	0.875241705717920370,	0.875217520333699590,	0.875193332761435410,	0.875169143001187980,	0.875144951053017710,	0.875120756916984990,	0.875096560593150330,	
+0.875072362081574350,	0.875048161382317450,	0.875023958495439680,	0.874999753421002560,	0.874975546159065920,	0.874951336709690500,	0.874927125072936680,	0.874902911248865100,	
+0.874878695237536250,	0.874854477039010200,	0.874830256653348350,	0.874806034080610970,	0.874781809320858360,	0.874757582374151350,	0.874733353240550350,	0.874709121920115960,	
+0.874684888412908700,	0.874660652718988850,	0.874636414838417810,	0.874612174771255750,	0.874587932517563280,	0.874563688077400920,	0.874539441450829290,	0.874515192637909110,	
+0.874490941638701000,	0.874466688453265030,	0.874442433081662810,	0.874418175523954510,	0.874393915780200760,	0.874369653850462170,	0.874345389734799580,	0.874321123433273390,	
+0.874296854945944000,	0.874272584272872910,	0.874248311414120290,	0.874224036369746990,	0.874199759139813630,	0.874175479724380810,	0.874151198123509280,	0.874126914337259750,	
+0.874102628365692520,	0.874078340208869100,	0.874054049866849870,	0.874029757339695570,	0.874005462627466810,	0.873981165730224440,	0.873956866648029180,	0.873932565380941220,	
+0.873908261929022380,	0.873883956292332840,	0.873859648470933340,	0.873835338464884810,	0.873811026274247890,	0.873786711899083410,	0.873762395339452210,	0.873738076595414580,	
+0.873713755667032130,	0.873689432554365260,	0.873665107257474930,	0.873640779776421740,	0.873616450111266650,	0.873592118262070390,	0.873567784228893920,	0.873543448011797510,	
+0.873519109610842890,	0.873494769026090470,	0.873470426257601180,	0.873446081305435880,	0.873421734169655290,	0.873397384850320370,	0.873373033347491500,	0.873348679661230640,	
+0.873324323791597970,	0.873299965738654540,	0.873275605502461080,	0.873251243083078780,	0.873226878480568240,	0.873202511694990520,	0.873178142726406150,	0.873153771574876840,	
+0.873129398240463090,	0.873105022723225880,	0.873080645023226020,	0.873056265140524590,	0.873031883075182540,	0.873007498827260810,	0.872983112396819800,	0.872958723783921480,	
+0.872934332988626330,	0.872909940010995420,	0.872885544851089600,	0.872861147508969930,	0.872836747984697460,	0.872812346278332600,	0.872787942389937290,	0.872763536319572150,	
+0.872739128067298250,	0.872714717633176430,	0.872690305017267850,	0.872665890219633480,	0.872641473240334480,	0.872617054079431240,	0.872592632736985950,	0.872568209213059000,	
+0.872543783507711450,	0.872519355621004580,	0.872494925552999230,	0.872470493303756590,	0.872446058873337260,	0.872421622261803200,	0.872397183469215130,	0.872372742495634120,	
+0.872348299341121240,	0.872323854005737530,	0.872299406489544290,	0.872274956792602470,	0.872250504914972910,	0.872226050856717450,	0.872201594617896810,	0.872177136198572290,	
+0.872152675598804940,	0.872128212818655820,	0.872103747858186230,	0.872079280717457220,	0.872054811396529630,	0.872030339895465410,	0.872005866214325300,	0.871981390353170570,	
+0.871956912312062400,	0.871932432091061860,	0.871907949690230330,	0.871883465109628440,	0.871858978349318360,	0.871834489409360810,	0.871809998289816980,	0.871785504990748250,	
+0.871761009512215690,	0.871736511854280690,	0.871712012017004320,	0.871687510000447530,	0.871663005804672380,	0.871638499429739700,	0.871613990875710900,	0.871589480142646920,	
+0.871564967230609390,	0.871540452139659360,	0.871515934869858230,	0.871491415421266850,	0.871466893793947370,	0.871442369987960650,	0.871417844003367970,	0.871393315840230720,	
+0.871368785498610190,	0.871344252978567660,	0.871319718280164080,	0.871295181403461630,	0.871270642348521250,	0.871246101115404240,	0.871221557704171980,	0.871197012114885870,	
+0.871172464347607200,	0.871147914402397360,	0.871123362279317300,	0.871098807978429200,	0.871074251499794230,	0.871049692843473560,	0.871025132009528580,	0.871000568998020810,	
+0.870976003809011750,	0.870951436442562120,	0.870926866898734330,	0.870902295177589440,	0.870877721279188720,	0.870853145203593800,	0.870828566950865970,	0.870803986521066720,	
+0.870779403914257450,	0.870754819130499350,	0.870730232169854570,	0.870705643032384180,	0.870681051718149690,	0.870656458227212600,	0.870631862559634430,	0.870607264715476560,	
+0.870582664694800500,	0.870558062497667320,	0.870533458124139510,	0.870508851574277930,	0.870484242848144300,	0.870459631945800120,	0.870435018867306790,	0.870410403612725920,	
+0.870385786182118590,	0.870361166575547300,	0.870336544793072990,	0.870311920834757390,	0.870287294700661910,	0.870262666390848260,	0.870238035905377960,	0.870213403244312510,	
+0.870188768407713200,	0.870164131395642300,	0.870139492208161110,	0.870114850845331240,	0.870090207307214200,	0.870065561593871720,	0.870040913705365180,	0.870016263641756100,	
+0.869991611403106660,	0.869966956989478240,	0.869942300400932460,	0.869917641637530940,	0.869892980699335180,	0.869868317586407150,	0.869843652298808220,	0.869818984836599700,	
+0.869794315199844180,	0.869769643388602850,	0.869744969402937550,	0.869720293242909670,	0.869695614908581160,	0.869670934400013530,	0.869646251717268610,	0.869621566860407590,	
+0.869596879829493190,	0.869572190624586460,	0.869547499245749370,	0.869522805693043410,	0.869498109966530540,	0.869473412066272380,	0.869448711992330200,	0.869424009744766750,	
+0.869399305323643180,	0.869374598729021450,	0.869349889960963180,	0.869325179019530100,	0.869300465904784160,	0.869275750616787080,	0.869251033155600150,	0.869226313521286100,	
+0.869201591713906210,	0.869176867733522430,	0.869152141580196380,	0.869127413253990010,	0.869102682754965160,	0.869077950083183560,	0.869053215238706710,	0.869028478221597120,	
+0.869003739031916410,	0.868978997669726420,	0.868954254135088870,	0.868929508428065710,	0.868904760548718790,	0.868880010497109500,	0.868855258273300570,	0.868830503877353610,	
+0.868805747309330250,	0.868780988569292640,	0.868756227657302540,	0.868731464573421870,	0.868706699317712490,	0.868681931890236010,	0.868657162291055050,	0.868632390520231220,	
+0.868607616577826370,	0.868582840463902550,	0.868558062178521610,	0.868533281721745490,	0.868508499093635700,	0.868483714294255190,	0.868458927323665360,	0.868434138181928270,	
+0.868409346869105760,	0.868384553385259880,	0.868359757730452600,	0.868334959904745960,	0.868310159908201480,	0.868285357740882000,	0.868260553402849130,	0.868235746894164940,	
+0.868210938214891370,	0.868186127365090490,	0.868161314344824240,	0.868136499154154690,	0.868111681793143460,	0.868086862261853500,	0.868062040560346300,	0.868037216688684050,	
+0.868012390646928810,	0.867987562435142520,	0.867962732053387360,	0.867937899501724950,	0.867913064780218240,	0.867888227888928830,	0.867863388827918800,	0.867838547597250320,	
+0.867813704196985560,	0.867788858627186470,	0.867764010887915220,	0.867739160979233540,	0.867714308901204380,	0.867689454653889470,	0.867664598237350980,	0.867639739651650870,	
+0.867614878896851520,	0.867590015973014880,	0.867565150880203250,	0.867540283618478240,	0.867515414187903120,	0.867490542588539300,	0.867465668820449180,	0.867440792883694910,	
+0.867415914778338680,	0.867391034504442550,	0.867366152062068460,	0.867341267451279490,	0.867316380672137340,	0.867291491724704100,	0.867266600609042260,	0.867241707325213880,	
+0.867216811873281260,	0.867191914253306660,	0.867167014465351720,	0.867142112509479700,	0.867117208385752460,	0.867092302094232160,	0.867067393634981200,	0.867042483008061640,	
+0.867017570213535870,	0.866992655251465740,	0.866967738121914520,	0.866942818824943840,	0.866917897360616200,	0.866892973728993770,	0.866868047930138830,	0.866843119964113900,	
+0.866818189830981130,	0.866793257530802390,	0.866768323063641040,	0.866743386429558840,	0.866718447628618160,	0.866693506660881300,	0.866668563526410750,	0.866643618225268810,	
+0.866618670757517750,	0.866593721123219640,	0.866568769322437650,	0.866543815355233730,	0.866518859221670270,	0.866493900921809670,	0.866468940455714320,	0.866443977823446620,	
+0.866419013025068520,	0.866394046060643410,	0.866369076930233130,	0.866344105633900070,	0.866319132171706860,	0.866294156543715780,	0.866269178749989320,	0.866244198790589890,	
+0.866219216665579550,	0.866194232375021580,	0.866169245918978040,	0.866144257297511430,	0.866119266510684160,	0.866094273558558610,	0.866069278441197520,	0.866044281158663170,	
+0.866019281711017720,	0.865994280098324460,	0.865969276320645580,	0.865944270378043450,	0.865919262270580580,	0.865894251998319600,	0.865869239561323000,	0.865844224959652850,	
+0.865819208193372660,	0.865794189262544370,	0.865769168167230600,	0.865744144907493960,	0.865719119483396970,	0.865694091895002130,	0.865669062142372050,	0.865644030225568910,	
+0.865618996144656090,	0.865593959899695900,	0.865568921490750710,	0.865543880917883150,	0.865518838181156050,	0.865493793280631700,	0.865468746216372490,	0.865443696988441920,	
+0.865418645596902070,	0.865393592041815540,	0.865368536323245170,	0.865343478441253370,	0.865318418395902840,	0.865293356187256220,	0.865268291815375900,	0.865243225280325270,	
+0.865218156582166500,	0.865193085720962430,	0.865168012696775570,	0.865142937509668750,	0.865117860159704600,	0.865092780646945720,	0.865067698971454410,	0.865042615133294390,	
+0.865017529132527830,	0.864992440969217460,	0.864967350643425890,	0.864942258155215970,	0.864917163504650530,	0.864892066691791640,	0.864866967716703020,	0.864841866579446950,	
+0.864816763280086280,	0.864791657818683720,	0.864766550195301910,	0.864741440410003780,	0.864716328462852070,	0.864691214353909170,	0.864666098083238580,	0.864640979650902700,	
+0.864615859056964480,	0.864590736301486530,	0.864565611384531810,	0.864540484306163040,	0.864515355066443060,	0.864490223665434150,	0.864465090103200270,	0.864439954379803590,	
+0.864414816495307050,	0.864389676449773490,	0.864364534243265650,	0.864339389875846580,	0.864314243347578560,	0.864289094658525330,	0.864263943808749380,	0.864238790798313560,	
+0.864213635627280820,	0.864188478295713990,	0.864163318803675920,	0.864138157151229550,	0.864112993338437390,	0.864087827365363160,	0.864062659232069370,	0.864037488938618870,	
+0.864012316485074710,	0.863987141871499830,	0.863961965097956970,	0.863936786164508860,	0.863911605071219110,	0.863886421818150450,	0.863861236405365720,	0.863836048832927860,	
+0.863810859100899940,	0.863785667209344800,	0.863760473158325490,	0.863735276947904640,	0.863710078578145970,	0.863684878049112090,	0.863659675360866070,	0.863634470513470860,	
+0.863609263506989410,	0.863584054341484890,	0.863558843017020130,	0.863533629533657860,	0.863508413891462050,	0.863483196090495060,	0.863457976130820200,	0.863432754012500300,	
+0.863407529735598640,	0.863382303300178070,	0.863357074706301300,	0.863331843954032290,	0.863306611043433650,	0.863281375974568550,	0.863256138747499960,	0.863230899362291030,	
+0.863205657819004930,	0.863180414117704630,	0.863155168258452840,	0.863129920241313520,	0.863104670066349500,	0.863079417733623730,	0.863054163243199390,	0.863028906595139760,	
+0.863003647789507780,	0.862978386826366290,	0.862953123705779260,	0.862927858427809390,	0.862902590992519870,	0.862877321399973860,	0.862852049650234540,	0.862826775743365190,	
+0.862801499679428870,	0.862776221458488310,	0.862750941080607680,	0.862725658545849710,	0.862700373854277560,	0.862675087005954410,	0.862649798000943660,	0.862624506839308360,	
+0.862599213521111800,	0.862573918046416810,	0.862548620415287350,	0.862523320627786470,	0.862498018683977240,	0.862472714583922940,	0.862447408327686850,	0.862422099915332250,	
+0.862396789346921990,	0.862371476622520230,	0.862346161742189700,	0.862320844705993790,	0.862295525513995800,	0.862270204166258880,	0.862244880662846550,	0.862219555003822080,	
+0.862194227189248210,	0.862168897219189210,	0.862143565093707930,	0.862118230812867760,	0.862092894376732090,	0.862067555785364090,	0.862042215038827280,	0.862016872137184920,	
+0.861991527080499860,	0.861966179868836500,	0.861940830502257670,	0.861915478980826770,	0.861890125304607070,	0.861864769473662200,	0.861839411488055320,	0.861814051347849500,	
+0.861788689053109010,	0.861763324603896820,	0.861737958000276310,	0.861712589242310870,	0.861687218330063900,	0.861661845263599010,	0.861636470042979500,	0.861611092668268300,	
+0.861585713139529810,	0.861560331456827090,	0.861534947620223530,	0.861509561629782540,	0.861484173485567720,	0.861458783187642460,	0.861433390736069730,	0.861407996130914010,	
+0.861382599372238270,	0.861357200460106110,	0.861331799394580930,	0.861306396175726240,	0.861280990803605540,	0.861255583278282330,	0.861230173599819790,	0.861204761768282200,	
+0.861179347783732730,	0.861153931646234880,	0.861128513355852280,	0.861103092912648300,	0.861077670316686690,	0.861052245568030840,	0.861026818666743910,	0.861001389612890410,	
+0.860975958406533400,	0.860950525047736500,	0.860925089536563330,	0.860899651873077380,	0.860874212057342380,	0.860848770089421400,	0.860823325969378830,	0.860797879697278060,	
+0.860772431273182480,	0.860746980697155940,	0.860721527969261930,	0.860696073089563970,	0.860670616058126000,	0.860645156875010970,	0.860619695540283500,	0.860594232054006760,	
+0.860568766416244470,	0.860543298627060250,	0.860517828686517830,	0.860492356594680820,	0.860466882351612840,	0.860441405957377280,	0.860415927412038650,	0.860390446715660230,	
+0.860364963868305630,	0.860339478870038700,	0.860313991720923040,	0.860288502421022280,	0.860263010970399920,	0.860237517369120570,	0.860212021617247300,	0.860186523714844050,	
+0.860161023661974440,	0.860135521458702310,	0.860110017105091270,	0.860084510601205390,	0.860059001947107600,	0.860033491142862760,	0.860007978188534360,	0.859982463084185910,	
+0.859956945829881250,	0.859931426425684320,	0.859905904871658740,	0.859880381167868020,	0.859854855314376780,	0.859829327311248390,	0.859803797158546710,	0.859778264856335460,	
+0.859752730404678590,	0.859727193803639930,	0.859701655053283220,	0.859676114153671960,	0.859650571104870860,	0.859625025906943340,	0.859599478559953330,	0.859573929063964460,	
+0.859548377419040890,	0.859522823625246350,	0.859497267682644780,	0.859471709591299480,	0.859446149351275500,	0.859420586962636010,	0.859395022425445190,	0.859369455739766750,	
+0.859343886905664660,	0.859318315923202850,	0.859292742792444830,	0.859267167513455330,	0.859241590086297970,	0.859216010511036690,	0.859190428787735330,	0.859164844916457840,	
+0.859139258897268280,	0.859113670730230710,	0.859088080415408300,	0.859062487952866220,	0.859036893342667970,	0.859011296584877400,	0.858985697679558680,	0.858960096626775640,	
+0.858934493426592450,	0.858908888079072950,	0.858883280584280760,	0.858857670942280940,	0.858832059153136760,	0.858806445216912630,	0.858780829133672260,	0.858755210903479840,	
+0.858729590526399410,	0.858703968002494490,	0.858678343331830240,	0.858652716514469950,	0.858627087550478010,	0.858601456439918360,	0.858575823182854970,	0.858550187779352100,	
+0.858524550229473720,	0.858498910533283530,	0.858473268690846500,	0.858447624702226350,	0.858421978567487030,	0.858396330286692820,	0.858370679859907890,	0.858345027287196080,	
+0.858319372568621340,	0.858293715704248620,	0.858268056694141630,	0.858242395538364460,	0.858216732236981360,	0.858191066790056410,	0.858165399197653780,	0.858139729459837630,	
+0.858114057576671700,	0.858088383548221150,	0.858062707374549590,	0.858037029055721210,	0.858011348591800390,	0.857985665982851090,	0.857959981228937680,	0.857934294330124250,	
+0.857908605286474720,	0.857882914098054060,	0.857857220764926100,	0.857831525287155120,	0.857805827664805400,	0.857780127897941000,	0.857754425986626320,	0.857728721930925090,	
+0.857703015730902570,	0.857677307386622510,	0.857651596898149180,	0.857625884265546870,	0.857600169488879850,	0.857574452568212300,	0.857548733503608720,	0.857523012295132840,	
+0.857497288942849820,	0.857471563446823630,	0.857445835807118530,	0.857420106023798920,	0.857394374096928980,	0.857368640026573090,	0.857342903812795540,	0.857317165455660390,	
+0.857291424955232690,	0.857265682311576520,	0.857239937524756020,	0.857214190594835830,	0.857188441521880010,	0.857162690305953160,	0.857136936947119120,	0.857111181445443290,	
+0.857085423800989400,	0.857059664013821940,	0.857033902084005430,	0.857008138011604030,	0.856982371796682350,	0.856956603439304800,	0.856930832939535200,	0.856905060297438960,	
+0.856879285513080120,	0.856853508586522980,	0.856827729517832150,	0.856801948307072010,	0.856776164954306970,	0.856750379459601090,	0.856724591823019740,	0.856698802044626780,	
+0.856673010124486930,	0.856647216062664580,	0.856621419859224130,	0.856595621514230080,	0.856569821027747040,	0.856544018399839070,	0.856518213630571350,	0.856492406720008260,	
+0.856466597668213980,	0.856440786475253350,	0.856414973141190640,	0.856389157666090580,	0.856363340050017570,	0.856337520293035780,	0.856311698395210710,	0.856285874356606300,	
+0.856260048177287290,	0.856234219857318070,	0.856208389396763360,	0.856182556795687670,	0.856156722054155160,	0.856130885172231240,	0.856105046149980060,	0.856079204987466370,	
+0.856053361684754650,	0.856027516241909540,	0.856001668658995520,	0.855975818936077440,	0.855949967073219350,	0.855924113070486770,	0.855898256927943970,	0.855872398645655450,	
+0.855846538223685950,	0.855820675662100180,	0.855794810960962660,	0.855768944120338100,	0.855743075140290690,	0.855717204020886140,	0.855691330762188510,	0.855665455364262640,	
+0.855639577827173040,	0.855613698150984540,	0.855587816335761750,	0.855561932381568970,	0.855536046288471910,	0.855510158056534630,	0.855484267685821980,	0.855458375176398670,	
+0.855432480528329430,	0.855406583741678990,	0.855380684816512080,	0.855354783752893090,	0.855328880550887400,	0.855302975210559650,	0.855277067731974430,	0.855251158115196590,	
+0.855225246360290850,	0.855199332467321940,	0.855173416436354250,	0.855147498267453510,	0.855121577960684000,	0.855095655516110550,	0.855069730933797900,	0.855043804213810990,	
+0.855017875356214540,	0.854991944361073510,	0.854966011228452060,	0.854940075958416030,	0.854914138551029820,	0.854888199006358260,	0.854862257324466300,	0.854836313505418550,	
+0.854810367549280080,	0.854784419456115720,	0.854758469225989860,	0.854732516858968230,	0.854706562355115330,	0.854680605714496000,	0.854654646937175190,	0.854628686023217840,	
+0.854602722972688690,	0.854576757785652230,	0.854550790462174410,	0.854524821002319630,	0.854498849406152730,	0.854472875673738750,	0.854446899805142550,	0.854420921800429060,	
+0.854394941659663340,	0.854368959382909800,	0.854342974970234260,	0.854316988421701340,	0.854290999737375990,	0.854265008917323150,	0.854239015961607670,	0.854213020870294710,	
+0.854187023643448780,	0.854161024281135720,	0.854135022783420020,	0.854109019150366850,	0.854083013382041180,	0.854057005478507820,	0.854030995439832070,	0.854004983266078880,	
+0.853978968957312620,	0.853952952513599480,	0.853926933935003960,	0.853900913221591120,	0.853874890373426010,	0.853848865390573590,	0.853822838273099020,	0.853796809021067470,	
+0.853770777634543340,	0.853744744113592690,	0.853718708458280240,	0.853692670668671050,	0.853666630744830180,	0.853640588686822690,	0.853614544494713750,	0.853588498168567970,	
+0.853562449708451410,	0.853536399114428690,	0.853510346386565090,	0.853484291524925550,	0.853458234529575250,	0.853432175400579360,	0.853406114138003160,	0.853380050741911030,	
+0.853353985212369380,	0.853327917549442700,	0.853301847753196290,	0.853275775823695180,	0.853249701761004680,	0.853223625565189820,	0.853197547236316020,	0.853171466774447880,	
+0.853145384179651470,	0.853119299451991610,	0.853093212591533590,	0.853067123598342470,	0.853041032472483530,	0.853014939214022050,	0.852988843823022760,	0.852962746299551820,	
+0.852936646643673970,	0.852910544855454590,	0.852884440934958740,	0.852858334882251820,	0.852832226697399110,	0.852806116380465770,	0.852780003931516760,	0.852753889350618130,	
+0.852727772637834840,	0.852701653793232040,	0.852675532816875140,	0.852649409708829410,	0.852623284469160250,	0.852597157097932270,	0.852571027595211970,	0.852544895961063980,	
+0.852518762195553890,	0.852492626298746780,	0.852466488270708140,	0.852440348111503270,	0.852414205821197650,	0.852388061399855900,	0.852361914847544530,	0.852335766164328380,	
+0.852309615350272720,	0.852283462405443170,	0.852257307329904900,	0.852231150123723300,	0.852204990786963880,	0.852178829319691580,	0.852152665721972570,	0.852126499993871910,	
+0.852100332135455000,	0.852074162146787330,	0.852047990027934190,	0.852021815778961080,	0.851995639399932950,	0.851969460890916300,	0.851943280251975850,	0.851917097483177340,	
+0.851890912584585940,	0.851864725556267350,	0.851838536398286990,	0.851812345110710250,	0.851786151693602060,	0.851759956147029150,	0.851733758471056150,	0.851707558665748880,	
+0.851681356731172730,	0.851655152667393220,	0.851628946474475730,	0.851602738152485880,	0.851576527701488730,	0.851550315121550770,	0.851524100412736960,	0.851497883575113020,	
+0.851471664608744240,	0.851445443513696330,	0.851419220290034810,	0.851392994937824830,	0.851366767457132800,	0.851340537848023770,	0.851314306110563470,	0.851288072244817400,	
+0.851261836250851170,	0.851235598128730400,	0.851209357878520480,	0.851183115500286800,	0.851156870994095870,	0.851130624360012630,	0.851104375598102810,	0.851078124708432140,	
+0.851051871691066220,	0.851025616546070450,	0.850999359273510340,	0.850973099873452150,	0.850946838345961300,	0.850920574691103380,	0.850894308908944020,	0.850868040999548820,	
+0.850841770962983520,	0.850815498799313840,	0.850789224508604840,	0.850762948090923340,	0.850736669546334530,	0.850710388874903910,	0.850684106076697420,	0.850657821151780680,	
+0.850631534100219300,	0.850605244922079120,	0.850578953617425300,	0.850552660186324690,	0.850526364628842350,	0.850500066945044100,	0.850473767134995780,	0.850447465198762910,	
+0.850421161136411420,	0.850394854948006600,	0.850368546633615050,	0.850342236193302180,	0.850315923627133710,	0.850289608935175470,	0.850263292117493190,	0.850236973174152590,	
+0.850210652105219620,	0.850184328910759570,	0.850158003590839150,	0.850131676145523760,	0.850105346574879130,	0.850079014878971080,	0.850052681057865580,	0.850026345111628330,	
+0.850000007040325300,	0.849973666844021760,	0.849947324522784430,	0.849920980076678930,	0.849894633505770880,	0.849868284810126220,	0.849841933989810890,	0.849815581044890740,	
+0.849789225975431160,	0.849762868781498980,	0.849736509463159590,	0.849710148020479060,	0.849683784453522990,	0.849657418762357560,	0.849631050947048600,	0.849604681007661950,	
+0.849578308944263120,	0.849551934756919040,	0.849525558445695110,	0.849499180010657270,	0.849472799451871490,	0.849446416769403800,	0.849420031963319940,	0.849393645033685530,	
+0.849367255980567610,	0.849340864804031370,	0.849314471504143080,	0.849288076080968570,	0.849261678534573900,	0.849235278865025030,	0.849208877072388010,	0.849182473156728230,	
+0.849156067118112760,	0.849129658956607190,	0.849103248672277380,	0.849076836265189480,	0.849050421735409570,	0.849024005083003570,	0.848997586308037460,	0.848971165410577040,	
+0.848944742390689070,	0.848918317248439360,	0.848891889983893750,	0.848865460597118540,	0.848839029088179540,	0.848812595457143050,	0.848786159704074560,	0.848759721829041140,	
+0.848733281832108500,	0.848706839713342600,	0.848680395472809490,	0.848653949110575570,	0.848627500626706670,	0.848601050021269070,	0.848574597294328380,	0.848548142445951560,	
+0.848521685476204550,	0.848495226385153180,	0.848468765172863850,	0.848442301839402500,	0.848415836384835530,	0.848389368809228880,	0.848362899112648390,	0.848336427295161010,	
+0.848309953356832680,	0.848283477297729460,	0.848256999117917520,	0.848230518817463030,	0.848204036396432380,	0.848177551854891080,	0.848151065192906390,	0.848124576410543950,	
+0.848098085507870140,	0.848071592484951120,	0.848045097341853180,	0.848018600078642380,	0.847992100695385110,	0.847965599192147200,	0.847939095568995720,	0.847912589825996490,	
+0.847886081963215800,	0.847859571980719820,	0.847833059878575050,	0.847806545656847540,	0.847780029315603150,	0.847753510854909240,	0.847726990274831560,	0.847700467575436380,	
+0.847673942756790090,	0.847647415818958860,	0.847620886762009080,	0.847594355586007150,	0.847567822291018790,	0.847541286877111390,	0.847514749344350780,	0.847488209692803360,	
+0.847461667922535300,	0.847435124033613100,	0.847408578026103140,	0.847382029900071720,	0.847355479655584660,	0.847328927292709480,	0.847302372811511990,	0.847275816212058500,	
+0.847249257494415490,	0.847222696658649350,	0.847196133704826490,	0.847169568633012740,	0.847143001443275590,	0.847116432135681000,	0.847089860710295240,	0.847063287167184930,	
+0.847036711506416240,	0.847010133728055890,	0.846983553832170280,	0.846956971818825120,	0.846930387688088150,	0.846903801440025190,	0.846877213074702650,	0.846850622592187130,	
+0.846824029992545020,	0.846797435275842950,	0.846770838442146730,	0.846744239491523890,	0.846717638424040460,	0.846691035239762860,	0.846664429938757790,	0.846637822521091540,	
+0.846611212986830840,	0.846584601336042080,	0.846557987568791300,	0.846531371685146030,	0.846504753685172420,	0.846478133568936860,	0.846451511336505870,	0.846424886987946270,	
+0.846398260523324340,	0.846371631942706810,	0.846345001246159740,	0.846318368433750630,	0.846291733505545540,	0.846265096461611190,	0.846238457302014080,	0.846211816026820830,	
+0.846185172636097940,	0.846158527129911800,	0.846131879508329690,	0.846105229771418000,	0.846078577919243120,	0.846051923951871900,	0.846025267869370820,	0.845998609671806510,	
+0.845971949359245800,	0.845945286931754640,	0.845918622389400850,	0.845891955732250400,	0.845865286960370110,	0.845838616073826600,	0.845811943072686480,	0.845785267957016580,	
+0.845758590726883530,	0.845731911382353490,	0.845705229923494060,	0.845678546350371760,	0.845651860663052870,	0.845625172861604430,	0.845598482946093190,	0.845571790916585520,	
+0.845545096773148040,	0.845518400515848260,	0.845491702144752440,	0.845465001659927440,	0.845438299061439860,	0.845411594349356530,	0.845384887523744300,	0.845358178584669770,	
+0.845331467532199340,	0.845304754366400730,	0.845278039087340230,	0.845251321695084660,	0.845224602189700750,	0.845197880571255330,	0.845171156839815250,	0.845144430995446780,	
+0.845117703038217650,	0.845090972968194350,	0.845064240785443620,	0.845037506490032180,	0.845010770082027070,	0.844984031561495040,	0.844957290928502910,	0.844930548183117080,	
+0.844903803325405380,	0.844877056355434090,	0.844850307273270260,	0.844823556078980520,	0.844796802772632030,	0.844770047354291510,	0.844743289824025800,	0.844716530181901510,	
+0.844689768427986270,	0.844663004562346660,	0.844636238585049440,	0.844609470496161750,	0.844582700295750330,	0.844555927983882130,	0.844529153560623640,	0.844502377026042810,	
+0.844475598380206030,	0.844448817623180140,	0.844422034755032300,	0.844395249775829470,	0.844368462685638370,	0.844341673484526160,	0.844314882172559230,	0.844288088749805650,	
+0.844261293216331810,	0.844234495572204760,	0.844207695817491440,	0.844180893952258930,	0.844154089976574150,	0.844127283890504180,	0.844100475694115500,	0.844073665387476080,	
+0.844046852970652520,	0.844020038443711870,	0.843993221806721090,	0.843966403059747240,	0.843939582202857360,	0.843912759236118080,	0.843885934159597450,	0.843859106973361860,	
+0.843832277677478590,	0.843805446272014590,	0.843778612757037030,	0.843751777132612850,	0.843724939398809210,	0.843698099555692860,	0.843671257603331610,	0.843644413541792320,	
+0.843617567371142020,	0.843590719091447780,	0.843563868702776660,	0.843537016205195940,	0.843510161598772120,	0.843483304883573480,	0.843456446059666520,	0.843429585127118410,	
+0.843402722085996430,	0.843375856936367630,	0.843348989678299080,	0.843322120311858160,	0.843295248837111490,	0.843268375254127120,	0.843241499562971790,	0.843214621763712760,	
+0.843187741856417090,	0.843160859841152190,	0.843133975717984980,	0.843107089486982990,	0.843080201148212800,	0.843053310701742500,	0.843026418147638900,	0.842999523485969290,	
+0.842972626716800950,	0.842945727840200940,	0.842918826856236650,	0.842891923764974790,	0.842865018566483660,	0.842838111260829970,	0.842811201848081000,	0.842784290328303930,	
+0.842757376701566250,	0.842730460967935020,	0.842703543127477750,	0.842676623180261150,	0.842649701126353400,	0.842622776965821440,	0.842595850698732440,	0.842568922325153900,	
+0.842541991845153100,	0.842515059258797220,	0.842488124566153740,	0.842461187767289510,	0.842434248862272690,	0.842407307851170350,	0.842380364734049760,	0.842353419510978090,	
+0.842326472182023060,	0.842299522747251730,	0.842272571206731160,	0.842245617560529620,	0.842218661808714080,	0.842191703951351900,	0.842164743988510380,	0.842137781920257010,	
+0.842110817746659190,	0.842083851467784420,	0.842056883083699410,	0.842029912594472800,	0.842002940000171280,	0.841975965300862490,	0.841948988496613810,	0.841922009587492640,	
+0.841895028573566350,	0.841868045454902130,	0.841841060231568240,	0.841814072903631640,	0.841787083471159940,	0.841760091934220520,	0.841733098292880790,	0.841706102547208460,	
+0.841679104697270810,	0.841652104743134900,	0.841625102684869120,	0.841598098522540750,	0.841571092256217070,	0.841544083885965580,	0.841517073411854000,	0.841490060833949620,	
+0.841463046152320150,	0.841436029367032660,	0.841409010478155420,	0.841381989485755820,	0.841354966389901150,	0.841327941190659010,	0.841300913888097130,	0.841273884482282910,	
+0.841246852973283500,	0.841219819361167520,	0.841192783646001920,	0.841165745827854310,	0.841138705906792410,	0.841111663882883720,	0.841084619756195860,	0.841057573526796440,	
+0.841030525194752740,	0.841003474760133040,	0.840976422223004730,	0.840949367583435300,	0.840922310841492490,	0.840895251997244020,	0.840868191050757270,	0.840841128002100090,	
+0.840814062851339640,	0.840786995598544420,	0.840759926243781820,	0.840732854787119340,	0.840705781228624720,	0.840678705568365660,	0.840651627806409900,	0.840624547942824480,	
+0.840597465977678260,	0.840570381911038390,	0.840543295742972480,	0.840516207473548380,	0.840489117102833690,	0.840462024630896360,	0.840434930057803790,	0.840407833383623570,	
+0.840380734608424110,	0.840353633732272900,	0.840326530755237560,	0.840299425677386020,	0.840272318498785810,	0.840245209219504740,	0.840218097839610320,	0.840190984359171060,	
+0.840163868778254330,	0.840136751096927870,	0.840109631315259620,	0.840082509433317300,	0.840055385451168650,	0.840028259368881590,	0.840001131186523310,	0.839974000904162740,	
+0.839946868521867170,	0.839919734039704440,	0.839892597457742470,	0.839865458776048900,	0.839838317994691660,	0.839811175113738590,	0.839784030133257200,	0.839756883053316190,	
+0.839729733873982980,	0.839702582595325380,	0.839675429217411450,	0.839648273740308810,	0.839621116164085520,	0.839593956488808970,	0.839566794714548090,	0.839539630841370070,	
+0.839512464869343060,	0.839485296798534900,	0.839458126629013530,	0.839430954360846800,	0.839403779994102650,	0.839376603528848570,	0.839349424965153520,	0.839322244303084890,	
+0.839295061542710610,	0.839267876684098750,	0.839240689727317140,	0.839213500672433830,	0.839186309519516340,	0.839159116268633490,	0.839131920919852780,	0.839104723473242390,	
+0.839077523928870140,	0.839050322286804100,	0.839023118547112200,	0.838995912709862620,	0.838968704775122640,	0.838941494742961420,	0.838914282613446580,	0.838887068386645950,	
+0.838859852062627590,	0.838832633641459660,	0.838805413123210110,	0.838778190507947110,	0.838750965795738050,	0.838723738986652090,	0.838696510080756850,	0.838669279078120280,	
+0.838642045978810540,	0.838614810782895680,	0.838587573490443770,	0.838560334101522420,	0.838533092616200680,	0.838505849034546280,	0.838478603356627270,	0.838451355582511830,	
+0.838424105712267890,	0.838396853745963620,	0.838369599683667310,	0.838342343525446560,	0.838315085271370330,	0.838287824921506440,	0.838260562475923070,	0.838233297934688150,	
+0.838206031297870080,	0.838178762565536920,	0.838151491737756830,	0.838124218814597530,	0.838096943796128090,	0.838069666682416450,	0.838042387473530550,	0.838015106169538670,	
+0.837987822770509090,	0.837960537276509880,	0.837933249687608850,	0.837905960003875180,	0.837878668225376710,	0.837851374352181490,	0.837824078384357800,	0.837796780321974020,	
+0.837769480165098220,	0.837742177913798680,	0.837714873568143230,	0.837687567128201140,	0.837660258594040140,	0.837632947965728400,	0.837605635243334420,	0.837578320426926260,	
+0.837551003516572300,	0.837523684512340380,	0.837496363414299670,	0.837469040222518110,	0.837441714937063990,	0.837414387558005460,	0.837387058085411030,	0.837359726519348980,	
+0.837332392859887590,	0.837305057107094800,	0.837277719261039780,	0.837250379321790470,	0.837223037289415160,	0.837195693163982350,	0.837168346945560300,	0.837140998634217310,	
+0.837113648230021880,	0.837086295733041830,	0.837058941143346560,	0.837031584461003900,	0.837004225686082240,	0.836976864818650080,	0.836949501858775700,	0.836922136806527610,	
+0.836894769661973740,	0.836867400425183370,	0.836840029096224460,	0.836812655675165610,	0.836785280162074980,	0.836757902557021200,	0.836730522860072660,	0.836703141071297840,	
+0.836675757190764700,	0.836648371218542630,	0.836620983154699570,	0.836593592999304140,	0.836566200752424720,	0.836538806414129700,	0.836511409984487810,	0.836484011463567320,	
+0.836456610851436300,	0.836429208148164240,	0.836401803353819200,	0.836374396468469560,	0.836346987492184060,	0.836319576425031070,	0.836292163267079000,	0.836264748018396230,	
+0.836237330679051930,	0.836209911249114370,	0.836182489728652060,	0.836155066117733490,	0.836127640416427180,	0.836100212624801830,	0.836072782742925960,	0.836045350770867610,	
+0.836017916708696410,	0.835990480556480400,	0.835963042314288310,	0.835935601982188410,	0.835908159560249660,	0.835880715048540450,	0.835853268447128930,	0.835825819756084830,	
+0.835798368975476100,	0.835770916105371460,	0.835743461145839530,	0.835716004096948910,	0.835688544958768320,	0.835661083731366380,	0.835633620414811260,	0.835606155009172570,	
+0.835578687514518470,	0.835551217930917690,	0.835523746258438840,	0.835496272497150530,	0.835468796647121700,	0.835441318708420750,	0.835413838681116070,	0.835386356565277270,	
+0.835358872360972620,	0.835331386068270730,	0.835303897687240450,	0.835276407217950380,	0.835248914660469240,	0.835221420014865430,	0.835193923281208450,	0.835166424459566790,	
+0.835138923550008960,	0.835111420552603900,	0.835083915467420220,	0.835056408294526760,	0.835028899033992360,	0.835001387685885170,	0.834973874250275030,	0.834946358727230110,	
+0.834918841116819350,	0.834891321419111490,	0.834863799634175340,	0.834836275762079640,	0.834808749802893320,	0.834781221756684570,	0.834753691623523310,	0.834726159403477830,	
+0.834698625096616960,	0.834671088703009430,	0.834643550222724300,	0.834616009655830270,	0.834588467002395640,	0.834560922262490460,	0.834533375436182890,	0.834505826523541880,	
+0.834478275524636270,	0.834450722439535000,	0.834423167268307010,	0.834395610011021030,	0.834368050667745550,	0.834340489238550420,	0.834312925723504020,	0.834285360122675400,	
+0.834257792436133290,	0.834230222663946750,	0.834202650806184720,	0.834175076862915480,	0.834147500834209080,	0.834119922720133910,	0.834092342520758920,	0.834064760236153060,	
+0.834037175866385370,	0.834009589411524700,	0.833982000871639980,	0.833954410246799950,	0.833926817537074210,	0.833899222742531480,	0.833871625863240820,	0.833844026899270950,	
+0.833816425850691050,	0.833788822717570040,	0.833761217499977000,	0.833733610197980420,	0.833706000811650360,	0.833678389341055310,	0.833650775786264230,	0.833623160147346280,	
+0.833595542424370280,	0.833567922617405640,	0.833540300726520520,	0.833512676751785200,	0.833485050693268170,	0.833457422551038610,	0.833429792325165340,	0.833402160015717760,	
+0.833374525622764590,	0.833346889146375220,	0.833319250586618150,	0.833291609943563440,	0.833263967217279690,	0.833236322407835960,	0.833208675515301530,	0.833181026539745350,	
+0.833153375481236580,	0.833125722339844500,	0.833098067115637500,	0.833070409808685850,	0.833042750419058180,	0.833015088946823630,	0.832987425392051390,	0.832959759754810510,	
+0.832932092035170270,	0.832904422233199380,	0.832876750348967800,	0.832849076382544460,	0.832821400333998430,	0.832793722203398760,	0.832766041990814940,	0.832738359696315930,	
+0.832710675319971010,	0.832682988861848990,	0.832655300322019950,	0.832627609700552610,	0.832599916997516340,	0.832572222212980220,	0.832544525347013510,	0.832516826399685490,	
+0.832489125371065010,	0.832461422261222110,	0.832433717070225730,	0.832406009798145050,	0.832378300445049350,	0.832350589011007780,	0.832322875496089850,	0.832295159900364730,	
+0.832267442223901140,	0.832239722466769580,	0.832212000629038550,	0.832184276710777660,	0.832156550712055960,	0.832128822632942970,	0.832101092473507940,	0.832073360233820060,	
+0.832045625913948370,	0.832017889513963160,	0.831990151033933150,	0.831962410473927720,	0.831934667834016370,	0.831906923114268280,	0.831879176314752940,	0.831851427435539080,	
+0.831823676476697190,	0.831795923438296110,	0.831768168320405230,	0.831740411123093940,	0.831712651846431620,	0.831684890490487660,	0.831657127055331460,	0.831629361541031950,	
+0.831601593947659530,	0.831573824275283150,	0.831546052523972290,	0.831518278693796130,	0.831490502784824390,	0.831462724797126350,	0.831434944730770950,	0.831407162585828810,	
+0.831379378362368640,	0.831351592060460170,	0.831323803680172560,	0.831296013221575540,	0.831268220684738490,	0.831240426069730810,	0.831212629376621660,	0.831184830605481430,	
+0.831157029756379060,	0.831129226829384060,	0.831101421824566140,	0.831073614741994590,	0.831045805581739020,	0.831017994343868920,	0.830990181028453350,	0.830962365635562810,	
+0.830934548165266350,	0.830906728617633590,	0.830878906992733920,	0.830851083290637060,	0.830823257511412390,	0.830795429655129200,	0.830767599721857870,	0.830739767711667580,	
+0.830711933624627810,	0.830684097460808180,	0.830656259220278410,	0.830628418903107900,	0.830600576509366470,	0.830572732039122960,	0.830544885492448200,	0.830517036869411250,	
+0.830489186170081610,	0.830461333394529100,	0.830433478542823120,	0.830405621615033620,	0.830377762611229970,	0.830349901531481470,	0.830322038375858610,	0.830294173144430770,	
+0.830266305837267460,	0.830238436454438290,	0.830210564996013090,	0.830182691462061580,	0.830154815852652720,	0.830126938167857430,	0.830099058407744670,	0.830071176572384380,	
+0.830043292661846070,	0.830015406676199550,	0.829987518615514450,	0.829959628479860710,	0.829931736269307270,	0.829903841983924970,	0.829875945623783200,	0.829848047188951440,	
+0.829820146679499660,	0.829792244095497460,	0.829764339437014660,	0.829736432704120450,	0.829708523896885760,	0.829680613015379650,	0.829652700059672070,	0.829624785029832830,	
+0.829596867925931460,	0.829568948748037990,	0.829541027496222160,	0.829513104170553350,	0.829485178771102170,	0.829457251297938010,	0.829429321751130820,	0.829401390130750320,	
+0.829373456436866330,	0.829345520669548590,	0.829317582828867140,	0.829289642914891270,	0.829261700927691800,	0.829233756867338020,	0.829205810733899870,	0.829177862527447180,	
+0.829149912248049790,	0.829121959895777750,	0.829094005470700220,	0.829066048972888160,	0.829038090402410940,	0.829010129759338630,	0.828982167043740840,	0.828954202255687720,	
+0.828926235395249120,	0.828898266462494980,	0.828870295457494580,	0.828842322380318960,	0.828814347231037530,	0.828786370009720220,	0.828758390716436980,	0.828730409351257750,	
+0.828702425914252580,	0.828674440405491320,	0.828646452825043460,	0.828618463172979940,	0.828590471449370260,	0.828562477654284370,	0.828534481787792320,	0.828506483849964060,	
+0.828478483840869640,	0.828450481760578450,	0.828422477609161540,	0.828394471386688540,	0.828366463093229250,	0.828338452728853870,	0.828310440293632320,	0.828282425787634780,	
+0.828254409210931080,	0.828226390563590820,	0.828198369845685180,	0.828170347057283540,	0.828142322198456070,	0.828114295269272720,	0.828086266269803750,	0.828058235200119010,	
+0.828030202060288210,	0.828002166850382420,	0.827974129570471230,	0.827946090220624710,	0.827918048800913020,	0.827890005311406110,	0.827861959752174250,	0.827833912123287500,	
+0.827805862424815350,	0.827777810656829200,	0.827749756819398440,	0.827721700912593230,	0.827693642936483950,	0.827665582891140450,	0.827637520776632880,	0.827609456593031640,	
+0.827581390340406340,	0.827553322018827920,	0.827525251628366210,	0.827497179169091490,	0.827469104641073700,	0.827441028044383240,	0.827412949379090160,	0.827384868645264170,	
+0.827356785842976560,	0.827328700972296940,	0.827300614033295580,	0.827272525026042760,	0.827244433950608540,	0.827216340807063300,	0.827188245595477100,	0.827160148315919890,	
+0.827132048968462820,	0.827103947553175510,	0.827075844070128460,	0.827047738519391730,	0.827019630901035700,	0.826991521215130530,	0.826963409461746620,	0.826935295640953690,	
+0.826907179752823020,	0.826879061797424320,	0.826850941774827990,	0.826822819685104400,	0.826794695528323630,	0.826766569304556280,	0.826738441013871840,	0.826710310656341930,	
+0.826682178232036160,	0.826654043741025020,	0.826625907183378690,	0.826597768559167670,	0.826569627868462110,	0.826541485111332630,	0.826513340287848840,	0.826485193398082240,	
+0.826457044442102660,	0.826428893419980380,	0.826400740331786010,	0.826372585177589710,	0.826344427957461880,	0.826316268671472560,	0.826288107319693040,	0.826259943902193370,	
+0.826231778419043720,	0.826203610870314690,	0.826175441256076560,	0.826147269576399830,	0.826119095831355010,	0.826090920021011810,	0.826062742145441950,	0.826034562204715160,	
+0.826006380198902050,	0.825978196128072880,	0.825950009992298280,	0.825921821791648640,	0.825893631526194440,	0.825865439196005640,	0.825837244801153840,	0.825809048341708870,	
+0.825780849817741250,	0.825752649229321570,	0.825724446576520220,	0.825696241859407710,	0.825668035078054200,	0.825639826232530960,	0.825611615322908280,	0.825583402349256530,	
+0.825555187311646230,	0.825526970210148090,	0.825498751044832390,	0.825470529815769850,	0.825442306523030520,	0.825414081166685910,	0.825385853746806060,	0.825357624263461600,	
+0.825329392716723120,	0.825301159106661130,	0.825272923433346240,	0.825244685696848950,	0.825216445897239640,	0.825188204034589590,	0.825159960108968970,	0.825131714120448610,	
+0.825103466069098790,	0.825075215954990450,	0.825046963778193980,	0.825018709538779650,	0.824990453236819080,	0.824962194872382320,	0.824933934445540080,	0.824905671956363000,	
+0.824877407404921770,	0.824849140791287020,	0.824820872115529350,	0.824792601377719150,	0.824764328577927810,	0.824736053716225710,	0.824707776792683370,	0.824679497807371710,	
+0.824651216760361240,	0.824622933651722790,	0.824594648481526530,	0.824566361249844060,	0.824538071956745780,	0.824509780602302180,	0.824481487186584210,	0.824453191709662580,	
+0.824424894171607910,	0.824396594572490930,	0.824368292912382120,	0.824339989191352980,	0.824311683409473920,	0.824283375566815520,	0.824255065663448860,	0.824226753699444430,	
+0.824198439674873160,	0.824170123589805790,	0.824141805444312590,	0.824113485238465390,	0.824085162972334470,	0.824056838645990660,	0.824028512259504690,	0.824000183812947480,	
+0.823971853306389890,	0.823943520739902070,	0.823915186113555960,	0.823886849427421850,	0.823858510681570680,	0.823830169876073270,	0.823801827011000350,	0.823773482086422870,	
+0.823745135102411760,	0.823716786059037310,	0.823688434956371340,	0.823660081794484240,	0.823631726573446970,	0.823603369293330450,	0.823575009954205410,	0.823546648556142900,	
+0.823518285099213760,	0.823489919583488490,	0.823461552009038810,	0.823433182375935320,	0.823404810684248870,	0.823376436934050270,	0.823348061125410700,	0.823319683258400990,	
+0.823291303333091530,	0.823262921349554260,	0.823234537307859780,	0.823206151208078940,	0.823177763050282670,	0.823149372834542040,	0.823120980560927970,	0.823092586229511420,	
+0.823064189840363000,	0.823035791393554430,	0.823007390889156530,	0.822978988327240150,	0.822950583707876220,	0.822922177031135900,	0.822893768297090040,	0.822865357505809360,	
+0.822836944657365790,	0.822808529751829720,	0.822780112789272540,	0.822751693769764870,	0.822723272693378080,	0.822694849560183130,	0.822666424370250950,	0.822637997123652260,	
+0.822609567820459130,	0.822581136460742050,	0.822552703044572180,	0.822524267572020460,	0.822495830043158070,	0.822467390458056170,	0.822438948816785810,	0.822410505119417490,	
+0.822382059366023490,	0.822353611556674300,	0.822325161691441100,	0.822296709770394930,	0.822268255793607070,	0.822239799761148580,	0.822211341673090070,	0.822182881529503580,	
+0.822154419330460070,	0.822125955076030370,	0.822097488766285970,	0.822069020401297700,	0.822040549981136850,	0.822012077505874680,	0.821983602975581820,	0.821955126390330530,	
+0.821926647750191310,	0.821898167055235440,	0.821869684305534310,	0.821841199501158860,	0.821812712642180370,	0.821784223728669660,	0.821755732760698910,	0.821727239738338830,	
+0.821698744661660600,	0.821670247530735590,	0.821641748345634860,	0.821613247106429910,	0.821584743813191690,	0.821556238465991130,	0.821527731064900510,	0.821499221609990560,	
+0.821470710101332550,	0.821442196538997860,	0.821413680923057550,	0.821385163253583130,	0.821356643530645750,	0.821328121754316240,	0.821299597924666890,	0.821271072041768630,	
+0.821242544105692640,	0.821214014116510400,	0.821185482074292980,	0.821156947979111980,	0.821128411831038020,	0.821099873630143580,	0.821071333376499400,	0.821042791070176970,	
+0.821014246711247450,	0.820985700299782460,	0.820957151835853050,	0.820928601319530940,	0.820900048750886620,	0.820871494129992830,	0.820842937456920270,	0.820814378731740350,	
+0.820785817954524540,	0.820757255125344140,	0.820728690244270640,	0.820700123311375320,	0.820671554326729340,	0.820642983290404860,	0.820614410202472940,	0.820585835063004980,	
+0.820557257872072450,	0.820528678629746770,	0.820500097336099410,	0.820471513991201330,	0.820442928595124910,	0.820414341147941210,	0.820385751649721720,	0.820357160100537720,	
+0.820328566500460930,	0.820299970849562630,	0.820271373147914430,	0.820242773395587380,	0.820214171592653860,	0.820185567739184830,	0.820156961835252000,	0.820128353880926640,	
+0.820099743876280480,	0.820071131821384910,	0.820042517716311090,	0.820013901561131410,	0.819985283355916920,	0.819956663100739340,	0.819928040795670050,	0.819899416440780680,	
+0.819870790036142720,	0.819842161581827880,	0.819813531077907000,	0.819784898524452910,	0.819756263921536550,	0.819727627269229430,	0.819698988567603370,	0.819670347816729760,	
+0.819641705016680320,	0.819613060167526660,	0.819584413269339840,	0.819555764322192350,	0.819527113326155580,	0.819498460281301020,	0.819469805187700300,	0.819441148045425010,	
+0.819412488854546870,	0.819383827615137060,	0.819355164327268180,	0.819326498991011400,	0.819297831606438320,	0.819269162173620670,	0.819240490692630050,	0.819211817163538300,	
+0.819183141586417030,	0.819154463961337290,	0.819125784288372020,	0.819097102567592160,	0.819068418799069660,	0.819039732982876020,	0.819011045119083180,	0.818982355207762640,	
+0.818953663248986220,	0.818924969242825100,	0.818896273189352100,	0.818867575088638390,	0.818838874940755800,	0.818810172745775940,	0.818781468503770760,	0.818752762214811860,	
+0.818724053878970510,	0.818695343496319560,	0.818666631066930270,	0.818637916590874370,	0.818609200068223690,	0.818580481499050050,	0.818551760883425070,	0.818523038221420810,	
+0.818494313513108420,	0.818465586758560740,	0.818436857957849150,	0.818408127111045380,	0.818379394218221260,	0.818350659279448720,	0.818321922294799500,	0.818293183264344970,	
+0.818264442188157970,	0.818235699066309890,	0.818206953898872550,	0.818178206685917790,	0.818149457427517550,	0.818120706123743660,	0.818091952774668060,	0.818063197380362040,	
+0.818034439940898530,	0.818005680456348920,	0.817976918926785030,	0.817948155352278940,	0.817919389732902460,	0.817890622068727420,	0.817861852359825890,	0.817833080606269250,	
+0.817804306808130320,	0.817775530965480720,	0.817746753078392290,	0.817717973146936950,	0.817689191171186660,	0.817660407151213350,	0.817631621087088640,	0.817602832978885250,	
+0.817574042826674900,	0.817545250630529410,	0.817516456390520730,	0.817487660106720910,	0.817458861779202020,	0.817430061408035980,	0.817401258993294190,	0.817372454535049810,	
+0.817343648033374340,	0.817314839488339720,	0.817286028900017890,	0.817257216268481130,	0.817228401593801280,	0.817199584876050490,	0.817170766115300150,	0.817141945311623430,	
+0.817113122465091820,	0.817084297575777390,	0.817055470643752280,	0.817026641669088450,	0.816997810651858060,	0.816968977592132610,	0.816940142489985140,	0.816911305345487390,	
+0.816882466158711410,	0.816853624929729240,	0.816824781658613050,	0.816795936345434790,	0.816767088990266840,	0.816738239593180590,	0.816709388154249210,	0.816680534673544400,	
+0.816651679151138230,	0.816622821587102870,	0.816593961981510460,	0.816565100334433190,	0.816536236645942550,	0.816507370916111920,	0.816478503145012800,	0.816449633332717470,	
+0.816420761479298100,	0.816391887584826730,	0.816363011649375750,	0.816334133673017100,	0.816305253655822740,	0.816276371597865700,	0.816247487499217720,	0.816218601359951060,	
+0.816189713180137890,	0.816160822959850370,	0.816131930699160900,	0.816103036398141520,	0.816074140056864070,	0.816045241675401710,	0.816016341253826380,	0.815987438792210140,	
+0.815958534290625260,	0.815929627749144130,	0.815900719167838790,	0.815871808546781320,	0.815842895886044750,	0.815813981185700920,	0.815785064445822110,	0.815756145666480690,	
+0.815727224847748960,	0.815698301989699060,	0.815669377092403500,	0.815640450155933890,	0.815611521180363730,	0.815582590165764730,	0.815553657112209280,	0.815524722019769670,	
+0.815495784888518370,	0.815466845718527460,	0.815437904509869530,	0.815408961262616310,	0.815380015976841070,	0.815351068652615970,	0.815322119290013080,	0.815293167889105000,	
+0.815264214449963890,	0.815235258972662360,	0.815206301457272020,	0.815177341903866590,	0.815148380312517680,	0.815119416683297900,	0.815090451016279530,	0.815061483311535050,	
+0.815032513569136860,	0.815003541789157460,	0.814974567971668560,	0.814945592116743890,	0.814916614224455160,	0.814887634294874870,	0.814858652328075530,	0.814829668324129620,	
+0.814800682283109530,	0.814771694205087100,	0.814742704090136050,	0.814713711938328200,	0.814684717749736160,	0.814655721524432220,	0.814626723262488970,	0.814597722963978920,	
+0.814568720628974670,	0.814539716257547950,	0.814510709849772590,	0.814481701405720400,	0.814452690925463910,	0.814423678409075810,	0.814394663856628400,	0.814365647268194380,	
+0.814336628643846260,	0.814307607983655980,	0.814278585287697250,	0.814249560556042030,	0.814220533788762910,	0.814191504985932510,	0.814162474147623330,	0.814133441273907970,	
+0.814104406364858480,	0.814075369420548480,	0.814046330441050010,	0.814017289426435810,	0.813988246376778360,	0.813959201292150160,	0.813930154172624150,	0.813901105018272620,	
+0.813872053829167940,	0.813843000605383500,	0.813813945346991700,	0.813784888054064900,	0.813755828726675960,	0.813726767364897460,	0.813697703968802030,	0.813668638538461720,	
+0.813639571073950460,	0.813610501575340320,	0.813581430042703780,	0.813552356476113680,	0.813523280875642740,	0.813494203241363680,	0.813465123573348990,	0.813436041871670960,	
+0.813406958136403400,	0.813377872367618490,	0.813348784565388840,	0.813319694729787270,	0.813290602860886390,	0.813261508958759040,	0.813232413023477930,	0.813203315055115230,	
+0.813174215053744760,	0.813145113019438810,	0.813116008952270100,	0.813086902852311330,	0.813057794719635240,	0.813028684554314760,	0.812999572356421950,	0.812970458126030860,	
+0.812941341863213540,	0.812912223568042820,	0.812883103240591650,	0.812853980880932640,	0.812824856489138710,	0.812795730065282610,	0.812766601609436700,	0.812737471121674830,	
+0.812708338602069260,	0.812679204050692830,	0.812650067467618360,	0.812620928852918810,	0.812591788206666890,	0.812562645528935420,	0.812533500819796920,	0.812504354079325200,	
+0.812475205307592540,	0.812446054504671890,	0.812416901670636070,	0.812387746805558030,	0.812358589909510600,	0.812329430982566160,	0.812300270024798770,	0.812271107036280580,	
+0.812241942017084770,	0.812212774967283950,	0.812183605886951270,	0.812154434776159560,	0.812125261634981780,	0.812096086463490300,	0.812066909261759060,	0.812037730029860680,	
+0.812008548767867880,	0.811979365475853810,	0.811950180153891200,	0.811920992802053210,	0.811891803420412230,	0.811862612009042190,	0.811833418568015720,	0.811804223097405630,	
+0.811775025597284980,	0.811745826067726830,	0.811716624508804110,	0.811687420920589760,	0.811658215303156410,	0.811629007656577970,	0.811599797980927070,	0.811570586276276650,	
+0.811541372542699760,	0.811512156780269440,	0.811482938989058770,	0.811453719169140770,	0.811424497320587860,	0.811395273443474290,	0.811366047537872560,	0.811336819603855620,	
+0.811307589641496630,	0.811278357650868750,	0.811249123632044930,	0.811219887585097780,	0.811190649510101450,	0.811161409407128550,	0.811132167276252040,	0.811102923117545170,	
+0.811073676931080900,	0.811044428716932500,	0.811015178475173130,	0.810985926205875170,	0.810956671909112910,	0.810927415584958950,	0.810898157233486570,	0.810868896854768710,	
+0.810839634448878630,	0.810810370015889510,	0.810781103555874410,	0.810751835068906020,	0.810722564555058530,	0.810693292014404760,	0.810664017447017660,	0.810634740852970490,	
+0.810605462232336540,	0.810576181585188960,	0.810546898911600370,	0.810517614211644920,	0.810488327485395570,	0.810459038732925460,	0.810429747954307670,	0.810400455149615560,	
+0.810371160318922200,	0.810341863462300970,	0.810312564579824700,	0.810283263671567440,	0.810253960737602030,	0.810224655778001730,	0.810195348792839720,	0.810166039782189370,	
+0.810136728746123970,	0.810107415684716230,	0.810078100598040420,	0.810048783486169380,	0.810019464349176380,	0.809990143187134690,	0.809960820000117710,	0.809931494788198700,	
+0.809902167551450840,	0.809872838289947160,	0.809843507003761840,	0.809814173692967710,	0.809784838357638260,	0.809755500997846660,	0.809726161613666280,	0.809696820205170530,	
+0.809667476772432670,	0.809638131315525640,	0.809608783834523840,	0.809579434329499970,	0.809550082800527650,	0.809520729247680040,	0.809491373671030630,	0.809462016070652820,	
+0.809432656446619440,	0.809403294799004860,	0.809373931127882140,	0.809344565433324560,	0.809315197715405500,	0.809285827974198570,	0.809256456209776930,	0.809227082422214310,	
+0.809197706611583300,	0.809168328777958630,	0.809138948921413140,	0.809109567042020310,	0.809080183139853530,	0.809050797214986290,	0.809021409267492110,	0.808992019297444240,	
+0.808962627304915970,	0.808933233289981570,	0.808903837252714200,	0.808874439193187130,	0.808845039111473980,	0.808815637007648250,	0.808786232881783420,	0.808756826733952440,	
+0.808727418564229920,	0.808698008372688900,	0.808668596159402900,	0.808639181924445280,	0.808609765667889780,	0.808580347389809880,	0.808550927090279090,	0.808521504769370570,	
+0.808492080427158700,	0.808462654063716650,	0.808433225679117910,	0.808403795273436200,	0.808374362846744910,	0.808344928399117760,	0.808315491930627790,	0.808286053441349630,	
+0.808256612931356200,	0.808227170400721340,	0.808197725849518540,	0.808168279277821530,	0.808138830685703690,	0.808109380073238850,	0.808079927440499950,	0.808050472787561810,	
+0.808021016114497500,	0.807991557421380620,	0.807962096708284890,	0.807932633975283810,	0.807903169222451310,	0.807873702449860790,	0.807844233657585510,	0.807814762845700200,	
+0.807785290014277900,	0.807755815163392340,	0.807726338293117350,	0.807696859403526530,	0.807667378494693500,	0.807637895566691520,	0.807608410619595320,	0.807578923653478050,	
+0.807549434668413560,	0.807519943664475440,	0.807490450641737520,	0.807460955600273420,	0.807431458540156850,	0.807401959461461200,	0.807372458364261190,	0.807342955248629980,	
+0.807313450114641510,	0.807283942962369270,	0.807254433791887220,	0.807224922603269060,	0.807195409396588630,	0.807165894171919200,	0.807136376929335490,	0.807106857668910880,	
+0.807077336390719100,	0.807047813094833980,	0.807018287781329220,	0.806988760450278900,	0.806959231101756050,	0.806929699735835730,	0.806900166352591100,	0.806870630952096100,	
+0.806841093534424570,	0.806811554099650220,	0.806782012647846990,	0.806752469179088720,	0.806722923693448780,	0.806693376191002120,	0.806663826671821900,	0.806634275135982180,	
+0.806604721583556780,	0.806575166014619540,	0.806545608429244390,	0.806516048827504720,	0.806486487209475470,	0.806456923575229910,	0.806427357924842100,	0.806397790258385980,	
+0.806368220575935270,	0.806338648877564010,	0.806309075163346160,	0.806279499433355080,	0.806249921687665850,	0.806220341926351840,	0.806190760149486870,	0.806161176357145020,	
+0.806131590549400200,	0.806102002726326480,	0.806072412887997690,	0.806042821034487320,	0.806013227165870540,	0.805983631282220610,	0.805954033383611600,	0.805924433470117550,	
+0.805894831541812410,	0.805865227598770110,	0.805835621641064370,	0.805806013668769920,	0.805776403681960570,	0.805746791680710170,	0.805717177665092770,	0.805687561635182400,	
+0.805657943591053250,	0.805628323532779130,	0.805598701460433770,	0.805569077374092110,	0.805539451273827760,	0.805509823159714760,	0.805480193031827160,	0.805450560890239250,	
+0.805420926735024860,	0.805391290566257580,	0.805361652384012580,	0.805332012188363480,	0.805302369979384420,	0.805272725757149370,	0.805243079521732460,	0.805213431273207990,	
+0.805183781011649780,	0.805154128737131770,	0.805124474449728790,	0.805094818149514780,	0.805065159836563570,	0.805035499510949550,	0.805005837172746760,	0.804976172822029380,	
+0.804946506458871560,	0.804916838083347020,	0.804887167695530810,	0.804857495295496770,	0.804827820883318950,	0.804798144459071610,	0.804768466022828810,	0.804738785574664940,	
+0.804709103114653600,	0.804679418642869960,	0.804649732159387730,	0.804620043664281300,	0.804590353157624620,	0.804560660639492160,	0.804530966109958000,	0.804501269569096510,	
+0.804471571016981190,	0.804441870453687540,	0.804412167879289260,	0.804382463293860540,	0.804352756697475630,	0.804323048090208830,	0.804293337472134380,	0.804263624843326590,	
+0.804233910203859260,	0.804204193553807680,	0.804174474893245560,	0.804144754222247290,	0.804115031540887150,	0.804085306849239400,	0.804055580147378430,	0.804025851435377970,	
+0.803996120713313390,	0.803966387981258520,	0.803936653239287650,	0.803906916487475140,	0.803877177725895400,	0.803847436954622680,	0.803817694173731390,	0.803787949383295340,	
+0.803758202583389920,	0.803728453774088970,	0.803698702955466970,	0.803668950127598090,	0.803639195290556940,	0.803609438444417790,	0.803579679589254470,	0.803549918725142480,	
+0.803520155852155750,	0.803490390970368560,	0.803460624079855410,	0.803430855180690790,	0.803401084272948870,	0.803371311356704370,	0.803341536432031100,	0.803311759499004350,	
+0.803281980557698280,	0.803252199608187280,	0.803222416650545830,	0.803192631684848220,	0.803162844711169170,	0.803133055729582930,	0.803103264740163470,	0.803073471742986490,	
+0.803043676738125710,	0.803013879725655850,	0.802984080705651190,	0.802954279678186440,	0.802924476643335880,	0.802894671601173670,	0.802864864551775300,	0.802835055495214830,	
+0.802805244431566640,	0.802775431360905340,	0.802745616283305430,	0.802715799198841510,	0.802685980107588180,	0.802656159009619290,	0.802626335905010540,	0.802596510793835980,	
+0.802566683676170120,	0.802536854552087450,	0.802507023421662800,	0.802477190284970550,	0.802447355142085320,	0.802417517993081140,	0.802387678838033750,	0.802357837677017070,	
+0.802327994510105840,	0.802298149337374640,	0.802268302158898110,	0.802238452974750720,	0.802208601785006750,	0.802178748589741810,	0.802148893389029950,	0.802119036182945890,	
+0.802089176971564230,	0.802059315754959590,	0.802029452533206790,	0.801999587306380210,	0.801969720074554250,	0.801939850837804390,	0.801909979596205020,	0.801880106349830650,	
+0.801850231098755970,	0.801820353843055830,	0.801790474582804720,	0.801760593318076920,	0.801730710048948140,	0.801700824775492650,	0.801670937497785060,	0.801641048215900100,	
+0.801611156929912580,	0.801581263639897120,	0.801551368345928440,	0.801521471048080910,	0.801491571746430150,	0.801461670441050540,	0.801431767132016800,	0.801401861819403540,	
+0.801371954503285580,	0.801342045183737860,	0.801312133860835000,	0.801282220534651260,	0.801252305205262470,	0.801222387872742910,	0.801192468537167410,	0.801162547198610800,	
+0.801132623857147670,	0.801102698512853100,	0.801072771165801220,	0.801042841816068000,	0.801012910463727580,	0.800982977108855020,	0.800953041751524930,	0.800923104391812140,	
+0.800893165029791690,	0.800863223665538300,	0.800833280299126370,	0.800803334930631720,	0.800773387560128840,	0.800743438187692340,	0.800713486813397380,	0.800683533437318570,	
+0.800653578059530970,	0.800623620680109500,	0.800593661299128350,	0.800563699916663650,	0.800533736532789700,	0.800503771147581420,	0.800473803761113660,	0.800443834373461340,	
+0.800413862984699520,	0.800383889594902480,	0.800353914204146260,	0.800323936812505240,	0.800293957420054380,	0.800263976026868720,	0.800233992633022970,	0.800204007238592310,	
+0.800174019843651660,	0.800144030448275420,	0.800114039052539640,	0.800084045656518690,	0.800054050260287640,	0.800024052863921530,	0.799994053467495300,	0.799964052071083900,	
+0.799934048674761810,	0.799904043278605200,	0.799874035882688350,	0.799844026487086520,	0.799814015091874660,	0.799784001697127600,	0.799753986302920720,	0.799723968909328730,	
+0.799693949516426360,	0.799663928124289660,	0.799633904732993120,	0.799603879342611790,	0.799573851953220840,	0.799543822564895200,	0.799513791177710040,	0.799483757791740410,	
+0.799453722407060810,	0.799423685023747390,	0.799393645641874870,	0.799363604261518200,	0.799333560882752430,	0.799303515505652820,	0.799273468130294430,	0.799243418756751870,	
+0.799213367385101290,	0.799183314015417200,	0.799153258647774980,	0.799123201282249450,	0.799093141918916010,	0.799063080557849690,	0.799033017199125670,	0.799002951842818670,	
+0.798972884489004720,	0.798942815137758560,	0.798912743789155330,	0.798882670443270330,	0.798852595100178590,	0.798822517759955390,	0.798792438422675890,	0.798762357088414810,	
+0.798732273757248310,	0.798702188429251110,	0.798672101104498490,	0.798642011783065600,	0.798611920465027710,	0.798581827150460000,	0.798551731839437170,	0.798521634532035510,	
+0.798491535228329830,	0.798461433928395300,	0.798431330632307090,	0.798401225340140690,	0.798371118051971140,	0.798341008767873840,	0.798310897487923500,	0.798280784212196390,	
+0.798250668940767350,	0.798220551673711640,	0.798190432411104540,	0.798160311153021440,	0.798130187899537490,	0.798100062650727530,	0.798069935406667930,	0.798039806167433530,	
+0.798009674933099600,	0.797979541703741520,	0.797949406479434580,	0.797919269260254030,	0.797889130046275490,	0.797858988837573450,	0.797828845634224510,	0.797798700436303410,	
+0.797768553243885630,	0.797738404057046440,	0.797708252875861220,	0.797678099700405370,	0.797647944530754270,	0.797617787366982740,	0.797587628209167400,	0.797557467057382840,	
+0.797527303911704790,	0.797497138772208290,	0.797466971638969070,	0.797436802512062390,	0.797406631391563200,	0.797376458277547880,	0.797346283170091490,	0.797316106069269390,	
+0.797285926975156990,	0.797255745887829770,	0.797225562807363230,	0.797195377733832760,	0.797165190667313280,	0.797135001607881420,	0.797104810555612000,	0.797074617510580510,	
+0.797044422472862560,	0.797014225442533530,	0.796984026419668920,	0.796953825404343790,	0.796923622396634500,	0.796893417396616230,	0.796863210404364470,	0.796833001419954610,	
+0.796802790443462250,	0.796772577474963000,	0.796742362514532230,	0.796712145562245010,	0.796681926618177940,	0.796651705682406060,	0.796621482755004990,	0.796591257836050120,	
+0.796561030925617250,	0.796530802023781680,	0.796500571130619120,	0.796470338246204610,	0.796440103370614770,	0.796409866503924760,	0.796379627646209950,	0.796349386797546190,	
+0.796319143958008850,	0.796288899127673750,	0.796258652306615860,	0.796228403494911860,	0.796198152692636830,	0.796167899899866470,	0.796137645116676280,	0.796107388343141990,	
+0.796077129579339290,	0.796046868825343700,	0.796016606081230480,	0.795986341347076130,	0.795956074622956140,	0.795925805908945790,	0.795895535205121020,	0.795865262511557310,	
+0.795834987828330620,	0.795804711155516320,	0.795774432493189690,	0.795744151841427660,	0.795713869200305180,	0.795683584569897960,	0.795653297950281830,	0.795623009341532410,	
+0.795592718743725500,	0.795562426156936290,	0.795532131581241590,	0.795501835016716450,	0.795471536463436820,	0.795441235921478310,	0.795410933390916620,	0.795380628871827700,	
+0.795350322364287270,	0.795320013868370370,	0.795289703384154060,	0.795259390911713380,	0.795229076451124280,	0.795198760002462590,	0.795168441565803910,	0.795138121141224060,	
+0.795107798728798440,	0.795077474328603870,	0.795047147940715630,	0.795016819565209420,	0.794986489202161310,	0.794956156851646890,	0.794925822513742110,	0.794895486188522790,	
+0.794865147876064100,	0.794834807576443200,	0.794804465289735250,	0.794774121016016080,	0.794743774755361730,	0.794713426507847820,	0.794683076273550390,	0.794652724052545280,	
+0.794622369844907860,	0.794592013650714970,	0.794561655470042090,	0.794531295302965070,	0.794500933149559830,	0.794470569009902320,	0.794440202884068250,	0.794409834772133230,	
+0.794379464674174090,	0.794349092590266310,	0.794318718520485860,	0.794288342464908540,	0.794257964423610410,	0.794227584396667300,	0.794197202384155250,	0.794166818386149780,	
+0.794136432402727690,	0.794106044433964490,	0.794075654479936220,	0.794045262540718830,	0.794014868616388260,	0.793984472707020550,	0.793954074812691650,	0.793923674933477040,	
+0.793893273069453790,	0.793862869220697260,	0.793832463387283640,	0.793802055569288840,	0.793771645766788940,	0.793741233979859960,	0.793710820208577190,	0.793680404453018020,	
+0.793649986713257930,	0.793619566989372750,	0.793589145281438650,	0.793558721589531670,	0.793528295913727980,	0.793497868254103510,	0.793467438610733770,	0.793437006983696010,	
+0.793406573373065750,	0.793376137778919130,	0.793345700201332100,	0.793315260640380830,	0.793284819096141350,	0.793254375568689270,	0.793223930058101880,	0.793193482564454650,	
+0.793163033087823650,	0.793132581628285150,	0.793102128185915080,	0.793071672760789830,	0.793041215352985330,	0.793010755962577200,	0.792980294589642810,	0.792949831234257660,	
+0.792919365896497920,	0.792888898576439740,	0.792858429274159390,	0.792827957989732930,	0.792797484723236520,	0.792767009474745880,	0.792736532244338270,	0.792706053032089410,	
+0.792675571838075350,	0.792645088662372380,	0.792614603505056640,	0.792584116366204410,	0.792553627245891400,	0.792523136144194780,	0.792492643061190380,	0.792462147996954360,	
+0.792431650951562980,	0.792401151925092420,	0.792370650917619050,	0.792340147929219030,	0.792309642959968090,	0.792279136009943600,	0.792248627079221170,	0.792218116167877300,	
+0.792187603275988140,	0.792157088403629860,	0.792126571550878960,	0.792096052717811580,	0.792065531904503570,	0.792035009111032310,	0.792004484337473390,	0.791973957583903320,	
+0.791943428850398480,	0.791912898137034920,	0.791882365443889120,	0.791851830771036940,	0.791821294118555730,	0.791790755486521220,	0.791760214875009800,	0.791729672284097850,	
+0.791699127713861860,	0.791668581164377880,	0.791638032635722520,	0.791607482127971610,	0.791576929641202410,	0.791546375175490980,	0.791515818730913480,	0.791485260307546510,	
+0.791454699905466460,	0.791424137524749600,	0.791393573165471880,	0.791363006827710660,	0.791332438511542110,	0.791301868217042290,	0.791271295944287910,	0.791240721693355240,	
+0.791210145464320780,	0.791179567257261020,	0.791148987072251670,	0.791118404909370470,	0.791087820768693330,	0.791057234650296540,	0.791026646554256700,	0.790996056480650190,	
+0.790965464429553620,	0.790934870401043270,	0.790904274395195280,	0.790873676412087170,	0.790843076451794860,	0.790812474514394850,	0.790781870599963630,	0.790751264708577710,	
+0.790720656840313670,	0.790690046995247480,	0.790659435173456710,	0.790628821375017330,	0.790598205600005820,	0.790567587848498900,	0.790536968120572950,	0.790506346416304680,	
+0.790475722735770380,	0.790445097079046420,	0.790414469446210080,	0.790383839837337730,	0.790353208252505660,	0.790322574691790570,	0.790291939155269190,	0.790261301643017780,	
+0.790230662155113170,	0.790200020691631420,	0.790169377252650130,	0.790138731838245460,	0.790108084448493790,	0.790077435083472060,	0.790046783743256650,	0.790016130427924400,	
+0.789985475137551240,	0.789954817872214890,	0.789924158631991500,	0.789893497416957690,	0.789862834227190170,	0.789832169062765540,	0.789801501923760530,	0.789770832810251730,	
+0.789740161722315430,	0.789709488660029100,	0.789678813623469140,	0.789648136612712160,	0.789617457627834750,	0.789586776668913750,	0.789556093736025750,	0.789525408829247040,	
+0.789494721948655330,	0.789464033094326890,	0.789433342266338320,	0.789402649464766350,	0.789371954689687790,	0.789341257941179380,	0.789310559219317700,	0.789279858524179150,	
+0.789249155855841540,	0.789218451214381060,	0.789187744599874400,	0.789157036012398390,	0.789126325452029760,	0.789095612918845330,	0.789064898412921820,	0.789034181934335610,	
+0.789003463483164410,	0.788972743059484620,	0.788942020663372930,	0.788911296294906310,	0.788880569954161340,	0.788849841641214860,	0.788819111356143350,	0.788788379099024660,	
+0.788757644869934940,	0.788726908668951120,	0.788696170496149930,	0.788665430351608520,	0.788634688235403390,	0.788603944147611590,	0.788573198088309280,	0.788542450057574620,	
+0.788511700055483880,	0.788480948082113780,	0.788450194137541360,	0.788419438221843460,	0.788388680335097010,	0.788357920477378740,	0.788327158648765240,	0.788296394849334340,	
+0.788265629079162420,	0.788234861338326540,	0.788204091626903410,	0.788173319944970090,	0.788142546292603500,	0.788111770669879920,	0.788080993076877510,	0.788050213513672550,	
+0.788019431980342080,	0.787988648476963040,	0.787957863003612480,	0.787927075560367120,	0.787896286147304230,	0.787865494764499960,	0.787834701412032490,	0.787803906089978300,	
+0.787773108798414330,	0.787742309537417640,	0.787711508307065040,	0.787680705107433820,	0.787649899938600240,	0.787619092800642460,	0.787588283693636980,	0.787557472617660740,	
+0.787526659572790780,	0.787495844559104260,	0.787465027576678130,	0.787434208625589330,	0.787403387705914560,	0.787372564817731880,	0.787341739961117670,	0.787310913136149200,	
+0.787280084342903420,	0.787249253581457480,	0.787218420851888310,	0.787187586154273200,	0.787156749488688520,	0.787125910855212440,	0.787095070253921670,	0.787064227684893260,	
+0.787033383148204260,	0.787002536643931830,	0.786971688172152910,	0.786940837732944320,	0.786909985326384230,	0.786879130952549130,	0.786848274611516190,	0.786817416303362550,	
+0.786786556028165500,	0.786755693786001850,	0.786724829576949110,	0.786693963401083770,	0.786663095258483990,	0.786632225149226480,	0.786601353073388410,	0.786570479031047040,	
+0.786539603022279320,	0.786508725047162740,	0.786477845105773680,	0.786446963198190630,	0.786416079324490200,	0.786385193484749450,	0.786354305679045850,	0.786323415907456360,	
+0.786292524170058460,	0.786261630466929210,	0.786230734798145310,	0.786199837163785050,	0.786168937563925360,	0.786138035998643180,	0.786107132468016000,	0.786076226972120980,	
+0.786045319511035400,	0.786014410084836410,	0.785983498693600960,	0.785952585337407310,	0.785921670016332170,	0.785890752730452840,	0.785859833479846670,	0.785828912264590950,	
+0.785797989084762840,	0.785767063940439270,	0.785736136831698520,	0.785705207758617520,	0.785674276721273430,	0.785643343719743760,	0.785612408754105650,	0.785581471824436490,	
+0.785550532930813670,	0.785519592073314010,	0.785488649252015890,	0.785457704466996140,	0.785426757718332260,	0.785395809006101290,	0.785364858330380830,	0.785333905691248390,	
+0.785302951088781010,	0.785271994523055740,	0.785241035994151070,	0.785210075502143830,	0.785179113047111300,	0.785148148629131070,	0.785117182248280530,	0.785086213904636950,	
+0.785055243598277270,	0.785024271329279990,	0.784993297097722140,	0.784962320903681010,	0.784931342747234080,	0.784900362628458750,	0.784869380547432600,	0.784838396504232930,	
+0.784807410498936760,	0.784776422531622610,	0.784745432602367400,	0.784714440711248520,	0.784683446858343680,	0.784652451043730160,	0.784621453267485450,	0.784590453529686700,	
+0.784559451830412200,	0.784528448169739210,	0.784497442547745010,	0.784466434964507300,	0.784435425420103360,	0.784404413914611020,	0.784373400448107550,	0.784342385020670000,	
+0.784311367632377080,	0.784280348283305730,	0.784249326973533560,	0.784218303703138050,	0.784187278472196710,	0.784156251280787250,	0.784125222128987160,	0.784094191016873500,	
+0.784063157944524860,	0.784032122912018290,	0.784001085919431520,	0.783970046966841920,	0.783939006054327200,	0.783907963181965100,	0.783876918349832420,	0.783845871558008000,	
+0.783814822806569000,	0.783783772095592800,	0.783752719425157230,	0.783721664795339890,	0.783690608206218390,	0.783659549657870440,	0.783628489150372980,	0.783597426683804830,	
+0.783566362258243050,	0.783535295873765470,	0.783504227530449680,	0.783473157228373300,	0.783442084967613920,	0.783411010748249480,	0.783379934570356820,	0.783348856434014970,	
+0.783317776339301000,	0.783286694286292500,	0.783255610275067290,	0.783224524305703110,	0.783193436378277540,	0.783162346492867870,	0.783131254649552910,	0.783100160848409830,	
+0.783069065089516240,	0.783037967372950060,	0.783006867698789020,	0.782975766067110720,	0.782944662477992990,	0.782913556931513100,	0.782882449427749870,	0.782851339966780580,	
+0.782820228548682830,	0.782789115173534560,	0.782757999841413480,	0.782726882552397420,	0.782695763306563650,	0.782664642103991000,	0.782633518944756630,	0.782602393828938590,	
+0.782571266756614480,	0.782540137727862350,	0.782509006742759690,	0.782477873801384670,	0.782446738903814330,	0.782415602050127720,	0.782384463240402010,	0.782353322474715230,	
+0.782322179753145220,	0.782291035075769690,	0.782259888442666470,	0.782228739853913610,	0.782197589309588380,	0.782166436809769720,	0.782135282354535000,	0.782104125943962060,	
+0.782072967578128720,	0.782041807257113030,	0.782010644980992820,	0.781979480749845470,	0.781948314563749910,	0.781917146422783650,	0.781885976327024390,	0.781854804276550300,	
+0.781823630271439200,	0.781792454311769030,	0.781761276397617610,	0.781730096529062560,	0.781698914706182800,	0.781667730929055730,	0.781636545197759270,	0.781605357512371590,	
+0.781574167872970400,	0.781542976279633870,	0.781511782732439820,	0.781480587231465850,	0.781449389776790900,	0.781418190368492470,	0.781386989006648710,	0.781355785691337350,	
+0.781324580422636530,	0.781293373200624200,	0.781262164025377960,	0.781230952896976860,	0.781199739815498400,	0.781168524781020500,	0.781137307793621450,	0.781106088853378950,	
+0.781074867960371400,	0.781043645114676500,	0.781012420316372080,	0.780981193565537080,	0.780949964862249100,	0.780918734206586310,	0.780887501598626520,	0.780856267038448130,	
+0.780825030526128950,	0.780793792061746710,	0.780762551645380550,	0.780731309277107990,	0.780700064957007170,	0.780668818685156250,	0.780637570461633180,	0.780606320286516220,	
+0.780575068159883420,	0.780543814081812390,	0.780512558052382510,	0.780481300071671160,	0.780450040139756500,	0.780418778256716790,	0.780387514422630100,	0.780356248637574690,	
+0.780324980901628610,	0.780293711214869570,	0.780262439577376730,	0.780231165989227820,	0.780199890450501090,	0.780168612961274490,	0.780137333521626400,	0.780106052131635090,	
+0.780074768791377940,	0.780043483500934550,	0.780012196260382320,	0.779980907069799720,	0.779949615929264820,	0.779918322838855870,	0.779887027798651040,	0.779855730808728720,	
+0.779824431869166500,	0.779793130980043770,	0.779761828141438240,	0.779730523353428070,	0.779699216616091650,	0.779667907929507240,	0.779636597293752900,	0.779605284708907220,	
+0.779573970175047700,	0.779542653692253840,	0.779511335260603230,	0.779480014880174380,	0.779448692551045540,	0.779417368273294890,	0.779386042047000900,	0.779354713872241200,	
+0.779323383749095270,	0.779292051677640820,	0.779260717657956350,	0.779229381690120020,	0.779198043774210310,	0.779166703910305400,	0.779135362098483770,	0.779104018338823150,	
+0.779072672631403120,	0.779041324976301300,	0.779009975373596290,	0.778978623823366250,	0.778947270325689670,	0.778915914880644930,	0.778884557488309760,	0.778853198148763860,	
+0.778821836862084950,	0.778790473628351410,	0.778759108447641730,	0.778727741320034310,	0.778696372245607390,	0.778665001224439710,	0.778633628256608870,	0.778602253342194570,	
+0.778570876481274540,	0.778539497673927490,	0.778508116920231590,	0.778476734220265420,	0.778445349574107380,	0.778413962981835960,	0.778382574443529100,	0.778351183959266390,	
+0.778319791529125670,	0.778288397153185430,	0.778257000831524270,	0.778225602564220690,	0.778194202351352950,	0.778162800192999220,	0.778131396089239090,	0.778099990040150400,	
+0.778068582045811750,	0.778037172106301630,	0.778005760221698540,	0.777974346392081180,	0.777942930617527840,	0.777911512898116660,	0.777880093233927260,	0.777848671625037680,	
+0.777817248071526300,	0.777785822573471840,	0.777754395130952900,	0.777722965744047980,	0.777691534412835010,	0.777660101137393700,	0.777628665917802220,	0.777597228754139060,	
+0.777565789646482930,	0.777534348594912220,	0.777502905599505630,	0.777471460660341900,	0.777440013777498830,	0.777408564951056260,	0.777377114181092340,	0.777345661467685690,	
+0.777314206810914790,	0.777282750210858460,	0.777251291667595210,	0.777219831181203750,	0.777188368751762120,	0.777156904379350140,	0.777125438064045880,	0.777093969805928040,	
+0.777062499605075230,	0.777031027461566270,	0.776999553375479660,	0.776968077346893660,	0.776936599375887990,	0.776905119462540820,	0.776873637606930960,	0.776842153809136900,	
+0.776810668069237490,	0.776779180387311310,	0.776747690763437300,	0.776716199197693520,	0.776684705690159680,	0.776653210240914160,	0.776621712850035560,	0.776590213517602820,	
+0.776558712243694440,	0.776527209028389230,	0.776495703871766030,	0.776464196773903100,	0.776432687734880170,	0.776401176754775490,	0.776369663833667900,	0.776338148971636110,	
+0.776306632168759060,	0.776275113425115350,	0.776243592740783250,	0.776212070115842810,	0.776180545550372190,	0.776149019044450220,	0.776117490598155600,	0.776085960211567390,	
+0.776054427884764200,	0.776022893617824950,	0.775991357410827920,	0.775959819263853050,	0.775928279176978600,	0.775896737150283510,	0.775865193183846500,	0.775833647277746620,	
+0.775802099432062580,	0.775770549646872640,	0.775738997922256980,	0.775707444258293850,	0.775675888655061980,	0.775644331112640530,	0.775612771631108200,	0.775581210210543940,	
+0.775549646851026670,	0.775518081552634690,	0.775486514315448020,	0.775454945139545160,	0.775423374025004940,	0.775391800971906190,	0.775360225980328050,	0.775328649050349260,	
+0.775297070182048850,	0.775265489375505210,	0.775233906630798500,	0.775202321948006980,	0.775170735327209590,	0.775139146768485390,	0.775107556271913300,	0.775075963837572380,	
+0.775044369465541010,	0.775012773155899230,	0.774981174908725530,	0.774949574724098870,	0.774917972602098270,	0.774886368542802790,	0.774854762546291380,	0.774823154612642950,	
+0.774791544741936230,	0.774759932934251160,	0.774728319189666230,	0.774696703508260480,	0.774665085890112960,	0.774633466335302830,	0.774601844843908930,	0.774570221416010510,	
+0.774538596051685960,	0.774506968751015430,	0.774475339514077430,	0.774443708340951220,	0.774412075231715620,	0.774380440186449910,	0.774348803205233030,	0.774317164288143680,	
+0.774285523435261910,	0.774253880646666340,	0.774222235922436110,	0.774190589262650270,	0.774158940667387880,	0.774127290136728210,	0.774095637670750290,	0.774063983269532740,	
+0.774032326933155820,	0.774000668661698030,	0.773969008455238640,	0.773937346313856580,	0.773905682237631340,	0.773874016226641760,	0.773842348280966650,	0.773810678400686180,	
+0.773779006585879060,	0.773747332836624450,	0.773715657153001390,	0.773683979535089270,	0.773652299982967250,	0.773620618496714370,	0.773588935076409470,	0.773557249722132690,	
+0.773525562433962870,	0.773493873211979150,	0.773462182056260720,	0.773430488966886820,	0.773398793943936740,	0.773367096987489620,	0.773335398097624300,	0.773303697274420940,	
+0.773271994517958360,	0.773240289828315830,	0.773208583205572510,	0.773176874649807780,	0.773145164161100910,	0.773113451739530500,	0.773081737385177050,	0.773050021098119270,	
+0.773018302878436430,	0.772986582726207790,	0.772954860641512750,	0.772923136624430570,	0.772891410675040410,	0.772859682793421320,	0.772827952979653570,	0.772796221233815860,	
+0.772764487555987590,	0.772732751946248130,	0.772701014404676870,	0.772669274931352960,	0.772637533526356000,	0.772605790189764500,	0.772574044921659150,	0.772542297722118690,	
+0.772510548591222480,	0.772478797529049910,	0.772447044535680360,	0.772415289611193100,	0.772383532755667180,	0.772351773969182980,	0.772320013251819200,	0.772288250603655580,	
+0.772256486024771150,	0.772224719515245630,	0.772192951075158280,	0.772161180704588610,	0.772129408403615320,	0.772097634172319140,	0.772065858010778870,	0.772034079919073910,	
+0.772002299897283860,	0.771970517945487880,	0.771938734063765790,	0.771906948252196190,	0.771875160510859800,	0.771843370839835560,	0.771811579239202850,	0.771779785709041160,	
+0.771747990249430080,	0.771716192860449010,	0.771684393542177440,	0.771652592294694300,	0.771620789118080300,	0.771588984012414270,	0.771557176977775820,	0.771525368014244430,	
+0.771493557121899600,	0.771461744300820820,	0.771429929551087800,	0.771398112872779260,	0.771366294265976140,	0.771334473730757140,	0.771302651267202100,	0.771270826875390390,	
+0.771239000555401510,	0.771207172307315280,	0.771175342131210420,	0.771143510027167860,	0.771111675995266530,	0.771079840035585940,	0.771048002148205790,	0.771016162333205690,	
+0.770984320590665130,	0.770952476920663710,	0.770920631323280590,	0.770888783798596490,	0.770856934346690450,	0.770825082967641960,	0.770793229661530850,	0.770761374428436620,	
+0.770729517268438970,	0.770697658181617510,	0.770665797168051390,	0.770633934227821340,	0.770602069361006390,	0.770570202567686380,	0.770538333847940790,	0.770506463201849350,	
+0.770474590629491750,	0.770442716130947170,	0.770410839706296310,	0.770378961355618340,	0.770347081078992970,	0.770315198876499910,	0.770283314748218870,	0.770251428694229580,	
+0.770219540714611630,	0.770187650809444290,	0.770155758978808500,	0.770123865222783200,	0.770091969541448210,	0.770060071934883350,	0.770028172403168340,	0.769996270946382790,	
+0.769964367564606180,	0.769932462257919110,	0.769900555026400870,	0.769868645870131260,	0.769836734789190010,	0.769804821783656950,	0.769772906853611880,	0.769740989999134430,	
+0.769709071220303960,	0.769677150517201540,	0.769645227889906080,	0.769613303338497530,	0.769581376863055830,	0.769549448463660690,	0.769517518140391930,	0.769485585893329270,	
+0.769453651722552090,	0.769421715628141430,	0.769389777610176460,	0.769357837668737000,	0.769325895803902980,	0.769293952015754230,	0.769262006304370580,	0.769230058669831410,	
+0.769198109112217640,	0.769166157631608560,	0.769134204228084100,	0.769102248901724070,	0.769070291652608540,	0.769038332480817210,	0.769006371386430020,	0.768974408369526460,	
+0.768942443430187250,	0.768910476568492100,	0.768878507784520710,	0.768846537078353040,	0.768814564450069020,	0.768782589899748570,	0.768750613427471090,	0.768718635033317720,	
+0.768686654717367630,	0.768654672479700980,	0.768622688320397710,	0.768590702239537630,	0.768558714237200790,	0.768526724313467250,	0.768494732468416260,	0.768462738702129000,	
+0.768430743014684950,	0.768398745406163930,	0.768366745876646220,	0.768334744426211520,	0.768302741054940010,	0.768270735762911610,	0.768238728550205810,	0.768206719416903770,	
+0.768174708363084880,	0.768142695388829290,	0.768110680494216940,	0.768078663679327870,	0.768046644944242240,	0.768014624289039330,	0.767982601713800390,	0.767950577218605050,	
+0.767918550803533220,	0.767886522468665070,	0.767854492214080530,	0.767822460039859770,	0.767790425946082930,	0.767758389932829300,	0.767726352000180470,	0.767694312148215600,	
+0.767662270377015070,	0.767630226686658810,	0.767598181077226990,	0.767566133548799660,	0.767534084101457070,	0.767502032735278620,	0.767469979450345790,	0.767437924246737960,	
+0.767405867124535180,	0.767373808083817940,	0.767341747124666070,	0.767309684247159840,	0.767277619451378850,	0.767245552737404360,	0.767213484105315980,	0.767181413555193980,	
+0.767149341087118300,	0.767117266701169420,	0.767085190397427290,	0.767053112175972160,	0.767021032036883770,	0.766988949980243250,	0.766956866006130440,	0.766924780114625390,	
+0.766892692305808480,	0.766860602579759850,	0.766828510936559680,	0.766796417376287560,	0.766764321899025100,	0.766732224504851790,	0.766700125193847890,	0.766668023966093680,	
+0.766635920821669540,	0.766603815760655500,	0.766571708783131860,	0.766539599889178410,	0.766507489078876560,	0.766475376352306000,	0.766443261709547020,	0.766411145150679870,	
+0.766379026675784840,	0.766346906284942180,	0.766314783978232380,	0.766282659755734950,	0.766250533617531480,	0.766218405563701690,	0.766186275594325950,	0.766154143709484430,	
+0.766122009909257500,	0.766089874193725650,	0.766057736562968490,	0.766025597017067630,	0.765993455556102650,	0.765961312180154060,	0.765929166889302240,	0.765897019683627560,	
+0.765864870563210290,	0.765832719528130810,	0.765800566578468960,	0.765768411714306320,	0.765736254935722620,	0.765704096242798230,	0.765671935635613640,	0.765639773114249240,	
+0.765607608678785300,	0.765575442329302520,	0.765543274065880410,	0.765511103888600770,	0.765478931797543340,	0.765446757792788590,	0.765414581874416910,	0.765382404042508790,	
+0.765350224297144610,	0.765318042638404420,	0.765285859066369590,	0.765253673581120180,	0.765221486182736670,	0.765189296871299220,	0.765157105646888660,	0.765124912509585360,	
+0.765092717459469720,	0.765060520496621770,	0.765028321621123110,	0.764996120833053570,	0.764963918132493760,	0.764931713519524160,	0.764899506994225260,	0.764867298556677570,	
+0.764835088206961110,	0.764802875945157500,	0.764770661771346670,	0.764738445685609220,	0.764706227688025650,	0.764674007778676450,	0.764641785957642320,	0.764609562225003650,	
+0.764577336580840480,	0.764545109025234650,	0.764512879558265970,	0.764480648180015150,	0.764448414890562700,	0.764416179689989210,	0.764383942578375160,	0.764351703555801400,	
+0.764319462622347730,	0.764287219778095990,	0.764254975023126230,	0.764222728357519030,	0.764190479781355010,	0.764158229294714770,	0.764125976897678920,	0.764093722590327600,	
+0.764061466372742530,	0.764029208245003870,	0.763996948207192110,	0.763964686259387960,	0.763932422401672140,	0.763900156634125250,	0.763867888956828000,	0.763835619369860440,	
+0.763803347873304390,	0.763771074467239910,	0.763738799151747920,	0.763706521926908800,	0.763674242792803380,	0.763641961749512380,	0.763609678797116500,	0.763577393935695790,	
+0.763545107165332190,	0.763512818486105860,	0.763480527898097390,	0.763448235401387730,	0.763415940996057360,	0.763383644682187220,	0.763351346459857360,	0.763319046329149710,	
+0.763286744290144540,	0.763254440342922340,	0.763222134487564150,	0.763189826724150590,	0.763157517052762470,	0.763125205473480510,	0.763092891986385080,	0.763060576591557900,	
+0.763028259289079360,	0.762995940079030040,	0.762963618961490900,	0.762931295936542850,	0.762898971004266400,	0.762866644164742040,	0.762834315418051690,	0.762801984764275410,	
+0.762769652203494240,	0.762737317735789010,	0.762704981361240320,	0.762672643079929320,	0.762640302891936630,	0.762607960797342720,	0.762575616796229430,	0.762543270888677020,	
+0.762510923074766530,	0.762478573354578690,	0.762446221728194430,	0.762413868195694570,	0.762381512757160040,	0.762349155412671230,	0.762316796162310070,	0.762284435006156950,	
+0.762252071944292680,	0.762219706976798190,	0.762187340103754550,	0.762154971325242570,	0.762122600641342520,	0.762090228052136550,	0.762057853557704950,	0.762025477158128850,	
+0.761993098853488980,	0.761960718643866390,	0.761928336529342000,	0.761895952509996640,	0.761863566585911030,	0.761831178757166990,	0.761798789023845010,	0.761766397386026030,	
+0.761734003843791090,	0.761701608397221120,	0.761669211046397180,	0.761636811791400080,	0.761604410632310550,	0.761572007569210400,	0.761539602602180340,	0.761507195731301320,	
+0.761474786956654160,	0.761442376278320120,	0.761409963696380140,	0.761377549210914720,	0.761345132822005890,	0.761312714529734260,	0.761280294334180980,	0.761247872235426780,	
+0.761215448233553030,	0.761183022328640550,	0.761150594520770610,	0.761118164810023590,	0.761085733196481650,	0.761053299680225500,	0.761020864261336080,	0.760988426939894440,	
+0.760955987715981720,	0.760923546589679090,	0.760891103561067040,	0.760858658630227720,	0.760826211797241750,	0.760793763062190380,	0.760761312425154430,	0.760728859886215300,	
+0.760696405445454030,	0.760663949102951760,	0.760631490858789010,	0.760599030713048130,	0.760566568665809630,	0.760534104717154770,	0.760501638867164600,	0.760469171115920270,	
+0.760436701463503170,	0.760404229909994230,	0.760371756455474060,	0.760339281100025130,	0.760306803843728060,	0.760274324686664000,	0.760241843628914000,	0.760209360670559550,	
+0.760176875811681580,	0.760144389052360920,	0.760111900392679730,	0.760079409832718930,	0.760046917372559580,	0.760014423012282950,	0.759981926751970180,	0.759949428591702670,	
+0.759916928531561560,	0.759884426571627470,	0.759851922711982990,	0.759819416952708710,	0.759786909293885810,	0.759754399735595780,	0.759721888277919640,	0.759689374920938800,	
+0.759656859664733950,	0.759624342509387480,	0.759591823454980220,	0.759559302501593430,	0.759526779649308370,	0.759494254898206210,	0.759461728248368550,	0.759429199699876540,	
+0.759396669252811020,	0.759364136907254350,	0.759331602663287360,	0.759299066520991330,	0.759266528480447620,	0.759233988541737630,	0.759201446704942610,	0.759168902970144050,	
+0.759136357337422680,	0.759103809806860870,	0.759071260378539670,	0.759038709052540230,	0.759006155828944040,	0.758973600707832490,	0.758941043689286830,	0.758908484773388130,	
+0.758875923960218750,	0.758843361249859520,	0.758810796642391930,	0.758778230137897250,	0.758745661736457080,	0.758713091438152800,	0.758680519243065680,	0.758647945151276760,	
+0.758615369162868540,	0.758582791277921940,	0.758550211496518360,	0.758517629818739160,	0.758485046244665950,	0.758452460774380110,	0.758419873407963130,	0.758387284145495830,	
+0.758354692987060930,	0.758322099932739360,	0.758289504982612490,	0.758256908136761830,	0.758224309395268970,	0.758191708758215290,	0.758159106225681720,	0.758126501797750980,	
+0.758093895474504120,	0.758061287256022400,	0.758028677142387530,	0.757996065133680900,	0.757963451229984100,	0.757930835431378740,	0.757898217737945630,	0.757865598149767620,	
+0.757832976666925620,	0.757800353289501130,	0.757767728017575750,	0.757735100851231080,	0.757702471790548620,	0.757669840835609510,	0.757637207986496250,	0.757604573243290110,	
+0.757571936606072470,	0.757539298074924930,	0.757506657649929190,	0.757474015331166760,	0.757441371118719340,	0.757408725012667980,	0.757376077013095280,	0.757343427120082400,	
+0.757310775333711050,	0.757278121654062720,	0.757245466081219010,	0.757212808615261630,	0.757180149256272310,	0.757147488004331960,	0.757114824859523640,	0.757082159821928060,	
+0.757049492891627150,	0.757016824068702520,	0.756984153353235770,	0.756951480745308710,	0.756918806245002410,	0.756886129852399670,	0.756853451567581550,	0.756820771390629750,	
+0.756788089321626110,	0.756755405360652110,	0.756722719507789470,	0.756690031763120220,	0.756657342126725970,	0.756624650598688330,	0.756591957179088780,	0.756559261868009590,	
+0.756526564665532360,	0.756493865571738590,	0.756461164586709870,	0.756428461710528580,	0.756395756943276100,	0.756363050285034030,	0.756330341735884540,	0.756297631295909210,	
+0.756264918965189770,	0.756232204743807810,	0.756199488631845610,	0.756166770629384640,	0.756134050736506860,	0.756101328953293520,	0.756068605279827220,	0.756035879716189460,	
+0.756003152262461840,	0.755970422918726180,	0.755937691685064750,	0.755904958561559040,	0.755872223548290980,	0.755839486645341950,	0.755806747852794670,	0.755774007170730400,	
+0.755741264599231190,	0.755708520138378530,	0.755675773788254790,	0.755643025548941690,	0.755610275420520620,	0.755577523403074270,	0.755544769496684140,	0.755512013701431950,	
+0.755479256017399510,	0.755446496444669210,	0.755413734983322760,	0.755380971633441870,	0.755348206395108250,	0.755315439268404390,	0.755282670253412000,	0.755249899350212920,	
+0.755217126558888730,	0.755184351879522150,	0.755151575312194570,	0.755118796856988130,	0.755086016513984330,	0.755053234283265870,	0.755020450164914260,	0.754987664159011200,	
+0.754954876265639400,	0.754922086484880350,	0.754889294816815990,	0.754856501261528260,	0.754823705819099410,	0.754790908489611390,	0.754758109273146130,	0.754725308169785230,	
+0.754692505179611390,	0.754659700302706240,	0.754626893539151910,	0.754594084889030010,	0.754561274352423260,	0.754528461929413250,	0.754495647620082140,	0.754462831424511540,	
+0.754430013342784140,	0.754397193374981790,	0.754364371521186180,	0.754331547781479930,	0.754298722155944730,	0.754265894644662760,	0.754233065247715830,	0.754200233965186430,	
+0.754167400797156500,	0.754134565743708070,	0.754101728804922880,	0.754068889980883730,	0.754036049271672340,	0.754003206677370750,	0.753970362198060910,	0.753937515833825510,	
+0.753904667584746280,	0.753871817450905370,	0.753838965432384600,	0.753806111529266690,	0.753773255741633560,	0.753740398069567270,	0.753707538513149760,	0.753674677072463610,	
+0.753641813747590760,	0.753608948538613150,	0.753576081445613500,	0.753543212468673510,	0.753510341607875560,	0.753477468863301470,	0.753444594235033960,	0.753411717723155070,	
+0.753378839327746740,	0.753345959048891120,	0.753313076886670820,	0.753280192841167870,	0.753247306912464440,	0.753214419100642460,	0.753181529405784760,	0.753148637827973140,	
+0.753115744367290010,	0.753082849023817280,	0.753049951797637560,	0.753017052688833120,	0.752984151697485670,	0.752951248823678140,	0.752918344067492470,	0.752885437429010930,	
+0.752852528908315550,	0.752819618505489060,	0.752786706220613610,	0.752753792053771350,	0.752720876005044340,	0.752687958074515500,	0.752655038262266650,	0.752622116568380290,	
+0.752589192992938250,	0.752556267536023670,	0.752523340197718270,	0.752490410978104650,	0.752457479877264630,	0.752424546895281150,	0.752391612032236370,	0.752358675288212320,	
+0.752325736663291830,	0.752292796157556950,	0.752259853771090060,	0.752226909503973310,	0.752193963356289630,	0.752161015328120960,	0.752128065419549800,	0.752095113630658170,	
+0.752062159961529030,	0.752029204412244520,	0.751996246982886920,	0.751963287673538480,	0.751930326484282150,	0.751897363415199970,	0.751864398466374320,	0.751831431637887460,	
+0.751798462929822220,	0.751765492342260980,	0.751732519875285550,	0.751699545528979220,	0.751666569303424010,	0.751633591198702320,	0.751600611214896410,	0.751567629352089320,	
+0.751534645610363090,	0.751501659989800120,	0.751468672490482880,	0.751435683112494200,	0.751402691855916350,	0.751369698720831810,	0.751336703707322640,	0.751303706815471980,	
+0.751270708045362110,	0.751237707397075520,	0.751204704870694240,	0.751171700466301660,	0.751138694183979600,	0.751105686023811000,	0.751072675985877790,	0.751039664070263240,	
+0.751006650277049490,	0.750973634606318940,	0.750940617058154510,	0.750907597632638480,	0.750874576329853440,	0.750841553149881770,	0.750808528092806520,	0.750775501158709830,	
+0.750742472347674550,	0.750709441659782590,	0.750676409095117460,	0.750643374653761300,	0.750610338335796710,	0.750577300141305860,	0.750544260070372230,	0.750511218123077860,	
+0.750478174299505470,	0.750445128599737330,	0.750412081023856700,	0.750379031571945740,	0.750345980244087050,	0.750312927040363680,	0.750279871960857990,	0.750246815005652600,	
+0.750213756174829880,	0.750180695468473100,	0.750147632886664530,	0.750114568429486870,	0.750081502097022510,	0.750048433889354720,	0.750015363806565860,	0.749982291848738440,	
+0.749949218015955150,	0.749916142308299060,	0.749883064725852640,	0.749849985268698500,	0.749816903936919240,	0.749783820730597910,	0.749750735649816980,	0.749717648694659070,	
+0.749684559865207210,	0.749651469161543900,	0.749618376583752080,	0.749585282131914000,	0.749552185806112830,	0.749519087606431380,	0.749485987532952150,	0.749452885585757620,	
+0.749419781764931290,	0.749386676070555310,	0.749353568502712840,	0.749320459061486030,	0.749287347746958490,	0.749254234559212470,	0.749221119498330920,	0.749188002564396220,	
+0.749154883757491840,	0.749121763077700180,	0.749088640525104270,	0.749055516099786270,	0.749022389801830000,	0.748989261631317630,	0.748956131588331740,	0.748922999672955950,	
+0.748889865885272510,	0.748856730225364590,	0.748823592693314440,	0.748790453289205570,	0.748757312013120680,	0.748724168865142480,	0.748691023845353460,	0.748657876953837230,	
+0.748624728190676380,	0.748591577555953620,	0.748558425049751670,	0.748525270672153910,	0.748492114423243040,	0.748458956303101890,	0.748425796311813050,	0.748392634449459910,	
+0.748359470716125300,	0.748326305111891690,	0.748293137636842580,	0.748259968291060670,	0.748226797074628800,	0.748193623987629670,	0.748160449030146670,	0.748127272202262720,	
+0.748094093504060530,	0.748060912935622710,	0.748027730497032970,	0.747994546188373910,	0.747961360009728570,	0.747928171961179440,	0.747894982042810240,	0.747861790254703450,	
+0.747828596596942340,	0.747795401069609290,	0.747762203672788120,	0.747729004406561430,	0.747695803271012040,	0.747662600266223330,	0.747629395392278130,	0.747596188649259360,	
+0.747562980037249970,	0.747529769556333320,	0.747496557206592360,	0.747463342988109900,	0.747430126900968880,	0.747396908945252790,	0.747363689121044340,	0.747330467428426680,	
+0.747297243867482750,	0.747264018438295820,	0.747230791140948920,	0.747197561975525000,	0.747164330942106880,	0.747131098040778370,	0.747097863271621980,	0.747064626634720620,	
+0.747031388130158010,	0.746998147758016980,	0.746964905518380570,	0.746931661411331490,	0.746898415436953680,	0.746865167595329730,	0.746831917886543020,	0.746798666310676150,	
+0.746765412867812840,	0.746732157558036120,	0.746698900381428830,	0.746665641338074120,	0.746632380428055580,	0.746599117651456030,	0.746565853008358760,	0.746532586498846570,	
+0.746499318123003190,	0.746466047880911530,	0.746432775772654770,	0.746399501798315710,	0.746366225957978190,	0.746332948251725140,	0.746299668679639370,	0.746266387241804830,	
+0.746233103938304220,	0.746199818769220920,	0.746166531734637760,	0.746133242834638550,	0.746099952069306240,	0.746066659438724080,	0.746033364942974900,	0.746000068582142630,	
+0.745966770356310200,	0.745933470265560890,	0.745900168309977630,	0.745866864489644120,	0.745833558804643530,	0.745800251255059000,	0.745766941840973590,	0.745733630562471110,	
+0.745700317419634610,	0.745667002412546910,	0.745633685541292060,	0.745600366805952990,	0.745567046206613070,	0.745533723743355140,	0.745500399416263230,	0.745467073225420270,	
+0.745433745170909770,	0.745400415252814420,	0.745367083471218490,	0.745333749826204710,	0.745300414317856760,	0.745267076946257270,	0.745233737711490480,	0.745200396613639350,	
+0.745167053652787240,	0.745133708829017190,	0.745100362142413150,	0.745067013593058160,	0.745033663181035370,	0.745000310906428710,	0.744966956769321340,	0.744933600769796530,	
+0.744900242907937440,	0.744866883183827990,	0.744833521597551450,	0.744800158149190980,	0.744766792838829850,	0.744733425666552100,	0.744700056632440770,	0.744666685736579240,	
+0.744633312979050670,	0.744599938359939210,	0.744566561879327790,	0.744533183537300140,	0.744499803333939060,	0.744466421269328830,	0.744433037343552590,	0.744399651556693740,	
+0.744366263908835420,	0.744332874400061790,	0.744299483030455900,	0.744266089800101120,	0.744232694709081380,	0.744199297757479840,	0.744165898945380100,	0.744132498272865320,	
+0.744099095740019530,	0.744065691346926020,	0.744032285093668370,	0.743998876980329630,	0.743965467006994060,	0.743932055173744720,	0.743898641480665310,	0.743865225927838990,	
+0.743831808515349910,	0.743798389243281340,	0.743764968111716660,	0.743731545120739470,	0.743698120270433580,	0.743664693560882380,	0.743631264992169250,	0.743597834564378110,	
+0.743564402277592570,	0.743530968131895900,	0.743497532127371570,	0.743464094264103540,	0.743430654542175500,	0.743397212961670720,	0.743363769522672580,	0.743330324225265350,	
+0.743296877069532290,	0.743263428055557120,	0.743229977183422990,	0.743196524453214270,	0.743163069865014240,	0.743129613418906490,	0.743096155114974510,	0.743062694953302350,	
+0.743029232933973380,	0.742995769057071210,	0.742962303322679760,	0.742928835730882640,	0.742895366281763340,	0.742861894975405450,	0.742828421811893010,	0.742794946791309640,	
+0.742761469913738810,	0.742727991179264020,	0.742694510587969540,	0.742661028139938840,	0.742627543835255530,	0.742594057674003110,	0.742560569656265710,	0.742527079782127060,	
+0.742493588051670650,	0.742460094464979850,	0.742426599022139260,	0.742393101723232140,	0.742359602568341990,	0.742326101557553080,	0.742292598690948880,	0.742259093968613340,	
+0.742225587390629600,	0.742192078957082280,	0.742158568668054740,	0.742125056523630810,	0.742091542523893870,	0.742058026668928390,	0.742024508958817890,	0.741990989393646050,	
+0.741957467973496490,	0.741923944698453570,	0.741890419568600800,	0.741856892584021880,	0.741823363744800510,	0.741789833051020970,	0.741756300502766970,	0.741722766100122110,	
+0.741689229843170090,	0.741655691731995300,	0.741622151766681230,	0.741588609947311460,	0.741555066273970610,	0.741521520746741940,	0.741487973365709600,	0.741454424130956860,	
+0.741420873042568430,	0.741387320100627910,	0.741353765305219010,	0.741320208656425450,	0.741286650154331590,	0.741253089799021160,	0.741219527590577960,	0.741185963529085720,	
+0.741152397614628810,	0.741118829847290940,	0.741085260227155930,	0.741051688754307490,	0.741018115428830230,	0.740984540250807620,	0.740950963220323280,	0.740917384337461900,	
+0.740883803602307100,	0.740850221014942690,	0.740816636575452490,	0.740783050283921000,	0.740749462140431910,	0.740715872145069070,	0.740682280297916380,	0.740648686599058250,	
+0.740615091048578260,	0.740581493646560670,	0.740547894393089100,	0.740514293288248030,	0.740480690332121270,	0.740447085524792660,	0.740413478866346120,	0.740379870356866250,	
+0.740346259996436550,	0.740312647785141050,	0.740279033723064140,	0.740245417810289740,	0.740211800046901680,	0.740178180432983890,	0.740144558968620970,	0.740110935653896520,	
+0.740077310488894910,	0.740043683473699640,	0.740010054608395420,	0.739976423893066060,	0.739942791327795720,	0.739909156912668120,	0.739875520647767850,	0.739841882533178730,	
+0.739808242568985030,	0.739774600755270350,	0.739740957092119510,	0.739707311579616220,	0.739673664217844750,	0.739640015006888700,	0.739606363946832990,	0.739572711037761340,	
+0.739539056279757690,	0.739505399672906630,	0.739471741217291980,	0.739438080912998120,	0.739404418760108760,	0.739370754758708500,	0.739337088908881500,	0.739303421210711800,	
+0.739269751664283100,	0.739236080269680460,	0.739202407026987580,	0.739168731936288630,	0.739135054997667630,	0.739101376211209190,	0.739067695576997470,	0.739034013095116290,	
+0.739000328765649920,	0.738966642588683050,	0.738932954564299530,	0.738899264692583270,	0.738865572973619210,	0.738831879407491290,	0.738798183994283540,	0.738764486734080130,	
+0.738730787626965760,	0.738697086673024470,	0.738663383872340320,	0.738629679224997560,	0.738595972731080800,	0.738562264390674180,	0.738528554203861880,	0.738494842170727810,	
+0.738461128291357130,	0.738427412565833440,	0.738393694994241350,	0.738359975576664660,	0.738326254313188320,	0.738292531203896370,	0.738258806248872750,	0.738225079448202480,	
+0.738191350801969510,	0.738157620310258110,	0.738123887973152430,	0.738090153790737280,	0.738056417763096720,	0.738022679890315110,	0.737988940172476520,	0.737955198609665960,	
+0.737921455201967280,	0.737887709949465060,	0.737853962852243250,	0.737820213910386770,	0.737786463123979770,	0.737752710493106640,	0.737718956017851420,	0.737685199698299150,	
+0.737651441534533880,	0.737617681526639650,	0.737583919674701600,	0.737550155978803690,	0.737516390439030390,	0.737482623055465860,	0.737448853828195030,	0.737415082757302050,	
+0.737381309842871420,	0.737347535084987180,	0.737313758483734370,	0.737279980039197150,	0.737246199751460110,	0.737212417620607190,	0.737178633646723420,	0.737144847829893310,	
+0.737111060170200890,	0.737077270667730540,	0.737043479322567420,	0.737009686134795450,	0.736975891104499350,	0.736942094231763270,	0.736908295516672250,	0.736874494959310460,	
+0.736840692559762030,	0.736806888318112250,	0.736773082234445260,	0.736739274308845560,	0.736705464541397400,	0.736671652932185840,	0.736637839481295130,	0.736604024188809880,	
+0.736570207054814240,	0.736536388079393370,	0.736502567262631520,	0.736468744604613420,	0.736434920105423000,	0.736401093765145510,	0.736367265583865450,	0.736333435561667080,	
+0.736299603698634900,	0.736265769994854050,	0.736231934450408690,	0.736198097065383190,	0.736164257839862830,	0.736130416773931760,	0.736096573867674690,	0.736062729121175870,	
+0.736028882534520480,	0.735995034107792990,	0.735961183841077780,	0.735927331734459460,	0.735893477788023050,	0.735859622001852950,	0.735825764376033750,	0.735791904910649830,	
+0.735758043605786560,	0.735724180461528100,	0.735690315477959160,	0.735656448655164220,	0.735622579993228440,	0.735588709492236090,	0.735554837152271770,	0.735520962973420730,	
+0.735487086955767140,	0.735453209099395930,	0.735419329404391360,	0.735385447870838700,	0.735351564498822440,	0.735317679288427390,	0.735283792239737720,	0.735249903352839020,	
+0.735216012627815330,	0.735182120064751810,	0.735148225663732610,	0.735114329424843120,	0.735080431348167920,	0.735046531433791510,	0.735012629681798480,	0.734978726092274210,	
+0.734944820665303090,	0.734910913400970030,	0.734877004299359320,	0.734843093360556420,	0.734809180584645730,	0.734775265971711830,	0.734741349521840110,	0.734707431235114950,	
+0.734673511111621160,	0.734639589151443450,	0.734605665354666980,	0.734571739721376350,	0.734537812251656370,	0.734503882945591550,	0.734469951803267350,	0.734436018824768280,	
+0.734402084010179150,	0.734368147359584440,	0.734334208873069770,	0.734300268550719500,	0.734266326392618570,	0.734232382398851470,	0.734198436569503790,	0.734164488904660130,	
+0.734130539404404760,	0.734096588068823390,	0.734062634898000610,	0.734028679892021140,	0.733994723050969800,	0.733960764374931850,	0.733926803863992010,	0.733892841518235190,	
+0.733858877337746020,	0.733824911322609850,	0.733790943472911410,	0.733756973788735720,	0.733723002270167180,	0.733689028917291490,	0.733655053730193240,	0.733621076708957260,	
+0.733587097853668380,	0.733553117164412070,	0.733519134641272940,	0.733485150284335700,	0.733451164093685830,	0.733417176069408040,	0.733383186211587380,	0.733349194520308330,	
+0.733315200995656720,	0.733281205637717040,	0.733247208446574430,	0.733213209422313380,	0.733179208565019720,	0.733145205874777940,	0.733111201351673290,	0.733077194995790160,	
+0.733043186807214480,	0.733009176786030730,	0.732975164932324060,	0.732941151246179310,	0.732907135727681850,	0.732873118376916600,	0.732839099193968170,	0.732805078178922380,	
+0.732771055331863820,	0.732737030652877760,	0.732703004142048700,	0.732668975799462440,	0.732634945625203820,	0.732600913619357750,	0.732566879782009180,	0.732532844113243600,	
+0.732498806613146040,	0.732464767281801320,	0.732430726119294500,	0.732396683125711160,	0.732362638301136020,	0.732328591645654340,	0.732294543159350830,	0.732260492842311430,	
+0.732226440694620620,	0.732192386716363770,	0.732158330907625610,	0.732124273268492050,	0.732090213799047710,	0.732056152499377500,	0.732022089369567250,	0.731988024409701900,	
+0.731953957619866370,	0.731919889000145600,	0.731885818550625510,	0.731851746271390710,	0.731817672162526690,	0.731783596224118150,	0.731749518456251020,	0.731715438859009910,	
+0.731681357432480310,	0.731647274176747020,	0.731613189091895770,	0.731579102178011700,	0.731545013435179750,	0.731510922863484960,	0.731476830463013260,	0.731442736233849370,	
+0.731408640176078430,	0.731374542289786160,	0.731340442575057480,	0.731306341031977780,	0.731272237660631870,	0.731238132461105690,	0.731204025433484170,	0.731169916577852570,	
+0.731135805894295940,	0.731101693382900100,	0.731067579043749970,	0.731033462876930830,	0.730999344882527820,	0.730965225060626780,	0.730931103411312620,	0.730896979934670730,	
+0.730862854630786040,	0.730828727499744590,	0.730794598541631310,	0.730760467756531140,	0.730726335144530230,	0.730692200705713390,	0.730658064440166120,	0.730623926347973350,	
+0.730589786429221010,	0.730555644683994250,	0.730521501112378460,	0.730487355714458550,	0.730453208490320470,	0.730419059440049480,	0.730384908563730840,	0.730350755861449600,	
+0.730316601333291790,	0.730282444979342360,	0.730248286799686900,	0.730214126794410450,	0.730179964963598940,	0.730145801307337640,	0.730111635825711700,	0.730077468518806390,	
+0.730043299386707760,	0.730009128429500830,	0.729974955647270880,	0.729940781040103740,	0.729906604608084650,	0.729872426351299010,	0.729838246269832180,	0.729804064363769880,	
+0.729769880633197480,	0.729735695078200350,	0.729701507698863660,	0.729667318495273550,	0.729633127467515070,	0.729598934615673930,	0.729564739939835060,	0.729530543440084610,	
+0.729496345116507740,	0.729462144969190150,	0.729427942998216890,	0.729393739203674010,	0.729359533585646760,	0.729325326144220410,	0.729291116879481120,	0.729256905791513920,	
+0.729222692880404530,	0.729188478146237990,	0.729154261589100680,	0.729120043209077640,	0.729085823006254570,	0.729051600980716640,	0.729017377132549880,	0.728983151461839900,	
+0.728948923968671840,	0.728914694653131300,	0.728880463515304220,	0.728846230555276090,	0.728811995773132270,	0.728777759168958150,	0.728743520742840100,	0.728709280494863050,	
+0.728675038425112610,	0.728640794533674920,	0.728606548820635140,	0.728572301286078970,	0.728538051930091910,	0.728503800752759890,	0.728469547754168390,	0.728435292934403010,	
+0.728401036293549130,	0.728366777831693010,	0.728332517548919810,	0.728298255445315460,	0.728263991520964990,	0.728229725775955020,	0.728195458210370680,	0.728161188824297700,	
+0.728126917617821330,	0.728092644591028180,	0.728058369744003290,	0.728024093076832470,	0.727989814589601100,	0.727955534282395570,	0.727921252155301120,	0.727886968208403370,	
+0.727852682441788360,	0.727818394855541670,	0.727784105449749030,	0.727749814224495920,	0.727715521179868490,	0.727681226315952220,	0.727646929632832840,	0.727612631130595930,	
+0.727578330809327770,	0.727544028669113720,	0.727509724710039610,	0.727475418932190920,	0.727441111335653920,	0.727406801920514210,	0.727372490686857390,	0.727338177634769160,	
+0.727303862764335670,	0.727269546075642650,	0.727235227568775460,	0.727200907243820360,	0.727166585100863070,	0.727132261139989410,	0.727097935361284640,	0.727063607764835470,	
+0.727029278350727170,	0.726994947119045780,	0.726960614069876660,	0.726926279203306320,	0.726891942519420240,	0.726857604018304350,	0.726823263700044130,	0.726788921564726080,	
+0.726754577612435670,	0.726720231843258850,	0.726685884257281200,	0.726651534854589000,	0.726617183635268060,	0.726582830599403980,	0.726548475747082920,	0.726514119078390700,	
+0.726479760593413350,	0.726445400292236140,	0.726411038174945790,	0.726376674241627770,	0.726342308492368140,	0.726307940927252480,	0.726273571546367180,	0.726239200349797940,	
+0.726204827337630810,	0.726170452509951270,	0.726136075866845810,	0.726101697408400250,	0.726067317134700410,	0.726032935045832000,	0.725998551141881610,	0.725964165422934740,	
+0.725929777889077200,	0.725895388540395480,	0.725860997376975290,	0.725826604398902680,	0.725792209606263120,	0.725757812999143440,	0.725723414577629230,	0.725689014341806440,	
+0.725654612291760870,	0.725620208427579020,	0.725585802749346700,	0.725551395257149840,	0.725516985951074170,	0.725482574831206370,	0.725448161897632170,	0.725413747150437490,	
+0.725379330589708160,	0.725344912215530880,	0.725310492027991250,	0.725276070027175420,	0.725241646213169110,	0.725207220586058910,	0.725172793145930750,	0.725138363892870230,	
+0.725103932826964170,	0.725069499948298280,	0.725035065256958600,	0.725000628753030950,	0.724966190436602040,	0.724931750307757690,	0.724897308366583950,	0.724862864613166620,	
+0.724828419047592430,	0.724793971669947190,	0.724759522480317050,	0.724725071478787840,	0.724690618665446150,	0.724656164040377910,	0.724621707603669400,	0.724587249355406190,	
+0.724552789295675240,	0.724518327424562240,	0.724483863742153120,	0.724449398248534710,	0.724414930943792830,	0.724380461828013520,	0.724345990901282820,	0.724311518163687440,	
+0.724277043615313310,	0.724242567256246470,	0.724208089086572970,	0.724173609106379510,	0.724139127315752030,	0.724104643714776790,	0.724070158303539600,	0.724035671082127300,	
+0.724001182050625800,	0.723966691209121490,	0.723932198557699970,	0.723897704096448380,	0.723863207825452550,	0.723828709744798290,	0.723794209854572550,	0.723759708154861350,	
+0.723725204645750850,	0.723690699327327100,	0.723656192199676810,	0.723621683262886120,	0.723587172517041190,	0.723552659962227950,	0.723518145598533560,	0.723483629426043610,	
+0.723449111444844690,	0.723414591655022640,	0.723380070056664380,	0.723345546649856060,	0.723311021434683840,	0.723276494411233760,	0.723241965579592640,	0.723207434939846740,	
+0.723172902492082210,	0.723138368236385110,	0.723103832172842460,	0.723069294301540100,	0.723034754622564280,	0.723000213136001820,	0.722965669841938880,	0.722931124740461840,	
+0.722896577831656620,	0.722862029115610150,	0.722827478592408700,	0.722792926262138650,	0.722758372124885810,	0.722723816180737440,	0.722689258429779490,	0.722654698872098430,	
+0.722620137507780310,	0.722585574336912170,	0.722551009359580050,	0.722516442575870440,	0.722481873985869380,	0.722447303589664020,	0.722412731387340300,	0.722378157378984480,	
+0.722343581564683590,	0.722309003944523800,	0.722274424518591470,	0.722239843286972660,	0.722205260249754620,	0.722170675407023510,	0.722136088758865590,	0.722101500305367240,	
+0.722066910046615380,	0.722032317982696290,	0.721997724113696340,	0.721963128439701900,	0.721928530960799790,	0.721893931677076490,	0.721859330588618290,	0.721824727695511430,	
+0.721790122997843180,	0.721755516495699470,	0.721720908189166680,	0.721686298078332070,	0.721651686163281570,	0.721617072444102000,	0.721582456920879300,	0.721547839593700830,	
+0.721513220462652760,	0.721478599527821560,	0.721443976789293620,	0.721409352247156080,	0.721374725901495100,	0.721340097752397380,	0.721305467799948970,	0.721270836044237360,	
+0.721236202485348590,	0.721201567123369250,	0.721166929958385830,	0.721132290990485260,	0.721097650219754030,	0.721063007646278290,	0.721028363270145410,	0.720993717091441550,	
+0.720959069110253540,	0.720924419326667510,	0.720889767740770630,	0.720855114352649370,	0.720820459162390460,	0.720785802170079930,	0.720751143375805260,	0.720716482779652720,	
+0.720681820381709030,	0.720647156182060430,	0.720612490180794210,	0.720577822377996840,	0.720543152773754910,	0.720508481368154820,	0.720473808161283700,	0.720439133153228160,	
+0.720404456344074800,	0.720369777733909870,	0.720335097322820970,	0.720300415110894270,	0.720265731098216120,	0.720231045284874140,	0.720196357670954360,	0.720161668256543820,	
+0.720126977041728680,	0.720092284026596530,	0.720057589211233640,	0.720022892595726720,	0.719988194180162240,	0.719953493964627710,	0.719918791949209380,	0.719884088133994070,	
+0.719849382519068160,	0.719814675104519130,	0.719779965890433580,	0.719745254876897890,	0.719710542063998870,	0.719675827451823790,	0.719641111040459140,	0.719606392829991390,	
+0.719571672820508050,	0.719536951012095470,	0.719502227404840490,	0.719467501998829580,	0.719432774794150240,	0.719398045790889060,	0.719363314989132750,	0.719328582388967800,	
+0.719293847990481680,	0.719259111793761010,	0.719224373798892480,	0.719189634005962810,	0.719154892415059250,	0.719120149026268530,	0.719085403839677450,	0.719050656855372510,	
+0.719015908073441290,	0.718981157493970180,	0.718946405117045990,	0.718911650942756110,	0.718876894971187010,	0.718842137202425730,	0.718807377636558780,	0.718772616273673610,	
+0.718737853113857070,	0.718703088157195750,	0.718668321403776460,	0.718633552853686690,	0.718598782507013030,	0.718564010363842430,	0.718529236424261470,	0.718494460688357760,	
+0.718459683156217890,	0.718424903827928780,	0.718390122703577050,	0.718355339783250500,	0.718320555067035400,	0.718285768555019020,	0.718250980247287950,	0.718216190143929680,	
+0.718181398245030910,	0.718146604550678360,	0.718111809060959620,	0.718077011775961390,	0.718042212695770620,	0.718007411820473900,	0.717972609150159040,	0.717937804684912750,	
+0.717902998424821750,	0.717868190369973070,	0.717833380520454200,	0.717798568876351960,	0.717763755437753170,	0.717728940204744760,	0.717694123177414320,	0.717659304355848460,	
+0.717624483740134430,	0.717589661330358840,	0.717554837126609500,	0.717520011128973010,	0.717485183337536190,	0.717450353752386640,	0.717415522373611280,	0.717380689201297050,	
+0.717345854235530880,	0.717311017476400360,	0.717276178923992310,	0.717241338578393780,	0.717206496439691590,	0.717171652507973540,	0.717136806783326250,	0.717101959265836970,	
+0.717067109955592530,	0.717032258852680630,	0.716997405957188080,	0.716962551269201940,	0.716927694788809130,	0.716892836516097480,	0.716857976451153680,	0.716823114594064670,	
+0.716788250944918160,	0.716753385503800970,	0.716718518270800350,	0.716683649246003140,	0.716648778429497150,	0.716613905821369190,	0.716579031421706420,	0.716544155230595780,	
+0.716509277248125080,	0.716474397474381130,	0.716439515909451210,	0.716404632553422350,	0.716369747406382040,	0.716334860468417430,	0.716299971739615680,	0.716265081220063600,	
+0.716230188909849240,	0.716195294809059300,	0.716160398917780940,	0.716125501236101750,	0.716090601764108880,	0.716055700501889490,	0.716020797449530620,	0.715985892607119980,	
+0.715950985974744600,	0.715916077552491760,	0.715881167340448490,	0.715846255338702610,	0.715811341547341050,	0.715776425966451080,	0.715741508596119740,	0.715706589436435060,	
+0.715671668487483760,	0.715636745749353430,	0.715601821222130900,	0.715566894905903970,	0.715531966800759920,	0.715497036906786010,	0.715462105224069170,	0.715427171752697320,	
+0.715392236492757630,	0.715357299444336900,	0.715322360607523300,	0.715287419982403860,	0.715252477569065850,	0.715217533367596300,	0.715182587378083160,	0.715147639600613670,	
+0.715112690035275000,	0.715077738682154410,	0.715042785541339710,	0.715007830612917950,	0.714972873896976720,	0.714937915393603070,	0.714902955102884820,	0.714867993024909220,	
+0.714833029159763540,	0.714798063507535050,	0.714763096068311790,	0.714728126842180790,	0.714693155829229100,	0.714658183029544760,	0.714623208443215030,	0.714588232070327400,	
+0.714553253910968690,	0.714518273965227270,	0.714483292233190070,	0.714448308714944800,	0.714413323410578280,	0.714378336320178890,	0.714343347443833540,	0.714308356781629960,	
+0.714273364333655070,	0.714238370099997130,	0.714203374080743190,	0.714168376275980840,	0.714133376685797350,	0.714098375310280640,	0.714063372149517980,	0.714028367203596640,	
+0.713993360472604640,	0.713958351956629160,	0.713923341655757990,	0.713888329570077970,	0.713853315699677580,	0.713818300044643860,	0.713783282605064410,	0.713748263381026370,	
+0.713713242372618020,	0.713678219579926610,	0.713643195003039520,	0.713608168642044240,	0.713573140497028800,	0.713538110568080590,	0.713503078855287080,	0.713468045358735540,	
+0.713433010078514120,	0.713397973014710310,	0.713362934167411480,	0.713327893536705000,	0.713292851122679150,	0.713257806925421180,	0.713222760945018350,	0.713187713181558940,	
+0.713152663635130190,	0.713117612305819830,	0.713082559193715100,	0.713047504298904400,	0.713012447621474750,	0.712977389161514100,	0.712942328919109690,	0.712907266894349690,	
+0.712872203087321580,	0.712837137498112950,	0.712802070126811180,	0.712767000973504540,	0.712731930038280390,	0.712696857321226340,	0.712661782822429980,	0.712626706541979350,	
+0.712591628479962050,	0.712556548636465340,	0.712521467011577480,	0.712486383605386080,	0.712451298417978610,	0.712416211449442670,	0.712381122699866530,	0.712346032169337450,	
+0.712310939857943470,	0.712275845765771630,	0.712240749892910640,	0.712205652239447760,	0.712170552805470700,	0.712135451591066950,	0.712100348596324870,	0.712065243821331960,	
+0.712030137266175920,	0.711995028930944240,	0.711959918815725290,	0.711924806920606560,	0.711889693245675530,	0.711854577791020460,	0.711819460556729070,	0.711784341542888940,	
+0.711749220749587690,	0.711714098176913670,	0.711678973824954490,	0.711643847693797850,	0.711608719783531240,	0.711573590094243150,	0.711538458626021050,	0.711503325378952890,	
+0.711468190353126030,	0.711433053548629070,	0.711397914965549380,	0.711362774603975010,	0.711327632463993330,	0.711292488545692820,	0.711257342849161200,	0.711222195374485830,	
+0.711187046121755320,	0.711151895091057250,	0.711116742282479340,	0.711081587696109410,	0.711046431332035710,	0.711011273190345960,	0.710976113271127970,	0.710940951574469460,	
+0.710905788100458900,	0.710870622849183790,	0.710835455820732150,	0.710800287015191600,	0.710765116432650500,	0.710729944073196780,	0.710694769936918160,	0.710659594023902330,	
+0.710624416334237790,	0.710589236868012120,	0.710554055625313490,	0.710518872606229370,	0.710483687810848360,	0.710448501239258180,	0.710413312891546410,	0.710378122767801660,	
+0.710342930868111510,	0.710307737192564130,	0.710272541741247100,	0.710237344514249140,	0.710202145511657610,	0.710166944733560790,	0.710131742180046380,	0.710096537851202750,	
+0.710061331747117940,	0.710026123867879780,	0.709990914213575960,	0.709955702784295210,	0.709920489580125100,	0.709885274601153800,	0.709850057847469020,	0.709814839319159450,	
+0.709779619016312810,	0.709744396939016700,	0.709709173087359920,	0.709673947461430310,	0.709638720061315790,	0.709603490887104060,	0.709568259938884060,	0.709533027216743380,	
+0.709497792720770070,	0.709462556451051940,	0.709427318407677810,	0.709392078590735390,	0.709356837000312710,	0.709321593636497720,	0.709286348499378990,	0.709251101589044360,	
+0.709215852905581980,	0.709180602449079770,	0.709145350219626320,	0.709110096217309360,	0.709074840442217020,	0.709039582894437800,	0.709004323574059630,	0.708969062481170640,	
+0.708933799615858780,	0.708898534978212650,	0.708863268568320160,	0.708828000386269590,	0.708792730432148630,	0.708757458706046120,	0.708722185208050080,	0.708686909938248450,	
+0.708651632896729280,	0.708616354083581370,	0.708581073498892660,	0.708545791142751070,	0.708510507015244870,	0.708475221116462550,	0.708439933446492360,	0.708404644005422250,	
+0.708369352793340120,	0.708334059810335040,	0.708298765056494810,	0.708263468531907250,	0.708228170236661400,	0.708192870170845200,	0.708157568334546790,	0.708122264727854110,	
+0.708086959350856080,	0.708051652203640640,	0.708016343286296150,	0.707981032598910430,	0.707945720141572420,	0.707910405914370040,	0.707875089917391790,	0.707839772150725470,	
+0.707804452614460010,	0.707769131308683350,	0.707733808233483970,	0.707698483388949700,	0.707663156775169560,	0.707627828392231480,	0.707592498240223630,	0.707557166319234820,	
+0.707521832629352980,	0.707486497170666690,	0.707451159943263800,	0.707415820947233210,	0.707380480182663200,	0.707345137649641910,	0.707309793348257500,	0.707274447278599010,	
+0.707239099440754250,	0.707203749834811820,	0.707168398460859770,	0.707133045318986910,	0.707097690409281500,	0.707062333731831800,	0.707026975286726090,	0.706991615074053170,	
+0.706956253093901200,	0.706920889346358330,	0.706885523831513480,	0.706850156549454820,	0.706814787500270820,	0.706779416684049530,	0.706744044100880100,	0.706708669750850450,	
+0.706673293634049070,	0.706637915750564230,	0.706602536100484960,	0.706567154683899300,	0.706531771500895630,	0.706496386551562440,	0.706460999835988420,	0.706425611354261960,	
+0.706390221106471540,	0.706354829092705190,	0.706319435313052080,	0.706284039767600460,	0.706248642456438260,	0.706213243379654960,	0.706177842537338400,	0.706142439929577260,	
+0.706107035556459820,	0.706071629418075000,	0.706036221514511180,	0.706000811845856720,	0.705965400412199910,	0.705929987213629980,	0.705894572250235110,	0.705859155522103770,	
+0.705823737029324220,	0.705788316771985610,	0.705752894750176220,	0.705717470963984630,	0.705682045413498990,	0.705646618098808580,	0.705611189020001640,	0.705575758177166780,	
+0.705540325570392150,	0.705504891199767000,	0.705469455065379720,	0.705434017167318350,	0.705398577505672360,	0.705363136080529920,	0.705327692891979500,	0.705292247940109700,	
+0.705256801225009560,	0.705221352746767340,	0.705185902505471750,	0.705150450501211170,	0.705114996734074740,	0.705079541204150840,	0.705044083911528060,	0.705008624856294790,	
+0.704973164038540160,	0.704937701458352770,	0.704902237115821010,	0.704866771011033450,	0.704831303144079160,	0.704795833515046710,	0.704760362124024380,	0.704724888971101300,	
+0.704689414056366200,	0.704653937379907450,	0.704618458941813520,	0.704582978742173790,	0.704547496781076640,	0.704512013058610660,	0.704476527574864450,	0.704441040329927160,	
+0.704405551323887380,	0.704370060556833600,	0.704334568028854410,	0.704299073740039080,	0.704263577690476090,	0.704228079880254150,	0.704192580309461750,	0.704157078978188130,	
+0.704121575886521800,	0.704086071034551340,	0.704050564422365910,	0.704015056050054100,	0.703979545917704620,	0.703944034025405950,	0.703908520373247580,	0.703873004961317880,	
+0.703837487789705670,	0.703801968858499440,	0.703766448167788550,	0.703730925717661600,	0.703695401508207310,	0.703659875539514260,	0.703624347811671710,	0.703588818324768380,	
+0.703553287078892970,	0.703517754074134080,	0.703482219310581080,	0.703446682788322560,	0.703411144507447240,	0.703375604468043810,	0.703340062670201660,	0.703304519114009490,	
+0.703268973799555550,	0.703233426726929570,	0.703197877896220010,	0.703162327307515710,	0.703126774960905250,	0.703091220856478240,	0.703055664994323150,	0.703020107374528910,	
+0.702984547997184130,	0.702948986862378280,	0.702913423970199850,	0.702877859320737990,	0.702842292914081180,	0.702806724750318800,	0.702771154829539670,	0.702735583151832710,	
+0.702700009717286520,	0.702664434525990590,	0.702628857578033510,	0.702593278873503980,	0.702557698412491600,	0.702522116195084980,	0.702486532221373030,	0.702450946491444460,	
+0.702415359005388870,	0.702379769763294860,	0.702344178765251350,	0.702308586011347160,	0.702272991501671770,	0.702237395236314010,	0.702201797215362690,	0.702166197438906510,	
+0.702130595907035190,	0.702094992619837430,	0.702059387577402160,	0.702023780779818090,	0.701988172227174910,	0.701952561919561240,	0.701916949857065870,	0.701881336039778540,	
+0.701845720467787700,	0.701810103141182750,	0.701774484060052050,	0.701738863224485640,	0.701703240634571900,	0.701667616290400090,	0.701631990192059020,	0.701596362339638180,	
+0.701560732733226500,	0.701525101372913020,	0.701489468258786440,	0.701453833390936480,	0.701418196769451940,	0.701382558394421870,	0.701346918265935200,	0.701311276384081420,	
+0.701275632748949550,	0.701239987360628200,	0.701204340219207300,	0.701168691324775440,	0.701133040677421990,	0.701097388277235560,	0.701061734124305950,	0.701026078218721980,	
+0.700990420560572810,	0.700954761149947370,	0.700919099986935250,	0.700883437071625370,	0.700847772404107010,	0.700812105984468750,	0.700776437812800630,	0.700740767889191480,	
+0.700705096213730340,	0.700669422786506120,	0.700633747607608660,	0.700598070677126870,	0.700562391995149910,	0.700526711561766600,	0.700491029377066870,	0.700455345441139520,	
+0.700419659754073610,	0.700383972315958720,	0.700348283126884020,	0.700312592186938530,	0.700276899496211300,	0.700241205054792150,	0.700205508862769890,	0.700169810920233890,	
+0.700134111227273090,	0.700098409783977300,	0.700062706590435460,	0.700027001646736920,	0.699991294952970520,	0.699955586509226290,	0.699919876315592940,	0.699884164372160060,	
+0.699848450679016350,	0.699812735236251760,	0.699777018043955420,	0.699741299102216270,	0.699705578411124130,	0.699669855970768030,	0.699634131781237350,	0.699598405842621010,	
+0.699562678155008940,	0.699526948718490190,	0.699491217533154020,	0.699455484599089570,	0.699419749916386670,	0.699384013485134350,	0.699348275305422100,	0.699312535377338840,	
+0.699276793700974510,	0.699241050276418140,	0.699205305103759220,	0.699169558183086790,	0.699133809514490670,	0.699098059098060110,	0.699062306933884050,	0.699026553022052520,	
+0.698990797362654570,	0.698955039955779680,	0.698919280801516880,	0.698883519899956230,	0.698847757251186640,	0.698811992855297830,	0.698776226712378600,	0.698740458822519230,	
+0.698704689185808640,	0.698668917802336310,	0.698633144672191400,	0.698597369795463940,	0.698561593172242980,	0.698525814802618110,	0.698490034686678470,	0.698454252824513900,	
+0.698418469216213870,	0.698382683861867530,	0.698346896761564250,	0.698311107915393970,	0.698275317323445940,	0.698239524985809320,	0.698203730902574150,	0.698167935073829680,	
+0.698132137499665410,	0.698096338180170470,	0.698060537115435030,	0.698024734305548230,	0.697988929750599560,	0.697953123450678280,	0.697917315405874430,	0.697881505616277380,	
+0.697845694081976610,	0.697809880803061170,	0.697774065779621420,	0.697738249011746530,	0.697702430499525960,	0.697666610243048990,	0.697630788242405760,	0.697594964497685650,	
+0.697559139008977810,	0.697523311776372390,	0.697487482799958760,	0.697451652079826400,	0.697415819616064580,	0.697379985408763560,	0.697344149458012490,	0.697308311763901180,	
+0.697272472326518680,	0.697236631145955240,	0.697200788222300360,	0.697164943555643510,	0.697129097146073850,	0.697093248993681860,	0.697057399098556800,	0.697021547460788150,	
+0.696985694080465400,	0.696949838957678590,	0.696913982092517310,	0.696878123485070720,	0.696842263135429190,	0.696806401043681970,	0.696770537209918660,	0.696734671634228750,	
+0.696698804316702500,	0.696662935257429280,	0.696627064456498690,	0.696591191913999990,	0.696555317630023760,	0.696519441604659280,	0.696483563837996140,	0.696447684330123720,	
+0.696411803081132490,	0.696375920091111710,	0.696340035360151100,	0.696304148888340140,	0.696268260675769080,	0.696232370722527420,	0.696196479028704520,	0.696160585594390650,	
+0.696124690419675400,	0.696088793504648470,	0.696052894849399140,	0.696016994454017880,	0.695981092318594170,	0.695945188443217730,	0.695909282827978040,	0.695873375472965460,	
+0.695837466378269380,	0.695801555543979710,	0.695765642970185730,	0.695729728656978020,	0.695693812604445960,	0.695657894812679480,	0.695621975281767830,	0.695586054011801620,	
+0.695550131002870220,	0.695514206255063550,	0.695478279768470990,	0.695442351543183120,	0.695406421579289220,	0.695370489876879110,	0.695334556436043030,	0.695298621256870590,	
+0.695262684339451600,	0.695226745683875550,	0.695190805290232920,	0.695154863158613300,	0.695118919289106520,	0.695082973681802160,	0.695047026336790720,	0.695011077254161670,	
+0.694975126434004940,	0.694939173876410020,	0.694903219581467500,	0.694867263549266980,	0.694831305779898270,	0.694795346273450960,	0.694759385030015660,	0.694723422049681850,	
+0.694687457332539230,	0.694651490878678170,	0.694615522688188490,	0.694579552761159900,	0.694543581097682220,	0.694507607697845810,	0.694471632561740490,	0.694435655689455980,	
+0.694399677081082080,	0.694363696736709280,	0.694327714656427290,	0.694291730840325920,	0.694255745288494990,	0.694219758001024980,	0.694183768978005490,	0.694147778219526670,	
+0.694111785725678110,	0.694075791496550410,	0.694039795532233160,	0.694003797832816180,	0.693967798398389960,	0.693931797229044300,	0.693895794324869030,	0.693859789685954080,	
+0.693823783312389920,	0.693787775204266380,	0.693751765361673380,	0.693715753784700520,	0.693679740473438720,	0.693643725427977480,	0.693607708648407040,	0.693571690134816900,	
+0.693535669887297870,	0.693499647905939760,	0.693463624190832410,	0.693427598742065830,	0.693391571559730410,	0.693355542643916190,	0.693319511994712980,	0.693283479612210820,	
+0.693247445496500190,	0.693211409647670920,	0.693175372065812920,	0.693139332751016690,	0.693103291703372150,	0.693067248922969450,	0.693031204409898290,	0.692995158164249390,	
+0.692959110186112670,	0.692923060475578060,	0.692887009032735590,	0.692850955857675870,	0.692814900950488810,	0.692778844311264350,	0.692742785940092640,	0.692706725837064160,	
+0.692670664002268950,	0.692634600435797050,	0.692598535137738390,	0.692562468108183560,	0.692526399347222710,	0.692490328854945440,	0.692454256631442670,	0.692418182676804330,	
+0.692382106991120460,	0.692346029574481100,	0.692309950426976960,	0.692273869548697850,	0.692237786939734150,	0.692201702600175660,	0.692165616530113210,	0.692129528729636730,	
+0.692093439198836370,	0.692057347937802160,	0.692021254946624920,	0.691985160225394470,	0.691949063774201180,	0.691912965593134870,	0.691876865682286570,	0.691840764041745990,	
+0.691804660671603180,	0.691768555571949050,	0.691732448742873540,	0.691696340184467020,	0.691660229896819190,	0.691624117880021090,	0.691588004134162770,	0.691551888659334480,	
+0.691515771455626040,	0.691479652523128600,	0.691443531861931970,	0.691407409472126530,	0.691371285353802210,	0.691335159507050050,	0.691299031931959960,	0.691262902628622220,	
+0.691226771597126980,	0.691190638837565150,	0.691154504350026680,	0.691118368134601700,	0.691082230191381040,	0.691046090520454850,	0.691009949121913380,	0.690973805995846790,	
+0.690937661142345890,	0.690901514561500950,	0.690865366253402220,	0.690829216218139750,	0.690793064455804460,	0.690756910966486610,	0.690720755750276470,	0.690684598807264070,	
+0.690648440137540560,	0.690612279741195990,	0.690576117618320610,	0.690539953769004680,	0.690503788193339130,	0.690467620891414220,	0.690431451863320110,	0.690395281109147160,	
+0.690359108628986310,	0.690322934422927580,	0.690286758491061360,	0.690250580833478460,	0.690214401450269130,	0.690178220341523870,	0.690142037507332610,	0.690105852947786590,	
+0.690069666662976090,	0.690033478652991250,	0.689997288917922450,	0.689961097457860830,	0.689924904272896430,	0.689888709363119630,	0.689852512728620910,	0.689816314369491200,	
+0.689780114285820640,	0.689743912477699840,	0.689707708945218930,	0.689671503688469080,	0.689635296707540420,	0.689599088002523230,	0.689562877573508650,	0.689526665420586830,	
+0.689490451543848470,	0.689454235943383510,	0.689418018619283310,	0.689381799571638140,	0.689345578800538480,	0.689309356306074480,	0.689273132088337400,	0.689236906147417510,	
+0.689200678483405380,	0.689164449096391300,	0.689128217986466280,	0.689091985153720720,	0.689055750598245310,	0.689019514320130200,	0.688983276319466540,	0.688947036596344710,	
+0.688910795150854960,	0.688874551983088560,	0.688838307093135760,	0.688802060481087270,	0.688765812147033250,	0.688729562091065060,	0.688693310313272860,	0.688657056813747560,	
+0.688620801592579100,	0.688584544649859080,	0.688548285985677630,	0.688512025600125590,	0.688475763493292980,	0.688439499665271400,	0.688403234116151120,	0.688366966846022610,	
+0.688330697854976470,	0.688294427143103850,	0.688258154710495230,	0.688221880557241210,	0.688185604683432150,	0.688149327089159320,	0.688113047774513320,	0.688076766739584290,	
+0.688040483984463710,	0.688004199509241850,	0.687967913314009530,	0.687931625398857110,	0.687895335763875960,	0.687859044409156460,	0.687822751334789320,	0.687786456540865010,	
+0.687750160027474910,	0.687713861794709390,	0.687677561842659160,	0.687641260171414800,	0.687604956781067480,	0.687568651671707890,	0.687532344843426620,	0.687496036296314170,	
+0.687459726030461900,	0.687423414045960410,	0.687387100342900070,	0.687350784921372250,	0.687314467781467430,	0.687278148923276540,	0.687241828346889850,	0.687205506052398940,	
+0.687169182039894300,	0.687132856309466740,	0.687096528861206650,	0.687060199695205600,	0.687023868811553970,	0.686987536210342810,	0.686951201891662370,	0.686914865855604240,	
+0.686878528102259020,	0.686842188631717420,	0.686805847444070140,	0.686769504539408440,	0.686733159917823020,	0.686696813579404370,	0.686660465524244090,	0.686624115752432540,	
+0.686587764264060760,	0.686551411059219240,	0.686515056137999460,	0.686478699500492010,	0.686442341146787930,	0.686405981076977590,	0.686369619291152700,	0.686333255789403740,	
+0.686296890571821640,	0.686260523638496880,	0.686224154989521270,	0.686187784624985200,	0.686151412544979690,	0.686115038749595340,	0.686078663238923750,	0.686042286013055390,	
+0.686005907072081420,	0.685969526416092320,	0.685933144045179690,	0.685896759959434330,	0.685860374158946630,	0.685823986643808280,	0.685787597414110110,	0.685751206469942810,	
+0.685714813811397320,	0.685678419438565000,	0.685642023351536570,	0.685605625550403270,	0.685569226035255500,	0.685532824806184940,	0.685496421863282300,	0.685460017206638740,	
+0.685423610836344730,	0.685387202752491990,	0.685350792955171210,	0.685314381444473540,	0.685277968220489590,	0.685241553283310930,	0.685205136633028510,	0.685168718269732910,	
+0.685132298193515840,	0.685095876404468010,	0.685059452902680440,	0.685023027688243970,	0.684986600761250290,	0.684950172121789990,	0.684913741769954340,	0.684877309705834050,	
+0.684840875929520700,	0.684804440441105220,	0.684768003240678660,	0.684731564328331820,	0.684695123704156310,	0.684658681368242930,	0.684622237320682950,	0.684585791561566960,	
+0.684549344090986890,	0.684512894909033550,	0.684476444015797550,	0.684439991411370690,	0.684403537095843890,	0.684367081069308330,	0.684330623331854680,	0.684294163883574890,	
+0.684257702724559550,	0.684221239854900020,	0.684184775274687020,	0.684148308984012470,	0.684111840982967180,	0.684075371271642200,	0.684038899850128560,	0.684002426718517850,	
+0.683965951876901230,	0.683929475325369630,	0.683892997064014070,	0.683856517092926270,	0.683820035412197270,	0.683783552021917760,	0.683747066922179790,	0.683710580113074170,	
+0.683674091594691950,	0.683637601367124370,	0.683601109430462930,	0.683564615784798880,	0.683528120430223150,	0.683491623366826890,	0.683455124594701810,	0.683418624113939050,	
+0.683382121924629660,	0.683345618026864550,	0.683309112420735780,	0.683272605106334250,	0.683236096083751240,	0.683199585353077680,	0.683163072914405370,	0.683126558767825460,	
+0.683090042913429120,	0.683053525351307370,	0.683017006081552140,	0.682980485104254350,	0.682943962419505060,	0.682907438027396290,	0.682870911928018740,	0.682834384121464020,	
+0.682797854607822940,	0.682761323387187650,	0.682724790459648960,	0.682688255825298350,	0.682651719484226760,	0.682615181436526220,	0.682578641682287660,	0.682542100221602550,	
+0.682505557054561840,	0.682469012181257550,	0.682432465601780840,	0.682395917316222840,	0.682359367324674730,	0.682322815627228520,	0.682286262223975370,	0.682249707115006210,	
+0.682213150300412960,	0.682176591780287000,	0.682140031554719580,	0.682103469623801640,	0.682066905987625430,	0.682030340646281870,	0.681993773599862570,	0.681957204848458450,	
+0.681920634392161660,	0.681884062231063240,	0.681847488365254770,	0.681810912794827080,	0.681774335519872540,	0.681737756540482190,	0.681701175856747390,	0.681664593468759410,	
+0.681628009376610170,	0.681591423580390930,	0.681554836080192850,	0.681518246876107960,	0.681481655968227520,	0.681445063356642900,	0.681408469041445250,	0.681371873022726840,	
+0.681335275300578690,	0.681298675875092410,	0.681262074746359030,	0.681225471914470800,	0.681188867379519000,	0.681152261141594880,	0.681115653200789820,	0.681079043557196060,	
+0.681042432210904660,	0.681005819162007090,	0.680969204410594720,	0.680932587956759590,	0.680895969800593080,	0.680859349942186550,	0.680822728381631380,	0.680786105119019710,	
+0.680749480154442810,	0.680712853487991820,	0.680676225119759120,	0.680639595049835730,	0.680602963278313490,	0.680566329805283420,	0.680529694630837900,	0.680493057755068080,	
+0.680456419178065650,	0.680419778899921890,	0.680383136920728940,	0.680346493240578170,	0.680309847859561170,	0.680273200777769200,	0.680236551995294650,	0.680199901512228640,	
+0.680163249328662900,	0.680126595444688680,	0.680089939860398340,	0.680053282575883160,	0.680016623591234380,	0.679979962906544390,	0.679943300521904550,	0.679906636437406340,	
+0.679869970653141360,	0.679833303169201650,	0.679796633985678800,	0.679759963102664290,	0.679723290520249600,	0.679686616238526890,	0.679649940257587740,	0.679613262577523750,	
+0.679576583198426290,	0.679539902120387620,	0.679503219343499220,	0.679466534867852800,	0.679429848693539730,	0.679393160820652380,	0.679356471249282000,	0.679319779979520200,	
+0.679283087011459340,	0.679246392345190690,	0.679209695980806050,	0.679172997918396910,	0.679136298158055540,	0.679099596699873410,	0.679062893543942340,	0.679026188690353690,	
+0.678989482139199960,	0.678952773890572400,	0.678916063944562940,	0.678879352301263060,	0.678842638960765130,	0.678805923923160530,	0.678769207188541170,	0.678732488756998430,	
+0.678695768628624800,	0.678659046803511750,	0.678622323281750760,	0.678585598063434330,	0.678548871148653810,	0.678512142537501250,	0.678475412230067910,	0.678438680226446380,	
+0.678401946526728140,	0.678365211131005120,	0.678328474039368690,	0.678291735251911330,	0.678254994768724640,	0.678218252589900540,	0.678181508715530510,	0.678144763145706930,	
+0.678108015880521500,	0.678071266920066030,	0.678034516264432120,	0.677997763913712140,	0.677961009867997790,	0.677924254127381000,	0.677887496691953140,	0.677850737561806920,	
+0.677813976737033810,	0.677777214217725410,	0.677740450003974430,	0.677703684095872230,	0.677666916493510850,	0.677630147196981780,	0.677593376206377720,	0.677556603521790260,	
+0.677519829143311210,	0.677483053071032290,	0.677446275305046090,	0.677409495845444190,	0.677372714692318630,	0.677335931845760800,	0.677299147305863600,	0.677262361072718530,	
+0.677225573146417400,	0.677188783527052250,	0.677151992214715340,	0.677115199209498360,	0.677078404511493150,	0.677041608120792280,	0.677004810037487360,	0.676968010261670420,	
+0.676931208793433160,	0.676894405632868070,	0.676857600780067070,	0.676820794235122090,	0.676783985998124840,	0.676747176069167790,	0.676710364448342980,	0.676673551135742120,	
+0.676636736131457140,	0.676599919435580620,	0.676563101048204270,	0.676526280969420140,	0.676489459199320020,	0.676452635737996630,	0.676415810585541680,	0.676378983742046750,	
+0.676342155207604770,	0.676305324982307330,	0.676268493066246700,	0.676231659459514470,	0.676194824162203330,	0.676157987174405230,	0.676121148496212080,	0.676084308127715810,	
+0.676047466069009010,	0.676010622320183610,	0.675973776881331640,	0.675936929752544930,	0.675900080933916180,	0.675863230425537200,	0.675826378227500250,	0.675789524339896920,	
+0.675752668762820140,	0.675715811496361730,	0.675678952540613830,	0.675642091895668040,	0.675605229561617500,	0.675568365538553820,	0.675531499826569020,	0.675494632425755690,	
+0.675457763336205770,	0.675420892558011410,	0.675384020091264640,	0.675347145936058050,	0.675310270092483570,	0.675273392560633460,	0.675236513340599530,	0.675199632432474610,	
+0.675162749836350720,	0.675125865552319790,	0.675088979580473980,	0.675052091920905980,	0.675015202573707840,	0.674978311538971700,	0.674941418816789370,	0.674904524407253790,	
+0.674867628310456990,	0.674830730526490790,	0.674793831055448100,	0.674756929897420750,	0.674720027052501110,	0.674683122520781110,	0.674646216302353660,	0.674609308397310590,	
+0.674572398805744270,	0.674535487527746720,	0.674498574563410670,	0.674461659912828140,	0.674424743576091500,	0.674387825553292800,	0.674350905844524730,	0.674313984449879440,	
+0.674277061369449200,	0.674240136603325930,	0.674203210151602670,	0.674166282014371450,	0.674129352191724100,	0.674092420683753750,	0.674055487490552330,	0.674018552612212220,	
+0.673981616048825340,	0.673944677800484840,	0.673907737867282640,	0.673870796249311010,	0.673833852946662090,	0.673796907959428930,	0.673759961287703430,	0.673723012931577990,	
+0.673686062891144740,	0.673649111166496730,	0.673612157757725870,	0.673575202664924650,	0.673538245888185010,	0.673501287427600180,	0.673464327283262110,	0.673427365455262830,	
+0.673390401943695590,	0.673353436748652220,	0.673316469870225310,	0.673279501308506890,	0.673242531063590110,	0.673205559135566900,	0.673168585524529850,	0.673131610230571000,	
+0.673094633253783380,	0.673057654594259260,	0.673020674252091000,	0.672983692227370760,	0.672946708520191560,	0.672909723130645570,	0.672872736058825360,	0.672835747304822870,	
+0.672798756868731470,	0.672761764750643090,	0.672724770950650310,	0.672687775468845280,	0.672650778305321160,	0.672613779460170090,	0.672576778933484220,	0.672539776725356700,	
+0.672502772835879780,	0.672465767265145950,	0.672428760013247250,	0.672391751080277160,	0.672354740466327590,	0.672317728171491160,	0.672280714195860110,	0.672243698539527590,	
+0.672206681202585870,	0.672169662185127410,	0.672132641487244500,	0.672095619109030260,	0.672058595050576970,	0.672021569311977320,	0.671984541893323240,	0.671947512794708210,	
+0.671910482016224500,	0.671873449557964130,	0.671836415420020480,	0.671799379602485810,	0.671762342105452710,	0.671725302929013330,	0.671688262073261160,	0.671651219538288210,	
+0.671614175324187320,	0.671577129431050630,	0.671540081858971400,	0.671503032608042010,	0.671465981678355030,	0.671428929070002730,	0.671391874783078490,	0.671354818817674560,	
+0.671317761173883530,	0.671280701851797890,	0.671243640851510670,	0.671206578173114470,	0.671169513816701420,	0.671132447782364920,	0.671095380070197310,	0.671058310680291310,	
+0.671021239612739070,	0.670984166867634180,	0.670947092445068890,	0.670910016345135810,	0.670872938567927400,	0.670835859113536940,	0.670798777982056780,	0.670761695173579750,	
+0.670724610688198110,	0.670687524526005330,	0.670650436687093680,	0.670613347171555960,	0.670576255979484560,	0.670539163110972840,	0.670502068566113160,	0.670464972344998470,	
+0.670427874447720900,	0.670390774874373930,	0.670353673625050050,	0.670316570699841740,	0.670279466098842260,	0.670242359822144080,	0.670205251869840040,	0.670168142242022590,	
+0.670131030938785120,	0.670093917960220000,	0.670056803306420150,	0.670019686977477820,	0.669982568973486740,	0.669945449294539250,	0.669908327940728080,	0.669871204912145800,	
+0.669834080208885800,	0.669796953831040650,	0.669759825778703080,	0.669722696051965550,	0.669685564650921660,	0.669648431575663890,	0.669611296826284730,	0.669574160402877540,	
+0.669537022305535130,	0.669499882534350000,	0.669462741089414950,	0.669425597970823350,	0.669388453178667690,	0.669351306713040990,	0.669314158574035640,	0.669277008761745230,	
+0.669239857276262230,	0.669202704117679680,	0.669165549286090070,	0.669128392781586760,	0.669091234604262670,	0.669054074754210410,	0.669016913231522570,	0.668979750036292840,	
+0.668942585168613710,	0.668905418628577770,	0.668868250416278620,	0.668831080531808840,	0.668793908975261480,	0.668756735746728890,	0.668719560846304790,	0.668682384274081890,	
+0.668645206030152870,	0.668608026114610680,	0.668570844527548670,	0.668533661269059550,	0.668496476339236260,	0.668459289738171480,	0.668422101465958820,	0.668384911522690860,	
+0.668347719908460650,	0.668310526623360770,	0.668273331667484930,	0.668236135040925830,	0.668198936743775950,	0.668161736776129110,	0.668124535138077900,	0.668087331829715360,	
+0.668050126851134190,	0.668012920202428080,	0.667975711883689540,	0.667938501895011800,	0.667901290236487480,	0.667864076908210260,	0.667826861910272850,	0.667789645242768290,	
+0.667752426905789290,	0.667715206899429540,	0.667677985223781740,	0.667640761878939060,	0.667603536864994070,	0.667566310182040600,	0.667529081830171340,	0.667491851809479340,	
+0.667454620120057520,	0.667417386761999350,	0.667380151735397660,	0.667342915040345370,	0.667305676676936080,	0.667268436645262700,	0.667231194945418160,	0.667193951577495280,	
+0.667156706541587870,	0.667119459837788640,	0.667082211466190840,	0.667044961426887180,	0.667007709719971360,	0.666970456345536310,	0.666933201303675170,	0.666895944594480650,	
+0.666858686218046560,	0.666821426174465830,	0.666784164463831490,	0.666746901086236470,	0.666709636041774470,	0.666672369330538420,	0.666635100952621020,	0.666597830908116310,	
+0.666560559197116990,	0.666523285819716320,	0.666486010776007000,	0.666448734066083070,	0.666411455690037240,	0.666374175647962750,	0.666336893939952550,	0.666299610566100430,	
+0.666262325526499330,	0.666225038821242400,	0.666187750450422560,	0.666150460414133620,	0.666113168712468510,	0.666075875345520490,	0.666038580313382480,	0.666001283616148300,	
+0.665963985253910980,	0.665926685226763350,	0.665889383534799320,	0.665852080178111820,	0.665814775156794210,	0.665777468470939220,	0.665740160120640970,	0.665702850105992280,	
+0.665665538427086420,	0.665628225084016420,	0.665590910076876210,	0.665553593405758810,	0.665516275070757280,	0.665478955071964750,	0.665441633409475260,	0.665404310083381630,	
+0.665366985093777230,	0.665329658440754980,	0.665292330124408910,	0.665255000144832080,	0.665217668502117830,	0.665180335196358890,	0.665143000227649610,	0.665105663596082700,	
+0.665068325301751420,	0.665030985344749580,	0.664993643725170220,	0.664956300443106940,	0.664918955498652430,	0.664881608891900840,	0.664844260622945330,	0.664806910691879140,	
+0.664769559098795320,	0.664732205843787890,	0.664694850926950020,	0.664657494348374960,	0.664620136108155850,	0.664582776206386840,	0.664545414643160750,	0.664508051418571170,	
+0.664470686532711130,	0.664433319985674790,	0.664395951777555060,	0.664358581908445100,	0.664321210378439050,	0.664283837187629960,	0.664246462336111290,	0.664209085823976090,	
+0.664171707651318610,	0.664134327818231780,	0.664096946324809200,	0.664059563171143900,	0.664022178357329910,	0.663984791883460600,	0.663947403749629240,	0.663910013955929080,	
+0.663872622502454270,	0.663835229389297840,	0.663797834616553280,	0.663760438184313850,	0.663723040092673690,	0.663685640341725950,	0.663648238931563660,	0.663610835862281200,	
+0.663573431133971710,	0.663536024746728570,	0.663498616700645030,	0.663461206995815230,	0.663423795632332450,	0.663386382610290260,	0.663348967929781710,	0.663311551590901050,	
+0.663274133593741540,	0.663236713938396670,	0.663199292624959800,	0.663161869653524970,	0.663124445024185330,	0.663087018737034790,	0.663049590792166190,	0.663012161189674100,	
+0.662974729929651450,	0.662937297012191730,	0.662899862437389080,	0.662862426205336860,	0.662824988316128460,	0.662787548769857350,	0.662750107566617560,	0.662712664706502700,	
+0.662675220189606010,	0.662637774016020980,	0.662600326185841860,	0.662562876699162030,	0.662525425556074850,	0.662487972756673820,	0.662450518301053280,	0.662413062189306290,	
+0.662375604421526760,	0.662338144997807850,	0.662300683918243930,	0.662263221182928240,	0.662225756791954610,	0.662188290745416190,	0.662150823043407330,	0.662113353686021420,	
+0.662075882673351820,	0.662038410005492910,	0.662000935682537930,	0.661963459704580590,	0.661925982071714270,	0.661888502784033330,	0.661851021841631140,	0.661813539244601400,	
+0.661776054993037490,	0.661738569087033770,	0.661701081526683610,	0.661663592312080720,	0.661626101443318570,	0.661588608920491540,	0.661551114743692880,	0.661513618913016520,	
+0.661476121428555720,	0.661438622290404950,	0.661401121498657710,	0.661363619053407240,	0.661326114954748020,	0.661288609202773660,	0.661251101797577730,	0.661213592739253620,	
+0.661176082027895910,	0.661138569663597960,	0.661101055646453720,	0.661063539976556420,	0.661026022654000570,	0.660988503678879740,	0.660950983051287630,	0.660913460771317630,	
+0.660875936839064430,	0.660838411254621390,	0.660800884018082240,	0.660763355129540650,	0.660725824589090900,	0.660688292396826580,	0.660650758552841280,	0.660613223057229360,	
+0.660575685910084420,	0.660538147111500270,	0.660500606661570400,	0.660463064560389390,	0.660425520808050610,	0.660387975404648110,	0.660350428350275350,	0.660312879645026830,	
+0.660275329288996130,	0.660237777282277060,	0.660200223624963220,	0.660162668317149200,	0.660125111358928480,	0.660087552750394990,	0.660049992491642310,	0.660012430582764930,	
+0.659974867023856550,	0.659937301815010980,	0.659899734956321820,	0.659862166447883540,	0.659824596289789960,	0.659787024482134550,	0.659749451025011920,	0.659711875918515540,	
+0.659674299162739560,	0.659636720757777570,	0.659599140703724050,	0.659561559000672700,	0.659523975648717450,	0.659486390647951890,	0.659448803998470720,	0.659411215700367540,	
+0.659373625753736260,	0.659336034158670590,	0.659298440915265240,	0.659260846023613790,	0.659223249483810170,	0.659185651295948080,	0.659148051460122230,	0.659110449976426320,	
+0.659072846844953820,	0.659035242065799660,	0.658997635639057330,	0.658960027564820860,	0.658922417843184060,	0.658884806474241520,	0.658847193458086950,	0.658809578794814500,	
+0.658771962484517640,	0.658734344527291290,	0.658696724923229060,	0.658659103672424970,	0.658621480774972850,	0.658583856230967380,	0.658546230040502170,	0.658508602203671470,	
+0.658470972720568870,	0.658433341591289190,	0.658395708815926240,	0.658358074394573610,	0.658320438327326120,	0.658282800614277570,	0.658245161255522020,	0.658207520251153140,	
+0.658169877601265880,	0.658132233305953940,	0.658094587365311350,	0.658056939779432030,	0.658019290548410680,	0.657981639672341020,	0.657943987151317410,	0.657906332985433330,	
+0.657868677174783920,	0.657831019719462670,	0.657793360619563950,	0.657755699875181450,	0.657718037486410110,	0.657680373453343630,	0.657642707776075920,	0.657605040454701690,	
+0.657567371489314880,	0.657529700880009730,	0.657492028626879940,	0.657454354730020450,	0.657416679189524960,	0.657379002005487820,	0.657341323178002870,	0.657303642707165010,	
+0.657265960593067970,	0.657228276835805980,	0.657190591435473090,	0.657152904392163890,	0.657115215705972530,	0.657077525376993150,	0.657039833405319570,	0.657002139791046820,	
+0.656964444534268610,	0.656926747635079410,	0.656889049093572930,	0.656851348909844200,	0.656813647083987040,	0.656775943616095480,	0.656738238506264340,	0.656700531754587650,	
+0.656662823361159660,	0.656625113326074210,	0.656587401649426420,	0.656549688331310000,	0.656511973371819440,	0.656474256771048540,	0.656436538529092340,	0.656398818646044880,	
+0.656361097122000300,	0.656323373957052650,	0.656285649151296950,	0.656247922704827120,	0.656210194617737440,	0.656172464890121930,	0.656134733522075630,	0.656097000513692460,	
+0.656059265865066470,	0.656021529576292670,	0.655983791647465010,	0.655946052078677950,	0.655908310870025320,	0.655870568021602370,	0.655832823533502920,	0.655795077405821440,	
+0.655757329638651850,	0.655719580232089320,	0.655681829186227860,	0.655644076501161850,	0.655606322176985330,	0.655568566213793220,	0.655530808611679780,	0.655493049370739380,	
+0.655455288491065930,	0.655417525972754600,	0.655379761815899520,	0.655341996020594620,	0.655304228586935040,	0.655266459515014940,	0.655228688804928790,	0.655190916456770410,	
+0.655153142470635160,	0.655115366846617090,	0.655077589584810550,	0.655039810685309700,	0.655002030148209680,	0.654964247973604640,	0.654926464161588840,	0.654888678712256640,	
+0.654850891625703090,	0.654813102902022210,	0.654775312541308720,	0.654737520543656530,	0.654699726909160900,	0.654661931637915860,	0.654624134730016130,	0.654586336185555620,	
+0.654548536004629700,	0.654510734187332410,	0.654472930733757900,	0.654435125644001410,	0.654397318918157110,	0.654359510556319580,	0.654321700558582850,	0.654283888925042300,	
+0.654246075655791960,	0.654208260750926420,	0.654170444210539940,	0.654132626034727660,	0.654094806223583850,	0.654056984777202980,	0.654019161695679310,	0.653981336979108100,	
+0.653943510627583490,	0.653905682641200190,	0.653867853020052240,	0.653830021764235100,	0.653792188873842830,	0.653754354348969780,	0.653716518189711220,	0.653678680396161280,	
+0.653640840968414680,	0.653602999906565670,	0.653565157210709510,	0.653527312880940460,	0.653489466917352990,	0.653451619320041700,	0.653413770089101620,	0.653375919224627120,	
+0.653338066726712800,	0.653300212595453010,	0.653262356830943030,	0.653224499433277090,	0.653186640402549920,	0.653148779738855880,	0.653110917442290220,	0.653073053512947200,	
+0.653035187950921300,	0.652997320756307680,	0.652959451929200800,	0.652921581469695260,	0.652883709377885420,	0.652845835653866670,	0.652807960297733360,	0.652770083309580080,	
+0.652732204689501330,	0.652694324437592450,	0.652656442553947610,	0.652618559038661730,	0.652580673891829170,	0.652542787113545190,	0.652504898703904270,	0.652467008663001110,	
+0.652429116990930090,	0.652391223687786680,	0.652353328753665140,	0.652315432188659950,	0.652277533992866480,	0.652239634166379200,	0.652201732709292830,	0.652163829621701830,	
+0.652125924903701580,	0.652088018555386450,	0.652050110576851360,	0.652012200968190570,	0.651974289729499670,	0.651936376860873130,	0.651898462362405560,	0.651860546234191430,	
+0.651822628476326440,	0.651784709088904730,	0.651746788072021350,	0.651708865425770560,	0.651670941150248040,	0.651633015245548060,	0.651595087711765660,	0.651557158548995100,	
+0.651519227757332060,	0.651481295336870940,	0.651443361287706190,	0.651405425609933420,	0.651367488303647100,	0.651329549368942050,	0.651291608805912750,	0.651253666614654780,	
+0.651215722795262630,	0.651177777347831220,	0.651139830272455030,	0.651101881569229550,	0.651063931238249460,	0.651025979279609480,	0.650988025693404190,	0.650950070479729190,	
+0.650912113638679070,	0.650874155170348630,	0.650836195074832480,	0.650798233352226090,	0.650760270002624150,	0.650722305026121270,	0.650684338422812920,	0.650646370192793700,	
+0.650608400336158630,	0.650570428853002090,	0.650532455743420000,	0.650494481007506620,	0.650456504645357090,	0.650418526657066010,	0.650380547042728850,	0.650342565802440430,	
+0.650304582936295450,	0.650266598444388830,	0.650228612326815950,	0.650190624583671610,	0.650152635215050620,	0.650114644221047810,	0.650076651601758650,	0.650038657357277950,	
+0.650000661487700190,	0.649962663993121080,	0.649924664873635430,	0.649886664129338040,	0.649848661760323630,	0.649810657766688000,	0.649772652148525640,	0.649734644905931690,	
+0.649696636039000740,	0.649658625547828610,	0.649620613432509870,	0.649582599693139580,	0.649544584329812550,	0.649506567342624240,	0.649468548731669590,	0.649430528497043640,	
+0.649392506638840960,	0.649354483157157380,	0.649316458052087600,	0.649278431323726530,	0.649240402972169230,	0.649202372997511160,	0.649164341399847240,	0.649126308179272080,	
+0.649088273335881480,	0.649050236869770150,	0.649012198781033330,	0.648974159069765630,	0.648936117736062860,	0.648898074780019820,	0.648860030201731550,	0.648821984001292870,	
+0.648783936178799590,	0.648745886734346520,	0.648707835668028700,	0.648669782979940930,	0.648631728670179040,	0.648593672738837830,	0.648555615186012460,	0.648517556011797720,	
+0.648479495216289340,	0.648441432799582330,	0.648403368761771400,	0.648365303102952370,	0.648327235823220050,	0.648289166922669580,	0.648251096401396000,	0.648213024259494900,	
+0.648174950497061310,	0.648136875114190270,	0.648098798110976810,	0.648060719487516650,	0.648022639243904690,	0.647984557380236080,	0.647946473896605760,	0.647908388793109640,	
+0.647870302069842530,	0.647832213726899590,	0.647794123764375840,	0.647756032182367210,	0.647717938980968410,	0.647679844160274350,	0.647641747720381080,	0.647603649661383510,	
+0.647565549983376790,	0.647527448686455840,	0.647489345770716600,	0.647451241236253970,	0.647413135083163230,	0.647375027311539400,	0.647336917921478290,	0.647298806913074840,	
+0.647260694286424410,	0.647222580041621920,	0.647184464178763300,	0.647146346697943580,	0.647108227599257900,	0.647070106882801310,	0.647031984548669840,	0.646993860596958400,	
+0.646955735027762050,	0.646917607841176580,	0.646879479037297140,	0.646841348616219000,	0.646803216578037190,	0.646765082922847620,	0.646726947650745340,	0.646688810761825720,	
+0.646650672256183780,	0.646612532133915340,	0.646574390395115770,	0.646536247039880110,	0.646498102068303490,	0.646459955480481960,	0.646421807276510550,	0.646383657456484630,	
+0.646345506020499230,	0.646307352968650490,	0.646269198301033240,	0.646231042017743060,	0.646192884118874880,	0.646154724604524830,	0.646116563474788070,	0.646078400729759420,	
+0.646040236369535230,	0.646002070394210430,	0.645963902803880390,	0.645925733598640250,	0.645887562778586170,	0.645849390343813170,	0.645811216294416730,	0.645773040630491790,	
+0.645734863352134700,	0.645696684459440400,	0.645658503952504460,	0.645620321831421820,	0.645582138096288840,	0.645543952747200440,	0.645505765784252120,	0.645467577207539110,	
+0.645429387017157460,	0.645391195213202320,	0.645353001795768930,	0.645314806764953340,	0.645276610120850690,	0.645238411863556570,	0.645200211993166130,	0.645162010509775400,	
+0.645123807413479630,	0.645085602704374430,	0.645047396382554820,	0.645009188448117170,	0.644970978901156400,	0.644932767741768220,	0.644894554970047880,	0.644856340586091430,	
+0.644818124589994100,	0.644779906981851390,	0.644741687761758660,	0.644703466929812060,	0.644665244486106850,	0.644627020430738050,	0.644588794763802150,	0.644550567485394190,	
+0.644512338595609860,	0.644474108094544420,	0.644435875982293900,	0.644397642258953800,	0.644359406924619460,	0.644321169979386380,	0.644282931423350690,	0.644244691256607660,	
+0.644206449479252980,	0.644168206091381700,	0.644129961093090400,	0.644091714484474000,	0.644053466265628430,	0.644015216436648830,	0.643976964997631570,	0.643938711948671920,	
+0.643900457289865450,	0.643862201021307420,	0.643823943143094320,	0.643785683655321410,	0.643747422558083810,	0.643709159851478140,	0.643670895535599420,	0.643632629610543570,	
+0.643594362076405750,	0.643556092933282420,	0.643517822181268850,	0.643479549820460740,	0.643441275850953340,	0.643403000272843140,	0.643364723086225390,	0.643326444291195900,	
+0.643288163887849930,	0.643249881876283850,	0.643211598256593130,	0.643173313028873370,	0.643135026193220050,	0.643096737749729530,	0.643058447698497070,	0.643020156039618150,	
+0.642981862773189250,	0.642943567899305620,	0.642905271418063080,	0.642866973329557110,	0.642828673633883960,	0.642790372331139110,	0.642752069421418380,	0.642713764904817130,	
+0.642675458781431840,	0.642637151051357880,	0.642598841714691060,	0.642560530771526750,	0.642522218221961430,	0.642483904066090680,	0.642445588304010110,	0.642407270935815180,	
+0.642368951961602490,	0.642330631381467290,	0.642292309195505280,	0.642253985403812840,	0.642215660006485440,	0.642177333003618900,	0.642139004395308580,	0.642100674181651180,	
+0.642062342362742070,	0.642024008938677060,	0.641985673909551750,	0.641947337275462600,	0.641908999036505110,	0.641870659192775080,	0.641832317744368110,	0.641793974691380660,	
+0.641755630033908340,	0.641717283772046840,	0.641678935905891870,	0.641640586435539890,	0.641602235361086400,	0.641563882682627320,	0.641525528400258230,	0.641487172514075610,	
+0.641448815024175060,	0.641410455930652160,	0.641372095233603500,	0.641333732933124570,	0.641295369029311280,	0.641257003522259340,	0.641218636412065110,	0.641180267698824300,	
+0.641141897382632830,	0.641103525463586290,	0.641065151941781370,	0.641026776817313460,	0.640988400090278580,	0.640950021760772430,	0.640911641828891600,	0.640873260294731570,	
+0.640834877158388380,	0.640796492419957730,	0.640758106079536200,	0.640719718137219400,	0.640681328593102890,	0.640642937447283400,	0.640604544699856620,	0.640566150350918460,	
+0.640527754400564640,	0.640489356848891740,	0.640450957695995470,	0.640412556941971740,	0.640374154586916270,	0.640335750630925850,	0.640297345074095970,	0.640258937916522770,	
+0.640220529158301850,	0.640182118799530020,	0.640143706840302860,	0.640105293280716410,	0.640066878120866380,	0.640028461360849450,	0.639990043000761450,	0.639951623040697970,	
+0.639913201480755810,	0.639874778321030570,	0.639836353561618500,	0.639797927202615080,	0.639759499244117350,	0.639721069686220670,	0.639682638529021410,	0.639644205772615270,	
+0.639605771417098850,	0.639567335462568050,	0.639528897909118930,	0.639490458756847180,	0.639452018005849720,	0.639413575656222140,	0.639375131708060600,	0.639336686161460890,	
+0.639298239016519830,	0.639259790273333240,	0.639221339931996700,	0.639182887992607250,	0.639144434455260590,	0.639105979320052750,	0.639067522587079660,	0.639029064256438240,	
+0.638990604328223970,	0.638952142802533320,	0.638913679679461890,	0.638875214959106600,	0.638836748641563370,	0.638798280726928120,	0.638759811215296900,	0.638721340106766510,	
+0.638682867401432760,	0.638644393099391920,	0.638605917200739670,	0.638567439705572950,	0.638528960613987670,	0.638490479926079990,	0.638451997641945710,	0.638413513761681870,	
+0.638375028285384170,	0.638336541213148530,	0.638298052545071990,	0.638259562281250250,	0.638221070421779670,	0.638182576966755950,	0.638144081916276250,	0.638105585270436260,	
+0.638067087029332350,	0.638028587193060440,	0.637990085761717340,	0.637951582735398980,	0.637913078114201730,	0.637874571898221390,	0.637836064087555000,	0.637797554682298480,	
+0.637759043682547990,	0.637720531088399660,	0.637682016899950190,	0.637643501117295840,	0.637604983740532320,	0.637566464769756650,	0.637527944205064870,	0.637489422046553230,	
+0.637450898294317670,	0.637412372948455210,	0.637373846009061880,	0.637335317476233840,	0.637296787350067230,	0.637258255630658970,	0.637219722318105090,	0.637181187412501850,	
+0.637142650913945290,	0.637104112822532540,	0.637065573138359430,	0.637027031861522430,	0.636988488992117460,	0.636949944530241670,	0.636911398475990990,	0.636872850829461430,	
+0.636834301590750160,	0.636795750759953090,	0.636757198337166710,	0.636718644322486930,	0.636680088716010890,	0.636641531517834650,	0.636602972728054550,	0.636564412346766640,	
+0.636525850374068170,	0.636487286810054950,	0.636448721654823580,	0.636410154908470080,	0.636371586571091500,	0.636333016642783970,	0.636294445123643860,	0.636255872013767320,	
+0.636217297313251380,	0.636178721022192310,	0.636140143140686340,	0.636101563668829750,	0.636062982606719560,	0.636024399954451920,	0.635985815712122870,	0.635947229879829660,	
+0.635908642457668430,	0.635870053445735550,	0.635831462844127280,	0.635792870652940540,	0.635754276872271710,	0.635715681502217240,	0.635677084542873190,	0.635638485994336700,	
+0.635599885856704020,	0.635561284130071740,	0.635522680814535780,	0.635484075910193510,	0.635445469417140970,	0.635406861335474860,	0.635368251665291210,	0.635329640406687270,	
+0.635291027559759300,	0.635252413124603340,	0.635213797101316760,	0.635175179489995580,	0.635136560290736510,	0.635097939503635690,	0.635059317128790380,	0.635020693166296830,	
+0.634982067616251420,	0.634943440478750620,	0.634904811753891460,	0.634866181441770430,	0.634827549542483770,	0.634788916056127970,	0.634750280982800170,	0.634711644322596750,	
+0.634673006075614170,	0.634634366241948800,	0.634595724821697790,	0.634557081814957400,	0.634518437221824110,	0.634479791042394940,	0.634441143276766370,	0.634402493925035000,	
+0.634363842987296980,	0.634325190463649660,	0.634286536354189410,	0.634247880659012830,	0.634209223378216170,	0.634170564511896790,	0.634131904060150960,	0.634093242023075490,	
+0.634054578400766510,	0.634015913193321400,	0.633977246400836520,	0.633938578023408580,	0.633899908061133830,	0.633861236514109640,	0.633822563382432370,	0.633783888666198280,	
+0.633745212365504850,	0.633706534480448450,	0.633667855011125660,	0.633629173957632850,	0.633590491320067510,	0.633551807098525990,	0.633513121293104890,	0.633474433903900680,	
+0.633435744931010620,	0.633397054374531310,	0.633358362234559320,	0.633319668511191040,	0.633280973204524030,	0.633242276314654570,	0.633203577841679350,	0.633164877785694860,	
+0.633126176146798560,	0.633087472925086820,	0.633048768120656360,	0.633010061733603640,	0.632971353764026130,	0.632932644212020220,	0.632893933077682380,	0.632855220361109970,	
+0.632816506062399590,	0.632777790181648040,	0.632739072718951470,	0.632700353674407690,	0.632661633048112960,	0.632622910840164200,	0.632584187050657780,	0.632545461679691280,	
+0.632506734727361080,	0.632468006193764090,	0.632429276078996680,	0.632390544383156450,	0.632351811106339870,	0.632313076248643750,	0.632274339810164680,	0.632235601791000020,	
+0.632196862191246380,	0.632158121011000220,	0.632119378250359130,	0.632080633909419490,	0.632041887988278430,	0.632003140487032210,	0.631964391405778540,	0.631925640744613770,	
+0.631886888503635060,	0.631848134682938660,	0.631809379282622260,	0.631770622302782470,	0.631731863743516200,	0.631693103604919810,	0.631654341887091020,	0.631615578590126400,	
+0.631576813714122890,	0.631538047259176950,	0.631499279225386180,	0.631460509612847280,	0.631421738421656720,	0.631382965651912210,	0.631344191303710220,	0.631305415377147790,	
+0.631266637872321510,	0.631227858789328970,	0.631189078128266750,	0.631150295889231770,	0.631111512072320860,	0.631072726677631370,	0.631033939705260230,	0.630995151155304130,	
+0.630956361027859790,	0.630917569323024900,	0.630878776040896150,	0.630839981181570360,	0.630801184745144350,	0.630762386731715700,	0.630723587141381100,	0.630684785974237490,	
+0.630645983230381680,	0.630607178909911140,	0.630568373012922680,	0.630529565539513000,	0.630490756489779700,	0.630451945863819470,	0.630413133661729460,	0.630374319883606260,	
+0.630335504529547560,	0.630296687599650070,	0.630257869094010940,	0.630219049012726740,	0.630180227355895290,	0.630141404123613300,	0.630102579315977680,	0.630063752933085360,	
+0.630024924975034040,	0.629986095441920410,	0.629947264333841410,	0.629908431650894050,	0.629869597393175830,	0.629830761560783770,	0.629791924153814350,	0.629753085172365500,	
+0.629714244616533910,	0.629675402486416740,	0.629636558782110670,	0.629597713503713630,	0.629558866651322210,	0.629520018225033670,	0.629481168224944710,	0.629442316651153240,	
+0.629403463503755980,	0.629364608782850050,	0.629325752488532180,	0.629286894620900370,	0.629248035180051240,	0.629209174166082020,	0.629170311579089650,	0.629131447419171710,	
+0.629092581686425230,	0.629053714380946930,	0.629014845502834600,	0.628975975052185280,	0.628937103029096000,	0.628898229433663580,	0.628859354265985940,	0.628820477526159880,	
+0.628781599214282670,	0.628742719330451120,	0.628703837874763140,	0.628664954847315550,	0.628626070248205600,	0.628587184077530110,	0.628548296335387000,	0.628509407021873080,	
+0.628470516137085710,	0.628431623681121710,	0.628392729654079000,	0.628353834056054380,	0.628314936887144900,	0.628276038147448480,	0.628237137837061920,	0.628198235956082480,	
+0.628159332504607090,	0.628120427482733780,	0.628081520890559350,	0.628042612728181180,	0.628003702995696080,	0.627964791693202070,	0.627925878820796090,	0.627886964378575390,	
+0.627848048366636990,	0.627809130785078830,	0.627770211633997710,	0.627731290913491220,	0.627692368623656070,	0.627653444764590400,	0.627614519336391010,	0.627575592339155390,	
+0.627536663772980450,	0.627497733637964240,	0.627458801934203670,	0.627419868661795670,	0.627380933820838370,	0.627341997411428820,	0.627303059433664270,	0.627264119887641640,	
+0.627225178773459070,	0.627186236091213600,	0.627147291841002490,	0.627108346022922870,	0.627069398637072670,	0.627030449683549040,	0.626991499162449230,	0.626952547073870380,	
+0.626913593417910420,	0.626874638194666600,	0.626835681404236070,	0.626796723046716080,	0.626757763122204550,	0.626718801630798630,	0.626679838572595350,	0.626640873947692860,	
+0.626601907756188180,	0.626562939998178690,	0.626523970673761530,	0.626484999783034850,	0.626446027326095670,	0.626407053303041360,	0.626368077713969070,	0.626329100558976950,	
+0.626290121838162020,	0.626251141551621870,	0.626212159699453430,	0.626173176281755060,	0.626134191298623690,	0.626095204750156790,	0.626056216636451610,	0.626017226957606200,	
+0.625978235713717690,	0.625939242904883340,	0.625900248531201080,	0.625861252592768370,	0.625822255089682480,	0.625783256022040550,	0.625744255389940830,	0.625705253193480470,	
+0.625666249432757060,	0.625627244107867630,	0.625588237218910330,	0.625549228765982620,	0.625510218749181670,	0.625471207168604940,	0.625432194024350570,	0.625393179316515610,	
+0.625354163045197750,	0.625315145210494140,	0.625276125812503030,	0.625237104851321560,	0.625198082327047320,	0.625159058239777580,	0.625120032589610460,	0.625081005376643350,	
+0.625041976600973380,	0.625002946262698810,	0.624963914361916780,	0.624924880898725110,	0.624885845873220820,	0.624846809285502180,	0.624807771135666660,	0.624768731423811620,	
+0.624729690150034430,	0.624690647314433360,	0.624651602917105640,	0.624612556958148990,	0.624573509437660550,	0.624534460355738670,	0.624495409712480740,	0.624456357507984120,	
+0.624417303742346390,	0.624378248415665690,	0.624339191528039410,	0.624300133079564780,	0.624261073070340180,	0.624222011500462860,	0.624182948370030520,	0.624143883679140530,	
+0.624104817427891030,	0.624065749616379620,	0.624026680244703760,	0.623987609312960930,	0.623948536821249400,	0.623909462769666520,	0.623870387158310000,	0.623831309987277090,	
+0.623792231256666270,	0.623753150966574910,	0.623714069117100700,	0.623674985708340900,	0.623635900740394100,	0.623596814213357440,	0.623557726127328400,	0.623518636482405460,	
+0.623479545278685880,	0.623440452516267450,	0.623401358195247560,	0.623362262315724560,	0.623323164877795930,	0.623284065881559490,	0.623244965327112380,	0.623205863214553290,	
+0.623166759543979490,	0.623127654315488890,	0.623088547529178750,	0.623049439185147550,	0.623010329283492760,	0.622971217824312200,	0.622932104807703220,	0.622892990233764320,	
+0.622853874102592960,	0.622814756414286630,	0.622775637168943690,	0.622736516366661610,	0.622697394007538320,	0.622658270091671180,	0.622619144619158680,	0.622580017590098290,	
+0.622540889004587930,	0.622501758862724960,	0.622462627164607980,	0.622423493910334360,	0.622384359100002120,	0.622345222733708510,	0.622306084811552250,	0.622266945333630810,	
+0.622227804300041990,	0.622188661710883270,	0.622149517566253250,	0.622110371866249400,	0.622071224610969750,	0.622032075800511560,	0.621992925434973640,	0.621953773514453360,	
+0.621914620039048180,	0.621875465008856930,	0.621836308423977080,	0.621797150284506330,	0.621757990590542380,	0.621718829342183810,	0.621679666539528220,	0.621640502182673420,	
+0.621601336271716990,	0.621562168806757630,	0.621522999787892830,	0.621483829215220500,	0.621444657088838230,	0.621405483408844720,	0.621366308175337560,	0.621327131388414560,	
+0.621287953048173300,	0.621248773154712610,	0.621209591708129950,	0.621170408708523030,	0.621131224155990310,	0.621092038050629620,	0.621052850392538770,	0.621013661181815560,	
+0.620974470418558470,	0.620935278102865200,	0.620896084234833780,	0.620856888814561690,	0.620817691842147860,	0.620778493317689750,	0.620739293241285410,	0.620700091613032410,	
+0.620660888433029690,	0.620621683701374600,	0.620582477418165410,	0.620543269583499590,	0.620504060197475950,	0.620464849260192190,	0.620425636771746000,	0.620386422732235990,	
+0.620347207141759950,	0.620307990000415920,	0.620268771308301600,	0.620229551065515690,	0.620190329272155780,	0.620151105928320230,	0.620111881034106420,	0.620072654589613360,	
+0.620033426594938540,	0.619994197050180220,	0.619954965955436090,	0.619915733310804850,	0.619876499116384320,	0.619837263372272520,	0.619798026078567150,	0.619758787235367150,	
+0.619719546842770200,	0.619680304900874330,	0.619641061409777370,	0.619601816369578120,	0.619562569780374270,	0.619523321642263650,	0.619484071955345160,	0.619444820719716400,	
+0.619405567935475630,	0.619366313602720540,	0.619327057721550060,	0.619287800292061990,	0.619248541314354360,	0.619209280788525000,	0.619170018714672810,	0.619130755092895610,	
+0.619091489923291550,	0.619052223205958320,	0.619012954940994950,	0.618973685128499150,	0.618934413768569170,	0.618895140861302820,	0.618855866406798900,	0.618816590405155350,	
+0.618777312856469970,	0.618738033760841690,	0.618698753118368310,	0.618659470929148080,	0.618620187193278710,	0.618580901910859350,	0.618541615081987680,	0.618502326706761970,	
+0.618463036785280140,	0.618423745317640990,	0.618384452303942460,	0.618345157744282890,	0.618305861638760000,	0.618266563987472930,	0.618227264790519370,	0.618187964047997580,	
+0.618148661760005600,	0.618109357926642340,	0.618070052548005620,	0.618030745624193470,	0.617991437155304800,	0.617952127141437550,	0.617912815582689960,	0.617873502479159950,	
+0.617834187830946570,	0.617794871638147720,	0.617755553900861680,	0.617716234619186460,	0.617676913793220870,	0.617637591423063180,	0.617598267508811420,	0.617558942050563610,	
+0.617519615048418790,	0.617480286502475000,	0.617440956412830480,	0.617401624779583160,	0.617362291602832180,	0.617322956882675470,	0.617283620619210940,	0.617244282812537850,	
+0.617204943462753900,	0.617165602569957670,	0.617126260134247100,	0.617086916155721200,	0.617047570634478020,	0.617008223570615910,	0.616968874964232920,	0.616929524815428070,	
+0.616890173124299390,	0.616850819890945370,	0.616811465115463810,	0.616772108797954080,	0.616732750938513980,	0.616693391537242010,	0.616654030594236290,	0.616614668109595750,	
+0.616575304083418540,	0.616535938515803130,	0.616496571406847440,	0.616457202756650720,	0.616417832565311020,	0.616378460832926360,	0.616339087559595990,	0.616299712745417730,	
+0.616260336390490380,	0.616220958494911650,	0.616181579058781010,	0.616142198082196390,	0.616102815565256260,	0.616063431508058650,	0.616024045910702920,	0.615984658773287120,	
+0.615945270095909600,	0.615905879878668520,	0.615866488121663220,	0.615827094824991540,	0.615787699988752270,	0.615748303613043340,	0.615708905697963990,	0.615669506243612390,	
+0.615630105250086660,	0.615590702717485950,	0.615551298645908630,	0.615511893035452950,	0.615472485886217170,	0.615433077198300650,	0.615393666971801310,	0.615354255206817860,	
+0.615314841903448430,	0.615275427061792280,	0.615236010681947550,	0.615196592764012730,	0.615157173308086060,	0.615117752314266910,	0.615078329782653310,	0.615038905713343960,	
+0.614999480106436900,	0.614960052962031490,	0.614920624280226090,	0.614881194061118630,	0.614841762304808580,	0.614802329011394090,	0.614762894180973850,	0.614723457813646010,	
+0.614684019909509830,	0.614644580468663660,	0.614605139491205990,	0.614565696977235180,	0.614526252926850370,	0.614486807340150040,	0.614447360217232670,	0.614407911558196520,	
+0.614368461363140940,	0.614329009632164190,	0.614289556365364970,	0.614250101562841430,	0.614210645224693040,	0.614171187351018060,	0.614131727941915060,	0.614092266997482430,	
+0.614052804517819520,	0.614013340503024470,	0.613973874953195890,	0.613934407868432790,	0.613894939248833760,	0.613855469094497400,	0.613815997405522060,	0.613776524182007010,	
+0.613737049424050610,	0.613697573131751660,	0.613658095305208430,	0.613618615944520270,	0.613579135049785560,	0.613539652621102990,	0.613500168658571040,	0.613460683162288970,	
+0.613421196132355240,	0.613381707568868450,	0.613342217471926960,	0.613302725841630480,	0.613263232678077030,	0.613223737981365200,	0.613184241751594360,	0.613144743988862980,	
+0.613105244693269660,	0.613065743864912970,	0.613026241503892180,	0.612986737610305750,	0.612947232184252620,	0.612907725225830920,	0.612868216735140360,	0.612828706712279180,	
+0.612789195157346310,	0.612749682070440000,	0.612710167451659960,	0.612670651301104430,	0.612631133618872340,	0.612591614405061930,	0.612552093659772920,	0.612512571383103670,	
+0.612473047575152640,	0.612433522236019320,	0.612393995365802300,	0.612354466964600160,	0.612314937032511610,	0.612275405569636000,	0.612235872576071930,	0.612196338051918090,	
+0.612156801997273070,	0.612117264412236460,	0.612077725296906630,	0.612038184651382490,	0.611998642475762630,	0.611959098770146430,	0.611919553534632450,	0.611880006769319640,	
+0.611840458474306460,	0.611800908649692500,	0.611761357295576240,	0.611721804412056260,	0.611682249999232150,	0.611642694057202400,	0.611603136586065800,	0.611563577585921170,	
+0.611524017056867870,	0.611484454999004500,	0.611444891412429970,	0.611405326297242980,	0.611365759653542900,	0.611326191481428530,	0.611286621780998680,	0.611247050552351840,	
+0.611207477795587710,	0.611167903510804970,	0.611128327698102440,	0.611088750357578810,	0.611049171489333580,	0.611009591093465420,	0.610970009170073270,	0.610930425719255710,	
+0.610890840741112550,	0.610851254235742270,	0.610811666203243450,	0.610772076643715800,	0.610732485557258010,	0.610692892943969000,	0.610653298803947360,	0.610613703137292910,	
+0.610574105944104110,	0.610534507224480110,	0.610494906978519490,	0.610455305206321850,	0.610415701907986110,	0.610376097083610960,	0.610336490733295320,	0.610296882857138790,	
+0.610257273455240060,	0.610217662527698050,	0.610178050074611680,	0.610138436096080430,	0.610098820592203110,	0.610059203563078410,	0.610019585008806040,	0.609979964929484700,	
+0.609940343325213520,	0.609900720196091100,	0.609861095542217120,	0.609821469363690530,	0.609781841660610220,	0.609742212433074910,	0.609702581681184520,	0.609662949405037620,	
+0.609623315604733370,	0.609583680280370470,	0.609544043432048600,	0.609504405059866810,	0.609464765163923890,	0.609425123744318790,	0.609385480801151180,	0.609345836334519890,	
+0.609306190344523600,	0.609266542831262250,	0.609226893794834520,	0.609187243235339570,	0.609147591152876090,	0.609107937547544110,	0.609068282419442220,	0.609028625768669560,	
+0.608988967595325060,	0.608949307899508520,	0.608909646681318640,	0.608869983940854680,	0.608830319678215440,	0.608790653893500730,	0.608750986586809370,	0.608711317758240500,	
+0.608671647407893040,	0.608631975535866790,	0.608592302142260680,	0.608552627227173740,	0.608512950790704890,	0.608473272832954050,	0.608433593354019920,	0.608393912354001530,	
+0.608354229832998690,	0.608314545791110330,	0.608274860228435580,	0.608235173145073360,	0.608195484541123490,	0.608155794416684990,	0.608116102771856900,	0.608076409606738260,	
+0.608036714921428970,	0.607997018716027850,	0.607957320990634150,	0.607917621745346910,	0.607877920980265940,	0.607838218695490040,	0.607798514891118690,	0.607758809567250700,	
+0.607719102723986100,	0.607679394361423600,	0.607639684479662430,	0.607599973078802310,	0.607560260158942270,	0.607520545720181550,	0.607480829762619080,	0.607441112286355000,	
+0.607401393291488010,	0.607361672778117590,	0.607321950746342760,	0.607282227196263240,	0.607242502127978260,	0.607202775541586970,	0.607163047437188410,	0.607123317814882490,	
+0.607083586674768360,	0.607043854016945270,	0.607004119841512150,	0.606964384148569120,	0.606924646938215130,	0.606884908210549190,	0.606845167965671340,	0.606805426203680500,	
+0.606765682924676140,	0.606725938128757190,	0.606686191816023790,	0.606646443986574970,	0.606606694640509870,	0.606566943777927860,	0.606527191398928740,	0.606487437503611670,	
+0.606447682092076000,	0.606407925164420770,	0.606368166720746000,	0.606328406761150960,	0.606288645285734780,	0.606248882294596720,	0.606209117787836820,	0.606169351765553980,	
+0.606129584227847570,	0.606089815174817530,	0.606050044606562870,	0.606010272523183180,	0.605970498924777390,	0.605930723811445750,	0.605890947183287290,	0.605851169040401480,	
+0.605811389382887370,	0.605771608210845080,	0.605731825524373880,	0.605692041323573020,	0.605652255608541750,	0.605612468379380210,	0.605572679636187550,	0.605532889379063130,	
+0.605493097608106100,	0.605453304323416710,	0.605413509525094100,	0.605373713213237630,	0.605333915387946560,	0.605294116049321040,	0.605254315197460310,	0.605214512832463410,	
+0.605174708954430600,	0.605134903563460890,	0.605095096659654000,	0.605055288243109060,	0.605015478313926210,	0.604975666872204720,	0.604935853918043940,	0.604896039451543240,	
+0.604856223472802880,	0.604816405981921880,	0.604776586978999830,	0.604736766464135990,	0.604696944437430610,	0.604657120898982820,	0.604617295848892340,	0.604577469287258200,	
+0.604537641214180630,	0.604497811629759130,	0.604457980534092610,	0.604418147927281660,	0.604378313809425190,	0.604338478180622920,	0.604298641040974190,	0.604258802390579160,	
+0.604218962229537190,	0.604179120557947760,	0.604139277375910220,	0.604099432683524840,	0.604059586480890860,	0.604019738768107880,	0.603979889545275260,	0.603940038812493140,	
+0.603900186569861110,	0.603860332817478530,	0.603820477555444660,	0.603780620783860080,	0.603740762502823940,	0.603700902712435480,	0.603661041412795200,	0.603621178604002220,	
+0.603581314286156360,	0.603541448459356870,	0.603501581123704110,	0.603461712279297350,	0.603421841926236270,	0.603381970064620350,	0.603342096694549750,	0.603302221816124030,	
+0.603262345429442680,	0.603222467534605070,	0.603182588131711770,	0.603142707220861940,	0.603102824802155270,	0.603062940875691230,	0.603023055441570200,	0.602983168499891530,	
+0.602943280050754930,	0.602903390094259860,	0.602863498630506590,	0.602823605659594590,	0.602783711181623220,	0.602743815196692960,	0.602703917704903060,	0.602664018706353440,	
+0.602624118201143370,	0.602584216189373410,	0.602544312671142950,	0.602504407646551670,	0.602464501115698940,	0.602424593078685460,	0.602384683535610370,	0.602344772486573590,	
+0.602304859931674600,	0.602264945871013760,	0.602225030304690550,	0.602185113232804770,	0.602145194655455910,	0.602105274572744320,	0.602065352984769600,	0.602025429891631100,	
+0.601985505293429420,	0.601945579190264040,	0.601905651582234640,	0.601865722469440700,	0.601825791851982930,	0.601785859729960570,	0.601745926103473660,	0.601705990972621560,	
+0.601666054337504750,	0.601626116198222820,	0.601586176554875670,	0.601546235407562690,	0.601506292756384560,	0.601466348601440550,	0.601426402942830780,	0.601386455780654640,	
+0.601346507115012700,	0.601306556946004430,	0.601266605273729440,	0.601226652098288290,	0.601186697419780590,	0.601146741238306030,	0.601106783553964410,	0.601066824366856100,	
+0.601026863677080690,	0.600986901484738210,	0.600946937789928030,	0.600906972592750940,	0.600867005893306330,	0.600827037691694210,	0.600787067988014290,	0.600747096782366930,	
+0.600707124074851830,	0.600667149865568910,	0.600627174154617860,	0.600587196942099170,	0.600547218228112410,	0.600507238012757290,	0.600467256296134510,	0.600427273078343540,	
+0.600387288359484410,	0.600347302139656700,	0.600307314418961010,	0.600267325197497150,	0.600227334475364920,	0.600187342252664010,	0.600147348529495030,	0.600107353305957770,	
+0.600067356582152040,	0.600027358358177660,	0.599987358634135210,	0.599947357410124390,	0.599907354686245120,	0.599867350462597090,	0.599827344739281120,	0.599787337516396680,	
+0.599747328794044020,	0.599707318572322620,	0.599667306851333290,	0.599627293631175730,	0.599587278911949520,	0.599547262693755470,	0.599507244976693280,	0.599467225760862980,	
+0.599427205046364260,	0.599387182833297840,	0.599347159121763510,	0.599307133911861300,	0.599267107203690920,	0.599227078997353060,	0.599187049292947530,	0.599147018090574360,	
+0.599106985390333360,	0.599066951192325230,	0.599026915496649660,	0.598986878303406800,	0.598946839612696460,	0.598906799424619330,	0.598866757739275220,	0.598826714556763840,	
+0.598786669877185980,	0.598746623700641580,	0.598706576027230540,	0.598666526857052680,	0.598626476190208920,	0.598586424026798960,	0.598546370366922930,	0.598506315210680540,	
+0.598466258558172810,	0.598426200409499450,	0.598386140764760490,	0.598346079624055950,	0.598306016987486420,	0.598265952855151940,	0.598225887227152640,	0.598185820103588120,	
+0.598145751484559510,	0.598105681370166510,	0.598065609760508930,	0.598025536655687700,	0.597985462055802610,	0.597945385960953810,	0.597905308371241230,	0.597865229286765780,	
+0.597825148707627260,	0.597785066633925830,	0.597744983065761400,	0.597704898003234790,	0.597664811446446010,	0.597624723395495220,	0.597584633850482220,	0.597544542811508040,	
+0.597504450278672490,	0.597464356252075720,	0.597424260731817870,	0.597384163717999630,	0.597344065210720920,	0.597303965210082110,	0.597263863716183120,	0.597223760729124640,	
+0.597183656249006930,	0.597143550275929580,	0.597103442809993830,	0.597063333851299390,	0.597023223399946730,	0.596983111456035550,	0.596942998019666990,	0.596902883090940860,	
+0.596862766669957630,	0.596822648756817120,	0.596782529351620240,	0.596742408454467130,	0.596702286065457940,	0.596662162184692700,	0.596622036812272440,	0.596581909948297070,	
+0.596541781592866970,	0.596501651746081940,	0.596461520408043230,	0.596421387578850770,	0.596381253258604360,	0.596341117447405260,	0.596300980145353380,	0.596260841352548980,	
+0.596220701069092080,	0.596180559295083960,	0.596140416030624290,	0.596100271275813660,	0.596060125030751900,	0.596019977295540240,	0.595979828070278720,	0.595939677355067480,	
+0.595899525150006770,	0.595859371455197630,	0.595819216270739970,	0.595779059596734380,	0.595738901433280680,	0.595698741780480210,	0.595658580638432800,	0.595618418007238580,	
+0.595578253886998700,	0.595538088277813180,	0.595497921179782400,	0.595457752593006480,	0.595417582517586590,	0.595377410953622620,	0.595337237901215290,	0.595297063360464400,	
+0.595256887331471200,	0.595216709814335830,	0.595176530809158670,	0.595136350316039840,	0.595096168335080500,	0.595055984866380670,	0.595015799910040940,	0.594975613466161350,	
+0.594935425534843020,	0.594895236116186220,	0.594855045210291310,	0.594814852817258320,	0.594774658937188730,	0.594734463570182340,	0.594694266716339510,	0.594654068375761400,	
+0.594613868548548030,	0.594573667234800100,	0.594533464434617520,	0.594493260148101780,	0.594453054375352790,	0.594412847116471130,	0.594372638371557070,	0.594332428140711740,	
+0.594292216424035400,	0.594252003221628520,	0.594211788533591130,	0.594171572360024710,	0.594131354701029400,	0.594091135556705670,	0.594050914927153780,	0.594010692812474980,	
+0.593970469212769410,	0.593930244128137220,	0.593890017558679870,	0.593849789504497520,	0.593809559965690630,	0.593769328942359450,	0.593729096434605360,	0.593688862442528500,	
+0.593648626966229550,	0.593608390005808560,	0.593568151561367000,	0.593527911633005110,	0.593487670220823380,	0.593447427324922170,	0.593407182945402730,	0.593366937082365320,	
+0.593326689735910630,	0.593286440906138800,	0.593246190593151200,	0.593205938797048190,	0.593165685517929920,	0.593125430755897850,	0.593085174511052140,	0.593044916783493580,	
+0.593004657573322320,	0.592964396880639730,	0.592924134705546170,	0.592883871048142330,	0.592843605908528360,	0.592803339286805840,	0.592763071183074920,	0.592722801597436290,	
+0.592682530529990310,	0.592642257980838360,	0.592601983950080900,	0.592561708437818300,	0.592521431444151150,	0.592481152969180800,	0.592440873013007520,	0.592400591575731660,	
+0.592360308657454810,	0.592320024258277120,	0.592279738378299390,	0.592239451017621880,	0.592199162176346160,	0.592158871854572500,	0.592118580052401700,	0.592078286769934130,	
+0.592037992007271140,	0.591997695764513110,	0.591957398041760950,	0.591917098839114920,	0.591876798156676490,	0.591836495994546020,	0.591796192352824320,	0.591755887231611880,	
+0.591715580631009930,	0.591675272551119180,	0.591634962992040100,	0.591594651953873400,	0.591554339436720310,	0.591514025440681430,	0.591473709965857130,	0.591433393012348870,	
+0.591393074580257250,	0.591352754669682850,	0.591312433280726140,	0.591272110413488820,	0.591231786068071140,	0.591191460244574030,	0.591151132943097960,	0.591110804163744400,	
+0.591070473906613710,	0.591030142171806940,	0.590989808959424550,	0.590949474269567790,	0.590909138102337470,	0.590868800457834300,	0.590828461336158740,	0.590788120737412380,	
+0.590747778661695810,	0.590707435109109280,	0.590667090079754600,	0.590626743573732240,	0.590586395591143010,	0.590546046132087390,	0.590505695196666960,	0.590465342784982420,	
+0.590424988897134460,	0.590384633533223680,	0.590344276693351660,	0.590303918377618860,	0.590263558586126450,	0.590223197318974660,	0.590182834576265300,	0.590142470358098750,	
+0.590102104664576130,	0.590061737495797820,	0.590021368851865620,	0.589980998732879900,	0.589940627138941350,	0.589900254070151680,	0.589859879526611230,	0.589819503508421160,	
+0.589779126015681940,	0.589738747048495380,	0.589698366606961840,	0.589657984691182360,	0.589617601301257620,	0.589577216437289220,	0.589536830099377740,	0.589496442287624320,	
+0.589456053002129330,	0.589415662242994580,	0.589375270010320640,	0.589334876304208550,	0.589294481124758910,	0.589254084472073500,	0.589213686346252820,	0.589173286747397880,	
+0.589132885675609400,	0.589092483130989050,	0.589052079113637550,	0.589011673623655470,	0.588971266661144520,	0.588930858226205390,	0.588890448318939220,	0.588850036939446490,	
+0.588809624087829000,	0.588769209764187560,	0.588728793968622990,	0.588688376701236080,	0.588647957962128650,	0.588607537751401290,	0.588567116069155130,	0.588526692915490760,	
+0.588486268290510100,	0.588445842194313730,	0.588405414627002690,	0.588364985588677780,	0.588324555079440810,	0.588284123099392490,	0.588243689648633380,	0.588203254727265530,	
+0.588162818335389410,	0.588122380473106390,	0.588081941140516930,	0.588041500337723070,	0.588001058064825390,	0.587960614321925150,	0.587920169109122930,	0.587879722426520650,	
+0.587839274274219110,	0.587798824652319360,	0.587758373560922200,	0.587717921000129540,	0.587677466970041970,	0.587637011470760750,	0.587596554502386680,	0.587556096065021570,	
+0.587515636158766230,	0.587475174783721350,	0.587434711939988970,	0.587394247627669900,	0.587353781846865040,	0.587313314597675440,	0.587272845880202900,	0.587232375694548340,	
+0.587191904040812670,	0.587151430919097050,	0.587110956329503160,	0.587070480272131820,	0.587030002747084280,	0.586989523754461450,	0.586949043294365150,	0.586908561366896180,	
+0.586868077972155900,	0.586827593110245020,	0.586787106781265440,	0.586746618985318210,	0.586706129722504020,	0.586665638992924900,	0.586625146796681650,	0.586584653133875530,	
+0.586544158004607460,	0.586503661408979250,	0.586463163347092030,	0.586422663819046840,	0.586382162824944600,	0.586341660364887330,	0.586301156438975850,	0.586260651047311620,	
+0.586220144189995240,	0.586179635867128960,	0.586139126078813580,	0.586098614825150470,	0.586058102106240320,	0.586017587922185390,	0.585977072273086370,	0.585936555159044750,	
+0.585896036580161320,	0.585855516536538220,	0.585814995028276390,	0.585774472055476610,	0.585733947618241050,	0.585693421716670600,	0.585652894350866540,	0.585612365520929990,	
+0.585571835226962770,	0.585531303469066120,	0.585490770247341090,	0.585450235561888800,	0.585409699412811290,	0.585369161800209590,	0.585328622724184840,	0.585288082184838300,	
+0.585247540182271870,	0.585206996716586600,	0.585166451787883850,	0.585125905396264630,	0.585085357541831000,	0.585044808224683850,	0.585004257444924460,	0.584963705202654730,	
+0.584923151497975800,	0.584882596330988940,	0.584842039701795270,	0.584801481610496720,	0.584760922057194650,	0.584720361041990210,	0.584679798564984420,	0.584639234626279650,	
+0.584598669225976700,	0.584558102364177050,	0.584517534040981830,	0.584476964256493090,	0.584436393010812070,	0.584395820304039910,	0.584355246136277980,	0.584314670507628200,	
+0.584274093418191810,	0.584233514868069740,	0.584192934857364230,	0.584152353386176440,	0.584111770454607830,	0.584071186062759320,	0.584030600210733280,	0.583990012898630730,	
+0.583949424126553150,	0.583908833894601580,	0.583868242202878360,	0.583827649051484540,	0.583787054440521590,	0.583746458370090540,	0.583705860840293860,	0.583665261851232460,	
+0.583624661403007840,	0.583584059495721340,	0.583543456129475000,	0.583502851304369960,	0.583462245020507810,	0.583421637277989680,	0.583381028076917940,	0.583340417417393510,	
+0.583299805299517750,	0.583259191723392690,	0.583218576689119810,	0.583177960196800460,	0.583137342246535790,	0.583096722838428170,	0.583056101972578730,	0.583015479649089060,	
+0.582974855868060300,	0.582934230629594710,	0.582893603933793640,	0.582852975780758560,	0.582812346170590630,	0.582771715103392210,	0.582731082579264430,	0.582690448598309100,	
+0.582649813160627140,	0.582609176266321030,	0.582568537915492010,	0.582527898108241350,	0.582487256844671290,	0.582446614124882970,	0.582405969948978200,	0.582365324317058120,	
+0.582324677229225210,	0.582284028685580490,	0.582243378686225670,	0.582202727231262100,	0.582162074320792030,	0.582121419954916840,	0.582080764133738100,	0.582040106857356960,	
+0.581999448125876010,	0.581958787939396480,	0.581918126298019980,	0.581877463201847740,	0.581836798650982260,	0.581796132645524660,	0.581755465185576530,	0.581714796271240010,	
+0.581674125902616470,	0.581633454079807710,	0.581592780802914880,	0.581552106072040440,	0.581511429887285880,	0.581470752248752550,	0.581430073156542160,	0.581389392610756840,	
+0.581348710611498070,	0.581308027158867540,	0.581267342252966500,	0.581226655893897550,	0.581185968081761930,	0.581145278816661340,	0.581104588098697250,	0.581063895927972030,	
+0.581023202304587150,	0.580982507228643860,	0.580941810700244640,	0.580901112719490850,	0.580860413286484300,	0.580819712401326350,	0.580779010064119580,	0.580738306274965250,	
+0.580697601033965060,	0.580656894341220590,	0.580616186196834190,	0.580575476600907360,	0.580534765553541890,	0.580494053054839030,	0.580453339104901490,	0.580412623703830620,	
+0.580371906851728130,	0.580331188548695480,	0.580290468794835260,	0.580249747590248940,	0.580209024935038120,	0.580168300829304480,	0.580127575273150400,	0.580086848266677450,	
+0.580046119809986880,	0.580005389903181510,	0.579964658546362590,	0.579923925739632030,	0.579883191483091310,	0.579842455776843010,	0.579801718620988500,	0.579760980015629700,	
+0.579720239960868080,	0.579679498456806330,	0.579638755503545710,	0.579598011101188250,	0.579557265249835420,	0.579516517949589800,	0.579475769200552880,	0.579435019002826460,	
+0.579394267356512230,	0.579353514261712670,	0.579312759718529250,	0.579272003727063670,	0.579231246287418400,	0.579190487399695030,	0.579149727063995370,	0.579108965280421110,	
+0.579068202049074720,	0.579027437370057910,	0.578986671243472470,	0.578945903669420000,	0.578905134648003080,	0.578864364179323410,	0.578823592263482790,	0.578782818900582810,	
+0.578742044090726160,	0.578701267834014430,	0.578660490130549540,	0.578619710980432970,	0.578578930383767620,	0.578538148340654870,	0.578497364851196290,	0.578456579915494820,	
+0.578415793533651800,	0.578375005705769380,	0.578334216431949040,	0.578293425712293470,	0.578252633546904370,	0.578211839935883760,	0.578171044879333130,	0.578130248377355160,	
+0.578089450430051670,	0.578048651037524560,	0.578007850199875440,	0.577967047917207100,	0.577926244189621130,	0.577885439017219450,	0.577844632400103860,	0.577803824338377070,	
+0.577763014832140760,	0.577722203881496870,	0.577681391486547180,	0.577640577647394290,	0.577599762364139900,	0.577558945636885810,	0.577518127465734830,	0.577477307850788320,	
+0.577436486792148650,	0.577395664289917400,	0.577354840344197370,	0.577314014955090270,	0.577273188122698010,	0.577232359847122510,	0.577191530128466470,	0.577150698966831580,	
+0.577109866362319980,	0.577069032315033260,	0.577028196825074450,	0.576987359892545020,	0.576946521517547330,	0.576905681700182860,	0.576864840440554530,	0.576823997738764250,	
+0.576783153594913500,	0.576742308009105200,	0.576701460981441150,	0.576660612512023500,	0.576619762600953930,	0.576578911248335380,	0.576538058454269420,	0.576497204218858420,	
+0.576456348542203960,	0.576415491424409070,	0.576374632865575440,	0.576333772865805230,	0.576292911425200230,	0.576252048543863250,	0.576211184221896210,	0.576170318459401140,	
+0.576129451256479960,	0.576088582613235590,	0.576047712529769610,	0.576006841006184160,	0.575965968042581820,	0.575925093639064630,	0.575884217795734730,	0.575843340512693810,	
+0.575802461790045020,	0.575761581627890040,	0.575720700026331130,	0.575679816985469990,	0.575638932505409760,	0.575598046586252240,	0.575557159228099580,	0.575516270431053580,	
+0.575475380195217380,	0.575434488520692680,	0.575393595407581730,	0.575352700855986440,	0.575311804866009860,	0.575270907437753660,	0.575230008571319780,	0.575189108266811360,	
+0.575148206524330070,	0.575107303343978420,	0.575066398725857960,	0.575025492670071970,	0.574984585176722240,	0.574943676245911030,	0.574902765877740360,	0.574861854072313050,	
+0.574820940829731120,	0.574780026150096820,	0.574739110033512080,	0.574698192480079920,	0.574657273489902360,	0.574616353063081560,	0.574575431199719540,	0.574534507899919220,	
+0.574493583163782740,	0.574452656991412240,	0.574411729382909740,	0.574370800338378280,	0.574329869857919890,	0.574288937941636380,	0.574248004589630880,	0.574207069802005420,	
+0.574166133578862260,	0.574125195920303420,	0.574084256826431940,	0.574043316297349840,	0.574002374333159480,	0.573961430933962680,	0.573920486099862790,	0.573879539830961630,	
+0.573838592127361660,	0.573797642989164910,	0.573756692416474310,	0.573715740409391990,	0.573674786968020320,	0.573633832092461330,	0.573592875782818150,	0.573551918039192810,	
+0.573510958861687240,	0.573469998250404680,	0.573429036205447050,	0.573388072726916940,	0.573347107814916160,	0.573306141469548060,	0.573265173690914560,	0.573224204479118150,	
+0.573183233834260950,	0.573142261756445890,	0.573101288245775220,	0.573060313302351410,	0.573019336926276380,	0.572978359117653380,	0.572937379876584440,	0.572896399203172150,	
+0.572855417097518420,	0.572814433559726500,	0.572773448589898540,	0.572732462188136560,	0.572691474354543820,	0.572650485089222450,	0.572609494392274820,	0.572568502263803070,	
+0.572527508703910450,	0.572486513712698990,	0.572445517290271270,	0.572404519436729430,	0.572363520152176730,	0.572322519436715080,	0.572281517290447180,	0.572240513713475170,	
+0.572199508705902190,	0.572158502267830490,	0.572117494399362550,	0.572076485100600380,	0.572035474371647480,	0.571994462212605860,	0.571953448623578110,	0.571912433604666370,	
+0.571871417155973890,	0.571830399277602820,	0.571789379969655510,	0.571748359232234990,	0.571707337065443630,	0.571666313469383900,	0.571625288444158050,	0.571584261989869340,	
+0.571543234106620000,	0.571502204794512520,	0.571461174053649270,	0.571420141884133370,	0.571379108286067080,	0.571338073259553100,	0.571297036804693460,	0.571255998921591730,	
+0.571214959610349850,	0.571173918871070720,	0.571132876703856370,	0.571091833108810180,	0.571050788086034380,	0.571009741635631340,	0.570968693757704200,	0.570927644452355440,	
+0.570886593719687420,	0.570845541559802720,	0.570804487972804480,	0.570763432958794950,	0.570722376517876830,	0.570681318650152480,	0.570640259355725150,	0.570599198634697210,	
+0.570558136487171240,	0.570517072913249600,	0.570476007913035650,	0.570434941486631650,	0.570393873634140290,	0.570352804355663820,	0.570311733651305830,	0.570270661521168450,	
+0.570229587965354060,	0.570188512983966110,	0.570147436577106760,	0.570106358744878920,	0.570065279487384720,	0.570024198804727770,	0.569983116697010290,	0.569942033164335120,	
+0.569900948206804370,	0.569859861824521640,	0.569818774017589290,	0.569777684786110020,	0.569736594130186180,	0.569695502049921140,	0.569654408545417380,	0.569613313616777580,	
+0.569572217264104230,	0.569531119487500570,	0.569490020287069190,	0.569448919662912330,	0.569407817615133590,	0.569366714143835330,	0.569325609249120230,	0.569284502931090790,	
+0.569243395189850450,	0.569202286025501600,	0.569161175438147040,	0.569120063427889230,	0.569078949994831550,	0.569037835139076580,	0.568996718860726890,	0.568955601159885080,	
+0.568914482036654730,	0.568873361491138100,	0.568832239523438090,	0.568791116133657070,	0.568749991321898630,	0.568708865088265240,	0.568667737432859700,	0.568626608355784490,	
+0.568585477857143080,	0.568544345937037950,	0.568503212595571570,	0.568462077832847630,	0.568420941648968390,	0.568379804044036870,	0.568338665018155440,	0.568297524571427680,	
+0.568256382703956180,	0.568215239415843620,	0.568174094707192710,	0.568132948578106810,	0.568091801028688610,	0.568050652059040930,	0.568009501669266230,	0.567968349859468200,	
+0.567927196629749220,	0.567886041980212310,	0.567844885910959830,	0.567803728422095590,	0.567762569513721950,	0.567721409185941610,	0.567680247438858030,	0.567639084272573920,	
+0.567597919687192090,	0.567556753682815000,	0.567515586259546460,	0.567474417417488940,	0.567433247156745370,	0.567392075477418320,	0.567350902379611500,	0.567309727863427370,	
+0.567268551928968970,	0.567227374576338760,	0.567186195805640450,	0.567145015616976720,	0.567103834010450500,	0.567062650986164260,	0.567021466544221700,	0.566980280684725610,	
+0.566939093407778370,	0.566897904713483780,	0.566856714601944420,	0.566815523073263220,	0.566774330127542970,	0.566733135764887150,	0.566691939985398570,	0.566650742789180040,	
+0.566609544176334360,	0.566568344146965220,	0.566527142701175210,	0.566485939839067250,	0.566444735560744150,	0.566403529866309600,	0.566362322755866180,	0.566321114229517030,	
+0.566279904287364630,	0.566238692929512900,	0.566197480156064300,	0.566156265967122210,	0.566115050362788970,	0.566073833343168410,	0.566032614908363430,	0.565991395058476400,	
+0.565950173793611340,	0.565908951113870850,	0.565867727019357950,	0.565826501510175330,	0.565785274586426800,	0.565744046248215170,	0.565702816495643360,	0.565661585328814280,	
+0.565620352747831400,	0.565579118752797760,	0.565537883343816270,	0.565496646520989740,	0.565455408284421980,	0.565414168634215670,	0.565372927570473970,	0.565331685093299560,	
+0.565290441202796370,	0.565249195899066970,	0.565207949182214290,	0.565166701052342010,	0.565125451509553070,	0.565084200553950480,	0.565042948185636940,	0.565001694404716480,	
+0.564960439211291800,	0.564919182605466030,	0.564877924587341870,	0.564836665157023350,	0.564795404314613060,	0.564754142060214350,	0.564712878393929920,	0.564671613315863570,	
+0.564630346826118230,	0.564589078924797040,	0.564547809612002790,	0.564506538887839420,	0.564465266752409600,	0.564423993205816270,	0.564382718248163440,	0.564341441879553710,	
+0.564300164100090430,	0.564258884909876300,	0.564217604309015350,	0.564176322297610390,	0.564135038875764660,	0.564093754043580970,	0.564052467801163250,	0.564011180148614290,	
+0.563969891086037460,	0.563928600613535560,	0.563887308731212400,	0.563846015439171120,	0.563804720737514750,	0.563763424626346100,	0.563722127105769410,	0.563680828175887380,	
+0.563639527836802820,	0.563598226088619870,	0.563556922931441330,	0.563515618365370560,	0.563474312390510270,	0.563433005006964580,	0.563391696214836420,	0.563350386014229040,	
+0.563309074405245250,	0.563267761387989290,	0.563226446962563740,	0.563185131129072200,	0.563143813887617360,	0.563102495238303470,	0.563061175181233330,	0.563019853716510200,	
+0.562978530844237100,	0.562937206564517960,	0.562895880877455900,	0.562854553783154080,	0.562813225281715510,	0.562771895373244350,	0.562730564057843270,	0.562689231335615550,	
+0.562647897206665080,	0.562606561671094910,	0.562565224729008270,	0.562523886380508210,	0.562482546625698850,	0.562441205464683010,	0.562399862897564270,	0.562358518924445440,	
+0.562317173545430760,	0.562275826760623150,	0.562234478570125870,	0.562193128974042060,	0.562151777972475840,	0.562110425565530150,	0.562069071753308340,	0.562027716535913550,	
+0.561986359913449920,	0.561945001886020260,	0.561903642453727700,	0.561862281616676510,	0.561820919374969590,	0.561779555728710300,	0.561738190678001900,	0.561696824222948200,	
+0.561655456363652550,	0.561614087100218320,	0.561572716432748420,	0.561531344361347110,	0.561489970886117410,	0.561448596007162790,	0.561407219724586400,	0.561365842038492270,	
+0.561324462948983530,	0.561283082456163650,	0.561241700560135670,	0.561200317261003720,	0.561158932558871170,	0.561117546453840820,	0.561076158946016920,	0.561034770035502730,	
+0.560993379722401490,	0.560951988006816560,	0.560910594888851980,	0.560869200368610880,	0.560827804446196840,	0.560786407121712790,	0.560745008395263200,	0.560703608266951090,	
+0.560662206736879940,	0.560620803805153000,	0.560579399471874300,	0.560537993737147080,	0.560496586601074930,	0.560455178063760990,	0.560413768125309410,	0.560372356785823420,	
+0.560330944045406620,	0.560289529904161920,	0.560248114362193910,	0.560206697419605600,	0.560165279076500160,	0.560123859332981810,	0.560082438189153930,	0.560041015645119880,	
+0.559999591700982900,	0.559958166356847360,	0.559916739612816410,	0.559875311468993610,	0.559833881925482220,	0.559792450982386390,	0.559751018639809470,	0.559709584897855050,	
+0.559668149756626150,	0.559626713216227370,	0.559585275276761830,	0.559543835938333010,	0.559502395201044280,	0.559460953064999990,	0.559419509530303170,	0.559378064597057410,	
+0.559336618265366740,	0.559295170535334510,	0.559253721407064310,	0.559212270880659500,	0.559170818956224450,	0.559129365633862290,	0.559087910913676710,	0.559046454795770980,	
+0.559004997280249440,	0.558963538367215460,	0.558922078056772630,	0.558880616349024200,	0.558839153244074630,	0.558797688742027180,	0.558756222842985540,	0.558714755547052970,	
+0.558673286854333820,	0.558631816764931450,	0.558590345278949240,	0.558548872396491540,	0.558507398117661590,	0.558465922442563210,	0.558424445371299650,	0.558382966903975260,	
+0.558341487040693530,	0.558300005781558030,	0.558258523126672230,	0.558217039076140400,	0.558175553630065990,	0.558134066788552820,	0.558092578551703910,	0.558051088919624070,	
+0.558009597892416440,	0.557968105470184830,	0.557926611653032590,	0.557885116441064310,	0.557843619834383020,	0.557802121833092410,	0.557760622437296960,	0.557719121647099800,	
+0.557677619462604970,	0.557636115883915600,	0.557594610911136380,	0.557553104544370680,	0.557511596783722090,	0.557470087629294290,	0.557428577081191530,	0.557387065139517300,	
+0.557345551804375510,	0.557304037075869400,	0.557262520954103560,	0.557221003439181460,	0.557179484531206910,	0.557137964230283170,	0.557096442536514910,	0.557054919450005630,	
+0.557013394970858890,	0.556971869099178510,	0.556930341835068620,	0.556888813178633040,	0.556847283129974890,	0.556805751689198990,	0.556764218856408810,	0.556722684631707930,	
+0.556681149015200050,	0.556639612006989640,	0.556598073607180170,	0.556556533815875550,	0.556514992633179270,	0.556473450059195800,	0.556431906094028710,	0.556390360737781920,	
+0.556348813990558800,	0.556307265852464040,	0.556265716323601110,	0.556224165404073930,	0.556182613093985870,	0.556141059393441720,	0.556099504302544960,	0.556057947821398950,	
+0.556016389950108600,	0.555974830688777180,	0.555933270037508700,	0.555891707996406640,	0.555850144565575690,	0.555808579745119320,	0.555767013535141690,	0.555725445935746020,	
+0.555683876947037140,	0.555642306569118500,	0.555600734802094150,	0.555559161646067560,	0.555517587101143520,	0.555476011167425400,	0.555434433845017340,	0.555392855134022810,	
+0.555351275034546510,	0.555309693546692020,	0.555268110670562920,	0.555226526406263910,	0.555184940753898570,	0.555143353713570930,	0.555101765285384460,	0.555060175469443970,	
+0.555018584265853040,	0.554976991674715700,	0.554935397696135540,	0.554893802330217120,	0.554852205577064270,	0.554810607436780900,	0.554769007909470700,	0.554727406995238260,	
+0.554685804694187380,	0.554644201006421980,	0.554602595932045640,	0.554560989471163170,	0.554519381623878370,	0.554477772390294940,	0.554436161770516800,	0.554394549764648640,	
+0.554352936372794040,	0.554311321595056810,	0.554269705431541640,	0.554228087882352120,	0.554186468947592490,	0.554144848627366240,	0.554103226921778270,	0.554061603830932280,	
+0.554019979354932190,	0.553978353493881800,	0.553936726247885920,	0.553895097617048250,	0.553853467601472800,	0.553811836201263290,	0.553770203416524610,	0.553728569247360360,	
+0.553686933693874780,	0.553645296756171360,	0.553603658434355220,	0.553562018728529840,	0.553520377638799020,	0.553478735165267690,	0.553437091308039530,	0.553395446067218580,	
+0.553353799442908740,	0.553312151435214730,	0.553270502044240330,	0.553228851270089580,	0.553187199112866510,	0.553145545572675700,	0.553103890649621070,	0.553062234343806640,	
+0.553020576655336330,	0.552978917584314940,	0.552937257130846290,	0.552895595295034400,	0.552853932076983190,	0.552812267476797570,	0.552770601494581240,	0.552728934130438110,	
+0.552687265384472880,	0.552645595256789580,	0.552603923747492230,	0.552562250856684760,	0.552520576584472070,	0.552478900930957860,	0.552437223896246390,	0.552395545480441560,	
+0.552353865683648190,	0.552312184505970080,	0.552270501947511590,	0.552228818008376530,	0.552187132688669700,	0.552145445988495130,	0.552103757907956850,	0.552062068447158880,	
+0.552020377606206040,	0.551978685385202340,	0.551936991784251480,	0.551895296803458610,	0.551853600442927420,	0.551811902702762260,	0.551770203583066940,	0.551728503083946500,	
+0.551686801205504730,	0.551645097947846110,	0.551603393311074220,	0.551561687295294310,	0.551519979900610190,	0.551478271127126110,	0.551436560974945980,	0.551394849444174720,	
+0.551353136534916470,	0.551311422247275250,	0.551269706581355210,	0.551227989537261260,	0.551186271115097330,	0.551144551314967760,	0.551102830136976360,	0.551061107581228280,	
+0.551019383647827430,	0.550977658336877730,	0.550935931648484310,	0.550894203582751100,	0.550852474139782330,	0.550810743319681940,	0.550769011122555160,	0.550727277548505810,	
+0.550685542597638240,	0.550643806270056490,	0.550602068565865580,	0.550560329485169530,	0.550518589028072600,	0.550476847194678820,	0.550435103985093320,	0.550393359399420020,	
+0.550351613437763400,	0.550309866100227360,	0.550268117386916940,	0.550226367297936390,	0.550184615833389400,	0.550142862993381330,	0.550101108778015990,	0.550059353187397960,	
+0.550017596221631160,	0.549975837880820830,	0.549934078165070780,	0.549892317074485600,	0.549850554609169210,	0.549808790769226840,	0.549767025554762530,	0.549725258965880650,	
+0.549683491002685210,	0.549641721665281360,	0.549599950953773230,	0.549558178868265300,	0.549516405408861490,	0.549474630575667140,	0.549432854368786080,	0.549391076788322550,	
+0.549349297834381690,	0.549307517507067630,	0.549265735806484750,	0.549223952732737160,	0.549182168285930140,	0.549140382466167590,	0.549098595273554090,	0.549056806708193790,	
+0.549015016770191820,	0.548973225459652330,	0.548931432776679770,	0.548889638721378190,	0.548847843293852940,	0.548806046494208060,	0.548764248322548110,	0.548722448778977130,	
+0.548680647863600380,	0.548638845576522090,	0.548597041917846640,	0.548555236887678150,	0.548513430486122000,	0.548471622713282310,	0.548429813569263120,	0.548388003054169790,	
+0.548346191168106460,	0.548304377911177700,	0.548262563283487550,	0.548220747285141470,	0.548178929916243400,	0.548137111176898010,	0.548095291067209560,	0.548053469587283180,	
+0.548011646737223130,	0.547969822517134000,	0.547927996927119910,	0.547886169967286230,	0.547844341637737100,	0.547802511938577210,	0.547760680869910590,	0.547718848431842600,	
+0.547677014624477490,	0.547635179447919510,	0.547593342902274020,	0.547551504987645040,	0.547509665704137390,	0.547467825051855210,	0.547425983030903840,	0.547384139641387430,	
+0.547342294883410680,	0.547300448757077950,	0.547258601262494370,	0.547216752399764310,	0.547174902168992340,	0.547133050570282720,	0.547091197603740920,	0.547049343269471080,	
+0.547007487567577890,	0.546965630498165600,	0.546923772061339690,	0.546881912257204280,	0.546840051085863640,	0.546798188547423350,	0.546756324641987530,	0.546714459369661010,	
+0.546672592730547910,	0.546630724724753600,	0.546588855352382550,	0.546546984613539450,	0.546505112508328450,	0.546463239036855010,	0.546421364199223490,	0.546379487995538590,	
+0.546337610425904560,	0.546295731490426870,	0.546253851189209880,	0.546211969522358180,	0.546170086489976340,	0.546128202092169500,	0.546086316329042250,	0.546044429200699180,	
+0.546002540707244630,	0.545960650848784200,	0.545918759625422020,	0.545876867037262680,	0.545834973084411530,	0.545793077766972940,	0.545751181085051610,	0.545709283038751990,	
+0.545667383628179460,	0.545625482853438590,	0.545583580714633980,	0.545541677211869970,	0.545499772345252150,	0.545457866114885000,	0.545415958520873100,	0.545374049563321030,	
+0.545332139242334040,	0.545290227558016820,	0.545248314510474060,	0.545206400099810030,	0.545164484326130520,	0.545122567189539660,	0.545080648690142060,	0.545038728828043270,	
+0.544996807603347570,	0.544954885016159850,	0.544912961066584600,	0.544871035754727280,	0.544829109080692490,	0.544787181044584790,	0.544745251646508780,	0.544703320886570030,	
+0.544661388764873020,	0.544619455281522450,	0.544577520436623000,	0.544535584230280030,	0.544493646662598030,	0.544451707733682010,	0.544409767443636340,	0.544367825792566710,	
+0.544325882780577360,	0.544283938407773000,	0.544241992674259210,	0.544200045580140350,	0.544158097125521430,	0.544116147310506950,	0.544074196135202360,	0.544032243599712360,	
+0.543990289704141650,	0.543948334448594920,	0.543906377833177750,	0.543864419857994610,	0.543822460523150420,	0.543780499828749650,	0.543738537774898110,	0.543696574361700160,	
+0.543654609589260820,	0.543612643457684560,	0.543570675967076980,	0.543528707117542860,	0.543486736909186470,	0.543444765342113720,	0.543402792416428970,	0.543360818132237240,	
+0.543318842489643130,	0.543276865488752310,	0.543234887129669270,	0.543192907412499040,	0.543150926337346180,	0.543108943904316410,	0.543066960113514190,	0.543024974965044650,	
+0.542982988459012270,	0.542941000595522750,	0.542899011374680770,	0.542857020796591260,	0.542815028861358790,	0.542773035569089180,	0.542731040919887000,	0.542689044913857170,	
+0.542647047551104380,	0.542605048831734330,	0.542563048755851600,	0.542521047323560990,	0.542479044534968090,	0.542437040390177480,	0.542395034889294410,	0.542353028032423250,	
+0.542311019819670000,	0.542269010251139160,	0.542226999326935850,	0.542184987047164560,	0.542142973411931290,	0.542100958421340540,	0.542058942075497320,	0.542016924374506440,	
+0.541974905318473700,	0.541932884907503580,	0.541890863141701320,	0.541848840021171400,	0.541806815546019840,	0.541764789716351340,	0.541722762532270360,	0.541680733993882950,	
+0.541638704101293560,	0.541596672854607550,	0.541554640253929410,	0.541512606299365040,	0.541470570991019140,	0.541428534328996850,	0.541386496313402850,	0.541344456944343080,	
+0.541302416221921990,	0.541260374146244950,	0.541218330717416650,	0.541176285935542790,	0.541134239800728280,	0.541092192313078150,	0.541050143472697200,	0.541008093279691240,	
+0.540966041734165070,	0.540923988836223390,	0.540881934585972110,	0.540839878983515930,	0.540797822028960210,	0.540755763722409410,	0.540713704063969680,	0.540671643053745600,	
+0.540629580691842530,	0.540587516978365050,	0.540545451913419180,	0.540503385497109630,	0.540461317729541650,	0.540419248610820020,	0.540377178141050680,	0.540335106320338320,	
+0.540293033148788180,	0.540250958626505180,	0.540208882753595130,	0.540166805530162830,	0.540124726956313530,	0.540082647032152030,	0.540040565757784250,	0.539998483133315110,	
+0.539956399158849410,	0.539914313834493060,	0.539872227160350880,	0.539830139136528220,	0.539788049763129770,	0.539745959040261680,	0.539703866968028520,	0.539661773546535770,	
+0.539619678775888230,	0.539577582656191930,	0.539535485187551570,	0.539493386370072490,	0.539451286203859630,	0.539409184689018990,	0.539367081825655290,	0.539324977613873880,	
+0.539282872053779670,	0.539240765145478700,	0.539198656889075760,	0.539156547284675770,	0.539114436332384870,	0.539072324032307870,	0.539030210384550010,	0.538988095389216330,	
+0.538945979046412730,	0.538903861356244130,	0.538861742318816010,	0.538819621934233050,	0.538777500202601400,	0.538735377124026080,	0.538693252698612230,	0.538651126926465000,	
+0.538608999807690280,	0.538566871342393010,	0.538524741530678530,	0.538482610372651880,	0.538440477868419090,	0.538398344018085060,	0.538356208821754830,	0.538314072279534540,	
+0.538271934391528980,	0.538229795157843530,	0.538187654578583310,	0.538145512653854240,	0.538103369383761470,	0.538061224768410230,	0.538019078807905560,	0.537976931502353590,	
+0.537934782851859250,	0.537892632856528000,	0.537850481516464750,	0.537808328831775760,	0.537766174802565830,	0.537724019428940550,	0.537681862711004820,	0.537639704648864790,	
+0.537597545242625490,	0.537555384492392040,	0.537513222398270370,	0.537471058960365730,	0.537428894178783480,	0.537386728053628530,	0.537344560585007120,	0.537302391773024410,	
+0.537260221617785640,	0.537218050119396050,	0.537175877277961570,	0.537133703093587430,	0.537091527566379120,	0.537049350696441550,	0.537007172483880970,	0.536964992928802510,	
+0.536922812031311540,	0.536880629791513190,	0.536838446209513600,	0.536796261285417910,	0.536754075019331480,	0.536711887411359560,	0.536669698461608390,	0.536627508170182900,	
+0.536585316537188220,	0.536543123562730600,	0.536500929246915280,	0.536458733589847530,	0.536416536591632690,	0.536374338252376790,	0.536332138572185090,	0.536289937551163050,	
+0.536247735189415710,	0.536205531487049520,	0.536163326444169420,	0.536121120060881080,	0.536078912337289550,	0.536036703273501060,	0.535994492869620860,	0.535952281125754330,	
+0.535910068042006800,	0.535867853618484550,	0.535825637855292580,	0.535783420752536150,	0.535741202310321520,	0.535698982528753920,	0.535656761407938830,	0.535614538947981500,	
+0.535572315148988180,	0.535530090011064000,	0.535487863534314770,	0.535445635718845400,	0.535403406564762260,	0.535361176072170710,	0.535318944241176100,	0.535276711071883900,	
+0.535234476564400150,	0.535192240718830310,	0.535150003535279860,	0.535107765013854040,	0.535065525154659110,	0.535023283957800410,	0.534981041423383210,	0.534938797551513630,	
+0.534896552342297160,	0.534854305795839260,	0.534812057912245290,	0.534769808691621380,	0.534727558134073130,	0.534685306239705890,	0.534643053008625020,	0.534600798440937000,	
+0.534558542536746840,	0.534516285296160350,	0.534474026719282790,	0.534431766806220620,	0.534389505557078980,	0.534347242971963570,	0.534304979050979620,	0.534262713794233620,	
+0.534220447201830930,	0.534178179273877010,	0.534135910010477330,	0.534093639411738260,	0.534051367477765050,	0.534009094208663050,	0.533966819604538620,	0.533924543665497240,	
+0.533882266391644490,	0.533839987783085720,	0.533797707839927300,	0.533755426562274700,	0.533713143950233390,	0.533670860003908950,	0.533628574723407740,	0.533586288108835020,	
+0.533544000160296680,	0.533501710877897880,	0.533459420261745200,	0.533417128311943990,	0.533374835028599950,	0.533332540411818430,	0.533290244461705920,	0.533247947178367880,	
+0.533205648561909550,	0.533163348612437420,	0.533121047330057050,	0.533078744714873930,	0.533036440766993640,	0.532994135486522640,	0.532951828873566180,	0.532909520928230300,	
+0.532867211650620120,	0.532824901040842350,	0.532782589099002330,	0.532740275825205890,	0.532697961219558260,	0.532655645282166250,	0.532613328013134990,	0.532571009412570520,	
+0.532528689480578080,	0.532486368217264250,	0.532444045622734620,	0.532401721697094430,	0.532359396440450270,	0.532317069852907720,	0.532274741934572470,	0.532232412685549880,	
+0.532190082105946760,	0.532147750195868460,	0.532105416955420680,	0.532063082384709010,	0.532020746483840010,	0.531978409252919170,	0.531936070692052290,	0.531893730801344830,	
+0.531851389580903500,	0.531809047030833650,	0.531766703151241190,	0.531724357942231500,	0.531682011403911470,	0.531639663536386250,	0.531597314339761540,	0.531554963814144020,	
+0.531512611959638950,	0.531470258776352460,	0.531427904264389910,	0.531385548423857990,	0.531343191254862180,	0.531300832757508390,	0.531258472931902090,	0.531216111778150090,	
+0.531173749296357740,	0.531131385486631080,	0.531089020349075460,	0.531046653883797790,	0.531004286090903440,	0.530961916970498330,	0.530919546522688130,	0.530877174747579340,	
+0.530834801645277740,	0.530792427215889040,	0.530750051459518920,	0.530707674376274090,	0.530665295966260000,	0.530622916229582350,	0.530580535166347730,	0.530538152776661830,	
+0.530495769060630560,	0.530453384018359510,	0.530410997649955250,	0.530368609955523600,	0.530326220935170460,	0.530283830589001300,	0.530241438917122940,	0.530199045919641070,	
+0.530156651596661480,	0.530114255948289980,	0.530071858974633160,	0.530029460675796700,	0.529987061051886530,	0.529944660103008450,	0.529902257829269030,	0.529859854230773970,	
+0.529817449307628970,	0.529775043059940610,	0.529732635487814680,	0.529690226591357230,	0.529647816370673710,	0.529605404825871150,	0.529562991957055030,	0.529520577764331370,	
+0.529478162247805970,	0.529435745407585530,	0.529393327243775750,	0.529350907756482520,	0.529308486945811780,	0.529266064811870220,	0.529223641354763410,	0.529181216574597490,	
+0.529138790471478160,	0.529096363045512330,	0.529053934296805470,	0.529011504225463500,	0.528969072831593000,	0.528926640115300000,	0.528884206076690290,	0.528841770715869690,	
+0.528799334032945100,	0.528756896028022120,	0.528714456701206870,	0.528672016052605160,	0.528629574082323810,	0.528587130790468480,	0.528544686177145340,	0.528502240242460060,	
+0.528459792986519570,	0.528417344409429670,	0.528374894511296380,	0.528332443292225510,	0.528289990752323750,	0.528247536891697230,	0.528205081710451660,	0.528162625208693170,	
+0.528120167386528450,	0.528077708244063300,	0.528035247781403430,	0.527992785998655960,	0.527950322895926470,	0.527907858473321110,	0.527865392730945790,	0.527822925668907320,	
+0.527780457287311600,	0.527737987586264670,	0.527695516565872440,	0.527653044226241820,	0.527610570567478510,	0.527568095589688870,	0.527525619292978480,	0.527483141677454470,	
+0.527440662743222650,	0.527398182490389170,	0.527355700919059810,	0.527313218029341610,	0.527270733821340380,	0.527228248295162020,	0.527185761450913230,	0.527143273288700140,	
+0.527100783808628900,	0.527058293010805310,	0.527015800895336280,	0.526973307462327840,	0.526930812711886020,	0.526888316644116950,	0.526845819259127320,	0.526803320557023170,	
+0.526760820537910850,	0.526718319201895930,	0.526675816549085680,	0.526633312579585900,	0.526590807293502830,	0.526548300690942270,	0.526505792772011480,	0.526463283536816040,	
+0.526420772985462190,	0.526378261118056630,	0.526335747934705500,	0.526293233435515040,	0.526250717620591060,	0.526208200490040690,	0.526165682043969850,	0.526123162282484680,	
+0.526080641205691310,	0.526038118813696780,	0.525995595106606870,	0.525953070084527960,	0.525910543747566070,	0.525868016095828120,	0.525825487129420230,	0.525782956848448560,	
+0.525740425253019120,	0.525697892343238940,	0.525655358119214040,	0.525612822581050470,	0.525570285728855110,	0.525527747562734130,	0.525485208082793750,	0.525442667289140020,	
+0.525400125181879840,	0.525357581761119460,	0.525315037026965140,	0.525272490979522780,	0.525229943618899630,	0.525187394945201610,	0.525144844958535080,	0.525102293659006180,	
+0.525059741046721820,	0.525017187121788020,	0.524974631884311370,	0.524932075334397790,	0.524889517472154290,	0.524846958297687130,	0.524804397811102440,	0.524761836012506480,	
+0.524719272902006260,	0.524676708479707820,	0.524634142745717290,	0.524591575700141810,	0.524549007343087290,	0.524506437674660320,	0.524463866694966810,	0.524421294404114110,	
+0.524378720802208150,	0.524336145889355400,	0.524293569665661870,	0.524250992131234720,	0.524208413286180170,	0.524165833130604610,	0.524123251664614040,	0.524080668888315840,	
+0.524038084801815800,	0.523995499405220610,	0.523952912698636310,	0.523910324682170140,	0.523867735355928120,	0.523825144720016400,	0.523782552774542220,	0.523739959519611610,	
+0.523697364955331040,	0.523654769081806750,	0.523612171899146000,	0.523569573407454690,	0.523526973606839530,	0.523484372497406540,	0.523441770079262960,	0.523399166352514930,	
+0.523356561317269040,	0.523313954973631310,	0.523271347321709210,	0.523228738361608660,	0.523186128093436230,	0.523143516517298070,	0.523100903633301640,	0.523058289441552860,	
+0.523015673942157980,	0.522973057135224240,	0.522930439020857900,	0.522887819599165530,	0.522845198870253160,	0.522802576834228150,	0.522759953491196750,	0.522717328841265540,	
+0.522674702884540540,	0.522632075621129120,	0.522589447051137520,	0.522546817174672330,	0.522504185991839790,	0.522461553502747140,	0.522418919707500540,	0.522376284606206660,	
+0.522333648198971660,	0.522291010485902980,	0.522248371467106790,	0.522205731142689640,	0.522163089512757810,	0.522120446577418520,	0.522077802336778250,	0.522035156790943030,	
+0.521992509940020330,	0.521949861784116290,	0.521907212323337700,	0.521864561557790600,	0.521821909487582560,	0.521779256112819720,	0.521736601433608670,	0.521693945450055870,	
+0.521651288162268470,	0.521608629570352920,	0.521565969674415710,	0.521523308474563300,	0.521480645970902930,	0.521437982163540980,	0.521395317052584020,	0.521352650638138400,	
+0.521309982920311610,	0.521267313899209770,	0.521224643574939360,	0.521181971947607630,	0.521139299017321030,	0.521096624784186170,	0.521053949248309390,	0.521011272409798050,	
+0.520968594268758630,	0.520925914825297600,	0.520883234079521530,	0.520840552031537670,	0.520797868681452500,	0.520755184029372600,	0.520712498075404320,	0.520669810819655240,	
+0.520627122262231620,	0.520584432403240150,	0.520541741242787290,	0.520499048780980410,	0.520456355017925980,	0.520413659953730230,	0.520370963588500660,	0.520328265922343820,	
+0.520285566955366210,	0.520242866687674280,	0.520200165119375610,	0.520157462250576570,	0.520114758081383740,	0.520072052611903810,	0.520029345842244030,	0.519986637772510860,	
+0.519943928402811120,	0.519901217733251260,	0.519858505763938660,	0.519815792494979780,	0.519773077926481420,	0.519730362058550050,	0.519687644891293040,	0.519644926424817080,	
+0.519602206659228290,	0.519559485594634380,	0.519516763231141820,	0.519474039568857290,	0.519431314607887380,	0.519388588348339450,	0.519345860790320080,	0.519303131933936070,	
+0.519260401779293890,	0.519217670326501010,	0.519174937575664020,	0.519132203526889600,	0.519089468180284340,	0.519046731535955820,	0.519003993594010500,	0.518961254354555090,	
+0.518918513817696270,	0.518875771983541510,	0.518833028852197290,	0.518790284423770510,	0.518747538698367650,	0.518704791676096290,	0.518662043357063010,	0.518619293741374170,	
+0.518576542829137570,	0.518533790620459570,	0.518491037115447080,	0.518448282314206590,	0.518405526216845770,	0.518362768823471210,	0.518320010134189710,	0.518277250149107750,	
+0.518234488868333120,	0.518191726291972190,	0.518148962420131980,	0.518106197252918950,	0.518063430790440930,	0.518020663032804250,	0.517977893980115840,	0.517935123632482400,	
+0.517892351990011490,	0.517849579052809820,	0.517806804820983620,	0.517764029294640940,	0.517721252473888120,	0.517678474358832190,	0.517635694949579730,	0.517592914246238430,	
+0.517550132248914770,	0.517507348957715770,	0.517464564372748010,	0.517421778494119300,	0.517378991321936100,	0.517336202856305440,	0.517293413097333900,	0.517250622045129170,	
+0.517207829699797950,	0.517165036061447040,	0.517122241130183240,	0.517079444906114240,	0.517036647389346630,	0.516993848579986980,	0.516951048478143100,	0.516908247083921580,	
+0.516865444397429430,	0.516822640418773350,	0.516779835148061030,	0.516737028585399050,	0.516694220730894550,	0.516651411584654110,	0.516608601146785530,	0.516565789417395500,	
+0.516522976396590950,	0.516480162084478560,	0.516437346481166130,	0.516394529586760460,	0.516351711401368370,	0.516308891925096550,	0.516266071158053010,	0.516223249100344230,	
+0.516180425752077340,	0.516137601113358930,	0.516094775184297030,	0.516051947964998090,	0.516009119455569040,	0.515966289656117460,	0.515923458566750150,	0.515880626187574240,	
+0.515837792518696330,	0.515794957560224310,	0.515752121312265000,	0.515709283774925310,	0.515666444948312040,	0.515623604832533000,	0.515580763427694990,	0.515537920733905140,	
+0.515495076751270040,	0.515452231479897600,	0.515409384919894630,	0.515366537071368150,	0.515323687934424960,	0.515280837509172970,	0.515237985795718890,	0.515195132794169400,	
+0.515152278504632520,	0.515109422927214840,	0.515066566062023720,	0.515023707909165740,	0.514980848468748920,	0.514937987740879950,	0.514895125725665980,	0.514852262423213910,	
+0.514809397833631550,	0.514766531957025600,	0.514723664793503400,	0.514680796343171650,	0.514637926606138270,	0.514595055582510060,	0.514552183272394270,	0.514509309675897590,	
+0.514466434793128040,	0.514423558624192310,	0.514380681169197440,	0.514337802428251110,	0.514294922401460350,	0.514252041088932300,	0.514209158490773750,	0.514166274607092740,	
+0.514123389437995960,	0.514080502983590760,	0.514037615243983950,	0.513994726219283440,	0.513951835909596030,	0.513908944315029090,	0.513866051435689530,	0.513823157271685040,	
+0.513780261823122750,	0.513737365090109810,	0.513694467072753010,	0.513651567771160500,	0.513608667185439070,	0.513565765315695530,	0.513522862162038020,	0.513479957724573330,	
+0.513437052003408720,	0.513394144998651210,	0.513351236710408610,	0.513308327138787930,	0.513265416283896440,	0.513222504145841030,	0.513179590724729740,	0.513136676020669480,	
+0.513093760033767500,	0.513050842764130820,	0.513007924211867360,	0.512965004377084030,	0.512922083259888310,	0.512879160860386870,	0.512836237178687980,	0.512793312214898540,	
+0.512750385969125810,	0.512707458441476690,	0.512664529632059330,	0.512621599540980630,	0.512578668168347520,	0.512535735514268120,	0.512492801578849470,	0.512449866362198800,	
+0.512406929864423040,	0.512363992085630330,	0.512321053025927680,	0.512278112685422340,	0.512235171064221340,	0.512192228162432820,	0.512149283980163790,	0.512106338517521410,	
+0.512063391774612910,	0.512020443751546320,	0.511977494448428550,	0.511934543865367080,	0.511891592002468920,	0.511848638859842110,	0.511805684437593670,	0.511762728735830730,	
+0.511719771754661210,	0.511676813494192360,	0.511633853954531430,	0.511590893135785540,	0.511547931038062840,	0.511504967661470240,	0.511462003006115220,	0.511419037072104790,	
+0.511376069859547200,	0.511333101368549370,	0.511290131599218880,	0.511247160551662640,	0.511204188225988790,	0.511161214622304570,	0.511118239740717350,	0.511075263581334040,	
+0.511032286144262990,	0.510989307429611240,	0.510946327437485910,	0.510903346167995040,	0.510860363621245870,	0.510817379797345760,	0.510774394696401730,	0.510731408318522260,	
+0.510688420663814150,	0.510645431732385080,	0.510602441524341980,	0.510559450039793190,	0.510516457278845760,	0.510473463241607140,	0.510430467928184580,	0.510387471338686230,	
+0.510344473473219100,	0.510301474331890880,	0.510258473914808500,	0.510215472222080410,	0.510172469253813540,	0.510129465010115580,	0.510086459491093550,	0.510043452696855800,	
+0.510000444627509380,	0.509957435283161510,	0.509914424663920340,	0.509871412769893120,	0.509828399601187420,	0.509785385157910390,	0.509742369440170150,	0.509699352448074070,	
+0.509656334181729620,	0.509613314641243930,	0.509570293826725250,	0.509527271738280940,	0.509484248376018470,	0.509441223740044970,	0.509398197830468690,	0.509355170647396990,	
+0.509312142190937460,	0.509269112461197100,	0.509226081458284300,	0.509183049182306390,	0.509140015633370410,	0.509096980811584830,	0.509053944717056670,	0.509010907349893740,	
+0.508967868710203160,	0.508924828798093310,	0.508881787613671420,	0.508838745157044970,	0.508795701428321310,	0.508752656427608810,	0.508709610155014590,	0.508666562610646470,	
+0.508623513794611460,	0.508580463707018040,	0.508537412347973560,	0.508494359717585500,	0.508451305815961100,	0.508408250643208940,	0.508365194199436040,	0.508322136484749780,	
+0.508279077499258600,	0.508236017243069770,	0.508192955716290750,	0.508149892919029120,	0.508106828851393020,	0.508063763513489920,	0.508020696905427390,	0.507977629027312800,	
+0.507934559879254400,	0.507891489461359650,	0.507848417773736240,	0.507805344816491310,	0.507762270589733440,	0.507719195093569890,	0.507676118328108440,	0.507633040293456240,	
+0.507589960989721760,	0.507546880417012460,	0.507503798575435480,	0.507460715465099520,	0.507417631086111710,	0.507374545438579740,	0.507331458522611190,	0.507288370338314200,	
+0.507245280885796460,	0.507202190165165430,	0.507159098176528490,	0.507116004919994200,	0.507072910395669930,	0.507029814603663480,	0.506986717544081980,	0.506943619217034120,	
+0.506900519622627170,	0.506857418760969010,	0.506814316632166810,	0.506771213236329340,	0.506728108573563760,	0.506685002643977870,	0.506641895447679120,	0.506598786984776010,	
+0.506555677255375980,	0.506512566259586290,	0.506469453997515640,	0.506426340469271260,	0.506383225674961190,	0.506340109614692560,	0.506296992288574050,	0.506253873696713040,	
+0.506210753839217430,	0.506167632716194470,	0.506124510327752850,	0.506081386673999930,	0.506038261755043520,	0.505995135570991180,	0.505952008121951290,	0.505908879408031420,	
+0.505865749429339260,	0.505822618185982510,	0.505779485678069520,	0.505736351905707760,	0.505693216869004810,	0.505650080568069150,	0.505606943003008350,	0.505563804173930100,	
+0.505520664080941980,	0.505477522724152690,	0.505434380103669480,	0.505391236219600360,	0.505348091072052810,	0.505304944661135290,	0.505261796986955500,	0.505218648049621240,	
+0.505175497849239990,	0.505132346385920310,	0.505089193659769790,	0.505046039670896230,	0.505002884419407220,	0.504959727905411440,	0.504916570129016250,	0.504873411090329350,	
+0.504830250789459310,	0.504787089226513610,	0.504743926401600150,	0.504700762314826520,	0.504657596966301300,	0.504614430356132180,	0.504571262484426960,	0.504528093351293230,	
+0.504484922956839550,	0.504441751301173640,	0.504398578384403380,	0.504355404206636160,	0.504312228767980990,	0.504269052068545110,	0.504225874108436670,	0.504182694887763130,	
+0.504139514406633290,	0.504096332665154630,	0.504053149663435060,	0.504009965401582380,	0.503966779879705060,	0.503923593097910790,	0.503880405056307160,	0.503837215755002950,	
+0.503794025194105770,	0.503750833373723390,	0.503707640293963530,	0.503664445954935090,	0.503621250356745430,	0.503578053499502690,	0.503534855383314440,	0.503491656008289380,	
+0.503448455374535200,	0.503405253482159920,	0.503362050331271130,	0.503318845921977510,	0.503275640254386870,	0.503232433328607120,	0.503189225144745840,	0.503146015702911840,	
+0.503102805003212920,	0.503059593045756540,	0.503016379830651620,	0.502973165358005740,	0.502929949627926920,	0.502886732640522860,	0.502843514395902250,	0.502800294894172990,	
+0.502757074135442910,	0.502713852119819780,	0.502670628847412430,	0.502627404318328530,	0.502584178532676010,	0.502540951490562770,	0.502497723192097510,	0.502454493637387920,	
+0.502411262826542140,	0.502368030759667740,	0.502324797436873750,	0.502281562858267750,	0.502238327023957320,	0.502195089934051600,	0.502151851588658160,	0.502108611987885030,	
+0.502065371131839910,	0.502022129020631920,	0.501978885654368550,	0.501935641033157910,	0.501892395157107820,	0.501849148026327070,	0.501805899640923480,	0.501762650001005170,	
+0.501719399106679840,	0.501676146958056400,	0.501632893555242650,	0.501589638898346620,	0.501546382987476110,	0.501503125822739930,	0.501459867404246080,	0.501416607732102060,	
+0.501373346806416990,	0.501330084627298560,	0.501286821194854900,	0.501243556509193720,	0.501200290570424150,	0.501157023378653750,	0.501113754933990910,	0.501070485236543180,	
+0.501027214286419720,	0.500983942083728210,	0.500940668628576780,	0.500897393921073350,	0.500854117961326840,	0.500810840749444930,	0.500767562285535980,	0.500724282569707800,	
+0.500681001602069190,	0.500637719382728160,	0.500594435911792760,	0.500551151189370990,	0.500507865215571670,	0.500464577990502590,	0.500421289514271780,	0.500377999786988160,	
+0.500334708808759520,	0.500291416579694110,	0.500248123099899740,	0.500204828369485430,	0.500161532388559090,	0.500118235157228860,	0.500074936675602770,	0.500031636943789600,	
+0.499988335961897460,	0.499945033730034400,	0.499901730248308420,	0.499858425516828460,	0.499815119535702460,	0.499771812305038640,	0.499728503824944940,	0.499685194095530310,	
+0.499641883116902720,	0.499598570889170030,	0.499555257412441330,	0.499511942686824470,	0.499468626712427750,	0.499425309489359090,	0.499381991017727510,	0.499338671297640980,	
+0.499295350329207800,	0.499252028112535770,	0.499208704647734150,	0.499165379934910720,	0.499122053974173860,	0.499078726765631480,	0.499035398309392640,	0.498992068605565330,	
+0.498948737654257850,	0.498905405455578100,	0.498862072009635280,	0.498818737316537250,	0.498775401376391980,	0.498732064189308600,	0.498688725755395080,	0.498645386074759720,	
+0.498602045147510550,	0.498558702973756600,	0.498515359553605930,	0.498472014887166860,	0.498428668974547350,	0.498385321815856540,	0.498341973411202450,	0.498298623760693450,	
+0.498255272864437440,	0.498211920722543720,	0.498168567335120100,	0.498125212702275110,	0.498081856824116710,	0.498038499700754090,	0.497995141332295170,	0.497951781718848410,	
+0.497908420860521780,	0.497865058757424540,	0.497821695409664590,	0.497778330817350070,	0.497734964980590110,	0.497691597899492690,	0.497648229574166320,	0.497604860004718990,	
+0.497561489191259860,	0.497518117133897040,	0.497474743832738870,	0.497431369287893550,	0.497387993499470100,	0.497344616467576720,	0.497301238192321800,	0.497257858673813390,	
+0.497214477912160720,	0.497171095907471830,	0.497127712659855230,	0.497084328169418940,	0.497040942436272230,	0.496997555460523210,	0.496954167242279870,	0.496910777781651490,	
+0.496867387078746170,	0.496823995133672370,	0.496780601946538230,	0.496737207517452930,	0.496693811846524670,	0.496650414933861810,	0.496607016779572590,	0.496563617383766200,	
+0.496520216746550720,	0.496476814868034740,	0.496433411748326340,	0.496390007387534800,	0.496346601785768230,	0.496303194943135130,	0.496259786859743700,	0.496216377535703130,	
+0.496172966971121680,	0.496129555166107410,	0.496086142120769620,	0.496042727835216520,	0.495999312309556570,	0.495955895543897910,	0.495912477538349940,	0.495869058293020800,	
+0.495825637808018970,	0.495782216083452690,	0.495738793119431250,	0.495695368916062810,	0.495651943473455980,	0.495608516791718860,	0.495565088870960900,	0.495521659711290140,	
+0.495478229312815270,	0.495434797675644470,	0.495391364799886990,	0.495347930685651190,	0.495304495333045490,	0.495261058742178180,	0.495217620913158630,	0.495174181846095020,	
+0.495130741541095600,	0.495087299998269670,	0.495043857217725480,	0.495000413199571660,	0.494956967943916410,	0.494913521450869200,	0.494870073720538100,	0.494826624753031850,	
+0.494783174548458660,	0.494739723106927930,	0.494696270428547860,	0.494652816513427130,	0.494609361361673940,	0.494565904973397750,	0.494522447348706820,	0.494478988487709770,	
+0.494435528390514860,	0.494392067057231540,	0.494348604487968020,	0.494305140682832600,	0.494261675641934680,	0.494218209365382630,	0.494174741853285030,	0.494131273105750220,	
+0.494087803122887580,	0.494044331904805460,	0.494000859451612480,	0.493957385763416970,	0.493913910840328430,	0.493870434682455060,	0.493826957289905610,	0.493783478662788380,	
+0.493739998801212890,	0.493696517705287330,	0.493653035375120510,	0.493609551810820720,	0.493566067012497440,	0.493522580980258970,	0.493479093714213670,	0.493435605214471050,	
+0.493392115481139370,	0.493348624514327430,	0.493305132314143520,	0.493261638880697240,	0.493218144214096770,	0.493174648314451010,	0.493131151181868180,	0.493087652816457890,	
+0.493044153218328510,	0.493000652387588670,	0.492957150324346840,	0.492913647028712540,	0.492870142500794140,	0.492826636740700320,	0.492783129748539550,	0.492739621524421360,	
+0.492696112068454100,	0.492652601380746180,	0.492609089461407130,	0.492565576310545430,	0.492522061928269690,	0.492478546314688460,	0.492435029469911250,	0.492391511394046470,	
+0.492347992087202870,	0.492304471549488920,	0.492260949781014200,	0.492217426781887070,	0.492173902552216440,	0.492130377092110600,	0.492086850401679210,	0.492043322481030720,	
+0.491999793330273940,	0.491956262949517280,	0.491912731338870310,	0.491869198498441570,	0.491825664428339800,	0.491782129128673470,	0.491738592599552220,	0.491695054841084500,	
+0.491651515853378740,	0.491607975636544570,	0.491564434190690510,	0.491520891515925320,	0.491477347612357510,	0.491433802480096720,	0.491390256119251470,	0.491346708529930510,	
+0.491303159712242420,	0.491259609666296840,	0.491216058392202230,	0.491172505890067450,	0.491128952160001080,	0.491085397202112640,	0.491041841016510720,	0.490998283603304220,	
+0.490954724962601620,	0.490911165094512600,	0.490867603999145700,	0.490824041676609310,	0.490780478127013310,	0.490736913350466040,	0.490693347347076540,	0.490649780116953260,	
+0.490606211660205900,	0.490562641976942990,	0.490519071067273550,	0.490475498931305990,	0.490431925569150050,	0.490388350980914380,	0.490344775166707770,	0.490301198126638860,	
+0.490257619860817280,	0.490214040369351730,	0.490170459652351060,	0.490126877709923860,	0.490083294542179800,	0.490039710149227540,	0.489996124531175640,	0.489952537688133790,	
+0.489908949620210590,	0.489865360327515040,	0.489821769810155680,	0.489778178068242310,	0.489734585101883500,	0.489690990911188170,	0.489647395496265010,	0.489603798857223770,	
+0.489560200994173020,	0.489516601907221740,	0.489473001596478610,	0.489429400062053320,	0.489385797304054570,	0.489342193322591320,	0.489298588117772160,	0.489254981689706940,	
+0.489211374038504290,	0.489167765164273180,	0.489124155067122310,	0.489080543747161370,	0.489036931204499150,	0.488993317439244120,	0.488949702451506260,	0.488906086241394140,	
+0.488862468809016790,	0.488818850154482840,	0.488775230277902210,	0.488731609179383520,	0.488687986859035750,	0.488644363316967640,	0.488600738553289000,	0.488557112568108520,	
+0.488513485361535270,	0.488469856933677950,	0.488426227284646350,	0.488382596414549170,	0.488338964323495490,	0.488295331011594060,	0.488251696478954610,	0.488208060725686010,	
+0.488164423751896840,	0.488120785557696950,	0.488077146143195140,	0.488033505508500440,	0.487989863653721660,	0.487946220578968530,	0.487902576284349850,	0.487858930769974770,	
+0.487815284035951980,	0.487771636082391320,	0.487727986909401610,	0.487684336517091920,	0.487640684905571000,	0.487597032074948760,	0.487553378025333940,	0.487509722756835680,	
+0.487466066269562680,	0.487422408563624950,	0.487378749639131190,	0.487335089496190140,	0.487291428134911830,	0.487247765555404890,	0.487204101757778560,	0.487160436742141540,	
+0.487116770508603860,	0.487073103057274250,	0.487029434388261910,	0.486985764501675520,	0.486942093397625180,	0.486898421076219560,	0.486854747537567910,	0.486811072781778990,	
+0.486767396808962800,	0.486723719619228110,	0.486680041212684100,	0.486636361589439630,	0.486592680749604660,	0.486548998693287940,	0.486505315420598330,	0.486461630931645850,	
+0.486417945226539310,	0.486374258305387890,	0.486330570168300390,	0.486286880815386900,	0.486243190246756220,	0.486199498462517530,	0.486155805462779700,	0.486112111247652800,	
+0.486068415817245580,	0.486024719171667340,	0.485981021311026880,	0.485937322235434290,	0.485893621944998360,	0.485849920439828390,	0.485806217720033240,	0.485762513785722940,	
+0.485718808637006340,	0.485675102273992740,	0.485631394696791010,	0.485587685905511160,	0.485543975900262050,	0.485500264681152650,	0.485456552248292980,	0.485412838601791960,	
+0.485369123741758830,	0.485325407668302460,	0.485281690381533020,	0.485237971881559260,	0.485194252168490660,	0.485150531242436010,	0.485106809103505400,	0.485063085751807790,	
+0.485019361187452480,	0.484975635410548390,	0.484931908421205540,	0.484888180219532950,	0.484844450805639930,	0.484800720179635380,	0.484756988341629450,	0.484713255291730980,	
+0.484669521030049010,	0.484625785556693670,	0.484582048871773810,	0.484538310975398840,	0.484494571867677750,	0.484450831548720540,	0.484407090018636300,	0.484363347277534330,	
+0.484319603325523600,	0.484275858162714290,	0.484232111789215270,	0.484188364205136000,	0.484144615410585450,	0.484100865405673710,	0.484057114190509840,	0.484013361765203150,	
+0.483969608129862730,	0.483925853284598640,	0.483882097229519910,	0.483838339964735520,	0.483794581490355700,	0.483750821806489480,	0.483707060913246110,	0.483663298810734780,	
+0.483619535499065560,	0.483575770978347470,	0.483532005248690000,	0.483488238310202100,	0.483444470162994020,	0.483400700807174730,	0.483356930242853700,	0.483313158470139950,	
+0.483269385489143720,	0.483225611299973990,	0.483181835902740280,	0.483138059297551550,	0.483094281484518110,	0.483050502463748920,	0.483006722235353460,	0.482962940799440850,	
+0.482919158156121240,	0.482875374305503760,	0.482831589247697480,	0.482787802982812540,	0.482744015510958190,	0.482700226832243730,	0.482656436946778340,	0.482612645854672230,	
+0.482568853556034520,	0.482525060050974670,	0.482481265339601780,	0.482437469422026140,	0.482393672298356780,	0.482349873968703270,	0.482306074433174690,	0.482262273691881290,	
+0.482218471744932260,	0.482174668592436960,	0.482130864234504690,	0.482087058671245570,	0.482043251902768870,	0.481999443929183650,	0.481955634750600160,	0.481911824367127590,	
+0.481868012778875480,	0.481824199985952940,	0.481780385988470340,	0.481736570786536700,	0.481692754380261660,	0.481648936769754400,	0.481605117955125120,	0.481561297936483060,	
+0.481517476713937740,	0.481473654287598360,	0.481429830657575220,	0.481386005823977560,	0.481342179786914850,	0.481298352546496280,	0.481254524102832200,	0.481210694456031870,	
+0.481166863606204360,	0.481123031553460090,	0.481079198297908290,	0.481035363839658450,	0.480991528178819850,	0.480947691315502750,	0.480903853249816490,	0.480860013981870560,	
+0.480816173511774190,	0.480772331839637860,	0.480728488965570630,	0.480684644889682160,	0.480640799612081730,	0.480596953132879700,	0.480553105452185270,	0.480509256570108070,	
+0.480465406486757340,	0.480421555202243500,	0.480377702716675740,	0.480333849030163350,	0.480289994142816760,	0.480246138054745140,	0.480202280766058200,	0.480158422276865170,	
+0.480114562587276470,	0.480070701697401350,	0.480026839607349490,	0.479982976317230140,	0.479939111827153710,	0.479895246137229500,	0.479851379247567210,	0.479807511158276080,	
+0.479763641869466570,	0.479719771381247940,	0.479675899693729870,	0.479632026807021660,	0.479588152721233780,	0.479544277436475540,	0.479500400952856620,	0.479456523270486270,	
+0.479412644389475010,	0.479368764309932140,	0.479324883031966960,	0.479281000555689950,	0.479237116881210510,	0.479193232008638230,	0.479149345938082450,	0.479105458669653710,	
+0.479061570203461350,	0.479017680539615080,	0.478973789678224180,	0.478929897619399190,	0.478886004363249460,	0.478842109909884740,	0.478798214259414380,	0.478754317411948850,	
+0.478710419367597510,	0.478666520126470150,	0.478622619688676090,	0.478578718054325840,	0.478534815223528810,	0.478490911196394360,	0.478447005973033020,	0.478403099553554200,	
+0.478359191938067580,	0.478315283126682590,	0.478271373119509850,	0.478227461916658600,	0.478183549518238720,	0.478139635924359600,	0.478095721135131770,	0.478051805150664590,	
+0.478007887971067970,	0.477963969596451210,	0.477920050026924890,	0.477876129262598480,	0.477832207303581720,	0.477788284149984090,	0.477744359801916100,	0.477700434259487270,	
+0.477656507522806920,	0.477612579591985660,	0.477568650467132980,	0.477524720148358670,	0.477480788635772200,	0.477436855929484150,	0.477392922029603930,	0.477348986936241390,	
+0.477305050649506010,	0.477261113169508420,	0.477217174496358030,	0.477173234630164700,	0.477129293571037890,	0.477085351319088250,	0.477041407874425230,	0.476997463237158690,	
+0.476953517407398110,	0.476909570385254110,	0.476865622170836170,	0.476821672764254190,	0.476777722165617650,	0.476733770375037170,	0.476689817392622280,	0.476645863218482460,	
+0.476601907852728380,	0.476557951295469520,	0.476513993546815780,	0.476470034606876650,	0.476426074475762850,	0.476382113153583860,	0.476338150640449600,	0.476294186936469580,	
+0.476250222041754430,	0.476206255956413750,	0.476162288680557430,	0.476118320214295010,	0.476074350557737170,	0.476030379710993490,	0.475986407674173830,	0.475942434447387760,	
+0.475898460030745980,	0.475854484424358070,	0.475810507628333550,	0.475766529642783150,	0.475722550467816420,	0.475678570103543310,	0.475634588550073400,	0.475590605807517440,	
+0.475546621875984900,	0.475502636755585850,	0.475458650446429820,	0.475414662948627550,	0.475370674262288630,	0.475326684387523010,	0.475282693324440290,	0.475238701073151190,	
+0.475194707633765370,	0.475150713006392780,	0.475106717191143060,	0.475062720188126900,	0.475018721997453930,	0.474974722619233790,	0.474930722053577170,	0.474886720300593810,	
+0.474842717360393630,	0.474798713233086260,	0.474754707918782550,	0.474710701417591970,	0.474666693729624720,	0.474622684854990320,	0.474578674793799620,	0.474534663546162190,	
+0.474490651112188130,	0.474446637491987070,	0.474402622685669740,	0.474358606693345900,	0.474314589515125560,	0.474270571151118310,	0.474226551601435060,	0.474182530866185450,	
+0.474138508945479040,	0.474094485839426820,	0.474050461548138350,	0.474006436071723770,	0.473962409410292660,	0.473918381563955940,	0.473874352532823280,	0.473830322317004730,	
+0.473786290916609950,	0.473742258331749880,	0.473698224562534130,	0.473654189609072850,	0.473610153471475670,	0.473566116149853560,	0.473522077644316090,	0.473478037954973450,	
+0.473433997081935340,	0.473389955025312610,	0.473345911785215010,	0.473301867361752620,	0.473257821755035170,	0.473213774965173530,	0.473169726992277500,	0.473125677836456760,	
+0.473081627497822180,	0.473037575976483550,	0.472993523272551010,	0.472949469386134190,	0.472905414317344170,	0.472861358066290590,	0.472817300633083580,	0.472773242017833000,	
+0.472729182220649640,	0.472685121241643360,	0.472641059080924240,	0.472596995738602140,	0.472552931214787860,	0.472508865509591310,	0.472464798623122630,	0.472420730555491500,	
+0.472376661306808940,	0.472332590877184770,	0.472288519266728660,	0.472244446475551690,	0.472200372503763620,	0.472156297351474570,	0.472112221018794460,	0.472068143505834150,	
+0.472024064812703480,	0.471979984939512600,	0.471935903886371410,	0.471891821653390890,	0.471847738240680770,	0.471803653648351310,	0.471759567876512300,	0.471715480925274820,	
+0.471671392794748620,	0.471627303485043890,	0.471583212996270540,	0.471539121328539590,	0.471495028481960790,	0.471450934456644040,	0.471406839252700330,	0.471362742870239550,	
+0.471318645309371900,	0.471274546570207230,	0.471230446652856630,	0.471186345557429890,	0.471142243284037250,	0.471098139832788640,	0.471054035203795070,	0.471009929397166460,	
+0.470965822413012990,	0.470921714251444520,	0.470877604912572250,	0.470833494396505900,	0.470789382703355800,	0.470745269833231890,	0.470701155786245220,	0.470657040562505620,	
+0.470612924162123410,	0.470568806585208550,	0.470524687831872070,	0.470480567902223810,	0.470436446796373750,	0.470392324514432970,	0.470348201056511430,	0.470304076422719320,	
+0.470259950613166670,	0.470215823627964550,	0.470171695467222820,	0.470127566131051890,	0.470083435619561620,	0.470039303932863140,	0.469995171071066480,	0.469951037034281820,	
+0.469906901822619180,	0.469862765436189710,	0.469818627875103310,	0.469774489139470340,	0.469730349229400770,	0.469686208145005670,	0.469642065886395120,	0.469597922453678980,	
+0.469553777846968450,	0.469509632066373420,	0.469465485112004370,	0.469421336983971150,	0.469377187682385010,	0.469333037207355920,	0.469288885558994230,	0.469244732737409960,	
+0.469200578742714200,	0.469156423575017020,	0.469112267234428780,	0.469068109721059450,	0.469023951035020260,	0.468979791176421190,	0.468935630145372650,	0.468891467941984660,	
+0.468847304566368360,	0.468803140018633820,	0.468758974298891020,	0.468714807407251190,	0.468670639343824360,	0.468626470108720940,	0.468582299702050900,	0.468538128123925530,	
+0.468493955374454820,	0.468449781453749270,	0.468405606361918800,	0.468361430099074770,	0.468317252665327140,	0.468273074060786390,	0.468228894285562580,	0.468184713339766860,	
+0.468140531223509400,	0.468096347936900640,	0.468052163480050580,	0.468007977853070520,	0.467963791056070500,	0.467919603089160640,	0.467875413952452130,	0.467831223646055120,	
+0.467787032170080000,	0.467742839524636970,	0.467698645709837210,	0.467654450725790820,	0.467610254572608300,	0.467566057250399740,	0.467521858759276490,	0.467477659099348520,	
+0.467433458270726470,	0.467389256273520350,	0.467345053107841470,	0.467300848773799960,	0.467256643271506340,	0.467212436601070700,	0.467168228762604390,	0.467124019756217530,	
+0.467079809582020560,	0.467035598240123690,	0.466991385730638250,	0.466947172053674310,	0.466902957209342110,	0.466858741197752840,	0.466814524019016740,	0.466770305673244350,	
+0.466726086160545780,	0.466681865481032350,	0.466637643634814300,	0.466593420622002150,	0.466549196442706040,	0.466504971097037370,	0.466460744585106220,	0.466416516907023240,	
+0.466372288062898540,	0.466328058052843550,	0.466283826876968400,	0.466239594535383660,	0.466195361028199580,	0.466151126355527470,	0.466106890517477560,	0.466062653514160040,	
+0.466018415345686220,	0.465974176012166450,	0.465929935513711200,	0.465885693850430660,	0.465841451022436350,	0.465797207029838400,	0.465752961872747400,	0.465708715551273630,	
+0.465664468065528470,	0.465620219415622150,	0.465575969601665250,	0.465531718623768080,	0.465487466482041980,	0.465443213176597200,	0.465398958707544390,	0.465354703074993770,	
+0.465310446279056820,	0.465266188319843730,	0.465221929197464800,	0.465177668912031440,	0.465133407463653890,	0.465089144852442850,	0.465044881078508550,	0.465000616141962420,	
+0.464956350042914750,	0.464912082781476220,	0.464867814357757090,	0.464823544771868770,	0.464779274023921660,	0.464735002114026300,	0.464690729042293080,	0.464646454808833430,	
+0.464602179413757640,	0.464557902857176410,	0.464513625139200030,	0.464469346259939960,	0.464425066219506520,	0.464380785018010440,	0.464336502655562030,	0.464292219132272700,	
+0.464247934448252850,	0.464203648603612740,	0.464159361598463940,	0.464115073432916750,	0.464070784107081860,	0.464026493621069570,	0.463982201974991510,	0.463937909168957880,	
+0.463893615203079530,	0.463849320077466710,	0.463805023792230990,	0.463760726347482780,	0.463716427743332660,	0.463672127979891100,	0.463627827057269630,	0.463583524975578590,	
+0.463539221734928730,	0.463494917335430470,	0.463450611777195260,	0.463406305060333530,	0.463361997184955630,	0.463317688151173190,	0.463273377959096460,	0.463229066608836340,	
+0.463184754100503080,	0.463140440434208430,	0.463096125610062580,	0.463051809628176490,	0.463007492488660470,	0.462963174191626080,	0.462918854737183800,	0.462874534125444330,	
+0.462830212356518170,	0.462785889430516850,	0.462741565347550840,	0.462697240107730890,	0.462652913711167460,	0.462608586157972120,	0.462564257448255360,	0.462519927582127510,	
+0.462475596559700270,	0.462431264381084010,	0.462386931046389620,	0.462342596555727510,	0.462298260909209280,	0.462253924106945380,	0.462209586149046730,	0.462165247035623670,	
+0.462120906766787910,	0.462076565342649850,	0.462032222763320400,	0.461987879028910030,	0.461943534139530320,	0.461899188095291740,	0.461854840896305240,	0.461810492542681250,	
+0.461766143034531400,	0.461721792371966200,	0.461677440555096130,	0.461633087584032880,	0.461588733458886850,	0.461544378179769010,	0.461500021746789830,	0.461455664160061010,	
+0.461411305419693050,	0.461366945525796770,	0.461322584478482790,	0.461278222277862690,	0.461233858924047060,	0.461189494417146790,	0.461145128757272370,	0.461100761944535530,	
+0.461056393979046800,	0.461012024860917020,	0.460967654590256850,	0.460923283167177960,	0.460878910591790810,	0.460834536864206390,	0.460790161984535260,	0.460745785952889060,	
+0.460701408769378480,	0.460657030434113930,	0.460612650947207210,	0.460568270308768850,	0.460523888518909850,	0.460479505577740700,	0.460435121485373190,	0.460390736241917900,	
+0.460346349847485740,	0.460301962302187340,	0.460257573606134400,	0.460213183759437540,	0.460168792762207680,	0.460124400614555510,	0.460080007316592710,	0.460035612868429870,	
+0.459991217270178000,	0.459946820521947740,	0.459902422623850780,	0.459858023575997750,	0.459813623378499290,	0.459769222031467200,	0.459724819535011990,	0.459680415889244800,	
+0.459636011094276100,	0.459591605150217800,	0.459547198057180530,	0.459502789815275200,	0.459458380424612510,	0.459413969885304310,	0.459369558197461170,	0.459325145361194120,	
+0.459280731376613790,	0.459236316243832100,	0.459191899962959560,	0.459147482534107250,	0.459103063957385870,	0.459058644232907260,	0.459014223360782010,	0.458969801341120750,	
+0.458925378174035450,	0.458880953859636730,	0.458836528398035570,	0.458792101789342710,	0.458747674033670010,	0.458703245131128090,	0.458658815081828040,	0.458614383885880610,	
+0.458569951543397580,	0.458525518054489710,	0.458481083419268020,	0.458436647637843200,	0.458392210710327210,	0.458347772636830690,	0.458303333417464710,	0.458258893052340020,	
+0.458214451541568480,	0.458170008885260770,	0.458125565083528090,	0.458081120136481110,	0.458036674044231710,	0.457992226806890610,	0.457947778424568570,	0.457903328897377450,	
+0.457858878225428030,	0.457814426408831410,	0.457769973447698380,	0.457725519342140730,	0.457681064092269330,	0.457636607698195250,	0.457592150160029240,	0.457547691477883320,	
+0.457503231651868130,	0.457458770682094840,	0.457414308568674210,	0.457369845311718260,	0.457325380911337680,	0.457280915367643650,	0.457236448680746920,	0.457191980850759460,	
+0.457147511877792070,	0.457103041761955490,	0.457058570503361740,	0.457014098102121510,	0.456969624558346050,	0.456925149872146160,	0.456880674043633750,	0.456836197072919670,	
+0.456791718960115110,	0.456747239705330820,	0.456702759308678870,	0.456658277770270020,	0.456613795090215490,	0.456569311268626040,	0.456524826305613700,	0.456480340201289300,	
+0.456435852955764110,	0.456391364569148810,	0.456346875041555520,	0.456302384373095060,	0.456257892563878280,	0.456213399614017080,	0.456168905523622440,	0.456124410292805480,	
+0.456079913921677180,	0.456035416410349450,	0.455990917758933190,	0.455946417967539600,	0.455901917036279580,	0.455857414965265220,	0.455812911754607250,	0.455768407404417040,	
+0.455723901914805380,	0.455679395285884410,	0.455634887517764930,	0.455590378610558230,	0.455545868564375180,	0.455501357379327840,	0.455456845055527140,	0.455412331593083920,	
+0.455367816992110260,	0.455323301252717080,	0.455278784375015620,	0.455234266359116850,	0.455189747205132780,	0.455145226913174330,	0.455100705483352850,	0.455056182915779150,	
+0.455011659210565410,	0.454967134367822550,	0.454922608387661850,	0.454878081270194250,	0.454833553015531800,	0.454789023623785480,	0.454744493095066590,	0.454699961429486100,	
+0.454655428627156080,	0.454610894688187490,	0.454566359612691650,	0.454521823400779570,	0.454477286052563270,	0.454432747568153770,	0.454388207947662050,	0.454343667191200170,	
+0.454299125298879110,	0.454254582270810230,	0.454210038107104530,	0.454165492807874100,	0.454120946373229970,	0.454076398803283490,	0.454031850098145560,	0.453987300257928440,	
+0.453942749282743030,	0.453898197172700800,	0.453853643927912660,	0.453809089548490810,	0.453764534034546250,	0.453719977386190300,	0.453675419603534080,	0.453630860686689670,	
+0.453586300635768100,	0.453541739450880390,	0.453497177132138720,	0.453452613679654120,	0.453408049093537990,	0.453363483373901370,	0.453318916520856370,	0.453274348534514090,	
+0.453229779414985990,	0.453185209162383030,	0.453140637776817400,	0.453096065258400240,	0.453051491607242900,	0.453006916823456400,	0.452962340907153040,	0.452917763858443790,	
+0.452873185677440170,	0.452828606364253150,	0.452784025918995030,	0.452739444341776880,	0.452694861632709670,	0.452650277791905750,	0.452605692819476100,	0.452561106715532240,	
+0.452516519480185180,	0.452471931113547220,	0.452427341615729510,	0.452382750986843380,	0.452338159226999990,	0.452293566336311570,	0.452248972314889250,	0.452204377162844510,	
+0.452159780880288460,	0.452115183467333310,	0.452070584924090250,	0.452025985250670670,	0.451981384447185770,	0.451936782513747800,	0.451892179450467830,	0.451847575257457450,	
+0.451802969934827710,	0.451758363482690990,	0.451713755901158360,	0.451669147190340900,	0.451624537350351020,	0.451579926381299730,	0.451535314283298680,	0.451490701056458940,	
+0.451446086700892810,	0.451401471216711480,	0.451356854604026470,	0.451312236862948970,	0.451267617993591220,	0.451222997996064470,	0.451178376870480180,	0.451133754616949540,	
+0.451089131235584970,	0.451044506726497540,	0.450999881089798830,	0.450955254325600070,	0.450910626434013530,	0.450865997415150430,	0.450821367269121920,	0.450776735996040460,	
+0.450732103596017120,	0.450687470069163490,	0.450642835415590800,	0.450598199635411420,	0.450553562728736590,	0.450508924695677770,	0.450464285536346320,	0.450419645250854540,	
+0.450375003839313610,	0.450330361301835180,	0.450285717638530420,	0.450241072849511810,	0.450196426934890540,	0.450151779894778170,	0.450107131729285960,	0.450062482438526310,	
+0.450017832022610480,	0.449973180481649640,	0.449928527815756260,	0.449883874025041540,	0.449839219109617160,	0.449794563069594310,	0.449749905905085460,	0.449705247616201900,	
+0.449660588203055160,	0.449615927665756530,	0.449571266004418550,	0.449526603219152390,	0.449481939310069690,	0.449437274277281750,	0.449392608120901040,	0.449347940841038800,	
+0.449303272437806660,	0.449258602911316030,	0.449213932261679220,	0.449169260489007630,	0.449124587593412450,	0.449079913575006210,	0.449035238433900200,	0.448990562170206110,	
+0.448945884784035190,	0.448901206275499950,	0.448856526644711710,	0.448811845891782140,	0.448767164016822600,	0.448722481019945500,	0.448677796901262250,	0.448633111660884430,	
+0.448588425298923510,	0.448543737815491890,	0.448499049210700880,	0.448454359484662330,	0.448409668637487440,	0.448364976669288760,	0.448320283580177670,	0.448275589370265900,	
+0.448230894039664710,	0.448186197588486710,	0.448141500016843160,	0.448096801324845530,	0.448052101512606270,	0.448007400580236750,	0.447962698527848760,	0.447917995355553540,	
+0.447873291063463800,	0.447828585651690810,	0.447783879120346400,	0.447739171469541840,	0.447694462699389780,	0.447649752810001580,	0.447605041801488970,	0.447560329673963360,	
+0.447515616427537340,	0.447470902062322260,	0.447426186578429920,	0.447381469975971720,	0.447336752255060250,	0.447292033415806920,	0.447247313458323080,	0.447202592382721360,	
+0.447157870189113130,	0.447113146877610280,	0.447068422448324120,	0.447023696901367340,	0.446978970236851290,	0.446934242454887830,	0.446889513555588370,	0.446844783539065540,	
+0.446800052405430690,	0.446755320154795740,	0.446710586787272100,	0.446665852302972400,	0.446621116702008050,	0.446576379984490960,	0.446531642150532480,	0.446486903200245260,	
+0.446442163133740800,	0.446397421951130580,	0.446352679652527170,	0.446307936238042050,	0.446263191707787110,	0.446218446061873770,	0.446173699300414730,	0.446128951423521490,	
+0.446084202431305810,	0.446039452323879200,	0.445994701101354420,	0.445949948763842860,	0.445905195311456450,	0.445860440744306640,	0.445815685062506130,	0.445770928266166380,	
+0.445726170355399350,	0.445681411330316470,	0.445636651191030460,	0.445591889937652810,	0.445547127570295460,	0.445502364089069900,	0.445457599494088810,	0.445412833785463700,	
+0.445368066963306160,	0.445323299027728830,	0.445278529978843260,	0.445233759816761330,	0.445188988541594610,	0.445144216153455840,	0.445099442652456550,	0.445054668038708630,	
+0.445009892312323630,	0.444965115473414330,	0.444920337522092200,	0.444875558458469210,	0.444830778282656990,	0.444785996994768170,	0.444741214594914390,	0.444696431083207560,	
+0.444651646459759300,	0.444606860724682250,	0.444562073878088100,	0.444517285920088320,	0.444472496850795760,	0.444427706670321940,	0.444382915378778890,	0.444338122976278120,	
+0.444293329462932430,	0.444248534838853460,	0.444203739104153120,	0.444158942258943030,	0.444114144303335960,	0.444069345237443570,	0.444024545061377840,	0.443979743775250290,	
+0.443934941379173830,	0.443890137873259980,	0.443845333257620820,	0.443800527532367930,	0.443755720697614040,	0.443710912753470970,	0.443666103700050110,	0.443621293537464430,	
+0.443576482265825580,	0.443531669885245450,	0.443486856395835740,	0.443442041797709300,	0.443397226090977810,	0.443352409275753200,	0.443307591352147200,	0.443262772320272560,	
+0.443217952180241070,	0.443173130932164650,	0.443128308576155040,	0.443083485112324980,	0.443038660540786280,	0.442993834861650890,	0.442949008075030570,	0.442904180181038050,	
+0.442859351179785140,	0.442814521071383860,	0.442769689855945840,	0.442724857533583980,	0.442680024104410040,	0.442635189568535590,	0.442590353926073600,	0.442545517177135690,	
+0.442500679321834010,	0.442455840360280240,	0.442411000292587230,	0.442366159118866730,	0.442321316839230870,	0.442276473453791290,	0.442231628962660940,	0.442186783365951520,	
+0.442141936663775100,	0.442097088856243490,	0.442052239943469540,	0.442007389925564990,	0.441962538802641970,	0.441917686574812170,	0.441872833242188620,	0.441827978804882950,	
+0.441783123263006890,	0.441738266616673480,	0.441693408865994400,	0.441648550011081780,	0.441603690052047360,	0.441558828989004170,	0.441513966822063900,	0.441469103551338670,	
+0.441424239176940290,	0.441379373698981730,	0.441334507117574770,	0.441289639432831500,	0.441244770644863730,	0.441199900753784460,	0.441155029759705390,	0.441110157662738810,	
+0.441065284462996370,	0.441020410160591180,	0.440975534755634950,	0.440930658248239460,	0.440885780638517740,	0.440840901926581540,	0.440796022112543100,	0.440751141196514260,	
+0.440706259178607900,	0.440661376058935910,	0.440616491837610480,	0.440571606514743420,	0.440526720090447740,	0.440481832564835310,	0.440436943938018240,	0.440392054210108410,	
+0.440347163381218880,	0.440302271451461450,	0.440257378420948310,	0.440212484289791320,	0.440167589058103490,	0.440122692725996740,	0.440077795293582870,	0.440032896760974900,	
+0.439987997128284620,	0.439943096395624460,	0.439898194563106080,	0.439853291630842640,	0.439808387598945970,	0.439763482467528330,	0.439718576236701570,	0.439673668906578770,	
+0.439628760477271840,	0.439583850948892960,	0.439538940321554050,	0.439494028595368240,	0.439449115770447320,	0.439404201846903650,	0.439359286824849040,	0.439314370704396610,	
+0.439269453485658270,	0.439224535168746270,	0.439179615753772570,	0.439134695240850190,	0.439089773630091110,	0.439044850921607170,	0.438999927115511560,	0.438955002211916080,	
+0.438910076210933090,	0.438865149112674490,	0.438820220917253480,	0.438775291624781900,	0.438730361235372070,	0.438685429749135940,	0.438640497166186640,	0.438595563486636090,	
+0.438550628710596630,	0.438505692838180190,	0.438460755869499950,	0.438415817804667820,	0.438370878643796150,	0.438325938386996850,	0.438280997034383110,	0.438236054586066900,	
+0.438191111042160130,	0.438146166402775980,	0.438101220668026430,	0.438056273838023870,	0.438011325912880170,	0.437966376892708560,	0.437921426777621030,	0.437876475567729910,	
+0.437831523263147230,	0.437786569863986120,	0.437741615370358550,	0.437696659782376980,	0.437651703100153390,	0.437606745323800890,	0.437561786453431580,	0.437516826489157740,	
+0.437471865431091510,	0.437426903279345970,	0.437381940034033130,	0.437336975695265140,	0.437292010263155060,	0.437247043737814920,	0.437202076119357190,	0.437157107407893930,	
+0.437112137603538230,	0.437067166706402220,	0.437022194716598260,	0.436977221634238470,	0.436932247459435990,	0.436887272192302890,	0.436842295832951640,	0.436797318381494220,	
+0.436752339838043900,	0.436707360202712720,	0.436662379475613150,	0.436617397656857250,	0.436572414746558280,	0.436527430744828250,	0.436482445651779630,	0.436437459467524490,	
+0.436392472192176080,	0.436347483825846540,	0.436302494368647880,	0.436257503820693390,	0.436212512182095110,	0.436167519452965560,	0.436122525633416860,	0.436077530723562200,	
+0.436032534723513720,	0.435987537633383880,	0.435942539453284820,	0.435897540183329820,	0.435852539823630980,	0.435807538374300750,	0.435762535835451330,	0.435717532207195890,	
+0.435672527489646690,	0.435627521682916130,	0.435582514787116400,	0.435537506802360750,	0.435492497728761360,	0.435447487566430310,	0.435402476315480960,	0.435357463976025370,	
+0.435312450548176190,	0.435267436032045430,	0.435222420427746500,	0.435177403735391540,	0.435132385955093070,	0.435087367086963220,	0.435042347131115340,	0.434997326087661560,	
+0.434952303956714530,	0.434907280738386300,	0.434862256432790310,	0.434817231040038670,	0.434772204560243900,	0.434727176993518260,	0.434682148339975090,	0.434637118599726540,	
+0.434592087772884770,	0.434547055859563210,	0.434502022859873990,	0.434456988773929690,	0.434411953601842590,	0.434366917343725960,	0.434321879999692020,	0.434276841569853410,	
+0.434231802054322270,	0.434186761453212060,	0.434141719766634960,	0.434096676994703500,	0.434051633137529980,	0.434006588195227800,	0.433961542167909110,	0.433916495055686580,	
+0.433871446858672400,	0.433826397576980050,	0.433781347210721650,	0.433736295760009490,	0.433691243224957000,	0.433646189605676410,	0.433601134902280360,	0.433556079114881090,	
+0.433511022243591950,	0.433465964288525300,	0.433420905249793760,	0.433375845127509480,	0.433330783921786090,	0.433285721632735650,	0.433240658260470980,	0.433195593805104200,	
+0.433150528266748880,	0.433105461645517220,	0.433060393941521900,	0.433015325154875230,	0.432970255285690610,	0.432925184334080390,	0.432880112300157160,	0.432835039184033270,	
+0.432789964985822170,	0.432744889705636180,	0.432699813343587590,	0.432654735899789810,	0.432609657374355250,	0.432564577767396490,	0.432519497079025930,	0.432474415309356990,	
+0.432429332458502010,	0.432384248526573760,	0.432339163513684450,	0.432294077419947630,	0.432248990245475580,	0.432203901990381110,	0.432158812654776460,	0.432113722238775200,	
+0.432068630742489630,	0.432023538166032450,	0.431978444509516060,	0.431933349773053920,	0.431888253956758450,	0.431843157060741940,	0.431798059085117920,	0.431752960029998740,	
+0.431707859895497200,	0.431662758681725540,	0.431617656388797450,	0.431572553016825230,	0.431527448565921570,	0.431482343036198920,	0.431437236427770820,	0.431392128740749610,	
+0.431347019975248100,	0.431301910131378640,	0.431256799209254750,	0.431211687208988950,	0.431166574130693870,	0.431121459974481980,	0.431076344740466800,	0.431031228428760790,	
+0.430986111039476320,	0.430940992572726940,	0.430895873028625140,	0.430850752407283600,	0.430805630708814780,	0.430760507933332320,	0.430715384080948560,	0.430670259151776370,	
+0.430625133145928100,	0.430580006063517430,	0.430534877904656720,	0.430489748669458830,	0.430444618358036160,	0.430399486970502340,	0.430354354506969790,	0.430309220967551360,	
+0.430264086352359520,	0.430218950661507840,	0.430173813895108780,	0.430128676053275150,	0.430083537136119460,	0.430038397143755360,	0.429993256076295240,	0.429948113933851570,	
+0.429902970716538050,	0.429857826424467070,	0.429812681057751500,	0.429767534616503850,	0.429722387100837770,	0.429677238510865760,	0.429632088846700620,	0.429586938108454830,	
+0.429541786296242120,	0.429496633410174970,	0.429451479450366210,	0.429406324416928330,	0.429361168309975060,	0.429316011129618870,	0.429270852875972660,	0.429225693549148910,	
+0.429180533149261360,	0.429135371676422460,	0.429090209130744690,	0.429045045512341850,	0.428999880821326340,	0.428954715057811190,	0.428909548221908800,	0.428864380313732970,	
+0.428819211333396180,	0.428774041281011380,	0.428728870156691030,	0.428683697960548950,	0.428638524692697590,	0.428593350353249970,	0.428548174942318560,	0.428502998460017050,	
+0.428457820906458120,	0.428412642281754570,	0.428367462586019100,	0.428322281819365320,	0.428277099981905830,	0.428231917073753190,	0.428186733095021200,	0.428141548045822330,	
+0.428096361926269600,	0.428051174736475580,	0.428005986476554020,	0.427960797146617500,	0.427915606746778980,	0.427870415277151030,	0.427825222737847450,	0.427780029128980830,	
+0.427734834450664130,	0.427689638703009910,	0.427644441886132040,	0.427599244000143040,	0.427554045045155930,	0.427508845021283330,	0.427463643928639000,	0.427418441767335570,	
+0.427373238537485600,	0.427328034239202960,	0.427282828872600270,	0.427237622437790450,	0.427192414934886190,	0.427147206364001330,	0.427101996725248400,	0.427056786018740530,	
+0.427011574244590240,	0.426966361402911500,	0.426921147493816770,	0.426875932517419230,	0.426830716473831420,	0.426785499363167230,	0.426740281185539310,	0.426695061941060660,	
+0.426649841629843930,	0.426604620252003080,	0.426559397807650620,	0.426514174296899640,	0.426468949719862880,	0.426423724076654130,	0.426378497367386090,	0.426333269592171380,	
+0.426288040751123860,	0.426242810844356280,	0.426197579871981700,	0.426152347834112710,	0.426107114730863320,	0.426061880562346120,	0.426016645328674170,	0.425971409029960280,	
+0.425926171666318190,	0.425880933237860750,	0.425835693744700930,	0.425790453186951470,	0.425745211564726280,	0.425699968878138100,	0.425654725127299960,	0.425609480312324600,	
+0.425564234433325970,	0.425518987490416720,	0.425473739483709650,	0.425428490413318590,	0.425383240279356310,	0.425337989081935930,	0.425292736821170190,	0.425247483497173010,	
+0.425202229110057120,	0.425156973659935660,	0.425111717146921360,	0.425066459571128150,	0.425021200932668820,	0.424975941231656500,	0.424930680468203870,	0.424885418642424960,	
+0.424840155754432570,	0.424794891804339710,	0.424749626792259250,	0.424704360718305090,	0.424659093582590070,	0.424613825385226910,	0.424568556126329600,	0.424523285806010840,	
+0.424478014424383930,	0.424432741981561560,	0.424387468477657740,	0.424342193912785270,	0.424296918287057290,	0.424251641600586590,	0.424206363853487200,	0.424161085045871910,	
+0.424115805177853910,	0.424070524249546000,	0.424025242261062200,	0.423979959212515240,	0.423934675104018440,	0.423889389935684540,	0.423844103707627540,	0.423798816419960310,	
+0.423753528072795980,	0.423708238666247520,	0.423662948200428770,	0.423617656675452700,	0.423572364091432120,	0.423527070448480980,	0.423481775746712140,	0.423436479986238900,	
+0.423391183167174060,	0.423345885289631680,	0.423300586353724580,	0.423255286359566000,	0.423209985307268780,	0.423164683196947060,	0.423119380028713580,	0.423074075802681690,	
+0.423028770518964150,	0.422983464177675130,	0.422938156778927430,	0.422892848322834360,	0.422847538809508760,	0.422802228239064710,	0.422756916611615070,	0.422711603927272810,	
+0.422666290186151870,	0.422620975388365240,	0.422575659534026150,	0.422530342623247510,	0.422485024656143400,	0.422439705632826790,	0.422394385553410860,	0.422349064418008570,	
+0.422303742226734060,	0.422258418979700120,	0.422213094677020230,	0.422167769318807120,	0.422122442905175030,	0.422077115436236830,	0.422031786912105800,	0.421986457332894970,	
+0.421941126698718360,	0.421895795009688930,	0.421850462265919600,	0.421805128467524550,	0.421759793614616680,	0.421714457707309310,	0.421669120745715390,	0.421623782729949050,	
+0.421578443660123310,	0.421533103536351430,	0.421487762358746350,	0.421442420127422330,	0.421397076842492220,	0.421351732504069430,	0.421306387112266920,	0.421261040667198830,	
+0.421215693168978170,	0.421170344617718240,	0.421124995013532070,	0.421079644356533780,	0.421034292646836390,	0.420988939884552880,	0.420943586069797430,	0.420898231202682990,	
+0.420852875283322990,	0.420807518311830390,	0.420762160288319420,	0.420716801212903060,	0.420671441085694650,	0.420626079906807230,	0.420580717676355080,	0.420535354394451060,	
+0.420489990061208680,	0.420444624676740930,	0.420399258241162030,	0.420353890754585010,	0.420308522217123230,	0.420263152628889750,	0.420217781989998760,	0.420172410300563350,	
+0.420127037560696910,	0.420081663770512430,	0.420036288930124240,	0.419990913039645310,	0.419945536099188720,	0.419900158108868660,	0.419854779068798260,	0.419809398979090860,	
+0.419764017839859560,	0.419718635651218640,	0.419673252413281130,	0.419627868126160490,	0.419582482789969740,	0.419537096404823230,	0.419491708970833990,	0.419446320488115420,	
+0.419400930956780660,	0.419355540376944000,	0.419310148748718530,	0.419264756072217640,	0.419219362347554410,	0.419173967574843260,	0.419128571754197150,	0.419083174885729210,	
+0.419037776969553740,	0.418992378005783820,	0.418946977994532950,	0.418901576935914290,	0.418856174830042010,	0.418810771677029350,	0.418765367476989720,	0.418719962230036320,	
+0.418674555936283390,	0.418629148595844050,	0.418583740208831880,	0.418538330775359900,	0.418492920295542530,	0.418447508769492880,	0.418402096197324440,	0.418356682579150370,	
+0.418311267915084940,	0.418265852205241370,	0.418220435449732810,	0.418175017648673540,	0.418129598802176710,	0.418084178910355870,	0.418038757973324240,	0.417993335991196040,	
+0.417947912964084570,	0.417902488892103300,	0.417857063775365360,	0.417811637613985210,	0.417766210408075930,	0.417720782157751160,	0.417675352863124020,	0.417629922524308920,	
+0.417584491141418990,	0.417539058714567810,	0.417493625243868630,	0.417448190729435790,	0.417402755171382420,	0.417357318569822220,	0.417311880924868260,	0.417266442236635060,	
+0.417221002505235690,	0.417175561730783460,	0.417130119913392720,	0.417084677053176700,	0.417039233150248990,	0.416993788204722770,	0.416948342216712450,	0.416902895186331330,	
+0.416857447113692940,	0.416811997998910560,	0.416766547842098540,	0.416721096643370200,	0.416675644402839110,	0.416630191120618500,	0.416584736796822790,	0.416539281431565270,	
+0.416493825024959520,	0.416448367577118840,	0.416402909088157580,	0.416357449558189100,	0.416311988987326580,	0.416266527375684480,	0.416221064723376110,	0.416175601030515040,	
+0.416130136297214570,	0.416084670523589160,	0.416039203709752060,	0.415993735855817000,	0.415948266961897130,	0.415902797028107060,	0.415857326054559940,	0.415811854041369560,	
+0.415766380988649100,	0.415720906896513090,	0.415675431765074880,	0.415629955594448040,	0.415584478384745880,	0.415539000136082970,	0.415493520848572550,	0.415448040522327920,	
+0.415402559157463550,	0.415357076754092840,	0.415311593312329420,	0.415266108832286650,	0.415220623314078940,	0.415175136757819700,	0.415129649163622660,	0.415084160531601080,	
+0.415038670861869460,	0.414993180154541170,	0.414947688409729950,	0.414902195627549100,	0.414856701808113180,	0.414811206951535500,	0.414765711057929810,	0.414720214127409390,	
+0.414674716160088890,	0.414629217156081590,	0.414583717115500850,	0.414538216038461190,	0.414492713925076030,	0.414447210775459040,	0.414401706589723640,	0.414356201367984400,	
+0.414310695110354620,	0.414265187816948100,	0.414219679487878250,	0.414174170123259580,	0.414128659723205510,	0.414083148287829770,	0.414037635817245730,	0.413992122311568010,	
+0.413946607770910020,	0.413901092195385510,	0.413855575585107830,	0.413810057940191660,	0.413764539260750300,	0.413719019546897600,	0.413673498798746990,	0.413627977016413020,	
+0.413582454200009050,	0.413536930349648610,	0.413491405465446220,	0.413445879547515330,	0.413400352595969740,	0.413354824610922820,	0.413309295592489300,	0.413263765540782540,	
+0.413218234455916320,	0.413172702338004130,	0.413127169187160580,	0.413081635003499150,	0.413036099787133570,	0.412990563538177420,	0.412945026256745170,	0.412899487942950450,	
+0.412853948596906940,	0.412808408218728160,	0.412762866808528810,	0.412717324366422220,	0.412671780892521990,	0.412626236386942680,	0.412580690849797760,	0.412535144281201140,	
+0.412489596681266280,	0.412444048050107760,	0.412398498387839150,	0.412352947694574310,	0.412307395970426700,	0.412261843215511010,	0.412216289429940710,	0.412170734613829690,	
+0.412125178767291380,	0.412079621890440560,	0.412034063983390710,	0.411988505046255670,	0.411942945079148970,	0.411897384082185290,	0.411851822055478210,	0.411806258999141140,	
+0.411760694913288820,	0.411715129798034760,	0.411669563653492890,	0.411623996479776650,	0.411578428277000920,	0.411532859045279030,	0.411487288784725070,	0.411441717495452440,	
+0.411396145177575890,	0.411350571831209040,	0.411304997456465700,	0.411259422053459500,	0.411213845622305170,	0.411168268163116190,	0.411122689676006570,	0.411077110161089780,	
+0.411031529618480660,	0.410985948048292690,	0.410940365450639890,	0.410894781825635710,	0.410849197173395020,	0.410803611494031330,	0.410758024787658220,	0.410712437054390420,	
+0.410666848294341520,	0.410621258507625540,	0.410575667694355990,	0.410530075854647680,	0.410484482988614170,	0.410438889096369500,	0.410393294178027170,	0.410347698233701990,	
+0.410302101263507580,	0.410256503267557910,	0.410210904245966620,	0.410165304198848450,	0.410119703126316960,	0.410074101028486290,	0.410028497905469910,	0.409982893757382730,	
+0.409937288584338310,	0.409891682386450240,	0.409846075163833370,	0.409800466916601320,	0.409754857644868130,	0.409709247348747360,	0.409663636028353870,	0.409618023683801350,	
+0.409572410315203690,	0.409526795922674660,	0.409481180506329030,	0.409435564066280460,	0.409389946602642940,	0.409344328115530180,	0.409298708605056960,	0.409253088071337030,	
+0.409207466514484360,	0.409161843934612630,	0.409116220331836640,	0.409070595706270130,	0.409024970058026740,	0.408979343387221360,	0.408933715693967580,	0.408888086978379530,	
+0.408842457240570830,	0.408796826480656410,	0.408751194698749880,	0.408705561894965430,	0.408659928069416640,	0.408614293222218430,	0.408568657353484520,	0.408523020463328950,	
+0.408477382551865390,	0.408431743619208810,	0.408386103665472840,	0.408340462690771680,	0.408294820695218890,	0.408249177678929490,	0.408203533642017170,	0.408157888584595560,	
+0.408112242506779630,	0.408066595408683120,	0.408020947290420100,	0.407975298152104370,	0.407929647993850730,	0.407883996815772980,	0.407838344617985290,	0.407792691400601260,	
+0.407747037163735950,	0.407701381907503050,	0.407655725632016690,	0.407610068337390610,	0.407564410023739780,	0.407518750691177880,	0.407473090339819100,	0.407427428969777240,	
+0.407381766581167200,	0.407336103174102740,	0.407290438748698020,	0.407244773305066810,	0.407199106843324050,	0.407153439363583500,	0.407107770865959010,	0.407062101350565420,	
+0.407016430817516650,	0.406970759266926770,	0.406925086698909590,	0.406879413113580110,	0.406833738511052090,	0.406788062891439710,	0.406742386254856810,	0.406696708601418320,	
+0.406651029931238030,	0.406605350244430230,	0.406559669541108560,	0.406513987821388200,	0.406468305085382840,	0.406422621333206720,	0.406376936564973650,	0.406331250780798630,	
+0.406285563980795520,	0.406239876165078060,	0.406194187333761340,	0.406148497486959140,	0.406102806624785650,	0.406057114747354790,	0.406011421854781560,	0.405965727947179720,	
+0.405920033024663620,	0.405874337087346990,	0.405828640135344920,	0.405782942168771310,	0.405737243187740290,	0.405691543192365780,	0.405645842182762780,	0.405600140159045220,	
+0.405554437121327270,	0.405508733069722850,	0.405463028004347030,	0.405417321925313600,	0.405371614832736480,	0.405325906726730690,	0.405280197607410190,	0.405234487474889160,	
+0.405188776329281520,	0.405143064170702340,	0.405097350999265470,	0.405051636815085270,	0.405005921618275530,	0.404960205408951390,	0.404914488187226810,	0.404868769953215910,	
+0.404823050707032730,	0.404777330448792330,	0.404731609178608620,	0.404685886896595900,	0.404640163602868030,	0.404594439297540130,	0.404548713980726170,	0.404502987652540390,	
+0.404457260313096760,	0.404411531962510400,	0.404365802600895160,	0.404320072228365080,	0.404274340845035160,	0.404228608451019430,	0.404182875046432130,	0.404137140631387280,	
+0.404091405206000010,	0.404045668770384170,	0.403999931324654170,	0.403954192868923980,	0.403908453403308660,	0.403862712927922200,	0.403816971442878980,	0.403771228948292980,	
+0.403725485444279220,	0.403679740930951820,	0.403633995408425040,	0.403588248876812830,	0.403542501336230490,	0.403496752786791810,	0.403451003228610880,	0.403405252661802830,	
+0.403359501086481660,	0.403313748502761750,	0.403267994910757040,	0.403222240310582790,	0.403176484702352900,	0.403130728086181830,	0.403084970462183500,	0.403039211830473200,	
+0.402993452191164780,	0.402947691544372820,	0.402901929890211170,	0.402856167228795140,	0.402810403560238670,	0.402764638884656190,	0.402718873202161710,	0.402673106512870470,	
+0.402627338816896440,	0.402581570114353690,	0.402535800405357360,	0.402490029690021570,	0.402444257968460730,	0.402398485240788810,	0.402352711507121100,	0.402306936767571570,	
+0.402261161022254730,	0.402215384271284560,	0.402169606514776400,	0.402123827752844170,	0.402078047985602370,	0.402032267213165040,	0.401986485435647470,	0.401940702653163670,	
+0.401894918865828120,	0.401849134073754890,	0.401803348277059160,	0.401757561475855120,	0.401711773670256790,	0.401665984860379350,	0.401620195046337000,	0.401574404228244200,	
+0.401528612406214900,	0.401482819580364520,	0.401437025750807140,	0.401391230917657100,	0.401345435081028660,	0.401299638241036980,	0.401253840397796210,	0.401208041551420870,	
+0.401162241702025020,	0.401116440849723980,	0.401070638994631800,	0.401024836136863020,	0.400979032276531750,	0.400933227413753370,	0.400887421548641820,	0.400841614681311800,	
+0.400795806811877320,	0.400749997940453680,	0.400704188067155080,	0.400658377192095630,	0.400612565315390580,	0.400566752437154170,	0.400520938557500870,	0.400475123676544810,	
+0.400429307794401330,	0.400383490911184580,	0.400337673027009120,	0.400291854141989090,	0.400246034256239840,	0.400200213369875430,	0.400154391483010570,	0.400108568595759270,	
+0.400062744708236990,	0.400016919820557810,	0.399971093932836360,	0.399925267045186770,	0.399879439157724390,	0.399833610270563470,	0.399787780383818070,	0.399741949497603610,	
+0.399696117612034330,	0.399650284727224750,	0.399604450843288990,	0.399558615960342590,	0.399512780078499610,	0.399466943197874680,	0.399421105318581990,	0.399375266440736900,	
+0.399329426564453690,	0.399283585689846950,	0.399237743817030750,	0.399191900946120670,	0.399146057077230830,	0.399100212210475810,	0.399054366345969860,	0.399008519483828430,	
+0.398962671624165710,	0.398916822767095840,	0.398870972912734380,	0.398825122061195470,	0.398779270212593740,	0.398733417367043490,	0.398687563524660000,	0.398641708685557710,	
+0.398595852849851050,	0.398549996017654400,	0.398504138189083200,	0.398458279364251600,	0.398412419543274330,	0.398366558726265580,	0.398320696913340880,	0.398274834104614390,	
+0.398228970300200820,	0.398183105500214460,	0.398137239704770720,	0.398091372913983890,	0.398045505127968600,	0.397999636346839160,	0.397953766570711020,	0.397907895799698490,	
+0.397862024033915800,	0.397816151273478470,	0.397770277518500750,	0.397724402769097320,	0.397678527025382480,	0.397632650287471750,	0.397586772555479420,	0.397540893829520130,	
+0.397495014109708170,	0.397449133396159120,	0.397403251688987210,	0.397357368988307200,	0.397311485294233320,	0.397265600606881150,	0.397219714926364990,	0.397173828252799570,	
+0.397127940586299130,	0.397082051926979260,	0.397036162274954250,	0.396990271630338450,	0.396944379993247390,	0.396898487363795350,	0.396852593742097080,	0.396806699128266940,	
+0.396760803522420440,	0.396714906924671980,	0.396669009335136210,	0.396623110753927530,	0.396577211181161460,	0.396531310616952350,	0.396485409061415000,	0.396439506514663700,	
+0.396393602976814030,	0.396347698447980400,	0.396301792928277500,	0.396255886417819670,	0.396209978916722600,	0.396164070425100550,	0.396118160943067900,	0.396072250470740290,	
+0.396026339008232030,	0.395980426555657910,	0.395934513113132320,	0.395888598680770920,	0.395842683258687930,	0.395796766846998270,	0.395750849445816290,	0.395704931055257610,	
+0.395659011675436600,	0.395613091306468050,	0.395567169948466360,	0.395521247601547170,	0.395475324265824820,	0.395429399941414180,	0.395383474628429650,	0.395337548326986870,	
+0.395291621037200170,	0.395245692759183980,	0.395199763493054020,	0.395153833238924670,	0.395107901996910650,	0.395061969767126540,	0.395016036549687920,	0.394970102344709200,	
+0.394924167152305160,	0.394878230972590340,	0.394832293805680360,	0.394786355651689620,	0.394740416510733050,	0.394694476382924990,	0.394648535268381120,	0.394602593167215960,	
+0.394556650079544320,	0.394510706005480600,	0.394464760945140550,	0.394418814898638610,	0.394372867866089600,	0.394326919847608040,	0.394280970843309600,	0.394235020853308690,	
+0.394189069877719840,	0.394143117916658740,	0.394097164970239830,	0.394051211038577990,	0.394005256121787770,	0.393959300219984760,	0.393913343333283540,	0.393867385461798950,	
+0.393821426605645450,	0.393775466764938850,	0.393729505939793560,	0.393683544130324470,	0.393637581336646170,	0.393591617558874280,	0.393545652797123390,	0.393499687051508340,	
+0.393453720322143650,	0.393407752609145070,	0.393361783912627160,	0.393315814232704340,	0.393269843569492410,	0.393223871923105870,	0.393177899293659590,	0.393131925681268260,	
+0.393085951086047440,	0.393039975508111760,	0.392993998947576200,	0.392948021404555150,	0.392902042879164530,	0.392856063371518740,	0.392810082881732800,	0.392764101409921300,	
+0.392718118956199900,	0.392672135520683200,	0.392626151103486200,	0.392580165704723370,	0.392534179324510570,	0.392488191962962310,	0.392442203620193160,	0.392396214296318930,	
+0.392350223991454140,	0.392304232705713800,	0.392258240439212480,	0.392212247192065930,	0.392166252964388780,	0.392120257756296050,	0.392074261567902200,	0.392028264399323150,	
+0.391982266250673390,	0.391936267122068030,	0.391890267013621510,	0.391844265925449800,	0.391798263857667420,	0.391752260810389330,	0.391706256783730220,	0.391660251777805890,	
+0.391614245792730910,	0.391568238828620300,	0.391522230885588680,	0.391476221963751920,	0.391430212063224590,	0.391384201184121370,	0.391338189326558010,	0.391292176490649180,	
+0.391246162676509910,	0.391200147884254830,	0.391154132113999740,	0.391108115365859380,	0.391062097639948700,	0.391016078936382410,	0.390970059255276280,	0.390924038596745070,	
+0.390878016960903680,	0.390831994347866920,	0.390785970757750510,	0.390739946190669210,	0.390693920646738020,	0.390647894126071650,	0.390601866628785930,	0.390555838154995620,	
+0.390509808704815220,	0.390463778278360710,	0.390417746875746760,	0.390371714497088520,	0.390325681142500490,	0.390279646812098700,	0.390233611505997780,	0.390187575224312850,	
+0.390141537967158560,	0.390095499734650850,	0.390049460526904370,	0.390003420344034290,	0.389957379186155200,	0.389911337053383100,	0.389865293945832640,	0.389819249863618930,	
+0.389773204806856680,	0.389727158775661890,	0.389681111770149140,	0.389635063790433220,	0.389589014836630050,	0.389542964908854370,	0.389496914007221250,	0.389450862131845430,	
+0.389404809282842880,	0.389358755460328330,	0.389312700664416870,	0.389266644895223220,	0.389220588152863370,	0.389174530437452090,	0.389128471749104480,	0.389082412087935260,	
+0.389036351454060400,	0.388990289847594710,	0.388944227268653300,	0.388898163717350860,	0.388852099193803420,	0.388806033698125770,	0.388759967230433050,	0.388713899790839980,	
+0.388667831379462540,	0.388621761996415570,	0.388575691641813770,	0.388529620315773150,	0.388483548018408450,	0.388437474749834920,	0.388391400510167240,	0.388345325299521540,	
+0.388299249118012500,	0.388253171965755320,	0.388207093842864780,	0.388161014749456970,	0.388114934685646620,	0.388068853651548920,	0.388022771647278660,	0.387976688672951870,	
+0.387930604728683400,	0.387884519814588380,	0.387838433930781660,	0.387792347077379310,	0.387746259254496020,	0.387700170462246750,	0.387654080700747420,	0.387607989970112870,	
+0.387561898270458390,	0.387515805601898690,	0.387469711964549930,	0.387423617358526930,	0.387377521783944800,	0.387331425240918510,	0.387285327729564090,	0.387239229249996320,	
+0.387193129802330450,	0.387147029386681380,	0.387100928003165150,	0.387054825651896580,	0.387008722332990940,	0.386962618046563070,	0.386916512792729090,	0.386870406571603880,	
+0.386824299383302150,	0.386778191227940160,	0.386732082105632650,	0.386685972016494960,	0.386639860960641900,	0.386593748938189600,	0.386547635949252950,	0.386501521993947220,	
+0.386455407072387240,	0.386409291184689140,	0.386363174330967840,	0.386317056511338630,	0.386270937725916360,	0.386224817974817110,	0.386178697258155850,	0.386132575576047850,	
+0.386086452928607990,	0.386040329315952390,	0.385994204738196010,	0.385948079195453710,	0.385901952687841550,	0.385855825215474570,	0.385809696778468050,	0.385763567376936840,	
+0.385717437010997090,	0.385671305680763800,	0.385625173386352220,	0.385579040127877300,	0.385532905905455190,	0.385486770719200840,	0.385440634569229560,	0.385394497455656240,	
+0.385348359378597130,	0.385302220338167080,	0.385256080334481500,	0.385209939367655350,	0.385163797437804710,	0.385117654545044600,	0.385071510689490300,	0.385025365871256910,	
+0.384979220090460430,	0.384933073347215940,	0.384886925641638340,	0.384840776973843890,	0.384794627343947430,	0.384748476752064420,	0.384702325198309820,	0.384656172682799840,	
+0.384610019205649410,	0.384563864766973910,	0.384517709366888340,	0.384471553005508950,	0.384425395682950640,	0.384379237399328830,	0.384333078154758530,	0.384286917949355930,	
+0.384240756783236050,	0.384194594656514290,	0.384148431569305670,	0.384102267521726330,	0.384056102513891330,	0.384009936545915640,	0.383963769617915560,	0.383917601730006000,	
+0.383871432882302520,	0.383825263074919990,	0.383779092307974690,	0.383732920581581700,	0.383686747895856440,	0.383640574250913860,	0.383594399646870250,	0.383548224083840650,	
+0.383502047561940450,	0.383455870081284790,	0.383409691641989850,	0.383363512244170650,	0.383317331887942700,	0.383271150573420980,	0.383224968300721780,	0.383178785069960230,	
+0.383132600881251230,	0.383086415734711190,	0.383040229630455090,	0.382994042568598430,	0.382947854549256230,	0.382901665572544850,	0.382855475638579250,	0.382809284747475000,	
+0.382763092899347120,	0.382716900094311920,	0.382670706332484460,	0.382624511613980260,	0.382578315938914340,	0.382532119307403050,	0.382485921719561420,	0.382439723175505060,	
+0.382393523675348960,	0.382347323219209450,	0.382301121807201600,	0.382254919439441010,	0.382208716116042620,	0.382162511837122960,	0.382116306602796940,	0.382070100413179790,	
+0.382023893268387760,	0.381977685168536030,	0.381931476113740060,	0.381885266104115050,	0.381839055139777230,	0.381792843220841780,	0.381746630347424230,	0.381700416519639710,	
+0.381654201737604500,	0.381607986001433860,	0.381561769311243190,	0.381515551667147730,	0.381469333069263780,	0.381423113517706520,	0.381376893012591480,	0.381330671554033770,	
+0.381284449142149760,	0.381238225777054680,	0.381192001458863620,	0.381145776187692960,	0.381099549963657860,	0.381053322786873870,	0.381007094657456190,	0.380960865575521170,	
+0.380914635541183990,	0.380868404554560220,	0.380822172615765060,	0.380775939724914860,	0.380729705882124790,	0.380683471087510440,	0.380637235341187040,	0.380590998643270950,	
+0.380544760993877350,	0.380498522393121870,	0.380452282841119650,	0.380406042337987140,	0.380359800883839530,	0.380313558478792000,	0.380267315122961020,	0.380221070816461730,	
+0.380174825559409730,	0.380128579351920290,	0.380082332194109810,	0.380036084086093520,	0.379989835027987000,	0.379943585019905490,	0.379897334061965410,	0.379851082154281980,	
+0.379804829296970900,	0.379758575490147300,	0.379712320733927690,	0.379666065028427260,	0.379619808373761640,	0.379573550770046120,	0.379527292217397120,	0.379481032715929920,	
+0.379434772265759720,	0.379388510867002980,	0.379342248519774990,	0.379295985224191330,	0.379249720980367360,	0.379203455788419460,	0.379157189648462960,	0.379110922560613410,	
+0.379064654524986220,	0.379018385541697760,	0.378972115610863360,	0.378925844732598660,	0.378879572907018960,	0.378833300134240710,	0.378787026414379220,	0.378740751747550120,	
+0.378694476133868810,	0.378648199573451640,	0.378601922066414020,	0.378555643612871580,	0.378509364212939680,	0.378463083866734720,	0.378416802574372050,	0.378370520335966960,	
+0.378324237151635990,	0.378277953021494420,	0.378231667945657990,	0.378185381924241950,	0.378139094957362920,	0.378092807045136090,	0.378046518187677260,	0.378000228385101720,	
+0.377953937637526050,	0.377907645945065540,	0.377861353307835880,	0.377815059725952420,	0.377768765199531790,	0.377722469728689170,	0.377676173313540420,	0.377629875954200780,	
+0.377583577650786930,	0.377537278403414060,	0.377490978212197630,	0.377444677077254150,	0.377398374998698990,	0.377352071976647880,	0.377305768011216180,	0.377259463102520510,	
+0.377213157250676170,	0.377166850455798900,	0.377120542718004100,	0.377074234037408360,	0.377027924414127020,	0.376981613848275890,	0.376935302339970360,	0.376888989889326900,	
+0.376842676496461030,	0.376796362161488430,	0.376750046884524510,	0.376703730665685910,	0.376657413505087970,	0.376611095402846100,	0.376564776359076920,	0.376518456373895750,	
+0.376472135447418480,	0.376425813579760400,	0.376379490771038270,	0.376333167021367380,	0.376286842330863570,	0.376240516699642260,	0.376194190127820070,	0.376147862615512360,	
+0.376101534162835040,	0.376055204769903450,	0.376008874436834280,	0.375962543163742890,	0.375916210950745180,	0.375869877797956550,	0.375823543705493590,	0.375777208673471750,	
+0.375730872702006950,	0.375684535791214520,	0.375638197941211170,	0.375591859152112350,	0.375545519424033410,	0.375499178757091160,	0.375452837151400930,	0.375406494607078590,	
+0.375360151124239590,	0.375313806703000690,	0.375267461343477220,	0.375221115045785090,	0.375174767810039780,	0.375128419636357960,	0.375082070524855090,	0.375035720475647090,	
+0.374989369488849310,	0.374943017564578540,	0.374896664702950240,	0.374850310904080270,	0.374803956168084100,	0.374757600495078450,	0.374711243885178850,	0.374664886338500650,	
+0.374618527855160700,	0.374572168435274410,	0.374525808078957690,	0.374479446786326050,	0.374433084557496240,	0.374386721392583670,	0.374340357291704340,	0.374293992254973670,	
+0.374247626282508410,	0.374201259374424110,	0.374154891530836700,	0.374108522751861570,	0.374062153037615640,	0.374015782388214260,	0.373969410803773440,	0.373923038284408700,	
+0.373876664830236740,	0.373830290441373110,	0.373783915117933410,	0.373737538860034300,	0.373691161667791320,	0.373644783541320470,	0.373598404480737220,	0.373552024486158370,	
+0.373505643557699500,	0.373459261695476500,	0.373412878899604890,	0.373366495170201540,	0.373320110507381950,	0.373273724911262090,	0.373227338381957490,	0.373180950919584980,	
+0.373134562524260030,	0.373088173196098720,	0.373041782935216560,	0.372995391741730350,	0.372948999615755670,	0.372902606557408090,	0.372856212566804400,	0.372809817644060180,	
+0.372763421789291390,	0.372717025002613670,	0.372670627284143800,	0.372624228633997360,	0.372577829052290310,	0.372531428539138290,	0.372485027094658140,	0.372438624718965380,	
+0.372392221412176090,	0.372345817174405850,	0.372299412005771440,	0.372253005906388490,	0.372206598876373080,	0.372160190915840680,	0.372113782024908300,	0.372067372203691400,	
+0.372020961452306120,	0.371974549770868020,	0.371928137159493910,	0.371881723618299520,	0.371835309147400370,	0.371788893746913370,	0.371742477416954150,	0.371696060157638730,	
+0.371649641969082730,	0.371603222851403010,	0.371556802804715260,	0.371510381829135540,	0.371463959924779430,	0.371417537091763840,	0.371371113330204390,	0.371324688640217170,	
+0.371278263021917800,	0.371231836475423180,	0.371185409000849010,	0.371138980598311240,	0.371092551267925670,	0.371046121009809160,	0.370999689824077270,	0.370953257710845810,	
+0.370906824670231560,	0.370860390702350270,	0.370813955807318020,	0.370767519985250480,	0.370721083236264510,	0.370674645560475860,	0.370628206958000580,	0.370581767428954430,	
+0.370535326973454200,	0.370488885591615690,	0.370442443283554970,	0.370396000049387720,	0.370349555889230850,	0.370303110803200110,	0.370256664791411620,	0.370210217853981010,	
+0.370163769991025290,	0.370117321202660170,	0.370070871489001310,	0.370024420850165680,	0.369977969286269030,	0.369931516797427420,	0.369885063383756650,	0.369838609045373580,	
+0.369792153782394000,	0.369745697594934030,	0.369699240483109430,	0.369652782447037140,	0.369606323486832920,	0.369559863602612840,	0.369513402794492680,	0.369466941062589480,	
+0.369420478407018920,	0.369374014827897110,	0.369327550325339870,	0.369281084899464210,	0.369234618550385810,	0.369188151278220860,	0.369141683083085090,	0.369095213965095590,	
+0.369048743924368040,	0.369002272961018170,	0.368955801075163070,	0.368909328266918470,	0.368862854536400550,	0.368816379883725070,	0.368769904309009020,	0.368723427812368220,	
+0.368676950393918900,	0.368630472053776750,	0.368583992792058830,	0.368537512608880960,	0.368491031504359300,	0.368444549478609660,	0.368398066531749060,	0.368351582663893230,	
+0.368305097875158530,	0.368258612165660580,	0.368212125535516580,	0.368165637984842250,	0.368119149513753410,	0.368072660122367110,	0.368026169810799160,	0.367979678579165800,	
+0.367933186427582830,	0.367886693356167300,	0.367840199365035040,	0.367793704454302260,	0.367747208624084830,	0.367700711874499760,	0.367654214205662970,	0.367607715617690570,	
+0.367561216110698530,	0.367514715684803820,	0.367468214340122330,	0.367421712076770320,	0.367375208894863640,	0.367328704794519290,	0.367282199775853190,	0.367235693838981250,	
+0.367189186984020420,	0.367142679211086620,	0.367096170520296140,	0.367049660911764830,	0.367003150385609770,	0.366956638941946860,	0.366910126580892280,	0.366863613302562060,	
+0.366817099107073160,	0.366770583994541540,	0.366724067965083440,	0.366677551018814770,	0.366631033155852660,	0.366584514376312950,	0.366537994680311950,	0.366491474067965510,	
+0.366444952539390860,	0.366398430094703800,	0.366351906734020240,	0.366305382457457360,	0.366258857265131020,	0.366212331157157510,	0.366165804133652790,	0.366119276194733940,	
+0.366072747340516920,	0.366026217571118030,	0.365979686886653170,	0.365933155287239520,	0.365886622772993000,	0.365840089344029900,	0.365793555000466180,	0.365747019742418970,	
+0.365700483570004180,	0.365653946483338210,	0.365607408482536980,	0.365560869567717610,	0.365514329738996110,	0.365467788996488740,	0.365421247340311510,	0.365374704770581590,	
+0.365328161287414850,	0.365281616890927360,	0.365235071581236190,	0.365188525358457360,	0.365141978222707220,	0.365095430174101730,	0.365048881212758080,	0.365002331338792230,	
+0.364955780552320530,	0.364909228853458940,	0.364862676242324770,	0.364816122719033850,	0.364769568283702610,	0.364723012936447100,	0.364676456677384410,	0.364629899506630610,	
+0.364583341424302040,	0.364536782430514740,	0.364490222525385880,	0.364443661709031470,	0.364397099981567440,	0.364350537343111120,	0.364303973793778490,	0.364257409333685890,	
+0.364210843962949340,	0.364164277681686080,	0.364117710490012180,	0.364071142388043940,	0.364024573375897500,	0.363978003453690020,	0.363931432621537490,	0.363884860879556400,	
+0.363838288227862790,	0.363791714666573780,	0.363745140195805560,	0.363698564815674470,	0.363651988526296540,	0.363605411327789060,	0.363558833220268110,	0.363512254203849580,	
+0.363465674278650840,	0.363419093444787960,	0.363372511702377330,	0.363325929051534990,	0.363279345492378230,	0.363232761025023110,	0.363186175649586110,	0.363139589366183290,	
+0.363093002174931840,	0.363046414075947900,	0.362999825069347970,	0.362953235155248020,	0.362906644333765400,	0.362860052605016190,	0.362813459969116850,	0.362766866426183440,	
+0.362720271976333270,	0.362673676619682420,	0.362627080356347390,	0.362580483186444200,	0.362533885110090270,	0.362487286127401610,	0.362440686238494290,	0.362394085443485730,	
+0.362347483742491930,	0.362300881135629420,	0.362254277623014260,	0.362207673204763880,	0.362161067880994280,	0.362114461651822040,	0.362067854517363170,	0.362021246477735150,	
+0.361974637533053980,	0.361928027683436180,	0.361881416928997950,	0.361834805269856560,	0.361788192706128220,	0.361741579237929320,	0.361694964865376110,	0.361648349588585880,	
+0.361601733407674760,	0.361555116322758940,	0.361508498333955710,	0.361461879441381250,	0.361415259645152090,	0.361368638945384350,	0.361322017342195430,	0.361275394835701480,	
+0.361228771426019000,	0.361182147113264240,	0.361135521897554490,	0.361088895779005940,	0.361042268757735150,	0.360995640833858270,	0.360949012007492740,	0.360902382278754650,	
+0.360855751647760570,	0.360809120114626740,	0.360762487679470560,	0.360715854342408100,	0.360669220103555620,	0.360622584963030460,	0.360575948920948850,	0.360529311977427440,	
+0.360482674132582280,	0.360436035386530850,	0.360389395739389330,	0.360342755191274290,	0.360296113742302030,	0.360249471392589840,	0.360202828142253960,	0.360156183991411030,	
+0.360109538940177280,	0.360062892988670000,	0.360016246137005560,	0.359969598385300460,	0.359922949733671000,	0.359876300182234540,	0.359829649731107310,	0.359782998380405620,	
+0.359736346130246800,	0.359689692980747100,	0.359643038932023210,	0.359596383984191250,	0.359549728137368800,	0.359503071391671980,	0.359456413747217540,	0.359409755204121610,	
+0.359363095762501690,	0.359316435422474050,	0.359269774184155340,	0.359223112047661770,	0.359176449013110850,	0.359129785080618770,	0.359083120250302260,	0.359036454522277500,	
+0.358989787896662080,	0.358943120373572120,	0.358896451953124420,	0.358849782635435150,	0.358803112420621790,	0.358756441308800740,	0.358709769300088130,	0.358663096394601480,	
+0.358616422592457130,	0.358569747893771720,	0.358523072298661480,	0.358476395807244050,	0.358429718419635560,	0.358383040135952850,	0.358336360956312050,	0.358289680880830800,	
+0.358242999909625330,	0.358196318042812380,	0.358149635280508190,	0.358102951622830350,	0.358056267069895130,	0.358009581621819280,	0.357962895278719000,	0.357916208040711950,	
+0.357869519907914320,	0.357822830880442530,	0.357776140958414040,	0.357729450141945240,	0.357682758431152770,	0.357636065826152980,	0.357589372327063500,	0.357542677934000520,	
+0.357495982647080880,	0.357449286466420880,	0.357402589392138090,	0.357355891424348810,	0.357309192563169790,	0.357262492808717360,	0.357215792161109160,	0.357169090620461430,	
+0.357122388186891020,	0.357075684860514220,	0.357028980641448560,	0.356982275529810540,	0.356935569525716370,	0.356888862629283650,	0.356842154840628810,	0.356795446159868630,	
+0.356748736587119360,	0.356702026122498680,	0.356655314766122940,	0.356608602518108890,	0.356561889378572970,	0.356515175347632720,	0.356468460425404480,	0.356421744612005150,	
+0.356375027907551050,	0.356328310312159720,	0.356281591825947710,	0.356234872449031680,	0.356188152181528050,	0.356141431023554440,	0.356094708975227270,	0.356047986036663320,	
+0.356001262207979010,	0.355954537489291960,	0.355907811880718520,	0.355861085382375150,	0.355814357994379490,	0.355767629716847940,	0.355720900549897360,	0.355674170493644080,	
+0.355627439548205750,	0.355580707713698870,	0.355533974990240200,	0.355487241377946180,	0.355440506876934460,	0.355393771487321490,	0.355347035209224120,	0.355300298042758700,	
+0.355253559988042980,	0.355206821045193350,	0.355160081214326630,	0.355113340495559320,	0.355066598889009100,	0.355019856394792390,	0.354973113013025590,	0.354926368743826440,	
+0.354879623587311340,	0.354832877543597160,	0.354786130612800450,	0.354739382795038750,	0.354692634090428670,	0.354645884499086960,	0.354599134021130140,	0.354552382656675880,	
+0.354505630405840650,	0.354458877268741370,	0.354412123245494480,	0.354365368336217730,	0.354318612541027530,	0.354271855860040790,	0.354225098293374010,	0.354178339841144880,	
+0.354131580503469930,	0.354084820280465560,	0.354038059172249620,	0.353991297178938460,	0.353944534300649150,	0.353897770537497990,	0.353851005889602890,	0.353804240357080250,	
+0.353757473940047030,	0.353710706638619700,	0.353663938452915990,	0.353617169383052430,	0.353570399429145980,	0.353523628591313140,	0.353476856869671620,	0.353430084264337920,	
+0.353383310775429060,	0.353336536403061510,	0.353289761147353000,	0.353242985008420110,	0.353196207986379300,	0.353149430081348410,	0.353102651293443980,	0.353055871622782900,	
+0.353009091069481700,	0.352962309633658210,	0.352915527315428970,	0.352868744114910870,	0.352821960032220490,	0.352775175067475630,	0.352728389220792860,	0.352681602492289140,	
+0.352634814882080930,	0.352588026390286140,	0.352541237017021280,	0.352494446762403320,	0.352447655626548840,	0.352400863609575620,	0.352354070711600240,	0.352307276932739720,	
+0.352260482273110580,	0.352213686732830600,	0.352166890312016480,	0.352120093010784670,	0.352073294829253040,	0.352026495767538190,	0.351979695825757110,	0.351932895004026360,	
+0.351886093302463790,	0.351839290721185970,	0.351792487260309930,	0.351745682919952280,	0.351698877700230840,	0.351652071601262160,	0.351605264623163330,	0.351558456766050910,	
+0.351511648030042810,	0.351464838415255550,	0.351418027921806210,	0.351371216549811350,	0.351324404299388880,	0.351277591170655430,	0.351230777163727580,	0.351183962278723170,	
+0.351137146515758890,	0.351090329874951760,	0.351043512356418340,	0.350996693960276550,	0.350949874686643070,	0.350903054535634860,	0.350856233507368610,	0.350809411601962220,	
+0.350762588819532320,	0.350715765160195870,	0.350668940624069670,	0.350622115211271460,	0.350575288921918030,	0.350528461756126340,	0.350481633714013090,	0.350434804795696160,	
+0.350387975001292210,	0.350341144330917950,	0.350294312784691200,	0.350247480362728680,	0.350200647065147470,	0.350153812892064260,	0.350106977843596900,	0.350060141919862070,	
+0.350013305120976890,	0.349966467447058060,	0.349919628898223480,	0.349872789474589830,	0.349825949176274190,	0.349779108003393240,	0.349732265956064990,	0.349685423034406030,	
+0.349638579238533530,	0.349591734568564180,	0.349544889024615890,	0.349498042606805340,	0.349451195315249760,	0.349404347150065740,	0.349357498111371230,	0.349310648199283040,	
+0.349263797413917780,	0.349216945755393470,	0.349170093223826750,	0.349123239819334850,	0.349076385542034410,	0.349029530392043430,	0.348982674369478610,	0.348935817474457070,	
+0.348888959707095600,	0.348842101067512180,	0.348795241555823480,	0.348748381172146680,	0.348701519916598530,	0.348654657789296940,	0.348607794790358750,	0.348560930919901090,	
+0.348514066178040650,	0.348467200564895500,	0.348420334080582320,	0.348373466725217850,	0.348326598498920170,	0.348279729401806020,	0.348232859433992510,	0.348185988595596460,	
+0.348139116886735820,	0.348092244307527440,	0.348045370858088400,	0.347998496538535540,	0.347951621348986880,	0.347904745289559110,	0.347857868360369530,	0.347810990561534810,	
+0.347764111893173080,	0.347717232355401030,	0.347670351948335900,	0.347623470672094540,	0.347576588526794850,	0.347529705512553690,	0.347482821629487900,	0.347435936877715460,	
+0.347389051257353140,	0.347342164768518200,	0.347295277411327430,	0.347248389185898900,	0.347201500092349400,	0.347154610130796130,	0.347107719301355980,	0.347060827604146860,	
+0.347013935039285740,	0.346967041606889740,	0.346920147307075770,	0.346873252139961790,	0.346826356105664700,	0.346779459204301700,	0.346732561435989680,	0.346685662800846670,	
+0.346638763298989460,	0.346591862930534960,	0.346544961695601230,	0.346498059594305070,	0.346451156626763730,	0.346404252793094170,	0.346357348093414340,	0.346310442527841100,	
+0.346263536096491800,	0.346216628799483280,	0.346169720636933520,	0.346122811608959520,	0.346075901715678480,	0.346028990957207290,	0.345982079333663980,	0.345935166845165510,	
+0.345888253491829110,	0.345841339273771700,	0.345794424191111340,	0.345747508243964890,	0.345700591432449690,	0.345653673756682600,	0.345606755216781750,	0.345559835812863980,	
+0.345512915545046210,	0.345465994413446550,	0.345419072418181980,	0.345372149559369680,	0.345325225837126550,	0.345278301251570830,	0.345231375802819370,	0.345184449490989420,	
+0.345137522316197930,	0.345090594278563090,	0.345043665378201750,	0.344996735615231250,	0.344949804989768460,	0.344902873501931610,	0.344855941151837600,	0.344809007939603670,	
+0.344762073865346850,	0.344715138929185260,	0.344668203131235810,	0.344621266471615450,	0.344574328950442320,	0.344527390567833380,	0.344480451323905980,	0.344433511218777020,	
+0.344386570252564690,	0.344339628425385960,	0.344292685737358110,	0.344245742188598160,	0.344198797779224300,	0.344151852509353370,	0.344104906379102900,	0.344057959388589680,	
+0.344011011537932010,	0.343964062827246790,	0.343917113256651420,	0.343870162826262870,	0.343823211536199320,	0.343776259386577740,	0.343729306377515090,	0.343682352509129600,	
+0.343635397781538230,	0.343588442194858350,	0.343541485749206950,	0.343494528444702240,	0.343447570281461220,	0.343400611259601310,	0.343353651379239400,	0.343306690640493850,	
+0.343259729043481510,	0.343212766588319840,	0.343165803275125860,	0.343118839104017800,	0.343071874075112640,	0.343024908188527820,	0.342977941444380260,	0.342930973842788310,	
+0.342884005383868870,	0.342837036067739460,	0.342790065894517050,	0.342743094864319860,	0.342696122977264930,	0.342649150233469310,	0.342602176633051200,	0.342555202176127670,	
+0.342508226862816120,	0.342461250693233630,	0.342414273667498380,	0.342367295785727440,	0.342320317048038280,	0.342273337454547910,	0.342226357005374630,	0.342179375700635450,	
+0.342132393540447830,	0.342085410524928800,	0.342038426654196650,	0.341991441928368440,	0.341944456347561650,	0.341897469911893290,	0.341850482621481650,	0.341803494476443810,	
+0.341756505476896840,	0.341709515622959040,	0.341662524914747410,	0.341615533352379490,	0.341568540935972280,	0.341521547665644190,	0.341474553541512180,	0.341427558563693830,	
+0.341380562732306160,	0.341333566047467450,	0.341286568509294900,	0.341239570117905900,	0.341192570873417530,	0.341145570775948200,	0.341098569825614870,	0.341051568022535170,	
+0.341004565366826160,	0.340957561858606100,	0.340910557497992150,	0.340863552285101400,	0.340816546220052140,	0.340769539302961550,	0.340722531533947160,	0.340675522913125970,	
+0.340628513440616400,	0.340581503116535570,	0.340534491941000940,	0.340487479914129700,	0.340440467036040140,	0.340393453306849450,	0.340346438726675080,	0.340299423295634230,	
+0.340252407013845240,	0.340205389881425240,	0.340158371898491740,	0.340111353065161880,	0.340064333381554120,	0.340017312847785470,	0.339970291463973120,	0.339923269230235470,	
+0.339876246146689650,	0.339829222213453240,	0.339782197430643310,	0.339735171798378370,	0.339688145316775440,	0.339641117985952150,	0.339594089806025680,	0.339547060777114380,	
+0.339500030899335450,	0.339453000172806440,	0.339405968597644490,	0.339358936173968060,	0.339311902901894280,	0.339264868781540720,	0.339217833813024620,	0.339170797996464320,	
+0.339123761331977020,	0.339076723819680290,	0.339029685459691420,	0.338982646252128710,	0.338935606197109330,	0.338888565294750590,	0.338841523545170830,	0.338794480948487240,	
+0.338747437504817510,	0.338700393214278690,	0.338653348076989320,	0.338606302093066640,	0.338559255262628140,	0.338512207585791150,	0.338465159062673990,	0.338418109693393980,	
+0.338371059478068670,	0.338324008416815310,	0.338276956509752310,	0.338229903756996960,	0.338182850158666840,	0.338135795714879170,	0.338088740425752430,	0.338041684291403850,	
+0.337994627311950680,	0.337947569487511310,	0.337900510818202990,	0.337853451304143460,	0.337806390945449840,	0.337759329742240650,	0.337712267694633140,	0.337665204802744980,	
+0.337618141066693410,	0.337571076486596900,	0.337524011062572680,	0.337476944794738390,	0.337429877683211370,	0.337382809728110080,	0.337335740929551760,	0.337288671287654050,	
+0.337241600802534290,	0.337194529474310940,	0.337147457303101250,	0.337100384289022500,	0.337053310432193220,	0.337006235732730700,	0.336959160190752500,	0.336912083806376050,	
+0.336865006579719790,	0.336817928510901030,	0.336770849600037450,	0.336723769847246280,	0.336676689252646160,	0.336629607816354260,	0.336582525538488390,	0.336535442419165780,	
+0.336488358458504940,	0.336441273656623240,	0.336394188013638350,	0.336347101529667570,	0.336300014204829470,	0.336252926039241340,	0.336205837033020870,	0.336158747186285410,	
+0.336111656499153480,	0.336064564971742420,	0.336017472604169530,	0.335970379396553390,	0.335923285349011280,	0.335876190461660950,	0.335829094734619750,	0.335781998168006190,	
+0.335734900761937680,	0.335687802516531910,	0.335640703431906220,	0.335593603508179130,	0.335546502745468100,	0.335499401143890820,	0.335452298703564580,	0.335405195424608000,	
+0.335358091307138450,	0.335310986351273710,	0.335263880557131020,	0.335216773924829070,	0.335169666454485200,	0.335122558146216780,	0.335075449000142300,	0.335028339016379240,	
+0.334981228195045390,	0.334934116536257990,	0.334887004040135720,	0.334839890706795930,	0.334792776536356420,	0.334745661528934530,	0.334698545684648960,	0.334651429003617000,	
+0.334604311485956480,	0.334557193131784720,	0.334510073941220450,	0.334462953914380970,	0.334415833051384110,	0.334368711352347250,	0.334321588817388990,	0.334274465446626810,	
+0.334227341240178000,	0.334180216198161300,	0.334133090320694050,	0.334085963607894050,	0.334038836059878770,	0.333991707676766780,	0.333944578458675530,	0.333897448405722830,	
+0.333850317518026130,	0.333803185795704000,	0.333756053238873920,	0.333708919847653720,	0.333661785622160810,	0.333614650562513830,	0.333567514668830220,	0.333520377941227850,	
+0.333473240379824120,	0.333426101984737710,	0.333378962756086030,	0.333331822693986920,	0.333284681798557860,	0.333237540069917510,	0.333190397508183300,	0.333143254113472680,	
+0.333096109885904380,	0.333048964825595760,	0.333001818932664730,	0.332954672207228800,	0.332907524649406540,	0.332860376259315470,	0.332813227037073500,	0.332766076982798030,	
+0.332718926096607750,	0.332671774378620170,	0.332624621828953190,	0.332577468447724180,	0.332530314235051970,	0.332483159191053980,	0.332436003315848050,	0.332388846609551700,	
+0.332341689072283670,	0.332294530704161430,	0.332247371505302420,	0.332200211475825400,	0.332153050615847820,	0.332105888925487650,	0.332058726404862340,	0.332011563054090630,	
+0.331964398873290050,	0.331917233862578430,	0.331870068022073310,	0.331822901351893460,	0.331775733852156310,	0.331728565522979860,	0.331681396364481570,	0.331634226376780250,	
+0.331587055559993290,	0.331539883914238720,	0.331492711439634050,	0.331445538136298010,	0.331398364004348080,	0.331351189043901870,	0.331304013255078080,	0.331256836637994270,	
+0.331209659192768400,	0.331162480919517890,	0.331115301818361680,	0.331068121889417140,	0.331020941132802340,	0.330973759548634730,	0.330926577137033220,	0.330879393898115160,	
+0.330832209831998680,	0.330785024938801240,	0.330737839218641690,	0.330690652671637500,	0.330643465297906720,	0.330596277097566840,	0.330549088070736630,	0.330501898217533780,	
+0.330454707538075710,	0.330407516032481310,	0.330360323700868150,	0.330313130543354150,	0.330265936560056930,	0.330218741751095220,	0.330171546116586720,	0.330124349656649330,	
+0.330077152371400670,	0.330029954260959550,	0.329982755325443520,	0.329935555564970620,	0.329888354979658400,	0.329841153569625680,	0.329793951334990120,	0.329746748275869690,	
+0.329699544392381970,	0.329652339684645750,	0.329605134152778760,	0.329557927796898850,	0.329510720617123780,	0.329463512613572260,	0.329416303786362000,	0.329369094135610550,	
+0.329321883661436830,	0.329274672363958350,	0.329227460243293190,	0.329180247299558970,	0.329133033532874540,	0.329085818943357530,	0.329038603531126020,	0.328991387296297510,	
+0.328944170238991030,	0.328896952359324040,	0.328849733657414710,	0.328802514133380630,	0.328755293787340700,	0.328708072619412480,	0.328660850629714120,	0.328613627818363230,	
+0.328566404185478670,	0.328519179731178060,	0.328471954455579140,	0.328424728358800710,	0.328377501440960510,	0.328330273702176540,	0.328283045142566450,	0.328235815762249140,	
+0.328188585561342340,	0.328141354539964070,	0.328094122698231960,	0.328046890036264970,	0.327999656554180790,	0.327952422252097480,	0.327905187130132610,	0.327857951188405270,	
+0.327810714427033020,	0.327763476846133990,	0.327716238445825870,	0.327668999226227550,	0.327621759187456730,	0.327574518329631080,	0.327527276652869630,	0.327480034157289880,	
+0.327432790843010140,	0.327385546710147970,	0.327338301758822340,	0.327291055989150930,	0.327243809401251920,	0.327196561995242940,	0.327149313771243010,	0.327102064729369760,	
+0.327054814869741360,	0.327007564192475510,	0.326960312697691160,	0.326913060385506050,	0.326865807256038250,	0.326818553309405570,	0.326771298545726900,	0.326724042965119980,	
+0.326676786567702940,	0.326629529353593520,	0.326582271322910680,	0.326535012475772210,	0.326487752812295750,	0.326440492332600360,	0.326393231036803730,	0.326345968925023990,	
+0.326298705997378920,	0.326251442253987500,	0.326204177694967510,	0.326156912320437090,	0.326109646130513910,	0.326062379125317050,	0.326015111304964240,	0.325967842669573680,	
+0.325920573219263100,	0.325873302954151460,	0.325826031874356600,	0.325778759979996610,	0.325731487271189390,	0.325684213748053790,	0.325636939410707700,	0.325589664259268830,	
+0.325542388293856230,	0.325495111514587600,	0.325447833921581280,	0.325400555514954890,	0.325353276294827580,	0.325305996261317010,	0.325258715414541540,	0.325211433754618810,	
+0.325164151281667920,	0.325116867995806640,	0.325069583897153180,	0.325022298985825410,	0.324975013261942220,	0.324927726725621590,	0.324880439376981580,	0.324833151216140040,	
+0.324785862243216090,	0.324738572458327490,	0.324691281861592020,	0.324643990453128750,	0.324596698233055480,	0.324549405201490500,	0.324502111358551610,	0.324454816704357830,	
+0.324407521239027000,	0.324360224962677410,	0.324312927875426820,	0.324265629977394280,	0.324218331268697700,	0.324171031749455330,	0.324123731419784900,	0.324076430279805590,	
+0.324029128329635210,	0.323981825569392030,	0.323934521999193810,	0.323887217619159780,	0.323839912429407630,	0.323792606430055310,	0.323745299621221890,	0.323697992003025240,	
+0.323650683575583580,	0.323603374339014820,	0.323556064293438030,	0.323508753438971060,	0.323461441775732270,	0.323414129303839390,	0.323366816023411660,	0.323319501934566820,	
+0.323272187037423280,	0.323224871332098870,	0.323177554818712630,	0.323130237497382570,	0.323082919368226860,	0.323035600431363480,	0.322988280686911490,	0.322940960134988850,	
+0.322893638775713750,	0.322846316609204150,	0.322798993635579180,	0.322751669854956740,	0.322704345267454670,	0.322657019873192170,	0.322609693672287150,	0.322562366664857880,	
+0.322515038851022280,	0.322467710230899480,	0.322420380804607390,	0.322373050572264400,	0.322325719533988360,	0.322278387689898420,	0.322231055040112510,	0.322183721584748950,	
+0.322136387323925690,	0.322089052257761850,	0.322041716386375410,	0.321994379709884650,	0.321947042228407590,	0.321899703942063240,	0.321852364850969740,	0.321805024955244820,	
+0.321757684255007780,	0.321710342750376580,	0.321663000441469450,	0.321615657328404470,	0.321568313411300710,	0.321520968690276190,	0.321473623165449250,	0.321426276836937810,	
+0.321378929704861150,	0.321331581769337130,	0.321284233030484150,	0.321236883488420170,	0.321189533143264430,	0.321142181995134830,	0.321094830044149740,	0.321047477290427210,	
+0.321000123734086370,	0.320952769375245250,	0.320905414214021800,	0.320858058250535210,	0.320810701484903480,	0.320763343917244980,	0.320715985547677720,	0.320668626376320930,	
+0.320621266403292530,	0.320573905628711020,	0.320526544052694260,	0.320479181675361600,	0.320431818496831000,	0.320384454517220860,	0.320337089736649090,	0.320289724155235100,	
+0.320242357773096790,	0.320194990590352560,	0.320147622607120430,	0.320100253823519640,	0.320052884239668270,	0.320005513855684650,	0.319958142671686820,	0.319910770687794110,	
+0.319863397904124440,	0.319816024320795810,	0.319768649937927580,	0.319721274755637720,	0.319673898774044730,	0.319626521993266470,	0.319579144413422390,	0.319531766034630460,	
+0.319484386857009080,	0.319437006880676330,	0.319389626105751500,	0.319342244532352550,	0.319294862160598050,	0.319247478990605900,	0.319200095022495520,	0.319152710256384920,	
+0.319105324692392560,	0.319057938330636390,	0.319010551171235830,	0.318963163214308950,	0.318915774459973660,	0.318868384908349400,	0.318820994559554150,	0.318773603413706470,	
+0.318726211470924280,	0.318678818731327030,	0.318631425195032740,	0.318584030862159860,	0.318536635732826480,	0.318489239807151990,	0.318441843085254360,	0.318394445567252100,	
+0.318347047253263350,	0.318299648143407330,	0.318252248237802240,	0.318204847536566530,	0.318157446039818330,	0.318110043747676870,	0.318062640660260300,	0.318015236777686730,	
+0.317967832100075450,	0.317920426627544660,	0.317873020360212750,	0.317825613298197860,	0.317778205441619390,	0.317730796790595400,	0.317683387345244430,	0.317635977105684530,	
+0.317588566072035170,	0.317541154244414370,	0.317493741622940640,	0.317446328207732160,	0.317398913998908290,	0.317351498996587160,	0.317304083200887270,	0.317256666611926750,	
+0.317209249229824960,	0.317161831054700080,	0.317114412086670180,	0.317066992325854670,	0.317019571772371670,	0.316972150426339750,	0.316924728287877040,	0.316877305357102900,	
+0.316829881634135560,	0.316782457119093470,	0.316735031812094840,	0.316687605713259050,	0.316640178822704230,	0.316592751140548970,	0.316545322666911380,	0.316497893401910920,	
+0.316450463345665730,	0.316403032498294430,	0.316355600859915100,	0.316308168430647190,	0.316260735210608820,	0.316213301199918640,	0.316165866398694760,	0.316118430807056710,	
+0.316070994425122490,	0.316023557253010400,	0.315976119290839850,	0.315928680538729020,	0.315881240996796490,	0.315833800665160370,	0.315786359543940240,	0.315738917633254180,	
+0.315691474933220810,	0.315644031443958360,	0.315596587165586250,	0.315549142098222660,	0.315501696241986210,	0.315454249596995140,	0.315406802163368800,	0.315359353941225500,	
+0.315311904930683840,	0.315264455131861960,	0.315217004544879330,	0.315169553169854230,	0.315122101006904850,	0.315074648056150600,	0.315027194317709760,	0.314979739791700910,	
+0.314932284478242290,	0.314884828377453410,	0.314837371489452400,	0.314789913814358000,	0.314742455352288400,	0.314694996103363040,	0.314647536067700240,	0.314600075245418610,	
+0.314552613636636340,	0.314505151241472940,	0.314457688060046700,	0.314410224092476210,	0.314362759338879750,	0.314315293799376840,	0.314267827474085660,	0.314220360363124510,	
+0.314172892466612840,	0.314125423784669010,	0.314077954317411530,	0.314030484064958810,	0.313983013027430310,	0.313935541204944210,	0.313888068597619310,	0.313840595205573840,	
+0.313793121028927260,	0.313745646067797870,	0.313698170322304400,	0.313650693792565050,	0.313603216478699430,	0.313555738380825730,	0.313508259499062690,	0.313460779833528600,	
+0.313413299384342980,	0.313365818151624060,	0.313318336135490650,	0.313270853336060970,	0.313223369753454550,	0.313175885387789730,	0.313128400239184810,	0.313080914307759250,	
+0.313033427593631450,	0.312985940096920050,	0.312938451817743380,	0.312890962756221020,	0.312843472912471220,	0.312795982286612760,	0.312748490878763940,	0.312700998689044330,	
+0.312653505717572170,	0.312606011964466250,	0.312558517429844920,	0.312511022113827700,	0.312463526016532930,	0.312416029138079310,	0.312368531478585230,	0.312321033038170210,	
+0.312273533816952660,	0.312226033815050820,	0.312178533032584300,	0.312131031469671470,	0.312083529126431060,	0.312036026002981410,	0.311988522099442110,	0.311941017415931550,	
+0.311893511952568370,	0.311846005709471020,	0.311798498686759130,	0.311750990884550940,	0.311703482302965240,	0.311655972942120440,	0.311608462802136170,	0.311560951883130710,	
+0.311513440185222870,	0.311465927708531040,	0.311418414453174750,	0.311370900419272460,	0.311323385606942500,	0.311275870016304520,	0.311228353647476810,	0.311180836500578260,	
+0.311133318575727180,	0.311085799873043240,	0.311038280392644750,	0.310990760134650600,	0.310943239099179150,	0.310895717286350020,	0.310848194696281550,	0.310800671329092610,	
+0.310753147184901600,	0.310705622263828140,	0.310658096565990580,	0.310610570091507830,	0.310563042840498180,	0.310515514813081370,	0.310467986009375810,	0.310420456429499840,	
+0.310372926073573140,	0.310325394941714130,	0.310277863034041590,	0.310230330350674040,	0.310182796891731060,	0.310135262657331050,	0.310087727647592960,	0.310040191862635090,	
+0.309992655302577140,	0.309945117967537600,	0.309897579857635220,	0.309850040972988460,	0.309802501313717060,	0.309754960879939370,	0.309707419671774340,	0.309659877689340280,	
+0.309612334932756970,	0.309564791402142820,	0.309517247097616690,	0.309469702019297020,	0.309422156167303510,	0.309374609541754660,	0.309327062142768780,	0.309279513970465710,	
+0.309231965024963860,	0.309184415306382130,	0.309136864814838870,	0.309089313550453940,	0.309041761513345670,	0.308994208703633030,	0.308946655121434430,	0.308899100766869610,	
+0.308851545640057010,	0.308803989741115610,	0.308756433070163760,	0.308708875627321300,	0.308661317412706640,	0.308613758426438680,	0.308566198668635880,	0.308518638139417990,	
+0.308471076838903570,	0.308423514767210970,	0.308375951924460050,	0.308328388310769250,	0.308280823926257440,	0.308233258771043180,	0.308185692845246220,	0.308138126148984950,	
+0.308090558682378450,	0.308042990445545060,	0.307995421438604640,	0.307947851661675710,	0.307900281114877110,	0.307852709798327410,	0.307805137712146290,	0.307757564856452390,	
+0.307709991231364550,	0.307662416837001350,	0.307614841673482520,	0.307567265740926580,	0.307519689039452040,	0.307472111569178700,	0.307424533330225070,	0.307376954322710120,	
+0.307329374546752350,	0.307281794002471580,	0.307234212689986350,	0.307186630609415530,	0.307139047760877750,	0.307091464144492790,	0.307043879760379110,	0.306996294608655800,	
+0.306948708689441300,	0.306901122002855460,	0.306853534549016820,	0.306805946328044310,	0.306758357340056520,	0.306710767585173290,	0.306663177063513090,	0.306615585775194990,	
+0.306567993720337490,	0.306520400899060460,	0.306472807311482350,	0.306425212957721850,	0.306377617837898740,	0.306330021952131600,	0.306282425300539400,	0.306234827883240690,	
+0.306187229700355330,	0.306139630752001960,	0.306092031038299460,	0.306044430559366420,	0.305996829315322790,	0.305949227306287100,	0.305901624532378290,	0.305854020993715000,	
+0.305806416690417140,	0.305758811622603150,	0.305711205790392180,	0.305663599193902790,	0.305615991833254770,	0.305568383708566820,	0.305520774819957490,	0.305473165167546630,	
+0.305425554751452830,	0.305377943571795210,	0.305330331628692280,	0.305282718922263880,	0.305235105452628770,	0.305187491219905850,	0.305139876224213790,	0.305092260465672450,	
+0.305044643944400510,	0.304997026660516920,	0.304949408614140330,	0.304901789805390620,	0.304854170234386490,	0.304806549901246950,	0.304758928806090570,	0.304711306949037250,	
+0.304663684330205740,	0.304616060949714550,	0.304568436807683640,	0.304520811904231690,	0.304473186239477670,	0.304425559813540250,	0.304377932626539340,	0.304330304678593620,	
+0.304282675969822170,	0.304235046500343550,	0.304187416270277790,	0.304139785279743450,	0.304092153528859650,	0.304044521017745040,	0.303996887746519560,	0.303949253715301900,	
+0.303901618924211080,	0.303853983373365780,	0.303806347062885900,	0.303758709992890230,	0.303711072163497300,	0.303663433574827170,	0.303615794226998410,	0.303568154120130160,	
+0.303520513254341150,	0.303472871629751280,	0.303425229246479190,	0.303377586104644050,	0.303329942204364490,	0.303282297545760530,	0.303234652128950840,	0.303187005954054460,	
+0.303139359021190210,	0.303091711330477960,	0.303044062882036450,	0.302996413675984730,	0.302948763712441560,	0.302901112991526940,	0.302853461513359570,	0.302805809278058450,	
+0.302758156285742490,	0.302710502536531480,	0.302662848030544220,	0.302615192767899440,	0.302567536748717110,	0.302519879973115910,	0.302472222441215080,	0.302424564153133180,	
+0.302376905108990350,	0.302329245308905260,	0.302281584752997050,	0.302233923441384390,	0.302186261374187410,	0.302138598551524750,	0.302090934973515630,	0.302043270640278750,	
+0.301995605551934050,	0.301947939708600400,	0.301900273110396910,	0.301852605757442270,	0.301804937649856550,	0.301757268787758490,	0.301709599171266830,	0.301661928800501580,	
+0.301614257675581530,	0.301566585796625870,	0.301518913163753290,	0.301471239777083840,	0.301423565636736280,	0.301375890742829830,	0.301328215095483240,	0.301280538694816520,	
+0.301232861540948470,	0.301185183633998210,	0.301137504974084650,	0.301089825561327680,	0.301042145395846170,	0.300994464477759290,	0.300946782807185840,	0.300899100384245890,	
+0.300851417209058110,	0.300803733281741430,	0.300756048602415840,	0.300708363171200090,	0.300660676988213470,	0.300612990053574670,	0.300565302367403860,	0.300517613929819790,	
+0.300469924740941700,	0.300422234800888370,	0.300374544109779870,	0.300326852667735010,	0.300279160474873020,	0.300231467531312750,	0.300183773837174150,	0.300136079392576140,	
+0.300088384197637950,	0.300040688252478370,	0.299992991557217540,	0.299945294111974180,	0.299897595916867600,	0.299849896972016580,	0.299802197277541260,	0.299754496833560480,	
+0.299706795640192980,	0.299659093697558940,	0.299611391005777160,	0.299563687564966930,	0.299515983375246990,	0.299468278436737570,	0.299420572749557470,	0.299372866313825870,	
+0.299325159129661730,	0.299277451197185130,	0.299229742516514850,	0.299182033087770250,	0.299134322911070170,	0.299086611986534630,	0.299038900314282650,	0.298991187894433350,	
+0.298943474727105700,	0.298895760812419750,	0.298848046150494430,	0.298800330741448570,	0.298752614585402250,	0.298704897682474440,	0.298657180032784410,	0.298609461636450970,	
+0.298561742493594300,	0.298514022604333300,	0.298466301968787210,	0.298418580587074990,	0.298370858459316710,	0.298323135585631280,	0.298275411966137990,	0.298227687600955800,	
+0.298179962490204790,	0.298132236634003840,	0.298084510032472330,	0.298036782685729140,	0.297989054593894410,	0.297941325757087040,	0.297893596175425880,	0.297845865849031220,	
+0.297798134778021860,	0.297750402962517200,	0.297702670402636090,	0.297654937098498720,	0.297607203050223980,	0.297559468257931280,	0.297511732721739470,	0.297463996441768740,	
+0.297416259418138040,	0.297368521650966670,	0.297320783140373580,	0.297273043886478960,	0.297225303889401770,	0.297177563149261250,	0.297129821666176460,	0.297082079440267490,	
+0.297034336471653340,	0.296986592760452920,	0.296938848306786460,	0.296891103110772880,	0.296843357172531520,	0.296795610492181340,	0.296747863069842580,	0.296700114905634140,	
+0.296652365999675430,	0.296604616352085400,	0.296556865962984200,	0.296509114832490870,	0.296461362960724780,	0.296413610347804830,	0.296365856993851260,	0.296318102898983080,	
+0.296270348063319590,	0.296222592486979850,	0.296174836170084050,	0.296127079112751160,	0.296079321315100560,	0.296031562777251230,	0.295983803499323460,	0.295936043481436150,	
+0.295888282723708320,	0.295840521226260200,	0.295792758989210760,	0.295744996012679400,	0.295697232296785180,	0.295649467841648310,	0.295601702647387720,	0.295553936714122890,	
+0.295506170041972830,	0.295458402631057710,	0.295410634481496630,	0.295362865593408960,	0.295315095966913690,	0.295267325602131090,	0.295219554499180190,	0.295171782658180390,	
+0.295124010079250760,	0.295076236762511490,	0.295028462708081640,	0.294980687916080180,	0.294932912386627440,	0.294885136119842410,	0.294837359115844580,	0.294789581374752920,	
+0.294741802896687670,	0.294694023681768000,	0.294646243730113220,	0.294598463041842400,	0.294550681617075870,	0.294502899455932610,	0.294455116558532130,	0.294407332924993440,	
+0.294359548555436780,	0.294311763449981330,	0.294263977608746400,	0.294216191031851150,	0.294168403719415830,	0.294120615671559500,	0.294072826888401250,	0.294025037370061300,	
+0.293977247116658790,	0.293929456128313120,	0.293881664405143410,	0.293833871947270010,	0.293786078754811890,	0.293738284827888550,	0.293690490166619080,	0.293642694771123810,	
+0.293594898641521830,	0.293547101777932580,	0.293499304180475150,	0.293451505849269930,	0.293403706784435890,	0.293355906986092600,	0.293308106454359120,	0.293260305189355810,	
+0.293212503191201730,	0.293164700460016410,	0.293116896995918860,	0.293069092799029540,	0.293021287869467460,	0.292973482207351750,	0.292925675812802770,	0.292877868685939620,	
+0.292830060826881730,	0.292782252235748330,	0.292734442912659710,	0.292686632857734940,	0.292638822071093650,	0.292591010552854860,	0.292543198303138910,	0.292495385322065040,	
+0.292447571609752650,	0.292399757166320940,	0.292351941991890300,	0.292304126086579740,	0.292256309450508900,	0.292208492083796840,	0.292160673986563980,	0.292112855158929430,	
+0.292065035601012320,	0.292017215312933060,	0.291969394294810720,	0.291921572546764980,	0.291873750068914810,	0.291825926861380700,	0.291778102924281800,	0.291730278257737620,	
+0.291682452861867340,	0.291634626736791300,	0.291586799882628760,	0.291538972299499210,	0.291491143987521790,	0.291443314946816910,	0.291395485177503800,	0.291347654679701920,	
+0.291299823453530500,	0.291251991499109960,	0.291204158816559420,	0.291156325405998060,	0.291108491267546340,	0.291060656401323340,	0.291012820807448720,	0.290964984486041690,	
+0.290917147437222520,	0.290869309661110520,	0.290821471157825310,	0.290773631927485900,	0.290725791970212870,	0.290677951286125390,	0.290630109875342990,	0.290582267737984960,	
+0.290534424874171580,	0.290486581284022220,	0.290438736967656370,	0.290390891925193300,	0.290343046156753380,	0.290295199662455820,	0.290247352442419890,	0.290199504496765960,	
+0.290151655825613310,	0.290103806429081510,	0.290055956307289750,	0.290008105460358550,	0.289960253888407070,	0.289912401591554960,	0.289864548569921440,	0.289816694823626930,	
+0.289768840352790710,	0.289720985157532360,	0.289673129237971170,	0.289625272594227550,	0.289577415226420780,	0.289529557134670430,	0.289481698319095810,	0.289433838779817320,	
+0.289385978516954250,	0.289338117530626270,	0.289290255820952520,	0.289242393388053580,	0.289194530232048660,	0.289146666353056970,	0.289098801751199060,	0.289050936426594130,	
+0.289003070379361900,	0.288955203609621510,	0.288907336117493590,	0.288859467903097300,	0.288811598966552340,	0.288763729307977950,	0.288715858927494680,	0.288667987825221740,	
+0.288620116001278850,	0.288572243455785250,	0.288524370188861460,	0.288476496200626710,	0.288428621491200800,	0.288380746060702850,	0.288332869909253440,	0.288284993036971910,	
+0.288237115443977450,	0.288189237130390630,	0.288141358096330740,	0.288093478341917400,	0.288045597867269960,	0.287997716672508950,	0.287949834757753650,	0.287901952123123810,	
+0.287854068768738590,	0.287806184694718690,	0.287758299901183290,	0.287710414388252180,	0.287662528156044540,	0.287614641204681050,	0.287566753534280960,	0.287518865144963940,	
+0.287470976036849400,	0.287423086210057800,	0.287375195664708480,	0.287327304400920800,	0.287279412418815220,	0.287231519718511130,	0.287183626300128280,	0.287135732163785910,	
+0.287087837309604630,	0.287039941737703750,	0.286992045448203000,	0.286944148441221740,	0.286896250716880570,	0.286848352275298700,	0.286800453116596020,	0.286752553240891720,	
+0.286704652648306470,	0.286656751338959630,	0.286608849312970870,	0.286560946570459610,	0.286513043111546350,	0.286465138936350510,	0.286417234044991860,	0.286369328437589670,	
+0.286321422114264530,	0.286273515075135880,	0.286225607320323040,	0.286177698849946590,	0.286129789664125890,	0.286081879762980720,	0.286033969146630430,	0.285986057815195590,	
+0.285938145768795670,	0.285890233007550400,	0.285842319531579070,	0.285794405341002370,	0.285746490435939690,	0.285698574816510730,	0.285650658482834940,	0.285602741435032950,	
+0.285554823673224100,	0.285506905197528190,	0.285458986008064570,	0.285411066104953930,	0.285363145488315590,	0.285315224158268990,	0.285267302114934780,	0.285219379358432280,	
+0.285171455888881320,	0.285123531706401310,	0.285075606811112940,	0.285027681203135490,	0.284979754882588860,	0.284931827849592420,	0.284883900104266840,	0.284835971646731520,	
+0.284788042477106260,	0.284740112595510460,	0.284692182002064810,	0.284644250696888700,	0.284596318680101930,	0.284548385951823970,	0.284500452512175480,	0.284452518361275890,	
+0.284404583499244520,	0.284356647926202130,	0.284308711642268120,	0.284260774647562390,	0.284212836942204230,	0.284164898526314440,	0.284116959400012360,	0.284069019563417900,	
+0.284021079016650470,	0.283973137759830800,	0.283925195793078230,	0.283877253116512740,	0.283829309730253610,	0.283781365634421690,	0.283733420829136330,	0.283685475314517430,	
+0.283637529090684400,	0.283589582157757980,	0.283541634515857620,	0.283493686165102730,	0.283445737105614050,	0.283397787337511090,	0.283349836860913580,	0.283301885675941060,	
+0.283253933782714300,	0.283205981181352650,	0.283158027871976080,	0.283110073854704050,	0.283062119129657170,	0.283014163696955090,	0.282966207556717530,	0.282918250709064070,	
+0.282870293154115380,	0.282822334891990930,	0.282774375922810680,	0.282726416246694090,	0.282678455863761830,	0.282630494774133490,	0.282582532977928850,	0.282534570475267530,	
+0.282486607266270120,	0.282438643351056230,	0.282390678729745330,	0.282342713402458150,	0.282294747369314150,	0.282246780630433350,	0.282198813185935090,	0.282150845035940290,	
+0.282102876180568340,	0.282054906619939210,	0.282006936354172400,	0.281958965383388660,	0.281910993707707500,	0.281863021327248890,	0.281815048242132270,	0.281767074452478450,	
+0.281719099958406990,	0.281671124760037750,	0.281623148857490240,	0.281575172250885350,	0.281527194940342450,	0.281479216925981210,	0.281431238207922320,	0.281383258786285340,	
+0.281335278661190240,	0.281287297832756470,	0.281239316301104880,	0.281191334066355050,	0.281143351128626820,	0.281095367488039870,	0.281047383144714840,	0.280999398098771390,	
+0.280951412350329440,	0.280903425899508560,	0.280855438746429540,	0.280807450891211900,	0.280759462333975640,	0.280711473074840290,	0.280663483113926690,	0.280615492451354360,	
+0.280567501087242930,	0.280519509021713130,	0.280471516254884530,	0.280423522786877210,	0.280375528617810620,	0.280327533747805610,	0.280279538176981810,	0.280231541905459130,	
+0.280183544933357230,	0.280135547260796810,	0.280087548887897550,	0.280039549814779460,	0.279991550041562070,	0.279943549568366150,	0.279895548395311440,	0.279847546522517810,	
+0.279799543950104920,	0.279751540678193580,	0.279703536706903400,	0.279655532036354350,	0.279607526666666050,	0.279559520597959410,	0.279511513830353890,	0.279463506363969220,	
+0.279415498198926190,	0.279367489335344390,	0.279319479773343930,	0.279271469513044270,	0.279223458554566430,	0.279175446898029870,	0.279127434543554760,	0.279079421491260640,	
+0.279031407741268330,	0.278983393293697530,	0.278935378148668260,	0.278887362306300120,	0.278839345766713990,	0.278791328530029470,	0.278743310596366700,	0.278695291965845190,	
+0.278647272638585850,	0.278599252614708360,	0.278551231894332290,	0.278503210477578590,	0.278455188364566840,	0.278407165555417110,	0.278359142050249090,	0.278311117849183610,	
+0.278263092952340310,	0.278215067359839310,	0.278167041071800240,	0.278119014088343940,	0.278070986409590160,	0.278022958035658850,	0.277974928966669750,	0.277926899202743770,	
+0.277878868744000530,	0.277830837590560100,	0.277782805742542220,	0.277734773200067670,	0.277686739963256210,	0.277638706032227510,	0.277590671407102420,	0.277542636088000670,	
+0.277494600075042340,	0.277446563368347050,	0.277398525968035830,	0.277350487874228280,	0.277302449087044490,	0.277254409606604140,	0.277206369433028230,	0.277158328566436410,	
+0.277110287006948730,	0.277062244754684880,	0.277014201809765880,	0.276966158172311410,	0.276918113842441470,	0.276870068820275870,	0.276822023105935510,	0.276773976699540130,	
+0.276725929601209790,	0.276677881811064170,	0.276629833329224250,	0.276581784155809810,	0.276533734290940470,	0.276485683734737200,	0.276437632487319730,	0.276389580548808190,	
+0.276341527919322260,	0.276293474598982900,	0.276245420587909910,	0.276197365886223340,	0.276149310494042950,	0.276101254411489690,	0.276053197638683300,	0.276005140175743900,	
+0.275957082022791230,	0.275909023179946310,	0.275860963647328820,	0.275812903425058930,	0.275764842513256340,	0.275716780912042050,	0.275668718621535860,	0.275620655641857390,	
+0.275572591973127780,	0.275524527615466640,	0.275476462568994160,	0.275428396833830140,	0.275380330410095520,	0.275332263297910110,	0.275284195497394020,	0.275236127008667010,	
+0.275188057831850130,	0.275139987967063070,	0.275091917414426070,	0.275043846174058860,	0.274995774246082400,	0.274947701630616600,	0.274899628327781480,	0.274851554337696870,	
+0.274803479660483800,	0.274755404296262050,	0.274707328245151370,	0.274659251507272770,	0.274611174082746050,	0.274563095971691370,	0.274515017174228550,	0.274466937690478640,	
+0.274418857520561330,	0.274370776664596920,	0.274322695122705130,	0.274274612895007040,	0.274226529981622390,	0.274178446382671410,	0.274130362098273910,	0.274082277128550930,	
+0.274034191473622290,	0.273986105133608100,	0.273938018108628280,	0.273889930398803830,	0.273841842004254540,	0.273793752925100220,	0.273745663161461930,	0.273697572713459510,	
+0.273649481581213110,	0.273601389764842660,	0.273553297264469090,	0.273505204080212340,	0.273457110212192540,	0.273409015660529500,	0.273360920425344430,	0.273312824506756980,	
+0.273264727904887540,	0.273216630619855790,	0.273168532651782920,	0.273120434000788730,	0.273072334666993490,	0.273024234650516890,	0.272976133951480240,	0.272928032570003140,	
+0.272879930506206070,	0.272831827760208650,	0.272783724332132160,	0.272735620222096350,	0.272687515430221020,	0.272639409956627330,	0.272591303801435150,	0.272543196964764700,	
+0.272495089446735840,	0.272446981247469690,	0.272398872367086040,	0.272350762805705250,	0.272302652563447100,	0.272254541640432780,	0.272206430036782080,	0.272158317752615340,	
+0.272110204788052310,	0.272062091143214280,	0.272013976818220930,	0.271965861813192710,	0.271917746128249370,	0.271869629763512140,	0.271821512719100770,	0.271773394995135250,	
+0.271725276591736620,	0.271677157509024820,	0.271629037747120160,	0.271580917306142420,	0.271532796186212840,	0.271484674387451270,	0.271436551909978010,	0.271388428753912950,	
+0.271340304919377270,	0.271292180406490780,	0.271244055215373870,	0.271195929346146390,	0.271147802798929530,	0.271099675573843120,	0.271051547671007530,	0.271003419090542650,	
+0.270955289832569670,	0.270907159897208480,	0.270859029284578890,	0.270810897994802240,	0.270762766027998310,	0.270714633384287420,	0.270666500063789560,	0.270618366066625870,	
+0.270570231392916300,	0.270522096042781100,	0.270473960016340280,	0.270425823313714950,	0.270377685935025090,	0.270329547880390990,	0.270281409149932590,	0.270233269743771150,	
+0.270185129662026460,	0.270136988904819020,	0.270088847472268630,	0.270040705364496540,	0.269992562581622740,	0.269944419123767490,	0.269896274991050730,	0.269848130183593770,	
+0.269799984701516500,	0.269751838544938780,	0.269703691713981950,	0.269655544208765860,	0.269607396029410920,	0.269559247176037020,	0.269511097648765460,	0.269462947447716210,	
+0.269414796573009540,	0.269366645024765430,	0.269318492803105160,	0.269270339908148640,	0.269222186340016320,	0.269174032098828060,	0.269125877184705150,	0.269077721597767550,	
+0.269029565338135660,	0.268981408405929430,	0.268933250801270120,	0.268885092524277670,	0.268836933575072050,	0.268788773953774540,	0.268740613660505060,	0.268692452695384050,	
+0.268644291058531490,	0.268596128750068660,	0.268547965770115530,	0.268499802118792430,	0.268451637796219390,	0.268403472802517700,	0.268355307137807360,	0.268307140802208690,	
+0.268258973795841790,	0.268210806118827860,	0.268162637771286960,	0.268114468753339390,	0.268066299065105260,	0.268018128706705830,	0.267969957678261040,	0.267921785979890970,	
+0.267873613611716850,	0.267825440573858650,	0.267777266866436940,	0.267729092489571550,	0.267680917443383900,	0.267632741727993950,	0.267584565343522150,	0.267536388290088470,	
+0.267488210567814300,	0.267440032176819550,	0.267391853117224740,	0.267343673389149880,	0.267295492992716270,	0.267247311928043910,	0.267199130195253320,	0.267150947794464410,	
+0.267102764725798580,	0.267054580989375840,	0.267006396585316220,	0.266958211513741050,	0.266910025774770350,	0.266861839368524590,	0.266813652295123770,	0.266765464554689300,	
+0.266717276147341140,	0.266669087073199750,	0.266620897332385250,	0.266572706925018940,	0.266524515851220890,	0.266476324111111500,	0.266428131704810890,	0.266379938632440420,	
+0.266331744894120040,	0.266283550489970320,	0.266235355420111290,	0.266187159684664330,	0.266138963283749420,	0.266090766217487170,	0.266042568485997500,	0.265994370089401910,	
+0.265946171027820370,	0.265897971301372940,	0.265849770910181030,	0.265801569854364710,	0.265753368134044430,	0.265705165749340330,	0.265656962700373760,	0.265608758987264770,	
+0.265560554610133840,	0.265512349569101140,	0.265464143864287960,	0.265415937495814490,	0.265367730463801130,	0.265319522768368010,	0.265271314409636530,	0.265223105387726700,	
+0.265174895702759210,	0.265126685354853950,	0.265078474344132450,	0.265030262670714780,	0.264982050334721050,	0.264933837336272570,	0.264885623675489510,	0.264837409352492390,	
+0.264789194367401340,	0.264740978720337690,	0.264692762411421640,	0.264644545440773650,	0.264596327808513890,	0.264548109514763760,	0.264499890559643290,	0.264451670943273150,	
+0.264403450665773370,	0.264355229727265440,	0.264307008127869390,	0.264258785867705850,	0.264210562946894880,	0.264162339365557940,	0.264114115123815160,	0.264065890221786670,	
+0.264017664659593920,	0.263969438437356930,	0.263921211555196380,	0.263872984013232390,	0.263824755811586380,	0.263776526950378450,	0.263728297429729200,	0.263680067249758790,	
+0.263631836410588630,	0.263583604912338900,	0.263535372755130120,	0.263487139939082520,	0.263438906464317450,	0.263390672330955140,	0.263342437539116180,	0.263294202088920680,	
+0.263245965980490100,	0.263197729213944580,	0.263149491789404780,	0.263101253706990780,	0.263053014966824090,	0.263004775569024910,	0.262956535513713290,	0.262908294801010800,	
+0.262860053431037580,	0.262811811403914190,	0.262763568719760860,	0.262715325378699070,	0.262667081380848930,	0.262618836726331070,	0.262570591415265730,	0.262522345447774310,	
+0.262474098823977040,	0.262425851543994500,	0.262377603607946930,	0.262329355015955780,	0.262281105768141230,	0.262232855864623970,	0.262184605305524070,	0.262136354090963140,	
+0.262088102221061270,	0.262039849695938740,	0.261991596515717020,	0.261943342680516330,	0.261895088190457260,	0.261846833045660030,	0.261798577246246170,	0.261750320792335840,	
+0.261702063684049690,	0.261653805921508000,	0.261605547504832230,	0.261557288434142550,	0.261509028709559670,	0.261460768331203800,	0.261412507299196410,	0.261364245613657790,	
+0.261315983274708510,	0.261267720282468860,	0.261219456637060370,	0.261171192338603200,	0.261122927387217650,	0.261074661783025190,	0.261026395526146040,	0.260978128616700940,	
+0.260929861054810090,	0.260881592840595030,	0.260833323974175970,	0.260785054455673630,	0.260736784285208190,	0.260688513462901230,	0.260640241988872980,	0.260591969863244120,	
+0.260543697086134950,	0.260495423657666920,	0.260447149577960340,	0.260398874847135920,	0.260350599465313800,	0.260302323432615720,	0.260254046749161750,	0.260205769415072290,	
+0.260157491430468790,	0.260109212795471560,	0.260060933510201320,	0.260012653574778320,	0.259964372989324120,	0.259916091753958970,	0.259867809868803590,	0.259819527333978280,	
+0.259771244149604560,	0.259722960315802720,	0.259674675832693490,	0.259626390700397170,	0.259578104919035270,	0.259529818488728140,	0.259481531409596400,	0.259433243681760460,	
+0.259384955305341840,	0.259336666280460810,	0.259288376607238080,	0.259240086285794040,	0.259191795316250200,	0.259143503698726850,	0.259095211433344350,	0.259046918520224210,	
+0.258998624959486780,	0.258950330751252790,	0.258902035895642530,	0.258853740392777640,	0.258805444242778400,	0.258757147445765560,	0.258708850001859390,	0.258660551911181540,	
+0.258612253173852280,	0.258563953789992420,	0.258515653759722240,	0.258467353083163380,	0.258419051760436110,	0.258370749791661190,	0.258322447176959010,	0.258274143916451150,	
+0.258225840010257890,	0.258177535458499590,	0.258129230261297920,	0.258080924418773170,	0.258032617931046090,	0.257984310798237030,	0.257936003020467650,	0.257887694597858210,	
+0.257839385530529600,	0.257791075818602060,	0.257742765462197270,	0.257694454461435570,	0.257646142816437720,	0.257597830527324100,	0.257549517594216350,	0.257501204017234750,	
+0.257452889796500160,	0.257404574932132920,	0.257356259424254720,	0.257307943272985840,	0.257259626478446630,	0.257211309040758840,	0.257162990960042750,	0.257114672236419210,	
+0.257066352870008510,	0.257018032860932390,	0.256969712209311200,	0.256921390915265670,	0.256873068978916320,	0.256824746400384660,	0.256776423179791160,	0.256728099317256600,	
+0.256679774812901380,	0.256631449666847140,	0.256583123879214230,	0.256534797450123590,	0.256486470379695460,	0.256438142668051650,	0.256389814315312440,	0.256341485321598670,	
+0.256293155687030820,	0.256244825411730440,	0.256196494495818050,	0.256148162939414000,	0.256099830742639920,	0.256051497905616320,	0.256003164428463940,	0.255954830311303230,	
+0.255906495554255880,	0.255858160157442280,	0.255809824120983300,	0.255761487444999270,	0.255713150129611990,	0.255664812174941860,	0.255616473581109670,	0.255568134348235890,	
+0.255519794476442190,	0.255471453965849030,	0.255423112816577200,	0.255374771028747170,	0.255326428602480620,	0.255278085537898050,	0.255229741835119760,	0.255181397494267600,	
+0.255133052515461920,	0.255084706898823680,	0.255036360644473160,	0.254988013752532220,	0.254939666223121200,	0.254891318056361060,	0.254842969252372150,	0.254794619811276270,	
+0.254746269733193860,	0.254697919018245730,	0.254649567666552390,	0.254601215678235570,	0.254552863053415730,	0.254504509792213730,	0.254456155894750010,	0.254407801361146320,	
+0.254359446191523120,	0.254311090386000920,	0.254262733944701390,	0.254214376867745010,	0.254166019155252720,	0.254117660807344940,	0.254069301824143450,	0.254020942205768650,	
+0.253972581952341570,	0.253924221063982550,	0.253875859540813430,	0.253827497382954680,	0.253779134590527140,	0.253730771163651390,	0.253682407102449100,	0.253634042407040850,	
+0.253585677077547420,	0.253537311114089390,	0.253488944516788550,	0.253440577285765300,	0.253392209421140210,	0.253343840923035020,	0.253295471791570190,	0.253247102026866730,	
+0.253198731629045050,	0.253150360598226990,	0.253101988934533060,	0.253053616638084120,	0.253005243709000680,	0.252956870147404640,	0.252908495953416360,	0.252860121127156830,	
+0.252811745668746650,	0.252763369578307470,	0.252714992855959890,	0.252666615501824790,	0.252618237516022750,	0.252569858898675560,	0.252521479649903680,	0.252473099769828120,	
+0.252424719258569410,	0.252376338116249320,	0.252327956342988380,	0.252279573938907100,	0.252231190904127320,	0.252182807238769570,	0.252134422942954790,	0.252086038016803570,	
+0.252037652460437630,	0.251989266273977610,	0.251940879457544400,	0.251892492011258520,	0.251844103935241930,	0.251795715229615020,	0.251747325894498830,	0.251698935930013860,	
+0.251650545336282060,	0.251602154113423850,	0.251553762261560230,	0.251505369780811780,	0.251456976671300400,	0.251408582933146500,	0.251360188566470740,	0.251311793571394990,	
+0.251263397948039700,	0.251215001696525940,	0.251166604816974230,	0.251118207309506460,	0.251069809174243150,	0.251021410411305320,	0.250973011020813540,	0.250924611002889650,	
+0.250876210357654230,	0.250827809085228280,	0.250779407185732440,	0.250731004659288440,	0.250682601506016960,	0.250634197726038950,	0.250585793319475060,	0.250537388286447060,	
+0.250488982627075640,	0.250440576341481310,	0.250392169429785980,	0.250343761892110220,	0.250295353728575090,	0.250246944939301110,	0.250198535524410180,	0.250150125484022930,	
+0.250101714818260380,	0.250053303527243090,	0.250004891611092960,	0.249956479069930650,	0.249908065903877120,	0.249859652113053000,	0.249811237697580150,	0.249762822657579240,	
+0.249714406993171270,	0.249665990704476840,	0.249617573791617860,	0.249569156254714960,	0.249520738093889170,	0.249472319309261090,	0.249423899900952650,	0.249375479869084450,	
+0.249327059213777120,	0.249278637935152590,	0.249230216033331450,	0.249181793508434780,	0.249133370360583200,	0.249084946589898630,	0.249036522196501660,	0.248988097180513430,	
+0.248939671542054490,	0.248891245281246810,	0.248842818398211040,	0.248794390893068210,	0.248745962765938940,	0.248697534016945220,	0.248649104646207680,	0.248600674653847360,	
+0.248552244039984940,	0.248503812804742320,	0.248455380948240180,	0.248406948470599160,	0.248358515371941200,	0.248310081652386940,	0.248261647312057470,	0.248213212351073460,	
+0.248164776769556870,	0.248116340567628320,	0.248067903745408910,	0.248019466303019330,	0.247971028240581510,	0.247922589558216110,	0.247874150256044230,	0.247825710334186540,	
+0.247777269792765040,	0.247728828631900350,	0.247680386851713560,	0.247631944452325420,	0.247583501433857820,	0.247535057796431480,	0.247486613540167040,	0.247438168665186530,	
+0.247389723171610560,	0.247341277059560330,	0.247292830329156440,	0.247244382980520930,	0.247195935013774430,	0.247147486429038110,	0.247099037226432640,	0.247050587406080020,	
+0.247002136968100920,	0.246953685912616490,	0.246905234239747420,	0.246856781949615660,	0.246808329042341980,	0.246759875518047460,	0.246711421376852810,	0.246662966618880070,	
+0.246614511244249910,	0.246566055253083010,	0.246517598645501430,	0.246469141421625850,	0.246420683581577400,	0.246372225125476820,	0.246323766053446110,	0.246275306365605990,	
+0.246226846062077590,	0.246178385142981650,	0.246129923608440190,	0.246081461458573900,	0.246032998693503980,	0.245984535313351130,	0.245936071318237360,	0.245887606708283410,	
+0.245839141483610440,	0.245790675644339210,	0.245742209190591700,	0.245693742122488650,	0.245645274440151270,	0.245596806143700270,	0.245548337233257700,	0.245499867708944270,	
+0.245451397570880750,	0.245402926819189150,	0.245354455453990260,	0.245305983475405220,	0.245257510883554770,	0.245209037678561000,	0.245160563860544630,	0.245112089429626840,	
+0.245063614385928390,	0.245015138729571340,	0.244966662460676470,	0.244918185579364930,	0.244869708085757480,	0.244821229979976180,	0.244772751262141850,	0.244724271932375610,	
+0.244675791990798280,	0.244627311437531890,	0.244578830272697200,	0.244530348496415030,	0.244481866108807400,	0.244433383109995130,	0.244384899500099400,	0.244336415279240960,	
+0.244287930447541930,	0.244239445005123100,	0.244190958952105630,	0.244142472288610330,	0.244093985014759290,	0.244045497130673280,	0.243997008636473530,	0.243948519532280830,	
+0.243900029818217260,	0.243851539494403640,	0.243803048560961130,	0.243754557018010580,	0.243706064865674090,	0.243657572104072410,	0.243609078733326380,	0.243560584753558100,	
+0.243512090164888340,	0.243463594967438360,	0.243415099161328970,	0.243366602746682230,	0.243318105723619030,	0.243269608092260530,	0.243221109852727600,	0.243172611005142310,	
+0.243124111549625520,	0.243075611486298420,	0.243027110815281860,	0.242978609536697980,	0.242930107650667550,	0.242881605157311890,	0.242833102056751740,	0.242784598349109290,	
+0.242736094034505360,	0.242687589113061150,	0.242639083584897580,	0.242590577450136710,	0.242542070708899380,	0.242493563361306480,	0.242445055407480100,	0.242396546847541060,	
+0.242348037681610650,	0.242299527909809710,	0.242251017532260420,	0.242202506549083570,	0.242153994960400440,	0.242105482766331900,	0.242056969967000070,	0.242008456562525840,	
+0.241959942553030440,	0.241911427938634790,	0.241862912719460980,	0.241814396895629890,	0.241765880467262800,	0.241717363434480580,	0.241668845797405380,	0.241620327556158090,	
+0.241571808710859540,	0.241523289261631880,	0.241474769208596010,	0.241426248551873220,	0.241377727291584350,	0.241329205427851630,	0.241280682960795880,	0.241232159890538420,	
+0.241183636217200150,	0.241135111940903200,	0.241086587061768500,	0.241038061579917310,	0.240989535495470530,	0.240941008808550320,	0.240892481519277640,	0.240843953627773720,	
+0.240795425134159500,	0.240746896038557150,	0.240698366341087540,	0.240649836041871600,	0.240601305141031510,	0.240552773638688130,	0.240504241534962830,	0.240455708829976520,	
+0.240407175523851320,	0.240358641616708220,	0.240310107108668510,	0.240261571999853100,	0.240213036290384180,	0.240164499980382670,	0.240115963069969930,	0.240067425559266830,	
+0.240018887448395610,	0.239970348737477160,	0.239921809426632850,	0.239873269515983560,	0.239824729005651550,	0.239776187895757720,	0.239727646186423000,	0.239679103877769580,	
+0.239630560969918390,	0.239582017462990820,	0.239533473357107760,	0.239484928652391430,	0.239436383348962810,	0.239387837446943220,	0.239339290946453620,	0.239290743847616200,	
+0.239242196150551920,	0.239193647855382160,	0.239145098962227850,	0.239096549471211230,	0.239047999382453250,	0.238999448696075260,	0.238950897412198190,	0.238902345530944330,	
+0.238853793052434590,	0.238805239976790400,	0.238756686304132660,	0.238708132034583630,	0.238659577168264280,	0.238611021705295550,	0.238562465645799690,	0.238513908989897690,	
+0.238465351737710880,	0.238416793889360300,	0.238368235444968160,	0.238319676404655400,	0.238271116768543480,	0.238222556536753340,	0.238173995709407200,	0.238125434286626110,	
+0.238076872268531410,	0.238028309655244130,	0.237979746446886460,	0.237931182643579460,	0.237882618245444520,	0.237834053252602570,	0.237785487665175900,	0.237736921483285540,	
+0.237688354707052460,	0.237639787336598910,	0.237591219372045890,	0.237542650813514810,	0.237494081661126680,	0.237445511915003790,	0.237396941575267110,	0.237348370642038060,	
+0.237299799115437670,	0.237251226995588200,	0.237202654282610700,	0.237154080976626520,	0.237105507077756740,	0.237056932586123590,	0.237008357501848150,	0.236959781825051790,	
+0.236911205555855540,	0.236862628694381710,	0.236814051240751330,	0.236765473195085370,	0.236716894557506160,	0.236668315328134730,	0.236619735507092480,	0.236571155094500500,	
+0.236522574090481020,	0.236473992495155130,	0.236425410308644250,	0.236376827531069420,	0.236328244162552960,	0.236279660203215890,	0.236231075653179660,	0.236182490512565320,	
+0.236133904781495180,	0.236085318460090260,	0.236036731548472050,	0.235988144046761610,	0.235939555955081200,	0.235890967273551940,	0.235842378002295240,	0.235793788141432150,	
+0.235745197691085040,	0.235696606651374930,	0.235648015022422890,	0.235599422804351230,	0.235550829997281000,	0.235502236601333710,	0.235453642616630380,	0.235405048043293400,	
+0.235356452881443800,	0.235307857131203060,	0.235259260792692220,	0.235210663866033680,	0.235162066351348480,	0.235113468248758120,	0.235064869558383650,	0.235016270280347470,	
+0.234967670414770570,	0.234919069961774530,	0.234870468921480360,	0.234821867294010440,	0.234773265079485870,	0.234724662278027710,	0.234676058889758320,	0.234627454914798780,	
+0.234578850353270580,	0.234530245205294860,	0.234481639470993960,	0.234433033150488940,	0.234384426243901350,	0.234335818751352260,	0.234287210672964040,	0.234238602008857790,	
+0.234189992759155060,	0.234141382923976900,	0.234092772503445730,	0.234044161497682620,	0.233995549906809100,	0.233946937730946300,	0.233898324970216560,	0.233849711624741020,	
+0.233801097694640750,	0.233752483180038190,	0.233703868081054420,	0.233655252397810960,	0.233606636130428950,	0.233558019279030800,	0.233509401843737590,	0.233460783824670860,	
+0.233412165221951740,	0.233363546035702670,	0.233314926266044690,	0.233266305913099440,	0.233217684976987970,	0.233169063457832700,	0.233120441355754800,	0.233071818670875790,	
+0.233023195403316810,	0.232974571553200250,	0.232925947120647290,	0.232877322105779020,	0.232828696508717880,	0.232780070329584980,	0.232731443568501920,	0.232682816225589810,	
+0.232634188300971100,	0.232585559794766920,	0.232536930707098830,	0.232488301038087990,	0.232439670787856820,	0.232391039956526490,	0.232342408544218530,	0.232293776551054150,	
+0.232245143977155730,	0.232196510822644480,	0.232147877087641950,	0.232099242772269290,	0.232050607876648940,	0.232001972400902090,	0.231953336345150310,	0.231904699709514740,	
+0.231856062494117860,	0.231807424699080830,	0.231758786324524790,	0.231710147370572240,	0.231661507837344290,	0.231612867724962620,	0.231564227033548310,	0.231515585763223870,	
+0.231466943914110460,	0.231418301486329720,	0.231369658480002770,	0.231321014895252110,	0.231272370732198920,	0.231223725990964770,	0.231175080671670920,	0.231126434774439780,	
+0.231077788299392540,	0.231029141246650860,	0.230980493616335880,	0.230931845408570090,	0.230883196623474670,	0.230834547261170860,	0.230785897321781120,	0.230737246805426620,	
+0.230688595712228990,	0.230639944042309450,	0.230591291795790490,	0.230542638972793280,	0.230493985573439500,	0.230445331597850300,	0.230396677046148220,	0.230348021918454440,	
+0.230299366214890610,	0.230250709935577920,	0.230202053080638900,	0.230153395650194740,	0.230104737644367120,	0.230056079063277190,	0.230007419907047510,	0.229958760175799280,	
+0.229910099869653690,	0.229861438988733320,	0.229812777533159320,	0.229764115503053400,	0.229715452898536760,	0.229666789719731900,	0.229618125966760090,	0.229569461639742960,	
+0.229520796738801710,	0.229472131264058940,	0.229423465215635840,	0.229374798593654060,	0.229326131398234850,	0.229277463629500770,	0.229228795287573010,	0.229180126372573260,	
+0.229131456884622780,	0.229082786823844060,	0.229034116190358410,	0.228985444984287440,	0.228936773205752430,	0.228888100854875930,	0.228839427931779170,	0.228790754436583420,	
+0.228742080369411180,	0.228693405730383770,	0.228644730519622860,	0.228596054737249670,	0.228547378383386760,	0.228498701458155430,	0.228450023961677350,	0.228401345894073770,	
+0.228352667255467240,	0.228303988045979070,	0.228255308265730930,	0.228206627914844060,	0.228157946993441080,	0.228109265501643200,	0.228060583439572200,	0.228011900807349260,	
+0.227963217605097020,	0.227914533832936750,	0.227865849490989700,	0.227817164579378480,	0.227768479098224340,	0.227719793047648970,	0.227671106427773720,	0.227622419238721120,	
+0.227573731480612500,	0.227525043153569530,	0.227476354257713510,	0.227427664793167030,	0.227378974760051420,	0.227330284158488350,	0.227281592988599150,	0.227232901250506410,	
+0.227184208944331390,	0.227135516070195860,	0.227086822628221110,	0.227038128618529730,	0.226989434041243030,	0.226940738896482310,	0.226892043184370170,	0.226843346905027940,	
+0.226794650058577350,	0.226745952645139690,	0.226697254664837560,	0.226648556117792330,	0.226599857004125690,	0.226551157323958970,	0.226502457077414790,	0.226453756264614480,	
+0.226405054885679770,	0.226356352940732000,	0.226307650429893760,	0.226258947353286420,	0.226210243711031680,	0.226161539503250940,	0.226112834730066740,	0.226064129391600480,	
+0.226015423487973460,	0.225966717019308320,	0.225918009985726390,	0.225869302387349420,	0.225820594224298760,	0.225771885496697050,	0.225723176204665640,	0.225674466348326270,	
+0.225625755927800320,	0.225577044943210400,	0.225528333394677870,	0.225479621282324520,	0.225430908606271680,	0.225382195366642000,	0.225333481563556810,	0.225284767197137940,	
+0.225236052267506700,	0.225187336774785780,	0.225138620719096520,	0.225089904100560710,	0.225041186919299700,	0.224992469175436140,	0.224943750869091410,	0.224895032000386880,	
+0.224846312569445210,	0.224797592576387760,	0.224748872021336310,	0.224700150904412250,	0.224651429225738270,	0.224602706985435690,	0.224553984183626380,	0.224505260820431650,	
+0.224456536895974200,	0.224407812410375410,	0.224359087363757060,	0.224310361756240610,	0.224261635587948650,	0.224212908859002640,	0.224164181569524330,	0.224115453719635120,	
+0.224066725309457730,	0.224017996339113540,	0.223969266808723890,	0.223920536718411530,	0.223871806068297850,	0.223823074858504610,	0.223774343089153280,	0.223725610760366510,	
+0.223676877872265730,	0.223628144424972720,	0.223579410418608960,	0.223530675853297080,	0.223481940729158500,	0.223433205046315090,	0.223384468804888240,	0.223335732005000650,	
+0.223286994646773710,	0.223238256730329290,	0.223189518255788810,	0.223140779223274970,	0.223092039632909160,	0.223043299484812830,	0.222994558779108680,	0.222945817515918130,	
+0.222897075695363040,	0.222848333317564820,	0.222799590382646210,	0.222750846890728630,	0.222702102841933920,	0.222653358236383550,	0.222604613074200180,	0.222555867355505280,	
+0.222507121080420730,	0.222458374249067950,	0.222409626861569650,	0.222360878918047290,	0.222312130418622720,	0.222263381363417420,	0.222214631752554070,	0.222165881586154160,	
+0.222117130864339540,	0.222068379587231630,	0.222019627754953240,	0.221970875367625780,	0.221922122425370680,	0.221873368928310720,	0.221824614876567350,	0.221775860270262410,	
+0.221727105109517430,	0.221678349394455080,	0.221629593125196890,	0.221580836301864700,	0.221532078924579990,	0.221483320993465520,	0.221434562508642710,	0.221385803470233540,	
+0.221337043878359400,	0.221288283733143100,	0.221239523034706090,	0.221190761783170260,	0.221141999978657110,	0.221093237621289380,	0.221044474711188570,	0.220995711248476140,	
+0.220946947233274850,	0.220898182665706180,	0.220849417545892070,	0.220800651873954010,	0.220751885650014720,	0.220703118874195720,	0.220654351546618940,	0.220605583667405820,	
+0.220556815236679190,	0.220508046254560520,	0.220459276721171740,	0.220410506636634330,	0.220361736001071090,	0.220312964814603520,	0.220264193077353510,	0.220215420789442620,	
+0.220166647950993580,	0.220117874562127950,	0.220069100622967170,	0.220020326133634090,	0.219971551094250180,	0.219922775504937410,	0.219873999365817250,	0.219825222677012540,	
+0.219776445438644770,	0.219727667650835870,	0.219678889313707380,	0.219630110427382120,	0.219581330991981540,	0.219532551007627670,	0.219483770474441980,	0.219434989392547300,	
+0.219386207762065130,	0.219337425583117470,	0.219288642855825780,	0.219239859580312950,	0.219191075756700440,	0.219142291385110270,	0.219093506465663920,	0.219044720998484240,	
+0.218995934983692740,	0.218947148421411000,	0.218898361311761800,	0.218849573654866710,	0.218800785450847690,	0.218751996699826260,	0.218703207401925280,	0.218654417557266280,	
+0.218605627165971230,	0.218556836228161690,	0.218508044743960460,	0.218459252713489150,	0.218410460136869710,	0.218361667014223690,	0.218312873345673920,	0.218264079131341960,	
+0.218215284371349820,	0.218166489065819040,	0.218117693214872450,	0.218068896818631650,	0.218020099877218150,	0.217971302390754850,	0.217922504359363280,	0.217873705783165480,	
+0.217824906662282940,	0.217776106996838610,	0.217727306786953980,	0.217678506032751100,	0.217629704734351500,	0.217580902891878090,	0.217532100505452440,	0.217483297575196490,	
+0.217434494101231920,	0.217385690083681500,	0.217336885522666890,	0.217288080418310050,	0.217239274770732570,	0.217190468580057330,	0.217141661846405960,	0.217092854569899960,	
+0.217044046750662270,	0.216995238388814460,	0.216946429484478560,	0.216897620037776160,	0.216848810048830140,	0.216799999517762080,	0.216751188444694040,	0.216702376829747580,	
+0.216653564673045640,	0.216604751974709740,	0.216555938734862010,	0.216507124953623980,	0.216458310631118560,	0.216409495767467370,	0.216360680362792430,	0.216311864417215390,	
+0.216263047930859100,	0.216214230903845170,	0.216165413336295270,	0.216116595228332240,	0.216067776580077730,	0.216018957391653780,	0.215970137663182020,	0.215921317394785320,	
+0.215872496586585360,	0.215823675238704130,	0.215774853351263280,	0.215726030924385750,	0.215677207958193120,	0.215628384452807490,	0.215579560408350470,	0.215530735824944950,	
+0.215481910702712610,	0.215433085041775500,	0.215384258842255230,	0.215335432104274750,	0.215286604827955700,	0.215237777013420150,	0.215188948660789690,	0.215140119770187320,	
+0.215091290341734630,	0.215042460375553270,	0.214993629871766230,	0.214944798830495080,	0.214895967251861970,	0.214847135135988490,	0.214798302482997610,	0.214749469293010950,	
+0.214700635566150650,	0.214651801302538300,	0.214602966502296900,	0.214554131165548080,	0.214505295292413940,	0.214456458883016090,	0.214407621937477560,	0.214358784455919970,	
+0.214309946438465430,	0.214261107885235590,	0.214212268796353380,	0.214163429171940530,	0.214114589012118660,	0.214065748317010750,	0.214016907086738480,	0.213968065321423960,	
+0.213919223021188790,	0.213870380186156030,	0.213821536816447330,	0.213772692912184760,	0.213723848473490050,	0.213675003500486150,	0.213626157993294740,	0.213577311952037910,	
+0.213528465376837400,	0.213479618267816140,	0.213430770625095830,	0.213381922448798610,	0.213333073739046140,	0.213284224495961410,	0.213235374719666140,	0.213186524410281990,	
+0.213137673567931950,	0.213088822192737750,	0.213039970284821490,	0.212991117844304860,	0.212942264871310880,	0.212893411365961240,	0.212844557328378060,	0.212795702758683060,	
+0.212746847656999220,	0.212697992023448270,	0.212649135858152370,	0.212600279161233170,	0.212551421932813710,	0.212502564173015690,	0.212453705881961250,	0.212404847059772140,	
+0.212355987706571330,	0.212307127822480540,	0.212258267407621940,	0.212209406462117250,	0.212160544986089470,	0.212111682979660320,	0.212062820442951520,	0.212013957376086140,	
+0.211965093779185820,	0.211916229652372810,	0.211867364995768750,	0.211818499809496740,	0.211769634093678470,	0.211720767848436130,	0.211671901073891420,	0.211623033770167390,	
+0.211574165937385790,	0.211525297575668760,	0.211476428685138080,	0.211427559265916720,	0.211378689318126480,	0.211329818841889530,	0.211280947837327590,	0.211232076304563730,	
+0.211183204243719640,	0.211134331654917130,	0.211085458538279230,	0.211036584893927680,	0.210987710721984660,	0.210938836022571930,	0.210889960795812570,	0.210841085041828270,	
+0.210792208760741280,	0.210743331952673340,	0.210694454617747500,	0.210645576756085500,	0.210596698367809590,	0.210547819453041460,	0.210498940011904250,	0.210450060044519690,	
+0.210401179551009950,	0.210352298531496870,	0.210303416986103440,	0.210254534914951500,	0.210205652318162770,	0.210156769195860320,	0.210107885548165980,	0.210059001375201920,	
+0.210010116677089940,	0.209961231453953070,	0.209912345705913130,	0.209863459433092340,	0.209814572635612460,	0.209765685313596570,	0.209716797467166480,	0.209667909096444390,	
+0.209619020201552100,	0.209570130782612690,	0.209521240839747960,	0.209472350373080120,	0.209423459382730990,	0.209374567868823610,	0.209325675831479850,	0.209276783270821440,	
+0.209227890186971490,	0.209178996580051850,	0.209130102450184710,	0.209081207797491870,	0.209032312622096460,	0.208983416924120260,	0.208934520703685510,	0.208885623960914010,	
+0.208836726695928930,	0.208787828908852000,	0.208738930599805500,	0.208690031768911240,	0.208641132416292340,	0.208592232542070600,	0.208543332146368300,	0.208494431229307220,	
+0.208445529791010500,	0.208396627831599960,	0.208347725351197830,	0.208298822349925970,	0.208249918827907500,	0.208201014785264200,	0.208152110222117960,	0.208103205138591870,	
+0.208054299534807750,	0.208005393410887920,	0.207956486766954140,	0.207907579603129580,	0.207858671919536080,	0.207809763716295890,	0.207760854993530860,	0.207711945751364150,	
+0.207663035989917530,	0.207614125709313370,	0.207565214909673420,	0.207516303591120890,	0.207467391753777600,	0.207418479397765840,	0.207369566523207430,	0.207320653130225550,	
+0.207271739218942010,	0.207222824789478700,	0.207173909841958770,	0.207124994376504080,	0.207076078393236880,	0.207027161892279070,	0.206978244873753770,	0.206929327337782850,	
+0.206880409284488640,	0.206831490713992950,	0.206782571626419000,	0.206733652021888590,	0.206684731900524050,	0.206635811262447260,	0.206586890107781390,	0.206537968436648260,	
+0.206489046249170250,	0.206440123545469150,	0.206391200325668180,	0.206342276589889240,	0.206293352338254160,	0.206244427570886120,	0.206195502287907010,	0.206146576489439150,	
+0.206097650175604440,	0.206048723346526020,	0.205999796002325790,	0.205950868143126050,	0.205901939769048750,	0.205853010880216990,	0.205804081476752720,	0.205755151558778240,	
+0.205706221126415480,	0.205657290179787570,	0.205608358719016450,	0.205559426744224420,	0.205510494255533390,	0.205461561253066580,	0.205412627736945850,	0.205363693707293540,	
+0.205314759164231590,	0.205265824107883130,	0.205216888538370140,	0.205167952455814510,	0.205119015860339430,	0.205070078752066790,	0.205021141131118940,	0.204972202997617840,	
+0.204923264351686650,	0.204874325193447280,	0.204825385523022120,	0.204776445340533080,	0.204727504646103340,	0.204678563439854830,	0.204629621721909930,	0.204580679492390530,	
+0.204531736751419860,	0.204482793499119850,	0.204433849735612880,	0.204384905461020810,	0.204335960675466940,	0.204287015379073180,	0.204238069571961420,	0.204189123254254920,	
+0.204140176426075630,	0.204091229087545900,	0.204042281238787650,	0.203993332879924130,	0.203944384011077280,	0.203895434632369480,	0.203846484743922640,	0.203797534345860040,	
+0.203748583438303600,	0.203699632021375700,	0.203650680095198290,	0.203601727659894620,	0.203552774715586610,	0.203503821262396690,	0.203454867300446760,	0.203405912829860090,	
+0.203356957850758660,	0.203308002363264410,	0.203259046367500560,	0.203210089863589100,	0.203161132851652440,	0.203112175331812470,	0.203063217304192520,	0.203014258768914550,	
+0.202965299726100920,	0.202916340175873590,	0.202867380118355840,	0.202818419553669670,	0.202769458481937420,	0.202720496903281090,	0.202671534817823960,	0.202622572225688020,	
+0.202573609126995620,	0.202524645521868770,	0.202475681410430740,	0.202426716792803500,	0.202377751669109040,	0.202328786039470660,	0.202279819904010280,	0.202230853262850370,	
+0.202181886116112870,	0.202132918463921120,	0.202083950306397030,	0.202034981643663100,	0.201986012475841280,	0.201937042803054860,	0.201888072625425820,	0.201839101943076610,	
+0.201790130756129230,	0.201741159064706910,	0.201692186868931730,	0.201643214168926080,	0.201594240964811930,	0.201545267256712650,	0.201496293044750200,	0.201447318329047000,	
+0.201398343109725070,	0.201349367386907700,	0.201300391160716930,	0.201251414431274760,	0.201202437198704480,	0.201153459463128100,	0.201104481224668090,	0.201055502483446420,	
+0.201006523239586450,	0.200957543493210160,	0.200908563244440010,	0.200859582493398030,	0.200810601240207500,	0.200761619484990490,	0.200712637227869420,	0.200663654468966330,	
+0.200614671208404540,	0.200565687446306070,	0.200516703182793380,	0.200467718417988490,	0.200418733152014750,	0.200369747384994160,	0.200320761117048800,	0.200271774348301960,	
+0.200222787078875670,	0.200173799308892430,	0.200124811038474240,	0.200075822267744450,	0.200026832996825110,	0.199977843225838700,	0.199928852954907250,	0.199879862184154100,	
+0.199830870913701280,	0.199781879143671290,	0.199732886874186170,	0.199683894105369270,	0.199634900837342640,	0.199585907070228750,	0.199536912804149650,	0.199487918039228720,	
+0.199438922775588000,	0.199389927013349510,	0.199340930752636650,	0.199291933993571480,	0.199242936736276440,	0.199193938980873650,	0.199144940727486450,	0.199095941976236900,	
+0.199046942727247460,	0.198997942980640270,	0.198948942736538630,	0.198899941995064640,	0.198850940756340800,	0.198801939020489180,	0.198752936787633140,	0.198703934057894770,	
+0.198654930831396540,	0.198605927108260550,	0.198556922888610210,	0.198507918172567520,	0.198458912960255060,	0.198409907251794890,	0.198360901047310380,	0.198311894346923620,	
+0.198262887150756660,	0.198213879458932960,	0.198164871271574530,	0.198115862588803930,	0.198066853410743230,	0.198017843737515850,	0.197968833569243860,	0.197919822906049790,	
+0.197870811748055710,	0.197821800095385050,	0.197772787948159890,	0.197723775306502730,	0.197674762170535730,	0.197625748540382260,	0.197576734416164410,	0.197527719798004710,	
+0.197478704686025300,	0.197429689080349550,	0.197380672981099570,	0.197331656388397480,	0.197282639302366700,	0.197233621723129300,	0.197184603650807870,	0.197135585085524480,	
+0.197086566027402540,	0.197037546476564210,	0.196988526433132030,	0.196939505897228060,	0.196890484868975780,	0.196841463348497310,	0.196792441335915140,	0.196743418831351460,	
+0.196694395834929650,	0.196645372346771870,	0.196596348367000660,	0.196547323895738120,	0.196498298933107720,	0.196449273479231580,	0.196400247534231800,	0.196351221098231860,	
+0.196302194171353860,	0.196253166753720370,	0.196204138845453540,	0.196155110446676770,	0.196106081557512250,	0.196057052178082500,	0.196008022308509720,	0.195958991948917300,	
+0.195909961099427400,	0.195860929760162620,	0.195811897931245040,	0.195762865612798180,	0.195713832804944140,	0.195664799507805520,	0.195615765721504490,	0.195566731446164460,	
+0.195517696681907600,	0.195468661428856050,	0.195419625687133310,	0.195370589456861500,	0.195321552738163210,	0.195272515531160600,	0.195223477835977130,	0.195174439652734980,	
+0.195125400981556730,	0.195076361822564550,	0.195027322175881900,	0.194978282041630920,	0.194929241419934260,	0.194880200310914050,	0.194831158714693750,	0.194782116631395580,	
+0.194733074061142130,	0.194684031004055540,	0.194634987460259310,	0.194585943429875620,	0.194536898913027080,	0.194487853909835830,	0.194438808420425410,	0.194389762444917960,	
+0.194340715983435660,	0.194291669036102010,	0.194242621603039180,	0.194193573684369820,	0.194144525280216060,	0.194095476390701430,	0.194046427015948130,	0.193997377156078730,	
+0.193948326811215490,	0.193899275981481850,	0.193850224667000000,	0.193801172867892610,	0.193752120584281850,	0.193703067816291240,	0.193654014564042940,	0.193604960827659600,	
+0.193555906607263430,	0.193506851902977920,	0.193457796714925300,	0.193408741043227720,	0.193359684888008750,	0.193310628249390580,	0.193261571127495810,	0.193212513522446700,	
+0.193163455434366720,	0.193114396863378110,	0.193065337809603530,	0.193016278273165140,	0.192967218254186500,	0.192918157752789810,	0.192869096769097720,	0.192820035303232470,	
+0.192770973355317570,	0.192721910925475220,	0.192672848013828110,	0.192623784620498420,	0.192574720745609720,	0.192525656389284230,	0.192476591551644150,	0.192427526232813030,	
+0.192378460432913100,	0.192329394152066980,	0.192280327390396990,	0.192231260148026580,	0.192182192425078060,	0.192133124221674030,	0.192084055537936750,	0.192034986373989770,	
+0.191985916729955350,	0.191936846605956110,	0.191887776002114320,	0.191838704918553540,	0.191789633355396010,	0.191740561312764350,	0.191691488790780880,	0.191642415789569140,	
+0.191593342309251350,	0.191544268349950170,	0.191495193911787930,	0.191446118994888110,	0.191397043599373010,	0.191347967725364860,	0.191298891372987220,	0.191249814542362370,	
+0.191200737233612970,	0.191151659446861300,	0.191102581182230890,	0.191053502439844060,	0.191004423219823440,	0.190955343522291380,	0.190906263347371350,	0.190857182695185670,	
+0.190808101565857040,	0.190759019959507730,	0.190709937876261280,	0.190660855316240020,	0.190611772279566600,	0.190562688766363310,	0.190513604776753750,	0.190464520310860170,	
+0.190415435368804840,	0.190366349950711390,	0.190317264056702020,	0.190268177686899520,	0.190219090841426130,	0.190170003520405470,	0.190120915723959780,	0.190071827452211820,	
+0.190022738705283830,	0.189973649483299450,	0.189924559786380930,	0.189875469614651020,	0.189826378968231980,	0.189777287847247460,	0.189728196251819720,	0.189679104182071460,	
+0.189630011638125040,	0.189580918620103980,	0.189531825128130660,	0.189482731162327330,	0.189433636722817630,	0.189384541809723810,	0.189335446423168630,	0.189286350563274420,	
+0.189237254230164770,	0.189188157423961970,	0.189139060144788790,	0.189089962392767510,	0.189040864168021770,	0.188991765470673870,	0.188942666300846550,	0.188893566658662140,	
+0.188844466544244220,	0.188795365957715180,	0.188746264899197690,	0.188697163368814120,	0.188648061366688050,	0.188598958892941840,	0.188549855947697830,	0.188500752531079590,	
+0.188451648643209460,	0.188402544284210220,	0.188353439454204190,	0.188304334153314960,	0.188255228381664920,	0.188206122139376820,	0.188157015426572980,	0.188107908243377030,	
+0.188058800589911280,	0.188009692466298560,	0.187960583872661180,	0.187911474809122760,	0.187862365275805660,	0.187813255272832660,	0.187764144800326050,	0.187715033858409540,	
+0.187665922447205450,	0.187616810566836540,	0.187567698217425170,	0.187518585399094990,	0.187469472111968350,	0.187420358356167600,	0.187371244131816380,	0.187322129439037060,	
+0.187273014277952400,	0.187223898648684770,	0.187174782551357860,	0.187125665986093950,	0.187076548953015900,	0.187027431452246040,	0.186978313483908030,	0.186929195048124250,	
+0.186880076145017480,	0.186830956774710070,	0.186781836937325720,	0.186732716632986770,	0.186683595861816020,	0.186634474623935870,	0.186585352919469930,	0.186536230748540640,	
+0.186487108111270340,	0.186437985007782690,	0.186388861438200080,	0.186339737402645310,	0.186290612901240770,	0.186241487934110130,	0.186192362501375770,	0.186143236603160510,	
+0.186094110239586720,	0.186044983410778080,	0.185995856116856980,	0.185946728357946260,	0.185897600134168280,	0.185848471445646730,	0.185799342292504000,	0.185750212674862910,	
+0.185701082592845870,	0.185651952046576530,	0.185602821036177340,	0.185553689561770650,	0.185504557623480170,	0.185455425221428300,	0.185406292355737860,	0.185357159026531240,	
+0.185308025233932190,	0.185258890978063060,	0.185209756259046700,	0.185160621077005540,	0.185111485432063240,	0.185062349324342210,	0.185013212753965340,	0.184964075721054970,	
+0.184914938225734880,	0.184865800268127430,	0.184816661848355460,	0.184767522966541420,	0.184718383622809010,	0.184669243817280640,	0.184620103550079160,	0.184570962821326980,	
+0.184521821631147830,	0.184472679979664130,	0.184423537866998300,	0.184374395293274040,	0.184325252258613820,	0.184276108763140460,	0.184226964806976370,	0.184177820390245330,	
+0.184128675513069750,	0.184079530175572440,	0.184030384377875890,	0.183981238120103830,	0.183932091402378650,	0.183882944224823260,	0.183833796587560050,	0.183784648490712800,	
+0.183735499934403940,	0.183686350918756320,	0.183637201443892390,	0.183588051509935870,	0.183538901117009270,	0.183489750265234920,	0.183440598954736690,	0.183391447185636940,	
+0.183342294958058540,	0.183293142272124010,	0.183243989127957030,	0.183194835525680110,	0.183145681465416070,	0.183096526947287400,	0.183047371971417850,	0.182998216537929890,	
+0.182949060646946350,	0.182899904298589740,	0.182850747492983830,	0.182801590230251030,	0.182752432510514230,	0.182703274333895940,	0.182654115700519900,	0.182604956610508570,	
+0.182555797063984420,	0.182506637061071200,	0.182457476601891410,	0.182408315686567900,	0.182359154315223180,	0.182309992487980990,	0.182260830204963840,	0.182211667466294610,	
+0.182162504272095770,	0.182113340622491100,	0.182064176517603090,	0.182015011957554650,	0.181965846942468230,	0.181916681472467620,	0.181867515547675330,	0.181818349168214240,	
+0.181769182334206830,	0.181720015045776890,	0.181670847303046950,	0.181621679106139440,	0.181572510455178170,	0.181523341350285610,	0.181474171791584700,	0.181425001779197930,	
+0.181375831313249110,	0.181326660393860690,	0.181277489021155620,	0.181228317195256390,	0.181179144916286810,	0.181129972184369380,	0.181080798999627010,	0.181031625362182170,	
+0.180982451272158760,	0.180933276729679180,	0.180884101734866440,	0.180834926287842980,	0.180785750388732650,	0.180736574037657970,	0.180687397234741840,	0.180638219980106760,	
+0.180589042273876590,	0.180539864116173790,	0.180490685507120910,	0.180441506446841760,	0.180392326935458840,	0.180343146973095090,	0.180293966559873040,	0.180244785695916540,	
+0.180195604381348050,	0.180146422616290550,	0.180097240400866550,	0.180048057735199880,	0.179998874619413080,	0.179949691053629100,	0.179900507037970450,	0.179851322572560950,	
+0.179802137657523180,	0.179752952292980050,	0.179703766479054090,	0.179654580215869160,	0.179605393503547790,	0.179556206342212480,	0.179507018731987100,	0.179457830672994170,	
+0.179408642165356680,	0.179359453209197130,	0.179310263804639380,	0.179261073951805990,	0.179211883650819890,	0.179162692901803670,	0.179113501704881130,	0.179064310060174870,	
+0.179015117967807810,	0.178965925427902520,	0.178916732440582840,	0.178867539005971350,	0.178818345124191010,	0.178769150795364370,	0.178719956019615290,	0.178670760797066310,	
+0.178621565127840000,	0.178572369012060220,	0.178523172449849500,	0.178473975441330870,	0.178424777986626840,	0.178375580085861320,	0.178326381739156850,	0.178277182946636410,	
+0.178227983708422600,	0.178178784024639270,	0.178129583895408950,	0.178080383320854680,	0.178031182301099020,	0.177981980836265850,	0.177932778926477710,	0.177883576571857630,	
+0.177834373772528200,	0.177785170528613230,	0.177735966840235350,	0.177686762707517570,	0.177637558130582430,	0.177588353109553810,	0.177539147644554330,	0.177489941735706560,	
+0.177440735383134350,	0.177391528586960310,	0.177342321347307460,	0.177293113664298340,	0.177243905538056880,	0.177194696968705680,	0.177145487956367730,	0.177096278501165600,	
+0.177047068603223220,	0.176997858262663180,	0.176948647479608510,	0.176899436254181750,	0.176850224586506840,	0.176801012476706400,	0.176751799924903390,	0.176702586931220460,	
+0.176653373495781500,	0.176604159618709120,	0.176554945300125890,	0.176505730540155730,	0.176456515338921260,	0.176407299696545480,	0.176358083613151030,	0.176308867088861810,	
+0.176259650123800400,	0.176210432718089890,	0.176161214871852850,	0.176111996585213200,	0.176062777858293580,	0.176013558691217010,	0.175964339084106110,	0.175915119037084790,	
+0.175865898550275650,	0.175816677623801790,	0.175767456257785810,	0.175718234452351600,	0.175669012207621820,	0.175619789523719070,	0.175570566400767290,	0.175521342838889090,	
+0.175472118838207510,	0.175422894398845230,	0.175373669520926150,	0.175324444204572880,	0.175275218449908480,	0.175225992257055620,	0.175176765626138240,	0.175127538557278920,	
+0.175078311050600760,	0.175029083106226360,	0.174979854724279710,	0.174930625904883420,	0.174881396648160580,	0.174832166954233810,	0.174782936823227040,	0.174733706255262940,	
+0.174684475250464130,	0.174635243808954590,	0.174586011930856900,	0.174536779616294210,	0.174487546865389140,	0.174438313678265620,	0.174389080055046330,	0.174339845995854340,	
+0.174290611500812290,	0.174241376570044150,	0.174192141203672570,	0.174142905401820650,	0.174093669164611030,	0.174044432492167640,	0.173995195384613190,	0.173945957842070760,	
+0.173896719864662990,	0.173847481452513860,	0.173798242605746030,	0.173749003324482560,	0.173699763608846200,	0.173650523458960840,	0.173601282874949160,	0.173552041856933850,	
+0.173502800405038880,	0.173453558519386900,	0.173404316200101020,	0.173355073447303910,	0.173305830261119560,	0.173256586641670620,	0.173207342589080240,	0.173158098103471050,	
+0.173108853184967050,	0.173059607833690930,	0.173010362049765780,	0.172961115833314310,	0.172911869184460470,	0.172862622103326950,	0.172813374590036870,	0.172764126644712940,	
+0.172714878267479110,	0.172665629458458090,	0.172616380217772560,	0.172567130545546510,	0.172517880441902670,	0.172468629906964100,	0.172419378940853520,	0.172370127543694910,	
+0.172320875715611000,	0.172271623456724890,	0.172222370767159320,	0.172173117647038220,	0.172123864096484340,	0.172074610115620810,	0.172025355704570310,	0.171976100863456850,	
+0.171926845592403150,	0.171877589891532350,	0.171828333760967090,	0.171779077200831460,	0.171729820211248160,	0.171680562792339840,	0.171631304944230570,	0.171582046667043020,	
+0.171532787960900380,	0.171483528825925300,	0.171434269262241870,	0.171385009269972740,	0.171335748849241100,	0.171286488000169630,	0.171237226722882410,	0.171187965017502110,	
+0.171138702884151890,	0.171089440322954480,	0.171040177334033900,	0.170990913917512890,	0.170941650073514580,	0.170892385802161710,	0.170843121103578330,	0.170793855977887130,	
+0.170744590425211310,	0.170695324445673560,	0.170646058039397950,	0.170596791206507170,	0.170547523947124000,	0.170498256261372440,	0.170448988149375230,	0.170399719611255580,	
+0.170350450647136160,	0.170301181257141080,	0.170251911441393040,	0.170202641200015210,	0.170153370533130370,	0.170104099440862520,	0.170054827923334400,	0.170005555980669240,	
+0.169956283612989760,	0.169907010820419980,	0.169857737603082680,	0.169808463961101050,	0.169759189894597820,	0.169709915403697040,	0.169660640488521470,	0.169611365149193870,	
+0.169562089385838300,	0.169512813198577500,	0.169463536587534690,	0.169414259552832570,	0.169364982094595250,	0.169315704212945480,	0.169266425908006420,	0.169217147179900880,	
+0.169167868028752920,	0.169118588454685280,	0.169069308457821170,	0.169020028038283340,	0.168970747196195900,	0.168921465931681590,	0.168872184244863580,	0.168822902135864710,	
+0.168773619604809020,	0.168724336651819270,	0.168675053277018230,	0.168625769480530010,	0.168576485262477370,	0.168527200622983510,	0.168477915562171200,	0.168428630080164570,	
+0.168379344177086330,	0.168330057853059740,	0.168280771108207580,	0.168231483942653910,	0.168182196356521540,	0.168132908349933690,	0.168083619923013130,	0.168034331075883950,	
+0.167985041808668940,	0.167935752121491310,	0.167886462014473880,	0.167837171487740740,	0.167787880541414660,	0.167738589175618460,	0.167689297390476220,	0.167640005186110720,	
+0.167590712562645210,	0.167541419520202490,	0.167492126058906650,	0.167442832178880510,	0.167393537880247270,	0.167344243163129760,	0.167294948027652070,	0.167245652473937020,	
+0.167196356502107850,	0.167147060112287330,	0.167097763304599610,	0.167048466079167460,	0.166999168436114150,	0.166949870375562500,	0.166900571897636600,	0.166851273002459280,	
+0.166801973690153760,	0.166752673960842900,	0.166703373814650780,	0.166654073251700200,	0.166604772272114010,	0.166555470876016350,	0.166506169063530000,	0.166456866834778230,	
+0.166407564189883840,	0.166358261128970980,	0.166308957652162470,	0.166259653759581570,	0.166210349451351100,	0.166161044727595210,	0.166111739588436700,	0.166062434033998810,	
+0.166013128064404440,	0.165963821679777660,	0.165914514880241340,	0.165865207665918720,	0.165815900036932640,	0.165766591993407260,	0.165717283535465390,	0.165667974663229880,	
+0.165618665376824880,	0.165569355676373210,	0.165520045561998150,	0.165470735033822540,	0.165421424091970530,	0.165372112736564960,	0.165322800967729110,	0.165273488785585810,	
+0.165224176190259230,	0.165174863181872220,	0.165125549760548020,	0.165076235926409550,	0.165026921679580910,	0.164977607020184960,	0.164928291948344990,	0.164878976464183870,	
+0.164829660567825750,	0.164780344259393450,	0.164731027539009870,	0.164681710406799160,	0.164632392862884170,	0.164583074907388190,	0.164533756540434090,	0.164484437762146050,	
+0.164435118572646920,	0.164385798972059960,	0.164336478960508100,	0.164287158538115460,	0.164237837705004910,	0.164188516461299810,	0.164139194807122940,	0.164089872742598540,	
+0.164040550267849440,	0.163991227382998980,	0.163941904088170030,	0.163892580383486720,	0.163843256269072010,	0.163793931745049110,	0.163744606811540960,	0.163695281468671740,	
+0.163645955716564320,	0.163596629555341540,	0.163547302985127650,	0.163497976006045510,	0.163448648618218420,	0.163399320821769280,	0.163349992616822260,	0.163300664003500270,	
+0.163251334981926590,	0.163202005552224170,	0.163152675714517160,	0.163103345468928460,	0.163054014815581410,	0.163004683754598870,	0.162955352286105050,	0.162906020410222870,	
+0.162856688127075660,	0.162807355436786260,	0.162758022339478890,	0.162708688835276500,	0.162659354924301950,	0.162610020606679420,	0.162560685882531860,	0.162511350751982590,	
+0.162462015215154490,	0.162412679272171790,	0.162363342923157410,	0.162314006168234660,	0.162264669007526450,	0.162215331441157020,	0.162165993469249260,	0.162116655091926520,	
+0.162067316309311700,	0.162017977121529020,	0.161968637528701390,	0.161919297530952190,	0.161869957128404300,	0.161820616321181940,	0.161771275109408060,	0.161721933493205540,	
+0.161672591472698630,	0.161623249048010230,	0.161573906219263740,	0.161524562986582020,	0.161475219350089320,	0.161425875309908600,	0.161376530866163190,	0.161327186018976000,	
+0.161277840768471260,	0.161228495114771970,	0.161179149058001400,	0.161129802598282550,	0.161080455735739620,	0.161031108470495540,	0.160981760802673710,	0.160932412732397030,	
+0.160883064259789740,	0.160833715384974820,	0.160784366108075590,	0.160735016429215010,	0.160685666348517330,	0.160636315866105470,	0.160586964982102400,	0.160537613696632360,	
+0.160488262009818280,	0.160438909921783530,	0.160389557432651100,	0.160340204542545190,	0.160290851251588760,	0.160241497559905220,	0.160192143467617480,	0.160142788974849850,	
+0.160093434081725220,	0.160044078788367020,	0.159994723094898180,	0.159945367001442960,	0.159896010508124350,	0.159846653615065700,	0.159797296322389950,	0.159747938630221440,	
+0.159698580538683050,	0.159649222047897800,	0.159599863157989910,	0.159550503869082370,	0.159501144181298570,	0.159451784094761490,	0.159402423609595360,	0.159353062725923200,	
+0.159303701443868350,	0.159254339763553830,	0.159204977685103890,	0.159155615208641520,	0.159106252334290100,	0.159056889062172610,	0.159007525392413330,	0.158958161325135240,	
+0.158908796860461750,	0.158859431998515820,	0.158810066739421770,	0.158760701083302540,	0.158711335030281120,	0.158661968580481820,	0.158612601734027580,	0.158563234491041820,	
+0.158513866851647560,	0.158464498815969050,	0.158415130384129330,	0.158365761556251760,	0.158316392332459340,	0.158267022712876380,	0.158217652697625860,	0.158168282286831220,	
+0.158118911480615440,	0.158069540279102800,	0.158020168682416330,	0.157970796690679430,	0.157921424304015120,	0.157872051522547660,	0.157822678346400070,	0.157773304775695370,	
+0.157723930810557830,	0.157674556451110480,	0.157625181697476720,	0.157575806549779570,	0.157526431008143340,	0.157477055072691020,	0.157427678743546100,	0.157378302020831500,	
+0.157328924904671620,	0.157279547395189400,	0.157230169492508340,	0.157180791196751410,	0.157131412508042940,	0.157082033426505920,	0.157032653952263850,	0.156983274085439660,	
+0.156933893826157770,	0.156884513174541110,	0.156835132130713180,	0.156785750694797000,	0.156736368866916860,	0.156686986647195800,	0.156637604035756860,	0.156588221032724320,	
+0.156538837638221240,	0.156489453852371040,	0.156440069675296810,	0.156390685107122810,	0.156341300147972100,	0.156291914797968170,	0.156242529057233990,	0.156193142925893920,	
+0.156143756404070990,	0.156094369491888710,	0.156044982189470020,	0.155995594496939340,	0.155946206414419670,	0.155896817942034470,	0.155847429079906810,	0.155798039828160980,	
+0.155748650186920080,	0.155699260156307110,	0.155649869736446430,	0.155600478927461090,	0.155551087729474540,	0.155501696142609810,	0.155452304166991300,	0.155402911802742040,	
+0.155353519049985480,	0.155304125908844680,	0.155254732379444040,	0.155205338461906540,	0.155155944156355700,	0.155106549462914550,	0.155057154381707470,	0.155007758912857510,	
+0.154958363056488160,	0.154908966812722450,	0.154859570181684750,	0.154810173163498150,	0.154760775758285670,	0.154711377966171680,	0.154661979787279270,	0.154612581221731880,	
+0.154563182269652630,	0.154513782931165830,	0.154464383206394610,	0.154414983095462390,	0.154365582598492310,	0.154316181715608680,	0.154266780446934620,	0.154217378792593620,	
+0.154167976752708710,	0.154118574327404310,	0.154069171516803470,	0.154019768321029680,	0.153970364740206060,	0.153920960774456940,	0.153871556423905430,	0.153822151688675050,	
+0.153772746568888840,	0.153723341064671200,	0.153673935176145190,	0.153624528903433920,	0.153575122246661780,	0.153525715205951820,	0.153476307781427570,	0.153426899973212100,	
+0.153377491781429840,	0.153328083206203840,	0.153278674247657650,	0.153229264905914320,	0.153179855181098250,	0.153130445073332570,	0.153081034582740750,	0.153031623709445920,	
+0.152982212453572490,	0.152932800815243490,	0.152883388794582520,	0.152833976391712620,	0.152784563606758240,	0.152735150439842430,	0.152685736891088300,	0.152636322960620300,	
+0.152586908648561480,	0.152537493955035350,	0.152488078880165080,	0.152438663424075050,	0.152389247586888380,	0.152339831368728560,	0.152290414769718720,	0.152240997789983320,	
+0.152191580429645400,	0.152142162688828520,	0.152092744567655810,	0.152043326066251680,	0.151993907184739210,	0.151944487923242000,	0.151895068281883120,	0.151845648260787000,	
+0.151796227860076770,	0.151746807079875530,	0.151697385920307710,	0.151647964381496410,	0.151598542463565220,	0.151549120166637240,	0.151499697490836890,	0.151450274436287280,	
+0.151400851003112010,	0.151351427191434160,	0.151302003001378190,	0.151252578433067190,	0.151203153486624780,	0.151153728162174010,	0.151104302459839380,	0.151054876379743990,	
+0.151005449922011430,	0.150956023086764780,	0.150906595874128520,	0.150857168284225770,	0.150807740317179640,	0.150758311973114620,	0.150708883252153810,	0.150659454154420810,	
+0.150610024680038730,	0.150560594829132010,	0.150511164601823820,	0.150461733998237700,	0.150412303018496840,	0.150362871662725630,	0.150313439931047260,	0.150264007823585260,	
+0.150214575340462840,	0.150165142481804400,	0.150115709247733100,	0.150066275638372550,	0.150016841653845850,	0.149967407294277490,	0.149917972559790610,	0.149868537450508820,	
+0.149819101966555210,	0.149769666108054310,	0.149720229875129230,	0.149670793267903170,	0.149621356286500530,	0.149571918931044520,	0.149522481201658700,	0.149473043098466240,	
+0.149423604621591600,	0.149374165771157970,	0.149324726547288900,	0.149275286950107610,	0.149225846979738510,	0.149176406636304800,	0.149126965919930080,	0.149077524830737520,	
+0.149028083368851570,	0.148978641534395410,	0.148929199327492660,	0.148879756748266450,	0.148830313796841310,	0.148780870473340380,	0.148731426777886810,	0.148681982710605150,	
+0.148632538271618510,	0.148583093461050530,	0.148533648279024380,	0.148484202725664540,	0.148434756801094190,	0.148385310505436960,	0.148335863838816030,	0.148286416801355850,	
+0.148236969393179650,	0.148187521614411010,	0.148138073465173130,	0.148088624945590520,	0.148039176055786340,	0.147989726795884210,	0.147940277166007330,	0.147890827166280190,	
+0.147841376796825990,	0.147791926057767920,	0.147742474949230460,	0.147693023471336810,	0.147643571624210600,	0.147594119407975040,	0.147544666822754610,	0.147495213868672510,	
+0.147445760545852370,	0.147396306854417400,	0.147346852794492110,	0.147297398366199680,	0.147247943569663750,	0.147198488405007520,	0.147149032872355510,	0.147099576971830900,	
+0.147050120703557390,	0.147000664067658100,	0.146951207064257630,	0.146901749693479110,	0.146852291955446220,	0.146802833850282170,	0.146753375378111450,	0.146703916539057320,	
+0.146654457333242950,	0.146604997760792890,	0.146555537821830310,	0.146506077516478900,	0.146456616844861860,	0.146407155807103700,	0.146357694403327660,	0.146308232633657390,	
+0.146258770498216090,	0.146209307997128310,	0.146159845130517270,	0.146110381898506610,	0.146060918301219530,	0.146011454338780630,	0.145961990011313080,	0.145912525318940560,	
+0.145863060261786280,	0.145813594839974770,	0.145764129053629320,	0.145714662902873080,	0.145665196387830630,	0.145615729508625170,	0.145566262265380410,	0.145516794658219540,	
+0.145467326687267110,	0.145417858352646400,	0.145368389654481010,	0.145318920592894220,	0.145269451168010570,	0.145219981379953320,	0.145170511228846080,	0.145121040714812130,	
+0.145071569837976010,	0.145022098598460990,	0.144972626996390690,	0.144923155031888410,	0.144873682705078670,	0.144824210016084730,	0.144774736965029820,	0.144725263552038520,	
+0.144675789777234030,	0.144626315640740110,	0.144576841142679910,	0.144527366283178080,	0.144477891062357840,	0.144428415480342850,	0.144378939537256390,	0.144329463233223040,	
+0.144279986568365990,	0.144230509542809030,	0.144181032156675300,	0.144131554410089460,	0.144082076303174740,	0.144032597836054820,	0.143983119008852970,	0.143933639821693740,	
+0.143884160274700440,	0.143834680367996260,	0.143785200101705870,	0.143735719475952460,	0.143686238490859740,	0.143636757146551000,	0.143587275443150780,	0.143537793380782400,	
+0.143488310959569510,	0.143438828179635440,	0.143389345041104700,	0.143339861544100610,	0.143290377688746890,	0.143240893475166750,	0.143191408903484830,	0.143141923973824410,	
+0.143092438686309160,	0.143042953041062380,	0.142993467038208640,	0.142943980677871260,	0.142894493960173900,	0.142845006885239880,	0.142795519453193800,	0.142746031664158890,	
+0.142696543518258470,	0.142647055015617140,	0.142597566156358160,	0.142548076940605280,	0.142498587368481760,	0.142449097440112220,	0.142399607155619920,	0.142350116515128610,	
+0.142300625518761580,	0.142251134166643390,	0.142201642458897410,	0.142152150395647300,	0.142102657977016380,	0.142053165203129240,	0.142003672074109220,	0.141954178590080000,	
+0.141904684751164880,	0.141855190557488520,	0.141805696009174170,	0.141756201106345130,	0.141706705849126040,	0.141657210237640160,	0.141607714272011270,	0.141558217952362670,	
+0.141508721278818940,	0.141459224251503420,	0.141409726870539850,	0.141360229136051510,	0.141310731048163050,	0.141261232606997740,	0.141211733812679370,	0.141162234665331200,	
+0.141112735165077910,	0.141063235312042760,	0.141013735106349540,	0.140964234548121540,	0.140914733637483390,	0.140865232374558390,	0.140815730759469900,	0.140766228792342520,	
+0.140716726473299550,	0.140667223802464770,	0.140617720779961490,	0.140568217405914350,	0.140518713680446660,	0.140469209603682200,	0.140419705175744260,	0.140370200396757490,	
+0.140320695266845240,	0.140271189786131230,	0.140221683954738830,	0.140172177772792640,	0.140122671240416020,	0.140073164357732730,	0.140023657124866090,	0.139974149541940730,	
+0.139924641609080000,	0.139875133326407660,	0.139825624694047050,	0.139776115712122840,	0.139726606380758320,	0.139677096700076830,	0.139627586670203060,	0.139578076291260320,	
+0.139528565563372400,	0.139479054486662590,	0.139429543061255630,	0.139380031287274770,	0.139330519164843870,	0.139281006694086220,	0.139231493875126480,	0.139181980708088020,	
+0.139132467193094580,	0.139082953330269570,	0.139033439119737590,	0.138983924561622040,	0.138934409656046640,	0.138884894403134810,	0.138835378803011170,	0.138785862855799080,	
+0.138736346561621900,	0.138686829920604300,	0.138637312932869600,	0.138587795598541650,	0.138538277917743760,	0.138488759890600580,	0.138439241517235550,	0.138389722797772400,	
+0.138340203732334490,	0.138290684321046520,	0.138241164564031850,	0.138191644461414240,	0.138142124013317100,	0.138092603219865110,	0.138043082081181570,	0.137993560597390350,	
+0.137944038768614770,	0.137894516594979560,	0.137844994076608050,	0.137795471213623590,	0.137745948006150920,	0.137696424454313380,	0.137646900558234780,	0.137597376318038480,	
+0.137547851733849170,	0.137498326805790240,	0.137448801533985500,	0.137399275918558300,	0.137349749959633370,	0.137300223657334050,	0.137250697011784160,	0.137201170023107110,	
+0.137151642691427570,	0.137102115016868920,	0.137052586999554970,	0.137003058639609130,	0.136953529937156090,	0.136904000892319220,	0.136854471505221900,	0.136804941775988840,	
+0.136755411704743420,	0.136705881291609490,	0.136656350536710410,	0.136606819440170890,	0.136557288002114310,	0.136507756222664530,	0.136458224101944910,	0.136408691640080180,	
+0.136359158837193710,	0.136309625693409350,	0.136260092208850490,	0.136210558383641820,	0.136161024217906770,	0.136111489711769150,	0.136061954865352360,	0.136012419678781140,	
+0.135962884152178860,	0.135913348285669390,	0.135863812079376090,	0.135814275533423710,	0.135764738647935620,	0.135715201423035250,	0.135665663858847350,	0.135616125955495240,	
+0.135566587713102840,	0.135517049131793550,	0.135467510211692040,	0.135417970952921800,	0.135368431355606580,	0.135318891419869890,	0.135269351145836380,	0.135219810533629500,	
+0.135170269583373080,	0.135120728295190560,	0.135071186669206670,	0.135021644705544810,	0.134972102404328830,	0.134922559765682150,	0.134873016789729520,	0.134823473476594350,	
+0.134773929826400050,	0.134724385839271350,	0.134674841515331710,	0.134625296854704950,	0.134575751857514530,	0.134526206523885140,	0.134476660853940250,	0.134427114847803730,	
+0.134377568505598950,	0.134328021827450710,	0.134278474813482400,	0.134228927463817900,	0.134179379778580660,	0.134129831757895390,	0.134080283401885550,	0.134030734710675000,	
+0.133981185684387190,	0.133931636323146840,	0.133882086627077400,	0.133832536596302320,	0.133782986230946310,	0.133733435531132840,	0.133683884496985790,	0.133634333128628600,	
+0.133584781426185990,	0.133535229389781460,	0.133485677019538840,	0.133436124315581580,	0.133386571278034440,	0.133337017907020900,	0.133287464202664800,	0.133237910165089600,	
+0.133188355794420070,	0.133138801090779630,	0.133089246054292200,	0.133039690685081230,	0.132990134983271470,	0.132940578948986370,	0.132891022582349800,	0.132841465883485250,	
+0.132791908852517490,	0.132742351489569950,	0.132692793794766090,	0.132643235768230670,	0.132593677410087180,	0.132544118720459490,	0.132494559699471050,	0.132445000347246660,	
+0.132395440663909790,	0.132345880649584300,	0.132296320304393670,	0.132246759628462660,	0.132197198621914790,	0.132147637284873890,	0.132098075617463480,	0.132048513619808290,	
+0.131998951292031850,	0.131949388634258010,	0.131899825646610260,	0.131850262329213400,	0.131800698682190880,	0.131751134705666180,	0.131701570399764070,	0.131652005764608030,	
+0.131602440800321990,	0.131552875507029400,	0.131503309884855060,	0.131453743933922450,	0.131404177654355470,	0.131354611046277630,	0.131305044109813700,	0.131255476845087120,	
+0.131205909252221890,	0.131156341331341440,	0.131106773082570540,	0.131057204506032750,	0.131007635601851940,	0.130958066370151590,	0.130908496811056510,	0.130858926924690200,	
+0.130809356711176130,	0.130759786170639130,	0.130710215303202620,	0.130660644108990610,	0.130611072588126540,	0.130561500740735220,	0.130511928566940160,	0.130462356066865260,	
+0.130412783240634040,	0.130363210088371290,	0.130313636610200540,	0.130264062806245700,	0.130214488676630240,	0.130164914221478990,	0.130115339440915500,	0.130065764335063620,	
+0.130016188904046900,	0.129966613147990160,	0.129917037067016880,	0.129867460661250540,	0.129817883930816030,	0.129768306875836790,	0.129718729496436790,	0.129669151792739520,	
+0.129619573764869820,	0.129569995412951170,	0.129520416737107540,	0.129470837737462430,	0.129421258414140680,	0.129371678767265770,	0.129322098796961660,	0.129272518503351860,	
+0.129222937886561200,	0.129173356946713200,	0.129123775683931820,	0.129074194098340560,	0.129024612190064230,	0.128975029959226380,	0.128925447405950970,	0.128875864530361510,	
+0.128826281332582810,	0.128776697812738400,	0.128727113970951820,	0.128677529807347900,	0.128627945322050130,	0.128578360515182510,	0.128528775386868550,	0.128479189937233090,	
+0.128429604166399670,	0.128380018074492230,	0.128330431661634300,	0.128280844927950720,	0.128231257873565040,	0.128181670498601210,	0.128132082803182780,	0.128082494787434580,	
+0.128032906451480130,	0.127983317795443420,	0.127933728819447980,	0.127884139523618660,	0.127834549908078960,	0.127784959972952500,	0.127735369718364050,	0.127685779144437160,	
+0.127636188251295830,	0.127586597039063610,	0.127537005507865310,	0.127487413657824540,	0.127437821489065180,	0.127388229001710870,	0.127338636195886420,	0.127289043071715370,	
+0.127239449629321710,	0.127189855868828970,	0.127140261790362060,	0.127090667394044480,	0.127041072680000260,	0.126991477648352890,	0.126941882299227260,	0.126892286632746930,	
+0.126842690649035440,	0.126793094348217700,	0.126743497730417180,	0.126693900795757930,	0.126644303544363510,	0.126594705976358750,	0.126545108091867230,	0.126495509891012940,	
+0.126445911373919420,	0.126396312540711570,	0.126346713391512930,	0.126297113926447550,	0.126247514145638890,	0.126197914049211910,	0.126148313637290150,	0.126098712909997610,	
+0.126049111867457820,	0.125999510509795710,	0.125949908837134830,	0.125900306849599160,	0.125850704547312290,	0.125801101930399120,	0.125751498998983160,	0.125701895753188050,	
+0.125652292193138610,	0.125602688318958460,	0.125553084130771570,	0.125503479628701540,	0.125453874812873230,	0.125404269683410260,	0.125354664240436620,	0.125305058484075860,	
+0.125255452414452910,	0.125205846031691330,	0.125156239335915100,	0.125106632327247860,	0.125057025005814480,	0.125007417371738540,	0.124957809425144050,	0.124908201166154600,	
+0.124858592594895080,	0.124808983711489090,	0.124759374516060190,	0.124709765008733290,	0.124660155189632000,	0.124610545058880310,	0.124560934616601810,	0.124511323862921410,	
+0.124461712797962710,	0.124412101421849730,	0.124362489734706050,	0.124312877736656590,	0.124263265427824940,	0.124213652808335110,	0.124164039878310720,	0.124114426637876680,	
+0.124064813087156560,	0.124015199226274410,	0.123965585055353820,	0.123915970574519710,	0.123866355783895680,	0.123816740683605310,	0.123767125273773540,	0.123717509554523940,	
+0.123667893525980580,	0.123618277188267040,	0.123568660541508250,	0.123519043585827810,	0.123469426321349760,	0.123419808748197690,	0.123370190866496560,	0.123320572676369940,	
+0.123270954177941900,	0.123221335371336020,	0.123171716256677250,	0.123122096834089190,	0.123072477103695880,	0.123022857065620950,	0.122973236719989300,	0.122923616066924580,	
+0.122873995106550370,	0.122824373838991610,	0.122774752264371910,	0.122725130382815340,	0.122675508194445500,	0.122625885699387330,	0.122576262897764450,	0.122526639789700910,	
+0.122477016375320320,	0.122427392654747640,	0.122377768628106480,	0.122328144295520900,	0.122278519657114500,	0.122228894713012260,	0.122179269463337780,	0.122129643908215120,	
+0.122080018047767930,	0.122030391882121110,	0.121980765411398320,	0.121931138635723620,	0.121881511555220630,	0.121831884170014300,	0.121782256480228270,	0.121732628485986150,	
+0.121683000187412890,	0.121633371584632140,	0.121583742677767960,	0.121534113466943980,	0.121484483952285160,	0.121434854133915140,	0.121385224011957960,	0.121335593586537300,	
+0.121285962857778100,	0.121236331825803980,	0.121186700490739030,	0.121137068852706890,	0.121087436911832520,	0.121037804668239560,	0.120988172122052100,	0.120938539273393750,	
+0.120888906122389490,	0.120839272669162970,	0.120789638913837840,	0.120740004856539050,	0.120690370497390230,	0.120640735836515510,	0.120591100874038490,	0.120541465610084160,	
+0.120491830044776180,	0.120442194178238610,	0.120392558010595120,	0.120342921541970680,	0.120293284772488930,	0.120243647702273970,	0.120194010331449460,	0.120144372660140340,	
+0.120094734688470300,	0.120045096416563440,	0.119995457844543380,	0.119945818972535120,	0.119896179800662320,	0.119846540329048620,	0.119796900557819010,	0.119747260487097150,	
+0.119697620117007140,	0.119647979447672640,	0.119598338479218640,	0.119548697211768780,	0.119499055645447190,	0.119449413780377500,	0.119399771616684730,	0.119350129154492540,	
+0.119300486393925010,	0.119250843335105840,	0.119201199978159990,	0.119151556323211140,	0.119101912370383410,	0.119052268119800450,	0.119002623571587270,	0.118952978725867520,	
+0.118903333582765320,	0.118853688142404350,	0.118804042404909600,	0.118754396370404750,	0.118704750039013470,	0.118655103410860750,	0.118605456486070270,	0.118555809264766150,	
+0.118506161747072070,	0.118456513933113020,	0.118406865823012690,	0.118357217416895190,	0.118307568714884210,	0.118257919717104750,	0.118208270423680480,	0.118158620834735550,	
+0.118108970950393620,	0.118059320770779710,	0.118009670296017490,	0.117960019526231100,	0.117910368461544220,	0.117860717102081850,	0.117811065447967700,	0.117761413499325440,	
+0.117711761256280080,	0.117662108718955330,	0.117612455887475290,	0.117562802761963690,	0.117513149342545520,	0.117463495629344470,	0.117413841622484680,	0.117364187322089850,	
+0.117314532728284990,	0.117264877841193800,	0.117215222660940420,	0.117165567187648530,	0.117115911421443180,	0.117066255362448040,	0.117016599010787260,	0.116966942366584540,	
+0.116917285429964910,	0.116867628201052070,	0.116817970679969710,	0.116768312866842870,	0.116718654761795260,	0.116668996364951000,	0.116619337676433800,	0.116569678696368710,	
+0.116520019424879410,	0.116470359862090080,	0.116420700008124390,	0.116371039863107400,	0.116321379427162820,	0.116271718700414780,	0.116222057682987000,	0.116172396375004520,	
+0.116122734776591060,	0.116073072887870750,	0.116023410708967320,	0.115973748240005810,	0.115924085481109930,	0.115874422432403380,	0.115824759094011230,	0.115775095466057170,	
+0.115725431548665380,	0.115675767341959570,	0.115626102846064780,	0.115576438061104740,	0.115526772987203600,	0.115477107624485080,	0.115427441973074240,	0.115377776033094790,	
+0.115328109804670910,	0.115278443287926300,	0.115228776482986050,	0.115179109389973830,	0.115129442009013840,	0.115079774340229810,	0.115030106383746790,	0.114980438139688500,	
+0.114930769608179120,	0.114881100789342370,	0.114831431683303300,	0.114781762290185660,	0.114732092610113180,	0.114682422643210890,	0.114632752389602560,	0.114583081849412350,	
+0.114533411022763990,	0.114483739909782540,	0.114434068510591740,	0.114384396825315770,	0.114334724854078380,	0.114285052597004600,	0.114235380054218200,	0.114185707225843340,	
+0.114136034112003780,	0.114086360712824570,	0.114036687028429460,	0.113987013058942630,	0.113937338804487840,	0.113887664265190130,	0.113837989441173270,	0.113788314332560980,	
+0.113738638939478360,	0.113688963262049140,	0.113639287300397500,	0.113589611054647210,	0.113539934524923340,	0.113490257711349620,	0.113440580614050250,	0.113390903233149020,	
+0.113341225568770940,	0.113291547621039810,	0.113241869390079810,	0.113192190876014700,	0.113142512078969550,	0.113092832999068110,	0.113043153636434610,	0.112993473991192760,	
+0.112943794063467690,	0.112894113853383120,	0.112844433361062830,	0.112794752586631890,	0.112745071530214070,	0.112695390191933570,	0.112645708571914170,	0.112596026670280930,	
+0.112546344487157610,	0.112496662022668450,	0.112446979276937180,	0.112397296250088900,	0.112347612942247390,	0.112297929353536840,	0.112248245484081040,	0.112198561334005050,	
+0.112148876903432670,	0.112099192192488100,	0.112049507201295080,	0.111999821929978760,	0.111950136378662880,	0.111900450547471660,	0.111850764436528870,	0.111801078045959610,	
+0.111751391375887660,	0.111701704426436790,	0.111652017197732090,	0.111602329689897350,	0.111552641903056790,	0.111502953837334190,	0.111453265492854630,	0.111403576869741920,	
+0.111353887968120260,	0.111304198788113440,	0.111254509329846570,	0.111204819593443430,	0.111155129579028230,	0.111105439286724770,	0.111055748716658160,	0.111006057868952170,	
+0.110956366743731040,	0.110906675341118550,	0.110856983661239810,	0.110807291704218600,	0.110757599470178740,	0.110707906959245320,	0.110658214171542120,	0.110608521107193390,	
+0.110558827766322920,	0.110509134149055820,	0.110459440255515880,	0.110409746085827350,	0.110360051640114000,	0.110310356918500970,	0.110260661921112040,	0.110210966648071480,	
+0.110161271099503040,	0.110111575275531860,	0.110061879176281750,	0.110012182801876950,	0.109962486152441240,	0.109912789228099760,	0.109863092028976300,	0.109813394555194690,	
+0.109763696806880020,	0.109713998784156110,	0.109664300487147200,	0.109614601915977090,	0.109564903070770940,	0.109515203951652510,	0.109465504558746080,	0.109415804892175450,	
+0.109366104952065740,	0.109316404738540780,	0.109266704251724800,	0.109217003491741610,	0.109167302458716360,	0.109117601152772860,	0.109067899574035360,	0.109018197722627650,	
+0.108968495598674900,	0.108918793202300910,	0.108869090533629500,	0.108819387592785810,	0.108769684379893640,	0.108719980895077260,	0.108670277138460490,	0.108620573110168470,	
+0.108570868810325000,	0.108521164239054380,	0.108471459396480400,	0.108421754282728210,	0.108372048897921640,	0.108322343242184940,	0.108272637315641950,	0.108222931118417810,	
+0.108173224650636330,	0.108123517912421790,	0.108073810903898020,	0.108024103625190170,	0.107974396076422050,	0.107924688257717950,	0.107874980169201680,	0.107825271810998390,	
+0.107775563183231950,	0.107725854286026130,	0.107676145119506140,	0.107626435683795780,	0.107576725979019320,	0.107527016005300610,	0.107477305762764800,	0.107427595251535740,	
+0.107377884471737670,	0.107328173423494460,	0.107278462106931260,	0.107228750522171900,	0.107179038669340660,	0.107129326548561390,	0.107079614159959240,	0.107029901503658060,	
+0.106980188579782120,	0.106930475388455270,	0.106880761929802670,	0.106831048203948160,	0.106781334211015600,	0.106731619951130150,	0.106681905424415640,	0.106632190630996370,	
+0.106582475570996180,	0.106532760244540240,	0.106483044651752400,	0.106433328792756950,	0.106383612667677730,	0.106333896276639940,	0.106284179619767400,	0.106234462697184410,	
+0.106184745509014810,	0.106135028055383800,	0.106085310336415220,	0.106035592352233370,	0.105985874102962080,	0.105936155588726560,	0.105886436809650640,	0.105836717765858190,	
+0.105786998457474400,	0.105737278884623100,	0.105687559047428600,	0.105637838946014780,	0.105588118580506790,	0.105538397951028500,	0.105488677057704220,	0.105438955900657810,	
+0.105389234480014440,	0.105339512795898000,	0.105289790848432780,	0.105240068637742630,	0.105190346163952740,	0.105140623427187000,	0.105090900427569700,	0.105041177165224710,	
+0.104991453640277200,	0.104941729852851080,	0.104892005803070620,	0.104842281491059720,	0.104792556916943540,	0.104742832080845980,	0.104693106982890890,	0.104643381623203480,	
+0.104593656001907610,	0.104543930119127600,	0.104494203974987330,	0.104444477569611990,	0.104394750903125460,	0.104345023975652040,	0.104295296787315630,	0.104245569338241420,	
+0.104195841628553280,	0.104146113658375530,	0.104096385427832070,	0.104046656937048080,	0.103996928186147450,	0.103947199175254500,	0.103897469904493110,	0.103847740373988490,	
+0.103798010583864510,	0.103748280534245060,	0.103698550225255360,	0.103648819657019280,	0.103599088829661150,	0.103549357743304860,	0.103499626398075630,	0.103449894794097300,	
+0.103400162931494260,	0.103350430810390370,	0.103300698430910830,	0.103250965793179560,	0.103201232897320860,	0.103151499743458650,	0.103101766331718120,	0.103052032662223190,	
+0.103002298735098170,	0.102952564550466960,	0.102902830108454790,	0.102853095409185520,	0.102803360452783100,	0.102753625239372700,	0.102703889769078250,	0.102654154042024060,	
+0.102604418058334060,	0.102554681818133440,	0.102504945321546140,	0.102455208568696460,	0.102405471559708310,	0.102355734294706930,	0.102305996773816220,	0.102256258997160510,	
+0.102206520964863710,	0.102156782677051060,	0.102107044133846440,	0.102057305335374230,	0.102007566281758290,	0.101957826973123890,	0.101908087409594920,	0.101858347591295740,	
+0.101808607518350230,	0.101758867190883660,	0.101709126609019910,	0.101659385772882920,	0.101609644682597890,	0.101559903338288770,	0.101510161740079860,	0.101460419888095120,	
+0.101410677782459780,	0.101360935423297730,	0.101311192810733350,	0.101261449944890540,	0.101211706825894560,	0.101161963453869310,	0.101112219828939140,	0.101062475951227980,	
+0.101012731820861080,	0.100962987437962350,	0.100913242802656150,	0.100863497915066410,	0.100813752775318340,	0.100764007383535910,	0.100714261739843020,	0.100664515844364910,	
+0.100614769697225520,	0.100565023298549190,	0.100515276648459870,	0.100465529747082810,	0.100415782594541910,	0.100366035190961560,	0.100316287536465680,	0.100266539631179510,	
+0.100216791475227010,	0.100167043068732530,	0.100117294411819990,	0.100067545504614660,	0.100017796347240460,	0.099968046939821781,	0.099918297282482541,	0.099868547375348005,	
+0.099818797218542088,	0.099769046812188733,	0.099719296156413215,	0.099669545251339448,	0.099619794097091832,	0.099570042693794270,	0.099520291041572048,	0.099470539140549111,	
+0.099420786990849816,	0.099371034592598120,	0.099321281945919271,	0.099271529050937210,	0.099221775907776338,	0.099172022516560585,	0.099122268877415209,	0.099072514990464169,	
+0.099022760855831837,	0.098973006473642169,	0.098923251844020413,	0.098873496967090538,	0.098823741842976473,	0.098773986471803507,	0.098724230853695569,	0.098674474988777044,	
+0.098624718877171905,	0.098574962519005396,	0.098525205914401490,	0.098475449063484558,	0.098425691966378570,	0.098375934623208802,	0.098326177034099183,	0.098276419199174125,	
+0.098226661118557587,	0.098176902792374829,	0.098127144220749821,	0.098077385403806949,	0.098027626341670171,	0.097977867034464761,	0.097928107482314689,	0.097878347685344355,	
+0.097828587643677703,	0.097778827357440035,	0.097729066826755279,	0.097679306051747433,	0.097629545032541759,	0.097579783769262213,	0.097530022262033209,	0.097480260510978717,	
+0.097430498516224012,	0.097380736277893065,	0.097330973796110262,	0.097281211070999601,	0.097231448102686344,	0.097181684891294473,	0.097131921436948376,	0.097082157739772051,	
+0.097032393799890759,	0.096982629617428498,	0.096932865192509654,	0.096883100525258198,	0.096833335615799446,	0.096783570464257340,	0.096733805070755879,	0.096684039435420352,	
+0.096634273558374714,	0.096584507439743394,	0.096534741079650363,	0.096484974478220922,	0.096435207635579057,	0.096385440551849152,	0.096335673227155222,	0.096285905661622539,	
+0.096236137855375103,	0.096186369808537314,	0.096136601521233156,	0.096086832993587945,	0.096037064225725638,	0.095987295217770691,	0.095937525969847046,	0.095887756482080033,	
+0.095837986754593638,	0.095788216787511829,	0.095738446580959910,	0.095688676135061879,	0.095638905449942163,	0.095589134525724748,	0.095539363362534921,	0.095489591960496695,	
+0.095439820319734497,	0.095390048440372299,	0.095340276322535417,	0.095290503966347848,	0.095240731371934020,	0.095190958539417919,	0.095141185468924860,	0.095091412160578856,	
+0.095041638614504306,	0.094991864830825223,	0.094942090809666910,	0.094892316551153377,	0.094842542055409054,	0.094792767322557939,	0.094742992352725333,	0.094693217146035263,	
+0.094643441702611700,	0.094593666022579972,	0.094543890106064080,	0.094494113953188463,	0.094444337564077122,	0.094394560938855385,	0.094344784077647237,	0.094295006980577134,	
+0.094245229647769060,	0.094195452079348360,	0.094145674275439031,	0.094095896236165516,	0.094046117961651826,	0.093996339452023278,	0.093946560707403884,	0.093896781727918086,	
+0.093847002513689881,	0.093797223064844629,	0.093747443381506312,	0.093697663463798944,	0.093647883311847854,	0.093598102925777069,	0.093548322305711015,	0.093498541451773720,	
+0.093448760364090500,	0.093398979042785393,	0.093349197487982843,	0.093299415699806848,	0.093249633678382751,	0.093199851423834579,	0.093150068936286773,	0.093100286215863359,	
+0.093050503262689668,	0.093000720076889712,	0.092950936658587974,	0.092901153007908438,	0.092851369124976463,	0.092801585009916060,	0.092751800662851269,	0.092702016083907407,	
+0.092652231273208499,	0.092602446230879029,	0.092552660957042995,	0.092502875451825742,	0.092453089715351308,	0.092403303747744150,	0.092353517549128294,	0.092303731119629071,	
+0.092253944459370532,	0.092204157568477135,	0.092154370447072892,	0.092104583095283174,	0.092054795513231993,	0.092005007701043834,	0.091955219658842707,	0.091905431386753972,	
+0.091855642884901653,	0.091805854153409791,	0.091756065192403730,	0.091706276002007509,	0.091656486582345598,	0.091606696933542037,	0.091556907055722170,	0.091507116949010023,	
+0.091457326613530107,	0.091407536049406421,	0.091357745256764336,	0.091307954235727878,	0.091258162986421545,	0.091208371508969363,	0.091158579803496689,	0.091108787870127578,	
+0.091058995708986484,	0.091009203320197463,	0.090959410703885885,	0.090909617860175762,	0.090859824789191607,	0.090810031491057444,	0.090760237965898646,	0.090710444213839253,	
+0.090660650235003318,	0.090610856029516185,	0.090561061597501921,	0.090511266939084997,	0.090461472054389466,	0.090411676943540686,	0.090361881606662725,	0.090312086043880066,	
+0.090262290255316735,	0.090212494241098132,	0.090162698001348282,	0.090112901536191697,	0.090063104845752417,	0.090013307930155814,	0.089963510789525941,	0.089913713423987282,	
+0.089863915833663918,	0.089814118018681194,	0.089764319979163176,	0.089714521715233905,	0.089664723227018781,	0.089614924514641855,	0.089565125578227614,	0.089515326417900110,	
+0.089465527033784742,	0.089415727426005551,	0.089365927594687047,	0.089316127539953286,	0.089266327261929637,	0.089216526760740170,	0.089166726036509394,	0.089116925089361351,	
+0.089067123919421440,	0.089017322526813727,	0.088967520911662698,	0.088917719074092433,	0.088867917014228304,	0.088818114732194392,	0.088768312228114751,	0.088718509502114767,	
+0.088668706554318508,	0.088618903384850484,	0.088569099993834763,	0.088519296381396731,	0.088469492547660455,	0.088419688492750448,	0.088369884216790776,	0.088320079719906838,	
+0.088270275002222703,	0.088220470063862882,	0.088170664904951443,	0.088120859525613784,	0.088071053925973974,	0.088021248106156524,	0.087971442066285530,	0.087921635806486362,	
+0.087871829326883102,	0.087822022627600263,	0.087772215708761939,	0.087722408570493501,	0.087672601212919060,	0.087622793636162669,	0.087572985840349726,	0.087523177825604329,	
+0.087473369592050987,	0.087423561139813769,	0.087373752469018101,	0.087323943579788052,	0.087274134472248133,	0.087224325146522438,	0.087174515602736383,	0.087124705841014033,	
+0.087074895861479915,	0.087025085664258123,	0.086975275249474057,	0.086925464617251799,	0.086875653767715888,	0.086825842700990391,	0.086776031417200722,	0.086726219916470990,	
+0.086676408198925262,	0.086626596264688951,	0.086576784113886154,	0.086526971746641396,	0.086477159163078771,	0.086427346363323679,	0.086377533347500229,	0.086327720115732948,	
+0.086277906668145915,	0.086228093004864573,	0.086178279126012988,	0.086128465031715701,	0.086078650722096819,	0.086028836197281744,	0.085979021457394583,	0.085929206502559863,	
+0.085879391332901692,	0.085829575948545483,	0.085779760349615333,	0.085729944536235350,	0.085680128508530934,	0.085630312266626193,	0.085580495810645682,	0.085530679140713495,	
+0.085480862256955045,	0.085431045159494429,	0.085381227848456212,	0.085331410323964491,	0.085281592586144664,	0.085231774635120869,	0.085181956471017645,	0.085132138093959073,	
+0.085082319504070608,	0.085032500701476346,	0.084982681686300826,	0.084932862458668157,	0.084883043018703780,	0.084833223366531790,	0.084783403502276297,	0.084733583426062742,	
+0.084683763138015233,	0.084633942638258311,	0.084584121926916098,	0.084534301004114007,	0.084484479869976176,	0.084434658524627143,	0.084384836968191018,	0.084335015200793256,	
+0.084285193222557939,	0.084235371033609646,	0.084185548634072488,	0.084135726024071891,	0.084085903203731979,	0.084036080173177319,	0.083986256932532005,	0.083936433481921507,	
+0.083886609821469907,	0.083836785951301798,	0.083786961871541277,	0.083737137582313784,	0.083687313083743456,	0.083637488375954402,	0.083587663459072065,	0.083537838333220579,	
+0.083488012998524486,	0.083438187455107921,	0.083388361703096339,	0.083338535742613851,	0.083288709573785008,	0.083238883196733962,	0.083189056611586154,	0.083139229818465693,	
+0.083089402817497160,	0.083039575608804692,	0.082989748192513715,	0.082939920568748368,	0.082890092737633217,	0.082840264699292399,	0.082790436453851354,	0.082740608001434221,	
+0.082690779342165122,	0.082640950476169525,	0.082591121403571541,	0.082541292124495763,	0.082491462639066315,	0.082441632947408652,	0.082391803049646897,	0.082341972945905645,	
+0.082292142636309004,	0.082242312120982458,	0.082192481400050130,	0.082142650473636614,	0.082092819341866005,	0.082042988004863801,	0.081993156462754124,	0.081943324715661570,	
+0.081893492763710246,	0.081843660607025637,	0.081793828245731878,	0.081743995679953108,	0.081694162909814780,	0.081644329935441060,	0.081594496756956500,	0.081544663374485266,	
+0.081494829788152812,	0.081444995998083289,	0.081395162004401278,	0.081345327807230916,	0.081295493406697672,	0.081245658802925697,	0.081195823996039571,	0.081145988986163445,	
+0.081096153773422788,	0.081046318357941752,	0.080996482739844916,	0.080946646919256432,	0.080896810896301782,	0.080846974671105090,	0.080797138243790978,	0.080747301614483569,	
+0.080697464783308345,	0.080647627750389458,	0.080597790515851059,	0.080547953079818629,	0.080498115442416321,	0.080448277603768728,	0.080398439563999988,	0.080348601323235597,	
+0.080298762881599692,	0.080248924239216896,	0.080199085396211331,	0.080149246352708509,	0.080099407108832565,	0.080049567664708110,	0.079999728020459279,	0.079949888176211584,	
+0.079900048132089160,	0.079850207888216618,	0.079800367444718120,	0.079750526801719138,	0.079700685959343848,	0.079650844917716387,	0.079601003676962268,	0.079551162237205639,	
+0.079501320598571096,	0.079451478761182817,	0.079401636725166272,	0.079351794490645652,	0.079301952057745539,	0.079252109426590098,	0.079202266597304824,	0.079152423570013897,	
+0.079102580344841897,	0.079052736921913017,	0.079002893301352725,	0.078953049483285215,	0.078903205467835066,	0.078853361255126472,	0.078803516845284902,	0.078753672238434561,	
+0.078703827434699586,	0.078653982434205474,	0.078604137237076419,	0.078554291843437027,	0.078504446253411450,	0.078454600467125199,	0.078404754484702452,	0.078354908306267831,	
+0.078305061931945474,	0.078255215361860919,	0.078205368596138330,	0.078155521634902303,	0.078105674478277043,	0.078055827126388033,	0.078005979579359452,	0.077956131837315937,	
+0.077906283900381637,	0.077856435768682078,	0.077806587442341424,	0.077756738921483853,	0.077706890206234891,	0.077657041296718687,	0.077607192193059893,	0.077557342895382672,	
+0.077507493403812536,	0.077457643718473662,	0.077407793839490688,	0.077357943766987777,	0.077308093501090455,	0.077258243041922900,	0.077208392389609748,	0.077158541544275150,	
+0.077108690506044658,	0.077058839275042437,	0.077008987851393110,	0.076959136235220882,	0.076909284426651237,	0.076859432425808394,	0.076809580232816976,	0.076759727847801162,	
+0.076709875270886463,	0.076660022502197084,	0.076610169541857190,	0.076560316389992333,	0.076510463046726679,	0.076460609512184863,	0.076410755786491091,	0.076360901869770861,	
+0.076311047762148379,	0.076261193463748281,	0.076211338974694759,	0.076161484295113338,	0.076111629425128197,	0.076061774364863971,	0.076011919114444881,	0.075962063673996438,	
+0.075912208043642834,	0.075862352223508706,	0.075812496213718258,	0.075762640014397004,	0.075712783625669161,	0.075662927047658909,	0.075613070280491787,	0.075563213324291986,	
+0.075513356179184157,	0.075463498845292479,	0.075413641322742517,	0.075363783611658436,	0.075313925712164900,	0.075264067624386116,	0.075214209348447594,	0.075164350884473555,	
+0.075114492232588648,	0.075064633392917052,	0.075014774365584319,	0.074964915150714656,	0.074915055748432699,	0.074865196158862668,	0.074815336382130074,	0.074765476418359150,	
+0.074715616267674090,	0.074665755930200445,	0.074615895406062394,	0.074566034695384600,	0.074516173798291299,	0.074466312714907987,	0.074416451445358897,	0.074366589989768681,	
+0.074316728348261543,	0.074266866520963037,	0.074217004507997356,	0.074167142309489162,	0.074117279925562676,	0.074067417356343437,	0.074017554601955651,	0.073967691662523968,	
+0.073917828538172622,	0.073867965229027152,	0.073818101735211764,	0.073768238056851121,	0.073718374194069430,	0.073668510146992258,	0.073618645915743811,	0.073568781500448308,	
+0.073518916901231288,	0.073469052118216985,	0.073419187151530035,	0.073369322001294687,	0.073319456667636479,	0.073269591150679617,	0.073219725450548792,	0.073169859567368198,	
+0.073119993501263414,	0.073070127252358633,	0.073020260820778532,	0.072970394206647346,	0.072920527410090613,	0.072870660431232553,	0.072820793270197859,	0.072770925927110722,	
+0.072721058402096722,	0.072671190695280080,	0.072621322806785016,	0.072571454736737082,	0.072521586485260511,	0.072471718052479983,	0.072421849438519703,	0.072371980643505252,	
+0.072322111667560848,	0.072272242510811172,	0.072222373173380428,	0.072172503655394210,	0.072122633956976726,	0.072072764078252666,	0.072022894019346237,	0.071973023780383033,	
+0.071923153361487260,	0.071873282762783611,	0.071823411984396304,	0.071773541026450907,	0.071723669889071667,	0.071673798572382805,	0.071623927076509900,	0.071574055401577158,	
+0.071524183547709286,	0.071474311515030517,	0.071424439303666404,	0.071374566913741208,	0.071324694345379580,	0.071274821598705781,	0.071224948673845365,	0.071175075570922577,	
+0.071125202290062098,	0.071075328831388188,	0.071025455195026385,	0.070975581381100938,	0.070925707389736553,	0.070875833221057435,	0.070825958875189193,	0.070776084352256061,	
+0.070726209652382258,	0.070676334775693378,	0.070626459722313670,	0.070576584492367811,	0.070526709085980036,	0.070476833503275937,	0.070426957744379765,	0.070377081809416195,	
+0.070327205698509462,	0.070277329411785175,	0.070227452949367553,	0.070177576311381301,	0.070127699497950668,	0.070077822509201235,	0.070027945345257234,	0.069978068006243385,	
+0.069928190492283909,	0.069878312803504400,	0.069828434940029119,	0.069778556901982744,	0.069728678689489537,	0.069678800302675079,	0.069628921741663616,	0.069579043006579397,	
+0.069529164097548030,	0.069479285014693734,	0.069429405758141244,	0.069379526328014779,	0.069329646724439961,	0.069279766947541011,	0.069229886997442647,	0.069180006874269132,	
+0.069130126578146031,	0.069080246109197621,	0.069030365467548593,	0.068980484653323210,	0.068930603666647050,	0.068880722507644390,	0.068830841176439922,	0.068780959673157907,	
+0.068731077997923939,	0.068681196150862267,	0.068631314132097165,	0.068581431941754228,	0.068531549579957704,	0.068481667046832312,	0.068431784342502300,	0.068381901467093276,	
+0.068332018420729501,	0.068282135203535682,	0.068232251815636080,	0.068182368257156289,	0.068132484528220572,	0.068082600628953646,	0.068032716559479775,	0.067982832319924566,	
+0.067932947910412267,	0.067883063331067597,	0.067833178582014833,	0.067783293663379568,	0.067733408575286064,	0.067683523317858596,	0.067633637891222759,	0.067583752295502827,	
+0.067533866530823522,	0.067483980597309090,	0.067434094495085167,	0.067384208224276002,	0.067334321785006326,	0.067284435177400390,	0.067234548401583813,	0.067184661457680858,	
+0.067134774345816259,	0.067084887066114277,	0.067034999618700519,	0.066985112003699276,	0.066935224221235240,	0.066885336271432699,	0.066835448154417262,	0.066785559870313205,	
+0.066735671419245260,	0.066685782801337676,	0.066635894016716088,	0.066586005065504758,	0.066536115947827976,	0.066486226663811349,	0.066436337213579152,	0.066386447597256121,	
+0.066336557814966515,	0.066286667866835972,	0.066236777752988751,	0.066186887473549588,	0.066136997028642758,	0.066087106418393882,	0.066037215642927236,	0.065987324702367553,	
+0.065937433596839123,	0.065887542326467541,	0.065837650891377109,	0.065787759291692546,	0.065737867527538144,	0.065687975599039522,	0.065638083506320957,	0.065588191249506739,	
+0.065538298828722488,	0.065488406244092481,	0.065438513495741465,	0.065388620583793730,	0.065338727508374883,	0.065288834269609214,	0.065238940867621456,	0.065189047302535899,	
+0.065139153574478179,	0.065089259683572570,	0.065039365629943807,	0.064989471413716193,	0.064939577035015350,	0.064889682493965553,	0.064839787790691550,	0.064789892925317644,	
+0.064739997897969442,	0.064690102708771235,	0.064640207357847340,	0.064590311845323378,	0.064540416171323625,	0.064490520335972829,	0.064440624339395292,	0.064390728181716650,	
+0.064340831863061165,	0.064290935383553613,	0.064241038743318282,	0.064191141942480795,	0.064141244981165454,	0.064091347859496994,	0.064041450577599732,	0.063991553135599274,	
+0.063941655533619940,	0.063891757771786475,	0.063841859850223157,	0.063791961769055647,	0.063742063528408222,	0.063692165128405198,	0.063642266569172212,	0.063592367850833553,	
+0.063542468973513969,	0.063492569937337776,	0.063442670742430596,	0.063392771388916747,	0.063342871876920961,	0.063292972206567558,	0.063243072377982171,	0.063193172391289090,	
+0.063143272246613091,	0.063093371944078463,	0.063043471483810856,	0.062993570865934559,	0.062943670090574347,	0.062893769157854496,	0.062843868067900682,	0.062793966820837196,	
+0.062744065416788786,	0.062694163855879781,	0.062644262138235804,	0.062594360263981172,	0.062544458233240188,	0.062494556046138516,	0.062444653702800446,	0.062394751203350737,	
+0.062344848547913716,	0.062294945736615009,	0.062245042769578943,	0.062195139646930270,	0.062145236368793301,	0.062095332935293693,	0.062045429346555742,	0.061995525602704223,	
+0.061945621703863446,	0.061895717650159061,	0.061845813441715379,	0.061795909078657160,	0.061746004561108729,	0.061696099889195728,	0.061646195063042482,	0.061596290082773300,	
+0.061546384948513840,	0.061496479660388410,	0.061446574218521788,	0.061396668623038289,	0.061346762874063557,	0.061296856971721922,	0.061246950916138139,	0.061197044707436539,	
+0.061147138345742771,	0.061097231831181154,	0.061047325163876461,	0.060997418343953010,	0.060947511371536457,	0.060897604246751121,	0.060847696969721782,	0.060797789540572751,	
+0.060747881959429692,	0.060697974226416929,	0.060648066341658792,	0.060598158305280925,	0.060548250117407665,	0.060498341778163781,	0.060448433287673596,	0.060398524646062775,	
+0.060348615853455634,	0.060298706909976962,	0.060248797815751078,	0.060198888570903643,	0.060148979175558982,	0.060099069629841878,	0.060049159933876654,	0.059999250087788975,	
+0.059949340091703170,	0.059899429945744015,	0.059849519650035841,	0.059799609204704313,	0.059749698609873760,	0.059699787865668964,	0.059649876972214251,	0.059599965929635290,	
+0.059550054738056420,	0.059500143397601964,	0.059450231908397592,	0.059400320270567644,	0.059350408484236894,	0.059300496549529680,	0.059250584466571665,	0.059200672235487188,	
+0.059150759856401038,	0.059100847329437538,	0.059050934654722366,	0.059001021832379853,	0.058951108862534789,	0.058901195745311510,	0.058851282480835689,	0.058801369069231654,	
+0.058751455510624204,	0.058701541805137661,	0.058651627952897717,	0.058601713954028696,	0.058551799808654957,	0.058501885516902150,	0.058451971078894639,	0.058402056494757194,	
+0.058352141764614167,	0.058302226888591227,	0.058252311866812720,	0.058202396699403434,	0.058152481386487716,	0.058102565928191234,	0.058052650324638341,	0.058002734575953820,	
+0.057952818682262014,	0.057902902643688615,	0.057852986460357955,	0.057803070132394822,	0.057753153659923583,	0.057703237043069892,	0.057653320281958118,	0.057603403376712589,	
+0.057553486327459005,	0.057503569134321697,	0.057453651797425474,	0.057403734316894675,	0.057353816692854984,	0.057303898925430745,	0.057253981014746769,	0.057204062960927393,	
+0.057154144764098302,	0.057104226424383848,	0.057054307941908827,	0.057004389316797598,	0.056954470549175837,	0.056904551639167897,	0.056854632586898581,	0.056804713392492240,	
+0.056754794056074552,	0.056704874577769890,	0.056654954957702591,	0.056605035195998347,	0.056555115292781524,	0.056505195248176904,	0.056455275062308859,	0.056405354735303059,	
+0.056355434267283885,	0.056305513658376119,	0.056255592908704126,	0.056205672018393590,	0.056155750987568885,	0.056105829816354792,	0.056055908504875684,	0.056005987053257253,	
+0.055956065461623850,	0.055906143730100284,	0.055856221858810916,	0.055806299847881435,	0.055756377697436202,	0.055706455407600032,	0.055656532978497278,	0.055606610410253630,	
+0.055556687702993462,	0.055506764856841126,	0.055456841871922326,	0.055406918748361414,	0.055356995486283214,	0.055307072085812078,	0.055257148547073705,	0.055207224870192459,	
+0.055157301055293158,	0.055107377102500153,	0.055057453011939150,	0.055007528783734522,	0.054957604418011063,	0.054907679914893155,	0.054857755274506488,	0.054807830496975435,	
+0.054757905582424805,	0.054707980530978965,	0.054658055342763620,	0.054608130017903135,	0.054558204556521883,	0.054508278958745562,	0.054458353224698539,	0.054408427354505642,	
+0.054358501348291226,	0.054308575206181008,	0.054258648928299347,	0.054208722514771060,	0.054158795965720527,	0.054108869281273446,	0.054058942461554196,	0.054009015506687588,	
+0.053959088416797994,	0.053909161192011126,	0.053859233832451357,	0.053809306338243504,	0.053759378709511939,	0.053709450946382367,	0.053659523048979176,	0.053609595017426730,	
+0.053559666851850735,	0.053509738552375577,	0.053459810119126074,	0.053409881552226597,	0.053359952851802867,	0.053310024017979254,	0.053260095050880578,	0.053210165950631216,	
+0.053160236717356889,	0.053110307351181975,	0.053060377852231284,	0.053010448220629211,	0.052960518456501453,	0.052910588559972403,	0.052860658531166886,	0.052810728370209274,	
+0.052760798077225286,	0.052710867652339302,	0.052660937095676152,	0.052611006407360210,	0.052561075587517200,	0.052511144636271503,	0.052461213553747499,	0.052411282340070905,	
+0.052361350995366103,	0.052311419519757922,	0.052261487913370749,	0.052211556176330304,	0.052161624308760965,	0.052111692310787570,	0.052061760182534500,	0.052011827924127466,	
+0.051961895535690868,	0.051911963017349530,	0.051862030369227839,	0.051812097591451521,	0.051762164684144955,	0.051712231647432980,	0.051662298481439980,	0.051612365186291677,	
+0.051562431762112462,	0.051512498209026723,	0.051462564527160186,	0.051412630716637230,	0.051362696777582706,	0.051312762710120988,	0.051262828514377815,	0.051212894190477566,	
+0.051162959738545080,	0.051113025158704757,	0.051063090451082309,	0.051013155615802136,	0.050963220652989076,	0.050913285562767523,	0.050863350345263195,	0.050813415000600493,	
+0.050763479528904254,	0.050713543930298872,	0.050663608204910074,	0.050613672352862252,	0.050563736374279813,	0.050513800269288471,	0.050463864038012632,	0.050413927680577127,	
+0.050363991197106363,	0.050314054587726066,	0.050264117852560630,	0.050214180991734900,	0.050164244005373275,	0.050114306893601482,	0.050064369656543928,	0.050014432294325444,	
+0.049964494807070436,	0.049914557194904632,	0.049864619457952439,	0.049814681596338700,	0.049764743610187810,	0.049714805499625501,	0.049664867264776182,	0.049614928905764251,	
+0.049564990422715442,	0.049515051815754156,	0.049465113085005244,	0.049415174230593099,	0.049365235252643469,	0.049315296151280746,	0.049265356926629783,	0.049215417578814986,	
+0.049165478107962089,	0.049115538514195499,	0.049065598797640060,	0.049015658958420180,	0.048965718996661592,	0.048915778912488717,	0.048865838706026385,	0.048815898377399018,	
+0.048765957926732342,	0.048716017354150778,	0.048666076659779171,	0.048616135843741928,	0.048566194906164782,	0.048516253847172154,	0.048466312666888452,	0.048416371365439408,	
+0.048366429942949436,	0.048316488399543389,	0.048266546735345674,	0.048216604950482043,	0.048166663045076892,	0.048116721019255092,	0.048066778873141036,	0.048016836606860486,	
+0.047966894220537841,	0.047916951714297953,	0.047867009088265251,	0.047817066342565467,	0.047767123477323016,	0.047717180492662763,	0.047667237388709108,	0.047617294165587805,	
+0.047567350823423268,	0.047517407362339906,	0.047467463782463477,	0.047417520083918384,	0.047367576266829491,	0.047317632331321212,	0.047267688277519294,	0.047217744105548159,	
+0.047167799815532666,	0.047117855407597227,	0.047067910881867597,	0.047017966238468184,	0.046968021477523859,	0.046918076599159031,	0.046868131603499459,	0.046818186490669565,	
+0.046768241260794194,	0.046718295913997780,	0.046668350450406071,	0.046618404870143487,	0.046568459173334444,	0.046518513360104700,	0.046468567430578672,	0.046418621384881224,	
+0.046368675223136778,	0.046318728945471087,	0.046268782552008579,	0.046218836042874113,	0.046168889418192111,	0.046118942678088332,	0.046068995822687191,	0.046019048852113560,	
+0.045969101766491868,	0.045919154565947869,	0.045869207250605976,	0.045819259820591068,	0.045769312276027561,	0.045719364617041229,	0.045669416843756479,	0.045619468956298183,	
+0.045569520954790776,	0.045519572839360006,	0.045469624610130308,	0.045419676267226108,	0.045369727810773156,	0.045319779240895884,	0.045269830557719166,	0.045219881761367424,	
+0.045169932851966424,	0.045119983829640595,	0.045070034694514802,	0.045020085446713480,	0.044970136086362390,	0.044920186613585961,	0.044870237028509057,	0.044820287331256127,	
+0.044770337521952919,	0.044720387600723860,	0.044670437567693844,	0.044620487422987284,	0.044570537166729950,	0.044520586799046268,	0.044470636320060680,	0.044420685729898948,	
+0.044370735028685500,	0.044320784216545214,	0.044270833293602520,	0.044220882259983191,	0.044170931115811655,	0.044120979861212793,	0.044071028496311032,	0.044021077021232147,	
+0.043971125436100572,	0.043921173741041181,	0.043871221936178414,	0.043821270021638034,	0.043771317997544475,	0.043721365864022629,	0.043671413621196919,	0.043621461269193119,	
+0.043571508808135664,	0.043521556238149003,	0.043471603559358883,	0.043421650771889760,	0.043371697875866512,	0.043321744871413576,	0.043271791758656718,	0.043221838537720381,	
+0.043171885208729451,	0.043121931771808356,	0.043071978227082884,	0.043022024574677464,	0.042972070814716982,	0.042922116947325881,	0.042872162972629926,	0.042822208890753569,	
+0.042772254701821687,	0.042722300405958723,	0.042672346003290458,	0.042622391493941321,	0.042572436878036211,	0.042522482155699565,	0.042472527327057155,	0.042422572392233425,	
+0.042372617351352823,	0.042322662204541117,	0.042272706951922763,	0.042222751593622633,	0.042172796129765183,	0.042122840560476195,	0.042072884885880096,	0.042022929106101788,	
+0.041972973221265711,	0.041923017231497647,	0.041873061136922039,	0.041823104937663780,	0.041773148633847318,	0.041723192225598421,	0.041673235713041545,	0.041623279096301584,	
+0.041573322375502979,	0.041523365550771511,	0.041473408622231631,	0.041423451590007786,	0.041373494454225751,	0.041323537215009983,	0.041273579872485373,	0.041223622426776373,	
+0.041173664878008755,	0.041123707226306976,	0.041073749471795928,	0.041023791614600062,	0.040973833654845165,	0.040923875592655680,	0.040873917428156506,	0.040823959161472100,	
+0.040774000792728235,	0.040724042322049368,	0.040674083749560400,	0.040624125075385771,	0.040574166299651278,	0.040524207422481369,	0.040474248444000500,	0.040424289364334454,	
+0.040374330183607678,	0.040324370901945079,	0.040274411519471115,	0.040224452036311559,	0.040174492452590874,	0.040124532768433960,	0.040074572983965266,	0.040024613099310588,	
+0.039974653114594375,	0.039924693029941533,	0.039874732845476511,	0.039824772561325099,	0.039774812177611758,	0.039724851694461390,	0.039674891111998449,	0.039624930430348718,	
+0.039574969649636665,	0.039525008769986741,	0.039475047791524741,	0.039425086714375120,	0.039375125538662785,	0.039325164264512193,	0.039275202892049131,	0.039225241421398063,	
+0.039175279852683889,	0.039125318186031072,	0.039075356421565406,	0.039025394559411349,	0.038975432599693806,	0.038925470542537234,	0.038875508388067435,	0.038825546136408859,	
+0.038775583787686425,	0.038725621342024584,	0.038675658799549130,	0.038625696160384533,	0.038575733424655693,	0.038525770592487081,	0.038475807664004477,	0.038425844639332365,	
+0.038375881518595188,	0.038325918301918754,	0.038275954989427527,	0.038225991581246413,	0.038176028077499875,	0.038126064478313709,	0.038076100783812385,	0.038026136994120802,	
+0.037976173109363437,	0.037926209129666086,	0.037876245055153211,	0.037826280885949720,	0.037776316622180083,	0.037726352263970100,	0.037676387811444237,	0.037626423264727406,	
+0.037576458623944070,	0.037526493889220032,	0.037476529060679761,	0.037426564138447721,	0.037376599122649720,	0.037326634013410215,	0.037276668810854126,	0.037226703515105923,	
+0.037176738126291402,	0.037126772644535039,	0.037076807069961748,	0.037026841402695986,	0.036976875642863574,	0.036926909790588963,	0.036876943845997087,	0.036826977809212402,	
+0.036777011680360717,	0.036727045459566503,	0.036677079146954679,	0.036627112742649709,	0.036577146246777402,	0.036527179659462228,	0.036477212980828663,	0.036427246211002511,	
+0.036377279350108239,	0.036327312398270771,	0.036277345355614575,	0.036227378222265468,	0.036177410998347904,	0.036127443683986821,	0.036077476279306686,	0.036027508784433296,	
+0.035977541199491141,	0.035927573524605134,	0.035877605759899747,	0.035827637905500788,	0.035777669961532733,	0.035727701928120505,	0.035677733805388578,	0.035627765593462764,	
+0.035577797292467531,	0.035527828902527807,	0.035477860423768062,	0.035427891856314120,	0.035377923200290443,	0.035327954455821514,	0.035277985623033137,	0.035228016702049801,	
+0.035178047692996428,	0.035128078595997488,	0.035078109411178796,	0.035028140138664829,	0.034978170778580508,	0.034928201331050325,	0.034878231796200074,	0.034828262174154252,	
+0.034778292465037768,	0.034728322668975110,	0.034678352786092090,	0.034628382816513190,	0.034578412760363331,	0.034528442617766997,	0.034478472388850004,	0.034428502073736822,	
+0.034378531672551949,	0.034328561185421186,	0.034278590612469018,	0.034228619953820379,	0.034178649209599739,	0.034128678379932928,	0.034078707464944416,	0.034028736464759138,	
+0.033978765379501570,	0.033928794209297543,	0.033878822954271519,	0.033828851614548447,	0.033778880190252797,	0.033728908681510385,	0.033678937088445708,	0.033628965411183688,	
+0.033578993649848815,	0.033529021804566891,	0.033479049875462422,	0.033429077862659883,	0.033379105766285090,	0.033329133586462535,	0.033279161323317138,	0.033229188976973405,	
+0.033179216547557136,	0.033129244035192830,	0.033079271440005414,	0.033029298762119373,	0.032979326001660529,	0.032929353158753373,	0.032879380233522833,	0.032829407226093399,	
+0.032779434136590888,	0.032729460965139796,	0.032679487711865046,	0.032629514376891135,	0.032579540960343885,	0.032529567462347780,	0.032479593883027312,	0.032429620222508303,	
+0.032379646480915243,	0.032329672658373068,	0.032279698755006268,	0.032229724770940667,	0.032179750706300754,	0.032129776561211458,	0.032079802335797283,	0.032029828030184046,	
+0.031979853644496237,	0.031929879178858790,	0.031879904633396204,	0.031829930008234301,	0.031779955303497580,	0.031729980519310960,	0.031680005655798947,	0.031630030713087370,	
+0.031580055691300707,	0.031530080590563912,	0.031480105411001470,	0.031430130152739211,	0.031380154815901617,	0.031330179400613202,	0.031280203906999780,	0.031230228335185847,	
+0.031180252685296343,	0.031130276957455762,	0.031080301151789936,	0.031030325268423354,	0.030980349307480962,	0.030930373269087250,	0.030880397153368048,	0.030830420960447857,	
+0.030780444690451610,	0.030730468343503809,	0.030680491919730282,	0.030630515419255523,	0.030580538842204477,	0.030530562188701638,	0.030480585458872840,	0.030430608652842576,	
+0.030380631770735349,	0.030330654812676987,	0.030280677778791985,	0.030230700669205291,	0.030180723484041400,	0.030130746223426146,	0.030080768887484025,	0.030030791476339982,	
+0.029980813990118517,	0.029930836428945458,	0.029880858792945310,	0.029830881082243015,	0.029780903296963073,	0.029730925437231319,	0.029680947503172250,	0.029630969494910810,	
+0.029580991412571506,	0.029531013256280166,	0.029481035026161291,	0.029431056722339387,	0.029381078344940286,	0.029331099894088487,	0.029281121369908937,	0.029231142772526142,	
+0.029181164102065935,	0.029131185358652816,	0.029081206542411732,	0.029031227653467190,	0.028981248691945023,	0.028931269657969733,	0.028881290551666269,	0.028831311373159137,	
+0.028781332122574169,	0.028731352800035869,	0.028681373405669189,	0.028631393939598630,	0.028581414401950032,	0.028531434792847896,	0.028481455112417176,	0.028431475360782370,	
+0.028381495538069325,	0.028331515644402536,	0.028281535679906517,	0.028231555644707102,	0.028181575538928798,	0.028131595362696556,	0.028081615116134880,	0.028031634799369608,	
+0.027981654412525252,	0.027931673955726762,	0.027881693429098641,	0.027831712832766729,	0.027781732166855536,	0.027731751431490013,	0.027681770626794666,	0.027631789752895340,	
+0.027581808809916536,	0.027531827797983213,	0.027481846717219875,	0.027431865567752362,	0.027381884349705187,	0.027331903063202857,	0.027281921708371216,	0.027231940285334769,	
+0.027181958794218471,	0.027131977235146831,	0.027081995608245691,	0.027032013913639564,	0.026982032151453401,	0.026932050321811715,	0.026882068424840349,	0.026832086460663811,	
+0.026782104429407053,	0.026732122331194593,	0.026682140166152273,	0.026632157934404599,	0.026582175636076531,	0.026532193271292581,	0.026482210840178589,	0.026432228342859073,	
+0.026382245779458541,	0.026332263150102841,	0.026282280454916481,	0.026232297694024419,	0.026182314867551168,	0.026132331975622577,	0.026082349018363156,	0.026032365995897859,	
+0.025982382908351205,	0.025932399755849038,	0.025882416538515873,	0.025832433256476665,	0.025782449909855929,	0.025732466498779513,	0.025682483023371932,	0.025632499483758141,	
+0.025582515880062658,	0.025532532212411332,	0.025482548480928673,	0.025432564685739199,	0.025382580826968759,	0.025332596904741864,	0.025282612919183479,	0.025232628870418116,	
+0.025182644758571626,	0.025132660583768524,	0.025082676346133773,	0.025032692045791883,	0.024982707682868709,	0.024932723257488767,	0.024882738769777014,	0.024832754219857971,	
+0.024782769607857486,	0.024732784933900080,	0.024682800198110710,	0.024632815400613895,	0.024582830541535483,	0.024532845620999999,	0.024482860639132398,	0.024432875596057203,	
+0.024382890491900264,	0.024332905326786097,	0.024282920100839222,	0.024232934814185494,	0.024182949466949426,	0.024132964059255985,	0.024082978591229692,	0.024032993062996392,	
+0.023983007474680611,	0.023933021826407313,	0.023883036118301018,	0.023833050350487574,	0.023783064523091504,	0.023733078636237772,	0.023683092690050901,	0.023633106684656742,	
+0.023583120620179816,	0.023533134496745090,	0.023483148314477082,	0.023433162073501646,	0.023383175773943308,	0.023333189415926586,	0.023283202999577333,	0.023233216525020074,	
+0.023183229992379772,	0.023133243401780954,	0.023083256753349466,	0.023033270047209842,	0.022983283283487040,	0.022933296462305585,	0.022883309583791336,	0.022833322648068810,	
+0.022783335655262978,	0.022733348605498364,	0.022683361498900823,	0.022633374335594876,	0.022583387115705494,	0.022533399839357201,	0.022483412506675852,	0.022433425117785972,	
+0.022383437672812083,	0.022333450171880046,	0.022283462615114383,	0.022233475002640064,	0.022183487334581614,	0.022133499611064887,	0.022083511832214416,	0.022033523998155162,	
+0.021983536109011652,	0.021933548164909750,	0.021883560165973974,	0.021833572112329301,	0.021783584004100253,	0.021733595841412687,	0.021683607624391133,	0.021633619353160560,	
+0.021583631027845492,	0.021533642648571792,	0.021483654215463988,	0.021433665728647047,	0.021383677188245496,	0.021333688594385197,	0.021283699947190676,	0.021233711246786462,	
+0.021183722493298415,	0.021133733686851060,	0.021083744827569369,	0.021033755915577875,	0.020983766951002434,	0.020933777933967578,	0.020883788864598275,	0.020833799743019056,	
+0.020783810569355781,	0.020733821343732979,	0.020683832066275627,	0.020633842737108249,	0.020583853356356707,	0.020533863924145534,	0.020483874440599698,	0.020433884905843733,	
+0.020383895320003502,	0.020333905683203531,	0.020283915995568353,	0.020233926257223825,	0.020183936468294486,	0.020133946628905303,	0.020083956739180810,	0.020033966799246870,	
+0.019983976809228015,	0.019933986769249214,	0.019883996679435006,	0.019834006539911245,	0.019784016350802472,	0.019734026112233658,	0.019684035824329333,	0.019634045487215365,	
+0.019584055101016278,	0.019534064665857057,	0.019484074181862231,	0.019434083649157663,	0.019384093067867886,	0.019334102438117430,	0.019284111760032165,	0.019234121033736621,	
+0.019184130259355770,	0.019134139437014152,	0.019084148566837631,	0.019034157648950736,	0.018984166683478448,	0.018934175670545301,	0.018884184610277157,	0.018834193502798552,	
+0.018784202348234462,	0.018734211146709423,	0.018684219898349300,	0.018634228603278628,	0.018584237261622383,	0.018534245873505103,	0.018484254439052650,	0.018434262958389562,	
+0.018384271431640373,	0.018334279858930949,	0.018284288240385825,	0.018234296576129981,	0.018184304866287953,	0.018134313110985605,	0.018084321310347474,	0.018034329464498539,	
+0.017984337573563339,	0.017934345637667739,	0.017884353656936271,	0.017834361631493923,	0.017784369561465226,	0.017734377446976046,	0.017684385288150927,	0.017634393085114840,	
+0.017584400837992332,	0.017534408546909262,	0.017484416211990171,	0.017434423833360042,	0.017384431411143406,	0.017334438945466137,	0.017284446436452772,	0.017234453884227844,	
+0.017184461288917225,	0.017134468650645454,	0.017084475969537515,	0.017034483245717939,	0.016984490479312598,	0.016934497670446032,	0.016884504819243220,	0.016834511925828705,	
+0.016784518990328352,	0.016734526012866704,	0.016684532993568736,	0.016634539932558996,	0.016584546829963350,	0.016534553685906336,	0.016484560500512935,	0.016434567273907692,	
+0.016384574006216474,	0.016334580697563824,	0.016284587348074274,	0.016234593957873703,	0.016184600527086642,	0.016134607055838083,	0.016084613544252564,	0.016034619992455954,	
+0.015984626400572792,	0.015934632768728065,	0.015884639097046314,	0.015834645385653406,	0.015784651634673887,	0.015734657844232738,	0.015684664014454501,	0.015634670145465050,	
+0.015584676237388920,	0.015534682290351100,	0.015484688304476132,	0.015434694279889886,	0.015384700216716904,	0.015334706115081729,	0.015284711975110232,	0.015234717796926953,	
+0.015184723580656883,	0.015134729326424557,	0.015084735034355853,	0.015034740704575313,	0.014984746337207918,	0.014934751932378216,	0.014884757490212076,	0.014834763010834045,	
+0.014784768494369103,	0.014734773940941798,	0.014684779350678002,	0.014634784723702257,	0.014584790060139552,	0.014534795360114426,	0.014484800623752755,	0.014434805851179084,	
+0.014384811042518398,	0.014334816197895240,	0.014284821317435487,	0.014234826401263679,	0.014184831449504361,	0.014134836462283409,	0.014084841439725366,	0.014034846381955219,	
+0.013984851289097513,	0.013934856161278122,	0.013884860998621591,	0.013834865801252906,	0.013784870569296614,	0.013734875302878589,	0.013684880002123376,	0.013634884667155962,	
+0.013584889298100894,	0.013534893895084046,	0.013484898458229963,	0.013434902987663635,	0.013384907483509605,	0.013334911945893750,	0.013284916374940616,	0.013234920770774745,	
+0.013184925133522018,	0.013134929463306978,	0.013084933760254613,	0.013034938024489471,	0.012984942256137427,	0.012934946455323027,	0.012884950622171262,	0.012834954756806675,	
+0.012784958859355147,	0.012734962929941222,	0.012684966968689888,	0.012634970975725694,	0.012584974951174515,	0.012534978895160901,	0.012484982807809837,	0.012434986689245874,	
+0.012384990539594886,	0.012334994358981425,	0.012284998147530032,	0.012235001905366588,	0.012185005632615639,	0.012135009329402176,	0.012085012995850746,	0.012035016632087227,	
+0.011985020238236168,	0.011935023814422557,	0.011885027360770942,	0.011835030877407202,	0.011785034364455887,	0.011735037822041985,	0.011685041250290044,	0.011635044649325946,	
+0.011585048019274234,	0.011535051360259903,	0.011485054672407499,	0.011435057955842903,	0.011385061210690661,	0.011335064437075324,	0.011285067635122768,	0.011235070804957545,	
+0.011185073946704644,	0.011135077060488613,	0.011085080146435333,	0.011035083204669355,	0.010985086235315668,	0.010935089238498820,	0.010885092214344695,	0.010835095162977839,	
+0.010785098084523244,	0.010735100979105461,	0.010685103846850369,	0.010635106687882517,	0.010585109502326899,	0.010535112290308063,	0.010485115051951890,	0.010435117787382930,	
+0.010385120496726175,	0.010335123180106175,	0.010285125837648811,	0.010235128469478633,	0.010185131075720189,	0.010135133656499361,	0.010085136211940699,	0.010035138742169197,	
+0.009985141247309405,	0.009935143727487203,	0.009885146182827142,	0.009835148613454215,	0.009785151019492972,	0.009735153401069296,	0.009685155758307737,	0.009635158091333288,	
+0.009585160400270500,	0.009535162685245254,	0.009485164946382102,	0.009435167183806039,	0.009385169397641613,	0.009335171588014706,	0.009285173755049872,	0.009235175898871659,	
+0.009185178019605951,	0.009135180117377297,	0.009085182192310694,	0.009035184244530689,	0.008985186274163171,	0.008935188281332685,	0.008885190266164227,	0.008835192228782351,	
+0.008785194169312938,	0.008735196087880540,	0.008685197984610153,	0.008635199859626325,	0.008585201713054942,	0.008535203545020555,	0.008485205355648159,	0.008435207145062306,	
+0.008385208913388878,	0.008335210660752429,	0.008285212387277509,	0.008235214093090002,	0.008185215778314459,	0.008135217443075878,	0.008085219087498808,	0.008035220711709135,	
+0.007985222315831410,	0.007935223899990629,	0.007885225464311346,	0.007835227008919440,	0.007785228533939469,	0.007735230039496426,	0.007685231525714864,	0.007635232992720667,	
+0.007585234440638388,	0.007535235869593022,	0.007485237279709124,	0.007435238671112575,	0.007385240043927930,	0.007335241398280185,	0.007285242734293892,	0.007235244052094937,	
+0.007185245351807872,	0.007135246633557249,	0.007085247897468953,	0.007035249143667537,	0.006985250372277999,	0.006935251583424892,	0.006885252777234099,	0.006835253953830174,	
+0.006785255113338114,	0.006735256255882473,	0.006685257381589134,	0.006635258490582652,	0.006585259582988025,	0.006535260658929804,	0.006485261718533876,	0.006435262761924793,	
+0.006385263789227553,	0.006335264800566710,	0.006285265796068149,	0.006235266775856423,	0.006185267740056086,	0.006135268688793025,	0.006085269622191791,	0.006035270540377383,	
+0.005985271443474355,	0.005935272331608592,	0.005885273204904649,	0.005835274063487523,	0.005785274907481767,	0.005735275737013268,	0.005685276552206580,	0.005635277353186701,	
+0.005585278140078183,	0.005535278913006915,	0.005485279672097450,	0.005435280417474785,	0.005385281149263474,	0.005335281867589406,	0.005285282572577133,	0.005235283264351209,	
+0.005185283943037521,	0.005135284608760623,	0.005085285261645514,	0.005035285901816748,	0.004985286529400210,	0.004935287144520456,	0.004885287747302485,	0.004835288337870850,	
+0.004785288916351439,	0.004735289482868805,	0.004685290037547947,	0.004635290580513421,	0.004585291111891111,	0.004535291631805574,	0.004485292140381809,	0.004435292637744368,	
+0.004385293124019140,	0.004335293599330679,	0.004285294063803541,	0.004235294517563611,	0.004185294960735444,	0.004135295393444041,	0.004085295815813955,	0.004035296227971073,	
+0.003985296630039951,	0.003935297022145587,	0.003885297404412537,	0.003835297776966687,	0.003785298139932593,	0.003735298493435253,	0.003685298837599223,	0.003635299172550391,	
+0.003585299498413309,	0.003535299815312980,	0.003485300123373957,	0.003435300422722127,	0.003385300713482047,	0.003335300995778715,	0.003285301269736686,	0.003235301535481848,	
+0.003185301793138756,	0.003135302042831966,	0.003085302284687364,	0.003035302518829507,	0.002985302745383394,	0.002935302964473579,	0.002885303176225952,	0.002835303380765067,	
+0.002785303578215922,	0.002735303768703075,	0.002685303952352413,	0.002635304129288491,	0.002585304299636308,	0.002535304463520421,	0.002485304621066716,	0.002435304772399750,	
+0.002385304917644522,	0.002335305056925588,	0.002285305190368835,	0.002235305318098819,	0.002185305440240096,	0.002135305556918553,	0.002085305668258747,	0.002035305774385676,	
+0.001985305875423896,	0.001935305971499296,	0.001885306062736431,	0.001835306149260301,	0.001785306231195462,	0.001735306308667801,	0.001685306381801874,	0.001635306450722681,	
+0.001585306515554778,	0.001535306576424053,	0.001485306633455062,	0.001435306686772804,	0.001385306736501835,	0.001335306782768043,	0.001285306825695984,	0.001235306865410214,	
+0.001185306902036622,	0.001135306935699761,	0.001085306966524634,	0.001035306994635795,	0.000985307020159133,	0.000935307043219203,	0.000885307063941005,	0.000835307082449096,	
+0.000785307098869363,	0.000735307113326362,	0.000685307125945094,	0.000635307136850113,	0.000585307146167309,	0.000535307154021237,	0.000485307160536898,	0.000435307165838846,	
+0.000385307170052970,	0.000335307173303827,	0.000285307175716415,	0.000235307177415291,	0.000185307178526344,	0.000135307179174129,	0.000085307179483201,	0.000035307179579450,	
+-0.000014692820412569,	-0.000064692820367856,	-0.000114692820161855,	-0.000164692819668678,	-0.000214692818763769,	-0.000264692817322128,	-0.000314692815219199,	-0.000364692812329094,	
+-0.000414692808527257,	-0.000464692803688688,	-0.000514692797688831,	-0.000564692790401798,	-0.000614692781703032,	-0.000664692771467535,	-0.000714692759570750,	-0.000764692745886789,	
+-0.000814692730291096,	-0.000864692712659116,	-0.000914692692864960,	-0.000964692670784071,	-0.001014692646291452,	-0.001064692619262544,	-0.001114692589571461,	-0.001164692557093647,	
+-0.001214692521704101,	-0.001264692483278268,	-0.001314692441690259,	-0.001364692396815520,	-0.001414692348529050,	-0.001464692296706292,	-0.001514692241221360,	-0.001564692181949697,	
+-0.001614692118766304,	-0.001664692051546625,	-0.001714691980164771,	-0.001764691904496188,	-0.001814691824416319,	-0.001864691739799276,	-0.001914691650520504,	-0.001964691556455003,	
+-0.002014691457478216,	-0.002064691353464257,	-0.002114691244288570,	-0.002164691129826155,	-0.002214691009952456,	-0.002264690884541585,	-0.002314690753468987,	-0.002364690616609663,	
+-0.002414690473839055,	-0.002464690325031278,	-0.002514690170061775,	-0.002564690008805546,	-0.002614689841138036,	-0.002664689666933358,	-0.002714689486066956,	-0.002764689298414273,	
+-0.002814689103849424,	-0.002864688902247852,	-0.002914688693484557,	-0.002964688477434985,	-0.003014688253973248,	-0.003064688022974790,	-0.003114687784314611,	-0.003164687537868158,	
+-0.003214687283509542,	-0.003264687021114207,	-0.003314686750557155,	-0.003364686471713830,	-0.003414686184458345,	-0.003464685888666144,	-0.003514685584212229,	-0.003564685270972043,	
+-0.003614684948819701,	-0.003664684617630646,	-0.003714684277279879,	-0.003764683927642846,	-0.003814683568593659,	-0.003864683200007764,	-0.003914682821760604,	-0.003964682433726293,	
+-0.004014682035780276,	-0.004064681627797554,	-0.004114681209653572,	-0.004164680781222442,	-0.004214680342379612,	-0.004264679893000080,	-0.004314679432959292,	-0.004364678962131362,	
+-0.004414678480391734,	-0.004464677987615410,	-0.004514677483677836,	-0.004564676968453123,	-0.004614676441816718,	-0.004664675903643622,	-0.004714675353809280,	-0.004764674792187806,	
+-0.004814674218654644,	-0.004864673633085242,	-0.004914673035353711,	-0.004964672425335498,	-0.005014671802905603,	-0.005064671167939473,	-0.005114670520311221,	-0.005164669859896293,	
+-0.005214669186569690,	-0.005264668500206859,	-0.005314667800681912,	-0.005364667087870295,	-0.005414666361647010,	-0.005464665621887505,	-0.005514664868465890,	-0.005564664101257614,	
+-0.005614663320137677,	-0.005664662524981526,	-0.005714661715663275,	-0.005764660892058370,	-0.005814660054042256,	-0.005864659201489048,	-0.005914658334274192,	-0.005964657452272691,	
+-0.006014656555359989,	-0.006064655643410202,	-0.006114654716298777,	-0.006164653773900714,	-0.006214652816091461,	-0.006264651842745132,	-0.006314650853737174,	-0.006364649848942587,	
+-0.006414648828236821,	-0.006464647791493989,	-0.006514646738589537,	-0.006564645669398468,	-0.006614644583796229,	-0.006664643481656934,	-0.006714642362856032,	-0.006764641227268523,	
+-0.006814640074769854,	-0.006864638905234142,	-0.006914637718536832,	-0.006964636514553373,	-0.007014635293157877,	-0.007064634054225794,	-0.007114632797632125,	-0.007164631523252319,	
+-0.007214630230960490,	-0.007264628920632085,	-0.007314627592142108,	-0.007364626245366005,	-0.007414624880177894,	-0.007464623496453220,	-0.007514622094066987,	-0.007564620672894643,	
+-0.007614619232810304,	-0.007664617773689416,	-0.007714616295406984,	-0.007764614797838455,	-0.007814613280857946,	-0.007864611744340902,	-0.007914610188162774,	-0.007964608612197676,	
+-0.008014607016321057,	-0.008064605400407919,	-0.008114603764333714,	-0.008164602107972555,	-0.008214600431199889,	-0.008264598733890722,	-0.008314597015920503,	-0.008364595277163349,	
+-0.008414593517494705,	-0.008464591736789576,	-0.008514589934923414,	-0.008564588111770332,	-0.008614586267205781,	-0.008664584401104764,	-0.008714582513342728,	-0.008764580603793794,	
+-0.008814578672333408,	-0.008864576718837018,	-0.008914574743178742,	-0.008964572745234031,	-0.009014570724877888,	-0.009064568681985762,	-0.009114566616431770,	-0.009164564528091361,	
+-0.009214562416839541,	-0.009264560282551760,	-0.009314558125102132,	-0.009364555944366110,	-0.009414553740218698,	-0.009464551512535346,	-0.009514549261190171,	-0.009564546986058624,	
+-0.009614544687015707,	-0.009664542363936874,	-0.009714540016696241,	-0.009764537645169259,	-0.009814535249231374,	-0.009864532828756710,	-0.009914530383620711,	-0.009964527913698389,	
+-0.010014525418865189,	-0.010064522898995232,	-0.010114520353963968,	-0.010164517783646403,	-0.010214515187917989,	-0.010264512566652841,	-0.010314509919726413,	-0.010364507247013708,	
+-0.010414504548390180,	-0.010464501823729948,	-0.010514499072908461,	-0.010564496295800726,	-0.010614493492282193,	-0.010664490662226984,	-0.010714487805510547,	-0.010764484922007891,	
+-0.010814482011594467,	-0.010864479074144394,	-0.010914476109533123,	-0.010964473117636106,	-0.011014470098327463,	-0.011064467051482643,	-0.011114463976976656,	-0.011164460874684954,	
+-0.011214457744481654,	-0.011264454586242211,	-0.011314451399841632,	-0.011364448185155368,	-0.011414444942057539,	-0.011464441670423597,	-0.011514438370128553,	-0.011564435041047856,	
+-0.011614431683055627,	-0.011664428296027318,	-0.011714424879837940,	-0.011764421434362944,	-0.011814417959476449,	-0.011864414455053910,	-0.011914410920970779,	-0.011964407357101177,	
+-0.012014403763320554,	-0.012064400139503923,	-0.012114396485526738,	-0.012164392801263114,	-0.012214389086588512,	-0.012264385341377934,	-0.012314381565506839,	-0.012364377758849344,	
+-0.012414373921280905,	-0.012464370052676532,	-0.012514366152911679,	-0.012564362221860465,	-0.012614358259398346,	-0.012664354265400331,	-0.012714350239741875,	-0.012764346182297099,	
+-0.012814342092941456,	-0.012864337971550404,	-0.012914333817998062,	-0.012964329632159885,	-0.013014325413910885,	-0.013064321163126516,	-0.013114316879680898,	-0.013164312563449489,	
+-0.013214308214307299,	-0.013264303832129782,	-0.013314299416791062,	-0.013364294968166593,	-0.013414290486131386,	-0.013464285970560898,	-0.013514281421329251,	-0.013564276838311899,	
+-0.013614272221383856,	-0.013664267570420576,	-0.013714262885296183,	-0.013764258165886134,	-0.013814253412065438,	-0.013864248623709554,	-0.013914243800692604,	-0.013964238942890044,	
+-0.014014234050177330,	-0.014064229122428587,	-0.014114224159519273,	-0.014164219161324397,	-0.014214214127719418,	-0.014264209058578460,	-0.014314203953776979,	-0.014364198813189987,	
+-0.014414193636692942,	-0.014464188424159970,	-0.014514183175466527,	-0.014564177890487626,	-0.014614172569098723,	-0.014664167211173945,	-0.014714161816588750,	-0.014764156385218151,	
+-0.014814150916937604,	-0.014864145411621236,	-0.014914139869144503,	-0.014964134289382865,	-0.015014128672210449,	-0.015064123017502710,	-0.015114117325134664,	-0.015164111594981768,	
+-0.015214105826918149,	-0.015264100020819266,	-0.015314094176560133,	-0.015364088294016209,	-0.015414082373061619,	-0.015464076413571823,	-0.015514070415421837,	-0.015564064378487119,	
+-0.015614058302641795,	-0.015664052187761325,	-0.015714046033720726,	-0.015764039840395455,	-0.015814033607659643,	-0.015864027335388744,	-0.015914021023458222,	-0.015964014671742202,	
+-0.016014008280116145,	-0.016064001848455071,	-0.016113995376634434,	-0.016163988864528363,	-0.016213982312012321,	-0.016263975718961324,	-0.016313969085250832,	-0.016363962410754971,	
+-0.016413955695349206,	-0.016463948938908551,	-0.016513942141308469,	-0.016563935302423088,	-0.016613928422127867,	-0.016663921500297826,	-0.016713914536808424,	-0.016763907531533791,	
+-0.016813900484349390,	-0.016863893395130239,	-0.016913886263751798,	-0.016963879090088198,	-0.017013871874014899,	-0.017063864615407365,	-0.017113857314139724,	-0.017163849970087443,	
+-0.017213842583125534,	-0.017263835153129462,	-0.017313827679973359,	-0.017363820163532689,	-0.017413812603682466,	-0.017463805000298160,	-0.017513797353253893,	-0.017563789662425132,	
+-0.017613781927686898,	-0.017663774148914655,	-0.017713766325982531,	-0.017763758458765991,	-0.017813750547140055,	-0.017863742590980190,	-0.017913734590160522,	-0.017963726544556517,	
+-0.018013718454043638,	-0.018063710318496021,	-0.018113702137789130,	-0.018163693911797979,	-0.018213685640398040,	-0.018263677323463443,	-0.018313668960869653,	-0.018363660552491688,	
+-0.018413652098205020,	-0.018463643597883776,	-0.018513635051403420,	-0.018563626458638981,	-0.018613617819465918,	-0.018663609133758367,	-0.018713600401391792,	-0.018763591622241213,	
+-0.018813582796182105,	-0.018863573923088593,	-0.018913565002836145,	-0.018963556035300231,	-0.019013547020354980,	-0.019063537957875864,	-0.019113528847737902,	-0.019163519689816565,	
+-0.019213510483985979,	-0.019263501230121622,	-0.019313491928098510,	-0.019363482577792111,	-0.019413473179076563,	-0.019463463731827332,	-0.019513454235919443,	-0.019563444691228359,	
+-0.019613435097628223,	-0.019663425454994495,	-0.019713415763202208,	-0.019763406022126822,	-0.019813396231642480,	-0.019863386391624643,	-0.019913376501948788,	-0.019963366562489048,	
+-0.020013356573120887,	-0.020063346533719339,	-0.020113336444159868,	-0.020163326304316612,	-0.020213316114065037,	-0.020263305873280176,	-0.020313295581837493,	-0.020363285239611124,	
+-0.020413274846476547,	-0.020463264402308778,	-0.020513253906983296,	-0.020563243360374236,	-0.020613232762357065,	-0.020663222112806811,	-0.020713211411598948,	-0.020763200658607612,	
+-0.020813189853708274,	-0.020863178996775960,	-0.020913168087686142,	-0.020963157126312963,	-0.021013146112531890,	-0.021063135046218397,	-0.021113123927246621,	-0.021163112755492035,	
+-0.021213101530829667,	-0.021263090253134991,	-0.021313078922282142,	-0.021363067538146596,	-0.021413056100603383,	-0.021463044609527974,	-0.021513033064794511,	-0.021563021466278462,	
+-0.021613009813854861,	-0.021662998107399179,	-0.021712986346785559,	-0.021762974531889471,	-0.021812962662585946,	-0.021862950738750463,	-0.021912938760257156,	-0.021962926726981500,	
+-0.022012914638798974,	-0.022062902495583719,	-0.022112890297211203,	-0.022162878043556464,	-0.022212865734494977,	-0.022262853369900876,	-0.022312840949649644,	-0.022362828473616311,	
+-0.022412815941676351,	-0.022462803353703903,	-0.022512790709574453,	-0.022562778009163020,	-0.022612765252345089,	-0.022662752438994800,	-0.022712739568987630,	-0.022762726642198614,	
+-0.022812713658503223,	-0.022862700617775601,	-0.022912687519891232,	-0.022962674364725585,	-0.023012661152152811,	-0.023062647882048381,	-0.023112634554287335,	-0.023162621168745144,	
+-0.023212607725295958,	-0.023262594223815249,	-0.023312580664178059,	-0.023362567046259858,	-0.023412553369934797,	-0.023462539635078352,	-0.023512525841565560,	-0.023562511989271895,	
+-0.023612498078071507,	-0.023662484107839873,	-0.023712470078452029,	-0.023762455989783451,	-0.023812441841708294,	-0.023862427634102030,	-0.023912413366839698,	-0.023962399039796776,	
+-0.024012384652847413,	-0.024062370205867087,	-0.024112355698731280,	-0.024162341131314140,	-0.024212326503491147,	-0.024262311815137338,	-0.024312297066128193,	-0.024362282256337863,	
+-0.024412267385641825,	-0.024462252453915121,	-0.024512237461033228,	-0.024562222406870299,	-0.024612207291301813,	-0.024662192114202806,	-0.024712176875448768,	-0.024762161574913840,	
+-0.024812146212473508,	-0.024862130788002812,	-0.024912115301377234,	-0.024962099752470924,	-0.025012084141159362,	-0.025062068467318035,	-0.025112052730821094,	-0.025162036931544018,	
+-0.025212021069361851,	-0.025262005144150078,	-0.025311989155782845,	-0.025361973104135641,	-0.025411956989083502,	-0.025461940810501918,	-0.025511924568265034,	-0.025561908262248342,	
+-0.025611891892326877,	-0.025661875458376129,	-0.025711858960270246,	-0.025761842397884715,	-0.025811825771094581,	-0.025861809079775325,	-0.025911792323801100,	-0.025961775503047398,	
+-0.026011758617389698,	-0.026061741666702158,	-0.026111724650860268,	-0.026161707569739061,	-0.026211690423214033,	-0.026261673211159332,	-0.026311655933450449,	-0.026361638589962429,	
+-0.026411621180570753,	-0.026461603705149581,	-0.026511586163574401,	-0.026561568555720252,	-0.026611550881462630,	-0.026661533140675684,	-0.026711515333234907,	-0.026761497459015342,	
+-0.026811479517892475,	-0.026861461509740465,	-0.026911443434434804,	-0.026961425291850975,	-0.027011407081863142,	-0.027061388804346789,	-0.027111370459176967,	-0.027161352046229159,	
+-0.027211333565377530,	-0.027261315016497565,	-0.027311296399464315,	-0.027361277714153264,	-0.027411258960438580,	-0.027461240138195744,	-0.027511221247299811,	-0.027561202287626266,	
+-0.027611183259049273,	-0.027661164161444322,	-0.027711144994686462,	-0.027761125758651181,	-0.027811106453212640,	-0.027861087078246336,	-0.027911067633627315,	-0.027961048119231065,	
+-0.028011028534931755,	-0.028061008880604872,	-0.028110989156125910,	-0.028160969361369033,	-0.028210949496209729,	-0.028260929560523056,	-0.028310909554184499,	-0.028360889477068225,	
+-0.028410869329049730,	-0.028460849110004058,	-0.028510828819806711,	-0.028560808458331845,	-0.028610788025454959,	-0.028660767521051102,	-0.028710746944995771,	-0.028760726297163131,	
+-0.028810705577428673,	-0.028860684785667449,	-0.028910663921754960,	-0.028960642985565367,	-0.029010621976974165,	-0.029060600895856853,	-0.029110579742087594,	-0.029160558515541887,	
+-0.029210537216094783,	-0.029260515843621781,	-0.029310494397997044,	-0.029360472879096072,	-0.029410451286793919,	-0.029460429620966080,	-0.029510407881486723,	-0.029560386068231345,	
+-0.029610364181075002,	-0.029660342219893197,	-0.029710320184560088,	-0.029760298074951178,	-0.029810275890941526,	-0.029860253632406627,	-0.029910231299220651,	-0.029960208891259096,	
+-0.030010186408397463,	-0.030060163850509917,	-0.030110141217471964,	-0.030160118509158659,	-0.030210095725445502,	-0.030260072866206657,	-0.030310049931317636,	-0.030360026920653486,	
+-0.030410003834089715,	-0.030459980671500488,	-0.030509957432761310,	-0.030559934117747239,	-0.030609910726333778,	-0.030659887258395097,	-0.030709863713806695,	-0.030759840092443636,	
+-0.030809816394181417,	-0.030859792618894218,	-0.030909768766457534,	-0.030959744836746430,	-0.031009720829636406,	-0.031059696745001638,	-0.031109672582717626,	-0.031159648342659878,	
+-0.031209624024702565,	-0.031259599628721192,	-0.031309575154590819,	-0.031359550602186953,	-0.031409525971383766,	-0.031459501262056766,	-0.031509476474081012,	-0.031559451607332006,	
+-0.031609426661683933,	-0.031659401637012294,	-0.031709376533192148,	-0.031759351350099004,	-0.031809326087607039,	-0.031859300745591762,	-0.031909275323928225,	-0.031959249822491952,	
+-0.032009224241157104,	-0.032059198579799199,	-0.032109172838293738,	-0.032159147016514907,	-0.032209121114338206,	-0.032259095131638701,	-0.032309069068291903,	-0.032359042924171987,	
+-0.032409016699154469,	-0.032458990393114402,	-0.032508964005927309,	-0.032558937537467358,	-0.032608910987610061,	-0.032658884356230489,	-0.032708857643204151,	-0.032758830848405224,	
+-0.032808803971709224,	-0.032858777012991211,	-0.032908749972126700,	-0.032958722848989867,	-0.033008695643456230,	-0.033058668355401298,	-0.033108640984699247,	-0.033158613531225602,	
+-0.033208585994855419,	-0.033258558375464209,	-0.033308530672926169,	-0.033358502887116795,	-0.033408475017911166,	-0.033458447065184797,	-0.033508419028811860,	-0.033558390908667877,	
+-0.033608362704627921,	-0.033658334416567501,	-0.033708306044360800,	-0.033758277587883329,	-0.033808249047010172,	-0.033858220421616833,	-0.033908191711577496,	-0.033958162916767683,	
+-0.034008134037062911,	-0.034058105072337350,	-0.034108076022466537,	-0.034158046887325523,	-0.034208017666789846,	-0.034257988360733675,	-0.034307958969032534,	-0.034357929491561495,	
+-0.034407899928196074,	-0.034457870278810462,	-0.034507840543280176,	-0.034557810721480287,	-0.034607780813286318,	-0.034657750818572454,	-0.034707720737214204,	-0.034757690569086661,	
+-0.034807660314065333,	-0.034857629972024406,	-0.034907599542839410,	-0.034957569026385416,	-0.035007538422537940,	-0.035057507731171174,	-0.035107476952160634,	-0.035157446085381849,	
+-0.035207415130709012,	-0.035257384088017631,	-0.035307352957182792,	-0.035357321738080011,	-0.035407290430583480,	-0.035457259034568728,	-0.035507227549910828,	-0.035557195976485302,	
+-0.035607164314166342,	-0.035657132562829472,	-0.035707100722349769,	-0.035757068792602757,	-0.035807036773462635,	-0.035857004664804917,	-0.035906972466504691,	-0.035956940178437473,	
+-0.036006907800477460,	-0.036056875332500182,	-0.036106842774381157,	-0.036156810125994580,	-0.036206777387215977,	-0.036256744557920433,	-0.036306711637983477,	-0.036356678627279287,	
+-0.036406645525683408,	-0.036456612333070910,	-0.036506579049317332,	-0.036556545674296857,	-0.036606512207885022,	-0.036656478649956900,	-0.036706445000388034,	-0.036756411259052602,	
+-0.036806377425826146,	-0.036856343500583748,	-0.036906309483200936,	-0.036956275373551908,	-0.037006241171512189,	-0.037056206876957307,	-0.037106172489761467,	-0.037156138009800194,	
+-0.037206103436948579,	-0.037256068771082153,	-0.037306034012075107,	-0.037355999159802970,	-0.037405964214140844,	-0.037455929174964243,	-0.037505894042147381,	-0.037555858815565786,	
+-0.037605823495094538,	-0.037655788080609182,	-0.037705752571983907,	-0.037755716969094251,	-0.037805681271815307,	-0.037855645480022598,	-0.037905609593590336,	-0.037955573612394045,	
+-0.038005537536308823,	-0.038055501365210201,	-0.038105465098972384,	-0.038155428737470895,	-0.038205392280581285,	-0.038255355728177752,	-0.038305319080135826,	-0.038355282336330607,	
+-0.038405245496637624,	-0.038455208560931084,	-0.038505171529086522,	-0.038555134400979026,	-0.038605097176484145,	-0.038655059855476070,	-0.038705022437830354,	-0.038754984923422074,	
+-0.038804947312126782,	-0.038854909603818676,	-0.038904871798373299,	-0.038954833895665737,	-0.039004795895571535,	-0.039054757797964898,	-0.039104719602721369,	-0.039154681309716485,	
+-0.039204642918824452,	-0.039254604429920813,	-0.039304565842880668,	-0.039354527157579547,	-0.039404488373891662,	-0.039454449491692564,	-0.039504410510857332,	-0.039554371431261524,	
+-0.039604332252779345,	-0.039654292975286332,	-0.039704253598657584,	-0.039754214122768652,	-0.039804174547493736,	-0.039854134872708391,	-0.039904095098287698,	-0.039954055224107221,	
+-0.040004015250041158,	-0.040053975175965054,	-0.040103935001754458,	-0.040153894727283583,	-0.040203854352427973,	-0.040253813877062720,	-0.040303773301063384,	-0.040353732624304160,	
+-0.040403691846660615,	-0.040453650968007834,	-0.040503609988221376,	-0.040553568907175444,	-0.040603527724745590,	-0.040653486440806921,	-0.040703445055234974,	-0.040753403567903974,	
+-0.040803361978689466,	-0.040853320287466549,	-0.040903278494110774,	-0.040953236598496368,	-0.041003194600498866,	-0.041053152499993820,	-0.041103110296855448,	-0.041153067990959302,	
+-0.041203025582180482,	-0.041252983070394544,	-0.041302940455475709,	-0.041352897737299520,	-0.041402854915741083,	-0.041452811990675957,	-0.041502768961978360,	-0.041552725829523837,	
+-0.041602682593187494,	-0.041652639252844896,	-0.041702595808370255,	-0.041752552259639121,	-0.041802508606526609,	-0.041852464848908269,	-0.041902420986658327,	-0.041952377019652327,	
+-0.042002332947765383,	-0.042052288770873053,	-0.042102244488849562,	-0.042152200101570454,	-0.042202155608911295,	-0.042252111010746295,	-0.042302066306951019,	-0.042352021497400583,	
+-0.042401976581970535,	-0.042451931560535103,	-0.042501886432969836,	-0.042551841199149856,	-0.042601795858950721,	-0.042651750412246649,	-0.042701704858913204,	-0.042751659198825495,	
+-0.042801613431859079,	-0.042851567557888187,	-0.042901521576788379,	-0.042951475488434761,	-0.043001429292702904,	-0.043051382989467028,	-0.043101336578602698,	-0.043151290059985463,	
+-0.043201243433489564,	-0.043251196698990552,	-0.043301149856363554,	-0.043351102905484121,	-0.043401055846226493,	-0.043451008678466220,	-0.043500961402078424,	-0.043550914016938676,	
+-0.043600866522921194,	-0.043650818919901545,	-0.043700771207754847,	-0.043750723386356667,	-0.043800675455581237,	-0.043850627415304114,	-0.043900579265400426,	-0.043950531005745731,	
+-0.044000482636214269,	-0.044050434156681598,	-0.044100385567023288,	-0.044150336867113567,	-0.044200288056828005,	-0.044250239136041723,	-0.044300190104630280,	-0.044350140962467928,	
+-0.044400091709430219,	-0.044450042345392279,	-0.044499992870229682,	-0.044549943283816659,	-0.044599893586028776,	-0.044649843776741159,	-0.044699793855829374,	-0.044749743823167661,	
+-0.044799693678631590,	-0.044849643422096283,	-0.044899593053437312,	-0.044949542572528915,	-0.044999491979246665,	-0.045049441273465683,	-0.045099390455061540,	-0.045149339523908476,	
+-0.045199288479882069,	-0.045249237322857877,	-0.045299186052710154,	-0.045349134669314464,	-0.045399083172545936,	-0.045449031562280147,	-0.045498979838391330,	-0.045548928000755072,	
+-0.045598876049246485,	-0.045648823983741156,	-0.045698771804113324,	-0.045748719510238560,	-0.045798667101991999,	-0.045848614579249214,	-0.045898561941884450,	-0.045948509189773279,	
+-0.045998456322790836,	-0.046048403340812692,	-0.046098350243713102,	-0.046148297031367629,	-0.046198243703651866,	-0.046248190260440046,	-0.046298136701607748,	-0.046348083027030113,	
+-0.046398029236582712,	-0.046447975330139793,	-0.046497921307576934,	-0.046547867168769276,	-0.046597812913592392,	-0.046647758541920534,	-0.046697704053629274,	-0.046747649448593762,	
+-0.046797594726689568,	-0.046847539887790939,	-0.046897484931773460,	-0.046947429858512274,	-0.046997374667882952,	-0.047047319359759754,	-0.047097263934018259,	-0.047147208390534039,	
+-0.047197152729181360,	-0.047247096949835803,	-0.047297041052372500,	-0.047346985036667039,	-0.047396928902593671,	-0.047446872650027977,	-0.047496816278845104,	-0.047546759788920638,	
+-0.047596703180128826,	-0.047646646452345252,	-0.047696589605445067,	-0.047746532639303854,	-0.047796475553795861,	-0.047846418348796681,	-0.047896361024181454,	-0.047946303579825766,	
+-0.047996246015603879,	-0.048046188331391376,	-0.048096130527063845,	-0.048146072602495545,	-0.048196014557562068,	-0.048245956392138550,	-0.048295898106100583,	-0.048345839699322428,	
+-0.048395781171679676,	-0.048445722523047470,	-0.048495663753301402,	-0.048545604862315725,	-0.048595545849966046,	-0.048645486716127492,	-0.048695427460675671,	-0.048745368083484841,	
+-0.048795308584430583,	-0.048845248963388058,	-0.048895189220232858,	-0.048945129354839231,	-0.048995069367082790,	-0.049045009256838669,	-0.049094949023982475,	-0.049144888668388460,	
+-0.049194828189932226,	-0.049244767588489363,	-0.049294706863934140,	-0.049344646016142149,	-0.049394585044988538,	-0.049444523950348915,	-0.049494462732097538,	-0.049544401390110002,	
+-0.049594339924261460,	-0.049644278334427513,	-0.049694216620482429,	-0.049744154782301805,	-0.049794092819760792,	-0.049844030732734988,	-0.049893968521098668,	-0.049943906184727424,	
+-0.049993843723496419,	-0.050043781137281237,	-0.050093718425956169,	-0.050143655589396804,	-0.050193592627478738,	-0.050243529540076250,	-0.050293466327064940,	-0.050343402988319963,	
+-0.050393339523716926,	-0.050443275933130090,	-0.050493212216435067,	-0.050543148373507013,	-0.050593084404221535,	-0.050643020308452899,	-0.050692956086076713,	-0.050742891736968131,	
+-0.050792827261002774,	-0.050842762658054895,	-0.050892697928000115,	-0.050942633070713589,	-0.050992568086070930,	-0.051042502973946399,	-0.051092437734215616,	-0.051142372366754174,	
+-0.051192306871436367,	-0.051242241248137789,	-0.051292175496733608,	-0.051342109617099431,	-0.051392043609109539,	-0.051441977472639532,	-0.051491911207564592,	-0.051541844813760306,	
+-0.051591778291100975,	-0.051641711639462191,	-0.051691644858719125,	-0.051741577948747397,	-0.051791510909421280,	-0.051841443740616382,	-0.051891376442207877,	-0.051941309014071381,	
+-0.051991241456081159,	-0.052041173768112840,	-0.052091105950041579,	-0.052141038001743002,	-0.052190969923091385,	-0.052240901713962347,	-0.052290833374231495,	-0.052340764903773117,	
+-0.052390696302462826,	-0.052440627570175792,	-0.052490558706787635,	-0.052540489712172643,	-0.052590420586206416,	-0.052640351328764143,	-0.052690281939721438,	-0.052740212418952583,	
+-0.052790142766333197,	-0.052840072981738449,	-0.052890003065043968,	-0.052939933016124034,	-0.052989862834854268,	-0.053039792521109845,	-0.053089722074766380,	-0.053139651495698173,	
+-0.053189580783780832,	-0.053239509938889984,	-0.053289438960899924,	-0.053339367849686257,	-0.053389296605124176,	-0.053439225227089299,	-0.053489153715455907,	-0.053539082070099636,	
+-0.053589010290895661,	-0.053638938377719603,	-0.053688866330445756,	-0.053738794148949741,	-0.053788721833106741,	-0.053838649382792383,	-0.053888576797880956,	-0.053938504078248087,	
+-0.053988431223768958,	-0.054038358234319191,	-0.054088285109773093,	-0.054138211850006272,	-0.054188138454894376,	-0.054238064924311685,	-0.054287991258133828,	-0.054337917456236000,	
+-0.054387843518493816,	-0.054437769444781584,	-0.054487695234974924,	-0.054537620888949027,	-0.054587546406579521,	-0.054637471787740713,	-0.054687397032308217,	-0.054737322140157231,	
+-0.054787247111163381,	-0.054837171945200977,	-0.054887096642145639,	-0.054937021201872556,	-0.054986945624257363,	-0.055036869909174370,	-0.055086794056499196,	-0.055136718066107482,	
+-0.055186641937873530,	-0.055236565671672976,	-0.055286489267381000,	-0.055336412724873253,	-0.055386336044024022,	-0.055436259224708954,	-0.055486182266803241,	-0.055536105170182516,	
+-0.055586027934721081,	-0.055635950560294578,	-0.055685873046778203,	-0.055735795394047584,	-0.055785717601977036,	-0.055835639670442187,	-0.055885561599318248,	-0.055935483388480846,	
+-0.055985405037804289,	-0.056035326547164220,	-0.056085247916435835,	-0.056135169145494775,	-0.056185090234215349,	-0.056235011182473198,	-0.056284931990143956,	-0.056334852657101947,	
+-0.056384773183222804,	-0.056434693568381732,	-0.056484613812454364,	-0.056534533915315023,	-0.056584453876839344,	-0.056634373696902530,	-0.056684293375380224,	-0.056734212912146746,	
+-0.056784132307077732,	-0.056834051560048386,	-0.056883970670934363,	-0.056933889639609964,	-0.056983808465950837,	-0.057033727149832195,	-0.057083645691129677,	-0.057133564089717599,	
+-0.057183482345471610,	-0.057233400458267365,	-0.057283318427979173,	-0.057333236254482681,	-0.057383153937653100,	-0.057433071477366079,	-0.057482988873495934,	-0.057532906125918319,	
+-0.057582823234508439,	-0.057632740199141941,	-0.057682657019693155,	-0.057732573696037723,	-0.057782490228050855,	-0.057832406615608206,	-0.057882322858584100,	-0.057932238956854183,	
+-0.057982154910293668,	-0.058032070718778216,	-0.058081986382182135,	-0.058131901900381096,	-0.058181817273250738,	-0.058231732500665399,	-0.058281647582500727,	-0.058331562518631939,	
+-0.058381477308934684,	-0.058431391953283292,	-0.058481306451553423,	-0.058531220803620290,	-0.058581135009359540,	-0.058631049068645517,	-0.058680962981353869,	-0.058730876747359814,	
+-0.058780790366539007,	-0.058830703838765784,	-0.058880617163915801,	-0.058930530341864275,	-0.058980443372486868,	-0.059030356255657911,	-0.059080268991253057,	-0.059130181579147532,	
+-0.059180094019216999,	-0.059230006311335792,	-0.059279918455379561,	-0.059329830451223982,	-0.059379742298743383,	-0.059429653997813428,	-0.059479565548309334,	-0.059529476950106776,	
+-0.059579388203080078,	-0.059629299307104908,	-0.059679210262056491,	-0.059729121067810496,	-0.059779031724241254,	-0.059828942231224432,	-0.059878852588635248,	-0.059928762796349386,	
+-0.059978672854241168,	-0.060028582762186269,	-0.060078492520059909,	-0.060128402127737769,	-0.060178311585094173,	-0.060228220892004802,	-0.060278130048345320,	-0.060328039053990076,	
+-0.060377947908814726,	-0.060427856612694508,	-0.060477765165505099,	-0.060527673567120827,	-0.060577581817417368,	-0.060627489916269962,	-0.060677397863554271,	-0.060727305659144644,	
+-0.060777213302916751,	-0.060827120794745823,	-0.060877028134507544,	-0.060926935322076242,	-0.060976842357327608,	-0.061026749240136867,	-0.061076655970379694,	-0.061126562547930439,	
+-0.061176468972664780,	-0.061226375244458384,	-0.061276281363185615,	-0.061326187328722137,	-0.061376093140943194,	-0.061425998799724463,	-0.061475904304940286,	-0.061525809656466354,	
+-0.061575714854177899,	-0.061625619897950595,	-0.061675524787658802,	-0.061725429523178194,	-0.061775334104384010,	-0.061825238531151940,	-0.061875142803356327,	-0.061925046920872862,	
+-0.061974950883576775,	-0.062024854691343750,	-0.062074758344048152,	-0.062124661841565655,	-0.062174565183771950,	-0.062224468370541387,	-0.062274371401749649,	-0.062324274277271989,	
+-0.062374176996984082,	-0.062424079560760293,	-0.062473981968476297,	-0.062523884220007361,	-0.062573786315229141,	-0.062623688254016027,	-0.062673590036243676,	-0.062723491661787367,	
+-0.062773393130522756,	-0.062823294442324235,	-0.062873195597067472,	-0.062923096594627720,	-0.062972997434880662,	-0.063022898117700676,	-0.063072798642963432,	-0.063122699010544209,	
+-0.063172599220318676,	-0.063222499272161198,	-0.063272399165947471,	-0.063322298901553192,	-0.063372198478852726,	-0.063422097897721755,	-0.063471997158035545,	-0.063521896259669794,	
+-0.063571795202498851,	-0.063621693986398414,	-0.063671592611243749,	-0.063721491076910539,	-0.063771389383273161,	-0.063821287530207313,	-0.063871185517588247,	-0.063921083345291660,	
+-0.063970981013191916,	-0.064020878521164726,	-0.064070775869085342,	-0.064120673056829447,	-0.064170570084271447,	-0.064220466951287011,	-0.064270363657751850,	-0.064320260203540328,	
+-0.064370156588528168,	-0.064420052812590611,	-0.064469948875603367,	-0.064519844777440813,	-0.064569740517978647,	-0.064619636097092120,	-0.064669531514656958,	-0.064719426770547511,	
+-0.064769321864639504,	-0.064819216796808188,	-0.064869111566929274,	-0.064919006174877142,	-0.064968900620527500,	-0.065018794903755603,	-0.065068689024437160,	-0.065118582982446549,	
+-0.065168476777659481,	-0.065218370409951654,	-0.065268263879197472,	-0.065318157185272632,	-0.065368050328052388,	-0.065417943307412477,	-0.065467836123227249,	-0.065517728775372430,	
+-0.065567621263723300,	-0.065617513588155554,	-0.065667405748543586,	-0.065717297744763106,	-0.065767189576689367,	-0.065817081244198106,	-0.065866972747163702,	-0.065916864085461865,	
+-0.065966755258967863,	-0.066016646267557419,	-0.066066537111104925,	-0.066116427789486079,	-0.066166318302576160,	-0.066216208650250893,	-0.066266098832384657,	-0.066315988848853188,	
+-0.066365878699532171,	-0.066415768384296026,	-0.066465657903020461,	-0.066515547255580745,	-0.066565436441852602,	-0.066615325461710437,	-0.066665214315029947,	-0.066715103001686427,	
+-0.066764991521555586,	-0.066814879874511832,	-0.066864768060430874,	-0.066914656079187992,	-0.066964543930658912,	-0.067014431614718040,	-0.067064319131241085,	-0.067114206480103328,	
+-0.067164093661180507,	-0.067213980674347001,	-0.067263867519478535,	-0.067313754196450859,	-0.067363640705138353,	-0.067413527045416727,	-0.067463413217161303,	-0.067513299220247777,	
+-0.067563185054550570,	-0.067613070719945392,	-0.067662956216307552,	-0.067712841543512745,	-0.067762726701435405,	-0.067812611689951244,	-0.067862496508935555,	-0.067912381158264062,	
+-0.067962265637811173,	-0.068012149947452624,	-0.068062034087063711,	-0.068111918056520143,	-0.068161801855696341,	-0.068211685484468029,	-0.068261568942710946,	-0.068311452230299496,	
+-0.068361335347109420,	-0.068411218293016010,	-0.068461101067894992,	-0.068510983671620784,	-0.068560866104069113,	-0.068610748365115271,	-0.068660630454635010,	-0.068710512372502724,	
+-0.068760394118594165,	-0.068810275692784612,	-0.068860157094949817,	-0.068910038324964187,	-0.068959919382703461,	-0.069009800268042931,	-0.069059680980858351,	-0.069109561521024127,	
+-0.069159441888415996,	-0.069209322082909697,	-0.069259202104379650,	-0.069309081952701607,	-0.069358961627750862,	-0.069408841129403140,	-0.069458720457532888,	-0.069508599612015817,	
+-0.069558478592727263,	-0.069608357399542950,	-0.069658236032337298,	-0.069708114490986059,	-0.069757992775364541,	-0.069807870885348469,	-0.069857748820812290,	-0.069907626581631729,	
+-0.069957504167682108,	-0.070007381578839165,	-0.070057258814977333,	-0.070107135875972351,	-0.070157012761699528,	-0.070206889472034614,	-0.070256766006852031,	-0.070306642366027544,	
+-0.070356518549436878,	-0.070406394556954480,	-0.070456270388456102,	-0.070506146043817039,	-0.070556021522913057,	-0.070605896825618589,	-0.070655771951809360,	-0.070705646901360719,	
+-0.070755521674148392,	-0.070805396270046825,	-0.070855270688931757,	-0.070905144930678524,	-0.070955018995162863,	-0.071004892882259210,	-0.071054766591843330,	-0.071104640123790544,	
+-0.071154513477976578,	-0.071204386654275906,	-0.071254259652564253,	-0.071304132472717399,	-0.071354005114609778,	-0.071403877578117142,	-0.071453749863114799,	-0.071503621969478542,	
+-0.071553493897082779,	-0.071603365645803274,	-0.071653237215515364,	-0.071703108606094801,	-0.071752979817416018,	-0.071802850849354796,	-0.071852721701786443,	-0.071902592374586724,	
+-0.071952462867630088,	-0.072002333180792299,	-0.072052203313948668,	-0.072102073266974973,	-0.072151943039745647,	-0.072201812632136472,	-0.072251682044023213,	-0.072301551275280290,	
+-0.072351420325783497,	-0.072401289195408156,	-0.072451157884030032,	-0.072501026391523574,	-0.072550894717764547,	-0.072600762862628287,	-0.072650630825990561,	-0.072700498607725816,	
+-0.072750366207709818,	-0.072800233625817903,	-0.072850100861925851,	-0.072899967915908109,	-0.072949834787640444,	-0.072999701476998191,	-0.073049567983857130,	-0.073099434308091710,	
+-0.073149300449577695,	-0.073199166408190436,	-0.073249032183805698,	-0.073298897776297930,	-0.073348763185542940,	-0.073398628411416464,	-0.073448493453792979,	-0.073498358312548265,	
+-0.073548222987557657,	-0.073598087478696936,	-0.073647951785840535,	-0.073697815908864275,	-0.073747679847643466,	-0.073797543602053900,	-0.073847407171970039,	-0.073897270557267650,	
+-0.073947133757822095,	-0.073996996773509141,	-0.074046859604203263,	-0.074096722249780228,	-0.074146584710115385,	-0.074196446985084527,	-0.074246309074562103,	-0.074296170978423906,	
+-0.074346032696545730,	-0.074395894228802037,	-0.074445755575068592,	-0.074495616735220774,	-0.074545477709134347,	-0.074595338496683788,	-0.074645199097744877,	-0.074695059512192963,	
+-0.074744919739903853,	-0.074794779780751997,	-0.074844639634613200,	-0.074894499301362799,	-0.074944358780876588,	-0.074994218073029043,	-0.075044077177695956,	-0.075093936094752664,	
+-0.075143794824074975,	-0.075193653365537363,	-0.075243511719015624,	-0.075293369884385536,	-0.075343227861521589,	-0.075393085650299577,	-0.075442943250594835,	-0.075492800662283185,	
+-0.075542657885239090,	-0.075592514919338355,	-0.075642371764456331,	-0.075692228420468813,	-0.075742084887250288,	-0.075791941164676552,	-0.075841797252622967,	-0.075891653150965327,	
+-0.075941508859578108,	-0.075991364378337117,	-0.076041219707117719,	-0.076091074845795706,	-0.076140929794245582,	-0.076190784552343113,	-0.076240639119963691,	-0.076290493496983122,	
+-0.076340347683275869,	-0.076390201678717740,	-0.076440055483184555,	-0.076489909096550790,	-0.076539762518692253,	-0.076589615749484308,	-0.076639468788802775,	-0.076689321636522118,	
+-0.076739174292518156,	-0.076789026756666254,	-0.076838879028842233,	-0.076888731108920583,	-0.076938582996777097,	-0.076988434692287153,	-0.077038286195326558,	-0.077088137505769816,	
+-0.077137988623492720,	-0.077187839548370663,	-0.077237690280279436,	-0.077287540819093559,	-0.077337391164688810,	-0.077387241316941038,	-0.077437091275724720,	-0.077486941040915677,	
+-0.077536790612389273,	-0.077586639990021342,	-0.077636489173686360,	-0.077686338163260163,	-0.077736186958618114,	-0.077786035559636049,	-0.077835883966188443,	-0.077885732178151132,	
+-0.077935580195399493,	-0.077985428017809347,	-0.078035275645255184,	-0.078085123077612825,	-0.078134970314757676,	-0.078184817356565531,	-0.078234664202910906,	-0.078284510853669609,	
+-0.078334357308717489,	-0.078384203567929037,	-0.078434049631180058,	-0.078483895498345974,	-0.078533741169302590,	-0.078583586643924397,	-0.078633431922087257,	-0.078683277003666521,	
+-0.078733121888538038,	-0.078782966576576310,	-0.078832811067657174,	-0.078882655361656007,	-0.078932499458448629,	-0.078982343357909574,	-0.079032187059914660,	-0.079082030564339281,	
+-0.079131873871059258,	-0.079181716979949121,	-0.079231559890884679,	-0.079281402603741780,	-0.079331245118394941,	-0.079381087434719985,	-0.079430929552592316,	-0.079480771471887757,	
+-0.079530613192480823,	-0.079580454714247365,	-0.079630296037062773,	-0.079680137160802883,	-0.079729978085342199,	-0.079779818810556569,	-0.079829659336321399,	-0.079879499662512524,	
+-0.079929339789004461,	-0.079979179715673032,	-0.080029019442393670,	-0.080078858969042196,	-0.080128698295493128,	-0.080178537421622315,	-0.080228376347305161,	-0.080278215072417516,	
+-0.080328053596833884,	-0.080377891920430114,	-0.080427730043082069,	-0.080477567964664251,	-0.080527405685052511,	-0.080577243204122254,	-0.080627080521749328,	-0.080676917637808265,	
+-0.080726754552174915,	-0.080776591264724668,	-0.080826427775333387,	-0.080876264083875590,	-0.080926100190227140,	-0.080975936094263443,	-0.081025771795860346,	-0.081075607294892368,	
+-0.081125442591235386,	-0.081175277684764791,	-0.081225112575356431,	-0.081274947262884867,	-0.081324781747225919,	-0.081374616028255478,	-0.081424450105848034,	-0.081474283979879478,	
+-0.081524117650225214,	-0.081573951116761093,	-0.081623784379361644,	-0.081673617437902746,	-0.081723450292259803,	-0.081773282942308678,	-0.081823115387923889,	-0.081872947628981327,	
+-0.081922779665356396,	-0.081972611496924946,	-0.082022443123561536,	-0.082072274545142015,	-0.082122105761541803,	-0.082171936772636775,	-0.082221767578301463,	-0.082271598178411731,	
+-0.082321428572843441,	-0.082371258761471139,	-0.082421088744170687,	-0.082470918520817518,	-0.082520748091287496,	-0.082570577455455166,	-0.082620406613196390,	-0.082670235564386588,	
+-0.082720064308901650,	-0.082769892846616108,	-0.082819721177405825,	-0.082869549301146248,	-0.082919377217713239,	-0.082969204926981344,	-0.083019032428826439,	-0.083068859723123945,	
+-0.083118686809749751,	-0.083168513688578388,	-0.083218340359485748,	-0.083268166822347264,	-0.083317993077038799,	-0.083367819123434911,	-0.083417644961411463,	-0.083467470590844361,	
+-0.083517296011608136,	-0.083567121223578664,	-0.083616946226631392,	-0.083666771020642211,	-0.083716595605485639,	-0.083766419981037593,	-0.083816244147173494,	-0.083866068103769217,	
+-0.083915891850699337,	-0.083965715387839729,	-0.084015538715065827,	-0.084065361832253521,	-0.084115184739277371,	-0.084165007436013253,	-0.084214829922336629,	-0.084264652198123360,	
+-0.084314474263248021,	-0.084364296117586501,	-0.084414117761014679,	-0.084463939193407125,	-0.084513760414639719,	-0.084563581424587905,	-0.084613402223127590,	-0.084663222810133332,	
+-0.084713043185481007,	-0.084762863349046078,	-0.084812683300704433,	-0.084862503040330634,	-0.084912322567800583,	-0.084962141882989714,	-0.085011960985773946,	-0.085061779876027824,	
+-0.085111598553627252,	-0.085161417018447691,	-0.085211235270365032,	-0.085261053309253834,	-0.085310871134990002,	-0.085360688747449440,	-0.085410506146506721,	-0.085460323332037721,	
+-0.085510140303917931,	-0.085559957062023212,	-0.085609773606228165,	-0.085659589936408695,	-0.085709406052440235,	-0.085759221954198717,	-0.085809037641558686,	-0.085858853114396075,	
+-0.085908668372586330,	-0.085958483416005343,	-0.086008298244527714,	-0.086058112858029348,	-0.086107927256385691,	-0.086157741439472649,	-0.086207555407164821,	-0.086257369159338113,	
+-0.086307182695868415,	-0.086356996016630314,	-0.086406809121499728,	-0.086456622010352119,	-0.086506434683063405,	-0.086556247139508144,	-0.086606059379562284,	-0.086655871403101256,	
+-0.086705683210001008,	-0.086755494800136099,	-0.086805306173382460,	-0.086855117329615553,	-0.086904928268711296,	-0.086954738990544289,	-0.087004549494990410,	-0.087054359781925175,	
+-0.087104169851224475,	-0.087153979702762910,	-0.087203789336416399,	-0.087253598752060416,	-0.087303407949570866,	-0.087353216928822364,	-0.087403025689690814,	-0.087452834232052148,	
+-0.087502642555780955,	-0.087552450660753151,	-0.087602258546844225,	-0.087652066213930097,	-0.087701873661885352,	-0.087751680890585923,	-0.087801487899907299,	-0.087851294689725398,	
+-0.087901101259914807,	-0.087950907610351473,	-0.088000713740910869,	-0.088050519651468928,	-0.088100325341900237,	-0.088150130812080729,	-0.088199936061885906,	-0.088249741091191672,	
+-0.088299545899872656,	-0.088349350487804762,	-0.088399154854863951,	-0.088448959000924796,	-0.088498762925863242,	-0.088548566629554792,	-0.088598370111875366,	-0.088648173372699562,	
+-0.088697976411903343,	-0.088747779229362167,	-0.088797581824951996,	-0.088847384198547416,	-0.088897186350024388,	-0.088946988279258385,	-0.088996789986125355,	-0.089046591470499911,	
+-0.089096392732257987,	-0.089146193771275084,	-0.089195994587427135,	-0.089245795180588755,	-0.089295595550635889,	-0.089345395697444485,	-0.089395195620889142,	-0.089444995320845808,	
+-0.089494794797189997,	-0.089544594049797629,	-0.089594393078543333,	-0.089644191883303068,	-0.089693990463952308,	-0.089743788820367015,	-0.089793586952421817,	-0.089843384859992645,	
+-0.089893182542955016,	-0.089942980001184877,	-0.089992777234556828,	-0.090042574242946857,	-0.090092371026230439,	-0.090142167584283533,	-0.090191963916980769,	-0.090241760024198106,	
+-0.090291555905811033,	-0.090341351561695510,	-0.090391146991726165,	-0.090440942195778959,	-0.090490737173729838,	-0.090540531925453430,	-0.090590326450825695,	-0.090640120749722136,	
+-0.090689914822018727,	-0.090739708667590083,	-0.090789502286312176,	-0.090839295678060511,	-0.090889088842711033,	-0.090938881780138411,	-0.090988674490218580,	-0.091038466972827053,	
+-0.091088259227839807,	-0.091138051255131469,	-0.091187843054578013,	-0.091237634626054942,	-0.091287425969438216,	-0.091337217084602504,	-0.091387007971423725,	-0.091436798629777882,	
+-0.091486589059539603,	-0.091536379260584846,	-0.091586169232789144,	-0.091635958976028470,	-0.091685748490177438,	-0.091735537775112050,	-0.091785326830707809,	-0.091835115656840702,	
+-0.091884904253385344,	-0.091934692620217751,	-0.091984480757213410,	-0.092034268664248312,	-0.092084056341197096,	-0.092133843787935751,	-0.092183631004339794,	-0.092233417990285199,	
+-0.092283204745646608,	-0.092332991270300008,	-0.092382777564121388,	-0.092432563626985362,	-0.092482349458767946,	-0.092532135059344642,	-0.092581920428591452,	-0.092631705566383005,	
+-0.092681490472595301,	-0.092731275147103873,	-0.092781059589784706,	-0.092830843800512444,	-0.092880627779163061,	-0.092930411525612128,	-0.092980195039735591,	-0.093029978321408135,	
+-0.093079761370505720,	-0.093129544186903918,	-0.093179326770478688,	-0.093229109121104700,	-0.093278891238657943,	-0.093328673123014391,	-0.093378454774048728,	-0.093428236191636926,	
+-0.093478017375654518,	-0.093527798325977518,	-0.093577579042480583,	-0.093627359525039699,	-0.093677139773530427,	-0.093726919787828725,	-0.093776699567809305,	-0.093826479113348113,	
+-0.093876258424320735,	-0.093926037500603160,	-0.093975816342070043,	-0.094025594948597385,	-0.094075373320060732,	-0.094125151456336098,	-0.094174929357298140,	-0.094224707022822859,	
+-0.094274484452785814,	-0.094324261647062993,	-0.094374038605529079,	-0.094423815328060073,	-0.094473591814531965,	-0.094523368064819438,	-0.094573144078798480,	-0.094622919856344676,	
+-0.094672695397334014,	-0.094722470701641165,	-0.094772245769142144,	-0.094822020599712509,	-0.094871795193228262,	-0.094921569549564086,	-0.094971343668595984,	-0.095021117550199527,	
+-0.095070891194250703,	-0.095120664600624225,	-0.095170437769196078,	-0.095220210699841851,	-0.095269983392437529,	-0.095319755846857798,	-0.095369528062978687,	-0.095419300040676197,	
+-0.095469071779825013,	-0.095518843280301149,	-0.095568614541980179,	-0.095618385564738118,	-0.095668156348449648,	-0.095717926892990787,	-0.095767697198237120,	-0.095817467264064635,	
+-0.095867237090348043,	-0.095917006676963359,	-0.095966776023786171,	-0.096016545130692466,	-0.096066313997556968,	-0.096116082624255680,	-0.096165851010664188,	-0.096215619156658508,	
+-0.096265387062113336,	-0.096315154726904703,	-0.096364922150908625,	-0.096414689333999798,	-0.096464456276054253,	-0.096514222976947561,	-0.096563989436555753,	-0.096613755654753525,	
+-0.096663521631416921,	-0.096713287366421499,	-0.096763052859643303,	-0.096812818110957044,	-0.096862583120238738,	-0.096912347887363956,	-0.096962112412208770,	-0.097011876694647850,	
+-0.097061640734557239,	-0.097111404531812523,	-0.097161168086289745,	-0.097210931397863590,	-0.097260694466410128,	-0.097310457291804917,	-0.097360219873924000,	-0.097409982212642104,	
+-0.097459744307835244,	-0.097509506159379464,	-0.097559267767149488,	-0.097609029131021333,	-0.097658790250870597,	-0.097708551126573340,	-0.097758311758004271,	-0.097808072145039407,	
+-0.097857832287554375,	-0.097907592185425191,	-0.097957351838526593,	-0.098007111246734613,	-0.098056870409924848,	-0.098106629327973358,	-0.098156388000754852,	-0.098206146428145374,	
+-0.098255904610020539,	-0.098305662546256375,	-0.098355420236727623,	-0.098405177681310310,	-0.098454934879880496,	-0.098504691832312904,	-0.098554448538483580,	-0.098604204998268136,	
+-0.098653961211542615,	-0.098703717178181757,	-0.098753472898061606,	-0.098803228371057775,	-0.098852983597046321,	-0.098902738575901955,	-0.098952493307500750,	-0.099002247791718304,	
+-0.099052002028430675,	-0.099101756017512616,	-0.099151509758840156,	-0.099201263252288924,	-0.099251016497734976,	-0.099300769495053037,	-0.099350522244119194,	-0.099400274744809475,	
+-0.099450026996998619,	-0.099499779000562713,	-0.099549530755377341,	-0.099599282261318603,	-0.099649033518261210,	-0.099698784526081233,	-0.099748535284654286,	-0.099798285793856453,	
+-0.099848036053562461,	-0.099897786063648381,	-0.099947535823989839,	-0.099997285334462893,	-0.100047034594942280,	-0.100096783605304110,	-0.100146532365423950,	-0.100196280875177910,	
+-0.100246029134440740,	-0.100295777143088490,	-0.100345524900997240,	-0.100395272408041730,	-0.100445019664098050,	-0.100494766669041810,	-0.100544513422749100,	-0.100594259925094660,	
+-0.100644006175954580,	-0.100693752175204470,	-0.100743497922720430,	-0.100793243418377210,	-0.100842988662050880,	-0.100892733653617060,	-0.100942478392951870,	-0.100992222879930040,	
+-0.101041967114427640,	-0.101091711096320330,	-0.101141454825484170,	-0.101191198301793950,	-0.101240941525125740,	-0.101290684495355150,	-0.101340427212358310,	-0.101390169676009960,	
+-0.101439911886186170,	-0.101489653842763050,	-0.101539395545615360,	-0.101589136994619190,	-0.101638878189650160,	-0.101688619130584380,	-0.101738359817296620,	-0.101788100249662950,	
+-0.101837840427559030,	-0.101887580350860960,	-0.101937320019443490,	-0.101987059433182720,	-0.102036798591954290,	-0.102086537495634320,	-0.102136276144097570,	-0.102186014537220120,	
+-0.102235752674877630,	-0.102285490556946200,	-0.102335228183300610,	-0.102384965553816950,	-0.102434702668371320,	-0.102484439526838490,	-0.102534176129094550,	-0.102583912475015180,	
+-0.102633648564476460,	-0.102683384397353190,	-0.102733119973521460,	-0.102782855292856910,	-0.102832590355235690,	-0.102882325160532530,	-0.102932059708623570,	-0.102981793999384450,	
+-0.103031528032691310,	-0.103081261808418880,	-0.103130995326443320,	-0.103180728586640250,	-0.103230461588885810,	-0.103280194333054780,	-0.103329926819023250,	-0.103379659046667360,	
+-0.103429391015861880,	-0.103479122726482910,	-0.103528854178406140,	-0.103578585371507690,	-0.103628316305662310,	-0.103678046980746160,	-0.103727777396634880,	-0.103777507553204600,	
+-0.103827237450330110,	-0.103876967087887530,	-0.103926696465752530,	-0.103976425583801230,	-0.104026154441908420,	-0.104075883039950230,	-0.104125611377802340,	-0.104175339455340850,	
+-0.104225067272440570,	-0.104274794828977630,	-0.104324522124827690,	-0.104374249159866900,	-0.104423975933970040,	-0.104473702447013250,	-0.104523428698872630,	-0.104573154689423010,	
+-0.104622880418540500,	-0.104672605886100780,	-0.104722331091979990,	-0.104772056036052940,	-0.104821780718195740,	-0.104871505138284100,	-0.104921229296194130,	-0.104970953191800640,	
+-0.105020676824979770,	-0.105070400195607220,	-0.105120123303559090,	-0.105169846148710220,	-0.105219568730936740,	-0.105269291050114340,	-0.105319013106119140,	-0.105368734898825980,	
+-0.105418456428110980,	-0.105468177693850280,	-0.105517898695918700,	-0.105567619434192360,	-0.105617339908546980,	-0.105667060118858680,	-0.105716780065002310,	-0.105766499746853970,	
+-0.105816219164289390,	-0.105865938317184700,	-0.105915657205414720,	-0.105965375828855610,	-0.106015094187383040,	-0.106064812280873190,	-0.106114530109200870,	-0.106164247672242220,	
+-0.106213964969872950,	-0.106263682001969210,	-0.106313398768405830,	-0.106363115269058950,	-0.106412831503804720,	-0.106462547472517960,	-0.106512263175074850,	-0.106561978611351070,	
+-0.106611693781222790,	-0.106661408684564830,	-0.106711123321253350,	-0.106760837691164070,	-0.106810551794173130,	-0.106860265630155370,	-0.106909979198986940,	-0.106959692500543570,	
+-0.107009405534701410,	-0.107059118301335300,	-0.107108830800321380,	-0.107158543031535390,	-0.107208254994853480,	-0.107257966690150500,	-0.107307678117302600,	-0.107357389276185950,	
+-0.107407100166675370,	-0.107456810788647050,	-0.107506521141976700,	-0.107556231226540500,	-0.107605941042213270,	-0.107655650588871180,	-0.107705359866389970,	-0.107755068874645810,	
+-0.107804777613513540,	-0.107854486082869310,	-0.107904194282588880,	-0.107953902212548390,	-0.108003609872622710,	-0.108053317262688010,	-0.108103024382620010,	-0.108152731232294890,	
+-0.108202437811587520,	-0.108252144120374020,	-0.108301850158530190,	-0.108351555925932170,	-0.108401261422454810,	-0.108450966647974300,	-0.108500671602366820,	-0.108550376285507220,	
+-0.108600080697271670,	-0.108649784837535910,	-0.108699488706176160,	-0.108749192303067220,	-0.108798895628085310,	-0.108848598681106160,	-0.108898301462005950,	-0.108948003970659550,	
+-0.108997706206943140,	-0.109047408170732470,	-0.109097109861903710,	-0.109146811280331740,	-0.109196512425892750,	-0.109246213298462470,	-0.109295913897917100,	-0.109345614224131500,	
+-0.109395314276981860,	-0.109445014056344380,	-0.109494713562093930,	-0.109544412794106690,	-0.109594111752258420,	-0.109643810436425320,	-0.109693508846482240,	-0.109743206982305390,	
+-0.109792904843770520,	-0.109842602430753850,	-0.109892299743130210,	-0.109941996780775830,	-0.109991693543566460,	-0.110041390031378290,	-0.110091086244086200,	-0.110140782181566410,	
+-0.110190477843694650,	-0.110240173230347140,	-0.110289868341398770,	-0.110339563176725720,	-0.110389257736204200,	-0.110438952019709090,	-0.110488646027116610,	-0.110538339758302500,	
+-0.110588033213143010,	-0.110637726391512970,	-0.110687419293288620,	-0.110737111918345720,	-0.110786804266560480,	-0.110836496337807800,	-0.110886188131963880,	-0.110935879648904490,	
+-0.110985570888505830,	-0.111035261850642800,	-0.111084952535191630,	-0.111134642942028070,	-0.111184333071028350,	-0.111234022922067340,	-0.111283712495021280,	-0.111333401789765950,	
+-0.111383090806177550,	-0.111432779544130970,	-0.111482468003502460,	-0.111532156184168220,	-0.111581844086003130,	-0.111631531708883440,	-0.111681219052684920,	-0.111730906117283810,	
+-0.111780592902554970,	-0.111830279408374660,	-0.111879965634618650,	-0.111929651581163160,	-0.111979337247883120,	-0.112029022634654720,	-0.112078707741353770,	-0.112128392567856490,	
+-0.112178077114037780,	-0.112227761379773890,	-0.112277445364940580,	-0.112327129069414110,	-0.112376812493069370,	-0.112426495635782610,	-0.112476178497430040,	-0.112525861077886590,	
+-0.112575543377028490,	-0.112625225394731520,	-0.112674907130871940,	-0.112724588585324640,	-0.112774269757965880,	-0.112823950648671440,	-0.112873631257317560,	-0.112923311583779160,	
+-0.112972991627932490,	-0.113022671389653340,	-0.113072350868817950,	-0.113122030065301240,	-0.113171708978979460,	-0.113221387609728400,	-0.113271065957424310,	-0.113320744021942130,	
+-0.113370421803158080,	-0.113420099300948420,	-0.113469776515188070,	-0.113519453445753270,	-0.113569130092519840,	-0.113618806455364030,	-0.113668482534160760,	-0.113718158328786290,	
+-0.113767833839116410,	-0.113817509065027400,	-0.113867184006394170,	-0.113916858663092990,	-0.113966533034999650,	-0.114016207121990430,	-0.114065880923940240,	-0.114115554440725350,	
+-0.114165227672221580,	-0.114214900618305180,	-0.114264573278851090,	-0.114314245653735560,	-0.114363917742834860,	-0.114413589546023930,	-0.114463261063179010,	-0.114512932294175960,	
+-0.114562603238891000,	-0.114612273897199110,	-0.114661944268976520,	-0.114711614354099070,	-0.114761284152443040,	-0.114810953663883340,	-0.114860622888296270,	-0.114910291825557630,	
+-0.114959960475543720,	-0.115009628838129460,	-0.115059296913191130,	-0.115108964700604540,	-0.115158632200246000,	-0.115208299411990430,	-0.115257966335714100,	-0.115307632971292870,	
+-0.115357299318603000,	-0.115406965377519430,	-0.115456631147918460,	-0.115506296629676330,	-0.115555961822668040,	-0.115605626726769840,	-0.115655291341857580,	-0.115704955667807520,	
+-0.115754619704494630,	-0.115804283451795190,	-0.115853946909585050,	-0.115903610077740480,	-0.115953272956136440,	-0.116002935544649230,	-0.116052597843154660,	-0.116102259851529050,	
+-0.116151921569647360,	-0.116201582997385850,	-0.116251244134620390,	-0.116300904981227260,	-0.116350565537081420,	-0.116400225802059180,	-0.116449885776036810,	-0.116499545458889270,	
+-0.116549204850492890,	-0.116598863950723480,	-0.116648522759457360,	-0.116698181276569490,	-0.116747839501936170,	-0.116797497435433250,	-0.116847155076937020,	-0.116896812426322470,	
+-0.116946469483465880,	-0.116996126248243130,	-0.117045782720530480,	-0.117095438900202960,	-0.117145094787136830,	-0.117194750381207970,	-0.117244405682292660,	-0.117294060690265920,	
+-0.117343715405004000,	-0.117393369826383250,	-0.117443023954278640,	-0.117492677788566450,	-0.117542331329122590,	-0.117591984575823330,	-0.117641637528543660,	-0.117691290187159900,	
+-0.117740942551547920,	-0.117790594621584030,	-0.117840246397143200,	-0.117889897878101770,	-0.117939549064335570,	-0.117989199955720960,	-0.118038850552132900,	-0.118088500853447710,	
+-0.118138150859541280,	-0.118187800570289910,	-0.118237449985568590,	-0.118287099105253660,	-0.118336747929220970,	-0.118386396457346850,	-0.118436044689506300,	-0.118485692625575650,	
+-0.118535340265431190,	-0.118584987608947950,	-0.118634634656002240,	-0.118684281406469940,	-0.118733927860227390,	-0.118783574017149560,	-0.118833219877112820,	-0.118882865439993000,	
+-0.118932510705666470,	-0.118982155674008230,	-0.119031800344894590,	-0.119081444718201470,	-0.119131088793805160,	-0.119180732571580680,	-0.119230376051404390,	-0.119280019233152150,	
+-0.119329662116700310,	-0.119379304701923860,	-0.119428946988699160,	-0.119478588976902530,	-0.119528230666408980,	-0.119577872057094860,	-0.119627513148836060,	-0.119677153941508910,	
+-0.119726794434988450,	-0.119776434629150980,	-0.119826074523872450,	-0.119875714119029160,	-0.119925353414496140,	-0.119974992410149750,	-0.120024631105865860,	-0.120074269501520850,	
+-0.120123907596989720,	-0.120173545392148830,	-0.120223182886874070,	-0.120272820081041790,	-0.120322456974527020,	-0.120372093567206110,	-0.120421729858955410,	-0.120471365849649930,	
+-0.120521001539166050,	-0.120570636927379670,	-0.120620272014167130,	-0.120669906799403470,	-0.120719541282965040,	-0.120769175464727760,	-0.120818809344567980,	-0.120868442922360740,	
+-0.120918076197982390,	-0.120967709171308850,	-0.121017341842216480,	-0.121066974210580310,	-0.121116606276276710,	-0.121166238039181580,	-0.121215869499171320,	-0.121265500656120930,	
+-0.121315131509906790,	-0.121364762060405270,	-0.121414392307491390,	-0.121464022251041540,	-0.121513651890931630,	-0.121563281227038040,	-0.121612910259235790,	-0.121662538987401270,	
+-0.121712167411410420,	-0.121761795531139570,	-0.121811423346463800,	-0.121861050857259470,	-0.121910678063402510,	-0.121960304964769300,	-0.122009931561234890,	-0.122059557852675640,	
+-0.122109183838967500,	-0.122158809519986850,	-0.122208434895608730,	-0.122258059965709510,	-0.122307684730165160,	-0.122357309188852030,	-0.122406933341645190,	-0.122456557188421020,	
+-0.122506180729055890,	-0.122555803963424870,	-0.122605426891404340,	-0.122655049512870230,	-0.122704671827698950,	-0.122754293835765550,	-0.122803915536946420,	-0.122853536931117500,	
+-0.122903158018155170,	-0.122952778797934510,	-0.123002399270331910,	-0.123052019435223300,	-0.123101639292485080,	-0.123151258841992340,	-0.123200878083621430,	-0.123250497017248330,	
+-0.123300115642749440,	-0.123349733959999800,	-0.123399351968875850,	-0.123448969669253950,	-0.123498587061009180,	-0.123548204144017950,	-0.123597820918156200,	-0.123647437383300350,	
+-0.123697053539325460,	-0.123746669386107940,	-0.123796284923523740,	-0.123845900151449280,	-0.123895515069759610,	-0.123945129678331170,	-0.123994743977039900,	-0.124044357965762210,	
+-0.124093971644373190,	-0.124143585012749230,	-0.124193198070766310,	-0.124242810818300840,	-0.124292423255227910,	-0.124342035381423910,	-0.124391647196765260,	-0.124441258701127060,	
+-0.124490869894385710,	-0.124540480776417190,	-0.124590091347097890,	-0.124639701606302940,	-0.124689311553908740,	-0.124738921189791240,	-0.124788530513826890,	-0.124838139525890780,	
+-0.124887748225859310,	-0.124937356613608480,	-0.124986964689014700,	-0.125036572451953040,	-0.125086179902299980,	-0.125135787039931470,	-0.125185393864723910,	-0.125235000376552440,	
+-0.125284606575293470,	-0.125334212460822990,	-0.125383818033017400,	-0.125433423291751830,	-0.125483028236902720,	-0.125532632868346460,	-0.125582237185958180,	-0.125631841189614320,	
+-0.125681444879190830,	-0.125731048254564190,	-0.125780651315609500,	-0.125830254062203160,	-0.125879856494221200,	-0.125929458611540030,	-0.125979060414034780,	-0.126028661901581850,	
+-0.126078263074057310,	-0.126127863931337510,	-0.126177464473297640,	-0.126227064699814100,	-0.126276664610762900,	-0.126326264206020470,	-0.126375863485461950,	-0.126425462448963770,	
+-0.126475061096402390,	-0.126524659427652900,	-0.126574257442591740,	-0.126623855141094980,	-0.126673452523038990,	-0.126723049588298940,	-0.126772646336751250,	-0.126822242768271980,	
+-0.126871838882737510,	-0.126921434680023010,	-0.126971030160004940,	-0.127020625322559280,	-0.127070220167562500,	-0.127119814694889730,	-0.127169408904417410,	-0.127219002796021580,	
+-0.127268596369578680,	-0.127318189624963860,	-0.127367782562053560,	-0.127417375180724240,	-0.127466967480851040,	-0.127516559462310440,	-0.127566151124978430,	-0.127615742468731470,	
+-0.127665333493444720,	-0.127714924198994630,	-0.127764514585257260,	-0.127814104652109020,	-0.127863694399425080,	-0.127913283827081890,	-0.127962872934955510,	-0.128012461722922380,	
+-0.128062050190857670,	-0.128111638338637810,	-0.128161226166138870,	-0.128210813673237310,	-0.128260400859808280,	-0.128309987725728240,	-0.128359574270873660,	-0.128409160495119720,	
+-0.128458746398342870,	-0.128508331980419140,	-0.128557917241225030,	-0.128607502180635690,	-0.128657086798527610,	-0.128706671094776790,	-0.128756255069259750,	-0.128805838721851610,	
+-0.128855422052428890,	-0.128905005060867610,	-0.128954587747044270,	-0.129004170110834010,	-0.129053752152113320,	-0.129103333870758260,	-0.129152915266645300,	-0.129202496339649610,	
+-0.129252077089647670,	-0.129301657516515570,	-0.129351237620129730,	-0.129400817400365380,	-0.129450396857098970,	-0.129499975990207020,	-0.129549554799564680,	-0.129599133285048460,	
+-0.129648711446534420,	-0.129698289283899010,	-0.129747866797017470,	-0.129797443985766230,	-0.129847020850021390,	-0.129896597389659450,	-0.129946173604555570,	-0.129995749494586250,	
+-0.130045325059627570,	-0.130094900299556030,	-0.130144475214246770,	-0.130194049803576320,	-0.130243624067420770,	-0.130293198005656590,	-0.130342771618158960,	-0.130392344904804420,	
+-0.130441917865469460,	-0.130491490500029260,	-0.130541062808360340,	-0.130590634790338750,	-0.130640206445841010,	-0.130689777774742330,	-0.130739348776919200,	-0.130788919452247690,	
+-0.130838489800604340,	-0.130888059821864300,	-0.130937629515904120,	-0.130987198882599850,	-0.131036767921828060,	-0.131086336633463890,	-0.131135905017383870,	-0.131185473073464120,	
+-0.131235040801581100,	-0.131284608201610030,	-0.131334175273427470,	-0.131383742016909890,	-0.131433308431932520,	-0.131482874518371870,	-0.131532440276104060,	-0.131582005705005560,	
+-0.131631570804951610,	-0.131681135575818760,	-0.131730700017483050,	-0.131780264129821020,	-0.131829827912707890,	-0.131879391366020230,	-0.131928954489634040,	-0.131978517283425940,	
+-0.132028079747271100,	-0.132077641881046040,	-0.132127203684626880,	-0.132176765157890170,	-0.132226326300711100,	-0.132275887112966230,	-0.132325447594531600,	-0.132375007745283820,	
+-0.132424567565098100,	-0.132474127053850920,	-0.132523686211418880,	-0.132573245037677200,	-0.132622803532502390,	-0.132672361695770570,	-0.132721919527358290,	-0.132771477027140760,	
+-0.132821034194994550,	-0.132870591030795760,	-0.132920147534420910,	-0.132969703705745290,	-0.133019259544645390,	-0.133068815050997320,	-0.133118370224677680,	-0.133167925065561660,	
+-0.133217479573525840,	-0.133267033748446310,	-0.133316587590199650,	-0.133366141098661070,	-0.133415694273707140,	-0.133465247115214400,	-0.133514799623058120,	-0.133564351797114840,	
+-0.133613903637260670,	-0.133663455143372190,	-0.133713006315324620,	-0.133762557152994540,	-0.133812107656258090,	-0.133861657824991790,	-0.133911207659070910,	-0.133960757158372000,	
+-0.134010306322771190,	-0.134059855152145080,	-0.134109403646368890,	-0.134158951805319170,	-0.134208499628872100,	-0.134258047116904200,	-0.134307594269290760,	-0.134357141085908320,	
+-0.134406687566633460,	-0.134456233711341440,	-0.134505779519908860,	-0.134555324992211820,	-0.134604870128126890,	-0.134654414927529360,	-0.134703959390295810,	-0.134753503516302330,	
+-0.134803047305425560,	-0.134852590757540690,	-0.134902133872524390,	-0.134951676650252730,	-0.135001219090602310,	-0.135050761193448420,	-0.135100302958667620,	-0.135149844386136090,	
+-0.135199385475730350,	-0.135248926227325730,	-0.135298466640798780,	-0.135348006716025680,	-0.135397546452882990,	-0.135447085851245990,	-0.135496624910991260,	-0.135546163631995450,	
+-0.135595702014133760,	-0.135645240057282850,	-0.135694777761318800,	-0.135744315126118260,	-0.135793852151556480,	-0.135843388837510100,	-0.135892925183855230,	-0.135942461190468490,	
+-0.135991996857225160,	-0.136041532184001830,	-0.136091067170674680,	-0.136140601817120290,	-0.136190136123213960,	-0.136239670088832280,	-0.136289203713851450,	-0.136338736998148020,	
+-0.136388269941597330,	-0.136437802544075950,	-0.136487334805460520,	-0.136536866725626320,	-0.136586398304449940,	-0.136635929541807560,	-0.136685460437575790,	-0.136734990991629950,	
+-0.136784521203846600,	-0.136834051074101990,	-0.136883580602272650,	-0.136933109788233950,	-0.136982638631862470,	-0.137032167133034370,	-0.137081695291626310,	-0.137131223107513580,	
+-0.137180750580572770,	-0.137230277710680110,	-0.137279804497712180,	-0.137329330941544310,	-0.137378857042053100,	-0.137428382799115210,	-0.137477908212605890,	-0.137527433282401830,	
+-0.137576958008379160,	-0.137626482390414560,	-0.137676006428383290,	-0.137725530122162020,	-0.137775053471626910,	-0.137824576476654640,	-0.137874099137120450,	-0.137923621452901020,	
+-0.137973143423872540,	-0.138022665049911650,	-0.138072186330893660,	-0.138121707266695200,	-0.138171227857192460,	-0.138220748102262120,	-0.138270268001779440,	-0.138319787555621100,	
+-0.138369306763663710,	-0.138418825625782640,	-0.138468344141854520,	-0.138517862311755500,	-0.138567380135362290,	-0.138616897612550190,	-0.138666414743195830,	-0.138715931527175460,	
+-0.138765447964365680,	-0.138814964054641830,	-0.138864479797880610,	-0.138913995193958140,	-0.138963510242751160,	-0.139013024944134950,	-0.139062539297986180,	-0.139112053304181050,	
+-0.139161566962596240,	-0.139211080273107080,	-0.139260593235590200,	-0.139310105849921840,	-0.139359618115978660,	-0.139409130033636000,	-0.139458641602770520,	-0.139508152823258870,	
+-0.139557663694976410,	-0.139607174217799780,	-0.139656684391605200,	-0.139706194216269370,	-0.139755703691667590,	-0.139805212817676580,	-0.139854721594172500,	-0.139904230021032080,	
+-0.139953738098130660,	-0.140003245825344870,	-0.140052753202550980,	-0.140102260229625660,	-0.140151766906444210,	-0.140201273232883370,	-0.140250779208819340,	-0.140300284834128820,	
+-0.140349790108687120,	-0.140399295032370950,	-0.140448799605056990,	-0.140498303826620600,	-0.140547807696938450,	-0.140597311215886760,	-0.140646814383342260,	-0.140696317199180240,	
+-0.140745819663277450,	-0.140795321775510130,	-0.140844823535754920,	-0.140894324943887230,	-0.140943825999783720,	-0.140993326703320650,	-0.141042827054374710,	-0.141092327052821240,	
+-0.141141826698536980,	-0.141191325991398110,	-0.141240824931281400,	-0.141290323518062170,	-0.141339821751617160,	-0.141389319631823020,	-0.141438817158555140,	-0.141488314331690210,	
+-0.141537811151104500,	-0.141587307616674710,	-0.141636803728276190,	-0.141686299485785680,	-0.141735794889079390,	-0.141785289938034100,	-0.141834784632525110,	-0.141884278972429170,	
+-0.141933772957622550,	-0.141983266587981910,	-0.142032759863382680,	-0.142082252783701540,	-0.142131745348814790,	-0.142181237558599070,	-0.142230729412929860,	-0.142280220911683820,	
+-0.142329712054737210,	-0.142379202841966780,	-0.142428693273247890,	-0.142478183348457270,	-0.142527673067471630,	-0.142577162430166380,	-0.142626651436418200,	-0.142676140086103410,	
+-0.142725628379098720,	-0.142775116315279480,	-0.142824603894522480,	-0.142874091116703960,	-0.142923577981700660,	-0.142973064489387990,	-0.143022550639642610,	-0.143072036432340900,	
+-0.143121521867359520,	-0.143171006944573910,	-0.143220491663860750,	-0.143269976025096390,	-0.143319460028157510,	-0.143368943672919550,	-0.143418426959259240,	-0.143467909887053300,	
+-0.143517392456177150,	-0.143566874666507500,	-0.143616356517920680,	-0.143665838010293400,	-0.143715319143501080,	-0.143764799917420470,	-0.143814280331927860,	-0.143863760386899990,	
+-0.143913240082212260,	-0.143962719417741470,	-0.144012198393363850,	-0.144061677008956200,	-0.144111155264393890,	-0.144160633159553690,	-0.144210110694311920,	-0.144259587868545310,	
+-0.144309064682129310,	-0.144358541134940620,	-0.144408017226856030,	-0.144457492957750950,	-0.144506968327502150,	-0.144556443335985910,	-0.144605917983079040,	-0.144655392268656900,	
+-0.144704866192596290,	-0.144754339754773500,	-0.144803812955065340,	-0.144853285793347160,	-0.144902758269495810,	-0.144952230383387530,	-0.145001702134899130,	-0.145051173523906040,	
+-0.145100644550284990,	-0.145150115213912360,	-0.145199585514664860,	-0.145249055452417950,	-0.145298525027048430,	-0.145347994238433030,	-0.145397463086447190,	-0.145446931570967690,	
+-0.145496399691870890,	-0.145545867449033500,	-0.145595334842331000,	-0.145644801871640190,	-0.145694268536837370,	-0.145743734837799320,	-0.145793200774401470,	-0.145842666346520630,	
+-0.145892131554033130,	-0.145941596396815730,	-0.145991060874743890,	-0.146040524987694430,	-0.146089988735543630,	-0.146139452118168310,	-0.146188915135443940,	-0.146238377787247240,	
+-0.146287840073454630,	-0.146337301993942850,	-0.146386763548587370,	-0.146436224737264980,	-0.146485685559852470,	-0.146535146016225300,	-0.146584606106260280,	-0.146634065829833740,	
+-0.146683525186822480,	-0.146732984177101950,	-0.146782442800548970,	-0.146831901057039890,	-0.146881358946451490,	-0.146930816468659270,	-0.146980273623539990,	-0.147029730410970030,	
+-0.147079186830826160,	-0.147128642882983910,	-0.147178098567320060,	-0.147227553883710950,	-0.147277008832033400,	-0.147326463412162880,	-0.147375917623976200,	-0.147425371467350190,	
+-0.147474824942160270,	-0.147524278048283330,	-0.147573730785595690,	-0.147623183153974130,	-0.147672635153294210,	-0.147722086783432680,	-0.147771538044265930,	-0.147820988935670780,	
+-0.147870439457522730,	-0.147919889609698570,	-0.147969339392074680,	-0.148018788804527900,	-0.148068237846933680,	-0.148117686519168900,	-0.148167134821109880,	-0.148216582752633470,	
+-0.148266030313615150,	-0.148315477503931790,	-0.148364924323460130,	-0.148414370772075750,	-0.148463816849655430,	-0.148513262556075580,	-0.148562707891213010,	-0.148612152854943220,	
+-0.148661597447143050,	-0.148711041667688920,	-0.148760485516457600,	-0.148809928993324600,	-0.148859372098166800,	-0.148908814830860580,	-0.148958257191282750,	-0.149007699179308840,	
+-0.149057140794815690,	-0.149106582037679680,	-0.149156022907777660,	-0.149205463404985140,	-0.149254903529178970,	-0.149304343280235540,	-0.149353782658031680,	-0.149403221662442910,	
+-0.149452660293346110,	-0.149502098550618110,	-0.149551536434134410,	-0.149600973943771860,	-0.149650411079406880,	-0.149699847840916310,	-0.149749284228175680,	-0.149798720241061830,	
+-0.149848155879451220,	-0.149897591143220630,	-0.149947026032245610,	-0.149996460546403060,	-0.150045894685569340,	-0.150095328449621310,	-0.150144761838434530,	-0.150194194851885840,	
+-0.150243627489851680,	-0.150293059752208890,	-0.150342491638832980,	-0.150391923149600870,	-0.150441354284389400,	-0.150490785043074090,	-0.150540215425531810,	-0.150589645431639000,	
+-0.150639075061272530,	-0.150688504314307910,	-0.150737933190622040,	-0.150787361690091330,	-0.150836789812592660,	-0.150886217558001580,	-0.150935644926194930,	-0.150985071917049210,	
+-0.151034498530441210,	-0.151083924766246550,	-0.151133350624342080,	-0.151182776104604230,	-0.151232201206909860,	-0.151281625931134560,	-0.151331050277155210,	-0.151380474244848660,	
+-0.151429897834090470,	-0.151479321044757560,	-0.151528743876726350,	-0.151578166329873700,	-0.151627588404075200,	-0.151677010099207730,	-0.151726431415147740,	-0.151775852351772130,	
+-0.151825272908956420,	-0.151874693086577530,	-0.151924112884511910,	-0.151973532302636470,	-0.152022951340826720,	-0.152072369998959620,	-0.152121788276911580,	-0.152171206174559540,	
+-0.152220623691778990,	-0.152270040828446920,	-0.152319457584440180,	-0.152368873959634360,	-0.152418289953906360,	-0.152467705567132630,	-0.152517120799190080,	-0.152566535649954260,	
+-0.152615950119302120,	-0.152665364207110130,	-0.152714777913255130,	-0.152764191237612760,	-0.152813604180059930,	-0.152863016740473060,	-0.152912428918729110,	-0.152961840714703650,	
+-0.153011252128273570,	-0.153060663159315350,	-0.153110073807705940,	-0.153159484073320890,	-0.153208893956037150,	-0.153258303455731160,	-0.153307712572279850,	-0.153357121305558810,	
+-0.153406529655444990,	-0.153455937621815250,	-0.153505345204545260,	-0.153554752403511910,	-0.153604159218591660,	-0.153653565649661460,	-0.153702971696596890,	-0.153752377359274910,	
+-0.153801782637571990,	-0.153851187531365040,	-0.153900592040529690,	-0.153949996164942840,	-0.153999399904481030,	-0.154048803259021150,	-0.154098206228438810,	-0.154147608812610970,	
+-0.154197011011414090,	-0.154246412824725120,	-0.154295814252419700,	-0.154345215294374730,	-0.154394615950467160,	-0.154444016220572630,	-0.154493416104568040,	-0.154542815602329940,	
+-0.154592214713735190,	-0.154641613438659510,	-0.154691011776979780,	-0.154740409728572500,	-0.154789807293314650,	-0.154839204471081850,	-0.154888601261751050,	-0.154937997665198720,	
+-0.154987393681301850,	-0.155036789309936060,	-0.155086184550978280,	-0.155135579404305060,	-0.155184973869793300,	-0.155234367947318710,	-0.155283761636758170,	-0.155333154937988660,	
+-0.155382547850885840,	-0.155431940375326650,	-0.155481332511187590,	-0.155530724258345660,	-0.155580115616676480,	-0.155629506586057010,	-0.155678897166363770,	-0.155728287357473710,	
+-0.155777677159262500,	-0.155827066571607110,	-0.155876455594384040,	-0.155925844227470270,	-0.155975232470741470,	-0.156024620324074580,	-0.156074007787346120,	-0.156123394860433110,	
+-0.156172781543211150,	-0.156222167835557260,	-0.156271553737347940,	-0.156320939248460160,	-0.156370324368769600,	-0.156419709098153230,	-0.156469093436488040,	-0.156518477383649660,	
+-0.156567860939515110,	-0.156617244103960880,	-0.156666626876863970,	-0.156716009258100090,	-0.156765391247546180,	-0.156814772845078780,	-0.156864154050574880,	-0.156913534863910160,	
+-0.156962915284961620,	-0.157012295313605780,	-0.157061674949719650,	-0.157111054193178860,	-0.157160433043860490,	-0.157209811501640980,	-0.157259189566397420,	-0.157308567238005430,	
+-0.157357944516342020,	-0.157407321401284220,	-0.157456697892707640,	-0.157506073990489330,	-0.157555449694505830,	-0.157604825004634130,	-0.157654199920749970,	-0.157703574442730280,	
+-0.157752948570451660,	-0.157802322303791100,	-0.157851695642624300,	-0.157901068586828260,	-0.157950441136279570,	-0.157999813290855190,	-0.158049185050430830,	-0.158098556414883550,	
+-0.158147927384089840,	-0.158197297957926780,	-0.158246668136270000,	-0.158296037918996570,	-0.158345407305983480,	-0.158394776297106440,	-0.158444144892242460,	-0.158493513091268110,	
+-0.158542880894060430,	-0.158592248300495090,	-0.158641615310449150,	-0.158690981923799160,	-0.158740348140422150,	-0.158789713960193840,	-0.158839079382991240,	-0.158888444408690930,	
+-0.158937809037169970,	-0.158987173268304030,	-0.159036537101970190,	-0.159085900538044970,	-0.159135263576405450,	-0.159184626216927330,	-0.159233988459487660,	-0.159283350303963430,	
+-0.159332711750230390,	-0.159382072798165600,	-0.159431433447645600,	-0.159480793698547480,	-0.159530153550746900,	-0.159579513004120960,	-0.159628872058546260,	-0.159678230713899780,	
+-0.159727588970057290,	-0.159776946826895830,	-0.159826304284292040,	-0.159875661342122890,	-0.159925018000264150,	-0.159974374258592870,	-0.160023730116985650,	-0.160073085575319550,	
+-0.160122440633470310,	-0.160171795291314950,	-0.160221149548730100,	-0.160270503405592820,	-0.160319856861778850,	-0.160369209917165220,	-0.160418562571629040,	-0.160467914825045970,	
+-0.160517266677293130,	-0.160566618128247130,	-0.160615969177785030,	-0.160665319825782550,	-0.160714670072116790,	-0.160764019916664340,	-0.160813369359302290,	-0.160862718399906370,	
+-0.160912067038353650,	-0.160961415274520760,	-0.161010763108284800,	-0.161060110539521460,	-0.161109457568107850,	-0.161158804193920620,	-0.161208150416836780,	-0.161257496236732160,	
+-0.161306841653483770,	-0.161356186666968740,	-0.161405531277062810,	-0.161454875483643040,	-0.161504219286586060,	-0.161553562685768980,	-0.161602905681067580,	-0.161652248272358880,	
+-0.161701590459519600,	-0.161750932242426760,	-0.161800273620956140,	-0.161849614594984870,	-0.161898955164389540,	-0.161948295329047250,	-0.161997635088833800,	-0.162046974443626260,	
+-0.162096313393301270,	-0.162145651937735950,	-0.162194990076806070,	-0.162244327810388690,	-0.162293665138360940,	-0.162343002060598600,	-0.162392338576978740,	-0.162441674687378050,	
+-0.162491010391673600,	-0.162540345689741180,	-0.162589680581457920,	-0.162639015066700450,	-0.162688349145345860,	-0.162737682817269970,	-0.162787016082349880,	-0.162836348940462230,	
+-0.162885681391484180,	-0.162935013435291460,	-0.162984345071761210,	-0.163033676300770120,	-0.163083007122195260,	-0.163132337535912440,	-0.163181667541798770,	-0.163230997139730940,	
+-0.163280326329586060,	-0.163329655111239920,	-0.163378983484569670,	-0.163428311449452360,	-0.163477639005763840,	-0.163526966153381250,	-0.163576292892181230,	-0.163625619222040890,	
+-0.163674945142836090,	-0.163724270654443920,	-0.163773595756741080,	-0.163822920449604700,	-0.163872244732910570,	-0.163921568606535810,	-0.163970892070357140,	-0.164020215124251690,	
+-0.164069537768095240,	-0.164118860001764980,	-0.164168181825137540,	-0.164217503238090090,	-0.164266824240498460,	-0.164316144832239750,	-0.164365465013191130,	-0.164414784783228410,	
+-0.164464104142228700,	-0.164513423090068780,	-0.164562741626625710,	-0.164612059751775340,	-0.164661377465394830,	-0.164710694767360890,	-0.164760011657550610,	-0.164809328135839900,	
+-0.164858644202105860,	-0.164907959856225220,	-0.164957275098075120,	-0.165006589927531370,	-0.165055904344471150,	-0.165105218348771180,	-0.165154531940308600,	-0.165203845118959250,	
+-0.165253157884600290,	-0.165302470237108870,	-0.165351782176360850,	-0.165401093702233350,	-0.165450404814603130,	-0.165499715513347360,	-0.165549025798341830,	-0.165598335669463750,	
+-0.165647645126589800,	-0.165696954169597200,	-0.165746262798361800,	-0.165795571012760710,	-0.165844878812670710,	-0.165894186197968950,	-0.165943493168531270,	-0.165992799724234860,	
+-0.166042105864956460,	-0.166091411590573250,	-0.166140716900961050,	-0.166190021795997070,	-0.166239326275558460,	-0.166288630339521100,	-0.166337933987762170,	-0.166387237220158410,	
+-0.166436540036586980,	-0.166485842436923770,	-0.166535144421045940,	-0.166584445988830270,	-0.166633747140153910,	-0.166683047874892770,	-0.166732348192923980,	-0.166781648094124320,	
+-0.166830947578371000,	-0.166880246645539850,	-0.166929545295508100,	-0.166978843528152480,	-0.167028141343350200,	-0.167077438740977110,	-0.167126735720910440,	-0.167176032283026910,	
+-0.167225328427203750,	-0.167274624153316840,	-0.167323919461243360,	-0.167373214350860530,	-0.167422508822044210,	-0.167471802874671620,	-0.167521096508619540,	-0.167570389723765150,	
+-0.167619682519984330,	-0.167668974897154320,	-0.167718266855151870,	-0.167767558393854180,	-0.167816849513137190,	-0.167866140212878050,	-0.167915430492953540,	-0.167964720353240920,	
+-0.168014009793616050,	-0.168063298813956180,	-0.168112587414138040,	-0.168161875594038860,	-0.168211163353534590,	-0.168260450692502370,	-0.168309737610819490,	-0.168359024108361820,	
+-0.168408310185006570,	-0.168457595840630580,	-0.168506881075111000,	-0.168556165888323810,	-0.168605450280146200,	-0.168654734250454960,	-0.168704017799127300,	-0.168753300926039180,	
+-0.168802583631067820,	-0.168851865914089990,	-0.168901147774982940,	-0.168950429213622580,	-0.168999710229886140,	-0.169048990823650410,	-0.169098270994792660,	-0.169147550743188800,	
+-0.169196830068716050,	-0.169246108971251670,	-0.169295387450671580,	-0.169344665506853010,	-0.169393943139672790,	-0.169443220349008130,	-0.169492497134735020,	-0.169541773496730640,	
+-0.169591049434871830,	-0.169640324949035830,	-0.169689600039098580,	-0.169738874704937340,	-0.169788148946428910,	-0.169837422763450540,	-0.169886696155878180,	-0.169935969123589080,	
+-0.169985241666460060,	-0.170034513784368370,	-0.170083785477189940,	-0.170133056744802090,	-0.170182327587081540,	-0.170231598003905670,	-0.170280867995150330,	-0.170330137560692820,	
+-0.170379406700410410,	-0.170428675414179050,	-0.170477943701875990,	-0.170527211563378110,	-0.170576478998562600,	-0.170625746007305460,	-0.170675012589483950,	-0.170724278744974920,	
+-0.170773544473655640,	-0.170822809775402040,	-0.170872074650091440,	-0.170921339097600630,	-0.170970603117806930,	-0.171019866710586250,	-0.171069129875815930,	-0.171118392613372780,	
+-0.171167654923134100,	-0.171216916804975830,	-0.171266178258775270,	-0.171315439284409700,	-0.171364699881755090,	-0.171413960050688760,	-0.171463219791087500,	-0.171512479102828630,	
+-0.171561737985788140,	-0.171610996439843290,	-0.171660254464870960,	-0.171709512060748410,	-0.171758769227351670,	-0.171808025964557990,	-0.171857282272244260,	-0.171906538150287750,	
+-0.171955793598564470,	-0.172005048616951710,	-0.172054303205326300,	-0.172103557363565580,	-0.172152811091545540,	-0.172202064389143460,	-0.172251317256236660,	-0.172300569692701130,	
+-0.172349821698414200,	-0.172399073273252680,	-0.172448324417093930,	-0.172497575129813920,	-0.172546825411289990,	-0.172596075261399000,	-0.172645324680018250,	-0.172694573667023730,	
+-0.172743822222292810,	-0.172793070345702320,	-0.172842318037129600,	-0.172891565296450640,	-0.172940812123542760,	-0.172990058518282840,	-0.173039304480548240,	-0.173088550010214920,	
+-0.173137795107160240,	-0.173187039771261510,	-0.173236284002394710,	-0.173285527800437240,	-0.173334771165265940,	-0.173384014096758160,	-0.173433256594789890,	-0.173482498659238480,	
+-0.173531740289980810,	-0.173580981486894240,	-0.173630222249854800,	-0.173679462578739780,	-0.173728702473426120,	-0.173777941933791120,	-0.173827180959710840,	-0.173876419551062620,	
+-0.173925657707723340,	-0.173974895429570340,	-0.174024132716479680,	-0.174073369568328670,	-0.174122605984994270,	-0.174171841966353770,	-0.174221077512283220,	-0.174270312622659990,	
+-0.174319547297361400,	-0.174368781536263530,	-0.174418015339243700,	-0.174467248706178800,	-0.174516481636946250,	-0.174565714131422050,	-0.174614946189483560,	-0.174664177811007710,	
+-0.174713408995871840,	-0.174762639743952040,	-0.174811870055125610,	-0.174861099929269510,	-0.174910329366261110,	-0.174959558365976460,	-0.175008786928292890,	-0.175058015053087380,	
+-0.175107242740237230,	-0.175156469989618560,	-0.175205696801108730,	-0.175254923174585080,	-0.175304149109923670,	-0.175353374607001900,	-0.175402599665696680,	-0.175451824285885430,	
+-0.175501048467444160,	-0.175550272210250270,	-0.175599495514180690,	-0.175648718379112830,	-0.175697940804922740,	-0.175747162791487780,	-0.175796384338684910,	-0.175845605446391520,	
+-0.175894826114483680,	-0.175944046342838780,	-0.175993266131333760,	-0.176042485479846020,	-0.176091704388251640,	-0.176140922856427990,	-0.176190140884252440,	-0.176239358471601130,	
+-0.176288575618351430,	-0.176337792324380270,	-0.176387008589565080,	-0.176436224413781930,	-0.176485439796908200,	-0.176534654738820910,	-0.176583869239397400,	-0.176633083298513770,	
+-0.176682296916047420,	-0.176731510091875350,	-0.176780722825874950,	-0.176829935117922300,	-0.176879146967894810,	-0.176928358375669450,	-0.176977569341123630,	-0.177026779864133450,	
+-0.177075989944576320,	-0.177125199582329220,	-0.177174408777269530,	-0.177223617529273430,	-0.177272825838218240,	-0.177322033703981450,	-0.177371241126439150,	-0.177420448105468730,	
+-0.177469654640947190,	-0.177518860732751940,	-0.177568066380759120,	-0.177617271584846110,	-0.177666476344889940,	-0.177715680660768010,	-0.177764884532356450,	-0.177814087959532690,	
+-0.177863290942173680,	-0.177912493480156890,	-0.177961695573358450,	-0.178010897221655750,	-0.178060098424925820,	-0.178109299183046050,	-0.178158499495892630,	-0.178207699363342940,	
+-0.178256898785274450,	-0.178306097761563280,	-0.178355296292086850,	-0.178404494376722210,	-0.178453692015346750,	-0.178502889207836610,	-0.178552085954069270,	-0.178601282253921690,	
+-0.178650478107271360,	-0.178699673513994410,	-0.178748868473968260,	-0.178798062987069930,	-0.178847257053176890,	-0.178896450672165250,	-0.178945643843912510,	-0.178994836568295650,	
+-0.179044028845192160,	-0.179093220674478140,	-0.179142412056031070,	-0.179191602989728390,	-0.179240793475446280,	-0.179289983513062190,	-0.179339173102453150,	-0.179388362243496610,	
+-0.179437550936068700,	-0.179486739180046930,	-0.179535926975308320,	-0.179585114321730330,	-0.179634301219189110,	-0.179683487667562150,	-0.179732673666726460,	-0.179781859216559510,	
+-0.179831044316937500,	-0.179880228967737870,	-0.179929413168837650,	-0.179978596920114360,	-0.180027780221444140,	-0.180076963072704460,	-0.180126145473772810,	-0.180175327424525360,	
+-0.180224508924839570,	-0.180273689974592530,	-0.180322870573661700,	-0.180372050721923280,	-0.180421230419254700,	-0.180470409665533040,	-0.180519588460635820,	-0.180568766804439170,	
+-0.180617944696820630,	-0.180667122137657200,	-0.180716299126826410,	-0.180765475664204450,	-0.180814651749668790,	-0.180863827383096500,	-0.180913002564365070,	-0.180962177293350710,	
+-0.181011351569930900,	-0.181060525393982710,	-0.181109698765383630,	-0.181158871684009900,	-0.181208044149738980,	-0.181257216162448360,	-0.181306387722014290,	-0.181355558828314250,	
+-0.181404729481225300,	-0.181453899680624970,	-0.181503069426389470,	-0.181552238718396260,	-0.181601407556522490,	-0.181650575940645630,	-0.181699743870641860,	-0.181748911346388760,	
+-0.181798078367763380,	-0.181847244934643240,	-0.181896411046904540,	-0.181945576704424820,	-0.181994741907081180,	-0.182043906654751090,	-0.182093070947310810,	-0.182142234784637870,	
+-0.182191398166609760,	-0.182240561093102720,	-0.182289723563994250,	-0.182338885579161500,	-0.182388047138481970,	-0.182437208241831910,	-0.182486368889088780,	-0.182535529080129770,	
+-0.182584688814832360,	-0.182633848093072790,	-0.182683006914728610,	-0.182732165279676890,	-0.182781323187795190,	-0.182830480638959760,	-0.182879637633048150,	-0.182928794169937430,	
+-0.182977950249505140,	-0.183027105871627570,	-0.183076261036182210,	-0.183125415743046640,	-0.183174569992097110,	-0.183223723783211140,	-0.183272877116265860,	-0.183322029991138840,	
+-0.183371182407706280,	-0.183420334365845790,	-0.183469485865434460,	-0.183518636906349840,	-0.183567787488468190,	-0.183616937611667090,	-0.183666087275823620,	-0.183715236480815390,	
+-0.183764385226518640,	-0.183813533512810910,	-0.183862681339569340,	-0.183911828706671530,	-0.183960975613993690,	-0.184010122061413400,	-0.184059268048807820,	-0.184108413576054510,	
+-0.184157558643029740,	-0.184206703249611050,	-0.184255847395676050,	-0.184304991081100990,	-0.184354134305763470,	-0.184403277069540600,	-0.184452419372309970,	-0.184501561213947870,	
+-0.184550702594331840,	-0.184599843513339080,	-0.184648983970847140,	-0.184698123966732300,	-0.184747263500872140,	-0.184796402573143840,	-0.184845541183424970,	-0.184894679331591790,	
+-0.184943817017521940,	-0.184992954241092520,	-0.185042091002181160,	-0.185091227300664160,	-0.185140363136419070,	-0.185189498509323510,	-0.185238633419253760,	-0.185287767866087440,	
+-0.185336901849701700,	-0.185386035369974140,	-0.185435168426781040,	-0.185484301020000050,	-0.185533433149508260,	-0.185582564815183370,	-0.185631696016901600,	-0.185680826754540620,	
+-0.185729957027977570,	-0.185779086837090050,	-0.185828216181754350,	-0.185877345061848160,	-0.185926473477248580,	-0.185975601427833260,	-0.186024728913478490,	-0.186073855934061920,	
+-0.186122982489461130,	-0.186172108579552440,	-0.186221234204213490,	-0.186270359363321450,	-0.186319484056753970,	-0.186368608284387310,	-0.186417732046099150,	-0.186466855341766660,	
+-0.186515978171267440,	-0.186565100534477860,	-0.186614222431275540,	-0.186663343861537660,	-0.186712464825141840,	-0.186761585321964440,	-0.186810705351883070,	-0.186859824914774930,	
+-0.186908944010517660,	-0.186958062638987620,	-0.187007180800062400,	-0.187056298493619680,	-0.187105415719535760,	-0.187154532477688320,	-0.187203648767954530,	-0.187252764590212060,	
+-0.187301879944337250,	-0.187350994830207730,	-0.187400109247700730,	-0.187449223196693910,	-0.187498336677063560,	-0.187547449688687390,	-0.187596562231442610,	-0.187645674305206840,	
+-0.187694785909856440,	-0.187743897045269090,	-0.187793007711321990,	-0.187842117907892820,	-0.187891227634857910,	-0.187940336892094940,	-0.187989445679481120,	-0.188038553996894090,	
+-0.188087661844210270,	-0.188136769221307320,	-0.188185876128062840,	-0.188234982564353250,	-0.188284088530056210,	-0.188333194025048940,	-0.188382299049209140,	-0.188431403602413140,	
+-0.188480507684538640,	-0.188529611295462860,	-0.188578714435063490,	-0.188627817103216910,	-0.188676919299800770,	-0.188726021024692330,	-0.188775122277769300,	-0.188824223058908000,	
+-0.188873323367986150,	-0.188922423204881010,	-0.188971522569470220,	-0.189020621461630210,	-0.189069719881238630,	-0.189118817828173190,	-0.189167915302310280,	-0.189217012303527580,	
+-0.189266108831702330,	-0.189315204886712270,	-0.189364300468433750,	-0.189413395576744470,	-0.189462490211521730,	-0.189511584372643180,	-0.189560678059985220,	-0.189609771273425570,	
+-0.189658864012841520,	-0.189707956278110710,	-0.189757048069109590,	-0.189806139385715860,	-0.189855230227806790,	-0.189904320595260050,	-0.189953410487952080,	-0.190002499905760600,	
+-0.190051588848563300,	-0.190100677316236590,	-0.190149765308658180,	-0.190198852825705370,	-0.190247939867255830,	-0.190297026433186050,	-0.190346112523373660,	-0.190395198137696040,	
+-0.190444283276030830,	-0.190493367938254470,	-0.190542452124244700,	-0.190591535833878810,	-0.190640619067034500,	-0.190689701823588210,	-0.190738784103417660,	-0.190787865906400150,	
+-0.190836947232413430,	-0.190886028081333900,	-0.190935108453039290,	-0.190984188347406910,	-0.191033267764314510,	-0.191082346703638490,	-0.191131425165256610,	-0.191180503149046580,	
+-0.191229580654884880,	-0.191278657682649230,	-0.191327734232216940,	-0.191376810303465730,	-0.191425885896272070,	-0.191474961010513700,	-0.191524035646067930,	-0.191573109802812500,	
+-0.191622183480623850,	-0.191671256679379760,	-0.191720329398957500,	-0.191769401639234890,	-0.191818473400088310,	-0.191867544681395550,	-0.191916615483033960,	-0.191965685804881240,	
+-0.192014755646813860,	-0.192063825008709610,	-0.192112893890446220,	-0.192161962291900160,	-0.192211030212949220,	-0.192260097653470690,	-0.192309164613342350,	-0.192358231092440660,	
+-0.192407297090643390,	-0.192456362607827890,	-0.192505427643871910,	-0.192554492198651920,	-0.192603556272045700,	-0.192652619863930590,	-0.192701682974184390,	-0.192750745602683520,	
+-0.192799807749305770,	-0.192848869413928540,	-0.192897930596429570,	-0.192946991296685300,	-0.192996051514573580,	-0.193045111249972170,	-0.193094170502757540,	-0.193143229272807470,	
+-0.193192287559999340,	-0.193241345364210950,	-0.193290402685318720,	-0.193339459523200500,	-0.193388515877733650,	-0.193437571748795920,	-0.193486627136263830,	-0.193535682040015170,	
+-0.193584736459927330,	-0.193633790395878050,	-0.193682843847743900,	-0.193731896815402590,	-0.193780949298731580,	-0.193830001297608610,	-0.193879052811910200,	-0.193928103841514180,	
+-0.193977154386297870,	-0.194026204446139130,	-0.194075254020914440,	-0.194124303110501610,	-0.194173351714778450,	-0.194222399833621500,	-0.194271447466908530,	-0.194320494614516950,	
+-0.194369541276324580,	-0.194418587452207910,	-0.194467633142044770,	-0.194516678345712540,	-0.194565723063089060,	-0.194614767294050830,	-0.194663811038475690,	-0.194712854296241020,	
+-0.194761897067224660,	-0.194810939351303090,	-0.194859981148354210,	-0.194909022458255340,	-0.194958063280884390,	-0.195007103616117810,	-0.195056143463833490,	-0.195105182823909230,	
+-0.195154221696221600,	-0.195203260080648420,	-0.195252297977067060,	-0.195301335385355410,	-0.195350372305389990,	-0.195399408737048640,	-0.195448444680208750,	-0.195497480134748190,	
+-0.195546515100543490,	-0.195595549577472520,	-0.195644583565412670,	-0.195693617064241790,	-0.195742650073836450,	-0.195791682594074480,	-0.195840714624833300,	-0.195889746165990750,	
+-0.195938777217423420,	-0.195987807779009120,	-0.196036837850625760,	-0.196085867432149870,	-0.196134896523459310,	-0.196183925124431500,	-0.196232953234944330,	-0.196281980854874330,	
+-0.196331007984099390,	-0.196380034622496900,	-0.196429060769944790,	-0.196478086426319590,	-0.196527111591499160,	-0.196576136265360940,	-0.196625160447782830,	-0.196674184138641380,	
+-0.196723207337814480,	-0.196772230045179570,	-0.196821252260614500,	-0.196870273983995870,	-0.196919295215201550,	-0.196968315954109440,	-0.197017336200596080,	-0.197066355954539420,	
+-0.197115375215816850,	-0.197164393984306270,	-0.197213412259884260,	-0.197262430042428740,	-0.197311447331817130,	-0.197360464127927350,	-0.197409480430635970,	-0.197458496239820900,	
+-0.197507511555359590,	-0.197556526377129920,	-0.197605540705008490,	-0.197654554538873230,	-0.197703567878601580,	-0.197752580724071450,	-0.197801593075159430,	-0.197850604931743420,	
+-0.197899616293700900,	-0.197948627160909770,	-0.197997637533246650,	-0.198046647410589420,	-0.198095656792816020,	-0.198144665679803040,	-0.198193674071428380,	-0.198242681967569560,	
+-0.198291689368104460,	-0.198340696272909710,	-0.198389702681863210,	-0.198438708594842440,	-0.198487714011725350,	-0.198536718932388530,	-0.198585723356709930,	-0.198634727284567020,	
+-0.198683730715837700,	-0.198732733650398650,	-0.198781736088127740,	-0.198830738028902500,	-0.198879739472600870,	-0.198928740419099440,	-0.198977740868276160,	-0.199026740820008960,	
+-0.199075740274174460,	-0.199124739230650630,	-0.199173737689314960,	-0.199222735650045360,	-0.199271733112718480,	-0.199320730077212290,	-0.199369726543404260,	-0.199418722511172350,	
+-0.199467717980393200,	-0.199516712950944780,	-0.199565707422704550,	-0.199614701395550490,	-0.199663694869359230,	-0.199712687844008750,	-0.199761680319376550,	-0.199810672295340580,	
+-0.199859663771777500,	-0.199908654748565260,	-0.199957645225581820,	-0.200006635202703810,	-0.200055624679809220,	-0.200104613656775590,	-0.200153602133480850,	-0.200202590109801680,	
+-0.200251577585616010,	-0.200300564560801420,	-0.200349551035235830,	-0.200398537008795950,	-0.200447522481359720,	-0.200496507452804670,	-0.200545491923008800,	-0.200594475891848760,	
+-0.200643459359202550,	-0.200692442324947680,	-0.200741424788962120,	-0.200790406751122590,	-0.200839388211307040,	-0.200888369169392980,	-0.200937349625258470,	-0.200986329578780150,	
+-0.201035309029835990,	-0.201084287978304020,	-0.201133266424060870,	-0.201182244366984560,	-0.201231221806952630,	-0.201280198743843090,	-0.201329175177532630,	-0.201378151107899220,	
+-0.201427126534820450,	-0.201476101458174270,	-0.201525075877837410,	-0.201574049793687870,	-0.201623023205603210,	-0.201671996113461400,	-0.201720968517139190,	-0.201769940416514550,	
+-0.201818911811465080,	-0.201867882701868730,	-0.201916853087602270,	-0.201965822968543650,	-0.202014792344570930,	-0.202063761215560770,	-0.202112729581391230,	-0.202161697441939850,	
+-0.202210664797084660,	-0.202259631646702380,	-0.202308597990671020,	-0.202357563828868190,	-0.202406529161171860,	-0.202455493987458770,	-0.202504458307606940,	-0.202553422121493990,	
+-0.202602385428997890,	-0.202651348229995420,	-0.202700310524364570,	-0.202749272311982920,	-0.202798233592728560,	-0.202847194366478160,	-0.202896154633109780,	-0.202945114392501460,	
+-0.202994073644529900,	-0.203043032389073150,	-0.203091990626008830,	-0.203140948355214980,	-0.203189905576568320,	-0.203238862289946890,	-0.203287818495228310,	-0.203336774192290600,	
+-0.203385729381010540,	-0.203434684061266140,	-0.203483638232935050,	-0.203532591895895290,	-0.203581545050023600,	-0.203630497695198090,	-0.203679449831296290,	-0.203728401458196320,	
+-0.203777352575774920,	-0.203826303183910120,	-0.203875253282480020,	-0.203924202871361320,	-0.203973151950432140,	-0.204022100519570070,	-0.204071048578653190,	-0.204119996127558240,	
+-0.204168943166163320,	-0.204217889694346010,	-0.204266835711984450,	-0.204315781218955360,	-0.204364726215136790,	-0.204413670700406420,	-0.204462614674642300,	-0.204511558137721230,	
+-0.204560501089521230,	-0.204609443529920000,	-0.204658385458795610,	-0.204707326876024800,	-0.204756267781485670,	-0.204805208175055880,	-0.204854148056613510,	-0.204903087426035330,	
+-0.204952026283199450,	-0.205000964627983890,	-0.205049902460265530,	-0.205098839779922380,	-0.205147776586832170,	-0.205196712880872930,	-0.205245648661921460,	-0.205294583929855890,	
+-0.205343518684553860,	-0.205392452925893450,	-0.205441386653751500,	-0.205490319868006060,	-0.205539252568534840,	-0.205588184755215900,	-0.205637116427926060,	-0.205686047586543460,	
+-0.205734978230945720,	-0.205783908361010990,	-0.205832837976616030,	-0.205881767077638970,	-0.205930695663957970,	-0.205979623735449760,	-0.206028551291992490,	-0.206077478333463850,	
+-0.206126404859741960,	-0.206175330870703610,	-0.206224256366226930,	-0.206273181346189600,	-0.206322105810469780,	-0.206371029758944250,	-0.206419953191491150,	-0.206468876107988140,	
+-0.206517798508313420,	-0.206566720392343720,	-0.206615641759957250,	-0.206664562611031670,	-0.206713482945445120,	-0.206762402763074420,	-0.206811322063797740,	-0.206860240847493160,	
+-0.206909159114037540,	-0.206958076863309030,	-0.207006994095185330,	-0.207055910809544580,	-0.207104827006263620,	-0.207153742685220600,	-0.207202657846293210,	-0.207251572489359630,	
+-0.207300486614296650,	-0.207349400220982470,	-0.207398313309294810,	-0.207447225879111770,	-0.207496137930310240,	-0.207545049462768390,	-0.207593960476363890,	-0.207642870970974950,	
+-0.207691780946478360,	-0.207740690402752340,	-0.207789599339674590,	-0.207838507757123290,	-0.207887415654975260,	-0.207936323033108690,	-0.207985229891401780,	-0.208034136229731330,	
+-0.208083042047975560,	-0.208131947346012170,	-0.208180852123719340,	-0.208229756380973960,	-0.208278660117654200,	-0.208327563333637780,	-0.208376466028802890,	-0.208425368203026370,	
+-0.208474269856186470,	-0.208523170988160870,	-0.208572071598827790,	-0.208620971688064090,	-0.208669871255747960,	-0.208718770301757170,	-0.208767668825969870,	-0.208816566828262970,	
+-0.208865464308514630,	-0.208914361266603090,	-0.208963257702405200,	-0.209012153615799200,	-0.209061049006662780,	-0.209109943874874170,	-0.209158838220310280,	-0.209207732042849290,	
+-0.209256625342368970,	-0.209305518118747540,	-0.209354410371861840,	-0.209403302101590140,	-0.209452193307810200,	-0.209501083990400180,	-0.209549974149237040,	-0.209598863784198950,	
+-0.209647752895163710,	-0.209696641482009500,	-0.209745529544613290,	-0.209794417082853210,	-0.209843304096607560,	-0.209892190585753200,	-0.209941076550168360,	-0.209989961989730830,	
+-0.210038846904318840,	-0.210087731293809280,	-0.210136615158080410,	-0.210185498497010010,	-0.210234381310476280,	-0.210283263598356170,	-0.210332145360527910,	-0.210381026596869270,	
+-0.210429907307258500,	-0.210478787491572530,	-0.210527667149689600,	-0.210576546281487480,	-0.210625424886844440,	-0.210674302965637410,	-0.210723180517744630,	-0.210772057543044320,	
+-0.210820934041413420,	-0.210869810012730200,	-0.210918685456872450,	-0.210967560373718440,	-0.211016434763145080,	-0.211065308625030620,	-0.211114181959252910,	-0.211163054765690170,	
+-0.211211927044219370,	-0.211260798794718730,	-0.211309670017066100,	-0.211358540711139740,	-0.211407410876816610,	-0.211456280513974910,	-0.211505149622492530,	-0.211554018202247730,	
+-0.211602886253117430,	-0.211651753774979910,	-0.211700620767713010,	-0.211749487231194990,	-0.211798353165302820,	-0.211847218569914790,	-0.211896083444909120,	-0.211944947790162820,	
+-0.211993811605554140,	-0.212042674890960930,	-0.212091537646261460,	-0.212140399871332740,	-0.212189261566053000,	-0.212238122730300100,	-0.212286983363952350,	-0.212335843466886690,	
+-0.212384703038981440,	-0.212433562080114410,	-0.212482420590163920,	-0.212531278569006940,	-0.212580136016521790,	-0.212628992932586270,	-0.212677849317078700,	-0.212726705169876100,	
+-0.212775560490856720,	-0.212824415279898870,	-0.212873269536879540,	-0.212922123261677060,	-0.212970976454169240,	-0.213019829114234450,	-0.213068681241749630,	-0.213117532836593100,	
+-0.213166383898642760,	-0.213215234427776870,	-0.213264084423872490,	-0.213312933886807890,	-0.213361782816460930,	-0.213410631212709980,	-0.213459479075432000,	-0.213508326404505320,	
+-0.213557173199807830,	-0.213606019461217850,	-0.213654865188612380,	-0.213703710381869750,	-0.213752555040868260,	-0.213801399165484960,	-0.213850242755598160,	-0.213899085811085770,	
+-0.213947928331826100,	-0.213996770317696150,	-0.214045611768574280,	-0.214094452684338410,	-0.214143293064866820,	-0.214192132910036550,	-0.214240972219725960,	-0.214289810993812950,	
+-0.214338649232175830,	-0.214387486934691670,	-0.214436324101238780,	-0.214485160731695070,	-0.214533996825938930,	-0.214582832383847340,	-0.214631667405298650,	-0.214680501890170820,	
+-0.214729335838342170,	-0.214778169249689730,	-0.214827002124091860,	-0.214875834461426940,	-0.214924666261572000,	-0.214973497524405390,	-0.215022328249805020,	-0.215071158437649290,	
+-0.215119988087815210,	-0.215168817200181160,	-0.215217645774625070,	-0.215266473811025320,	-0.215315301309258940,	-0.215364128269204290,	-0.215412954690739340,	-0.215461780573742430,	
+-0.215510605918090630,	-0.215559430723662320,	-0.215608254990335420,	-0.215657078717988340,	-0.215705901906498100,	-0.215754724555743130,	-0.215803546665601780,	-0.215852368235951140,	
+-0.215901189266669540,	-0.215950009757635010,	-0.215998829708725860,	-0.216047649119819220,	-0.216096467990793460,	-0.216145286321526520,	-0.216194104111896800,	-0.216242921361781390,	
+-0.216291738071058670,	-0.216340554239606600,	-0.216389369867303590,	-0.216438184954026700,	-0.216486999499654360,	-0.216535813504064530,	-0.216584626967135600,	-0.216633439888744670,	
+-0.216682252268770140,	-0.216731064107090390,	-0.216779875403582570,	-0.216828686158125060,	-0.216877496370595830,	-0.216926306040873290,	-0.216975115168834550,	-0.217023923754358030,	
+-0.217072731797321700,	-0.217121539297603970,	-0.217170346255081970,	-0.217219152669634100,	-0.217267958541138340,	-0.217316763869473130,	-0.217365568654515560,	-0.217414372896144070,	
+-0.217463176594236670,	-0.217511979748671730,	-0.217560782359326440,	-0.217609584426079170,	-0.217658385948808370,	-0.217707186927391190,	-0.217755987361706040,	-0.217804787251630910,	
+-0.217853586597044240,	-0.217902385397823200,	-0.217951183653846160,	-0.217999981364991190,	-0.218048778531136690,	-0.218097575152159800,	-0.218146371227938980,	-0.218195166758352240,	
+-0.218243961743278010,	-0.218292756182593440,	-0.218341550076177000,	-0.218390343423906670,	-0.218439136225660910,	-0.218487928481316870,	-0.218536720190753010,	-0.218585511353847380,	
+-0.218634301970478370,	-0.218683092040523190,	-0.218731881563860280,	-0.218780670540368090,	-0.218829458969923780,	-0.218878246852405840,	-0.218927034187692300,	-0.218975820975661570,	
+-0.219024607216190880,	-0.219073392909158670,	-0.219122178054442950,	-0.219170962651922260,	-0.219219746701473710,	-0.219268530202975790,	-0.219317313156306540,	-0.219366095561344450,	
+-0.219414877417966700,	-0.219463658726051750,	-0.219512439485477630,	-0.219561219696122860,	-0.219609999357864630,	-0.219658778470581380,	-0.219707557034151600,	-0.219756335048452520,	
+-0.219805112513362600,	-0.219853889428759890,	-0.219902665794522890,	-0.219951441610528790,	-0.220000216876656110,	-0.220048991592782850,	-0.220097765758787590,	-0.220146539374547450,	
+-0.220195312439940950,	-0.220244084954846210,	-0.220292856919141660,	-0.220341628332704540,	-0.220390399195413370,	-0.220439169507146180,	-0.220487939267781490,	-0.220536708477196530,	
+-0.220585477135269800,	-0.220634245241879830,	-0.220683012796903780,	-0.220731779800220210,	-0.220780546251707200,	-0.220829312151243270,	-0.220878077498705580,	-0.220926842293972750,	
+-0.220975606536922780,	-0.221024370227434240,	-0.221073133365384340,	-0.221121895950651600,	-0.221170657983114140,	-0.221219419462650450,	-0.221268180389137760,	-0.221316940762454640,	
+-0.221365700582479170,	-0.221414459849089890,	-0.221463218562164030,	-0.221511976721580100,	-0.221560734327216240,	-0.221609491378950970,	-0.221658247876661550,	-0.221707003820226510,	
+-0.221755759209524390,	-0.221804514044432440,	-0.221853268324829210,	-0.221902022050592810,	-0.221950775221601780,	-0.221999527837733380,	-0.222048279898866160,	-0.222097031404878240,	
+-0.222145782355648160,	-0.222194532751053220,	-0.222243282590971920,	-0.222292031875282460,	-0.222340780603863310,	-0.222389528776591790,	-0.222438276393346460,	-0.222487023454005420,	
+-0.222535769958447260,	-0.222584515906549240,	-0.222633261298189920,	-0.222682006133247900,	-0.222730750411600430,	-0.222779494133126060,	-0.222828237297702990,	-0.222876979905209740,	
+-0.222925721955523600,	-0.222974463448523170,	-0.223023204384086570,	-0.223071944762092410,	-0.223120684582417930,	-0.223169423844941760,	-0.223218162549542020,	-0.223266900696097310,	
+-0.223315638284484920,	-0.223364375314583450,	-0.223413111786271020,	-0.223461847699426230,	-0.223510583053926400,	-0.223559317849650140,	-0.223608052086475970,	-0.223656785764281270,	
+-0.223705518882944600,	-0.223754251442344120,	-0.223802983442358470,	-0.223851714882864900,	-0.223900445763742070,	-0.223949176084868110,	-0.223997905846121640,	-0.224046635047379980,	
+-0.224095363688521730,	-0.224144091769425070,	-0.224192819289968620,	-0.224241546250029680,	-0.224290272649486870,	-0.224338998488218390,	-0.224387723766102830,	-0.224436448483017550,	
+-0.224485172638841130,	-0.224533896233452240,	-0.224582619266728150,	-0.224631341738547510,	-0.224680063648788540,	-0.224728784997329820,	-0.224777505784048700,	-0.224826226008823850,	
+-0.224874945671533400,	-0.224923664772056050,	-0.224972383310269090,	-0.225021101286051160,	-0.225069818699280500,	-0.225118535549835710,	-0.225167251837594150,	-0.225215967562434450,	
+-0.225264682724234860,	-0.225313397322873980,	-0.225362111358229170,	-0.225410824830179070,	-0.225459537738601950,	-0.225508250083376380,	-0.225556961864379760,	-0.225605673081490740,	
+-0.225654383734587990,	-0.225703093823548810,	-0.225751803348251930,	-0.225800512308575510,	-0.225849220704398250,	-0.225897928535597540,	-0.225946635802051960,	-0.225995342503639810,	
+-0.226044048640239750,	-0.226092754211729110,	-0.226141459217986620,	-0.226190163658890440,	-0.226238867534319320,	-0.226287570844150580,	-0.226336273588262920,	-0.226384975766534570,	
+-0.226433677378844210,	-0.226482378425069240,	-0.226531078905088310,	-0.226579778818780140,	-0.226628478166022050,	-0.226677176946692790,	-0.226725875160670580,	-0.226774572807834110,	
+-0.226823269888060790,	-0.226871966401229280,	-0.226920662347217890,	-0.226969357725905240,	-0.227018052537168780,	-0.227066746780887170,	-0.227115440456938710,	-0.227164133565202070,	
+-0.227212826105554680,	-0.227261518077875200,	-0.227310209482041950,	-0.227358900317933600,	-0.227407590585427560,	-0.227456280284402540,	-0.227504969414737270,	-0.227553657976309140,	
+-0.227602345968996870,	-0.227651033392678700,	-0.227699720247233420,	-0.227748406532538390,	-0.227797092248472330,	-0.227845777394913570,	-0.227894461971740790,	-0.227943145978831420,	
+-0.227991829416064160,	-0.228040512283317370,	-0.228089194580469700,	-0.228137876307398620,	-0.228186557463982860,	-0.228235238050100680,	-0.228283918065630860,	-0.228332597510450820,	
+-0.228381276384439250,	-0.228429954687474540,	-0.228478632419435330,	-0.228527309580199120,	-0.228575986169644640,	-0.228624662187650650,	-0.228673337634094530,	-0.228722012508855100,	
+-0.228770686811810620,	-0.228819360542839860,	-0.228868033701820270,	-0.228916706288630590,	-0.228965378303149140,	-0.229014049745254690,	-0.229062720614824690,	-0.229111390911737880,	
+-0.229160060635872580,	-0.229208729787107570,	-0.229257398365320300,	-0.229306066370389560,	-0.229354733802193620,	-0.229403400660611300,	-0.229452066945520030,	-0.229500732656798600,	
+-0.229549397794325760,	-0.229598062357979000,	-0.229646726347637080,	-0.229695389763178350,	-0.229744052604481580,	-0.229792714871424250,	-0.229841376563885150,	-0.229890037681742570,	
+-0.229938698224875340,	-0.229987358193160930,	-0.230036017586478150,	-0.230084676404705310,	-0.230133334647721200,	-0.230181992315403340,	-0.230230649407630490,	-0.230279305924281000,	
+-0.230327961865233720,	-0.230376617230366070,	-0.230425272019556870,	-0.230473926232684950,	-0.230522579869627760,	-0.230571232930264130,	-0.230619885414472430,	-0.230668537322131440,	
+-0.230717188653118660,	-0.230765839407312930,	-0.230814489584592580,	-0.230863139184836450,	-0.230911788207922050,	-0.230960436653728170,	-0.231009084522133200,	-0.231057731813015950,	
+-0.231106378526253930,	-0.231155024661725970,	-0.231203670219310460,	-0.231252315198886200,	-0.231300959600330700,	-0.231349603423522810,	-0.231398246668341360,	-0.231446889334663840,	
+-0.231495531422369120,	-0.231544172931335560,	-0.231592813861442010,	-0.231641454212565990,	-0.231690093984586310,	-0.231738733177381420,	-0.231787371790830120,	-0.231836009824809950,	
+-0.231884647279199770,	-0.231933284153877980,	-0.231981920448723400,	-0.232030556163613590,	-0.232079191298427380,	-0.232127825853043200,	-0.232176459827339890,	-0.232225093221195000,	
+-0.232273726034487370,	-0.232322358267095440,	-0.232370989918898010,	-0.232419620989772700,	-0.232468251479598350,	-0.232516881388253770,	-0.232565510715616600,	-0.232614139461565620,	
+-0.232662767625979290,	-0.232711395208736490,	-0.232760022209714760,	-0.232808648628792970,	-0.232857274465849560,	-0.232905899720763390,	-0.232954524393412050,	-0.233003148483674400,	
+-0.233051771991428870,	-0.233100394916554350,	-0.233149017258928420,	-0.233197639018429940,	-0.233246260194937350,	-0.233294880788329550,	-0.233343500798484120,	-0.233392120225279940,	
+-0.233440739068595890,	-0.233489357328309550,	-0.233537975004299820,	-0.233586592096445170,	-0.233635208604624440,	-0.233683824528715280,	-0.233732439868596570,	-0.233781054624146750,	
+-0.233829668795244690,	-0.233878282381768080,	-0.233926895383595730,	-0.233975507800606160,	-0.234024119632678250,	-0.234072730879689610,	-0.234121341541519120,	-0.234169951618045300,	
+-0.234218561109147020,	-0.234267170014701900,	-0.234315778334588890,	-0.234364386068686840,	-0.234412993216873390,	-0.234461599779027450,	-0.234510205755027540,	-0.234558811144752520,	
+-0.234607415948080040,	-0.234656020164889040,	-0.234704623795057990,	-0.234753226838465810,	-0.234801829294990110,	-0.234850431164509850,	-0.234899032446903520,	-0.234947633142050030,	
+-0.234996233249827050,	-0.235044832770113450,	-0.235093431702787790,	-0.235142030047728990,	-0.235190627804814640,	-0.235239224973923770,	-0.235287821554934830,	-0.235336417547726750,	
+-0.235385012952177200,	-0.235433607768165130,	-0.235482201995569460,	-0.235530795634267850,	-0.235579388684139250,	-0.235627981145062200,	-0.235676573016915610,	-0.235725164299577160,	
+-0.235773754992925800,	-0.235822345096840050,	-0.235870934611198870,	-0.235919523535879920,	-0.235968111870762160,	-0.236016699615724130,	-0.236065286770644780,	-0.236113873335401760,	
+-0.236162459309874090,	-0.236211044693940250,	-0.236259629487479250,	-0.236308213690368720,	-0.236356797302487680,	-0.236405380323715050,	-0.236453962753928580,	-0.236502544593007180,	
+-0.236551125840829410,	-0.236599706497274270,	-0.236648286562219420,	-0.236696866035543850,	-0.236745444917126120,	-0.236794023206845230,	-0.236842600904578810,	-0.236891178010205930,	
+-0.236939754523605080,	-0.236988330444655280,	-0.237036905773234250,	-0.237085480509220900,	-0.237134054652493900,	-0.237182628202932180,	-0.237231201160413440,	-0.237279773524816720,	
+-0.237328345296020980,	-0.237376916473903960,	-0.237425487058344630,	-0.237474057049221620,	-0.237522626446413860,	-0.237571195249799110,	-0.237619763459256390,	-0.237668331074664230,	
+-0.237716898095901710,	-0.237765464522846500,	-0.237814030355377630,	-0.237862595593373670,	-0.237911160236713660,	-0.237959724285275310,	-0.238008287738937670,	-0.238056850597579310,	
+-0.238105412861079250,	-0.238153974529315220,	-0.238202535602166250,	-0.238251096079511370,	-0.238299655961228350,	-0.238348215247196150,	-0.238396773937293440,	-0.238445332031399200,	
+-0.238493889529391210,	-0.238542446431148520,	-0.238591002736549710,	-0.238639558445473800,	-0.238688113557798560,	-0.238736668073403050,	-0.238785221992165870,	-0.238833775313966070,	
+-0.238882328038681400,	-0.238930880166190910,	-0.238979431696373200,	-0.239027982629107380,	-0.239076532964271140,	-0.239125082701743570,	-0.239173631841403310,	-0.239222180383129400,	
+-0.239270728326799580,	-0.239319275672292970,	-0.239367822419488590,	-0.239416368568264230,	-0.239464914118498930,	-0.239513459070071380,	-0.239562003422860580,	-0.239610547176744350,	
+-0.239659090331601770,	-0.239707632887311450,	-0.239756174843752470,	-0.239804716200802630,	-0.239853256958341000,	-0.239901797116246230,	-0.239950336674397390,	-0.239998875632672280,	
+-0.240047413990949980,	-0.240095951749109170,	-0.240144488907028890,	-0.240193025464586960,	-0.240241561421662450,	-0.240290096778134480,	-0.240338631533880850,	-0.240387165688780630,	
+-0.240435699242712490,	-0.240484232195555540,	-0.240532764547187580,	-0.240581296297487700,	-0.240629827446334600,	-0.240678357993607340,	-0.240726887939183760,	-0.240775417282942970,	
+-0.240823946024763620,	-0.240872474164524840,	-0.240921001702104450,	-0.240969528637381580,	-0.241018054970234850,	-0.241066580700543430,	-0.241115105828185130,	-0.241163630353039060,	
+-0.241212154274984350,	-0.241260677593898830,	-0.241309200309661580,	-0.241357722422151370,	-0.241406243931247270,	-0.241454764836827120,	-0.241503285138770060,	-0.241551804836954820,	
+-0.241600323931260460,	-0.241648842421564870,	-0.241697360307747190,	-0.241745877589686080,	-0.241794394267260740,	-0.241842910340348970,	-0.241891425808829910,	-0.241939940672582290,	
+-0.241988454931485270,	-0.242036968585416650,	-0.242085481634255640,	-0.242133994077880920,	-0.242182505916171630,	-0.242231017149005660,	-0.242279527776262130,	-0.242328037797820220,	
+-0.242376547213557810,	-0.242425056023353990,	-0.242473564227087550,	-0.242522071824637640,	-0.242570578815882090,	-0.242619085200700140,	-0.242667590978970420,	-0.242716096150572190,	
+-0.242764600715383280,	-0.242813104673282880,	-0.242861608024149720,	-0.242910110767862950,	-0.242958612904300490,	-0.243007114433341470,	-0.243055615354864700,	-0.243104115668749290,	
+-0.243152615374873180,	-0.243201114473115540,	-0.243249612963355540,	-0.243298110845471070,	-0.243346608119341310,	-0.243395104784845050,	-0.243443600841861450,	-0.243492096290268410,	
+-0.243540591129945140,	-0.243589085360770400,	-0.243637578982623370,	-0.243686071995381950,	-0.243734564398925350,	-0.243783056193132370,	-0.243831547377882150,	-0.243880037953052630,	
+-0.243928527918523040,	-0.243977017274172120,	-0.244025506019879070,	-0.244073994155521830,	-0.244122481680979640,	-0.244170968596131630,	-0.244219454900855780,	-0.244267940595031320,	
+-0.244316425678536980,	-0.244364910151252030,	-0.244413394013054340,	-0.244461877263823210,	-0.244510359903437340,	-0.244558841931776020,	-0.244607323348717180,	-0.244655804154140010,	
+-0.244704284347923350,	-0.244752763929946380,	-0.244801242900087090,	-0.244849721258224710,	-0.244898199004238010,	-0.244946676138006250,	-0.244995152659407360,	-0.245043628568320570,	
+-0.245092103864625150,	-0.245140578548199070,	-0.245189052618921520,	-0.245237526076671350,	-0.245285998921327770,	-0.245334471152768770,	-0.245382942770873610,	-0.245431413775521080,	
+-0.245479884166590450,	-0.245528353943959690,	-0.245576823107508030,	-0.245625291657114300,	-0.245673759592657800,	-0.245722226914016460,	-0.245770693621069540,	-0.245819159713695920,	
+-0.245867625191774800,	-0.245916090055184190,	-0.245964554303803370,	-0.246013017937511150,	-0.246061480956186820,	-0.246109943359708370,	-0.246158405147955030,	-0.246206866320806160,	
+-0.246255326878139640,	-0.246303786819834840,	-0.246352246145770560,	-0.246400704855826070,	-0.246449162949879420,	-0.246497620427809840,	-0.246546077289496230,	-0.246594533534817860,	
+-0.246642989163652710,	-0.246691444175880100,	-0.246739898571378870,	-0.246788352350028330,	-0.246836805511706480,	-0.246885258056292610,	-0.246933709983665590,	-0.246982161293704730,	
+-0.247030611986288030,	-0.247079062061294820,	-0.247127511518604380,	-0.247175960358094720,	-0.247224408579645170,	-0.247272856183134580,	-0.247321303168442310,	-0.247369749535446330,	
+-0.247418195284025980,	-0.247466640414060140,	-0.247515084925428120,	-0.247563528818007970,	-0.247611972091679010,	-0.247660414746320110,	-0.247708856781810590,	-0.247757298198028520,	
+-0.247805738994853200,	-0.247854179172163510,	-0.247902618729838820,	-0.247951057667757160,	-0.247999495985797850,	-0.248047933683840230,	-0.248096370761762360,	-0.248144807219443540,	
+-0.248193243056762710,	-0.248241678273599190,	-0.248290112869831050,	-0.248338546845337650,	-0.248386980199997860,	-0.248435412933691060,	-0.248483845046295310,	-0.248532276537689920,	
+-0.248580707407753840,	-0.248629137656366430,	-0.248677567283405760,	-0.248725996288751170,	-0.248774424672281590,	-0.248822852433876360,	-0.248871279573413570,	-0.248919706090772600,	
+-0.248968131985832340,	-0.249016557258472190,	-0.249064981908570240,	-0.249113405936005810,	-0.249161829340658310,	-0.249210252122405800,	-0.249258674281127630,	-0.249307095816702820,	
+-0.249355516729010680,	-0.249403937017929320,	-0.249452356683338120,	-0.249500775725116030,	-0.249549194143142420,	-0.249597611937295400,	-0.249646029107454370,	-0.249694445653498240,	
+-0.249742861575306450,	-0.249791276872757070,	-0.249839691545729490,	-0.249888105594102680,	-0.249936519017756040,	-0.249984931816567670,	-0.250033343990416990,	-0.250081755539183330,	
+-0.250130166462744890,	-0.250178576760981040,	-0.250226986433770730,	-0.250275395480993370,	-0.250323803902527120,	-0.250372211698251360,	-0.250420618868045060,	-0.250469025411787620,	
+-0.250517431329357220,	-0.250565836620633250,	-0.250614241285494640,	-0.250662645323820930,	-0.250711048735490110,	-0.250759451520381700,	-0.250807853678374660,	-0.250856255209348400,	
+-0.250904656113181080,	-0.250953056389752130,	-0.251001456038940970,	-0.251049855060625720,	-0.251098253454685840,	-0.251146651221000330,	-0.251195048359448670,	-0.251243444869908910,	
+-0.251291840752260520,	-0.251340236006382560,	-0.251388630632154440,	-0.251437024629454280,	-0.251485417998161600,	-0.251533810738155340,	-0.251582202849314980,	-0.251630594331518740,	
+-0.251678985184645930,	-0.251727375408575700,	-0.251775765003187490,	-0.251824153968359440,	-0.251872542303970940,	-0.251920930009901120,	-0.251969317086029430,	-0.252017703532234020,	
+-0.252066089348394310,	-0.252114474534389790,	-0.252162859090098720,	-0.252211243015400430,	-0.252259626310174120,	-0.252308008974299110,	-0.252356391007653670,	-0.252404772410117220,	
+-0.252453153181568910,	-0.252501533321888070,	-0.252549912830953020,	-0.252598291708643170,	-0.252646669954837590,	-0.252695047569415740,	-0.252743424552255900,	-0.252791800903237440,	
+-0.252840176622239510,	-0.252888551709141540,	-0.252936926163821800,	-0.252985299986159710,	-0.253033673176034810,	-0.253082045733325320,	-0.253130417657910720,	-0.253178788949670050,	
+-0.253227159608482850,	-0.253275529634227280,	-0.253323899026782930,	-0.253372267786028840,	-0.253420635911844490,	-0.253469003404108110,	-0.253517370262699220,	-0.253565736487496920,	
+-0.253614102078380750,	-0.253662467035228820,	-0.253710831357920770,	-0.253759195046335650,	-0.253807558100352940,	-0.253855920519850900,	-0.253904282304709070,	-0.253952643454806950,	
+-0.254001003970022840,	-0.254049363850236190,	-0.254097723095326130,	-0.254146081705172170,	-0.254194439679652610,	-0.254242797018646940,	-0.254291153722034310,	-0.254339509789694160,	
+-0.254387865221504860,	-0.254436220017345840,	-0.254484574177096360,	-0.254532927700635790,	-0.254581280587842520,	-0.254629632838596020,	-0.254677984452775450,	-0.254726335430260350,	
+-0.254774685770928990,	-0.254823035474660900,	-0.254871384541335620,	-0.254919732970831480,	-0.254968080763028020,	-0.255016427917804380,	-0.255064774435040050,	-0.255113120314613360,	
+-0.255161465556403900,	-0.255209810160290760,	-0.255258154126153550,	-0.255306497453870460,	-0.255354840143321220,	-0.255403182194384790,	-0.255451523606940900,	-0.255499864380867750,	
+-0.255548204516044930,	-0.255596544012351600,	-0.255644882869667300,	-0.255693221087870400,	-0.255741558666840450,	-0.255789895606456650,	-0.255838231906598490,	-0.255886567567144290,	
+-0.255934902587973740,	-0.255983236968966300,	-0.256031570710000380,	-0.256079903810955520,	-0.256128236271710890,	-0.256176568092146120,	-0.256224899272139480,	-0.256273229811570640,	
+-0.256321559710318670,	-0.256369888968263240,	-0.256418217585282720,	-0.256466545561256590,	-0.256514872896064120,	-0.256563199589584840,	-0.256611525641697200,	-0.256659851052280730,	
+-0.256708175821214630,	-0.256756499948378510,	-0.256804823433650740,	-0.256853146276910860,	-0.256901468478038570,	-0.256949790036912210,	-0.256998110953411350,	-0.257046431227415220,	
+-0.257094750858803400,	-0.257143069847454330,	-0.257191388193247550,	-0.257239705896062320,	-0.257288022955778240,	-0.257336339372273680,	-0.257384655145428300,	-0.257432970275121240,	
+-0.257481284761232170,	-0.257529598603639500,	-0.257577911802222840,	-0.257626224356861390,	-0.257674536267434750,	-0.257722847533821410,	-0.257771158155900960,	-0.257819468133553000,	
+-0.257867777466655960,	-0.257916086155089490,	-0.257964394198732740,	-0.258012701597465480,	-0.258061008351166080,	-0.258109314459714080,	-0.258157619922988860,	-0.258205924740869950,	
+-0.258254228913235850,	-0.258302532439966200,	-0.258350835320940160,	-0.258399137556037490,	-0.258447439145136570,	-0.258495740088116990,	-0.258544040384858120,	-0.258592340035239570,	
+-0.258640639039139700,	-0.258688937396438280,	-0.258737235107014460,	-0.258785532170748010,	-0.258833828587517360,	-0.258882124357202040,	-0.258930419479681870,	-0.258978713954835240,	
+-0.259027007782541840,	-0.259075300962680890,	-0.259123593495132140,	-0.259171885379773980,	-0.259220176616486110,	-0.259268467205147730,	-0.259316757145638680,	-0.259365046437837310,	
+-0.259413335081623290,	-0.259461623076875980,	-0.259509910423474990,	-0.259558197121298790,	-0.259606483170227160,	-0.259654768570139250,	-0.259703053320914920,	-0.259751337422432450,	
+-0.259799620874571700,	-0.259847903677212280,	-0.259896185830232720,	-0.259944467333512670,	-0.259992748186931470,	-0.260041028390368800,	-0.260089307943703110,	-0.260137586846814210,	
+-0.260185865099581300,	-0.260234142701884160,	-0.260282419653601270,	-0.260330695954612280,	-0.260378971604796560,	-0.260427246604033880,	-0.260475520952202610,	-0.260523794649182570,	
+-0.260572067694853030,	-0.260620340089093790,	-0.260668611831783190,	-0.260716882922801150,	-0.260765153362027270,	-0.260813423149340080,	-0.260861692284619360,	-0.260909960767744360,	
+-0.260958228598594970,	-0.261006495777049490,	-0.261054762302987850,	-0.261103028176289220,	-0.261151293396833520,	-0.261199557964499120,	-0.261247821879165840,	-0.261296085140713010,	
+-0.261344347749020380,	-0.261392609703966490,	-0.261440871005431060,	-0.261489131653293410,	-0.261537391647433390,	-0.261585650987729460,	-0.261633909674061420,	-0.261682167706309030,	
+-0.261730425084350790,	-0.261778681808066460,	-0.261826937877335460,	-0.261875193292037510,	-0.261923448052051140,	-0.261971702157256180,	-0.262019955607532000,	-0.262068208402758300,	
+-0.262116460542813680,	-0.262164712027577910,	-0.262212962856930350,	-0.262261213030750780,	-0.262309462548917790,	-0.262357711411311150,	-0.262405959617810210,	-0.262454207168294820,	
+-0.262502454062643440,	-0.262550700300735960,	-0.262598945882451750,	-0.262647190807670570,	-0.262695435076271020,	-0.262743678688132860,	-0.262791921643135920,	-0.262840163941158720,	
+-0.262888405582081150,	-0.262936646565782580,	-0.262984886892142780,	-0.263033126561040390,	-0.263081365572355120,	-0.263129603925966520,	-0.263177841621754280,	-0.263226078659597020,	
+-0.263274315039374540,	-0.263322550760966280,	-0.263370785824252110,	-0.263419020229110510,	-0.263467253975421370,	-0.263515487063064100,	-0.263563719491918540,	-0.263611951261863210,	
+-0.263660182372778050,	-0.263708412824542830,	-0.263756642617036190,	-0.263804871750137950,	-0.263853100223727490,	-0.263901328037684730,	-0.263949555191888230,	-0.263997781686217790,	
+-0.264046007520552960,	-0.264094232694773500,	-0.264142457208758060,	-0.264190681062386470,	-0.264238904255538140,	-0.264287126788093020,	-0.264335348659929640,	-0.264383569870927870,	
+-0.264431790420967210,	-0.264480010309927520,	-0.264528229537687340,	-0.264576448104126560,	-0.264624666009125150,	-0.264672883252561610,	-0.264721099834315850,	-0.264769315754267380,	
+-0.264817531012295990,	-0.264865745608280410,	-0.264913959542100400,	-0.264962172813635540,	-0.265010385422765670,	-0.265058597369369430,	-0.265106808653326640,	-0.265155019274516850,	
+-0.265203229232819970,	-0.265251438528114560,	-0.265299647160280590,	-0.265347855129197450,	-0.265396062434745120,	-0.265444269076802240,	-0.265492475055248640,	-0.265540680369963870,	
+-0.265588885020827840,	-0.265637089007719150,	-0.265685292330517740,	-0.265733494989103540,	-0.265781696983355130,	-0.265829898313152510,	-0.265878098978375170,	-0.265926298978902960,	
+-0.265974498314614620,	-0.266022696985390050,	-0.266070894991108700,	-0.266119092331650540,	-0.266167289006894240,	-0.266215485016719710,	-0.266263680361006450,	-0.266311875039634440,	
+-0.266360069052482270,	-0.266408262399430000,	-0.266456455080357040,	-0.266504647095143320,	-0.266552838443667620,	-0.266601029125809800,	-0.266649219141449840,	-0.266697408490466410,	
+-0.266745597172739430,	-0.266793785188148500,	-0.266841972536573550,	-0.266890159217893160,	-0.266938345231987450,	-0.266986530578735840,	-0.267034715258018310,	-0.267082899269713630,	
+-0.267131082613701660,	-0.267179265289861970,	-0.267227447298074570,	-0.267275628638218130,	-0.267323809310172580,	-0.267371989313817560,	-0.267420168649032950,	-0.267468347315697520,	
+-0.267516525313691190,	-0.267564702642894000,	-0.267612879303184610,	-0.267661055294443060,	-0.267709230616548830,	-0.267757405269381970,	-0.267805579252821170,	-0.267853752566746370,	
+-0.267901925211037280,	-0.267950097185573720,	-0.267998268490234560,	-0.268046439124899670,	-0.268094609089448710,	-0.268142778383761660,	-0.268190947007717230,	-0.268239114961195460,	
+-0.268287282244075890,	-0.268335448856238500,	-0.268383614797562060,	-0.268431780067926620,	-0.268479944667212140,	-0.268528108595297410,	-0.268576271852062400,	-0.268624434437386650,	
+-0.268672596351150320,	-0.268720757593232000,	-0.268768918163511840,	-0.268817078061869390,	-0.268865237288184620,	-0.268913395842336370,	-0.268961553724204610,	-0.269009710933668990,	
+-0.269057867470609500,	-0.269106023334904910,	-0.269154178526435250,	-0.269202333045080180,	-0.269250486890719680,	-0.269298640063232560,	-0.269346792562498830,	-0.269394944388398060,	
+-0.269443095540810420,	-0.269491246019614610,	-0.269539395824690660,	-0.269587544955918690,	-0.269635693413177390,	-0.269683841196346860,	-0.269731988305306760,	-0.269780134739937120,	
+-0.269828280500116650,	-0.269876425585725550,	-0.269924569996643330,	-0.269972713732750170,	-0.270020856793924740,	-0.270068999180047230,	-0.270117140890997140,	-0.270165281926654680,	
+-0.270213422286898600,	-0.270261561971608940,	-0.270309700980665370,	-0.270357839313948020,	-0.270405976971335620,	-0.270454113952708240,	-0.270502250257946050,	-0.270550385886927760,	
+-0.270598520839533560,	-0.270646655115643010,	-0.270694788715136300,	-0.270742921637892150,	-0.270791053883790710,	-0.270839185452711630,	-0.270887316344535000,	-0.270935446559139700,	
+-0.270983576096405720,	-0.271031704956212870,	-0.271079833138441140,	-0.271127960642969400,	-0.271176087469677750,	-0.271224213618445900,	-0.271272339089153940,	-0.271320463881680740,	
+-0.271368587995906350,	-0.271416711431710920,	-0.271464834188973270,	-0.271512956267573550,	-0.271561077667391400,	-0.271609198388307050,	-0.271657318430199250,	-0.271705437792948150,	
+-0.271753556476433400,	-0.271801674480535270,	-0.271849791805132470,	-0.271897908450105250,	-0.271946024415333220,	-0.271994139700696580,	-0.272042254306074090,	-0.272090368231346020,	
+-0.272138481476392080,	-0.272186594041092300,	-0.272234705925325620,	-0.272282817128972180,	-0.272330927651911690,	-0.272379037494024310,	-0.272427146655188910,	-0.272475255135285640,	
+-0.272523362934194660,	-0.272571470051794830,	-0.272619576487966360,	-0.272667682242588970,	-0.272715787315542750,	-0.272763891706706620,	-0.272811995415960800,	-0.272860098443184980,	
+-0.272908200788259340,	-0.272956302451062780,	-0.273004403431475470,	-0.273052503729377120,	-0.273100603344647970,	-0.273148702277166870,	-0.273196800526814050,	-0.273244898093469190,	
+-0.273292994977012480,	-0.273341091177322910,	-0.273389186694280580,	-0.273437281527765750,	-0.273485375677657240,	-0.273533469143835360,	-0.273581561926179770,	-0.273629654024570680,	
+-0.273677745438887070,	-0.273725836169009030,	-0.273773926214816440,	-0.273822015576189460,	-0.273870104253007010,	-0.273918192245149350,	-0.273966279552496140,	-0.274014366174927690,	
+-0.274062452112322890,	-0.274110537364561980,	-0.274158621931524680,	-0.274206705813091310,	-0.274254789009140690,	-0.274302871519553130,	-0.274350953344208840,	-0.274399034482986690,	
+-0.274447114935766960,	-0.274495194702429500,	-0.274543273782854420,	-0.274591352176920770,	-0.274639429884508680,	-0.274687506905498090,	-0.274735583239769100,	-0.274783658887200740,	
+-0.274831733847673290,	-0.274879808121066440,	-0.274927881707260510,	-0.274975954606134440,	-0.275024026817568550,	-0.275072098341442530,	-0.275120169177636710,	-0.275168239326030020,	
+-0.275216308786502720,	-0.275264377558935120,	-0.275312445643206120,	-0.275360513039196010,	-0.275408579746784620,	-0.275456645765852210,	-0.275504711096277780,	-0.275552775737941570,	
+-0.275600839690723350,	-0.275648902954503560,	-0.275696965529161010,	-0.275745027414576070,	-0.275793088610628570,	-0.275841149117198760,	-0.275889208934165690,	-0.275937268061409560,	
+-0.275985326498810250,	-0.276033384246248070,	-0.276081441303602020,	-0.276129497670752340,	-0.276177553347578930,	-0.276225608333962040,	-0.276273662629780700,	-0.276321716234915250,	
+-0.276369769149245880,	-0.276417821372651700,	-0.276465872905012950,	-0.276513923746209530,	-0.276561973896121750,	-0.276610023354628590,	-0.276658072121610370,	-0.276706120196946960,	
+-0.276754167580518680,	-0.276802214272204530,	-0.276850260271884860,	-0.276898305579439560,	-0.276946350194748890,	-0.276994394117691940,	-0.277042437348149040,	-0.277090479886000000,	
+-0.277138521731125190,	-0.277186562883403650,	-0.277234603342715710,	-0.277282643108941680,	-0.277330682181960660,	-0.277378720561652860,	-0.277426758247898310,	-0.277474795240577280,	
+-0.277522831539568860,	-0.277570867144753320,	-0.277618902056010640,	-0.277666936273221090,	-0.277714969796263810,	-0.277763002625019070,	-0.277811034759366860,	-0.277859066199187490,	
+-0.277907096944360050,	-0.277955126994764820,	-0.278003156350281780,	-0.278051185010791290,	-0.278099212976172410,	-0.278147240246305490,	-0.278195266821070930,	-0.278243292700347700,	
+-0.278291317884016290,	-0.278339342371956620,	-0.278387366164048970,	-0.278435389260172470,	-0.278483411660207510,	-0.278531433364034020,	-0.278579454371532420,	-0.278627474682581700,	
+-0.278675494297062290,	-0.278723513214854170,	-0.278771531435837720,	-0.278819548959891970,	-0.278867565786897360,	-0.278915581916733820,	-0.278963597349281780,	-0.279011612084420320,	
+-0.279059626122029840,	-0.279107639461990240,	-0.279155652104182030,	-0.279203664048484230,	-0.279251675294777290,	-0.279299685842941570,	-0.279347695692856220,	-0.279395704844401630,	
+-0.279443713297457760,	-0.279491721051905060,	-0.279539728107622620,	-0.279587734464490810,	-0.279635740122389730,	-0.279683745081199700,	-0.279731749340799920,	-0.279779752901070710,	
+-0.279827755761892170,	-0.279875757923144620,	-0.279923759384707260,	-0.279971760146460520,	-0.280019760208284400,	-0.280067759570059250,	-0.280115758231664290,	-0.280163756192979950,	
+-0.280211753453886660,	-0.280259750014263510,	-0.280307745873991040,	-0.280355741032949190,	-0.280403735491018380,	-0.280451729248077870,	-0.280499722304007990,	-0.280547714658688830,	
+-0.280595706312000760,	-0.280643697263823040,	-0.280691687514036060,	-0.280739677062519900,	-0.280787665909154940,	-0.280835654053820380,	-0.280883641496396660,	-0.280931628236763880,	
+-0.280979614274802450,	-0.281027599610391590,	-0.281075584243411670,	-0.281123568173743290,	-0.281171551401265480,	-0.281219533925858860,	-0.281267515747403330,	-0.281315496865779500,	
+-0.281363477280866470,	-0.281411456992544770,	-0.281459436000694450,	-0.281507414305195940,	-0.281555391905928430,	-0.281603368802772480,	-0.281651344995608120,	-0.281699320484315780,	
+-0.281747295268774730,	-0.281795269348865450,	-0.281843242724468030,	-0.281891215395462860,	-0.281939187361729290,	-0.281987158623147720,	-0.282035129179598660,	-0.282083099030961400,	
+-0.282131068177116360,	-0.282179036617943630,	-0.282227004353323820,	-0.282274971383136010,	-0.282322937707260750,	-0.282370903325578180,	-0.282418868237968750,	-0.282466832444311760,	
+-0.282514795944487700,	-0.282562758738376610,	-0.282610720825859030,	-0.282658682206814280,	-0.282706642881122790,	-0.282754602848664720,	-0.282802562109320530,	-0.282850520662969510,	
+-0.282898478509492230,	-0.282946435648768760,	-0.282994392080679560,	-0.283042347805104010,	-0.283090302821922550,	-0.283138257131015810,	-0.283186210732262970,	-0.283234163625544600,	
+-0.283282115810740810,	-0.283330067287732190,	-0.283378018056397950,	-0.283425968116618690,	-0.283473917468274490,	-0.283521866111245970,	-0.283569814045412320,	-0.283617761270654080,	
+-0.283665707786851520,	-0.283713653593885060,	-0.283761598691634090,	-0.283809543079979080,	-0.283857486758800240,	-0.283905429727978110,	-0.283953371987391960,	-0.284001313536922370,	
+-0.284049254376449960,	-0.284097194505853970,	-0.284145133925015000,	-0.284193072633813220,	-0.284241010632129140,	-0.284288947919842110,	-0.284336884496832750,	-0.284384820362981130,	
+-0.284432755518167930,	-0.284480689962272380,	-0.284528623695175120,	-0.284576556716756300,	-0.284624489026896520,	-0.284672420625475100,	-0.284720351512372570,	-0.284768281687469200,	
+-0.284816211150645590,	-0.284864139901781000,	-0.284912067940756020,	-0.284959995267451360,	-0.285007921881746230,	-0.285055847783521330,	-0.285103772972656820,	-0.285151697449033290,	
+-0.285199621212530060,	-0.285247544263027790,	-0.285295466600406720,	-0.285343388224547360,	-0.285391309135329060,	-0.285439229332632550,	-0.285487148816337970,	-0.285535067586325910,	
+-0.285582985642475750,	-0.285630902984668140,	-0.285678819612783300,	-0.285726735526701800,	-0.285774650726303090,	-0.285822565211467710,	-0.285870478982075900,	-0.285918392038008340,	
+-0.285966304379144390,	-0.286014216005364640,	-0.286062126916549810,	-0.286110037112579210,	-0.286157946593333550,	-0.286205855358693030,	-0.286253763408538250,	-0.286301670742748650,	
+-0.286349577361204920,	-0.286397483263787170,	-0.286445388450376200,	-0.286493292920851290,	-0.286541196675093200,	-0.286589099712982080,	-0.286637002034398620,	-0.286684903639222280,	
+-0.286732804527333630,	-0.286780704698613000,	-0.286828604152941040,	-0.286876502890197120,	-0.286924400910261950,	-0.286972298213016230,	-0.287020194798339350,	-0.287068090666111940,	
+-0.287115985816214280,	-0.287163880248527130,	-0.287211773962929850,	-0.287259666959303110,	-0.287307559237527210,	-0.287355450797482870,	-0.287403341639049460,	-0.287451231762107680,	
+-0.287499121166537810,	-0.287547009852220590,	-0.287594897819035410,	-0.287642785066862970,	-0.287690671595583590,	-0.287738557405077980,	-0.287786442495225500,	-0.287834326865906930,	
+-0.287882210517002970,	-0.287930093448393100,	-0.287977975659957920,	-0.288025857151577860,	-0.288073737923133570,	-0.288121617974504530,	-0.288169497305571400,	-0.288217375916214550,	
+-0.288265253806314680,	-0.288313130975751230,	-0.288361007424404960,	-0.288408883152156240,	-0.288456758158885660,	-0.288504632444472770,	-0.288552506008798340,	-0.288600378851742610,	
+-0.288648250973186360,	-0.288696122373009070,	-0.288743993051091440,	-0.288791863007314300,	-0.288839732241557070,	-0.288887600753700460,	-0.288935468543624900,	-0.288983335611211090,	
+-0.289031201956338520,	-0.289079067578887900,	-0.289126932478739660,	-0.289174796655774500,	-0.289222660109871910,	-0.289270522840912700,	-0.289318384848777140,	-0.289366246133346050,	
+-0.289414106694498960,	-0.289461966532116590,	-0.289509825646079240,	-0.289557684036267860,	-0.289605541702561750,	-0.289653398644841850,	-0.289701254862988420,	-0.289749110356882280,	
+-0.289796965126402960,	-0.289844819171431180,	-0.289892672491847800,	-0.289940525087532370,	-0.289988376958365550,	-0.290036228104227860,	-0.290084078524999960,	-0.290131928220561440,	
+-0.290179777190793130,	-0.290227625435575400,	-0.290275472954789000,	-0.290323319748313490,	-0.290371165816029670,	-0.290419011157817930,	-0.290466855773559130,	-0.290514699663132760,	
+-0.290562542826419580,	-0.290610385263300130,	-0.290658226973655060,	-0.290706067957364030,	-0.290753908214307850,	-0.290801747744367340,	-0.290849586547421990,	-0.290897424623352660,	
+-0.290945261972039850,	-0.290993098593364250,	-0.291040934487205470,	-0.291088769653444380,	-0.291136604091961350,	-0.291184437802637250,	-0.291232270785351630,	-0.291280103039985310,	
+-0.291327934566418760,	-0.291375765364532800,	-0.291423595434206980,	-0.291471424775322170,	-0.291519253387758800,	-0.291567081271397740,	-0.291614908426118590,	-0.291662734851802110,	
+-0.291710560548329220,	-0.291758385515579530,	-0.291806209753433850,	-0.291854033261772670,	-0.291901856040476800,	-0.291949678089425900,	-0.291997499408500780,	-0.292045319997581930,	
+-0.292093139856550170,	-0.292140958985285190,	-0.292188777383667770,	-0.292236595051578400,	-0.292284411988897990,	-0.292332228195506140,	-0.292380043671283670,	-0.292427858416111130,	
+-0.292475672429869380,	-0.292523485712438020,	-0.292571298263697930,	-0.292619110083529590,	-0.292666921171813920,	-0.292714731528430470,	-0.292762541153260280,	-0.292810350046184110,	
+-0.292858158207081610,	-0.292905965635833760,	-0.292953772332321010,	-0.293001578296424200,	-0.293049383528023070,	-0.293097188026998470,	-0.293144991793230840,	-0.293192794826601210,	
+-0.293240597126989190,	-0.293288398694275640,	-0.293336199528341110,	-0.293383999629066470,	-0.293431798996331480,	-0.293479597630016910,	-0.293527395530003400,	-0.293575192696171830,	
+-0.293622989128401790,	-0.293670784826574330,	-0.293718579790570370,	-0.293766374020269450,	-0.293814167515552670,	-0.293861960276300400,	-0.293909752302393690,	-0.293957543593712180,	
+-0.294005334150136800,	-0.294053123971548090,	-0.294100913057827040,	-0.294148701408853240,	-0.294196489024507680,	-0.294244275904670890,	-0.294292062049223870,	-0.294339847458046260,	
+-0.294387632131018980,	-0.294435416068022650,	-0.294483199268938230,	-0.294530981733645390,	-0.294578763462025050,	-0.294626544453958250,	-0.294674324709324700,	-0.294722104228005320,	
+-0.294769883009880660,	-0.294817661054831700,	-0.294865438362738210,	-0.294913214933481100,	-0.294960990766940930,	-0.295008765862998730,	-0.295056540221534210,	-0.295104313842428300,	
+-0.295152086725561650,	-0.295199858870815180,	-0.295247630278068660,	-0.295295400947203020,	-0.295343170878098920,	-0.295390940070637320,	-0.295438708524697890,	-0.295486476240161780,	
+-0.295534243216909850,	-0.295582009454821880,	-0.295629774953778900,	-0.295677539713661450,	-0.295725303734350630,	-0.295773067015726090,	-0.295820829557668920,	-0.295868591360059610,	
+-0.295916352422779310,	-0.295964112745707660,	-0.296011872328725780,	-0.296059631171714190,	-0.296107389274553930,	-0.296155146637124780,	-0.296202903259307760,	-0.296250659140983530,	
+-0.296298414282033020,	-0.296346168682336040,	-0.296393922341773700,	-0.296441675260226520,	-0.296489427437575560,	-0.296537178873700620,	-0.296584929568482760,	-0.296632679521803000,	
+-0.296680428733541060,	-0.296728177203578080,	-0.296775924931794670,	-0.296823671918071850,	-0.296871418162289460,	-0.296919163664328520,	-0.296966908424069640,	-0.297014652441393910,	
+-0.297062395716181150,	-0.297110138248312390,	-0.297157880037668300,	-0.297205621084129960,	-0.297253361387577080,	-0.297301100947890810,	-0.297348839764951800,	-0.297396577838641150,	
+-0.297444315168838570,	-0.297492051755425260,	-0.297539787598282200,	-0.297587522697289280,	-0.297635257052327520,	-0.297682990663277640,	-0.297730723530020670,	-0.297778455652436550,	
+-0.297826187030406200,	-0.297873917663810440,	-0.297921647552530310,	-0.297969376696445580,	-0.298017105095437440,	-0.298064832749386550,	-0.298112559658174010,	-0.298160285821679640,	
+-0.298208011239784580,	-0.298255735912369420,	-0.298303459839315390,	-0.298351183020502290,	-0.298398905455811210,	-0.298446627145123320,	-0.298494348088318430,	-0.298542068285277680,	
+-0.298589787735881740,	-0.298637506440011750,	-0.298685224397547580,	-0.298732941608370330,	-0.298780658072360760,	-0.298828373789399910,	-0.298876088759367780,	-0.298923802982145380,	
+-0.298971516457613500,	-0.299019229185653210,	-0.299066941166144460,	-0.299114652398968340,	-0.299162362884005610,	-0.299210072621137410,	-0.299257781610243580,	-0.299305489851205250,	
+-0.299353197343903250,	-0.299400904088218680,	-0.299448610084031450,	-0.299496315331222620,	-0.299544019829673490,	-0.299591723579263890,	-0.299639426579874910,	-0.299687128831387430,	
+-0.299734830333682530,	-0.299782531086640160,	-0.299830231090141400,	-0.299877930344067120,	-0.299925628848298430,	-0.299973326602715200,	-0.300021023607198680,	-0.300068719861629580,	
+-0.300116415365889180,	-0.300164110119857220,	-0.300211804123415080,	-0.300259497376443360,	-0.300307189878823320,	-0.300354881630434940,	-0.300402572631159330,	-0.300450262880877670,	
+-0.300497952379469970,	-0.300545641126817360,	-0.300593329122800680,	-0.300641016367301120,	-0.300688702860198550,	-0.300736388601374250,	-0.300784073590708970,	-0.300831757828083910,	
+-0.300879441313379010,	-0.300927124046475590,	-0.300974806027254290,	-0.301022487255596440,	-0.301070167731381900,	-0.301117847454491990,	-0.301165526424807430,	-0.301213204642209520,	
+-0.301260882106578140,	-0.301308558817794560,	-0.301356234775740030,	-0.301403909980294430,	-0.301451584431339130,	-0.301499258128754830,	-0.301546931072422810,	-0.301594603262223040,	
+-0.301642274698036730,	-0.301689945379744750,	-0.301737615307228370,	-0.301785284480367510,	-0.301832952899043440,	-0.301880620563136970,	-0.301928287472529370,	-0.301975953627100670,	
+-0.302023619026732030,	-0.302071283671304370,	-0.302118947560698900,	-0.302166610694795670,	-0.302214273073475930,	-0.302261934696620880,	-0.302309595564110630,	-0.302357255675826330,	
+-0.302404915031648960,	-0.302452573631459660,	-0.302500231475138550,	-0.302547888562566810,	-0.302595544893625390,	-0.302643200468195480,	-0.302690855286157190,	-0.302738509347391770,	
+-0.302786162651780040,	-0.302833815199203380,	-0.302881466989541710,	-0.302929118022676410,	-0.302976768298488300,	-0.303024417816858680,	-0.303072066577667610,	-0.303119714580796340,	
+-0.303167361826125860,	-0.303215008313537320,	-0.303262654042910860,	-0.303310299014127760,	-0.303357943227069380,	-0.303405586681615660,	-0.303453229377648010,	-0.303500871315047270,	
+-0.303548512493694740,	-0.303596152913470580,	-0.303643792574256000,	-0.303691431475931920,	-0.303739069618379710,	-0.303786707001479420,	-0.303834343625112360,	-0.303881979489159400,	
+-0.303929614593501930,	-0.303977248938020030,	-0.304024882522594960,	-0.304072515347107720,	-0.304120147411439610,	-0.304167778715470680,	-0.304215409259082360,	-0.304263039042155900,	
+-0.304310668064571410,	-0.304358296326210250,	-0.304405923826953360,	-0.304453550566682110,	-0.304501176545276530,	-0.304548801762618000,	-0.304596426218587510,	-0.304644049913066370,	
+-0.304691672845934620,	-0.304739295017073750,	-0.304786916426364630,	-0.304834537073688630,	-0.304882156958925900,	-0.304929776081957700,	-0.304977394442665140,	-0.305025012040929470,	
+-0.305072628876630890,	-0.305120244949650680,	-0.305167860259870300,	-0.305215474807169870,	-0.305263088591430750,	-0.305310701612533930,	-0.305358313870360720,	-0.305405925364791330,	
+-0.305453536095707130,	-0.305501146062989120,	-0.305548755266518590,	-0.305596363706175820,	-0.305643971381842130,	-0.305691578293398490,	-0.305739184440726340,	-0.305786789823705770,	
+-0.305834394442218270,	-0.305881998296144760,	-0.305929601385366680,	-0.305977203709764220,	-0.306024805269218710,	-0.306072406063611190,	-0.306120006092823080,	-0.306167605356734480,	
+-0.306215203855226940,	-0.306262801588181810,	-0.306310398555479200,	-0.306357994757000650,	-0.306405590192627090,	-0.306453184862239990,	-0.306500778765719460,	-0.306548371902947040,	
+-0.306595964273803650,	-0.306643555878170770,	-0.306691146715928620,	-0.306738736786958570,	-0.306786326091141700,	-0.306833914628359410,	-0.306881502398491930,	-0.306929089401420720,	
+-0.306976675637026740,	-0.307024261105191540,	-0.307071845805795220,	-0.307119429738719310,	-0.307167012903845240,	-0.307214595301053220,	-0.307262176930224670,	-0.307309757791240760,	
+-0.307357337883982780,	-0.307404917208331130,	-0.307452495764167110,	-0.307500073551371880,	-0.307547650569826910,	-0.307595226819412370,	-0.307642802300009790,	-0.307690377011500150,	
+-0.307737950953765050,	-0.307785524126684580,	-0.307833096530140350,	-0.307880668164013380,	-0.307928239028185170,	-0.307975809122535920,	-0.308023378446947160,	-0.308070947001300330,	
+-0.308118514785475750,	-0.308166081799354900,	-0.308213648042818810,	-0.308261213515749030,	-0.308308778218025830,	-0.308356342149530670,	-0.308403905310144610,	-0.308451467699749240,	
+-0.308499029318224820,	-0.308546590165452770,	-0.308594150241314260,	-0.308641709545690810,	-0.308689268078462640,	-0.308736825839511290,	-0.308784382828717900,	-0.308831939045964010,	
+-0.308879494491129780,	-0.308927049164096860,	-0.308974603064746280,	-0.309022156192959640,	-0.309069708548617210,	-0.309117260131600460,	-0.309164810941791050,	-0.309212360979069120,	
+-0.309259910243316340,	-0.309307458734413730,	-0.309355006452242950,	-0.309402553396684210,	-0.309450099567619100,	-0.309497644964928710,	-0.309545189588494640,	-0.309592733438197150,	
+-0.309640276513917900,	-0.309687818815537920,	-0.309735360342938800,	-0.309782901096000870,	-0.309830441074605670,	-0.309877980278634390,	-0.309925518707968580,	-0.309973056362488510,	
+-0.310020593242075870,	-0.310068129346612100,	-0.310115664675977620,	-0.310163199230053980,	-0.310210733008722370,	-0.310258266011864290,	-0.310305798239360160,	-0.310353329691091530,	
+-0.310400860366939590,	-0.310448390266785890,	-0.310495919390510800,	-0.310543447737995910,	-0.310590975309122440,	-0.310638502103771920,	-0.310686028121824720,	-0.310733553363162440,	
+-0.310781077827666290,	-0.310828601515217850,	-0.310876124425697510,	-0.310923646558986850,	-0.310971167914967540,	-0.311018688493519820,	-0.311066208294525410,	-0.311113727317865460,	
+-0.311161245563421670,	-0.311208763031074250,	-0.311256279720705020,	-0.311303795632195010,	-0.311351310765425990,	-0.311398825120278280,	-0.311446338696633460,	-0.311493851494372810,	
+-0.311541363513377970,	-0.311588874753529250,	-0.311636385214708380,	-0.311683894896796540,	-0.311731403799675400,	-0.311778911923225320,	-0.311826419267327960,	-0.311873925831864960,	
+-0.311921431616716760,	-0.311968936621764950,	-0.312016440846890840,	-0.312063944291975980,	-0.312111446956900910,	-0.312158948841547160,	-0.312206449945796050,	-0.312253950269529290,	
+-0.312301449812627200,	-0.312348948574971470,	-0.312396446556443390,	-0.312443943756924580,	-0.312491440176295490,	-0.312538935814437870,	-0.312586430671232820,	-0.312633924746562150,	
+-0.312681418040306300,	-0.312728910552346860,	-0.312776402282565150,	-0.312823893230842810,	-0.312871383397060390,	-0.312918872781099480,	-0.312966361382841780,	-0.313013849202167790,	
+-0.313061336238959150,	-0.313108822493097240,	-0.313156307964463640,	-0.313203792652938850,	-0.313251276558404570,	-0.313298759680742110,	-0.313346242019833190,	-0.313393723575558230,	
+-0.313441204347798930,	-0.313488684336436670,	-0.313536163541353050,	-0.313583641962428660,	-0.313631119599545150,	-0.313678596452583890,	-0.313726072521426480,	-0.313773547805953510,	
+-0.313821022306046690,	-0.313868496021587670,	-0.313915968952457050,	-0.313963441098536470,	-0.314010912459707300,	-0.314058383035851260,	-0.314105852826848890,	-0.314153321832581820,	
+-0.314200790052931500,	-0.314248257487779630,	-0.314295724137006630,	-0.314343190000494380,	-0.314390655078124140,	-0.314438119369777670,	-0.314485582875335510,	-0.314533045594679370,	
+-0.314580507527690620,	-0.314627968674251020,	-0.314675429034241060,	-0.314722888607542550,	-0.314770347394037200,	-0.314817805393605600,	-0.314865262606129510,	-0.314912719031490210,	
+-0.314960174669569600,	-0.315007629520248080,	-0.315055083583407500,	-0.315102536858929190,	-0.315149989346694970,	-0.315197441046585370,	-0.315244891958482150,	-0.315292342082266750,	
+-0.315339791417820870,	-0.315387239965025100,	-0.315434687723761210,	-0.315482134693910620,	-0.315529580875355150,	-0.315577026267975240,	-0.315624470871652800,	-0.315671914686269210,	
+-0.315719357711706230,	-0.315766799947844400,	-0.315814241394565600,	-0.315861682051751640,	-0.315909121919283000,	-0.315956560997041610,	-0.316003999284908800,	-0.316051436782766370,	
+-0.316098873490494980,	-0.316146309407976390,	-0.316193744535092030,	-0.316241178871723700,	-0.316288612417752020,	-0.316336045173058860,	-0.316383477137525520,	-0.316430908311033930,	
+-0.316478338693464640,	-0.316525768284699530,	-0.316573197084620010,	-0.316620625093107900,	-0.316668052310043750,	-0.316715478735309530,	-0.316762904368787010,	-0.316810329210356840,	
+-0.316857753259900840,	-0.316905176517300440,	-0.316952598982437550,	-0.317000020655192670,	-0.317047441535447780,	-0.317094861623084310,	-0.317142280917984080,	-0.317189699420027730,	
+-0.317237117129097130,	-0.317284534045073780,	-0.317331950167839490,	-0.317379365497274860,	-0.317426780033261860,	-0.317474193775681920,	-0.317521606724416870,	-0.317569018879347410,	
+-0.317616430240355410,	-0.317663840807322740,	-0.317711250580130060,	-0.317758659558659280,	-0.317806067742791800,	-0.317853475132409580,	-0.317900881727393280,	-0.317948287527624770,	
+-0.317995692532985540,	-0.318043096743357460,	-0.318090500158621280,	-0.318137902778658780,	-0.318185304603351590,	-0.318232705632581550,	-0.318280105866229290,	-0.318327505304176750,	
+-0.318374903946305520,	-0.318422301792497360,	-0.318469698842633100,	-0.318517095096594590,	-0.318564490554263720,	-0.318611885215521250,	-0.318659279080249050,	-0.318706672148328600,	
+-0.318754064419641940,	-0.318801455894069720,	-0.318848846571493820,	-0.318896236451795820,	-0.318943625534857610,	-0.318991013820560000,	-0.319038401308784800,	-0.319085787999413560,	
+-0.319133173892328310,	-0.319180558987409770,	-0.319227943284539740,	-0.319275326783599880,	-0.319322709484472110,	-0.319370091387037200,	-0.319417472491177020,	-0.319464852796773170,	
+-0.319512232303707620,	-0.319559611011861030,	-0.319606988921115440,	-0.319654366031352780,	-0.319701742342453800,	-0.319749117854300490,	-0.319796492566774340,	-0.319843866479757380,	
+-0.319891239593130370,	-0.319938611906775250,	-0.319985983420573550,	-0.320033354134407370,	-0.320080724048157410,	-0.320128093161705600,	-0.320175461474933530,	-0.320222828987723250,	
+-0.320270195699955460,	-0.320317561611512200,	-0.320364926722275070,	-0.320412291032125980,	-0.320459654540945770,	-0.320507017248616470,	-0.320554379155020000,	-0.320601740260037130,	
+-0.320649100563549950,	-0.320696460065440000,	-0.320743818765589380,	-0.320791176663878740,	-0.320838533760190170,	-0.320885890054405270,	-0.320933245546406010,	-0.320980600236073280,	
+-0.321027954123289050,	-0.321075307207934920,	-0.321122659489892940,	-0.321170010969043910,	-0.321217361645269820,	-0.321264711518452320,	-0.321312060588473500,	-0.321359408855214080,	
+-0.321406756318556140,	-0.321454102978381730,	-0.321501448834571660,	-0.321548793887007970,	-0.321596138135572310,	-0.321643481580146660,	-0.321690824220611960,	-0.321738166056850130,	
+-0.321785507088742930,	-0.321832847316172340,	-0.321880186739019300,	-0.321927525357165730,	-0.321974863170493340,	-0.322022200178884220,	-0.322069536382219190,	-0.322116871780380290,	
+-0.322164206373249270,	-0.322211540160708130,	-0.322258873142637680,	-0.322306205318920070,	-0.322353536689436950,	-0.322400867254070410,	-0.322448197012701330,	-0.322495525965211690,	
+-0.322542854111483700,	-0.322590181451398120,	-0.322637507984837090,	-0.322684833711682330,	-0.322732158631815870,	-0.322779482745118580,	-0.322826806051472630,	-0.322874128550759590,	
+-0.322921450242861730,	-0.322968771127659760,	-0.323016091205035880,	-0.323063410474871800,	-0.323110728937049620,	-0.323158046591450140,	-0.323205363437955580,	-0.323252679476447650,	
+-0.323299994706808370,	-0.323347309128918740,	-0.323394622742660790,	-0.323441935547916730,	-0.323489247544567430,	-0.323536558732494980,	-0.323583869111581160,	-0.323631178681708040,	
+-0.323678487442756620,	-0.323725795394608940,	-0.323773102537146750,	-0.323820408870252260,	-0.323867714393806350,	-0.323915019107691100,	-0.323962323011788340,	-0.324009626105980160,	
+-0.324056928390147550,	-0.324104229864172530,	-0.324151530527936990,	-0.324198830381323080,	-0.324246129424211600,	-0.324293427656484830,	-0.324340725078024920,	-0.324388021688712780,	
+-0.324435317488430570,	-0.324482612477060120,	-0.324529906654483500,	-0.324577200020581710,	-0.324624492575236900,	-0.324671784318330880,	-0.324719075249745800,	-0.324766365369362650,	
+-0.324813654677063520,	-0.324860943172730340,	-0.324908230856245150,	-0.324955517727488990,	-0.325002803786344050,	-0.325050089032692110,	-0.325097373466415320,	-0.325144657087394710,	
+-0.325191939895512430,	-0.325239221890650740,	-0.325286503072690580,	-0.325333783441514200,	-0.325381062997003310,	-0.325428341739040170,	-0.325475619667505770,	-0.325522896782282360,	
+-0.325570173083251650,	-0.325617448570295950,	-0.325664723243296260,	-0.325711997102134660,	-0.325759270146693150,	-0.325806542376853860,	-0.325853813792497780,	-0.325901084393507180,	
+-0.325948354179763870,	-0.325995623151150100,	-0.326042891307546820,	-0.326090158648836340,	-0.326137425174900460,	-0.326184690885621460,	-0.326231955780880270,	-0.326279219860559240,	
+-0.326326483124540550,	-0.326373745572705210,	-0.326421007204935550,	-0.326468268021113340,	-0.326515528021120880,	-0.326562787204839220,	-0.326610045572150560,	-0.326657303122936780,	
+-0.326704559857080190,	-0.326751815774461770,	-0.326799070874963790,	-0.326846325158468120,	-0.326893578624857130,	-0.326940831274011690,	-0.326988083105814230,	-0.327035334120146510,	
+-0.327082584316890910,	-0.327129833695928460,	-0.327177082257141370,	-0.327224330000412010,	-0.327271576925621420,	-0.327318823032651920,	-0.327366068321385320,	-0.327413312791703940,	
+-0.327460556443488930,	-0.327507799276622490,	-0.327555041290986500,	-0.327602282486463390,	-0.327649522862934140,	-0.327696762420281120,	-0.327744001158386140,	-0.327791239077131590,	
+-0.327838476176398550,	-0.327885712456069290,	-0.327932947916025730,	-0.327980182556150250,	-0.328027416376323930,	-0.328074649376429000,	-0.328121881556347920,	-0.328169112915961680,	
+-0.328216343455152660,	-0.328263573173802840,	-0.328310802071794420,	-0.328358030149008610,	-0.328405257405327780,	-0.328452483840633750,	-0.328499709454808940,	-0.328546934247734400,	
+-0.328594158219292550,	-0.328641381369365330,	-0.328688603697835090,	-0.328735825204582890,	-0.328783045889491090,	-0.328830265752441730,	-0.328877484793317130,	-0.328924703011998330,	
+-0.328971920408367870,	-0.329019136982307560,	-0.329066352733699830,	-0.329113567662425780,	-0.329160781768367830,	-0.329207995051408350,	-0.329255207511428450,	-0.329302419148310540,	
+-0.329349629961936560,	-0.329396839952188940,	-0.329444049118948810,	-0.329491257462098560,	-0.329538464981520170,	-0.329585671677096010,	-0.329632877548707240,	-0.329680082596236320,	
+-0.329727286819565200,	-0.329774490218576240,	-0.329821692793150660,	-0.329868894543170870,	-0.329916095468518800,	-0.329963295569076940,	-0.330010494844726390,	-0.330057693295349620,	
+-0.330104890920829060,	-0.330152087721045820,	-0.330199283695882360,	-0.330246478845220740,	-0.330293673168943260,	-0.330340866666931240,	-0.330388059339067060,	-0.330435251185232700,	
+-0.330482442205310640,	-0.330529632399182040,	-0.330576821766729370,	-0.330624010307834670,	-0.330671198022380320,	-0.330718384910247630,	-0.330765570971318920,	-0.330812756205476290,	
+-0.330859940612602150,	-0.330907124192577780,	-0.330954306945285600,	-0.331001488870608100,	-0.331048669968426410,	-0.331095850238623090,	-0.331143029681080110,	-0.331190208295679970,	
+-0.331237386082303910,	-0.331284563040834420,	-0.331331739171153440,	-0.331378914473143600,	-0.331426088946686010,	-0.331473262591663210,	-0.331520435407957280,	-0.331567607395450660,	
+-0.331614778554024600,	-0.331661948883561600,	-0.331709118383943740,	-0.331756287055053500,	-0.331803454896772100,	-0.331850621908982070,	-0.331897788091565890,	-0.331944953444404890,	
+-0.331992117967381430,	-0.332039281660377720,	-0.332086444523276180,	-0.332133606555958140,	-0.332180767758306070,	-0.332227928130202130,	-0.332275087671528750,	-0.332322246382167230,	
+-0.332369404262000070,	-0.332416561310909460,	-0.332463717528777850,	-0.332510872915486480,	-0.332558027470917950,	-0.332605181194954360,	-0.332652334087478240,	-0.332699486148370860,	
+-0.332746637377514750,	-0.332793787774792070,	-0.332840937340085350,	-0.332888086073275860,	-0.332935233974246130,	-0.332982381042878750,	-0.333029527279054990,	-0.333076672682657450,	
+-0.333123817253568210,	-0.333170960991669820,	-0.333218103896843640,	-0.333265245968972170,	-0.333312387207937600,	-0.333359527613622470,	-0.333406667185908110,	-0.333453805924677100,	
+-0.333500943829811550,	-0.333548080901194090,	-0.333595217138705990,	-0.333642352542229850,	-0.333689487111647810,	-0.333736620846842470,	-0.333783753747695200,	-0.333830885814088480,	
+-0.333878017045905030,	-0.333925147443026090,	-0.333972277005334270,	-0.334019405732711830,	-0.334066533625041180,	-0.334113660682203880,	-0.334160786904082350,	-0.334207912290558910,	
+-0.334255036841516080,	-0.334302160556835260,	-0.334349283436399030,	-0.334396405480089590,	-0.334443526687789540,	-0.334490647059380250,	-0.334537766594744380,	-0.334584885293764070,	
+-0.334632003156321970,	-0.334679120182299390,	-0.334726236371579110,	-0.334773351724043600,	-0.334820466239574290,	-0.334867579918053830,	-0.334914692759364420,	-0.334961804763388660,	
+-0.335008915930008030,	-0.335056026259105080,	-0.335103135750562050,	-0.335150244404261610,	-0.335197352220085180,	-0.335244459197915350,	-0.335291565337634320,	-0.335338670639124870,	
+-0.335385775102268250,	-0.335432878726947270,	-0.335479981513044030,	-0.335527083460441300,	-0.335574184569020380,	-0.335621284838664050,	-0.335668384269254490,	-0.335715482860674430,	
+-0.335762580612805230,	-0.335809677525529540,	-0.335856773598730120,	-0.335903868832288290,	-0.335950963226086810,	-0.335998056780007940,	-0.336045149493934380,	-0.336092241367747460,	
+-0.336139332401329980,	-0.336186422594564160,	-0.336233511947332700,	-0.336280600459517020,	-0.336327688130999840,	-0.336374774961663460,	-0.336421860951390590,	-0.336468946100062620,	
+-0.336516030407562280,	-0.336563113873771860,	-0.336610196498574040,	-0.336657278281850380,	-0.336704359223483520,	-0.336751439323356110,	-0.336798518581349740,	-0.336845596997347060,	
+-0.336892674571230400,	-0.336939751302882450,	-0.336986827192184760,	-0.337033902239019910,	-0.337080976443270400,	-0.337128049804818810,	-0.337175122323546680,	-0.337222193999336730,	
+-0.337269264832071310,	-0.337316334821633200,	-0.337363403967903760,	-0.337410472270765820,	-0.337457539730101730,	-0.337504606345794210,	-0.337551672117724740,	-0.337598737045776090,	
+-0.337645801129831000,	-0.337692864369771030,	-0.337739926765478870,	-0.337786988316836900,	-0.337834049023727880,	-0.337881108886033340,	-0.337928167903636000,	-0.337975226076418220,	
+-0.338022283404262820,	-0.338069339887051350,	-0.338116395524666440,	-0.338163450316990580,	-0.338210504263906530,	-0.338257557365295780,	-0.338304609621041090,	-0.338351661031024930,	
+-0.338398711595130020,	-0.338445761313237950,	-0.338492810185231420,	-0.338539858210993310,	-0.338586905390405150,	-0.338633951723349700,	-0.338680997209709400,	-0.338728041849367000,	
+-0.338775085642204100,	-0.338822128588103460,	-0.338869170686947550,	-0.338916211938619090,	-0.338963252342999680,	-0.339010291899972120,	-0.339057330609418840,	-0.339104368471222720,	
+-0.339151405485265180,	-0.339198441651429150,	-0.339245476969597000,	-0.339292511439651610,	-0.339339545061474510,	-0.339386577834948580,	-0.339433609759956180,	-0.339480640836380130,	
+-0.339527671064102090,	-0.339574700443004920,	-0.339621728972971330,	-0.339668756653883070,	-0.339715783485622870,	-0.339762809468073250,	-0.339809834601117020,	-0.339856858884635790,	
+-0.339903882318512370,	-0.339950904902629300,	-0.339997926636869340,	-0.340044947521114190,	-0.340091967555246620,	-0.340138986739149160,	-0.340186005072704630,	-0.340233022555794740,	
+-0.340280039188302240,	-0.340327054970109620,	-0.340374069901099810,	-0.340421083981154390,	-0.340468097210156310,	-0.340515109587988360,	-0.340562121114532210,	-0.340609131789670780,	
+-0.340656141613286500,	-0.340703150585262290,	-0.340750158705479810,	-0.340797165973821930,	-0.340844172390171120,	-0.340891177954410320,	-0.340938182666421120,	-0.340985186526086450,	
+-0.341032189533288840,	-0.341079191687911230,	-0.341126192989835150,	-0.341173193438943590,	-0.341220193035119080,	-0.341267191778244490,	-0.341314189668201540,	-0.341361186704873030,	
+-0.341408182888142060,	-0.341455178217890180,	-0.341502172694000350,	-0.341549166316355070,	-0.341596159084837310,	-0.341643150999328740,	-0.341690142059712320,	-0.341737132265870490,	
+-0.341784121617686290,	-0.341831110115041360,	-0.341878097757818630,	-0.341925084545900650,	-0.341972070479170390,	-0.342019055557509550,	-0.342066039780801080,	-0.342113023148927500,	
+-0.342160005661771790,	-0.342206987319215620,	-0.342253968121142000,	-0.342300948067433440,	-0.342347927157972960,	-0.342394905392642220,	-0.342441882771324200,	-0.342488859293901940,	
+-0.342535834960257080,	-0.342582809770272670,	-0.342629783723831180,	-0.342676756820815720,	-0.342723729061107870,	-0.342770700444590740,	-0.342817670971146850,	-0.342864640640659190,	
+-0.342911609453009580,	-0.342958577408080890,	-0.343005544505755710,	-0.343052510745917140,	-0.343099476128446880,	-0.343146440653227910,	-0.343193404320142890,	-0.343240367129074740,	
+-0.343287329079905220,	-0.343334290172517430,	-0.343381250406794290,	-0.343428209782617620,	-0.343475168299870460,	-0.343522125958435340,	-0.343569082758195370,	-0.343616038699032230,	
+-0.343662993780828980,	-0.343709948003468270,	-0.343756901366833120,	-0.343803853870805310,	-0.343850805515267810,	-0.343897756300103330,	-0.343944706225194910,	-0.343991655290424250,	
+-0.344038603495674500,	-0.344085550840828200,	-0.344132497325768450,	-0.344179442950377060,	-0.344226387714537060,	-0.344273331618131450,	-0.344320274661042150,	-0.344367216843152190,	
+-0.344414158164344120,	-0.344461098624501140,	-0.344508038223504950,	-0.344554976961238660,	-0.344601914837584960,	-0.344648851852426890,	-0.344695788005646210,	-0.344742723297126130,	
+-0.344789657726749240,	-0.344836591294398590,	-0.344883523999956030,	-0.344930455843304730,	-0.344977386824327210,	-0.345024316942906690,	-0.345071246198924930,	-0.345118174592265130,	
+-0.345165102122810210,	-0.345212028790442160,	-0.345258954595044080,	-0.345305879536498550,	-0.345352803614688790,	-0.345399726829496550,	-0.345446649180805030,	-0.345493570668496900,	
+-0.345540491292455230,	-0.345587411052561910,	-0.345634329948700080,	-0.345681247980752390,	-0.345728165148602050,	-0.345775081452130870,	-0.345821996891221950,	-0.345868911465758100,	
+-0.345915825175622300,	-0.345962738020696600,	-0.346009650000864030,	-0.346056561116007360,	-0.346103471366009660,	-0.346150380750752880,	-0.346197289270120110,	-0.346244196923994610,	
+-0.346291103712258130,	-0.346338009634793940,	-0.346384914691484750,	-0.346431818882213640,	-0.346478722206862540,	-0.346525624665314670,	-0.346572526257452770,	-0.346619426983159950,	
+-0.346666326842318130,	-0.346713225834810510,	-0.346760123960519810,	-0.346807021219329210,	-0.346853917611120670,	-0.346900813135777310,	-0.346947707793181900,	-0.346994601583217710,	
+-0.347041494505766550,	-0.347088386560711670,	-0.347135277747936180,	-0.347182168067322160,	-0.347229057518752660,	-0.347275946102110540,	-0.347322833817279020,	-0.347369720664139960,	
+-0.347416606642576560,	-0.347463491752471710,	-0.347510375993708490,	-0.347557259366168940,	-0.347604141869736260,	-0.347651023504293170,	-0.347697904269722970,	-0.347744784165907590,	
+-0.347791663192730300,	-0.347838541350073800,	-0.347885418637821350,	-0.347932295055854990,	-0.347979170604057860,	-0.348026045282313180,	-0.348072919090503030,	-0.348119792028510570,	
+-0.348166664096218600,	-0.348213535293510460,	-0.348260405620268000,	-0.348307275076374550,	-0.348354143661712910,	-0.348401011376166300,	-0.348447878219616760,	-0.348494744191947540,	
+-0.348541609293041450,	-0.348588473522781770,	-0.348635336881050470,	-0.348682199367730820,	-0.348729060982705670,	-0.348775921725858310,	-0.348822781597070750,	-0.348869640596226220,	
+-0.348916498723207570,	-0.348963355977898070,	-0.349010212360179760,	-0.349057067869935960,	-0.349103922507049910,	-0.349150776271403620,	-0.349197629162880390,	-0.349244481181363090,	
+-0.349291332326734980,	-0.349338182598878170,	-0.349385031997675840,	-0.349431880523011000,	-0.349478728174766830,	-0.349525574952825440,	-0.349572420857070130,	-0.349619265887383730,	
+-0.349666110043649610,	-0.349712953325749810,	-0.349759795733567580,	-0.349806637266985910,	-0.349853477925888000,	-0.349900317710156060,	-0.349947156619673240,	-0.349993994654323020,	
+-0.350040831813987370,	-0.350087668098549630,	-0.350134503507892710,	-0.350181338041899990,	-0.350228171700453450,	-0.350275004483436510,	-0.350321836390732110,	-0.350368667422223450,	
+-0.350415497577792780,	-0.350462326857323310,	-0.350509155260698040,	-0.350555982787800310,	-0.350602809438512190,	-0.350649635212717080,	-0.350696460110297810,	-0.350743284131137870,	
+-0.350790107275119280,	-0.350836929542125420,	-0.350883750932039720,	-0.350930571444744150,	-0.350977391080122160,	-0.351024209838056710,	-0.351071027718431130,	-0.351117844721127560,	
+-0.351164660846029430,	-0.351211476093019610,	-0.351258290461981540,	-0.351305103952797290,	-0.351351916565350310,	-0.351398728299523510,	-0.351445539155200330,	-0.351492349132262900,	
+-0.351539158230594560,	-0.351585966450078340,	-0.351632773790597650,	-0.351679580252034550,	-0.351726385834272510,	-0.351773190537194970,	-0.351819994360684010,	-0.351866797304623060,	
+-0.351913599368895100,	-0.351960400553383620,	-0.352007200857970660,	-0.352054000282539750,	-0.352100798826973820,	-0.352147596491156290,	-0.352194393274969320,	-0.352241189178296440,	
+-0.352287984201020530,	-0.352334778343025120,	-0.352381571604192310,	-0.352428363984405630,	-0.352475155483548020,	-0.352521946101502890,	-0.352568735838152510,	-0.352615524693380310,	
+-0.352662312667069270,	-0.352709099759102860,	-0.352755885969363300,	-0.352802671297734020,	-0.352849455744098480,	-0.352896239308338850,	-0.352943021990338670,	-0.352989803789980960,	
+-0.353036584707149100,	-0.353083364741725360,	-0.353130143893593260,	-0.353176922162635740,	-0.353223699548736390,	-0.353270476051777360,	-0.353317251671642070,	-0.353364026408213740,	
+-0.353410800261375720,	-0.353457573231010290,	-0.353504345317000920,	-0.353551116519230710,	-0.353597886837583090,	-0.353644656271940360,	-0.353691424822186020,	-0.353738192488203480,	
+-0.353784959269875080,	-0.353831725167084280,	-0.353878490179714120,	-0.353925254307648210,	-0.353972017550768680,	-0.354018779908959190,	-0.354065541382102670,	-0.354112301970082750,	
+-0.354159061672781660,	-0.354205820490082920,	-0.354252578421869630,	-0.354299335468025330,	-0.354346091628432220,	-0.354392846902973900,	-0.354439601291533510,	-0.354486354793994480,	
+-0.354533107410239190,	-0.354579859140151110,	-0.354626609983613780,	-0.354673359940509520,	-0.354720109010721870,	-0.354766857194133920,	-0.354813604490629260,	-0.354860350900090220,	
+-0.354907096422400260,	-0.354953841057442540,	-0.355000584805100660,	-0.355047327665256870,	-0.355094069637794830,	-0.355140810722597570,	-0.355187550919548680,	-0.355234290228530540,	
+-0.355281028649426620,	-0.355327766182120200,	-0.355374502826494740,	-0.355421238582432570,	-0.355467973449817400,	-0.355514707428532200,	-0.355561440518460730,	-0.355608172719485190,	
+-0.355654904031489190,	-0.355701634454356430,	-0.355748363987969110,	-0.355795092632210870,	-0.355841820386964940,	-0.355888547252114880,	-0.355935273227542980,	-0.355981998313132930,	
+-0.356028722508767880,	-0.356075445814331480,	-0.356122168229705990,	-0.356168889754775120,	-0.356215610389422010,	-0.356262330133530310,	-0.356309048986982350,	-0.356355766949661760,	
+-0.356402484021451750,	-0.356449200202235970,	-0.356495915491896740,	-0.356542629890317760,	-0.356589343397382570,	-0.356636056012973660,	-0.356682767736974600,	-0.356729478569268620,	
+-0.356776188509739360,	-0.356822897558269180,	-0.356869605714741740,	-0.356916312979040360,	-0.356963019351048570,	-0.357009724830648860,	-0.357056429417724750,	-0.357103133112159630,	
+-0.357149835913837090,	-0.357196537822639550,	-0.357243238838450660,	-0.357289938961153630,	-0.357336638190632220,	-0.357383336526768790,	-0.357430033969447000,	-0.357476730518550560,	
+-0.357523426173961880,	-0.357570120935564620,	-0.357616814803242030,	-0.357663507776877890,	-0.357710199856354490,	-0.357756891041555670,	-0.357803581332364560,	-0.357850270728664930,	
+-0.357896959230339210,	-0.357943646837271090,	-0.357990333549343840,	-0.358037019366441220,	-0.358083704288445600,	-0.358130388315240740,	-0.358177071446709900,	-0.358223753682736790,	
+-0.358270435023203880,	-0.358317115467994880,	-0.358363795016993500,	-0.358410473670082220,	-0.358457151427144740,	-0.358503828288064430,	-0.358550504252724940,	-0.358597179321008760,	
+-0.358643853492799650,	-0.358690526767980910,	-0.358737199146436260,	-0.358783870628048170,	-0.358830541212700470,	-0.358877210900276360,	-0.358923879690659640,	-0.358970547583732870,	
+-0.359017214579379680,	-0.359063880677483460,	-0.359110545877927960,	-0.359157210180595650,	-0.359203873585370310,	-0.359250536092135310,	-0.359297197700774400,	-0.359343858411170060,	
+-0.359390518223206110,	-0.359437177136766260,	-0.359483835151733040,	-0.359530492267990220,	-0.359577148485421220,	-0.359623803803909680,	-0.359670458223338320,	-0.359717111743590720,	
+-0.359763764364550380,	-0.359810416086101040,	-0.359857066908125240,	-0.359903716830506810,	-0.359950365853129060,	-0.359997013975875800,	-0.360043661198629630,	-0.360090307521274240,	
+-0.360136952943693130,	-0.360183597465770060,	-0.360230241087387550,	-0.360276883808429480,	-0.360323525628779560,	-0.360370166548320490,	-0.360416806566935920,	-0.360463445684509390,	
+-0.360510083900924650,	-0.360556721216064250,	-0.360603357629812050,	-0.360649993142051480,	-0.360696627752666370,	-0.360743261461539230,	-0.360789894268553960,	-0.360836526173593960,	
+-0.360883157176543010,	-0.360929787277283810,	-0.360976416475700110,	-0.361023044771675410,	-0.361069672165093450,	-0.361116298655836940,	-0.361162924243789650,	-0.361209548928835500,	
+-0.361256172710857030,	-0.361302795589738160,	-0.361349417565362320,	-0.361396038637613270,	-0.361442658806373770,	-0.361489278071527640,	-0.361535896432958250,	-0.361582513890549570,	
+-0.361629130444184210,	-0.361675746093746030,	-0.361722360839118460,	-0.361768974680185370,	-0.361815587616829470,	-0.361862199648934570,	-0.361908810776384200,	-0.361955420999062250,	
+-0.362002030316851300,	-0.362048638729635220,	-0.362095246237297610,	-0.362141852839722280,	-0.362188458536791940,	-0.362235063328390390,	-0.362281667214401640,	-0.362328270194708260,	
+-0.362374872269194240,	-0.362421473437743060,	-0.362468073700238590,	-0.362514673056563490,	-0.362561271506601780,	-0.362607869050236840,	-0.362654465687352660,	-0.362701061417831870,	
+-0.362747656241558470,	-0.362794250158415880,	-0.362840843168288130,	-0.362887435271057820,	-0.362934026466608940,	-0.362980616754824960,	-0.363027206135589920,	-0.363073794608786420,	
+-0.363120382174298430,	-0.363166968832009880,	-0.363213554581803490,	-0.363260139423563280,	-0.363306723357172680,	-0.363353306382515670,	-0.363399888499474970,	-0.363446469707934590,	
+-0.363493050007777980,	-0.363539629398889230,	-0.363586207881150920,	-0.363632785454447160,	-0.363679362118661420,	-0.363725937873677680,	-0.363772512719378660,	-0.363819086655648380,	
+-0.363865659682370390,	-0.363912231799428660,	-0.363958803006705910,	-0.364005373304086170,	-0.364051942691453410,	-0.364098511168690410,	-0.364145078735681080,	-0.364191645392309080,	
+-0.364238211138458390,	-0.364284775974011770,	-0.364331339898853130,	-0.364377902912866200,	-0.364424465015934950,	-0.364471026207942080,	-0.364517586488771690,	-0.364564145858307320,	
+-0.364610704316433000,	-0.364657261863031490,	-0.364703818497986830,	-0.364750374221182620,	-0.364796929032502880,	-0.364843482931830390,	-0.364890035919049230,	-0.364936587994042990,	
+-0.364983139156695670,	-0.365029689406890070,	-0.365076238744510280,	-0.365122787169440300,	-0.365169334681562930,	-0.365215881280762210,	-0.365262426966921790,	-0.365308971739925770,	
+-0.365355515599656840,	-0.365402058545999160,	-0.365448600578836320,	-0.365495141698052360,	-0.365541681903530200,	-0.365588221195153770,	-0.365634759572806830,	-0.365681297036373420,	
+-0.365727833585736290,	-0.365774369220779660,	-0.365820903941387050,	-0.365867437747442570,	-0.365913970638829130,	-0.365960502615430780,	-0.366007033677131550,	-0.366053563823814320,	
+-0.366100093055363170,	-0.366146621371661820,	-0.366193148772594350,	-0.366239675258043570,	-0.366286200827893590,	-0.366332725482028110,	-0.366379249220331220,	-0.366425772042685840,	
+-0.366472293948975960,	-0.366518814939085390,	-0.366565335012898170,	-0.366611854170297240,	-0.366658372411166670,	-0.366704889735390120,	-0.366751406142851790,	-0.366797921633434550,	
+-0.366844436207022510,	-0.366890949863499740,	-0.366937462602749230,	-0.366983974424655020,	-0.367030485329100930,	-0.367076995315971040,	-0.367123504385148180,	-0.367170012536516600,	
+-0.367216519769960000,	-0.367263026085362490,	-0.367309531482607030,	-0.367356035961577730,	-0.367402539522158340,	-0.367449042164233020,	-0.367495543887684680,	-0.367542044692397480,	
+-0.367588544578255130,	-0.367635043545141870,	-0.367681541592940590,	-0.367728038721535420,	-0.367774534930810640,	-0.367821030220649050,	-0.367867524590934910,	-0.367914018041551940,	
+-0.367960510572384330,	-0.368007002183315060,	-0.368053492874228280,	-0.368099982645007760,	-0.368146471495537700,	-0.368192959425701020,	-0.368239446435381980,	-0.368285932524464290,	
+-0.368332417692832200,	-0.368378901940368650,	-0.368425385266957890,	-0.368471867672483630,	-0.368518349156830070,	-0.368564829719880300,	-0.368611309361518420,	-0.368657788081628250,	
+-0.368704265880094030,	-0.368750742756798760,	-0.368797218711626630,	-0.368843693744461850,	-0.368890167855187410,	-0.368936641043687560,	-0.368983113309846120,	-0.369029584653547290,	
+-0.369076055074674110,	-0.369122524573110790,	-0.369168993148741190,	-0.369215460801449460,	-0.369261927531118690,	-0.369308393337633100,	-0.369354858220876490,	-0.369401322180733180,	
+-0.369447785217086160,	-0.369494247329819670,	-0.369540708518817600,	-0.369587168783964140,	-0.369633628125142330,	-0.369680086542236440,	-0.369726544035130780,	-0.369773000603708320,	
+-0.369819456247853400,	-0.369865910967449810,	-0.369912364762381870,	-0.369958817632532580,	-0.370005269577786230,	-0.370051720598026770,	-0.370098170693138380,	-0.370144619863004180,	
+-0.370191068107508400,	-0.370237515426534940,	-0.370283961819968140,	-0.370330407287691010,	-0.370376851829587850,	-0.370423295445542530,	-0.370469738135439430,	-0.370516179899161580,	
+-0.370562620736593300,	-0.370609060647618840,	-0.370655499632121300,	-0.370701937689985050,	-0.370748374821093910,	-0.370794811025332290,	-0.370841246302583190,	-0.370887680652731030,	
+-0.370934114075659630,	-0.370980546571253400,	-0.371026978139395340,	-0.371073408779969860,	-0.371119838492860840,	-0.371166267277952660,	-0.371212695135128390,	-0.371259122064272360,	
+-0.371305548065268550,	-0.371351973138001280,	-0.371398397282353630,	-0.371444820498210040,	-0.371491242785454370,	-0.371537664143970990,	-0.371584084573643060,	-0.371630504074354940,	
+-0.371676922645990950,	-0.371723340288434230,	-0.371769757001569170,	-0.371816172785279730,	-0.371862587639450290,	-0.371909001563963890,	-0.371955414558705070,	-0.372001826623557690,	
+-0.372048237758406120,	-0.372094647963133570,	-0.372141057237624420,	-0.372187465581762580,	-0.372233872995432540,	-0.372280279478517380,	-0.372326685030901490,	-0.372373089652468960,	
+-0.372419493343104040,	-0.372465896102690040,	-0.372512297931111240,	-0.372558698828252150,	-0.372605098793995890,	-0.372651497828226870,	-0.372697895930829140,	-0.372744293101687050,	
+-0.372790689340683820,	-0.372837084647703880,	-0.372883479022631250,	-0.372929872465350310,	-0.372976264975744260,	-0.373022656553697540,	-0.373069047199094230,	-0.373115436911818640,	
+-0.373161825691754100,	-0.373208213538785030,	-0.373254600452795350,	-0.373300986433669600,	-0.373347371481290990,	-0.373393755595543940,	-0.373440138776312940,	-0.373486521023481180,	
+-0.373532902336933090,	-0.373579282716552770,	-0.373625662162224650,	-0.373672040673831920,	-0.373718418251259120,	-0.373764794894390300,	-0.373811170603109870,	-0.373857545377301090,	
+-0.373903919216848510,	-0.373950292121636050,	-0.373996664091548300,	-0.374043035126468530,	-0.374089405226281150,	-0.374135774390870200,	-0.374182142620120280,	-0.374228509913914600,	
+-0.374274876272137620,	-0.374321241694673850,	-0.374367606181406580,	-0.374413969732220300,	-0.374460332346999100,	-0.374506694025627470,	-0.374553054767988670,	-0.374599414573967280,	
+-0.374645773443447290,	-0.374692131376313350,	-0.374738488372448610,	-0.374784844431737710,	-0.374831199554064630,	-0.374877553739314030,	-0.374923906987369100,	-0.374970259298114390,	
+-0.375016610671434050,	-0.375062961107212600,	-0.375109310605333370,	-0.375155659165680780,	-0.375202006788139090,	-0.375248353472592830,	-0.375294699218925220,	-0.375341044027020900,	
+-0.375387387896764350,	-0.375433730828038940,	-0.375480072820729150,	-0.375526413874719240,	-0.375572753989893700,	-0.375619093166135840,	-0.375665431403330250,	-0.375711768701361080,	
+-0.375758105060112920,	-0.375804440479469090,	-0.375850774959314130,	-0.375897108499532230,	-0.375943441100007990,	-0.375989772760624790,	-0.376036103481267090,	-0.376082433261819120,	
+-0.376128762102165500,	-0.376175090002189570,	-0.376221416961775910,	-0.376267742980809120,	-0.376314068059172560,	-0.376360392196750830,	-0.376406715393428130,	-0.376453037649089050,	
+-0.376499358963616970,	-0.376545679336896480,	-0.376591998768811780,	-0.376638317259247510,	-0.376684634808087060,	-0.376730951415214950,	-0.376777267080515510,	-0.376823581803873320,	
+-0.376869895585171750,	-0.376916208424295460,	-0.376962520321128650,	-0.377008831275555960,	-0.377055141287460760,	-0.377101450356727710,	-0.377147758483241390,	-0.377194065666885350,	
+-0.377240371907544110,	-0.377286677205101950,	-0.377332981559443500,	-0.377379284970452140,	-0.377425587438012630,	-0.377471888962009120,	-0.377518189542326350,	-0.377564489178847660,	
+-0.377610787871457740,	-0.377657085620040860,	-0.377703382424481650,	-0.377749678284663600,	-0.377795973200471370,	-0.377842267171789150,	-0.377888560198501760,	-0.377934852280492510,	
+-0.377981143417646100,	-0.378027433609846860,	-0.378073722856979430,	-0.378120011158927290,	-0.378166298515575150,	-0.378212584926807650,	-0.378258870392508330,	-0.378305154912561780,	
+-0.378351438486852320,	-0.378397721115264710,	-0.378444002797682370,	-0.378490283533990060,	-0.378536563324072040,	-0.378582842167812960,	-0.378629120065096410,	-0.378675397015807050,	
+-0.378721673019829230,	-0.378767948077047610,	-0.378814222187345670,	-0.378860495350608230,	-0.378906767566719540,	-0.378953038835564360,	-0.378999309157026120,	-0.379045578530989640,	
+-0.379091846957339660,	-0.379138114435959570,	-0.379184380966734240,	-0.379230646549547970,	-0.379276911184285470,	-0.379323174870830280,	-0.379369437609067160,	-0.379415699398880480,	
+-0.379461960240154940,	-0.379508220132774080,	-0.379554479076622650,	-0.379600737071585040,	-0.379646994117546040,	-0.379693250214389100,	-0.379739505361999020,	-0.379785759560260230,	
+-0.379832012809057430,	-0.379878265108274160,	-0.379924516457795240,	-0.379970766857505470,	-0.380017016307288350,	-0.380063264807028680,	-0.380109512356610830,	-0.380155758955919630,	
+-0.380202004604838660,	-0.380248249303252630,	-0.380294493051046010,	-0.380340735848103520,	-0.380386977694308850,	-0.380433218589546650,	-0.380479458533701460,	-0.380525697526658050,	
+-0.380571935568299930,	-0.380618172658512000,	-0.380664408797178670,	-0.380710643984184690,	-0.380756878219413730,	-0.380803111502750540,	-0.380849343834079980,	-0.380895575213285650,	
+-0.380941805640252370,	-0.380988035114864620,	-0.381034263637007150,	-0.381080491206563620,	-0.381126717823418890,	-0.381172943487457340,	-0.381219168198563830,	-0.381265391956622010,	
+-0.381311614761516700,	-0.381357836613132380,	-0.381404057511353870,	-0.381450277456064800,	-0.381496496447150000,	-0.381542714484494010,	-0.381588931567981630,	-0.381635147697496510,	
+-0.381681362872923540,	-0.381727577094147120,	-0.381773790361052190,	-0.381820002673522340,	-0.381866214031442550,	-0.381912424434697580,	-0.381958633883171190,	-0.382004842376748140,	
+-0.382051049915313080,	-0.382097256498750760,	-0.382143462126944830,	-0.382189666799780340,	-0.382235870517141640,	-0.382282073278913670,	-0.382328275084980130,	-0.382374475935225890,	
+-0.382420675829535430,	-0.382466874767793730,	-0.382513072749884390,	-0.382559269775692430,	-0.382605465845102240,	-0.382651660957998850,	-0.382697855114265850,	-0.382744048313788220,	
+-0.382790240556450890,	-0.382836431842137560,	-0.382882622170733160,	-0.382928811542122160,	-0.382974999956189550,	-0.383021187412819040,	-0.383067373911895600,	-0.383113559453303660,	
+-0.383159744036928260,	-0.383205927662653100,	-0.383252110330363160,	-0.383298292039942870,	-0.383344472791277310,	-0.383390652584250150,	-0.383436831418746290,	-0.383483009294650460,	
+-0.383529186211847450,	-0.383575362170221090,	-0.383621537169656300,	-0.383667711210038060,	-0.383713884291250200,	-0.383760056413177560,	-0.383806227575704820,	-0.383852397778716940,	
+-0.383898567022097630,	-0.383944735305731920,	-0.383990902629504300,	-0.384037068993299920,	-0.384083234397002430,	-0.384129398840496850,	-0.384175562323667790,	-0.384221724846400210,	
+-0.384267886408577900,	-0.384314047010085870,	-0.384360206650808780,	-0.384406365330631550,	-0.384452523049437940,	-0.384498679807113110,	-0.384544835603541520,	-0.384590990438608280,	
+-0.384637144312197140,	-0.384683297224193200,	-0.384729449174481370,	-0.384775600162945490,	-0.384821750189470620,	-0.384867899253941440,	-0.384914047356242850,	-0.384960194496258730,	
+-0.385006340673874180,	-0.385052485888973730,	-0.385098630141442520,	-0.385144773431164270,	-0.385190915758024110,	-0.385237057121906650,	-0.385283197522697020,	-0.385329336960278930,	
+-0.385375475434537480,	-0.385421612945357370,	-0.385467749492623630,	-0.385513885076220140,	-0.385560019696031870,	-0.385606153351944040,	-0.385652286043840330,	-0.385698417771605960,	
+-0.385744548535125580,	-0.385790678334284150,	-0.385836807168965680,	-0.385882935039055190,	-0.385929061944437320,	-0.385975187884997240,	-0.386021312860618750,	-0.386067436871187000,	
+-0.386113559916586690,	-0.386159681996702860,	-0.386205803111419390,	-0.386251923260621470,	-0.386298042444193690,	-0.386344160662021210,	-0.386390277913987950,	-0.386436394199978990,	
+-0.386482509519879450,	-0.386528623873573230,	-0.386574737260945430,	-0.386620849681880820,	-0.386666961136264480,	-0.386713071623980330,	-0.386759181144913480,	-0.386805289698948730,	
+-0.386851397285971120,	-0.386897503905864640,	-0.386943609558514370,	-0.386989714243805070,	-0.387035817961621900,	-0.387081920711848770,	-0.387128022494370890,	-0.387174123309072920,	
+-0.387220223155840040,	-0.387266322034556190,	-0.387312419945106570,	-0.387358516887376270,	-0.387404612861249280,	-0.387450707866610790,	-0.387496801903345510,	-0.387542894971338590,	
+-0.387588987070474070,	-0.387635078200637080,	-0.387681168361712400,	-0.387727257553585170,	-0.387773345776139420,	-0.387819433029260310,	-0.387865519312832640,	-0.387911604626741510,	
+-0.387957688970871020,	-0.388003772345106300,	-0.388049854749332120,	-0.388095936183433740,	-0.388142016647295090,	-0.388188096140801410,	-0.388234174663837470,	-0.388280252216288540,	
+-0.388326328798038580,	-0.388372404408972750,	-0.388418479048976310,	-0.388464552717933290,	-0.388510625415728890,	-0.388556697142247940,	-0.388602767897375630,	-0.388648837680996010,	
+-0.388694906492994320,	-0.388740974333255330,	-0.388787041201664300,	-0.388833107098105260,	-0.388879172022463470,	-0.388925235974623750,	-0.388971298954471360,	-0.389017360961890320,	
+-0.389063421996765860,	-0.389109482058982830,	-0.389155541148426540,	-0.389201599264980940,	-0.389247656408531370,	-0.389293712578963060,	-0.389339767776160080,	-0.389385822000007650,	
+-0.389431875250390690,	-0.389477927527194460,	-0.389523978830302990,	-0.389570029159601540,	-0.389616078514975040,	-0.389662126896308800,	-0.389708174303486750,	-0.389754220736394320,	
+-0.389800266194916370,	-0.389846310678938100,	-0.389892354188343670,	-0.389938396723018330,	-0.389984438282847010,	-0.390030478867715020,	-0.390076518477506410,	-0.390122557112106530,	
+-0.390168594771400650,	-0.390214631455272850,	-0.390260667163608520,	-0.390306701896292460,	-0.390352735653210100,	-0.390398768434245480,	-0.390444800239283960,	-0.390490831068210420,	
+-0.390536860920910170,	-0.390582889797267410,	-0.390628917697167450,	-0.390674944620495120,	-0.390720970567135890,	-0.390766995536973800,	-0.390813019529894280,	-0.390859042545782130,	
+-0.390905064584522840,	-0.390951085646000450,	-0.390997105730100380,	-0.391043124836707500,	-0.391089142965707240,	-0.391135160116983680,	-0.391181176290422260,	-0.391227191485908340,	
+-0.391273205703325970,	-0.391319218942560610,	-0.391365231203497200,	-0.391411242486021100,	-0.391457252790016530,	-0.391503262115368790,	-0.391549270461962920,	-0.391595277829684290,	
+-0.391641284218417040,	-0.391687289628046550,	-0.391733294058457910,	-0.391779297509536380,	-0.391825299981166220,	-0.391871301473232790,	-0.391917301985621140,	-0.391963301518216620,	
+-0.392009300070903450,	-0.392055297643567060,	-0.392101294236092750,	-0.392147289848364890,	-0.392193284480268740,	-0.392239278131689410,	-0.392285270802512300,	-0.392331262492621570,	
+-0.392377253201902700,	-0.392423242930240720,	-0.392469231677521010,	-0.392515219443627830,	-0.392561206228446590,	-0.392607192031862340,	-0.392653176853760500,	-0.392699160694025330,	
+-0.392745143552542250,	-0.392791125429196360,	-0.392837106323873030,	-0.392883086236456510,	-0.392929065166832290,	-0.392975043114885790,	-0.393021020080501330,	-0.393066996063564270,	
+-0.393112971063959700,	-0.393158945081573170,	-0.393204918116288830,	-0.393250890167992200,	-0.393296861236568370,	-0.393342831321902790,	-0.393388800423879690,	-0.393434768542384630,	
+-0.393480735677302630,	-0.393526701828519180,	-0.393572666995918590,	-0.393618631179386340,	-0.393664594378807520,	-0.393710556594067620,	-0.393756517825050890,	-0.393802478071642870,	
+-0.393848437333729100,	-0.393894395611193770,	-0.393940352903922490,	-0.393986309211800330,	-0.394032264534712800,	-0.394078218872544180,	-0.394124172225180040,	-0.394170124592505440,	
+-0.394216075974406000,	-0.394262026370765910,	-0.394307975781470750,	-0.394353924206405690,	-0.394399871645456200,	-0.394445818098506600,	-0.394491763565442520,	-0.394537708046148960,	
+-0.394583651540511560,	-0.394629594048414630,	-0.394675535569743720,	-0.394721476104384020,	-0.394767415652220950,	-0.394813354213138960,	-0.394859291787023610,	-0.394905228373760410,	
+-0.394951163973233770,	-0.394997098585329160,	-0.395043032209931870,	-0.395088964846927400,	-0.395134896496200040,	-0.395180827157635530,	-0.395226756831118910,	-0.395272685516535770,	
+-0.395318613213770540,	-0.395364539922708810,	-0.395410465643235680,	-0.395456390375236830,	-0.395502314118596600,	-0.395548236873200560,	-0.395594158638933930,	-0.395640079415682300,	
+-0.395685999203330090,	-0.395731918001762880,	-0.395777835810866290,	-0.395823752630524660,	-0.395869668460623660,	-0.395915583301048530,	-0.395961497151684830,	-0.396007410012416960,	
+-0.396053321883130580,	-0.396099232763710900,	-0.396145142654043550,	-0.396191051554012910,	-0.396236959463504680,	-0.396282866382404010,	-0.396328772310596600,	-0.396374677247966880,	
+-0.396420581194400430,	-0.396466484149782530,	-0.396512386113998860,	-0.396558287086933750,	-0.396604187068473000,	-0.396650086058502160,	-0.396695984056905650,	-0.396741881063569220,	
+-0.396787777078378090,	-0.396833672101217950,	-0.396879566131973170,	-0.396925459170529520,	-0.396971351216772240,	-0.397017242270586930,	-0.397063132331858140,	-0.397109021400471500,	
+-0.397154909476312320,	-0.397200796559266270,	-0.397246682649217810,	-0.397292567746052700,	-0.397338451849656100,	-0.397384334959913820,	-0.397430217076710280,	-0.397476098199931180,	
+-0.397521978329461840,	-0.397567857465188020,	-0.397613735606994090,	-0.397659612754765800,	-0.397705488908388970,	-0.397751364067747910,	-0.397797238232728500,	-0.397843111403215990,	
+-0.397888983579096130,	-0.397934854760253360,	-0.397980724946573490,	-0.398026594137941780,	-0.398072462334244040,	-0.398118329535364690,	-0.398164195741189500,	-0.398210060951603830,	
+-0.398255925166493440,	-0.398301788385742820,	-0.398347650609237770,	-0.398393511836863560,	-0.398439372068505940,	-0.398485231304049500,	-0.398531089543380010,	-0.398576946786383220,	
+-0.398622803032943620,	-0.398668658282947010,	-0.398714512536278760,	-0.398760365792824640,	-0.398806218052469190,	-0.398852069315098200,	-0.398897919580597060,	-0.398943768848851520,	
+-0.398989617119746120,	-0.399035464393166730,	-0.399081310668998600,	-0.399127155947127670,	-0.399173000227438400,	-0.399218843509816680,	-0.399264685794147810,	-0.399310527080317670,	
+-0.399356367368210790,	-0.399402206657712980,	-0.399448044948710060,	-0.399493882241086620,	-0.399539718534728470,	-0.399585553829520990,	-0.399631388125350100,	-0.399677221422100330,	
+-0.399723053719657440,	-0.399768885017906970,	-0.399814715316734680,	-0.399860544616025220,	-0.399906372915664390,	-0.399952200215537620,	-0.399998026515530740,	-0.400043851815528370,	
+-0.400089676115416400,	-0.400135499415080250,	-0.400181321714405790,	-0.400227143013277550,	-0.400272963311581460,	-0.400318782609203390,	-0.400364600906027990,	-0.400410418201941070,	
+-0.400456234496828050,	-0.400502049790574910,	-0.400547864083066200,	-0.400593677374187880,	-0.400639489663825340,	-0.400685300951864440,	-0.400731111238189940,	-0.400776920522687650,	
+-0.400822728805243060,	-0.400868536085742020,	-0.400914342364069250,	-0.400960147640110620,	-0.401005951913751660,	-0.401051755184878180,	-0.401097557453374940,	-0.401143358719127820,	
+-0.401189158982022230,	-0.401234958241944220,	-0.401280756498778370,	-0.401326553752410660,	-0.401372350002726970,	-0.401418145249611950,	-0.401463939492951620,	-0.401509732732631410,	
+-0.401555524968537300,	-0.401601316200553950,	-0.401647106428567320,	-0.401692895652462910,	-0.401738683872126690,	-0.401784471087443360,	-0.401830257298298800,	-0.401876042504578650,	
+-0.401921826706168770,	-0.401967609902953940,	-0.402013392094820070,	-0.402059173281652750,	-0.402104953463337860,	-0.402150732639760200,	-0.402196510810805710,	-0.402242287976360360,	
+-0.402288064136308850,	-0.402333839290537230,	-0.402379613438930970,	-0.402425386581376110,	-0.402471158717757350,	-0.402516929847960720,	-0.402562699971871770,	-0.402608469089376420,	
+-0.402654237200359530,	-0.402700004304707090,	-0.402745770402304580,	-0.402791535493038090,	-0.402837299576792320,	-0.402883062653453310,	-0.402928824722906640,	-0.402974585785038310,	
+-0.403020345839733120,	-0.403066104886877110,	-0.403111862926356200,	-0.403157619958055210,	-0.403203375981860180,	-0.403249130997656750,	-0.403294885005330840,	-0.403340638004767330,	
+-0.403386389995852250,	-0.403432140978471190,	-0.403477890952510190,	-0.403523639917854000,	-0.403569387874388790,	-0.403615134822000070,	-0.403660880760573880,	-0.403706625689995160,	
+-0.403752369610149820,	-0.403798112520923570,	-0.403843854422202440,	-0.403889595313871310,	-0.403935335195816150,	-0.403981074067922660,	-0.404026811930076890,	-0.404072548782163700,	
+-0.404118284624069120,	-0.404164019455679260,	-0.404209753276878910,	-0.404255486087554180,	-0.404301217887590770,	-0.404346948676874710,	-0.404392678455290870,	-0.404438407222725280,	
+-0.404484134979063710,	-0.404529861724192250,	-0.404575587457995710,	-0.404621312180360180,	-0.404667035891171370,	-0.404712758590315410,	-0.404758480277677080,	-0.404804200953142620,	
+-0.404849920616597640,	-0.404895639267928260,	-0.404941356907019380,	-0.404987073533757070,	-0.405032789148027540,	-0.405078503749715550,	-0.405124217338707400,	-0.405169929914888650,	
+-0.405215641478145480,	-0.405261352028362830,	-0.405307061565426780,	-0.405352770089223050,	-0.405398477599637820,	-0.405444184096556030,	-0.405489889579863760,	-0.405535594049446720,	
+-0.405581297505191170,	-0.405626999946981930,	-0.405672701374705180,	-0.405718401788246700,	-0.405764101187492620,	-0.405809799572327880,	-0.405855496942638620,	-0.405901193298311090,	
+-0.405946888639230120,	-0.405992582965281900,	-0.406038276276352250,	-0.406083968572327310,	-0.406129659853092070,	-0.406175350118532670,	-0.406221039368534880,	-0.406266727602984930,	
+-0.406312414821767720,	-0.406358101024769490,	-0.406403786211876010,	-0.406449470382973470,	-0.406495153537946850,	-0.406540835676682310,	-0.406586516799065710,	-0.406632196904983260,	
+-0.406677875994319870,	-0.406723554066961760,	-0.406769231122795230,	-0.406814907161705210,	-0.406860582183577900,	-0.406906256188299120,	-0.406951929175755120,	-0.406997601145830890,	
+-0.407043272098412680,	-0.407088942033386250,	-0.407134610950637910,	-0.407180278850052650,	-0.407225945731516660,	-0.407271611594915820,	-0.407317276440136320,	-0.407362940267063270,	
+-0.407408603075582850,	-0.407454264865580900,	-0.407499925636943710,	-0.407545585389556320,	-0.407591244123304940,	-0.407636901838075490,	-0.407682558533754180,	-0.407728214210226040,	
+-0.407773868867377380,	-0.407819522505094460,	-0.407865175123262310,	-0.407910826721767260,	-0.407956477300495110,	-0.408002126859332180,	-0.408047775398163500,	-0.408093422916875390,	
+-0.408139069415353770,	-0.408184714893484850,	-0.408230359351153760,	-0.408276002788246720,	-0.408321645204649750,	-0.408367286600249010,	-0.408412926974929650,	-0.408458566328578020,	
+-0.408504204661079950,	-0.408549841972321750,	-0.408595478262188560,	-0.408641113530566650,	-0.408686747777342370,	-0.408732381002400840,	-0.408778013205628340,	-0.408823644386910820,	
+-0.408869274546134590,	-0.408914903683184780,	-0.408960531797947720,	-0.409006158890309280,	-0.409051784960155870,	-0.409097410007372650,	-0.409143034031845820,	-0.409188657033461470,	
+-0.409234279012105850,	-0.409279899967664120,	-0.409325519900022640,	-0.409371138809067390,	-0.409416756694684690,	-0.409462373556759680,	-0.409507989395178740,	-0.409553604209828230,	
+-0.409599218000593290,	-0.409644830767360300,	-0.409690442510015300,	-0.409736053228444530,	-0.409781662922533260,	-0.409827271592167810,	-0.409872879237234200,	-0.409918485857618750,	
+-0.409964091453206720,	-0.410009696023884480,	-0.410055299569538010,	-0.410100902090053620,	-0.410146503585316620,	-0.410192104055213390,	-0.410237703499629850,	-0.410283301918452470,	
+-0.410328899311566410,	-0.410374495678858140,	-0.410420091020213650,	-0.410465685335519300,	-0.410511278624660300,	-0.410556870887523180,	-0.410602462123994210,	-0.410648052333958740,	
+-0.410693641517303090,	-0.410739229673913410,	-0.410784816803676010,	-0.410830402906476160,	-0.410875987982200320,	-0.410921572030734480,	-0.410967155051965130,	-0.411012737045777510,	
+-0.411058318012058000,	-0.411103897950692740,	-0.411149476861568160,	-0.411195054744569410,	-0.411240631599583070,	-0.411286207426495130,	-0.411331782225192120,	-0.411377355995559250,	
+-0.411422928737482930,	-0.411468500450849710,	-0.411514071135544890,	-0.411559640791454850,	-0.411605209418465680,	-0.411650777016463910,	-0.411696343585334800,	-0.411741909124964830,	
+-0.411787473635240100,	-0.411833037116047070,	-0.411878599567271080,	-0.411924160988798580,	-0.411969721380515690,	-0.412015280742308860,	-0.412060839074063430,	-0.412106396375665930,	
+-0.412151952647002380,	-0.412197507887959390,	-0.412243062098422260,	-0.412288615278277430,	-0.412334167427411470,	-0.412379718545709710,	-0.412425268633058670,	-0.412470817689344400,	
+-0.412516365714453550,	-0.412561912708271360,	-0.412607458670684380,	-0.412653003601578750,	-0.412698547500841010,	-0.412744090368356520,	-0.412789632204011770,	-0.412835173007693010,	
+-0.412880712779286670,	-0.412926251518678120,	-0.412971789225753950,	-0.413017325900400360,	-0.413062861542503820,	-0.413108396151949720,	-0.413153929728624640,	-0.413199462272415160,	
+-0.413244993783206560,	-0.413290524260885530,	-0.413336053705338210,	-0.413381582116451100,	-0.413427109494109660,	-0.413472635838200430,	-0.413518161148609620,	-0.413563685425223810,	
+-0.413609208667928390,	-0.413654730876609980,	-0.413700252051154680,	-0.413745772191449200,	-0.413791291297378850,	-0.413836809368830330,	-0.413882326405689730,	-0.413927842407843750,	
+-0.413973357375177710,	-0.414018871307578310,	-0.414064384204931750,	-0.414109896067124620,	-0.414155406894042340,	-0.414200916685571520,	-0.414246425441598840,	-0.414291933162009740,	
+-0.414337439846690750,	-0.414382945495528180,	-0.414428450108408620,	-0.414473953685217560,	-0.414519456225841580,	-0.414564957730166990,	-0.414610458198080400,	-0.414655957629467280,	
+-0.414701456024214270,	-0.414746953382207570,	-0.414792449703333950,	-0.414837944987478780,	-0.414883439234528750,	-0.414928932444370120,	-0.414974424616889550,	-0.415019915751972500,	
+-0.415065405849505690,	-0.415110894909375750,	-0.415156382931468230,	-0.415201869915669710,	-0.415247355861866510,	-0.415292840769945330,	-0.415338324639791590,	-0.415383807471292110,	
+-0.415429289264333090,	-0.415474770018801230,	-0.415520249734582070,	-0.415565728411562310,	-0.415611206049628200,	-0.415656682648666450,	-0.415702158208562660,	-0.415747632729203400,	
+-0.415793106210475110,	-0.415838578652264420,	-0.415884050054456890,	-0.415929520416939260,	-0.415974989739598230,	-0.416020458022319290,	-0.416065925264989200,	-0.416111391467494320,	
+-0.416156856629721410,	-0.416202320751555890,	-0.416247783832884580,	-0.416293245873593840,	-0.416338706873570330,	-0.416384166832699740,	-0.416429625750868670,	-0.416475083627963540,	
+-0.416520540463871100,	-0.416565996258476900,	-0.416611451011667740,	-0.416656904723329950,	-0.416702357393350320,	-0.416747809021614350,	-0.416793259608008840,	-0.416838709152420220,	
+-0.416884157654735240,	-0.416929605114839450,	-0.416975051532619660,	-0.417020496907962610,	-0.417065941240753910,	-0.417111384530880420,	-0.417156826778228410,	-0.417202267982684780,	
+-0.417247708144135030,	-0.417293147262466020,	-0.417338585337564180,	-0.417384022369316270,	-0.417429458357607860,	-0.417474893302325840,	-0.417520327203356580,	-0.417565760060586880,	
+-0.417611191873902440,	-0.417656622643189980,	-0.417702052368335960,	-0.417747481049227210,	-0.417792908685749360,	-0.417838335277789240,	-0.417883760825233710,	-0.417929185327968300,	
+-0.417974608785880000,	-0.418020031198855170,	-0.418065452566780630,	-0.418110872889542070,	-0.418156292167026320,	-0.418201710399119910,	-0.418247127585709530,	-0.418292543726680950,	
+-0.418337958821921040,	-0.418383372871316220,	-0.418428785874753410,	-0.418474197832118200,	-0.418519608743297470,	-0.418565018608177740,	-0.418610427426645890,	-0.418655835198587510,	
+-0.418701241923889580,	-0.418746647602438960,	-0.418792052234121300,	-0.418837455818823530,	-0.418882858356432130,	-0.418928259846833960,	-0.418973660289914730,	-0.419019059685561360,	
+-0.419064458033660330,	-0.419109855334098560,	-0.419155251586761760,	-0.419200646791536850,	-0.419246040948310310,	-0.419291434056969060,	-0.419336826117398810,	-0.419382217129486530,	
+-0.419427607093118660,	-0.419472996008182220,	-0.419518383874562860,	-0.419563770692147560,	-0.419609156460822810,	-0.419654541180475570,	-0.419699924850991610,	-0.419745307472257800,	
+-0.419790689044161170,	-0.419836069566587370,	-0.419881449039423430,	-0.419926827462555830,	-0.419972204835871610,	-0.420017581159256470,	-0.420062956432597330,	-0.420108330655780850,	
+-0.420153703828693940,	-0.420199075951222300,	-0.420244447023253030,	-0.420289817044672660,	-0.420335186015368120,	-0.420380553935225220,	-0.420425920804130940,	-0.420471286621971860,	
+-0.420516651388634920,	-0.420562015104005980,	-0.420607377767972020,	-0.420652739380420030,	-0.420698099941235750,	-0.420743459450306220,	-0.420788817907518100,	-0.420834175312758300,	
+-0.420879531665912630,	-0.420924886966868190,	-0.420970241215511460,	-0.421015594411729590,	-0.421060946555408320,	-0.421106297646434700,	-0.421151647684695260,	-0.421196996670077210,	
+-0.421242344602466180,	-0.421287691481749330,	-0.421333037307813240,	-0.421378382080544960,	-0.421423725799830340,	-0.421469068465556370,	-0.421514410077610150,	-0.421559750635877530,	
+-0.421605090140245500,	-0.421650428590600760,	-0.421695765986830340,	-0.421741102328820060,	-0.421786437616457070,	-0.421831771849628000,	-0.421877105028219900,	-0.421922437152118630,	
+-0.421967768221211240,	-0.422013098235384470,	-0.422058427194525350,	-0.422103755098519720,	-0.422149081947254760,	-0.422194407740617060,	-0.422239732478493720,	-0.422285056160770720,	
+-0.422330378787335040,	-0.422375700358073760,	-0.422421020872872920,	-0.422466340331619450,	-0.422511658734200160,	-0.422556976080502130,	-0.422602292370411300,	-0.422647607603814700,	
+-0.422692921780599080,	-0.422738234900651540,	-0.422783546963858000,	-0.422828857970105660,	-0.422874167919281120,	-0.422919476811271570,	-0.422964784645962930,	-0.423010091423242360,	
+-0.423055397142996560,	-0.423100701805112610,	-0.423146005409476560,	-0.423191307955975480,	-0.423236609444496090,	-0.423281909874925640,	-0.423327209247150000,	-0.423372507561056320,	
+-0.423417804816531800,	-0.423463101013462300,	-0.423508396151735080,	-0.423553690231236900,	-0.423598983251854910,	-0.423644275213475030,	-0.423689566115984460,	-0.423734855959269960,	
+-0.423780144743218730,	-0.423825432467716760,	-0.423870719132651170,	-0.423916004737908800,	-0.423961289283376840,	-0.424006572768941270,	-0.424051855194489240,	-0.424097136559907550,	
+-0.424142416865083470,	-0.424187696109902870,	-0.424232974294253110,	-0.424278251418021280,	-0.424323527481093420,	-0.424368802483356730,	-0.424414076424698080,	-0.424459349305004620,	
+-0.424504621124162370,	-0.424549891882058550,	-0.424595161578580020,	-0.424640430213614030,	-0.424685697787046510,	-0.424730964298764780,	-0.424776229748655590,	-0.424821494136606250,	
+-0.424866757462502800,	-0.424912019726232440,	-0.424957280927682040,	-0.425002541066738790,	-0.425047800143288860,	-0.425093058157219370,	-0.425138315108417650,	-0.425183570996769790,	
+-0.425228825822162930,	-0.425274079584484040,	-0.425319332283620400,	-0.425364583919457970,	-0.425409834491884080,	-0.425455084000785630,	-0.425500332446049840,	-0.425545579827562860,	
+-0.425590826145211880,	-0.425636071398883880,	-0.425681315588466060,	-0.425726558713844570,	-0.425771800774906670,	-0.425817041771539280,	-0.425862281703629720,	-0.425907520571064010,	
+-0.425952758373729530,	-0.425997995111513150,	-0.426043230784302170,	-0.426088465391982700,	-0.426133698934442080,	-0.426178931411567650,	-0.426224162823245430,	-0.426269393169362850,	
+-0.426314622449806780,	-0.426359850664464520,	-0.426405077813222230,	-0.426450303895967280,	-0.426495528912586570,	-0.426540752862967440,	-0.426585975746996030,	-0.426631197564559640,	
+-0.426676418315545310,	-0.426721637999840310,	-0.426766856617330830,	-0.426812074167904180,	-0.426857290651447340,	-0.426902506067847690,	-0.426947720416991360,	-0.426992933698765790,	
+-0.427038145913058220,	-0.427083357059754920,	-0.427128567138743200,	-0.427173776149910090,	-0.427218984093142910,	-0.427264190968327910,	-0.427309396775352400,	-0.427354601514103370,	
+-0.427399805184468300,	-0.427445007786333320,	-0.427490209319585760,	-0.427535409784112700,	-0.427580609179801560,	-0.427625807506538450,	-0.427671004764210830,	-0.427716200952705680,	
+-0.427761396071910490,	-0.427806590121711350,	-0.427851783101995730,	-0.427896975012651120,	-0.427942165853563590,	-0.427987355624620700,	-0.428032544325709420,	-0.428077731956717170,	
+-0.428122918517530150,	-0.428168104008035900,	-0.428213288428121340,	-0.428258471777674010,	-0.428303654056580050,	-0.428348835264727000,	-0.428394015402001840,	-0.428439194468292040,	
+-0.428484372463483810,	-0.428529549387464740,	-0.428574725240121750,	-0.428619900021342310,	-0.428665073731012760,	-0.428710246369020550,	-0.428755417935253070,	-0.428800588429596670,	
+-0.428845757851938790,	-0.428890926202166570,	-0.428936093480167370,	-0.428981259685827570,	-0.429026424819034580,	-0.429071588879675560,	-0.429116751867637980,	-0.429161913782808100,	
+-0.429207074625073460,	-0.429252234394321090,	-0.429297393090438570,	-0.429342550713312180,	-0.429387707262829380,	-0.429432862738877320,	-0.429478017141343480,	-0.429523170470114240,	
+-0.429568322725077060,	-0.429613473906119090,	-0.429658624013127820,	-0.429703773045989560,	-0.429748921004591890,	-0.429794067888822350,	-0.429839213698567200,	-0.429884358433714030,	
+-0.429929502094149930,	-0.429974644679762540,	-0.430019786190438070,	-0.430064926626064210,	-0.430110065986527960,	-0.430155204271717000,	-0.430200341481517590,	-0.430245477615817380,	
+-0.430290612674503410,	-0.430335746657463380,	-0.430380879564583540,	-0.430426011395751480,	-0.430471142150854410,	-0.430516271829779920,	-0.430561400432414310,	-0.430606527958645240,	
+-0.430651654408360170,	-0.430696779781445660,	-0.430741904077789120,	-0.430787027297277860,	-0.430832149439799420,	-0.430877270505240220,	-0.430922390493487850,	-0.430967509404429520,	
+-0.431012627237952750,	-0.431057743993944090,	-0.431102859672291010,	-0.431147974272880820,	-0.431193087795601060,	-0.431238200240338210,	-0.431283311606979860,	-0.431328421895413210,	
+-0.431373531105525900,	-0.431418639237204420,	-0.431463746290336290,	-0.431508852264809170,	-0.431553957160509590,	-0.431599060977325030,	-0.431644163715142910,	-0.431689265373850720,	
+-0.431734365953334980,	-0.431779465453483340,	-0.431824563874183050,	-0.431869661215321720,	-0.431914757476785820,	-0.431959852658463090,	-0.432004946760240700,	-0.432050039782006290,	
+-0.432095131723646440,	-0.432140222585048750,	-0.432185312366100530,	-0.432230401066689360,	-0.432275488686701850,	-0.432320575226025570,	-0.432365660684547900,	-0.432410745062156430,	
+-0.432455828358737750,	-0.432500910574179440,	-0.432545991708369330,	-0.432591071761193770,	-0.432636150732540580,	-0.432681228622296970,	-0.432726305430350730,	-0.432771381156588310,	
+-0.432816455800897450,	-0.432861529363165410,	-0.432906601843280000,	-0.432951673241127650,	-0.432996743556596120,	-0.433041812789572710,	-0.433086880939945180,	-0.433131948007600080,	
+-0.433177013992425090,	-0.433222078894307580,	-0.433267142713135270,	-0.433312205448794670,	-0.433357267101173620,	-0.433402327670159740,	-0.433447387155639690,	-0.433492445557501100,	
+-0.433537502875631480,	-0.433582559109918440,	-0.433627614260248650,	-0.433672668326509800,	-0.433717721308589270,	-0.433762773206374850,	-0.433807824019753100,	-0.433852873748611810,	
+-0.433897922392838310,	-0.433942969952320400,	-0.433988016426944680,	-0.434033061816598900,	-0.434078106121170480,	-0.434123149340547190,	-0.434168191474615610,	-0.434213232523263600,	
+-0.434258272486378880,	-0.434303311363848090,	-0.434348349155558980,	-0.434393385861399030,	-0.434438421481256000,	-0.434483456015016530,	-0.434528489462568450,	-0.434573521823799100,	
+-0.434618553098596370,	-0.434663583286846840,	-0.434708612388438390,	-0.434753640403258370,	-0.434798667331194650,	-0.434843693172133890,	-0.434888717925963840,	-0.434933741592572090,	
+-0.434978764171846280,	-0.435023785663673220,	-0.435068806067940680,	-0.435113825384536580,	-0.435158843613347450,	-0.435203860754261210,	-0.435248876807165340,	-0.435293891771947660,	
+-0.435338905648494870,	-0.435383918436694830,	-0.435428930136434970,	-0.435473940747603210,	-0.435518950270086190,	-0.435563958703771790,	-0.435608966048547490,	-0.435653972304301140,	
+-0.435698977470919510,	-0.435743981548290420,	-0.435788984536301380,	-0.435833986434840280,	-0.435878987243793810,	-0.435923986963049850,	-0.435968985592495970,	-0.436013983132020000,	
+-0.436058979581508630,	-0.436103974940849900,	-0.436148969209931570,	-0.436193962388640440,	-0.436238954476864390,	-0.436283945474490950,	-0.436328935381408100,	-0.436373924197502430,	
+-0.436418911922662020,	-0.436463898556774310,	-0.436508884099727210,	-0.436553868551407540,	-0.436598851911703220,	-0.436643834180501730,	-0.436688815357691050,	-0.436733795443157990,	
+-0.436778774436790360,	-0.436823752338475870,	-0.436868729148102370,	-0.436913704865556640,	-0.436958679490726640,	-0.437003653023500360,	-0.437048625463764550,	-0.437093596811407140,	
+-0.437138567066315760,	-0.437183536228378360,	-0.437228504297481720,	-0.437273471273513850,	-0.437318437156362260,	-0.437363401945915000,	-0.437408365642058870,	-0.437453328244681750,	
+-0.437498289753671390,	-0.437543250168915650,	-0.437588209490301420,	-0.437633167717716600,	-0.437678124851048900,	-0.437723080890186300,	-0.437768035835015610,	-0.437812989685424810,	
+-0.437857942441301940,	-0.437902894102533800,	-0.437947844669008430,	-0.437992794140613480,	-0.438037742517236930,	-0.438082689798765580,	-0.438127635985087580,	-0.438172581076090420,	
+-0.438217525071662230,	-0.438262467971689830,	-0.438307409776061310,	-0.438352350484664200,	-0.438397290097386650,	-0.438442228614115470,	-0.438487166034738700,	-0.438532102359144030,	
+-0.438577037587219500,	-0.438621971718851980,	-0.438666904753929500,	-0.438711836692339760,	-0.438756767533970860,	-0.438801697278709660,	-0.438846625926444190,	-0.438891553477062550,	
+-0.438936479930451650,	-0.438981405286499540,	-0.439026329545093910,	-0.439071252706122850,	-0.439116174769473230,	-0.439161095735033260,	-0.439206015602690460,	-0.439250934372333090,	
+-0.439295852043847970,	-0.439340768617123180,	-0.439385684092046480,	-0.439430598468506020,	-0.439475511746388600,	-0.439520423925582440,	-0.439565335005975220,	-0.439610244987455050,	
+-0.439655153869908830,	-0.439700061653224780,	-0.439744968337290990,	-0.439789873921994310,	-0.439834778407223010,	-0.439879681792864740,	-0.439924584078807690,	-0.439969485264938730,	
+-0.440014385351146060,	-0.440059284337317500,	-0.440104182223341080,	-0.440149079009103770,	-0.440193974694493840,	-0.440238869279398930,	-0.440283762763707230,	-0.440328655147305740,	
+-0.440373546430082590,	-0.440418436611925590,	-0.440463325692722950,	-0.440508213672361540,	-0.440553100550729600,	-0.440597986327715300,	-0.440642871003205650,	-0.440687754577088860,	
+-0.440732637049252640,	-0.440777518419585230,	-0.440822398687973630,	-0.440867277854306020,	-0.440912155918470220,	-0.440957032880354480,	-0.441001908739845680,	-0.441046783496832180,	
+-0.441091657151201690,	-0.441136529702842450,	-0.441181401151641450,	-0.441226271497487000,	-0.441271140740266850,	-0.441316008879869270,	-0.441360875916181280,	-0.441405741849091090,	
+-0.441450606678486900,	-0.441495470404255850,	-0.441540333026286090,	-0.441585194544465490,	-0.441630054958682350,	-0.441674914268823600,	-0.441719772474777620,	-0.441764629576432200,	
+-0.441809485573675610,	-0.441854340466394880,	-0.441899194254478320,	-0.441944046937813810,	-0.441988898516289530,	-0.442033748989792640,	-0.442078598358211340,	-0.442123446621433550,	
+-0.442168293779347580,	-0.442213139831840460,	-0.442257984778800460,	-0.442302828620115550,	-0.442347671355673930,	-0.442392512985362750,	-0.442437353509070260,	-0.442482192926684780,	
+-0.442527031238093450,	-0.442571868443184580,	-0.442616704541845980,	-0.442661539533966030,	-0.442706373419431810,	-0.442751206198131690,	-0.442796037869953580,	-0.442840868434785710,	
+-0.442885697892515310,	-0.442930526243030640,	-0.442975353486219690,	-0.443020179621970770,	-0.443065004650170960,	-0.443109828570708630,	-0.443154651383471760,	-0.443199473088348620,	
+-0.443244293685226440,	-0.443289113173993500,	-0.443333931554538210,	-0.443378748826747660,	-0.443423564990510280,	-0.443468380045713930,	-0.443513193992247030,	-0.443558006829996800,	
+-0.443602818558851530,	-0.443647629178699210,	-0.443692438689428200,	-0.443737247090925710,	-0.443782054383080100,	-0.443826860565779360,	-0.443871665638911890,	-0.443916469602364800,	
+-0.443961272456026570,	-0.444006074199785160,	-0.444050874833528950,	-0.444095674357145200,	-0.444140472770522210,	-0.444185270073548470,	-0.444230066266111110,	-0.444274861348098630,	
+-0.444319655319398990,	-0.444364448179900620,	-0.444409239929490720,	-0.444454030568057710,	-0.444498820095489630,	-0.444543608511674900,	-0.444588395816500730,	-0.444633182009855580,	
+-0.444677967091627490,	-0.444722751061704890,	-0.444767533919974980,	-0.444812315666326290,	-0.444857096300646740,	-0.444901875822824920,	-0.444946654232747980,	-0.444991431530304400,	
+-0.445036207715382210,	-0.445080982787869950,	-0.445125756747654810,	-0.445170529594625270,	-0.445215301328669820,	-0.445260071949675760,	-0.445304841457531460,	-0.445349609852125070,	
+-0.445394377133345070,	-0.445439143301078700,	-0.445483908355214510,	-0.445528672295640530,	-0.445573435122245230,	-0.445618196834915990,	-0.445662957433541280,	-0.445707716918009140,	
+-0.445752475288208110,	-0.445797232544025480,	-0.445841988685349800,	-0.445886743712069160,	-0.445931497624072030,	-0.445976250421245720,	-0.446021002103478840,	-0.446065752670659840,	
+-0.446110502122676060,	-0.446155250459416010,	-0.446199997680767850,	-0.446244743786620100,	-0.446289488776860090,	-0.446334232651376340,	-0.446378975410057060,	-0.446423717052790660,	
+-0.446468457579464630,	-0.446513196989967440,	-0.446557935284187250,	-0.446602672462012630,	-0.446647408523330900,	-0.446692143468030710,	-0.446736877296000090,	-0.446781610007127740,	
+-0.446826341601300910,	-0.446871072078408260,	-0.446915801438338310,	-0.446960529680978490,	-0.447005256806217330,	-0.447049982813943040,	-0.447094707704044190,	-0.447139431476408170,	
+-0.447184154130923550,	-0.447228875667478540,	-0.447273596085961730,	-0.447318315386260600,	-0.447363033568263620,	-0.447407750631859060,	-0.447452466576935550,	-0.447497181403380460,	
+-0.447541895111082440,	-0.447586607699929640,	-0.447631319169810750,	-0.447676029520613140,	-0.447720738752225510,	-0.447765446864536340,	-0.447810153857433220,	-0.447854859730804740,	
+-0.447899564484539050,	-0.447944268118524890,	-0.447988970632649640,	-0.448033672026801940,	-0.448078372300870110,	-0.448123071454742730,	-0.448167769488307280,	-0.448212466401452400,	
+-0.448257162194066310,	-0.448301856866037800,	-0.448346550417254190,	-0.448391242847604180,	-0.448435934156976130,	-0.448480624345258590,	-0.448525313412339140,	-0.448570001358106370,	
+-0.448614688182448600,	-0.448659373885254510,	-0.448704058466411590,	-0.448748741925808550,	-0.448793424263334020,	-0.448838105478875540,	-0.448882785572321810,	-0.448927464543561080,	
+-0.448972142392482120,	-0.449016819118972400,	-0.449061494722920620,	-0.449106169204215140,	-0.449150842562744570,	-0.449195514798396590,	-0.449240185911059740,	-0.449284855900622450,	
+-0.449329524766973410,	-0.449374192510000160,	-0.449418859129591450,	-0.449463524625635600,	-0.449508188998021310,	-0.449552852246636160,	-0.449597514371368910,	-0.449642175372108210,	
+-0.449686835248741700,	-0.449731494001158140,	-0.449776151629245780,	-0.449820808132893490,	-0.449865463511988750,	-0.449910117766420370,	-0.449954770896076720,	-0.449999422900846490,	
+-0.450044073780617340,	-0.450088723535277960,	-0.450133372164716830,	-0.450178019668822650,	-0.450222666047483010,	-0.450267311300586730,	-0.450311955428022100,	-0.450356598429678070,	
+-0.450401240305442100,	-0.450445881055203000,	-0.450490520678849650,	-0.450535159176269630,	-0.450579796547351640,	-0.450624432791984160,	-0.450669067910056060,	-0.450713701901454820,	
+-0.450758334766069360,	-0.450802966503788090,	-0.450847597114499730,	-0.450892226598092080,	-0.450936854954453790,	-0.450981482183473390,	-0.451026108285039640,	-0.451070733259040290,	
+-0.451115357105364050,	-0.451159979823899440,	-0.451204601414535280,	-0.451249221877159210,	-0.451293841211660110,	-0.451338459417926390,	-0.451383076495846910,	-0.451427692445309340,	
+-0.451472307266202580,	-0.451516920958415390,	-0.451561533521835530,	-0.451606144956351820,	-0.451650755261852780,	-0.451695364438227220,	-0.451739972485362910,	-0.451784579403148590,	
+-0.451829185191472860,	-0.451873789850224580,	-0.451918393379291410,	-0.451962995778562250,	-0.452007597047925590,	-0.452052197187270350,	-0.452096796196484240,	-0.452141394075456120,	
+-0.452185990824074510,	-0.452230586442228300,	-0.452275180929805290,	-0.452319774286694290,	-0.452364366512784220,	-0.452408957607962900,	-0.452453547572119140,	-0.452498136405141530,	
+-0.452542724106918980,	-0.452587310677339210,	-0.452631896116291180,	-0.452676480423663370,	-0.452721063599344830,	-0.452765645643223190,	-0.452810226555187430,	-0.452854806335126090,	
+-0.452899384982928140,	-0.452943962498481350,	-0.452988538881674670,	-0.453033114132396610,	-0.453077688250536180,	-0.453122261235981090,	-0.453166833088620380,	-0.453211403808343020,	
+-0.453255973395036700,	-0.453300541848590480,	-0.453345109168892870,	-0.453389675355832910,	-0.453434240409298360,	-0.453478804329178200,	-0.453523367115361060,	-0.453567928767735880,	
+-0.453612489286190470,	-0.453657048670613850,	-0.453701606920894620,	-0.453746164036921750,	-0.453790720018583060,	-0.453835274865767580,	-0.453879828578363950,	-0.453924381156261100,	
+-0.453968932599346900,	-0.454013482907510420,	-0.454058032080640610,	-0.454102580118625310,	-0.454147127021353510,	-0.454191672788713970,	-0.454236217420595610,	-0.454280760916886350,	
+-0.454325303277475110,	-0.454369844502250650,	-0.454414384591102010,	-0.454458923543916980,	-0.454503461360584670,	-0.454547998040993660,	-0.454592533585033100,	-0.454637067992590740,	
+-0.454681601263555780,	-0.454726133397816810,	-0.454770664395262870,	-0.454815194255781870,	-0.454859722979262910,	-0.454904250565594640,	-0.454948777014666130,	-0.454993302326365310,	
+-0.455037826500581220,	-0.455082349537202950,	-0.455126871436118410,	-0.455171392197216700,	-0.455215911820386450,	-0.455260430305516880,	-0.455304947652495850,	-0.455349463861212440,	
+-0.455393978931555370,	-0.455438492863413700,	-0.455483005656675430,	-0.455527517311229700,	-0.455572027826965150,	-0.455616537203770880,	-0.455661045441534910,	-0.455705552540146330,	
+-0.455750058499493850,	-0.455794563319466610,	-0.455839066999952580,	-0.455883569540840920,	-0.455928070942020700,	-0.455972571203379860,	-0.456017070324807650,	-0.456061568306192770,	
+-0.456106065147424360,	-0.456150560848390340,	-0.456195055408979980,	-0.456239548829081960,	-0.456284041108585450,	-0.456328532247378460,	-0.456373022245350150,	-0.456417511102389260,	
+-0.456461998818385010,	-0.456506485393225360,	-0.456550970826799460,	-0.456595455118996190,	-0.456639938269704610,	-0.456684420278812840,	-0.456728901146210010,	-0.456773380871785370,	
+-0.456817859455426800,	-0.456862336897023660,	-0.456906813196464590,	-0.456951288353638960,	-0.456995762368434700,	-0.457040235240741000,	-0.457084706970446730,	-0.457129177557441090,	
+-0.457173647001612120,	-0.457218115302849000,	-0.457262582461040620,	-0.457307048476076170,	-0.457351513347843690,	-0.457395977076232470,	-0.457440439661131240,	-0.457484901102429340,	
+-0.457529361400014820,	-0.457573820553776880,	-0.457618278563604370,	-0.457662735429386620,	-0.457707191151011550,	-0.457751645728368570,	-0.457796099161346840,	-0.457840551449834490,	
+-0.457885002593720720,	-0.457929452592894470,	-0.457973901447244980,	-0.458018349156660340,	-0.458062795721029810,	-0.458107241140242320,	-0.458151685414187100,	-0.458196128542752320,	
+-0.458240570525827170,	-0.458285011363300580,	-0.458329451055061900,	-0.458373889600999170,	-0.458418327001001770,	-0.458462763254958490,	-0.458507198362758720,	-0.458551632324290530,	
+-0.458596065139443290,	-0.458640496808106310,	-0.458684927330167640,	-0.458729356705516680,	-0.458773784934042310,	-0.458818212015633890,	-0.458862637950179560,	-0.458907062737568590,	
+-0.458951486377690010,	-0.458995908870433070,	-0.459040330215686020,	-0.459084750413338070,	-0.459129169463278310,	-0.459173587365395990,	-0.459218004119579300,	-0.459262419725717570,	
+-0.459306834183699890,	-0.459351247493415440,	-0.459395659654752490,	-0.459440070667600400,	-0.459484480531848540,	-0.459528889247385050,	-0.459573296814099360,	-0.459617703231880390,	
+-0.459662108500617620,	-0.459706512620199130,	-0.459750915590514400,	-0.459795317411452350,	-0.459839718082902470,	-0.459884117604752840,	-0.459928515976892880,	-0.459972913199211690,	
+-0.460017309271598620,	-0.460061704193941820,	-0.460106097966130830,	-0.460150490588054570,	-0.460194882059602460,	-0.460239272380662760,	-0.460283661551124880,	-0.460328049570878250,	
+-0.460372436439811070,	-0.460416822157812820,	-0.460461206724772530,	-0.460505590140579620,	-0.460549972405122300,	-0.460594353518290090,	-0.460638733479971970,	-0.460683112290057430,	
+-0.460727489948434710,	-0.460771866454993300,	-0.460816241809622160,	-0.460860616012210840,	-0.460904989062647600,	-0.460949360960821840,	-0.460993731706622720,	-0.461038101299939660,	
+-0.461082469740660970,	-0.461126837028676070,	-0.461171203163874110,	-0.461215568146144510,	-0.461259931975375570,	-0.461304294651456840,	-0.461348656174277780,	-0.461393016543726660,	
+-0.461437375759693010,	-0.461481733822065920,	-0.461526090730734860,	-0.461570446485588200,	-0.461614801086515480,	-0.461659154533405670,	-0.461703506826148410,	-0.461747857964632020,	
+-0.461792207948745930,	-0.461836556778379310,	-0.461880904453421730,	-0.461925250973761530,	-0.461969596339288140,	-0.462013940549890760,	-0.462058283605458970,	-0.462102625505881050,	
+-0.462146966251046560,	-0.462191305840845060,	-0.462235644275164890,	-0.462279981553895600,	-0.462324317676926390,	-0.462368652644146780,	-0.462412986455445100,	-0.462457319110710970,	
+-0.462501650609833560,	-0.462545980952702440,	-0.462590310139205930,	-0.462634638169233670,	-0.462678965042674810,	-0.462723290759418930,	-0.462767615319354400,	-0.462811938722370860,	
+-0.462856260968357470,	-0.462900582057203800,	-0.462944901988798340,	-0.462989220763030560,	-0.463033538379790170,	-0.463077854838965520,	-0.463122170140446210,	-0.463166484284121550,	
+-0.463210797269881010,	-0.463255109097613080,	-0.463299419767207400,	-0.463343729278553160,	-0.463388037631540020,	-0.463432344826056330,	-0.463476650861991860,	-0.463520955739235680,	
+-0.463565259457677570,	-0.463609562017205880,	-0.463653863417710310,	-0.463698163659080060,	-0.463742462741204790,	-0.463786760663973010,	-0.463831057427274320,	-0.463875353030997920,	
+-0.463919647475033610,	-0.463963940759269720,	-0.464008232883596050,	-0.464052523847902130,	-0.464096813652076560,	-0.464141102296008910,	-0.464185389779588560,	-0.464229676102705100,	
+-0.464273961265247060,	-0.464318245267104080,	-0.464362528108165530,	-0.464406809788321050,	-0.464451090307459120,	-0.464495369665469500,	-0.464539647862241440,	-0.464583924897664650,	
+-0.464628200771627640,	-0.464672475484020130,	-0.464716749034731480,	-0.464761021423651330,	-0.464805292650668220,	-0.464849562715671900,	-0.464893831618552020,	-0.464938099359197220,	
+-0.464982365937497140,	-0.465026631353341160,	-0.465070895606618960,	-0.465115158697219200,	-0.465159420625031460,	-0.465203681389945220,	-0.465247940991850180,	-0.465292199430634880,	
+-0.465336456706189060,	-0.465380712818402100,	-0.465424967767163800,	-0.465469221552362640,	-0.465513474173888440,	-0.465557725631630560,	-0.465601975925478750,	-0.465646225055321610,	
+-0.465690473021048930,	-0.465734719822550440,	-0.465778965459714760,	-0.465823209932431650,	-0.465867453240590530,	-0.465911695384081170,	-0.465955936362792200,	-0.466000176176613320,	
+-0.466044414825434070,	-0.466088652309144150,	-0.466132888627632250,	-0.466177123780788070,	-0.466221357768501100,	-0.466265590590661140,	-0.466309822247156780,	-0.466354052737877890,	
+-0.466398282062713830,	-0.466442510221554530,	-0.466486737214288520,	-0.466530963040805660,	-0.466575187700995820,	-0.466619411194747590,	-0.466663633521950840,	-0.466707854682494980,	
+-0.466752074676269890,	-0.466796293503164210,	-0.466840511163067850,	-0.466884727655870190,	-0.466928942981461090,	-0.466973157139729200,	-0.467017370130564490,	-0.467061581953856330,	
+-0.467105792609494590,	-0.467150002097368010,	-0.467194210417366360,	-0.467238417569379230,	-0.467282623553296470,	-0.467326828369006740,	-0.467371032016399900,	-0.467415234495365540,	
+-0.467459435805793470,	-0.467503635947572380,	-0.467547834920592260,	-0.467592032724742920,	-0.467636229359913110,	-0.467680424825992700,	-0.467724619122871220,	-0.467768812250438650,	
+-0.467813004208583630,	-0.467857194997196080,	-0.467901384616165540,	-0.467945573065381930,	-0.467989760344734000,	-0.468033946454111670,	-0.468078131393404480,	-0.468122315162502360,	
+-0.468166497761294040,	-0.468210679189669520,	-0.468254859447518270,	-0.468299038534730260,	-0.468343216451194260,	-0.468387393196800230,	-0.468431568771438100,	-0.468475743174996680,	
+-0.468519916407365900,	-0.468564088468435280,	-0.468608259358094910,	-0.468652429076233450,	-0.468696597622740910,	-0.468740764997506890,	-0.468784931200421360,	-0.468829096231373090,	
+-0.468873260090252100,	-0.468917422776947920,	-0.468961584291350600,	-0.469005744633348930,	-0.469049903802832900,	-0.469094061799692150,	-0.469138218623816610,	-0.469182374275095070,	
+-0.469226528753417640,	-0.469270682058674340,	-0.469314834190753870,	-0.469358985149546330,	-0.469403134934941350,	-0.469447283546828910,	-0.469491430985097820,	-0.469535577249638240,	
+-0.469579722340339620,	-0.469623866257092180,	-0.469668008999784610,	-0.469712150568307060,	-0.469756290962549120,	-0.469800430182400860,	-0.469844568227751110,	-0.469888705098489960,	
+-0.469932840794507030,	-0.469976975315692440,	-0.470021108661934970,	-0.470065240833124730,	-0.470109371829151410,	-0.470153501649905050,	-0.470197630295274500,	-0.470241757765149930,	
+-0.470285884059421340,	-0.470330009177977630,	-0.470374133120708910,	-0.470418255887504850,	-0.470462377478255590,	-0.470506497892849930,	-0.470550617131178070,	-0.470594735193129670,	
+-0.470638852078594790,	-0.470682967787462380,	-0.470727082319622570,	-0.470771195674965060,	-0.470815307853379940,	-0.470859418854756180,	-0.470903528678983880,	-0.470947637325952740,	
+-0.470991744795552890,	-0.471035851087673320,	-0.471079956202204050,	-0.471124060139035350,	-0.471168162898056080,	-0.471212264479156430,	-0.471256364882226110,	-0.471300464107155260,	
+-0.471344562153832860,	-0.471388659022149050,	-0.471432754711993580,	-0.471476849223256610,	-0.471520942555827160,	-0.471565034709595320,	-0.471609125684450960,	-0.471653215480284100,	
+-0.471697304096983850,	-0.471741391534440340,	-0.471785477792543320,	-0.471829562871183050,	-0.471873646770248460,	-0.471917729489629730,	-0.471961811029217080,	-0.472005891388899480,	
+-0.472049970568567230,	-0.472094048568109990,	-0.472138125387418010,	-0.472182201026380370,	-0.472226275484887210,	-0.472270348762828360,	-0.472314420860094060,	-0.472358491776573300,	
+-0.472402561512156260,	-0.472446630066732880,	-0.472490697440193290,	-0.472534763632426580,	-0.472578828643322960,	-0.472622892472772230,	-0.472666955120664700,	-0.472711016586889410,	
+-0.472755076871336500,	-0.472799135973895950,	-0.472843193894457950,	-0.472887250632911590,	-0.472931306189147080,	-0.472975360563054730,	-0.473019413754523550,	-0.473063465763443820,	
+-0.473107516589705460,	-0.473151566233198710,	-0.473195614693812660,	-0.473239661971437520,	-0.473283708065963260,	-0.473327752977280140,	-0.473371796705277180,	-0.473415839249844760,	
+-0.473459880610872800,	-0.473503920788251490,	-0.473547959781869980,	-0.473591997591618520,	-0.473636034217387150,	-0.473680069659066060,	-0.473724103916544400,	-0.473768136989712490,	
+-0.473812168878460560,	-0.473856199582677880,	-0.473900229102254710,	-0.473944257437080960,	-0.473988284587046950,	-0.474032310552041870,	-0.474076335331955980,	-0.474120358926679250,	
+-0.474164381336102000,	-0.474208402560113430,	-0.474252422598603840,	-0.474296441451463210,	-0.474340459118581860,	-0.474384475599848980,	-0.474428490895154880,	-0.474472505004389590,	
+-0.474516517927443430,	-0.474560529664205530,	-0.474604540214566380,	-0.474648549578416230,	-0.474692557755644280,	-0.474736564746141010,	-0.474780570549796280,	-0.474824575166500560,	
+-0.474868578596142950,	-0.474912580838613930,	-0.474956581893803460,	-0.475000581761601930,	-0.475044580441898510,	-0.475088577934583700,	-0.475132574239547410,	-0.475176569356680070,	
+-0.475220563285870920,	-0.475264556027010400,	-0.475308547579988470,	-0.475352537944695560,	-0.475396527121020870,	-0.475440515108854930,	-0.475484501908088050,	-0.475528487518609540,	
+-0.475572471940309830,	-0.475616455173078930,	-0.475660437216807230,	-0.475704418071384140,	-0.475748397736699910,	-0.475792376212644750,	-0.475836353499109020,	-0.475880329595982030,	
+-0.475924304503154210,	-0.475968278220515630,	-0.476012250747956720,	-0.476056222085366800,	-0.476100192232636330,	-0.476144161189655410,	-0.476188128956314460,	-0.476232095532502790,	
+-0.476276060918110870,	-0.476320025113028790,	-0.476363988117147090,	-0.476407949930355010,	-0.476451910552543050,	-0.476495869983601660,	-0.476539828223420280,	-0.476583785271889270,	
+-0.476627741128898830,	-0.476671695794339430,	-0.476715649268100390,	-0.476759601550072190,	-0.476803552640145010,	-0.476847502538209340,	-0.476891451244154550,	-0.476935398757871110,	
+-0.476979345079249220,	-0.477023290208179300,	-0.477067234144550770,	-0.477111176888254160,	-0.477155118439179630,	-0.477199058797217690,	-0.477242997962257660,	-0.477286935934190190,	
+-0.477330872712905750,	-0.477374808298293760,	-0.477418742690244760,	-0.477462675888648880,	-0.477506607893396660,	-0.477550538704377580,	-0.477594468321482170,	-0.477638396744600570,	
+-0.477682323973623370,	-0.477726250008439930,	-0.477770174848940910,	-0.477814098495016440,	-0.477858020946557100,	-0.477901942203452330,	-0.477945862265592710,	-0.477989781132868440,	
+-0.478033698805170100,	-0.478077615282387130,	-0.478121530564410090,	-0.478165444651129650,	-0.478209357542435210,	-0.478253269238217370,	-0.478297179738366330,	-0.478341089042772730,	
+-0.478384997151326040,	-0.478428904063916860,	-0.478472809780435440,	-0.478516714300772360,	-0.478560617624817110,	-0.478604519752460320,	-0.478648420683592200,	-0.478692320418103450,	
+-0.478736218955883470,	-0.478780116296822990,	-0.478824012440812240,	-0.478867907387741760,	-0.478911801137501200,	-0.478955693689981140,	-0.478999585045071790,	-0.479043475202663880,	
+-0.479087364162646910,	-0.479131251924911570,	-0.479175138489348450,	-0.479219023855847080,	-0.479262908024298160,	-0.479306790994591950,	-0.479350672766619190,	-0.479394553340269370,	
+-0.479438432715433130,	-0.479482310892000830,	-0.479526187869863120,	-0.479570063648909530,	-0.479613938229030810,	-0.479657811610117280,	-0.479701683792059570,	-0.479745554774747280,	
+-0.479789424558071110,	-0.479833293141921360,	-0.479877160526188730,	-0.479921026710762870,	-0.479964891695534410,	-0.480008755480394120,	-0.480052618065231580,	-0.480096479449937440,	
+-0.480140339634402170,	-0.480184198618516360,	-0.480228056402169760,	-0.480271912985252960,	-0.480315768367656380,	-0.480359622549270780,	-0.480403475529985690,	-0.480447327309691970,	
+-0.480491177888279890,	-0.480535027265640290,	-0.480578875441662720,	-0.480622722416237940,	-0.480666568189256400,	-0.480710412760608770,	-0.480754256130184800,	-0.480798098297875120,	
+-0.480841939263570610,	-0.480885779027160840,	-0.480929617588536640,	-0.480973454947588420,	-0.481017291104206930,	-0.481061126058281830,	-0.481104959809703910,	-0.481148792358363550,	
+-0.481192623704151670,	-0.481236453846957790,	-0.481280282786672790,	-0.481324110523187130,	-0.481367937056391530,	-0.481411762386175670,	-0.481455586512430480,	-0.481499409435046270,	
+-0.481543231153913950,	-0.481587051668923130,	-0.481630870979964710,	-0.481674689086929510,	-0.481718505989707220,	-0.481762321688188610,	-0.481806136182264200,	-0.481849949471824910,	
+-0.481893761556760280,	-0.481937572436961280,	-0.481981382112318340,	-0.482025190582722360,	-0.482068997848062950,	-0.482112803908231080,	-0.482156608763117220,	-0.482200412412612240,	
+-0.482244214856605790,	-0.482288016094988840,	-0.482331816127651860,	-0.482375614954485670,	-0.482419412575380120,	-0.482463208990225990,	-0.482507004198913850,	-0.482550798201334620,	
+-0.482594590997377950,	-0.482638382586934870,	-0.482682172969896180,	-0.482725962146151650,	-0.482769750115592260,	-0.482813536878108460,	-0.482857322433591250,	-0.482901106781930320,	
+-0.482944889923016600,	-0.482988671856740660,	-0.483032452582993430,	-0.483076232101664730,	-0.483120010412645410,	-0.483163787515826060,	-0.483207563411097660,	-0.483251338098349910,	
+-0.483295111577473850,	-0.483338883848360050,	-0.483382654910899380,	-0.483426424764981710,	-0.483470193410497960,	-0.483513960847339110,	-0.483557727075394960,	-0.483601492094556500,	
+-0.483645255904714300,	-0.483689018505759400,	-0.483732779897581510,	-0.483776540080071700,	-0.483820299053120520,	-0.483864056816619040,	-0.483907813370456960,	-0.483951568714525380,	
+-0.483995322848714880,	-0.484039075772916440,	-0.484082827487019920,	-0.484126577990916350,	-0.484170327284496330,	-0.484214075367650880,	-0.484257822240269860,	-0.484301567902244270,	
+-0.484345312353465170,	-0.484389055593822390,	-0.484432797623206960,	-0.484476538441509560,	-0.484520278048621190,	-0.484564016444431760,	-0.484607753628832240,	-0.484651489601713340,	
+-0.484695224362966140,	-0.484738957912480510,	-0.484782690250147420,	-0.484826421375857630,	-0.484870151289502230,	-0.484913879990970960,	-0.484957607480155100,	-0.485001333756945150,	
+-0.485045058821232280,	-0.485088782672906340,	-0.485132505311858480,	-0.485176226737979330,	-0.485219946951160050,	-0.485263665951290450,	-0.485307383738261770,	-0.485351100311964930,	
+-0.485394815672289980,	-0.485438529819128000,	-0.485482242752369730,	-0.485525954471906160,	-0.485569664977627380,	-0.485613374269424410,	-0.485657082347188070,	-0.485700789210809340,	
+-0.485744494860178290,	-0.485788199295185960,	-0.485831902515723170,	-0.485875604521680990,	-0.485919305312949410,	-0.485963004889419570,	-0.486006703250982220,	-0.486050400397528500,	
+-0.486094096328948400,	-0.486137791045133050,	-0.486181484545973600,	-0.486225176831360070,	-0.486268867901183570,	-0.486312557755334940,	-0.486356246393705280,	-0.486399933816184630,	
+-0.486443620022664110,	-0.486487305013034610,	-0.486530988787187150,	-0.486574671345011870,	-0.486618352686399910,	-0.486662032811242100,	-0.486705711719429560,	-0.486749389410852380,	
+-0.486793065885401720,	-0.486836741142968380,	-0.486880415183443550,	-0.486924088006717330,	-0.486967759612680910,	-0.487011430001225430,	-0.487055099172241050,	-0.487098767125618890,	
+-0.487142433861249780,	-0.487186099379025020,	-0.487229763678834580,	-0.487273426760569780,	-0.487317088624121380,	-0.487360749269380670,	-0.487404408696237690,	-0.487448066904583640,	
+-0.487491723894309500,	-0.487535379665306410,	-0.487579034217464460,	-0.487622687550674950,	-0.487666339664828700,	-0.487709990559817010,	-0.487753640235529920,	-0.487797288691858790,	
+-0.487840935928694760,	-0.487884581945928040,	-0.487928226743449880,	-0.487971870321151140,	-0.488015512678923120,	-0.488059153816655930,	-0.488102793734240810,	-0.488146432431568740,	
+-0.488190069908530980,	-0.488233706165017660,	-0.488277341200920090,	-0.488320975016129140,	-0.488364607610536130,	-0.488408238984031240,	-0.488451869136505730,	-0.488495498067850590,	
+-0.488539125777957050,	-0.488582752266715330,	-0.488626377534016720,	-0.488670001579752160,	-0.488713624403813000,	-0.488757246006089390,	-0.488800866386472630,	-0.488844485544854160,	
+-0.488888103481124050,	-0.488931720195173670,	-0.488975335686894000,	-0.489018949956176400,	-0.489062563002911010,	-0.489106174826989200,	-0.489149785428302010,	-0.489193394806740680,	
+-0.489237002962195520,	-0.489280609894557790,	-0.489324215603718640,	-0.489367820089569250,	-0.489411423351999940,	-0.489455025390902130,	-0.489498626206166690,	-0.489542225797685080,	
+-0.489585824165347520,	-0.489629421309045410,	-0.489673017228670180,	-0.489716611924111980,	-0.489760205395262220,	-0.489803797642011980,	-0.489847388664252650,	-0.489890978461874400,	
+-0.489934567034768730,	-0.489978154382826660,	-0.490021740505939610,	-0.490065325403997780,	-0.490108909076892640,	-0.490152491524515290,	-0.490196072746757030,	-0.490239652743508230,	
+-0.490283231514660300,	-0.490326809060104290,	-0.490370385379731600,	-0.490413960473432610,	-0.490457534341098730,	-0.490501106982621340,	-0.490544678397890840,	-0.490588248586798670,	
+-0.490631817549235850,	-0.490675385285093860,	-0.490718951794263000,	-0.490762517076634820,	-0.490806081132100340,	-0.490849643960550970,	-0.490893205561877160,	-0.490936765935970350,	
+-0.490980325082721600,	-0.491023883002022430,	-0.491067439693763150,	-0.491110995157835300,	-0.491154549394129950,	-0.491198102402538640,	-0.491241654182951630,	-0.491285204735260550,	
+-0.491328754059356390,	-0.491372302155130780,	-0.491415849022474040,	-0.491459394661277640,	-0.491502939071433160,	-0.491546482252830930,	-0.491590024205362520,	-0.491633564928919020,	
+-0.491677104423392020,	-0.491720642688671830,	-0.491764179724650090,	-0.491807715531217880,	-0.491851250108266750,	-0.491894783455687100,	-0.491938315573370530,	-0.491981846461208180,	
+-0.492025376119091580,	-0.492068904546911160,	-0.492112431744558430,	-0.492155957711924660,	-0.492199482448901380,	-0.492243005955379010,	-0.492286528231249130,	-0.492330049276403340,	
+-0.492373569090731990,	-0.492417087674126730,	-0.492460605026478760,	-0.492504121147679660,	-0.492547636037619860,	-0.492591149696191000,	-0.492634662123284270,	-0.492678173318791210,	
+-0.492721683282602410,	-0.492765192014609330,	-0.492808699514703350,	-0.492852205782775940,	-0.492895710818717640,	-0.492939214622420070,	-0.492982717193774510,	-0.493026218532672480,	
+-0.493069718639004560,	-0.493113217512662290,	-0.493156715153537430,	-0.493200211561520330,	-0.493243706736502750,	-0.493287200678375890,	-0.493330693387031390,	-0.493374184862359840,	
+-0.493417675104252770,	-0.493461164112601490,	-0.493504651887297750,	-0.493548138428231980,	-0.493591623735295800,	-0.493635107808380660,	-0.493678590647378070,	-0.493722072252178620,	
+-0.493765552622674020,	-0.493809031758755510,	-0.493852509660314800,	-0.493895986327242460,	-0.493939461759430150,	-0.493982935956769560,	-0.494026408919151280,	-0.494069880646466950,	
+-0.494113351138607880,	-0.494156820395465880,	-0.494200288416931420,	-0.494243755202896210,	-0.494287220753251650,	-0.494330685067889410,	-0.494374148146700050,	-0.494417609989575350,	
+-0.494461070596406650,	-0.494504529967085600,	-0.494547988101502910,	-0.494591444999550210,	-0.494634900661118870,	-0.494678355086100700,	-0.494721808274386280,	-0.494765260225867310,	
+-0.494808710940435160,	-0.494852160417981630,	-0.494895608658397320,	-0.494939055661574030,	-0.494982501427403470,	-0.495025945955776260,	-0.495069389246584170,	-0.495112831299718610,	
+-0.495156272115071350,	-0.495199711692533070,	-0.495243150031995480,	-0.495286587133350000,	-0.495330022996488480,	-0.495373457621301470,	-0.495416891007680830,	-0.495460323155517970,	
+-0.495503754064704700,	-0.495547183735131620,	-0.495590612166690650,	-0.495634039359273080,	-0.495677465312770850,	-0.495720890027074530,	-0.495764313502076000,	-0.495807735737667070,	
+-0.495851156733738420,	-0.495894576490181930,	-0.495937995006888900,	-0.495981412283751370,	-0.496024828320659860,	-0.496068243117506250,	-0.496111656674182110,	-0.496155068990579150,	
+-0.496198480066588180,	-0.496241889902101000,	-0.496285298497009090,	-0.496328705851204310,	-0.496372111964577370,	-0.496415516837020180,	-0.496458920468424160,	-0.496502322858681230,	
+-0.496545724007682150,	-0.496589123915318730,	-0.496632522581482880,	-0.496675920006065360,	-0.496719316188958040,	-0.496762711130052380,	-0.496806104829240370,	-0.496849497286412760,	
+-0.496892888501461350,	-0.496936278474277680,	-0.496979667204753780,	-0.497023054692780300,	-0.497066440938249140,	-0.497109825941051960,	-0.497153209701080510,	-0.497196592218225710,	
+-0.497239973492379420,	-0.497283353523433220,	-0.497326732311278940,	-0.497370109855807540,	-0.497413486156910830,	-0.497456861214480350,	-0.497500235028408180,	-0.497543607598585010,	
+-0.497586978924902830,	-0.497630349007253560,	-0.497673717845528050,	-0.497717085439618230,	-0.497760451789415750,	-0.497803816894812460,	-0.497847180755699280,	-0.497890543371968140,	
+-0.497933904743510620,	-0.497977264870218760,	-0.498020623751983360,	-0.498063981388696340,	-0.498107337780249400,	-0.498150692926534520,	-0.498194046827442500,	-0.498237399482865380,	
+-0.498280750892694750,	-0.498324101056822680,	-0.498367449975139880,	-0.498410797647538540,	-0.498454144073910530,	-0.498497489254146780,	-0.498540833188139350,	-0.498584175875779800,	
+-0.498627517316960200,	-0.498670857511571420,	-0.498714196459505540,	-0.498757534160654100,	-0.498800870614909240,	-0.498844205822161820,	-0.498887539782303880,	-0.498930872495227110,	
+-0.498974203960823540,	-0.499017534178984090,	-0.499060863149600740,	-0.499104190872565300,	-0.499147517347769740,	-0.499190842575104990,	-0.499234166554463180,	-0.499277489285736290,	
+-0.499320810768815290,	-0.499364131003592340,	-0.499407449989958950,	-0.499450767727807390,	-0.499494084217028510,	-0.499537399457514460,	-0.499580713449156830,	-0.499624026191847870,	
+-0.499667337685478440,	-0.499710647929940630,	-0.499753956925126250,	-0.499797264670927330,	-0.499840571167234900,	-0.499883876413941000,	-0.499927180410937420,	-0.499970483158116320,	
+-0.500013784655368610,	-0.500057084902586380,	-0.500100383899661830,	-0.500143681646486040,	-0.500186978142950990,	-0.500230273388948430,	-0.500273567384370680,	-0.500316860129108480,	
+-0.500360151623054250,	-0.500403441866099640,	-0.500446730858136730,	-0.500490018599056730,	-0.500533305088751600,	-0.500576590327113210,	-0.500619874314033760,	-0.500663157049404230,	
+-0.500706438533116690,	-0.500749718765063250,	-0.500792997745135750,	-0.500836275473225400,	-0.500879551949224400,	-0.500922827173024500,	-0.500966101144518010,	-0.501009373863595790,	
+-0.501052645330150150,	-0.501095915544073290,	-0.501139184505256190,	-0.501182452213591150,	-0.501225718668970030,	-0.501268983871285050,	-0.501312247820427160,	-0.501355510516288570,	
+-0.501398771958761370,	-0.501442032147737530,	-0.501485291083108240,	-0.501528548764765710,	-0.501571805192601810,	-0.501615060366508710,	-0.501658314286377640,	-0.501701566952100890,	
+-0.501744818363570100,	-0.501788068520677700,	-0.501831317423314660,	-0.501874565071373400,	-0.501917811464746120,	-0.501961056603323910,	-0.502004300486999070,	-0.502047543115663460,	
+-0.502090784489209300,	-0.502134024607527870,	-0.502177263470511390,	-0.502220501078051830,	-0.502263737430041270,	-0.502306972526371020,	-0.502350206366933390,	-0.502393438951620140,	
+-0.502436670280323790,	-0.502479900352935330,	-0.502523129169347160,	-0.502566356729451050,	-0.502609583033139520,	-0.502652808080303660,	-0.502696031870835780,	-0.502739254404628190,	
+-0.502782475681572080,	-0.502825695701559770,	-0.502868914464483230,	-0.502912131970234770,	-0.502955348218705580,	-0.502998563209788090,	-0.503041776943374150,	-0.503084989419356200,	
+-0.503128200637625310,	-0.503171410598073910,	-0.503214619300594080,	-0.503257826745078020,	-0.503301032931417040,	-0.503344237859503440,	-0.503387441529229320,	-0.503430643940486870,	
+-0.503473845093167500,	-0.503517044987163540,	-0.503560243622366840,	-0.503603440998670050,	-0.503646637115964250,	-0.503689831974141860,	-0.503733025573095180,	-0.503776217912715650,	
+-0.503819408992895570,	-0.503862598813526910,	-0.503905787374502200,	-0.503948974675712650,	-0.503992160717050550,	-0.504035345498408120,	-0.504078529019677760,	-0.504121711280750670,	
+-0.504164892281519280,	-0.504208072021875680,	-0.504251250501712270,	-0.504294427720920260,	-0.504337603679392290,	-0.504380778377020330,	-0.504423951813696700,	-0.504467123989312930,	
+-0.504510294903761310,	-0.504553464556934280,	-0.504596632948723260,	-0.504639800079020650,	-0.504682965947718550,	-0.504726130554709380,	-0.504769293899884450,	-0.504812455983136400,	
+-0.504855616804357200,	-0.504898776363439270,	-0.504941934660274040,	-0.504985091694754030,	-0.505028247466771220,	-0.505071401976218250,	-0.505114555222986320,	-0.505157707206968070,	
+-0.505200857928055470,	-0.505244007386141170,	-0.505287155581116370,	-0.505330302512873810,	-0.505373448181305810,	-0.505416592586303780,	-0.505459735727760370,	-0.505502877605567560,	
+-0.505546018219617980,	-0.505589157569802940,	-0.505632295656014970,	-0.505675432478146280,	-0.505718568036089390,	-0.505761702329735720,	-0.505804835358977800,	-0.505847967123707720,	
+-0.505891097623818230,	-0.505934226859200530,	-0.505977354829747260,	-0.506020481535350620,	-0.506063606975903140,	-0.506106731151296340,	-0.506149854061422650,	-0.506192975706174720,	
+-0.506236096085443950,	-0.506279215199122890,	-0.506322333047103830,	-0.506365449629279430,	-0.506408564945540870,	-0.506451678995781030,	-0.506494791779891870,	-0.506537903297766160,	
+-0.506581013549295300,	-0.506624122534371950,	-0.506667230252888290,	-0.506710336704736970,	-0.506753441889809310,	-0.506796545807998160,	-0.506839648459195600,	-0.506882749843294290,	
+-0.506925849960185640,	-0.506968948809762510,	-0.507012046391916990,	-0.507055142706541620,	-0.507098237753528140,	-0.507141331532768970,	-0.507184424044156980,	-0.507227515287583360,	
+-0.507270605262941100,	-0.507313693970122270,	-0.507356781409019630,	-0.507399867579524600,	-0.507442952481529930,	-0.507486036114927930,	-0.507529118479611130,	-0.507572199575471170,	
+-0.507615279402400810,	-0.507658357960292130,	-0.507701435249037990,	-0.507744511268529930,	-0.507787586018660480,	-0.507830659499322160,	-0.507873731710407510,	-0.507916802651808160,	
+-0.507959872323416880,	-0.508002940725126200,	-0.508046007856827850,	-0.508089073718414390,	-0.508132138309778330,	-0.508175201630812310,	-0.508218263681407880,	-0.508261324461457780,	
+-0.508304383970854420,	-0.508347442209490460,	-0.508390499177257430,	-0.508433554874048290,	-0.508476609299755130,	-0.508519662454270940,	-0.508562714337487120,	-0.508605764949296550,	
+-0.508648814289591630,	-0.508691862358265020,	-0.508734909155208360,	-0.508777954680314390,	-0.508820998933475880,	-0.508864041914584560,	-0.508907083623533210,	-0.508950124060214000,	
+-0.508993163224519930,	-0.509036201116342620,	-0.509079237735574730,	-0.509122273082108780,	-0.509165307155837520,	-0.509208339956652710,	-0.509251371484446880,	-0.509294401739112780,	
+-0.509337430720542940,	-0.509380458428629220,	-0.509423484863264280,	-0.509466510024340740,	-0.509509533911751130,	-0.509552556525387450,	-0.509595577865142310,	-0.509638597930908270,	
+-0.509681616722578060,	-0.509724634240043550,	-0.509767650483197280,	-0.509810665451932430,	-0.509853679146140440,	-0.509896691565714270,	-0.509939702710546340,	-0.509982712580529630,	
+-0.510025721175555670,	-0.510068728495517430,	-0.510111734540307340,	-0.510154739309818360,	-0.510197742803942140,	-0.510240745022571550,	-0.510283745965599110,	-0.510326745632917580,	
+-0.510369744024418930,	-0.510412741139995910,	-0.510455736979540940,	-0.510498731542947120,	-0.510541724830106070,	-0.510584716840910670,	-0.510627707575253890,	-0.510670697033027480,	
+-0.510713685214124190,	-0.510756672118436780,	-0.510799657745858120,	-0.510842642096279940,	-0.510885625169595130,	-0.510928606965696200,	-0.510971587484476130,	-0.511014566725826790,	
+-0.511057544689641040,	-0.511100521375811300,	-0.511143496784230770,	-0.511186470914791080,	-0.511229443767385220,	-0.511272415341905710,	-0.511315385638245520,	-0.511358354656296530,	
+-0.511401322395951710,	-0.511444288857103910,	-0.511487254039645010,	-0.511530217943467980,	-0.511573180568465350,	-0.511616141914530200,	-0.511659101981554290,	-0.511702060769430700,	
+-0.511745018278051860,	-0.511787974507310950,	-0.511830929457099630,	-0.511873883127311080,	-0.511916835517837730,	-0.511959786628572780,	-0.512002736459407860,	-0.512045685010236170,	
+-0.512088632280950250,	-0.512131578271443180,	-0.512174522981606710,	-0.512217466411333920,	-0.512260408560517910,	-0.512303349429050540,	-0.512346289016824660,	-0.512389227323733150,	
+-0.512432164349668980,	-0.512475100094523910,	-0.512518034558191230,	-0.512560967740563370,	-0.512603899641533410,	-0.512646830260993450,	-0.512689759598836340,	-0.512732687654954830,	
+-0.512775614429242020,	-0.512818539921589770,	-0.512861464131891260,	-0.512904387060038940,	-0.512947308705926090,	-0.512990229069444690,	-0.513033148150487620,	-0.513076065948947610,	
+-0.513118982464717990,	-0.513161897697690380,	-0.513204811647758110,	-0.513247724314814140,	-0.513290635698750550,	-0.513333545799460330,	-0.513376454616836230,	-0.513419362150771330,	
+-0.513462268401157720,	-0.513505173367888370,	-0.513548077050856140,	-0.513590979449954130,	-0.513633880565074310,	-0.513676780396109640,	-0.513719678942953120,	-0.513762576205497810,	
+-0.513805472183635700,	-0.513848366877259770,	-0.513891260286263090,	-0.513934152410538530,	-0.513977043249978170,	-0.514019932804475330,	-0.514062821073922980,	-0.514105708058213210,	
+-0.514148593757239090,	-0.514191478170893610,	-0.514234361299069740,	-0.514277243141659570,	-0.514320123698556400,	-0.514363002969652870,	-0.514405880954842190,	-0.514448757654016430,	
+-0.514491633067068690,	-0.514534507193891930,	-0.514577380034379360,	-0.514620251588422950,	-0.514663121855915780,	-0.514705990836750950,	-0.514748858530821420,	-0.514791724938019390,	
+-0.514834590058238060,	-0.514877453891370740,	-0.514920316437309290,	-0.514963177695947020,	-0.515006037667176900,	-0.515048896350892020,	-0.515091753746984460,	-0.515134609855347540,	
+-0.515177464675874220,	-0.515220318208457480,	-0.515263170452989640,	-0.515306021409363880,	-0.515348871077472960,	-0.515391719457210300,	-0.515434566548467980,	-0.515477412351139310,	
+-0.515520256865117040,	-0.515563100090294490,	-0.515605942026563850,	-0.515648782673818310,	-0.515691622031950850,	-0.515734460100854660,	-0.515777296880421950,	-0.515820132370546030,	
+-0.515862966571120190,	-0.515905799482036520,	-0.515948631103188340,	-0.515991461434468610,	-0.516034290475770650,	-0.516077118226986540,	-0.516119944688009590,	-0.516162769858732770,	
+-0.516205593739049510,	-0.516248416328851770,	-0.516291237628033080,	-0.516334057636486210,	-0.516376876354104670,	-0.516419693780780560,	-0.516462509916407080,	-0.516505324760877520,	
+-0.516548138314084860,	-0.516590950575921530,	-0.516633761546280820,	-0.516676571225056170,	-0.516719379612139650,	-0.516762186707424580,	-0.516804992510804140,	-0.516847797022171650,	
+-0.516890600241419200,	-0.516933402168440300,	-0.516976202803127840,	-0.517019002145375330,	-0.517061800195074860,	-0.517104596952119970,	-0.517147392416403510,	-0.517190186587819010,	
+-0.517232979466258680,	-0.517275771051615820,	-0.517318561343783510,	-0.517361350342655290,	-0.517404138048123240,	-0.517446924460080890,	-0.517489709578421550,	-0.517532493403037640,	
+-0.517575275933822470,	-0.517618057170669000,	-0.517660837113470880,	-0.517703615762120320,	-0.517746393116510610,	-0.517789169176534950,	-0.517831943942086870,	-0.517874717413058460,	
+-0.517917489589343140,	-0.517960260470834210,	-0.518003030057425100,	-0.518045798349007880,	-0.518088565345476200,	-0.518131331046723150,	-0.518174095452642150,	-0.518216858563125490,	
+-0.518259620378066720,	-0.518302380897359250,	-0.518345140120895500,	-0.518387898048568880,	-0.518430654680272500,	-0.518473410015899860,	-0.518516164055343290,	-0.518558916798496310,	
+-0.518601668245252110,	-0.518644418395504010,	-0.518687167249144650,	-0.518729914806067230,	-0.518772661066165040,	-0.518815406029331630,	-0.518858149695459290,	-0.518900892064441570,	
+-0.518943633136171640,	-0.518986372910543060,	-0.519029111387448120,	-0.519071848566780350,	-0.519114584448432950,	-0.519157319032299560,	-0.519200052318272490,	-0.519242784306245260,	
+-0.519285514996111420,	-0.519328244387763370,	-0.519370972481094870,	-0.519413699275998790,	-0.519456424772368860,	-0.519499148970097520,	-0.519541871869078300,	-0.519584593469204490,	
+-0.519627313770369530,	-0.519670032772465820,	-0.519712750475387120,	-0.519755466879026520,	-0.519798181983277540,	-0.519840895788032830,	-0.519883608293185920,	-0.519926319498629890,	
+-0.519969029404258490,	-0.520011738009964030,	-0.520054445315640380,	-0.520097151321180950,	-0.520139856026478280,	-0.520182559431425880,	-0.520225261535917190,	-0.520267962339845620,	
+-0.520310661843103820,	-0.520353360045585410,	-0.520396056947183490,	-0.520438752547791930,	-0.520481446847303020,	-0.520524139845610520,	-0.520566831542607740,	-0.520609521938188210,	
+-0.520652211032244460,	-0.520694898824670240,	-0.520737585315358630,	-0.520780270504203610,	-0.520822954391097490,	-0.520865636975933910,	-0.520908318258606730,	-0.520950998239008260,	
+-0.520993676917032360,	-0.521036354292572330,	-0.521079030365521720,	-0.521121705135773160,	-0.521164378603220290,	-0.521207050767756530,	-0.521249721629275520,	-0.521292391187669790,	
+-0.521335059442833090,	-0.521377726394658850,	-0.521420392043040580,	-0.521463056387870940,	-0.521505719429043670,	-0.521548381166452080,	-0.521591041599989920,	-0.521633700729549840,	
+-0.521676358555025480,	-0.521719015076310240,	-0.521761670293297790,	-0.521804324205880850,	-0.521846976813952980,	-0.521889628117408130,	-0.521932278116138850,	-0.521974926810038880,	
+-0.522017574199001630,	-0.522060220282920760,	-0.522102865061688900,	-0.522145508535199920,	-0.522188150703347230,	-0.522230791566024480,	-0.522273431123124410,	-0.522316069374540780,	
+-0.522358706320166900,	-0.522401341959896740,	-0.522443976293622710,	-0.522486609321238800,	-0.522529241042638430,	-0.522571871457715330,	-0.522614500566362050,	-0.522657128368472670,	
+-0.522699754863940710,	-0.522742380052659050,	-0.522785003934521430,	-0.522827626509421380,	-0.522870247777252550,	-0.522912867737907790,	-0.522955486391280750,	-0.522998103737265070,	
+-0.523040719775754500,	-0.523083334506641790,	-0.523125947929820700,	-0.523168560045184750,	-0.523211170852627800,	-0.523253780352042510,	-0.523296388543322720,	-0.523338995426362090,	
+-0.523381601001054240,	-0.523424205267292050,	-0.523466808224969380,	-0.523509409873979980,	-0.523552010214216710,	-0.523594609245573440,	-0.523637206967943690,	-0.523679803381221220,	
+-0.523722398485298890,	-0.523764992280070560,	-0.523807584765429770,	-0.523850175941270480,	-0.523892765807485230,	-0.523935354363968100,	-0.523977941610612620,	-0.524020527547312650,	
+-0.524063112173960950,	-0.524105695490451500,	-0.524148277496677810,	-0.524190858192533860,	-0.524233437577912300,	-0.524276015652707210,	-0.524318592416812000,	-0.524361167870120770,	
+-0.524403742012526150,	-0.524446314843922230,	-0.524488886364202990,	-0.524531456573261060,	-0.524574025470990520,	-0.524616593057284810,	-0.524659159332038110,	-0.524701724295143060,	
+-0.524744287946493750,	-0.524786850285983820,	-0.524829411313507020,	-0.524871971028956330,	-0.524914529432225720,	-0.524957086523208720,	-0.524999642301799520,	-0.525042196767890660,	
+-0.525084749921376440,	-0.525127301762150280,	-0.525169852290106380,	-0.525212401505137370,	-0.525254949407137350,	-0.525297495996000290,	-0.525340041271619150,	-0.525382585233887920,	
+-0.525425127882700240,	-0.525467669217950070,	-0.525510209239530400,	-0.525552747947335200,	-0.525595285341258100,	-0.525637821421193200,	-0.525680356187033350,	-0.525722889638672640,	
+-0.525765421776004720,	-0.525807952598923540,	-0.525850482107322210,	-0.525893010301094590,	-0.525935537180134420,	-0.525978062744335890,	-0.526020586993591780,	-0.526063109927796150,	
+-0.526105631546843200,	-0.526148151850625690,	-0.526190670839037920,	-0.526233188511973430,	-0.526275704869326290,	-0.526318219910989590,	-0.526360733636857310,	-0.526403246046823200,	
+-0.526445757140781350,	-0.526488266918624710,	-0.526530775380247400,	-0.526573282525543140,	-0.526615788354406140,	-0.526658292866729270,	-0.526700796062406610,	-0.526743297941332010,	
+-0.526785798503399460,	-0.526828297748502150,	-0.526870795676534050,	-0.526913292287389260,	-0.526955787580960950,	-0.526998281557143120,	-0.527040774215829620,	-0.527083265556914650,	
+-0.527125755580290960,	-0.527168244285852960,	-0.527210731673494410,	-0.527253217743109290,	-0.527295702494590900,	-0.527338185927833100,	-0.527380668042729980,	-0.527423148839175520,	
+-0.527465628317062670,	-0.527508106476285880,	-0.527550583316738870,	-0.527593058838315640,	-0.527635533040909490,	-0.527678005924414490,	-0.527720477488724530,	-0.527762947733733670,	
+-0.527805416659335110,	-0.527847884265422950,	-0.527890350551891490,	-0.527932815518633800,	-0.527975279165543990,	-0.528017741492516010,	-0.528060202499444190,	-0.528102662186221370,	
+-0.528145120552741880,	-0.528187577598899560,	-0.528230033324588730,	-0.528272487729702480,	-0.528314940814134990,	-0.528357392577780140,	-0.528399843020532110,	-0.528442292142284220,	
+-0.528484739942930550,	-0.528527186422364960,	-0.528569631580481870,	-0.528612075417174250,	-0.528654517932336530,	-0.528696959125862790,	-0.528739398997646330,	-0.528781837547581460,	
+-0.528824274775561820,	-0.528866710681482060,	-0.528909145265235030,	-0.528951578526715150,	-0.528994010465816290,	-0.529036441082432860,	-0.529078870376457840,	-0.529121298347785760,	
+-0.529163724996310370,	-0.529206150321926080,	-0.529248574324525990,	-0.529290997004004500,	-0.529333418360255600,	-0.529375838393173370,	-0.529418257102651340,	-0.529460674488583470,	
+-0.529503090550864420,	-0.529545505289387260,	-0.529587918704046310,	-0.529630330794735540,	-0.529672741561349360,	-0.529715151003780970,	-0.529757559121924680,	-0.529799965915674460,	
+-0.529842371384924740,	-0.529884775529568700,	-0.529927178349500760,	-0.529969579844614790,	-0.530011980014805320,	-0.530054378859965540,	-0.530096776379989750,	-0.530139172574772060,	
+-0.530181567444206750,	-0.530223960988187250,	-0.530266353206607750,	-0.530308744099362350,	-0.530351133666345560,	-0.530393521907450480,	-0.530435908822571740,	-0.530478294411603430,	
+-0.530520678674439080,	-0.530563061610973110,	-0.530605443221099370,	-0.530647823504712400,	-0.530690202461705620,	-0.530732580091973220,	-0.530774956395409390,	-0.530817331371908560,	
+-0.530859705021364040,	-0.530902077343670230,	-0.530944448338721230,	-0.530986818006411450,	-0.531029186346634320,	-0.531071553359284240,	-0.531113919044255200,	-0.531156283401441720,	
+-0.531198646430737220,	-0.531241008132036120,	-0.531283368505232830,	-0.531325727550220780,	-0.531368085266894390,	-0.531410441655147730,	-0.531452796714875440,	-0.531495150445970730,	
+-0.531537502848328130,	-0.531579853921841820,	-0.531622203666406220,	-0.531664552081914770,	-0.531706899168261860,	-0.531749244925341810,	-0.531791589353048930,	-0.531833932451276750,	
+-0.531876274219919790,	-0.531918614658872020,	-0.531960953768028210,	-0.532003291547281540,	-0.532045627996526770,	-0.532087963115658200,	-0.532130296904569370,	-0.532172629363154790,	
+-0.532214960491308680,	-0.532257290288925430,	-0.532299618755898710,	-0.532341945892122910,	-0.532384271697492250,	-0.532426596171901250,	-0.532468919315243320,	-0.532511241127413220,	
+-0.532553561608305030,	-0.532595880757813170,	-0.532638198575831390,	-0.532680515062254000,	-0.532722830216975310,	-0.532765144039889950,	-0.532807456530891450,	-0.532849767689874240,	
+-0.532892077516732950,	-0.532934386011361120,	-0.532976693173653370,	-0.533018999003503800,	-0.533061303500807160,	-0.533103606665456860,	-0.533145908497347550,	-0.533188208996373540,	
+-0.533230508162429340,	-0.533272805995408380,	-0.533315102495205530,	-0.533357397661714970,	-0.533399691494831130,	-0.533441983994447870,	-0.533484275160459490,	-0.533526564992760520,	
+-0.533568853491245500,	-0.533611140655807950,	-0.533653426486342510,	-0.533695710982743600,	-0.533737994144905640,	-0.533780275972722480,	-0.533822556466088560,	-0.533864835624898610,	
+-0.533907113449046180,	-0.533949389938426000,	-0.533991665092932390,	-0.534033938912459980,	-0.534076211396902310,	-0.534118482546154130,	-0.534160752360109740,	-0.534203020838663780,	
+-0.534245287981709890,	-0.534287553789142940,	-0.534329818260857010,	-0.534372081396746860,	-0.534414343196706220,	-0.534456603660629640,	-0.534498862788411630,	-0.534541120579946740,	
+-0.534583377035128700,	-0.534625632153852280,	-0.534667885936012110,	-0.534710138381501940,	-0.534752389490216310,	-0.534794639262049730,	-0.534836887696896970,	-0.534879134794651550,	
+-0.534921380555208330,	-0.534963624978461730,	-0.535005868064306390,	-0.535048109812635950,	-0.535090350223345280,	-0.535132589296328680,	-0.535174827031481120,	-0.535217063428696020,	
+-0.535259298487868240,	-0.535301532208892210,	-0.535343764591662770,	-0.535385995636073590,	-0.535428225342019280,	-0.535470453709394940,	-0.535512680738093990,	-0.535554906428011400,	
+-0.535597130779041470,	-0.535639353791079190,	-0.535681575464018070,	-0.535723795797752980,	-0.535766014792178450,	-0.535808232447189340,	-0.535850448762679180,	-0.535892663738542830,	
+-0.535934877374674930,	-0.535977089670970240,	-0.536019300627322390,	-0.536061510243626250,	-0.536103718519776340,	-0.536145925455667640,	-0.536188131051193670,	-0.536230335306249310,	
+-0.536272538220729180,	-0.536314739794528040,	-0.536356940027539750,	-0.536399138919659070,	-0.536441336470780850,	-0.536483532680798960,	-0.536525727549608260,	-0.536567921077103270,	
+-0.536610113263178870,	-0.536652304107728680,	-0.536694493610647800,	-0.536736681771830760,	-0.536778868591172300,	-0.536821054068566280,	-0.536863238203907690,	-0.536905420997090930,	
+-0.536947602448011100,	-0.536989782556561820,	-0.537031961322638090,	-0.537074138746134520,	-0.537116314826945880,	-0.537158489564966150,	-0.537200662960090170,	-0.537242835012212820,	
+-0.537285005721228170,	-0.537327175087030870,	-0.537369343109515670,	-0.537411509788577550,	-0.537453675124110240,	-0.537495839116008730,	-0.537538001764167660,	-0.537580163068481890,	
+-0.537622323028845380,	-0.537664481645153130,	-0.537706638917299530,	-0.537748794845179790,	-0.537790949428687770,	-0.537833102667718220,	-0.537875254562166010,	-0.537917405111925980,	
+-0.537959554316892130,	-0.538001702176959420,	-0.538043848692022710,	-0.538085993861976090,	-0.538128137686714410,	-0.538170280166132440,	-0.538212421300125140,	-0.538254561088586490,	
+-0.538296699531411350,	-0.538338836628494470,	-0.538380972379730820,	-0.538423106785014480,	-0.538465239844240330,	-0.538507371557302990,	-0.538549501924097670,	-0.538591630944518230,	
+-0.538633758618459750,	-0.538675884945816860,	-0.538718009926484550,	-0.538760133560356900,	-0.538802255847328880,	-0.538844376787295690,	-0.538886496380151070,	-0.538928614625790230,	
+-0.538970731524107900,	-0.539012847074999080,	-0.539054961278357840,	-0.539097074134079150,	-0.539139185642057760,	-0.539181295802188760,	-0.539223404614366130,	-0.539265512078485050,	
+-0.539307618194440170,	-0.539349722962126690,	-0.539391826381438460,	-0.539433928452270670,	-0.539476029174517980,	-0.539518128548075680,	-0.539560226572837640,	-0.539602323248699060,	
+-0.539644418575554670,	-0.539686512553299690,	-0.539728605181827970,	-0.539770696461034700,	-0.539812786390815090,	-0.539854874971063210,	-0.539896962201674050,	-0.539939048082542560,	
+-0.539981132613563840,	-0.540023215794631860,	-0.540065297625641820,	-0.540107378106488570,	-0.540149457237067200,	-0.540191535017271910,	-0.540233611446997660,	-0.540275686526139440,	
+-0.540317760254592440,	-0.540359832632250630,	-0.540401903659009200,	-0.540443973334763020,	-0.540486041659407280,	-0.540528108632836070,	-0.540570174254944690,	-0.540612238525628120,	
+-0.540654301444780550,	-0.540696363012297290,	-0.540738423228073200,	-0.540780482092003360,	-0.540822539603981860,	-0.540864595763904110,	-0.540906650571664870,	-0.540948704027159330,	
+-0.540990756130281690,	-0.541032806880927140,	-0.541074856278990550,	-0.541116904324367210,	-0.541158951016951220,	-0.541200996356637990,	-0.541243040343322160,	-0.541285082976899030,	
+-0.541327124257262930,	-0.541369164184308920,	-0.541411202757932530,	-0.541453239978027630,	-0.541495275844489640,	-0.541537310357213530,	-0.541579343516094490,	-0.541621375321026610,	
+-0.541663405771905420,	-0.541705434868625660,	-0.541747462611082750,	-0.541789488999170790,	-0.541831514032785070,	-0.541873537711820560,	-0.541915560036172580,	-0.541957581005735320,	
+-0.541999600620404200,	-0.542041618880073960,	-0.542083635784640140,	-0.542125651333996820,	-0.542167665528039410,	-0.542209678366662780,	-0.542251689849762350,	-0.542293699977232310,	
+-0.542335708748967970,	-0.542377716164864850,	-0.542419722224816940,	-0.542461726928719860,	-0.542503730276468370,	-0.542545732267957880,	-0.542587732903082820,	-0.542629732181738380,	
+-0.542671730103819530,	-0.542713726669221800,	-0.542755721877839380,	-0.542797715729567700,	-0.542839708224301610,	-0.542881699361936750,	-0.542923689142367220,	-0.542965677565488410,	
+-0.543007664631195430,	-0.543049650339383680,	-0.543091634689947480,	-0.543133617682782120,	-0.543175599317783140,	-0.543217579594844730,	-0.543259558513862430,	-0.543301536074731310,	
+-0.543343512277346560,	-0.543385487121602730,	-0.543427460607395220,	-0.543469432734619010,	-0.543511403503169510,	-0.543553372912941260,	-0.543595340963829550,	-0.543637307655729480,	
+-0.543679272988536470,	-0.543721236962144920,	-0.543763199576450360,	-0.543805160831347670,	-0.543847120726732580,	-0.543889079262499300,	-0.543931036438543240,	-0.543972992254760030,	
+-0.544014946711043890,	-0.544056899807290440,	-0.544098851543394770,	-0.544140801919252290,	-0.544182750934757430,	-0.544224698589805710,	-0.544266644884292220,	-0.544308589818112590,	
+-0.544350533391161020,	-0.544392475603333150,	-0.544434416454524060,	-0.544476355944629290,	-0.544518294073543240,	-0.544560230841161560,	-0.544602166247379230,	-0.544644100292091870,	
+-0.544686032975193910,	-0.544727964296580770,	-0.544769894256148190,	-0.544811822853790480,	-0.544853750089403290,	-0.544895675962881580,	-0.544937600474121100,	-0.544979523623016270,	
+-0.545021445409462620,	-0.545063365833355460,	-0.545105284894590090,	-0.545147202593061260,	-0.545189118928664400,	-0.545231033901294680,	-0.545272947510847760,	-0.545314859757218160,	
+-0.545356770640301410,	-0.545398680159992600,	-0.545440588316187580,	-0.545482495108780770,	-0.545524400537667600,	-0.545566304602743470,	-0.545608207303904020,	-0.545650108641043570,	
+-0.545692008614057980,	-0.545733907222842650,	-0.545775804467292120,	-0.545817700347302150,	-0.545859594862767920,	-0.545901488013585070,	-0.545943379799648240,	-0.545985270220852860,	
+-0.546027159277094220,	-0.546069046968268190,	-0.546110933294269070,	-0.546152818254992730,	-0.546194701850334250,	-0.546236584080189490,	-0.546278464944452760,	-0.546320344443019910,	
+-0.546362222575786260,	-0.546404099342647440,	-0.546445974743497880,	-0.546487848778233530,	-0.546529721446749830,	-0.546571592748941510,	-0.546613462684704120,	-0.546655331253933170,	
+-0.546697198456524200,	-0.546739064292371960,	-0.546780928761371960,	-0.546822791863419640,	-0.546864653598410740,	-0.546906513966239790,	-0.546948372966802650,	-0.546990230599994520,	
+-0.547032086865711250,	-0.547073941763847270,	-0.547115795294298550,	-0.547157647456960270,	-0.547199498251728310,	-0.547241347678497190,	-0.547283195737162660,	-0.547325042427620590,	
+-0.547366887749765500,	-0.547408731703493130,	-0.547450574288699030,	-0.547492415505278830,	-0.547534255353127270,	-0.547576093832140010,	-0.547617930942212450,	-0.547659766683240570,	
+-0.547701601055118890,	-0.547743434057743170,	-0.547785265691008830,	-0.547827095954811720,	-0.547868924849046480,	-0.547910752373608980,	-0.547952578528394520,	-0.547994403313299070,	
+-0.548036226728217170,	-0.548078048773044780,	-0.548119869447677210,	-0.548161688752010430,	-0.548203506685938980,	-0.548245323249358710,	-0.548287138442165590,	-0.548328952264254270,	
+-0.548370764715520490,	-0.548412575795859890,	-0.548454385505168120,	-0.548496193843340030,	-0.548538000810271490,	-0.548579806405858020,	-0.548621610629995260,	-0.548663413482578190,	
+-0.548705214963502550,	-0.548747015072663880,	-0.548788813809958140,	-0.548830611175279870,	-0.548872407168525140,	-0.548914201789589380,	-0.548955995038368450,	-0.548997786914757200,	
+-0.549039577418651390,	-0.549081366549947100,	-0.549123154308539090,	-0.549164940694323090,	-0.549206725707194750,	-0.549248509347049940,	-0.549290291613783620,	-0.549332072507291440,	
+-0.549373852027469130,	-0.549415630174212470,	-0.549457406947416520,	-0.549499182346976920,	-0.549540956372789440,	-0.549582729024749920,	-0.549624500302753230,	-0.549666270206695230,	
+-0.549708038736471560,	-0.549749805891978190,	-0.549791571673109990,	-0.549833336079762810,	-0.549875099111832630,	-0.549916860769214420,	-0.549958621051803930,	-0.550000379959497020,	
+-0.550042137492189440,	-0.550083893649776170,	-0.550125648432153170,	-0.550167401839216090,	-0.550209153870860780,	-0.550250904526982330,	-0.550292653807476500,	-0.550334401712239130,	
+-0.550376148241166100,	-0.550417893394152260,	-0.550459637171093810,	-0.550501379571886160,	-0.550543120596425520,	-0.550584860244606620,	-0.550626598516325670,	-0.550668335411478530,	
+-0.550710070929960160,	-0.550751805071666660,	-0.550793537836493650,	-0.550835269224337120,	-0.550876999235092150,	-0.550918727868654590,	-0.550960455124920200,	-0.551002181003785060,	
+-0.551043905505144150,	-0.551085628628893430,	-0.551127350374928550,	-0.551169070743145810,	-0.551210789733439950,	-0.551252507345707190,	-0.551294223579843030,	-0.551335938435743800,	
+-0.551377651913304350,	-0.551419364012420750,	-0.551461074732988670,	-0.551502784074904380,	-0.551544492038062660,	-0.551586198622359800,	-0.551627903827691780,	-0.551669607653953560,	
+-0.551711310101041460,	-0.551753011168851000,	-0.551794710857278380,	-0.551836409166218570,	-0.551878106095567870,	-0.551919801645221810,	-0.551961495815076590,	-0.552003188605027280,	
+-0.552044880014970100,	-0.552086570044800660,	-0.552128258694415060,	-0.552169945963708610,	-0.552211631852577160,	-0.552253316360916680,	-0.552294999488623370,	-0.552336681235592100,	
+-0.552378361601719160,	-0.552420040586900640,	-0.552461718191031630,	-0.552503394414008420,	-0.552545069255726660,	-0.552586742716082550,	-0.552628414794971270,	-0.552670085492289020,	
+-0.552711754807931440,	-0.552753422741794950,	-0.552795089293774410,	-0.552836754463766230,	-0.552878418251666170,	-0.552920080657370420,	-0.552961741680774050,	-0.553003401321773390,	
+-0.553045059580264180,	-0.553086716456142710,	-0.553128371949304090,	-0.553170026059644600,	-0.553211678787060350,	-0.553253330131446510,	-0.553294980092699400,	-0.553336628670714760,	
+-0.553378275865389010,	-0.553419921676617130,	-0.553461566104295530,	-0.553503209148319960,	-0.553544850808586730,	-0.553586491084991030,	-0.553628129977429050,	-0.553669767485796770,	
+-0.553711403609990490,	-0.553753038349905190,	-0.553794671705437500,	-0.553836303676482960,	-0.553877934262938080,	-0.553919563464698060,	-0.553961191281659100,	-0.554002817713717070,	
+-0.554044442760768470,	-0.554086066422708410,	-0.554127688699433070,	-0.554169309590838990,	-0.554210929096821240,	-0.554252547217276130,	-0.554294163952099740,	-0.554335779301188160,	
+-0.554377393264436910,	-0.554419005841742090,	-0.554460617032999760,	-0.554502226838106350,	-0.554543835256956940,	-0.554585442289447840,	-0.554627047935475240,	-0.554668652194935440,	
+-0.554710255067723530,	-0.554751856553736040,	-0.554793456652868940,	-0.554835055365018540,	-0.554876652690080130,	-0.554918248627950030,	-0.554959843178524760,	-0.555001436341699410,	
+-0.555043028117370610,	-0.555084618505434110,	-0.555126207505786560,	-0.555167795118323040,	-0.555209381342940070,	-0.555250966179533620,	-0.555292549628000120,	-0.555334131688234870,	
+-0.555375712360134280,	-0.555417291643594440,	-0.555458869538511760,	-0.555500446044781440,	-0.555542021162300110,	-0.555583594890963760,	-0.555625167230668680,	-0.555666738181310400,	
+-0.555708307742785230,	-0.555749875914989700,	-0.555791442697818990,	-0.555833008091169760,	-0.555874572094938070,	-0.555916134709020240,	-0.555957695933311680,	-0.555999255767708920,	
+-0.556040814212108050,	-0.556082371266405470,	-0.556123926930496610,	-0.556165481204278000,	-0.556207034087645600,	-0.556248585580496060,	-0.556290135682724560,	-0.556331684394227870,	
+-0.556373231714901830,	-0.556414777644643200,	-0.556456322183347170,	-0.556497865330910390,	-0.556539407087229270,	-0.556580947452199330,	-0.556622486425716990,	-0.556664024007678340,	
+-0.556705560197980120,	-0.556747094996517530,	-0.556788628403187320,	-0.556830160417885470,	-0.556871691040508600,	-0.556913220270952140,	-0.556954748109112610,	-0.556996274554886210,	
+-0.557037799608169570,	-0.557079323268858010,	-0.557120845536848150,	-0.557162366412036090,	-0.557203885894318570,	-0.557245403983591010,	-0.557286920679749830,	-0.557328435982691440,	
+-0.557369949892312260,	-0.557411462408507810,	-0.557452973531174840,	-0.557494483260209670,	-0.557535991595508040,	-0.557577498536966360,	-0.557619004084480950,	-0.557660508237948330,	
+-0.557702010997264130,	-0.557743512362324890,	-0.557785012333026910,	-0.557826510909266830,	-0.557868008090939950,	-0.557909503877943140,	-0.557950998270172470,	-0.557992491267524810,	
+-0.558033982869895470,	-0.558075473077181190,	-0.558116961889278280,	-0.558158449306083270,	-0.558199935327491790,	-0.558241419953400490,	-0.558282903183705990,	-0.558324385018303840,	
+-0.558365865457090770,	-0.558407344499962990,	-0.558448822146817240,	-0.558490298397549050,	-0.558531773252055160,	-0.558573246710231790,	-0.558614718771975770,	-0.558656189437182430,	
+-0.558697658705748720,	-0.558739126577570850,	-0.558780593052545570,	-0.558822058130568400,	-0.558863521811536090,	-0.558904984095344950,	-0.558946444981891720,	-0.558987904471071940,	
+-0.559029362562782570,	-0.559070819256920040,	-0.559112274553380080,	-0.559153728452059460,	-0.559195180952854590,	-0.559236632055662100,	-0.559278081760377630,	-0.559319530066897940,	
+-0.559360976975119550,	-0.559402422484938990,	-0.559443866596252000,	-0.559485309308955350,	-0.559526750622945430,	-0.559568190538118900,	-0.559609629054371730,	-0.559651066171600320,	
+-0.559692501889701320,	-0.559733936208571480,	-0.559775369128106330,	-0.559816800648202830,	-0.559858230768757290,	-0.559899659489666580,	-0.559941086810826330,	-0.559982512732133290,	
+-0.560023937253484430,	-0.560065360374775390,	-0.560106782095902810,	-0.560148202416763440,	-0.560189621337253810,	-0.560231038857269770,	-0.560272454976708190,	-0.560313869695465480,	
+-0.560355283013438400,	-0.560396694930522800,	-0.560438105446615430,	-0.560479514561612820,	-0.560520922275411730,	-0.560562328587908000,	-0.560603733498998500,	-0.560645137008579650,	
+-0.560686539116548310,	-0.560727939822800230,	-0.560769339127232260,	-0.560810737029741380,	-0.560852133530223340,	-0.560893528628574890,	-0.560934922324692660,	-0.560976314618473420,	
+-0.561017705509813110,	-0.561059094998608510,	-0.561100483084756130,	-0.561141869768152950,	-0.561183255048694710,	-0.561224638926278390,	-0.561266021400800400,	-0.561307402472157820,	
+-0.561348782140246190,	-0.561390160404962810,	-0.561431537266203870,	-0.561472912723866570,	-0.561514286777846540,	-0.561555659428040870,	-0.561597030674346300,	-0.561638400516658920,	
+-0.561679768954875370,	-0.561721135988892510,	-0.561762501618607190,	-0.561803865843915280,	-0.561845228664713650,	-0.561886590080898920,	-0.561927950092368180,	-0.561969308699017070,	
+-0.562010665900742780,	-0.562052021697441840,	-0.562093376089011110,	-0.562134729075346670,	-0.562176080656345390,	-0.562217430831903900,	-0.562258779601919170,	-0.562300126966287170,	
+-0.562341472924904770,	-0.562382817477669160,	-0.562424160624476090,	-0.562465502365222640,	-0.562506842699805330,	-0.562548181628121370,	-0.562589519150066610,	-0.562630855265538020,	
+-0.562672189974432360,	-0.562713523276646480,	-0.562754855172076460,	-0.562796185660619400,	-0.562837514742171810,	-0.562878842416630780,	-0.562920168683892270,	-0.562961493543853390,	
+-0.563002816996410640,	-0.563044139041461330,	-0.563085459678901330,	-0.563126778908627610,	-0.563168096730537030,	-0.563209413144526440,	-0.563250728150492040,	-0.563292041748330810,	
+-0.563333353937939930,	-0.563374664719215160,	-0.563415974092053800,	-0.563457282056352480,	-0.563498588612008300,	-0.563539893758917330,	-0.563581197496976550,	-0.563622499826082920,	
+-0.563663800746133310,	-0.563705100257023810,	-0.563746398358651590,	-0.563787695050913420,	-0.563828990333706260,	-0.563870284206926310,	-0.563911576670470760,	-0.563952867724236140,	
+-0.563994157368119750,	-0.564035445602017570,	-0.564076732425826900,	-0.564118017839444600,	-0.564159301842766970,	-0.564200584435691100,	-0.564241865618113740,	-0.564283145389932180,	
+-0.564324423751042300,	-0.564365700701341290,	-0.564406976240726110,	-0.564448250369093850,	-0.564489523086340590,	-0.564530794392363640,	-0.564572064287059530,	-0.564613332770325660,	
+-0.564654599842058120,	-0.564695865502154120,	-0.564737129750510490,	-0.564778392587024340,	-0.564819654011591730,	-0.564860914024110090,	-0.564902172624476620,	-0.564943429812587270,	
+-0.564984685588339360,	-0.565025939951629640,	-0.565067192902355520,	-0.565108444440413080,	-0.565149694565699520,	-0.565190943278111700,	-0.565232190577546810,	-0.565273436463901160,	
+-0.565314680937071930,	-0.565355923996956000,	-0.565397165643450660,	-0.565438405876452000,	-0.565479644695857320,	-0.565520882101563480,	-0.565562118093467790,	-0.565603352671466550,	
+-0.565644585835456850,	-0.565685817585335760,	-0.565727047921000370,	-0.565768276842347100,	-0.565809504349273130,	-0.565850730441675780,	-0.565891955119451120,	-0.565933178382496680,	
+-0.565974400230709220,	-0.566015620663986250,	-0.566056839682223760,	-0.566098057285319150,	-0.566139273473169500,	-0.566180488245671910,	-0.566221701602722780,	-0.566262913544219430,	
+-0.566304124070058810,	-0.566345333180138240,	-0.566386540874353920,	-0.566427747152603240,	-0.566468952014783200,	-0.566510155460791200,	-0.566551357490523430,	-0.566592558103877320,	
+-0.566633757300750050,	-0.566674955081038160,	-0.566716151444638830,	-0.566757346391449040,	-0.566798539921366310,	-0.566839732034286840,	-0.566880922730108150,	-0.566922112008727000,	
+-0.566963299870041020,	-0.567004486313946400,	-0.567045671340340560,	-0.567086854949120590,	-0.567128037140183780,	-0.567169217913426560,	-0.567210397268746340,	-0.567251575206040080,	
+-0.567292751725205210,	-0.567333926826138150,	-0.567375100508736190,	-0.567416272772896970,	-0.567457443618516580,	-0.567498613045492650,	-0.567539781053722160,	-0.567580947643102630,	
+-0.567622112813530370,	-0.567663276564902790,	-0.567704438897116970,	-0.567745599810070440,	-0.567786759303659630,	-0.567827917377781820,	-0.567869074032334330,	-0.567910229267214460,	
+-0.567951383082318630,	-0.567992535477544360,	-0.568033686452788730,	-0.568074836007949280,	-0.568115984142922300,	-0.568157130857605440,	-0.568198276151896110,	-0.568239420025690720,	
+-0.568280562478886810,	-0.568321703511381450,	-0.568362843123072170,	-0.568403981313855500,	-0.568445118083628850,	-0.568486253432289310,	-0.568527387359734630,	-0.568568519865861100,	
+-0.568609650950566260,	-0.568650780613747190,	-0.568691908855301630,	-0.568733035675125900,	-0.568774161073117620,	-0.568815285049173890,	-0.568856407603192340,	-0.568897528735069380,	
+-0.568938648444702650,	-0.568979766731989240,	-0.569020883596826900,	-0.569061999039111810,	-0.569103113058741840,	-0.569144225655614400,	-0.569185336829626130,	-0.569226446580674450,	
+-0.569267554908656550,	-0.569308661813470280,	-0.569349767295011970,	-0.569390871353179120,	-0.569431973987869270,	-0.569473075198979720,	-0.569514174986407110,	-0.569555273350049180,	
+-0.569596370289802920,	-0.569637465805566180,	-0.569678559897235480,	-0.569719652564708250,	-0.569760743807882000,	-0.569801833626654150,	-0.569842922020921460,	-0.569884008990581340,	
+-0.569925094535531640,	-0.569966178655668900,	-0.570007261350890640,	-0.570048342621094160,	-0.570089422466177220,	-0.570130500886036450,	-0.570171577880569380,	-0.570212653449673310,	
+-0.570253727593246110,	-0.570294800311184070,	-0.570335871603385170,	-0.570376941469746490,	-0.570418009910165890,	-0.570459076924539790,	-0.570500142512766150,	-0.570541206674742060,	
+-0.570582269410365270,	-0.570623330719532530,	-0.570664390602141470,	-0.570705449058089730,	-0.570746506087274060,	-0.570787561689592100,	-0.570828615864941270,	-0.570869668613219190,	
+-0.570910719934322630,	-0.570951769828149210,	-0.570992818294596470,	-0.571033865333562040,	-0.571074910944942450,	-0.571115955128635670,	-0.571156997884539000,	-0.571198039212550190,	
+-0.571239079112566000,	-0.571280117584484050,	-0.571321154628201770,	-0.571362190243617010,	-0.571403224430626410,	-0.571444257189127720,	-0.571485288519018360,	-0.571526318420196300,	
+-0.571567346892557950,	-0.571608373936001170,	-0.571649399550423930,	-0.571690423735722760,	-0.571731446491795640,	-0.571772467818539850,	-0.571813487715853160,	-0.571854506183632540,	
+-0.571895523221775500,	-0.571936538830179810,	-0.571977553008742980,	-0.572018565757361990,	-0.572059577075934580,	-0.572100586964358280,	-0.572141595422530850,	-0.572182602450349020,	
+-0.572223608047710660,	-0.572264612214513410,	-0.572305614950654910,	-0.572346616256032000,	-0.572387616130542560,	-0.572428614574084450,	-0.572469611586554410,	-0.572510607167850290,	
+-0.572551601317869750,	-0.572592594036510530,	-0.572633585323669480,	-0.572674575179244470,	-0.572715563603133030,	-0.572756550595233000,	-0.572797536155441380,	-0.572838520283655780,	
+-0.572879502979773860,	-0.572920484243693570,	-0.572961464075311790,	-0.573002442474526250,	-0.573043419441234600,	-0.573084394975334810,	-0.573125369076723730,	-0.573166341745299120,	
+-0.573207312980959060,	-0.573248282783600400,	-0.573289251153120900,	-0.573330218089418420,	-0.573371183592390700,	-0.573412147661934600,	-0.573453110297948210,	-0.573494071500329050,	
+-0.573535031268975090,	-0.573575989603783090,	-0.573616946504651230,	-0.573657901971476920,	-0.573698856004158260,	-0.573739808602591990,	-0.573780759766676310,	-0.573821709496308730,	
+-0.573862657791387230,	-0.573903604651808670,	-0.573944550077471140,	-0.573985494068272260,	-0.574026436624110010,	-0.574067377744881260,	-0.574108317430484070,	-0.574149255680816540,	
+-0.574190192495775410,	-0.574231127875258870,	-0.574272061819164460,	-0.574312994327390250,	-0.574353925399833210,	-0.574394855036391320,	-0.574435783236962320,	-0.574476710001444290,	
+-0.574517635329733990,	-0.574558559221729710,	-0.574599481677328990,	-0.574640402696429910,	-0.574681322278929540,	-0.574722240424725750,	-0.574763157133716400,	-0.574804072405799560,	
+-0.574844986240872210,	-0.574885898638832330,	-0.574926809599578090,	-0.574967719123006480,	-0.575008627209015470,	-0.575049533857503010,	-0.575090439068366990,	-0.575131342841504580,	
+-0.575172245176813760,	-0.575213146074192380,	-0.575254045533538430,	-0.575294943554749080,	-0.575335840137722320,	-0.575376735282356000,	-0.575417628988548200,	-0.575458521256195900,	
+-0.575499412085197390,	-0.575540301475450320,	-0.575581189426852880,	-0.575622075939302040,	-0.575662961012695980,	-0.575703844646933030,	-0.575744726841910030,	-0.575785607597525170,	
+-0.575826486913676330,	-0.575867364790261570,	-0.575908241227178100,	-0.575949116224323990,	-0.575989989781597100,	-0.576030861898895630,	-0.576071732576116660,	-0.576112601813158380,	
+-0.576153469609918530,	-0.576194335966295320,	-0.576235200882186050,	-0.576276064357488680,	-0.576316926392101190,	-0.576357786985921660,	-0.576398646138847390,	-0.576439503850776470,	
+-0.576480360121607190,	-0.576521214951236650,	-0.576562068339563030,	-0.576602920286484190,	-0.576643770791898550,	-0.576684619855702960,	-0.576725467477795960,	-0.576766313658075180,	
+-0.576807158396439150,	-0.576848001692784720,	-0.576888843547010310,	-0.576929683959013780,	-0.576970522928693440,	-0.577011360455946360,	-0.577052196540670970,	-0.577093031182765000,	
+-0.577133864382126880,	-0.577174696138653800,	-0.577215526452243830,	-0.577256355322795180,	-0.577297182750205920,	-0.577338008734373350,	-0.577378833275195790,	-0.577419656372571420,	
+-0.577460478026397660,	-0.577501298236572590,	-0.577542117002994400,	-0.577582934325561180,	-0.577623750204170340,	-0.577664564638720070,	-0.577705377629108450,	-0.577746189175233680,	
+-0.577786999276993170,	-0.577827807934285010,	-0.577868615147007490,	-0.577909420915058700,	-0.577950225238336060,	-0.577991028116737750,	-0.578031829550161970,	-0.578072629538506910,	
+-0.578113428081669990,	-0.578154225179549400,	-0.578195020832043660,	-0.578235815039050080,	-0.578276607800466860,	-0.578317399116192180,	-0.578358188986124340,	-0.578398977410160660,	
+-0.578439764388199550,	-0.578480549920138980,	-0.578521334005877460,	-0.578562116645312210,	-0.578602897838341730,	-0.578643677584863900,	-0.578684455884777350,	-0.578725232737979270,	
+-0.578766008144368070,	-0.578806782103841840,	-0.578847554616299000,	-0.578888325681636950,	-0.578929095299754120,	-0.578969863470548910,	-0.579010630193918630,	-0.579051395469761810,	
+-0.579092159297976530,	-0.579132921678461090,	-0.579173682611113130,	-0.579214442095830840,	-0.579255200132512530,	-0.579295956721056600,	-0.579336711861360380,	-0.579377465553322370,	
+-0.579418217796840660,	-0.579458968591813780,	-0.579499717938139150,	-0.579540465835715280,	-0.579581212284440150,	-0.579621957284212400,	-0.579662700834929320,	-0.579703442936489570,	
+-0.579744183588791210,	-0.579784922791732770,	-0.579825660545211670,	-0.579866396849126330,	-0.579907131703375380,	-0.579947865107856340,	-0.579988597062467530,	-0.580029327567107230,	
+-0.580070056621673990,	-0.580110784226065320,	-0.580151510380179650,	-0.580192235083915150,	-0.580232958337170480,	-0.580273680139843040,	-0.580314400491831360,	-0.580355119393033750,	
+-0.580395836843348610,	-0.580436552842673590,	-0.580477267390907210,	-0.580517980487947560,	-0.580558692133693380,	-0.580599402328042190,	-0.580640111070892420,	-0.580680818362142690,	
+-0.580721524201690650,	-0.580762228589434710,	-0.580802931525273180,	-0.580843633009104800,	-0.580884333040826870,	-0.580925031620338150,	-0.580965728747536820,	-0.581006424422321640,	
+-0.581047118644589910,	-0.581087811414240480,	-0.581128502731171450,	-0.581169192595281550,	-0.581209881006468310,	-0.581250567964630370,	-0.581291253469665930,	-0.581331937521473830,	
+-0.581372620119951500,	-0.581413301264997570,	-0.581453980956510800,	-0.581494659194388700,	-0.581535335978530020,	-0.581576011308832850,	-0.581616685185196160,	-0.581657357607517360,	
+-0.581698028575695080,	-0.581738698089627860,	-0.581779366149214110,	-0.581820032754351680,	-0.581860697904939220,	-0.581901361600874910,	-0.581942023842057620,	-0.581982684628384870,	
+-0.582023343959755410,	-0.582064001836067550,	-0.582104658257220130,	-0.582145313223110690,	-0.582185966733637870,	-0.582226618788700630,	-0.582267269388196400,	-0.582307918532024020,	
+-0.582348566220081910,	-0.582389212452268600,	-0.582429857228482060,	-0.582470500548620710,	-0.582511142412583280,	-0.582551782820268200,	-0.582592421771573440,	-0.582633059266397520,	
+-0.582673695304638970,	-0.582714329886196540,	-0.582754963010967960,	-0.582795594678852000,	-0.582836224889746960,	-0.582876853643551800,	-0.582917480940164160,	-0.582958106779482790,	
+-0.582998731161406100,	-0.583039354085832960,	-0.583079975552661110,	-0.583120595561789300,	-0.583161214113116390,	-0.583201831206540120,	-0.583242446841959140,	-0.583283061019272190,	
+-0.583323673738377790,	-0.583364284999174030,	-0.583404894801559440,	-0.583445503145432640,	-0.583486110030692400,	-0.583526715457236560,	-0.583567319424963980,	-0.583607921933773090,	
+-0.583648522983562620,	-0.583689122574230670,	-0.583729720705675750,	-0.583770317377796610,	-0.583810912590492110,	-0.583851506343659900,	-0.583892098637198930,	-0.583932689471007960,	
+-0.583973278844985070,	-0.584013866759028890,	-0.584054453213038060,	-0.584095038206911440,	-0.584135621740547010,	-0.584176203813843390,	-0.584216784426699220,	-0.584257363579013590,	
+-0.584297941270684130,	-0.584338517501609700,	-0.584379092271689160,	-0.584419665580821150,	-0.584460237428903630,	-0.584500807815835470,	-0.584541376741515410,	-0.584581944205842200,	
+-0.584622510208713700,	-0.584663074750028990,	-0.584703637829687040,	-0.584744199447585490,	-0.584784759603623530,	-0.584825318297699680,	-0.584865875529712810,	-0.584906431299560990,	
+-0.584946985607142980,	-0.584987538452357620,	-0.585028089835103680,	-0.585068639755279230,	-0.585109188212783130,	-0.585149735207514120,	-0.585190280739371070,	-0.585230824808252060,	
+-0.585271367414055830,	-0.585311908556681250,	-0.585352448236027280,	-0.585392986451991890,	-0.585433523204473950,	-0.585474058493372200,	-0.585514592318585710,	-0.585555124680012360,	
+-0.585595655577551110,	-0.585636185011101150,	-0.585676712980560450,	-0.585717239485827880,	-0.585757764526802170,	-0.585798288103382530,	-0.585838810215466690,	-0.585879330862953960,	
+-0.585919850045742760,	-0.585960367763732390,	-0.586000884016820710,	-0.586041398804906800,	-0.586081912127889400,	-0.586122423985667610,	-0.586162934378139380,	-0.586203443305203910,	
+-0.586243950766759720,	-0.586284456762706020,	-0.586324961292940870,	-0.586365464357363250,	-0.586405965955872350,	-0.586446466088366150,	-0.586486964754743820,	-0.586527461954904130,	
+-0.586567957688746030,	-0.586608451956167730,	-0.586648944757068300,	-0.586689436091346610,	-0.586729925958901610,	-0.586770414359631400,	-0.586810901293435160,	-0.586851386760211650,	
+-0.586891870759860160,	-0.586932353292278440,	-0.586972834357366020,	-0.587013313955021430,	-0.587053792085143860,	-0.587094268747631600,	-0.587134743942383520,	-0.587175217669299030,	
+-0.587215689928276110,	-0.587256160719213940,	-0.587296630042011380,	-0.587337097896567630,	-0.587377564282780760,	-0.587418029200549970,	-0.587458492649774120,	-0.587498954630352400,	
+-0.587539415142182890,	-0.587579874185164890,	-0.587620331759197260,	-0.587660787864179080,	-0.587701242500008550,	-0.587741695666584960,	-0.587782147363807070,	-0.587822597591574290,	
+-0.587863046349784590,	-0.587903493638337270,	-0.587943939457131530,	-0.587984383806065660,	-0.588024826685038860,	-0.588065268093949880,	-0.588105708032698130,	-0.588146146501181800,	
+-0.588186583499300090,	-0.588227019026951850,	-0.588267453084036500,	-0.588307885670452110,	-0.588348316786098110,	-0.588388746430873240,	-0.588429174604676810,	-0.588469601307407110,	
+-0.588510026538963450,	-0.588550450299244690,	-0.588590872588150240,	-0.588631293405578180,	-0.588671712751427930,	-0.588712130625598350,	-0.588752547027988850,	-0.588792961958497510,	
+-0.588833375417023850,	-0.588873787403467190,	-0.588914197917725590,	-0.588954606959698480,	-0.588995014529284930,	-0.589035420626384140,	-0.589075825250894520,	-0.589116228402715270,	
+-0.589156630081745460,	-0.589197030287884500,	-0.589237429021030490,	-0.589277826281083050,	-0.589318222067940930,	-0.589358616381503660,	-0.589399009221669430,	-0.589439400588337770,	
+-0.589479790481407530,	-0.589520178900778240,	-0.589560565846348080,	-0.589600951318016490,	-0.589641335315682970,	-0.589681717839245720,	-0.589722098888604160,	-0.589762478463657370,	
+-0.589802856564304760,	-0.589843233190444630,	-0.589883608341976400,	-0.589923982018799140,	-0.589964354220812280,	-0.590004724947914230,	-0.590045094200004280,	-0.590085461976981640,	
+-0.590125828278745710,	-0.590166193105194910,	-0.590206556456228550,	-0.590246918331745810,	-0.590287278731646210,	-0.590327637655827960,	-0.590367995104190690,	-0.590408351076633700,	
+-0.590448705573055510,	-0.590489058593355540,	-0.590529410137432990,	-0.590569760205187260,	-0.590610108796516650,	-0.590650455911320930,	-0.590690801549499040,	-0.590731145710950420,	
+-0.590771488395573700,	-0.590811829603268170,	-0.590852169333933030,	-0.590892507587467920,	-0.590932844363771140,	-0.590973179662742210,	-0.591013513484280440,	-0.591053845828285130,	
+-0.591094176694654920,	-0.591134506083289210,	-0.591174833994087320,	-0.591215160426948550,	-0.591255485381771640,	-0.591295808858456010,	-0.591336130856901180,	-0.591376451377005790,	
+-0.591416770418669140,	-0.591457087981790530,	-0.591497404066269720,	-0.591537718672004890,	-0.591578031798895900,	-0.591618343446841720,	-0.591658653615741990,	-0.591698962305495460,	
+-0.591739269516001310,	-0.591779575247159180,	-0.591819879498868380,	-0.591860182271027440,	-0.591900483563536190,	-0.591940783376293630,	-0.591981081709199500,	-0.592021378562152420,	
+-0.592061673935051710,	-0.592101967827797340,	-0.592142260240287600,	-0.592182551172422130,	-0.592222840624100360,	-0.592263128595221900,	-0.592303415085685180,	-0.592343700095390060,	
+-0.592383983624235500,	-0.592424265672121480,	-0.592464546238946400,	-0.592504825324609910,	-0.592545102929011410,	-0.592585379052050440,	-0.592625653693625740,	-0.592665926853636950,	
+-0.592706198531983250,	-0.592746468728564400,	-0.592786737443279140,	-0.592827004676026890,	-0.592867270426707500,	-0.592907534695219730,	-0.592947797481462980,	-0.592988058785336780,	
+-0.593028318606740770,	-0.593068576945573690,	-0.593108833801735070,	-0.593149089175124430,	-0.593189343065641310,	-0.593229595473184550,	-0.593269846397653900,	-0.593310095838948450,	
+-0.593350343796968270,	-0.593390590271611780,	-0.593430835262778840,	-0.593471078770368870,	-0.593511320794281480,	-0.593551561334415450,	-0.593591800390670610,	-0.593632037962946500,	
+-0.593672274051141980,	-0.593712508655156790,	-0.593752741774890350,	-0.593792973410242400,	-0.593833203561111580,	-0.593873432227397860,	-0.593913659409000540,	-0.593953885105819370,	
+-0.593994109317753200,	-0.594034332044701690,	-0.594074553286564330,	-0.594114773043241010,	-0.594154991314630450,	-0.594195208100632310,	-0.594235423401146210,	-0.594275637216071910,	
+-0.594315849545308140,	-0.594356060388754660,	-0.594396269746311100,	-0.594436477617877320,	-0.594476684003351850,	-0.594516888902634770,	-0.594557092315625700,	-0.594597294242223630,	
+-0.594637494682328400,	-0.594677693635839330,	-0.594717891102656380,	-0.594758087082678410,	-0.594798281575805170,	-0.594838474581936170,	-0.594878666100971510,	-0.594918856132809700,	
+-0.594959044677350720,	-0.594999231734494200,	-0.595039417304140010,	-0.595079601386186760,	-0.595119783980534670,	-0.595159965087083020,	-0.595200144705731900,	-0.595240322836379950,	
+-0.595280499478927250,	-0.595320674633273650,	-0.595360848299318010,	-0.595401020476960310,	-0.595441191166099950,	-0.595481360366637010,	-0.595521528078470360,	-0.595561694301499860,	
+-0.595601859035625130,	-0.595642022280746140,	-0.595682184036761650,	-0.595722344303571740,	-0.595762503081076030,	-0.595802660369174290,	-0.595842816167765690,	-0.595882970476749980,	
+-0.595923123296026810,	-0.595963274625496250,	-0.596003424465057160,	-0.596043572814609400,	-0.596083719674053160,	-0.596123865043287180,	-0.596164008922211660,	-0.596204151310726020,	
+-0.596244292208730430,	-0.596284431616123660,	-0.596324569532805880,	-0.596364705958676740,	-0.596404840893636100,	-0.596444974337583030,	-0.596485106290417510,	-0.596525236752039170,	
+-0.596565365722348200,	-0.596605493201243340,	-0.596645619188624910,	-0.596685743684392310,	-0.596725866688445740,	-0.596765988200684160,	-0.596806108221007550,	-0.596846226749315760,	
+-0.596886343785508640,	-0.596926459329485400,	-0.596966573381146000,	-0.597006685940390520,	-0.597046797007117940,	-0.597086906581228430,	-0.597127014662621640,	-0.597167121251197640,	
+-0.597207226346855410,	-0.597247329949495250,	-0.597287432059016690,	-0.597327532675319910,	-0.597367631798303990,	-0.597407729427868910,	-0.597447825563914630,	-0.597487920206341010,	
+-0.597528013355047350,	-0.597568105009933510,	-0.597608195170899580,	-0.597648283837845410,	-0.597688371010670180,	-0.597728456689273990,	-0.597768540873557130,	-0.597808623563418460,	
+-0.597848704758758290,	-0.597888784459476350,	-0.597928862665472740,	-0.597968939376646750,	-0.598009014592898240,	-0.598049088314127290,	-0.598089160540233980,	-0.598129231271117390,	
+-0.598169300506677710,	-0.598209368246814810,	-0.598249434491428870,	-0.598289499240418960,	-0.598329562493685300,	-0.598369624251127720,	-0.598409684512646530,	-0.598449743278140600,	
+-0.598489800547510440,	-0.598529856320656140,	-0.598569910597476770,	-0.598609963377872640,	-0.598650014661743610,	-0.598690064448989980,	-0.598730112739510710,	-0.598770159533206230,	
+-0.598810204829976270,	-0.598850248629721250,	-0.598890290932340250,	-0.598930331737733470,	-0.598970371045800860,	-0.599010408856442740,	-0.599050445169558190,	-0.599090479985047500,	
+-0.599130513302810640,	-0.599170545122747920,	-0.599210575444758420,	-0.599250604268742440,	-0.599290631594600390,	-0.599330657422231350,	-0.599370681751535740,	-0.599410704582413300,	
+-0.599450725914764560,	-0.599490745748488600,	-0.599530764083485820,	-0.599570780919656100,	-0.599610796256899840,	-0.599650810095116120,	-0.599690822434205460,	-0.599730833274067730,	
+-0.599770842614603230,	-0.599810850455711250,	-0.599850856797292220,	-0.599890861639246100,	-0.599930864981473080,	-0.599970866823872570,	-0.600010867166344890,	-0.600050866008789980,	
+-0.600090863351108390,	-0.600130859193199200,	-0.600170853534962910,	-0.600210846376299730,	-0.600250837717109190,	-0.600290827557291570,	-0.600330815896746860,	-0.600370802735375350,	
+-0.600410788073076570,	-0.600450771909750820,	-0.600490754245298190,	-0.600530735079618960,	-0.600570714412612560,	-0.600610692244179400,	-0.600650668574219450,	-0.600690643402633230,	
+-0.600730616729320040,	-0.600770588554180310,	-0.600810558877114100,	-0.600850527698021940,	-0.600890495016802920,	-0.600930460833357770,	-0.600970425147586810,	-0.601010387959389440,	
+-0.601050349268666180,	-0.601090309075316910,	-0.601130267379242240,	-0.601170224180341610,	-0.601210179478515410,	-0.601250133273663720,	-0.601290085565687080,	-0.601330036354484900,	
+-0.601369985639957580,	-0.601409933422005330,	-0.601449879700528540,	-0.601489824475426760,	-0.601529767746600390,	-0.601569709513949610,	-0.601609649777374970,	-0.601649588536775750,	
+-0.601689525792052590,	-0.601729461543106030,	-0.601769395789835460,	-0.601809328532141310,	-0.601849259769923870,	-0.601889189503083680,	-0.601929117731520140,	-0.601969044455133770,	
+-0.602008969673824890,	-0.602048893387493790,	-0.602088815596040220,	-0.602128736299364590,	-0.602168655497367090,	-0.602208573189948250,	-0.602248489377007700,	-0.602288404058445970,	
+-0.602328317234163140,	-0.602368228904059940,	-0.602408139068035810,	-0.602448047725991250,	-0.602487954877826690,	-0.602527860523442540,	-0.602567764662738310,	-0.602607667295614770,	
+-0.602647568421972420,	-0.602687468041710690,	-0.602727366154730440,	-0.602767262760931620,	-0.602807157860215100,	-0.602847051452480300,	-0.602886943537627840,	-0.602926834115558140,	
+-0.602966723186171620,	-0.603006610749367900,	-0.603046496805047740,	-0.603086381353111210,	-0.603126264393459180,	-0.603166145925991160,	-0.603206025950607790,	-0.603245904467209270,	
+-0.603285781475696340,	-0.603325656975968630,	-0.603365530967926780,	-0.603405403451471530,	-0.603445274426502310,	-0.603485143892919960,	-0.603525011850624680,	-0.603564878299517330,	
+-0.603604743239497420,	-0.603644606670465600,	-0.603684468592322280,	-0.603724329004968090,	-0.603764187908302770,	-0.603804045302226980,	-0.603843901186641110,	-0.603883755561445800,	
+-0.603923608426540800,	-0.603963459781826750,	-0.604003309627203940,	-0.604043157962573350,	-0.604083004787834500,	-0.604122850102888130,	-0.604162693907635000,	-0.604202536201974730,	
+-0.604242376985808070,	-0.604282216259035550,	-0.604322054021557810,	-0.604361890273274690,	-0.604401725014086730,	-0.604441558243894450,	-0.604481389962598700,	-0.604521220170099130,	
+-0.604561048866296470,	-0.604600876051091140,	-0.604640701724384000,	-0.604680525886074790,	-0.604720348536064270,	-0.604760169674252830,	-0.604799989300541350,	-0.604839807414829570,	
+-0.604879624017018220,	-0.604919439107008180,	-0.604959252684699190,	-0.604999064749992100,	-0.605038875302787220,	-0.605078684342985620,	-0.605118491870486940,	-0.605158297885192040,	
+-0.605198102387001450,	-0.605237905375815900,	-0.605277706851535150,	-0.605317506814060270,	-0.605357305263291570,	-0.605397102199129900,	-0.605436897621475230,	-0.605476691530228210,	
+-0.605516483925289560,	-0.605556274806560050,	-0.605596064173939410,	-0.605635852027328610,	-0.605675638366628300,	-0.605715423191739100,	-0.605755206502561090,	-0.605794988298995030,	
+-0.605834768580941870,	-0.605874547348301480,	-0.605914324600974610,	-0.605954100338861990,	-0.605993874561864490,	-0.606033647269881960,	-0.606073418462815260,	-0.606113188140565030,	
+-0.606152956303032230,	-0.606192722950116610,	-0.606232488081719260,	-0.606272251697740680,	-0.606312013798081750,	-0.606351774382642540,	-0.606391533451323790,	-0.606431291004026260,	
+-0.606471047040650800,	-0.606510801561097380,	-0.606550554565267070,	-0.606590306053060630,	-0.606630056024378140,	-0.606669804479120440,	-0.606709551417188190,	-0.606749296838482550,	
+-0.606789040742903190,	-0.606828783130351270,	-0.606868524000727440,	-0.606908263353932550,	-0.606948001189866690,	-0.606987737508430940,	-0.607027472309525700,	-0.607067205593052270,	
+-0.607106937358910300,	-0.607146667607001090,	-0.607186396337225260,	-0.607226123549483690,	-0.607265849243676550,	-0.607305573419704700,	-0.607345296077469340,	-0.607385017216870330,	
+-0.607424736837808840,	-0.607464454940185420,	-0.607504171523901240,	-0.607543886588856390,	-0.607583600134951720,	-0.607623312162088090,	-0.607663022670166470,	-0.607702731659086950,	
+-0.607742439128750700,	-0.607782145079058260,	-0.607821849509910810,	-0.607861552421208430,	-0.607901253812852090,	-0.607940953684742770,	-0.607980652036781310,	-0.608020348868867910,	
+-0.608060044180903540,	-0.608099737972789160,	-0.608139430244425740,	-0.608179120995713470,	-0.608218810226553330,	-0.608258497936846500,	-0.608298184126493060,	-0.608337868795394200,	
+-0.608377551943450670,	-0.608417233570563650,	-0.608456913676633130,	-0.608496592261560390,	-0.608536269325246070,	-0.608575944867591480,	-0.608615618888496690,	-0.608655291387862900,	
+-0.608694962365590840,	-0.608734631821581720,	-0.608774299755735600,	-0.608813966167953800,	-0.608853631058137170,	-0.608893294426186670,	-0.608932956272002610,	-0.608972616595486180,	
+-0.609012275396538570,	-0.609051932675059970,	-0.609091588430951460,	-0.609131242664114000,	-0.609170895374448800,	-0.609210546561856030,	-0.609250196226236880,	-0.609289844367492230,	
+-0.609329490985523250,	-0.609369136080230240,	-0.609408779651514410,	-0.609448421699276710,	-0.609488062223418230,	-0.609527701223839150,	-0.609567338700441000,	-0.609606974653124410,	
+-0.609646609081790690,	-0.609686241986340140,	-0.609725873366673940,	-0.609765503222693520,	-0.609805131554298940,	-0.609844758361391510,	-0.609884383643872210,	-0.609924007401642210,	
+-0.609963629634601930,	-0.610003250342652570,	-0.610042869525695090,	-0.610082487183630780,	-0.610122103316359850,	-0.610161717923783710,	-0.610201331005803320,	-0.610240942562319870,	
+-0.610280552593233770,	-0.610320161098446220,	-0.610359768077858410,	-0.610399373531371410,	-0.610438977458885650,	-0.610478579860302410,	-0.610518180735523110,	-0.610557780084448050,	
+-0.610597377906978430,	-0.610636974203015440,	-0.610676568972460370,	-0.610716162215213520,	-0.610755753931176320,	-0.610795344120249610,	-0.610834932782335030,	-0.610874519917332660,	
+-0.610914105525144020,	-0.610953689605670090,	-0.610993272158812380,	-0.611032853184471090,	-0.611072432682547630,	-0.611112010652943070,	-0.611151587095558950,	-0.611191162010295440,	
+-0.611230735397053970,	-0.611270307255735720,	-0.611309877586242110,	-0.611349446388473330,	-0.611389013662331000,	-0.611428579407716550,	-0.611468143624530170,	-0.611507706312673480,	
+-0.611547267472047570,	-0.611586827102553850,	-0.611626385204092630,	-0.611665941776565520,	-0.611705496819873520,	-0.611745050333918130,	-0.611784602318599770,	-0.611824152773819960,	
+-0.611863701699479680,	-0.611903249095480550,	-0.611942794961722990,	-0.611982339298108300,	-0.612021882104537900,	-0.612061423380913070,	-0.612100963127134360,	-0.612140501343103270,	
+-0.612180038028721230,	-0.612219573183888750,	-0.612259106808507370,	-0.612298638902478150,	-0.612338169465702740,	-0.612377698498081550,	-0.612417225999516090,	-0.612456751969907560,	
+-0.612496276409157600,	-0.612535799317166510,	-0.612575320693835910,	-0.612614840539067010,	-0.612654358852761430,	-0.612693875634819580,	-0.612733390885143000,	-0.612772904603632980,	
+-0.612812416790191050,	-0.612851927444717730,	-0.612891436567114530,	-0.612930944157283110,	-0.612970450215124090,	-0.613009954740538760,	-0.613049457733428670,	-0.613088959193695220,	
+-0.613128459121239140,	-0.613167957515961760,	-0.613207454377764580,	-0.613246949706549140,	-0.613286443502215840,	-0.613325935764666540,	-0.613365426493802430,	-0.613404915689525040,	
+-0.613444403351735000,	-0.613483889480333940,	-0.613523374075223280,	-0.613562857136304430,	-0.613602338663478130,	-0.613641818656645910,	-0.613681297115709180,	-0.613720774040569570,	
+-0.613760249431127720,	-0.613799723287285160,	-0.613839195608943730,	-0.613878666396003860,	-0.613918135648367390,	-0.613957603365935630,	-0.613997069548610110,	-0.614036534196291670,	
+-0.614075997308881850,	-0.614115458886281940,	-0.614154918928393910,	-0.614194377435118070,	-0.614233834406356370,	-0.614273289842010020,	-0.614312743741980860,	-0.614352196106169530,	
+-0.614391646934477680,	-0.614431096226806690,	-0.614470543983058230,	-0.614509990203133130,	-0.614549434886933140,	-0.614588878034359800,	-0.614628319645313950,	-0.614667759719697340,	
+-0.614707198257411270,	-0.614746635258357600,	-0.614786070722436960,	-0.614825504649551100,	-0.614864937039601540,	-0.614904367892490030,	-0.614943797208117200,	-0.614983224986384910,	
+-0.615022651227194460,	-0.615062075930447820,	-0.615101499096045610,	-0.615140920723889710,	-0.615180340813881400,	-0.615219759365922660,	-0.615259176379914230,	-0.615298591855757750,	
+-0.615338005793355180,	-0.615377418192607270,	-0.615416829053415770,	-0.615456238375682200,	-0.615495646159308410,	-0.615535052404195150,	-0.615574457110244280,	-0.615613860277357210,	
+-0.615653261905435900,	-0.615692661994381110,	-0.615732060544094570,	-0.615771457554477930,	-0.615810853025433040,	-0.615850246956860640,	-0.615889639348662590,	-0.615929030200740410,	
+-0.615968419512996080,	-0.616007807285330330,	-0.616047193517645030,	-0.616086578209842140,	-0.616125961361822410,	-0.616165342973487800,	-0.616204723044739830,	-0.616244101575480370,	
+-0.616283478565610390,	-0.616322854015031620,	-0.616362227923645810,	-0.616401600291354710,	-0.616440971118059290,	-0.616480340403661400,	-0.616519708148062670,	-0.616559074351165080,	
+-0.616598439012869480,	-0.616637802133077730,	-0.616677163711691460,	-0.616716523748612630,	-0.616755882243742120,	-0.616795239196981980,	-0.616834594608233640,	-0.616873948477399180,	
+-0.616913300804379560,	-0.616952651589076750,	-0.616992000831392500,	-0.617031348531227990,	-0.617070694688485080,	-0.617110039303065520,	-0.617149382374871050,	-0.617188723903802970,	
+-0.617228063889762920,	-0.617267402332652760,	-0.617306739232374450,	-0.617346074588828950,	-0.617385408401918250,	-0.617424740671544070,	-0.617464071397608280,	-0.617503400580012070,	
+-0.617542728218657300,	-0.617582054313445820,	-0.617621378864279480,	-0.617660701871059260,	-0.617700023333687340,	-0.617739343252065810,	-0.617778661626095520,	-0.617817978455678540,	
+-0.617857293740716630,	-0.617896607481111750,	-0.617935919676765090,	-0.617975230327578620,	-0.618014539433454080,	-0.618053846994293550,	-0.618093153009998010,	-0.618132457480469630,	
+-0.618171760405610170,	-0.618211061785321590,	-0.618250361619504970,	-0.618289659908062510,	-0.618328956650895820,	-0.618368251847907110,	-0.618407545498997460,	-0.618446837604068930,	
+-0.618486128163023620,	-0.618525417175762700,	-0.618564704642188270,	-0.618603990562202060,	-0.618643274935706140,	-0.618682557762601730,	-0.618721839042790990,	-0.618761118776175570,	
+-0.618800396962657650,	-0.618839673602138540,	-0.618878948694520090,	-0.618918222239704390,	-0.618957494237593500,	-0.618996764688088400,	-0.619036033591091490,	-0.619075300946504430,	
+-0.619114566754229490,	-0.619153831014167770,	-0.619193093726221560,	-0.619232354890292490,	-0.619271614506282990,	-0.619310872574094120,	-0.619350129093627970,	-0.619389384064786830,	
+-0.619428637487472010,	-0.619467889361585480,	-0.619507139687029310,	-0.619546388463705580,	-0.619585635691515590,	-0.619624881370361420,	-0.619664125500145160,	-0.619703368080768870,	
+-0.619742609112133750,	-0.619781848594142200,	-0.619821086526695990,	-0.619860322909697390,	-0.619899557743047720,	-0.619938791026649060,	-0.619978022760403480,	-0.620017252944213170,	
+-0.620056481577979430,	-0.620095708661604460,	-0.620134934194990550,	-0.620174158178038890,	-0.620213380610651900,	-0.620252601492731540,	-0.620291820824179880,	-0.620331038604898470,	
+-0.620370254834789360,	-0.620409469513754640,	-0.620448682641696610,	-0.620487894218516470,	-0.620527104244116610,	-0.620566312718399020,	-0.620605519641265980,	-0.620644725012618800,	
+-0.620683928832359790,	-0.620723131100391010,	-0.620762331816614670,	-0.620801530980932270,	-0.620840728593245910,	-0.620879924653458200,	-0.620919119161470250,	-0.620958312117184440,	
+-0.620997503520502980,	-0.621036693371328050,	-0.621075881669561070,	-0.621115068415104330,	-0.621154253607860030,	-0.621193437247730350,	-0.621232619334616710,	-0.621271799868421630,	
+-0.621310978849046960,	-0.621350156276395230,	-0.621389332150367730,	-0.621428506470866890,	-0.621467679237794780,	-0.621506850451053920,	-0.621546020110545490,	-0.621585188216172040,	
+-0.621624354767835620,	-0.621663519765438650,	-0.621702683208882560,	-0.621741845098069730,	-0.621781005432902600,	-0.621820164213282680,	-0.621859321439112270,	-0.621898477110293670,	
+-0.621937631226729180,	-0.621976783788320220,	-0.622015934794969310,	-0.622055084246578630,	-0.622094232143050490,	-0.622133378484286510,	-0.622172523270189020,	-0.622211666500660290,	
+-0.622250808175602630,	-0.622289948294917680,	-0.622329086858507850,	-0.622368223866275330,	-0.622407359318122630,	-0.622446493213951070,	-0.622485625553663380,	-0.622524756337161980,	
+-0.622563885564348270,	-0.622603013235124900,	-0.622642139349393940,	-0.622681263907058020,	-0.622720386908018560,	-0.622759508352178190,	-0.622798628239438990,	-0.622837746569703590,	
+-0.622876863342873400,	-0.622915978558851170,	-0.622955092217538970,	-0.622994204318839340,	-0.623033314862653900,	-0.623072423848885170,	-0.623111531277435350,	-0.623150637148207060,	
+-0.623189741461101840,	-0.623228844216022320,	-0.623267945412870890,	-0.623307045051549440,	-0.623346143131960240,	-0.623385239654005720,	-0.623424334617588390,	-0.623463428022610010,	
+-0.623502519868972980,	-0.623541610156579610,	-0.623580698885332630,	-0.623619786055133570,	-0.623658871665884960,	-0.623697955717489210,	-0.623737038209848940,	-0.623776119142865680,	
+-0.623815198516442180,	-0.623854276330480630,	-0.623893352584883760,	-0.623932427279553230,	-0.623971500414391530,	-0.624010571989301540,	-0.624049642004184670,	-0.624088710458943760,	
+-0.624127777353481020,	-0.624166842687699170,	-0.624205906461499980,	-0.624244968674785850,	-0.624284029327459410,	-0.624323088419423300,	-0.624362145950579040,	-0.624401201920829370,	
+-0.624440256330076720,	-0.624479309178223810,	-0.624518360465172280,	-0.624557410190824890,	-0.624596458355083930,	-0.624635504957852140,	-0.624674549999031270,	-0.624713593478524070,	
+-0.624752635396232820,	-0.624791675752060400,	-0.624830714545908440,	-0.624869751777679560,	-0.624908787447276740,	-0.624947821554601600,	-0.624986854099557010,	-0.625025885082045150,	
+-0.625064914501968990,	-0.625103942359230170,	-0.625142968653731420,	-0.625181993385375390,	-0.625221016554064590,	-0.625260038159700990,	-0.625299058202187340,	-0.625338076681425940,	
+-0.625377093597319740,	-0.625416108949770400,	-0.625455122738680870,	-0.625494134963953560,	-0.625533145625491120,	-0.625572154723195610,	-0.625611162256969670,	-0.625650168226716150,	
+-0.625689172632336810,	-0.625728175473734600,	-0.625767176750811950,	-0.625806176463471700,	-0.625845174611615710,	-0.625884171195146720,	-0.625923166213967370,	-0.625962159667980410,	
+-0.626001151557087690,	-0.626040141881192060,	-0.626079130640196160,	-0.626118117834002730,	-0.626157103462513740,	-0.626196087525631830,	-0.626235070023259840,	-0.626274050955300420,	
+-0.626313030321655640,	-0.626352008122228240,	-0.626390984356921090,	-0.626429959025636250,	-0.626468932128276480,	-0.626507903664744290,	-0.626546873634942770,	-0.626585842038773650,	
+-0.626624808876140030,	-0.626663774146944300,	-0.626702737851089540,	-0.626741699988477620,	-0.626780660559011380,	-0.626819619562593470,	-0.626858576999126950,	-0.626897532868513570,	
+-0.626936487170656310,	-0.626975439905457900,	-0.627014391072821310,	-0.627053340672648290,	-0.627092288704841900,	-0.627131235169304910,	-0.627170180065940050,	-0.627209123394649510,	
+-0.627248065155336040,	-0.627287005347902830,	-0.627325943972251830,	-0.627364881028285800,	-0.627403816515907710,	-0.627442750435020400,	-0.627481682785525740,	-0.627520613567327020,	
+-0.627559542780326660,	-0.627598470424427850,	-0.627637396499532540,	-0.627676321005543710,	-0.627715243942364110,	-0.627754165309896690,	-0.627793085108043550,	-0.627832003336707740,	
+-0.627870919995791810,	-0.627909835085199040,	-0.627948748604831300,	-0.627987660554591650,	-0.628026570934383190,	-0.628065479744107980,	-0.628104386983669110,	-0.628143292652969200,	
+-0.628182196751911450,	-0.628221099280397820,	-0.628260000238331510,	-0.628298899625615140,	-0.628337797442151900,	-0.628376693687843880,	-0.628415588362594040,	-0.628454481466305230,	
+-0.628493372998880530,	-0.628532262960222130,	-0.628571151350233110,	-0.628610038168816110,	-0.628648923415874420,	-0.628687807091310000,	-0.628726689195026170,	-0.628765569726925880,	
+-0.628804448686911320,	-0.628843326074885690,	-0.628882201890751720,	-0.628921076134412620,	-0.628959948805770440,	-0.628998819904728390,	-0.629037689431189320,	-0.629076557385056410,	
+-0.629115423766231750,	-0.629154288574618410,	-0.629193151810119480,	-0.629232013472637910,	-0.629270873562076120,	-0.629309732078336960,	-0.629348589021323620,	-0.629387444390939080,	
+-0.629426298187085620,	-0.629465150409666330,	-0.629504001058584620,	-0.629542850133742450,	-0.629581697635043240,	-0.629620543562389720,	-0.629659387915685320,	-0.629698230694832000,	
+-0.629737071899733050,	-0.629775911530291550,	-0.629814749586410480,	-0.629853586067992350,	-0.629892420974940140,	-0.629931254307156910,	-0.629970086064545850,	-0.630008916247009280,	
+-0.630047744854450480,	-0.630086571886772200,	-0.630125397343877850,	-0.630164221225669730,	-0.630203043532051030,	-0.630241864262924720,	-0.630280683418194100,	-0.630319500997761350,	
+-0.630358317001530000,	-0.630397131429403120,	-0.630435944281283020,	-0.630474755557073110,	-0.630513565256676230,	-0.630552373379995920,	-0.630591179926934250,	-0.630629984897394640,	
+-0.630668788291280150,	-0.630707590108493870,	-0.630746390348938420,	-0.630785189012516900,	-0.630823986099132480,	-0.630862781608688360,	-0.630901575541087060,	-0.630940367896231650,	
+-0.630979158674025430,	-0.631017947874371710,	-0.631056735497172670,	-0.631095521542331840,	-0.631134306009752510,	-0.631173088899337100,	-0.631211870210989010,	-0.631250649944611220,	
+-0.631289428100107130,	-0.631328204677379160,	-0.631366979676330600,	-0.631405753096864640,	-0.631444524938884700,	-0.631483295202293070,	-0.631522063886993170,	-0.631560830992888070,	
+-0.631599596519881290,	-0.631638360467875140,	-0.631677122836773130,	-0.631715883626478350,	-0.631754642836894090,	-0.631793400467922980,	-0.631832156519468340,	-0.631870910991433670,	
+-0.631909663883721380,	-0.631948415196234900,	-0.631987164928877410,	-0.632025913081552320,	-0.632064659654162140,	-0.632103404646610300,	-0.632142148058799870,	-0.632180889890634480,	
+-0.632219630142016540,	-0.632258368812849580,	-0.632297105903036560,	-0.632335841412481230,	-0.632374575341085880,	-0.632413307688754140,	-0.632452038455389110,	-0.632490767640894290,	
+-0.632529495245172320,	-0.632568221268126510,	-0.632606945709660140,	-0.632645668569676860,	-0.632684389848078950,	-0.632723109544770180,	-0.632761827659653830,	-0.632800544192632650,	
+-0.632839259143610170,	-0.632877972512489450,	-0.632916684299174140,	-0.632955394503566860,	-0.632994103125571030,	-0.633032810165089940,	-0.633071515622027240,	-0.633110219496285320,	
+-0.633148921787767830,	-0.633187622496378170,	-0.633226321622019640,	-0.633265019164595100,	-0.633303715124007960,	-0.633342409500161520,	-0.633381102292959410,	-0.633419793502304150,	
+-0.633458483128099490,	-0.633497171170248840,	-0.633535857628655050,	-0.633574542503221540,	-0.633613225793851710,	-0.633651907500449200,	-0.633690587622916520,	-0.633729266161157430,	
+-0.633767943115075120,	-0.633806618484573310,	-0.633845292269554550,	-0.633883964469922680,	-0.633922635085580780,	-0.633961304116432700,	-0.633999971562380970,	-0.634038637423329440,	
+-0.634077301699181200,	-0.634115964389840080,	-0.634154625495208730,	-0.634193285015190790,	-0.634231942949689990,	-0.634270599298608960,	-0.634309254061851460,	-0.634347907239320770,	
+-0.634386558830920650,	-0.634425208836553840,	-0.634463857256124090,	-0.634502504089534570,	-0.634541149336689150,	-0.634579792997490570,	-0.634618435071842460,	-0.634657075559648340,	
+-0.634695714460811860,	-0.634734351775235630,	-0.634772987502823630,	-0.634811621643479150,	-0.634850254197105950,	-0.634888885163606750,	-0.634927514542885320,	-0.634966142334845500,	
+-0.635004768539390030,	-0.635043393156422550,	-0.635082016185846590,	-0.635120637627565990,	-0.635159257481483390,	-0.635197875747502640,	-0.635236492425527270,	-0.635275107515460900,	
+-0.635313721017206510,	-0.635352332930667840,	-0.635390943255748300,	-0.635429551992351740,	-0.635468159140380910,	-0.635506764699739770,	-0.635545368670331620,	-0.635583971052060440,	
+-0.635622571844829070,	-0.635661171048541140,	-0.635699768663100410,	-0.635738364688410500,	-0.635776959124374370,	-0.635815551970895900,	-0.635854143227878810,	-0.635892732895226080,	
+-0.635931320972841440,	-0.635969907460628540,	-0.636008492358491220,	-0.636047075666332340,	-0.636085657384055760,	-0.636124237511564990,	-0.636162816048764010,	-0.636201392995555670,	
+-0.636239968351843820,	-0.636278542117532100,	-0.636317114292524360,	-0.636355684876723450,	-0.636394253870033340,	-0.636432821272357560,	-0.636471387083600070,	-0.636509951303663830,	
+-0.636548513932452710,	-0.636587074969870550,	-0.636625634415820430,	-0.636664192270206210,	-0.636702748532931520,	-0.636741303203900320,	-0.636779856283015590,	-0.636818407770181060,	
+-0.636856957665300590,	-0.636895505968278040,	-0.636934052679016480,	-0.636972597797419660,	-0.637011141323391430,	-0.637049683256835640,	-0.637088223597655380,	-0.637126762345754490,	
+-0.637165299501036730,	-0.637203835063406050,	-0.637242369032765430,	-0.637280901409018830,	-0.637319432192070430,	-0.637357961381822990,	-0.637396488978180800,	-0.637435014981047270,	
+-0.637473539390326580,	-0.637512062205921710,	-0.637550583427736630,	-0.637589103055675180,	-0.637627621089641220,	-0.637666137529537940,	-0.637704652375269300,	-0.637743165626738940,	
+-0.637781677283851160,	-0.637820187346508800,	-0.637858695814615850,	-0.637897202688076260,	-0.637935707966794000,	-0.637974211650672140,	-0.638012713739614770,	-0.638051214233525620,	
+-0.638089713132308670,	-0.638128210435867200,	-0.638166706144105200,	-0.638205200256926730,	-0.638243692774234980,	-0.638282183695933920,	-0.638320673021927410,	-0.638359160752119630,	
+-0.638397646886413540,	-0.638436131424713340,	-0.638474614366922880,	-0.638513095712946120,	-0.638551575462686370,	-0.638590053616047590,	-0.638628530172933750,	-0.638667005133248920,	
+-0.638705478496896180,	-0.638743950263779840,	-0.638782420433803510,	-0.638820889006871620,	-0.638859355982887010,	-0.638897821361754100,	-0.638936285143376970,	-0.638974747327658800,	
+-0.639013207914503670,	-0.639051666903815650,	-0.639090124295498720,	-0.639128580089456170,	-0.639167034285592180,	-0.639205486883810510,	-0.639243937884015570,	-0.639282387286110420,	
+-0.639320835089999260,	-0.639359281295586060,	-0.639397725902774990,	-0.639436168911469260,	-0.639474610321573160,	-0.639513050132990420,	-0.639551488345625470,	-0.639589924959381500,	
+-0.639628359974162670,	-0.639666793389873310,	-0.639705225206416590,	-0.639743655423696820,	-0.639782084041617850,	-0.639820511060084090,	-0.639858936478998610,	-0.639897360298265940,	
+-0.639935782517789820,	-0.639974203137474550,	-0.640012622157223430,	-0.640051039576940760,	-0.640089455396530500,	-0.640127869615896960,	-0.640166282234943320,	-0.640204693253574100,	
+-0.640243102671693040,	-0.640281510489204560,	-0.640319916706012070,	-0.640358321322019750,	-0.640396724337131910,	-0.640435125751251940,	-0.640473525564284160,	-0.640511923776132640,	
+-0.640550320386701570,	-0.640588715395894460,	-0.640627108803615400,	-0.640665500609768680,	-0.640703890814258490,	-0.640742279416988250,	-0.640780666417862350,	-0.640819051816784780,	
+-0.640857435613659930,	-0.640895817808391110,	-0.640934198400882730,	-0.640972577391038860,	-0.641010954778763910,	-0.641049330563961290,	-0.641087704746535310,	-0.641126077326390040,	
+-0.641164448303429890,	-0.641202817677558270,	-0.641241185448679700,	-0.641279551616698470,	-0.641317916181518010,	-0.641356279143042720,	-0.641394640501176780,	-0.641433000255824610,	
+-0.641471358406889510,	-0.641509714954276110,	-0.641548069897888370,	-0.641586423237630710,	-0.641624774973406750,	-0.641663125105120910,	-0.641701473632677160,	-0.641739820555980110,	
+-0.641778165874933190,	-0.641816509589440810,	-0.641854851699407150,	-0.641893192204736730,	-0.641931531105332960,	-0.641969868401100370,	-0.642008204091943480,	-0.642046538177765690,	
+-0.642084870658471640,	-0.642123201533965400,	-0.642161530804151390,	-0.642199858468933350,	-0.642238184528215570,	-0.642276508981902360,	-0.642314831829898240,	-0.642353153072106610,	
+-0.642391472708432220,	-0.642429790738779040,	-0.642468107163051800,	-0.642506421981153930,	-0.642544735192989940,	-0.642583046798464230,	-0.642621356797481220,	-0.642659665189944440,	
+-0.642697971975758400,	-0.642736277154827950,	-0.642774580727056400,	-0.642812882692348380,	-0.642851183050608180,	-0.642889481801740330,	-0.642927778945648450,	-0.642966074482237080,	
+-0.643004368411410620,	-0.643042660733073480,	-0.643080951447129400,	-0.643119240553482910,	-0.643157528052038410,	-0.643195813942700310,	-0.643234098225372470,	-0.643272380899959310,	
+-0.643310661966365100,	-0.643348941424494720,	-0.643387219274251580,	-0.643425495515540400,	-0.643463770148265500,	-0.643502043172331510,	-0.643540314587642050,	-0.643578584394101870,	
+-0.643616852591615500,	-0.643655119180086670,	-0.643693384159420120,	-0.643731647529519950,	-0.643769909290291100,	-0.643808169441637210,	-0.643846427983462810,	-0.643884684915672300,	
+-0.643922940238170540,	-0.643961193950860930,	-0.643999446053648450,	-0.644037696546437390,	-0.644075945429132270,	-0.644114192701637060,	-0.644152438363856380,	-0.644190682415694550,	
+-0.644228924857056410,	-0.644267165687845590,	-0.644305404907966840,	-0.644343642517324900,	-0.644381878515823630,	-0.644420112903367540,	-0.644458345679861160,	-0.644496576845209330,	
+-0.644534806399315710,	-0.644573034342085020,	-0.644611260673421780,	-0.644649485393230750,	-0.644687708501415660,	-0.644725929997881250,	-0.644764149882532060,	-0.644802368155272810,	
+-0.644840584816007370,	-0.644878799864640360,	-0.644917013301076420,	-0.644955225125220300,	-0.644993435336975730,	-0.645031643936247570,	-0.645069850922940670,	-0.645108056296958890,	
+-0.645146260058206860,	-0.645184462206589200,	-0.645222662742010680,	-0.645260861664375240,	-0.645299058973587520,	-0.645337254669552270,	-0.645375448752174230,	-0.645413641221357140,	
+-0.645451832077006070,	-0.645490021319025330,	-0.645528208947319880,	-0.645566394961793580,	-0.645604579362351380,	-0.645642762148897600,	-0.645680943321337300,	-0.645719122879574340,	
+-0.645757300823513570,	-0.645795477153059850,	-0.645833651868117030,	-0.645871824968590190,	-0.645909996454383740,	-0.645948166325402640,	-0.645986334581550860,	-0.646024501222733140,	
+-0.646062666248854220,	-0.646100829659818960,	-0.646138991455531330,	-0.646177151635896170,	-0.646215310200818130,	-0.646253467150202150,	-0.646291622483952220,	-0.646329776201973180,	
+-0.646367928304169780,	-0.646406078790446760,	-0.646444227660708300,	-0.646482374914859270,	-0.646520520552804290,	-0.646558664574448330,	-0.646596806979695350,	-0.646634947768450430,	
+-0.646673086940618420,	-0.646711224496103410,	-0.646749360434810240,	-0.646787494756643770,	-0.646825627461508850,	-0.646863758549309550,	-0.646901888019950850,	-0.646940015873337380,	
+-0.646978142109374320,	-0.647016266727965420,	-0.647054389729015970,	-0.647092511112430490,	-0.647130630878114070,	-0.647168749025970770,	-0.647206865555905560,	-0.647244980467823190,	
+-0.647283093761628740,	-0.647321205437226150,	-0.647359315494520640,	-0.647397423933417150,	-0.647435530753819770,	-0.647473635955633450,	-0.647511739538763180,	-0.647549841503113790,	
+-0.647587941848589590,	-0.647626040575095430,	-0.647664137682536280,	-0.647702233170816990,	-0.647740327039841860,	-0.647778419289515850,	-0.647816509919743820,	-0.647854598930430850,	
+-0.647892686321481110,	-0.647930772092799590,	-0.647968856244291120,	-0.648006938775860910,	-0.648045019687413020,	-0.648083098978852520,	-0.648121176650084620,	-0.648159252701013490,	
+-0.648197327131544210,	-0.648235399941581640,	-0.648273471131030840,	-0.648311540699796020,	-0.648349608647782350,	-0.648387674974894690,	-0.648425739681038230,	-0.648463802766117040,	
+-0.648501864230036310,	-0.648539924072701000,	-0.648577982294016090,	-0.648616038893885970,	-0.648654093872215840,	-0.648692147228910330,	-0.648730198963874850,	-0.648768249077013470,	
+-0.648806297568231600,	-0.648844344437433880,	-0.648882389684525720,	-0.648920433309411180,	-0.648958475311995580,	-0.648996515692184080,	-0.649034554449881010,	-0.649072591584991530,	
+-0.649110627097420620,	-0.649148660987073470,	-0.649186693253854250,	-0.649224723897668390,	-0.649262752918420620,	-0.649300780316016350,	-0.649338806090359880,	-0.649376830241356280,	
+-0.649414852768910640,	-0.649452873672928250,	-0.649490892953313300,	-0.649528910609971090,	-0.649566926642806690,	-0.649604941051725170,	-0.649642953836631070,	-0.649680964997429560,	
+-0.649718974534026050,	-0.649756982446324630,	-0.649794988734230810,	-0.649832993397649550,	-0.649870996436486160,	-0.649908997850644820,	-0.649946997640031170,	-0.649984995804549830,	
+-0.650022992344106540,	-0.650060987258605280,	-0.650098980547951570,	-0.650136972212050470,	-0.650174962250807290,	-0.650212950664126210,	-0.650250937451912980,	-0.650288922614072230,	
+-0.650326906150509590,	-0.650364888061129350,	-0.650402868345836830,	-0.650440847004537530,	-0.650478824037135750,	-0.650516799443536910,	-0.650554773223646080,	-0.650592745377368660,	
+-0.650630715904609080,	-0.650668684805272620,	-0.650706652079264480,	-0.650744617726490060,	-0.650782581746853770,	-0.650820544140261030,	-0.650858504906616900,	-0.650896464045826910,	
+-0.650934421557795350,	-0.650972377442427750,	-0.651010331699629300,	-0.651048284329305280,	-0.651086235331360230,	-0.651124184705699550,	-0.651162132452228760,	-0.651200078570852270,	
+-0.651238023061475600,	-0.651275965924003940,	-0.651313907158342700,	-0.651351846764396280,	-0.651389784742070320,	-0.651427721091269780,	-0.651465655811900410,	-0.651503588903866500,	
+-0.651541520367073580,	-0.651579450201426940,	-0.651617378406831980,	-0.651655304983193240,	-0.651693229930416230,	-0.651731153248406140,	-0.651769074937068480,	-0.651806994996307900,	
+-0.651844913426029680,	-0.651882830226139350,	-0.651920745396542100,	-0.651958658937142780,	-0.651996570847846790,	-0.652034481128559660,	-0.652072389779186020,	-0.652110296799631390,	
+-0.652148202189801070,	-0.652186105949600580,	-0.652224008078934440,	-0.652261908577708270,	-0.652299807445827380,	-0.652337704683197290,	-0.652375600289722520,	-0.652413494265308920,	
+-0.652451386609861460,	-0.652489277323285880,	-0.652527166405486800,	-0.652565053856369760,	-0.652602939675840150,	-0.652640823863803510,	-0.652678706420164460,	-0.652716587344828620,	
+-0.652754466637701650,	-0.652792344298688270,	-0.652830220327694000,	-0.652868094724624040,	-0.652905967489384340,	-0.652943838621879320,	-0.652981708122014730,	-0.653019575989695840,	
+-0.653057442224828310,	-0.653095306827316870,	-0.653133169797067260,	-0.653171031133984670,	-0.653208890837974730,	-0.653246748908942300,	-0.653284605346793110,	-0.653322460151432250,	
+-0.653360313322765670,	-0.653398164860697910,	-0.653436014765134800,	-0.653473863035981870,	-0.653511709673144090,	-0.653549554676526980,	-0.653587398046035940,	-0.653625239781576830,	
+-0.653663079883054170,	-0.653700918350373920,	-0.653738755183441270,	-0.653776590382162180,	-0.653814423946441180,	-0.653852255876184230,	-0.653890086171296510,	-0.653927914831684000,	
+-0.653965741857251310,	-0.654003567247904320,	-0.654041391003548410,	-0.654079213124089340,	-0.654117033609431850,	-0.654154852459481910,	-0.654192669674144690,	-0.654230485253326280,	
+-0.654268299196931190,	-0.654306111504865400,	-0.654343922177034740,	-0.654381731213343860,	-0.654419538613698610,	-0.654457344378004620,	-0.654495148506167520,	-0.654532950998092280,	
+-0.654570751853684630,	-0.654608551072850100,	-0.654646348655494540,	-0.654684144601522690,	-0.654721938910840520,	-0.654759731583353540,	-0.654797522618967620,	-0.654835312017587490,	
+-0.654873099779119120,	-0.654910885903467910,	-0.654948670390539830,	-0.654986453240239850,	-0.655024234452473710,	-0.655062014027147250,	-0.655099791964165460,	-0.655137568263434170,	
+-0.655175342924859020,	-0.655213115948345750,	-0.655250887333799440,	-0.655288657081125820,	-0.655326425190230650,	-0.655364191661019780,	-0.655401956493397940,	-0.655439719687271330,	
+-0.655477481242545460,	-0.655515241159126180,	-0.655552999436918360,	-0.655590756075828170,	-0.655628511075761030,	-0.655666264436623010,	-0.655704016158318860,	-0.655741766240754750,	
+-0.655779514683836550,	-0.655817261487469330,	-0.655855006651558830,	-0.655892750176010900,	-0.655930492060731400,	-0.655968232305625290,	-0.656005970910598650,	-0.656043707875556990,	
+-0.656081443200406510,	-0.656119176885052060,	-0.656156908929399600,	-0.656194639333354980,	-0.656232368096824060,	-0.656270095219711800,	-0.656307820701924390,	-0.656345544543367350,	
+-0.656383266743946870,	-0.656420987303567900,	-0.656458706222136420,	-0.656496423499558500,	-0.656534139135739210,	-0.656571853130584530,	-0.656609565484000290,	-0.656647276195892360,	
+-0.656684985266166030,	-0.656722692694727160,	-0.656760398481481600,	-0.656798102626335310,	-0.656835805129193480,	-0.656873505989962080,	-0.656911205208547070,	-0.656948902784854180,	
+-0.656986598718788840,	-0.657024293010257000,	-0.657061985659164400,	-0.657099676665417130,	-0.657137366028920370,	-0.657175053749580180,	-0.657212739827302330,	-0.657250424261993090,	
+-0.657288107053557340,	-0.657325788201901350,	-0.657363467706931210,	-0.657401145568552110,	-0.657438821786670120,	-0.657476496361190990,	-0.657514169292021110,	-0.657551840579065350,	
+-0.657589510222230000,	-0.657627178221420920,	-0.657664844576544280,	-0.657702509287505180,	-0.657740172354209670,	-0.657777833776563850,	-0.657815493554473770,	-0.657853151687844640,	
+-0.657890808176582630,	-0.657928463020593490,	-0.657966116219783630,	-0.658003767774058110,	-0.658041417683323140,	-0.658079065947485000,	-0.658116712566448880,	-0.658154357540120970,	
+-0.658192000868407120,	-0.658229642551213740,	-0.658267282588445800,	-0.658304920980009700,	-0.658342557725811180,	-0.658380192825756770,	-0.658417826279751430,	-0.658455458087701560,	
+-0.658493088249513030,	-0.658530716765092120,	-0.658568343634344130,	-0.658605968857175260,	-0.658643592433491460,	-0.658681214363198930,	-0.658718834646203180,	-0.658756453282410280,	
+-0.658794070271726540,	-0.658831685614057360,	-0.658869299309308930,	-0.658906911357387210,	-0.658944521758198620,	-0.658982130511648330,	-0.659019737617642760,	-0.659057343076087760,	
+-0.659094946886889850,	-0.659132549049954220,	-0.659170149565187160,	-0.659207748432494740,	-0.659245345651783390,	-0.659282941222958160,	-0.659320535145925700,	-0.659358127420591860,	
+-0.659395718046863030,	-0.659433307024644640,	-0.659470894353842870,	-0.659508480034364020,	-0.659546064066114160,	-0.659583646448998810,	-0.659621227182924490,	-0.659658806267797270,	
+-0.659696383703522790,	-0.659733959490007350,	-0.659771533627157010,	-0.659809106114878090,	-0.659846676953076190,	-0.659884246141657530,	-0.659921813680528270,	-0.659959379569594830,	
+-0.659996943808762620,	-0.660034506397937930,	-0.660072067337027060,	-0.660109626625936420,	-0.660147184264571310,	-0.660184740252838240,	-0.660222294590643300,	-0.660259847277893000,	
+-0.660297398314492750,	-0.660334947700348950,	-0.660372495435368130,	-0.660410041519455810,	-0.660447585952518290,	-0.660485128734461860,	-0.660522669865192920,	-0.660560209344617010,	
+-0.660597747172640530,	-0.660635283349169770,	-0.660672817874111030,	-0.660710350747369950,	-0.660747881968853030,	-0.660785411538466370,	-0.660822939456116480,	-0.660860465721708980,	
+-0.660897990335150290,	-0.660935513296346590,	-0.660973034605204400,	-0.661010554261629360,	-0.661048072265527980,	-0.661085588616806660,	-0.661123103315371050,	-0.661160616361127770,	
+-0.661198127753982900,	-0.661235637493843060,	-0.661273145580613790,	-0.661310652014201580,	-0.661348156794512750,	-0.661385659921453930,	-0.661423161394930630,	-0.661460661214849370,	
+-0.661498159381116560,	-0.661535655893638500,	-0.661573150752321150,	-0.661610643957070810,	-0.661648135507793890,	-0.661685625404397020,	-0.661723113646785710,	-0.661760600234866600,	
+-0.661798085168546320,	-0.661835568447730620,	-0.661873050072325890,	-0.661910530042238540,	-0.661948008357375110,	-0.661985485017641430,	-0.662022960022944030,	-0.662060433373189210,	
+-0.662097905068283700,	-0.662135375108133030,	-0.662172843492643940,	-0.662210310221722720,	-0.662247775295276120,	-0.662285238713209660,	-0.662322700475430180,	-0.662360160581843880,	
+-0.662397619032357610,	-0.662435075826876880,	-0.662472530965308450,	-0.662509984447558820,	-0.662547436273534410,	-0.662584886443141170,	-0.662622334956285640,	-0.662659781812874660,	
+-0.662697227012813860,	-0.662734670556009990,	-0.662772112442369550,	-0.662809552671799080,	-0.662846991244204320,	-0.662884428159492220,	-0.662921863417568980,	-0.662959297018341440,	
+-0.662996728961715240,	-0.663034159247597340,	-0.663071587875893930,	-0.663109014846511970,	-0.663146440159357090,	-0.663183863814336140,	-0.663221285811355530,	-0.663258706150322010,	
+-0.663296124831141420,	-0.663333541853720510,	-0.663370957217966020,	-0.663408370923783910,	-0.663445782971080810,	-0.663483193359763250,	-0.663520602089738070,	-0.663558009160911120,	
+-0.663595414573189050,	-0.663632818326478470,	-0.663670220420686130,	-0.663707620855717990,	-0.663745019631480690,	-0.663782416747880970,	-0.663819812204825440,	-0.663857206002220090,	
+-0.663894598139971650,	-0.663931988617986860,	-0.663969377436172350,	-0.664006764594434080,	-0.664044150092678810,	-0.664081533930813590,	-0.664118916108744180,	-0.664156296626377540,	
+-0.664193675483620070,	-0.664231052680378850,	-0.664268428216559510,	-0.664305802092069240,	-0.664343174306814440,	-0.664380544860701970,	-0.664417913753637790,	-0.664455280985528970,	
+-0.664492646556281820,	-0.664530010465803400,	-0.664567372713999680,	-0.664604733300777520,	-0.664642092226043420,	-0.664679449489704590,	-0.664716805091666750,	-0.664754159031836770,	
+-0.664791511310121490,	-0.664828861926427760,	-0.664866210880661560,	-0.664903558172729840,	-0.664940903802539560,	-0.664978247769996700,	-0.665015590075008100,	-0.665052930717480620,	
+-0.665090269697321210,	-0.665127607014435630,	-0.665164942668731160,	-0.665202276660114330,	-0.665239608988492100,	-0.665276939653770550,	-0.665314268655856630,	-0.665351595994656990,	
+-0.665388921670078790,	-0.665426245682027910,	-0.665463568030411400,	-0.665500888715135910,	-0.665538207736108610,	-0.665575525093235480,	-0.665612840786423470,	-0.665650154815579760,	
+-0.665687467180610340,	-0.665724777881422150,	-0.665762086917922160,	-0.665799394290017110,	-0.665836699997613300,	-0.665874004040617810,	-0.665911306418937250,	-0.665948607132478830,	
+-0.665985906181148500,	-0.666023203564853450,	-0.666060499283500310,	-0.666097793336996260,	-0.666135085725247490,	-0.666172376448160960,	-0.666209665505643420,	-0.666246952897602160,	
+-0.666284238623943150,	-0.666321522684573560,	-0.666358805079400370,	-0.666396085808329990,	-0.666433364871269360,	-0.666470642268125250,	-0.666507917998804930,	-0.666545192063214500,	
+-0.666582464461261020,	-0.666619735192851450,	-0.666657004257892760,	-0.666694271656291360,	-0.666731537387954210,	-0.666768801452788270,	-0.666806063850700510,	-0.666843324581597450,	
+-0.666880583645385940,	-0.666917841041973050,	-0.666955096771265850,	-0.666992350833170660,	-0.667029603227594530,	-0.667066853954444430,	-0.667104103013627440,	-0.667141350405049960,	
+-0.667178596128618960,	-0.667215840184241960,	-0.667253082571824920,	-0.667290323291275240,	-0.667327562342499790,	-0.667364799725405630,	-0.667402035439899290,	-0.667439269485887720,	
+-0.667476501863278120,	-0.667513732571977550,	-0.667550961611892200,	-0.667588188982929600,	-0.667625414684996480,	-0.667662638718000130,	-0.667699861081846870,	-0.667737081776443860,	
+-0.667774300801698310,	-0.667811518157517270,	-0.667848733843807050,	-0.667885947860475060,	-0.667923160207428480,	-0.667960370884573720,	-0.667997579891818070,	-0.668034787229068390,	
+-0.668071992896232090,	-0.668109196893215460,	-0.668146399219925910,	-0.668183599876270300,	-0.668220798862156020,	-0.668257996177489490,	-0.668295191822177890,	-0.668332385796128300,	
+-0.668369578099248130,	-0.668406768731443670,	-0.668443957692622330,	-0.668481144982691070,	-0.668518330601557190,	-0.668555514549127210,	-0.668592696825308530,	-0.668629877430008350,	
+-0.668667056363133170,	-0.668704233624590310,	-0.668741409214286930,	-0.668778583132130230,	-0.668815755378026840,	-0.668852925951884060,	-0.668890094853608950,	-0.668927262083109040,	
+-0.668964427640290520,	-0.669001591525061000,	-0.669038753737327460,	-0.669075914276997310,	-0.669113073143977170,	-0.669150230338174220,	-0.669187385859495780,	-0.669224539707849230,	
+-0.669261691883140890,	-0.669298842385278370,	-0.669335991214169090,	-0.669373138369719570,	-0.669410283851837100,	-0.669447427660428970,	-0.669484569795402610,	-0.669521710256664400,	
+-0.669558849044122000,	-0.669595986157682450,	-0.669633121597253300,	-0.669670255362741050,	-0.669707387454053120,	-0.669744517871096680,	-0.669781646613779370,	-0.669818773682007480,	
+-0.669855899075688770,	-0.669893022794730290,	-0.669930144839039570,	-0.669967265208523120,	-0.670004383903088470,	-0.670041500922643030,	-0.670078616267093970,	-0.670115729936348160,	
+-0.670152841930312990,	-0.670189952248896100,	-0.670227060892003900,	-0.670264167859544120,	-0.670301273151423960,	-0.670338376767550810,	-0.670375478707831540,	-0.670412578972173550,	
+-0.670449677560484010,	-0.670486774472670690,	-0.670523869708640090,	-0.670560963268299730,	-0.670598055151557130,	-0.670635145358319580,	-0.670672233888493840,	-0.670709320741987640,	
+-0.670746405918708040,	-0.670783489418562810,	-0.670820571241458440,	-0.670857651387302690,	-0.670894729856003180,	-0.670931806647466430,	-0.670968881761600300,	-0.671005955198311850,	
+-0.671043026957508840,	-0.671080097039097990,	-0.671117165442986830,	-0.671154232169082880,	-0.671191297217293540,	-0.671228360587525770,	-0.671265422279687000,	-0.671302482293684720,	
+-0.671339540629426470,	-0.671376597286819090,	-0.671413652265770320,	-0.671450705566187360,	-0.671487757187977820,	-0.671524807131048780,	-0.671561855395307550,	-0.671598901980662080,	
+-0.671635946887019000,	-0.671672990114286160,	-0.671710031662370750,	-0.671747071531180630,	-0.671784109720622410,	-0.671821146230604070,	-0.671858181061032680,	-0.671895214211816310,	
+-0.671932245682861580,	-0.671969275474076140,	-0.672006303585367610,	-0.672043330016643510,	-0.672080354767810920,	-0.672117377838777340,	-0.672154399229450310,	-0.672191418939737660,	
+-0.672228436969546150,	-0.672265453318783510,	-0.672302467987357270,	-0.672339480975175150,	-0.672376492282144020,	-0.672413501908171620,	-0.672450509853165900,	-0.672487516117033500,	
+-0.672524520699682270,	-0.672561523601019840,	-0.672598524820953840,	-0.672635524359391220,	-0.672672522216239740,	-0.672709518391407140,	-0.672746512884800920,	-0.672783505696328050,	
+-0.672820496825896510,	-0.672857486273413690,	-0.672894474038787550,	-0.672931460121924840,	-0.672968444522733520,	-0.673005427241121000,	-0.673042408276995350,	-0.673079387630263200,	
+-0.673116365300832740,	-0.673153341288611600,	-0.673190315593506840,	-0.673227288215426210,	-0.673264259154277460,	-0.673301228409968310,	-0.673338195982405850,	-0.673375161871497820,	
+-0.673412126077151950,	-0.673449088599275990,	-0.673486049437777010,	-0.673523008592562980,	-0.673559966063541400,	-0.673596921850620260,	-0.673633875953706380,	-0.673670828372707970,	
+-0.673707779107532320,	-0.673744728158087720,	-0.673781675524280810,	-0.673818621206019760,	-0.673855565203212550,	-0.673892507515766010,	-0.673929448143588350,	-0.673966387086586960,	
+-0.674003324344669920,	-0.674040259917744300,	-0.674077193805717960,	-0.674114126008498630,	-0.674151056525994390,	-0.674187985358112090,	-0.674224912504759910,	-0.674261837965845380,	
+-0.674298761741276680,	-0.674335683830960650,	-0.674372604234805490,	-0.674409522952718720,	-0.674446439984608630,	-0.674483355330381950,	-0.674520268989946990,	-0.674557180963211600,	
+-0.674594091250082960,	-0.674630999850469150,	-0.674667906764277790,	-0.674704811991416960,	-0.674741715531793850,	-0.674778617385316410,	-0.674815517551892400,	-0.674852416031429980,	
+-0.674889312823836130,	-0.674926207929019030,	-0.674963101346886420,	-0.674999993077346480,	-0.675036883120306070,	-0.675073771475673490,	-0.675110658143356580,	-0.675147543123263190,	
+-0.675184426415300740,	-0.675221308019377190,	-0.675258187935400380,	-0.675295066163278390,	-0.675331942702918410,	-0.675368817554228620,	-0.675405690717117090,	-0.675442562191491010,	
+-0.675479431977258460,	-0.675516300074327390,	-0.675553166482605880,	-0.675590031202001230,	-0.675626894232421390,	-0.675663755573774340,	-0.675700615225968250,	-0.675737473188910310,	
+-0.675774329462508590,	-0.675811184046671180,	-0.675848036941306020,	-0.675884888146320420,	-0.675921737661622670,	-0.675958585487120620,	-0.675995431622722350,	-0.676032276068335270,	
+-0.676069118823867440,	-0.676105959889227170,	-0.676142799264321640,	-0.676179636949059030,	-0.676216472943347520,	-0.676253307247094980,	-0.676290139860208920,	-0.676326970782597510,	
+-0.676363800014168740,	-0.676400627554830660,	-0.676437453404490800,	-0.676474277563057220,	-0.676511100030438020,	-0.676547920806541360,	-0.676584739891274540,	-0.676621557284545870,	
+-0.676658372986263410,	-0.676695186996335240,	-0.676731999314668760,	-0.676768809941172390,	-0.676805618875754300,	-0.676842426118321790,	-0.676879231668783170,	-0.676916035527046600,	
+-0.676952837693020170,	-0.676989638166611290,	-0.677026436947728350,	-0.677063234036279440,	-0.677100029432172620,	-0.677136823135315420,	-0.677173615145616250,	-0.677210405462982950,	
+-0.677247194087324030,	-0.677283981018546700,	-0.677320766256559570,	-0.677357549801270390,	-0.677394331652587780,	-0.677431111810418930,	-0.677467890274672250,	-0.677504667045256030,	
+-0.677541442122078340,	-0.677578215505046710,	-0.677614987194069540,	-0.677651757189055240,	-0.677688525489911210,	-0.677725292096545970,	-0.677762057008867380,	-0.677798820226783950,	
+-0.677835581750203310,	-0.677872341579033530,	-0.677909099713183030,	-0.677945856152559980,	-0.677982610897072120,	-0.678019363946627650,	-0.678056115301134740,	-0.678092864960501920,	
+-0.678129612924636580,	-0.678166359193447250,	-0.678203103766842010,	-0.678239846644729250,	-0.678276587827016720,	-0.678313327313612600,	-0.678350065104425410,	-0.678386801199362900,	
+-0.678423535598333350,	-0.678460268301244840,	-0.678496999308006110,	-0.678533728618524570,	-0.678570456232708620,	-0.678607182150466560,	-0.678643906371706910,	-0.678680628896337180,	
+-0.678717349724265780,	-0.678754068855401020,	-0.678790786289651500,	-0.678827502026924660,	-0.678864216067128990,	-0.678900928410172910,	-0.678937639055964710,	-0.678974348004412140,	
+-0.679011055255423710,	-0.679047760808907940,	-0.679084464664772460,	-0.679121166822925890,	-0.679157867283276320,	-0.679194566045732360,	-0.679231263110201770,	-0.679267958476593050,	
+-0.679304652144814280,	-0.679341344114774310,	-0.679378034386380670,	-0.679414722959541860,	-0.679451409834166300,	-0.679488095010162500,	-0.679524778487438200,	-0.679561460265901920,	
+-0.679598140345461950,	-0.679634818726027050,	-0.679671495407504710,	-0.679708170389803580,	-0.679744843672832500,	-0.679781515256498880,	-0.679818185140711460,	-0.679854853325378650,	
+-0.679891519810408960,	-0.679928184595710140,	-0.679964847681190920,	-0.680001509066759600,	-0.680038168752324810,	-0.680074826737794180,	-0.680111483023076560,	-0.680148137608080240,	
+-0.680184790492713850,	-0.680221441676885250,	-0.680258091160502950,	-0.680294738943475470,	-0.680331385025711550,	-0.680368029407118710,	-0.680404672087605910,	-0.680441313067081330,	
+-0.680477952345453830,	-0.680514589922631140,	-0.680551225798522010,	-0.680587859973035060,	-0.680624492446078140,	-0.680661123217560000,	-0.680697752287389050,	-0.680734379655474120,	
+-0.680771005321722860,	-0.680807629286044100,	-0.680844251548346160,	-0.680880872108538090,	-0.680917490966527430,	-0.680954108122223010,	-0.680990723575533360,	-0.681027337326367220,	
+-0.681063949374632440,	-0.681100559720237750,	-0.681137168363091680,	-0.681173775303102970,	-0.681210380540179570,	-0.681246984074230230,	-0.681283585905163690,	-0.681320186032887800,	
+-0.681356784457311630,	-0.681393381178343360,	-0.681429976195891960,	-0.681466569509865390,	-0.681503161120172280,	-0.681539751026721370,	-0.681576339229421290,	-0.681612925728180220,	
+-0.681649510522906680,	-0.681686093613509400,	-0.681722674999897250,	-0.681759254681978070,	-0.681795832659660710,	-0.681832408932853800,	-0.681868983501466190,	-0.681905556365405840,	
+-0.681942127524581500,	-0.681978696978902230,	-0.682015264728275890,	-0.682051830772611440,	-0.682088395111817290,	-0.682124957745802620,	-0.682161518674475160,	-0.682198077897743890,	
+-0.682234635415517430,	-0.682271191227704740,	-0.682307745334213680,	-0.682344297734953310,	-0.682380848429832270,	-0.682417397418759290,	-0.682453944701642560,	-0.682490490278390930,	
+-0.682527034148913140,	-0.682563576313118040,	-0.682600116770913700,	-0.682636655522209090,	-0.682673192566912720,	-0.682709727904933890,	-0.682746261536180340,	-0.682782793460561030,	
+-0.682819323677985150,	-0.682855852188360650,	-0.682892378991596490,	-0.682928904087601430,	-0.682965427476284300,	-0.683001949157553410,	-0.683038469131317600,	-0.683074987397485620,	
+-0.683111503955966540,	-0.683148018806668310,	-0.683184531949500020,	-0.683221043384370510,	-0.683257553111188630,	-0.683294061129862570,	-0.683330567440301300,	-0.683367072042413650,	
+-0.683403574936108700,	-0.683440076121294430,	-0.683476575597880000,	-0.683513073365774490,	-0.683549569424885870,	-0.683586063775123430,	-0.683622556416395800,	-0.683659047348612050,	
+-0.683695536571680360,	-0.683732024085509820,	-0.683768509890009260,	-0.683804993985087760,	-0.683841476370653510,	-0.683877957046615470,	-0.683914436012882600,	-0.683950913269363860,	
+-0.683987388815967660,	-0.684023862652602840,	-0.684060334779178490,	-0.684096805195603560,	-0.684133273901786240,	-0.684169740897635830,	-0.684206206183061380,	-0.684242669757971100,	
+-0.684279131622274160,	-0.684315591775879310,	-0.684352050218695830,	-0.684388506950631910,	-0.684424961971596750,	-0.684461415281499170,	-0.684497866880248380,	-0.684534316767752670,	
+-0.684570764943921000,	-0.684607211408662540,	-0.684643656161886380,	-0.684680099203500700,	-0.684716540533414800,	-0.684752980151537520,	-0.684789418057778150,	-0.684825854252044900,	
+-0.684862288734247040,	-0.684898721504293760,	-0.684935152562093250,	-0.684971581907555030,	-0.685008009540587710,	-0.685044435461100830,	-0.685080859669002450,	-0.685117282164201980,	
+-0.685153702946608270,	-0.685190122016130610,	-0.685226539372677300,	-0.685262955016157750,	-0.685299368946480690,	-0.685335781163555650,	-0.685372191667290690,	-0.685408600457595330,	
+-0.685445007534378540,	-0.685481412897549380,	-0.685517816547016490,	-0.685554218482689050,	-0.685590618704476020,	-0.685627017212286800,	-0.685663414006029700,	-0.685699809085614120,	
+-0.685736202450949350,	-0.685772594101943690,	-0.685808984038506540,	-0.685845372260546870,	-0.685881758767974190,	-0.685918143560696800,	-0.685954526638624000,	-0.685990908001664960,	
+-0.686027287649728870,	-0.686063665582724250,	-0.686100041800560500,	-0.686136416303146700,	-0.686172789090392140,	-0.686209160162205230,	-0.686245529518495490,	-0.686281897159171870,	
+-0.686318263084143900,	-0.686354627293319860,	-0.686390989786609280,	-0.686427350563921570,	-0.686463709625165230,	-0.686500066970249570,	-0.686536422599083650,	-0.686572776511577110,	
+-0.686609128707638240,	-0.686645479187176560,	-0.686681827950101240,	-0.686718174996321600,	-0.686754520325746240,	-0.686790863938284480,	-0.686827205833845710,	-0.686863546012339230,	
+-0.686899884473673450,	-0.686936221217758100,	-0.686972556244502040,	-0.687008889553815010,	-0.687045221145605400,	-0.687081551019782850,	-0.687117879176256660,	-0.687154205614935340,	
+-0.687190530335728630,	-0.687226853338545610,	-0.687263174623295780,	-0.687299494189887670,	-0.687335812038230800,	-0.687372128168234340,	-0.687408442579807930,	-0.687444755272860200,	
+-0.687481066247300430,	-0.687517375503038150,	-0.687553683039982650,	-0.687589988858042570,	-0.687626292957127630,	-0.687662595337146910,	-0.687698895998010040,	-0.687735194939625540,	
+-0.687771492161903140,	-0.687807787664752040,	-0.687844081448081730,	-0.687880373511800870,	-0.687916663855819070,	-0.687952952480045950,	-0.687989239384390160,	-0.688025524568761200,	
+-0.688061808033068490,	-0.688098089777221640,	-0.688134369801129190,	-0.688170648104700740,	-0.688206924687845720,	-0.688243199550473750,	-0.688279472692493450,	-0.688315744113814460,	
+-0.688352013814346080,	-0.688388281793998020,	-0.688424548052678940,	-0.688460812590298450,	-0.688497075406765970,	-0.688533336501991110,	-0.688569595875882620,	-0.688605853528350130,	
+-0.688642109459303260,	-0.688678363668650870,	-0.688714616156302470,	-0.688750866922167690,	-0.688787115966155940,	-0.688823363288176060,	-0.688859608888137910,	-0.688895852765950670,	
+-0.688932094921524070,	-0.688968335354766980,	-0.689004574065589010,	-0.689040811053899580,	-0.689077046319608420,	-0.689113279862624490,	-0.689149511682857210,	-0.689185741780216190,	
+-0.689221970154611170,	-0.689258196805950800,	-0.689294421734145010,	-0.689330644939103570,	-0.689366866420735080,	-0.689403086178949410,	-0.689439304213656180,	-0.689475520524764800,	
+-0.689511735112184440,	-0.689547947975824750,	-0.689584159115595120,	-0.689620368531405400,	-0.689656576223164560,	-0.689692782190782120,	-0.689728986434167800,	-0.689765188953231360,	
+-0.689801389747881630,	-0.689837588818028370,	-0.689873786163581190,	-0.689909981784449840,	-0.689946175680543170,	-0.689982367851771140,	-0.690018558298043480,	-0.690054747019269170,	
+-0.690090934015357930,	-0.690127119286219280,	-0.690163302831763300,	-0.690199484651898620,	-0.690235664746535300,	-0.690271843115582760,	-0.690308019758951060,	-0.690344194676548840,	
+-0.690380367868286270,	-0.690416539334072650,	-0.690452709073818060,	-0.690488877087431340,	-0.690525043374822460,	-0.690561207935901030,	-0.690597370770576810,	-0.690633531878758870,	
+-0.690669691260357150,	-0.690705848915281080,	-0.690742004843440840,	-0.690778159044745270,	-0.690814311519104220,	-0.690850462266427770,	-0.690886611286624760,	-0.690922758579605280,	
+-0.690958904145278940,	-0.690995047983555600,	-0.691031190094344330,	-0.691067330477555200,	-0.691103469133097610,	-0.691139606060881650,	-0.691175741260816380,	-0.691211874732811760,	
+-0.691248006476777530,	-0.691284136492623550,	-0.691320264780258990,	-0.691356391339593590,	-0.691392516170537320,	-0.691428639273000130,	-0.691464760646890890,	-0.691500880292119870,	
+-0.691536998208596930,	-0.691573114396231150,	-0.691609228854932590,	-0.691645341584611000,	-0.691681452585176330,	-0.691717561856537650,	-0.691753669398605160,	-0.691789775211288480,	
+-0.691825879294497680,	-0.691861981648141940,	-0.691898082272131120,	-0.691934181166375170,	-0.691970278330784060,	-0.692006373765266860,	-0.692042467469733860,	-0.692078559444094580,	
+-0.692114649688259310,	-0.692150738202137020,	-0.692186824985637990,	-0.692222910038672090,	-0.692258993361148710,	-0.692295074952977710,	-0.692331154814069150,	-0.692367232944333000,	
+-0.692403309343678440,	-0.692439384012015550,	-0.692475456949254280,	-0.692511528155304700,	-0.692547597630075900,	-0.692583665373478150,	-0.692619731385421210,	-0.692655795665815250,	
+-0.692691858214569580,	-0.692727919031594140,	-0.692763978116798910,	-0.692800035470094170,	-0.692836091091388880,	-0.692872144980593460,	-0.692908197137617750,	-0.692944247562371720,	
+-0.692980296254764870,	-0.693016343214707180,	-0.693052388442108920,	-0.693088431936879410,	-0.693124473698928930,	-0.693160513728167120,	-0.693196552024504480,	-0.693232588587850080,	
+-0.693268623418114130,	-0.693304656515206670,	-0.693340687879037910,	-0.693376717509517130,	-0.693412745406554620,	-0.693448771570060130,	-0.693484795999944060,	-0.693520818696115700,	
+-0.693556839658485250,	-0.693592858886962650,	-0.693628876381458430,	-0.693664892141881540,	-0.693700906168142390,	-0.693736918460151400,	-0.693772929017817730,	-0.693808937841051800,	
+-0.693844944929763450,	-0.693880950283863100,	-0.693916953903260030,	-0.693952955787864530,	-0.693988955937586800,	-0.694024954352336910,	-0.694060951032024250,	-0.694096945976559350,	
+-0.694132939185851950,	-0.694168930659812560,	-0.694204920398350580,	-0.694240908401376200,	-0.694276894668799600,	-0.694312879200531090,	-0.694348861996480160,	-0.694384843056556900,	
+-0.694420822380672040,	-0.694456799968734660,	-0.694492775820655270,	-0.694528749936344060,	-0.694564722315711200,	-0.694600692958666220,	-0.694636661865119520,	-0.694672629034981170,	
+-0.694708594468161580,	-0.694744558164570150,	-0.694780520124117400,	-0.694816480346713280,	-0.694852438832268330,	-0.694888395580691930,	-0.694924350591894500,	-0.694960303865786330,	
+-0.694996255402277610,	-0.695032205201277950,	-0.695068153262697770,	-0.695104099586447480,	-0.695140044172436690,	-0.695175987020575810,	-0.695211928130774930,	-0.695247867502944540,	
+-0.695283805136994170,	-0.695319741032834340,	-0.695355675190375110,	-0.695391607609527010,	-0.695427538290199540,	-0.695463467232303230,	-0.695499394435748260,	-0.695535319900445150,	
+-0.695571243626303510,	-0.695607165613233660,	-0.695643085861145870,	-0.695679004369950670,	-0.695714921139557680,	-0.695750836169877430,	-0.695786749460820090,	-0.695822661012296170,	
+-0.695858570824215210,	-0.695894478896487920,	-0.695930385229024730,	-0.695966289821735140,	-0.696002192674530010,	-0.696038093787319290,	-0.696073993160013730,	-0.696109890792522720,	
+-0.696145786684757130,	-0.696181680836627010,	-0.696217573248043010,	-0.696253463918914850,	-0.696289352849152940,	-0.696325240038667690,	-0.696361125487369610,	-0.696397009195168340,	
+-0.696432891161974710,	-0.696468771387698690,	-0.696504649872251140,	-0.696540526615541670,	-0.696576401617480910,	-0.696612274877979390,	-0.696648146396946940,	-0.696684016174293990,	
+-0.696719884209931140,	-0.696755750503768810,	-0.696791615055716850,	-0.696827477865685770,	-0.696863338933586100,	-0.696899198259328330,	-0.696935055842822230,	-0.696970911683978510,	
+-0.697006765782707590,	-0.697042618138919990,	-0.697078468752525550,	-0.697114317623434900,	-0.697150164751558550,	-0.697186010136807030,	-0.697221853779090180,	-0.697257695678318630,	
+-0.697293535834403230,	-0.697329374247253720,	-0.697365210916780720,	-0.697401045842894750,	-0.697436879025506440,	-0.697472710464525520,	-0.697508540159862970,	-0.697544368111429060,	
+-0.697580194319134430,	-0.697616018782889040,	-0.697651841502603730,	-0.697687662478188700,	-0.697723481709554780,	-0.697759299196611950,	-0.697795114939270820,	-0.697830928937441920,	
+-0.697866741191035980,	-0.697902551699962960,	-0.697938360464133490,	-0.697974167483458090,	-0.698009972757847600,	-0.698045776287211980,	-0.698081578071461760,	-0.698117378110508000,	
+-0.698153176404260440,	-0.698188972952630050,	-0.698224767755527110,	-0.698260560812862590,	-0.698296352124546330,	-0.698332141690489180,	-0.698367929510601780,	-0.698403715584794750,	
+-0.698439499912978160,	-0.698475282495062850,	-0.698511063330959360,	-0.698546842420578410,	-0.698582619763830180,	-0.698618395360625310,	-0.698654169210874420,	-0.698689941314488470,	
+-0.698725711671377430,	-0.698761480281452020,	-0.698797247144623210,	-0.698833012260801080,	-0.698868775629896350,	-0.698904537251819670,	-0.698940297126481980,	-0.698976055253793140,	
+-0.699011811633664220,	-0.699047566266005840,	-0.699083319150728850,	-0.699119070287743230,	-0.699154819676959920,	-0.699190567318289440,	-0.699226313211642970,	-0.699262057356930480,	
+-0.699297799754062810,	-0.699333540402950590,	-0.699369279303504790,	-0.699405016455635580,	-0.699440751859253810,	-0.699476485514270330,	-0.699512217420595440,	-0.699547947578140090,	
+-0.699583675986814700,	-0.699619402646530550,	-0.699655127557197610,	-0.699690850718726720,	-0.699726572131028850,	-0.699762291794014720,	-0.699798009707594650,	-0.699833725871679580,	
+-0.699869440286180140,	-0.699905152951007410,	-0.699940863866071460,	-0.699976573031283360,	-0.700012280446553840,	-0.700047986111793970,	-0.700083690026913840,	-0.700119392191824400,	
+-0.700155092606436820,	-0.700190791270661190,	-0.700226488184408580,	-0.700262183347589830,	-0.700297876760115790,	-0.700333568421896870,	-0.700369258332844020,	-0.700404946492868000,	
+-0.700440632901879860,	-0.700476317559789900,	-0.700512000466509080,	-0.700547681621948360,	-0.700583361026018700,	-0.700619038678630290,	-0.700654714579694420,	-0.700690388729121590,	
+-0.700726061126823120,	-0.700761731772709280,	-0.700797400666691050,	-0.700833067808679380,	-0.700868733198585340,	-0.700904396836319110,	-0.700940058721791880,	-0.700975718854914830,	
+-0.701011377235598250,	-0.701047033863753110,	-0.701082688739290470,	-0.701118341862121410,	-0.701153993232156100,	-0.701189642849305850,	-0.701225290713481500,	-0.701260936824594230,	
+-0.701296581182554330,	-0.701332223787273000,	-0.701367864638661080,	-0.701403503736629740,	-0.701439141081089400,	-0.701474776671951240,	-0.701510410509126100,	-0.701546042592525290,	
+-0.701581672922058970,	-0.701617301497638570,	-0.701652928319175140,	-0.701688553386579090,	-0.701724176699761730,	-0.701759798258633880,	-0.701795418063106860,	-0.701831036113090940,	
+-0.701866652408497550,	-0.701902266949237410,	-0.701937879735221930,	-0.701973490766361510,	-0.702009100042567220,	-0.702044707563750260,	-0.702080313329821900,	-0.702115917340692340,	
+-0.702151519596273090,	-0.702187120096474990,	-0.702222718841209460,	-0.702258315830386780,	-0.702293911063918250,	-0.702329504541715280,	-0.702365096263688260,	-0.702400686229748490,	
+-0.702436274439807050,	-0.702471860893775220,	-0.702507445591563420,	-0.702543028533083040,	-0.702578609718244930,	-0.702614189146960830,	-0.702649766819140820,	-0.702685342734696410,	
+-0.702720916893538660,	-0.702756489295578880,	-0.702792059940727580,	-0.702827628828896160,	-0.702863195959995690,	-0.702898761333937470,	-0.702934324950632130,	-0.702969886809990840,	
+-0.703005446911924900,	-0.703041005256345720,	-0.703076561843163690,	-0.703112116672290230,	-0.703147669743636740,	-0.703183221057113840,	-0.703218770612632940,	-0.703254318410104990,	
+-0.703289864449441640,	-0.703325408730553270,	-0.703360951253351410,	-0.703396492017747120,	-0.703432031023651930,	-0.703467568270976340,	-0.703503103759631880,	-0.703538637489529610,	
+-0.703574169460581160,	-0.703609699672696930,	-0.703645228125788340,	-0.703680754819766770,	-0.703716279754543650,	-0.703751802930029480,	-0.703787324346135890,	-0.703822844002774170,	
+-0.703858361899855070,	-0.703893878037290090,	-0.703929392414990420,	-0.703964905032867570,	-0.704000415890832070,	-0.704035924988795640,	-0.704071432326669360,	-0.704106937904364740,	
+-0.704142441721792520,	-0.704177943778864220,	-0.704213444075491140,	-0.704248942611584660,	-0.704284439387055540,	-0.704319934401815280,	-0.704355427655775190,	-0.704390919148846880,	
+-0.704426408880940880,	-0.704461896851968920,	-0.704497383061842620,	-0.704532867510472390,	-0.704568350197770090,	-0.704603831123646880,	-0.704639310288014410,	-0.704674787690783400,	
+-0.704710263331865370,	-0.704745737211171620,	-0.704781209328613990,	-0.704816679684102890,	-0.704852148277550160,	-0.704887615108866990,	-0.704923080177965230,	-0.704958543484755400,	
+-0.704994005029149110,	-0.705029464811057880,	-0.705064922830393350,	-0.705100379087066130,	-0.705135833580987970,	-0.705171286312070600,	-0.705206737280224650,	-0.705242186485361850,	
+-0.705277633927393620,	-0.705313079606231570,	-0.705348523521786560,	-0.705383965673970210,	-0.705419406062694040,	-0.705454844687869560,	-0.705490281549407630,	-0.705525716647220080,	
+-0.705561149981218220,	-0.705596581551313770,	-0.705632011357417600,	-0.705667439399441320,	-0.705702865677296560,	-0.705738290190894850,	-0.705773712940147120,	-0.705809133924965140,	
+-0.705844553145260290,	-0.705879970600944430,	-0.705915386291928290,	-0.705950800218123620,	-0.705986212379442370,	-0.706021622775795170,	-0.706057031407093970,	-0.706092438273250190,	
+-0.706127843374175670,	-0.706163246709781140,	-0.706198648279978580,	-0.706234048084679380,	-0.706269446123795390,	-0.706304842397237450,	-0.706340236904917430,	-0.706375629646746720,	
+-0.706411020622637280,	-0.706446409832500070,	-0.706481797276246710,	-0.706517182953788960,	-0.706552566865038530,	-0.706587949009906400,	-0.706623329388304300,	-0.706658708000144300,	
+-0.706694084845337130,	-0.706729459923794880,	-0.706764833235428820,	-0.706800204780151150,	-0.706835574557872490,	-0.706870942568505020,	-0.706906308811960150,	-0.706941673288149830,	
+-0.706977035996984910,	-0.707012396938377590,	-0.707047756112239130,	-0.707083113518481630,	-0.707118469157016040,	-0.707153823027754310,	-0.707189175130607970,	-0.707224525465489080,	
+-0.707259874032308500,	-0.707295220830978180,	-0.707330565861410300,	-0.707365909123515490,	-0.707401250617206050,	-0.707436590342393480,	-0.707471928298989640,	-0.707507264486905710,	
+-0.707542598906053750,	-0.707577931556345190,	-0.707613262437692070,	-0.707648591550005480,	-0.707683918893197480,	-0.707719244467179600,	-0.707754568271864000,	-0.707789890307161660,	
+-0.707825210572984640,	-0.707860529069244460,	-0.707895845795853410,	-0.707931160752722330,	-0.707966473939763310,	-0.708001785356888180,	-0.708037095004008910,	-0.708072402881036570,	
+-0.708107708987883220,	-0.708143013324460950,	-0.708178315890680810,	-0.708213616686454880,	-0.708248915711694900,	-0.708284212966312940,	-0.708319508450220180,	-0.708354802163328690,	
+-0.708390094105549980,	-0.708425384276796580,	-0.708460672676979320,	-0.708495959306010390,	-0.708531244163801530,	-0.708566527250264810,	-0.708601808565311520,	-0.708637088108853730,	
+-0.708672365880803290,	-0.708707641881072160,	-0.708742916109571630,	-0.708778188566213770,	-0.708813459250910880,	-0.708848728163573920,	-0.708883995304115170,	-0.708919260672446370,	
+-0.708954524268479820,	-0.708989786092126590,	-0.709025046143298980,	-0.709060304421908590,	-0.709095560927867850,	-0.709130815661087930,	-0.709166068621480910,	-0.709201319808958730,	
+-0.709236569223433590,	-0.709271816864816770,	-0.709307062733020350,	-0.709342306827956180,	-0.709377549149536660,	-0.709412789697672960,	-0.709448028472277280,	-0.709483265473261790,	
+-0.709518500700537900,	-0.709553734154017680,	-0.709588965833613190,	-0.709624195739236630,	-0.709659423870799170,	-0.709694650228213210,	-0.709729874811390600,	-0.709765097620243650,	
+-0.709800318654683520,	-0.709835537914622730,	-0.709870755399973020,	-0.709905971110646790,	-0.709941185046555350,	-0.709976397207610850,	-0.710011607593725390,	-0.710046816204811250,	
+-0.710082023040779720,	-0.710117228101543210,	-0.710152431387013560,	-0.710187632897103180,	-0.710222832631723370,	-0.710258030590786520,	-0.710293226774204920,	-0.710328421181889880,	
+-0.710363613813753790,	-0.710398804669708730,	-0.710433993749666870,	-0.710469181053539730,	-0.710504366581239720,	-0.710539550332678790,	-0.710574732307769240,	-0.710609912506422580,	
+-0.710645090928551100,	-0.710680267574066880,	-0.710715442442882430,	-0.710750615534908920,	-0.710785786850059000,	-0.710820956388244500,	-0.710856124149377930,	-0.710891290133370820,	
+-0.710926454340135350,	-0.710961616769584140,	-0.710996777421628590,	-0.711031936296181110,	-0.711067093393153770,	-0.711102248712458970,	-0.711137402254008340,	-0.711172554017714060,	
+-0.711207704003488540,	-0.711242852211243950,	-0.711277998640892030,	-0.711313143292345070,	-0.711348286165515260,	-0.711383427260315000,	-0.711418566576655920,	-0.711453704114450300,	
+-0.711488839873610560,	-0.711523973854048860,	-0.711559106055677180,	-0.711594236478407580,	-0.711629365122152690,	-0.711664491986824020,	-0.711699617072334200,	-0.711734740378595410,	
+-0.711769861905519940,	-0.711804981653019640,	-0.711840099621006810,	-0.711875215809393720,	-0.711910330218092910,	-0.711945442847016000,	-0.711980553696075490,	-0.712015662765183470,	
+-0.712050770054252660,	-0.712085875563194690,	-0.712120979291921970,	-0.712156081240346910,	-0.712191181408381780,	-0.712226279795938550,	-0.712261376402929520,	-0.712296471229267420,	
+-0.712331564274863770,	-0.712366655539631300,	-0.712401745023482080,	-0.712436832726328850,	-0.712471918648083240,	-0.712507002788657860,	-0.712542085147964910,	-0.712577165725917120,	
+-0.712612244522426110,	-0.712647321537404400,	-0.712682396770764500,	-0.712717470222418830,	-0.712752541892279210,	-0.712787611780258290,	-0.712822679886268240,	-0.712857746210221800,	
+-0.712892810752030700,	-0.712927873511607690,	-0.712962934488864830,	-0.712997993683715080,	-0.713033051096069960,	-0.713068106725842200,	-0.713103160572944540,	-0.713138212637288720,	
+-0.713173262918787240,	-0.713208311417352640,	-0.713243358132897630,	-0.713278403065333850,	-0.713313446214574150,	-0.713348487580530710,	-0.713383527163116480,	-0.713418564962243100,	
+-0.713453600977823180,	-0.713488635209769350,	-0.713523667657994240,	-0.713558698322409700,	-0.713593727202928350,	-0.713628754299462710,	-0.713663779611925510,	-0.713698803140228490,	
+-0.713733824884284500,	-0.713768844844006270,	-0.713803863019305540,	-0.713838879410095270,	-0.713873894016287760,	-0.713908906837795840,	-0.713943917874531260,	-0.713978927126406980,	
+-0.714013934593335400,	-0.714048940275229250,	-0.714083944172000380,	-0.714118946283561760,	-0.714153946609825670,	-0.714188945150705080,	-0.714223941906111830,	-0.714258936875958650,	
+-0.714293930060158290,	-0.714328921458623260,	-0.714363911071265620,	-0.714398898897998240,	-0.714433884938733940,	-0.714468869193384590,	-0.714503851661863140,	-0.714538832344082000,	
+-0.714573811239954000,	-0.714608788349391340,	-0.714643763672306640,	-0.714678737208612520,	-0.714713708958221840,	-0.714748678921046650,	-0.714783647096999710,	-0.714818613485993630,	
+-0.714853578087941370,	-0.714888540902754780,	-0.714923501930346930,	-0.714958461170630330,	-0.714993418623517840,	-0.715028374288921520,	-0.715063328166754220,	-0.715098280256928680,	
+-0.715133230559357620,	-0.715168179073953250,	-0.715203125800628500,	-0.715238070739296240,	-0.715273013889868410,	-0.715307955252257990,	-0.715342894826377810,	-0.715377832612140610,	
+-0.715412768609458680,	-0.715447702818244660,	-0.715482635238411380,	-0.715517565869871920,	-0.715552494712538230,	-0.715587421766323280,	-0.715622347031139800,	-0.715657270506900640,	
+-0.715692192193518100,	-0.715727112090905120,	-0.715762030198974220,	-0.715796946517638700,	-0.715831861046810400,	-0.715866773786402510,	-0.715901684736327980,	-0.715936593896499000,	
+-0.715971501266828400,	-0.716006406847229160,	-0.716041310637614110,	-0.716076212637895450,	-0.716111112847986450,	-0.716146011267799530,	-0.716180907897247860,	-0.716215802736243630,	
+-0.716250695784700020,	-0.716285587042529540,	-0.716320476509645370,	-0.716355364185959800,	-0.716390250071385900,	-0.716425134165836200,	-0.716460016469224080,	-0.716494896981461520,	
+-0.716529775702461790,	-0.716564652632137870,	-0.716599527770402030,	-0.716634401117167470,	-0.716669272672346810,	-0.716704142435853230,	-0.716739010407599130,	-0.716773876587497360,	
+-0.716808740975460990,	-0.716843603571403090,	-0.716878464375235720,	-0.716913323386872410,	-0.716948180606225670,	-0.716983036033208790,	-0.717017889667734050,	-0.717052741509714540,	
+-0.717087591559063210,	-0.717122439815693240,	-0.717157286279516800,	-0.717192130950447090,	-0.717226973828397400,	-0.717261814913280120,	-0.717296654205008100,	-0.717331491703494530,	
+-0.717366327408652580,	-0.717401161320394440,	-0.717435993438633400,	-0.717470823763282420,	-0.717505652294254670,	-0.717540479031462560,	-0.717575303974819170,	-0.717610127124237440,	
+-0.717644948479630780,	-0.717679768040911490,	-0.717714585807992740,	-0.717749401780787500,	-0.717784215959209050,	-0.717819028343169800,	-0.717853838932582920,	-0.717888647727361500,	
+-0.717923454727418810,	-0.717958259932667040,	-0.717993063343019710,	-0.718027864958390110,	-0.718062664778690410,	-0.718097462803834130,	-0.718132259033734120,	-0.718167053468303780,	
+-0.718201846107455520,	-0.718236636951102620,	-0.718271425999158280,	-0.718306213251535430,	-0.718340998708146940,	-0.718375782368905870,	-0.718410564233725400,	-0.718445344302518720,	
+-0.718480122575198440,	-0.718514899051677870,	-0.718549673731870060,	-0.718584446615688320,	-0.718619217703045150,	-0.718653986993853970,	-0.718688754488028160,	-0.718723520185480140,	
+-0.718758284086123300,	-0.718793046189870720,	-0.718827806496635910,	-0.718862565006331280,	-0.718897321718870110,	-0.718932076634165810,	-0.718966829752131440,	-0.719001581072679860,	
+-0.719036330595724250,	-0.719071078321177780,	-0.719105824248953970,	-0.719140568378965230,	-0.719175310711125170,	-0.719210051245346760,	-0.719244789981543620,	-0.719279526919628040,	
+-0.719314262059513760,	-0.719348995401114080,	-0.719383726944341720,	-0.719418456689109980,	-0.719453184635332030,	-0.719487910782921510,	-0.719522635131790820,	-0.719557357681853580,	
+-0.719592078433022970,	-0.719626797385212400,	-0.719661514538334600,	-0.719696229892303090,	-0.719730943447030810,	-0.719765655202431630,	-0.719800365158417940,	-0.719835073314903370,	
+-0.719869779671801100,	-0.719904484229024640,	-0.719939186986486730,	-0.719973887944100890,	-0.720008587101780280,	-0.720043284459438440,	-0.720077980016988200,	-0.720112673774342960,	
+-0.720147365731416360,	-0.720182055888121010,	-0.720216744244370540,	-0.720251430800078250,	-0.720286115555157650,	-0.720320798509521350,	-0.720355479663083220,	-0.720390159015756320,	
+-0.720424836567454370,	-0.720459512318089910,	-0.720494186267576770,	-0.720528858415828140,	-0.720563528762757640,	-0.720598197308278010,	-0.720632864052302980,	-0.720667528994745730,	
+-0.720702192135519890,	-0.720736853474538420,	-0.720771513011714720,	-0.720806170746962520,	-0.720840826680194670,	-0.720875480811324690,	-0.720910133140266090,	-0.720944783666932270,	
+-0.720979432391236410,	-0.721014079313091800,	-0.721048724432412080,	-0.721083367749110860,	-0.721118009263100880,	-0.721152648974295980,	-0.721187286882609250,	-0.721221922987954840,	
+-0.721256557290245180,	-0.721291189789394100,	-0.721325820485315130,	-0.721360449377921880,	-0.721395076467127190,	-0.721429701752844820,	-0.721464325234988600,	-0.721498946913471160,	
+-0.721533566788206350,	-0.721568184859107680,	-0.721602801126088770,	-0.721637415589062580,	-0.721672028247942850,	-0.721706639102643100,	-0.721741248153076940,	-0.721775855399157450,	
+-0.721810460840798360,	-0.721845064477913080,	-0.721879666310415450,	-0.721914266338218310,	-0.721948864561235530,	-0.721983460979380600,	-0.722018055592567260,	-0.722052648400708490,	
+-0.722087239403718220,	-0.722121828601509970,	-0.722156415993997050,	-0.722191001581092950,	-0.722225585362711420,	-0.722260167338766190,	-0.722294747509170220,	-0.722329325873837360,	
+-0.722363902432681230,	-0.722398477185615670,	-0.722433050132553540,	-0.722467621273408910,	-0.722502190608095060,	-0.722536758136526180,	-0.722571323858615000,	-0.722605887774275590,	
+-0.722640449883421470,	-0.722675010185966470,	-0.722709568681823680,	-0.722744125370906930,	-0.722778680253129860,	-0.722813233328406410,	-0.722847784596649670,	-0.722882334057773360,	
+-0.722916881711691550,	-0.722951427558317210,	-0.722985971597564390,	-0.723020513829346510,	-0.723055054253577740,	-0.723089592870170940,	-0.723124129679040270,	-0.723158664680099150,	
+-0.723193197873261750,	-0.723227729258441140,	-0.723262258835551060,	-0.723296786604505360,	-0.723331312565218100,	-0.723365836717602130,	-0.723400359061571630,	-0.723434879597040230,	
+-0.723469398323921880,	-0.723503915242129870,	-0.723538430351577940,	-0.723572943652180280,	-0.723607455143849940,	-0.723641964826500890,	-0.723676472700047090,	-0.723710978764402270,	
+-0.723745483019479830,	-0.723779985465193620,	-0.723814486101457490,	-0.723848984928185390,	-0.723883481945290510,	-0.723917977152686910,	-0.723952470550288440,	-0.723986962138009170,	
+-0.724021451915762060,	-0.724055939883461290,	-0.724090426041020810,	-0.724124910388354470,	-0.724159392925375570,	-0.724193873651998170,	-0.724228352568136450,	-0.724262829673703480,	
+-0.724297304968613440,	-0.724331778452780180,	-0.724366250126117770,	-0.724400719988539390,	-0.724435188039959320,	-0.724469654280291200,	-0.724504118709449200,	-0.724538581327346610,	
+-0.724573042133897620,	-0.724607501129016060,	-0.724641958312616020,	-0.724676413684610780,	-0.724710867244914510,	-0.724745318993440970,	-0.724779768930104540,	-0.724814217054818410,	
+-0.724848663367496650,	-0.724883107868053320,	-0.724917550556402390,	-0.724951991432457370,	-0.724986430496132430,	-0.725020867747341650,	-0.725055303185998420,	-0.725089736812016940,	
+-0.725124168625311040,	-0.725158598625795130,	-0.725193026813382380,	-0.725227453187986980,	-0.725261877749523000,	-0.725296300497904720,	-0.725330721433045330,	-0.725365140554859120,	
+-0.725399557863260050,	-0.725433973358162400,	-0.725468387039479470,	-0.725502798907125660,	-0.725537208961014810,	-0.725571617201061230,	-0.725606023627178300,	-0.725640428239280320,	
+-0.725674831037281590,	-0.725709232021095390,	-0.725743631190636230,	-0.725778028545817970,	-0.725812424086554890,	-0.725846817812760500,	-0.725881209724349000,	-0.725915599821234550,	
+-0.725949988103331450,	-0.725984374570552980,	-0.726018759222813560,	-0.726053142060027360,	-0.726087523082108440,	-0.726121902288970440,	-0.726156279680527870,	-0.726190655256694460,	
+-0.726225029017384730,	-0.726259400962512070,	-0.726293771091991000,	-0.726328139405735710,	-0.726362505903659810,	-0.726396870585677700,	-0.726431233451703350,	-0.726465594501651270,	
+-0.726499953735434860,	-0.726534311152968630,	-0.726568666754166540,	-0.726603020538943100,	-0.726637372507211830,	-0.726671722658887130,	-0.726706070993883180,	-0.726740417512114270,	
+-0.726774762213494020,	-0.726809105097936840,	-0.726843446165357010,	-0.726877785415668830,	-0.726912122848785810,	-0.726946458464622580,	-0.726980792263093420,	-0.727015124244111970,	
+-0.727049454407592830,	-0.727083782753449980,	-0.727118109281597920,	-0.727152433991950400,	-0.727186756884421690,	-0.727221077958926100,	-0.727255397215378130,	-0.727289714653691410,	
+-0.727324030273780340,	-0.727358344075559220,	-0.727392656058942540,	-0.727426966223843950,	-0.727461274570177950,	-0.727495581097858720,	-0.727529885806800890,	-0.727564188696917970,	
+-0.727598489768124690,	-0.727632789020335120,	-0.727667086453463900,	-0.727701382067424630,	-0.727735675862131840,	-0.727769967837500250,	-0.727804257993443390,	-0.727838546329875990,	
+-0.727872832846712110,	-0.727907117543866500,	-0.727941400421252770,	-0.727975681478785660,	-0.728009960716379250,	-0.728044238133948250,	-0.728078513731406310,	-0.728112787508668150,	
+-0.728147059465647950,	-0.728181329602260450,	-0.728215597918419280,	-0.728249864414039160,	-0.728284129089034390,	-0.728318391943319600,	-0.728352652976808510,	-0.728386912189415760,	
+-0.728421169581056070,	-0.728455425151643080,	-0.728489678901091620,	-0.728523930829315880,	-0.728558180936230810,	-0.728592429221749830,	-0.728626675685787760,	-0.728660920328259020,	
+-0.728695163149078340,	-0.728729404148159340,	-0.728763643325416990,	-0.728797880680765340,	-0.728832116214119360,	-0.728866349925392900,	-0.728900581814500460,	-0.728934811881356560,	
+-0.728969040125875930,	-0.729003266547972430,	-0.729037491147560780,	-0.729071713924555720,	-0.729105934878871100,	-0.729140154010421540,	-0.729174371319121660,	-0.729208586804886090,	
+-0.729242800467628790,	-0.729277012307264490,	-0.729311222323707710,	-0.729345430516873170,	-0.729379636886674730,	-0.729413841433027120,	-0.729448044155844970,	-0.729482245055043000,	
+-0.729516444130535180,	-0.729550641382236130,	-0.729584836810060590,	-0.729619030413923180,	-0.729653222193737960,	-0.729687412149419680,	-0.729721600280882840,	-0.729755786588042300,	
+-0.729789971070812000,	-0.729824153729106690,	-0.729858334562841440,	-0.729892513571929970,	-0.729926690756287240,	-0.729960866115827670,	-0.729995039650466420,	-0.730029211360117230,	
+-0.730063381244694940,	-0.730097549304114190,	-0.730131715538289930,	-0.730165879947136110,	-0.730200042530567470,	-0.730234203288498860,	-0.730268362220845010,	-0.730302519327519880,	
+-0.730336674608438540,	-0.730370828063515390,	-0.730404979692665600,	-0.730439129495803030,	-0.730473277472842520,	-0.730507423623699250,	-0.730541567948287060,	-0.730575710446521030,	
+-0.730609851118315670,	-0.730643989963585930,	-0.730678126982245990,	-0.730712262174210700,	-0.730746395539394800,	-0.730780527077713130,	-0.730814656789079970,	-0.730848784673409970,	
+-0.730882910730618170,	-0.730917034960619330,	-0.730951157363327610,	-0.730985277938658080,	-0.731019396686525270,	-0.731053513606844340,	-0.731087628699529260,	-0.731121741964495090,	
+-0.731155853401656900,	-0.731189963010928760,	-0.731224070792225730,	-0.731258176745462450,	-0.731292280870554200,	-0.731326383167414830,	-0.731360483635959510,	-0.731394582276102990,	
+-0.731428679087760330,	-0.731462774070845700,	-0.731496867225273960,	-0.731530958550960290,	-0.731565048047819410,	-0.731599135715765620,	-0.731633221554713890,	-0.731667305564579260,	
+-0.731701387745276600,	-0.731735468096720190,	-0.731769546618825100,	-0.731803623311506500,	-0.731837698174678470,	-0.731871771208256190,	-0.731905842412154510,	-0.731939911786288590,	
+-0.731973979330572510,	-0.732008045044921450,	-0.732042108929250370,	-0.732076170983474220,	-0.732110231207507400,	-0.732144289601264990,	-0.732178346164661820,	-0.732212400897613190,	
+-0.732246453800033170,	-0.732280504871837050,	-0.732314554112939660,	-0.732348601523256200,	-0.732382647102700850,	-0.732416690851188990,	-0.732450732768635370,	-0.732484772854955170,	
+-0.732518811110062900,	-0.732552847533873400,	-0.732586882126302190,	-0.732620914887263440,	-0.732654945816672450,	-0.732688974914444070,	-0.732723002180493470,	-0.732757027614735160,	
+-0.732791051217084210,	-0.732825072987455690,	-0.732859092925764790,	-0.732893111031925890,	-0.732927127305854190,	-0.732961141747464630,	-0.732995154356672510,	-0.733029165133392220,	
+-0.733063174077539070,	-0.733097181189027890,	-0.733131186467774200,	-0.733165189913692170,	-0.733199191526697100,	-0.733233191306704390,	-0.733267189253628440,	-0.733301185367384530,	
+-0.733335179647887640,	-0.733369172095053030,	-0.733403162708795240,	-0.733437151489029550,	-0.733471138435671020,	-0.733505123548634840,	-0.733539106827835630,	-0.733573088273188680,	
+-0.733607067884608940,	-0.733641045662011830,	-0.733675021605311840,	-0.733708995714424270,	-0.733742967989264310,	-0.733776938429747120,	-0.733810907035787330,	-0.733844873807300240,	
+-0.733878838744201230,	-0.733912801846404950,	-0.733946763113826560,	-0.733980722546381250,	-0.734014680143984520,	-0.734048635906550780,	-0.734082589833995440,	-0.734116541926233550,	
+-0.734150492183180740,	-0.734184440604751300,	-0.734218387190860740,	-0.734252331941424250,	-0.734286274856357220,	-0.734320215935574280,	-0.734354155178990720,	-0.734388092586521820,	
+-0.734422028158082880,	-0.734455961893588750,	-0.734489893792954600,	-0.734523823856095710,	-0.734557752082927620,	-0.734591678473364710,	-0.734625603027322830,	-0.734659525744717050,	
+-0.734693446625462210,	-0.734727365669473830,	-0.734761282876666980,	-0.734795198246957160,	-0.734829111780259110,	-0.734863023476488240,	-0.734896933335559940,	-0.734930841357389510,	
+-0.734964747541891560,	-0.734998651888981950,	-0.735032554398575620,	-0.735066455070588210,	-0.735100353904934330,	-0.735134250901529620,	-0.735168146060289240,	-0.735202039381128820,	
+-0.735235930863962990,	-0.735269820508707370,	-0.735303708315277470,	-0.735337594283587910,	-0.735371478413554550,	-0.735405360705092330,	-0.735439241158117100,	-0.735473119772543370,	
+-0.735506996548287000,	-0.735540871485263040,	-0.735574744583387230,	-0.735608615842574200,	-0.735642485262739680,	-0.735676352843798950,	-0.735710218585667650,	-0.735744082488260510,	
+-0.735777944551493150,	-0.735811804775280850,	-0.735845663159539360,	-0.735879519704183530,	-0.735913374409128850,	-0.735947227274290960,	-0.735981078299584810,	-0.736014927484925810,	
+-0.736048774830229680,	-0.736082620335411830,	-0.736116464000387110,	-0.736150305825071240,	-0.736184145809379630,	-0.736217983953227910,	-0.736251820256530910,	-0.736285654719204370,	
+-0.736319487341163810,	-0.736353318122324740,	-0.736387147062602110,	-0.736420974161911550,	-0.736454799420168560,	-0.736488622837289000,	-0.736522444413187480,	-0.736556264147779860,	
+-0.736590082040981860,	-0.736623898092708340,	-0.736657712302875130,	-0.736691524671397650,	-0.736725335198191610,	-0.736759143883171990,	-0.736792950726254390,	-0.736826755727354570,	
+-0.736860558886388020,	-0.736894360203269820,	-0.736928159677915810,	-0.736961957310241280,	-0.736995753100162190,	-0.737029547047593490,	-0.737063339152450810,	-0.737097129414649890,	
+-0.737130917834106340,	-0.737164704410735340,	-0.737198489144452410,	-0.737232272035173390,	-0.737266053082813900,	-0.737299832287289010,	-0.737333609648514580,	-0.737367385166406430,	
+-0.737401158840879420,	-0.737434930671849620,	-0.737468700659232420,	-0.737502468802943790,	-0.737536235102898670,	-0.737569999559013030,	-0.737603762171202380,	-0.737637522939382560,	
+-0.737671281863468640,	-0.737705038943376580,	-0.737738794179021880,	-0.737772547570320510,	-0.737806299117187430,	-0.737840048819538690,	-0.737873796677289700,	-0.737907542690356630,	
+-0.737941286858654340,	-0.737975029182098900,	-0.738008769660606130,	-0.738042508294091130,	-0.738076245082469830,	-0.738109980025658090,	-0.738143713123571520,	-0.738177444376125420,	
+-0.738211173783235750,	-0.738244901344818130,	-0.738278627060788510,	-0.738312350931062070,	-0.738346072955554660,	-0.738379793134182230,	-0.738413511466860520,	-0.738447227953504700,	
+-0.738480942594030850,	-0.738514655388354700,	-0.738548366336392090,	-0.738582075438058430,	-0.738615782693269440,	-0.738649488101941310,	-0.738683191663989210,	-0.738716893379329110,	
+-0.738750593247876840,	-0.738784291269548250,	-0.738817987444258750,	-0.738851681771924170,	-0.738885374252460480,	-0.738919064885783630,	-0.738952753671808790,	-0.738986440610452160,	
+-0.739020125701629340,	-0.739053808945256520,	-0.739087490341248880,	-0.739121169889522590,	-0.739154847589993280,	-0.739188523442577130,	-0.739222197447189420,	-0.739255869603746230,	
+-0.739289539912163400,	-0.739323208372356880,	-0.739356874984242190,	-0.739390539747735280,	-0.739424202662752330,	-0.739457863729208520,	-0.739491522947020030,	-0.739525180316102810,	
+-0.739558835836372830,	-0.739592489507745590,	-0.739626141330137040,	-0.739659791303463150,	-0.739693439427640210,	-0.739727085702583160,	-0.739760730128208530,	-0.739794372704432050,	
+-0.739828013431170000,	-0.739861652308337450,	-0.739895289335850910,	-0.739928924513626130,	-0.739962557841579270,	-0.739996189319625740,	-0.740029818947681830,	-0.740063446725663600,	
+-0.740097072653486450,	-0.740130696731066570,	-0.740164318958320020,	-0.740197939335162980,	-0.740231557861510740,	-0.740265174537279690,	-0.740298789362385580,	-0.740332402336744910,	
+-0.740366013460272860,	-0.740399622732885840,	-0.740433230154499690,	-0.740466835725030800,	-0.740500439444394480,	-0.740534041312507220,	-0.740567641329284650,	-0.740601239494643400,	
+-0.740634835808498760,	-0.740668430270766900,	-0.740702022881364440,	-0.740735613640206570,	-0.740769202547209570,	-0.740802789602289740,	-0.740836374805363020,	-0.740869958156345270,	
+-0.740903539655152430,	-0.740937119301700810,	-0.740970697095906790,	-0.741004273037685680,	-0.741037847126953860,	-0.741071419363627410,	-0.741104989747622730,	-0.741138558278855220,	
+-0.741172124957241380,	-0.741205689782697300,	-0.741239252755139240,	-0.741272813874482630,	-0.741306373140644070,	-0.741339930553539860,	-0.741373486113085620,	-0.741407039819197640,	
+-0.741440591671791990,	-0.741474141670785180,	-0.741507689816092720,	-0.741541236107631010,	-0.741574780545316230,	-0.741608323129064770,	-0.741641863858792270,	-0.741675402734415120,	
+-0.741708939755849390,	-0.741742474923011710,	-0.741776008235817350,	-0.741809539694183170,	-0.741843069298025130,	-0.741876597047259610,	-0.741910122941802360,	-0.741943646981569780,	
+-0.741977169166478050,	-0.742010689496443780,	-0.742044207971382490,	-0.742077724591210570,	-0.742111239355844780,	-0.742144752265200490,	-0.742178263319194340,	-0.742211772517742510,	
+-0.742245279860761610,	-0.742278785348167160,	-0.742312288979875780,	-0.742345790755803650,	-0.742379290675867280,	-0.742412788739982510,	-0.742446284948065750,	-0.742479779300033170,	
+-0.742513271795801620,	-0.742546762435286390,	-0.742580251218404430,	-0.742613738145071810,	-0.742647223215205040,	-0.742680706428719970,	-0.742714187785533220,	-0.742747667285561190,	
+-0.742781144928719610,	-0.742814620714925320,	-0.742848094644094510,	-0.742881566716143580,	-0.742915036930988590,	-0.742948505288545950,	-0.742981971788732040,	-0.743015436431463620,	
+-0.743048899216656180,	-0.743082360144226460,	-0.743115819214090980,	-0.743149276426166130,	-0.743182731780367870,	-0.743216185276612710,	-0.743249636914817160,	-0.743283086694897730,	
+-0.743316534616770390,	-0.743349980680351630,	-0.743383424885558310,	-0.743416867232306040,	-0.743450307720511570,	-0.743483746350091400,	-0.743517183120962160,	-0.743550618033039680,	
+-0.743584051086240590,	-0.743617482280481410,	-0.743650911615678870,	-0.743684339091748690,	-0.743717764708607730,	-0.743751188466172270,	-0.743784610364359170,	-0.743818030403084250,	
+-0.743851448582264260,	-0.743884864901815710,	-0.743918279361655220,	-0.743951691961698750,	-0.743985102701863020,	-0.744018511582064560,	-0.744051918602220090,	-0.744085323762245570,	
+-0.744118727062057730,	-0.744152128501573420,	-0.744185528080708480,	-0.744218925799379650,	-0.744252321657503440,	-0.744285715654996900,	-0.744319107791775680,	-0.744352498067756720,	
+-0.744385886482856530,	-0.744419273036991850,	-0.744452657730078740,	-0.744486040562033930,	-0.744519421532774170,	-0.744552800642215960,	-0.744586177890275590,	-0.744619553276869680,	
+-0.744652926801914970,	-0.744686298465328190,	-0.744719668267025400,	-0.744753036206923460,	-0.744786402284939200,	-0.744819766500988580,	-0.744853128854988670,	-0.744886489346855860,	
+-0.744919847976507010,	-0.744953204743858400,	-0.744986559648826760,	-0.745019912691328720,	-0.745053263871281120,	-0.745086613188600140,	-0.745119960643202630,	-0.745153306235005200,	
+-0.745186649963924810,	-0.745219991829877420,	-0.745253331832780200,	-0.745286669972549440,	-0.745320006249102550,	-0.745353340662355150,	-0.745386673212224520,	-0.745420003898627390,	
+-0.745453332721480070,	-0.745486659680699380,	-0.745519984776202070,	-0.745553308007904980,	-0.745586629375724400,	-0.745619948879577280,	-0.745653266519380240,	-0.745686582295050360,	
+-0.745719896206503700,	-0.745753208253657320,	-0.745786518436427960,	-0.745819826754732460,	-0.745853133208487230,	-0.745886437797609100,	-0.745919740522014930,	-0.745953041381621770,	
+-0.745986340376345590,	-0.746019637506103560,	-0.746052932770812750,	-0.746086226170389330,	-0.746119517704750380,	-0.746152807373812510,	-0.746186095177493120,	-0.746219381115708070,	
+-0.746252665188374520,	-0.746285947395409320,	-0.746319227736729650,	-0.746352506212251580,	-0.746385782821892270,	-0.746419057565568370,	-0.746452330443197250,	-0.746485601454695000,	
+-0.746518870599978680,	-0.746552137878965240,	-0.746585403291571750,	-0.746618666837714380,	-0.746651928517310440,	-0.746685188330276640,	-0.746718446276530170,	-0.746751702355987200,	
+-0.746784956568565140,	-0.746818208914180940,	-0.746851459392750770,	-0.746884708004192150,	-0.746917954748421600,	-0.746951199625356610,	-0.746984442634913260,	-0.747017683777008830,	
+-0.747050923051560070,	-0.747084160458484470,	-0.747117395997698000,	-0.747150629669118160,	-0.747183861472661690,	-0.747217091408245880,	-0.747250319475787130,	-0.747283545675202500,	
+-0.747316770006408950,	-0.747349992469323880,	-0.747383213063863460,	-0.747416431789944990,	-0.747449648647485860,	-0.747482863636402150,	-0.747516076756611470,	-0.747549288008030440,	
+-0.747582497390576470,	-0.747615704904166070,	-0.747648910548716410,	-0.747682114324144440,	-0.747715316230367470,	-0.747748516267301880,	-0.747781714434865070,	-0.747814910732973900,	
+-0.747848105161545870,	-0.747881297720497160,	-0.747914488409745280,	-0.747947677229207190,	-0.747980864178800160,	-0.748014049258440620,	-0.748047232468046050,	-0.748080413807533650,	
+-0.748113593276819920,	-0.748146770875822260,	-0.748179946604457520,	-0.748213120462643320,	-0.748246292450296060,	-0.748279462567333020,	-0.748312630813671390,	-0.748345797189228450,	
+-0.748378961693920600,	-0.748412124327665460,	-0.748445285090380000,	-0.748478443981981600,	-0.748511601002386780,	-0.748544756151513060,	-0.748577909429277380,	-0.748611060835597140,	
+-0.748644210370389080,	-0.748677358033570490,	-0.748710503825058440,	-0.748743647744770420,	-0.748776789792623080,	-0.748809929968533570,	-0.748843068272419750,	-0.748876204704197910,	
+-0.748909339263785560,	-0.748942471951099750,	-0.748975602766058120,	-0.749008731708577180,	-0.749041858778574430,	-0.749074983975967060,	-0.749108107300672450,	-0.749141228752607360,	
+-0.749174348331689170,	-0.749207466037835170,	-0.749240581870962650,	-0.749273695830988460,	-0.749306807917830110,	-0.749339918131404660,	-0.749373026471629730,	-0.749406132938421950,	
+-0.749439237531698720,	-0.749472340251377770,	-0.749505441097375710,	-0.749538540069610070,	-0.749571637167998130,	-0.749604732392457280,	-0.749637825742904270,	-0.749670917219256720,	
+-0.749704006821431900,	-0.749737094549347340,	-0.749770180402919870,	-0.749803264382066900,	-0.749836346486705720,	-0.749869426716753940,	-0.749902505072128300,	-0.749935581552746420,	
+-0.749968656158525590,	-0.750001728889383430,	-0.750034799745236680,	-0.750067868726002950,	-0.750100935831599760,	-0.750134001061943940,	-0.750167064416953130,	-0.750200125896544720,	
+-0.750233185500636220,	-0.750266243229144480,	-0.750299299081987110,	-0.750332353059081520,	-0.750365405160345330,	-0.750398455385695380,	-0.750431503735049300,	-0.750464550208324370,	
+-0.750497594805438430,	-0.750530637526308220,	-0.750563678370851360,	-0.750596717338985360,	-0.750629754430627740,	-0.750662789645695550,	-0.750695822984106420,	-0.750728854445777640,	
+-0.750761884030627050,	-0.750794911738571490,	-0.750827937569528590,	-0.750860961523416190,	-0.750893983600151140,	-0.750927003799651050,	-0.750960022121833440,	-0.750993038566616030,	
+-0.751026053133915910,	-0.751059065823650450,	-0.751092076635737520,	-0.751125085570094500,	-0.751158092626638570,	-0.751191097805287370,	-0.751224101105958500,	-0.751257102528569700,	
+-0.751290102073037810,	-0.751323099739280580,	-0.751356095527215610,	-0.751389089436760750,	-0.751422081467832960,	-0.751455071620349860,	-0.751488059894229400,	-0.751521046289388430,	
+-0.751554030805744900,	-0.751587013443216320,	-0.751619994201720430,	-0.751652973081174290,	-0.751685950081495750,	-0.751718925202602420,	-0.751751898444411930,	-0.751784869806841450,	
+-0.751817839289808720,	-0.751850806893231470,	-0.751883772617027550,	-0.751916736461113900,	-0.751949698425408260,	-0.751982658509828480,	-0.752015616714292400,	-0.752048573038716860,	
+-0.752081527483019930,	-0.752114480047119560,	-0.752147430730932600,	-0.752180379534377110,	-0.752213326457370600,	-0.752246271499831140,	-0.752279214661675690,	-0.752312155942822190,	
+-0.752345095343188270,	-0.752378032862692000,	-0.752410968501250330,	-0.752443902258781220,	-0.752476834135202280,	-0.752509764130431690,	-0.752542692244386300,	-0.752575618476984180,	
+-0.752608542828143050,	-0.752641465297780870,	-0.752674385885814700,	-0.752707304592162620,	-0.752740221416742460,	-0.752773136359471520,	-0.752806049420267740,	-0.752838960599048760,	
+-0.752871869895732740,	-0.752904777310236860,	-0.752937682842478970,	-0.752970586492376800,	-0.753003488259848420,	-0.753036388144811110,	-0.753069286147182830,	-0.753102182266881300,	
+-0.753135076503824720,	-0.753167968857930030,	-0.753200859329115510,	-0.753233747917298800,	-0.753266634622397960,	-0.753299519444330270,	-0.753332402383013800,	-0.753365283438366400,	
+-0.753398162610305900,	-0.753431039898749820,	-0.753463915303616230,	-0.753496788824822960,	-0.753529660462287530,	-0.753562530215928010,	-0.753595398085662000,	-0.753628264071407930,	
+-0.753661128173082840,	-0.753693990390604920,	-0.753726850723892010,	-0.753759709172862280,	-0.753792565737433030,	-0.753825420417522320,	-0.753858273213048100,	-0.753891124123928450,	
+-0.753923973150080750,	-0.753956820291423080,	-0.753989665547873390,	-0.754022508919349850,	-0.754055350405769650,	-0.754088190007051180,	-0.754121027723112400,	-0.754153863553870930,	
+-0.754186697499244610,	-0.754219529559151610,	-0.754252359733510120,	-0.754285188022237430,	-0.754318014425251810,	-0.754350838942471120,	-0.754383661573813540,	-0.754416482319196670,	
+-0.754449301178538480,	-0.754482118151757030,	-0.754514933238770610,	-0.754547746439496620,	-0.754580557753853240,	-0.754613367181758420,	-0.754646174723130560,	-0.754678980377886830,	
+-0.754711784145945750,	-0.754744586027225490,	-0.754777386021643460,	-0.754810184129117930,	-0.754842980349567090,	-0.754875774682908900,	-0.754908567129061070,	-0.754941357687941910,	
+-0.754974146359469240,	-0.755006933143561490,	-0.755039718040136140,	-0.755072501049111500,	-0.755105282170405620,	-0.755138061403936800,	-0.755170838749622540,	-0.755203614207381250,	
+-0.755236387777130870,	-0.755269159458789810,	-0.755301929252275570,	-0.755334697157506450,	-0.755367463174400620,	-0.755400227302876480,	-0.755432989542851430,	-0.755465749894243870,	
+-0.755498508356972300,	-0.755531264930954130,	-0.755564019616107860,	-0.755596772412351460,	-0.755629523319603540,	-0.755662272337781380,	-0.755695019466803620,	-0.755727764706588310,	
+-0.755760508057053750,	-0.755793249518117770,	-0.755825989089698670,	-0.755858726771714510,	-0.755891462564083900,	-0.755924196466724260,	-0.755956928479554200,	-0.755989658602491790,	
+-0.756022386835455640,	-0.756055113178363050,	-0.756087837631132850,	-0.756120560193683120,	-0.756153280865931920,	-0.756185999647797420,	-0.756218716539197920,	-0.756251431540051920,	
+-0.756284144650277050,	-0.756316855869791920,	-0.756349565198514600,	-0.756382272636363600,	-0.756414978183256650,	-0.756447681839112260,	-0.756480383603848620,	-0.756513083477384330,	
+-0.756545781459637130,	-0.756578477550525320,	-0.756611171749967500,	-0.756643864057881870,	-0.756676554474186360,	-0.756709242998799600,	-0.756741929631639780,	-0.756774614372625050,	
+-0.756807297221673610,	-0.756839978178704080,	-0.756872657243635060,	-0.756905334416383860,	-0.756938009696869420,	-0.756970683085009810,	-0.757003354580723540,	-0.757036024183928900,	
+-0.757068691894544290,	-0.757101357712487880,	-0.757134021637678070,	-0.757166683670033150,	-0.757199343809471510,	-0.757232002055911680,	-0.757264658409272260,	-0.757297312869470660,	
+-0.757329965436425830,	-0.757362616110056620,	-0.757395264890280310,	-0.757427911777015740,	-0.757460556770181540,	-0.757493199869695880,	-0.757525841075477160,	-0.757558480387443890,	
+-0.757591117805514470,	-0.757623753329607190,	-0.757656386959640660,	-0.757689018695532960,	-0.757721648537202810,	-0.757754276484569170,	-0.757786902537549210,	-0.757819526696062010,	
+-0.757852148960025950,	-0.757884769329360110,	-0.757917387803981770,	-0.757950004383809990,	-0.757982619068763190,	-0.758015231858759850,	-0.758047842753718390,	-0.758080451753557320,	
+-0.758113058858195130,	-0.758145664067550350,	-0.758178267381541370,	-0.758210868800086700,	-0.758243468323105410,	-0.758276065950515000,	-0.758308661682234320,	-0.758341255518181990,	
+-0.758373847458277180,	-0.758406437502437080,	-0.758439025650580970,	-0.758471611902627240,	-0.758504196258494520,	-0.758536778718101210,	-0.758569359281366040,	-0.758601937948207410,	
+-0.758634514718544040,	-0.758667089592294340,	-0.758699662569376930,	-0.758732233649710870,	-0.758764802833213680,	-0.758797370119804530,	-0.758829935509401920,	-0.758862499001925040,	
+-0.758895060597291280,	-0.758927620295420050,	-0.758960178096229620,	-0.758992733999638740,	-0.759025288005566120,	-0.759057840113930180,	-0.759090390324649640,	-0.759122938637643240,	
+-0.759155485052829370,	-0.759188029570126880,	-0.759220572189454270,	-0.759253112910730830,	-0.759285651733873970,	-0.759318188658803070,	-0.759350723685437210,	-0.759383256813694010,	
+-0.759415788043492630,	-0.759448317374751820,	-0.759480844807390200,	-0.759513370341326380,	-0.759545893976479310,	-0.759578415712767410,	-0.759610935550109390,	-0.759643453488424210,	
+-0.759675969527630280,	-0.759708483667646430,	-0.759740995908391950,	-0.759773506249784350,	-0.759806014691743140,	-0.759838521234186710,	-0.759871025877034700,	-0.759903528620204490,	
+-0.759936029463615490,	-0.759968528407186430,	-0.760001025450835920,	-0.760033520594483040,	-0.760066013838046170,	-0.760098505181444390,	-0.760130994624596320,	-0.760163482167420800,	
+-0.760195967809836450,	-0.760228451551762880,	-0.760260933393117620,	-0.760293413333819950,	-0.760325891373788700,	-0.760358367512943390,	-0.760390841751201530,	-0.760423314088482630,	
+-0.760455784524705410,	-0.760488253059788730,	-0.760520719693651430,	-0.760553184426212340,	-0.760585647257390310,	-0.760618108187104070,	-0.760650567215272580,	-0.760683024341814780,	
+-0.760715479566649870,	-0.760747932889695780,	-0.760780384310871800,	-0.760812833830096900,	-0.760845281447290470,	-0.760877727162370230,	-0.760910170975255710,	-0.760942612885865730,	
+-0.760975052894119260,	-0.761007490999935140,	-0.761039927203232210,	-0.761072361503929650,	-0.761104793901946080,	-0.761137224397200440,	-0.761169652989611810,	-0.761202079679099140,	
+-0.761234504465581720,	-0.761266927348977500,	-0.761299348329205980,	-0.761331767406186690,	-0.761364184579837340,	-0.761396599850077680,	-0.761429013216826320,	-0.761461424680002550,	
+-0.761493834239525210,	-0.761526241895313260,	-0.761558647647285650,	-0.761591051495361440,	-0.761623453439459700,	-0.761655853479499270,	-0.761688251615399210,	-0.761720647847079050,	
+-0.761753042174456720,	-0.761785434597451850,	-0.761817825115983280,	-0.761850213729970860,	-0.761882600439332200,	-0.761914985243987150,	-0.761947368143854550,	-0.761979749138853580,	
+-0.762012128228903180,	-0.762044505413922550,	-0.762076880693830620,	-0.762109254068546460,	-0.762141625537989140,	-0.762173995102077840,	-0.762206362760732060,	-0.762238728513869760,	
+-0.762271092361410770,	-0.762303454303273950,	-0.762335814339379140,	-0.762368172469644170,	-0.762400528693988780,	-0.762432883012332030,	-0.762465235424593100,	-0.762497585930691060,	
+-0.762529934530545180,	-0.762562281224074320,	-0.762594626011197760,	-0.762626968891834790,	-0.762659309865904240,	-0.762691648933326080,	-0.762723986094018150,	-0.762756321347900280,	
+-0.762788654694891650,	-0.762820986134911890,	-0.762853315667879170,	-0.762885643293713110,	-0.762917969012332890,	-0.762950292823657890,	-0.762982614727607090,	-0.763014934724099760,	
+-0.763047252813054970,	-0.763079568994392220,	-0.763111883268030480,	-0.763144195633889020,	-0.763176506091887140,	-0.763208814641944460,	-0.763241121283979250,	-0.763273426017911150,	
+-0.763305728843660100,	-0.763338029761144290,	-0.763370328770283210,	-0.763402625870996390,	-0.763434921063202990,	-0.763467214346822300,	-0.763499505721773610,	-0.763531795187976090,	
+-0.763564082745349150,	-0.763596368393811950,	-0.763628652133283900,	-0.763660933963684170,	-0.763693213884932610,	-0.763725491896947610,	-0.763757767999648670,	-0.763790042192955430,	
+-0.763822314476787720,	-0.763854584851063500,	-0.763886853315702940,	-0.763919119870625220,	-0.763951384515749620,	-0.763983647250995660,	-0.764015908076282610,	-0.764048166991529660,	
+-0.764080423996656320,	-0.764112679091581980,	-0.764144932276225930,	-0.764177183550508120,	-0.764209432914346840,	-0.764241680367661820,	-0.764273925910372800,	-0.764306169542399380,	
+-0.764338411263659980,	-0.764370651074074650,	-0.764402888973562570,	-0.764435124962043360,	-0.764467359039436300,	-0.764499591205660910,	-0.764531821460636470,	-0.764564049804282500,	
+-0.764596276236518380,	-0.764628500757263520,	-0.764660723366438090,	-0.764692944063960270,	-0.764725162849750010,	-0.764757379723726820,	-0.764789594685810870,	-0.764821807735920340,	
+-0.764854018873975190,	-0.764886228099895150,	-0.764918435413599380,	-0.764950640815007630,	-0.764982844304039290,	-0.765015045880613750,	-0.765047245544650640,	-0.765079443296069470,	
+-0.765111639134789630,	-0.765143833060730640,	-0.765176025073812770,	-0.765208215173954210,	-0.765240403361075020,	-0.765272589635095480,	-0.765304773995933880,	-0.765336956443510410,	
+-0.765369136977744450,	-0.765401315598555730,	-0.765433492305863660,	-0.765465667099587850,	-0.765497839979647930,	-0.765530010945963400,	-0.765562179998453880,	-0.765594347137038780,	
+-0.765626512361637920,	-0.765658675672171380,	-0.765690837068557450,	-0.765722996550716520,	-0.765755154118568090,	-0.765787309772032350,	-0.765819463511027700,	-0.765851615335474520,	
+-0.765883765245292230,	-0.765915913240400540,	-0.765948059320718970,	-0.765980203486167350,	-0.766012345736665210,	-0.766044486072132160,	-0.766076624492487920,	-0.766108760997652240,	
+-0.766140895587545060,	-0.766173028262085110,	-0.766205159021192680,	-0.766237287864787180,	-0.766269414792789210,	-0.766301539805117060,	-0.766333662901691030,	-0.766365784082430830,	
+-0.766397903347256330,	-0.766430020696086900,	-0.766462136128842510,	-0.766494249645442660,	-0.766526361245807310,	-0.766558470929856070,	-0.766590578697508570,	-0.766622684548685210,	
+-0.766654788483304590,	-0.766686890501287020,	-0.766718990602552110,	-0.766751088787020470,	-0.766783185054610410,	-0.766815279405242410,	-0.766847371838836220,	-0.766879462355311680,	
+-0.766911550954588410,	-0.766943637636586240,	-0.766975722401225020,	-0.767007805248424490,	-0.767039886178104370,	-0.767071965190184610,	-0.767104042284584950,	-0.767136117461225790,	
+-0.767168190720025620,	-0.767200262060905080,	-0.767232331483784450,	-0.767264398988582450,	-0.767296464575219380,	-0.767328528243615190,	-0.767360589993689720,	-0.767392649825362700,	
+-0.767424707738554090,	-0.767456763733183720,	-0.767488817809171330,	-0.767520869966437090,	-0.767552920204900510,	-0.767584968524481660,	-0.767617014925101040,	-0.767649059406677270,	
+-0.767681101969130860,	-0.767713142612381660,	-0.767745181336350170,	-0.767777218140955230,	-0.767809253026117130,	-0.767841285991756050,	-0.767873317037791710,	-0.767905346164143960,	
+-0.767937373370732980,	-0.767969398657478490,	-0.768001422024300550,	-0.768033443471119020,	-0.768065462997853940,	-0.768097480604425730,	-0.768129496290753220,	-0.768161510056757040,	
+-0.768193521902357010,	-0.768225531827473770,	-0.768257539832026160,	-0.768289545915934680,	-0.768321550079119290,	-0.768353552321500040,	-0.768385552642997020,	-0.768417551043530040,	
+-0.768449547523019080,	-0.768481542081384420,	-0.768513534718545890,	-0.768545525434423450,	-0.768577514228937720,	-0.768609501102007760,	-0.768641486053553980,	-0.768673469083496430,	
+-0.768705450191755850,	-0.768737429378251180,	-0.768769406642902720,	-0.768801381985630860,	-0.768833355406355560,	-0.768865326904996870,	-0.768897296481474870,	-0.768929264135709610,	
+-0.768961229867621170,	-0.768993193677129590,	-0.769025155564155070,	-0.769057115528617770,	-0.769089073570438100,	-0.769121029689535330,	-0.769152983885829870,	-0.769184936159242550,	
+-0.769216886509692330,	-0.769248834937099950,	-0.769280781441385340,	-0.769312726022468920,	-0.769344668680270630,	-0.769376609414710640,	-0.769408548225709140,	-0.769440485113186300,	
+-0.769472420077062290,	-0.769504353117257180,	-0.769536284233691140,	-0.769568213426285010,	-0.769600140694957750,	-0.769632066039630190,	-0.769663989460222410,	-0.769695910956655240,	
+-0.769727830528847750,	-0.769759748176720660,	-0.769791663900194160,	-0.769823577699188520,	-0.769855489573623930,	-0.769887399523420670,	-0.769919307548498910,	-0.769951213648778830,	
+-0.769983117824180830,	-0.770015020074624860,	-0.770046920400032090,	-0.770078818800321250,	-0.770110715275413530,	-0.770142609825228970,	-0.770174502449688440,	-0.770206393148711090,	
+-0.770238281922217770,	-0.770270168770128770,	-0.770302053692364260,	-0.770333936688844760,	-0.770365817759490310,	-0.770397696904221330,	-0.770429574122958090,	-0.770461449415621000,	
+-0.770493322782130230,	-0.770525194222406730,	-0.770557063736369560,	-0.770588931323939910,	-0.770620796985037830,	-0.770652660719584380,	-0.770684522527498640,	-0.770716382408701660,	
+-0.770748240363113730,	-0.770780096390655150,	-0.770811950491246400,	-0.770843802664807680,	-0.770875652911259480,	-0.770907501230522210,	-0.770939347622516150,	-0.770971192087161690,	
+-0.771003034624379910,	-0.771034875234089870,	-0.771066713916212730,	-0.771098550670668680,	-0.771130385497379000,	-0.771162218396262640,	-0.771194049367240790,	-0.771225878410233820,	
+-0.771257705525162150,	-0.771289530711946170,	-0.771321353970506380,	-0.771353175300763310,	-0.771384994702637220,	-0.771416812176048630,	-0.771448627720918050,	-0.771480441337165870,	
+-0.771512253024713160,	-0.771544062783479310,	-0.771575870613385170,	-0.771607676514351470,	-0.771639480486299160,	-0.771671282529147520,	-0.771703082642817620,	-0.771734880827230070,	
+-0.771766677082305290,	-0.771798471407963870,	-0.771830263804126340,	-0.771862054270713080,	-0.771893842807644610,	-0.771925629414841550,	-0.771957414092224510,	-0.771989196839714450,	
+-0.772020977657230880,	-0.772052756544694740,	-0.772084533502026770,	-0.772116308529148140,	-0.772148081625978030,	-0.772179852792437840,	-0.772211622028447950,	-0.772243389333929000,	
+-0.772275154708801590,	-0.772306918152986240,	-0.772338679666403680,	-0.772370439248974420,	-0.772402196900618950,	-0.772433952621258140,	-0.772465706410812910,	-0.772497458269202800,	
+-0.772529208196349180,	-0.772560956192172470,	-0.772592702256593930,	-0.772624446389533090,	-0.772656188590911120,	-0.772687928860648740,	-0.772719667198666470,	-0.772751403604885030,	
+-0.772783138079225160,	-0.772814870621607360,	-0.772846601231952370,	-0.772878329910180910,	-0.772910056656213710,	-0.772941781469971830,	-0.772973504351374910,	-0.773005225300344320,	
+-0.773036944316800590,	-0.773068661400665100,	-0.773100376551857480,	-0.773132089770298790,	-0.773163801055909870,	-0.773195510408611560,	-0.773227217828324380,	-0.773258923314969150,	
+-0.773290626868466720,	-0.773322328488737610,	-0.773354028175702760,	-0.773385725929282790,	-0.773417421749398540,	-0.773449115635971300,	-0.773480807588920680,	-0.773512497608167980,	
+-0.773544185693634150,	-0.773575871845240350,	-0.773607556062906320,	-0.773639238346553460,	-0.773670918696102380,	-0.773702597111474160,	-0.773734273592589280,	-0.773765948139368830,	
+-0.773797620751733420,	-0.773829291429604100,	-0.773860960172901400,	-0.773892626981546370,	-0.773924291855460410,	-0.773955954794563030,	-0.773987615798775840,	-0.774019274868019580,	
+-0.774050932002215750,	-0.774082587201283980,	-0.774114240465145760,	-0.774145891793721840,	-0.774177541186933380,	-0.774209188644700900,	-0.774240834166945560,	-0.774272477753587980,	
+-0.774304119404549350,	-0.774335759119750390,	-0.774367396899112050,	-0.774399032742555730,	-0.774430666650001380,	-0.774462298621370170,	-0.774493928656583400,	-0.774525556755562230,	
+-0.774557182918226730,	-0.774588807144498180,	-0.774620429434297650,	-0.774652049787545980,	-0.774683668204164340,	-0.774715284684073360,	-0.774746899227194310,	-0.774778511833447920,	
+-0.774810122502755270,	-0.774841731235037300,	-0.774873338030215630,	-0.774904942888209990,	-0.774936545808942000,	-0.774968146792332720,	-0.774999745838303560,	-0.775031342946774450,	
+-0.775062938117667020,	-0.775094531350902340,	-0.775126122646401130,	-0.775157712004084790,	-0.775189299423874050,	-0.775220884905690190,	-0.775252468449453950,	-0.775284050055086720,	
+-0.775315629722509230,	-0.775347207451642760,	-0.775378783242408720,	-0.775410357094727280,	-0.775441929008519830,	-0.775473498983708210,	-0.775505067020212270,	-0.775536633117953620,	
+-0.775568197276853440,	-0.775599759496832800,	-0.775631319777812630,	-0.775662878119714240,	-0.775694434522458680,	-0.775725988985967010,	-0.775757541510160410,	-0.775789092094959830,	
+-0.775820640740286670,	-0.775852187446062440,	-0.775883732212207080,	-0.775915275038642440,	-0.775946815925289690,	-0.775978354872070340,	-0.776009891878904570,	-0.776041426945714100,	
+-0.776072960072420100,	-0.776104491258943650,	-0.776136020505206030,	-0.776167547811128290,	-0.776199073176631730,	-0.776230596601637400,	-0.776262118086066710,	-0.776293637629840600,	
+-0.776325155232881040,	-0.776356670895107960,	-0.776388184616443320,	-0.776419696396808080,	-0.776451206236124290,	-0.776482714134311800,	-0.776514220091292560,	-0.776545724106987860,	
+-0.776577226181318750,	-0.776608726314206630,	-0.776640224505572680,	-0.776671720755338190,	-0.776703215063424320,	-0.776734707429752480,	-0.776766197854243830,	-0.776797686336820340,	
+-0.776829172877401940,	-0.776860657475910710,	-0.776892140132267820,	-0.776923620846395100,	-0.776955099618212850,	-0.776986576447642690,	-0.777018051334606220,	-0.777049524279024630,	
+-0.777080995280819200,	-0.777112464339911210,	-0.777143931456222180,	-0.777175396629673280,	-0.777206859860185890,	-0.777238321147681320,	-0.777269780492080950,	-0.777301237893306740,	
+-0.777332693351278750,	-0.777364146865919150,	-0.777395598437149670,	-0.777427048064890710,	-0.777458495749064120,	-0.777489941489591270,	-0.777521385286393580,	-0.777552827139392330,	
+-0.777584267048509140,	-0.777615705013665280,	-0.777647141034782050,	-0.777678575111781070,	-0.777710007244583610,	-0.777741437433111080,	-0.777772865677285650,	-0.777804291977027380,	
+-0.777835716332258450,	-0.777867138742900140,	-0.777898559208874630,	-0.777929977730102200,	-0.777961394306504680,	-0.777992808938003820,	-0.778024221624520780,	-0.778055632365977300,	
+-0.778087041162294770,	-0.778118448013394580,	-0.778149852919198250,	-0.778181255879627280,	-0.778212656894603280,	-0.778244055964048110,	-0.778275453087882260,	-0.778306848266027700,	
+-0.778338241498406140,	-0.778369632784939420,	-0.778401022125548180,	-0.778432409520154360,	-0.778463794968679460,	-0.778495178471045100,	-0.778526560027172800,	-0.778557939636984050,	
+-0.778589317300400600,	-0.778620693017343710,	-0.778652066787735130,	-0.778683438611496360,	-0.778714808488549570,	-0.778746176418815270,	-0.778777542402215420,	-0.778808906438671840,	
+-0.778840268528106390,	-0.778871628670439800,	-0.778902986865594120,	-0.778934343113490970,	-0.778965697414052080,	-0.778997049767198860,	-0.779028400172852910,	-0.779059748630936080,	
+-0.779091095141369870,	-0.779122439704075910,	-0.779153782318975810,	-0.779185122985991300,	-0.779216461705044550,	-0.779247798476056070,	-0.779279133298948050,	-0.779310466173642860,	
+-0.779341797100060910,	-0.779373126078124370,	-0.779404453107755080,	-0.779435778188874770,	-0.779467101321404840,	-0.779498422505267240,	-0.779529741740383590,	-0.779561059026675610,	
+-0.779592374364064920,	-0.779623687752473260,	-0.779654999191822460,	-0.779686308682034700,	-0.779717616223030600,	-0.779748921814732430,	-0.779780225457062050,	-0.779811527149941620,	
+-0.779842826893291760,	-0.779874124687034880,	-0.779905420531092690,	-0.779936714425386920,	-0.779968006369839430,	-0.779999296364371930,	-0.780030584408906050,	-0.780061870503363840,	
+-0.780093154647666930,	-0.780124436841737160,	-0.780155717085496800,	-0.780186995378866600,	-0.780218271721768940,	-0.780249546114125560,	-0.780280818555858850,	-0.780312089046889530,	
+-0.780343357587140130,	-0.780374624176532250,	-0.780405888814987740,	-0.780437151502428650,	-0.780468412238776500,	-0.780499671023953460,	-0.780530927857881250,	-0.780562182740481610,	
+-0.780593435671676610,	-0.780624686651388510,	-0.780655935679538170,	-0.780687182756048090,	-0.780718427880839890,	-0.780749671053836300,	-0.780780912274957830,	-0.780812151544127200,	
+-0.780843388861266250,	-0.780874624226296720,	-0.780905857639140550,	-0.780937089099719930,	-0.780968318607956460,	-0.780999546163772210,	-0.781030771767089130,	-0.781061995417829170,	
+-0.781093217115914060,	-0.781124436861266650,	-0.781155654653807430,	-0.781186870493459140,	-0.781218084380144280,	-0.781249296313783590,	-0.781280506294299680,	-0.781311714321614500,	
+-0.781342920395650120,	-0.781374124516328370,	-0.781405326683571210,	-0.781436526897300810,	-0.781467725157439120,	-0.781498921463908090,	-0.781530115816629790,	-0.781561308215526160,	
+-0.781592498660519830,	-0.781623687151531740,	-0.781654873688484410,	-0.781686058271299890,	-0.781717240899900800,	-0.781748421574207990,	-0.781779600294144170,	-0.781810777059631310,	
+-0.781841951870591580,	-0.781873124726946920,	-0.781904295628619410,	-0.781935464575531200,	-0.781966631567604380,	-0.781997796604760990,	-0.782028959686922990,	-0.782060120814013220,	
+-0.782091279985952630,	-0.782122437202663830,	-0.782153592464068900,	-0.782184745770090560,	-0.782215897120649760,	-0.782247046515669230,	-0.782278193955071140,	-0.782309339438777560,	
+-0.782340482966710550,	-0.782371624538792390,	-0.782402764154945140,	-0.782433901815090980,	-0.782465037519152080,	-0.782496171267050620,	-0.782527303058709320,	-0.782558432894049140,	
+-0.782589560772992910,	-0.782620686695462700,	-0.782651810661381450,	-0.782682932670670020,	-0.782714052723251230,	-0.782745170819047380,	-0.782776286957980630,	-0.782807401139973160,	
+-0.782838513364947140,	-0.782869623632824860,	-0.782900731943528490,	-0.782931838296980320,	-0.782962942693102630,	-0.782994045131817470,	-0.783025145613047700,	-0.783056244136714600,	
+-0.783087340702741000,	-0.783118435311049410,	-0.783149527961561230,	-0.783180618654199300,	-0.783211707388885790,	-0.783242794165542990,	-0.783273878984093170,	-0.783304961844458750,	
+-0.783336042746561880,	-0.783367121690324960,	-0.783398198675670180,	-0.783429273702519910,	-0.783460346770796350,	-0.783491417880422650,	-0.783522487031319770,	-0.783553554223410660,	
+-0.783584619456617730,	-0.783615682730863680,	-0.783646744046070040,	-0.783677803402159420,	-0.783708860799054330,	-0.783739916236677050,	-0.783770969714949970,	-0.783802021233795500,	
+-0.783833070793136020,	-0.783864118392893830,	-0.783895164032991310,	-0.783926207713350980,	-0.783957249433895550,	-0.783988289194546550,	-0.784019326995226810,	-0.784050362835858720,	
+-0.784081396716365230,	-0.784112428636667750,	-0.784143458596689210,	-0.784174486596352030,	-0.784205512635578690,	-0.784236536714291500,	-0.784267558832412950,	-0.784298578989865440,	
+-0.784329597186571580,	-0.784360613422453780,	-0.784391627697434310,	-0.784422640011436470,	-0.784453650364381310,	-0.784484658756192220,	-0.784515665186791280,	-0.784546669656101870,	
+-0.784577672164045170,	-0.784608672710544350,	-0.784639671295521810,	-0.784670667918900060,	-0.784701662580601700,	-0.784732655280549140,	-0.784763646018665000,	-0.784794634794871660,	
+-0.784825621609091750,	-0.784856606461247890,	-0.784887589351262350,	-0.784918570279058540,	-0.784949549244557620,	-0.784980526247682890,	-0.785011501288357390,	-0.785042474366502650,	
+-0.785073445482041720,	-0.785104414634897110,	-0.785135381824991430,	-0.785166347052247420,	-0.785197310316587460,	-0.785228271617934180,	-0.785259230956210310,	-0.785290188331338350,	
+-0.785321143743240910,	-0.785352097191840630,	-0.785383048677060550,	-0.785413998198822410,	-0.785444945757049260,	-0.785475891351663740,	-0.785506834982589000,	-0.785537776649746670,	
+-0.785568716353059910,	-0.785599654092451250,	-0.785630589867843620,	-0.785661523679159420,	-0.785692455526321390,	-0.785723385409252240,	-0.785754313327874710,	-0.785785239282111300,	
+-0.785816163271884860,	-0.785847085297118440,	-0.785878005357733890,	-0.785908923453654260,	-0.785939839584802400,	-0.785970753751101370,	-0.786001665952473010,	-0.786032576188840370,	
+-0.786063484460126420,	-0.786094390766253650,	-0.786125295107145020,	-0.786156197482723030,	-0.786187097892910640,	-0.786217996337630450,	-0.786248892816805320,	-0.786279787330357970,	
+-0.786310679878211570,	-0.786341570460288080,	-0.786372459076510540,	-0.786403345726801930,	-0.786434230411085510,	-0.786465113129282910,	-0.786495993881317630,	-0.786526872667112300,	
+-0.786557749486589740,	-0.786588624339672800,	-0.786619497226284330,	-0.786650368146347150,	-0.786681237099784100,	-0.786712104086517930,	-0.786742969106471460,	-0.786773832159567530,	
+-0.786804693245729550,	-0.786835552364879340,	-0.786866409516940310,	-0.786897264701835740,	-0.786928117919487470,	-0.786958969169818890,	-0.786989818452752950,	-0.787020665768212390,	
+-0.787051511116120260,	-0.787082354496399290,	-0.787113195908972330,	-0.787144035353762540,	-0.787174872830692650,	-0.787205708339685510,	-0.787236541880664050,	-0.787267373453551910,	
+-0.787298203058270700,	-0.787329030694744030,	-0.787359856362894740,	-0.787390680062646450,	-0.787421501793920900,	-0.787452321556641470,	-0.787483139350731330,	-0.787513955176113330,	
+-0.787544769032710420,	-0.787575580920445660,	-0.787606390839241890,	-0.787637198789022160,	-0.787668004769709440,	-0.787698808781226670,	-0.787729610823497460,	-0.787760410896443660,	
+-0.787791208999988780,	-0.787822005134055980,	-0.787852799298568660,	-0.787883591493448780,	-0.787914381718619940,	-0.787945169974005210,	-0.787975956259527430,	-0.788006740575109890,	
+-0.788037522920675420,	-0.788068303296147190,	-0.788099081701448160,	-0.788129858136501380,	-0.788160632601230040,	-0.788191405095557630,	-0.788222175619406110,	-0.788252944172699310,	
+-0.788283710755359970,	-0.788314475367312030,	-0.788345238008477330,	-0.788375998678779500,	-0.788406757378141700,	-0.788437514106486990,	-0.788468268863738440,	-0.788499021649819330,	
+-0.788529772464652610,	-0.788560521308161460,	-0.788591268180268920,	-0.788622013080898300,	-0.788652756009972760,	-0.788683496967415690,	-0.788714235953149380,	-0.788744972967097560,	
+-0.788775708009183730,	-0.788806441079330180,	-0.788837172177460520,	-0.788867901303497930,	-0.788898628457365580,	-0.788929353638986640,	-0.788960076848284290,	-0.788990798085181800,	
+-0.789021517349602240,	-0.789052234641469010,	-0.789082949960705050,	-0.789113663307233870,	-0.789144374680978980,	-0.789175084081862650,	-0.789205791509808520,	-0.789236496964740080,	
+-0.789267200446580830,	-0.789297901955253070,	-0.789328601490680510,	-0.789359299052786460,	-0.789389994641494170,	-0.789420688256726840,	-0.789451379898407860,	-0.789482069566460390,	
+-0.789512757260807830,	-0.789543442981373360,	-0.789574126728080250,	-0.789604808500852350,	-0.789635488299611830,	-0.789666166124282640,	-0.789696841974788070,	-0.789727515851051940,	
+-0.789758187752996440,	-0.789788857680545520,	-0.789819525633622450,	-0.789850191612150530,	-0.789880855616053150,	-0.789911517645253580,	-0.789942177699675230,	-0.789972835779241490,	
+-0.790003491883875640,	-0.790034146013501080,	-0.790064798168041650,	-0.790095448347419740,	-0.790126096551559190,	-0.790156742780383390,	-0.790187387033816190,	-0.790218029311780090,	
+-0.790248669614198930,	-0.790279307940995990,	-0.790309944292094890,	-0.790340578667418910,	-0.790371211066891450,	-0.790401841490436020,	-0.790432469937975890,	-0.790463096409434680,	
+-0.790493720904735690,	-0.790524343423802960,	-0.790554963966558780,	-0.790585582532927210,	-0.790616199122831650,	-0.790646813736196160,	-0.790677426372943140,	-0.790708037032996520,	
+-0.790738645716279830,	-0.790769252422716450,	-0.790799857152230000,	-0.790830459904743990,	-0.790861060680181690,	-0.790891659478466850,	-0.790922256299522730,	-0.790952851143273070,	
+-0.790983444009641270,	-0.791014034898551380,	-0.791044623809925910,	-0.791075210743688810,	-0.791105795699763690,	-0.791136378678074630,	-0.791166959678544110,	-0.791197538701096210,	
+-0.791228115745654440,	-0.791258690812142400,	-0.791289263900483600,	-0.791319835010601660,	-0.791350404142420080,	-0.791380971295862600,	-0.791411536470852610,	-0.791442099667313710,	
+-0.791472660885170210,	-0.791503220124344490,	-0.791533777384760720,	-0.791564332666342520,	-0.791594885969014060,	-0.791625437292697740,	-0.791655986637317950,	-0.791686534002798090,	
+-0.791717079389062000,	-0.791747622796033170,	-0.791778164223635230,	-0.791808703671791900,	-0.791839241140426810,	-0.791869776629463670,	-0.791900310138826000,	-0.791930841668438190,	
+-0.791961371218222740,	-0.791991898788103830,	-0.792022424378005190,	-0.792052947987850970,	-0.792083469617563820,	-0.792113989267068110,	-0.792144506936287350,	-0.792175022625145390,	
+-0.792205536333565720,	-0.792236048061472300,	-0.792266557808788850,	-0.792297065575438890,	-0.792327571361346350,	-0.792358075166434750,	-0.792388576990628700,	-0.792419076833850490,	
+-0.792449574696024620,	-0.792480070577074920,	-0.792510564476925470,	-0.792541056395499100,	-0.792571546332720090,	-0.792602034288512280,	-0.792632520262799290,	-0.792663004255505070,	
+-0.792693486266553340,	-0.792723966295867830,	-0.792754444343372390,	-0.792784920408990960,	-0.792815394492647150,	-0.792845866594264810,	-0.792876336713768450,	-0.792906804851080670,	
+-0.792937271006125880,	-0.792967735178827900,	-0.792998197369111040,	-0.793028657576898220,	-0.793059115802113860,	-0.793089572044681560,	-0.793120026304525380,	-0.793150478581569170,	
+-0.793180928875736660,	-0.793211377186952000,	-0.793241823515138720,	-0.793272267860220980,	-0.793302710222122510,	-0.793333150600767920,	-0.793363588996079840,	-0.793394025407982760,	
+-0.793424459836400640,	-0.793454892281257870,	-0.793485322742477410,	-0.793515751219983630,	-0.793546177713700400,	-0.793576602223551860,	-0.793607024749461650,	-0.793637445291353940,	
+-0.793667863849152670,	-0.793698280422781680,	-0.793728695012165030,	-0.793759107617226680,	-0.793789518237891010,	-0.793819926874081090,	-0.793850333525721320,	-0.793880738192735750,	
+-0.793911140875048770,	-0.793941541572583450,	-0.793971940285264300,	-0.794002337013015260,	-0.794032731755760390,	-0.794063124513423760,	-0.794093515285929200,	-0.794123904073200990,	
+-0.794154290875162870,	-0.794184675691739120,	-0.794215058522853680,	-0.794245439368431170,	-0.794275818228394440,	-0.794306195102668200,	-0.794336569991176410,	-0.794366942893843800,	
+-0.794397313810593310,	-0.794427682741349450,	-0.794458049686036500,	-0.794488414644578310,	-0.794518777616899150,	-0.794549138602923090,	-0.794579497602574070,	-0.794609854615776490,	
+-0.794640209642454080,	-0.794670562682531220,	-0.794700913735931990,	-0.794731262802581000,	-0.794761609882401190,	-0.794791954975317520,	-0.794822298081254490,	-0.794852639200135050,	
+-0.794882978331884040,	-0.794913315476425630,	-0.794943650633684000,	-0.794973983803583200,	-0.795004314986047400,	-0.795034644181000780,	-0.795064971388367630,	-0.795095296608072100,	
+-0.795125619840038270,	-0.795155941084190300,	-0.795186260340453140,	-0.795216577608749750,	-0.795246892889004850,	-0.795277206181142840,	-0.795307517485088210,	-0.795337826800764370,	
+-0.795368134128095930,	-0.795398439467007170,	-0.795428742817422260,	-0.795459044179265500,	-0.795489343552461150,	-0.795519640936933390,	-0.795549936332606620,	-0.795580229739405010,	
+-0.795610521157252730,	-0.795640810586074720,	-0.795671098025794280,	-0.795701383476335900,	-0.795731666937624200,	-0.795761948409583810,	-0.795792227892137990,	-0.795822505385211710,	
+-0.795852780888729020,	-0.795883054402614420,	-0.795913325926792200,	-0.795943595461186650,	-0.795973863005722150,	-0.796004128560322990,	-0.796034392124913560,	-0.796064653699418030,	
+-0.796094913283761470,	-0.796125170877867160,	-0.796155426481659820,	-0.796185680095063850,	-0.796215931718004310,	-0.796246181350404480,	-0.796276428992189090,	-0.796306674643282640,	
+-0.796336918303609530,	-0.796367159973094150,	-0.796397399651660790,	-0.796427637339233940,	-0.796457873035738120,	-0.796488106741097490,	-0.796518338455236560,	-0.796548568178079950,	
+-0.796578795909552270,	-0.796609021649577250,	-0.796639245398079510,	-0.796669467154984320,	-0.796699686920214870,	-0.796729904693696200,	-0.796760120475352830,	-0.796790334265109030,	
+-0.796820546062889430,	-0.796850755868618530,	-0.796880963682220720,	-0.796911169503620510,	-0.796941373332742400,	-0.796971575169510780,	-0.797001775013850280,	-0.797031972865685830,	
+-0.797062168724940960,	-0.797092362591540700,	-0.797122554465409470,	-0.797152744346472430,	-0.797182932234652970,	-0.797213118129876160,	-0.797243302032066610,	-0.797273483941148720,	
+-0.797303663857047210,	-0.797333841779686470,	-0.797364017708991120,	-0.797394191644885790,	-0.797424363587294960,	-0.797454533536143260,	-0.797484701491355640,	-0.797514867452855820,	
+-0.797545031420568870,	-0.797575193394419290,	-0.797605353374332250,	-0.797635511360231360,	-0.797665667352041590,	-0.797695821349687750,	-0.797725973353094250,	-0.797756123362185930,	
+-0.797786271376887180,	-0.797816417397122830,	-0.797846561422817510,	-0.797876703453895610,	-0.797906843490282070,	-0.797936981531901960,	-0.797967117578678890,	-0.797997251630537920,	
+-0.798027383687403890,	-0.798057513749201860,	-0.798087641815855560,	-0.798117767887290160,	-0.798147891963430390,	-0.798178014044200860,	-0.798208134129526290,	-0.798238252219331420,	
+-0.798268368313540870,	-0.798298482412079350,	-0.798328594514871700,	-0.798358704621842550,	-0.798388812732916620,	-0.798418918848019190,	-0.798449022967073980,	-0.798479125090006180,	
+-0.798509225216741060,	-0.798539323347202350,	-0.798569419481315430,	-0.798599513619004830,	-0.798629605760195590,	-0.798659695904812230,	-0.798689784052779680,	-0.798719870204022690,	
+-0.798749954358465960,	-0.798780036516034350,	-0.798810116676652690,	-0.798840194840245710,	-0.798870271006738800,	-0.798900345176055680,	-0.798930417348121650,	-0.798960487522861530,	
+-0.798990555700200830,	-0.799020621880063290,	-0.799050686062374060,	-0.799080748247058100,	-0.799110808434040370,	-0.799140866623245460,	-0.799170922814598560,	-0.799200977008024280,	
+-0.799231029203447570,	-0.799261079400793270,	-0.799291127599986220,	-0.799321173800952020,	-0.799351218003614190,	-0.799381260207898460,	-0.799411300413729430,	-0.799441338621032840,	
+-0.799471374829732300,	-0.799501409039753310,	-0.799531441251020820,	-0.799561471463459680,	-0.799591499676994940,	-0.799621525891551440,	-0.799651550107054020,	-0.799681572323427850,	
+-0.799711592540597760,	-0.799741610758488600,	-0.799771626977025970,	-0.799801641196133730,	-0.799831653415737480,	-0.799861663635761940,	-0.799891671856132860,	-0.799921678076774060,	
+-0.799951682297611040,	-0.799981684518568880,	-0.800011684739572520,	-0.800041682960546900,	-0.800071679181417080,	-0.800101673402108030,	-0.800131665622544790,	-0.800161655842652530,	
+-0.800191644062355990,	-0.800221630281580330,	-0.800251614500251170,	-0.800281596718292470,	-0.800311576935629710,	-0.800341555152188630,	-0.800371531367893070,	-0.800401505582668650,	
+-0.800431477796440530,	-0.800461448009133660,	-0.800491416220673210,	-0.800521382430984250,	-0.800551346639991830,	-0.800581308847621020,	-0.800611269053796870,	-0.800641227258444670,	
+-0.800671183461489360,	-0.800701137662856550,	-0.800731089862470440,	-0.800761040060256610,	-0.800790988256140150,	-0.800820934450046760,	-0.800850878641900520,	-0.800880820831627040,	
+-0.800910761019151480,	-0.800940699204399140,	-0.800970635387294960,	-0.801000569567764220,	-0.801030501745731980,	-0.801060431921123640,	-0.801090360093864140,	-0.801120286263878660,	
+-0.801150210431093130,	-0.801180132595431530,	-0.801210052756819560,	-0.801239970915182400,	-0.801269887070445890,	-0.801299801222534190,	-0.801329713371372930,	-0.801359623516887390,	
+-0.801389531659002840,	-0.801419437797644350,	-0.801449341932737310,	-0.801479244064207010,	-0.801509144191978500,	-0.801539042315977170,	-0.801568938436128200,	-0.801598832552357420,	
+-0.801628724664589120,	-0.801658614772748910,	-0.801688502876762190,	-0.801718388976554670,	-0.801748273072050770,	-0.801778155163176190,	-0.801808035249856110,	-0.801837913332016040,	
+-0.801867789409581140,	-0.801897663482476820,	-0.801927535550628230,	-0.801957405613960890,	-0.801987273672400080,	-0.802017139725870960,	-0.802047003774299050,	-0.802076865817610170,	
+-0.802106725855728620,	-0.802136583888580220,	-0.802166439916090930,	-0.802196293938184920,	-0.802226145954788250,	-0.802255995965826200,	-0.802285843971224160,	-0.802315689970907520,	
+-0.802345533964801680,	-0.802375375952831930,	-0.802405215934923750,	-0.802435053911002670,	-0.802464889880993740,	-0.802494723844822790,	-0.802524555802415440,	-0.802554385753696200,	
+-0.802584213698591010,	-0.802614039637025160,	-0.802643863568924920,	-0.802673685494214470,	-0.802703505412819650,	-0.802733323324666290,	-0.802763139229679460,	-0.802792953127784870,	
+-0.802822765018907810,	-0.802852574902973900,	-0.802882382779908530,	-0.802912188649637200,	-0.802941992512085420,	-0.802971794367179140,	-0.803001594214842960,	-0.803031392055002740,	
+-0.803061187887583960,	-0.803090981712512810,	-0.803120773529713670,	-0.803150563339112610,	-0.803180351140635130,	-0.803210136934206730,	-0.803239920719753030,	-0.803269702497199530,	
+-0.803299482266471740,	-0.803329260027495270,	-0.803359035780195630,	-0.803388809524498430,	-0.803418581260329720,	-0.803448350987614020,	-0.803478118706277500,	-0.803507884416245650,	
+-0.803537648117444660,	-0.803567409809798900,	-0.803597169493234680,	-0.803626927167677580,	-0.803656682833053140,	-0.803686436489286950,	-0.803716188136304740,	-0.803745937774032030,	
+-0.803775685402394410,	-0.803805431021317630,	-0.803835174630727290,	-0.803864916230549010,	-0.803894655820708960,	-0.803924393401131750,	-0.803954128971743560,	-0.803983862532470560,	
+-0.804013594083237470,	-0.804043323623970240,	-0.804073051154594820,	-0.804102776675036710,	-0.804132500185221640,	-0.804162221685075340,	-0.804191941174523530,	-0.804221658653491820,	
+-0.804251374121905950,	-0.804281087579691630,	-0.804310799026774710,	-0.804340508463081250,	-0.804370215888535970,	-0.804399921303065150,	-0.804429624706594510,	-0.804459326099050460,	
+-0.804489025480357390,	-0.804518722850441900,	-0.804548418209229510,	-0.804578111556646160,	-0.804607802892617460,	-0.804637492217069260,	-0.804667179529927390,	-0.804696864831117460,	
+-0.804726548120565430,	-0.804756229398197020,	-0.804785908663938620,	-0.804815585917714850,	-0.804845261159452210,	-0.804874934389076310,	-0.804904605606513670,	-0.804934274811689000,	
+-0.804963942004528590,	-0.804993607184958380,	-0.805023270352904110,	-0.805052931508291600,	-0.805082590651046930,	-0.805112247781095690,	-0.805141902898363740,	-0.805171556002777120,	
+-0.805201207094261680,	-0.805230856172743700,	-0.805260503238148020,	-0.805290148290401020,	-0.805319791329428770,	-0.805349432355157550,	-0.805379071367512190,	-0.805408708366419090,	
+-0.805438343351804310,	-0.805467976323593680,	-0.805497607281713050,	-0.805527236226088460,	-0.805556863156645760,	-0.805586488073310900,	-0.805616110976009820,	-0.805645731864668480,	
+-0.805675350739212700,	-0.805704967599569220,	-0.805734582445662760,	-0.805764195277419830,	-0.805793806094766920,	-0.805823414897628990,	-0.805853021685932420,	-0.805882626459603400,	
+-0.805912229218567870,	-0.805941829962751650,	-0.805971428692080940,	-0.806001025406481550,	-0.806030620105879780,	-0.806060212790201350,	-0.806089803459372310,	-0.806119392113318840,	
+-0.806148978751967450,	-0.806178563375243070,	-0.806208145983072220,	-0.806237726575381060,	-0.806267305152096100,	-0.806296881713142400,	-0.806326456258446460,	-0.806356028787934330,	
+-0.806385599301532200,	-0.806415167799166000,	-0.806444734280761910,	-0.806474298746245990,	-0.806503861195544290,	-0.806533421628582990,	-0.806562980045288150,	-0.806592536445586370,	
+-0.806622090829402730,	-0.806651643196663830,	-0.806681193547295840,	-0.806710741881225380,	-0.806740288198377510,	-0.806769832498678950,	-0.806799374782055880,	-0.806828915048434350,	
+-0.806858453297740420,	-0.806887989529900480,	-0.806917523744840490,	-0.806947055942486720,	-0.806976586122765350,	-0.807006114285602430,	-0.807035640430924790,	-0.807065164558657510,	
+-0.807094686668727410,	-0.807124206761060450,	-0.807153724835583560,	-0.807183240892221930,	-0.807212754930902050,	-0.807242266951550320,	-0.807271776954093020,	-0.807301284938456210,	
+-0.807330790904566160,	-0.807360294852349170,	-0.807389796781731390,	-0.807419296692639230,	-0.807448794584998740,	-0.807478290458736760,	-0.807507784313778560,	-0.807537276150051000,	
+-0.807566765967480120,	-0.807596253765992870,	-0.807625739545514530,	-0.807655223305971840,	-0.807684705047290950,	-0.807714184769398490,	-0.807743662472220400,	-0.807773138155683300,	
+-0.807802611819713250,	-0.807832083464236740,	-0.807861553089179950,	-0.807891020694469390,	-0.807920486280031100,	-0.807949949845792270,	-0.807979411391677950,	-0.808008870917615200,	
+-0.808038328423530180,	-0.808067783909349970,	-0.808097237374999720,	-0.808126688820406280,	-0.808156138245496260,	-0.808185585650195830,	-0.808215031034431490,	-0.808244474398129520,	
+-0.808273915741216320,	-0.808303355063618390,	-0.808332792365262120,	-0.808362227646073790,	-0.808391660905980470,	-0.808421092144907430,	-0.808450521362781730,	-0.808479948559529650,	
+-0.808509373735078250,	-0.808538796889352820,	-0.808568218022280520,	-0.808597637133787630,	-0.808627054223800660,	-0.808656469292245990,	-0.808685882339050250,	-0.808715293364139720,	
+-0.808744702367441000,	-0.808774109348880500,	-0.808803514308384710,	-0.808832917245880690,	-0.808862318161293840,	-0.808891717054551210,	-0.808921113925579300,	-0.808950508774305080,	
+-0.808979901600654140,	-0.809009292404553330,	-0.809038681185929360,	-0.809068067944708760,	-0.809097452680817900,	-0.809126835394183400,	-0.809156216084731870,	-0.809185594752389710,	
+-0.809214971397083650,	-0.809244346018740180,	-0.809273718617286250,	-0.809303089192647600,	-0.809332457744751270,	-0.809361824273523660,	-0.809391188778892160,	-0.809420551260782050,	
+-0.809449911719120620,	-0.809479270153834360,	-0.809508626564849900,	-0.809537980952093950,	-0.809567333315493020,	-0.809596683654973840,	-0.809626031970462790,	-0.809655378261886830,	
+-0.809684722529172340,	-0.809714064772246060,	-0.809743404991035030,	-0.809772743185465100,	-0.809802079355463220,	-0.809831413500956220,	-0.809860745621871160,	-0.809890075718133760,	
+-0.809919403789671200,	-0.809948729836410090,	-0.809978053858277150,	-0.810007375855199110,	-0.810036695827102580,	-0.810066013773914300,	-0.810095329695560970,	-0.810124643591969340,	
+-0.810153955463066120,	-0.810183265308778600,	-0.810212573129032280,	-0.810241878923754540,	-0.810271182692872240,	-0.810300484436312420,	-0.810329784154000810,	-0.810359081845864800,	
+-0.810388377511831020,	-0.810417671151826280,	-0.810446962765777430,	-0.810476252353611200,	-0.810505539915254310,	-0.810534825450633600,	-0.810564108959675790,	-0.810593390442307720,	
+-0.810622669898456660,	-0.810651947328048460,	-0.810681222731010400,	-0.810710496107269200,	-0.810739767456752360,	-0.810769036779385500,	-0.810798304075096120,	-0.810827569343810950,	
+-0.810856832585456930,	-0.810886093799960680,	-0.810915352987249370,	-0.810944610147249500,	-0.810973865279888240,	-0.811003118385092310,	-0.811032369462788560,	-0.811061618512904370,	
+-0.811090865535365690,	-0.811120110530099690,	-0.811149353497033540,	-0.811178594436094520,	-0.811207833347208470,	-0.811237070230302890,	-0.811266305085304620,	-0.811295537912140490,	
+-0.811324768710737660,	-0.811353997481022770,	-0.811383224222922970,	-0.811412448936365100,	-0.811441671621276120,	-0.811470892277582840,	-0.811500110905212460,	-0.811529327504092350,	
+-0.811558542074148350,	-0.811587754615307970,	-0.811616965127498700,	-0.811646173610646620,	-0.811675380064678990,	-0.811704584489522870,	-0.811733786885105450,	-0.811762987251353430,	
+-0.811792185588193990,	-0.811821381895554080,	-0.811850576173360760,	-0.811879768421540970,	-0.811908958640021770,	-0.811938146828730110,	-0.811967332987593720,	-0.811996517116538420,	
+-0.812025699215491730,	-0.812054879284380910,	-0.812084057323133380,	-0.812113233331675180,	-0.812142407309933920,	-0.812171579257836670,	-0.812200749175310380,	-0.812229917062282310,	
+-0.812259082918679320,	-0.812288246744428790,	-0.812317408539457550,	-0.812346568303692780,	-0.812375726037061650,	-0.812404881739491660,	-0.812434035410908970,	-0.812463187051241210,	
+-0.812492336660415430,	-0.812521484238359350,	-0.812550629784999030,	-0.812579773300262210,	-0.812608914784075930,	-0.812638054236367370,	-0.812667191657063580,	-0.812696327046091960,	
+-0.812725460403379340,	-0.812754591728853230,	-0.812783721022440560,	-0.812812848284068630,	-0.812841973513665050,	-0.812871096711156090,	-0.812900217876469270,	-0.812929337009532070,	
+-0.812958454110271900,	-0.812987569178615140,	-0.813016682214489420,	-0.813045793217822110,	-0.813074902188540170,	-0.813104009126571100,	-0.813133114031841850,	-0.813162216904279920,	
+-0.813191317743812480,	-0.813220416550366700,	-0.813249513323869850,	-0.813278608064249340,	-0.813307700771432660,	-0.813336791445346320,	-0.813365880085918040,	-0.813394966693075430,	
+-0.813424051266745000,	-0.813453133806854360,	-0.813482214313331010,	-0.813511292786102010,	-0.813540369225094870,	-0.813569443630236640,	-0.813598516001454940,	-0.813627586338676930,	
+-0.813656654641830010,	-0.813685720910841350,	-0.813714785145638440,	-0.813743847346149130,	-0.813772907512299580,	-0.813801965644017860,	-0.813831021741231120,	-0.813860075803867430,	
+-0.813889127831852970,	-0.813918177825115770,	-0.813947225783583030,	-0.813976271707182340,	-0.814005315595840880,	-0.814034357449486160,	-0.814063397268045550,	-0.814092435051446460,	
+-0.814121470799616280,	-0.814150504512482390,	-0.814179536189972850,	-0.814208565832013840,	-0.814237593438533410,	-0.814266619009459070,	-0.814295642544718650,	-0.814324664044238640,	
+-0.814353683507947010,	-0.814382700935771140,	-0.814411716327638420,	-0.814440729683476580,	-0.814469741003212790,	-0.814498750286774650,	-0.814527757534089680,	-0.814556762745085370,	
+-0.814585765919689010,	-0.814614767057828870,	-0.814643766159431240,	-0.814672763224424280,	-0.814701758252735280,	-0.814730751244292510,	-0.814759742199022250,	-0.814788731116852680,	
+-0.814817717997711300,	-0.814846702841525610,	-0.814875685648223210,	-0.814904666417731520,	-0.814933645149978240,	-0.814962621844890770,	-0.814991596502396830,	-0.815020569122423820,	
+-0.815049539704899460,	-0.815078508249751700,	-0.815107474756907150,	-0.815136439226293970,	-0.815165401657840240,	-0.815194362051472330,	-0.815223320407118650,	-0.815252276724706680,	
+-0.815281231004163940,	-0.815310183245418150,	-0.815339133448396920,	-0.815368081613027870,	-0.815397027739238610,	-0.815425971826956750,	-0.815454913876110020,	-0.815483853886625920,	
+-0.815512791858432730,	-0.815541727791457060,	-0.815570661685627090,	-0.815599593540870420,	-0.815628523357115330,	-0.815657451134288450,	-0.815686376872317820,	-0.815715300571131290,	
+-0.815744222230656570,	-0.815773141850821280,	-0.815802059431553150,	-0.815830974972779790,	-0.815859888474429030,	-0.815888799936428600,	-0.815917709358706110,	-0.815946616741189960,	
+-0.815975522083806640,	-0.816004425386484540,	-0.816033326649151400,	-0.816062225871735380,	-0.816091123054163430,	-0.816120018196363590,	-0.816148911298263610,	-0.816177802359791540,	
+-0.816206691380874870,	-0.816235578361441450,	-0.816264463301419110,	-0.816293346200735570,	-0.816322227059318670,	-0.816351105877096250,	-0.816379982653996580,	-0.816408857389946510,	
+-0.816437730084874190,	-0.816466600738707580,	-0.816495469351374960,	-0.816524335922803160,	-0.816553200452920570,	-0.816582062941654920,	-0.816610923388934150,	-0.816639781794685990,	
+-0.816668638158838500,	-0.816697492481319290,	-0.816726344762056410,	-0.816755195000977710,	-0.816784043198010900,	-0.816812889353084160,	-0.816841733466125540,	-0.816870575537062220,	
+-0.816899415565822350,	-0.816928253552334450,	-0.816957089496525460,	-0.816985923398323770,	-0.817014755257657210,	-0.817043585074453850,	-0.817072412848641410,	-0.817101238580148050,	
+-0.817130062268901500,	-0.817158883914829830,	-0.817187703517860960,	-0.817216521077922860,	-0.817245336594943360,	-0.817274150068851180,	-0.817302961499573040,	-0.817331770887037460,	
+-0.817360578231172470,	-0.817389383531906490,	-0.817418186789166670,	-0.817446988002881290,	-0.817475787172978420,	-0.817504584299386220,	-0.817533379382032410,	-0.817562172420845280,	
+-0.817590963415752660,	-0.817619752366682610,	-0.817648539273563180,	-0.817677324136322440,	-0.817706106954888880,	-0.817734887729189450,	-0.817763666459152990,	-0.817792443144707230,	
+-0.817821217785780870,	-0.817849990382301000,	-0.817878760934196200,	-0.817907529441394440,	-0.817936295903823880,	-0.817965060321412470,	-0.817993822694088600,	-0.818022583021779990,	
+-0.818051341304415040,	-0.818080097541921680,	-0.818108851734228090,	-0.818137603881262890,	-0.818166353982953230,	-0.818195102039227630,	-0.818223848050014250,	-0.818252592015241810,	
+-0.818281333934837370,	-0.818310073808729550,	-0.818338811636846630,	-0.818367547419116550,	-0.818396281155467700,	-0.818425012845828140,	-0.818453742490126030,	-0.818482470088289560,	
+-0.818511195640246990,	-0.818539919145926390,	-0.818568640605255910,	-0.818597360018164410,	-0.818626077384579040,	-0.818654792704428420,	-0.818683505977641280,	-0.818712217204144890,	
+-0.818740926383868080,	-0.818769633516738820,	-0.818798338602685470,	-0.818827041641636330,	-0.818855742633519570,	-0.818884441578263570,	-0.818913138475796280,	-0.818941833326046200,	
+-0.818970526128941610,	-0.818999216884410690,	-0.819027905592382140,	-0.819056592252783380,	-0.819085276865543220,	-0.819113959430589730,	-0.819142639947851970,	-0.819171318417256990,	
+-0.819199994838733740,	-0.819228669212210600,	-0.819257341537615650,	-0.819286011814877480,	-0.819314680043924160,	-0.819343346224684190,	-0.819372010357085840,	-0.819400672441057520,	
+-0.819429332476527490,	-0.819457990463424600,	-0.819486646401676230,	-0.819515300291211330,	-0.819543952131958080,	-0.819572601923845510,	-0.819601249666800920,	-0.819629895360753260,	
+-0.819658539005630790,	-0.819687180601361920,	-0.819715820147875250,	-0.819744457645098960,	-0.819773093092961420,	-0.819801726491391270,	-0.819830357840316770,	-0.819858987139666430,	
+-0.819887614389369080,	-0.819916239589352110,	-0.819944862739544700,	-0.819973483839875010,	-0.820002102890272200,	-0.820030719890663560,	-0.820059334840978150,	-0.820087947741144460,	
+-0.820116558591090780,	-0.820145167390745830,	-0.820173774140037890,	-0.820202378838895460,	-0.820230981487247160,	-0.820259582085021370,	-0.820288180632146700,	-0.820316777128551440,	
+-0.820345371574164870,	-0.820373963968914380,	-0.820402554312728900,	-0.820431142605537620,	-0.820459728847267920,	-0.820488313037848860,	-0.820516895177209050,	-0.820545475265276990,	
+-0.820574053301981300,	-0.820602629287250470,	-0.820631203221013020,	-0.820659775103197540,	-0.820688344933732660,	-0.820716912712546990,	-0.820745478439568910,	-0.820774042114727710,	
+-0.820802603737950890,	-0.820831163309167610,	-0.820859720828306380,	-0.820888276295296370,	-0.820916829710065080,	-0.820945381072541780,	-0.820973930382655090,	-0.821002477640333520,	
+-0.821031022845505660,	-0.821059565998100370,	-0.821088107098046140,	-0.821116646145271580,	-0.821145183139705530,	-0.821173718081276370,	-0.821202250969913510,	-0.821230781805544540,	
+-0.821259310588098530,	-0.821287837317504320,	-0.821316361993691070,	-0.821344884616586280,	-0.821373405186119340,	-0.821401923702218870,	-0.821430440164813590,	-0.821458954573832220,	
+-0.821487466929203490,	-0.821515977230856120,	-0.821544485478718720,	-0.821572991672720130,	-0.821601495812789070,	-0.821629997898854820,	-0.821658497930845000,	-0.821686995908688990,	
+-0.821715491832315510,	-0.821743985701653750,	-0.821772477516631520,	-0.821800967277178110,	-0.821829454983222350,	-0.821857940634692860,	-0.821886424231518590,	-0.821914905773628130,	
+-0.821943385260950570,	-0.821971862693414490,	-0.822000338070948740,	-0.822028811393482050,	-0.822057282660943470,	-0.822085751873262160,	-0.822114219030365860,	-0.822142684132184160,	
+-0.822171147178646140,	-0.822199608169679850,	-0.822228067105214460,	-0.822256523985179010,	-0.822284978809502130,	-0.822313431578112870,	-0.822341882290939960,	-0.822370330947912450,	
+-0.822398777548959070,	-0.822427222094008650,	-0.822455664582990350,	-0.822484105015832800,	-0.822512543392465490,	-0.822540979712816260,	-0.822569413976814710,	-0.822597846184389470,	
+-0.822626276335470250,	-0.822654704429984780,	-0.822683130467862570,	-0.822711554449032540,	-0.822739976373423550,	-0.822768396240964760,	-0.822796814051584890,	-0.822825229805213000,	
+-0.822853643501778030,	-0.822882055141208930,	-0.822910464723434650,	-0.822938872248384800,	-0.822967277715987210,	-0.822995681126171500,	-0.823024082478866600,	-0.823052481774001920,	
+-0.823080879011505510,	-0.823109274191306970,	-0.823137667313335260,	-0.823166058377519330,	-0.823194447383788220,	-0.823222834332071110,	-0.823251219222296830,	-0.823279602054394430,	
+-0.823307982828293210,	-0.823336361543921870,	-0.823364738201210260,	-0.823393112800086200,	-0.823421485340479430,	-0.823449855822318890,	-0.823478224245534300,	-0.823506590610053490,	
+-0.823534954915806310,	-0.823563317162721800,	-0.823591677350728910,	-0.823620035479756820,	-0.823648391549734680,	-0.823676745560591560,	-0.823705097512256510,	-0.823733447404658810,	
+-0.823761795237727410,	-0.823790141011391590,	-0.823818484725580950,	-0.823846826380223550,	-0.823875165975249010,	-0.823903503510587170,	-0.823931838986166070,	-0.823960172401915330,	
+-0.823988503757764110,	-0.824016833053641710,	-0.824045160289477160,	-0.824073485465199760,	-0.824101808580738670,	-0.824130129636022950,	-0.824158448630981980,	-0.824186765565544930,	
+-0.824215080439640870,	-0.824243393253199730,	-0.824271704006149460,	-0.824300012698420130,	-0.824328319329940550,	-0.824356623900640790,	-0.824384926410449030,	-0.824413226859294860,	
+-0.824441525247107570,	-0.824469821573816540,	-0.824498115839350950,	-0.824526408043640080,	-0.824554698186613200,	-0.824582986268199590,	-0.824611272288328420,	-0.824639556246929200,	
+-0.824667838143931520,	-0.824696117979263790,	-0.824724395752855610,	-0.824752671464636600,	-0.824780945114536370,	-0.824809216702483310,	-0.824837486228407140,	-0.824865753692237360,	
+-0.824894019093903030,	-0.824922282433333760,	-0.824950543710458840,	-0.824978802925207420,	-0.825007060077509120,	-0.825035315167293120,	-0.825063568194488780,	-0.825091819159026070,	
+-0.825120068060833380,	-0.825148314899840420,	-0.825176559675976700,	-0.825204802389172040,	-0.825233043039354960,	-0.825261281626455290,	-0.825289518150402300,	-0.825317752611125610,	
+-0.825345985008554490,	-0.825374215342618460,	-0.825402443613246770,	-0.825430669820369060,	-0.825458893963914700,	-0.825487116043813090,	-0.825515336059994160,	-0.825543554012386440,	
+-0.825571769900919740,	-0.825599983725523790,	-0.825628195486128200,	-0.825656405182661700,	-0.825684612815054230,	-0.825712818383235180,	-0.825741021887134050,	-0.825769223326680350,	
+-0.825797422701803670,	-0.825825620012433430,	-0.825853815258499100,	-0.825882008439930200,	-0.825910199556656340,	-0.825938388608607020,	-0.825966575595712180,	-0.825994760517900330,	
+-0.826022943375101630,	-0.826051124167245580,	-0.826079302894262350,	-0.826107479556080220,	-0.826135654152629350,	-0.826163826683839480,	-0.826191997149639870,	-0.826220165549960360,	
+-0.826248331884730460,	-0.826276496153879770,	-0.826304658357337800,	-0.826332818495034150,	-0.826360976566898440,	-0.826389132572860840,	-0.826417286512849960,	-0.826445438386795740,	
+-0.826473588194628020,	-0.826501735936276740,	-0.826529881611670740,	-0.826558025220739960,	-0.826586166763414120,	-0.826614306239622840,	-0.826642443649295840,	-0.826670578992362740,	
+-0.826698712268753130,	-0.826726843478396760,	-0.826754972621223330,	-0.826783099697162460,	-0.826811224706144320,	-0.826839347648097630,	-0.826867468522952560,	-0.826895587330638840,	
+-0.826923704071086620,	-0.826951818744224630,	-0.826979931349983160,	-0.827008041888291800,	-0.827036150359080290,	-0.827064256762278460,	-0.827092361097816030,	-0.827120463365622620,	
+-0.827148563565628160,	-0.827176661697762160,	-0.827204757761954570,	-0.827232851758135660,	-0.827260943686234040,	-0.827289033546180110,	-0.827317121337903470,	-0.827345207061334630,	
+-0.827373290716402310,	-0.827401372303036680,	-0.827429451821167670,	-0.827457529270725020,	-0.827485604651638560,	-0.827513677963838010,	-0.827541749207253320,	-0.827569818381814310,	
+-0.827597885487450720,	-0.827625950524092380,	-0.827654013491669230,	-0.827682074390111430,	-0.827710133219348050,	-0.827738189979309260,	-0.827766244669925100,	-0.827794297291125750,	
+-0.827822347842840140,	-0.827850396324998680,	-0.827878442737531310,	-0.827906487080367740,	-0.827934529353438030,	-0.827962569556671910,	-0.827990607689999440,	-0.828018643753350440,	
+-0.828046677746654750,	-0.828074709669842420,	-0.828102739522843860,	-0.828130767305587880,	-0.828158793018004990,	-0.828186816660025250,	-0.828214838231578820,	-0.828242857732594870,	
+-0.828270875163003680,	-0.828298890522735420,	-0.828326903811719810,	-0.828354915029887010,	-0.828382924177166970,	-0.828410931253489520,	-0.828438936258784840,	-0.828466939192982750,	
+-0.828494940056013430,	-0.828522938847807140,	-0.828550935568292960,	-0.828578930217401590,	-0.828606922795062760,	-0.828634913301207200,	-0.828662901735763850,	-0.828690888098663200,	
+-0.828718872389835440,	-0.828746854609210380,	-0.828774834756718200,	-0.828802812832288960,	-0.828830788835852710,	-0.828858762767339500,	-0.828886734626679390,	-0.828914704413802330,	
+-0.828942672128639150,	-0.828970637771118680,	-0.828998601341171650,	-0.829026562838728110,	-0.829054522263718670,	-0.829082479616072510,	-0.829110434895720010,	-0.829138388102591550,	
+-0.829166339236617090,	-0.829194288297726680,	-0.829222235285850710,	-0.829250180200919010,	-0.829278123042861970,	-0.829306063811609540,	-0.829334002507091990,	-0.829361939129239390,	
+-0.829389873677982450,	-0.829417806153250340,	-0.829445736554973780,	-0.829473664883083270,	-0.829501591137508210,	-0.829529515318179090,	-0.829557437425026190,	-0.829585357457979790,	
+-0.829613275416969940,	-0.829641191301926820,	-0.829669105112780800,	-0.829697016849461950,	-0.829724926511900660,	-0.829752834100026980,	-0.829780739613771300,	-0.829808643053064230,	
+-0.829836544417835050,	-0.829864443708014490,	-0.829892340923532810,	-0.829920236064320750,	-0.829948129130307690,	-0.829976020121424240,	-0.830003909037600800,	-0.830031795878767520,	
+-0.830059680644854800,	-0.830087563335792810,	-0.830115443951511930,	-0.830143322491942560,	-0.830171198957014740,	-0.830199073346658990,	-0.830226945660806010,	-0.830254815899385320,	
+-0.830282684062327410,	-0.830310550149562900,	-0.830338414161022390,	-0.830366276096635490,	-0.830394135956332820,	-0.830421993740044770,	-0.830449849447701840,	-0.830477703079234300,	
+-0.830505554634572430,	-0.830533404113646620,	-0.830561251516387380,	-0.830589096842724970,	-0.830616940092589910,	-0.830644781265912900,	-0.830672620362623460,	-0.830700457382652520,	
+-0.830728292325930370,	-0.830756125192388060,	-0.830783955981954870,	-0.830811784694561850,	-0.830839611330139280,	-0.830867435888617780,	-0.830895258369927610,	-0.830923078773999400,	
+-0.830950897100763420,	-0.830978713350150170,	-0.831006527522090140,	-0.831034339616513850,	-0.831062149633351680,	-0.831089957572534680,	-0.831117763433992240,	-0.831145567217655420,	
+-0.831173368923455060,	-0.831201168551320870,	-0.831228966101183800,	-0.831256761572974350,	-0.831284554966622900,	-0.831312346282060080,	-0.831340135519216370,	-0.831367922678022400,	
+-0.831395707758408540,	-0.831423490760305530,	-0.831451271683643740,	-0.831479050528353690,	-0.831506827294366650,	-0.831534601981611890,	-0.831562374590020690,	-0.831590145119523560,	
+-0.831617913570051550,	-0.831645679941534380,	-0.831673444233902880,	-0.831701206447087780,	-0.831728966581019690,	-0.831756724635629220,	-0.831784480610846870,	-0.831812234506603350,	
+-0.831839986322829180,	-0.831867736059455190,	-0.831895483716411750,	-0.831923229293630050,	-0.831950972791039910,	-0.831978714208572280,	-0.832006453546157880,	-0.832034190803727870,	
+-0.832061925981211760,	-0.832089659078540930,	-0.832117390095646000,	-0.832145119032457470,	-0.832172845888906280,	-0.832200570664922920,	-0.832228293360438130,	-0.832256013975382510,	
+-0.832283732509687010,	-0.832311448963282130,	-0.832339163336099030,	-0.832366875628067660,	-0.832394585839119070,	-0.832422293969183990,	-0.832450000018193690,	-0.832477703986077790,	
+-0.832505405872767780,	-0.832533105678194160,	-0.832560803402287770,	-0.832588499044979450,	-0.832616192606199900,	-0.832643884085879750,	-0.832671573483949930,	-0.832699260800341290,	
+-0.832726946034984430,	-0.832754629187810070,	-0.832782310258749820,	-0.832809989247733200,	-0.832837666154691680,	-0.832865340979556450,	-0.832893013722257320,	-0.832920684382725710,	
+-0.832948352960892310,	-0.832976019456688200,	-0.833003683870043870,	-0.833031346200890480,	-0.833059006449158650,	-0.833086664614779320,	-0.833114320697683210,	-0.833141974697801490,	
+-0.833169626615064660,	-0.833197276449404440,	-0.833224924200750340,	-0.833252569869034070,	-0.833280213454186350,	-0.833307854956138570,	-0.833335494374820680,	-0.833363131710163960,	
+-0.833390766962099570,	-0.833418400130558120,	-0.833446031215470780,	-0.833473660216768280,	-0.833501287134381650,	-0.833528911968241860,	-0.833556534718279730,	-0.833584155384426320,	
+-0.833611773966612900,	-0.833639390464769650,	-0.833667004878827940,	-0.833694617208718620,	-0.833722227454373300,	-0.833749835615722020,	-0.833777441692696080,	-0.833805045685226400,	
+-0.833832647593244270,	-0.833860247416680520,	-0.833887845155466100,	-0.833915440809532060,	-0.833943034378809460,	-0.833970625863229230,	-0.833998215262722440,	-0.834025802577220590,	
+-0.834053387806653830,	-0.834080970950953460,	-0.834108552010050850,	-0.834136130983877180,	-0.834163707872362710,	-0.834191282675439070,	-0.834218855393037200,	-0.834246426025088140,	
+-0.834273994571523070,	-0.834301561032272930,	-0.834329125407269000,	-0.834356687696442110,	-0.834384247899723650,	-0.834411806017044460,	-0.834439362048335910,	-0.834466915993529290,	
+-0.834494467852554990,	-0.834522017625344390,	-0.834549565311829330,	-0.834577110911939870,	-0.834604654425607610,	-0.834632195852763710,	-0.834659735193339360,	-0.834687272447265590,	
+-0.834714807614473700,	-0.834742340694894840,	-0.834769871688460060,	-0.834797400595100660,	-0.834824927414747680,	-0.834852452147332390,	-0.834879974792786530,	-0.834907495351040140,	
+-0.834935013822025060,	-0.834962530205672460,	-0.834990044501914050,	-0.835017556710680010,	-0.835045066831902050,	-0.835072574865511560,	-0.835100080811439490,	-0.835127584669617230,	
+-0.835155086439976050,	-0.835182586122447110,	-0.835210083716961820,	-0.835237579223451210,	-0.835265072641846680,	-0.835292563972079960,	-0.835320053214081320,	-0.835347540367782580,	
+-0.835375025433114930,	-0.835402508410010290,	-0.835429989298398850,	-0.835457468098212420,	-0.835484944809382400,	-0.835512419431839850,	-0.835539891965516370,	-0.835567362410343240,	
+-0.835594830766251520,	-0.835622297033172920,	-0.835649761211038400,	-0.835677223299779560,	-0.835704683299328120,	-0.835732141209614590,	-0.835759597030570570,	-0.835787050762127670,	
+-0.835814502404217510,	-0.835841951956770690,	-0.835869399419718940,	-0.835896844792993750,	-0.835924288076526410,	-0.835951729270248410,	-0.835979168374091030,	-0.836006605387985660,	
+-0.836034040311863900,	-0.836061473145657040,	-0.836088903889296350,	-0.836116332542713560,	-0.836143759105840380,	-0.836171183578607310,	-0.836198605960946310,	-0.836226026252789190,	
+-0.836253444454066570,	-0.836280860564710400,	-0.836308274584651960,	-0.836335686513822950,	-0.836363096352154670,	-0.836390504099578600,	-0.836417909756026370,	-0.836445313321429350,	
+-0.836472714795718940,	-0.836500114178826860,	-0.836527511470684490,	-0.836554906671223790,	-0.836582299780375350,	-0.836609690798071130,	-0.836637079724242730,	-0.836664466558821980,	
+-0.836691851301739730,	-0.836719233952927800,	-0.836746614512317800,	-0.836773992979841230,	-0.836801369355429810,	-0.836828743639014830,	-0.836856115830527990,	-0.836883485929900920,	
+-0.836910853937065100,	-0.836938219851952160,	-0.836965583674494140,	-0.836992945404621770,	-0.837020305042266880,	-0.837047662587361410,	-0.837075018039837080,	-0.837102371399624840,	
+-0.837129722666656640,	-0.837157071840864080,	-0.837184418922178990,	-0.837211763910532760,	-0.837239106805857110,	-0.837266447608083660,	-0.837293786317144130,	-0.837321122932970120,	
+-0.837348457455493360,	-0.837375789884645890,	-0.837403120220358450,	-0.837430448462563200,	-0.837457774611191860,	-0.837485098666176600,	-0.837512420627448130,	-0.837539740494938510,	
+-0.837567058268579580,	-0.837594373948303050,	-0.837621687534040540,	-0.837648999025723760,	-0.837676308423284550,	-0.837703615726654640,	-0.837730920935765510,	-0.837758224050549230,	
+-0.837785525070937400,	-0.837812823996862190,	-0.837840120828254320,	-0.837867415565046290,	-0.837894708207170160,	-0.837921998754556860,	-0.837949287207138460,	-0.837976573564846890,	
+-0.838003857827613880,	-0.838031139995371150,	-0.838058420068050650,	-0.838085698045584080,	-0.838112973927903290,	-0.838140247714940110,	-0.838167519406626260,	-0.838194789002893570,	
+-0.838222056503674430,	-0.838249321908899670,	-0.838276585218501570,	-0.838303846432411960,	-0.838331105550563340,	-0.838358362572886430,	-0.838385617499313620,	-0.838412870329776740,	
+-0.838440121064207730,	-0.838467369702538320,	-0.838494616244700560,	-0.838521860690626290,	-0.838549103040247320,	-0.838576343293495620,	-0.838603581450303000,	-0.838630817510601980,	
+-0.838658051474323370,	-0.838685283341399690,	-0.838712513111762760,	-0.838739740785345080,	-0.838766966362077590,	-0.838794189841892580,	-0.838821411224722200,	-0.838848630510498180,	
+-0.838875847699152690,	-0.838903062790617550,	-0.838930275784824710,	-0.838957486681706220,	-0.838984695481194030,	-0.839011902183220080,	-0.839039106787716870,	-0.839066309294615340,	
+-0.839093509703848110,	-0.839120708015347110,	-0.839147904229044730,	-0.839175098344872250,	-0.839202290362761950,	-0.839229480282645880,	-0.839256668104456200,	-0.839283853828124760,	
+-0.839311037453583710,	-0.839338218980765110,	-0.839365398409601000,	-0.839392575740023350,	-0.839419750971964200,	-0.839446924105355710,	-0.839474095140130490,	-0.839501264076219390,	
+-0.839528430913555220,	-0.839555595652070500,	-0.839582758291696150,	-0.839609918832365020,	-0.839637077274009160,	-0.839664233616560510,	-0.839691387859951230,	-0.839718540004113610,	
+-0.839745690048979480,	-0.839772837994481320,	-0.839799983840550990,	-0.839827127587120640,	-0.839854269234122430,	-0.839881408781489200,	-0.839908546229151790,	-0.839935681577043130,	
+-0.839962814825095270,	-0.839989945973240730,	-0.840017075021410990,	-0.840044201969538550,	-0.840071326817555470,	-0.840098449565394260,	-0.840125570212986730,	-0.840152688760265390,	
+-0.840179805207162400,	-0.840206919553609710,	-0.840234031799539820,	-0.840261141944884880,	-0.840288249989577520,	-0.840315355933549110,	-0.840342459776732280,	-0.840369561519059280,	
+-0.840396661160462850,	-0.840423758700874380,	-0.840450854140226470,	-0.840477947478451390,	-0.840505038715481430,	-0.840532127851248870,	-0.840559214885685970,	-0.840586299818725120,	
+-0.840613382650298500,	-0.840640463380338380,	-0.840667542008777140,	-0.840694618535547500,	-0.840721692960580860,	-0.840748765283809930,	-0.840775835505167100,	-0.840802903624585210,	
+-0.840829969641995630,	-0.840857033557331100,	-0.840884095370523890,	-0.840911155081506490,	-0.840938212690211180,	-0.840965268196570470,	-0.840992321600516400,	-0.841019372901981700,	
+-0.841046422100898420,	-0.841073469197199160,	-0.841100514190816660,	-0.841127557081682520,	-0.841154597869729350,	-0.841181636554889760,	-0.841208673137096460,	-0.841235707616281080,	
+-0.841262739992376440,	-0.841289770265314930,	-0.841316798435029050,	-0.841343824501451070,	-0.841370848464513600,	-0.841397870324149030,	-0.841424890080289760,	-0.841451907732868270,	
+-0.841478923281816950,	-0.841505936727068300,	-0.841532948068555390,	-0.841559957306209580,	-0.841586964439963950,	-0.841613969469750870,	-0.841640972395503280,	-0.841667973217152810,	
+-0.841694971934632390,	-0.841721968547874620,	-0.841748963056811910,	-0.841775955461376730,	-0.841802945761501720,	-0.841829933957119360,	-0.841856920048162150,	-0.841883904034562590,	
+-0.841910885916253290,	-0.841937865693167200,	-0.841964843365236030,	-0.841991818932392830,	-0.842018792394570000,	-0.842045763751700700,	-0.842072733003716430,	-0.842099700150550360,	
+-0.842126665192135080,	-0.842153628128403110,	-0.842180588959287160,	-0.842207547684719620,	-0.842234504304633200,	-0.842261458818960640,	-0.842288411227634310,	-0.842315361530587060,	
+-0.842342309727751810,	-0.842369255819060300,	-0.842396199804445690,	-0.842423141683840580,	-0.842450081457178150,	-0.842477019124389990,	-0.842503954685409280,	-0.842530888140168630,	
+-0.842557819488600760,	-0.842584748730638380,	-0.842611675866214100,	-0.842638600895260770,	-0.842665523817710760,	-0.842692444633497020,	-0.842719363342552150,	-0.842746279944809440,	
+-0.842773194440200380,	-0.842800106828658470,	-0.842827017110116320,	-0.842853925284506980,	-0.842880831351762390,	-0.842907735311815730,	-0.842934637164599710,	-0.842961536910047160,	
+-0.842988434548090800,	-0.843015330078663250,	-0.843042223501697440,	-0.843069114817125990,	-0.843096004024881830,	-0.843122891124897690,	-0.843149776117106290,	-0.843176659001440900,	
+-0.843203539777833360,	-0.843230418446217040,	-0.843257295006524580,	-0.843284169458689450,	-0.843311041802643380,	-0.843337912038319760,	-0.843364780165651310,	-0.843391646184570850,	
+-0.843418510095011340,	-0.843445371896905600,	-0.843472231590186470,	-0.843499089174786660,	-0.843525944650639130,	-0.843552798017676690,	-0.843579649275832840,	-0.843606498425039320,	
+-0.843633345465229610,	-0.843660190396336550,	-0.843687033218293410,	-0.843713873931032250,	-0.843740712534486460,	-0.843767549028588860,	-0.843794383413272290,	-0.843821215688469910,	
+-0.843848045854114330,	-0.843874873910138820,	-0.843901699856476010,	-0.843928523693058930,	-0.843955345419820650,	-0.843982165036694320,	-0.844008982543612230,	-0.844035797940507650,	
+-0.844062611227313520,	-0.844089422403963450,	-0.844116231470389280,	-0.844143038426524610,	-0.844169843272302270,	-0.844196646007655320,	-0.844223446632516690,	-0.844250245146819570,	
+-0.844277041550496770,	-0.844303835843481450,	-0.844330628025706460,	-0.844357418097104850,	-0.844384206057610330,	-0.844410991907154630,	-0.844437775645671570,	-0.844464557273094110,	
+-0.844491336789355620,	-0.844518114194388380,	-0.844544889488125890,	-0.844571662670501100,	-0.844598433741447160,	-0.844625202700897140,	-0.844651969548784190,	-0.844678734285041250,	
+-0.844705496909601390,	-0.844732257422397880,	-0.844759015823363770,	-0.844785772112432110,	-0.844812526289536400,	-0.844839278354609040,	-0.844866028307583390,	-0.844892776148393090,	
+-0.844919521876970500,	-0.844946265493249030,	-0.844973006997161940,	-0.844999746388642280,	-0.845026483667623340,	-0.845053218834038060,	-0.845079951887819810,	-0.845106682828901780,	
+-0.845133411657216890,	-0.845160138372698540,	-0.845186862975279780,	-0.845213585464894450,	-0.845240305841474580,	-0.845267024104954020,	-0.845293740255265820,	-0.845320454292343810,	
+-0.845347166216120160,	-0.845373876026528690,	-0.845400583723502350,	-0.845427289306974640,	-0.845453992776878720,	-0.845480694133147860,	-0.845507393375715230,	-0.845534090504514110,	
+-0.845560785519477780,	-0.845587478420539380,	-0.845614169207632880,	-0.845640857880690430,	-0.845667544439645870,	-0.845694228884432460,	-0.845720911214983940,	-0.845747591431232570,	
+-0.845774269533112300,	-0.845800945520556400,	-0.845827619393498150,	-0.845854291151870720,	-0.845880960795607710,	-0.845907628324642280,	-0.845934293738907720,	-0.845960957038337400,	
+-0.845987618222864720,	-0.846014277292423510,	-0.846040934246946040,	-0.846067589086366260,	-0.846094241810617540,	-0.846120892419633730,	-0.846147540913347210,	-0.846174187291691800,	
+-0.846200831554600910,	-0.846227473702007900,	-0.846254113733846290,	-0.846280751650049350,	-0.846307387450550560,	-0.846334021135283330,	-0.846360652704181040,	-0.846387282157177070,	
+-0.846413909494204920,	-0.846440534715198420,	-0.846467157820090190,	-0.846493778808814050,	-0.846520397681303830,	-0.846547014437492250,	-0.846573629077313150,	-0.846600241600699910,	
+-0.846626852007586140,	-0.846653460297905220,	-0.846680066471590660,	-0.846706670528575840,	-0.846733272468794370,	-0.846759872292179750,	-0.846786469998665470,	-0.846813065588185030,	
+-0.846839659060672380,	-0.846866250416060120,	-0.846892839654282190,	-0.846919426775272210,	-0.846946011778964110,	-0.846972594665290510,	-0.846999175434185460,	-0.847025754085582340,	
+-0.847052330619414980,	-0.847078905035616780,	-0.847105477334121230,	-0.847132047514862040,	-0.847158615577772720,	-0.847185181522786880,	-0.847211745349838120,	-0.847238307058860380,	
+-0.847264866649786510,	-0.847291424122550430,	-0.847317979477085760,	-0.847344532713326550,	-0.847371083831205630,	-0.847397632830657050,	-0.847424179711614320,	-0.847450724474011150,	
+-0.847477267117781150,	-0.847503807642857930,	-0.847530346049175320,	-0.847556882336666820,	-0.847583416505266030,	-0.847609948554906790,	-0.847636478485523040,	-0.847663006297047720,	
+-0.847689531989414880,	-0.847716055562558140,	-0.847742577016411760,	-0.847769096350908580,	-0.847795613565982540,	-0.847822128661567480,	-0.847848641637597100,	-0.847875152494005140,	
+-0.847901661230725300,	-0.847928167847691320,	-0.847954672344836790,	-0.847981174722095780,	-0.848007674979401660,	-0.848034173116688490,	-0.848060669133890220,	-0.848087163030939890,	
+-0.848113654807771680,	-0.848140144464319730,	-0.848166632000517010,	-0.848193117416297770,	-0.848219600711595630,	-0.848246081886344540,	-0.848272560940478200,	-0.848299037873930460,	
+-0.848325512686635140,	-0.848351985378526070,	-0.848378455949536980,	-0.848404924399601800,	-0.848431390728654260,	-0.848457854936628840,	-0.848484317023458170,	-0.848510776989076730,	
+-0.848537234833418360,	-0.848563690556417450,	-0.848590144158006820,	-0.848616595638120750,	-0.848643044996693190,	-0.848669492233658060,	-0.848695937348949210,	-0.848722380342500580,	
+-0.848748821214245890,	-0.848775259964119180,	-0.848801696592054290,	-0.848828131097985270,	-0.848854563481846290,	-0.848880993743570400,	-0.848907421883092090,	-0.848933847900345210,	
+-0.848960271795264230,	-0.848986693567782110,	-0.849013113217833130,	-0.849039530745351430,	-0.849065946150270980,	-0.849092359432525590,	-0.849118770592049320,	-0.849145179628776110,	
+-0.849171586542640020,	-0.849197991333574880,	-0.849224394001514840,	-0.849250794546394180,	-0.849277192968146080,	-0.849303589266705130,	-0.849329983442005050,	-0.849356375493980580,	
+-0.849382765422564630,	-0.849409153227691840,	-0.849435538909296130,	-0.849461922467311560,	-0.849488303901672180,	-0.849514683212312050,	-0.849541060399165220,	-0.849567435462165730,	
+-0.849593808401247650,	-0.849620179216345140,	-0.849646547907392140,	-0.849672914474323140,	-0.849699278917071420,	-0.849725641235571590,	-0.849752001429758040,	-0.849778359499564040,	
+-0.849804715444924200,	-0.849831069265772450,	-0.849857420962043200,	-0.849883770533670260,	-0.849910117980587910,	-0.849936463302730320,	-0.849962806500031530,	-0.849989147572425720,	
+-0.850015486519847040,	-0.850041823342229660,	-0.850068158039508190,	-0.850094490611615900,	-0.850120821058487300,	-0.850147149380056640,	-0.850173475576258660,	-0.850199799647026520,	
+-0.850226121592294830,	-0.850252441411997850,	-0.850278759106069760,	-0.850305074674444830,	-0.850331388117057110,	-0.850357699433840990,	-0.850384008624730630,	-0.850410315689660190,	
+-0.850436620628564070,	-0.850462923441376750,	-0.850489224128031740,	-0.850515522688463530,	-0.850541819122606620,	-0.850568113430395620,	-0.850594405611763920,	-0.850620695666646220,	
+-0.850646983594976700,	-0.850673269396689750,	-0.850699553071719630,	-0.850725834620000620,	-0.850752114041467000,	-0.850778391336053040,	-0.850804666503693240,	-0.850830939544321760,	
+-0.850857210457873330,	-0.850883479244281430,	-0.850909745903480790,	-0.850936010435405790,	-0.850962272839991370,	-0.850988533117170600,	-0.851014791266878620,	-0.851041047289049610,	
+-0.851067301183618060,	-0.851093552950518250,	-0.851119802589684450,	-0.851146050101051270,	-0.851172295484552870,	-0.851198538740123740,	-0.851224779867698290,	-0.851251018867210880,	
+-0.851277255738596470,	-0.851303490481788330,	-0.851329723096721500,	-0.851355953583330940,	-0.851382181941549910,	-0.851408408171313470,	-0.851434632272556000,	-0.851460854245211900,	
+-0.851487074089215760,	-0.851513291804501860,	-0.851539507391004700,	-0.851565720848658890,	-0.851591932177398700,	-0.851618141377158740,	-0.851644348447873400,	-0.851670553389477610,	
+-0.851696756201904990,	-0.851722956885090480,	-0.851749155438968560,	-0.851775351863474310,	-0.851801546158541090,	-0.851827738324104080,	-0.851853928360097770,	-0.851880116266456540,	
+-0.851906302043115020,	-0.851932485690007790,	-0.851958667207069360,	-0.851984846594234240,	-0.852011023851437010,	-0.852037198978612300,	-0.852063371975694930,	-0.852089542842618730,	
+-0.852115711579318650,	-0.852141878185729280,	-0.852168042661785700,	-0.852194205007421490,	-0.852220365222571830,	-0.852246523307171320,	-0.852272679261154460,	-0.852298833084455860,	
+-0.852324984777010130,	-0.852351134338751980,	-0.852377281769616020,	-0.852403427069536870,	-0.852429570238449120,	-0.852455711276287940,	-0.852481850182987060,	-0.852507986958481510,	
+-0.852534121602705920,	-0.852560254115595550,	-0.852586384497084130,	-0.852612512747106700,	-0.852638638865597990,	-0.852664762852492600,	-0.852690884707725470,	-0.852717004431231000,	
+-0.852743122022944110,	-0.852769237482799310,	-0.852795350810731550,	-0.852821462006675300,	-0.852847571070565410,	-0.852873678002337150,	-0.852899782801924130,	-0.852925885469261620,	
+-0.852951986004285010,	-0.852978084406927910,	-0.853004180677125580,	-0.853030274814812750,	-0.853056366819924250,	-0.853082456692394910,	-0.853108544432159440,	-0.853134630039152460,	
+-0.853160713513309020,	-0.853186794854563830,	-0.853212874062851510,	-0.853238951138107100,	-0.853265026080265780,	-0.853291098889261470,	-0.853317169565029340,	-0.853343238107504340,	
+-0.853369304516621630,	-0.853395368792315260,	-0.853421430934520500,	-0.853447490943172070,	-0.853473548818205030,	-0.853499604559553980,	-0.853525658167153980,	-0.853551709640939850,	
+-0.853577758980846420,	-0.853603806186808640,	-0.853629851258761340,	-0.853655894196639790,	-0.853681935000378140,	-0.853707973669911580,	-0.853734010205175140,	-0.853760044606104110,	
+-0.853786076872632530,	-0.853812107004695790,	-0.853838135002228720,	-0.853864160865166370,	-0.853890184593443570,	-0.853916206186995260,	-0.853942225645756500,	-0.853968242969662230,	
+-0.853994258158647270,	-0.854020271212646680,	-0.854046282131595840,	-0.854072290915428910,	-0.854098297564081180,	-0.854124302077487800,	-0.854150304455584040,	-0.854176304698304080,	
+-0.854202302805583400,	-0.854228298777356950,	-0.854254292613559670,	-0.854280284314126730,	-0.854306273878993160,	-0.854332261308093810,	-0.854358246601363720,	-0.854384229758738180,	
+-0.854410210780152000,	-0.854436189665540250,	-0.854462166414838520,	-0.854488141027980990,	-0.854514113504903030,	-0.854540083845540250,	-0.854566052049826830,	-0.854592018117698250,	
+-0.854617982049089560,	-0.854643943843936050,	-0.854669903502172530,	-0.854695861023734400,	-0.854721816408556600,	-0.854747769656574170,	-0.854773720767722400,	-0.854799669741936220,	
+-0.854825616579151020,	-0.854851561279302170,	-0.854877503842323860,	-0.854903444268151900,	-0.854929382556721350,	-0.854955318707967700,	-0.854981252721825350,	-0.855007184598229890,	
+-0.855033114337116480,	-0.855059041938420190,	-0.855084967402076400,	-0.855110890728020160,	-0.855136811916186730,	-0.855162730966511190,	-0.855188647878928900,	-0.855214562653374920,	
+-0.855240475289784970,	-0.855266385788093440,	-0.855292294148235930,	-0.855318200370147720,	-0.855344104453764410,	-0.855370006399020390,	-0.855395906205851380,	-0.855421803874192640,	
+-0.855447699403979360,	-0.855473592795146790,	-0.855499484047630320,	-0.855525373161365010,	-0.855551260136286350,	-0.855577144972329510,	-0.855603027669429860,	-0.855628908227523130,	
+-0.855654786646543600,	-0.855680662926427080,	-0.855706537067108970,	-0.855732409068524990,	-0.855758278930609410,	-0.855784146653298270,	-0.855810012236526640,	-0.855835875680230120,	
+-0.855861736984343760,	-0.855887596148803160,	-0.855913453173543500,	-0.855939308058500270,	-0.855965160803608740,	-0.855991011408804290,	-0.856016859874022430,	-0.856042706199198760,	
+-0.856068550384267880,	-0.856094392429165630,	-0.856120232333827950,	-0.856146070098189100,	-0.856171905722185160,	-0.856197739205751370,	-0.856223570548823250,	-0.856249399751336290,	
+-0.856275226813225760,	-0.856301051734427170,	-0.856326874514875990,	-0.856352695154507630,	-0.856378513653257460,	-0.856404330011061090,	-0.856430144227854240,	-0.856455956303571740,	
+-0.856481766238149200,	-0.856507574031522330,	-0.856533379683626970,	-0.856559183194397610,	-0.856584984563770410,	-0.856610783791680650,	-0.856636580878064050,	-0.856662375822855870,	
+-0.856688168625991840,	-0.856713959287407350,	-0.856739747807037990,	-0.856765534184819270,	-0.856791318420686680,	-0.856817100514576270,	-0.856842880466422650,	-0.856868658276161770,	
+-0.856894433943729330,	-0.856920207469061280,	-0.856945978852092230,	-0.856971748092758110,	-0.856997515190994760,	-0.857023280146737560,	-0.857049042959922240,	-0.857074803630484270,	
+-0.857100562158359280,	-0.857126318543482870,	-0.857152072785790640,	-0.857177824885218320,	-0.857203574841701840,	-0.857229322655175930,	-0.857255068325576740,	-0.857280811852839890,	
+-0.857306553236901410,	-0.857332292477696160,	-0.857358029575160160,	-0.857383764529229150,	-0.857409497339838620,	-0.857435228006924510,	-0.857460956530422200,	-0.857486682910267530,	
+-0.857512407146396090,	-0.857538129238743730,	-0.857563849187245930,	-0.857589566991839080,	-0.857615282652457790,	-0.857640996169038330,	-0.857666707541516420,	-0.857692416769828100,	
+-0.857718123853908330,	-0.857743828793693260,	-0.857769531589118620,	-0.857795232240120110,	-0.857820930746633570,	-0.857846627108594720,	-0.857872321325939160,	-0.857898013398602940,	
+-0.857923703326521680,	-0.857949391109631090,	-0.857975076747867100,	-0.858000760241165780,	-0.858026441589462170,	-0.858052120792692440,	-0.858077797850792410,	-0.858103472763698360,	
+-0.858129145531345230,	-0.858154816153669180,	-0.858180484630606030,	-0.858206150962091740,	-0.858231815148062020,	-0.858257477188452800,	-0.858283137083199920,	-0.858308794832239100,	
+-0.858334450435506380,	-0.858360103892937490,	-0.858385755204468800,	-0.858411404370035270,	-0.858437051389573270,	-0.858462696263018630,	-0.858488338990307630,	-0.858513979571375430,	
+-0.858539618006158190,	-0.858565254294591960,	-0.858590888436612580,	-0.858616520432155970,	-0.858642150281158090,	-0.858667777983554870,	-0.858693403539282140,	-0.858719026948275840,	
+-0.858744648210472140,	-0.858770267325807080,	-0.858795884294216050,	-0.858821499115635210,	-0.858847111790000730,	-0.858872722317248870,	-0.858898330697314690,	-0.858923936930134800,	
+-0.858949541015645020,	-0.858975142953781300,	-0.859000742744479910,	-0.859026340387676560,	-0.859051935883307300,	-0.859077529231308310,	-0.859103120431615410,	-0.859128709484164750,	
+-0.859154296388892740,	-0.859179881145734510,	-0.859205463754626700,	-0.859231044215505110,	-0.859256622528306370,	-0.859282198692965740,	-0.859307772709419490,	-0.859333344577603910,	
+-0.859358914297454810,	-0.859384481868908590,	-0.859410047291901070,	-0.859435610566368520,	-0.859461171692246890,	-0.859486730669472340,	-0.859512287497980920,	-0.859537842177708790,	
+-0.859563394708592550,	-0.859588945090567380,	-0.859614493323569760,	-0.859640039407535970,	-0.859665583342402620,	-0.859691125128104750,	-0.859716664764579090,	-0.859742202251761790,	
+-0.859767737589588910,	-0.859793270777996720,	-0.859818801816921390,	-0.859844330706299060,	-0.859869857446065920,	-0.859895382036158120,	-0.859920904476511820,	-0.859946424767063730,	
+-0.859971942907749140,	-0.859997458898504650,	-0.860022972739266530,	-0.860048484429971500,	-0.860073993970554730,	-0.860099501360953030,	-0.860125006601102580,	-0.860150509690939540,	
+-0.860176010630400280,	-0.860201509419420970,	-0.860227006057937890,	-0.860252500545887310,	-0.860277992883205500,	-0.860303483069828620,	-0.860328971105693620,	-0.860354456990735650,	
+-0.860379940724891550,	-0.860405422308097580,	-0.860430901740290580,	-0.860456379021405810,	-0.860481854151380120,	-0.860507327130149770,	-0.860532797957651140,	-0.860558266633820510,	
+-0.860583733158594160,	-0.860609197531908450,	-0.860634659753699900,	-0.860660119823904560,	-0.860685577742459020,	-0.860711033509299890,	-0.860736487124362790,	-0.860761938587584540,	
+-0.860787387898901300,	-0.860812835058250130,	-0.860838280065566400,	-0.860863722920786940,	-0.860889163623848150,	-0.860914602174686520,	-0.860940038573238420,	-0.860965472819440140,	
+-0.860990904913228160,	-0.861016334854538990,	-0.861041762643309010,	-0.861067188279474590,	-0.861092611762972140,	-0.861118033093738690,	-0.861143452271709630,	-0.861168869296822010,	
+-0.861194284169012670,	-0.861219696888217090,	-0.861245107454372330,	-0.861270515867414770,	-0.861295922127280900,	-0.861321326233907340,	-0.861346728187230350,	-0.861372127987186540,	
+-0.861397525633712520,	-0.861422921126744570,	-0.861448314466219390,	-0.861473705652073370,	-0.861499094684243570,	-0.861524481562665590,	-0.861549866287276480,	-0.861575248858012510,	
+-0.861600629274811070,	-0.861626007537607430,	-0.861651383646338860,	-0.861676757600941870,	-0.861702129401352930,	-0.861727499047508670,	-0.861752866539345690,	-0.861778231876800580,	
+-0.861803595059809750,	-0.861828956088310120,	-0.861854314962237970,	-0.861879671681530460,	-0.861905026246123420,	-0.861930378655953790,	-0.861955728910958170,	-0.861981077011073740,	
+-0.862006422956236080,	-0.862031766746382490,	-0.862057108381449330,	-0.862082447861373560,	-0.862107785186091550,	-0.862133120355540130,	-0.862158453369655910,	-0.862183784228375490,	
+-0.862209112931635600,	-0.862234439479373060,	-0.862259763871524810,	-0.862285086108026680,	-0.862310406188815830,	-0.862335724113828970,	-0.862361039883003280,	-0.862386353496274570,	
+-0.862411664953579900,	-0.862436974254856100,	-0.862462281400039890,	-0.862487586389067970,	-0.862512889221876970,	-0.862538189898403920,	-0.862563488418585320,	-0.862588784782358010,	
+-0.862614078989658690,	-0.862639371040424210,	-0.862664660934591710,	-0.862689948672097140,	-0.862715234252877770,	-0.862740517676870660,	-0.862765798944011840,	-0.862791078054238600,	
+-0.862816355007487550,	-0.862841629803695720,	-0.862866902442799730,	-0.862892172924736520,	-0.862917441249442810,	-0.862942707416855640,	-0.862967971426911620,	-0.862993233279547580,	
+-0.863018492974700570,	-0.863043750512307750,	-0.863069005892305170,	-0.863094259114630000,	-0.863119510179219170,	-0.863144759086010070,	-0.863170005834938640,	-0.863195250425942140,	
+-0.863220492858957520,	-0.863245733133921610,	-0.863270971250771460,	-0.863296207209443890,	-0.863321441009875730,	-0.863346672652004040,	-0.863371902135765650,	-0.863397129461097480,	
+-0.863422354627936930,	-0.863447577636220040,	-0.863472798485884210,	-0.863498017176866470,	-0.863523233709104000,	-0.863548448082533060,	-0.863573660297091040,	-0.863598870352714760,	
+-0.863624078249341400,	-0.863649283986907880,	-0.863674487565351030,	-0.863699688984608030,	-0.863724888244615910,	-0.863750085345311390,	-0.863775280286631750,	-0.863800473068514370,	
+-0.863825663690895310,	-0.863850852153712050,	-0.863876038456901750,	-0.863901222600401810,	-0.863926404584148270,	-0.863951584408078840,	-0.863976762072130370,	-0.864001937576240000,	
+-0.864027110920344790,	-0.864052282104381790,	-0.864077451128288150,	-0.864102617992000830,	-0.864127782695456980,	-0.864152945238593650,	-0.864178105621348000,	-0.864203263843657530,	
+-0.864228419905458400,	-0.864253573806688210,	-0.864278725547284580,	-0.864303875127183760,	-0.864329022546323160,	-0.864354167804640030,	-0.864379310902071430,	-0.864404451838554630,	
+-0.864429590614026690,	-0.864454727228424760,	-0.864479861681686000,	-0.864504993973747580,	-0.864530124104546660,	-0.864555252074020400,	-0.864580377882106510,	-0.864605501528741270,	
+-0.864630623013862290,	-0.864655742337406720,	-0.864680859499312170,	-0.864705974499515030,	-0.864731087337953010,	-0.864756198014563270,	-0.864781306529283090,	-0.864806412882049620,	
+-0.864831517072800040,	-0.864856619101471710,	-0.864881718968001810,	-0.864906816672327610,	-0.864931912214386480,	-0.864957005594115810,	-0.864982096811452330,	-0.865007185866333630,	
+-0.865032272758696870,	-0.865057357488479890,	-0.865082440055619180,	-0.865107520460052240,	-0.865132598701716550,	-0.865157674780549390,	-0.865182748696488040,	-0.865207820449469760,	
+-0.865232890039431930,	-0.865257957466311960,	-0.865283022730047090,	-0.865308085830574610,	-0.865333146767832350,	-0.865358205541756800,	-0.865383262152285780,	-0.865408316599356460,	
+-0.865433368882906890,	-0.865458419002873570,	-0.865483466959194090,	-0.865508512751805850,	-0.865533556380646440,	-0.865558597845653140,	-0.865583637146763340,	-0.865608674283914410,	
+-0.865633709257043860,	-0.865658742066088950,	-0.865683772710987290,	-0.865708801191676150,	-0.865733827508093470,	-0.865758851660175740,	-0.865783873647860800,	-0.865808893471086800,	
+-0.865833911129790020,	-0.865858926623908510,	-0.865883939953379640,	-0.865908951118140920,	-0.865933960118129840,	-0.865958966953283780,	-0.865983971623540460,	-0.866008974128837150,	
+-0.866033974469111350,	-0.866058972644300650,	-0.866083968654342560,	-0.866108962499174910,	-0.866133954178734400,	-0.866158943692959090,	-0.866183931041786370,	-0.866208916225154280,	
+-0.866233899242999540,	-0.866258880095259980,	-0.866283858781873200,	-0.866308835302776800,	-0.866333809657908290,	-0.866358781847205270,	-0.866383751870605230,	-0.866408719728045900,	
+-0.866433685419464750,	-0.866458648944799400,	-0.866483610303987790,	-0.866508569496966750,	-0.866533526523674320,	-0.866558481384048120,	-0.866583434078026070,	-0.866608384605545010,	
+-0.866633332966542990,	-0.866658279160957720,	-0.866683223188726700,	-0.866708165049787540,	-0.866733104744078050,	-0.866758042271535860,	-0.866782977632098440,	-0.866807910825703630,	
+-0.866832841852289040,	-0.866857770711792820,	-0.866882697404151690,	-0.866907621929303820,	-0.866932544287186910,	-0.866957464477739030,	-0.866982382500897100,	-0.867007298356599180,	
+-0.867032212044783090,	-0.867057123565386330,	-0.867082032918346960,	-0.867106940103602340,	-0.867131845121090430,	-0.867156747970748930,	-0.867181648652515570,	-0.867206547166328060,	
+-0.867231443512124110,	-0.867256337689842120,	-0.867281229699418790,	-0.867306119540792400,	-0.867331007213901110,	-0.867355892718681850,	-0.867380776055072910,	-0.867405657223011990,	
+-0.867430536222436930,	-0.867455413053285550,	-0.867480287715495680,	-0.867505160209005030,	-0.867530030533751550,	-0.867554898689672950,	-0.867579764676707050,	-0.867604628494791810,	
+-0.867629490143865480,	-0.867654349623864900,	-0.867679206934728440,	-0.867704062076393940,	-0.867728915048799790,	-0.867753765851882910,	-0.867778614485581690,	-0.867803460949833850,	
+-0.867828305244577320,	-0.867853147369750060,	-0.867877987325289980,	-0.867902825111134810,	-0.867927660727222720,	-0.867952494173491410,	-0.867977325449878820,	-0.868002154556323460,	
+-0.868026981492762250,	-0.868051806259133470,	-0.868076628855375290,	-0.868101449281425960,	-0.868126267537222550,	-0.868151083622703550,	-0.868175897537806770,	-0.868200709282470170,	
+-0.868225518856631910,	-0.868250326260229800,	-0.868275131493201900,	-0.868299934555486150,	-0.868324735447020600,	-0.868349534167743190,	-0.868374330717592400,	-0.868399125096505300,	
+-0.868423917304420480,	-0.868448707341275770,	-0.868473495207009780,	-0.868498280901559670,	-0.868523064424863710,	-0.868547845776860170,	-0.868572624957486990,	-0.868597401966682340,	
+-0.868622176804384140,	-0.868646949470530450,	-0.868671719965059430,	-0.868696488287909020,	-0.868721254439017490,	-0.868746018418322770,	-0.868770780225763480,	-0.868795539861276780,	
+-0.868820297324801260,	-0.868845052616275430,	-0.868869805735636550,	-0.868894556682823120,	-0.868919305457773290,	-0.868944052060425240,	-0.868968796490717010,	-0.868993538748586760,	
+-0.869018278833972760,	-0.869043016746813060,	-0.869067752487045710,	-0.869092486054609090,	-0.869117217449441150,	-0.869141946671480700,	-0.869166673720664920,	-0.869191398596932400,	
+-0.869216121300221410,	-0.869240841830470680,	-0.869265560187617250,	-0.869290276371599950,	-0.869314990382357040,	-0.869339702219826590,	-0.869364411883946860,	-0.869389119374656130,	
+-0.869413824691892660,	-0.869438527835594500,	-0.869463228805700150,	-0.869487927602147660,	-0.869512624224875850,	-0.869537318673822000,	-0.869562010948924820,	-0.869586701050122590,	
+-0.869611388977354130,	-0.869636074730556710,	-0.869660758309669160,	-0.869685439714629640,	-0.869710118945376530,	-0.869734796001848220,	-0.869759470883982870,	-0.869784143591718740,	
+-0.869808814124994330,	-0.869833482483747920,	-0.869858148667917770,	-0.869882812677442720,	-0.869907474512260140,	-0.869932134172308970,	-0.869956791657527370,	-0.869981446967854290,	
+-0.870006100103227100,	-0.870030751063584630,	-0.870055399848865370,	-0.870080046459007610,	-0.870104690893949710,	-0.870129333153630060,	-0.870153973237987040,	-0.870178611146959160,	
+-0.870203246880484780,	-0.870227880438502190,	-0.870252511820949980,	-0.870277141027766880,	-0.870301768058890480,	-0.870326392914259730,	-0.870351015593813450,	-0.870375636097489020,	
+-0.870400254425225730,	-0.870424870576961610,	-0.870449484552635380,	-0.870474096352185530,	-0.870498705975550350,	-0.870523313422668420,	-0.870547918693478140,	-0.870572521787918220,	
+-0.870597122705926820,	-0.870621721447442760,	-0.870646318012404770,	-0.870670912400750560,	-0.870695504612419070,	-0.870720094647348790,	-0.870744682505478760,	-0.870769268186746490,	
+-0.870793851691091140,	-0.870818433018451190,	-0.870843012168765030,	-0.870867589141971490,	-0.870892163938008830,	-0.870916736556815900,	-0.870941306998331060,	-0.870965875262492920,	
+-0.870990441349240090,	-0.871015005258511720,	-0.871039566990245320,	-0.871064126544379920,	-0.871088683920854370,	-0.871113239119607360,	-0.871137792140576960,	-0.871162342983702100,	
+-0.871186891648921270,	-0.871211438136173190,	-0.871235982445396570,	-0.871260524576530030,	-0.871285064529512270,	-0.871309602304281670,	-0.871334137900777070,	-0.871358671318937290,	
+-0.871383202558701160,	-0.871407731620006510,	-0.871432258502792710,	-0.871456783206998150,	-0.871481305732562110,	-0.871505826079422290,	-0.871530344247517960,	-0.871554860236787740,	
+-0.871579374047170450,	-0.871603885678604700,	-0.871628395131029190,	-0.871652902404382760,	-0.871677407498604010,	-0.871701910413631760,	-0.871726411149404750,	-0.871750909705862110,	
+-0.871775406082941800,	-0.871799900280582960,	-0.871824392298724330,	-0.871848882137305160,	-0.871873369796263400,	-0.871897855275538200,	-0.871922338575068400,	-0.871946819694792710,	
+-0.871971298634649950,	-0.871995775394579060,	-0.872020249974518660,	-0.872044722374407550,	-0.872069192594184690,	-0.872093660633788900,	-0.872118126493158900,	-0.872142590172234060,	
+-0.872167051670952320,	-0.872191510989252850,	-0.872215968127074690,	-0.872240423084357120,	-0.872264875861037960,	-0.872289326457056590,	-0.872313774872351950,	-0.872338221106862880,	
+-0.872362665160528180,	-0.872387107033286920,	-0.872411546725077810,	-0.872435984235839900,	-0.872460419565512010,	-0.872484852714032980,	-0.872509283681342400,	-0.872533712467378100,	
+-0.872558139072079460,	-0.872582563495385540,	-0.872606985737235720,	-0.872631405797567930,	-0.872655823676321660,	-0.872680239373435750,	-0.872704652888849240,	-0.872729064222501180,	
+-0.872753473374330400,	-0.872777880344276060,	-0.872802285132276870,	-0.872826687738271990,	-0.872851088162200470,	-0.872875486404001590,	-0.872899882463613610,	-0.872924276340975910,	
+-0.872948668036027550,	-0.872973057548707910,	-0.872997444878955140,	-0.873021830026708860,	-0.873046212991907990,	-0.873070593774491480,	-0.873094972374398590,	-0.873119348791568270,	
+-0.873143723025939570,	-0.873168095077451520,	-0.873192464946043300,	-0.873216832631653840,	-0.873241198134222740,	-0.873265561453688280,	-0.873289922589989830,	-0.873314281543066670,	
+-0.873338638312858180,	-0.873362992899302640,	-0.873387345302339630,	-0.873411695521908340,	-0.873436043557947790,	-0.873460389410397050,	-0.873484733079195390,	-0.873509074564281840,	
+-0.873533413865595690,	-0.873557750983075980,	-0.873582085916661870,	-0.873606418666292520,	-0.873630749231907640,	-0.873655077613445410,	-0.873679403810845520,	-0.873703727824047040,	
+-0.873728049652989670,	-0.873752369297611910,	-0.873776686757853030,	-0.873801002033652520,	-0.873825315124949540,	-0.873849626031683150,	-0.873873934753792820,	-0.873898241291217630,	
+-0.873922545643896820,	-0.873946847811769680,	-0.873971147794775360,	-0.873995445592853580,	-0.874019741205942840,	-0.874044034633982720,	-0.874068325876912410,	-0.874092614934671830,	
+-0.874116901807199250,	-0.874141186494434510,	-0.874165468996316640,	-0.874189749312785260,	-0.874214027443779410,	-0.874238303389238470,	-0.874262577149101830,	-0.874286848723308750,	
+-0.874311118111798510,	-0.874335385314510490,	-0.874359650331384410,	-0.874383913162358860,	-0.874408173807373460,	-0.874432432266367580,	-0.874456688539281160,	-0.874480942626052580,	
+-0.874505194526621570,	-0.874529444240927600,	-0.874553691768910070,	-0.874577937110508240,	-0.874602180265661610,	-0.874626421234309450,	-0.874650660016391360,	-0.874674896611846500,	
+-0.874699131020614470,	-0.874723363242635000,	-0.874747593277846790,	-0.874771821126189560,	-0.874796046787602700,	-0.874820270262026240,	-0.874844491549398580,	-0.874868710649659760,	
+-0.874892927562749170,	-0.874917142288606290,	-0.874941354827170500,	-0.874965565178381310,	-0.874989773342178200,	-0.875013979318500670,	-0.875038183107288200,	-0.875062384708480300,	
+-0.875086584122016450,	-0.875110781347836600,	-0.875134976385879230,	-0.875159169236084500,	-0.875183359898392350,	-0.875207548372741280,	-0.875231734659071340,	-0.875255918757322120,	
+-0.875280100667433000,	-0.875304280389343710,	-0.875328457922993740,	-0.875352633268322580,	-0.875376806425269830,	-0.875400977393775090,	-0.875425146173777870,	-0.875449312765217760,	
+-0.875473477168034920,	-0.875497639382167850,	-0.875521799407556700,	-0.875545957244141080,	-0.875570112891861040,	-0.875594266350655180,	-0.875618417620463770,	-0.875642566701226200,	
+-0.875666713592882280,	-0.875690858295371630,	-0.875715000808633740,	-0.875739141132608420,	-0.875763279267235180,	-0.875787415212453730,	-0.875811548968203790,	-0.875835680534425400,	
+-0.875859809911057390,	-0.875883937098039800,	-0.875908062095312470,	-0.875932184902815330,	-0.875956305520487310,	-0.875980423948268580,	-0.876004540186098750,	-0.876028654233917630,	
+-0.876052766091664830,	-0.876076875759280060,	-0.876100983236703160,	-0.876125088523873720,	-0.876149191620731680,	-0.876173292527216650,	-0.876197391243268680,	-0.876221487768826910,	
+-0.876245582103831410,	-0.876269674248222000,	-0.876293764201938830,	-0.876317851964920740,	-0.876341937537108100,	-0.876366020918440510,	-0.876390102108857930,	-0.876414181108300160,	
+-0.876438257916706820,	-0.876462332534017950,	-0.876486404960173160,	-0.876510475195112380,	-0.876534543238775440,	-0.876558609091102170,	-0.876582672752032720,	-0.876606734221506260,	
+-0.876630793499462820,	-0.876654850585842920,	-0.876678905480585470,	-0.876702958183630750,	-0.876727008694918710,	-0.876751057014389050,	-0.876775103141981700,	-0.876799147077636730,	
+-0.876823188821293730,	-0.876847228372892860,	-0.876871265732373950,	-0.876895300899676820,	-0.876919333874741520,	-0.876943364657508220,	-0.876967393247916060,	-0.876991419645905550,	
+-0.877015443851416390,	-0.877039465864389080,	-0.877063485684762670,	-0.877087503312477530,	-0.877111518747473620,	-0.877135531989690960,	-0.877159543039069400,	-0.877183551895549090,	
+-0.877207558559069840,	-0.877231563029571610,	-0.877255565306994560,	-0.877279565391278600,	-0.877303563282364140,	-0.877327558980190440,	-0.877351552484697760,	-0.877375543795826160,	
+-0.877399532913516130,	-0.877423519837706940,	-0.877447504568338870,	-0.877471487105352050,	-0.877495467448686560,	-0.877519445598282320,	-0.877543421554079490,	-0.877567395316018130,	
+-0.877591366884038270,	-0.877615336258079970,	-0.877639303438083380,	-0.877663268423989010,	-0.877687231215735890,	-0.877711191813264850,	-0.877735150216515710,	-0.877759106425429200,	
+-0.877783060439944360,	-0.877807012260002020,	-0.877830961885542100,	-0.877854909316504780,	-0.877878854552830210,	-0.877902797594458440,	-0.877926738441329730,	-0.877950677093384150,	
+-0.877974613550561940,	-0.877998547812803070,	-0.878022479880047890,	-0.878046409752237020,	-0.878070337429309620,	-0.878094262911206400,	-0.878118186197867970,	-0.878142107289233590,	
+-0.878166026185243980,	-0.878189942885839290,	-0.878213857390959700,	-0.878237769700545570,	-0.878261679814536960,	-0.878285587732874130,	-0.878309493455497360,	-0.878333396982346800,	
+-0.878357298313362840,	-0.878381197448485530,	-0.878405094387655790,	-0.878428989130812800,	-0.878452881677897370,	-0.878476772028849660,	-0.878500660183610500,	-0.878524546142119280,	
+-0.878548429904316700,	-0.878572311470143030,	-0.878596190839538550,	-0.878620068012443630,	-0.878643942988798550,	-0.878667815768543580,	-0.878691686351619090,	-0.878715554737965370,	
+-0.878739420927522770,	-0.878763284920232150,	-0.878787146716032750,	-0.878811006314865530,	-0.878834863716670740,	-0.878858718921389340,	-0.878882571928960580,	-0.878906422739325510,	
+-0.878930271352424300,	-0.878954117768197430,	-0.878977961986585290,	-0.879001804007528250,	-0.879025643830966710,	-0.879049481456841030,	-0.879073316885091600,	-0.879097150115658920,	
+-0.879120981148483800,	-0.879144809983505860,	-0.879168636620665800,	-0.879192461059904230,	-0.879216283301161860,	-0.879240103344378410,	-0.879263921189494590,	-0.879287736836451120,	
+-0.879311550285188260,	-0.879335361535646510,	-0.879359170587766360,	-0.879382977441488300,	-0.879406782096752710,	-0.879430584553500210,	-0.879454384811671260,	-0.879478182871206380,	
+-0.879501978732046500,	-0.879525772394131210,	-0.879549563857401460,	-0.879573353121798180,	-0.879597140187261210,	-0.879620925053731350,	-0.879644707721149110,	-0.879668488189455200,	
+-0.879692266458590000,	-0.879716042528494110,	-0.879739816399108250,	-0.879763588070372690,	-0.879787357542228250,	-0.879811124814615430,	-0.879834889887474710,	-0.879858652760747260,	
+-0.879882413434372790,	-0.879906171908292230,	-0.879929928182446200,	-0.879953682256775840,	-0.879977434131220870,	-0.880001183805722230,	-0.880024931280220750,	-0.880048676554656790,	
+-0.880072419628971310,	-0.880096160503104690,	-0.880119899176997620,	-0.880143635650590840,	-0.880167369923825050,	-0.880191101996640750,	-0.880214831868979090,	-0.880238559540780010,	
+-0.880262285011984450,	-0.880286008282533230,	-0.880309729352367400,	-0.880333448221426900,	-0.880357164889652650,	-0.880380879356985610,	-0.880404591623366260,	-0.880428301688735540,	
+-0.880452009553034040,	-0.880475715216202490,	-0.880499418678181600,	-0.880523119938912190,	-0.880546818998335090,	-0.880570515856391230,	-0.880594210513020670,	-0.880617902968164670,	
+-0.880641593221763830,	-0.880665281273759540,	-0.880688967124091500,	-0.880712650772701110,	-0.880736332219529070,	-0.880760011464516210,	-0.880783688507603360,	-0.880807363348731220,	
+-0.880831035987840630,	-0.880854706424872510,	-0.880878374659767700,	-0.880902040692466910,	-0.880925704522910970,	-0.880949366151041250,	-0.880973025576797570,	-0.880996682800121440,	
+-0.881020337820954010,	-0.881043990639235330,	-0.881067641254906660,	-0.881091289667908840,	-0.881114935878182900,	-0.881138579885669570,	-0.881162221690309780,	-0.881185861292044350,	
+-0.881209498690814330,	-0.881233133886560660,	-0.881256766879224050,	-0.881280397668745550,	-0.881304026255066430,	-0.881327652638126960,	-0.881351276817868290,	-0.881374898794231370,	
+-0.881398518567157670,	-0.881422136136587260,	-0.881445751502461520,	-0.881469364664721370,	-0.881492975623307750,	-0.881516584378161830,	-0.881540190929224310,	-0.881563795276436470,	
+-0.881587397419739020,	-0.881610997359073110,	-0.881634595094379690,	-0.881658190625600250,	-0.881681783952674820,	-0.881705375075545030,	-0.881728963994151790,	-0.881752550708436500,	
+-0.881776135218339530,	-0.881799717523802150,	-0.881823297624765410,	-0.881846875521170470,	-0.881870451212958370,	-0.881894024700070170,	-0.881917595982446900,	-0.881941165060029620,	
+-0.881964731932759370,	-0.881988296600577320,	-0.882011859063425050,	-0.882035419321242630,	-0.882058977373971650,	-0.882082533221553170,	-0.882106086863928880,	-0.882129638301038970,	
+-0.882153187532824900,	-0.882176734559227850,	-0.882200279380188970,	-0.882223821995649420,	-0.882247362405550350,	-0.882270900609832820,	-0.882294436608438090,	-0.882317970401307220,	
+-0.882341501988381460,	-0.882365031369601870,	-0.882388558544910160,	-0.882412083514246710,	-0.882435606277552910,	-0.882459126834770680,	-0.882482645185840080,	-0.882506161330702920,	
+-0.882529675269300370,	-0.882553187001573590,	-0.882576696527463840,	-0.882600203846912400,	-0.882623708959860420,	-0.882647211866249170,	-0.882670712566019920,	-0.882694211059113830,	
+-0.882717707345472280,	-0.882741201425036870,	-0.882764693297747980,	-0.882788182963547440,	-0.882811670422376400,	-0.882835155674176590,	-0.882858638718888480,	-0.882882119556453790,	
+-0.882905598186813800,	-0.882929074609909770,	-0.882952548825683080,	-0.882976020834075000,	-0.882999490635026920,	-0.883022958228480090,	-0.883046423614375910,	-0.883069886792655630,	
+-0.883093347763260980,	-0.883116806526132670,	-0.883140263081212300,	-0.883163717428441240,	-0.883187169567761330,	-0.883210619499113060,	-0.883234067222438250,	-0.883257512737678270,	
+-0.883280956044774520,	-0.883304397143668370,	-0.883327836034301210,	-0.883351272716614510,	-0.883374707190549560,	-0.883398139456047950,	-0.883421569513050840,	-0.883444997361500390,	
+-0.883468423001336880,	-0.883491846432502450,	-0.883515267654938260,	-0.883538686668586480,	-0.883562103473387370,	-0.883585518069283200,	-0.883608930456215140,	-0.883632340634124770,	
+-0.883655748602953480,	-0.883679154362642880,	-0.883702557913134460,	-0.883725959254369590,	-0.883749358386289760,	-0.883772755308836590,	-0.883796150021951550,	-0.883819542525576480,	
+-0.883842932819652210,	-0.883866320904120650,	-0.883889706778923650,	-0.883913090444001900,	-0.883936471899297470,	-0.883959851144751840,	-0.883983228180306720,	-0.884006603005903390,	
+-0.884029975621483550,	-0.884053346026988820,	-0.884076714222360780,	-0.884100080207540830,	-0.884123443982470780,	-0.884146805547092020,	-0.884170164901346810,	-0.884193522045175650,	
+-0.884216876978520690,	-0.884240229701323540,	-0.884263580213526360,	-0.884286928515069630,	-0.884310274605895730,	-0.884333618485946050,	-0.884356960155162410,	-0.884380299613486300,	
+-0.884403636860859430,	-0.884426971897223520,	-0.884450304722520060,	-0.884473635336690990,	-0.884496963739677790,	-0.884520289931422620,	-0.884543613911866200,	-0.884566935680950790,	
+-0.884590255238618120,	-0.884613572584810210,	-0.884636887719467910,	-0.884660200642533370,	-0.884683511353948400,	-0.884706819853654510,	-0.884730126141593740,	-0.884753430217707580,	
+-0.884776732081937860,	-0.884800031734226280,	-0.884823329174514670,	-0.884846624402744750,	-0.884869917418858560,	-0.884893208222797270,	-0.884916496814502910,	-0.884939783193917420,	
+-0.884963067360982740,	-0.884986349315640020,	-0.885009629057831540,	-0.885032906587498890,	-0.885056181904583910,	-0.885079455009028630,	-0.885102725900774550,	-0.885125994579763820,	
+-0.885149261045937940,	-0.885172525299238950,	-0.885195787339608800,	-0.885219047166988960,	-0.885242304781322040,	-0.885265560182548980,	-0.885288813370611940,	-0.885312064345453290,	
+-0.885335313107014080,	-0.885358559655236580,	-0.885381803990062720,	-0.885405046111434340,	-0.885428286019293350,	-0.885451523713581600,	-0.885474759194241010,	-0.885497992461213630,	
+-0.885521223514441180,	-0.885544452353865700,	-0.885567678979429120,	-0.885590903391073710,	-0.885614125588740640,	-0.885637345572372280,	-0.885660563341910570,	-0.885683778897297880,	
+-0.885706992238475270,	-0.885730203365385220,	-0.885753412277969670,	-0.885776618976170550,	-0.885799823459929910,	-0.885823025729189690,	-0.885846225783891830,	-0.885869423623978580,	
+-0.885892619249391670,	-0.885915812660073240,	-0.885939003855965580,	-0.885962192837010170,	-0.885985379603149160,	-0.886008564154324720,	-0.886031746490479330,	-0.886054926611554160,	
+-0.886078104517491690,	-0.886101280208233870,	-0.886124453683722950,	-0.886147624943900760,	-0.886170793988709680,	-0.886193960818091430,	-0.886217125431988380,	-0.886240287830342590,	
+-0.886263448013095980,	-0.886286605980191160,	-0.886309761731569500,	-0.886332915267173390,	-0.886356066586944990,	-0.886379215690826780,	-0.886402362578760150,	-0.886425507250687580,	
+-0.886448649706551350,	-0.886471789946293390,	-0.886494927969856070,	-0.886518063777181340,	-0.886541197368211460,	-0.886564328742888600,	-0.886587457901155010,	-0.886610584842952630,	
+-0.886633709568224290,	-0.886656832076911150,	-0.886679952368956030,	-0.886703070444301080,	-0.886726186302888800,	-0.886749299944660560,	-0.886772411369559200,	-0.886795520577526750,	
+-0.886818627568505490,	-0.886841732342437680,	-0.886864834899265600,	-0.886887935238931390,	-0.886911033361377330,	-0.886934129266545690,	-0.886957222954378730,	-0.886980314424818620,	
+-0.887003403677808280,	-0.887026490713288980,	-0.887049575531203450,	-0.887072658131493940,	-0.887095738514103170,	-0.887118816678972740,	-0.887141892626045260,	-0.887164966355262980,	
+-0.887188037866568300,	-0.887211107159903590,	-0.887234174235211000,	-0.887257239092433040,	-0.887280301731512070,	-0.887303362152390250,	-0.887326420355009970,	-0.887349476339314160,	
+-0.887372530105244190,	-0.887395581652742900,	-0.887418630981752670,	-0.887441678092216300,	-0.887464722984075300,	-0.887487765657272500,	-0.887510806111750260,	-0.887533844347450970,	
+-0.887556880364317120,	-0.887579914162291090,	-0.887602945741315260,	-0.887625975101332010,	-0.887649002242283940,	-0.887672027164113310,	-0.887695049866762950,	-0.887718070350174690,	
+-0.887741088614291130,	-0.887764104659054860,	-0.887787118484408830,	-0.887810130090294520,	-0.887833139476654990,	-0.887856146643432490,	-0.887879151590569630,	-0.887902154318008900,	
+-0.887925154825692900,	-0.887948153113563900,	-0.887971149181564500,	-0.887994143029637310,	-0.888017134657724690,	-0.888040124065769710,	-0.888063111253713950,	-0.888086096221500480,	
+-0.888109078969071650,	-0.888132059496370640,	-0.888155037803339040,	-0.888178013889919900,	-0.888200987756055600,	-0.888223959401688970,	-0.888246928826762370,	-0.888269896031218420,	
+-0.888292861014999820,	-0.888315823778048960,	-0.888338784320308660,	-0.888361742641721300,	-0.888384698742229580,	-0.888407652621776570,	-0.888430604280304070,	-0.888453553717754920,	
+-0.888476500934072040,	-0.888499445929198160,	-0.888522388703075430,	-0.888545329255646550,	-0.888568267586854480,	-0.888591203696641680,	-0.888614137584950890,	-0.888637069251724810,	
+-0.888659998696905930,	-0.888682925920437180,	-0.888705850922261060,	-0.888728773702320280,	-0.888751694260558000,	-0.888774612596916150,	-0.888797528711337660,	-0.888820442603765470,	
+-0.888843354274142410,	-0.888866263722410730,	-0.888889170948513270,	-0.888912075952392970,	-0.888934978733992410,	-0.888957879293254430,	-0.888980777630121730,	-0.889003673744537150,	
+-0.889026567636443280,	-0.889049459305783160,	-0.889072348752499190,	-0.889095235976534950,	-0.889118120977832050,	-0.889141003756333980,	-0.889163884311983340,	-0.889186762644723410,	
+-0.889209638754496100,	-0.889232512641244700,	-0.889255384304912130,	-0.889278253745441010,	-0.889301120962774250,	-0.889323985956854690,	-0.889346848727625260,	-0.889369709275028670,	
+-0.889392567599007760,	-0.889415423699505440,	-0.889438277576464990,	-0.889461129229828450,	-0.889483978659538990,	-0.889506825865539750,	-0.889529670847773680,	-0.889552513606183150,	
+-0.889575354140711320,	-0.889598192451301010,	-0.889621028537895380,	-0.889643862400437020,	-0.889666694038869110,	-0.889689523453134460,	-0.889712350643175890,	-0.889735175608936560,	
+-0.889757998350359290,	-0.889780818867386910,	-0.889803637159963020,	-0.889826453228029560,	-0.889849267071530000,	-0.889872078690407630,	-0.889894888084604710,	-0.889917695254064610,	
+-0.889940500198730170,	-0.889963302918544530,	-0.889986103413450640,	-0.890008901683391530,	-0.890031697728310140,	-0.890054491548149420,	-0.890077283142852500,	-0.890100072512362450,	
+-0.890122859656622190,	-0.890145644575575210,	-0.890168427269163680,	-0.890191207737331070,	-0.890213985980020440,	-0.890236761997175270,	-0.890259535788737730,	-0.890282307354651410,	
+-0.890305076694859370,	-0.890327843809304520,	-0.890350608697930150,	-0.890373371360679290,	-0.890396131797494880,	-0.890418890008320310,	-0.890441645993098390,	-0.890464399751772380,	
+-0.890487151284285790,	-0.890509900590580880,	-0.890532647670601250,	-0.890555392524289950,	-0.890578135151590680,	-0.890600875552445600,	-0.890623613726798320,	-0.890646349674592000,	
+-0.890669083395769780,	-0.890691814890274940,	-0.890714544158050510,	-0.890737271199039780,	-0.890759996013185780,	-0.890782718600431900,	-0.890805438960721170,	-0.890828157093997210,	
+-0.890850873000202490,	-0.890873586679280520,	-0.890896298131174660,	-0.890919007355828410,	-0.890941714353184370,	-0.890964419123185910,	-0.890987121665776430,	-0.891009821980899170,	
+-0.891032520068497310,	-0.891055215928514220,	-0.891077909560893060,	-0.891100600965577080,	-0.891123290142509570,	-0.891145977091633900,	-0.891168661812893340,	-0.891191344306231480,	
+-0.891214024571590820,	-0.891236702608915190,	-0.891259378418148170,	-0.891282051999232270,	-0.891304723352111190,	-0.891327392476728430,	-0.891350059373027140,	-0.891372724040950580,	
+-0.891395386480442360,	-0.891418046691445640,	-0.891440704673903790,	-0.891463360427760200,	-0.891486013952958230,	-0.891508665249441170,	-0.891531314317152820,	-0.891553961156035800,	
+-0.891576605766033920,	-0.891599248147090570,	-0.891621888299149460,	-0.891644526222153180,	-0.891667161916045670,	-0.891689795380770090,	-0.891712426616270150,	-0.891735055622489230,	
+-0.891757682399370480,	-0.891780306946857610,	-0.891802929264894020,	-0.891825549353423060,	-0.891848167212388240,	-0.891870782841733380,	-0.891893396241401180,	-0.891916007411335480,	
+-0.891938616351479750,	-0.891961223061777940,	-0.891983827542172650,	-0.892006429792607800,	-0.892029029813026790,	-0.892051627603373310,	-0.892074223163590750,	-0.892096816493622600,	
+-0.892119407593412350,	-0.892141996462903710,	-0.892164583102039940,	-0.892187167510764770,	-0.892209749689022110,	-0.892232329636754700,	-0.892254907353906450,	-0.892277482840420850,	
+-0.892300056096241970,	-0.892322627121312610,	-0.892345195915576710,	-0.892367762478977760,	-0.892390326811459360,	-0.892412888912965220,	-0.892435448783438830,	-0.892458006422823800,	
+-0.892480561831063830,	-0.892503115008102420,	-0.892525665953883160,	-0.892548214668349770,	-0.892570761151446290,	-0.892593305403115430,	-0.892615847423301360,	-0.892638387211948100,	
+-0.892660924768998390,	-0.892683460094396360,	-0.892705993188085740,	-0.892728524050010130,	-0.892751052680113230,	-0.892773579078338650,	-0.892796103244630210,	-0.892818625178931400,	
+-0.892841144881186160,	-0.892863662351337960,	-0.892886177589330640,	-0.892908690595108250,	-0.892931201368613700,	-0.892953709909791170,	-0.892976216218584470,	-0.892998720294937540,	
+-0.893021222138793420,	-0.893043721750096160,	-0.893066219128789700,	-0.893088714274817730,	-0.893111207188123870,	-0.893133697868652040,	-0.893156186316345970,	-0.893178672531149460,	
+-0.893201156513006240,	-0.893223638261860130,	-0.893246117777655280,	-0.893268595060334740,	-0.893291070109842770,	-0.893313542926123080,	-0.893336013509119950,	-0.893358481858776420,	
+-0.893380947975036640,	-0.893403411857844550,	-0.893425873507143860,	-0.893448332922878510,	-0.893470790104992420,	-0.893493245053429200,	-0.893515697768133000,	-0.893538148249047430,	
+-0.893560596496116630,	-0.893583042509284660,	-0.893605486288494680,	-0.893627927833690940,	-0.893650367144817490,	-0.893672804221818500,	-0.893695239064636990,	-0.893717671673217470,	
+-0.893740102047503760,	-0.893762530187439790,	-0.893784956092969480,	-0.893807379764036900,	-0.893829801200585750,	-0.893852220402560070,	-0.893874637369903910,	-0.893897052102561100,	
+-0.893919464600475780,	-0.893941874863592110,	-0.893964282891853370,	-0.893986688685203920,	-0.894009092243588040,	-0.894031493566949220,	-0.894053892655231500,	-0.894076289508379140,	
+-0.894098684126336090,	-0.894121076509046260,	-0.894143466656453720,	-0.894165854568502620,	-0.894188240245136770,	-0.894210623686300440,	-0.894233004891937470,	-0.894255383861991990,	
+-0.894277760596408400,	-0.894300135095130070,	-0.894322507358101480,	-0.894344877385266470,	-0.894367245176569740,	-0.894389610731954550,	-0.894411974051365300,	-0.894434335134746130,	
+-0.894456693982041080,	-0.894479050593194210,	-0.894501404968149890,	-0.894523757106851950,	-0.894546107009244640,	-0.894568454675272130,	-0.894590800104878350,	-0.894613143298008120,	
+-0.894635484254604480,	-0.894657822974612270,	-0.894680159457975410,	-0.894702493704638610,	-0.894724825714545150,	-0.894747155487639610,	-0.894769483023866160,	-0.894791808323169070,	
+-0.894814131385492370,	-0.894836452210780450,	-0.894858770798977350,	-0.894881087150027340,	-0.894903401263874580,	-0.894925713140463320,	-0.894948022779738170,	-0.894970330181642630,	
+-0.894992635346121170,	-0.895014938273118180,	-0.895037238962578250,	-0.895059537414444770,	-0.895081833628662450,	-0.895104127605175660,	-0.895126419343928450,	-0.895148708844865190,	
+-0.895170996107930160,	-0.895193281133067730,	-0.895215563920222060,	-0.895237844469337410,	-0.895260122780358160,	-0.895282398853228690,	-0.895304672687893490,	-0.895326944284296270,	
+-0.895349213642381740,	-0.895371480762094610,	-0.895393745643378260,	-0.895416008286177620,	-0.895438268690436970,	-0.895460526856100560,	-0.895482782783112890,	-0.895505036471418210,	
+-0.895527287920961030,	-0.895549537131685610,	-0.895571784103536330,	-0.895594028836457560,	-0.895616271330393790,	-0.895638511585289730,	-0.895660749601088880,	-0.895682985377736270,	
+-0.895705218915176180,	-0.895727450213353430,	-0.895749679272211610,	-0.895771906091695660,	-0.895794130671749960,	-0.895816353012318880,	-0.895838573113346910,	-0.895860790974778550,	
+-0.895883006596558170,	-0.895905219978630370,	-0.895927431120939420,	-0.895949640023429920,	-0.895971846686046680,	-0.895994051108733540,	-0.896016253291435190,	-0.896038453234096140,	
+-0.896060650936661430,	-0.896082846399074760,	-0.896105039621280850,	-0.896127230603224410,	-0.896149419344849930,	-0.896171605846101890,	-0.896193790106924790,	-0.896215972127263230,	
+-0.896238151907061690,	-0.896260329446264880,	-0.896282504744817190,	-0.896304677802663540,	-0.896326848619747980,	-0.896349017196015230,	-0.896371183531409880,	-0.896393347625876970,	
+-0.896415509479360330,	-0.896437669091804890,	-0.896459826463155360,	-0.896481981593356240,	-0.896504134482352110,	-0.896526285130087700,	-0.896548433536507480,	-0.896570579701556290,	
+-0.896592723625178610,	-0.896614865307319150,	-0.896637004747922410,	-0.896659141946933640,	-0.896681276904296660,	-0.896703409619956430,	-0.896725540093858080,	-0.896747668325945550,	
+-0.896769794316163770,	-0.896791918064457460,	-0.896814039570771440,	-0.896836158835050300,	-0.896858275857238760,	-0.896880390637281640,	-0.896902503175123430,	-0.896924613470708950,	
+-0.896946721523982910,	-0.896968827334890140,	-0.896990930903375670,	-0.897013032229383560,	-0.897035131312858720,	-0.897057228153746110,	-0.897079322751990870,	-0.897101415107536940,	
+-0.897123505220329460,	-0.897145593090313160,	-0.897167678717432860,	-0.897189762101633480,	-0.897211843242859630,	-0.897233922141056130,	-0.897255998796167910,	-0.897278073208139570,	
+-0.897300145376916160,	-0.897322215302442720,	-0.897344282984663400,	-0.897366348423523360,	-0.897388411618967430,	-0.897410472570940860,	-0.897432531279387710,	-0.897454587744253240,	
+-0.897476641965482380,	-0.897498693943019840,	-0.897520743676810560,	-0.897542791166799470,	-0.897564836412931280,	-0.897586879415151140,	-0.897608920173403770,	-0.897630958687634100,	
+-0.897652994957787390,	-0.897675028983807800,	-0.897697060765640600,	-0.897719090303230830,	-0.897741117596523750,	-0.897763142645463420,	-0.897785165449995200,	-0.897807186010064150,	
+-0.897829204325615080,	-0.897851220396593040,	-0.897873234222942850,	-0.897895245804609670,	-0.897917255141538420,	-0.897939262233673930,	-0.897961267080961360,	-0.897983269683345520,	
+-0.898005270040772020,	-0.898027268153184900,	-0.898049264020529540,	-0.898071257642751530,	-0.898093249019794930,	-0.898115238151605210,	-0.898137225038127430,	-0.898159209679306510,	
+-0.898181192075087620,	-0.898203172225415790,	-0.898225150130235960,	-0.898247125789493280,	-0.898269099203132800,	-0.898291070371099560,	-0.898313039293338610,	-0.898335005969795540,	
+-0.898356970400414510,	-0.898378932585141010,	-0.898400892523920300,	-0.898422850216697650,	-0.898444805663417450,	-0.898466758864025380,	-0.898488709818466290,	-0.898510658526685440,	
+-0.898532604988627970,	-0.898554549204238940,	-0.898576491173463610,	-0.898598430896247020,	-0.898620368372534340,	-0.898642303602270820,	-0.898664236585401840,	-0.898686167321871900,	
+-0.898708095811626580,	-0.898730022054610940,	-0.898751946050770690,	-0.898773867800050200,	-0.898795787302395070,	-0.898817704557750450,	-0.898839619566061510,	-0.898861532327273500,	
+-0.898883442841331810,	-0.898905351108181370,	-0.898927257127767660,	-0.898949160900035740,	-0.898971062424930860,	-0.898992961702398840,	-0.899014858732383960,	-0.899036753514831920,	
+-0.899058646049687990,	-0.899080536336897880,	-0.899102424376406080,	-0.899124310168158080,	-0.899146193712099470,	-0.899168075008175300,	-0.899189954056330840,	-0.899211830856511680,	
+-0.899233705408662880,	-0.899255577712729790,	-0.899277447768657700,	-0.899299315576392090,	-0.899321181135878560,	-0.899343044447061590,	-0.899364905509887120,	-0.899386764324300310,	
+-0.899408620890247090,	-0.899430475207671830,	-0.899452327276520470,	-0.899474177096738160,	-0.899496024668270500,	-0.899517869991062760,	-0.899539713065060420,	-0.899561553890208640,	
+-0.899583392466453140,	-0.899605228793739050,	-0.899627062872012000,	-0.899648894701217120,	-0.899670724281300570,	-0.899692551612206740,	-0.899714376693881430,	-0.899736199526270370,	
+-0.899758020109319050,	-0.899779838442972380,	-0.899801654527176090,	-0.899823468361875660,	-0.899845279947016570,	-0.899867089282544220,	-0.899888896368404190,	-0.899910701204541970,	
+-0.899932503790902950,	-0.899954304127432710,	-0.899976102214076650,	-0.899997898050780790,	-0.900019691637489740,	-0.900041482974149430,	-0.900063272060705470,	-0.900085058897103660,	
+-0.900106843483288950,	-0.900128625819207050,	-0.900150405904803550,	-0.900172183740024060,	-0.900193959324814160,	-0.900215732659119250,	-0.900237503742885140,	-0.900259272576057200,	
+-0.900281039158581040,	-0.900302803490402370,	-0.900324565571467010,	-0.900346325401719880,	-0.900368082981106930,	-0.900389838309573750,	-0.900411591387066500,	-0.900433342213529660,	
+-0.900455090788909620,	-0.900476837113151850,	-0.900498581186201960,	-0.900520323008005550,	-0.900542062578508440,	-0.900563799897656110,	-0.900585534965394290,	-0.900607267781668660,	
+-0.900628998346424850,	-0.900650726659608880,	-0.900672452721165810,	-0.900694176531041560,	-0.900715898089181840,	-0.900737617395532820,	-0.900759334450039310,	-0.900781049252647460,	
+-0.900802761803302990,	-0.900824472101951600,	-0.900846180148539120,	-0.900867885943011150,	-0.900889589485313500,	-0.900911290775391780,	-0.900932989813191920,	-0.900954686598659520,	
+-0.900976381131740390,	-0.900998073412380810,	-0.901019763440525590,	-0.901041451216120890,	-0.901063136739112650,	-0.901084820009446900,	-0.901106501027068800,	-0.901128179791924390,	
+-0.901149856303959500,	-0.901171530563120050,	-0.901193202569351760,	-0.901214872322600450,	-0.901236539822811930,	-0.901258205069932040,	-0.901279868063906700,	-0.901301528804681730,	
+-0.901323187292203180,	-0.901344843526416420,	-0.901366497507267490,	-0.901388149234702340,	-0.901409798708667110,	-0.901431445929107070,	-0.901453090895968480,	-0.901474733609197050,	
+-0.901496374068738840,	-0.901518012274539650,	-0.901539648226545530,	-0.901561281924702200,	-0.901582913368955690,	-0.901604542559251930,	-0.901626169495536760,	-0.901647794177756530,	
+-0.901669416605856530,	-0.901691036779782910,	-0.901712654699481810,	-0.901734270364899280,	-0.901755883775980820,	-0.901777494932672560,	-0.901799103834920680,	-0.901820710482670980,	
+-0.901842314875869520,	-0.901863917014462220,	-0.901885516898395130,	-0.901907114527614300,	-0.901928709902065640,	-0.901950303021695320,	-0.901971893886449490,	-0.901993482496273650,	
+-0.902015068851113930,	-0.902036652950916730,	-0.902058234795628190,	-0.902079814385193690,	-0.902101391719559610,	-0.902122966798672100,	-0.902144539622477200,	-0.902166110190920970,	
+-0.902187678503949430,	-0.902209244561508640,	-0.902230808363544750,	-0.902252369910003900,	-0.902273929200832160,	-0.902295486235975440,	-0.902317041015380570,	-0.902338593538992590,	
+-0.902360143806758220,	-0.902381691818623820,	-0.902403237574534780,	-0.902424781074437690,	-0.902446322318278590,	-0.902467861306003760,	-0.902489398037559230,	-0.902510932512891160,	
+-0.902532464731945820,	-0.902553994694669350,	-0.902575522401007910,	-0.902597047850907550,	-0.902618571044314640,	-0.902640091981175670,	-0.902661610661436130,	-0.902683127085042500,	
+-0.902704641251941160,	-0.902726153162078490,	-0.902747662815400090,	-0.902769170211852550,	-0.902790675351382020,	-0.902812178233934890,	-0.902833678859457310,	-0.902855177227895430,	
+-0.902876673339195630,	-0.902898167193304290,	-0.902919658790167450,	-0.902941148129731360,	-0.902962635211942870,	-0.902984120036747440,	-0.903005602604091680,	-0.903027082913921970,	
+-0.903048560966184800,	-0.903070036760825980,	-0.903091510297792000,	-0.903112981577029240,	-0.903134450598484070,	-0.903155917362102770,	-0.903177381867831700,	-0.903198844115617130,	
+-0.903220304105405440,	-0.903241761837143000,	-0.903263217310776190,	-0.903284670526251610,	-0.903306121483515080,	-0.903327570182513200,	-0.903349016623192450,	-0.903370460805499540,	
+-0.903391902729379970,	-0.903413342394780770,	-0.903434779801648210,	-0.903456214949928670,	-0.903477647839568520,	-0.903499078470514360,	-0.903520506842712460,	-0.903541932956109290,	
+-0.903563356810651360,	-0.903584778406284930,	-0.903606197742956590,	-0.903627614820613160,	-0.903649029639200350,	-0.903670442198664880,	-0.903691852498953780,	-0.903713260540012550,	
+-0.903734666321788230,	-0.903756069844227290,	-0.903777471107276130,	-0.903798870110881340,	-0.903820266854989280,	-0.903841661339546580,	-0.903863053564499810,	-0.903884443529795360,	
+-0.903905831235379710,	-0.903927216681199570,	-0.903948599867201770,	-0.903969980793332130,	-0.903991359459537460,	-0.904012735865764470,	-0.904034110011959880,	-0.904055481898069720,	
+-0.904076851524040940,	-0.904098218889819890,	-0.904119583995353420,	-0.904140946840587880,	-0.904162307425470100,	-0.904183665749946460,	-0.904205021813963670,	-0.904226375617468330,	
+-0.904247727160407020,	-0.904269076442726800,	-0.904290423464373490,	-0.904311768225294130,	-0.904333110725435430,	-0.904354450964744210,	-0.904375788943166500,	-0.904397124660649370,	
+-0.904418458117139500,	-0.904439789312583400,	-0.904461118246927760,	-0.904482444920119420,	-0.904503769332104970,	-0.904525091482831000,	-0.904546411372244450,	-0.904567729000291700,	
+-0.904589044366920110,	-0.904610357472075520,	-0.904631668315705070,	-0.904652976897755370,	-0.904674283218173670,	-0.904695587276905910,	-0.904716889073899130,	-0.904738188609100160,	
+-0.904759485882455690,	-0.904780780893912450,	-0.904802073643417360,	-0.904823364130917020,	-0.904844652356358360,	-0.904865938319687980,	-0.904887222020852810,	-0.904908503459799560,	
+-0.904929782636475390,	-0.904951059550826440,	-0.904972334202799770,	-0.904993606592342740,	-0.905014876719401280,	-0.905036144583922560,	-0.905057410185853620,	-0.905078673525141040,	
+-0.905099934601731770,	-0.905121193415572730,	-0.905142449966610640,	-0.905163704254792530,	-0.905184956280065120,	-0.905206206042375230,	-0.905227453541669890,	-0.905248698777896380,	
+-0.905269941751000620,	-0.905291182460929990,	-0.905312420907631530,	-0.905333657091052290,	-0.905354891011138640,	-0.905376122667837620,	-0.905397352061096390,	-0.905418579190861770,	
+-0.905439804057080690,	-0.905461026659700070,	-0.905482246998666970,	-0.905503465073928200,	-0.905524680885430700,	-0.905545894433121610,	-0.905567105716948100,	-0.905588314736856410,	
+-0.905609521492794060,	-0.905630725984707840,	-0.905651928212545140,	-0.905673128176252230,	-0.905694325875776580,	-0.905715521311065140,	-0.905736714482064830,	-0.905757905388722690,	
+-0.905779094030985890,	-0.905800280408801230,	-0.905821464522115980,	-0.905842646370877080,	-0.905863825955031450,	-0.905885003274526810,	-0.905906178329309090,	-0.905927351119326100,	
+-0.905948521644524550,	-0.905969689904852160,	-0.905990855900255190,	-0.906012019630681120,	-0.906033181096076890,	-0.906054340296389870,	-0.906075497231566880,	-0.906096651901555190,	
+-0.906117804306301840,	-0.906138954445753990,	-0.906160102319858660,	-0.906181247928563250,	-0.906202391271814570,	-0.906223532349560320,	-0.906244671161746900,	-0.906265807708321880,	
+-0.906286941989232650,	-0.906308074004425590,	-0.906329203753848510,	-0.906350331237448350,	-0.906371456455172360,	-0.906392579406967710,	-0.906413700092781550,	-0.906434818512561250,	
+-0.906455934666253850,	-0.906477048553806620,	-0.906498160175166820,	-0.906519269530281610,	-0.906540376619098590,	-0.906561481441564230,	-0.906582583997626150,	-0.906603684287231700,	
+-0.906624782310328280,	-0.906645878066862590,	-0.906666971556782220,	-0.906688062780034440,	-0.906709151736566520,	-0.906730238426325720,	-0.906751322849259190,	-0.906772405005314530,	
+-0.906793484894438780,	-0.906814562516579330,	-0.906835637871683420,	-0.906856710959698780,	-0.906877781780572100,	-0.906898850334250880,	-0.906919916620682610,	-0.906940980639814880,	
+-0.906962042391594280,	-0.906983101875968640,	-0.907004159092885230,	-0.907025214042291420,	-0.907046266724134460,	-0.907067317138361970,	-0.907088365284921210,	-0.907109411163759430,	
+-0.907130454774824240,	-0.907151496118062780,	-0.907172535193423110,	-0.907193572000851600,	-0.907214606540296180,	-0.907235638811704330,	-0.907256668815023650,	-0.907277696550200960,	
+-0.907298722017184090,	-0.907319745215920290,	-0.907340766146357280,	-0.907361784808442320,	-0.907382801202122780,	-0.907403815327346370,	-0.907424827184060370,	-0.907445836772212240,	
+-0.907466844091749600,	-0.907487849142619820,	-0.907508851924770820,	-0.907529852438149320,	-0.907550850682703140,	-0.907571846658380200,	-0.907592840365127330,	-0.907613831802892350,	
+-0.907634820971622740,	-0.907655807871266100,	-0.907676792501770020,	-0.907697774863081900,	-0.907718754955149310,	-0.907739732777919860,	-0.907760708331341040,	-0.907781681615360550,	
+-0.907802652629925770,	-0.907823621374984730,	-0.907844587850484270,	-0.907865552056372320,	-0.907886513992596570,	-0.907907473659104850,	-0.907928431055844090,	-0.907949386182762330,	
+-0.907970339039806950,	-0.907991289626925880,	-0.908012237944066490,	-0.908033183991176500,	-0.908054127768203600,	-0.908075069275095290,	-0.908096008511799390,	-0.908116945478263490,	
+-0.908137880174435530,	-0.908158812600262540,	-0.908179742755692470,	-0.908200670640673110,	-0.908221596255152420,	-0.908242519599077420,	-0.908263440672396060,	-0.908284359475056040,	
+-0.908305276007005170,	-0.908326190268191170,	-0.908347102258561630,	-0.908368011978064380,	-0.908388919426647120,	-0.908409824604257450,	-0.908430727510843310,	-0.908451628146352720,	
+-0.908472526510732630,	-0.908493422603931290,	-0.908514316425896420,	-0.908535207976576050,	-0.908556097255917350,	-0.908576984263868350,	-0.908597869000376870,	-0.908618751465390840,	
+-0.908639631658857860,	-0.908660509580725750,	-0.908681385230942440,	-0.908702258609455640,	-0.908723129716213160,	-0.908743998551162950,	-0.908764865114252700,	-0.908785729405430560,	
+-0.908806591424643820,	-0.908827451171840610,	-0.908848308646969080,	-0.908869163849976510,	-0.908890016780810940,	-0.908910867439420400,	-0.908931715825752610,	-0.908952561939755600,	
+-0.908973405781377200,	-0.908994247350565220,	-0.909015086647267600,	-0.909035923671432380,	-0.909056758423007260,	-0.909077590901940290,	-0.909098421108179620,	-0.909119249041672630,	
+-0.909140074702367570,	-0.909160898090212170,	-0.909181719205155000,	-0.909202538047143130,	-0.909223354616124910,	-0.909244168912048290,	-0.909264980934861300,	-0.909285790684511760,	
+-0.909306598160947830,	-0.909327403364117440,	-0.909348206293968400,	-0.909369006950448980,	-0.909389805333507330,	-0.909410601443090830,	-0.909431395279147850,	-0.909452186841626430,	
+-0.909472976130474400,	-0.909493763145640010,	-0.909514547887071530,	-0.909535330354716450,	-0.909556110548522920,	-0.909576888468439090,	-0.909597664114413120,	-0.909618437486393040,	
+-0.909639208584326790,	-0.909659977408162510,	-0.909680743957848260,	-0.909701508233332510,	-0.909722270234562760,	-0.909743029961487260,	-0.909763787414054060,	-0.909784542592211530,	
+-0.909805295495907610,	-0.909826046125090880,	-0.909846794479708620,	-0.909867540559709310,	-0.909888284365041210,	-0.909909025895652370,	-0.909929765151491040,	-0.909950502132505280,	
+-0.909971236838643230,	-0.909991969269853040,	-0.910012699426082980,	-0.910033427307281540,	-0.910054152913396200,	-0.910074876244375440,	-0.910095597300167420,	-0.910116316080720520,	
+-0.910137032585983220,	-0.910157746815902890,	-0.910178458770428130,	-0.910199168449507320,	-0.910219875853088610,	-0.910240580981120150,	-0.910261283833550320,	-0.910281984410327150,	
+-0.910302682711399140,	-0.910323378736714320,	-0.910344072486221510,	-0.910364763959868100,	-0.910385453157602890,	-0.910406140079373930,	-0.910426824725129590,	-0.910447507094818250,	
+-0.910468187188388510,	-0.910488865005787960,	-0.910509540546965200,	-0.910530213811868610,	-0.910550884800446550,	-0.910571553512647180,	-0.910592219948418990,	-0.910612884107710130,	
+-0.910633545990469200,	-0.910654205596644670,	-0.910674862926184380,	-0.910695517979036810,	-0.910716170755150540,	-0.910736821254473750,	-0.910757469476955020,	-0.910778115422542940,	
+-0.910798759091185130,	-0.910819400482830500,	-0.910840039597427430,	-0.910860676434924190,	-0.910881310995269140,	-0.910901943278411010,	-0.910922573284297930,	-0.910943201012878400,	
+-0.910963826464101230,	-0.910984449637914250,	-0.911005070534266050,	-0.911025689153105110,	-0.911046305494380040,	-0.911066919558039200,	-0.911087531344031420,	-0.911108140852304400,	
+-0.911128748082807080,	-0.911149353035487830,	-0.911169955710295240,	-0.911190556107177810,	-0.911211154226084010,	-0.911231750066962220,	-0.911252343629761040,	-0.911272934914429070,	
+-0.911293523920915120,	-0.911314110649167010,	-0.911334695099133670,	-0.911355277270763490,	-0.911375857164005150,	-0.911396434778807500,	-0.911417010115118440,	-0.911437583172886920,	
+-0.911458153952061310,	-0.911478722452590430,	-0.911499288674422650,	-0.911519852617506680,	-0.911540414281791110,	-0.911560973667224550,	-0.911581530773755480,	-0.911602085601332930,	
+-0.911622638149904850,	-0.911643188419420160,	-0.911663736409827450,	-0.911684282121075440,	-0.911704825553112720,	-0.911725366705888330,	-0.911745905579350200,	-0.911766442173447270,	
+-0.911786976488128120,	-0.911807508523341690,	-0.911828038279036360,	-0.911848565755161040,	-0.911869090951664240,	-0.911889613868494760,	-0.911910134505601540,	-0.911930652862932730,	
+-0.911951168940437150,	-0.911971682738063730,	-0.911992194255761170,	-0.912012703493477960,	-0.912033210451163480,	-0.912053715128765650,	-0.912074217526233410,	-0.912094717643515680,	
+-0.912115215480561180,	-0.912135711037318610,	-0.912156204313736780,	-0.912176695309764420,	-0.912197184025350330,	-0.912217670460443660,	-0.912238154614992360,	-0.912258636488945780,	
+-0.912279116082252540,	-0.912299593394861550,	-0.912320068426721640,	-0.912340541177781850,	-0.912361011647990330,	-0.912381479837296340,	-0.912401945745648590,	-0.912422409372996010,	
+-0.912442870719287420,	-0.912463329784471530,	-0.912483786568497490,	-0.912504241071313890,	-0.912524693292869670,	-0.912545143233114200,	-0.912565590891995400,	-0.912586036269462660,	
+-0.912606479365464800,	-0.912626920179950730,	-0.912647358712869840,	-0.912667794964170050,	-0.912688228933800860,	-0.912708660621711080,	-0.912729090027849630,	-0.912749517152165460,	
+-0.912769941994607480,	-0.912790364555124630,	-0.912810784833665960,	-0.912831202830180270,	-0.912851618544616940,	-0.912872031976924240,	-0.912892443127051310,	-0.912912851994947430,	
+-0.912933258580561400,	-0.912953662883842500,	-0.912974064904739200,	-0.912994464643200660,	-0.913014862099176040,	-0.913035257272614140,	-0.913055650163464130,	-0.913076040771675030,	
+-0.913096429097195910,	-0.913116815139975560,	-0.913137198899963250,	-0.913157580377108370,	-0.913177959571359050,	-0.913198336482664910,	-0.913218711110974860,	-0.913239083456238170,	
+-0.913259453518403650,	-0.913279821297420910,	-0.913300186793238210,	-0.913320550005805030,	-0.913340910935070530,	-0.913361269580983740,	-0.913381625943493810,	-0.913401980022549800,	
+-0.913422331818100840,	-0.913442681330095980,	-0.913463028558484820,	-0.913483373503215730,	-0.913503716164238200,	-0.913524056541501480,	-0.913544394634954520,	-0.913564730444546560,	
+-0.913585063970227210,	-0.913605395211944730,	-0.913625724169648820,	-0.913646050843288650,	-0.913666375232813240,	-0.913686697338171980,	-0.913707017159314020,	-0.913727334696188390,	
+-0.913747649948744580,	-0.913767962916931850,	-0.913788273600698920,	-0.913808581999995370,	-0.913828888114770250,	-0.913849191944972940,	-0.913869493490552690,	-0.913889792751459100,	
+-0.913910089727640540,	-0.913930384419046840,	-0.913950676825627250,	-0.913970966947330820,	-0.913991254784107030,	-0.914011540335905150,	-0.914031823602674430,	-0.914052104584364030,	
+-0.914072383280923550,	-0.914092659692302360,	-0.914112933818449160,	-0.914133205659313660,	-0.914153475214845020,	-0.914173742484992840,	-0.914194007469706580,	-0.914214270168935080,	
+-0.914234530582627710,	-0.914254788710734180,	-0.914275044553203630,	-0.914295298109985440,	-0.914315549381028990,	-0.914335798366283650,	-0.914356045065698900,	-0.914376289479224000,	
+-0.914396531606808670,	-0.914416771448401720,	-0.914437009003952860,	-0.914457244273411460,	-0.914477477256727010,	-0.914497707953848770,	-0.914517936364726670,	-0.914538162489309300,	
+-0.914558386327546600,	-0.914578607879387940,	-0.914598827144782690,	-0.914619044123680450,	-0.914639258816030480,	-0.914659471221782480,	-0.914679681340885730,	-0.914699889173290260,	
+-0.914720094718944550,	-0.914740297977798660,	-0.914760498949802050,	-0.914780697634904220,	-0.914800894033054650,	-0.914821088144203150,	-0.914841279968298560,	-0.914861469505290790,	
+-0.914881656755129340,	-0.914901841717763790,	-0.914922024393143630,	-0.914942204781218350,	-0.914962382881937650,	-0.914982558695250910,	-0.915002732221108170,	-0.915022903459458250,	
+-0.915043072410251070,	-0.915063239073436120,	-0.915083403448963220,	-0.915103565536781740,	-0.915123725336841720,	-0.915143882849091980,	-0.915164038073482570,	-0.915184191009963070,	
+-0.915204341658483080,	-0.915224490018992200,	-0.915244636091440130,	-0.915264779875776480,	-0.915284921371950940,	-0.915305060579913010,	-0.915325197499612830,	-0.915345332130999220,	
+-0.915365464474022340,	-0.915385594528631770,	-0.915405722294777350,	-0.915425847772408870,	-0.915445970961475400,	-0.915466091861926960,	-0.915486210473713370,	-0.915506326796784230,	
+-0.915526440831089360,	-0.915546552576578240,	-0.915566662033200810,	-0.915586769200906760,	-0.915606874079645690,	-0.915626976669367880,	-0.915647076970022230,	-0.915667174981558920,	
+-0.915687270703927750,	-0.915707364137078210,	-0.915727455280960450,	-0.915747544135524280,	-0.915767630700718980,	-0.915787714976494470,	-0.915807796962800790,	-0.915827876659587650,	
+-0.915847954066804750,	-0.915868029184401910,	-0.915888102012329060,	-0.915908172550535920,	-0.915928240798972840,	-0.915948306757588650,	-0.915968370426333720,	-0.915988431805157880,	
+-0.916008490894011040,	-0.916028547692842920,	-0.916048602201603780,	-0.916068654420242770,	-0.916088704348710040,	-0.916108751986955740,	-0.916128797334929360,	-0.916148840392581150,	
+-0.916168881159860730,	-0.916188919636718110,	-0.916208955823103240,	-0.916228989718966380,	-0.916249021324256670,	-0.916269050638924390,	-0.916289077662919450,	-0.916309102396191790,	
+-0.916329124838691440,	-0.916349144990368570,	-0.916369162851172540,	-0.916389178421053610,	-0.916409191699961710,	-0.916429202687846890,	-0.916449211384658960,	-0.916469217790348070,	
+-0.916489221904864150,	-0.916509223728157130,	-0.916529223260177050,	-0.916549220500874280,	-0.916569215450198090,	-0.916589208108098850,	-0.916609198474526710,	-0.916629186549431480,	
+-0.916649172332763660,	-0.916669155824472500,	-0.916689137024508490,	-0.916709115932821560,	-0.916729092549361970,	-0.916749066874079640,	-0.916769038906924520,	-0.916789008647846960,	
+-0.916808976096796790,	-0.916828941253724160,	-0.916848904118579560,	-0.916868864691312350,	-0.916888822971873020,	-0.916908778960211500,	-0.916928732656278170,	-0.916948684060022940,	
+-0.916968633171396430,	-0.916988579990347890,	-0.917008524516827910,	-0.917028466750786640,	-0.917048406692174240,	-0.917068344340940870,	-0.917088279697036550,	-0.917108212760411550,	
+-0.917128143531016020,	-0.917148072008800440,	-0.917167998193714420,	-0.917187922085708320,	-0.917207843684732400,	-0.917227762990736940,	-0.917247680003672070,	-0.917267594723488290,	
+-0.917287507150135300,	-0.917307417283563460,	-0.917327325123723060,	-0.917347230670564340,	-0.917367133924037570,	-0.917387034884093010,	-0.917406933550680810,	-0.917426829923751240,	
+-0.917446724003255000,	-0.917466615789141570,	-0.917486505281361660,	-0.917506392479865430,	-0.917526277384603240,	-0.917546159995525360,	-0.917566040312582490,	-0.917585918335724000,	
+-0.917605794064900840,	-0.917625667500063250,	-0.917645538641161380,	-0.917665407488145730,	-0.917685274040966450,	-0.917705138299574120,	-0.917725000263918900,	-0.917744859933951160,	
+-0.917764717309621610,	-0.917784572390879960,	-0.917804425177676910,	-0.917824275669962720,	-0.917844123867687880,	-0.917863969770803090,	-0.917883813379257950,	-0.917903654693003390,	
+-0.917923493711989560,	-0.917943330436167160,	-0.917963164865486240,	-0.917982996999897600,	-0.918002826839351300,	-0.918022654383798040,	-0.918042479633188190,	-0.918062302587472350,	
+-0.918082123246600550,	-0.918101941610523280,	-0.918121757679191350,	-0.918141571452554820,	-0.918161382930564480,	-0.918181192113171060,	-0.918200999000324260,	-0.918220803591975000,	
+-0.918240605888073660,	-0.918260405888570830,	-0.918280203593417000,	-0.918299999002562650,	-0.918319792115958380,	-0.918339582933554550,	-0.918359371455302110,	-0.918379157681150970,	
+-0.918398941611051840,	-0.918418723244955440,	-0.918438502582812120,	-0.918458279624572600,	-0.918478054370187810,	-0.918497826819607450,	-0.918517596972782570,	-0.918537364829663640,	
+-0.918557130390201370,	-0.918576893654346140,	-0.918596654622048760,	-0.918616413293259830,	-0.918636169667929710,	-0.918655923746009680,	-0.918675675527449330,	-0.918695425012199920,	
+-0.918715172200211930,	-0.918734917091435950,	-0.918754659685822710,	-0.918774399983323110,	-0.918794137983887320,	-0.918813873687466030,	-0.918833607094010070,	-0.918853338203470150,	
+-0.918873067015796850,	-0.918892793530940890,	-0.918912517748852960,	-0.918932239669483790,	-0.918951959292783950,	-0.918971676618704600,	-0.918991391647195680,	-0.919011104378208210,	
+-0.919030814811693130,	-0.919050522947600920,	-0.919070228785882740,	-0.919089932326488720,	-0.919109633569369810,	-0.919129332514476820,	-0.919149029161760440,	-0.919168723511171630,	
+-0.919188415562660950,	-0.919208105316179140,	-0.919227792771677210,	-0.919247477929105660,	-0.919267160788415860,	-0.919286841349557850,	-0.919306519612482660,	-0.919326195577141130,	
+-0.919345869243484160,	-0.919365540611462580,	-0.919385209681027440,	-0.919404876452128870,	-0.919424540924718260,	-0.919444203098746190,	-0.919463862974163600,	-0.919483520550921420,	
+-0.919503175828970340,	-0.919522828808261420,	-0.919542479488745350,	-0.919562127870373500,	-0.919581773953095930,	-0.919601417736863990,	-0.919621059221628400,	-0.919640698407340310,	
+-0.919660335293950300,	-0.919679969881409990,	-0.919699602169669280,	-0.919719232158679570,	-0.919738859848391770,	-0.919758485238756920,	-0.919778108329725730,	-0.919797729121249350,	
+-0.919817347613278710,	-0.919836963805764520,	-0.919856577698658470,	-0.919876189291910510,	-0.919895798585472100,	-0.919915405579294190,	-0.919935010273327690,	-0.919954612667523760,	
+-0.919974212761833670,	-0.919993810556207660,	-0.920013406050597120,	-0.920032999244953080,	-0.920052590139226470,	-0.920072178733368440,	-0.920091765027330030,	-0.920111349021062170,	
+-0.920130930714515900,	-0.920150510107642260,	-0.920170087200392840,	-0.920189661992717680,	-0.920209234484568480,	-0.920228804675896180,	-0.920248372566651820,	-0.920267938156786980,	
+-0.920287501446251820,	-0.920307062434998050,	-0.920326621122976470,	-0.920346177510138470,	-0.920365731596434870,	-0.920385283381817130,	-0.920404832866236090,	-0.920424380049642890,	
+-0.920443924931988900,	-0.920463467513225280,	-0.920483007793302720,	-0.920502545772172720,	-0.920522081449786310,	-0.920541614826094650,	-0.920561145901048980,	-0.920580674674600810,	
+-0.920600201146700490,	-0.920619725317299850,	-0.920639247186349710,	-0.920658766753801650,	-0.920678284019606500,	-0.920697798983715730,	-0.920717311646080510,	-0.920736822006651860,	
+-0.920756330065381600,	-0.920775835822220220,	-0.920795339277119210,	-0.920814840430029810,	-0.920834339280903300,	-0.920853835829691050,	-0.920873330076344420,	-0.920892822020814240,	
+-0.920912311663051870,	-0.920931799003008810,	-0.920951284040636310,	-0.920970766775885520,	-0.920990247208707810,	-0.921009725339054450,	-0.921029201166876810,	-0.921048674692126590,	
+-0.921068145914754280,	-0.921087614834711580,	-0.921107081451949860,	-0.921126545766420500,	-0.921146007778074650,	-0.921165467486864230,	-0.921184924892739730,	-0.921204379995652970,	
+-0.921223832795555200,	-0.921243283292397910,	-0.921262731486132360,	-0.921282177376710030,	-0.921301620964082300,	-0.921321062248200430,	-0.921340501229015900,	-0.921359937906480520,	
+-0.921379372280544890,	-0.921398804351160950,	-0.921418234118279940,	-0.921437661581853250,	-0.921457086741832800,	-0.921476509598169400,	-0.921495930150814550,	-0.921515348399720050,	
+-0.921534764344837050,	-0.921554177986117160,	-0.921573589323511850,	-0.921592998356972610,	-0.921612405086450810,	-0.921631809511898050,	-0.921651211633266020,	-0.921670611450505660,	
+-0.921690008963568790,	-0.921709404172406880,	-0.921728797076971530,	-0.921748187677214110,	-0.921767575973086560,	-0.921786961964539800,	-0.921806345651525530,	-0.921825727033995460,	
+-0.921845106111901070,	-0.921864482885193960,	-0.921883857353825610,	-0.921903229517747610,	-0.921922599376911460,	-0.921941966931269290,	-0.921961332180771810,	-0.921980695125370950,	
+-0.922000055765018420,	-0.922019414099665700,	-0.922038770129264500,	-0.922058123853766620,	-0.922077475273123230,	-0.922096824387286020,	-0.922116171196206810,	-0.922135515699837200,	
+-0.922154857898128680,	-0.922174197791033160,	-0.922193535378502130,	-0.922212870660487180,	-0.922232203636940470,	-0.922251534307812810,	-0.922270862673056360,	-0.922290188732622810,	
+-0.922309512486463760,	-0.922328833934530910,	-0.922348153076776310,	-0.922367469913150990,	-0.922386784443607110,	-0.922406096668096140,	-0.922425406586569910,	-0.922444714198980220,	
+-0.922464019505278790,	-0.922483322505417200,	-0.922502623199347390,	-0.922521921587021070,	-0.922541217668390150,	-0.922560511443405900,	-0.922579802912020460,	-0.922599092074185330,	
+-0.922618378929852660,	-0.922637663478974250,	-0.922656945721501360,	-0.922676225657386160,	-0.922695503286580450,	-0.922714778609035840,	-0.922734051624704340,	-0.922753322333537800,	
+-0.922772590735487790,	-0.922791856830506460,	-0.922811120618545420,	-0.922830382099556920,	-0.922849641273492120,	-0.922868898140303150,	-0.922888152699942070,	-0.922907404952360570,	
+-0.922926654897510470,	-0.922945902535344140,	-0.922965147865812740,	-0.922984390888868410,	-0.923003631604463080,	-0.923022870012548790,	-0.923042106113077240,	-0.923061339906000480,	
+-0.923080571391270310,	-0.923099800568838780,	-0.923119027438658040,	-0.923138252000679340,	-0.923157474254855060,	-0.923176694201137130,	-0.923195911839477470,	-0.923215127169828010,	
+-0.923234340192141010,	-0.923253550906367850,	-0.923272759312460890,	-0.923291965410371950,	-0.923311169200053180,	-0.923330370681456400,	-0.923349569854533760,	-0.923368766719237070,	
+-0.923387961275518590,	-0.923407153523330470,	-0.923426343462624200,	-0.923445531093352030,	-0.923464716415466010,	-0.923483899428918290,	-0.923503080133660780,	-0.923522258529645870,	
+-0.923541434616825030,	-0.923560608395150530,	-0.923579779864574620,	-0.923598949025049130,	-0.923618115876526310,	-0.923637280418958320,	-0.923656442652296960,	-0.923675602576494610,	
+-0.923694760191503210,	-0.923713915497275220,	-0.923733068493762130,	-0.923752219180916430,	-0.923771367558690050,	-0.923790513627035350,	-0.923809657385904700,	-0.923828798835249490,	
+-0.923847937975022400,	-0.923867074805175380,	-0.923886209325660680,	-0.923905341536430560,	-0.923924471437436940,	-0.923943599028632210,	-0.923962724309968510,	-0.923981847281397980,	
+-0.924000967942873120,	-0.924020086294345510,	-0.924039202335767750,	-0.924058316067091990,	-0.924077427488270380,	-0.924096536599255500,	-0.924115643399999080,	-0.924134747890453470,	
+-0.924153850070570940,	-0.924172949940303860,	-0.924192047499604370,	-0.924211142748424860,	-0.924230235686717360,	-0.924249326314434350,	-0.924268414631527980,	-0.924287500637950950,	
+-0.924306584333654760,	-0.924325665718592200,	-0.924344744792715440,	-0.924363821555976850,	-0.924382896008328570,	-0.924401968149723530,	-0.924421037980113210,	-0.924440105499450330,	
+-0.924459170707687020,	-0.924478233604775990,	-0.924497294190669280,	-0.924516352465319270,	-0.924535408428678540,	-0.924554462080699140,	-0.924573513421333980,	-0.924592562450534670,	
+-0.924611609168254020,	-0.924630653574444290,	-0.924649695669057970,	-0.924668735452047420,	-0.924687772923365350,	-0.924706808082963460,	-0.924725840930794570,	-0.924744871466811170,	
+-0.924763899690965510,	-0.924782925603210070,	-0.924801949203497340,	-0.924820970491779800,	-0.924839989468009720,	-0.924859006132139780,	-0.924878020484122600,	-0.924897032523910090,	
+-0.924916042251454960,	-0.924935049666709700,	-0.924954054769626890,	-0.924973057560159240,	-0.924992058038258570,	-0.925011056203877800,	-0.925030052056969310,	-0.925049045597485800,	
+-0.925068036825379640,	-0.925087025740603420,	-0.925106012343109520,	-0.925124996632850750,	-0.925143978609779370,	-0.925162958273848420,	-0.925181935625009720,	-0.925200910663216190,	
+-0.925219883388420430,	-0.925238853800574910,	-0.925257821899632570,	-0.925276787685545440,	-0.925295751158266230,	-0.925314712317747650,	-0.925333671163942380,	-0.925352627696802930,	
+-0.925371581916281770,	-0.925390533822331830,	-0.925409483414905480,	-0.925428430693955310,	-0.925447375659434580,	-0.925466318311295000,	-0.925485258649489610,	-0.925504196673971100,	
+-0.925523132384692080,	-0.925542065781605250,	-0.925560996864663530,	-0.925579925633819080,	-0.925598852089024700,	-0.925617776230233340,	-0.925636698057397460,	-0.925655617570469770,	
+-0.925674534769403090,	-0.925693449654150120,	-0.925712362224663470,	-0.925731272480896260,	-0.925750180422800550,	-0.925769086050329370,	-0.925787989363435540,	-0.925806890362071640,	
+-0.925825789046190620,	-0.925844685415745380,	-0.925863579470688090,	-0.925882471210971890,	-0.925901360636549490,	-0.925920247747373690,	-0.925939132543397330,	-0.925958015024573090,	
+-0.925976895190853800,	-0.925995773042192270,	-0.926014648578541650,	-0.926033521799854100,	-0.926052392706082750,	-0.926071261297180430,	-0.926090127573099830,	-0.926108991533794110,	
+-0.926127853179216090,	-0.926146712509318130,	-0.926165569524053380,	-0.926184424223374770,	-0.926203276607235120,	-0.926222126675587230,	-0.926240974428383930,	-0.926259819865578370,	
+-0.926278662987123140,	-0.926297503792971270,	-0.926316342283076020,	-0.926335178457389550,	-0.926354012315865120,	-0.926372843858455750,	-0.926391673085114160,	-0.926410499995793830,	
+-0.926429324590446800,	-0.926448146869026550,	-0.926466966831485880,	-0.926485784477777740,	-0.926504599807855270,	-0.926523412821671170,	-0.926542223519178700,	-0.926561031900330570,	
+-0.926579837965079810,	-0.926598641713379800,	-0.926617443145182910,	-0.926636242260442500,	-0.926655039059111290,	-0.926673833541142630,	-0.926692625706489360,	-0.926711415555104830,	
+-0.926730203086941430,	-0.926748988301952510,	-0.926767771200091130,	-0.926786551781310310,	-0.926805330045563200,	-0.926824105992802630,	-0.926842879622981840,	-0.926861650936053880,	
+-0.926880419931972120,	-0.926899186610689040,	-0.926917950972157900,	-0.926936713016331960,	-0.926955472743164140,	-0.926974230152607710,	-0.926992985244616040,	-0.927011738019141500,	
+-0.927030488476137670,	-0.927049236615557600,	-0.927067982437354440,	-0.927086725941481340,	-0.927105467127891440,	-0.927124205996537890,	-0.927142942547373840,	-0.927161676780352660,	
+-0.927180408695427060,	-0.927199138292550410,	-0.927217865571675850,	-0.927236590532756640,	-0.927255313175746050,	-0.927274033500597450,	-0.927292751507263420,	-0.927311467195697570,	
+-0.927330180565852920,	-0.927348891617682970,	-0.927367600351140740,	-0.927386306766179500,	-0.927405010862752510,	-0.927423712640812910,	-0.927442412100314080,	-0.927461109241209610,	
+-0.927479804063451980,	-0.927498496566994790,	-0.927517186751791510,	-0.927535874617795190,	-0.927554560164959520,	-0.927573243393236990,	-0.927591924302581530,	-0.927610602892946170,	
+-0.927629279164284280,	-0.927647953116549240,	-0.927666624749694300,	-0.927685294063672840,	-0.927703961058438110,	-0.927722625733943480,	-0.927741288090142670,	-0.927759948126988250,	
+-0.927778605844433950,	-0.927797261242433220,	-0.927815914320939240,	-0.927834565079905470,	-0.927853213519285740,	-0.927871859639032510,	-0.927890503439099730,	-0.927909144919440650,	
+-0.927927784080008640,	-0.927946420920757300,	-0.927965055441639870,	-0.927983687642609740,	-0.928002317523620390,	-0.928020945084625630,	-0.928039570325578160,	-0.928058193246431800,	
+-0.928076813847139910,	-0.928095432127655990,	-0.928114048087933520,	-0.928132661727926300,	-0.928151273047587040,	-0.928169882046869570,	-0.928188488725727460,	-0.928207093084113980,	
+-0.928225695121982940,	-0.928244294839287610,	-0.928262892235981460,	-0.928281487312018210,	-0.928300080067351540,	-0.928318670501934280,	-0.928337258615720360,	-0.928355844408663370,	
+-0.928374427880716670,	-0.928393009031833970,	-0.928411587861969090,	-0.928430164371074840,	-0.928448738559105150,	-0.928467310426013710,	-0.928485879971754020,	-0.928504447196279560,	
+-0.928523012099544020,	-0.928541574681500890,	-0.928560134942103880,	-0.928578692881306460,	-0.928597248499062670,	-0.928615801795325440,	-0.928634352770048800,	-0.928652901423186130,	
+-0.928671447754691240,	-0.928689991764518160,	-0.928708533452619720,	-0.928727072818949950,	-0.928745609863462440,	-0.928764144586110900,	-0.928782676986849020,	-0.928801207065630520,	
+-0.928819734822408980,	-0.928838260257138000,	-0.928856783369771510,	-0.928875304160263320,	-0.928893822628566570,	-0.928912338774635190,	-0.928930852598423010,	-0.928949364099883710,	
+-0.928967873278971010,	-0.928986380135638940,	-0.929004884669840660,	-0.929023386881530080,	-0.929041886770661020,	-0.929060384337187290,	-0.929078879581062610,	-0.929097372502240670,	
+-0.929115863100675400,	-0.929134351376320390,	-0.929152837329129790,	-0.929171320959056860,	-0.929189802266055630,	-0.929208281250079820,	-0.929226757911083330,	-0.929245232249020000,	
+-0.929263704263843860,	-0.929282173955508160,	-0.929300641323967060,	-0.929319106369174360,	-0.929337569091083780,	-0.929356029489649350,	-0.929374487564824880,	-0.929392943316564190,	
+-0.929411396744821090,	-0.929429847849549850,	-0.929448296630703720,	-0.929466743088236740,	-0.929485187222102940,	-0.929503629032256140,	-0.929522068518650380,	-0.929540505681239690,	
+-0.929558940519977450,	-0.929577373034817800,	-0.929595803225714780,	-0.929614231092622200,	-0.929632656635494100,	-0.929651079854284300,	-0.929669500748946830,	-0.929687919319435620,	
+-0.929706335565704590,	-0.929724749487708110,	-0.929743161085399340,	-0.929761570358732750,	-0.929779977307662150,	-0.929798381932141700,	-0.929816784232125550,	-0.929835184207567170,	
+-0.929853581858420820,	-0.929871977184640430,	-0.929890370186180150,	-0.929908760862994010,	-0.929927149215035830,	-0.929945535242259870,	-0.929963918944620050,	-0.929982300322070520,	
+-0.930000679374565430,	-0.930019056102058370,	-0.930037430504503710,	-0.930055802581855500,	-0.930074172334067640,	-0.930092539761094520,	-0.930110904862890280,	-0.930129267639408400,	
+-0.930147628090603470,	-0.930165986216429430,	-0.930184342016840420,	-0.930202695491790470,	-0.930221046641233950,	-0.930239395465124690,	-0.930257741963416930,	-0.930276086136065160,	
+-0.930294427983022980,	-0.930312767504244520,	-0.930331104699684270,	-0.930349439569296280,	-0.930367772113034670,	-0.930386102330853950,	-0.930404430222707580,	-0.930422755788550160,	
+-0.930441079028335950,	-0.930459399942018980,	-0.930477718529553410,	-0.930496034790893710,	-0.930514348725993810,	-0.930532660334808080,	-0.930550969617291000,	-0.930569276573396280,	
+-0.930587581203078270,	-0.930605883506291250,	-0.930624183482989590,	-0.930642481133127530,	-0.930660776456659570,	-0.930679069453539290,	-0.930697360123721280,	-0.930715648467160040,	
+-0.930733934483809590,	-0.930752218173624300,	-0.930770499536558440,	-0.930788778572566370,	-0.930807055281602350,	-0.930825329663620640,	-0.930843601718575940,	-0.930861871446421960,	
+-0.930880138847113290,	-0.930898403920604300,	-0.930916666666849250,	-0.930934927085802940,	-0.930953185177418870,	-0.930971440941651960,	-0.930989694378456360,	-0.931007945487786540,	
+-0.931026194269596870,	-0.931044440723841740,	-0.931062684850475500,	-0.931080926649452520,	-0.931099166120727180,	-0.931117403264254300,	-0.931135638079987670,	-0.931153870567881790,	
+-0.931172100727891360,	-0.931190328559970640,	-0.931208554064074100,	-0.931226777240156460,	-0.931244998088171520,	-0.931263216608074210,	-0.931281432799818790,	-0.931299646663359740,	
+-0.931317858198651650,	-0.931336067405648890,	-0.931354274284305950,	-0.931372478834577410,	-0.931390681056417870,	-0.931408880949781360,	-0.931427078514622700,	-0.931445273750896250,	
+-0.931463466658556620,	-0.931481657237558380,	-0.931499845487856360,	-0.931518031409404370,	-0.931536215002157220,	-0.931554396266069620,	-0.931572575201095930,	-0.931590751807190980,	
+-0.931608926084309010,	-0.931627098032404730,	-0.931645267651432740,	-0.931663434941347960,	-0.931681599902104200,	-0.931699762533656380,	-0.931717922835959220,	-0.931736080808967300,	
+-0.931754236452635110,	-0.931772389766917670,	-0.931790540751768930,	-0.931808689407143900,	-0.931826835732997070,	-0.931844979729283150,	-0.931863121395956840,	-0.931881260732972730,	
+-0.931899397740285410,	-0.931917532417849580,	-0.931935664765620060,	-0.931953794783551560,	-0.931971922471598320,	-0.931990047829715170,	-0.932008170857857030,	-0.932026291555978380,	
+-0.932044409924034370,	-0.932062525961979030,	-0.932080639669767290,	-0.932098751047354070,	-0.932116860094693860,	-0.932134966811741570,	-0.932153071198451810,	-0.932171173254779490,	
+-0.932189272980679110,	-0.932207370376105570,	-0.932225465441013920,	-0.932243558175358310,	-0.932261648579093880,	-0.932279736652175230,	-0.932297822394557270,	-0.932315905806194720,	
+-0.932333986887042830,	-0.932352065637055530,	-0.932370142056188070,	-0.932388216144395380,	-0.932406287901632050,	-0.932424357327853000,	-0.932442424423013060,	-0.932460489187067140,	
+-0.932478551619969950,	-0.932496611721676640,	-0.932514669492141570,	-0.932532724931319780,	-0.932550778039166190,	-0.932568828815635630,	-0.932586877260683010,	-0.932604923374263480,	
+-0.932622967156331420,	-0.932641008606841850,	-0.932659047725749810,	-0.932677084513010120,	-0.932695118968577710,	-0.932713151092407600,	-0.932731180884454500,	-0.932749208344673560,	
+-0.932767233473019820,	-0.932785256269447640,	-0.932803276733912390,	-0.932821294866369000,	-0.932839310666772280,	-0.932857324135077380,	-0.932875335271239450,	-0.932893344075212850,	
+-0.932911350546952840,	-0.932929354686414470,	-0.932947356493552760,	-0.932965355968322640,	-0.932983353110679150,	-0.933001347920577320,	-0.933019340397972070,	-0.933037330542818450,	
+-0.933055318355071830,	-0.933073303834686560,	-0.933091286981618140,	-0.933109267795821370,	-0.933127246277251520,	-0.933145222425863840,	-0.933163196241612810,	-0.933181167724453810,	
+-0.933199136874341860,	-0.933217103691232010,	-0.933235068175079510,	-0.933253030325839280,	-0.933270990143466480,	-0.933288947627916140,	-0.933306902779143520,	-0.933324855597103990,	
+-0.933342806081751910,	-0.933360754233042880,	-0.933378700050931930,	-0.933396643535374220,	-0.933414584686324990,	-0.933432523503739510,	-0.933450459987572480,	-0.933468394137779270,	
+-0.933486325954315020,	-0.933504255437135000,	-0.933522182586194350,	-0.933540107401448220,	-0.933558029882851860,	-0.933575950030360420,	-0.933593867843929390,	-0.933611783323513470,	
+-0.933629696469068020,	-0.933647607280548300,	-0.933665515757909570,	-0.933683421901107090,	-0.933701325710096340,	-0.933719227184832020,	-0.933737126325269510,	-0.933755023131364270,	
+-0.933772917603071460,	-0.933790809740346450,	-0.933808699543144270,	-0.933826587011420410,	-0.933844472145130110,	-0.933862354944228870,	-0.933880235408671490,	-0.933898113538413450,	
+-0.933915989333410130,	-0.933933862793616900,	-0.933951733918989000,	-0.933969602709482150,	-0.933987469165050820,	-0.934005333285650940,	-0.934023195071237660,	-0.934041054521766450,	
+-0.934058911637192570,	-0.934076766417471390,	-0.934094618862558290,	-0.934112468972408740,	-0.934130316746977880,	-0.934148162186221650,	-0.934166005290094640,	-0.934183846058552650,	
+-0.934201684491551050,	-0.934219520589045230,	-0.934237354350990980,	-0.934255185777342900,	-0.934273014868056920,	-0.934290841623088510,	-0.934308666042392820,	-0.934326488125925560,	
+-0.934344307873642090,	-0.934362125285497780,	-0.934379940361448220,	-0.934397753101448790,	-0.934415563505455290,	-0.934433371573422540,	-0.934451177305306470,	-0.934468980701062320,	
+-0.934486781760645810,	-0.934504580484012300,	-0.934522376871117610,	-0.934540170921916770,	-0.934557962636365480,	-0.934575752014419230,	-0.934593539056033600,	-0.934611323761164180,	
+-0.934629106129766460,	-0.934646886161795920,	-0.934664663857208140,	-0.934682439215959060,	-0.934700212238003590,	-0.934717982923297550,	-0.934735751271796640,	-0.934753517283456240,	
+-0.934771280958232030,	-0.934789042296080060,	-0.934806801296955040,	-0.934824557960813100,	-0.934842312287609720,	-0.934860064277300620,	-0.934877813929841370,	-0.934895561245187470,	
+-0.934913306223294830,	-0.934931048864118820,	-0.934948789167615480,	-0.934966527133739840,	-0.934984262762447950,	-0.935001996053695380,	-0.935019727007437850,	-0.935037455623630940,	
+-0.935055181902230800,	-0.935072905843192360,	-0.935090627446471530,	-0.935108346712024250,	-0.935126063639806100,	-0.935143778229772790,	-0.935161490481880020,	-0.935179200396083490,	
+-0.935196907972339010,	-0.935214613210602290,	-0.935232316110829240,	-0.935250016672975250,	-0.935267714896996120,	-0.935285410782847660,	-0.935303104330485690,	-0.935320795539866360,	
+-0.935338484410944690,	-0.935356170943676730,	-0.935373855138018410,	-0.935391536993925520,	-0.935409216511353670,	-0.935426893690258780,	-0.935444568530596770,	-0.935462241032323230,	
+-0.935479911195394090,	-0.935497579019765600,	-0.935515244505392700,	-0.935532907652231850,	-0.935550568460238540,	-0.935568226929368920,	-0.935585883059579130,	-0.935603536850824200,	
+-0.935621188303060400,	-0.935638837416243760,	-0.935656484190329870,	-0.935674128625274880,	-0.935691770721034600,	-0.935709410477564840,	-0.935727047894821530,	-0.935744682972760590,	
+-0.935762315711338280,	-0.935779946110509850,	-0.935797574170231570,	-0.935815199890459470,	-0.935832823271149250,	-0.935850444312256950,	-0.935868063013738930,	-0.935885679375550340,	
+-0.935903293397647660,	-0.935920905079986710,	-0.935938514422523400,	-0.935956121425214000,	-0.935973726088014100,	-0.935991328410880060,	-0.936008928393767590,	-0.936026526036633170,	
+-0.936044121339432040,	-0.936061714302120600,	-0.936079304924654960,	-0.936096893206991080,	-0.936114479149084850,	-0.936132062750892890,	-0.936149644012370330,	-0.936167222933473650,	
+-0.936184799514159010,	-0.936202373754382310,	-0.936219945654099720,	-0.936237515213267260,	-0.936255082431840970,	-0.936272647309777000,	-0.936290209847031710,	-0.936307770043560580,	
+-0.936325327899320100,	-0.936342883414266190,	-0.936360436588355110,	-0.936377987421542990,	-0.936395535913786210,	-0.936413082065040260,	-0.936430625875261490,	-0.936448167344406280,	
+-0.936465706472430660,	-0.936483243259290780,	-0.936500777704942670,	-0.936518309809342700,	-0.936535839572447020,	-0.936553366994211660,	-0.936570892074593210,	-0.936588414813547270,	
+-0.936605935211030190,	-0.936623453266998360,	-0.936640968981407810,	-0.936658482354215230,	-0.936675993385376100,	-0.936693502074847030,	-0.936711008422584150,	-0.936728512428543820,	
+-0.936746014092682100,	-0.936763513414955450,	-0.936781010395319910,	-0.936798505033731970,	-0.936815997330147640,	-0.936833487284523760,	-0.936850974896815790,	-0.936868460166980330,	
+-0.936885943094973750,	-0.936903423680752300,	-0.936920901924272350,	-0.936938377825490500,	-0.936955851384362330,	-0.936973322600844430,	-0.936990791474893390,	-0.937008258006465260,	
+-0.937025722195516500,	-0.937043184042003490,	-0.937060643545882480,	-0.937078100707109840,	-0.937095555525642390,	-0.937113008001435600,	-0.937130458134446290,	-0.937147905924630930,	
+-0.937165351371945790,	-0.937182794476347230,	-0.937200235237791950,	-0.937217673656235870,	-0.937235109731635490,	-0.937252543463947490,	-0.937269974853128020,	-0.937287403899133560,	
+-0.937304830601920710,	-0.937322254961445720,	-0.937339676977665180,	-0.937357096650535680,	-0.937374513980013150,	-0.937391928966054390,	-0.937409341608615660,	-0.937426751907653680,	
+-0.937444159863124790,	-0.937461565474985830,	-0.937478968743192700,	-0.937496369667702110,	-0.937513768248470550,	-0.937531164485454590,	-0.937548558378610730,	-0.937565949927895440,	
+-0.937583339133265300,	-0.937600725994676810,	-0.937618110512086540,	-0.937635492685451320,	-0.937652872514727060,	-0.937670249999870480,	-0.937687625140838370,	-0.937704997937587210,	
+-0.937722368390073950,	-0.937739736498254260,	-0.937757102262085420,	-0.937774465681523670,	-0.937791826756525840,	-0.937809185487048500,	-0.937826541873048150,	-0.937843895914481360,	
+-0.937861247611304850,	-0.937878596963475310,	-0.937895943970949550,	-0.937913288633683620,	-0.937930630951634430,	-0.937947970924758680,	-0.937965308553013080,	-0.937982643836354100,	
+-0.937999976774738900,	-0.938017307368123390,	-0.938034635616464720,	-0.938051961519719370,	-0.938069285077844040,	-0.938086606290795650,	-0.938103925158530690,	-0.938121241681005860,	
+-0.938138555858177960,	-0.938155867690004030,	-0.938173177176440110,	-0.938190484317443230,	-0.938207789112970090,	-0.938225091562977510,	-0.938242391667422290,	-0.938259689426261260,	
+-0.938276984839450770,	-0.938294277906947860,	-0.938311568628709130,	-0.938328857004691600,	-0.938346143034851870,	-0.938363426719146850,	-0.938380708057533150,	-0.938397987049967800,	
+-0.938415263696407710,	-0.938432537996809150,	-0.938449809951129250,	-0.938467079559324850,	-0.938484346821352730,	-0.938501611737169840,	-0.938518874306733090,	-0.938536134529998960,	
+-0.938553392406924370,	-0.938570647937466360,	-0.938587901121581750,	-0.938605151959227450,	-0.938622400450360160,	-0.938639646594936930,	-0.938656890392914560,	-0.938674131844249970,	
+-0.938691370948900320,	-0.938708607706821960,	-0.938725842117972160,	-0.938743074182307620,	-0.938760303899785490,	-0.938777531270362900,	-0.938794756293996110,	-0.938811978970642500,	
+-0.938829199300258880,	-0.938846417282802380,	-0.938863632918229720,	-0.938880846206498030,	-0.938898057147564140,	-0.938915265741385170,	-0.938932471987918070,	-0.938949675887120080,	
+-0.938966877438947580,	-0.938984076643357920,	-0.939001273500308040,	-0.939018468009754970,	-0.939035660171655740,	-0.939052849985967720,	-0.939070037452647170,	-0.939087222571651560,	
+-0.939104405342937930,	-0.939121585766463210,	-0.939138763842184640,	-0.939155939570059050,	-0.939173112950043690,	-0.939190283982095480,	-0.939207452666171890,	-0.939224619002229420,	
+-0.939241782990225320,	-0.939258944630116830,	-0.939276103921861010,	-0.939293260865414870,	-0.939310415460735900,	-0.939327567707780590,	-0.939344717606506290,	-0.939361865156870260,	
+-0.939379010358829540,	-0.939396153212341380,	-0.939413293717362710,	-0.939430431873850890,	-0.939447567681762960,	-0.939464701141056400,	-0.939481832251687800,	-0.939498961013614630,	
+-0.939516087426794040,	-0.939533211491183300,	-0.939550333206739420,	-0.939567452573420110,	-0.939584569591181860,	-0.939601684259982140,	-0.939618796579778200,	-0.939635906550527310,	
+-0.939653014172186610,	-0.939670119444713460,	-0.939687222368064900,	-0.939704322942198300,	-0.939721421167071020,	-0.939738517042640330,	-0.939755610568863140,	-0.939772701745696940,	
+-0.939789790573098860,	-0.939806877051026390,	-0.939823961179437120,	-0.939841042958287520,	-0.939858122387535300,	-0.939875199467137820,	-0.939892274197052350,	-0.939909346577236240,	
+-0.939926416607646640,	-0.939943484288241150,	-0.939960549618976900,	-0.939977612599811160,	-0.939994673230701850,	-0.940011731511605440,	-0.940028787442479750,	-0.940045841023282150,	
+-0.940062892253969880,	-0.940079941134500330,	-0.940096987664831300,	-0.940114031844919480,	-0.940131073674722590,	-0.940148113154198000,	-0.940165150283303160,	-0.940182185061995470,	
+-0.940199217490232280,	-0.940216247567970950,	-0.940233275295169090,	-0.940250300671784390,	-0.940267323697773550,	-0.940284344373094490,	-0.940301362697704480,	-0.940318378671561090,	
+-0.940335392294621820,	-0.940352403566844350,	-0.940369412488185510,	-0.940386419058603210,	-0.940403423278054820,	-0.940420425146497820,	-0.940437424663889800,	-0.940454421830188240,	
+-0.940471416645350610,	-0.940488409109334510,	-0.940505399222097640,	-0.940522386983596910,	-0.940539372393790260,	-0.940556355452635160,	-0.940573336160089200,	-0.940590314516109970,	
+-0.940607290520655170,	-0.940624264173681830,	-0.940641235475147890,	-0.940658204425010800,	-0.940675171023228170,	-0.940692135269757700,	-0.940709097164556860,	-0.940726056707583250,	
+-0.940743013898794560,	-0.940759968738148270,	-0.940776921225602410,	-0.940793871361113920,	-0.940810819144640710,	-0.940827764576140590,	-0.940844707655570930,	-0.940861648382889770,	
+-0.940878586758054360,	-0.940895522781022290,	-0.940912456451751590,	-0.940929387770199630,	-0.940946316736324230,	-0.940963243350083080,	-0.940980167611433770,	-0.940997089520334010,	
+-0.941014009076741600,	-0.941030926280614470,	-0.941047841131909650,	-0.941064753630585280,	-0.941081663776599080,	-0.941098571569908620,	-0.941115477010471820,	-0.941132380098246620,	
+-0.941149280833190050,	-0.941166179215260360,	-0.941183075244415250,	-0.941199968920612420,	-0.941216860243809680,	-0.941233749213964850,	-0.941250635831035520,	-0.941267520094979710,	
+-0.941284402005755360,	-0.941301281563319710,	-0.941318158767630810,	-0.941335033618646570,	-0.941351906116324690,	-0.941368776260623100,	-0.941385644051499830,	-0.941402509488912240,	
+-0.941419372572818270,	-0.941436233303175940,	-0.941453091679942950,	-0.941469947703077240,	-0.941486801372536710,	-0.941503652688279180,	-0.941520501650262460,	-0.941537348258444930,	
+-0.941554192512783610,	-0.941571034413236750,	-0.941587873959762400,	-0.941604711152318360,	-0.941621545990862560,	-0.941638378475353140,	-0.941655208605747470,	-0.941672036382003810,	
+-0.941688861804080070,	-0.941705684871934180,	-0.941722505585524060,	-0.941739323944807750,	-0.941756139949743050,	-0.941772953600288010,	-0.941789764896400540,	-0.941806573838039010,	
+-0.941823380425160780,	-0.941840184657724010,	-0.941856986535686840,	-0.941873786059007180,	-0.941890583227643410,	-0.941907378041552890,	-0.941924170500693880,	-0.941940960605024410,	
+-0.941957748354502520,	-0.941974533749086350,	-0.941991316788733820,	-0.942008097473402970,	-0.942024875803051940,	-0.942041651777638660,	-0.942058425397121480,	-0.942075196661458110,	
+-0.942091965570606590,	-0.942108732124525280,	-0.942125496323172110,	-0.942142258166505100,	-0.942159017654482840,	-0.942175774787062710,	-0.942192529564203190,	-0.942209281985862290,	
+-0.942226032051998170,	-0.942242779762568980,	-0.942259525117532970,	-0.942276268116847950,	-0.942293008760472390,	-0.942309747048364570,	-0.942326482980482050,	-0.942343216556783440,	
+-0.942359947777226650,	-0.942376676641770050,	-0.942393403150371790,	-0.942410127302990230,	-0.942426849099583190,	-0.942443568540108910,	-0.942460285624525770,	-0.942477000352791920,	
+-0.942493712724865480,	-0.942510422740704850,	-0.942527130400268140,	-0.942543835703513630,	-0.942560538650399790,	-0.942577239240884320,	-0.942593937474925700,	-0.942610633352482300,	
+-0.942627326873512250,	-0.942644018037974040,	-0.942660706845825920,	-0.942677393297025820,	-0.942694077391532210,	-0.942710759129303360,	-0.942727438510297720,	-0.942744115534473350,	
+-0.942760790201788820,	-0.942777462512202290,	-0.942794132465672010,	-0.942810800062156450,	-0.942827465301614210,	-0.942844128184003090,	-0.942860788709281470,	-0.942877446877408040,	
+-0.942894102688340950,	-0.942910756142038790,	-0.942927407238459580,	-0.942944055977561810,	-0.942960702359303850,	-0.942977346383644170,	-0.942993988050541130,	-0.943010627359953110,	
+-0.943027264311838590,	-0.943043898906155810,	-0.943060531142863370,	-0.943077161021919850,	-0.943093788543283180,	-0.943110413706911950,	-0.943127036512764750,	-0.943143656960799940,	
+-0.943160275050975990,	-0.943176890783251620,	-0.943193504157584740,	-0.943210115173934160,	-0.943226723832258250,	-0.943243330132515490,	-0.943259934074664460,	-0.943276535658663650,	
+-0.943293134884471420,	-0.943309731752046350,	-0.943326326261347270,	-0.943342918412332090,	-0.943359508204959510,	-0.943376095639188340,	-0.943392680714976840,	-0.943409263432283600,	
+-0.943425843791067530,	-0.943442421791286570,	-0.943458997432899520,	-0.943475570715864960,	-0.943492141640141500,	-0.943508710205687720,	-0.943525276412462200,	-0.943541840260423430,	
+-0.943558401749530100,	-0.943574960879741020,	-0.943591517651014230,	-0.943608072063308660,	-0.943624624116582880,	-0.943641173810795600,	-0.943657721145905400,	-0.943674266121871110,	
+-0.943690808738650970,	-0.943707348996203680,	-0.943723886894488160,	-0.943740422433462790,	-0.943756955613086370,	-0.943773486433317710,	-0.943790014894115180,	-0.943806540995437700,	
+-0.943823064737243870,	-0.943839586119492590,	-0.943856105142142130,	-0.943872621805151300,	-0.943889136108479020,	-0.943905648052083880,	-0.943922157635924910,	-0.943938664859960250,	
+-0.943955169724148950,	-0.943971672228449690,	-0.943988172372821290,	-0.944004670157222450,	-0.944021165581611870,	-0.944037658645948460,	-0.944054149350190830,	-0.944070637694297890,	
+-0.944087123678228670,	-0.944103607301941320,	-0.944120088565394870,	-0.944136567468548350,	-0.944153044011360240,	-0.944169518193789690,	-0.944185990015795510,	-0.944202459477336160,	
+-0.944218926578370590,	-0.944235391318857700,	-0.944251853698756420,	-0.944268313718025440,	-0.944284771376623590,	-0.944301226674510000,	-0.944317679611643260,	-0.944334130187982510,	
+-0.944350578403486240,	-0.944367024258113590,	-0.944383467751823250,	-0.944399908884574370,	-0.944416347656325540,	-0.944432784067036350,	-0.944449218116664710,	-0.944465649805170120,	
+-0.944482079132511480,	-0.944498506098647490,	-0.944514930703537310,	-0.944531352947139860,	-0.944547772829413930,	-0.944564190350318580,	-0.944580605509813150,	-0.944597018307855810,	
+-0.944613428744405900,	-0.944629836819422470,	-0.944646242532864440,	-0.944662645884690840,	-0.944679046874860930,	-0.944695445503333060,	-0.944711841770066620,	-0.944728235675020510,	
+-0.944744627218153890,	-0.944761016399425670,	-0.944777403218794890,	-0.944793787676220580,	-0.944810169771661880,	-0.944826549505077720,	-0.944842926876427460,	-0.944859301885669580,	
+-0.944875674532763440,	-0.944892044817668200,	-0.944908412740342760,	-0.944924778300746620,	-0.944941141498838230,	-0.944957502334576980,	-0.944973860807922010,	-0.944990216918832340,	
+-0.945006570667267120,	-0.945022922053185500,	-0.945039271076546620,	-0.945055617737309510,	-0.945071962035433310,	-0.945088303970877620,	-0.945104643543600800,	-0.945120980753562430,	
+-0.945137315600721560,	-0.945153648085037320,	-0.945169978206469420,	-0.945186305964976210,	-0.945202631360517190,	-0.945218954393051590,	-0.945235275062538680,	-0.945251593368937600,	
+-0.945267909312207390,	-0.945284222892307510,	-0.945300534109197120,	-0.945316842962835360,	-0.945333149453181700,	-0.945349453580194950,	-0.945365755343834600,	-0.945382054744059790,	
+-0.945398351780829870,	-0.945414646454104110,	-0.945430938763841990,	-0.945447228710002200,	-0.945463516292544330,	-0.945479801511427740,	-0.945496084366611590,	-0.945512364858055230,	
+-0.945528642985718040,	-0.945544918749559150,	-0.945561192149538040,	-0.945577463185614200,	-0.945593731857746420,	-0.945609998165894310,	-0.945626262110017210,	-0.945642523690074400,	
+-0.945658782906025340,	-0.945675039757829630,	-0.945691294245445960,	-0.945707546368834140,	-0.945723796127953430,	-0.945740043522763200,	-0.945756288553222800,	-0.945772531219291720,	
+-0.945788771520929440,	-0.945805009458095090,	-0.945821245030748270,	-0.945837478238848560,	-0.945853709082355000,	-0.945869937561227060,	-0.945886163675424330,	-0.945902387424906180,	
+-0.945918608809632300,	-0.945934827829561620,	-0.945951044484653950,	-0.945967258774868650,	-0.945983470700165200,	-0.945999680260502960,	-0.946015887455841640,	-0.946032092286140600,	
+-0.946048294751359320,	-0.946064494851457270,	-0.946080692586394270,	-0.946096887956129230,	-0.946113080960622080,	-0.946129271599832070,	-0.946145459873719010,	-0.946161645782242490,	
+-0.946177829325361650,	-0.946194010503036200,	-0.946210189315225710,	-0.946226365761889790,	-0.946242539842988010,	-0.946258711558479740,	-0.946274880908324790,	-0.946291047892482640,	
+-0.946307212510912770,	-0.946323374763575310,	-0.946339534650428970,	-0.946355692171433890,	-0.946371847326549550,	-0.946388000115735650,	-0.946404150538951660,	-0.946420298596157620,	
+-0.946436444287312550,	-0.946452587612376380,	-0.946468728571308700,	-0.946484867164069210,	-0.946501003390617600,	-0.946517137250913470,	-0.946533268744916390,	-0.946549397872586300,	
+-0.946565524633882880,	-0.946581649028765400,	-0.946597771057193890,	-0.946613890719127830,	-0.946630008014527120,	-0.946646122943351380,	-0.946662235505560500,	-0.946678345701113870,	
+-0.946694453529971390,	-0.946710558992092670,	-0.946726662087437610,	-0.946742762815965920,	-0.946758861177637300,	-0.946774957172411560,	-0.946791050800248390,	-0.946807142061107940,	
+-0.946823230954949250,	-0.946839317481732560,	-0.946855401641417570,	-0.946871483433963990,	-0.946887562859331840,	-0.946903639917480940,	-0.946919714608370770,	-0.946935786931961230,	
+-0.946951856888212260,	-0.946967924477083670,	-0.946983989698535140,	-0.947000052552526840,	-0.947016113039018230,	-0.947032171157969450,	-0.947048226909340210,	-0.947064280293090640,	
+-0.947080331309180120,	-0.947096379957568790,	-0.947112426238216560,	-0.947128470151083150,	-0.947144511696128900,	-0.947160550873313080,	-0.947176587682595940,	-0.947192622123937290,	
+-0.947208654197297050,	-0.947224683902635260,	-0.947240711239911600,	-0.947256736209086350,	-0.947272758810119190,	-0.947288779042970040,	-0.947304796907599390,	-0.947320812403966370,	
+-0.947336825532031360,	-0.947352836291754150,	-0.947368844683095010,	-0.947384850706013750,	-0.947400854360470610,	-0.947416855646424970,	-0.947432854563837300,	-0.947448851112667410,	
+-0.947464845292875450,	-0.947480837104421440,	-0.947496826547265190,	-0.947512813621366970,	-0.947528798326686680,	-0.947544780663184700,	-0.947560760630820510,	-0.947576738229554460,	
+-0.947592713459346480,	-0.947608686320156710,	-0.947624656811945300,	-0.947640624934672380,	-0.947656590688297770,	-0.947672554072781610,	-0.947688515088084050,	-0.947704473734165330,	
+-0.947720430010985270,	-0.947736383918504230,	-0.947752335456682140,	-0.947768284625479350,	-0.947784231424856020,	-0.947800175854771830,	-0.947816117915187270,	-0.947832057606062370,	
+-0.947847994927357380,	-0.947863929879032340,	-0.947879862461047720,	-0.947895792673363210,	-0.947911720515939300,	-0.947927645988736020,	-0.947943569091713620,	-0.947959489824832250,	
+-0.947975408188052260,	-0.947991324181333690,	-0.948007237804636800,	-0.948023149057921840,	-0.948039057941149290,	-0.948054964454278840,	-0.948070868597270850,	-0.948086770370085820,	
+-0.948102669772683870,	-0.948118566805025490,	-0.948134461467070370,	-0.948150353758779100,	-0.948166243680112040,	-0.948182131231029230,	-0.948198016411491260,	-0.948213899221458160,	
+-0.948229779660890280,	-0.948245657729748000,	-0.948261533427991580,	-0.948277406755581590,	-0.948293277712477730,	-0.948309146298640830,	-0.948325012514031010,	-0.948340876358608640,	
+-0.948356737832333980,	-0.948372596935167960,	-0.948388453667070030,	-0.948404308028000910,	-0.948420160017921180,	-0.948436009636790980,	-0.948451856884570680,	-0.948467701761220860,	
+-0.948483544266701670,	-0.948499384400973700,	-0.948515222163997640,	-0.948531057555733080,	-0.948546890576140940,	-0.948562721225181590,	-0.948578549502815390,	-0.948594375409002820,	
+-0.948610198943704690,	-0.948626020106880690,	-0.948641838898491630,	-0.948657655318497990,	-0.948673469366860260,	-0.948689281043538780,	-0.948705090348494150,	-0.948720897281686850,	
+-0.948736701843077230,	-0.948752504032626120,	-0.948768303850293540,	-0.948784101296040180,	-0.948799896369826530,	-0.948815689071613180,	-0.948831479401360590,	-0.948847267359029580,	
+-0.948863052944580070,	-0.948878836157972970,	-0.948894616999168770,	-0.948910395468128050,	-0.948926171564811400,	-0.948941945289179190,	-0.948957716641192220,	-0.948973485620810960,	
+-0.948989252227995910,	-0.949005016462708070,	-0.949020778324907390,	-0.949036537814554770,	-0.949052294931610810,	-0.949068049676036090,	-0.949083802047791520,	-0.949099552046837160,	
+-0.949115299673134020,	-0.949131044926642460,	-0.949146787807323420,	-0.949162528315137370,	-0.949178266450044990,	-0.949194002212007000,	-0.949209735600983980,	-0.949225466616936630,	
+-0.949241195259825870,	-0.949256921529611830,	-0.949272645426255450,	-0.949288366949717520,	-0.949304086099958640,	-0.949319802876939620,	-0.949335517280621270,	-0.949351229310963940,	
+-0.949366938967928450,	-0.949382646251475730,	-0.949398351161566230,	-0.949414053698161010,	-0.949429753861220640,	-0.949445451650705820,	-0.949461147066577360,	-0.949476840108796290,	
+-0.949492530777322870,	-0.949508219072118240,	-0.949523904993142990,	-0.949539588540357920,	-0.949555269713723840,	-0.949570948513202010,	-0.949586624938752450,	-0.949602298990336320,	
+-0.949617970667914420,	-0.949633639971447670,	-0.949649306900896770,	-0.949664971456222640,	-0.949680633637386080,	-0.949696293444347920,	-0.949711950877069280,	-0.949727605935510530,	
+-0.949743258619632710,	-0.949758908929396740,	-0.949774556864763640,	-0.949790202425694010,	-0.949805845612149200,	-0.949821486424089480,	-0.949837124861475980,	-0.949852760924269730,	
+-0.949868394612431670,	-0.949884025925922470,	-0.949899654864703290,	-0.949915281428734940,	-0.949930905617978440,	-0.949946527432394610,	-0.949962146871944800,	-0.949977763936589280,	
+-0.949993378626289410,	-0.950008990941006100,	-0.950024600880700290,	-0.950040208445333210,	-0.950055813634865350,	-0.950071416449258080,	-0.950087016888472080,	-0.950102614952468620,	
+-0.950118210641208720,	-0.950133803954653190,	-0.950149394892763180,	-0.950164983455499600,	-0.950180569642823600,	-0.950196153454696550,	-0.950211734891078800,	-0.950227313951931610,	
+-0.950242890637216230,	-0.950258464946893590,	-0.950274036880924820,	-0.950289606439271180,	-0.950305173621893370,	-0.950320738428752530,	-0.950336300859809800,	-0.950351860915026440,	
+-0.950367418594363360,	-0.950382973897781700,	-0.950398526825242620,	-0.950414077376707240,	-0.950429625552136950,	-0.950445171351492310,	-0.950460714774734820,	-0.950476255821825490,	
+-0.950491794492725470,	-0.950507330787396020,	-0.950522864705798500,	-0.950538396247893490,	-0.950553925413642590,	-0.950569452203006810,	-0.950584976615947430,	-0.950600498652425570,	
+-0.950616018312402500,	-0.950631535595839460,	-0.950647050502697490,	-0.950662563032938170,	-0.950678073186522090,	-0.950693580963410940,	-0.950709086363565880,	-0.950724589386948040,	
+-0.950740090033518670,	-0.950755588303239360,	-0.950771084196070930,	-0.950786577711974720,	-0.950802068850912010,	-0.950817557612844140,	-0.950833043997732500,	-0.950848528005538100,	
+-0.950864009636222420,	-0.950879488889746720,	-0.950894965766072350,	-0.950910440265160810,	-0.950925912386972880,	-0.950941382131470170,	-0.950956849498614030,	-0.950972314488365720,	
+-0.950987777100686940,	-0.951003237335538490,	-0.951018695192881850,	-0.951034150672678600,	-0.951049603774889900,	-0.951065054499477090,	-0.951080502846401780,	-0.951095948815625200,	
+-0.951111392407108620,	-0.951126833620813740,	-0.951142272456701910,	-0.951157708914734170,	-0.951173142994872210,	-0.951188574697077290,	-0.951204004021311000,	-0.951219430967534700,	
+-0.951234855535710190,	-0.951250277725798070,	-0.951265697537760360,	-0.951281114971558430,	-0.951296530027153750,	-0.951311942704507580,	-0.951327353003581730,	-0.951342760924337450,	
+-0.951358166466736210,	-0.951373569630739820,	-0.951388970416309320,	-0.951404368823406290,	-0.951419764851992420,	-0.951435158502029090,	-0.951450549773477980,	-0.951465938666300690,	
+-0.951481325180458250,	-0.951496709315912460,	-0.951512091072625020,	-0.951527470450557190,	-0.951542847449670880,	-0.951558222069927350,	-0.951573594311288180,	-0.951588964173715190,	
+-0.951604331657169960,	-0.951619696761613620,	-0.951635059487008110,	-0.951650419833314890,	-0.951665777800495660,	-0.951681133388512010,	-0.951696486597325750,	-0.951711837426898020,	
+-0.951727185877190630,	-0.951742531948165380,	-0.951757875639783760,	-0.951773216952007450,	-0.951788555884798050,	-0.951803892438117360,	-0.951819226611926860,	-0.951834558406188360,	
+-0.951849887820863660,	-0.951865214855914020,	-0.951880539511301250,	-0.951895861786987260,	-0.951911181682933540,	-0.951926499199102220,	-0.951941814335454330,	-0.951957127091951900,	
+-0.951972437468556640,	-0.951987745465230240,	-0.952003051081934610,	-0.952018354318631240,	-0.952033655175282050,	-0.952048953651848720,	-0.952064249748292960,	-0.952079543464576790,	
+-0.952094834800661590,	-0.952110123756509270,	-0.952125410332081650,	-0.952140694527340510,	-0.952155976342247690,	-0.952171255776765090,	-0.952186532830854190,	-0.952201807504476920,	
+-0.952217079797595070,	-0.952232349710170570,	-0.952247617242165220,	-0.952262882393540840,	-0.952278145164259130,	-0.952293405554282210,	-0.952308663563571910,	-0.952323919192089810,	
+-0.952339172439797820,	-0.952354423306657980,	-0.952369671792631990,	-0.952384917897681870,	-0.952400161621769660,	-0.952415402964856940,	-0.952430641926905520,	-0.952445878507877650,	
+-0.952461112707735040,	-0.952476344526439590,	-0.952491573963953340,	-0.952506801020238100,	-0.952522025695255900,	-0.952537247988968880,	-0.952552467901338520,	-0.952567685432326950,	
+-0.952582900581896210,	-0.952598113350008100,	-0.952613323736624880,	-0.952628531741708470,	-0.952643737365220570,	-0.952658940607123310,	-0.952674141467378610,	-0.952689339945948620,	
+-0.952704536042795260,	-0.952719729757880550,	-0.952734921091166640,	-0.952750110042615340,	-0.952765296612188670,	-0.952780480799849120,	-0.952795662605558150,	-0.952810842029277900,	
+-0.952826019070970640,	-0.952841193730598280,	-0.952856366008123290,	-0.952871535903507040,	-0.952886703416712000,	-0.952901868547700200,	-0.952917031296433680,	-0.952932191662874570,	
+-0.952947349646985020,	-0.952962505248727050,	-0.952977658468062930,	-0.952992809304954560,	-0.953007957759364420,	-0.953023103831254210,	-0.953038247520586190,	-0.953053388827322600,	
+-0.953068527751425480,	-0.953083664292857070,	-0.953098798451579740,	-0.953113930227555190,	-0.953129059620745790,	-0.953144186631113670,	-0.953159311258621190,	-0.953174433503230390,	
+-0.953189553364903520,	-0.953204670843602720,	-0.953219785939290350,	-0.953234898651928670,	-0.953250008981479490,	-0.953265116927905390,	-0.953280222491168390,	-0.953295325671230880,	
+-0.953310426468055080,	-0.953325524881603380,	-0.953340620911837690,	-0.953355714558720480,	-0.953370805822213900,	-0.953385894702280300,	-0.953400981198882060,	-0.953416065311981310,	
+-0.953431147041540420,	-0.953446226387521630,	-0.953461303349887550,	-0.953476377928599960,	-0.953491450123621350,	-0.953506519934914200,	-0.953521587362440750,	-0.953536652406163250,	
+-0.953551715066044530,	-0.953566775342046150,	-0.953581833234130820,	-0.953596888742261010,	-0.953611941866398860,	-0.953626992606506960,	-0.953642040962547450,	-0.953657086934482920,	
+-0.953672130522275730,	-0.953687171725888130,	-0.953702210545282920,	-0.953717246980421820,	-0.953732281031267730,	-0.953747312697782900,	-0.953762341979929710,	-0.953777368877670950,	
+-0.953792393390968550,	-0.953807415519785210,	-0.953822435264083280,	-0.953837452623825240,	-0.953852467598973570,	-0.953867480189490750,	-0.953882490395339230,	-0.953897498216481510,	
+-0.953912503652880050,	-0.953927506704497550,	-0.953942507371296040,	-0.953957505653238220,	-0.953972501550286680,	-0.953987495062403880,	-0.954002486189552410,	-0.954017474931694860,	
+-0.954032461288793490,	-0.954047445260810870,	-0.954062426847709700,	-0.954077406049452350,	-0.954092382866001620,	-0.954107357297319880,	-0.954122329343369710,	-0.954137299004113810,	
+-0.954152266279514880,	-0.954167231169534950,	-0.954182193674137040,	-0.954197153793283630,	-0.954212111526937300,	-0.954227066875060650,	-0.954242019837616700,	-0.954256970414567360,	
+-0.954271918605875680,	-0.954286864411504120,	-0.954301807831415490,	-0.954316748865572270,	-0.954331687513937150,	-0.954346623776472840,	-0.954361557653142010,	-0.954376489143907490,	
+-0.954391418248731530,	-0.954406344967577040,	-0.954421269300406610,	-0.954436191247183040,	-0.954451110807869040,	-0.954466027982427520,	-0.954480942770820630,	-0.954495855173011390,	
+-0.954510765188962500,	-0.954525672818636760,	-0.954540578061996770,	-0.954555480919005330,	-0.954570381389625240,	-0.954585279473819210,	-0.954600175171549940,	-0.954615068482780550,	
+-0.954629959407473190,	-0.954644847945590900,	-0.954659734097096480,	-0.954674617861952730,	-0.954689499240122810,	-0.954704378231568730,	-0.954719254836253750,	-0.954734129054140680,	
+-0.954749000885192320,	-0.954763870329371380,	-0.954778737386640760,	-0.954793602056963290,	-0.954808464340301870,	-0.954823324236619310,	-0.954838181745878640,	-0.954853036868042240,	
+-0.954867889603073340,	-0.954882739950934640,	-0.954897587911589070,	-0.954912433484999880,	-0.954927276671129310,	-0.954942117469940510,	-0.954956955881396400,	-0.954971791905460000,	
+-0.954986625542094010,	-0.955001456791261580,	-0.955016285652925400,	-0.955031112127048500,	-0.955045936213593900,	-0.955060757912524650,	-0.955075577223803320,	-0.955090394147393050,	
+-0.955105208683256770,	-0.955120020831357390,	-0.955134830591658050,	-0.955149637964121890,	-0.955164442948711280,	-0.955179245545389690,	-0.955194045754119920,	-0.955208843574865020,	
+-0.955223639007588000,	-0.955238432052252010,	-0.955253222708819850,	-0.955268010977254560,	-0.955282796857519600,	-0.955297580349577350,	-0.955312361453391160,	-0.955327140168924060,	
+-0.955341916496139200,	-0.955356690434999490,	-0.955371461985468300,	-0.955386231147508090,	-0.955400997921082460,	-0.955415762306154330,	-0.955430524302686710,	-0.955445283910642760,	
+-0.955460041129985730,	-0.955474795960678520,	-0.955489548402684300,	-0.955504298455966520,	-0.955519046120487660,	-0.955533791396211200,	-0.955548534283100380,	-0.955563274781118130,	
+-0.955578012890227700,	-0.955592748610392450,	-0.955607481941575190,	-0.955622212883739160,	-0.955636941436847520,	-0.955651667600863620,	-0.955666391375750490,	-0.955681112761471500,	
+-0.955695831757989670,	-0.955710548365268250,	-0.955725262583270400,	-0.955739974411959680,	-0.955754683851298800,	-0.955769390901251240,	-0.955784095561780120,	-0.955798797832848820,	
+-0.955813497714420810,	-0.955828195206458790,	-0.955842890308926220,	-0.955857583021786470,	-0.955872273345002690,	-0.955886961278538340,	-0.955901646822356570,	-0.955916329976420620,	
+-0.955931010740693870,	-0.955945689115139550,	-0.955960365099721380,	-0.955975038694401920,	-0.955989709899145000,	-0.956004378713913640,	-0.956019045138671420,	-0.956033709173381600,	
+-0.956048370818007750,	-0.956063030072512700,	-0.956077686936860130,	-0.956092341411013290,	-0.956106993494935660,	-0.956121643188590500,	-0.956136290491941150,	-0.956150935404951220,	
+-0.956165577927583830,	-0.956180218059802800,	-0.956194855801571040,	-0.956209491152852030,	-0.956224124113609350,	-0.956238754683806370,	-0.956253382863406440,	-0.956268008652373380,	
+-0.956282632050669990,	-0.956297253058260080,	-0.956311871675107010,	-0.956326487901174250,	-0.956341101736425280,	-0.956355713180823570,	-0.956370322234332600,	-0.956384928896915730,	
+-0.956399533168536880,	-0.956414135049158840,	-0.956428734538745550,	-0.956443331637260470,	-0.956457926344666980,	-0.956472518660928750,	-0.956487108586009380,	-0.956501696119872010,	
+-0.956516281262480450,	-0.956530864013798170,	-0.956545444373788630,	-0.956560022342415660,	-0.956574597919642500,	-0.956589171105432850,	-0.956603741899750390,	-0.956618310302558510,	
+-0.956632876313820990,	-0.956647439933501210,	-0.956662001161562750,	-0.956676559997969300,	-0.956691116442684340,	-0.956705670495672010,	-0.956720222156895120,	-0.956734771426317800,	
+-0.956749318303903530,	-0.956763862789615890,	-0.956778404883418590,	-0.956792944585275310,	-0.956807481895149750,	-0.956822016813005380,	-0.956836549338806020,	-0.956851079472515460,	
+-0.956865607214096970,	-0.956880132563514560,	-0.956894655520731720,	-0.956909176085712350,	-0.956923694258419940,	-0.956938210038818630,	-0.956952723426871430,	-0.956967234422542500,	
+-0.956981743025795420,	-0.956996249236594100,	-0.957010753054902020,	-0.957025254480683210,	-0.957039753513901140,	-0.957054250154519730,	-0.957068744402502890,	-0.957083236257814000,	
+-0.957097725720417070,	-0.957112212790275700,	-0.957126697467353900,	-0.957141179751615280,	-0.957155659643024070,	-0.957170137141543420,	-0.957184612247137360,	-0.957199084959769800,	
+-0.957213555279404550,	-0.957228023206005420,	-0.957242488739536210,	-0.957256951879960740,	-0.957271412627243020,	-0.957285870981346880,	-0.957300326942235880,	-0.957314780509874060,	
+-0.957329231684225230,	-0.957343680465253420,	-0.957358126852922320,	-0.957372570847196290,	-0.957387012448038480,	-0.957401451655413130,	-0.957415888469284160,	-0.957430322889615490,	
+-0.957444754916370930,	-0.957459184549514620,	-0.957473611789010250,	-0.957488036634821850,	-0.957502459086913450,	-0.957516879145249080,	-0.957531296809792320,	-0.957545712080507210,	
+-0.957560124957357870,	-0.957574535440308240,	-0.957588943529322560,	-0.957603349224364190,	-0.957617752525397490,	-0.957632153432386390,	-0.957646551945295020,	-0.957660948064087080,	
+-0.957675341788726930,	-0.957689733119178380,	-0.957704122055405450,	-0.957718508597372180,	-0.957732892745043030,	-0.957747274498381260,	-0.957761653857351350,	-0.957776030821917310,	
+-0.957790405392043300,	-0.957804777567693110,	-0.957819147348831330,	-0.957833514735421440,	-0.957847879727427690,	-0.957862242324814210,	-0.957876602527545250,	-0.957890960335584740,	
+-0.957905315748896810,	-0.957919668767445610,	-0.957934019391195160,	-0.957948367620110040,	-0.957962713454153620,	-0.957977056893290490,	-0.957991397937484780,	-0.958005736586700410,	
+-0.958020072840901850,	-0.958034406700053240,	-0.958048738164118510,	-0.958063067233061780,	-0.958077393906847540,	-0.958091718185439700,	-0.958106040068802620,	-0.958120359556900340,	
+-0.958134676649697310,	-0.958148991347157470,	-0.958163303649245510,	-0.958177613555924900,	-0.958191921067160330,	-0.958206226182916070,	-0.958220528903156120,	-0.958234829227844860,	
+-0.958249127156946770,	-0.958263422690425640,	-0.958277715828245950,	-0.958292006570371950,	-0.958306294916767890,	-0.958320580867398240,	-0.958334864422227040,	-0.958349145581218640,	
+-0.958363424344337410,	-0.958377700711547710,	-0.958391974682813900,	-0.958406246258099890,	-0.958420515437370390,	-0.958434782220589530,	-0.958449046607721680,	-0.958463308598731520,	
+-0.958477568193582760,	-0.958491825392240090,	-0.958506080194667990,	-0.958520332600830580,	-0.958534582610692350,	-0.958548830224217660,	-0.958563075441370870,	-0.958577318262116450,	
+-0.958591558686418770,	-0.958605796714242290,	-0.958620032345551150,	-0.958634265580309950,	-0.958648496418483150,	-0.958662724860035010,	-0.958676950904930100,	-0.958691174553133020,	
+-0.958705395804607790,	-0.958719614659319100,	-0.958733831117231320,	-0.958748045178309030,	-0.958762256842516590,	-0.958776466109818480,	-0.958790672980179170,	-0.958804877453563240,	
+-0.958819079529935390,	-0.958833279209259540,	-0.958847476491500590,	-0.958861671376622820,	-0.958875863864590890,	-0.958890053955369410,	-0.958904241648922960,	-0.958918426945215670,	
+-0.958932609844212360,	-0.958946790345877380,	-0.958960968450175530,	-0.958975144157071300,	-0.958989317466529160,	-0.959003488378513680,	-0.959017656892989570,	-0.959031823009921510,	
+-0.959045986729273660,	-0.959060148051010810,	-0.959074306975097660,	-0.959088463501498680,	-0.959102617630178570,	-0.959116769361102240,	-0.959130918694233610,	-0.959145065629537720,	
+-0.959159210166979250,	-0.959173352306522680,	-0.959187492048132690,	-0.959201629391774000,	-0.959215764337411290,	-0.959229896885009150,	-0.959244027034532270,	-0.959258154785945560,	
+-0.959272280139213170,	-0.959286403094300130,	-0.959300523651171020,	-0.959314641809790650,	-0.959328757570123920,	-0.959342870932135110,	-0.959356981895789110,	-0.959371090461050620,	
+-0.959385196627884350,	-0.959399300396255090,	-0.959413401766127660,	-0.959427500737466740,	-0.959441597310237040,	-0.959455691484403240,	-0.959469783259930600,	-0.959483872636783250,	
+-0.959497959614926120,	-0.959512044194324120,	-0.959526126374942060,	-0.959540206156744620,	-0.959554283539696960,	-0.959568358523763320,	-0.959582431108908840,	-0.959596501295098210,	
+-0.959610569082296360,	-0.959624634470468090,	-0.959638697459578300,	-0.959652758049591710,	-0.959666816240473230,	-0.959680872032187880,	-0.959694925424700140,	-0.959708976417975150,	
+-0.959723025011977700,	-0.959737071206672620,	-0.959751115002024920,	-0.959765156397999640,	-0.959779195394561360,	-0.959793231991674880,	-0.959807266189305450,	-0.959821297987417890,	
+-0.959835327385976990,	-0.959849354384947780,	-0.959863378984295300,	-0.959877401183984240,	-0.959891420983979950,	-0.959905438384246910,	-0.959919453384750270,	-0.959933465985454930,	
+-0.959947476186326030,	-0.959961483987328280,	-0.959975489388427250,	-0.959989492389587080,	-0.960003492990773370,	-0.960017491191950790,	-0.960031486993084490,	-0.960045480394139510,	
+-0.960059471395080850,	-0.960073459995873460,	-0.960087446196482450,	-0.960101429996872760,	-0.960115411397009840,	-0.960129390396858070,	-0.960143366996382920,	-0.960157341195549300,	
+-0.960171312994322350,	-0.960185282392667320,	-0.960199249390548790,	-0.960213213987932250,	-0.960227176184782590,	-0.960241135981064970,	-0.960255093376744640,	-0.960269048371786500,	
+-0.960283000966155710,	-0.960296951159817500,	-0.960310898952736800,	-0.960324844344879190,	-0.960338787336209250,	-0.960352727926692240,	-0.960366666116293400,	-0.960380601904977980,	
+-0.960394535292711020,	-0.960408466279457970,	-0.960422394865183550,	-0.960436321049853100,	-0.960450244833431890,	-0.960464166215885040,	-0.960478085197177700,	-0.960492001777275230,	
+-0.960505915956142760,	-0.960519827733745560,	-0.960533737110048860,	-0.960547644085017690,	-0.960561548658617430,	-0.960575450830813300,	-0.960589350601570470,	-0.960603247970854280,	
+-0.960617142938630320,	-0.960631035504863060,	-0.960644925669518420,	-0.960658813432561320,	-0.960672698793957220,	-0.960686581753671390,	-0.960700462311669170,	-0.960714340467915710,	
+-0.960728216222376470,	-0.960742089575016830,	-0.960755960525801810,	-0.960769829074696880,	-0.960783695221667290,	-0.960797558966678510,	-0.960811420309695910,	-0.960825279250684950,	
+-0.960839135789610550,	-0.960852989926438310,	-0.960866841661133560,	-0.960880690993661690,	-0.960894537923988160,	-0.960908382452078320,	-0.960922224577897440,	-0.960936064301410990,	
+-0.960949901622584420,	-0.960963736541383340,	-0.960977569057772760,	-0.960991399171718160,	-0.961005226883185020,	-0.961019052192138900,	-0.961032875098545400,	-0.961046695602369440,	
+-0.961060513703576700,	-0.961074329402132670,	-0.961088142698002910,	-0.961101953591152690,	-0.961115762081547700,	-0.961129568169153180,	-0.961143371853934840,	-0.961157173135858020,	
+-0.961170972014888550,	-0.961184768490991330,	-0.961198562564132280,	-0.961212354234276760,	-0.961226143501390350,	-0.961239930365438640,	-0.961253714826387330,	-0.961267496884201430,	
+-0.961281276538846870,	-0.961295053790289120,	-0.961308828638493650,	-0.961322601083426150,	-0.961336371125052210,	-0.961350138763337300,	-0.961363903998247000,	-0.961377666829747230,	
+-0.961391427257803020,	-0.961405185282380280,	-0.961418940903444600,	-0.961432694120961440,	-0.961446444934896730,	-0.961460193345216040,	-0.961473939351884630,	-0.961487682954868310,	
+-0.961501424154132870,	-0.961515162949643900,	-0.961528899341366980,	-0.961542633329267820,	-0.961556364913312090,	-0.961570094093465390,	-0.961583820869693740,	-0.961597545241962280,	
+-0.961611267210236930,	-0.961624986774483490,	-0.961638703934667550,	-0.961652418690754800,	-0.961666131042711260,	-0.961679840990502190,	-0.961693548534093500,	-0.961707253673451000,	
+-0.961720956408540270,	-0.961734656739327230,	-0.961748354665777460,	-0.961762050187856880,	-0.961775743305531170,	-0.961789434018766040,	-0.961803122327527630,	-0.961816808231781170,	
+-0.961830491731492600,	-0.961844172826627930,	-0.961857851517152750,	-0.961871527803033200,	-0.961885201684234640,	-0.961898873160722980,	-0.961912542232464250,	-0.961926208899424040,	
+-0.961939873161568370,	-0.961953535018863050,	-0.961967194471273880,	-0.961980851518766670,	-0.961994506161307330,	-0.962008158398862000,	-0.962021808231396050,	-0.962035455658875600,	
+-0.962049100681266480,	-0.962062743298534580,	-0.962076383510645840,	-0.962090021317566380,	-0.962103656719261680,	-0.962117289715697770,	-0.962130920306840660,	-0.962144548492656290,	
+-0.962158174273110460,	-0.962171797648169290,	-0.962185418617798600,	-0.962199037181964310,	-0.962212653340632770,	-0.962226267093769240,	-0.962239878441340070,	-0.962253487383311290,	
+-0.962267093919648710,	-0.962280698050318460,	-0.962294299775286580,	-0.962307899094518860,	-0.962321496007981340,	-0.962335090515640030,	-0.962348682617460980,	-0.962362272313410320,	
+-0.962375859603453950,	-0.962389444487557920,	-0.962403026965688250,	-0.962416607037811290,	-0.962430184703892520,	-0.962443759963898420,	-0.962457332817794780,	-0.962470903265547850,	
+-0.962484471307123670,	-0.962498036942488590,	-0.962511600171608080,	-0.962525160994448630,	-0.962538719410976350,	-0.962552275421157180,	-0.962565829024957350,	-0.962579380222342910,	
+-0.962592929013280090,	-0.962606475397734920,	-0.962620019375673540,	-0.962633560947062320,	-0.962647100111867050,	-0.962660636870053990,	-0.962674171221589270,	-0.962687703166439150,	
+-0.962701232704570090,	-0.962714759835947680,	-0.962728284560538380,	-0.962741806878308350,	-0.962755326789223710,	-0.962768844293250940,	-0.962782359390355950,	-0.962795872080504990,	
+-0.962809382363664420,	-0.962822890239800500,	-0.962836395708879470,	-0.962849898770867240,	-0.962863399425730290,	-0.962876897673434760,	-0.962890393513947120,	-0.962903886947233610,	
+-0.962917377973260160,	-0.962930866591993340,	-0.962944352803399290,	-0.962957836607444380,	-0.962971318004094970,	-0.962984796993317070,	-0.962998273575077390,	-0.963011747749341840,	
+-0.963025219516077000,	-0.963038688875249350,	-0.963052155826824800,	-0.963065620370769810,	-0.963079082507050770,	-0.963092542235634010,	-0.963105999556485900,	-0.963119454469573030,	
+-0.963132906974861310,	-0.963146357072317330,	-0.963159804761907430,	-0.963173250043597990,	-0.963186692917355480,	-0.963200133383146140,	-0.963213571440936560,	-0.963227007090692980,	
+-0.963240440332382210,	-0.963253871165970050,	-0.963267299591423210,	-0.963280725608708140,	-0.963294149217791330,	-0.963307570418639010,	-0.963320989211218110,	-0.963334405595494440,	
+-0.963347819571434780,	-0.963361231139005510,	-0.963374640298173210,	-0.963388047048904350,	-0.963401451391165400,	-0.963414853324922720,	-0.963428252850142890,	-0.963441649966792490,	
+-0.963455044674838220,	-0.963468436974246110,	-0.963481826864982850,	-0.963495214347015020,	-0.963508599420309200,	-0.963521982084832200,	-0.963535362340549820,	-0.963548740187429200,	
+-0.963562115625436590,	-0.963575488654538790,	-0.963588859274702280,	-0.963602227485893530,	-0.963615593288079220,	-0.963628956681226060,	-0.963642317665300400,	-0.963655676240269150,	
+-0.963669032406098580,	-0.963682386162755370,	-0.963695737510206210,	-0.963709086448417680,	-0.963722432977356600,	-0.963735777096989320,	-0.963749118807282650,	-0.963762458108203050,	
+-0.963775794999717330,	-0.963789129481792180,	-0.963802461554394200,	-0.963815791217490060,	-0.963829118471046350,	-0.963842443315029880,	-0.963855765749407680,	-0.963869085774145650,	
+-0.963882403389211050,	-0.963895718594570350,	-0.963909031390190350,	-0.963922341776037860,	-0.963935649752079680,	-0.963948955318282060,	-0.963962258474612140,	-0.963975559221036620,	
+-0.963988857557522170,	-0.964002153484035620,	-0.964015447000543650,	-0.964028738107012950,	-0.964042026803410560,	-0.964055313089703270,	-0.964068596965857450,	-0.964081878431840230,	
+-0.964095157487618200,	-0.964108434133158280,	-0.964121708368427370,	-0.964134980193392390,	-0.964148249608019700,	-0.964161516612276340,	-0.964174781206129320,	-0.964188043389545220,	
+-0.964201303162491090,	-0.964214560524933710,	-0.964227815476839890,	-0.964241068018176550,	-0.964254318148910720,	-0.964267565869008860,	-0.964280811178438110,	-0.964294054077165400,	
+-0.964307294565157510,	-0.964320532642381380,	-0.964333768308804130,	-0.964347001564392240,	-0.964360232409112840,	-0.964373460842932960,	-0.964386686865819300,	-0.964399910477738990,	
+-0.964413131678658830,	-0.964426350468545970,	-0.964439566847367090,	-0.964452780815089340,	-0.964465992371679960,	-0.964479201517105310,	-0.964492408251332640,	-0.964505612574328870,	
+-0.964518814486061250,	-0.964532013986496680,	-0.964545211075601870,	-0.964558405753344060,	-0.964571598019690280,	-0.964584787874607440,	-0.964597975318062680,	-0.964611160350022920,	
+-0.964624342970455300,	-0.964637523179326830,	-0.964650700976604550,	-0.964663876362255700,	-0.964677049336246980,	-0.964690219898545640,	-0.964703388049118700,	-0.964716553787933310,	
+-0.964729717114956590,	-0.964742878030155790,	-0.964756036533497510,	-0.964769192624949200,	-0.964782346304477790,	-0.964795497572050630,	-0.964808646427634750,	-0.964821792871197180,	
+-0.964834936902705160,	-0.964848078522125840,	-0.964861217729426460,	-0.964874354524573820,	-0.964887488907535400,	-0.964900620878278100,	-0.964913750436769410,	-0.964926877582976240,	
+-0.964940002316866160,	-0.964953124638405770,	-0.964966244547562630,	-0.964979362044303900,	-0.964992477128596700,	-0.965005589800408290,	-0.965018700059706020,	-0.965031807906456930,	
+-0.965044913340628360,	-0.965058016362187690,	-0.965071116971101710,	-0.965084215167338000,	-0.965097310950863820,	-0.965110404321646190,	-0.965123495279652690,	-0.965136583824850680,	
+-0.965149669957206860,	-0.965162753676689020,	-0.965175834983264200,	-0.965188913876899870,	-0.965201990357563160,	-0.965215064425221540,	-0.965228136079842150,	-0.965241205321392570,	
+-0.965254272149839940,	-0.965267336565151850,	-0.965280398567295080,	-0.965293458156237460,	-0.965306515331946110,	-0.965319570094388510,	-0.965332622443532240,	-0.965345672379344100,	
+-0.965358719901791900,	-0.965371765010842760,	-0.965384807706464290,	-0.965397847988623830,	-0.965410885857288740,	-0.965423921312426380,	-0.965436954354004230,	-0.965449984981989750,	
+-0.965463013196350420,	-0.965476038997053480,	-0.965489062384066400,	-0.965502083357356540,	-0.965515101916891600,	-0.965528118062638830,	-0.965541131794566130,	-0.965554143112640210,	
+-0.965567152016829080,	-0.965580158507099990,	-0.965593162583420430,	-0.965606164245758070,	-0.965619163494080280,	-0.965632160328354530,	-0.965645154748548510,	-0.965658146754629690,	
+-0.965671136346565320,	-0.965684123524323090,	-0.965697108287870590,	-0.965710090637175280,	-0.965723070572204860,	-0.965736048092926900,	-0.965749023199308550,	-0.965761995891317730,	
+-0.965774966168921890,	-0.965787934032088620,	-0.965800899480785510,	-0.965813862514980140,	-0.965826823134640190,	-0.965839781339733140,	-0.965852737130226790,	-0.965865690506088500,	
+-0.965878641467285860,	-0.965891590013786660,	-0.965904536145558490,	-0.965917479862569040,	-0.965930421164786110,	-0.965943360052176850,	-0.965956296524709160,	-0.965969230582350740,	
+-0.965982162225069270,	-0.965995091452832470,	-0.966008018265607890,	-0.966020942663363250,	-0.966033864646066220,	-0.966046784213684510,	-0.966059701366186130,	-0.966072616103538230,	
+-0.966085528425708830,	-0.966098438332665620,	-0.966111345824376300,	-0.966124250900808780,	-0.966137153561930530,	-0.966150053807709350,	-0.966162951638112940,	-0.966175847053109220,	
+-0.966188740052665860,	-0.966201630636750690,	-0.966214518805331490,	-0.966227404558375860,	-0.966240287895851810,	-0.966253168817727270,	-0.966266047323969590,	-0.966278923414546800,	
+-0.966291797089426590,	-0.966304668348576980,	-0.966317537191965670,	-0.966330403619560800,	-0.966343267631329610,	-0.966356129227240350,	-0.966368988407260710,	-0.966381845171358610,	
+-0.966394699519501850,	-0.966407551451658350,	-0.966420400967796020,	-0.966433248067882670,	-0.966446092751886420,	-0.966458935019774760,	-0.966471774871515700,	-0.966484612307077270,	
+-0.966497447326427280,	-0.966510279929533640,	-0.966523110116364490,	-0.966535937886887410,	-0.966548763241070530,	-0.966561586178881660,	-0.966574406700288820,	-0.966587224805259940,	
+-0.966600040493763140,	-0.966612853765766110,	-0.966625664621237000,	-0.966638473060143940,	-0.966651279082454410,	-0.966664082688136750,	-0.966676883877158890,	-0.966689682649488850,	
+-0.966702479005094540,	-0.966715272943944330,	-0.966728064466005680,	-0.966740853571246840,	-0.966753640259635840,	-0.966766424531140810,	-0.966779206385729670,	-0.966791985823370560,	
+-0.966804762844031380,	-0.966817537447680400,	-0.966830309634285510,	-0.966843079403815200,	-0.966855846756236810,	-0.966868611691518940,	-0.966881374209629390,	-0.966894134310536500,	
+-0.966906891994208540,	-0.966919647260613080,	-0.966932400109718480,	-0.966945150541492880,	-0.966957898555904420,	-0.966970644152921220,	-0.966983387332511430,	-0.966996128094643080,	
+-0.967008866439284520,	-0.967021602366403780,	-0.967034335875969210,	-0.967047066967948620,	-0.967059795642310260,	-0.967072521899022490,	-0.967085245738053430,	-0.967097967159371240,	
+-0.967110686162944380,	-0.967123402748740530,	-0.967136116916728290,	-0.967148828666875680,	-0.967161537999150940,	-0.967174244913522440,	-0.967186949409958310,	-0.967199651488426790,	
+-0.967212351148896140,	-0.967225048391334830,	-0.967237743215710650,	-0.967250435621992200,	-0.967263125610147600,	-0.967275813180145110,	-0.967288498331953180,	-0.967301181065540310,	
+-0.967313861380874160,	-0.967326539277923340,	-0.967339214756656180,	-0.967351887817041070,	-0.967364558459046120,	-0.967377226682639810,	-0.967389892487790500,	-0.967402555874466440,	
+-0.967415216842636210,	-0.967427875392267710,	-0.967440531523329430,	-0.967453185235789940,	-0.967465836529617480,	-0.967478485404780320,	-0.967491131861247240,	-0.967503775898986170,	
+-0.967516417517965580,	-0.967529056718154030,	-0.967541693499519790,	-0.967554327862031220,	-0.967566959805656990,	-0.967579589330365250,	-0.967592216436124590,	-0.967604841122903350,	
+-0.967617463390670230,	-0.967630083239393370,	-0.967642700669041120,	-0.967655315679582180,	-0.967667928270985020,	-0.967680538443218110,	-0.967693146196249800,	-0.967705751530048560,	
+-0.967718354444582870,	-0.967730954939821420,	-0.967743553015732450,	-0.967756148672284660,	-0.967768741909446510,	-0.967781332727186470,	-0.967793921125473130,	-0.967806507104275290,	
+-0.967819090663560870,	-0.967831671803298770,	-0.967844250523457350,	-0.967856826824005420,	-0.967869400704911450,	-0.967881972166144130,	-0.967894541207671710,	-0.967907107829462990,	
+-0.967919672031486320,	-0.967932233813710630,	-0.967944793176104270,	-0.967957350118636040,	-0.967969904641274300,	-0.967982456743987860,	-0.967995006426745520,	-0.968007553689515410,	
+-0.968020098532266450,	-0.968032640954967220,	-0.968045180957586400,	-0.968057718540092590,	-0.968070253702454700,	-0.968082786444640960,	-0.968095316766620310,	-0.968107844668361310,	
+-0.968120370149832770,	-0.968132893211003260,	-0.968145413851841500,	-0.968157932072316260,	-0.968170447872396140,	-0.968182961252050170,	-0.968195472211246580,	-0.968207980749954180,	
+-0.968220486868141990,	-0.968232990565778500,	-0.968245491842832600,	-0.968257990699273100,	-0.968270487135068470,	-0.968282981150187630,	-0.968295472744599260,	-0.968307961918272290,	
+-0.968320448671175390,	-0.968332933003277270,	-0.968345414914546950,	-0.968357894404953010,	-0.968370371474464360,	-0.968382846123050030,	-0.968395318350678380,	-0.968407788157318430,	
+-0.968420255542938980,	-0.968432720507508950,	-0.968445183050997250,	-0.968457643173372460,	-0.968470100874603500,	-0.968482556154659280,	-0.968495009013508710,	-0.968507459451120600,	
+-0.968519907467463750,	-0.968532353062507290,	-0.968544796236219920,	-0.968557236988570440,	-0.968569675319528200,	-0.968582111229061570,	-0.968594544717139570,	-0.968606975783731230,	
+-0.968619404428805450,	-0.968631830652331270,	-0.968644254454277600,	-0.968656675834613120,	-0.968669094793306980,	-0.968681511330328090,	-0.968693925445645370,	-0.968706337139227940,	
+-0.968718746411044500,	-0.968731153261064290,	-0.968743557689256240,	-0.968755959695589470,	-0.968768359280032580,	-0.968780756442554900,	-0.968793151183125150,	-0.968805543501712660,	
+-0.968817933398286260,	-0.968830320872815180,	-0.968842705925268220,	-0.968855088555614420,	-0.968867468763822900,	-0.968879846549862700,	-0.968892221913702830,	-0.968904594855312550,	
+-0.968916965374660650,	-0.968929333471716390,	-0.968941699146449010,	-0.968954062398827200,	-0.968966423228820210,	-0.968978781636397170,	-0.968991137621527110,	-0.969003491184179280,	
+-0.969015842324322920,	-0.969028191041926720,	-0.969040537336960050,	-0.969052881209392040,	-0.969065222659191820,	-0.969077561686328530,	-0.969089898290771410,	-0.969102232472489500,	
+-0.969114564231452040,	-0.969126893567628040,	-0.969139220480987220,	-0.969151544971498020,	-0.969163867039129930,	-0.969176186683852190,	-0.969188503905634050,	-0.969200818704444860,	
+-0.969213131080253310,	-0.969225441033028990,	-0.969237748562741140,	-0.969250053669358790,	-0.969262356352851410,	-0.969274656613188010,	-0.969286954450338080,	-0.969299249864270740,	
+-0.969311542854955350,	-0.969323833422361170,	-0.969336121566457320,	-0.969348407287213050,	-0.969360690584597840,	-0.969372971458580920,	-0.969385249909131550,	-0.969397525936219310,	
+-0.969409799539812990,	-0.969422070719882180,	-0.969434339476396120,	-0.969446605809324290,	-0.969458869718635930,	-0.969471131204300400,	-0.969483390266287050,	-0.969495646904565240,	
+-0.969507901119104450,	-0.969520152909873810,	-0.969532402276842680,	-0.969544649219980630,	-0.969556893739256910,	-0.969569135834640990,	-0.969581375506102460,	-0.969593612753610220,	
+-0.969605847577133970,	-0.969618079976643070,	-0.969630309952106970,	-0.969642537503495160,	-0.969654762630776990,	-0.969666985333921930,	-0.969679205612899330,	-0.969691423467679000,	
+-0.969703638898229860,	-0.969715851904521590,	-0.969728062486523770,	-0.969740270644205760,	-0.969752476377537030,	-0.969764679686487390,	-0.969776880571025850,	-0.969789079031122100,	
+-0.969801275066745630,	-0.969813468677865890,	-0.969825659864452570,	-0.969837848626475150,	-0.969850034963902980,	-0.969862218876705870,	-0.969874400364853060,	-0.969886579428314580,	
+-0.969898756067059330,	-0.969910930281057350,	-0.969923102070277880,	-0.969935271434690720,	-0.969947438374265670,	-0.969959602888971760,	-0.969971764978778790,	-0.969983924643656460,	
+-0.969996081883574330,	-0.970008236698501890,	-0.970020389088408930,	-0.970032539053265030,	-0.970044686593039770,	-0.970056831707702850,	-0.970068974397223950,	-0.970081114661572430,	
+-0.970093252500718210,	-0.970105387914630750,	-0.970117520903279850,	-0.970129651466635210,	-0.970141779604666520,	-0.970153905317343360,	-0.970166028604635300,	-0.970178149466512150,	
+-0.970190267902943710,	-0.970202383913899570,	-0.970214497499349400,	-0.970226608659263130,	-0.970238717393610230,	-0.970250823702360820,	-0.970262927585484050,	-0.970275029042950040,	
+-0.970287128074728500,	-0.970299224680789000,	-0.970311318861101560,	-0.970323410615635980,	-0.970335499944361630,	-0.970347586847248640,	-0.970359671324266590,	-0.970371753375385390,	
+-0.970383833000574740,	-0.970395910199804650,	-0.970407984973044700,	-0.970420057320264710,	-0.970432127241434910,	-0.970444194736524550,	-0.970456259805503650,	-0.970468322448342140,	
+-0.970480382665009910,	-0.970492440455476670,	-0.970504495819712430,	-0.970516548757686890,	-0.970528599269369850,	-0.970540647354731440,	-0.970552693013741360,	-0.970564736246369520,	
+-0.970576777052585830,	-0.970588815432360200,	-0.970600851385662540,	-0.970612884912462780,	-0.970624916012731040,	-0.970636944686436800,	-0.970648970933550180,	-0.970660994754041110,	
+-0.970673016147879490,	-0.970685035115035680,	-0.970697051655479040,	-0.970709065769179700,	-0.970721077456107690,	-0.970733086716233040,	-0.970745093549525650,	-0.970757097955955550,	
+-0.970769099935492760,	-0.970781099488107090,	-0.970793096613768780,	-0.970805091312447850,	-0.970817083584114120,	-0.970829073428737590,	-0.970841060846288300,	-0.970853045836736480,	
+-0.970865028400052180,	-0.970877008536205180,	-0.970888986245165620,	-0.970900961526903530,	-0.970912934381389150,	-0.970924904808592390,	-0.970936872808483290,	-0.970948838381032080,	
+-0.970960801526208780,	-0.970972762243983430,	-0.970984720534326500,	-0.970996676397207440,	-0.971008629832596730,	-0.971020580840464500,	-0.971032529420780670,	-0.971044475573515700,	
+-0.971056419298639620,	-0.971068360596122340,	-0.971080299465934100,	-0.971092235908045160,	-0.971104169922425650,	-0.971116101509045700,	-0.971128030667875450,	-0.971139957398885150,	
+-0.971151881702045030,	-0.971163803577325350,	-0.971175723024695900,	-0.971187640044127280,	-0.971199554635589490,	-0.971211466799052790,	-0.971223376534487430,	-0.971235283841863860,	
+-0.971247188721151790,	-0.971259091172321900,	-0.971270991195344210,	-0.971282888790188980,	-0.971294783956826560,	-0.971306676695227190,	-0.971318567005361120,	-0.971330454887198710,	
+-0.971342340340710320,	-0.971354223365865850,	-0.971366103962635900,	-0.971377982130990580,	-0.971389857870900380,	-0.971401731182335530,	-0.971413602065266500,	-0.971425470519663330,	
+-0.971437336545496470,	-0.971449200142736170,	-0.971461061311353010,	-0.971472920051317130,	-0.971484776362598890,	-0.971496630245168860,	-0.971508481698997170,	-0.971520330724054190,	
+-0.971532177320310720,	-0.971544021487736550,	-0.971555863226302390,	-0.971567702535978460,	-0.971579539416735360,	-0.971591373868543660,	-0.971603205891373170,	-0.971615035485194790,	
+-0.971626862649978770,	-0.971638687385695590,	-0.971650509692315700,	-0.971662329569809580,	-0.971674147018147580,	-0.971685962037300180,	-0.971697774627237940,	-0.971709584787931460,	
+-0.971721392519350860,	-0.971733197821466720,	-0.971745000694249630,	-0.971756801137669930,	-0.971768599151698330,	-0.971780394736305400,	-0.971792187891461270,	-0.971803978617136740,	
+-0.971815766913302180,	-0.971827552779928270,	-0.971839336216985370,	-0.971851117224444280,	-0.971862895802275250,	-0.971874671950449080,	-0.971886445668936450,	-0.971898216957707390,	
+-0.971909985816732940,	-0.971921752245983430,	-0.971933516245429560,	-0.971945277815041810,	-0.971957036954791190,	-0.971968793664647720,	-0.971980547944582330,	-0.971992299794565470,	
+-0.972004049214567960,	-0.972015796204560250,	-0.972027540764513140,	-0.972039282894397120,	-0.972051022594182860,	-0.972062759863841270,	-0.972074494703342620,	-0.972086227112657690,	
+-0.972097957091757170,	-0.972109684640611870,	-0.972121409759192260,	-0.972133132447469350,	-0.972144852705413400,	-0.972156570532995310,	-0.972168285930185780,	-0.972179998896955610,	
+-0.972191709433275380,	-0.972203417539115880,	-0.972215123214447920,	-0.972226826459242080,	-0.972238527273469160,	-0.972250225657100180,	-0.972261921610105380,	-0.972273615132455800,	
+-0.972285306224122130,	-0.972296994885075260,	-0.972308681115286120,	-0.972320364914725070,	-0.972332046283363010,	-0.972343725221170960,	-0.972355401728119520,	-0.972367075804179580,	
+-0.972378747449321960,	-0.972390416663517550,	-0.972402083446736950,	-0.972413747798951290,	-0.972425409720131360,	-0.972437069210247750,	-0.972448726269271480,	-0.972460380897173350,	
+-0.972472033093924270,	-0.972483682859495160,	-0.972495330193857030,	-0.972506975096980360,	-0.972518617568836290,	-0.972530257609395600,	-0.972541895218629330,	-0.972553530396508270,	
+-0.972565163143003450,	-0.972576793458085680,	-0.972588421341725850,	-0.972600046793895330,	-0.972611669814564370,	-0.972623290403704320,	-0.972634908561285980,	-0.972646524287280380,	
+-0.972658137581658530,	-0.972669748444391470,	-0.972681356875449880,	-0.972692962874804780,	-0.972704566442427420,	-0.972716167578288600,	-0.972727766282359350,	-0.972739362554610690,	
+-0.972750956395013630,	-0.972762547803539210,	-0.972774136780158560,	-0.972785723324842370,	-0.972797307437561880,	-0.972808889118288110,	-0.972820468366992210,	-0.972832045183645080,	
+-0.972843619568217970,	-0.972855191520681670,	-0.972866761041007440,	-0.972878328129166300,	-0.972889892785129270,	-0.972901455008867490,	-0.972913014800352190,	-0.972924572159554300,	
+-0.972936127086444950,	-0.972947679580995260,	-0.972959229643176600,	-0.972970777272959660,	-0.972982322470315800,	-0.972993865235216140,	-0.973005405567631820,	-0.973016943467534200,	
+-0.973028478934893970,	-0.973040011969682590,	-0.973051542571871210,	-0.973063070741430950,	-0.973074596478332940,	-0.973086119782548440,	-0.973097640654048690,	-0.973109159092804820,	
+-0.973120675098788080,	-0.973132188671969930,	-0.973143699812320960,	-0.973155208519812850,	-0.973166714794416630,	-0.973178218636103650,	-0.973189720044845160,	-0.973201219020612520,	
+-0.973212715563376740,	-0.973224209673109080,	-0.973235701349780880,	-0.973247190593363510,	-0.973258677403828100,	-0.973270161781146000,	-0.973281643725288470,	-0.973293123236226850,	
+-0.973304600313932620,	-0.973316074958376800,	-0.973327547169530630,	-0.973339016947365690,	-0.973350484291853220,	-0.973361949202964480,	-0.973373411680671040,	-0.973384871724943920,	
+-0.973396329335754600,	-0.973407784513074530,	-0.973419237256874960,	-0.973430687567127250,	-0.973442135443802870,	-0.973453580886873170,	-0.973465023896309510,	-0.973476464472083470,	
+-0.973487902614166070,	-0.973499338322528880,	-0.973510771597143390,	-0.973522202437980930,	-0.973533630845012990,	-0.973545056818211130,	-0.973556480357546490,	-0.973567901462990660,	
+-0.973579320134515090,	-0.973590736372091150,	-0.973602150175690410,	-0.973613561545284220,	-0.973624970480844290,	-0.973636376982341730,	-0.973647781049748360,	-0.973659182683035750,	
+-0.973670581882174920,	-0.973681978647137680,	-0.973693372977895490,	-0.973704764874419810,	-0.973716154336682460,	-0.973727541364654560,	-0.973738925958307800,	-0.973750308117613650,	
+-0.973761687842543800,	-0.973773065133069720,	-0.973784439989162980,	-0.973795812410795160,	-0.973807182397937730,	-0.973818549950562380,	-0.973829915068640920,	-0.973841277752144350,	
+-0.973852638001044710,	-0.973863995815313350,	-0.973875351194922080,	-0.973886704139842460,	-0.973898054650046310,	-0.973909402725504750,	-0.973920748366189690,	-0.973932091572072720,	
+-0.973943432343125530,	-0.973954770679319790,	-0.973966106580627210,	-0.973977440047019250,	-0.973988771078467710,	-0.974000099674944500,	-0.974011425836420750,	-0.974022749562868500,	
+-0.974034070854259300,	-0.974045389710565090,	-0.974056706131757210,	-0.974068020117807910,	-0.974079331668688320,	-0.974090640784370350,	-0.974101947464825810,	-0.974113251710026380,	
+-0.974124553519943870,	-0.974135852894549960,	-0.974147149833816450,	-0.974158444337715030,	-0.974169736406217620,	-0.974181026039295790,	-0.974192313236921350,	-0.974203597999066080,	
+-0.974214880325701920,	-0.974226160216800530,	-0.974237437672333950,	-0.974248712692273530,	-0.974259985276591300,	-0.974271255425259160,	-0.974282523138248810,	-0.974293788415532270,	
+-0.974305051257081220,	-0.974316311662867470,	-0.974327569632863040,	-0.974338825167039620,	-0.974350078265369350,	-0.974361328927823680,	-0.974372577154374750,	-0.974383822944994260,	
+-0.974395066299654330,	-0.974406307218326880,	-0.974417545700983490,	-0.974428781747596170,	-0.974440015358136960,	-0.974451246532577750,	-0.974462475270890360,	-0.974473701573046800,	
+-0.974484925439018990,	-0.974496146868778830,	-0.974507365862298360,	-0.974518582419549580,	-0.974529796540504200,	-0.974541008225134340,	-0.974552217473412030,	-0.974563424285309070,	
+-0.974574628660797580,	-0.974585830599849710,	-0.974597030102437030,	-0.974608227168531900,	-0.974619421798106120,	-0.974630613991131820,	-0.974641803747580910,	-0.974652991067425530,	
+-0.974664175950637700,	-0.974675358397189440,	-0.974686538407052880,	-0.974697715980199940,	-0.974708891116602530,	-0.974720063816233000,	-0.974731234079063370,	-0.974742401905065560,	
+-0.974753567294211920,	-0.974764730246474250,	-0.974775890761824690,	-0.974787048840235480,	-0.974798204481678530,	-0.974809357686126200,	-0.974820508453550390,	-0.974831656783923250,	
+-0.974842802677217120,	-0.974853946133404040,	-0.974865087152456010,	-0.974876225734345180,	-0.974887361879043900,	-0.974898495586524080,	-0.974909626856758080,	-0.974920755689718250,	
+-0.974931882085376290,	-0.974943006043704650,	-0.974954127564675480,	-0.974965246648261010,	-0.974976363294433380,	-0.974987477503164830,	-0.974998589274427620,	-0.975009698608193980,	
+-0.975020805504436040,	-0.975031909963126280,	-0.975043011984236600,	-0.975054111567739360,	-0.975065208713606800,	-0.975076303421811290,	-0.975087395692325170,	-0.975098485525120460,	
+-0.975109572920169420,	-0.975120657877444510,	-0.975131740396917860,	-0.975142820478561930,	-0.975153898122348980,	-0.975164973328251250,	-0.975176046096241090,	-0.975187116426290860,	
+-0.975198184318373020,	-0.975209249772459490,	-0.975220312788522840,	-0.975231373366535430,	-0.975242431506469500,	-0.975253487208297630,	-0.975264540471992180,	-0.975275591297525170,	
+-0.975286639684869170,	-0.975297685633996550,	-0.975308729144879760,	-0.975319770217491170,	-0.975330808851803120,	-0.975341845047787980,	-0.975352878805418320,	-0.975363910124666720,	
+-0.975374939005504980,	-0.975385965447906010,	-0.975396989451842170,	-0.975408011017285690,	-0.975419030144209280,	-0.975430046832585500,	-0.975441061082386480,	-0.975452072893584710,	
+-0.975463082266152750,	-0.975474089200063070,	-0.975485093695288240,	-0.975496095751800630,	-0.975507095369572810,	-0.975518092548577240,	-0.975529087288786620,	-0.975540079590173080,	
+-0.975551069452709420,	-0.975562056876367990,	-0.975573041861121480,	-0.975584024406942360,	-0.975595004513803320,	-0.975605982181676600,	-0.975616957410535000,	-0.975627930200350880,	
+-0.975638900551097030,	-0.975649868462745930,	-0.975660833935270030,	-0.975671796968642150,	-0.975682757562834850,	-0.975693715717820490,	-0.975704671433572200,	-0.975715624710061900,	
+-0.975726575547262610,	-0.975737523945146900,	-0.975748469903687350,	-0.975759413422856770,	-0.975770354502627500,	-0.975781293142972350,	-0.975792229343864000,	-0.975803163105275040,	
+-0.975814094427178260,	-0.975825023309546120,	-0.975835949752351440,	-0.975846873755567000,	-0.975857795319165280,	-0.975868714443119290,	-0.975879631127401280,	-0.975890545371984160,	
+-0.975901457176840850,	-0.975912366541943690,	-0.975923273467265710,	-0.975934177952779810,	-0.975945079998458140,	-0.975955979604273830,	-0.975966876770199670,	-0.975977771496208120,	
+-0.975988663782272340,	-0.975999553628364770,	-0.976010441034458330,	-0.976021326000525820,	-0.976032208526540160,	-0.976043088612473800,	-0.976053966258299770,	-0.976064841463990750,	
+-0.976075714229519660,	-0.976086584554859300,	-0.976097452439982690,	-0.976108317884862190,	-0.976119180889470920,	-0.976130041453781680,	-0.976140899577767400,	-0.976151755261400860,	
+-0.976162608504654860,	-0.976173459307502430,	-0.976184307669916260,	-0.976195153591869590,	-0.976205997073334770,	-0.976216838114285060,	-0.976227676714693240,	-0.976238512874532120,	
+-0.976249346593774820,	-0.976260177872394270,	-0.976271006710363150,	-0.976281833107654480,	-0.976292657064241290,	-0.976303478580096360,	-0.976314297655192730,	-0.976325114289503420,	
+-0.976335928483001330,	-0.976346740235659370,	-0.976357549547450580,	-0.976368356418348180,	-0.976379160848324660,	-0.976389962837353130,	-0.976400762385406850,	-0.976411559492458610,	
+-0.976422354158481550,	-0.976433146383448580,	-0.976443936167332600,	-0.976454723510106870,	-0.976465508411744400,	-0.976476290872217990,	-0.976487070891501000,	-0.976497848469566220,	
+-0.976508623606386910,	-0.976519396301935960,	-0.976530166556186740,	-0.976540934369111930,	-0.976551699740684790,	-0.976562462670878430,	-0.976573223159665880,	-0.976583981207020280,	
+-0.976594736812914870,	-0.976605489977322440,	-0.976616240700216350,	-0.976626988981569630,	-0.976637734821355410,	-0.976648478219546810,	-0.976659219176117090,	-0.976669957691039370,	
+-0.976680693764286680,	-0.976691427395832480,	-0.976702158585649460,	-0.976712887333711090,	-0.976723613639990500,	-0.976734337504460930,	-0.976745058927095400,	-0.976755777907867500,	
+-0.976766494446749900,	-0.976777208543716080,	-0.976787920198739280,	-0.976798629411792740,	-0.976809336182849490,	-0.976820040511882980,	-0.976830742398866360,	-0.976841441843772860,	
+-0.976852138846575960,	-0.976862833407248550,	-0.976873525525764010,	-0.976884215202095670,	-0.976894902436216790,	-0.976905587228100720,	-0.976916269577720820,	-0.976926949485049990,	
+-0.976937626950061920,	-0.976948301972729640,	-0.976958974553026720,	-0.976969644690926290,	-0.976980312386401820,	-0.976990977639426550,	-0.977001640449973730,	-0.977012300818016930,	
+-0.977022958743529510,	-0.977033614226484600,	-0.977044267266855560,	-0.977054917864615850,	-0.977065566019738930,	-0.977076211732198160,	-0.977086855001966790,	-0.977097495829018170,	
+-0.977108134213325870,	-0.977118770154863260,	-0.977129403653603680,	-0.977140034709520710,	-0.977150663322587490,	-0.977161289492777700,	-0.977171913220064690,	-0.977182534504422050,	
+-0.977193153345822910,	-0.977203769744240840,	-0.977214383699649410,	-0.977224995212022000,	-0.977235604281332270,	-0.977246210907553370,	-0.977256815090658870,	-0.977267416830622460,	
+-0.977278016127417380,	-0.977288612981017320,	-0.977299207391395750,	-0.977309799358526130,	-0.977320388882382040,	-0.977330975962936940,	-0.977341560600164640,	-0.977352142794038260,	
+-0.977362722544531380,	-0.977373299851617800,	-0.977383874715270990,	-0.977394447135464530,	-0.977405017112172090,	-0.977415584645366930,	-0.977426149735022730,	-0.977436712381113180,	
+-0.977447272583611970,	-0.977457830342492450,	-0.977468385657728420,	-0.977478938529293460,	-0.977489488957161030,	-0.977500036941305160,	-0.977510582481698980,	-0.977521125578316390,	
+-0.977531666231130970,	-0.977542204440116300,	-0.977552740205246180,	-0.977563273526494410,	-0.977573804403834230,	-0.977584332837239560,	-0.977594858826684070,	-0.977605382372141450,	
+-0.977615903473585400,	-0.977626422130989490,	-0.977636938344327630,	-0.977647452113573400,	-0.977657963438700480,	-0.977668472319682900,	-0.977678978756493900,	-0.977689482749107500,	
+-0.977699984297497380,	-0.977710483401637240,	-0.977720980061501210,	-0.977731474277062420,	-0.977741966048295000,	-0.977752455375172640,	-0.977762942257669240,	-0.977773426695758400,	
+-0.977783908689414010,	-0.977794388238609760,	-0.977804865343319670,	-0.977815340003517330,	-0.977825812219176860,	-0.977836281990271730,	-0.977846749316775840,	-0.977857214198663010,	
+-0.977867676635907230,	-0.977878136628482440,	-0.977888594176362090,	-0.977899049279520320,	-0.977909501937930910,	-0.977919952151567680,	-0.977930399920404650,	-0.977940845244415600,	
+-0.977951288123574350,	-0.977961728557855010,	-0.977972166547231290,	-0.977982602091677310,	-0.977993035191166650,	-0.978003465845673440,	-0.978013894055171580,	-0.978024319819634890,	
+-0.978034743139037490,	-0.978045164013353400,	-0.978055582442556190,	-0.978065998426620010,	-0.978076411965518870,	-0.978086823059226670,	-0.978097231707717450,	-0.978107637910965220,	
+-0.978118041668943780,	-0.978128442981627270,	-0.978138841848989800,	-0.978149238271005080,	-0.978159632247647350,	-0.978170023778890400,	-0.978180412864708470,	-0.978190799505075480,	
+-0.978201183699965670,	-0.978211565449352730,	-0.978221944753210890,	-0.978232321611514190,	-0.978242696024236640,	-0.978253067991352370,	-0.978263437512835400,	-0.978273804588659870,	
+-0.978284169218799900,	-0.978294531403229640,	-0.978304891141922760,	-0.978315248434853850,	-0.978325603281996690,	-0.978335955683325540,	-0.978346305638814530,	-0.978356653148437890,	
+-0.978366998212169440,	-0.978377340829983510,	-0.978387681001854250,	-0.978398018727755780,	-0.978408354007662240,	-0.978418686841547870,	-0.978429017229386800,	-0.978439345171153050,	
+-0.978449670666821090,	-0.978459993716365050,	-0.978470314319758840,	-0.978480632476976920,	-0.978490948187993310,	-0.978501261452782380,	-0.978511572271318570,	-0.978521880643575480,	
+-0.978532186569527780,	-0.978542490049149620,	-0.978552791082415220,	-0.978563089669298840,	-0.978573385809774820,	-0.978583679503817190,	-0.978593970751400420,	-0.978604259552498750,	
+-0.978614545907086630,	-0.978624829815137880,	-0.978635111276627170,	-0.978645390291528640,	-0.978655666859816530,	-0.978665940981465420,	-0.978676212656449550,	-0.978686481884742940,	
+-0.978696748666320170,	-0.978707013001155480,	-0.978717274889223330,	-0.978727534330497970,	-0.978737791324953750,	-0.978748045872565030,	-0.978758297973306270,	-0.978768547627151930,	
+-0.978778794834076040,	-0.978789039594053060,	-0.978799281907057670,	-0.978809521773063910,	-0.978819759192046450,	-0.978829994163979640,	-0.978840226688837860,	-0.978850456766595320,	
+-0.978860684397226730,	-0.978870909580706440,	-0.978881132317008910,	-0.978891352606108490,	-0.978901570447979650,	-0.978911785842596970,	-0.978921998789935020,	-0.978932209289967830,	
+-0.978942417342670070,	-0.978952622948016330,	-0.978962826105981070,	-0.978973026816538750,	-0.978983225079663950,	-0.978993420895331030,	-0.979003614263514450,	-0.979013805184188900,	
+-0.979023993657328730,	-0.979034179682908730,	-0.979044363260903160,	-0.979054544391286700,	-0.979064723074033920,	-0.979074899309119400,	-0.979085073096517710,	-0.979095244436203220,	
+-0.979105413328150490,	-0.979115579772334320,	-0.979125743768729300,	-0.979135905317309980,	-0.979146064418050740,	-0.979156221070926260,	-0.979166375275911330,	-0.979176527032980410,	
+-0.979186676342108210,	-0.979196823203269400,	-0.979206967616438440,	-0.979217109581590030,	-0.979227249098698850,	-0.979237386167739810,	-0.979247520788687040,	-0.979257652961515570,	
+-0.979267782686199850,	-0.979277909962714690,	-0.979288034791034880,	-0.979298157171135000,	-0.979308277102989620,	-0.979318394586573550,	-0.979328509621861460,	-0.979338622208828170,	
+-0.979348732347448350,	-0.979358840037696580,	-0.979368945279547760,	-0.979379048072976600,	-0.979389148417957990,	-0.979399246314466290,	-0.979409341762476520,	-0.979419434761963360,	
+-0.979429525312901620,	-0.979439613415266090,	-0.979449699069031790,	-0.979459782274172960,	-0.979469863030664630,	-0.979479941338481710,	-0.979490017197598980,	-0.979500090607991150,	
+-0.979510161569633110,	-0.979520230082499670,	-0.979530296146565620,	-0.979540359761805980,	-0.979550420928195330,	-0.979560479645708580,	-0.979570535914320750,	-0.979580589734006410,	
+-0.979590641104740700,	-0.979600690026498520,	-0.979610736499254450,	-0.979620780522983630,	-0.979630822097660730,	-0.979640861223260880,	-0.979650897899758790,	-0.979660932127129460,	
+-0.979670963905347910,	-0.979680993234388840,	-0.979691020114227260,	-0.979701044544838420,	-0.979711066526196770,	-0.979721086058277350,	-0.979731103141055270,	-0.979741117774505450,	
+-0.979751129958603030,	-0.979761139693322680,	-0.979771146978639320,	-0.979781151814528180,	-0.979791154200964190,	-0.979801154137922240,	-0.979811151625377460,	-0.979821146663304780,	
+-0.979831139251679200,	-0.979841129390475850,	-0.979851117079669760,	-0.979861102319235730,	-0.979871085109149000,	-0.979881065449384470,	-0.979891043339917390,	-0.979901018780722670,	
+-0.979910991771775540,	-0.979920962313050700,	-0.979930930404523610,	-0.979940896046169070,	-0.979950859237962320,	-0.979960819979878380,	-0.979970778271892500,	-0.979980734113979570,	
+-0.979990687506114840,	-0.980000638448273560,	-0.980010586940430530,	-0.980020532982561090,	-0.980030476574640260,	-0.980040417716643190,	-0.980050356408545100,	-0.980060292650321350,	
+-0.980070226441946630,	-0.980080157783396410,	-0.980090086674645810,	-0.980100013115669850,	-0.980109937106444010,	-0.980119858646943290,	-0.980129777737142830,	-0.980139694377018090,	
+-0.980149608566544210,	-0.980159520305696090,	-0.980169429594449190,	-0.980179336432778770,	-0.980189240820659950,	-0.980199142758068080,	-0.980209042244978400,	-0.980218939281366050,	
+-0.980228833867206380,	-0.980238726002474530,	-0.980248615687145940,	-0.980258502921195760,	-0.980268387704599450,	-0.980278270037332030,	-0.980288149919368970,	-0.980298027350685610,	
+-0.980307902331257200,	-0.980317774861058980,	-0.980327644940066300,	-0.980337512568254520,	-0.980347377745598990,	-0.980357240472075060,	-0.980367100747657980,	-0.980376958572323100,	
+-0.980386813946045880,	-0.980396666868801560,	-0.980406517340565610,	-0.980416365361313270,	-0.980426210931020110,	-0.980436054049661390,	-0.980445894717212550,	-0.980455732933649180,	
+-0.980465568698946300,	-0.980475402013079480,	-0.980485232876024180,	-0.980495061287755760,	-0.980504887248249690,	-0.980514710757481530,	-0.980524531815426540,	-0.980534350422060160,	
+-0.980544166577357880,	-0.980553980281295150,	-0.980563791533847540,	-0.980573600334990410,	-0.980583406684699340,	-0.980593210582949680,	-0.980603012029717220,	-0.980612811024977100,	
+-0.980622607568704900,	-0.980632401660876170,	-0.980642193301466400,	-0.980651982490451160,	-0.980661769227806230,	-0.980671553513506660,	-0.980681335347528100,	-0.980691114729846270,	
+-0.980700891660436720,	-0.980710666139274930,	-0.980720438166336360,	-0.980730207741596800,	-0.980739974865031730,	-0.980749739536616820,	-0.980759501756327420,	-0.980769261524139350,	
+-0.980779018840028050,	-0.980788773703969220,	-0.980798526115938430,	-0.980808276075911480,	-0.980818023583863720,	-0.980827768639770840,	-0.980837511243608630,	-0.980847251395352560,	
+-0.980856989094978430,	-0.980866724342461800,	-0.980876457137778380,	-0.980886187480903730,	-0.980895915371813640,	-0.980905640810484040,	-0.980915363796890040,	-0.980925084331007670,	
+-0.980934802412812610,	-0.980944518042280560,	-0.980954231219387410,	-0.980963941944108410,	-0.980973650216419580,	-0.980983356036296720,	-0.980993059403715400,	-0.981002760318651410,	
+-0.981012458781080570,	-0.981022154790978540,	-0.981031848348321130,	-0.981041539453084140,	-0.981051228105243480,	-0.981060914304774490,	-0.981070598051653310,	-0.981080279345855620,	
+-0.981089958187357110,	-0.981099634576133920,	-0.981109308512161600,	-0.981118979995415970,	-0.981128649025872820,	-0.981138315603508170,	-0.981147979728297590,	-0.981157641400217110,	
+-0.981167300619242510,	-0.981176957385349710,	-0.981186611698514510,	-0.981196263558712920,	-0.981205912965920520,	-0.981215559920113330,	-0.981225204421267260,	-0.981234846469358210,	
+-0.981244486064361990,	-0.981254123206254710,	-0.981263757895011970,	-0.981273390130609880,	-0.981283019913024250,	-0.981292647242231090,	-0.981302272118206310,	-0.981311894540925820,	
+-0.981321514510365640,	-0.981331132026501680,	-0.981340747089310070,	-0.981350359698766380,	-0.981359969854846860,	-0.981369577557527300,	-0.981379182806783930,	-0.981388785602592460,	
+-0.981398385944929340,	-0.981407983833770040,	-0.981417579269090680,	-0.981427172250867510,	-0.981436762779076320,	-0.981446350853693250,	-0.981455936474694310,	-0.981465519642055530,	
+-0.981475100355753030,	-0.981484678615762610,	-0.981494254422060840,	-0.981503827774623080,	-0.981513398673425910,	-0.981522967118445220,	-0.981532533109657050,	-0.981542096647037730,	
+-0.981551657730562970,	-0.981561216360209210,	-0.981570772535952260,	-0.981580326257768480,	-0.981589877525633760,	-0.981599426339524460,	-0.981608972699416490,	-0.981618516605286210,	
+-0.981628058057109620,	-0.981637597054862980,	-0.981647133598522180,	-0.981656667688063590,	-0.981666199323463330,	-0.981675728504697530,	-0.981685255231742440,	-0.981694779504574400,	
+-0.981704301323169220,	-0.981713820687503350,	-0.981723337597552810,	-0.981732852053294080,	-0.981742364054703050,	-0.981751873601756200,	-0.981761380694429750,	-0.981770885332699740,	
+-0.981780387516542730,	-0.981789887245934520,	-0.981799384520851580,	-0.981808879341270260,	-0.981818371707166680,	-0.981827861618517210,	-0.981837349075298290,	-0.981846834077485740,	
+-0.981856316625056120,	-0.981865796717985790,	-0.981875274356250880,	-0.981884749539827850,	-0.981894222268692940,	-0.981903692542822500,	-0.981913160362192780,	-0.981922625726780240,	
+-0.981932088636561120,	-0.981941549091511660,	-0.981951007091608430,	-0.981960462636827680,	-0.981969915727145760,	-0.981979366362539130,	-0.981988814542984030,	-0.981998260268456820,	
+-0.982007703538933960,	-0.982017144354391910,	-0.982026582714806920,	-0.982036018620155550,	-0.982045452070414050,	-0.982054883065558990,	-0.982064311605566620,	-0.982073737690413730,	
+-0.982083161320076340,	-0.982092582494531020,	-0.982102001213754240,	-0.982111417477722460,	-0.982120831286412370,	-0.982130242639799870,	-0.982139651537861870,	-0.982149057980574720,	
+-0.982158461967915010,	-0.982167863499859070,	-0.982177262576383490,	-0.982186659197464730,	-0.982196053363079360,	-0.982205445073203840,	-0.982214834327814870,	-0.982224221126888560,	
+-0.982233605470401840,	-0.982242987358331040,	-0.982252366790652750,	-0.982261743767343650,	-0.982271118288380210,	-0.982280490353738880,	-0.982289859963396350,	-0.982299227117329200,	
+-0.982308591815513890,	-0.982317954057927100,	-0.982327313844545520,	-0.982336671175345620,	-0.982346026050303970,	-0.982355378469397470,	-0.982364728432602360,	-0.982374075939895450,	
+-0.982383420991253420,	-0.982392763586652730,	-0.982402103726070170,	-0.982411441409482440,	-0.982420776636866000,	-0.982430109408197640,	-0.982439439723454040,	-0.982448767582611790,	
+-0.982458092985647570,	-0.982467415932538170,	-0.982476736423260280,	-0.982486054457790470,	-0.982495370036105650,	-0.982504683158182400,	-0.982513993823997290,	-0.982523302033527330,	
+-0.982532607786749000,	-0.982541911083639200,	-0.982551211924174830,	-0.982560510308332140,	-0.982569806236088250,	-0.982579099707419860,	-0.982588390722303750,	-0.982597679280716620,	
+-0.982606965382635260,	-0.982616249028036570,	-0.982625530216897140,	-0.982634808949193970,	-0.982644085224903980,	-0.982653359044003530,	-0.982662630406469730,	-0.982671899312279270,	
+-0.982681165761409180,	-0.982690429753836250,	-0.982699691289537160,	-0.982708950368488820,	-0.982718206990668030,	-0.982727461156051810,	-0.982736712864616950,	-0.982745962116340240,	
+-0.982755208911198610,	-0.982764453249169060,	-0.982773695130228280,	-0.982782934554353500,	-0.982792171521521210,	-0.982801406031708400,	-0.982810638084892220,	-0.982819867681049340,	
+-0.982829094820156790,	-0.982838319502191690,	-0.982847541727130620,	-0.982856761494950710,	-0.982865978805628980,	-0.982875193659142220,	-0.982884406055467450,	-0.982893615994581690,	
+-0.982902823476461850,	-0.982912028501085060,	-0.982921231068428320,	-0.982930431178468230,	-0.982939628831182240,	-0.982948824026547040,	-0.982958016764539870,	-0.982967207045137630,	
+-0.982976394868317450,	-0.982985580234056240,	-0.982994763142331030,	-0.983003943593118930,	-0.983013121586396980,	-0.983022297122142170,	-0.983031470200331660,	-0.983040640820942450,	
+-0.983049808983951670,	-0.983058974689336450,	-0.983068137937073700,	-0.983077298727140670,	-0.983086457059514360,	-0.983095612934171800,	-0.983104766351090340,	-0.983113917310247000,	
+-0.983123065811618790,	-0.983132211855182960,	-0.983141355440916520,	-0.983150496568796720,	-0.983159635238800680,	-0.983168771450905530,	-0.983177905205088410,	-0.983187036501326660,	
+-0.983196165339597190,	-0.983205291719877580,	-0.983214415642144510,	-0.983223537106375440,	-0.983232656112547510,	-0.983241772660637840,	-0.983250886750624000,	-0.983259998382482790,	
+-0.983269107556191570,	-0.983278214271727570,	-0.983287318529068030,	-0.983296420328190200,	-0.983305519669071430,	-0.983314616551688720,	-0.983323710976019450,	-0.983332802942041060,	
+-0.983341892449730690,	-0.983350979499065470,	-0.983360064090022750,	-0.983369146222579980,	-0.983378225896714310,	-0.983387303112403190,	-0.983396377869623640,	-0.983405450168353120,	
+-0.983414520008569100,	-0.983423587390248710,	-0.983432652313369290,	-0.983441714777908320,	-0.983450774783843130,	-0.983459832331150860,	-0.983468887419809090,	-0.983477940049795270,	
+-0.983486990221086430,	-0.983496037933660030,	-0.983505083187493630,	-0.983514125982564490,	-0.983523166318850060,	-0.983532204196327810,	-0.983541239614974970,	-0.983550272574769010,	
+-0.983559303075687290,	-0.983568331117707470,	-0.983577356700806700,	-0.983586379824962550,	-0.983595400490152480,	-0.983604418696353950,	-0.983613434443544430,	-0.983622447731701270,	
+-0.983631458560801920,	-0.983640466930823960,	-0.983649472841744750,	-0.983658476293541970,	-0.983667477286193080,	-0.983676475819675430,	-0.983685471893966490,	-0.983694465509043940,	
+-0.983703456664885230,	-0.983712445361467850,	-0.983721431598769350,	-0.983730415376767310,	-0.983739396695439190,	-0.983748375554762690,	-0.983757351954715140,	-0.983766325895274240,	
+-0.983775297376417560,	-0.983784266398122550,	-0.983793232960366910,	-0.983802197063128330,	-0.983811158706384140,	-0.983820117890112030,	-0.983829074614289590,	-0.983838028878894600,	
+-0.983846980683904420,	-0.983855930029296720,	-0.983864876915049310,	-0.983873821341139650,	-0.983882763307545540,	-0.983891702814244540,	-0.983900639861214230,	-0.983909574448432300,	
+-0.983918506575876430,	-0.983927436243524300,	-0.983936363451353710,	-0.983945288199342020,	-0.983954210487467230,	-0.983963130315706810,	-0.983972047684038560,	-0.983980962592440280,	
+-0.983989875040889530,	-0.983998785029364110,	-0.984007692557841710,	-0.984016597626300120,	-0.984025500234717130,	-0.984034400383070220,	-0.984043298071337390,	-0.984052193299496230,	
+-0.984061086067524630,	-0.984069976375400390,	-0.984078864223101310,	-0.984087749610604860,	-0.984096632537889040,	-0.984105513004931760,	-0.984114391011710610,	-0.984123266558203480,	
+-0.984132139644388170,	-0.984141010270242590,	-0.984149878435744420,	-0.984158744140871680,	-0.984167607385601940,	-0.984176468169913220,	-0.984185326493783320,	-0.984194182357190140,	
+-0.984203035760111480,	-0.984211886702525350,	-0.984220735184409330,	-0.984229581205741550,	-0.984238424766499810,	-0.984247265866661890,	-0.984256104506205930,	-0.984264940685109720,	
+-0.984273774403351060,	-0.984282605660908080,	-0.984291434457758680,	-0.984300260793880550,	-0.984309084669251710,	-0.984317906083850170,	-0.984326725037653950,	-0.984335541530640850,	
+-0.984344355562789100,	-0.984353167134076280,	-0.984361976244480520,	-0.984370782893979830,	-0.984379587082552240,	-0.984388388810175540,	-0.984397188076827970,	-0.984405984882487430,	
+-0.984414779227131940,	-0.984423571110739530,	-0.984432360533288310,	-0.984441147494755970,	-0.984449931995120870,	-0.984458714034360920,	-0.984467493612454110,	-0.984476270729378710,	
+-0.984485045385112610,	-0.984493817579633830,	-0.984502587312920510,	-0.984511354584950650,	-0.984520119395702500,	-0.984528881745153960,	-0.984537641633283280,	-0.984546399060068580,	
+-0.984555154025487770,	-0.984563906529519190,	-0.984572656572140770,	-0.984581404153330730,	-0.984590149273067090,	-0.984598891931328210,	-0.984607632128091990,	-0.984616369863336890,	
+-0.984625105137040710,	-0.984633837949181690,	-0.984642568299738170,	-0.984651296188688190,	-0.984660021616009960,	-0.984668744581681740,	-0.984677465085681550,	-0.984686183127987840,	
+-0.984694898708578740,	-0.984703611827432160,	-0.984712322484526670,	-0.984721030679840400,	-0.984729736413351490,	-0.984738439685038270,	-0.984747140494878990,	-0.984755838842851780,	
+-0.984764534728935100,	-0.984773228153106970,	-0.984781919115345740,	-0.984790607615629750,	-0.984799293653937260,	-0.984807977230246490,	-0.984816658344535800,	-0.984825336996783650,	
+-0.984834013186967950,	-0.984842686915067270,	-0.984851358181059840,	-0.984860026984924030,	-0.984868693326638070,	-0.984877357206180640,	-0.984886018623529650,	-0.984894677578663560,	
+-0.984903334071560830,	-0.984911988102199710,	-0.984920639670558650,	-0.984929288776616010,	-0.984937935420350130,	-0.984946579601739480,	-0.984955221320762300,	-0.984963860577397270,	
+-0.984972497371622400,	-0.984981131703416280,	-0.984989763572757360,	-0.984998392979623990,	-0.985007019923994750,	-0.985015644405847880,	-0.985024266425161940,	-0.985032885981915300,	
+-0.985041503076086400,	-0.985050117707653830,	-0.985058729876595930,	-0.985067339582891170,	-0.985075946826518000,	-0.985084551607455120,	-0.985093153925680860,	-0.985101753781173710,	
+-0.985110351173912100,	-0.985118946103874630,	-0.985127538571039740,	-0.985136128575386020,	-0.985144716116892250,	-0.985153301195536350,	-0.985161883811297320,	-0.985170463964153530,	
+-0.985179041654083650,	-0.985187616881066150,	-0.985196189645079600,	-0.985204759946102570,	-0.985213327784113630,	-0.985221893159091480,	-0.985230456071014450,	-0.985239016519861340,	
+-0.985247574505610620,	-0.985256130028241080,	-0.985264683087731190,	-0.985273233684059610,	-0.985281781817204940,	-0.985290327487145730,	-0.985298870693860800,	-0.985307411437328580,	
+-0.985315949717527890,	-0.985324485534437300,	-0.985333018888035480,	-0.985341549778301130,	-0.985350078205213140,	-0.985358604168749760,	-0.985367127668889790,	-0.985375648705612120,	
+-0.985384167278895220,	-0.985392683388717990,	-0.985401197035059130,	-0.985409708217897200,	-0.985418216937210880,	-0.985426723192979080,	-0.985435226985180490,	-0.985443728313793900,	
+-0.985452227178797880,	-0.985460723580171340,	-0.985469217517892960,	-0.985477708991941650,	-0.985486198002296090,	-0.985494684548934960,	-0.985503168631837070,	-0.985511650250981310,	
+-0.985520129406346370,	-0.985528606097911260,	-0.985537080325654460,	-0.985545552089555080,	-0.985554021389591690,	-0.985562488225743330,	-0.985570952597988660,	-0.985579414506306710,	
+-0.985587873950676150,	-0.985596330931075900,	-0.985604785447484870,	-0.985613237499882060,	-0.985621687088245930,	-0.985630134212555630,	-0.985638578872790050,	-0.985647021068927880,	
+-0.985655460800948240,	-0.985663898068830150,	-0.985672332872552070,	-0.985680765212093250,	-0.985689195087432470,	-0.985697622498548640,	-0.985706047445420790,	-0.985714469928027910,	
+-0.985722889946348710,	-0.985731307500362420,	-0.985739722590047940,	-0.985748135215384070,	-0.985756545376349710,	-0.985764953072924110,	-0.985773358305086170,	-0.985781761072814790,	
+-0.985790161376089100,	-0.985798559214887900,	-0.985806954589190320,	-0.985815347498975260,	-0.985823737944221960,	-0.985832125924909210,	-0.985840511441016250,	-0.985848894492521890,	
+-0.985857275079405460,	-0.985865653201645880,	-0.985874028859222040,	-0.985882402052113080,	-0.985890772780298130,	-0.985899141043756310,	-0.985907506842466640,	-0.985915870176408250,	
+-0.985924231045560150,	-0.985932589449901360,	-0.985940945389411240,	-0.985949298864068680,	-0.985957649873852810,	-0.985965998418742880,	-0.985974344498718010,	-0.985982688113757220,	
+-0.985991029263839640,	-0.985999367948944720,	-0.986007704169051260,	-0.986016037924138500,	-0.986024369214185680,	-0.986032698039171820,	-0.986041024399076480,	-0.986049348293878360,	
+-0.986057669723556910,	-0.986065988688091370,	-0.986074305187460750,	-0.986082619221644310,	-0.986090930790621490,	-0.986099239894371200,	-0.986107546532872910,	-0.986115850706105630,	
+-0.986124152414049050,	-0.986132451656681840,	-0.986140748433983470,	-0.986149042745933290,	-0.986157334592510430,	-0.986165623973694340,	-0.986173910889464270,	-0.986182195339799230,	
+-0.986190477324678790,	-0.986198756844082090,	-0.986207033897988580,	-0.986215308486377400,	-0.986223580609227990,	-0.986231850266519720,	-0.986240117458231700,	-0.986248382184343520,	
+-0.986256644444834300,	-0.986264904239683490,	-0.986273161568870350,	-0.986281416432374320,	-0.986289668830174770,	-0.986297918762251260,	-0.986306166228582690,	-0.986314411229148760,	
+-0.986322653763928800,	-0.986330893832902180,	-0.986339131436048460,	-0.986347366573346760,	-0.986355599244776670,	-0.986363829450317640,	-0.986372057189949140,	-0.986380282463650280,	
+-0.986388505271400870,	-0.986396725613180040,	-0.986404943488967570,	-0.986413158898742590,	-0.986421371842484910,	-0.986429582320173640,	-0.986437790331788470,	-0.986445995877308750,	
+-0.986454198956714160,	-0.986462399569983940,	-0.986470597717097770,	-0.986478793398035130,	-0.986486986612775450,	-0.986495177361298330,	-0.986503365643583430,	-0.986511551459610000,	
+-0.986519734809357620,	-0.986527915692805960,	-0.986536094109934480,	-0.986544270060722980,	-0.986552443545150590,	-0.986560614563197100,	-0.986568783114842080,	-0.986576949200065110,	
+-0.986585112818845760,	-0.986593273971163590,	-0.986601432656998290,	-0.986609588876329440,	-0.986617742629136480,	-0.986625893915399450,	-0.986634042735097470,	-0.986642189088210440,	
+-0.986650332974717830,	-0.986658474394599530,	-0.986666613347834900,	-0.986674749834403950,	-0.986682883854286040,	-0.986691015407460850,	-0.986699144493908160,	-0.986707271113607560,	
+-0.986715395266538840,	-0.986723516952681570,	-0.986731636172015540,	-0.986739752924520430,	-0.986747867210176040,	-0.986755979028961950,	-0.986764088380857830,	-0.986772195265843480,	
+-0.986780299683898690,	-0.986788401635003030,	-0.986796501119136640,	-0.986804598136278850,	-0.986812692686409480,	-0.986820784769508410,	-0.986828874385555440,	-0.986836961534530270,	
+-0.986845046216412670,	-0.986853128431182450,	-0.986861208178819390,	-0.986869285459303410,	-0.986877360272614190,	-0.986885432618731520,	-0.986893502497635300,	-0.986901569909305220,	
+-0.986909634853721300,	-0.986917697330863430,	-0.986925757340711200,	-0.986933814883244500,	-0.986941869958443350,	-0.986949922566287440,	-0.986957972706756780,	-0.986966020379831170,	
+-0.986974065585490500,	-0.986982108323714690,	-0.986990148594483640,	-0.986998186397777370,	-0.987006221733575440,	-0.987014254601857880,	-0.987022285002604800,	-0.987030312935796020,	
+-0.987038338401411530,	-0.987046361399431030,	-0.987054381929834750,	-0.987062399992602370,	-0.987070415587714130,	-0.987078428715149720,	-0.987086439374889270,	-0.987094447566912780,	
+-0.987102453291200170,	-0.987110456547731440,	-0.987118457336486620,	-0.987126455657445610,	-0.987134451510588430,	-0.987142444895895090,	-0.987150435813345610,	-0.987158424262920110,	
+-0.987166410244598720,	-0.987174393758361020,	-0.987182374804187470,	-0.987190353382057960,	-0.987198329491952520,	-0.987206303133851270,	-0.987214274307734340,	-0.987222243013581640,	
+-0.987230209251373390,	-0.987238173021089740,	-0.987246134322710470,	-0.987254093156215930,	-0.987262049521586140,	-0.987270003418801220,	-0.987277954847841200,	-0.987285903808686530,	
+-0.987293850301317000,	-0.987301794325712740,	-0.987309735881854110,	-0.987317674969721120,	-0.987325611589293880,	-0.987333545740552540,	-0.987341477423477440,	-0.987349406638048710,	
+-0.987357333384246470,	-0.987365257662050850,	-0.987373179471442100,	-0.987381098812400330,	-0.987389015684905780,	-0.987396930088938810,	-0.987404842024479650,	-0.987412751491508090,	
+-0.987420658490004820,	-0.987428563019949860,	-0.987436465081323430,	-0.987444364674105900,	-0.987452261798277390,	-0.987460156453818350,	-0.987468048640708810,	-0.987475938358929220,	
+-0.987483825608459820,	-0.987491710389280850,	-0.987499592701372440,	-0.987507472544715160,	-0.987515349919289240,	-0.987523224825075040,	-0.987531097262052570,	-0.987538967230202400,	
+-0.987546834729504890,	-0.987554699759940260,	-0.987562562321488870,	-0.987570422414130960,	-0.987578280037847090,	-0.987586135192617620,	-0.987593987878422670,	-0.987601838095242930,	
+-0.987609685843058530,	-0.987617531121849800,	-0.987625373931597330,	-0.987633214272281350,	-0.987641052143882310,	-0.987648887546380920,	-0.987656720479757060,	-0.987664550943991420,	
+-0.987672378939064450,	-0.987680204464956520,	-0.987688027521648080,	-0.987695848109119480,	-0.987703666227351400,	-0.987711481876324070,	-0.987719295056018190,	-0.987727105766413870,	
+-0.987734914007491920,	-0.987742719779232560,	-0.987750523081616480,	-0.987758323914624040,	-0.987766122278236010,	-0.987773918172432430,	-0.987781711597194190,	-0.987789502552501530,	
+-0.987797291038335250,	-0.987805077054675570,	-0.987812860601503310,	-0.987820641678798910,	-0.987828420286542940,	-0.987836196424715980,	-0.987843970093298380,	-0.987851741292270940,	
+-0.987859510021614100,	-0.987867276281308440,	-0.987875040071334640,	-0.987882801391673390,	-0.987890560242304930,	-0.987898316623210150,	-0.987906070534369520,	-0.987913821975763720,	
+-0.987921570947373430,	-0.987929317449179110,	-0.987937061481161560,	-0.987944803043301350,	-0.987952542135579150,	-0.987960278757975760,	-0.987968012910471430,	-0.987975744593047160,	
+-0.987983473805683520,	-0.987991200548361200,	-0.987998924821061000,	-0.988006646623763360,	-0.988014365956449090,	-0.988022082819098870,	-0.988029797211693480,	-0.988037509134213620,	
+-0.988045218586639960,	-0.988052925568953190,	-0.988060630081134210,	-0.988068332123163580,	-0.988076031695022340,	-0.988083728796690820,	-0.988091423428150040,	-0.988099115589380680,	
+-0.988106805280363430,	-0.988114492501079410,	-0.988122177251508970,	-0.988129859531633130,	-0.988137539341432670,	-0.988145216680888280,	-0.988152891549980870,	-0.988160563948691340,	
+-0.988168233877000260,	-0.988175901334888640,	-0.988183566322337280,	-0.988191228839327200,	-0.988198888885838840,	-0.988206546461853240,	-0.988214201567351290,	-0.988221854202313900,	
+-0.988229504366721740,	-0.988237152060556070,	-0.988244797283797330,	-0.988252440036426650,	-0.988260080318424830,	-0.988267718129772880,	-0.988275353470451480,	-0.988282986340441870,	
+-0.988290616739724630,	-0.988298244668280980,	-0.988305870126091830,	-0.988313493113137880,	-0.988321113629400120,	-0.988328731674859570,	-0.988336347249497260,	-0.988343960353294080,	
+-0.988351570986231160,	-0.988359179148289080,	-0.988366784839449180,	-0.988374388059692240,	-0.988381988808999300,	-0.988389587087351470,	-0.988397182894729660,	-0.988404776231114780,	
+-0.988412367096488050,	-0.988419955490830390,	-0.988427541414123030,	-0.988435124866346660,	-0.988442705847482390,	-0.988450284357511480,	-0.988457860396414810,	-0.988465433964173630,	
+-0.988473005060768740,	-0.988480573686181250,	-0.988488139840392410,	-0.988495703523383230,	-0.988503264735134720,	-0.988510823475628130,	-0.988518379744844470,	-0.988525933542764750,	
+-0.988533484869370320,	-0.988541033724642300,	-0.988548580108561500,	-0.988556124021109260,	-0.988563665462266820,	-0.988571204432015070,	-0.988578740930335490,	-0.988586274957208970,	
+-0.988593806512616750,	-0.988601335596539950,	-0.988608862208959940,	-0.988616386349857600,	-0.988623908019214400,	-0.988631427217011470,	-0.988638943943229930,	-0.988646458197851020,	
+-0.988653969980856080,	-0.988661479292226140,	-0.988668986131942430,	-0.988676490499986290,	-0.988683992396338970,	-0.988691491820981590,	-0.988698988773895620,	-0.988706483255062160,	
+-0.988713975264462360,	-0.988721464802077680,	-0.988728951867889340,	-0.988736436461878590,	-0.988743918584026770,	-0.988751398234315130,	-0.988758875412725000,	-0.988766350119237860,	
+-0.988773822353834710,	-0.988781292116497010,	-0.988788759407206010,	-0.988796224225943150,	-0.988803686572689690,	-0.988811146447427180,	-0.988818603850136760,	-0.988826058780799770,	
+-0.988833511239397560,	-0.988840961225911590,	-0.988848408740323310,	-0.988855853782613980,	-0.988863296352764930,	-0.988870736450757740,	-0.988878174076573750,	-0.988885609230194310,	
+-0.988893041911600770,	-0.988900472120774590,	-0.988907899857697340,	-0.988915325122350250,	-0.988922747914715020,	-0.988930168234772760,	-0.988937586082505040,	-0.988945001457893440,	
+-0.988952414360919300,	-0.988959824791564190,	-0.988967232749809470,	-0.988974638235636580,	-0.988982041249027220,	-0.988989441789962730,	-0.988996839858424680,	-0.989004235454394530,	
+-0.989011628577853740,	-0.989019019228783880,	-0.989026407407166410,	-0.989033793112983120,	-0.989041176346215250,	-0.989048557106844360,	-0.989055935394852150,	-0.989063311210219950,	
+-0.989070684552929680,	-0.989078055422962570,	-0.989085423820300400,	-0.989092789744924540,	-0.989100153196816880,	-0.989107514175958880,	-0.989114872682331890,	-0.989122228715917820,	
+-0.989129582276698120,	-0.989136933364654580,	-0.989144281979768560,	-0.989151628122022060,	-0.989158971791396340,	-0.989166312987873160,	-0.989173651711434230,	-0.989180987962061110,	
+-0.989188321739735590,	-0.989195653044439240,	-0.989202981876153850,	-0.989210308234860890,	-0.989217632120542260,	-0.989224953533179520,	-0.989232272472754360,	-0.989239588939248570,	
+-0.989246902932643720,	-0.989254214452921610,	-0.989261523500064130,	-0.989268830074052750,	-0.989276134174869260,	-0.989283435802495450,	-0.989290734956913000,	-0.989298031638103810,	
+-0.989305325846049470,	-0.989312617580731750,	-0.989319906842132560,	-0.989327193630233800,	-0.989334477945016830,	-0.989341759786463770,	-0.989349039154556190,	-0.989356316049276100,	
+-0.989363590470605180,	-0.989370862418525340,	-0.989378131893018380,	-0.989385398894065960,	-0.989392663421650110,	-0.989399925475752510,	-0.989407185056355170,	-0.989414442163439880,	
+-0.989421696796988440,	-0.989428948956982860,	-0.989436198643404820,	-0.989443445856236450,	-0.989450690595459310,	-0.989457932861055430,	-0.989465172653006710,	-0.989472409971295150,	
+-0.989479644815902560,	-0.989486877186810830,	-0.989494107084001870,	-0.989501334507457700,	-0.989508559457160100,	-0.989515781933091090,	-0.989523001935232680,	-0.989530219463566780,	
+-0.989537434518075410,	-0.989544647098740350,	-0.989551857205543730,	-0.989559064838467450,	-0.989566269997493530,	-0.989573472682603870,	-0.989580672893780490,	-0.989587870631005510,	
+-0.989595065894260940,	-0.989602258683528580,	-0.989609448998790660,	-0.989616636840028980,	-0.989623822207225780,	-0.989631005100363060,	-0.989638185519422840,	-0.989645363464387030,	
+-0.989652538935237860,	-0.989659711931957560,	-0.989666882454527830,	-0.989674050502930780,	-0.989681216077148650,	-0.989688379177163570,	-0.989695539802957440,	-0.989702697954512710,	
+-0.989709853631810970,	-0.989717006834834660,	-0.989724157563565800,	-0.989731305817986630,	-0.989738451598079160,	-0.989745594903825520,	-0.989752735735207940,	-0.989759874092208450,	
+-0.989767009974809490,	-0.989774143382992850,	-0.989781274316740790,	-0.989788402776035640,	-0.989795528760859410,	-0.989802652271194350,	-0.989809773307022800,	-0.989816891868326780,	
+-0.989824007955088400,	-0.989831121567290140,	-0.989838232704914000,	-0.989845341367942220,	-0.989852447556357150,	-0.989859551270141020,	-0.989866652509275970,	-0.989873751273744220,	
+-0.989880847563528230,	-0.989887941378610030,	-0.989895032718972060,	-0.989902121584596450,	-0.989909207975465440,	-0.989916291891561610,	-0.989923373332866950,	-0.989930452299363830,	
+-0.989937528791034580,	-0.989944602807861560,	-0.989951674349827000,	-0.989958743416913260,	-0.989965810009102550,	-0.989972874126377470,	-0.989979935768720120,	-0.989986994936113080,	
+-0.989994051628538490,	-0.990001105845978670,	-0.990008157588416090,	-0.990015206855833220,	-0.990022253648212280,	-0.990029297965535740,	-0.990036339807785940,	-0.990043379174945230,	
+-0.990050416066996180,	-0.990057450483920910,	-0.990064482425702220,	-0.990071511892322120,	-0.990078538883763400,	-0.990085563400008310,	-0.990092585441039400,	-0.990099605006838910,	
+-0.990106622097389310,	-0.990113636712673270,	-0.990120648852673150,	-0.990127658517371390,	-0.990134665706750570,	-0.990141670420792930,	-0.990148672659481250,	-0.990155672422797780,	
+-0.990162669710725200,	-0.990169664523245840,	-0.990176656860342400,	-0.990183646721997320,	-0.990190634108193080,	-0.990197619018912460,	-0.990204601454137580,	-0.990211581413851240,	
+-0.990218558898035890,	-0.990225533906674230,	-0.990232506439748690,	-0.990239476497241980,	-0.990246444079136530,	-0.990253409185414930,	-0.990260371816059860,	-0.990267331971053770,	
+-0.990274289650379340,	-0.990281244854019250,	-0.990288197581956080,	-0.990295147834172380,	-0.990302095610650750,	-0.990309040911374060,	-0.990315983736324680,	-0.990322924085485280,	
+-0.990329861958838540,	-0.990336797356367260,	-0.990343730278054000,	-0.990350660723881340,	-0.990357588693832060,	-0.990364514187888840,	-0.990371437206034270,	-0.990378357748251110,	
+-0.990385275814521960,	-0.990392191404829810,	-0.990399104519157030,	-0.990406015157486610,	-0.990412923319801130,	-0.990419829006083390,	-0.990426732216315940,	-0.990433632950481700,	
+-0.990440531208563460,	-0.990447426990543780,	-0.990454320296405680,	-0.990461211126131720,	-0.990468099479704710,	-0.990474985357107430,	-0.990481868758322670,	-0.990488749683333220,	
+-0.990495628132121890,	-0.990502504104671560,	-0.990509377600964910,	-0.990516248620984970,	-0.990523117164714310,	-0.990529983232135920,	-0.990536846823232400,	-0.990543707937986850,	
+-0.990550566576382070,	-0.990557422738400970,	-0.990564276424026220,	-0.990571127633240730,	-0.990577976366027400,	-0.990584822622369130,	-0.990591666402248830,	-0.990598507705649390,	
+-0.990605346532553720,	-0.990612182882944610,	-0.990619016756805190,	-0.990625848154118030,	-0.990632677074866350,	-0.990639503519032960,	-0.990646327486600750,	-0.990653148977552740,	
+-0.990659967991872060,	-0.990666784529541270,	-0.990673598590543490,	-0.990680410174861860,	-0.990687219282479050,	-0.990694025913378300,	-0.990700830067542390,	-0.990707631744954460,	
+-0.990714430945597410,	-0.990721227669454360,	-0.990728021916508330,	-0.990734813686742100,	-0.990741602980138800,	-0.990748389796681560,	-0.990755174136353280,	-0.990761955999137300,	
+-0.990768735385016200,	-0.990775512293973320,	-0.990782286725991670,	-0.990789058681054270,	-0.990795828159144240,	-0.990802595160244600,	-0.990809359684338480,	-0.990816121731408980,	
+-0.990822881301439250,	-0.990829638394412290,	-0.990836393010311230,	-0.990843145149119200,	-0.990849894810819200,	-0.990856641995394470,	-0.990863386702828250,	-0.990870128933103670,	
+-0.990876868686203500,	-0.990883605962111340,	-0.990890340760810060,	-0.990897073082282920,	-0.990903802926513140,	-0.990910530293483860,	-0.990917255183178190,	-0.990923977595579490,	
+-0.990930697530670870,	-0.990937414988435460,	-0.990944129968856500,	-0.990950842471917110,	-0.990957552497600760,	-0.990964260045890440,	-0.990970965116769630,	-0.990977667710221220,	
+-0.990984367826228780,	-0.990991065464775330,	-0.990997760625844220,	-0.991004453309418660,	-0.991011143515482030,	-0.991017831244017540,	-0.991024516495008450,	-0.991031199268438190,	
+-0.991037879564289790,	-0.991044557382546820,	-0.991051232723192290,	-0.991057905586209760,	-0.991064575971582480,	-0.991071243879293910,	-0.991077909309327040,	-0.991084572261665350,	
+-0.991091232736292290,	-0.991097890733191210,	-0.991104546252345340,	-0.991111199293738140,	-0.991117849857352850,	-0.991124497943173030,	-0.991131143551181930,	-0.991137786681363100,	
+-0.991144427333699670,	-0.991151065508175220,	-0.991157701204773090,	-0.991164334423476730,	-0.991170965164269610,	-0.991177593427134960,	-0.991184219212056240,	-0.991190842519017120,	
+-0.991197463348000850,	-0.991204081698990880,	-0.991210697571970780,	-0.991217310966923890,	-0.991223921883833680,	-0.991230530322683710,	-0.991237136283457550,	-0.991243739766138440,	
+-0.991250340770709950,	-0.991256939297155640,	-0.991263535345458860,	-0.991270128915603400,	-0.991276720007572610,	-0.991283308621350060,	-0.991289894756919090,	-0.991296478414263490,	
+-0.991303059593366620,	-0.991309638294212150,	-0.991316214516783530,	-0.991322788261064350,	-0.991329359527038270,	-0.991335928314688970,	-0.991342494623999590,	-0.991349058454954020,	
+-0.991355619807535840,	-0.991362178681728600,	-0.991368735077515880,	-0.991375288994881480,	-0.991381840433808730,	-0.991388389394281420,	-0.991394935876283130,	-0.991401479879797430,	
+-0.991408021404808100,	-0.991414560451298720,	-0.991421097019252850,	-0.991427631108654280,	-0.991434162719486810,	-0.991440691851733780,	-0.991447218505378980,	-0.991453742680406200,	
+-0.991460264376799020,	-0.991466783594541100,	-0.991473300333616470,	-0.991479814594008470,	-0.991486326375700890,	-0.991492835678677520,	-0.991499342502921930,	-0.991505846848418140,	
+-0.991512348715149710,	-0.991518848103100430,	-0.991525345012253980,	-0.991531839442594150,	-0.991538331394104850,	-0.991544820866769650,	-0.991551307860572330,	-0.991557792375496790,	
+-0.991564274411526720,	-0.991570753968646130,	-0.991577231046838480,	-0.991583705646087890,	-0.991590177766377920,	-0.991596647407692490,	-0.991603114570015490,	-0.991609579253330710,	
+-0.991616041457621940,	-0.991622501182873100,	-0.991628958429068060,	-0.991635413196190640,	-0.991641865484224620,	-0.991648315293154000,	-0.991654762622962480,	-0.991661207473634070,	
+-0.991667649845152650,	-0.991674089737502260,	-0.991680527150666570,	-0.991686962084629480,	-0.991693394539374990,	-0.991699824514887030,	-0.991706252011149590,	-0.991712677028146360,	
+-0.991719099565861570,	-0.991725519624279020,	-0.991731937203382710,	-0.991738352303156550,	-0.991744764923584430,	-0.991751175064650380,	-0.991757582726338400,	-0.991763987908632520,	
+-0.991770390611516730,	-0.991776790834974830,	-0.991783188578991060,	-0.991789583843549210,	-0.991795976628633500,	-0.991802366934227740,	-0.991808754760316160,	-0.991815140106882650,	
+-0.991821522973911350,	-0.991827903361386260,	-0.991834281269291300,	-0.991840656697610680,	-0.991847029646328430,	-0.991853400115428550,	-0.991859768104895290,	-0.991866133614712650,	
+-0.991872496644864540,	-0.991878857195335200,	-0.991885215266108730,	-0.991891570857169170,	-0.991897923968500740,	-0.991904274600087570,	-0.991910622751913550,	-0.991916968423963040,	
+-0.991923311616220160,	-0.991929652328669140,	-0.991935990561293780,	-0.991942326314078530,	-0.991948659587007400,	-0.991954990380064630,	-0.991961318693234450,	-0.991967644526500990,	
+-0.991973967879848260,	-0.991980288753260720,	-0.991986607146722490,	-0.991992923060217690,	-0.991999236493730560,	-0.992005547447245340,	-0.992011855920746250,	-0.992018161914217540,	
+-0.992024465427643550,	-0.992030766461008300,	-0.992037065014296120,	-0.992043361087491250,	-0.992049654680578040,	-0.992055945793540620,	-0.992062234426363540,	-0.992068520579030610,	
+-0.992074804251526500,	-0.992081085443835330,	-0.992087364155941450,	-0.992093640387829210,	-0.992099914139482840,	-0.992106185410886690,	-0.992112454202025100,	-0.992118720512882410,	
+-0.992124984343442870,	-0.992131245693690820,	-0.992137504563610720,	-0.992143760953186790,	-0.992150014862403510,	-0.992156266291245310,	-0.992162515239696340,	-0.992168761707741040,	
+-0.992175005695363880,	-0.992181247202549190,	-0.992187486229281320,	-0.992193722775544850,	-0.992199956841324000,	-0.992206188426603240,	-0.992212417531367130,	-0.992218644155599900,	
+-0.992224868299286020,	-0.992231089962410050,	-0.992237309144956230,	-0.992243525846909220,	-0.992249740068253510,	-0.992255951808973300,	-0.992262161069053290,	-0.992268367848477830,	
+-0.992274572147231470,	-0.992280773965298570,	-0.992286973302663910,	-0.992293170159311620,	-0.992299364535226600,	-0.992305556430393090,	-0.992311745844795760,	-0.992317932778418950,	
+-0.992324117231247360,	-0.992330299203265430,	-0.992336478694457850,	-0.992342655704809060,	-0.992348830234303650,	-0.992355002282926060,	-0.992361171850660970,	-0.992367338937493070,	
+-0.992373503543406700,	-0.992379665668386530,	-0.992385825312417370,	-0.992391982475483550,	-0.992398137157569750,	-0.992404289358660760,	-0.992410439078740940,	-0.992416586317794950,	
+-0.992422731075807580,	-0.992428873352763310,	-0.992435013148647020,	-0.992441150463443060,	-0.992447285297136220,	-0.992453417649711180,	-0.992459547521152620,	-0.992465674911445220,	
+-0.992471799820573540,	-0.992477922248522380,	-0.992484042195276530,	-0.992490159660820440,	-0.992496274645139120,	-0.992502387148216920,	-0.992508497170038860,	-0.992514604710589500,	
+-0.992520709769853740,	-0.992526812347816030,	-0.992532912444461510,	-0.992539010059774630,	-0.992545105193740170,	-0.992551197846342940,	-0.992557288017567710,	-0.992563375707399280,	
+-0.992569460915822430,	-0.992575543642821860,	-0.992581623888382450,	-0.992587701652489220,	-0.992593776935126510,	-0.992599849736279350,	-0.992605920055932620,	-0.992611987894071010,	
+-0.992618053250679530,	-0.992624116125742970,	-0.992630176519246010,	-0.992636234431173550,	-0.992642289861510600,	-0.992648342810241950,	-0.992654393277352390,	-0.992660441262826820,	
+-0.992666486766650150,	-0.992672529788807270,	-0.992678570329283190,	-0.992684608388062610,	-0.992690643965130510,	-0.992696677060471710,	-0.992702707674071320,	-0.992708735805914120,	
+-0.992714761455985140,	-0.992720784624269270,	-0.992726805310751300,	-0.992732823515416360,	-0.992738839238249460,	-0.992744852479235380,	-0.992750863238359150,	-0.992756871515605770,	
+-0.992762877310960250,	-0.992768880624407490,	-0.992774881455932730,	-0.992780879805520540,	-0.992786875673156270,	-0.992792869058824690,	-0.992798859962511050,	-0.992804848384200240,	
+-0.992810834323877290,	-0.992816817781527310,	-0.992822798757135190,	-0.992828777250686080,	-0.992834753262165080,	-0.992840726791557100,	-0.992846697838847380,	-0.992852666404020920,	
+-0.992858632487062740,	-0.992864596087958180,	-0.992870557206691930,	-0.992876515843249320,	-0.992882471997615480,	-0.992888425669775420,	-0.992894376859714270,	-0.992900325567417250,	
+-0.992906271792869390,	-0.992912215536055800,	-0.992918156796961720,	-0.992924095575572150,	-0.992930031871872450,	-0.992935965685847630,	-0.992941897017482920,	-0.992947825866763440,	
+-0.992953752233674440,	-0.992959676118201020,	-0.992965597520328420,	-0.992971516440041890,	-0.992977432877326430,	-0.992983346832167490,	-0.992989258304550200,	-0.992995167294459800,	
+-0.993001073801881410,	-0.993006977826800250,	-0.993012879369201800,	-0.993018778429071050,	-0.993024675006393350,	-0.993030569101153950,	-0.993036460713338180,	-0.993042349842931380,	
+-0.993048236489918580,	-0.993054120654285110,	-0.993060002336016430,	-0.993065881535097780,	-0.993071758251514390,	-0.993077632485251600,	-0.993083504236294770,	-0.993089373504629110,	
+-0.993095240290239990,	-0.993101104593112850,	-0.993106966413232930,	-0.993112825750585570,	-0.993118682605156120,	-0.993124536976930040,	-0.993130388865892550,	-0.993136238272029240,	
+-0.993142085195325210,	-0.993147929635765920,	-0.993153771593336840,	-0.993159611068023310,	-0.993165448059810880,	-0.993171282568684810,	-0.993177114594630430,	-0.993182944137633310,	
+-0.993188771197678790,	-0.993194595774752330,	-0.993200417868839500,	-0.993206237479925540,	-0.993212054607996000,	-0.993217869253036230,	-0.993223681415032030,	-0.993229491093968410,	
+-0.993235298289831150,	-0.993241103002605600,	-0.993246905232277320,	-0.993252704978831780,	-0.993258502242254540,	-0.993264297022531050,	-0.993270089319646670,	-0.993275879133587170,	
+-0.993281666464337910,	-0.993287451311884560,	-0.993293233676212470,	-0.993299013557307430,	-0.993304790955154780,	-0.993310565869740200,	-0.993316338301049150,	-0.993322108249067300,	
+-0.993327875713780120,	-0.993333640695173270,	-0.993339403193232330,	-0.993345163207942970,	-0.993350920739290650,	-0.993356675787261060,	-0.993362428351839630,	-0.993368178433012280,	
+-0.993373926030764350,	-0.993379671145081740,	-0.993385413775949910,	-0.993391153923354420,	-0.993396891587281280,	-0.993402626767715850,	-0.993408359464643790,	-0.993414089678050780,	
+-0.993419817407922620,	-0.993425542654244880,	-0.993431265417003330,	-0.993436985696183660,	-0.993442703491771440,	-0.993448418803752450,	-0.993454131632112380,	-0.993459841976837010,	
+-0.993465549837912130,	-0.993471255215323310,	-0.993476958109056340,	-0.993482658519097010,	-0.993488356445431100,	-0.993494051888044180,	-0.993499744846922160,	-0.993505435322050710,	
+-0.993511123313415730,	-0.993516808821003130,	-0.993522491844798350,	-0.993528172384787300,	-0.993533850440955770,	-0.993539526013289760,	-0.993545199101774860,	-0.993550869706396940,	
+-0.993556537827141820,	-0.993562203463995490,	-0.993567866616943520,	-0.993573527285972040,	-0.993579185471066610,	-0.993584841172213240,	-0.993590494389397730,	-0.993596145122606080,	
+-0.993601793371823970,	-0.993607439137037530,	-0.993613082418232430,	-0.993618723215394570,	-0.993624361528509860,	-0.993629997357564300,	-0.993635630702543680,	-0.993641261563434130,	
+-0.993646889940221320,	-0.993652515832891270,	-0.993658139241430090,	-0.993663760165823470,	-0.993669378606057420,	-0.993674994562117830,	-0.993680608033990830,	-0.993686219021662430,	
+-0.993691827525118420,	-0.993697433544344810,	-0.993703037079327610,	-0.993708638130052830,	-0.993714236696506380,	-0.993719832778674480,	-0.993725426376542930,	-0.993731017490097730,	
+-0.993736606119325130,	-0.993742192264211010,	-0.993747775924741280,	-0.993753357100902180,	-0.993758935792679710,	-0.993764512000059890,	-0.993770085723028830,	-0.993775656961572550,	
+-0.993781225715677060,	-0.993786791985328600,	-0.993792355770513060,	-0.993797917071216670,	-0.993803475887425460,	-0.993809032219125530,	-0.993814586066303130,	-0.993820137428944150,	
+-0.993825686307034940,	-0.993831232700561510,	-0.993836776609509980,	-0.993842318033866470,	-0.993847856973617110,	-0.993853393428748120,	-0.993858927399245860,	-0.993864458885096110,	
+-0.993869987886285220,	-0.993875514402799310,	-0.993881038434624720,	-0.993886559981747460,	-0.993892079044153780,	-0.993897595621830000,	-0.993903109714762150,	-0.993908621322936560,	
+-0.993914130446339470,	-0.993919637084957010,	-0.993925141238775400,	-0.993930642907780990,	-0.993936142091959910,	-0.993941638791298600,	-0.993947133005783190,	-0.993952624735399910,	
+-0.993958113980135010,	-0.993963600739974810,	-0.993969085014905660,	-0.993974566804913810,	-0.993980046109985470,	-0.993985522930107110,	-0.993990997265264850,	-0.993996469115445260,	
+-0.994001938480634450,	-0.994007405360818660,	-0.994012869755984460,	-0.994018331666118080,	-0.994023791091205760,	-0.994029248031234160,	-0.994034702486189300,	-0.994040154456057760,	
+-0.994045603940825750,	-0.994051050940479740,	-0.994056495455006180,	-0.994061937484391310,	-0.994067377028621580,	-0.994072814087683440,	-0.994078248661563360,	-0.994083680750247670,	
+-0.994089110353722600,	-0.994094537471974850,	-0.994099962104990740,	-0.994105384252756740,	-0.994110803915259300,	-0.994116221092484880,	-0.994121635784419810,	-0.994127047991050670,	
+-0.994132457712363920,	-0.994137864948346110,	-0.994143269698983480,	-0.994148671964262820,	-0.994154071744170360,	-0.994159469038692790,	-0.994164863847816660,	-0.994170256171528210,	
+-0.994175646009814120,	-0.994181033362660950,	-0.994186418230055270,	-0.994191800611983530,	-0.994197180508432200,	-0.994202557919387940,	-0.994207932844837330,	-0.994213305284766810,	
+-0.994218675239163070,	-0.994224042708012680,	-0.994229407691302190,	-0.994234770189018070,	-0.994240130201147100,	-0.994245487727675960,	-0.994250842768590880,	-0.994256195323878770,	
+-0.994261545393526180,	-0.994266892977519690,	-0.994272238075845970,	-0.994277580688491810,	-0.994282920815443560,	-0.994288258456688000,	-0.994293593612211810,	-0.994298926282001560,	
+-0.994304256466044030,	-0.994309584164325910,	-0.994314909376833870,	-0.994320232103554470,	-0.994325552344474620,	-0.994330870099580770,	-0.994336185368859820,	-0.994341498152298330,	
+-0.994346808449883100,	-0.994352116261600800,	-0.994357421587438450,	-0.994362724427382380,	-0.994368024781419390,	-0.994373322649536480,	-0.994378618031720230,	-0.994383910927957420,	
+-0.994389201338234830,	-0.994394489262539260,	-0.994399774700857500,	-0.994405057653176330,	-0.994410338119482430,	-0.994415616099762700,	-0.994420891594003930,	-0.994426164602192910,	
+-0.994431435124316530,	-0.994436703160361590,	-0.994441968710314870,	-0.994447231774163170,	-0.994452492351893480,	-0.994457750443492490,	-0.994463006048947110,	-0.994468259168244220,	
+-0.994473509801370730,	-0.994478757948313420,	-0.994484003609059200,	-0.994489246783595070,	-0.994494487471907830,	-0.994499725673984260,	-0.994504961389811370,	-0.994510194619376180,	
+-0.994515425362665570,	-0.994520653619666240,	-0.994525879390365300,	-0.994531102674749650,	-0.994536323472806290,	-0.994541541784522030,	-0.994546757609883980,	-0.994551970948879040,	
+-0.994557181801494220,	-0.994562390167716410,	-0.994567596047532640,	-0.994572799440929910,	-0.994578000347895120,	-0.994583198768415280,	-0.994588394702477510,	-0.994593588150068820,	
+-0.994598779111176110,	-0.994603967585786400,	-0.994609153573886800,	-0.994614337075464320,	-0.994619518090505970,	-0.994624696618998880,	-0.994629872660930060,	-0.994635046216286510,	
+-0.994640217285055360,	-0.994645385867223730,	-0.994650551962778520,	-0.994655715571706960,	-0.994660876693996170,	-0.994666035329633160,	-0.994671191478605050,	-0.994676345140898980,	
+-0.994681496316502050,	-0.994686645005401380,	-0.994691791207584110,	-0.994696934923037230,	-0.994702076151748100,	-0.994707214893703840,	-0.994712351148891450,	-0.994717484917298280,	
+-0.994722616198911450,	-0.994727744993717970,	-0.994732871301705070,	-0.994737995122860100,	-0.994743116457170060,	-0.994748235304622310,	-0.994753351665203960,	-0.994758465538902240,	
+-0.994763576925704270,	-0.994768685825597410,	-0.994773792238568880,	-0.994778896164605800,	-0.994783997603695510,	-0.994789096555825260,	-0.994794193020982150,	-0.994799286999153650,	
+-0.994804378490326990,	-0.994809467494489290,	-0.994814554011627990,	-0.994819638041730240,	-0.994824719584783470,	-0.994829798640774920,	-0.994834875209691720,	-0.994839949291521420,	
+-0.994845020886251260,	-0.994850089993868590,	-0.994855156614360640,	-0.994860220747714740,	-0.994865282393918360,	-0.994870341552958730,	-0.994875398224823290,	-0.994880452409499410,	
+-0.994885504106974290,	-0.994890553317235530,	-0.994895600040270220,	-0.994900644276066060,	-0.994905686024610160,	-0.994910725285890200,	-0.994915762059893400,	-0.994920796346607130,	
+-0.994925828146018820,	-0.994930857458116050,	-0.994935884282886040,	-0.994940908620316370,	-0.994945930470394370,	-0.994950949833107610,	-0.994955966708443550,	-0.994960981096389530,	
+-0.994965992996933000,	-0.994971002410061420,	-0.994976009335762470,	-0.994981013774023370,	-0.994986015724831920,	-0.994991015188175340,	-0.994996012164041210,	-0.995001006652416970,	
+-0.995005998653290310,	-0.995010988166648680,	-0.995015975192479530,	-0.995020959730770430,	-0.995025941781508940,	-0.995030921344682630,	-0.995035898420279060,	-0.995040873008285590,	
+-0.995045845108690100,	-0.995050814721479830,	-0.995055781846642670,	-0.995060746484166090,	-0.995065708634037540,	-0.995070668296244690,	-0.995075625470775220,	-0.995080580157616690,	
+-0.995085532356756670,	-0.995090482068182850,	-0.995095429291882770,	-0.995100374027844240,	-0.995105316276054700,	-0.995110256036501940,	-0.995115193309173420,	-0.995120128094057030,	
+-0.995125060391140240,	-0.995129990200410820,	-0.995134917521856450,	-0.995139842355464820,	-0.995144764701223480,	-0.995149684559120340,	-0.995154601929142850,	-0.995159516811279010,	
+-0.995164429205516290,	-0.995169339111842470,	-0.995174246530245330,	-0.995179151460712560,	-0.995184053903232060,	-0.995188953857791270,	-0.995193851324378100,	-0.995198746302980330,	
+-0.995203638793585750,	-0.995208528796181930,	-0.995213416310756990,	-0.995218301337298380,	-0.995223183875794120,	-0.995228063926231750,	-0.995232941488599310,	-0.995237816562884460,	
+-0.995242689149075100,	-0.995247559247159020,	-0.995252426857124010,	-0.995257291978958070,	-0.995262154612648780,	-0.995267014758184130,	-0.995271872415551930,	-0.995276727584740060,	
+-0.995281580265736320,	-0.995286430458528830,	-0.995291278163105030,	-0.995296123379453170,	-0.995300966107560910,	-0.995305806347416280,	-0.995310644099007160,	-0.995315479362321340,	
+-0.995320312137346840,	-0.995325142424071660,	-0.995329970222483600,	-0.995334795532570650,	-0.995339618354320610,	-0.995344438687721490,	-0.995349256532761410,	-0.995354071889428040,	
+-0.995358884757709730,	-0.995363695137594040,	-0.995368503029069100,	-0.995373308432122910,	-0.995378111346743480,	-0.995382911772918710,	-0.995387709710636730,	-0.995392505159885420,	
+-0.995397298120652920,	-0.995402088592927110,	-0.995406876576696130,	-0.995411662071947980,	-0.995416445078670550,	-0.995421225596852090,	-0.995426003626480590,	-0.995430779167544190,	
+-0.995435552220030660,	-0.995440322783928240,	-0.995445090859225060,	-0.995449856445909220,	-0.995454619543968630,	-0.995459380153391530,	-0.995464138274166020,	-0.995468893906280130,	
+-0.995473647049722080,	-0.995478397704479880,	-0.995483145870541650,	-0.995487891547895520,	-0.995492634736529710,	-0.995497375436432350,	-0.995502113647591560,	-0.995506849369995450,	
+-0.995511582603632150,	-0.995516313348490000,	-0.995521041604557010,	-0.995525767371821410,	-0.995530490650271330,	-0.995535211439895100,	-0.995539929740680840,	-0.995544645552616790,	
+-0.995549358875691180,	-0.995554069709892020,	-0.995558778055207760,	-0.995563483911626520,	-0.995568187279136650,	-0.995572888157726270,	-0.995577586547383710,	-0.995582282448097100,	
+-0.995586975859854780,	-0.995591666782645100,	-0.995596355216456170,	-0.995601041161276460,	-0.995605724617094070,	-0.995610405583897350,	-0.995615084061674650,	-0.995619760050414300,	
+-0.995624433550104440,	-0.995629104560733610,	-0.995633773082289950,	-0.995638439114761800,	-0.995643102658137600,	-0.995647763712405710,	-0.995652422277554460,	-0.995657078353571980,	
+-0.995661731940446940,	-0.995666383038167460,	-0.995671031646722100,	-0.995675677766099110,	-0.995680321396286930,	-0.995684962537274010,	-0.995689601189048590,	-0.995694237351599340,	
+-0.995698871024914280,	-0.995703502208982180,	-0.995708130903791290,	-0.995712757109330050,	-0.995717380825587030,	-0.995722002052550460,	-0.995726620790208910,	-0.995731237038550710,	
+-0.995735850797564550,	-0.995740462067238650,	-0.995745070847561700,	-0.995749677138522030,	-0.995754280940108090,	-0.995758882252308570,	-0.995763481075111810,	-0.995768077408506370,	
+-0.995772671252480700,	-0.995777262607023370,	-0.995781851472122840,	-0.995786437847767770,	-0.995791021733946510,	-0.995795603130647740,	-0.995800182037860030,	-0.995804758455571700,	
+-0.995809332383771560,	-0.995813903822448170,	-0.995818472771589860,	-0.995823039231185540,	-0.995827603201223430,	-0.995832164681692560,	-0.995836723672581140,	-0.995841280173877850,	
+-0.995845834185571490,	-0.995850385707650390,	-0.995854934740103450,	-0.995859481282919230,	-0.995864025336086200,	-0.995868566899593130,	-0.995873105973428600,	-0.995877642557581380,	
+-0.995882176652039930,	-0.995886708256793150,	-0.995891237371829610,	-0.995895763997137860,	-0.995900288132706920,	-0.995904809778525020,	-0.995909328934581280,	-0.995913845600864040,	
+-0.995918359777362320,	-0.995922871464064660,	-0.995927380660959870,	-0.995931887368036620,	-0.995936391585283580,	-0.995940893312689650,	-0.995945392550243390,	-0.995949889297933710,	
+-0.995954383555749280,	-0.995958875323678880,	-0.995963364601711310,	-0.995967851389835350,	-0.995972335688039780,	-0.995976817496313280,	-0.995981296814644870,	-0.995985773643023100,	
+-0.995990247981436980,	-0.995994719829875200,	-0.995999189188326640,	-0.996003656056780100,	-0.996008120435224350,	-0.996012582323648420,	-0.996017041722040970,	-0.996021498630390910,	
+-0.996025953048687020,	-0.996030404976918420,	-0.996034854415073670,	-0.996039301363141890,	-0.996043745821111880,	-0.996048187788972420,	-0.996052627266712510,	-0.996057064254320950,	
+-0.996061498751786960,	-0.996065930759098990,	-0.996070360276246290,	-0.996074787303217630,	-0.996079211840002140,	-0.996083633886588490,	-0.996088053442965800,	-0.996092470509122970,	
+-0.996096885085048900,	-0.996101297170732700,	-0.996105706766163280,	-0.996110113871329640,	-0.996114518486220570,	-0.996118920610825300,	-0.996123320245132620,	-0.996127717389131750,	
+-0.996132112042811600,	-0.996136504206161180,	-0.996140893879169380,	-0.996145281061825430,	-0.996149665754118230,	-0.996154047956036900,	-0.996158427667570460,	-0.996162804888707900,	
+-0.996167179619438350,	-0.996171551859750930,	-0.996175921609634530,	-0.996180288869078390,	-0.996184653638071520,	-0.996189015916602920,	-0.996193375704661820,	-0.996197733002237460,	
+-0.996202087809318630,	-0.996206440125894540,	-0.996210789951954330,	-0.996215137287487230,	-0.996219482132482240,	-0.996223824486928590,	-0.996228164350815290,	-0.996232501724131690,	
+-0.996236836606866900,	-0.996241168999009830,	-0.996245498900549920,	-0.996249826311476290,	-0.996254151231778070,	-0.996258473661444490,	-0.996262793600464770,	-0.996267111048827920,	
+-0.996271426006523410,	-0.996275738473540230,	-0.996280048449867840,	-0.996284355935495250,	-0.996288660930411800,	-0.996292963434606600,	-0.996297263448069130,	-0.996301560970788370,	
+-0.996305856002753900,	-0.996310148543954610,	-0.996314438594380070,	-0.996318726154019400,	-0.996323011222861820,	-0.996327293800896910,	-0.996331573888113550,	-0.996335851484501430,	
+-0.996340126590049560,	-0.996344399204747380,	-0.996348669328584240,	-0.996352936961549470,	-0.996357202103632210,	-0.996361464754822120,	-0.996365724915108220,	-0.996369982584480170,	
+-0.996374237762927110,	-0.996378490450438360,	-0.996382740647003500,	-0.996386988352611750,	-0.996391233567252450,	-0.996395476290915180,	-0.996399716523589160,	-0.996403954265263850,	
+-0.996408189515928690,	-0.996412422275573030,	-0.996416652544186320,	-0.996420880321758020,	-0.996425105608277460,	-0.996429328403734100,	-0.996433548708117510,	-0.996437766521417020,	
+-0.996441981843622090,	-0.996446194674722290,	-0.996450405014706830,	-0.996454612863565510,	-0.996458818221287680,	-0.996463021087862780,	-0.996467221463280260,	-0.996471419347529700,	
+-0.996475614740600530,	-0.996479807642482450,	-0.996483998053164790,	-0.996488185972637110,	-0.996492371400888980,	-0.996496554337910070,	-0.996500734783689610,	-0.996504912738217290,	
+-0.996509088201482760,	-0.996513261173475500,	-0.996517431654185050,	-0.996521599643601210,	-0.996525765141713200,	-0.996529928148510710,	-0.996534088663983520,	-0.996538246688121080,	
+-0.996542402220913060,	-0.996546555262348920,	-0.996550705812418450,	-0.996554853871111310,	-0.996558999438416860,	-0.996563142514325100,	-0.996567283098825360,	-0.996571421191907450,	
+-0.996575556793561020,	-0.996579689903775660,	-0.996583820522541130,	-0.996587948649847010,	-0.996592074285682970,	-0.996596197430038800,	-0.996600318082904170,	-0.996604436244268640,	
+-0.996608551914122010,	-0.996612665092454160,	-0.996616775779254450,	-0.996620883974512980,	-0.996624989678219220,	-0.996629092890363060,	-0.996633193610934050,	-0.996637291839922110,	
+-0.996641387577316910,	-0.996645480823108220,	-0.996649571577285950,	-0.996653659839839670,	-0.996657745610759260,	-0.996661828890034520,	-0.996665909677655120,	-0.996669987973610950,	
+-0.996674063777891920,	-0.996678137090487580,	-0.996682207911388060,	-0.996686276240582920,	-0.996690342078062170,	-0.996694405423815490,	-0.996698466277832760,	-0.996702524640104000,	
+-0.996706580510618780,	-0.996710633889367200,	-0.996714684776339070,	-0.996718733171524150,	-0.996722779074912470,	-0.996726822486493690,	-0.996730863406257940,	-0.996734901834195110,	
+-0.996738937770294990,	-0.996742971214547470,	-0.996747002166942560,	-0.996751030627470170,	-0.996755056596120180,	-0.996759080072882500,	-0.996763101057747130,	-0.996767119550704070,	
+-0.996771135551743240,	-0.996775149060854520,	-0.996779160078027910,	-0.996783168603253330,	-0.996787174636521000,	-0.996791178177820590,	-0.996795179227142230,	-0.996799177784476020,	
+-0.996803173849811870,	-0.996807167423139680,	-0.996811158504449680,	-0.996815147093731760,	-0.996819133190975930,	-0.996823116796172300,	-0.996827097909310900,	-0.996831076530381720,	
+-0.996835052659374890,	-0.996839026296280410,	-0.996842997441088290,	-0.996846966093788760,	-0.996850932254371710,	-0.996854895922827390,	-0.996858857099145900,	-0.996862815783317150,	
+-0.996866771975331470,	-0.996870725675178870,	-0.996874676882849360,	-0.996878625598333290,	-0.996882571821620540,	-0.996886515552701360,	-0.996890456791565960,	-0.996894395538204360,	
+-0.996898331792606780,	-0.996902265554763470,	-0.996906196824664300,	-0.996910125602299750,	-0.996914051887659910,	-0.996917975680734920,	-0.996921896981515010,	-0.996925815789990290,	
+-0.996929732106151100,	-0.996933645929987570,	-0.996937557261489920,	-0.996941466100648380,	-0.996945372447453180,	-0.996949276301894450,	-0.996953177663962740,	-0.996957076533647960,	
+-0.996960972910940440,	-0.996964866795830520,	-0.996968758188308430,	-0.996972647088364530,	-0.996976533495988910,	-0.996980417411172050,	-0.996984298833904050,	-0.996988177764175370,	
+-0.996992054201976230,	-0.996995928147296980,	-0.996999799600127860,	-0.997003668560459190,	-0.997007535028281430,	-0.997011399003584930,	-0.997015260486359800,	-0.997019119476596490,	
+-0.997022975974285460,	-0.997026829979416940,	-0.997030681491981370,	-0.997034530511969110,	-0.997038377039370480,	-0.997042221074175950,	-0.997046062616375850,	-0.997049901665960640,	
+-0.997053738222920650,	-0.997057572287246340,	-0.997061403858928050,	-0.997065232937956240,	-0.997069059524321450,	-0.997072883618013940,	-0.997076705219024140,	-0.997080524327342730,	
+-0.997084340942959830,	-0.997088155065866230,	-0.997091966696052160,	-0.997095775833508170,	-0.997099582478224830,	-0.997103386630192490,	-0.997107188289401700,	-0.997110987455842920,	
+-0.997114784129506710,	-0.997118578310383420,	-0.997122369998463820,	-0.997126159193738150,	-0.997129945896197300,	-0.997133730105831400,	-0.997137511822631220,	-0.997141291046587330,	
+-0.997145067777690080,	-0.997148842015930240,	-0.997152613761298270,	-0.997156383013784840,	-0.997160149773380410,	-0.997163914040075650,	-0.997167675813861010,	-0.997171435094727280,	
+-0.997175191882664900,	-0.997178946177664450,	-0.997182697979716810,	-0.997186447288812340,	-0.997190194104941810,	-0.997193938428095670,	-0.997197680258264830,	-0.997201419595439730,	
+-0.997205156439611050,	-0.997208890790769460,	-0.997212622648905640,	-0.997216352014010380,	-0.997220078886074220,	-0.997223803265087750,	-0.997227525151041850,	-0.997231244543927090,	
+-0.997234961443734250,	-0.997238675850454000,	-0.997242387764077140,	-0.997246097184594230,	-0.997249804111996150,	-0.997253508546273480,	-0.997257210487417000,	-0.997260909935417610,	
+-0.997264606890265860,	-0.997268301351952550,	-0.997271993320468560,	-0.997275682795804590,	-0.997279369777951510,	-0.997283054266899890,	-0.997286736262640640,	-0.997290415765164530,	
+-0.997294092774462460,	-0.997297767290525110,	-0.997301439313343360,	-0.997305108842908020,	-0.997308775879209850,	-0.997312440422239770,	-0.997316102471988540,	-0.997319762028447190,	
+-0.997323419091606270,	-0.997327073661456900,	-0.997330725737989860,	-0.997334375321195950,	-0.997338022411066170,	-0.997341667007591300,	-0.997345309110762250,	-0.997348948720569890,	
+-0.997352585837005260,	-0.997356220460059120,	-0.997359852589722480,	-0.997363482225986140,	-0.997367109368841100,	-0.997370734018278250,	-0.997374356174288600,	-0.997377975836863050,	
+-0.997381593005992610,	-0.997385207681668050,	-0.997388819863880730,	-0.997392429552621200,	-0.997396036747880580,	-0.997399641449649880,	-0.997403243657920100,	-0.997406843372682150,	
+-0.997410440593927250,	-0.997414035321646080,	-0.997417627555829860,	-0.997421217296469600,	-0.997424804543556310,	-0.997428389297081000,	-0.997431971557034670,	-0.997435551323408440,	
+-0.997439128596193330,	-0.997442703375380550,	-0.997446275660960780,	-0.997449845452925480,	-0.997453412751265420,	-0.997456977555971960,	-0.997460539867035980,	-0.997464099684448710,	
+-0.997467657008201170,	-0.997471211838284470,	-0.997474764174689720,	-0.997478314017408160,	-0.997481861366430690,	-0.997485406221748640,	-0.997488948583353020,	-0.997492488451235060,	
+-0.997496025825385880,	-0.997499560705796710,	-0.997503093092458550,	-0.997506622985362630,	-0.997510150384500300,	-0.997513675289862460,	-0.997517197701440540,	-0.997520717619225560,	
+-0.997524235043208750,	-0.997527749973381340,	-0.997531262409734550,	-0.997534772352259740,	-0.997538279800947890,	-0.997541784755790360,	-0.997545287216778380,	-0.997548787183903160,	
+-0.997552284657156060,	-0.997555779636528080,	-0.997559272122010790,	-0.997562762113595290,	-0.997566249611272830,	-0.997569734615034840,	-0.997573217124872460,	-0.997576697140777010,	
+-0.997580174662739850,	-0.997583649690752310,	-0.997587122224805610,	-0.997590592264891000,	-0.997594059811000020,	-0.997597524863123810,	-0.997600987421253920,	-0.997604447485381460,	
+-0.997607905055497900,	-0.997611360131594570,	-0.997614812713662920,	-0.997618262801694190,	-0.997621710395679710,	-0.997625155495611150,	-0.997628598101479520,	-0.997632038213276510,	
+-0.997635475830993320,	-0.997638910954621430,	-0.997642343584152380,	-0.997645773719577300,	-0.997649201360887970,	-0.997652626508075510,	-0.997656049161131600,	-0.997659469320047450,	
+-0.997662886984814650,	-0.997666302155424730,	-0.997669714831868950,	-0.997673125014138850,	-0.997676532702226120,	-0.997679937896121860,	-0.997683340595817870,	-0.997686740801305480,	
+-0.997690138512576260,	-0.997693533729621660,	-0.997696926452433240,	-0.997700316681002560,	-0.997703704415321080,	-0.997707089655380240,	-0.997710472401171830,	-0.997713852652687080,	
+-0.997717230409917780,	-0.997720605672855370,	-0.997723978441491520,	-0.997727348715817700,	-0.997730716495825450,	-0.997734081781506470,	-0.997737444572852290,	-0.997740804869854500,	
+-0.997744162672504650,	-0.997747517980794420,	-0.997750870794715360,	-0.997754221114259150,	-0.997757568939417360,	-0.997760914270181760,	-0.997764257106543710,	-0.997767597448495080,	
+-0.997770935296027560,	-0.997774270649132600,	-0.997777603507801980,	-0.997780933872027380,	-0.997784261741800460,	-0.997787587117112800,	-0.997790909997956170,	-0.997794230384322360,	
+-0.997797548276202930,	-0.997800863673589560,	-0.997804176576474130,	-0.997807486984848220,	-0.997810794898703720,	-0.997814100318032080,	-0.997817403242825200,	-0.997820703673074850,	
+-0.997824001608772710,	-0.997827297049910580,	-0.997830589996480220,	-0.997833880448473430,	-0.997837168405881880,	-0.997840453868697460,	-0.997843736836911850,	-0.997847017310516840,	
+-0.997850295289504420,	-0.997853570773866160,	-0.997856843763593960,	-0.997860114258679820,	-0.997863382259115310,	-0.997866647764892310,	-0.997869910776002620,	-0.997873171292438240,	
+-0.997876429314190960,	-0.997879684841252560,	-0.997882937873615040,	-0.997886188411270080,	-0.997889436454209580,	-0.997892682002425650,	-0.997895925055909850,	-0.997899165614654300,	
+-0.997902403678650910,	-0.997905639247891440,	-0.997908872322367910,	-0.997912102902072220,	-0.997915330986996250,	-0.997918556577131910,	-0.997921779672471200,	-0.997925000273006120,	
+-0.997928218378728470,	-0.997931433989630360,	-0.997934647105703570,	-0.997937857726940100,	-0.997941065853332090,	-0.997944271484871410,	-0.997947474621549980,	-0.997950675263359900,	
+-0.997953873410293180,	-0.997957069062341720,	-0.997960262219497630,	-0.997963452881752920,	-0.997966641049099490,	-0.997969826721529450,	-0.997973009899034920,	-0.997976190581607910,	
+-0.997979368769240320,	-0.997982544461924360,	-0.997985717659651940,	-0.997988888362415280,	-0.997992056570206510,	-0.997995222283017510,	-0.997998385500840410,	-0.998001546223667320,	
+-0.998004704451490480,	-0.998007860184301880,	-0.998011013422093640,	-0.998014164164857780,	-0.998017312412586510,	-0.998020458165271960,	-0.998023601422906360,	-0.998026742185481710,	
+-0.998029880452990240,	-0.998033016225423950,	-0.998036149502775190,	-0.998039280285036080,	-0.998042408572198720,	-0.998045534364255360,	-0.998048657661198100,	-0.998051778463019290,	
+-0.998054896769711040,	-0.998058012581265590,	-0.998061125897675040,	-0.998064236718931630,	-0.998067345045027700,	-0.998070450875955360,	-0.998073554211706960,	-0.998076655052274610,	
+-0.998079753397650650,	-0.998082849247827310,	-0.998085942602796820,	-0.998089033462551510,	-0.998092121827083510,	-0.998095207696385270,	-0.998098291070449120,	-0.998101371949267180,	
+-0.998104450332831790,	-0.998107526221135190,	-0.998110599614169920,	-0.998113670511928010,	-0.998116738914402000,	-0.998119804821584240,	-0.998122868233466850,	-0.998125929150042280,	
+-0.998128987571302970,	-0.998132043497241160,	-0.998135096927849190,	-0.998138147863119500,	-0.998141196303044430,	-0.998144242247616440,	-0.998147285696827760,	-0.998150326650670940,	
+-0.998153365109138320,	-0.998156401072222250,	-0.998159434539915070,	-0.998162465512209440,	-0.998165493989097710,	-0.998168519970572100,	-0.998171543456625180,	-0.998174564447249500,	
+-0.998177582942437300,	-0.998180598942181250,	-0.998183612446473690,	-0.998186623455306950,	-0.998189631968673830,	-0.998192637986566540,	-0.998195641508977770,	-0.998198642535899740,	
+-0.998201641067325230,	-0.998204637103246580,	-0.998207630643656250,	-0.998210621688546910,	-0.998213610237911110,	-0.998216596291741200,	-0.998219579850029850,	-0.998222560912769400,	
+-0.998225539479952630,	-0.998228515551572100,	-0.998231489127620160,	-0.998234460208089590,	-0.998237428792972840,	-0.998240394882262460,	-0.998243358475951140,	-0.998246319574031430,	
+-0.998249278176496000,	-0.998252234283337200,	-0.998255187894547920,	-0.998258139010120730,	-0.998261087630048060,	-0.998264033754322820,	-0.998266977382937350,	-0.998269918515884540,	
+-0.998272857153156830,	-0.998275793294747030,	-0.998278726940647790,	-0.998281658090851680,	-0.998284586745351480,	-0.998287512904139750,	-0.998290436567209280,	-0.998293357734552630,	
+-0.998296276406162700,	-0.998299192582032040,	-0.998302106262153430,	-0.998305017446519560,	-0.998307926135123090,	-0.998310832327956810,	-0.998313736025013500,	-0.998316637226285720,	
+-0.998319535931766480,	-0.998322432141448330,	-0.998325325855324190,	-0.998328217073386700,	-0.998331105795628670,	-0.998333992022042870,	-0.998336875752621980,	-0.998339756987358990,	
+-0.998342635726246600,	-0.998345511969277680,	-0.998348385716445020,	-0.998351256967741300,	-0.998354125723159400,	-0.998356991982692230,	-0.998359855746332570,	-0.998362717014073310,	
+-0.998365575785907230,	-0.998368432061827240,	-0.998371285841826110,	-0.998374137125896840,	-0.998376985914032230,	-0.998379832206225060,	-0.998382676002468330,	-0.998385517302754930,	
+-0.998388356107077770,	-0.998391192415429730,	-0.998394026227803710,	-0.998396857544192610,	-0.998399686364589310,	-0.998402512688986830,	-0.998405336517378060,	-0.998408157849756010,	
+-0.998410976686113560,	-0.998413793026443620,	-0.998416606870739190,	-0.998419418218993270,	-0.998422227071198880,	-0.998425033427348780,	-0.998427837287436120,	-0.998430638651453980,	
+-0.998433437519395170,	-0.998436233891252800,	-0.998439027767019760,	-0.998441819146689170,	-0.998444608030254140,	-0.998447394417707470,	-0.998450178309042370,	-0.998452959704251740,	
+-0.998455738603328810,	-0.998458515006266590,	-0.998461288913057960,	-0.998464060323696170,	-0.998466829238174200,	-0.998469595656485190,	-0.998472359578622130,	-0.998475121004578250,	
+-0.998477879934346560,	-0.998480636367920170,	-0.998483390305292100,	-0.998486141746455670,	-0.998488890691403790,	-0.998491637140129670,	-0.998494381092626560,	-0.998497122548887450,	
+-0.998499861508905460,	-0.998502597972674040,	-0.998505331940185870,	-0.998508063411434500,	-0.998510792386412940,	-0.998513518865114410,	-0.998516242847532150,	-0.998518964333659160,	
+-0.998521683323488900,	-0.998524399817014350,	-0.998527113814228760,	-0.998529825315125460,	-0.998532534319697460,	-0.998535240827938320,	-0.998537944839840930,	-0.998540646355398740,	
+-0.998543345374604980,	-0.998546041897452770,	-0.998548735923935450,	-0.998551427454046350,	-0.998554116487778700,	-0.998556803025125730,	-0.998559487066080780,	-0.998562168610637070,	
+-0.998564847658787950,	-0.998567524210526640,	-0.998570198265846590,	-0.998572869824741030,	-0.998575538887203410,	-0.998578205453226730,	-0.998580869522804670,	-0.998583531095930450,	
+-0.998586190172597420,	-0.998588846752798800,	-0.998591500836528150,	-0.998594152423778690,	-0.998596801514543890,	-0.998599448108817180,	-0.998602092206591680,	-0.998604733807861080,	
+-0.998607372912618580,	-0.998610009520857660,	-0.998612643632571740,	-0.998615275247754170,	-0.998617904366398410,	-0.998620530988497900,	-0.998623155114046090,	-0.998625776743036430,	
+-0.998628395875462260,	-0.998631012511317030,	-0.998633626650594410,	-0.998636238293287630,	-0.998638847439390350,	-0.998641454088895930,	-0.998644058241797810,	-0.998646659898089540,	
+-0.998649259057764690,	-0.998651855720816610,	-0.998654449887238950,	-0.998657041557025170,	-0.998659630730168720,	-0.998662217406663280,	-0.998664801586502280,	-0.998667383269679300,	
+-0.998669962456187780,	-0.998672539146021390,	-0.998675113339173580,	-0.998677685035638140,	-0.998680254235408400,	-0.998682820938478040,	-0.998685385144840620,	-0.998687946854489810,	
+-0.998690506067419050,	-0.998693062783622020,	-0.998695617003092280,	-0.998698168725823620,	-0.998700717951809480,	-0.998703264681043650,	-0.998705808913519570,	-0.998708350649230910,	
+-0.998710889888171470,	-0.998713426630334690,	-0.998715960875714460,	-0.998718492624304340,	-0.998721021876097900,	-0.998723548631088920,	-0.998726072889271070,	-0.998728594650638120,	
+-0.998731113915183540,	-0.998733630682901330,	-0.998736144953784930,	-0.998738656727828240,	-0.998741166005024830,	-0.998743672785368570,	-0.998746177068853160,	-0.998748678855472250,	
+-0.998751178145219630,	-0.998753674938089090,	-0.998756169234074400,	-0.998758661033169240,	-0.998761150335367500,	-0.998763637140662740,	-0.998766121449048970,	-0.998768603260519860,	
+-0.998771082575069300,	-0.998773559392691080,	-0.998776033713378860,	-0.998778505537126660,	-0.998780974863928140,	-0.998783441693777090,	-0.998785906026667500,	-0.998788367862593170,	
+-0.998790827201547880,	-0.998793284043525630,	-0.998795738388520090,	-0.998798190236525270,	-0.998800639587534840,	-0.998803086441542920,	-0.998805530798543280,	-0.998807972658529720,	
+-0.998810412021496340,	-0.998812848887436820,	-0.998815283256345280,	-0.998817715128215490,	-0.998820144503041460,	-0.998822571380816980,	-0.998824995761536160,	-0.998827417645192780,	
+-0.998829837031780960,	-0.998832253921294490,	-0.998834668313727360,	-0.998837080209073580,	-0.998839489607327050,	-0.998841896508481870,	-0.998844300912531850,	-0.998846702819471190,	
+-0.998849102229293680,	-0.998851499141993450,	-0.998853893557564600,	-0.998856285476000920,	-0.998858674897296410,	-0.998861061821445410,	-0.998863446248441590,	-0.998865828178279180,	
+-0.998868207610952300,	-0.998870584546454830,	-0.998872958984780900,	-0.998875330925924620,	-0.998877700369880000,	-0.998880067316641140,	-0.998882431766202060,	-0.998884793718556870,	
+-0.998887153173699800,	-0.998889510131624860,	-0.998891864592326040,	-0.998894216555797580,	-0.998896566022033580,	-0.998898912991028180,	-0.998901257462775580,	-0.998903599437269700,	
+-0.998905938914504960,	-0.998908275894475280,	-0.998910610377174880,	-0.998912942362597980,	-0.998915271850738810,	-0.998917598841591370,	-0.998919923335150010,	-0.998922245331408720,	
+-0.998924564830361960,	-0.998926881832003730,	-0.998929196336328260,	-0.998931508343329780,	-0.998933817853002610,	-0.998936124865340890,	-0.998938429380338830,	-0.998940731397990670,	
+-0.998943030918290730,	-0.998945327941233140,	-0.998947622466812350,	-0.998949914495022350,	-0.998952204025857720,	-0.998954491059312440,	-0.998956775595380990,	-0.998959057634057680,	
+-0.998961337175336640,	-0.998963614219212310,	-0.998965888765678930,	-0.998968160814730830,	-0.998970430366362240,	-0.998972697420567710,	-0.998974961977341370,	-0.998977224036677660,	
+-0.998979483598570810,	-0.998981740663015260,	-0.998983995230005470,	-0.998986247299535560,	-0.998988496871600070,	-0.998990743946193360,	-0.998992988523309870,	-0.998995230602943820,	
+-0.998997470185089660,	-0.998999707269741970,	-0.999001941856894840,	-0.999004173946542950,	-0.999006403538680640,	-0.999008630633302250,	-0.999010855230402340,	-0.999013077329975240,	
+-0.999015296932015520,	-0.999017514036517510,	-0.999019728643475660,	-0.999021940752884640,	-0.999024150364738680,	-0.999026357479032350,	-0.999028562095760080,	-0.999030764214916430,	
+-0.999032963836495980,	-0.999035160960492940,	-0.999037355586902100,	-0.999039547715717900,	-0.999041737346934800,	-0.999043924480547350,	-0.999046109116550120,	-0.999048291254937550,	
+-0.999050470895704310,	-0.999052648038844860,	-0.999054822684353750,	-0.999056994832225650,	-0.999059164482455020,	-0.999061331635036520,	-0.999063496289964710,	-0.999065658447234160,	
+-0.999067818106839420,	-0.999069975268775060,	-0.999072129933035850,	-0.999074282099616350,	-0.999076431768511130,	-0.999078578939714860,	-0.999080723613222090,	-0.999082865789027500,	
+-0.999085005467125750,	-0.999087142647511530,	-0.999089277330179380,	-0.999091409515124100,	-0.999093539202340230,	-0.999095666391822570,	-0.999097791083565780,	-0.999099913277564420,	
+-0.999102032973813390,	-0.999104150172307140,	-0.999106264873040660,	-0.999108377076008410,	-0.999110486781205290,	-0.999112593988625950,	-0.999114698698265080,	-0.999116800910117450,	
+-0.999118900624177850,	-0.999120997840440950,	-0.999123092558901640,	-0.999125184779554590,	-0.999127274502394580,	-0.999129361727416290,	-0.999131446454614710,	-0.999133528683984420,	
+-0.999135608415520290,	-0.999137685649217230,	-0.999139760385070020,	-0.999141832623073320,	-0.999143902363222040,	-0.999145969605510940,	-0.999148034349934930,	-0.999150096596488900,	
+-0.999152156345167630,	-0.999154213595965900,	-0.999156268348878720,	-0.999158320603900860,	-0.999160370361027230,	-0.999162417620252600,	-0.999164462381571970,	-0.999166504644980140,	
+-0.999168544410471980,	-0.999170581678042620,	-0.999172616447686730,	-0.999174648719399320,	-0.999176678493175260,	-0.999178705769009470,	-0.999180730546897040,	-0.999182752826832670,	
+-0.999184772608811440,	-0.999186789892828280,	-0.999188804678878270,	-0.999190816966956110,	-0.999192826757056900,	-0.999194834049175640,	-0.999196838843307340,	-0.999198841139446900,	
+-0.999200840937589430,	-0.999202838237729820,	-0.999204833039863070,	-0.999206825343984310,	-0.999208815150088410,	-0.999210802458170510,	-0.999212787268225600,	-0.999214769580248690,	
+-0.999216749394234880,	-0.999218726710179310,	-0.999220701528076850,	-0.999222673847922520,	-0.999224643669711640,	-0.999226610993439120,	-0.999228575819100070,	-0.999230538146689610,	
+-0.999232497976202730,	-0.999234455307634660,	-0.999236410140980410,	-0.999238362476235100,	-0.999240312313393940,	-0.999242259652452060,	-0.999244204493404450,	-0.999246146836246350,	
+-0.999248086680972870,	-0.999250024027579230,	-0.999251958876060550,	-0.999253891226411840,	-0.999255821078628540,	-0.999257748432705540,	-0.999259673288638290,	-0.999261595646421920,	
+-0.999263515506051410,	-0.999265432867522120,	-0.999267347730829370,	-0.999269260095968170,	-0.999271169962933750,	-0.999273077331721550,	-0.999274982202326580,	-0.999276884574744170,	
+-0.999278784448969560,	-0.999280681824997960,	-0.999282576702824610,	-0.999284469082444950,	-0.999286358963853980,	-0.999288246347047160,	-0.999290131232019820,	-0.999292013618767070,	
+-0.999293893507284260,	-0.999295770897566720,	-0.999297645789609780,	-0.999299518183408790,	-0.999301388078958960,	-0.999303255476255540,	-0.999305120375294180,	-0.999306982776069890,	
+-0.999308842678578220,	-0.999310700082814420,	-0.999312554988773800,	-0.999314407396451830,	-0.999316257305843840,	-0.999318104716945270,	-0.999319949629751350,	-0.999321792044257640,	
+-0.999323631960459370,	-0.999325469378352090,	-0.999327304297931150,	-0.999329136719191880,	-0.999330966642129730,	-0.999332794066740250,	-0.999334618993018790,	-0.999336441420960790,	
+-0.999338261350561700,	-0.999340078781816850,	-0.999341893714721820,	-0.999343706149272150,	-0.999345516085463180,	-0.999347323523290370,	-0.999349128462749370,	-0.999350930903835420,	
+-0.999352730846544190,	-0.999354528290871120,	-0.999356323236811780,	-0.999358115684361610,	-0.999359905633516070,	-0.999361693084270810,	-0.999363478036621400,	-0.999365260490563290,	
+-0.999367040446091930,	-0.999368817903202980,	-0.999370592861892120,	-0.999372365322154680,	-0.999374135283986330,	-0.999375902747382640,	-0.999377667712339160,	-0.999379430178851560,	
+-0.999381190146915400,	-0.999382947616526130,	-0.999384702587679640,	-0.999386455060371380,	-0.999388205034596910,	-0.999389952510352010,	-0.999391697487632240,	-0.999393439966433150,	
+-0.999395179946750420,	-0.999396917428579830,	-0.999398652411916940,	-0.999400384896757420,	-0.999402114883096940,	-0.999403842370931160,	-0.999405567360255760,	-0.999407289851066420,	
+-0.999409009843358900,	-0.999410727337128880,	-0.999412442332372030,	-0.999414154829084020,	-0.999415864827260640,	-0.999417572326897650,	-0.999419277327990740,	-0.999420979830535570,	
+-0.999422679834527930,	-0.999424377339963590,	-0.999426072346838450,	-0.999427764855148060,	-0.999429454864888210,	-0.999431142376054680,	-0.999432827388643360,	-0.999434509902650040,	
+-0.999436189918070260,	-0.999437867434900150,	-0.999439542453135380,	-0.999441214972771720,	-0.999442884993805070,	-0.999444552516231100,	-0.999446217540045810,	-0.999447880065244990,	
+-0.999449540091824410,	-0.999451197619780070,	-0.999452852649107660,	-0.999454505179803170,	-0.999456155211862370,	-0.999457802745281290,	-0.999459447780055580,	-0.999461090316181240,	
+-0.999462730353654290,	-0.999464367892470400,	-0.999466002932625660,	-0.999467635474115990,	-0.999469265516937040,	-0.999470893061085050,	-0.999472518106555800,	-0.999474140653345280,	
+-0.999475760701449390,	-0.999477378250864130,	-0.999478993301585410,	-0.999480605853609210,	-0.999482215906931430,	-0.999483823461548180,	-0.999485428517455250,	-0.999487031074648870,	
+-0.999488631133124920,	-0.999490228692879400,	-0.999491823753908220,	-0.999493416316207580,	-0.999495006379773290,	-0.999496593944601550,	-0.999498179010688380,	-0.999499761578029670,	
+-0.999501341646621630,	-0.999502919216460170,	-0.999504494287541510,	-0.999506066859861540,	-0.999507636933416380,	-0.999509204508202130,	-0.999510769584214920,	-0.999512332161450750,	
+-0.999513892239905720,	-0.999515449819576070,	-0.999517004900457700,	-0.999518557482546810,	-0.999520107565839640,	-0.999521655150332090,	-0.999523200236020480,	-0.999524742822900820,	
+-0.999526282910969340,	-0.999527820500222040,	-0.999529355590655370,	-0.999530888182265210,	-0.999532418275047800,	-0.999533945868999350,	-0.999535470964116100,	-0.999536993560394160,	
+-0.999538513657829750,	-0.999540031256418990,	-0.999541546356158220,	-0.999543058957043540,	-0.999544569059071190,	-0.999546076662237380,	-0.999547581766538570,	-0.999549084371970650,	
+-0.999550584478530070,	-0.999552082086212930,	-0.999553577195015700,	-0.999555069804934470,	-0.999556559915965590,	-0.999558047528105400,	-0.999559532641350000,	-0.999561015255695740,	
+-0.999562495371138950,	-0.999563972987675960,	-0.999565448105303010,	-0.999566920724016540,	-0.999568390843812660,	-0.999569858464687820,	-0.999571323586638360,	-0.999572786209660610,	
+-0.999574246333750800,	-0.999575703958905490,	-0.999577159085120790,	-0.999578611712393260,	-0.999580061840719240,	-0.999581509470095050,	-0.999582954600517050,	-0.999584397231981780,	
+-0.999585837364485360,	-0.999587274998024470,	-0.999588710132595320,	-0.999590142768194360,	-0.999591572904818150,	-0.999593000542462920,	-0.999594425681125220,	-0.999595848320801510,	
+-0.999597268461488110,	-0.999598686103181480,	-0.999600101245878280,	-0.999601513889574740,	-0.999602924034267430,	-0.999604331679952770,	-0.999605736826627340,	-0.999607139474287590,	
+-0.999608539622929950,	-0.999609937272550990,	-0.999611332423147150,	-0.999612725074714990,	-0.999614115227251080,	-0.999615502880751740,	-0.999616888035213760,	-0.999618270690633580,	
+-0.999619650847007660,	-0.999621028504332540,	-0.999622403662605020,	-0.999623776321821420,	-0.999625146481978310,	-0.999626514143072460,	-0.999627879305100220,	-0.999629241968058360,	
+-0.999630602131943320,	-0.999631959796751790,	-0.999633314962480420,	-0.999634667629125670,	-0.999636017796684320,	-0.999637365465152920,	-0.999638710634528140,	-0.999640053304806540,	
+-0.999641393475984800,	-0.999642731148059570,	-0.999644066321027540,	-0.999645398994885250,	-0.999646729169629600,	-0.999648056845257040,	-0.999649382021764450,	-0.999650704699148300,	
+-0.999652024877405340,	-0.999653342556532490,	-0.999654657736526180,	-0.999655970417383190,	-0.999657280599100310,	-0.999658588281674310,	-0.999659893465101760,	-0.999661196149379430,	
+-0.999662496334504210,	-0.999663794020472670,	-0.999665089207281700,	-0.999666381894927960,	-0.999667672083408340,	-0.999668959772719520,	-0.999670244962858280,	-0.999671527653821390,	
+-0.999672807845605750,	-0.999674085538208020,	-0.999675360731625110,	-0.999676633425853780,	-0.999677903620890930,	-0.999679171316733230,	-0.999680436513377680,	-0.999681699210820950,	
+-0.999682959409060050,	-0.999684217108091740,	-0.999685472307912940,	-0.999686725008520400,	-0.999687975209911040,	-0.999689222912081730,	-0.999690468115029370,	-0.999691710818750860,	
+-0.999692951023243070,	-0.999694188728502910,	-0.999695423934527260,	-0.999696656641313130,	-0.999697886848857300,	-0.999699114557156760,	-0.999700339766208420,	-0.999701562476009160,	
+-0.999702782686556100,	-0.999704000397846020,	-0.999705215609876020,	-0.999706428322642890,	-0.999707638536143750,	-0.999708846250375480,	-0.999710051465335090,	-0.999711254181019580,	
+-0.999712454397425950,	-0.999713652114551210,	-0.999714847332392350,	-0.999716040050946280,	-0.999717230270210200,	-0.999718417990181020,	-0.999719603210855730,	-0.999720785932231460,	
+-0.999721966154305310,	-0.999723143877074170,	-0.999724319100535160,	-0.999725491824685400,	-0.999726662049521870,	-0.999727829775041710,	-0.999728995001242020,	-0.999730157728119790,	
+-0.999731317955672160,	-0.999732475683896230,	-0.999733630912789110,	-0.999734783642347910,	-0.999735933872569870,	-0.999737081603451870,	-0.999738226834991140,	-0.999739369567184900,	
+-0.999740509800030260,	-0.999741647533524350,	-0.999742782767664260,	-0.999743915502447230,	-0.999745045737870490,	-0.999746173473931020,	-0.999747298710626180,	-0.999748421447953170,	
+-0.999749541685909020,	-0.999750659424490930,	-0.999751774663696360,	-0.999752887403522190,	-0.999753997643965890,	-0.999755105385024660,	-0.999756210626695620,	-0.999757313368976000,	
+-0.999758413611863130,	-0.999759511355354240,	-0.999760606599446540,	-0.999761699344137390,	-0.999762789589423880,	-0.999763877335303470,	-0.999764962581773390,	-0.999766045328830840,	
+-0.999767125576473180,	-0.999768203324697740,	-0.999769278573501840,	-0.999770351322882720,	-0.999771421572837720,	-0.999772489323364040,	-0.999773554574459270,	-0.999774617326120610,	
+-0.999775677578345400,	-0.999776735331130980,	-0.999777790584474690,	-0.999778843338373970,	-0.999779893592826150,	-0.999780941347828580,	-0.999781986603378580,	-0.999783029359473720,	
+-0.999784069616111220,	-0.999785107373288630,	-0.999786142631003180,	-0.999787175389252440,	-0.999788205648033720,	-0.999789233407344490,	-0.999790258667182190,	-0.999791281427544250,	
+-0.999792301688428140,	-0.999793319449831190,	-0.999794334711750940,	-0.999795347474184970,	-0.999796357737130600,	-0.999797365500585290,	-0.999798370764546580,	-0.999799373529011940,	
+-0.999800373793978790,	-0.999801371559444820,	-0.999802366825407350,	-0.999803359591864060,	-0.999804349858812280,	-0.999805337626249680,	-0.999806322894173700,	-0.999807305662581910,	
+-0.999808285931471860,	-0.999809263700841110,	-0.999810238970687220,	-0.999811211741007730,	-0.999812182011800220,	-0.999813149783062240,	-0.999814115054791340,	-0.999815077826985200,	
+-0.999816038099641370,	-0.999816995872757410,	-0.999817951146330990,	-0.999818903920359660,	-0.999819854194841100,	-0.999820801969772850,	-0.999821747245152710,	-0.999822690020978120,	
+-0.999823630297246750,	-0.999824568073956370,	-0.999825503351104650,	-0.999826436128689040,	-0.999827366406707440,	-0.999828294185157400,	-0.999829219464036580,	-0.999830142243342770,	
+-0.999831062523073520,	-0.999831980303226730,	-0.999832895583799840,	-0.999833808364790850,	-0.999834718646197330,	-0.999835626428016930,	-0.999836531710247560,	-0.999837434492886760,	
+-0.999838334775932420,	-0.999839232559382230,	-0.999840127843234060,	-0.999841020627485480,	-0.999841910912134260,	-0.999842798697178400,	-0.999843683982615470,	-0.999844566768443350,	
+-0.999845447054659830,	-0.999846324841262790,	-0.999847200128249790,	-0.999848072915618840,	-0.999848943203367700,	-0.999849810991494170,	-0.999850676279996240,	-0.999851539068871480,	
+-0.999852399358117980,	-0.999853257147733430,	-0.999854112437715710,	-0.999854965228062720,	-0.999855815518772340,	-0.999856663309842460,	-0.999857508601270870,	-0.999858351393055460,	
+-0.999859191685194220,	-0.999860029477685040,	-0.999860864770525710,	-0.999861697563714350,	-0.999862527857248610,	-0.999863355651126610,	-0.999864180945346240,	-0.999865003739905390,	
+-0.999865824034801950,	-0.999866641830034040,	-0.999867457125599550,	-0.999868269921496360,	-0.999869080217722580,	-0.999869888014276010,	-0.999870693311154750,	-0.999871496108356790,	
+-0.999872296405880050,	-0.999873094203722610,	-0.999873889501882380,	-0.999874682300357480,	-0.999875472599145780,	-0.999876260398245510,	-0.999877045697654570,	-0.999877828497370950,	
+-0.999878608797392760,	-0.999879386597718130,	-0.999880161898344940,	-0.999880934699271420,	-0.999881705000495560,	-0.999882472802015480,	-0.999883238103829060,	-0.999884000905934660,	
+-0.999884761208330250,	-0.999885519011013970,	-0.999886274313983800,	-0.999887027117238090,	-0.999887777420774610,	-0.999888525224591820,	-0.999889270528687700,	-0.999890013333060490,	
+-0.999890753637708070,	-0.999891491442628900,	-0.999892226747820970,	-0.999892959553282390,	-0.999893689859011500,	-0.999894417665006420,	-0.999895142971265140,	-0.999895865777786110,	
+-0.999896586084567440,	-0.999897303891607360,	-0.999898019198903860,	-0.999898732006455400,	-0.999899442314260090,	-0.999900150122316260,	-0.999900855430621900,	-0.999901558239175480,	
+-0.999902258547975210,	-0.999902956357019200,	-0.999903651666305900,	-0.999904344475833430,	-0.999905034785600110,	-0.999905722595604170,	-0.999906407905843950,	-0.999907090716317670,	
+-0.999907771027023660,	-0.999908448837960260,	-0.999909124149125810,	-0.999909796960518400,	-0.999910467272136620,	-0.999911135083978550,	-0.999911800396042770,	-0.999912463208327500,	
+-0.999913123520830950,	-0.999913781333551690,	-0.999914436646487940,	-0.999915089459638030,	-0.999915739773000520,	-0.999916387586573530,	-0.999917032900355720,	-0.999917675714345200,	
+-0.999918316028540640,	-0.999918953842940160,	-0.999919589157542310,	-0.999920221972345540,	-0.999920852287348170,	-0.999921480102548670,	-0.999922105417945460,	-0.999922728233537010,	
+-0.999923348549321740,	-0.999923966365298120,	-0.999924581681464590,	-0.999925194497819580,	-0.999925804814361550,	-0.999926412631089060,	-0.999927017948000540,	-0.999927620765094450,	
+-0.999928221082369340,	-0.999928818899823660,	-0.999929414217455960,	-0.999930007035264690,	-0.999930597353248410,	-0.999931185171405670,	-0.999931770489734920,	-0.999932353308234710,	
+-0.999932933626903720,	-0.999933511445740280,	-0.999934086764743160,	-0.999934659583910810,	-0.999935229903241800,	-0.999935797722734660,	-0.999936363042388090,	-0.999936925862200620,	
+-0.999937486182170820,	-0.999938044002297240,	-0.999938599322578560,	-0.999939152143013430,	-0.999939702463600420,	-0.999940250284338190,	-0.999940795605225310,	-0.999941338426260430,	
+-0.999941878747442230,	-0.999942416568769250,	-0.999942951890240290,	-0.999943484711853900,	-0.999944015033608860,	-0.999944542855503830,	-0.999945068177537370,	-0.999945590999708260,	
+-0.999946111322015160,	-0.999946629144456760,	-0.999947144467031810,	-0.999947657289739000,	-0.999948167612577100,	-0.999948675435544660,	-0.999949180758640700,	-0.999949683581863650,	
+-0.999950183905212400,	-0.999950681728685730,	-0.999951177052282420,	-0.999951669876001040,	-0.999952160199840570,	-0.999952648023799680,	-0.999953133347877170,	-0.999953616172071790,	
+-0.999954096496382450,	-0.999954574320807810,	-0.999955049645346760,	-0.999955522469998080,	-0.999955992794760550,	-0.999956460619633060,	-0.999956925944614490,	-0.999957388769703530,	
+-0.999957849094899150,	-0.999958306920200050,	-0.999958762245605310,	-0.999959215071113520,	-0.999959665396723870,	-0.999960113222434940,	-0.999960558548245730,	-0.999961001374155110,	
+-0.999961441700162100,	-0.999961879526265360,	-0.999962314852464010,	-0.999962747678756810,	-0.999963178005142780,	-0.999963605831620810,	-0.999964031158189770,	-0.999964453984848680,	
+-0.999964874311596530,	-0.999965292138432100,	-0.999965707465354400,	-0.999966120292362540,	-0.999966530619455400,	-0.999966938446631870,	-0.999967343773890960,	-0.999967746601231780,	
+-0.999968146928653100,	-0.999968544756154150,	-0.999968940083733830,	-0.999969332911391230,	-0.999969723239125140,	-0.999970111066934900,	-0.999970496394819270,	-0.999970879222777500,	
+-0.999971259550808460,	-0.999971637378911260,	-0.999972012707085020,	-0.999972385535328740,	-0.999972755863641430,	-0.999973123692022290,	-0.999973489020470340,	-0.999973851848984690,	
+-0.999974212177564330,	-0.999974570006208490,	-0.999974925334916280,	-0.999975278163686700,	-0.999975628492518860,	-0.999975976321412000,	-0.999976321650365210,	-0.999976664479377610,	
+-0.999977004808448420,	-0.999977342637576650,	-0.999977677966761510,	-0.999978010796002240,	-0.999978341125297930,	-0.999978668954647710,	-0.999978994284050790,	-0.999979317113506520,	
+-0.999979637443013880,	-0.999979955272572110,	-0.999980270602180530,	-0.999980583431838270,	-0.999980893761544420,	-0.999981201591298440,	-0.999981506921099440,	-0.999981809750946750,	
+-0.999982110080839480,	-0.999982407910776860,	-0.999982703240758330,	-0.999982996070783000,	-0.999983286400850100,	-0.999983574230959070,	-0.999983859561109130,	-0.999984142391299510,	
+-0.999984422721529540,	-0.999984700551798560,	-0.999984975882105780,	-0.999985248712450540,	-0.999985519042832170,	-0.999985786873250020,	-0.999986052203703400,	-0.999986315034191660,	
+-0.999986575364714140,	-0.999986833195270150,	-0.999987088525859160,	-0.999987341356480370,	-0.999987591687133250,	-0.999987839517817110,	-0.999988084848531520,	-0.999988327679275590,	
+-0.999988568010048870,	-0.999988805840850700,	-0.999989041171680530,	-0.999989274002537790,	-0.999989504333421820,	-0.999989732164332070,	-0.999989957495268090,	-0.999990180326229110,	
+-0.999990400657214780,	-0.999990618488224350,	-0.999990833819257460,	-0.999991046650313460,	-0.999991256981391800,	-0.999991464812492010,	-0.999991670143613560,	-0.999991872974756000,	
+-0.999992073305918770,	-0.999992271137101210,	-0.999992466468303090,	-0.999992659299523750,	-0.999992849630762850,	-0.999993037462019730,	-0.999993222793294060,	-0.999993405624585390,	
+-0.999993585955893050,	-0.999993763787216830,	-0.999993939118556270,	-0.999994111949910840,	-0.999994282281280070,	-0.999994450112663640,	-0.999994615444060990,	-0.999994778275471900,	
+-0.999994938606895810,	-0.999995096438332400,	-0.999995251769781320,	-0.999995404601242030,	-0.999995554932714190,	-0.999995702764197580,	-0.999995848095691640,	-0.999995990927196040,	
+-0.999996131258710560,	-0.999996269090234650,	-0.999996404421768180,	-0.999996537253310610,	-0.999996667584861720,	-0.999996795416421170,	-0.999996920747988630,	-0.999997043579563760,	
+-0.999997163911146350,	-0.999997281742736050,	-0.999997397074332440,	-0.999997509905935390,	-0.999997620237544570,	-0.999997728069159650,	-0.999997833400780520,	-0.999997936232406740,	
+-0.999998036564038070,	-0.999998134395674420,	-0.999998229727315340,	-0.999998322558960710,	-0.999998412890610310,	-0.999998500722263820,	-0.999998586053921110,	-0.999998668885581980,	
+-0.999998749217246070,	-0.999998827048913410,	-0.999998902380583640,	-0.999998975212256560,	-0.999999045543932150,	-0.999999113375609980,	-0.999999178707290160,	-0.999999241538972350,	
+-0.999999301870656440,	-0.999999359702342220,	-0.999999415034029670,	-0.999999467865718580,	-0.999999518197408730,	-0.999999566029100230,	-0.999999611360792740,	-0.999999654192486150,	
+-0.999999694524180470,	-0.999999732355875580,	-0.999999767687571370,	-0.999999800519267730,	-0.999999830850964670,	-0.999999858682661950,	-0.999999884014359570,	-0.999999906846057440,	
+-0.999999927177755650,	-0.999999945009453990,	-0.999999960341152460,	-0.999999973172851050,	-0.999999983504549660,	-0.999999991336248390,	-0.999999996667947140,	-0.999999999499645800,	
+-0.999999999831344580,	-0.999999997663043260,	-0.999999992994741960,	-0.999999985826440780,	-0.999999976158139510,	-0.999999963989838370,	-0.999999949321537350,	-0.999999932153236350,	
+-0.999999912484935580,	-0.999999890316635050,	-0.999999865648334760,	-0.999999838480034820,	-0.999999808811735340,	-0.999999776643436310,	-0.999999741975137750,	-0.999999704806839970,	
+-0.999999665138542880,	-0.999999622970246580,	-0.999999578301951190,	-0.999999531133656920,	-0.999999481465363880,	-0.999999429297072080,	-0.999999374628781630,	-0.999999317460492860,	
+-0.999999257792205780,	-0.999999195623920480,	-0.999999130955637310,	-0.999999063787356150,	-0.999998994119077440,	-0.999998921950801200,	-0.999998847282527750,	-0.999998770114257090,	
+-0.999998690445989550,	-0.999998608277725240,	-0.999998523609464510,	-0.999998436441207340,	-0.999998346772954180,	-0.999998254604705040,	-0.999998159936460350,	-0.999998062768220230,	
+-0.999997963099985010,	-0.999997860931754800,	-0.999997756263530050,	-0.999997649095310860,	-0.999997539427097460,	-0.999997427258890290,	-0.999997312590689580,	-0.999997195422495540,	
+-0.999997075754308520,	-0.999996953586128830,	-0.999996828917956710,	-0.999996701749792600,	-0.999996572081636610,	-0.999996439913489300,	-0.999996305245350880,	-0.999996168077221690,	
+-0.999996028409102070,	-0.999995886240992340,	-0.999995741572892950,	-0.999995594404804120,	-0.999995444736726410,	-0.999995292568660040,	-0.999995137900605460,	-0.999994980732562990,	
+-0.999994821064533080,	-0.999994658896516180,	-0.999994494228512610,	-0.999994327060522830,	-0.999994157392547160,	-0.999993985224586160,	-0.999993810556640160,	-0.999993633388709610,	
+-0.999993453720794960,	-0.999993271552896750,	-0.999993086885015310,	-0.999992899717151220,	-0.999992710049304790,	-0.999992517881476690,	-0.999992323213667270,	-0.999992126045876950,	
+-0.999991926378106410,	-0.999991724210355980,	-0.999991519542626330,	-0.999991312374917780,	-0.999991102707231020,	-0.999990890539566470,	-0.999990675871924810,	-0.999990458704306360,	
+-0.999990239036711690,	-0.999990016869141570,	-0.999989792201596340,	-0.999989565034076540,	-0.999989335366582970,	-0.999989103199116050,	-0.999988868531676230,	-0.999988631364264410,	
+-0.999988391696880920,	-0.999988149529526530,	-0.999987904862201680,	-0.999987657694907050,	-0.999987408027643300,	-0.999987155860411090,	-0.999986901193210990,	-0.999986644026043540,	
+-0.999986384358909630,	-0.999986122191809600,	-0.999985857524744340,	-0.999985590357714500,	-0.999985320690720550,	-0.999985048523763350,	-0.999984773856843590,	-0.999984496689961920,	
+-0.999984217023118900,	-0.999983934856315430,	-0.999983650189552040,	-0.999983363022829530,	-0.999983073356148670,	-0.999982781189510120,	-0.999982486522914550,	-0.999982189356362850,	
+-0.999981889689855570,	-0.999981587523393720,	-0.999981282856977740,	-0.999980975690608620,	-0.999980666024287150,	-0.999980353858013870,	-0.999980039191789790,	-0.999979722025615580,	
+-0.999979402359492120,	-0.999979080193420080,	-0.999978755527400340,	-0.999978428361433800,	-0.999978098695521120,	-0.999977766529663190,	-0.999977431863860900,	-0.999977094698115020,	
+-0.999976755032426330,	-0.999976412866795840,	-0.999976068201224310,	-0.999975721035712530,	-0.999975371370261490,	-0.999975019204872080,	-0.999974664539545090,	-0.999974307374281390,	
+-0.999973947709081880,	-0.999973585543947660,	-0.999973220878879410,	-0.999972853713878010,	-0.999972484048944570,	-0.999972111884079970,	-0.999971737219285010,	-0.999971360054560670,	
+-0.999970980389908060,	-0.999970598225327860,	-0.999970213560821270,	-0.999969826396389090,	-0.999969436732032310,	-0.999969044567752040,	-0.999968649903549060,	-0.999968252739424580,	
+-0.999967853075379390,	-0.999967450911414590,	-0.999967046247531080,	-0.999966639083730070,	-0.999966229420012340,	-0.999965817256379120,	-0.999965402592831400,	-0.999964985429370070,	
+-0.999964565765996350,	-0.999964143602711240,	-0.999963718939515630,	-0.999963291776410860,	-0.999962862113397800,	-0.999962429950477680,	-0.999961995287651400,	-0.999961558124920160,	
+-0.999961118462284970,	-0.999960676299747050,	-0.999960231637307410,	-0.999959784474967140,	-0.999959334812727470,	-0.999958882650589410,	-0.999958427988554280,	-0.999957970826622970,	
+-0.999957511164796700,	-0.999957049003076690,	-0.999956584341464170,	-0.999956117179960020,	-0.999955647518565690,	-0.999955175357282180,	-0.999954700696110810,	-0.999954223535052590,	
+-0.999953743874108850,	-0.999953261713280810,	-0.999952777052569460,	-0.999952289891976380,	-0.999951800231502430,	-0.999951308071148960,	-0.999950813410917290,	-0.999950316250808660,	
+-0.999949816590824050,	-0.999949314430965020,	-0.999948809771232680,	-0.999948302611628370,	-0.999947792952153300,	-0.999947280792808700,	-0.999946766133595900,	-0.999946248974516120,	
+-0.999945729315570800,	-0.999945207156761160,	-0.999944682498088430,	-0.999944155339554160,	-0.999943625681159350,	-0.999943093522905560,	-0.999942558864794000,	-0.999942021706826000,	
+-0.999941482049003020,	-0.999940939891326260,	-0.999940395233797190,	-0.999939848076417110,	-0.999939298419187490,	-0.999938746262109550,	-0.999938191605184710,	-0.999937634448414550,	
+-0.999937074791800160,	-0.999936512635343110,	-0.999935947979044840,	-0.999935380822906560,	-0.999934811166929950,	-0.999934239011116330,	-0.999933664355467040,	-0.999933087199983640,	
+-0.999932507544667450,	-0.999931925389520030,	-0.999931340734542820,	-0.999930753579737260,	-0.999930163925104810,	-0.999929571770646900,	-0.999928977116365190,	-0.999928379962260920,	
+-0.999927780308335730,	-0.999927178154591090,	-0.999926573501028540,	-0.999925966347649520,	-0.999925356694455590,	-0.999924744541448310,	-0.999924129888629110,	-0.999923512735999550,	
+-0.999922893083561300,	-0.999922270931315800,	-0.999921646279264610,	-0.999921019127409270,	-0.999920389475751350,	-0.999919757324292610,	-0.999919122673034290,	-0.999918485521978260,	
+-0.999917845871126090,	-0.999917203720479210,	-0.999916559070039290,	-0.999915911919808110,	-0.999915262269787000,	-0.999914610119977840,	-0.999913955470382090,	-0.999913298321001510,	
+-0.999912638671837660,	-0.999911976522892210,	-0.999911311874166820,	-0.999910644725663160,	-0.999909975077382880,	-0.999909302929327670,	-0.999908628281499180,	-0.999907951133899080,	
+-0.999907271486529140,	-0.999906589339391030,	-0.999905904692486520,	-0.999905217545817180,	-0.999904527899384780,	-0.999903835753191080,	-0.999903141107237770,	-0.999902443961526610,	
+-0.999901744316059380,	-0.999901042170837750,	-0.999900337525863600,	-0.999899630381138490,	-0.999898920736664310,	-0.999898208592442940,	-0.999897493948475930,	-0.999896776804765300,	
+-0.999896057161312690,	-0.999895335018119890,	-0.999894610375188790,	-0.999893883232521150,	-0.999893153590118770,	-0.999892421447983510,	-0.999891686806117290,	-0.999890949664521740,	
+-0.999890210023198890,	-0.999889467882150500,	-0.999888723241378450,	-0.999887976100884530,	-0.999887226460670740,	-0.999886474320738850,	-0.999885719681090860,	-0.999884962541728430,	
+-0.999884202902653670,	-0.999883440763868370,	-0.999882676125374510,	-0.999881908987174000,	-0.999881139349268590,	-0.999880367211660400,	-0.999879592574351330,	-0.999878815437343250,	
+-0.999878035800638170,	-0.999877253664237850,	-0.999876469028144530,	-0.999875681892360090,	-0.999874892256886310,	-0.999874100121725400,	-0.999873305486879140,	-0.999872508352349750,	
+-0.999871708718139020,	-0.999870906584248930,	-0.999870101950681710,	-0.999869294817439140,	-0.999868485184523430,	-0.999867673051936470,	-0.999866858419680260,	-0.999866041287757020,	
+-0.999865221656168530,	-0.999864399524917120,	-0.999863574894004680,	-0.999862747763433200,	-0.999861918133205020,	-0.999861086003321910,	-0.999860251373786200,	-0.999859414244599790,	
+-0.999858574615764770,	-0.999857732487283490,	-0.999856887859157720,	-0.999856040731389780,	-0.999855191103981800,	-0.999854338976935760,	-0.999853484350254010,	-0.999852627223938420,	
+-0.999851767597991210,	-0.999850905472414730,	-0.999850040847210960,	-0.999849173722382020,	-0.999848304097930130,	-0.999847431973857610,	-0.999846557350166370,	-0.999845680226858820,	
+-0.999844800603937100,	-0.999843918481403300,	-0.999843033859259660,	-0.999842146737508490,	-0.999841257116152020,	-0.999840364995192350,	-0.999839470374631830,	-0.999838573254472560,	
+-0.999837673634716870,	-0.999836771515366980,	-0.999835866896425230,	-0.999834959777893720,	-0.999834050159774890,	-0.999833138042070860,	-0.999832223424784060,	-0.999831306307916610,	
+-0.999830386691470950,	-0.999829464575449410,	-0.999828539959854100,	-0.999827612844687460,	-0.999826683229951830,	-0.999825751115649420,	-0.999824816501782680,	-0.999823879388353930,	
+-0.999822939775365400,	-0.999821997662819540,	-0.999821053050718780,	-0.999820105939065340,	-0.999819156327861560,	-0.999818204217109980,	-0.999817249606812840,	-0.999816292496972570,	
+-0.999815332887591610,	-0.999814370778672300,	-0.999813406170217080,	-0.999812439062228280,	-0.999811469454708450,	-0.999810497347659920,	-0.999809522741085140,	-0.999808545634986560,	
+-0.999807566029366710,	-0.999806583924227830,	-0.999805599319572470,	-0.999804612215403180,	-0.999803622611722400,	-0.999802630508532460,	-0.999801635905836040,	-0.999800638803635460,	
+-0.999799639201933270,	-0.999798637100732020,	-0.999797632500034170,	-0.999796625399842260,	-0.999795615800158740,	-0.999794603700986270,	-0.999793589102327180,	-0.999792572004184250,	
+-0.999791552406559810,	-0.999790530309456420,	-0.999789505712876840,	-0.999788478616823410,	-0.999787449021298790,	-0.999786416926305650,	-0.999785382331846330,	-0.999784345237923590,	
+-0.999783305644539990,	-0.999782263551698190,	-0.999781218959400640,	-0.999780171867650110,	-0.999779122276449160,	-0.999778070185800340,	-0.999777015595706420,	-0.999775958506169850,	
+-0.999774898917193510,	-0.999773836828779850,	-0.999772772240931640,	-0.999771705153651440,	-0.999770635566942010,	-0.999769563480806030,	-0.999768488895246050,	-0.999767411810264960,	
+-0.999766332225865310,	-0.999765250142049760,	-0.999764165558821080,	-0.999763078476182070,	-0.999761988894135370,	-0.999760896812683650,	-0.999759802231829700,	-0.999758705151576280,	
+-0.999757605571926060,	-0.999756503492881810,	-0.999755398914446310,	-0.999754291836622340,	-0.999753182259412570,	-0.999752070182819860,	-0.999750955606847010,	-0.999749838531496790,	
+-0.999748718956771980,	-0.999747596882675340,	-0.999746472309209770,	-0.999745345236377920,	-0.999744215664182810,	-0.999743083592627090,	-0.999741949021713650,	-0.999740811951445370,	
+-0.999739672381825040,	-0.999738530312855640,	-0.999737385744539740,	-0.999736238676880550,	-0.999735089109880630,	-0.999733937043542960,	-0.999732782477870560,	-0.999731625412866200,	
+-0.999730465848532760,	-0.999729303784873120,	-0.999728139221890190,	-0.999726972159586950,	-0.999725802597966280,	-0.999724630537031200,	-0.999723455976784470,	-0.999722278917229090,	
+-0.999721099358367950,	-0.999719917300204150,	-0.999718732742740480,	-0.999717545685980040,	-0.999716356129925710,	-0.999715164074580500,	-0.999713969519947400,	-0.999712772466029410,	
+-0.999711572912829420,	-0.999710370860350530,	-0.999709166308595740,	-0.999707959257567950,	-0.999706749707270360,	-0.999705537657705870,	-0.999704323108877470,	-0.999703106060788270,	
+-0.999701886513441380,	-0.999700664466839690,	-0.999699439920986420,	-0.999698212875884560,	-0.999696983331537110,	-0.999695751287947190,	-0.999694516745117890,	-0.999693279703052330,	
+-0.999692040161753610,	-0.999690798121224740,	-0.999689553581468940,	-0.999688306542489190,	-0.999687057004288620,	-0.999685804966870540,	-0.999684550430237850,	-0.999683293394393770,	
+-0.999682033859341510,	-0.999680771825084190,	-0.999679507291624910,	-0.999678240258966900,	-0.999676970727113260,	-0.999675698696067090,	-0.999674424165831850,	-0.999673147136410420,	
+-0.999671867607806240,	-0.999670585580022310,	-0.999669301053061950,	-0.999668014026928290,	-0.999666724501624640,	-0.999665432477154110,	-0.999664137953520050,	-0.999662840930725660,	
+-0.999661541408774170,	-0.999660239387668790,	-0.999658934867412860,	-0.999657627848009600,	-0.999656318329462220,	-0.999655006311774060,	-0.999653691794948340,	-0.999652374778988500,	
+-0.999651055263897640,	-0.999649733249679210,	-0.999648408736336310,	-0.999647081723872510,	-0.999645752212291020,	-0.999644420201595050,	-0.999643085691788170,	-0.999641748682873480,	
+-0.999640409174854420,	-0.999639067167734320,	-0.999637722661516630,	-0.999636375656204560,	-0.999635026151801550,	-0.999633674148311060,	-0.999632319645736290,	-0.999630962644080800,	
+-0.999629603143347810,	-0.999628241143540870,	-0.999626876644663320,	-0.999625509646718590,	-0.999624140149710130,	-0.999622768153641260,	-0.999621393658515430,	-0.999620016664336200,	
+-0.999618637171106880,	-0.999617255178831040,	-0.999615870687512010,	-0.999614483697153220,	-0.999613094207758350,	-0.999611702219330710,	-0.999610307731873760,	-0.999608910745391040,	
+-0.999607511259886120,	-0.999606109275362420,	-0.999604704791823400,	-0.999603297809272600,	-0.999601888327713680,	-0.999600476347149880,	-0.999599061867584960,	-0.999597644889022360,	
+-0.999596225411465760,	-0.999594803434918470,	-0.999593378959384160,	-0.999591951984866500,	-0.999590522511368930,	-0.999589090538895000,	-0.999587656067448370,	-0.999586219097032710,	
+-0.999584779627651350,	-0.999583337659308070,	-0.999581893192006520,	-0.999580446225750150,	-0.999578996760542740,	-0.999577544796387830,	-0.999576090333288980,	-0.999574633371249970,	
+-0.999573173910274450,	-0.999571711950365870,	-0.999570247491528010,	-0.999568780533764630,	-0.999567311077079190,	-0.999565839121475560,	-0.999564364666957310,	-0.999562887713528080,	
+-0.999561408261191780,	-0.999559926309951830,	-0.999558441859812130,	-0.999556954910776230,	-0.999555465462848130,	-0.999553973516031150,	-0.999552479070329400,	-0.999550982125746330,	
+-0.999549482682285940,	-0.999547980739951770,	-0.999546476298747600,	-0.999544969358677320,	-0.999543459919744580,	-0.999541947981953170,	-0.999540433545306860,	-0.999538916609809540,	
+-0.999537397175464970,	-0.999535875242276830,	-0.999534350810248990,	-0.999532823879385360,	-0.999531294449689580,	-0.999529762521165650,	-0.999528228093817250,	-0.999526691167648250,	
+-0.999525151742662540,	-0.999523609818864010,	-0.999522065396256430,	-0.999520518474843690,	-0.999518969054629670,	-0.999517417135618150,	-0.999515862717813120,	-0.999514305801218470,	
+-0.999512746385838090,	-0.999511184471675750,	-0.999509620058735560,	-0.999508053147021180,	-0.999506483736536830,	-0.999504911827286180,	-0.999503337419273220,	-0.999501760512501950,	
+-0.999500181106976250,	-0.999498599202700120,	-0.999497014799677560,	-0.999495427897912350,	-0.999493838497408690,	-0.999492246598170380,	-0.999490652200201390,	-0.999489055303505850,	
+-0.999487455908087630,	-0.999485854013950850,	-0.999484249621099270,	-0.999482642729537240,	-0.999481033339268520,	-0.999479421450297220,	-0.999477807062627340,	-0.999476190176262990,	
+-0.999474570791208160,	-0.999472948907466960,	-0.999471324525043280,	-0.999469697643941330,	-0.999468068264165120,	-0.999466436385718750,	-0.999464802008606320,	-0.999463165132831950,	
+-0.999461525758399530,	-0.999459883885313370,	-0.999458239513577480,	-0.999456592643195970,	-0.999454943274173060,	-0.999453291406512730,	-0.999451637040219110,	-0.999449980175296520,	
+-0.999448320811748840,	-0.999446658949580510,	-0.999444994588795430,	-0.999443327729397920,	-0.999441658371392090,	-0.999439986514782050,	-0.999438312159572130,	-0.999436635305766430,	
+-0.999434955953369060,	-0.999433274102384360,	-0.999431589752816430,	-0.999429902904669600,	-0.999428213557947980,	-0.999426521712655780,	-0.999424827368797340,	-0.999423130526376770,	
+-0.999421431185398390,	-0.999419729345866430,	-0.999418025007785200,	-0.999416318171158840,	-0.999414608835991760,	-0.999412897002288080,	-0.999411182670052240,	-0.999409465839288360,	
+-0.999407746510000860,	-0.999406024682193970,	-0.999404300355872130,	-0.999402573531039450,	-0.999400844207700260,	-0.999399112385859100,	-0.999397378065520090,	-0.999395641246687560,	
+-0.999393901929366060,	-0.999392160113559800,	-0.999390415799273010,	-0.999388668986510350,	-0.999386919675275930,	-0.999385167865574190,	-0.999383413557409560,	-0.999381656750786380,	
+-0.999379897445709100,	-0.999378135642182030,	-0.999376371340209620,	-0.999374604539796320,	-0.999372835240946440,	-0.999371063443664550,	-0.999369289147954980,	-0.999367512353822150,	
+-0.999365733061270630,	-0.999363951270304750,	-0.999362166980928950,	-0.999360380193147770,	-0.999358590906965550,	-0.999356799122386950,	-0.999355004839416310,	-0.999353208058058160,	
+-0.999351408778316960,	-0.999349607000197260,	-0.999347802723703600,	-0.999345995948840440,	-0.999344186675612200,	-0.999342374904023560,	-0.999340560634078940,	-0.999338743865782920,	
+-0.999336924599140140,	-0.999335102834154940,	-0.999333278570831980,	-0.999331451809175930,	-0.999329622549191110,	-0.999327790790882410,	-0.999325956534254050,	-0.999324119779310900,	
+-0.999322280526057430,	-0.999320438774498280,	-0.999318594524638000,	-0.999316747776481270,	-0.999314898530032520,	-0.999313046785296750,	-0.999311192542278180,	-0.999309335800981800,	
+-0.999307476561411940,	-0.999305614823573500,	-0.999303750587470900,	-0.999301883853109030,	-0.999300014620492450,	-0.999298142889625710,	-0.999296268660513690,	-0.999294391933161050,	
+-0.999292512707572360,	-0.999290630983752480,	-0.999288746761705980,	-0.999286860041437520,	-0.999284970822951980,	-0.999283079106254020,	-0.999281184891348430,	-0.999279288178239740,	
+-0.999277388966932970,	-0.999275487257432650,	-0.999273583049743560,	-0.999271676343870600,	-0.999269767139818410,	-0.999267855437591780,	-0.999265941237195590,	-0.999264024538634500,	
+-0.999262105341913400,	-0.999260183647036950,	-0.999258259454010030,	-0.999256332762837540,	-0.999254403573524240,	-0.999252471886074910,	-0.999250537700494320,	-0.999248601016787470,	
+-0.999246661834959140,	-0.999244720155014090,	-0.999242775976957210,	-0.999240829300793500,	-0.999238880126527620,	-0.999236928454164560,	-0.999234974283709220,	-0.999233017615166360,	
+-0.999231058448540990,	-0.999229096783837980,	-0.999227132621062330,	-0.999225165960218710,	-0.999223196801312220,	-0.999221225144347750,	-0.999219250989330290,	-0.999217274336264620,	
+-0.999215295185155730,	-0.999213313536008730,	-0.999211329388828280,	-0.999209342743619610,	-0.999207353600387590,	-0.999205361959137120,	-0.999203367819873290,	-0.999201371182601110,	
+-0.999199372047325340,	-0.999197370414051210,	-0.999195366282783710,	-0.999193359653527740,	-0.999191350526288380,	-0.999189338901070760,	-0.999187324777879640,	-0.999185308156720240,	
+-0.999183289037597680,	-0.999181267420516720,	-0.999179243305482690,	-0.999177216692500590,	-0.999175187581575310,	-0.999173155972712170,	-0.999171121865916170,	-0.999169085261192300,	
+-0.999167046158545680,	-0.999165004557981520,	-0.999162960459504810,	-0.999160913863120780,	-0.999158864768834420,	-0.999156813176650840,	-0.999154759086575250,	-0.999152702498612880,	
+-0.999150643412768600,	-0.999148581829047750,	-0.999146517747455440,	-0.999144451167996880,	-0.999142382090677180,	-0.999140310515501560,	-0.999138236442475130,	-0.999136159871603090,	
+-0.999134080802890680,	-0.999131999236342990,	-0.999129915171965370,	-0.999127828609763010,	-0.999125739549741040,	-0.999123647991904670,	-0.999121553936259230,	-0.999119457382809940,	
+-0.999117358331561900,	-0.999115256782520560,	-0.999113152735691010,	-0.999111046191078600,	-0.999108937148688650,	-0.999106825608526260,	-0.999104711570596770,	-0.999102595034905620,	
+-0.999100476001457900,	-0.999098354470259080,	-0.999096230441314350,	-0.999094103914628940,	-0.999091974890208400,	-0.999089843368057840,	-0.999087709348182700,	-0.999085572830588300,	
+-0.999083433815279980,	-0.999081292302263060,	-0.999079148291542870,	-0.999077001783124860,	-0.999074852777014350,	-0.999072701273216680,	-0.999070547271737270,	-0.999068390772581470,	
+-0.999066231775754710,	-0.999064070281262430,	-0.999061906289109850,	-0.999059739799302630,	-0.999057570811845990,	-0.999055399326745470,	-0.999053225344006420,	-0.999051048863634270,	
+-0.999048869885634460,	-0.999046688410012650,	-0.999044504436773950,	-0.999042317965924130,	-0.999040128997468410,	-0.999037937531412350,	-0.999035743567761480,	-0.999033547106521370,	
+-0.999031348147697230,	-0.999029146691294830,	-0.999026942737319510,	-0.999024736285776820,	-0.999022527336672290,	-0.999020315890011500,	-0.999018101945799870,	-0.999015885504042970,	
+-0.999013666564746440,	-0.999011445127915620,	-0.999009221193556280,	-0.999006994761673870,	-0.999004765832273930,	-0.999002534405362130,	-0.999000300480944010,	-0.998998064059025140,	
+-0.998995825139611050,	-0.998993583722707410,	-0.998991339808319890,	-0.998989093396453920,	-0.998986844487115280,	-0.998984593080309510,	-0.998982339176042180,	-0.998980082774319160,	
+-0.998977823875145780,	-0.998975562478527920,	-0.998973298584471150,	-0.998971032192981110,	-0.998968763304063590,	-0.998966491917724020,	-0.998964218033968290,	-0.998961941652802050,	
+-0.998959662774230870,	-0.998957381398260620,	-0.998955097524896860,	-0.998952811154145360,	-0.998950522286011890,	-0.998948230920502000,	-0.998945937057621580,	-0.998943640697376400,	
+-0.998941341839772010,	-0.998939040484814410,	-0.998936736632509040,	-0.998934430282861880,	-0.998932121435878730,	-0.998929810091565230,	-0.998927496249927160,	-0.998925179910970410,	
+-0.998922861074700630,	-0.998920539741123830,	-0.998918215910245540,	-0.998915889582071780,	-0.998913560756608310,	-0.998911229433860900,	-0.998908895613835450,	-0.998906559296537710,	
+-0.998904220481973580,	-0.998901879170148940,	-0.998899535361069570,	-0.998897189054741340,	-0.998894840251170260,	-0.998892488950361980,	-0.998890135152322500,	-0.998887778857057710,	
+-0.998885420064573370,	-0.998883058774875600,	-0.998880694987970160,	-0.998878328703862950,	-0.998875959922559840,	-0.998873588644066950,	-0.998871214868390030,	-0.998868838595535210,	
+-0.998866459825508150,	-0.998864078558314940,	-0.998861694793961590,	-0.998859308532453970,	-0.998856919773798090,	-0.998854528517999940,	-0.998852134765065400,	-0.998849738515000580,	
+-0.998847339767811480,	-0.998844938523503870,	-0.998842534782084070,	-0.998840128543557750,	-0.998837719807931230,	-0.998835308575210410,	-0.998832894845401390,	-0.998830478618510040,	
+-0.998828059894542490,	-0.998825638673504710,	-0.998823214955402940,	-0.998820788740243160,	-0.998818360028031370,	-0.998815928818773680,	-0.998813495112476190,	-0.998811058909145010,	
+-0.998808620208786140,	-0.998806179011405670,	-0.998803735317009720,	-0.998801289125604510,	-0.998798840437196020,	-0.998796389251790480,	-0.998793935569394000,	-0.998791479390012670,	
+-0.998789020713652500,	-0.998786559540319920,	-0.998784095870020930,	-0.998781629702761740,	-0.998779161038548360,	-0.998776689877387210,	-0.998774216219284190,	-0.998771740064245740,	
+-0.998769261412277950,	-0.998766780263386830,	-0.998764296617578930,	-0.998761810474860230,	-0.998759321835237080,	-0.998756830698715570,	-0.998754337065302030,	-0.998751840935002470,	
+-0.998749342307823530,	-0.998746841183771110,	-0.998744337562851640,	-0.998741831445071340,	-0.998739322830436430,	-0.998736811718953230,	-0.998734298110627970,	-0.998731782005466970,	
+-0.998729263403476450,	-0.998726742304662850,	-0.998724218709032390,	-0.998721692616591380,	-0.998719164027346170,	-0.998716632941303080,	-0.998714099358468330,	-0.998711563278848360,	
+-0.998709024702449490,	-0.998706483629278050,	-0.998703940059340380,	-0.998701393992642910,	-0.998698845429191850,	-0.998696294368993760,	-0.998693740812054980,	-0.998691184758381810,	
+-0.998688626207980600,	-0.998686065160857890,	-0.998683501617020020,	-0.998680935576473420,	-0.998678367039224410,	-0.998675796005279450,	-0.998673222474645180,	-0.998670646447327730,	
+-0.998668067923333620,	-0.998665486902669430,	-0.998662903385341580,	-0.998660317371356410,	-0.998657728860720350,	-0.998655137853440070,	-0.998652544349521890,	-0.998649948348972360,	
+-0.998647349851798040,	-0.998644748858005250,	-0.998642145367600650,	-0.998639539380590690,	-0.998636930896981800,	-0.998634319916780640,	-0.998631706439993660,	-0.998629090466627510,	
+-0.998626471996688530,	-0.998623851030183360,	-0.998621227567118690,	-0.998618601607500820,	-0.998615973151336540,	-0.998613342198632290,	-0.998610708749394620,	-0.998608072803630180,	
+-0.998605434361345630,	-0.998602793422547430,	-0.998600149987242340,	-0.998597504055436790,	-0.998594855627137570,	-0.998592204702351110,	-0.998589551281084180,	-0.998586895363343440,	
+-0.998584236949135340,	-0.998581576038466760,	-0.998578912631344240,	-0.998576246727774340,	-0.998573578327763830,	-0.998570907431319490,	-0.998568234038447740,	-0.998565558149155490,	
+-0.998562879763449370,	-0.998560198881335960,	-0.998557515502822120,	-0.998554829627914420,	-0.998552141256619730,	-0.998549450388944710,	-0.998546757024896040,	-0.998544061164480360,	
+-0.998541362807704670,	-0.998538661954575520,	-0.998535958605099690,	-0.998533252759284060,	-0.998530544417135180,	-0.998527833578660040,	-0.998525120243865190,	-0.998522404412757640,	
+-0.998519686085344140,	-0.998516965261631250,	-0.998514241941626080,	-0.998511516125335290,	-0.998508787812765640,	-0.998506057003924030,	-0.998503323698817340,	-0.998500587897452330,	
+-0.998497849599835900,	-0.998495108805974700,	-0.998492365515875830,	-0.998489619729546090,	-0.998486871446992220,	-0.998484120668221120,	-0.998481367393239780,	-0.998478611622055090,	
+-0.998475853354673810,	-0.998473092591102840,	-0.998470329331349270,	-0.998467563575419770,	-0.998464795323321440,	-0.998462024575061060,	-0.998459251330645610,	-0.998456475590082100,	
+-0.998453697353377410,	-0.998450916620538420,	-0.998448133391572120,	-0.998445347666485520,	-0.998442559445285480,	-0.998439768727979130,	-0.998436975514573330,	-0.998434179805075210,	
+-0.998431381599491520,	-0.998428580897829270,	-0.998425777700095770,	-0.998422972006297700,	-0.998420163816442270,	-0.998417353130536370,	-0.998414539948587200,	-0.998411724270601540,	
+-0.998408906096586720,	-0.998406085426549520,	-0.998403262260497140,	-0.998400436598436580,	-0.998397608440374950,	-0.998394777786319240,	-0.998391944636276670,	-0.998389108990254240,	
+-0.998386270848258930,	-0.998383430210298070,	-0.998380587076378560,	-0.998377741446507700,	-0.998374893320692400,	-0.998372042698939870,	-0.998369189581257200,	-0.998366333967651620,	
+-0.998363475858130120,	-0.998360615252699920,	-0.998357752151368350,	-0.998354886554142280,	-0.998352018461028940,	-0.998349147872035660,	-0.998346274787169530,	-0.998343399206437550,	
+-0.998340521129847280,	-0.998337640557405590,	-0.998334757489119820,	-0.998331871924997170,	-0.998328983865044760,	-0.998326093309270020,	-0.998323200257679950,	-0.998320304710281990,	
+-0.998317406667083130,	-0.998314506128090810,	-0.998311603093312240,	-0.998308697562754640,	-0.998305789536425350,	-0.998302879014331570,	-0.998299965996480520,	-0.998297050482879530,	
+-0.998294132473536040,	-0.998291211968457160,	-0.998288288967650320,	-0.998285363471122620,	-0.998282435478881620,	-0.998279504990934540,	-0.998276572007288700,	-0.998273636527951310,	
+-0.998270698552929940,	-0.998267758082231780,	-0.998264815115864290,	-0.998261869653834680,	-0.998258921696150380,	-0.998255971242818840,	-0.998253018293847380,	-0.998250062849243340,	
+-0.998247104909014140,	-0.998244144473167230,	-0.998241181541709930,	-0.998238216114649690,	-0.998235248191993830,	-0.998232277773749900,	-0.998229304859925340,	-0.998226329450527360,	
+-0.998223351545563740,	-0.998220371145041700,	-0.998217388248968660,	-0.998214402857352190,	-0.998211414970199720,	-0.998208424587518680,	-0.998205431709316530,	-0.998202436335600910,	
+-0.998199438466379150,	-0.998196438101658810,	-0.998193435241447440,	-0.998190429885752350,	-0.998187422034581330,	-0.998184411687941700,	-0.998181398845840890,	-0.998178383508286800,	
+-0.998175365675286640,	-0.998172345346848070,	-0.998169322522978630,	-0.998166297203685990,	-0.998163269388977480,	-0.998160239078860760,	-0.998157206273343590,	-0.998154170972433310,	
+-0.998151133176137680,	-0.998148092884464160,	-0.998145050097420490,	-0.998142004815014030,	-0.998138957037252750,	-0.998135906764143990,	-0.998132853995695400,	-0.998129798731914760,	
+-0.998126740972809510,	-0.998123680718387530,	-0.998120617968656370,	-0.998117552723623570,	-0.998114484983296910,	-0.998111414747684060,	-0.998108342016792660,	-0.998105266790630390,	
+-0.998102189069205000,	-0.998099108852524180,	-0.998096026140595450,	-0.998092940933426710,	-0.998089853231025730,	-0.998086763033399940,	-0.998083670340557340,	-0.998080575152505590,	
+-0.998077477469252350,	-0.998074377290805390,	-0.998071274617172600,	-0.998068169448361520,	-0.998065061784380040,	-0.998061951625235920,	-0.998058838970936950,	-0.998055723821490770,	
+-0.998052606176905390,	-0.998049486037188460,	-0.998046363402347870,	-0.998043238272391280,	-0.998040110647326560,	-0.998036980527161720,	-0.998033847911904300,	-0.998030712801562410,	
+-0.998027575196143600,	-0.998024435095655860,	-0.998021292500107070,	-0.998018147409505010,	-0.998014999823857660,	-0.998011849743172810,	-0.998008697167458210,	-0.998005542096721990,	
+-0.998002384530971900,	-0.997999224470215830,	-0.997996061914461660,	-0.997992896863717390,	-0.997989729317990790,	-0.997986559277289960,	-0.997983386741622790,	-0.997980211710997040,	
+-0.997977034185420830,	-0.997973854164901920,	-0.997970671649448420,	-0.997967486639068310,	-0.997964299133769490,	-0.997961109133559840,	-0.997957916638447460,	-0.997954721648440350,	
+-0.997951524163546380,	-0.997948324183773550,	-0.997945121709129970,	-0.997941916739623510,	-0.997938709275262400,	-0.997935499316054410,	-0.997932286862007740,	-0.997929071913130290,	
+-0.997925854469430160,	-0.997922634530915450,	-0.997919412097594050,	-0.997916187169474280,	-0.997912959746563910,	-0.997909729828871160,	-0.997906497416404140,	-0.997903262509170830,	
+-0.997900025107179460,	-0.997896785210437900,	-0.997893542818954370,	-0.997890297932737090,	-0.997887050551794050,	-0.997883800676133360,	-0.997880548305763120,	-0.997877293440691650,	
+-0.997874036080926730,	-0.997870776226476910,	-0.997867513877350070,	-0.997864249033554420,	-0.997860981695098180,	-0.997857711861989460,	-0.997854439534236580,	-0.997851164711847430,	
+-0.997847887394830550,	-0.997844607583193710,	-0.997841325276945580,	-0.997838040476094030,	-0.997834753180647400,	-0.997831463390613900,	-0.997828171106001750,	-0.997824876326819040,	
+-0.997821579053074340,	-0.997818279284775620,	-0.997814977021931120,	-0.997811672264549250,	-0.997808365012638250,	-0.997805055266206330,	-0.997801743025261700,	-0.997798428289812690,	
+-0.997795111059867620,	-0.997791791335434830,	-0.997788469116522530,	-0.997785144403139150,	-0.997781817195292800,	-0.997778487492991920,	-0.997775155296244830,	-0.997771820605059870,	
+-0.997768483419445350,	-0.997765143739409610,	-0.997761801564961080,	-0.997758456896107980,	-0.997755109732858750,	-0.997751760075221710,	-0.997748407923205290,	-0.997745053276817950,	
+-0.997741696136067780,	-0.997738336500963550,	-0.997734974371513370,	-0.997731609747725790,	-0.997728242629609240,	-0.997724873017171940,	-0.997721500910422550,	-0.997718126309369510,	
+-0.997714749214021030,	-0.997711369624385670,	-0.997707987540471960,	-0.997704602962288250,	-0.997701215889843060,	-0.997697826323144850,	-0.997694434262201950,	-0.997691039707023000,	
+-0.997687642657616560,	-0.997684243113990950,	-0.997680841076154730,	-0.997677436544116340,	-0.997674029517884420,	-0.997670619997467420,	-0.997667207982873890,	-0.997663793474112380,	
+-0.997660376471191320,	-0.997656956974119270,	-0.997653534982904990,	-0.997650110497556700,	-0.997646683518083280,	-0.997643254044493060,	-0.997639822076794690,	-0.997636387614996840,	
+-0.997632950659107950,	-0.997629511209136790,	-0.997626069265091790,	-0.997622624826981610,	-0.997619177894814800,	-0.997615728468600140,	-0.997612276548346060,	-0.997608822134061430,	
+-0.997605365225754710,	-0.997601905823434550,	-0.997598443927109610,	-0.997594979536788550,	-0.997591512652480030,	-0.997588043274192700,	-0.997584571401935350,	-0.997581097035716620,	
+-0.997577620175545080,	-0.997574140821429480,	-0.997570658973378490,	-0.997567174631400880,	-0.997563687795505310,	-0.997560198465700650,	-0.997556706641995360,	-0.997553212324398420,	
+-0.997549715512918380,	-0.997546216207564010,	-0.997542714408344190,	-0.997539210115267470,	-0.997535703328342850,	-0.997532194047578870,	-0.997528682272984410,	-0.997525168004568360,	
+-0.997521651242339270,	-0.997518131986306120,	-0.997514610236477580,	-0.997511085992862530,	-0.997507559255469740,	-0.997504030024308210,	-0.997500498299386470,	-0.997496964080713530,	
+-0.997493427368298160,	-0.997489888162149230,	-0.997486346462275520,	-0.997482802268686020,	-0.997479255581389500,	-0.997475706400394850,	-0.997472154725710820,	-0.997468600557346540,	
+-0.997465043895310770,	-0.997461484739612380,	-0.997457923090260160,	-0.997454358947263200,	-0.997450792310630390,	-0.997447223180370490,	-0.997443651556492620,	-0.997440077439005650,	
+-0.997436500827918460,	-0.997432921723240050,	-0.997429340124979300,	-0.997425756033145090,	-0.997422169447746640,	-0.997418580368792720,	-0.997414988796292310,	-0.997411394730254530,	
+-0.997407798170688140,	-0.997404199117602250,	-0.997400597571005960,	-0.997396993530908160,	-0.997393386997317940,	-0.997389777970244080,	-0.997386166449695910,	-0.997382552435682300,	
+-0.997378935928212360,	-0.997375316927294970,	-0.997371695432939240,	-0.997368071445154380,	-0.997364444963949380,	-0.997360815989333240,	-0.997357184521315050,	-0.997353550559903820,	
+-0.997349914105108760,	-0.997346275156938970,	-0.997342633715403440,	-0.997338989780511390,	-0.997335343352271810,	-0.997331694430693920,	-0.997328043015786700,	-0.997324389107559490,	
+-0.997320732706021170,	-0.997317073811181180,	-0.997313412423048270,	-0.997309748541632010,	-0.997306082166941390,	-0.997302413298985500,	-0.997298741937773680,	-0.997295068083314810,	
+-0.997291391735618430,	-0.997287712894693530,	-0.997284031560549340,	-0.997280347733195070,	-0.997276661412639930,	-0.997272972598893250,	-0.997269281291964020,	-0.997265587491861560,	
+-0.997261891198595210,	-0.997258192412174060,	-0.997254491132607450,	-0.997250787359904690,	-0.997247081094074890,	-0.997243372335127390,	-0.997239661083071490,	-0.997235947337916320,	
+-0.997232231099671410,	-0.997228512368345870,	-0.997224791143949130,	-0.997221067426490300,	-0.997217341215978940,	-0.997213612512424130,	-0.997209881315835320,	-0.997206147626221840,	
+-0.997202411443592780,	-0.997198672767957930,	-0.997194931599326260,	-0.997191187937707340,	-0.997187441783110470,	-0.997183693135545000,	-0.997179941995020140,	-0.997176188361545650,	
+-0.997172432235130520,	-0.997168673615784430,	-0.997164912503516580,	-0.997161148898336510,	-0.997157382800253460,	-0.997153614209277060,	-0.997149843125416660,	-0.997146069548681460,	
+-0.997142293479081230,	-0.997138514916625200,	-0.997134733861323010,	-0.997130950313183880,	-0.997127164272217370,	-0.997123375738432900,	-0.997119584711840150,	-0.997115791192448310,	
+-0.997111995180267050,	-0.997108196675305810,	-0.997104395677574030,	-0.997100592187081360,	-0.997096786203837130,	-0.997092977727850990,	-0.997089166759132390,	-0.997085353297690770,	
+-0.997081537343535770,	-0.997077718896677070,	-0.997073897957123980,	-0.997070074524886160,	-0.997066248599973170,	-0.997062420182394550,	-0.997058589272159850,	-0.997054755869278720,	
+-0.997050919973760720,	-0.997047081585615390,	-0.997043240704852400,	-0.997039397331481280,	-0.997035551465511590,	-0.997031703106953100,	-0.997027852255815360,	-0.997023998912107910,	
+-0.997020143075840530,	-0.997016284747022860,	-0.997012423925664360,	-0.997008560611774900,	-0.997004694805363910,	-0.997000826506441280,	-0.996996955715016560,	-0.996993082431099410,	
+-0.996989206654699590,	-0.996985328385826760,	-0.996981447624490700,	-0.996977564370700950,	-0.996973678624467290,	-0.996969790385799250,	-0.996965899654706940,	-0.996962006431199920,	
+-0.996958110715287730,	-0.996954212506980350,	-0.996950311806287460,	-0.996946408613218700,	-0.996942502927783970,	-0.996938594749993020,	-0.996934684079855530,	-0.996930770917381360,	
+-0.996926855262580290,	-0.996922937115462090,	-0.996919016476036530,	-0.996915093344313390,	-0.996911167720302530,	-0.996907239604013730,	-0.996903308995456870,	-0.996899375894641730,	
+-0.996895440301578170,	-0.996891502216275980,	-0.996887561638744920,	-0.996883618568995100,	-0.996879673007036280,	-0.996875724952878130,	-0.996871774406530850,	-0.996867821368004000,	
+-0.996863865837307680,	-0.996859907814451660,	-0.996855947299445820,	-0.996851984292300150,	-0.996848018793024430,	-0.996844050801628740,	-0.996840080318122990,	-0.996836107342517040,	
+-0.996832131874820780,	-0.996828153915044090,	-0.996824173463197070,	-0.996820190519289720,	-0.996816205083331800,	-0.996812217155333410,	-0.996808226735304450,	-0.996804233823255000,	
+-0.996800238419194850,	-0.996796240523134200,	-0.996792240135082940,	-0.996788237255050950,	-0.996784231883048430,	-0.996780224019085390,	-0.996776213663171820,	-0.996772200815317590,	
+-0.996768185475532920,	-0.996764167643827800,	-0.996760147320212230,	-0.996756124504696310,	-0.996752099197290130,	-0.996748071398003700,	-0.996744041106847000,	-0.996740008323830250,	
+-0.996735973048963550,	-0.996731935282256790,	-0.996727895023720280,	-0.996723852273363910,	-0.996719807031198110,	-0.996715759297232660,	-0.996711709071477880,	-0.996707656353943760,	
+-0.996703601144640410,	-0.996699543443578250,	-0.996695483250767180,	-0.996691420566217290,	-0.996687355389939020,	-0.996683287721942260,	-0.996679217562237320,	-0.996675144910834310,	
+-0.996671069767743440,	-0.996666992132974830,	-0.996662912006538890,	-0.996658829388445520,	-0.996654744278705150,	-0.996650656677328000,	-0.996646566584324160,	-0.996642473999703740,	
+-0.996638378923477290,	-0.996634281355654910,	-0.996630181296246810,	-0.996626078745263210,	-0.996621973702714440,	-0.996617866168610700,	-0.996613756142962330,	-0.996609643625779640,	
+-0.996605528617072740,	-0.996601411116851970,	-0.996597291125127850,	-0.996593168641910390,	-0.996589043667210020,	-0.996584916201037060,	-0.996580786243401740,	-0.996576653794314480,	
+-0.996572518853785620,	-0.996568381421825470,	-0.996564241498444360,	-0.996560099083652620,	-0.996555954177460680,	-0.996551806779878870,	-0.996547656890917510,	-0.996543504510587040,	
+-0.996539349638897680,	-0.996535192275860070,	-0.996531032421484440,	-0.996526870075781220,	-0.996522705238760850,	-0.996518537910433650,	-0.996514368090810180,	-0.996510195779900850,	
+-0.996506020977715900,	-0.996501843684265980,	-0.996497663899561400,	-0.996493481623612730,	-0.996489296856430400,	-0.996485109598024720,	-0.996480919848406250,	-0.996476727607585430,	
+-0.996472532875572910,	-0.996468335652379020,	-0.996464135938014310,	-0.996459933732489310,	-0.996455729035814470,	-0.996451521848000120,	-0.996447312169057130,	-0.996443099998995830,	
+-0.996438885337826760,	-0.996434668185560590,	-0.996430448542207640,	-0.996426226407778560,	-0.996422001782284020,	-0.996417774665734330,	-0.996413545058140280,	-0.996409312959512410,	
+-0.996405078369861140,	-0.996400841289197260,	-0.996396601717531310,	-0.996392359654873830,	-0.996388115101235370,	-0.996383868056626600,	-0.996379618521058270,	-0.996375366494540950,	
+-0.996371111977085060,	-0.996366854968701480,	-0.996362595469400760,	-0.996358333479193560,	-0.996354068998090540,	-0.996349802026102350,	-0.996345532563239540,	-0.996341260609512890,	
+-0.996336986164933270,	-0.996332709229511120,	-0.996328429803257090,	-0.996324147886182070,	-0.996319863478296600,	-0.996315576579611560,	-0.996311287190137620,	-0.996306995309885420,	
+-0.996302700938865750,	-0.996298404077089250,	-0.996294104724566810,	-0.996289802881309080,	-0.996285498547326840,	-0.996281191722630850,	-0.996276882407231890,	-0.996272570601140720,	
+-0.996268256304368220,	-0.996263939516924930,	-0.996259620238821860,	-0.996255298470069660,	-0.996250974210679320,	-0.996246647460661490,	-0.996242318220027180,	-0.996237986488786920,	
+-0.996233652266951710,	-0.996229315554532420,	-0.996224976351539840,	-0.996220634657984830,	-0.996216290473878160,	-0.996211943799230730,	-0.996207594634053620,	-0.996203242978357380,	
+-0.996198888832153130,	-0.996194532195451510,	-0.996190173068263630,	-0.996185811450600370,	-0.996181447342472600,	-0.996177080743891110,	-0.996172711654866980,	-0.996168340075411110,	
+-0.996163966005534360,	-0.996159589445247630,	-0.996155210394562010,	-0.996150828853488270,	-0.996146444822037510,	-0.996142058300220620,	-0.996137669288048700,	-0.996133277785532510,	
+-0.996128883792683160,	-0.996124487309511530,	-0.996120088336028720,	-0.996115686872245720,	-0.996111282918173410,	-0.996106876473823010,	-0.996102467539205390,	-0.996098056114331550,	
+-0.996093642199212700,	-0.996089225793859610,	-0.996084806898283490,	-0.996080385512495340,	-0.996075961636506250,	-0.996071535270327210,	-0.996067106413969450,	-0.996062675067443840,	
+-0.996058241230761480,	-0.996053804903933580,	-0.996049366086971260,	-0.996044924779885380,	-0.996040480982687270,	-0.996036034695388040,	-0.996031585917998560,	-0.996027134650530170,	
+-0.996022680892994060,	-0.996018224645401130,	-0.996013765907762580,	-0.996009304680089640,	-0.996004840962393500,	-0.996000374754685280,	-0.995995906056976080,	-0.995991434869277100,	
+-0.995986961191599570,	-0.995982485023954590,	-0.995978006366353470,	-0.995973525218807330,	-0.995969041581327370,	-0.995964555453924700,	-0.995960066836610760,	-0.995955575729396640,	
+-0.995951082132293550,	-0.995946586045312720,	-0.995942087468465460,	-0.995937586401763000,	-0.995933082845216640,	-0.995928576798837510,	-0.995924068262636910,	-0.995919557236626060,	
+-0.995915043720816410,	-0.995910527715219150,	-0.995906009219845620,	-0.995901488234707030,	-0.995896964759814710,	-0.995892438795179970,	-0.995887910340814140,	-0.995883379396728550,	
+-0.995878845962934520,	-0.995874310039443380,	-0.995869771626266440,	-0.995865230723415040,	-0.995860687330900610,	-0.995856141448734470,	-0.995851593076927940,	-0.995847042215492360,	
+-0.995842488864439270,	-0.995837933023779990,	-0.995833374693525840,	-0.995828813873688270,	-0.995824250564278700,	-0.995819684765308470,	-0.995815116476789000,	-0.995810545698731620,	
+-0.995805972431148100,	-0.995801396674049540,	-0.995796818427447490,	-0.995792237691353390,	-0.995787654465778770,	-0.995783068750734860,	-0.995778480546233410,	-0.995773889852285770,	
+-0.995769296668903350,	-0.995764700996097710,	-0.995760102833880280,	-0.995755502182262610,	-0.995750899041256240,	-0.995746293410872620,	-0.995741685291123170,	-0.995737074682019550,	
+-0.995732461583573200,	-0.995727845995795780,	-0.995723227918698830,	-0.995718607352293670,	-0.995713984296591970,	-0.995709358751605380,	-0.995704730717345330,	-0.995700100193823490,	
+-0.995695467181051510,	-0.995690831679040710,	-0.995686193687802870,	-0.995681553207349630,	-0.995676910237692450,	-0.995672264778842960,	-0.995667616830812730,	-0.995662966393613620,	
+-0.995658313467257080,	-0.995653658051754650,	-0.995649000147118210,	-0.995644339753359200,	-0.995639676870489270,	-0.995635011498520180,	-0.995630343637463610,	-0.995625673287331200,	
+-0.995621000448134620,	-0.995616325119885510,	-0.995611647302595550,	-0.995606966996276490,	-0.995602284200939990,	-0.995597598916597830,	-0.995592911143261650,	-0.995588220880943230,	
+-0.995583528129654230,	-0.995578832889406410,	-0.995574135160211430,	-0.995569434942081170,	-0.995564732235027280,	-0.995560027039061660,	-0.995555319354195940,	-0.995550609180441910,	
+-0.995545896517811450,	-0.995541181366316090,	-0.995536463725967940,	-0.995531743596778540,	-0.995527020978759670,	-0.995522295871923310,	-0.995517568276281350,	-0.995512838191845330,	
+-0.995508105618627350,	-0.995503370556638960,	-0.995498633005892140,	-0.995493892966398790,	-0.995489150438170770,	-0.995484405421219850,	-0.995479657915557930,	-0.995474907921196750,	
+-0.995470155438148430,	-0.995465400466424730,	-0.995460643006037430,	-0.995455883056998610,	-0.995451120619319950,	-0.995446355693013540,	-0.995441588278091260,	-0.995436818374565100,	
+-0.995432045982446830,	-0.995427271101748330,	-0.995422493732481820,	-0.995417713874658940,	-0.995412931528291910,	-0.995408146693392500,	-0.995403359369972710,	-0.995398569558044510,	
+-0.995393777257619910,	-0.995388982468710880,	-0.995384185191329430,	-0.995379385425487430,	-0.995374583171196980,	-0.995369778428470080,	-0.995364971197318820,	-0.995360161477754970,	
+-0.995355349269790860,	-0.995350534573438250,	-0.995345717388709360,	-0.995340897715616290,	-0.995336075554170810,	-0.995331250904385230,	-0.995326423766271560,	-0.995321594139841780,	
+-0.995316762025107990,	-0.995311927422082410,	-0.995307090330776800,	-0.995302250751203600,	-0.995297408683374800,	-0.995292564127302380,	-0.995287717082998680,	-0.995282867550475570,	
+-0.995278015529745260,	-0.995273161020819970,	-0.995268304023711800,	-0.995263444538432960,	-0.995258582564995440,	-0.995253718103411460,	-0.995248851153693100,	-0.995243981715852710,	
+-0.995239109789902380,	-0.995234235375854090,	-0.995229358473720400,	-0.995224479083513300,	-0.995219597205245000,	-0.995214712838927600,	-0.995209825984573530,	-0.995204936642194780,	
+-0.995200044811803800,	-0.995195150493412670,	-0.995190253687033730,	-0.995185354392679080,	-0.995180452610361140,	-0.995175548340091920,	-0.995170641581883950,	-0.995165732335749340,	
+-0.995160820601700410,	-0.995155906379749270,	-0.995150989669908560,	-0.995146070472190280,	-0.995141148786606980,	-0.995136224613170640,	-0.995131297951893700,	-0.995126368802788600,	
+-0.995121437165867650,	-0.995116503041143070,	-0.995111566428627190,	-0.995106627328332440,	-0.995101685740271020,	-0.995096741664455500,	-0.995091795100898070,	-0.995086846049611170,	
+-0.995081894510607130,	-0.995076940483898390,	-0.995071983969497250,	-0.995067024967416280,	-0.995062063477667680,	-0.995057099500263890,	-0.995052133035217220,	-0.995047164082540350,	
+-0.995042192642245580,	-0.995037218714345360,	-0.995032242298852120,	-0.995027263395778180,	-0.995022282005136200,	-0.995017298126938400,	-0.995012311761197420,	-0.995007322907925480,	
+-0.995002331567135470,	-0.994997337738839470,	-0.994992341423050260,	-0.994987342619780170,	-0.994982341329041730,	-0.994977337550847270,	-0.994972331285209570,	-0.994967322532141150,	
+-0.994962311291654360,	-0.994957297563761720,	-0.994952281348475910,	-0.994947262645809350,	-0.994942241455774700,	-0.994937217778384400,	-0.994932191613650980,	-0.994927162961587230,	
+-0.994922131822205460,	-0.994917098195518430,	-0.994912062081538710,	-0.994907023480278710,	-0.994901982391751090,	-0.994896938815968750,	-0.994891892752943870,	-0.994886844202689360,	
+-0.994881793165217740,	-0.994876739640541570,	-0.994871683628673620,	-0.994866625129626430,	-0.994861564143412650,	-0.994856500670045050,	-0.994851434709536080,	-0.994846366261898600,	
+-0.994841295327145160,	-0.994836221905288530,	-0.994831145996341370,	-0.994826067600316110,	-0.994820986717225960,	-0.994815903347083250,	-0.994810817489900740,	-0.994805729145691320,	
+-0.994800638314467410,	-0.994795544996242010,	-0.994790449191027770,	-0.994785350898837350,	-0.994780250119683630,	-0.994775146853579150,	-0.994770041100536790,	-0.994764932860569440,	
+-0.994759822133689740,	-0.994754708919910470,	-0.994749593219244500,	-0.994744475031704380,	-0.994739354357303210,	-0.994734231196053640,	-0.994729105547968450,	-0.994723977413060510,	
+-0.994718846791342590,	-0.994713713682827680,	-0.994708578087528440,	-0.994703440005457630,	-0.994698299436628240,	-0.994693156381053270,	-0.994688010838745250,	-0.994682862809717290,	
+-0.994677712293982160,	-0.994672559291552740,	-0.994667403802441790,	-0.994662245826662520,	-0.994657085364227590,	-0.994651922415149990,	-0.994646756979442490,	-0.994641589057118190,	
+-0.994636418648189860,	-0.994631245752670480,	-0.994626070370572930,	-0.994620892501910210,	-0.994615712146695310,	-0.994610529304941200,	-0.994605343976660670,	-0.994600156161866920,	
+-0.994594965860572610,	-0.994589773072790840,	-0.994584577798534820,	-0.994579380037817320,	-0.994574179790651320,	-0.994568977057049940,	-0.994563771837026040,	-0.994558564130592740,	
+-0.994553353937763010,	-0.994548141258549960,	-0.994542926092966460,	-0.994537708441025630,	-0.994532488302740660,	-0.994527265678124330,	-0.994522040567189960,	-0.994516812969950430,	
+-0.994511582886418830,	-0.994506350316608280,	-0.994501115260531980,	-0.994495877718202800,	-0.994490637689633970,	-0.994485395174838470,	-0.994480150173829510,	-0.994474902686620200,	
+-0.994469652713223630,	-0.994464400253652900,	-0.994459145307921120,	-0.994453887876041610,	-0.994448627958027350,	-0.994443365553891460,	-0.994438100663647240,	-0.994432833287307690,	
+-0.994427563424886030,	-0.994422291076395460,	-0.994417016241849310,	-0.994411738921260450,	-0.994406459114642320,	-0.994401176822008130,	-0.994395892043370870,	-0.994390604778743970,	
+-0.994385315028140540,	-0.994380022791573670,	-0.994374728069056910,	-0.994369430860603250,	-0.994364131166226020,	-0.994358828985938530,	-0.994353524319753990,	-0.994348217167685510,	
+-0.994342907529746520,	-0.994337595405950350,	-0.994332280796310090,	-0.994326963700839170,	-0.994321644119550930,	-0.994316322052458460,	-0.994310997499575300,	-0.994305670460914560,	
+-0.994300340936489560,	-0.994295008926313840,	-0.994289674430400510,	-0.994284337448763100,	-0.994278997981414840,	-0.994273656028369040,	-0.994268311589639020,	-0.994262964665238340,	
+-0.994257615255180190,	-0.994252263359478030,	-0.994246908978145160,	-0.994241552111195140,	-0.994236192758641170,	-0.994230830920496690,	-0.994225466596775130,	-0.994220099787490040,	
+-0.994214730492654410,	-0.994209358712282220,	-0.994203984446386580,	-0.994198607694980920,	-0.994193228458078780,	-0.994187846735693490,	-0.994182462527838600,	-0.994177075834527630,	
+-0.994171686655773930,	-0.994166294991591150,	-0.994160900841992490,	-0.994155504206991610,	-0.994150105086601950,	-0.994144703480837060,	-0.994139299389710460,	-0.994133892813235390,	
+-0.994128483751425820,	-0.994123072204294970,	-0.994117658171856380,	-0.994112241654123710,	-0.994106822651110500,	-0.994101401162830080,	-0.994095977189296210,	-0.994090550730522440,	
+-0.994085121786522310,	-0.994079690357309360,	-0.994074256442897150,	-0.994068820043299330,	-0.994063381158529440,	-0.994057939788601130,	-0.994052495933527850,	-0.994047049593323460,	
+-0.994041600768001410,	-0.994036149457575350,	-0.994030695662058930,	-0.994025239381465810,	-0.994019780615809530,	-0.994014319365103760,	-0.994008855629362250,	-0.994003389408598670,	
+-0.993997920702826550,	-0.993992449512059670,	-0.993986975836311680,	-0.993981499675596130,	-0.993976021029926990,	-0.993970539899317610,	-0.993965056283781960,	-0.993959570183333700,	
+-0.993954081597986480,	-0.993948590527754080,	-0.993943096972650260,	-0.993937600932688570,	-0.993932102407882990,	-0.993926601398247070,	-0.993921097903794680,	-0.993915591924539600,	
+-0.993910083460495470,	-0.993904572511676190,	-0.993899059078095500,	-0.993893543159767080,	-0.993888024756704900,	-0.993882503868922520,	-0.993876980496433910,	-0.993871454639252970,	
+-0.993865926297393340,	-0.993860395470868910,	-0.993854862159693320,	-0.993849326363880680,	-0.993843788083444760,	-0.993838247318399430,	-0.993832704068758450,	-0.993827158334535610,	
+-0.993821610115744990,	-0.993816059412400370,	-0.993810506224515500,	-0.993804950552104380,	-0.993799392395180780,	-0.993793831753758910,	-0.993788268627852300,	-0.993782703017475180,	
+-0.993777134922641190,	-0.993771564343364440,	-0.993765991279658590,	-0.993760415731537950,	-0.993754837699016180,	-0.993749257182107380,	-0.993743674180825430,	-0.993738088695184320,	
+-0.993732500725197920,	-0.993726910270880340,	-0.993721317332245450,	-0.993715721909307130,	-0.993710124002079700,	-0.993704523610576820,	-0.993698920734812810,	-0.993693315374801320,	
+-0.993687707530556690,	-0.993682097202092550,	-0.993676484389423350,	-0.993670869092562970,	-0.993665251311525390,	-0.993659631046324710,	-0.993654008296974920,	-0.993648383063490130,	
+-0.993642755345884310,	-0.993637125144171680,	-0.993631492458366130,	-0.993625857288481850,	-0.993620219634533060,	-0.993614579496533650,	-0.993608936874497810,	-0.993603291768439640,	
+-0.993597644178373150,	-0.993591994104312650,	-0.993586341546272120,	-0.993580686504265790,	-0.993575028978307630,	-0.993569368968411970,	-0.993563706474592910,	-0.993558041496864660,	
+-0.993552374035241210,	-0.993546704089736780,	-0.993541031660365560,	-0.993535356747141880,	-0.993529679350079740,	-0.993523999469193450,	-0.993518317104497120,	-0.993512632256004950,	
+-0.993506944923731260,	-0.993501255107690270,	-0.993495562807896080,	-0.993489868024363010,	-0.993484170757105270,	-0.993478471006137180,	-0.993472768771472730,	-0.993467064053126460,	
+-0.993461356851112590,	-0.993455647165445210,	-0.993449934996138760,	-0.993444220343207450,	-0.993438503206665600,	-0.993432783586527530,	-0.993427061482807350,	-0.993421336895519700,	
+-0.993415609824678690,	-0.993409880270298640,	-0.993404148232393870,	-0.993398413710978700,	-0.993392676706067570,	-0.993386937217674680,	-0.993381195245814470,	-0.993375450790501270,	
+-0.993369703851749390,	-0.993363954429573370,	-0.993358202523987430,	-0.993352448135005890,	-0.993346691262643300,	-0.993340931906914080,	-0.993335170067832340,	-0.993329405745412730,	
+-0.993323638939669680,	-0.993317869650617520,	-0.993312097878270570,	-0.993306323622643480,	-0.993300546883750690,	-0.993294767661606400,	-0.993288985956225170,	-0.993283201767621420,	
+-0.993277415095809800,	-0.993271625940804540,	-0.993265834302620390,	-0.993260040181271450,	-0.993254243576772500,	-0.993248444489137850,	-0.993242642918382270,	-0.993236838864519970,	
+-0.993231032327565600,	-0.993225223307533710,	-0.993219411804438620,	-0.993213597818295100,	-0.993207781349117580,	-0.993201962396920600,	-0.993196140961718600,	-0.993190317043526450,	
+-0.993184490642358360,	-0.993178661758229110,	-0.993172830391153230,	-0.993166996541145260,	-0.993161160208219650,	-0.993155321392391270,	-0.993149480093674650,	-0.993143636312084240,	
+-0.993137790047634810,	-0.993131941300340880,	-0.993126090070217020,	-0.993120236357278090,	-0.993114380161538410,	-0.993108521483012870,	-0.993102660321715900,	-0.993096796677662370,	
+-0.993090930550866950,	-0.993085061941344050,	-0.993079190849108560,	-0.993073317274175030,	-0.993067441216558320,	-0.993061562676272880,	-0.993055681653333690,	-0.993049798147755180,	
+-0.993043912159552230,	-0.993038023688739500,	-0.993032132735331640,	-0.993026239299343530,	-0.993020343380789820,	-0.993014444979685160,	-0.993008544096044440,	-0.993002640729882420,	
+-0.992996734881213760,	-0.992990826550053220,	-0.992984915736415670,	-0.992979002440315780,	-0.992973086661768420,	-0.992967168400788360,	-0.992961247657390360,	-0.992955324431589180,	
+-0.992949398723399820,	-0.992943470532836820,	-0.992937539859915290,	-0.992931606704649860,	-0.992925671067055320,	-0.992919732947146640,	-0.992913792344938710,	-0.992907849260446280,	
+-0.992901903693684140,	-0.992895955644667370,	-0.992890005113410520,	-0.992884052099928800,	-0.992878096604236870,	-0.992872138626349820,	-0.992866178166282420,	-0.992860215224049440,	
+-0.992854249799666080,	-0.992848281893147000,	-0.992842311504507300,	-0.992836338633761640,	-0.992830363280925220,	-0.992824385446012920,	-0.992818405129039740,	-0.992812422330020430,	
+-0.992806437048970090,	-0.992800449285903610,	-0.992794459040836070,	-0.992788466313782370,	-0.992782471104757480,	-0.992776473413776510,	-0.992770473240854320,	-0.992764470586005920,	
+-0.992758465449246400,	-0.992752457830590630,	-0.992746447730053720,	-0.992740435147650650,	-0.992734420083396520,	-0.992728402537306430,	-0.992722382509395260,	-0.992716359999678220,	
+-0.992710335008170070,	-0.992704307534886250,	-0.992698277579841750,	-0.992692245143051430,	-0.992686210224530520,	-0.992680172824294100,	-0.992674132942357180,	-0.992668090578735060,	
+-0.992662045733442630,	-0.992655998406495100,	-0.992649948597907450,	-0.992643896307695120,	-0.992637841535872980,	-0.992631784282456240,	-0.992625724547460010,	-0.992619662330899490,	
+-0.992613597632789670,	-0.992607530453146090,	-0.992601460791983640,	-0.992595388649317400,	-0.992589314025162820,	-0.992583236919534980,	-0.992577157332449000,	-0.992571075263920080,	
+-0.992564990713963540,	-0.992558903682594360,	-0.992552814169828100,	-0.992546722175679740,	-0.992540627700164600,	-0.992534530743297890,	-0.992528431305094830,	-0.992522329385570610,	
+-0.992516224984740680,	-0.992510118102620240,	-0.992504008739224400,	-0.992497896894568580,	-0.992491782568668100,	-0.992485665761538070,	-0.992479546473193920,	-0.992473424703650850,	
+-0.992467300452924190,	-0.992461173721029270,	-0.992455044507981500,	-0.992448912813796100,	-0.992442778638488400,	-0.992436641982073820,	-0.992430502844567460,	-0.992424361225984990,	
+-0.992418217126341600,	-0.992412070545652720,	-0.992405921483933580,	-0.992399769941199720,	-0.992393615917466330,	-0.992387459412748970,	-0.992381300427062960,	-0.992375138960423620,	
+-0.992368975012846490,	-0.992362808584346890,	-0.992356639674940370,	-0.992350468284642130,	-0.992344294413467830,	-0.992338118061432570,	-0.992331939228552230,	-0.992325757914842010,	
+-0.992319574120317460,	-0.992313387844993900,	-0.992307199088886870,	-0.992301007852011810,	-0.992294814134384250,	-0.992288617936019750,	-0.992282419256933610,	-0.992276218097141280,	
+-0.992270014456658630,	-0.992263808335500870,	-0.992257599733683660,	-0.992251388651222310,	-0.992245175088132590,	-0.992238959044429820,	-0.992232740520129770,	-0.992226519515247870,	
+-0.992220296029799660,	-0.992214070063800690,	-0.992207841617266610,	-0.992201610690212840,	-0.992195377282655060,	-0.992189141394608900,	-0.992182903026089690,	-0.992176662177113420,	
+-0.992170418847695410,	-0.992164173037851430,	-0.992157924747596900,	-0.992151673976947700,	-0.992145420725919160,	-0.992139164994527150,	-0.992132906782787210,	-0.992126646090715100,	
+-0.992120382918326270,	-0.992114117265636590,	-0.992107849132661480,	-0.992101578519416830,	-0.992095305425918280,	-0.992089029852181280,	-0.992082751798221810,	-0.992076471264055510,	
+-0.992070188249697950,	-0.992063902755164980,	-0.992057614780472270,	-0.992051324325635480,	-0.992045031390670350,	-0.992038735975592670,	-0.992032438080418190,	-0.992026137705162680,	
+-0.992019834849841690,	-0.992013529514471190,	-0.992007221699066850,	-0.992000911403644440,	-0.991994598628219810,	-0.991988283372808530,	-0.991981965637426690,	-0.991975645422089820,	
+-0.991969322726813930,	-0.991962997551614770,	-0.991956669896507990,	-0.991950339761509590,	-0.991944007146635330,	-0.991937672051901090,	-0.991931334477322730,	-0.991924994422915930,	
+-0.991918651888696770,	-0.991912306874680790,	-0.991905959380884220,	-0.991899609407322690,	-0.991893256954011980,	-0.991886902020968300,	-0.991880544608207400,	-0.991874184715745070,	
+-0.991867822343597270,	-0.991861457491779900,	-0.991855090160308820,	-0.991848720349200130,	-0.991842348058469600,	-0.991835973288133330,	-0.991829596038206970,	-0.991823216308706730,	
+-0.991816834099648380,	-0.991810449411047900,	-0.991804062242921390,	-0.991797672595284620,	-0.991791280468153680,	-0.991784885861544670,	-0.991778488775473370,	-0.991772089209955850,	
+-0.991765687165008130,	-0.991759282640646060,	-0.991752875636885860,	-0.991746466153743510,	-0.991740054191235010,	-0.991733639749376340,	-0.991727222828183600,	-0.991720803427672880,	
+-0.991714381547860070,	-0.991707957188761260,	-0.991701530350392550,	-0.991695101032770030,	-0.991688669235909810,	-0.991682234959827880,	-0.991675798204540440,	-0.991669358970063360,	
+-0.991662917256412870,	-0.991656473063605270,	-0.991650026391656340,	-0.991643577240582500,	-0.991637125610399630,	-0.991630671501123940,	-0.991624214912771530,	-0.991617755845358610,	
+-0.991611294298901380,	-0.991604830273415840,	-0.991598363768918190,	-0.991591894785424640,	-0.991585423322951410,	-0.991578949381514580,	-0.991572472961130380,	-0.991565994061815000,	
+-0.991559512683584670,	-0.991553028826455460,	-0.991546542490443830,	-0.991540053675565750,	-0.991533562381837650,	-0.991527068609275530,	-0.991520572357895810,	-0.991514073627714600,	
+-0.991507572418748210,	-0.991501068731012740,	-0.991494562564524840,	-0.991488053919300390,	-0.991481542795355940,	-0.991475029192707580,	-0.991468513111371630,	-0.991461994551364300,	
+-0.991455473512702020,	-0.991448949995401230,	-0.991442423999477910,	-0.991435895524948600,	-0.991429364571829510,	-0.991422831140137070,	-0.991416295229887500,	-0.991409756841097220,	
+-0.991403215973782450,	-0.991396672627959720,	-0.991390126803645240,	-0.991383578500855570,	-0.991377027719606900,	-0.991370474459915660,	-0.991363918721798190,	-0.991357360505270900,	
+-0.991350799810350350,	-0.991344236637052730,	-0.991337670985394490,	-0.991331102855392170,	-0.991324532247061960,	-0.991317959160420540,	-0.991311383595484100,	-0.991304805552269190,	
+-0.991298225030792350,	-0.991291642031070010,	-0.991285056553118490,	-0.991278468596954340,	-0.991271878162593990,	-0.991265285250053860,	-0.991258689859350620,	-0.991252091990500680,	
+-0.991245491643520490,	-0.991238888818426590,	-0.991232283515235510,	-0.991225675733963700,	-0.991219065474627570,	-0.991212452737243900,	-0.991205837521829110,	-0.991199219828399540,	
+-0.991192599656972150,	-0.991185977007563170,	-0.991179351880189240,	-0.991172724274867020,	-0.991166094191612720,	-0.991159461630443440,	-0.991152826591375490,	-0.991146189074425420,	
+-0.991139549079609880,	-0.991132906606945530,	-0.991126261656448790,	-0.991119614228136550,	-0.991112964322025220,	-0.991106311938131480,	-0.991099657076471740,	-0.991092999737063110,	
+-0.991086339919921900,	-0.991079677625064880,	-0.991073012852508710,	-0.991066345602269920,	-0.991059675874365160,	-0.991053003668811440,	-0.991046328985625060,	-0.991039651824823010,	
+-0.991032972186421720,	-0.991026290070437970,	-0.991019605476888610,	-0.991012918405790200,	-0.991006228857159390,	-0.990999536831013050,	-0.990992842327367840,	-0.990986145346240630,	
+-0.990979445887647970,	-0.990972743951606840,	-0.990966039538133670,	-0.990959332647245450,	-0.990952623278958940,	-0.990945911433290800,	-0.990939197110258020,	-0.990932480309877130,	
+-0.990925761032165120,	-0.990919039277138650,	-0.990912315044814700,	-0.990905588335209810,	-0.990898859148340860,	-0.990892127484224950,	-0.990885393342878730,	-0.990878656724318960,	
+-0.990871917628562530,	-0.990865176055626410,	-0.990858432005527150,	-0.990851685478281950,	-0.990844936473907590,	-0.990838184992420820,	-0.990831431033838640,	-0.990824674598177800,	
+-0.990817915685455300,	-0.990811154295688000,	-0.990804390428892900,	-0.990797624085086760,	-0.990790855264286450,	-0.990784083966509190,	-0.990777310191771620,	-0.990770533940090850,	
+-0.990763755211483630,	-0.990756974005966960,	-0.990750190323558040,	-0.990743404164273640,	-0.990736615528130640,	-0.990729824415146120,	-0.990723030825337080,	-0.990716234758720500,	
+-0.990709436215313270,	-0.990702635195132460,	-0.990695831698195080,	-0.990689025724518000,	-0.990682217274118430,	-0.990675406347013450,	-0.990668592943219850,	-0.990661777062754710,	
+-0.990654958705635250,	-0.990648137871878220,	-0.990641314561500950,	-0.990634488774520430,	-0.990627660510953630,	-0.990620829770817780,	-0.990613996554129740,	-0.990607160860906830,	
+-0.990600322691165940,	-0.990593482044924260,	-0.990586638922198670,	-0.990579793323006720,	-0.990572945247365280,	-0.990566094695291440,	-0.990559241666802310,	-0.990552386161915210,	
+-0.990545528180646890,	-0.990538667723015020,	-0.990531804789036350,	-0.990524939378728210,	-0.990518071492107690,	-0.990511201129192110,	-0.990504328289998460,	-0.990497452974543950,	
+-0.990490575182845780,	-0.990483694914921160,	-0.990476812170787310,	-0.990469926950461540,	-0.990463039253960840,	-0.990456149081302640,	-0.990449256432504030,	-0.990442361307582120,	
+-0.990435463706554550,	-0.990428563629438210,	-0.990421661076250510,	-0.990414756047008570,	-0.990407848541729810,	-0.990400938560431430,	-0.990394026103130760,	-0.990387111169845010,	
+-0.990380193760591390,	-0.990373273875387210,	-0.990366351514250010,	-0.990359426677196900,	-0.990352499364245190,	-0.990345569575412310,	-0.990338637310715250,	-0.990331702570171890,	
+-0.990324765353799100,	-0.990317825661614530,	-0.990310883493635390,	-0.990303938849879000,	-0.990296991730362790,	-0.990290042135104080,	-0.990283090064120190,	-0.990276135517428660,	
+-0.990269178495046700,	-0.990262218996991850,	-0.990255257023281430,	-0.990248292573932990,	-0.990241325648963720,	-0.990234356248391180,	-0.990227384372232570,	-0.990220410020505650,	
+-0.990213433193227740,	-0.990206453890416280,	-0.990199472112088590,	-0.990192487858262300,	-0.990185501128954650,	-0.990178511924183380,	-0.990171520243965820,	-0.990164526088319290,	
+-0.990157529457261650,	-0.990150530350810130,	-0.990143528768982260,	-0.990136524711795580,	-0.990129518179267640,	-0.990122509171415750,	-0.990115497688257680,	-0.990108483729810860,	
+-0.990101467296092940,	-0.990094448387121240,	-0.990087427002913410,	-0.990080403143487110,	-0.990073376808859760,	-0.990066347999048910,	-0.990059316714072100,	-0.990052282953947200,	
+-0.990045246718691540,	-0.990038208008322760,	-0.990031166822858410,	-0.990024123162316250,	-0.990017077026713600,	-0.990010028416068330,	-0.990002977330398100,	-0.989995923769720340,	
+-0.989988867734052810,	-0.989981809223413060,	-0.989974748237818840,	-0.989967684777287690,	-0.989960618841837390,	-0.989953550431485580,	-0.989946479546249700,	-0.989939406186147730,	
+-0.989932330351197320,	-0.989925252041416020,	-0.989918171256821690,	-0.989911087997431660,	-0.989904002263264140,	-0.989896914054336550,	-0.989889823370666780,	-0.989882730212272350,	
+-0.989875634579171160,	-0.989868536471380840,	-0.989861435888919170,	-0.989854332831803910,	-0.989847227300052810,	-0.989840119293683540,	-0.989833008812714190,	-0.989825895857162190,	
+-0.989818780427045520,	-0.989811662522381840,	-0.989804542143188910,	-0.989797419289484730,	-0.989790293961287040,	-0.989783166158613610,	-0.989776035881482220,	-0.989768903129910840,	
+-0.989761767903917120,	-0.989754630203518950,	-0.989747490028734300,	-0.989740347379580830,	-0.989733202256076420,	-0.989726054658239150,	-0.989718904586086690,	-0.989711752039637020,	
+-0.989704597018908010,	-0.989697439523917420,	-0.989690279554683140,	-0.989683117111223250,	-0.989675952193555640,	-0.989668784801698060,	-0.989661614935668620,	-0.989654442595485070,	
+-0.989647267781165410,	-0.989640090492727610,	-0.989632910730189550,	-0.989625728493569110,	-0.989618543782884500,	-0.989611356598153470,	-0.989604166939394130,	-0.989596974806624340,	
+-0.989589780199862100,	-0.989582583119125280,	-0.989575383564432200,	-0.989568181535800620,	-0.989560977033248520,	-0.989553770056794010,	-0.989546560606455070,	-0.989539348682249800,	
+-0.989532134284196060,	-0.989524917412312080,	-0.989517698066615830,	-0.989510476247125070,	-0.989503251953858350,	-0.989496025186833440,	-0.989488795946068530,	-0.989481564231581620,	
+-0.989474330043390580,	-0.989467093381513950,	-0.989459854245969490,	-0.989452612636775530,	-0.989445368553949930,	-0.989438121997510910,	-0.989430872967476670,	-0.989423621463865200,	
+-0.989416367486694700,	-0.989409111035983170,	-0.989401852111748800,	-0.989394590714010040,	-0.989387326842784630,	-0.989380060498091020,	-0.989372791679947180,	-0.989365520388371330,	
+-0.989358246623381790,	-0.989350970384996530,	-0.989343691673233990,	-0.989336410488112160,	-0.989329126829649240,	-0.989321840697863550,	-0.989314552092773300,	-0.989307261014396590,	
+-0.989299967462751730,	-0.989292671437856930,	-0.989285372939730510,	-0.989278071968390680,	-0.989270768523855650,	-0.989263462606143620,	-0.989256154215273020,	-0.989248843351261950,	
+-0.989241530014128840,	-0.989234214203891900,	-0.989226895920569450,	-0.989219575164179800,	-0.989212251934741160,	-0.989204926232271850,	-0.989197598056790310,	-0.989190267408314730,	
+-0.989182934286863320,	-0.989175598692454750,	-0.989168260625107210,	-0.989160920084839020,	-0.989153577071668510,	-0.989146231585613990,	-0.989138883626693890,	-0.989131533194926640,	
+-0.989124180290330450,	-0.989116824912923960,	-0.989109467062725400,	-0.989102106739753070,	-0.989094743944025520,	-0.989087378675561180,	-0.989080010934378360,	-0.989072640720495390,	
+-0.989065268033930910,	-0.989057892874703250,	-0.989050515242830940,	-0.989043135138332200,	-0.989035752561225780,	-0.989028367511529780,	-0.989020979989262970,	-0.989013589994443780,	
+-0.989006197527090510,	-0.988998802587221840,	-0.988991405174856060,	-0.988984005290011850,	-0.988976602932707620,	-0.988969198102961910,	-0.988961790800793160,	-0.988954381026219800,	
+-0.988946968779260690,	-0.988939554059934060,	-0.988932136868258540,	-0.988924717204252790,	-0.988917295067935020,	-0.988909870459324210,	-0.988902443378438690,	-0.988895013825297100,	
+-0.988887581799917870,	-0.988880147302319770,	-0.988872710332521330,	-0.988865270890540990,	-0.988857828976397620,	-0.988850384590109540,	-0.988842937731695510,	-0.988835488401174190,	
+-0.988828036598564110,	-0.988820582323884030,	-0.988813125577152400,	-0.988805666358388070,	-0.988798204667609370,	-0.988790740504835290,	-0.988783273870084360,	-0.988775804763375230,	
+-0.988768333184726680,	-0.988760859134157230,	-0.988753382611685660,	-0.988745903617330610,	-0.988738422151110740,	-0.988730938213044810,	-0.988723451803151580,	-0.988715962921449700,	
+-0.988708471567957940,	-0.988700977742695050,	-0.988693481445679700,	-0.988685982676930420,	-0.988678481436466420,	-0.988670977724306230,	-0.988663471540468520,	-0.988655962884972150,	
+-0.988648451757835890,	-0.988640938159078500,	-0.988633422088718850,	-0.988625903546775490,	-0.988618382533267390,	-0.988610859048213330,	-0.988603333091632170,	-0.988595804663542690,	
+-0.988588273763963740,	-0.988580740392914100,	-0.988573204550412420,	-0.988565666236477900,	-0.988558125451129200,	-0.988550582194385190,	-0.988543036466264620,	-0.988535488266786610,	
+-0.988527937595969800,	-0.988520384453833170,	-0.988512828840395600,	-0.988505270755675960,	-0.988497710199693010,	-0.988490147172465860,	-0.988482581674013370,	-0.988475013704354530,	
+-0.988467443263507990,	-0.988459870351492850,	-0.988452294968328090,	-0.988444717114032590,	-0.988437136788625330,	-0.988429553992125180,	-0.988421968724551240,	-0.988414380985922270,	
+-0.988406790776257370,	-0.988399198095575530,	-0.988391602943895720,	-0.988384005321236710,	-0.988376405227617830,	-0.988368802663058040,	-0.988361197627576130,	-0.988353590121191280,	
+-0.988345980143922390,	-0.988338367695788420,	-0.988330752776808710,	-0.988323135387002120,	-0.988315515526387630,	-0.988307893194984470,	-0.988300268392811490,	-0.988292641119887900,	
+-0.988285011376232590,	-0.988277379161864870,	-0.988269744476803490,	-0.988262107321068010,	-0.988254467694677170,	-0.988246825597650090,	-0.988239181030006080,	-0.988231533991764000,	
+-0.988223884482943070,	-0.988216232503562500,	-0.988208578053641370,	-0.988200921133198680,	-0.988193261742253860,	-0.988185599880825770,	-0.988177935548933740,	-0.988170268746596860,	
+-0.988162599473834340,	-0.988154927730665160,	-0.988147253517108750,	-0.988139576833184210,	-0.988131897678910740,	-0.988124216054307560,	-0.988116531959393860,	-0.988108845394188640,	
+-0.988101156358711540,	-0.988093464852981440,	-0.988085770877017660,	-0.988078074430839500,	-0.988070375514466190,	-0.988062674127916930,	-0.988054970271211030,	-0.988047263944367590,	
+-0.988039555147406050,	-0.988031843880345480,	-0.988024130143205450,	-0.988016413936005030,	-0.988008695258763670,	-0.988000974111500560,	-0.987993250494234810,	-0.987985524406986170,	
+-0.987977795849773630,	-0.987970064822616620,	-0.987962331325534460,	-0.987954595358546460,	-0.987946856921671950,	-0.987939116014930340,	-0.987931372638340970,	-0.987923626791923140,	
+-0.987915878475696060,	-0.987908127689679500,	-0.987900374433892560,	-0.987892618708354650,	-0.987884860513085330,	-0.987877099848103790,	-0.987869336713429360,	-0.987861571109081680,	
+-0.987853803035080080,	-0.987846032491443980,	-0.987838259478192810,	-0.987830483995346010,	-0.987822706042922990,	-0.987814925620943310,	-0.987807142729426160,	-0.987799357368391080,	
+-0.987791569537857740,	-0.987783779237845440,	-0.987775986468373720,	-0.987768191229462130,	-0.987760393521129880,	-0.987752593343396600,	-0.987744790696282070,	-0.987736985579805380,	
+-0.987729177993986410,	-0.987721367938844350,	-0.987713555414398980,	-0.987705740420669610,	-0.987697922957676000,	-0.987690103025437470,	-0.987682280623973670,	-0.987674455753304150,	
+-0.987666628413448660,	-0.987658798604426510,	-0.987650966326257370,	-0.987643131578960780,	-0.987635294362556260,	-0.987627454677063700,	-0.987619612522502410,	-0.987611767898892160,	
+-0.987603920806252480,	-0.987596071244602910,	-0.987588219213963230,	-0.987580364714353070,	-0.987572507745791860,	-0.987564648308299490,	-0.987556786401895370,	-0.987548922026599390,	
+-0.987541055182431070,	-0.987533185869410080,	-0.987525314087556170,	-0.987517439836888890,	-0.987509563117428100,	-0.987501683929193350,	-0.987493802272204510,	-0.987485918146481120,	
+-0.987478031552042950,	-0.987470142488909630,	-0.987462250957100940,	-0.987454356956636750,	-0.987446460487536590,	-0.987438561549820130,	-0.987430660143507440,	-0.987422756268618080,	
+-0.987414849925171810,	-0.987406941113188500,	-0.987399029832687790,	-0.987391116083689350,	-0.987383199866213260,	-0.987375281180279170,	-0.987367360025906860,	-0.987359436403116190,	
+-0.987351510311926920,	-0.987343581752358810,	-0.987335650724431860,	-0.987327717228165700,	-0.987319781263580110,	-0.987311842830695290,	-0.987303901929530770,	-0.987295958560106550,	
+-0.987288012722442380,	-0.987280064416558250,	-0.987272113642473690,	-0.987264160400209150,	-0.987256204689784140,	-0.987248246511218560,	-0.987240285864532500,	-0.987232322749745590,	
+-0.987224357166877950,	-0.987216389115949440,	-0.987208418596979830,	-0.987200445609989210,	-0.987192470154997450,	-0.987184492232024650,	-0.987176511841090560,	-0.987168528982215190,	
+-0.987160543655418500,	-0.987152555860720260,	-0.987144565598140900,	-0.987136572867700070,	-0.987128577669417750,	-0.987120580003314040,	-0.987112579869408810,	-0.987104577267722160,	
+-0.987096572198274180,	-0.987088564661084630,	-0.987080554656173730,	-0.987072542183561330,	-0.987064527243267650,	-0.987056509835312680,	-0.987048489959716500,	-0.987040467616499000,	
+-0.987032442805680250,	-0.987024415527280490,	-0.987016385781319670,	-0.987008353567817910,	-0.987000318886795290,	-0.986992281738271910,	-0.986984242122267760,	-0.986976200038803040,	
+-0.986968155487897850,	-0.986960108469572160,	-0.986952058983846190,	-0.986944007030740140,	-0.986935952610274110,	-0.986927895722468200,	-0.986919836367342480,	-0.986911774544917190,	
+-0.986903710255212400,	-0.986895643498248430,	-0.986887574274045280,	-0.986879502582623250,	-0.986871428424002550,	-0.986863351798203170,	-0.986855272705245420,	-0.986847191145149520,	
+-0.986839107117935650,	-0.986831020623623820,	-0.986822931662234670,	-0.986814840233788180,	-0.986806746338304560,	-0.986798649975804020,	-0.986790551146306870,	-0.986782449849833320,	
+-0.986774346086403690,	-0.986766239856038170,	-0.986758131158757100,	-0.986750019994580670,	-0.986741906363529210,	-0.986733790265623020,	-0.986725671700882320,	-0.986717550669327430,	
+-0.986709427170978540,	-0.986701301205856200,	-0.986693172773980610,	-0.986685041875372090,	-0.986676908510050970,	-0.986668772678037650,	-0.986660634379352140,	-0.986652493614015300,	
+-0.986644350382047120,	-0.986636204683468130,	-0.986628056518298550,	-0.986619905886558900,	-0.986611752788269510,	-0.986603597223450700,	-0.986595439192122890,	-0.986587278694306510,	
+-0.986579115730021770,	-0.986570950299289430,	-0.986562782402129690,	-0.986554612038562870,	-0.986546439208609740,	-0.986538263912290160,	-0.986530086149625230,	-0.986521905920635040,	
+-0.986513723225340030,	-0.986505538063760730,	-0.986497350435917570,	-0.986489160341831100,	-0.986480967781521720,	-0.986472772755009890,	-0.986464575262316120,	-0.986456375303460750,	
+-0.986448172878464650,	-0.986439967987348120,	-0.986431760630131600,	-0.986423550806835750,	-0.986415338517480980,	-0.986407123762087720,	-0.986398906540676860,	-0.986390686853268580,	
+-0.986382464699883780,	-0.986374240080542640,	-0.986366012995266050,	-0.986357783444074320,	-0.986349551426988210,	-0.986341316944028160,	-0.986333079995214690,	-0.986324840580568680,	
+-0.986316598700110570,	-0.986308354353860990,	-0.986300107541840500,	-0.986291858264069620,	-0.986283606520569120,	-0.986275352311359650,	-0.986267095636461870,	-0.986258836495896300,	
+-0.986250574889683710,	-0.986242310817844640,	-0.986234044280399740,	-0.986225775277369760,	-0.986217503808775380,	-0.986209229874637110,	-0.986200953474975830,	-0.986192674609812300,	
+-0.986184393279166960,	-0.986176109483060670,	-0.986167823221514080,	-0.986159534494547850,	-0.986151243302182960,	-0.986142949644439830,	-0.986134653521339440,	-0.986126354932902350,	
+-0.986118053879149410,	-0.986109750360101290,	-0.986101444375778850,	-0.986093135926202740,	-0.986084825011393830,	-0.986076511631372780,	-0.986068195786160450,	-0.986059877475777720,	
+-0.986051556700245360,	-0.986043233459584000,	-0.986034907753814420,	-0.986026579582957810,	-0.986018248947034600,	-0.986009915846065900,	-0.986001580280072340,	-0.985993242249074920,	
+-0.985984901753094280,	-0.985976558792151400,	-0.985968213366267170,	-0.985959865475462440,	-0.985951515119757870,	-0.985943162299174560,	-0.985934807013733480,	-0.985926449263455300,	
+-0.985918089048361090,	-0.985909726368471520,	-0.985901361223807670,	-0.985892993614390420,	-0.985884623540240760,	-0.985876251001379430,	-0.985867875997827550,	-0.985859498529605970,	
+-0.985851118596735690,	-0.985842736199237570,	-0.985834351337132600,	-0.985825964010441650,	-0.985817574219185920,	-0.985809181963386290,	-0.985800787243063640,	-0.985792390058239040,	
+-0.985783990408933500,	-0.985775588295167760,	-0.985767183716963260,	-0.985758776674340750,	-0.985750367167321340,	-0.985741955195926000,	-0.985733540760175830,	-0.985725123860091700,	
+-0.985716704495694820,	-0.985708282667006270,	-0.985699858374046720,	-0.985691431616837700,	-0.985683002395400190,	-0.985674570709755060,	-0.985666136559923630,	-0.985657699945926780,	
+-0.985649260867785480,	-0.985640819325521280,	-0.985632375319154930,	-0.985623928848707750,	-0.985615479914200730,	-0.985607028515654960,	-0.985598574653091640,	-0.985590118326531870,	
+-0.985581659535996750,	-0.985573198281507580,	-0.985564734563085240,	-0.985556268380751170,	-0.985547799734526550,	-0.985539328624432280,	-0.985530855050489760,	-0.985522379012720000,	
+-0.985513900511144400,	-0.985505419545783970,	-0.985496936116660120,	-0.985488450223793830,	-0.985479961867206540,	-0.985471471046919230,	-0.985462977762953220,	-0.985454482015329810,	
+-0.985445983804070220,	-0.985437483129195550,	-0.985428979990727320,	-0.985420474388686520,	-0.985411966323094690,	-0.985403455793972820,	-0.985394942801342430,	-0.985386427345224410,	
+-0.985377909425640520,	-0.985369389042611950,	-0.985360866196159810,	-0.985352340886305520,	-0.985343813113070290,	-0.985335282876475650,	-0.985326750176542810,	-0.985318215013293090,	
+-0.985309677386747570,	-0.985301137296928140,	-0.985292594743855780,	-0.985284049727552010,	-0.985275502248038060,	-0.985266952305335340,	-0.985258399899465060,	-0.985249845030448990,	
+-0.985241287698308320,	-0.985232727903064490,	-0.985224165644738690,	-0.985215600923352590,	-0.985207033738927480,	-0.985198464091484700,	-0.985189891981045780,	-0.985181317407632040,	
+-0.985172740371265120,	-0.985164160871966450,	-0.985155578909757250,	-0.985146994484659140,	-0.985138407596693580,	-0.985129818245881750,	-0.985121226432245640,	-0.985112632155806470,	
+-0.985104035416585640,	-0.985095436214604710,	-0.985086834549885220,	-0.985078230422448690,	-0.985069623832316550,	-0.985061014779510360,	-0.985052403264051630,	-0.985043789285961700,	
+-0.985035172845262540,	-0.985026553941975360,	-0.985017932576121910,	-0.985009308747723520,	-0.985000682456801720,	-0.984992053703378390,	-0.984983422487474950,	-0.984974788809112930,	
+-0.984966152668313890,	-0.984957514065099460,	-0.984948872999491300,	-0.984940229471510940,	-0.984931583481180040,	-0.984922935028520240,	-0.984914284113552860,	-0.984905630736299890,	
+-0.984896974896782850,	-0.984888316595023520,	-0.984879655831043200,	-0.984870992604863660,	-0.984862326916506880,	-0.984853658765994180,	-0.984844988153347420,	-0.984836315078588150,	
+-0.984827639541738020,	-0.984818961542818890,	-0.984810281081852310,	-0.984801598158860040,	-0.984792912773863720,	-0.984784224926885110,	-0.984775534617945980,	-0.984766841847067980,	
+-0.984758146614272970,	-0.984749448919582490,	-0.984740748763018540,	-0.984732046144602410,	-0.984723341064356440,	-0.984714633522302040,	-0.984705923518461090,	-0.984697211052855350,	
+-0.984688496125506460,	-0.984679778736436530,	-0.984671058885666970,	-0.984662336573219890,	-0.984653611799116700,	-0.984644884563379730,	-0.984636154866030510,	-0.984627422707090920,	
+-0.984618688086582820,	-0.984609951004527860,	-0.984601211460948030,	-0.984592469455865200,	-0.984583724989301250,	-0.984574978061278030,	-0.984566228671817310,	-0.984557476820941080,	
+-0.984548722508671090,	-0.984539965735029330,	-0.984531206500037560,	-0.984522444803717760,	-0.984513680646091900,	-0.984504914027181880,	-0.984496144947009650,	-0.984487373405597000,	
+-0.984478599402965890,	-0.984469822939138100,	-0.984461044014135920,	-0.984452262627981130,	-0.984443478780695820,	-0.984434692472301640,	-0.984425903702820790,	-0.984417112472275260,	
+-0.984408318780686800,	-0.984399522628077620,	-0.984390724014469700,	-0.984381922939884690,	-0.984373119404345130,	-0.984364313407872670,	-0.984355504950489510,	-0.984346694032217530,	
+-0.984337880653078700,	-0.984329064813095340,	-0.984320246512289330,	-0.984311425750682640,	-0.984302602528297490,	-0.984293776845155730,	-0.984284948701279580,	-0.984276118096691020,	
+-0.984267285031412140,	-0.984258449505465150,	-0.984249611518871800,	-0.984240771071654640,	-0.984231928163835420,	-0.984223082795436580,	-0.984214234966479860,	-0.984205384676987590,	
+-0.984196531926981750,	-0.984187676716484770,	-0.984178819045518520,	-0.984169958914105300,	-0.984161096322267110,	-0.984152231270026160,	-0.984143363757404740,	-0.984134493784424860,	
+-0.984125621351108700,	-0.984116746457478380,	-0.984107869103556300,	-0.984098989289364570,	-0.984090107014925390,	-0.984081222280260960,	-0.984072335085393490,	-0.984063445430344960,	
+-0.984054553315137910,	-0.984045658739794660,	-0.984036761704337180,	-0.984027862208787680,	-0.984018960253168710,	-0.984010055837502230,	-0.984001148961810680,	-0.983992239626116150,	
+-0.983983327830440960,	-0.983974413574807640,	-0.983965496859238180,	-0.983956577683755000,	-0.983947656048380410,	-0.983938731953136750,	-0.983929805398045980,	-0.983920876383130860,	
+-0.983911944908413600,	-0.983903010973916530,	-0.983894074579661830,	-0.983885135725672040,	-0.983876194411969270,	-0.983867250638576160,	-0.983858304405514810,	-0.983849355712807850,	
+-0.983840404560477170,	-0.983831450948545740,	-0.983822494877035660,	-0.983813536345969350,	-0.983804575355369140,	-0.983795611905257440,	-0.983786645995656790,	-0.983777677626589520,	
+-0.983768706798078150,	-0.983759733510144900,	-0.983750757762812400,	-0.983741779556102980,	-0.983732798890039060,	-0.983723815764643180,	-0.983714830179937770,	-0.983705842135945140,	
+-0.983696851632688050,	-0.983687858670188820,	-0.983678863248469980,	-0.983669865367553960,	-0.983660865027463300,	-0.983651862228220320,	-0.983642856969847770,	-0.983633849252368190,	
+-0.983624839075803890,	-0.983615826440177530,	-0.983606811345511530,	-0.983597793791828660,	-0.983588773779151220,	-0.983579751307501750,	-0.983570726376902900,	-0.983561698987377330,	
+-0.983552669138947460,	-0.983543636831636040,	-0.983534602065465390,	-0.983525564840458390,	-0.983516525156637230,	-0.983507483014024910,	-0.983498438412643840,	-0.983489391352516780,	
+-0.983480341833666170,	-0.983471289856114760,	-0.983462235419885090,	-0.983453178524999800,	-0.983444119171481560,	-0.983435057359352880,	-0.983425993088636760,	-0.983416926359355630,	
+-0.983407857171532230,	-0.983398785525189110,	-0.983389711420349140,	-0.983380634857034640,	-0.983371555835268700,	-0.983362474355073960,	-0.983353390416472960,	-0.983344304019488470,	
+-0.983335215164143240,	-0.983326123850460030,	-0.983317030078461380,	-0.983307933848170280,	-0.983298835159609360,	-0.983289734012801060,	-0.983280630407768700,	-0.983271524344534690,	
+-0.983262415823121900,	-0.983253304843553110,	-0.983244191405850840,	-0.983235075510038300,	-0.983225957156138030,	-0.983216836344172900,	-0.983207713074165660,	-0.983198587346139190,	
+-0.983189459160116240,	-0.983180328516119580,	-0.983171195414172080,	-0.983162059854296720,	-0.983152921836515930,	-0.983143781360853010,	-0.983134638427330730,	-0.983125493035971740,	
+-0.983116345186799130,	-0.983107194879835560,	-0.983098042115103880,	-0.983088886892627300,	-0.983079729212428370,	-0.983070569074530280,	-0.983061406478955680,	-0.983052241425727560,	
+-0.983043073914868890,	-0.983033903946402440,	-0.983024731520351300,	-0.983015556636738230,	-0.983006379295586320,	-0.982997199496918440,	-0.982988017240757680,	-0.982978832527126810,	
+-0.982969645356048920,	-0.982960455727546640,	-0.982951263641643540,	-0.982942069098362130,	-0.982932872097725620,	-0.982923672639756880,	-0.982914470724479020,	-0.982905266351915000,	
+-0.982896059522087810,	-0.982886850235020430,	-0.982877638490735730,	-0.982868424289257140,	-0.982859207630607520,	-0.982849988514809760,	-0.982840766941887160,	-0.982831542911862590,	
+-0.982822316424759030,	-0.982813087480599810,	-0.982803856079407900,	-0.982794622221206390,	-0.982785385906018270,	-0.982776147133866630,	-0.982766905904774670,	-0.982757662218765480,	
+-0.982748416075862160,	-0.982739167476087690,	-0.982729916419465170,	-0.982720662906018120,	-0.982711406935769300,	-0.982702148508742050,	-0.982692887624959320,	-0.982683624284444330,	
+-0.982674358487220400,	-0.982665090233310500,	-0.982655819522737950,	-0.982646546355525840,	-0.982637270731697380,	-0.982627992651275760,	-0.982618712114284090,	-0.982609429120745670,	
+-0.982600143670683710,	-0.982590855764121200,	-0.982581565401081770,	-0.982572272581588300,	-0.982562977305664220,	-0.982553679573332730,	-0.982544379384617030,	-0.982535076739540210,	
+-0.982525771638125820,	-0.982516464080397060,	-0.982507154066377120,	-0.982497841596089330,	-0.982488526669556880,	-0.982479209286803100,	-0.982469889447851300,	-0.982460567152724780,	
+-0.982451242401446770,	-0.982441915194040780,	-0.982432585530529920,	-0.982423253410937610,	-0.982413918835287280,	-0.982404581803602020,	-0.982395242315905250,	-0.982385900372220510,	
+-0.982376555972571010,	-0.982367209116980060,	-0.982357859805471190,	-0.982348508038067610,	-0.982339153814792750,	-0.982329797135670040,	-0.982320438000722880,	-0.982311076409974390,	
+-0.982301712363448320,	-0.982292345861168090,	-0.982282976903156910,	-0.982273605489438320,	-0.982264231620035730,	-0.982254855294972360,	-0.982245476514272080,	-0.982236095277958080,	
+-0.982226711586053790,	-0.982217325438582870,	-0.982207936835568510,	-0.982198545777034360,	-0.982189152263003740,	-0.982179756293500410,	-0.982170357868547560,	-0.982160956988168630,	
+-0.982151553652387600,	-0.982142147861227550,	-0.982132739614712260,	-0.982123328912865020,	-0.982113915755709390,	-0.982104500143269000,	-0.982095082075567500,	-0.982085661552628220,	
+-0.982076238574474790,	-0.982066813141130760,	-0.982057385252619760,	-0.982047954908965240,	-0.982038522110190830,	-0.982029086856320180,	-0.982019649147376610,	-0.982010208983383980,	
+-0.982000766364365950,	-0.981991321290345940,	-0.981981873761347710,	-0.981972423777394800,	-0.981962971338510520,	-0.981953516444719070,	-0.981944059096043880,	-0.981934599292508480,	
+-0.981925137034136640,	-0.981915672320951890,	-0.981906205152978000,	-0.981896735530238600,	-0.981887263452757340,	-0.981877788920557770,	-0.981868311933663860,	-0.981858832492099150,	
+-0.981849350595887400,	-0.981839866245052260,	-0.981830379439617480,	-0.981820890179606610,	-0.981811398465043620,	-0.981801904295952150,	-0.981792407672355980,	-0.981782908594278750,	
+-0.981773407061744210,	-0.981763903074776230,	-0.981754396633398470,	-0.981744887737634690,	-0.981735376387508520,	-0.981725862583044060,	-0.981716346324264970,	-0.981706827611194990,	
+-0.981697306443858000,	-0.981687782822277750,	-0.981678256746477800,	-0.981668728216482430,	-0.981659197232315210,	-0.981649663793999980,	-0.981640127901560630,	-0.981630589555021030,	
+-0.981621048754404810,	-0.981611505499736080,	-0.981601959791038480,	-0.981592411628336100,	-0.981582861011652490,	-0.981573307941011830,	-0.981563752416438010,	-0.981554194437954660,	
+-0.981544634005586000,	-0.981535071119355450,	-0.981525505779287430,	-0.981515937985405710,	-0.981506367737734030,	-0.981496795036296500,	-0.981487219881116980,	-0.981477642272219450,	
+-0.981468062209627790,	-0.981458479693365860,	-0.981448894723457870,	-0.981439307299927450,	-0.981429717422798940,	-0.981420125092096090,	-0.981410530307842980,	-0.981400933070063490,	
+-0.981391333378781710,	-0.981381731234021390,	-0.981372126635806860,	-0.981362519584162100,	-0.981352910079111070,	-0.981343298120677670,	-0.981333683708886070,	-0.981324066843760280,	
+-0.981314447525324370,	-0.981304825753602230,	-0.981295201528617930,	-0.981285574850395800,	-0.981275945718959710,	-0.981266314134333740,	-0.981256680096541990,	-0.981247043605608550,	
+-0.981237404661557290,	-0.981227763264412740,	-0.981218119414198790,	-0.981208473110939510,	-0.981198824354659100,	-0.981189173145381570,	-0.981179519483131200,	-0.981169863367931880,	
+-0.981160204799808030,	-0.981150543778783410,	-0.981140880304882670,	-0.981131214378129670,	-0.981121545998548730,	-0.981111875166163830,	-0.981102201880999280,	-0.981092526143079070,	
+-0.981082847952427730,	-0.981073167309069240,	-0.981063484213027800,	-0.981053798664327630,	-0.981044110662993020,	-0.981034420209048190,	-0.981024727302517220,	-0.981015031943424430,	
+-0.981005334131794140,	-0.980995633867650320,	-0.980985931151017510,	-0.980976225981919910,	-0.980966518360381730,	-0.980956808286427280,	-0.980947095760080660,	-0.980937380781366500,	
+-0.980927663350308790,	-0.980917943466932060,	-0.980908221131260310,	-0.980898496343318160,	-0.980888769103129610,	-0.980879039410719300,	-0.980869307266111320,	-0.980859572669329990,	
+-0.980849835620399620,	-0.980840096119344860,	-0.980830354166189910,	-0.980820609760958970,	-0.980810862903676580,	-0.980801113594367060,	-0.980791361833054490,	-0.980781607619763740,	
+-0.980771850954518910,	-0.980762091837344530,	-0.980752330268264920,	-0.980742566247304380,	-0.980732799774487570,	-0.980723030849838700,	-0.980713259473382170,	-0.980703485645142430,	
+-0.980693709365144110,	-0.980683930633411530,	-0.980674149449969110,	-0.980664365814841290,	-0.980654579728052590,	-0.980644791189627330,	-0.980635000199590160,	-0.980625206757965500,	
+-0.980615410864777880,	-0.980605612520051740,	-0.980595811723811490,	-0.980586008476081790,	-0.980576202776887060,	-0.980566394626251720,	-0.980556584024200320,	-0.980546770970757600,	
+-0.980536955465947990,	-0.980527137509796030,	-0.980517317102326150,	-0.980507494243562980,	-0.980497668933530850,	-0.980487841172254850,	-0.980478010959759170,	-0.980468178296068470,	
+-0.980458343181207390,	-0.980448505615200360,	-0.980438665598072130,	-0.980428823129847140,	-0.980418978210550240,	-0.980409130840205760,	-0.980399281018838330,	-0.980389428746472950,	
+-0.980379574023133920,	-0.980369716848845880,	-0.980359857223633610,	-0.980349995147521640,	-0.980340130620534710,	-0.980330263642697490,	-0.980320394214034610,	-0.980310522334570830,	
+-0.980300648004330590,	-0.980290771223338850,	-0.980280891991620160,	-0.980271010309199280,	-0.980261126176100730,	-0.980251239592349390,	-0.980241350557970010,	-0.980231459072987250,	
+-0.980221565137425870,	-0.980211668751310490,	-0.980201769914666010,	-0.980191868627516950,	-0.980181964889888400,	-0.980172058701804900,	-0.980162150063291330,	-0.980152238974372310,	
+-0.980142325435072740,	-0.980132409445417240,	-0.980122491005430810,	-0.980112570115138190,	-0.980102646774563930,	-0.980092720983733230,	-0.980082792742670740,	-0.980072862051401210,	
+-0.980062928909949620,	-0.980052993318340620,	-0.980043055276598960,	-0.980033114784749860,	-0.980023171842818060,	-0.980013226450828220,	-0.980003278608805320,	-0.979993328316774330,	
+-0.979983375574759900,	-0.979973420382787120,	-0.979963462740880750,	-0.979953502649065560,	-0.979943540107366730,	-0.979933575115809140,	-0.979923607674417550,	-0.979913637783216940,	
+-0.979903665442232290,	-0.979893690651488240,	-0.979883713411010100,	-0.979873733720822760,	-0.979863751580951070,	-0.979853766991420020,	-0.979843779952254580,	-0.979833790463479630,	
+-0.979823798525120250,	-0.979813804137201320,	-0.979803807299747920,	-0.979793808012784820,	-0.979783806276337320,	-0.979773802090430300,	-0.979763795455088850,	-0.979753786370337940,	
+-0.979743774836202340,	-0.979733760852707470,	-0.979723744419878200,	-0.979713725537739500,	-0.979703704206316580,	-0.979693680425634430,	-0.979683654195718010,	-0.979673625516592540,	
+-0.979663594388282880,	-0.979653560810814340,	-0.979643524784211680,	-0.979633486308500330,	-0.979623445383705380,	-0.979613402009851700,	-0.979603356186964590,	-0.979593307915068930,	
+-0.979583257194190150,	-0.979573204024353220,	-0.979563148405583230,	-0.979553090337905390,	-0.979543029821344890,	-0.979532966855926720,	-0.979522901441676200,	-0.979512833578618510,	
+-0.979502763266778650,	-0.979492690506181710,	-0.979482615296853210,	-0.979472537638818140,	-0.979462457532101700,	-0.979452374976729210,	-0.979442289972725750,	-0.979432202520116420,	
+-0.979422112618926750,	-0.979412020269181730,	-0.979401925470906760,	-0.979391828224126960,	-0.979381728528867510,	-0.979371626385153740,	-0.979361521793010950,	-0.979351414752464340,	
+-0.979341305263539130,	-0.979331193326260730,	-0.979321078940654340,	-0.979310962106745290,	-0.979300842824558760,	-0.979290721094120190,	-0.979280596915454660,	-0.979270470288587710,	
+-0.979260341213544660,	-0.979250209690350810,	-0.979240075719031380,	-0.979229939299611770,	-0.979219800432117320,	-0.979209659116573320,	-0.979199515353005200,	-0.979189369141438280,	
+-0.979179220481897760,	-0.979169069374409400,	-0.979158915818998390,	-0.979148759815690050,	-0.979138601364509810,	-0.979128440465482860,	-0.979118277118635080,	-0.979108111323991560,	
+-0.979097943081577720,	-0.979087772391419090,	-0.979077599253540990,	-0.979067423667968840,	-0.979057245634728180,	-0.979047065153844430,	-0.979036882225343020,	-0.979026696849249260,	
+-0.979016509025588900,	-0.979006318754387150,	-0.978996126035669770,	-0.978985930869461950,	-0.978975733255789240,	-0.978965533194677270,	-0.978955330686151590,	-0.978945125730237510,	
+-0.978934918326960560,	-0.978924708476346380,	-0.978914496178420410,	-0.978904281433208290,	-0.978894064240735330,	-0.978883844601027290,	-0.978873622514109480,	-0.978863397980007770,	
+-0.978853170998747470,	-0.978842941570354340,	-0.978832709694853920,	-0.978822475372271630,	-0.978812238602633000,	-0.978801999385963910,	-0.978791757722289880,	-0.978781513611636340,	
+-0.978771267054029170,	-0.978761018049493780,	-0.978750766598055820,	-0.978740512699740940,	-0.978730256354574780,	-0.978719997562582880,	-0.978709736323791100,	-0.978699472638224990,	
+-0.978689206505910180,	-0.978678937926872330,	-0.978668666901137190,	-0.978658393428730180,	-0.978648117509677400,	-0.978637839144004260,	-0.978627558331736540,	-0.978617275072899970,	
+-0.978606989367520220,	-0.978596701215622920,	-0.978586410617233950,	-0.978576117572378950,	-0.978565822081083450,	-0.978555524143373550,	-0.978545223759274880,	-0.978534920928813110,	
+-0.978524615652014100,	-0.978514307928903480,	-0.978503997759506920,	-0.978493685143850600,	-0.978483370081959960,	-0.978473052573861080,	-0.978462732619579390,	-0.978452410219140980,	
+-0.978442085372571490,	-0.978431758079896800,	-0.978421428341142760,	-0.978411096156335040,	-0.978400761525499480,	-0.978390424448662200,	-0.978380084925848830,	-0.978369742957085230,	
+-0.978359398542397280,	-0.978349051681810740,	-0.978338702375351700,	-0.978328350623045910,	-0.978317996424919230,	-0.978307639780997550,	-0.978297280691306730,	-0.978286919155872740,	
+-0.978276555174721450,	-0.978266188747878850,	-0.978255819875370690,	-0.978245448557222840,	-0.978235074793461610,	-0.978224698584112540,	-0.978214319929201830,	-0.978203938828755340,	
+-0.978193555282798940,	-0.978183169291358510,	-0.978172780854460240,	-0.978162389972130120,	-0.978151996644394010,	-0.978141600871277990,	-0.978131202652807840,	-0.978120801989009750,	
+-0.978110398879909580,	-0.978099993325533430,	-0.978089585325907170,	-0.978079174881057110,	-0.978068761991009120,	-0.978058346655789280,	-0.978047928875423470,	-0.978037508649937880,	
+-0.978027085979358390,	-0.978016660863711310,	-0.978006233303022610,	-0.977995803297318280,	-0.977985370846624400,	-0.977974935950967180,	-0.977964498610372600,	-0.977954058824866750,	
+-0.977943616594475820,	-0.977933171919225570,	-0.977922724799142660,	-0.977912275234252950,	-0.977901823224582410,	-0.977891368770157480,	-0.977880911871004010,	-0.977870452527148100,	
+-0.977859990738616290,	-0.977849526505434550,	-0.977839059827628860,	-0.977828590705225650,	-0.977818119138250900,	-0.977807645126730800,	-0.977797168670691660,	-0.977786689770159590,	
+-0.977776208425160780,	-0.977765724635721310,	-0.977755238401867620,	-0.977744749723625910,	-0.977734258601022250,	-0.977723765034083090,	-0.977713269022834170,	-0.977702770567302370,	
+-0.977692269667513550,	-0.977681766323494130,	-0.977671260535270310,	-0.977660752302868310,	-0.977650241626314420,	-0.977639728505634960,	-0.977629212940856140,	-0.977618694932004260,	
+-0.977608174479105530,	-0.977597651582186480,	-0.977587126241273420,	-0.977576598456392440,	-0.977566068227569970,	-0.977555535554832320,	-0.977545000438205690,	-0.977534462877716730,	
+-0.977523922873391630,	-0.977513380425256710,	-0.977502835533338390,	-0.977492288197662870,	-0.977481738418256700,	-0.977471186195146170,	-0.977460631528357720,	-0.977450074417917420,	
+-0.977439514863852170,	-0.977428952866188140,	-0.977418388424951770,	-0.977407821540169360,	-0.977397252211867350,	-0.977386680440072150,	-0.977376106224810300,	-0.977365529566108340,	
+-0.977354950463992460,	-0.977344368918489190,	-0.977333784929625080,	-0.977323198497426440,	-0.977312609621919790,	-0.977302018303131680,	-0.977291424541088300,	-0.977280828335816530,	
+-0.977270229687342670,	-0.977259628595693260,	-0.977249025060894840,	-0.977238419082973820,	-0.977227810661956520,	-0.977217199797869920,	-0.977206586490740330,	-0.977195970740594280,	
+-0.977185352547458310,	-0.977174731911358950,	-0.977164108832322740,	-0.977153483310376210,	-0.977142855345546010,	-0.977132224937858670,	-0.977121592087340620,	-0.977110956794018830,	
+-0.977100319057919500,	-0.977089678879069500,	-0.977079036257495260,	-0.977068391193223200,	-0.977057743686280400,	-0.977047093736693180,	-0.977036441344488300,	-0.977025786509692300,	
+-0.977015129232331800,	-0.977004469512433580,	-0.976993807350024060,	-0.976983142745130100,	-0.976972475697778230,	-0.976961806207995000,	-0.976951134275807490,	-0.976940459901242120,	
+-0.976929783084325540,	-0.976919103825084620,	-0.976908422123545780,	-0.976897737979735780,	-0.976887051393681700,	-0.976876362365409870,	-0.976865670894947250,	-0.976854976982320380,	
+-0.976844280627556020,	-0.976833581830681030,	-0.976822880591722060,	-0.976812176910705990,	-0.976801470787659110,	-0.976790762222608850,	-0.976780051215581760,	-0.976769337766604350,	
+-0.976758621875703730,	-0.976747903542906530,	-0.976737182768239400,	-0.976726459551729430,	-0.976715733893403380,	-0.976705005793288010,	-0.976694275251410060,	-0.976683542267796520,	
+-0.976672806842474040,	-0.976662068975469590,	-0.976651328666809930,	-0.976640585916521700,	-0.976629840724632330,	-0.976619093091168230,	-0.976608343016156510,	-0.976597590499623910,	
+-0.976586835541597310,	-0.976576078142103340,	-0.976565318301169550,	-0.976554556018822350,	-0.976543791295088730,	-0.976533024129995760,	-0.976522254523570110,	-0.976511482475838850,	
+-0.976500707986828980,	-0.976489931056567230,	-0.976479151685080700,	-0.976468369872396050,	-0.976457585618540680,	-0.976446798923541360,	-0.976436009787425060,	-0.976425218210218770,	
+-0.976414424191949240,	-0.976403627732643780,	-0.976392828832329250,	-0.976382027491032640,	-0.976371223708781040,	-0.976360417485601320,	-0.976349608821520550,	-0.976338797716565840,	
+-0.976327984170764050,	-0.976317168184142380,	-0.976306349756727480,	-0.976295528888546980,	-0.976284705579627650,	-0.976273879829996580,	-0.976263051639680750,	-0.976252221008707340,	
+-0.976241387937103130,	-0.976230552424895650,	-0.976219714472111870,	-0.976208874078778770,	-0.976198031244923440,	-0.976187185970573080,	-0.976176338255754780,	-0.976165488100495530,	
+-0.976154635504822620,	-0.976143780468762930,	-0.976132922992344000,	-0.976122063075592790,	-0.976111200718536300,	-0.976100335921201930,	-0.976089468683616680,	-0.976078599005807510,	
+-0.976067726887802190,	-0.976056852329627360,	-0.976045975331310540,	-0.976035095892878730,	-0.976024214014359240,	-0.976013329695779140,	-0.976002442937165760,	-0.975991553738546180,	
+-0.975980662099947600,	-0.975969768021397570,	-0.975958871502923150,	-0.975947972544551460,	-0.975937071146309900,	-0.975926167308225680,	-0.975915261030325780,	-0.975904352312637950,	
+-0.975893441155189280,	-0.975882527558006970,	-0.975871611521118340,	-0.975860693044550700,	-0.975849772128331240,	-0.975838848772487500,	-0.975827922977046570,	-0.975816994742035760,	
+-0.975806064067482380,	-0.975795130953413970,	-0.975784195399857720,	-0.975773257406841070,	-0.975762316974391200,	-0.975751374102535430,	-0.975740428791301300,	-0.975729481040716220,	
+-0.975718530850807290,	-0.975707578221602150,	-0.975696623153128000,	-0.975685665645412370,	-0.975674705698482580,	-0.975663743312365940,	-0.975652778487089980,	-0.975641811222681900,	
+-0.975630841519169460,	-0.975619869376579850,	-0.975608894794940730,	-0.975597917774279290,	-0.975586938314622950,	-0.975575956415999260,	-0.975564972078435730,	-0.975553985301959800,	
+-0.975542996086599000,	-0.975532004432380640,	-0.975521010339332250,	-0.975510013807481370,	-0.975499014836855420,	-0.975488013427481930,	-0.975477009579388320,	-0.975466003292602250,	
+-0.975454994567151230,	-0.975443983403062710,	-0.975432969800364200,	-0.975421953759083360,	-0.975410935279247380,	-0.975399914360884250,	-0.975388891004021370,	-0.975377865208686190,	
+-0.975366836974906450,	-0.975355806302709570,	-0.975344773192123090,	-0.975333737643174770,	-0.975322699655892130,	-0.975311659230302500,	-0.975300616366433950,	-0.975289571064313800,	
+-0.975278523323969800,	-0.975267473145429390,	-0.975256420528720410,	-0.975245365473870090,	-0.975234307980906600,	-0.975223248049857380,	-0.975212185680749970,	-0.975201120873612100,	
+-0.975190053628471440,	-0.975178983945355740,	-0.975167911824292410,	-0.975156837265309440,	-0.975145760268434360,	-0.975134680833694590,	-0.975123598961118440,	-0.975112514650733230,	
+-0.975101427902566710,	-0.975090338716646630,	-0.975079247093000530,	-0.975068153031656500,	-0.975057056532642070,	-0.975045957595985000,	-0.975034856221713040,	-0.975023752409853950,	
+-0.975012646160435480,	-0.975001537473485390,	-0.974990426349031550,	-0.974979312787101480,	-0.974968196787723060,	-0.974957078350924270,	-0.974945957476732850,	-0.974934834165176460,	
+-0.974923708416283060,	-0.974912580230080320,	-0.974901449606595970,	-0.974890316545858230,	-0.974879181047894620,	-0.974868043112733120,	-0.974856902740401490,	-0.974845759930927590,	
+-0.974834614684339300,	-0.974823467000664470,	-0.974812316879930970,	-0.974801164322166460,	-0.974790009327399340,	-0.974778851895657050,	-0.974767692026967780,	-0.974756529721359180,	
+-0.974745364978859330,	-0.974734197799495770,	-0.974723028183296920,	-0.974711856130290540,	-0.974700681640504610,	-0.974689504713966870,	-0.974678325350705420,	-0.974667143550748130,	
+-0.974655959314122970,	-0.974644772640857910,	-0.974633583530980730,	-0.974622391984519830,	-0.974611198001502870,	-0.974600001581957920,	-0.974588802725913080,	-0.974577601433396110,	
+-0.974566397704434980,	-0.974555191539058120,	-0.974543982937293160,	-0.974532771899168320,	-0.974521558424711550,	-0.974510342513950860,	-0.974499124166914310,	-0.974487903383630010,	
+-0.974476680164125920,	-0.974465454508430140,	-0.974454226416570420,	-0.974442995888575410,	-0.974431762924472980,	-0.974420527524291090,	-0.974409289688057840,	-0.974398049415801220,	
+-0.974386806707549620,	-0.974375561563331050,	-0.974364313983173580,	-0.974353063967105300,	-0.974341811515154420,	-0.974330556627348910,	-0.974319299303717080,	-0.974308039544287020,	
+-0.974296777349086820,	-0.974285512718144450,	-0.974274245651488570,	-0.974262976149147030,	-0.974251704211148040,	-0.974240429837519790,	-0.974229153028290500,	-0.974217873783488120,	
+-0.974206592103141310,	-0.974195307987277940,	-0.974184021435926310,	-0.974172732449114620,	-0.974161441026871190,	-0.974150147169223990,	-0.974138850876201560,	-0.974127552147831980,	
+-0.974116250984143340,	-0.974104947385164180,	-0.974093641350922690,	-0.974082332881447190,	-0.974071021976765760,	-0.974059708636906720,	-0.974048392861898370,	-0.974037074651769140,	
+-0.974025754006547230,	-0.974014430926260940,	-0.974003105410938600,	-0.973991777460608390,	-0.973980447075298850,	-0.973969114255038180,	-0.973957778999854700,	-0.973946441309776590,	
+-0.973935101184832620,	-0.973923758625050760,	-0.973912413630459660,	-0.973901066201087410,	-0.973889716336962530,	-0.973878364038113230,	-0.973867009304568150,	-0.973855652136355500,	
+-0.973844292533503800,	-0.973832930496041360,	-0.973821566023996610,	-0.973810199117397860,	-0.973798829776273740,	-0.973787458000652470,	-0.973776083790562570,	-0.973764707146032250,	
+-0.973753328067090360,	-0.973741946553765110,	-0.973730562606085040,	-0.973719176224078550,	-0.973707787407773970,	-0.973696396157200050,	-0.973685002472385210,	-0.973673606353357870,	
+-0.973662207800146450,	-0.973650806812779600,	-0.973639403391285630,	-0.973627997535693180,	-0.973616589246030780,	-0.973605178522326860,	-0.973593765364609840,	-0.973582349772908580,	
+-0.973570931747251400,	-0.973559511287666930,	-0.973548088394183720,	-0.973536663066830180,	-0.973525235305634950,	-0.973513805110626680,	-0.973502372481834020,	-0.973490937419285270,	
+-0.973479499923009310,	-0.973468059993034540,	-0.973456617629389730,	-0.973445172832103300,	-0.973433725601203890,	-0.973422275936720040,	-0.973410823838680610,	-0.973399369307114240,	
+-0.973387912342049360,	-0.973376452943514710,	-0.973364991111538960,	-0.973353526846150510,	-0.973342060147378450,	-0.973330591015251210,	-0.973319119449797540,	-0.973307645451046090,	
+-0.973296169019025490,	-0.973284690153764510,	-0.973273208855291670,	-0.973261725123635960,	-0.973250238958825680,	-0.973238750360890030,	-0.973227259329857430,	-0.973215765865756750,	
+-0.973204269968616640,	-0.973192771638465850,	-0.973181270875332900,	-0.973169767679247010,	-0.973158262050236700,	-0.973146753988330730,	-0.973135243493557960,	-0.973123730565946920,	
+-0.973112215205526710,	-0.973100697412325850,	-0.973089177186373330,	-0.973077654527697790,	-0.973066129436327980,	-0.973054601912292980,	-0.973043071955621560,	-0.973031539566342360,	
+-0.973020004744484360,	-0.973008467490076190,	-0.972996927803146950,	-0.972985385683725500,	-0.972973841131840490,	-0.972962294147521000,	-0.972950744730795680,	-0.972939192881693500,	
+-0.972927638600243340,	-0.972916081886474160,	-0.972904522740414720,	-0.972892961162093780,	-0.972881397151540650,	-0.972869830708783970,	-0.972858261833852710,	-0.972846690526775860,	
+-0.972835116787582050,	-0.972823540616300720,	-0.972811962012960500,	-0.972800380977590250,	-0.972788797510219180,	-0.972777211610876160,	-0.972765623279590040,	-0.972754032516389810,	
+-0.972742439321304550,	-0.972730843694363250,	-0.972719245635594530,	-0.972707645145027940,	-0.972696042222692240,	-0.972684436868616500,	-0.972672829082829590,	-0.972661218865360610,	
+-0.972649606216238420,	-0.972637991135492430,	-0.972626373623151410,	-0.972614753679244440,	-0.972603131303800720,	-0.972591506496849000,	-0.972579879258418600,	-0.972568249588538490,	
+-0.972556617487237760,	-0.972544982954545280,	-0.972533345990490570,	-0.972521706595102510,	-0.972510064768410180,	-0.972498420510442660,	-0.972486773821229060,	-0.972475124700798330,	
+-0.972463473149180020,	-0.972451819166403000,	-0.972440162752496450,	-0.972428503907489470,	-0.972416842631411260,	-0.972405178924291010,	-0.972393512786157710,	-0.972381844217040660,	
+-0.972370173216968840,	-0.972358499785971770,	-0.972346823924078340,	-0.972335145631317950,	-0.972323464907719700,	-0.972311781753312790,	-0.972300096168126180,	-0.972288408152189640,	
+-0.972276717705532030,	-0.972265024828182560,	-0.972253329520170520,	-0.972241631781525230,	-0.972229931612275890,	-0.972218229012451580,	-0.972206523982081850,	-0.972194816521195770,	
+-0.972183106629822320,	-0.972171394307991490,	-0.972159679555732130,	-0.972147962373073440,	-0.972136242760044960,	-0.972124520716675660,	-0.972112796242995290,	-0.972101069339032840,	
+-0.972089340004817840,	-0.972077608240379360,	-0.972065874045746960,	-0.972054137420949820,	-0.972042398366017360,	-0.972030656880978890,	-0.972018912965863740,	-0.972007166620701190,	
+-0.971995417845520900,	-0.971983666640352070,	-0.971971913005224010,	-0.971960156940166240,	-0.971948398445208080,	-0.971936637520378620,	-0.971924874165707830,	-0.971913108381224910,	
+-0.971901340166959170,	-0.971889569522940140,	-0.971877796449197140,	-0.971866020945759580,	-0.971854243012657100,	-0.971842462649918910,	-0.971830679857574430,	-0.971818894635653410,	
+-0.971807106984185150,	-0.971795316903199090,	-0.971783524392724860,	-0.971771729452791670,	-0.971759932083429030,	-0.971748132284666830,	-0.971736330056534260,	-0.971724525399060850,	
+-0.971712718312276010,	-0.971700908796209520,	-0.971689096850890780,	-0.971677282476349210,	-0.971665465672614470,	-0.971653646439715860,	-0.971641824777683240,	-0.971630000686546150,	
+-0.971618174166334110,	-0.971606345217076560,	-0.971594513838803240,	-0.971582680031543360,	-0.971570843795326990,	-0.971559005130183450,	-0.971547164036142500,	-0.971535320513233550,	
+-0.971523474561486360,	-0.971511626180930450,	-0.971499775371595490,	-0.971487922133511090,	-0.971476066466706920,	-0.971464208371212390,	-0.971452347847057470,	-0.971440484894271710,	
+-0.971428619512884730,	-0.971416751702926300,	-0.971404881464425610,	-0.971393008797413080,	-0.971381133701917920,	-0.971369256177969990,	-0.971357376225598920,	-0.971345493844834370,	
+-0.971333609035706090,	-0.971321721798243830,	-0.971309832132477240,	-0.971297940038436060,	-0.971286045516149830,	-0.971274148565648750,	-0.971262249186962250,	-0.971250347380120060,	
+-0.971238443145152060,	-0.971226536482088010,	-0.971214627390957320,	-0.971202715871790300,	-0.971190801924616600,	-0.971178885549465740,	-0.971166966746367710,	-0.971155045515352260,	
+-0.971143121856449240,	-0.971131195769688430,	-0.971119267255099560,	-0.971107336312712400,	-0.971095402942557030,	-0.971083467144663090,	-0.971071528919060680,	-0.971059588265779320,	
+-0.971047645184848980,	-0.971035699676299320,	-0.971023751740160650,	-0.971011801376462590,	-0.970999848585235030,	-0.970987893366507930,	-0.970975935720310930,	-0.970963975646674250,	
+-0.970952013145627510,	-0.970940048217200810,	-0.970928080861423790,	-0.970916111078326760,	-0.970904138867939360,	-0.970892164230291790,	-0.970880187165413690,	-0.970868207673335150,	
+-0.970856225754085810,	-0.970844241407696210,	-0.970832254634195980,	-0.970820265433615100,	-0.970808273805983670,	-0.970796279751331430,	-0.970784283269688460,	-0.970772284361084870,	
+-0.970760283025550510,	-0.970748279263115470,	-0.970736273073809610,	-0.970724264457663130,	-0.970712253414706130,	-0.970700239944968350,	-0.970688224048480100,	-0.970676205725271020,	
+-0.970664184975371660,	-0.970652161798811750,	-0.970640136195621510,	-0.970628108165830890,	-0.970616077709470120,	-0.970604044826569030,	-0.970592009517157850,	-0.970579971781266650,	
+-0.970567931618925520,	-0.970555889030164430,	-0.970543844015013700,	-0.970531796573503520,	-0.970519746705663660,	-0.970507694411524620,	-0.970495639691116190,	-0.970483582544468540,	
+-0.970471522971612100,	-0.970459460972576850,	-0.970447396547392980,	-0.970435329696090590,	-0.970423260418699970,	-0.970411188715251120,	-0.970399114585774330,	-0.970387038030299690,	
+-0.970374959048857290,	-0.970362877641477660,	-0.970350793808190890,	-0.970338707549027070,	-0.970326618864016610,	-0.970314527753189490,	-0.970302434216575800,	-0.970290338254206410,	
+-0.970278239866111060,	-0.970266139052320060,	-0.970254035812863850,	-0.970241930147772490,	-0.970229822057076200,	-0.970217711540805490,	-0.970205598598990470,	-0.970193483231661210,	
+-0.970181365438848480,	-0.970169245220582340,	-0.970157122576893130,	-0.970144997507811020,	-0.970132870013366460,	-0.970120740093589510,	-0.970108607748510930,	-0.970096472978160820,	
+-0.970084335782569580,	-0.970072196161767430,	-0.970060054115784780,	-0.970047909644652040,	-0.970035762748399530,	-0.970023613427057670,	-0.970011461680656660,	-0.969999307509226800,	
+-0.969987150912798970,	-0.969974991891403240,	-0.969962830445069920,	-0.969950666573829670,	-0.969938500277712450,	-0.969926331556749230,	-0.969914160410970230,	-0.969901986840405740,	
+-0.969889810845086300,	-0.969877632425042320,	-0.969865451580304350,	-0.969853268310902680,	-0.969841082616867860,	-0.969828894498230290,	-0.969816703955020290,	-0.969804510987268830,	
+-0.969792315595006000,	-0.969780117778262340,	-0.969767917537068480,	-0.969755714871454840,	-0.969743509781451630,	-0.969731302267089810,	-0.969719092328399810,	-0.969706879965412160,	
+-0.969694665178157170,	-0.969682447966665580,	-0.969670228330967940,	-0.969658006271094660,	-0.969645781787076280,	-0.969633554878943320,	-0.969621325546726750,	-0.969609093790456790,	
+-0.969596859610164060,	-0.969584623005879220,	-0.969572383977632900,	-0.969560142525455300,	-0.969547898649377630,	-0.969535652349430180,	-0.969523403625643600,	-0.969511152478048420,	
+-0.969498898906675510,	-0.969486642911555290,	-0.969474384492718500,	-0.969462123650195680,	-0.969449860384017370,	-0.969437594694214640,	-0.969425326580817930,	-0.969413056043857860,	
+-0.969400783083365190,	-0.969388507699370460,	-0.969376229891904420,	-0.969363949660997930,	-0.969351667006681520,	-0.969339381928985940,	-0.969327094427942070,	-0.969314804503580320,	
+-0.969302512155931550,	-0.969290217385026520,	-0.969277920190895980,	-0.969265620573570690,	-0.969253318533081050,	-0.969241014069458400,	-0.969228707182733130,	-0.969216397872936120,	
+-0.969204086140098120,	-0.969191771984249660,	-0.969179455405422050,	-0.969167136403645820,	-0.969154814978951620,	-0.969142491131370520,	-0.969130164860933170,	-0.969117836167670330,	
+-0.969105505051612970,	-0.969093171512791840,	-0.969080835551237700,	-0.969068497166981400,	-0.969056156360053930,	-0.969043813130486150,	-0.969031467478308820,	-0.969019119403552900,	
+-0.969006768906249040,	-0.968994415986428100,	-0.968982060644121400,	-0.968969702879359460,	-0.968957342692173260,	-0.968944980082593780,	-0.968932615050651870,	-0.968920247596378290,	
+-0.968907877719804240,	-0.968895505420960370,	-0.968883130699877530,	-0.968870753556587140,	-0.968858373991119850,	-0.968845992003506630,	-0.968833607593778460,	-0.968821220761966200,	
+-0.968808831508100710,	-0.968796439832213420,	-0.968784045734334960,	-0.968771649214496430,	-0.968759250272728690,	-0.968746848909062930,	-0.968734445123529910,	-0.968722038916160930,	
+-0.968709630286986760,	-0.968697219236038350,	-0.968684805763347030,	-0.968672389868943770,	-0.968659971552859540,	-0.968647550815125320,	-0.968635127655772310,	-0.968622702074831140,	
+-0.968610274072333580,	-0.968597843648310250,	-0.968585410802792260,	-0.968572975535810900,	-0.968560537847396930,	-0.968548097737581770,	-0.968535655206396280,	-0.968523210253871670,	
+-0.968510762880039010,	-0.968498313084929290,	-0.968485860868573910,	-0.968473406231003970,	-0.968460949172250450,	-0.968448489692344540,	-0.968436027791317210,	-0.968423563469200110,	
+-0.968411096726023990,	-0.968398627561820160,	-0.968386155976619810,	-0.968373681970454040,	-0.968361205543354140,	-0.968348726695351100,	-0.968336245426476340,	-0.968323761736760940,	
+-0.968311275626235870,	-0.968298787094932890,	-0.968286296142882860,	-0.968273802770117210,	-0.968261306976666900,	-0.968248808762563470,	-0.968236308127837670,	-0.968223805072521370,	
+-0.968211299596645650,	-0.968198791700241590,	-0.968186281383340620,	-0.968173768645973820,	-0.968161253488172720,	-0.968148735909968420,	-0.968136215911392320,	-0.968123693492475400,	
+-0.968111168653249530,	-0.968098641393745800,	-0.968086111713995390,	-0.968073579614029620,	-0.968061045093880020,	-0.968048508153577570,	-0.968035968793154010,	-0.968023427012640550,	
+-0.968010882812068600,	-0.967998336191469360,	-0.967985787150874240,	-0.967973235690314790,	-0.967960681809822200,	-0.967948125509427880,	-0.967935566789163040,	-0.967923005649059420,	
+-0.967910442089148340,	-0.967897876109461210,	-0.967885307710029340,	-0.967872736890884270,	-0.967860163652057070,	-0.967847587993579730,	-0.967835009915483320,	-0.967822429417799500,	
+-0.967809846500559570,	-0.967797261163794940,	-0.967784673407537270,	-0.967772083231817850,	-0.967759490636668220,	-0.967746895622119910,	-0.967734298188204110,	-0.967721698334952810,	
+-0.967709096062397300,	-0.967696491370569010,	-0.967683884259499470,	-0.967671274729219990,	-0.967658662779762650,	-0.967646048411158530,	-0.967633431623439400,	-0.967620812416636560,	
+-0.967608190790781750,	-0.967595566745906520,	-0.967582940282042280,	-0.967570311399220780,	-0.967557680097473450,	-0.967545046376831700,	-0.967532410237327500,	-0.967519771678992390,	
+-0.967507130701857790,	-0.967494487305955330,	-0.967481841491316660,	-0.967469193257973200,	-0.967456542605957040,	-0.967443889535299470,	-0.967431234046032150,	-0.967418576138186710,	
+-0.967405915811794910,	-0.967393253066888280,	-0.967380587903498570,	-0.967367920321657300,	-0.967355250321396130,	-0.967342577902746910,	-0.967329903065741400,	-0.967317225810411020,	
+-0.967304546136787620,	-0.967291864044902860,	-0.967279179534788150,	-0.967266492606475790,	-0.967253803259997210,	-0.967241111495384050,	-0.967228417312668180,	-0.967215720711881220,	
+-0.967203021693054940,	-0.967190320256221200,	-0.967177616401411640,	-0.967164910128657680,	-0.967152201437991850,	-0.967139490329445460,	-0.967126776803050260,	-0.967114060858838220,	
+-0.967101342496840990,	-0.967088621717090090,	-0.967075898519617950,	-0.967063172904456090,	-0.967050444871636270,	-0.967037714421190350,	-0.967024981553150200,	-0.967012246267547450,	
+-0.966999508564414190,	-0.966986768443782170,	-0.966974025905683150,	-0.966961280950148880,	-0.966948533577211670,	-0.966935783786903040,	-0.966923031579255080,	-0.966910276954299430,	
+-0.966897519912067850,	-0.966884760452592750,	-0.966871998575905780,	-0.966859234282038790,	-0.966846467571023660,	-0.966833698442892460,	-0.966820926897676960,	-0.966808152935409120,	
+-0.966795376556120910,	-0.966782597759844320,	-0.966769816546610870,	-0.966757032916453210,	-0.966744246869402970,	-0.966731458405492130,	-0.966718667524752550,	-0.966705874227216430,	
+-0.966693078512915300,	-0.966680280381881700,	-0.966667479834147470,	-0.966654676869744490,	-0.966641871488704840,	-0.966629063691060500,	-0.966616253476843430,	-0.966603440846085850,	
+-0.966590625798819600,	-0.966577808335076560,	-0.966564988454889250,	-0.966552166158289540,	-0.966539341445309290,	-0.966526514315980690,	-0.966513684770335950,	-0.966500852808406590,	
+-0.966488018430225470,	-0.966475181635824240,	-0.966462342425234990,	-0.966449500798490010,	-0.966436656755621180,	-0.966423810296660800,	-0.966410961421640850,	-0.966398110130593510,	
+-0.966385256423550660,	-0.966372400300544830,	-0.966359541761608100,	-0.966346680806772440,	-0.966333817436070050,	-0.966320951649533240,	-0.966308083447193770,	-0.966295212829084260,	
+-0.966282339795236810,	-0.966269464345683500,	-0.966256586480456430,	-0.966243706199587990,	-0.966230823503110290,	-0.966217938391055520,	-0.966205050863455870,	-0.966192160920343550,	
+-0.966179268561750740,	-0.966166373787709860,	-0.966153476598253120,	-0.966140576993412600,	-0.966127674973220720,	-0.966114770537709440,	-0.966101863686911420,	-0.966088954420858740,	
+-0.966076042739583700,	-0.966063128643118500,	-0.966050212131495560,	-0.966037293204746960,	-0.966024371862905240,	-0.966011448106002590,	-0.965998521934071320,	-0.965985593347143400,	
+-0.965972662345251810,	-0.965959728928428630,	-0.965946793096706060,	-0.965933854850116510,	-0.965920914188692080,	-0.965907971112465620,	-0.965895025621469230,	-0.965882077715735310,	
+-0.965869127395296180,	-0.965856174660184140,	-0.965843219510431730,	-0.965830261946071360,	-0.965817301967135220,	-0.965804339573655860,	-0.965791374765665460,	-0.965778407543196770,	
+-0.965765437906282110,	-0.965752465854953890,	-0.965739491389244420,	-0.965726514509186230,	-0.965713535214811620,	-0.965700553506153360,	-0.965687569383243740,	-0.965674582846115070,	
+-0.965661593894800110,	-0.965648602529331050,	-0.965635608749740530,	-0.965622612556060970,	-0.965609613948324900,	-0.965596612926564510,	-0.965583609490812900,	-0.965570603641102250,	
+-0.965557595377465110,	-0.965544584699933870,	-0.965531571608541310,	-0.965518556103319490,	-0.965505538184301510,	-0.965492517851519790,	-0.965479495105006640,	-0.965466469944794900,	
+-0.965453442370916900,	-0.965440412383405280,	-0.965427379982292670,	-0.965414345167611600,	-0.965401307939394600,	-0.965388268297674210,	-0.965375226242483290,	-0.965362181773854360,	
+-0.965349134891819950,	-0.965336085596412710,	-0.965323033887665050,	-0.965309979765609950,	-0.965296923230280050,	-0.965283864281707760,	-0.965270802919925730,	-0.965257739144966820,	
+-0.965244672956863450,	-0.965231604355648480,	-0.965218533341354550,	-0.965205459914014190,	-0.965192384073659930,	-0.965179305820325070,	-0.965166225154041820,	-0.965153142074843040,	
+-0.965140056582761470,	-0.965126968677829430,	-0.965113878360080220,	-0.965100785629546380,	-0.965087690486260530,	-0.965074592930255440,	-0.965061492961563960,	-0.965048390580218630,	
+-0.965035285786252420,	-0.965022178579697850,	-0.965009068960588020,	-0.964995956928955120,	-0.964982842484832680,	-0.964969725628253120,	-0.964956606359249180,	-0.964943484677853740,	
+-0.964930360584099640,	-0.964917234078019440,	-0.964904105159646310,	-0.964890973829012900,	-0.964877840086152070,	-0.964864703931096690,	-0.964851565363879500,	-0.964838424384533490,	
+-0.964825280993091280,	-0.964812135189585970,	-0.964798986974050090,	-0.964785836346516930,	-0.964772683307019150,	-0.964759527855589720,	-0.964746369992261490,	-0.964733209717067220,	
+-0.964720047030039770,	-0.964706881931212460,	-0.964693714420617910,	-0.964680544498289110,	-0.964667372164258910,	-0.964654197418560290,	-0.964641020261226220,	-0.964627840692289570,	
+-0.964614658711783310,	-0.964601474319740190,	-0.964588287516193630,	-0.964575098301176270,	-0.964561906674721190,	-0.964548712636861370,	-0.964535516187629780,	-0.964522317327059180,	
+-0.964509116055182970,	-0.964495912372034030,	-0.964482706277645320,	-0.964469497772049820,	-0.964456286855280510,	-0.964443073527370580,	-0.964429857788352880,	-0.964416639638260630,	
+-0.964403419077126680,	-0.964390196104984000,	-0.964376970721866010,	-0.964363742927805690,	-0.964350512722836010,	-0.964337280106989940,	-0.964324045080300560,	-0.964310807642801190,	
+-0.964297567794524910,	-0.964284325535504580,	-0.964271080865773510,	-0.964257833785364780,	-0.964244584294311480,	-0.964231332392646580,	-0.964218078080403500,	-0.964204821357615090,	
+-0.964191562224314570,	-0.964178300680535230,	-0.964165036726310150,	-0.964151770361672540,	-0.964138501586655480,	-0.964125230401292170,	-0.964111956805615570,	-0.964098680799659210,	
+-0.964085402383456300,	-0.964072121557039810,	-0.964058838320442920,	-0.964045552673699070,	-0.964032264616841330,	-0.964018974149902900,	-0.964005681272916970,	-0.963992385985916740,	
+-0.963979088288935640,	-0.963965788182006960,	-0.963952485665163670,	-0.963939180738439320,	-0.963925873401866860,	-0.963912563655479620,	-0.963899251499311100,	-0.963885936933394530,	
+-0.963872619957763080,	-0.963859300572450060,	-0.963845978777488790,	-0.963832654572912560,	-0.963819327958754800,	-0.963805998935048590,	-0.963792667501827240,	-0.963779333659124380,	
+-0.963765997406973220,	-0.963752658745407050,	-0.963739317674459310,	-0.963725974194163280,	-0.963712628304551950,	-0.963699280005659410,	-0.963685929297518620,	-0.963672576180163000,	
+-0.963659220653625970,	-0.963645862717940840,	-0.963632502373141020,	-0.963619139619260050,	-0.963605774456331220,	-0.963592406884387850,	-0.963579036903463360,	-0.963565664513591490,	
+-0.963552289714805330,	-0.963538912507138520,	-0.963525532890624480,	-0.963512150865296400,	-0.963498766431188040,	-0.963485379588332910,	-0.963471990336764230,	-0.963458598676515620,	
+-0.963445204607620510,	-0.963431808130112420,	-0.963418409244024780,	-0.963405007949391100,	-0.963391604246244930,	-0.963378198134619450,	-0.963364789614548740,	-0.963351378686066130,	
+-0.963337965349204910,	-0.963324549603998940,	-0.963311131450481530,	-0.963297710888686100,	-0.963284287918646510,	-0.963270862540396290,	-0.963257434753968970,	-0.963244004559397960,	
+-0.963230571956717020,	-0.963217136945959560,	-0.963203699527159340,	-0.963190259700349880,	-0.963176817465564490,	-0.963163372822837260,	-0.963149925772201710,	-0.963136476313691260,	
+-0.963123024447339660,	-0.963109570173180440,	-0.963096113491247020,	-0.963082654401573700,	-0.963069192904193680,	-0.963055728999140600,	-0.963042262686448320,	-0.963028793966150260,	
+-0.963015322838280290,	-0.963001849302872030,	-0.962988373359959130,	-0.962974895009575120,	-0.962961414251753970,	-0.962947931086529430,	-0.962934445513934920,	-0.962920957534004420,	
+-0.962907467146771450,	-0.962893974352269640,	-0.962880479150533100,	-0.962866981541595330,	-0.962853481525490110,	-0.962839979102251280,	-0.962826474271912370,	-0.962812967034507360,	
+-0.962799457390069890,	-0.962785945338633820,	-0.962772430880232900,	-0.962758914014900660,	-0.962745394742671290,	-0.962731873063578550,	-0.962718348977656070,	-0.962704822484937720,	
+-0.962691293585457020,	-0.962677762279248390,	-0.962664228566345370,	-0.962650692446781700,	-0.962637153920591350,	-0.962623612987808070,	-0.962610069648465850,	-0.962596523902598420,	
+-0.962582975750239660,	-0.962569425191423410,	-0.962555872226183440,	-0.962542316854554050,	-0.962528759076568760,	-0.962515198892261670,	-0.962501636301666630,	-0.962488071304817390,	
+-0.962474503901747710,	-0.962460934092492120,	-0.962447361877084130,	-0.962433787255557730,	-0.962420210227946880,	-0.962406630794285570,	-0.962393048954607530,	-0.962379464708946970,	
+-0.962365878057337750,	-0.962352288999813620,	-0.962338697536408880,	-0.962325103667157510,	-0.962311507392093370,	-0.962297908711250430,	-0.962284307624662770,	-0.962270704132364040,	
+-0.962257098234388870,	-0.962243489930770910,	-0.962229879221544240,	-0.962216266106742820,	-0.962202650586400750,	-0.962189032660552000,	-0.962175412329230760,	-0.962161789592471010,	
+-0.962148164450306490,	-0.962134536902771840,	-0.962120906949900820,	-0.962107274591727510,	-0.962093639828286110,	-0.962080002659610470,	-0.962066363085734680,	-0.962052721106693150,	
+-0.962039076722519870,	-0.962025429933248910,	-0.962011780738914360,	-0.961998129139550410,	-0.961984475135191030,	-0.961970818725870540,	-0.961957159911623010,	-0.961943498692482520,	
+-0.961929835068483060,	-0.961916169039659260,	-0.961902500606045100,	-0.961888829767674650,	-0.961875156524582110,	-0.961861480876801460,	-0.961847802824367330,	-0.961834122367313690,	
+-0.961820439505674750,	-0.961806754239484700,	-0.961793066568777720,	-0.961779376493588130,	-0.961765684013950130,	-0.961751989129897900,	-0.961738291841465640,	-0.961724592148687440,	
+-0.961710890051598040,	-0.961697185550231430,	-0.961683478644621780,	-0.961669769334803530,	-0.961656057620810740,	-0.961642343502677630,	-0.961628626980438940,	-0.961614908054128640,	
+-0.961601186723781030,	-0.961587462989430540,	-0.961573736851111360,	-0.961560008308857790,	-0.961546277362704260,	-0.961532544012684950,	-0.961518808258834180,	-0.961505070101186580,	
+-0.961491329539776230,	-0.961477586574637550,	-0.961463841205804970,	-0.961450093433312780,	-0.961436343257195180,	-0.961422590677486920,	-0.961408835694222090,	-0.961395078307435310,	
+-0.961381318517160690,	-0.961367556323432850,	-0.961353791726286210,	-0.961340024725754970,	-0.961326255321873660,	-0.961312483514676570,	-0.961298709304198360,	-0.961284932690473550,	
+-0.961271153673536330,	-0.961257372253421230,	-0.961243588430162670,	-0.961229802203794950,	-0.961216013574352930,	-0.961202222541870820,	-0.961188429106383250,	-0.961174633267924630,	
+-0.961160835026529380,	-0.961147034382232040,	-0.961133231335067120,	-0.961119425885069050,	-0.961105618032272570,	-0.961091807776711660,	-0.961077995118421510,	-0.961064180057436430,	
+-0.961050362593790840,	-0.961036542727519370,	-0.961022720458656330,	-0.961008895787236690,	-0.960995068713294760,	-0.960981239236865290,	-0.960967407357982580,	-0.960953573076681500,	
+-0.960939736392996350,	-0.960925897306961980,	-0.960912055818612830,	-0.960898211927983410,	-0.960884365635108370,	-0.960870516940022680,	-0.960856665842760640,	-0.960842812343356890,	
+-0.960828956441846180,	-0.960815098138263050,	-0.960801237432641900,	-0.960787374325017930,	-0.960773508815425560,	-0.960759640903899310,	-0.960745770590474060,	-0.960731897875184320,	
+-0.960718022758064950,	-0.960704145239150380,	-0.960690265318475570,	-0.960676382996074720,	-0.960662498271983250,	-0.960648611146235560,	-0.960634721618866320,	-0.960620829689910250,	
+-0.960606935359402110,	-0.960593038627376330,	-0.960579139493868310,	-0.960565237958912350,	-0.960551334022543330,	-0.960537427684796000,	-0.960523518945705090,	-0.960509607805305370,	
+-0.960495694263631680,	-0.960481778320718680,	-0.960467859976601000,	-0.960453939231313950,	-0.960440016084892050,	-0.960426090537370160,	-0.960412162588782920,	-0.960398232239165320,	
+-0.960384299488551970,	-0.960370364336978090,	-0.960356426784478190,	-0.960342486831087360,	-0.960328544476840240,	-0.960314599721771800,	-0.960300652565916790,	-0.960286703009310180,	
+-0.960272751051986840,	-0.960258796693981620,	-0.960244839935329160,	-0.960230880776064890,	-0.960216919216223320,	-0.960202955255839540,	-0.960188988894948300,	-0.960175020133584360,	
+-0.960161048971783230,	-0.960147075409579330,	-0.960133099447007870,	-0.960119121084103580,	-0.960105140320901440,	-0.960091157157436540,	-0.960077171593743730,	-0.960063183629857870,	
+-0.960049193265814170,	-0.960035200501647260,	-0.960021205337392550,	-0.960007207773084790,	-0.959993207808759070,	-0.959979205444450370,	-0.959965200680193640,	-0.959951193516023650,	
+-0.959937183951975800,	-0.959923171988085190,	-0.959909157624386560,	-0.959895140860914990,	-0.959881121697705560,	-0.959867100134793370,	-0.959853076172213490,	-0.959839049810000900,	
+-0.959825021048190340,	-0.959810989886817570,	-0.959796956325917330,	-0.959782920365524590,	-0.959768882005674670,	-0.959754841246402530,	-0.959740798087742930,	-0.959726752529731720,	
+-0.959712704572403540,	-0.959698654215793590,	-0.959684601459937060,	-0.959670546304869030,	-0.959656488750624590,	-0.959642428797238930,	-0.959628366444747250,	-0.959614301693184400,	
+-0.959600234542586030,	-0.959586164992987100,	-0.959572093044422700,	-0.959558018696928140,	-0.959543941950538490,	-0.959529862805288740,	-0.959515781261214510,	-0.959501697318350890,	
+-0.959487610976733070,	-0.959473522236396150,	-0.959459431097375530,	-0.959445337559706180,	-0.959431241623423640,	-0.959417143288562870,	-0.959403042555159290,	-0.959388939423247880,	
+-0.959374833892864380,	-0.959360725964043760,	-0.959346615636821330,	-0.959332502911232400,	-0.959318387787311930,	-0.959304270265095680,	-0.959290150344618840,	-0.959276028025916610,	
+-0.959261903309024280,	-0.959247776193977280,	-0.959233646680810790,	-0.959219514769560130,	-0.959205380460260710,	-0.959191243752947840,	-0.959177104647656600,	-0.959162963144422950,	
+-0.959148819243281770,	-0.959134672944268570,	-0.959120524247418670,	-0.959106373152767590,	-0.959092219660350190,	-0.959078063770202550,	-0.959063905482359760,	-0.959049744796857120,	
+-0.959035581713730160,	-0.959021416233014290,	-0.959007248354744820,	-0.958993078078957280,	-0.958978905405687090,	-0.958964730334969320,	-0.958950552866839940,	-0.958936373001334270,	
+-0.958922190738487610,	-0.958908006078335480,	-0.958893819020913310,	-0.958879629566256390,	-0.958865437714400580,	-0.958851243465381310,	-0.958837046819233760,	-0.958822847775993690,	
+-0.958808646335696510,	-0.958794442498377640,	-0.958780236264072720,	-0.958766027632817260,	-0.958751816604646480,	-0.958737603179596330,	-0.958723387357702130,	-0.958709169138999620,	
+-0.958694948523524100,	-0.958680725511311230,	-0.958666500102396180,	-0.958652272296815270,	-0.958638042094603680,	-0.958623809495796840,	-0.958609574500430610,	-0.958595337108540390,	
+-0.958581097320161950,	-0.958566855135330580,	-0.958552610554082140,	-0.958538363576452280,	-0.958524114202476190,	-0.958509862432190050,	-0.958495608265629180,	-0.958481351702829440,	
+-0.958467092743826240,	-0.958452831388655000,	-0.958438567637352020,	-0.958424301489952610,	-0.958410032946492410,	-0.958395762007007160,	-0.958381488671532500,	-0.958367212940104190,	
+-0.958352934812757740,	-0.958338654289528910,	-0.958324371370453560,	-0.958310086055567000,	-0.958295798344905530,	-0.958281508238504440,	-0.958267215736399610,	-0.958252920838626790,	
+-0.958238623545221710,	-0.958224323856219810,	-0.958210021771657260,	-0.958195717291569720,	-0.958181410415992810,	-0.958167101144962510,	-0.958152789478514340,	-0.958138475416684290,	
+-0.958124158959507980,	-0.958109840107021270,	-0.958095518859259700,	-0.958081195216259670,	-0.958066869178056610,	-0.958052540744686380,	-0.958038209916184820,	-0.958023876692587710,	
+-0.958009541073930550,	-0.957995203060249880,	-0.957980862651581220,	-0.957966519847960440,	-0.957952174649423280,	-0.957937827056005720,	-0.957923477067743610,	-0.957909124684672820,	
+-0.957894769906829200,	-0.957880412734248400,	-0.957866053166966820,	-0.957851691205020120,	-0.957837326848444140,	-0.957822960097274860,	-0.957808590951548240,	-0.957794219411299830,	
+-0.957779845476566140,	-0.957765469147382810,	-0.957751090423785920,	-0.957736709305811230,	-0.957722325793494700,	-0.957707939886872420,	-0.957693551585980350,	-0.957679160890854250,	
+-0.957664767801530430,	-0.957650372318044290,	-0.957635974440432580,	-0.957621574168730840,	-0.957607171502975250,	-0.957592766443201680,	-0.957578358989445880,	-0.957563949141744590,	
+-0.957549536900133340,	-0.957535122264648210,	-0.957520705235325290,	-0.957506285812200650,	-0.957491863995310280,	-0.957477439784690240,	-0.957463013180376630,	-0.957448584182405420,	
+-0.957434152790812560,	-0.957419719005634610,	-0.957405282826907290,	-0.957390844254666810,	-0.957376403288949130,	-0.957361959929790340,	-0.957347514177226740,	-0.957333066031294420,	
+-0.957318615492029460,	-0.957304162559468040,	-0.957289707233646040,	-0.957275249514599860,	-0.957260789402365590,	-0.957246326896979300,	-0.957231861998477210,	-0.957217394706895150,	
+-0.957202925022270000,	-0.957188452944637390,	-0.957173978474033740,	-0.957159501610495120,	-0.957145022354057740,	-0.957130540704757560,	-0.957116056662631220,	-0.957101570227714800,	
+-0.957087081400044500,	-0.957072590179656400,	-0.957058096566586910,	-0.957043600560872120,	-0.957029102162548330,	-0.957014601371651840,	-0.957000098188218520,	-0.956985592612285220,	
+-0.956971084643888030,	-0.956956574283063020,	-0.956942061529846620,	-0.956927546384275020,	-0.956913028846384410,	-0.956898508916211420,	-0.956883986593792150,	-0.956869461879162890,	
+-0.956854934772360060,	-0.956840405273419850,	-0.956825873382378570,	-0.956811339099272630,	-0.956796802424138340,	-0.956782263357011890,	-0.956767721897929910,	-0.956753178046928720,	
+-0.956738631804044500,	-0.956724083169313790,	-0.956709532142772770,	-0.956694978724457750,	-0.956680422914405470,	-0.956665864712652250,	-0.956651304119234270,	-0.956636741134188060,	
+-0.956622175757549930,	-0.956607607989356400,	-0.956593037829643890,	-0.956578465278448810,	-0.956563890335807580,	-0.956549313001756270,	-0.956534733276331980,	-0.956520151159570790,	
+-0.956505566651509320,	-0.956490979752183890,	-0.956476390461630800,	-0.956461798779886910,	-0.956447204706988630,	-0.956432608242972270,	-0.956418009387874360,	-0.956403408141731530,	
+-0.956388804504580080,	-0.956374198476456660,	-0.956359590057397790,	-0.956344979247439890,	-0.956330366046619250,	-0.956315750454972970,	-0.956301132472537340,	-0.956286512099348900,	
+-0.956271889335444160,	-0.956257264180859660,	-0.956242636635631800,	-0.956228006699797570,	-0.956213374373393380,	-0.956198739656455740,	-0.956184102549021200,	-0.956169463051126380,	
+-0.956154821162807920,	-0.956140176884102470,	-0.956125530215046540,	-0.956110881155676550,	-0.956096229706029590,	-0.956081575866142060,	-0.956066919636050620,	-0.956052261015791880,	
+-0.956037600005402390,	-0.956022936604918770,	-0.956008270814378000,	-0.955993602633816610,	-0.955978932063271110,	-0.955964259102778380,	-0.955949583752374930,	-0.955934906012097630,	
+-0.955920225881982890,	-0.955905543362067790,	-0.955890858452388410,	-0.955876171152982180,	-0.955861481463885610,	-0.955846789385135230,	-0.955832094916767900,	-0.955817398058820380,	
+-0.955802698811329070,	-0.955787997174331270,	-0.955773293147863520,	-0.955758586731962460,	-0.955743877926665040,	-0.955729166732007810,	-0.955714453148027720,	-0.955699737174761530,	
+-0.955685018812245990,	-0.955670298060517840,	-0.955655574919613730,	-0.955640849389570950,	-0.955626121470426030,	-0.955611391162215830,	-0.955596658464977100,	-0.955581923378746480,	
+-0.955567185903561380,	-0.955552446039458210,	-0.955537703786474070,	-0.955522959144645580,	-0.955508212114009710,	-0.955493462694603220,	-0.955478710886463190,	-0.955463956689626360,	
+-0.955449200104129590,	-0.955434441130009640,	-0.955419679767303800,	-0.955404916016048710,	-0.955390149876281350,	-0.955375381348038680,	-0.955360610431357560,	-0.955345837126274630,	
+-0.955331061432827310,	-0.955316283351052340,	-0.955301502880986700,	-0.955286720022667350,	-0.955271934776131150,	-0.955257147141415190,	-0.955242357118556210,	-0.955227564707591400,	
+-0.955212769908557520,	-0.955197972721491870,	-0.955183173146431310,	-0.955168371183412800,	-0.955153566832473430,	-0.955138760093650060,	-0.955123950966979550,	-0.955109139452499530,	
+-0.955094325550246540,	-0.955079509260257750,	-0.955064690582570260,	-0.955049869517220930,	-0.955035046064247050,	-0.955020220223685490,	-0.955005391995573330,	-0.954990561379947530,	
+-0.954975728376845520,	-0.954960892986304270,	-0.954946055208360620,	-0.954931215043052010,	-0.954916372490415280,	-0.954901527550487410,	-0.954886680223305920,	-0.954871830508907780,	
+-0.954856978407329970,	-0.954842123918609790,	-0.954827267042784310,	-0.954812407779890630,	-0.954797546129966030,	-0.954782682093047400,	-0.954767815669172240,	-0.954752946858377080,	
+-0.954738075660700010,	-0.954723202076177670,	-0.954708326104847350,	-0.954693447746746140,	-0.954678567001911120,	-0.954663683870379920,	-0.954648798352189520,	-0.954633910447377110,	
+-0.954619020155979880,	-0.954604127478035140,	-0.954589232413580070,	-0.954574334962651980,	-0.954559435125288070,	-0.954544532901525520,	-0.954529628291401310,	-0.954514721294953410,	
+-0.954499811912218550,	-0.954484900143234280,	-0.954469985988037780,	-0.954455069446666250,	-0.954440150519156870,	-0.954425229205547290,	-0.954410305505874690,	-0.954395379420176270,	
+-0.954380450948489440,	-0.954365520090851520,	-0.954350586847299790,	-0.954335651217871560,	-0.954320713202604140,	-0.954305772801534720,	-0.954290830014701160,	-0.954275884842140540,	
+-0.954260937283890160,	-0.954245987339987560,	-0.954231035010469800,	-0.954216080295374300,	-0.954201123194738820,	-0.954186163708600650,	-0.954171201836997000,	-0.954156237579965260,	
+-0.954141270937542970,	-0.954126301909767550,	-0.954111330496676400,	-0.954096356698306840,	-0.954081380514696150,	-0.954066401945882330,	-0.954051420991902430,	-0.954036437652794000,	
+-0.954021451928594440,	-0.954006463819341400,	-0.953991473325071840,	-0.953976480445823840,	-0.953961485181634590,	-0.953946487532541740,	-0.953931487498582590,	-0.953916485079794760,	
+-0.953901480276215690,	-0.953886473087882990,	-0.953871463514833980,	-0.953856451557106410,	-0.953841437214737460,	-0.953826420487765110,	-0.953811401376226780,	-0.953796379880159970,	
+-0.953781355999602120,	-0.953766329734590630,	-0.953751301085163590,	-0.953736270051358300,	-0.953721236633212400,	-0.953706200830763410,	-0.953691162644048850,	-0.953676122073106370,	
+-0.953661079117973600,	-0.953646033778688170,	-0.953630986055287620,	-0.953615935947809360,	-0.953600883456291460,	-0.953585828580771460,	-0.953570771321286870,	-0.953555711677875340,	
+-0.953540649650574500,	-0.953525585239421770,	-0.953510518444455340,	-0.953495449265712610,	-0.953480377703231240,	-0.953465303757048970,	-0.953450227427203530,	-0.953435148713732360,	
+-0.953420067616673420,	-0.953404984136064230,	-0.953389898271942430,	-0.953374810024346100,	-0.953359719393312650,	-0.953344626378880070,	-0.953329530981085750,	-0.953314433199967670,	
+-0.953299333035563360,	-0.953284230487910780,	-0.953269125557047790,	-0.953254018243011920,	-0.953238908545841030,	-0.953223796465572870,	-0.953208682002245180,	-0.953193565155895820,	
+-0.953178445926562530,	-0.953163324314282860,	-0.953148200319095080,	-0.953133073941036860,	-0.953117945180146030,	-0.953102814036460240,	-0.953087680510017470,	-0.953072544600855220,	
+-0.953057406309011810,	-0.953042265634524990,	-0.953027122577432380,	-0.953011977137772080,	-0.952996829315581830,	-0.952981679110899370,	-0.952966526523762900,	-0.952951371554210060,	
+-0.952936214202278700,	-0.952921054468006570,	-0.952905892351432190,	-0.952890727852592880,	-0.952875560971526920,	-0.952860391708271970,	-0.952845220062865870,	-0.952830046035346930,	
+-0.952814869625752790,	-0.952799690834121530,	-0.952784509660491110,	-0.952769326104899390,	-0.952754140167384360,	-0.952738951847983960,	-0.952723761146736180,	-0.952708568063678980,	
+-0.952693372598850120,	-0.952678174752288110,	-0.952662974524030590,	-0.952647771914115650,	-0.952632566922581360,	-0.952617359549465580,	-0.952602149794806170,	-0.952586937658641660,	
+-0.952571723141009800,	-0.952556506241948650,	-0.952541286961496200,	-0.952526065299690530,	-0.952510841256569710,	-0.952495614832171710,	-0.952480386026534840,	-0.952465154839696630,	
+-0.952449921271695810,	-0.952434685322570140,	-0.952419446992357810,	-0.952404206281096900,	-0.952388963188825490,	-0.952373717715581320,	-0.952358469861403160,	-0.952343219626328840,	
+-0.952327967010396460,	-0.952312712013644200,	-0.952297454636110040,	-0.952282194877832390,	-0.952266932738849100,	-0.952251668219198600,	-0.952236401318918620,	-0.952221132038047920,	
+-0.952205860376624360,	-0.952190586334686230,	-0.952175309912271620,	-0.952160031109418600,	-0.952144749926165380,	-0.952129466362550470,	-0.952114180418611960,	-0.952098892094387920,	
+-0.952083601389916770,	-0.952068308305236480,	-0.952053012840385460,	-0.952037714995402020,	-0.952022414770324230,	-0.952007112165190290,	-0.951991807180038400,	-0.951976499814907280,	
+-0.951961190069834930,	-0.951945877944859520,	-0.951930563440019470,	-0.951915246555352650,	-0.951899927290898120,	-0.951884605646693750,	-0.951869281622777730,	-0.951853955219188700,	
+-0.951838626435964620,	-0.951823295273144020,	-0.951807961730765210,	-0.951792625808866480,	-0.951777287507486250,	-0.951761946826662490,	-0.951746603766434050,	-0.951731258326839250,	
+-0.951715910507916150,	-0.951700560309703400,	-0.951685207732239190,	-0.951669852775561710,	-0.951654495439709810,	-0.951639135724721810,	-0.951623773630635880,	-0.951608409157490450,	
+-0.951593042305324150,	-0.951577673074175070,	-0.951562301464081940,	-0.951546927475083070,	-0.951531551107216540,	-0.951516172360521440,	-0.951500791235035840,	-0.951485407730798370,	
+-0.951470021847847240,	-0.951454633586221180,	-0.951439242945958160,	-0.951423849927097390,	-0.951408454529677040,	-0.951393056753735420,	-0.951377656599311280,	-0.951362254066442930,	
+-0.951346849155168980,	-0.951331441865527870,	-0.951316032197558230,	-0.951300620151298130,	-0.951285205726786880,	-0.951269788924062440,	-0.951254369743163690,	-0.951238948184128910,	
+-0.951223524246996850,	-0.951208097931805610,	-0.951192669238594470,	-0.951177238167401630,	-0.951161804718265720,	-0.951146368891225280,	-0.951130930686318930,	-0.951115490103585310,	
+-0.951100047143062840,	-0.951084601804790370,	-0.951069154088806320,	-0.951053703995149100,	-0.951038251523857900,	-0.951022796674971140,	-0.951007339448527330,	-0.950991879844565240,	
+-0.950976417863123040,	-0.950960953504240260,	-0.950945486767954980,	-0.950930017654305960,	-0.950914546163331930,	-0.950899072295071530,	-0.950883596049563410,	-0.950868117426846400,	
+-0.950852636426959050,	-0.950837153049940100,	-0.950821667295827950,	-0.950806179164662040,	-0.950790688656480530,	-0.950775195771322410,	-0.950759700509226200,	-0.950744202870230870,	
+-0.950728702854374610,	-0.950713200461696940,	-0.950697695692236280,	-0.950682188546031370,	-0.950666679023121080,	-0.950651167123543920,	-0.950635652847338970,	-0.950620136194544880,	
+-0.950604617165200390,	-0.950589095759344140,	-0.950573571977015310,	-0.950558045818252650,	-0.950542517283094910,	-0.950526986371580840,	-0.950511453083749290,	-0.950495917419638790,	
+-0.950480379379288860,	-0.950464838962737920,	-0.950449296170024830,	-0.950433751001188650,	-0.950418203456268040,	-0.950402653535301840,	-0.950387101238329040,	-0.950371546565388580,	
+-0.950355989516518900,	-0.950340430091759500,	-0.950324868291149040,	-0.950309304114726470,	-0.950293737562530550,	-0.950278168634600350,	-0.950262597330974400,	-0.950247023651692340,	
+-0.950231447596792680,	-0.950215869166314290,	-0.950200288360296350,	-0.950184705178777620,	-0.950169119621797180,	-0.950153531689393870,	-0.950137941381606790,	-0.950122348698474890,	
+-0.950106753640036830,	-0.950091156206332110,	-0.950075556397399490,	-0.950059954213278050,	-0.950044349654006640,	-0.950028742719624120,	-0.950013133410170020,	-0.949997521725683190,	
+-0.949981907666202390,	-0.949966291231766900,	-0.949950672422415710,	-0.949935051238187780,	-0.949919427679122300,	-0.949903801745258130,	-0.949888173436634560,	-0.949872542753290250,	
+-0.949856909695264820,	-0.949841274262597120,	-0.949825636455326360,	-0.949809996273491390,	-0.949794353717131390,	-0.949778708786285340,	-0.949763061480992770,	-0.949747411801292520,	
+-0.949731759747223680,	-0.949716105318825550,	-0.949700448516137110,	-0.949684789339197530,	-0.949669127788046020,	-0.949653463862721650,	-0.949637797563263390,	-0.949622128889710870,	
+-0.949606457842103070,	-0.949590784420479170,	-0.949575108624878150,	-0.949559430455339530,	-0.949543749911901940,	-0.949528066994605350,	-0.949512381703488510,	-0.949496694038590720,	
+-0.949481003999951170,	-0.949465311587609160,	-0.949449616801603890,	-0.949433919641974540,	-0.949418220108760420,	-0.949402518202000500,	-0.949386813921734520,	-0.949371107268001560,	
+-0.949355398240840700,	-0.949339686840291460,	-0.949323973066392930,	-0.949308256919184300,	-0.949292538398705200,	-0.949276817504994820,	-0.949261094238092350,	-0.949245368598037210,	
+-0.949229640584868580,	-0.949213910198625890,	-0.949198177439348310,	-0.949182442307075380,	-0.949166704801846390,	-0.949150964923700320,	-0.949135222672677140,	-0.949119478048815910,	
+-0.949103731052155950,	-0.949087981682736670,	-0.949072229940597150,	-0.949056475825777350,	-0.949040719338316240,	-0.949024960478253470,	-0.949009199245628320,	-0.948993435640480110,	
+-0.948977669662848360,	-0.948961901312772360,	-0.948946130590291650,	-0.948930357495445630,	-0.948914582028273390,	-0.948898804188815000,	-0.948883023977109660,	-0.948867241393196670,	
+-0.948851456437115550,	-0.948835669108905600,	-0.948819879408606790,	-0.948804087336258210,	-0.948788292891899370,	-0.948772496075569900,	-0.948756696887309130,	-0.948740895327156660,	
+-0.948725091395151930,	-0.948709285091334450,	-0.948693476415743750,	-0.948677665368419130,	-0.948661851949400560,	-0.948646036158727450,	-0.948630217996439100,	-0.948614397462575360,	
+-0.948598574557175560,	-0.948582749280279080,	-0.948566921631925910,	-0.948551091612155560,	-0.948535259221007450,	-0.948519424458521110,	-0.948503587324736270,	-0.948487747819692470,	
+-0.948471905943429340,	-0.948456061695986400,	-0.948440215077403060,	-0.948424366087719410,	-0.948408514726974850,	-0.948392660995209020,	-0.948376804892461570,	-0.948360946418772110,	
+-0.948345085574179960,	-0.948329222358725300,	-0.948313356772447660,	-0.948297488815386670,	-0.948281618487581970,	-0.948265745789073190,	-0.948249870719899970,	-0.948233993280102160,	
+-0.948218113469719400,	-0.948202231288791330,	-0.948186346737357360,	-0.948170459815457780,	-0.948154570523132120,	-0.948138678860420030,	-0.948122784827361230,	-0.948106888423995150,	
+-0.948090989650362090,	-0.948075088506501680,	-0.948059184992453450,	-0.948043279108257360,	-0.948027370853953060,	-0.948011460229580270,	-0.947995547235178760,	-0.947979631870788490,	
+-0.947963714136449200,	-0.947947794032200200,	-0.947931871558082120,	-0.947915946714134260,	-0.947900019500396600,	-0.947884089916908870,	-0.947868157963710600,	-0.947852223640842210,	
+-0.947836286948343320,	-0.947820347886253690,	-0.947804406454613280,	-0.947788462653461730,	-0.947772516482839110,	-0.947756567942785070,	-0.947740617033339780,	-0.947724663754542780,	
+-0.947708708106433930,	-0.947692750089053630,	-0.947676789702441400,	-0.947660826946637220,	-0.947644861821680950,	-0.947628894327612550,	-0.947612924464471540,	-0.947596952232298670,	
+-0.947580977631133250,	-0.947565000661015460,	-0.947549021321985150,	-0.947533039614082420,	-0.947517055537346890,	-0.947501069091818860,	-0.947485080277538080,	-0.947469089094544410,	
+-0.947453095542878150,	-0.947437099622579270,	-0.947421101333687620,	-0.947405100676243170,	-0.947389097650286120,	-0.947373092255855860,	-0.947357084492993270,	-0.947341074361737870,	
+-0.947325061862129840,	-0.947309046994209150,	-0.947293029758015880,	-0.947277010153590000,	-0.947260988180971600,	-0.947244963840200740,	-0.947228937131317170,	-0.947212908054361540,	
+-0.947196876609373680,	-0.947180842796393590,	-0.947164806615461320,	-0.947148768066617190,	-0.947132727149900710,	-0.947116683865352860,	-0.947100638213013160,	-0.947084590192921900,	
+-0.947068539805119180,	-0.947052487049645060,	-0.947036431926539860,	-0.947020374435843420,	-0.947004314577596150,	-0.946988252351838030,	-0.946972187758609030,	-0.946956120797949890,	
+-0.946940051469900350,	-0.946923979774500710,	-0.946907905711791180,	-0.946891829281811590,	-0.946875750484602710,	-0.946859669320204380,	-0.946843585788656910,	-0.946827499890000480,	
+-0.946811411624275400,	-0.946795320991521640,	-0.946779227991779710,	-0.946763132625089600,	-0.946747034891491700,	-0.946730934791025990,	-0.946714832323733100,	-0.946698727489653220,	
+-0.946682620288826550,	-0.946666510721293260,	-0.946650398787093670,	-0.946634284486267850,	-0.946618167818856660,	-0.946602048784899950,	-0.946585927384438140,	-0.946569803617511530,	
+-0.946553677484160420,	-0.946537548984425100,	-0.946521418118345890,	-0.946505284885963190,	-0.946489149287316980,	-0.946473011322448100,	-0.946456870991396860,	-0.946440728294203340,	
+-0.946424583230907950,	-0.946408435801551210,	-0.946392286006172980,	-0.946376133844814340,	-0.946359979317515480,	-0.946343822424316580,	-0.946327663165258180,	-0.946311501540380570,	
+-0.946295337549724170,	-0.946279171193329490,	-0.946263002471236850,	-0.946246831383486420,	-0.946230657930119290,	-0.946214482111175430,	-0.946198303926695350,	-0.946182123376719590,	
+-0.946165940461288430,	-0.946149755180442200,	-0.946133567534221840,	-0.946117377522667560,	-0.946101185145819870,	-0.946084990403719180,	-0.946068793296406030,	-0.946052593823920820,	
+-0.946036391986304180,	-0.946020187783596640,	-0.946003981215838510,	-0.945987772283070290,	-0.945971560985332750,	-0.945955347322666400,	-0.945939131295111760,	-0.945922912902709130,	
+-0.945906692145499050,	-0.945890469023522470,	-0.945874243536819700,	-0.945858015685431370,	-0.945841785469398010,	-0.945825552888760130,	-0.945809317943558490,	-0.945793080633833380,	
+-0.945776840959625660,	-0.945760598920975860,	-0.945744354517924270,	-0.945728107750512080,	-0.945711858618779600,	-0.945695607122767460,	-0.945679353262516290,	-0.945663097038066840,	
+-0.945646838449459180,	-0.945630577496734850,	-0.945614314179934020,	-0.945598048499097450,	-0.945581780454265770,	-0.945565510045479620,	-0.945549237272779730,	-0.945532962136206630,	
+-0.945516684635801190,	-0.945500404771603800,	-0.945484122543655660,	-0.945467837951997180,	-0.945451550996669110,	-0.945435261677712190,	-0.945418969995167170,	-0.945402675949074340,	
+-0.945386379539475130,	-0.945370080766409940,	-0.945353779629919620,	-0.945337476130044820,	-0.945321170266826380,	-0.945304862040304950,	-0.945288551450521370,	-0.945272238497516400,	
+-0.945255923181330560,	-0.945239605502005250,	-0.945223285459580900,	-0.945206963054098240,	-0.945190638285598350,	-0.945174311154121760,	-0.945157981659709100,	-0.945141649802401780,	
+-0.945125315582240330,	-0.945108978999265600,	-0.945092640053518450,	-0.945076298745039730,	-0.945059955073870190,	-0.945043609040050800,	-0.945027260643622300,	-0.945010909884625770,	
+-0.944994556763101620,	-0.944978201279091380,	-0.944961843432635670,	-0.944945483223775360,	-0.944929120652551300,	-0.944912755719004130,	-0.944896388423175360,	-0.944880018765105630,	
+-0.944863646744835920,	-0.944847272362406950,	-0.944830895617859930,	-0.944814516511235600,	-0.944798135042575040,	-0.944781751211919100,	-0.944765365019308860,	-0.944748976464784840,	
+-0.944732585548388680,	-0.944716192270161010,	-0.944699796630142920,	-0.944683398628375360,	-0.944666998264899190,	-0.944650595539755390,	-0.944634190452985250,	-0.944617783004629730,	
+-0.944601373194729700,	-0.944584961023326340,	-0.944568546490460400,	-0.944552129596173300,	-0.944535710340505760,	-0.944519288723498880,	-0.944502864745193630,	-0.944486438405631400,	
+-0.944470009704853180,	-0.944453578642899800,	-0.944437145219812590,	-0.944420709435632500,	-0.944404271290400280,	-0.944387830784157670,	-0.944371387916945530,	-0.944354942688804930,	
+-0.944338495099776960,	-0.944322045149902810,	-0.944305592839223440,	-0.944289138167780150,	-0.944272681135614020,	-0.944256221742765910,	-0.944239759989277450,	-0.944223295875189720,	
+-0.944206829400543680,	-0.944190360565380530,	-0.944173889369741560,	-0.944157415813667520,	-0.944140939897200270,	-0.944124461620380550,	-0.944107980983249770,	-0.944091497985849130,	
+-0.944075012628219580,	-0.944058524910402650,	-0.944042034832439310,	-0.944025542394370860,	-0.944009047596238600,	-0.943992550438083500,	-0.943976050919947180,	-0.943959549041870850,	
+-0.943943044803895570,	-0.943926538206062760,	-0.943910029248413160,	-0.943893517930988970,	-0.943877004253830810,	-0.943860488216980320,	-0.943843969820478470,	-0.943827449064366770,	
+-0.943810925948686430,	-0.943794400473478730,	-0.943777872638785100,	-0.943761342444646710,	-0.943744809891104650,	-0.943728274978201000,	-0.943711737705976610,	-0.943695198074472770,	
+-0.943678656083731030,	-0.943662111733792660,	-0.943645565024698650,	-0.943629015956491070,	-0.943612464529210990,	-0.943595910742899720,	-0.943579354597598670,	-0.943562796093349140,	
+-0.943546235230192760,	-0.943529672008170730,	-0.943513106427324550,	-0.943496538487695210,	-0.943479968189325000,	-0.943463395532254670,	-0.943446820516525950,	-0.943430243142180270,	
+-0.943413663409258810,	-0.943397081317802980,	-0.943380496867854750,	-0.943363910059455300,	-0.943347320892646060,	-0.943330729367468420,	-0.943314135483964030,	-0.943297539242174410,	
+-0.943280940642140740,	-0.943264339683904880,	-0.943247736367507810,	-0.943231130692991690,	-0.943214522660397740,	-0.943197912269767570,	-0.943181299521142490,	-0.943164684414564250,	
+-0.943148066950073920,	-0.943131447127713800,	-0.943114824947525080,	-0.943098200409549170,	-0.943081573513827930,	-0.943064944260402660,	-0.943048312649314990,	-0.943031678680606560,	
+-0.943015042354318990,	-0.942998403670493810,	-0.942981762629172330,	-0.942965119230396720,	-0.942948473474208290,	-0.942931825360648680,	-0.942915174889759510,	-0.942898522061582090,	
+-0.942881866876158710,	-0.942865209333530680,	-0.942848549433739520,	-0.942831887176827090,	-0.942815222562834900,	-0.942798555591804700,	-0.942781886263778010,	-0.942765214578796700,	
+-0.942748540536902270,	-0.942731864138136260,	-0.942715185382540950,	-0.942698504270157560,	-0.942681820801027910,	-0.942665134975193770,	-0.942648446792696770,	-0.942631756253578310,	
+-0.942615063357880810,	-0.942598368105645680,	-0.942581670496914550,	-0.942564970531729380,	-0.942548268210131600,	-0.942531563532163270,	-0.942514856497866040,	-0.942498147107281640,	
+-0.942481435360451590,	-0.942464721257418200,	-0.942448004798222990,	-0.942431285982907820,	-0.942414564811514420,	-0.942397841284084660,	-0.942381115400659940,	-0.942364387161282790,	
+-0.942347656565994620,	-0.942330923614837280,	-0.942314188307852740,	-0.942297450645082630,	-0.942280710626568930,	-0.942263968252353480,	-0.942247223522478030,	-0.942230476436984320,	
+-0.942213726995914660,	-0.942196975199310670,	-0.942180221047214330,	-0.942163464539667260,	-0.942146705676711660,	-0.942129944458389050,	-0.942113180884741830,	-0.942096414955811530,	
+-0.942079646671640350,	-0.942062876032270010,	-0.942046103037742500,	-0.942029327688099660,	-0.942012549983383570,	-0.941995769923636090,	-0.941978987508899190,	-0.941962202739214490,	
+-0.941945415614624640,	-0.941928626135171140,	-0.941911834300896200,	-0.941895040111841660,	-0.941878243568049170,	-0.941861444669561340,	-0.941844643416419940,	-0.941827839808666910,	
+-0.941811033846344350,	-0.941794225529494210,	-0.941777414858158470,	-0.941760601832379200,	-0.941743786452198360,	-0.941726968717658150,	-0.941710148628800090,	-0.941693326185667030,	
+-0.941676501388300720,	-0.941659674236743130,	-0.941642844731036320,	-0.941626012871222380,	-0.941609178657343170,	-0.941592342089441310,	-0.941575503167558560,	-0.941558661891736980,	
+-0.941541818262018880,	-0.941524972278446230,	-0.941508123941060980,	-0.941491273249905560,	-0.941474420205022030,	-0.941457564806452040,	-0.941440707054238430,	-0.941423846948423070,	
+-0.941406984489048140,	-0.941390119676155710,	-0.941373252509787980,	-0.941356382989986810,	-0.941339511116794920,	-0.941322636890254420,	-0.941305760310407250,	-0.941288881377295610,	
+-0.941272000090961790,	-0.941255116451447990,	-0.941238230458796400,	-0.941221342113049310,	-0.941204451414248470,	-0.941187558362436840,	-0.941170662957656280,	-0.941153765199949090,	
+-0.941136865089357570,	-0.941119962625923790,	-0.941103057809689840,	-0.941086150640698450,	-0.941069241118991820,	-0.941052329244612020,	-0.941035415017601350,	-0.941018498438002230,	
+-0.941001579505856830,	-0.940984658221207470,	-0.940967734584096550,	-0.940950808594566150,	-0.940933880252658560,	-0.940916949558416540,	-0.940900016511882040,	-0.940883081113097600,	
+-0.940866143362105390,	-0.940849203258947610,	-0.940832260803667110,	-0.940815315996305860,	-0.940798368836906370,	-0.940781419325511070,	-0.940764467462162140,	-0.940747513246901980,	
+-0.940730556679773120,	-0.940713597760817870,	-0.940696636490078510,	-0.940679672867597350,	-0.940662706893417360,	-0.940645738567580490,	-0.940628767890129390,	-0.940611794861106240,	
+-0.940594819480553680,	-0.940577841748513780,	-0.940560861665029610,	-0.940543879230143150,	-0.940526894443897140,	-0.940509907306333770,	-0.940492917817495780,	-0.940475925977425350,	
+-0.940458931786165240,	-0.940441935243757630,	-0.940424936350245040,	-0.940407935105670330,	-0.940390931510075800,	-0.940373925563503970,	-0.940356917265997350,	-0.940339906617598360,	
+-0.940322893618349310,	-0.940305878268293370,	-0.940288860567472740,	-0.940271840515929940,	-0.940254818113707480,	-0.940237793360848010,	-0.940220766257394040,	-0.940203736803388200,	
+-0.940186704998873020,	-0.940169670843890800,	-0.940152634338484620,	-0.940135595482696980,	-0.940118554276570210,	-0.940101510720147140,	-0.940084464813470300,	-0.940067416556581990,	
+-0.940050365949525400,	-0.940033312992342940,	-0.940016257685077130,	-0.939999200027770710,	-0.939982140020466320,	-0.939965077663206580,	-0.939948012956034140,	-0.939930945898991620,	
+-0.939913876492121770,	-0.939896804735467000,	-0.939879730629070380,	-0.939862654172974540,	-0.939845575367222020,	-0.939828494211855550,	-0.939811410706917540,	-0.939794324852451400,	
+-0.939777236648499330,	-0.939760146095104280,	-0.939743053192308770,	-0.939725957940155680,	-0.939708860338687610,	-0.939691760387947550,	-0.939674658087977900,	-0.939657553438821740,	
+-0.939640446440521360,	-0.939623337093120180,	-0.939606225396660610,	-0.939589111351185500,	-0.939571994956737600,	-0.939554876213359760,	-0.939537755121094390,	-0.939520631679985010,	
+-0.939503505890073920,	-0.939486377751404200,	-0.939469247264018370,	-0.939452114427959620,	-0.939434979243270460,	-0.939417841709993870,	-0.939400701828172700,	-0.939383559597849470,	
+-0.939366415019067590,	-0.939349268091869690,	-0.939332118816298630,	-0.939314967192397270,	-0.939297813220208560,	-0.939280656899774910,	-0.939263498231139970,	-0.939246337214346360,	
+-0.939229173849436830,	-0.939212008136454330,	-0.939194840075441850,	-0.939177669666442340,	-0.939160496909498540,	-0.939143321804653540,	-0.939126144351949970,	-0.939108964551431340,	
+-0.939091782403140280,	-0.939074597907119780,	-0.939057411063412670,	-0.939040221872062150,	-0.939023030333110740,	-0.939005836446602070,	-0.938988640212578880,	-0.938971441631083930,	
+-0.938954240702160490,	-0.938937037425851440,	-0.938919831802199730,	-0.938902623831248560,	-0.938885413513040780,	-0.938868200847619460,	-0.938850985835027240,	-0.938833768475307970,	
+-0.938816548768504290,	-0.938799326714659150,	-0.938782102313815760,	-0.938764875566016730,	-0.938747646471305930,	-0.938730415029725980,	-0.938713181241319970,	-0.938695945106130970,	
+-0.938678706624202160,	-0.938661465795576630,	-0.938644222620297340,	-0.938626977098407590,	-0.938609729229950340,	-0.938592479014968450,	-0.938575226453505660,	-0.938557971545604830,	
+-0.938540714291309030,	-0.938523454690661560,	-0.938506192743705060,	-0.938488928450483370,	-0.938471661811039360,	-0.938454392825416210,	-0.938437121493657100,	-0.938419847815805230,	
+-0.938402571791903670,	-0.938385293421995730,	-0.938368012706124470,	-0.938350729644333300,	-0.938333444236664870,	-0.938316156483163240,	-0.938298866383871170,	-0.938281573938831940,	
+-0.938264279148088740,	-0.938246982011684880,	-0.938229682529663320,	-0.938212380702067810,	-0.938195076528941300,	-0.938177770010327210,	-0.938160461146268610,	-0.938143149936808810,	
+-0.938125836381991210,	-0.938108520481859000,	-0.938091202236455590,	-0.938073881645823730,	-0.938056558710007480,	-0.938039233429049930,	-0.938021905802994160,	-0.938004575831883790,	
+-0.937987243515761900,	-0.937969908854671570,	-0.937952571848656770,	-0.937935232497760560,	-0.937917890802026260,	-0.937900546761497260,	-0.937883200376216970,	-0.937865851646228600,	
+-0.937848500571575540,	-0.937831147152301310,	-0.937813791388448890,	-0.937796433280062240,	-0.937779072827184530,	-0.937761710029859200,	-0.937744344888129520,	-0.937726977402039030,	
+-0.937709607571630800,	-0.937692235396948790,	-0.937674860878036310,	-0.937657484014936650,	-0.937640104807693220,	-0.937622723256349540,	-0.937605339360949030,	-0.937587953121535200,	
+-0.937570564538151460,	-0.937553173610841340,	-0.937535780339648020,	-0.937518384724615460,	-0.937500986765787080,	-0.937483586463206060,	-0.937466183816916150,	-0.937448778826960540,	
+-0.937431371493383180,	-0.937413961816227490,	-0.937396549795536880,	-0.937379135431354870,	-0.937361718723724980,	-0.937344299672690840,	-0.937326878278295970,	-0.937309454540583900,	
+-0.937292028459598140,	-0.937274600035381990,	-0.937257169267979750,	-0.937239736157434500,	-0.937222300703789980,	-0.937204862907089600,	-0.937187422767377210,	-0.937169980284695890,	
+-0.937152535459089830,	-0.937135088290602550,	-0.937117638779277560,	-0.937100186925158400,	-0.937082732728288790,	-0.937065276188712380,	-0.937047817306472800,	-0.937030356081613560,	
+-0.937012892514178300,	-0.936995426604210980,	-0.936977958351755120,	-0.936960487756854370,	-0.936943014819552440,	-0.936925539539892880,	-0.936908061917919310,	-0.936890581953675810,	
+-0.936873099647205780,	-0.936855614998553080,	-0.936838128007761340,	-0.936820638674874310,	-0.936803146999935720,	-0.936785652982989100,	-0.936768156624078530,	-0.936750657923247190,	
+-0.936733156880539490,	-0.936715653495998830,	-0.936698147769669200,	-0.936680639701594100,	-0.936663129291817390,	-0.936645616540382590,	-0.936628101447333990,	-0.936610584012715240,	
+-0.936593064236569960,	-0.936575542118942010,	-0.936558017659875230,	-0.936540490859413490,	-0.936522961717600410,	-0.936505430234479960,	-0.936487896410096000,	-0.936470360244491930,	
+-0.936452821737712270,	-0.936435280889800550,	-0.936417737700800610,	-0.936400192170756320,	-0.936382644299711300,	-0.936365094087709960,	-0.936347541534795820,	-0.936329986641012860,	
+-0.936312429406405020,	-0.936294869831016060,	-0.936277307914889830,	-0.936259743658070410,	-0.936242177060601640,	-0.936224608122527390,	-0.936207036843891390,	-0.936189463224738060,	
+-0.936171887265111020,	-0.936154308965054360,	-0.936136728324611810,	-0.936119145343827560,	-0.936101560022745030,	-0.936083972361409060,	-0.936066382359863060,	-0.936048790018151110,	
+-0.936031195336317180,	-0.936013598314405230,	-0.935995998952459330,	-0.935978397250523450,	-0.935960793208641560,	-0.935943186826857290,	-0.935925578105215480,	-0.935907967043759670,	
+-0.935890353642533920,	-0.935872737901582430,	-0.935855119820948930,	-0.935837499400677400,	-0.935819876640812450,	-0.935802251541397730,	-0.935784624102477420,	-0.935766994324095600,	
+-0.935749362206296230,	-0.935731727749123500,	-0.935714090952621370,	-0.935696451816834140,	-0.935678810341805330,	-0.935661166527579910,	-0.935643520374201510,	-0.935625871881714310,	
+-0.935608221050162500,	-0.935590567879590160,	-0.935572912370041030,	-0.935555254521559850,	-0.935537594334190590,	-0.935519931807977430,	-0.935502266942964340,	-0.935484599739195620,	
+-0.935466930196715450,	-0.935449258315567910,	-0.935431584095797190,	-0.935413907537447580,	-0.935396228640562820,	-0.935378547405187890,	-0.935360863831366520,	-0.935343177919143010,	
+-0.935325489668561550,	-0.935307799079665990,	-0.935290106152501300,	-0.935272410887111440,	-0.935254713283540480,	-0.935237013341832730,	-0.935219311062032380,	-0.935201606444183820,	
+-0.935183899488331250,	-0.935166190194518960,	-0.935148478562791150,	-0.935130764593191780,	-0.935113048285765910,	-0.935095329640557420,	-0.935077608657610470,	-0.935059885336969600,	
+-0.935042159678679100,	-0.935024431682782710,	-0.935006701349325730,	-0.934988968678351910,	-0.934971233669905640,	-0.934953496324031350,	-0.934935756640773220,	-0.934918014620175760,	
+-0.934900270262283280,	-0.934882523567140190,	-0.934864774534790330,	-0.934847023165279010,	-0.934829269458649970,	-0.934811513414947840,	-0.934793755034216910,	-0.934775994316501600,	
+-0.934758231261845980,	-0.934740465870295130,	-0.934722698141893130,	-0.934704928076684370,	-0.934687155674713280,	-0.934669380936024250,	-0.934651603860661820,	-0.934633824448670380,	
+-0.934616042700094350,	-0.934598258614977920,	-0.934580472193366150,	-0.934562683435303130,	-0.934544892340833490,	-0.934527098910001630,	-0.934509303142852080,	-0.934491505039428790,	
+-0.934473704599777190,	-0.934455901823941230,	-0.934438096711965650,	-0.934420289263894750,	-0.934402479479773060,	-0.934384667359645200,	-0.934366852903555810,	-0.934349036111549180,	
+-0.934331216983669940,	-0.934313395519962290,	-0.934295571720471620,	-0.934277745585241900,	-0.934259917114317880,	-0.934242086307744080,	-0.934224253165564680,	-0.934206417687824970,	
+-0.934188579874569270,	-0.934170739725842080,	-0.934152897241688150,	-0.934135052422151890,	-0.934117205267277930,	-0.934099355777111010,	-0.934081503951695760,	-0.934063649791076700,	
+-0.934045793295298240,	-0.934027934464405570,	-0.934010073298443100,	-0.933992209797455340,	-0.933974343961487150,	-0.933956475790583050,	-0.933938605284787560,	-0.933920732444145750,	
+-0.933902857268702150,	-0.933884979758501490,	-0.933867099913588290,	-0.933849217734007310,	-0.933831333219803380,	-0.933813446371021040,	-0.933795557187705130,	-0.933777665669899950,	
+-0.933759771817651020,	-0.933741875631002530,	-0.933723977109999440,	-0.933706076254686380,	-0.933688173065108210,	-0.933670267541309220,	-0.933652359683334820,	-0.933634449491229650,	
+-0.933616536965038320,	-0.933598622104805600,	-0.933580704910576320,	-0.933562785382395340,	-0.933544863520307300,	-0.933526939324357260,	-0.933509012794589420,	-0.933491083931049400,	
+-0.933473152733781620,	-0.933455219202831030,	-0.933437283338242390,	-0.933419345140060530,	-0.933401404608329990,	-0.933383461743096280,	-0.933365516544403920,	-0.933347569012297650,	
+-0.933329619146822550,	-0.933311666948023480,	-0.933293712415945160,	-0.933275755550632580,	-0.933257796352130580,	-0.933239834820484120,	-0.933221870955737720,	-0.933203904757937020,	
+-0.933185936227126420,	-0.933167965363351120,	-0.933149992166655840,	-0.933132016637085340,	-0.933114038774685020,	-0.933096058579499730,	-0.933078076051574110,	-0.933060091190953460,	
+-0.933042103997682500,	-0.933024114471806330,	-0.933006122613369900,	-0.932988128422418070,	-0.932970131898996020,	-0.932952133043148170,	-0.932934131854920470,	-0.932916128334357330,	
+-0.932898122481503940,	-0.932880114296405160,	-0.932862103779106170,	-0.932844090929651590,	-0.932826075748087180,	-0.932808058234457450,	-0.932790038388807590,	-0.932772016211182660,	
+-0.932753991701627760,	-0.932735964860187840,	-0.932717935686907970,	-0.932699904181833240,	-0.932681870345008490,	-0.932663834176479360,	-0.932645795676290690,	-0.932627754844487460,	
+-0.932609711681114840,	-0.932591666186218030,	-0.932573618359841650,	-0.932555568202031560,	-0.932537515712832610,	-0.932519460892289760,	-0.932501403740448320,	-0.932483344257353460,	
+-0.932465282443050160,	-0.932447218297583590,	-0.932429151820999060,	-0.932411083013341300,	-0.932393011874656170,	-0.932374938404988420,	-0.932356862604383440,	-0.932338784472886320,	
+-0.932320704010542120,	-0.932302621217395930,	-0.932284536093493490,	-0.932266448638879750,	-0.932248358853599800,	-0.932230266737699040,	-0.932212172291222550,	-0.932194075514215630,	
+-0.932175976406723560,	-0.932157874968791540,	-0.932139771200464760,	-0.932121665101788290,	-0.932103556672807980,	-0.932085445913568790,	-0.932067332824116020,	-0.932049217404494870,	
+-0.932031099654750390,	-0.932012979574928460,	-0.931994857165074020,	-0.931976732425232490,	-0.931958605355449170,	-0.931940475955769340,	-0.931922344226238210,	-0.931904210166901280,	
+-0.931886073777803860,	-0.931867935058991240,	-0.931849794010508490,	-0.931831650632401480,	-0.931813504924715490,	-0.931795356887495600,	-0.931777206520787330,	-0.931759053824636090,	
+-0.931740898799086950,	-0.931722741444185760,	-0.931704581759977830,	-0.931686419746508340,	-0.931668255403822920,	-0.931650088731966750,	-0.931631919730985470,	-0.931613748400924370,	
+-0.931595574741828860,	-0.931577398753744010,	-0.931559220436716130,	-0.931541039790790060,	-0.931522856816011550,	-0.931504671512425770,	-0.931486483880078380,	-0.931468293919014420,	
+-0.931450101629280100,	-0.931431907010920490,	-0.931413710063981100,	-0.931395510788507460,	-0.931377309184544980,	-0.931359105252139270,	-0.931340898991335870,	-0.931322690402180190,	
+-0.931304479484717400,	-0.931286266238993800,	-0.931268050665054470,	-0.931249832762945040,	-0.931231612532711030,	-0.931213389974397950,	-0.931195165088051110,	-0.931176937873716690,	
+-0.931158708331439990,	-0.931140476461266410,	-0.931122242263241700,	-0.931104005737411370,	-0.931085766883821050,	-0.931067525702516270,	-0.931049282193542660,	-0.931031036356945950,	
+-0.931012788192771220,	-0.930994537701064880,	-0.930976284881872120,	-0.930958029735238780,	-0.930939772261210270,	-0.930921512459832120,	-0.930903250331150400,	-0.930884985875210620,	
+-0.930866719092058310,	-0.930848449981739210,	-0.930830178544299060,	-0.930811904779783370,	-0.930793628688238010,	-0.930775350269708590,	-0.930757069524240640,	-0.930738786451879800,	
+-0.930720501052672340,	-0.930702213326663590,	-0.930683923273899370,	-0.930665630894425220,	-0.930647336188287100,	-0.930629039155530300,	-0.930610739796201240,	-0.930592438110345200,	
+-0.930574134098008270,	-0.930555827759235840,	-0.930537519094073890,	-0.930519208102568160,	-0.930500894784764390,	-0.930482579140708420,	-0.930464261170445670,	-0.930445940874022550,	
+-0.930427618251484570,	-0.930409293302877580,	-0.930390966028247330,	-0.930372636427639790,	-0.930354304501100240,	-0.930335970248675200,	-0.930317633670410320,	-0.930299294766351310,	
+-0.930280953536544050,	-0.930262609981034380,	-0.930244264099868270,	-0.930225915893091450,	-0.930207565360749890,	-0.930189212502889110,	-0.930170857319555510,	-0.930152499810794840,	
+-0.930134139976652950,	-0.930115777817175690,	-0.930097413332408920,	-0.930079046522398370,	-0.930060677387190450,	-0.930042305926830900,	-0.930023932141365580,	-0.930005556030840450,	
+-0.929987177595301360,	-0.929968796834794390,	-0.929950413749365380,	-0.929932028339060410,	-0.929913640603925340,	-0.929895250544005790,	-0.929876858159348510,	-0.929858463449999010,	
+-0.929840066416003360,	-0.929821667057407650,	-0.929803265374257390,	-0.929784861366599210,	-0.929766455034478970,	-0.929748046377942620,	-0.929729635397036120,	-0.929711222091805460,	
+-0.929692806462296790,	-0.929674388508556100,	-0.929655968230629460,	-0.929637545628562930,	-0.929619120702402160,	-0.929600693452193870,	-0.929582263877983930,	-0.929563831979818290,	
+-0.929545397757743140,	-0.929526961211804450,	-0.929508522342048060,	-0.929490081148520610,	-0.929471637631267940,	-0.929453191790336250,	-0.929434743625771610,	-0.929416293137620090,	
+-0.929397840325927760,	-0.929379385190740930,	-0.929360927732105660,	-0.929342467950067590,	-0.929324005844673780,	-0.929305541415969990,	-0.929287074664002290,	-0.929268605588816850,	
+-0.929250134190459990,	-0.929231660468977430,	-0.929213184424416140,	-0.929194706056821750,	-0.929176225366240670,	-0.929157742352718970,	-0.929139257016302960,	-0.929120769357038800,	
+-0.929102279374972690,	-0.929083787070150930,	-0.929065292442619370,	-0.929046795492424860,	-0.929028296219613470,	-0.929009794624231280,	-0.928991290706324580,	-0.928972784465939670,	
+-0.928954275903122410,	-0.928935765017919860,	-0.928917251810377880,	-0.928898736280542760,	-0.928880218428460800,	-0.928861698254178300,	-0.928843175757741560,	-0.928824650939196860,	
+-0.928806123798590620,	-0.928787594335968910,	-0.928769062551378030,	-0.928750528444864720,	-0.928731992016475160,	-0.928713453266255650,	-0.928694912194252490,	-0.928676368800511630,	
+-0.928657823085080270,	-0.928639275048004360,	-0.928620724689330210,	-0.928602172009104220,	-0.928583617007372910,	-0.928565059684182460,	-0.928546500039579390,	-0.928527938073610000,	
+-0.928509373786320920,	-0.928490807177758000,	-0.928472238247968320,	-0.928453666996998160,	-0.928435093424893720,	-0.928416517531701620,	-0.928397939317467950,	-0.928379358782239650,	
+-0.928360775926063030,	-0.928342190748984500,	-0.928323603251050340,	-0.928305013432307310,	-0.928286421292801700,	-0.928267826832580020,	-0.928249230051688800,	-0.928230630950174550,	
+-0.928212029528083350,	-0.928193425785462380,	-0.928174819722357940,	-0.928156211338816320,	-0.928137600634884260,	-0.928118987610608180,	-0.928100372266034260,	-0.928081754601209790,	
+-0.928063134616180950,	-0.928044512310994160,	-0.928025887685696160,	-0.928007260740333460,	-0.927988631474952700,	-0.927969999889600160,	-0.927951365984322820,	-0.927932729759166630,	
+-0.927914091214178890,	-0.927895450349406010,	-0.927876807164894510,	-0.927858161660690910,	-0.927839513836841930,	-0.927820863693393890,	-0.927802211230394080,	-0.927783556447888570,	
+-0.927764899345924320,	-0.927746239924547740,	-0.927727578183805580,	-0.927708914123744450,	-0.927690247744411110,	-0.927671579045852070,	-0.927652908028114180,	-0.927634234691243620,	
+-0.927615559035287810,	-0.927596881060293030,	-0.927578200766306150,	-0.927559518153373790,	-0.927540833221542240,	-0.927522145970858910,	-0.927503456401370220,	-0.927484764513123010,	
+-0.927466070306163790,	-0.927447373780539430,	-0.927428674936296550,	-0.927409973773482110,	-0.927391270292142630,	-0.927372564492325080,	-0.927353856374075750,	-0.927335145937442040,	
+-0.927316433182470480,	-0.927297718109207910,	-0.927279000717700970,	-0.927260281007996290,	-0.927241558980141160,	-0.927222834634182200,	-0.927204107970166060,	-0.927185378988139690,	
+-0.927166647688149940,	-0.927147914070243550,	-0.927129178134467270,	-0.927110439880868160,	-0.927091699309492870,	-0.927072956420388120,	-0.927054211213601210,	-0.927035463689178770,	
+-0.927016713847167660,	-0.926997961687614840,	-0.926979207210567040,	-0.926960450416070890,	-0.926941691304174030,	-0.926922929874922860,	-0.926904166128364460,	-0.926885400064545560,	
+-0.926866631683513240,	-0.926847860985314240,	-0.926829087969995640,	-0.926810312637604270,	-0.926791534988186890,	-0.926772755021790910,	-0.926753972738463050,	-0.926735188138250400,	
+-0.926716401221199580,	-0.926697611987357890,	-0.926678820436771740,	-0.926660026569488980,	-0.926641230385556120,	-0.926622431885020140,	-0.926603631067928090,	-0.926584827934326950,	
+-0.926566022484263780,	-0.926547214717785560,	-0.926528404634939350,	-0.926509592235771670,	-0.926490777520330380,	-0.926471960488662210,	-0.926453141140814120,	-0.926434319476833190,	
+-0.926415495496766380,	-0.926396669200660550,	-0.926377840588563430,	-0.926359009660521650,	-0.926340176416582390,	-0.926321340856792630,	-0.926302502981199540,	-0.926283662789850190,	
+-0.926264820282791670,	-0.926245975460071150,	-0.926227128321735590,	-0.926208278867831970,	-0.926189427098408010,	-0.926170573013510470,	-0.926151716613186400,	-0.926132857897483120,	
+-0.926113996866447350,	-0.926095133520126960,	-0.926076267858568670,	-0.926057399881819790,	-0.926038529589927270,	-0.926019656982938530,	-0.926000782060900640,	-0.925981904823860780,	
+-0.925963025271866140,	-0.925944143404964000,	-0.925925259223201120,	-0.925906372726625460,	-0.925887483915283860,	-0.925868592789223510,	-0.925849699348491710,	-0.925830803593135630,	
+-0.925811905523202250,	-0.925793005138739410,	-0.925774102439794080,	-0.925755197426413550,	-0.925736290098645000,	-0.925717380456535620,	-0.925698468500132820,	-0.925679554229483890,	
+-0.925660637644636130,	-0.925641718745636390,	-0.925622797532532630,	-0.925603874005371920,	-0.925584948164201560,	-0.925566020009068850,	-0.925547089540021070,	-0.925528156757105200,	
+-0.925509221660369310,	-0.925490284249860240,	-0.925471344525625630,	-0.925452402487712540,	-0.925433458136168510,	-0.925414511471040810,	-0.925395562492376870,	-0.925376611200223960,	
+-0.925357657594629180,	-0.925338701675640700,	-0.925319743443305360,	-0.925300782897670700,	-0.925281820038784120,	-0.925262854866692910,	-0.925243887381444250,	-0.925224917583086230,	
+-0.925205945471666010,	-0.925186971047230800,	-0.925167994309828210,	-0.925149015259505550,	-0.925130033896310430,	-0.925111050220290280,	-0.925092064231492370,	-0.925073075929964350,	
+-0.925054085315753390,	-0.925035092388907470,	-0.925016097149473860,	-0.924997099597499980,	-0.924978099733033350,	-0.924959097556121160,	-0.924940093066811580,	-0.924921086265151680,	
+-0.924902077151189110,	-0.924883065724971360,	-0.924864051986545980,	-0.924845035935960460,	-0.924826017573262330,	-0.924806996898499100,	-0.924787973911718410,	-0.924768948612967550,	
+-0.924749921002294470,	-0.924730891079746710,	-0.924711858845371770,	-0.924692824299217060,	-0.924673787441330330,	-0.924654748271758860,	-0.924635706790550850,	-0.924616662997753470,	
+-0.924597616893414460,	-0.924578568477581460,	-0.924559517750302100,	-0.924540464711623880,	-0.924521409361594440,	-0.924502351700261520,	-0.924483291727672410,	-0.924464229443875410,	
+-0.924445164848917810,	-0.924426097942847250,	-0.924407028725711570,	-0.924387957197558170,	-0.924368883358434700,	-0.924349807208389220,	-0.924330728747469240,	-0.924311647975722520,	
+-0.924292564893196670,	-0.924273479499939320,	-0.924254391795998330,	-0.924235301781421440,	-0.924216209456256150,	-0.924197114820550110,	-0.924178017874351500,	-0.924158918617707940,	
+-0.924139817050667060,	-0.924120713173276710,	-0.924101606985584520,	-0.924082498487637900,	-0.924063387679485480,	-0.924044274561174550,	-0.924025159132752960,	-0.924006041394268450,	
+-0.923986921345768760,	-0.923967798987301860,	-0.923948674318915470,	-0.923929547340657350,	-0.923910418052575340,	-0.923891286454717080,	-0.923872152547130840,	-0.923853016329864160,	
+-0.923833877802965000,	-0.923814736966481200,	-0.923795593820460170,	-0.923776448364950430,	-0.923757300599999720,	-0.923738150525655670,	-0.923718998141966230,	-0.923699843448979370,	
+-0.923680686446742840,	-0.923661527135304580,	-0.923642365514712460,	-0.923623201585014540,	-0.923604035346258230,	-0.923584866798492170,	-0.923565695941763960,	-0.923546522776121480,	
+-0.923527347301612680,	-0.923508169518285630,	-0.923488989426187620,	-0.923469807025367630,	-0.923450622315873050,	-0.923431435297751960,	-0.923412245971052310,	-0.923393054335821970,	
+-0.923373860392109000,	-0.923354664139961480,	-0.923335465579427140,	-0.923316264710553950,	-0.923297061533390310,	-0.923277856047984070,	-0.923258648254383200,	-0.923239438152635760,	
+-0.923220225742789610,	-0.923201011024892600,	-0.923181793998993470,	-0.923162574665139850,	-0.923143353023379690,	-0.923124129073761180,	-0.923104902816332400,	-0.923085674251141410,	
+-0.923066443378236070,	-0.923047210197664780,	-0.923027974709475060,	-0.923008736913715770,	-0.922989496810434520,	-0.922970254399679720,	-0.922951009681499120,	-0.922931762655941120,	
+-0.922912513323053240,	-0.922893261682884550,	-0.922874007735482670,	-0.922854751480895690,	-0.922835492919171880,	-0.922816232050359340,	-0.922796968874506240,	-0.922777703391660760,	
+-0.922758435601870990,	-0.922739165505185090,	-0.922719893101650920,	-0.922700618391317450,	-0.922681341374232300,	-0.922662062050443880,	-0.922642780420000360,	-0.922623496482949500,	
+-0.922604210239340250,	-0.922584921689220460,	-0.922565630832638320,	-0.922546337669642110,	-0.922527042200280150,	-0.922507744424600480,	-0.922488444342651540,	-0.922469141954481490,	
+-0.922449837260138520,	-0.922430530259670590,	-0.922411220953126780,	-0.922391909340554820,	-0.922372595422003120,	-0.922353279197519970,	-0.922333960667153560,	-0.922314639830951970,	
+-0.922295316688964140,	-0.922275991241237940,	-0.922256663487821760,	-0.922237333428764020,	-0.922218001064112890,	-0.922198666393916680,	-0.922179329418223890,	-0.922159990137082830,	
+-0.922140648550541340,	-0.922121304658648610,	-0.922101958461452600,	-0.922082609959001710,	-0.922063259151344350,	-0.922043906038528820,	-0.922024550620603180,	-0.922005192897616510,	
+-0.921985832869616770,	-0.921966470536652480,	-0.921947105898772050,	-0.921927738956023870,	-0.921908369708456350,	-0.921888998156117910,	-0.921869624299056940,	-0.921850248137321530,	
+-0.921830869670960950,	-0.921811488900023070,	-0.921792105824556620,	-0.921772720444609780,	-0.921753332760231190,	-0.921733942771468920,	-0.921714550478372140,	-0.921695155880988940,	
+-0.921675758979367930,	-0.921656359773557420,	-0.921636958263606140,	-0.921617554449562390,	-0.921598148331474690,	-0.921578739909391760,	-0.921559329183361920,	-0.921539916153433340,	
+-0.921520500819655420,	-0.921501083182076130,	-0.921481663240744210,	-0.921462240995708170,	-0.921442816447016200,	-0.921423389594717480,	-0.921403960438860190,	-0.921384528979493190,	
+-0.921365095216664760,	-0.921345659150423550,	-0.921326220780818270,	-0.921306780107897460,	-0.921287337131709630,	-0.921267891852303510,	-0.921248444269727180,	-0.921228994384030280,	
+-0.921209542195260740,	-0.921190087703467440,	-0.921170630908698880,	-0.921151171811003810,	-0.921131710410430400,	-0.921112246707028070,	-0.921092780700845100,	-0.921073312391930240,	
+-0.921053841780332010,	-0.921034368866099240,	-0.921014893649280570,	-0.920995416129924640,	-0.920975936308080170,	-0.920956454183795570,	-0.920936969757120030,	-0.920917483028102170,	
+-0.920897993996790620,	-0.920878502663234010,	-0.920859009027481190,	-0.920839513089580560,	-0.920820014849581430,	-0.920800514307532290,	-0.920781011463481790,	-0.920761506317478880,	
+-0.920741998869572090,	-0.920722489119810360,	-0.920702977068242450,	-0.920683462714916970,	-0.920663946059882670,	-0.920644427103188720,	-0.920624905844883660,	-0.920605382285016430,	
+-0.920585856423635770,	-0.920566328260790430,	-0.920546797796528820,	-0.920527265030900650,	-0.920507729963954360,	-0.920488192595738770,	-0.920468652926302640,	-0.920449110955694820,	
+-0.920429566683964250,	-0.920410020111159800,	-0.920390471237330310,	-0.920370920062524630,	-0.920351366586791290,	-0.920331810810179900,	-0.920312252732738980,	-0.920292692354517490,	
+-0.920273129675564180,	-0.920253564695927670,	-0.920233997415657700,	-0.920214427834802670,	-0.920194855953411550,	-0.920175281771533400,	-0.920155705289216860,	-0.920136126506511220,	
+-0.920116545423465220,	-0.920096962040127810,	-0.920077376356548070,	-0.920057788372774520,	-0.920038198088856780,	-0.920018605504843600,	-0.919999010620783930,	-0.919979413436726730,	
+-0.919959813952720970,	-0.919940212168815390,	-0.919920608085059490,	-0.919901001701502240,	-0.919881393018192380,	-0.919861782035178990,	-0.919842168752511240,	-0.919822553170238090,	
+-0.919802935288408510,	-0.919783315107071560,	-0.919763692626276000,	-0.919744067846071540,	-0.919724440766506950,	-0.919704811387631270,	-0.919685179709493590,	-0.919665545732142880,	
+-0.919645909455627960,	-0.919626270879998600,	-0.919606630005303630,	-0.919586986831592120,	-0.919567341358913050,	-0.919547693587315700,	-0.919528043516849030,	-0.919508391147562330,	
+-0.919488736479504580,	-0.919469079512724720,	-0.919449420247272390,	-0.919429758683196650,	-0.919410094820546480,	-0.919390428659371040,	-0.919370760199719530,	-0.919351089441640790,	
+-0.919331416385184560,	-0.919311741030399920,	-0.919292063377335930,	-0.919272383426041780,	-0.919252701176566660,	-0.919233016628959730,	-0.919213329783270310,	-0.919193640639547560,	
+-0.919173949197840680,	-0.919154255458198620,	-0.919134559420671240,	-0.919114861085307490,	-0.919095160452156560,	-0.919075457521267740,	-0.919055752292689990,	-0.919036044766473160,	
+-0.919016334942666100,	-0.918996622821318330,	-0.918976908402479030,	-0.918957191686197380,	-0.918937472672522790,	-0.918917751361504550,	-0.918898027753191850,	-0.918878301847634190,	
+-0.918858573644880330,	-0.918838843144980430,	-0.918819110347983470,	-0.918799375253938620,	-0.918779637862895400,	-0.918759898174903110,	-0.918740156190010590,	-0.918720411908268140,	
+-0.918700665329724720,	-0.918680916454429510,	-0.918661165282432140,	-0.918641411813781780,	-0.918621656048527860,	-0.918601897986719870,	-0.918582137628407120,	-0.918562374973638570,	
+-0.918542610022464620,	-0.918522842774934010,	-0.918503073231096370,	-0.918483301391000980,	-0.918463527254697380,	-0.918443750822234620,	-0.918423972093662780,	-0.918404191069031040,	
+-0.918384407748388810,	-0.918364622131785600,	-0.918344834219270820,	-0.918325044010893880,	-0.918305251506704390,	-0.918285456706751770,	-0.918265659611085190,	-0.918245860219754850,	
+-0.918226058532809700,	-0.918206254550299580,	-0.918186448272273690,	-0.918166639698781760,	-0.918146828829872860,	-0.918127015665597180,	-0.918107200206004110,	-0.918087382451142850,	
+-0.918067562401063240,	-0.918047740055814800,	-0.918027915415446930,	-0.918008088480009250,	-0.917988259249551300,	-0.917968427724122790,	-0.917948593903772810,	-0.917928757788551760,	
+-0.917908919378508830,	-0.917889078673693510,	-0.917869235674155570,	-0.917849390379944170,	-0.917829542791109620,	-0.917809692907701200,	-0.917789840729768550,	-0.917769986257361390,	
+-0.917750129490529140,	-0.917730270429321650,	-0.917710409073788420,	-0.917690545423979210,	-0.917670679479943740,	-0.917650811241731090,	-0.917630940709391770,	-0.917611067882975080,	
+-0.917591192762530760,	-0.917571315348108430,	-0.917551435639757940,	-0.917531553637528360,	-0.917511669341470330,	-0.917491782751633010,	-0.917471893868066380,	-0.917452002690819950,	
+-0.917432109219943560,	-0.917412213455486850,	-0.917392315397499550,	-0.917372415046031510,	-0.917352512401132140,	-0.917332607462851830,	-0.917312700231239900,	-0.917292790706346280,	
+-0.917272878888220730,	-0.917252964776912980,	-0.917233048372472440,	-0.917213129674949610,	-0.917193208684393910,	-0.917173285400855300,	-0.917153359824383400,	-0.917133431955028170,	
+-0.917113501792839240,	-0.917093569337866680,	-0.917073634590160110,	-0.917053697549769180,	-0.917033758216744270,	-0.917013816591135010,	-0.916993872672991260,	-0.916973926462362750,	
+-0.916953977959299450,	-0.916934027163850860,	-0.916914074076067620,	-0.916894118695999130,	-0.916874161023695340,	-0.916854201059206120,	-0.916834238802581410,	-0.916814274253871190,	
+-0.916794307413125180,	-0.916774338280393450,	-0.916754366855725870,	-0.916734393139172040,	-0.916714417130782500,	-0.916694438830606970,	-0.916674458238695310,	-0.916654475355097590,	
+-0.916634490179863310,	-0.916614502713043120,	-0.916594512954686640,	-0.916574520904843930,	-0.916554526563564950,	-0.916534529930899570,	-0.916514531006897950,	-0.916494529791609950,	
+-0.916474526285085630,	-0.916454520487374970,	-0.916434512398527690,	-0.916414502018594530,	-0.916394489347625020,	-0.916374474385669320,	-0.916354457132777520,	-0.916334437588999130,	
+-0.916314415754384990,	-0.916294391628984850,	-0.916274365212848770,	-0.916254336506026720,	-0.916234305508568880,	-0.916214272220525210,	-0.916194236641945880,	-0.916174198772880980,	
+-0.916154158613380560,	-0.916134116163494380,	-0.916114071423273280,	-0.916094024392766990,	-0.916073975072025700,	-0.916053923461099480,	-0.916033869560038290,	-0.916013813368892200,	
+-0.915993754887711950,	-0.915973694116547280,	-0.915953631055448360,	-0.915933565704465380,	-0.915913498063648520,	-0.915893428133047860,	-0.915873355912713680,	-0.915853281402696060,	
+-0.915833204603044850,	-0.915813125513811110,	-0.915793044135044480,	-0.915772960466795240,	-0.915752874509113580,	-0.915732786262049680,	-0.915712695725653610,	-0.915692602899976120,	
+-0.915672507785067040,	-0.915652410380976670,	-0.915632310687755410,	-0.915612208705453230,	-0.915592104434120650,	-0.915571997873807720,	-0.915551889024564860,	-0.915531777886441910,	
+-0.915511664459489840,	-0.915491548743758710,	-0.915471430739298600,	-0.915451310446159900,	-0.915431187864393040,	-0.915411062994047730,	-0.915390935835175170,	-0.915370806387825310,	
+-0.915350674652048340,	-0.915330540627894760,	-0.915310404315414770,	-0.915290265714658880,	-0.915270124825677270,	-0.915249981648520340,	-0.915229836183238390,	-0.915209688429881600,	
+-0.915189538388500810,	-0.915169386059146330,	-0.915149231441868330,	-0.915129074536717210,	-0.915108915343743060,	-0.915088753862997040,	-0.915068590094529120,	-0.915048424038389600,	
+-0.915028255694629200,	-0.915008085063298000,	-0.914987912144446750,	-0.914967736938125610,	-0.914947559444385110,	-0.914927379663275750,	-0.914907197594847620,	-0.914887013239151890,	
+-0.914866826596238520,	-0.914846637666158150,	-0.914826446448961160,	-0.914806252944698080,	-0.914786057153418990,	-0.914765859075175050,	-0.914745658710016560,	-0.914725456057993820,	
+-0.914705251119157570,	-0.914685043893558090,	-0.914664834381246130,	-0.914644622582271970,	-0.914624408496686250,	-0.914604192124539140,	-0.914583973465882050,	-0.914563752520764830,	
+-0.914543529289238430,	-0.914523303771353050,	-0.914503075967159520,	-0.914482845876707810,	-0.914462613500049430,	-0.914442378837234560,	-0.914422141888313610,	-0.914401902653337430,	
+-0.914381661132356420,	-0.914361417325421310,	-0.914341171232582630,	-0.914320922853891100,	-0.914300672189396810,	-0.914280419239151150,	-0.914260164003204530,	-0.914239906481607580,	
+-0.914219646674410690,	-0.914199384581664830,	-0.914179120203420070,	-0.914158853539727810,	-0.914138584590638570,	-0.914118313356202750,	-0.914098039836471200,	-0.914077764031494540,	
+-0.914057485941323410,	-0.914037205566008650,	-0.914016922905600880,	-0.913996637960150740,	-0.913976350729708730,	-0.913956061214326150,	-0.913935769414053410,	-0.913915475328941240,	
+-0.913895178959040380,	-0.913874880304401230,	-0.913854579365075190,	-0.913834276141112790,	-0.913813970632564640,	-0.913793662839481600,	-0.913773352761914400,	-0.913753040399913790,	
+-0.913732725753530590,	-0.913712408822815680,	-0.913692089607819560,	-0.913671768108592960,	-0.913651444325187300,	-0.913631118257653090,	-0.913610789906040940,	-0.913590459270401940,	
+-0.913570126350786720,	-0.913549791147245880,	-0.913529453659830850,	-0.913509113888592240,	-0.913488771833580790,	-0.913468427494847470,	-0.913448080872443110,	-0.913427731966418470,	
+-0.913407380776824480,	-0.913387027303712130,	-0.913366671547131800,	-0.913346313507135240,	-0.913325953183772740,	-0.913305590577095480,	-0.913285225687154200,	-0.913264858513999860,	
+-0.913244489057682960,	-0.913224117318255260,	-0.913203743295767260,	-0.913183366990269920,	-0.913162988401814200,	-0.913142607530450960,	-0.913122224376231140,	-0.913101838939205820,	
+-0.913081451219425850,	-0.913061061216941970,	-0.913040668931805800,	-0.913020274364067850,	-0.912999877513779310,	-0.912979478380991140,	-0.912959076965754180,	-0.912938673268119170,	
+-0.912918267288137850,	-0.912897859025860850,	-0.912877448481339230,	-0.912857035654623950,	-0.912836620545766090,	-0.912816203154816710,	-0.912795783481826770,	-0.912775361526847460,	
+-0.912754937289929620,	-0.912734510771124220,	-0.912714081970482760,	-0.912693650888056210,	-0.912673217523895520,	-0.912652781878051770,	-0.912632343950575690,	-0.912611903741519130,	
+-0.912591461250932710,	-0.912571016478867740,	-0.912550569425375270,	-0.912530120090506270,	-0.912509668474312030,	-0.912489214576843620,	-0.912468758398152110,	-0.912448299938288800,	
+-0.912427839197304300,	-0.912407376175250700,	-0.912386910872178490,	-0.912366443288139100,	-0.912345973423183580,	-0.912325501277363120,	-0.912305026850728560,	-0.912284550143331760,	
+-0.912264071155223570,	-0.912243589886455260,	-0.912223106337078040,	-0.912202620507142960,	-0.912182132396701320,	-0.912161642005804410,	-0.912141149334503300,	-0.912120654382849060,	
+-0.912100157150893430,	-0.912079657638687480,	-0.912059155846282390,	-0.912038651773729450,	-0.912018145421079840,	-0.911997636788384410,	-0.911977125875695350,	-0.911956612683063490,	
+-0.911936097210540030,	-0.911915579458176470,	-0.911895059426023780,	-0.911874537114133580,	-0.911854012522556930,	-0.911833485651345370,	-0.911812956500549610,	-0.911792425070221960,	
+-0.911771891360413140,	-0.911751355371174580,	-0.911730817102557660,	-0.911710276554613670,	-0.911689733727393700,	-0.911669188620949700,	-0.911648641235332850,	-0.911628091570594210,	
+-0.911607539626785420,	-0.911586985403957770,	-0.911566428902162770,	-0.911545870121451610,	-0.911525309061875790,	-0.911504745723486610,	-0.911484180106335250,	-0.911463612210473890,	
+-0.911443042035953390,	-0.911422469582825360,	-0.911401894851141090,	-0.911381317840951780,	-0.911360738552309590,	-0.911340156985265380,	-0.911319573139870890,	-0.911298987016177510,	
+-0.911278398614236540,	-0.911257807934099720,	-0.911237214975818330,	-0.911216619739443790,	-0.911196022225027820,	-0.911175422432621400,	-0.911154820362276800,	-0.911134216014045210,	
+-0.911113609387977920,	-0.911093000484126670,	-0.911072389302542970,	-0.911051775843277900,	-0.911031160106383740,	-0.911010542091911790,	-0.910989921799913340,	-0.910969299230440120,	
+-0.910948674383543770,	-0.910928047259275560,	-0.910907417857687360,	-0.910886786178830570,	-0.910866152222756460,	-0.910845515989517350,	-0.910824877479164410,	-0.910804236691749260,	
+-0.910783593627323530,	-0.910762948285938840,	-0.910742300667646390,	-0.910721650772498670,	-0.910700998600546650,	-0.910680344151842290,	-0.910659687426436990,	-0.910639028424382380,	
+-0.910618367145730300,	-0.910597703590532380,	-0.910577037758840020,	-0.910556369650704860,	-0.910535699266179050,	-0.910515026605314030,	-0.910494351668161510,	-0.910473674454773010,	
+-0.910452994965200380,	-0.910432313199494800,	-0.910411629157708900,	-0.910390942839893860,	-0.910370254246101520,	-0.910349563376383510,	-0.910328870230791680,	-0.910308174809377530,	
+-0.910287477112193040,	-0.910266777139289830,	-0.910246074890719740,	-0.910225370366534060,	-0.910204663566785310,	-0.910183954491524890,	-0.910163243140804550,	-0.910142529514676110,	
+-0.910121813613191000,	-0.910101095436401720,	-0.910080374984359790,	-0.910059652257116820,	-0.910038927254724790,	-0.910018199977235430,	-0.909997470424700470,	-0.909976738597171870,	
+-0.909956004494701490,	-0.909935268117341050,	-0.909914529465142170,	-0.909893788538157170,	-0.909873045336437870,	-0.909852299860035800,	-0.909831552109003130,	-0.909810802083391490,	
+-0.909790049783252510,	-0.909769295208638700,	-0.909748538359601680,	-0.909727779236193410,	-0.909707017838465640,	-0.909686254166470310,	-0.909665488220259280,	-0.909644719999884610,	
+-0.909623949505398150,	-0.909603176736851430,	-0.909582401694297160,	-0.909561624377786760,	-0.909540844787372400,	-0.909520062923105940,	-0.909499278785039330,	-0.909478492373224200,	
+-0.909457703687713060,	-0.909436912728557760,	-0.909416119495810140,	-0.909395323989522280,	-0.909374526209746130,	-0.909353726156533540,	-0.909332923829936690,	-0.909312119230007540,	
+-0.909291312356797720,	-0.909270503210360070,	-0.909249691790746110,	-0.909228878098007900,	-0.909208062132197400,	-0.909187243893366910,	-0.909166423381567830,	-0.909145600596853120,	
+-0.909124775539274400,	-0.909103948208883740,	-0.909083118605733210,	-0.909062286729874880,	-0.909041452581360820,	-0.909020616160243100,	-0.908999777466573900,	-0.908978936500405290,	
+-0.908958093261788890,	-0.908937247750777670,	-0.908916399967423350,	-0.908895549911777900,	-0.908874697583893720,	-0.908853842983822440,	-0.908832986111616780,	-0.908812126967328720,	
+-0.908791265551010420,	-0.908770401862713850,	-0.908749535902491300,	-0.908728667670394950,	-0.908707797166476980,	-0.908686924390789460,	-0.908666049343384570,	-0.908645172024314270,	
+-0.908624292433631300,	-0.908603410571387720,	-0.908582526437635600,	-0.908561640032427120,	-0.908540751355814580,	-0.908519860407849710,	-0.908498967188585690,	-0.908478071698074150,	
+-0.908457173936367490,	-0.908436273903517890,	-0.908415371599577530,	-0.908394467024598810,	-0.908373560178633910,	-0.908352651061735130,	-0.908331739673954310,	-0.908310826015344520,	
+-0.908289910085957720,	-0.908268991885846090,	-0.908248071415061920,	-0.908227148673657720,	-0.908206223661685130,	-0.908185296379197430,	-0.908164366826246460,	-0.908143435002884640,	
+-0.908122500909164240,	-0.908101564545137460,	-0.908080625910856920,	-0.908059685006374680,	-0.908038741831743380,	-0.908017796387014740,	-0.907996848672241950,	-0.907975898687477190,	
+-0.907954946432772530,	-0.907933991908180580,	-0.907913035113753650,	-0.907892076049543690,	-0.907871114715604000,	-0.907850151111986530,	-0.907829185238743560,	-0.907808217095927740,	
+-0.907787246683591340,	-0.907766274001786890,	-0.907745299050566670,	-0.907724321829983190,	-0.907703342340088980,	-0.907682360580935990,	-0.907661376552577500,	-0.907640390255065600,	
+-0.907619401688452680,	-0.907598410852791250,	-0.907577417748133390,	-0.907556422374532490,	-0.907535424732040410,	-0.907514424820709760,	-0.907493422640593180,	-0.907472418191742960,	
+-0.907451411474211600,	-0.907430402488051850,	-0.907409391233316100,	-0.907388377710056760,	-0.907367361918326120,	-0.907346343858177580,	-0.907325323529663110,	-0.907304300932835210,	
+-0.907283276067746720,	-0.907262248934449960,	-0.907241219532997300,	-0.907220187863441830,	-0.907199153925835940,	-0.907178117720232160,	-0.907157079246683210,	-0.907136038505241380,	
+-0.907114995495959530,	-0.907093950218890170,	-0.907072902674086020,	-0.907051852861599170,	-0.907030800781483020,	-0.907009746433789950,	-0.906988689818572500,	-0.906967630935883280,	
+-0.906946569785775040,	-0.906925506368299940,	-0.906904440683511500,	-0.906883372731461910,	-0.906862302512204010,	-0.906841230025790200,	-0.906820155272273440,	-0.906799078251706250,	
+-0.906777998964141350,	-0.906756917409631380,	-0.906735833588228850,	-0.906714747499987040,	-0.906693659144958470,	-0.906672568523195670,	-0.906651475634751460,	-0.906630380479678480,	
+-0.906609283058029240,	-0.906588183369857250,	-0.906567081415214690,	-0.906545977194154530,	-0.906524870706729380,	-0.906503761952991980,	-0.906482650932995290,	-0.906461537646791830,	
+-0.906440422094434650,	-0.906419304275976390,	-0.906398184191469450,	-0.906377061840967560,	-0.906355937224522900,	-0.906334810342188430,	-0.906313681194016900,	-0.906292549780060800,	
+-0.906271416100373650,	-0.906250280155008080,	-0.906229141944016710,	-0.906208001467452510,	-0.906186858725368420,	-0.906165713717817070,	-0.906144566444851420,	-0.906123416906524430,	
+-0.906102265102888830,	-0.906081111033997240,	-0.906059954699903190,	-0.906038796100659290,	-0.906017635236318400,	-0.905996472106933460,	-0.905975306712557330,	-0.905954139053242510,	
+-0.905932969129042750,	-0.905911796940010560,	-0.905890622486198890,	-0.905869445767660600,	-0.905848266784448740,	-0.905827085536616280,	-0.905805902024216070,	-0.905784716247301060,	
+-0.905763528205923870,	-0.905742337900138250,	-0.905721145329996810,	-0.905699950495552520,	-0.905678753396858330,	-0.905657554033967300,	-0.905636352406931970,	-0.905615148515806160,	
+-0.905593942360642390,	-0.905572733941493850,	-0.905551523258413480,	-0.905530310311454260,	-0.905509095100669350,	-0.905487877626111600,	-0.905466657887834200,	-0.905445435885889770,	
+-0.905424211620332150,	-0.905402985091213970,	-0.905381756298588410,	-0.905360525242508320,	-0.905339291923027090,	-0.905318056340197130,	-0.905296818494072400,	-0.905275578384705630,	
+-0.905254336012150000,	-0.905233091376458470,	-0.905211844477684210,	-0.905190595315880310,	-0.905169343891099930,	-0.905148090203396260,	-0.905126834252822250,	-0.905105576039430870,	
+-0.905084315563275950,	-0.905063052824410130,	-0.905041787822886800,	-0.905020520558758920,	-0.904999251032079450,	-0.904977979242902130,	-0.904956705191279910,	-0.904935428877265860,	
+-0.904914150300913380,	-0.904892869462275430,	-0.904871586361405300,	-0.904850300998356170,	-0.904829013373181330,	-0.904807723485933970,	-0.904786431336666920,	-0.904765136925434250,	
+-0.904743840252288600,	-0.904722541317283470,	-0.904701240120471930,	-0.904679936661906830,	-0.904658630941642340,	-0.904637322959731320,	-0.904616012716226940,	-0.904594700211182600,	
+-0.904573385444651380,	-0.904552068416686780,	-0.904530749127341990,	-0.904509427576670300,	-0.904488103764725100,	-0.904466777691559250,	-0.904445449357226820,	-0.904424118761780750,	
+-0.904402785905274450,	-0.904381450787761110,	-0.904360113409294230,	-0.904338773769926550,	-0.904317431869712470,	-0.904296087708704730,	-0.904274741286956730,	-0.904253392604521980,	
+-0.904232041661453660,	-0.904210688457805280,	-0.904189332993630130,	-0.904167975268981740,	-0.904146615283912940,	-0.904125253038478020,	-0.904103888532729940,	-0.904082521766722210,	
+-0.904061152740508130,	-0.904039781454141210,	-0.904018407907674400,	-0.903997032101162000,	-0.903975654034656960,	-0.903954273708212800,	-0.903932891121883020,	-0.903911506275720920,	
+-0.903890119169780130,	-0.903868729804114030,	-0.903847338178776050,	-0.903825944293819790,	-0.903804548149298230,	-0.903783149745265750,	-0.903761749081775310,	-0.903740346158880550,	
+-0.903718940976634970,	-0.903697533535091630,	-0.903676123834304730,	-0.903654711874327670,	-0.903633297655213720,	-0.903611881177016630,	-0.903590462439789800,	-0.903569041443586740,	
+-0.903547618188461190,	-0.903526192674466540,	-0.903504764901656430,	-0.903483334870083920,	-0.903461902579803520,	-0.903440468030868420,	-0.903419031223332110,	-0.903397592157248240,	
+-0.903376150832669980,	-0.903354707249651720,	-0.903333261408246770,	-0.903311813308508630,	-0.903290362950490920,	-0.903268910334247280,	-0.903247455459831430,	-0.903225998327296890,	
+-0.903204538936697390,	-0.903183077288086560,	-0.903161613381517570,	-0.903140147217045050,	-0.903118678794722070,	-0.903097208114602480,	-0.903075735176739780,	-0.903054259981187820,	
+-0.903032782527999680,	-0.903011302817230080,	-0.902989820848932200,	-0.902968336623159900,	-0.902946850139966560,	-0.902925361399406160,	-0.902903870401532420,	-0.902882377146398960,	
+-0.902860881634059530,	-0.902839383864567520,	-0.902817883837977450,	-0.902796381554342720,	-0.902774877013716950,	-0.902753370216154090,	-0.902731861161707670,	-0.902710349850431300,	
+-0.902688836282379500,	-0.902667320457605560,	-0.902645802376163210,	-0.902624282038106520,	-0.902602759443489000,	-0.902581234592364610,	-0.902559707484787200,	-0.902538178120810500,	
+-0.902516646500487910,	-0.902495112623874050,	-0.902473576491022560,	-0.902452038101987040,	-0.902430497456821470,	-0.902408954555579570,	-0.902387409398314970,	-0.902365861985082170,	
+-0.902344312315934820,	-0.902322760390926630,	-0.902301206210111560,	-0.902279649773543470,	-0.902258091081276190,	-0.902236530133363690,	-0.902214966929859920,	-0.902193401470818720,	
+-0.902171833756293620,	-0.902150263786339330,	-0.902128691561009390,	-0.902107117080357730,	-0.902085540344438330,	-0.902063961353304580,	-0.902042380107011430,	-0.902020796605612190,	
+-0.901999210849161010,	-0.901977622837711880,	-0.901956032571318620,	-0.901934440050035310,	-0.901912845273915910,	-0.901891248243014370,	-0.901869648957384640,	-0.901848047417080580,	
+-0.901826443622156580,	-0.901804837572666610,	-0.901783229268664500,	-0.901761618710204330,	-0.901740005897340160,	-0.901718390830125500,	-0.901696773508615320,	-0.901675153932863130,	
+-0.901653532102923090,	-0.901631908018849290,	-0.901610281680695680,	-0.901588653088516320,	-0.901567022242365400,	-0.901545389142296870,	-0.901523753788364470,	-0.901502116180623150,	
+-0.901480476319126420,	-0.901458834203928580,	-0.901437189835083700,	-0.901415543212645720,	-0.901393894336668610,	-0.901372243207207100,	-0.901350589824314930,	-0.901328934188046380,	
+-0.901307276298455420,	-0.901285616155596330,	-0.901263953759523170,	-0.901242289110290140,	-0.901220622207951410,	-0.901198953052560700,	-0.901177281644172990,	-0.901155607982842110,	
+-0.901133932068622250,	-0.901112253901567460,	-0.901090573481732050,	-0.901068890809169850,	-0.901047205883935830,	-0.901025518706083720,	-0.901003829275667910,	-0.900982137592742480,	
+-0.900960443657361720,	-0.900938747469579800,	-0.900917049029451130,	-0.900895348337029780,	-0.900873645392370030,	-0.900851940195525720,	-0.900830232746552050,	-0.900808523045502740,	
+-0.900786811092432190,	-0.900765096887394590,	-0.900743380430443770,	-0.900721661721635040,	-0.900699940761022110,	-0.900678217548659290,	-0.900656492084600860,	-0.900634764368901330,	
+-0.900613034401614780,	-0.900591302182795710,	-0.900569567712498410,	-0.900547830990777070,	-0.900526092017685850,	-0.900504350793279840,	-0.900482607317612870,	-0.900460861590739460,	
+-0.900439113612713780,	-0.900417363383590460,	-0.900395610903423240,	-0.900373856172267390,	-0.900352099190176890,	-0.900330339957206240,	-0.900308578473409620,	-0.900286814738841650,	
+-0.900265048753556620,	-0.900243280517608930,	-0.900221510031053000,	-0.900199737293942980,	-0.900177962306334070,	-0.900156185068280100,	-0.900134405579835820,	-0.900112623841055390,	
+-0.900090839851993450,	-0.900069053612704060,	-0.900047265123242400,	-0.900025474383662540,	-0.900003681394019090,	-0.899981886154366360,	-0.899960088664758960,	-0.899938288925251300,	
+-0.899916486935897870,	-0.899894682696753320,	-0.899872876207871600,	-0.899851067469308210,	-0.899829256481117000,	-0.899807443243352710,	-0.899785627756069850,	-0.899763810019322820,	
+-0.899741990033166020,	-0.899720167797654510,	-0.899698343312842600,	-0.899676516578784890,	-0.899654687595535800,	-0.899632856363150050,	-0.899611022881682150,	-0.899589187151186740,	
+-0.899567349171718320,	-0.899545508943331520,	-0.899523666466080620,	-0.899501821740020800,	-0.899479974765206580,	-0.899458125541692350,	-0.899436274069532750,	-0.899414420348782160,	
+-0.899392564379495880,	-0.899370706161728210,	-0.899348845695533860,	-0.899326982980967250,	-0.899305118018083220,	-0.899283250806936390,	-0.899261381347581490,	-0.899239509640073150,	
+-0.899217635684465890,	-0.899195759480814320,	-0.899173881029173620,	-0.899152000329598300,	-0.899130117382142990,	-0.899108232186862310,	-0.899086344743811110,	-0.899064455053043550,	
+-0.899042563114615390,	-0.899020668928580790,	-0.898998772494994490,	-0.898976873813911230,	-0.898954972885385840,	-0.898933069709472950,	-0.898911164286227420,	-0.898889256615703960,	
+-0.898867346697957090,	-0.898845434533042110,	-0.898823520121013520,	-0.898801603461926280,	-0.898779684555834900,	-0.898757763402794340,	-0.898735840002859000,	-0.898713914356084500,	
+-0.898691986462525130,	-0.898670056322235840,	-0.898648123935271380,	-0.898626189301686700,	-0.898604252421536410,	-0.898582313294875590,	-0.898560371921758970,	-0.898538428302240950,	
+-0.898516482436377270,	-0.898494534324222440,	-0.898472583965831300,	-0.898450631361258690,	-0.898428676510559470,	-0.898406719413788140,	-0.898384760071000430,	-0.898362798482250870,	
+-0.898340834647594180,	-0.898318868567085540,	-0.898296900240779680,	-0.898274929668731570,	-0.898252956850996150,	-0.898230981787628280,	-0.898209004478683020,	-0.898187024924214870,	
+-0.898165043124279470,	-0.898143059078931550,	-0.898121072788225950,	-0.898099084252217630,	-0.898077093470961320,	-0.898055100444512530,	-0.898033105172926120,	-0.898011107656256800,	
+-0.897989107894559770,	-0.897967105887890080,	-0.897945101636302480,	-0.897923095139852250,	-0.897901086398594120,	-0.897879075412583380,	-0.897857062181874550,	-0.897835046706523480,	
+-0.897813028986584770,	-0.897791009022113510,	-0.897768986813164640,	-0.897746962359793450,	-0.897724935662054360,	-0.897702906720003300,	-0.897680875533695020,	-0.897658842103184580,	
+-0.897636806428526950,	-0.897614768509777390,	-0.897592728346990890,	-0.897570685940222600,	-0.897548641289527490,	-0.897526594394960520,	-0.897504545256577300,	-0.897482493874432800,	
+-0.897460440248582070,	-0.897438384379080300,	-0.897416326265982440,	-0.897394265909343460,	-0.897372203309219190,	-0.897350138465664470,	-0.897328071378734270,	-0.897306002048483990,	
+-0.897283930474968680,	-0.897261856658243540,	-0.897239780598363850,	-0.897217702295384560,	-0.897195621749360740,	-0.897173538960348130,	-0.897151453928401790,	-0.897129366653576790,	
+-0.897107277135928300,	-0.897085185375511740,	-0.897063091372381720,	-0.897040995126594410,	-0.897018896638204670,	-0.896996795907267550,	-0.896974692933838580,	-0.896952587717972820,	
+-0.896930480259725550,	-0.896908370559152070,	-0.896886258616307770,	-0.896864144431247730,	-0.896842028004027010,	-0.896819909334701570,	-0.896797788423326360,	-0.896775665269956670,	
+-0.896753539874647790,	-0.896731412237454670,	-0.896709282358433500,	-0.896687150237639120,	-0.896665015875126810,	-0.896642879270951880,	-0.896620740425169930,	-0.896598599337836030,	
+-0.896576456009005600,	-0.896554310438734130,	-0.896532162627076800,	-0.896510012574088690,	-0.896487860279825970,	-0.896465705744343590,	-0.896443548967696850,	-0.896421389949941360,	
+-0.896399228691132420,	-0.896377065191324870,	-0.896354899450575230,	-0.896332731468938220,	-0.896310561246469350,	-0.896288388783224140,	-0.896266214079257990,	-0.896244037134626300,	
+-0.896221857949384470,	-0.896199676523588010,	-0.896177492857291980,	-0.896155306950552570,	-0.896133118803424940,	-0.896110928415964510,	-0.896088735788226680,	-0.896066540920267160,	
+-0.896044343812140820,	-0.896022144463903940,	-0.895999942875611800,	-0.895977739047319810,	-0.895955532979083370,	-0.895933324670958210,	-0.895911114122999620,	-0.895888901335263330,	
+-0.895866686307804750,	-0.895844469040679160,	-0.895822249533942740,	-0.895800027787650550,	-0.895777803801858450,	-0.895755577576621830,	-0.895733349111996200,	-0.895711118408036850,	
+-0.895688885464800080,	-0.895666650282341160,	-0.895644412860715500,	-0.895622173199978940,	-0.895599931300186890,	-0.895577687161394960,	-0.895555440783658900,	-0.895533192167034200,	
+-0.895510941311576490,	-0.895488688217341070,	-0.895466432884384320,	-0.895444175312761440,	-0.895421915502528140,	-0.895399653453740060,	-0.895377389166452490,	-0.895355122640721810,	
+-0.895332853876603330,	-0.895310582874152770,	-0.895288309633425650,	-0.895266034154477810,	-0.895243756437364870,	-0.895221476482142560,	-0.895199194288866520,	-0.895176909857592570,	
+-0.895154623188375910,	-0.895132334281273030,	-0.895110043136339350,	-0.895087749753630590,	-0.895065454133202490,	-0.895043156275110660,	-0.895020856179410630,	-0.894998553846158780,	
+-0.894976249275410640,	-0.894953942467221820,	-0.894931633421648160,	-0.894909322138745410,	-0.894887008618569290,	-0.894864692861175760,	-0.894842374866620440,	-0.894820054634958840,	
+-0.894797732166247360,	-0.894775407460541740,	-0.894753080517897480,	-0.894730751338370540,	-0.894708419922016770,	-0.894686086268891460,	-0.894663750379051440,	-0.894641412252551890,	
+-0.894619071889449000,	-0.894596729289798280,	-0.894574384453655780,	-0.894552037381077360,	-0.894529688072118860,	-0.894507336526836120,	-0.894484982745284540,	-0.894462626727520970,	
+-0.894440268473600920,	-0.894417907983580120,	-0.894395545257514520,	-0.894373180295460090,	-0.894350813097472330,	-0.894328443663607970,	-0.894306071993922420,	-0.894283698088471750,	
+-0.894261321947311780,	-0.894238943570498600,	-0.894216562958087930,	-0.894194180110135960,	-0.894171795026698520,	-0.894149407707831580,	-0.894127018153590640,	-0.894104626364032650,	
+-0.894082232339213020,	-0.894059836079187930,	-0.894037437584013220,	-0.894015036853744390,	-0.893992633888438530,	-0.893970228688151010,	-0.893947821252937920,	-0.893925411582855320,	
+-0.893902999677959050,	-0.893880585538305410,	-0.893858169163950330,	-0.893835750554949790,	-0.893813329711359850,	-0.893790906633236130,	-0.893768481320635690,	-0.893746053773613940,	
+-0.893723623992227050,	-0.893701191976531200,	-0.893678757726582340,	-0.893656321242436100,	-0.893633882524149550,	-0.893611441571778190,	-0.893588998385378310,	-0.893566552965005870,	
+-0.893544105310717150,	-0.893521655422568120,	-0.893499203300614940,	-0.893476748944913690,	-0.893454292355520320,	-0.893431833532491450,	-0.893409372475883150,	-0.893386909185751370,	
+-0.893364443662152290,	-0.893341975905142080,	-0.893319505914776490,	-0.893297033691112690,	-0.893274559234206180,	-0.893252082544113370,	-0.893229603620890210,	-0.893207122464593220,	
+-0.893184639075278230,	-0.893162153453001760,	-0.893139665597819880,	-0.893117175509788530,	-0.893094683188964570,	-0.893072188635403830,	-0.893049691849162720,	-0.893027192830297300,	
+-0.893004691578863970,	-0.892982188094918470,	-0.892959682378517860,	-0.892937174429718090,	-0.892914664248575460,	-0.892892151835146030,	-0.892869637189486310,	-0.892847120311652480,	
+-0.892824601201700930,	-0.892802079859687740,	-0.892779556285669410,	-0.892757030479701790,	-0.892734502441842050,	-0.892711972172145930,	-0.892689439670669940,	-0.892666904937470360,	
+-0.892644367972603160,	-0.892621828776125390,	-0.892599287348093020,	-0.892576743688562440,	-0.892554197797590040,	-0.892531649675232130,	-0.892509099321545100,	-0.892486546736585340,	
+-0.892463991920409260,	-0.892441434873073040,	-0.892418875594632950,	-0.892396314085146080,	-0.892373750344668370,	-0.892351184373256330,	-0.892328616170966260,	-0.892306045737854770,	
+-0.892283473073977710,	-0.892260898179392360,	-0.892238321054154680,	-0.892215741698321300,	-0.892193160111948600,	-0.892170576295092890,	-0.892147990247810770,	-0.892125401970158770,	
+-0.892102811462193170,	-0.892080218723970140,	-0.892057623755546980,	-0.892035026556979750,	-0.892012427128325070,	-0.891989825469639230,	-0.891967221580978740,	-0.891944615462399890,	
+-0.891922007113959970,	-0.891899396535714930,	-0.891876783727721390,	-0.891854168690035980,	-0.891831551422715090,	-0.891808931925815230,	-0.891786310199393140,	-0.891763686243505330,	
+-0.891741060058207860,	-0.891718431643558130,	-0.891695800999612320,	-0.891673168126426940,	-0.891650533024058720,	-0.891627895692564180,	-0.891605256131999480,	-0.891582614342422030,	
+-0.891559970323888010,	-0.891537324076454140,	-0.891514675600176940,	-0.891492024895113030,	-0.891469371961319030,	-0.891446716798851680,	-0.891424059407767480,	-0.891401399788123160,	
+-0.891378737939974910,	-0.891356073863380230,	-0.891333407558395410,	-0.891310739025076960,	-0.891288068263481730,	-0.891265395273665990,	-0.891242720055687050,	-0.891220042609601410,	
+-0.891197362935465590,	-0.891174681033336410,	-0.891151996903270520,	-0.891129310545324630,	-0.891106621959555480,	-0.891083931146019690,	-0.891061238104774110,	-0.891038542835875140,	
+-0.891015845339380160,	-0.890993145615345480,	-0.890970443663828050,	-0.890947739484884480,	-0.890925033078571070,	-0.890902324444945550,	-0.890879613584064200,	-0.890856900495983870,	
+-0.890834185180761300,	-0.890811467638453200,	-0.890788747869116440,	-0.890766025872807840,	-0.890743301649584150,	-0.890720575199502210,	-0.890697846522618520,	-0.890675115618990490,	
+-0.890652382488674730,	-0.890629647131727990,	-0.890606909548207200,	-0.890584169738169010,	-0.890561427701670130,	-0.890538683438767960,	-0.890515936949519140,	-0.890493188233980490,	
+-0.890470437292208870,	-0.890447684124261120,	-0.890424928730194190,	-0.890402171110064920,	-0.890379411263930280,	-0.890356649191846650,	-0.890333884893871890,	-0.890311118370062270,	
+-0.890288349620474980,	-0.890265578645166760,	-0.890242805444194540,	-0.890220030017614960,	-0.890197252365485750,	-0.890174472487863410,	-0.890151690384804790,	-0.890128906056367080,	
+-0.890106119502606980,	-0.890083330723581590,	-0.890060539719347950,	-0.890037746489962920,	-0.890014951035483120,	-0.889992153355966380,	-0.889969353451469210,	-0.889946551322048700,	
+-0.889923746967761780,	-0.889900940388665520,	-0.889878131584816430,	-0.889855320556272590,	-0.889832507303090270,	-0.889809691825326770,	-0.889786874123039030,	-0.889764054196284020,	
+-0.889741232045119010,	-0.889718407669600860,	-0.889695581069786630,	-0.889672752245733500,	-0.889649921197498080,	-0.889627087925138340,	-0.889604252428710770,	-0.889581414708272680,	
+-0.889558574763881000,	-0.889535732595592380,	-0.889512888203464970,	-0.889490041587555290,	-0.889467192747920520,	-0.889444341684617720,	-0.889421488397704070,	-0.889398632887236750,	
+-0.889375775153272820,	-0.889352915195869560,	-0.889330053015083830,	-0.889307188610972690,	-0.889284321983593970,	-0.889261453133004420,	-0.889238582059261210,	-0.889215708762421510,	
+-0.889192833242542610,	-0.889169955499681250,	-0.889147075533895380,	-0.889124193345241840,	-0.889101308933777700,	-0.889078422299560360,	-0.889055533442647090,	-0.889032642363094870,	
+-0.889009749060960970,	-0.888986853536302800,	-0.888963955789177080,	-0.888941055819641890,	-0.888918153627754060,	-0.888895249213570770,	-0.888872342577149420,	-0.888849433718547190,	
+-0.888826522637821030,	-0.888803609335028890,	-0.888780693810227730,	-0.888757776063474950,	-0.888734856094827610,	-0.888711933904343110,	-0.888689009492078850,	-0.888666082858092120,	
+-0.888643154002440090,	-0.888620222925179730,	-0.888597289626369300,	-0.888574354106065670,	-0.888551416364326110,	-0.888528476401208020,	-0.888505534216768700,	-0.888482589811065200,	
+-0.888459643184155600,	-0.888436694336096840,	-0.888413743266946440,	-0.888390789976761690,	-0.888367834465599860,	-0.888344876733518580,	-0.888321916780575040,	-0.888298954606826620,	
+-0.888275990212330950,	-0.888253023597144860,	-0.888230054761326550,	-0.888207083704933180,	-0.888184110428022030,	-0.888161134930650630,	-0.888138157212876030,	-0.888115177274756420,	
+-0.888092195116348960,	-0.888069210737710830,	-0.888046224138899780,	-0.888023235319973180,	-0.888000244280988450,	-0.887977251022003090,	-0.887954255543074720,	-0.887931257844260640,	
+-0.887908257925618010,	-0.887885255787205120,	-0.887862251429079040,	-0.887839244851297390,	-0.887816236053917680,	-0.887793225036997310,	-0.887770211800593460,	-0.887747196344764620,	
+-0.887724178669567650,	-0.887701158775060280,	-0.887678136661300020,	-0.887655112328344380,	-0.887632085776250970,	-0.887609057005077420,	-0.887586026014881120,	-0.887562992805719380,	
+-0.887539957377650680,	-0.887516919730731990,	-0.887493879865020930,	-0.887470837780575230,	-0.887447793477452510,	-0.887424746955709830,	-0.887401698215405710,	-0.887378647256597320,	
+-0.887355594079342280,	-0.887332538683698320,	-0.887309481069723070,	-0.887286421237474030,	-0.887263359187008940,	-0.887240294918385410,	-0.887217228431660840,	-0.887194159726893530,	
+-0.887171088804140860,	-0.887148015663460470,	-0.887124940304910070,	-0.887101862728547190,	-0.887078782934429320,	-0.887055700922614990,	-0.887032616693161360,	-0.887009530246126050,	
+-0.886986441581567140,	-0.886963350699542020,	-0.886940257600108420,	-0.886917162283324290,	-0.886894064749247260,	-0.886870964997935050,	-0.886847863029444960,	-0.886824758843835710,	
+-0.886801652441164600,	-0.886778543821489240,	-0.886755432984867590,	-0.886732319931356930,	-0.886709204661015880,	-0.886686087173901850,	-0.886662967470072560,	-0.886639845549585860,	
+-0.886616721412499480,	-0.886593595058871360,	-0.886570466488759260,	-0.886547335702221000,	-0.886524202699314420,	-0.886501067480096940,	-0.886477930044627160,	-0.886454790392962490,	
+-0.886431648525160990,	-0.886408504441280280,	-0.886385358141378310,	-0.886362209625512490,	-0.886339058893741650,	-0.886315905946123080,	-0.886292750782714860,	-0.886269593403574700,	
+-0.886246433808760560,	-0.886223271998330290,	-0.886200107972341830,	-0.886176941730853150,	-0.886153773273921750,	-0.886130602601606250,	-0.886107429713964280,	-0.886084254611053780,	
+-0.886061077292932600,	-0.886037897759658690,	-0.886014716011289670,	-0.885991532047884170,	-0.885968345869500020,	-0.885945157476194840,	-0.885921966868026930,	-0.885898774045054020,	
+-0.885875579007334160,	-0.885852381754925310,	-0.885829182287885540,	-0.885805980606272470,	-0.885782776710144830,	-0.885759570599560230,	-0.885736362274576640,	-0.885713151735252220,	
+-0.885689938981644940,	-0.885666724013812300,	-0.885643506831813370,	-0.885620287435705640,	-0.885597065825547200,	-0.885573842001396110,	-0.885550615963310420,	-0.885527387711348090,	
+-0.885504157245567410,	-0.885480924566026230,	-0.885457689672782820,	-0.885434452565894810,	-0.885411213245420940,	-0.885387971711419140,	-0.885364727963947380,	-0.885341482003063840,	
+-0.885318233828826130,	-0.885294983441293310,	-0.885271730840523020,	-0.885248476026573310,	-0.885225218999502570,	-0.885201959759368660,	-0.885178698306229860,	-0.885155434640144350,	
+-0.885132168761170290,	-0.885108900669365760,	-0.885085630364788490,	-0.885062357847497650,	-0.885039083117550970,	-0.885015806175006410,	-0.884992527019922480,	-0.884969245652357240,	
+-0.884945962072368420,	-0.884922676280015090,	-0.884899388275355080,	-0.884876098058446580,	-0.884852805629347870,	-0.884829510988117240,	-0.884806214134812640,	-0.884782915069492690,	
+-0.884759613792215350,	-0.884736310303038560,	-0.884713004602021400,	-0.884689696689221820,	-0.884666386564697870,	-0.884643074228508080,	-0.884619759680710490,	-0.884596442921363190,	
+-0.884573123950525120,	-0.884549802768254230,	-0.884526479374608930,	-0.884503153769647280,	-0.884479825953427890,	-0.884456495926008830,	-0.884433163687448620,	-0.884409829237805530,	
+-0.884386492577137310,	-0.884363153705503340,	-0.884339812622961570,	-0.884316469329570200,	-0.884293123825387610,	-0.884269776110472310,	-0.884246426184882030,	-0.884223074048676170,	
+-0.884199719701912690,	-0.884176363144649870,	-0.884153004376946110,	-0.884129643398859800,	-0.884106280210449460,	-0.884082914811773370,	-0.884059547202890040,	-0.884036177383857760,	
+-0.884012805354734700,	-0.883989431115580040,	-0.883966054666451840,	-0.883942676007408390,	-0.883919295138508310,	-0.883895912059809550,	-0.883872526771371510,	-0.883849139273252040,	
+-0.883825749565509860,	-0.883802357648203140,	-0.883778963521390630,	-0.883755567185130710,	-0.883732168639481900,	-0.883708767884502590,	-0.883685364920251400,	-0.883661959746786410,	
+-0.883638552364166880,	-0.883615142772451010,	-0.883591730971697190,	-0.883568316961964140,	-0.883544900743310270,	-0.883521482315793750,	-0.883498061679473980,	-0.883474638834409020,	
+-0.883451213780657390,	-0.883427786518277800,	-0.883404357047328780,	-0.883380925367868720,	-0.883357491479956460,	-0.883334055383650510,	-0.883310617079008930,	-0.883287176566091240,	
+-0.883263733844955600,	-0.883240288915660640,	-0.883216841778264980,	-0.883193392432827240,	-0.883169940879405480,	-0.883146487118059430,	-0.883123031148847050,	-0.883099572971827170,	
+-0.883076112587058320,	-0.883052649994599200,	-0.883029185194508460,	-0.883005718186844700,	-0.882982248971666770,	-0.882958777549032740,	-0.882935303919002100,	-0.882911828081633270,	
+-0.882888350036984850,	-0.882864869785115580,	-0.882841387326084190,	-0.882817902659948860,	-0.882794415786769200,	-0.882770926706603400,	-0.882747435419510400,	-0.882723941925548820,	
+-0.882700446224777390,	-0.882676948317254740,	-0.882653448203039810,	-0.882629945882191240,	-0.882606441354767730,	-0.882582934620827820,	-0.882559425680430890,	-0.882535914533635450,	
+-0.882512401180500230,	-0.882488885621084070,	-0.882465367855445160,	-0.882441847883643330,	-0.882418325705736860,	-0.882394801321784490,	-0.882371274731845180,	-0.882347745935977760,	
+-0.882324214934240850,	-0.882300681726693510,	-0.882277146313394380,	-0.882253608694402500,	-0.882230068869776060,	-0.882206526839574900,	-0.882182982603857410,	-0.882159436162682550,	
+-0.882135887516109050,	-0.882112336664195750,	-0.882088783607001270,	-0.882065228344585230,	-0.882041670877006130,	-0.882018111204322830,	-0.881994549326594270,	-0.881970985243879400,	
+-0.881947418956236960,	-0.881923850463726010,	-0.881900279766405500,	-0.881876706864333840,	-0.881853131757570740,	-0.881829554446174950,	-0.881805974930205180,	-0.881782393209720520,	
+-0.881758809284779900,	-0.881735223155441730,	-0.881711634821765950,	-0.881688044283811200,	-0.881664451541636200,	-0.881640856595300230,	-0.881617259444861910,	-0.881593660090380650,	
+-0.881570058531915060,	-0.881546454769524420,	-0.881522848803267260,	-0.881499240633203280,	-0.881475630259391350,	-0.881452017681890190,	-0.881428402900759080,	-0.881404785916056980,	
+-0.881381166727842390,	-0.881357545336175390,	-0.881333921741114580,	-0.881310295942718810,	-0.881286667941047370,	-0.881263037736159330,	-0.881239405328113620,	-0.881215770716969440,	
+-0.881192133902785830,	-0.881168494885621880,	-0.881144853665536190,	-0.881121210242588940,	-0.881097564616838520,	-0.881073916788344240,	-0.881050266757165250,	-0.881026614523360060,	
+-0.881002960086988860,	-0.880979303448110150,	-0.880955644606783220,	-0.880931983563067230,	-0.880908320317021150,	-0.880884654868704380,	-0.880860987218175960,	-0.880837317365495090,	
+-0.880813645310720930,	-0.880789971053912210,	-0.880766294595129010,	-0.880742615934430040,	-0.880718935071874490,	-0.880695252007521630,	-0.880671566741430660,	-0.880647879273660390,	
+-0.880624189604270800,	-0.880600497733320720,	-0.880576803660869430,	-0.880553107386976120,	-0.880529408911700060,	-0.880505708235100440,	-0.880482005357236530,	-0.880458300278167740,	
+-0.880434592997952680,	-0.880410883516651530,	-0.880387171834323250,	-0.880363457951027000,	-0.880339741866822070,	-0.880316023581767860,	-0.880292303095923100,	-0.880268580409347970,	
+-0.880244855522101520,	-0.880221128434242830,	-0.880197399145831390,	-0.880173667656926400,	-0.880149933967587230,	-0.880126198077873290,	-0.880102459987843750,	-0.880078719697557800,	
+-0.880054977207075370,	-0.880031232516455430,	-0.880007485625757590,	-0.879983736535040920,	-0.879959985244364920,	-0.879936231753788540,	-0.879912476063371970,	-0.879888718173174270,	
+-0.879864958083254710,	-0.879841195793672810,	-0.879817431304487860,	-0.879793664615759360,	-0.879769895727546710,	-0.879746124639909420,	-0.879722351352906660,	-0.879698575866597720,	
+-0.879674798181042660,	-0.879651018296300660,	-0.879627236212431110,	-0.879603451929493520,	-0.879579665447546730,	-0.879555876766651370,	-0.879532085886866270,	-0.879508292808250820,	
+-0.879484497530864770,	-0.879460700054767510,	-0.879436900380018430,	-0.879413098506677150,	-0.879389294434803070,	-0.879365488164455700,	-0.879341679695694320,	-0.879317869028579110,	
+-0.879294056163169140,	-0.879270241099524120,	-0.879246423837703570,	-0.879222604377766780,	-0.879198782719773250,	-0.879174958863783050,	-0.879151132809855460,	-0.879127304558050100,	
+-0.879103474108426490,	-0.879079641461044110,	-0.879055806615962720,	-0.879031969573241700,	-0.879008130332940900,	-0.878984288895119260,	-0.878960445259837300,	-0.878936599427154300,	
+-0.878912751397129770,	-0.878888901169823320,	-0.878865048745294700,	-0.878841194123602950,	-0.878817337304808710,	-0.878793478288971140,	-0.878769617076149760,	-0.878745753666404510,	
+-0.878721888059794680,	-0.878698020256380220,	-0.878674150256220750,	-0.878650278059375900,	-0.878626403665904940,	-0.878602527075868280,	-0.878578648289325410,	-0.878554767306335860,	
+-0.878530884126959450,	-0.878506998751255820,	-0.878483111179284240,	-0.878459221411105330,	-0.878435329446778380,	-0.878411435286363120,	-0.878387538929919160,	-0.878363640377506470,	
+-0.878339739629184660,	-0.878315836685013450,	-0.878291931545052700,	-0.878268024209362010,	-0.878244114678001010,	-0.878220202951029980,	-0.878196289028508550,	-0.878172372910496430,	
+-0.878148454597053260,	-0.878124534088238650,	-0.878100611384112990,	-0.878076686484735910,	-0.878052759390167140,	-0.878028830100466400,	-0.878004898615693640,	-0.877980964935908600,	
+-0.877957029061171120,	-0.877933090991541040,	-0.877909150727078310,	-0.877885208267842330,	-0.877861263613893610,	-0.877837316765291860,	-0.877813367722096730,	-0.877789416484368260,	
+-0.877765463052165740,	-0.877741507425550020,	-0.877717549604580590,	-0.877693589589317200,	-0.877669627379819910,	-0.877645662976148430,	-0.877621696378362850,	-0.877597727586523100,	
+-0.877573756600689040,	-0.877549783420920490,	-0.877525808047277090,	-0.877501830479819670,	-0.877477850718607620,	-0.877453868763700910,	-0.877429884615159580,	-0.877405898273043490,	
+-0.877381909737412150,	-0.877357919008326600,	-0.877333926085846260,	-0.877309930970031070,	-0.877285933660940990,	-0.877261934158636180,	-0.877237932463176500,	-0.877213928574621990,	
+-0.877189922493032630,	-0.877165914218468010,	-0.877141903750989100,	-0.877117891090655410,	-0.877093876237526990,	-0.877069859191663910,	-0.877045839953126130,	-0.877021818521973360,	
+-0.876997794898266460,	-0.876973769082065040,	-0.876949741073429160,	-0.876925710872419000,	-0.876901678479094620,	-0.876877643893515970,	-0.876853607115743230,	-0.876829568145836460,	
+-0.876805526983855720,	-0.876781483629860860,	-0.876757438083912600,	-0.876733390346070780,	-0.876709340416395480,	-0.876685288294946850,	-0.876661233981784640,	-0.876637177476969680,	
+-0.876613118780561810,	-0.876589057892621090,	-0.876564994813207820,	-0.876540929542382050,	-0.876516862080203850,	-0.876492792426733610,	-0.876468720582031290,	-0.876444646546157280,	
+-0.876420570319171200,	-0.876396491901134000,	-0.876372411292105640,	-0.876348328492146390,	-0.876324243501316100,	-0.876300156319674950,	-0.876276066947283770,	-0.876251975384202410,	
+-0.876227881630491150,	-0.876203785686210160,	-0.876179687551419620,	-0.876155587226180030,	-0.876131484710551360,	-0.876107380004593980,	-0.876083273108368200,	-0.876059164021933730,	
+-0.876035052745351870,	-0.876010939278682340,	-0.875986823621985430,	-0.875962705775321540,	-0.875938585738750830,	-0.875914463512333260,	-0.875890339096129900,	-0.875866212490200690,	
+-0.875842083694606030,	-0.875817952709406100,	-0.875793819534661290,	-0.875769684170431990,	-0.875745546616778500,	-0.875721406873761100,	-0.875697264941439730,	-0.875673120819875580,	
+-0.875648974509128710,	-0.875624826009259390,	-0.875600675320328040,	-0.875576522442394920,	-0.875552367375520110,	-0.875528210119764780,	-0.875504050675188990,	-0.875479889041853030,	
+-0.875455725219817290,	-0.875431559209142400,	-0.875407391009888510,	-0.875383220622116040,	-0.875359048045885710,	-0.875334873281257250,	-0.875310696328291950,	-0.875286517187050080,	
+-0.875262335857591830,	-0.875238152339977700,	-0.875213966634268200,	-0.875189778740523390,	-0.875165588658804560,	-0.875141396389171770,	-0.875117201931685520,	-0.875093005286406210,	
+-0.875068806453394350,	-0.875044605432710560,	-0.875020402224415240,	-0.874996196828568880,	-0.874971989245232010,	-0.874947779474464780,	-0.874923567516328490,	-0.874899353370883310,	
+-0.874875137038189750,	-0.874850918518308430,	-0.874826697811299290,	-0.874802474917223850,	-0.874778249836142160,	-0.874754022568114960,	-0.874729793113202650,	-0.874705561471465830,	
+-0.874681327642965130,	-0.874657091627761170,	-0.874632853425914350,	-0.874608613037485490,	-0.874584370462534680,	-0.874560125701123400,	-0.874535878753311740,	-0.874511629619160290,	
+-0.874487378298729910,	-0.874463124792081100,	-0.874438869099273930,	-0.874414611220370120,	-0.874390351155429730,	-0.874366088904513510,	-0.874341824467682050,	-0.874317557844995990,	
+-0.874293289036516040,	-0.874269018042302950,	-0.874244744862417210,	-0.874220469496919230,	-0.874196191945870500,	-0.874171912209331330,	-0.874147630287362310,	-0.874123346180024300,	
+-0.874099059887377790,	-0.874074771409483310,	-0.874050480746402350,	-0.874026187898195080,	-0.874001892864922470,	-0.873977595646645010,	-0.873953296243423660,	-0.873928994655319040,	
+-0.873904690882391870,	-0.873880384924702990,	-0.873856076782312810,	-0.873831766455282820,	-0.873807453943673320,	-0.873783139247545250,	-0.873758822366959450,	-0.873734503301976440,	
+-0.873710182052656830,	-0.873685858619062120,	-0.873661533001252820,	-0.873637205199289670,	-0.873612875213233500,	-0.873588543043145150,	-0.873564208689085460,	-0.873539872151115280,	
+-0.873515533429295330,	-0.873491192523686570,	-0.873466849434349380,	-0.873442504161345610,	-0.873418156704735550,	-0.873393807064580030,	-0.873369455240940010,	-0.873345101233875880,	
+-0.873320745043449480,	-0.873296386669721310,	-0.873272026112752010,	-0.873247663372602730,	-0.873223298449334330,	-0.873198931343007630,	-0.873174562053683600,	-0.873150190581423070,	
+-0.873125816926287210,	-0.873101441088336320,	-0.873077063067632330,	-0.873052682864235540,	-0.873028300478207120,	-0.873003915909608020,	-0.872979529158499080,	-0.872955140224940810,	
+-0.872930749108995260,	-0.872906355810722730,	-0.872881960330184280,	-0.872857562667441080,	-0.872833162822553850,	-0.872808760795583780,	-0.872784356586591700,	-0.872759950195638790,	
+-0.872735541622785660,	-0.872711130868094040,	-0.872686717931624560,	-0.872662302813438260,	-0.872637885513596330,	-0.872613466032159610,	-0.872589044369188830,	-0.872564620524745820,	
+-0.872540194498891310,	-0.872515766291686260,	-0.872491335903191830,	-0.872466903333468990,	-0.872442468582579010,	-0.872418031650582740,	-0.872393592537541450,	-0.872369151243515770,	
+-0.872344707768567650,	-0.872320262112757700,	-0.872295814276147110,	-0.872271364258797030,	-0.872246912060768540,	-0.872222457682122250,	-0.872198001122920340,	-0.872173542383223420,	
+-0.872149081463092560,	-0.872124618362589140,	-0.872100153081774130,	-0.872075685620708580,	-0.872051215979454010,	-0.872026744158071350,	-0.872002270156621790,	-0.871977793975166170,	
+-0.871953315613766430,	-0.871928835072483420,	-0.871904352351378310,	-0.871879867450512380,	-0.871855380369946360,	-0.871830891109742210,	-0.871806399669960990,	-0.871781906050663640,	
+-0.871757410251911560,	-0.871732912273766040,	-0.871708412116288130,	-0.871683909779539250,	-0.871659405263580540,	-0.871634898568473430,	-0.871610389694278510,	-0.871585878641058080,	
+-0.871561365408872970,	-0.871536849997784470,	-0.871512332407853860,	-0.871487812639142320,	-0.871463290691710910,	-0.871438766565621690,	-0.871414240260935610,	-0.871389711777713850,	
+-0.871365181116017800,	-0.871340648275908850,	-0.871316113257448180,	-0.871291576060697290,	-0.871267036685717480,	-0.871242495132569680,	-0.871217951401315970,	-0.871193405492017510,	
+-0.871168857404735490,	-0.871144307139531280,	-0.871119754696466300,	-0.871095200075601590,	-0.871070643276999230,	-0.871046084300720280,	-0.871021523146826130,	-0.870996959815378170,	
+-0.870972394306437800,	-0.870947826620066420,	-0.870923256756325540,	-0.870898684715276540,	-0.870874110496980270,	-0.870849534101499230,	-0.870824955528894380,	-0.870800374779227120,	
+-0.870775791852558930,	-0.870751206748951230,	-0.870726619468465080,	-0.870702030011162860,	-0.870677438377105540,	-0.870652844566354610,	-0.870628248578971590,	-0.870603650415017970,	
+-0.870579050074555270,	-0.870554447557644770,	-0.870529842864348310,	-0.870505235994727180,	-0.870480626948842540,	-0.870456015726756790,	-0.870431402328530890,	-0.870406786754226670,	
+-0.870382169003905300,	-0.870357549077628190,	-0.870332926975457610,	-0.870308302697454740,	-0.870283676243681080,	-0.870259047614198140,	-0.870234416809067770,	-0.870209783828351240,	
+-0.870185148672110280,	-0.870160511340406400,	-0.870135871833301320,	-0.870111230150856120,	-0.870086586293133180,	-0.870061940260193900,	-0.870037292052099680,	-0.870012641668912350,	
+-0.869987989110693300,	-0.869963334377503840,	-0.869938677469406560,	-0.869914018386462540,	-0.869889357128733390,	-0.869864693696280940,	-0.869840028089166830,	-0.869815360307452550,	
+-0.869790690351199820,	-0.869766018220470500,	-0.869741343915325650,	-0.869716667435827870,	-0.869691988782038350,	-0.869667307954018920,	-0.869642624951831200,	-0.869617939775537030,	
+-0.869593252425197470,	-0.869568562900875140,	-0.869543871202631550,	-0.869519177330528190,	-0.869494481284626920,	-0.869469783064989450,	-0.869445082671677530,	-0.869420380104752980,	
+-0.869395675364277310,	-0.869370968450312140,	-0.869346259362919980,	-0.869321548102162110,	-0.869296834668100370,	-0.869272119060796600,	-0.869247401280312530,	-0.869222681326709430,	
+-0.869197959200050160,	-0.869173234900396000,	-0.869148508427808660,	-0.869123779782350110,	-0.869099048964082190,	-0.869074315973066500,	-0.869049580809365120,	-0.869024843473039770,	
+-0.869000103964152280,	-0.868975362282764060,	-0.868950618428937950,	-0.868925872402735220,	-0.868901124204217950,	-0.868876373833447730,	-0.868851621290486210,	-0.868826866575395980,	
+-0.868802109688238680,	-0.868777350629076130,	-0.868752589397970070,	-0.868727825994982660,	-0.868703060420175640,	-0.868678292673610960,	-0.868653522755350570,	-0.868628750665456420,	
+-0.868603976403989900,	-0.868579199971013850,	-0.868554421366589780,	-0.868529640590779750,	-0.868504857643645600,	-0.868480072525249280,	-0.868455285235652300,	-0.868430495774917600,	
+-0.868405704143106690,	-0.868380910340281420,	-0.868356114366503950,	-0.868331316221836240,	-0.868306515906340120,	-0.868281713420077760,	-0.868256908763111120,	-0.868232101935501820,	
+-0.868207292937312690,	-0.868182481768605240,	-0.868157668429441640,	-0.868132852919883960,	-0.868108035239994020,	-0.868083215389833570,	-0.868058393369465550,	-0.868033569178951580,	
+-0.868008742818353610,	-0.867983914287733800,	-0.867959083587154230,	-0.867934250716676960,	-0.867909415676364150,	-0.867884578466277650,	-0.867859739086479290,	-0.867834897537032130,	
+-0.867810053817997580,	-0.867785207929438030,	-0.867760359871415310,	-0.867735509643991820,	-0.867710657247229070,	-0.867685802681190110,	-0.867660945945936680,	-0.867636087041530830,	
+-0.867611225968034860,	-0.867586362725510710,	-0.867561497314020660,	-0.867536629733627000,	-0.867511759984391670,	-0.867486888066376970,	-0.867462013979644510,	-0.867437137724257570,	
+-0.867412259300277770,	-0.867387378707767280,	-0.867362495946788380,	-0.867337611017402700,	-0.867312723919673510,	-0.867287834653662550,	-0.867262943219431980,	-0.867238049617044090,	
+-0.867213153846561060,	-0.867188255908045050,	-0.867163355801558460,	-0.867138453527163460,	-0.867113549084922440,	-0.867088642474897030,	-0.867063733697150400,	-0.867038822751744490,	
+-0.867013909638741480,	-0.866988994358203760,	-0.866964076910193500,	-0.866939157294772670,	-0.866914235512004310,	-0.866889311561950480,	-0.866864385444673260,	-0.866839457160235140,	
+-0.866814526708698300,	-0.866789594090125240,	-0.866764659304578130,	-0.866739722352119380,	-0.866714783232810930,	-0.866689841946715940,	-0.866664898493896270,	-0.866639952874414420,	
+-0.866615005088332670,	-0.866590055135713410,	-0.866565103016618600,	-0.866540148731111510,	-0.866515192279254000,	-0.866490233661108440,	-0.866465272876737470,	-0.866440309926203130,	
+-0.866415344809568170,	-0.866390377526894740,	-0.866365408078245470,	-0.866340436463682080,	-0.866315462683268200,	-0.866290486737065550,	-0.866265508625136740,	-0.866240528347544170,	
+-0.866215545904350240,	-0.866190561295617000,	-0.866165574521407860,	-0.866140585581784750,	-0.866115594476810190,	-0.866090601206546570,	-0.866065605771056510,	-0.866040608170402510,	
+-0.866015608404646860,	-0.865990606473852290,	-0.865965602378081070,	-0.865940596117395490,	-0.865915587691858830,	-0.865890577101533280,	-0.865865564346481210,	-0.865840549426765250,	
+-0.865815532342447570,	-0.865790513093591340,	-0.865765491680258960,	-0.865740468102512820,	-0.865715442360415420,	-0.865690414454029500,	-0.865665384383417560,	-0.865640352148642100,	
+-0.865615317749765740,	-0.865590281186851110,	-0.865565242459960360,	-0.865540201569157010,	-0.865515158514503000,	-0.865490113296061180,	-0.865465065913894160,	-0.865440016368064340,	
+-0.865414964658634100,	-0.865389910785666850,	-0.865364854749224870,	-0.865339796549370770,	-0.865314736186167170,	-0.865289673659676680,	-0.865264608969962050,	-0.865239542117085870,	
+-0.865214473101110880,	-0.865189401922099140,	-0.865164328580114490,	-0.865139253075218880,	-0.865114175407475260,	-0.865089095576946130,	-0.865064013583694340,	-0.865038929427782040,	
+-0.865013843109272870,	-0.864988754628229000,	-0.864963663984713360,	-0.864938571178788470,	-0.864913476210517170,	-0.864888379079962190,	-0.864863279787186360,	-0.864838178332252180,	
+-0.864813074715222170,	-0.864787968936159950,	-0.864762860995127780,	-0.864737750892188520,	-0.864712638627404770,	-0.864687524200839500,	-0.864662407612554970,	-0.864637288862614820,	
+-0.864612167951081420,	-0.864587044878017740,	-0.864561919643486390,	-0.864536792247550200,	-0.864511662690272020,	-0.864486530971714680,	-0.864461397091941030,	-0.864436261051014010,	
+-0.864411122848995680,	-0.864385982485950110,	-0.864360839961939580,	-0.864335695277026920,	-0.864310548431275080,	-0.864285399424746360,	-0.864260248257504580,	-0.864235094929612260,	
+-0.864209939441132110,	-0.864184781792127210,	-0.864159621982660280,	-0.864134460012794370,	-0.864109295882592220,	-0.864084129592116890,	-0.864058961141431210,	-0.864033790530597700,	
+-0.864008617759680080,	-0.863983442828741070,	-0.863958265737843400,	-0.863933086487050030,	-0.863907905076423900,	-0.863882721506027630,	-0.863857535775924950,	-0.863832347886178460,	
+-0.863807157836851140,	-0.863781965628005910,	-0.863756771259705740,	-0.863731574732013560,	-0.863706376044992560,	-0.863681175198705580,	-0.863655972193215330,	-0.863630767028585430,	
+-0.863605559704878620,	-0.863580350222158070,	-0.863555138580486490,	-0.863529924779927180,	-0.863504708820542530,	-0.863479490702396490,	-0.863454270425551900,	-0.863429047990071470,	
+-0.863403823396018510,	-0.863378596643455950,	-0.863353367732446970,	-0.863328136663054520,	-0.863302903435341770,	-0.863277668049371230,	-0.863252430505207060,	-0.863227190802911770,	
+-0.863201948942548420,	-0.863176704924180300,	-0.863151458747870470,	-0.863126210413681430,	-0.863100959921677350,	-0.863075707271920840,	-0.863050452464475200,	-0.863025195499403260,	
+-0.862999936376768420,	-0.862974675096633730,	-0.862949411659062360,	-0.862924146064117490,	-0.862898878311862180,	-0.862873608402359270,	-0.862848336335672710,	-0.862823062111865440,	
+-0.862797785731000410,	-0.862772507193140910,	-0.862747226498349780,	-0.862721943646690970,	-0.862696658638227310,	-0.862671371473022090,	-0.862646082151138360,	-0.862620790672639410,	
+-0.862595497037588530,	-0.862570201246048880,	-0.862544903298083750,	-0.862519603193756310,	-0.862494300933129510,	-0.862468996516267290,	-0.862443689943232620,	-0.862418381214088760,	
+-0.862393070328899000,	-0.862367757287725970,	-0.862342442090634040,	-0.862317124737686070,	-0.862291805228945330,	-0.862266483564474990,	-0.862241159744338460,	-0.862215833768599000,	
+-0.862190505637319910,	-0.862165175350564690,	-0.862139842908396400,	-0.862114508310878210,	-0.862089171558074070,	-0.862063832650047050,	-0.862038491586860410,	-0.862013148368577560,	
+-0.861987802995261900,	-0.861962455466976250,	-0.861937105783784910,	-0.861911753945750810,	-0.861886399952937250,	-0.861861043805407730,	-0.861835685503225650,	-0.861810325046454380,	
+-0.861784962435157230,	-0.861759597669397690,	-0.861734230749238720,	-0.861708861674744590,	-0.861683490445978250,	-0.861658117063003330,	-0.861632741525882980,	-0.861607363834680950,	
+-0.861581983989459840,	-0.861556601990284390,	-0.861531217837217420,	-0.861505831530322340,	-0.861480443069662760,	-0.861455052455301960,	-0.861429659687303560,	-0.861404264765731060,	
+-0.861378867690647860,	-0.861353468462117130,	-0.861328067080203040,	-0.861302663544968870,	-0.861277257856478020,	-0.861251850014794100,	-0.861226440019980500,	-0.861201027872100290,	
+-0.861175613571218080,	-0.861150197117396710,	-0.861124778510699910,	-0.861099357751191170,	-0.861073934838934020,	-0.861048509773992050,	-0.861023082556428790,	-0.860997653186307830,	
+-0.860972221663692690,	-0.860946787988646540,	-0.860921352161234000,	-0.860895914181518010,	-0.860870474049562180,	-0.860845031765430260,	-0.860819587329185180,	-0.860794140740891670,	
+-0.860768692000612900,	-0.860743241108412270,	-0.860717788064353510,	-0.860692332868500330,	-0.860666875520916360,	-0.860641416021665220,	-0.860615954370810510,	-0.860590490568415860,	
+-0.860565024614544540,	-0.860539556509261170,	-0.860514086252628820,	-0.860488613844711310,	-0.860463139285572280,	-0.860437662575275430,	-0.860412183713883950,	-0.860386702701462450,	
+-0.860361219538074210,	-0.860335734223782840,	-0.860310246758652200,	-0.860284757142745990,	-0.860259265376127850,	-0.860233771458861480,	-0.860208275391010750,	-0.860182777172638800,	
+-0.860157276803810490,	-0.860131774284588870,	-0.860106269615037890,	-0.860080762795221280,	-0.860055253825202650,	-0.860029742705045510,	-0.860004229434814470,	-0.859978714014572820,	
+-0.859953196444384280,	-0.859927676724312920,	-0.859902154854422340,	-0.859876630834776280,	-0.859851104665438680,	-0.859825576346473390,	-0.859800045877943670,	-0.859774513259914270,	
+-0.859748978492448580,	-0.859723441575610540,	-0.859697902509463760,	-0.859672361294072320,	-0.859646817929499480,	-0.859621272415809990,	-0.859595724753067450,	-0.859570174941335470,	
+-0.859544622980678130,	-0.859519068871159250,	-0.859493512612842680,	-0.859467954205792360,	-0.859442393650072020,	-0.859416830945745840,	-0.859391266092877080,	-0.859365699091530600,	
+-0.859340129941769890,	-0.859314558643658800,	-0.859288985197261380,	-0.859263409602641030,	-0.859237831859862580,	-0.859212251968989540,	-0.859186669930085970,	-0.859161085743215590,	
+-0.859135499408442580,	-0.859109910925830890,	-0.859084320295444240,	-0.859058727517346910,	-0.859033132591602740,	-0.859007535518275240,	-0.858981936297429470,	-0.858956334929128820,	
+-0.858930731413437230,	-0.858905125750419000,	-0.858879517940137730,	-0.858853907982657370,	-0.858828295878042660,	-0.858802681626357200,	-0.858777065227665060,	-0.858751446682030180,	
+-0.858725825989516740,	-0.858700203150188690,	-0.858674578164110190,	-0.858648951031345310,	-0.858623321751957440,	-0.858597690326011850,	-0.858572056753571950,	-0.858546421034701910,	
+-0.858520783169465900,	-0.858495143157927850,	-0.858469501000151510,	-0.858443856696201930,	-0.858418210246142620,	-0.858392561650037860,	-0.858366910907951700,	-0.858341258019948210,	
+-0.858315602986091550,	-0.858289945806445910,	-0.858264286481075440,	-0.858238625010043780,	-0.858212961393416070,	-0.858187295631255840,	-0.858161627723627470,	-0.858135957670595030,	
+-0.858110285472222570,	-0.858084611128574040,	-0.858058934639714500,	-0.858033256005707570,	-0.858007575226617410,	-0.857981892302508430,	-0.857956207233444680,	-0.857930520019490330,	
+-0.857904830660709770,	-0.857879139157167180,	-0.857853445508926620,	-0.857827749716052130,	-0.857802051778608580,	-0.857776351696660000,	-0.857750649470270470,	-0.857724945099504370,	
+-0.857699238584425430,	-0.857673529925098930,	-0.857647819121588490,	-0.857622106173958510,	-0.857596391082273260,	-0.857570673846597130,	-0.857544954466994300,	-0.857519232943528940,	
+-0.857493509276265660,	-0.857467783465268530,	-0.857442055510601490,	-0.857416325412329820,	-0.857390593170517250,	-0.857364858785228280,	-0.857339122256527200,	-0.857313383584478170,	
+-0.857287642769145370,	-0.857261899810593750,	-0.857236154708887480,	-0.857210407464090830,	-0.857184658076268200,	-0.857158906545483880,	-0.857133152871802250,	-0.857107397055287820,	
+-0.857081639096004880,	-0.857055878994017360,	-0.857030116749390560,	-0.857004352362188530,	-0.856978585832475660,	-0.856952817160316240,	-0.856927046345774770,	-0.856901273388915310,	
+-0.856875498289803140,	-0.856849721048502100,	-0.856823941665076800,	-0.856798160139591650,	-0.856772376472111130,	-0.856746590662699650,	-0.856720802711421700,	-0.856695012618341800,	
+-0.856669220383523890,	-0.856643426007033360,	-0.856617629488934160,	-0.856591830829291020,	-0.856566030028168330,	-0.856540227085630490,	-0.856514422001741660,	-0.856488614776567130,	
+-0.856462805410171170,	-0.856436993902618180,	-0.856411180253972670,	-0.856385364464299250,	-0.856359546533662420,	-0.856333726462126690,	-0.856307904249756670,	-0.856282079896616980,	
+-0.856256253402771450,	-0.856230424768285920,	-0.856204593993224240,	-0.856178761077651010,	-0.856152926021630960,	-0.856127088825228140,	-0.856101249488508080,	-0.856075408011534810,	
+-0.856049564394373070,	-0.856023718637087370,	-0.855997870739742430,	-0.855972020702402860,	-0.855946168525133170,	-0.855920314207998080,	-0.855894457751062210,	-0.855868599154389730,	
+-0.855842738418046150,	-0.855816875542095850,	-0.855791010526603220,	-0.855765143371633120,	-0.855739274077250260,	-0.855713402643518580,	-0.855687529070504050,	-0.855661653358270600,	
+-0.855635775506882970,	-0.855609895516405980,	-0.855584013386904150,	-0.855558129118442310,	-0.855532242711085190,	-0.855506354164897510,	-0.855480463479943440,	-0.855454570656288720,	
+-0.855428675693997500,	-0.855402778593134630,	-0.855376879353764720,	-0.855350977975952720,	-0.855325074459762800,	-0.855299168805260690,	-0.855273261012510560,	-0.855247351081577340,	
+-0.855221439012525670,	-0.855195524805420490,	-0.855169608460326520,	-0.855143689977308500,	-0.855117769356431250,	-0.855091846597759050,	-0.855065921701357760,	-0.855039994667291640,	
+-0.855014065495625530,	-0.854988134186424280,	-0.854962200739752710,	-0.854936265155675110,	-0.854910327434257430,	-0.854884387575563840,	-0.854858445579659290,	-0.854832501446608610,	
+-0.854806555176476750,	-0.854780606769328430,	-0.854754656225228620,	-0.854728703544242130,	-0.854702748726433930,	-0.854676791771868390,	-0.854650832680611370,	-0.854624871452727140,	
+-0.854598908088280870,	-0.854572942587337290,	-0.854546974949960900,	-0.854521005176217540,	-0.854495033266171600,	-0.854469059219888140,	-0.854443083037431990,	-0.854417104718868110,	
+-0.854391124264261560,	-0.854365141673677160,	-0.854339156947179880,	-0.854313170084834760,	-0.854287181086706200,	-0.854261189952860160,	-0.854235196683361230,	-0.854209201278274160,	
+-0.854183203737664210,	-0.854157204061596230,	-0.854131202250134720,	-0.854105198303345750,	-0.854079192221293690,	-0.854053184004043730,	-0.854027173651660700,	-0.854001161164209880,	
+-0.853975146541756100,	-0.853949129784364440,	-0.853923110892099930,	-0.853897089865027210,	-0.853871066703212220,	-0.853845041406719570,	-0.853819013975614330,	-0.853792984409961540,	
+-0.853766952709826280,	-0.853740918875273260,	-0.853714882906368320,	-0.853688844803176190,	-0.853662804565761930,	-0.853636762194190600,	-0.853610717688527480,	-0.853584671048837510,	
+-0.853558622275185860,	-0.853532571367637720,	-0.853506518326257680,	-0.853480463151111700,	-0.853454405842264730,	-0.853428346399781600,	-0.853402284823727600,	-0.853376221114168000,	
+-0.853350155271167310,	-0.853324087294791700,	-0.853298017185105890,	-0.853271944942175060,	-0.853245870566064380,	-0.853219794056838900,	-0.853193715414564010,	-0.853167634639304890,	
+-0.853141551731126600,	-0.853115466690094530,	-0.853089379516273280,	-0.853063290209729040,	-0.853037198770526530,	-0.853011105198731020,	-0.852985009494407810,	-0.852958911657621610,	
+-0.852932811688438600,	-0.852906709586923490,	-0.852880605353141700,	-0.852854498987158370,	-0.852828390489038690,	-0.852802279858848160,	-0.852776167096651940,	-0.852750052202515210,	
+-0.852723935176503360,	-0.852697816018681220,	-0.852671694729115080,	-0.852645571307869670,	-0.852619445755010250,	-0.852593318070602350,	-0.852567188254711010,	-0.852541056307401290,	
+-0.852514922228739480,	-0.852488786018790300,	-0.852462647677619150,	-0.852436507205291400,	-0.852410364601872360,	-0.852384219867427410,	-0.852358073002021930,	-0.852331924005721220,	
+-0.852305772878590220,	-0.852279619620695320,	-0.852253464232101350,	-0.852227306712873720,	-0.852201147063077810,	-0.852174985282779130,	-0.852148821372042400,	-0.852122655330934120,	
+-0.852096487159519240,	-0.852070316857863050,	-0.852044144426031160,	-0.852017969864088840,	-0.851991793172101610,	-0.851965614350134960,	-0.851939433398254290,	-0.851913250316524430,	
+-0.851887065105012000,	-0.851860877763781940,	-0.851834688292899660,	-0.851808496692430640,	-0.851782302962440400,	-0.851756107102993880,	-0.851729909114157690,	-0.851703708995996570,	
+-0.851677506748576230,	-0.851651302371962180,	-0.851625095866219820,	-0.851598887231414750,	-0.851572676467612480,	-0.851546463574878510,	-0.851520248553278350,	-0.851494031402877050,	
+-0.851467812123741230,	-0.851441590715935840,	-0.851415367179526480,	-0.851389141514578780,	-0.851362913721157690,	-0.851336683799329700,	-0.851310451749160090,	-0.851284217570714370,	
+-0.851257981264058050,	-0.851231742829256840,	-0.851205502266376260,	-0.851179259575481910,	-0.851153014756639400,	-0.851126767809914360,	-0.851100518735371960,	-0.851074267533078690,	
+-0.851048014203099720,	-0.851021758745500790,	-0.850995501160347390,	-0.850969241447705360,	-0.850942979607639650,	-0.850916715640216980,	-0.850890449545502530,	-0.850864181323562010,	
+-0.850837910974460930,	-0.850811638498265130,	-0.850785363895040230,	-0.850759087164851930,	-0.850732808307765880,	-0.850706527323847440,	-0.850680244213163020,	-0.850653958975778110,	
+-0.850627671611758230,	-0.850601382121169090,	-0.850575090504076650,	-0.850548796760545960,	-0.850522500890643740,	-0.850496202894435280,	-0.850469902771986310,	-0.850443600523362540,	
+-0.850417296148629820,	-0.850390989647853870,	-0.850364681021100410,	-0.850338370268435280,	-0.850312057389923660,	-0.850285742385632480,	-0.850259425255626920,	-0.850233105999972700,	
+-0.850206784618735890,	-0.850180461111981980,	-0.850154135479776470,	-0.850127807722186210,	-0.850101477839276250,	-0.850075145831112770,	-0.850048811697761250,	-0.850022475439287880,	
+-0.849996137055758160,	-0.849969796547238250,	-0.849943453913793780,	-0.849917109155490570,	-0.849890762272394240,	-0.849864413264571410,	-0.849838062132087570,	-0.849811708875008680,	
+-0.849785353493400450,	-0.849758995987328290,	-0.849732636356859140,	-0.849706274602058500,	-0.849679910722992090,	-0.849653544719725870,	-0.849627176592325890,	-0.849600806340857880,	
+-0.849574433965387900,	-0.849548059465981780,	-0.849521682842705570,	-0.849495304095624680,	-0.849468923224805940,	-0.849442540230314960,	-0.849416155112217570,	-0.849389767870579850,	
+-0.849363378505467730,	-0.849336987016946600,	-0.849310593405083520,	-0.849284197669944010,	-0.849257799811593990,	-0.849231399830099430,	-0.849204997725526380,	-0.849178593497940780,	
+-0.849152187147408810,	-0.849125778673996300,	-0.849099368077768870,	-0.849072955358793570,	-0.849046540517135790,	-0.849020123552861720,	-0.848993704466037280,	-0.848967283256728660,	
+-0.848940859925001230,	-0.848914434470922300,	-0.848888006894557120,	-0.848861577195971990,	-0.848835145375232970,	-0.848808711432405990,	-0.848782275367557350,	-0.848755837180752870,	
+-0.848729396872058950,	-0.848702954441540980,	-0.848676509889266130,	-0.848650063215300010,	-0.848623614419708680,	-0.848597163502558320,	-0.848570710463915080,	-0.848544255303844590,	
+-0.848517798022413890,	-0.848491338619688840,	-0.848464877095735260,	-0.848438413450619660,	-0.848411947684407860,	-0.848385479797166280,	-0.848359009788961060,	-0.848332537659858170,	
+-0.848306063409923980,	-0.848279587039224240,	-0.848253108547825980,	-0.848226627935794950,	-0.848200145203197310,	-0.848173660350099330,	-0.848147173376566640,	-0.848120684282666630,	
+-0.848094193068464790,	-0.848067699734027620,	-0.848041204279421090,	-0.848014706704711570,	-0.847988207009965240,	-0.847961705195248490,	-0.847935201260627380,	-0.847908695206168290,	
+-0.847882187031937070,	-0.847855676738000770,	-0.847829164324425340,	-0.847802649791276950,	-0.847776133138621880,	-0.847749614366526070,	-0.847723093475056700,	-0.847696570464279710,	
+-0.847670045334261160,	-0.847643518085067550,	-0.847616988716765050,	-0.847590457229420170,	-0.847563923623099070,	-0.847537387897868260,	-0.847510850053793900,	-0.847484310090942050,	
+-0.847457768009379770,	-0.847431223809173130,	-0.847404677490388390,	-0.847378129053091960,	-0.847351578497350320,	-0.847325025823229220,	-0.847298471030795920,	-0.847271914120116490,	
+-0.847245355091257310,	-0.847218793944284790,	-0.847192230679265190,	-0.847165665296265020,	-0.847139097795350790,	-0.847112528176588660,	-0.847085956440044920,	-0.847059382585786610,	
+-0.847032806613879920,	-0.847006228524391220,	-0.846979648317386810,	-0.846953065992933410,	-0.846926481551096840,	-0.846899894991944620,	-0.846873306315542580,	-0.846846715521957340,	
+-0.846820122611255170,	-0.846793527583502790,	-0.846766930438766610,	-0.846740331177113110,	-0.846713729798608710,	-0.846687126303319990,	-0.846660520691313030,	-0.846633912962655220,	
+-0.846607303117412720,	-0.846580691155651820,	-0.846554077077439240,	-0.846527460882841030,	-0.846500842571924710,	-0.846474222144756210,	-0.846447599601402030,	-0.846420974941929030,	
+-0.846394348166403470,	-0.846367719274892070,	-0.846341088267461460,	-0.846314455144178020,	-0.846287819905108480,	-0.846261182550319010,	-0.846234543079876890,	-0.846207901493848500,	
+-0.846181257792300360,	-0.846154611975299060,	-0.846127964042910800,	-0.846101313995203050,	-0.846074661832242110,	-0.846048007554094370,	-0.846021351160826660,	-0.845994692652505710,	
+-0.845968032029197900,	-0.845941369290969970,	-0.845914704437888740,	-0.845888037470020620,	-0.845861368387431980,	-0.845834697190190440,	-0.845808023878362070,	-0.845781348452013690,	
+-0.845754670911212040,	-0.845727991256023600,	-0.845701309486514670,	-0.845674625602753080,	-0.845647939604804780,	-0.845621251492736700,	-0.845594561266615470,	-0.845567868926507930,	
+-0.845541174472480560,	-0.845514477904600440,	-0.845487779222933940,	-0.845461078427547590,	-0.845434375518509080,	-0.845407670495884610,	-0.845380963359740890,	-0.845354254110144750,	
+-0.845327542747163040,	-0.845300829270862030,	-0.845274113681309450,	-0.845247395978571460,	-0.845220676162715010,	-0.845193954233806940,	-0.845167230191913980,	-0.845140504037102840,	
+-0.845113775769440580,	-0.845087045388993820,	-0.845060312895828950,	-0.845033578290013800,	-0.845006841571614650,	-0.844980102740698460,	-0.844953361797331940,	-0.844926618741582150,	
+-0.844899873573515150,	-0.844873126293199110,	-0.844846376900700190,	-0.844819625396085350,	-0.844792871779421420,	-0.844766116050775340,	-0.844739358210213950,	-0.844712598257804090,	
+-0.844685836193612820,	-0.844659072017706960,	-0.844632305730152910,	-0.844605537331018620,	-0.844578766820370470,	-0.844551994198275420,	-0.844525219464800300,	-0.844498442620011720,	
+-0.844471663663977520,	-0.844444882596764200,	-0.844418099418438590,	-0.844391314129067760,	-0.844364526728718650,	-0.844337737217458200,	-0.844310945595353470,	-0.844284151862471300,	
+-0.844257356018878860,	-0.844230558064642420,	-0.844203757999830160,	-0.844176955824508470,	-0.844150151538744400,	-0.844123345142604900,	-0.844096536636157020,	-0.844069726019467390,	
+-0.844042913292603950,	-0.844016098455633190,	-0.843989281508622180,	-0.843962462451637970,	-0.843935641284747630,	-0.843908818008018090,	-0.843881992621516640,	-0.843855165125310110,	
+-0.843828335519465230,	-0.843801503804050060,	-0.843774669979130980,	-0.843747834044775270,	-0.843720996001050110,	-0.843694155848022320,	-0.843667313585758750,	-0.843640469214327230,	
+-0.843613622733794700,	-0.843586774144228000,	-0.843559923445694420,	-0.843533070638261000,	-0.843506215721994910,	-0.843479358696963330,	-0.843452499563233320,	-0.843425638320871580,	
+-0.843398774969946310,	-0.843371909510523990,	-0.843345041942671900,	-0.843318172266457220,	-0.843291300481947110,	-0.843264426589208300,	-0.843237550588308960,	-0.843210672479315580,	
+-0.843183792262295670,	-0.843156909937316180,	-0.843130025504444490,	-0.843103138963747670,	-0.843076250315292990,	-0.843049359559147730,	-0.843022466695379060,	-0.842995571724053820,	
+-0.842968674645240060,	-0.842941775459004620,	-0.842914874165414770,	-0.842887970764537700,	-0.842861065256440220,	-0.842834157641190520,	-0.842807247918855530,	-0.842780336089502310,	
+-0.842753422153198370,	-0.842726506110010760,	-0.842699587960006990,	-0.842672667703254110,	-0.842645745339819730,	-0.842618820869770910,	-0.842591894293174490,	-0.842564965610098860,	
+-0.842538034820610850,	-0.842511101924777740,	-0.842484166922666920,	-0.842457229814345570,	-0.842430290599880730,	-0.842403349279340690,	-0.842376405852792160,	-0.842349460320302780,	
+-0.842322512681939580,	-0.842295562937770190,	-0.842268611087861880,	-0.842241657132282050,	-0.842214701071098080,	-0.842187742904376920,	-0.842160782632186740,	-0.842133820254594710,	
+-0.842106855771668110,	-0.842079889183474430,	-0.842052920490080960,	-0.842025949691554750,	-0.841998976787964090,	-0.841972001779376030,	-0.841945024665857970,	-0.841918045447477280,	
+-0.841891064124301590,	-0.841864080696398060,	-0.841837095163834540,	-0.841810107526678180,	-0.841783117784996040,	-0.841756125938856630,	-0.841729131988326880,	-0.841702135933474320,	
+-0.841675137774366420,	-0.841648137511070700,	-0.841621135143654220,	-0.841594130672185250,	-0.841567124096730960,	-0.841540115417358960,	-0.841513104634136640,	-0.841486091747131510,	
+-0.841459076756411180,	-0.841432059662043150,	-0.841405040464094920,	-0.841378019162633660,	-0.841350995757727870,	-0.841323970249444610,	-0.841296942637851260,	-0.841269912923015670,	
+-0.841242881105005340,	-0.841215847183887750,	-0.841188811159730100,	-0.841161773032600870,	-0.841134732802567230,	-0.841107690469696690,	-0.841080646034056970,	-0.841053599495715680,	
+-0.841026550854740430,	-0.840999500111198620,	-0.840972447265157740,	-0.840945392316686190,	-0.840918335265851140,	-0.840891276112720190,	-0.840864214857361180,	-0.840837151499841510,	
+-0.840810086040229000,	-0.840783018478590830,	-0.840755948814995600,	-0.840728877049510490,	-0.840701803182203110,	-0.840674727213141290,	-0.840647649142392650,	-0.840620568970024910,	
+-0.840593486696105780,	-0.840566402320702790,	-0.840539315843883420,	-0.840512227265716280,	-0.840485136586268440,	-0.840458043805607850,	-0.840430948923802210,	-0.840403851940919040,	
+-0.840376752857025840,	-0.840349651672191330,	-0.840322548386482570,	-0.840295442999967500,	-0.840268335512713740,	-0.840241225924789230,	-0.840214114236261580,	-0.840187000447198740,	
+-0.840159884557668320,	-0.840132766567737720,	-0.840105646477475650,	-0.840078524286949620,	-0.840051399996227130,	-0.840024273605376240,	-0.839997145114464550,	-0.839970014523560020,	
+-0.839942881832730030,	-0.839915747042043300,	-0.839888610151567240,	-0.839861471161369670,	-0.839834330071518310,	-0.839807186882081220,	-0.839780041593126140,	-0.839752894204720880,	
+-0.839725744716932950,	-0.839698593129831190,	-0.839671439443482880,	-0.839644283657956070,	-0.839617125773318480,	-0.839589965789638070,	-0.839562803706982770,	-0.839535639525419990,	
+-0.839508473245018540,	-0.839481304865845930,	-0.839454134387970120,	-0.839426961811458930,	-0.839399787136380300,	-0.839372610362802200,	-0.839345431490792660,	-0.839318250520418970,	
+-0.839291067451750190,	-0.839263882284853710,	-0.839236695019797590,	-0.839209505656649650,	-0.839182314195477950,	-0.839155120636350560,	-0.839127924979334750,	-0.839100727224499690,	
+-0.839073527371912760,	-0.839046325421642040,	-0.839019121373755560,	-0.838991915228321280,	-0.838964706985407150,	-0.838937496645081220,	-0.838910284207411650,	-0.838883069672465840,	
+-0.838855853040312850,	-0.838828634311020170,	-0.838801413484655980,	-0.838774190561288210,	-0.838746965540985050,	-0.838719738423813870,	-0.838692509209843840,	-0.838665277899142580,	
+-0.838638044491778150,	-0.838610808987818590,	-0.838583571387331970,	-0.838556331690386460,	-0.838529089897050110,	-0.838501846007391080,	-0.838474600021476890,	-0.838447351939376690,	
+-0.838420101761158220,	-0.838392849486889410,	-0.838365595116638440,	-0.838338338650473470,	-0.838311080088462780,	-0.838283819430673760,	-0.838256556677175800,	-0.838229291828036290,	
+-0.838202024883323740,	-0.838174755843105970,	-0.838147484707451370,	-0.838120211476428120,	-0.838092936150104270,	-0.838065658728547660,	-0.838038379211827330,	-0.838011097600011020,	
+-0.837983813893167010,	-0.837956528091363450,	-0.837929240194668630,	-0.837901950203150610,	-0.837874658116877340,	-0.837847363935917850,	-0.837820067660339900,	-0.837792769290211960,	
+-0.837765468825601880,	-0.837738166266578270,	-0.837710861613209180,	-0.837683554865563010,	-0.837656246023707360,	-0.837628935087711630,	-0.837601622057643550,	-0.837574306933571490,	
+-0.837546989715563630,	-0.837519670403688240,	-0.837492348998013720,	-0.837465025498607800,	-0.837437699905539850,	-0.837410372218877600,	-0.837383042438689440,	-0.837355710565043650,	
+-0.837328376598008630,	-0.837301040537652640,	-0.837273702384044080,	-0.837246362137251340,	-0.837219019797342030,	-0.837191675364385770,	-0.837164328838450380,	-0.837136980219604030,	
+-0.837109629507915340,	-0.837082276703452480,	-0.837054921806283490,	-0.837027564816477660,	-0.837000205734102940,	-0.836972844559227710,	-0.836945481291920370,	-0.836918115932249300,	
+-0.836890748480283000,	-0.836863378936089750,	-0.836836007299738170,	-0.836808633571295980,	-0.836781257750832670,	-0.836753879838416310,	-0.836726499834115180,	-0.836699117737997880,	
+-0.836671733550132690,	-0.836644347270588230,	-0.836616958899432440,	-0.836589568436734710,	-0.836562175882562990,	-0.836534781236985880,	-0.836507384500071890,	-0.836479985671889300,	
+-0.836452584752506830,	-0.836425181741992870,	-0.836397776640415590,	-0.836370369447844150,	-0.836342960164346950,	-0.836315548789992260,	-0.836288135324848800,	-0.836260719768984860,	
+-0.836233302122469160,	-0.836205882385369750,	-0.836178460557756130,	-0.836151036639696370,	-0.836123610631259060,	-0.836096182532512610,	-0.836068752343525730,	-0.836041320064367040,	
+-0.836013885695105040,	-0.835986449235807780,	-0.835959010686544880,	-0.835931570047384500,	-0.835904127318395250,	-0.835876682499645530,	-0.835849235591204160,	-0.835821786593139770,	
+-0.835794335505520400,	-0.835766882328415670,	-0.835739427061893750,	-0.835711969706023240,	-0.835684510260872760,	-0.835657048726511140,	-0.835629585103006780,	-0.835602119390428500,	
+-0.835574651588844920,	-0.835547181698324200,	-0.835519709718935970,	-0.835492235650748590,	-0.835464759493830480,	-0.835437281248250560,	-0.835409800914077460,	-0.835382318491379340,	
+-0.835354833980225920,	-0.835327347380685370,	-0.835299858692826520,	-0.835272367916717990,	-0.835244875052428500,	-0.835217380100026880,	-0.835189883059581750,	-0.835162383931162040,	
+-0.835134882714835710,	-0.835107379410672810,	-0.835079874018741400,	-0.835052366539110300,	-0.835024856971848250,	-0.834997345317024080,	-0.834969831574706610,	-0.834942315744964030,	
+-0.834914797827866150,	-0.834887277823481270,	-0.834859755731878210,	-0.834832231553125800,	-0.834804705287292670,	-0.834777176934447970,	-0.834749646494660210,	-0.834722113967997890,	
+-0.834694579354530730,	-0.834667042654327120,	-0.834639503867455890,	-0.834611962993985990,	-0.834584420033986140,	-0.834556874987525180,	-0.834529327854671600,	-0.834501778635495130,	
+-0.834474227330064270,	-0.834446673938447850,	-0.834419118460714700,	-0.834391560896933780,	-0.834364001247174030,	-0.834336439511504270,	-0.834308875689992790,	-0.834281309782709650,	
+-0.834253741789723340,	-0.834226171711102580,	-0.834198599546916440,	-0.834171025297233750,	-0.834143448962123560,	-0.834115870541654260,	-0.834088290035895690,	-0.834060707444916450,	
+-0.834033122768785380,	-0.834005536007571660,	-0.833977947161343990,	-0.833950356230171440,	-0.833922763214123060,	-0.833895168113267690,	-0.833867570927673940,	-0.833839971657411750,	
+-0.833812370302549730,	-0.833784766863156720,	-0.833757161339301780,	-0.833729553731053840,	-0.833701944038481630,	-0.833674332261655100,	-0.833646718400642640,	-0.833619102455513410,	
+-0.833591484426336460,	-0.833563864313180860,	-0.833536242116115430,	-0.833508617835209460,	-0.833480991470532010,	-0.833453363022151560,	-0.833425732490138180,	-0.833398099874560480,	
+-0.833370465175487520,	-0.833342828392988340,	-0.833315189527132240,	-0.833287548577987590,	-0.833259905545624570,	-0.833232260430111780,	-0.833204613231518290,	-0.833176963949913360,	
+-0.833149312585365950,	-0.833121659137945230,	-0.833094003607720460,	-0.833066345994760590,	-0.833038686299134470,	-0.833011024520912020,	-0.832983360660162100,	-0.832955694716953630,	
+-0.832928026691356130,	-0.832900356583438420,	-0.832872684393269890,	-0.832845010120919050,	-0.832817333766456280,	-0.832789655329950200,	-0.832761974811469850,	-0.832734292211084750,	
+-0.832706607528863720,	-0.832678920764876370,	-0.832651231919191550,	-0.832623540991878190,	-0.832595847983006570,	-0.832568152892645190,	-0.832540455720863550,	-0.832512756467730710,	
+-0.832485055133316050,	-0.832457351717688640,	-0.832429646220917420,	-0.832401938643072550,	-0.832374228984222860,	-0.832346517244437640,	-0.832318803423786060,	-0.832291087522337490,	
+-0.832263369540161220,	-0.832235649477326530,	-0.832207927333902700,	-0.832180203109958550,	-0.832152476805564370,	-0.832124748420788980,	-0.832097017955701790,	-0.832069285410372060,	
+-0.832041550784869080,	-0.832013814079261670,	-0.831986075293620340,	-0.831958334428013700,	-0.831930591482511360,	-0.831902846457182490,	-0.831875099352096470,	-0.831847350167322700,	
+-0.831819598902930560,	-0.831791845558989440,	-0.831764090135568180,	-0.831736332632737270,	-0.831708573050565450,	-0.831680811389122200,	-0.831653047648476920,	-0.831625281828699100,	
+-0.831597513929857480,	-0.831569743952022660,	-0.831541971895263470,	-0.831514197759649300,	-0.831486421545249650,	-0.831458643252133920,	-0.831430862880371600,	-0.831403080430032190,	
+-0.831375295901184970,	-0.831347509293899110,	-0.831319720608244880,	-0.831291929844291460,	-0.831264137002108110,	-0.831236342081764450,	-0.831208545083329970,	-0.831180746006874080,	
+-0.831152944852465940,	-0.831125141620175810,	-0.831097336310072880,	-0.831069528922226630,	-0.831041719456706460,	-0.831013907913582090,	-0.830986094292922920,	-0.830958278594798540,	
+-0.830930460819277910,	-0.830902640966431630,	-0.830874819036328870,	-0.830846995029038910,	-0.830819168944631480,	-0.830791340783176180,	-0.830763510544742510,	-0.830735678229399640,	
+-0.830707843837217960,	-0.830680007368266750,	-0.830652168822615500,	-0.830624328200333830,	-0.830596485501491340,	-0.830568640726157550,	-0.830540793874402270,	-0.830512944946295020,	
+-0.830485093941904840,	-0.830457240861302460,	-0.830429385704556930,	-0.830401528471737980,	-0.830373669162915220,	-0.830345807778158250,	-0.830317944317536250,	-0.830290078781119930,	
+-0.830262211168978360,	-0.830234341481181250,	-0.830206469717798430,	-0.830178595878899310,	-0.830150719964553700,	-0.830122841974831330,	-0.830094961909801920,	-0.830067079769534530,	
+-0.830039195554099880,	-0.830011309263567370,	-0.829983420898006470,	-0.829955530457487160,	-0.829927637942078910,	-0.829899743351851020,	-0.829871846686874410,	-0.829843947947218050,	
+-0.829816047132951980,	-0.829788144244145710,	-0.829760239280869060,	-0.829732332243191760,	-0.829704423131183750,	-0.829676511944914650,	-0.829648598684453730,	-0.829620683349871820,	
+-0.829592765941238210,	-0.829564846458622720,	-0.829536924902095070,	-0.829509001271725110,	-0.829481075567582660,	-0.829453147789737000,	-0.829425217938258960,	-0.829397286013217940,	
+-0.829369352014683650,	-0.829341415942726030,	-0.829313477797414820,	-0.829285537578819950,	-0.829257595287011260,	-0.829229650922058030,	-0.829201704484031190,	-0.829173755973000140,	
+-0.829145805389034600,	-0.829117852732204620,	-0.829089898002579930,	-0.829061941200230580,	-0.829033982325225850,	-0.829006021377636680,	-0.828978058357532350,	-0.828950093264983030,	
+-0.828922126100058440,	-0.828894156862828520,	-0.828866185553363110,	-0.828838212171732370,	-0.828810236718006020,	-0.828782259192253680,	-0.828754279594546060,	-0.828726297924952780,	
+-0.828698314183543780,	-0.828670328370389010,	-0.828642340485558400,	-0.828614350529121470,	-0.828586358501149150,	-0.828558364401710930,	-0.828530368230876780,	-0.828502369988716740,	
+-0.828474369675300750,	-0.828446367290698870,	-0.828418362834981050,	-0.828390356308217330,	-0.828362347710477120,	-0.828334337041831680,	-0.828306324302350290,	-0.828278309492103240,	
+-0.828250292611160340,	-0.828222273659591670,	-0.828194252637466820,	-0.828166229544856860,	-0.828138204381831280,	-0.828110177148460250,	-0.828082147844813820,	-0.828054116470961940,	
+-0.828026083026974780,	-0.827998047512922390,	-0.827970009928874930,	-0.827941970274901910,	-0.827913928551074490,	-0.827885884757462280,	-0.827857838894135330,	-0.827829790961163710,	
+-0.827801740958617690,	-0.827773688886567330,	-0.827745634745082230,	-0.827717578534233560,	-0.827689520254090930,	-0.827661459904724510,	-0.827633397486204460,	-0.827605332998600840,	
+-0.827577266441983930,	-0.827549197816423890,	-0.827521127121990330,	-0.827493054358754420,	-0.827464979526785880,	-0.827436902626154880,	-0.827408823656931690,	-0.827380742619186370,	
+-0.827352659512989200,	-0.827324574338409890,	-0.827296487095519730,	-0.827268397784388210,	-0.827240306405085830,	-0.827212212957682660,	-0.827184117442248850,	-0.827156019858854900,	
+-0.827127920207570750,	-0.827099818488466370,	-0.827071714701613000,	-0.827043608847080280,	-0.827015500924938580,	-0.826987390935258080,	-0.826959278878109050,	-0.826931164753561990,	
+-0.826903048561686390,	-0.826874930302553660,	-0.826846809976233720,	-0.826818687582796640,	-0.826790563122312920,	-0.826762436594852710,	-0.826734308000486420,	-0.826706177339284420,	
+-0.826678044611317000,	-0.826649909816653870,	-0.826621772955366540,	-0.826593634027524730,	-0.826565493033198930,	-0.826537349972459310,	-0.826509204845376270,	-0.826481057652019850,	
+-0.826452908392461220,	-0.826424757066770320,	-0.826396603675017440,	-0.826368448217273180,	-0.826340290693607700,	-0.826312131104091630,	-0.826283969448795120,	-0.826255805727788780,	
+-0.826227639941142340,	-0.826199472088927300,	-0.826171302171213600,	-0.826143130188071620,	-0.826114956139571870,	-0.826086780025784730,	-0.826058601846780590,	-0.826030421602629520,	
+-0.826002239293402770,	-0.825974054919170530,	-0.825945868480003180,	-0.825917679975971100,	-0.825889489407144790,	-0.825861296773594770,	-0.825833102075391510,	-0.825804905312605090,	
+-0.825776706485306770,	-0.825748505593566720,	-0.825720302637455440,	-0.825692097617043430,	-0.825663890532401190,	-0.825635681383599110,	-0.825607470170707460,	-0.825579256893797520,	
+-0.825551041552939460,	-0.825522824148203880,	-0.825494604679661180,	-0.825466383147381970,	-0.825438159551436850,	-0.825409933891896210,	-0.825381706168830330,	-0.825353476382310710,	
+-0.825325244532407300,	-0.825297010619190810,	-0.825268774642731850,	-0.825240536603100930,	-0.825212296500368650,	-0.825184054334605180,	-0.825155810105882010,	-0.825127563814269330,	
+-0.825099315459837720,	-0.825071065042657930,	-0.825042812562800320,	-0.825014558020335850,	-0.824986301415334910,	-0.824958042747868100,	-0.824929782018005820,	-0.824901519225819560,	
+-0.824873254371379480,	-0.824844987454756320,	-0.824816718476020670,	-0.824788447435243150,	-0.824760174332494040,	-0.824731899167845060,	-0.824703621941366260,	-0.824675342653128470,	
+-0.824647061303202310,	-0.824618777891658490,	-0.824590492418567740,	-0.824562204884000670,	-0.824533915288028220,	-0.824505623630720330,	-0.824477329912148950,	-0.824449034132384350,	
+-0.824420736291497040,	-0.824392436389557950,	-0.824364134426637700,	-0.824335830402807220,	-0.824307524318136590,	-0.824279216172697620,	-0.824250905966560700,	-0.824222593699796450,	
+-0.824194279372475690,	-0.824165962984669380,	-0.824137644536448000,	-0.824109324027882620,	-0.824081001459043390,	-0.824052676830002050,	-0.824024350140829200,	-0.823996021391595330,	
+-0.823967690582371510,	-0.823939357713228350,	-0.823911022784236890,	-0.823882685795467420,	-0.823854346746991650,	-0.823826005638879980,	-0.823797662471203340,	-0.823769317244032570,	
+-0.823740969957438510,	-0.823712620611491970,	-0.823684269206264030,	-0.823655915741824730,	-0.823627560218246240,	-0.823599202635598830,	-0.823570842993953330,	-0.823542481293380810,	
+-0.823514117533952090,	-0.823485751715738120,	-0.823457383838809180,	-0.823429013903237310,	-0.823400641909092900,	-0.823372267856446900,	-0.823343891745370260,	-0.823315513575933800,	
+-0.823287133348208690,	-0.823258751062265650,	-0.823230366718175730,	-0.823201980316009440,	-0.823173591855838720,	-0.823145201337733940,	-0.823116808761766180,	-0.823088414128006370,	
+-0.823060017436525570,	-0.823031618687394270,	-0.823003217880684420,	-0.822974815016466410,	-0.822946410094811510,	-0.822918003115790440,	-0.822889594079474480,	-0.822861182985934470,	
+-0.822832769835241560,	-0.822804354627466710,	-0.822775937362680400,	-0.822747518040954810,	-0.822719096662360430,	-0.822690673226968320,	-0.822662247734849420,	-0.822633820186075000,	
+-0.822605390580716020,	-0.822576958918843080,	-0.822548525200528240,	-0.822520089425842090,	-0.822491651594855710,	-0.822463211707640140,	-0.822434769764266550,	-0.822406325764806100,	
+-0.822377879709329850,	-0.822349431597908300,	-0.822320981430613720,	-0.822292529207516720,	-0.822264074928688360,	-0.822235618594199910,	-0.822207160204122320,	-0.822178699758526750,	
+-0.822150237257484040,	-0.822121772701066230,	-0.822093306089344060,	-0.822064837422388450,	-0.822036366700270920,	-0.822007893923062390,	-0.821979419090834160,	-0.821950942203657280,	
+-0.821922463261602680,	-0.821893982264742310,	-0.821865499213147110,	-0.821837014106888030,	-0.821808526946036460,	-0.821780037730663550,	-0.821751546460840700,	-0.821723053136638290,	
+-0.821694557758128830,	-0.821666060325383030,	-0.821637560838471950,	-0.821609059297467080,	-0.821580555702439490,	-0.821552050053460550,	-0.821523542350601430,	-0.821495032593933530,	
+-0.821466520783527550,	-0.821438006919455790,	-0.821409491001788950,	-0.821380973030598320,	-0.821352453005955390,	-0.821323930927931210,	-0.821295406796596850,	-0.821266880612024350,	
+-0.821238352374284660,	-0.821209822083449170,	-0.821181289739589040,	-0.821152755342775760,	-0.821124218893080520,	-0.821095680390574790,	-0.821067139835329750,	-0.821038597227416460,	
+-0.821010052566907180,	-0.820981505853872750,	-0.820952957088384560,	-0.820924406270514000,	-0.820895853400332330,	-0.820867298477911180,	-0.820838741503321150,	-0.820810182476634840,	
+-0.820781621397922990,	-0.820753058267257200,	-0.820724493084708740,	-0.820695925850349010,	-0.820667356564249490,	-0.820638785226481480,	-0.820610211837116130,	-0.820581636396225720,	
+-0.820553058903881190,	-0.820524479360154050,	-0.820495897765115670,	-0.820467314118837550,	-0.820438728421391210,	-0.820410140672847450,	-0.820381550873279020,	-0.820352959022756510,	
+-0.820324365121351650,	-0.820295769169135940,	-0.820267171166180750,	-0.820238571112557710,	-0.820209969008338200,	-0.820181364853593280,	-0.820152758648395430,	-0.820124150392815610,	
+-0.820095540086925530,	-0.820066927730796590,	-0.820038313324500280,	-0.820009696868108210,	-0.819981078361691430,	-0.819952457805322330,	-0.819923835199072190,	-0.819895210543012510,	
+-0.819866583837214670,	-0.819837955081750500,	-0.819809324276691400,	-0.819780691422108960,	-0.819752056518074810,	-0.819723419564659990,	-0.819694780561937120,	-0.819666139509977350,	
+-0.819637496408852200,	-0.819608851258633360,	-0.819580204059392250,	-0.819551554811200230,	-0.819522903514129820,	-0.819494250168252170,	-0.819465594773638890,	-0.819436937330361600,	
+-0.819408277838492020,	-0.819379616298101740,	-0.819350952709262390,	-0.819322287072045690,	-0.819293619386522680,	-0.819264949652766190,	-0.819236277870847300,	-0.819207604040837700,	
+-0.819178928162809130,	-0.819150250236833190,	-0.819121570262981710,	-0.819092888241325760,	-0.819064204171938040,	-0.819035518054889940,	-0.819006829890252970,	-0.818978139678098960,	
+-0.818949447418499510,	-0.818920753111526460,	-0.818892056757251630,	-0.818863358355746080,	-0.818834657907082650,	-0.818805955411332500,	-0.818777250868567560,	-0.818748544278859460,	
+-0.818719835642280010,	-0.818691124958900950,	-0.818662412228793660,	-0.818633697452030740,	-0.818604980628683590,	-0.818576261758824030,	-0.818547540842523790,	-0.818518817879854700,	
+-0.818490092870888590,	-0.818461365815697170,	-0.818432636714351960,	-0.818403905566925550,	-0.818375172373489450,	-0.818346437134115370,	-0.818317699848875260,	-0.818288960517840840,	
+-0.818260219141084040,	-0.818231475718676160,	-0.818202730250690120,	-0.818173982737197210,	-0.818145233178269480,	-0.818116481573978540,	-0.818087727924396440,	-0.818058972229595010,	
+-0.818030214489646190,	-0.818001454704621820,	-0.817972692874593290,	-0.817943928999633530,	-0.817915163079813930,	-0.817886395115206440,	-0.817857625105882890,	-0.817828853051915440,	
+-0.817800078953375250,	-0.817771302810335390,	-0.817742524622867230,	-0.817713744391042830,	-0.817684962114934020,	-0.817656177794612750,	-0.817627391430151170,	-0.817598603021621020,	
+-0.817569812569094450,	-0.817541020072642730,	-0.817512225532339040,	-0.817483428948254760,	-0.817454630320461950,	-0.817425829649032430,	-0.817397026934038480,	-0.817368222175551940,	
+-0.817339415373644300,	-0.817310606528388610,	-0.817281795639856480,	-0.817252982708119860,	-0.817224167733250680,	-0.817195350715321120,	-0.817166531654403230,	-0.817137710550569050,	
+-0.817108887403889980,	-0.817080062214439180,	-0.817051234982288380,	-0.817022405707509390,	-0.816993574390174390,	-0.816964741030355430,	-0.816935905628124680,	-0.816907068183553630,	
+-0.816878228696715450,	-0.816849387167681630,	-0.816820543596524340,	-0.816791697983315750,	-0.816762850328127900,	-0.816734000631032960,	-0.816705148892102990,	-0.816676295111409600,	
+-0.816647439289026060,	-0.816618581425023860,	-0.816589721519475180,	-0.816560859572452280,	-0.816531995584027230,	-0.816503129554272070,	-0.816474261483258630,	-0.816445391371060090,	
+-0.816416519217748050,	-0.816387645023394780,	-0.816358768788072340,	-0.816329890511852900,	-0.816301010194808830,	-0.816272127837012200,	-0.816243243438535270,	-0.816214356999449770,	
+-0.816185468519828870,	-0.816156577999744170,	-0.816127685439268170,	-0.816098790838472920,	-0.816069894197430590,	-0.816040995516213120,	-0.816012094794893670,	-0.815983192033543970,	
+-0.815954287232236290,	-0.815925380391042900,	-0.815896471510036080,	-0.815867560589288000,	-0.815838647628871150,	-0.815809732628857590,	-0.815780815589319140,	-0.815751896510329200,	
+-0.815722975391959590,	-0.815694052234282490,	-0.815665127037370260,	-0.815636199801295200,	-0.815607270526129140,	-0.815578339211945450,	-0.815549405858815860,	-0.815520470466812860,	
+-0.815491533036008520,	-0.815462593566475440,	-0.815433652058285880,	-0.815404708511512140,	-0.815375762926226710,	-0.815346815302501300,	-0.815317865640409420,	-0.815288913940022790,	
+-0.815259960201414000,	-0.815231004424655240,	-0.815202046609818880,	-0.815173086756977530,	-0.815144124866202910,	-0.815115160937568530,	-0.815086194971146210,	-0.815057226967008330,	
+-0.815028256925227510,	-0.814999284845875920,	-0.814970310729026260,	-0.814941334574750710,	-0.814912356383121320,	-0.814883376154211690,	-0.814854393888093440,	-0.814825409584839290,	
+-0.814796423244521620,	-0.814767434867212930,	-0.814738444452985600,	-0.814709452001911580,	-0.814680457514064590,	-0.814651460989516350,	-0.814622462428339470,	-0.814593461830606440,	
+-0.814564459196389870,	-0.814535454525762040,	-0.814506447818795550,	-0.814477439075562910,	-0.814448428296136280,	-0.814419415480589050,	-0.814390400628993260,	-0.814361383741421530,	
+-0.814332364817946240,	-0.814303343858640120,	-0.814274320863575100,	-0.814245295832824790,	-0.814216268766461250,	-0.814187239664556970,	-0.814158208527184680,	-0.814129175354416870,	
+-0.814100140146326030,	-0.814071102902984900,	-0.814042063624466070,	-0.814013022310841490,	-0.813983978962184880,	-0.813954933578568300,	-0.813925886160064450,	-0.813896836706745840,	
+-0.813867785218685190,	-0.813838731695954550,	-0.813809676138627540,	-0.813780618546776410,	-0.813751558920473680,	-0.813722497259792070,	-0.813693433564804170,	-0.813664367835582710,	
+-0.813635300072200420,	-0.813606230274729780,	-0.813577158443243080,	-0.813548084577814020,	-0.813519008678514680,	-0.813489930745417980,	-0.813460850778596310,	-0.813431768778122510,	
+-0.813402684744069290,	-0.813373598676508940,	-0.813344510575515050,	-0.813315420441159900,	-0.813286328273516100,	-0.813257234072656600,	-0.813228137838654000,	-0.813199039571581020,	
+-0.813169939271510490,	-0.813140836938514580,	-0.813111732572667000,	-0.813082626174040150,	-0.813053517742706840,	-0.813024407278739590,	-0.812995294782211440,	-0.812966180253194890,	
+-0.812937063691762550,	-0.812907945097987920,	-0.812878824471943600,	-0.812849701813702090,	-0.812820577123336330,	-0.812791450400919160,	-0.812762321646523400,	-0.812733190860221780,	
+-0.812704058042087120,	-0.812674923192191920,	-0.812645786310609910,	-0.812616647397413350,	-0.812587506452675300,	-0.812558363476468370,	-0.812529218468865610,	-0.812500071429939190,	
+-0.812470922359763150,	-0.812441771258409880,	-0.812412618125952110,	-0.812383462962462780,	-0.812354305768014820,	-0.812325146542681180,	-0.812295985286534570,	-0.812266821999648060,	
+-0.812237656682093910,	-0.812208489333946180,	-0.812179319955277260,	-0.812150148546159970,	-0.812120975106667250,	-0.812091799636872170,	-0.812062622136847100,	-0.812033442606665990,	
+-0.812004261046401330,	-0.811975077456125850,	-0.811945891835912810,	-0.811916704185835060,	-0.811887514505965410,	-0.811858322796377040,	-0.811829129057143000,	-0.811799933288335440,	
+-0.811770735490028650,	-0.811741535662295010,	-0.811712333805207460,	-0.811683129918839170,	-0.811653924003262970,	-0.811624716058552020,	-0.811595506084778820,	-0.811566294082017300,	
+-0.811537080050340090,	-0.811507863989820110,	-0.811478645900530430,	-0.811449425782544310,	-0.811420203635934480,	-0.811390979460774210,	-0.811361753257135890,	-0.811332525025093790,	
+-0.811303294764720410,	-0.811274062476088690,	-0.811244828159271790,	-0.811215591814342880,	-0.811186353441375130,	-0.811157113040440800,	-0.811127870611614290,	-0.811098626154968080,	
+-0.811069379670575240,	-0.811040131158509040,	-0.811010880618842410,	-0.810981628051648640,	-0.810952373457000890,	-0.810923116834971540,	-0.810893858185635090,	-0.810864597509063810,	
+-0.810835334805331100,	-0.810806070074510110,	-0.810776803316673900,	-0.810747534531895630,	-0.810718263720248130,	-0.810688990881805350,	-0.810659716016640220,	-0.810630439124825690,	
+-0.810601160206435130,	-0.810571879261541730,	-0.810542596290218520,	-0.810513311292538900,	-0.810484024268575910,	-0.810454735218402390,	-0.810425444142092610,	-0.810396151039719070,	
+-0.810366855911355270,	-0.810337558757074360,	-0.810308259576949520,	-0.810278958371053460,	-0.810249655139460570,	-0.810220349882243450,	-0.810191042599475610,	-0.810161733291230090,	
+-0.810132421957580170,	-0.810103108598599240,	-0.810073793214360570,	-0.810044475804937440,	-0.810015156370402560,	-0.809985834910830320,	-0.809956511426293550,	-0.809927185916865410,	
+-0.809897858382619300,	-0.809868528823628590,	-0.809839197239966560,	-0.809809863631706040,	-0.809780527998921310,	-0.809751190341685300,	-0.809721850660071300,	-0.809692508954152790,	
+-0.809663165224002830,	-0.809633819469695040,	-0.809604471691302670,	-0.809575121888898690,	-0.809545770062557350,	-0.809516416212351600,	-0.809487060338354820,	-0.809457702440640410,	
+-0.809428342519281640,	-0.809398980574352110,	-0.809369616605924550,	-0.809340250614073550,	-0.809310882598871850,	-0.809281512560392930,	-0.809252140498710300,	-0.809222766413897340,	
+-0.809193390306027440,	-0.809164012175173970,	-0.809134632021410010,	-0.809105249844810030,	-0.809075865645446870,	-0.809046479423394030,	-0.809017091178725110,	-0.808987700911513400,	
+-0.808958308621832380,	-0.808928914309755110,	-0.808899517975356090,	-0.808870119618708250,	-0.808840719239885100,	-0.808811316838960240,	-0.808781912416006940,	-0.808752505971099040,	
+-0.808723097504309710,	-0.808693687015712760,	-0.808664274505381030,	-0.808634859973389130,	-0.808605443419810000,	-0.808576024844717360,	-0.808546604248184700,	-0.808517181630285410,	
+-0.808487756991092650,	-0.808458330330681150,	-0.808428901649123730,	-0.808399470946494000,	-0.808370038222865680,	-0.808340603478312270,	-0.808311166712907370,	-0.808281727926724480,	
+-0.808252287119837320,	-0.808222844292318940,	-0.808193399444243840,	-0.808163952575685410,	-0.808134503686717020,	-0.808105052777412400,	-0.808075599847845050,	-0.808046144898088790,	
+-0.808016687928216680,	-0.807987228938303330,	-0.807957767928421890,	-0.807928304898646090,	-0.807898839849049420,	-0.807869372779705720,	-0.807839903690688590,	-0.807810432582071640,	
+-0.807780959453928250,	-0.807751484306332810,	-0.807722007139358710,	-0.807692527953079660,	-0.807663046747569170,	-0.807633563522901170,	-0.807604078279149150,	-0.807574591016386510,	
+-0.807545101734687960,	-0.807515610434126560,	-0.807486117114776140,	-0.807456621776710400,	-0.807427124420003190,	-0.807397625044728120,	-0.807368123650959000,	-0.807338620238769120,	
+-0.807309114808233090,	-0.807279607359424390,	-0.807250097892416530,	-0.807220586407283560,	-0.807191072904098970,	-0.807161557382936820,	-0.807132039843870270,	-0.807102520286974160,	
+-0.807072998712321630,	-0.807043475119986640,	-0.807013949510043020,	-0.806984421882564470,	-0.806954892237624950,	-0.806925360575298070,	-0.806895826895657860,	-0.806866291198777620,	
+-0.806836753484732050,	-0.806807213753594770,	-0.806777672005439260,	-0.806748128240339700,	-0.806718582458369800,	-0.806689034659602840,	-0.806659484844113870,	-0.806629933011976270,	
+-0.806600379163263770,	-0.806570823298050300,	-0.806541265416409690,	-0.806511705518416110,	-0.806482143604143160,	-0.806452579673664790,	-0.806423013727054610,	-0.806393445764387320,	
+-0.806363875785736430,	-0.806334303791175770,	-0.806304729780779490,	-0.806275153754621330,	-0.806245575712775220,	-0.806215995655314770,	-0.806186413582314800,	-0.806156829493848810,	
+-0.806127243389990640,	-0.806097655270814450,	-0.806068065136394170,	-0.806038472986803640,	-0.806008878822117030,	-0.805979282642407590,	-0.805949684447750500,	-0.805920084238219260,	
+-0.805890482013887690,	-0.805860877774830060,	-0.805831271521120110,	-0.805801663252832090,	-0.805772052970039290,	-0.805742440672816970,	-0.805712826361238420,	-0.805683210035377910,	
+-0.805653591695309370,	-0.805623971341106860,	-0.805594348972844430,	-0.805564724590596030,	-0.805535098194435360,	-0.805505469784437490,	-0.805475839360675900,	-0.805446206923224770,	
+-0.805416572472158030,	-0.805386936007549960,	-0.805357297529474490,	-0.805327657038005350,	-0.805298014533217480,	-0.805268370015184590,	-0.805238723483980840,	-0.805209074939680190,	
+-0.805179424382356900,	-0.805149771812085020,	-0.805120117228938730,	-0.805090460632992170,	-0.805060802024318960,	-0.805031141402994250,	-0.805001478769091670,	-0.804971814122685370,	
+-0.804942147463849510,	-0.804912478792658370,	-0.804882808109185440,	-0.804853135413506000,	-0.804823460705693880,	-0.804793783985822910,	-0.804764105253967580,	-0.804734424510201940,	
+-0.804704741754600270,	-0.804675056987236740,	-0.804645370208185610,	-0.804615681417520490,	-0.804585990615316660,	-0.804556297801647950,	-0.804526602976588400,	-0.804496906140212410,	
+-0.804467207292594130,	-0.804437506433807850,	-0.804407803563927160,	-0.804378098683027560,	-0.804348391791182780,	-0.804318682888466970,	-0.804288971974954530,	-0.804259259050719490,	
+-0.804229544115836470,	-0.804199827170379520,	-0.804170108214422470,	-0.804140387248040710,	-0.804110664271307950,	-0.804080939284298470,	-0.804051212287086760,	-0.804021483279746980,	
+-0.803991752262353420,	-0.803962019234980010,	-0.803932284197702130,	-0.803902547150593500,	-0.803872808093728410,	-0.803843067027181450,	-0.803813323951026780,	-0.803783578865338690,	
+-0.803753831770191770,	-0.803724082665659760,	-0.803694331551818020,	-0.803664578428740390,	-0.803634823296501380,	-0.803605066155175350,	-0.803575307004836590,	-0.803545545845559590,	
+-0.803515782677418300,	-0.803486017500487870,	-0.803456250314842580,	-0.803426481120556590,	-0.803396709917704400,	-0.803366936706360390,	-0.803337161486599170,	-0.803307384258494910,	
+-0.803277605022122200,	-0.803247823777555100,	-0.803218040524868780,	-0.803188255264137400,	-0.803158467995435440,	-0.803128678718837310,	-0.803098887434417490,	-0.803069094142249920,	
+-0.803039298842410100,	-0.803009501534972080,	-0.802979702220010250,	-0.802949900897599210,	-0.802920097567813460,	-0.802890292230727390,	-0.802860484886415590,	-0.802830675534952580,	
+-0.802800864176412390,	-0.802771050810870520,	-0.802741235438401040,	-0.802711418059078530,	-0.802681598672977390,	-0.802651777280172340,	-0.802621953880737760,	-0.802592128474747810,	
+-0.802562301062278110,	-0.802532471643402580,	-0.802502640218195950,	-0.802472806786732720,	-0.802442971349087380,	-0.802413133905334640,	-0.802383294455549120,	-0.802353452999804760,	
+-0.802323609538177380,	-0.802293764070740930,	-0.802263916597570130,	-0.802234067118739460,	-0.802204215634323650,	-0.802174362144397300,	-0.802144506649034470,	-0.802114649148310990,	
+-0.802084789642300790,	-0.802054928131078700,	-0.802025064614719340,	-0.801995199093297200,	-0.801965331566887100,	-0.801935462035563650,	-0.801905590499401020,	-0.801875716958475040,	
+-0.801845841412859640,	-0.801815963862629650,	-0.801786084307859800,	-0.801756202748624800,	-0.801726319184999260,	-0.801696433617057340,	-0.801666546044874860,	-0.801636656468526000,	
+-0.801606764888085580,	-0.801576871303628200,	-0.801546975715228700,	-0.801517078122961690,	-0.801487178526901990,	-0.801457276927124320,	-0.801427373323702950,	-0.801397467716713720,	
+-0.801367560106230780,	-0.801337650492328970,	-0.801307738875083000,	-0.801277825254567700,	-0.801247909630857350,	-0.801217992004027660,	-0.801188072374153130,	-0.801158150741308250,	
+-0.801128227105568080,	-0.801098301467007450,	-0.801068373825700950,	-0.801038444181723430,	-0.801008512535149930,	-0.800978578886054620,	-0.800948643234513310,	-0.800918705580600410,	
+-0.800888765924390840,	-0.800858824265959330,	-0.800828880605380710,	-0.800798934942729800,	-0.800768987278081210,	-0.800739037611510550,	-0.800709085943092310,	-0.800679132272901440,	
+-0.800649176601012650,	-0.800619218927500990,	-0.800589259252441290,	-0.800559297575908380,	-0.800529333897976650,	-0.800499368218722250,	-0.800469400538219360,	-0.800439430856543010,	
+-0.800409459173768050,	-0.800379485489969400,	-0.800349509805222010,	-0.800319532119600390,	-0.800289552433180450,	-0.800259570746036710,	-0.800229587058243990,	-0.800199601369877220,	
+-0.800169613681011470,	-0.800139623991721780,	-0.800109632302082980,	-0.800079638612169570,	-0.800049642922057600,	-0.800019645231821560,	-0.799989645541536290,	-0.799959643851277050,	
+-0.799929640161118670,	-0.799899634471136100,	-0.799869626781403940,	-0.799839617091998250,	-0.799809605402993620,	-0.799779591714464890,	-0.799749576026487110,	-0.799719558339135550,	
+-0.799689538652484930,	-0.799659516966610530,	-0.799629493281587390,	-0.799599467597489900,	-0.799569439914394330,	-0.799539410232375180,	-0.799509378551507500,	-0.799479344871866340,	
+-0.799449309193526860,	-0.799419271516563560,	-0.799389231841052590,	-0.799359190167068470,	-0.799329146494686450,	-0.799299100823981590,	-0.799269053155028940,	-0.799239003487903670,	
+-0.799208951822680920,	-0.799178898159435770,	-0.799148842498242810,	-0.799118784839178310,	-0.799088725182316880,	-0.799058663527733580,	-0.799028599875503680,	-0.798998534225702220,	
+-0.798968466578403920,	-0.798938396933684960,	-0.798908325291620040,	-0.798878251652284320,	-0.798848176015752980,	-0.798818098382101160,	-0.798788018751404040,	-0.798757937123736990,	
+-0.798727853499175080,	-0.798697767877792900,	-0.798667680259666950,	-0.798637590644871720,	-0.798607499033482600,	-0.798577405425574650,	-0.798547309821223240,	-0.798517212220503540,	
+-0.798487112623490260,	-0.798457011030259680,	-0.798426907440886620,	-0.798396801855446370,	-0.798366694274013970,	-0.798336584696664910,	-0.798306473123474470,	-0.798276359554517700,	
+-0.798246243989869650,	-0.798216126429606380,	-0.798186006873802920,	-0.798155885322534340,	-0.798125761775876130,	-0.798095636233903450,	-0.798065508696691680,	-0.798035379164315660,	
+-0.798005247636851660,	-0.797975114114374610,	-0.797944978596959680,	-0.797914841084682360,	-0.797884701577618040,	-0.797854560075841770,	-0.797824416579429260,	-0.797794271088455690,	
+-0.797764123602995760,	-0.797733974123126190,	-0.797703822648921700,	-0.797673669180457570,	-0.797643513717809280,	-0.797613356261052340,	-0.797583196810261350,	-0.797553035365512920,	
+-0.797522871926881870,	-0.797492706494443700,	-0.797462539068273690,	-0.797432369648447440,	-0.797402198235040220,	-0.797372024828127410,	-0.797341849427784630,	-0.797311672034086700,	
+-0.797281492647110120,	-0.797251311266929830,	-0.797221127893621210,	-0.797190942527259860,	-0.797160755167921060,	-0.797130565815679870,	-0.797100374470612770,	-0.797070181132794710,	
+-0.797039985802301290,	-0.797009788479207890,	-0.796979589163589910,	-0.796949387855523160,	-0.796919184555082700,	-0.796888979262344480,	-0.796858771977383200,	-0.796828562700275470,	
+-0.796798351431096450,	-0.796768138169921420,	-0.796737922916826100,	-0.796707705671885980,	-0.796677486435176660,	-0.796647265206772980,	-0.796617041986751760,	-0.796586816775187940,	
+-0.796556589572157030,	-0.796526360377734610,	-0.796496129191996300,	-0.796465896015017720,	-0.796435660846874340,	-0.796405423687641330,	-0.796375184537395310,	-0.796344943396211310,	
+-0.796314700264164950,	-0.796284455141331840,	-0.796254208027787570,	-0.796223958923607760,	-0.796193707828867560,	-0.796163454743643690,	-0.796133199668011100,	-0.796102942602045500,	
+-0.796072683545822500,	-0.796042422499417920,	-0.796012159462907260,	-0.795981894436366130,	-0.795951627419870240,	-0.795921358413494870,	-0.795891087417316510,	-0.795860814431410550,	
+-0.795830539455852470,	-0.795800262490718110,	-0.795769983536083080,	-0.795739702592022540,	-0.795709419658613190,	-0.795679134735930440,	-0.795648847824049770,	-0.795618558923047000,	
+-0.795588268032997760,	-0.795557975153977970,	-0.795527680286063130,	-0.795497383429329190,	-0.795467084583851290,	-0.795436783749706060,	-0.795406480926968970,	-0.795376176115715650,	
+-0.795345869316021910,	-0.795315560527963480,	-0.795285249751615630,	-0.795254936987055180,	-0.795224622234357410,	-0.795194305493598150,	-0.795163986764853000,	-0.795133666048197910,	
+-0.795103343343708690,	-0.795073018651461070,	-0.795042691971530990,	-0.795012363303993610,	-0.794982032648925750,	-0.794951700006402920,	-0.794921365376500820,	-0.794891028759295290,	
+-0.794860690154862160,	-0.794830349563277360,	-0.794800006984616170,	-0.794769662418955410,	-0.794739315866370590,	-0.794708967326937410,	-0.794678616800731820,	-0.794648264287829750,	
+-0.794617909788306930,	-0.794587553302239400,	-0.794557194829702440,	-0.794526834370772980,	-0.794496471925526530,	-0.794466107494038900,	-0.794435741076385930,	-0.794405372672643550,	
+-0.794375002282887820,	-0.794344629907194120,	-0.794314255545639280,	-0.794283879198298790,	-0.794253500865248710,	-0.794223120546564740,	-0.794192738242323060,	-0.794162353952599490,	
+-0.794131967677470070,	-0.794101579417010760,	-0.794071189171296930,	-0.794040796940405640,	-0.794010402724412370,	-0.793980006523393070,	-0.793949608337423780,	-0.793919208166580570,	
+-0.793888806010938700,	-0.793858401870575330,	-0.793827995745565950,	-0.793797587635986620,	-0.793767177541913280,	-0.793736765463422090,	-0.793706351400588870,	-0.793675935353489900,	
+-0.793645517322201010,	-0.793615097306797800,	-0.793584675307357430,	-0.793554251323955300,	-0.793523825356667540,	-0.793493397405570230,	-0.793462967470739520,	-0.793432535552250790,	
+-0.793402101650181210,	-0.793371665764606380,	-0.793341227895602460,	-0.793310788043245510,	-0.793280346207611450,	-0.793249902388776570,	-0.793219456586817030,	-0.793189008801808760,	
+-0.793158559033827370,	-0.793128107282950250,	-0.793097653549252770,	-0.793067197832811210,	-0.793036740133701620,	-0.793006280452000170,	-0.792975818787783120,	-0.792945355141125850,	
+-0.792914889512105870,	-0.792884421900798550,	-0.792853952307280290,	-0.792823480731627010,	-0.792793007173915100,	-0.792762531634220720,	-0.792732054112619930,	-0.792701574609188440,	
+-0.792671093124003630,	-0.792640609657141120,	-0.792610124208676940,	-0.792579636778687590,	-0.792549147367249130,	-0.792518655974437710,	-0.792488162600329170,	-0.792457667245000770,	
+-0.792427169908528240,	-0.792396670590987730,	-0.792366169292455510,	-0.792335666013007980,	-0.792305160752721170,	-0.792274653511671590,	-0.792244144289934730,	-0.792213633087588080,	
+-0.792183119904707360,	-0.792152604741368730,	-0.792122087597648680,	-0.792091568473623500,	-0.792061047369369220,	-0.792030524284961900,	-0.791999999220478810,	-0.791969472175995670,	
+-0.791938943151588860,	-0.791908412147334760,	-0.791877879163309650,	-0.791847344199589690,	-0.791816807256251480,	-0.791786268333371180,	-0.791755727431024740,	-0.791725184549289530,	
+-0.791694639688241280,	-0.791664092847956470,	-0.791633544028511490,	-0.791602993229982620,	-0.791572440452445680,	-0.791541885695978160,	-0.791511328960656010,	-0.791480770246555500,	
+-0.791450209553753000,	-0.791419646882325020,	-0.791389082232347940,	-0.791358515603898250,	-0.791327946997052110,	-0.791297376411885580,	-0.791266803848476250,	-0.791236229306899850,	
+-0.791205652787232870,	-0.791175074289551810,	-0.791144493813933040,	-0.791113911360453060,	-0.791083326929187700,	-0.791052740520214570,	-0.791022152133609600,	-0.790991561769449290,	
+-0.790960969427810020,	-0.790930375108768400,	-0.790899778812400810,	-0.790869180538783740,	-0.790838580287993140,	-0.790807978060106720,	-0.790777373855200310,	-0.790746767673350500,	
+-0.790716159514633700,	-0.790685549379126610,	-0.790654937266905500,	-0.790624323178046650,	-0.790593707112627440,	-0.790563089070724030,	-0.790532469052412920,	-0.790501847057770490,	
+-0.790471223086873560,	-0.790440597139798640,	-0.790409969216622100,	-0.790379339317420100,	-0.790348707442270370,	-0.790318073591248840,	-0.790287437764432110,	-0.790256799961896790,	
+-0.790226160183719490,	-0.790195518429976710,	-0.790164874700744700,	-0.790134228996100970,	-0.790103581316121680,	-0.790072931660883440,	-0.790042280030462950,	-0.790011626424936720,	
+-0.789980970844381350,	-0.789950313288873660,	-0.789919653758490050,	-0.789888992253306890,	-0.789858328773401790,	-0.789827663318850790,	-0.789796995889730620,	-0.789766326486118110,	
+-0.789735655108089630,	-0.789704981755721570,	-0.789674306429091530,	-0.789643629128275680,	-0.789612949853350840,	-0.789582268604393620,	-0.789551585381480740,	-0.789520900184688900,	
+-0.789490213014094720,	-0.789459523869775140,	-0.789428832751806090,	-0.789398139660265620,	-0.789367444595229670,	-0.789336747556775190,	-0.789306048544978880,	-0.789275347559917350,	
+-0.789244644601667540,	-0.789213939670305510,	-0.789183232765909180,	-0.789152523888554840,	-0.789121813038319080,	-0.789091100215278840,	-0.789060385419510850,	-0.789029668651091920,	
+-0.788998949910098780,	-0.788968229196607810,	-0.788937506510696720,	-0.788906781852441900,	-0.788876055221920060,	-0.788845326619208140,	-0.788814596044382870,	-0.788783863497521160,	
+-0.788753128978699200,	-0.788722392487995030,	-0.788691654025484800,	-0.788660913591245460,	-0.788630171185353830,	-0.788599426807886860,	-0.788568680458921260,	-0.788537932138533960,	
+-0.788507181846801240,	-0.788476429583801150,	-0.788445675349609960,	-0.788414919144304620,	-0.788384160967962040,	-0.788353400820658970,	-0.788322638702472430,	-0.788291874613478720,	
+-0.788261108553755860,	-0.788230340523380260,	-0.788199570522428840,	-0.788168798550978430,	-0.788138024609106090,	-0.788107248696888640,	-0.788076470814403020,	-0.788045690961726280,	
+-0.788014909138934790,	-0.787984125346106510,	-0.787953339583318040,	-0.787922551850646080,	-0.787891762148167810,	-0.787860970475960150,	-0.787830176834099500,	-0.787799381222663910,	
+-0.787768583641729970,	-0.787737784091374520,	-0.787706982571674600,	-0.787676179082707150,	-0.787645373624549340,	-0.787614566197278100,	-0.787583756800970370,	-0.787552945435702870,	
+-0.787522132101553420,	-0.787491316798598630,	-0.787460499526915550,	-0.787429680286581220,	-0.787398859077672820,	-0.787368035900267160,	-0.787337210754440850,	-0.787306383640272060,	
+-0.787275554557837380,	-0.787244723507213750,	-0.787213890488478340,	-0.787183055501708200,	-0.787152218546980360,	-0.787121379624372120,	-0.787090538733959840,	-0.787059695875821700,	
+-0.787028851050034280,	-0.786998004256674880,	-0.786967155495820300,	-0.786936304767547950,	-0.786905452071934740,	-0.786874597409057520,	-0.786843740778994220,	-0.786812882181821550,	
+-0.786782021617616790,	-0.786751159086456870,	-0.786720294588419080,	-0.786689428123580560,	-0.786658559692018480,	-0.786627689293809440,	-0.786596816929031830,	-0.786565942597762020,	
+-0.786535066300077410,	-0.786504188036055150,	-0.786473307805772400,	-0.786442425609306440,	-0.786411541446733750,	-0.786380655318132840,	-0.786349767223580300,	-0.786318877163153300,	
+-0.786287985136929100,	-0.786257091144984990,	-0.786226195187398110,	-0.786195297264245860,	-0.786164397375605170,	-0.786133495521553090,	-0.786102591702167790,	-0.786071685917525960,	
+-0.786040778167705010,	-0.786009868452781980,	-0.785978956772834360,	-0.785948043127938760,	-0.785917127518173660,	-0.785886209943615690,	-0.785855290404342210,	-0.785824368900430500,	
+-0.785793445431957950,	-0.785762519999001710,	-0.785731592601639160,	-0.785700663239947580,	-0.785669731914003910,	-0.785638798623886410,	-0.785607863369671920,	-0.785576926151437700,	
+-0.785545986969261260,	-0.785515045823219850,	-0.785484102713390750,	-0.785453157639850910,	-0.785422210602678690,	-0.785391261601951050,	-0.785360310637745140,	-0.785329357710138450,	
+-0.785298402819208490,	-0.785267445965032400,	-0.785236487147687680,	-0.785205526367251270,	-0.785174563623801560,	-0.785143598917415480,	-0.785112632248170290,	-0.785081663616143620,	
+-0.785050693021412730,	-0.785019720464055220,	-0.784988745944147800,	-0.784957769461768980,	-0.784926791016995810,	-0.784895810609905650,	-0.784864828240576020,	-0.784833843909084280,	
+-0.784802857615507940,	-0.784771869359924380,	-0.784740879142410640,	-0.784709886963045330,	-0.784678892821905280,	-0.784647896719067980,	-0.784616898654610820,	-0.784585898628611610,	
+-0.784554896641147530,	-0.784523892692295720,	-0.784492886782134690,	-0.784461878910741480,	-0.784430869078193480,	-0.784399857284568400,	-0.784368843529943630,	-0.784337827814396760,	
+-0.784306810138005290,	-0.784275790500846840,	-0.784244768902998430,	-0.784213745344538580,	-0.784182719825544330,	-0.784151692346093280,	-0.784120662906263030,	-0.784089631506131200,	
+-0.784058598145774610,	-0.784027562825272200,	-0.783996525544700780,	-0.783965486304138090,	-0.783934445103661730,	-0.783903401943349180,	-0.783872356823278160,	-0.783841309743526170,	
+-0.783810260704171040,	-0.783779209705289580,	-0.783748156746960740,	-0.783717101829261580,	-0.783686044952269570,	-0.783654986116062440,	-0.783623925320717780,	-0.783592862566313440,	
+-0.783561797852926230,	-0.783530731180635210,	-0.783499662549517310,	-0.783468591959650350,	-0.783437519411111840,	-0.783406444903979480,	-0.783375368438331110,	-0.783344290014244220,	
+-0.783313209631796070,	-0.783282127291065500,	-0.783251042992129550,	-0.783219956735066060,	-0.783188868519952620,	-0.783157778346867060,	-0.783126686215886990,	-0.783095592127089790,	
+-0.783064496080554060,	-0.783033398076357080,	-0.783002298114576560,	-0.782971196195290430,	-0.782940092318576200,	-0.782908986484511790,	-0.782877878693174930,	-0.782846768944642780,	
+-0.782815657238994270,	-0.782784543576306670,	-0.782753427956657590,	-0.782722310380125070,	-0.782691190846786730,	-0.782660069356720390,	-0.782628945910003320,	-0.782597820506714450,	
+-0.782566693146931060,	-0.782535563830730860,	-0.782504432558191800,	-0.782473299329391690,	-0.782442164144408260,	-0.782411027003319440,	-0.782379887906203160,	-0.782348746853136490,	
+-0.782317603844198570,	-0.782286458879466570,	-0.782255311959018430,	-0.782224163082932080,	-0.782193012251285350,	-0.782161859464155400,	-0.782130704721621490,	-0.782099548023760690,	
+-0.782068389370651150,	-0.782037228762370470,	-0.782006066198996930,	-0.781974901680608010,	-0.781943735207282000,	-0.781912566779096600,	-0.781881396396129190,	-0.781850224058458940,	
+-0.781819049766163010,	-0.781787873519319550,	-0.781756695318006400,	-0.781725515162301490,	-0.781694333052282750,	-0.781663148988027690,	-0.781631962969615230,	-0.781600774997122880,	
+-0.781569585070628680,	-0.781538393190210460,	-0.781507199355946260,	-0.781476003567914130,	-0.781444805826191800,	-0.781413606130857090,	-0.781382404481988810,	-0.781351200879664590,	
+-0.781319995323962350,	-0.781288787814960140,	-0.781257578352735900,	-0.781226366937367800,	-0.781195153568933210,	-0.781163938247511180,	-0.781132720973179430,	-0.781101501746015890,	
+-0.781070280566098510,	-0.781039057433505430,	-0.781007832348314720,	-0.780976605310604530,	-0.780945376320452130,	-0.780914145377936910,	-0.780882912483136350,	-0.780851677636128510,	
+-0.780820440836991430,	-0.780789202085803270,	-0.780757961382642090,	-0.780726718727585480,	-0.780695474120712610,	-0.780664227562100970,	-0.780632979051828820,	-0.780601728589974340,	
+-0.780570476176615460,	-0.780539221811830330,	-0.780507965495697230,	-0.780476707228294100,	-0.780445447009698760,	-0.780414184839990370,	-0.780382920719246420,	-0.780351654647545300,	
+-0.780320386624964950,	-0.780289116651583630,	-0.780257844727478940,	-0.780226570852730280,	-0.780195295027415140,	-0.780164017251611770,	-0.780132737525398360,	-0.780101455848853150,	
+-0.780070172222054210,	-0.780038886645079920,	-0.780007599118008320,	-0.779976309640917240,	-0.779945018213885950,	-0.779913724836992060,	-0.779882429510313950,	-0.779851132233929660,	
+-0.779819833007917570,	-0.779788531832355410,	-0.779757228707322450,	-0.779725923632896390,	-0.779694616609155510,	-0.779663307636178080,	-0.779631996714042490,	-0.779600683842826770,	
+-0.779569369022609430,	-0.779538052253468620,	-0.779506733535482170,	-0.779475412868729340,	-0.779444090253288090,	-0.779412765689236560,	-0.779381439176653150,	-0.779350110715616110,	
+-0.779318780306203830,	-0.779287447948494030,	-0.779256113642566190,	-0.779224777388497940,	-0.779193439186367850,	-0.779162099036254220,	-0.779130756938235300,	-0.779099412892389380,	
+-0.779068066898795040,	-0.779036718957530020,	-0.779005369068673680,	-0.778974017232303860,	-0.778942663448499050,	-0.778911307717337630,	-0.778879950038897870,	-0.778848590413258270,	
+-0.778817228840496640,	-0.778785865320692490,	-0.778754499853923750,	-0.778723132440268690,	-0.778691763079805810,	-0.778660391772613480,	-0.778629018518770200,	-0.778597643318354460,	
+-0.778566266171444420,	-0.778534887078118350,	-0.778503506038455530,	-0.778472123052533990,	-0.778440738120432020,	-0.778409351242228320,	-0.778377962418001280,	-0.778346571647828610,	
+-0.778315178931790250,	-0.778283784269963810,	-0.778252387662427990,	-0.778220989109261190,	-0.778189588610541880,	-0.778158186166348690,	-0.778126781776759870,	-0.778095375441854250,	
+-0.778063967161709560,	-0.778032556936405490,	-0.778001144766020110,	-0.777969730650631800,	-0.777938314590319150,	-0.777906896585160770,	-0.777875476635234600,	-0.777844054740620240,	
+-0.777812630901395850,	-0.777781205117639820,	-0.777749777389430740,	-0.777718347716847220,	-0.777686916099967870,	-0.777655482538871180,	-0.777624047033635860,	-0.777592609584339840,	
+-0.777561170191062740,	-0.777529728853882830,	-0.777498285572878590,	-0.777466840348128630,	-0.777435393179711550,	-0.777403944067706080,	-0.777372493012190020,	-0.777341040013243450,	
+-0.777309585070944160,	-0.777278128185371010,	-0.777246669356602470,	-0.777215208584717270,	-0.777183745869794000,	-0.777152281211911490,	-0.777120814611147680,	-0.777089346067582290,	
+-0.777057875581293580,	-0.777026403152360270,	-0.776994928780860850,	-0.776963452466874150,	-0.776931974210478880,	-0.776900494011752980,	-0.776869011870776500,	-0.776837527787627490,	
+-0.776806041762384660,	-0.776774553795126720,	-0.776743063885932280,	-0.776711572034880280,	-0.776680078242049430,	-0.776648582507518340,	-0.776617084831365160,	-0.776585585213669830,	
+-0.776554083654510620,	-0.776522580153966140,	-0.776491074712115200,	-0.776459567329036650,	-0.776428058004808520,	-0.776396546739510860,	-0.776365033533221840,	-0.776333518386020270,	
+-0.776302001297984880,	-0.776270482269194480,	-0.776238961299727800,	-0.776207438389663770,	-0.776175913539081220,	-0.776144386748058190,	-0.776112858016674840,	-0.776081327345009340,	
+-0.776049794733140510,	-0.776018260181147280,	-0.775986723689108260,	-0.775955185257101940,	-0.775923644885208260,	-0.775892102573505380,	-0.775860558322072240,	-0.775829012130987760,	
+-0.775797464000330780,	-0.775765913930180020,	-0.775734361920614620,	-0.775702807971713200,	-0.775671252083554250,	-0.775639694256217820,	-0.775608134489782050,	-0.775576572784325900,	
+-0.775545009139928410,	-0.775513443556668290,	-0.775481876034624710,	-0.775450306573875700,	-0.775418735174501660,	-0.775387161836580740,	-0.775355586560191880,	-0.775324009345414010,	
+-0.775292430192326190,	-0.775260849101007230,	-0.775229266071536190,	-0.775197681103991450,	-0.775166094198453060,	-0.775134505354999390,	-0.775102914573709500,	-0.775071321854662320,	
+-0.775039727197936790,	-0.775008130603611960,	-0.774976532071766310,	-0.774944931602479790,	-0.774913329195831000,	-0.774881724851898880,	-0.774850118570762470,	-0.774818510352500710,	
+-0.774786900197192760,	-0.774755288104917560,	-0.774723674075753490,	-0.774692058109780810,	-0.774660440207078030,	-0.774628820367724070,	-0.774597198591798100,	-0.774565574879379160,	
+-0.774533949230546300,	-0.774502321645378020,	-0.774470692123954470,	-0.774439060666354150,	-0.774407427272656210,	-0.774375791942939710,	-0.774344154677283680,	-0.774312515475767290,	
+-0.774280874338469590,	-0.774249231265469740,	-0.774217586256846340,	-0.774185939312679430,	-0.774154290433047620,	-0.774122639618030180,	-0.774090986867706050,	-0.774059332182154610,	
+-0.774027675561454130,	-0.773996017005685100,	-0.773964356514926010,	-0.773932694089256020,	-0.773901029728754300,	-0.773869363433499990,	-0.773837695203572260,	-0.773806025039050380,	
+-0.773774352940013400,	-0.773742678906539920,	-0.773711002938710310,	-0.773679325036603190,	-0.773647645200297830,	-0.773615963429873380,	-0.773584279725408890,	-0.773552594086983850,	
+-0.773520906514676640,	-0.773489217008567760,	-0.773457525568735820,	-0.773425832195260180,	-0.773394136888219790,	-0.773362439647694130,	-0.773330740473762380,	-0.773299039366503790,	
+-0.773267336325997090,	-0.773235631352322540,	-0.773203924445558850,	-0.773172215605785530,	-0.773140504833081500,	-0.773108792127526370,	-0.773077077489199070,	-0.773045360918178660,	
+-0.773013642414545290,	-0.772981921978377890,	-0.772950199609755750,	-0.772918475308758010,	-0.772886749075464060,	-0.772855020909953390,	-0.772823290812305050,	-0.772791558782597980,	
+-0.772759824820912430,	-0.772728088927327470,	-0.772696351101922250,	-0.772664611344776150,	-0.772632869655968560,	-0.772601126035578730,	-0.772569380483685510,	-0.772537633000369480,	
+-0.772505883585709260,	-0.772474132239784450,	-0.772442378962674200,	-0.772410623754458130,	-0.772378866615215380,	-0.772347107545025560,	-0.772315346543967940,	-0.772283583612121350,	
+-0.772251818749566390,	-0.772220051956381880,	-0.772188283232647210,	-0.772156512578441870,	-0.772124739993845230,	-0.772092965478936240,	-0.772061189033795390,	-0.772029410658501500,	
+-0.771997630353134180,	-0.771965848117772690,	-0.771934063952496640,	-0.771902277857385410,	-0.771870489832518380,	-0.771838699877975270,	-0.771806907993834780,	-0.771775114180177630,	
+-0.771743318437082660,	-0.771711520764629340,	-0.771679721162897290,	-0.771647919631966000,	-0.771616116171914830,	-0.771584310782822860,	-0.771552503464770560,	-0.771520694217837090,	
+-0.771488883042101840,	-0.771457069937644400,	-0.771425254904544390,	-0.771393437942881070,	-0.771361619052734260,	-0.771329798234182800,	-0.771297975487307500,	-0.771266150812187190,	
+-0.771234324208901480,	-0.771202495677529960,	-0.771170665218152250,	-0.771138832830847830,	-0.771106998515695750,	-0.771075162272776840,	-0.771043324102169910,	-0.771011484003954690,	
+-0.770979641978210780,	-0.770947798025017780,	-0.770915952144455300,	-0.770884104336602930,	-0.770852254601539720,	-0.770820402939346390,	-0.770788549350102100,	-0.770756693833886450,	
+-0.770724836390779040,	-0.770692977020859590,	-0.770661115724207700,	-0.770629252500902420,	-0.770597387351024570,	-0.770565520274653190,	-0.770533651271868130,	-0.770501780342748850,	
+-0.770469907487375210,	-0.770438032705826780,	-0.770406155998183180,	-0.770374277364524240,	-0.770342396804929000,	-0.770310514319478390,	-0.770278629908251580,	-0.770246743571328050,	
+-0.770214855308787750,	-0.770182965120710270,	-0.770151073007174780,	-0.770119178968262210,	-0.770087283004051710,	-0.770055385114623010,	-0.770023485300055820,	-0.769991583560429960,	
+-0.769959679895825030,	-0.769927774306321090,	-0.769895866791997510,	-0.769863957352933780,	-0.769832045989210730,	-0.769800132700907640,	-0.769768217488104090,	-0.769736300350880030,	
+-0.769704381289315290,	-0.769672460303489570,	-0.769640537393482040,	-0.769608612559373850,	-0.769576685801244050,	-0.769544757119172580,	-0.769512826513239270,	-0.769480893983523820,	
+-0.769448959530106170,	-0.769417023153066040,	-0.769385084852482800,	-0.769353144628437510,	-0.769321202481009330,	-0.769289258410278070,	-0.769257312416323780,	-0.769225364499226070,	
+-0.769193414659065100,	-0.769161462895919910,	-0.769129509209871660,	-0.769097553600999630,	-0.769065596069383740,	-0.769033636615103930,	-0.769001675238239920,	-0.768969711938871760,	
+-0.768937746717079370,	-0.768905779572941930,	-0.768873810506540690,	-0.768841839517954930,	-0.768809866607264470,	-0.768777891774549470,	-0.768745915019889760,	-0.768713936343365160,	
+-0.768681955745055160,	-0.768649973225040920,	-0.768617988783401710,	-0.768586002420217460,	-0.768554014135568230,	-0.768522023929534060,	-0.768490031802194770,	-0.768458037753630310,	
+-0.768426041783920820,	-0.768394043893145700,	-0.768362044081386090,	-0.768330042348721260,	-0.768298038695231390,	-0.768266033120996390,	-0.768234025626096330,	-0.768202016210610570,	
+-0.768170004874620390,	-0.768137991618205170,	-0.768105976441445070,	-0.768073959344419910,	-0.768041940327209960,	-0.768009919389895050,	-0.767977896532555440,	-0.767945871755270960,	
+-0.767913845058121320,	-0.767881816441187690,	-0.767849785904549440,	-0.767817753448286730,	-0.767785719072479610,	-0.767753682777208240,	-0.767721644562552760,	-0.767689604428592460,	
+-0.767657562375408720,	-0.767625518403081130,	-0.767593472511689750,	-0.767561424701314610,	-0.767529374972035990,	-0.767497323323933940,	-0.767465269757088510,	-0.767433214271579400,	
+-0.767401156867487780,	-0.767369097544893240,	-0.767337036303876060,	-0.767304973144516180,	-0.767272908066893970,	-0.767240841071089360,	-0.767208772157182190,	-0.767176701325253620,	
+-0.767144628575383350,	-0.767112553907651430,	-0.767080477322138130,	-0.767048398818923730,	-0.767016318398088260,	-0.766984236059712000,	-0.766952151803874550,	-0.766920065630657400,	
+-0.766887977540139930,	-0.766855887532402640,	-0.766823795607525560,	-0.766791701765589080,	-0.766759606006673260,	-0.766727508330857900,	-0.766695408738224280,	-0.766663307228852230,	
+-0.766631203802821790,	-0.766599098460213460,	-0.766566991201107380,	-0.766534882025583730,	-0.766502770933722990,	-0.766470657925605200,	-0.766438543001310310,	-0.766406426160919580,	
+-0.766374307404512730,	-0.766342186732170140,	-0.766310064143972180,	-0.766277939639998910,	-0.766245813220330360,	-0.766213684885047820,	-0.766181554634230990,	-0.766149422467960360,	
+-0.766117288386316100,	-0.766085152389378690,	-0.766053014477228290,	-0.766020874649945500,	-0.765988732907610380,	-0.765956589250302970,	-0.765924443678104530,	-0.765892296191095110,	
+-0.765860146789354880,	-0.765827995472964320,	-0.765795842242003810,	-0.765763687096553620,	-0.765731530036693700,	-0.765699371062505520,	-0.765667210174068800,	-0.765635047371464150,	
+-0.765602882654771940,	-0.765570716024072450,	-0.765538547479446160,	-0.765506377020973570,	-0.765474204648734390,	-0.765442030362810220,	-0.765409854163281110,	-0.765377676050227330,	
+-0.765345496023729370,	-0.765313314083867600,	-0.765281130230722530,	-0.765248944464374190,	-0.765216756784903970,	-0.765184567192391810,	-0.765152375686918300,	-0.765120182268563930,	
+-0.765087986937408980,	-0.765055789693534050,	-0.765023590537019740,	-0.764991389467945870,	-0.764959186486394050,	-0.764926981592444320,	-0.764894774786177070,	-0.764862566067672890,	
+-0.764830355437012390,	-0.764798142894275950,	-0.764765928439543500,	-0.764733712072896870,	-0.764701493794415990,	-0.764669273604181350,	-0.764637051502273460,	-0.764604827488773010,	
+-0.764572601563760500,	-0.764540373727316420,	-0.764508143979521490,	-0.764475912320455640,	-0.764443678750200470,	-0.764411443268836250,	-0.764379205876443260,	-0.764346966573102420,	
+-0.764314725358894000,	-0.764282482233898270,	-0.764250237198196960,	-0.764217990251869980,	-0.764185741394998060,	-0.764153490627661800,	-0.764121237949941800,	-0.764088983361918660,	
+-0.764056726863673100,	-0.764024468455285710,	-0.763992208136836660,	-0.763959945908407550,	-0.763927681770078640,	-0.763895415721930540,	-0.763863147764043850,	-0.763830877896499280,	
+-0.763798606119377550,	-0.763766332432758710,	-0.763734056836724680,	-0.763701779331355410,	-0.763669499916731830,	-0.763637218592934320,	-0.763604935360043920,	-0.763572650218141140,	
+-0.763540363167306670,	-0.763508074207620790,	-0.763475783339165210,	-0.763443490562020210,	-0.763411195876266600,	-0.763378899281984880,	-0.763346600779255870,	-0.763314300368160500,	
+-0.763281998048778720,	-0.763249693821192570,	-0.763217387685482080,	-0.763185079641728210,	-0.763152769690011560,	-0.763120457830413050,	-0.763088144063013400,	-0.763055828387893430,	
+-0.763023510805133200,	-0.762991191314814850,	-0.762958869917018560,	-0.762926546611825020,	-0.762894221399315060,	-0.762861894279569630,	-0.762829565252669540,	-0.762797234318694840,	
+-0.762764901477727690,	-0.762732566729848240,	-0.762700230075137430,	-0.762667891513675980,	-0.762635551045544810,	-0.762603208670824760,	-0.762570864389596760,	-0.762538518201941630,	
+-0.762506170107939530,	-0.762473820107672620,	-0.762441468201221160,	-0.762409114388665990,	-0.762376758670088030,	-0.762344401045568220,	-0.762312041515186830,	-0.762279680079025910,	
+-0.762247316737165730,	-0.762214951489687320,	-0.762182584336671520,	-0.762150215278199260,	-0.762117844314351480,	-0.762085471445209110,	-0.762053096670852970,	-0.762020719991363560,	
+-0.761988341406822920,	-0.761955960917311440,	-0.761923578522910150,	-0.761891194223699770,	-0.761858808019761470,	-0.761826419911175500,	-0.761794029898024140,	-0.761761637980387650,	
+-0.761729244158347200,	-0.761696848431983490,	-0.761664450801377680,	-0.761632051266610820,	-0.761599649827763740,	-0.761567246484917580,	-0.761534841238152740,	-0.761502434087551360,	
+-0.761470025033193940,	-0.761437614075161310,	-0.761405201213534830,	-0.761372786448395230,	-0.761340369779823670,	-0.761307951207900620,	-0.761275530732708370,	-0.761243108354327180,	
+-0.761210684072838320,	-0.761178257888322610,	-0.761145829800861320,	-0.761113399810535500,	-0.761080967917426190,	-0.761048534121613770,	-0.761016098423180630,	-0.760983660822207360,	
+-0.760951221318774800,	-0.760918779912964300,	-0.760886336604856720,	-0.760853891394533410,	-0.760821444282074770,	-0.760788995267563050,	-0.760756544351078870,	-0.760724091532703370,	
+-0.760691636812517610,	-0.760659180190602750,	-0.760626721667039930,	-0.760594261241910320,	-0.760561798915295070,	-0.760529334687274680,	-0.760496868557931640,	-0.760464400527346320,	
+-0.760431930595600100,	-0.760399458762773930,	-0.760366985028949280,	-0.760334509394206440,	-0.760302031858627990,	-0.760269552422294440,	-0.760237071085286930,	-0.760204587847686850,	
+-0.760172102709575250,	-0.760139615671033500,	-0.760107126732142650,	-0.760074635892983850,	-0.760042143153638050,	-0.760009648514187400,	-0.759977151974712610,	-0.759944653535294950,	
+-0.759912153196015680,	-0.759879650956956090,	-0.759847146818196650,	-0.759814640779819970,	-0.759782132841906770,	-0.759749623004538190,	-0.759717111267795510,	-0.759684597631760110,	
+-0.759652082096513140,	-0.759619564662136090,	-0.759587045328710020,	-0.759554524096315850,	-0.759522000965035860,	-0.759489475934950970,	-0.759456949006142250,	-0.759424420178691270,	
+-0.759391889452679210,	-0.759359356828187450,	-0.759326822305296690,	-0.759294285884089430,	-0.759261747564646480,	-0.759229207347049240,	-0.759196665231378850,	-0.759164121217716810,	
+-0.759131575306144500,	-0.759099027496743290,	-0.759066477789593910,	-0.759033926184778940,	-0.759001372682378990,	-0.758968817282475780,	-0.758936259985150570,	-0.758903700790484640,	
+-0.758871139698559350,	-0.758838576709455760,	-0.758806011823256240,	-0.758773445040041740,	-0.758740876359893620,	-0.758708305782893390,	-0.758675733309122300,	-0.758643158938661850,	
+-0.758610582671593540,	-0.758578004507998840,	-0.758545424447958470,	-0.758512842491555040,	-0.758480258638869590,	-0.758447672889983600,	-0.758415085244978250,	-0.758382495703935230,	
+-0.758349904266935490,	-0.758317310934061520,	-0.758284715705394240,	-0.758252118581015160,	-0.758219519561005860,	-0.758186918645447740,	-0.758154315834422280,	-0.758121711128011080,	
+-0.758089104526295520,	-0.758056496029356650,	-0.758023885637277180,	-0.757991273350137940,	-0.757958659168020520,	-0.757926043091006530,	-0.757893425119177340,	-0.757860805252614120,	
+-0.757828183491399350,	-0.757795559835614090,	-0.757762934285340030,	-0.757730306840658670,	-0.757697677501651400,	-0.757665046268400030,	-0.757632413140986060,	-0.757599778119490970,	
+-0.757567141203995930,	-0.757534502394583640,	-0.757501861691335040,	-0.757469219094331740,	-0.757436574603655540,	-0.757403928219387730,	-0.757371279941610240,	-0.757338629770403890,	
+-0.757305977705851620,	-0.757273323748034350,	-0.757240667897033810,	-0.757208010152931490,	-0.757175350515809310,	-0.757142688985748660,	-0.757110025562831250,	-0.757077360247138230,	
+-0.757044693038752440,	-0.757012023937754910,	-0.756979352944227250,	-0.756946680058251280,	-0.756914005279908600,	-0.756881328609280810,	-0.756848650046449190,	-0.756815969591496550,	
+-0.756783287244503940,	-0.756750603005553190,	-0.756717916874725890,	-0.756685228852103760,	-0.756652538937768630,	-0.756619847131802080,	-0.756587153434285950,	-0.756554457845301400,	
+-0.756521760364931240,	-0.756489060993256630,	-0.756456359730359410,	-0.756423656576321270,	-0.756390951531224040,	-0.756358244595148890,	-0.756325535768178630,	-0.756292825050394520,	
+-0.756260112441878410,	-0.756227397942711880,	-0.756194681552976980,	-0.756161963272755420,	-0.756129243102128920,	-0.756096521041179190,	-0.756063797089987720,	-0.756031071248637330,	
+-0.755998343517209180,	-0.755965613895785200,	-0.755932882384447110,	-0.755900148983276950,	-0.755867413692355880,	-0.755834676511766720,	-0.755801937441590970,	-0.755769196481910210,	
+-0.755736453632806620,	-0.755703708894361890,	-0.755670962266657750,	-0.755638213749776360,	-0.755605463343799300,	-0.755572711048808190,	-0.755539956864885730,	-0.755507200792113420,	
+-0.755474442830573080,	-0.755441682980346640,	-0.755408921241516040,	-0.755376157614163100,	-0.755343392098369200,	-0.755310624694217390,	-0.755277855401789040,	-0.755245084221165990,	
+-0.755212311152430260,	-0.755179536195663800,	-0.755146759350948440,	-0.755113980618366210,	-0.755081199997998500,	-0.755048417489928350,	-0.755015633094237030,	-0.754982846811006800,	
+-0.754950058640319390,	-0.754917268582256830,	-0.754884476636901060,	-0.754851682804333570,	-0.754818887084637400,	-0.754786089477894050,	-0.754753289984185450,	-0.754720488603593750,	
+-0.754687685336200680,	-0.754654880182088480,	-0.754622073141339000,	-0.754589264214033720,	-0.754556453400256010,	-0.754523640700087040,	-0.754490826113609070,	-0.754458009640903930,	
+-0.754425191282053880,	-0.754392371037140850,	-0.754359548906246240,	-0.754326724889453290,	-0.754293898986843630,	-0.754261071198499170,	-0.754228241524502070,	-0.754195409964934390,	
+-0.754162576519878170,	-0.754129741189415450,	-0.754096903973628390,	-0.754064064872598580,	-0.754031223886409090,	-0.753998381015141610,	-0.753965536258878080,	-0.753932689617700770,	
+-0.753899841091691720,	-0.753866990680932550,	-0.753834138385506390,	-0.753801284205494970,	-0.753768428140980330,	-0.753735570192044510,	-0.753702710358769900,	-0.753669848641238540,	
+-0.753636985039532360,	-0.753604119553733850,	-0.753571252183924510,	-0.753538382930187490,	-0.753505511792604610,	-0.753472638771257920,	-0.753439763866229680,	-0.753406887077601950,	
+-0.753374008405457100,	-0.753341127849876500,	-0.753308245410943770,	-0.753275361088740380,	-0.753242474883348720,	-0.753209586794850730,	-0.753176696823328770,	-0.753143804968865130,	
+-0.753110911231541950,	-0.753078015611440940,	-0.753045118108645490,	-0.753012218723237200,	-0.752979317455298340,	-0.752946414304911270,	-0.752913509272158050,	-0.752880602357121060,	
+-0.752847693559882130,	-0.752814782880524390,	-0.752781870319129800,	-0.752748955875780500,	-0.752716039550558770,	-0.752683121343546980,	-0.752650201254827400,	-0.752617279284482300,	
+-0.752584355432593500,	-0.752551429699244270,	-0.752518502084516540,	-0.752485572588492470,	-0.752452641211254550,	-0.752419707952885040,	-0.752386772813466220,	-0.752353835793079910,	
+-0.752320896891809590,	-0.752287956109736980,	-0.752255013446944450,	-0.752222068903514510,	-0.752189122479529400,	-0.752156174175071410,	-0.752123223990222910,	-0.752090271925066500,	
+-0.752057317979683780,	-0.752024362154158240,	-0.751991404448571930,	-0.751958444863007110,	-0.751925483397546170,	-0.751892520052271470,	-0.751859554827264850,	-0.751826587722610020,	
+-0.751793618738388680,	-0.751760647874683220,	-0.751727675131576230,	-0.751694700509150100,	-0.751661724007487100,	-0.751628745626669930,	-0.751595765366780850,	-0.751562783227901710,	
+-0.751529799210116200,	-0.751496813313506260,	-0.751463825538154270,	-0.751430835884142610,	-0.751397844351553990,	-0.751364850940470670,	-0.751331855650974710,	-0.751298858483149590,	
+-0.751265859437077470,	-0.751232858512840610,	-0.751199855710521610,	-0.751166851030202980,	-0.751133844471967290,	-0.751100836035896950,	-0.751067825722073870,	-0.751034813530581880,	
+-0.751001799461502810,	-0.750968783514919250,	-0.750935765690913690,	-0.750902745989568850,	-0.750869724410967000,	-0.750836700955190390,	-0.750803675622322530,	-0.750770648412445450,	
+-0.750737619325641870,	-0.750704588361994160,	-0.750671555521584930,	-0.750638520804496890,	-0.750605484210812520,	-0.750572445740613880,	-0.750539405393984670,	-0.750506363171007050,	
+-0.750473319071763400,	-0.750440273096336430,	-0.750407225244808960,	-0.750374175517263260,	-0.750341123913781600,	-0.750308070434447690,	-0.750275015079343580,	-0.750241957848551970,	
+-0.750208898742155460,	-0.750175837760236770,	-0.750142774902878400,	-0.750109710170163150,	-0.750076643562173520,	-0.750043575078991780,	-0.750010504720701740,	-0.749977432487385350,	
+-0.749944358379125430,	-0.749911282396004570,	-0.749878204538105500,	-0.749845124805510350,	-0.749812043198302970,	-0.749778959716565500,	-0.749745874360380650,	-0.749712787129831030,	
+-0.749679698024999560,	-0.749646607045968750,	-0.749613514192821520,	-0.749580419465640360,	-0.749547322864507760,	-0.749514224389507210,	-0.749481124040721310,	-0.749448021818232450,	
+-0.749414917722123650,	-0.749381811752477420,	-0.749348703909376800,	-0.749315594192903720,	-0.749282482603142340,	-0.749249369140174700,	-0.749216253804083630,	-0.749183136594951950,	
+-0.749150017512862480,	-0.749116896557897930,	-0.749083773730141010,	-0.749050649029674220,	-0.749017522456581370,	-0.748984394010944740,	-0.748951263692847040,	-0.748918131502371190,	
+-0.748884997439600130,	-0.748851861504616470,	-0.748818723697502580,	-0.748785584018342500,	-0.748752442467218390,	-0.748719299044213300,	-0.748686153749409830,	-0.748653006582891020,	
+-0.748619857544739810,	-0.748586706635038790,	-0.748553553853870460,	-0.748520399201318850,	-0.748487242677466250,	-0.748454084282395570,	-0.748420924016189650,	-0.748387761878931410,	
+-0.748354597870703800,	-0.748321431991589070,	-0.748288264241671270,	-0.748255094621032900,	-0.748221923129756880,	-0.748188749767925930,	-0.748155574535623200,	-0.748122397432931410,	
+-0.748089218459933700,	-0.748056037616713020,	-0.748022854903351520,	-0.747989670319933580,	-0.747956483866541340,	-0.747923295543257980,	-0.747890105350166310,	-0.747856913287349490,	
+-0.747823719354889780,	-0.747790523552871340,	-0.747757325881376560,	-0.747724126340488460,	-0.747690924930290100,	-0.747657721650864300,	-0.747624516502294330,	-0.747591309484663010,	
+-0.747558100598053390,	-0.747524889842548060,	-0.747491677218230950,	-0.747458462725184790,	-0.747425246363492390,	-0.747392028133236800,	-0.747358808034501280,	-0.747325586067368650,	
+-0.747292362231921410,	-0.747259136528243940,	-0.747225908956418610,	-0.747192679516528570,	-0.747159448208656760,	-0.747126215032886340,	-0.747092979989300470,	-0.747059743077982060,	
+-0.747026504299013740,	-0.746993263652479640,	-0.746960021138462490,	-0.746926776757045330,	-0.746893530508311200,	-0.746860282392343140,	-0.746827032409224430,	-0.746793780559037670,	
+-0.746760526841866890,	-0.746727271257794810,	-0.746694013806904590,	-0.746660754489279380,	-0.746627493305002220,	-0.746594230254156390,	-0.746560965336824920,	-0.746527698553090420,	
+-0.746494429903037270,	-0.746461159386748060,	-0.746427887004306070,	-0.746394612755794330,	-0.746361336641295890,	-0.746328058660894240,	-0.746294778814671880,	-0.746261497102713060,	
+-0.746228213525100600,	-0.746194928081917560,	-0.746161640773247200,	-0.746128351599172680,	-0.746095060559777370,	-0.746061767655144430,	-0.746028472885357010,	-0.745995176250497830,	
+-0.745961877750651260,	-0.745928577385900020,	-0.745895275156327360,	-0.745861971062016460,	-0.745828665103050680,	-0.745795357279512630,	-0.745762047591486900,	-0.745728736039055870,	
+-0.745695422622303040,	-0.745662107341311780,	-0.745628790196165130,	-0.745595471186946470,	-0.745562150313739290,	-0.745528827576626530,	-0.745495502975691340,	-0.745462176511017870,	
+-0.745428848182688840,	-0.745395517990787850,	-0.745362185935398050,	-0.745328852016602820,	-0.745295516234485310,	-0.745262178589128470,	-0.745228839080616880,	-0.745195497709033150,	
+-0.745162154474460550,	-0.745128809376982670,	-0.745095462416682790,	-0.745062113593644270,	-0.745028762907950390,	-0.744995410359683970,	-0.744962055948929720,	-0.744928699675770360,	
+-0.744895341540289140,	-0.744861981542569660,	-0.744828619682695200,	-0.744795255960749140,	-0.744761890376814390,	-0.744728522930975470,	-0.744695153623315290,	-0.744661782453917230,	
+-0.744628409422864680,	-0.744595034530241120,	-0.744561657776129930,	-0.744528279160614700,	-0.744494898683778050,	-0.744461516345704900,	-0.744428132146477850,	-0.744394746086180500,	
+-0.744361358164896240,	-0.744327968382708650,	-0.744294576739701120,	-0.744261183235956580,	-0.744227787871559630,	-0.744194390646593210,	-0.744160991561140790,	-0.744127590615285990,	
+-0.744094187809112070,	-0.744060783142702850,	-0.744027376616141490,	-0.743993968229511800,	-0.743960557982896620,	-0.743927145876380650,	-0.743893731910046710,	-0.743860316083978510,	
+-0.743826898398259550,	-0.743793478852973310,	-0.743760057448202730,	-0.743726634184032620,	-0.743693209060545920,	-0.743659782077826350,	-0.743626353235957160,	-0.743592922535022070,	
+-0.743559489975104790,	-0.743526055556288700,	-0.743492619278657510,	-0.743459181142294150,	-0.743425741147283440,	-0.743392299293708430,	-0.743358855581652600,	-0.743325410011199670,	
+-0.743291962582433240,	-0.743258513295436800,	-0.743225062150293600,	-0.743191609147088260,	-0.743158154285903930,	-0.743124697566824200,	-0.743091238989932790,	-0.743057778555313190,	
+-0.743024316263049210,	-0.742990852113224460,	-0.742957386105921880,	-0.742923918241226500,	-0.742890448519221370,	-0.742856976939989980,	-0.742823503503616370,	-0.742790028210183810,	
+-0.742756551059776230,	-0.742723072052476670,	-0.742689591188369970,	-0.742656108467539380,	-0.742622623890068610,	-0.742589137456041160,	-0.742555649165540840,	-0.742522159018651370,	
+-0.742488667015456680,	-0.742455173156039590,	-0.742421677440485150,	-0.742388179868876510,	-0.742354680441297490,	-0.742321179157831800,	-0.742287676018563050,	-0.742254171023575160,	
+-0.742220664172951290,	-0.742187155466776270,	-0.742153644905133470,	-0.742120132488106490,	-0.742086618215779260,	-0.742053102088235380,	-0.742019584105558790,	-0.741986064267833200,	
+-0.741952542575142540,	-0.741919019027569850,	-0.741885493625200180,	-0.741851966368116790,	-0.741818437256403510,	-0.741784906290144150,	-0.741751373469422550,	-0.741717838794321960,	
+-0.741684302264927210,	-0.741650763881321890,	-0.741617223643589510,	-0.741583681551814090,	-0.741550137606079570,	-0.741516591806469670,	-0.741483044153068200,	-0.741449494645959110,	
+-0.741415943285225860,	-0.741382390070953190,	-0.741348835003224680,	-0.741315278082123940,	-0.741281719307735120,	-0.741248158680141930,	-0.741214596199427760,	-0.741181031865677630,	
+-0.741147465678975050,	-0.741113897639403720,	-0.741080327747047680,	-0.741046756001990880,	-0.741013182404317130,	-0.740979606954110360,	-0.740946029651454730,	-0.740912450496433280,	
+-0.740878869489131290,	-0.740845286629632230,	-0.740811701918019930,	-0.740778115354378430,	-0.740744526938791560,	-0.740710936671343360,	-0.740677344552117200,	-0.740643750581198360,	
+-0.740610154758670090,	-0.740576557084616560,	-0.740542957559121470,	-0.740509356182269100,	-0.740475752954143250,	-0.740442147874827980,	-0.740408540944406890,	-0.740374932162964900,	
+-0.740341321530585740,	-0.740307709047353210,	-0.740274094713351370,	-0.740240478528664260,	-0.740206860493376030,	-0.740173240607570060,	-0.740139618871331510,	-0.740105995284743970,	
+-0.740072369847891490,	-0.740038742560858000,	-0.740005113423727660,	-0.739971482436584620,	-0.739937849599512810,	-0.739904214912596280,	-0.739870578375918740,	-0.739836939989565350,	
+-0.739803299753619580,	-0.739769657668165600,	-0.739736013733287460,	-0.739702367949069180,	-0.739668720315594500,	-0.739635070832948660,	-0.739601419501215050,	-0.739567766320477830,	
+-0.739534111290821360,	-0.739500454412329480,	-0.739466795685086550,	-0.739433135109176520,	-0.739399472684683760,	-0.739365808411691640,	-0.739332142290285650,	-0.739298474320549400,	
+-0.739264804502566820,	-0.739231132836422280,	-0.739197459322199930,	-0.739163783959983280,	-0.739130106749857800,	-0.739096427691907090,	-0.739062746786215200,	-0.739029064032866610,	
+-0.738995379431945270,	-0.738961692983535420,	-0.738928004687721350,	-0.738894314544587320,	-0.738860622554216920,	-0.738826928716695530,	-0.738793233032106870,	-0.738759535500535080,	
+-0.738725836122064440,	-0.738692134896779210,	-0.738658431824763650,	-0.738624726906101480,	-0.738591020140878070,	-0.738557311529177030,	-0.738523601071082720,	-0.738489888766679540,	
+-0.738456174616051400,	-0.738422458619283020,	-0.738388740776458440,	-0.738355021087661490,	-0.738321299552977430,	-0.738287576172490190,	-0.738253850946284040,	-0.738220123874443250,	
+-0.738186394957052070,	-0.738152664194195120,	-0.738118931585955760,	-0.738085197132419600,	-0.738051460833670570,	-0.738017722689792820,	-0.737983982700870730,	-0.737950240866988790,	
+-0.737916497188231160,	-0.737882751664682310,	-0.737849004296426640,	-0.737815255083547840,	-0.737781504026131520,	-0.737747751124261390,	-0.737713996378021820,	-0.737680239787497300,	
+-0.737646481352772220,	-0.737612721073930390,	-0.737578958951057300,	-0.737545194984236760,	-0.737511429173553280,	-0.737477661519091220,	-0.737443892020935080,	-0.737410120679169110,	
+-0.737376347493877930,	-0.737342572465145780,	-0.737308795593056620,	-0.737275016877696140,	-0.737241236319148060,	-0.737207453917496870,	-0.737173669672827160,	-0.737139883585223200,	
+-0.737106095654768920,	-0.737072305881550040,	-0.737038514265650260,	-0.737004720807154400,	-0.736970925506146620,	-0.736937128362711520,	-0.736903329376933700,	-0.736869528548897420,	
+-0.736835725878687400,	-0.736801921366387450,	-0.736768115012083280,	-0.736734306815858830,	-0.736700496777798590,	-0.736666684897987150,	-0.736632871176509000,	-0.736599055613448740,	
+-0.736565238208890080,	-0.736531418962918960,	-0.736497597875619410,	-0.736463774947075820,	-0.736429950177372780,	-0.736396123566594780,	-0.736362295114826540,	-0.736328464822152640,	
+-0.736294632688656910,	-0.736260798714425180,	-0.736226962899541370,	-0.736193125244090310,	-0.736159285748156370,	-0.736125444411824260,	-0.736091601235178470,	-0.736057756218303160,	
+-0.736023909361283920,	-0.735990060664205030,	-0.735956210127150960,	-0.735922357750206310,	-0.735888503533455920,	-0.735854647476984150,	-0.735820789580875710,	-0.735786929845214770,	
+-0.735753068270087130,	-0.735719204855576850,	-0.735685339601768410,	-0.735651472508746740,	-0.735617603576596450,	-0.735583732805402010,	-0.735549860195247710,	-0.735515985746219240,	
+-0.735482109458400980,	-0.735448231331877310,	-0.735414351366733170,	-0.735380469563053140,	-0.735346585920921840,	-0.735312700440424180,	-0.735278813121644780,	-0.735244923964667670,	
+-0.735211032969578790,	-0.735177140136462510,	-0.735143245465403220,	-0.735109348956485940,	-0.735075450609795180,	-0.735041550425415300,	-0.735007648403432020,	-0.734973744543929720,	
+-0.734939838846992990,	-0.734905931312706760,	-0.734872021941155640,	-0.734838110732424440,	-0.734804197686597990,	-0.734770282803761110,	-0.734736366083997840,	-0.734702447527394220,	
+-0.734668527134034520,	-0.734634604904003560,	-0.734600680837386060,	-0.734566754934266820,	-0.734532827194730680,	-0.734498897618862000,	-0.734464966206746510,	-0.734431032958468680,	
+-0.734397097874113220,	-0.734363160953765080,	-0.734329222197509070,	-0.734295281605430010,	-0.734261339177612600,	-0.734227394914141350,	-0.734193448815102290,	-0.734159500880579460,	
+-0.734125551110657910,	-0.734091599505422580,	-0.734057646064958160,	-0.734023690789349590,	-0.733989733678681370,	-0.733955774733039190,	-0.733921813952507660,	-0.733887851337171710,	
+-0.733853886887116060,	-0.733819920602425620,	-0.733785952483185460,	-0.733751982529480370,	-0.733718010741394750,	-0.733684037119014640,	-0.733650061662424520,	-0.733616084371709220,	
+-0.733582105246953780,	-0.733548124288242900,	-0.733514141495661850,	-0.733480156869294800,	-0.733446170409227990,	-0.733412182115545710,	-0.733378191988332980,	-0.733344200027674860,	
+-0.733310206233656170,	-0.733276210606361940,	-0.733242213145877230,	-0.733208213852286960,	-0.733174212725675620,	-0.733140209766129260,	-0.733106204973732360,	-0.733072198348569960,	
+-0.733038189890727110,	-0.733004179600288850,	-0.732970167477339450,	-0.732936153521965170,	-0.732902137734250610,	-0.732868120114280710,	-0.732834100662140500,	-0.732800079377915030,	
+-0.732766056261689340,	-0.732732031313548470,	-0.732698004533577580,	-0.732663975921861050,	-0.732629945478485260,	-0.732595913203534570,	-0.732561879097094140,	-0.732527843159248900,	
+-0.732493805390084130,	-0.732459765789684750,	-0.732425724358135470,	-0.732391681095522440,	-0.732357636001930160,	-0.732323589077443880,	-0.732289540322148550,	-0.732255489736129420,	
+-0.732221437319471540,	-0.732187383072260060,	-0.732153326994579580,	-0.732119269086516260,	-0.732085209348154910,	-0.732051147779580470,	-0.732017084380878090,	-0.731983019152133150,	
+-0.731948952093430580,	-0.731914883204854980,	-0.731880812486492840,	-0.731846739938428750,	-0.731812665560747640,	-0.731778589353535010,	-0.731744511316875790,	-0.731710431450855350,	
+-0.731676349755558840,	-0.731642266231070870,	-0.731608180877477810,	-0.731574093694864260,	-0.731540004683315480,	-0.731505913842916740,	-0.731471821173753200,	-0.731437726675910120,	
+-0.731403630349472090,	-0.731369532194525610,	-0.731335432211155270,	-0.731301330399446450,	-0.731267226759484190,	-0.731233121291353870,	-0.731199013995140760,	-0.731164904870930110,	
+-0.731130793918807200,	-0.731096681138856840,	-0.731062566531165190,	-0.731028450095817290,	-0.730994331832898080,	-0.730960211742493150,	-0.730926089824687650,	-0.730891966079566410,	
+-0.730857840507215810,	-0.730823713107720540,	-0.730789583881166100,	-0.730755452827637540,	-0.730721319947220560,	-0.730687185240000090,	-0.730653048706061740,	-0.730618910345490760,	
+-0.730584770158371980,	-0.730550628144791770,	-0.730516484304835070,	-0.730482338638587030,	-0.730448191146133240,	-0.730414041827558980,	-0.730379890682949620,	-0.730345737712389860,	
+-0.730311582915966430,	-0.730277426293764020,	-0.730243267845868130,	-0.730209107572363900,	-0.730174945473337060,	-0.730140781548872740,	-0.730106615799056560,	-0.730072448223973100,	
+-0.730038278823709310,	-0.730004107598349660,	-0.729969934547979870,	-0.729935759672685200,	-0.729901582972551030,	-0.729867404447662960,	-0.729833224098105800,	-0.729799041923966160,	
+-0.729764857925328970,	-0.729730672102279600,	-0.729696484454903540,	-0.729662294983286270,	-0.729628103687513410,	-0.729593910567670090,	-0.729559715623841480,	-0.729525518856114160,	
+-0.729491320264572970,	-0.729457119849303610,	-0.729422917610391460,	-0.729388713547921900,	-0.729354507661980620,	-0.729320299952652460,	-0.729286090420024240,	-0.729251879064180650,	
+-0.729217665885207420,	-0.729183450883190030,	-0.729149234058213970,	-0.729115015410364940,	-0.729080794939728220,	-0.729046572646389610,	-0.729012348530433950,	-0.728978122591948050,	
+-0.728943894831016740,	-0.728909665247725820,	-0.728875433842160580,	-0.728841200614406940,	-0.728806965564549600,	-0.728772728692675400,	-0.728738489998869480,	-0.728704249483217330,	
+-0.728670007145804540,	-0.728635762986716730,	-0.728601517006039480,	-0.728567269203858390,	-0.728533019580259290,	-0.728498768135326880,	-0.728464514869148210,	-0.728430259781808310,	
+-0.728396002873392680,	-0.728361744143987020,	-0.728327483593677050,	-0.728293221222548360,	-0.728258957030686100,	-0.728224691018176990,	-0.728190423185106070,	-0.728156153531559270,	
+-0.728121882057621850,	-0.728087608763379970,	-0.728053333648918890,	-0.728019056714324540,	-0.727984777959681970,	-0.727950497385078000,	-0.727916214990597890,	-0.727881930776327120,	
+-0.727847644742351640,	-0.727813356888756920,	-0.727779067215628910,	-0.727744775723052630,	-0.727710482411114910,	-0.727676187279901020,	-0.727641890329496780,	-0.727607591559987780,	
+-0.727573290971459730,	-0.727538988563998460,	-0.727504684337689670,	-0.727470378292618620,	-0.727436070428872260,	-0.727401760746535730,	-0.727367449245694740,	-0.727333135926435110,	
+-0.727298820788842670,	-0.727264503833003230,	-0.727230185059001940,	-0.727195864466925750,	-0.727161542056859900,	-0.727127217828890120,	-0.727092891783102440,	-0.727058563919582460,	
+-0.727024234238416000,	-0.726989902739689110,	-0.726955569423487270,	-0.726921234289896080,	-0.726886897339002250,	-0.726852558570891370,	-0.726818217985648940,	-0.726783875583360990,	
+-0.726749531364113350,	-0.726715185327991400,	-0.726680837475081940,	-0.726646487805470480,	-0.726612136319242710,	-0.726577783016484680,	-0.726543427897282100,	-0.726509070961721020,	
+-0.726474712209887240,	-0.726440351641866710,	-0.726405989257744690,	-0.726371625057608330,	-0.726337259041542890,	-0.726302891209634320,	-0.726268521561968420,	-0.726234150098631240,	
+-0.726199776819708820,	-0.726165401725286320,	-0.726131024815450780,	-0.726096646090287790,	-0.726062265549883180,	-0.726027883194322880,	-0.725993499023692810,	-0.725959113038079030,	
+-0.725924725237567570,	-0.725890335622243590,	-0.725855944192194460,	-0.725821550947505330,	-0.725787155888262480,	-0.725752759014551610,	-0.725718360326458980,	-0.725683959824070300,	
+-0.725649557507471180,	-0.725615153376748760,	-0.725580747431988530,	-0.725546339673276420,	-0.725511930100698370,	-0.725477518714340520,	-0.725443105514288920,	-0.725408690500629500,	
+-0.725374273673447760,	-0.725339855032831050,	-0.725305434578864540,	-0.725271012311634600,	-0.725236588231227050,	-0.725202162337728050,	-0.725167734631223640,	-0.725133305111799190,	
+-0.725098873779542190,	-0.725064440634538010,	-0.725030005676872700,	-0.724995568906632410,	-0.724961130323903080,	-0.724926689928771070,	-0.724892247721322210,	-0.724857803701642770,	
+-0.724823357869818330,	-0.724788910225935950,	-0.724754460770081320,	-0.724720009502340720,	-0.724685556422799860,	-0.724651101531545220,	-0.724616644828662170,	-0.724582186314238210,	
+-0.724547725988358700,	-0.724513263851109920,	-0.724478799902577910,	-0.724444334142848920,	-0.724409866572009120,	-0.724375397190144770,	-0.724340925997341790,	-0.724306452993685900,	
+-0.724271978179264480,	-0.724237501554163110,	-0.724203023118467960,	-0.724168542872265400,	-0.724134060815641360,	-0.724099576948682210,	-0.724065091271473450,	-0.724030603784102670,	
+-0.723996114486655350,	-0.723961623379217660,	-0.723927130461875960,	-0.723892635734716410,	-0.723858139197825380,	-0.723823640851288920,	-0.723789140695192730,	-0.723754638729624310,	
+-0.723720134954669360,	-0.723685629370414030,	-0.723651121976944590,	-0.723616612774347410,	-0.723582101762708650,	-0.723547588942114020,	-0.723513074312651110,	-0.723478557874405400,	
+-0.723444039627463400,	-0.723409519571911240,	-0.723374997707835200,	-0.723340474035321760,	-0.723305948554457180,	-0.723271421265327060,	-0.723236892168019010,	-0.723202361262618720,	
+-0.723167828549212580,	-0.723133294027886840,	-0.723098757698727780,	-0.723064219561821990,	-0.723029679617254840,	-0.722995137865114270,	-0.722960594305485760,	-0.722926048938455800,	
+-0.722891501764110770,	-0.722856952782536920,	-0.722822401993820640,	-0.722787849398048520,	-0.722753294995306610,	-0.722718738785680940,	-0.722684180769259000,	-0.722649620946126610,	
+-0.722615059316370160,	-0.722580495880076110,	-0.722545930637330750,	-0.722511363588219990,	-0.722476794732831440,	-0.722442224071250920,	-0.722407651603564900,	-0.722373077329859560,	
+-0.722338501250221700,	-0.722303923364737480,	-0.722269343673493490,	-0.722234762176576120,	-0.722200178874071290,	-0.722165593766066590,	-0.722131006852647970,	-0.722096418133901690,	
+-0.722061827609914550,	-0.722027235280772730,	-0.721992641146562140,	-0.721958045207370720,	-0.721923447463284070,	-0.721888847914388790,	-0.721854246560771460,	-0.721819643402518580,	
+-0.721785038439716420,	-0.721750431672451790,	-0.721715823100811060,	-0.721681212724880170,	-0.721646600544746830,	-0.721611986560496970,	-0.721577370772217170,	-0.721542753179993950,	
+-0.721508133783913760,	-0.721473512584063340,	-0.721438889580528490,	-0.721404264773397140,	-0.721369638162754900,	-0.721335009748688690,	-0.721300379531285010,	-0.721265747510630330,	
+-0.721231113686811250,	-0.721196478059914490,	-0.721161840630025750,	-0.721127201397233190,	-0.721092560361622500,	-0.721057917523280520,	-0.721023272882293620,	-0.720988626438748610,	
+-0.720953978192732100,	-0.720919328144330020,	-0.720884676293630070,	-0.720850022640718620,	-0.720815367185681950,	-0.720780709928606990,	-0.720746050869580210,	-0.720711390008688340,	
+-0.720676727346017950,	-0.720642062881655780,	-0.720607396615687850,	-0.720572728548201980,	-0.720538058679284330,	-0.720503387009021500,	-0.720468713537500190,	-0.720434038264807120,	
+-0.720399361191028320,	-0.720364682316251840,	-0.720330001640563600,	-0.720295319164050210,	-0.720260634886798700,	-0.720225948808895570,	-0.720191260930427510,	-0.720156571251481360,	
+-0.720121879772143700,	-0.720087186492500810,	-0.720052491412640490,	-0.720017794532649020,	-0.719983095852613110,	-0.719948395372619340,	-0.719913693092754660,	-0.719878989013105100,	
+-0.719844283133758700,	-0.719809575454801510,	-0.719774865976320450,	-0.719740154698402250,	-0.719705441621133590,	-0.719670726744601420,	-0.719636010068892330,	-0.719601291594093360,	
+-0.719566571320290450,	-0.719531849247571740,	-0.719497125376023390,	-0.719462399705732230,	-0.719427672236785050,	-0.719392942969268700,	-0.719358211903270100,	-0.719323479038875170,	
+-0.719288744376172300,	-0.719254007915247520,	-0.719219269656187770,	-0.719184529599079750,	-0.719149787744010500,	-0.719115044091066750,	-0.719080298640335400,	-0.719045551391902630,	
+-0.719010802345856680,	-0.718976051502283610,	-0.718941298861270560,	-0.718906544422904140,	-0.718871788187271380,	-0.718837030154459210,	-0.718802270324553790,	-0.718767508697643390,	
+-0.718732745273814140,	-0.718697980053153000,	-0.718663213035746980,	-0.718628444221682930,	-0.718593673611047760,	-0.718558901203928400,	-0.718524127000411790,	-0.718489351000584200,	
+-0.718454573204533880,	-0.718419793612347200,	-0.718385012224110890,	-0.718350229039912190,	-0.718315444059837830,	-0.718280657283974280,	-0.718245868712409700,	-0.718211078345230460,	
+-0.718176286182523490,	-0.718141492224375840,	-0.718106696470874440,	-0.718071898922106320,	-0.718037099578158420,	-0.718002298439117780,	-0.717967495505070770,	-0.717932690776105660,	
+-0.717897884252308830,	-0.717863075933767300,	-0.717828265820568020,	-0.717793453912798140,	-0.717758640210544030,	-0.717723824713893840,	-0.717689007422934180,	-0.717654188337751850,	
+-0.717619367458434240,	-0.717584544785068170,	-0.717549720317740670,	-0.717514894056538900,	-0.717480066001549900,	-0.717445236152860040,	-0.717410404510557820,	-0.717375571074729490,	
+-0.717340735845462320,	-0.717305898822843350,	-0.717271060006959500,	-0.717236219397898060,	-0.717201376995745490,	-0.717166532800590060,	-0.717131686812518270,	-0.717096839031617360,	
+-0.717061989457974280,	-0.717027138091676170,	-0.716992284932810310,	-0.716957429981463720,	-0.716922573237723020,	-0.716887714701676340,	-0.716852854373410510,	-0.716817992253012460,	
+-0.716783128340569450,	-0.716748262636168530,	-0.716713395139897070,	-0.716678525851841550,	-0.716643654772090240,	-0.716608781900729740,	-0.716573907237847420,	-0.716539030783530210,	
+-0.716504152537865590,	-0.716469272500940390,	-0.716434390672842090,	-0.716399507053657960,	-0.716364621643474250,	-0.716329734442379680,	-0.716294845450460740,	-0.716259954667804680,	
+-0.716225062094498770,	-0.716190167730630270,	-0.716155271576285560,	-0.716120373631553450,	-0.716085473896520330,	-0.716050572371273560,	-0.716015669055900310,	-0.715980763950487930,	
+-0.715945857055123700,	-0.715910948369894660,	-0.715876037894888410,	-0.715841125630191310,	-0.715806211575892190,	-0.715771295732077430,	-0.715736378098834390,	-0.715701458676250460,	
+-0.715666537464412890,	-0.715631614463408390,	-0.715596689673325350,	-0.715561763094250790,	-0.715526834726271650,	-0.715491904569475420,	-0.715456972623949470,	-0.715422038889781180,	
+-0.715387103367057690,	-0.715352166055866380,	-0.715317226956294180,	-0.715282286068429470,	-0.715247343392359070,	-0.715212398928170230,	-0.715177452675950560,	-0.715142504635787100,	
+-0.715107554807767440,	-0.715072603191978300,	-0.715037649788508150,	-0.715002694597444030,	-0.714967737618873110,	-0.714932778852882870,	-0.714897818299560560,	-0.714862855958993900,	
+-0.714827891831269930,	-0.714792925916475700,	-0.714757958214699780,	-0.714722988726028910,	-0.714688017450550660,	-0.714653044388352310,	-0.714618069539521340,	-0.714583092904145230,	
+-0.714548114482310700,	-0.714513134274106560,	-0.714478152279619530,	-0.714443168498937190,	-0.714408182932146920,	-0.714373195579336210,	-0.714338206440592430,	-0.714303215516003180,	
+-0.714268222805655270,	-0.714233228309637420,	-0.714198232028036450,	-0.714163233960940060,	-0.714128234108435400,	-0.714093232470610180,	-0.714058229047552010,	-0.714023223839347580,	
+-0.713988216846085710,	-0.713953208067853230,	-0.713918197504737840,	-0.713883185156826920,	-0.713848171024207940,	-0.713813155106968630,	-0.713778137405196470,	-0.713743117918978930,	
+-0.713708096648402960,	-0.713673073593557360,	-0.713638048754529080,	-0.713603022131405700,	-0.713567993724274820,	-0.713532963533223820,	-0.713497931558339850,	-0.713462897799711730,	
+-0.713427862257426270,	-0.713392824931571190,	-0.713357785822234080,	-0.713322744929502540,	-0.713287702253464050,	-0.713252657794206320,	-0.713217611551816950,	-0.713182563526382980,	
+-0.713147513717993120,	-0.713112462126734630,	-0.713077408752694870,	-0.713042353595961580,	-0.713007296656622440,	-0.712972237934765160,	-0.712937177430476470,	-0.712902115143845600,	
+-0.712867051074959400,	-0.712831985223905560,	-0.712796917590771790,	-0.712761848175645700,	-0.712726776978614970,	-0.712691703999767330,	-0.712656629239189820,	-0.712621552696971360,	
+-0.712586474373199000,	-0.712551394267960330,	-0.712516312381343390,	-0.712481228713435550,	-0.712446143264324650,	-0.712411056034097820,	-0.712375967022843890,	-0.712340876230650120,	
+-0.712305783657604110,	-0.712270689303793670,	-0.712235593169306510,	-0.712200495254230350,	-0.712165395558652990,	-0.712130294082661490,	-0.712095190826344870,	-0.712060085789790300,	
+-0.712024978973085480,	-0.711989870376318220,	-0.711954759999576250,	-0.711919647842947370,	-0.711884533906518850,	-0.711849418190379610,	-0.711814300694616710,	-0.711779181419318170,	
+-0.711744060364571610,	-0.711708937530464940,	-0.711673812917085980,	-0.711638686524522330,	-0.711603558352862150,	-0.711568428402192250,	-0.711533296672602010,	-0.711498163164178580,	
+-0.711463027877009770,	-0.711427890811183290,	-0.711392751966787080,	-0.711357611343908400,	-0.711322468942636290,	-0.711287324763058000,	-0.711252178805261480,	-0.711217031069334430,	
+-0.711181881555364770,	-0.711146730263440550,	-0.711111577193649370,	-0.711076422346079370,	-0.711041265720817610,	-0.711006107317953220,	-0.710970947137573690,	-0.710935785179766740,	
+-0.710900621444620410,	-0.710865455932222500,	-0.710830288642660850,	-0.710795119576022930,	-0.710759948732397890,	-0.710724776111872900,	-0.710689601714535990,	-0.710654425540475090,	
+-0.710619247589778010,	-0.710584067862533030,	-0.710548886358827740,	-0.710513703078749610,	-0.710478518022387820,	-0.710443331189829830,	-0.710408142581163470,	-0.710372952196476780,	
+-0.710337760035857580,	-0.710302566099394130,	-0.710267370387173580,	-0.710232172899285310,	-0.710196973635816460,	-0.710161772596855310,	-0.710126569782489670,	-0.710091365192807580,	
+-0.710056158827897080,	-0.710020950687846210,	-0.709985740772742350,	-0.709950529082674750,	-0.709915315617730910,	-0.709880100377998650,	-0.709844883363566210,	-0.709809664574521550,	
+-0.709774444010952690,	-0.709739221672947120,	-0.709703997560594100,	-0.709668771673981120,	-0.709633544013196230,	-0.709598314578327450,	-0.709563083369462940,	-0.709527850386690640,	
+-0.709492615630098800,	-0.709457379099775350,	-0.709422140795807790,	-0.709386900718285580,	-0.709351658867296120,	-0.709316415242927430,	-0.709281169845267790,	-0.709245922674405230,	
+-0.709210673730427230,	-0.709175423013423180,	-0.709140170523480440,	-0.709104916260687390,	-0.709069660225132070,	-0.709034402416902520,	-0.708999142836087000,	-0.708963881482773670,	
+-0.708928618357050570,	-0.708893353459005390,	-0.708858086788727420,	-0.708822818346304120,	-0.708787548131823870,	-0.708752276145374730,	-0.708717002387044940,	-0.708681726856922540,	
+-0.708646449555095370,	-0.708611170481652560,	-0.708575889636681830,	-0.708540607020271440,	-0.708505322632509540,	-0.708470036473484280,	-0.708434748543284030,	-0.708399458841996730,	
+-0.708364167369710310,	-0.708328874126514020,	-0.708293579112495570,	-0.708258282327743130,	-0.708222983772345050,	-0.708187683446389490,	-0.708152381349964720,	-0.708117077483158330,	
+-0.708081771846059920,	-0.708046464438757070,	-0.708011155261338070,	-0.707975844313891270,	-0.707940531596504720,	-0.707905217109266900,	-0.707869900852265980,	-0.707834582825589750,	
+-0.707799263029327720,	-0.707763941463567360,	-0.707728618128397270,	-0.707693293023905600,	-0.707657966150180840,	-0.707622637507311030,	-0.707587307095383980,	-0.707551974914489400,	
+-0.707516640964714780,	-0.707481305246148610,	-0.707445967758879140,	-0.707410628502994740,	-0.707375287478583800,	-0.707339944685734690,	-0.707304600124535670,	-0.707269253795074440,	
+-0.707233905697440820,	-0.707198555831722420,	-0.707163204198007600,	-0.707127850796384740,	-0.707092495626942320,	-0.707057138689768050,	-0.707021779984951530,	-0.706986419512580570,	
+-0.706951057272743540,	-0.706915693265528830,	-0.706880327491024920,	-0.706844959949320170,	-0.706809590640503080,	-0.706774219564662020,	-0.706738846721884690,	-0.706703472112260920,	
+-0.706668095735878520,	-0.706632717592825870,	-0.706597337683191330,	-0.706561956007063510,	-0.706526572564530890,	-0.706491187355681060,	-0.706455800380603960,	-0.706420411639387400,	
+-0.706385021132119760,	-0.706349628858889520,	-0.706314234819785280,	-0.706278839014895410,	-0.706243441444308510,	-0.706208042108112280,	-0.706172641006396650,	-0.706137238139249450,	
+-0.706101833506759040,	-0.706066427109014130,	-0.706031018946103090,	-0.705995609018114530,	-0.705960197325136370,	-0.705924783867258320,	-0.705889368644568300,	-0.705853951657154810,	
+-0.705818532905106540,	-0.705783112388511880,	-0.705747690107459410,	-0.705712266062037740,	-0.705676840252334790,	-0.705641412678440380,	-0.705605983340442440,	-0.705570552238429460,	
+-0.705535119372490250,	-0.705499684742713180,	-0.705464248349186860,	-0.705428810191999320,	-0.705393370271240380,	-0.705357928586997970,	-0.705322485139360800,	-0.705287039928417350,	
+-0.705251592954256320,	-0.705216144216966320,	-0.705180693716636050,	-0.705145241453353890,	-0.705109787427208090,	-0.705074331638288480,	-0.705038874086682980,	-0.705003414772480300,	
+-0.704967953695769150,	-0.704932490856638010,	-0.704897026255175030,	-0.704861559891470150,	-0.704826091765611400,	-0.704790621877687370,	-0.704755150227786790,	-0.704719676815998340,	
+-0.704684201642410750,	-0.704648724707112590,	-0.704613246010192710,	-0.704577765551739010,	-0.704542283331841550,	-0.704506799350588350,	-0.704471313608068140,	-0.704435826104369720,	
+-0.704400336839581700,	-0.704364845813792770,	-0.704329353027091210,	-0.704293858479566830,	-0.704258362171307770,	-0.704222864102402870,	-0.704187364272940820,	-0.704151862683010330,	
+-0.704116359332700230,	-0.704080854222099100,	-0.704045347351295310,	-0.704009838720378810,	-0.703974328329437630,	-0.703938816178560690,	-0.703903302267836710,	-0.703867786597354380,	
+-0.703832269167202760,	-0.703796749977469660,	-0.703761229028245340,	-0.703725706319618060,	-0.703690181851676420,	-0.703654655624509350,	-0.703619127638205670,	-0.703583597892854180,	
+-0.703548066388543610,	-0.703512533125362330,	-0.703476998103400360,	-0.703441461322745760,	-0.703405922783487680,	-0.703370382485714710,	-0.703334840429515770,	-0.703299296614979810,	
+-0.703263751042194850,	-0.703228203711251170,	-0.703192654622237120,	-0.703157103775241320,	-0.703121551170352800,	-0.703085996807660370,	-0.703050440687252860,	-0.703014882809219420,	
+-0.702979323173648640,	-0.702943761780629010,	-0.702908198630250560,	-0.702872633722601670,	-0.702837067057771160,	-0.702801498635847950,	-0.702765928456920990,	-0.702730356521078630,	
+-0.702694782828411020,	-0.702659207379006330,	-0.702623630172953820,	-0.702588051210342070,	-0.702552470491260240,	-0.702516888015797260,	-0.702481303784042050,	-0.702445717796083560,	
+-0.702410130052010250,	-0.702374540551912060,	-0.702338949295877700,	-0.702303356283995870,	-0.702267761516355620,	-0.702232164993046080,	-0.702196566714155980,	-0.702160966679773900,	
+-0.702125364889990110,	-0.702089761344892870,	-0.702054156044571220,	-0.702018548989114090,	-0.701982940178610630,	-0.701947329613149870,	-0.701911717292820760,	-0.701876103217711770,	
+-0.701840487387913160,	-0.701804869803513200,	-0.701769250464601150,	-0.701733629371266040,	-0.701698006523596820,	-0.701662381921682510,	-0.701626755565611600,	-0.701591127455474580,	
+-0.701555497591359600,	-0.701519865973355920,	-0.701484232601552680,	-0.701448597476038720,	-0.701412960596903280,	-0.701377321964235520,	-0.701341681578123710,	-0.701306039438658440,	
+-0.701270395545928070,	-0.701234749900021660,	-0.701199102501028350,	-0.701163453349037290,	-0.701127802444137640,	-0.701092149786417870,	-0.701056495375968370,	-0.701020839212877610,	
+-0.700985181297234640,	-0.700949521629128820,	-0.700913860208649210,	-0.700878197035884940,	-0.700842532110925060,	-0.700806865433859060,	-0.700771197004775080,	-0.700735526823763830,	
+-0.700699854890913800,	-0.700664181206314020,	-0.700628505770053870,	-0.700592828582222490,	-0.700557149642908270,	-0.700521468952201910,	-0.700485786510191890,	-0.700450102316967360,	
+-0.700414416372617590,	-0.700378728677231830,	-0.700343039230899130,	-0.700307348033708870,	-0.700271655085750290,	-0.700235960387112000,	-0.700200263937884260,	-0.700164565738156000,	
+-0.700128865788016250,	-0.700093164087554400,	-0.700057460636859590,	-0.700021755436020520,	-0.699986048485127690,	-0.699950339784269790,	-0.699914629333535990,	-0.699878917133015640,	
+-0.699843203182797910,	-0.699807487482972280,	-0.699771770033627890,	-0.699736050834854020,	-0.699700329886739470,	-0.699664607189374730,	-0.699628882742848400,	-0.699593156547249960,	
+-0.699557428602668560,	-0.699521698909193690,	-0.699485967466914490,	-0.699450234275919680,	-0.699414499336299960,	-0.699378762648144030,	-0.699343024211541150,	-0.699307284026580820,	
+-0.699271542093352180,	-0.699235798411944610,	-0.699200052982447700,	-0.699164305804949930,	-0.699128556879542120,	-0.699092806206312870,	-0.699057053785351550,	-0.699021299616747640,	
+-0.698985543700590520,	-0.698949786036969440,	-0.698914026625973350,	-0.698878265467692830,	-0.698842502562216580,	-0.698806737909634100,	-0.698770971510034760,	-0.698735203363508030,	
+-0.698699433470143290,	-0.698663661830029930,	-0.698627888443257520,	-0.698592113309914660,	-0.698556336430092180,	-0.698520557803878780,	-0.698484777431364060,	-0.698448995312637380,	
+-0.698413211447788230,	-0.698377425836905430,	-0.698341638480079690,	-0.698305849377399810,	-0.698270058528955300,	-0.698234265934835730,	-0.698198471595130490,	-0.698162675509928940,	
+-0.698126877679320800,	-0.698091078103395550,	-0.698055276782241880,	-0.698019473715950630,	-0.697983668904610720,	-0.697947862348311630,	-0.697912054047142850,	-0.697876244001193970,	
+-0.697840432210553920,	-0.697804618675313290,	-0.697768803395561240,	-0.697732986371387030,	-0.697697167602880470,	-0.697661347090130950,	-0.697625524833228150,	-0.697589700832261460,	
+-0.697553875087320470,	-0.697518047598494230,	-0.697482218365873540,	-0.697446387389547230,	-0.697410554669605000,	-0.697374720206136330,	-0.697338883999230940,	-0.697303046048978300,	
+-0.697267206355467350,	-0.697231364918789120,	-0.697195521739032430,	-0.697159676816286880,	-0.697123830150642170,	-0.697087981742188000,	-0.697052131591013760,	-0.697016279697209250,	
+-0.696980426060863300,	-0.696944570682067050,	-0.696908713560909330,	-0.696872854697479730,	-0.696836994091868060,	-0.696801131744164030,	-0.696765267654457010,	-0.696729401822836270,	
+-0.696693534249392620,	-0.696657664934215100,	-0.696621793877393540,	-0.696585921079017400,	-0.696550046539176400,	-0.696514170257960360,	-0.696478292235458870,	-0.696442412471761750,	
+-0.696406530966957820,	-0.696370647721138330,	-0.696334762734392100,	-0.696298876006809060,	-0.696262987538478820,	-0.696227097329491060,	-0.696191205379934950,	-0.696155311689901410,	
+-0.696119416259479710,	-0.696083519088759320,	-0.696047620177830280,	-0.696011719526782090,	-0.695975817135704670,	-0.695939913004687600,	-0.695904007133820830,	-0.695868099523193400,	
+-0.695832190172896330,	-0.695796279083018780,	-0.695760366253650560,	-0.695724451684881510,	-0.695688535376801200,	-0.695652617329499010,	-0.695616697543065770,	-0.695580776017590940,	
+-0.695544852753164130,	-0.695508927749875160,	-0.695473001007813840,	-0.695437072527070100,	-0.695401142307733640,	-0.695365210349894290,	-0.695329276653641300,	-0.695293341219065830,	
+-0.695257404046256910,	-0.695221465135304470,	-0.695185524486298450,	-0.695149582099328530,	-0.695113637974484780,	-0.695077692111856220,	-0.695041744511534000,	-0.695005795173607500,	
+-0.694969844098166530,	-0.694933891285300920,	-0.694897936735100590,	-0.694861980447655350,	-0.694826022423055250,	-0.694790062661389430,	-0.694754101162749160,	-0.694718137927223480,	
+-0.694682172954902530,	-0.694646206245876140,	-0.694610237800234340,	-0.694574267618066840,	-0.694538295699463020,	-0.694502322044514120,	-0.694466346653309420,	-0.694430369525938950,	
+-0.694394390662492420,	-0.694358410063059980,	-0.694322427727731450,	-0.694286443656596970,	-0.694250457849745590,	-0.694214470307268790,	-0.694178481029255830,	-0.694142490015796640,	
+-0.694106497266981260,	-0.694070502782899610,	-0.694034506563641740,	-0.693998508609296900,	-0.693962508919956480,	-0.693926507495709720,	-0.693890504336646790,	-0.693854499442857490,	
+-0.693818492814431980,	-0.693782484451460290,	-0.693746474354032360,	-0.693710462522238220,	-0.693674448956167370,	-0.693638433655910940,	-0.693602416621558420,	-0.693566397853199960,	
+-0.693530377350925380,	-0.693494355114824930,	-0.693458331144988000,	-0.693422305441505740,	-0.693386278004467840,	-0.693350248833964230,	-0.693314217930084960,	-0.693278185292920180,	
+-0.693242150922559920,	-0.693206114819094220,	-0.693170076982613350,	-0.693134037413206560,	-0.693097996110965340,	-0.693061953075979180,	-0.693025908308338100,	-0.692989861808132270,	
+-0.692953813575451720,	-0.692917763610386710,	-0.692881711913026610,	-0.692845658483462800,	-0.692809603321784980,	-0.692773546428083090,	-0.692737487802447370,	-0.692701427444967880,	
+-0.692665365355734860,	-0.692629301534838370,	-0.692593235982367990,	-0.692557168698415220,	-0.692521099683069520,	-0.692485028936421050,	-0.692448956458560080,	-0.692412882249576640,	
+-0.692376806309561000,	-0.692340728638602740,	-0.692304649236793250,	-0.692268568104222100,	-0.692232485240979580,	-0.692196400647155930,	-0.692160314322841200,	-0.692124226268125640,	
+-0.692088136483099640,	-0.692052044967852550,	-0.692015951722475990,	-0.691979856747059640,	-0.691943760041693560,	-0.691907661606468110,	-0.691871561441473440,	-0.691835459546800040,	
+-0.691799355922537160,	-0.691763250568776630,	-0.691727143485608040,	-0.691691034673121430,	-0.691654924131407390,	-0.691618811860555960,	-0.691582697860657510,	-0.691546582131802310,	
+-0.691510464674080620,	-0.691474345487582130,	-0.691438224572398450,	-0.691402101928619280,	-0.691365977556334780,	-0.691329851455635300,	-0.691293723626611230,	-0.691257594069352280,	
+-0.691221462783949910,	-0.691185329770493850,	-0.691149195029074570,	-0.691113058559782220,	-0.691076920362707290,	-0.691040780437939930,	-0.691004638785570720,	-0.690968495405689940,	
+-0.690932350298387290,	-0.690896203463754240,	-0.690860054901880850,	-0.690823904612857250,	-0.690787752596773940,	-0.690751598853721170,	-0.690715443383789540,	-0.690679286187068530,	
+-0.690643127263649960,	-0.690606966613623640,	-0.690570804237079840,	-0.690534640134109030,	-0.690498474304801710,	-0.690462306749248130,	-0.690426137467538780,	-0.690389966459763470,	
+-0.690353793726013910,	-0.690317619266379800,	-0.690281443080951630,	-0.690245265169819880,	-0.690209085533075030,	-0.690172904170807460,	-0.690136721083106860,	-0.690100536270065180,	
+-0.690064349731772220,	-0.690028161468318360,	-0.689991971479794080,	-0.689955779766289860,	-0.689919586327896180,	-0.689883391164703540,	-0.689847194276801750,	-0.689810995664282610,	
+-0.689774795327236070,	-0.689738593265752490,	-0.689702389479922460,	-0.689666183969836480,	-0.689629976735584900,	-0.689593767777257890,	-0.689557557094947040,	-0.689521344688742270,	
+-0.689485130558734170,	-0.689448914705013240,	-0.689412697127670060,	-0.689376477826795010,	-0.689340256802478900,	-0.689304034054812110,	-0.689267809583884670,	-0.689231583389788180,	
+-0.689195355472612900,	-0.689159125832449090,	-0.689122894469387570,	-0.689086661383518710,	-0.689050426574932650,	-0.689014190043721110,	-0.688977951789974120,	-0.688941711813782280,	
+-0.688905470115236060,	-0.688869226694426300,	-0.688832981551443350,	-0.688796734686378030,	-0.688760486099320830,	-0.688724235790361790,	-0.688687983759592840,	-0.688651730007103890,	
+-0.688615474532985660,	-0.688579217337328630,	-0.688542958420223620,	-0.688506697781761320,	-0.688470435422031460,	-0.688434171341126280,	-0.688397905539135600,	-0.688361638016150130,	
+-0.688325368772260690,	-0.688289097807557760,	-0.688252825122132040,	-0.688216550716074350,	-0.688180274589474510,	-0.688143996742424770,	-0.688107717175014950,	-0.688071435887335880,	
+-0.688035152879478140,	-0.687998868151532660,	-0.687962581703589930,	-0.687926293535740090,	-0.687890003648075180,	-0.687853712040685240,	-0.687817418713660980,	-0.687781123667093320,	
+-0.687744826901072750,	-0.687708528415690080,	-0.687672228211036130,	-0.687635926287200940,	-0.687599622644276650,	-0.687563317282353200,	-0.687527010201521630,	-0.687490701401872410,	
+-0.687454390883496470,	-0.687418078646484520,	-0.687381764690926710,	-0.687345449016915190,	-0.687309131624539990,	-0.687272812513892050,	-0.687236491685061960,	-0.687200169138140750,	
+-0.687163844873219020,	-0.687127518890387810,	-0.687091191189737720,	-0.687054861771358990,	-0.687018530635343680,	-0.686982197781782160,	-0.686945863210765120,	-0.686909526922383500,	
+-0.686873188916727880,	-0.686836849193888770,	-0.686800507753958180,	-0.686764164597026380,	-0.686727819723184090,	-0.686691473132522210,	-0.686655124825131690,	-0.686618774801103340,	
+-0.686582423060528080,	-0.686546069603496730,	-0.686509714430099560,	-0.686473357540428820,	-0.686436998934574660,	-0.686400638612628010,	-0.686364276574679690,	-0.686327912820820730,	
+-0.686291547351141950,	-0.686255180165733720,	-0.686218811264688200,	-0.686182440648095640,	-0.686146068316046960,	-0.686109694268633000,	-0.686073318505944880,	-0.686036941028073550,	
+-0.686000561835109820,	-0.685964180927144060,	-0.685927798304268420,	-0.685891413966573270,	-0.685855027914149650,	-0.685818640147088490,	-0.685782250665480710,	-0.685745859469417240,	
+-0.685709466558988570,	-0.685673071934286840,	-0.685636675595402420,	-0.685600277542426250,	-0.685563877775449470,	-0.685527476294562900,	-0.685491073099857800,	-0.685454668191424870,	
+-0.685418261569354700,	-0.685381853233739570,	-0.685345443184669720,	-0.685309031422236310,	-0.685272617946530270,	-0.685236202757642740,	-0.685199785855664660,	-0.685163367240686490,	
+-0.685126946912800520,	-0.685090524872097210,	-0.685054101118667600,	-0.685017675652602740,	-0.684981248473993660,	-0.684944819582931410,	-0.684908388979507230,	-0.684871956663812060,	
+-0.684835522635936280,	-0.684799086895972350,	-0.684762649444010770,	-0.684726210280142470,	-0.684689769404458690,	-0.684653326817050490,	-0.684616882518008340,	-0.684580436507424730,	
+-0.684543988785389910,	-0.684507539351995040,	-0.684471088207331490,	-0.684434635351490070,	-0.684398180784562160,	-0.684361724506638790,	-0.684325266517811110,	-0.684288806818169610,	
+-0.684252345407806770,	-0.684215882286812960,	-0.684179417455279550,	-0.684142950913297580,	-0.684106482660958190,	-0.684070012698352550,	-0.684033541025571350,	-0.683997067642706850,	
+-0.683960592549849760,	-0.683924115747091220,	-0.683887637234522280,	-0.683851157012234310,	-0.683814675080318460,	-0.683778191438865870,	-0.683741706087967140,	-0.683705219027714860,	
+-0.683668730258199410,	-0.683632239779512260,	-0.683595747591744460,	-0.683559253694987380,	-0.683522758089332050,	-0.683486260774869180,	-0.683449761751691360,	-0.683413261019889200,	
+-0.683376758579553820,	-0.683340254430776510,	-0.683303748573648620,	-0.683267241008261310,	-0.683230731734705830,	-0.683194220753073010,	-0.683157708063455220,	-0.683121193665943150,	
+-0.683084677560628180,	-0.683048159747601470,	-0.683011640226954380,	-0.682975118998778160,	-0.682938596063163430,	-0.682902071420202980,	-0.682865545069987200,	-0.682829017012607680,	
+-0.682792487248155670,	-0.682755955776722320,	-0.682719422598399130,	-0.682682887713277340,	-0.682646351121448450,	-0.682609812823002930,	-0.682573272818033480,	-0.682536731106630930,	
+-0.682500187688886540,	-0.682463642564891670,	-0.682427095734737700,	-0.682390547198515440,	-0.682353996956317270,	-0.682317445008234210,	-0.682280891354357540,	-0.682244335994778630,	
+-0.682207778929588950,	-0.682171220158879770,	-0.682134659682742450,	-0.682098097501268600,	-0.682061533614548800,	-0.682024968022675870,	-0.681988400725740520,	-0.681951831723834110,	
+-0.681915261017048140,	-0.681878688605473960,	-0.681842114489203180,	-0.681805538668326380,	-0.681768961142936390,	-0.681732381913124020,	-0.681695800978980750,	-0.681659218340597840,	
+-0.681622633998067000,	-0.681586047951479590,	-0.681549460200926990,	-0.681512870746500130,	-0.681476279588291710,	-0.681439686726392550,	-0.681403092160894230,	-0.681366495891888140,	
+-0.681329897919465970,	-0.681293298243718870,	-0.681256696864738000,	-0.681220093782615940,	-0.681183488997443630,	-0.681146882509312660,	-0.681110274318314500,	-0.681073664424540650,	
+-0.681037052828082580,	-0.681000439529031890,	-0.680963824527479500,	-0.680927207823518230,	-0.680890589417238790,	-0.680853969308732990,	-0.680817347498092310,	-0.680780723985408230,	
+-0.680744098770772240,	-0.680707471854275490,	-0.680670843236010570,	-0.680634212916068740,	-0.680597580894541140,	-0.680560947171519710,	-0.680524311747095930,	-0.680487674621361390,	
+-0.680451035794407580,	-0.680414395266326300,	-0.680377753037208270,	-0.680341109107146510,	-0.680304463476232080,	-0.680267816144556340,	-0.680231167112211210,	-0.680194516379288070,	
+-0.680157863945878070,	-0.680121209812073910,	-0.680084553977966850,	-0.680047896443648380,	-0.680011237209210200,	-0.679974576274743890,	-0.679937913640341170,	-0.679901249306093640,	
+-0.679864583272092980,	-0.679827915538430140,	-0.679791246105198250,	-0.679754574972488260,	-0.679717902140391850,	-0.679681227609000630,	-0.679644551378406400,	-0.679607873448700110,	
+-0.679571193819974660,	-0.679534512492321440,	-0.679497829465831820,	-0.679461144740597600,	-0.679424458316710610,	-0.679387770194262440,	-0.679351080373344800,	-0.679314388854049490,	
+-0.679277695636467560,	-0.679241000720692050,	-0.679204304106813980,	-0.679167605794925300,	-0.679130905785117480,	-0.679094204077482440,	-0.679057500672111790,	-0.679020795569096890,	
+-0.678984088768530560,	-0.678947380270504050,	-0.678910670075109080,	-0.678873958182437450,	-0.678837244592580880,	-0.678800529305631170,	-0.678763812321680260,	-0.678727093640819070,	
+-0.678690373263140740,	-0.678653651188736660,	-0.678616927417698300,	-0.678580201950117700,	-0.678543474786086560,	-0.678506745925696710,	-0.678470015369039390,	-0.678433283116207650,	
+-0.678396549167292750,	-0.678359813522386500,	-0.678323076181580610,	-0.678286337144967110,	-0.678249596412637710,	-0.678212853984684340,	-0.678176109861198920,	-0.678139364042272490,	
+-0.678102616527998300,	-0.678065867318467630,	-0.678029116413772170,	-0.677992363814004070,	-0.677955609519254930,	-0.677918853529616230,	-0.677882095845181000,	-0.677845336466040500,	
+-0.677808575392286670,	-0.677771812624011430,	-0.677735048161306590,	-0.677698282004264190,	-0.677661514152976040,	-0.677624744607534190,	-0.677587973368029780,	-0.677551200434556080,	
+-0.677514425807204330,	-0.677477649486066590,	-0.677440871471234770,	-0.677404091762800700,	-0.677367310360855730,	-0.677330527265493140,	-0.677293742476804290,	-0.677256955994881120,	
+-0.677220167819815420,	-0.677183377951699360,	-0.677146586390624860,	-0.677109793136683960,	-0.677072998189968470,	-0.677036201550569870,	-0.676999403218581430,	-0.676962603194094510,	
+-0.676925801477201050,	-0.676888998067993080,	-0.676852192966562630,	-0.676815386173001740,	-0.676778577687401680,	-0.676741767509855820,	-0.676704955640455630,	-0.676668142079292930,	
+-0.676631326826459880,	-0.676594509882048610,	-0.676557691246150950,	-0.676520870918859150,	-0.676484048900264480,	-0.676447225190460410,	-0.676410399789538210,	-0.676373572697590020,	
+-0.676336743914707880,	-0.676299913440983950,	-0.676263081276510250,	-0.676226247421378050,	-0.676189411875681050,	-0.676152574639510400,	-0.676115735712958350,	-0.676078895096116960,	
+-0.676042052789078360,	-0.676005208791934600,	-0.675968363104777810,	-0.675931515727700160,	-0.675894666660793010,	-0.675857815904149840,	-0.675820963457862130,	-0.675784109322022040,	
+-0.675747253496721710,	-0.675710395982053290,	-0.675673536778108150,	-0.675636675884979780,	-0.675599813302759760,	-0.675562949031540240,	-0.675526083071413370,	-0.675489215422471200,	
+-0.675452346084806090,	-0.675415475058509960,	-0.675378602343675300,	-0.675341727940393380,	-0.675304851848757880,	-0.675267974068860190,	-0.675231094600792560,	-0.675194213444647250,	
+-0.675157330600516410,	-0.675120446068491530,	-0.675083559848666190,	-0.675046671941131990,	-0.675009782345981080,	-0.674972891063305820,	-0.674935998093198150,	-0.674899103435750660,	
+-0.674862207091055270,	-0.674825309059204460,	-0.674788409340289720,	-0.674751507934404530,	-0.674714604841640590,	-0.674677700062090270,	-0.674640793595845500,	-0.674603885442998870,	
+-0.674566975603642540,	-0.674530064077868090,	-0.674493150865769110,	-0.674456235967437310,	-0.674419319382964840,	-0.674382401112444070,	-0.674345481155967370,	-0.674308559513626890,	
+-0.674271636185515110,	-0.674234711171723510,	-0.674197784472345800,	-0.674160856087473670,	-0.674123926017199280,	-0.674086994261615220,	-0.674050060820813530,	-0.674013125694886810,	
+-0.673976188883926630,	-0.673939250388026600,	-0.673902310207278420,	-0.673865368341774460,	-0.673828424791607090,	-0.673791479556868690,	-0.673754532637651500,	-0.673717584034048130,	
+-0.673680633746150730,	-0.673643681774050980,	-0.673606728117842830,	-0.673569772777617870,	-0.673532815753468350,	-0.673495857045486870,	-0.673458896653765680,	-0.673421934578396720,	
+-0.673384970819473460,	-0.673348005377087830,	-0.673311038251332210,	-0.673274069442298950,	-0.673237098950080550,	-0.673200126774769370,	-0.673163152916457900,	-0.673126177375238500,	
+-0.673089200151202990,	-0.673052221244445190,	-0.673015240655056910,	-0.672978258383130410,	-0.672941274428758280,	-0.672904288792033010,	-0.672867301473046410,	-0.672830312471892070,	
+-0.672793321788662020,	-0.672756329423448650,	-0.672719335376344540,	-0.672682339647441950,	-0.672645342236833590,	-0.672608343144611930,	-0.672571342370869350,	-0.672534339915697780,	
+-0.672497335779191020,	-0.672460329961440890,	-0.672423322462539890,	-0.672386313282580690,	-0.672349302421655580,	-0.672312289879857250,	-0.672275275657277630,	-0.672238259754010410,	
+-0.672201242170147540,	-0.672164222905781590,	-0.672127201961005170,	-0.672090179335910640,	-0.672053155030590600,	-0.672016129045137740,	-0.671979101379643890,	-0.671942072034202980,	
+-0.671905041008906910,	-0.671868008303848190,	-0.671830973919119500,	-0.671793937854813340,	-0.671756900111022290,	-0.671719860687838400,	-0.671682819585355470,	-0.671645776803665550,	
+-0.671608732342861110,	-0.671571686203034870,	-0.671534638384279400,	-0.671497588886687420,	-0.671460537710351410,	-0.671423484855363300,	-0.671386430321817330,	-0.671349374109805110,	
+-0.671312316219419560,	-0.671275256650753160,	-0.671238195403898620,	-0.671201132478948640,	-0.671164067875995140,	-0.671127001595132170,	-0.671089933636451640,	-0.671052864000046380,	
+-0.671015792686008860,	-0.670978719694431900,	-0.670941645025408100,	-0.670904568679030140,	-0.670867490655390860,	-0.670830410954582180,	-0.670793329576698130,	-0.670756246521830750,	
+-0.670719161790072740,	-0.670682075381516810,	-0.670644987296255660,	-0.670607897534381440,	-0.670570806095988180,	-0.670533712981167820,	-0.670496618190013270,	-0.670459521722617140,	
+-0.670422423579072110,	-0.670385323759471130,	-0.670348222263906780,	-0.670311119092471990,	-0.670274014245258560,	-0.670236907722360890,	-0.670199799523870880,	-0.670162689649881460,	
+-0.670125578100485230,	-0.670088464875775110,	-0.670051349975843810,	-0.670014233400783480,	-0.669977115150688140,	-0.669939995225650180,	-0.669902873625762060,	-0.669865750351116840,	
+-0.669828625401807320,	-0.669791498777926100,	-0.669754370479566210,	-0.669717240506819690,	-0.669680108859780800,	-0.669642975538541570,	-0.669605840543194940,	-0.669568703873833710,	
+-0.669531565530550710,	-0.669494425513438740,	-0.669457283822590070,	-0.669420140458098940,	-0.669382995420057410,	-0.669345848708558290,	-0.669308700323694720,	-0.669271550265559290,	
+-0.669234398534245050,	-0.669197245129844690,	-0.669160090052450700,	-0.669122933302157110,	-0.669085774879056070,	-0.669048614783240740,	-0.669011453014803800,	-0.668974289573838200,	
+-0.668937124460436960,	-0.668899957674692240,	-0.668862789216698280,	-0.668825619086547360,	-0.668788447284332290,	-0.668751273810146210,	-0.668714098664081820,	-0.668676921846232290,	
+-0.668639743356690520,	-0.668602563195549230,	-0.668565381362901000,	-0.668528197858839990,	-0.668491012683458340,	-0.668453825836849310,	-0.668416637319105610,	-0.668379447130320380,	
+-0.668342255270585770,	-0.668305061739996380,	-0.668267866538644120,	-0.668230669666622370,	-0.668193471124023830,	-0.668156270910941650,	-0.668119069027468760,	-0.668081865473698300,	
+-0.668044660249723090,	-0.668007453355635490,	-0.667970244791530110,	-0.667933034557498970,	-0.667895822653635340,	-0.667858609080032140,	-0.667821393836782300,	-0.667784176923979070,	
+-0.667746958341714820,	-0.667709738090083720,	-0.667672516169178330,	-0.667635292579091600,	-0.667598067319916670,	-0.667560840391746570,	-0.667523611794674340,	-0.667486381528793030,	
+-0.667449149594195210,	-0.667411915990975160,	-0.667374680719225340,	-0.667337443779038700,	-0.667300205170508590,	-0.667262964893727940,	-0.667225722948789790,	-0.667188479335786730,	
+-0.667151234054813140,	-0.667113987105961480,	-0.667076738489324810,	-0.667039488204996370,	-0.667002236253069090,	-0.666964982633636350,	-0.666927727346791070,	-0.666890470392625830,	
+-0.666853211771235130,	-0.666815951482711330,	-0.666778689527147690,	-0.666741425904637250,	-0.666704160615273270,	-0.666666893659149000,	-0.666629625036356700,	-0.666592354746991080,	
+-0.666555082791144500,	-0.666517809168910350,	-0.666480533880381530,	-0.666443256925651430,	-0.666405978304813180,	-0.666368698017960060,	-0.666331416065185090,	-0.666294132446580980,	
+-0.666256847162242210,	-0.666219560212261250,	-0.666182271596731490,	-0.666144981315745950,	-0.666107689369398010,	-0.666070395757780150,	-0.666033100480986960,	-0.665995803539111140,	
+-0.665958504932245620,	-0.665921204660483990,	-0.665883902723919290,	-0.665846599122644880,	-0.665809293856753910,	-0.665771986926339760,	-0.665734678331494910,	-0.665697368072314060,	
+-0.665660056148889790,	-0.665622742561315480,	-0.665585427309684170,	-0.665548110394089340,	-0.665510791814624250,	-0.665473471571381480,	-0.665436149664455740,	-0.665398826093939630,	
+-0.665361500859926400,	-0.665324173962509420,	-0.665286845401782070,	-0.665249515177837590,	-0.665212183290769250,	-0.665174849740669870,	-0.665137514527634030,	-0.665100177651754330,	
+-0.665062839113124250,	-0.665025498911837040,	-0.664988157047986080,	-0.664950813521664740,	-0.664913468332965720,	-0.664876121481983720,	-0.664838772968811330,	-0.664801422793542150,	
+-0.664764070956269220,	-0.664726717457086220,	-0.664689362296086440,	-0.664652005473363230,	-0.664614646989009410,	-0.664577286843119560,	-0.664539925035786520,	-0.664502561567103630,	
+-0.664465196437164400,	-0.664427829646062060,	-0.664390461193890220,	-0.664353091080741590,	-0.664315719306710850,	-0.664278345871890830,	-0.664240970776375010,	-0.664203594020256750,	
+-0.664166215603629430,	-0.664128835526586640,	-0.664091453789221630,	-0.664054070391628120,	-0.664016685333898790,	-0.663979298616128370,	-0.663941910238409650,	-0.663904520200836230,	
+-0.663867128503501380,	-0.663829735146498790,	-0.663792340129921280,	-0.663754943453863430,	-0.663717545118418410,	-0.663680145123679340,	-0.663642743469740060,	-0.663605340156693810,	
+-0.663567935184634310,	-0.663530528553654910,	-0.663493120263849210,	-0.663455710315309920,	-0.663418298708132180,	-0.663380885442408590,	-0.663343470518232840,	-0.663306053935698410,	
+-0.663268635694898910,	-0.663231215795927700,	-0.663193794238877920,	-0.663156371023844170,	-0.663118946150919600,	-0.663081519620197680,	-0.663044091431771900,	-0.663006661585735850,	
+-0.662969230082183230,	-0.662931796921207520,	-0.662894362102901650,	-0.662856925627360540,	-0.662819487494677120,	-0.662782047704944980,	-0.662744606258257600,	-0.662707163154708900,	
+-0.662669718394392150,	-0.662632271977400490,	-0.662594823903828840,	-0.662557374173770140,	-0.662519922787317970,	-0.662482469744565930,	-0.662445015045607820,	-0.662407558690537130,	
+-0.662370100679447570,	-0.662332641012432060,	-0.662295179689585620,	-0.662257716711001310,	-0.662220252076772600,	-0.662182785786993300,	-0.662145317841757010,	-0.662107848241157430,	
+-0.662070376985287590,	-0.662032904074242530,	-0.661995429508115070,	-0.661957953286999130,	-0.661920475410988310,	-0.661882995880176290,	-0.661845514694656800,	-0.661808031854523530,	
+-0.661770547359870060,	-0.661733061210789670,	-0.661695573407377280,	-0.661658083949725920,	-0.661620592837929400,	-0.661583100072081320,	-0.661545605652275600,	-0.661508109578605170,	
+-0.661470611851165070,	-0.661433112470048550,	-0.661395611435349080,	-0.661358108747160720,	-0.661320604405577050,	-0.661283098410691880,	-0.661245590762598920,	-0.661208081461391980,	
+-0.661170570507164210,	-0.661133057900010760,	-0.661095543640024540,	-0.661058027727299490,	-0.661020510161929420,	-0.660982990944008030,	-0.660945470073629140,	-0.660907947550885890,	
+-0.660870423375873540,	-0.660832897548685020,	-0.660795370069414360,	-0.660757840938155260,	-0.660720310155001430,	-0.660682777720047020,	-0.660645243633385500,	-0.660607707895110360,	
+-0.660570170505316520,	-0.660532631464097240,	-0.660495090771546330,	-0.660457548427757830,	-0.660420004432825450,	-0.660382458786842990,	-0.660344911489903710,	-0.660307362542102870,	
+-0.660269811943533510,	-0.660232259694289780,	-0.660194705794465260,	-0.660157150244154110,	-0.660119593043450030,	-0.660082034192446930,	-0.660044473691238090,	-0.660006911539918750,	
+-0.659969347738582180,	-0.659931782287322190,	-0.659894215186232700,	-0.659856646435407760,	-0.659819076034941170,	-0.659781503984926190,	-0.659743930285458080,	-0.659706354936630210,	
+-0.659668777938536510,	-0.659631199291270790,	-0.659593618994927080,	-0.659556037049599310,	-0.659518453455381510,	-0.659480868212367510,	-0.659443281320650660,	-0.659405692780326350,	
+-0.659368102591487810,	-0.659330510754228990,	-0.659292917268643810,	-0.659255322134826400,	-0.659217725352870040,	-0.659180126922870090,	-0.659142526844919700,	-0.659104925119113010,	
+-0.659067321745544050,	-0.659029716724306770,	-0.658992110055495180,	-0.658954501739203340,	-0.658916891775525260,	-0.658879280164554330,	-0.658841666906385790,	-0.658804052001113140,	
+-0.658766435448830290,	-0.658728817249631390,	-0.658691197403610370,	-0.658653575910861490,	-0.658615952771477890,	-0.658578327985555160,	-0.658540701553186560,	-0.658503073474466240,	
+-0.658465443749488230,	-0.658427812378346580,	-0.658390179361135420,	-0.658352544697948790,	-0.658314908388880180,	-0.658277270434024950,	-0.658239630833476470,	-0.658201989587329010,	
+-0.658164346695676580,	-0.658126702158613240,	-0.658089055976233130,	-0.658051408148629720,	-0.658013758675898510,	-0.657976107558132850,	-0.657938454795426900,	-0.657900800387874910,	
+-0.657863144335570800,	-0.657825486638608960,	-0.657787827297083290,	-0.657750166311087400,	-0.657712503680716880,	-0.657674839406064970,	-0.657637173487225950,	-0.657599505924294060,	
+-0.657561836717363460,	-0.657524165866528180,	-0.657486493371881810,	-0.657448819233519940,	-0.657411143451535950,	-0.657373466026024200,	-0.657335786957078730,	-0.657298106244793790,	
+-0.657260423889263530,	-0.657222739890582330,	-0.657185054248844210,	-0.657147366964142780,	-0.657109678036573610,	-0.657071987466230190,	-0.657034295253206890,	-0.656996601397597860,	
+-0.656958905899497240,	-0.656921208758998730,	-0.656883509976197820,	-0.656845809551188210,	-0.656808107484064040,	-0.656770403774919690,	-0.656732698423849180,	-0.656694991430947010,	
+-0.656657282796307420,	-0.656619572520024560,	-0.656581860602192040,	-0.656544147042905650,	-0.656506431842258760,	-0.656468715000345870,	-0.656430996517261220,	-0.656393276393099080,	
+-0.656355554627953030,	-0.656317831221918780,	-0.656280106175089920,	-0.656242379487560920,	-0.656204651159425830,	-0.656166921190779130,	-0.656129189581715180,	-0.656091456332328240,	
+-0.656053721442712680,	-0.656015984912962090,	-0.655978246743172290,	-0.655940506933436750,	-0.655902765483850070,	-0.655865022394506390,	-0.655827277665500200,	-0.655789531296925850,	
+-0.655751783288876950,	-0.655714033641449310,	-0.655676282354736520,	-0.655638529428833050,	-0.655600774863833280,	-0.655563018659831460,	-0.655525260816922200,	-0.655487501335199840,	
+-0.655449740214757990,	-0.655411977455692460,	-0.655374213058096950,	-0.655336447022065950,	-0.655298679347693810,	-0.655260910035075030,	-0.655223139084303850,	-0.655185366495474320,	
+-0.655147592268681910,	-0.655109816404020550,	-0.655072038901584720,	-0.655034259761468670,	-0.654996478983767120,	-0.654958696568574310,	-0.654920912515984720,	-0.654883126826092840,	
+-0.654845339498992480,	-0.654807550534779460,	-0.654769759933547580,	-0.654731967695391330,	-0.654694173820405180,	-0.654656378308683510,	-0.654618581160320230,	-0.654580782375411170,	
+-0.654542981954050250,	-0.654505179896331720,	-0.654467376202350400,	-0.654429570872200550,	-0.654391763905976750,	-0.654353955303773600,	-0.654316145065685580,	-0.654278333191806390,	
+-0.654240519682232180,	-0.654202704537056650,	-0.654164887756374270,	-0.654127069340279750,	-0.654089249288867580,	-0.654051427602231560,	-0.654013604280467620,	-0.653975779323669790,	
+-0.653937952731932450,	-0.653900124505350180,	-0.653862294644017570,	-0.653824463148029330,	-0.653786630017479830,	-0.653748795252463880,	-0.653710958853075170,	-0.653673120819409760,	
+-0.653635281151561550,	-0.653597439849625150,	-0.653559596913695140,	-0.653521752343866110,	-0.653483906140232770,	-0.653446058302888930,	-0.653408208831930630,	-0.653370357727451890,	
+-0.653332504989547090,	-0.653294650618311160,	-0.653256794613838570,	-0.653218936976224020,	-0.653181077705562110,	-0.653143216801946870,	-0.653105354265474110,	-0.653067490096238100,	
+-0.653029624294333310,	-0.652991756859854560,	-0.652953887792896310,	-0.652916017093553290,	-0.652878144761919630,	-0.652840270798091370,	-0.652802395202162320,	-0.652764517974227300,	
+-0.652726639114381000,	-0.652688758622718130,	-0.652650876499333290,	-0.652612992744321390,	-0.652575107357776910,	-0.652537220339794000,	-0.652499331690468700,	-0.652461441409895040,	
+-0.652423549498167830,	-0.652385655955381780,	-0.652347760781631480,	-0.652309863977011180,	-0.652271965541616930,	-0.652234065475542750,	-0.652196163778883340,	-0.652158260451733530,	
+-0.652120355494188120,	-0.652082448906341820,	-0.652044540688289320,	-0.652006630840125560,	-0.651968719361944560,	-0.651930806253842370,	-0.651892891515913230,	-0.651854975148251750,	
+-0.651817057150952950,	-0.651779137524111430,	-0.651741216267821440,	-0.651703293382179030,	-0.651665368867278440,	-0.651627442723214380,	-0.651589514950081770,	-0.651551585547975320,	
+-0.651513654516989950,	-0.651475721857220470,	-0.651437787568761580,	-0.651399851651707660,	-0.651361914106154740,	-0.651323974932197070,	-0.651286034129929360,	-0.651248091699446640,	
+-0.651210147640843730,	-0.651172201954215320,	-0.651134254639655910,	-0.651096305697261400,	-0.651058355127126180,	-0.651020402929345040,	-0.650982449104012930,	-0.650944493651224640,	
+-0.650906536571075220,	-0.650868577863659370,	-0.650830617529071450,	-0.650792655567407620,	-0.650754691978762120,	-0.650716726763230000,	-0.650678759920905960,	-0.650640791451885030,	
+-0.650602821356262240,	-0.650564849634131640,	-0.650526876285589580,	-0.650488901310730340,	-0.650450924709648830,	-0.650412946482439970,	-0.650374966629198800,	-0.650336985150020250,	
+-0.650299002044999240,	-0.650261017314230030,	-0.650223030957808870,	-0.650185042975830240,	-0.650147053368388850,	-0.650109062135579950,	-0.650071069277498470,	-0.650033074794239220,	
+-0.649995078685896570,	-0.649957080952566990,	-0.649919081594344640,	-0.649881080611324550,	-0.649843078003601860,	-0.649805073771271390,	-0.649767067914428290,	-0.649729060433167470,	
+-0.649691051327584090,	-0.649653040597772400,	-0.649615028243828660,	-0.649577014265847460,	-0.649538998663923730,	-0.649500981438152380,	-0.649462962588628680,	-0.649424942115446880,	
+-0.649386920018703460,	-0.649348896298492680,	-0.649310870954909580,	-0.649272843988049410,	-0.649234815398007200,	-0.649196785184877780,	-0.649158753348756500,	-0.649120719889738300,	
+-0.649082684807917640,	-0.649044648103390910,	-0.649006609776252570,	-0.648968569826597790,	-0.648930528254521470,	-0.648892485060118980,	-0.648854440243485150,	-0.648816393804714560,	
+-0.648778345743903690,	-0.648740296061146910,	-0.648702244756539370,	-0.648664191830176320,	-0.648626137282152790,	-0.648588081112563830,	-0.648550023321504690,	-0.648511963909069840,	
+-0.648473902875355780,	-0.648435840220456860,	-0.648397775944468460,	-0.648359710047485600,	-0.648321642529603450,	-0.648283573390917130,	-0.648245502631521250,	-0.648207430251512280,	
+-0.648169356250984710,	-0.648131280630033780,	-0.648093203388754760,	-0.648055124527242570,	-0.648017044045592570,	-0.647978961943900030,	-0.647940878222259430,	-0.647902792880767240,	
+-0.647864705919518170,	-0.647826617338607250,	-0.647788527138129840,	-0.647750435318180990,	-0.647712341878856180,	-0.647674246820249770,	-0.647636150142458460,	-0.647598051845576840,	
+-0.647559951929699950,	-0.647521850394923270,	-0.647483747241341940,	-0.647445642469051230,	-0.647407536078146490,	-0.647369428068722770,	-0.647331318440874880,	-0.647293207194699400,	
+-0.647255094330290830,	-0.647216979847744620,	-0.647178863747155940,	-0.647140746028620040,	-0.647102626692231620,	-0.647064505738087270,	-0.647026383166281800,	-0.646988258976910260,	
+-0.646950133170068110,	-0.646912005745850620,	-0.646873876704353030,	-0.646835746045670850,	-0.646797613769899300,	-0.646759479877133000,	-0.646721344367468640,	-0.646683207241001030,	
+-0.646645068497825330,	-0.646606928138037000,	-0.646568786161731300,	-0.646530642569003610,	-0.646492497359948740,	-0.646454350534663270,	-0.646416202093241910,	-0.646378052035780030,	
+-0.646339900362372990,	-0.646301747073116270,	-0.646263592168105140,	-0.646225435647435060,	-0.646187277511200640,	-0.646149117759498790,	-0.646110956392424110,	-0.646072793410072070,	
+-0.646034628812538040,	-0.645996462599917390,	-0.645958294772305600,	-0.645920125329797370,	-0.645881954272489620,	-0.645843781600476840,	-0.645805607313854720,	-0.645767431412718530,	
+-0.645729253897163740,	-0.645691074767285930,	-0.645652894023180270,	-0.645614711664941780,	-0.645576527692667160,	-0.645538342106451330,	-0.645500154906389570,	-0.645461966092577330,	
+-0.645423775665110330,	-0.645385583624083830,	-0.645347389969592620,	-0.645309194701733650,	-0.645270997820601710,	-0.645232799326292290,	-0.645194599218900880,	-0.645156397498523050,	
+-0.645118194165254070,	-0.645079989219189630,	-0.645041782660425330,	-0.645003574489055760,	-0.644965364705178070,	-0.644927153308886840,	-0.644888940300277770,	-0.644850725679446460,	
+-0.644812509446488160,	-0.644774291601498020,	-0.644736072144572740,	-0.644697851075807350,	-0.644659628395297330,	-0.644621404103138280,	-0.644583178199425680,	-0.644544950684255100,	
+-0.644506721557722150,	-0.644468490819922410,	-0.644430258470950810,	-0.644392024510904160,	-0.644353788939877490,	-0.644315551757966400,	-0.644277312965266360,	-0.644239072561873070,	
+-0.644200830547882020,	-0.644162586923388350,	-0.644124341688488760,	-0.644086094843278390,	-0.644047846387852730,	-0.644009596322307590,	-0.643971344646738330,	-0.643933091361240770,	
+-0.643894836465910390,	-0.643856579960842330,	-0.643818321846133520,	-0.643780062121878880,	-0.643741800788174000,	-0.643703537845114690,	-0.643665273292796550,	-0.643627007131315270,	
+-0.643588739360765660,	-0.643550469981244990,	-0.643512198992848060,	-0.643473926395670690,	-0.643435652189808470,	-0.643397376375357210,	-0.643359098952412390,	-0.643320819921069930,	
+-0.643282539281424650,	-0.643244257033573800,	-0.643205973177612190,	-0.643167687713635750,	-0.643129400641740070,	-0.643091111962020840,	-0.643052821674573780,	-0.643014529779494140,	
+-0.642976236276878720,	-0.642937941166822790,	-0.642899644449421940,	-0.642861346124772080,	-0.642823046192968820,	-0.642784744654107840,	-0.642746441508285080,	-0.642708136755596240,	
+-0.642669830396136450,	-0.642631522430002660,	-0.642593212857289990,	-0.642554901678094370,	-0.642516588892511510,	-0.642478274500637210,	-0.642439958502566520,	-0.642401640898396580,	
+-0.642363321688222520,	-0.642325000872140170,	-0.642286678450245450,	-0.642248354422633840,	-0.642210028789401480,	-0.642171701550643960,	-0.642133372706457210,	-0.642095042256936370,	
+-0.642056710202178580,	-0.642018376542279110,	-0.641980041277333550,	-0.641941704407437920,	-0.641903365932688150,	-0.641865025853179840,	-0.641826684169008340,	-0.641788340880270810,	
+-0.641749995987062390,	-0.641711649489479010,	-0.641673301387616470,	-0.641634951681570700,	-0.641596600371437620,	-0.641558247457312940,	-0.641519892939292010,	-0.641481536817472000,	
+-0.641443179091948150,	-0.641404819762816380,	-0.641366458830172630,	-0.641328096294112580,	-0.641289732154732390,	-0.641251366412127210,	-0.641212999066394170,	-0.641174630117628760,	
+-0.641136259565926680,	-0.641097887411384070,	-0.641059513654096640,	-0.641021138294160410,	-0.640982761331671420,	-0.640944382766724830,	-0.640906002599417880,	-0.640867620829846050,	
+-0.640829237458105050,	-0.640790852484291020,	-0.640752465908499880,	-0.640714077730827560,	-0.640675687951369310,	-0.640637296570222610,	-0.640598903587482620,	-0.640560509003245350,	
+-0.640522112817606850,	-0.640483715030663040,	-0.640445315642509950,	-0.640406914653243510,	-0.640368512062959860,	-0.640330107871754260,	-0.640291702079724080,	-0.640253294686964570,	
+-0.640214885693571880,	-0.640176475099641930,	-0.640138062905270870,	-0.640099649110553950,	-0.640061233715588540,	-0.640022816720470010,	-0.639984398125294510,	-0.639945977930157950,	
+-0.639907556135156600,	-0.639869132740386260,	-0.639830707745943080,	-0.639792281151923100,	-0.639753852958421800,	-0.639715423165536530,	-0.639676991773362680,	-0.639638558781996380,	
+-0.639600124191533670,	-0.639561688002070580,	-0.639523250213703380,	-0.639484810826527310,	-0.639446369840639960,	-0.639407927256136600,	-0.639369483073113480,	-0.639331037291666630,	
+-0.639292589911892200,	-0.639254140933886330,	-0.639215690357745060,	-0.639177238183563870,	-0.639138784411440340,	-0.639100329041469740,	-0.639061872073748430,	-0.639023413508372330,	
+-0.638984953345437810,	-0.638946491585040800,	-0.638908028227276990,	-0.638869563272243650,	-0.638831096720036570,	-0.638792628570751590,	-0.638754158824485160,	-0.638715687481333230,	
+-0.638677214541392150,	-0.638638740004758070,	-0.638600263871526350,	-0.638561786141794710,	-0.638523306815658610,	-0.638484825893214200,	-0.638446343374557860,	-0.638407859259785490,	
+-0.638369373548993590,	-0.638330886242277520,	-0.638292397339734970,	-0.638253906841461330,	-0.638215414747552940,	-0.638176921058106080,	-0.638138425773216890,	-0.638099928892981620,	
+-0.638061430417496630,	-0.638022930346857970,	-0.637984428681161340,	-0.637945925420504210,	-0.637907420564982400,	-0.637868914114691930,	-0.637830406069729290,	-0.637791896430190520,	
+-0.637753385196171420,	-0.637714872367769470,	-0.637676357945080370,	-0.637637841928200390,	-0.637599324317225770,	-0.637560805112252880,	-0.637522284313377980,	-0.637483761920697330,	
+-0.637445237934307300,	-0.637406712354303570,	-0.637368185180783640,	-0.637329656413843200,	-0.637291126053578740,	-0.637252594100086390,	-0.637214060553462640,	-0.637175525413803620,	
+-0.637136988681205160,	-0.637098450355764960,	-0.637059910437578590,	-0.637021368926742440,	-0.636982825823352860,	-0.636944281127506230,	-0.636905734839298910,	-0.636867186958827160,	
+-0.636828637486186900,	-0.636790086421475610,	-0.636751533764789210,	-0.636712979516223960,	-0.636674423675876230,	-0.636635866243842390,	-0.636597307220218900,	-0.636558746605101480,	
+-0.636520184398587930,	-0.636481620600773850,	-0.636443055211755810,	-0.636404488231630090,	-0.636365919660493050,	-0.636327349498441390,	-0.636288777745571240,	-0.636250204401978440,	
+-0.636211629467760890,	-0.636173052943014180,	-0.636134474827834920,	-0.636095895122319450,	-0.636057313826564160,	-0.636018730940665740,	-0.635980146464719680,	-0.635941560398823990,	
+-0.635902972743074390,	-0.635864383497567350,	-0.635825792662399360,	-0.635787200237666880,	-0.635748606223466520,	-0.635710010619894520,	-0.635671413427047470,	-0.635632814645021300,	
+-0.635594214273913720,	-0.635555612313820630,	-0.635517008764838410,	-0.635478403627063760,	-0.635439796900593050,	-0.635401188585522190,	-0.635362578681949120,	-0.635323967189969530,	
+-0.635285354109680010,	-0.635246739441177160,	-0.635208123184557440,	-0.635169505339917340,	-0.635130885907353560,	-0.635092264886962580,	-0.635053642278840200,	-0.635015018083084360,	
+-0.634976392299791080,	-0.634937764929056740,	-0.634899135970978020,	-0.634860505425651530,	-0.634821873293172970,	-0.634783239573640470,	-0.634744604267149850,	-0.634705967373797700,	
+-0.634667328893680720,	-0.634628688826895380,	-0.634590047173538290,	-0.634551403933706020,	-0.634512759107495380,	-0.634474112695002090,	-0.634435464696324170,	-0.634396815111557650,	
+-0.634358163940799020,	-0.634319511184145090,	-0.634280856841692330,	-0.634242200913537340,	-0.634203543399776250,	-0.634164884300506990,	-0.634126223615825490,	-0.634087561345828440,	
+-0.634048897490612550,	-0.634010232050274290,	-0.633971565024910590,	-0.633932896414617920,	-0.633894226219492320,	-0.633855554439631820,	-0.633816881075132450,	-0.633778206126090820,	
+-0.633739529592603820,	-0.633700851474767850,	-0.633662171772679810,	-0.633623490486435630,	-0.633584807616133450,	-0.633546123161869310,	-0.633507437123739690,	-0.633468749501841620,	
+-0.633430060296271690,	-0.633391369507126490,	-0.633352677134502940,	-0.633313983178497630,	-0.633275287639206820,	-0.633236590516728310,	-0.633197891811158490,	-0.633159191522593810,	
+-0.633120489651131210,	-0.633081786196867390,	-0.633043081159898380,	-0.633004374540322320,	-0.632965666338235370,	-0.632926956553734320,	-0.632888245186915780,	-0.632849532237876660,	
+-0.632810817706713770,	-0.632772101593523820,	-0.632733383898403500,	-0.632694664621449190,	-0.632655943762758800,	-0.632617221322428590,	-0.632578497300555260,	-0.632539771697235740,	
+-0.632501044512566830,	-0.632462315746644580,	-0.632423585399567220,	-0.632384853471430920,	-0.632346119962332480,	-0.632307384872368820,	-0.632268648201636530,	-0.632229909950232760,	
+-0.632191170118254100,	-0.632152428705797580,	-0.632113685712959340,	-0.632074941139837530,	-0.632036194986528410,	-0.631997447253128670,	-0.631958697939735470,	-0.631919947046445500,	
+-0.631881194573355560,	-0.631842440520562040,	-0.631803684888163080,	-0.631764927676254920,	-0.631726168884934380,	-0.631687408514298500,	-0.631648646564444080,	-0.631609883035467940,	
+-0.631571117927467230,	-0.631532351240537970,	-0.631493582974778530,	-0.631454813130285180,	-0.631416041707154710,	-0.631377268705484270,	-0.631338494125370580,	-0.631299717966910650,	
+-0.631260940230200740,	-0.631222160915339110,	-0.631183380022422140,	-0.631144597551546730,	-0.631105813502809810,	-0.631067027876308310,	-0.631028240672139250,	-0.630989451890399680,	
+-0.630950661531186400,	-0.630911869594595780,	-0.630873076080726180,	-0.630834280989673980,	-0.630795484321535980,	-0.630756686076409330,	-0.630717886254390960,	-0.630679084855577110,	
+-0.630640281880066270,	-0.630601477327954680,	-0.630562671199339510,	-0.630523863494317660,	-0.630485054212986060,	-0.630446243355441860,	-0.630407430921782090,	-0.630368616912103660,	
+-0.630329801326503070,	-0.630290984165078670,	-0.630252165427926720,	-0.630213345115144490,	-0.630174523226828760,	-0.630135699763076820,	-0.630096874723984900,	-0.630058048109651490,	
+-0.630019219920172960,	-0.629980390155646440,	-0.629941558816168870,	-0.629902725901837380,	-0.629863891412749120,	-0.629825055349001130,	-0.629786217710690540,	-0.629747378497913730,	
+-0.629708537710769070,	-0.629669695349353130,	-0.629630851413762960,	-0.629592005904095590,	-0.629553158820448270,	-0.629514310162918030,	-0.629475459931601260,	-0.629436608126596630,	
+-0.629397754748000420,	-0.629358899795909870,	-0.629320043270422010,	-0.629281185171634120,	-0.629242325499643210,	-0.629203464254546540,	-0.629164601436440480,	-0.629125737045423630,	
+-0.629086871081592450,	-0.629048003545044090,	-0.629009134435875690,	-0.628970263754184410,	-0.628931391500067490,	-0.628892517673621420,	-0.628853642274944780,	-0.628814765304134050,	
+-0.628775886761286370,	-0.628737006646499010,	-0.628698124959869100,	-0.628659241701493790,	-0.628620356871470550,	-0.628581470469896320,	-0.628542582496867670,	-0.628503692952483320,	
+-0.628464801836839730,	-0.628425909150034160,	-0.628387014892163860,	-0.628348119063325880,	-0.628309221663617020,	-0.628270322693135760,	-0.628231422151978690,	-0.628192520040243170,	
+-0.628153616358026250,	-0.628114711105425270,	-0.628075804282537510,	-0.628036895889460320,	-0.627997985926290860,	-0.627959074393125700,	-0.627920161290063560,	-0.627881246617201020,	
+-0.627842330374635330,	-0.627803412562463970,	-0.627764493180783870,	-0.627725572229691940,	-0.627686649709286780,	-0.627647725619664980,	-0.627608799960923890,	-0.627569872733160780,	
+-0.627530943936473020,	-0.627492013570957850,	-0.627453081636712760,	-0.627414148133834780,	-0.627375213062420830,	-0.627336276422569620,	-0.627297338214377610,	-0.627258398437942290,	
+-0.627219457093361020,	-0.627180514180731060,	-0.627141569700149780,	-0.627102623651713880,	-0.627063676035522160,	-0.627024726851671320,	-0.626985776100258520,	-0.626946823781381330,	
+-0.626907869895137140,	-0.626868914441623290,	-0.626829957420937060,	-0.626790998833175240,	-0.626752038678436650,	-0.626713076956817990,	-0.626674113668416630,	-0.626635148813330050,	
+-0.626596182391655490,	-0.626557214403490550,	-0.626518244848931820,	-0.626479273728078100,	-0.626440301041026330,	-0.626401326787873750,	-0.626362350968717950,	-0.626323373583656200,	
+-0.626284394632785960,	-0.626245414116204820,	-0.626206432034009390,	-0.626167448386298560,	-0.626128463173169170,	-0.626089476394718570,	-0.626050488051044350,	-0.626011498142243770,	
+-0.625972506668414640,	-0.625933513629653440,	-0.625894519026059190,	-0.625855522857728610,	-0.625816525124759160,	-0.625777525827248440,	-0.625738524965294030,	-0.625699522538993190,	
+-0.625660518548443510,	-0.625621512993742580,	-0.625582505874987200,	-0.625543497192276200,	-0.625504486945706590,	-0.625465475135375650,	-0.625426461761380950,	-0.625387446823820190,	
+-0.625348430322790190,	-0.625309412258389650,	-0.625270392630715710,	-0.625231371439865740,	-0.625192348685937320,	-0.625153324369028040,	-0.625114298489235500,	-0.625075271046657170,	
+-0.625036242041390630,	-0.624997211473532820,	-0.624958179343182650,	-0.624919145650437050,	-0.624880110395393600,	-0.624841073578149890,	-0.624802035198803510,	-0.624762995257452050,	
+-0.624723953754192320,	-0.624684910689123460,	-0.624645866062342290,	-0.624606819873946510,	-0.624567772124033580,	-0.624528722812701330,	-0.624489671940047230,	-0.624450619506168980,	
+-0.624411565511163390,	-0.624372509955129720,	-0.624333452838164660,	-0.624294394160366030,	-0.624255333921831410,	-0.624216272122658400,	-0.624177208762944800,	-0.624138143842787430,	
+-0.624099077362285430,	-0.624060009321535710,	-0.624020939720635990,	-0.623981868559683850,	-0.623942795838777100,	-0.623903721558013320,	-0.623864645717490340,	-0.623825568317304960,	
+-0.623786489357556320,	-0.623747408838341570,	-0.623708326759758180,	-0.623669243121904080,	-0.623630157924876750,	-0.623591071168774100,	-0.623551982853693070,	-0.623512892979732780,	
+-0.623473801546990280,	-0.623434708555563270,	-0.623395614005549440,	-0.623356517897046600,	-0.623317420230152570,	-0.623278321004964830,	-0.623239220221581400,	-0.623200117880099100,	
+-0.623161013980617300,	-0.623121908523233010,	-0.623082801508043850,	-0.623043692935147720,	-0.623004582804642330,	-0.622965471116624810,	-0.622926357871194320,	-0.622887243068448000,	
+-0.622848126708483440,	-0.622809008791398670,	-0.622769889317291270,	-0.622730768286259280,	-0.622691645698400300,	-0.622652521553812230,	-0.622613395852592120,	-0.622574268594839220,	
+-0.622535139780650670,	-0.622496009410124280,	-0.622456877483357870,	-0.622417744000449250,	-0.622378608961496220,	-0.622339472366596040,	-0.622300334215847850,	-0.622261194509348800,	
+-0.622222053247196820,	-0.622182910429489700,	-0.622143766056325260,	-0.622104620127801430,	-0.622065472644016020,	-0.622026323605066270,	-0.621987173011051440,	-0.621948020862068570,	
+-0.621908867158215810,	-0.621869711899590730,	-0.621830555086291480,	-0.621791396718415770,	-0.621752236796060840,	-0.621713075319326070,	-0.621673912288308710,	-0.621634747703106450,	
+-0.621595581563817330,	-0.621556413870539280,	-0.621517244623370100,	-0.621478073822407940,	-0.621438901467749830,	-0.621399727559495240,	-0.621360552097741210,	-0.621321375082585890,	
+-0.621282196514127080,	-0.621243016392462820,	-0.621203834717691030,	-0.621164651489908960,	-0.621125466709215980,	-0.621086280375709230,	-0.621047092489486860,	-0.621007903050646680,	
+-0.620968712059286830,	-0.620929519515505120,	-0.620890325419399700,	-0.620851129771068490,	-0.620811932570608630,	-0.620772733818119700,	-0.620733533513698980,	-0.620694331657444360,	
+-0.620655128249453900,	-0.620615923289825620,	-0.620576716778656890,	-0.620537508716047070,	-0.620498299102093420,	-0.620459087936894080,	-0.620419875220546980,	-0.620380660953150250,	
+-0.620341445134801830,	-0.620302227765599850,	-0.620263008845642230,	-0.620223788375026340,	-0.620184566353851770,	-0.620145342782215780,	-0.620106117660216390,	-0.620066890987951760,	
+-0.620027662765519790,	-0.619988432993018760,	-0.619949201670545900,	-0.619909968798200820,	-0.619870734376080760,	-0.619831498404283860,	-0.619792260882908290,	-0.619753021812051940,	
+-0.619713781191813080,	-0.619674539022289860,	-0.619635295303579530,	-0.619596050035781550,	-0.619556803218993650,	-0.619517554853313610,	-0.619478304938839710,	-0.619439053475670080,	
+-0.619399800463902750,	-0.619360545903635210,	-0.619321289794967030,	-0.619282032137995710,	-0.619242772932819260,	-0.619203512179535840,	-0.619164249878243700,	-0.619124986029040870,	
+-0.619085720632025600,	-0.619046453687295270,	-0.619007185194949570,	-0.618967915155085980,	-0.618928643567802530,	-0.618889370433197470,	-0.618850095751368960,	-0.618810819522415230,	
+-0.618771541746433780,	-0.618732262423524080,	-0.618692981553783830,	-0.618653699137311160,	-0.618614415174204120,	-0.618575129664561070,	-0.618535842608480270,	-0.618496554006059850,	
+-0.618457263857397970,	-0.618417972162592310,	-0.618378678921742360,	-0.618339384134945710,	-0.618300087802300610,	-0.618260789923905320,	-0.618221490499858080,	-0.618182189530256390,	
+-0.618142887015199930,	-0.618103582954786180,	-0.618064277349113620,	-0.618024970198280290,	-0.617985661502384430,	-0.617946351261524530,	-0.617907039475798730,	-0.617867726145305380,	
+-0.617828411270141990,	-0.617789094850408230,	-0.617749776886201700,	-0.617710457377620760,	-0.617671136324763780,	-0.617631813727728800,	-0.617592489586614390,	-0.617553163901518040,	
+-0.617513836672539450,	-0.617474507899776310,	-0.617435177583326890,	-0.617395845723289540,	-0.617356512319762520,	-0.617317177372844190,	-0.617277840882633040,	-0.617238502849226540,	
+-0.617199163272724500,	-0.617159822153224510,	-0.617120479490824940,	-0.617081135285624250,	-0.617041789537720600,	-0.617002442247212570,	-0.616963093414197750,	-0.616923743038775840,	
+-0.616884391121044650,	-0.616845037661102440,	-0.616805682659047560,	-0.616766326114978610,	-0.616726968028993740,	-0.616687608401191520,	-0.616648247231669560,	-0.616608884520527640,	
+-0.616569520267863490,	-0.616530154473775680,	-0.616490787138362360,	-0.616451418261722120,	-0.616412047843953310,	-0.616372675885153650,	-0.616333302385423050,	-0.616293927344859220,	
+-0.616254550763560500,	-0.616215172641625510,	-0.616175792979152480,	-0.616136411776240010,	-0.616097029032986470,	-0.616057644749490430,	-0.616018258925849490,	-0.615978871562163690,	
+-0.615939482658530710,	-0.615900092215049040,	-0.615860700231817050,	-0.615821306708933310,	-0.615781911646495650,	-0.615742515044603980,	-0.615703116903355880,	-0.615663717222850070,	
+-0.615624316003185010,	-0.615584913244459080,	-0.615545508946770850,	-0.615506103110218920,	-0.615466695734901760,	-0.615427286820917070,	-0.615387876368364890,	-0.615348464377343030,	
+-0.615309050847949960,	-0.615269635780284370,	-0.615230219174444650,	-0.615190801030529370,	-0.615151381348636340,	-0.615111960128865600,	-0.615072537371314950,	-0.615033113076082990,	
+-0.614993687243268190,	-0.614954259872969260,	-0.614914830965284540,	-0.614875400520312860,	-0.614835968538151920,	-0.614796535018901860,	-0.614757099962660370,	-0.614717663369526160,	
+-0.614678225239597700,	-0.614638785572973800,	-0.614599344369752940,	-0.614559901630032930,	-0.614520457353913920,	-0.614481011541493700,	-0.614441564192871100,	-0.614402115308144480,	
+-0.614362664887412540,	-0.614323212930773970,	-0.614283759438327470,	-0.614244304410170750,	-0.614204847846404060,	-0.614165389747125090,	-0.614125930112432770,	-0.614086468942425690,	
+-0.614047006237202320,	-0.614007541996861470,	-0.613968076221501070,	-0.613928608911221140,	-0.613889140066119720,	-0.613849669686295510,	-0.613810197771847090,	-0.613770724322873160,	
+-0.613731249339472430,	-0.613691772821743480,	-0.613652294769785220,	-0.613612815183695480,	-0.613573334063574390,	-0.613533851409519990,	-0.613494367221630980,	-0.613454881500006040,	
+-0.613415394244743890,	-0.613375905455942560,	-0.613336415133702070,	-0.613296923278120690,	-0.613257429889296880,	-0.613217934967329570,	-0.613178438512317460,	-0.613138940524359130,	
+-0.613099441003553510,	-0.613059939949999410,	-0.613020437363794630,	-0.612980933245039440,	-0.612941427593831970,	-0.612901920410270920,	-0.612862411694455100,	-0.612822901446483210,	
+-0.612783389666454070,	-0.612743876354465700,	-0.612704361510618360,	-0.612664845135010180,	-0.612625327227739880,	-0.612585807788906260,	-0.612546286818608120,	-0.612506764316944170,	
+-0.612467240284013450,	-0.612427714719913860,	-0.612388187624745670,	-0.612348658998607020,	-0.612309128841596720,	-0.612269597153813680,	-0.612230063935356620,	-0.612190529186324330,	
+-0.612150992906814960,	-0.612111455096928990,	-0.612071915756764230,	-0.612032374886419820,	-0.611992832485994340,	-0.611953288555586840,	-0.611913743095296110,	-0.611874196105220980,	
+-0.611834647585459690,	-0.611795097536112500,	-0.611755545957277660,	-0.611715992849053760,	-0.611676438211540050,	-0.611636882044835130,	-0.611597324349038020,	-0.611557765124246980,	
+-0.611518204370562150,	-0.611478642088081780,	-0.611439078276904910,	-0.611399512937130240,	-0.611359946068856910,	-0.611320377672183610,	-0.611280807747209390,	-0.611241236294033150,	
+-0.611201663312753160,	-0.611162088803469670,	-0.611122512766280930,	-0.611082935201285980,	-0.611043356108583740,	-0.611003775488273000,	-0.610964193340452160,	-0.610924609665221550,	
+-0.610885024462679340,	-0.610845437732924660,	-0.610805849476056320,	-0.610766259692173350,	-0.610726668381374790,	-0.610687075543759560,	-0.610647481179426690,	-0.610607885288474320,	
+-0.610568287871002920,	-0.610528688927110870,	-0.610489088456897090,	-0.610449486460460490,	-0.610409882937900330,	-0.610370277889314640,	-0.610330671314804010,	-0.610291063214466690,	
+-0.610251453588401720,	-0.610211842436708120,	-0.610172229759484930,	-0.610132615556831180,	-0.610092999828845790,	-0.610053382575628020,	-0.610013763797276010,	-0.609974143493890340,	
+-0.609934521665569270,	-0.609894898312411950,	-0.609855273434517400,	-0.609815647031984540,	-0.609776019104912640,	-0.609736389653400050,	-0.609696758677547130,	-0.609657126177452270,	
+-0.609617492153214700,	-0.609577856604933350,	-0.609538219532707370,	-0.609498580936635780,	-0.609458940816817840,	-0.609419299173351690,	-0.609379656006338140,	-0.609340011315875340,	
+-0.609300365102062650,	-0.609260717364998980,	-0.609221068104783490,	-0.609181417321515320,	-0.609141765015292940,	-0.609102111186216820,	-0.609062455834385450,	-0.609022798959897970,	
+-0.608983140562853410,	-0.608943480643351130,	-0.608903819201490060,	-0.608864156237369450,	-0.608824491751088440,	-0.608784825742745510,	-0.608745158212441240,	-0.608705489160274000,	
+-0.608665818586343050,	-0.608626146490747640,	-0.608586472873586800,	-0.608546797734959120,	-0.608507121074965070,	-0.608467442893703250,	-0.608427763191272900,	-0.608388081967773050,	
+-0.608348399223303080,	-0.608308714957962020,	-0.608269029171849220,	-0.608229341865063830,	-0.608189653037704450,	-0.608149962689871540,	-0.608110270821663800,	-0.608070577433180270,	
+-0.608030882524520420,	-0.607991186095783290,	-0.607951488147067560,	-0.607911788678473730,	-0.607872087690100480,	-0.607832385182047070,	-0.607792681154412650,	-0.607752975607296460,	
+-0.607713268540797880,	-0.607673559955016150,	-0.607633849850050530,	-0.607594138225999500,	-0.607554425082963870,	-0.607514710421042210,	-0.607474994240333800,	-0.607435276540937870,	
+-0.607395557322953690,	-0.607355836586480620,	-0.607316114331617360,	-0.607276390558464390,	-0.607236665267120610,	-0.607196938457685080,	-0.607157210130257140,	-0.607117480284936170,	
+-0.607077748921821650,	-0.607038016041012600,	-0.606998281642607940,	-0.606958545726708150,	-0.606918808293412050,	-0.606879069342818990,	-0.606839328875028230,	-0.606799586890139130,	
+-0.606759843388251060,	-0.606720098369462610,	-0.606680351833874700,	-0.606640603781585910,	-0.606600854212695610,	-0.606561103127303160,	-0.606521350525507930,	-0.606481596407409280,	
+-0.606441840773106810,	-0.606402083622699540,	-0.606362324956286500,	-0.606322564773968290,	-0.606282803075843700,	-0.606243039862012110,	-0.606203275132572880,	-0.606163508887625490,	
+-0.606123741127268520,	-0.606083971851603010,	-0.606044201060727540,	-0.606004428754741590,	-0.605964654933744630,	-0.605924879597835920,	-0.605885102747115050,	-0.605845324381681480,	
+-0.605805544501634490,	-0.605765763107072970,	-0.605725980198097760,	-0.605686195774807650,	-0.605646409837302000,	-0.605606622385680300,	-0.605566833420042140,	-0.605527042940486090,	
+-0.605487250947113200,	-0.605447457440022150,	-0.605407662419312540,	-0.605367865885083620,	-0.605328067837435090,	-0.605288268276466420,	-0.605248467202277100,	-0.605208664614966580,	
+-0.605168860514633700,	-0.605129054901379470,	-0.605089247775302490,	-0.605049439136502440,	-0.605009628985078710,	-0.604969817321130980,	-0.604930004144758730,	-0.604890189456060660,	
+-0.604850373255137910,	-0.604810555542089180,	-0.604770736317014060,	-0.604730915580012130,	-0.604691093331182870,	-0.604651269570625980,	-0.604611444298440830,	-0.604571617514726430,	
+-0.604531789219583620,	-0.604491959413111400,	-0.604452128095409160,	-0.604412295266576690,	-0.604372460926713480,	-0.604332625075919120,	-0.604292787714292510,	-0.604252948841934590,	
+-0.604213108458944380,	-0.604173266565421360,	-0.604133423161465120,	-0.604093578247175360,	-0.604053731822651650,	-0.604013883887993600,	-0.603974034443300110,	-0.603934183488672340,	
+-0.603894331024208970,	-0.603854477050009940,	-0.603814621566174600,	-0.603774764572802770,	-0.603734906069993920,	-0.603695046057847180,	-0.603655184536463500,	-0.603615321505941880,	
+-0.603575456966382040,	-0.603535590917883450,	-0.603495723360545910,	-0.603455854294469020,	-0.603415983719752580,	-0.603376111636496180,	-0.603336238044798740,	-0.603296362944761410,	
+-0.603256486336483210,	-0.603216608220063730,	-0.603176728595602780,	-0.603136847463200070,	-0.603096964822954380,	-0.603057080674967110,	-0.603017195019337040,	-0.602977307856164100,	
+-0.602937419185547770,	-0.602897529007587970,	-0.602857637322384400,	-0.602817744130036640,	-0.602777849430644610,	-0.602737953224307120,	-0.602698055511125540,	-0.602658156291198790,	
+-0.602618255564626670,	-0.602578353331508890,	-0.602538449591945250,	-0.602498544346035560,	-0.602458637593878630,	-0.602418729335575940,	-0.602378819571226410,	-0.602338908300929840,	
+-0.602298995524785940,	-0.602259081242894620,	-0.602219165455355480,	-0.602179248162268530,	-0.602139329363732710,	-0.602099409059849380,	-0.602059487250717450,	-0.602019563936436740,	
+-0.601979639117107170,	-0.601939712792828540,	-0.601899784963700560,	-0.601859855629822470,	-0.601819924791295420,	-0.601779992448218560,	-0.601740058600691800,	-0.601700123248814720,	
+-0.601660186392687480,	-0.601620248032409770,	-0.601580308168081280,	-0.601540366799801500,	-0.601500423927671450,	-0.601460479551790270,	-0.601420533672258010,	-0.601380586289174350,	
+-0.601340637402639210,	-0.601300687012752520,	-0.601260735119613310,	-0.601220781723323050,	-0.601180826823980890,	-0.601140870421686620,	-0.601100912516540080,	-0.601060953108641380,	
+-0.601020992198090240,	-0.600981029784986690,	-0.600941065869430410,	-0.600901100451520900,	-0.600861133531359280,	-0.600821165109044930,	-0.600781195184677540,	-0.600741223758357150,	
+-0.600701250830183770,	-0.600661276400256570,	-0.600621300468676900,	-0.600581323035543900,	-0.600541344100957610,	-0.600501363665018050,	-0.600461381727825040,	-0.600421398289478490,	
+-0.600381413350078550,	-0.600341426909725030,	-0.600301438968517180,	-0.600261449526556580,	-0.600221458583942270,	-0.600181466140774280,	-0.600141472197152640,	-0.600101476753177380,	
+-0.600061479808948420,	-0.600021481364565010,	-0.599981481420128640,	-0.599941479975738550,	-0.599901477031494770,	-0.599861472587497220,	-0.599821466643846060,	-0.599781459200641190,	
+-0.599741450257982760,	-0.599701439815969910,	-0.599661427874704220,	-0.599621414434284960,	-0.599581399494812150,	-0.599541383056385820,	-0.599501365119106120,	-0.599461345683072970,	
+-0.599421324748385720,	-0.599381302315145860,	-0.599341278383452750,	-0.599301252953406420,	-0.599261226025107010,	-0.599221197598654440,	-0.599181167674148970,	-0.599141136251690520,	
+-0.599101103331378560,	-0.599061068913314560,	-0.599021032997597900,	-0.598980995584328600,	-0.598940956673606920,	-0.598900916265532770,	-0.598860874360206300,	-0.598820830957726980,	
+-0.598780786058196290,	-0.598740739661713590,	-0.598700691768379150,	-0.598660642378292860,	-0.598620591491555000,	-0.598580539108265700,	-0.598540485228524990,	-0.598500429852433120,	
+-0.598460372980089470,	-0.598420314611595620,	-0.598380254747050920,	-0.598340193386555530,	-0.598300130530209810,	-0.598260066178113670,	-0.598220000330366600,	-0.598179932987070400,	
+-0.598139864148324210,	-0.598099793814228510,	-0.598059721984883220,	-0.598019648660388590,	-0.597979573840844880,	-0.597939497526352340,	-0.597899419717010880,	-0.597859340412920330,	
+-0.597819259614182030,	-0.597779177320895580,	-0.597739093533161240,	-0.597699008251079130,	-0.597658921474749530,	-0.597618833204272670,	-0.597578743439747930,	-0.597538652181277110,	
+-0.597498559428959570,	-0.597458465182895690,	-0.597418369443185600,	-0.597378272209929670,	-0.597338173483228040,	-0.597298073263180960,	-0.597257971549887910,	-0.597217868343450700,	
+-0.597177763643968910,	-0.597137657451542570,	-0.597097549766272160,	-0.597057440588257830,	-0.597017329917600040,	-0.596977217754398050,	-0.596937104098753780,	-0.596896988950766700,	
+-0.596856872310537300,	-0.596816754178165600,	-0.596776634553751960,	-0.596736513437396860,	-0.596696390829200450,	-0.596656266729262310,	-0.596616141137684240,	-0.596576014054565840,	
+-0.596535885480007360,	-0.596495755414109150,	-0.596455623856971600,	-0.596415490808694940,	-0.596375356269378880,	-0.596335220239125220,	-0.596295082718033440,	-0.596254943706203910,	
+-0.596214803203736990,	-0.596174661210733150,	-0.596134517727292650,	-0.596094372753515840,	-0.596054226289503110,	-0.596014078335354030,	-0.595973928891170620,	-0.595933777957052270,	
+-0.595893625533099440,	-0.595853471619412600,	-0.595813316216092130,	-0.595773159323237600,	-0.595733000940950940,	-0.595692841069331740,	-0.595652679708480460,	-0.595612516858497370,	
+-0.595572352519483150,	-0.595532186691537960,	-0.595492019374762260,	-0.595451850569256650,	-0.595411680275120590,	-0.595371508492456010,	-0.595331335221362720,	-0.595291160461941190,	
+-0.595250984214291570,	-0.595210806478514650,	-0.595170627254710590,	-0.595130446542979310,	-0.595090264343422600,	-0.595050080656140290,	-0.595009895481232730,	-0.594969708818800510,	
+-0.594929520668943890,	-0.594889331031763560,	-0.594849139907359880,	-0.594808947295832670,	-0.594768753197283730,	-0.594728557611812870,	-0.594688360539520790,	-0.594648161980507630,	
+-0.594607961934874200,	-0.594567760402720750,	-0.594527557384147310,	-0.594487352879255580,	-0.594447146888145480,	-0.594406939410917600,	-0.594366730447672300,	-0.594326519998510160,	
+-0.594286308063531780,	-0.594246094642837620,	-0.594205879736527500,	-0.594165663344703330,	-0.594125445467465150,	-0.594085226104913210,	-0.594045005257148320,	-0.594004782924270840,	
+-0.593964559106381350,	-0.593924333803579900,	-0.593884107015968170,	-0.593843878743646300,	-0.593803648986714670,	-0.593763417745273970,	-0.593723185019424670,	-0.593682950809267470,	
+-0.593642715114902850,	-0.593602477936431390,	-0.593562239273953020,	-0.593521999127569870,	-0.593481757497381630,	-0.593441514383489130,	-0.593401269785992720,	-0.593361023704993110,	
+-0.593320776140590310,	-0.593280527092886260,	-0.593240276561980970,	-0.593200024547974820,	-0.593159771050968730,	-0.593119516071063170,	-0.593079259608358830,	-0.593039001662956420,	
+-0.592998742234956410,	-0.592958481324458830,	-0.592918218931565820,	-0.592877955056377190,	-0.592837689698993750,	-0.592797422859515980,	-0.592757154538044780,	-0.592716884734680650,	
+-0.592676613449523490,	-0.592636340682675680,	-0.592596066434236900,	-0.592555790704307970,	-0.592515513492989590,	-0.592475234800382440,	-0.592434954626587130,	-0.592394672971704560,	
+-0.592354389835834440,	-0.592314105219079230,	-0.592273819121538650,	-0.592233531543313490,	-0.592193242484504560,	-0.592152951945212560,	-0.592112659925538080,	-0.592072366425581360,	
+-0.592032071445444340,	-0.591991774985227150,	-0.591951477045030590,	-0.591911177624955260,	-0.591870876725101970,	-0.591830574345571630,	-0.591790270486464710,	-0.591749965147881470,	
+-0.591709658329923950,	-0.591669350032692390,	-0.591629040256287380,	-0.591588729000809830,	-0.591548416266360460,	-0.591508102053040050,	-0.591467786360948540,	-0.591427469190188400,	
+-0.591387150540859660,	-0.591346830413062910,	-0.591306508806899170,	-0.591266185722469030,	-0.591225861159873520,	-0.591185535119213350,	-0.591145207600589420,	-0.591104878604101660,	
+-0.591064548129852430,	-0.591024216177941760,	-0.590983882748470690,	-0.590943547841539800,	-0.590903211457250110,	-0.590862873595701670,	-0.590822534256996710,	-0.590782193441235500,	
+-0.590741851148518740,	-0.590701507378947330,	-0.590661162132622210,	-0.590620815409644170,	-0.590580467210114150,	-0.590540117534132820,	-0.590499766381800570,	-0.590459413753219640,	
+-0.590419059648490170,	-0.590378704067712980,	-0.590338347010989080,	-0.590297988478419410,	-0.590257628470104660,	-0.590217266986145070,	-0.590176904026643130,	-0.590136539591698870,	
+-0.590096173681413320,	-0.590055806295887280,	-0.590015437435221780,	-0.589975067099517640,	-0.589934695288875880,	-0.589894322003396530,	-0.589853947243182300,	-0.589813571008332980,	
+-0.589773193298949950,	-0.589732814115133790,	-0.589692433456985630,	-0.589652051324606410,	-0.589611667718096370,	-0.589571282637557760,	-0.589530896083091060,	-0.589490508054797080,	
+-0.589450118552776850,	-0.589409727577131280,	-0.589369335127961410,	-0.589328941205368270,	-0.589288545809452000,	-0.589248148940315080,	-0.589207750598057740,	-0.589167350782781150,	
+-0.589126949494586110,	-0.589086546733573630,	-0.589046142499844880,	-0.589005736793499990,	-0.588965329614641540,	-0.588924920963369790,	-0.588884510839785660,	-0.588844099243990280,	
+-0.588803686176084580,	-0.588763271636169820,	-0.588722855624346790,	-0.588682438140716640,	-0.588642019185379620,	-0.588601598758438320,	-0.588561176859992980,	-0.588520753490144770,	
+-0.588480328648994690,	-0.588439902336643670,	-0.588399474553192300,	-0.588359045298742940,	-0.588318614573395960,	-0.588278182377252380,	-0.588237748710413340,	-0.588197313572980000,	
+-0.588156876965053370,	-0.588116438886734480,	-0.588075999338124600,	-0.588035558319323970,	-0.587995115830435070,	-0.587954671871558480,	-0.587914226442795230,	-0.587873779544246360,	
+-0.587833331176013000,	-0.587792881338195630,	-0.587752430030896830,	-0.587711977254216870,	-0.587671523008256980,	-0.587631067293118310,	-0.587590610108902010,	-0.587550151455709100,	
+-0.587509691333640950,	-0.587469229742798470,	-0.587428766683282140,	-0.587388302155194770,	-0.587347836158636500,	-0.587307368693708700,	-0.587266899760512500,	-0.587226429359149040,	
+-0.587185957489719470,	-0.587145484152324260,	-0.587105009347066110,	-0.587064533074045490,	-0.587024055333363440,	-0.586983576125121310,	-0.586943095449420250,	-0.586902613306361400,	
+-0.586862129696046120,	-0.586821644618574670,	-0.586781158074049850,	-0.586740670062572240,	-0.586700180584242890,	-0.586659689639163040,	-0.586619197227433940,	-0.586578703349156960,	
+-0.586538208004432460,	-0.586497711193363140,	-0.586457212916049580,	-0.586416713172592920,	-0.586376211963094530,	-0.586335709287655660,	-0.586295205146377450,	-0.586254699539361160,	
+-0.586214192466708250,	-0.586173683928519100,	-0.586133173924896390,	-0.586092662455940830,	-0.586052149521753550,	-0.586011635122436040,	-0.585971119258089310,	-0.585930601928814080,	
+-0.585890083134713020,	-0.585849562875886850,	-0.585809041152436700,	-0.585768517964464050,	-0.585727993312070040,	-0.585687467195356030,	-0.585646939614423270,	-0.585606410569373350,	
+-0.585565880060306520,	-0.585525348087325810,	-0.585484814650531700,	-0.585444279750025550,	-0.585403743385908730,	-0.585363205558282470,	-0.585322666267247490,	-0.585282125512906700,	
+-0.585241583295360470,	-0.585201039614710260,	-0.585160494471057560,	-0.585119947864503500,	-0.585079399795149670,	-0.585038850263097320,	-0.584998299268447820,	-0.584957746811301860,	
+-0.584917192891762250,	-0.584876637509929690,	-0.584836080665905530,	-0.584795522359791150,	-0.584754962591688020,	-0.584714401361697390,	-0.584673838669920070,	-0.584633274516458860,	
+-0.584592708901414570,	-0.584552141824888350,	-0.584511573286981890,	-0.584471003287796440,	-0.584430431827433480,	-0.584389858905994490,	-0.584349284523580040,	-0.584308708680293170,	
+-0.584268131376234570,	-0.584227552611505610,	-0.584186972386207760,	-0.584146390700442500,	-0.584105807554311180,	-0.584065222947914630,	-0.584024636881355860,	-0.583984049354735360,	
+-0.583943460368154810,	-0.583902869921715690,	-0.583862278015519260,	-0.583821684649667220,	-0.583781089824260910,	-0.583740493539401830,	-0.583699895795190880,	-0.583659296591730880,	
+-0.583618695929122740,	-0.583578093807467720,	-0.583537490226867520,	-0.583496885187423600,	-0.583456278689236770,	-0.583415670732409960,	-0.583375061317043860,	-0.583334450443240280,	
+-0.583293838111100470,	-0.583253224320726130,	-0.583212609072218610,	-0.583171992365679630,	-0.583131374201210750,	-0.583090754578912570,	-0.583050133498888350,	-0.583009510961238760,	
+-0.582968886966065410,	-0.582928261513469770,	-0.582887634603553530,	-0.582847006236417500,	-0.582806376412164600,	-0.582765745130895850,	-0.582725112392712630,	-0.582684478197716740,	
+-0.582643842546009650,	-0.582603205437692840,	-0.582562566872868120,	-0.582521926851636950,	-0.582481285374100270,	-0.582440642440361090,	-0.582399998050520230,	-0.582359352204679490,	
+-0.582318704902940240,	-0.582278056145404290,	-0.582237405932173210,	-0.582196754263347940,	-0.582156101139031490,	-0.582115446559324680,	-0.582074790524329310,	-0.582034133034147080,	
+-0.581993474088879360,	-0.581952813688628060,	-0.581912151833494650,	-0.581871488523580170,	-0.581830823758987760,	-0.581790157539818220,	-0.581749489866173250,	-0.581708820738154660,	
+-0.581668150155863930,	-0.581627478119402850,	-0.581586804628872360,	-0.581546129684375580,	-0.581505453286013440,	-0.581464775433887750,	-0.581424096128099980,	-0.581383415368752040,	
+-0.581342733155945650,	-0.581302049489782370,	-0.581261364370363910,	-0.581220677797791410,	-0.581179989772167890,	-0.581139300293594400,	-0.581098609362172610,	-0.581057916978004350,	
+-0.581017223141191310,	-0.580976527851834510,	-0.580935831110036990,	-0.580895132915900000,	-0.580854433269525130,	-0.580813732171014290,	-0.580773029620468950,	-0.580732325617991150,	
+-0.580691620163682480,	-0.580650913257644840,	-0.580610204899979050,	-0.580569495090788590,	-0.580528783830174370,	-0.580488071118238190,	-0.580447356955081870,	-0.580406641340807110,	
+-0.580365924275515030,	-0.580325205759308790,	-0.580284485792289640,	-0.580243764374559270,	-0.580203041506219370,	-0.580162317187371990,	-0.580121591418118810,	-0.580080864198561640,	
+-0.580040135528802290,	-0.579999405408941900,	-0.579958673839083730,	-0.579917940819328790,	-0.579877206349779020,	-0.579836470430536320,	-0.579795733061702400,	-0.579754994243379170,	
+-0.579714253975667670,	-0.579673512258671360,	-0.579632769092491170,	-0.579592024477229020,	-0.579551278412986930,	-0.579510530899866590,	-0.579469781937969940,	-0.579429031527398770,	
+-0.579388279668254460,	-0.579347526360640020,	-0.579306771604656820,	-0.579266015400406680,	-0.579225257747991500,	-0.579184498647513200,	-0.579143738099073600,	-0.579102976102773950,	
+-0.579062212658717600,	-0.579021447767005700,	-0.578980681427740280,	-0.578939913641023040,	-0.578899144406956000,	-0.578858373725641200,	-0.578817601597180430,	-0.578776828021674850,	
+-0.578736052999228030,	-0.578695276529941020,	-0.578654498613915820,	-0.578613719251254490,	-0.578572938442058700,	-0.578532156186430610,	-0.578491372484471470,	-0.578450587336284630,	
+-0.578409800741971240,	-0.578369012701633320,	-0.578328223215372920,	-0.578287432283292050,	-0.578246639905492520,	-0.578205846082076370,	-0.578165050813145620,	-0.578124254098801530,	
+-0.578083455939147450,	-0.578042656334284870,	-0.578001855284315580,	-0.577961052789341620,	-0.577920248849465130,	-0.577879443464787150,	-0.577838636635411350,	-0.577797828361439000,	
+-0.577757018642972130,	-0.577716207480112540,	-0.577675394872962600,	-0.577634580821624110,	-0.577593765326199100,	-0.577552948386789720,	-0.577512130003497330,	-0.577471310176425280,	
+-0.577430488905674940,	-0.577389666191348350,	-0.577348842033547640,	-0.577308016432374840,	-0.577267189387931980,	-0.577226360900320310,	-0.577185530969643650,	-0.577144699596003010,	
+-0.577103866779500760,	-0.577063032520238720,	-0.577022196818319230,	-0.576981359673844120,	-0.576940521086915630,	-0.576899681057635230,	-0.576858839586106180,	-0.576817996672430170,	
+-0.576777152316709120,	-0.576736306519045170,	-0.576695459279540470,	-0.576654610598297150,	-0.576613760475416570,	-0.576572908911002320,	-0.576532055905155770,	-0.576491201457979050,	
+-0.576450345569574310,	-0.576409488240043790,	-0.576368629469489520,	-0.576327769258013660,	-0.576286907605717660,	-0.576246044512705110,	-0.576205179979077500,	-0.576164314004936950,	
+-0.576123446590385500,	-0.576082577735525510,	-0.576041707440459130,	-0.576000835705287710,	-0.575959962530114830,	-0.575919087915042090,	-0.575878211860171740,	-0.575837334365605800,	
+-0.575796455431446530,	-0.575755575057796070,	-0.575714693244756660,	-0.575673809992430560,	-0.575632925300919250,	-0.575592039170326310,	-0.575551151600753210,	-0.575510262592302310,	
+-0.575469372145075760,	-0.575428480259175810,	-0.575387586934703820,	-0.575346692171763710,	-0.575305795970456830,	-0.575264898330885450,	-0.575223999253151820,	-0.575183098737358180,	
+-0.575142196783606790,	-0.575101293391999890,	-0.575060388562639860,	-0.575019482295628050,	-0.574978574591068270,	-0.574937665449062000,	-0.574896754869711700,	-0.574855842853119410,	
+-0.574814929399387500,	-0.574774014508618310,	-0.574733098180913340,	-0.574692180416376370,	-0.574651261215109010,	-0.574610340577213390,	-0.574569418502791970,	-0.574528494991947030,	
+-0.574487570044780790,	-0.574446643661395640,	-0.574405715841893150,	-0.574364786586377130,	-0.574323855894949160,	-0.574282923767711510,	-0.574241990204766520,	-0.574201055206216670,	
+-0.574160118772164110,	-0.574119180902710410,	-0.574078241597959620,	-0.574037300858013190,	-0.573996358682973610,	-0.573955415072943010,	-0.573914470028023870,	-0.573873523548318660,	
+-0.573832575633929530,	-0.573791626284958280,	-0.573750675501508710,	-0.573709723283682420,	-0.573668769631581870,	-0.573627814545309310,	-0.573586858024967340,	-0.573545900070658090,	
+-0.573504940682483480,	-0.573463979860547200,	-0.573423017604950850,	-0.573382053915797110,	-0.573341088793188240,	-0.573300122237226590,	-0.573259154248014660,	-0.573218184825654790,	
+-0.573177213970249460,	-0.573136241681900470,	-0.573095267960711530,	-0.573054292806784440,	-0.573013316220221560,	-0.572972338201125480,	-0.572931358749598550,	-0.572890377865742370,	
+-0.572849395549661080,	-0.572808411801456250,	-0.572767426621230480,	-0.572726440009086120,	-0.572685451965125550,	-0.572644462489451440,	-0.572603471582166180,	-0.572562479243372220,	
+-0.572521485473171390,	-0.572480490271667470,	-0.572439493638962400,	-0.572398495575158540,	-0.572357496080358460,	-0.572316495154664650,	-0.572275492798179690,	-0.572234489011005150,	
+-0.572193483793245190,	-0.572152477145001500,	-0.572111469066376550,	-0.572070459557472930,	-0.572029448618393220,	-0.571988436249239900,	-0.571947422450115540,	-0.571906407221121740,	
+-0.571865390562362740,	-0.571824372473940250,	-0.571783352955956840,	-0.571742332008515100,	-0.571701309631717500,	-0.571660285825666530,	-0.571619260590464200,	-0.571578233926214430,	
+-0.571537205833019150,	-0.571496176310980710,	-0.571455145360201920,	-0.571414112980785260,	-0.571373079172833310,	-0.571332043936448650,	-0.571291007271733210,	-0.571249969178790900,	
+-0.571208929657723740,	-0.571167888708634220,	-0.571126846331625030,	-0.571085802526798640,	-0.571044757294257740,	-0.571003710634104270,	-0.570962662546442230,	-0.570921613031373560,	
+-0.570880562089000840,	-0.570839509719426760,	-0.570798455922753800,	-0.570757400699084760,	-0.570716344048522230,	-0.570675285971168900,	-0.570634226467126470,	-0.570593165536499300,	
+-0.570552103179389200,	-0.570511039395898870,	-0.570469974186130990,	-0.570428907550188050,	-0.570387839488172180,	-0.570346770000187410,	-0.570305699086335770,	-0.570264626746719850,	
+-0.570223552981442340,	-0.570182477790605930,	-0.570141401174313440,	-0.570100323132667340,	-0.570059243665770430,	-0.570018162773724750,	-0.569977080456634310,	-0.569935996714601270,	
+-0.569894911547728200,	-0.569853824956117800,	-0.569812736939872890,	-0.569771647499096150,	-0.569730556633889500,	-0.569689464344357190,	-0.569648370630601250,	-0.569607275492724390,	
+-0.569566178930829390,	-0.569525080945018860,	-0.569483981535395700,	-0.569442880702062500,	-0.569401778445121410,	-0.569360674764676670,	-0.569319569660830190,	-0.569278463133684800,	
+-0.569237355183343170,	-0.569196245809908240,	-0.569155135013482690,	-0.569114022794168450,	-0.569072909152070090,	-0.569031794087289320,	-0.568990677599929050,	-0.568949559690092200,	
+-0.568908440357881350,	-0.568867319603399420,	-0.568826197426749220,	-0.568785073828032780,	-0.568743948807354350,	-0.568702822364816170,	-0.568661694500520840,	-0.568620565214571270,	
+-0.568579434507070270,	-0.568538302378120750,	-0.568497168827824640,	-0.568456033856286510,	-0.568414897463608180,	-0.568373759649892560,	-0.568332620415242570,	-0.568291479759761130,	
+-0.568250337683550930,	-0.568209194186714890,	-0.568168049269355820,	-0.568126902931575970,	-0.568085755173479480,	-0.568044605995168710,	-0.568003455396746350,	-0.567962303378315440,	
+-0.567921149939978780,	-0.567879995081838400,	-0.567838838803998770,	-0.567797681106562150,	-0.567756521989631220,	-0.567715361453309030,	-0.567674199497698480,	-0.567633036122902390,	
+-0.567591871329023780,	-0.567550705116165450,	-0.567509537484429560,	-0.567468368433920570,	-0.567427197964740730,	-0.567386026076992840,	-0.567344852770779950,	-0.567303678046204850,	
+-0.567262501903370580,	-0.567221324342379370,	-0.567180145363335500,	-0.567138964966341310,	-0.567097783151499720,	-0.567056599918913660,	-0.567015415268686040,	-0.566974229200920000,	
+-0.566933041715718340,	-0.566891852813183330,	-0.566850662493419420,	-0.566809470756528770,	-0.566768277602614610,	-0.566727083031779650,	-0.566685887044127030,	-0.566644689639759670,	
+-0.566603490818779810,	-0.566562290581292040,	-0.566521088927398500,	-0.566479885857202210,	-0.566438681370806220,	-0.566397475468313650,	-0.566356268149827200,	-0.566315059415450240,	
+-0.566273849265284790,	-0.566232637699435440,	-0.566191424718004540,	-0.566150210321095140,	-0.566108994508810140,	-0.566067777281252680,	-0.566026558638525800,	-0.565985338580731740,	
+-0.565944117107975100,	-0.565902894220358110,	-0.565861669917983920,	-0.565820444200955560,	-0.565779217069376060,	-0.565737988523348560,	-0.565696758562976080,	-0.565655527188361760,	
+-0.565614294399607750,	-0.565573060196818860,	-0.565531824580097320,	-0.565490587549546180,	-0.565449349105268560,	-0.565408109247367510,	-0.565366867975945600,	-0.565325625291107080,	
+-0.565284381192954650,	-0.565243135681591240,	-0.565201888757119960,	-0.565160640419643870,	-0.565119390669266310,	-0.565078139506090200,	-0.565036886930218810,	-0.564995632941754480,	
+-0.564954377540801690,	-0.564913120727463030,	-0.564871862501841520,	-0.564830602864040410,	-0.564789341814162740,	-0.564748079352311860,	-0.564706815478589920,	-0.564665550193101720,	
+-0.564624283495949510,	-0.564583015387236760,	-0.564541745867066400,	-0.564500474935541670,	-0.564459202592765830,	-0.564417928838841900,	-0.564376653673872460,	-0.564335377097962110,	
+-0.564294099111213310,	-0.564252819713729200,	-0.564211538905613150,	-0.564170256686968190,	-0.564128973057897550,	-0.564087688018503840,	-0.564046401568891630,	-0.564005113709163290,	
+-0.563963824439422280,	-0.563922533759771750,	-0.563881241670314840,	-0.563839948171154790,	-0.563798653262394870,	-0.563757356944137640,	-0.563716059216487710,	-0.563674760079547640,	
+-0.563633459533420700,	-0.563592157578210020,	-0.563550854214019070,	-0.563509549440950890,	-0.563468243259108160,	-0.563426935668595470,	-0.563385626669515530,	-0.563344316261971460,	
+-0.563303004446066620,	-0.563261691221904390,	-0.563220376589587790,	-0.563179060549220290,	-0.563137743100905140,	-0.563096424244744820,	-0.563055103980844350,	-0.563013782309305990,	
+-0.562972459230233200,	-0.562931134743729240,	-0.562889808849897480,	-0.562848481548840480,	-0.562807152840662960,	-0.562765822725467600,	-0.562724491203357660,	-0.562683158274436490,	
+-0.562641823938807460,	-0.562600488196573820,	-0.562559151047838930,	-0.562517812492706270,	-0.562476472531278300,	-0.562435131163659840,	-0.562393788389953580,	-0.562352444210262870,	
+-0.562311098624690970,	-0.562269751633341470,	-0.562228403236316730,	-0.562187053433721770,	-0.562145702225659180,	-0.562104349612232320,	-0.562062995593544560,	-0.562021640169699350,	
+-0.561980283340800080,	-0.561938925106949980,	-0.561897565468252650,	-0.561856204424810660,	-0.561814841976728930,	-0.561773478124110050,	-0.561732112867057490,	-0.561690746205674610,	
+-0.561649378140064880,	-0.561608008670331780,	-0.561566637796577890,	-0.561525265518908130,	-0.561483891837425200,	-0.561442516752232450,	-0.561401140263433570,	-0.561359762371131720,	
+-0.561318383075430470,	-0.561277002376433300,	-0.561235620274242900,	-0.561194236768964180,	-0.561152851860699850,	-0.561111465549553490,	-0.561070077835628340,	-0.561028688719028000,	
+-0.560987298199856040,	-0.560945906278214950,	-0.560904512954209960,	-0.560863118227943660,	-0.560821722099519530,	-0.560780324569041140,	-0.560738925636611870,	-0.560697525302335300,	
+-0.560656123566315000,	-0.560614720428654350,	-0.560573315889456140,	-0.560531909948825290,	-0.560490502606864840,	-0.560449093863678030,	-0.560407683719368550,	-0.560366272174039780,	
+-0.560324859227794620,	-0.560283444880738110,	-0.560242029132972940,	-0.560200611984602690,	-0.560159193435730840,	-0.560117773486461080,	-0.560076352136896990,	-0.560034929387141830,	
+-0.559993505237299520,	-0.559952079687472630,	-0.559910652737766190,	-0.559869224388283240,	-0.559827794639127240,	-0.559786363490401670,	-0.559744930942210230,	-0.559703496994655710,	
+-0.559662061647843270,	-0.559620624901875590,	-0.559579186756856360,	-0.559537747212889180,	-0.559496306270077630,	-0.559454863928525280,	-0.559413420188335730,	-0.559371975049612780,	
+-0.559330528512459010,	-0.559289080576979680,	-0.559247631243277700,	-0.559206180511456650,	-0.559164728381620120,	-0.559123274853871810,	-0.559081819928315290,	-0.559040363605053490,	
+-0.558998905884191430,	-0.558957446765832260,	-0.558915986250079320,	-0.558874524337036550,	-0.558833061026807410,	-0.558791596319495600,	-0.558750130215204810,	-0.558708662714037960,	
+-0.558667193816100190,	-0.558625723521494420,	-0.558584251830324340,	-0.558542778742693650,	-0.558501304258706030,	-0.558459828378465080,	-0.558418351102073940,	-0.558376872429637520,	
+-0.558335392361259060,	-0.558293910897042060,	-0.558252428037090190,	-0.558210943781507370,	-0.558169458130397200,	-0.558127971083863360,	-0.558086482642009550,	-0.558044992804938800,	
+-0.558003501572756360,	-0.557962008945565020,	-0.557920514923468840,	-0.557879019506571260,	-0.557837522694976220,	-0.557796024488786510,	-0.557754524888107620,	-0.557713023893042340,	
+-0.557671521503694480,	-0.557630017720167850,	-0.557588512542566250,	-0.557547005970993270,	-0.557505498005552820,	-0.557463988646348610,	-0.557422477893483650,	-0.557380965747063310,	
+-0.557339452207190500,	-0.557297937273969040,	-0.557256420947502830,	-0.557214903227895460,	-0.557173384115250190,	-0.557131863609672150,	-0.557090341711264480,	-0.557048818420130880,	
+-0.557007293736375250,	-0.556965767660101420,	-0.556924240191413180,	-0.556882711330414340,	-0.556841181077208700,	-0.556799649431899410,	-0.556758116394591720,	-0.556716581965388760,	
+-0.556675046144394340,	-0.556633508931712260,	-0.556591970327446450,	-0.556550430331700600,	-0.556508888944578060,	-0.556467346166183980,	-0.556425801996621620,	-0.556384256435994650,	
+-0.556342709484407120,	-0.556301161141962710,	-0.556259611408765450,	-0.556218060284919270,	-0.556176507770527070,	-0.556134953865694340,	-0.556093398570524310,	-0.556051841885120690,	
+-0.556010283809587610,	-0.555968724344028660,	-0.555927163488547980,	-0.555885601243248590,	-0.555844037608235970,	-0.555802472583613370,	-0.555760906169484480,	-0.555719338365953330,	
+-0.555677769173123840,	-0.555636198591099920,	-0.555594626619985490,	-0.555553053259883800,	-0.555511478510900100,	-0.555469902373137870,	-0.555428324846700790,	-0.555386745931692900,	
+-0.555345165628218230,	-0.555303583936380570,	-0.555262000856283190,	-0.555220416388031550,	-0.555178830531728900,	-0.555137243287479150,	-0.555095654655386350,	-0.555054064635554400,	
+-0.555012473228087220,	-0.554970880433088950,	-0.554929286250663400,	-0.554887690680913930,	-0.554846093723946000,	-0.554804495379862760,	-0.554762895648768350,	-0.554721294530766680,	
+-0.554679692025961790,	-0.554638088134456810,	-0.554596482856357540,	-0.554554876191766910,	-0.554513268140789160,	-0.554471658703528210,	-0.554430047880088210,	-0.554388435670572940,	
+-0.554346822075086680,	-0.554305207093733320,	-0.554263590726616240,	-0.554221972973840900,	-0.554180353835510680,	-0.554138733311729580,	-0.554097111402601540,	-0.554055488108230800,	
+-0.554013863428721390,	-0.553972237364176450,	-0.553930609914701780,	-0.553888981080400520,	-0.553847350861376820,	-0.553805719257734700,	-0.553764086269578290,	-0.553722451897011750,	
+-0.553680816140138980,	-0.553639178999063450,	-0.553597540473890760,	-0.553555900564724260,	-0.553514259271667860,	-0.553472616594825940,	-0.553430972534302400,	-0.553389327090201500,	
+-0.553347680262626480,	-0.553306032051683050,	-0.553264382457474560,	-0.553222731480105030,	-0.553181079119678730,	-0.553139425376299680,	-0.553097770250072120,	-0.553056113741100090,	
+-0.553014455849487160,	-0.552972796575338710,	-0.552931135918758310,	-0.552889473879849990,	-0.552847810458718110,	-0.552806145655466600,	-0.552764479470199800,	-0.552722811903020970,	
+-0.552681142954035920,	-0.552639472623348000,	-0.552597800911061480,	-0.552556127817280360,	-0.552514453342108910,	-0.552472777485651380,	-0.552431100248011900,	-0.552389421629294610,	
+-0.552347741629603100,	-0.552306060249042940,	-0.552264377487717620,	-0.552222693345731370,	-0.552181007823188460,	-0.552139320920192910,	-0.552097632636848410,	-0.552055942973260550,	
+-0.552014251929532800,	-0.551972559505769400,	-0.551930865702074610,	-0.551889170518552690,	-0.551847473955307870,	-0.551805776012444290,	-0.551764076690066330,	-0.551722375988277450,	
+-0.551680673907183340,	-0.551638970446887480,	-0.551597265607494340,	-0.551555559389107940,	-0.551513851791832650,	-0.551472142815772730,	-0.551430432461031740,	-0.551388720727715280,	
+-0.551347007615927140,	-0.551305293125771480,	-0.551263577257352640,	-0.551221860010774780,	-0.551180141386142240,	-0.551138421383559400,	-0.551096700003129710,	-0.551054977244959110,	
+-0.551013253109151060,	-0.550971527595809810,	-0.550929800705039720,	-0.550888072436945150,	-0.550846342791630470,	-0.550804611769199150,	-0.550762879369756990,	-0.550721145593407680,	
+-0.550679410440255590,	-0.550637673910404860,	-0.550595936003959950,	-0.550554196721025240,	-0.550512456061704960,	-0.550470714026102930,	-0.550428970614324720,	-0.550387225826474150,	
+-0.550345479662655570,	-0.550303732122973230,	-0.550261983207531610,	-0.550220232916434960,	-0.550178481249786970,	-0.550136728207693660,	-0.550094973790258400,	-0.550053217997585660,	
+-0.550011460829780030,	-0.549969702286945640,	-0.549927942369187070,	-0.549886181076608580,	-0.549844418409314640,	-0.549802654367408940,	-0.549760888950997400,	-0.549719122160183590,	
+-0.549677353995071890,	-0.549635584455766880,	-0.549593813542372910,	-0.549552041254993680,	-0.549510267593735110,	-0.549468492558700780,	-0.549426716149995280,	-0.549384938367722950,	
+-0.549343159211988400,	-0.549301378682895750,	-0.549259596780549810,	-0.549217813505054830,	-0.549176028856514620,	-0.549134242835034980,	-0.549092455440719830,	-0.549050666673673420,	
+-0.549008876534000430,	-0.548967085021805250,	-0.548925292137192320,	-0.548883497880265470,	-0.548841702251130600,	-0.548799905249891530,	-0.548758106876652610,	-0.548716307131518420,	
+-0.548674506014593550,	-0.548632703525982370,	-0.548590899665789330,	-0.548549094434118480,	-0.548507287831075500,	-0.548465479856764300,	-0.548423670511289480,	-0.548381859794755400,	
+-0.548340047707266740,	-0.548298234248927980,	-0.548256419419842820,	-0.548214603220117390,	-0.548172785649855500,	-0.548130966709161620,	-0.548089146398140210,	-0.548047324716896100,	
+-0.548005501665533520,	-0.547963677244157290,	-0.547921851452871090,	-0.547880024291781060,	-0.547838195760990910,	-0.547796365860605320,	-0.547754534590728760,	-0.547712701951465930,	
+-0.547670867942921300,	-0.547629032565198680,	-0.547587195818404320,	-0.547545357702642010,	-0.547503518218016240,	-0.547461677364631690,	-0.547419835142592960,	-0.547377991552004620,	
+-0.547336146592971250,	-0.547294300265597560,	-0.547252452569987450,	-0.547210603506246840,	-0.547168753074479760,	-0.547126901274790800,	-0.547085048107284640,	-0.547043193572065770,	
+-0.547001337669238200,	-0.546959480398908070,	-0.546917621761179200,	-0.546875761756156260,	-0.546833900383943970,	-0.546792037644646900,	-0.546750173538369740,	-0.546708308065217200,	
+-0.546666441225293840,	-0.546624573018703600,	-0.546582703445552710,	-0.546540832505945100,	-0.546498960199985340,	-0.546457086527778250,	-0.546415211489428290,	-0.546373335085040490,	
+-0.546331457314718550,	-0.546289578178568600,	-0.546247697676694790,	-0.546205815809201800,	-0.546163932576194220,	-0.546122047977776750,	-0.546080162014054180,	-0.546038274685131330,	
+-0.545996385991111890,	-0.545954495932102320,	-0.545912604508206440,	-0.545870711719529170,	-0.545828817566174960,	-0.545786922048248860,	-0.545745025165855320,	-0.545703126919098610,	
+-0.545661227308084750,	-0.545619326332917760,	-0.545577423993702570,	-0.545535520290543750,	-0.545493615223546220,	-0.545451708792814570,	-0.545409800998453600,	-0.545367891840567440,	
+-0.545325981319262350,	-0.545284069434642250,	-0.545242156186811930,	-0.545200241575876320,	-0.545158325601940110,	-0.545116408265107990,	-0.545074489565484210,	-0.545032569503174800,	
+-0.544990648078284120,	-0.544948725290916760,	-0.544906801141177620,	-0.544864875629171410,	-0.544822948755003030,	-0.544781020518777300,	-0.544739090920599020,	-0.544697159960572220,	
+-0.544655227638803360,	-0.544613293955396370,	-0.544571358910456160,	-0.544529422504087530,	-0.544487484736395410,	-0.544445545607483710,	-0.544403605117459000,	-0.544361663266425210,	
+-0.544319720054487370,	-0.544277775481750160,	-0.544235829548318510,	-0.544193882254297210,	-0.544151933599791300,	-0.544109983584905480,	-0.544068032209744090,	-0.544026079474413280,	
+-0.543984125379017300,	-0.543942169923660960,	-0.543900213108449160,	-0.543858254933486940,	-0.543816295398878990,	-0.543774334504729670,	-0.543732372251145120,	-0.543690408638229710,	
+-0.543648443666088330,	-0.543606477334825700,	-0.543564509644546940,	-0.543522540595356980,	-0.543480570187360620,	-0.543438598420662110,	-0.543396625295367810,	-0.543354650811581960,	
+-0.543312674969409490,	-0.543270697768955310,	-0.543228719210324450,	-0.543186739293621710,	-0.543144758018951460,	-0.543102775386419930,	-0.543060791396131610,	-0.543018806048191190,	
+-0.542976819342703810,	-0.542934831279774380,	-0.542892841859507920,	-0.542850851082009370,	-0.542808858947382840,	-0.542766865455734940,	-0.542724870607169900,	-0.542682874401792640,	
+-0.542640876839708300,	-0.542598877921021680,	-0.542556877645837930,	-0.542514876014261180,	-0.542472873026398020,	-0.542430868682352570,	-0.542388862982230100,	-0.542346855926135410,	
+-0.542304847514173630,	-0.542262837746449570,	-0.542220826623068590,	-0.542178814144135490,	-0.542136800309754640,	-0.542094785120032400,	-0.542052768575073340,	-0.542010750674982280,	
+-0.541968731419864460,	-0.541926710809824690,	-0.541884688844967430,	-0.541842665525399170,	-0.541800640851224370,	-0.541758614822547830,	-0.541716587439474820,	-0.541674558702110340,	
+-0.541632528610559440,	-0.541590497164927130,	-0.541548464365318670,	-0.541506430211838310,	-0.541464394704592620,	-0.541422357843685980,	-0.541380319629223390,	-0.541338280061310020,	
+-0.541296239140050980,	-0.541254196865551320,	-0.541212153237915380,	-0.541170108257249870,	-0.541128061923659030,	-0.541086014237248000,	-0.541043965198122030,	-0.541001914806386150,	
+-0.540959863062145390,	-0.540917809965504980,	-0.540875755516569410,	-0.540833699715445150,	-0.540791642562236550,	-0.540749584057048980,	-0.540707524199987350,	-0.540665462991156920,	
+-0.540623400430662930,	-0.540581336518609620,	-0.540539271255103700,	-0.540497204640249640,	-0.540455136674152570,	-0.540413067356917630,	-0.540370996688649960,	-0.540328924669454920,	
+-0.540286851299437540,	-0.540244776578702180,	-0.540202700507355750,	-0.540160623085502500,	-0.540118544313247790,	-0.540076464190696660,	-0.540034382717954340,	-0.539992299895126090,	
+-0.539950215722316270,	-0.539908130199631800,	-0.539866043327176910,	-0.539823955105056870,	-0.539781865533377040,	-0.539739774612242540,	-0.539697682341758520,	-0.539655588722030340,	
+-0.539613493753163250,	-0.539571397435261610,	-0.539529299768432220,	-0.539487200752779560,	-0.539445100388408980,	-0.539402998675425630,	-0.539360895613934740,	-0.539318791204040910,	
+-0.539276685445850830,	-0.539234578339468970,	-0.539192469885000800,	-0.539150360082551350,	-0.539108248932226090,	-0.539066136434130040,	-0.539024022588368790,	-0.538981907395047480,	
+-0.538939790854270570,	-0.538897672966144990,	-0.538855553730775320,	-0.538813433148266570,	-0.538771311218724350,	-0.538729187942253880,	-0.538687063318959660,	-0.538644937348948470,	
+-0.538602810032325020,	-0.538560681369194550,	-0.538518551359662310,	-0.538476420003833780,	-0.538434287301814090,	-0.538392153253708710,	-0.538350017859623000,	-0.538307881119661440,	
+-0.538265743033931040,	-0.538223603602536180,	-0.538181462825582320,	-0.538139320703174830,	-0.538097177235418940,	-0.538055032422420250,	-0.538012886264283120,	-0.537970738761114560,	
+-0.537928589913019170,	-0.537886439720102310,	-0.537844288182469430,	-0.537802135300225690,	-0.537759981073476670,	-0.537717825502327720,	-0.537675668586883430,	-0.537633510327250710,	
+-0.537591350723534260,	-0.537549189775839320,	-0.537507027484271480,	-0.537464863848936100,	-0.537422698869938540,	-0.537380532547383490,	-0.537338364881377870,	-0.537296195872026260,	
+-0.537254025519434240,	-0.537211853823707170,	-0.537169680784950420,	-0.537127506403269450,	-0.537085330678769730,	-0.537043153611556630,	-0.537000975201735060,	-0.536958795449411610,	
+-0.536916614354691290,	-0.536874431917679470,	-0.536832248138481520,	-0.536790063017202890,	-0.536747876553948400,	-0.536705688748824960,	-0.536663499601937270,	-0.536621309113390900,	
+-0.536579117283291220,	-0.536536924111743810,	-0.536494729598854030,	-0.536452533744727460,	-0.536410336549469460,	-0.536368138013184950,	-0.536325938135980840,	-0.536283736917961830,	
+-0.536241534359233610,	-0.536199330459901420,	-0.536157125220070970,	-0.536114918639846950,	-0.536072710719336380,	-0.536030501458643950,	-0.535988290857875360,	-0.535946078917136080,	
+-0.535903865636531470,	-0.535861651016167340,	-0.535819435056149040,	-0.535777217756582050,	-0.535734999117571390,	-0.535692779139223970,	-0.535650557821644500,	-0.535608335164938780,	
+-0.535566111169212160,	-0.535523885834570220,	-0.535481659161118560,	-0.535439431148962090,	-0.535397201798207710,	-0.535354971108960350,	-0.535312739081325590,	-0.535270505715408910,	
+-0.535228271011316090,	-0.535186034969152510,	-0.535143797589023860,	-0.535101558871034940,	-0.535059318815292890,	-0.535017077421902520,	-0.534974834690969510,	-0.534932590622599350,	
+-0.534890345216897820,	-0.534848098473970300,	-0.534805850393921920,	-0.534763600976859490,	-0.534721350222888250,	-0.534679098132113450,	-0.534636844704641010,	-0.534594589940576510,	
+-0.534552333840025430,	-0.534510076403093560,	-0.534467817629886490,	-0.534425557520509130,	-0.534383296075068630,	-0.534341033293669890,	-0.534298769176418500,	-0.534256503723420260,	
+-0.534214236934780760,	-0.534171968810604910,	-0.534129699350999960,	-0.534087428556070610,	-0.534045156425922760,	-0.534002882960662120,	-0.533960608160394150,	-0.533918332025224650,	
+-0.533876054555259440,	-0.533833775750603980,	-0.533791495611363410,	-0.533749214137644760,	-0.533706931329553160,	-0.533664647187194200,	-0.533622361710673570,	-0.533580074900097070,	
+-0.533537786755569620,	-0.533495497277198470,	-0.533453206465088650,	-0.533410914319345730,	-0.533368620840075520,	-0.533326326027383830,	-0.533284029881376240,	-0.533241732402158660,	
+-0.533199433589836680,	-0.533157133444515320,	-0.533114831966301940,	-0.533072529155301570,	-0.533030225011619780,	-0.532987919535362400,	-0.532945612726635320,	-0.532903304585544140,	
+-0.532860995112193980,	-0.532818684306691990,	-0.532776372169143420,	-0.532734058699653850,	-0.532691743898329070,	-0.532649427765275020,	-0.532607110300597380,	-0.532564791504402060,	
+-0.532522471376793870,	-0.532480149917880290,	-0.532437827127766330,	-0.532395503006557910,	-0.532353177554360620,	-0.532310850771280370,	-0.532268522657423080,	-0.532226193212893660,	
+-0.532183862437799580,	-0.532141530332245760,	-0.532099196896338110,	-0.532056862130182550,	-0.532014526033884770,	-0.531972188607550690,	-0.531929849851286220,	-0.531887509765197050,	
+-0.531845168349388330,	-0.531802825603967520,	-0.531760481529039540,	-0.531718136124710420,	-0.531675789391085950,	-0.531633441328272060,	-0.531591091936373770,	-0.531548741215498440,	
+-0.531506389165751330,	-0.531464035787238220,	-0.531421681080065040,	-0.531379325044337710,	-0.531336967680162030,	-0.531294608987643910,	-0.531252248966889270,	-0.531209887618003250,	
+-0.531167524941093210,	-0.531125160936264380,	-0.531082795603622700,	-0.531040428943274080,	-0.530998060955324310,	-0.530955691639878660,	-0.530913320997044470,	-0.530870949026927110,	
+-0.530828575729632270,	-0.530786201105265980,	-0.530743825153934260,	-0.530701447875742920,	-0.530659069270797980,	-0.530616689339205360,	-0.530574308081070310,	-0.530531925496500190,	
+-0.530489541585600240,	-0.530447156348476500,	-0.530404769785234880,	-0.530362381895981280,	-0.530319992680821750,	-0.530277602139861410,	-0.530235210273207970,	-0.530192817080966330,	
+-0.530150422563242740,	-0.530108026720143120,	-0.530065629551773390,	-0.530023231058239670,	-0.529980831239647790,	-0.529938430096103090,	-0.529896027627713040,	-0.529853623834583010,	
+-0.529811218716818800,	-0.529768812274526660,	-0.529726404507812390,	-0.529683995416782130,	-0.529641585001541130,	-0.529599173262196960,	-0.529556760198854890,	-0.529514345811620820,	
+-0.529471930100601010,	-0.529429513065901250,	-0.529387094707627790,	-0.529344675025886560,	-0.529302254020782900,	-0.529259831692424300,	-0.529217408040916220,	-0.529174983066364570,	
+-0.529132556768875490,	-0.529090129148554910,	-0.529047700205509170,	-0.529005269939843310,	-0.528962838351665020,	-0.528920405441079770,	-0.528877971208193350,	-0.528835535653112140,	
+-0.528793098775941940,	-0.528750660576789100,	-0.528708221055759650,	-0.528665780212959510,	-0.528623338048494260,	-0.528580894562471370,	-0.528538449754996310,	-0.528496003626175100,	
+-0.528453556176113780,	-0.528411107404918700,	-0.528368657312695110,	-0.528326205899550480,	-0.528283753165590510,	-0.528241299110920990,	-0.528198843735648400,	-0.528156387039878550,	
+-0.528113929023717790,	-0.528071469687272250,	-0.528029009030647980,	-0.527986547053950430,	-0.527944083757287300,	-0.527901619140763940,	-0.527859153204486510,	-0.527816685948561240,	
+-0.527774217373094270,	-0.527731747478191740,	-0.527689276263959120,	-0.527646803730503990,	-0.527604329877931930,	-0.527561854706348980,	-0.527519378215861370,	-0.527476900406575360,	
+-0.527434421278597080,	-0.527391940832032780,	-0.527349459066987820,	-0.527306975983570010,	-0.527264491581884820,	-0.527222005862038270,	-0.527179518824136830,	-0.527137030468286530,	
+-0.527094540794593610,	-0.527052049803163670,	-0.527009557494104270,	-0.526967063867521120,	-0.526924568923520130,	-0.526882072662207880,	-0.526839575083690390,	-0.526797076188073920,	
+-0.526754575975464820,	-0.526712074445968460,	-0.526669571599692740,	-0.526627067436743030,	-0.526584561957225690,	-0.526542055161246860,	-0.526499547048913000,	-0.526457037620330250,	
+-0.526414526875604080,	-0.526372014814842410,	-0.526329501438150720,	-0.526286986745635230,	-0.526244470737402330,	-0.526201953413558240,	-0.526159434774209230,	-0.526116914819461660,	
+-0.526074393549421760,	-0.526031870964195240,	-0.525989347063889670,	-0.525946821848610750,	-0.525904295318464830,	-0.525861767473558170,	-0.525819238313997020,	-0.525776707839887060,	
+-0.525734176051336100,	-0.525691642948449720,	-0.525649108531334170,	-0.525606572800095930,	-0.525564035754841230,	-0.525521497395676440,	-0.525478957722707810,	-0.525436416736041910,	
+-0.525393874435784110,	-0.525351330822042440,	-0.525308785894922470,	-0.525266239654530560,	-0.525223692100972970,	-0.525181143234356160,	-0.525138593054786500,	-0.525096041562369660,	
+-0.525053488757213360,	-0.525010934639423500,	-0.524968379209106110,	-0.524925822466367880,	-0.524883264411315160,	-0.524840705044054110,	-0.524798144364691410,	-0.524755582373332640,	
+-0.524713019070085610,	-0.524670454455056000,	-0.524627888528350290,	-0.524585321290074850,	-0.524542752740336130,	-0.524500182879240500,	-0.524457611706893640,	-0.524415039223403490,	
+-0.524372465428875830,	-0.524329890323416930,	-0.524287313907133350,	-0.524244736180131450,	-0.524202157142517720,	-0.524159576794398620,	-0.524116995135879840,	-0.524074412167069290,	
+-0.524031827888072680,	-0.523989242298996570,	-0.523946655399947340,	-0.523904067191031440,	-0.523861477672355360,	-0.523818886844024890,	-0.523776294706147840,	-0.523733701258830120,	
+-0.523691106502178210,	-0.523648510436298450,	-0.523605913061297560,	-0.523563314377281760,	-0.523520714384357650,	-0.523478113082631810,	-0.523435510472209930,	-0.523392906553200030,	
+-0.523350301325707810,	-0.523307694789839850,	-0.523265086945702730,	-0.523222477793402810,	-0.523179867333046000,	-0.523137255564740220,	-0.523094642488591390,	-0.523052028104705860,	
+-0.523009412413190320,	-0.522966795414151250,	-0.522924177107695230,	-0.522881557493928620,	-0.522838936572958210,	-0.522796314344889710,	-0.522753690809831140,	-0.522711065967888410,	
+-0.522668439819168000,	-0.522625812363776480,	-0.522583183601820430,	-0.522540553533406340,	-0.522497922158640220,	-0.522455289477629980,	-0.522412655490481550,	-0.522370020197301500,	
+-0.522327383598196420,	-0.522284745693272770,	-0.522242106482637360,	-0.522199465966396660,	-0.522156824144656470,	-0.522114181017525050,	-0.522071536585108190,	-0.522028890847512470,	
+-0.521986243804844490,	-0.521943595457210920,	-0.521900945804718350,	-0.521858294847472700,	-0.521815642585582110,	-0.521772989019152370,	-0.521730334148290060,	-0.521687677973102000,	
+-0.521645020493694770,	-0.521602361710174930,	-0.521559701622649200,	-0.521517040231223470,	-0.521474377536005900,	-0.521431713537102380,	-0.521389048234619620,	-0.521346381628664200,	
+-0.521303713719342810,	-0.521261044506762140,	-0.521218373991028110,	-0.521175702172248960,	-0.521133029050530490,	-0.521090354625979410,	-0.521047678898702520,	-0.521005001868806380,	
+-0.520962323536397820,	-0.520919643901583410,	-0.520876962964469840,	-0.520834280725163130,	-0.520791597183771550,	-0.520748912340400880,	-0.520706226195157940,	-0.520663538748149520,	
+-0.520620849999482100,	-0.520578159949261930,	-0.520535468597597030,	-0.520492775944593530,	-0.520450081990358140,	-0.520407386734997420,	-0.520364690178618310,	-0.520321992321327480,	
+-0.520279293163231630,	-0.520236592704437560,	-0.520193890945051200,	-0.520151187885180890,	-0.520108483524932660,	-0.520065777864413210,	-0.520023070903729350,	-0.519980362642987750,	
+-0.519937653082295230,	-0.519894942221757810,	-0.519852230061483840,	-0.519809516601579370,	-0.519766801842150960,	-0.519724085783305640,	-0.519681368425150110,	-0.519638649767791060,	
+-0.519595929811335510,	-0.519553208555889270,	-0.519510486001560910,	-0.519467762148456250,	-0.519425036996682080,	-0.519382310546345430,	-0.519339582797552990,	-0.519296853750411680,	
+-0.519254123405027300,	-0.519211391761508540,	-0.519168658819961220,	-0.519125924580492230,	-0.519083189043208490,	-0.519040452208216710,	-0.518997714075623780,	-0.518954974645536640,	
+-0.518912233918061290,	-0.518869491893306110,	-0.518826748571377230,	-0.518784003952381450,	-0.518741258036425680,	-0.518698510823616730,	-0.518655762314061520,	-0.518613012507866070,	
+-0.518570261405138950,	-0.518527509005986100,	-0.518484755310514520,	-0.518442000318831140,	-0.518399244031042650,	-0.518356486447256070,	-0.518313727567578320,	-0.518270967392116200,	
+-0.518228205920975850,	-0.518185443154265850,	-0.518142679092092220,	-0.518099913734561880,	-0.518057147081781740,	-0.518014379133858730,	-0.517971609890898970,	-0.517928839353011040,	
+-0.517886067520300970,	-0.517843294392875690,	-0.517800519970842200,	-0.517757744254307430,	-0.517714967243378290,	-0.517672188938161800,	-0.517629409338764780,	-0.517586628445293460,	
+-0.517543846257856320,	-0.517501062776559610,	-0.517458278001510230,	-0.517415491932815110,	-0.517372704570581380,	-0.517329915914915730,	-0.517287125965924630,	-0.517244334723716450,	
+-0.517201542188397420,	-0.517158748360074580,	-0.517115953238854840,	-0.517073156824845230,	-0.517030359118152650,	-0.516987560118884250,	-0.516944759827146160,	-0.516901958243046970,	
+-0.516859155366692910,	-0.516816351198190920,	-0.516773545737648000,	-0.516730738985171300,	-0.516687930940867620,	-0.516645121604843550,	-0.516602310977207320,	-0.516559499058065310,	
+-0.516516685847524530,	-0.516473871345692110,	-0.516431055552674990,	-0.516388238468580170,	-0.516345420093514810,	-0.516302600427585130,	-0.516259779470899740,	-0.516216957223564870,	
+-0.516174133685687650,	-0.516131308857375020,	-0.516088482738734200,	-0.516045655329872120,	-0.516002826630895140,	-0.515959996641911830,	-0.515917165363028560,	-0.515874332794352350,	
+-0.515831498935990340,	-0.515788663788049660,	-0.515745827350637230,	-0.515702989623860190,	-0.515660150607825770,	-0.515617310302640130,	-0.515574468708412060,	-0.515531625825247810,	
+-0.515488781653254400,	-0.515445936192539090,	-0.515403089443209010,	-0.515360241405370290,	-0.515317392079131850,	-0.515274541464599940,	-0.515231689561881590,	-0.515188836371084040,	
+-0.515145981892314530,	-0.515103126125679880,	-0.515060269071287550,	-0.515017410729244450,	-0.514974551099657060,	-0.514931690182634180,	-0.514888827978281950,	-0.514845964486707720,	
+-0.514803099708018520,	-0.514760233642321600,	-0.514717366289724090,	-0.514674497650332460,	-0.514631627724255300,	-0.514588756511599080,	-0.514545884012470920,	-0.514503010226978090,	
+-0.514460135155227700,	-0.514417258797327030,	-0.514374381153383190,	-0.514331502223502660,	-0.514288622007794130,	-0.514245740506364070,	-0.514202857719319620,	-0.514159973646767910,	
+-0.514117088288816420,	-0.514074201645572160,	-0.514031313717141720,	-0.513988424503633580,	-0.513945534005154530,	-0.513902642221811590,	-0.513859749153712020,	-0.513816854800963170,	
+-0.513773959163672080,	-0.513731062241946090,	-0.513688164035891790,	-0.513645264545617760,	-0.513602363771230590,	-0.513559461712837510,	-0.513516558370545770,	-0.513473653744462630,	
+-0.513430747834695330,	-0.513387840641350460,	-0.513344932164536690,	-0.513302022404360620,	-0.513259111360929500,	-0.513216199034350670,	-0.513173285424731280,	-0.513130370532178580,	
+-0.513087454356800140,	-0.513044536898702890,	-0.513001618157993610,	-0.512958698134781120,	-0.512915776829171780,	-0.512872854241273050,	-0.512829930371192180,	-0.512787005219036420,	
+-0.512744078784912460,	-0.512701151068929000,	-0.512658222071192720,	-0.512615291791810870,	-0.512572360230890810,	-0.512529427388539790,	-0.512486493264865280,	-0.512443557859974530,	
+-0.512400621173974890,	-0.512357683206972840,	-0.512314743959077390,	-0.512271803430395130,	-0.512228861621033320,	-0.512185918531099290,	-0.512142974160700650,	-0.512100028509943630,	
+-0.512057081578937370,	-0.512014133367788450,	-0.511971183876604120,	-0.511928233105491850,	-0.511885281054558990,	-0.511842327723913030,	-0.511799373113661080,	-0.511756417223910850,	
+-0.511713460054768700,	-0.511670501606343750,	-0.511627541878742490,	-0.511584580872072480,	-0.511541618586440870,	-0.511498655021955240,	-0.511455690178723050,	-0.511412724056850900,	
+-0.511369756656447570,	-0.511326787977619880,	-0.511283818020475290,	-0.511240846785121160,	-0.511197874271664850,	-0.511154900480213840,	-0.511111925410875690,	-0.511068949063756880,	
+-0.511025971438966440,	-0.510982992536611170,	-0.510940012356798310,	-0.510897030899635450,	-0.510854048165230060,	-0.510811064153689490,	-0.510768078865120550,	-0.510725092299632140,	
+-0.510682104457330980,	-0.510639115338324620,	-0.510596124942720440,	-0.510553133270625900,	-0.510510140322148590,	-0.510467146097395850,	-0.510424150596475390,	-0.510381153819493670,	
+-0.510338155766559830,	-0.510295156437780670,	-0.510252155833263550,	-0.510209153953116170,	-0.510166150797445760,	-0.510123146366359250,	-0.510080140659965650,	-0.510037133678371780,	
+-0.509994125421684990,	-0.509951115890012850,	-0.509908105083462960,	-0.509865093002142780,	-0.509822079646159890,	-0.509779065015621870,	-0.509736049110635300,	-0.509693031931309440,	
+-0.509650013477751070,	-0.509606993750067570,	-0.509563972748366620,	-0.509520950472755700,	-0.509477926923341710,	-0.509434902100233570,	-0.509391876003538190,	-0.509348848633363160,	
+-0.509305819989816060,	-0.509262790073004350,	-0.509219758883035610,	-0.509176726420017540,	-0.509133692684057730,	-0.509090657675262850,	-0.509047621393742040,	-0.509004583839602230,	
+-0.508961545012950990,	-0.508918504913895790,	-0.508875463542544430,	-0.508832420899004380,	-0.508789376983382450,	-0.508746331795787880,	-0.508703285336327580,	-0.508660237605108920,	
+-0.508617188602239700,	-0.508574138327827610,	-0.508531086781980110,	-0.508488033964804800,	-0.508444979876408800,	-0.508401924516901030,	-0.508358867886388400,	-0.508315809984978720,	
+-0.508272750812779450,	-0.508229690369898290,	-0.508186628656442930,	-0.508143565672520280,	-0.508100501418239370,	-0.508057435893707330,	-0.508014369099031530,	-0.507971301034319980,	
+-0.507928231699680040,	-0.507885161095219640,	-0.507842089221046340,	-0.507799016077267740,	-0.507755941663990850,	-0.507712865981324920,	-0.507669789029376760,	-0.507626710808254170,	
+-0.507583631318064720,	-0.507540550558916340,	-0.507497468530915710,	-0.507454385234172190,	-0.507411300668792700,	-0.507368214834885030,	-0.507325127732556780,	-0.507282039361915630,	
+-0.507238949723069490,	-0.507195858816125940,	-0.507152766641192800,	-0.507109673198376850,	-0.507066578487787580,	-0.507023482509531890,	-0.506980385263717360,	-0.506937286750452020,	
+-0.506894186969843340,	-0.506851085921998460,	-0.506807983607026720,	-0.506764880025034950,	-0.506721775176130930,	-0.506678669060422580,	-0.506635561678017490,	-0.506592453029023560,	
+-0.506549343113548380,	-0.506506231931699970,	-0.506463119483585130,	-0.506420005769313230,	-0.506376890788991400,	-0.506333774542727320,	-0.506290657030628810,	-0.506247538252803660,	
+-0.506204418209359570,	-0.506161296900403790,	-0.506118174326045440,	-0.506075050486391790,	-0.506031925381550400,	-0.505988799011629190,	-0.505945671376736070,	-0.505902542476978630,	
+-0.505859412312465010,	-0.505816280883301990,	-0.505773148189599060,	-0.505730014231463240,	-0.505686879009002330,	-0.505643742522324360,	-0.505600604771536900,	-0.505557465756748090,	
+-0.505514325478064740,	-0.505471183935596310,	-0.505428041129449950,	-0.505384897059733550,	-0.505341751726554820,	-0.505298605130021780,	-0.505255457270242130,	-0.505212308147323990,	
+-0.505169157761374170,	-0.505126006112502360,	-0.505082853200815360,	-0.505039699026421320,	-0.504996543589428140,	-0.504953386889943400,	-0.504910228928075360,	-0.504867069703930920,	
+-0.504823909217619550,	-0.504780747469248390,	-0.504737584458925360,	-0.504694420186758470,	-0.504651254652855430,	-0.504608087857324250,	-0.504564919800272960,	-0.504521750481809250,	
+-0.504478579902040480,	-0.504435408061076010,	-0.504392234959022970,	-0.504349060595989380,	-0.504305884972083060,	-0.504262708087412140,	-0.504219529942083630,	-0.504176350536207130,	
+-0.504133169869889650,	-0.504089987943239340,	-0.504046804756363990,	-0.504003620309371620,	-0.503960434602370280,	-0.503917247635467750,	-0.503874059408772170,	-0.503830869922390680,	
+-0.503787679176432750,	-0.503744487171005730,	-0.503701293906217320,	-0.503658099382175760,	-0.503614903598988970,	-0.503571706556764860,	-0.503528508255610800,	-0.503485308695636240,	
+-0.503442107876948320,	-0.503398905799655180,	-0.503355702463864740,	-0.503312497869685130,	-0.503269292017224150,	-0.503226084906590040,	-0.503182876537889840,	-0.503139666911233350,	
+-0.503096456026727700,	-0.503053243884480810,	-0.503010030484600800,	-0.502966815827195820,	-0.502923599912373680,	-0.502880382740241830,	-0.502837164310909860,	-0.502793944624484900,	
+-0.502750723681075100,	-0.502707501480788470,	-0.502664278023733150,	-0.502621053310017050,	-0.502577827339748320,	-0.502534600113034300,	-0.502491371629984580,	-0.502448141890706410,	
+-0.502404910895307810,	-0.502361678643897020,	-0.502318445136581970,	-0.502275210373470890,	-0.502231974354670930,	-0.502188737080291770,	-0.502145498550440880,	-0.502102258765226180,	
+-0.502059017724755920,	-0.502015775429138000,	-0.501972531878480680,	-0.501929287072892080,	-0.501886041012480240,	-0.501842793697352410,	-0.501799545127618480,	-0.501756295303385720,	
+-0.501713044224762150,	-0.501669791891856010,	-0.501626538304775330,	-0.501583283463627570,	-0.501540027368522430,	-0.501496770019567160,	-0.501453511416870000,	-0.501410251560539090,	
+-0.501366990450682450,	-0.501323728087408440,	-0.501280464470824970,	-0.501237199601040410,	-0.501193933478162100,	-0.501150666102299750,	-0.501107397473560700,	-0.501064127592053210,	
+-0.501020856457885300,	-0.500977584071165330,	-0.500934310432001430,	-0.500891035540500850,	-0.500847759396773620,	-0.500804482000926860,	-0.500761203353068950,	-0.500717923453308010,	
+-0.500674642301752290,	-0.500631359898509930,	-0.500588076243689170,	-0.500544791337397490,	-0.500501505179744570,	-0.500458217770837880,	-0.500414929110785670,	-0.500371639199696070,	
+-0.500328348037677450,	-0.500285055624837940,	-0.500241761961285000,	-0.500198467047128450,	-0.500155170882475740,	-0.500111873467435130,	-0.500068574802114750,	-0.500025274886623070,	
+-0.499981973721068060,	-0.499938671305558190,	-0.499895367640200870,	-0.499852062725105850,	-0.499808756560380710,	-0.499765449146133690,	-0.499722140482473040,	-0.499678830569507020,	
+-0.499635519407343960,	-0.499592206996091300,	-0.499548893335858890,	-0.499505578426754250,	-0.499462262268885680,	-0.499418944862361490,	-0.499375626207289870,	-0.499332306303779230,	
+-0.499288985151937760,	-0.499245662751873880,	-0.499202339103695100,	-0.499159014207511190,	-0.499115688063429760,	-0.499072360671559130,	-0.499029032032007550,	-0.498985702144883470,	
+-0.498942371010294260,	-0.498899038628350000,	-0.498855704999158100,	-0.498812370122826920,	-0.498769033999464820,	-0.498725696629180150,	-0.498682358012081220,	-0.498639018148276380,	
+-0.498595677037874050,	-0.498552334680981700,	-0.498508991077709300,	-0.498465646228164470,	-0.498422300132455480,	-0.498378952790690780,	-0.498335604202978620,	-0.498292254369427530,	
+-0.498248903290144980,	-0.498205550965240940,	-0.498162197394823090,	-0.498118842578999690,	-0.498075486517879200,	-0.498032129211569970,	-0.497988770660180440,	-0.497945410863818990,	
+-0.497902049822593230,	-0.497858687536613110,	-0.497815324005986270,	-0.497771959230821180,	-0.497728593211226090,	-0.497685225947309570,	-0.497641857439179990,	-0.497598487686945030,	
+-0.497555116690714560,	-0.497511744450596320,	-0.497468370966698710,	-0.497424996239130220,	-0.497381620267999200,	-0.497338243053414120,	-0.497294864595483440,	-0.497251484894314870,	
+-0.497208103950018300,	-0.497164721762701490,	-0.497121338332472910,	-0.497077953659440910,	-0.497034567743714070,	-0.496991180585400820,	-0.496947792184608830,	-0.496904402541448190,	
+-0.496861011656026470,	-0.496817619528452270,	-0.496774226158833990,	-0.496730831547280150,	-0.496687435693899230,	-0.496644038598799690,	-0.496600640262090110,	-0.496557240683878130,	
+-0.496513839864273830,	-0.496470437803384900,	-0.496427034501319920,	-0.496383629958187360,	-0.496340224174095680,	-0.496296817149152690,	-0.496253408883468420,	-0.496209999377150660,	
+-0.496166588630307880,	-0.496123176643048610,	-0.496079763415481430,	-0.496036348947714810,	-0.495992933239857330,	-0.495949516292017560,	-0.495906098104303140,	-0.495862678676824320,	
+-0.495819258009688790,	-0.495775836103005070,	-0.495732412956881810,	-0.495688988571427510,	-0.495645562946750720,	-0.495602136082959280,	-0.495558707980163270,	-0.495515278638470450,	
+-0.495471848057989490,	-0.495428416238828830,	-0.495384983181097190,	-0.495341548884903120,	-0.495298113350355120,	-0.495254676577561060,	-0.495211238566631130,	-0.495167799317673070,	
+-0.495124358830795530,	-0.495080917106107080,	-0.495037474143716350,	-0.494994029943731930,	-0.494950584506261670,	-0.494907137831415710,	-0.494863689919301910,	-0.494820240770028840,	
+-0.494776790383705200,	-0.494733338760439620,	-0.494689885900340690,	-0.494646431803517030,	-0.494602976470076510,	-0.494559519900129310,	-0.494516062093783290,	-0.494472603051147150,	
+-0.494429142772329520,	-0.494385681257439040,	-0.494342218506584330,	-0.494298754519873260,	-0.494255289297416130,	-0.494211822839320800,	-0.494168355145695850,	-0.494124886216650070,	
+-0.494081416052292060,	-0.494037944652730490,	-0.493994472018074060,	-0.493950998148431460,	-0.493907523043910560,	-0.493864046704621640,	-0.493820569130672630,	-0.493777090322172210,	
+-0.493733610279229020,	-0.493690129001951810,	-0.493646646490448540,	-0.493603162744829400,	-0.493559677765202380,	-0.493516191551676140,	-0.493472704104359390,	-0.493429215423360930,	
+-0.493385725508789450,	-0.493342234360753580,	-0.493298741979362190,	-0.493255248364723120,	-0.493211753516946740,	-0.493168257436141010,	-0.493124760122414570,	-0.493081261575876280,	
+-0.493037761796634780,	-0.492994260784798910,	-0.492950758540476650,	-0.492907255063778190,	-0.492863750354811670,	-0.492820244413685720,	-0.492776737240509190,	-0.492733228835390780,	
+-0.492689719198439350,	-0.492646208329763580,	-0.492602696229471500,	-0.492559182897673530,	-0.492515668334477520,	-0.492472152539992380,	-0.492428635514326860,	-0.492385117257589770,	
+-0.492341597769889840,	-0.492298077051335160,	-0.492254555102036080,	-0.492211031922100580,	-0.492167507511637570,	-0.492123981870755730,	-0.492080454999563930,	-0.492036926898171020,	
+-0.491993397566685750,	-0.491949867005216260,	-0.491906335213872890,	-0.491862802192763630,	-0.491819267941997370,	-0.491775732461682990,	-0.491732195751929220,	-0.491688657812844990,	
+-0.491645118644538360,	-0.491601578247119700,	-0.491558036620697080,	-0.491514493765379370,	-0.491470949681275420,	-0.491427404368494140,	-0.491383857827144280,	-0.491340310057334810,	
+-0.491296761059174580,	-0.491253210832771630,	-0.491209659378236460,	-0.491166106695677170,	-0.491122552785202560,	-0.491078997646921590,	-0.491035441280943120,	-0.490991883687375290,	
+-0.490948324866328500,	-0.490904764817910900,	-0.490861203542231390,	-0.490817641039398900,	-0.490774077309522270,	-0.490730512352710480,	-0.490686946169072380,	-0.490643378758716940,	
+-0.490599810121752240,	-0.490556240258288870,	-0.490512669168434830,	-0.490469096852299110,	-0.490425523309990670,	-0.490381948541618430,	-0.490338372547291350,	-0.490294795327117510,	
+-0.490251216881207490,	-0.490207637209669420,	-0.490164056312612230,	-0.490120474190144930,	-0.490076890842376430,	-0.490033306269415710,	-0.489989720471371740,	-0.489946133448352640,	
+-0.489902545200469050,	-0.489858955727829060,	-0.489815365030541680,	-0.489771773108715890,	-0.489728179962460650,	-0.489684585591884990,	-0.489640989997097100,	-0.489597393178207500,	
+-0.489553795135324380,	-0.489510195868556820,	-0.489466595378013740,	-0.489422993663804210,	-0.489379390726037140,	-0.489335786564821630,	-0.489292181180265850,	-0.489248574572480440,	
+-0.489204966741573540,	-0.489161357687654290,	-0.489117747410831580,	-0.489074135911214570,	-0.489030523188912160,	-0.488986909244032710,	-0.488943294076686740,	-0.488899677686982500,	
+-0.488856060075029130,	-0.488812441240935590,	-0.488768821184810910,	-0.488725199906764220,	-0.488681577406904490,	-0.488637953685340850,	-0.488594328742181560,	-0.488550702577537190,	
+-0.488507075191516090,	-0.488463446584227300,	-0.488419816755779890,	-0.488376185706282940,	-0.488332553435844750,	-0.488288919944575960,	-0.488245285232584810,	-0.488201649299980560,	
+-0.488158012146872100,	-0.488114373773368640,	-0.488070734179579250,	-0.488027093365613010,	-0.487983451331579000,	-0.487939808077585640,	-0.487896163603743550,	-0.487852517910160990,	
+-0.487808870996947200,	-0.487765222864211200,	-0.487721573512062130,	-0.487677922940608350,	-0.487634271149960550,	-0.487590618140227080,	-0.487546963911517080,	-0.487503308463939630,	
+-0.487459651797603980,	-0.487415993912619140,	-0.487372334809094310,	-0.487328674487138680,	-0.487285012946860550,	-0.487241350188370670,	-0.487197686211777450,	-0.487154021017189960,	
+-0.487110354604717470,	-0.487066686974469090,	-0.487023018126553960,	-0.486979348061080510,	-0.486935676778159520,	-0.486892004277899300,	-0.486848330560409050,	-0.486804655625798000,	
+-0.486760979474175290,	-0.486717302105650120,	-0.486673623520331780,	-0.486629943718328520,	-0.486586262699751190,	-0.486542580464708220,	-0.486498897013308780,	-0.486455212345662140,	
+-0.486411526461877460,	-0.486367839362063960,	-0.486324151046330030,	-0.486280461514786540,	-0.486236770767541900,	-0.486193078804705360,	-0.486149385626386100,	-0.486105691232693370,	
+-0.486061995623736420,	-0.486018298799624440,	-0.485974600760466780,	-0.485930901506371800,	-0.485887201037450370,	-0.485843499353810880,	-0.485799796455562700,	-0.485756092342815030,	
+-0.485712387015677090,	-0.485668680474257430,	-0.485624972718666840,	-0.485581263749013840,	-0.485537553565407620,	-0.485493842167957550,	-0.485450129556772910,	-0.485406415731962910,	
+-0.485362700693636910,	-0.485318984441904130,	-0.485275266976873070,	-0.485231548298654670,	-0.485187828407357410,	-0.485144107303090540,	-0.485100384985963420,	-0.485056661456085340,	
+-0.485012936713564820,	-0.484969210758512740,	-0.484925483591037650,	-0.484881755211248820,	-0.484838025619255650,	-0.484794294815167390,	-0.484750562799093400,	-0.484706829571142970,	
+-0.484663095131425470,	-0.484619359480049530,	-0.484575622617125890,	-0.484531884542763190,	-0.484488145257070850,	-0.484444404760158100,	-0.484400663052134310,	-0.484356920133108940,	
+-0.484313176003190400,	-0.484269430662489790,	-0.484225684111115550,	-0.484181936349177110,	-0.484138187376783820,	-0.484094437194045050,	-0.484050685801070250,	-0.484006933197968670,	
+-0.483963179384849010,	-0.483919424361822170,	-0.483875668128996740,	-0.483831910686482180,	-0.483788152034387850,	-0.483744392172823110,	-0.483700631101897430,	-0.483656868821719380,	
+-0.483613105332399870,	-0.483569340634047660,	-0.483525574726772100,	-0.483481807610682600,	-0.483438039285888580,	-0.483394269752499440,	-0.483350499010624660,	-0.483306727060373640,	
+-0.483262953901854970,	-0.483219179535179730,	-0.483175403960456550,	-0.483131627177794840,	-0.483087849187304070,	-0.483044069989093660,	-0.483000289583272350,	-0.482956507969951040,	
+-0.482912725149238440,	-0.482868941121244120,	-0.482825155886077380,	-0.482781369443847750,	-0.482737581794664690,	-0.482693792938637730,	-0.482650002875876230,	-0.482606211606488980,	
+-0.482562419130586950,	-0.482518625448278890,	-0.482474830559674270,	-0.482431034464882560,	-0.482387237164013270,	-0.482343438657175160,	-0.482299638944479140,	-0.482255838026034110,	
+-0.482212035901949440,	-0.482168232572334650,	-0.482124428037299320,	-0.482080622296952920,	-0.482036815351404970,	-0.481993007200764990,	-0.481949197845141670,	-0.481905387284646160,	
+-0.481861575519387190,	-0.481817762549474280,	-0.481773948375016910,	-0.481730132996124720,	-0.481686316412907210,	-0.481642498625473090,	-0.481598679633933550,	-0.481554859438397260,	
+-0.481511038038973880,	-0.481467215435772870,	-0.481423391628903800,	-0.481379566618476310,	-0.481335740404599870,	-0.481291912987383270,	-0.481248084366937720,	-0.481204254543371900,	
+-0.481160423516795500,	-0.481116591287318040,	-0.481072757855049050,	-0.481028923220098210,	-0.480985087382574280,	-0.480941250342588390,	-0.480897412100249390,	-0.480853572655666860,	
+-0.480809732008950390,	-0.480765890160209600,	-0.480722047109554070,	-0.480678202857093450,	-0.480634357402937310,	-0.480590510747194500,	-0.480546662889976160,	-0.480502813831391210,	
+-0.480458963571549210,	-0.480415112110559760,	-0.480371259448532590,	-0.480327405585576460,	-0.480283550521802600,	-0.480239694257319880,	-0.480195836792237930,	-0.480151978126666380,	
+-0.480108118260714870,	-0.480064257194493080,	-0.480020394928110610,	-0.479976531461677180,	-0.479932666795301670,	-0.479888800929095250,	-0.479844933863166790,	-0.479801065597626030,	
+-0.479757196132582610,	-0.479713325468146210,	-0.479669453604425700,	-0.479625580541532310,	-0.479581706279575030,	-0.479537830818663410,	-0.479493954158907280,	-0.479450076300416250,	
+-0.479406197243300030,	-0.479362316987668290,	-0.479318435533630790,	-0.479274552881296390,	-0.479230669030776380,	-0.479186783982179730,	-0.479142897735616140,	-0.479099010291195280,	
+-0.479055121649026860,	-0.479011231809220670,	-0.478967340771885630,	-0.478923448537133030,	-0.478879555105071740,	-0.478835660475811660,	-0.478791764649462380,	-0.478747867626133640,	
+-0.478703969405935290,	-0.478660069988977030,	-0.478616169375367770,	-0.478572267565218870,	-0.478528364558639340,	-0.478484460355738880,	-0.478440554956627240,	-0.478396648361414270,	
+-0.478352740570209660,	-0.478308831583122370,	-0.478264921400263830,	-0.478221010021743000,	-0.478177097447669620,	-0.478133183678153490,	-0.478089268713304370,	-0.478045352553232160,	
+-0.478001435198046500,	-0.477957516647856520,	-0.477913596902773520,	-0.477869675962906470,	-0.477825753828365280,	-0.477781830499259710,	-0.477737905975699540,	-0.477693980257794640,	
+-0.477650053345653970,	-0.477606125239389000,	-0.477562195939108650,	-0.477518265444922870,	-0.477474333756941370,	-0.477430400875274110,	-0.477386466800030770,	-0.477342531531321280,	
+-0.477298595069254710,	-0.477254657413942460,	-0.477210718565493520,	-0.477166778524017790,	-0.477122837289625120,	-0.477078894862425330,	-0.477034951242528320,	-0.476991006430043940,	
+-0.476947060425081280,	-0.476903113227751700,	-0.476859164838164370,	-0.476815215256429170,	-0.476771264482655890,	-0.476727312516954440,	-0.476683359359434680,	-0.476639405010206570,	
+-0.476595449469379150,	-0.476551492737063930,	-0.476507534813369940,	-0.476463575698407080,	-0.476419615392285330,	-0.476375653895114550,	-0.476331691207004580,	-0.476287727328064630,	
+-0.476243762258406140,	-0.476199795998138280,	-0.476155828547370870,	-0.476111859906213960,	-0.476067890074777340,	-0.476023919053171040,	-0.475979946841504910,	-0.475935973439888140,	
+-0.475891998848432200,	-0.475848023067246270,	-0.475804046096440340,	-0.475760067936124240,	-0.475716088586407960,	-0.475672108047401510,	-0.475628126319213970,	-0.475584143401956870,	
+-0.475540159295739450,	-0.475496174000671620,	-0.475452187516863410,	-0.475408199844424670,	-0.475364210983465430,	-0.475320220934095710,	-0.475276229696424580,	-0.475232237270563740,	
+-0.475188243656622270,	-0.475144248854710180,	-0.475100252864937460,	-0.475056255687414110,	-0.475012257322250160,	-0.474968257769554760,	-0.474924257029439520,	-0.474880255102013590,	
+-0.474836251987387050,	-0.474792247685669910,	-0.474748242196972090,	-0.474704235521403730,	-0.474660227659074730,	-0.474616218610094400,	-0.474572208374574310,	-0.474528196952623660,	
+-0.474484184344352580,	-0.474440170549870980,	-0.474396155569288990,	-0.474352139402716590,	-0.474308122050263850,	-0.474264103512040070,	-0.474220083788156780,	-0.474176062878723270,	
+-0.474132040783849570,	-0.474088017503645820,	-0.474043993038221980,	-0.473999967387688240,	-0.473955940552154510,	-0.473911912531730150,	-0.473867883326526800,	-0.473823852936653740,	
+-0.473779821362221080,	-0.473735788603338870,	-0.473691754660117150,	-0.473647719532666040,	-0.473603683221094860,	-0.473559645725515290,	-0.473515607046036570,	-0.473471567182768840,	
+-0.473427526135822170,	-0.473383483905306710,	-0.473339440491332530,	-0.473295395894009760,	-0.473251350113447710,	-0.473207303149758060,	-0.473163255003050180,	-0.473119205673434130,	
+-0.473075155161020110,	-0.473031103465918200,	-0.472987050588238480,	-0.472942996528090350,	-0.472898941285585570,	-0.472854884860833380,	-0.472810827253944020,	-0.472766768465027580,	
+-0.472722708494194230,	-0.472678647341554070,	-0.472634585007217330,	-0.472590521491293320,	-0.472546456793893840,	-0.472502390915128130,	-0.472458323855106500,	-0.472414255613939070,	
+-0.472370186191735990,	-0.472326115588607430,	-0.472282043804662820,	-0.472237970840013840,	-0.472193896694769970,	-0.472149821369041380,	-0.472105744862938210,	-0.472061667176570670,	
+-0.472017588310048970,	-0.471973508263483280,	-0.471929427036983040,	-0.471885344630660060,	-0.471841261044623710,	-0.471797176278984150,	-0.471753090333851710,	-0.471709003209336510,	
+-0.471664914905548790,	-0.471620825422598810,	-0.471576734760596030,	-0.471532642919652130,	-0.471488549899876650,	-0.471444455701379770,	-0.471400360324271740,	-0.471356263768662850,	
+-0.471312166034663300,	-0.471268067122383340,	-0.471223967031932370,	-0.471179865763422300,	-0.471135763316962610,	-0.471091659692663480,	-0.471047554890635160,	-0.471003448910988000,	
+-0.470959341753832190,	-0.470915233419277270,	-0.470871123907435020,	-0.470827013218415020,	-0.470782901352327420,	-0.470738788309282620,	-0.470694674089390810,	-0.470650558692762340,	
+-0.470606442119507420,	-0.470562324369735660,	-0.470518205443558880,	-0.470474085341086590,	-0.470429964062429040,	-0.470385841607696640,	-0.470341717976999580,	-0.470297593170448280,	
+-0.470253467188152140,	-0.470209340030223190,	-0.470165211696770840,	-0.470121082187905490,	-0.470076951503737460,	-0.470032819644376990,	-0.469988686609934480,	-0.469944552400520300,	
+-0.469900417016243910,	-0.469856280457217280,	-0.469812142723549990,	-0.469768003815352280,	-0.469723863732734560,	-0.469679722475807250,	-0.469635580044680530,	-0.469591436439464160,	
+-0.469547291660269980,	-0.469503145707207530,	-0.469458998580387250,	-0.469414850279919470,	-0.469370700805914530,	-0.469326550158482850,	-0.469282398337734830,	-0.469238245343780000,	
+-0.469194091176730330,	-0.469149935836695450,	-0.469105779323785720,	-0.469061621638111550,	-0.469017462779783350,	-0.468973302748911470,	-0.468929141545606330,	-0.468884979169977570,	
+-0.468840815622137140,	-0.468796650902194630,	-0.468752485010260570,	-0.468708317946445240,	-0.468664149710859120,	-0.468619980303612630,	-0.468575809724816220,	-0.468531637974579470,	
+-0.468487465053014420,	-0.468443290960230680,	-0.468399115696338740,	-0.468354939261449000,	-0.468310761655671930,	-0.468266582879117930,	-0.468222402931896760,	-0.468178221814120280,	
+-0.468134039525898270,	-0.468089856067341210,	-0.468045671438559460,	-0.468001485639663540,	-0.467957298670763910,	-0.467913110531971040,	-0.467868921223394570,	-0.467824730745146630,	
+-0.467780539097336860,	-0.467736346280075710,	-0.467692152293473720,	-0.467647957137641350,	-0.467603760812689060,	-0.467559563318726610,	-0.467515364655866020,	-0.467471164824217020,	
+-0.467426963823890150,	-0.467382761654995820,	-0.467338558317644590,	-0.467294353811947010,	-0.467250148138013520,	-0.467205941295953830,	-0.467161733285880120,	-0.467117524107902080,	
+-0.467073313762130240,	-0.467029102248675050,	-0.466984889567647170,	-0.466940675719157040,	-0.466896460703314420,	-0.466852244520231500,	-0.466808027170017900,	-0.466763808652784270,	
+-0.466719588968641070,	-0.466675368117698940,	-0.466631146100068390,	-0.466586922915859960,	-0.466542698565183430,	-0.466498473048150950,	-0.466454246364872320,	-0.466410018515458050,	
+-0.466365789500018720,	-0.466321559318664920,	-0.466277327971507230,	-0.466233095458656210,	-0.466188861780221670,	-0.466144626936315810,	-0.466100390927048300,	-0.466056153752529840,	
+-0.466011915412871010,	-0.465967675908182390,	-0.465923435238574600,	-0.465879193404158180,	-0.465834950405043020,	-0.465790706241341280,	-0.465746460913162740,	-0.465702214420618100,	
+-0.465657966763817880,	-0.465613717942872760,	-0.465569467957893330,	-0.465525216808989450,	-0.465480964496273300,	-0.465436711019854790,	-0.465392456379844440,	-0.465348200576353010,	
+-0.465303943609491010,	-0.465259685479369190,	-0.465215426186098180,	-0.465171165729787780,	-0.465126904110550240,	-0.465082641328495470,	-0.465038377383734100,	-0.464994112276376770,	
+-0.464949846006534220,	-0.464905578574316970,	-0.464861309979835050,	-0.464817040223200580,	-0.464772769304523550,	-0.464728497223914570,	-0.464684223981484400,	-0.464639949577343610,	
+-0.464595674011603010,	-0.464551397284373170,	-0.464507119395764060,	-0.464462840345887920,	-0.464418560134854720,	-0.464374278762775150,	-0.464329996229759790,	-0.464285712535919490,	
+-0.464241427681364950,	-0.464197141666206010,	-0.464152854490554990,	-0.464108566154521840,	-0.464064276658217310,	-0.464019986001752040,	-0.463975694185236820,	-0.463931401208782400,	
+-0.463887107072499420,	-0.463842811776497940,	-0.463798515320890170,	-0.463754217705786180,	-0.463709918931296590,	-0.463665618997532230,	-0.463621317904603760,	-0.463577015652622050,	
+-0.463532712241697790,	-0.463488407671940990,	-0.463444101943463920,	-0.463399795056376630,	-0.463355487010789820,	-0.463311177806814300,	-0.463266867444560860,	-0.463222555924140190,	
+-0.463178243245663200,	-0.463133929409239810,	-0.463089614414982310,	-0.463045298263000840,	-0.463000980953406140,	-0.462956662486308960,	-0.462912342861820090,	-0.462868022080050400,	
+-0.462823700141109850,	-0.462779377045110850,	-0.462735052792163430,	-0.462690727382378380,	-0.462646400815866440,	-0.462602073092738600,	-0.462557744213105470,	-0.462513414177078030,	
+-0.462469082984766300,	-0.462424750636282630,	-0.462380417131737050,	-0.462336082471240470,	-0.462291746654903690,	-0.462247409682837510,	-0.462203071555152780,	-0.462158732271959640,	
+-0.462114391833370440,	-0.462070050239495270,	-0.462025707490444970,	-0.461981363586330350,	-0.461937018527262380,	-0.461892672313351850,	-0.461848324944709620,	-0.461803976421445830,	
+-0.461759626743672880,	-0.461715275911500860,	-0.461670923925040610,	-0.461626570784403110,	-0.461582216489699100,	-0.461537861041039610,	-0.461493504438534710,	-0.461449146682296810,	
+-0.461404787772435990,	-0.461360427709063270,	-0.461316066492289460,	-0.461271704122225460,	-0.461227340598982240,	-0.461182975922670600,	-0.461138610093400790,	-0.461094243111285220,	
+-0.461049874976434070,	-0.461005505688958210,	-0.460961135248968590,	-0.460916763656576130,	-0.460872390911891800,	-0.460828017015025680,	-0.460783641966090280,	-0.460739265765195800,	
+-0.460694888412453150,	-0.460650509907973290,	-0.460606130251867140,	-0.460561749444245660,	-0.460517367485219820,	-0.460472984374900530,	-0.460428600113398030,	-0.460384214700824800,	
+-0.460339828137291020,	-0.460295440422907710,	-0.460251051557785780,	-0.460206661542036210,	-0.460162270375770010,	-0.460117878059097320,	-0.460073484592130770,	-0.460029089974980430,	
+-0.459984694207757450,	-0.459940297290572670,	-0.459895899223537190,	-0.459851500006761950,	-0.459807099640357930,	-0.459762698124435380,	-0.459718295459106920,	-0.459673891644482690,	
+-0.459629486680673720,	-0.459585080567791020,	-0.459540673305945670,	-0.459496264895248590,	-0.459451855335810120,	-0.459407444627742740,	-0.459363032771156750,	-0.459318619766163230,	
+-0.459274205612873130,	-0.459229790311397490,	-0.459185373861847430,	-0.459140956264333880,	-0.459096537518967170,	-0.459052117625859900,	-0.459007696585122360,	-0.458963274396865570,	
+-0.458918851061200620,	-0.458874426578238510,	-0.458830000948090340,	-0.458785574170866350,	-0.458741146246679220,	-0.458696717175639260,	-0.458652286957857480,	-0.458607855593445020,	
+-0.458563423082512910,	-0.458518989425172220,	-0.458474554621534080,	-0.458430118671708740,	-0.458385681575808890,	-0.458341243333944830,	-0.458296803946227680,	-0.458252363412768540,	
+-0.458207921733678470,	-0.458163478909068610,	-0.458119034939049260,	-0.458074589823733060,	-0.458030143563230460,	-0.457985696157652440,	-0.457941247607110250,	-0.457896797911714890,	
+-0.457852347071577510,	-0.457807895086809360,	-0.457763441957521390,	-0.457718987683824020,	-0.457674532265830050,	-0.457630075703649660,	-0.457585617997394110,	-0.457541159147174530,	
+-0.457496699153102090,	-0.457452238015287840,	-0.457407775733842230,	-0.457363312308877950,	-0.457318847740505410,	-0.457274382028835750,	-0.457229915173980150,	-0.457185447176049700,	
+-0.457140978035155690,	-0.457096507751409250,	-0.457052036324920700,	-0.457007563755802870,	-0.456963090044166130,	-0.456918615190121670,	-0.456874139193780670,	-0.456829662055254330,	
+-0.456785183774653820,	-0.456740704352089580,	-0.456696223787674330,	-0.456651742081518540,	-0.456607259233733410,	-0.456562775244430120,	-0.456518290113719920,	-0.456473803841713990,	
+-0.456429316428523520,	-0.456384827874258990,	-0.456340338179033130,	-0.456295847342956470,	-0.456251355366140200,	-0.456206862248695550,	-0.456162367990733730,	-0.456117872592365970,	
+-0.456073376053702790,	-0.456028878374856890,	-0.455984379555938850,	-0.455939879597059840,	-0.455895378498331120,	-0.455850876259863980,	-0.455806372881769620,	-0.455761868364159330,	
+-0.455717362707143580,	-0.455672855910835280,	-0.455628347975344740,	-0.455583838900783410,	-0.455539328687262430,	-0.455494817334893170,	-0.455450304843786850,	-0.455405791214053950,	
+-0.455361276445807370,	-0.455316760539157650,	-0.455272243494215970,	-0.455227725311093730,	-0.455183205989902140,	-0.455138685530752540,	-0.455094163933756230,	-0.455049641199024520,	
+-0.455005117326667930,	-0.454960592316799310,	-0.454916066169529230,	-0.454871538884968950,	-0.454827010463229870,	-0.454782480904423190,	-0.454737950208660370,	-0.454693418376051870,	
+-0.454648885406710610,	-0.454604351300747170,	-0.454559816058272840,	-0.454515279679398920,	-0.454470742164236830,	-0.454426203512897920,	-0.454381663725493490,	-0.454337122802134060,	
+-0.454292580742932660,	-0.454248037547999810,	-0.454203493217446850,	-0.454158947751385160,	-0.454114401149926070,	-0.454069853413181010,	-0.454025304541260550,	-0.453980754534277550,	
+-0.453936203392342750,	-0.453891651115567400,	-0.453847097704062900,	-0.453802543157940660,	-0.453757987477312110,	-0.453713430662288530,	-0.453668872712980620,	-0.453624313629501340,	
+-0.453579753411961220,	-0.453535192060471770,	-0.453490629575144300,	-0.453446065956090270,	-0.453401501203421100,	-0.453356935317247360,	-0.453312368297682070,	-0.453267800144835860,	
+-0.453223230858820160,	-0.453178660439746360,	-0.453134088887725940,	-0.453089516202870300,	-0.453044942385290860,	-0.453000367435098250,	-0.452955791352405550,	-0.452911214137323330,	
+-0.452866635789963110,	-0.452822056310436320,	-0.452777475698854350,	-0.452732893955328670,	-0.452688311079969980,	-0.452643727072891360,	-0.452599141934203360,	-0.452554555664017530,	
+-0.452509968262445330,	-0.452465379729598160,	-0.452420790065587550,	-0.452376199270525030,	-0.452331607344521160,	-0.452287014287689080,	-0.452242420100139430,	-0.452197824781983780,	
+-0.452153228333333550,	-0.452108630754300240,	-0.452064032044995350,	-0.452019432205530420,	-0.451974831236016060,	-0.451930229136565440,	-0.451885625907289260,	-0.451841021548299030,	
+-0.451796416059706220,	-0.451751809441622350,	-0.451707201694159010,	-0.451662592817427600,	-0.451617982811538980,	-0.451573371676606160,	-0.451528759412739900,	-0.451484146020051770,	
+-0.451439531498653290,	-0.451394915848655930,	-0.451350299070171320,	-0.451305681163310160,	-0.451261062128185560,	-0.451216441964908340,	-0.451171820673590020,	-0.451127198254342110,	
+-0.451082574707276250,	-0.451037950032503960,	-0.450993324230136770,	-0.450948697300285470,	-0.450904069243063200,	-0.450859440058580810,	-0.450814809746949760,	-0.450770178308281750,	
+-0.450725545742688250,	-0.450680912050280880,	-0.450636277231170500,	-0.450591641285470130,	-0.450547004213290750,	-0.450502366014743800,	-0.450457726689940940,	-0.450413086238993790,	
+-0.450368444662013870,	-0.450323801959112870,	-0.450279158130401590,	-0.450234513175993220,	-0.450189867095998510,	-0.450145219890529190,	-0.450100571559696790,	-0.450055922103612950,	
+-0.450011271522389340,	-0.449966619816136730,	-0.449921966984968390,	-0.449877313028995090,	-0.449832657948328550,	-0.449788001743080370,	-0.449743344413362170,	-0.449698685959285580,	
+-0.449654026380962300,	-0.449609365678503180,	-0.449564703852021410,	-0.449520040901627890,	-0.449475376827434270,	-0.449430711629552230,	-0.449386045308093340,	-0.449341377863169410,	
+-0.449296709294892020,	-0.449252039603372070,	-0.449207368788722810,	-0.449162696851055090,	-0.449118023790480660,	-0.449073349607111150,	-0.449028674301058310,	-0.448983997872433760,	
+-0.448939320321349200,	-0.448894641647915540,	-0.448849961852246130,	-0.448805280934451770,	-0.448760598894644200,	-0.448715915732935120,	-0.448671231449436270,	-0.448626546044259390,	
+-0.448581859517515280,	-0.448537171869317350,	-0.448492483099776460,	-0.448447793209004410,	-0.448403102197112880,	-0.448358410064213560,	-0.448313716810418210,	-0.448269022435838600,	
+-0.448224326940585620,	-0.448179630324772590,	-0.448134932588510500,	-0.448090233731911090,	-0.448045533755086100,	-0.448000832658147270,	-0.447956130441206410,	-0.447911427104374370,	
+-0.447866722647764560,	-0.447822017071487940,	-0.447777310375656320,	-0.447732602560381390,	-0.447687893625774940,	-0.447643183571948770,	-0.447598472399014680,	-0.447553760107083590,	
+-0.447509046696268840,	-0.447464332166681520,	-0.447419616518433370,	-0.447374899751636190,	-0.447330181866401780,	-0.447285462862841880,	-0.447240742741067510,	-0.447196021501192090,	
+-0.447151299143326630,	-0.447106575667582940,	-0.447061851074072760,	-0.447017125362908000,	-0.446972398534200400,	-0.446927670588061820,	-0.446882941524603280,	-0.446838211343938140,	
+-0.446793480046177530,	-0.446748747631433190,	-0.446704014099816970,	-0.446659279451440680,	-0.446614543686416230,	-0.446569806804855470,	-0.446525068806869320,	-0.446480329692571340,	
+-0.446435589462072510,	-0.446390848115484740,	-0.446346105652919820,	-0.446301362074489670,	-0.446256617380306090,	-0.446211871570480920,	-0.446167124645125370,	-0.446122376604352720,	
+-0.446077627448274170,	-0.446032877177001570,	-0.445988125790646730,	-0.445943373289321600,	-0.445898619673138040,	-0.445853864942207130,	-0.445809109096642340,	-0.445764352136554800,	
+-0.445719594062056410,	-0.445674834873258980,	-0.445630074570274480,	-0.445585313153214810,	-0.445540550622191830,	-0.445495786977316680,	-0.445451022218702860,	-0.445406256346461530,	
+-0.445361489360704520,	-0.445316721261543760,	-0.445271952049091260,	-0.445227181723458820,	-0.445182410284757690,	-0.445137637733101280,	-0.445092864068600770,	-0.445048089291368130,	
+-0.445003313401515280,	-0.444958536399154110,	-0.444913758284396610,	-0.444868979057354730,	-0.444824198718139610,	-0.444779417266864760,	-0.444734634703641380,	-0.444689851028581440,	
+-0.444645066241796840,	-0.444600280343399600,	-0.444555493333501640,	-0.444510705212214140,	-0.444465915979650680,	-0.444421125635922450,	-0.444376334181141420,	-0.444331541615419550,	
+-0.444286747938868800,	-0.444241953151601140,	-0.444197157253728660,	-0.444152360245362480,	-0.444107562126616170,	-0.444062762897600990,	-0.444017962558428900,	-0.443973161109211870,	
+-0.443928358550061960,	-0.443883554881091160,	-0.443838750102411470,	-0.443793944214134100,	-0.443749137216372660,	-0.443704329109238400,	-0.443659519892843300,	-0.443614709567299430,	
+-0.443569898132718740,	-0.443525085589213330,	-0.443480271936895210,	-0.443435457175875620,	-0.443390641306268150,	-0.443345824328184090,	-0.443301006241735520,	-0.443256187047034340,	
+-0.443211366744192760,	-0.443166545333322780,	-0.443121722814535600,	-0.443076899187944910,	-0.443032074453661990,	-0.442987248611798890,	-0.442942421662467610,	-0.442897593605780350,	
+-0.442852764441849070,	-0.442807934170785900,	-0.442763102792702030,	-0.442718270307711270,	-0.442673436715924850,	-0.442628602017454800,	-0.442583766212413240,	-0.442538929300912260,	
+-0.442494091283063990,	-0.442449252158979680,	-0.442404411928773060,	-0.442359570592555370,	-0.442314728150438760,	-0.442269884602535360,	-0.442225039948957180,	-0.442180194189816470,	
+-0.442135347325225250,	-0.442090499355294870,	-0.442045650280139040,	-0.442000800099869080,	-0.441955948814597100,	-0.441911096424435270,	-0.441866242929495720,	-0.441821388329890540,	
+-0.441776532625731080,	-0.441731675817131130,	-0.441686817904201940,	-0.441641958887055710,	-0.441597098765804610,	-0.441552237540560780,	-0.441507375211436290,	-0.441462511778543400,	
+-0.441417647241993450,	-0.441372781601900190,	-0.441327914858374910,	-0.441283047011529870,	-0.441238178061477250,	-0.441193308008329180,	-0.441148436852197790,	-0.441103564593195330,	
+-0.441058691231433210,	-0.441013816767025110,	-0.440968941200082450,	-0.440924064530717470,	-0.440879186759042360,	-0.440834307885169200,	-0.440789427909210330,	-0.440744546831277890,	
+-0.440699664651483250,	-0.440654781369940300,	-0.440609896986760340,	-0.440565011502055680,	-0.440520124915938500,	-0.440475237228520940,	-0.440430348439915350,	-0.440385458550233090,	
+-0.440340567559587950,	-0.440295675468091400,	-0.440250782275855680,	-0.440205887982992980,	-0.440160992589615610,	-0.440116096095835680,	-0.440071198501765570,	-0.440026299807516620,	
+-0.439981400013202740,	-0.439936499118935400,	-0.439891597124826780,	-0.439846694030989140,	-0.439801789837534820,	-0.439756884544575950,	-0.439711978152224130,	-0.439667070660593180,	
+-0.439622162069794490,	-0.439577252379940440,	-0.439532341591143240,	-0.439487429703515230,	-0.439442516717168610,	-0.439397602632215670,	-0.439352687448767990,	-0.439307771166939310,	
+-0.439262853786841270,	-0.439217935308586050,	-0.439173015732286010,	-0.439128095058053450,	-0.439083173286000660,	-0.439038250416239120,	-0.438993326448882730,	-0.438948401384043010,	
+-0.438903475221832320,	-0.438858547962362950,	-0.438813619605747220,	-0.438768690152097410,	-0.438723759601525880,	-0.438678827954144200,	-0.438633895210066180,	-0.438588961369403450,	
+-0.438544026432268310,	-0.438499090398773110,	-0.438454153269030200,	-0.438409215043151890,	-0.438364275721250580,	-0.438319335303437750,	-0.438274393789827350,	-0.438229451180531030,	
+-0.438184507475661010,	-0.438139562675329770,	-0.438094616779649610,	-0.438049669788732890,	-0.438004721702692060,	-0.437959772521638540,	-0.437914822245686450,	-0.437869870874947280,	
+-0.437824918409533470,	-0.437779964849557330,	-0.437735010195131280,	-0.437690054446367720,	-0.437645097603378160,	-0.437600139666276760,	-0.437555180635174960,	-0.437510220510185180,	
+-0.437465259291419880,	-0.437420296978991430,	-0.437375333573012230,	-0.437330369073594680,	-0.437285403480850430,	-0.437240436794893490,	-0.437195469015835450,	-0.437150500143788700,	
+-0.437105530178865720,	-0.437060559121178920,	-0.437015586970840750,	-0.436970613727962750,	-0.436925639392659100,	-0.436880663965041270,	-0.436835687445221830,	-0.436790709833313140,	
+-0.436745731129427720,	-0.436700751333677920,	-0.436655770446176260,	-0.436610788467034380,	-0.436565805396366360,	-0.436520821234283760,	-0.436475835980899170,	-0.436430849636324950,	
+-0.436385862200673600,	-0.436340873674057660,	-0.436295884056588650,	-0.436250893348380800,	-0.436205901549545690,	-0.436160908660195800,	-0.436115914680443690,	-0.436070919610401730,	
+-0.436025923450182540,	-0.435980926199898480,	-0.435935927859661340,	-0.435890928429585160,	-0.435845927909781720,	-0.435800926300363380,	-0.435755923601442770,	-0.435710919813132310,	
+-0.435665914935544630,	-0.435620908968791300,	-0.435575901912986510,	-0.435530893768241940,	-0.435485884534670190,	-0.435440874212383700,	-0.435395862801495000,	-0.435350850302116680,	
+-0.435305836714361240,	-0.435260822038341160,	-0.435215806274168280,	-0.435170789421956640,	-0.435125771481818080,	-0.435080752453865020,	-0.435035732338210130,	-0.434990711134965900,	
+-0.434945688844244890,	-0.434900665466158850,	-0.434855641000821970,	-0.434810615448345980,	-0.434765588808843420,	-0.434720561082426900,	-0.434675532269209020,	-0.434630502369302290,	
+-0.434585471382819280,	-0.434540439309871800,	-0.434495406150574030,	-0.434450371905037710,	-0.434405336573375540,	-0.434360300155699990,	-0.434315262652123670,	-0.434270224062759170,	
+-0.434225184387718340,	-0.434180143627115380,	-0.434135101781062020,	-0.434090058849670950,	-0.434045014833054690,	-0.433999969731325930,	-0.433954923544597190,	-0.433909876272981170,	
+-0.433864827916589700,	-0.433819778475536880,	-0.433774727949934660,	-0.433729676339895620,	-0.433684623645532400,	-0.433639569866957620,	-0.433594515004283920,	-0.433549459057623100,	
+-0.433504402027089450,	-0.433459343912794780,	-0.433414284714851770,	-0.433369224433373060,	-0.433324163068471270,	-0.433279100620259090,	-0.433234037088849110,	-0.433188972474353280,	
+-0.433143906776885800,	-0.433098839996558570,	-0.433053772133484280,	-0.433008703187775510,	-0.432963633159544950,	-0.432918562048905330,	-0.432873489855968570,	-0.432828416580848810,	
+-0.432783342223658050,	-0.432738266784508880,	-0.432693190263514100,	-0.432648112660786340,	-0.432603033976438290,	-0.432557954210582630,	-0.432512873363332110,	-0.432467791434798630,	
+-0.432422708425096390,	-0.432377624334337460,	-0.432332539162634420,	-0.432287452910100070,	-0.432242365576847090,	-0.432197277162988170,	-0.432152187668635280,	-0.432107097093902710,	
+-0.432062005438902390,	-0.432016912703747040,	-0.431971818888549410,	-0.431926723993422300,	-0.431881628018478290,	-0.431836530963830290,	-0.431791432829590090,	-0.431746333615872170,	
+-0.431701233322788370,	-0.431656131950451490,	-0.431611029498974340,	-0.431565925968469540,	-0.431520821359049960,	-0.431475715670827540,	-0.431430608903916600,	-0.431385501058429150,	
+-0.431340392134478000,	-0.431295282132175770,	-0.431250171051635430,	-0.431205058892969620,	-0.431159945656291120,	-0.431114831341712020,	-0.431069715949346620,	-0.431024599479306940,	
+-0.430979481931705770,	-0.430934363306655850,	-0.430889243604270060,	-0.430844122824661170,	-0.430799000967941160,	-0.430753878034224440,	-0.430708754023623020,	-0.430663628936249710,	
+-0.430618502772217360,	-0.430573375531638710,	-0.430528247214626620,	-0.430483117821293950,	-0.430437987351752700,	-0.430392855806117250,	-0.430347723184499650,	-0.430302589487012780,	
+-0.430257454713769420,	-0.430212318864882370,	-0.430167181940464600,	-0.430122043940628030,	-0.430076904865487160,	-0.430031764715154030,	-0.429986623489741540,	-0.429941481189362430,	
+-0.429896337814129610,	-0.429851193364156000,	-0.429806047839554340,	-0.429760901240437590,	-0.429715753566917820,	-0.429670604819109400,	-0.429625454997124510,	-0.429580304101076000,	
+-0.429535152131076740,	-0.429489999087239560,	-0.429444844969677390,	-0.429399689778502290,	-0.429354533513828800,	-0.429309376175768980,	-0.429264217764435680,	-0.429219058279941830,	
+-0.429173897722400390,	-0.429128736091924150,	-0.429083573388626130,	-0.429038409612618300,	-0.428993244764015290,	-0.428948078842929180,	-0.428902911849472880,	-0.428857743783759290,	
+-0.428812574645901330,	-0.428767404436011910,	-0.428722233154203210,	-0.428677060800589760,	-0.428631887375283630,	-0.428586712878397720,	-0.428541537310045130,	-0.428496360670338640,	
+-0.428451182959391220,	-0.428406004177315890,	-0.428360824324224730,	-0.428315643400232320,	-0.428270461405450830,	-0.428225278339993130,	-0.428180094203972290,	-0.428134908997501170,	
+-0.428089722720692790,	-0.428044535373659330,	-0.427999346956515310,	-0.427954157469372930,	-0.427908966912345150,	-0.427863775285544920,	-0.427818582589085280,	-0.427773388823079190,	
+-0.427728193987639620,	-0.427682998082878800,	-0.427637801108911250,	-0.427592603065849170,	-0.427547403953805640,	-0.427502203772893610,	-0.427457002523225990,	-0.427411800204915930,	
+-0.427366596818075540,	-0.427321392362819460,	-0.427276186839259940,	-0.427230980247509880,	-0.427185772587682420,	-0.427140563859890520,	-0.427095354064247200,	-0.427050143200865540,	
+-0.427004931269858500,	-0.426959718271338270,	-0.426914504205419600,	-0.426869289072214660,	-0.426824072871836550,	-0.426778855604398210,	-0.426733637270012680,	-0.426688417868793140,	
+-0.426643197400851710,	-0.426597975866303100,	-0.426552753265259540,	-0.426507529597834110,	-0.426462304864139890,	-0.426417079064289830,	-0.426371852198397130,	-0.426326624266574810,	
+-0.426281395268935100,	-0.426236165205592710,	-0.426190934076659870,	-0.426145701882249760,	-0.426100468622475360,	-0.426055234297449790,	-0.426009998907286140,	-0.425964762452096690,	
+-0.425919524931996140,	-0.425874286347096730,	-0.425829046697511650,	-0.425783805983353970,	-0.425738564204736770,	-0.425693321361773120,	-0.425648077454576170,	-0.425602832483258250,	
+-0.425557586447934070,	-0.425512339348715910,	-0.425467091185716910,	-0.425421841959050140,	-0.425376591668828800,	-0.425331340315165950,	-0.425286087898173960,	-0.425240834417967560,	
+-0.425195579874659110,	-0.425150324268361630,	-0.425105067599188420,	-0.425059809867252500,	-0.425014551072667060,	-0.424969291215545280,	-0.424924030295999400,	-0.424878768314144280,	
+-0.424833505270092230,	-0.424788241163956470,	-0.424742975995850040,	-0.424697709765886220,	-0.424652442474178100,	-0.424607174120838040,	-0.424561904705980870,	-0.424516634229718970,	
+-0.424471362692165450,	-0.424426090093433570,	-0.424380816433636400,	-0.424335541712887230,	-0.424290265931299200,	-0.424244989088984730,	-0.424199711186058540,	-0.424154432222633100,	
+-0.424109152198821560,	-0.424063871114737150,	-0.424018588970493050,	-0.423973305766202510,	-0.423928021501978670,	-0.423882736177933980,	-0.423837449794183310,	-0.423792162350838940,	
+-0.423746873848014180,	-0.423701584285822270,	-0.423656293664376400,	-0.423611001983789760,	-0.423565709244175640,	-0.423520415445646450,	-0.423475120588316990,	-0.423429824672299730,	
+-0.423384527697707960,	-0.423339229664654810,	-0.423293930573253600,	-0.423248630423617600,	-0.423203329215859180,	-0.423158026950093250,	-0.423112723626432260,	-0.423067419244989470,	
+-0.423022113805878120,	-0.422976807309211500,	-0.422931499755102860,	-0.422886191143665490,	-0.422840881475011810,	-0.422795570749256720,	-0.422750258966512690,	-0.422704946126893080,	
+-0.422659632230511060,	-0.422614317277479950,	-0.422569001267913080,	-0.422523684201922880,	-0.422478366079624250,	-0.422433046901129760,	-0.422387726666552610,	-0.422342405376006150,	
+-0.422297083029603670,	-0.422251759627458530,	-0.422206435169683920,	-0.422161109656392470,	-0.422115783087699040,	-0.422070455463716130,	-0.422025126784557110,	-0.421979797050335280,	
+-0.421934466261163930,	-0.421889134417156420,	-0.421843801518425320,	-0.421798467565085430,	-0.421753132557249440,	-0.421707796495030600,	-0.421662459378542300,	-0.421617121207897790,	
+-0.421571781983210490,	-0.421526441704593750,	-0.421481100372160130,	-0.421435757986024510,	-0.421390414546299550,	-0.421345070053098510,	-0.421299724506534800,	-0.421254377906721820,	
+-0.421209030253772820,	-0.421163681547801320,	-0.421118331788919780,	-0.421072980977243220,	-0.421027629112884220,	-0.420982276195956130,	-0.420936922226572310,	-0.420891567204846220,	
+-0.420846211130891270,	-0.420800854004820700,	-0.420755495826747260,	-0.420710136596785860,	-0.420664776315049120,	-0.420619414981650400,	-0.420574052596703160,	-0.420528689160320820,	
+-0.420483324672616730,	-0.420437959133703580,	-0.420392592543696260,	-0.420347224902707480,	-0.420301856210850700,	-0.420256486468239210,	-0.420211115674986540,	-0.420165743831206030,	
+-0.420120370937011210,	-0.420074996992514660,	-0.420029621997831390,	-0.419984245953074100,	-0.419938868858356180,	-0.419893490713791060,	-0.419848111519492250,	-0.419802731275573160,	
+-0.419757349982146420,	-0.419711967639327110,	-0.419666584247227910,	-0.419621199805962240,	-0.419575814315643560,	-0.419530427776385330,	-0.419485040188301020,	-0.419439651551504140,	
+-0.419394261866107340,	-0.419348871132225690,	-0.419303479349971810,	-0.419258086519459280,	-0.419212692640801520,	-0.419167297714112040,	-0.419121901739504310,	-0.419076504717091010,	
+-0.419031106646987230,	-0.418985707529305750,	-0.418940307364159940,	-0.418894906151663360,	-0.418849503891929540,	-0.418804100585072000,	-0.418758696231204150,	-0.418713290830438790,	
+-0.418667884382890990,	-0.418622476888673490,	-0.418577068347899760,	-0.418531658760683380,	-0.418486248127137860,	-0.418440836447376730,	-0.418395423721513500,	-0.418350009949660930,	
+-0.418304595131934080,	-0.418259179268445800,	-0.418213762359309570,	-0.418168344404638900,	-0.418122925404547370,	-0.418077505359148560,	-0.418032084268555980,	-0.417986662132882380,	
+-0.417941238952242890,	-0.417895814726750360,	-0.417850389456518260,	-0.417804963141660210,	-0.417759535782289750,	-0.417714107378520440,	-0.417668677930465030,	-0.417623247438238750,	
+-0.417577815901954360,	-0.417532383321725430,	-0.417486949697665530,	-0.417441515029888300,	-0.417396079318507250,	-0.417350642563635970,	-0.417305204765387290,	-0.417259765923876420,	
+-0.417214326039216150,	-0.417168885111520060,	-0.417123443140901770,	-0.417078000127474870,	-0.417032556071352920,	-0.416987110972648790,	-0.416941664831477710,	-0.416896217647952480,	
+-0.416850769422186680,	-0.416805320154294000,	-0.416759869844387950,	-0.416714418492582280,	-0.416668966098990570,	-0.416623512663725600,	-0.416578058186902630,	-0.416532602668634570,	
+-0.416487146109034980,	-0.416441688508217560,	-0.416396229866295870,	-0.416350770183383620,	-0.416305309459593650,	-0.416259847695041210,	-0.416214384889839200,	-0.416168921044101140,	
+-0.416123456157940830,	-0.416077990231471850,	-0.416032523264807940,	-0.415987055258062680,	-0.415941586211348970,	-0.415896116124782110,	-0.415850644998474960,	-0.415805172832541260,	
+-0.415759699627094530,	-0.415714225382248610,	-0.415668750098117100,	-0.415623273774813730,	-0.415577796412451410,	-0.415532318011145320,	-0.415486838571008490,	-0.415441358092154540,	
+-0.415395876574697230,	-0.415350394018750180,	-0.415304910424427190,	-0.415259425791841890,	-0.415213940121107240,	-0.415168453412338550,	-0.415122965665648710,	-0.415077476881151490,	
+-0.415031987058960550,	-0.414986496199189590,	-0.414941004301952470,	-0.414895511367362020,	-0.414850017395533570,	-0.414804522386580110,	-0.414759026340615290,	-0.414713529257752960,	
+-0.414668031138106800,	-0.414622531981790550,	-0.414577031788917970,	-0.414531530559602010,	-0.414486028293957980,	-0.414440524992098940,	-0.414395020654138580,	-0.414349515280190650,	
+-0.414304008870368940,	-0.414258501424787210,	-0.414212992943558400,	-0.414167483426797990,	-0.414121972874618770,	-0.414076461287134660,	-0.414030948664459440,	-0.413985435006706810,	
+-0.413939920313990570,	-0.413894404586424570,	-0.413848887824121710,	-0.413803370027197470,	-0.413757851195764800,	-0.413712331329937510,	-0.413666810429829390,	-0.413621288495554240,	
+-0.413575765527225860,	-0.413530241524957260,	-0.413484716488863870,	-0.413439190419058630,	-0.413393663315655520,	-0.413348135178768170,	-0.413302606008510540,	-0.413257075804996380,	
+-0.413211544568339470,	-0.413166012298652960,	-0.413120478996052200,	-0.413074944660650260,	-0.413029409292560930,	-0.412983872891898140,	-0.412938335458775620,	-0.412892796993307280,	
+-0.412847257495606910,	-0.412801716965787600,	-0.412756175403964810,	-0.412710632810251610,	-0.412665089184761800,	-0.412619544527609290,	-0.412573998838907880,	-0.412528452118771480,	
+-0.412482904367314000,	-0.412437355584648390,	-0.412391805770890240,	-0.412346254926152570,	-0.412300703050549280,	-0.412255150144194170,	-0.412209596207201270,	-0.412164041239684310,	
+-0.412118485241756480,	-0.412072928213533200,	-0.412027370155127640,	-0.411981811066653660,	-0.411936250948225110,	-0.411890689799955970,	-0.411845127621960070,	-0.411799564414351390,	
+-0.411754000177242950,	-0.411708434910750380,	-0.411662868614986690,	-0.411617301290065800,	-0.411571732936101660,	-0.411526163553208260,	-0.411480593141499370,	-0.411435021701088250,	
+-0.411389449232090310,	-0.411343875734618840,	-0.411298301208787630,	-0.411252725654710660,	-0.411207149072501890,	-0.411161571462275220,	-0.411115992824144630,	-0.411070413158223290,	
+-0.411024832464626680,	-0.410979250743468030,	-0.410933667994861250,	-0.410888084218920260,	-0.410842499415759070,	-0.410796913585491640,	-0.410751326728231110,	-0.410705738844093120,	
+-0.410660149933190720,	-0.410614559995638010,	-0.410568969031548820,	-0.410523377041037250,	-0.410477784024217250,	-0.410432189981202790,	-0.410386594912107050,	-0.410340998817045610,	
+-0.410295401696131660,	-0.410249803549479260,	-0.410204204377202290,	-0.410158604179414850,	-0.410113002956230880,	-0.410067400707764430,	-0.410021797434128640,	-0.409976193135439150,	
+-0.409930587811809190,	-0.409884981463352780,	-0.409839374090183890,	-0.409793765692416600,	-0.409748156270164920,	-0.409702545823542760,	-0.409656934352663480,	-0.409611321857642710,	
+-0.409565708338593570,	-0.409520093795630200,	-0.409474478228866570,	-0.409428861638416740,	-0.409383244024394800,	-0.409337625386913870,	-0.409292005726089760,	-0.409246385042035590,	
+-0.409200763334865490,	-0.409155140604693430,	-0.409109516851633550,	-0.409063892075799910,	-0.409018266277306470,	-0.408972639456266610,	-0.408927011612795930,	-0.408881382747007750,	
+-0.408835752859016130,	-0.408790121948935100,	-0.408744490016878740,	-0.408698857062961160,	-0.408653223087295680,	-0.408607588089997920,	-0.408561952071181180,	-0.408516315030959590,	
+-0.408470676969447170,	-0.408425037886758100,	-0.408379397783006410,	-0.408333756658306240,	-0.408288114512770810,	-0.408242471346515980,	-0.408196827159654940,	-0.408151181952301820,	
+-0.408105535724570760,	-0.408059888476575870,	-0.408014240208431240,	-0.407968590920250230,	-0.407922940612148510,	-0.407877289284239500,	-0.407831636936637210,	-0.407785983569455830,	
+-0.407740329182809560,	-0.407694673776812400,	-0.407649017351578550,	-0.407603359907221410,	-0.407557701443856610,	-0.407512041961597570,	-0.407466381460558470,	-0.407420719940853380,	
+-0.407375057402596500,	-0.407329393845902000,	-0.407283729270883190,	-0.407238063677655860,	-0.407192397066333370,	-0.407146729437029840,	-0.407101060789859530,	-0.407055391124936610,	
+-0.407009720442375160,	-0.406964048742289420,	-0.406918376024793580,	-0.406872702290000940,	-0.406827027538027410,	-0.406781351768986280,	-0.406735674982991790,	-0.406689997180158080,	
+-0.406644318360599390,	-0.406598638524429900,	-0.406552957671763030,	-0.406507275802714560,	-0.406461592917397920,	-0.406415909015927280,	-0.406370224098416890,	-0.406324538164980880,	
+-0.406278851215733590,	-0.406233163250789120,	-0.406187474270260970,	-0.406141784274264950,	-0.406096093262914460,	-0.406050401236323690,	-0.406004708194606990,	-0.405959014137878490,	
+-0.405913319066252440,	-0.405867622979842300,	-0.405821925878763870,	-0.405776227763130660,	-0.405730528633056920,	-0.405684828488656830,	-0.405639127330044650,	-0.405593425157334650,	
+-0.405547721970641100,	-0.405502017770077440,	-0.405456312555759530,	-0.405410606327800850,	-0.405364899086315680,	-0.405319190831418210,	-0.405273481563222790,	-0.405227771281843670,	
+-0.405182059987394320,	-0.405136347679990630,	-0.405090634359746020,	-0.405044920026774890,	-0.404999204681191440,	-0.404953488323109960,	-0.404907770952644740,	-0.404862052569910150,	
+-0.404816333175019580,	-0.404770612768089010,	-0.404724891349231900,	-0.404679168918562540,	-0.404633445476195290,	-0.404587721022244440,	-0.404541995556824240,	-0.404496269080048270,	
+-0.404450541592032420,	-0.404404813092890230,	-0.404359083582735980,	-0.404313353061684090,	-0.404267621529848740,	-0.404221888987344400,	-0.404176155434285310,	-0.404130420870785820,	
+-0.404084685296959460,	-0.404038948712922230,	-0.403993211118787610,	-0.403947472514669950,	-0.403901732900683650,	-0.403855992276942970,	-0.403810250643562350,	-0.403764508000655280,	
+-0.403718764348337760,	-0.403673019686723310,	-0.403627274015926300,	-0.403581527336061120,	-0.403535779647242130,	-0.403490030949583690,	-0.403444281243200140,	-0.403398530528205120,	
+-0.403352778804714540,	-0.403307026072842080,	-0.403261272332701980,	-0.403215517584408770,	-0.403169761828076730,	-0.403124005063820290,	-0.403078247291753010,	-0.403032488511990920,	
+-0.402986728724647640,	-0.402940967929837520,	-0.402895206127674990,	-0.402849443318274440,	-0.402803679501750280,	-0.402757914678216920,	-0.402712148847787940,	-0.402666382010579470,	
+-0.402620614166704970,	-0.402574845316278960,	-0.402529075459415850,	-0.402483304596230050,	-0.402437532726835970,	-0.402391759851347290,	-0.402345985969879970,	-0.402300211082547710,	
+-0.402254435189464910,	-0.402208658290746040,	-0.402162880386505490,	-0.402117101476857750,	-0.402071321561917270,	-0.402025540641797690,	-0.401979758716615070,	-0.401933975786483040,	
+-0.401888191851516090,	-0.401842406911828600,	-0.401796620967535160,	-0.401750834018750110,	-0.401705046065587210,	-0.401659257108162530,	-0.401613467146589630,	-0.401567676180983100,	
+-0.401521884211457400,	-0.401476091238126940,	-0.401430297261106290,	-0.401384502280509920,	-0.401338706296452240,	-0.401292909309047040,	-0.401247111318410340,	-0.401201312324655830,	
+-0.401155512327898090,	-0.401109711328251570,	-0.401063909325830750,	-0.401018106320750190,	-0.400972302313123530,	-0.400926497303066900,	-0.400880691290694040,	-0.400834884276119460,	
+-0.400789076259457700,	-0.400743267240823210,	-0.400697457220330570,	-0.400651646198094290,	-0.400605834174228070,	-0.400560021148848090,	-0.400514207122068030,	-0.400468392094002480,	
+-0.400422576064765940,	-0.400376759034472950,	-0.400330941003238070,	-0.400285121971175050,	-0.400239301938400020,	-0.400193480905026710,	-0.400147658871169710,	-0.400101835836943590,	
+-0.400056011802462860,	-0.400010186767842110,	-0.399964360733195860,	-0.399918533698637950,	-0.399872705664284460,	-0.399826876630249240,	-0.399781046596646820,	-0.399735215563591820,	
+-0.399689383531198760,	-0.399643550499582220,	-0.399597716468856000,	-0.399551881439136280,	-0.399506045410536910,	-0.399460208383172420,	-0.399414370357157380,	-0.399368531332606410,	
+-0.399322691309634100,	-0.399276850288355130,	-0.399231008268883140,	-0.399185165251334520,	-0.399139321235822910,	-0.399093476222463050,	-0.399047630211369460,	-0.399001783202656830,	
+-0.398955935196439740,	-0.398910086192831970,	-0.398864236191949830,	-0.398818385193907110,	-0.398772533198818390,	-0.398726680206798360,	-0.398680826217961640,	-0.398634971232422810,	
+-0.398589115250296610,	-0.398543258271696730,	-0.398497400296739580,	-0.398451541325538890,	-0.398405681358209420,	-0.398359820394865670,	-0.398313958435622400,	-0.398268095480594220,	
+-0.398222231529895830,	-0.398176366583641030,	-0.398130500641946110,	-0.398084633704924970,	-0.398038765772692260,	-0.397992896845362600,	-0.397947026923050730,	-0.397901156005871230,	
+-0.397855284093938890,	-0.397809411187367510,	-0.397763537286273450,	-0.397717662390770500,	-0.397671786500973400,	-0.397625909616996840,	-0.397580031738955510,	-0.397534152866964140,	
+-0.397488273001136540,	-0.397442392141589050,	-0.397396510288435590,	-0.397350627441790890,	-0.397304743601769590,	-0.397258858768486430,	-0.397212972942056150,	-0.397167086122593380,	
+-0.397121198310212140,	-0.397075309505028730,	-0.397029419707156990,	-0.396983528916711740,	-0.396937637133807640,	-0.396891744358559450,	-0.396845850591081910,	-0.396799955831488920,	
+-0.396754060079896890,	-0.396708163336419670,	-0.396662265601172070,	-0.396616366874268770,	-0.396570467155824560,	-0.396524566445954240,	-0.396478664744772450,	-0.396432762052393190,	
+-0.396386858368932840,	-0.396340953694505340,	-0.396295048029225490,	-0.396249141373207990,	-0.396203233726567630,	-0.396157325089419200,	-0.396111415461876670,	-0.396065504844056340,	
+-0.396019593236072330,	-0.395973680638039280,	-0.395927767050072040,	-0.395881852472285410,	-0.395835936904794130,	-0.395790020347713050,	-0.395744102801156020,	-0.395698184265239620,	
+-0.395652264740077700,	-0.395606344225785170,	-0.395560422722476770,	-0.395514500230267300,	-0.395468576749271610,	-0.395422652279604440,	-0.395376726821379810,	-0.395330800374714240,	
+-0.395284872939721590,	-0.395238944516516810,	-0.395193015105214650,	-0.395147084705929960,	-0.395101153318777600,	-0.395055220943872300,	-0.395009287581328140,	-0.394963353231261580,	
+-0.394917417893786650,	-0.394871481569018190,	-0.394825544257071000,	-0.394779605958059940,	-0.394733666672099910,	-0.394687726399304880,	-0.394641785139791310,	-0.394595842893673330,	
+-0.394549899661065680,	-0.394503955442083330,	-0.394458010236841130,	-0.394412064045453810,	-0.394366116868036410,	-0.394320168704702880,	-0.394274219555569740,	-0.394228269420751010,	
+-0.394182318300361660,	-0.394136366194516470,	-0.394090413103330430,	-0.394044459026918310,	-0.393998503965394210,	-0.393952547918874680,	-0.393906590887473820,	-0.393860632871306460,	
+-0.393814673870487520,	-0.393768713885131850,	-0.393722752915354470,	-0.393676790961270170,	-0.393630828022993040,	-0.393584864100639700,	-0.393538899194324220,	-0.393492933304161460,	
+-0.393446966430266390,	-0.393400998572753850,	-0.393355029731738860,	-0.393309059907335500,	-0.393263089099660230,	-0.393217117308827300,	-0.393171144534951560,	-0.393125170778147960,	
+-0.393079196038531480,	-0.393033220316216960,	-0.392987243611319370,	-0.392941265923952900,	-0.392895287254234060,	-0.392849307602276990,	-0.392803326968196640,	-0.392757345352107990,	
+-0.392711362754125990,	-0.392665379174365610,	-0.392619394612941710,	-0.392573409069968570,	-0.392527422545562670,	-0.392481435039838290,	-0.392435446552910240,	-0.392389457084893640,	
+-0.392343466635903360,	-0.392297475206054400,	-0.392251482795461790,	-0.392205489404239660,	-0.392159495032504580,	-0.392113499680370790,	-0.392067503347953260,	-0.392021506035366950,	
+-0.391975507742726880,	-0.391929508470148070,	-0.391883508217744590,	-0.391837506985633240,	-0.391791504773928100,	-0.391745501582744180,	-0.391699497412196560,	-0.391653492262400150,	
+-0.391607486133470020,	-0.391561479025521130,	-0.391515470938667790,	-0.391469461873026560,	-0.391423451828711690,	-0.391377440805838190,	-0.391331428804521100,	-0.391285415824875420,	
+-0.391239401867016170,	-0.391193386931057650,	-0.391147371017116440,	-0.391101354125306830,	-0.391055336255743850,	-0.391009317408542500,	-0.390963297583817810,	-0.390917276781684970,	
+-0.390871255002258890,	-0.390825232245653850,	-0.390779208511986550,	-0.390733183801371290,	-0.390687158113922960,	-0.390641131449756820,	-0.390595103808987820,	-0.390549075191731100,	
+-0.390503045598100840,	-0.390457015028213780,	-0.390410983482184170,	-0.390364950960127130,	-0.390318917462157690,	-0.390272882988390970,	-0.390226847538942050,	-0.390180811113926000,	
+-0.390134773713457120,	-0.390088735337652090,	-0.390042695986625220,	-0.389996655660491690,	-0.389950614359366450,	-0.389904572083364650,	-0.389858528832601470,	-0.389812484607191980,	
+-0.389766439407250420,	-0.389720393232893590,	-0.389674346084235790,	-0.389628297961392140,	-0.389582248864477730,	-0.389536198793607680,	-0.389490147748897120,	-0.389444095730461240,	
+-0.389398042738414270,	-0.389351988772873030,	-0.389305933833951790,	-0.389259877921765750,	-0.389213821036429990,	-0.389167763178059680,	-0.389121704346769960,	-0.389075644542675180,	
+-0.389029583765892140,	-0.388983522016535080,	-0.388937459294719230,	-0.388891395600559740,	-0.388845330934171730,	-0.388799265295670440,	-0.388753198685170940,	-0.388707131102787650,	
+-0.388661062548637360,	-0.388614993022834420,	-0.388568922525493960,	-0.388522851056731230,	-0.388476778616661360,	-0.388430705205399570,	-0.388384630823060180,	-0.388338555469760040,	
+-0.388292479145613490,	-0.388246401850735720,	-0.388200323585241980,	-0.388154244349247450,	-0.388108164142867250,	-0.388062082966216690,	-0.388016000819410070,	-0.387969917702564280,	
+-0.387923833615793750,	-0.387877748559213590,	-0.387831662532939050,	-0.387785575537085310,	-0.387739487571767680,	-0.387693398637100560,	-0.387647308733200690,	-0.387601217860182590,	
+-0.387555126018161440,	-0.387509033207252440,	-0.387462939427570870,	-0.387416844679231990,	-0.387370748962350960,	-0.387324652277042270,	-0.387278554623422750,	-0.387232456001606830,	
+-0.387186356411709790,	-0.387140255853846870,	-0.387094154328133270,	-0.387048051834684330,	-0.387001948373615230,	-0.386955843945040460,	-0.386909738549076900,	-0.386863632185838970,	
+-0.386817524855441960,	-0.386771416558001120,	-0.386725307293631800,	-0.386679197062449190,	-0.386633085864568570,	-0.386586973700104420,	-0.386540860569173640,	-0.386494746471890750,	
+-0.386448631408370990,	-0.386402515378729610,	-0.386356398383082000,	-0.386310280421543360,	-0.386264161494228150,	-0.386218041601253450,	-0.386171920742733600,	-0.386125798918783960,	
+-0.386079676129519770,	-0.386033552375056430,	-0.385987427655509250,	-0.385941301970993470,	-0.385895175321623600,	-0.385849047707516600,	-0.385802919128787000,	-0.385756789585550100,	
+-0.385710659077921240,	-0.385664527606015720,	-0.385618395169948890,	-0.385572261769835280,	-0.385526127405791790,	-0.385479992077932990,	-0.385433855786374180,	-0.385387718531230770,	
+-0.385341580312618060,	-0.385295441130651390,	-0.385249300985446130,	-0.385203159877116840,	-0.385157017805780380,	-0.385110874771551430,	-0.385064730774545280,	-0.385018585814877300,	
+-0.384972439892662890,	-0.384926293008017340,	-0.384880145161055230,	-0.384833996351893640,	-0.384787846580647020,	-0.384741695847430730,	-0.384695544152360290,	-0.384649391495550940,	
+-0.384603237877118140,	-0.384557083297177190,	-0.384510927755842780,	-0.384464771253231810,	-0.384418613789458960,	-0.384372455364639540,	-0.384326295978889010,	-0.384280135632322720,	
+-0.384233974325056130,	-0.384187812057204540,	-0.384141648828882630,	-0.384095484640207430,	-0.384049319491293510,	-0.384003153382256320,	-0.383956986313211230,	-0.383910818284273650,	
+-0.383864649295559020,	-0.383818479347182830,	-0.383772308439259580,	-0.383726136571906350,	-0.383679963745237830,	-0.383633789959369360,	-0.383587615214416420,	-0.383541439510494460,	
+-0.383495262847718900,	-0.383449085226204360,	-0.383402906646067910,	-0.383356727107424240,	-0.383310546610388710,	-0.383264365155076840,	-0.383218182741604020,	-0.383171999370085780,	
+-0.383125815040637530,	-0.383079629753373900,	-0.383033443508412060,	-0.382987256305866550,	-0.382941068145852940,	-0.382894879028486680,	-0.382848688953883190,	-0.382802497922157980,	
+-0.382756305933425740,	-0.382710112987803500,	-0.382663919085406030,	-0.382617724226348770,	-0.382571528410747150,	-0.382525331638716710,	-0.382479133910372970,	-0.382432935225831380,	
+-0.382386735585206640,	-0.382340534988615870,	-0.382294333436173750,	-0.382248130927995810,	-0.382201927464197570,	-0.382155723044894480,	-0.382109517670202130,	-0.382063311340235130,	
+-0.382017104055110630,	-0.381970895814943420,	-0.381924686619848960,	-0.381878476469942830,	-0.381832265365340430,	-0.381786053306157390,	-0.381739840292509240,	-0.381693626324510650,	
+-0.381647411402278810,	-0.381601195525928470,	-0.381554978695575140,	-0.381508760911334340,	-0.381462542173321650,	-0.381416322481652580,	-0.381370101836441930,	-0.381323880237806830,	
+-0.381277657685862030,	-0.381231434180723080,	-0.381185209722505520,	-0.381138984311324980,	-0.381092757947296970,	-0.381046530630537010,	-0.381000302361160780,	-0.380954073139282980,	
+-0.380907842965020780,	-0.380861611838488990,	-0.380815379759803170,	-0.380769146729078910,	-0.380722912746431770,	-0.380676677811977340,	-0.380630441925830400,	-0.380584205088108200,	
+-0.380537967298925470,	-0.380491728558397860,	-0.380445488866640870,	-0.380399248223770190,	-0.380353006629901350,	-0.380306764085150020,	-0.380260520589631000,	-0.380214276143461430,	
+-0.380168030746756200,	-0.380121784399630900,	-0.380075537102201160,	-0.380029288854582540,	-0.379983039656890730,	-0.379936789509240480,	-0.379890538411749080,	-0.379844286364531320,	
+-0.379798033367702850,	-0.379751779421379330,	-0.379705524525676300,	-0.379659268680709480,	-0.379613011886594520,	-0.379566754143446210,	-0.379520495451381780,	-0.379474235810516200,	
+-0.379427975220964940,	-0.379381713682843790,	-0.379335451196268380,	-0.379289187761354290,	-0.379242923378216410,	-0.379196658046972060,	-0.379150391767736070,	-0.379104124540624140,	
+-0.379057856365751840,	-0.379011587243234920,	-0.378965317173189040,	-0.378919046155729860,	-0.378872774190972210,	-0.378826501279033500,	-0.378780227420028480,	-0.378733952614072940,	
+-0.378687676861282520,	-0.378641400161772890,	-0.378595122515659740,	-0.378548843923057990,	-0.378502564384084970,	-0.378456283898855490,	-0.378410002467485350,	-0.378363720090090170,	
+-0.378317436766785700,	-0.378271152497687610,	-0.378224867282911660,	-0.378178581122573580,	-0.378132294016788160,	-0.378086005965672880,	-0.378039716969342580,	-0.377993427027912940,	
+-0.377947136141499770,	-0.377900844310218750,	-0.377854551534185680,	-0.377808257813515350,	-0.377761963148325160,	-0.377715667538730150,	-0.377669370984845930,	-0.377623073486788250,	
+-0.377576775044672910,	-0.377530475658615640,	-0.377484175328732190,	-0.377437874055137460,	-0.377391571837948860,	-0.377345268677281350,	-0.377298964573250680,	-0.377252659525972590,	
+-0.377206353535562870,	-0.377160046602137200,	-0.377113738725810670,	-0.377067429906700560,	-0.377021120144921900,	-0.376974809440590420,	-0.376928497793821930,	-0.376882185204732210,	
+-0.376835871673437020,	-0.376789557200052140,	-0.376743241784692540,	-0.376696925427475680,	-0.376650608128516470,	-0.376604289887930770,	-0.376557970705834360,	-0.376511650582342980,	
+-0.376465329517572500,	-0.376419007511637870,	-0.376372684564656560,	-0.376326360676743520,	-0.376280035848014560,	-0.376233710078585580,	-0.376187383368572270,	-0.376141055718090480,	
+-0.376094727127256110,	-0.376048397596184080,	-0.376002067124991850,	-0.375955735713794480,	-0.375909403362707730,	-0.375863070071847550,	-0.375816735841329630,	-0.375770400671269880,	
+-0.375724064561783310,	-0.375677727512987390,	-0.375631389524997190,	-0.375585050597928520,	-0.375538710731897150,	-0.375492369927019070,	-0.375446028183410050,	-0.375399685501185960,	
+-0.375353341880462650,	-0.375306997321355200,	-0.375260651823981000,	-0.375214305388455240,	-0.375167958014893670,	-0.375121609703412240,	-0.375075260454126760,	-0.375028910267153180,	
+-0.374982559142606480,	-0.374936207080604160,	-0.374889854081261350,	-0.374843500144693920,	-0.374797145271017710,	-0.374750789460348680,	-0.374704432712802630,	-0.374658075028495520,	
+-0.374611716407542430,	-0.374565356850060820,	-0.374518996356165810,	-0.374472634925973380,	-0.374426272559599320,	-0.374379909257159580,	-0.374333545018770030,	-0.374287179844545850,	
+-0.374240813734604550,	-0.374194446689061160,	-0.374148078708031680,	-0.374101709791632040,	-0.374055339939978080,	-0.374008969153185770,	-0.373962597431371060,	-0.373916224774649030,	
+-0.373869851183137260,	-0.373823476656950870,	-0.373777101196205770,	-0.373730724801017930,	-0.373684347471503250,	-0.373637969207777750,	-0.373591590009956450,	-0.373545209878157040,	
+-0.373498828812494580,	-0.373452446813085090,	-0.373406063880044440,	-0.373359680013488630,	-0.373313295213533620,	-0.373266909480295390,	-0.373220522813889070,	-0.373174135214432270,	
+-0.373127746682040130,	-0.373081357216828610,	-0.373034966818913680,	-0.372988575488411360,	-0.372942183225437600,	-0.372895790030107530,	-0.372849395902538850,	-0.372803000842846680,	
+-0.372756604851146980,	-0.372710207927555770,	-0.372663810072189020,	-0.372617411285162790,	-0.372571011566593000,	-0.372524610916595720,	-0.372478209335286080,	-0.372431806822781710,	
+-0.372385403379197840,	-0.372338999004650450,	-0.372292593699255600,	-0.372246187463129210,	-0.372199780296387390,	-0.372153372199145290,	-0.372106963171520590,	-0.372060553213628460,	
+-0.372014142325584940,	-0.371967730507506090,	-0.371921317759507930,	-0.371874904081706430,	-0.371828489474217700,	-0.371782073937156900,	-0.371735657470641740,	-0.371689240074787490,	
+-0.371642821749710080,	-0.371596402495525670,	-0.371549982312350200,	-0.371503561200299810,	-0.371457139159489690,	-0.371410716190037520,	-0.371364292292058580,	-0.371317867465668920,	
+-0.371271441710984530,	-0.371225015028121610,	-0.371178587417196120,	-0.371132158878324180,	-0.371085729411620990,	-0.371039299017204340,	-0.370992867695189410,	-0.370946435445692280,	
+-0.370900002268829130,	-0.370853568164715930,	-0.370807133133468860,	-0.370760697175203100,	-0.370714260290036400,	-0.370667822478084050,	-0.370621383739462180,	-0.370574944074286820,	
+-0.370528503482674130,	-0.370482061964740150,	-0.370435619520601060,	-0.370389176150372030,	-0.370342731854170940,	-0.370296286632113000,	-0.370249840484314360,	-0.370203393410891090,	
+-0.370156945411959370,	-0.370110496487635280,	-0.370064046638034110,	-0.370017595863273650,	-0.369971144163469210,	-0.369924691538736860,	-0.369878237989192840,	-0.369831783514953220,	
+-0.369785328116134130,	-0.369738871792851700,	-0.369692414545221280,	-0.369645956373360670,	-0.369599497277385170,	-0.369553037257410900,	-0.369506576313554050,	-0.369460114445930740,	
+-0.369413651654657170,	-0.369367187939849460,	-0.369320723301622970,	-0.369274257740095480,	-0.369227791255382350,	-0.369181323847599720,	-0.369134855516863810,	-0.369088386263290770,	
+-0.369041916086996770,	-0.368995444988097940,	-0.368948972966709700,	-0.368902500022949830,	-0.368856026156933750,	-0.368809551368777580,	-0.368763075658597510,	-0.368716599026509770,	
+-0.368670121472630560,	-0.368623642997075170,	-0.368577163599961510,	-0.368530683281404980,	-0.368484202041521710,	-0.368437719880427950,	-0.368391236798239870,	-0.368344752795073730,	
+-0.368298267871045690,	-0.368251782026271120,	-0.368205295260867980,	-0.368158807574951560,	-0.368112318968638160,	-0.368065829442043910,	-0.368019338995285160,	-0.367972847628477980,	
+-0.367926355341737900,	-0.367879862135182760,	-0.367833368008927960,	-0.367786872963089760,	-0.367740376997784340,	-0.367693880113127980,	-0.367647382309236940,	-0.367600883586227440,	
+-0.367554383944214910,	-0.367507883383317250,	-0.367461381903649850,	-0.367414879505329030,	-0.367368376188471010,	-0.367321871953192050,	-0.367275366799608370,	-0.367228860727835500,	
+-0.367182353737991240,	-0.367135845830191150,	-0.367089337004551430,	-0.367042827261188360,	-0.366996316600218250,	-0.366949805021757340,	-0.366903292525921910,	-0.366856779112827380,	
+-0.366810264782591770,	-0.366763749535330530,	-0.366717233371159860,	-0.366670716290196150,	-0.366624198292555600,	-0.366577679378354620,	-0.366531159547709370,	-0.366484638800735450,	
+-0.366438117137550760,	-0.366391594558270750,	-0.366345071063011730,	-0.366298546651890100,	-0.366252021325022050,	-0.366205495082523980,	-0.366158967924512140,	-0.366112439851102090,	
+-0.366065910862411750,	-0.366019380958556630,	-0.365972850139653030,	-0.365926318405817350,	-0.365879785757165840,	-0.365833252193814910,	-0.365786717715880010,	-0.365740182323479100,	
+-0.365693646016727770,	-0.365647108795742300,	-0.365600570660639110,	-0.365554031611534440,	-0.365507491648544740,	-0.365460950771786250,	-0.365414408981374620,	-0.365367866277427730,	
+-0.365321322660061230,	-0.365274778129391410,	-0.365228232685534620,	-0.365181686328607260,	-0.365135139058725690,	-0.365088590876005430,	-0.365042041780564540,	-0.364995491772518550,	
+-0.364948940851983820,	-0.364902389019076730,	-0.364855836273913710,	-0.364809282616611050,	-0.364762728047285210,	-0.364716172566051710,	-0.364669616173028620,	-0.364623058868331460,	
+-0.364576500652076640,	-0.364529941524380620,	-0.364483381485359750,	-0.364436820535130380,	-0.364390258673808140,	-0.364343695901511110,	-0.364297132218354860,	-0.364250567624455730,	
+-0.364204002119930200,	-0.364157435704894670,	-0.364110868379465550,	-0.364064300143759230,	-0.364017730997891360,	-0.363971160941979950,	-0.363924589976140690,	-0.363878018100489920,	
+-0.363831445315144160,	-0.363784871620219720,	-0.363738297015833160,	-0.363691721502100830,	-0.363645145079138370,	-0.363598567747063840,	-0.363551989505992930,	-0.363505410356042060,	
+-0.363458830297327620,	-0.363412249329966130,	-0.363365667454074000,	-0.363319084669767760,	-0.363272500977162900,	-0.363225916376377690,	-0.363179330867527630,	-0.363132744450729240,	
+-0.363086157126099040,	-0.363039568893753440,	-0.362992979753808900,	-0.362946389706381050,	-0.362899798751588120,	-0.362853206889545640,	-0.362806614120370190,	-0.362760020444178160,	
+-0.362713425861086070,	-0.362666830371210450,	-0.362620233974667750,	-0.362573636671573660,	-0.362527038462046260,	-0.362480439346201280,	-0.362433839324155180,	-0.362387238396024550,	
+-0.362340636561925780,	-0.362294033821975390,	-0.362247430176289130,	-0.362200825624985120,	-0.362154220168179050,	-0.362107613805987380,	-0.362061006538526740,	-0.362014398365913540,	
+-0.361967789288264400,	-0.361921179305695730,	-0.361874568418323270,	-0.361827956626265270,	-0.361781343929637340,	-0.361734730328556080,	-0.361688115823137980,	-0.361641500413499630,	
+-0.361594884099757490,	-0.361548266882027290,	-0.361501648760427290,	-0.361455029735073150,	-0.361408409806081410,	-0.361361788973568690,	-0.361315167237651500,	-0.361268544598446370,	
+-0.361221921056069870,	-0.361175296610637740,	-0.361128671262268220,	-0.361082045011076990,	-0.361035417857180680,	-0.360988789800695820,	-0.360942160841738970,	-0.360895530980426760,	
+-0.360848900216875660,	-0.360802268551201510,	-0.360755635983522560,	-0.360709002513954440,	-0.360662368142613880,	-0.360615732869617340,	-0.360569096695081530,	-0.360522459619122940,	
+-0.360475821641858210,	-0.360429182763403130,	-0.360382542983875900,	-0.360335902303392300,	-0.360289260722068900,	-0.360242618240022410,	-0.360195974857369370,	-0.360149330574226380,	
+-0.360102685390709220,	-0.360056039306936190,	-0.360009392323023090,	-0.359962744439086490,	-0.359916095655243020,	-0.359869445971609300,	-0.359822795388301970,	-0.359776143905437720,	
+-0.359729491523132220,	-0.359682838241503820,	-0.359636184060668330,	-0.359589528980742370,	-0.359542873001842570,	-0.359496216124085610,	-0.359449558347588130,	-0.359402899672465910,	
+-0.359356240098837270,	-0.359309579626818030,	-0.359262918256524840,	-0.359216255988074380,	-0.359169592821583230,	-0.359122928757168110,	-0.359076263794945730,	-0.359029597935031810,	
+-0.358982931177544710,	-0.358936263522600270,	-0.358889594970315250,	-0.358842925520806160,	-0.358796255174189780,	-0.358749583930582820,	-0.358702911790101000,	-0.358656238752862730,	
+-0.358609564818983930,	-0.358562889988581160,	-0.358516214261771160,	-0.358469537638670680,	-0.358422860119396280,	-0.358376181704064820,	-0.358329502392791990,	-0.358282822185696290,	
+-0.358236141082893530,	-0.358189459084500390,	-0.358142776190633620,	-0.358096092401409880,	-0.358049407716945930,	-0.358002722137358510,	-0.357956035662763410,	-0.357909348293279030,	
+-0.357862660029021280,	-0.357815970870106910,	-0.357769280816652600,	-0.357722589868775090,	-0.357675898026591110,	-0.357629205290217410,	-0.357582511659769840,	-0.357535817135366810,	
+-0.357489121717124270,	-0.357442425405158910,	-0.357395728199587480,	-0.357349030100526710,	-0.357302331108093400,	-0.357255631222403390,	-0.357208930443575160,	-0.357162228771724600,	
+-0.357115526206968510,	-0.357068822749423530,	-0.357022118399206560,	-0.356975413156434270,	-0.356928707021223420,	-0.356881999993690020,	-0.356835292073952430,	-0.356788583262126590,	
+-0.356741873558329310,	-0.356695162962677340,	-0.356648451475287450,	-0.356601739096276460,	-0.356555025825760260,	-0.356508311663857380,	-0.356461596610683660,	-0.356414880666355960,	
+-0.356368163830991120,	-0.356321446104705790,	-0.356274727487616900,	-0.356228007979841170,	-0.356181287581494590,	-0.356134566292695630,	-0.356087844113560260,	-0.356041121044205270,	
+-0.355994397084747450,	-0.355947672235303660,	-0.355900946495990690,	-0.355854219866924500,	-0.355807492348223620,	-0.355760763940004000,	-0.355714034642382490,	-0.355667304455475900,	
+-0.355620573379401010,	-0.355573841414274730,	-0.355527108560213800,	-0.355480374817334300,	-0.355433640185754680,	-0.355386904665590970,	-0.355340168256959970,	-0.355293430959978560,	
+-0.355246692774763620,	-0.355199953701431930,	-0.355153213740100340,	-0.355106472890884870,	-0.355059731153904050,	-0.355012988529273930,	-0.354966245017111330,	-0.354919500617533080,	
+-0.354872755330656100,	-0.354826009156597230,	-0.354779262095473390,	-0.354732514147400480,	-0.354685765312497180,	-0.354639015590879460,	-0.354592264982664160,	-0.354545513487968260,	
+-0.354498761106908530,	-0.354452007839601900,	-0.354405253686164430,	-0.354358498646714650,	-0.354311742721368620,	-0.354264985910243250,	-0.354218228213455390,	-0.354171469631122000,	
+-0.354124710163359890,	-0.354077949810286060,	-0.354031188572016490,	-0.353984426448669790,	-0.353937663440361980,	-0.353890899547210090,	-0.353844134769330910,	-0.353797369106841340,	
+-0.353750602559858410,	-0.353703835128498120,	-0.353657066812879120,	-0.353610297613117410,	-0.353563527529329960,	-0.353516756561633730,	-0.353469984710145570,	-0.353423211974982440,	
+-0.353376438356261310,	-0.353329663854098200,	-0.353282888468611830,	-0.353236112199918180,	-0.353189335048134270,	-0.353142557013377050,	-0.353095778095763420,	-0.353048998295410370,	
+-0.353002217612433940,	-0.352955436046952840,	-0.352908653599083130,	-0.352861870268941780,	-0.352815086056645740,	-0.352768300962312040,	-0.352721514986057530,	-0.352674728127999270,	
+-0.352627940388253350,	-0.352581151766938440,	-0.352534362264170560,	-0.352487571880066850,	-0.352440780614744210,	-0.352393988468319600,	-0.352347195440910030,	-0.352300401532631650,	
+-0.352253606743603060,	-0.352206811073940470,	-0.352160014523760830,	-0.352113217093181220,	-0.352066418782318540,	-0.352019619591289750,	-0.351972819520211980,	-0.351926018569202140,	
+-0.351879216738376410,	-0.351832414027853540,	-0.351785610437749530,	-0.351738805968181580,	-0.351692000619266590,	-0.351645194391121570,	-0.351598387283863560,	-0.351551579297608770,	
+-0.351504770432475850,	-0.351457960688581040,	-0.351411150066041340,	-0.351364338564973730,	-0.351317526185495280,	-0.351270712927722990,	-0.351223898791773960,	-0.351177083777764300,	
+-0.351130267885812810,	-0.351083451116035620,	-0.351036633468549850,	-0.350989814943472420,	-0.350942995540920510,	-0.350896175261011130,	-0.350849354103860420,	-0.350802532069587170,	
+-0.350755709158307620,	-0.350708885370138780,	-0.350662060705197730,	-0.350615235163601550,	-0.350568408745467240,	-0.350521581450911950,	-0.350474753280051840,	-0.350427924233005670,	
+-0.350381094309889730,	-0.350334263510821030,	-0.350287431835916710,	-0.350240599285293770,	-0.350193765859069310,	-0.350146931557359650,	-0.350100096380283440,	-0.350053260327957030,	
+-0.350006423400497480,	-0.349959585598021870,	-0.349912746920647280,	-0.349865907368490820,	-0.349819066941669590,	-0.349772225640299860,	-0.349725383464500440,	-0.349678540414387510,	
+-0.349631696490078250,	-0.349584851691689740,	-0.349538006019339100,	-0.349491159473143460,	-0.349444312053219070,	-0.349397463759684780,	-0.349350614592656760,	-0.349303764552252260,	
+-0.349256913638588300,	-0.349210061851782110,	-0.349163209191950710,	-0.349116355659211340,	-0.349069501253681020,	-0.349022645975476160,	-0.348975789824715550,	-0.348928932801515380,	
+-0.348882074905992930,	-0.348835216138265290,	-0.348788356498449640,	-0.348741495986663040,	-0.348694634603021910,	-0.348647772347644990,	-0.348600909220648680,	-0.348554045222150060,	
+-0.348507180352266350,	-0.348460314611114650,	-0.348413447998812190,	-0.348366580515476140,	-0.348319712161222760,	-0.348272842936171000,	-0.348225972840437050,	-0.348179101874138200,	
+-0.348132230037391630,	-0.348085357330314430,	-0.348038483753023880,	-0.347991609305636270,	-0.347944733988270470,	-0.347897857801042820,	-0.347850980744070560,	-0.347804102817470820,	
+-0.347757224021360830,	-0.347710344355857790,	-0.347663463821078880,	-0.347616582417140500,	-0.347569700144161440,	-0.347522817002258180,	-0.347475932991547890,	-0.347429048112147700,	
+-0.347382162364174960,	-0.347335275747746750,	-0.347288388262979590,	-0.347241499909992260,	-0.347194610688901170,	-0.347147720599823570,	-0.347100829642876640,	-0.347053937818177670,	
+-0.347007045125843790,	-0.346960151565992360,	-0.346913257138739720,	-0.346866361844204770,	-0.346819465682503880,	-0.346772568653754390,	-0.346725670758073420,	-0.346678771995578280,	
+-0.346631872366386210,	-0.346584971870613660,	-0.346538070508379480,	-0.346491168279800140,	-0.346444265184992830,	-0.346397361224074940,	-0.346350456397163610,	-0.346303550704376130,	
+-0.346256644145829800,	-0.346209736721641790,	-0.346162828431928690,	-0.346115919276809290,	-0.346069009256400110,	-0.346022098370818430,	-0.345975186620181510,	-0.345928274004606570,	
+-0.345881360524210980,	-0.345834446179111190,	-0.345787530969426050,	-0.345740614895272140,	-0.345693697956766690,	-0.345646780154026940,	-0.345599861487170260,	-0.345552941956313970,	
+-0.345506021561575280,	-0.345459100303070750,	-0.345412178180919240,	-0.345365255195237310,	-0.345318331346142260,	-0.345271406633751390,	-0.345224481058181990,	-0.345177554619551350,	
+-0.345130627317976000,	-0.345083699153574950,	-0.345036770126464660,	-0.344989840236762440,	-0.344942909484585560,	-0.344895977870051500,	-0.344849045393277430,	-0.344802112054380770,	
+-0.344755177853477980,	-0.344708242790688070,	-0.344661306866127560,	-0.344614370079913800,	-0.344567432432164140,	-0.344520493922995830,	-0.344473554552526320,	-0.344426614320872130,	
+-0.344379673228152160,	-0.344332731274483050,	-0.344285788459982140,	-0.344238844784766740,	-0.344191900248954190,	-0.344144954852661940,	-0.344098008596007250,	-0.344051061479106750,	
+-0.344004113502079430,	-0.343957164665041780,	-0.343910214968111250,	-0.343863264411405190,	-0.343816312995041010,	-0.343769360719136000,	-0.343722407583806730,	-0.343675453589172290,	
+-0.343628498735349230,	-0.343581543022454920,	-0.343534586450606750,	-0.343487629019922140,	-0.343440670730518430,	-0.343393711582513030,	-0.343346751576022510,	-0.343299790711166010,	
+-0.343252828988059980,	-0.343205866406821880,	-0.343158902967569120,	-0.343111938670419110,	-0.343064973515489260,	-0.343018007502896960,	-0.342971040632758790,	-0.342924072905193890,	
+-0.342877104320318820,	-0.342830134878250980,	-0.342783164579107790,	-0.342736193423006650,	-0.342689221410065080,	-0.342642248540400430,	-0.342595274814129320,	-0.342548300231370890,	
+-0.342501324792241710,	-0.342454348496859180,	-0.342407371345340830,	-0.342360393337803990,	-0.342313414474366200,	-0.342266434755144010,	-0.342219454180256620,	-0.342172472749820540,	
+-0.342125490463953350,	-0.342078507322772400,	-0.342031523326395140,	-0.341984538474939090,	-0.341937552768521720,	-0.341890566207259660,	-0.341843578791271970,	-0.341796590520675350,	
+-0.341749601395587240,	-0.341702611416125120,	-0.341655620582406510,	-0.341608628894548790,	-0.341561636352668730,	-0.341514642956885380,	-0.341467648707315440,	-0.341420653604076360,	
+-0.341373657647285670,	-0.341326660837060760,	-0.341279663173519270,	-0.341232664656778590,	-0.341185665286955490,	-0.341138665064168960,	-0.341091663988535800,	-0.341044662060173530,	
+-0.340997659279199560,	-0.340950655645731460,	-0.340903651159886690,	-0.340856645821781990,	-0.340809639631536490,	-0.340762632589266870,	-0.340715624695090700,	-0.340668615949125450,	
+-0.340621606351488690,	-0.340574595902297880,	-0.340527584601670650,	-0.340480572449723570,	-0.340433559446575880,	-0.340386545592344330,	-0.340339530887146360,	-0.340292515331099610,	
+-0.340245498924321540,	-0.340198481666929790,	-0.340151463559041740,	-0.340104444600774270,	-0.340057424792246490,	-0.340010404133575140,	-0.339963382624877800,	-0.339916360266272030,	
+-0.339869337057875310,	-0.339822312999805250,	-0.339775288092179440,	-0.339728262335114550,	-0.339681235728729880,	-0.339634208273142060,	-0.339587179968468770,	-0.339540150814827520,	
+-0.339493120812335900,	-0.339446089961111420,	-0.339399058261270930,	-0.339352025712933660,	-0.339304992316216250,	-0.339257958071236430,	-0.339210922978111670,	-0.339163887036959600,	
+-0.339116850247897840,	-0.339069812611043910,	-0.339022774126514660,	-0.338975734794429330,	-0.338928694614904600,	-0.338881653588058160,	-0.338834611714007580,	-0.338787568992870490,	
+-0.338740525424764460,	-0.338693481009806290,	-0.338646435748115260,	-0.338599389639808120,	-0.338552342685002510,	-0.338505294883816090,	-0.338458246236366390,	-0.338411196742771040,	
+-0.338364146403147770,	-0.338317095217613270,	-0.338270043186286840,	-0.338222990309285320,	-0.338175936586726340,	-0.338128882018727480,	-0.338081826605406480,	-0.338034770346880840,	
+-0.337987713243267480,	-0.337940655294685700,	-0.337893596501252220,	-0.337846536863084800,	-0.337799476380301000,	-0.337752415053018560,	-0.337705352881355060,	-0.337658289865428120,	
+-0.337611226005354700,	-0.337564161301254000,	-0.337517095753242900,	-0.337470029361439110,	-0.337422962125960180,	-0.337375894046923920,	-0.337328825124447840,	-0.337281755358649740,	
+-0.337234684749646460,	-0.337187613297557250,	-0.337140541002499020,	-0.337093467864589440,	-0.337046393883946190,	-0.336999319060686920,	-0.336952243394929410,	-0.336905166886791230,	
+-0.336858089536389350,	-0.336811011343843060,	-0.336763932309269260,	-0.336716852432785600,	-0.336669771714509850,	-0.336622690154559650,	-0.336575607753052670,	-0.336528524510105900,	
+-0.336481440425838660,	-0.336434355500367770,	-0.336387269733811060,	-0.336340183126286110,	-0.336293095677910710,	-0.336246007388802610,	-0.336198918259079490,	-0.336151828288858200,	
+-0.336104737478258200,	-0.336057645827396330,	-0.336010553336390410,	-0.335963460005358040,	-0.335916365834417030,	-0.335869270823685120,	-0.335822174973279210,	-0.335775078283318710,	
+-0.335727980753920460,	-0.335680882385202270,	-0.335633783177281930,	-0.335586683130277060,	-0.335539582244305520,	-0.335492480519485050,	-0.335445377955932490,	-0.335398274553767360,	
+-0.335351170313106520,	-0.335304065234067750,	-0.335256959316768850,	-0.335209852561327510,	-0.335162744967861580,	-0.335115636536487960,	-0.335068527267326060,	-0.335021417160492830,	
+-0.334974306216106080,	-0.334927194434283540,	-0.334880081815143000,	-0.334832968358802330,	-0.334785854065379140,	-0.334738738934990570,	-0.334691622967755950,	-0.334644506163792270,	
+-0.334597388523217300,	-0.334550270046148900,	-0.334503150732704810,	-0.334456030583002830,	-0.334408909597160800,	-0.334361787775295630,	-0.334314665117526890,	-0.334267541623971430,	
+-0.334220417294747110,	-0.334173292129971770,	-0.334126166129763200,	-0.334079039294239210,	-0.334031911623517640,	-0.333984783117715400,	-0.333937653776952110,	-0.333890523601344640,	
+-0.333843392591010870,	-0.333796260746068610,	-0.333749128066635700,	-0.333701994552830010,	-0.333654860204768420,	-0.333607725022570580,	-0.333560589006353440,	-0.333513452156234790,	
+-0.333466314472332490,	-0.333419175954764450,	-0.333372036603648450,	-0.333324896419102350,	-0.333277755401243210,	-0.333230613550190460,	-0.333183470866061200,	-0.333136327348973300,	
+-0.333089182999044550,	-0.333042037816392860,	-0.332994891801136060,	-0.332947744953391190,	-0.332900597273277810,	-0.332853448760912880,	-0.332806299416414380,	-0.332759149239900130,	
+-0.332711998231488000,	-0.332664846391295900,	-0.332617693719441660,	-0.332570540216042380,	-0.332523385881217550,	-0.332476230715084250,	-0.332429074717760400,	-0.332381917889363830,	
+-0.332334760230012460,	-0.332287601739824250,	-0.332240442418916150,	-0.332193282267407800,	-0.332146121285416260,	-0.332098959473059400,	-0.332051796830455100,	-0.332004633357721350,	
+-0.331957469054976030,	-0.331910303922337000,	-0.331863137959921390,	-0.331815971167848780,	-0.331768803546236220,	-0.331721635095201690,	-0.331674465814863040,	-0.331627295705338280,	
+-0.331580124766745200,	-0.331532952999201880,	-0.331485780402825280,	-0.331438606977735080,	-0.331391432724048420,	-0.331344257641883130,	-0.331297081731357190,	-0.331249904992588550,	
+-0.331202727425695180,	-0.331155549030794920,	-0.331108369808005010,	-0.331061189757445030,	-0.331014008879232050,	-0.330966827173484020,	-0.330919644640318920,	-0.330872461279854760,	
+-0.330825277092209440,	-0.330778092077500030,	-0.330730906235846280,	-0.330683719567365250,	-0.330636532072174920,	-0.330589343750393280,	-0.330542154602138260,	-0.330494964627527870,	
+-0.330447773826680060,	-0.330400582199711970,	-0.330353389746743280,	-0.330306196467891060,	-0.330259002363273440,	-0.330211807433008260,	-0.330164611677213560,	-0.330117415096007340,	
+-0.330070217689506730,	-0.330023019457831410,	-0.329975820401098570,	-0.329928620519426170,	-0.329881419812932230,	-0.329834218281734700,	-0.329787015925951670,	-0.329739812745701080,	
+-0.329692608741100120,	-0.329645403912268490,	-0.329598198259323350,	-0.329550991782382670,	-0.329503784481564590,	-0.329456576356987000,	-0.329409367408767970,	-0.329362157637024640,	
+-0.329314947041876800,	-0.329267735623441640,	-0.329220523381837050,	-0.329173310317181220,	-0.329126096429592120,	-0.329078881719187700,	-0.329031666186086150,	-0.328984449830404590,	
+-0.328937232652262710,	-0.328890014651777750,	-0.328842795829067780,	-0.328795576184250820,	-0.328748355717444870,	-0.328701134428768080,	-0.328653912318338460,	-0.328606689386273190,	
+-0.328559465632692060,	-0.328512241057712260,	-0.328465015661451860,	-0.328417789444028880,	-0.328370562405561510,	-0.328323334546167630,	-0.328276105865965510,	-0.328228876365072250,	
+-0.328181646043607610,	-0.328134414901688880,	-0.328087182939434120,	-0.328039950156961410,	-0.327992716554388770,	-0.327945482131834390,	-0.327898246889415430,	-0.327851010827251770,	
+-0.327803773945460510,	-0.327756536244159850,	-0.327709297723467800,	-0.327662058383502540,	-0.327614818224382150,	-0.327567577246224710,	-0.327520335449147440,	-0.327473092833270200,	
+-0.327425849398710280,	-0.327378605145585640,	-0.327331360074014590,	-0.327284114184115070,	-0.327236867476005280,	-0.327189619949802500,	-0.327142371605626480,	-0.327095122443594570,	
+-0.327047872463824830,	-0.327000621666435400,	-0.326953370051544400,	-0.326906117619270020,	-0.326858864369730330,	-0.326811610303042620,	-0.326764355419326750,	-0.326717099718700000,	
+-0.326669843201280450,	-0.326622585867186340,	-0.326575327716535750,	-0.326528068749446840,	-0.326480808966036930,	-0.326433548366425800,	-0.326386286950730850,	-0.326339024719070170,	
+-0.326291761671561880,	-0.326244497808324260,	-0.326197233129475350,	-0.326149967635133380,	-0.326102701325415630,	-0.326055434200441970,	-0.326008166260329750,	-0.325960897505197080,	
+-0.325913627935162150,	-0.325866357550343210,	-0.325819086350858320,	-0.325771814336824890,	-0.325724541508362770,	-0.325677267865589310,	-0.325629993408622700,	-0.325582718137581050,	
+-0.325535442052582670,	-0.325488165153745620,	-0.325440887441188210,	-0.325393608915028550,	-0.325346329575384060,	-0.325299049422374530,	-0.325251768456117420,	-0.325204486676730850,	
+-0.325157204084333130,	-0.325109920679042370,	-0.325062636460976770,	-0.325015351430253780,	-0.324968065586993260,	-0.324920778931312550,	-0.324873491463329890,	-0.324826203183163520,	
+-0.324778914090931630,	-0.324731624186752440,	-0.324684333470744210,	-0.324637041943024280,	-0.324589749603712620,	-0.324542456452926560,	-0.324495162490784420,	-0.324447867717404300,	
+-0.324400572132904570,	-0.324353275737403360,	-0.324305978531018170,	-0.324258680513868800,	-0.324211381686072770,	-0.324164082047748330,	-0.324116781599013640,	-0.324069480339987000,	
+-0.324022178270786660,	-0.323974875391530860,	-0.323927571702337050,	-0.323880267203325130,	-0.323832961894612580,	-0.323785655776317570,	-0.323738348848558450,	-0.323691041111453470,	
+-0.323643732565120910,	-0.323596423209678130,	-0.323549113045245140,	-0.323501802071939400,	-0.323454490289879100,	-0.323407177699182650,	-0.323359864299968210,	-0.323312550092354100,	
+-0.323265235076458660,	-0.323217919252399230,	-0.323170602620295900,	-0.323123285180266010,	-0.323075966932427960,	-0.323028647876899940,	-0.322981328013800310,	-0.322934007343247400,	
+-0.322886685865358620,	-0.322839363580253950,	-0.322792040488050880,	-0.322744716588867660,	-0.322697391882822700,	-0.322650066370034290,	-0.322602740050620670,	-0.322555412924700190,	
+-0.322508084992391200,	-0.322460756253811150,	-0.322413426709080080,	-0.322366096358315420,	-0.322318765201635490,	-0.322271433239158690,	-0.322224100471003310,	-0.322176766897287640,	
+-0.322129432518129200,	-0.322082097333648070,	-0.322034761343961700,	-0.321987424549188380,	-0.321940086949446540,	-0.321892748544854450,	-0.321845409335530520,	-0.321798069321593050,	
+-0.321750728503159560,	-0.321703386880350110,	-0.321656044453282160,	-0.321608701222074130,	-0.321561357186844310,	-0.321514012347711150,	-0.321466666704792960,	-0.321419320258207190,	
+-0.321371973008074020,	-0.321324624954510920,	-0.321277276097636230,	-0.321229926437568370,	-0.321182575974425680,	-0.321135224708326560,	-0.321087872639389370,	-0.321040519767731680,	
+-0.320993166093473500,	-0.320945811616732410,	-0.320898456337626810,	-0.320851100256275060,	-0.320803743372795550,	-0.320756385687306690,	-0.320709027199926000,	-0.320661667910773610,	
+-0.320614307819967080,	-0.320566946927624720,	-0.320519585233865030,	-0.320472222738806380,	-0.320424859442567160,	-0.320377495345265770,	-0.320330130447019860,	-0.320282764747949420,	
+-0.320235398248172100,	-0.320188030947806230,	-0.320140662846970350,	-0.320093293945782730,	-0.320045924244361960,	-0.319998553742825490,	-0.319951182441293500,	-0.319903810339883520,	
+-0.319856437438714060,	-0.319809063737903470,	-0.319761689237570260,	-0.319714313937832780,	-0.319666937838809560,	-0.319619560940618940,	-0.319572183243378600,	-0.319524804747208680,	
+-0.319477425452226740,	-0.319430045358551180,	-0.319382664466300540,	-0.319335282775593250,	-0.319287900286547740,	-0.319240516999281690,	-0.319193132913915100,	-0.319145748030565720,	
+-0.319098362349352020,	-0.319050975870392330,	-0.319003588593805230,	-0.318956200519709190,	-0.318908811648222600,	-0.318861421979463160,	-0.318814031513551030,	-0.318766640250603810,	
+-0.318719248190739990,	-0.318671855334078050,	-0.318624461680736440,	-0.318577067230833680,	-0.318529671984487450,	-0.318482275941817830,	-0.318434879102942550,	-0.318387481467980070,	
+-0.318340083037048920,	-0.318292683810267540,	-0.318245283787754460,	-0.318197882969628140,	-0.318150481356006260,	-0.318103078947009070,	-0.318055675742754170,	-0.318008271743360050,	
+-0.317960866948945260,	-0.317913461359628340,	-0.317866054975527720,	-0.317818647796761110,	-0.317771239823448790,	-0.317723831055708340,	-0.317676421493658270,	-0.317629011137417210,	
+-0.317581599987103560,	-0.317534188042835950,	-0.317486775304732850,	-0.317439361772911990,	-0.317391947447493550,	-0.317344532328595270,	-0.317297116416335620,	-0.317249699710833220,	
+-0.317202282212206590,	-0.317154863920574180,	-0.317107444836053800,	-0.317060024958765670,	-0.317012604288827440,	-0.316965182826357720,	-0.316917760571475080,	-0.316870337524298000,	
+-0.316822913684945080,	-0.316775489053534860,	-0.316728063630185960,	-0.316680637415016010,	-0.316633210408145350,	-0.316585782609691610,	-0.316538354019773480,	-0.316490924638509420,	
+-0.316443494466018050,	-0.316396063502418000,	-0.316348631747826900,	-0.316301199202365050,	-0.316253765866150230,	-0.316206331739300960,	-0.316158896821935930,	-0.316111461114173600,	
+-0.316064024616132640,	-0.316016587327931590,	-0.315969149249688270,	-0.315921710381522890,	-0.315874270723553230,	-0.315826830275897920,	-0.315779389038675530,	-0.315731947012004630,	
+-0.315684504196003910,	-0.315637060590791050,	-0.315589616196486460,	-0.315542171013207750,	-0.315494725041073620,	-0.315447278280202690,	-0.315399830730713590,	-0.315352382392724890,	
+-0.315304933266355230,	-0.315257483351722380,	-0.315210032648946700,	-0.315162581158145880,	-0.315115128879438660,	-0.315067675812943590,	-0.315020221958779380,	-0.314972767317064580,	
+-0.314925311887917000,	-0.314877855671457040,	-0.314830398667802380,	-0.314782940877071760,	-0.314735482299383750,	-0.314688022934857090,	-0.314640562783610360,	-0.314593101845762170,	
+-0.314545640121430440,	-0.314498177610735450,	-0.314450714313794950,	-0.314403250230727740,	-0.314355785361652370,	-0.314308319706687540,	-0.314260853265951930,	-0.314213386039563340,	
+-0.314165918027642100,	-0.314118449230306070,	-0.314070979647673940,	-0.314023509279864330,	-0.313976038126995980,	-0.313928566189187520,	-0.313881093466557680,	-0.313833619959224210,	
+-0.313786145667307560,	-0.313738670590925530,	-0.313691194730196850,	-0.313643718085240160,	-0.313596240656174200,	-0.313548762443117580,	-0.313501283446189110,	-0.313453803665506570,	
+-0.313406323101190380,	-0.313358841753358370,	-0.313311359622129250,	-0.313263876707621740,	-0.313216393009954520,	-0.313168908529246340,	-0.313121423265615870,	-0.313073937219181030,	
+-0.313026450390062160,	-0.312978962778377170,	-0.312931474384244790,	-0.312883985207783710,	-0.312836495249112670,	-0.312789004508350400,	-0.312741512985614760,	-0.312694020681026200,	
+-0.312646527594702570,	-0.312599033726762620,	-0.312551539077325080,	-0.312504043646508690,	-0.312456547434432240,	-0.312409050441214360,	-0.312361552666973070,	-0.312314054111828670,	
+-0.312266554775899210,	-0.312219054659303330,	-0.312171553762159770,	-0.312124052084587380,	-0.312076549626704840,	-0.312029046388630100,	-0.311981542370483590,	-0.311934037572383190,	
+-0.311886531994447770,	-0.311839025636795940,	-0.311791518499546560,	-0.311744010582818420,	-0.311696501886730200,	-0.311648992411399930,	-0.311601482156948000,	-0.311553971123492370,	
+-0.311506459311151840,	-0.311458946720045150,	-0.311411433350291090,	-0.311363919202008400,	-0.311316404275315100,	-0.311268888570331640,	-0.311221372087175980,	-0.311173854825966880,	
+-0.311126336786823110,	-0.311078817969863530,	-0.311031298375206880,	-0.310983778002972000,	-0.310936256853276800,	-0.310888734926241860,	-0.310841212221985020,	-0.310793688740625180,	
+-0.310746164482281150,	-0.310698639447071660,	-0.310651113635115610,	-0.310603587046531740,	-0.310556059681438120,	-0.310508531539955110,	-0.310461002622200830,	-0.310413472928294020,	
+-0.310365942458353530,	-0.310318411212498200,	-0.310270879190846840,	-0.310223346393518280,	-0.310175812820630500,	-0.310128278472304010,	-0.310080743348656870,	-0.310033207449807830,	
+-0.309985670775875800,	-0.309938133326979610,	-0.309890595103238020,	-0.309843056104769140,	-0.309795516331693500,	-0.309747975784129050,	-0.309700434462194640,	-0.309652892366009120,	
+-0.309605349495691410,	-0.309557805851360280,	-0.309510261433134700,	-0.309462716241132580,	-0.309415170275474550,	-0.309367623536278560,	-0.309320076023663510,	-0.309272527737748270,	
+-0.309224978678651730,	-0.309177428846492740,	-0.309129878241389320,	-0.309082326863462100,	-0.309034774712828970,	-0.308987221789608970,	-0.308939668093920930,	-0.308892113625883650,	
+-0.308844558385616140,	-0.308797002373237210,	-0.308749445588864970,	-0.308701888032619940,	-0.308654329704620150,	-0.308606770604984590,	-0.308559210733832080,	-0.308511650091281560,	
+-0.308464088677451900,	-0.308416526492461150,	-0.308368963536429950,	-0.308321399809476370,	-0.308273835311719260,	-0.308226270043277570,	-0.308178704004270170,	-0.308131137194816050,	
+-0.308083569615034080,	-0.308036001265042330,	-0.307988432144961410,	-0.307940862254909460,	-0.307893291595005340,	-0.307845720165367990,	-0.307798147966116320,	-0.307750574997369240,	
+-0.307703001259245770,	-0.307655426751863970,	-0.307607851475344420,	-0.307560275429805240,	-0.307512698615365400,	-0.307465121032143800,	-0.307417542680259390,	-0.307369963559831150,	
+-0.307322383670977970,	-0.307274803013817990,	-0.307227221588471880,	-0.307179639395057660,	-0.307132056433694340,	-0.307084472704500950,	-0.307036888207596340,	-0.306989302943099510,	
+-0.306941716911128540,	-0.306894130111804160,	-0.306846542545244460,	-0.306798954211568390,	-0.306751365110894960,	-0.306703775243343080,	-0.306656184609031820,	-0.306608593208080040,	
+-0.306561001040605960,	-0.306513408106730220,	-0.306465814406570950,	-0.306418219940247150,	-0.306370624707877790,	-0.306323028709581890,	-0.306275431945478400,	-0.306227834415685460,	
+-0.306180236120323800,	-0.306132637059511600,	-0.306085037233367770,	-0.306037436642011330,	-0.305989835285561280,	-0.305942233164136710,	-0.305894630277856520,	-0.305847026626838880,	
+-0.305799422211204600,	-0.305751817031071680,	-0.305704211086559260,	-0.305656604377786300,	-0.305608996904871810,	-0.305561388667934860,	-0.305513779667093590,	-0.305466169902468720,	
+-0.305418559374178440,	-0.305370948082341720,	-0.305323336027077620,	-0.305275723208505210,	-0.305228109626743520,	-0.305180495281911550,	-0.305132880174127430,	-0.305085264303512020,	
+-0.305037647670183430,	-0.304990030274260690,	-0.304942412115862930,	-0.304894793195109090,	-0.304847173512118320,	-0.304799553067009570,	-0.304751931859901130,	-0.304704309890913680,	
+-0.304656687160165420,	-0.304609063667775510,	-0.304561439413862930,	-0.304513814398546690,	-0.304466188621945970,	-0.304418562084179780,	-0.304370934785366310,	-0.304323306725626410,	
+-0.304275677905078150,	-0.304228048323840760,	-0.304180417982033210,	-0.304132786879774690,	-0.304085155017184140,	-0.304037522394379870,	-0.303989889011482610,	-0.303942254868610650,	
+-0.303894619965883070,	-0.303846984303418940,	-0.303799347881337330,	-0.303751710699757370,	-0.303704072758798130,	-0.303656434058577840,	-0.303608794599217360,	-0.303561154380834810,	
+-0.303513513403549430,	-0.303465871667480290,	-0.303418229172746410,	-0.303370585919467030,	-0.303322941907760270,	-0.303275297137747040,	-0.303227651609545570,	-0.303180005323274940,	
+-0.303132358279054330,	-0.303084710477002810,	-0.303037061917239500,	-0.302989412599883550,	-0.302941762525053230,	-0.302894111692869340,	-0.302846460103450180,	-0.302798807756914870,	
+-0.302751154653382480,	-0.302703500792972260,	-0.302655846175803320,	-0.302608190801993860,	-0.302560534671664830,	-0.302512877784934410,	-0.302465220141921790,	-0.302417561742746140,	
+-0.302369902587526610,	-0.302322242676382300,	-0.302274582009432360,	-0.302226920586795180,	-0.302179258408591500,	-0.302131595474939670,	-0.302083931785958880,	-0.302036267341768250,	
+-0.301988602142486910,	-0.301940936188234090,	-0.301893269479128980,	-0.301845602015289820,	-0.301797933796837450,	-0.301750264823890280,	-0.301702595096567490,	-0.301654924614988160,	
+-0.301607253379271520,	-0.301559581389536810,	-0.301511908645903100,	-0.301464235148488750,	-0.301416560897414700,	-0.301368885892799200,	-0.301321210134761540,	-0.301273533623420800,	
+-0.301225856358896260,	-0.301178178341307110,	-0.301130499570771590,	-0.301082820047410720,	-0.301035139771342830,	-0.300987458742687010,	-0.300939776961562600,	-0.300892094428088730,	
+-0.300844411142384640,	-0.300796727104569510,	-0.300749042314761680,	-0.300701356773082130,	-0.300653670479649190,	-0.300605983434582060,	-0.300558295638000020,	-0.300510607090022200,	
+-0.300462917790767840,	-0.300415227740355340,	-0.300367536938905670,	-0.300319845386537110,	-0.300272153083368960,	-0.300224460029520410,	-0.300176766225110750,	-0.300129071670259150,	
+-0.300081376365084860,	-0.300033680309706290,	-0.299985983504244320,	-0.299938285948817440,	-0.299890587643544870,	-0.299842888588545800,	-0.299795188783939510,	-0.299747488229845260,	
+-0.299699786926381440,	-0.299652084873668960,	-0.299604382071826330,	-0.299556678520972730,	-0.299508974221227410,	-0.299461269172709650,	-0.299413563375538700,	-0.299365856829833910,	
+-0.299318149535713560,	-0.299270441493298730,	-0.299222732702707770,	-0.299175023164060030,	-0.299127312877474680,	-0.299079601843071090,	-0.299031890060968420,	-0.298984177531286090,	
+-0.298936464254142440,	-0.298888750229658500,	-0.298841035457952650,	-0.298793319939144260,	-0.298745603673352570,	-0.298697886660696800,	-0.298650168901296360,	-0.298602450395270500,	
+-0.298554731142737670,	-0.298507011143818890,	-0.298459290398632500,	-0.298411568907297970,	-0.298363846669934480,	-0.298316123686661380,	-0.298268399957597960,	-0.298220675482862680,	
+-0.298172950262576560,	-0.298125224296858060,	-0.298077497585826520,	-0.298029770129601250,	-0.297982041928301580,	-0.297934312982046760,	-0.297886583290956130,	-0.297838852855148220,	
+-0.297791121674744030,	-0.297743389749862030,	-0.297695657080621570,	-0.297647923667141990,	-0.297600189509542590,	-0.297552454607942660,	-0.297504718962460780,	-0.297456982573217950,	
+-0.297409245440332700,	-0.297361507563924320,	-0.297313768944112160,	-0.297266029581015560,	-0.297218289474753870,	-0.297170548625446510,	-0.297122807033211920,	-0.297075064698171130,	
+-0.297027321620442710,	-0.296979577800145940,	-0.296931833237400300,	-0.296884087932325010,	-0.296836341885039550,	-0.296788595095662360,	-0.296740847564314510,	-0.296693099291114590,	
+-0.296645350276181890,	-0.296597600519635800,	-0.296549850021595730,	-0.296502098782181030,	-0.296454346801511110,	-0.296406594079704430,	-0.296358840616882170,	-0.296311086413162780,	
+-0.296263331468665680,	-0.296215575783510210,	-0.296167819357815830,	-0.296120062191701890,	-0.296072304285286970,	-0.296024545638692130,	-0.295976786252035940,	-0.295929026125437760,	
+-0.295881265259017030,	-0.295833503652893130,	-0.295785741307185490,	-0.295737978222013480,	-0.295690214397496490,	-0.295642449833753150,	-0.295594684530904540,	-0.295546918489069220,	
+-0.295499151708366600,	-0.295451384188916090,	-0.295403615930837140,	-0.295355846934249100,	-0.295308077199270660,	-0.295260306726022830,	-0.295212535514624230,	-0.295164763565194330,	
+-0.295116990877852480,	-0.295069217452718190,	-0.295021443289910870,	-0.294973668389549860,	-0.294925892751753900,	-0.294878116376644070,	-0.294830339264338880,	-0.294782561414957900,	
+-0.294734782828620480,	-0.294687003505446130,	-0.294639223445554270,	-0.294591442649063510,	-0.294543661116094980,	-0.294495878846767310,	-0.294448095841199910,	-0.294400312099512280,	
+-0.294352527621823900,	-0.294304742408254160,	-0.294256956458922580,	-0.294209169773947790,	-0.294161382353450910,	-0.294113594197550510,	-0.294065805306366220,	-0.294018015680017340,	
+-0.293970225318623490,	-0.293922434222304020,	-0.293874642391177670,	-0.293826849825365500,	-0.293779056524986260,	-0.293731262490159350,	-0.293683467721004290,	-0.293635672217640530,	
+-0.293587875980187650,	-0.293540079008765050,	-0.293492281303491360,	-0.293444482864487880,	-0.293396683691873160,	-0.293348883785766790,	-0.293301083146288170,	-0.293253281773556810,	
+-0.293205479667692280,	-0.293157676828813160,	-0.293109873257040740,	-0.293062068952493650,	-0.293014263915291340,	-0.292966458145553440,	-0.292918651643399310,	-0.292870844408948620,	
+-0.292823036442320770,	-0.292775227743635350,	-0.292727418313011020,	-0.292679608150568980,	-0.292631797256427960,	-0.292583985630707370,	-0.292536173273526880,	-0.292488360185005960,	
+-0.292440546365264060,	-0.292392731814420050,	-0.292344916532594980,	-0.292297100519907650,	-0.292249283776477580,	-0.292201466302424270,	-0.292153648097867310,	-0.292105829162926270,	
+-0.292058009497720590,	-0.292010189102369090,	-0.291962367976992930,	-0.291914546121710860,	-0.291866723536642450,	-0.291818900221907210,	-0.291771076177624710,	-0.291723251403914530,	
+-0.291675425900895350,	-0.291627599668688510,	-0.291579772707412640,	-0.291531945017187320,	-0.291484116598132170,	-0.291436287450366700,	-0.291388457574010500,	-0.291340626969183230,	
+-0.291292795636003470,	-0.291244963574592560,	-0.291197130785069310,	-0.291149297267553180,	-0.291101463022163830,	-0.291053628049020850,	-0.291005792348243750,	-0.290957955919951330,	
+-0.290910118764264870,	-0.290862280881303110,	-0.290814442271185690,	-0.290766602934032110,	-0.290718762869962070,	-0.290670922079095060,	-0.290623080561550780,	-0.290575238317447970,	
+-0.290527395346907910,	-0.290479551650049350,	-0.290431707226991910,	-0.290383862077855210,	-0.290336016202758840,	-0.290288169601822410,	-0.290240322275164770,	-0.290192474222907120,	
+-0.290144625445168280,	-0.290096775942067950,	-0.290048925713725590,	-0.290001074760260990,	-0.289953223081793670,	-0.289905370678443240,	-0.289857517550329460,	-0.289809663697571000,	
+-0.289761809120289260,	-0.289713953818602990,	-0.289666097792631800,	-0.289618241042495390,	-0.289570383568313380,	-0.289522525370205400,	-0.289474666448290290,	-0.289426806802689340,	
+-0.289378946433521360,	-0.289331085340906010,	-0.289283223524963000,	-0.289235360985811870,	-0.289187497723572380,	-0.289139633738364100,	-0.289091769030305920,	-0.289043903599519150,	
+-0.288996037446122620,	-0.288948170570236030,	-0.288900302971979000,	-0.288852434651471200,	-0.288804565608832330,	-0.288756695844181180,	-0.288708825357639140,	-0.288660954149325020,	
+-0.288613082219358550,	-0.288565209567859360,	-0.288517336194947180,	-0.288469462100741590,	-0.288421587285362380,	-0.288373711748928400,	-0.288325835491560930,	-0.288277958513378900,	
+-0.288230080814501970,	-0.288182202395049820,	-0.288134323255142160,	-0.288086443394898690,	-0.288038562814438290,	-0.287990681513882300,	-0.287942799493349670,	-0.287894916752959970,	
+-0.287847033292833010,	-0.287799149113088460,	-0.287751264213846060,	-0.287703378595225430,	-0.287655492257345600,	-0.287607605200327800,	-0.287559717424291040,	-0.287511828929355010,	
+-0.287463939715639330,	-0.287416049783263850,	-0.287368159132348260,	-0.287320267763011390,	-0.287272375675374720,	-0.287224482869557100,	-0.287176589345678300,	-0.287128695103857970,	
+-0.287080800144215940,	-0.287032904466871910,	-0.286985008071945660,	-0.286937110959555990,	-0.286889213129824350,	-0.286841314582869770,	-0.286793415318811860,	-0.286745515337770370,	
+-0.286697614639865150,	-0.286649713225215870,	-0.286601811093942340,	-0.286553908246163390,	-0.286506004682000550,	-0.286458100401572660,	-0.286410195404999570,	-0.286362289692400960,	
+-0.286314383263896630,	-0.286266476119606320,	-0.286218568259649860,	-0.286170659684146120,	-0.286122750393216550,	-0.286074840386980170,	-0.286026929665556600,	-0.285979018229065800,	
+-0.285931106077627390,	-0.285883193211361240,	-0.285835279630386240,	-0.285787365334823910,	-0.285739450324793140,	-0.285691534600413740,	-0.285643618161805560,	-0.285595701009088270,	
+-0.285547783142381770,	-0.285499864561805820,	-0.285451945267479300,	-0.285404025259523800,	-0.285356104538058260,	-0.285308183103202440,	-0.285260260955076170,	-0.285212338093799260,	
+-0.285164414519491480,	-0.285116490232271810,	-0.285068565232261760,	-0.285020639519580340,	-0.284972713094347300,	-0.284924785956682470,	-0.284876858106705650,	-0.284828929544536700,	
+-0.284781000270295460,	-0.284733070284100830,	-0.284685139586074390,	-0.284637208176335090,	-0.284589276055002780,	-0.284541343222197320,	-0.284493409678038430,	-0.284445475422646090,	
+-0.284397540456139130,	-0.284349604778639240,	-0.284301668390265270,	-0.284253731291137180,	-0.284205793481374760,	-0.284157854961097860,	-0.284109915730426320,	-0.284061975789479950,	
+-0.284014035138377810,	-0.283966093777241470,	-0.283918151706189840,	-0.283870208925342870,	-0.283822265434820360,	-0.283774321234742220,	-0.283726376325228240,	-0.283678430706398310,	
+-0.283630484378371520,	-0.283582537341269310,	-0.283534589595210770,	-0.283486641140315740,	-0.283438691976704130,	-0.283390742104495770,	-0.283342791523810590,	-0.283294840234768420,	
+-0.283246888237488280,	-0.283198935532091740,	-0.283150982118697940,	-0.283103027997426650,	-0.283055073168397790,	-0.283007117631731200,	-0.282959161387546900,	-0.282911204435963790,	
+-0.282863246777103510,	-0.282815288411085160,	-0.282767329338028560,	-0.282719369558053660,	-0.282671409071280300,	-0.282623447877828450,	-0.282575485977817950,	-0.282527523371367880,	
+-0.282479560058599920,	-0.282431596039632970,	-0.282383631314587100,	-0.282335665883582110,	-0.282287699746738010,	-0.282239732904174590,	-0.282191765356011040,	-0.282143797102368920,	
+-0.282095828143367260,	-0.282047858479126060,	-0.281999888109765230,	-0.281951917035404680,	-0.281903945256164300,	-0.281855972772164120,	-0.281807999583523090,	-0.281760025690362960,	
+-0.281712051092802730,	-0.281664075790962420,	-0.281616099784961880,	-0.281568123074921070,	-0.281520145660960010,	-0.281472167543197700,	-0.281424188721755840,	-0.281376209196753490,	
+-0.281328228968310610,	-0.281280248036547220,	-0.281232266401583160,	-0.281184284063538400,	-0.281136301022533010,	-0.281088317278685940,	-0.281040332832118990,	-0.280992347682951170,	
+-0.280944361831302500,	-0.280896375277292890,	-0.280848388021042390,	-0.280800400062670870,	-0.280752411402298400,	-0.280704422040044030,	-0.280656431976029460,	-0.280608441210373820,	
+-0.280560449743197050,	-0.280512457574619180,	-0.280464464704760160,	-0.280416471133739960,	-0.280368476861678590,	-0.280320481888695180,	-0.280272486214911410,	-0.280224489840446460,	
+-0.280176492765420280,	-0.280128494989952850,	-0.280080496514164170,	-0.280032497338174260,	-0.279984497462102240,	-0.279936496886069860,	-0.279888495610196190,	-0.279840493634601340,	
+-0.279792490959405230,	-0.279744487584727860,	-0.279696483510689320,	-0.279648478737409560,	-0.279600473265007750,	-0.279552467093605590,	-0.279504460223322260,	-0.279456452654277820,	
+-0.279408444386592240,	-0.279360435420385520,	-0.279312425755777750,	-0.279264415392887990,	-0.279216404331838140,	-0.279168392572747230,	-0.279120380115735310,	-0.279072366960922470,	
+-0.279024353108428710,	-0.278976338558374060,	-0.278928323310878580,	-0.278880307366061450,	-0.278832290724044420,	-0.278784273384946600,	-0.278736255348888130,	-0.278688236615989020,	
+-0.278640217186369330,	-0.278592197060149090,	-0.278544176237447480,	-0.278496154718386290,	-0.278448132503084760,	-0.278400109591662840,	-0.278352085984240660,	-0.278304061680938300,	
+-0.278256036681875760,	-0.278208010987173130,	-0.278159984596949630,	-0.278111957511327000,	-0.278063929730424490,	-0.278015901254362150,	-0.277967872083260070,	-0.277919842217238310,	
+-0.277871811656416940,	-0.277823780400916040,	-0.277775748450854840,	-0.277727715806355080,	-0.277679682467536050,	-0.277631648434517870,	-0.277583613707420520,	-0.277535578286364160,	
+-0.277487542171468820,	-0.277439505362854670,	-0.277391467860640840,	-0.277343429664949240,	-0.277295390775899040,	-0.277247351193610380,	-0.277199310918203380,	-0.277151269949798050,	
+-0.277103228288514580,	-0.277055185934472150,	-0.277007142887792600,	-0.276959099148595230,	-0.276911054717000120,	-0.276863009593127320,	-0.276814963777097020,	-0.276766917269029360,	
+-0.276718870069044330,	-0.276670822177261360,	-0.276622773593802110,	-0.276574724318785940,	-0.276526674352332970,	-0.276478623694563330,	-0.276430572345597150,	-0.276382520305554490,	
+-0.276334467574554710,	-0.276286414152719590,	-0.276238360040168440,	-0.276190305237021370,	-0.276142249743398570,	-0.276094193559420110,	-0.276046136685206220,	-0.275998079120876980,	
+-0.275950020866551630,	-0.275901961922352110,	-0.275853902288397730,	-0.275805841964808560,	-0.275757780951704780,	-0.275709719249206560,	-0.275661656857434050,	-0.275613593776506520,	
+-0.275565530006545880,	-0.275517465547671370,	-0.275469400400003230,	-0.275421334563661580,	-0.275373268038766610,	-0.275325200825438490,	-0.275277132923797350,	-0.275229064333962490,	
+-0.275180995056055870,	-0.275132925090196710,	-0.275084854436505270,	-0.275036783095101710,	-0.274988711066106170,	-0.274940638349638830,	-0.274892564945819930,	-0.274844490854768750,	
+-0.274796416076607210,	-0.274748340611454640,	-0.274700264459431190,	-0.274652187620657070,	-0.274604110095252540,	-0.274556031883337660,	-0.274507952985032780,	-0.274459873400457080,	
+-0.274411793129732630,	-0.274363712172978670,	-0.274315630530315380,	-0.274267548201863050,	-0.274219465187741870,	-0.274171381488072020,	-0.274123297102972840,	-0.274075212032566300,	
+-0.274027126276971680,	-0.273979039836309280,	-0.273930952710699280,	-0.273882864900261920,	-0.273834776405117330,	-0.273786687225385850,	-0.273738597361186830,	-0.273690506812642120,	
+-0.273642415579871120,	-0.273594323662994130,	-0.273546231062131330,	-0.273498137777402950,	-0.273450043808929180,	-0.273401949156829530,	-0.273353853821225790,	-0.273305757802237430,	
+-0.273257661099984670,	-0.273209563714587770,	-0.273161465646167000,	-0.273113366894842500,	-0.273065267460734620,	-0.273017167343962700,	-0.272969066544648750,	-0.272920965062912080,	
+-0.272872862898873030,	-0.272824760052651830,	-0.272776656524368720,	-0.272728552314143950,	-0.272680447422096960,	-0.272632341848349720,	-0.272584235593021640,	-0.272536128656232950,	
+-0.272488021038103880,	-0.272439912738754840,	-0.272391803758305960,	-0.272343694096877640,	-0.272295583754589180,	-0.272247472731562630,	-0.272199361027917360,	-0.272151248643773770,	
+-0.272103135579251980,	-0.272055021834472390,	-0.272006907409555240,	-0.271958792304620830,	-0.271910676519788560,	-0.271862560055180450,	-0.271814442910916000,	-0.271766325087115400,	
+-0.271718206583898950,	-0.271670087401387040,	-0.271621967539699860,	-0.271573846998957810,	-0.271525725779280300,	-0.271477603880789290,	-0.271429481303604280,	-0.271381358047845580,	
+-0.271333234113633470,	-0.271285109501088250,	-0.271236984210330320,	-0.271188858241479040,	-0.271140731594656460,	-0.271092604269982050,	-0.271044476267576160,	-0.270996347587559030,	
+-0.270948218230051110,	-0.270900088195172580,	-0.270851957483043860,	-0.270803826093784340,	-0.270755694027516150,	-0.270707561284358740,	-0.270659427864432420,	-0.270611293767857470,	
+-0.270563158994754360,	-0.270515023545243320,	-0.270466887419443860,	-0.270418750617478050,	-0.270370613139465370,	-0.270322474985526200,	-0.270274336155780780,	-0.270226196650349530,	
+-0.270178056469352780,	-0.270129915612910890,	-0.270081774081143370,	-0.270033631874172290,	-0.269985488992117110,	-0.269937345435098170,	-0.269889201203235900,	-0.269841056296650670,	
+-0.269792910715462740,	-0.269744764459791670,	-0.269696617529759600,	-0.269648469925485970,	-0.269600321647091130,	-0.269552172694695500,	-0.269504023068419470,	-0.269455872768383340,	
+-0.269407721794707570,	-0.269359570147511610,	-0.269311417826917590,	-0.269263264833045020,	-0.269215111166014320,	-0.269166956825945770,	-0.269118801812959880,	-0.269070646127176960,	
+-0.269022489768716620,	-0.268974332737700880,	-0.268926175034249320,	-0.268878016658482270,	-0.268829857610520250,	-0.268781697890483560,	-0.268733537498492600,	-0.268685376434667830,	
+-0.268637214699129600,	-0.268589052291997480,	-0.268540889213393590,	-0.268492725463437440,	-0.268444561042249560,	-0.268396395949950180,	-0.268348230186659880,	-0.268300063752498990,	
+-0.268251896647587080,	-0.268203728872046300,	-0.268155560425996140,	-0.268107391309557130,	-0.268059221522849670,	-0.268011051065994100,	-0.267962879939110890,	-0.267914708142320550,	
+-0.267866535675742530,	-0.267818362539499030,	-0.267770188733709670,	-0.267722014258494790,	-0.267673839113974850,	-0.267625663300270380,	-0.267577486817501710,	-0.267529309665788470,	
+-0.267481131845252850,	-0.267432953356014360,	-0.267384774198193510,	-0.267336594371910710,	-0.267288413877286410,	-0.267240232714441080,	-0.267192050883495180,	-0.267143868384568330,	
+-0.267095685217782650,	-0.267047501383257720,	-0.266999316881114060,	-0.266951131711472110,	-0.266902945874452290,	-0.266854759370175170,	-0.266806572198760250,	-0.266758384360329780,	
+-0.266710195855003330,	-0.266662006682901410,	-0.266613816844144480,	-0.266565626338853000,	-0.266517435167147430,	-0.266469243329148290,	-0.266421050824975190,	-0.266372857654750330,	
+-0.266324663818593320,	-0.266276469316624630,	-0.266228274148964770,	-0.266180078315734260,	-0.266131881817053490,	-0.266083684653042220,	-0.266035486823822550,	-0.265987288329514180,	
+-0.265939089170237620,	-0.265890889346113320,	-0.265842688857261760,	-0.265794487703803540,	-0.265746285885859020,	-0.265698083403548890,	-0.265649880256992600,	-0.265601676446312500,	
+-0.265553471971628210,	-0.265505266833060250,	-0.265457061030729140,	-0.265408854564755330,	-0.265360647435259440,	-0.265312439642361010,	-0.265264231186182360,	-0.265216022066843190,	
+-0.265167812284463900,	-0.265119601839165110,	-0.265071390731067280,	-0.265023178960290980,	-0.264974966526956790,	-0.264926753431184270,	-0.264878539673095710,	-0.264830325252810860,	
+-0.264782110170450170,	-0.264733894426134210,	-0.264685678019983490,	-0.264637460952118600,	-0.264589243222659200,	-0.264541024831727530,	-0.264492805779443290,	-0.264444586065927080,	
+-0.264396365691299370,	-0.264348144655680740,	-0.264299922959191750,	-0.264251700601952970,	-0.264203477584084080,	-0.264155253905707380,	-0.264107029566942490,	-0.264058804567910090,	
+-0.264010578908730590,	-0.263962352589524720,	-0.263914125610412940,	-0.263865897971515000,	-0.263817669672953170,	-0.263769440714847150,	-0.263721211097317550,	-0.263672980820484900,	
+-0.263624749884469820,	-0.263576518289392820,	-0.263528286035374590,	-0.263480053122534750,	-0.263431819550995650,	-0.263383585320876970,	-0.263335350432299390,	-0.263287114885383370,	
+-0.263238878680249590,	-0.263190641817018620,	-0.263142404295810150,	-0.263094166116746580,	-0.263045927279947580,	-0.262997687785533730,	-0.262949447633625650,	-0.262901206824344040,	
+-0.262852965357809330,	-0.262804723234142220,	-0.262756480453463340,	-0.262708237015892350,	-0.262659992921551680,	-0.262611748170560990,	-0.262563502763040910,	-0.262515256699112130,	
+-0.262467009978895160,	-0.262418762602510680,	-0.262370514570078480,	-0.262322265881720810,	-0.262274016537557440,	-0.262225766537709070,	-0.262177515882296320,	-0.262129264571439700,	
+-0.262081012605260010,	-0.262032759983877710,	-0.261984506707412690,	-0.261936252775987250,	-0.261887998189721190,	-0.261839742948735130,	-0.261791487053149700,	-0.261743230503085570,	
+-0.261694973298663370,	-0.261646715440002840,	-0.261598456927226390,	-0.261550197760453850,	-0.261501937939805750,	-0.261453677465402820,	-0.261405416337365750,	-0.261357154555815100,	
+-0.261308892120871550,	-0.261260629032654900,	-0.261212365291287550,	-0.261164100896889300,	-0.261115835849580810,	-0.261067570149482730,	-0.261019303796715670,	-0.260971036791400430,	
+-0.260922769133656700,	-0.260874500823606860,	-0.260826231861370830,	-0.260777962247069230,	-0.260729691980822690,	-0.260681421062751940,	-0.260633149492977610,	-0.260584877271620440,	
+-0.260536604398800160,	-0.260488330874639300,	-0.260440056699257570,	-0.260391781872775730,	-0.260343506395314390,	-0.260295230266994300,	-0.260246953487936140,	-0.260198676058259750,	
+-0.260150397978087530,	-0.260102119247539290,	-0.260053839866735800,	-0.260005559835797650,	-0.259957279154845620,	-0.259908997824000400,	-0.259860715843382720,	-0.259812433213113200,	
+-0.259764149933311760,	-0.259715866004100790,	-0.259667581425600150,	-0.259619296197930620,	-0.259571010321212770,	-0.259522723795567460,	-0.259474436621115300,	-0.259426148797976150,	
+-0.259377860326272580,	-0.259329571206124270,	-0.259281281437652110,	-0.259232991020976690,	-0.259184699956218790,	-0.259136408243499210,	-0.259088115882938560,	-0.259039822874656770,	
+-0.258991529218776270,	-0.258943234915416930,	-0.258894939964699530,	-0.258846644366744760,	-0.258798348121673400,	-0.258750051229606150,	-0.258701753690662950,	-0.258653455504966210,	
+-0.258605156672635840,	-0.258556857193792570,	-0.258508557068557130,	-0.258460256297050330,	-0.258411954879392840,	-0.258363652815705500,	-0.258315350106108180,	-0.258267046750723320,	
+-0.258218742749670880,	-0.258170438103071550,	-0.258122132811046120,	-0.258073826873715380,	-0.258025520291200070,	-0.257977213063620090,	-0.257928905191097960,	-0.257880596673753570,	
+-0.257832287511707670,	-0.257783977705081050,	-0.257735667253994440,	-0.257687356158568750,	-0.257639044418924600,	-0.257590732035182010,	-0.257542419007463440,	-0.257494105335888850,	
+-0.257445791020578960,	-0.257397476061654640,	-0.257349160459236560,	-0.257300844213445620,	-0.257252527324401740,	-0.257204209792227360,	-0.257155891617042440,	-0.257107572798967840,	
+-0.257059253338124290,	-0.257010933234632590,	-0.256962612488613570,	-0.256914291100187990,	-0.256865969069475840,	-0.256817646396599650,	-0.256769323081679320,	-0.256720999124835700,	
+-0.256672674526189580,	-0.256624349285861750,	-0.256576023403973060,	-0.256527696880644360,	-0.256479369715995500,	-0.256431041910149090,	-0.256382713463225050,	-0.256334384375344280,	
+-0.256286054646627510,	-0.256237724277195660,	-0.256189393267169440,	-0.256141061616669720,	-0.256092729325816560,	-0.256044396394732370,	-0.255996062823537210,	-0.255947728612351880,	
+-0.255899393761297280,	-0.255851058270494150,	-0.255802722140063390,	-0.255754385370124960,	-0.255706047960801430,	-0.255657709912212760,	-0.255609371224479850,	-0.255561031897723500,	
+-0.255512691932064550,	-0.255464351327623910,	-0.255416010084522360,	-0.255367668202879930,	-0.255319325682819180,	-0.255270982524460120,	-0.255222638727923610,	-0.255174294293330490,	
+-0.255125949220801670,	-0.255077603510457940,	-0.255029257162419360,	-0.254980910176808520,	-0.254932562553745360,	-0.254884214293350840,	-0.254835865395745760,	-0.254787515861051030,	
+-0.254739165689387480,	-0.254690814880876030,	-0.254642463435636680,	-0.254594111353792010,	-0.254545758635462140,	-0.254497405280767810,	-0.254449051289829970,	-0.254400696662769490,	
+-0.254352341399707300,	-0.254303985500763390,	-0.254255628966060350,	-0.254207271795718280,	-0.254158913989858020,	-0.254110555548600460,	-0.254062196472066510,	-0.254013836760377090,	
+-0.253965476413653020,	-0.253917115432014450,	-0.253868753815583940,	-0.253820391564481550,	-0.253772028678828200,	-0.253723665158744780,	-0.253675301004352150,	-0.253626936215771310,	
+-0.253578570793123130,	-0.253530204736527600,	-0.253481838046107470,	-0.253433470721982750,	-0.253385102764274340,	-0.253336734173103210,	-0.253288364948590190,	-0.253239995090856260,	
+-0.253191624600022370,	-0.253143253476208530,	-0.253094881719537480,	-0.253046509330129180,	-0.252998136308104580,	-0.252949762653584710,	-0.252901388366690350,	-0.252853013447542570,	
+-0.252804637896261400,	-0.252756261712969500,	-0.252707884897786890,	-0.252659507450834600,	-0.252611129372233570,	-0.252562750662104710,	-0.252514371320568920,	-0.252465991347747280,	
+-0.252417610743759730,	-0.252369229508729090,	-0.252320847642775290,	-0.252272465146019420,	-0.252224082018582370,	-0.252175698260585170,	-0.252127313872148650,	-0.252078928853393000,	
+-0.252030543204440900,	-0.251982156925412480,	-0.251933770016428640,	-0.251885382477610330,	-0.251836994309078630,	-0.251788605510954390,	-0.251740216083358670,	-0.251691826026411550,	
+-0.251643435340235700,	-0.251595044024951310,	-0.251546652080679280,	-0.251498259507540620,	-0.251449866305656300,	-0.251401472475147330,	-0.251353078016133820,	-0.251304682928738480,	
+-0.251256287213081410,	-0.251207890869283630,	-0.251159493897466110,	-0.251111096297749860,	-0.251062698070255890,	-0.251014299215105210,	-0.250965899732417840,	-0.250917499622316630,	
+-0.250869098884921650,	-0.250820697520353960,	-0.250772295528734480,	-0.250723892910184270,	-0.250675489664824340,	-0.250627085792775710,	-0.250578681294158500,	-0.250530276169095400,	
+-0.250481870417706640,	-0.250433464040113190,	-0.250385057036436100,	-0.250336649406796340,	-0.250288241151314980,	-0.250239832270113040,	-0.250191422763310630,	-0.250143012631030500,	
+-0.250094601873392890,	-0.250046190490518740,	-0.249997778482529130,	-0.249949365849545050,	-0.249900952591687600,	-0.249852538709076870,	-0.249804124201835680,	-0.249755709070084150,	
+-0.249707293313943370,	-0.249658876933534330,	-0.249610459928978120,	-0.249562042300395780,	-0.249513624047908310,	-0.249465205171635900,	-0.249416785671701360,	-0.249368365548224860,	
+-0.249319944801327440,	-0.249271523431130150,	-0.249223101437754090,	-0.249174678821320220,	-0.249126255581948840,	-0.249077831719762640,	-0.249029407234881900,	-0.248980982127427610,	
+-0.248932556397520880,	-0.248884130045282760,	-0.248835703070834330,	-0.248787275474296600,	-0.248738847255789850,	-0.248690418415436850,	-0.248641988953357790,	-0.248593558869673770,	
+-0.248545128164505830,	-0.248496696837975100,	-0.248448264890202610,	-0.248399832321308610,	-0.248351399131415850,	-0.248302965320644640,	-0.248254530889115980,	-0.248206095836951020,	
+-0.248157660164270820,	-0.248109223871196470,	-0.248060786957849030,	-0.248012349424348800,	-0.247963911270818540,	-0.247915472497378500,	-0.247867033104149790,	-0.247818593091253480,	
+-0.247770152458810680,	-0.247721711206942530,	-0.247673269335770080,	-0.247624826845413620,	-0.247576383735995910,	-0.247527940007637280,	-0.247479495660458790,	-0.247431050694581570,	
+-0.247382605110126720,	-0.247334158907215330,	-0.247285712085968560,	-0.247237264646506670,	-0.247188816588952450,	-0.247140367913426200,	-0.247091918620049030,	-0.247043468708942060,	
+-0.246995018180226430,	-0.246946567034023230,	-0.246898115270452770,	-0.246849662889637890,	-0.246801209891698850,	-0.246752756276756770,	-0.246704302044932820,	-0.246655847196348120,	
+-0.246607391731123780,	-0.246558935649380940,	-0.246510478951239950,	-0.246462021636823600,	-0.246413563706252200,	-0.246365105159646880,	-0.246316645997128800,	-0.246268186218819130,	
+-0.246219725824838980,	-0.246171264815308630,	-0.246122803190350990,	-0.246074340950086370,	-0.246025878094635860,	-0.245977414624120680,	-0.245928950538661960,	-0.245880485838380850,	
+-0.245832020523398560,	-0.245783554593835330,	-0.245735088049814060,	-0.245686620891455100,	-0.245638153118879570,	-0.245589684732208660,	-0.245541215731563540,	-0.245492746117065400,	
+-0.245444275888834520,	-0.245395805046993790,	-0.245347333591663580,	-0.245298861522965010,	-0.245250388841019300,	-0.245201915545947610,	-0.245153441637871140,	-0.245104967116911070,	
+-0.245056491983187710,	-0.245008016236824000,	-0.244959539877940220,	-0.244911062906657620,	-0.244862585323097350,	-0.244814107127380610,	-0.244765628319628610,	-0.244717148899962540,	
+-0.244668668868502720,	-0.244620188225372100,	-0.244571706970691030,	-0.244523225104580660,	-0.244474742627162260,	-0.244426259538556980,	-0.244377775838886060,	-0.244329291528270680,	
+-0.244280806606831240,	-0.244232321074690640,	-0.244183834931969210,	-0.244135348178788240,	-0.244086860815268870,	-0.244038372841532350,	-0.243989884257699880,	-0.243941395063891870,	
+-0.243892905260231220,	-0.243844414846838300,	-0.243795923823834360,	-0.243747432191340600,	-0.243698939949478280,	-0.243650447098368580,	-0.243601953638132780,	-0.243553459568891210,	
+-0.243504964890766870,	-0.243456469603880120,	-0.243407973708352210,	-0.243359477204304340,	-0.243310980091857780,	-0.243262482371133790,	-0.243213984042252720,	-0.243165485105337560,	
+-0.243116985560508670,	-0.243068485407887340,	-0.243019984647594780,	-0.242971483279752270,	-0.242922981304481030,	-0.242874478721902350,	-0.242825975532136610,	-0.242777471735306780,	
+-0.242728967331533290,	-0.242680462320937370,	-0.242631956703640320,	-0.242583450479763350,	-0.242534943649427760,	-0.242486436212753950,	-0.242437928169864920,	-0.242389419520881080,	
+-0.242340910265923660,	-0.242292400405113990,	-0.242243889938573290,	-0.242195378866422890,	-0.242146867188784030,	-0.242098354905777160,	-0.242049842017525250,	-0.242001328524148740,	
+-0.241952814425768910,	-0.241904299722507040,	-0.241855784414484410,	-0.241807268501822330,	-0.241758751984642080,	-0.241710234863064090,	-0.241661717137211380,	-0.241613198807204360,	
+-0.241564679873164350,	-0.241516160335212640,	-0.241467640193470560,	-0.241419119448059330,	-0.241370598099099470,	-0.241322076146713970,	-0.241273553591023260,	-0.241225030432148680,	
+-0.241176506670211540,	-0.241127982305333140,	-0.241079457337634750,	-0.241030931767237720,	-0.240982405594262540,	-0.240933878818832160,	-0.240885351441067100,	-0.240836823461088670,	
+-0.240788294879018180,	-0.240739765694976960,	-0.240691235909086310,	-0.240642705521467580,	-0.240594174532241220,	-0.240545642941530270,	-0.240497110749455230,	-0.240448577956137420,	
+-0.240400044561698140,	-0.240351510566258780,	-0.240302975969940630,	-0.240254440772864180,	-0.240205904975152480,	-0.240157368576926020,	-0.240108831578306150,	-0.240060293979414200,	
+-0.240011755780371480,	-0.239963216981299410,	-0.239914677582319300,	-0.239866137583551600,	-0.239817596985119450,	-0.239769055787143300,	-0.239720513989744500,	-0.239671971593044430,	
+-0.239623428597164430,	-0.239574885002225850,	-0.239526340808349200,	-0.239477796015657550,	-0.239429250624271420,	-0.239380704634312190,	-0.239332158045901160,	-0.239283610859159750,	
+-0.239235063074209300,	-0.239186514691171190,	-0.239137965710165960,	-0.239089416131316650,	-0.239040865954743830,	-0.238992315180568820,	-0.238943763808913020,	-0.238895211839897810,	
+-0.238846659273644600,	-0.238798106110274720,	-0.238749552349908720,	-0.238700997992669690,	-0.238652443038678160,	-0.238603887488055530,	-0.238555331340923190,	-0.238506774597402520,	
+-0.238458217257614900,	-0.238409659321680900,	-0.238361100789723580,	-0.238312541661863550,	-0.238263981938222120,	-0.238215421618920790,	-0.238166860704080860,	-0.238118299193823800,	
+-0.238069737088270980,	-0.238021174387542940,	-0.237972611091762880,	-0.237924047201051230,	-0.237875482715529500,	-0.237826917635319050,	-0.237778351960541310,	-0.237729785691317700,	
+-0.237681218827769600,	-0.237632651370017630,	-0.237584083318184870,	-0.237535514672391900,	-0.237486945432760140,	-0.237438375599411030,	-0.237389805172465970,	-0.237341234152046390,	
+-0.237292662538272890,	-0.237244090331268590,	-0.237195517531154030,	-0.237146944138050710,	-0.237098370152080020,	-0.237049795573363390,	-0.237001220402022290,	-0.236952644638178140,	
+-0.236904068281951510,	-0.236855491333465590,	-0.236806913792840910,	-0.236758335660198970,	-0.236709756935661180,	-0.236661177619348990,	-0.236612597711383880,	-0.236564017211886380,	
+-0.236515436120979720,	-0.236466854438784490,	-0.236418272165422080,	-0.236369689301014010,	-0.236321105845681720,	-0.236272521799546660,	-0.236223937162730320,	-0.236175351935353240,	
+-0.236126766117538660,	-0.236078179709407170,	-0.236029592711080230,	-0.235981005122679300,	-0.235932416944325850,	-0.235883828176141370,	-0.235835238818247310,	-0.235786648870764310,	
+-0.235738058333815530,	-0.235689467207521620,	-0.235640875492004020,	-0.235592283187384260,	-0.235543690293783780,	-0.235495096811324050,	-0.235446502740125740,	-0.235397908080312050,	
+-0.235349312832003550,	-0.235300716995321820,	-0.235252120570388250,	-0.235203523557324410,	-0.235154925956251730,	-0.235106327767291760,	-0.235057728990565100,	-0.235009129626195000,	
+-0.234960529674302030,	-0.234911929135007770,	-0.234863328008433680,	-0.234814726294701290,	-0.234766123993932070,	-0.234717521106247520,	-0.234668917631768340,	-0.234620313570617690,	
+-0.234571708922916290,	-0.234523103688785590,	-0.234474497868347150,	-0.234425891461722460,	-0.234377284469033050,	-0.234328676890399550,	-0.234280068725945230,	-0.234231459975790730,	
+-0.234182850640057590,	-0.234134240718867320,	-0.234085630212341440,	-0.234037019120601510,	-0.233988407443769000,	-0.233939795181964620,	-0.233891182335311640,	-0.233842568903930680,	
+-0.233793954887943300,	-0.233745340287471020,	-0.233696725102635420,	-0.233648109333557980,	-0.233599492980359420,	-0.233550876043162990,	-0.233502258522089360,	-0.233453640417260080,	
+-0.233405021728796710,	-0.233356402456820790,	-0.233307782601453850,	-0.233259162162817470,	-0.233210541141032320,	-0.233161919536221670,	-0.233113297348506220,	-0.233064674578007530,	
+-0.233016051224847170,	-0.232967427289146660,	-0.232918802771027580,	-0.232870177670611490,	-0.232821551988019130,	-0.232772925723373710,	-0.232724298876795990,	-0.232675671448407530,	
+-0.232627043438329910,	-0.232578414846684650,	-0.232529785673593360,	-0.232481155919176760,	-0.232432525583558120,	-0.232383894666858160,	-0.232335263169198470,	-0.232286631090700610,	
+-0.232237998431486180,	-0.232189365191676770,	-0.232140731371393930,	-0.232092096970758420,	-0.232043461989893510,	-0.231994826428919940,	-0.231946190287959320,	-0.231897553567133210,	
+-0.231848916266563230,	-0.231800278386370960,	-0.231751639926677990,	-0.231703000887605040,	-0.231654361269275470,	-0.231605721071809990,	-0.231557080295330200,	-0.231508438939957730,	
+-0.231459797005814150,	-0.231411154493021080,	-0.231362511401699280,	-0.231313867731972040,	-0.231265223483960140,	-0.231216578657785170,	-0.231167933253568770,	-0.231119287271432520,	
+-0.231070640711498050,	-0.231021993573887000,	-0.230973345858720090,	-0.230924697566120690,	-0.230876048696209530,	-0.230827399249108250,	-0.230778749224938490,	-0.230730098623821820,	
+-0.230681447445879930,	-0.230632795691233570,	-0.230584143360006070,	-0.230535490452318220,	-0.230486836968291610,	-0.230438182908047930,	-0.230389528271708800,	-0.230340873059395850,	
+-0.230292217271230730,	-0.230243560907334170,	-0.230194903967829600,	-0.230146246452837770,	-0.230097588362480290,	-0.230048929696878870,	-0.230000270456155120,	-0.229951610640430680,	
+-0.229902950249827240,	-0.229854289284465520,	-0.229805627744468970,	-0.229756965629958370,	-0.229708302941055320,	-0.229659639677881530,	-0.229610975840558650,	-0.229562311429208300,	
+-0.229513646443951340,	-0.229464980884911100,	-0.229416314752208420,	-0.229367648045964960,	-0.229318980766302360,	-0.229270312913342320,	-0.229221644487206500,	-0.229172975488016570,	
+-0.229124305915893330,	-0.229075635770960210,	-0.229026965053338000,	-0.228978293763148350,	-0.228929621900512970,	-0.228880949465553570,	-0.228832276458391770,	-0.228783602879149260,	
+-0.228734928727946900,	-0.228686254004908080,	-0.228637578710153640,	-0.228588902843805230,	-0.228540226405984560,	-0.228491549396813350,	-0.228442871816413260,	-0.228394193664905130,	
+-0.228345514942412370,	-0.228296835649055810,	-0.228248155784957160,	-0.228199475350238160,	-0.228150794345020450,	-0.228102112769425740,	-0.228053430623575750,	-0.228004747907591340,	
+-0.227956064621595900,	-0.227907380765710320,	-0.227858696340056290,	-0.227810011344755510,	-0.227761325779929690,	-0.227712639645700570,	-0.227663952942188970,	-0.227615265669518370,	
+-0.227566577827809590,	-0.227517889417184400,	-0.227469200437764450,	-0.227420510889671520,	-0.227371820773027310,	-0.227323130087953520,	-0.227274438834571070,	-0.227225747013003380,	
+-0.227177054623371320,	-0.227128361665796640,	-0.227079668140401040,	-0.227030974047306270,	-0.226982279386634070,	-0.226933584158505310,	-0.226884888363043440,	-0.226836192000369360,	
+-0.226787495070604810,	-0.226738797573871500,	-0.226690099510291200,	-0.226641400879985660,	-0.226592701683076630,	-0.226544001919684960,	-0.226495301589934170,	-0.226446600693945090,	
+-0.226397899231839560,	-0.226349197203739250,	-0.226300494609765950,	-0.226251791450041400,	-0.226203087724687390,	-0.226154383433824800,	-0.226105678577577100,	-0.226056973156065210,	
+-0.226008267169410890,	-0.225959560617735920,	-0.225910853501162020,	-0.225862145819811010,	-0.225813437573804620,	-0.225764728763263760,	-0.225716019388311960,	-0.225667309449070120,	
+-0.225618598945660000,	-0.225569887878203370,	-0.225521176246822020,	-0.225472464051637730,	-0.225423751292771420,	-0.225375037970346610,	-0.225326324084484190,	-0.225277609635305960,	
+-0.225228894622933720,	-0.225180179047489240,	-0.225131462909094300,	-0.225082746207870720,	-0.225034028943939400,	-0.224985311117423870,	-0.224936592728445070,	-0.224887873777124770,	
+-0.224839154263584810,	-0.224790434187946950,	-0.224741713550333010,	-0.224692992350863900,	-0.224644270589663210,	-0.224595548266851820,	-0.224546825382551550,	-0.224498101936884240,	
+-0.224449377929971690,	-0.224400653361935650,	-0.224351928232898010,	-0.224303202542979670,	-0.224254476292304190,	-0.224205749480992530,	-0.224157022109166490,	-0.224108294176947890,	
+-0.224059565684458560,	-0.224010836631820310,	-0.223962107019154120,	-0.223913376846583520,	-0.223864646114229460,	-0.223815914822213800,	-0.223767182970658340,	-0.223718450559684950,	
+-0.223669717589415420,	-0.223620984059971580,	-0.223572249971474430,	-0.223523515324047520,	-0.223474780117811830,	-0.223426044352889180,	-0.223377308029401420,	-0.223328571147470400,	
+-0.223279833707217930,	-0.223231095708765900,	-0.223182357152235250,	-0.223133618037749560,	-0.223084878365429840,	-0.223036138135397940,	-0.222987397347775670,	-0.222938656002684920,	
+-0.222889914100247530,	-0.222841171640585340,	-0.222792428623819370,	-0.222743685050073190,	-0.222694940919467820,	-0.222646196232125060,	-0.222597450988166830,	-0.222548705187714970,	
+-0.222499958830891350,	-0.222451211917816970,	-0.222402464448615420,	-0.222353716423407700,	-0.222304967842315710,	-0.222256218705461280,	-0.222207469012966310,	-0.222158718764952660,	
+-0.222109967961542230,	-0.222061216602856020,	-0.222012464689017610,	-0.221963712220148050,	-0.221914959196369220,	-0.221866205617802960,	-0.221817451484571220,	-0.221768696796795840,	
+-0.221719941554597840,	-0.221671185758100880,	-0.221622429407425940,	-0.221573672502694910,	-0.221524915044029710,	-0.221476157031552240,	-0.221427398465384370,	-0.221378639345648000,	
+-0.221329879672464150,	-0.221281119445956490,	-0.221232358666246020,	-0.221183597333454660,	-0.221134835447704290,	-0.221086073009116840,	-0.221037310017814210,	-0.220988546473917440,	
+-0.220939782377550190,	-0.220891017728833460,	-0.220842252527889190,	-0.220793486774839290,	-0.220744720469805670,	-0.220695953612910250,	-0.220647186204274950,	-0.220598418244020820,	
+-0.220549649732271510,	-0.220500880669148050,	-0.220452111054772410,	-0.220403340889266500,	-0.220354570172752230,	-0.220305798905351540,	-0.220257027087186360,	-0.220208254718377740,	
+-0.220159481799049340,	-0.220110708329322220,	-0.220061934309318360,	-0.220013159739159660,	-0.219964384618968060,	-0.219915608948865500,	-0.219866832728973890,	-0.219818055959414370,	
+-0.219769278640310540,	-0.219720500771783540,	-0.219671722353955300,	-0.219622943386947710,	-0.219574163870882800,	-0.219525383805882460,	-0.219476603192067800,	-0.219427822029562510,	
+-0.219379040318487650,	-0.219330258058965190,	-0.219281475251117100,	-0.219232691895065310,	-0.219183907990931790,	-0.219135123538838520,	-0.219086338538906550,	-0.219037552991259600,	
+-0.218988766896018760,	-0.218939980253306020,	-0.218891193063243340,	-0.218842405325952670,	-0.218793617041555980,	-0.218744828210174380,	-0.218696038831931560,	-0.218647248906948670,	
+-0.218598458435347640,	-0.218549667417250490,	-0.218500875852779160,	-0.218452083742055630,	-0.218403291085201900,	-0.218354497882339070,	-0.218305704133590850,	-0.218256909839078390,	
+-0.218208114998923650,	-0.218159319613248640,	-0.218110523682175290,	-0.218061727205825670,	-0.218012930184320830,	-0.217964132617784550,	-0.217915334506337960,	-0.217866535850103020,	
+-0.217817736649201730,	-0.217768936903756090,	-0.217720136613888120,	-0.217671335779719810,	-0.217622534401372300,	-0.217573732478969300,	-0.217524930012631980,	-0.217476127002482340,	
+-0.217427323448642380,	-0.217378519351234120,	-0.217329714710379540,	-0.217280909526200690,	-0.217232103798818720,	-0.217183297528357330,	-0.217134490714937680,	-0.217085683358681840,	
+-0.217036875459711760,	-0.216988067018149520,	-0.216939258034117090,	-0.216890448507736530,	-0.216841638439128960,	-0.216792827828418190,	-0.216744016675725320,	-0.216695204981172450,	
+-0.216646392744881540,	-0.216597579966974650,	-0.216548766647573800,	-0.216499952786800180,	-0.216451138384777560,	-0.216402323441627080,	-0.216353507957470770,	-0.216304691932430710,	
+-0.216255875366628940,	-0.216207058260187430,	-0.216158240613228330,	-0.216109422425872720,	-0.216060603698244450,	-0.216011784430464650,	-0.215962964622655410,	-0.215914144274938740,	
+-0.215865323387436720,	-0.215816501960271380,	-0.215767679993563940,	-0.215718857487438130,	-0.215670034442015210,	-0.215621210857417200,	-0.215572386733766160,	-0.215523562071184140,	
+-0.215474736869793240,	-0.215425911129715460,	-0.215377084851072070,	-0.215328258033986840,	-0.215279430678580940,	-0.215230602784976470,	-0.215181774353295500,	-0.215132945383660070,	
+-0.215084115876192310,	-0.215035285831013360,	-0.214986455248247080,	-0.214937624128014680,	-0.214888792470438210,	-0.214839960275639730,	-0.214791127543741380,	-0.214742294274865210,	
+-0.214693460469133290,	-0.214644626126666850,	-0.214595791247589730,	-0.214546955832023130,	-0.214498119880089130,	-0.214449283391909830,	-0.214400446367607330,	-0.214351608807303700,	
+-0.214302770711121050,	-0.214253932079180640,	-0.214205092911606220,	-0.214156253208519110,	-0.214107412970041350,	-0.214058572196295040,	-0.214009730887402330,	-0.213960889043485260,	
+-0.213912046664665120,	-0.213863203751065710,	-0.213814360302808320,	-0.213765516320015030,	-0.213716671802807930,	-0.213667826751309160,	-0.213618981165640820,	-0.213570135045925010,	
+-0.213521288392283020,	-0.213472441204838690,	-0.213423593483713230,	-0.213374745229028770,	-0.213325896440907490,	-0.213277047119471430,	-0.213228197264842790,	-0.213179346877143630,	
+-0.213130495956495250,	-0.213081644503021470,	-0.213032792516843620,	-0.212983939998083770,	-0.212935086946864060,	-0.212886233363306640,	-0.212837379247533650,	-0.212788524599666320,	
+-0.212739669419828550,	-0.212690813708141640,	-0.212641957464727670,	-0.212593100689708800,	-0.212544243383207180,	-0.212495385545344970,	-0.212446527176244290,	-0.212397668276026410,	
+-0.212348808844815250,	-0.212299948882732040,	-0.212251088389898980,	-0.212202227366438180,	-0.212153365812471820,	-0.212104503728122060,	-0.212055641113510160,	-0.212006777968760020,	
+-0.211957914293992940,	-0.211909050089331090,	-0.211860185354896590,	-0.211811320090811630,	-0.211762454297198390,	-0.211713587974179000,	-0.211664721121874760,	-0.211615853740409620,	
+-0.211566985829904820,	-0.211518117390482540,	-0.211469248422265000,	-0.211420378925374320,	-0.211371508899932700,	-0.211322638346062320,	-0.211273767263884440,	-0.211224895653523040,	
+-0.211176023515099400,	-0.211127150848735710,	-0.211078277654554110,	-0.211029403932676830,	-0.210980529683226060,	-0.210931654906323070,	-0.210882779602091840,	-0.210833903770653640,	
+-0.210785027412130680,	-0.210736150526645160,	-0.210687273114319260,	-0.210638395175275190,	-0.210589516709635110,	-0.210540637717520380,	-0.210491758199054910,	-0.210442878154360080,	
+-0.210393997583558030,	-0.210345116486770980,	-0.210296234864121160,	-0.210247352715730720,	-0.210198470041721930,	-0.210149586842216100,	-0.210100703117337140,	-0.210051818867206450,	
+-0.210002934091946200,	-0.209954048791678620,	-0.209905162966525920,	-0.209856276616610300,	-0.209807389742053120,	-0.209758502342978350,	-0.209709614419507330,	-0.209660725971762250,	
+-0.209611836999865380,	-0.209562947503938890,	-0.209514057484105040,	-0.209465166940486060,	-0.209416275873203300,	-0.209367384282380690,	-0.209318492168139640,	-0.209269599530602340,	
+-0.209220706369891070,	-0.209171812686128030,	-0.209122918479435430,	-0.209074023749934700,	-0.209025128497749760,	-0.208976232723002000,	-0.208927336425813650,	-0.208878439606306980,	
+-0.208829542264604210,	-0.208780644400827550,	-0.208731746015099310,	-0.208682847107540840,	-0.208633947678276120,	-0.208585047727426500,	-0.208536147255114300,	-0.208487246261461700,	
+-0.208438344746591010,	-0.208389442710624430,	-0.208340540153684280,	-0.208291637075891880,	-0.208242733477371270,	-0.208193829358243820,	-0.208144924718631800,	-0.208096019558657470,	
+-0.208047113878443100,	-0.207998207678110920,	-0.207949300957782380,	-0.207900393717581460,	-0.207851485957629530,	-0.207802577678048880,	-0.207753668878961820,	-0.207704759560490560,	
+-0.207655849722757410,	-0.207606939365884650,	-0.207558028489993660,	-0.207509117095208450,	-0.207460205181650480,	-0.207411292749441980,	-0.207362379798705250,	-0.207313466329562570,	
+-0.207264552342136230,	-0.207215637836548480,	-0.207166722812920810,	-0.207117807271377190,	-0.207068891212039030,	-0.207019974635028660,	-0.206971057540468350,	-0.206922139928480380,	
+-0.206873221799187100,	-0.206824303152709860,	-0.206775383989172750,	-0.206726464308697180,	-0.206677544111405430,	-0.206628623397419830,	-0.206579702166862690,	-0.206530780419856290,	
+-0.206481858156522920,	-0.206432935376984040,	-0.206384012081363700,	-0.206335088269783310,	-0.206286163942365240,	-0.206237239099231720,	-0.206188313740505110,	-0.206139387866307730,	
+-0.206090461476760990,	-0.206041534571988980,	-0.205992607152113150,	-0.205943679217255790,	-0.205894750767539210,	-0.205845821803085780,	-0.205796892324017790,	-0.205747962330457560,	
+-0.205699031822526580,	-0.205650100800348870,	-0.205601169264045900,	-0.205552237213740020,	-0.205503304649553550,	-0.205454371571608810,	-0.205405437980028140,	-0.205356503874933870,	
+-0.205307569256447470,	-0.205258634124693030,	-0.205209698479792010,	-0.205160762321866720,	-0.205111825651039550,	-0.205062888467432810,	-0.205013950771168820,	-0.204965012562369130,	
+-0.204916073841157760,	-0.204867134607656180,	-0.204818194861986800,	-0.204769254604271920,	-0.204720313834633900,	-0.204671372553195090,	-0.204622430760077860,	-0.204573488455403660,	
+-0.204524545639296650,	-0.204475602311878250,	-0.204426658473270850,	-0.204377714123596790,	-0.204328769262978470,	-0.204279823891538200,	-0.204230878009398380,	-0.204181931616680500,	
+-0.204132984713508660,	-0.204084037300004350,	-0.204035089376289970,	-0.203986140942487850,	-0.203937191998720370,	-0.203888242545109930,	-0.203839292581777990,	-0.203790342108848720,	
+-0.203741391126443570,	-0.203692439634684950,	-0.203643487633695220,	-0.203594535123596790,	-0.203545582104512010,	-0.203496628576563280,	-0.203447674539872110,	-0.203398719994562600,	
+-0.203349764940756320,	-0.203300809378575610,	-0.203251853308142910,	-0.203202896729580560,	-0.203153939643010960,	-0.203104982048555620,	-0.203056023946338730,	-0.203007065336481750,	
+-0.202958106219107120,	-0.202909146594337230,	-0.202860186462294480,	-0.202811225823101270,	-0.202762264676879970,	-0.202713303023752150,	-0.202664340863841940,	-0.202615378197270880,	
+-0.202566415024161370,	-0.202517451344635830,	-0.202468487158816660,	-0.202419522466826260,	-0.202370557268787080,	-0.202321591564820630,	-0.202272625355051060,	-0.202223658639599930,	
+-0.202174691418589650,	-0.202125723692142630,	-0.202076755460381310,	-0.202027786723428110,	-0.201978817481404590,	-0.201929847734434870,	-0.201880877482640530,	-0.201831906726144010,	
+-0.201782935465067730,	-0.201733963699534090,	-0.201684991429665530,	-0.201636018655584530,	-0.201587045377412590,	-0.201538071595273930,	-0.201489097309290040,	-0.201440122519583460,	
+-0.201391147226276550,	-0.201342171429491760,	-0.201293195129351570,	-0.201244218325978390,	-0.201195241019493760,	-0.201146263210021940,	-0.201097284897684440,	-0.201048306082603740,	
+-0.200999326764902260,	-0.200950346944702460,	-0.200901366622126790,	-0.200852385797296860,	-0.200803404470336820,	-0.200754422641368280,	-0.200705440310513660,	-0.200656457477895460,	
+-0.200607474143636110,	-0.200558490307858080,	-0.200509505970683820,	-0.200460521132234920,	-0.200411535792635570,	-0.200362549952007420,	-0.200313563610472870,	-0.200264576768154400,	
+-0.200215589425174510,	-0.200166601581655640,	-0.200117613237719400,	-0.200068624393489990,	-0.200019635049089040,	-0.199970645204638970,	-0.199921654860262310,	-0.199872664016081500,	
+-0.199823672672219040,	-0.199774680828797400,	-0.199725688485938190,	-0.199676695643765610,	-0.199627702302401320,	-0.199578708461967760,	-0.199529714122587410,	-0.199480719284382800,	
+-0.199431723947476380,	-0.199382728111990650,	-0.199333731778047250,	-0.199284734945770370,	-0.199235737615281660,	-0.199186739786703590,	-0.199137741460158700,	-0.199088742635769420,	
+-0.199039743313658310,	-0.198990743493946960,	-0.198941743176759640,	-0.198892742362217930,	-0.198843741050444390,	-0.198794739241561490,	-0.198745736935691750,	-0.198696734132957660,	
+-0.198647730833481720,	-0.198598727037385600,	-0.198549722744793540,	-0.198500717955827160,	-0.198451712670608990,	-0.198402706889261540,	-0.198353700611907320,	-0.198304693838668860,	
+-0.198255686569668630,	-0.198206678805028350,	-0.198157670544872240,	-0.198108661789321930,	-0.198059652538500000,	-0.198010642792528920,	-0.197961632551531210,	-0.197912621815629460,	
+-0.197863610584945250,	-0.197814598859602900,	-0.197765586639724070,	-0.197716573925431240,	-0.197667560716846990,	-0.197618547014093840,	-0.197569532817294340,	-0.197520518126570980,	
+-0.197471502942045460,	-0.197422487263842070,	-0.197373471092082450,	-0.197324454426889150,	-0.197275437268384730,	-0.197226419616691680,	-0.197177401471932610,	-0.197128382834229180,	
+-0.197079363703705630,	-0.197030344080483700,	-0.196981323964685870,	-0.196932303356434770,	-0.196883282255852890,	-0.196834260663062810,	-0.196785238578187080,	-0.196736216001347390,	
+-0.196687192932668010,	-0.196638169372270660,	-0.196589145320277910,	-0.196540120776812270,	-0.196491095741996330,	-0.196442070215952640,	-0.196393044198802940,	-0.196344017690671470,	
+-0.196294990691679970,	-0.196245963201950980,	-0.196196935221607080,	-0.196147906750770870,	-0.196098877789564860,	-0.196049848338111680,	-0.196000818396532990,	-0.195951787964953130,	
+-0.195902757043493800,	-0.195853725632277600,	-0.195804693731427060,	-0.195755661341064780,	-0.195706628461313370,	-0.195657595092295380,	-0.195608561234132530,	-0.195559526886949160,	
+-0.195510492050866960,	-0.195461456726008510,	-0.195412420912496440,	-0.195363384610453330,	-0.195314347820001730,	-0.195265310541264280,	-0.195216272774362680,	-0.195167234519421280,	
+-0.195118195776561780,	-0.195069156545906790,	-0.195020116827578920,	-0.194971076621700740,	-0.194922035928394880,	-0.194872994747783050,	-0.194823953079989620,	-0.194774910925136300,	
+-0.194725868283345700,	-0.194676825154740440,	-0.194627781539443100,	-0.194578737437576310,	-0.194529692849262690,	-0.194480647774623950,	-0.194431602213784470,	-0.194382556166865980,	
+-0.194333509633991120,	-0.194284462615282450,	-0.194235415110862650,	-0.194186367120854330,	-0.194137318645379170,	-0.194088269684561610,	-0.194039220238523380,	-0.193990170307387110,	
+-0.193941119891275410,	-0.193892068990310890,	-0.193843017604616200,	-0.193793965734313980,	-0.193744913379525980,	-0.193695860540376550,	-0.193646807216987490,	-0.193597753409481380,	
+-0.193548699117980920,	-0.193499644342608690,	-0.193450589083487360,	-0.193401533340738670,	-0.193352477114487050,	-0.193303420404854210,	-0.193254363211962820,	-0.193205305535935540,	
+-0.193156247376894990,	-0.193107188734963800,	-0.193058129610264670,	-0.193009070002919340,	-0.192960009913052180,	-0.192910949340785010,	-0.192861888286240480,	-0.192812826749541200,	
+-0.192763764730809890,	-0.192714702230169150,	-0.192665639247741630,	-0.192616575783649190,	-0.192567511838016150,	-0.192518447410964330,	-0.192469382502616420,	-0.192420317113095010,	
+-0.192371251242522830,	-0.192322184891022540,	-0.192273118058716750,	-0.192224050745727320,	-0.192174982952178640,	-0.192125914678192480,	-0.192076845923891540,	-0.192027776689398490,	
+-0.191978706974836020,	-0.191929636780326730,	-0.191880566105992520,	-0.191831494951957750,	-0.191782423318344250,	-0.191733351205274680,	-0.191684278612871740,	-0.191635205541258120,	
+-0.191586131990556460,	-0.191537057960889490,	-0.191487983452379000,	-0.191438908465149410,	-0.191389832999322550,	-0.191340757055021130,	-0.191291680632367790,	-0.191242603731485240,	
+-0.191193526352496200,	-0.191144448495522480,	-0.191095370160688500,	-0.191046291348116100,	-0.190997212057927970,	-0.190948132290246820,	-0.190899052045195330,	-0.190849971322896220,	
+-0.190800890123472150,	-0.190751808447045010,	-0.190702726293739220,	-0.190653643663676600,	-0.190604560556979890,	-0.190555476973771760,	-0.190506392914174950,	-0.190457308378312150,	
+-0.190408223366305220,	-0.190359137878278600,	-0.190310051914354130,	-0.190260965474654510,	-0.190211878559302490,	-0.190162791168420800,	-0.190113703302132120,	-0.190064614960559150,	
+-0.190015526143823800,	-0.189966436852050500,	-0.189917347085361120,	-0.189868256843878370,	-0.189819166127724980,	-0.189770074937023660,	-0.189720983271897150,	-0.189671891132468180,	
+-0.189622798518858630,	-0.189573705431192950,	-0.189524611869592990,	-0.189475517834181510,	-0.189426423325081250,	-0.189377328342414910,	-0.189328232886305260,	-0.189279136956875040,	
+-0.189230040554246080,	-0.189180943678542910,	-0.189131846329887390,	-0.189082748508402230,	-0.189033650214210200,	-0.188984551447434060,	-0.188935452208196550,	-0.188886352496619500,	
+-0.188837252312827470,	-0.188788151656942290,	-0.188739050529086770,	-0.188689948929383570,	-0.188640846857955540,	-0.188591744314925370,	-0.188542641300415840,	-0.188493537814548860,	
+-0.188444433857448880,	-0.188395329429237810,	-0.188346224530038440,	-0.188297119159973490,	-0.188248013319165770,	-0.188198907007738000,	-0.188149800225812070,	-0.188100692973512530,	
+-0.188051585250961270,	-0.188002477058281050,	-0.187953368395594620,	-0.187904259263024760,	-0.187855149660694280,	-0.187806039588725880,	-0.187756929047241560,	-0.187707818036365770,	
+-0.187658706556220410,	-0.187609594606928330,	-0.187560482188612240,	-0.187511369301394950,	-0.187462255945399230,	-0.187413142120747000,	-0.187364027827562780,	-0.187314913065968510,	
+-0.187265797836086930,	-0.187216682138040880,	-0.187167565971953110,	-0.187118449337946440,	-0.187069332236143640,	-0.187020214666666630,	-0.186971096629639950,	-0.186921978125185550,	
+-0.186872859153426190,	-0.186823739714484680,	-0.186774619808483840,	-0.186725499435546420,	-0.186676378595795280,	-0.186627257289352310,	-0.186578135516342060,	-0.186529013276886480,	
+-0.186479890571108360,	-0.186430767399130530,	-0.186381643761075770,	-0.186332519657066900,	-0.186283395087226740,	-0.186234270051677230,	-0.186185144550542890,	-0.186136018583945680,	
+-0.186086892152008470,	-0.186037765254853990,	-0.185988637892605110,	-0.185939510065384640,	-0.185890381773314520,	-0.185841253016519330,	-0.185792123795120970,	-0.185742994109242330,	
+-0.185693863959006190,	-0.185644733344535410,	-0.185595602265952790,	-0.185546470723381150,	-0.185497338716942490,	-0.185448206246761340,	-0.185399073312959660,	-0.185349939915660320,	
+-0.185300806054986110,	-0.185251671731059890,	-0.185202536944004510,	-0.185153401693941900,	-0.185104265980996660,	-0.185055129805290740,	-0.185005993166947020,	-0.184956856066088300,	
+-0.184907718502837440,	-0.184858580477317290,	-0.184809441989650690,	-0.184760303039959610,	-0.184711163628368650,	-0.184662023754999790,	-0.184612883419975870,	-0.184563742623419710,	
+-0.184514601365454220,	-0.184465459646202230,	-0.184416317465785680,	-0.184367174824329240,	-0.184318031721954880,	-0.184268888158785420,	-0.184219744134943740,	-0.184170599650552690,	
+-0.184121454705735150,	-0.184072309300614000,	-0.184023163435311170,	-0.183974017109951320,	-0.183924870324656400,	-0.183875723079549330,	-0.183826575374752940,	-0.183777427210390140,	
+-0.183728278586583750,	-0.183679129503456660,	-0.183629979961130870,	-0.183580829959731020,	-0.183531679499379100,	-0.183482528580197950,	-0.183433377202310510,	-0.183384225365839590,	
+-0.183335073070908160,	-0.183285920317638130,	-0.183236767106154190,	-0.183187613436578330,	-0.183138459309033440,	-0.183089304723642380,	-0.183040149680528090,	-0.182990994179813400,	
+-0.182941838221621240,	-0.182892681806073630,	-0.182843524933295140,	-0.182794367603407860,	-0.182745209816534690,	-0.182696051572798470,	-0.182646892872322110,	-0.182597733715228530,	
+-0.182548574101640630,	-0.182499414031680410,	-0.182450253505472500,	-0.182401092523138990,	-0.182351931084802740,	-0.182302769190586660,	-0.182253606840613670,	-0.182204444035006660,	
+-0.182155280773887650,	-0.182106117057381330,	-0.182056952885609720,	-0.182007788258695710,	-0.181958623176762230,	-0.181909457639932190,	-0.181860291648328540,	-0.181811125202074130,	
+-0.181761958301291020,	-0.181712790946103930,	-0.181663623136634840,	-0.181614454873006680,	-0.181565286155342400,	-0.181516116983764880,	-0.181466947358397110,	-0.181417777279361060,	
+-0.181368606746781460,	-0.181319435760780330,	-0.181270264321480630,	-0.181221092429005250,	-0.181171920083477160,	-0.181122747285019260,	-0.181073574033754490,	-0.181024400329804910,	
+-0.180975226173295200,	-0.180926051564347430,	-0.180876876503084540,	-0.180827700989629440,	-0.180778525024105100,	-0.180729348606634450,	-0.180680171737340410,	-0.180630994416345090,	
+-0.180581816643773150,	-0.180532638419746650,	-0.180483459744388590,	-0.180434280617821850,	-0.180385101040169420,	-0.180335921011554240,	-0.180286740532098370,	-0.180237559601926530,	
+-0.180188378221160790,	-0.180139196389924120,	-0.180090014108339440,	-0.180040831376529740,	-0.179991648194617960,	-0.179942464562727060,	-0.179893280480979110,	-0.179844095949498850,	
+-0.179794910968408330,	-0.179745725537830550,	-0.179696539657888450,	-0.179647353328704990,	-0.179598166550403170,	-0.179548979323105930,	-0.179499791646935360,	-0.179450603522016170,	
+-0.179401414948470510,	-0.179352225926421280,	-0.179303036455991490,	-0.179253846537304110,	-0.179204656170482120,	-0.179155465355647610,	-0.179106274092925320,	-0.179057082382437340,	
+-0.179007890224306630,	-0.178958697618656240,	-0.178909504565609080,	-0.178860311065288160,	-0.178811117117816470,	-0.178761922723316090,	-0.178712727881911810,	-0.178663532593725690,	
+-0.178614336858880730,	-0.178565140677499960,	-0.178515944049706300,	-0.178466746975622810,	-0.178417549455371580,	-0.178368351489077340,	-0.178319153076862220,	-0.178269954218849200,	
+-0.178220754915161320,	-0.178171555165921540,	-0.178122354971252890,	-0.178073154331278320,	-0.178023953246120030,	-0.177974751715902710,	-0.177925549740748510,	-0.177876347320780420,	
+-0.177827144456121490,	-0.177777941146894690,	-0.177728737393223040,	-0.177679533195229530,	-0.177630328553036340,	-0.177581123466768190,	-0.177531917936547210,	-0.177482711962496460,	
+-0.177433505544738940,	-0.177384298683397640,	-0.177335091378595600,	-0.177285883630454940,	-0.177236675439100460,	-0.177187466804654280,	-0.177138257727239460,	-0.177089048206978960,	
+-0.177039838243995860,	-0.176990627838413160,	-0.176941416990353900,	-0.176892205699940210,	-0.176842993967296890,	-0.176793781792546070,	-0.176744569175810830,	-0.176695356117214130,	
+-0.176646142616879050,	-0.176596928674928630,	-0.176547714291485860,	-0.176498499466672950,	-0.176449284200614680,	-0.176400068493433180,	-0.176350852345251500,	-0.176301635756192700,	
+-0.176252418726379810,	-0.176203201255935860,	-0.176153983344983060,	-0.176104764993646160,	-0.176055546202047330,	-0.176006326970309660,	-0.175957107298556180,	-0.175907887186909920,	
+-0.175858666635493930,	-0.175809445644431290,	-0.175760224213844160,	-0.175711002343857340,	-0.175661780034593010,	-0.175612557286174230,	-0.175563334098724040,	-0.175514110472365560,	
+-0.175464886407221770,	-0.175415661903414900,	-0.175366436961069740,	-0.175317211580308500,	-0.175267985761254240,	-0.175218759504029990,	-0.175169532808758850,	-0.175120305675563890,	
+-0.175071078104568150,	-0.175021850095893860,	-0.174972621649665820,	-0.174923392766006210,	-0.174874163445038120,	-0.174824933686884620,	-0.174775703491668790,	-0.174726472859513700,	
+-0.174677241790542420,	-0.174628010284877180,	-0.174578778342642770,	-0.174529545963961420,	-0.174480313148956210,	-0.174431079897750220,	-0.174381846210466540,	-0.174332612087228220,	
+-0.174283377528157510,	-0.174234142533379240,	-0.174184907103015600,	-0.174135671237189680,	-0.174086434936024600,	-0.174037198199643420,	-0.173987961028169240,	-0.173938723421725170,	
+-0.173889485380433420,	-0.173840246904418850,	-0.173791007993803620,	-0.173741768648710910,	-0.173692528869263760,	-0.173643288655585290,	-0.173594048007798570,	-0.173544806926026780,	
+-0.173495565410392070,	-0.173446323461019320,	-0.173397081078030760,	-0.173347838261549510,	-0.173298595011698640,	-0.173249351328601310,	-0.173200107212380610,	-0.173150862663158740,	
+-0.173101617681060580,	-0.173052372266208400,	-0.173003126418725280,	-0.172953880138734360,	-0.172904633426358730,	-0.172855386281721510,	-0.172806138704945820,	-0.172756890696153940,	
+-0.172707642255470670,	-0.172658393383018300,	-0.172609144078919970,	-0.172559894343298770,	-0.172510644176277820,	-0.172461393577980270,	-0.172412142548528350,	-0.172362891088046980,	
+-0.172313639196658350,	-0.172264386874485640,	-0.172215134121651960,	-0.172165880938280450,	-0.172116627324494200,	-0.172067373280416440,	-0.172018118806169320,	-0.171968863901877820,	
+-0.171919608567664140,	-0.171870352803651430,	-0.171821096609962860,	-0.171771839986721520,	-0.171722582934050600,	-0.171673325452073230,	-0.171624067540911670,	-0.171574809200690790,	
+-0.171525550431532920,	-0.171476291233561150,	-0.171427031606898650,	-0.171377771551668580,	-0.171328511067994100,	-0.171279250155997430,	-0.171229988815803540,	-0.171180727047534680,	
+-0.171131464851313970,	-0.171082202227264640,	-0.171032939175509770,	-0.170983675696172570,	-0.170934411789376180,	-0.170885147455242890,	-0.170835882693897570,	-0.170786617505462590,	
+-0.170737351890061030,	-0.170688085847816110,	-0.170638819378850980,	-0.170589552483288800,	-0.170540285161252720,	-0.170491017412865070,	-0.170441749238250760,	-0.170392480637532070,	
+-0.170343211610832160,	-0.170293942158274230,	-0.170244672279981470,	-0.170195401976076990,	-0.170146131246683150,	-0.170096860091924850,	-0.170047588511924420,	-0.169998316506805000,	
+-0.169949044076689790,	-0.169899771221701970,	-0.169850497941964720,	-0.169801224237601240,	-0.169751950108733810,	-0.169702675555487380,	-0.169653400577984280,	-0.169604125176347650,	
+-0.169554849350700730,	-0.169505573101166680,	-0.169456296427868690,	-0.169407019330929080,	-0.169357741810472810,	-0.169308463866622180,	-0.169259185499500390,	-0.169209906709230640,	
+-0.169160627495936130,	-0.169111347859740050,	-0.169062067800765600,	-0.169012787319135080,	-0.168963506414973490,	-0.168914225088403150,	-0.168864943339547210,	-0.168815661168528950,	
+-0.168766378575471500,	-0.168717095560498130,	-0.168667812123731140,	-0.168618528265295470,	-0.168569243985313500,	-0.168519959283908420,	-0.168470674161203450,	-0.168421388617321780,	
+-0.168372102652386670,	-0.168322816266521260,	-0.168273529459847970,	-0.168224242232491690,	-0.168174954584574850,	-0.168125666516220600,	-0.168076378027552180,	-0.168027089118692820,	
+-0.167977799789765740,	-0.167928510040894150,	-0.167879219872200420,	-0.167829929283809520,	-0.167780638275843800,	-0.167731346848426470,	-0.167682055001680790,	-0.167632762735729970,	
+-0.167583470050697240,	-0.167534176946705800,	-0.167484883423878100,	-0.167435589482339030,	-0.167386295122210980,	-0.167337000343617230,	-0.167287705146680950,	-0.167238409531525410,	
+-0.167189113498273870,	-0.167139817047048640,	-0.167090520177974740,	-0.167041222891174570,	-0.166991925186771330,	-0.166942627064888270,	-0.166893328525648640,	-0.166844029569175710,	
+-0.166794730195592680,	-0.166745430405021960,	-0.166696130197588550,	-0.166646829573414780,	-0.166597528532623970,	-0.166548227075339340,	-0.166498925201684130,	-0.166449622911781610,	
+-0.166400320205754150,	-0.166351017083726770,	-0.166301713545821850,	-0.166252409592162640,	-0.166203105222872430,	-0.166153800438074430,	-0.166104495237891950,	-0.166055189622448220,	
+-0.166005883591865630,	-0.165956577146269210,	-0.165907270285781370,	-0.165857963010525330,	-0.165808655320624390,	-0.165759347216201810,	-0.165710038697380880,	-0.165660729764283950,	
+-0.165611420417036080,	-0.165562110655759650,	-0.165512800480577980,	-0.165463489891614270,	-0.165414178888991850,	-0.165364867472833990,	-0.165315555643263950,	-0.165266243400404160,	
+-0.165216930744379630,	-0.165167617675312770,	-0.165118304193326850,	-0.165068990298545190,	-0.165019675991091050,	-0.164970361271087720,	-0.164921046138658490,	-0.164871730593925760,	
+-0.164822414637014610,	-0.164773098268047400,	-0.164723781487147420,	-0.164674464294438020,	-0.164625146690042440,	-0.164575828674084020,	-0.164526510246685990,	-0.164477191407970850,	
+-0.164427872158063560,	-0.164378552497086630,	-0.164329232425163310,	-0.164279911942416900,	-0.164230591048970730,	-0.164181269744948070,	-0.164131948030471350,	-0.164082625905665640,	
+-0.164033303370653360,	-0.163983980425557840,	-0.163934657070502370,	-0.163885333305610230,	-0.163836009131004770,	-0.163786684546809310,	-0.163737359553146220,	-0.163688034150140630,	
+-0.163638708337914970,	-0.163589382116592520,	-0.163540055486296630,	-0.163490728447150570,	-0.163441400999277730,	-0.163392073142800490,	-0.163342744877843950,	-0.163293416204530530,	
+-0.163244087122983580,	-0.163194757633326410,	-0.163145427735682360,	-0.163096097430174720,	-0.163046766716926860,	-0.162997435596061200,	-0.162948104067702800,	-0.162898772131974180,	
+-0.162849439788998600,	-0.162800107038899440,	-0.162750773881800010,	-0.162701440317823630,	-0.162652106347092790,	-0.162602771969732550,	-0.162553437185865370,	-0.162504101995614630,	
+-0.162454766399103610,	-0.162405430396455660,	-0.162356093987794160,	-0.162306757173242420,	-0.162257419952922920,	-0.162208082326960740,	-0.162158744295478360,	-0.162109405858599090,	
+-0.162060067016446320,	-0.162010727769143410,	-0.161961388116813650,	-0.161912048059580430,	-0.161862707597566210,	-0.161813366730896110,	-0.161764025459692570,	-0.161714683784078990,	
+-0.161665341704178680,	-0.161615999220115020,	-0.161566656332011370,	-0.161517313039991090,	-0.161467969344176620,	-0.161418625244693140,	-0.161369280741663070,	-0.161319935835209820,	
+-0.161270590525456700,	-0.161221244812527110,	-0.161171898696544440,	-0.161122552177631110,	-0.161073205255912290,	-0.161023857931510470,	-0.160974510204549000,	-0.160925162075151230,	
+-0.160875813543440580,	-0.160826464609540390,	-0.160777115273574050,	-0.160727765535664040,	-0.160678415395935470,	-0.160629064854510870,	-0.160579713911513630,	-0.160530362567067100,	
+-0.160481010821294650,	-0.160431658674319660,	-0.160382306126264670,	-0.160332953177254790,	-0.160283599827412530,	-0.160234246076861260,	-0.160184891925724380,	-0.160135537374125250,	
+-0.160086182422187310,	-0.160036827070033890,	-0.159987471317787540,	-0.159938115165573380,	-0.159888758613513950,	-0.159839401661732610,	-0.159790044310352760,	-0.159740686559497800,	
+-0.159691328409291120,	-0.159641969859855270,	-0.159592610911315350,	-0.159543251563793900,	-0.159493891817414330,	-0.159444531672300020,	-0.159395171128574400,	-0.159345810186360850,	
+-0.159296448845782760,	-0.159247087106962670,	-0.159197724970025740,	-0.159148362435094500,	-0.159098999502292370,	-0.159049636171742730,	-0.159000272443568990,	-0.158950908317894570,	
+-0.158901543794842890,	-0.158852178874536480,	-0.158802813557100490,	-0.158753447842657460,	-0.158704081731330830,	-0.158654715223243980,	-0.158605348318520330,	-0.158555981017283330,	
+-0.158506613319656380,	-0.158457245225761990,	-0.158407876735725400,	-0.158358507849669090,	-0.158309138567716530,	-0.158259768889991130,	-0.158210398816616280,	-0.158161028347715450,	
+-0.158111657483411160,	-0.158062286223828620,	-0.158012914569090360,	-0.157963542519319820,	-0.157914170074640430,	-0.157864797235175570,	-0.157815424001048750,	-0.157766050372383390,	
+-0.157716676349302000,	-0.157667301931929790,	-0.157617927120389360,	-0.157568551914804070,	-0.157519176315297410,	-0.157469800321992810,	-0.157420423935013740,	-0.157371047154482720,	
+-0.157321669980524940,	-0.157272292413262990,	-0.157222914452820330,	-0.157173536099320360,	-0.157124157352886540,	-0.157074778213642350,	-0.157025398681711230,	-0.156976018757215700,	
+-0.156926638440281010,	-0.156877257731029730,	-0.156827876629585310,	-0.156778495136071200,	-0.156729113250610840,	-0.156679730973327710,	-0.156630348304344360,	-0.156580965243786040,	
+-0.156531581791775290,	-0.156482197948435570,	-0.156432813713890400,	-0.156383429088263170,	-0.156334044071677340,	-0.156284658664256420,	-0.156235272866122990,	-0.156185886677402240,	
+-0.156136500098216810,	-0.156087113128690090,	-0.156037725768945590,	-0.155988338019106780,	-0.155938949879297130,	-0.155889561349640100,	-0.155840172430258300,	-0.155790783121276950,	
+-0.155741393422818620,	-0.155692003335006820,	-0.155642612857965020,	-0.155593221991816660,	-0.155543830736685260,	-0.155494439092693420,	-0.155445047059966340,	-0.155395654638626670,	
+-0.155346261828797850,	-0.155296868630603350,	-0.155247475044166690,	-0.155198081069611360,	-0.155148686707060830,	-0.155099291956637690,	-0.155049896818467200,	-0.155000501292671980,	
+-0.154951105379375480,	-0.154901709078701240,	-0.154852312390772740,	-0.154802915315713410,	-0.154753517853646830,	-0.154704120004695580,	-0.154654721768984900,	-0.154605323146637410,	
+-0.154555924137776610,	-0.154506524742526020,	-0.154457124961009080,	-0.154407724793349350,	-0.154358324239669440,	-0.154308923300094600,	-0.154259521974747430,	-0.154210120263751470,	
+-0.154160718167230200,	-0.154111315685307140,	-0.154061912818105800,	-0.154012509565749660,	-0.153963105928361380,	-0.153913701906066210,	-0.153864297498986780,	-0.153814892707246630,	
+-0.153765487530969220,	-0.153716081970278080,	-0.153666676025296770,	-0.153617269696147890,	-0.153567862982956690,	-0.153518455885845840,	-0.153469048404938860,	-0.153419640540359250,	
+-0.153370232292230540,	-0.153320823660676260,	-0.153271414645819920,	-0.153222005247784150,	-0.153172595466694260,	-0.153123185302672880,	-0.153073774755843520,	-0.153024363826329750,	
+-0.152974952514255050,	-0.152925540819742970,	-0.152876128742917030,	-0.152826716283899900,	-0.152777303442816870,	-0.152727890219790580,	-0.152678476614944550,	-0.152629062628402340,	
+-0.152579648260287470,	-0.152530233510723480,	-0.152480818379833020,	-0.152431402867741400,	-0.152381986974571280,	-0.152332570700446170,	-0.152283154045489640,	-0.152233737009825230,	
+-0.152184319593576510,	-0.152134901796866950,	-0.152085483619819270,	-0.152036065062558760,	-0.151986646125208070,	-0.151937226807890790,	-0.151887807110730440,	-0.151838387033850550,	
+-0.151788966577374700,	-0.151739545741426450,	-0.151690124526128460,	-0.151640702931606000,	-0.151591280957981830,	-0.151541858605379410,	-0.151492435873922390,	-0.151443012763734260,	
+-0.151393589274938590,	-0.151344165407658080,	-0.151294741162018020,	-0.151245316538141130,	-0.151195891536150930,	-0.151146466156171030,	-0.151097040398324920,	-0.151047614262736250,	
+-0.150998187749528530,	-0.150948760858824440,	-0.150899333590749360,	-0.150849905945425910,	-0.150800477922977740,	-0.150751049523528330,	-0.150701620747201340,	-0.150652191594120270,	
+-0.150602762064407840,	-0.150553332158189390,	-0.150503901875587630,	-0.150454471216726090,	-0.150405040181728370,	-0.150355608770718070,	-0.150306176983818730,	-0.150256744821153950,	
+-0.150207312282846450,	-0.150157879369021530,	-0.150108446079801920,	-0.150059012415311170,	-0.150009578375672910,	-0.149960143961010710,	-0.149910709171448140,	-0.149861274007108800,	
+-0.149811838468115380,	-0.149762402554593280,	-0.149712966266665140,	-0.149663529604454610,	-0.149614092568085220,	-0.149564655157680640,	-0.149515217373364400,	-0.149465779215259250,	
+-0.149416340683490520,	-0.149366901778180930,	-0.149317462499454100,	-0.149268022847433600,	-0.149218582822243070,	-0.149169142424006060,	-0.149119701652846190,	-0.149070260508886190,	
+-0.149020818992251450,	-0.148971377103064630,	-0.148921934841449360,	-0.148872492207529270,	-0.148823049201427940,	-0.148773605823269010,	-0.148724162073176040,	-0.148674717951271800,	
+-0.148625273457681640,	-0.148575828592528300,	-0.148526383355935380,	-0.148476937748026510,	-0.148427491768925310,	-0.148378045418755350,	-0.148328598697639400,	-0.148279151605702850,	
+-0.148229704143068410,	-0.148180256309859730,	-0.148130808106200380,	-0.148081359532214020,	-0.148031910588024260,	-0.147982461273754720,	-0.147933011589528180,	-0.147883561535469940,	
+-0.147834111111702830,	-0.147784660318350440,	-0.147735209155536400,	-0.147685757623384320,	-0.147636305722017860,	-0.147586853451559750,	-0.147537400812135400,	-0.147487947803867540,	
+-0.147438494426879780,	-0.147389040681295820,	-0.147339586567239250,	-0.147290132084833710,	-0.147240677234202870,	-0.147191222015469410,	-0.147141766428758810,	-0.147092310474193770,	
+-0.147042854151897970,	-0.146993397461995020,	-0.146943940404608590,	-0.146894482979862300,	-0.146845025187879810,	-0.146795567028783880,	-0.146746108502699900,	-0.146696649609750650,	
+-0.146647190350059770,	-0.146597730723750930,	-0.146548270730947760,	-0.146498810371773920,	-0.146449349646352170,	-0.146399888554807900,	-0.146350427097263950,	-0.146300965273843900,	
+-0.146251503084671440,	-0.146202040529870240,	-0.146152577609563930,	-0.146103114323876180,	-0.146053650672929770,	-0.146004186656850110,	-0.145954722275759950,	-0.145905257529783030,	
+-0.145855792419042950,	-0.145806326943663380,	-0.145756861103768010,	-0.145707394899480480,	-0.145657928330923560,	-0.145608461398222730,	-0.145558994101500750,	-0.145509526440881250,	
+-0.145460058416487960,	-0.145410590028444530,	-0.145361121276874620,	-0.145311652161901010,	-0.145262182683649150,	-0.145212712842241850,	-0.145163242637802750,	-0.145113772070455560,	
+-0.145064301140323950,	-0.145014829847531560,	-0.144965358192202100,	-0.144915886174458390,	-0.144866413794425830,	-0.144816941052227230,	-0.144767467947986280,	-0.144717994481826650,	
+-0.144668520653872030,	-0.144619046464246140,	-0.144569571913071740,	-0.144520097000474270,	-0.144470621726576600,	-0.144421146091502330,	-0.144371670095375220,	-0.144322193738318920,	
+-0.144272717020457160,	-0.144223239941913580,	-0.144173762502811050,	-0.144124284703274960,	-0.144074806543428190,	-0.144025328023394380,	-0.143975849143297250,	-0.143926369903260520,	
+-0.143876890303407860,	-0.143827410343862950,	-0.143777930024748650,	-0.143728449346190420,	-0.143678968308311030,	-0.143629486911234260,	-0.143580005155083760,	-0.143530523039983230,	
+-0.143481040566056400,	-0.143431557733426080,	-0.143382074542217770,	-0.143332590992554270,	-0.143283107084559270,	-0.143233622818356530,	-0.143184138194069720,	-0.143134653211822560,	
+-0.143085167871738780,	-0.143035682173941190,	-0.142986196118555260,	-0.142936709705703880,	-0.142887222935510680,	-0.142837735808099440,	-0.142788248323593880,	-0.142738760482117670,	
+-0.142689272283794580,	-0.142639783728747440,	-0.142590294817101700,	-0.142540805548980220,	-0.142491315924506730,	-0.142441825943804940,	-0.142392335606998630,	-0.142342844914211420,	
+-0.142293353865566270,	-0.142243862461188590,	-0.142194370701201250,	-0.142144878585728000,	-0.142095386114892530,	-0.142045893288818610,	-0.141996400107629960,	-0.141946906571450320,	
+-0.141897412680402510,	-0.141847918434612060,	-0.141798423834201800,	-0.141748928879295490,	-0.141699433570016850,	-0.141649937906489640,	-0.141600441888837580,	-0.141550945517183530,	
+-0.141501448791653020,	-0.141451951712368850,	-0.141402454279454830,	-0.141352956493034670,	-0.141303458353232100,	-0.141253959860170920,	-0.141204461013974820,	-0.141154961814766670,	
+-0.141105462262672010,	-0.141055962357813700,	-0.141006462100315480,	-0.140956961490301120,	-0.140907460527894320,	-0.140857959213218890,	-0.140808457546398590,	-0.140758955527556240,	
+-0.140709453156817380,	-0.140659950434304880,	-0.140610447360142500,	-0.140560943934454010,	-0.140511440157363170,	-0.140461936028993730,	-0.140412431549468560,	-0.140362926718913180,	
+-0.140313421537450520,	-0.140263916005204270,	-0.140214410122298240,	-0.140164903888856190,	-0.140115397305001890,	-0.140065890370859090,	-0.140016383086550680,	-0.139966875452202180,	
+-0.139917367467936510,	-0.139867859133877420,	-0.139818350450148680,	-0.139768841416874040,	-0.139719332034177330,	-0.139669822302182280,	-0.139620312221011790,	-0.139570801790791400,	
+-0.139521291011644010,	-0.139471779883693390,	-0.139422268407063320,	-0.139372756581877560,	-0.139323244408259940,	-0.139273731886333320,	-0.139224219016223260,	-0.139174705798052630,	
+-0.139125192231945250,	-0.139075678318024860,	-0.139026164056415300,	-0.138976649447240340,	-0.138927134490623740,	-0.138877619186688420,	-0.138828103535559970,	-0.138778587537361220,	
+-0.138729071192216000,	-0.138679554500248130,	-0.138630037461581370,	-0.138580520076339500,	-0.138531002344645440,	-0.138481484266624770,	-0.138431965842400390,	-0.138382447072096100,	
+-0.138332927955835680,	-0.138283408493742960,	-0.138233888685941690,	-0.138184368532555720,	-0.138134848033707960,	-0.138085327189523930,	-0.138035806000126600,	-0.137986284465639760,	
+-0.137936762586187200,	-0.137887240361892730,	-0.137837717792880150,	-0.137788194879272410,	-0.137738671621195070,	-0.137689148018771050,	-0.137639624072124130,	-0.137590099781378180,	
+-0.137540575146656960,	-0.137491050168084330,	-0.137441524845784060,	-0.137391999179879100,	-0.137342473170495030,	-0.137292946817754750,	-0.137243420121782120,	-0.137193893082700940,	
+-0.137144365700635010,	-0.137094837975708210,	-0.137045309908044280,	-0.136995781497766200,	-0.136946252744999550,	-0.136896723649867270,	-0.136847194212493170,	-0.136797664433001090,	
+-0.136748134311514860,	-0.136698603848158300,	-0.136649073043055210,	-0.136599541896328560,	-0.136550010408103940,	-0.136500478578504280,	-0.136450946407653460,	-0.136401413895675230,	
+-0.136351881042693500,	-0.136302347848832050,	-0.136252814314213850,	-0.136203280438964510,	-0.136153746223206950,	-0.136104211667065020,	-0.136054676770662570,	-0.136005141534123440,	
+-0.135955605957571450,	-0.135906070041130450,	-0.135856533784923380,	-0.135806997189075850,	-0.135757460253710850,	-0.135707922978952210,	-0.135658385364923720,	-0.135608847411749310,	
+-0.135559309119552750,	-0.135509770488457050,	-0.135460231518587800,	-0.135410692210067960,	-0.135361152563021420,	-0.135311612577571960,	-0.135262072253843510,	-0.135212531591959840,	
+-0.135162990592044870,	-0.135113449254221530,	-0.135063907578615440,	-0.135014365565349600,	-0.134964823214547840,	-0.134915280526334030,	-0.134865737500832000,	-0.134816194138165650,	
+-0.134766650438457920,	-0.134717106401834430,	-0.134667562028418200,	-0.134618017318333030,	-0.134568472271702850,	-0.134518926888651500,	-0.134469381169302790,	-0.134419835113780670,	
+-0.134370288722208050,	-0.134320741994710590,	-0.134271194931411290,	-0.134221647532433990,	-0.134172099797902590,	-0.134122551727940940,	-0.134073003322672880,	-0.134023454582222340,	
+-0.133973905506712290,	-0.133924356096268320,	-0.133874806351013480,	-0.133825256271071640,	-0.133775705856566650,	-0.133726155107622370,	-0.133676604024362740,	-0.133627052606911570,	
+-0.133577500855391910,	-0.133527948769929380,	-0.133478396350646960,	-0.133428843597668540,	-0.133379290511118050,	-0.133329737091119310,	-0.133280183337796230,	-0.133230629251271800,	
+-0.133181074831671690,	-0.133131520079118880,	-0.133081964993737280,	-0.133032409575650770,	-0.132982853824983230,	-0.132933297741858580,	-0.132883741326400660,	-0.132834184578732500,	
+-0.132784627498979790,	-0.132735070087265480,	-0.132685512343713510,	-0.132635954268447760,	-0.132586395861592130,	-0.132536837123270500,	-0.132487278053605880,	-0.132437718652723970,	
+-0.132388158920747760,	-0.132338598857801140,	-0.132289038464008020,	-0.132239477739492320,	-0.132189916684377930,	-0.132140355298788730,	-0.132090793582847780,	-0.132041231536680710,	
+-0.131991669160410580,	-0.131942106454161270,	-0.131892543418056700,	-0.131842980052220750,	-0.131793416356777350,	-0.131743852331849540,	-0.131694287977563000,	-0.131644723294040730,	
+-0.131595158281406640,	-0.131545592939784660,	-0.131496027269298680,	-0.131446461270072650,	-0.131396894942230450,	-0.131347328285895150,	-0.131297761301192420,	-0.131248193988245250,	
+-0.131198626347177630,	-0.131149058378113440,	-0.131099490081176580,	-0.131049921456491030,	-0.131000352504180660,	-0.130950783224368510,	-0.130901213617180300,	-0.130851643682739050,	
+-0.130802073421168700,	-0.130752502832593150,	-0.130702931917136360,	-0.130653360674922230,	-0.130603789106074700,	-0.130554217210716830,	-0.130504644988974290,	-0.130455072440970130,	
+-0.130405499566828290,	-0.130355926366672700,	-0.130306352840627300,	-0.130256778988816020,	-0.130207204811361920,	-0.130157630308390670,	-0.130108055480025350,	-0.130058480326389890,	
+-0.130008904847608240,	-0.129959329043804310,	-0.129909752915102070,	-0.129860176461625450,	-0.129810599683497510,	-0.129761022580843930,	-0.129711445153787820,	-0.129661867402453080,	
+-0.129612289326963700,	-0.129562710927443560,	-0.129513132204016670,	-0.129463553156806050,	-0.129413973785937410,	-0.129364394091533890,	-0.129314814073719340,	-0.129265233732617780,	
+-0.129215653068353110,	-0.129166072081049330,	-0.129116490770830370,	-0.129066909137819290,	-0.129017327182141820,	-0.128967744903921040,	-0.128918162303280880,	-0.128868579380345320,	
+-0.128818996135238340,	-0.128769412568083830,	-0.128719828679004940,	-0.128670244468127330,	-0.128620659935574140,	-0.128571075081469280,	-0.128521489905936730,	-0.128471904409100470,	
+-0.128422318591084440,	-0.128372732452012610,	-0.128323145992008090,	-0.128273559211196570,	-0.128223972109701130,	-0.128174384687645780,	-0.128124796945154470,	-0.128075208882351160,	
+-0.128025620499359840,	-0.127976031796304480,	-0.127926442773308140,	-0.127876853430496570,	-0.127827263767992890,	-0.127777673785921030,	-0.127728083484404980,	-0.127678492863568720,	
+-0.127628901923536240,	-0.127579310664431510,	-0.127529719086377610,	-0.127480127189500300,	-0.127430534973922680,	-0.127380942439768720,	-0.127331349587162380,	-0.127281756416227710,	
+-0.127232162927088610,	-0.127182569119868250,	-0.127132974994692340,	-0.127083380551683970,	-0.127033785790967160,	-0.126984190712665900,	-0.126934595316904150,	-0.126884999603805920,	
+-0.126835403573495180,	-0.126785807226095060,	-0.126736210561731290,	-0.126686613580527020,	-0.126637016282606210,	-0.126587418668092840,	-0.126537820737110920,	-0.126488222489784470,	
+-0.126438623926236560,	-0.126389025046593000,	-0.126339425850976850,	-0.126289826339512160,	-0.126240226512322890,	-0.126190626369533040,	-0.126141025911266660,	-0.126091425137647680,	
+-0.126041824048799270,	-0.125992222644847190,	-0.125942620925914540,	-0.125893018892125340,	-0.125843416543603620,	-0.125793813880473340,	-0.125744210902858510,	-0.125694607610882280,	
+-0.125645004004670410,	-0.125595400084346030,	-0.125545795850033170,	-0.125496191301855800,	-0.125446586439937950,	-0.125396981264403630,	-0.125347375775376880,	-0.125297769972980780,	
+-0.125248163857341170,	-0.125198557428581130,	-0.125148950686824690,	-0.125099343632195910,	-0.125049736264818720,	-0.125000128584817210,	-0.124950520592315400,	-0.124900912287436380,	
+-0.124851303670305970,	-0.124801694741047310,	-0.124752085499784410,	-0.124702475946641290,	-0.124652866081741980,	-0.124603255905210500,	-0.124553645417170000,	-0.124504034617746270,	
+-0.124454423507062470,	-0.124404812085242590,	-0.124355200352410680,	-0.124305588308690790,	-0.124255975954206910,	-0.124206363289083090,	-0.124156750313442490,	-0.124107137027410900,	
+-0.124057523431111450,	-0.124007909524668210,	-0.123958295308205180,	-0.123908680781846430,	-0.123859065945715950,	-0.123809450799937830,	-0.123759835344635190,	-0.123710219579933850,	
+-0.123660603505956960,	-0.123610987122828560,	-0.123561370430672700,	-0.123511753429613400,	-0.123462136119774720,	-0.123412518501279820,	-0.123362900574254500,	-0.123313282338821940,	
+-0.123263663795106170,	-0.123214044943231240,	-0.123164425783321190,	-0.123114806315500090,	-0.123065186539891970,	-0.123015566456620000,	-0.122965946065809990,	-0.122916325367585120,	
+-0.122866704362069440,	-0.122817083049386990,	-0.122767461429661840,	-0.122717839503018040,	-0.122668217269578740,	-0.122618594729469800,	-0.122568971882814360,	-0.122519348729736510,	
+-0.122469725270360260,	-0.122420101504809710,	-0.122370477433208920,	-0.122320853055681920,	-0.122271228372351910,	-0.122221603383344720,	-0.122171978088783490,	-0.122122352488792340,	
+-0.122072726583495310,	-0.122023100373016460,	-0.121973473857479860,	-0.121923847037009580,	-0.121874219911728800,	-0.121824592481763330,	-0.121774964747236400,	-0.121725336708272060,	
+-0.121675708364994380,	-0.121626079717527410,	-0.121576450765995260,	-0.121526821510521090,	-0.121477191951230750,	-0.121427562088247430,	-0.121377931921695200,	-0.121328301451698150,	
+-0.121278670678380340,	-0.121229039601865860,	-0.121179408222278780,	-0.121129776539742300,	-0.121080144554382250,	-0.121030512266321850,	-0.120980879675685160,	-0.120931246782596270,	
+-0.120881613587179280,	-0.120831980089558240,	-0.120782346289857250,	-0.120732712188199520,	-0.120683077784710880,	-0.120633443079514550,	-0.120583808072734620,	-0.120534172764495170,	
+-0.120484537154920290,	-0.120434901244134060,	-0.120385265032259690,	-0.120335628519423050,	-0.120285991705747330,	-0.120236354591356630,	-0.120186717176375050,	-0.120137079460926680,	
+-0.120087441445135600,	-0.120037803129125930,	-0.119988164513020860,	-0.119938525596946260,	-0.119888886381025350,	-0.119839246865382230,	-0.119789607050140990,	-0.119739966935425730,	
+-0.119690326521360550,	-0.119640685808068680,	-0.119591044795675960,	-0.119541403484305640,	-0.119491761874081820,	-0.119442119965128590,	-0.119392477757570060,	-0.119342835251530330,	
+-0.119293192447133520,	-0.119243549344502830,	-0.119193905943764170,	-0.119144262245040720,	-0.119094618248456640,	-0.119044973954136000,	-0.118995329362202930,	-0.118945684472781530,	
+-0.118896039285995930,	-0.118846393801969350,	-0.118796748020827670,	-0.118747101942694100,	-0.118697455567692790,	-0.118647808895947840,	-0.118598161927583360,	-0.118548514662723480,	
+-0.118498867101491430,	-0.118449219244013110,	-0.118399571090411730,	-0.118349922640811410,	-0.118300273895336300,	-0.118250624854110500,	-0.118200975517258140,	-0.118151325884903350,	
+-0.118101675957169350,	-0.118052025734182040,	-0.118002375216064670,	-0.117952724402941370,	-0.117903073294936250,	-0.117853421892173450,	-0.117803770194777100,	-0.117754118202871310,	
+-0.117704465916579350,	-0.117654813336027110,	-0.117605160461337840,	-0.117555507292635660,	-0.117505853830044720,	-0.117456200073689130,	-0.117406546023693060,	-0.117356891680179740,	
+-0.117307237043275060,	-0.117257582113102300,	-0.117207926889785580,	-0.117158271373449040,	-0.117108615564216830,	-0.117058959462213060,	-0.117009303067561910,	-0.116959646380386630,	
+-0.116909989400813100,	-0.116860332128964600,	-0.116810674564965260,	-0.116761016708939250,	-0.116711358561010680,	-0.116661700121303740,	-0.116612041389941650,	-0.116562382367050340,	
+-0.116512723052753080,	-0.116463063447174000,	-0.116413403550437280,	-0.116363743362667030,	-0.116314082883987440,	-0.116264422114522630,	-0.116214761054395890,	-0.116165099703733120,	
+-0.116115438062657620,	-0.116065776131293500,	-0.116016113909764960,	-0.115966451398196130,	-0.115916788596711170,	-0.115867125505434240,	-0.115817462124488610,	-0.115767798454000200,	
+-0.115718134494092310,	-0.115668470244889080,	-0.115618805706514670,	-0.115569140879093240,	-0.115519475762748970,	-0.115469810357605120,	-0.115420144663787640,	-0.115370478681419780,	
+-0.115320812410625740,	-0.115271145851529660,	-0.115221479004255710,	-0.115171811868928070,	-0.115122144445670900,	-0.115072476734607480,	-0.115022808735863760,	-0.114973140449563010,	
+-0.114923471875829420,	-0.114873803014787140,	-0.114824133866560360,	-0.114774464431273250,	-0.114724794709049960,	-0.114675124700013810,	-0.114625454404290730,	-0.114575783822004020,	
+-0.114526112953277840,	-0.114476441798236390,	-0.114426770357003830,	-0.114377098629704340,	-0.114327426616461230,	-0.114277754317400430,	-0.114228081732645250,	-0.114178408862319860,	
+-0.114128735706548450,	-0.114079062265455190,	-0.114029388539164290,	-0.113979714527799910,	-0.113930040231485370,	-0.113880365650346610,	-0.113830690784506930,	-0.113781015634090530,	
+-0.113731340199221580,	-0.113681664480024290,	-0.113631988476622830,	-0.113582312189140530,	-0.113532635617703310,	-0.113482958762434510,	-0.113433281623458320,	-0.113383604200898940,	
+-0.113333926494880530,	-0.113284248505527300,	-0.113234570232963460,	-0.113184891677312300,	-0.113135212838699800,	-0.113085533717249280,	-0.113035854313084910,	-0.112986174626330910,	
+-0.112936494657111470,	-0.112886814405550790,	-0.112837133871773090,	-0.112787453055901650,	-0.112737771958062480,	-0.112688090578378880,	-0.112638408916975030,	-0.112588726973975180,	
+-0.112539044749503510,	-0.112489362243684220,	-0.112439679456640660,	-0.112389996388498770,	-0.112340313039381880,	-0.112290629409414210,	-0.112240945498719980,	-0.112191261307423380,	
+-0.112141576835648630,	-0.112091892083519940,	-0.112042207051160620,	-0.111992521738696680,	-0.111942836146251430,	-0.111893150273949100,	-0.111843464121913890,	-0.111793777690270020,	
+-0.111744090979141700,	-0.111694403988653160,	-0.111644716718927710,	-0.111595029170091370,	-0.111545341342267440,	-0.111495653235580180,	-0.111445964850153780,	-0.111396276186112450,	
+-0.111346587243580440,	-0.111296898022681080,	-0.111247208523540360,	-0.111197518746281630,	-0.111147828691029090,	-0.111098138357906970,	-0.111048447747039520,	-0.110998756858550940,	
+-0.110949065692565480,	-0.110899374249206460,	-0.110849682528599890,	-0.110799990530869110,	-0.110750298256138370,	-0.110700605704531870,	-0.110650912876173860,	-0.110601219771188570,	
+-0.110551526389699340,	-0.110501832731832190,	-0.110452138797710440,	-0.110402444587458360,	-0.110352750101200160,	-0.110303055339060080,	-0.110253360301162380,	-0.110203664987631260,	
+-0.110153969398590110,	-0.110104273534164910,	-0.110054577394479030,	-0.110004880979656700,	-0.109955184289822180,	-0.109905487325099690,	-0.109855790085613480,	-0.109806092571487800,	
+-0.109756394782846000,	-0.109706696719814100,	-0.109656998382515470,	-0.109607299771074320,	-0.109557600885614950,	-0.109507901726261560,	-0.109458202293138410,	-0.109408502586368870,	
+-0.109358802606078970,	-0.109309102352392070,	-0.109259401825432400,	-0.109209701025324220,	-0.109159999952191790,	-0.109110298606159370,	-0.109060596987351200,	-0.109010895095890650,	
+-0.108961192931903760,	-0.108911490495513870,	-0.108861787786845260,	-0.108812084806022180,	-0.108762381553168890,	-0.108712678028409640,	-0.108662974231868710,	-0.108613270163669450,	
+-0.108563565823937900,	-0.108513861212797440,	-0.108464156330372320,	-0.108414451176786820,	-0.108364745752165180,	-0.108315040056631670,	-0.108265334090309700,	-0.108215627853325250,	
+-0.108165921345801750,	-0.108116214567863440,	-0.108066507519634590,	-0.108016800201239480,	-0.107967092612802370,	-0.107917384754447520,	-0.107867676626298330,	-0.107817968228480830,	
+-0.107768259561118410,	-0.107718550624335340,	-0.107668841418255890,	-0.107619131943004350,	-0.107569422198704970,	-0.107519712185481150,	-0.107470001903458940,	-0.107420291352761710,	
+-0.107370580533513770,	-0.107320869445839360,	-0.107271158089862800,	-0.107221446465708330,	-0.107171734573500250,	-0.107122022413361940,	-0.107072309985419470,	-0.107022597289796210,	
+-0.106972884326616470,	-0.106923171096004520,	-0.106873457598084640,	-0.106823743832981110,	-0.106774029800818220,	-0.106724315501719390,	-0.106674600935810630,	-0.106624886103215380,	
+-0.106575171004057920,	-0.106525455638462520,	-0.106475740006553490,	-0.106426024108455100,	-0.106376307944290770,	-0.106326591514186570,	-0.106276874818265880,	-0.106227157856653000,	
+-0.106177440629472220,	-0.106127723136847850,	-0.106078005378904160,	-0.106028287355765470,	-0.105978569067555180,	-0.105928850514399330,	-0.105879131696421370,	-0.105829412613745580,	
+-0.105779693266496260,	-0.105729973654797690,	-0.105680253778774210,	-0.105630533638550090,	-0.105580813234248740,	-0.105531092565996240,	-0.105481371633916020,	-0.105431650438132370,	
+-0.105381928978769590,	-0.105332207255951990,	-0.105282485269803870,	-0.105232763020448660,	-0.105183040508012420,	-0.105133317732618580,	-0.105083594694391440,	-0.105033871393455320,	
+-0.104984147829934520,	-0.104934424003953350,	-0.104884699915636120,	-0.104834975565106250,	-0.104785250952489830,	-0.104735526077910280,	-0.104685800941491940,	-0.104636075543359060,	
+-0.104586349883636020,	-0.104536623962447090,	-0.104486897779915710,	-0.104437171336167990,	-0.104387444631327330,	-0.104337717665518050,	-0.104287990438864500,	-0.104238262951490950,	
+-0.104188535203521750,	-0.104138807195081210,	-0.104089078926292780,	-0.104039350397282530,	-0.103989621608173900,	-0.103939892559091220,	-0.103890163250158800,	-0.103840433681500990,	
+-0.103790703853242090,	-0.103740973765506410,	-0.103691243418417430,	-0.103641512812101220,	-0.103591781946681240,	-0.103542050822281790,	-0.103492319439027220,	-0.103442587797041850,	
+-0.103392855896450020,	-0.103343123737375160,	-0.103293391319943360,	-0.103243658644278090,	-0.103193925710503680,	-0.103144192518744460,	-0.103094459069124750,	-0.103044725361768900,	
+-0.102994991396801220,	-0.102945257174345190,	-0.102895522694526900,	-0.102845787957469810,	-0.102796052963298230,	-0.102746317712136530,	-0.102696582204109040,	-0.102646846439340090,	
+-0.102597110417953150,	-0.102547374140074300,	-0.102497637605827030,	-0.102447900815335650,	-0.102398163768724530,	-0.102348426466118000,	-0.102298688907640410,	-0.102248951093416090,	
+-0.102199213023568510,	-0.102149474698223770,	-0.102099736117505350,	-0.102049997281537600,	-0.102000258190444850,	-0.101950518844351450,	-0.101900779243381760,	-0.101851039387660120,	
+-0.101801299277309990,	-0.101751558912457500,	-0.101701818293226120,	-0.101652077419740190,	-0.101602336292124060,	-0.101552594910502100,	-0.101502853274998650,	-0.101453111385737180,	
+-0.101403369242843820,	-0.101353626846442030,	-0.101303884196656170,	-0.101254141293610610,	-0.101204398137429690,	-0.101154654728237790,	-0.101104911066159240,	-0.101055167151317530,	
+-0.101005422983838790,	-0.100955678563846480,	-0.100905933891464970,	-0.100856188966818650,	-0.100806443790031840,	-0.100756698361228930,	-0.100706952680533380,	-0.100657206748071340,	
+-0.100607460563966290,	-0.100557714128342570,	-0.100507967441324580,	-0.100458220503036650,	-0.100408473313603200,	-0.100358725873148550,	-0.100308978181796200,	-0.100259230239672290,	
+-0.100209482046900310,	-0.100159733603604610,	-0.100109984909909590,	-0.100060235965939600,	-0.100010486771819030,	-0.099960737327672244,	-0.099910987633622717,	-0.099861237689796614,	
+-0.099811487496317422,	-0.099761737053309499,	-0.099711986360897231,	-0.099662235419205006,	-0.099612484228357195,	-0.099562732788477284,	-0.099512981099691436,	-0.099463229162123121,	
+-0.099413476975896739,	-0.099363724541136664,	-0.099313971857967281,	-0.099264218926512965,	-0.099214465746898101,	-0.099164712319246187,	-0.099114958643683387,	-0.099065204720333172,	
+-0.099015450549319955,	-0.098965696130768124,	-0.098915941464802037,	-0.098866186551546095,	-0.098816431391124698,	-0.098766675983661331,	-0.098716920329282157,	-0.098667164428110687,	
+-0.098617408280271310,	-0.098567651885888397,	-0.098517895245086362,	-0.098468138357989593,	-0.098418381224721602,	-0.098368623845408523,	-0.098318866220173898,	-0.098269108349142098,	
+-0.098219350232437538,	-0.098169591870184592,	-0.098119833262507672,	-0.098070074409531166,	-0.098020315311378586,	-0.097970555968176110,	-0.097920796380047248,	-0.097871036547116388,	
+-0.097821276469507931,	-0.097771516147346291,	-0.097721755580755867,	-0.097671994769860160,	-0.097622233714785345,	-0.097572472415654962,	-0.097522710872593385,	-0.097472949085725027,	
+-0.097423187055174304,	-0.097373424781065615,	-0.097323662263523361,	-0.097273899502671082,	-0.097224136498634914,	-0.097174373251538423,	-0.097124609761505984,	-0.097074846028662037,	
+-0.097025082053130970,	-0.096975317835037184,	-0.096925553374505119,	-0.096875788671658289,	-0.096826023726622856,	-0.096776258539522375,	-0.096726493110481246,	-0.096676727439623883,	
+-0.096626961527074701,	-0.096577195372958113,	-0.096527428977397647,	-0.096477662340519507,	-0.096427895462447205,	-0.096378128343305169,	-0.096328360983217801,	-0.096278593382309541,	
+-0.096228825540704790,	-0.096179057458527978,	-0.096129289135902643,	-0.096079520572954963,	-0.096029751769808491,	-0.095979982726587629,	-0.095930213443416817,	-0.095880443920420458,	
+-0.095830674157723006,	-0.095780904155448862,	-0.095731133913721581,	-0.095681363432667338,	-0.095631592712409688,	-0.095581821753073060,	-0.095532050554781880,	-0.095482279117660565,	
+-0.095432507441833556,	-0.095382735527424392,	-0.095332963374559279,	-0.095283190983361757,	-0.095233418353956253,	-0.095183645486467211,	-0.095133872381019058,	-0.095084099037736208,	
+-0.095034325456743118,	-0.094984551638163342,	-0.094934777582123056,	-0.094885003288745828,	-0.094835228758156101,	-0.094785453990478288,	-0.094735678985836846,	-0.094685903744356217,	
+-0.094636128266159941,	-0.094586352551374223,	-0.094536576600122615,	-0.094486800412529576,	-0.094437023988719532,	-0.094387247328816939,	-0.094337470432946213,	-0.094287693301231823,	
+-0.094237915933797309,	-0.094188138330768889,	-0.094138360492270132,	-0.094088582418425465,	-0.094038804109359345,	-0.093989025565196213,	-0.093939246786060512,	-0.093889467772076698,	
+-0.093839688523368339,	-0.093789909040061625,	-0.093740129322280152,	-0.093690349370148363,	-0.093640569183790684,	-0.093590788763331587,	-0.093541008108895526,	-0.093491227220606057,	
+-0.093441446098589398,	-0.093391664742969130,	-0.093341883153869695,	-0.093292101331415550,	-0.093242319275731164,	-0.093192536986940966,	-0.093142754465169439,	-0.093092971710540137,	
+-0.093043188723179279,	-0.092993405503210461,	-0.092943622050758123,	-0.092893838365946738,	-0.092844054448900759,	-0.092794270299744630,	-0.092744485918602834,	-0.092694701305598939,	
+-0.092644916460859178,	-0.092595131384507118,	-0.092545346076667229,	-0.092495560537463981,	-0.092445774767021829,	-0.092395988765465245,	-0.092346202532917795,	-0.092296416069505727,	
+-0.092246629375352621,	-0.092196842450582947,	-0.092147055295321162,	-0.092097267909691735,	-0.092047480293819137,	-0.091997692447827850,	-0.091947904371841443,	-0.091898116065986149,	
+-0.091848327530385576,	-0.091798538765164181,	-0.091748749770446433,	-0.091698960546356817,	-0.091649171093019802,	-0.091599381410558969,	-0.091549591499100580,	-0.091499801358768201,	
+-0.091450010989686317,	-0.091400220391979412,	-0.091350429565771940,	-0.091300638511188414,	-0.091250847228353291,	-0.091201055717390150,	-0.091151263978425268,	-0.091101472011582224,	
+-0.091051679816985490,	-0.091001887394759562,	-0.090952094745028925,	-0.090902301867918034,	-0.090852508763551401,	-0.090802715432052608,	-0.090752921873547915,	-0.090703128088160917,	
+-0.090653334076016098,	-0.090603539837237942,	-0.090553745371950933,	-0.090503950680279555,	-0.090454155762347430,	-0.090404360618280791,	-0.090354565248203261,	-0.090304769652239311,	
+-0.090254973830513438,	-0.090205177783150126,	-0.090155381510273871,	-0.090105585012009173,	-0.090055788288479613,	-0.090005991339811478,	-0.089956194166128350,	-0.089906396767554755,	
+-0.089856599144215163,	-0.089806801296234057,	-0.089757003223735962,	-0.089707204926845363,	-0.089657406405685855,	-0.089607607660383726,	-0.089557808691062571,	-0.089508009497846902,	
+-0.089458210080861203,	-0.089408410440229985,	-0.089358610576077732,	-0.089308810488528081,	-0.089259010177707279,	-0.089209209643738949,	-0.089159408886747601,	-0.089109607906857721,	
+-0.089059806704193833,	-0.089010005278880422,	-0.088960203631041998,	-0.088910401760802185,	-0.088860599668287257,	-0.088810797353620824,	-0.088760994816927397,	-0.088711192058331473,	
+-0.088661389077957578,	-0.088611585875930210,	-0.088561782452372992,	-0.088511978807412212,	-0.088462174941171479,	-0.088412370853775304,	-0.088362566545348201,	-0.088312762016014679,	
+-0.088262957265899264,	-0.088213152295126454,	-0.088163347103819872,	-0.088113541692105807,	-0.088063736060107894,	-0.088013930207950633,	-0.087964124135758548,	-0.087914317843656165,	
+-0.087864511331767967,	-0.087814704600218507,	-0.087764897649131396,	-0.087715090478632921,	-0.087665283088846732,	-0.087615475479897315,	-0.087565667651909221,	-0.087515859605006963,	
+-0.087466051339315051,	-0.087416242854957124,	-0.087366434152059483,	-0.087316625230745751,	-0.087266816091140453,	-0.087217006733368116,	-0.087167197157553264,	-0.087117387363820423,	
+-0.087067577352294104,	-0.087017767123097972,	-0.086967956676358288,	-0.086918146012198730,	-0.086868335130743796,	-0.086818524032118025,	-0.086768712716445942,	-0.086718901183852087,	
+-0.086669089434460972,	-0.086619277468396247,	-0.086569465285784214,	-0.086519652886748524,	-0.086469840271413703,	-0.086420027439904276,	-0.086370214392344782,	-0.086320401128859747,	
+-0.086270587649572822,	-0.086220773954610322,	-0.086170960044095885,	-0.086121145918154049,	-0.086071331576909341,	-0.086021517020486313,	-0.085971702249009491,	-0.085921887262603414,	
+-0.085872072061391733,	-0.085822256645500750,	-0.085772441015054129,	-0.085722625170176411,	-0.085672809110992121,	-0.085622992837625811,	-0.085573176350202021,	-0.085523359648844402,	
+-0.085473542733679284,	-0.085423725604830289,	-0.085373908262421999,	-0.085324090706578926,	-0.085274272937425621,	-0.085224454955086640,	-0.085174636759686520,	-0.085124818351348927,	
+-0.085074999730200176,	-0.085025180896363919,	-0.084975361849964723,	-0.084925542591127098,	-0.084875723119975641,	-0.084825903436634861,	-0.084776083541229327,	-0.084726263433882704,	
+-0.084676443114721306,	-0.084626622583868785,	-0.084576801841449722,	-0.084526980887588657,	-0.084477159722410128,	-0.084427338346038716,	-0.084377516758598059,	-0.084327694960214500,	
+-0.084277872951011704,	-0.084228050731114223,	-0.084178228300646626,	-0.084128405659733438,	-0.084078582808499253,	-0.084028759747068610,	-0.083978936475565175,	-0.083929112994115290,	
+-0.083879289302842622,	-0.083829465401871722,	-0.083779641291327173,	-0.083729816971333512,	-0.083679992442015308,	-0.083630167703497127,	-0.083580342755902634,	-0.083530517599358173,	
+-0.083480692233987422,	-0.083430866659914935,	-0.083381040877265292,	-0.083331214886163033,	-0.083281388686732738,	-0.083231562279098101,	-0.083181735663385423,	-0.083131908839718424,	
+-0.083082081808221644,	-0.083032254569019665,	-0.082982427122237037,	-0.082932599467998358,	-0.082882771606428166,	-0.082832943537650167,	-0.082783115261790691,	-0.082733286778973431,	
+-0.082683458089322953,	-0.082633629192963826,	-0.082583800090020629,	-0.082533970780617943,	-0.082484141264879435,	-0.082434311542931446,	-0.082384481614897698,	-0.082334651480902743,	
+-0.082284821141071149,	-0.082234990595527510,	-0.082185159844396394,	-0.082135328887802367,	-0.082085497725869150,	-0.082035666358723058,	-0.081985834786487813,	-0.081936003009287980,	
+-0.081886171027248142,	-0.081836338840492864,	-0.081786506449146743,	-0.081736673853334357,	-0.081686841053179401,	-0.081637008048808232,	-0.081587174840344542,	-0.081537341427912913,	
+-0.081487507811637938,	-0.081437673991644186,	-0.081387839968056250,	-0.081338005740997824,	-0.081288171310595264,	-0.081238336676972292,	-0.081188501840253474,	-0.081138666800563392,	
+-0.081088831558026653,	-0.081038996112767839,	-0.080989160464911517,	-0.080939324614581420,	-0.080889488561903894,	-0.080839652307002657,	-0.080789815850002278,	-0.080739979191027364,	
+-0.080690142330202497,	-0.080640305267652285,	-0.080590468003501295,	-0.080540630537873262,	-0.080490792870894529,	-0.080440955002688816,	-0.080391116933380719,	-0.080341278663094831,	
+-0.080291440191955749,	-0.080241601520088052,	-0.080191762647615475,	-0.080141923574664375,	-0.080092084301358474,	-0.080042244827822351,	-0.079992405154180629,	-0.079942565280557876,	
+-0.079892725207078727,	-0.079842884933867764,	-0.079793044461048693,	-0.079743203788747899,	-0.079693362917089103,	-0.079643521846196885,	-0.079593680576195869,	-0.079543839107210662,	
+-0.079493997439365846,	-0.079444155572785155,	-0.079394313507594960,	-0.079344471243918982,	-0.079294628781881829,	-0.079244786121608096,	-0.079194943263222406,	-0.079145100206849353,	
+-0.079095256952613546,	-0.079045413500638720,	-0.078995569851051245,	-0.078945726003974842,	-0.078895881959534120,	-0.078846037717853701,	-0.078796193279058180,	-0.078746348643272179,	
+-0.078696503810620308,	-0.078646658781226286,	-0.078596813555216513,	-0.078546968132714695,	-0.078497122513845469,	-0.078447276698733429,	-0.078397430687503197,	-0.078347584480279384,	
+-0.078297738077185736,	-0.078247891478348625,	-0.078198044683891785,	-0.078148197693939825,	-0.078098350508617381,	-0.078048503128049049,	-0.077998655552359478,	-0.077948807781673249,	
+-0.077898959816114124,	-0.077849111655808489,	-0.077799263300880064,	-0.077749414751453486,	-0.077699566007653376,	-0.077649717069604343,	-0.077599867937431025,	-0.077550018611258043,	
+-0.077500169091209117,	-0.077450319377410648,	-0.077400469469986397,	-0.077350619369060958,	-0.077300769074758982,	-0.077250918587205078,	-0.077201067906523882,	-0.077151217032839128,	
+-0.077101365966277216,	-0.077051514706961879,	-0.077001663255017769,	-0.076951811610569493,	-0.076901959773741702,	-0.076852107744658990,	-0.076802255523446022,	-0.076752403110226533,	
+-0.076702550505126921,	-0.076652697708270920,	-0.076602844719783181,	-0.076552991539788340,	-0.076503138168411006,	-0.076453284605775843,	-0.076403430852006571,	-0.076353576907229603,	
+-0.076303722771568702,	-0.076253868445148490,	-0.076204013928093617,	-0.076154159220528692,	-0.076104304322578378,	-0.076054449234367313,	-0.076004593956019231,	-0.075954738487660545,	
+-0.075904882829415016,	-0.075855026981407281,	-0.075805170943761976,	-0.075755314716603739,	-0.075705458300057232,	-0.075655601694247065,	-0.075605744899297014,	-0.075555887915333478,	
+-0.075506030742480232,	-0.075456173380861899,	-0.075406315830603143,	-0.075356458091828601,	-0.075306600164662910,	-0.075256742049229816,	-0.075206883745655775,	-0.075157025254064508,	
+-0.075107166574580692,	-0.075057307707328949,	-0.075007448652433945,	-0.074957589410020314,	-0.074907729980212709,	-0.074857870363134904,	-0.074808010558913299,	-0.074758150567671669,	
+-0.074708290389534665,	-0.074658430024626923,	-0.074608569473073122,	-0.074558708734997883,	-0.074508847810524997,	-0.074458986699780877,	-0.074409125402889284,	-0.074359263919974883,	
+-0.074309402251162324,	-0.074259540396576257,	-0.074209678356341346,	-0.074159816130582229,	-0.074109953719422680,	-0.074060091122989141,	-0.074010228341405374,	-0.073960365374796042,	
+-0.073910502223285796,	-0.073860638886999286,	-0.073810775366061177,	-0.073760911660596132,	-0.073711047770727928,	-0.073661183696582991,	-0.073611319438285083,	-0.073561454995958897,	
+-0.073511590369729055,	-0.073461725559720248,	-0.073411860566057113,	-0.073361995388863455,	-0.073312130028265685,	-0.073262264484387593,	-0.073212398757353844,	-0.073162532847289102,	
+-0.073112666754318018,	-0.073062800478565268,	-0.073012934020155518,	-0.072963067379212557,	-0.072913200555862798,	-0.072863333550230044,	-0.072813466362438961,	-0.072763598992614212,	
+-0.072713731440880461,	-0.072663863707362372,	-0.072613995792183750,	-0.072564127695471034,	-0.072514259417347987,	-0.072464390957939287,	-0.072414522317369612,	-0.072364653495763639,	
+-0.072314784493246020,	-0.072264915309941447,	-0.072215045945973694,	-0.072165176401469230,	-0.072115306676551805,	-0.072065436771346122,	-0.072015566685976848,	-0.071965696420568659,	
+-0.071915825975246220,	-0.071865955350134222,	-0.071816084545356443,	-0.071766213561039349,	-0.071716342397306718,	-0.071666471054283226,	-0.071616599532093567,	-0.071566727830862403,	
+-0.071516855950714414,	-0.071466983891773403,	-0.071417111654165824,	-0.071367239238015454,	-0.071317366643446997,	-0.071267493870585119,	-0.071217620919554511,	-0.071167747790479852,	
+-0.071117874483485818,	-0.071068000998696201,	-0.071018127336237483,	-0.070968253496233438,	-0.070918379478808774,	-0.070868505284088154,	-0.070818630912196256,	-0.070768756363257801,	
+-0.070718881637397438,	-0.070669006734738998,	-0.070619131655408923,	-0.070569256399531016,	-0.070519380967229969,	-0.070469505358630474,	-0.070419629573857223,	-0.070369753613034880,	
+-0.070319877476287276,	-0.070270001163740867,	-0.070220124675519455,	-0.070170248011747718,	-0.070120371172550378,	-0.070070494158052096,	-0.070020616968377594,	-0.069970739603651536,	
+-0.069920862063997752,	-0.069870984349542697,	-0.069821106460410176,	-0.069771228396724894,	-0.069721350158611542,	-0.069671471746194813,	-0.069621593159599399,	-0.069571714398949117,	
+-0.069521835464370449,	-0.069471956355987172,	-0.069422077073924018,	-0.069372197618305667,	-0.069322317989256824,	-0.069272438186902180,	-0.069222558211366456,	-0.069172678062773441,	
+-0.069122797741249617,	-0.069072917246918789,	-0.069023036579905675,	-0.068973155740334968,	-0.068923274728331374,	-0.068873393544019598,	-0.068823512187524333,	-0.068773630658969409,	
+-0.068723748958481282,	-0.068673867086183796,	-0.068623985042201630,	-0.068574102826659503,	-0.068524220439682121,	-0.068474337881394190,	-0.068424455151919528,	-0.068374572251384616,	
+-0.068324689179913273,	-0.068274805937630204,	-0.068224922524660128,	-0.068175038941127739,	-0.068125155187157754,	-0.068075271262874881,	-0.068025387168402937,	-0.067975502903868418,	
+-0.067925618469395141,	-0.067875733865107812,	-0.067825849091131152,	-0.067775964147589879,	-0.067726079034608686,	-0.067676193752312291,	-0.067626308300824542,	-0.067576422680271891,	
+-0.067526536890778199,	-0.067476650932468157,	-0.067426764805466485,	-0.067376878509897903,	-0.067326992045887130,	-0.067277105413557983,	-0.067227218613036960,	-0.067177331644447891,	
+-0.067127444507915496,	-0.067077557203564481,	-0.067027669731519579,	-0.066977782091905511,	-0.066927894284846981,	-0.066878006310467822,	-0.066828118168894543,	-0.066778229860250962,	
+-0.066728341384661813,	-0.066678452742251801,	-0.066628563933145674,	-0.066578674957468123,	-0.066528785815342995,	-0.066478896506896798,	-0.066429007032253365,	-0.066379117391537401,	
+-0.066329227584873654,	-0.066279337612386829,	-0.066229447474201661,	-0.066179557170442882,	-0.066129666701234324,	-0.066079776066702484,	-0.066029885266971192,	-0.065979994302165196,	
+-0.065930103172409216,	-0.065880211877827985,	-0.065830320418546209,	-0.065780428794688636,	-0.065730537006379111,	-0.065680645053744130,	-0.065630752936907524,	-0.065580860655994055,	
+-0.065530968211128415,	-0.065481075602435365,	-0.065431182830039625,	-0.065381289894065039,	-0.065331396794638119,	-0.065281503531882709,	-0.065231610105923529,	-0.065181716516885341,	
+-0.065131822764892849,	-0.065081928850070803,	-0.065032034772543934,	-0.064982140532436089,	-0.064932246129873777,	-0.064882351564980859,	-0.064832456837882066,	-0.064782561948702119,	
+-0.064732666897565766,	-0.064682771684597754,	-0.064632876309922815,	-0.064582980773664783,	-0.064533085075950208,	-0.064483189216902909,	-0.064433293196647631,	-0.064383397015309124,	
+-0.064333500673012134,	-0.064283604169881381,	-0.064233707506040738,	-0.064183810681616701,	-0.064133913696733144,	-0.064084016551514814,	-0.064034119246086429,	-0.063984221780572753,	
+-0.063934324155098518,	-0.063884426369788472,	-0.063834528424766473,	-0.063784630320159047,	-0.063734732056090038,	-0.063684833632684207,	-0.063634935050066274,	-0.063585036308361029,	
+-0.063535137407693176,	-0.063485238348186590,	-0.063435339129967808,	-0.063385439753160674,	-0.063335540217889938,	-0.063285640524280345,	-0.063235740672456658,	-0.063185840662543624,	
+-0.063135940494665976,	-0.063086040168947602,	-0.063036139685515011,	-0.062986239044492076,	-0.062936338246003531,	-0.062886437290174152,	-0.062836536177128671,	-0.062786634906991851,	
+-0.062736733479888451,	-0.062686831895942319,	-0.062636930155280005,	-0.062587028258025354,	-0.062537126204303142,	-0.062487223994238117,	-0.062437321627955025,	-0.062387419105578629,	
+-0.062337516427232800,	-0.062287613593044071,	-0.062237710603136306,	-0.062187807457634262,	-0.062137904156662697,	-0.062088000700346375,	-0.062038097088810050,	-0.061988193322178489,	
+-0.061938289400575552,	-0.061888385324127777,	-0.061838481092959037,	-0.061788576707194100,	-0.061738672166957720,	-0.061688767472374659,	-0.061638862623569678,	-0.061588957620667538,	
+-0.061539052463792127,	-0.061489147153069960,	-0.061439241688624933,	-0.061389336070581800,	-0.061339430299065328,	-0.061289524374200273,	-0.061239618296111416,	-0.061189712064922623,	
+-0.061139805680760433,	-0.061089899143748738,	-0.061039992454012287,	-0.060990085611675855,	-0.060940178616864217,	-0.060890271469702120,	-0.060840364170314354,	-0.060790456718824791,	
+-0.060740549115359969,	-0.060690641360043776,	-0.060640733453000979,	-0.060590825394356347,	-0.060540917184234655,	-0.060491008822760664,	-0.060441100310058268,	-0.060391191646254012,	
+-0.060341282831471776,	-0.060291373865836329,	-0.060241464749472444,	-0.060191555482504905,	-0.060141646065058472,	-0.060091736497257929,	-0.060041826779227155,	-0.059991916911092701,	
+-0.059942006892978454,	-0.059892096725009190,	-0.059842186407309685,	-0.059792275940004712,	-0.059742365323219054,	-0.059692454557077473,	-0.059642543641703877,	-0.059592632577224809,	
+-0.059542721363764158,	-0.059492810001446704,	-0.059442898490397224,	-0.059392986830740499,	-0.059343075022601305,	-0.059293163066103535,	-0.059243250961373749,	-0.059193338708535832,	
+-0.059143426307714575,	-0.059093513759034745,	-0.059043601062621132,	-0.058993688218598517,	-0.058943775227091683,	-0.058893862088224523,	-0.058843948802123590,	-0.058794035368912791,	
+-0.058744121788716901,	-0.058694208061660709,	-0.058644294187868998,	-0.058594380167466549,	-0.058544466000578145,	-0.058494551687327694,	-0.058444637227841753,	-0.058394722622244218,	
+-0.058344807870659869,	-0.058294892973213511,	-0.058244977930029911,	-0.058195062741233872,	-0.058145147406949288,	-0.058095231927302725,	-0.058045316302418083,	-0.057995400532420145,	
+-0.057945484617433707,	-0.057895568557583557,	-0.057845652352994485,	-0.057795736003791287,	-0.057745819510097857,	-0.057695902872040773,	-0.057645986089743924,	-0.057596069163332111,	
+-0.057546152092930125,	-0.057496234878662761,	-0.057446317520654808,	-0.057396400019030180,	-0.057346482373915431,	-0.057296564585434480,	-0.057246646653712117,	-0.057196728578873139,	
+-0.057146810361042334,	-0.057096892000344505,	-0.057046973496904449,	-0.056997054850846073,	-0.056947136062295942,	-0.056897217131377978,	-0.056847298058216963,	-0.056797378842937708,	
+-0.056747459485665008,	-0.056697539986523653,	-0.056647620345638451,	-0.056597700563133312,	-0.056547780639134806,	-0.056497860573766857,	-0.056447940367154247,	-0.056398020019421791,	
+-0.056348099530694279,	-0.056298178901096528,	-0.056248258130752432,	-0.056198337219788584,	-0.056148416168328892,	-0.056098494976498159,	-0.056048573644421187,	-0.055998652172222788,	
+-0.055948730560027755,	-0.055898808807960894,	-0.055848886916146125,	-0.055798964884710020,	-0.055749042713776509,	-0.055699120403470394,	-0.055649197953916471,	-0.055599275365239557,	
+-0.055549352637564456,	-0.055499429771015969,	-0.055449506765718019,	-0.055399583621797192,	-0.055349660339377410,	-0.055299736918583475,	-0.055249813359540198,	-0.055199889662372388,	
+-0.055149965827204848,	-0.055100041854161515,	-0.055050117743368959,	-0.055000193494951111,	-0.054950269109032779,	-0.054900344585738767,	-0.054850419925193905,	-0.054800495127522983,	
+-0.054750570192850831,	-0.054700645121301364,	-0.054650719913001168,	-0.054600794568074179,	-0.054550869086645200,	-0.054500943468839047,	-0.054451017714780538,	-0.054401091824594482,	
+-0.054351165798404814,	-0.054301239636338115,	-0.054251313338518313,	-0.054201386905070238,	-0.054151460336118687,	-0.054101533631788490,	-0.054051606792204457,	-0.054001679817491405,	
+-0.053951752707773269,	-0.053901825463176636,	-0.053851898083825442,	-0.053801970569844502,	-0.053752042921358635,	-0.053702115138492663,	-0.053652187221371397,	-0.053602259170119668,	
+-0.053552330984861410,	-0.053502402665723203,	-0.053452474212828990,	-0.053402545626303595,	-0.053352616906271834,	-0.053302688052858531,	-0.053252759066188503,	-0.053202829946385699,	
+-0.053152900693576699,	-0.053102971307885452,	-0.053053041789436775,	-0.053003112138355499,	-0.052953182354766440,	-0.052903252438794422,	-0.052853322390564270,	-0.052803392210199931,	
+-0.052753461897828001,	-0.052703531453572407,	-0.052653600877557993,	-0.052603670169909571,	-0.052553739330751977,	-0.052503808360210034,	-0.052453877258408568,	-0.052403946025471528,	
+-0.052354014661525505,	-0.052304083166694444,	-0.052254151541103182,	-0.052204219784876535,	-0.052154287898139341,	-0.052104355881016425,	-0.052054423733631734,	-0.052004491456111870,	
+-0.051954559048580776,	-0.051904626511163288,	-0.051854693843984230,	-0.051804761047168441,	-0.051754828120840750,	-0.051704895065125982,	-0.051654961880148093,	-0.051605028566033689,	
+-0.051555095122906715,	-0.051505161550891999,	-0.051455227850114381,	-0.051405294020698690,	-0.051355360062769764,	-0.051305425976451553,	-0.051255491761870664,	-0.051205557419151046,	
+-0.051155622948417537,	-0.051105688349794967,	-0.051055753623408182,	-0.051005818769382004,	-0.050955883787841286,	-0.050905948678909969,	-0.050856013442714662,	-0.050806078079379327,	
+-0.050756142589028802,	-0.050706206971787911,	-0.050656271227781512,	-0.050606335357134428,	-0.050556399359971506,	-0.050506463236416700,	-0.050456526986596618,	-0.050406590610635224,	
+-0.050356654108657355,	-0.050306717480787848,	-0.050256780727151548,	-0.050206843847873300,	-0.050156906843077047,	-0.050106969712889422,	-0.050057032457434369,	-0.050007095076836733,	
+-0.049957157571221364,	-0.049907219940713100,	-0.049857282185436780,	-0.049807344305517261,	-0.049757406301078493,	-0.049707468172247096,	-0.049657529919147028,	-0.049607591541903133,	
+-0.049557653040640262,	-0.049507714415483260,	-0.049457775666556972,	-0.049407836793986241,	-0.049357897797895033,	-0.049307958678409966,	-0.049258019435655005,	-0.049208080069754995,	
+-0.049158140580834786,	-0.049108200969019224,	-0.049058261234433159,	-0.049008321377200556,	-0.048958381397448035,	-0.048908441295299560,	-0.048858501070879981,	-0.048808560724314151,	
+-0.048758620255726921,	-0.048708679665243136,	-0.048658738952987654,	-0.048608798119084438,	-0.048558857163660110,	-0.048508916086838647,	-0.048458974888744892,	-0.048409033569503691,	
+-0.048359092129239917,	-0.048309150568078406,	-0.048259208886143136,	-0.048209267083560728,	-0.048159325160455152,	-0.048109383116951260,	-0.048059440953173917,	-0.048009498669247967,	
+-0.047959556265298277,	-0.047909613741449690,	-0.047859671097826184,	-0.047809728334554387,	-0.047759785451758269,	-0.047709842449562681,	-0.047659899328092496,	-0.047609956087472559,	
+-0.047560012727827734,	-0.047510069249282874,	-0.047460125651961955,	-0.047410181935991613,	-0.047360238101495811,	-0.047310294148599413,	-0.047260350077427286,	-0.047210405888104275,	
+-0.047160461580755257,	-0.047110517155504197,	-0.047060572612477723,	-0.047010627951799826,	-0.046960683173595356,	-0.046910738277989181,	-0.046860793265106157,	-0.046810848135071151,	
+-0.046760902888009027,	-0.046710957524043757,	-0.046661012043301982,	-0.046611066445907672,	-0.046561120731985699,	-0.046511174901660922,	-0.046461228955058213,	-0.046411282892302425,	
+-0.046361336713517547,	-0.046311390418830214,	-0.046261444008364405,	-0.046211497482244984,	-0.046161550840596824,	-0.046111604083544783,	-0.046061657211213733,	-0.046011710223728540,	
+-0.045961763121213181,	-0.045911815903794305,	-0.045861868571595889,	-0.045811921124742798,	-0.045761973563359912,	-0.045712025887572089,	-0.045662078097504194,	-0.045612130193281114,	
+-0.045562182175026812,	-0.045512234042867951,	-0.045462285796928500,	-0.045412337437333333,	-0.045362388964207329,	-0.045312440377675345,	-0.045262491677862261,	-0.045212542864892062,	
+-0.045162593938891396,	-0.045112644899984240,	-0.045062695748295481,	-0.045012746483949977,	-0.044962797107072607,	-0.044912847617788243,	-0.044862898016221758,	-0.044812948302497144,	
+-0.044762998476741041,	-0.044713048539077448,	-0.044663098489631237,	-0.044613148328527273,	-0.044563198055890436,	-0.044513247671845613,	-0.044463297176517667,	-0.044413346570030585,	
+-0.044363395852511034,	-0.044313445024082986,	-0.044263494084871326,	-0.044213543035000934,	-0.044163591874596682,	-0.044113640603783449,	-0.044063689222685234,	-0.044013737731428679,	
+-0.043963786130137773,	-0.043913834418937411,	-0.043863882597952458,	-0.043813930667307800,	-0.043763978627128317,	-0.043714026477538886,	-0.043664074218663501,	-0.043614121850628823,	
+-0.043564169373558836,	-0.043514216787578421,	-0.043464264092812468,	-0.043414311289385860,	-0.043364358377423466,	-0.043314405357049293,	-0.043264452228389996,	-0.043214498991569567,	
+-0.043164545646712883,	-0.043114592193944846,	-0.043064638633390322,	-0.043014684965174202,	-0.042964731189421367,	-0.042914777306255820,	-0.042864823315804219,	-0.042814869218190561,	
+-0.042764915013539725,	-0.042714960701976605,	-0.042665006283626079,	-0.042615051758613041,	-0.042565097127062371,	-0.042515142389098072,	-0.042465187544846808,	-0.042415232594432570,	
+-0.042365277537980257,	-0.042315322375614743,	-0.042265367107460927,	-0.042215411733643689,	-0.042165456254287040,	-0.042115500669517636,	-0.042065544979459475,	-0.042015589184237458,	
+-0.041965633283976470,	-0.041915677278801390,	-0.041865721168837126,	-0.041815764954208551,	-0.041765808635039682,	-0.041715852211457176,	-0.041665895683585044,	-0.041615939051548166,	
+-0.041565982315471442,	-0.041516025475479765,	-0.041466068531698028,	-0.041416111484251110,	-0.041366154333263030,	-0.041316197078860452,	-0.041266239721167386,	-0.041216282260308712,	
+-0.041166324696409337,	-0.041116367029594154,	-0.041066409259988050,	-0.041016451387715036,	-0.040966493412901775,	-0.040916535335672286,	-0.040866577156151461,	-0.040816618874464188,	
+-0.040766660490735372,	-0.040716702005089901,	-0.040666743417652682,	-0.040616784728547711,	-0.040566825937901667,	-0.040516867045838553,	-0.040466908052483277,	-0.040416948957960733,	
+-0.040366989762395812,	-0.040317030465913416,	-0.040267071068637562,	-0.040217111570694915,	-0.040167151972209485,	-0.040117192273306179,	-0.040067232474109891,	-0.040017272574745529,	
+-0.039967312575337977,	-0.039917352476012143,	-0.039867392276892046,	-0.039817431978104355,	-0.039767471579773082,	-0.039717511082023128,	-0.039667550484979400,	-0.039617589788766797,	
+-0.039567628993510212,	-0.039517668099334560,	-0.039467707106363853,	-0.039417746014724760,	-0.039367784824541306,	-0.039317823535938386,	-0.039267862149040912,	-0.039217900663973779,	
+-0.039167939080861899,	-0.039117977399829279,	-0.039068015621002608,	-0.039018053744505891,	-0.038968091770464043,	-0.038918129699001963,	-0.038868167530244566,	-0.038818205264316744,	
+-0.038768242901343411,	-0.038718280441448587,	-0.038668317884758940,	-0.038618355231398505,	-0.038568392481492179,	-0.038518429635164872,	-0.038468466692541496,	-0.038418503653746952,	
+-0.038368540518905259,	-0.038318577288143099,	-0.038268613961584499,	-0.038218650539354367,	-0.038168687021577601,	-0.038118723408379122,	-0.038068759699883839,	-0.038018795896216651,	
+-0.037968831997501590,	-0.037918868003865333,	-0.037868903915431906,	-0.037818939732326216,	-0.037768975454673184,	-0.037719011082597710,	-0.037669046616224708,	-0.037619082055679091,	
+-0.037569117401084880,	-0.037519152652568763,	-0.037469187810254767,	-0.037419222874267799,	-0.037369257844732773,	-0.037319292721774602,	-0.037269327505518202,	-0.037219362196087596,	
+-0.037169396793609470,	-0.037119431298207849,	-0.037069465710007653,	-0.037019500029133796,	-0.036969534255711187,	-0.036919568389864738,	-0.036869602431719370,	-0.036819636381399110,	
+-0.036769670239030647,	-0.036719704004738007,	-0.036669737678646112,	-0.036619771260879869,	-0.036569804751564197,	-0.036519838150824012,	-0.036469871458784234,	-0.036419904675568888,	
+-0.036369937801304673,	-0.036319970836115607,	-0.036270003780126618,	-0.036220036633462613,	-0.036170069396248526,	-0.036120102068609258,	-0.036070134650668849,	-0.036020167142553995,	
+-0.035970199544388723,	-0.035920231856297946,	-0.035870264078406593,	-0.035820296210839583,	-0.035770328253721825,	-0.035720360207178253,	-0.035670392071332893,	-0.035620423846312435,	
+-0.035570455532240919,	-0.035520487129243265,	-0.035470518637444395,	-0.035420550056969230,	-0.035370581387942683,	-0.035320612630488801,	-0.035270643784734275,	-0.035220674850803137,	
+-0.035170705828820314,	-0.035120736718910722,	-0.035070767521199288,	-0.035020798235810939,	-0.034970828862870597,	-0.034920859402502294,	-0.034870889854832728,	-0.034820920219985937,	
+-0.034770950498086844,	-0.034720980689260376,	-0.034671010793631461,	-0.034621040811325013,	-0.034571070742465966,	-0.034521100587178354,	-0.034471130345588873,	-0.034421160017821577,	
+-0.034371189604001373,	-0.034321219104253196,	-0.034271248518701974,	-0.034221277847472628,	-0.034171307090689197,	-0.034121336248478393,	-0.034071365320964248,	-0.034021394308271682,	
+-0.033971423210525639,	-0.033921452027851032,	-0.033871480760372795,	-0.033821509408215857,	-0.033771537971504263,	-0.033721566450364705,	-0.033671594844921236,	-0.033621623155298777,	
+-0.033571651381622263,	-0.033521679524016613,	-0.033471707582606772,	-0.033421735557517658,	-0.033371763448873319,	-0.033321791256800459,	-0.033271818981423118,	-0.033221846622866237,	
+-0.033171874181254730,	-0.033121901656713547,	-0.033071929049367600,	-0.033021956359340951,	-0.032971983586760296,	-0.032922010731749683,	-0.032872037794434039,	-0.032822064774938306,	
+-0.032772091673387412,	-0.032722118489906284,	-0.032672145224619857,	-0.032622171877652185,	-0.032572198449129973,	-0.032522224939177259,	-0.032472251347918986,	-0.032422277675480081,	
+-0.032372303921985486,	-0.032322330087560129,	-0.032272356172328064,	-0.032222382176415987,	-0.032172408099947959,	-0.032122433943048916,	-0.032072459705843784,	-0.032022485388457499,	
+-0.031972510991015002,	-0.031922536513641235,	-0.031872561956460231,	-0.031822587319598715,	-0.031772612603180726,	-0.031722637807331207,	-0.031672662932175091,	-0.031622687977837322,	
+-0.031572712944442832,	-0.031522737832116558,	-0.031472762640982560,	-0.031422787371167535,	-0.031372812022795543,	-0.031322836595991520,	-0.031272861090880406,	-0.031222885507587138,	
+-0.031172909846236659,	-0.031122934106953017,	-0.031072958289862927,	-0.031022982395090441,	-0.030973006422760501,	-0.030923030372998043,	-0.030873054245928008,	-0.030823078041675341,	
+-0.030773101760364976,	-0.030723125402120969,	-0.030673148967070036,	-0.030623172455336231,	-0.030573195867044496,	-0.030523219202319773,	-0.030473242461286999,	-0.030423265644071117,	
+-0.030373288750797076,	-0.030323311781588921,	-0.030273334736573378,	-0.030223357615874497,	-0.030173380419617219,	-0.030123403147926494,	-0.030073425800927259,	-0.030023448378744461,	
+-0.029973470881502151,	-0.029923493309327056,	-0.029873515662343225,	-0.029823537940675604,	-0.029773560144449141,	-0.029723582273788775,	-0.029673604328819457,	-0.029623626309666126,	
+-0.029573648216452839,	-0.029523670049306321,	-0.029473691808350629,	-0.029423713493710708,	-0.029373735105511504,	-0.029323756643877957,	-0.029273778108935024,	-0.029223799500806755,	
+-0.029173820819619875,	-0.029123842065498444,	-0.029073863238567407,	-0.029023884338951714,	-0.028973905366776308,	-0.028923926322166140,	-0.028873947205246157,	-0.028823968016140417,	
+-0.028773988754975645,	-0.028724009421875901,	-0.028674030016966130,	-0.028624050540371287,	-0.028574070992216320,	-0.028524091372626171,	-0.028474111681725797,	-0.028424131919639255,	
+-0.028374152086493271,	-0.028324172182411907,	-0.028274192207520112,	-0.028224212161942836,	-0.028174232045805030,	-0.028124251859231647,	-0.028074271602346743,	-0.028024291275277047,	
+-0.027974310878146627,	-0.027924330411080427,	-0.027874349874203400,	-0.027824369267640502,	-0.027774388591516676,	-0.027724407845956880,	-0.027674427031085178,	-0.027624446147028296,	
+-0.027574465193910300,	-0.027524484171856139,	-0.027474503080990767,	-0.027424521921439141,	-0.027374540693326205,	-0.027324559396776922,	-0.027274578031915350,	-0.027224596598868223,	
+-0.027174615097759602,	-0.027124633528714442,	-0.027074651891857700,	-0.027024670187314331,	-0.026974688415209284,	-0.026924706575666629,	-0.026874724668813094,	-0.026824742694772748,	
+-0.026774760653670546,	-0.026724778545631440,	-0.026674796370780390,	-0.026624814129242350,	-0.026574831821142272,	-0.026524849446604229,	-0.026474867005754948,	-0.026424884498718500,	
+-0.026374901925619840,	-0.026324919286583929,	-0.026274936581735717,	-0.026224953811200161,	-0.026174970975101339,	-0.026124988073565971,	-0.026075005106718136,	-0.026025022074682790,	
+-0.025975038977584887,	-0.025925055815549384,	-0.025875072588701246,	-0.025825089297165423,	-0.025775105941065992,	-0.025725122520529681,	-0.025675139035680566,	-0.025625155486643601,	
+-0.025575171873543748,	-0.025525188196505968,	-0.025475204455655216,	-0.025425220651116451,	-0.025375236783013750,	-0.025325252851473842,	-0.025275268856620802,	-0.025225284798579592,	
+-0.025175300677475167,	-0.025125316493432494,	-0.025075332246576525,	-0.025025347937031341,	-0.024975363564923674,	-0.024925379130377599,	-0.024875394633518077,	-0.024825410074470068,	
+-0.024775425453358531,	-0.024725440770308433,	-0.024675456025444732,	-0.024625471218891505,	-0.024575486350775486,	-0.024525501421220751,	-0.024475516430352263,	-0.024425531378294982,	
+-0.024375546265173874,	-0.024325561091113904,	-0.024275575856240027,	-0.024225590560676323,	-0.024175605204549529,	-0.024125619787983724,	-0.024075634311103870,	-0.024025648774034930,	
+-0.023975663176901869,	-0.023925677519829647,	-0.023875691802942346,	-0.023825706026366703,	-0.023775720190226796,	-0.023725734294647586,	-0.023675748339754041,	-0.023625762325671127,	
+-0.023575776252523804,	-0.023525790120437044,	-0.023475803929534918,	-0.023425817679944172,	-0.023375831371788881,	-0.023325845005194010,	-0.023275858580284529,	-0.023225872097185400,	
+-0.023175885556021590,	-0.023125898956917180,	-0.023075912299998912,	-0.023025925585390860,	-0.022975938813217994,	-0.022925951983605284,	-0.022875965096677692,	-0.022825978152560187,	
+-0.022775991151377739,	-0.022726004093254423,	-0.022676016978316987,	-0.022626029806689506,	-0.022576042578496949,	-0.022526055293864290,	-0.022476067952916491,	-0.022426080555778521,	
+-0.022376093102575351,	-0.022326105593431057,	-0.022276118028472392,	-0.022226130407823428,	-0.022176142731609141,	-0.022126154999954496,	-0.022076167212984461,	-0.022026179370824010,	
+-0.021976191473597223,	-0.021926203521430845,	-0.021876215514448960,	-0.021826227452776535,	-0.021776239336538539,	-0.021726251165859949,	-0.021676262940865727,	-0.021626274661680850,	
+-0.021576286328429398,	-0.021526297941238118,	-0.021476309500231092,	-0.021426321005533294,	-0.021376332457269692,	-0.021326343855565262,	-0.021276355200544970,	-0.021226366492333788,	
+-0.021176377731055806,	-0.021126388916837765,	-0.021076400049803750,	-0.021026411130078738,	-0.020976422157787698,	-0.020926433133055602,	-0.020876444056007422,	-0.020826454926767247,	
+-0.020776465745461818,	-0.020726476512215229,	-0.020676487227152446,	-0.020626497890398447,	-0.020576508502078202,	-0.020526519062316687,	-0.020476529571238872,	-0.020426540028968848,	
+-0.020376550435633359,	-0.020326560791356498,	-0.020276571096263230,	-0.020226581350478539,	-0.020176591554127390,	-0.020126601707334765,	-0.020076611810224746,	-0.020026621862924088,	
+-0.019976631865556874,	-0.019926641818248082,	-0.019876651721122681,	-0.019826661574305654,	-0.019776671377921974,	-0.019726681132096614,	-0.019676690836953663,	-0.019626700492619872,	
+-0.019576710099219331,	-0.019526719656877016,	-0.019476729165717899,	-0.019426738625866961,	-0.019376748037449178,	-0.019326757400589523,	-0.019276766715412088,	-0.019226775982043622,	
+-0.019176785200608216,	-0.019126794371230847,	-0.019076803494036496,	-0.019026812569150130,	-0.018976821596696739,	-0.018926830576800401,	-0.018876839509587878,	-0.018826848395183254,	
+-0.018776857233711509,	-0.018726866025297623,	-0.018676874770066569,	-0.018626883468143330,	-0.018576892119652882,	-0.018526900724719315,	-0.018476909283469387,	-0.018426917796027183,	
+-0.018376926262517686,	-0.018326934683065871,	-0.018276943057796723,	-0.018226951386835215,	-0.018176959670305439,	-0.018126967908334155,	-0.018076976101045448,	-0.018026984248564304,	
+-0.017976992351015696,	-0.017927000408524612,	-0.017877008421216024,	-0.017827016389214915,	-0.017777024312645377,	-0.017727032191634167,	-0.017677040026305376,	-0.017627047816783984,	
+-0.017577055563194971,	-0.017527063265663324,	-0.017477070924314015,	-0.017427078539272032,	-0.017377086110661463,	-0.017327093638609063,	-0.017277101123238933,	-0.017227108564676050,	
+-0.017177115963045397,	-0.017127123318471951,	-0.017077130631080698,	-0.017027137900995731,	-0.016977145128343803,	-0.016927152313249018,	-0.016877159455836351,	-0.016827166556230785,	
+-0.016777173614557300,	-0.016727180630940884,	-0.016677187605506513,	-0.016627194538378288,	-0.016577201429682966,	-0.016527208279544636,	-0.016477215088088290,	-0.016427221855438903,	
+-0.016377228581721463,	-0.016327235267060949,	-0.016277241911582349,	-0.016227248515409756,	-0.016177255078669930,	-0.016127261601486968,	-0.016077268083985848,	-0.016027274526291560,	
+-0.015977280928529087,	-0.015927287290823409,	-0.015877293613298628,	-0.015827299896081497,	-0.015777306139296118,	-0.015727312343067474,	-0.015677318507520549,	-0.015627324632780330,	
+-0.015577330718971796,	-0.015527336766219937,	-0.015477342774648847,	-0.015427348744385288,	-0.015377354675553359,	-0.015327360568278043,	-0.015277366422684324,	-0.015227372238897190,	
+-0.015177378017041625,	-0.015127383757241725,	-0.015077389459624257,	-0.015027395124313314,	-0.014977400751433882,	-0.014927406341110951,	-0.014877411893469502,	-0.014827417408634523,	
+-0.014777422886731001,	-0.014727428327883034,	-0.014677433732217386,	-0.014627439099858150,	-0.014577444430930319,	-0.014527449725558876,	-0.014477454983868808,	-0.014427460205985104,	
+-0.014377465392032749,	-0.014327470542135842,	-0.014277475656421148,	-0.014227480735012763,	-0.014177485778035678,	-0.014127490785614876,	-0.014077495757875350,	-0.014027500694942083,	
+-0.013977505596939176,	-0.013927510463993393,	-0.013877515296228835,	-0.013827520093770489,	-0.013777524856743341,	-0.013727529585272381,	-0.013677534279482598,	-0.013627538939498980,	
+-0.013577543565445625,	-0.013527548157449300,	-0.013477552715634104,	-0.013427557240125027,	-0.013377561731047058,	-0.013327566188525182,	-0.013277570612684392,	-0.013227575003649676,	
+-0.013177579361545134,	-0.013127583686497531,	-0.013077587978630970,	-0.013027592238070438,	-0.012977596464940925,	-0.012927600659367423,	-0.012877604821474917,	-0.012827608951387511,	
+-0.012777613049231971,	-0.012727617115132400,	-0.012677621149213785,	-0.012627625151601117,	-0.012577629122419387,	-0.012527633061793582,	-0.012477636969848696,	-0.012427640846708830,	
+-0.012377644692500750,	-0.012327648507348557,	-0.012277652291377244,	-0.012227656044711798,	-0.012177659767477214,	-0.012127663459798481,	-0.012077667121799701,	-0.012027670753607641,	
+-0.011977674355346402,	-0.011927677927140980,	-0.011877681469116361,	-0.011827684981397541,	-0.011777688464109506,	-0.011727691917377251,	-0.011677695341324878,	-0.011627698736079155,	
+-0.011577702101764184,	-0.011527705438504959,	-0.011477708746426471,	-0.011427712025653710,	-0.011377715276311668,	-0.011327718498525340,	-0.011277721692418826,	-0.011227724858118897,	
+-0.011177727995749655,	-0.011127731105436094,	-0.011077734187303205,	-0.011027737241475979,	-0.010977740268079411,	-0.010927743267237604,	-0.010877746239077328,	-0.010827749183722686,	
+-0.010777752101298671,	-0.010727754991930275,	-0.010677757855742492,	-0.010627760692860314,	-0.010577763503408734,	-0.010527766287511857,	-0.010477769045296454,	-0.010427771776886627,	
+-0.010377774482407372,	-0.010327777161983680,	-0.010277779815740545,	-0.010227782443802959,	-0.010177785046295918,	-0.010127787623343527,	-0.010077790175072555,	-0.010027792701607108,	
+-0.009977795203072178,	-0.009927797679592761,	-0.009877800131293850,	-0.009827802558300437,	-0.009777804960736630,	-0.009727807338729199,	-0.009677809692402251,	-0.009627812021880778,	
+-0.009577814327289774,	-0.009527816608754234,	-0.009477818866399155,	-0.009427821100349525,	-0.009377823310729457,	-0.009327825497665717,	-0.009277827661282415,	-0.009227829801704543,	
+-0.009177831919057097,	-0.009127834013465071,	-0.009077836085053460,	-0.009027838133946371,	-0.008977840160270574,	-0.008927842164150176,	-0.008877844145710174,	-0.008827846105075561,	
+-0.008777848042371333,	-0.008727849957722486,	-0.008677851851254012,	-0.008627853723090022,	-0.008577855573357284,	-0.008527857402179907,	-0.008477859209682888,	-0.008427860995991221,	
+-0.008377862761229902,	-0.008327864505523924,	-0.008277866228998286,	-0.008227867931777095,	-0.008177869613987121,	-0.008127871275752473,	-0.008077872917198147,	-0.008027874538449140,	
+-0.007977876139630444,	-0.007927877720867060,	-0.007877879282283094,	-0.007827880824005316,	-0.007777882346157837,	-0.007727883848865652,	-0.007677885332253757,	-0.007627886796447149,	
+-0.007577888241570824,	-0.007527889667749779,	-0.007477891075108121,	-0.007427892463772623,	-0.007377893833867394,	-0.007327895185517431,	-0.007277896518847729,	-0.007227897833983287,	
+-0.007177899131049100,	-0.007127900410169277,	-0.007077901671470591,	-0.007027902915077151,	-0.006977904141113954,	-0.006927905349705996,	-0.006877906540978275,	-0.006827907715055787,	
+-0.006777908872063531,	-0.006727910012125614,	-0.006677911135368810,	-0.006627912241917228,	-0.006577913331895865,	-0.006527914405429720,	-0.006477915462643789,	-0.006427916503663068,	
+-0.006377917528612556,	-0.006327918537616363,	-0.006277919530801261,	-0.006227920508291360,	-0.006177921470211658,	-0.006127922416687153,	-0.006077923347842841,	-0.006027924263803722,	
+-0.005977925164693903,	-0.005927926050640159,	-0.005877926921766601,	-0.005827927778198225,	-0.005777928620060029,	-0.005727929447477013,	-0.005677930260574172,	-0.005627931059476505,	
+-0.005577931844308124,	-0.005527932615195800,	-0.005477933372263645,	-0.005427934115636657,	-0.005377934845439833,	-0.005327935561798172,	-0.005277936264836673,	-0.005227936954680332,	
+-0.005177937631453262,	-0.005127938295282235,	-0.005077938946291362,	-0.005027939584605642,	-0.004977940210350073,	-0.004927940823649654,	-0.004877941424629382,	-0.004827942013413369,	
+-0.004777942590128389,	-0.004727943154898552,	-0.004677943707848858,	-0.004627944249104304,	-0.004577944778789890,	-0.004527945297030614,	-0.004477945803951475,	-0.004427946299676583,	
+-0.004377946784332712,	-0.004327947258043976,	-0.004277947720935371,	-0.004227948173131897,	-0.004177948614758552,	-0.004127949045940336,	-0.004077949466801360,	-0.004027949877468397,	
+-0.003977950278065560,	-0.003927950668717847,	-0.003877951049550258,	-0.003827951420687791,	-0.003777951782255445,	-0.003727952134378220,	-0.003677952477180227,	-0.003627952810788240,	
+-0.003577953135326371,	-0.003527953450919620,	-0.003477953757692985,	-0.003427954055771466,	-0.003377954345280061,	-0.003327954626343770,	-0.003277954899086705,	-0.003227955163635641,	
+-0.003177955420114689,	-0.003127955668648848,	-0.003077955909363118,	-0.003027956142382499,	-0.002977956367831988,	-0.002927956585835699,	-0.002877956796520407,	-0.002827957000010223,	
+-0.002777957196430146,	-0.002727957385905176,	-0.002677957568560313,	-0.002627957744520555,	-0.002577957913910904,	-0.002527958076855469,	-0.002477958233481027,	-0.002427958383911690,	
+-0.002377958528272457,	-0.002327958666688328,	-0.002277958799284302,	-0.002227958926185378,	-0.002177959047516558,	-0.002127959163401952,	-0.002077959273968336,	-0.002027959379339822,	
+-0.001977959479641409,	-0.001927959574998098,	-0.001877959665534888,	-0.001827959751376778,	-0.001777959832647881,	-0.001727959909474973,	-0.001677959981982165,	-0.001627960050294457,	
+-0.001577960114536849,	-0.001527960174834340,	-0.001477960231311931,	-0.001427960284094622,	-0.001377960333306523,	-0.001327960379074412,	-0.001277960421522400,	-0.001227960460775487,	
+-0.001177960496958673,	-0.001127960530196958,	-0.001077960560615341,	-0.001027960588337934,	-0.000977960613491515,	-0.000927960636200194,	-0.000877960656588971,	-0.000827960674782847,	
+-0.000777960690906820,	-0.000727960705085893,	-0.000677960717445063,	-0.000627960728108444,	-0.000577960737202810,	-0.000527960744852275,	-0.000477960751181838,	-0.000427960756316500,	
+-0.000377960760381259,	-0.000327960763501117,	-0.000277960765801072,	-0.000227960767405237,	-0.000177960768440389,	-0.000127960769030639,	-0.000077960769300987
+};
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/arm_linear_interp_example_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/arm_linear_interp_example_f32.c
new file mode 100644
index 0000000..4da9e59
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/arm_linear_interp_example_f32.c
@@ -0,0 +1,204 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+*
+* $Date:         17. January 2013
+* $Revision:     V1.4.0
+*
+* Project:       CMSIS DSP Library
+* Title:         arm_linear_interp_example_f32.c
+*
+* Description:   Example code demonstrating usage of sin function
+*                and uses linear interpolation to get higher precision
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+ * -------------------------------------------------------------------- */
+
+
+/**
+ * @ingroup groupExamples
+ */
+
+/**
+ * @defgroup LinearInterpExample Linear Interpolate Example
+ *
+ * <b> CMSIS DSP Software Library -- Linear Interpolate Example  </b>
+ *
+ * <b> Description </b>
+ * This example demonstrates usage of linear interpolate modules and fast math modules.
+ * Method 1 uses fast math sine function to calculate sine values using cubic interpolation and method 2 uses
+ * linear interpolation function and results are compared to reference output.
+ * Example shows linear interpolation function can be used to get higher precision compared to fast math sin calculation.
+ *
+ * \par Block Diagram:
+ * \par
+ * \image html linearInterpExampleMethod1.gif "Method 1: Sine caluclation using fast math"
+ * \par
+ * \image html linearInterpExampleMethod2.gif "Method 2: Sine caluclation using interpolation function"
+ *
+ * \par Variables Description:
+ * \par
+ * \li \c testInputSin_f32         points to the input values for sine calculation
+ * \li \c testRefSinOutput32_f32   points to the reference values caculated from sin() matlab function
+ * \li \c testOutput               points to output buffer calculation from cubic interpolation
+ * \li \c testLinIntOutput         points to output buffer calculation from linear interpolation
+ * \li \c snr1                     Signal to noise ratio for reference and cubic interpolation output
+ * \li \c snr2                     Signal to noise ratio for reference and linear interpolation output
+ *
+ * \par CMSIS DSP Software Library Functions Used:
+ * \par
+ * - arm_sin_f32()
+ * - arm_linear_interp_f32()
+ *
+ * <b> Refer  </b>
+ * \link arm_linear_interp_example_f32.c \endlink
+ *
+ */
+
+
+/** \example arm_linear_interp_example_f32.c
+  */
+
+#include "arm_math.h"
+#include "math_helper.h"
+
+#define SNR_THRESHOLD           90
+#define TEST_LENGTH_SAMPLES     10
+#define XSPACING               (0.00005f)
+
+/* ----------------------------------------------------------------------
+* Test input data for F32 SIN function
+* Generated by the MATLAB rand() function
+* randn('state', 0)
+* xi = (((1/4.18318581819710)* randn(blockSize, 1) * 2* pi));
+* --------------------------------------------------------------------*/
+float32_t testInputSin_f32[TEST_LENGTH_SAMPLES] =
+{
+   -0.649716504673081170, -2.501723745497831200,
+    0.188250329003310100,  0.432092748487532540,
+   -1.722010988459680800,  1.788766476323060600,
+    1.786136060975809500, -0.056525543169408797,
+    0.491596272728153760,  0.262309671126153390
+};
+
+/*------------------------------------------------------------------------------
+*  Reference out of SIN F32 function for Block Size = 10
+*  Calculated from sin(testInputSin_f32)
+*------------------------------------------------------------------------------*/
+float32_t testRefSinOutput32_f32[TEST_LENGTH_SAMPLES] =
+{
+   -0.604960695383043530, -0.597090287967934840,
+    0.187140422442966500,  0.418772124875992690,
+   -0.988588831792106880,  0.976338412038794010,
+    0.976903856413481100, -0.056495446835214236,
+    0.472033731854734240,  0.259311907228582830
+};
+
+/*------------------------------------------------------------------------------
+*  Method 1: Test out Buffer Calculated from Cubic Interpolation
+*------------------------------------------------------------------------------*/
+float32_t testOutput[TEST_LENGTH_SAMPLES];
+
+/*------------------------------------------------------------------------------
+*  Method 2: Test out buffer Calculated from Linear Interpolation
+*------------------------------------------------------------------------------*/
+float32_t testLinIntOutput[TEST_LENGTH_SAMPLES];
+
+/*------------------------------------------------------------------------------
+*  External table used for linear interpolation
+*------------------------------------------------------------------------------*/
+extern float arm_linear_interep_table[188495];
+
+/* ----------------------------------------------------------------------
+* Global Variables for caluclating SNR's for Method1 & Method 2
+* ------------------------------------------------------------------- */
+float32_t snr1;
+float32_t snr2;
+
+/* ----------------------------------------------------------------------------
+* Calculation of Sine values from Cubic Interpolation and Linear interpolation
+* ---------------------------------------------------------------------------- */
+int32_t main(void)
+{
+  uint32_t i;
+  arm_status status;
+
+  arm_linear_interp_instance_f32 S = {188495, -3.141592653589793238, XSPACING, &arm_linear_interep_table[0]};
+
+  /*------------------------------------------------------------------------------
+  *  Method 1: Test out Calculated from Cubic Interpolation
+  *------------------------------------------------------------------------------*/
+  for(i=0; i< TEST_LENGTH_SAMPLES; i++)
+  {
+    testOutput[i] = arm_sin_f32(testInputSin_f32[i]);
+  }
+
+  /*------------------------------------------------------------------------------
+  *  Method 2: Test out Calculated from Cubic Interpolation and Linear interpolation
+  *------------------------------------------------------------------------------*/
+
+  for(i=0; i< TEST_LENGTH_SAMPLES; i++)
+  {
+      testLinIntOutput[i] = arm_linear_interp_f32(&S, testInputSin_f32[i]);
+  }
+
+  /*------------------------------------------------------------------------------
+  *            SNR calculation for method 1
+  *------------------------------------------------------------------------------*/
+  snr1 = arm_snr_f32(testRefSinOutput32_f32, testOutput, 2);
+
+  /*------------------------------------------------------------------------------
+  *            SNR calculation for method 2
+  *------------------------------------------------------------------------------*/
+  snr2 = arm_snr_f32(testRefSinOutput32_f32, testLinIntOutput, 2);
+
+  /*------------------------------------------------------------------------------
+  *            Initialise status depending on SNR calculations
+  *------------------------------------------------------------------------------*/
+  if ( snr2 > snr1)
+  {
+    status = ARM_MATH_SUCCESS;
+  }
+  else
+  {
+    status = ARM_MATH_TEST_FAILURE;
+  }
+
+  /* ----------------------------------------------------------------------
+  ** Loop here if the signals fail the PASS check.
+  ** This denotes a test failure
+  ** ------------------------------------------------------------------- */
+  if ( status != ARM_MATH_SUCCESS)
+  {
+    while (1);
+  }
+
+  while (1);                             /* main function does not return */
+}
+
+ /** \endlink */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/math_helper.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/math_helper.c
new file mode 100644
index 0000000..4b0ee1f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/math_helper.c
@@ -0,0 +1,466 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+*
+* $Date:        17. January 2013
+* $Revision: 	V1.4.0  b
+*
+* Project: 	    CMSIS DSP Library
+*
+* Title:	    math_helper.c
+*
+* Description:	Definition of all helper functions required.
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+* -------------------------------------------------------------------- */
+
+/* ----------------------------------------------------------------------
+*		Include standard header files
+* -------------------------------------------------------------------- */
+#include<math.h>
+
+/* ----------------------------------------------------------------------
+*		Include project header files
+* -------------------------------------------------------------------- */
+#include "math_helper.h"
+
+/**
+ * @brief  Caluclation of SNR
+ * @param[in]  pRef 	Pointer to the reference buffer
+ * @param[in]  pTest	Pointer to the test buffer
+ * @param[in]  buffSize	total number of samples
+ * @return     SNR
+ * The function Caluclates signal to noise ratio for the reference output
+ * and test output
+ */
+
+float arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize)
+{
+  float EnergySignal = 0.0, EnergyError = 0.0;
+  uint32_t i;
+  float SNR;
+  int temp;
+  int *test;
+
+  for (i = 0; i < buffSize; i++)
+    {
+ 	  /* Checking for a NAN value in pRef array */
+	  test =   (int *)(&pRef[i]);
+      temp =  *test;
+
+	  if (temp == 0x7FC00000)
+	  {
+	  		return(0);
+	  }
+
+	  /* Checking for a NAN value in pTest array */
+	  test =   (int *)(&pTest[i]);
+      temp =  *test;
+
+	  if (temp == 0x7FC00000)
+	  {
+	  		return(0);
+	  }
+      EnergySignal += pRef[i] * pRef[i];
+      EnergyError += (pRef[i] - pTest[i]) * (pRef[i] - pTest[i]);
+    }
+
+	/* Checking for a NAN value in EnergyError */
+	test =   (int *)(&EnergyError);
+    temp =  *test;
+
+    if (temp == 0x7FC00000)
+    {
+  		return(0);
+    }
+
+
+  SNR = 10 * log10 (EnergySignal / EnergyError);
+
+  return (SNR);
+
+}
+
+
+/**
+ * @brief  Provide guard bits for Input buffer
+ * @param[in,out]  input_buf   Pointer to input buffer
+ * @param[in]       blockSize  block Size
+ * @param[in]       guard_bits guard bits
+ * @return none
+ * The function Provides the guard bits for the buffer
+ * to avoid overflow
+ */
+
+void arm_provide_guard_bits_q15 (q15_t * input_buf, uint32_t blockSize,
+                            uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < blockSize; i++)
+    {
+      input_buf[i] = input_buf[i] >> guard_bits;
+    }
+}
+
+/**
+ * @brief  Converts float to fixed in q12.20 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to outputbuffer
+ * @param[in]  numSamples  number of samples in the input buffer
+ * @return none
+ * The function converts floating point values to fixed point(q12.20) values
+ */
+
+void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 1048576.0f corresponds to pow(2, 20) */
+      pOut[i] = (q31_t) (pIn[i] * 1048576.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 1.0)
+        {
+          pOut[i] = 0x000FFFFF;
+        }
+    }
+}
+
+/**
+ * @brief  Compare MATLAB Reference Output and ARM Test output
+ * @param[in]  pIn         Pointer to Ref buffer
+ * @param[in]  pOut        Pointer to Test buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return maximum difference
+ */
+
+uint32_t arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+  int32_t diff, diffCrnt = 0;
+  uint32_t maxDiff = 0;
+
+  for (i = 0; i < numSamples; i++)
+  {
+  	diff = pIn[i] - pOut[i];
+  	diffCrnt = (diff > 0) ? diff : -diff;
+
+	if (diffCrnt > maxDiff)
+	{
+		maxDiff = diffCrnt;
+	}
+  }
+
+  return(maxDiff);
+}
+
+/**
+ * @brief  Compare MATLAB Reference Output and ARM Test output
+ * @param[in]  pIn         Pointer to Ref buffer
+ * @param[in]  pOut        Pointer to Test buffer
+ * @param[in]  numSamples number of samples in the buffer
+ * @return maximum difference
+ */
+
+uint32_t arm_compare_fixed_q31(q31_t *pIn, q31_t * pOut, uint32_t numSamples)
+{
+  uint32_t i;
+  int32_t diff, diffCrnt = 0;
+  uint32_t maxDiff = 0;
+
+  for (i = 0; i < numSamples; i++)
+  {
+  	diff = pIn[i] - pOut[i];
+  	diffCrnt = (diff > 0) ? diff : -diff;
+
+	if (diffCrnt > maxDiff)
+	{
+		maxDiff = diffCrnt;
+	}
+  }
+
+  return(maxDiff);
+}
+
+/**
+ * @brief  Provide guard bits for Input buffer
+ * @param[in,out]  input_buf   Pointer to input buffer
+ * @param[in]       blockSize  block Size
+ * @param[in]       guard_bits guard bits
+ * @return none
+ * The function Provides the guard bits for the buffer
+ * to avoid overflow
+ */
+
+void arm_provide_guard_bits_q31 (q31_t * input_buf,
+								 uint32_t blockSize,
+                                 uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < blockSize; i++)
+    {
+      input_buf[i] = input_buf[i] >> guard_bits;
+    }
+}
+
+/**
+ * @brief  Provide guard bits for Input buffer
+ * @param[in,out]  input_buf   Pointer to input buffer
+ * @param[in]       blockSize  block Size
+ * @param[in]       guard_bits guard bits
+ * @return none
+ * The function Provides the guard bits for the buffer
+ * to avoid overflow
+ */
+
+void arm_provide_guard_bits_q7 (q7_t * input_buf,
+								uint32_t blockSize,
+                                uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < blockSize; i++)
+    {
+      input_buf[i] = input_buf[i] >> guard_bits;
+    }
+}
+
+
+
+/**
+ * @brief  Caluclates number of guard bits
+ * @param[in]  num_adds 	number of additions
+ * @return guard bits
+ * The function Caluclates the number of guard bits
+ * depending on the numtaps
+ */
+
+uint32_t arm_calc_guard_bits (uint32_t num_adds)
+{
+  uint32_t i = 1, j = 0;
+
+  if (num_adds == 1)
+    {
+      return (0);
+    }
+
+  while (i < num_adds)
+    {
+      i = i * 2;
+      j++;
+    }
+
+  return (j);
+}
+
+/**
+ * @brief  Apply guard bits to buffer
+ * @param[in,out]  pIn         pointer to input buffer
+ * @param[in]      numSamples  number of samples in the input buffer
+ * @param[in]      guard_bits  guard bits
+ * @return none
+ */
+
+void arm_apply_guard_bits (float32_t *pIn,
+						   uint32_t numSamples,
+						   uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+      pIn[i] = pIn[i] * arm_calc_2pow(guard_bits);
+    }
+}
+
+/**
+ * @brief  Calculates pow(2, numShifts)
+ * @param[in]  numShifts 	number of shifts
+ * @return pow(2, numShifts)
+ */
+uint32_t arm_calc_2pow(uint32_t numShifts)
+{
+
+  uint32_t i, val = 1;
+
+  for (i = 0; i < numShifts; i++)
+    {
+      val = val * 2;
+    }
+
+  return(val);
+}
+
+
+
+/**
+ * @brief  Converts float to fixed q14
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q14 (float *pIn, q15_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 16384.0f corresponds to pow(2, 14) */
+      pOut[i] = (q15_t) (pIn[i] * 16384.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 2.0)
+        {
+          pOut[i] = 0x7FFF;
+        }
+
+    }
+
+}
+
+
+/**
+ * @brief  Converts float to fixed q30 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q30 (float *pIn, q31_t * pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 1073741824.0f corresponds to pow(2, 30) */
+      pOut[i] = (q31_t) (pIn[i] * 1073741824.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 2.0)
+        {
+          pOut[i] = 0x7FFFFFFF;
+        }
+    }
+}
+
+/**
+ * @brief  Converts float to fixed q30 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q29 (float *pIn, q31_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 1073741824.0f corresponds to pow(2, 30) */
+      pOut[i] = (q31_t) (pIn[i] * 536870912.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 4.0)
+        {
+          pOut[i] = 0x7FFFFFFF;
+        }
+    }
+}
+
+
+/**
+ * @brief  Converts float to fixed q28 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q28 (float *pIn, q31_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	/* 268435456.0f corresponds to pow(2, 28) */
+      pOut[i] = (q31_t) (pIn[i] * 268435456.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 8.0)
+        {
+          pOut[i] = 0x7FFFFFFF;
+        }
+    }
+}
+
+/**
+ * @brief  Clip the float values to +/- 1
+ * @param[in,out]  pIn           input buffer
+ * @param[in]      numSamples    number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_clip_f32 (float *pIn, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+      if (pIn[i] > 1.0f)
+	  {
+	    pIn[i] = 1.0;
+	  }
+	  else if ( pIn[i] < -1.0f)
+	  {
+	    pIn[i] = -1.0;
+	  }
+
+    }
+}
+
+
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/math_helper.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/math_helper.h
new file mode 100644
index 0000000..46b0af3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_linear_interp_example/math_helper.h
@@ -0,0 +1,63 @@
+/* ----------------------------------------------------------------------   
+* Copyright (C) 2010-2013 ARM Limited. All rights reserved.   
+*   
+* $Date:        17. January 2013  
+* $Revision: 	V1.4.0   
+*  
+* Project: 	    CMSIS DSP Library 
+*
+* Title:	    math_helper.h
+* 
+* Description:	Prototypes of all helper functions required.  
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*  
+* Redistribution and use in source and binary forms, with or without 
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the 
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE 
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.  
+* -------------------------------------------------------------------- */
+
+
+#include "arm_math.h"
+
+#ifndef MATH_HELPER_H
+#define MATH_HELPER_H
+
+float arm_snr_f32(float *pRef, float *pTest,  uint32_t buffSize);  
+void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples);
+void arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits);
+void arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits);
+void arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples);
+void arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples);
+void arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples);
+void arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples);
+void arm_clip_f32(float *pIn, uint32_t numSamples);
+uint32_t arm_calc_guard_bits(uint32_t num_adds);
+void arm_apply_guard_bits (float32_t * pIn, uint32_t numSamples, uint32_t guard_bits);
+uint32_t arm_compare_fixed_q15(q15_t *pIn, q15_t * pOut, uint32_t numSamples);
+uint32_t arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples);
+uint32_t arm_calc_2pow(uint32_t guard_bits);
+#endif
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/Abstract.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/Abstract.txt
new file mode 100644
index 0000000..6bc6ae8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/Abstract.txt
@@ -0,0 +1,4 @@
+CMSIS DSP_Lib example arm_matrix_example for
+  Cortex-M0, Cortex-M3, Cortex-M4 with FPU and Cortex-M7 with single precision FPU.
+
+The example is configured for uVision Simulator.
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM0/startup_ARMCM0.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM0/startup_ARMCM0.s
new file mode 100644
index 0000000..3333bc6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM0/startup_ARMCM0.s
@@ -0,0 +1,159 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM0.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM0 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    ( 22 * 4)                           ; Interrupts 10 .. 31 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM0/system_ARMCM0.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM0/system_ARMCM0.c
new file mode 100644
index 0000000..66a364c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM0/system_ARMCM0.c
@@ -0,0 +1,56 @@
+/**************************************************************************//**
+ * @file     system_ARMCM0.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM0 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM0.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM3/startup_ARMCM3.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM3/startup_ARMCM3.s
new file mode 100644
index 0000000..2bf6f19
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM3/startup_ARMCM3.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM3.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM3 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM3/system_ARMCM3.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM3/system_ARMCM3.c
new file mode 100644
index 0000000..f56b85f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM3/system_ARMCM3.c
@@ -0,0 +1,68 @@
+/**************************************************************************//**
+ * @file     system_ARMCM3.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM3 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM3.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
new file mode 100644
index 0000000..f5270c0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM4.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM4 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
new file mode 100644
index 0000000..731facd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
@@ -0,0 +1,83 @@
+/**************************************************************************//**
+ * @file     system_ARMCM4.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM4 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM4)
+  #include "ARMCM4.h"
+#elif defined (ARMCM4_FP)
+  #include "ARMCM4_FP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* enable CP10 Full Access */
+                 (3U << 11U*2U)  );         /* enable CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
new file mode 100644
index 0000000..abddc8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM7.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM7 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
new file mode 100644
index 0000000..69e2a8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
@@ -0,0 +1,85 @@
+/**************************************************************************//**
+ * @file     system_ARMCM7.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM7 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM7)
+  #include "ARMCM7.h"
+#elif defined (ARMCM7_SP)
+  #include "ARMCM7_SP.h"
+#elif defined (ARMCM7_DP)
+  #include "ARMCM7_DP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* enable CP10 Full Access */
+                 (3U << 11U*2U)  );         /* enable CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/arm_matrix_example_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/arm_matrix_example_f32.c
new file mode 100644
index 0000000..078b547
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/arm_matrix_example_f32.c
@@ -0,0 +1,233 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+*
+* $Date:         17. January 2013
+* $Revision:     V1.4.0
+*
+* Project:       CMSIS DSP Library
+* Title:         arm_matrix_example_f32.c
+*
+* Description:   Example code demonstrating least square fit to data
+*                using matrix functions
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+ * -------------------------------------------------------------------- */
+
+/**
+ * @ingroup groupExamples
+ */
+
+/**
+ * @defgroup MatrixExample Matrix Example
+ *
+ * \par Description:
+ * \par
+ * Demonstrates the use of Matrix Transpose, Matrix Muliplication, and Matrix Inverse
+ * functions to apply least squares fitting to input data. Least squares fitting is
+ * the procedure for finding the best-fitting curve that minimizes the sum of the
+ * squares of the offsets (least square error) from a given set of data.
+ *
+ * \par Algorithm:
+ * \par
+ * The linear combination of parameters considered is as follows:
+ * \par
+ * <code>A * X = B</code>, where \c X is the unknown value and can be estimated
+ * from \c A & \c B.
+ * \par
+ * The least squares estimate \c X is given by the following equation:
+ * \par
+ * <code>X = Inverse(A<sup>T</sup> * A) *  A<sup>T</sup> * B</code>
+ *
+ * \par Block Diagram:
+ * \par
+ * \image html matrixExample.gif
+ *
+ * \par Variables Description:
+ * \par
+ * \li \c A_f32 input matrix in the linear combination equation
+ * \li \c B_f32 output matrix in the linear combination equation
+ * \li \c X_f32 unknown matrix estimated using \c A_f32 & \c B_f32 matrices
+ *
+ * \par CMSIS DSP Software Library Functions Used:
+ * \par
+ * - arm_mat_init_f32()
+ * - arm_mat_trans_f32()
+ * - arm_mat_mult_f32()
+ * - arm_mat_inverse_f32()
+ *
+ * <b> Refer  </b>
+ * \link arm_matrix_example_f32.c \endlink
+ *
+ */
+
+
+/** \example arm_matrix_example_f32.c
+  */
+
+#include "arm_math.h"
+#include "math_helper.h"
+
+#define SNR_THRESHOLD   90
+
+/* --------------------------------------------------------------------------------
+* Test input data(Cycles) taken from FIR Q15 module for differant cases of blockSize
+* and tapSize
+* --------------------------------------------------------------------------------- */
+
+const float32_t B_f32[4] =
+{
+  782.0, 7577.0, 470.0, 4505.0
+};
+
+/* --------------------------------------------------------------------------------
+* Formula to fit is  C1 + C2 * numTaps + C3 * blockSize + C4 * numTaps * blockSize
+* -------------------------------------------------------------------------------- */
+
+const float32_t A_f32[16] =
+{
+  /* Const,   numTaps,   blockSize,   numTaps*blockSize */
+  1.0,     32.0,      4.0,     128.0,
+  1.0,     32.0,     64.0,    2048.0,
+  1.0,     16.0,      4.0,      64.0,
+  1.0,     16.0,     64.0,    1024.0,
+};
+
+
+/* ----------------------------------------------------------------------
+* Temporary buffers  for storing intermediate values
+* ------------------------------------------------------------------- */
+/* Transpose of A Buffer */
+float32_t AT_f32[16];
+/* (Transpose of A * A) Buffer */
+float32_t ATMA_f32[16];
+/* Inverse(Transpose of A * A)  Buffer */
+float32_t ATMAI_f32[16];
+/* Test Output Buffer */
+float32_t X_f32[4];
+
+/* ----------------------------------------------------------------------
+* Reference ouput buffer C1, C2, C3 and C4 taken from MATLAB
+* ------------------------------------------------------------------- */
+const float32_t xRef_f32[4] = {73.0, 8.0, 21.25, 2.875};
+
+float32_t snr;
+
+
+/* ----------------------------------------------------------------------
+* Max magnitude FFT Bin test
+* ------------------------------------------------------------------- */
+
+int32_t main(void)
+{
+
+  arm_matrix_instance_f32 A;      /* Matrix A Instance */
+  arm_matrix_instance_f32 AT;     /* Matrix AT(A transpose) instance */
+  arm_matrix_instance_f32 ATMA;   /* Matrix ATMA( AT multiply with A) instance */
+  arm_matrix_instance_f32 ATMAI;  /* Matrix ATMAI(Inverse of ATMA) instance */
+  arm_matrix_instance_f32 B;      /* Matrix B instance */
+  arm_matrix_instance_f32 X;      /* Matrix X(Unknown Matrix) instance */
+
+  uint32_t srcRows, srcColumns;  /* Temporary variables */
+  arm_status status;
+
+  /* Initialise A Matrix Instance with numRows, numCols and data array(A_f32) */
+  srcRows = 4;
+  srcColumns = 4;
+  arm_mat_init_f32(&A, srcRows, srcColumns, (float32_t *)A_f32);
+
+  /* Initialise Matrix Instance AT with numRows, numCols and data array(AT_f32) */
+  srcRows = 4;
+  srcColumns = 4;
+  arm_mat_init_f32(&AT, srcRows, srcColumns, AT_f32);
+
+  /* calculation of A transpose */
+  status = arm_mat_trans_f32(&A, &AT);
+
+
+  /* Initialise ATMA Matrix Instance with numRows, numCols and data array(ATMA_f32) */
+  srcRows = 4;
+  srcColumns = 4;
+  arm_mat_init_f32(&ATMA, srcRows, srcColumns, ATMA_f32);
+
+  /* calculation of AT Multiply with A */
+  status = arm_mat_mult_f32(&AT, &A, &ATMA);
+
+  /* Initialise ATMAI Matrix Instance with numRows, numCols and data array(ATMAI_f32) */
+  srcRows = 4;
+  srcColumns = 4;
+  arm_mat_init_f32(&ATMAI, srcRows, srcColumns, ATMAI_f32);
+
+  /* calculation of Inverse((Transpose(A) * A) */
+  status = arm_mat_inverse_f32(&ATMA, &ATMAI);
+
+  /* calculation of (Inverse((Transpose(A) * A)) *  Transpose(A)) */
+  status = arm_mat_mult_f32(&ATMAI, &AT, &ATMA);
+
+  /* Initialise B Matrix Instance with numRows, numCols and data array(B_f32) */
+  srcRows = 4;
+  srcColumns = 1;
+  arm_mat_init_f32(&B, srcRows, srcColumns, (float32_t *)B_f32);
+
+  /* Initialise X Matrix Instance with numRows, numCols and data array(X_f32) */
+  srcRows = 4;
+  srcColumns = 1;
+  arm_mat_init_f32(&X, srcRows, srcColumns, X_f32);
+
+  /* calculation ((Inverse((Transpose(A) * A)) *  Transpose(A)) * B) */
+  status = arm_mat_mult_f32(&ATMA, &B, &X);
+
+  /* Comparison of reference with test output */
+  snr = arm_snr_f32((float32_t *)xRef_f32, X_f32, 4);
+
+  /*------------------------------------------------------------------------------
+  *            Initialise status depending on SNR calculations
+  *------------------------------------------------------------------------------*/
+  if ( snr > SNR_THRESHOLD)
+  {
+    status = ARM_MATH_SUCCESS;
+  }
+  else
+  {
+    status = ARM_MATH_TEST_FAILURE;
+  }
+
+
+  /* ----------------------------------------------------------------------
+  ** Loop here if the signals fail the PASS check.
+  ** This denotes a test failure
+  ** ------------------------------------------------------------------- */
+  if ( status != ARM_MATH_SUCCESS)
+  {
+    while (1);
+  }
+
+  while (1);                             /* main function does not return */
+}
+
+ /** \endlink */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/math_helper.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/math_helper.c
new file mode 100644
index 0000000..4b0ee1f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/math_helper.c
@@ -0,0 +1,466 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+*
+* $Date:        17. January 2013
+* $Revision: 	V1.4.0  b
+*
+* Project: 	    CMSIS DSP Library
+*
+* Title:	    math_helper.c
+*
+* Description:	Definition of all helper functions required.
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+* -------------------------------------------------------------------- */
+
+/* ----------------------------------------------------------------------
+*		Include standard header files
+* -------------------------------------------------------------------- */
+#include<math.h>
+
+/* ----------------------------------------------------------------------
+*		Include project header files
+* -------------------------------------------------------------------- */
+#include "math_helper.h"
+
+/**
+ * @brief  Caluclation of SNR
+ * @param[in]  pRef 	Pointer to the reference buffer
+ * @param[in]  pTest	Pointer to the test buffer
+ * @param[in]  buffSize	total number of samples
+ * @return     SNR
+ * The function Caluclates signal to noise ratio for the reference output
+ * and test output
+ */
+
+float arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize)
+{
+  float EnergySignal = 0.0, EnergyError = 0.0;
+  uint32_t i;
+  float SNR;
+  int temp;
+  int *test;
+
+  for (i = 0; i < buffSize; i++)
+    {
+ 	  /* Checking for a NAN value in pRef array */
+	  test =   (int *)(&pRef[i]);
+      temp =  *test;
+
+	  if (temp == 0x7FC00000)
+	  {
+	  		return(0);
+	  }
+
+	  /* Checking for a NAN value in pTest array */
+	  test =   (int *)(&pTest[i]);
+      temp =  *test;
+
+	  if (temp == 0x7FC00000)
+	  {
+	  		return(0);
+	  }
+      EnergySignal += pRef[i] * pRef[i];
+      EnergyError += (pRef[i] - pTest[i]) * (pRef[i] - pTest[i]);
+    }
+
+	/* Checking for a NAN value in EnergyError */
+	test =   (int *)(&EnergyError);
+    temp =  *test;
+
+    if (temp == 0x7FC00000)
+    {
+  		return(0);
+    }
+
+
+  SNR = 10 * log10 (EnergySignal / EnergyError);
+
+  return (SNR);
+
+}
+
+
+/**
+ * @brief  Provide guard bits for Input buffer
+ * @param[in,out]  input_buf   Pointer to input buffer
+ * @param[in]       blockSize  block Size
+ * @param[in]       guard_bits guard bits
+ * @return none
+ * The function Provides the guard bits for the buffer
+ * to avoid overflow
+ */
+
+void arm_provide_guard_bits_q15 (q15_t * input_buf, uint32_t blockSize,
+                            uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < blockSize; i++)
+    {
+      input_buf[i] = input_buf[i] >> guard_bits;
+    }
+}
+
+/**
+ * @brief  Converts float to fixed in q12.20 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to outputbuffer
+ * @param[in]  numSamples  number of samples in the input buffer
+ * @return none
+ * The function converts floating point values to fixed point(q12.20) values
+ */
+
+void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 1048576.0f corresponds to pow(2, 20) */
+      pOut[i] = (q31_t) (pIn[i] * 1048576.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 1.0)
+        {
+          pOut[i] = 0x000FFFFF;
+        }
+    }
+}
+
+/**
+ * @brief  Compare MATLAB Reference Output and ARM Test output
+ * @param[in]  pIn         Pointer to Ref buffer
+ * @param[in]  pOut        Pointer to Test buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return maximum difference
+ */
+
+uint32_t arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+  int32_t diff, diffCrnt = 0;
+  uint32_t maxDiff = 0;
+
+  for (i = 0; i < numSamples; i++)
+  {
+  	diff = pIn[i] - pOut[i];
+  	diffCrnt = (diff > 0) ? diff : -diff;
+
+	if (diffCrnt > maxDiff)
+	{
+		maxDiff = diffCrnt;
+	}
+  }
+
+  return(maxDiff);
+}
+
+/**
+ * @brief  Compare MATLAB Reference Output and ARM Test output
+ * @param[in]  pIn         Pointer to Ref buffer
+ * @param[in]  pOut        Pointer to Test buffer
+ * @param[in]  numSamples number of samples in the buffer
+ * @return maximum difference
+ */
+
+uint32_t arm_compare_fixed_q31(q31_t *pIn, q31_t * pOut, uint32_t numSamples)
+{
+  uint32_t i;
+  int32_t diff, diffCrnt = 0;
+  uint32_t maxDiff = 0;
+
+  for (i = 0; i < numSamples; i++)
+  {
+  	diff = pIn[i] - pOut[i];
+  	diffCrnt = (diff > 0) ? diff : -diff;
+
+	if (diffCrnt > maxDiff)
+	{
+		maxDiff = diffCrnt;
+	}
+  }
+
+  return(maxDiff);
+}
+
+/**
+ * @brief  Provide guard bits for Input buffer
+ * @param[in,out]  input_buf   Pointer to input buffer
+ * @param[in]       blockSize  block Size
+ * @param[in]       guard_bits guard bits
+ * @return none
+ * The function Provides the guard bits for the buffer
+ * to avoid overflow
+ */
+
+void arm_provide_guard_bits_q31 (q31_t * input_buf,
+								 uint32_t blockSize,
+                                 uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < blockSize; i++)
+    {
+      input_buf[i] = input_buf[i] >> guard_bits;
+    }
+}
+
+/**
+ * @brief  Provide guard bits for Input buffer
+ * @param[in,out]  input_buf   Pointer to input buffer
+ * @param[in]       blockSize  block Size
+ * @param[in]       guard_bits guard bits
+ * @return none
+ * The function Provides the guard bits for the buffer
+ * to avoid overflow
+ */
+
+void arm_provide_guard_bits_q7 (q7_t * input_buf,
+								uint32_t blockSize,
+                                uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < blockSize; i++)
+    {
+      input_buf[i] = input_buf[i] >> guard_bits;
+    }
+}
+
+
+
+/**
+ * @brief  Caluclates number of guard bits
+ * @param[in]  num_adds 	number of additions
+ * @return guard bits
+ * The function Caluclates the number of guard bits
+ * depending on the numtaps
+ */
+
+uint32_t arm_calc_guard_bits (uint32_t num_adds)
+{
+  uint32_t i = 1, j = 0;
+
+  if (num_adds == 1)
+    {
+      return (0);
+    }
+
+  while (i < num_adds)
+    {
+      i = i * 2;
+      j++;
+    }
+
+  return (j);
+}
+
+/**
+ * @brief  Apply guard bits to buffer
+ * @param[in,out]  pIn         pointer to input buffer
+ * @param[in]      numSamples  number of samples in the input buffer
+ * @param[in]      guard_bits  guard bits
+ * @return none
+ */
+
+void arm_apply_guard_bits (float32_t *pIn,
+						   uint32_t numSamples,
+						   uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+      pIn[i] = pIn[i] * arm_calc_2pow(guard_bits);
+    }
+}
+
+/**
+ * @brief  Calculates pow(2, numShifts)
+ * @param[in]  numShifts 	number of shifts
+ * @return pow(2, numShifts)
+ */
+uint32_t arm_calc_2pow(uint32_t numShifts)
+{
+
+  uint32_t i, val = 1;
+
+  for (i = 0; i < numShifts; i++)
+    {
+      val = val * 2;
+    }
+
+  return(val);
+}
+
+
+
+/**
+ * @brief  Converts float to fixed q14
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q14 (float *pIn, q15_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 16384.0f corresponds to pow(2, 14) */
+      pOut[i] = (q15_t) (pIn[i] * 16384.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 2.0)
+        {
+          pOut[i] = 0x7FFF;
+        }
+
+    }
+
+}
+
+
+/**
+ * @brief  Converts float to fixed q30 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q30 (float *pIn, q31_t * pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 1073741824.0f corresponds to pow(2, 30) */
+      pOut[i] = (q31_t) (pIn[i] * 1073741824.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 2.0)
+        {
+          pOut[i] = 0x7FFFFFFF;
+        }
+    }
+}
+
+/**
+ * @brief  Converts float to fixed q30 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q29 (float *pIn, q31_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 1073741824.0f corresponds to pow(2, 30) */
+      pOut[i] = (q31_t) (pIn[i] * 536870912.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 4.0)
+        {
+          pOut[i] = 0x7FFFFFFF;
+        }
+    }
+}
+
+
+/**
+ * @brief  Converts float to fixed q28 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q28 (float *pIn, q31_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	/* 268435456.0f corresponds to pow(2, 28) */
+      pOut[i] = (q31_t) (pIn[i] * 268435456.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 8.0)
+        {
+          pOut[i] = 0x7FFFFFFF;
+        }
+    }
+}
+
+/**
+ * @brief  Clip the float values to +/- 1
+ * @param[in,out]  pIn           input buffer
+ * @param[in]      numSamples    number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_clip_f32 (float *pIn, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+      if (pIn[i] > 1.0f)
+	  {
+	    pIn[i] = 1.0;
+	  }
+	  else if ( pIn[i] < -1.0f)
+	  {
+	    pIn[i] = -1.0;
+	  }
+
+    }
+}
+
+
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/math_helper.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/math_helper.h
new file mode 100644
index 0000000..46b0af3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_matrix_example/math_helper.h
@@ -0,0 +1,63 @@
+/* ----------------------------------------------------------------------   
+* Copyright (C) 2010-2013 ARM Limited. All rights reserved.   
+*   
+* $Date:        17. January 2013  
+* $Revision: 	V1.4.0   
+*  
+* Project: 	    CMSIS DSP Library 
+*
+* Title:	    math_helper.h
+* 
+* Description:	Prototypes of all helper functions required.  
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*  
+* Redistribution and use in source and binary forms, with or without 
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the 
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE 
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.  
+* -------------------------------------------------------------------- */
+
+
+#include "arm_math.h"
+
+#ifndef MATH_HELPER_H
+#define MATH_HELPER_H
+
+float arm_snr_f32(float *pRef, float *pTest,  uint32_t buffSize);  
+void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples);
+void arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits);
+void arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits);
+void arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples);
+void arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples);
+void arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples);
+void arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples);
+void arm_clip_f32(float *pIn, uint32_t numSamples);
+uint32_t arm_calc_guard_bits(uint32_t num_adds);
+void arm_apply_guard_bits (float32_t * pIn, uint32_t numSamples, uint32_t guard_bits);
+uint32_t arm_compare_fixed_q15(q15_t *pIn, q15_t * pOut, uint32_t numSamples);
+uint32_t arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples);
+uint32_t arm_calc_2pow(uint32_t guard_bits);
+#endif
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/Abstract.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/Abstract.txt
new file mode 100644
index 0000000..0f68db7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/Abstract.txt
@@ -0,0 +1,4 @@
+CMSIS DSP_Lib example arm_signal_converge_example for
+  Cortex-M0, Cortex-M3, Cortex-M4 with FPU and Cortex-M7 with single precision FPU.
+
+The example is configured for uVision Simulator.
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM0/startup_ARMCM0.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM0/startup_ARMCM0.s
new file mode 100644
index 0000000..3333bc6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM0/startup_ARMCM0.s
@@ -0,0 +1,159 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM0.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM0 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    ( 22 * 4)                           ; Interrupts 10 .. 31 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM0/system_ARMCM0.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM0/system_ARMCM0.c
new file mode 100644
index 0000000..66a364c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM0/system_ARMCM0.c
@@ -0,0 +1,56 @@
+/**************************************************************************//**
+ * @file     system_ARMCM0.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM0 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM0.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM3/startup_ARMCM3.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM3/startup_ARMCM3.s
new file mode 100644
index 0000000..2bf6f19
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM3/startup_ARMCM3.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM3.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM3 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM3/system_ARMCM3.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM3/system_ARMCM3.c
new file mode 100644
index 0000000..f56b85f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM3/system_ARMCM3.c
@@ -0,0 +1,68 @@
+/**************************************************************************//**
+ * @file     system_ARMCM3.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM3 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM3.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
new file mode 100644
index 0000000..f5270c0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM4.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM4 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
new file mode 100644
index 0000000..731facd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
@@ -0,0 +1,83 @@
+/**************************************************************************//**
+ * @file     system_ARMCM4.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM4 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM4)
+  #include "ARMCM4.h"
+#elif defined (ARMCM4_FP)
+  #include "ARMCM4_FP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* enable CP10 Full Access */
+                 (3U << 11U*2U)  );         /* enable CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
new file mode 100644
index 0000000..abddc8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM7.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM7 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
new file mode 100644
index 0000000..69e2a8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
@@ -0,0 +1,85 @@
+/**************************************************************************//**
+ * @file     system_ARMCM7.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM7 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM7)
+  #include "ARMCM7.h"
+#elif defined (ARMCM7_SP)
+  #include "ARMCM7_SP.h"
+#elif defined (ARMCM7_DP)
+  #include "ARMCM7_DP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* enable CP10 Full Access */
+                 (3U << 11U*2U)  );         /* enable CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/arm_signal_converge_data.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/arm_signal_converge_data.c
new file mode 100644
index 0000000..ddb1278
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/arm_signal_converge_data.c
@@ -0,0 +1,269 @@
+/* ----------------------------------------------------------------------   
+* Copyright (C) 2010-2012 ARM Limited. All rights reserved.   
+*   
+* $Date:        17. January 2013  
+* $Revision: 	V1.4.0   
+*   
+* Project: 	    CMSIS DSP Library   
+* Title:	     	arm_signal_converge_data.c
+*   
+* Description:	 Test input data for Floating point LMS Norm FIR filter
+*   
+* Target Processor: Cortex-M4/Cortex-M3/Cortex-M0
+*  
+* Redistribution and use in source and binary forms, with or without 
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the 
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE 
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.  
+* -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+
+/* ----------------------------------------------------------------------
+** Test input data for Floating point LMS Norm FIR filter
+** Generated by the MATLAB randn() function
+** ------------------------------------------------------------------- */
+
+float32_t testInput_f32[1536] = 
+{   
+-0.432565,	-1.665584,	0.125332,	0.287676,	-1.146471,	1.190915,	1.189164,	-0.037633,	
+0.327292,	0.174639,	-0.186709,	0.725791,	-0.588317,	2.183186,	-0.136396,	0.113931,	
+1.066768,	0.059281,	-0.095648,	-0.832349,	0.294411,	-1.336182,	0.714325,	1.623562,	
+-0.691776,	0.857997,	1.254001,	-1.593730,	-1.440964,	0.571148,	-0.399886,	0.689997,	
+0.815622,	0.711908,	1.290250,	0.668601,	1.190838,	-1.202457,	-0.019790,	-0.156717,	
+-1.604086,	0.257304,	-1.056473,	1.415141,	-0.805090,	0.528743,	0.219321,	-0.921902,	
+-2.170674,	-0.059188,	-1.010634,	0.614463,	0.507741,	1.692430,	0.591283,	-0.643595,	
+0.380337,	-1.009116,	-0.019511,	-0.048221,	0.000043,	-0.317859,	1.095004,	-1.873990,	
+0.428183,	0.895638,	0.730957,	0.577857,	0.040314,	0.677089,	0.568900,	-0.255645,	
+-0.377469,	-0.295887,	-1.475135,	-0.234004,	0.118445,	0.314809,	1.443508,	-0.350975,	
+0.623234,	0.799049,	0.940890,	-0.992092,	0.212035,	0.237882,	-1.007763,	-0.742045,	
+1.082295,	-0.131500,	0.389880,	0.087987,	-0.635465,	-0.559573,	0.443653,	-0.949904,	
+0.781182,	0.568961,	-0.821714,	-0.265607,	-1.187777,	-2.202321,	0.986337,	-0.518635,	
+0.327368,	0.234057,	0.021466,	-1.003944,	-0.947146,	-0.374429,	-1.185886,	-1.055903,	
+1.472480,	0.055744,	-1.217317,	-0.041227,	-1.128344,	-1.349278,	-0.261102,	0.953465,	
+0.128644,	0.656468,	-1.167819,	-0.460605,	-0.262440,	-1.213152,	-1.319437,	0.931218,	
+0.011245,	-0.645146,	0.805729,	0.231626,	-0.989760,	1.339586,	0.289502,	1.478917,	
+1.138028,	-0.684139,	-1.291936,	-0.072926,	-0.330599,	-0.843628,	0.497770,	1.488490,	
+-0.546476,	-0.846758,	-0.246337,	0.663024,	-0.854197,	-1.201315,	-0.119869,	-0.065294,	
+0.485296,	-0.595491,	-0.149668,	-0.434752,	-0.079330,	1.535152,	-0.606483,	-1.347363,	
+0.469383,	-0.903567,	0.035880,	-0.627531,	0.535398,	0.552884,	-0.203690,	-2.054325,	
+0.132561,	1.592941,	1.018412,	-1.580402,	-0.078662,	-0.681657,	-1.024553,	-1.234353,	
+0.288807,	-0.429303,	0.055801,	-0.367874,	-0.464973,	0.370961,	0.728283,	2.112160,	
+-1.357298,	-1.022610,	1.037834,	-0.389800,	-1.381266,	0.315543,	1.553243,	0.707894,	
+1.957385,	0.504542,	1.864529,	-0.339812,	-1.139779,	-0.211123,	1.190245,	-1.116209,	
+0.635274,	-0.601412,	0.551185,	-1.099840,	0.085991,	-2.004563,	-0.493088,	0.462048,	
+-0.321005,	1.236556,	-0.631280,	-2.325211,	-1.231637,	1.055648,	-0.113224,	0.379224,	
+0.944200,	-2.120427,	-0.644679,	-0.704302,	-1.018137,	-0.182082,	1.521013,	-0.038439,	
+1.227448,	-0.696205,	0.007524,	-0.782893,	0.586939,	-0.251207,	0.480136,	0.668155,	
+-0.078321,	0.889173,	2.309287,	0.524639,	-0.011787,	0.913141,	0.055941,	-1.107070,	
+0.485498,	-0.005005,	-0.276218,	1.276452,	1.863401,	-0.522559,	0.103424,	-0.807649,	
+0.680439,	-2.364590,	0.990115,	0.218899,	0.261662,	1.213444,	-0.274667,	-0.133134,	
+-1.270500,	-1.663606,	-0.703554,	0.280880,	-0.541209,	-1.333531,	1.072686,	-0.712085,	
+-0.011286,	-0.000817,	-0.249436,	0.396575,	-0.264013,	-1.664011,	-1.028975,	0.243095,	
+-1.256590,	-0.347183,	-0.941372,	-1.174560,	-1.021142,	-0.401667,	0.173666,	-0.116118,	
+1.064119,	-0.245386,	-1.517539,	0.009734,	0.071373,	0.316536,	0.499826,	1.278084,	
+-0.547816,	0.260808,	-0.013177,	-0.580264,	2.136308,	-0.257617,	-1.409528,	1.770101,	
+0.325546,	-1.119040,	0.620350,	1.269782,	-0.896043,	0.135175,	-0.139040,	-1.163395,	
+1.183720,	-0.015430,	0.536219,	-0.716429,	-0.655559,	0.314363,	0.106814,	1.848216,	
+-0.275106,	2.212554,	1.508526,	-1.945079,	-1.680543,	-0.573534,	-0.185817,	0.008934,	
+0.836950,	-0.722271,	-0.721490,	-0.201181,	-0.020464,	0.278890,	1.058295,	0.621673,	
+-1.750615,	0.697348,	0.811486,	0.636345,	1.310080,	0.327098,	-0.672993,	-0.149327,	
+-2.449018,	0.473286,	0.116946,	-0.591104,	-0.654708,	-1.080662,	-0.047731,	0.379345,	
+-0.330361,	-0.499898,	-0.035979,	-0.174760,	-0.957265,	1.292548,	0.440910,	1.280941,	
+-0.497730,	-1.118717,	0.807650,	0.041200,	-0.756209,	-0.089129,	-2.008850,	1.083918,	
+-0.981191,	-0.688489,	1.339479,	-0.909243,	-0.412858,	-0.506163,	1.619748,	0.080901,	
+-1.081056,	-1.124518,	1.735676,	1.937459,	1.635068,	-1.255940,	-0.213538,	-0.198932,	
+0.307499,	-0.572325,	-0.977648,	-0.446809,	1.082092,	2.372648,	0.229288,	-0.266623,	
+0.701672,	-0.487590,	1.862480,	1.106851,	-1.227566,	-0.669885,	1.340929,	0.388083,	
+0.393059,	-1.707334,	0.227859,	0.685633,	-0.636790,	-1.002606,	-0.185621,	-1.054033,	
+-0.071539,	0.279198,	1.373275,	0.179841,	-0.542017,	1.634191,	0.825215,	0.230761,	
+0.671634,	-0.508078,	0.856352,	0.268503,	0.624975,	-1.047338,	1.535670,	0.434426,	
+-1.917136,	0.469940,	1.274351,	0.638542,	1.380782,	1.319843,	-0.909429,	-2.305605,	
+1.788730,	0.390798,	0.020324,	-0.405977,	-1.534895,	0.221373,	-1.374479,	-0.839286,	
+-0.208643,	0.755913,	0.375734,	-1.345413,	1.481876,	0.032736,	1.870453,	-1.208991,	
+-0.782632,	-0.767299,	-0.107200,	-0.977057,	-0.963988,	-2.379172,	-0.838188,	0.257346,	
+-0.183834,	-0.167615,	-0.116989,	0.168488,	-0.501206,	-0.705076,	0.508165,	-0.420922,	
+0.229133,	-0.959497,	-0.146043,	0.744538,	-0.890496,	0.139062,	-0.236144,	-0.075459,	
+-0.358572,	-2.077635,	-0.143546,	1.393341,	0.651804,	-0.377134,	-0.661443,	0.248958,	
+-0.383516,	-0.528480,	0.055388,	1.253769,	-2.520004,	0.584856,	-1.008064,	0.944285,	
+-2.423957,	-0.223831,	0.058070,	-0.424614,	-0.202918,	-1.513077,	-1.126352,	-0.815002,	
+0.366614,	-0.586107,	1.537409,	0.140072,	-1.862767,	-0.454193,	-0.652074,	0.103318,	
+-0.220632,	-0.279043,	-0.733662,	-0.064534,	-1.444004,	0.612340,	-1.323503,	-0.661577,	
+-0.146115,	0.248085,	-0.076633,	1.738170,	1.621972,	0.626436,	0.091814,	-0.807607,	
+-0.461337,	-1.405969,	-0.374530,	-0.470911,	1.751296,	0.753225,	0.064989,	-0.292764,	
+0.082823,	0.766191,	2.236850,	0.326887,	0.863304,	0.679387,	0.554758,	1.001630,	
+1.259365,	0.044151,	-0.314138,	0.226708,	0.996692,	1.215912,	-0.542702,	0.912228,	
+-0.172141,	-0.335955,	0.541487,	0.932111,	-0.570253,	-1.498605,	-0.050346,	0.553025,	
+0.083498,	1.577524,	-0.330774,	0.795155,	-0.784800,	-1.263121,	0.666655,	-1.392632,	
+-1.300562,	-0.605022,	-1.488565,	0.558543,	-0.277354,	-1.293685,	-0.888435,	-0.986520,	
+-0.071618,	-2.414591,	-0.694349,	-1.391389,	0.329648,	0.598544,	0.147175,	-0.101439,	
+-2.634981,	0.028053,	-0.876310,	-0.265477,	-0.327578,	-1.158247,	0.580053,	0.239756,	
+-0.350885,	0.892098,	1.578299,	-1.108174,	-0.025931,	-1.110628,	0.750834,	0.500167,	
+-0.517261,	-0.559209,	-0.753371,	0.925813,	-0.248520,	-0.149835,	-1.258415,	0.312620,	
+2.690277,	0.289696,	-1.422803,	0.246786,	-1.435773,	0.148573,	-1.693073,	0.719188,	
+1.141773,	1.551936,	1.383630,	-0.758092,	0.442663,	0.911098,	-1.074086,	0.201762,	
+0.762863,	-1.288187,	-0.952962,	0.778175,	-0.006331,	0.524487,	1.364272,	0.482039,	
+-0.787066,	0.751999,	-0.166888,	-0.816228,	2.094065,	0.080153,	-0.937295,	0.635739,	
+1.682028,	0.593634,	0.790153,	0.105254,	-0.158579,	0.870907,	-0.194759,	0.075474,	
+-0.526635,	-0.685484,	-0.268388,	-1.188346,	0.248579,	0.102452,	-0.041007,	-2.247582,	
+-0.510776,	0.249243,	0.369197,	0.179197,	-0.037283,	-1.603310,	0.339372,	-0.131135,	
+0.485190,	0.598751,	-0.086031,	0.325292,	-0.335143,	-0.322449,	-0.382374,	-0.953371,	
+0.233576,	1.235245,	-0.578532,	-0.501537,	0.722864,	0.039498,	1.541279,	-1.701053,	
+-1.033741,	-0.763708,	2.176426,	0.431612,	-0.443765,	0.029996,	-0.315671,	0.977846,	
+0.018295,	0.817963,	0.702341,	-0.231271,	-0.113690,	0.127941,	-0.799410,	-0.238612,	
+-0.089463,	-1.023264,	0.937538,	-1.131719,	-0.710702,	-1.169501,	1.065437,	-0.680394,	
+-1.725773,	0.813200,	1.441867,	0.672272,	0.138665,	-0.859534,	-0.752251,	1.229615,	
+1.150754,	-0.608025,	0.806158,	0.217133,	-0.373461,	-0.832030,	0.286866,	-1.818892,	
+-1.573051,	2.015666,	-0.071982,	2.628909,	-0.243317,	0.173276,	0.923207,	-0.178553,	
+-0.521705,	1.431962,	-0.870117,	0.807542,	-0.510635,	0.743514,	0.847898,	-0.829901,	
+0.532994,	1.032848,	-1.052024,	0.362114,	-0.036787,	-1.227636,	-0.275099,	-0.160435,	
+-1.083575,	-1.954213,	-0.909487,	-0.005579,	-1.723490,	1.263077,	-0.600433,	-2.063925,	
+0.110911,	1.487614,	0.053002,	0.161981,	-0.026878,	0.173576,	0.882168,	0.182294,	
+0.755295,	0.508035,	0.131880,	0.280104,	-0.982848,	-0.944087,	-0.013058,	0.354345,	
+-0.894709,	0.812111,	0.109537,	2.731644,	0.411079,	-1.306862,	0.383806,	0.499504,	
+-0.510786,	0.234922,	-0.597825,	0.020771,	0.419443,	1.191104,	0.771214,	-2.644222,	
+0.285430,	0.826093,	-0.008122,	0.858438,	0.774788,	1.305945,	1.231503,	0.958564,	
+-1.654548,	-0.990396,	0.685236,	-0.974870,	-0.606726,	0.686794,	0.020049,	1.063801,	
+-1.341050,	0.479510,	-1.633974,	-1.442665,	0.293781,	-0.140364,	-1.130341,	-0.292538,	
+-0.582536,	-0.896348,	0.248601,	-1.489663,	0.313509,	-2.025084,	0.528990,	0.343471,	
+0.758193,	-0.691940,	0.680179,	-1.072541,	0.899772,	-2.123092,	0.284712,	-0.733323,	
+-0.773376,	0.151842,	-0.336843,	0.970761,	-0.107236,	1.013492,	-0.475347,	0.068948,	
+0.398592,	1.116326,	0.620451,	-0.287674,	-1.371773,	-0.685868,	0.331685,	-0.997722,	
+0.291418,	1.107078,	0.244959,	0.164976,	0.406231,	1.215981,	1.448424,	-1.025137,	
+0.205418,	0.588882,	-0.264024,	2.495318,	0.855948,	-0.850954,	0.811879,	0.700242,	
+0.759938,	-1.712909,	1.537021,	-1.609847,	1.109526,	-1.109704,	0.385469,	0.965231,	
+0.818297,	0.037049,	-0.926012,	-0.111919,	-0.803030,	-1.665006,	-0.901401,	0.588350,	
+0.554159,	-0.415173,	0.061795,	0.457432,	0.199014,	0.257558,	2.080730,	-2.277237,	
+0.339022,	0.289894,	0.662261,	-0.580860,	0.887752,	0.171871,	0.848821,	0.963769,	
+1.321918,	-0.064345,	1.317053,	0.228017,	-1.429637,	-0.149701,	-0.504968,	-1.729141,	
+-0.417472,	-0.614969,	0.720777,	0.339364,	0.882845,	0.284245,	-0.145541,	-0.089646,	
+0.289161,	1.164831,	0.805729,	-1.355643,	0.120893,	-0.222178,	0.571732,	-0.300140,	
+1.134277,	-0.179356,	-1.467067,	1.395346,	0.440836,	0.565384,	-0.693623,	0.833869,	
+-2.237378,	1.097644,	-0.001617,	-1.614573,	-1.228727,	0.207405,	0.220942,	-1.006073,	
+-0.453067,	1.399453,	-0.461964,	0.032716,	0.798783,	0.896816,	0.137892,	-1.619146,	
+-1.646606,	0.428707,	-0.737231,	0.564926,	-1.384167,	0.460268,	0.629384,	0.379847,	
+-1.013330,	-0.347243,	0.441912,	-1.590240,	-0.701417,	-1.077601,	1.002220,	1.729481,	
+0.709032,	-0.747897,	0.228862,	-0.223497,	-0.853275,	0.345627,	0.109764,	-1.133039,	
+-0.683124,	-0.277856,	0.654790,	-1.248394,	-0.597539,	-0.481813,	0.983372,	1.762121,	
+1.427402,	0.911763,	0.326823,	0.069619,	-1.499763,	-0.418223,	-0.021037,	0.228425,	
+-1.008196,	-0.664622,	0.558177,	-1.188542,	-0.775481,	0.271042,	1.534976,	-1.052283,	
+0.625559,	-0.797626,	-0.313522,	-0.602210,	1.259060,	0.858484,	-2.105292,	-0.360937,	
+0.553557,	-1.556384,	-0.206666,	-0.425568,	0.493778,	-0.870908,	0.079828,	-0.521619,	
+-1.413861,	-0.384293,	-0.457922,	-0.291471,	-0.301224,	-1.588594,	1.094287,	1.324167,	
+-0.126480,	-0.737164,	0.213719,	-0.400529,	0.064938,	-1.757996,	1.686748,	0.327400,	
+0.715967,	1.598648,	-2.064741,	-0.743632,	0.176185,	0.527839,	-0.553153,	0.298280,	
+-1.226607,	-0.189676,	-0.301713,	0.956956,	-0.533366,	-0.901082,	-0.892552,	0.278717,	
+-0.745807,	1.603464,	0.574270,	0.320655,	-0.151383,	0.315762,	1.343703,	-2.237832,	
+1.292906,	-0.378459,	0.002521,	0.884641,	0.582450,	-1.614244,	-1.503666,	0.573586,	
+-0.910537,	-1.631277,	-0.359138,	-0.397616,	-1.161307,	-1.109838,	0.290672,	-1.910239,	
+1.314768,	0.665319,	-0.275115,	-0.023022,	-0.907976,	-1.043657,	0.373516,	0.901532,	
+1.278539,	-0.128456,	0.612821,	1.956518,	2.266326,	-0.373959,	2.238039,	-0.159580,	
+-0.703281,	0.563477,	-0.050296,	1.163593,	0.658808,	-1.550089,	-3.029118,	0.540578,	
+-1.008998,	0.908047,	1.582303,	-0.979088,	1.007902,	0.158491,	-0.586927,	1.574082,	
+-0.516649,	1.227800,	1.583876,	-2.088950,	2.949545,	1.356125,	1.050068,	-0.767170,	
+-0.257653,	-1.371845,	-1.267656,	-0.894948,	0.589089,	1.842629,	1.347967,	-0.491253,	
+-2.177568,	0.237000,	-0.735411,	-1.779419,	0.448030,	0.581214,	0.856607,	-0.266263,	
+-0.417470,	-0.205806,	-0.174323,	0.217577,	1.684295,	0.119528,	0.650667,	2.080061,	
+-0.339225,	0.730113,	0.293969,	-0.849109,	-2.533858,	-2.378941,	-0.346276,	-0.610937,	
+-0.408192,	-1.415611,	0.227122,	0.207974,	-0.719718,	0.757762,	-1.643135,	-1.056813,	
+-0.251662,	-1.298441,	1.233255,	1.494625,	0.235938,	-1.404359,	0.658791,	-2.556613,	
+-0.534945,	3.202525,	0.439198,	-1.149901,	0.886765,	-0.283386,	1.035336,	-0.364878,	
+1.341987,	1.008872,	0.213874,	-0.299264,	0.255849,	-0.190826,	-0.079060,	0.699851,	
+-0.796540,	-0.801284,	-0.007599,	-0.726810,	-1.490902,	0.870335,	-0.265675,	-1.566695,	
+-0.394636,	-0.143855,	-2.334247,	-1.357539,	-1.815689,	1.108422,	-0.142115,	1.112757,	
+0.559264,	0.478370,	-0.679385,	0.284967,	-1.332935,	-0.723980,	-0.663600,	0.198443,	
+-1.794868,	-1.387673,	0.197768,	1.469328,	0.366493,	-0.442775,	-0.048563,	0.077709,	
+1.957910,	-0.072848,	0.938810,	-0.079608,	-0.800959,	0.309424,	1.051826,	-1.664211,	
+-1.090792,	-0.191731,	0.463401,	-0.924147,	-0.649657,	0.622893,	-1.335107,	1.047689,	
+0.863327,	-0.642411,	0.660010,	1.294116,	0.314579,	0.859573,	0.128670,	0.016568,	
+-0.072801,	-0.994310,	-0.747358,	-0.030814,	0.988355,	-0.599017,	1.476644,	-0.813801,	
+0.645040,	-1.309919,	-0.867425,	-0.474233,	0.222417,	1.871323,	0.110001,	-0.411341,	
+0.511242,	-1.199117,	-0.096361,	0.445817,	-0.295825,	-0.167996,	0.179543,	0.421118,	
+1.677678,	1.996949,	0.696964,	-1.366382,	0.363045,	-0.567044,	-1.044154,	0.697139,	
+0.484026,	-0.193751,	-0.378095,	-0.886374,	-1.840197,	-1.628195,	-1.173789,	-0.415411,	
+0.175088,	0.229433,	-1.240889,	0.700004,	0.426877,	1.454803,	-0.510186,	-0.006657,	
+-0.525496,	0.717698,	1.088374,	0.500552,	2.771790,	-0.160309,	0.429489,	-1.966817,	
+-0.546019,	-1.888395,	-0.107952,	-1.316144,	-0.672632,	-0.902365,	-0.154798,	0.947242,	
+1.550375,	0.429040,	-0.560795,	0.179304,	-0.771509,	-0.943390,	-1.407569,	-1.906131,	
+-0.065293,	0.672149,	0.206147,	-0.008124,	0.020042,	-0.558447,	1.886079,	-0.219975,	
+-1.414395,	-0.302811,	-0.569574,	-0.121495,	-0.390171,	-0.844287,	-1.737757,	-0.449520,	
+-1.547933,	-0.095776,	0.907714,	2.369602,	0.519768,	0.410525,	1.052585,	0.428784,	
+1.295088,	-0.186053,	0.130733,	-0.657627,	-0.759267,	-0.595170,	0.812400,	0.069541,	
+-1.833687,	1.827363,	0.654075,	-1.544769,	-0.375109,	0.207688,	-0.765615,	-0.106355,	
+0.338769,	1.033461,	-1.404822,	-1.030570,	-0.643372,	0.170787,	1.344839,	1.936273,	
+0.741336,	0.811980,	-0.142808,	-0.099858,	-0.800131,	0.493249,	1.237574,	1.295951,	
+-0.278196,	0.217127,	0.630728,	-0.548549,	0.229632,	0.355311,	0.521284,	-0.615971,	
+1.345803,	0.974922,	-2.377934,	-1.092319,	-0.325710,	-2.012228,	1.567660,	0.233337,	
+0.646420,	-1.129412,	0.197038,	1.696870,	0.726034,	0.792526,	0.603357,	-0.058405,	
+-1.108666,	2.144229,	-1.352821,	0.457021,	0.391175,	2.073013,	-0.323318,	1.468132,	
+-0.502399,	0.209593,	0.754800,	-0.948189,	0.613157,	1.760503,	0.088762,	2.595570,	
+-0.675470,	2.786804,	-0.016827,	0.271651,	-0.914102,	-1.951371,	-0.317418,	0.588333,	
+0.828996,	-1.674851,	-1.922293,	-0.436662,	0.044974,	2.416609,	-0.309892,	0.187583,	
+0.947699,	-0.525703,	-1.115605,	-1.592320,	1.174844,	0.485144,	1.645480,	-0.454233,	
+1.008768,	2.049403,	0.602020,	0.017860,	-1.610426,	1.238752,	0.683587,	-0.780716,	
+0.530979,	2.134498,	0.354361,	0.231700,	1.287980,	-0.013488,	-1.333345,	-0.556343,	
+0.755597,	-0.911854,	1.371684,	0.245580,	0.118845,	0.384690,	-0.070152,	-0.578309,	
+0.469308,	1.299687,	1.634798,	-0.702809,	0.807253,	-1.027451,	1.294496,	0.014930,	
+0.218705,	1.713188,	-2.078805,	0.112917,	-1.086491,	-1.558311,	0.637406,	-0.404576,	
+-0.403325,	0.084076,	-0.435349,	-0.562623,	0.878062,	-0.814650,	-0.258363,	0.493299,	
+-0.802694,	-0.008329,	0.627571,	0.154382,	2.580735,	-1.306246,	1.023526,	0.777795,	
+-0.833884,	-0.586663,	0.065664,	-0.012342,	-0.076987,	-1.558587,	1.702607,	-0.468984,	
+0.094619,	0.287071,	0.919354,	0.510136,	0.245440,	-1.400519,	0.969571,	1.593698,	
+-1.437917,	-1.534230,	-0.074710,	0.081459,	-0.843240,	-0.564640,	-0.028207,	-1.243702,	
+0.733039,	0.059580,	0.149144,	1.595857,	-0.777250,	1.550277,	1.055002,	-0.166654,	
+0.314484,	1.419571,	0.327348,	0.475653,	0.398754,	-0.072770,	1.314784,	0.978279,	
+1.722114,	-0.412302,	0.565133,	0.739851,	0.220138,	1.312807,	0.629152,	-1.107987,	
+-0.447001,	-0.725993,	0.354045,	-0.506772,	-2.103747,	-0.664684,	1.450110,	-0.329805,	
+2.701872,	-1.634939,	-0.536325,	0.547223,	1.492603,	-0.455243,	-0.496416,	1.235260,	
+0.040926,	0.748467,	1.230764,	0.304903,	1.077771,	0.765151,	-1.319580,	-0.509191,	
+0.555116,	-1.957625,	-0.760453,	-2.443886,	-0.659366,	-0.114779,	0.300079,	-0.583996,	
+-3.073745,	1.551042,	-0.407369,	1.428095,	-1.353242,	0.903970,	0.541671,	-0.465020
+};
+
+
+
+/* ----------------------------------------------------------------------
+** Coefficients for 32-tap filter for Floating point LMS FIR filter
+*  FIR high pass filter with cutoff freq 9.6kHz (transition 9.6KHz to 11.52KHz) 
+** ------------------------------------------------------------------- */  
+float32_t lmsNormCoeff_f32[32] = {
+-0.004240,	0.002301,	0.008860,	-0.000000,	-0.019782,	-0.010543,	0.032881,	0.034736,	
+-0.037374,	-0.069586,	0.022397,	0.102169,	0.014185,	-0.115908,	-0.061648,	0.101018,	
+0.101018,	-0.061648,	-0.115908,	0.014185,	0.102169,	0.022397,	-0.069586,	-0.037374,	
+0.034736,	0.032881,	-0.010543,	-0.019782,	-0.000000,	0.008860,	0.002301,	-0.004240	
+
+};
+
+/* ----------------------------------------------------------------------
+** Coefficients for 32-tap filter for Floating point FIR filter
+*  FIR low pass filter with cutoff freq 24Hz (transition 24Hz to 240Hz) 
+** ------------------------------------------------------------------- */  
+const float32_t FIRCoeff_f32[32] = {
+0.004502,	0.005074,	0.006707,	0.009356,	0.012933,	0.017303,	0.022298,	0.027717,	
+0.033338,	0.038930,	0.044258,	0.049098,	0.053243,	0.056519,	0.058784,	0.059941,	
+0.059941,	0.058784,	0.056519,	0.053243,	0.049098,	0.044258,	0.038930,	0.033338,	
+0.027717,	0.022298,	0.017303,	0.012933,	0.009356,	0.006707,	0.005074,	0.004502
+
+};
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/arm_signal_converge_example_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/arm_signal_converge_example_f32.c
new file mode 100644
index 0000000..ae25ce9
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/arm_signal_converge_example_f32.c
@@ -0,0 +1,259 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+*
+* $Date:         17. January 2013
+* $Revision:     V1.4.0
+*
+* Project:       CMSIS DSP Library
+* Title:         arm_signal_converge_example_f32.c
+*
+* Description:   Example code demonstrating convergence of an adaptive
+*                filter.
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+ * -------------------------------------------------------------------- */
+
+/**
+ * @ingroup groupExamples
+ */
+
+/**
+ * @defgroup SignalConvergence Signal Convergence Example
+ *
+ * \par Description:
+ * \par
+ * Demonstrates the ability of an adaptive filter to "learn" the transfer function of
+ * a FIR lowpass filter using the Normalized LMS Filter, Finite Impulse
+ * Response (FIR) Filter, and Basic Math Functions.
+ *
+ * \par Algorithm:
+ * \par
+ * The figure below illustrates the signal flow in this example. Uniformly distributed white
+ * noise is passed through an FIR lowpass filter. The output of the FIR filter serves as the
+ * reference input of the adaptive filter (normalized LMS filter). The white noise is input
+ * to the adaptive filter. The adaptive filter learns the transfer function of the FIR filter.
+ * The filter outputs two signals: (1) the output of the internal adaptive FIR filter, and
+ * (2) the error signal which is the difference between the adaptive filter and the reference
+ * output of the FIR filter. Over time as the adaptive filter learns the transfer function
+ * of the FIR filter, the first output approaches the reference output of the FIR filter,
+ * and the error signal approaches zero.
+ * \par
+ * The adaptive filter converges properly even if the input signal has a large dynamic
+ * range (i.e., varies from small to large values). The coefficients of the adaptive filter
+ * are initially zero, and then converge over 1536 samples. The internal function test_signal_converge()
+ * implements the stopping condition. The function checks if all of the values of the error signal have a
+ * magnitude below a threshold DELTA.
+ *
+ * \par Block Diagram:
+ * \par
+ * \image html SignalFlow.gif
+ *
+ *
+ * \par Variables Description:
+ * \par
+ * \li \c testInput_f32 points to the input data
+ * \li \c firStateF32 points to FIR state buffer
+ * \li \c lmsStateF32 points to Normalised Least mean square FIR filter state buffer
+ * \li \c FIRCoeff_f32 points to coefficient buffer
+ * \li \c lmsNormCoeff_f32 points to Normalised Least mean square FIR filter coefficient buffer
+ * \li \c wire1, wir2, wire3 temporary buffers
+ * \li \c errOutput, err_signal temporary error buffers
+ *
+ * \par CMSIS DSP Software Library Functions Used:
+ * \par
+ * - arm_lms_norm_init_f32()
+ * - arm_fir_init_f32()
+ * - arm_fir_f32()
+ * - arm_lms_norm_f32()
+ * - arm_scale_f32()
+ * - arm_abs_f32()
+ * - arm_sub_f32()
+ * - arm_min_f32()
+ * - arm_copy_f32()
+ *
+ * <b> Refer  </b>
+ * \link arm_signal_converge_example_f32.c \endlink
+ *
+ */
+
+
+/** \example arm_signal_converge_example_f32.c
+  */
+
+#include "arm_math.h"
+#include "math_helper.h"
+
+/* ----------------------------------------------------------------------
+** Global defines for the simulation
+* ------------------------------------------------------------------- */
+
+#define TEST_LENGTH_SAMPLES 1536
+#define NUMTAPS               32
+#define BLOCKSIZE             32
+#define DELTA_ERROR         0.000001f
+#define DELTA_COEFF         0.0001f
+#define MU                  0.5f
+
+#define NUMFRAMES (TEST_LENGTH_SAMPLES / BLOCKSIZE)
+
+/* ----------------------------------------------------------------------
+* Declare FIR state buffers and structure
+* ------------------------------------------------------------------- */
+
+float32_t firStateF32[NUMTAPS + BLOCKSIZE];
+arm_fir_instance_f32 LPF_instance;
+
+/* ----------------------------------------------------------------------
+* Declare LMSNorm state buffers and structure
+* ------------------------------------------------------------------- */
+
+float32_t lmsStateF32[NUMTAPS + BLOCKSIZE];
+float32_t errOutput[TEST_LENGTH_SAMPLES];
+arm_lms_norm_instance_f32 lmsNorm_instance;
+
+
+/* ----------------------------------------------------------------------
+* Function Declarations for Signal Convergence Example
+* ------------------------------------------------------------------- */
+
+arm_status test_signal_converge_example( void );
+
+
+/* ----------------------------------------------------------------------
+* Internal functions
+* ------------------------------------------------------------------- */
+arm_status test_signal_converge(float32_t* err_signal,
+                        uint32_t blockSize);
+
+void getinput(float32_t* input,
+     uint32_t fr_cnt,
+          uint32_t blockSize);
+
+/* ----------------------------------------------------------------------
+* External Declarations for FIR F32 module Test
+* ------------------------------------------------------------------- */
+extern float32_t testInput_f32[TEST_LENGTH_SAMPLES];
+extern float32_t lmsNormCoeff_f32[32];
+extern const float32_t FIRCoeff_f32[32];
+extern arm_lms_norm_instance_f32 lmsNorm_instance;
+
+/* ----------------------------------------------------------------------
+* Declare I/O buffers
+* ------------------------------------------------------------------- */
+
+float32_t wire1[BLOCKSIZE];
+float32_t wire2[BLOCKSIZE];
+float32_t wire3[BLOCKSIZE];
+float32_t err_signal[BLOCKSIZE];
+
+/* ----------------------------------------------------------------------
+* Signal converge test
+* ------------------------------------------------------------------- */
+
+int32_t main(void)
+{
+  uint32_t i;
+  arm_status status;
+  uint32_t index;
+  float32_t minValue;
+
+  /* Initialize the LMSNorm data structure */
+  arm_lms_norm_init_f32(&lmsNorm_instance, NUMTAPS, lmsNormCoeff_f32, lmsStateF32, MU, BLOCKSIZE);
+
+  /* Initialize the FIR data structure */
+  arm_fir_init_f32(&LPF_instance, NUMTAPS, (float32_t *)FIRCoeff_f32, firStateF32, BLOCKSIZE);
+
+  /* ----------------------------------------------------------------------
+  * Loop over the frames of data and execute each of the processing
+  * functions in the system.
+  * ------------------------------------------------------------------- */
+
+  for(i=0; i < NUMFRAMES; i++)
+  {
+    /* Read the input data - uniformly distributed random noise - into wire1 */
+    arm_copy_f32(testInput_f32 + (i * BLOCKSIZE), wire1, BLOCKSIZE);
+
+    /* Execute the FIR processing function.  Input wire1 and output wire2 */
+    arm_fir_f32(&LPF_instance, wire1, wire2, BLOCKSIZE);
+
+    /* Execute the LMS Norm processing function*/
+
+    arm_lms_norm_f32(&lmsNorm_instance, /* LMSNorm instance */
+         wire1,                         /* Input signal */
+         wire2,                         /* Reference Signal */
+         wire3,                         /* Converged Signal */
+         err_signal,                    /* Error Signal, this will become small as the signal converges */
+         BLOCKSIZE);                    /* BlockSize */
+
+    /* apply overall gain */
+    arm_scale_f32(wire3, 5, wire3, BLOCKSIZE);   /* in-place buffer */
+  }
+
+  status = ARM_MATH_SUCCESS;
+
+  /* -------------------------------------------------------------------------------
+  * Test whether the error signal has reached towards 0.
+  * ----------------------------------------------------------------------------- */
+
+  arm_abs_f32(err_signal, err_signal, BLOCKSIZE);
+  arm_min_f32(err_signal, BLOCKSIZE, &minValue, &index);
+
+  if (minValue > DELTA_ERROR)
+  {
+    status = ARM_MATH_TEST_FAILURE;
+  }
+
+  /* ----------------------------------------------------------------------
+  * Test whether the filter coefficients have converged.
+  * ------------------------------------------------------------------- */
+
+  arm_sub_f32((float32_t *)FIRCoeff_f32, lmsNormCoeff_f32, lmsNormCoeff_f32, NUMTAPS);
+
+  arm_abs_f32(lmsNormCoeff_f32, lmsNormCoeff_f32, NUMTAPS);
+  arm_min_f32(lmsNormCoeff_f32, NUMTAPS, &minValue, &index);
+
+  if (minValue > DELTA_COEFF)
+  {
+    status = ARM_MATH_TEST_FAILURE;
+  }
+
+  /* ----------------------------------------------------------------------
+  * Loop here if the signals did not pass the convergence check.
+  * This denotes a test failure
+  * ------------------------------------------------------------------- */
+
+  if ( status != ARM_MATH_SUCCESS)
+  {
+    while (1);
+  }
+
+  while (1);                             /* main function does not return */
+}
+
+ /** \endlink */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/math_helper.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/math_helper.c
new file mode 100644
index 0000000..4b0ee1f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/math_helper.c
@@ -0,0 +1,466 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+*
+* $Date:        17. January 2013
+* $Revision: 	V1.4.0  b
+*
+* Project: 	    CMSIS DSP Library
+*
+* Title:	    math_helper.c
+*
+* Description:	Definition of all helper functions required.
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+* -------------------------------------------------------------------- */
+
+/* ----------------------------------------------------------------------
+*		Include standard header files
+* -------------------------------------------------------------------- */
+#include<math.h>
+
+/* ----------------------------------------------------------------------
+*		Include project header files
+* -------------------------------------------------------------------- */
+#include "math_helper.h"
+
+/**
+ * @brief  Caluclation of SNR
+ * @param[in]  pRef 	Pointer to the reference buffer
+ * @param[in]  pTest	Pointer to the test buffer
+ * @param[in]  buffSize	total number of samples
+ * @return     SNR
+ * The function Caluclates signal to noise ratio for the reference output
+ * and test output
+ */
+
+float arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize)
+{
+  float EnergySignal = 0.0, EnergyError = 0.0;
+  uint32_t i;
+  float SNR;
+  int temp;
+  int *test;
+
+  for (i = 0; i < buffSize; i++)
+    {
+ 	  /* Checking for a NAN value in pRef array */
+	  test =   (int *)(&pRef[i]);
+      temp =  *test;
+
+	  if (temp == 0x7FC00000)
+	  {
+	  		return(0);
+	  }
+
+	  /* Checking for a NAN value in pTest array */
+	  test =   (int *)(&pTest[i]);
+      temp =  *test;
+
+	  if (temp == 0x7FC00000)
+	  {
+	  		return(0);
+	  }
+      EnergySignal += pRef[i] * pRef[i];
+      EnergyError += (pRef[i] - pTest[i]) * (pRef[i] - pTest[i]);
+    }
+
+	/* Checking for a NAN value in EnergyError */
+	test =   (int *)(&EnergyError);
+    temp =  *test;
+
+    if (temp == 0x7FC00000)
+    {
+  		return(0);
+    }
+
+
+  SNR = 10 * log10 (EnergySignal / EnergyError);
+
+  return (SNR);
+
+}
+
+
+/**
+ * @brief  Provide guard bits for Input buffer
+ * @param[in,out]  input_buf   Pointer to input buffer
+ * @param[in]       blockSize  block Size
+ * @param[in]       guard_bits guard bits
+ * @return none
+ * The function Provides the guard bits for the buffer
+ * to avoid overflow
+ */
+
+void arm_provide_guard_bits_q15 (q15_t * input_buf, uint32_t blockSize,
+                            uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < blockSize; i++)
+    {
+      input_buf[i] = input_buf[i] >> guard_bits;
+    }
+}
+
+/**
+ * @brief  Converts float to fixed in q12.20 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to outputbuffer
+ * @param[in]  numSamples  number of samples in the input buffer
+ * @return none
+ * The function converts floating point values to fixed point(q12.20) values
+ */
+
+void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 1048576.0f corresponds to pow(2, 20) */
+      pOut[i] = (q31_t) (pIn[i] * 1048576.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 1.0)
+        {
+          pOut[i] = 0x000FFFFF;
+        }
+    }
+}
+
+/**
+ * @brief  Compare MATLAB Reference Output and ARM Test output
+ * @param[in]  pIn         Pointer to Ref buffer
+ * @param[in]  pOut        Pointer to Test buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return maximum difference
+ */
+
+uint32_t arm_compare_fixed_q15(q15_t *pIn, q15_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+  int32_t diff, diffCrnt = 0;
+  uint32_t maxDiff = 0;
+
+  for (i = 0; i < numSamples; i++)
+  {
+  	diff = pIn[i] - pOut[i];
+  	diffCrnt = (diff > 0) ? diff : -diff;
+
+	if (diffCrnt > maxDiff)
+	{
+		maxDiff = diffCrnt;
+	}
+  }
+
+  return(maxDiff);
+}
+
+/**
+ * @brief  Compare MATLAB Reference Output and ARM Test output
+ * @param[in]  pIn         Pointer to Ref buffer
+ * @param[in]  pOut        Pointer to Test buffer
+ * @param[in]  numSamples number of samples in the buffer
+ * @return maximum difference
+ */
+
+uint32_t arm_compare_fixed_q31(q31_t *pIn, q31_t * pOut, uint32_t numSamples)
+{
+  uint32_t i;
+  int32_t diff, diffCrnt = 0;
+  uint32_t maxDiff = 0;
+
+  for (i = 0; i < numSamples; i++)
+  {
+  	diff = pIn[i] - pOut[i];
+  	diffCrnt = (diff > 0) ? diff : -diff;
+
+	if (diffCrnt > maxDiff)
+	{
+		maxDiff = diffCrnt;
+	}
+  }
+
+  return(maxDiff);
+}
+
+/**
+ * @brief  Provide guard bits for Input buffer
+ * @param[in,out]  input_buf   Pointer to input buffer
+ * @param[in]       blockSize  block Size
+ * @param[in]       guard_bits guard bits
+ * @return none
+ * The function Provides the guard bits for the buffer
+ * to avoid overflow
+ */
+
+void arm_provide_guard_bits_q31 (q31_t * input_buf,
+								 uint32_t blockSize,
+                                 uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < blockSize; i++)
+    {
+      input_buf[i] = input_buf[i] >> guard_bits;
+    }
+}
+
+/**
+ * @brief  Provide guard bits for Input buffer
+ * @param[in,out]  input_buf   Pointer to input buffer
+ * @param[in]       blockSize  block Size
+ * @param[in]       guard_bits guard bits
+ * @return none
+ * The function Provides the guard bits for the buffer
+ * to avoid overflow
+ */
+
+void arm_provide_guard_bits_q7 (q7_t * input_buf,
+								uint32_t blockSize,
+                                uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < blockSize; i++)
+    {
+      input_buf[i] = input_buf[i] >> guard_bits;
+    }
+}
+
+
+
+/**
+ * @brief  Caluclates number of guard bits
+ * @param[in]  num_adds 	number of additions
+ * @return guard bits
+ * The function Caluclates the number of guard bits
+ * depending on the numtaps
+ */
+
+uint32_t arm_calc_guard_bits (uint32_t num_adds)
+{
+  uint32_t i = 1, j = 0;
+
+  if (num_adds == 1)
+    {
+      return (0);
+    }
+
+  while (i < num_adds)
+    {
+      i = i * 2;
+      j++;
+    }
+
+  return (j);
+}
+
+/**
+ * @brief  Apply guard bits to buffer
+ * @param[in,out]  pIn         pointer to input buffer
+ * @param[in]      numSamples  number of samples in the input buffer
+ * @param[in]      guard_bits  guard bits
+ * @return none
+ */
+
+void arm_apply_guard_bits (float32_t *pIn,
+						   uint32_t numSamples,
+						   uint32_t guard_bits)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+      pIn[i] = pIn[i] * arm_calc_2pow(guard_bits);
+    }
+}
+
+/**
+ * @brief  Calculates pow(2, numShifts)
+ * @param[in]  numShifts 	number of shifts
+ * @return pow(2, numShifts)
+ */
+uint32_t arm_calc_2pow(uint32_t numShifts)
+{
+
+  uint32_t i, val = 1;
+
+  for (i = 0; i < numShifts; i++)
+    {
+      val = val * 2;
+    }
+
+  return(val);
+}
+
+
+
+/**
+ * @brief  Converts float to fixed q14
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q14 (float *pIn, q15_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 16384.0f corresponds to pow(2, 14) */
+      pOut[i] = (q15_t) (pIn[i] * 16384.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 2.0)
+        {
+          pOut[i] = 0x7FFF;
+        }
+
+    }
+
+}
+
+
+/**
+ * @brief  Converts float to fixed q30 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q30 (float *pIn, q31_t * pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 1073741824.0f corresponds to pow(2, 30) */
+      pOut[i] = (q31_t) (pIn[i] * 1073741824.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 2.0)
+        {
+          pOut[i] = 0x7FFFFFFF;
+        }
+    }
+}
+
+/**
+ * @brief  Converts float to fixed q30 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q29 (float *pIn, q31_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	  /* 1073741824.0f corresponds to pow(2, 30) */
+      pOut[i] = (q31_t) (pIn[i] * 536870912.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 4.0)
+        {
+          pOut[i] = 0x7FFFFFFF;
+        }
+    }
+}
+
+
+/**
+ * @brief  Converts float to fixed q28 format
+ * @param[in]  pIn         pointer to input buffer
+ * @param[out] pOut        pointer to output buffer
+ * @param[in]  numSamples  number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_float_to_q28 (float *pIn, q31_t *pOut, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+	/* 268435456.0f corresponds to pow(2, 28) */
+      pOut[i] = (q31_t) (pIn[i] * 268435456.0f);
+
+      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
+
+      if (pIn[i] == (float) 8.0)
+        {
+          pOut[i] = 0x7FFFFFFF;
+        }
+    }
+}
+
+/**
+ * @brief  Clip the float values to +/- 1
+ * @param[in,out]  pIn           input buffer
+ * @param[in]      numSamples    number of samples in the buffer
+ * @return none
+ * The function converts floating point values to fixed point values
+ */
+
+void arm_clip_f32 (float *pIn, uint32_t numSamples)
+{
+  uint32_t i;
+
+  for (i = 0; i < numSamples; i++)
+    {
+      if (pIn[i] > 1.0f)
+	  {
+	    pIn[i] = 1.0;
+	  }
+	  else if ( pIn[i] < -1.0f)
+	  {
+	    pIn[i] = -1.0;
+	  }
+
+    }
+}
+
+
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/math_helper.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/math_helper.h
new file mode 100644
index 0000000..46b0af3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_signal_converge_example/math_helper.h
@@ -0,0 +1,63 @@
+/* ----------------------------------------------------------------------   
+* Copyright (C) 2010-2013 ARM Limited. All rights reserved.   
+*   
+* $Date:        17. January 2013  
+* $Revision: 	V1.4.0   
+*  
+* Project: 	    CMSIS DSP Library 
+*
+* Title:	    math_helper.h
+* 
+* Description:	Prototypes of all helper functions required.  
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*  
+* Redistribution and use in source and binary forms, with or without 
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the 
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE 
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.  
+* -------------------------------------------------------------------- */
+
+
+#include "arm_math.h"
+
+#ifndef MATH_HELPER_H
+#define MATH_HELPER_H
+
+float arm_snr_f32(float *pRef, float *pTest,  uint32_t buffSize);  
+void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples);
+void arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits);
+void arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits);
+void arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples);
+void arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples);
+void arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples);
+void arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples);
+void arm_clip_f32(float *pIn, uint32_t numSamples);
+uint32_t arm_calc_guard_bits(uint32_t num_adds);
+void arm_apply_guard_bits (float32_t * pIn, uint32_t numSamples, uint32_t guard_bits);
+uint32_t arm_compare_fixed_q15(q15_t *pIn, q15_t * pOut, uint32_t numSamples);
+uint32_t arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples);
+uint32_t arm_calc_2pow(uint32_t guard_bits);
+#endif
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/Abstract.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/Abstract.txt
new file mode 100644
index 0000000..6d9e7c7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/Abstract.txt
@@ -0,0 +1,4 @@
+CMSIS DSP_Lib example arm_sin_cos_example for
+  Cortex-M0, Cortex-M3, Cortex-M4 with FPU and Cortex-M7 with single precision FPU.
+
+The example is configured for uVision Simulator.
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM0/startup_ARMCM0.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM0/startup_ARMCM0.s
new file mode 100644
index 0000000..3333bc6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM0/startup_ARMCM0.s
@@ -0,0 +1,159 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM0.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM0 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    ( 22 * 4)                           ; Interrupts 10 .. 31 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM0/system_ARMCM0.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM0/system_ARMCM0.c
new file mode 100644
index 0000000..66a364c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM0/system_ARMCM0.c
@@ -0,0 +1,56 @@
+/**************************************************************************//**
+ * @file     system_ARMCM0.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM0 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM0.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM3/startup_ARMCM3.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM3/startup_ARMCM3.s
new file mode 100644
index 0000000..2bf6f19
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM3/startup_ARMCM3.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM3.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM3 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM3/system_ARMCM3.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM3/system_ARMCM3.c
new file mode 100644
index 0000000..f56b85f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM3/system_ARMCM3.c
@@ -0,0 +1,68 @@
+/**************************************************************************//**
+ * @file     system_ARMCM3.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM3 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM3.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
new file mode 100644
index 0000000..f5270c0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM4.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM4 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
new file mode 100644
index 0000000..731facd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
@@ -0,0 +1,83 @@
+/**************************************************************************//**
+ * @file     system_ARMCM4.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM4 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM4)
+  #include "ARMCM4.h"
+#elif defined (ARMCM4_FP)
+  #include "ARMCM4_FP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* enable CP10 Full Access */
+                 (3U << 11U*2U)  );         /* enable CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
new file mode 100644
index 0000000..abddc8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM7.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM7 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
new file mode 100644
index 0000000..69e2a8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
@@ -0,0 +1,85 @@
+/**************************************************************************//**
+ * @file     system_ARMCM7.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM7 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM7)
+  #include "ARMCM7.h"
+#elif defined (ARMCM7_SP)
+  #include "ARMCM7_SP.h"
+#elif defined (ARMCM7_DP)
+  #include "ARMCM7_DP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* enable CP10 Full Access */
+                 (3U << 11U*2U)  );         /* enable CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/arm_sin_cos_example_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/arm_sin_cos_example_f32.c
new file mode 100644
index 0000000..9e65b2c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_sin_cos_example/arm_sin_cos_example_f32.c
@@ -0,0 +1,161 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+*
+* $Date:         12. March 2014
+* $Revision:     V1.4.3
+*
+* Project:       CMSIS DSP Library
+* Title:         arm_sin_cos_example_f32.c
+*
+* Description:   Example code demonstrating sin and cos calculation of input signal.
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+* -------------------------------------------------------------------- */
+
+/**
+ * @ingroup groupExamples
+ */
+
+/**
+ * @defgroup SinCosExample SineCosine Example
+ *
+ * \par Description:
+ * \par
+ * Demonstrates the Pythagorean trignometric identity with the use of Cosine, Sine, Vector
+ * Multiplication, and Vector Addition functions.
+ *
+ * \par Algorithm:
+ * \par
+ * Mathematically, the Pythagorean trignometric identity is defined by the following equation:
+ *  <pre>sin(x) * sin(x) + cos(x) * cos(x) = 1</pre>
+ * where \c x is the angle in radians.
+ *
+ * \par Block Diagram:
+ * \par
+ * \image html sinCos.gif
+ *
+ * \par Variables Description:
+ * \par
+ * \li \c testInput_f32 array of input angle in radians
+ * \li \c testOutput stores sum of the squares of sine and cosine values of input angle
+ *
+ * \par CMSIS DSP Software Library Functions Used:
+ * \par
+ * - arm_cos_f32()
+ * - arm_sin_f32()
+ * - arm_mult_f32()
+ * - arm_add_f32()
+ *
+ * <b> Refer  </b>
+ * \link arm_sin_cos_example_f32.c \endlink
+ *
+ */
+
+
+/** \example arm_sin_cos_example_f32.c
+  */
+
+#include <math.h>
+#include "arm_math.h"
+
+/* ----------------------------------------------------------------------
+* Defines each of the tests performed
+* ------------------------------------------------------------------- */
+#define MAX_BLOCKSIZE   32
+#define DELTA           (0.0001f)
+
+
+/* ----------------------------------------------------------------------
+* Test input data for Floating point sin_cos example for 32-blockSize
+* Generated by the MATLAB randn() function
+* ------------------------------------------------------------------- */
+
+const float32_t testInput_f32[MAX_BLOCKSIZE] =
+{
+  -1.244916875853235400,  -4.793533929171324800,   0.360705030233248850,   0.827929644170887320,  -3.299532218312426900,   3.427441903227623800,   3.422401784294607700,  -0.108308165334010680,
+   0.941943896490312180,   0.502609575000365850,  -0.537345278736373500,   2.088817392965764500,  -1.693168684143455700,   6.283185307179590700,  -0.392545884746175080,   0.327893095115825040,
+   3.070147440456292300,   0.170611405884662230,  -0.275275082396073010,  -2.395492805446796300,   0.847311163536506600,  -3.845517018083148800,   2.055818378415868300,   4.672594161978930800,
+  -1.990923030266425800,   2.469305197656249500,   3.609002606064021000,  -4.586736582331667500,  -4.147080139136136300,   1.643756718868359500,  -1.150866392366494800,   1.985805026477433800
+
+
+};
+
+const float32_t testRefOutput_f32 = 1.000000000;
+
+/* ----------------------------------------------------------------------
+* Declare Global variables
+* ------------------------------------------------------------------- */
+uint32_t blockSize = 32;
+float32_t  testOutput;
+float32_t  cosOutput;
+float32_t  sinOutput;
+float32_t  cosSquareOutput;
+float32_t  sinSquareOutput;
+
+/* ----------------------------------------------------------------------
+* Max magnitude FFT Bin test
+* ------------------------------------------------------------------- */
+
+arm_status status;
+
+int32_t main(void)
+{
+  float32_t diff;
+  uint32_t i;
+
+  for(i=0; i< blockSize; i++)
+  {
+    cosOutput = arm_cos_f32(testInput_f32[i]);
+    sinOutput = arm_sin_f32(testInput_f32[i]);
+
+    arm_mult_f32(&cosOutput, &cosOutput, &cosSquareOutput, 1);
+    arm_mult_f32(&sinOutput, &sinOutput, &sinSquareOutput, 1);
+
+    arm_add_f32(&cosSquareOutput, &sinSquareOutput, &testOutput, 1);
+
+    /* absolute value of difference between ref and test */
+    diff = fabsf(testRefOutput_f32 - testOutput);
+
+    /* Comparison of sin_cos value with reference */
+    if (diff > DELTA)
+    {
+       status = ARM_MATH_TEST_FAILURE;
+    }
+
+    if ( status == ARM_MATH_TEST_FAILURE)
+    {
+       while (1);
+    }
+
+  }
+
+  while (1);                             /* main function does not return */
+}
+
+ /** \endlink */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/Abstract.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/Abstract.txt
new file mode 100644
index 0000000..371c79c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/Abstract.txt
@@ -0,0 +1,4 @@
+CMSIS DSP_Lib example arm_variance_example for
+  Cortex-M0, Cortex-M3, Cortex-M4 with FPU and Cortex-M7 with single precision FPU.
+
+The example is configured for uVision Simulator.
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/CMakeLists.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/CMakeLists.txt
new file mode 100644
index 0000000..a2084d7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/CMakeLists.txt
@@ -0,0 +1,46 @@
+cmake_minimum_required (VERSION 3.6)
+project (arm_variance_example VERSION 0.1)
+
+# Needed to include the configBoot module
+list(APPEND CMAKE_MODULE_PATH ${CMAKE_CURRENT_SOURCE_DIR}/../../..)
+
+################################### 
+#
+# LIBRARIES
+#
+###################################
+
+########### 
+#
+# CMSIS DSP
+#
+
+add_subdirectory(../../../Source bin_dsp)
+
+
+################################### 
+#
+# TEST APPLICATION
+#
+###################################
+
+
+add_executable(arm_variance_example)
+
+set(ROOT ${CMAKE_CURRENT_SOURCE_DIR}/../../../../..)
+
+include(configBoot)
+
+target_sources(arm_variance_example PRIVATE arm_variance_example_f32.c)
+
+### Sources and libs
+
+target_link_libraries(arm_variance_example PRIVATE CMSISDSP)
+
+################################### 
+#
+# INSTALLATION
+#
+###################################
+
+install (TARGETS arm_variance_example DESTINATION "${PROJECT_SOURCE_DIR}/varianceExampleBuild.axf")
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM0/startup_ARMCM0.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM0/startup_ARMCM0.s
new file mode 100644
index 0000000..3333bc6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM0/startup_ARMCM0.s
@@ -0,0 +1,159 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM0.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM0 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    ( 22 * 4)                           ; Interrupts 10 .. 31 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM0/system_ARMCM0.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM0/system_ARMCM0.c
new file mode 100644
index 0000000..66a364c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM0/system_ARMCM0.c
@@ -0,0 +1,56 @@
+/**************************************************************************//**
+ * @file     system_ARMCM0.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM0 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM0.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM3/startup_ARMCM3.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM3/startup_ARMCM3.s
new file mode 100644
index 0000000..2bf6f19
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM3/startup_ARMCM3.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM3.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM3 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM3/system_ARMCM3.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM3/system_ARMCM3.c
new file mode 100644
index 0000000..f56b85f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM3/system_ARMCM3.c
@@ -0,0 +1,68 @@
+/**************************************************************************//**
+ * @file     system_ARMCM3.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM3 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM3.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
new file mode 100644
index 0000000..f5270c0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM4.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM4 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
new file mode 100644
index 0000000..731facd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM4_FP/system_ARMCM4.c
@@ -0,0 +1,83 @@
+/**************************************************************************//**
+ * @file     system_ARMCM4.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM4 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM4)
+  #include "ARMCM4.h"
+#elif defined (ARMCM4_FP)
+  #include "ARMCM4_FP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* enable CP10 Full Access */
+                 (3U << 11U*2U)  );         /* enable CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
new file mode 100644
index 0000000..abddc8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
@@ -0,0 +1,163 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM7.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM7 Device
+; * @version  V5.3.1
+; * @date     09. July 2018
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+
+
+;<h> Stack Configuration
+;  <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Stack_Size      EQU      0x00000400
+
+                AREA     STACK, NOINIT, READWRITE, ALIGN=3
+__stack_limit
+Stack_Mem       SPACE    Stack_Size
+__initial_sp
+
+
+;<h> Heap Configuration
+;  <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+;</h>
+
+Heap_Size       EQU      0x00000C00
+
+                IF       Heap_Size != 0                      ; Heap is provided
+                AREA     HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE    Heap_Size
+__heap_limit
+                ENDIF
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA     RESET, DATA, READONLY
+                EXPORT   __Vectors
+                EXPORT   __Vectors_End
+                EXPORT   __Vectors_Size
+
+__Vectors       DCD      __initial_sp                        ;     Top of Stack
+                DCD      Reset_Handler                       ;     Reset Handler
+                DCD      NMI_Handler                         ; -14 NMI Handler
+                DCD      HardFault_Handler                   ; -13 Hard Fault Handler
+                DCD      MemManage_Handler                   ; -12 MPU Fault Handler
+                DCD      BusFault_Handler                    ; -11 Bus Fault Handler
+                DCD      UsageFault_Handler                  ; -10 Usage Fault Handler
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      0                                   ;     Reserved
+                DCD      SVC_Handler                         ;  -5 SVCall Handler
+                DCD      DebugMon_Handler                    ;  -4 Debug Monitor Handler
+                DCD      0                                   ;     Reserved
+                DCD      PendSV_Handler                      ;  -2 PendSV Handler
+                DCD      SysTick_Handler                     ;  -1 SysTick Handler
+
+                ; Interrupts
+                DCD      Interrupt0_Handler                  ;   0 Interrupt 0
+                DCD      Interrupt1_Handler                  ;   1 Interrupt 1
+                DCD      Interrupt2_Handler                  ;   2 Interrupt 2
+                DCD      Interrupt3_Handler                  ;   3 Interrupt 3
+                DCD      Interrupt4_Handler                  ;   4 Interrupt 4
+                DCD      Interrupt5_Handler                  ;   5 Interrupt 5
+                DCD      Interrupt6_Handler                  ;   6 Interrupt 6
+                DCD      Interrupt7_Handler                  ;   7 Interrupt 7
+                DCD      Interrupt8_Handler                  ;   8 Interrupt 8
+                DCD      Interrupt9_Handler                  ;   9 Interrupt 9
+
+                SPACE    (214 * 4)                           ; Interrupts 10 .. 224 are left out
+__Vectors_End
+__Vectors_Size  EQU      __Vectors_End - __Vectors
+
+
+                AREA     |.text|, CODE, READONLY
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT   Reset_Handler             [WEAK]
+                IMPORT   SystemInit
+                IMPORT   __main
+
+                LDR      R0, =SystemInit
+                BLX      R0
+                LDR      R0, =__main
+                BX       R0
+                ENDP
+
+
+; Macro to define default exception/interrupt handlers.
+; Default handler are weak symbols with an endless loop.
+; They can be overwritten by real handlers.
+                MACRO
+                Set_Default_Handler  $Handler_Name
+$Handler_Name   PROC
+                EXPORT   $Handler_Name             [WEAK]
+                B        .
+                ENDP
+                MEND
+
+
+; Default exception/interrupt handler
+
+                Set_Default_Handler  NMI_Handler
+                Set_Default_Handler  HardFault_Handler
+                Set_Default_Handler  MemManage_Handler
+                Set_Default_Handler  BusFault_Handler
+                Set_Default_Handler  UsageFault_Handler
+                Set_Default_Handler  SVC_Handler
+                Set_Default_Handler  DebugMon_Handler
+                Set_Default_Handler  PendSV_Handler
+                Set_Default_Handler  SysTick_Handler
+
+                Set_Default_Handler  Interrupt0_Handler
+                Set_Default_Handler  Interrupt1_Handler
+                Set_Default_Handler  Interrupt2_Handler
+                Set_Default_Handler  Interrupt3_Handler
+                Set_Default_Handler  Interrupt4_Handler
+                Set_Default_Handler  Interrupt5_Handler
+                Set_Default_Handler  Interrupt6_Handler
+                Set_Default_Handler  Interrupt7_Handler
+                Set_Default_Handler  Interrupt8_Handler
+                Set_Default_Handler  Interrupt9_Handler
+
+                ALIGN
+
+
+; User setup Stack & Heap
+
+                EXPORT   __stack_limit
+                EXPORT   __initial_sp
+                IF       Heap_Size != 0                      ; Heap is provided
+                EXPORT   __heap_base
+                EXPORT   __heap_limit
+                ENDIF
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
new file mode 100644
index 0000000..69e2a8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/RTE/Device/ARMCM7_SP/system_ARMCM7.c
@@ -0,0 +1,85 @@
+/**************************************************************************//**
+ * @file     system_ARMCM7.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM7 Device
+ * @version  V5.3.1
+ * @date     09. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM7)
+  #include "ARMCM7.h"
+#elif defined (ARMCM7_SP)
+  #include "ARMCM7_SP.h"
+#elif defined (ARMCM7_DP)
+  #include "ARMCM7_DP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            (50000000UL)     /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (XTAL / 2U)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;  /* System Core Clock Frequency */
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* enable CP10 Full Access */
+                 (3U << 11U*2U)  );         /* enable CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/arm_variance_example_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/arm_variance_example_f32.c
new file mode 100644
index 0000000..13dde7b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/arm_variance_example/arm_variance_example_f32.c
@@ -0,0 +1,225 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2012 ARM Limited. All rights reserved.
+*
+* $Date:         17. January 2013
+* $Revision:     V1.4.0
+*
+* Project:       CMSIS DSP Library
+* Title:         arm_variance_example_f32.c
+*
+* Description:   Example code demonstrating variance calculation of input sequence.
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+* -------------------------------------------------------------------- */
+
+/**
+ * @ingroup groupExamples
+ */
+
+/**
+ * @defgroup VarianceExample Variance Example
+ *
+ * \par Description:
+ * \par
+ * Demonstrates the use of Basic Math and Support Functions to calculate the variance of an
+ * input sequence with N samples. Uniformly distributed white noise is taken as input.
+ *
+ * \par Algorithm:
+ * \par
+ * The variance of a sequence is the mean of the squared deviation of the sequence from its mean.
+ * \par
+ * This is denoted by the following equation:
+ * <pre> variance = ((x[0] - x') * (x[0] - x') + (x[1] - x') * (x[1] - x') + ... + * (x[n-1] - x') * (x[n-1] - x')) / (N-1)</pre>
+ * where, <code>x[n]</code> is the input sequence, <code>N</code> is the number of input samples, and
+ * <code>x'</code> is the mean value of the input sequence, <code>x[n]</code>.
+ * \par
+ * The mean value <code>x'</code> is defined as:
+ * <pre> x' = (x[0] + x[1] + ... + x[n-1]) / N</pre>
+ *
+ * \par Block Diagram:
+ * \par
+ * \image html Variance.gif
+ *
+ *
+ * \par Variables Description:
+ * \par
+ * \li \c testInput_f32 points to the input data
+ * \li \c wire1, \c wir2, \c wire3 temporary buffers
+ * \li \c blockSize number of samples processed at a time
+ * \li \c refVarianceOut reference variance value
+ *
+ * \par CMSIS DSP Software Library Functions Used:
+ * \par
+ * - arm_dot_prod_f32()
+ * - arm_mult_f32()
+ * - arm_sub_f32()
+ * - arm_fill_f32()
+ * - arm_copy_f32()
+ *
+ * <b> Refer  </b>
+ * \link arm_variance_example_f32.c \endlink
+ *
+ */
+
+
+/** \example arm_variance_example_f32.c
+  */
+
+#include <math.h>
+#include "arm_math.h"
+
+/* ----------------------------------------------------------------------
+* Defines each of the tests performed
+* ------------------------------------------------------------------- */
+#define MAX_BLOCKSIZE   32
+#define DELTA           (0.000001f)
+
+
+/* ----------------------------------------------------------------------
+* Declare I/O buffers
+* ------------------------------------------------------------------- */
+float32_t wire1[MAX_BLOCKSIZE];
+float32_t wire2[MAX_BLOCKSIZE];
+float32_t wire3[MAX_BLOCKSIZE];
+
+/* ----------------------------------------------------------------------
+* Test input data for Floating point Variance example for 32-blockSize
+* Generated by the MATLAB randn() function
+* ------------------------------------------------------------------- */
+
+float32_t testInput_f32[32] =
+{
+  -0.432564811528221,  -1.665584378238097,   0.125332306474831,   0.287676420358549,
+  -1.146471350681464,   1.190915465642999,   1.189164201652103,  -0.037633276593318,
+   0.327292361408654,   0.174639142820925,  -0.186708577681439,   0.725790548293303,
+  -0.588316543014189,   2.183185818197101,  -0.136395883086596,   0.113931313520810,
+   1.066768211359189,   0.059281460523605,  -0.095648405483669,  -0.832349463650022,
+   0.294410816392640,  -1.336181857937804,   0.714324551818952,   1.623562064446271,
+  -0.691775701702287,   0.857996672828263,   1.254001421602532,  -1.593729576447477,
+  -1.440964431901020,   0.571147623658178,  -0.399885577715363,   0.689997375464345
+
+};
+
+/* ----------------------------------------------------------------------
+* Declare Global variables
+* ------------------------------------------------------------------- */
+uint32_t blockSize = 32;
+float32_t  refVarianceOut = 0.903941793931839;
+
+/* ----------------------------------------------------------------------
+* Variance calculation test
+* ------------------------------------------------------------------- */
+
+int32_t main(void)
+{
+  arm_status status;
+  float32_t mean, oneByBlockSize;
+  float32_t variance;
+  float32_t diff;
+
+  status = ARM_MATH_SUCCESS;
+
+#if defined(FILEIO)
+  printf("START\n");
+#endif
+
+ 
+  /* Calculation of mean value of input */
+
+  /* x' = 1/blockSize * (x(0)* 1 + x(1) * 1 + ... + x(n-1) * 1) */
+
+  /* Fill wire1 buffer with 1.0 value */
+  arm_fill_f32(1.0,  wire1, blockSize);
+
+  /* Calculate the dot product of wire1 and wire2 */
+  /* (x(0)* 1 + x(1) * 1 + ...+ x(n-1) * 1) */
+  arm_dot_prod_f32(testInput_f32, wire1, blockSize, &mean);
+
+  /* Calculation of 1/blockSize */
+  oneByBlockSize = 1.0 / (blockSize);
+
+  /* 1/blockSize * (x(0)* 1 + x(1) * 1 + ... + x(n-1) * 1)  */
+  arm_mult_f32(&mean, &oneByBlockSize, &mean, 1);
+
+
+  /* Calculation of variance value of input */
+
+  /* (1/blockSize) * (x(0) - x') * (x(0) - x') + (x(1) - x') * (x(1) - x') + ... + (x(n-1) - x') * (x(n-1) - x') */
+
+  /* Fill wire2 with mean value x' */
+  arm_fill_f32(mean,  wire2, blockSize);
+
+  /* wire3 contains (x-x') */
+  arm_sub_f32(testInput_f32, wire2, wire3, blockSize);
+
+  /* wire2 contains (x-x') */
+  arm_copy_f32(wire3, wire2, blockSize);
+
+  /* (x(0) - x') * (x(0) - x') + (x(1) - x') * (x(1) - x') + ... + (x(n-1) - x') * (x(n-1) - x') */
+  arm_dot_prod_f32(wire2, wire3, blockSize, &variance);
+
+    /* Calculation of 1/blockSize */
+  oneByBlockSize = 1.0 / (blockSize - 1);
+
+  /* Calculation of variance */
+  arm_mult_f32(&variance, &oneByBlockSize, &variance, 1);
+
+  /* absolute value of difference between ref and test */
+  diff = fabsf(refVarianceOut - variance);
+
+  /* Comparison of variance value with reference */
+  
+  if (diff > DELTA)
+  {
+    status = ARM_MATH_TEST_FAILURE;
+  }
+
+
+#if !defined(FILEIO)
+  if ( status != ARM_MATH_SUCCESS)
+  {
+    while (1);
+  }
+
+  while (1);                            /* main function does not return */
+#else
+  if (status == ARM_MATH_SUCCESS)
+  {
+     printf("SUCCESS\n");
+  }
+  else
+  {
+     printf("FAILURE\n");
+  }
+#endif
+}
+
+ /** \endlink */
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/boot/RTE_Components.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/boot/RTE_Components.h
new file mode 100644
index 0000000..db747a6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Examples/ARM/boot/RTE_Components.h
@@ -0,0 +1,5 @@
+#ifndef RTE_COMPONENTS_H
+#define RTE_COMPONENTS_H
+
+
+#endif /* RTE_COMPONENTS_H */
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Include/arm_common_tables.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Include/arm_common_tables.h
new file mode 100644
index 0000000..6a4337f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Include/arm_common_tables.h
@@ -0,0 +1,378 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_common_tables.h
+ * Description:  Extern declaration for common tables
+ *
+ * $Date:        27. January 2017
+ * $Revision:    V.1.5.1
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef _ARM_COMMON_TABLES_H
+#define _ARM_COMMON_TABLES_H
+
+#include "arm_math.h"
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_FFT_ALLOW_TABLES) 
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREV_1024)
+    extern const uint16_t armBitRevTable[1024];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_F32_16)
+    extern const float32_t twiddleCoef_16[32];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_F32_32)
+    extern const float32_t twiddleCoef_32[64];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_F32_64)
+    extern const float32_t twiddleCoef_64[128];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_F32_128)
+    extern const float32_t twiddleCoef_128[256];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_F32_256)
+    extern const float32_t twiddleCoef_256[512];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_F32_512)
+    extern const float32_t twiddleCoef_512[1024];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_F32_1024)
+    extern const float32_t twiddleCoef_1024[2048];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_F32_2048)
+    extern const float32_t twiddleCoef_2048[4096];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_F32_4096)
+    extern const float32_t twiddleCoef_4096[8192];
+    #define twiddleCoef twiddleCoef_4096
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q31_16)
+    extern const q31_t twiddleCoef_16_q31[24];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q31_32)
+    extern const q31_t twiddleCoef_32_q31[48];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q31_64)
+    extern const q31_t twiddleCoef_64_q31[96];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q31_128)
+    extern const q31_t twiddleCoef_128_q31[192];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q31_256)
+    extern const q31_t twiddleCoef_256_q31[384];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q31_512)
+    extern const q31_t twiddleCoef_512_q31[768];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q31_1024)
+    extern const q31_t twiddleCoef_1024_q31[1536];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q31_2048)
+    extern const q31_t twiddleCoef_2048_q31[3072];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q31_4096)
+    extern const q31_t twiddleCoef_4096_q31[6144];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q15_16)
+    extern const q15_t twiddleCoef_16_q15[24];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q15_32)
+    extern const q15_t twiddleCoef_32_q15[48];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q15_64)
+    extern const q15_t twiddleCoef_64_q15[96];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q15_128)
+    extern const q15_t twiddleCoef_128_q15[192];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q15_256)
+    extern const q15_t twiddleCoef_256_q15[384];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q15_512)
+    extern const q15_t twiddleCoef_512_q15[768];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q15_1024)
+    extern const q15_t twiddleCoef_1024_q15[1536];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q15_2048)
+    extern const q15_t twiddleCoef_2048_q15[3072];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q15_4096)
+    extern const q15_t twiddleCoef_4096_q15[6144];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_32)
+    extern const float32_t twiddleCoef_rfft_32[32];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_64)
+    extern const float32_t twiddleCoef_rfft_64[64];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_128)
+    extern const float32_t twiddleCoef_rfft_128[128];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_256)
+    extern const float32_t twiddleCoef_rfft_256[256];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_512)
+    extern const float32_t twiddleCoef_rfft_512[512];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_1024)
+    extern const float32_t twiddleCoef_rfft_1024[1024];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_2048)
+    extern const float32_t twiddleCoef_rfft_2048[2048];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_4096)
+    extern const float32_t twiddleCoef_rfft_4096[4096];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  /* floating-point bit reversal tables */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FLT_16)
+    #define ARMBITREVINDEXTABLE_16_TABLE_LENGTH ((uint16_t)20)
+    extern const uint16_t armBitRevIndexTable16[ARMBITREVINDEXTABLE_16_TABLE_LENGTH];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FLT_32)
+    #define ARMBITREVINDEXTABLE_32_TABLE_LENGTH ((uint16_t)48)
+    extern const uint16_t armBitRevIndexTable32[ARMBITREVINDEXTABLE_32_TABLE_LENGTH];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FLT_64)
+    #define ARMBITREVINDEXTABLE_64_TABLE_LENGTH ((uint16_t)56)
+    extern const uint16_t armBitRevIndexTable64[ARMBITREVINDEXTABLE_64_TABLE_LENGTH];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FLT_128)
+    #define ARMBITREVINDEXTABLE_128_TABLE_LENGTH ((uint16_t)208)
+    extern const uint16_t armBitRevIndexTable128[ARMBITREVINDEXTABLE_128_TABLE_LENGTH];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FLT_256)
+    #define ARMBITREVINDEXTABLE_256_TABLE_LENGTH ((uint16_t)440)
+    extern const uint16_t armBitRevIndexTable256[ARMBITREVINDEXTABLE_256_TABLE_LENGTH];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FLT_512)
+    #define ARMBITREVINDEXTABLE_512_TABLE_LENGTH ((uint16_t)448)
+    extern const uint16_t armBitRevIndexTable512[ARMBITREVINDEXTABLE_512_TABLE_LENGTH];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FLT_1024)
+    #define ARMBITREVINDEXTABLE_1024_TABLE_LENGTH ((uint16_t)1800)
+    extern const uint16_t armBitRevIndexTable1024[ARMBITREVINDEXTABLE_1024_TABLE_LENGTH];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FLT_2048)
+    #define ARMBITREVINDEXTABLE_2048_TABLE_LENGTH ((uint16_t)3808)
+    extern const uint16_t armBitRevIndexTable2048[ARMBITREVINDEXTABLE_2048_TABLE_LENGTH];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FLT_4096)
+    #define ARMBITREVINDEXTABLE_4096_TABLE_LENGTH ((uint16_t)4032)
+    extern const uint16_t armBitRevIndexTable4096[ARMBITREVINDEXTABLE_4096_TABLE_LENGTH];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  
+  /* fixed-point bit reversal tables */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FXT_16)
+    #define ARMBITREVINDEXTABLE_FIXED_16_TABLE_LENGTH ((uint16_t)12)
+    extern const uint16_t armBitRevIndexTable_fixed_16[ARMBITREVINDEXTABLE_FIXED_16_TABLE_LENGTH];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FXT_32)
+    #define ARMBITREVINDEXTABLE_FIXED_32_TABLE_LENGTH ((uint16_t)24)
+    extern const uint16_t armBitRevIndexTable_fixed_32[ARMBITREVINDEXTABLE_FIXED_32_TABLE_LENGTH];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FXT_64)
+    #define ARMBITREVINDEXTABLE_FIXED_64_TABLE_LENGTH ((uint16_t)56)
+    extern const uint16_t armBitRevIndexTable_fixed_64[ARMBITREVINDEXTABLE_FIXED_64_TABLE_LENGTH];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FXT_128)
+    #define ARMBITREVINDEXTABLE_FIXED_128_TABLE_LENGTH ((uint16_t)112)
+    extern const uint16_t armBitRevIndexTable_fixed_128[ARMBITREVINDEXTABLE_FIXED_128_TABLE_LENGTH];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FXT_256)
+    #define ARMBITREVINDEXTABLE_FIXED_256_TABLE_LENGTH ((uint16_t)240)
+    extern const uint16_t armBitRevIndexTable_fixed_256[ARMBITREVINDEXTABLE_FIXED_256_TABLE_LENGTH];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FXT_512)
+    #define ARMBITREVINDEXTABLE_FIXED_512_TABLE_LENGTH ((uint16_t)480)
+    extern const uint16_t armBitRevIndexTable_fixed_512[ARMBITREVINDEXTABLE_FIXED_512_TABLE_LENGTH];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FXT_1024)
+    #define ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH ((uint16_t)992)
+    extern const uint16_t armBitRevIndexTable_fixed_1024[ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FXT_2048)
+    #define ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH ((uint16_t)1984)
+    extern const uint16_t armBitRevIndexTable_fixed_2048[ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FXT_4096)
+    #define ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH ((uint16_t)4032)
+    extern const uint16_t armBitRevIndexTable_fixed_4096[ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_REALCOEF_F32)
+    extern const float32_t realCoefA[8192];
+    extern const float32_t realCoefB[8192];
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_REALCOEF_Q31)
+    extern const q31_t realCoefAQ31[8192];
+    extern const q31_t realCoefBQ31[8192];
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_REALCOEF_Q15)
+    extern const q15_t realCoefAQ15[8192];
+    extern const q15_t realCoefBQ15[8192];
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_F32_128)
+    extern const float32_t Weights_128[256];
+    extern const float32_t cos_factors_128[128];
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_F32_512)
+    extern const float32_t Weights_512[1024];
+    extern const float32_t cos_factors_512[512];
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_F32_2048)
+    extern const float32_t Weights_2048[4096];
+    extern const float32_t cos_factors_2048[2048];
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_F32_8192)
+    extern const float32_t Weights_8192[16384];
+    extern const float32_t cos_factors_8192[8192];
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q15_128)
+    extern const q15_t WeightsQ15_128[256];
+    extern const q15_t cos_factorsQ15_128[128];
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q15_512)
+    extern const q15_t WeightsQ15_512[1024];
+    extern const q15_t cos_factorsQ15_512[512];
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q15_2048)
+    extern const q15_t WeightsQ15_2048[4096];
+    extern const q15_t cos_factorsQ15_2048[2048];
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q15_8192)
+    extern const q15_t WeightsQ15_8192[16384];
+    extern const q15_t cos_factorsQ15_8192[8192];
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q31_128)  
+    extern const q31_t WeightsQ31_128[256];
+    extern const q31_t cos_factorsQ31_128[128];
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q31_512) 
+    extern const q31_t WeightsQ31_512[1024];
+    extern const q31_t cos_factorsQ31_512[512];
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q31_2048) 
+    extern const q31_t WeightsQ31_2048[4096];
+    extern const q31_t cos_factorsQ31_2048[2048];
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q31_8192) 
+    extern const q31_t WeightsQ31_8192[16384];
+    extern const q31_t cos_factorsQ31_8192[8192];
+  #endif
+    
+#endif /* if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_FAST_ALLOW_TABLES)
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FAST_TABLES) || defined(ARM_TABLE_RECIP_Q15)
+    extern const q15_t armRecipTableQ15[64];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) defined(ARM_ALL_FAST_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FAST_TABLES) || defined(ARM_TABLE_RECIP_Q31)
+    extern const q31_t armRecipTableQ31[64];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) defined(ARM_ALL_FAST_TABLES) */
+  
+  /* Tables for Fast Math Sine and Cosine */
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FAST_TABLES) || defined(ARM_TABLE_SIN_F32)
+    extern const float32_t sinTable_f32[FAST_MATH_TABLE_SIZE + 1];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) defined(ARM_ALL_FAST_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FAST_TABLES) || defined(ARM_TABLE_SIN_Q31)
+    extern const q31_t sinTable_q31[FAST_MATH_TABLE_SIZE + 1];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) defined(ARM_ALL_FAST_TABLES) */
+  
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FAST_TABLES) || defined(ARM_TABLE_SIN_Q15)
+    extern const q15_t sinTable_q15[FAST_MATH_TABLE_SIZE + 1];
+  #endif /* !defined(ARM_DSP_CONFIG_TABLES) defined(ARM_ALL_FAST_TABLES) */
+
+#endif /* if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_FAST_TABLES) */
+
+#endif /*  ARM_COMMON_TABLES_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Include/arm_const_structs.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Include/arm_const_structs.h
new file mode 100644
index 0000000..80a3e8b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Include/arm_const_structs.h
@@ -0,0 +1,66 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_const_structs.h
+ * Description:  Constant structs that are initialized for user convenience.
+ *               For example, some can be given as arguments to the arm_cfft_f32() function.
+ *
+ * $Date:        27. January 2017
+ * $Revision:    V.1.5.1
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef _ARM_CONST_STRUCTS_H
+#define _ARM_CONST_STRUCTS_H
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len16;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len32;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len64;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len128;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len256;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len512;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len1024;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len2048;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len4096;
+
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len16;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len32;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len64;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len128;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len256;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len512;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len1024;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len2048;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len4096;
+
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len16;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len32;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len64;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len128;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len256;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len512;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len1024;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len2048;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len4096;
+
+#endif
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Include/arm_math.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Include/arm_math.h
new file mode 100644
index 0000000..eb37f82
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Include/arm_math.h
@@ -0,0 +1,7361 @@
+/******************************************************************************
+ * @file     arm_math.h
+ * @brief    Public header file for CMSIS DSP Library
+ * @version  V1.6.0
+ * @date     18. March 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2010-2019 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/**
+   \mainpage CMSIS DSP Software Library
+   *
+   * Introduction
+   * ------------
+   *
+   * This user manual describes the CMSIS DSP software library,
+   * a suite of common signal processing functions for use on Cortex-M processor based devices.
+   *
+   * The library is divided into a number of functions each covering a specific category:
+   * - Basic math functions
+   * - Fast math functions
+   * - Complex math functions
+   * - Filters
+   * - Matrix functions
+   * - Transform functions
+   * - Motor control functions
+   * - Statistical functions
+   * - Support functions
+   * - Interpolation functions
+   *
+   * The library has separate functions for operating on 8-bit integers, 16-bit integers,
+   * 32-bit integer and 32-bit floating-point values.
+   *
+   * Using the Library
+   * ------------
+   *
+   * The library installer contains prebuilt versions of the libraries in the <code>Lib</code> folder.
+   * - arm_cortexM7lfdp_math.lib (Cortex-M7, Little endian, Double Precision Floating Point Unit)
+   * - arm_cortexM7bfdp_math.lib (Cortex-M7, Big endian, Double Precision Floating Point Unit)
+   * - arm_cortexM7lfsp_math.lib (Cortex-M7, Little endian, Single Precision Floating Point Unit)
+   * - arm_cortexM7bfsp_math.lib (Cortex-M7, Big endian and Single Precision Floating Point Unit on)
+   * - arm_cortexM7l_math.lib (Cortex-M7, Little endian)
+   * - arm_cortexM7b_math.lib (Cortex-M7, Big endian)
+   * - arm_cortexM4lf_math.lib (Cortex-M4, Little endian, Floating Point Unit)
+   * - arm_cortexM4bf_math.lib (Cortex-M4, Big endian, Floating Point Unit)
+   * - arm_cortexM4l_math.lib (Cortex-M4, Little endian)
+   * - arm_cortexM4b_math.lib (Cortex-M4, Big endian)
+   * - arm_cortexM3l_math.lib (Cortex-M3, Little endian)
+   * - arm_cortexM3b_math.lib (Cortex-M3, Big endian)
+   * - arm_cortexM0l_math.lib (Cortex-M0 / Cortex-M0+, Little endian)
+   * - arm_cortexM0b_math.lib (Cortex-M0 / Cortex-M0+, Big endian)
+   * - arm_ARMv8MBLl_math.lib (Armv8-M Baseline, Little endian)
+   * - arm_ARMv8MMLl_math.lib (Armv8-M Mainline, Little endian)
+   * - arm_ARMv8MMLlfsp_math.lib (Armv8-M Mainline, Little endian, Single Precision Floating Point Unit)
+   * - arm_ARMv8MMLld_math.lib (Armv8-M Mainline, Little endian, DSP instructions)
+   * - arm_ARMv8MMLldfsp_math.lib (Armv8-M Mainline, Little endian, DSP instructions, Single Precision Floating Point Unit)
+   *
+   * The library functions are declared in the public file <code>arm_math.h</code> which is placed in the <code>Include</code> folder.
+   * Simply include this file and link the appropriate library in the application and begin calling the library functions. The Library supports single
+   * public header file <code> arm_math.h</code> for Cortex-M cores with little endian and big endian. Same header file will be used for floating point unit(FPU) variants.
+   *
+   *
+   * Examples
+   * --------
+   *
+   * The library ships with a number of examples which demonstrate how to use the library functions.
+   *
+   * Toolchain Support
+   * ------------
+   *
+   * The library has been developed and tested with MDK version 5.14.0.0
+   * The library is being tested in GCC and IAR toolchains and updates on this activity will be made available shortly.
+   *
+   * Building the Library
+   * ------------
+   *
+   * The library installer contains a project file to rebuild libraries on MDK toolchain in the <code>CMSIS\\DSP\\Projects\\ARM</code> folder.
+   * - arm_cortexM_math.uvprojx
+   *
+   *
+   * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecting a specific target, and defining the optional preprocessor macros detailed above.
+   *
+   * Preprocessor Macros
+   * ------------
+   *
+   * Each library project have different preprocessor macros.
+   *
+   * - ARM_MATH_BIG_ENDIAN:
+   *
+   * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default library builds for little endian targets.
+   *
+   * - ARM_MATH_MATRIX_CHECK:
+   *
+   * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices
+   *
+   * - ARM_MATH_ROUNDING:
+   *
+   * Define macro ARM_MATH_ROUNDING for rounding on support functions
+   *
+   * - ARM_MATH_LOOPUNROLL:
+   *
+   * Define macro ARM_MATH_LOOPUNROLL to enable manual loop unrolling in DSP functions
+   *
+   * - ARM_MATH_NEON:
+   *
+   * Define macro ARM_MATH_NEON to enable Neon versions of the DSP functions.
+   * It is not enabled by default when Neon is available because performances are 
+   * dependent on the compiler and target architecture.
+   *
+   * - ARM_MATH_NEON_EXPERIMENTAL:
+   *
+   * Define macro ARM_MATH_NEON_EXPERIMENTAL to enable experimental Neon versions of 
+   * of some DSP functions. Experimental Neon versions currently do not have better
+   * performances than the scalar versions.
+   *
+   * <hr>
+   * CMSIS-DSP in ARM::CMSIS Pack
+   * -----------------------------
+   *
+   * The following files relevant to CMSIS-DSP are present in the <b>ARM::CMSIS</b> Pack directories:
+   * |File/Folder                      |Content                                                                 |
+   * |---------------------------------|------------------------------------------------------------------------|
+   * |\b CMSIS\\Documentation\\DSP     | This documentation                                                     |
+   * |\b CMSIS\\DSP\\DSP_Lib_TestSuite | DSP_Lib test suite                                                     |
+   * |\b CMSIS\\DSP\\Examples          | Example projects demonstrating the usage of the library functions      |
+   * |\b CMSIS\\DSP\\Include           | DSP_Lib include files                                                  |
+   * |\b CMSIS\\DSP\\Lib               | DSP_Lib binaries                                                       |
+   * |\b CMSIS\\DSP\\Projects          | Projects to rebuild DSP_Lib binaries                                   |
+   * |\b CMSIS\\DSP\\Source            | DSP_Lib source files                                                   |
+   *
+   * <hr>
+   * Revision History of CMSIS-DSP
+   * ------------
+   * Please refer to \ref ChangeLog_pg.
+   */
+
+
+/**
+ * @defgroup groupMath Basic Math Functions
+ */
+
+/**
+ * @defgroup groupFastMath Fast Math Functions
+ * This set of functions provides a fast approximation to sine, cosine, and square root.
+ * As compared to most of the other functions in the CMSIS math library, the fast math functions
+ * operate on individual values and not arrays.
+ * There are separate functions for Q15, Q31, and floating-point data.
+ *
+ */
+
+/**
+ * @defgroup groupCmplxMath Complex Math Functions
+ * This set of functions operates on complex data vectors.
+ * The data in the complex arrays is stored in an interleaved fashion
+ * (real, imag, real, imag, ...).
+ * In the API functions, the number of samples in a complex array refers
+ * to the number of complex values; the array contains twice this number of
+ * real values.
+ */
+
+/**
+ * @defgroup groupFilters Filtering Functions
+ */
+
+/**
+ * @defgroup groupMatrix Matrix Functions
+ *
+ * This set of functions provides basic matrix math operations.
+ * The functions operate on matrix data structures.  For example,
+ * the type
+ * definition for the floating-point matrix structure is shown
+ * below:
+ * <pre>
+ *     typedef struct
+ *     {
+ *       uint16_t numRows;     // number of rows of the matrix.
+ *       uint16_t numCols;     // number of columns of the matrix.
+ *       float32_t *pData;     // points to the data of the matrix.
+ *     } arm_matrix_instance_f32;
+ * </pre>
+ * There are similar definitions for Q15 and Q31 data types.
+ *
+ * The structure specifies the size of the matrix and then points to
+ * an array of data.  The array is of size <code>numRows X numCols</code>
+ * and the values are arranged in row order.  That is, the
+ * matrix element (i, j) is stored at:
+ * <pre>
+ *     pData[i*numCols + j]
+ * </pre>
+ *
+ * \par Init Functions
+ * There is an associated initialization function for each type of matrix
+ * data structure.
+ * The initialization function sets the values of the internal structure fields.
+ * Refer to \ref arm_mat_init_f32(), \ref arm_mat_init_q31() and \ref arm_mat_init_q15()
+ * for floating-point, Q31 and Q15 types,  respectively.
+ *
+ * \par
+ * Use of the initialization function is optional. However, if initialization function is used
+ * then the instance structure cannot be placed into a const data section.
+ * To place the instance structure in a const data
+ * section, manually initialize the data structure.  For example:
+ * <pre>
+ * <code>arm_matrix_instance_f32 S = {nRows, nColumns, pData};</code>
+ * <code>arm_matrix_instance_q31 S = {nRows, nColumns, pData};</code>
+ * <code>arm_matrix_instance_q15 S = {nRows, nColumns, pData};</code>
+ * </pre>
+ * where <code>nRows</code> specifies the number of rows, <code>nColumns</code>
+ * specifies the number of columns, and <code>pData</code> points to the
+ * data array.
+ *
+ * \par Size Checking
+ * By default all of the matrix functions perform size checking on the input and
+ * output matrices. For example, the matrix addition function verifies that the
+ * two input matrices and the output matrix all have the same number of rows and
+ * columns. If the size check fails the functions return:
+ * <pre>
+ *     ARM_MATH_SIZE_MISMATCH
+ * </pre>
+ * Otherwise the functions return
+ * <pre>
+ *     ARM_MATH_SUCCESS
+ * </pre>
+ * There is some overhead associated with this matrix size checking.
+ * The matrix size checking is enabled via the \#define
+ * <pre>
+ *     ARM_MATH_MATRIX_CHECK
+ * </pre>
+ * within the library project settings.  By default this macro is defined
+ * and size checking is enabled. By changing the project settings and
+ * undefining this macro size checking is eliminated and the functions
+ * run a bit faster. With size checking disabled the functions always
+ * return <code>ARM_MATH_SUCCESS</code>.
+ */
+
+/**
+ * @defgroup groupTransforms Transform Functions
+ */
+
+/**
+ * @defgroup groupController Controller Functions
+ */
+
+/**
+ * @defgroup groupStats Statistics Functions
+ */
+
+/**
+ * @defgroup groupSupport Support Functions
+ */
+
+/**
+ * @defgroup groupInterpolation Interpolation Functions
+ * These functions perform 1- and 2-dimensional interpolation of data.
+ * Linear interpolation is used for 1-dimensional data and
+ * bilinear interpolation is used for 2-dimensional data.
+ */
+
+/**
+ * @defgroup groupExamples Examples
+ */
+
+
+#ifndef _ARM_MATH_H
+#define _ARM_MATH_H
+
+/* Compiler specific diagnostic adjustment */
+#if   defined ( __CC_ARM )
+
+#elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
+
+#elif defined ( __GNUC__ )
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wsign-conversion"
+  #pragma GCC diagnostic ignored "-Wconversion"
+  #pragma GCC diagnostic ignored "-Wunused-parameter"
+
+#elif defined ( __ICCARM__ )
+
+#elif defined ( __TI_ARM__ )
+
+#elif defined ( __CSMC__ )
+
+#elif defined ( __TASKING__ )
+
+#elif defined ( _MSC_VER )
+
+#else
+  #error Unknown compiler
+#endif
+
+
+/* Included for instrinsics definitions */
+#if !defined ( _MSC_VER )
+#include "cmsis_compiler.h"
+#else
+#include <stdint.h>
+#define __STATIC_FORCEINLINE static __forceinline
+#define __ALIGNED(x) __declspec(align(x))
+#define LOW_OPTIMIZATION_ENTER
+#define LOW_OPTIMIZATION_EXIT
+#define IAR_ONLY_LOW_OPTIMIZATION_ENTER 
+#define IAR_ONLY_LOW_OPTIMIZATION_EXIT
+#endif
+
+#include "string.h"
+#include "math.h"
+#include "float.h"
+
+/* evaluate ARM DSP feature */
+#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
+  #define ARM_MATH_DSP                   1
+#endif
+
+#if defined(__ARM_NEON)
+#include <arm_neon.h>
+#endif
+
+
+#ifdef   __cplusplus
+extern "C"
+{
+#endif
+
+
+  /**
+   * @brief Macros required for reciprocal calculation in Normalized LMS
+   */
+
+#define DELTA_Q31          (0x100)
+#define DELTA_Q15          0x5
+#define INDEX_MASK         0x0000003F
+#ifndef PI
+  #define PI               3.14159265358979f
+#endif
+
+  /**
+   * @brief Macros required for SINE and COSINE Fast math approximations
+   */
+
+#define FAST_MATH_TABLE_SIZE  512
+#define FAST_MATH_Q31_SHIFT   (32 - 10)
+#define FAST_MATH_Q15_SHIFT   (16 - 10)
+#define CONTROLLER_Q31_SHIFT  (32 - 9)
+#define TABLE_SPACING_Q31     0x400000
+#define TABLE_SPACING_Q15     0x80
+
+  /**
+   * @brief Macros required for SINE and COSINE Controller functions
+   */
+  /* 1.31(q31) Fixed value of 2/360 */
+  /* -1 to +1 is divided into 360 values so total spacing is (2/360) */
+#define INPUT_SPACING         0xB60B61
+
+
+  /**
+   * @brief Error status returned by some functions in the library.
+   */
+
+  typedef enum
+  {
+    ARM_MATH_SUCCESS        =  0,        /**< No error */
+    ARM_MATH_ARGUMENT_ERROR = -1,        /**< One or more arguments are incorrect */
+    ARM_MATH_LENGTH_ERROR   = -2,        /**< Length of data buffer is incorrect */
+    ARM_MATH_SIZE_MISMATCH  = -3,        /**< Size of matrices is not compatible with the operation */
+    ARM_MATH_NANINF         = -4,        /**< Not-a-number (NaN) or infinity is generated */
+    ARM_MATH_SINGULAR       = -5,        /**< Input matrix is singular and cannot be inverted */
+    ARM_MATH_TEST_FAILURE   = -6         /**< Test Failed */
+  } arm_status;
+
+  /**
+   * @brief 8-bit fractional data type in 1.7 format.
+   */
+  typedef int8_t q7_t;
+
+  /**
+   * @brief 16-bit fractional data type in 1.15 format.
+   */
+  typedef int16_t q15_t;
+
+  /**
+   * @brief 32-bit fractional data type in 1.31 format.
+   */
+  typedef int32_t q31_t;
+
+  /**
+   * @brief 64-bit fractional data type in 1.63 format.
+   */
+  typedef int64_t q63_t;
+
+  /**
+   * @brief 32-bit floating-point type definition.
+   */
+  typedef float float32_t;
+
+  /**
+   * @brief 64-bit floating-point type definition.
+   */
+  typedef double float64_t;
+
+
+/**
+  @brief definition to read/write two 16 bit values.
+  @deprecated
+ */
+#if   defined ( __CC_ARM )
+  #define __SIMD32_TYPE int32_t __packed
+#elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
+  #define __SIMD32_TYPE int32_t
+#elif defined ( __GNUC__ )
+  #define __SIMD32_TYPE int32_t
+#elif defined ( __ICCARM__ )
+  #define __SIMD32_TYPE int32_t __packed
+#elif defined ( __TI_ARM__ )
+  #define __SIMD32_TYPE int32_t
+#elif defined ( __CSMC__ )
+  #define __SIMD32_TYPE int32_t
+#elif defined ( __TASKING__ )
+  #define __SIMD32_TYPE __un(aligned) int32_t
+#elif defined(_MSC_VER )
+  #define __SIMD32_TYPE int32_t
+#else
+  #error Unknown compiler
+#endif
+
+#define __SIMD32(addr)        (*(__SIMD32_TYPE **) & (addr))
+#define __SIMD32_CONST(addr)  ( (__SIMD32_TYPE * )   (addr))
+#define _SIMD32_OFFSET(addr)  (*(__SIMD32_TYPE * )   (addr))
+#define __SIMD64(addr)        (*(      int64_t **) & (addr))
+
+/* SIMD replacement */
+
+
+/**
+  @brief         Read 2 Q15 from Q15 pointer.
+  @param[in]     pQ15      points to input value
+  @return        Q31 value
+ */
+__STATIC_FORCEINLINE q31_t read_q15x2 (
+  q15_t * pQ15)
+{
+  q31_t val;
+
+  memcpy (&val, pQ15, 4);
+
+  return (val);
+}
+
+/**
+  @brief         Read 2 Q15 from Q15 pointer and increment pointer afterwards.
+  @param[in]     pQ15      points to input value
+  @return        Q31 value
+ */
+__STATIC_FORCEINLINE q31_t read_q15x2_ia (
+  q15_t ** pQ15)
+{
+  q31_t val;
+
+  memcpy (&val, *pQ15, 4);
+  *pQ15 += 2;
+
+  return (val);
+}
+
+/**
+  @brief         Read 2 Q15 from Q15 pointer and decrement pointer afterwards.
+  @param[in]     pQ15      points to input value
+  @return        Q31 value
+ */
+__STATIC_FORCEINLINE q31_t read_q15x2_da (
+  q15_t ** pQ15)
+{
+  q31_t val;
+
+  memcpy (&val, *pQ15, 4);
+  *pQ15 -= 2;
+
+  return (val);
+}
+
+/**
+  @brief         Write 2 Q15 to Q15 pointer and increment pointer afterwards.
+  @param[in]     pQ15      points to input value
+  @param[in]     value     Q31 value
+  @return        none
+ */
+__STATIC_FORCEINLINE void write_q15x2_ia (
+  q15_t ** pQ15,
+  q31_t    value)
+{
+  q31_t val = value;
+
+  memcpy (*pQ15, &val, 4);
+  *pQ15 += 2;
+}
+
+/**
+  @brief         Write 2 Q15 to Q15 pointer.
+  @param[in]     pQ15      points to input value
+  @param[in]     value     Q31 value
+  @return        none
+ */
+__STATIC_FORCEINLINE void write_q15x2 (
+  q15_t * pQ15,
+  q31_t   value)
+{
+  q31_t val = value;
+
+  memcpy (pQ15, &val, 4);
+}
+
+
+/**
+  @brief         Read 4 Q7 from Q7 pointer and increment pointer afterwards.
+  @param[in]     pQ7       points to input value
+  @return        Q31 value
+ */
+__STATIC_FORCEINLINE q31_t read_q7x4_ia (
+  q7_t ** pQ7)
+{
+  q31_t val;
+
+  memcpy (&val, *pQ7, 4);
+  *pQ7 += 4;
+
+  return (val);
+}
+
+/**
+  @brief         Read 4 Q7 from Q7 pointer and decrement pointer afterwards.
+  @param[in]     pQ7       points to input value
+  @return        Q31 value
+ */
+__STATIC_FORCEINLINE q31_t read_q7x4_da (
+  q7_t ** pQ7)
+{
+  q31_t val;
+
+  memcpy (&val, *pQ7, 4);
+  *pQ7 -= 4;
+
+  return (val);
+}
+
+/**
+  @brief         Write 4 Q7 to Q7 pointer and increment pointer afterwards.
+  @param[in]     pQ7       points to input value
+  @param[in]     value     Q31 value
+  @return        none
+ */
+__STATIC_FORCEINLINE void write_q7x4_ia (
+  q7_t ** pQ7,
+  q31_t   value)
+{
+  q31_t val = value;
+
+  memcpy (*pQ7, &val, 4);
+  *pQ7 += 4;
+}
+
+/*
+
+Normally those kind of definitions are in a compiler file
+in Core or Core_A.
+
+But for MSVC compiler it is a bit special. The goal is very specific
+to CMSIS-DSP and only to allow the use of this library from other
+systems like Python or Matlab.
+
+MSVC is not going to be used to cross-compile to ARM. So, having a MSVC
+compiler file in Core or Core_A would not make sense.
+
+*/
+#if defined ( _MSC_VER )
+    __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t data)
+    {
+      if (data == 0U) { return 32U; }
+
+      uint32_t count = 0U;
+      uint32_t mask = 0x80000000U;
+
+      while ((data & mask) == 0U)
+      {
+        count += 1U;
+        mask = mask >> 1U;
+      }
+      return count;
+    }
+
+  __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
+  {
+    if ((sat >= 1U) && (sat <= 32U))
+    {
+      const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
+      const int32_t min = -1 - max ;
+      if (val > max)
+      {
+        return max;
+      }
+      else if (val < min)
+      {
+        return min;
+      }
+    }
+    return val;
+  }
+
+  __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
+  {
+    if (sat <= 31U)
+    {
+      const uint32_t max = ((1U << sat) - 1U);
+      if (val > (int32_t)max)
+      {
+        return max;
+      }
+      else if (val < 0)
+      {
+        return 0U;
+      }
+    }
+    return (uint32_t)val;
+  }
+#endif
+
+#ifndef ARM_MATH_DSP
+  /**
+   * @brief definition to pack two 16 bit values.
+   */
+  #define __PKHBT(ARG1, ARG2, ARG3) ( (((int32_t)(ARG1) <<    0) & (int32_t)0x0000FFFF) | \
+                                      (((int32_t)(ARG2) << ARG3) & (int32_t)0xFFFF0000)  )
+  #define __PKHTB(ARG1, ARG2, ARG3) ( (((int32_t)(ARG1) <<    0) & (int32_t)0xFFFF0000) | \
+                                      (((int32_t)(ARG2) >> ARG3) & (int32_t)0x0000FFFF)  )
+#endif
+
+   /**
+   * @brief definition to pack four 8 bit values.
+   */
+#ifndef ARM_MATH_BIG_ENDIAN
+  #define __PACKq7(v0,v1,v2,v3) ( (((int32_t)(v0) <<  0) & (int32_t)0x000000FF) | \
+                                  (((int32_t)(v1) <<  8) & (int32_t)0x0000FF00) | \
+                                  (((int32_t)(v2) << 16) & (int32_t)0x00FF0000) | \
+                                  (((int32_t)(v3) << 24) & (int32_t)0xFF000000)  )
+#else
+  #define __PACKq7(v0,v1,v2,v3) ( (((int32_t)(v3) <<  0) & (int32_t)0x000000FF) | \
+                                  (((int32_t)(v2) <<  8) & (int32_t)0x0000FF00) | \
+                                  (((int32_t)(v1) << 16) & (int32_t)0x00FF0000) | \
+                                  (((int32_t)(v0) << 24) & (int32_t)0xFF000000)  )
+#endif
+
+
+  /**
+   * @brief Clips Q63 to Q31 values.
+   */
+  __STATIC_FORCEINLINE q31_t clip_q63_to_q31(
+  q63_t x)
+  {
+    return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ?
+      ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
+  }
+
+  /**
+   * @brief Clips Q63 to Q15 values.
+   */
+  __STATIC_FORCEINLINE q15_t clip_q63_to_q15(
+  q63_t x)
+  {
+    return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ?
+      ((0x7FFF ^ ((q15_t) (x >> 63)))) : (q15_t) (x >> 15);
+  }
+
+  /**
+   * @brief Clips Q31 to Q7 values.
+   */
+  __STATIC_FORCEINLINE q7_t clip_q31_to_q7(
+  q31_t x)
+  {
+    return ((q31_t) (x >> 24) != ((q31_t) x >> 23)) ?
+      ((0x7F ^ ((q7_t) (x >> 31)))) : (q7_t) x;
+  }
+
+  /**
+   * @brief Clips Q31 to Q15 values.
+   */
+  __STATIC_FORCEINLINE q15_t clip_q31_to_q15(
+  q31_t x)
+  {
+    return ((q31_t) (x >> 16) != ((q31_t) x >> 15)) ?
+      ((0x7FFF ^ ((q15_t) (x >> 31)))) : (q15_t) x;
+  }
+
+  /**
+   * @brief Multiplies 32 X 64 and returns 32 bit result in 2.30 format.
+   */
+  __STATIC_FORCEINLINE q63_t mult32x64(
+  q63_t x,
+  q31_t y)
+  {
+    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
+            (((q63_t) (x >> 32)                * y)      )  );
+  }
+
+  /**
+   * @brief Function to Calculates 1/in (reciprocal) value of Q31 Data type.
+   */
+  __STATIC_FORCEINLINE uint32_t arm_recip_q31(
+        q31_t in,
+        q31_t * dst,
+  const q31_t * pRecipTable)
+  {
+    q31_t out;
+    uint32_t tempVal;
+    uint32_t index, i;
+    uint32_t signBits;
+
+    if (in > 0)
+    {
+      signBits = ((uint32_t) (__CLZ( in) - 1));
+    }
+    else
+    {
+      signBits = ((uint32_t) (__CLZ(-in) - 1));
+    }
+
+    /* Convert input sample to 1.31 format */
+    in = (in << signBits);
+
+    /* calculation of index for initial approximated Val */
+    index = (uint32_t)(in >> 24);
+    index = (index & INDEX_MASK);
+
+    /* 1.31 with exp 1 */
+    out = pRecipTable[index];
+
+    /* calculation of reciprocal value */
+    /* running approximation for two iterations */
+    for (i = 0U; i < 2U; i++)
+    {
+      tempVal = (uint32_t) (((q63_t) in * out) >> 31);
+      tempVal = 0x7FFFFFFFu - tempVal;
+      /*      1.31 with exp 1 */
+      /* out = (q31_t) (((q63_t) out * tempVal) >> 30); */
+      out = clip_q63_to_q31(((q63_t) out * tempVal) >> 30);
+    }
+
+    /* write output */
+    *dst = out;
+
+    /* return num of signbits of out = 1/in value */
+    return (signBits + 1U);
+  }
+
+
+  /**
+   * @brief Function to Calculates 1/in (reciprocal) value of Q15 Data type.
+   */
+  __STATIC_FORCEINLINE uint32_t arm_recip_q15(
+        q15_t in,
+        q15_t * dst,
+  const q15_t * pRecipTable)
+  {
+    q15_t out = 0;
+    uint32_t tempVal = 0;
+    uint32_t index = 0, i = 0;
+    uint32_t signBits = 0;
+
+    if (in > 0)
+    {
+      signBits = ((uint32_t)(__CLZ( in) - 17));
+    }
+    else
+    {
+      signBits = ((uint32_t)(__CLZ(-in) - 17));
+    }
+
+    /* Convert input sample to 1.15 format */
+    in = (in << signBits);
+
+    /* calculation of index for initial approximated Val */
+    index = (uint32_t)(in >>  8);
+    index = (index & INDEX_MASK);
+
+    /*      1.15 with exp 1  */
+    out = pRecipTable[index];
+
+    /* calculation of reciprocal value */
+    /* running approximation for two iterations */
+    for (i = 0U; i < 2U; i++)
+    {
+      tempVal = (uint32_t) (((q31_t) in * out) >> 15);
+      tempVal = 0x7FFFu - tempVal;
+      /*      1.15 with exp 1 */
+      out = (q15_t) (((q31_t) out * tempVal) >> 14);
+      /* out = clip_q31_to_q15(((q31_t) out * tempVal) >> 14); */
+    }
+
+    /* write output */
+    *dst = out;
+
+    /* return num of signbits of out = 1/in value */
+    return (signBits + 1);
+  }
+
+#if defined(ARM_MATH_NEON)
+
+static inline float32x4_t __arm_vec_sqrt_f32_neon(float32x4_t  x)
+{
+    float32x4_t x1 = vmaxq_f32(x, vdupq_n_f32(FLT_MIN));
+    float32x4_t e = vrsqrteq_f32(x1);
+    e = vmulq_f32(vrsqrtsq_f32(vmulq_f32(x1, e), e), e);
+    e = vmulq_f32(vrsqrtsq_f32(vmulq_f32(x1, e), e), e);
+    return vmulq_f32(x, e);
+}
+
+static inline int16x8_t __arm_vec_sqrt_q15_neon(int16x8_t vec)
+{
+    float32x4_t tempF;
+    int32x4_t tempHI,tempLO;
+
+    tempLO = vmovl_s16(vget_low_s16(vec));
+    tempF = vcvtq_n_f32_s32(tempLO,15);
+    tempF = __arm_vec_sqrt_f32_neon(tempF);
+    tempLO = vcvtq_n_s32_f32(tempF,15);
+
+    tempHI = vmovl_s16(vget_high_s16(vec));
+    tempF = vcvtq_n_f32_s32(tempHI,15);
+    tempF = __arm_vec_sqrt_f32_neon(tempF);
+    tempHI = vcvtq_n_s32_f32(tempF,15);
+
+    return(vcombine_s16(vqmovn_s32(tempLO),vqmovn_s32(tempHI)));
+}
+
+static inline int32x4_t __arm_vec_sqrt_q31_neon(int32x4_t vec)
+{
+  float32x4_t temp;
+
+  temp = vcvtq_n_f32_s32(vec,31);
+  temp = __arm_vec_sqrt_f32_neon(temp);
+  return(vcvtq_n_s32_f32(temp,31));
+}
+
+#endif
+
+/*
+ * @brief C custom defined intrinsic functions
+ */
+#if !defined (ARM_MATH_DSP)
+
+  /*
+   * @brief C custom defined QADD8
+   */
+  __STATIC_FORCEINLINE uint32_t __QADD8(
+  uint32_t x,
+  uint32_t y)
+  {
+    q31_t r, s, t, u;
+
+    r = __SSAT(((((q31_t)x << 24) >> 24) + (((q31_t)y << 24) >> 24)), 8) & (int32_t)0x000000FF;
+    s = __SSAT(((((q31_t)x << 16) >> 24) + (((q31_t)y << 16) >> 24)), 8) & (int32_t)0x000000FF;
+    t = __SSAT(((((q31_t)x <<  8) >> 24) + (((q31_t)y <<  8) >> 24)), 8) & (int32_t)0x000000FF;
+    u = __SSAT(((((q31_t)x      ) >> 24) + (((q31_t)y      ) >> 24)), 8) & (int32_t)0x000000FF;
+
+    return ((uint32_t)((u << 24) | (t << 16) | (s <<  8) | (r      )));
+  }
+
+
+  /*
+   * @brief C custom defined QSUB8
+   */
+  __STATIC_FORCEINLINE uint32_t __QSUB8(
+  uint32_t x,
+  uint32_t y)
+  {
+    q31_t r, s, t, u;
+
+    r = __SSAT(((((q31_t)x << 24) >> 24) - (((q31_t)y << 24) >> 24)), 8) & (int32_t)0x000000FF;
+    s = __SSAT(((((q31_t)x << 16) >> 24) - (((q31_t)y << 16) >> 24)), 8) & (int32_t)0x000000FF;
+    t = __SSAT(((((q31_t)x <<  8) >> 24) - (((q31_t)y <<  8) >> 24)), 8) & (int32_t)0x000000FF;
+    u = __SSAT(((((q31_t)x      ) >> 24) - (((q31_t)y      ) >> 24)), 8) & (int32_t)0x000000FF;
+
+    return ((uint32_t)((u << 24) | (t << 16) | (s <<  8) | (r      )));
+  }
+
+
+  /*
+   * @brief C custom defined QADD16
+   */
+  __STATIC_FORCEINLINE uint32_t __QADD16(
+  uint32_t x,
+  uint32_t y)
+  {
+/*  q31_t r,     s;  without initialisation 'arm_offset_q15 test' fails  but 'intrinsic' tests pass! for armCC */
+    q31_t r = 0, s = 0;
+
+    r = __SSAT(((((q31_t)x << 16) >> 16) + (((q31_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;
+    s = __SSAT(((((q31_t)x      ) >> 16) + (((q31_t)y      ) >> 16)), 16) & (int32_t)0x0000FFFF;
+
+    return ((uint32_t)((s << 16) | (r      )));
+  }
+
+
+  /*
+   * @brief C custom defined SHADD16
+   */
+  __STATIC_FORCEINLINE uint32_t __SHADD16(
+  uint32_t x,
+  uint32_t y)
+  {
+    q31_t r, s;
+
+    r = (((((q31_t)x << 16) >> 16) + (((q31_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;
+    s = (((((q31_t)x      ) >> 16) + (((q31_t)y      ) >> 16)) >> 1) & (int32_t)0x0000FFFF;
+
+    return ((uint32_t)((s << 16) | (r      )));
+  }
+
+
+  /*
+   * @brief C custom defined QSUB16
+   */
+  __STATIC_FORCEINLINE uint32_t __QSUB16(
+  uint32_t x,
+  uint32_t y)
+  {
+    q31_t r, s;
+
+    r = __SSAT(((((q31_t)x << 16) >> 16) - (((q31_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;
+    s = __SSAT(((((q31_t)x      ) >> 16) - (((q31_t)y      ) >> 16)), 16) & (int32_t)0x0000FFFF;
+
+    return ((uint32_t)((s << 16) | (r      )));
+  }
+
+
+  /*
+   * @brief C custom defined SHSUB16
+   */
+  __STATIC_FORCEINLINE uint32_t __SHSUB16(
+  uint32_t x,
+  uint32_t y)
+  {
+    q31_t r, s;
+
+    r = (((((q31_t)x << 16) >> 16) - (((q31_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;
+    s = (((((q31_t)x      ) >> 16) - (((q31_t)y      ) >> 16)) >> 1) & (int32_t)0x0000FFFF;
+
+    return ((uint32_t)((s << 16) | (r      )));
+  }
+
+
+  /*
+   * @brief C custom defined QASX
+   */
+  __STATIC_FORCEINLINE uint32_t __QASX(
+  uint32_t x,
+  uint32_t y)
+  {
+    q31_t r, s;
+
+    r = __SSAT(((((q31_t)x << 16) >> 16) - (((q31_t)y      ) >> 16)), 16) & (int32_t)0x0000FFFF;
+    s = __SSAT(((((q31_t)x      ) >> 16) + (((q31_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;
+
+    return ((uint32_t)((s << 16) | (r      )));
+  }
+
+
+  /*
+   * @brief C custom defined SHASX
+   */
+  __STATIC_FORCEINLINE uint32_t __SHASX(
+  uint32_t x,
+  uint32_t y)
+  {
+    q31_t r, s;
+
+    r = (((((q31_t)x << 16) >> 16) - (((q31_t)y      ) >> 16)) >> 1) & (int32_t)0x0000FFFF;
+    s = (((((q31_t)x      ) >> 16) + (((q31_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;
+
+    return ((uint32_t)((s << 16) | (r      )));
+  }
+
+
+  /*
+   * @brief C custom defined QSAX
+   */
+  __STATIC_FORCEINLINE uint32_t __QSAX(
+  uint32_t x,
+  uint32_t y)
+  {
+    q31_t r, s;
+
+    r = __SSAT(((((q31_t)x << 16) >> 16) + (((q31_t)y      ) >> 16)), 16) & (int32_t)0x0000FFFF;
+    s = __SSAT(((((q31_t)x      ) >> 16) - (((q31_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;
+
+    return ((uint32_t)((s << 16) | (r      )));
+  }
+
+
+  /*
+   * @brief C custom defined SHSAX
+   */
+  __STATIC_FORCEINLINE uint32_t __SHSAX(
+  uint32_t x,
+  uint32_t y)
+  {
+    q31_t r, s;
+
+    r = (((((q31_t)x << 16) >> 16) + (((q31_t)y      ) >> 16)) >> 1) & (int32_t)0x0000FFFF;
+    s = (((((q31_t)x      ) >> 16) - (((q31_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;
+
+    return ((uint32_t)((s << 16) | (r      )));
+  }
+
+
+  /*
+   * @brief C custom defined SMUSDX
+   */
+  __STATIC_FORCEINLINE uint32_t __SMUSDX(
+  uint32_t x,
+  uint32_t y)
+  {
+    return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y      ) >> 16)) -
+                       ((((q31_t)x      ) >> 16) * (((q31_t)y << 16) >> 16))   ));
+  }
+
+  /*
+   * @brief C custom defined SMUADX
+   */
+  __STATIC_FORCEINLINE uint32_t __SMUADX(
+  uint32_t x,
+  uint32_t y)
+  {
+    return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y      ) >> 16)) +
+                       ((((q31_t)x      ) >> 16) * (((q31_t)y << 16) >> 16))   ));
+  }
+
+
+  /*
+   * @brief C custom defined QADD
+   */
+  __STATIC_FORCEINLINE int32_t __QADD(
+  int32_t x,
+  int32_t y)
+  {
+    return ((int32_t)(clip_q63_to_q31((q63_t)x + (q31_t)y)));
+  }
+
+
+  /*
+   * @brief C custom defined QSUB
+   */
+  __STATIC_FORCEINLINE int32_t __QSUB(
+  int32_t x,
+  int32_t y)
+  {
+    return ((int32_t)(clip_q63_to_q31((q63_t)x - (q31_t)y)));
+  }
+
+
+  /*
+   * @brief C custom defined SMLAD
+   */
+  __STATIC_FORCEINLINE uint32_t __SMLAD(
+  uint32_t x,
+  uint32_t y,
+  uint32_t sum)
+  {
+    return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y << 16) >> 16)) +
+                       ((((q31_t)x      ) >> 16) * (((q31_t)y      ) >> 16)) +
+                       ( ((q31_t)sum    )                                  )   ));
+  }
+
+
+  /*
+   * @brief C custom defined SMLADX
+   */
+  __STATIC_FORCEINLINE uint32_t __SMLADX(
+  uint32_t x,
+  uint32_t y,
+  uint32_t sum)
+  {
+    return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y      ) >> 16)) +
+                       ((((q31_t)x      ) >> 16) * (((q31_t)y << 16) >> 16)) +
+                       ( ((q31_t)sum    )                                  )   ));
+  }
+
+
+  /*
+   * @brief C custom defined SMLSDX
+   */
+  __STATIC_FORCEINLINE uint32_t __SMLSDX(
+  uint32_t x,
+  uint32_t y,
+  uint32_t sum)
+  {
+    return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y      ) >> 16)) -
+                       ((((q31_t)x      ) >> 16) * (((q31_t)y << 16) >> 16)) +
+                       ( ((q31_t)sum    )                                  )   ));
+  }
+
+
+  /*
+   * @brief C custom defined SMLALD
+   */
+  __STATIC_FORCEINLINE uint64_t __SMLALD(
+  uint32_t x,
+  uint32_t y,
+  uint64_t sum)
+  {
+/*  return (sum + ((q15_t) (x >> 16) * (q15_t) (y >> 16)) + ((q15_t) x * (q15_t) y)); */
+    return ((uint64_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y << 16) >> 16)) +
+                       ((((q31_t)x      ) >> 16) * (((q31_t)y      ) >> 16)) +
+                       ( ((q63_t)sum    )                                  )   ));
+  }
+
+
+  /*
+   * @brief C custom defined SMLALDX
+   */
+  __STATIC_FORCEINLINE uint64_t __SMLALDX(
+  uint32_t x,
+  uint32_t y,
+  uint64_t sum)
+  {
+/*  return (sum + ((q15_t) (x >> 16) * (q15_t) y)) + ((q15_t) x * (q15_t) (y >> 16)); */
+    return ((uint64_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y      ) >> 16)) +
+                       ((((q31_t)x      ) >> 16) * (((q31_t)y << 16) >> 16)) +
+                       ( ((q63_t)sum    )                                  )   ));
+  }
+
+
+  /*
+   * @brief C custom defined SMUAD
+   */
+  __STATIC_FORCEINLINE uint32_t __SMUAD(
+  uint32_t x,
+  uint32_t y)
+  {
+    return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y << 16) >> 16)) +
+                       ((((q31_t)x      ) >> 16) * (((q31_t)y      ) >> 16))   ));
+  }
+
+
+  /*
+   * @brief C custom defined SMUSD
+   */
+  __STATIC_FORCEINLINE uint32_t __SMUSD(
+  uint32_t x,
+  uint32_t y)
+  {
+    return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y << 16) >> 16)) -
+                       ((((q31_t)x      ) >> 16) * (((q31_t)y      ) >> 16))   ));
+  }
+
+
+  /*
+   * @brief C custom defined SXTB16
+   */
+  __STATIC_FORCEINLINE uint32_t __SXTB16(
+  uint32_t x)
+  {
+    return ((uint32_t)(((((q31_t)x << 24) >> 24) & (q31_t)0x0000FFFF) |
+                       ((((q31_t)x <<  8) >>  8) & (q31_t)0xFFFF0000)  ));
+  }
+
+  /*
+   * @brief C custom defined SMMLA
+   */
+  __STATIC_FORCEINLINE int32_t __SMMLA(
+  int32_t x,
+  int32_t y,
+  int32_t sum)
+  {
+    return (sum + (int32_t) (((int64_t) x * y) >> 32));
+  }
+
+#endif /* !defined (ARM_MATH_DSP) */
+
+
+  /**
+   * @brief Instance structure for the Q7 FIR filter.
+   */
+  typedef struct
+  {
+          uint16_t numTaps;        /**< number of filter coefficients in the filter. */
+          q7_t *pState;            /**< points to the state variable array. The array is of length numTaps+blockSize-1. */
+    const q7_t *pCoeffs;           /**< points to the coefficient array. The array is of length numTaps.*/
+  } arm_fir_instance_q7;
+
+  /**
+   * @brief Instance structure for the Q15 FIR filter.
+   */
+  typedef struct
+  {
+          uint16_t numTaps;         /**< number of filter coefficients in the filter. */
+          q15_t *pState;            /**< points to the state variable array. The array is of length numTaps+blockSize-1. */
+    const q15_t *pCoeffs;           /**< points to the coefficient array. The array is of length numTaps.*/
+  } arm_fir_instance_q15;
+
+  /**
+   * @brief Instance structure for the Q31 FIR filter.
+   */
+  typedef struct
+  {
+          uint16_t numTaps;         /**< number of filter coefficients in the filter. */
+          q31_t *pState;            /**< points to the state variable array. The array is of length numTaps+blockSize-1. */
+    const q31_t *pCoeffs;           /**< points to the coefficient array. The array is of length numTaps. */
+  } arm_fir_instance_q31;
+
+  /**
+   * @brief Instance structure for the floating-point FIR filter.
+   */
+  typedef struct
+  {
+          uint16_t numTaps;     /**< number of filter coefficients in the filter. */
+          float32_t *pState;    /**< points to the state variable array. The array is of length numTaps+blockSize-1. */
+    const float32_t *pCoeffs;   /**< points to the coefficient array. The array is of length numTaps. */
+  } arm_fir_instance_f32;
+
+  /**
+   * @brief Processing function for the Q7 FIR filter.
+   * @param[in]  S          points to an instance of the Q7 FIR filter structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_fir_q7(
+  const arm_fir_instance_q7 * S,
+  const q7_t * pSrc,
+        q7_t * pDst,
+        uint32_t blockSize);
+
+  /**
+   * @brief  Initialization function for the Q7 FIR filter.
+   * @param[in,out] S          points to an instance of the Q7 FIR structure.
+   * @param[in]     numTaps    Number of filter coefficients in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     blockSize  number of samples that are processed.
+   */
+  void arm_fir_init_q7(
+        arm_fir_instance_q7 * S,
+        uint16_t numTaps,
+  const q7_t * pCoeffs,
+        q7_t * pState,
+        uint32_t blockSize);
+
+  /**
+   * @brief Processing function for the Q15 FIR filter.
+   * @param[in]  S          points to an instance of the Q15 FIR structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_fir_q15(
+  const arm_fir_instance_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize);
+
+  /**
+   * @brief Processing function for the fast Q15 FIR filter (fast version).
+   * @param[in]  S          points to an instance of the Q15 FIR filter structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_fir_fast_q15(
+  const arm_fir_instance_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize);
+
+  /**
+   * @brief  Initialization function for the Q15 FIR filter.
+   * @param[in,out] S          points to an instance of the Q15 FIR filter structure.
+   * @param[in]     numTaps    Number of filter coefficients in the filter. Must be even and greater than or equal to 4.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     blockSize  number of samples that are processed at a time.
+   * @return     The function returns either
+   * <code>ARM_MATH_SUCCESS</code> if initialization was successful or
+   * <code>ARM_MATH_ARGUMENT_ERROR</code> if <code>numTaps</code> is not a supported value.
+   */
+  arm_status arm_fir_init_q15(
+        arm_fir_instance_q15 * S,
+        uint16_t numTaps,
+  const q15_t * pCoeffs,
+        q15_t * pState,
+        uint32_t blockSize);
+
+  /**
+   * @brief Processing function for the Q31 FIR filter.
+   * @param[in]  S          points to an instance of the Q31 FIR filter structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_fir_q31(
+  const arm_fir_instance_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+  /**
+   * @brief Processing function for the fast Q31 FIR filter (fast version).
+   * @param[in]  S          points to an instance of the Q31 FIR filter structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_fir_fast_q31(
+  const arm_fir_instance_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+  /**
+   * @brief  Initialization function for the Q31 FIR filter.
+   * @param[in,out] S          points to an instance of the Q31 FIR structure.
+   * @param[in]     numTaps    Number of filter coefficients in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     blockSize  number of samples that are processed at a time.
+   */
+  void arm_fir_init_q31(
+        arm_fir_instance_q31 * S,
+        uint16_t numTaps,
+  const q31_t * pCoeffs,
+        q31_t * pState,
+        uint32_t blockSize);
+
+  /**
+   * @brief Processing function for the floating-point FIR filter.
+   * @param[in]  S          points to an instance of the floating-point FIR structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_fir_f32(
+  const arm_fir_instance_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize);
+
+  /**
+   * @brief  Initialization function for the floating-point FIR filter.
+   * @param[in,out] S          points to an instance of the floating-point FIR filter structure.
+   * @param[in]     numTaps    Number of filter coefficients in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     blockSize  number of samples that are processed at a time.
+   */
+  void arm_fir_init_f32(
+        arm_fir_instance_f32 * S,
+        uint16_t numTaps,
+  const float32_t * pCoeffs,
+        float32_t * pState,
+        uint32_t blockSize);
+
+  /**
+   * @brief Instance structure for the Q15 Biquad cascade filter.
+   */
+  typedef struct
+  {
+          int8_t numStages;        /**< number of 2nd order stages in the filter.  Overall order is 2*numStages. */
+          q15_t *pState;           /**< Points to the array of state coefficients.  The array is of length 4*numStages. */
+    const q15_t *pCoeffs;          /**< Points to the array of coefficients.  The array is of length 5*numStages. */
+          int8_t postShift;        /**< Additional shift, in bits, applied to each output sample. */
+  } arm_biquad_casd_df1_inst_q15;
+
+  /**
+   * @brief Instance structure for the Q31 Biquad cascade filter.
+   */
+  typedef struct
+  {
+          uint32_t numStages;      /**< number of 2nd order stages in the filter.  Overall order is 2*numStages. */
+          q31_t *pState;           /**< Points to the array of state coefficients.  The array is of length 4*numStages. */
+    const q31_t *pCoeffs;          /**< Points to the array of coefficients.  The array is of length 5*numStages. */
+          uint8_t postShift;       /**< Additional shift, in bits, applied to each output sample. */
+  } arm_biquad_casd_df1_inst_q31;
+
+  /**
+   * @brief Instance structure for the floating-point Biquad cascade filter.
+   */
+  typedef struct
+  {
+          uint32_t numStages;      /**< number of 2nd order stages in the filter.  Overall order is 2*numStages. */
+          float32_t *pState;       /**< Points to the array of state coefficients.  The array is of length 4*numStages. */
+    const float32_t *pCoeffs;      /**< Points to the array of coefficients.  The array is of length 5*numStages. */
+  } arm_biquad_casd_df1_inst_f32;
+
+  /**
+   * @brief Processing function for the Q15 Biquad cascade filter.
+   * @param[in]  S          points to an instance of the Q15 Biquad cascade structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_biquad_cascade_df1_q15(
+  const arm_biquad_casd_df1_inst_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize);
+
+  /**
+   * @brief  Initialization function for the Q15 Biquad cascade filter.
+   * @param[in,out] S          points to an instance of the Q15 Biquad cascade structure.
+   * @param[in]     numStages  number of 2nd order stages in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     postShift  Shift to be applied to the output. Varies according to the coefficients format
+   */
+  void arm_biquad_cascade_df1_init_q15(
+        arm_biquad_casd_df1_inst_q15 * S,
+        uint8_t numStages,
+  const q15_t * pCoeffs,
+        q15_t * pState,
+        int8_t postShift);
+
+  /**
+   * @brief Fast but less precise processing function for the Q15 Biquad cascade filter for Cortex-M3 and Cortex-M4.
+   * @param[in]  S          points to an instance of the Q15 Biquad cascade structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_biquad_cascade_df1_fast_q15(
+  const arm_biquad_casd_df1_inst_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize);
+
+  /**
+   * @brief Processing function for the Q31 Biquad cascade filter
+   * @param[in]  S          points to an instance of the Q31 Biquad cascade structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_biquad_cascade_df1_q31(
+  const arm_biquad_casd_df1_inst_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+  /**
+   * @brief Fast but less precise processing function for the Q31 Biquad cascade filter for Cortex-M3 and Cortex-M4.
+   * @param[in]  S          points to an instance of the Q31 Biquad cascade structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_biquad_cascade_df1_fast_q31(
+  const arm_biquad_casd_df1_inst_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+  /**
+   * @brief  Initialization function for the Q31 Biquad cascade filter.
+   * @param[in,out] S          points to an instance of the Q31 Biquad cascade structure.
+   * @param[in]     numStages  number of 2nd order stages in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     postShift  Shift to be applied to the output. Varies according to the coefficients format
+   */
+  void arm_biquad_cascade_df1_init_q31(
+        arm_biquad_casd_df1_inst_q31 * S,
+        uint8_t numStages,
+  const q31_t * pCoeffs,
+        q31_t * pState,
+        int8_t postShift);
+
+  /**
+   * @brief Processing function for the floating-point Biquad cascade filter.
+   * @param[in]  S          points to an instance of the floating-point Biquad cascade structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_biquad_cascade_df1_f32(
+  const arm_biquad_casd_df1_inst_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize);
+
+  /**
+   * @brief  Initialization function for the floating-point Biquad cascade filter.
+   * @param[in,out] S          points to an instance of the floating-point Biquad cascade structure.
+   * @param[in]     numStages  number of 2nd order stages in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   */
+  void arm_biquad_cascade_df1_init_f32(
+        arm_biquad_casd_df1_inst_f32 * S,
+        uint8_t numStages,
+  const float32_t * pCoeffs,
+        float32_t * pState);
+
+  /**
+   * @brief Instance structure for the floating-point matrix structure.
+   */
+  typedef struct
+  {
+    uint16_t numRows;     /**< number of rows of the matrix.     */
+    uint16_t numCols;     /**< number of columns of the matrix.  */
+    float32_t *pData;     /**< points to the data of the matrix. */
+  } arm_matrix_instance_f32;
+
+
+  /**
+   * @brief Instance structure for the floating-point matrix structure.
+   */
+  typedef struct
+  {
+    uint16_t numRows;     /**< number of rows of the matrix.     */
+    uint16_t numCols;     /**< number of columns of the matrix.  */
+    float64_t *pData;     /**< points to the data of the matrix. */
+  } arm_matrix_instance_f64;
+
+  /**
+   * @brief Instance structure for the Q15 matrix structure.
+   */
+  typedef struct
+  {
+    uint16_t numRows;     /**< number of rows of the matrix.     */
+    uint16_t numCols;     /**< number of columns of the matrix.  */
+    q15_t *pData;         /**< points to the data of the matrix. */
+  } arm_matrix_instance_q15;
+
+  /**
+   * @brief Instance structure for the Q31 matrix structure.
+   */
+  typedef struct
+  {
+    uint16_t numRows;     /**< number of rows of the matrix.     */
+    uint16_t numCols;     /**< number of columns of the matrix.  */
+    q31_t *pData;         /**< points to the data of the matrix. */
+  } arm_matrix_instance_q31;
+
+  /**
+   * @brief Floating-point matrix addition.
+   * @param[in]  pSrcA  points to the first input matrix structure
+   * @param[in]  pSrcB  points to the second input matrix structure
+   * @param[out] pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+arm_status arm_mat_add_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+        arm_matrix_instance_f32 * pDst);
+
+  /**
+   * @brief Q15 matrix addition.
+   * @param[in]   pSrcA  points to the first input matrix structure
+   * @param[in]   pSrcB  points to the second input matrix structure
+   * @param[out]  pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+arm_status arm_mat_add_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+        arm_matrix_instance_q15 * pDst);
+
+  /**
+   * @brief Q31 matrix addition.
+   * @param[in]  pSrcA  points to the first input matrix structure
+   * @param[in]  pSrcB  points to the second input matrix structure
+   * @param[out] pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+arm_status arm_mat_add_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+        arm_matrix_instance_q31 * pDst);
+
+  /**
+   * @brief Floating-point, complex, matrix multiplication.
+   * @param[in]  pSrcA  points to the first input matrix structure
+   * @param[in]  pSrcB  points to the second input matrix structure
+   * @param[out] pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+arm_status arm_mat_cmplx_mult_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+        arm_matrix_instance_f32 * pDst);
+
+  /**
+   * @brief Q15, complex,  matrix multiplication.
+   * @param[in]  pSrcA  points to the first input matrix structure
+   * @param[in]  pSrcB  points to the second input matrix structure
+   * @param[out] pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+arm_status arm_mat_cmplx_mult_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+        arm_matrix_instance_q15 * pDst,
+        q15_t * pScratch);
+
+  /**
+   * @brief Q31, complex, matrix multiplication.
+   * @param[in]  pSrcA  points to the first input matrix structure
+   * @param[in]  pSrcB  points to the second input matrix structure
+   * @param[out] pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+arm_status arm_mat_cmplx_mult_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+        arm_matrix_instance_q31 * pDst);
+
+  /**
+   * @brief Floating-point matrix transpose.
+   * @param[in]  pSrc  points to the input matrix
+   * @param[out] pDst  points to the output matrix
+   * @return    The function returns either  <code>ARM_MATH_SIZE_MISMATCH</code>
+   * or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+arm_status arm_mat_trans_f32(
+  const arm_matrix_instance_f32 * pSrc,
+        arm_matrix_instance_f32 * pDst);
+
+  /**
+   * @brief Q15 matrix transpose.
+   * @param[in]  pSrc  points to the input matrix
+   * @param[out] pDst  points to the output matrix
+   * @return    The function returns either  <code>ARM_MATH_SIZE_MISMATCH</code>
+   * or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+arm_status arm_mat_trans_q15(
+  const arm_matrix_instance_q15 * pSrc,
+        arm_matrix_instance_q15 * pDst);
+
+  /**
+   * @brief Q31 matrix transpose.
+   * @param[in]  pSrc  points to the input matrix
+   * @param[out] pDst  points to the output matrix
+   * @return    The function returns either  <code>ARM_MATH_SIZE_MISMATCH</code>
+   * or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+arm_status arm_mat_trans_q31(
+  const arm_matrix_instance_q31 * pSrc,
+        arm_matrix_instance_q31 * pDst);
+
+  /**
+   * @brief Floating-point matrix multiplication
+   * @param[in]  pSrcA  points to the first input matrix structure
+   * @param[in]  pSrcB  points to the second input matrix structure
+   * @param[out] pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+arm_status arm_mat_mult_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+        arm_matrix_instance_f32 * pDst);
+
+  /**
+   * @brief Q15 matrix multiplication
+   * @param[in]  pSrcA   points to the first input matrix structure
+   * @param[in]  pSrcB   points to the second input matrix structure
+   * @param[out] pDst    points to output matrix structure
+   * @param[in]  pState  points to the array for storing intermediate results
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+arm_status arm_mat_mult_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+        arm_matrix_instance_q15 * pDst,
+        q15_t * pState);
+
+  /**
+   * @brief Q15 matrix multiplication (fast variant) for Cortex-M3 and Cortex-M4
+   * @param[in]  pSrcA   points to the first input matrix structure
+   * @param[in]  pSrcB   points to the second input matrix structure
+   * @param[out] pDst    points to output matrix structure
+   * @param[in]  pState  points to the array for storing intermediate results
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+arm_status arm_mat_mult_fast_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+        arm_matrix_instance_q15 * pDst,
+        q15_t * pState);
+
+  /**
+   * @brief Q31 matrix multiplication
+   * @param[in]  pSrcA  points to the first input matrix structure
+   * @param[in]  pSrcB  points to the second input matrix structure
+   * @param[out] pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+arm_status arm_mat_mult_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+        arm_matrix_instance_q31 * pDst);
+
+  /**
+   * @brief Q31 matrix multiplication (fast variant) for Cortex-M3 and Cortex-M4
+   * @param[in]  pSrcA  points to the first input matrix structure
+   * @param[in]  pSrcB  points to the second input matrix structure
+   * @param[out] pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+arm_status arm_mat_mult_fast_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+        arm_matrix_instance_q31 * pDst);
+
+  /**
+   * @brief Floating-point matrix subtraction
+   * @param[in]  pSrcA  points to the first input matrix structure
+   * @param[in]  pSrcB  points to the second input matrix structure
+   * @param[out] pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+arm_status arm_mat_sub_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+        arm_matrix_instance_f32 * pDst);
+
+  /**
+   * @brief Q15 matrix subtraction
+   * @param[in]  pSrcA  points to the first input matrix structure
+   * @param[in]  pSrcB  points to the second input matrix structure
+   * @param[out] pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+arm_status arm_mat_sub_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+        arm_matrix_instance_q15 * pDst);
+
+  /**
+   * @brief Q31 matrix subtraction
+   * @param[in]  pSrcA  points to the first input matrix structure
+   * @param[in]  pSrcB  points to the second input matrix structure
+   * @param[out] pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+arm_status arm_mat_sub_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+        arm_matrix_instance_q31 * pDst);
+
+  /**
+   * @brief Floating-point matrix scaling.
+   * @param[in]  pSrc   points to the input matrix
+   * @param[in]  scale  scale factor
+   * @param[out] pDst   points to the output matrix
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+arm_status arm_mat_scale_f32(
+  const arm_matrix_instance_f32 * pSrc,
+        float32_t scale,
+        arm_matrix_instance_f32 * pDst);
+
+  /**
+   * @brief Q15 matrix scaling.
+   * @param[in]  pSrc        points to input matrix
+   * @param[in]  scaleFract  fractional portion of the scale factor
+   * @param[in]  shift       number of bits to shift the result by
+   * @param[out] pDst        points to output matrix
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+arm_status arm_mat_scale_q15(
+  const arm_matrix_instance_q15 * pSrc,
+        q15_t scaleFract,
+        int32_t shift,
+        arm_matrix_instance_q15 * pDst);
+
+  /**
+   * @brief Q31 matrix scaling.
+   * @param[in]  pSrc        points to input matrix
+   * @param[in]  scaleFract  fractional portion of the scale factor
+   * @param[in]  shift       number of bits to shift the result by
+   * @param[out] pDst        points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+arm_status arm_mat_scale_q31(
+  const arm_matrix_instance_q31 * pSrc,
+        q31_t scaleFract,
+        int32_t shift,
+        arm_matrix_instance_q31 * pDst);
+
+  /**
+   * @brief  Q31 matrix initialization.
+   * @param[in,out] S         points to an instance of the floating-point matrix structure.
+   * @param[in]     nRows     number of rows in the matrix.
+   * @param[in]     nColumns  number of columns in the matrix.
+   * @param[in]     pData     points to the matrix data array.
+   */
+void arm_mat_init_q31(
+        arm_matrix_instance_q31 * S,
+        uint16_t nRows,
+        uint16_t nColumns,
+        q31_t * pData);
+
+  /**
+   * @brief  Q15 matrix initialization.
+   * @param[in,out] S         points to an instance of the floating-point matrix structure.
+   * @param[in]     nRows     number of rows in the matrix.
+   * @param[in]     nColumns  number of columns in the matrix.
+   * @param[in]     pData     points to the matrix data array.
+   */
+void arm_mat_init_q15(
+        arm_matrix_instance_q15 * S,
+        uint16_t nRows,
+        uint16_t nColumns,
+        q15_t * pData);
+
+  /**
+   * @brief  Floating-point matrix initialization.
+   * @param[in,out] S         points to an instance of the floating-point matrix structure.
+   * @param[in]     nRows     number of rows in the matrix.
+   * @param[in]     nColumns  number of columns in the matrix.
+   * @param[in]     pData     points to the matrix data array.
+   */
+void arm_mat_init_f32(
+        arm_matrix_instance_f32 * S,
+        uint16_t nRows,
+        uint16_t nColumns,
+        float32_t * pData);
+
+
+  /**
+   * @brief Instance structure for the Q15 PID Control.
+   */
+  typedef struct
+  {
+          q15_t A0;           /**< The derived gain, A0 = Kp + Ki + Kd . */
+#if !defined (ARM_MATH_DSP)
+          q15_t A1;
+          q15_t A2;
+#else
+          q31_t A1;           /**< The derived gain A1 = -Kp - 2Kd | Kd.*/
+#endif
+          q15_t state[3];     /**< The state array of length 3. */
+          q15_t Kp;           /**< The proportional gain. */
+          q15_t Ki;           /**< The integral gain. */
+          q15_t Kd;           /**< The derivative gain. */
+  } arm_pid_instance_q15;
+
+  /**
+   * @brief Instance structure for the Q31 PID Control.
+   */
+  typedef struct
+  {
+          q31_t A0;            /**< The derived gain, A0 = Kp + Ki + Kd . */
+          q31_t A1;            /**< The derived gain, A1 = -Kp - 2Kd. */
+          q31_t A2;            /**< The derived gain, A2 = Kd . */
+          q31_t state[3];      /**< The state array of length 3. */
+          q31_t Kp;            /**< The proportional gain. */
+          q31_t Ki;            /**< The integral gain. */
+          q31_t Kd;            /**< The derivative gain. */
+  } arm_pid_instance_q31;
+
+  /**
+   * @brief Instance structure for the floating-point PID Control.
+   */
+  typedef struct
+  {
+          float32_t A0;          /**< The derived gain, A0 = Kp + Ki + Kd . */
+          float32_t A1;          /**< The derived gain, A1 = -Kp - 2Kd. */
+          float32_t A2;          /**< The derived gain, A2 = Kd . */
+          float32_t state[3];    /**< The state array of length 3. */
+          float32_t Kp;          /**< The proportional gain. */
+          float32_t Ki;          /**< The integral gain. */
+          float32_t Kd;          /**< The derivative gain. */
+  } arm_pid_instance_f32;
+
+
+
+  /**
+   * @brief  Initialization function for the floating-point PID Control.
+   * @param[in,out] S               points to an instance of the PID structure.
+   * @param[in]     resetStateFlag  flag to reset the state. 0 = no change in state 1 = reset the state.
+   */
+  void arm_pid_init_f32(
+        arm_pid_instance_f32 * S,
+        int32_t resetStateFlag);
+
+
+  /**
+   * @brief  Reset function for the floating-point PID Control.
+   * @param[in,out] S  is an instance of the floating-point PID Control structure
+   */
+  void arm_pid_reset_f32(
+        arm_pid_instance_f32 * S);
+
+
+  /**
+   * @brief  Initialization function for the Q31 PID Control.
+   * @param[in,out] S               points to an instance of the Q15 PID structure.
+   * @param[in]     resetStateFlag  flag to reset the state. 0 = no change in state 1 = reset the state.
+   */
+  void arm_pid_init_q31(
+        arm_pid_instance_q31 * S,
+        int32_t resetStateFlag);
+
+
+  /**
+   * @brief  Reset function for the Q31 PID Control.
+   * @param[in,out] S   points to an instance of the Q31 PID Control structure
+   */
+
+  void arm_pid_reset_q31(
+        arm_pid_instance_q31 * S);
+
+
+  /**
+   * @brief  Initialization function for the Q15 PID Control.
+   * @param[in,out] S               points to an instance of the Q15 PID structure.
+   * @param[in]     resetStateFlag  flag to reset the state. 0 = no change in state 1 = reset the state.
+   */
+  void arm_pid_init_q15(
+        arm_pid_instance_q15 * S,
+        int32_t resetStateFlag);
+
+
+  /**
+   * @brief  Reset function for the Q15 PID Control.
+   * @param[in,out] S  points to an instance of the q15 PID Control structure
+   */
+  void arm_pid_reset_q15(
+        arm_pid_instance_q15 * S);
+
+
+  /**
+   * @brief Instance structure for the floating-point Linear Interpolate function.
+   */
+  typedef struct
+  {
+          uint32_t nValues;           /**< nValues */
+          float32_t x1;               /**< x1 */
+          float32_t xSpacing;         /**< xSpacing */
+          float32_t *pYData;          /**< pointer to the table of Y values */
+  } arm_linear_interp_instance_f32;
+
+  /**
+   * @brief Instance structure for the floating-point bilinear interpolation function.
+   */
+  typedef struct
+  {
+          uint16_t numRows;   /**< number of rows in the data table. */
+          uint16_t numCols;   /**< number of columns in the data table. */
+          float32_t *pData;   /**< points to the data table. */
+  } arm_bilinear_interp_instance_f32;
+
+   /**
+   * @brief Instance structure for the Q31 bilinear interpolation function.
+   */
+  typedef struct
+  {
+          uint16_t numRows;   /**< number of rows in the data table. */
+          uint16_t numCols;   /**< number of columns in the data table. */
+          q31_t *pData;       /**< points to the data table. */
+  } arm_bilinear_interp_instance_q31;
+
+   /**
+   * @brief Instance structure for the Q15 bilinear interpolation function.
+   */
+  typedef struct
+  {
+          uint16_t numRows;   /**< number of rows in the data table. */
+          uint16_t numCols;   /**< number of columns in the data table. */
+          q15_t *pData;       /**< points to the data table. */
+  } arm_bilinear_interp_instance_q15;
+
+   /**
+   * @brief Instance structure for the Q15 bilinear interpolation function.
+   */
+  typedef struct
+  {
+          uint16_t numRows;   /**< number of rows in the data table. */
+          uint16_t numCols;   /**< number of columns in the data table. */
+          q7_t *pData;        /**< points to the data table. */
+  } arm_bilinear_interp_instance_q7;
+
+
+  /**
+   * @brief Q7 vector multiplication.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_mult_q7(
+  const q7_t * pSrcA,
+  const q7_t * pSrcB,
+        q7_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Q15 vector multiplication.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_mult_q15(
+  const q15_t * pSrcA,
+  const q15_t * pSrcB,
+        q15_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Q31 vector multiplication.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_mult_q31(
+  const q31_t * pSrcA,
+  const q31_t * pSrcB,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Floating-point vector multiplication.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_mult_f32(
+  const float32_t * pSrcA,
+  const float32_t * pSrcB,
+        float32_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Instance structure for the Q15 CFFT/CIFFT function.
+   */
+  typedef struct
+  {
+          uint16_t fftLen;                 /**< length of the FFT. */
+          uint8_t ifftFlag;                /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */
+          uint8_t bitReverseFlag;          /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */
+    const q15_t *pTwiddle;                 /**< points to the Sin twiddle factor table. */
+    const uint16_t *pBitRevTable;          /**< points to the bit reversal table. */
+          uint16_t twidCoefModifier;       /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */
+          uint16_t bitRevFactor;           /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */
+  } arm_cfft_radix2_instance_q15;
+
+/* Deprecated */
+  arm_status arm_cfft_radix2_init_q15(
+        arm_cfft_radix2_instance_q15 * S,
+        uint16_t fftLen,
+        uint8_t ifftFlag,
+        uint8_t bitReverseFlag);
+
+/* Deprecated */
+  void arm_cfft_radix2_q15(
+  const arm_cfft_radix2_instance_q15 * S,
+        q15_t * pSrc);
+
+
+  /**
+   * @brief Instance structure for the Q15 CFFT/CIFFT function.
+   */
+  typedef struct
+  {
+          uint16_t fftLen;                 /**< length of the FFT. */
+          uint8_t ifftFlag;                /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */
+          uint8_t bitReverseFlag;          /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */
+    const q15_t *pTwiddle;                 /**< points to the twiddle factor table. */
+    const uint16_t *pBitRevTable;          /**< points to the bit reversal table. */
+          uint16_t twidCoefModifier;       /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */
+          uint16_t bitRevFactor;           /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */
+  } arm_cfft_radix4_instance_q15;
+
+/* Deprecated */
+  arm_status arm_cfft_radix4_init_q15(
+        arm_cfft_radix4_instance_q15 * S,
+        uint16_t fftLen,
+        uint8_t ifftFlag,
+        uint8_t bitReverseFlag);
+
+/* Deprecated */
+  void arm_cfft_radix4_q15(
+  const arm_cfft_radix4_instance_q15 * S,
+        q15_t * pSrc);
+
+  /**
+   * @brief Instance structure for the Radix-2 Q31 CFFT/CIFFT function.
+   */
+  typedef struct
+  {
+          uint16_t fftLen;                 /**< length of the FFT. */
+          uint8_t ifftFlag;                /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */
+          uint8_t bitReverseFlag;          /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */
+    const q31_t *pTwiddle;                 /**< points to the Twiddle factor table. */
+    const uint16_t *pBitRevTable;          /**< points to the bit reversal table. */
+          uint16_t twidCoefModifier;       /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */
+          uint16_t bitRevFactor;           /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */
+  } arm_cfft_radix2_instance_q31;
+
+/* Deprecated */
+  arm_status arm_cfft_radix2_init_q31(
+        arm_cfft_radix2_instance_q31 * S,
+        uint16_t fftLen,
+        uint8_t ifftFlag,
+        uint8_t bitReverseFlag);
+
+/* Deprecated */
+  void arm_cfft_radix2_q31(
+  const arm_cfft_radix2_instance_q31 * S,
+        q31_t * pSrc);
+
+  /**
+   * @brief Instance structure for the Q31 CFFT/CIFFT function.
+   */
+  typedef struct
+  {
+          uint16_t fftLen;                 /**< length of the FFT. */
+          uint8_t ifftFlag;                /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */
+          uint8_t bitReverseFlag;          /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */
+    const q31_t *pTwiddle;                 /**< points to the twiddle factor table. */
+    const uint16_t *pBitRevTable;          /**< points to the bit reversal table. */
+          uint16_t twidCoefModifier;       /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */
+          uint16_t bitRevFactor;           /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */
+  } arm_cfft_radix4_instance_q31;
+
+/* Deprecated */
+  void arm_cfft_radix4_q31(
+  const arm_cfft_radix4_instance_q31 * S,
+        q31_t * pSrc);
+
+/* Deprecated */
+  arm_status arm_cfft_radix4_init_q31(
+        arm_cfft_radix4_instance_q31 * S,
+        uint16_t fftLen,
+        uint8_t ifftFlag,
+        uint8_t bitReverseFlag);
+
+  /**
+   * @brief Instance structure for the floating-point CFFT/CIFFT function.
+   */
+  typedef struct
+  {
+          uint16_t fftLen;                   /**< length of the FFT. */
+          uint8_t ifftFlag;                  /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */
+          uint8_t bitReverseFlag;            /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */
+    const float32_t *pTwiddle;               /**< points to the Twiddle factor table. */
+    const uint16_t *pBitRevTable;            /**< points to the bit reversal table. */
+          uint16_t twidCoefModifier;         /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */
+          uint16_t bitRevFactor;             /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */
+          float32_t onebyfftLen;             /**< value of 1/fftLen. */
+  } arm_cfft_radix2_instance_f32;
+
+/* Deprecated */
+  arm_status arm_cfft_radix2_init_f32(
+        arm_cfft_radix2_instance_f32 * S,
+        uint16_t fftLen,
+        uint8_t ifftFlag,
+        uint8_t bitReverseFlag);
+
+/* Deprecated */
+  void arm_cfft_radix2_f32(
+  const arm_cfft_radix2_instance_f32 * S,
+        float32_t * pSrc);
+
+  /**
+   * @brief Instance structure for the floating-point CFFT/CIFFT function.
+   */
+  typedef struct
+  {
+          uint16_t fftLen;                   /**< length of the FFT. */
+          uint8_t ifftFlag;                  /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */
+          uint8_t bitReverseFlag;            /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */
+    const float32_t *pTwiddle;               /**< points to the Twiddle factor table. */
+    const uint16_t *pBitRevTable;            /**< points to the bit reversal table. */
+          uint16_t twidCoefModifier;         /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */
+          uint16_t bitRevFactor;             /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */
+          float32_t onebyfftLen;             /**< value of 1/fftLen. */
+  } arm_cfft_radix4_instance_f32;
+
+/* Deprecated */
+  arm_status arm_cfft_radix4_init_f32(
+        arm_cfft_radix4_instance_f32 * S,
+        uint16_t fftLen,
+        uint8_t ifftFlag,
+        uint8_t bitReverseFlag);
+
+/* Deprecated */
+  void arm_cfft_radix4_f32(
+  const arm_cfft_radix4_instance_f32 * S,
+        float32_t * pSrc);
+
+  /**
+   * @brief Instance structure for the fixed-point CFFT/CIFFT function.
+   */
+  typedef struct
+  {
+          uint16_t fftLen;                   /**< length of the FFT. */
+    const q15_t *pTwiddle;             /**< points to the Twiddle factor table. */
+    const uint16_t *pBitRevTable;      /**< points to the bit reversal table. */
+          uint16_t bitRevLength;             /**< bit reversal table length. */
+  } arm_cfft_instance_q15;
+
+void arm_cfft_q15(
+    const arm_cfft_instance_q15 * S,
+          q15_t * p1,
+          uint8_t ifftFlag,
+          uint8_t bitReverseFlag);
+
+  /**
+   * @brief Instance structure for the fixed-point CFFT/CIFFT function.
+   */
+  typedef struct
+  {
+          uint16_t fftLen;                   /**< length of the FFT. */
+    const q31_t *pTwiddle;             /**< points to the Twiddle factor table. */
+    const uint16_t *pBitRevTable;      /**< points to the bit reversal table. */
+          uint16_t bitRevLength;             /**< bit reversal table length. */
+  } arm_cfft_instance_q31;
+
+void arm_cfft_q31(
+    const arm_cfft_instance_q31 * S,
+          q31_t * p1,
+          uint8_t ifftFlag,
+          uint8_t bitReverseFlag);
+
+  /**
+   * @brief Instance structure for the floating-point CFFT/CIFFT function.
+   */
+  typedef struct
+  {
+          uint16_t fftLen;                   /**< length of the FFT. */
+    const float32_t *pTwiddle;         /**< points to the Twiddle factor table. */
+    const uint16_t *pBitRevTable;      /**< points to the bit reversal table. */
+          uint16_t bitRevLength;             /**< bit reversal table length. */
+  } arm_cfft_instance_f32;
+
+  void arm_cfft_f32(
+  const arm_cfft_instance_f32 * S,
+        float32_t * p1,
+        uint8_t ifftFlag,
+        uint8_t bitReverseFlag);
+
+  /**
+   * @brief Instance structure for the Q15 RFFT/RIFFT function.
+   */
+  typedef struct
+  {
+          uint32_t fftLenReal;                      /**< length of the real FFT. */
+          uint8_t ifftFlagR;                        /**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. */
+          uint8_t bitReverseFlagR;                  /**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. */
+          uint32_t twidCoefRModifier;               /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */
+    const q15_t *pTwiddleAReal;                     /**< points to the real twiddle factor table. */
+    const q15_t *pTwiddleBReal;                     /**< points to the imag twiddle factor table. */
+    const arm_cfft_instance_q15 *pCfft;       /**< points to the complex FFT instance. */
+  } arm_rfft_instance_q15;
+
+  arm_status arm_rfft_init_q15(
+        arm_rfft_instance_q15 * S,
+        uint32_t fftLenReal,
+        uint32_t ifftFlagR,
+        uint32_t bitReverseFlag);
+
+  void arm_rfft_q15(
+  const arm_rfft_instance_q15 * S,
+        q15_t * pSrc,
+        q15_t * pDst);
+
+  /**
+   * @brief Instance structure for the Q31 RFFT/RIFFT function.
+   */
+  typedef struct
+  {
+          uint32_t fftLenReal;                        /**< length of the real FFT. */
+          uint8_t ifftFlagR;                          /**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. */
+          uint8_t bitReverseFlagR;                    /**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. */
+          uint32_t twidCoefRModifier;                 /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */
+    const q31_t *pTwiddleAReal;                       /**< points to the real twiddle factor table. */
+    const q31_t *pTwiddleBReal;                       /**< points to the imag twiddle factor table. */
+    const arm_cfft_instance_q31 *pCfft;         /**< points to the complex FFT instance. */
+  } arm_rfft_instance_q31;
+
+  arm_status arm_rfft_init_q31(
+        arm_rfft_instance_q31 * S,
+        uint32_t fftLenReal,
+        uint32_t ifftFlagR,
+        uint32_t bitReverseFlag);
+
+  void arm_rfft_q31(
+  const arm_rfft_instance_q31 * S,
+        q31_t * pSrc,
+        q31_t * pDst);
+
+  /**
+   * @brief Instance structure for the floating-point RFFT/RIFFT function.
+   */
+  typedef struct
+  {
+          uint32_t fftLenReal;                        /**< length of the real FFT. */
+          uint16_t fftLenBy2;                         /**< length of the complex FFT. */
+          uint8_t ifftFlagR;                          /**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. */
+          uint8_t bitReverseFlagR;                    /**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. */
+          uint32_t twidCoefRModifier;                     /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */
+    const float32_t *pTwiddleAReal;                   /**< points to the real twiddle factor table. */
+    const float32_t *pTwiddleBReal;                   /**< points to the imag twiddle factor table. */
+          arm_cfft_radix4_instance_f32 *pCfft;        /**< points to the complex FFT instance. */
+  } arm_rfft_instance_f32;
+
+  arm_status arm_rfft_init_f32(
+        arm_rfft_instance_f32 * S,
+        arm_cfft_radix4_instance_f32 * S_CFFT,
+        uint32_t fftLenReal,
+        uint32_t ifftFlagR,
+        uint32_t bitReverseFlag);
+
+  void arm_rfft_f32(
+  const arm_rfft_instance_f32 * S,
+        float32_t * pSrc,
+        float32_t * pDst);
+
+  /**
+   * @brief Instance structure for the floating-point RFFT/RIFFT function.
+   */
+typedef struct
+  {
+          arm_cfft_instance_f32 Sint;      /**< Internal CFFT structure. */
+          uint16_t fftLenRFFT;             /**< length of the real sequence */
+    const float32_t * pTwiddleRFFT;        /**< Twiddle factors real stage  */
+  } arm_rfft_fast_instance_f32 ;
+
+arm_status arm_rfft_fast_init_f32 (
+         arm_rfft_fast_instance_f32 * S,
+         uint16_t fftLen);
+
+arm_status arm_rfft_32_fast_init_f32 ( arm_rfft_fast_instance_f32 * S );
+
+arm_status arm_rfft_64_fast_init_f32 ( arm_rfft_fast_instance_f32 * S );
+
+arm_status arm_rfft_128_fast_init_f32 ( arm_rfft_fast_instance_f32 * S );
+
+arm_status arm_rfft_256_fast_init_f32 ( arm_rfft_fast_instance_f32 * S );
+
+arm_status arm_rfft_512_fast_init_f32 ( arm_rfft_fast_instance_f32 * S );
+
+arm_status arm_rfft_1024_fast_init_f32 ( arm_rfft_fast_instance_f32 * S );
+
+arm_status arm_rfft_2048_fast_init_f32 ( arm_rfft_fast_instance_f32 * S );
+
+arm_status arm_rfft_4096_fast_init_f32 ( arm_rfft_fast_instance_f32 * S );
+
+
+  void arm_rfft_fast_f32(
+        arm_rfft_fast_instance_f32 * S,
+        float32_t * p, float32_t * pOut,
+        uint8_t ifftFlag);
+
+  /**
+   * @brief Instance structure for the floating-point DCT4/IDCT4 function.
+   */
+  typedef struct
+  {
+          uint16_t N;                          /**< length of the DCT4. */
+          uint16_t Nby2;                       /**< half of the length of the DCT4. */
+          float32_t normalize;                 /**< normalizing factor. */
+    const float32_t *pTwiddle;                 /**< points to the twiddle factor table. */
+    const float32_t *pCosFactor;               /**< points to the cosFactor table. */
+          arm_rfft_instance_f32 *pRfft;        /**< points to the real FFT instance. */
+          arm_cfft_radix4_instance_f32 *pCfft; /**< points to the complex FFT instance. */
+  } arm_dct4_instance_f32;
+
+
+  /**
+   * @brief  Initialization function for the floating-point DCT4/IDCT4.
+   * @param[in,out] S          points to an instance of floating-point DCT4/IDCT4 structure.
+   * @param[in]     S_RFFT     points to an instance of floating-point RFFT/RIFFT structure.
+   * @param[in]     S_CFFT     points to an instance of floating-point CFFT/CIFFT structure.
+   * @param[in]     N          length of the DCT4.
+   * @param[in]     Nby2       half of the length of the DCT4.
+   * @param[in]     normalize  normalizing factor.
+   * @return      arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if <code>fftLenReal</code> is not a supported transform length.
+   */
+  arm_status arm_dct4_init_f32(
+        arm_dct4_instance_f32 * S,
+        arm_rfft_instance_f32 * S_RFFT,
+        arm_cfft_radix4_instance_f32 * S_CFFT,
+        uint16_t N,
+        uint16_t Nby2,
+        float32_t normalize);
+
+
+  /**
+   * @brief Processing function for the floating-point DCT4/IDCT4.
+   * @param[in]     S              points to an instance of the floating-point DCT4/IDCT4 structure.
+   * @param[in]     pState         points to state buffer.
+   * @param[in,out] pInlineBuffer  points to the in-place input and output buffer.
+   */
+  void arm_dct4_f32(
+  const arm_dct4_instance_f32 * S,
+        float32_t * pState,
+        float32_t * pInlineBuffer);
+
+
+  /**
+   * @brief Instance structure for the Q31 DCT4/IDCT4 function.
+   */
+  typedef struct
+  {
+          uint16_t N;                          /**< length of the DCT4. */
+          uint16_t Nby2;                       /**< half of the length of the DCT4. */
+          q31_t normalize;                     /**< normalizing factor. */
+    const q31_t *pTwiddle;                     /**< points to the twiddle factor table. */
+    const q31_t *pCosFactor;                   /**< points to the cosFactor table. */
+          arm_rfft_instance_q31 *pRfft;        /**< points to the real FFT instance. */
+          arm_cfft_radix4_instance_q31 *pCfft; /**< points to the complex FFT instance. */
+  } arm_dct4_instance_q31;
+
+
+  /**
+   * @brief  Initialization function for the Q31 DCT4/IDCT4.
+   * @param[in,out] S          points to an instance of Q31 DCT4/IDCT4 structure.
+   * @param[in]     S_RFFT     points to an instance of Q31 RFFT/RIFFT structure
+   * @param[in]     S_CFFT     points to an instance of Q31 CFFT/CIFFT structure
+   * @param[in]     N          length of the DCT4.
+   * @param[in]     Nby2       half of the length of the DCT4.
+   * @param[in]     normalize  normalizing factor.
+   * @return      arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if <code>N</code> is not a supported transform length.
+   */
+  arm_status arm_dct4_init_q31(
+        arm_dct4_instance_q31 * S,
+        arm_rfft_instance_q31 * S_RFFT,
+        arm_cfft_radix4_instance_q31 * S_CFFT,
+        uint16_t N,
+        uint16_t Nby2,
+        q31_t normalize);
+
+
+  /**
+   * @brief Processing function for the Q31 DCT4/IDCT4.
+   * @param[in]     S              points to an instance of the Q31 DCT4 structure.
+   * @param[in]     pState         points to state buffer.
+   * @param[in,out] pInlineBuffer  points to the in-place input and output buffer.
+   */
+  void arm_dct4_q31(
+  const arm_dct4_instance_q31 * S,
+        q31_t * pState,
+        q31_t * pInlineBuffer);
+
+
+  /**
+   * @brief Instance structure for the Q15 DCT4/IDCT4 function.
+   */
+  typedef struct
+  {
+          uint16_t N;                          /**< length of the DCT4. */
+          uint16_t Nby2;                       /**< half of the length of the DCT4. */
+          q15_t normalize;                     /**< normalizing factor. */
+    const q15_t *pTwiddle;                     /**< points to the twiddle factor table. */
+    const q15_t *pCosFactor;                   /**< points to the cosFactor table. */
+          arm_rfft_instance_q15 *pRfft;        /**< points to the real FFT instance. */
+          arm_cfft_radix4_instance_q15 *pCfft; /**< points to the complex FFT instance. */
+  } arm_dct4_instance_q15;
+
+
+  /**
+   * @brief  Initialization function for the Q15 DCT4/IDCT4.
+   * @param[in,out] S          points to an instance of Q15 DCT4/IDCT4 structure.
+   * @param[in]     S_RFFT     points to an instance of Q15 RFFT/RIFFT structure.
+   * @param[in]     S_CFFT     points to an instance of Q15 CFFT/CIFFT structure.
+   * @param[in]     N          length of the DCT4.
+   * @param[in]     Nby2       half of the length of the DCT4.
+   * @param[in]     normalize  normalizing factor.
+   * @return      arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if <code>N</code> is not a supported transform length.
+   */
+  arm_status arm_dct4_init_q15(
+        arm_dct4_instance_q15 * S,
+        arm_rfft_instance_q15 * S_RFFT,
+        arm_cfft_radix4_instance_q15 * S_CFFT,
+        uint16_t N,
+        uint16_t Nby2,
+        q15_t normalize);
+
+
+  /**
+   * @brief Processing function for the Q15 DCT4/IDCT4.
+   * @param[in]     S              points to an instance of the Q15 DCT4 structure.
+   * @param[in]     pState         points to state buffer.
+   * @param[in,out] pInlineBuffer  points to the in-place input and output buffer.
+   */
+  void arm_dct4_q15(
+  const arm_dct4_instance_q15 * S,
+        q15_t * pState,
+        q15_t * pInlineBuffer);
+
+
+  /**
+   * @brief Floating-point vector addition.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_add_f32(
+  const float32_t * pSrcA,
+  const float32_t * pSrcB,
+        float32_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Q7 vector addition.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_add_q7(
+  const q7_t * pSrcA,
+  const q7_t * pSrcB,
+        q7_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Q15 vector addition.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_add_q15(
+  const q15_t * pSrcA,
+  const q15_t * pSrcB,
+        q15_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Q31 vector addition.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_add_q31(
+  const q31_t * pSrcA,
+  const q31_t * pSrcB,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Floating-point vector subtraction.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_sub_f32(
+  const float32_t * pSrcA,
+  const float32_t * pSrcB,
+        float32_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Q7 vector subtraction.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_sub_q7(
+  const q7_t * pSrcA,
+  const q7_t * pSrcB,
+        q7_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Q15 vector subtraction.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_sub_q15(
+  const q15_t * pSrcA,
+  const q15_t * pSrcB,
+        q15_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Q31 vector subtraction.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_sub_q31(
+  const q31_t * pSrcA,
+  const q31_t * pSrcB,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Multiplies a floating-point vector by a scalar.
+   * @param[in]  pSrc       points to the input vector
+   * @param[in]  scale      scale factor to be applied
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_scale_f32(
+  const float32_t * pSrc,
+        float32_t scale,
+        float32_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Multiplies a Q7 vector by a scalar.
+   * @param[in]  pSrc        points to the input vector
+   * @param[in]  scaleFract  fractional portion of the scale value
+   * @param[in]  shift       number of bits to shift the result by
+   * @param[out] pDst        points to the output vector
+   * @param[in]  blockSize   number of samples in the vector
+   */
+  void arm_scale_q7(
+  const q7_t * pSrc,
+        q7_t scaleFract,
+        int8_t shift,
+        q7_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Multiplies a Q15 vector by a scalar.
+   * @param[in]  pSrc        points to the input vector
+   * @param[in]  scaleFract  fractional portion of the scale value
+   * @param[in]  shift       number of bits to shift the result by
+   * @param[out] pDst        points to the output vector
+   * @param[in]  blockSize   number of samples in the vector
+   */
+  void arm_scale_q15(
+  const q15_t * pSrc,
+        q15_t scaleFract,
+        int8_t shift,
+        q15_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Multiplies a Q31 vector by a scalar.
+   * @param[in]  pSrc        points to the input vector
+   * @param[in]  scaleFract  fractional portion of the scale value
+   * @param[in]  shift       number of bits to shift the result by
+   * @param[out] pDst        points to the output vector
+   * @param[in]  blockSize   number of samples in the vector
+   */
+  void arm_scale_q31(
+  const q31_t * pSrc,
+        q31_t scaleFract,
+        int8_t shift,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Q7 vector absolute value.
+   * @param[in]  pSrc       points to the input buffer
+   * @param[out] pDst       points to the output buffer
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_abs_q7(
+  const q7_t * pSrc,
+        q7_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Floating-point vector absolute value.
+   * @param[in]  pSrc       points to the input buffer
+   * @param[out] pDst       points to the output buffer
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_abs_f32(
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Q15 vector absolute value.
+   * @param[in]  pSrc       points to the input buffer
+   * @param[out] pDst       points to the output buffer
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_abs_q15(
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Q31 vector absolute value.
+   * @param[in]  pSrc       points to the input buffer
+   * @param[out] pDst       points to the output buffer
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_abs_q31(
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Dot product of floating-point vectors.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[in]  blockSize  number of samples in each vector
+   * @param[out] result     output result returned here
+   */
+  void arm_dot_prod_f32(
+  const float32_t * pSrcA,
+  const float32_t * pSrcB,
+        uint32_t blockSize,
+        float32_t * result);
+
+
+  /**
+   * @brief Dot product of Q7 vectors.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[in]  blockSize  number of samples in each vector
+   * @param[out] result     output result returned here
+   */
+  void arm_dot_prod_q7(
+  const q7_t * pSrcA,
+  const q7_t * pSrcB,
+        uint32_t blockSize,
+        q31_t * result);
+
+
+  /**
+   * @brief Dot product of Q15 vectors.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[in]  blockSize  number of samples in each vector
+   * @param[out] result     output result returned here
+   */
+  void arm_dot_prod_q15(
+  const q15_t * pSrcA,
+  const q15_t * pSrcB,
+        uint32_t blockSize,
+        q63_t * result);
+
+
+  /**
+   * @brief Dot product of Q31 vectors.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[in]  blockSize  number of samples in each vector
+   * @param[out] result     output result returned here
+   */
+  void arm_dot_prod_q31(
+  const q31_t * pSrcA,
+  const q31_t * pSrcB,
+        uint32_t blockSize,
+        q63_t * result);
+
+
+  /**
+   * @brief  Shifts the elements of a Q7 vector a specified number of bits.
+   * @param[in]  pSrc       points to the input vector
+   * @param[in]  shiftBits  number of bits to shift.  A positive value shifts left; a negative value shifts right.
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_shift_q7(
+  const q7_t * pSrc,
+        int8_t shiftBits,
+        q7_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Shifts the elements of a Q15 vector a specified number of bits.
+   * @param[in]  pSrc       points to the input vector
+   * @param[in]  shiftBits  number of bits to shift.  A positive value shifts left; a negative value shifts right.
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_shift_q15(
+  const q15_t * pSrc,
+        int8_t shiftBits,
+        q15_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Shifts the elements of a Q31 vector a specified number of bits.
+   * @param[in]  pSrc       points to the input vector
+   * @param[in]  shiftBits  number of bits to shift.  A positive value shifts left; a negative value shifts right.
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_shift_q31(
+  const q31_t * pSrc,
+        int8_t shiftBits,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Adds a constant offset to a floating-point vector.
+   * @param[in]  pSrc       points to the input vector
+   * @param[in]  offset     is the offset to be added
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_offset_f32(
+  const float32_t * pSrc,
+        float32_t offset,
+        float32_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Adds a constant offset to a Q7 vector.
+   * @param[in]  pSrc       points to the input vector
+   * @param[in]  offset     is the offset to be added
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_offset_q7(
+  const q7_t * pSrc,
+        q7_t offset,
+        q7_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Adds a constant offset to a Q15 vector.
+   * @param[in]  pSrc       points to the input vector
+   * @param[in]  offset     is the offset to be added
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_offset_q15(
+  const q15_t * pSrc,
+        q15_t offset,
+        q15_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Adds a constant offset to a Q31 vector.
+   * @param[in]  pSrc       points to the input vector
+   * @param[in]  offset     is the offset to be added
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_offset_q31(
+  const q31_t * pSrc,
+        q31_t offset,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Negates the elements of a floating-point vector.
+   * @param[in]  pSrc       points to the input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_negate_f32(
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Negates the elements of a Q7 vector.
+   * @param[in]  pSrc       points to the input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_negate_q7(
+  const q7_t * pSrc,
+        q7_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Negates the elements of a Q15 vector.
+   * @param[in]  pSrc       points to the input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_negate_q15(
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Negates the elements of a Q31 vector.
+   * @param[in]  pSrc       points to the input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_negate_q31(
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Copies the elements of a floating-point vector.
+   * @param[in]  pSrc       input pointer
+   * @param[out] pDst       output pointer
+   * @param[in]  blockSize  number of samples to process
+   */
+  void arm_copy_f32(
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Copies the elements of a Q7 vector.
+   * @param[in]  pSrc       input pointer
+   * @param[out] pDst       output pointer
+   * @param[in]  blockSize  number of samples to process
+   */
+  void arm_copy_q7(
+  const q7_t * pSrc,
+        q7_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Copies the elements of a Q15 vector.
+   * @param[in]  pSrc       input pointer
+   * @param[out] pDst       output pointer
+   * @param[in]  blockSize  number of samples to process
+   */
+  void arm_copy_q15(
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Copies the elements of a Q31 vector.
+   * @param[in]  pSrc       input pointer
+   * @param[out] pDst       output pointer
+   * @param[in]  blockSize  number of samples to process
+   */
+  void arm_copy_q31(
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Fills a constant value into a floating-point vector.
+   * @param[in]  value      input value to be filled
+   * @param[out] pDst       output pointer
+   * @param[in]  blockSize  number of samples to process
+   */
+  void arm_fill_f32(
+        float32_t value,
+        float32_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Fills a constant value into a Q7 vector.
+   * @param[in]  value      input value to be filled
+   * @param[out] pDst       output pointer
+   * @param[in]  blockSize  number of samples to process
+   */
+  void arm_fill_q7(
+        q7_t value,
+        q7_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Fills a constant value into a Q15 vector.
+   * @param[in]  value      input value to be filled
+   * @param[out] pDst       output pointer
+   * @param[in]  blockSize  number of samples to process
+   */
+  void arm_fill_q15(
+        q15_t value,
+        q15_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Fills a constant value into a Q31 vector.
+   * @param[in]  value      input value to be filled
+   * @param[out] pDst       output pointer
+   * @param[in]  blockSize  number of samples to process
+   */
+  void arm_fill_q31(
+        q31_t value,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+
+/**
+ * @brief Convolution of floating-point sequences.
+ * @param[in]  pSrcA    points to the first input sequence.
+ * @param[in]  srcALen  length of the first input sequence.
+ * @param[in]  pSrcB    points to the second input sequence.
+ * @param[in]  srcBLen  length of the second input sequence.
+ * @param[out] pDst     points to the location where the output result is written.  Length srcALen+srcBLen-1.
+ */
+  void arm_conv_f32(
+  const float32_t * pSrcA,
+        uint32_t srcALen,
+  const float32_t * pSrcB,
+        uint32_t srcBLen,
+        float32_t * pDst);
+
+
+  /**
+   * @brief Convolution of Q15 sequences.
+   * @param[in]  pSrcA      points to the first input sequence.
+   * @param[in]  srcALen    length of the first input sequence.
+   * @param[in]  pSrcB      points to the second input sequence.
+   * @param[in]  srcBLen    length of the second input sequence.
+   * @param[out] pDst       points to the block of output data  Length srcALen+srcBLen-1.
+   * @param[in]  pScratch1  points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+   * @param[in]  pScratch2  points to scratch buffer of size min(srcALen, srcBLen).
+   */
+  void arm_conv_opt_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst,
+        q15_t * pScratch1,
+        q15_t * pScratch2);
+
+
+/**
+ * @brief Convolution of Q15 sequences.
+ * @param[in]  pSrcA    points to the first input sequence.
+ * @param[in]  srcALen  length of the first input sequence.
+ * @param[in]  pSrcB    points to the second input sequence.
+ * @param[in]  srcBLen  length of the second input sequence.
+ * @param[out] pDst     points to the location where the output result is written.  Length srcALen+srcBLen-1.
+ */
+  void arm_conv_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst);
+
+
+  /**
+   * @brief Convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4
+   * @param[in]  pSrcA    points to the first input sequence.
+   * @param[in]  srcALen  length of the first input sequence.
+   * @param[in]  pSrcB    points to the second input sequence.
+   * @param[in]  srcBLen  length of the second input sequence.
+   * @param[out] pDst     points to the block of output data  Length srcALen+srcBLen-1.
+   */
+  void arm_conv_fast_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst);
+
+
+  /**
+   * @brief Convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4
+   * @param[in]  pSrcA      points to the first input sequence.
+   * @param[in]  srcALen    length of the first input sequence.
+   * @param[in]  pSrcB      points to the second input sequence.
+   * @param[in]  srcBLen    length of the second input sequence.
+   * @param[out] pDst       points to the block of output data  Length srcALen+srcBLen-1.
+   * @param[in]  pScratch1  points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+   * @param[in]  pScratch2  points to scratch buffer of size min(srcALen, srcBLen).
+   */
+  void arm_conv_fast_opt_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst,
+        q15_t * pScratch1,
+        q15_t * pScratch2);
+
+
+  /**
+   * @brief Convolution of Q31 sequences.
+   * @param[in]  pSrcA    points to the first input sequence.
+   * @param[in]  srcALen  length of the first input sequence.
+   * @param[in]  pSrcB    points to the second input sequence.
+   * @param[in]  srcBLen  length of the second input sequence.
+   * @param[out] pDst     points to the block of output data  Length srcALen+srcBLen-1.
+   */
+  void arm_conv_q31(
+  const q31_t * pSrcA,
+        uint32_t srcALen,
+  const q31_t * pSrcB,
+        uint32_t srcBLen,
+        q31_t * pDst);
+
+
+  /**
+   * @brief Convolution of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4
+   * @param[in]  pSrcA    points to the first input sequence.
+   * @param[in]  srcALen  length of the first input sequence.
+   * @param[in]  pSrcB    points to the second input sequence.
+   * @param[in]  srcBLen  length of the second input sequence.
+   * @param[out] pDst     points to the block of output data  Length srcALen+srcBLen-1.
+   */
+  void arm_conv_fast_q31(
+  const q31_t * pSrcA,
+        uint32_t srcALen,
+  const q31_t * pSrcB,
+        uint32_t srcBLen,
+        q31_t * pDst);
+
+
+    /**
+   * @brief Convolution of Q7 sequences.
+   * @param[in]  pSrcA      points to the first input sequence.
+   * @param[in]  srcALen    length of the first input sequence.
+   * @param[in]  pSrcB      points to the second input sequence.
+   * @param[in]  srcBLen    length of the second input sequence.
+   * @param[out] pDst       points to the block of output data  Length srcALen+srcBLen-1.
+   * @param[in]  pScratch1  points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+   * @param[in]  pScratch2  points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen).
+   */
+  void arm_conv_opt_q7(
+  const q7_t * pSrcA,
+        uint32_t srcALen,
+  const q7_t * pSrcB,
+        uint32_t srcBLen,
+        q7_t * pDst,
+        q15_t * pScratch1,
+        q15_t * pScratch2);
+
+
+  /**
+   * @brief Convolution of Q7 sequences.
+   * @param[in]  pSrcA    points to the first input sequence.
+   * @param[in]  srcALen  length of the first input sequence.
+   * @param[in]  pSrcB    points to the second input sequence.
+   * @param[in]  srcBLen  length of the second input sequence.
+   * @param[out] pDst     points to the block of output data  Length srcALen+srcBLen-1.
+   */
+  void arm_conv_q7(
+  const q7_t * pSrcA,
+        uint32_t srcALen,
+  const q7_t * pSrcB,
+        uint32_t srcBLen,
+        q7_t * pDst);
+
+
+  /**
+   * @brief Partial convolution of floating-point sequences.
+   * @param[in]  pSrcA       points to the first input sequence.
+   * @param[in]  srcALen     length of the first input sequence.
+   * @param[in]  pSrcB       points to the second input sequence.
+   * @param[in]  srcBLen     length of the second input sequence.
+   * @param[out] pDst        points to the block of output data
+   * @param[in]  firstIndex  is the first output sample to start with.
+   * @param[in]  numPoints   is the number of output points to be computed.
+   * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2].
+   */
+  arm_status arm_conv_partial_f32(
+  const float32_t * pSrcA,
+        uint32_t srcALen,
+  const float32_t * pSrcB,
+        uint32_t srcBLen,
+        float32_t * pDst,
+        uint32_t firstIndex,
+        uint32_t numPoints);
+
+
+  /**
+   * @brief Partial convolution of Q15 sequences.
+   * @param[in]  pSrcA       points to the first input sequence.
+   * @param[in]  srcALen     length of the first input sequence.
+   * @param[in]  pSrcB       points to the second input sequence.
+   * @param[in]  srcBLen     length of the second input sequence.
+   * @param[out] pDst        points to the block of output data
+   * @param[in]  firstIndex  is the first output sample to start with.
+   * @param[in]  numPoints   is the number of output points to be computed.
+   * @param[in]  pScratch1   points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+   * @param[in]  pScratch2   points to scratch buffer of size min(srcALen, srcBLen).
+   * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2].
+   */
+  arm_status arm_conv_partial_opt_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst,
+        uint32_t firstIndex,
+        uint32_t numPoints,
+        q15_t * pScratch1,
+        q15_t * pScratch2);
+
+
+  /**
+   * @brief Partial convolution of Q15 sequences.
+   * @param[in]  pSrcA       points to the first input sequence.
+   * @param[in]  srcALen     length of the first input sequence.
+   * @param[in]  pSrcB       points to the second input sequence.
+   * @param[in]  srcBLen     length of the second input sequence.
+   * @param[out] pDst        points to the block of output data
+   * @param[in]  firstIndex  is the first output sample to start with.
+   * @param[in]  numPoints   is the number of output points to be computed.
+   * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2].
+   */
+  arm_status arm_conv_partial_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst,
+        uint32_t firstIndex,
+        uint32_t numPoints);
+
+
+  /**
+   * @brief Partial convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4
+   * @param[in]  pSrcA       points to the first input sequence.
+   * @param[in]  srcALen     length of the first input sequence.
+   * @param[in]  pSrcB       points to the second input sequence.
+   * @param[in]  srcBLen     length of the second input sequence.
+   * @param[out] pDst        points to the block of output data
+   * @param[in]  firstIndex  is the first output sample to start with.
+   * @param[in]  numPoints   is the number of output points to be computed.
+   * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2].
+   */
+  arm_status arm_conv_partial_fast_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst,
+        uint32_t firstIndex,
+        uint32_t numPoints);
+
+
+  /**
+   * @brief Partial convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4
+   * @param[in]  pSrcA       points to the first input sequence.
+   * @param[in]  srcALen     length of the first input sequence.
+   * @param[in]  pSrcB       points to the second input sequence.
+   * @param[in]  srcBLen     length of the second input sequence.
+   * @param[out] pDst        points to the block of output data
+   * @param[in]  firstIndex  is the first output sample to start with.
+   * @param[in]  numPoints   is the number of output points to be computed.
+   * @param[in]  pScratch1   points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+   * @param[in]  pScratch2   points to scratch buffer of size min(srcALen, srcBLen).
+   * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2].
+   */
+  arm_status arm_conv_partial_fast_opt_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst,
+        uint32_t firstIndex,
+        uint32_t numPoints,
+        q15_t * pScratch1,
+        q15_t * pScratch2);
+
+
+  /**
+   * @brief Partial convolution of Q31 sequences.
+   * @param[in]  pSrcA       points to the first input sequence.
+   * @param[in]  srcALen     length of the first input sequence.
+   * @param[in]  pSrcB       points to the second input sequence.
+   * @param[in]  srcBLen     length of the second input sequence.
+   * @param[out] pDst        points to the block of output data
+   * @param[in]  firstIndex  is the first output sample to start with.
+   * @param[in]  numPoints   is the number of output points to be computed.
+   * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2].
+   */
+  arm_status arm_conv_partial_q31(
+  const q31_t * pSrcA,
+        uint32_t srcALen,
+  const q31_t * pSrcB,
+        uint32_t srcBLen,
+        q31_t * pDst,
+        uint32_t firstIndex,
+        uint32_t numPoints);
+
+
+  /**
+   * @brief Partial convolution of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4
+   * @param[in]  pSrcA       points to the first input sequence.
+   * @param[in]  srcALen     length of the first input sequence.
+   * @param[in]  pSrcB       points to the second input sequence.
+   * @param[in]  srcBLen     length of the second input sequence.
+   * @param[out] pDst        points to the block of output data
+   * @param[in]  firstIndex  is the first output sample to start with.
+   * @param[in]  numPoints   is the number of output points to be computed.
+   * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2].
+   */
+  arm_status arm_conv_partial_fast_q31(
+  const q31_t * pSrcA,
+        uint32_t srcALen,
+  const q31_t * pSrcB,
+        uint32_t srcBLen,
+        q31_t * pDst,
+        uint32_t firstIndex,
+        uint32_t numPoints);
+
+
+  /**
+   * @brief Partial convolution of Q7 sequences
+   * @param[in]  pSrcA       points to the first input sequence.
+   * @param[in]  srcALen     length of the first input sequence.
+   * @param[in]  pSrcB       points to the second input sequence.
+   * @param[in]  srcBLen     length of the second input sequence.
+   * @param[out] pDst        points to the block of output data
+   * @param[in]  firstIndex  is the first output sample to start with.
+   * @param[in]  numPoints   is the number of output points to be computed.
+   * @param[in]  pScratch1   points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+   * @param[in]  pScratch2   points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen).
+   * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2].
+   */
+  arm_status arm_conv_partial_opt_q7(
+  const q7_t * pSrcA,
+        uint32_t srcALen,
+  const q7_t * pSrcB,
+        uint32_t srcBLen,
+        q7_t * pDst,
+        uint32_t firstIndex,
+        uint32_t numPoints,
+        q15_t * pScratch1,
+        q15_t * pScratch2);
+
+
+/**
+   * @brief Partial convolution of Q7 sequences.
+   * @param[in]  pSrcA       points to the first input sequence.
+   * @param[in]  srcALen     length of the first input sequence.
+   * @param[in]  pSrcB       points to the second input sequence.
+   * @param[in]  srcBLen     length of the second input sequence.
+   * @param[out] pDst        points to the block of output data
+   * @param[in]  firstIndex  is the first output sample to start with.
+   * @param[in]  numPoints   is the number of output points to be computed.
+   * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2].
+   */
+  arm_status arm_conv_partial_q7(
+  const q7_t * pSrcA,
+        uint32_t srcALen,
+  const q7_t * pSrcB,
+        uint32_t srcBLen,
+        q7_t * pDst,
+        uint32_t firstIndex,
+        uint32_t numPoints);
+
+
+  /**
+   * @brief Instance structure for the Q15 FIR decimator.
+   */
+  typedef struct
+  {
+          uint8_t M;                  /**< decimation factor. */
+          uint16_t numTaps;           /**< number of coefficients in the filter. */
+    const q15_t *pCoeffs;             /**< points to the coefficient array. The array is of length numTaps.*/
+          q15_t *pState;              /**< points to the state variable array. The array is of length numTaps+blockSize-1. */
+  } arm_fir_decimate_instance_q15;
+
+  /**
+   * @brief Instance structure for the Q31 FIR decimator.
+   */
+  typedef struct
+  {
+          uint8_t M;                  /**< decimation factor. */
+          uint16_t numTaps;           /**< number of coefficients in the filter. */
+    const q31_t *pCoeffs;             /**< points to the coefficient array. The array is of length numTaps.*/
+          q31_t *pState;              /**< points to the state variable array. The array is of length numTaps+blockSize-1. */
+  } arm_fir_decimate_instance_q31;
+
+/**
+  @brief Instance structure for floating-point FIR decimator.
+ */
+typedef struct
+  {
+          uint8_t M;                  /**< decimation factor. */
+          uint16_t numTaps;           /**< number of coefficients in the filter. */
+    const float32_t *pCoeffs;         /**< points to the coefficient array. The array is of length numTaps.*/
+          float32_t *pState;          /**< points to the state variable array. The array is of length numTaps+blockSize-1. */
+  } arm_fir_decimate_instance_f32;
+
+
+/**
+  @brief         Processing function for floating-point FIR decimator.
+  @param[in]     S         points to an instance of the floating-point FIR decimator structure
+  @param[in]     pSrc      points to the block of input data
+  @param[out]    pDst      points to the block of output data
+  @param[in]     blockSize number of samples to process
+ */
+void arm_fir_decimate_f32(
+  const arm_fir_decimate_instance_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize);
+
+
+/**
+  @brief         Initialization function for the floating-point FIR decimator.
+  @param[in,out] S          points to an instance of the floating-point FIR decimator structure
+  @param[in]     numTaps    number of coefficients in the filter
+  @param[in]     M          decimation factor
+  @param[in]     pCoeffs    points to the filter coefficients
+  @param[in]     pState     points to the state buffer
+  @param[in]     blockSize  number of input samples to process per call
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS      : Operation successful
+                   - \ref ARM_MATH_LENGTH_ERROR : <code>blockSize</code> is not a multiple of <code>M</code>
+ */
+arm_status arm_fir_decimate_init_f32(
+        arm_fir_decimate_instance_f32 * S,
+        uint16_t numTaps,
+        uint8_t M,
+  const float32_t * pCoeffs,
+        float32_t * pState,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the Q15 FIR decimator.
+   * @param[in]  S          points to an instance of the Q15 FIR decimator structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data
+   * @param[in]  blockSize  number of input samples to process per call.
+   */
+  void arm_fir_decimate_q15(
+  const arm_fir_decimate_instance_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the Q15 FIR decimator (fast variant) for Cortex-M3 and Cortex-M4.
+   * @param[in]  S          points to an instance of the Q15 FIR decimator structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data
+   * @param[in]  blockSize  number of input samples to process per call.
+   */
+  void arm_fir_decimate_fast_q15(
+  const arm_fir_decimate_instance_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the Q15 FIR decimator.
+   * @param[in,out] S          points to an instance of the Q15 FIR decimator structure.
+   * @param[in]     numTaps    number of coefficients in the filter.
+   * @param[in]     M          decimation factor.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     blockSize  number of input samples to process per call.
+   * @return    The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if
+   * <code>blockSize</code> is not a multiple of <code>M</code>.
+   */
+  arm_status arm_fir_decimate_init_q15(
+        arm_fir_decimate_instance_q15 * S,
+        uint16_t numTaps,
+        uint8_t M,
+  const q15_t * pCoeffs,
+        q15_t * pState,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the Q31 FIR decimator.
+   * @param[in]  S     points to an instance of the Q31 FIR decimator structure.
+   * @param[in]  pSrc  points to the block of input data.
+   * @param[out] pDst  points to the block of output data
+   * @param[in] blockSize number of input samples to process per call.
+   */
+  void arm_fir_decimate_q31(
+  const arm_fir_decimate_instance_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+  /**
+   * @brief Processing function for the Q31 FIR decimator (fast variant) for Cortex-M3 and Cortex-M4.
+   * @param[in]  S          points to an instance of the Q31 FIR decimator structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data
+   * @param[in]  blockSize  number of input samples to process per call.
+   */
+  void arm_fir_decimate_fast_q31(
+  const arm_fir_decimate_instance_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the Q31 FIR decimator.
+   * @param[in,out] S          points to an instance of the Q31 FIR decimator structure.
+   * @param[in]     numTaps    number of coefficients in the filter.
+   * @param[in]     M          decimation factor.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     blockSize  number of input samples to process per call.
+   * @return    The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if
+   * <code>blockSize</code> is not a multiple of <code>M</code>.
+   */
+  arm_status arm_fir_decimate_init_q31(
+        arm_fir_decimate_instance_q31 * S,
+        uint16_t numTaps,
+        uint8_t M,
+  const q31_t * pCoeffs,
+        q31_t * pState,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Instance structure for the Q15 FIR interpolator.
+   */
+  typedef struct
+  {
+        uint8_t L;                      /**< upsample factor. */
+        uint16_t phaseLength;           /**< length of each polyphase filter component. */
+  const q15_t *pCoeffs;                 /**< points to the coefficient array. The array is of length L*phaseLength. */
+        q15_t *pState;                  /**< points to the state variable array. The array is of length blockSize+phaseLength-1. */
+  } arm_fir_interpolate_instance_q15;
+
+  /**
+   * @brief Instance structure for the Q31 FIR interpolator.
+   */
+  typedef struct
+  {
+        uint8_t L;                      /**< upsample factor. */
+        uint16_t phaseLength;           /**< length of each polyphase filter component. */
+  const q31_t *pCoeffs;                 /**< points to the coefficient array. The array is of length L*phaseLength. */
+        q31_t *pState;                  /**< points to the state variable array. The array is of length blockSize+phaseLength-1. */
+  } arm_fir_interpolate_instance_q31;
+
+  /**
+   * @brief Instance structure for the floating-point FIR interpolator.
+   */
+  typedef struct
+  {
+        uint8_t L;                     /**< upsample factor. */
+        uint16_t phaseLength;          /**< length of each polyphase filter component. */
+  const float32_t *pCoeffs;            /**< points to the coefficient array. The array is of length L*phaseLength. */
+        float32_t *pState;             /**< points to the state variable array. The array is of length phaseLength+numTaps-1. */
+  } arm_fir_interpolate_instance_f32;
+
+
+  /**
+   * @brief Processing function for the Q15 FIR interpolator.
+   * @param[in]  S          points to an instance of the Q15 FIR interpolator structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of input samples to process per call.
+   */
+  void arm_fir_interpolate_q15(
+  const arm_fir_interpolate_instance_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the Q15 FIR interpolator.
+   * @param[in,out] S          points to an instance of the Q15 FIR interpolator structure.
+   * @param[in]     L          upsample factor.
+   * @param[in]     numTaps    number of filter coefficients in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficient buffer.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     blockSize  number of input samples to process per call.
+   * @return        The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if
+   * the filter length <code>numTaps</code> is not a multiple of the interpolation factor <code>L</code>.
+   */
+  arm_status arm_fir_interpolate_init_q15(
+        arm_fir_interpolate_instance_q15 * S,
+        uint8_t L,
+        uint16_t numTaps,
+  const q15_t * pCoeffs,
+        q15_t * pState,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the Q31 FIR interpolator.
+   * @param[in]  S          points to an instance of the Q15 FIR interpolator structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of input samples to process per call.
+   */
+  void arm_fir_interpolate_q31(
+  const arm_fir_interpolate_instance_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the Q31 FIR interpolator.
+   * @param[in,out] S          points to an instance of the Q31 FIR interpolator structure.
+   * @param[in]     L          upsample factor.
+   * @param[in]     numTaps    number of filter coefficients in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficient buffer.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     blockSize  number of input samples to process per call.
+   * @return        The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if
+   * the filter length <code>numTaps</code> is not a multiple of the interpolation factor <code>L</code>.
+   */
+  arm_status arm_fir_interpolate_init_q31(
+        arm_fir_interpolate_instance_q31 * S,
+        uint8_t L,
+        uint16_t numTaps,
+  const q31_t * pCoeffs,
+        q31_t * pState,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the floating-point FIR interpolator.
+   * @param[in]  S          points to an instance of the floating-point FIR interpolator structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of input samples to process per call.
+   */
+  void arm_fir_interpolate_f32(
+  const arm_fir_interpolate_instance_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the floating-point FIR interpolator.
+   * @param[in,out] S          points to an instance of the floating-point FIR interpolator structure.
+   * @param[in]     L          upsample factor.
+   * @param[in]     numTaps    number of filter coefficients in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficient buffer.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     blockSize  number of input samples to process per call.
+   * @return        The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if
+   * the filter length <code>numTaps</code> is not a multiple of the interpolation factor <code>L</code>.
+   */
+  arm_status arm_fir_interpolate_init_f32(
+        arm_fir_interpolate_instance_f32 * S,
+        uint8_t L,
+        uint16_t numTaps,
+  const float32_t * pCoeffs,
+        float32_t * pState,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Instance structure for the high precision Q31 Biquad cascade filter.
+   */
+  typedef struct
+  {
+          uint8_t numStages;       /**< number of 2nd order stages in the filter.  Overall order is 2*numStages. */
+          q63_t *pState;           /**< points to the array of state coefficients.  The array is of length 4*numStages. */
+    const q31_t *pCoeffs;          /**< points to the array of coefficients.  The array is of length 5*numStages. */
+          uint8_t postShift;       /**< additional shift, in bits, applied to each output sample. */
+  } arm_biquad_cas_df1_32x64_ins_q31;
+
+
+  /**
+   * @param[in]  S          points to an instance of the high precision Q31 Biquad cascade filter structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_biquad_cas_df1_32x64_q31(
+  const arm_biquad_cas_df1_32x64_ins_q31 * S,
+        q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @param[in,out] S          points to an instance of the high precision Q31 Biquad cascade filter structure.
+   * @param[in]     numStages  number of 2nd order stages in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     postShift  shift to be applied to the output. Varies according to the coefficients format
+   */
+  void arm_biquad_cas_df1_32x64_init_q31(
+        arm_biquad_cas_df1_32x64_ins_q31 * S,
+        uint8_t numStages,
+  const q31_t * pCoeffs,
+        q63_t * pState,
+        uint8_t postShift);
+
+
+  /**
+   * @brief Instance structure for the floating-point transposed direct form II Biquad cascade filter.
+   */
+  typedef struct
+  {
+          uint8_t numStages;         /**< number of 2nd order stages in the filter.  Overall order is 2*numStages. */
+          float32_t *pState;         /**< points to the array of state coefficients.  The array is of length 2*numStages. */
+    const float32_t *pCoeffs;        /**< points to the array of coefficients.  The array is of length 5*numStages. */
+  } arm_biquad_cascade_df2T_instance_f32;
+
+  /**
+   * @brief Instance structure for the floating-point transposed direct form II Biquad cascade filter.
+   */
+  typedef struct
+  {
+          uint8_t numStages;         /**< number of 2nd order stages in the filter.  Overall order is 2*numStages. */
+          float32_t *pState;         /**< points to the array of state coefficients.  The array is of length 4*numStages. */
+    const float32_t *pCoeffs;        /**< points to the array of coefficients.  The array is of length 5*numStages. */
+  } arm_biquad_cascade_stereo_df2T_instance_f32;
+
+  /**
+   * @brief Instance structure for the floating-point transposed direct form II Biquad cascade filter.
+   */
+  typedef struct
+  {
+          uint8_t numStages;         /**< number of 2nd order stages in the filter.  Overall order is 2*numStages. */
+          float64_t *pState;         /**< points to the array of state coefficients.  The array is of length 2*numStages. */
+          float64_t *pCoeffs;        /**< points to the array of coefficients.  The array is of length 5*numStages. */
+  } arm_biquad_cascade_df2T_instance_f64;
+
+
+  /**
+   * @brief Processing function for the floating-point transposed direct form II Biquad cascade filter.
+   * @param[in]  S          points to an instance of the filter data structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_biquad_cascade_df2T_f32(
+  const arm_biquad_cascade_df2T_instance_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the floating-point transposed direct form II Biquad cascade filter. 2 channels
+   * @param[in]  S          points to an instance of the filter data structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_biquad_cascade_stereo_df2T_f32(
+  const arm_biquad_cascade_stereo_df2T_instance_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the floating-point transposed direct form II Biquad cascade filter.
+   * @param[in]  S          points to an instance of the filter data structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_biquad_cascade_df2T_f64(
+  const arm_biquad_cascade_df2T_instance_f64 * S,
+        float64_t * pSrc,
+        float64_t * pDst,
+        uint32_t blockSize);
+
+
+#if defined(ARM_MATH_NEON) 
+void arm_biquad_cascade_df2T_compute_coefs_f32(
+  arm_biquad_cascade_df2T_instance_f32 * S,
+  uint8_t numStages,
+  float32_t * pCoeffs);
+#endif
+  /**
+   * @brief  Initialization function for the floating-point transposed direct form II Biquad cascade filter.
+   * @param[in,out] S          points to an instance of the filter data structure.
+   * @param[in]     numStages  number of 2nd order stages in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   */
+  void arm_biquad_cascade_df2T_init_f32(
+        arm_biquad_cascade_df2T_instance_f32 * S,
+        uint8_t numStages,
+  const float32_t * pCoeffs,
+        float32_t * pState);
+
+
+  /**
+   * @brief  Initialization function for the floating-point transposed direct form II Biquad cascade filter.
+   * @param[in,out] S          points to an instance of the filter data structure.
+   * @param[in]     numStages  number of 2nd order stages in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   */
+  void arm_biquad_cascade_stereo_df2T_init_f32(
+        arm_biquad_cascade_stereo_df2T_instance_f32 * S,
+        uint8_t numStages,
+  const float32_t * pCoeffs,
+        float32_t * pState);
+
+
+  /**
+   * @brief  Initialization function for the floating-point transposed direct form II Biquad cascade filter.
+   * @param[in,out] S          points to an instance of the filter data structure.
+   * @param[in]     numStages  number of 2nd order stages in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   */
+  void arm_biquad_cascade_df2T_init_f64(
+        arm_biquad_cascade_df2T_instance_f64 * S,
+        uint8_t numStages,
+        float64_t * pCoeffs,
+        float64_t * pState);
+
+
+  /**
+   * @brief Instance structure for the Q15 FIR lattice filter.
+   */
+  typedef struct
+  {
+          uint16_t numStages;                  /**< number of filter stages. */
+          q15_t *pState;                       /**< points to the state variable array. The array is of length numStages. */
+    const q15_t *pCoeffs;                      /**< points to the coefficient array. The array is of length numStages. */
+  } arm_fir_lattice_instance_q15;
+
+  /**
+   * @brief Instance structure for the Q31 FIR lattice filter.
+   */
+  typedef struct
+  {
+          uint16_t numStages;                  /**< number of filter stages. */
+          q31_t *pState;                       /**< points to the state variable array. The array is of length numStages. */
+    const q31_t *pCoeffs;                      /**< points to the coefficient array. The array is of length numStages. */
+  } arm_fir_lattice_instance_q31;
+
+  /**
+   * @brief Instance structure for the floating-point FIR lattice filter.
+   */
+  typedef struct
+  {
+          uint16_t numStages;                  /**< number of filter stages. */
+          float32_t *pState;                   /**< points to the state variable array. The array is of length numStages. */
+    const float32_t *pCoeffs;                  /**< points to the coefficient array. The array is of length numStages. */
+  } arm_fir_lattice_instance_f32;
+
+
+  /**
+   * @brief Initialization function for the Q15 FIR lattice filter.
+   * @param[in] S          points to an instance of the Q15 FIR lattice structure.
+   * @param[in] numStages  number of filter stages.
+   * @param[in] pCoeffs    points to the coefficient buffer.  The array is of length numStages.
+   * @param[in] pState     points to the state buffer.  The array is of length numStages.
+   */
+  void arm_fir_lattice_init_q15(
+        arm_fir_lattice_instance_q15 * S,
+        uint16_t numStages,
+  const q15_t * pCoeffs,
+        q15_t * pState);
+
+
+  /**
+   * @brief Processing function for the Q15 FIR lattice filter.
+   * @param[in]  S          points to an instance of the Q15 FIR lattice structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_fir_lattice_q15(
+  const arm_fir_lattice_instance_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Initialization function for the Q31 FIR lattice filter.
+   * @param[in] S          points to an instance of the Q31 FIR lattice structure.
+   * @param[in] numStages  number of filter stages.
+   * @param[in] pCoeffs    points to the coefficient buffer.  The array is of length numStages.
+   * @param[in] pState     points to the state buffer.   The array is of length numStages.
+   */
+  void arm_fir_lattice_init_q31(
+        arm_fir_lattice_instance_q31 * S,
+        uint16_t numStages,
+  const q31_t * pCoeffs,
+        q31_t * pState);
+
+
+  /**
+   * @brief Processing function for the Q31 FIR lattice filter.
+   * @param[in]  S          points to an instance of the Q31 FIR lattice structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_fir_lattice_q31(
+  const arm_fir_lattice_instance_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+
+/**
+ * @brief Initialization function for the floating-point FIR lattice filter.
+ * @param[in] S          points to an instance of the floating-point FIR lattice structure.
+ * @param[in] numStages  number of filter stages.
+ * @param[in] pCoeffs    points to the coefficient buffer.  The array is of length numStages.
+ * @param[in] pState     points to the state buffer.  The array is of length numStages.
+ */
+  void arm_fir_lattice_init_f32(
+        arm_fir_lattice_instance_f32 * S,
+        uint16_t numStages,
+  const float32_t * pCoeffs,
+        float32_t * pState);
+
+
+  /**
+   * @brief Processing function for the floating-point FIR lattice filter.
+   * @param[in]  S          points to an instance of the floating-point FIR lattice structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_fir_lattice_f32(
+  const arm_fir_lattice_instance_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Instance structure for the Q15 IIR lattice filter.
+   */
+  typedef struct
+  {
+          uint16_t numStages;                  /**< number of stages in the filter. */
+          q15_t *pState;                       /**< points to the state variable array. The array is of length numStages+blockSize. */
+          q15_t *pkCoeffs;                     /**< points to the reflection coefficient array. The array is of length numStages. */
+          q15_t *pvCoeffs;                     /**< points to the ladder coefficient array. The array is of length numStages+1. */
+  } arm_iir_lattice_instance_q15;
+
+  /**
+   * @brief Instance structure for the Q31 IIR lattice filter.
+   */
+  typedef struct
+  {
+          uint16_t numStages;                  /**< number of stages in the filter. */
+          q31_t *pState;                       /**< points to the state variable array. The array is of length numStages+blockSize. */
+          q31_t *pkCoeffs;                     /**< points to the reflection coefficient array. The array is of length numStages. */
+          q31_t *pvCoeffs;                     /**< points to the ladder coefficient array. The array is of length numStages+1. */
+  } arm_iir_lattice_instance_q31;
+
+  /**
+   * @brief Instance structure for the floating-point IIR lattice filter.
+   */
+  typedef struct
+  {
+          uint16_t numStages;                  /**< number of stages in the filter. */
+          float32_t *pState;                   /**< points to the state variable array. The array is of length numStages+blockSize. */
+          float32_t *pkCoeffs;                 /**< points to the reflection coefficient array. The array is of length numStages. */
+          float32_t *pvCoeffs;                 /**< points to the ladder coefficient array. The array is of length numStages+1. */
+  } arm_iir_lattice_instance_f32;
+
+
+  /**
+   * @brief Processing function for the floating-point IIR lattice filter.
+   * @param[in]  S          points to an instance of the floating-point IIR lattice structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_iir_lattice_f32(
+  const arm_iir_lattice_instance_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Initialization function for the floating-point IIR lattice filter.
+   * @param[in] S          points to an instance of the floating-point IIR lattice structure.
+   * @param[in] numStages  number of stages in the filter.
+   * @param[in] pkCoeffs   points to the reflection coefficient buffer.  The array is of length numStages.
+   * @param[in] pvCoeffs   points to the ladder coefficient buffer.  The array is of length numStages+1.
+   * @param[in] pState     points to the state buffer.  The array is of length numStages+blockSize-1.
+   * @param[in] blockSize  number of samples to process.
+   */
+  void arm_iir_lattice_init_f32(
+        arm_iir_lattice_instance_f32 * S,
+        uint16_t numStages,
+        float32_t * pkCoeffs,
+        float32_t * pvCoeffs,
+        float32_t * pState,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the Q31 IIR lattice filter.
+   * @param[in]  S          points to an instance of the Q31 IIR lattice structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_iir_lattice_q31(
+  const arm_iir_lattice_instance_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Initialization function for the Q31 IIR lattice filter.
+   * @param[in] S          points to an instance of the Q31 IIR lattice structure.
+   * @param[in] numStages  number of stages in the filter.
+   * @param[in] pkCoeffs   points to the reflection coefficient buffer.  The array is of length numStages.
+   * @param[in] pvCoeffs   points to the ladder coefficient buffer.  The array is of length numStages+1.
+   * @param[in] pState     points to the state buffer.  The array is of length numStages+blockSize.
+   * @param[in] blockSize  number of samples to process.
+   */
+  void arm_iir_lattice_init_q31(
+        arm_iir_lattice_instance_q31 * S,
+        uint16_t numStages,
+        q31_t * pkCoeffs,
+        q31_t * pvCoeffs,
+        q31_t * pState,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the Q15 IIR lattice filter.
+   * @param[in]  S          points to an instance of the Q15 IIR lattice structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_iir_lattice_q15(
+  const arm_iir_lattice_instance_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize);
+
+
+/**
+ * @brief Initialization function for the Q15 IIR lattice filter.
+ * @param[in] S          points to an instance of the fixed-point Q15 IIR lattice structure.
+ * @param[in] numStages  number of stages in the filter.
+ * @param[in] pkCoeffs   points to reflection coefficient buffer.  The array is of length numStages.
+ * @param[in] pvCoeffs   points to ladder coefficient buffer.  The array is of length numStages+1.
+ * @param[in] pState     points to state buffer.  The array is of length numStages+blockSize.
+ * @param[in] blockSize  number of samples to process per call.
+ */
+  void arm_iir_lattice_init_q15(
+        arm_iir_lattice_instance_q15 * S,
+        uint16_t numStages,
+        q15_t * pkCoeffs,
+        q15_t * pvCoeffs,
+        q15_t * pState,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Instance structure for the floating-point LMS filter.
+   */
+  typedef struct
+  {
+          uint16_t numTaps;    /**< number of coefficients in the filter. */
+          float32_t *pState;   /**< points to the state variable array. The array is of length numTaps+blockSize-1. */
+          float32_t *pCoeffs;  /**< points to the coefficient array. The array is of length numTaps. */
+          float32_t mu;        /**< step size that controls filter coefficient updates. */
+  } arm_lms_instance_f32;
+
+
+  /**
+   * @brief Processing function for floating-point LMS filter.
+   * @param[in]  S          points to an instance of the floating-point LMS filter structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[in]  pRef       points to the block of reference data.
+   * @param[out] pOut       points to the block of output data.
+   * @param[out] pErr       points to the block of error data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_lms_f32(
+  const arm_lms_instance_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pRef,
+        float32_t * pOut,
+        float32_t * pErr,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Initialization function for floating-point LMS filter.
+   * @param[in] S          points to an instance of the floating-point LMS filter structure.
+   * @param[in] numTaps    number of filter coefficients.
+   * @param[in] pCoeffs    points to the coefficient buffer.
+   * @param[in] pState     points to state buffer.
+   * @param[in] mu         step size that controls filter coefficient updates.
+   * @param[in] blockSize  number of samples to process.
+   */
+  void arm_lms_init_f32(
+        arm_lms_instance_f32 * S,
+        uint16_t numTaps,
+        float32_t * pCoeffs,
+        float32_t * pState,
+        float32_t mu,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Instance structure for the Q15 LMS filter.
+   */
+  typedef struct
+  {
+          uint16_t numTaps;    /**< number of coefficients in the filter. */
+          q15_t *pState;       /**< points to the state variable array. The array is of length numTaps+blockSize-1. */
+          q15_t *pCoeffs;      /**< points to the coefficient array. The array is of length numTaps. */
+          q15_t mu;            /**< step size that controls filter coefficient updates. */
+          uint32_t postShift;  /**< bit shift applied to coefficients. */
+  } arm_lms_instance_q15;
+
+
+  /**
+   * @brief Initialization function for the Q15 LMS filter.
+   * @param[in] S          points to an instance of the Q15 LMS filter structure.
+   * @param[in] numTaps    number of filter coefficients.
+   * @param[in] pCoeffs    points to the coefficient buffer.
+   * @param[in] pState     points to the state buffer.
+   * @param[in] mu         step size that controls filter coefficient updates.
+   * @param[in] blockSize  number of samples to process.
+   * @param[in] postShift  bit shift applied to coefficients.
+   */
+  void arm_lms_init_q15(
+        arm_lms_instance_q15 * S,
+        uint16_t numTaps,
+        q15_t * pCoeffs,
+        q15_t * pState,
+        q15_t mu,
+        uint32_t blockSize,
+        uint32_t postShift);
+
+
+  /**
+   * @brief Processing function for Q15 LMS filter.
+   * @param[in]  S          points to an instance of the Q15 LMS filter structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[in]  pRef       points to the block of reference data.
+   * @param[out] pOut       points to the block of output data.
+   * @param[out] pErr       points to the block of error data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_lms_q15(
+  const arm_lms_instance_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pRef,
+        q15_t * pOut,
+        q15_t * pErr,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Instance structure for the Q31 LMS filter.
+   */
+  typedef struct
+  {
+          uint16_t numTaps;    /**< number of coefficients in the filter. */
+          q31_t *pState;       /**< points to the state variable array. The array is of length numTaps+blockSize-1. */
+          q31_t *pCoeffs;      /**< points to the coefficient array. The array is of length numTaps. */
+          q31_t mu;            /**< step size that controls filter coefficient updates. */
+          uint32_t postShift;  /**< bit shift applied to coefficients. */
+  } arm_lms_instance_q31;
+
+
+  /**
+   * @brief Processing function for Q31 LMS filter.
+   * @param[in]  S          points to an instance of the Q15 LMS filter structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[in]  pRef       points to the block of reference data.
+   * @param[out] pOut       points to the block of output data.
+   * @param[out] pErr       points to the block of error data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_lms_q31(
+  const arm_lms_instance_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pRef,
+        q31_t * pOut,
+        q31_t * pErr,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Initialization function for Q31 LMS filter.
+   * @param[in] S          points to an instance of the Q31 LMS filter structure.
+   * @param[in] numTaps    number of filter coefficients.
+   * @param[in] pCoeffs    points to coefficient buffer.
+   * @param[in] pState     points to state buffer.
+   * @param[in] mu         step size that controls filter coefficient updates.
+   * @param[in] blockSize  number of samples to process.
+   * @param[in] postShift  bit shift applied to coefficients.
+   */
+  void arm_lms_init_q31(
+        arm_lms_instance_q31 * S,
+        uint16_t numTaps,
+        q31_t * pCoeffs,
+        q31_t * pState,
+        q31_t mu,
+        uint32_t blockSize,
+        uint32_t postShift);
+
+
+  /**
+   * @brief Instance structure for the floating-point normalized LMS filter.
+   */
+  typedef struct
+  {
+          uint16_t numTaps;     /**< number of coefficients in the filter. */
+          float32_t *pState;    /**< points to the state variable array. The array is of length numTaps+blockSize-1. */
+          float32_t *pCoeffs;   /**< points to the coefficient array. The array is of length numTaps. */
+          float32_t mu;         /**< step size that control filter coefficient updates. */
+          float32_t energy;     /**< saves previous frame energy. */
+          float32_t x0;         /**< saves previous input sample. */
+  } arm_lms_norm_instance_f32;
+
+
+  /**
+   * @brief Processing function for floating-point normalized LMS filter.
+   * @param[in]  S          points to an instance of the floating-point normalized LMS filter structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[in]  pRef       points to the block of reference data.
+   * @param[out] pOut       points to the block of output data.
+   * @param[out] pErr       points to the block of error data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_lms_norm_f32(
+        arm_lms_norm_instance_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pRef,
+        float32_t * pOut,
+        float32_t * pErr,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Initialization function for floating-point normalized LMS filter.
+   * @param[in] S          points to an instance of the floating-point LMS filter structure.
+   * @param[in] numTaps    number of filter coefficients.
+   * @param[in] pCoeffs    points to coefficient buffer.
+   * @param[in] pState     points to state buffer.
+   * @param[in] mu         step size that controls filter coefficient updates.
+   * @param[in] blockSize  number of samples to process.
+   */
+  void arm_lms_norm_init_f32(
+        arm_lms_norm_instance_f32 * S,
+        uint16_t numTaps,
+        float32_t * pCoeffs,
+        float32_t * pState,
+        float32_t mu,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Instance structure for the Q31 normalized LMS filter.
+   */
+  typedef struct
+  {
+          uint16_t numTaps;     /**< number of coefficients in the filter. */
+          q31_t *pState;        /**< points to the state variable array. The array is of length numTaps+blockSize-1. */
+          q31_t *pCoeffs;       /**< points to the coefficient array. The array is of length numTaps. */
+          q31_t mu;             /**< step size that controls filter coefficient updates. */
+          uint8_t postShift;    /**< bit shift applied to coefficients. */
+    const q31_t *recipTable;    /**< points to the reciprocal initial value table. */
+          q31_t energy;         /**< saves previous frame energy. */
+          q31_t x0;             /**< saves previous input sample. */
+  } arm_lms_norm_instance_q31;
+
+
+  /**
+   * @brief Processing function for Q31 normalized LMS filter.
+   * @param[in]  S          points to an instance of the Q31 normalized LMS filter structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[in]  pRef       points to the block of reference data.
+   * @param[out] pOut       points to the block of output data.
+   * @param[out] pErr       points to the block of error data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_lms_norm_q31(
+        arm_lms_norm_instance_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pRef,
+        q31_t * pOut,
+        q31_t * pErr,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Initialization function for Q31 normalized LMS filter.
+   * @param[in] S          points to an instance of the Q31 normalized LMS filter structure.
+   * @param[in] numTaps    number of filter coefficients.
+   * @param[in] pCoeffs    points to coefficient buffer.
+   * @param[in] pState     points to state buffer.
+   * @param[in] mu         step size that controls filter coefficient updates.
+   * @param[in] blockSize  number of samples to process.
+   * @param[in] postShift  bit shift applied to coefficients.
+   */
+  void arm_lms_norm_init_q31(
+        arm_lms_norm_instance_q31 * S,
+        uint16_t numTaps,
+        q31_t * pCoeffs,
+        q31_t * pState,
+        q31_t mu,
+        uint32_t blockSize,
+        uint8_t postShift);
+
+
+  /**
+   * @brief Instance structure for the Q15 normalized LMS filter.
+   */
+  typedef struct
+  {
+          uint16_t numTaps;     /**< Number of coefficients in the filter. */
+          q15_t *pState;        /**< points to the state variable array. The array is of length numTaps+blockSize-1. */
+          q15_t *pCoeffs;       /**< points to the coefficient array. The array is of length numTaps. */
+          q15_t mu;             /**< step size that controls filter coefficient updates. */
+          uint8_t postShift;    /**< bit shift applied to coefficients. */
+    const q15_t *recipTable;    /**< Points to the reciprocal initial value table. */
+          q15_t energy;         /**< saves previous frame energy. */
+          q15_t x0;             /**< saves previous input sample. */
+  } arm_lms_norm_instance_q15;
+
+
+  /**
+   * @brief Processing function for Q15 normalized LMS filter.
+   * @param[in]  S          points to an instance of the Q15 normalized LMS filter structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[in]  pRef       points to the block of reference data.
+   * @param[out] pOut       points to the block of output data.
+   * @param[out] pErr       points to the block of error data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_lms_norm_q15(
+        arm_lms_norm_instance_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pRef,
+        q15_t * pOut,
+        q15_t * pErr,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Initialization function for Q15 normalized LMS filter.
+   * @param[in] S          points to an instance of the Q15 normalized LMS filter structure.
+   * @param[in] numTaps    number of filter coefficients.
+   * @param[in] pCoeffs    points to coefficient buffer.
+   * @param[in] pState     points to state buffer.
+   * @param[in] mu         step size that controls filter coefficient updates.
+   * @param[in] blockSize  number of samples to process.
+   * @param[in] postShift  bit shift applied to coefficients.
+   */
+  void arm_lms_norm_init_q15(
+        arm_lms_norm_instance_q15 * S,
+        uint16_t numTaps,
+        q15_t * pCoeffs,
+        q15_t * pState,
+        q15_t mu,
+        uint32_t blockSize,
+        uint8_t postShift);
+
+
+  /**
+   * @brief Correlation of floating-point sequences.
+   * @param[in]  pSrcA    points to the first input sequence.
+   * @param[in]  srcALen  length of the first input sequence.
+   * @param[in]  pSrcB    points to the second input sequence.
+   * @param[in]  srcBLen  length of the second input sequence.
+   * @param[out] pDst     points to the block of output data  Length 2 * max(srcALen, srcBLen) - 1.
+   */
+  void arm_correlate_f32(
+  const float32_t * pSrcA,
+        uint32_t srcALen,
+  const float32_t * pSrcB,
+        uint32_t srcBLen,
+        float32_t * pDst);
+
+
+/**
+ @brief Correlation of Q15 sequences
+ @param[in]  pSrcA     points to the first input sequence
+ @param[in]  srcALen   length of the first input sequence
+ @param[in]  pSrcB     points to the second input sequence
+ @param[in]  srcBLen   length of the second input sequence
+ @param[out] pDst      points to the block of output data  Length 2 * max(srcALen, srcBLen) - 1.
+ @param[in]  pScratch  points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+*/
+void arm_correlate_opt_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst,
+        q15_t * pScratch);
+
+
+/**
+  @brief Correlation of Q15 sequences.
+  @param[in]  pSrcA    points to the first input sequence
+  @param[in]  srcALen  length of the first input sequence
+  @param[in]  pSrcB    points to the second input sequence
+  @param[in]  srcBLen  length of the second input sequence
+  @param[out] pDst     points to the block of output data  Length 2 * max(srcALen, srcBLen) - 1.
+ */
+  void arm_correlate_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst);
+
+
+/**
+  @brief         Correlation of Q15 sequences (fast version).
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written.  Length 2 * max(srcALen, srcBLen) - 1.
+  @return        none
+ */
+void arm_correlate_fast_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst);
+
+
+/**
+  @brief Correlation of Q15 sequences (fast version).
+  @param[in]  pSrcA     points to the first input sequence.
+  @param[in]  srcALen   length of the first input sequence.
+  @param[in]  pSrcB     points to the second input sequence.
+  @param[in]  srcBLen   length of the second input sequence.
+  @param[out] pDst      points to the block of output data  Length 2 * max(srcALen, srcBLen) - 1.
+  @param[in]  pScratch  points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+ */
+void arm_correlate_fast_opt_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst,
+        q15_t * pScratch);
+
+
+  /**
+   * @brief Correlation of Q31 sequences.
+   * @param[in]  pSrcA    points to the first input sequence.
+   * @param[in]  srcALen  length of the first input sequence.
+   * @param[in]  pSrcB    points to the second input sequence.
+   * @param[in]  srcBLen  length of the second input sequence.
+   * @param[out] pDst     points to the block of output data  Length 2 * max(srcALen, srcBLen) - 1.
+   */
+  void arm_correlate_q31(
+  const q31_t * pSrcA,
+        uint32_t srcALen,
+  const q31_t * pSrcB,
+        uint32_t srcBLen,
+        q31_t * pDst);
+
+
+/**
+  @brief Correlation of Q31 sequences (fast version).
+  @param[in]  pSrcA    points to the first input sequence
+  @param[in]  srcALen  length of the first input sequence
+  @param[in]  pSrcB    points to the second input sequence
+  @param[in]  srcBLen  length of the second input sequence
+  @param[out] pDst     points to the block of output data  Length 2 * max(srcALen, srcBLen) - 1.
+ */
+void arm_correlate_fast_q31(
+  const q31_t * pSrcA,
+        uint32_t srcALen,
+  const q31_t * pSrcB,
+        uint32_t srcBLen,
+        q31_t * pDst);
+
+
+ /**
+   * @brief Correlation of Q7 sequences.
+   * @param[in]  pSrcA      points to the first input sequence.
+   * @param[in]  srcALen    length of the first input sequence.
+   * @param[in]  pSrcB      points to the second input sequence.
+   * @param[in]  srcBLen    length of the second input sequence.
+   * @param[out] pDst       points to the block of output data  Length 2 * max(srcALen, srcBLen) - 1.
+   * @param[in]  pScratch1  points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+   * @param[in]  pScratch2  points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen).
+   */
+  void arm_correlate_opt_q7(
+  const q7_t * pSrcA,
+        uint32_t srcALen,
+  const q7_t * pSrcB,
+        uint32_t srcBLen,
+        q7_t * pDst,
+        q15_t * pScratch1,
+        q15_t * pScratch2);
+
+
+  /**
+   * @brief Correlation of Q7 sequences.
+   * @param[in]  pSrcA    points to the first input sequence.
+   * @param[in]  srcALen  length of the first input sequence.
+   * @param[in]  pSrcB    points to the second input sequence.
+   * @param[in]  srcBLen  length of the second input sequence.
+   * @param[out] pDst     points to the block of output data  Length 2 * max(srcALen, srcBLen) - 1.
+   */
+  void arm_correlate_q7(
+  const q7_t * pSrcA,
+        uint32_t srcALen,
+  const q7_t * pSrcB,
+        uint32_t srcBLen,
+        q7_t * pDst);
+
+
+  /**
+   * @brief Instance structure for the floating-point sparse FIR filter.
+   */
+  typedef struct
+  {
+          uint16_t numTaps;             /**< number of coefficients in the filter. */
+          uint16_t stateIndex;          /**< state buffer index.  Points to the oldest sample in the state buffer. */
+          float32_t *pState;            /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */
+    const float32_t *pCoeffs;           /**< points to the coefficient array. The array is of length numTaps.*/
+          uint16_t maxDelay;            /**< maximum offset specified by the pTapDelay array. */
+          int32_t *pTapDelay;           /**< points to the array of delay values.  The array is of length numTaps. */
+  } arm_fir_sparse_instance_f32;
+
+  /**
+   * @brief Instance structure for the Q31 sparse FIR filter.
+   */
+  typedef struct
+  {
+          uint16_t numTaps;             /**< number of coefficients in the filter. */
+          uint16_t stateIndex;          /**< state buffer index.  Points to the oldest sample in the state buffer. */
+          q31_t *pState;                /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */
+    const q31_t *pCoeffs;               /**< points to the coefficient array. The array is of length numTaps.*/
+          uint16_t maxDelay;            /**< maximum offset specified by the pTapDelay array. */
+          int32_t *pTapDelay;           /**< points to the array of delay values.  The array is of length numTaps. */
+  } arm_fir_sparse_instance_q31;
+
+  /**
+   * @brief Instance structure for the Q15 sparse FIR filter.
+   */
+  typedef struct
+  {
+          uint16_t numTaps;             /**< number of coefficients in the filter. */
+          uint16_t stateIndex;          /**< state buffer index.  Points to the oldest sample in the state buffer. */
+          q15_t *pState;                /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */
+    const q15_t *pCoeffs;               /**< points to the coefficient array. The array is of length numTaps.*/
+          uint16_t maxDelay;            /**< maximum offset specified by the pTapDelay array. */
+          int32_t *pTapDelay;           /**< points to the array of delay values.  The array is of length numTaps. */
+  } arm_fir_sparse_instance_q15;
+
+  /**
+   * @brief Instance structure for the Q7 sparse FIR filter.
+   */
+  typedef struct
+  {
+          uint16_t numTaps;             /**< number of coefficients in the filter. */
+          uint16_t stateIndex;          /**< state buffer index.  Points to the oldest sample in the state buffer. */
+          q7_t *pState;                 /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */
+    const q7_t *pCoeffs;                /**< points to the coefficient array. The array is of length numTaps.*/
+          uint16_t maxDelay;            /**< maximum offset specified by the pTapDelay array. */
+          int32_t *pTapDelay;           /**< points to the array of delay values.  The array is of length numTaps. */
+  } arm_fir_sparse_instance_q7;
+
+
+  /**
+   * @brief Processing function for the floating-point sparse FIR filter.
+   * @param[in]  S           points to an instance of the floating-point sparse FIR structure.
+   * @param[in]  pSrc        points to the block of input data.
+   * @param[out] pDst        points to the block of output data
+   * @param[in]  pScratchIn  points to a temporary buffer of size blockSize.
+   * @param[in]  blockSize   number of input samples to process per call.
+   */
+  void arm_fir_sparse_f32(
+        arm_fir_sparse_instance_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pDst,
+        float32_t * pScratchIn,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the floating-point sparse FIR filter.
+   * @param[in,out] S          points to an instance of the floating-point sparse FIR structure.
+   * @param[in]     numTaps    number of nonzero coefficients in the filter.
+   * @param[in]     pCoeffs    points to the array of filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     pTapDelay  points to the array of offset times.
+   * @param[in]     maxDelay   maximum offset time supported.
+   * @param[in]     blockSize  number of samples that will be processed per block.
+   */
+  void arm_fir_sparse_init_f32(
+        arm_fir_sparse_instance_f32 * S,
+        uint16_t numTaps,
+  const float32_t * pCoeffs,
+        float32_t * pState,
+        int32_t * pTapDelay,
+        uint16_t maxDelay,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the Q31 sparse FIR filter.
+   * @param[in]  S           points to an instance of the Q31 sparse FIR structure.
+   * @param[in]  pSrc        points to the block of input data.
+   * @param[out] pDst        points to the block of output data
+   * @param[in]  pScratchIn  points to a temporary buffer of size blockSize.
+   * @param[in]  blockSize   number of input samples to process per call.
+   */
+  void arm_fir_sparse_q31(
+        arm_fir_sparse_instance_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pDst,
+        q31_t * pScratchIn,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the Q31 sparse FIR filter.
+   * @param[in,out] S          points to an instance of the Q31 sparse FIR structure.
+   * @param[in]     numTaps    number of nonzero coefficients in the filter.
+   * @param[in]     pCoeffs    points to the array of filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     pTapDelay  points to the array of offset times.
+   * @param[in]     maxDelay   maximum offset time supported.
+   * @param[in]     blockSize  number of samples that will be processed per block.
+   */
+  void arm_fir_sparse_init_q31(
+        arm_fir_sparse_instance_q31 * S,
+        uint16_t numTaps,
+  const q31_t * pCoeffs,
+        q31_t * pState,
+        int32_t * pTapDelay,
+        uint16_t maxDelay,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the Q15 sparse FIR filter.
+   * @param[in]  S            points to an instance of the Q15 sparse FIR structure.
+   * @param[in]  pSrc         points to the block of input data.
+   * @param[out] pDst         points to the block of output data
+   * @param[in]  pScratchIn   points to a temporary buffer of size blockSize.
+   * @param[in]  pScratchOut  points to a temporary buffer of size blockSize.
+   * @param[in]  blockSize    number of input samples to process per call.
+   */
+  void arm_fir_sparse_q15(
+        arm_fir_sparse_instance_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pDst,
+        q15_t * pScratchIn,
+        q31_t * pScratchOut,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the Q15 sparse FIR filter.
+   * @param[in,out] S          points to an instance of the Q15 sparse FIR structure.
+   * @param[in]     numTaps    number of nonzero coefficients in the filter.
+   * @param[in]     pCoeffs    points to the array of filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     pTapDelay  points to the array of offset times.
+   * @param[in]     maxDelay   maximum offset time supported.
+   * @param[in]     blockSize  number of samples that will be processed per block.
+   */
+  void arm_fir_sparse_init_q15(
+        arm_fir_sparse_instance_q15 * S,
+        uint16_t numTaps,
+  const q15_t * pCoeffs,
+        q15_t * pState,
+        int32_t * pTapDelay,
+        uint16_t maxDelay,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the Q7 sparse FIR filter.
+   * @param[in]  S            points to an instance of the Q7 sparse FIR structure.
+   * @param[in]  pSrc         points to the block of input data.
+   * @param[out] pDst         points to the block of output data
+   * @param[in]  pScratchIn   points to a temporary buffer of size blockSize.
+   * @param[in]  pScratchOut  points to a temporary buffer of size blockSize.
+   * @param[in]  blockSize    number of input samples to process per call.
+   */
+  void arm_fir_sparse_q7(
+        arm_fir_sparse_instance_q7 * S,
+  const q7_t * pSrc,
+        q7_t * pDst,
+        q7_t * pScratchIn,
+        q31_t * pScratchOut,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the Q7 sparse FIR filter.
+   * @param[in,out] S          points to an instance of the Q7 sparse FIR structure.
+   * @param[in]     numTaps    number of nonzero coefficients in the filter.
+   * @param[in]     pCoeffs    points to the array of filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     pTapDelay  points to the array of offset times.
+   * @param[in]     maxDelay   maximum offset time supported.
+   * @param[in]     blockSize  number of samples that will be processed per block.
+   */
+  void arm_fir_sparse_init_q7(
+        arm_fir_sparse_instance_q7 * S,
+        uint16_t numTaps,
+  const q7_t * pCoeffs,
+        q7_t * pState,
+        int32_t * pTapDelay,
+        uint16_t maxDelay,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Floating-point sin_cos function.
+   * @param[in]  theta   input value in degrees
+   * @param[out] pSinVal  points to the processed sine output.
+   * @param[out] pCosVal  points to the processed cos output.
+   */
+  void arm_sin_cos_f32(
+        float32_t theta,
+        float32_t * pSinVal,
+        float32_t * pCosVal);
+
+
+  /**
+   * @brief  Q31 sin_cos function.
+   * @param[in]  theta    scaled input value in degrees
+   * @param[out] pSinVal  points to the processed sine output.
+   * @param[out] pCosVal  points to the processed cosine output.
+   */
+  void arm_sin_cos_q31(
+        q31_t theta,
+        q31_t * pSinVal,
+        q31_t * pCosVal);
+
+
+  /**
+   * @brief  Floating-point complex conjugate.
+   * @param[in]  pSrc        points to the input vector
+   * @param[out] pDst        points to the output vector
+   * @param[in]  numSamples  number of complex samples in each vector
+   */
+  void arm_cmplx_conj_f32(
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t numSamples);
+
+  /**
+   * @brief  Q31 complex conjugate.
+   * @param[in]  pSrc        points to the input vector
+   * @param[out] pDst        points to the output vector
+   * @param[in]  numSamples  number of complex samples in each vector
+   */
+  void arm_cmplx_conj_q31(
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t numSamples);
+
+
+  /**
+   * @brief  Q15 complex conjugate.
+   * @param[in]  pSrc        points to the input vector
+   * @param[out] pDst        points to the output vector
+   * @param[in]  numSamples  number of complex samples in each vector
+   */
+  void arm_cmplx_conj_q15(
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t numSamples);
+
+
+  /**
+   * @brief  Floating-point complex magnitude squared
+   * @param[in]  pSrc        points to the complex input vector
+   * @param[out] pDst        points to the real output vector
+   * @param[in]  numSamples  number of complex samples in the input vector
+   */
+  void arm_cmplx_mag_squared_f32(
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t numSamples);
+
+
+  /**
+   * @brief  Q31 complex magnitude squared
+   * @param[in]  pSrc        points to the complex input vector
+   * @param[out] pDst        points to the real output vector
+   * @param[in]  numSamples  number of complex samples in the input vector
+   */
+  void arm_cmplx_mag_squared_q31(
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t numSamples);
+
+
+  /**
+   * @brief  Q15 complex magnitude squared
+   * @param[in]  pSrc        points to the complex input vector
+   * @param[out] pDst        points to the real output vector
+   * @param[in]  numSamples  number of complex samples in the input vector
+   */
+  void arm_cmplx_mag_squared_q15(
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t numSamples);
+
+
+ /**
+   * @ingroup groupController
+   */
+
+  /**
+   * @defgroup PID PID Motor Control
+   *
+   * A Proportional Integral Derivative (PID) controller is a generic feedback control
+   * loop mechanism widely used in industrial control systems.
+   * A PID controller is the most commonly used type of feedback controller.
+   *
+   * This set of functions implements (PID) controllers
+   * for Q15, Q31, and floating-point data types.  The functions operate on a single sample
+   * of data and each call to the function returns a single processed value.
+   * <code>S</code> points to an instance of the PID control data structure.  <code>in</code>
+   * is the input sample value. The functions return the output value.
+   *
+   * \par Algorithm:
+   * <pre>
+   *    y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]
+   *    A0 = Kp + Ki + Kd
+   *    A1 = (-Kp ) - (2 * Kd )
+   *    A2 = Kd
+   * </pre>
+   *
+   * \par
+   * where \c Kp is proportional constant, \c Ki is Integral constant and \c Kd is Derivative constant
+   *
+   * \par
+   * \image html PID.gif "Proportional Integral Derivative Controller"
+   *
+   * \par
+   * The PID controller calculates an "error" value as the difference between
+   * the measured output and the reference input.
+   * The controller attempts to minimize the error by adjusting the process control inputs.
+   * The proportional value determines the reaction to the current error,
+   * the integral value determines the reaction based on the sum of recent errors,
+   * and the derivative value determines the reaction based on the rate at which the error has been changing.
+   *
+   * \par Instance Structure
+   * The Gains A0, A1, A2 and state variables for a PID controller are stored together in an instance data structure.
+   * A separate instance structure must be defined for each PID Controller.
+   * There are separate instance structure declarations for each of the 3 supported data types.
+   *
+   * \par Reset Functions
+   * There is also an associated reset function for each data type which clears the state array.
+   *
+   * \par Initialization Functions
+   * There is also an associated initialization function for each data type.
+   * The initialization function performs the following operations:
+   * - Initializes the Gains A0, A1, A2 from Kp,Ki, Kd gains.
+   * - Zeros out the values in the state buffer.
+   *
+   * \par
+   * Instance structure cannot be placed into a const data section and it is recommended to use the initialization function.
+   *
+   * \par Fixed-Point Behavior
+   * Care must be taken when using the fixed-point versions of the PID Controller functions.
+   * In particular, the overflow and saturation behavior of the accumulator used in each function must be considered.
+   * Refer to the function specific documentation below for usage guidelines.
+   */
+
+  /**
+   * @addtogroup PID
+   * @{
+   */
+
+  /**
+   * @brief         Process function for the floating-point PID Control.
+   * @param[in,out] S   is an instance of the floating-point PID Control structure
+   * @param[in]     in  input sample to process
+   * @return        processed output sample.
+   */
+  __STATIC_FORCEINLINE float32_t arm_pid_f32(
+  arm_pid_instance_f32 * S,
+  float32_t in)
+  {
+    float32_t out;
+
+    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
+    out = (S->A0 * in) +
+      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
+
+    /* Update state */
+    S->state[1] = S->state[0];
+    S->state[0] = in;
+    S->state[2] = out;
+
+    /* return to application */
+    return (out);
+
+  }
+
+/**
+  @brief         Process function for the Q31 PID Control.
+  @param[in,out] S  points to an instance of the Q31 PID Control structure
+  @param[in]     in  input sample to process
+  @return        processed output sample.
+
+  \par Scaling and Overflow Behavior
+         The function is implemented using an internal 64-bit accumulator.
+         The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit.
+         Thus, if the accumulator result overflows it wraps around rather than clip.
+         In order to avoid overflows completely the input signal must be scaled down by 2 bits as there are four additions.
+         After all multiply-accumulates are performed, the 2.62 accumulator is truncated to 1.32 format and then saturated to 1.31 format.
+ */
+__STATIC_FORCEINLINE q31_t arm_pid_q31(
+  arm_pid_instance_q31 * S,
+  q31_t in)
+  {
+    q63_t acc;
+    q31_t out;
+
+    /* acc = A0 * x[n]  */
+    acc = (q63_t) S->A0 * in;
+
+    /* acc += A1 * x[n-1] */
+    acc += (q63_t) S->A1 * S->state[0];
+
+    /* acc += A2 * x[n-2]  */
+    acc += (q63_t) S->A2 * S->state[1];
+
+    /* convert output to 1.31 format to add y[n-1] */
+    out = (q31_t) (acc >> 31U);
+
+    /* out += y[n-1] */
+    out += S->state[2];
+
+    /* Update state */
+    S->state[1] = S->state[0];
+    S->state[0] = in;
+    S->state[2] = out;
+
+    /* return to application */
+    return (out);
+  }
+
+
+/**
+  @brief         Process function for the Q15 PID Control.
+  @param[in,out] S   points to an instance of the Q15 PID Control structure
+  @param[in]     in  input sample to process
+  @return        processed output sample.
+
+  \par Scaling and Overflow Behavior
+         The function is implemented using a 64-bit internal accumulator.
+         Both Gains and state variables are represented in 1.15 format and multiplications yield a 2.30 result.
+         The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format.
+         There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved.
+         After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits.
+         Lastly, the accumulator is saturated to yield a result in 1.15 format.
+ */
+__STATIC_FORCEINLINE q15_t arm_pid_q15(
+  arm_pid_instance_q15 * S,
+  q15_t in)
+  {
+    q63_t acc;
+    q15_t out;
+
+#if defined (ARM_MATH_DSP)
+    /* Implementation of PID controller */
+
+    /* acc = A0 * x[n]  */
+    acc = (q31_t) __SMUAD((uint32_t)S->A0, (uint32_t)in);
+
+    /* acc += A1 * x[n-1] + A2 * x[n-2]  */
+    acc = (q63_t)__SMLALD((uint32_t)S->A1, (uint32_t)read_q15x2 (S->state), (uint64_t)acc);
+#else
+    /* acc = A0 * x[n]  */
+    acc = ((q31_t) S->A0) * in;
+
+    /* acc += A1 * x[n-1] + A2 * x[n-2]  */
+    acc += (q31_t) S->A1 * S->state[0];
+    acc += (q31_t) S->A2 * S->state[1];
+#endif
+
+    /* acc += y[n-1] */
+    acc += (q31_t) S->state[2] << 15;
+
+    /* saturate the output */
+    out = (q15_t) (__SSAT((acc >> 15), 16));
+
+    /* Update state */
+    S->state[1] = S->state[0];
+    S->state[0] = in;
+    S->state[2] = out;
+
+    /* return to application */
+    return (out);
+  }
+
+  /**
+   * @} end of PID group
+   */
+
+
+  /**
+   * @brief Floating-point matrix inverse.
+   * @param[in]  src   points to the instance of the input floating-point matrix structure.
+   * @param[out] dst   points to the instance of the output floating-point matrix structure.
+   * @return The function returns ARM_MATH_SIZE_MISMATCH, if the dimensions do not match.
+   * If the input matrix is singular (does not have an inverse), then the algorithm terminates and returns error status ARM_MATH_SINGULAR.
+   */
+  arm_status arm_mat_inverse_f32(
+  const arm_matrix_instance_f32 * src,
+  arm_matrix_instance_f32 * dst);
+
+
+  /**
+   * @brief Floating-point matrix inverse.
+   * @param[in]  src   points to the instance of the input floating-point matrix structure.
+   * @param[out] dst   points to the instance of the output floating-point matrix structure.
+   * @return The function returns ARM_MATH_SIZE_MISMATCH, if the dimensions do not match.
+   * If the input matrix is singular (does not have an inverse), then the algorithm terminates and returns error status ARM_MATH_SINGULAR.
+   */
+  arm_status arm_mat_inverse_f64(
+  const arm_matrix_instance_f64 * src,
+  arm_matrix_instance_f64 * dst);
+
+
+
+  /**
+   * @ingroup groupController
+   */
+
+  /**
+   * @defgroup clarke Vector Clarke Transform
+   * Forward Clarke transform converts the instantaneous stator phases into a two-coordinate time invariant vector.
+   * Generally the Clarke transform uses three-phase currents <code>Ia, Ib and Ic</code> to calculate currents
+   * in the two-phase orthogonal stator axis <code>Ialpha</code> and <code>Ibeta</code>.
+   * When <code>Ialpha</code> is superposed with <code>Ia</code> as shown in the figure below
+   * \image html clarke.gif Stator current space vector and its components in (a,b).
+   * and <code>Ia + Ib + Ic = 0</code>, in this condition <code>Ialpha</code> and <code>Ibeta</code>
+   * can be calculated using only <code>Ia</code> and <code>Ib</code>.
+   *
+   * The function operates on a single sample of data and each call to the function returns the processed output.
+   * The library provides separate functions for Q31 and floating-point data types.
+   * \par Algorithm
+   * \image html clarkeFormula.gif
+   * where <code>Ia</code> and <code>Ib</code> are the instantaneous stator phases and
+   * <code>pIalpha</code> and <code>pIbeta</code> are the two coordinates of time invariant vector.
+   * \par Fixed-Point Behavior
+   * Care must be taken when using the Q31 version of the Clarke transform.
+   * In particular, the overflow and saturation behavior of the accumulator used must be considered.
+   * Refer to the function specific documentation below for usage guidelines.
+   */
+
+  /**
+   * @addtogroup clarke
+   * @{
+   */
+
+  /**
+   *
+   * @brief  Floating-point Clarke transform
+   * @param[in]  Ia       input three-phase coordinate <code>a</code>
+   * @param[in]  Ib       input three-phase coordinate <code>b</code>
+   * @param[out] pIalpha  points to output two-phase orthogonal vector axis alpha
+   * @param[out] pIbeta   points to output two-phase orthogonal vector axis beta
+   * @return        none
+   */
+  __STATIC_FORCEINLINE void arm_clarke_f32(
+  float32_t Ia,
+  float32_t Ib,
+  float32_t * pIalpha,
+  float32_t * pIbeta)
+  {
+    /* Calculate pIalpha using the equation, pIalpha = Ia */
+    *pIalpha = Ia;
+
+    /* Calculate pIbeta using the equation, pIbeta = (1/sqrt(3)) * Ia + (2/sqrt(3)) * Ib */
+    *pIbeta = ((float32_t) 0.57735026919 * Ia + (float32_t) 1.15470053838 * Ib);
+  }
+
+
+/**
+  @brief  Clarke transform for Q31 version
+  @param[in]  Ia       input three-phase coordinate <code>a</code>
+  @param[in]  Ib       input three-phase coordinate <code>b</code>
+  @param[out] pIalpha  points to output two-phase orthogonal vector axis alpha
+  @param[out] pIbeta   points to output two-phase orthogonal vector axis beta
+  @return     none
+
+  \par Scaling and Overflow Behavior
+         The function is implemented using an internal 32-bit accumulator.
+         The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format.
+         There is saturation on the addition, hence there is no risk of overflow.
+ */
+__STATIC_FORCEINLINE void arm_clarke_q31(
+  q31_t Ia,
+  q31_t Ib,
+  q31_t * pIalpha,
+  q31_t * pIbeta)
+  {
+    q31_t product1, product2;                    /* Temporary variables used to store intermediate results */
+
+    /* Calculating pIalpha from Ia by equation pIalpha = Ia */
+    *pIalpha = Ia;
+
+    /* Intermediate product is calculated by (1/(sqrt(3)) * Ia) */
+    product1 = (q31_t) (((q63_t) Ia * 0x24F34E8B) >> 30);
+
+    /* Intermediate product is calculated by (2/sqrt(3) * Ib) */
+    product2 = (q31_t) (((q63_t) Ib * 0x49E69D16) >> 30);
+
+    /* pIbeta is calculated by adding the intermediate products */
+    *pIbeta = __QADD(product1, product2);
+  }
+
+  /**
+   * @} end of clarke group
+   */
+
+
+  /**
+   * @ingroup groupController
+   */
+
+  /**
+   * @defgroup inv_clarke Vector Inverse Clarke Transform
+   * Inverse Clarke transform converts the two-coordinate time invariant vector into instantaneous stator phases.
+   *
+   * The function operates on a single sample of data and each call to the function returns the processed output.
+   * The library provides separate functions for Q31 and floating-point data types.
+   * \par Algorithm
+   * \image html clarkeInvFormula.gif
+   * where <code>pIa</code> and <code>pIb</code> are the instantaneous stator phases and
+   * <code>Ialpha</code> and <code>Ibeta</code> are the two coordinates of time invariant vector.
+   * \par Fixed-Point Behavior
+   * Care must be taken when using the Q31 version of the Clarke transform.
+   * In particular, the overflow and saturation behavior of the accumulator used must be considered.
+   * Refer to the function specific documentation below for usage guidelines.
+   */
+
+  /**
+   * @addtogroup inv_clarke
+   * @{
+   */
+
+   /**
+   * @brief  Floating-point Inverse Clarke transform
+   * @param[in]  Ialpha  input two-phase orthogonal vector axis alpha
+   * @param[in]  Ibeta   input two-phase orthogonal vector axis beta
+   * @param[out] pIa     points to output three-phase coordinate <code>a</code>
+   * @param[out] pIb     points to output three-phase coordinate <code>b</code>
+   * @return     none
+   */
+  __STATIC_FORCEINLINE void arm_inv_clarke_f32(
+  float32_t Ialpha,
+  float32_t Ibeta,
+  float32_t * pIa,
+  float32_t * pIb)
+  {
+    /* Calculating pIa from Ialpha by equation pIa = Ialpha */
+    *pIa = Ialpha;
+
+    /* Calculating pIb from Ialpha and Ibeta by equation pIb = -(1/2) * Ialpha + (sqrt(3)/2) * Ibeta */
+    *pIb = -0.5f * Ialpha + 0.8660254039f * Ibeta;
+  }
+
+
+/**
+  @brief  Inverse Clarke transform for Q31 version
+  @param[in]  Ialpha  input two-phase orthogonal vector axis alpha
+  @param[in]  Ibeta   input two-phase orthogonal vector axis beta
+  @param[out] pIa     points to output three-phase coordinate <code>a</code>
+  @param[out] pIb     points to output three-phase coordinate <code>b</code>
+  @return     none
+
+  \par Scaling and Overflow Behavior
+         The function is implemented using an internal 32-bit accumulator.
+         The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format.
+         There is saturation on the subtraction, hence there is no risk of overflow.
+ */
+__STATIC_FORCEINLINE void arm_inv_clarke_q31(
+  q31_t Ialpha,
+  q31_t Ibeta,
+  q31_t * pIa,
+  q31_t * pIb)
+  {
+    q31_t product1, product2;                    /* Temporary variables used to store intermediate results */
+
+    /* Calculating pIa from Ialpha by equation pIa = Ialpha */
+    *pIa = Ialpha;
+
+    /* Intermediate product is calculated by (1/(2*sqrt(3)) * Ia) */
+    product1 = (q31_t) (((q63_t) (Ialpha) * (0x40000000)) >> 31);
+
+    /* Intermediate product is calculated by (1/sqrt(3) * pIb) */
+    product2 = (q31_t) (((q63_t) (Ibeta) * (0x6ED9EBA1)) >> 31);
+
+    /* pIb is calculated by subtracting the products */
+    *pIb = __QSUB(product2, product1);
+  }
+
+  /**
+   * @} end of inv_clarke group
+   */
+
+
+
+  /**
+   * @ingroup groupController
+   */
+
+  /**
+   * @defgroup park Vector Park Transform
+   *
+   * Forward Park transform converts the input two-coordinate vector to flux and torque components.
+   * The Park transform can be used to realize the transformation of the <code>Ialpha</code> and the <code>Ibeta</code> currents
+   * from the stationary to the moving reference frame and control the spatial relationship between
+   * the stator vector current and rotor flux vector.
+   * If we consider the d axis aligned with the rotor flux, the diagram below shows the
+   * current vector and the relationship from the two reference frames:
+   * \image html park.gif "Stator current space vector and its component in (a,b) and in the d,q rotating reference frame"
+   *
+   * The function operates on a single sample of data and each call to the function returns the processed output.
+   * The library provides separate functions for Q31 and floating-point data types.
+   * \par Algorithm
+   * \image html parkFormula.gif
+   * where <code>Ialpha</code> and <code>Ibeta</code> are the stator vector components,
+   * <code>pId</code> and <code>pIq</code> are rotor vector components and <code>cosVal</code> and <code>sinVal</code> are the
+   * cosine and sine values of theta (rotor flux position).
+   * \par Fixed-Point Behavior
+   * Care must be taken when using the Q31 version of the Park transform.
+   * In particular, the overflow and saturation behavior of the accumulator used must be considered.
+   * Refer to the function specific documentation below for usage guidelines.
+   */
+
+  /**
+   * @addtogroup park
+   * @{
+   */
+
+  /**
+   * @brief Floating-point Park transform
+   * @param[in]  Ialpha  input two-phase vector coordinate alpha
+   * @param[in]  Ibeta   input two-phase vector coordinate beta
+   * @param[out] pId     points to output   rotor reference frame d
+   * @param[out] pIq     points to output   rotor reference frame q
+   * @param[in]  sinVal  sine value of rotation angle theta
+   * @param[in]  cosVal  cosine value of rotation angle theta
+   * @return     none
+   *
+   * The function implements the forward Park transform.
+   *
+   */
+  __STATIC_FORCEINLINE void arm_park_f32(
+  float32_t Ialpha,
+  float32_t Ibeta,
+  float32_t * pId,
+  float32_t * pIq,
+  float32_t sinVal,
+  float32_t cosVal)
+  {
+    /* Calculate pId using the equation, pId = Ialpha * cosVal + Ibeta * sinVal */
+    *pId = Ialpha * cosVal + Ibeta * sinVal;
+
+    /* Calculate pIq using the equation, pIq = - Ialpha * sinVal + Ibeta * cosVal */
+    *pIq = -Ialpha * sinVal + Ibeta * cosVal;
+  }
+
+
+/**
+  @brief  Park transform for Q31 version
+  @param[in]  Ialpha  input two-phase vector coordinate alpha
+  @param[in]  Ibeta   input two-phase vector coordinate beta
+  @param[out] pId     points to output rotor reference frame d
+  @param[out] pIq     points to output rotor reference frame q
+  @param[in]  sinVal  sine value of rotation angle theta
+  @param[in]  cosVal  cosine value of rotation angle theta
+  @return     none
+
+  \par Scaling and Overflow Behavior
+         The function is implemented using an internal 32-bit accumulator.
+         The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format.
+         There is saturation on the addition and subtraction, hence there is no risk of overflow.
+ */
+__STATIC_FORCEINLINE void arm_park_q31(
+  q31_t Ialpha,
+  q31_t Ibeta,
+  q31_t * pId,
+  q31_t * pIq,
+  q31_t sinVal,
+  q31_t cosVal)
+  {
+    q31_t product1, product2;                    /* Temporary variables used to store intermediate results */
+    q31_t product3, product4;                    /* Temporary variables used to store intermediate results */
+
+    /* Intermediate product is calculated by (Ialpha * cosVal) */
+    product1 = (q31_t) (((q63_t) (Ialpha) * (cosVal)) >> 31);
+
+    /* Intermediate product is calculated by (Ibeta * sinVal) */
+    product2 = (q31_t) (((q63_t) (Ibeta) * (sinVal)) >> 31);
+
+
+    /* Intermediate product is calculated by (Ialpha * sinVal) */
+    product3 = (q31_t) (((q63_t) (Ialpha) * (sinVal)) >> 31);
+
+    /* Intermediate product is calculated by (Ibeta * cosVal) */
+    product4 = (q31_t) (((q63_t) (Ibeta) * (cosVal)) >> 31);
+
+    /* Calculate pId by adding the two intermediate products 1 and 2 */
+    *pId = __QADD(product1, product2);
+
+    /* Calculate pIq by subtracting the two intermediate products 3 from 4 */
+    *pIq = __QSUB(product4, product3);
+  }
+
+  /**
+   * @} end of park group
+   */
+
+
+  /**
+   * @ingroup groupController
+   */
+
+  /**
+   * @defgroup inv_park Vector Inverse Park transform
+   * Inverse Park transform converts the input flux and torque components to two-coordinate vector.
+   *
+   * The function operates on a single sample of data and each call to the function returns the processed output.
+   * The library provides separate functions for Q31 and floating-point data types.
+   * \par Algorithm
+   * \image html parkInvFormula.gif
+   * where <code>pIalpha</code> and <code>pIbeta</code> are the stator vector components,
+   * <code>Id</code> and <code>Iq</code> are rotor vector components and <code>cosVal</code> and <code>sinVal</code> are the
+   * cosine and sine values of theta (rotor flux position).
+   * \par Fixed-Point Behavior
+   * Care must be taken when using the Q31 version of the Park transform.
+   * In particular, the overflow and saturation behavior of the accumulator used must be considered.
+   * Refer to the function specific documentation below for usage guidelines.
+   */
+
+  /**
+   * @addtogroup inv_park
+   * @{
+   */
+
+   /**
+   * @brief  Floating-point Inverse Park transform
+   * @param[in]  Id       input coordinate of rotor reference frame d
+   * @param[in]  Iq       input coordinate of rotor reference frame q
+   * @param[out] pIalpha  points to output two-phase orthogonal vector axis alpha
+   * @param[out] pIbeta   points to output two-phase orthogonal vector axis beta
+   * @param[in]  sinVal   sine value of rotation angle theta
+   * @param[in]  cosVal   cosine value of rotation angle theta
+   * @return     none
+   */
+  __STATIC_FORCEINLINE void arm_inv_park_f32(
+  float32_t Id,
+  float32_t Iq,
+  float32_t * pIalpha,
+  float32_t * pIbeta,
+  float32_t sinVal,
+  float32_t cosVal)
+  {
+    /* Calculate pIalpha using the equation, pIalpha = Id * cosVal - Iq * sinVal */
+    *pIalpha = Id * cosVal - Iq * sinVal;
+
+    /* Calculate pIbeta using the equation, pIbeta = Id * sinVal + Iq * cosVal */
+    *pIbeta = Id * sinVal + Iq * cosVal;
+  }
+
+
+/**
+  @brief  Inverse Park transform for   Q31 version
+  @param[in]  Id       input coordinate of rotor reference frame d
+  @param[in]  Iq       input coordinate of rotor reference frame q
+  @param[out] pIalpha  points to output two-phase orthogonal vector axis alpha
+  @param[out] pIbeta   points to output two-phase orthogonal vector axis beta
+  @param[in]  sinVal   sine value of rotation angle theta
+  @param[in]  cosVal   cosine value of rotation angle theta
+  @return     none
+
+  @par Scaling and Overflow Behavior
+         The function is implemented using an internal 32-bit accumulator.
+         The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format.
+         There is saturation on the addition, hence there is no risk of overflow.
+ */
+__STATIC_FORCEINLINE void arm_inv_park_q31(
+  q31_t Id,
+  q31_t Iq,
+  q31_t * pIalpha,
+  q31_t * pIbeta,
+  q31_t sinVal,
+  q31_t cosVal)
+  {
+    q31_t product1, product2;                    /* Temporary variables used to store intermediate results */
+    q31_t product3, product4;                    /* Temporary variables used to store intermediate results */
+
+    /* Intermediate product is calculated by (Id * cosVal) */
+    product1 = (q31_t) (((q63_t) (Id) * (cosVal)) >> 31);
+
+    /* Intermediate product is calculated by (Iq * sinVal) */
+    product2 = (q31_t) (((q63_t) (Iq) * (sinVal)) >> 31);
+
+
+    /* Intermediate product is calculated by (Id * sinVal) */
+    product3 = (q31_t) (((q63_t) (Id) * (sinVal)) >> 31);
+
+    /* Intermediate product is calculated by (Iq * cosVal) */
+    product4 = (q31_t) (((q63_t) (Iq) * (cosVal)) >> 31);
+
+    /* Calculate pIalpha by using the two intermediate products 1 and 2 */
+    *pIalpha = __QSUB(product1, product2);
+
+    /* Calculate pIbeta by using the two intermediate products 3 and 4 */
+    *pIbeta = __QADD(product4, product3);
+  }
+
+  /**
+   * @} end of Inverse park group
+   */
+
+
+  /**
+   * @ingroup groupInterpolation
+   */
+
+  /**
+   * @defgroup LinearInterpolate Linear Interpolation
+   *
+   * Linear interpolation is a method of curve fitting using linear polynomials.
+   * Linear interpolation works by effectively drawing a straight line between two neighboring samples and returning the appropriate point along that line
+   *
+   * \par
+   * \image html LinearInterp.gif "Linear interpolation"
+   *
+   * \par
+   * A  Linear Interpolate function calculates an output value(y), for the input(x)
+   * using linear interpolation of the input values x0, x1( nearest input values) and the output values y0 and y1(nearest output values)
+   *
+   * \par Algorithm:
+   * <pre>
+   *       y = y0 + (x - x0) * ((y1 - y0)/(x1-x0))
+   *       where x0, x1 are nearest values of input x
+   *             y0, y1 are nearest values to output y
+   * </pre>
+   *
+   * \par
+   * This set of functions implements Linear interpolation process
+   * for Q7, Q15, Q31, and floating-point data types.  The functions operate on a single
+   * sample of data and each call to the function returns a single processed value.
+   * <code>S</code> points to an instance of the Linear Interpolate function data structure.
+   * <code>x</code> is the input sample value. The functions returns the output value.
+   *
+   * \par
+   * if x is outside of the table boundary, Linear interpolation returns first value of the table
+   * if x is below input range and returns last value of table if x is above range.
+   */
+
+  /**
+   * @addtogroup LinearInterpolate
+   * @{
+   */
+
+  /**
+   * @brief  Process function for the floating-point Linear Interpolation Function.
+   * @param[in,out] S  is an instance of the floating-point Linear Interpolation structure
+   * @param[in]     x  input sample to process
+   * @return y processed output sample.
+   *
+   */
+  __STATIC_FORCEINLINE float32_t arm_linear_interp_f32(
+  arm_linear_interp_instance_f32 * S,
+  float32_t x)
+  {
+    float32_t y;
+    float32_t x0, x1;                            /* Nearest input values */
+    float32_t y0, y1;                            /* Nearest output values */
+    float32_t xSpacing = S->xSpacing;            /* spacing between input values */
+    int32_t i;                                   /* Index variable */
+    float32_t *pYData = S->pYData;               /* pointer to output table */
+
+    /* Calculation of index */
+    i = (int32_t) ((x - S->x1) / xSpacing);
+
+    if (i < 0)
+    {
+      /* Iniatilize output for below specified range as least output value of table */
+      y = pYData[0];
+    }
+    else if ((uint32_t)i >= S->nValues)
+    {
+      /* Iniatilize output for above specified range as last output value of table */
+      y = pYData[S->nValues - 1];
+    }
+    else
+    {
+      /* Calculation of nearest input values */
+      x0 = S->x1 +  i      * xSpacing;
+      x1 = S->x1 + (i + 1) * xSpacing;
+
+      /* Read of nearest output values */
+      y0 = pYData[i];
+      y1 = pYData[i + 1];
+
+      /* Calculation of output */
+      y = y0 + (x - x0) * ((y1 - y0) / (x1 - x0));
+
+    }
+
+    /* returns output value */
+    return (y);
+  }
+
+
+   /**
+   *
+   * @brief  Process function for the Q31 Linear Interpolation Function.
+   * @param[in] pYData   pointer to Q31 Linear Interpolation table
+   * @param[in] x        input sample to process
+   * @param[in] nValues  number of table values
+   * @return y processed output sample.
+   *
+   * \par
+   * Input sample <code>x</code> is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part.
+   * This function can support maximum of table size 2^12.
+   *
+   */
+  __STATIC_FORCEINLINE q31_t arm_linear_interp_q31(
+  q31_t * pYData,
+  q31_t x,
+  uint32_t nValues)
+  {
+    q31_t y;                                     /* output */
+    q31_t y0, y1;                                /* Nearest output values */
+    q31_t fract;                                 /* fractional part */
+    int32_t index;                               /* Index to read nearest output values */
+
+    /* Input is in 12.20 format */
+    /* 12 bits for the table index */
+    /* Index value calculation */
+    index = ((x & (q31_t)0xFFF00000) >> 20);
+
+    if (index >= (int32_t)(nValues - 1))
+    {
+      return (pYData[nValues - 1]);
+    }
+    else if (index < 0)
+    {
+      return (pYData[0]);
+    }
+    else
+    {
+      /* 20 bits for the fractional part */
+      /* shift left by 11 to keep fract in 1.31 format */
+      fract = (x & 0x000FFFFF) << 11;
+
+      /* Read two nearest output values from the index in 1.31(q31) format */
+      y0 = pYData[index];
+      y1 = pYData[index + 1];
+
+      /* Calculation of y0 * (1-fract) and y is in 2.30 format */
+      y = ((q31_t) ((q63_t) y0 * (0x7FFFFFFF - fract) >> 32));
+
+      /* Calculation of y0 * (1-fract) + y1 *fract and y is in 2.30 format */
+      y += ((q31_t) (((q63_t) y1 * fract) >> 32));
+
+      /* Convert y to 1.31 format */
+      return (y << 1U);
+    }
+  }
+
+
+  /**
+   *
+   * @brief  Process function for the Q15 Linear Interpolation Function.
+   * @param[in] pYData   pointer to Q15 Linear Interpolation table
+   * @param[in] x        input sample to process
+   * @param[in] nValues  number of table values
+   * @return y processed output sample.
+   *
+   * \par
+   * Input sample <code>x</code> is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part.
+   * This function can support maximum of table size 2^12.
+   *
+   */
+  __STATIC_FORCEINLINE q15_t arm_linear_interp_q15(
+  q15_t * pYData,
+  q31_t x,
+  uint32_t nValues)
+  {
+    q63_t y;                                     /* output */
+    q15_t y0, y1;                                /* Nearest output values */
+    q31_t fract;                                 /* fractional part */
+    int32_t index;                               /* Index to read nearest output values */
+
+    /* Input is in 12.20 format */
+    /* 12 bits for the table index */
+    /* Index value calculation */
+    index = ((x & (int32_t)0xFFF00000) >> 20);
+
+    if (index >= (int32_t)(nValues - 1))
+    {
+      return (pYData[nValues - 1]);
+    }
+    else if (index < 0)
+    {
+      return (pYData[0]);
+    }
+    else
+    {
+      /* 20 bits for the fractional part */
+      /* fract is in 12.20 format */
+      fract = (x & 0x000FFFFF);
+
+      /* Read two nearest output values from the index */
+      y0 = pYData[index];
+      y1 = pYData[index + 1];
+
+      /* Calculation of y0 * (1-fract) and y is in 13.35 format */
+      y = ((q63_t) y0 * (0xFFFFF - fract));
+
+      /* Calculation of (y0 * (1-fract) + y1 * fract) and y is in 13.35 format */
+      y += ((q63_t) y1 * (fract));
+
+      /* convert y to 1.15 format */
+      return (q15_t) (y >> 20);
+    }
+  }
+
+
+  /**
+   *
+   * @brief  Process function for the Q7 Linear Interpolation Function.
+   * @param[in] pYData   pointer to Q7 Linear Interpolation table
+   * @param[in] x        input sample to process
+   * @param[in] nValues  number of table values
+   * @return y processed output sample.
+   *
+   * \par
+   * Input sample <code>x</code> is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part.
+   * This function can support maximum of table size 2^12.
+   */
+  __STATIC_FORCEINLINE q7_t arm_linear_interp_q7(
+  q7_t * pYData,
+  q31_t x,
+  uint32_t nValues)
+  {
+    q31_t y;                                     /* output */
+    q7_t y0, y1;                                 /* Nearest output values */
+    q31_t fract;                                 /* fractional part */
+    uint32_t index;                              /* Index to read nearest output values */
+
+    /* Input is in 12.20 format */
+    /* 12 bits for the table index */
+    /* Index value calculation */
+    if (x < 0)
+    {
+      return (pYData[0]);
+    }
+    index = (x >> 20) & 0xfff;
+
+    if (index >= (nValues - 1))
+    {
+      return (pYData[nValues - 1]);
+    }
+    else
+    {
+      /* 20 bits for the fractional part */
+      /* fract is in 12.20 format */
+      fract = (x & 0x000FFFFF);
+
+      /* Read two nearest output values from the index and are in 1.7(q7) format */
+      y0 = pYData[index];
+      y1 = pYData[index + 1];
+
+      /* Calculation of y0 * (1-fract ) and y is in 13.27(q27) format */
+      y = ((y0 * (0xFFFFF - fract)));
+
+      /* Calculation of y1 * fract + y0 * (1-fract) and y is in 13.27(q27) format */
+      y += (y1 * fract);
+
+      /* convert y to 1.7(q7) format */
+      return (q7_t) (y >> 20);
+     }
+  }
+
+  /**
+   * @} end of LinearInterpolate group
+   */
+
+  /**
+   * @brief  Fast approximation to the trigonometric sine function for floating-point data.
+   * @param[in] x  input value in radians.
+   * @return  sin(x).
+   */
+  float32_t arm_sin_f32(
+  float32_t x);
+
+
+  /**
+   * @brief  Fast approximation to the trigonometric sine function for Q31 data.
+   * @param[in] x  Scaled input value in radians.
+   * @return  sin(x).
+   */
+  q31_t arm_sin_q31(
+  q31_t x);
+
+
+  /**
+   * @brief  Fast approximation to the trigonometric sine function for Q15 data.
+   * @param[in] x  Scaled input value in radians.
+   * @return  sin(x).
+   */
+  q15_t arm_sin_q15(
+  q15_t x);
+
+
+  /**
+   * @brief  Fast approximation to the trigonometric cosine function for floating-point data.
+   * @param[in] x  input value in radians.
+   * @return  cos(x).
+   */
+  float32_t arm_cos_f32(
+  float32_t x);
+
+
+  /**
+   * @brief Fast approximation to the trigonometric cosine function for Q31 data.
+   * @param[in] x  Scaled input value in radians.
+   * @return  cos(x).
+   */
+  q31_t arm_cos_q31(
+  q31_t x);
+
+
+  /**
+   * @brief  Fast approximation to the trigonometric cosine function for Q15 data.
+   * @param[in] x  Scaled input value in radians.
+   * @return  cos(x).
+   */
+  q15_t arm_cos_q15(
+  q15_t x);
+
+
+  /**
+   * @ingroup groupFastMath
+   */
+
+
+  /**
+   * @defgroup SQRT Square Root
+   *
+   * Computes the square root of a number.
+   * There are separate functions for Q15, Q31, and floating-point data types.
+   * The square root function is computed using the Newton-Raphson algorithm.
+   * This is an iterative algorithm of the form:
+   * <pre>
+   *      x1 = x0 - f(x0)/f'(x0)
+   * </pre>
+   * where <code>x1</code> is the current estimate,
+   * <code>x0</code> is the previous estimate, and
+   * <code>f'(x0)</code> is the derivative of <code>f()</code> evaluated at <code>x0</code>.
+   * For the square root function, the algorithm reduces to:
+   * <pre>
+   *     x0 = in/2                         [initial guess]
+   *     x1 = 1/2 * ( x0 + in / x0)        [each iteration]
+   * </pre>
+   */
+
+
+  /**
+   * @addtogroup SQRT
+   * @{
+   */
+
+/**
+  @brief         Floating-point square root function.
+  @param[in]     in    input value
+  @param[out]    pOut  square root of input value
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : input value is positive
+                   - \ref ARM_MATH_ARGUMENT_ERROR : input value is negative; *pOut is set to 0
+ */
+__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
+  float32_t in,
+  float32_t * pOut)
+  {
+    if (in >= 0.0f)
+    {
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+      *pOut = __sqrtf(in);
+  #else
+      *pOut = sqrtf(in);
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
+  #else
+      *pOut = sqrtf(in);
+  #endif
+
+#else
+      *pOut = sqrtf(in);
+#endif
+
+      return (ARM_MATH_SUCCESS);
+    }
+    else
+    {
+      *pOut = 0.0f;
+      return (ARM_MATH_ARGUMENT_ERROR);
+    }
+  }
+
+
+/**
+  @brief         Q31 square root function.
+  @param[in]     in    input value.  The range of the input value is [0 +1) or 0x00000000 to 0x7FFFFFFF
+  @param[out]    pOut  points to square root of input value
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : input value is positive
+                   - \ref ARM_MATH_ARGUMENT_ERROR : input value is negative; *pOut is set to 0
+ */
+arm_status arm_sqrt_q31(
+  q31_t in,
+  q31_t * pOut);
+
+
+/**
+  @brief         Q15 square root function.
+  @param[in]     in    input value.  The range of the input value is [0 +1) or 0x0000 to 0x7FFF
+  @param[out]    pOut  points to square root of input value
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : input value is positive
+                   - \ref ARM_MATH_ARGUMENT_ERROR : input value is negative; *pOut is set to 0
+ */
+arm_status arm_sqrt_q15(
+  q15_t in,
+  q15_t * pOut);
+
+  /**
+   * @brief  Vector Floating-point square root function.
+   * @param[in]  pIn   input vector.
+   * @param[out] pOut  vector of square roots of input elements.
+   * @param[in]  len   length of input vector.
+   * @return The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if
+   * <code>in</code> is negative value and returns zero output for negative values.
+   */
+  void arm_vsqrt_f32(
+  float32_t * pIn,
+  float32_t * pOut,
+  uint16_t len);
+
+  void arm_vsqrt_q31(
+  q31_t * pIn,
+  q31_t * pOut,
+  uint16_t len);
+
+  void arm_vsqrt_q15(
+  q15_t * pIn,
+  q15_t * pOut,
+  uint16_t len);
+
+  /**
+   * @} end of SQRT group
+   */
+
+
+  /**
+   * @brief floating-point Circular write function.
+   */
+  __STATIC_FORCEINLINE void arm_circularWrite_f32(
+  int32_t * circBuffer,
+  int32_t L,
+  uint16_t * writeOffset,
+  int32_t bufferInc,
+  const int32_t * src,
+  int32_t srcInc,
+  uint32_t blockSize)
+  {
+    uint32_t i = 0U;
+    int32_t wOffset;
+
+    /* Copy the value of Index pointer that points
+     * to the current location where the input samples to be copied */
+    wOffset = *writeOffset;
+
+    /* Loop over the blockSize */
+    i = blockSize;
+
+    while (i > 0U)
+    {
+      /* copy the input sample to the circular buffer */
+      circBuffer[wOffset] = *src;
+
+      /* Update the input pointer */
+      src += srcInc;
+
+      /* Circularly update wOffset.  Watch out for positive and negative value */
+      wOffset += bufferInc;
+      if (wOffset >= L)
+        wOffset -= L;
+
+      /* Decrement the loop counter */
+      i--;
+    }
+
+    /* Update the index pointer */
+    *writeOffset = (uint16_t)wOffset;
+  }
+
+
+
+  /**
+   * @brief floating-point Circular Read function.
+   */
+  __STATIC_FORCEINLINE void arm_circularRead_f32(
+  int32_t * circBuffer,
+  int32_t L,
+  int32_t * readOffset,
+  int32_t bufferInc,
+  int32_t * dst,
+  int32_t * dst_base,
+  int32_t dst_length,
+  int32_t dstInc,
+  uint32_t blockSize)
+  {
+    uint32_t i = 0U;
+    int32_t rOffset;
+    int32_t* dst_end;
+
+    /* Copy the value of Index pointer that points
+     * to the current location from where the input samples to be read */
+    rOffset = *readOffset;
+    dst_end = dst_base + dst_length;
+
+    /* Loop over the blockSize */
+    i = blockSize;
+
+    while (i > 0U)
+    {
+      /* copy the sample from the circular buffer to the destination buffer */
+      *dst = circBuffer[rOffset];
+
+      /* Update the input pointer */
+      dst += dstInc;
+
+      if (dst == dst_end)
+      {
+        dst = dst_base;
+      }
+
+      /* Circularly update rOffset.  Watch out for positive and negative value  */
+      rOffset += bufferInc;
+
+      if (rOffset >= L)
+      {
+        rOffset -= L;
+      }
+
+      /* Decrement the loop counter */
+      i--;
+    }
+
+    /* Update the index pointer */
+    *readOffset = rOffset;
+  }
+
+
+  /**
+   * @brief Q15 Circular write function.
+   */
+  __STATIC_FORCEINLINE void arm_circularWrite_q15(
+  q15_t * circBuffer,
+  int32_t L,
+  uint16_t * writeOffset,
+  int32_t bufferInc,
+  const q15_t * src,
+  int32_t srcInc,
+  uint32_t blockSize)
+  {
+    uint32_t i = 0U;
+    int32_t wOffset;
+
+    /* Copy the value of Index pointer that points
+     * to the current location where the input samples to be copied */
+    wOffset = *writeOffset;
+
+    /* Loop over the blockSize */
+    i = blockSize;
+
+    while (i > 0U)
+    {
+      /* copy the input sample to the circular buffer */
+      circBuffer[wOffset] = *src;
+
+      /* Update the input pointer */
+      src += srcInc;
+
+      /* Circularly update wOffset.  Watch out for positive and negative value */
+      wOffset += bufferInc;
+      if (wOffset >= L)
+        wOffset -= L;
+
+      /* Decrement the loop counter */
+      i--;
+    }
+
+    /* Update the index pointer */
+    *writeOffset = (uint16_t)wOffset;
+  }
+
+
+  /**
+   * @brief Q15 Circular Read function.
+   */
+  __STATIC_FORCEINLINE void arm_circularRead_q15(
+  q15_t * circBuffer,
+  int32_t L,
+  int32_t * readOffset,
+  int32_t bufferInc,
+  q15_t * dst,
+  q15_t * dst_base,
+  int32_t dst_length,
+  int32_t dstInc,
+  uint32_t blockSize)
+  {
+    uint32_t i = 0;
+    int32_t rOffset;
+    q15_t* dst_end;
+
+    /* Copy the value of Index pointer that points
+     * to the current location from where the input samples to be read */
+    rOffset = *readOffset;
+
+    dst_end = dst_base + dst_length;
+
+    /* Loop over the blockSize */
+    i = blockSize;
+
+    while (i > 0U)
+    {
+      /* copy the sample from the circular buffer to the destination buffer */
+      *dst = circBuffer[rOffset];
+
+      /* Update the input pointer */
+      dst += dstInc;
+
+      if (dst == dst_end)
+      {
+        dst = dst_base;
+      }
+
+      /* Circularly update wOffset.  Watch out for positive and negative value */
+      rOffset += bufferInc;
+
+      if (rOffset >= L)
+      {
+        rOffset -= L;
+      }
+
+      /* Decrement the loop counter */
+      i--;
+    }
+
+    /* Update the index pointer */
+    *readOffset = rOffset;
+  }
+
+
+  /**
+   * @brief Q7 Circular write function.
+   */
+  __STATIC_FORCEINLINE void arm_circularWrite_q7(
+  q7_t * circBuffer,
+  int32_t L,
+  uint16_t * writeOffset,
+  int32_t bufferInc,
+  const q7_t * src,
+  int32_t srcInc,
+  uint32_t blockSize)
+  {
+    uint32_t i = 0U;
+    int32_t wOffset;
+
+    /* Copy the value of Index pointer that points
+     * to the current location where the input samples to be copied */
+    wOffset = *writeOffset;
+
+    /* Loop over the blockSize */
+    i = blockSize;
+
+    while (i > 0U)
+    {
+      /* copy the input sample to the circular buffer */
+      circBuffer[wOffset] = *src;
+
+      /* Update the input pointer */
+      src += srcInc;
+
+      /* Circularly update wOffset.  Watch out for positive and negative value */
+      wOffset += bufferInc;
+      if (wOffset >= L)
+        wOffset -= L;
+
+      /* Decrement the loop counter */
+      i--;
+    }
+
+    /* Update the index pointer */
+    *writeOffset = (uint16_t)wOffset;
+  }
+
+
+  /**
+   * @brief Q7 Circular Read function.
+   */
+  __STATIC_FORCEINLINE void arm_circularRead_q7(
+  q7_t * circBuffer,
+  int32_t L,
+  int32_t * readOffset,
+  int32_t bufferInc,
+  q7_t * dst,
+  q7_t * dst_base,
+  int32_t dst_length,
+  int32_t dstInc,
+  uint32_t blockSize)
+  {
+    uint32_t i = 0;
+    int32_t rOffset;
+    q7_t* dst_end;
+
+    /* Copy the value of Index pointer that points
+     * to the current location from where the input samples to be read */
+    rOffset = *readOffset;
+
+    dst_end = dst_base + dst_length;
+
+    /* Loop over the blockSize */
+    i = blockSize;
+
+    while (i > 0U)
+    {
+      /* copy the sample from the circular buffer to the destination buffer */
+      *dst = circBuffer[rOffset];
+
+      /* Update the input pointer */
+      dst += dstInc;
+
+      if (dst == dst_end)
+      {
+        dst = dst_base;
+      }
+
+      /* Circularly update rOffset.  Watch out for positive and negative value */
+      rOffset += bufferInc;
+
+      if (rOffset >= L)
+      {
+        rOffset -= L;
+      }
+
+      /* Decrement the loop counter */
+      i--;
+    }
+
+    /* Update the index pointer */
+    *readOffset = rOffset;
+  }
+
+
+  /**
+   * @brief  Sum of the squares of the elements of a Q31 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_power_q31(
+  const q31_t * pSrc,
+        uint32_t blockSize,
+        q63_t * pResult);
+
+
+  /**
+   * @brief  Sum of the squares of the elements of a floating-point vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_power_f32(
+  const float32_t * pSrc,
+        uint32_t blockSize,
+        float32_t * pResult);
+
+
+  /**
+   * @brief  Sum of the squares of the elements of a Q15 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_power_q15(
+  const q15_t * pSrc,
+        uint32_t blockSize,
+        q63_t * pResult);
+
+
+  /**
+   * @brief  Sum of the squares of the elements of a Q7 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_power_q7(
+  const q7_t * pSrc,
+        uint32_t blockSize,
+        q31_t * pResult);
+
+
+  /**
+   * @brief  Mean value of a Q7 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_mean_q7(
+  const q7_t * pSrc,
+        uint32_t blockSize,
+        q7_t * pResult);
+
+
+  /**
+   * @brief  Mean value of a Q15 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_mean_q15(
+  const q15_t * pSrc,
+        uint32_t blockSize,
+        q15_t * pResult);
+
+
+  /**
+   * @brief  Mean value of a Q31 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_mean_q31(
+  const q31_t * pSrc,
+        uint32_t blockSize,
+        q31_t * pResult);
+
+
+  /**
+   * @brief  Mean value of a floating-point vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_mean_f32(
+  const float32_t * pSrc,
+        uint32_t blockSize,
+        float32_t * pResult);
+
+
+  /**
+   * @brief  Variance of the elements of a floating-point vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_var_f32(
+  const float32_t * pSrc,
+        uint32_t blockSize,
+        float32_t * pResult);
+
+
+  /**
+   * @brief  Variance of the elements of a Q31 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_var_q31(
+  const q31_t * pSrc,
+        uint32_t blockSize,
+        q31_t * pResult);
+
+
+  /**
+   * @brief  Variance of the elements of a Q15 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_var_q15(
+  const q15_t * pSrc,
+        uint32_t blockSize,
+        q15_t * pResult);
+
+
+  /**
+   * @brief  Root Mean Square of the elements of a floating-point vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_rms_f32(
+  const float32_t * pSrc,
+        uint32_t blockSize,
+        float32_t * pResult);
+
+
+  /**
+   * @brief  Root Mean Square of the elements of a Q31 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_rms_q31(
+  const q31_t * pSrc,
+        uint32_t blockSize,
+        q31_t * pResult);
+
+
+  /**
+   * @brief  Root Mean Square of the elements of a Q15 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_rms_q15(
+  const q15_t * pSrc,
+        uint32_t blockSize,
+        q15_t * pResult);
+
+
+  /**
+   * @brief  Standard deviation of the elements of a floating-point vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_std_f32(
+  const float32_t * pSrc,
+        uint32_t blockSize,
+        float32_t * pResult);
+
+
+  /**
+   * @brief  Standard deviation of the elements of a Q31 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_std_q31(
+  const q31_t * pSrc,
+        uint32_t blockSize,
+        q31_t * pResult);
+
+
+  /**
+   * @brief  Standard deviation of the elements of a Q15 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_std_q15(
+  const q15_t * pSrc,
+        uint32_t blockSize,
+        q15_t * pResult);
+
+
+  /**
+   * @brief  Floating-point complex magnitude
+   * @param[in]  pSrc        points to the complex input vector
+   * @param[out] pDst        points to the real output vector
+   * @param[in]  numSamples  number of complex samples in the input vector
+   */
+  void arm_cmplx_mag_f32(
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t numSamples);
+
+
+  /**
+   * @brief  Q31 complex magnitude
+   * @param[in]  pSrc        points to the complex input vector
+   * @param[out] pDst        points to the real output vector
+   * @param[in]  numSamples  number of complex samples in the input vector
+   */
+  void arm_cmplx_mag_q31(
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t numSamples);
+
+
+  /**
+   * @brief  Q15 complex magnitude
+   * @param[in]  pSrc        points to the complex input vector
+   * @param[out] pDst        points to the real output vector
+   * @param[in]  numSamples  number of complex samples in the input vector
+   */
+  void arm_cmplx_mag_q15(
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t numSamples);
+
+
+  /**
+   * @brief  Q15 complex dot product
+   * @param[in]  pSrcA       points to the first input vector
+   * @param[in]  pSrcB       points to the second input vector
+   * @param[in]  numSamples  number of complex samples in each vector
+   * @param[out] realResult  real part of the result returned here
+   * @param[out] imagResult  imaginary part of the result returned here
+   */
+  void arm_cmplx_dot_prod_q15(
+  const q15_t * pSrcA,
+  const q15_t * pSrcB,
+        uint32_t numSamples,
+        q31_t * realResult,
+        q31_t * imagResult);
+
+
+  /**
+   * @brief  Q31 complex dot product
+   * @param[in]  pSrcA       points to the first input vector
+   * @param[in]  pSrcB       points to the second input vector
+   * @param[in]  numSamples  number of complex samples in each vector
+   * @param[out] realResult  real part of the result returned here
+   * @param[out] imagResult  imaginary part of the result returned here
+   */
+  void arm_cmplx_dot_prod_q31(
+  const q31_t * pSrcA,
+  const q31_t * pSrcB,
+        uint32_t numSamples,
+        q63_t * realResult,
+        q63_t * imagResult);
+
+
+  /**
+   * @brief  Floating-point complex dot product
+   * @param[in]  pSrcA       points to the first input vector
+   * @param[in]  pSrcB       points to the second input vector
+   * @param[in]  numSamples  number of complex samples in each vector
+   * @param[out] realResult  real part of the result returned here
+   * @param[out] imagResult  imaginary part of the result returned here
+   */
+  void arm_cmplx_dot_prod_f32(
+  const float32_t * pSrcA,
+  const float32_t * pSrcB,
+        uint32_t numSamples,
+        float32_t * realResult,
+        float32_t * imagResult);
+
+
+  /**
+   * @brief  Q15 complex-by-real multiplication
+   * @param[in]  pSrcCmplx   points to the complex input vector
+   * @param[in]  pSrcReal    points to the real input vector
+   * @param[out] pCmplxDst   points to the complex output vector
+   * @param[in]  numSamples  number of samples in each vector
+   */
+  void arm_cmplx_mult_real_q15(
+  const q15_t * pSrcCmplx,
+  const q15_t * pSrcReal,
+        q15_t * pCmplxDst,
+        uint32_t numSamples);
+
+
+  /**
+   * @brief  Q31 complex-by-real multiplication
+   * @param[in]  pSrcCmplx   points to the complex input vector
+   * @param[in]  pSrcReal    points to the real input vector
+   * @param[out] pCmplxDst   points to the complex output vector
+   * @param[in]  numSamples  number of samples in each vector
+   */
+  void arm_cmplx_mult_real_q31(
+  const q31_t * pSrcCmplx,
+  const q31_t * pSrcReal,
+        q31_t * pCmplxDst,
+        uint32_t numSamples);
+
+
+  /**
+   * @brief  Floating-point complex-by-real multiplication
+   * @param[in]  pSrcCmplx   points to the complex input vector
+   * @param[in]  pSrcReal    points to the real input vector
+   * @param[out] pCmplxDst   points to the complex output vector
+   * @param[in]  numSamples  number of samples in each vector
+   */
+  void arm_cmplx_mult_real_f32(
+  const float32_t * pSrcCmplx,
+  const float32_t * pSrcReal,
+        float32_t * pCmplxDst,
+        uint32_t numSamples);
+
+
+  /**
+   * @brief  Minimum value of a Q7 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] result     is output pointer
+   * @param[in]  index      is the array index of the minimum value in the input buffer.
+   */
+  void arm_min_q7(
+  const q7_t * pSrc,
+        uint32_t blockSize,
+        q7_t * result,
+        uint32_t * index);
+
+
+  /**
+   * @brief  Minimum value of a Q15 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output pointer
+   * @param[in]  pIndex     is the array index of the minimum value in the input buffer.
+   */
+  void arm_min_q15(
+  const q15_t * pSrc,
+        uint32_t blockSize,
+        q15_t * pResult,
+        uint32_t * pIndex);
+
+
+  /**
+   * @brief  Minimum value of a Q31 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output pointer
+   * @param[out] pIndex     is the array index of the minimum value in the input buffer.
+   */
+  void arm_min_q31(
+  const q31_t * pSrc,
+        uint32_t blockSize,
+        q31_t * pResult,
+        uint32_t * pIndex);
+
+
+  /**
+   * @brief  Minimum value of a floating-point vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output pointer
+   * @param[out] pIndex     is the array index of the minimum value in the input buffer.
+   */
+  void arm_min_f32(
+  const float32_t * pSrc,
+        uint32_t blockSize,
+        float32_t * pResult,
+        uint32_t * pIndex);
+
+
+/**
+ * @brief Maximum value of a Q7 vector.
+ * @param[in]  pSrc       points to the input buffer
+ * @param[in]  blockSize  length of the input vector
+ * @param[out] pResult    maximum value returned here
+ * @param[out] pIndex     index of maximum value returned here
+ */
+  void arm_max_q7(
+  const q7_t * pSrc,
+        uint32_t blockSize,
+        q7_t * pResult,
+        uint32_t * pIndex);
+
+
+/**
+ * @brief Maximum value of a Q15 vector.
+ * @param[in]  pSrc       points to the input buffer
+ * @param[in]  blockSize  length of the input vector
+ * @param[out] pResult    maximum value returned here
+ * @param[out] pIndex     index of maximum value returned here
+ */
+  void arm_max_q15(
+  const q15_t * pSrc,
+        uint32_t blockSize,
+        q15_t * pResult,
+        uint32_t * pIndex);
+
+
+/**
+ * @brief Maximum value of a Q31 vector.
+ * @param[in]  pSrc       points to the input buffer
+ * @param[in]  blockSize  length of the input vector
+ * @param[out] pResult    maximum value returned here
+ * @param[out] pIndex     index of maximum value returned here
+ */
+  void arm_max_q31(
+  const q31_t * pSrc,
+        uint32_t blockSize,
+        q31_t * pResult,
+        uint32_t * pIndex);
+
+
+/**
+ * @brief Maximum value of a floating-point vector.
+ * @param[in]  pSrc       points to the input buffer
+ * @param[in]  blockSize  length of the input vector
+ * @param[out] pResult    maximum value returned here
+ * @param[out] pIndex     index of maximum value returned here
+ */
+  void arm_max_f32(
+  const float32_t * pSrc,
+        uint32_t blockSize,
+        float32_t * pResult,
+        uint32_t * pIndex);
+
+
+  /**
+   * @brief  Q15 complex-by-complex multiplication
+   * @param[in]  pSrcA       points to the first input vector
+   * @param[in]  pSrcB       points to the second input vector
+   * @param[out] pDst        points to the output vector
+   * @param[in]  numSamples  number of complex samples in each vector
+   */
+  void arm_cmplx_mult_cmplx_q15(
+  const q15_t * pSrcA,
+  const q15_t * pSrcB,
+        q15_t * pDst,
+        uint32_t numSamples);
+
+
+  /**
+   * @brief  Q31 complex-by-complex multiplication
+   * @param[in]  pSrcA       points to the first input vector
+   * @param[in]  pSrcB       points to the second input vector
+   * @param[out] pDst        points to the output vector
+   * @param[in]  numSamples  number of complex samples in each vector
+   */
+  void arm_cmplx_mult_cmplx_q31(
+  const q31_t * pSrcA,
+  const q31_t * pSrcB,
+        q31_t * pDst,
+        uint32_t numSamples);
+
+
+  /**
+   * @brief  Floating-point complex-by-complex multiplication
+   * @param[in]  pSrcA       points to the first input vector
+   * @param[in]  pSrcB       points to the second input vector
+   * @param[out] pDst        points to the output vector
+   * @param[in]  numSamples  number of complex samples in each vector
+   */
+  void arm_cmplx_mult_cmplx_f32(
+  const float32_t * pSrcA,
+  const float32_t * pSrcB,
+        float32_t * pDst,
+        uint32_t numSamples);
+
+
+  /**
+   * @brief Converts the elements of the floating-point vector to Q31 vector.
+   * @param[in]  pSrc       points to the floating-point input vector
+   * @param[out] pDst       points to the Q31 output vector
+   * @param[in]  blockSize  length of the input vector
+   */
+  void arm_float_to_q31(
+  const float32_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Converts the elements of the floating-point vector to Q15 vector.
+   * @param[in]  pSrc       points to the floating-point input vector
+   * @param[out] pDst       points to the Q15 output vector
+   * @param[in]  blockSize  length of the input vector
+   */
+  void arm_float_to_q15(
+  const float32_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief Converts the elements of the floating-point vector to Q7 vector.
+   * @param[in]  pSrc       points to the floating-point input vector
+   * @param[out] pDst       points to the Q7 output vector
+   * @param[in]  blockSize  length of the input vector
+   */
+  void arm_float_to_q7(
+  const float32_t * pSrc,
+        q7_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Converts the elements of the Q31 vector to floating-point vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[out] pDst       is output pointer
+   * @param[in]  blockSize  is the number of samples to process
+   */
+  void arm_q31_to_float(
+  const q31_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Converts the elements of the Q31 vector to Q15 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[out] pDst       is output pointer
+   * @param[in]  blockSize  is the number of samples to process
+   */
+  void arm_q31_to_q15(
+  const q31_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Converts the elements of the Q31 vector to Q7 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[out] pDst       is output pointer
+   * @param[in]  blockSize  is the number of samples to process
+   */
+  void arm_q31_to_q7(
+  const q31_t * pSrc,
+        q7_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Converts the elements of the Q15 vector to floating-point vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[out] pDst       is output pointer
+   * @param[in]  blockSize  is the number of samples to process
+   */
+  void arm_q15_to_float(
+  const q15_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Converts the elements of the Q15 vector to Q31 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[out] pDst       is output pointer
+   * @param[in]  blockSize  is the number of samples to process
+   */
+  void arm_q15_to_q31(
+  const q15_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Converts the elements of the Q15 vector to Q7 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[out] pDst       is output pointer
+   * @param[in]  blockSize  is the number of samples to process
+   */
+  void arm_q15_to_q7(
+  const q15_t * pSrc,
+        q7_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Converts the elements of the Q7 vector to floating-point vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[out] pDst       is output pointer
+   * @param[in]  blockSize  is the number of samples to process
+   */
+  void arm_q7_to_float(
+  const q7_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Converts the elements of the Q7 vector to Q31 vector.
+   * @param[in]  pSrc       input pointer
+   * @param[out] pDst       output pointer
+   * @param[in]  blockSize  number of samples to process
+   */
+  void arm_q7_to_q31(
+  const q7_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @brief  Converts the elements of the Q7 vector to Q15 vector.
+   * @param[in]  pSrc       input pointer
+   * @param[out] pDst       output pointer
+   * @param[in]  blockSize  number of samples to process
+   */
+  void arm_q7_to_q15(
+  const q7_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize);
+
+
+  /**
+   * @ingroup groupInterpolation
+   */
+
+  /**
+   * @defgroup BilinearInterpolate Bilinear Interpolation
+   *
+   * Bilinear interpolation is an extension of linear interpolation applied to a two dimensional grid.
+   * The underlying function <code>f(x, y)</code> is sampled on a regular grid and the interpolation process
+   * determines values between the grid points.
+   * Bilinear interpolation is equivalent to two step linear interpolation, first in the x-dimension and then in the y-dimension.
+   * Bilinear interpolation is often used in image processing to rescale images.
+   * The CMSIS DSP library provides bilinear interpolation functions for Q7, Q15, Q31, and floating-point data types.
+   *
+   * <b>Algorithm</b>
+   * \par
+   * The instance structure used by the bilinear interpolation functions describes a two dimensional data table.
+   * For floating-point, the instance structure is defined as:
+   * <pre>
+   *   typedef struct
+   *   {
+   *     uint16_t numRows;
+   *     uint16_t numCols;
+   *     float32_t *pData;
+   * } arm_bilinear_interp_instance_f32;
+   * </pre>
+   *
+   * \par
+   * where <code>numRows</code> specifies the number of rows in the table;
+   * <code>numCols</code> specifies the number of columns in the table;
+   * and <code>pData</code> points to an array of size <code>numRows*numCols</code> values.
+   * The data table <code>pTable</code> is organized in row order and the supplied data values fall on integer indexes.
+   * That is, table element (x,y) is located at <code>pTable[x + y*numCols]</code> where x and y are integers.
+   *
+   * \par
+   * Let <code>(x, y)</code> specify the desired interpolation point.  Then define:
+   * <pre>
+   *     XF = floor(x)
+   *     YF = floor(y)
+   * </pre>
+   * \par
+   * The interpolated output point is computed as:
+   * <pre>
+   *  f(x, y) = f(XF, YF) * (1-(x-XF)) * (1-(y-YF))
+   *           + f(XF+1, YF) * (x-XF)*(1-(y-YF))
+   *           + f(XF, YF+1) * (1-(x-XF))*(y-YF)
+   *           + f(XF+1, YF+1) * (x-XF)*(y-YF)
+   * </pre>
+   * Note that the coordinates (x, y) contain integer and fractional components.
+   * The integer components specify which portion of the table to use while the
+   * fractional components control the interpolation processor.
+   *
+   * \par
+   * if (x,y) are outside of the table boundary, Bilinear interpolation returns zero output.
+   */
+
+
+  /**
+   * @addtogroup BilinearInterpolate
+   * @{
+   */
+
+  /**
+  * @brief  Floating-point bilinear interpolation.
+  * @param[in,out] S  points to an instance of the interpolation structure.
+  * @param[in]     X  interpolation coordinate.
+  * @param[in]     Y  interpolation coordinate.
+  * @return out interpolated value.
+  */
+  __STATIC_FORCEINLINE float32_t arm_bilinear_interp_f32(
+  const arm_bilinear_interp_instance_f32 * S,
+  float32_t X,
+  float32_t Y)
+  {
+    float32_t out;
+    float32_t f00, f01, f10, f11;
+    float32_t *pData = S->pData;
+    int32_t xIndex, yIndex, index;
+    float32_t xdiff, ydiff;
+    float32_t b1, b2, b3, b4;
+
+    xIndex = (int32_t) X;
+    yIndex = (int32_t) Y;
+
+    /* Care taken for table outside boundary */
+    /* Returns zero output when values are outside table boundary */
+    if (xIndex < 0 || xIndex > (S->numRows - 1) || yIndex < 0 || yIndex > (S->numCols - 1))
+    {
+      return (0);
+    }
+
+    /* Calculation of index for two nearest points in X-direction */
+    index = (xIndex - 1) + (yIndex - 1) * S->numCols;
+
+
+    /* Read two nearest points in X-direction */
+    f00 = pData[index];
+    f01 = pData[index + 1];
+
+    /* Calculation of index for two nearest points in Y-direction */
+    index = (xIndex - 1) + (yIndex) * S->numCols;
+
+
+    /* Read two nearest points in Y-direction */
+    f10 = pData[index];
+    f11 = pData[index + 1];
+
+    /* Calculation of intermediate values */
+    b1 = f00;
+    b2 = f01 - f00;
+    b3 = f10 - f00;
+    b4 = f00 - f01 - f10 + f11;
+
+    /* Calculation of fractional part in X */
+    xdiff = X - xIndex;
+
+    /* Calculation of fractional part in Y */
+    ydiff = Y - yIndex;
+
+    /* Calculation of bi-linear interpolated output */
+    out = b1 + b2 * xdiff + b3 * ydiff + b4 * xdiff * ydiff;
+
+    /* return to application */
+    return (out);
+  }
+
+
+  /**
+  * @brief  Q31 bilinear interpolation.
+  * @param[in,out] S  points to an instance of the interpolation structure.
+  * @param[in]     X  interpolation coordinate in 12.20 format.
+  * @param[in]     Y  interpolation coordinate in 12.20 format.
+  * @return out interpolated value.
+  */
+  __STATIC_FORCEINLINE q31_t arm_bilinear_interp_q31(
+  arm_bilinear_interp_instance_q31 * S,
+  q31_t X,
+  q31_t Y)
+  {
+    q31_t out;                                   /* Temporary output */
+    q31_t acc = 0;                               /* output */
+    q31_t xfract, yfract;                        /* X, Y fractional parts */
+    q31_t x1, x2, y1, y2;                        /* Nearest output values */
+    int32_t rI, cI;                              /* Row and column indices */
+    q31_t *pYData = S->pData;                    /* pointer to output table values */
+    uint32_t nCols = S->numCols;                 /* num of rows */
+
+    /* Input is in 12.20 format */
+    /* 12 bits for the table index */
+    /* Index value calculation */
+    rI = ((X & (q31_t)0xFFF00000) >> 20);
+
+    /* Input is in 12.20 format */
+    /* 12 bits for the table index */
+    /* Index value calculation */
+    cI = ((Y & (q31_t)0xFFF00000) >> 20);
+
+    /* Care taken for table outside boundary */
+    /* Returns zero output when values are outside table boundary */
+    if (rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1))
+    {
+      return (0);
+    }
+
+    /* 20 bits for the fractional part */
+    /* shift left xfract by 11 to keep 1.31 format */
+    xfract = (X & 0x000FFFFF) << 11U;
+
+    /* Read two nearest output values from the index */
+    x1 = pYData[(rI) + (int32_t)nCols * (cI)    ];
+    x2 = pYData[(rI) + (int32_t)nCols * (cI) + 1];
+
+    /* 20 bits for the fractional part */
+    /* shift left yfract by 11 to keep 1.31 format */
+    yfract = (Y & 0x000FFFFF) << 11U;
+
+    /* Read two nearest output values from the index */
+    y1 = pYData[(rI) + (int32_t)nCols * (cI + 1)    ];
+    y2 = pYData[(rI) + (int32_t)nCols * (cI + 1) + 1];
+
+    /* Calculation of x1 * (1-xfract ) * (1-yfract) and acc is in 3.29(q29) format */
+    out = ((q31_t) (((q63_t) x1  * (0x7FFFFFFF - xfract)) >> 32));
+    acc = ((q31_t) (((q63_t) out * (0x7FFFFFFF - yfract)) >> 32));
+
+    /* x2 * (xfract) * (1-yfract)  in 3.29(q29) and adding to acc */
+    out = ((q31_t) ((q63_t) x2 * (0x7FFFFFFF - yfract) >> 32));
+    acc += ((q31_t) ((q63_t) out * (xfract) >> 32));
+
+    /* y1 * (1 - xfract) * (yfract)  in 3.29(q29) and adding to acc */
+    out = ((q31_t) ((q63_t) y1 * (0x7FFFFFFF - xfract) >> 32));
+    acc += ((q31_t) ((q63_t) out * (yfract) >> 32));
+
+    /* y2 * (xfract) * (yfract)  in 3.29(q29) and adding to acc */
+    out = ((q31_t) ((q63_t) y2 * (xfract) >> 32));
+    acc += ((q31_t) ((q63_t) out * (yfract) >> 32));
+
+    /* Convert acc to 1.31(q31) format */
+    return ((q31_t)(acc << 2));
+  }
+
+
+  /**
+  * @brief  Q15 bilinear interpolation.
+  * @param[in,out] S  points to an instance of the interpolation structure.
+  * @param[in]     X  interpolation coordinate in 12.20 format.
+  * @param[in]     Y  interpolation coordinate in 12.20 format.
+  * @return out interpolated value.
+  */
+  __STATIC_FORCEINLINE q15_t arm_bilinear_interp_q15(
+  arm_bilinear_interp_instance_q15 * S,
+  q31_t X,
+  q31_t Y)
+  {
+    q63_t acc = 0;                               /* output */
+    q31_t out;                                   /* Temporary output */
+    q15_t x1, x2, y1, y2;                        /* Nearest output values */
+    q31_t xfract, yfract;                        /* X, Y fractional parts */
+    int32_t rI, cI;                              /* Row and column indices */
+    q15_t *pYData = S->pData;                    /* pointer to output table values */
+    uint32_t nCols = S->numCols;                 /* num of rows */
+
+    /* Input is in 12.20 format */
+    /* 12 bits for the table index */
+    /* Index value calculation */
+    rI = ((X & (q31_t)0xFFF00000) >> 20);
+
+    /* Input is in 12.20 format */
+    /* 12 bits for the table index */
+    /* Index value calculation */
+    cI = ((Y & (q31_t)0xFFF00000) >> 20);
+
+    /* Care taken for table outside boundary */
+    /* Returns zero output when values are outside table boundary */
+    if (rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1))
+    {
+      return (0);
+    }
+
+    /* 20 bits for the fractional part */
+    /* xfract should be in 12.20 format */
+    xfract = (X & 0x000FFFFF);
+
+    /* Read two nearest output values from the index */
+    x1 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI)    ];
+    x2 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI) + 1];
+
+    /* 20 bits for the fractional part */
+    /* yfract should be in 12.20 format */
+    yfract = (Y & 0x000FFFFF);
+
+    /* Read two nearest output values from the index */
+    y1 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI + 1)    ];
+    y2 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI + 1) + 1];
+
+    /* Calculation of x1 * (1-xfract ) * (1-yfract) and acc is in 13.51 format */
+
+    /* x1 is in 1.15(q15), xfract in 12.20 format and out is in 13.35 format */
+    /* convert 13.35 to 13.31 by right shifting  and out is in 1.31 */
+    out = (q31_t) (((q63_t) x1 * (0xFFFFF - xfract)) >> 4U);
+    acc = ((q63_t) out * (0xFFFFF - yfract));
+
+    /* x2 * (xfract) * (1-yfract)  in 1.51 and adding to acc */
+    out = (q31_t) (((q63_t) x2 * (0xFFFFF - yfract)) >> 4U);
+    acc += ((q63_t) out * (xfract));
+
+    /* y1 * (1 - xfract) * (yfract)  in 1.51 and adding to acc */
+    out = (q31_t) (((q63_t) y1 * (0xFFFFF - xfract)) >> 4U);
+    acc += ((q63_t) out * (yfract));
+
+    /* y2 * (xfract) * (yfract)  in 1.51 and adding to acc */
+    out = (q31_t) (((q63_t) y2 * (xfract)) >> 4U);
+    acc += ((q63_t) out * (yfract));
+
+    /* acc is in 13.51 format and down shift acc by 36 times */
+    /* Convert out to 1.15 format */
+    return ((q15_t)(acc >> 36));
+  }
+
+
+  /**
+  * @brief  Q7 bilinear interpolation.
+  * @param[in,out] S  points to an instance of the interpolation structure.
+  * @param[in]     X  interpolation coordinate in 12.20 format.
+  * @param[in]     Y  interpolation coordinate in 12.20 format.
+  * @return out interpolated value.
+  */
+  __STATIC_FORCEINLINE q7_t arm_bilinear_interp_q7(
+  arm_bilinear_interp_instance_q7 * S,
+  q31_t X,
+  q31_t Y)
+  {
+    q63_t acc = 0;                               /* output */
+    q31_t out;                                   /* Temporary output */
+    q31_t xfract, yfract;                        /* X, Y fractional parts */
+    q7_t x1, x2, y1, y2;                         /* Nearest output values */
+    int32_t rI, cI;                              /* Row and column indices */
+    q7_t *pYData = S->pData;                     /* pointer to output table values */
+    uint32_t nCols = S->numCols;                 /* num of rows */
+
+    /* Input is in 12.20 format */
+    /* 12 bits for the table index */
+    /* Index value calculation */
+    rI = ((X & (q31_t)0xFFF00000) >> 20);
+
+    /* Input is in 12.20 format */
+    /* 12 bits for the table index */
+    /* Index value calculation */
+    cI = ((Y & (q31_t)0xFFF00000) >> 20);
+
+    /* Care taken for table outside boundary */
+    /* Returns zero output when values are outside table boundary */
+    if (rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1))
+    {
+      return (0);
+    }
+
+    /* 20 bits for the fractional part */
+    /* xfract should be in 12.20 format */
+    xfract = (X & (q31_t)0x000FFFFF);
+
+    /* Read two nearest output values from the index */
+    x1 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI)    ];
+    x2 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI) + 1];
+
+    /* 20 bits for the fractional part */
+    /* yfract should be in 12.20 format */
+    yfract = (Y & (q31_t)0x000FFFFF);
+
+    /* Read two nearest output values from the index */
+    y1 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI + 1)    ];
+    y2 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI + 1) + 1];
+
+    /* Calculation of x1 * (1-xfract ) * (1-yfract) and acc is in 16.47 format */
+    out = ((x1 * (0xFFFFF - xfract)));
+    acc = (((q63_t) out * (0xFFFFF - yfract)));
+
+    /* x2 * (xfract) * (1-yfract)  in 2.22 and adding to acc */
+    out = ((x2 * (0xFFFFF - yfract)));
+    acc += (((q63_t) out * (xfract)));
+
+    /* y1 * (1 - xfract) * (yfract)  in 2.22 and adding to acc */
+    out = ((y1 * (0xFFFFF - xfract)));
+    acc += (((q63_t) out * (yfract)));
+
+    /* y2 * (xfract) * (yfract)  in 2.22 and adding to acc */
+    out = ((y2 * (yfract)));
+    acc += (((q63_t) out * (xfract)));
+
+    /* acc in 16.47 format and down shift by 40 to convert to 1.7 format */
+    return ((q7_t)(acc >> 40));
+  }
+
+  /**
+   * @} end of BilinearInterpolate group
+   */
+
+
+/* SMMLAR */
+#define multAcc_32x32_keep32_R(a, x, y) \
+    a = (q31_t) (((((q63_t) a) << 32) + ((q63_t) x * y) + 0x80000000LL ) >> 32)
+
+/* SMMLSR */
+#define multSub_32x32_keep32_R(a, x, y) \
+    a = (q31_t) (((((q63_t) a) << 32) - ((q63_t) x * y) + 0x80000000LL ) >> 32)
+
+/* SMMULR */
+#define mult_32x32_keep32_R(a, x, y) \
+    a = (q31_t) (((q63_t) x * y + 0x80000000LL ) >> 32)
+
+/* SMMLA */
+#define multAcc_32x32_keep32(a, x, y) \
+    a += (q31_t) (((q63_t) x * y) >> 32)
+
+/* SMMLS */
+#define multSub_32x32_keep32(a, x, y) \
+    a -= (q31_t) (((q63_t) x * y) >> 32)
+
+/* SMMUL */
+#define mult_32x32_keep32(a, x, y) \
+    a = (q31_t) (((q63_t) x * y ) >> 32)
+
+
+#if   defined ( __CC_ARM )
+  /* Enter low optimization region - place directly above function definition */
+  #if defined( __ARM_ARCH_7EM__ )
+    #define LOW_OPTIMIZATION_ENTER \
+       _Pragma ("push")         \
+       _Pragma ("O1")
+  #else
+    #define LOW_OPTIMIZATION_ENTER
+  #endif
+
+  /* Exit low optimization region - place directly after end of function definition */
+  #if defined ( __ARM_ARCH_7EM__ )
+    #define LOW_OPTIMIZATION_EXIT \
+       _Pragma ("pop")
+  #else
+    #define LOW_OPTIMIZATION_EXIT
+  #endif
+
+  /* Enter low optimization region - place directly above function definition */
+  #define IAR_ONLY_LOW_OPTIMIZATION_ENTER
+
+  /* Exit low optimization region - place directly after end of function definition */
+  #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
+
+#elif defined (__ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
+  #define LOW_OPTIMIZATION_ENTER
+  #define LOW_OPTIMIZATION_EXIT
+  #define IAR_ONLY_LOW_OPTIMIZATION_ENTER
+  #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
+
+#elif defined ( __GNUC__ )
+  #define LOW_OPTIMIZATION_ENTER \
+       __attribute__(( optimize("-O1") ))
+  #define LOW_OPTIMIZATION_EXIT
+  #define IAR_ONLY_LOW_OPTIMIZATION_ENTER
+  #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
+
+#elif defined ( __ICCARM__ )
+  /* Enter low optimization region - place directly above function definition */
+  #if defined ( __ARM_ARCH_7EM__ )
+    #define LOW_OPTIMIZATION_ENTER \
+       _Pragma ("optimize=low")
+  #else
+    #define LOW_OPTIMIZATION_ENTER
+  #endif
+
+  /* Exit low optimization region - place directly after end of function definition */
+  #define LOW_OPTIMIZATION_EXIT
+
+  /* Enter low optimization region - place directly above function definition */
+  #if defined ( __ARM_ARCH_7EM__ )
+    #define IAR_ONLY_LOW_OPTIMIZATION_ENTER \
+       _Pragma ("optimize=low")
+  #else
+    #define IAR_ONLY_LOW_OPTIMIZATION_ENTER
+  #endif
+
+  /* Exit low optimization region - place directly after end of function definition */
+  #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
+
+#elif defined ( __TI_ARM__ )
+  #define LOW_OPTIMIZATION_ENTER
+  #define LOW_OPTIMIZATION_EXIT
+  #define IAR_ONLY_LOW_OPTIMIZATION_ENTER
+  #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
+
+#elif defined ( __CSMC__ )
+  #define LOW_OPTIMIZATION_ENTER
+  #define LOW_OPTIMIZATION_EXIT
+  #define IAR_ONLY_LOW_OPTIMIZATION_ENTER
+  #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
+
+#elif defined ( __TASKING__ )
+  #define LOW_OPTIMIZATION_ENTER
+  #define LOW_OPTIMIZATION_EXIT
+  #define IAR_ONLY_LOW_OPTIMIZATION_ENTER
+  #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
+
+#endif
+
+
+#ifdef   __cplusplus
+}
+#endif
+
+/* Compiler specific diagnostic adjustment */
+#if   defined ( __CC_ARM )
+
+#elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
+
+#elif defined ( __GNUC__ )
+#pragma GCC diagnostic pop
+
+#elif defined ( __ICCARM__ )
+
+#elif defined ( __TI_ARM__ )
+
+#elif defined ( __CSMC__ )
+
+#elif defined ( __TASKING__ )
+
+#elif defined ( _MSC_VER )
+
+#else
+  #error Unknown compiler
+#endif
+
+#endif /* _ARM_MATH_H */
+
+/**
+ *
+ * End of file.
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Lib/GCC/libarm_cortexM0l_math.a b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Lib/GCC/libarm_cortexM0l_math.a
new file mode 100644
index 0000000000000000000000000000000000000000..950d3bdb720662c0bf7a64ae1fec78301e7fe7ba
GIT binary patch
literal 5267312
zcmeFacU%-n^e<XNlAtIiP{c(**L4k`h?o%*Dk>@}DmtVgD0zk)##MLM)m0HuF=Ng-
z=bUrSIp>^L_ny;TJyTsX<KFjvpZmwVpEn<y(<juo&N&sjx@Nkq(IPxGGPad%16TRS
ztFcc*Pw%FUyu4jqJp~o}*VWa_)2DGmK^|sHh+;P(&4d2$J2u4<^8X+IM{{8J^c*Q&
z;T9?F--48m4<n_gTa(gzi%99`8dAo2C@Is{kCci3o0OR!Ps&`WOYF;e5PKhAVjsSb
z*pI$P>{oje`^&|oto1Tdw$U?Ew*M<qcJww<c1vAS_GKt3=X#2i>)}hv{SijWtt%nr
zZf_$F<%bf7mhr?PHkde!_aqM6Er`R@a-@8fKvKTrNK!t%HYq>r87Y5!5h?#EmsD`8
zO)3O=lM4CCq{6agq{7ueQnAJ+QZY7}R2=<@R9rcfR6G+*D*jVMD%CzjDs?NZKZ=%-
zO44!T9I5mlN99)5M0fnYk5v9rqB|UCmL|I6V>RMP52wznh|`!@;&jTDRH=}wKZb;n
zD$=of6R9E{|GXnr+rJ`J$37!fPZjA7XZKj*tb$`<0damhl2mIjk5p5;l4@(t=?<6H
z*NE=8tRdB_lq1zcmXYek>vYFYei|Yi+E?T!={T(+u8#YN>!2Xwy0RK^eKU{LaIHvc
z1TP~setSe}Y`aEkybdC6t_8%c?=s@{S3Ggs@QJuRsYu+Ny@`9YA90_%kGNk9B_2P;
z6OT5&#3Ryzc#N1%Ja#4%kGJ<oO?MAcvr`zUIXjTlJQzS~xp|XXIqgWTSJvd`ez(Za
z+wPItUbjf?g~jBT+8XjpQ3<JI`-#*^DNX9^b|Sx4FCf1Tolbsz;7#hfJCVBKgw*|W
zD5-n?7^(YD6shMCK<af4BlRZ#P3oPtAoXpok@}v~N&UW|q<-EbQh(<u(%{!}q(RXk
z;%PRNc>WqhJcC1tXI>!jT;NK)EHa5#*K@>cOCV`z@rX1G_a+UmT_TOlrjtgs!$_m9
zuSlcC9>iPmj(CUr5${o@iT9dI#QSP8Y20`pX*}Q*X*@ibG+qqH$-2a+@+IQ)yC3m+
zQ$m__e?*$hE+9>ggpek0U5T&rI^vr#l=vRlMVh*7B29nGBu!TZlV$<SNVBaYNOLtz
z*H5OC7M*vI7HP4hWm#X+GHoAeImd#uYB7SeTK$Q%&fiB`zbQxjqMS&Z1_7kaj8~-1
z-cQ88%yi=4_8;Ouq%`p_Y(e}tRU`i2ib&gj`$*fFi%8p#9;99Mk)&O}AkuEZC(`cx
zF4Df-J<>iPinJg4H)+4JgtWhVh;%4dKsvNaCLNL%kq!%ok`9lHNXHt7NXJ3<NXI{q
zk&c^+Nyj_EB;e;*5-|82379{U1l$ZHot$5hPJK#9r-FH;)A3N!*}{o*ZWKZ~N5V1Y
z9O-;u9qIhlf^?}rk90{WN4iW+CS4AdkS?!pk-!?UB(Pfu3CsaHZygCdvyF5mn@HDs
z@uX{SYtnV%NYeGxNYc%&BI(w+h;$3zMY@gon{?Y0OuF4KN4h&-BHg<<k?uKg%r7F{
zFU%uBrOuHc-_qf!3Ch&yXpK_cQ<>t`SQ)QM^z~}mkQkABdp7kkCWmXTuQ9ooXG3pe
z^2T09;TtwKitg3WD7cSN=tdlJBQN6tiE_h$M7d!=qTDbbQEm_rh2aCDD11Pom=8#l
zvH?YhtA%EYZqyK?l6%i7<sooNc^sTl77VA8H4&$iwG*dfW8+jbz({!))WychbzyOG
zT|}H*3WgI)ad2WO1Wru7=cL9R_Y(WC&Q@$i!*E2oVK}1PFdR{C5DtZ*9gVBiARN(}
z4@Z>p;fPW$9KPpC6;ioDI8<&B4wduaNHAPD5(*tRT%}w%)R+rLg76{gxWwS_h<FuF
zb_~<VOV5BYPFp=yk#Wg_Z4c1O1yD9JNv(_ykJKckszI+5Ce6O8xR_Xtp66_Y{4h2G
z&)Hy37!zbU3v5=#0$J7q=5U!W63^Mld;uE+UqHtCLRk)l^#v?AUu2Gm3{zgLl15@s
zKU=wQ&X#1V73xe?g~zu|QbqgsfQFHnHZ0?hZK&5UjK5w?G#PPGQSmB-5-*Cvz%`Hx
zxiXLnz1%>GIW!RB{9_=*pbUi2yA5Pw_w<j`^i-vHN{muviXA#SE>jhyl%^UJYQc5r
z%O=#)NHw9xU`!XLv#N=*7@p~};wUyz^oIe9Qxsp)R2odhZz^yT5t|6rM2yCRGaeO$
z!!|g^Axu@Q5Q8ufVgv?4aNj@%z8lEEaRZr;Asj3`aN1;j@iGJxeTE^%+KE1MLeXbV
zDEQ3D1fMyX;4>#fpE(iw%!$xvP9*df-d|Y&LJwgruxqe9_6e59&cO2AP=@AbwQM&Q
z#xo8UbW^EG5|YlcO;}}gd{VeZ6u=aW))1RuO<8I!a*TBonX$-0>k35$PH!umvF3UK
zEuj~P)kVj}$Ll;18Oc)6Fjn+>tBg!a&e9bT8CpbS#3I7ER3tq-RaZhdrv>m_vQcZI
zbT+~{wZU`ACN)8=vk}gz4W3Ij$w?V1eQlJZc9au66d9>lLR_K_S~#aggmbX~p6bk1
z;f%e&NCgCjmcVmek?>4?4R|gUz;kL3r;<6WfFRZScqLxaC&xu8Q&nn}MhD7Bq<D2U
zY^k`!IC&vaz?2aLQW0Sxml_@wm+2jmCC)6^_c(D}V!A3-Ew0yeYAHm{R_ghjSO-A|
zhM<;gg_~cPB!v4CnSX)?W)u?|oRdtba0)Y_5~e&8I$@49p%W%m6FQs;O{nBzwI)19
zC9Z6+5fW6XEQ{F{VipQXtt2#%uQDP{qfw<s$7kvKkv_@3*nE<`Obp2rFLPq6N{oQn
zkipb72KEM4VYKOJag&9l-eFLU4vlt6y|2c)Uqhv=L$k)Rj%}bY8Ky~v<d|f@LP|1q
zay$$#p@F2xsVEL_o+X(v13^z?7WI^o0k8(L$b}-Zko6KH-bo_CNMhKUBw19XM!a5Q
z&l4HygTTmqU?c`MGCYY98sFPgA7d3#@}&&wldt#A5KYRKFn=-C=+LNv49$p47A0#e
zOSpl;WSAxul4Ftq3n|GW;xwr$oNvS9m2}{;BDx*Gij0+%63N<0V=^IJ1H($3(xb(N
zu@YsG3CZ!9%7nCdeNX1aG<lp@asb7e)bK?8g^iIgMMWF7lsYX!H+ry)z%wO~m)S>#
z<Ng7?m<T0A30p>xu%!$_69r5eK_JY%EH)!Gu%%6eF6eS9lQGw0(Fg?$jL^qeFT<ns
zizO@}@Js>ZCHsiDl(g_DWn{QIGCWG9RKxW_m86V{ZWt_1oc|kkCQKL%+C{j!1Ouu2
z7}ZIaoutHcWpa3`CJuVEklUnWeF`E`Yebrws)`TSsD7jpV8q3hfFjjl054N81q=*j
zh>{1aRXnpu70zk9;CW(_c()*|-t_|BLN?jx%w#i-Tq-q?PRa@l&<ubC0b4{mkBduH
zLW(tUk@}G&lTpuEnXEcPg{cz8s+45W;D#Dn2-lZ%JhLJS$%@1lWF#`L4CICgqP=k#
zBW|%G)<tO)V~uo?kEeW2WirMY$<Dxgxx!Ql)+?z5D~n5n$sjoiRPw~i<P10~H*m>N
z`J<Ai+>pzei4jvI)+vKU3w<jI1}ubZo<;~!z(BCpQLvW`)2TcedLdIvCp1U{r!iT^
zXuSsR>d*}Q)@yWgs5Bc%9WXLUC!uaI5^0W;Ok`E-?PT>bVqK*$HS6m`MpqRwQY~;U
z&9E|Soscc16B;Saxyj&ip0XO&SwjHBf>PTUyJX3_n1O+pE*ZvDG)N;VSvNAN|Bvz}
z-S(p0p3a>{@MSqLrl%>?t6&A;1&hy2x|fId21b>#$e86L?(*xBWgwTjgMPUw*h>*I
z_Ts6oQ|Sv(g&~rt;Gn`|lxkQfrNZ7khsA2-V2s8P%@9R5GDIJtw7gVQl17=Fn#4Px
z7t3nbiRB=$${EZ>Ac|y#1(8%xosz0w&5H~*#yuw~4&j`UOQqR8D&btJ2)}rvy@p-7
zv&(kjTpZ-=>RlZh$J{AXPO4he(L%B%KCEx)7lzmwDaRU0?j%J=v-@TeOKXr=u_WcB
zqKT>)_WB^Pw5Y_2MJXp0mETzicTlvLs1XZ^_YpL2x;B;?K`)?1^#ZZDj+bg>?-ba(
z1mRpP!`>`}N9b?NgmYSta8Av^1kp(Y{)e6NpLrT^-rk<@i%<N7*<uSpC&XV$Xj0Q6
zHR}3F4X7|7At_O*!7qPxLI|JkuS;fBB5Y^tWV(HIP9nF`@0m+x`c3ghUWPKS#)h&c
zl1SQ>1%G%E<VX@RJF|K_MyRhsFXW0#(<lom%H)Lw8B<o=-NB!vnAR}n`rQWDtJDXe
z7sC#mJ_MOq?*}X9{WjG7pqvR07_okbi*bt)>cRCwrZ}@*rH_gc>Wk}zOmTfM-p11c
zVm$<FZ8|O9x>c^!)CT2Dc)*C6EgfAaWMmSuY)8V!n-w!xSSGVrfYs=O<1~yfsL}2C
zuvJi@97DJ7!&=hohk;05lwLw)R?-E+h>$BR?F6xw(v)o|lNS~zZ5(7=t{8=}68Zrq
zYYAQ~-UYEvh}}mH$&YV@q_aO;lwJgQ5z}D$WgNF*WH^WXz|=G#><URp`aZ`Y2{y2E
zB)Mr+t<Mu&O7u4v!djN@$VlY{1LF$W4Uj=GNh@yq$l#>g6oWF1FGh+PGw01@wd$K$
zx4px3Gri1+9Y4+JjQI{ES1@g-Q*bh4$i_eg8B><s5MrW`iS>c7V!lR0-4Du{@PHBH
z=74^WNor_Ts)uK#x}^Xk<XtsT8HEx{nZz^hD<_q9d6?8<<vOvvVo7YwU%BoF<xF_M
ziP_yD&N-P%UJ<J@=A@ziKg$2WD+85$+Ql@AF7Q<dTTpC=5zII^@djJJ$Ur#hrkgFR
z+t%Tdq?gO9*U62ghg1HjB<HTKq%prar3qLDQNM4*M8yd82#ioS5cD$M8D3)yN9G1I
zGs`?-<tzv*XZ&HrhAtT>O#t$a8ATF>dIV$FLB6{g*a(|aQYSN}{Q<rg?ezMdYXpEF
z7p6>@kd2t|2{38$LwA2%hi=2_2k8)P`0>Ond!?-_3By38caT>x-Z3iil<kp5wy})V
zCYCeAWHzP@L0P4Nqm0rhtWh}j9*5oAl6$P%nlQl7Yj}Tj8Uts99V`PRQOctTQU*cV
z;nDYLNun>Q-}jNCkT!Spr6h^Ilzz)cDy55n@l`L=m(<I2^NdbJU2h;hCM#~Cz+dS(
zTF<8P=V-k=J$-z9TwNP^HT4lUT*7R%?E^a~6bd4J6r?uMbA%j=6Ev3I0;x^1Nfsd%
zk~JaLr3e|SXUQozFURl|@!VQ3xMdILOa+_Z+*Pk8o_Njx>?#YqnciR**!$^O;)~~u
zKex=~{v?B%fg`2Sp7CcF_|N+D3RqV-q>mGxFaW$ixBkE250^hFUw%@MKrxR)C7#JA
zwy%^gogPG|&=z9H50f5(?d^&}{4jYI+FdfF<<JD%Uus`h6wr?+P(O)5f547`6Es8d
zFUb9nvL7@AITMDc#k$~d6*=8sfu}m15KquwkTdBM)hGbD6pkpQet>+aB#@{poPZqu
z$v^*>##P=$%9({C0>)$MTo`p1X%@{CRs{}(m?yzRp!n4Z+u2NEy$^=D`AB@Kzll>@
z6q#A}DFdP%mLO_crH>#gwF(RFz)W^^!g<Ne!ZHP|ZbNBB_bR!9s8mzn%&aZV0nN<1
zRChqIu&{(10x&Pt4+@))umO!z1rIPcuL){1*9uMW{4BU>=25XToLg>0K{6uMtuPSJ
zy`izpJS!%{xtX=a5->GCihtayyakb!#b@|iY8E<T9#S5vtZR=Rn)^ch7OBFybsT6d
zRSL&qP}o>lEHLi?-q<FBHx`RZJL360h{j@Z1(XvzOidp+D~<N%q>Q!2T$_C0?Kglc
z7V}Gu2eFwuvF{As-C~KQ2dK>4Er@wlJK&d^V^Q-y2)@$!A()o6u(FtmHVW&DP{I<=
z&D%nftSSqcE7u=fb+T$;T@6~wehZ9yE3XQ84s|#vhY+iVv_=d2KcMZb8rq2tSlh1y
zudNzZ6xq`DIgnDThRz~e&Ow<;tQy(52|yJgQ5&FMyCv|aA&7+7U?iOeL=USb)(5ff
zE?9R{8!5hf5Uy1-%39d>M7B9)t?jQtELJTjTiU)aw24(q%9gXQh@Q5hY(;xFEZds0
zPWG`_ksoEN*{dLNR&6NjO3I&utXV6pI$KwQ%-D}~0BsjrJjbjLhsLxDv_aO~eW=2|
z1~j@=H(Lx0cr*J0$oHW92s2_g2{bjqS_t_kQoa^stw3Ql&^iUtg?tYxkLQS<fu1R?
z#1vTA`+?Xh+$KZNTHB*zRuR=PS?2B|6_8W}w)+$Q;6ZD!vKRwQ1x2}`Fi}}srCDzU
z*1jILc)A0gV@2NRW`<M|AYrd7r-mkswOViO4b(xIOsqDPrv)68sl;ld)Ds+(8N_N6
z<*e<CAw;XqHf;gI%)PXI8dkN1vi1(jh-hN9)nS}ab2<BQXuOS<b+T^{VynHjm?bm!
zYW8~}Hmm(EXRVNRwYR`7cF^U!z<Ss}L9dULafd9Kx!1Oz0lnPns7)(@t?Qsniy&4f
zXhojDLI5Xe0KULN1gB`dE$p2tK-sen?S!&^_DV!P=MXHgZ5@>H0CkZ<wX@%Y-RTM~
z8))wW?pR&5{a1)L$o>X8d82$UoKoC_?JuD5ozkO(h(he=Vnp}saRi&WhuSa3itf|S
z7DXy5u&uFZCE*X|p%Uh^63U@n27$^FRh6ehN33mO6=r6Q*>N;S+z2!36mfix$%rwt
z+aQEs;aCF`8)H^c<gFb`VZbqF)kVIvV=CBL#hF=)eXX41A`EJ<ne|J+F>|lzn2L@j
zNcf(PDyZHn(X6s1w62-Ex8pplFIm$2Iuaa3sb;p0g1&`gT^w_1W^^j?b8HMTSfxw$
z?HrXjfHNe0fMX-<HJN4=U4-(1j`^6z9LYY&aT^Z2Tr(R?4y4&J3-z<iN*xjW4ROSA
zWi{8V0uCi}_d{lm|6&F6%*x{!F?T;^=J)^wi_A(lfEvu*uUR@ih5=%=+^k#*q{7_&
zmZjrL#8_!&+gz}CW(oPnp&&NWCrA*}NCHb6X+HR5WpNn{Dk|*Y96KmuiXy2!EkGsW
zVYk&ALHS=mAk6;Q3x&Z9(+7^rD2a#hd>GUClcMTwh|1|t2%xl;yTW=ESU3uENlk?V
zGBCy+BQRsN6tss}IBKxPepb*PVhuH7;8qq0?^F+P?X6lXtiK}E32b~nMR{ZpswFl~
z8;Q4a?1-83SCkhn(C(#)9iG@heyQ74PFW2#E7ct;bW|bKFf%8-njusv>_@}R%8Tu2
z;TVkpjW8>R#%Au;jv?5tzneMYWx~we!|@$@{fAjuv7ZJwo<qDp&FYR4@PZtxVeUto
zRoy1I8sfMHTlp`u%Hn{Fb*zZ>jgt6e$B$6XYP7^>I*!Hq{x&P8gnDpBckGIQW6a7W
z34)Od$7UGpSkVJ>_Y#HUVH|qnL<n>Dc?w5(=LfMWkOa#Vj>o|ntMQUxox(916Idt-
zwkaHEW047xV4uSA5ssfCaXdnIRS-M8QlnQwPOFGKIwkO>L|!ZLj-<*ft0`usmVm(V
zGmgFKX3of9&dcK1pJC>-Mc^}u9nR{=2v9D>4jTst66LGDvdT9ze+dF-oOP@wn%QCF
zI>%tHW}4Yytz!NEN`;(AshiL;3M&f~Ra4+JAoOnNV0IY11+FQoDRA&fW1+DicZa`r
z*ay47iQs@4ae0mr)Hip;nNOi`d5QzGfw@aRfi<(R*a3Q2k2QlTtB-;9u~fj~lav}}
zW;GX3e)0iFwXO(ATod7s!u2bZ1YBFla;Y(9?irv`D6B^SjP)o*g{5F)xdvp`N1>$k
zI7Nj+DA|XSeP}a9;SdLm<pua-WwBHEds_H=SNOXZ%&U~M-ehgp1!{0~0HO63>x#IX
z#0IDi4Pd?1y8I)M!(z=b2ld;mD}51o==6|f>+O<#X<|JO@?pKh+7f3~ON0dQ!`60-
zbl^uNV+wxEy8H_k{5S`GLb3<&z0g9|C#@|9A~-?<_!VnAOISmRo?nxUDfo5k%I{e4
z8yxse$sWLipqZ_2SzB&FaD=SlWc}3It`Na9VMelkZe0-<GMJVzU}OEly231hw{RSX
z`j--K>39taS-+C(tsQ^HG`^P7SlZDEx`p){i7)5)49mZ@cEifx8U`&Df;B7vc<Xo8
zmX08{EQUYel7)?3O(-q8WMw0Fsg#Y}C2NVNF4;)-)FoRRntbY#oy1d@O53<$Wui;#
z(WS=NzGZAI@rJ_kSI~h=zBV?Q=u&%Zo@O>RFnO3IbF^)4LpxJB$Gvc!v2J1GC^kt&
z&_OBdmNu3xfm$Mj9d^fQa8d&Y_P^%DauhIbze7Qrn$D<DDD1G~?toKa$o)htSD;BW
zw4Ti`)lg1NZc8SuiREcD`32?<n|jqyPE9Oe%m^r2V)+hDln{Z9S2dJVlb<D%e~G0d
zoVz(dQ`t1GhH`4s1x`hO6~wX`+Ej!&$EImDR8Skdd(_1=2yND4Of9Pkx0PZ{6LdDE
zh~+S}!ApTnn`)?_I2&~~Wr^hiwD}udZeI-*)aI(r29k3GZPYLm*mSCf3b4W9{~b<+
z$Q_C03p6<j;oEd`LOC_50f7o84TvQM?N$>#?&*YbYSK<JQ4&jUG>O8%`#7PTn#4#Z
zJBejqG#P^?{hd%wO-941kQ*)JFB@%EVoZaaP(f{0N;dzR!JQ!56oaQW5l*O}HfMD<
zmc()o+T4LoWE1U#3TpFFXJbb!AD~T3%*|jYR8Sjdn3l!1g5=l&<F)}hv`wNDD!>LO
z(N=IO<*z=P*kW>0ols6q!X*>PUk@~~$Nrb@gmP*!LNbB;Y0zXTO!hX}PAI1)3ndfC
z-()m7g(mq<D5oYz;Z&EuEof5!1J7od6Dp|9OUVZFcLQy5(dG{)R8X4=FqeyQL;lQw
zaoY=jY(_bug4#6E*+Bkkp^Y#0(Xmdbpf&?^Hjuy0XyXJKvng~!g+k%>5=%^?L)EPa
z6E~HPN;ePe9W&_wbXyHqNt-!ztht>7S8W#1QROxnW+R&=bo{vaBFYLnQrwnd-&iA!
z37k`2K-EHfRe<o(rPm0y*%{^FHkvp<Wm11vz`0u+>^(c2QBF<p=2I|fLM%Pd<OFt}
zz0N47CVeH7lf<$kn!wCYYz{f2oSNjosgUQ5(BB86O%3c{$DL6@ZDvU}JHciw+Oz>r
zZO%BOg4*nrY)Zj=u?B72FsO^psGv3vC7YY}um(VznwYn1&ZwX^cHpAm&rX<AzM#!E
z^!c_kDyU6;I29s?X2&&wTQb5tc1Afh=^>dwtG7XuLYz`wIHMd|JrI3+%cg3WR3M31
zrec8)*d;$Xqnu*SmrPy~%ZX?*8r-w_=8SS`au`kp?{7k;HUZ<Z0c$c-IHQIdz0euK
zCFMFAxnVj>DV$M5jVi!iu$TwPrx`FVzSu6M70#%E#oR3HxDE=M7neHdOC<%JR$a1j
z(yA=6!Yr$j5dZy&SOz0vA&!Kq3MbS6Vpp6JoF!J6S*EaMMq-)zn8%+KPN;!0J#mP*
z>ex#dh=+m>5|`cBE;SW&1i5rZr+!h;Vd4TgA~tmtbPT!VVLR7X(1GI86p<S!*z3*D
zm1s`>ZA~mI1LJ~UK-e^b`hWp%wxDy~x~Oq(><=2Dulx(cAB)&y5nqK9Dj?TrlP}q5
ziDe?%yhgv9Dx6S3ZRWzM&>pxBC`6+(FiG3AR5+oA8XeLZLGy1!qnfx9Xr*vM4K;eM
zGlCv|4UKwZb^Zz`)KH`Hm8I&S`4zyp;O(qUTZI#9s8JK05#*y58g;{&r=!9NHIR?X
znD79pb%b6p7&KBo`eTvGIE4o)oKOL{cs(8~*+4$>(WV$}x+<JdL2cH;sV*OL&}b0W
z-9zDo8ftV&X9W2;h(^%HaM@Nkp@tfL(-}cNo}p1|tges32{qKn%~7fj^5FoCOFNua
z`zoAJLybD>j36IAXk?8E7@%-M4di1vCOTBs!?Qsn<O7Nf#v)<ZhoTftsGztr8Jn?a
zQw|4PtilNuV1sMGy>Kez1MZJ3*Pzi{9197GYN(+=k65FNXk>@Ar6`<G14h^z%Q!Je
z|DaJnklLgvoKORk*C?3hZ9RT25Ay+VCCJs3xLIIoTT9~ZK_YE`mbf^Wifn63To>rR
zw!cVRHuzy%N8)zE*t7jr;$~vGx)PUxy81uk`WtHh0zuj~khn3>+ig81?lhR#dP&?N
z811$VC9V$i1KUOtw;sLrmN;KTX)JNop`C4gB<?wMGF#uD@rDFyUw|<*mADs>5Zh)F
zS09?*wz<Uh#rj%ETpMUV+m;fShV`|QxHpK|TH;(_)Y<w`&b<aSfSrpa%#*O;-T;|8
z64w$rPl<!qO%gjFiR*`43yF(C&R^ovkPDEw;mCE9xbesZOWZ8vLM3iFauE`@6}ec6
zJB(bS#9c&ABXReU%a*ve$PJY^MHS%wkhrqQ{Vj1W$Q4T5ugDckTvOy`N?b?e=1E*{
z<d#TWByy`HE(N&_5~oFOo5YPlZV%;Z+CmfA9d-L1dZ|K8f6WBwd3I-IqEXN+c2{Mh
zFz6F@cV(h`(An&s%0w1u^;RZ21s%=qD=VsX4SJ%Txk4uU4j$RrD_nf_p4GaCo>i60
zj$@^@<g#TLR71JU5=Mz#E4l0j^g+AMa#=Lm^^wb3!l1B=kjwCn!7foQBQPu2<tSX{
z;{+mRvz8N#7P~*?vQU^=>?X)%HL%`Ua@i{wO?FG=vd@^SjdB^@tJ&?9%Z8#aC*`sP
zO#M}vj3^uwHSH_dncF+tmjkt#2eGqj1uX0~Rwm~5&Fq@nHMQ#m%O?w}fmzD37D0(s
zS+K<u*t<8kZvjDD(;}8)5gSK^ot=oF05jV%GC(_pqEiKwm#zVD4Isy5D#+~ZS$kh-
z=dxHKd=FGXVQ$X?JAk3J<S81K7c4CGRadA)eg^+4R#N<2TCB8^r4U19ohA5;&N$La
zg%A+SNmm=Ss6xG@Y*iX0Wu4jbu%n1IBCd<K7`%Ynx-@31x&_41$_{e~p3?F^)dst2
z(CJ-;69~74kRE7Gc!jgRK|~05Z_*J8H?=bZPd!8i8w}Z+a&r{bk~@JS;inNWUf=`0
zlKJ!jp*g|rGBd?jXbSi_4s=lhha$3BC_MNVlNz4j3h&@jsa<Pl`uhA58k3mjs!2+U
zSG&UFQm(3m2vt;+Dk{|1wV|h%Z@m=ndI{l!lTt%LSuZguQB_YB9uXHBmlzqJ7NrVJ
z2#<`7OH`5n6WHo3_5TnzJ}x3OCNh%q-M4<j`d(55|HB%LW`)$R-vIt~5_3ekUP)=G
zk*Wr5lkmwi;iYbB*oco(MTg@<dYY_ccn~cX+X<dki-I2*00WH}pA<PnJkyzg6fB@1
z$l=PHs!~bD@GM3w2%$sZgKw0B9*A6|P_OjFTP)6bqL_U;&V)FUz!W2UuP8hzhi|+C
z1b^<$llY=L0a$v6FPOsniA`A3ClG~akM!@H#+T<QmC;eqd<n|Tq-0g1^o~>U&7g>{
zf8q?v!B5w)5~*(b5Ei`PDiPl(AwFElJ1V^7PYDkJsxslH)#0fzYWXYpgf}R{qs+<-
zc&%$f1hfh~k|~5Hz@xYN(3Gjh-+Ilz22l61Mx{C~CJ`P@j!26pX^F_FqFnK3CA!%3
z6<{F)-w1q}9IcMaRuN@%d^k97q%D-pTR@fY3tJ7ONvuJaa4`gQ6Q8Q3udo%`mVF<g
z5HYlsQk9yTn56en_${qI|6swO^neE?X|szj{Nf_g^^!Q~f<j9{Gs@%S-k%JB*vitI
z#JM2g<uJ;G2$RhubSn5wZ4_Fi0uF7_w#`C&tKlU_p^@?73E`=pUZK%RsY4otw(Z)h
zQ!iy>k%qSG6%-njnlxAysZob^Y};1mC%#n@IvEb!q%;kug7!&<)M|hxstJt4q#<!C
z-D_rrSJ5i{<6^MwJ9g{s+SaRyt1v+c)2~-UuSTx5;RQ6RaJA|e*8wn@)$^?v0dF>n
zjCF;VGsUUnk`i4T`ZV!u;yuu{UP5GYT1)u3x<-{*FToRdO>A011W@7G(|Ry*w^S!Z
zYe0biXG%+Gfpi~ry#&{KF;N-esnPWsy4LI7$hBT{Vp2VLU^XsNQ!hL|E*zddjR9eF
zT4JOIs;j4lBmh-|EGk?RuH#|MY7&$gQQ=tx-x&zg8cCBn9ow69Z~qkRV_{y@_bBWm
zw3)d#W(wmKb@Co84Sji6p;GL!knuFgt&jonuQUqy838*GMgVVMB+9si<g`?kGFg*K
zl!>ZLO|&r|0iS#MGQ<ln6otlyCW?Y#OA`UVcw!8N0Ue(NSrz`s#=jC?prnaQPzf`G
zQmO9HDX=}vK~cg07iT?vj)a`BLk@<s;hRRq&Z)$<5Pee$plp-iO9QbB>&B#hP$Qmh
zGKQWUmnrMu^p&ql@t4dp6%GrSK-qePi9`rrN(VHk><!frfi!98=2@{rNdFUo*lgl!
zQ4O%M4OPOc3=<=>WK|<-a<KSL=bjxp1nb+Ao5ck8*hEMj(ucq`El`yxlxF;wE<3vU
zNc2}|9K;dg&`olf5}}*HFyg06p=v>yC5$3iWkF9&jN$_k+KP=GCO3Ke>8rzu2|KXV
z0mXFVOqr@l%7|2(zOYFXEk91^Wrgo({IyO98;zI_Dqg>p%JlH~G<Fh1CzBh?ufWVJ
zKXjQDFIVv9IW~BxL+EI5rN)>bG8z*Esh{WB7NygJknYIXa2VpkxEFE`*J343b;4x=
zGbDk*<sViGo>CrrfG<*)<i{m_Pnphbu|r@kdf_}z`;O4j;pz=bJeV=qh=iFaBQh2m
zKPf`3zgP(KsV`?NcACieBsHuBl<KHBSUtwc@r3R{U&|smrSBdfW!k5QG#v3-hSOk7
zctS$BuvmdJSdB_^7KR~?2ASj7=f&wJ0xno^$%EBte4HBQLwrUV-0K|(5J2hTPMsbX
zrGM8x&Op$JLK{k1$2%30%#L|sB_m8^_=F6;p1lpUg|VrNZwA_Xr1gVtexY(`9^G)|
z<^-HP;7S6Q;Y9fTA9Y`eFD`@&p>EkBUYhvfqMJ{+`h@v`nMU-3KTaJ5DFa`4C~4&R
z5PZvL2Uz#@l%-!Bau^@mrcy^`WWrT~9T6}qNh@e&EM4X?_Si45`<lv+si^|z1k-Wo
zBZgZdlh}wM-cT92g=!!KA$!F~q}WYiDF&lomL9Qp;`|%fy=@m|urQp2o`i!Bds5G?
zNl|gpaVl{|!i`@Xl^LmVa2Eh8BH{WYOgqv=#lI(XN1_y`3Eh|#{^J38+H`{t*SqRi
zSguJcf98LgfT19aHXLX|jP!m=TJO+KY@&w<3m<hfEJ@+cg6$0Al*P_9cmc<h;8G5H
zHq1H^Fzn-#BH-?XSp?}q(68c!N?^T|rGgoh^^tZap@Zv&dYnoH+XVWX3>dTYY5)^p
zc)Whila`pKR>3M=Sg_z^2bZr5SU9I^U^0iX7M_W#A!WRecet=fVuOKkYJANh`VtX8
zM7U)_2XQviBmfRfzb5;hP)rs&oysx&Y{jy{p<kd0J=}1S$0mz5s4&AM3e$ZCv^ls3
ze}$DQU33VYD@vWDjD?jYbnFP>#v9*;EzSc<eI#7J#dd=1$!;};s~$7?h!dP{xt`n>
zYL&OC7`Um)Ou7>C{ZW`0lrbs|bT1XoD=<K!q7a$4q;nfLXG>RVVMjoXAwb`RrGu_p
zNprA~luC_fq9zQPZ9-x46!V}K>M-IYtUTbt1Q)0w@UXjZS&Lwn2u2D>Gq#E0iq(k?
z3G2!j4P5Yr!NBY@a2Fz+gQ63K-3q#CAg*78T_F9uq@P)2Hy3QU*fPSUT3U@5bYbz5
zz%>XR+t8;VT4uh&DI_{k*v8V&eK`NX4h5Zx*(RcEY9ZZl>mZDBp>@U4FWf#6B{-i9
zFH3|8If^C*R>RT4284-5#fycwA!4L)1!bIC8JP()omz#H4Bn=R%VS~u;H$l0VgMa8
zC+LT>;4Z9;gnpcu5FQV$1zw`#(p5lr(nh!(5ZEhd=2{!??1P0pR@hu{Z3FwP?dd+N
zE9@#ns?=)upMzX|>&doUfBApA5kT5_!hT&iZqyP*EjYDoEA9z&^(0oMOLetTl((p;
zsHAW-cT!YQR8>@mEk%P5?ix!U3-THtOVEAHai5a;nB!I@^D)PbN#<h?dy?>7KJ$@p
zTARZLqg;<0j{1)|Jgq0!!`B(i$DG)5dfXz{f6U=YO?i3P$7ep~#Gcc`7b(og9G=dT
zmxr&Bn2$Lr&*|YSAm(EZ+x7DD@M{s~V@@h_dibWF`Ir+YP7mKxG9PnNmD5*cwD^TU
zHBMiR(^u#8)j7Q@r+4M_Zk*nY(|d4w4^Cf;(_^pIf6U=IVtM{*>y>b3PU>*_I-I^P
zr?1QD>vQ`0oZgeu;{elt%t=E|-%ziFGjrn2>Ag9<52yFx^uC<lm(w@n^vyVZ3r^pH
z)3@UEtvJ0Or}yLZ{+!;Q)3@XF?Kpi0PTzsk2XOiTPT!f+cjokgoIa4#cjNTkIDHVO
z590JaIekw~AI#~4Iei~a--pwOaQYBV-=EX>=k%eRK9tiB;`D<!eHf<?<Ma`nK7!Ln
zar!7uAI<5bIejdrkLC1(IsITxAJ6IIIej9>Cv$uX$HRAb%*UK)7!JpK8po%@3@(0<
zI*|V2y9wZ2<l(=FmFc^YFd5&OWXkwHWSoo-A`4`EAlWYCL&#Yf-;+F+@$v9Qu_zGz
zi6&KKd>HYP@u8%XjE^N@GCqQ2$oN5Itc)K_=E?XdvPH(XBNt_SEAmdpHzN*o$szjN
zfz*@nex#F(Z$VTtK7b6B@&05Q<?+hyK-|b$8DEVYmGPCyT^a8|zR39M#DOk>L_8-_
zTgKNStz^6_36}9y$zU1pO@_(%`edq%uT9p-cpq|D#(R=mGQJM^DC2!e8M-7B{cT9#
z;cww1@^wj58DEa{kny%8PR3i1-(-AwQY_<3la(^wiX4#f70ERjZ%^LHcxwVrG3h?&
zV-=3~;`lZkAHwl59G}PWV>x~S$8X^H;~amD<KJ++xs@&);aw2U9RDlF`*VB`j*sE^
zT#lc{@hdt0ILF`O_-`Cv9)6W2eXu>eIKDl{M{;~R$4}t+MI3*S<F9i3XO1szEqMn&
zMS{~`I3E7jdff;0_)Bi-gS?94vpIe&$K#`z(g(|L;P@jPf1Tssay<TYSNb4cb&hYu
z@f|sSAjhY2{2v@Yf#XX!emTdByG7hitcS4G!+$*@Z5HuzX~Tw>8*Vx=yKuOxpxap&
z<#?NJL`*lMd254x4-tg!dvMU=zK0${+#@jzNR%4}B+3l~66Ml1I*)G<5QPzU*LiD$
zfJAFPAW_N&#O*c7z2}tj5IChg4o)cxhSSNKh||f!;&g0moQej>?TPAQ<K()qIJqt&
zPA&z*iKRF=u@nL)=C|0y4rttQ*nyPoqlv9(7!K_r_|qXH_J-kz_6Ffl7~0Wvev4v*
za6~a5jwt2Bp%C(L=ytC`IMOyS9}blpghS<gI1&sOj)X$L;F6-GVlEsi<-(C5xNoLS
zZ2JoS$~I%gs`*V#Ot8$%=(lOy*WpqZ=D`Fxi$*)CfgNOrH4`J{tw72eNiD{k33Aqu
zHVJQsV%AJdI&TG1)(F!m{p^7^WjEesW%R#vF;&DM>Hk%SJYSgS|0rRsDgLX7L96^n
z0V56cA0>>n)qfN*Y_|U>V6+9{y90wJ;$`Bul&qPUXU-1#w80mEMt+Bcp&HmhFa|Os
z|A(~xOLo>9QOb24L1@s}qLgb-LCCe4ATwwcLCPmy5JGbGKZ$@ZkR`?+zP{Hn!jC2N
z8pxmc6LPbq@E`!3n=PaKa>}ou{7TBNqWo&guc7=}%CDpRddhF0{6@-eqWoscZ=w8F
z%ER-mc&ldy8yJE=J1D=C^1CR%oAP@oznAj+D8HZb2Pl7#@`osYnDR#`f0XjaD1V&t
zCn$fC@{&KNC@=YQn(~rAXDBcE0~;_xJd!`>C@=YQp7N4E7bq|JbCL3rKTQ5AV!kd>
zKbbrV^2=1tw67q)Lgh?53-YT}&a|H(zeeRuy9@H`RL-=&AirS(=O#Qlg8tqT@59V)
z(}x)*n2=90Aulu`pJ+l}Y(hTXguKXve6k670hQmOaoweHO*bKj*OLf&;O(cGkk2$B
zpKU@u)r5S833-VL`4o6$2-_=}>eaYE20YM8lvY8SN{B1vYf{>XQeR3tP}+skev}TP
zG@jBFO0|^!LFpJuAw@#{C6q3s6s8tI4ntd@Fr)+uO(D=nlzyQUzsAHkN>l1YX?;qY
zQHpz;XqQB(meSFb&ZcxJrSR?m!G0g5w<&!^>A#dVG866mDD6(^AW9P`&82iSrBf+g
zOz9>{4^eu7()*OYrxYJ<!#HYD>P=}|N_$coPH6$9Gbmj~=^jcyQ)&$pwt!1%V@lgm
z+KbW%N>eCZPU$vEuTc7!(od9@g1s`t$7i#V3h&tjs-%1(rTLWNULD%aq;v(P_ySOr
zpP=*xr7tM`PN_X~c(kidX?;ptQHqb1qaGjeMw&=zKBeO*EunNZrF$q<!QK>>!?)!j
z9ZD&_8U*<gO1D#blv3Q|Lj6-pE5ii^`C63vP}+ggK9ojNnoj8-lun{_0i_!#JxJ*#
zN*`1Dg;G1%`@wpvQCg4ER+NsSbSkCiDZN7}d|fY;52SPerSX)iDb1vGG^OJyolNNr
zO6O6!meT!{UZfNsKSY0>DgBkw=9C6f8cS&=r6VaVrgSl-`zbw7>3vGyQ)&ehJJ#n$
zX+ui=DeXyV1f{8z4x@AmrRyo(Pw9C|?^F7oQp+-8eU&J!OKAY5A(X~annmesO7~Iv
zkWyQF5w9MlJt$41bPA>0DZNdp1w7G;asNzdXG#+&9Z%_cN-tCTjnW$B#PaPZjiGcD
zrOPQjP3e0|tH1>b>upJCIHgIH=21GD(kYZKq;x%{_(~nbIZf$1N*&9Ka(poy>IYK#
z8>RCpJxu9yN*yYQ_TH5CrBp@fNJ^JddXmz2lvaU-6xLUp(k7I4pmYeO*_6(rbOoi`
zDLqE%RZ5>w`k7K|xR7H#^(bvYX&9v=C|ykH2}<8m>Qq@Q-;&ZmN|PxqqI5H*Hz+lC
zr14SOmC{g3hf+F^(!-R#ptORMSl*3NPfA-+8c1n>N@FQar*s6Rg_M?1x`NVelpdk<
z5~U9)eMhMoEPyb7<tVLAX<bU2Q5ryLA4;PrO{H`wrDG|bhja-cYmhD`WEav!aQ#BM
zkdSLg7ZCCU>3l*yA)N>7wW>hp!uk{G9GHiY&L+eYX$ia_3n{EW1CheIvOiK-7seum
z^=dj&SY(YrI+c(@q*LI!gtVBD6-Xx&vJL4Zc*!HuiG*B2T13bLq!S2vhqMq5XE??~
zevlTxx)CYl%N^-B=--t0K{}R@=9KS*bPOTgC?AUSZ}@2&<&%((CPYK|VMs^8dy6SQ
z5$RuqOr`u{q$9z9%5O*dCn0+%e;Vl@gj}HfeWbrbekuPM=?Hj18|BMX1AaI>xQ-O!
zseyDDT#qT=80l|>G^2bcq(dPd$`3>ei`)pxry$LT{8RpSq<MslqWl!3xv;LG{Boo@
z&_5`@8)-Hn2Pl6YX%-<@DE}B~CcJQq^52kVz~KT1`0s!;ov!zjV3Ay3os|IpNhVPE
z(W^jXr89UMMnmcgzZ$O}p;nXn@RVYG_<v>LXXN$S9cO806t_bE%LcYj{>ucO1^97A
z!gkAl*}&$@f0)2l%zs!28#Di5gWEL!VFH^rrYz`>WQE=0|FZc(>LeJ`F;j~lrcSc?
zLF%Z<4^l@hewaFH^P|*JlOLsye!cLcUPph*jGOExv#a}-;y)~YoH`K&_uKyi=0~X$
zL4KS%(dLJ#6HSbyPS`@^zC1J9^^6)CNun`3qj@rFXe3$2?2Kg0n3>VE88bANJ7adH
z5~%;Nxar(6Hm1_1H!+<t#>P~#^d_eAq_;4gBE5~t?C4GYJ2Aqy<@`Vpa*QZq|NL?C
zsLhX(Cz|{?dDP}d$rDX}lswVm$H^0IewaMb<VVR9E%eEYQbnZ2h|fdR7tg~ZBH*0>
z;v7RI@O(pz3NFqf8;`GQq33WNC-w2IAn^JSQol{luJyw;@XUWing;CuAADdbgxhGs
z9w8R<#y`vlww{Df4fu<8uw^8CcstbL=Vv%zo8dq0Ji!LbNce~cw}ZM5Y#j-oy6_ja
z9f+U6!T%A|L$rfskMKPM+F^acaIkpofH#I01acPd5Q7KXI|3%+AwG+T_{Q)s*(}~A
z1`ly0|6uto!;3P32g`67-XjJNwnKDy+c`Xq3B1i5-X{hRwjXqOx8R(OcLeap;=KlP
zHeTzV`u2cr1Rb6kfU$T*Ch)#<cuou+)-UC+7Kb;_1fCn%vHsO&@X9lI`1@DZzjY??
z+H-im3|>VBZwQCC&jel!hZn%$!ELoJUi=?X;Gb@MoHK!kd)REeAq*be-s<qyaCrAj
z;H}{BVi`QR9n|5S<M7^@z&pj^Wiohh`=Z19#Nk;0Z>;~}?}*uWM>2TT89Zm0Sin@5
zzltXC9KnvoD`xOq8N8Mp9{vwY#{6r_;VokD+!(xY4$s>J-arm-6NBf$;KBbYB#XD5
z3A~{k-XR9B7K68d!wWWnH;2Q!#NgFt@Q!eJQ6}&XaCnaxygCfta}G~q0`D=0_ld#7
zYl{UOI8T>_3mZV_`pXCtcy?gN_8043`uVRugV%_|D>8xCfWvcQ@H`p3J{;aW6L|O?
z5bIxU2CpH5m&xI+Gl8e!@O&9OZw7BVhquoJUNMIkz~K2Xcsn_~b0+ZcKP_S74Po$n
z8NAyZ-aWv>`BC~{Kfup*4lfq)&<@uF&ESywi!Gc0gs#8*V*<|#>{$PXGI%W*yoMZJ
zMd-K2{HxF56*G9P7`y=-UR@J-eL1{U44xl@H=M(3X97>l;T>Y|{29C@9A2miyagQI
zEe5Y0gLjt0)0n_J$>Dus@H#MfUpc(LP2hdx@X7`2`%3_W=LX+Rvi)VA3B2lH$M%=n
z3|?mjuLFm-%><r5hv&!O1u}SX9Nsw-cq$Grgu&~^;Emz%o|(Y=i^EH1@PZh;RUDoL
zj8kLdV;P4xlEH(iUpIcwaCp^B;Nf@8Y<rY2cyOx2`@rGhck{;l!{<g=yiE*V9|o@q
z+>EgOCC~(3C9q@hPBC~P3|?~%FUka76AteYgV&$IQ*wB@Ch!Juc%-*}e1tN1!#TVn
z6L?w<&xyes#NaL9@bI?}#@b^Jhv&)Qg)w+XIJ|u(@D6Zz0SsOQgZG@nyJiCKF^3n%
z;6*WbWlPEX%R3Wzc3{W$mrMpPn!#(t;gyDY&RG5$aCij_UMz#xhr{zQf!CA6Tg2cE
zX7DmOycQ<#G#uV81}~n$n@;gSBz%GauQGg}B7JZy;-{Fyy99Wz;CBPKK1hTEiV5pU
zeBMba10piG2JkQkN*_sw|39B}j=CZ4@;pmA{2v<Gb~_X<)`Rt?z#-Lpn8O<mc>Rsk
zd!E|i8WTU)YZB79f_RR9v0glGadzdK!uMNfKtGb*W3YoRmn_Lgf}NMd07X0eAZ6Sk
z+rZ8bHV!gDj<^^{IXEy@z|(#H=_vl^bdo^Aa{vKrcPg9^_SrGXu0caDSN0?Qzvy0#
zjQ_vrO&WQ7dJ6xS`hWkw=!e{(1HfxKyanfKlQ<Gf{)O)aziAV{f6!k0=drf)*Gt;X
zpZ92g{<Kg#>BFB|%l8r5w70(6`>$=Zy<eTrKloxszVCBo{?ex|`PH9X$eZwJRG#(2
zrg{1I@8-V0`&VwlonLYv-rAoNesf^X_3JOQ`(Mk;zI4ShJLK}HtSc97vIbrlk$L;v
zmyFo6@fj~qUrx_D)h6BY<ovY4;}&Ud$CR42N7k!594@84cCdG<=D^Gp`~7#4m+W;<
z4%nkidc12=;+UOB5*qIK9DjA2NBkdKI}d5JC1LQrO@GHt-nbw(aKrW(%k?Ltcdxy!
z(yn<F)n@g}NXu1kB95<k9X@&avoO`NyGoy>7YErbIXLj{qIID=7S0$jeZjE)`SYXt
zMb7gN37qTFx9Obsy?>c~B-o{7TCa+;;(C^y*{Fy8jIZ4trtj?LH0`&p?o(R_dQJJ-
zxoz>fPW>mx1!yK!>o{TJ@%9^vvfEvoP_u2R2`Ae46sr9Ok9TZ6yI@nx>*M;gs6OsZ
zvxu>OH(ff$!}s&wTYS3w-L>)T(Kj0XGb*v+fKgvPcmDNfgP;F$s9!X)xUSX6pMK5#
zbM7x6|EN_v{f|YpzW!dj=J4MaxI6sr?lyPCEZ62Es{C|u_ym`X;da$rh7YTHaM&lO
z^kE5(b%x!kboaO36=(l;sC?vaO&xyyZE4w$L!Ipp4IN#2=FqRUSwjcg^c#A)RI8yK
zt!fY5VBt8_!`yagp~8G9w*SA{hyVVoJpsphIHtof9FD<o^njxY9M$2l{P(-|+4t|-
zvv6#IWA^uN+L3T1!qNNtKiU>>xWi%l{j2u%x3Ahu-@a&fz%l>ZXYJo`sK0&E_J^a*
zw~yM|aFqS_LHqt6?04_Ad;fW-T>{7Wf8J^{|9PWT!qMTM*V?-OywX<q=cV?`*B9E`
za2)#jT)Xn?Gwr0WPqleppJ=1LVxN7a_4@iy>-6=3_TMk}wGY1B(;okFSG(@Z9qqI)
zx3#~0xuuQ$a#P#=%MGp1m+M-WFW0mdU#@7Me!i?d^BMd5MQzFF3)(+EpVKCMKC2D>
zd`8>+^C_*{=aX8S&nL96J{{9u{B%^i<I`d7{7;9pqdy(crheM5?e}S~*6$OJm0eo<
zPdl~mKW^7v`?yWJ_v04rl8>9T<3DcHW`10+9rSUnw*AM|+PWWCX)AnOq5bk<nfCUF
zCE7zD7He02z;QNToA+U^HtNG{ZI=(Tv<*MZ&{p{{O-nvZ(LQ`XS$q8bMD4ow6SULb
zkJk=+KTaF>evCHg{b+5I_kU@tzsE89yY|_;VcN6rhHAIG%h%3+m#ZE5E=!yAE<@Yr
zU7EJ#yHu^myJW51yF~4qw?nj--^OWoy^YZ>d>f@5`xeKyQXBeqptkMX{@OZkL$nTW
zduu<v>7~8-CP;hWO;_#mH(j(vZvwPAZ`x}k-n7+rdgG_{eA80v_@=q``)iyV8f%Ze
zZm3=Rx`B4;>w4PXUf0pazW!O;{k4bI=XDLO%j@b|i`UNDr>~r}XI@p(Zhlo>Tk@)`
z_Rm+PwTZ8AUa``)cxA42e?_!*ufFBKdHFg2^2-nTyI#J{U-<G>{@9n#^V42F&JTV0
zAiwR)yZLoq-pqG+c`g6bi_7^pU*Mc{CV$0?llc>09L>*taVS6X#lHN`FLvj9z1W`b
z^kPf?zt1=1KYYG6|HSi^`RkuA&7b~!QU37f^YRBjpPk?1InHNO@?D=#%rEu4F#pA~
zvH9npjmqEl?2r7p&xYrZdZx`!eU_8o?^#B^-!pao&(D(b?Vk<FfB!Tl|N7I&{C!Vx
zE*y|w__S|+*3(}3;ZM8g2R!YP-{5J-{K`+;=6`$AI{*HY=K05-G|6B4q+$NlC-w7x
zdr~Jq?n$lupeHr*n>@jJv`W6!lZyGzAD7EN_qcTa*2kst=RP*iANBa(yp+dZ@<JYe
z$n$&rI`8Ml&-3gbKg#>?=w9CSM>q5KJ-U*&^byX%r}MHO9nTAYbSSUWqrG{ak9Ouc
zKH8G^{o(q&2M<@}9e=niZ{5R%dD9=x$s7J~M&96u#d$p+7Uea4I4;liA<o~w=e>L|
zH1EQLoV*<m((~p&NXZ-XAU;p?ASQ3XgNVGg4+iGdc@UE4@Ss=T=lk9AZr$&ccj$iG
zyp{J`<xRSebH8_<>VAW~uJ?b*^S<wqSMB~!dFJ=4<UP4pG4IU1vU!{D+2qZ>XOTDZ
z-oLrY_de(Lz4tD+^}QFlweCI6wZDhgjT^bw?q15>clT`W(!0lVC)_=hn|*grZp7Vf
zxt;EA%=NmvI@js$(p++PLGGhFCAlZ>OwHYRrzm&kopHH;+`((k@Z8>a@^V|;$;kD%
zlagz9CqDP>?daUAx5IMx-0q*d<aTiG_}krbvu+3EhTZnh4Y=JR*YmbduH$Xb+<$N3
z^~yc>#4VTH4YwR~XWVkg{r#3*Zo)0g+~8Z^b6VW`l;d&hO^)5Ir#WwL-p{#u^JdPT
zo0oHz+&q(0c=K3J)=j+D?ab+Pb90X8%{4hrH<#s*oAYxX-I$eg@<wsa#v6q>vu=#e
z`SZqzoWvXXIel(q<g~hxl2hx(;G8lyB6Hqf$LnODoc-6k=PbJ(kW+NsKPUHk^PH&b
z-Z_ES>*X}MUMt7>`cFCL*Q?|_y;eTw>@~Zbt=BAa=3M)hJ?h$r?9^*`jeV5uf9-a5
zooiRJ%U?U2{rT##?AurOXCJ=0J$v=l4cSw!uFU@J>Z0tptFyCvT%DTT^lD*tjjN-x
zZLW^UetiY6&uQ7at|VqJx)PIJa7CG&c_kz}>`G8}z?Dwfo>%;{ovt*?CRZ9|Kf3&D
z_NmJr*_$p`%PzTGDSPDQGTF(O@!I}9%kT1stlF1fW;tAbnDzP6&8*v(E@d6QbSi80
zr9)X$F73+t?b7C~xJ#?EdR$tZ)%4QrtQwc5WZ7OS%zASX*9F6}_FT-)T5>TptMKCB
ztn7;sS&<j}XLY&QGpo_X&RNbE{j<z3Hp_Z?p<&j!3w5%#U2w~qccDtw-xnOR(k|ed
zLXp+}!spC-7hY#py6`CT`}td$56)l8JaPVH=Em~}GiROOnfd4W4Vg*jS7e5qUy$i{
zenw{P^Aj^2&i|eH`5dlCax;&dQ)jL@HzafFxrof+=lW$1IoBhz*SUbq7U%pjJ<c`B
zEOV}Y=KHg?GOwR?$vkkjV&;mor86g=HP6(Z#kI`qjG(iRGknk9%BXSnVusDx6B%#L
z?9aGzW?RPIGwU*zo>`hvbY@OQ?wKhWsxt){UC;cP;d3TGqxzY&j8bQC9Tb^y>2&{$
z-KTqGEI!>aqwsXAjO^2mGa^sd&FFI4J;VES)eM)@<uWW!m&$l?>U;XdQ}5Gvo_d<T
z=+vF`@uzSNbuvBT)PeLar?#gzI<+>v+NmY!mZwV6pP!tZe&OWU^qnV1q%S;~lU{H#
zB|Yn8Y<k4WLFt`O2B$YV*(JT&NnC&VroT8*KmEc9kMx}<oYNPba7Z72qEveJiEn8U
zC*GxXIq@XT`^2p@mlGG#tWF$DdwG0s+NI;0({>$SnYQ>iuHB}k<s2WM7Ipm3w64eV
z(tM7q(|$T0mu7ujnfCfv@3bq&x}@zr)+TM)u_kE~kJU@dKjxkmbF4~Q(6O><O^@Na
z?~BIn*elJuqYpIKk6zUrIC@&M^5{WL@zL#?-;S=)3_iL@)9dI=O^c%wG&PU@rLjMn
zulaODqq%)#u;$1STr>98Oh3|D^ZOA$P2!Qpnvf&EYT6ue)zmpsNmJp7o#vmzMDyVA
z2ldIrPt}_a-%`&$d_g_>@KLqq@GkYh!?@mDs`flwqONjyqT1~6DD|^LTJ`xuY3dz^
z2CEkxQmV%v3RY(y>ZFc3)Jom;P$RX^q1tNKLoRBYL*><P58_(&pVa*aU#G4-_#n0T
z;MLS&2T!FAIk-Qy_rWcxtq!hCt$lEAs>8wJ)Gr6dq~1F)EcL{J^wf<9hNR9u5SBXX
z0IqX8r4BsMDz)Q*MyZ|$eon1=pjxW=0f*G*`z=#1?*EdqYyXRsCHwED6z#v5lDGd@
zO3eOUDLwYDPieM)af-)&Tq75zeBAd(%I$qQDM$AurL5Z*l`?Z*NXp24fhno`+N2EF
z*Eps9zF$%r>~l$}vafuK`97<ZXM4XSU)cL1dDmWCUtdTr+IuuPZ|~0Jn7wP0d+c49
z+<fn}<eGcOC70bhJo)pUjO4p}h9n=~qfFkor&n^xo{q_*_B2n{>}ilZXb-N<D<?PH
zW1C!U&-Wy&J#Ug;?S7DSW%re&eY=k*t=PRgsd)GLq~W_4CnfBjp44}DK~kIDBa(jI
zosm>&_mHH2cj3CeXVTeS9g?>1YMQiYSG}adU9L&FyDBC{?<$oPwCihP^Ib0zYwo&}
zSa#R>#LqhqC*Iw;E%C(8m5G~n&P|-N6YmNBO3c`qml(b?IkC&m$V8u=eG^@Gc22b2
z*)s9{4$s7!J3JDP>~Kt6x5GAZ=8kU(f9-gcpx$veVbG2X2?0Cseqwuq%Z^nErFP6s
zc(Z*{!nN&xB^=zIo3MI&Qo{7@5ea{6@12mcJs@Gg_GSqkw!?pTu-!Gmd3%KftL;_^
zueRa6$g}wU+it|K+IBjA+O~c1zi-<ZpS*2x{D5uK<J)f=7w@_4w|M7mnt01?G4Zdq
z_KUx|H86hv*4FW>wtB@++lu!wmE)7Q+Qbjo`gKT$tuKanZM`+5+Sao}thVkS@_Ngr
zA=kDn8FFyT^dW1uj2kjz%Wp$QZcz_WZ;2i<a7)OLfGv0r)N)AmEe(d)Y^gEi-R25I
zZf>?3a%A(T!Rt3a8C<gY+ThWfPYh1qynAr?=Cy+ZH_sp3Wb@>~ZkzuaTxN65;7^<I
z{z*Cb<fa~jw`^)Vc>bowg9|qOJUC}lmBG=Q><0JT^ewLCrk8QGH{Fh_u<2~v_l^7F
zo^0F@cYfodxLq5k#x325_g;B%!!{<xC2S0j3)$E!uHD9VaSb;5#8ur`JI-ojmAKa%
z?BcF(_!fI;!;9Fp8*atU+Hg8{)P}vW=^NI^hHt?8w&Gad4S&VDZ^(%)yCFXI%lbjF
z57u{&J-yy9cKiB<v5VHb#}=)x6suit6+2}8$C$qBAIJEwzY<e_{n3~z>+zm%Ma=7U
zvtq8TD~LI?ZdlB^b?TT|>!M;tuj?I?v93c*#JVOi-PZjQ(`;SUm|E-XVjR}}6a8)N
z^XSKGZ$zJ8i}#DWqL-~*9bLS3PV|Vi6QYyXj))Fjn-(3gHagmSZQtmh)&@k|t!*0p
zam_E$ch^*nKDov&dh42hR14QUS4~)h_nIeEL)Pq6^<A?{)pkvZs==D^D(5xBRHfFa
zRc}{Es&1|hRvla2UbSg;W7WLXwNwSGE30x>mr}*9{umX!8t+ptN7Y+>II7C(Em4-M
zmqfi@H7)AKs?kwLR^>!(SQQ^NXH{s_xK&-Fa#ppBidj`JDtJ}(D8E(qQFT{+kF2r^
z?{RNNzFv7U^2W+tkw;dpirl!eBy#S`g2;lELnCunrbNcA43F%+vPWc_m2D#Huk?y^
zURfiu)JliQcPkW;w^rc&@tugxE6zkLSg|LfaK)Mk?TR@O@hb`=LRJimXul#QqT!10
zi0UhPMA)rp6Y*)eSH!*LH6l(gcZk@rToJK!Io?~}3LmljRCvnrUEzb4uL|$7d{%gq
z<>SIVmTSWumM4XOUp6TG>9TI&mzK2(-@mM0_?l%d;WL+&2_L=epRmkjcwc@stmm?$
zVXc>K39GwoNm!L-Q^Ks4{T23hX=d21rLkehm-Y?Yy0l~1qNP4z6PMNs8@9AkSkh99
zu+XLNl%1C1J^fjw$I?AYho!5P-<OmqpDrm-URt769$1p7T)SkDvSdkD<=7=HlsQX&
zRmLu<s_ebQR@rvR=RuxJ9u0C?g8Kmn27Ow*e$a!(^9G$=JYmqT#lr@zSe!Cw+TyT5
ze=QCgl)kw2ps2<52K886ZBXmQc7y6J{xY!Y;>QC^Ext7H{UY2;*f8+aqWJ@NEGinf
zbkXpEQx>HR{Bu#*K+U4=10xo-8W^;w-oTcNoCp58$aY|rMV~`UEqWCCZsCQ{I}7)R
zo?3|e5OYG8E*u{^W#Q1!KNlv3rY#&88o97bXpe=>LR&BVCA98B$Iz+^twOCAz8mmi
z!QBD(7Mvb%X2GrjyB4e%uwnu3VT>LyYC+b3%muLnq8IcT5WJxM0RIJz26!&0G2o{K
z<pz{l@V)=n`Oo@4o`1Ff#rcQ(@1MW1|JwQU`_GwQ)W2Xp?tdirkDouN|A6^j`*)h(
zynmDVzx1y;-?4wi`Ii07=D+RtYToUBH|L$|cYNNCep}})>$hay)PBYDM)v!2UV6W@
zdAN7dvtQ47e*OIB)$i9}UbTKM^KAQ-p7$x_%iISckLR8Xxj1)s$bq>lL)Ooo5i)n~
z=#av>Ss_E`#)Krz?Hw{`F7CT{hBTjBJ*3Xu(jiWBKld#)_hH`;bI$j@KWA^>vvXGU
z-7{xq-_>*e?prb^tM9luF@5vq^zIu!$G`7@Ii7tx&%r$#yS}yOeD32o=RqH<Ip_Mk
zpS`=!z1b`KoSi+r&+gfy`mCCr(Whj#s?WIDJ^SR(_Un@{yI!Br*;V^=nQh&t*=*eJ
zx!c=m_Nm^bW^eEPp=4?A2PMV5&zJn(dtXUv@3kdiz2}s4?Oj;XtoLsvwR<O*RO%g8
zV%EER$;;qYCD(%MmEc~{#^BN=^Me1GH9q+1to-0BvxWp8nH3Vec~<-2#j_d(7teAH
z9yzN_aK@}Jy<%oP?A2%1xn3P+?e5ih){0&=XW>56$X*t+(t5p}8PV(R%x=BT&TQUm
z&&=Ar*37KbYtBrwUgKxJ?D^ZwYduqD9_|@FbA8XCnR9yj%^cU$b7pQ&*O|CS)w}1v
zGyHqLoYA1?%^B5to}6LbbLWirJyy=R(__|*6FtVw*xDn1#-bjHGm3f)n(<qYZZi^l
zw3^YsNBtQcdsLr+`&+I({+(XB$II!TgKkd0A9Qm1nV_B1cLuGTzBFjo^vOZvrjH03
zIz2fkdHTShu<4zGf~NZf`Av5V@|s>YsK#{M8++K@Z2GzGZ>H_)erMXU?q{b>>ArW`
z@7>o<OX)su+Mw=5(>izmeVR}Av}tbLRny9L?=$Udw+_=Dc55>2Y`34M;lA3kZZ^}3
zyM3NIqT7?H$=$9@4efSxYCyNGQ@y(_n_8pWjHzY1jhXtnYyQ;xU6ZDs?ix0Ad)J_;
zi@Ua&I<afRskkSX(6z$UeqAl5w(t6WidWYMQ(U@UoMO}U;FR})o2J|jTs-Ai;M6Ib
z0!L4o7nnPxATVJ{Zs4FPv4P#E1PA&}!Tr2n1Kp-L23DA29%wP;WtaEGSGqhXKG5Z2
z@tQ7&i)VJ(Qv6q!rNwDorWc2I8B-kCCBN9WOLDPCm+<1UU3wPdUf{#djf>B8u2sCF
zvt#k%&NjspJAaw{Tj!^f<2zrU9Mbv3<hGr6O>WS6_2jCZ=S;ThTr~N0r{5=E@02n5
zP^Z|*xQ{riQ<ur3I<=gf-l@Ul@J_CiyLKu+*|(GVWcN<*Czb8=aMG86OOqZ19GP@F
zVB4f^0m~;X3Yax%LcsV*`2oWx;T~k~fapnn0U?uq4d^_nazKkoW&!mkJ@5F_q)Qzg
zChhHLK50eA_Y<dfd^qv<j+ZAUcRV_AK*#M9J9Jz*(W~R^iMW4h-SPK{Z#!g6ywM?U
z;^7VhCa&wyb>gfJttXD^&~Rc}2akzi9V$=k(!qM7Plqo>H99;mD&65`(Z}|ui|(}F
zTZDU`o7yibn%jPA(U|sQiZa`4iz3^n6m@GKRn)Y7pCXU;0YzooH!u3qu3pi-cCJMy
z+m$cc($2DIe!Gto3feuHfcvJZb|)tUwc9<RdAoHJYPMTAp<KHu6TY_nd&2#;+6kxH
zrcBt{HfqBBwtXiQwCyw@r)`S~s<sU#1hsXW(7bI$Vb8T(+b@M*{GS)z_rFzm%KvQP
z7XJf<^Zhp!j`LqynC(BaFv@>?VR!!#g-!i43O)P>7ux#|Ed1OisPJx^wuQJ~yQxi`
z!Z~eR3dgi5SD4YpyfC88hw*`J9*_5Fb8UQ$HmAnhwb?uVgWrbnxBM25KjJrI{CdBF
z@w5DfkN?XrV?6Hl4)Pl~KESWX_=bM%#=H168DGlp*YU4gS08`1b@}o8TU(A_)%tV6
z)Yi`mMzp?Fkl6ZcK}hR^1#MezDX7<aMFH*;D_T!1c-rc(g7d9%3wE|jE?C?us$fE^
zz6E)$x)j8=YF*H?RilCyt!fq2YE`wMTr2y6FD=aq?zQ|d?nKKc<8Y68PRrBd{%*N{
zTzbpR<HA}lAJ?hn>~W1+P8{db@~?5FTIP*=-6Cb&)fTF8`&;xIx3WdoaZ_5f88^H|
z<8kpV>InPOel5z6tJA`2T*Ve&#(r!5V(i1_cgLP?esS#9=10fQZ@zQv*yiiTW;S0m
zHlq3Tv4PFUk8Rxi_pv`U&mL>jJaH`UZC`8FckF>?UB<3#<~MdqGw-p(oBc92zM0F|
zKF!LH^=oD|_LpW~$5d$ca?H1;_r^SEdU?#LrpL!@Zn|g8+@>4H;J$cz(~>dDrW40>
zYC396!>0LTsx?)Qv1%GS=B4kzF_(OMjM?McVa!tB=3^%MdXCBWt@*!LI?KPP*0v4X
zg@LWufq`O+-L*}+y9XFxy4PAmgJA4!E8X4Q-QC?tDu~$I?Yr*leLkGO^(V}IopH<~
z%4w-bil<jRI(K>=c<ReefAsivYQUrSRI5k%sVa|zQ~4gAr&2tePeppzp7Qh1IQ7!w
z>M3`R1E=gf)|}#a{3mDSF)U}`Q7fkketdx3We*RzlOAk284rEA?H+&0t@Su6x5PtA
zZkES9xi9V?PL8`bpX_zdIoaeMda}a(pOd-n!jsAFCMP4@k(V!b@}>K>lOFDiPTIRq
zpWwQ8oUnE;JYnP>bwb1a<%tLG#EEO}loMy%6;B*?KYK#jeb)&o_oXK!-M<`P069R(
z@lOw9j}Je5bG+-J{qcr}R>#X8svOUGc;R@`!#&3%9<Dg<_wf6%R}cG+J$hJv%;90e
zG5$l(W3~^Sj+sJ+pngp8;pJnu9_~AK;o-_-Cm#MhD)VsQ==O(|N7p?}I=b|s_tCiz
zosa%-vpqWLrg3!0?aI+kH<_dLZmW)#x}p4G@JNzd)saZI<RkuW-bY@$xg2@oMmyr<
zrg=o<cI61eP3DM&+v+0*ZodwzxeXq^?^bpAnp@K0vu@spk3x1~dw8px#^JSYR}M?K
z?LR!nZPno)uD=dVxegq9?^=1N%QfjxqpR1U3RmYt`K~sH(p=RK#kgKN6zsb1ke4gU
zJ$}f#yY|c4yOzuHT@z$!uJ2^cT^(ihT&c3EuBx*4TrbF8cikg<&ULx$G1qSg_q+BS
z-0oU>aJ_5n!4;61*d6@sVsUWBMd{##%h`hiF1rr4yGR_Yclmsv%%$@{u1n#8RF|j&
zF)l9-gt%Y_yj{!=yl{DN;E{{m0Y?{<w=6usa+#E|a%q(@cFC2|atW1Da`{{4jtgJr
zii@Gl8JF8KM_rD|>~oQl+3qq&W`oQ4{uM3_`xm-o?EmA8vKsgOlg_OD!_GSUyPdD^
zZ+1SozuI~2{$l6f`?8&f_9Z)4?TdC!+86BXwa?qxdEZNCn|+U+)%H0%U)+a7&a-@<
zjq}&N=FUBP^_@%hsyoN*m3Mx%_m(rU_p-D3-qX(VdyhDu+Plwr+uj|{3-@kxp4_w2
zxpmJH=iEJWAR~IZ=d%-U&$yGpo<XO-_H;TO+0*2-VNaFQtUbj}BhuMUwbCh0snW4d
zzS5yiuF`%^H0d`^8q)tbU6yu-d})QW$m!c|wo}h;8>f=pW==7?^_^br)^H+rD>|9)
zzT+gn`<m0K-RGRP?LOhOaJQ_}$6b4zns;q;%HFjBvZ=?rmN;>C&2`e-^{?ZNU0)n!
zcYSnRyKC6-_s%}Yp`GoHRXZCT6L(fRdhRT8bljQkNZpz0sIoK8@!ZaEN0e(x?DTT{
zyyK-~`;I4$`8(Vk!*|#_{<A~m$lt+sG~8k1czXxM@#qdi#|=BQ9cS%OaU9wHz_E7w
zEytAYS0EE}*?z*&X8R#Wwe5QyFK*xAD7}4?<Ff5*9lvZ_?%26)kz?VuIgXLremOkb
z_QgTCZPLMb+o;2xZ37O+wskq6JZ<*2T8GiC<qox53msCoW;^(9O?7bD8t-7cHPS(C
zYp}z`t-cP@Ti-e?+xpz$%a$h&om<=-3b!~oL~OwzixX_2I~Z-DI^5o3=5Tb2fy0I^
zS`M?es5*>nmUpPxeA^*q^K}RB%@-Y<H=lN}-hA9ab+fF)`OW(rc5mJZIo|Z9^$zWu
zRypKtTIvwCX`#c@O|u<%oBp-e-}KG?)}~MPhc->vuiG?i|68iheo(5@zEY~iK0&I^
z{+(2%J<0$rrSk0+rLyc#OQqOvmx{MvC>3QtxiQqfd1HWm)<$pppp9?rJvKhKXKs9A
zuf6f1{nd?5_A(pA_A56EAwTThK({a1K(&wFK(T+h!Pp+#pl5HgLDT-;1{M3`8x-uN
zHr%zJv*D)w==v-6wd*g~r>sA1@3a26z4Q9RkUgrd-(!D%{SNzG>o?mkS--)4dfjUK
zwskA)bJs1g4_&vw{>i%8_MCOU?R3}uu)DEt#_r&{DZAC{ChUH$9kxTcW!c&uyV$ku
zcCXep+YxK)?abCz+udJVW_Mz3k=>@Xd3JNxX4#FcNwce4lVq2=CeF@hO_ZI>nlL+?
zH9?Sho?qi-w`<KCJBc+f?50=$ZP&K?kzMX;H@lG4PIix1+u3neV|Kc$1$Nh0bL<YR
zX4tJ-ZDaRim6cuZDs#w7V^-<gy<DYZhpp1EGg+l-cXySd-LX~o?KZBuV>f%%O}mkm
z*X(LmUb0JGdEU-z<!L*|l_%}2RvxueT6qYv)*UPN+AUhS+ip^Fhh4Me7P~A-DZ4<)
z^>*%(tL+$)l6IPs%j_;oF0tDyxzKL8<XpQiD`west@tf2T=7$ka@v1Z%!v6bK8X!h
zd=%eWF)lu|Vnn=l#gO>l<^AG;<vrr^<(=ZV<!$2E%bUf-@&>Wl@;dST<<;U7%PSz`
zowK}1Ji4qvT)Qk+oU$xS?7b{Q?6fRZOkI{FR$i7MKD#Vdykl9Ec+s*5@#NA_ar4q(
zan{lRao|!v$cGtAJ;j<!--s_SeI?$z^o4l&(tpHXB%X>pB_4|lB;3W}5^mzZC0xWj
z2}iNMguVEtgjg&qfs5Bj2q9bUU&0laEn$memoUYzme9rc5?it95^M3jC063&ODx12
zmzaxZEin}jFE$oeFE$h>E!G!%F4h%0EY^lxT5++u`1E2m@wUY(;suM9#2*$Zh#MEl
zi!&D87yB=|D|TIUTWq`NFR|L9o8k+Lu8Vgsx+a!bbVWS9@G@lDxeG6dLl&MBKVEoN
z%wBj}tiAA*`0B!w;{6Lxh$R;u6MtK9RNTGbh`4CMA#vmaS@E+42gQN~GGc=T`ymfM
zv|z7z?Sehxf9LNO56s^sE}y?s95;W5`1SnlVq*R_vFZG+;(PPAh>y?TES8$TNj!VL
zlz3#`Msdx&4UnaK&RZvTn73AJId6?vao%e2>3OTf+ej^#w^ICJuB5ne?h0}G+~s0F
zQm%8CiEZaD6|0fDFjoR{cnLC#|1@W@xRq4SoJHbbQjg{=6thTa&siY8N^0Mn`QjC%
zzRsQ}?jlu4DuT@KQHIYWr9XR)_$Db?Qfo;4nl)S8PpXVm45^o-Fj6L@?vgr2Y9p!t
z&;L>8e~Qfa8z9d|89vJGQC5%gd6dbc93ExwC~rp@JId8jmX7jsl$oQP9A)Du4@Vg|
z%Dqw6jq+`jX`>t)W!EULMj18ArBN1*@@JGeqnsIK%P3Dq88XU^QC5udVU!7@92jN4
zDDOoXFUoaMmW%RRl-Z)37G<+2k3|_Q%3V>`it<&IsiGVeWv3`FMHwl|MNt-t@=ug`
zqMQ?Dn<&pj879gtQC5laNt8*V91>-ZC~rg=Bgz#~mWc90lo_I&5M_fX4@4Ot%KcE*
zhw?p?>7g7CWp^mALm3^)<xm!f@;8*Zp_~n6YbZ}c85+vXP*#TWF_ej+91LY&DDOfU
z7s|CzmWA>wlv$yi3T0C$k3ty~%AHWwgz_bnDWMz*Wk)D4LKzXtg-{lR@*kA>pqvL~
zJ1EaV84k*AP*#KT8I;MO90p}CC~rX-3(8ecmV)vVl$oHM1Z5*A4?!6S$~{olf$|NM
zX`mbfWfv%~Kp6$fB~TWD@&}YTpqv3^3n))O83M`;P*#BQ0h9@#8~}O$$nQrUKl1gF
zmyi5=<k=&i9(nV~k4GLn^4*cwj{J4xsUsg9dFRM4M;<xy#gP||{BPuWBcB_2+sMyG
z9yao=kynlUY2-;G9~ybj$Ztj-GxC*@myG;l<QXHM7<t3U4@Mp^@_muli~L>W=^`H&
zdAG=~MIJ5kWsw(){8!|;BA*p`tH@799xC!pkyncRQRImt9~60?$nQiRC-OCsmx=sK
z<XIx05_yxzk3=3M@*R=ai2Oz5DIy;cd56d^L>?jX1(6qs{6FORA)gO<d&tj29v<@T
zkXMKNIpoP99}anM$Zta)8}ikVmxlZ^<e4F#40&V74?`Xp^1YDPh5Rk#X(1mAc~{7<
zLLL?JrH~he{3ql&A)g6(OUO?`9uo46kXMBKA>;`m9|(Cr$nQZO5At=8mxKHp<k=vf
z26;2ck3k*`@?DVEg8UWasURN(c_+v(K^_V6MUWSQ{14=LAfE$y8_3T<9tQF)kXHe{
zF4B`gJ_Pa}P{#{-49HhNUIOwDkY|8=0^|)KKLB|E=<Y|iKDzJGO^@z)bi1Q_9o^{Y
zE=RXG>W8758{OIHwnq0fx}nkCjBaIgAETQX-NESgMIAD9<D$D3-Lj}phHh4Lr=r^w
z-J|FRMRzB<HBrwD-IVB#M7JaAoS_>L-G%5DME4)M`Ouw*ZadUPLpL0{+t96s?lW|g
zp*sxSUZ|snZY*?Hp<4>wPv~YscM`gd&^?51AawVjTL<;n&`pEx7<9X!P8+&W&|QLV
z5!7!(HwU^i&~1UbZs>+UcLTZ=(0zbz0(1wUw?FE@p*KEy*Q2*QdcUJLJ9?+1w>j#@
zp*J{sccZs9>dB!uHF`&*w=;S#qc<{o7o)c@>d&D!FM8*qw=L?@p*Jjgx1zTydY_^<
zDSC&Zw<qe@p*JRaSE9Eh>f50=BYG#Iw;}4@p*J9U_o25Qdf%Zp9eT&1w;Sr@p*I?O
zm!Y>9>gS<17kX!*w-xH@p*IwIH=(x@>g}O75qbxqw-4&@p*IeC*Pyoy>hqyD3wo!Z
zw+ZU@p*IM6cc8Zh>iMBJ1$sxIw*z`Fpf>_~7ofMm|Ns8~B!B;BNPQ%Qx`2J8I!HB<
zLcPFJQu(AZNTH5k45=_u{-n^`;U%djq})iM?jS~rLyATU^$3kg>5@_>g*t_INL?p&
zkre6|9wl{vlr$;SHQYdI6)6c)sCW2>>>K_dHBAb25Z{yPA=O3-^%1K`6_d&(g}R9e
zq@qZLkn$t-mVDPdC-s;V>MYuk5|Uz*Lj6SwDI-!kq*O`Cle$fI8L$4Y*C<DRkC56=
z3UwT}kXlDdlGGAX^T^KQZ?g0FjTGuWj*%K9)lI6ER2``bQbqskM5dD8cv6wjkNipa
zkl#0?p8c;Y=}dmbr1;RA{6ScgUvp9h|Lahykl*{HZowPvJ8_Quo*;GTf8EL*<aZOP
zwa~NtMl2$~bI7;czhvJMbuK4KjglH5h5DDxq-sf(kt!gSMJk0<?EiY1f#lbl)GO#{
z&Jgb8o6wOI4sXNH1cUrqk)2J`|8+Mt$gdKqd!$g0^Af2uq>e+U^AoX$d{1sCB?a%w
zDPkG<T}bvkXG7O>l9>55Nqi(V{J-932l;IxRZR+YK=VmukV=9+=m#Q<?1cK0@`P^a
z1o4FYx{)1G2k4286CCnOBm1J3&>0;gbjhzeDMfhCjuO|&??qClp-VbK93a2aq_#q@
zbeLF0ewUJ(4;|C@#E+lviO-}apl>=v^pf8;QVq~O9VAM~Z!W2H=%Ee}QRFv-lpl0b
z`-$h|_c19~ct`gULh{Qdd#bk3RqZ8=$gd9BSyhAHY7cRn{9YsbtLLG^+D#lG-`+B$
zcEKCGi&#%~T33=<0^QaQ;=dmq#5Yo(exROfJ26D6n^Y@wUfYNY@>@i9Uvr@U+DgQe
z9oR@x!T;;Rz9IXt&qzIjUThN~{?SATNU@+J+eny`UqkZUuMKbi2I2wPnf;5@73j{^
z5hs7t5r;|bgC1=yv6=j?Bm1-~pi^5z%q8!If4^4~Ur9}UuOh}s4Up=Bu5BezOZIKc
zNfkoxwwy@$UQWc3ihvGo8R1QSUz7L7KX7xD5KiAq2!a$Jy1B&!mHe8K9bE(H=@t>n
z-wTQRq;5iIw}3cHeov6MiY(kKdBl$IdBi4CYoN=UODrP4bI4BbuWzW=n@voT8X?vH
z4Rw68h-R|qTSKZ0`o0-N*0&5Ine6?>Liaa~2>6ypc#(PqJ>XR0A=w3XB!xpKIGLb-
zOD3$y8_5*zq(nmFTOy%E>K=536NpRS;)ye)jze!aj@Uzfx0C&0Dd-T#5X-*B5DUrs
zY8KpB(ZtNxDB>fjVdxe|5*=S7h$d3i&@&Dv^2x4oCaEOo9ETENUqcCh@;38?`z)Av
z`ZbtvBYVgW&_xa;xL*Sa8rey<gkEw0q4(9FAVXO~5jx6##PzSf#6?o4;kNT34t(_{
zq)Bc2in_~Q#Hz2J#8OfVpvU}<`0?c}@tM?zFR0V}hUoqBnrJ802>s?)M9G(zL>{RO
z=sLe3qQ5*RLP_~U@A(<=;>$n86H;!_f&QBieR)c7NYUV?d_ow1c}(b%QiE>vBjU~%
z58^u6k-h*u>4(J8FAs?WWM6tWbf#U24PRV|Rpc!y0r#jg@n^=F_%Y)|Op}_JaU|Z)
zI1s(0+Mri$PgKp=5yhl(XHdslOeD?_L=@Sz4uQTkM!cKBi05SQ`Z08`g@pZ#kPyxY
z2sZSv`Gmy`k1!&o1D$Lxp)kWCZj(3gHMoOW#Hkq;ab$)`$Us+{L2R9&6YEK>gx)rd
zm_K7n{P)?0_)cp2vo$e6YUneS=z%`B6;c1$lBgtA4Bc)Dk@lHFB#<5NDCl{c5x$>I
ziMOPlL+9IsaQSRZ*paul5bke7!sfF9K_O)XU2uIu^|Kx!Pj<p@LoZy1IR9CjkRx>j
zI^tTyuFsmp7V>Ui54XEIvE;KFF^|-L)2KVHN_?7DA;!rL`4IHTm5A19MWUWmC3MQ=
ziJWP9B5nEskuZ(!{`*Am^gY6t?3urXuK69}(e!P?g_Iri&TkQ{>05-&^i6^?jXLNz
z2<_?XgzEG)LY~y^>8r%m=_|x}QgYL%n|_JdPioinMPdu|)GrW{)8~mLWM6$Abk@%j
z-#(ooK9L%S{`x7R`;#2eN~-=7>aw38ib>^sI!>fPul*Pi_30=P{OJhc3mx~v#Pd&w
zh)17f2^Ug!pAHhjPX`DV*?YHv?)!ei=+izzo0KZ_;P()>KS>i;Nu7sI{4V0ir(MMU
zPdkZSpODY7omfvw^3yhA33TPR5dTeWA-+#-CO%D}-n<ksM5<?MBhd;S`t?NR)Ow<L
zY8{a?g*=iqL;|U(sntX<bn90VZ>Lrg&!;4bN6@ohPS{N?CxlbW2sU)?B?!ut1YtC_
zgwO$hWf37iwTQSqwUD?5UHtik+|)ec2q~E<)XSekY?+!(tS7Z{3U&1V;Pa;b!~dK7
zjejRKJ^3#_KKTnDn*53PKzIKKUO)LAubljb7ekN#3!XOl1y7iq!K0wlKaKlMe!}09
zdJewMB<?!-5w|0I{zB;bPvEwb<2Yq<3^#(_|0u3DIf5%p4&%3B12BYNm>k4UkvamN
zP(QwVvJc-n*^6(0Z9oq$G1-mJpX|c_d_+5e4t)A!J3c|`J!}SA@wSgGc*DnLybAUM
zO?d9dMm+sv1D*(5f;v3pV=eASZVKMPuAmx!^05kc{aA_He?%LDa-8$A47Vj^0bW!I
zuKTeVSN~XqE5P=k0KfjR0KfP#A3p^<gk1c<#~fVxV>Z4GHVK*ds*f4?Qc?@R$4bM0
zd`QJVe@MYUz*Zp%@BNU7x07mw-9kKG@*xh-`w)v~z=k0jkNFUVhkl5}{lNo^z+Zj{
z$De!%!`)!p5Q1YLf^qJLAe;s}hXCB<gFmiE?j1B>^Wcl${osS&_~4CS0{_etKlb4r
ze(=Lvd=G3PUgH}-yuw$1c!@8AUBq*I_J`;A&xvRF%mms<{Ed%HJjMGap5Ps@mw1HN
zOnBgB6Yh9EY$x3C<Ox?icESY@haH6z?ls|vzasVb1lm;C<Bk({I6fi9dEndOxYY!P
zn@)&ueb`zEaODX;es6+@--O)-2R}Q(#!pPJa9P-3Fz_7{bbQkU4POhMpAEif!Wy45
zLB;<aN81cbd~)0ZA04OQ1F+LD!<)xV@!D|{ynGyOHjMD>aYH<1+yIY*{e~VMG_H&L
zjO*a9VauU~dyH%1&f^-m7<L_MICESTw;or)&0*uAglml};ws|`_yh17AK+KV@8jpj
z@8Kt5`*8=~KYknEHU1aA8FnByamn!;_>%GK_&nHzT*beQUBN$%UB<^@A94}z9=m|I
zj-AKrVJmVLFCIIC=Zu}k(_lAp5|0`?frpG8$9-W#auk0)b_9Psb{KaBk5d*Gjvd6=
zV+U|s*p}?ajmP%kI%9irHQ1R*<9Eh(<JZS_;um0ZvK>D<whccpwiTBKe{?gxVQdq=
zYD@}W3R{#7_@B}B_>a+b_~%iyOIeK%kFLV|MpxqPuu)loSC1~oOGlUC`LI`!z>`Lo
z;4!0%@G#h}EWkZS=i@I&=iyIb$1(?Z9G#8hqqA@>Y+8O}R-^x7rlY?weeh*}U`nIk
zv3sN6u$!=T`GTDt{fr$SoyKHg_cDd;7@fp6jef+|zy@XlTQoX`%^4lV{vAP{?l3kv
z@*W!<8Nvo&8`F=qjPzl(BfVHT>}0yJ?2#@kb)*xEhs{hI7Btd|`HZw+Z@>?3!aPPA
zG3SwbOblC^T8uSPgV~H!W9G1{sl>EL$}!cEGE5#eHYM2Akz(xpND(FnUUEJrGm?kx
z8p*}B!1g8!TRD=6NsMG*^I?aRhJ7DS#ioaou?g7ZBx1e830T{3Jk|jFoEWTRI2y|v
zj>0lvs}q4m4~Jo)!=acz>~?~&m%~BWli>i&4K_S}7&h#Saff{{I(XQgn91-vOmFxt
zrUBcYSJ=Jbm)MQr7uY4(`TT<&AO0JY9e#@Kh0V`nOlsHzTQlsAEeHSG4VyFUg8h2$
zjD2~Jwm^>9=zDu?;JqEz1-l>ut9_4S<?lsUA#8*MSn7K|7XO}$MZjK&jrqK1VQ=0u
zuxGFxqG8VOZ87nCYfJz;A}h@1y(LC@Pr(dfQ)GszzBk3>-y37M!FM;rF1$Cu<lgIH
zM__BDgYAB=g>8MWiEV)0kvb;vUKN}FUIqIzgf>V@*ykYy?8A^e_8#^~_ptV%yIAAU
z9jqF*Nw={4p_^F7&<!jJc1l;Vu%Rnhz|bYk3pPs^u%|=kv4=xvF-P$GPh-3xIgBxM
z60?FW(=kkc=qRQ+bOcj|U6U+!Yv>?$dFTLk7B)`%utP(8v3*0**iOg_c42FWc3>-p
zwquK7`?Ll7J-8YBHn<7<G>CRk8?eE_^;q}dTC5c|QLC}a!IfC?pd^+9`>17D!r)RY
zYES|Tfvwac?A_o(?D^n)>@n=7=3@4PvoX=&EQ|vis^22Z!GA@@gTF+&kWqXWDGq)W
z-5vZQx&hm&Y0>GyPoiUkQ=)^gv-%*~J~$zg8XOa?fz8#hXyM>{(d@w?(XRoNZ}f{M
z2l_;#13jVv*kW~xng=>WwFB*<a@b|Hh_VNoM5zOfqIlS7)ro=zYDGQ+HKI3=jZ}&r
z4U~&q2FgTsu-z&au?C7nHUkAB3hcP@L^=aGBDH~RkpgVGGDOz~(nJ>qQbngAS4k2b
z7)TUJ55$YM!PYBQv}zz)v~(a!v;cNr;i8}Yp`w}o5Yfkev;hkg_4NmcI{N)YO|S>^
z7M1mTi3<8XMOm;7dn1bNe<cd<e<=!to!B$c>;At*|MWi<dBA4ukx1O{A>#Kx6fq&s
zaS@sKJBtka9Yxx(C9@aF_lrfh`w7ui*p-Pya{U6)k$%2N1~z6K(bj&JXhT0!v<k8y
znrME%jp$FGwdhA5+MZd8KJ;0LhWpG#eXv6_5jFN1i>mt!MWwJw(-UR(>57v3v_-M7
zPty<u_Nj}!`&31*V5_Dia_>_VIrYhl2-vON6EXYlimdx?i_Brec2lI)cSEGocTMyF
zGN{X<t9_S5=ld>*<Y3!&RwUDRMzpK%lxPd=+)jvA_8k{V^c@w=ht1m|(T`qP(dXU+
zq7Sft+b8Pn-6Lx6l@>L^7H+4gw0FBGzjvD`6LxW%MX|k7qVV30q5#;)trNZKT_gIt
zca_K;vab~)qIbE7-@8=Agzem7k$LYTkzwxwkrwRe=87Kl&KCXEJ4<vGHg&&+a=pKV
zM|yt>Wgs{ED%{%pMYz8Avv4JB?WTnDdnbi|dOiq$^q}3{nD9f-h;X=PSl9;}yg^}8
zPrtCbr&m}Cd%P}TW>2Ruxu;zi3){RFVPH>_(7UHm_!@S4bwZDx8liJfm5_kVUb&Fj
zQzo?TDG{1OURNm8?#UOb_T&lWVat~#yw;N`ywH;_JO#VH6roH{l5lrVqHrs0{9=Wx
zdSZl2d!mF3AnOYk{_GAF&UA+eKX#+-Ux2W`+h5qx?JI189iW%6toxm?p!=;b3pRl-
zg>l_4gc04(gh8+md@6j?{aE;{`;qVwYz5tf;%--=pxar<g598lkkV}@H0maVI<O%W
z2^G2p!aLo3;dRIuIl|N3Ea9<khVUS43vGqlx~+v9yQ#v}urs6x7j~NqXLp+le|4eF
zp^<R1%Ro5Vr6(MK{h_w7rAt#-*QGA3fGwhmFsDmNnAW8zjE7y~ePM9dJ)v*c9pPKp
zDBco2?z$m#?Ybtkhivn*kkfThNb5Q;w1n;A8KGX+DWOJ}oKOjNjK_pGyN(JkcO4d<
zflcE9p=_6oaBtT>;SR_}rG;y|b_rK>?GP@8t>aeV@6OG_Z=F)YPn~G@xL!EaxmMWI
zxmwr;8%RlERp)YHN#{~w9_%3(3zIq*3Zpw02t#2TIY;Q(IZODm^N-*u>?D5)96Nsq
z@Xqf79&9FO1k}!Hfm!D#fdS;P9|S6$<AMjBV}ie6OZi@KzH?9@*Et|K0=vo{!S2p3
z!Pd@B!3Nk^whESZHVYPXHVOW8pe(me@VTQ#@S&qhFbvzvazRH&si3K&SWp8y%mP6{
zN1h<7BS(+|o6Jl>L`S+Hs3TS2137S#;8{n4;891Mzy-FNQ37E{q=4NKF0h5&X0X7x
zBT%5*5g<^94X2ObZikoPM#nqBCCHFp3yycZ6v%cw7wm;?=ih=&9Zv*nJ01yEz|PZ6
zFt@`+@Vnhv@U0zfKJ5i#?P9@TJ1*#k{ije+-_93QwsQr=umxob(%Tt=#CDn>8g`*n
zfq%QDz_XnqcnKR(Q^CV_V}WD4p#X>MT35hm*AY<LwFG9c9aR%(wW|nJ+LZ(kU`Hx1
zxY~YSaK8PnKn^ygw*)fnHw3%euL-t7?tNLXs{Nv1Y5RG>0@#|K7W{0J6U?-o6ntz$
zyVIkB{<gz{&Nf*=Gi*@z3(DK}3JTly2(n?1x>FF}wp|d}wp9=e+f*sR+qMmY=WXi*
zk71{}T43L{QXpzuA>hDfRYG9dwpd`&wosr4dHXzpQrjHCy|!6`o3Lg5mw&eHC;vp-
zcm5&Rwa)N&woUUlw@vZa!^ZUkU!rZCKfi61|ECpY^+Wv6tpofIt$qAq*uHl0J6b#V
zO|5PG8rZ=$^9x!V`B|;?{1n*4R`VlTEBQgK<$NE=`HT6_S_}D)TJ!lXu$9f`3tKb!
z?A8pvE$n7f_{ObCeBIUrzB+7ZWB7Mlqxd&kBlwq~BM`zr-WtT0Z4Kb>g>9`5e^aX$
ze{JhK{tDRHzT(eoeZl{)<r)8b3)<X1<xjLc=D%<8;P=A*)|KDb;>@pZapaf67FW#A
zY{B`-Eh2s_>~eYhz!nbQyM@Jn4I5n=-=oEb@7zM=i=mr9;j>!I_%<yjd<txL4fwh(
zdVKX39lj#$cs2MpTGaTLT2%OFVAHF>mu-2#-`jGJzXN&=fAQD0+~lulxz1k<Ti?t4
z-^~~K-<r?!KQ*J>?`i%}vmC#-`2@cmHo!;t)y;?arOgNV`LGAx$4_qF!;fv=%@2od
z@OHj;^H%=r=FR+nU?;qu@7%nWFK%AV7r<tC1>d%L8Q-E=f^Q6ciiLdj=J|ZZ=DGa4
zuqFP(yVU%fcc%Fl?>Ov=zw!1qf8p(D{><A18{>~W$>s^(lIAhqJm_M)=Y4M)<V`pA
z^Cn<>+|BE4>g2UIweuQbhuq97ZEED@H`VhpVUt|Ni)*UjMKqQ1f}qDy#Cy|Jz<bt|
z$9n`@<t(0EQwC4il*VJjZaI->(G<@!X^Q3P!G<}Kr_>bAyVn%Ty9phTK;GFVf8L2E
zAKoF@HoxQTY<k1n-1LgK9(K;pcoI#2^X4}_;r(euo9BnT&yB9U4~@>eVc0+0^Ew*E
zyrxE+R|{KcKCiHm%gb(L^HO0KP3J{6+VX-Mt$Dt%k*4sTH=6ODG@9_-pnGD#!y5H?
z+(sQ99k$czJkv&1o_?b;PZM_3^1KI)_j!Lc-r-$^P4!KlT;p}#k;bb$8R)HC<ZW#{
z$J@|&hPMi~)+c!j8;|p5Hy-8vYCyZ|gS^QG8Qy5aKHdOquy^xX8g}sN8@BN(VUN9u
zm)o$Bm)@|Rmk8VJRlLv!NuGbha-J9Lw3qPyZdk~3Z<x<>g3b199>3uam)Y<y*BbgV
z-?>H&U%5IBGh8*;a!+#aG<@J*Zy4uZgkAT0?(v2}u53d;cQ0(bySbYhI=E{a+PEvA
zYtzJ?+t9%MufCT1y&i49E4dT(<=pr6rQBZFffsNa>+`rZ^*P)!*o3EZv+7g1DfP+R
zIM|2Baf9k(xW4sK+_$h559L0t59Yeo2XgIUH}1>j)O&I1_3yY=upxiN)vtff)vW)A
zs|+2V$J|@>?%b>OZrt;*EqCG`ski6K)Qh>hVP`JlZmj2XSJ!j7%V2ZP<j$_Aaevj>
zaKF@{evl=1tj?S}SZB)ZhAp}Qx4uq~TUn>WErwmXIya+Em77$j%#DGK`U7r2-94^X
z-5u_0=oa1JdemLxI@ev{iebBcp3AB`%eAdL&9#6X`*E&r-BGT3-65_bY}#eGH|zFt
zFV{(P&q6P02lr6jR_?yK&D>qEbzje2U$>UKvTik30(S4qxqoVxa(~t?;m*{e4g7rW
zNbOv1f9))8C+y+><<!;w;8fIp;}pR*ewve3JH<(?{m6-io%|@rzjm18Sv$yi37h#|
zj(cqv$Emi1LqH#@nZvAY<k-~Kb11N-uj1&`R&dm6OF0U#t1sl-sLkVCs?Fh?fsK7S
zN47SVv#&OpvlF^hah!FvF&xR-NX`=2-iLDj)C6&U)C6!o*PtD~H)puUlha@GhSLd~
z{1=?sntwRuHBUK3u+Mkrq}8}_5^9_|QLxpw=lItU9M2kz^AdLZJkG-!4#%m6$su6F
zZ_8oUP&w8$mK<~FaG7#+YK%E*H3l37*!JsiZq#UUF4d@W&cM!Ji6dL1z}Z)GpR*G-
z|9^4T)!gJr)?DXEK>zC!=TG%{&X4M|oX^#W1#prxQhl7$Uwwqr30!~!oVx1$oQmqb
zoFZTZ?Bt|XZ{s9ZZ{b7(FJJ@5zj__VvwAh>6|e)AbKI+!a-6D{a0uWC%;&JG=WuMQ
zXK^UN6!^u~t^UDQul~wbgx=XF_KoUE_T}mc_E}&J46_ea53%=E53qLucc7cSzPf|G
zvbv4E6c_}J>{-=y?4MON?3pUmSu1CcR+X{`s*2cMz$VCL*H>k;E2}ct#lR^@W@l6-
zvXiRf*fGE?h-3#;g|oe@LfEgN?-s!JsPbjIRC%-QfMxK8&8~XMrd2&>TLRbM30tqq
zgRN2ZkgW`i11I*aDtq>oDlz*!bmfHXBUL=MOcjSM4eSFtdt;Ridvz6+y$m=A=Il9D
zChUJJjo4o+5fed|JzlBB9;(z}_W&P3ncY~az^<-*z%B(=!fkd|<xO@<<#l!(a1$=E
zgDcOoeJjth-vUG7B>PF_F}7RfVYUNw^kmq)%6)7`r8JugY=!M?!^*8}?aEDTRp2bF
zW8bM<!@gd*l6?`F3rpF@D;Kk6D;Ki&LcebgdvoO<*1F2yEJ<K7d}qzC{KEQEG0pl>
zfw&AGSRX6KStAuAtbSlL46s@%`dD=p-K+}WHMFsEE1Fs96^*PUU^mpT!YV3R0TpE|
zZ{Ro-vi_;aXL(fQuv~!Ykj@fTq_Ef(Nh})l3S(I&6;UkxiU^h_upWX~_bUQee^vOh
zt^)Vr9ZRm_HS1`_OV$BkK>W?xUh$YERpHKB1D!-?*5V3B*4zp^*6(t}h7hr)%lWK{
zaxUvVa3biej&fU8Q#qAY3(N>}R$;jbE4$o?l?MC>9adDi7Av$|o#hWK2_@Fca(UL@
z<@Z_cz?JxmB`&|g5|m$Mv4Amgfn`yCmStRinxzX}$YU&}@*}K!<+7}sz@FI0I#({u
zI$6Gpbp$vRTUfixH?g*rZ(wZ%CdF#jvT{k*qVi>|InbkA#QIjYfc2?tE^8cE75_1N
z%YHH2%f2(4fLrmISynd1EGYZP%m#+V2s6IyJu|9ofEfZE%x<P<SqJlFSu67?uq_&x
zPGz-BqO6)J0M11z)26JLNhvE}8Uynpi>Y3g!Bi?sW!{7SW&-m{SuFEhSrqdmurNZI
zGG#%`-DLsHZNSCwVy-TG$6Q|anz;xV8UHYUmp)~FD}BWLREoNvuFUtPPR!m?du9i)
zGcaaNseoBt%4HS;M}xskE45`Nlv0^dz|=5j`j?t8Jxh(4ub?-o!*nmzWIC6sGsVE#
zP-L=8<(amn_m~#I-MGorE4|LtD80f|1_sAD=B?5*%&Vnx%=6GWJ;FR%dWd<T^Z-*D
z*c^M9Ql-0?Yf85>R{*DD6LW6q2IhYyYnk6m5VJ#)`JrSPbGT#)vmf{!^O?;hbC`7{
ze;5_O^7z5XE&0YsFPUK^0@vdsBdlbC5l}M9@CL@m0OMInALCI;H^T+GuB{AFNfU!p
z(!iht`=g3sT2jt1C@E!V0S6?XAzzZixLuOTxDHH^6vpY2M8@%wIEF0rWFr|nOTrkN
zOM)5effeG%kSOtHEGT)$m<8OB7mP2(&lr=%PZ?vt5P8VxE_PwG6+1B+fG0vQN{dB|
z{9-;M3)mtoMqDwS5m{`*2nNmwh4HS~jPat_nDG>tBf1R7Vl4(ytj^#=KUaxiQ!LM*
z6yIYQ1B>JqL!<aQL#g-*;~sEH&M~eOpJtpdmSe~PqvQzVK(Q=Cx>$y>9lE`{8EcAn
zGFB9CV=M-C$wtP1Me9gJ+G@t<BE&IS&KNF|VDuL)Vsrx2WDcXQ=nuWJ=r_F>_$J@z
z8AUVnq@qvsSYVxu(*uh}={`m8>2H90(o26_)J1nKYNtB@1ErD9E2^h6ifZUo=oFXH
z4U3BDIz<I^HDIG;(eD;z&~Fr_(k}xiC7yn=D29HxD3ZP(m?^>ZtwjO!jYWR+)zC+N
zM_*L*nm(uK1^ss+VyQf#PZxU7Ckox@!@yN>q<0kB(VGi#dMz+kc=Vz|Ha)kHK~D$X
z3Y8vHXh9DvG^Ymwd&Q9crcjUmtWcZ&2skXNbo)XjI#wu8=K_=EHl12{lWtykjcy1%
z=!<l<!gF+m!qfD-z-l>0zg&2jezx!+{RD7Z_R#ki?xOE5+)m#L3>PW->caK(<%MhL
zi=acjg8sW;Dg9f)V)}FeV!O<x4;Rd$_Z9r6bpq$*8?CNjhE`GViB<&6mvLHp!3Zs>
zV2Bn2{FfeDU_mF%r=X4Y23Rl+w8sT?G`E6kngeiQN@=`;A{wJ0pJok=m`s{cK^je`
zAep8P-R)S~y@Dv(&4O^+6=25%(&P&KXh#aXX)?f(c}?3^@PZ~)@DFVbFl9VwiwoRn
z^9r14|K+3Jx0v=hAESND7tlt4HN&EH<<n`c`8KqA;LcEJCHbbb{Cp!?CNOApXmR<P
zw1|8)S}=6R6=?7B@6%r7-=RGPHqCXKQ~nhik$;gU08Y(mnr;3`nnnIGnh7v#4$?I9
z_tTW~_s||d-+VjmTK*Q=h5U`Q)4;M>O_R-+r0vaLM%xKon}xLX`SWNi^JmkR0^{bF
z?d<&Tw!iYe*nZ7JUG+)Z@w^G!p}bMsUSQu0*f!<$+ScTC*_Hzbr`a|qufaAguhupZ
zm^kIOVR<FC0eOYC-q3T;wtbeDVf!dA)z%eQIq|kwUW_d-FVdC)+?*g=^E`iBqdXs5
z9bo9Zu~p1_X?rj4ne9#J$Um|@m-o<CF3-jG2(WeRY^C!s+wFM*TPfh|uxwZ4(QTLH
z+1Snp<_^X7XRfL3Os<jbB=C2%Z3lBTY`b$+ZQFpwBX3)sd(XBs_qJ^TaCxrTrsiI<
zO~^fO8wHFWIa~kS<F;P8M{Hj~H($oqBX_T@OYSaPJ7D*0vE}AU+0t{@+fsq!v(nZu
zce$;0u7s@`Fn#9P-p!qDdn5Nho6FGa|88?K_lwPu+)p+#!1@`t*_JzEBb7U3vj(_7
zJvK{nJ8kCWw%Yv3K@6aJo0*&%n~yn_Hlx4;Dz@p)$+v0C$+2kwHc*;PX-=|DK~92A
z7I1<hZ4z?AY@%|4Z9;(=<ZI)V<7x9M=Z(!juqSwC<C62##y;nfjR;sm&NlQM2ODaR
z*v1^VLIN9|9FC1z4%0>v7(>=JH*+j)uH=~8oP#Zbfz6Q|U7G_rS~h!tJ)~^2DM!I(
zZO(lgN#GFOvYDTA-DXzKWt*Sbh)HzTW-|Mf%~<vcn<3y6$=bAM%h)t#@3pA`R?&8w
z!t5<JIoVP+X}~R7V-uY%X%m*c%q9>RMhk7;WY4pCmOabnF>D}yT03Nav&OSOTl0Wz
z^ugLDd(4`WJ#1|ZoTFZAjqEOK<?MFr`@lSEu)daEYkeWR%K9|yCyK3QvkR>EW#?M&
z1Qt@7_4@2&>s8qa*2{p46lpytJIwlbR<QNAEW}9iv7X5Cv>wiSW8DwDq<^eivYuGi
zWqDXv0z1jcIxoxKIx~x~P63V*&pI-TZ5^D&u=WF{l9lz#EQ<BtS*F$=u-nkHw#(AC
z7G-HzbAYv^Xl<4Cz}hV9uC*a>m#$l@WnHmW%(`fO7Z^;ZtS@Jsus)Y{)LITUA2QYl
zvi4f<$=YST9oS4;tk-2pSxaWEvz7o(lce>mtfkh!G8bEa$wbVixz^*Ef2c#5|5AH_
z-}HsrlsQeU&77oG0Ly8FnwvR9&B*MhCIQ!}gBp?9N)5_vr1}EmshavCvz+=gvxMpn
zTa!GhI5UeX%uJ`Uf&G*~waSd8nr22(4S)j`OjXScpekhgQ11d0>J9aB<_qe%%zvmS
zVW;9wJ&@^2mCkgcZU<HrPF<TRq)KLTsS?1AqElyOT2p^zSW>@aAcmANbv(m>I+USH
z?FF8c8nr1ynOd76Ppts9)NN{R#tmvl##L$(aHh^tBQj1?gELN0eStZ3i25=^hWa#P
zFV!9PG25x)j4f1Qh7^?pEUML1tBe&?vy7!wL*P=)r>bSlp(<wlvAPS4s_#};GQL=y
z%lKp^2iux4tAiQCR(moAt#$yrs>^C!Mw`{jjApB)z_F^anw?Q;^>2Ea)wguSw92=d
zNYAz!PS3FF1HM(FRZDuDRegGtRVA>lLag%B1FSOBeXUY}d-cXDD*dHZNculk{=mR;
zw|bTCYV}XLlhq^G^x#(Z=>jV(oomGdHWtmwI^Eiel5SyT44f<@D~)u0E9G<@s|Uc$
zQnk94u4r{J{ejgP*aO|NI+T9hYJd7=t6jj-I%BmlUCwGv`Z25Jz|}fvH7|Xi)t@wJ
zs~>5Iv9;A|GEK^AEN#8jAn>*%t=iL;Sv93CwyFX4)*P#%v_F=)X}>Jffx|Up8JqUW
zG9vAxWe_mAhArQv4OqTR>$QBEhIUA8md<HSmUe0NmO@~4Ranx~N-e2rg_dT(?aH#$
zNlUj>PfNB`1cq0P<*l?x%d2Ujmgix^<Y##-&D&Bo?XBfLV0%5Y+>-XxazmPj<!a!3
zIa@ADv$vd^Mp*urikM$K%g?DS%a5sa%TeHeSz30dnpw7`8e2933rxqdELFp@Fjdtu
z2e@DlER$02SjME@vJ3}C*kw!K)bp0_QqNevfbG;VOZU`6md>dMEXBYM+il57-EK)w
z-C{`vj@UX&!_-xlI;qPo)qyFt(DGjDJj+|Dvn;Q|?&^od>C~?l$5N*)WPvp{Zm}zM
z#A0jepv4B@j&)fqPi?nYoZ4(L4;W-M7C%xdEM`(lEhd3SmS-`Tl4a48l5WusY_bH4
z+LRcJ@{~x6BH)w-S!AU6StO@;S;PUe?4?C;$}<bUlqVLRu=jGc_&deP!Xw4b!Ub4n
z0t+mKW5G*dS}=fXMzx@%P%Mm7Of2+(ai(jboT6p%AVtmMHf+V@EiR?pwK$XVm&FNS
zpIxz#Nx5JlopRP<J8;mBS*%StY$2I)z(N9;XuB<Dr|hu!mAu8`YckrIt+SX&US%<y
zyuzX%SZNC_T9W5k)F;ofr~+=<4@yDu7fN>WG$j=nYU7mX<Y7u!@&F|eHfo)ex5;gk
z=gCc!C%{&#rZ^>+Q^d(76d`cdawxRqOo~-<D#Z+#YjG5v<S2@IayUf^_H6-_Tgg6@
ztI6*u7l6g~oN_$*DdkY|Bg#JDvN=<>CfidsCgYSfz-Z%AmLxMN^OI?mKS^jCN1=R4
zGNnu<8B)f9-KIt9OH!kBCMi>zf#Y_UQknD@r6lP(B_Eh>7bvMoXDA6tCn?det2;yq
zNIF3APTEU(1FX00lqX4>DG!r2P@I7Kwvr-9T1H_fEuqkW0XK(Ymh{KmFzJ`M4s7yf
z%$1U+%<m;lnBM|6+>rT&q(1Z0N!{khffLtkzCWqKe0Nff`8Ht2m71?fDl}h_lxw~O
z_IzpPvyzg`e<jA7e@#Rzxp4D|#9;H`!~pX?;L5!-Z%KS@UZ42fyb2g|kIV}a-ORHS
zoy^mKH;0?YBnr&K6FKIAz@D=;f17A!{vwfL{uDTL2IkI*y5@F?n&u*4(kYrV5+9gb
zC*Coqz>e^mxo+YmbB)Av=E}gTJ7Io1@re2L#DnISfLkYRell@~`H{pe<_Cabx6XV=
z;wtmaiObE`!v=Ao`O?I><_i;Nna=^X-FLI^2{UG&6F!-J1kT;4*<iwuSx-X0SvxTA
z+RbVcn$0Q_8qA7;e^+6anNVt$l2B+C2Q0iyvyg-|GyjAnGcVxcMVUQI2seA25NzfK
zj682MBH^8xAmNo68@7*6%&ZdJ&CC*9%?yE^CpJ@05Sb|@@XhW6M~`lHEy3FCVuGdF
z8DQ!enH^5hGm}ZsHj{?kq_UY*g1p(<gu7;vz}mZRwjklM+3bY#X8*<`?%qkW>G-2&
zAL3=rMu5S$$E-Vkr&(M4R<lOn@vSo}k6&$86u-hO7ub9Y&64Bin#IM>GK&OG-*;30
z_!(2L_$kxZ!0a0}eH=ez>K5N;>Ii$yc2hxovne~i-joI`zj9Nv_!3jY_ySWM;QD2l
zD#fRm-j7c-{R<d>k){{pLru@b2b!LMt*4i%O#B;D>G&6>+kyS}$aG!&L(`S<&ZbL&
z1Bjc>i5Hmuj^mhqk3&pAThotmR;HtI=B9(d2h=xhkJB-2j?*x$16H7dX-V8Y)BL!<
zOtXL+c*Qg!?t*D_+!@m_U<e*H^@)=;eH$lZ`T{nlJ5Al=wwgM}NtxOKTX3~0H*SR~
zBTmB98aRV<O^xIJnCQj*GSLL);EaiU+?2_kxCxV+uumN{IUm<+aw@LV<QT9Bn@sk_
z)tT&yt1{UNT*4xgHF0?+E8?<DmH?wL*<@B+yveWFXp^t8XxkcWG7;-<G7{@;G63wt
zS0-(-&rBL)pP1AD$I!*3DAvIwH<mET0Hz_&B#yNFB4cSLA+U?3n0UvUn7oNKFnJEF
zLk*LMu_`7`v5F>Q;2z#K;l$oBp~qe^p#lT(jEPa~NfW);qb8cLsoifPAG^ooPV7#T
z8^A`CGC3E!&O|PDmB~@yBrY-88@s?{SL_^<t-wtDX}l)(oAHX+&&Eq&k2`KWD|XoU
zSImI%*BHc7>@fZi(_%al(_lORT*V6GwwMy*#+U-*8elAD8W+W+8t26%8fOA;G153b
zCe%18CeSz(*o&UV-Z8I@-^4sOehwT)4`cTjS7YZGM`Jr+GK!43F+5{N4BOZmcEHxg
zCNUPq`Z1=)TEJ@5HCBkxG`<_7YJ3y8jrWZ&#N0MM9dpC@I4~S981IicW4t@&r13V`
z5X%~`i`j3yGDg~XDX<;47|)5>X#6{Rt?~D0#Ccq1JQ=;%cr1Fp@enW{e;ai~|1fHf
z{$f-Q{Kt<*rO{(X1<~(~vVjHJZIl?@ZWJ5cY!m@p$Z8|M=yD^^=whQ+z=+H?dK{f@
z<QAQ5<Otj4Xd^*%xDh)#*oY47NN*$a=(k2j(Jzg3fg}0YNG1BAk$kkX(H&q);zpOF
z1xDwh*+!>e_iSw>8*O2<FWS^-7qBLEjijPAjn+o18c70o^1ji6=-WoKqi-1fjzSE|
z3r3%#&KP}+I%zZtJW5%k-l+XX9Z}Lo&A_JIVpJKm(Wo?Ptx*ARDwi3hMJ+Z;jGAv0
z1I)_bhQU!k4E>_M7<$6qdcyEo)QI8Zs6j(FU|Dt=5>c&&!l*_=4sb0i4XIJ3hUQU)
zhQ`3S%rw-DN;Oo8N;H&*t#+j0&8SerD^UT4=Yf6s&hU8DE5k!k&kXki2h-hfTa=68
zrYHx)b-=_F8ZM3E8ZL@r8qS5Cx0T_KNHfEkNF&23U}b6<zK>Kh?2A+~>;i7)9m9sm
zn}*eqR}IU6p?TIYH}a%mM&wb$WY~!BH;jsuHVlp2VHf~x&5ed{Bi9<fh+Jv-6gZoU
z3|%7U8QMqAGQ@zn`Q3mOIb&cOIb~o8`|=S3!^lAcoyZ;obzpI}7(9q<Ft{CAV{jd~
zoFxY5A`1-UB6AFm0;4n8U|(ds!LG<?gRQVl4>njE>2Dwz>1`kZ?9LYkb0YsX_#N@c
z;Clq(csdzOM%WpQMPLR)!1QDpbVkq&S|X?h^}zQuF(`{LFer@BF~|Ydr?NqEguFpq
z#9f0(;C@~+2#C03;2m++;0-W9j~P6TIAq`+A!FbIoA{juSi}|sUc^QN7O+8A8dydw
zGcb!-Y+wkS&{+oR5&!BdM|{_R0L;)S{TmSz`j;by_0PeczDNI9M2Eg?M2r4DV2M`i
zZ;L3`mx?IXUk6;#Z2hGX>G}&JlJw^SV>C+tM|hb2m+&C{Dd3HI>JNv%*6$C0uHOah
zQ4jsba2NfWa0mTz;E)RS^TN6Mnc)omRA7=?>PLs0>4%3K=?B4%UsK;RTvh*7xT5|)
zz$(41?-qVt-!c5MJ^|d))B2q76Z-V<!}`|1Fx{(f9KK6mKYW|M7BB$T=_`h>(!UqJ
zT>loZP3P-h44<ukCj7VFN#LA*(K`@6rMEYHLT@K9PY3ljhWF^L3GdL81b#q+-h%KN
zy*c6KdcVUE3pHPFCM;WTGAvDR47jLqdVOJ0dYxfmdab}n_0_8m^VBO3d#zUlywoRp
znPKjFDPb;p3BXRp^}@mgdO=|vJzwCcTI;<Ev(Wn|%vA3YFjaN*9K$s9#9=CWLf{tM
z)nkO+(z6b`rbhwR>RCPgFgZQ#uw!~^z+K(1cRx&8@2{{Ode_1bgLQ-6*|0Twa$%Bs
zM}c{;P;Xz@T)kake{{D3oAs;i+OTQem0=%smjb7CNOx{npYDI5ow`3m5wo>XcPg}2
zcOtYxcNqAs1-jj#Il673>AFq8a*fxm42{w)2@TWD2d=B1Zd$0PZc^xL-B@6}KG6*c
zb=UO|b<y<()&j2kJXE0jG?b(34(wNJUHecAT`bg8mk%6R9bH<ehOSkpvaUHWVejhd
zhThcG485wW0-T1kx_3iQ>fQ=Hs(Te!vHNt-gznZo5xQOX2ykQ9>+TI*t-CXHx$YKV
z$S%-b6FOU0GW55O1TY@H=*$V7()k@Sq4OgIv1JEzrb2pj#zQ)EhJiC%uhSh;t<x4#
zrqc+_**u+!kW8JDkW`&~;LpbBq=iK2B!z_N!~%=fTPGyst&V@l3mtFZ(mv985#p-z
zG{jNI0~obJ9fuIE4j#hP;R9R3Qim2|rb7)e)G-Hkt%i<Xh>DI@h=PtPaBOes+zYv;
z^H<14oom3fmD4#Ja#ZJJh^)?0;8N_?*%z{1XIIE3oo&FnU9Gb&WVz1DkR>|HfO|Vz
zXI{u}?LWakw0{L72JV#hbnv+Lhu~rDQQ+ZrYxf4XYj*@UYqtO!w@SM@xKz6=xKO(Y
zIJp_xnZYUADZ%mD3Bb$^*A5R3(hdst)Aj=%#%t}@!Oyjy1wYY#0xVq@ZRcQnZM$Gx
z8w0K`TbmV3*R~C&YFhzg*I3&qSYKN=SX)~YSQ<*&3c>fa?*`x2z6I>v%i0%%&ugCv
zKBavUIJ}3o4+hI<?+xCgy$hJUTePKuH)^j7UZcGdI2;n%i-H$w&kLTT{U->qdVgwt
z4f>)r9rQ`-18{psv<8C)wR(ekv^s&|+pN_PRIgPXRHao8Jl`U%yr5jI%%DuIRABoi
zXvG9YYlR1eYXt-6*H6nU$V=-@&}*&d!2Erp<sRg&<r3tqWe@xhTuTtd*J1~;wdlYC
zrfN}w%(aYzjJ5QE3#_H37Nn-76r`wi9~i-ZX<ZMxu5~%+lGZt3hsbFi4?3oGC`eXI
z2H3&7wRQw;*V-JkS!)AugjZ{=2wJWs5wt{W0WgJUYyB7aujY@y@0wo%5qD%#b0Tm|
zb2#w5<^ZsUyENMa+ccX48#U{IJ6xez7FeQL7?`h_3k>2k&6L0-&4j>M&1hhjglGl@
z259;PdTV+CoA`z1^T59~p9Fenx&x=!LDN2v(8L1;ntWgu(>3XV)|%8niY5hkC;FQD
zf!dndfohs+z%stC`5^GN=Iy}inm2%Jd`|Ox;3>`1fyXqD1LJtVrc9u;=AOXqnmd7&
zvR-pz;A+jafy*@|fqgt*b7A0Y&AEa9YWxX69OTa$UjrsJrUS+_J^&NBPh%*cOQScS
zRihL5$Tb=b0TmiG0mT~Sz)H^2$PY->$O=f*NCR$ighp&YutsEnzeXr9l;3Fh1U%Px
z8}L-)B`{iCG#&-mYq$kq8cx7gW@(55Xd1i#D-9-amW?#50`xS@0yH&@fVr%op&4*j
zLp9)*h9dA?E^7Q0a7N>Lz)6iuz+yhAaVlW1#<75%8i#<(yir3sV6DcE07;E4z-V5m
zu_j=yhGf8h>Jq?)`Jz5IU`qXu|AhKaf5dJcP@neiR{!ANralTB=UVk%|4Q{v{}T09
zU^-{3*Z8NYSNJEX7X#lpQa#&0L_OU<Ks^aq&u`SD{9mYt`ae|<1n#qo`a6FI^;iD5
z`ZHiav(+E^)6|{)sp|H?q%l(G`|GK*{WaC;z=l>(r}*DhH}Suvt`D5(i|XqBXVjJb
zPpCftX7mB|oBn&%ulVm&zW_X&jp`@;*Qg)ymsCFpEa?U6yZz^=Z}b1Hwh6e>Gis~+
zC)JkwkE<;K#&o~hZ2vB`-+rxXKl~62r$%kcuUu`yuUKsa*wa~RJ$|Wb9exRFEx@4;
zSF835QY-iKQ!550^=q{(zh`P`evj3XfTQE27U?He3-uGJ1p=#@srJs#M(vfKh1xUV
zRvV~2^wU;z_ET502Zr^1HNM|%HMZY%H99bO&Z$xS<kU?3j;R>{+j^gxy5DX!Wxs7|
z^1!)Xr*_M4rP@`$rD_*}c|BK6&hJ0fqkcbCWr5!_r7G<=p}NCwSamb7u)9gfNt>#q
zUz4f?aIq^?=lYeX{_)LM{pE`o*=efNzKN<IePdL|fR`Pt+UM)1+U4t|+6L_GXR39+
zPgE;?AF7rDN83&{*H@&P>C0730j9Q%YK*UiYJ{(eY6x(Hv{k)*)l}d5DyhB%*7jej
zkA1JJy7^vGbpr0ToGRvfRF&_0P?ZG??p>->->s??-;Js!z#NiP)%KN8Rrg(}stj!I
z-zs-~f2iE_ol&_8obEA|v%c?D<b3;7jsdf~Rb{_#gNn3owaO0Q6&0y$^vzXS<C~!(
z2`uk;l|{Z$D)W59RAvF!+ehV_&s&wxJ}*@!f${C3GVJ53GT`H&(ha<CzDlzXTczHI
zrcw>;Z*!GmA0w4KA6=C!;DD>BB>Bjz#QEG&i2^406_r4r^D4eRr&K(FlXOVsxzB!;
zr#`z?Jb)FxNyWiuoeJTzQbh>d@I@+2pSdcwKL06O0Ym(YvXRe}vYyYlvKBCw`jwS@
zx|ARIv?|{Lws?*56`ykD3qD24XMi)FseIHYMOoG-UU@$-$HSC&_yj6%_VH2P0DPvG
z%91{RD=+o&P+kNqatGyEKDhF~-hAcn-iS+1Q=as;QXcm<QyvCJxvp}Lw}x_ux3Y2z
z@XGHf*LdF`|Dxrxaxt*WPbp`6A5%{EmQ_v$j`=R-Xzy*x;oefp!N4?^RQC2>s{Gb_
zq4EphLj6{H<o#XA&3i`430UW2N|^VM65qQ|i4ENI7A0%%dL;|*DkW23pcg9Xdgmx<
zc&96=08=VX>7I9_(qG;oO4osn?xl3z`;F3R@8?P<fRp}E>7cih(mroHrQN_x=PGUX
zW+-j&wpLmLJSr0<32%L+h2C09bAhF<sPxP0p3*n3TS}jStA0Ug-0QT`u-6Ht0bs1l
zD0O&AE46rSS84#>`g)}buT@GVUdxmUfW1CfDZ}fJVv5&K#RTB6Pbo%tjVp$Dy;lqX
zCVQ9SJFiy7S6&T@&wztfrs(cfr0DFGt7s3b_GCqYSDYfpD^igG-1Y!POD}IlGp{#_
zM!;}?qNwHNuBhhatf&MGEs^3KFRtQEFNWe(V7pr=p7k<Ol=IS8JO-S1RYe&u1;ssH
z_Y`*m^Zlx#l-C8tbzY|xR{?+PkfMZ_jN(EsX~ns~g5RY0%X6LLH_w%dpMeX%NO9bA
zuHvxge+mP@h@VmD@SId=@f=fV0A75bLWO6iLWyUKLIJSjs}wRkOBGT)3ltK7BcHAi
z;hCfm;u)(D08IH{g?FBQ3a>mp6`le2>zRVP=VJv|Pd5ceV9gT>B2R$=&y%gd0`5Fj
zf$C|lK=CwEFaZX=hJuc#vVw-^0|gaehFw><=XputFVAxd*MUucRN;c>L4`A(dlgOs
zr+$lqtmg)W{hq58q=8w#L}82Pe1(mkvlP|>Z|tl5GS5%)i#;dg7XZt?U;e*$UGhKQ
zwaI^dhq(4N@*m%o%a6S)l7A13`waQ+cggbY@8aZJfOj7vU-QmizT%y?d<n4cpUdaG
zdm^9l?xB1NaPY<Q|Hso^Mn&;8a2z*4y1To(ySr6PYz!2Ou7#bM?Okf=1+2effQnrx
z3Q9?dAP6EM3eqK@NIjQ(j*sVjU;B#LxtHblxmSn_xKkJta0_nYp9#297!q)yFgSn(
zch2?(Fbj7Cq!b1O(BM|STL4z*7?4zG6A%w~^Nj++3v~m|7HR~Xf*bmB0l|fm0S603
z1A^d28h60<LiPav!VLl5a9e-D-=%QI-=T2a-v;jN5BQrD_V^nVcKYkU&HZM7)x!7w
ziiK7FvT$Fm%wM$dslQ<11Akt)#edVEz3{64#=?vKD+TMj{8|3<1!?{>1$6%jxY3XJ
z4;3W%4-`cE_rksY)BYU=C;ZzAj`)9o+x@%!YYVpfzbo+be*<^?UHqRH*!w>&u=2kT
zH~kI#Zxv|!7Zs@c{|9&7Wc~9CB>Zy<g#9z%)<35|qhPZ?rC`;M0C)fA{1OVL{9+15
z{UV_O(C>G;pxZB`pu_Jd+=OfN+h0)Yx2NE(-wtR4Jooc0c;x3*Q0nIfoq!@gyMoJp
zRs{uq=Fkja`so)W`)L<Y{M6x|T%w;sL9CxlL4=<Kv;<E22^Jjn<1IMo#|d459ex`M
z0{m9;z5N#R*Np*3znOd+zlnTvzftH7==u%hYxwo%EBk$c_JE{cTfT_jhkSm&2Ivs5
z`Bmkw`Bvor^?e0Rf@$9;`D4Bh@`rry!X3MA-|P7uzE|@<`d)%oL9K6Y{#)Oy{BqxP
z=oUQkrRJCVlJbjvQD_)k_KnLg@Qu#T@ePL?c*(w}@+rQ@^D*CGXdA@(2IWWi?#e&w
z8wj0)qrN`*2Yo&A_xid*^B}<2Hs8zFGT+tL4DRPy`|9PJ`D*7I`l>?<LETqAU&&V{
zU)EOwx(LF)0{MKty!o8IoX|*E_1TcW=(EC_^I2rAZ|{xx%(8y?OtSiXMxmY1?(?11
z;?u`!@acw*LZ#0q)+?VD)-#_*Xe!+Gsb<~ssbpRADTlj#ET5;WET4z0G@pCWS|It{
zWFbD+SP4E?pt}&}!(yHG$zh%F$$$pKejf&Fmk))t&4&Ot|2%wfEN7osmYq)|v>8l%
z&am`-PO`LojzgzG!RG)=$|r~=>az=)4ctEdEOs9s)&?IBxEHwK?Z}$(wq=cbTSCj>
zo3|0`tG6EOv$r;M9h$tAS#{nDtasir(0F*^Ey{ZAEyybM=7n2>Mc(YJ%ibGV1>UQ9
z>-GcFdm%5``&S;tdkQ)bIPc-S81El>;okkwgb4BO$_w^x&pY7V3Vn#}-VJ$v-nDt2
z-tV9lVekDa&&vCGo~ic}=tgLJ-_29?F3D5yz5xvhG4IQHg5HIBJl-t0ak$Z&nYZMX
znz!IZhqlDH7a{Mb7d~&mD*-waonDc7tzKbyO<rf9Iq}Zxc;0KTBY7{p4#0iHQm<Wk
z#a@AVMP32WqA2k4%**j|&0~5wL6?H;WtE3|ndjlWjG<8x?xmA=#!DmbgqJGZR^0C;
zm$%zXDsQ`&7_=)qz4-H-y?FBMyf~m^VdAwRPv2`fSIcWLcips*_nOI-@|w&Q^%{k~
z1-IAtTz0R%+%?ay(7KrSY|owc{FpoD*$mx_e$SfRZqIkQ9iDHXfzjysJh#^KNp7X*
z1Gwq<%(Eo-q34a<yPnsejd9iULheORRxZmk8#)<jo~gMsPev}$lLF0*cuyoZ$`hA+
z-ZKvFK_2rA&pqUMHaEyK6j~Yqo=0=NJrCu&dG3R*hK=WrTyxKDxrUy8(AZG-bk9}t
zbjg+VbbwouLY|hnyq;#c9G*td-dOg~&i(D7o;&NI0v(QF582!S56Rpf4>4$Rw0ZF7
zHhXaA)_HKi9m>}p8**QGEayD-Sj<_sI*L7JbBa7Bb1r*~LboH^<9klJM}H2(<0~{g
zP>=SU1drC7Xpd&-d7SpB%{lH-m2=pm0@@zCJYM8%^LU!$<M9wWA5I>(b8J0s<yd$W
zLGwe`<6@46M?sFVM=spIl<-K;5%x&Q;q#zD3uKcAmb2oH&-vq?09}v?_o$p<_pqGr
z?q{J9(&>I8r_DV$r`i1w+|I0W-;?v&eMim<_ifM)x##YkQ|#`ZQ{?Uf9gzZe+nj87
z%bav~GiZvC-Su-2cb%LBcMZ6^8Ro8-6Y4IPbKG4DS|j`1g>!bg3*>Bd=Y{TwyE}W1
zqx;4j8~4@hb%Vsn{dcyG`>$+u_i5;n$hwbYi@OhH3%L(Kn}ox?JA0#hXZEt&C+L*S
zx;1ByyVYm^bgPACNsn7a_Gh<O*{yCb;NEAg+r#X)Zuhdw-EKq6<e^(p_FcFCvTwOv
zg09I$x4dkYTUK_K8xtBQG&g!S(T$RgcO$^9&`392_Bpq>>{D*h&^|fnb}oCbTWEHm
zTL^Seyxb0FySg37ws+eLO%zkNz-)cDfNU){U$`@>;O3Ss<>s6%>ShnE6fQT5Y&JL3
z>@`;-=%&oMYG+TmYGjYPsz5`f&s8@2i>p-jCs%Q}QCjaRkX`M{ll{h(6WS_ITsLOl
zb6w3Uab3z<cUCUD&Se$2&Sd4dPC#>o;X0H>cKx1(y7ohVCEB$sE6lYcE7Y|WS}ccM
z8?%C3>#}ybRzsJ?$MtoVo9oLgN7rZ2XfbnrkY(t4H%rI01bQusuGg|;T(4w_xn6{J
z3y*7V7Q1U!)&|#f=(x<g(6gpp$XR191ZcYSyWq0AUBDl_xkSTV)drVyS=BD5vnpId
zp!M>^<w(|jmjhY1U4o$da>XSutI%a@R*s7wG+>fl+_T6oE?KCH1KebdcCpF|b1~04
z?P3gVn8Pl*S^Hcxvv#_uK_|w?MLx^TMJCJ9MG~4ZW-dZmhA#YBIxakL&sEWdElb8_
zW0si9O6IyH!{hQhlig)5bA!t?bY<q9M>D6LhcZW<ze8iD-?=CAi*r|IyK@KhX6l_k
zWL7&jW>z@AhxW`9=eL>noZn=YIKP4p&1L5&nFY=dGjp8pL6e5zd@GaWd_5C!z6y6_
zqnryf&pWd+L!EP=RddKWEi=eDIdg|I4Z1a6&RC|aGd|P783zp;Q|G8m1LyEeE$4G^
zgI3--BvZ=ySf;4+5op_RIR|BKcHW)2>a+toH@}?xGAEt9Ge?{}pn22l<e1s%WS80I
zWDWOg>zqt7-#Hm(mOJS|3+IuOdgfgxmCRdCiqOTm=p>cNauUzXbP|C^4$X-#li<Xa
zndGzuZr?^YZOA<9w44#*w3xAO=j?a-m9g7tI%B)jICOM8oQ5)-oW5t+I`u<S$H=KG
zL)WPzL*1zj`Z_XBjTz!j?=ys)YM`~V#i=4=gVU>wCC3-g-I;cLlriRbKV#7GE;M+)
zINr!;cf6L-;&=sa?p8bIXS{LD%_wusf;P`R$JC4xM@B}GBLzA=`HpBtwqsI8x?=(~
zdq|Fv8F<IAjCjYhaIg2AV@Sp+$72~s9S=jxXOCl0Mxf*F3_r&m(DiX~^vkew^v<w!
z^nk{Xo}*KShNFFkvZFQJ`jv1r%@B4p%HVa>hxX4#N6n072i1%P2PNnLjXTI>3^_<<
zd~*<kCQyfiKt_uLPey|SC)^3HaM+ab(qWDH#9^7aZUvP%%rmb$%rY-KOhGp&+hK&6
z?l8opJA8+R5aQ6ojCbf_MmcmqPw13G3-hQ$6Z4=$J+y@a9jcgq4wXz#hjQo)**QF8
zS~@&t8aq6I=8%TNZKkrrEvBr)b>{j$v5><hCa*&wbBhCuxo#0H*=I5r?9-Vu_9@UM
z8nUM_`|XL$ZhHh8MJ@L6%zFD6X0?4J+%_(=Kg)b<AIiLE9|G;7BKsrEOZEqu`S$yu
zW0YpUgGsaB#w6PNL(?eE-jf+=@5Vf9?+ka5gY9jZ2kfnwyY0=Pb>wSr$n>z+V>;Pu
zL-)wsUWI97ugKJ~mxBh9qP+xD#$J>uW-kOcmAUPCnC$kP%r!f9Xd}(pt))-dEvJvz
zEvBzKNxgQz(!1=Y)7$JOpqW%>_cQ&S-S_lzyME{=J+%9he%J1E`c1n}&{Dc!*PNbb
z*N~oJR|j1sirw3E%<fG(&h8a7mcs0wrk}QZlz!aqKHPE+vMWj7X?HU{z^(||ORjd8
z((UaE)2-}S&|%WI%S_j_OHWs^OMxbnq#Y$)*p8UaXNSTa=uLJB>C3jU>A!8Gpw%>P
zdoF#*_H_C;+mq03>aYz?Z?Qd;UT?b}8cuI)ccquv2Btr@-3m9Pi*3Eri)=m8FWI_6
z+bPS|K0VFWCY@$$37w}TTjTUtTZ8lnTRmt#h1hDOAF)+U-*2k~_ouhn%B1_)N~XKp
zilwhxP&T##>1MXP=?1o3(1lX9-JGsqyCGf5b|r1yh~l^XoyKK5m$un<26|C{Y{t`O
zZAQ{2Y=)p6HDJ@9_SL2*?X%4n=two%d`hda`IuH=(+o|iCpL9y_id`vN^IW3-RsLX
z<!SjgWog+q&!9C$w|S68v?)!)+uVlkRHV)Iw6iu>(?V=6LxXC+O@7*Lo4mAbHra49
z+ubHD&Cw<~&BlfXZ7M?>LYlS>lBQ;p2%Rb^o7gl_o2WE?n{a4WZMHd`wrYJc?T__w
zxVJrFeJJgx^?|ej>mX=ZeYW0__R)G<T7$Jebge3^J=0!VyQMv`c7euKiM3r?k+pT&
zWorw#)tzl^l$K_#p9Y4pp?#HPt)3QVt&$dDtq2{g5NqkQBi0gW`>n;GiM7>QAkD{`
zH_gqO3+{YdTW?M?wceO!V7;2UZe^)j|4Eg%o==sso`r4}pY=p4r}b#+ChMQj(E4rl
zEp^7KH+9_VEA+JbtvXV>t=dxCty-Y1Rc}?FT4hz2`o^jnI$Mve-lUdVy-K}h^#Yn(
z7p)$rvaBAYW?GfPeQ~N)aVlnYBQ??L8nn2=tS+XWwkk+HZpDHwSCCa^>JF>))Bvj#
zXmq()QB&=$NU4@q7~Ce;v%;lnSjDF*Tg5=TOWZ0fRmkdWDv#A^=y+|gI-dI1GB|bK
z@(?t=Ml6F;e^~BL?X}zicg@=@15%qTeN*c!y`c5=%F;FUnWa<e15118e%-LNOub@h
zo?2*W0u8WqOTAQvrA{izQWI{X$6G3=Mp`PQp0$*NHdwHwMCt)c(bV0R!q5rxwd758
zx8zE7wB&$hn3?6qR0GS^6m83;l=VGzdCP?qDa&6eB9_xB>y{X&<ygul%i)w2i$Um$
z%~<rOj9c`i3|V}E##pySdrG@SYsv?U7P!S;Wl^8<+M+h)g+(>A$L?CZNx5b5D&?w0
z8Fa|<EFPz1SUgBcwzvmPGSs3tCBfomO0-20+;Kl;aVh1P#f6lE7WvRB3$(~i@w3QC
z@vumPZkeqGJ;mIDl44{*goc@#1wKX50+%9f5eGNm1uP;{xGcg_Hd~y7w%H%^lPR<2
z$5STEk3#3{oB4s1ujczwI?VS#^Q^%<Fs0gjYswpQKe!+N*xWOv)Z8tl*xV&$-9o!)
zZkNI`w@%44w}dVl#oRarGdE1Znd?C#EzDdqCDdFk<(RoL+@9ZSE|(H$E}i0UE(z^4
zXLI2cJ9EJl3v)i`sOgw<rl^~<rzo0lf~K07`AV{Y`QKzN^FPV!yY;JPzmor$O(*{{
zn}F8ZPqX3VZ)StZU(LQlcdf;&C%M6_JGt7d6B=w~W^Kuj&03O6&6?rn{WY_?<cnrC
z$$4h)pv{(I_Bxqj_A(hYdk&qpXtPJj=gl4@hnkf_v+bZ+aq=Fs8_9uYMQ|_Q!|YPB
zv)P4YTeEy<xfz;eC+nDHB&(UFL)T5(jGioNMos27BSGVBvl)`SVw#xz+cW`g?T?#A
zCl8rMB=?)1hxS{$X=w5X)04^drpKWJ_uBMu@^jMz$&XC;K@;w#>CWW;OaqfIm~MqT
z{Y+Dz<YZH?WU{F{wBq7Tosy$W?UT=$+Cn!j*wiBVfT?NnZc`&@$oZJ+CcB$zCp(&I
zz>R-1Q{`j>Q-x$LQ#okM$(u?hOPY!$3!92SXO6>^KY61mPx6upCp71#O*SWwnruw|
zVY13t_W`<078z|OzZp#?bBuM1?ybob<CV!c<EhCgbm?xJ3^J~p3@|R6^h2XA+oYS3
zX41)^nRGx~Aj#w-Bi5vu5pL1|?Ya{tHH^b1Rg55$O6b@Hn7m?mnUpbHOrAm0&eG%|
z!`S3LL)YXkbP1G9ZZTv`ZZO15u0iXL+vF01&Ex`O)i@uzcfX9Y8572tjGxBo(7@|9
zW-vO8X^a+QGBgdUj8VoLV?5)9F%H^zca38hw~V70SB=A=lb36JhQTxrWh5JiKr;_9
z4ras~A7(@uAAlahN#nhYVB=kk1I9ZT>z3X&;{b+_u`k2T*c-Zf*2ZoOQ)6d_zOf@T
z_Ed~*7;?sz3<+a%Xesa-8!@&R8!$E)>q2{P&PanXWu(R!F;a#OUyqR-qti%+(P|_G
zO}-i<QAUN45aXqh0CX7c8F4d;jW`(BjM$;o$1>W$$TV7|rx-2K*WEtMXn~G1nxjV>
z%|gTPl+gtJn9(TxpwTe&{I(l?r~4Xxqk9<jLfg;AsEcl9^qFp8)DE3LRihTVyipTf
z(x?HNe|$zYbPl5``bMKl=s(OGzM@YXmeEHIpF<0<*YFX&)9^mM&9D@@fVGCj^h(2<
z^p}Q3&<MP5c!geKc#&RYSP1Qie8XINmSHwM)i49vftX<`9cRd(#~9L}BN%E(q#rZH
z=m!n)&=d?bOrZN2#?n0uqoF%tV;Dv^H#|o-G&~KhK~=*Ly1d~rx|CrsbO-qi570Rb
z_t7^R?tup3g24{@w81v|s6hZUD|!vQ>753i^fm)`XcN{NIMFK&9Oy3%Y@t(l-@uYy
zVqiuuGBAN=A<ICYo@t;<Pc_hn-UVi$M#mYb(4!3$>FbtZsDUi~n1K}ipn(K*4YwNz
z(|rvD=^h6B&^WX);G&xuaL^45*r1i6YOsMWZ?Hm>G+3go+lRac3$!f;bF_^Hv(Q1D
z*PozG>5tJy^hcnH*rWf0)~P>0Yt`?AK4Oi2H?2ayi&m!J0j<P)`mMBL{SUNj`c2SH
z%+s%<W$4$?QuM2!p@{0gp(W^-)1vfWLZbtGRiAcL|1s@={zGUhZqvU@^U=RebJH(|
z&Z4z`5zSQpDotPi3N#m$^$TgT`uQ|*{aomK@aSjK*!7vTHN8}5G5*q{(<bz&w4Zt;
z=rVrQLunm)cv_1d4jPSBda<<EdeO8OdJ)hDxvO`Mc2n;R?LWO!&~D7pJ5Ed2J4$2d
z9fpo0UT;4wPA`ZSp|=N`jwkd2X@~W;(e~*DKvyI{&zt6@=Sg$XbBETWg`N}5NY8<$
zt7iw@M@2nLnzWudO;pbm8jzfNhO|w3dbAZ?9cYrw=xWf$bk%5sy2{Xo?9!E|wdu;z
znslY16ZuwGjP^=bg!WWd2%3>4y1cX^U2fVXT~6qkWa+ZeQgt`dsJd&^bxRVbyF`uF
zU8J7ZU4X9SQQcYULEUNU9^FZ3O#14MP~CNZQXO>%p*Lx&`;Drv+eg*X{R-_#Io(dG
zgl-2_NcR(TDA{#CP}g*tsEaxc(4?Hysih9<R8t3Z-a<#EL+3TMMduZ@UZ)INm9KT4
zQlINQqCV7l0Nu))I(Mo6>D;Ck>J&r6GF_*LO4qqcCF)#(21~5Y1!}lX0riXy3)+^4
zb+V{IIvLa*I_c24^wdeFI_uD>wmMX3UK;8Us5&|*RZRyE{T3;m1geNm9F<Qe23nXK
zb;7Aj+UKeB+GnAQIih`v`a?T}+N*sW8kw!yN2rb32dOpM`=R|(roD&ySbG<>RC@=s
zGp}lIrC!kXr{-z<LPs-M+k;BhcB3NNF3{AB)OMhr)wZLCXxl(HW}mhNb*Hu&H9*@0
zTAQxg`c!*uU8<$FHgq?2wbiNW+NxAVZDnY1ifYSK`L$)KoZ8aRoLSZqr!HuTQm3_q
zq0Kp{#YgSa;-PkFaY3iENsFCYtF@V0skITBolmq@DEG9MD8*Wf(C@scHBZUY`bEjm
znt_%lMQehBYK>76v__!oc~0vG<)qdCC0MH;8lStgzEZYoeW7@3bwcaLUh5OZQmd6>
ztknYTPj#(EilSCMMMkR*I-mktRTM6*x0KCV70?9zt@(;Fqgh57(|it{oIcIRlrGJO
zls3)#&<d^9yhEwfETO#AyanCRdzwX*V$G|RYnoS}A<ELcK*`iBprmNBps|B$W>XS0
zGbvG;OlXUq)J&lSYceSNHEGZp-Kt5Vcxw_Uu9_$`M=doIDaM)!6kW|Y=<_IQMp2|S
zBPgPpVU%@?lvDF8Ws~M<%Cg2O=#tK89H)$F9Hk6u9Dzn@m&O4~o5ns$lg3_X`&4S|
zq`cG!q&(5s2JO;f4L`~?4Ij!y4KL`JW@xxkk~Lf@WDRF%n#OC`QzA8NDQ7jTp$l|G
z!<@2D!<4d9!x&npUK;uo7Y$vCorX4aPmMG*C^{Ny6g3SMXrM}IC{RQ+<S2X^GSC#-
zs3AdFQWvAltBXJzbwpi|@<W}U(yPu3ozzx!PD-Qt7D|me8#GhP)HhHbtFMwv)tAZZ
z9?@0xMe+sp-{f5NdGflY%21ynlhmikU=AC)suAj=<TL8S<P+*c&{z#pA0Y2g?<f1K
z_d?6aS^W#yR=taCuKpR?tJ>;qWL5Q#WO?-u&|wu;Zy@uk*ORxX*Flr@uUZv(PVFsu
zQmq0yNCRr+<gaQk$sKAhpw(Kh_Jmxe_K5si?E!RKAF7p-@2K4&-%u-ohHHV^4RW?x
z5jjom8Z?v$YM050Y8S~dYK72t4OL^2kE!L752|HD=XJXplkBUOMs`<Ah32cZ8l7ya
zMkVX3k)gk&tVSTqs-a|YH9UFUg5^?6Aa7QSC$Ff+LKk*MHIh808crTmJr9l8F4Z&S
zHq}salj=!mH&v=0C%;rZN`9hx1lqC1st3r|RQHoFss=$vHbZq6IazfFnXDQJP1$(W
z0CJ?NANj1R4|Jc7sCtt3sk)PQs=7jJ)=Sli?4s&Gwo|o(?yQljHCad1lB}j`4h>o<
zRTHv^su7t_)c~4N8&!44e^s=}b1It9rX5yMB@d{mkiV)ZL8rDwMUGsrB1^7Pk%ngN
za}{y&LlrUd9TgGiO<hqDAQ!0cle1NL$?KLaO@)(8P~jjas<1=XHcVwBIaFl>`IyQo
zY2CQpqw<%uU1gEvqw*Viw+<?EBrBC!l8MSRv~M+3CP+#uV<Z`s5$NCws0@*~RDO^)
zs|-LB_qTE%X-2t+G^X4QovS|OPEwb02dPcD9a_1y${$G;${$E&%FWQtEmf{3-BNx}
zx~g0Y4c%PjDiTxqEs3FA0gWuYaycnZ`6Ver`31CfPbfbn9aer!3Q~Rqon3$Bdn6C#
zQj(MM9cb>FDHoFrly8!>l&?cyOHTPJNkaJwNl5t;w0PN-3rTBA`J_c97Ib+hl(I=b
zm9j|Rlro^v`$;K{)U1?3s#9V>o9mSlmGo4JLb|U+f_86_5=OeDgpgQDNzn04QA!|D
zl;TLJQY<umBb6daXO$vIAxdG;_1dR&mb6ppG$}wS6k5M7N+(EmO2<hSN=KpltD|(7
zq^5L`B(HP;8o<Izdr7=Xdq`W9c0m*DuVNr+PH`J)QgJJ^fd>?QNnaIxNF9n^&<TF8
z=uUd4=t?SAbb)5@14ReYZAE+1bwyj~iRCL=k+KvmNU4hEq;*ReQ#2tZC>oKX6b+y&
zd{R-D6s)L2+OMbujp40|>LhPPRg$Zs3be>96%|Rwit;2KMOkPMD=12lq!cAdB8uYB
zA?8pNA#GF?A}uKhLX&t(fsZtzz(X2P;D(M_hr$+8ivl~TUSTt|ieD>iAU#)DBR*7E
zA+Ec{Hx&L7FDv{Z<}3V$hH<LG9FeLpOT-jrpl2MdFiAYGFit$BFbZws0}4NhyA+0q
zTNQpl=h#)@8_`~&pJ=Jj3(aF)g>Is{!WW{VLMQaoL=@VId<tzu4uw`|Auq{)AkND-
z5vSxEp^N-o{ynirzLwY_UjvQgdii(6D)~y{YxxRjuRWA6C*F~NNxUIn2JPg0`Der|
z`6t9w`Nz;v#^fImaq{<w(ekCxR6Zqtn;0x#Ox!Pj3%YGv<*yUH<*yN4<*!0(*;4*8
z(OCW>QCI!~be9$6^NCXOc|;NUTxc+J$Y&8Z%4ZUn<e1QWo0Ll>4$Gww2jm#gX6}%q
z5?kab#CkarbednwVZ>*0DDi<D9-7V9<r0aP<r0Yba`DiMOO=ZuQsttEs9Yp*-ExkS
z3nQMBJ5M|*cNV(N`{hE3yW~z0x5|Y;<Jm>-7|~AdDA7VL7+P~Wa)*d&atDYCa{HnE
zEG)N|$Sb#pxJ7OkbfEvr1`_9Fw-YC2w?Y&8o2);vTh^D@F6#rGy7#i4#CNhD#By0T
zXhq+bbtaa`IuVOx9iSV{lC>jd%GwZ9WUZkgjmTOM<7Lf>k+P=HxC@arA|8=7B<_<n
zfVQ;1tS-@0R)^>;s|B5Db6Itwp{yEFTUHgC({i#(L<w01qL8dS^zqnbWr%As(!@m>
zDdM_CJuV|o9Fh?w_REMsm->^8AhB6SfLJHP4~^=VGCag5GTg*_GMv!XyC%a<yePv)
z%$3;;?P`Y11|msjjewU~A*?&r5i(1JGct>W<1&AsX}wowo)9QANAQ#R1$}ELnQ4Nx
z%oM>?W&&E*nlfVqWtkCztjsWUuLWcV30yKi2%BZTLj(J_bU$H6x{oj>-2+X(Ug>T^
zr*s#gRk{<}*frAagbL|Tgcs6n(8<0l-9or2{ekeGbTc%wbEF#xY0~usnsgoX028Ha
z2r<%C1TawpE$ySym4pM*ZwR}kUqe^hNBSkfO}dO=FZ}`<+s4vQ3A)lx2<p<0p(Q9S
z{eU1MeV@Q5T?*~(jna1rOH#K9^HRmo;U1Q{Nf?m2LHH_F1WoQ1sjGx~sVjtcQkS7a
z_)O{|;ek{k;kHx(w7M@#u?Q@wTtcQ)4s^RIQdtC4Dua+9#e|0US*bKah*S#Uh*UB(
z40lS=3I0-4f~OP(+TONOB!amVfnX?wLFZdV3L(fz;RzB_iO~G!kxC%2OT`mbC1as~
zI4c=V7?+G93`s^1)-CWZ$uL5j<at7q<T>bqS4y5Hyp#+jJeE8KjqqENCkR(1j}tCP
z9)osby5tc8UGgx2D0v9l;jxkj2;q|Z2%(Ze&=Ef<xreYvayMbS<W6XcyGaHT93;0B
ztR%NVcTrE$pP(V>M^KdXh1R&Jq&I<I(v!d`=>gsGB?&jeyo4)ZO2P#i<liM62|W@H
zgboRNXg1bM*bu5DtO>6rte{Q)K*EA>Tf&@hUBVPP<@plEgiHw|LW+bTG|N#5eL{kS
zE+I-n2YQbo5?X{K5}Jg45*mbc%iLc=mEb9%LU5K)hOW7}gd)LELV=(qArFmnISCnp
zgoHFfNJ0u)k!%tYgjI2I!XI%_XrGUZ3lj##g$RA(g3v*46Xz#1iSrR^#Cf2JUM9{(
zcr4CIC>7^`&g6gM?1VybHbRd0W@x3;#WxTL;%iu<_$s#UriY0yW1-?p*fH_H&`{qk
z{s-G8zJU3N&qGh$Ui=qkDL#uCi_bt?U0r+%QxKoTq{Jtnv(6_zigAdKU>n7Up}9UM
zHiS)z4PwJ$KcH{fEjEC)i+#gBi1kB@{he4Z_Dbw4_EfAJTX)$@#JaE|u}<uw*k@?8
zXNa|9$zq={vRE6mG2_HOVi963*cq`8&~860)`aa9Ys3P@8ldCuAy$VuiPd7(Vl~io
z*B7h8G{xRw%3^P!t0^W{feDDc!MMa;L+gE6^cA)s`VyNKErag+57FmXkLWY(v*=T3
zz&D6K#;QdhVXs9WLX-2M=zZ*t=soO)XeqSe^F{AqS)#YGRM8UX#G|6OumsVYSd{1u
zXvUuuEy9k7Uc>f@UWJ}#fan#>OY}14EP4rBx8%)5FJOkEg_yQz0d(c%L|K@GXdWgc
znhTA2HqmTsRU`}hBa#U%&@mAvHYk#g^@*fGd%jI11#1*Z#%e?u(4j9Ap<$0jsMuW*
z3N-2e6Cq)RB19}lga92;nh1&!L=Y@d1P`tH^CF4ZDbP_79CYh<iNs@DMdC1TkyvQh
z+lxeF79vrYkw_#oNYzBbF$Iw@Oj6`LwC#CC&SG0c&R}c8XP|TcOE?sp5I%+d6g~;f
z`!B*LuusCrv1Z|8&@ZhN4#r*zAHkjoAI9zpAHr^dt_mN-E(jmMa)tL}OyPYPT{s9M
z3h%{|g!f>v!n?6>;aylLa8K9m(}Ti0usy<o*f!zqn2+!_%uRSJ<{%t^Sqb}N#=?G>
zuCOnr4pJ2M!K8$}F%e-ej8E7T;}G_MZt7nlH*5|xDddU`3%Ow5gq*Q%At$U|$PxP>
z<bb^wvd7*E*<r6hPlar;`$9HYv5+-(O~?wGt9e2eSO$n8WR8)9%rLx=DHbPWf`tni
zW2c3Tu;ZXZLWbC0Ap>l?kUr)sq=&f+>0*w+YF+nQO@y>DJs~YjLr4=-64Jn=h14-o
z5WkQb#wnzVZ4^?$mIRftc|j#?3N$RJhz$rTU|$90q4nA#D2u%Zy%Utd$_1sdXM$4L
zeL+dAL{I`N0$mam$5?`5Scae|mMkcOkwJ){Fcv2$1fAG3f&$nH&>=y7Y_A|67AVMz
z`3dr19w0|SZp>Pc3o{ku#PkI@Fb$BB;1*0qkR1~fWP`>mCvavr32wrc1vX;y0voU?
zfi-jl^j%;T?Gac(I|P=|7Eryw5?Uqj7cCc9M4t)#K_7tDecB>{1@w}@Jjw!P3e2I&
z0>4nQz$}V@;ss{VNP%hejKCCn0(4kl5)BfVKm!HFQ9sbSZR;d3idqYdpr#;wfniir
z;3ujiFoep0!~_OW0f8SVr@(h~6KI)#0A1k!hEDVMqa&bo7q^GM7yZoNgSLR``M;u7
z{N3nl&@=uo=mY*P^frGddL49$|1-+s??5v_Dg5myng0_sb>o4n8_C~_p5gz9o&X)@
zZ$X3jKcIp9&8Q#9gTD!N;%`K)L8kl-s6Kx^stHo&e-AxgG5%Uq0K~;#gKpxlMwj`j
z(FMLLbeiuSIs*F6_ZIEpt3*G8TKFo^dcHSk73ekJYiRjC0G{t{zE|jVzL)4F5R0!2
z&E$K5rhv$N&ryW$85$3Y<a>&q;d_Ff03GIgj0OP%c-;Z^<9mpD@I64CK-PTsQB%Hq
zs6I%OuM}0{yNk+z#Q5%@0(`eoPS7U45_Flj1YO`QhKBG6aD>0}-b8zNZ=fBZ7T)V<
zJ*bMe2rcKmhCTy5;Ju38=KT*X0$t+0g0euFyqBRrOy<3WBD@#Tc-{+W1n3NJA$kII
zn707k%bSk|g8X<{s0YZAHxISu%|%T?`n);NE>_~rMrC-jP*D&+ZzjqK+QgfIF7YtY
zdC(M3IywRx;7LQjf;xCo(H5Q*^gU?ZJuU}5<6)rpdFW^fsECJ#UIOLuP|*xfG7kkM
z^N>+ID2|7OMu5)n5YgkHbu)P{D3Aw3eR)vS9puP^pw=K09z3cC(%?x#6+zNGiKr+K
z4&?`N@FbucLF?Y~JZO?T4jl#!aL1xwLG9cz=m*ey?r8KK=oNPq`jk5oy$>qkjzF)0
zE&``{-D+lXhoKA*iTgZ?2gP!qL&HI*xzD1<K?k|dpnE{uxlg0MAUEz%)B$7#jOTUd
zS(p1Hst!`*4nd_rBHSlXJ`e}@adZRdFV``24m8Pi6#WVM#ubcqgW7=)y>3L;aUDkA
zf?jbQLZ5){ae+Us23_SkfL;LQf|y+UQ96jowGT}K#c~CqVW4$i`WWaS*B*2?XdBmV
z)Cc4Wvgg``T7rzZcA`2UHLe|~0!WH05ETaT0+)K-rrrQr<lKh-0!?skMTbEBoB`+;
z&?it6r$1T?s^s)TUxFTU`l6+vTcCB<x)7AZ>5Zm?Xq;Xs0h9=e;q*k$gHCaJphrOm
zK)X2I(XAkFPB+vAv~FTsfQ&%eoGz#;NS@Ofl>`ZacsQL<cF-z^Bl-t43mWHeKnFp6
zpmk5X4b;eCht_~9KxG`Z=p)cw4jc3)=nANS!y3&7rGcm%RwxF-fz~bVbD)zP7HBYN
zA803sIT`@+0y%S-p|&7%kRgXDss&QvFhS)&;-GcMn;XOiTG?WR{szr}Mz<KEKR~^p
z&MgM$M^FQ(dW$~#2J{^C5cuEg2KaT*<t@5sJ}3*6vPB1_fKX7v7Hu>VbQTl>I=n>-
z4Fc@|`2#zA-4AyH*=*53%|QAf%`NJvGDrp_1`^n!hH`;6ftJ}-(FM>HXau<9>-KmL
zr~}l(u8h`$szBxJO6W7t15gR5h+PrA1Y&_QK*_)>Cxh1A@;G*RGy-%6bR2YuT@Kv~
z3IzFr+}UMON01fB1f&O?a}AIpXx%&)WtT?zKpdcrpd~gbbPhBL8U_upNuu4LcF+e<
z9Wc`0f?k2vz4Uu*;%G7G8t4Kj7sO-}Lm40<C<zqHCW?lGLP5ts2SK}mv%YSv`+(d)
z_8?0(VbmC;15yJifTY-jP+<@+XbWg<vk<xneD+_Ub*Fs@)DQZySpfY6Y68`QDnVtN
z`O(LqQqV2Xf1pB84zS(RK<mak0h9=e-pq@h2b}^1gZ6`VfwpeuLA^jOAUlu+$PlCr
zTKD1QKoTG!5D$nAw7Q84{R5f-je!P1eV|TIEAZqSLDisjTmA*;5$F!+2I$Hr4m2N>
z1xf``K`1Bz6a_j9Ecy`85zx9zzXRkC@&q}9Y&Nl@W*`HQCP*113lawjfVe=LLCe6i
zUpMWiL8GAWpdQd?Pz$IYR0VnsdIsG42cX-aBG4re3zP{;29ZGsC=L_>Is-bfaT9t7
zv=<Zz@&mbp96{C~6ObNA1Ed6!28n|BK^&lsprs8P(Rt7$Xc#mA>ISugK7ihX-hy6%
zo`UXyib2;v7eTooCWrwdf|5Y7pm0zq=osiAXg6pZ$Oq&GvIkj$j6pgeHIM>G3M35T
z1#JPXt*s#&z`r2c3erDtc9o#CfH<{xFIO~-AlHVxmeQ!52uc0<V(!kjNN|z*pU37m
zk!R;~7Jlhak)=Gg`E>JO<f?AeuZ7)~h^*a@nW_vfq`h;;bj@Hp-bkQka(U-Pe8!Z;
zMAnZ(_yBsz*l3m<{^gk5X!?ncBxUu?VaG#^q$&@NpW~=i(w9R?gAbd(C*~&2eed<5
zC(7JEGcdWNl}O$))XyBK#{Eb?+;?g70i4aguRSV9rxLK(y<hjSCna3{_4&))N%n+<
z-rZdfR2cD{?p>etin-!(Hv2n7Nu)TjhW=0V7k^{j*+Sa7{m;Z+nxFhg_v(tdbT_WW
z?w(W3BWtz~AIR6Et!`&DxwWxH$MY#Qe!O@ns`&iF`j2BzBFFpO-nYEth}?RnyOylG
zGoo2JvZht{Qn;58Uv*8xKp4}l_+5dZN?1^n$J>XS4xRUWI$UwFIQQIlzLYnjeD!Aw
zzZtz=HeEc^VE^USVJ+1&_l?Of<7d53hu0gI6|v5SN{M`benvIrRH0PvGwjlhlTD*O
zPs;_$Lr!L~JyFCyoZwZgc+|GkbKLeK{-HX3_}D%P#|KQ~siThy*zVuiI2(M%q_Nat
z!_1M)iQKz}mg9#7+mGEzef0g%lX<h-jKt3e_4jd?BwnmNutjL#R=?uo{dbhhZ|)Gf
zxbI|P;f;cLLeL3H(skCcV|(vR1{dw<ao(fY=X34vq}*;&u;ta(qWPUMM9u$vxa)UB
z`pRCJ)-DWesTH|=PWaUJ$~FE=*^MUKcC7MU^gF&35Y{Ak;rj3!|1U8Tg;l|rpB|fX
z!Caq%Z$I8JpLJ%*+hy9BWg_<23puhk@A%Lu&ulPS|8rc{V}D3yPP$o>8<p=#_SU8Z
z*DD>}S!R`LE^G~3vX09)JB`npWy;M)Iv(A1D&x7AgoFRe73K}&=XNKizNUwj?XtBt
zl}mp%Icu%ob|lTXC&dcaR+4%@OV!fQ_D_naVwt&tsCUY4rk|NX@RelhY_G{n-6clt
zj&sIF2|*0M>LtT>TVK<Iw^I#bpQ_V?xrOxA9%RwVmRP#6?(DQNQw5!I9F9t^x~A2(
zYk{KqLR~Z9Ycz$TbW1%@=r8#oucq4dzXUQuyP?u^L6BTsq@o<We3c{{c3Ck@&YFZ<
zlu{68>mUvWWXUN%jv<B;cx3&JWQpom2-2cR4Z-&LAIXX<(S+Wvvl8L?S_C)I0WtA2
z1K5L@ouX%Du3+Z{>x9`#g0T<NRzlX&+L(^UZ2{YJ3+RuxGW^`PYSDvj$-Lq3FQV)x
zm$>;p#i3rzP%hv1d(cb!x;R2h?9jw6k1Y{#8t4J3r)-X<;^-S~)y?=`E>ux2bK{NJ
zP5=M-r>(3Z?7c&4N(*ZU&#R`jhLJTyxZv>`rE?9Diz{5)_I3@?-9=c_y}5=sn4Vgb
zqOKu(gtxAV2d^P<)8=ccmTSnBX1O&Nt~I3P4%=Ep`zpenJhuAq!YUGQs&#eqp;hFH
z$BWhDva867+LhJMpH`3%HtOoX=gy@03UaD)$7)vpGP3E4&8io98M%X3UKLPVMot~z
zS{-_`gjm~7uQcymLgZyWuhb6xMI`^0uY8R7i)eKft&A@&B3qv)uSg~?BFwyql^u(J
zkdc_ZD_6t+Ap3VYu51|mjf|RUtb_&rMzY2DSEgSrAp7U%mj6BP)UbKP?aABauI@P`
zG^cp^qR||3FPga=Mfin??}}aC*F1|{F+aE*C^n1uOSml`*gb<N{n1&D%brH0yM&jE
z8mADevc;uuYm*3C*uP|`KZ#5y)-Gl2o<QgaOP4k!jw61KIZNciF~m+eaY_2=D6*IB
z=+eLEY~0sjMCQHWlGE@{<n3*VCE2MVq%dvuFXzl4QWQS;cgy4tq<=@_U-6;uNPy*|
zzm{DC$S;|Kzo%=zAq{Kj-v{^mkuTpv{&ME@Axd@rf5W4Ck;`|?{*L?iAiFbU{{q4e
z@r>F0S8DzX61{J9vA&`U>2>_L`0x3C%<D69lK1kW@0JdPF-u-_fBgxW=sdF+7~Y0t
zya`;4P-sPBZdfl~t7}0nr7A5BpZS1rM{_RP^EM+d_fP$~d7}||=-Tl|#kK*N(k=h<
zu<<<-C06uj$DTUGd6n^pv#$o(`!oE{hr`v#%a%QVihJH6C(9iE{QF$Vt*bza)A;_B
zn7={n<L7?2TrNjcj&=X$W_yL~4S4%|_t7$>-@5qs^YZ7&3w7pi9g%0qpm6N(M@OF^
zC)N)9_P_TCu^D&$y*&Q_3F*@L{l?-xGFl`2J143Xsd>D(fZVx*{Jq-0kl0s(&@yTl
z()fyzaI|#c-{;w6&~;?*p~MB-glpjcJGyWw`#<ElgZF}1$z>$g&}iXG*+nE*Npiul
zrVx=7S(~40%tw~lhUUwg^AMNcjq?Q!Imq<LqxqC~S;(fIg8A&H83?Wgo4;R_j_j*C
zIsYv+6)AciFs~7jjO@B=K2O+2M<TDv&Hwuxjo(N{rc%e|L|X~SHd5<c^+gm>!o8SF
zIfh4$L|mCWsh)@khEnH(zQ-d*!RO|J3uBS$pq+E5e>Bn%Xgl|KIRbI>Q<+=69)_5C
zaL*m|K8F-I&HVZ_avF)X?fi9wbP8#(c=L;0Is{>v-1zmT<QUR#koxQ2=XY%RA*5ex
z->+zg14yBU^DoA$Af!!A>(?{WJqSZp@Ymm)JCRD2-?KZ#1Ce-@-q~7YEAmjKdUo3n
zKjfV1o!MCzALOoD)@;coPb6F;VHP*%hLmX?nLX;}f-rPFXOCq#BHs)QW)nN@kO~v=
z*}Kv<h?eEb%)j@B-Aps2z`0@O<2z&Iy63~0qq7ExT|oW}zpNe-ybGOab<{>A4u;I!
zJFJ21KjA-f9jA&IpEsL%oS}pi#L3Qly(*975H`=q-;+U9Q%9%cpGqR0tdG-^&&809
zMbD=bp9&+}?q8l(yC;BHl~bmFUgbr~>d#L9dtWKTZ9y16ZKfLzZ$`c>C{HgqZb0g`
za8KLHuHXYDW~MIAF5(k4JEtV87VvJ?Z>CC_zwo8LH>M8nnZ`c{Uu)NunZO^9jG7Yd
z8o@uI?wgXx9Kx4eaGo-E|BiQgs5KQf--jpG2~O2q{)!Ln`#ovt)`eeO=$-uco)nI?
z;zcy?PFhHQz+Z97o|G<Wz<2G#O-ftT;ormrPny4}!Utx0O@=vF;&V$4Cu=Io@w5hs
zNh|9zyw1q#M1AQ~JjyXN5hwo$PgQT4aG~GBJG(!g(4D%Ce|VyB!er|${AVg*V$Yo-
z{G;Mi6NQ`q!@D<bo%r{DmUt~6pDUs;Aw8ah-(|UFqQf8)-*RAL{NcGYJO}C1_?=q}
z{8Guw@tPhA{%-5l@ijgoUVe!_zS|1H2dIXRHy^^`o&5KVpTJ`A3vmwPa+f0UXN%Ow
z=boI$-)i9-AFDf!zqK+qw)t}i{+!O&F`NFQ_@%w?#{Rt*^8VO|Kl37E>}Kz7{Pxkf
zvEWaEcsAL?WA@bnc+B5p%=Uo~z8=#b+sE?2e|sV}b|Jw9DCx_iYr7rr35q{PiH0`#
zwOtLP+H4m1U1<+T=UR>N_?rCDz6<*Jgf(<@;)pih%j)E)g0eb(GBRK^vPTJj>Yn-N
zzxPp+n-qRflYP{ARun&cVthokKoDPjy=_Fxju)RaST?e~n*%SXes$zZ)Mh*uLLU+0
zT1#p!4jZ|}`kS;gzI!BCWg&^f$YI2}cqVBsT7ASrdm`!WOTLk?8^cMFo92fr<bEV^
zcz+!>W%ebZneT?1SH2|mc9#tQdk>DT|Cr<#9zTp}H6<M>KRo=HSeJBw+jE$&>s^xT
z9)sajtv5;HH^qldqsx*$Ev)?9^y*0x;xYL1&&vHIiTuW&Vm5b@E{{F>xi|7=lDI?R
z&zc)olki!DpF!;xlRAe_{ghZ^C8;@V`?;)=ope0c@+X&TdQ$$R!q0#2-<PAwNk9IZ
z9MYtsNz2RaLtnCRNql?Dhn^J1B#A#Q8Y;UKo+K@rGBk4GOp;V&<dAc2NRn7v&`=E{
zIEl~Hc_=F3KoVQ7){x)vJxPmy1c$cz1SU=G|1*f_`X>!m_6>G%dL{K})D9l(cS-6@
zD;*SgWS{hTA!qR4d;h$bY0~%i#|Cxy4U&GD`VOWvX(e(0XEG>5Q%%z5ml^D^Q%DL-
z+%))RQYwi$Hu9srKs2dl-^U-4&H_n7P0xSOft-EH;mQw90$WncL+X!t>9s^Rjq^XI
zOBWLxF6{atZ9kV7EMos7vTibwJ6Y|=lHW*T&1SwI|IQmM@7~0OKi%I;D?1aTqTYS~
zWzv>Nnko5y>c6JMyXP~%3vkyZPE5vsA3Xau(ewO~@8gZH63eGOzpH9IOZ1C0{GOWl
zAo1^l#COf6+llXRYXiR|ZzSH?_;X<9(3QkTwB`Y&s|AT)1fLEN`?3>N3N8*vNTw&I
zg0Ct4JLhyJ5EC11cMPy!PfEO6Z!>VbJ~r{vUX_8x(eT8|5$=JCEoTyWaI@cD$(=~V
z^L_a?Zg4nJ=D*5sTkV1p2h57UjkxVd{M5kw_RPya@mFx%w=z%9M2DqA-)5bi6U(wa
zz8$u-O+0E~@QqE&JkhQ}{9CW6VWQ{B)&76yE3;me#QEz@{f}PCC9>R~^oL|iB!&-P
z=np(8l!zpg`eQA45~~c(^tWzgPjqSz>_1++id(?h^c&Lt;09Gx`b}MDar{l({b5UE
zxX9SqzM;E=I8l`^ecAi^aKAoO_9e1);RNu-eV1;v;!f*j^!@c{1S)Y{-@kL+;kY-r
zO)j2&r@3C>j{P?1yPxwA$9-3#&q(eLZtmz>@8o6h#FzcqJ0y1*SJ>X%E0xE>?PWgg
zrSoLs4*Oo}HOD369&k~56^2MSpSrWXZoYV&5p8Ght-G<fV_tT>Ufkih?>uU~8o{Bs
z2OoHQU7j4pHD}ND{5wyY`|ZO0QLgIY&kVqEj^FN4YxTs1KF#V$;B&?)5^z0&t~NNG
zfTKNw(WbZ*IiH@tSM_i%6UIFO4eGdUucdniClzqdnVWiE@k!z0j*Wh8(-6jGS+#!E
zwd28Y3YLAX^<%?*`T5`1qP;5#T$S{%Zx1gd<Q9g1{dbP7Jv^Myw8QCZ>E3S%@g`bd
zJN>>S&_sm3y4kfQ{F(dH{ad3kq3Lsf_c&j5!j@Nc-D*?i2}S?i?=EV1nsAH8>JGVf
zFF`aM?LHrKD`6z)WcMrA{}R;Qw{~ykFGy%Iw(Qnw%S`B3RP6T5N=`T^$k|=$PfGCG
zIQ`|{`8nWObVBIQH(waX&L#Z!_2w5ozK{g3w)8KZ_YWl;ZHWCc7O*E_s_M`ekI}6O
zlW#n}j3HhLM_w6x=@fKM@Gg`1B5=_<q4>pG7gN<F0V(_06?9W4q3P9!uJdZD3E36T
zx|%P^CVZ;C+!ZGxmcVSJcAX{iCDeX8-}Ud@ZnbkY{`QDNm(a6?_<ai+UFM=w@eDS>
zuA66m##@R0={#1^7aywD-+5l3GhWWJuCs1$OZ;}<`<>@5*TwS&vpR$OE8>0P(as{-
z7x4m_Cp*n{Jctjvv$a!<S{$!eXW8lY<iB|OpkilLZ+`qaHm=Uh&6)8%sxzPe-4`f2
z5aJJoR(|f^nGheDUi^7BBqCn?X~yRr(V_7kz44zp@xk$&oWY;@2|@AuOuRpbVB6yz
z4jX?KPV|m{k|zCGFv2;$;`OG_M~+&@ADSNR*s|3)K1-#oW7R@C{@|XM9X>M3@fB&;
zI>r~J;>&81I|kZ>;{7*7b^N=hXo}w$?;7XY@y=~A?$%S?4gtQIxZ(xTj)xzH<2)@_
z+Ha@!$B}V^?Mv>RalsW$?bnt*#Px4^+J5zRZQPpwrS`>LZ{jLgl=fRIPvca7oNK>-
zxin7CXm`7i-Ho^}h(mh=kYV*(G}`-4<-}<!3%2_%ro`1p|M~Rqe#D$RF^)_5{ijFC
zk#V;Y9(+pSJRLXtDgV<OG&pX=knkyBZf{&_TIeU6qub*8CboYfHhISN``didGI5N{
zc%br0C)*<Kml*G-<Z1o5Es1k&UY_c4P2az^9WRuN^YE)~>l+b`i+O&x?YRkWT##CB
z+f3Z%xVbER+rN7mY<?y-ASR%#OLrtzc+{dT<4}KW`XNPdlK&iA+rinU_N+O!EMTT}
z<Jaog(E6@chviqXo$ha2`y?L6vQ?L~4(Q*Gop#M?^>n%#d!Yu`Din|(%k6!v)qW2%
z*6M?AYx90;tj;d8)_42yu>-wwt#W&!V-K9#()#Z{XwC6x><!}Qk97T@*l3Z8k8u*)
zV)?G$`q;eW5qr)u<70BSeQbVH{KtDw&0?9yf<IcP>c(zg@&2fHNF{b4&*URbS31_g
zRQ99qydY3o**?a<;D`;0m}udTUyU&p?P%dQosVgK_PQl@bS%dCz|9t)3j;9}HfGDe
zdnn`C4>8Gmj<k5>*2MU;d$-h@mB;*iWZd!?2%~$C$+Yl=l*C*UXKQKwb0wy>e*6PF
zB`>B1ZU1nCKP~36<?9cRGf6Q!XK#Ek62`@h+)e)=n;ISybUN-s%;u9ZCE7<mI7T0g
z`7-A9A%0*-%vh=M2NfTmnBGX45C87J>i8{VPH&!Qt~#Y3!`a;4Y*e8d!zg&&EF>%w
zGkfx8^U*^>G0s-ZX3bk1G4VX{&4<TVqVxNXH1p`rMPGg5-K-rl8l9JF(p-MAKRPx<
zwz>L4N3@Fzd$aROWAw7(WRt1-yXc|~pPMdtzlgRTc+-Rny%$|seXHr;y<6dh!f3FD
z(9~0!5xt5#+QfQAjrI%iZK|(Miq6<!))ZYI8C~xp-;`f}DtghBqsgr1P_%;Pbfa(i
z&S*QiuEwwTe4=-XzHR(@(JA^k-|faTREy|v&g{lBXY``u*pnKEeO01yY$qD~HKn2x
z*#jDPY!HaXaauP1yYGAS-`}WMQSQb|r>CQ$<$g7A8VyCoXnt*&n(2;;H>+;gS^6;w
zaV>4IK2aOR*qPUGS*kp$;3V2Ws(To9Kj~D%aKx>s=IreaO_G<Qe%-ZcFfGf9QhKl2
zAiJ9$wP%R0fjoteDq#Oz558R(HLTuW-zOXz<?Q{w{@*>LyXwv;`Mkn<ha28e*D6T$
zuT&hPEXL2)mtQc8>XzDF?<%AdmFeYJzZFxA3c_jC4~&aNS=<w@Ukc=j(imKNU+{E8
zl%Cw+`wG#8NYCBP@6VkZi%iIR_Ws(t{>bW&SKc2H?TFM6X1u?3xFND=N96msTNRPk
z`TO7hyWf1QeLJ#D)8M`G@hg$nBPHL<6y`*hR&0EKsgV)cAuv`~x`;%|9r;w}r5qhe
zeq3G`?j9P+&waB_{luZjvLnp8lh}?(`pft_OO{t8PU2`?Zi#(lR<v&&@wrK4OS@U!
zTBT;Bsii_4cdcCHn+u$E*MY<sxp}ts-@R(e%jJmOpQ~!SN@pVIuBEllE)GTfe3VzK
zN$ZY?P{V3<&b35n=ZDr-22@7~3GApH)h&zApxV{mWWN`2cB4k^@2+bRKavD%dx}{R
zsmqHsyQ5PhP9=S>39%(a#BXS-;aiJ|C?`Ly@hm?bVZnE$Mke-f#LrxM&A<CxN{?5>
z#Qps>iVXV*S10$HZN?@M9c>0RvK<-`S5HdSpwY4sC2N~%@Pa}SldSP-@tf=s=S@4R
zy{!I*>$kqC7O$NQ*NrHyMz?+s4;9U-CbxeMA9<cwt-h-<y!g<G>f@~y;kP-rRy%n=
z37>gnRb5tI9G-AQrTX7JGCeOd{J^_~s@@e!`19EQs<uP8@O}FARVT~Ohr9oLRCQ7O
zSa`zKi&asl_k=GVqE?N)^bLQj5MBj-w;BHVTToR+fLXZJ4c97#EUob2Gx}AEt#aW*
zW|CFayu#t&_Y_t9E?dG|n#bNPNBs?ZeX0Fj+SSRhm9RJO{@q^}O?QOF$Y#CM6lw^&
zKcDz6Q14Bc<Hr;4)Z8A0so&fB?(&|SVZrIv?<ztH!+wXWzDtfs5Bsr;|J_;~F-+V3
z&s$ksY*>TFz}xR}r^9MR8sF}WI25L^>FL|>kif7{vzOmm?ePfvIY@td*VQI$Pj}?o
zCS8Ltt+oSi|J|F5PK$?)zc+eo+rS<6txo2x@YU7xmi6p!^P*<Y|7x15talzdFZ`*i
zvXuAB`Mj_1DxF%J&SO9CR+6(S&wrZBt4!GX<a{a{p;C#f`22nGGnMh>7tY)1?5ZT4
zWu7;2cC2)kBAw6Kr(OA|BKG{TSkcPPqyOXStb(fi+BiywNOz}7N~3g1cXxLyg8CPE
z_c?TTw{%H&8;D|IqJpBJDBWG37vFxb&J8onFfhYBzqQu(3o6Y%9f9|Hm15H%=P&O@
zA|*A0{+tesgpbMw&0MS*5jGPE(l$vS$(ZH};zhznT3qOYu0QY?iJm16l9(|Xp>aA2
z^rn>?v7THFq|@aavC^9jl!>Gmq3Zt__<Cr6IP&82z?tLO;g;lqKp(|d!};sYf&Q58
zVMU{gz{Sz~!*D0)J&O;tw!Sr-X%Zf&Tje|~Sb9CMZ(Da5{B;Yg)s!C26tN0qDC8XW
z4Ac!I+$0^|uU8BV(c2!<of8Z6sQEr*&&U_}h4A^1m=<H;ThI2P(cp7|hU3LUYy~F)
zMq+V8(u3;(lX<~I)YEeT^Y{)!t-GHB?%mKDg8PI5=U~7!bG9J?k(Pkl&xwYnWhw%s
zRW}CB6><VV|I}cnVtjz*)u)4ba`yuIyITf5B!dDT$QBMBUUCf(8;TyZX0ixS)3`o}
z5NHSder-D#xGWdIVy7{9X+k7mc0qKov6(ACF^pyKD1kOWn38ai-jyhzrD|;e?jp_j
z%l=_spA3k;{_g+ePV>OMthfGE%mo8^mQVaS2crfe=(_zS-GT<>U)TB1lGzSCjx6#Q
z?!Gp_CY|a}>mfRzF^l!jqh}dVP7LwydqyxoCg$aT4_WK4o3Qc!CiAtQB|zVQX5&e}
z1EI2iM00b0Xui1rSWrPf++(;q8T=LYgZjG^Nc{swZ2P%Kj{MXUHTqqZSN%q;#rnhg
ze)#?3XYKbDfA80FMA$E0IqG-e?Rwu^njSy(x~V>$@Or=VQBV5{=ZgF=F0FlI8mWF|
zszrUTDzJV5e6f8^CpZ26kOuepnR)tAZQA$YS6Tc0o!07uJJ1VxMZfw!_P!&Gs9*L2
zl0K40+<p=jTfIA{w0@C=-+LckA@YmMdEV>qzwfJ-)zQ0OwCLNGRod(ReA@SOZbEO{
z#%tfM;?Uk%`iH*y)y}=!((S&5t$Mu+CRM(b!!o@OeR6%hCb)aU!{dGD=g#+XB!~HO
zAMW+Q{fVl~$@k6W*F7%(Vx!j#dV31W)qU>-R`&E3OZx_7r1m__y5!5#d$*@0mf1Id
z)}tr>7Mbq{3X>jPmlL12iV8iuT5CR;L6>@x1b_OlRMPZNkiPfvnmXyeJNLxrF8xCH
z``#`e3)2tX%t^IA`{~2o`nCl=9v|wv;qDc-817T#g6+Q3806#A=-=((>*9lZXw|L8
zXXfLjtKLoZ^_ov%@#XH<i84MVTg=^vEWb~XK4CZ49J3Ei?Rr;d9GOov(R7!h;EDIR
z*H~BY*sAyJi?%KSmml7*Buctcci(y^7sYoi#6I@sCJpV9qwn-iy5rmh_qJi)Jn!F5
zSGsm9<Gnvk@^ta>gn5^mQgrDR`g^NS9CZ3qIeI@d{@odaHS%WpFwt4Ks^V>IJJ8u+
zCE@KlSJT-&!0T-ml-W7NPVdcgigZ4{OXNL~>f1T`e$UI1&$4rrf5GcjziQ{>|Gs*0
zSc-IxJbmG1vc=R1cfLOJCNDRc^^WfBQZKdXsgAC9X<o$9V;$XO5nk<L?Hzq8H@!4w
zN;*bvxO<JHC3K9JSa|Vj-0Ju|rs;M4*rj7}`HEL<mq7;}g@D)iP1z1EAr`OCk{3Fz
zT_f{)zf08-WOMA<KXBZB-*?3`Bl>Uq^zHASRwf_X;l3CUGve8{(a`=lw$)STX>L1T
zbh+pI;>h-NB-7LAPEb2ZNR;QWg<X4+N2n*Sj8;3lnWyJHX36$`1uM^&XB_QbJldW#
z3+LK-2xL8tKkl|I{}k|yc{1BJ+Rx(I+4Z`uIi1Y&dqZDao!hYoUS)M#r}&BocWFi&
z+%*Xvz4kCK@om$J8usulw`?m_Yw<wp)Y`~S$~-dKFSjMNr+ZY7u>5=XDZ-;~f~f5c
z-A#{)xy{y$VK<M3gYT^Yp5`6|v@cqnNHsioMY~)5YNb823@chw)h~M7xSrbj>MMgs
zS$0_Kg+OAD$w9Byypuh5`USIAxTn6Q`r_W8E!>)y_1v8>oT)XOuFu`KgP;|p)w_RP
zU2iEPDRj3K{?_v2UZVRC|K}~rD`D=pTRK~YZT#KY_wKhiKeBg!r;^gbbIHIxH~DT0
zQJkWCz&Fnp^4}uv7Gh>CSCu&2jbfBrVlpY*?Pr8q_J5tah08Owz#Z4%-i+Jn@p`lP
zqc?6&uHTyF2}ax|$DcO`sI|Cx$#gZ3-79mWtSWETZBKK1%aGc<`y1odm>AallJ16E
zIlg!ED`gkAcEr5-z|+L-=dnt&ae}Iw5F*n2p-$W_6OW}idX(FZC4s2f{TsF02;ElG
zjSXD4=<=B+xF0i8%({k*^)$6JymKvatZG77AGt2=r#FSMwYl2mAWikm<*w^8eog0T
zGh7?KS~cA#iEvHCUTg9>yy2Q5B;Mrt*Tr?@Gka6sI}=xi_;XEXJ*uub3VRQV3&mZP
zw&orL-{p3tc`)$+v7mOP@*RBeNEp{uUa<ZF+^u)s{BU9Dh<xz7aKhzT`1J==?jtVs
zx(*L+@wd42vFJWvS}1inUXgjQSC#4#_=NWXjT3O8DWQ7cPZ#9!_wGp}{!>SnP20uB
zuQv@{#FQo**V&a^D)^o>YCREg(W7W>{O-x_B5+jP*iA_8qO_FI_^#~OIr01LM!1*1
zeKF<y=Cw&<x7`cpu@_2>KmYVOAHEQ3G`?Q%?DK}Hk#Hy9nf4Q5Bkrwu=cAd;hHG1Q
zoH<u!8s7MOJ4c?pY$%_#a=t*_*D!3Z<xI?9({SOjjI)4RR>LQei_XbT*oL=R^v)8P
zzy{`h0%w*=yM_l=+fJG<v>V_~KS1{0$(NV6;i~f^CwFtI27=aBr^>jKdd|}_C*hIB
z`UI^sr=!Ekdd+0uL?b&|Z}uk8>E_+G`gU?hCywFLdJk;_CtBj<dOx7xWM+D|ezZ-<
z=|`DYeaI|}Q{Sd}{cVbKPCvEO>fg#7I9is8)<@X=b!0hatA~8RLjF_7jKRISf3Lnd
zYVrQAYkywpXqfb_j&nNGv37sB?)PGZqlNc_I-=bhj+Rpebx|kIj*TX9bq=`3j#e*1
z>#}f_9j&$9>I6<j99y0l*Rk!fIXdYp)den-IeNVps^j{8=rHEMTqpT*!69OasII2#
zvqSE^?OMnsbYQw1-qpUTHFB<UI8-03HB`uQz|7Xyw$ep9xJBjF{<m<$p-Ld8wx-Y7
zLG#_sTKPC52W`Zq_KK;JL%oPmZ2^;rL*NgET8}AKhs+$o+Jb^}4s6CuwO1_<>`BOp
zYE>!z+S|O^s_A_6$(}O(XHC}4QF}q_H#Lxl$R97a&swjq8NQxw|NCKHjX5pGz9c86
z#=0%gek3rY=B0syy@9T4P0MdRdvyWh8p6AB_Els`H80Nz*oSNg)ez+|+Bbb=u4&^Y
zvbP!|u6b9pZ5PnJQ|%=<XSZ2DSAC=It=*sdZ>!h&M(p&8hO7S+HQ8|&Jg9~ohHONl
z9Zy+&b<Wy<c80aLs{?Gj?N-}8st1QH?eHI)RmbsY*d={bt$vM_v`btPtxo&KZHG(9
zQT;}m%5IhWe05^NsjaEnVb$o=vaP7+->PtdDck7ePgR{apW9mWJgM^U>$WYMZ>y?0
zsj~HCx?km}m}OgQkXi-#59_w;w&jofstW!%+S=jSRyi{p*k);HS2bwK+v+9BRD}f#
z*hYTht9qNyXe-Z0Th%m3Xd4=eTSfDI%SL>Bt@7;fr_FVq@0Fo+6E+ga%gPYJA)7nj
z`YKNp8g0~7>MCjU3v4p0b1U1d;%t1WVk*Bo-Le@A52=LQ$&81o4YQj`Wv82p4b_x#
zC9~sYn^eool@u0iHu)dfDl@gu*<7|JtE{`aZ*BPfpu+URy!D~i--;xP57tsUpDOIO
zA6g$pk5&wRYPL3J>8NP$EVh<vE3Z&VPqeNzNUw19`Oms>8C0+;d0DHb23Gh}T3CBY
zJ5)g4<x`EAwSSUa#YP~9wVt9tMUBLH>){Q?iv7(4t7mmY6~CJQSb2Kvln3~Hv?}EL
zRi455*vj+IyK>8SEmqGTJS^|QmROD6ZYl2*NwTuhC@r`9^q*BMLrQsZn3t8&(!FvF
zyM<NTW505u0X3`EQrq&&R$^BAK&KpXHa?MLRyI19$`QH)%U6;N<+A@?n)ty@Se`HZ
z!7_t(`~Lm*hnBxc=I$F`X||lieRsdMyU5c2bmV@WRDxy2Y4d&arrVbH@JjF3^Lbbv
zlBV2m$ThWOr4PSvO{`-1lh^-#+f5Nm0~x#fz0)j~j{3Uy1Jy_@89in1L%wGof6fA_
zWV~PRG+`n7oajDh&!9#8#!i_gd4oj~`|mO?r#uUJgAZj79z<JYV;+~S><3#EcDI$y
zsyJI1Y~C+RjyAA(AeLUX`c%%MFBnrsNXTz-t0$=JgEGCvPh6)m``dUH$A*SwMGb4_
z&q@``a;B%vuWbvLL9VDzs@vSGmaJ^vuG0Ju@lok(kZvyOw^(|!3^5mc_oZ}l(9e8I
z;d$x7q_w$fLr>|{s)o5Edu?ero}{^WW^U<E8ZPsJ^RcCbT;%3w@wZA>1P;xP&Uu#R
ziv2NbNwp{?lKNoA$)r&#EA`M!r&6j^T)fFlREn<@@=T%Jab}mD@Jk=jg_`LcZk9|E
zxSH|g&z5v<7@GCUzbkQ=k~gE8eONN_kl*ZLQfmoC6}{Ps?EMm^Xgss5rL>Y&mo?MX
zGE7N^{In^l?e!7@n&+l}8JtTre|MTDOd6F~c9xs27b=%rjYu_Rbr&sJ)VpU&CdOF;
zIjYf*7N$z?Pm9;H)l4JmSBqCoMNLzpzZX9`&t~f8{<_%rF^MUz)==@{tsN6@k)~pm
zOS2{gj3vc^A6}c}5~dV~BK;;#d*Q_v7ivwmmjjBao@bd@&N~!W`Cv_==M0MJi33d{
zekm5a-nTU|SP&^rx~gTeu)$so`K>SqE|XM>(;}6n^Cm?+t3~sn2gYG?--`lHej5v0
zzApNReP`SfI#k4oKWt2#-&ACPZ7`M`DJgP1&NY@=N+~iAi84ON0*XWzt{Zph2NiAD
zIvC4FIu+$V*D=l<G%6C1mN6bZQZBk*%wzmUQLG3LpVGKJlB)=EW06n(7?H5z7FBY6
zFuLo%QP}$5h|#l$KMNb)G#YKOyerJ)$u~N@{ix6<INIp@=eEMj!#9k|6e|knNF0q+
zt1}DZjdYD3(nJ+<Wy%<FMTQjCzvnS>-g7U!NKI*k4YDZA(K|AXT+%2!iuhyb?I%-c
z(f!^~bnRjx<kglK8V$YiND2ki@(ica_Y0hTqYNc4EEJ@sUN^ik@TH)))!s1MYP{gv
zgtp=R-M)h3WhukV{DuNXB5uP#m7)SMHgZGprKAE)(Sv^_`0xT-<=+M&`hf+3`fm+(
z@SF-FEC&r-28{}G9O?{u!&C|yU9t_16~zl6CpY69V4(M!rr^}h#=xowzktVF!@wkP
zJ6}&n+(7=?@BF*+>;`lkpYmG-Ne#XqJ<VTb*wN4b)}1ef^HX2raczFo{7e10#{B$m
z&wKPk3KH^F>nrv56T|XbW7G75u>ScXuJ`n(?>gjn%X;f8-Z9KKq%had{7*R_@_BVl
zLi&7h-1&ib8TFmAY4SDH@%7WI@$*GU*YpPZxAXX4e%1T&;dh=)(o?<DjZb;jI&FFk
zw9oR=@JsagulDAB>x<WuajDN!2@2IyNh!?h=W@~098StJc%!eUvmKsyaQCX7u1HYc
z5HFvej<0iG@pDQ&%?6V^$OSf^|D&rSE0s4}_fA(a=0cw2wIN;kNrt@gsXASGVUj$t
z>)E=B(FeKTak08;vx~V8()@LG)TeVx*sOIeYG38HRH^HFP!H$M3yJF9MOt!|n^|<T
z*6!yHiW2E|x@YFPJlN2g{uY%h$p1~}oZYQl*0N_hs?%P%kVg!OE!BCtsGB>po1nvZ
zM<Ms7+bx|Nq?dCgU%BW^mT=~BNEzs8U8T;I$-Aoa_#<9!*a5GO-tFz2RVzxJA8hkE
z>FtNw5l<&`T+h#ION2bn@o;^sy?&uTC%<z*duXaL=ZvscyD+;XC)X@fJI*XE$Grs6
zj;4>ufgEI^kcD<fl}8Rqpo;dNn^rju4}`QuG<9-f78$f-*yMBa`S7$icZGB2?N+ox
zK62y)q<z*p*F%*f`slG%R|#H@@J5r??fC6%FZKd0<2&>JI^EG)%6^}-GXt(`X}OMP
z$EDk8c{&Va5434&mD)FDi@z1uT6ZeThWzCWA&J&(a8x!6+m>cz#I5Xn(eIkdIo{d!
zD$g|;n{2Z^3_CQ>kLzc5*pzB=EGlK|x+Z8EQix~sdxvTk$?#?y`Z;ToxY1`1`RQq9
zWfEuK@sZI~es+)*?#``AhP#~g+Wx%ezT)>RKhr%8LNJkKsWGb|{p3*=<UW~rdo)gL
zYqHkKD>Skj^Rt+DlQm57lCm<V?r2EbBU#QvZW^+E*RwDsh8iAhZdu!5vKrkH7FmOq
zd>W!FT3J(<DK*~M$z>T69A3+LEu6(R`RiJ=24|K^&6{f_Bh*=gA$`|olnJsjm8-7l
zKHklILY#JOMt30-@}{zB9@i2*UuPo5#@8wiM>4r7<gd+Vv}f`@zi`b;v^p~iOLcAM
zO<tzvl_T|sA&HsZi@(+T*^$hZf(i9s<JU7kX!olt-gC?3*sf9^6}QZMRg|WVENN%{
zR0~u0u9MHSoA*$U^1Ga=5NoXdR-8LC`hvW=$uTX;xf<J2sV@~DWPDgZR3i*s&UhU4
zTg}{fCWC`vLhXy_yNvnDKD7+m(F|7cDz%8C?u?<nRJGba^%)bYch!hK7iX9~byq8V
znU<lUZKUQs8ktc)CaV_k=vD^y8lPI@W1ox{LlkO!&+RkfWe!v)-x*~LG|Z_!`Jt8p
z`P!(I9#tb!fee=8a@93nwhRHUWYrgHlo_pWZma(Cz{_Zpc2$*6-bokD*H@kB`I~;}
zP)4=#?^JrBHMeRP+ne;H4l-2|i%024<hv>b>7D6|?mtul-qogC_l~Pz8H>_2$vRa&
zIj5#~*_NsVG)1J>*2Jr5;oM4xTrY#1qsrqJ`}8cJt>Q&#oSyqgLd7^(J)Ik$T_yaB
zOuB?BvC8^2!SwNa8_IPZ?CHy$Q_8jc)an0D@ye@Z1nIB2T9m`s_tVl$3zUsZmeRgq
zqm%=AXVQ9_0+l~BzDwi&Vyzr0_cV<eS6w;$Wp7&9MG@r@*9U2kCwB40Rpu|sN-K(6
zQZi7EOY^Jzs5CSmmiB6JSm|CyP}<`UbxN^nZfV8~nMyOemT5PS!j)p0b<>2&yp_WI
zmC^u{snW2BM4At;f|BXhg|t<ni%K$s%xUBjR7yUH<Y~{O4;5D(aML)i{8D@(wUbIG
z^ICD4av>FR%#*_9ijwaqQfv8=6wUgdq%yPI`ZsR$qzaQeE2ic(rv5z9QEW&qOO;)g
zRAi6+_h<8&UGY~`T<WKX#EQ7F_fpyFHWWgWucwlxOev`3xu=#~A60Ovu}=MJ+^jIw
zr=L1<IbY$yJC#)9bCC+4SEW)D=KK}xDFsk|8vkGUH`swXRn0|Efgq7ERZN^tVRPUh
z<<;qly!_V6zg)r}`5z*)DNLDf<$wBrN*S~1mse>SPZ8j#l0VuTN>TceB2Ry<J%zaJ
zj(k#9O-hV|tGwGnVM-s9zI>iqT1wShX?c;ds1)ruPI(@@|57RxNab&P2c$r5JEmk>
zPE*Y?g;M{i+;FFEip5^DT%m|^id9*@+}AqE6h^H`xiCTgl$<4hIZQKK%7<i2xy7s0
zDepv7<hq{{rlh|RkXy7qOs4Uom5W$gO}4~2k;Np;B|GNM%l;DhoGd6jA=~`wW%9sK
zuk4S|hsm@?6|#4Ex{@I;&g^qb_IF%q^7Bn6*&em5Wc9l`vRgRu$+2e=viXn0lXD~3
zWa|=wlW*b^$?{ryC9_4WT_wF}pPYI6`KryKaq^ctkFGMj*GOJlZ@8-5BA5KhGyCet
zbkXFLugKNUxA~Hp^}Vm^xH2c-?l-x5$%G=gj$i(2$TfVFQ%^o7ziM}NB}vt7@5=7g
z*`$|aKd#^^O(uy6j$aAadYKfE(0;|&;$c$s-=Zteyt<NZUyHethcqN<mIPh-nqQW*
zxnq4LwKqE{Oi%4f_qT+kxe}o(rbL(|!F9STu9Bfirpl)>zukS4?EV#DzZW<qX--ba
z=zlav`S_=v6*6&F%1QPONix=@Qb}J{LS;&q1d`-0JIOdGa3;n0Ys+M$(<SxPip!`h
zktV&LWs&jJIZOP)LLfufxSjaictx6nb}_L!>XUQ}GLsnCH7q@_`XTYce66&)+j!!0
z+6?Jy)5D1l%3;zEZ8{TYz1^kzrs@+Rmp{}gBh9^%oyhcsQ#$otVxs3EiF6nhHnEm@
zQ|edkt;89bDXEtl{)yzKPoyOOxFkyWJ&<Bbwn{XP$dS5t#URl$7f89xt0ms5_m+B^
ze>D-?Zz9!Tayc<}TuzFbf-f;)l2>Z~HFIL(?0G5IEXu_Ar5#BFM?%yGh~68MY&=^}
zh&pVM<eHpMh(5}fWNM#Ih&zms%*uS1kh<q5nRVw`LgA*lB(v*KLc@}xB%g6d!sFSC
zk{xRG2|p((C11#vB@n;Zm++F#Nst-%DUm3hln~S~E+Hcqk<gykF5#_yCjl?2NP^cS
zFu^e(TEfH49rX~D<*X#4vyBs;va3kAcWNfspYcn){GyORFheadgeRFWIB+N~FD8%>
zpEoD2?#h|q6Z}&AQyzVSqi(18&U>;1FRl{tGFrTZ*zFkc&sO{KLr;Umi_2EyDRQmF
z*H(VT-||ouf1^AVzb`H*u8{LKKKqzP{OZP7JoF!Ul75MO>*$E5H+dx%%ia)wk*-T@
zB;kI%<;N1SgyY=!>a19?U%@HyjHcJc-mFB$H;~(i=?8?xyNs!d*>2p3mji-gNB?=p
z%SzLVT_$#lcUU+Q-O96wuPOW`sxPV^&#eDSRCZh~zU{D6wAV*AKD4Gp^fkE{>RsGD
z3KH#fV~-yyw-$}3r;ER=ttz_t;#~a8B>~aR7~J^$WE#;}&HcD+k)z8U=hosLzL>jw
z=l$<E4)2$j-<M6tHQ{w$ej5Bf?)txxz(i*}&PyWZawy-!xQwyD%Mt`Vaa*=lm*f66
z#U(B)U%vgeD$e#E|7G0aqB!V#ROB3p%+(~sad6LyC{|$OKGuzkNL1X38xw06c~lb=
zx7%4Lvex1m=Pny1(lg``N7e5y!tvHT?pV%3g!`{v9DlE($U}VfxE$$=B4@mEahfd@
zB2(Jpak2t?!j{4OaW~3lgoDaB<5uaP315285Z4;tA`H$^pq|Njf2=TN>~U=MS07>R
zms_z3TBgF>3`?=SZF0he?z6FyY`ntV-Ctr4BguqADc{DDFK!8a^m`T?WH>D}`Eodx
ztM!RcxI}j>H_Zc~(W0i<n>VtBTFI(o8Q+8pse<BI3L#ISkiD!}>u5tEgOH@yy>Bu?
z<2#YD&~K4RAQtK%x*7ZV+nOMEj&JNc(a(a?g08U_F(ZO&k8EP!zpfQDb~cHfW=$8g
z#?y&a@%m4YxK1S&x79_^(fn#G*MW|p1A$m<iL!(sVeh5buqYNmi(t;!o-sT@Lovo!
zE7B!_jZKPJYn}H3ihV?}1OG~lk};<-(5q=XOBCP`UX9U|4H2LtnvYSrVK316>sw5D
z%{2kMXCGq%riBF#n_tD;r=%AsEgFqcQ9a>bPacfXyYZWUHL^42Vd*RWeB?n))yq!)
z&G4$2{k>xTeQa?|FLw-oV?uV!qD~+`MP71D@^wpouKMVh``JqTKSsh)pNDtqU-|Gj
zASUBz_mTp)XUuJunM?h;jxq1Aj9pr~V;NIz)_mzjgJH}@K<*{`In9{Pe<i~bPUV>G
zVy{aX&R1fZ+Knz<trm@$8@qBTef?5Q&R5P$Mao<;V@t%BY%-Z*ZXK;%9ABb}sUrP+
zaZQ^v#)4tw;#fT{>JiBbrCrRtw;6q1^3KJ$<;7@WIp>QKE_2cT%GwvxzfMI<s*7E$
zw*C-})nK}Ked=Yjl_t)`4cF1=E{(qz_}2!bOVuYX&||uyX;gYH^wKv+Q_GiKpl_*(
zE|!YBz;9F*-7S3m!q#S9v=guOg<FN`(K$>i7h1IwP=BfWpJ`*-8Wvr?w#V1w9}>+q
zGs8D291tz}YK*UC!z21@Z!_Pue#dCWs$9PGc&q5;6u_5nZyarX+l$X$N+;Uh(THz~
zN-g?O{R$u5rd+fnKPMmQXUS+1GGe~|N5au}mREWC+b%@MzWl^%TFntH*)YT_Tgr%f
zQ@-vgyh^2{(R)g_c<rn4qAxNz^2)XyMeVO?@P2r-9To6YgjeMAN>p4SJ@2*6`6%t6
z6CPITA5qP!zj<1vzC;buyy78pco!8i+rh({@FMDCOA*g{|C6X6;ZZy>n}bm~I{rLU
zBHdB@wB|gU0WDD^-{g75+v=jAuO;C}#xtl}6lEl~#r>r?JBoe#D|h!!N>owTBW`Qc
zxTrU`>$&^eu~D5@GPr*-hea9f{>MEY6%tj}?!tY0J0PkiNQe86w^x*hpg1?ntaH@#
z91}N<vu)J*A{_2Fvu07drhmDNeGQ_DNG7<lcQvC<2fDe+VpUL2?0`F#i>OC3D*Ig^
zm#dXX)CSg)E9&TC6uFoZmwzQ!)bjKNE*4XksN^_ut~3I=s7;9-&X@h<QLNL`oD;W+
zqt5*+#}!`1jT#ng<h*=(7^yIk$r=A_I}#fb#`z$3H8PdajWgfxZ=`pxE~mk@*+?>5
z3C<VX(~;0m>&eCC<XL(X`B-X!<M`9_$l{3!j<T`Gk(z!z92A3tkq-&VI5fMvBgu<n
zIdr;OBZZ}cI2ijHB00t_Ia(f7MgDeF;-H%-jf~j5z;SIhKXNCEoI~XxGg6shhn<){
zCDOHen!QjuF49r@3Hy<4M5NT?26q1Fd#D$8bLuYp!k_Dr-#lE|!@2w-FRtmZ&p3EQ
z8r&9Vrz~@dG(TlxC;wv;sThUB{#n92l8E##+s#PB$o8Z+Y}22$Bh@Lp+2|zIBYV<H
z*jO_ZBWbB)*fw^qM4F`qu;n^RMBe*%NG5+N9GR4;z-Fp+DKdtbkIlQ28};$zjyG8e
z+ZZBuL%y;mU!jgHS$@bm|Bx(F+O3Y2%7iGg|8p8E*>9XkF@rm-pTmzLaz~t4Z?o=3
ztVw9G{vG_+FRQ%FD&(;g@gE%nt19(;#DmBa7Qsh9B0g>WV)=c0Dq`31B}<6JrwH;F
z?JOTRCL-8n3R%dyUPM3-P=M5zWkdgA1pf^amU7O42;R?ESuX8$MX)Myv0&e~Mo?D}
zv$S+HMi3LPF}D}gL>&8kVor)KkJx%K$SfCH9I+%^#XRJb7x5=4iJ8$YGh%+}CbOnX
zO2nd$9kZT$e8g6@8uLZ}s0adlLFUhQKm?m3HM2{?UDQAHqW;0O*MB{t&}WQ^VA?NY
zYNUy20mmzXpD~B2TF^Bj!atlz&c-2Pam1aeCdoR&g-)Mo>4{myf~O=C37$~|wugo3
zR9!bhm=urcWr9Y;qV)pf%}**312q$jTNf1~Dt5XV_3vGYC{-(E1fL`#+EZc}6QwVs
z-Xjm61)~Jsg$PW50^`ddu84z9UPhH!)`;YjbBt*=j1fxLHW_+9(nOq3_`)z`NfB}I
zdW4~5nlyrtwwA%#i!egMGL>O%7bgPb-C}S~JjSknabRfT+s8(-XfRAZ+QQ1)3NuW5
ztYMk*X&Hvdm$0mphxGUQ=CRPX%r$;apUm?eOOw<>|MS}yZ1>Y#dfJkY*cco@&+YaW
z8zJjSe_rGjw*H0z{ima6Sll`(`tUbTurV{N^tiPn|Jqjg^zP9ESWewVx+<?8tPJv&
z?ulUs7PR)zJ(6p|9?zB1l?XLro9JWdY`AN&S(<@#+pLwS=Sf(tKsU-+gw6QCOLxMb
zhqcBdqoco)g|!ylq&=^jhRwA5LObV@ggqBKLR)~uVTW65XeG*`u&q-mv~^E0*ja*G
zw78r1ux26-v~oQEVF@j+(VAO@Vh_TEXbsbEV8zO5Xay$%u=QgHH1o8+Sl{IzG*R}R
zs9)MA*-Ybc?1(k6%%Q0@v%?D938#70Y=t$<cc=M4WsV){)uS1_WsLpriv&&FPkk(A
zpP5F+L<jqk0heZMR0DfQ>MymNvKrRc<PCM&pc3{$Ko|A6iab^|zL<Lc*%j=i$|&l2
z3n{GgkRSE)KVsOGNmJ@nL<IF(iAlMspY>hD=5Ucv%Q^F6!>_DSrJdu#4jO!-8t-Mp
zTDlEVEd(%Q_3l(sEnj577A7T9efUL#)h-LBDyyNynzq|enFgK5_K&Ji{go%hMonI#
zaw8|gKKM&P^<)kYd-Y(4^4#zl<|64gO6k&L%q^xTl$uco80gb#N@q|qJ8WUb)c&KK
zGG50t8#z-(>8xPR?6fFpv=%WvUY99jb^c(cgXt+}jelYM!jCEV9DZUvW9KOJ1HWTl
zr;StCMNMHU^IIuQN<U*3?&ncl9{z|asRI<7bMG*ZTRbU>$tN&&-3An*3a>DpgHjZA
zLF1^$J2{3&VfOn8M&;!KdDNvx7|w|a@}j_D%&qs`<i&jh7|l;5<k4h(nAFeF<d!bo
z7_+bb<P-xPn2aei@@CdHjN!B#xh$p`6FbdK-muV!QJ(&{dRo_GZcVM7*LhKc5&8P*
z{4Mn=jK}A}^NAzn7_Lv1=i}ANP=A<fBKW+jMIpxfrOo-H-+376XDa7Q!*Ve3k1w4U
zX2`;L4pE#h?@Y(M=-DB|vrWbHw@s7j<0oUJ8y}NlS`#qxRrO>g?s1qm#pz_#Y%!Si
z>^o$6Um`K3$xdV;g;>l?lqQ+HE5I~|iI6Regkz|K>BwSF@1ovvvcv2-r0Eu>-t_so
zFUcVod##ppoWa4ED*4=V#&*{+(W1yXf1N<gDUZjw5Cwk>6@&gcPbpu_Ac^ETb#ZSD
z!4dPh^OByJzsor1Mr7SFzTf|lI%~LM;@`X`U9xb-XpeM~y81a{YFdg&pG4bZYRV!>
zX{u~dUpf_-kOpsBV(tW9C5_^;zz{ibl48xwFmifCq<)De7zWuD64hr$nEZ<$NC?gu
zVn%8EN!pC{F$Fl~BnCyg7}k|Il8?*U7_Be=iZyCl7_L!ElDZ;|f8S4$WcNrN^R1AN
zM9f(Y^C*Ul#PYcc#_Gl<vF{aS)YHz>7$LUeQNU=3))0%A%3*4lQi%7tWdF4*LWvt|
zu3(ZD?T8H}WiZt5)rh}6mckhJ3lQ7bNMbZ9sE8kJiDPyX_K27=#W1eH--#Tqh+-0K
zMu}2>h+u+L8i^jH2xDk3WfJwN3Sn-M-zDle5WwVZITICi@uPk?&+ug;8Rd(Z#7cUi
zKj$uBdg6}>W2Sg9b%Aq)bgeuX7qfA~)I@H~%#~KceP1rjMYcRbBO^|XG!7ulzRH0i
z|K&mW>>@j+bxfadk(mv{)gVcDNX?3|Phlb4r(nT&+`uLLMa7I!GXG03%*cfKE%SyT
zj+YVj(rb>22<CO@F^|7R5`?+aVcLg%2~HzvF}LrV5CqlIV5lOm5=^|M#$enz2{>`6
zF=HA;1oo2u+9?-T@Z<a_|FwKR;8)aAVA}rn;Xha;$2dQ~k6$HDj#;dW!%qr7k1<II
z!gqU3hRN}@#J|KxhUwQ;#GgXWp+0=&IWl}IbyAG~;s#z?BMF9K{4*X7D+#8uZWzxo
zg&4yaUyavDM2xxaos9Q4k_gkH6@o`cM1+~VXon}7Oo;hQsD>xYOo*BN#g8XZPk?#)
zm=cdgg#eRVzKgr@6(3`c{f66p7aw!#^aMA66CabS)PPI#91r#I^N;S}3JBq0@V`3Y
z7S7>foO?8JPs(sHtvMpNhHki+-4Ht56hT~!nAs7|;4TivS$q~}dJG2>NBJCQu^0za
zyV8vF=ME0$;foxc57s!C4|U-<&5Agfxmb6cyO(e<s~&nd(hNA59d!wu8B!d~5jQi=
z9XuS=|A(GG^!cH;5B+@T;X~gZdiBtshn_t2;i2~q{dVZFLth<w>Ciuio;mc%p*Ifw
zaOi<U-y3?}(BFohHuSNfcMbh&=utyo8hX*te}<kj^qHZz4E<#2Aw%C7dd1KmhMq9=
zfuZ*c{a)ztLSGkpxzN9bo-Oogp*IWtSm?n*-xYeT&|ig~D)dpIcMAPd=#fHS6ndf1
z|Ad|=^f{ro3H?myVM5;$dX><hgq|eyA))sO{YL09LSGSjiO@fUo+0!Jp*INqK<EKN
z-w%3y(BFfe9`x~`cL)7C=+Qx64tjCWe}kSI^x2@d2K_YXp+VmadS%cbgPs`l!JzjA
z{VwQnL0=1cS<t_No)z?|pf?5mDCj{!-wAq6&|iX{67-RvcLe<+=n+9*2zo)#|AC$l
z^m(AS1N|K6;XvO8dNt6Wfu0QXVW9T{{TAr4KwkxVDbPQGo(c3xpf>{j5a@wG-vfFb
z(BFWb2J|tYcLDth=utpl0(ue9e}J9?^ckSH0R05$Awb^%dIiuQfSv&K0U-Ae`F_ap
zLtY<p`H;VdoIT{}AvX{Cc*wy+-W_u7kY9(KI^@wIcMkb-$dN-{9CG21|Aw45<hdcY
z4f$-yVME>;a@CNZhMY9yp&|DS`DVy5LtYtj$&f#WoH68yAvX;9V8{VO-WPJckl%%z
zF640`cMJJi$k9Sx7ILwWe}$YY<XIuN3i(vXp+epia;1<Tg`6nlK_T}E`A*1jLS7Sc
znUKGPoF(KbAvX#6NXS7#-Vt(*kY7YO#sBk&kUNBYA>;@lF9^9n$p1mk5AuAF+k<=_
z<nSPG2e~@P&p}QO@^FxQgM1t0*dVV4xirY1LCy^FWRM$!d>G`wAnygaF34{|P7Cr_
zkh_9>738QOF9o?M$Ui~O3Gz&kTY`KN<d7h51i2!}4?#`{@<5RLfqW0-cp$F>xg5yf
zK+Xp8G?1Htd<^7ZAnyXX7RawaP6hHPkUN2V3FJs1F9Nv`$bUf21M(b@+kkuq<S-y_
z0l5muPe4ur@(_@FfE_Q$F+g4catV+>fSdv32_QEB`2ffPz`Y;t`f$I8J3ZXv;qDIi
zb-1I$y&Uf1upb6@Zn$T|-5T!GaEFF_Gu)NoehhbFxCg`C7k0?tjtlo%xXZ#m8QfXn
zo(gwUxR1ge6z-jH*MvPYxKqMC67G($a|U-rxEI1*5bl3)=YxA5-0ff&4eoGoZ-cuU
z+|S@n2KO+yd%=zx+_B(Z1$Qa9Kf#>|?n!Vrg8LBMf#BW)cOBScgF6k}W8m%rJ8f`B
zfqMzuMPR=T?i_H>fV&0ky1^X+?hSBPfcpX53E&<8@BXj@2k-dsUJvi`@cs_(?C_or
z@8+-@2k+qU-VN{CuqOxa)bJh+@6PbP4DZPBUJUQTus;Xyyzrh2@3yc@2k)@(-U{!k
z@O}#Kr0^aJ@1C$@2k)5hUJ37#ux|(NjPRZa?}o5@2k(IJ-Ush`@O}sHbnqSr?{2V@
z2k&U`UIy=Cu%8F-T=1R+?^dv@2k%hu-URPTu(t>AMDQL2?>?}@2k$uWUIXtku+InY
zEbyKJ?<TO@2k#*8-U06#u;&Nw6!0Da?+&o@2k!{*UI6a`u>bkxUk4Q1eQ@Ub?-MU*
z>#X?n>|ghD<qUQKFC3qNnCu^CHxJJMiNV*i;QccYPw)Zl1x9S0fux&bXIblKfI{fu
znbpb}NSp0LJA&)K&p@_G)7jIXXMmBk_RQeh87LUJkM;$F-v8?die{gYzCHtde^SoO
zpPhl4k~p+Gc-nskTFCF6*>|1+>Cw<L|E4q0cP|L-5tfvmfzc(`vxm87K(E67EGzX4
zytTDNJB3Eb8JKylb0!md2E4H9XRrLuz}i(sv|mVNeFkuA#m@Q-&OoA*;2ER(8K7t6
zL%W8v!e>AzhVjgV`wVm|QlACWp8@rqb7=2y^!OAwx}TozubqNr*8S6Ov!@{J{l+Qm
zAoh-({_C6lK5gke1wx14Pi-1b!C>oWw2wHLd<tf{UY`DkoPt}QM^AqT{_7{E4Wr$}
zcZR1x=B(}1ROuAF>}ouX6gdU%fz@bFasS*Y$oZCks&H@u#IiF_#s8du7y8L)XYul*
z6F@M4Ila<+0?KdRJzXz60jfeFXn*lm$O*s}c%7;_p8#G{m(vlw6EI3@cM7|VuenbE
z`G1C|PUlZRyO{QA+3qp0{i}-h8n28Wg9a<<)1>xeU_mK*no)ENaK`x2j$>=Uzps~J
zI~}(;2BfR>r&)@}pr?uw?K{e!KL%{{_@~TUN8ruN<CB^%M<6O{_XKtyC##OY#@52g
zox~$h*D!bT;`$MAbNhz&AS30Dz|^~mlLd|=ke@Jqf`fkqtks^Nok*4OL-4h=`^5Lb
zAt>=_J<&)z1g_i-Xg`v|;t;H-m7E;Q9D-i$yptlPLlA|Nfp#TVz8(OM>(M7={Rd#>
z5;(yxIsk(+chKJCH@gGiZsdPrE`I=Ii9JukSPlTyuoK#${64u49$z*)VeZ-orStkH
zgjxIGUWq2!r(8GO2Z|JOCu>6cfb*&3Nh!%bAV5UWZYAx*J@9UY>*Q0>9vG-%Inlkd
z2WlMX(4M8{<vkGjiumL;$sP!a#yugP+XY^VN5`;pnV7Q+OdqTsPX_G*J&(V~AGCLY
z2Ky}9zx;Wy1C*0L9&fz;_o?ybxUFsnsGdAKhFwf;>m8sUFmTK+x&zEFbRCxy?f}Pc
z&1f%kq;(tIF{n7UiQNWqgvG}d_S>LvFbC~u>JV*%ry>c*)nB*3_urAn9Zg%{pg0`u
zYyPs>0x}dgjtK>}fYnpq<H@5<5Qey;-ObdpP4Ilx>Nqrb6KqwR9Ftw!1YAyfXpd8W
zegk0MC>`&1ZGiUJtH&m>8(=|M0_}9NT-pHkEf<dCcGp3^H|KH9=sNh!#f<hl4_w!Q
zWBU1HVexfPr9*T~dA0^tadFVD=VJaEhz;I4`suj_J`1iK#YwIKp}Bdq_qqIH6?``P
zdQ_9U3M9{eIHGl11!+%Sp&ih({S{y;{qP8RyaKvc`i`2DR{&>q2igba<z4~147EpI
zi_5_C&HW?$_GR!nwh--x+FV-(qx&gGuIHD5a%<cX>xU&U=o5kVMDM#UfswDFM*#v$
zKqE8gXlZQ`yw>wUJEMnTi{Q_I{ZXRoBDfQ3dGv~C5uCqljP^&}(-we2srpf$`2zT2
zrFb;Lv;gi<T{(hX(jTRN!3b9H=+N~q@R8#?8olrr&~34!z0$z?KOn@N`bgjZ58!7f
zJDL*t1AcrYKs%=7E%U%yYyYt2`aEF9**wG-p9kN1me9WGP|I%+C^&O?;ref&F!%XT
zQS>)BU-S;`o?;t+fo}4rhmF3!K>E|+!+8E*AQ1GTJyeT|IUu>wc&On#2UzN>59itD
z0HIqM+DVnqo&~=?WFD>=&w|g%$%hu_XTgMKEZR?%jQ9!0d+r`KD*Oa5Z-g9v+Wi6E
z3I?KGRYl();7^gu;a%PzV9&zt&}VuEoTIcrd#g4EGe91zeP~NK18n5f4#@|<gS%Vu
zXoodM=sS4kA$n*q`weV!2pm4i`v!PF^Pqj!rv%?XiY~*UN#8VhhEH{v95fAx21(Iw
zE7O-LkRp0=;FUZDCjagpc&SbSzVh`0*mJ#C`xT7S{W?gs`wDnoe>*Uz_zIBNNwo92
z8T<vP9gZK2^L+tz?N1KOK79uC0Yhm2_3qWrU~i`NfN^0G1m-s!c;rul1=Fen*oCD#
z_yiV5^A195KY<${;~>uJ6F9z_g!W<|c6<cvjo{#q>qpSx@!!D^)kk2+c@yo(V*EaU
zv<%M!U#1V>ioWv!(dc_HOK6MsWlh-MgKPg89N;{E2aY7P4xB^Yf$n7$v^y(3{uanN
zOC8jPyajkHmk(ZXyalh{UqXAdLctT@rWWgg8|wtn$E80oc=84a^i!anT1omhVEr=Q
zf%xES@b&M}{*3!;@VtCyAMOoC?XN%^!@@qb?JLkUF}oj$^Y1fZ8tvMK>%Rp3r*HQ0
zH(!8fJ<s>$b6<cj!H?12?ck4baPCjnK1uXA5V+s6Pbe@B^zG`=4lece=ivUE;(adK
z=ips@?*7ltXMp%xI@-s*eK-a%JyH95MPuMeFtYzvaSWUnxr26d*TGXzf8TFEp6e;V
zvG>@2KQapJ7@W|a?me7Qz?o>e|F!f9h||#DUr>4icFr`=&Mxb{$6zKzc3+X@F|ZSr
z+^6n&1f~~+(f;ns&4*ywk!!yr^&tpjX4y9oeh8>O(C))7Z@T*k(9$8^SHc+qi}<+v
zg@wZ)W9V=X_IiEa4uN&a)x9adAyBjWXYYh?2)Nb#L_59~vV&lO<Ktf9y8+Pg<@H{$
z-vEfpdWQCW&5HVg<hg-8L#cj1GupX#_@WQ&f@ZY)>v7l%UhkCeT}bZ*k6McMaxV3P
ze!m>F2b^fu0|tJ^?@=yvgC|9idm2bLcxM%kc7h+*bb*ss*Z0U3x&Uju?;i0)Cs4fR
zj`oA8_BudjpVb~mLI-#nYO?o@tpl8j>7iZW>#FSlsZrWff8Pe4x?bHIb8iE591>`6
zcrK<DjAUKd3u9~r9LAh`Pik5KmW&zg5c`fb1DlBRdt;W(;FTiL-pAifK=a^i7w%Yu
z_)S3f`qu8H^atRB(8}&1#{=O0XCCbqcgQw^Y{##=g-;uR49kaINwWqp{qYsrGrsLt
z59ACU?(*){fen)WT}(tBXnN9tc8(46YX9}KYj=lvY5~dq{oS99HQ-x&A=*Ed9jOL6
zLaDofI@RFbpSWGicU8cvB4QVIk+05G0%O)&yApntz~J9M5i^?=z&O(f?Ir8sRse4@
zhh4I`a&T|Va`zrZImnGPMmx&EEce08k^1glX&E5vQQW<Jp$sU6TtWNFO_xhS=d$4L
zep?ARtmWI?mMH-m9vo<Q`BbqOtbC*1C4X21^a{v!U#k~^CQCxJ$LywE2x8yt?_3!#
z04Ir?JA--!;6LqUw9`CokPo6B&g|TJod;-<FFOwn^FXcKd$ix|YnTguw?Ex^{wfC~
zUmw}|qMrlgMf%XLGr4XyXsCX$BmOK4_`B8Y5NT!sDX#ly@A-*JCis+}wew&w1GHME
z>}bnnfK1vrv;&<kkq&&4!*-OL(tx9G=uW9X8n7V_Li^CcoT<PK>$)?ap8|rF?03%5
zrGU623$z>UO`QDi_flu)J|+pQNvQ869wY+Jbp^C19kQ4JGJVB%f?X59<R!r!?yvEH
z`!_Gzna+9^2gaQkcdV7;fB-x7&a2K?koxr;+Mgc39|Hm{PPfe%W56Gp{q5wWXy84u
zu?@S_47Z{{xZdw=_r*v+LprnV?idN0o_<Dq)weYwz>(_9?SvjIXgC|)HWI=Dx4~hw
zW4%I&0e`NxZ$HHX(7xNaZM=nmn2u_+Z~foLaG)kuu+69$4un=Sx4pXV0hY#Ow0q5(
z69y>wvD*k?7@(cMyPXws7jRaFpgrt&CjS9FF7NH5;X5GUyUX?`kvkx}$PVpfmy+BD
zM@&ZBDWSK3?4<Vg<=IexWUHb5?8v?lz(FIkedS^Z_-{gVyEy$Om`)KuyW01>f<YG<
z`}XeJ8{qOd!#20V4bT)vh4!|SD6fOZgaq3!?gRmwCnsA2KLf#T#NHO{aJRMv08N~w
ztuB@Ta4__1D<HxjbcBCL``jzWen92u?N(2>FQDmru_eXf3zqJTqTOzlMelz<x1OyD
zBX3aA*|tT~=>-Zx8quD29pVW}H%qt9W<9`z*8D9ZEf4VMdM4WW7NBqkgljQd*KW80
z@g~d`^#@nr8E_Zve-G!mfcd3>t+GRBAl~4$C28*rqJ3SqU>Dq<!wIM_m~YVnN6=Jj
zxaBwF0Jyxh(O$S%sXbu-BfnLAY6ohnrMLPW?0~GNDB2MxW3>gLzj?Nl{<8s`Rcu?_
zlh)v^I|JGmKS{R&`oBoGc2+F`LnZ!Jsh;J($?RkkcE^bcEI`HF`sS#UIY_Qp+?47!
z1HkPU+9SVo!xV(gO>Q>4FagmOZ#REjFaddPFVIf8(-$M~ac*d{PQnP_RQ7CECK>`s
z_cpX&-mG8%T7Ok-4rS?slgiRfu&f76Jo3@5IYXf?pqWqFT-wk9NOjC+u(l4^_QasQ
z^Q>(xu=nTYrkJi4h^`IT3@_CLtUg|72VF=<1Gp^OZYC991Jn)Xo247-;JKe6+DHGA
zrv}VcR5x*#RRLd<{N@)WRd5<8jds(^=9Iz9b^gs{X=O0d%CjjPs{{su+0dRkBA^If
zZ&PlH-&Fv=I!QNk#^nLtZG5z|9_lLxYz}reR(oYZdf)m6GpQ_i7q*D@*Q2VhfS}WF
z8;`eT!1(awMu(aVxQu<f0lVxC-=qK)!RSV-pcF_M9oq1|EeYsjd(d9{5~T!CI@h?-
zZ6^+9UQ}&J)rf)k<WjWbeoavn98hI$e2TpchTbJ@FuxN4Nm(&y-@VgA7^pGb-5_rk
z0zzMJZZPf(0`{T+wEM0cF92A%Ts9ou@&o=^+YJ$BexO)sj`rYZYc7H)e(jC1)eE3=
zQFX&X`T|&Mlt(-9B@cN4A}+e2L(B_4Z1HbY>+=AKE*`WWAM%L{kjXP_{AS?-(I=D}
zBu<=wbc7V`%Dc|910ju*^#TEQFiyO;9_h~pg2&g_VQ=1dg9XeO{aW{yWC0a4-`AN!
znZb>ZlW2!NX^#=`+r3yfzRCz_I7Zi>-eCZQKZnph{n$PoAogloH@!*+7z7*FQ*P4&
z(UmH+ThF#b4Z?5cuLnp{gEpDW_3JmNz{Wum+OtnwrT~c;%zA|Y1^A<WcirEU9Ox5=
zpq+cV88RS|;<diXLIyfaT-GBj&jA&BJG6h_{gMRSEHYfTCnf=G&f4p3s>I+mui857
z;)iq+0;2}$^_f)yz!@aEetd}l>`Mrsy?niVJTTVBwjTZ#7Yrf{>n^0YU`UM$?dU7s
zIYXw$@z-UVPmzO^leHhePY`aiy*0?q=$alQDN~DUq;W^c`_f-)cLxs<Uia^4cmKwv
z17v3T?b@E*KBC|HVofw{4|yCqiuU;1_jZtp)1EaPp&i8IaogId!!|+?*NArdsUB}4
zF4Sdfd^;Nm=coL&g^L@=d_gAK?~jXLL$df{*IfHnk-H0+wbjKH#INZt+VyAETSk1Z
z2Cfa<T|)jl@miy-Uqmt<xuCuOapDDJPTyipLgp{RN@KL9@BRmInAAq!0mvHujo`W}
ztUX@-g}7dlS*u|Fg}ho8Mc)Uw8$63Vxy`#4RPqxsRAgUc9RGp*!ed0=4G80!K}1r{
ztzFgoj?9`7tW}48L+&%5uEO^O@}5s2N>v-HY+GLuHov7+6Sl7iq4;m~oq@LjpOL+R
z&#P=XlL$`ayH%#4PYA8fOZ5GLi{u{>+mFMmSEW86$%VbEN4D>g7cT9q@LhtunzxAO
zYW3>%R};vSj<VIG%{PchSONN8!3D+F2nR{Z>Zr>rq~>+(Dr3w`L_QmfzGE=)Y8;8=
z30=Li@f^9b5V&eY_Z-=6_D0_~$gvqivJ~xCN5h^XHwi3PtBOYv#}`KEy9alFJVwlH
z)K`OWA0v)jimQw~kC4zmGU$5<cU?!2N1=kNS0aXy0|ma->ia{8JOKy#PD0+y0P-V)
zdX??8A5pg@TQz0tN7}dv(f1SHS@j|<E&D4Rp*@K5oy`^2jBezs@-q6ag5ZlzMEuRn
zisGLRWF_az3NC&J(&_jfeQ%*mwhi%EeY$ejycIF*8d)I>YC+VIKJ*<1$%-b#fTC&T
z!@vW?{Zq}#rB97Wbjf}6eTF&W24wMa_KH4NJ#u+3WyR}i9TGkqhrZj;=2e3z8sA%)
zMXHe|rdumdva1lGpF!w*4keE&5Y1q>m7LGz$Zt7^73J0YNE*Hs`p!cwQyD^>t-Ina
zQi^<ZxVG{|wFG%^Q3-wj;jK>*g6$Dsu?{ap!m&at>1hQ>l<tKU_$~xfS02(i&9vh6
zEEk!nqFM3!nuE{<ok!n`Ku)rd3S69(EQ&1TX#8N=o--41&e~dr??~XOq$B#5{w)76
zN<%)Z|5(26l!|!ueMR4ws18p?+6-PV>m?;2K8(+nD+&@3;hzuDcPG5N;*pOboy#8|
z#~}ks&C5Fzu}Bk19r_-H&SEsuT~xG;>_#E4Jad*k@S>1)u{89Z3SH(1#CkMxS&I*g
zl%$3)?_S0r8#cGm_bYtW5u|U`cUjaR91-hvU#_yehqOmJqVHPNdEZ5*nM{{uZv2Nt
z&gm_O{&xqFY0^O7yC8|bg*;T3U3N$dMe->mm)&ziknk_U=sOs3mBENl5Z7{L{S72o
zj%E2~%XK7{kPdwx<5GVh@~Mz``TR%#Lg|IOT>iu#v6MJkg70R`zw||jpRX=uPWT|f
zS$~%{-+LpAPP6EH8c)A?BB#3_m*l5CkitiAmR!HPBN{2s(RVhU{&YnKFAOf>&$%E;
z8(mAAbIyp@U<>;G#{4fwMBSotY5A7}a*exWsp6MCV!D#M1mET0pR+|WqZ5~Qe%c^U
zO`?}Ve^?_#8~}Z<BVpPSY3vGK;`(ZV&_wz#c~6=nQAVEVJ028oO_8*}HcS4mOb~%i
zv!#2_jgi+_1N425wh==_g;jOwOTPhf{;%9pYnMLqt3wKX_v223E;3-qzvNY=gY>iV
zERmFIBhUV_qVIt?r)wg_k(5h}2^xs3G3gRE;u`WFJ3jhOh)=K@!r8OCxZtCT#6+(z
zvbv}sho+0@`ytteN(jm7x5aPQ6p@Pl$;C-I1w=3YE&8s=>;*aGA>ZiY7K<#BwmG!e
zNqH6VAL&8g8!_3JM)d6)7loFk5F^3r#jY7i#Cg9IeTQUjR2-?x%3O@@5kr2uCNF-e
z7ey|K$D;3(<fe!qUtir_#KQ<9T16p?oHvA!N4|mRyCs390>})p>teYYKZ5;aw-_sN
z2@$WdK;JX*roMpms_87c<M1Kr)ar{gYdpy99}4I@C($ps5MM-WQMZ>9xnm%>_^_G-
z$z<b0-#;0}upyg$jEiOgtcY|1^<st%3leKXwg}%v;TLB@O!rS002?Fna%_JgmY4xC
z%iUan@1-<P(;|s7^9!$^(jW>%KNiYbsFA~uU(k0{Y$GX=($H56YW@^RjK<i)v^hC)
zm;NF8z6$>ZG9<aPW8usBb4WvU(}LnQ2{LI>i@v+U@`wnr-Ys0nswG4oJk4Hsm_mS1
z<))(Vv54E^A!k=27ebVAktCAv1z$cK<bOon`8$-~|G;s*OO_<0C@ESbX;X?4ku5Ds
zp)65i_I+P&p{PWPl(JN|QbZXu!_1gr#@J`<`@YjAl_=@c58t`Jf5CmO>;B=K>s;sc
ze3*2SL8k@z=?@S|hfh))7l0EduT35*`VAOtxD5I&wTyXSQgCka`Q<ra^xnxyQ~RI5
zmjEZwb#Yhz0qpwEdh+wwH{eRM#iU);43L>=4tg(hccuXk7o*8Q_!mH^zkZVL_8G9A
zS`9idQnio3rC628pA%ES;^ifiU6qr-yS=|B6z_D4Z;k`UTRu+|UL6CBvnM73kBtH=
zsY9R})A(x$(Av;8k=Q;6Z2v5uSiu?qPKl~PPi7Ue4=BGTm`HW$1#}K^CVDpa064XG
zpff}0=majk&77!t-vJDVrA;))v;&OuNuWQoVAl$?&)uCcT-O3Tt&N<R{@Mf})2>e_
zT$<eU2EfLVF!6{k2M+6@CM-N;fb&!c=+#6h)dA7>eI^dJ*8t@~7ba5jssYtQXF$j1
z`oG#+S+D)X!fq+B|J{*^oy#f!)=f*$w@J?{2Znd<n3xDJ1MdIbJTc@c0!}t>0NtAp
z3j*K^U29@N&Ij7hs80yfd4O#5GSI{Eb14QUYJQF%T*n18o_!q`Pq6`8!UxdF`5wap
z<OcoYN&bbvuIY~PFT36Y$&x0}&nc|W2QpC7apTmtz)=U$xC1f|7++fgx;jtQ-T)z@
zyz!>?9N=i;%W;0zD_}GH1?cVM9LxUa<0Ov1S(ycxPu?33=*j@jl->p%o__obpcKj+
ze`EU`SZPZh-=Y2tK&-}sK9BA56u`4IXuKJo3=Aark8iMi3NT>apxYy<dJOdGo*dsA
z{|LyQavVS8n+Sx8Y(dY5@G&0nMOuufu^s?{4(8)@=6!&qZvr|$Cs*79>Lu&Ok2S>r
zTFI-&$CB;>S8*#r|L4@UJAmcJCFANJZUIH#e~mE<q5!Ab?_&xVh<x}akU*UnTU?9)
z&bbeb9TtZJn@oB@FR04xIxyKRAKRe$k4t)8J!ag<1iprgK}X2Riw;=r<&0g`rvZ4C
zcViY^6oB9N8uW#x{767pY}#0pArY9rmNbUy!vhgE@t`|Yav2Mhe~27IZo~j|@%6E$
zUKHSvOanb4mM;QWauPMRZ#^9NxfwDR*Z~C=e+7b0QTzE2;K-W`W1F;t0o;u<W9wu=
z0LRxA^ozE+Tmc9gHe*&x1A)mA%dv&h%K%!i2Xu|nEd78S^p-Kkv=4CE#c)jh%_U%~
zksjzB*>Ca&`Wn^8CObTVme<S1j>lgBI&UnFDjX!OWgdX;!I{wr{#n3n)yL77M0X%=
zVifd|)J9GLCzCrzos&-jWyI#ugC1^x%b9x6P1-GV0d6iS8$C#J1`c<ZjD9t90+tl9
zKu_u4T^1mOz8XE}W)E;2(ns4D?EvA16wq1v6>=2#+YmRJwB81=dUI!Vvi>j-9(e=w
zm(urJ0gi_$qbtS^0;RgR(d|i=z=<#LQH9Gy{%rxoWnLbAox2ZkyMA%>f&X4W&&LDw
znkc2afPq!cqhz!>&^Ki_YPxYJ@Ug-gbeuAorhqkb*C=}Dc7W!+ee^@;HlW(V81$VM
zEw=#4le(h`!^VJNh307YeIwvsbQg4=ZcZ5jDi;?<Mjvee>h{l$%sUtWFIG*DC_E^u
zr}_X;IXrUBNe_t3=p8vey#`3V-VQoZ>zq~te-G7;Xn)ZL+;l5Ocu877)^sW8N11+D
z3EazhKk^|#12Bln9SO8q0hC<L23@IZ|2CB!8=j7Q+phxro=X@x(5(#gw#I_ql-zVF
z&=MCuvO~TEm_#y0EJ;d$rW*-#sGy=h%-ChHk=Wn`=GfrXkzn=T%(Fs2(5KpSevau)
zKRaUdbC&tt+igVh^anHD(h+p4whqoPExsNa8NBh8sVm<%a?WI$sgk!7^sG+6KQWD9
zn?@Q}d}KPitQ*nDn_>dnR)fw}%I9&W(a`dd>3d_$yCS8LpSwqys?UB6E9N&gp@*23
zexHZ!Rt_>p4^Is1<n}XPt{WOwxLA!7J<QAPt;2$-ZsrBHeAsVm7t=Sf8uYRXFSj$(
z&I^X&zgwA|7M$VM$1O|~op+$4C6PBWzc*wKyCNExq=K~J>&xX#)%!`HueIE!jv3@0
zGwjt?!!-MsQMiPyX8z-^L3fLqA!Sa<2*VF;DwsdtqK1Q7#Z0|82<UOGUtY$%>+U<e
zG)>6t-{U!)W?9N~(sBo#uFpX{rgNjiaQd%e=HNS<Vf6=G=DqlXpx-saFJc;AFdN2u
zu$W4gTZgm9-!s3j*$BE`+qDar+8x@%#H_c>BgHF*iPm{c@>6Bd`??qSnz_Y)e(2@5
zSImdD--d`$FPVBqpFju9<V_~iV|ZXl<7ftRMMc+8mh1(yExQHu!KSCvnCbAUp^WfU
zX8Nh}Ayu6eX3=gw=!SjV_k^kaEq@46_L%9@nlqGo_7Ss)lL2~S2IvH4I`i>R$if5W
zfq(}?!O{1b?e=#;XN;K@%k)&aKJ?HchPii&Iusy`W^Sm*gZ`LS$1SFLLdekfpeUw0
zIdCZE%T4CZOFlyim#j@Wf@xxOX6W|)FlNG1*P&1AuQRpB?Ln`sVK<ZM{MK^l442Ma
zc(7+E%$~-SkamEM*&h!w^X^f@A=hpq^RBVpkV_DOnX0S}`ev8$Sms>)vLW(3nrZ)j
zanL>t#Y}xPH>hyWW@6yXn1GLi?K&`~k>l7PHVML%nht;-8ZZ4C(`}}C5VbvsxxKx9
zu=&jurar$Cbkewmmzn#bc!P%y`7<veiU#2&zRZVb^Z(yZ6JBIG7-S3{bns@fl~M-}
zN<5i1V~;>r&Arlt`ESm35axQ0Y5Vx*;K6El<|-f*^wy@TPcf%l@q<k#PBOpmMh+sY
zPcXICgn$kkuhN+rF?eYZ<Ltz2uRK54E;-J$dwUx6*~&!6n63=_K?hqq=H!(lgH+y8
zW~!?t=(a7e4l|Fg-7$D_pEc9$&*s51d54&0BO5@^4V8I-8T4LjFnZH|X37)wL7%7l
zn3G}4K<8~u+-@e%eQw~d>MrK7Lo)-Z5j&Zk8$W{n+c%;q)A4ivz?)Ad%(ZQu18YOJ
zF&6~Q0}2;T#cMNj$-T;f*m@(T5xHzY>bQw{{xT2r;?7%aV9xB$AIN^So_Sd>XCQCm
zI%ePBbkLD&Ra?u{YkV{?8>-7}EWSTb`%Q=WEIk_Z<>Go)F$u)bfzY#>Ool&oz*wTe
zeB_J=-MO&WYRu*9LI#c+sxtll3mkYGx13q=;S%W4<q(!K8%s|Q92i}~B)xJOAb2S;
z&ExGsr%v7K52H2Mav<o{Z-&%;&j42c7o*O42k6&j{+wm#Xc`XGhWuc7%&i^BZvDo1
zIiv-;cI5ZdjA+iX0ff;P#=7*ye%*VY82p&IeuZ}z2AyKqUj5kb*gC=3aC)qtXFtx+
zv>E^%JjuEd#%|4)ey_+OhTnXBfAaJIBXy(_^zrPay$nAdum8o~9!6(&QGe0XE(Sb4
zA9VA6qS_f%u#A3__EtusXKKIdu@(l|{xRt3O=vYTi0kh5k5c7~2g;HCi39bF@~@$w
zv!|0^!w9Uw_xG-;X4JEh{r=2K#+i%|(BC7wN*J+BpMI^k<&2ZC3;mZ@moYYYo#|J&
zd~13Ij6ZuE`a|vcj1`79{ZF$>7`xODf?nSjB!`hdvZLRmp@^Z`w54BrKZ_9|Gz1;L
zrE>+0?5EoOYCic4uiGp7#k@R*0a+RJ{mzHJW(=L1?=$Ux#Td5x*7wftCF9qwPoVqP
z_cwzPq(0ae5s=Q{%ysp3l|E-|8gBtTz$|7e!(39;r{A5-XnbGZXJ`GCarXrubOK*}
zf5fo4UeGsnE|GBn{km`9Z35$%e<tV$jzjJ<5|1SH&57?Z`px3|1e;<Rw(Da+SMX}v
z9fsBX^}gf#ZZldZXnpN>qZm;g1kf8aICg_!!iDtJJPBv4d3B|4_qTt~D3W|Zhfphv
z$q1mj_r?98GhRSX^p$(k7;_hogFc~yGMO=AeW>q&ACW;f+t-&+h-Yjy*a^CY?*lOm
z&cepN1~!WE{F8oPx(1Sw)~5q{hJhR?qf@lJ@3aPlvG%=E-{-(!1|;KGufjPzrFNBZ
zBI<Lmntvdpi!#wmE4a)EgAIZHA=%59p?<op_rIJ=j4!qgy$-*<8IyZ!dKE5WU)lwR
z;hNIk!_yuNFBNXDoBcUP=KMR*ON<&i%?R(y>V0Q%im|HkS?_}gH^zJM6VOpa8oMy8
za$<X-SSN--%B@~K;c>?5xNy){jQ2gpI8Gw<`sdg(7*I@a&#Voj+7|}8i$CvMGcp|f
zd*gc#G4>tw?j785kkPW^9OyBolvyw?X*>0*tlY=2QMT(fxwwa6Id26zjp3hmGC~H;
zd-;dV7|&WwdUL}~8K0_+K)*3tcN?STy>9P&|1FG5FEx8{*~W~;WL400TzP0C<96gi
z&qU}328ur0LzS-ox6J7th4)x^L64DkX{0A0c@3lMOka<1a5ZD6V+ZI!CZn_%tM=6O
z=oe}-(zi-`T<0_xZtF#$4_Ohe#^_OI_2@`d7!|+sdUVv6Gb+Bm1l`EJ5B_5)_a*n7
zZc$=5w<Pv#)cZ?MsfhzU$=>AO^t+rJJ+-~_^eu0J9^|GudQ&C^bSCRwe5YgM5j}T@
zX6S);f_wgK{z?xC3jqDe#q>|~LiG8b*r5;f-@&JQ8jPptm;7CN6fPy<*%;mX)RCU1
z-VyrG<CZ;R2E+8cBYQxv((G|R-EZfX9^aN;`h_iqJ$BkX^dJL0(6QVW-9ay3v7*OB
z+D6x1rrguBq?OKCSnO8J<pxn3=`o*Xx(^o0=?BL?cJn{g(`Wm}K=*R&N)5fZp{x5&
zauuCl-O@eKBBi&L%Rmn^*I7(IRaD+>biIuJ>Mg(f1V>0Wc*O>tOpXbkemwbg_kw>3
zeg0u)_v}M1U3xDK^fQ<LS42;bi0?MEDx|+-#&nOP-qAbAQJ|~&v?GrWMbNt=R_4+h
zgNfZ69bVHt0@0wiNqn76f8=?!dskm3-RG=d_fzc*y5&hP(BVv=JfrWnck4EMok~At
z<Jj%jlS~gkWDEM7Kkbs}dv{xOpT|9-=j<@=zLx%wZoSO}bUV|RKA@*=Sl`{SKaP&m
z*X@2E6ifHh)dW4ygz`IdipGE4@n3JzvsD+moQ<OBAD7K`DV)z*W&~aEXR<5hbr{|C
z*Kn6{M<{)2wion2PgpSM`02*3kC$omi=S${j^Cxwy{0O<6fWqhVFEpIq`2#*CZ66g
zSlE?kjivAF&jY>C4RJ{Nj;<G7LB()-WqWeh<zXltXiWqiQQW~``mV-1UC{wSbW{0_
zF7Mk{=!fe8&==M0^rvT3<GSXR{OG?b5nV~9K6IEg7<5O!k-g|K;!9lxsTb(S%FlNh
zOFZZ+%1(nGsj-$jeWKL9tHAO!eO_>+>zmI>`euP8=#(a9y3mVxJG$npoaozmTe>tq
z9jE7&7=nJO_km;dzs1^JcfD=twZ$vC2y`3z+hS$VH4PM6(Rs!5ogsq<>7&KpI*pfF
z(oIS}f!=AM(?0r_lEKcHkUew?ue)>ItzGoB{8rFGJzKeho-C;D{5`gv9$qT$^j&U3
z4;2bPAN7#qX1b{CU1!l%Bf7HqP3L&nM*0;=7U-tJ`0MEbl}|d0JN4=RRVQ?o&aR~k
zYW`(M|Ibq$+q0TZmxXt#ozkW=8yKAfkX7`=CKBkZzD-*}*J_7#W)`c_ah*Y(XIfO~
zQ{DcczgnicjJ{>?Txay=|LDWRCp%Sal<2%Mr%r{-YJ^^(6@Ikt<VXFYHGkRPsqt)%
zw&L3^&}*%geW!`%jXMvI&CrhjG3fOFGfnGKS_?X^VzW;)4^{O}W%~~_3yo!+zr7}D
zJG2%%6m#_|5u>y#`ZFCH9uL!AZ1~tQ_GXaw%V-RAUz1vTX)`;zI>IKpX$iYqIt&*&
zX{YwfKo6F@xsA5`XnBW)WeZKkf!~qt(nK?IVS`R=IzmQEIrq9_A5cg8>y_C-x>rM^
z`K5t=tU-a4#(~6lgo-3I1}df_v7wyiMTi1j+2JpxH1F&5j&*<eG-f2RW0@w8R(ux?
zdb9Ip92$^xwPUGu5pCHszm9U}LRv<a7wFJlzLHNfD|G9yLFds{mpFFF=x=DcWwxMC
ztCR4O79h9i5T|9)UbmTd?0B6)TiIs<y0vRW&uE69)^|LuNu||%*X?L&Nv6duXo8+C
zbmB4Xn#R(Ovag9WqVAt|`L6_8%7&lq3g=c`<38=st`F^2y7y=~mZR<KH^k5m*!F||
z?H{w-w1@7^?SJ=0(cl;B+l#Dj(k@=9Y*)Cr_D*56>jYl=+LNI)4zsBJ#aSjzEh-=M
za$9|<wArML_Ui#;T0(kidtVTd=9>E$baZ(LENww}x7`|prY%%Qwj=RK+M1T@ps)Lt
z0;R=I5ZWE-A+*^URQoCBH5&d81ax=l*8^!B9l!P$VV7yw4ZYfda6ek0=~>X@^^CYk
zL)$vGpN;UMJw0LDz9ixTZQz0x==4T}ou#o6=ItKW&(K^cChhIODcVeg5$N|Wp}W%J
zpX#<}Q=DnHvo+h5NRG6}?^Qw9w*`HSwxo8U?F_<}=HEWs20(0Rjl<Jz3h(#VWh>h9
zKO=1?d=Ap2YW;1eJrB^Huk8dKV4~Yz+Vj2jZI2yy)1*f$+pxCgH06_Jpbu=n&y>~>
zT-0{h%!KAg$Zwn2yp^^jJO^}xgH{{Sl2TIJ_N~}Ri+=sMjrHFKS|axW=m~dD>(S<0
zBHNhbYiQ?&ueY`IuBMfLrGd_HX7wuCj3&CxP`Hxz&Jfz>##%wUV}2F%hbvN5Xt&(F
z+H~TTX}OoqwylX;O8WqHYg4$yM^JyM>|3^N{(*m}4v($c4xax_oyfKTz2fCoKdIqT
zleWbjKd7WOqqbawZ`6pf^`K*Hy7-wowR~0E?B|bECq1<`TK^Qac>7Y&H-0W0qfWd2
zY<0{Zp%z~H+M1d+M2&-g0NrB@vyb{HroVLp-a{3ocDCwW>Y^^oZw5W&!~<>A?#9a2
z5#tsrYPhU*QnQJ=?gtNal65BPsUrP?)<Z3|RG!)ERvl3_wZSG6^pnRQRZv~8B()BO
zi>Yr2@vRBSGOB4*4CpHB+6$=oH({-#W<2WAQhF;=x0t%MkqCOrPsdnPyPwcjd-;1R
zQ9Y<NjZ;7s8~TF|Gxb(3wZQRQ>kss6s{6&0t)^bDs47S&&}Yuyl1Z&hux?$do=%m&
z+~2A({fzpRw+nQe?Rd%5n<K`p@aIpcvvUTmCn6tHBUY{jJ!i8s3Dn7h>aAuL52%up
z%UTE4#8FEE7h4q0GrA|5`XhR##YuRZdieRrmc|!R)Tc#bp#Q895<z`E(A84n5=Qlz
zZD}#w5lY>vA#YK*(8?cZR5dGc%bi*Zb;}t+i}($Rdhr?u^r9~za8#WKZ(3Mx7;4hX
ztd@!$DC(ioXP_gkIu4~)eMo3IToFR${&%lsbH+8Qc-?K#mtK82kh;T_*|OotWol#q
zxusjrkNTU81>I>{gE!SW`&x@nt|wKg^m5CWTj!}mtrtO$+Q!zMI;(uT<-7iA>W+;r
zEmyv|Q7H%QL8sd9r86}MV%ahk=1Bc7Y){J`9|tNwX$R<6cdoFdhSwOj*p3{b#tiGV
z`0%Z%?-#T|*ZMuelIp%^dCM1v{Zy%|Qp?b~ebh@=e>E$->nW)@Ri5~{c`?O|T9`l4
zT!lBKzONnv9qj9dTd7MI+nNzG#?<rrjm;}7H&I0vwV;oU#~4tjAj0N@$JbF`MHDv|
ztkt82rxt>4wuG-kjck6|92loXefRlA^SdjW)Sqf8pr=hzR;RWfyWc$7rb5N~MK|lb
zQl@UD-UOZPs1r-5{rS}9#&v%wW3~9^rpX10>I4$>w`Xt9QJxuHX<m16ma_V&Z}W`F
zcS`0Z&t`?oT_OHL(MvedEPC*X@+<#%GcMo*Wv=ch=ylJ|k5ODzESjsOBa|mw&6_<E
zhA7J&OhCu`-~0<@Kd`>p;%7JI+f&`<gz`>`oT~}?-qee&l&<gpH7{&#rl_s{(`5On
zfpTHr&nAWYT^m+Mu|a=m+U{0E>5ds~vR++9Nqo}}df?YH#T38E<|Y=hi~>`YH9b2Z
zq$F&w0-f+j;u4B=2)`*KnoD6vvYSHAu_^9Z1)v|ks_z}8btJRtM@BxSeA%<6`>;Gp
z?bautD?at@6=h#=Y*P+5n{qGmR+Ax+Nm0oT2fgtf%FijM$4O11s#J=BDz-^8CYiEq
z2OM<BYqcL!b|Nk}9cg(;fyG>Gy7DNVBF^&wee#BN_b9c~&Q0sO{~f$_?3>o5+@Uxg
zI0CxmhYcesd#HPw{CXoOXP)k8vP=!5MDw?Rp1JA<CdF%se$&!!8fAQoPE*kn3gw}*
z2I!n0SxcZCk5Ot`)q<rs<^O7Y`T$J{YWm)&=m#~gfKz_xPd0{CK`1br;l|OM!Ib%c
z-bRIs-mnlz!Mtp2^yXfsT&S&WOeFYGyuMU`Ui$t?Z%V<TlE#M_o)lF-R^uE0^Au*-
zThLKoXgEVDsZMV^7=4Oz^K(k$_Tz38#OlYOuWrtAqTKVp+jtCloKh1J*{HtNp0efD
zb<kZekGG+ie<L&&oH$JB)<-v9P_m-Dw1t8my9l|Tk{IpRcx&@M3a7xUQMqF`Wwz}s
z=(KNhFr(CNacY##Zl?sg*)?u@vyHMEXAS!8Gdji;S?R7uv~(k-eRO-{bJ_;Vg2rah
zb>H5vM|tMEwh?%+hGK9-tMSh9)s&*w>Y(>tk*!Iw`?c8c!&`&0XY+hRkE%N5sN1&&
zg#%v)Q>NrU9dBq`x0JG4JlOEKT8WbQp&Rt!ZA=%)(>4ta#_jXu>fo9Ne&kQG@SX&8
z<JS(&kpCOxHnhe~lh3LbHk>^AnOw3z5A@`H9#4|Tqh2(8KR!-=U69=1I6XqX)0GH1
z^Qx``<mbDi8<^jE$?X?!HoQ#hCY#>~1^s#B?``B=9ry-pS_`@BKU4$RwTYau3(}x)
z>9dmS$#FM)8|03)<acj98wx&Ek-v7jgI;~2t%O{)*RkQrSQ$Cc&$hwyo{+rewiW2u
zPxq9NJNnHV8g6jOqbs&IgqX3(T2{uOZ_g#aBMa}ZX~1vDCm$EAY8WZYC67$1f$sgs
z6|cx)#~0-h1zBV|c1|w8kU@@5osl=qJttSze3Zwgq><Opjma17Qpk6=4a!Z1pODv|
z@0Ke^Jtj-TTII>6iR8Gqa`{9}Jekr{E&qVLPiCr1<cc1aUcp`RKnPcEckT|^F7ds5
z<4hEpC(f0#;%|~YXR_r>_D7Ic8o!V)Yrak%c2AZI@c_9!G*P}!he4jqi<4h^M<wg`
z-jQ3KC6j|SZp!7K3FO8jq4Eu}II<6dDmU7RAumbB%e$+PWN8gjemVqB&iNH0S9G|%
zo(GeweSGDgY=X$k?|RCQbOw^I@Z9CcNSDc7A5O>@wEW1p4UTe5?j^FxX<K=ci#Pcf
zU?rywT_AsWYa!PLJjlQL&E<i5XUV48+vOqePLqia#_}yEPm=ox2J*)vuH=xcHS%)6
znXJ*iN}jpak=&rFE?4xwVqNUWg~&zO!+slbQ`(%&gL0Ux)i@)o(zGHYmVT0b&$1+s
zT8_&)Z1$4@=%5VWyqCN`xmzZI?Ix?rT4nWrcancAHOOKTcaSv>)X0|Z+)lQENM!p&
zTglN+OJ#bVo5?@xxw68^P2}(;g|g+LhUA@=c``+JtT{`c+>!D^cFKA!xwj!%#;jXS
zR#JW>3kuLCJ6PYBEt%0Ir=y}}-ZwSKM(H<Y*Vd|&1#O`+(^o2F+6tO1!&;eq{un{l
zTJs<I6bU60`YMrwUPEMoAODb^^k0#2nZHS&bp2$N8uO$;H!oRi$}DN-`dOKxcXo{T
zm4y4?C^L8aLJBaplgT?il91lkGBd~&>2d6Snaz)J(x7;kO!>wr>BO(?vM8-#Qp4WO
zGC}G9i2~Um%QfpG9Z6d&JJ0DRZEDq$6&&v*8EdSNRmj^&$B!$^;(c34H|T%s*Niuk
zhThHBpT)~b0h8bA6`i$@w`xe-ixc&yb*f15_lN3(Qz}Szt9t4Wn21T4O6~Q$d=aVJ
zs<Hl;RVis7uJ)gZ&Ld^#RMe-q6_XAR3G0_Mvq_)Vm(&~jvPh!ytorGpccgbQZ|fQG
zd{SA(t9rrLT+;MndOe%^nq+5{S`YdAl9Y>kT(9W6eOZw~8X37;FMaTwl)o{m-cv7)
z^yFe#eR4`NDLtNEpJe=mR8vQ+Kb`%Eq^*LfFE)EfqT0jid*41FEi!`Yi!I_v8EpUh
zQ|uTL<g0i6BkO3Ao4H4Q68{$IG~`tMIlD*_Cf&KdyexuL(0i<Y>UbDQd)<+GMOW^s
z3xl-x{+{}RDk|x7?T&iR2{NfpWotdDhCr%0zOjDF4M!Tgu3xWTizaR6>(no}AxWWg
z8ud?VV5Ip2D)k>vKu8I=CG~Sv*GQ+|{;uP>TqT)&_)%vm4IphYovwp8`jf1Jr|Qm?
z`}|wSNZmKPi=@i_zB)zE&hPMfQj1S>-8RlyQgl*%UFQBXq=2@{x}N-#Bv0M)y4sy5
zNH7n69sZ>=DeXSHu3@tyX+~C1H=b%w3SRl9j-_u$nm?IUcR0a@lpFo5j<WJFDYW`Y
z9rD&85>EADo&FL_(hZk;bpYLhR1|f)?#Z`3Bo%2youZ>RH)2LobE4E8@i!%v+{D!#
zY~4n>D?!vvoZ3QSEDNbSFEJv;I0n{{j%+0HZ~D}^zc(OhR9vVVFkMGtD!bR2JzGoC
za6VDDbB!*EA9cKLBwCwvxAJJ+1*KIahN@K^K++&ZpRlO&pHd^0M4Q+BxU51_t23!n
z^!rY`{6|uCH>g|5`%C2BUsHE;_aEY|rd4%?FMbgzy6SaLb?1mtUd!sNZ~Y*$lNM|5
z&(9E*yXR`t5Yt4G;kVl0-cLm3z)!WqXFd>%(#LDpizbMXql2}o`^Jc5)1KP5FNTRx
zh_+e{ok1e!Z9}bbL?2OgrlwZW4J2LZB&ySdweK6+h&+CA?JK($VyqIY*7I#6@w(&N
zTHXdZ@xkp^wH?uQL`hwGZQfipQBOOy_HalgG1~KSZCJB}X!!I&EpV)y*w}Zs)*??x
z%-RxF`)r+n_!JseD~T*2=I7CCUwq{dM`nn%2mOnPhpjNRieBNJ{RKo9aZs&uS{`vx
z^>Qsw^$oG@%*EOX{41jDp+{|fPZn{k>r^emIfJ;#*risK|C~sJ*w@zUrxCy99jQ$S
zPbS8Gx2)BkN+O;(vbWaR;}LOdgjwx@k_4i0_14-h;|D}rtxdI7ckU4x-s@^lPv0eW
zrme13bQ04AQN+1js<i`KZW6hq|7zRsgcF|#7HT5Dgc6@B|E&3Vfk_mc{#vu5gho_)
z^r2>GBZYXaZ?pz?gGih(8K~io<A|}Ct{U!14Dmd-r3RaiBpzNOuj$u;6CK>DYgEY)
zA|gRtGtqI4$m$W)gdMp`+-SnBQS=$R{`wI;i*sv|ulNu*FMU~~EA}R8oqkc{yw#Jq
z@o{p^-bfGPnZd-Grcrm|vz_;A%$-jYwaC#mcG+&k4AIRR_2sTauNBv8VuPKCJH2Q%
zRT2lH(F;Nif6FoAp^vB<Xv9$>`Vh3HZs0JnGU95@q^%Y4n9Q$6(S<zu%Yyhg_*~6>
z@4ZCgyOTBdSi6Y$KTb7{+B=EyCyvz=qD+ZRiHB>ts<#mj3>~N`-nNCv-o2;hY`788
zhq0sPd5<B{sA@}1&LIQh@--W4VDb7y&8zw~Lm$@=59RCB=(?;XhA(K;EI!vFemtR4
z^ZeIJBJJ^#8byy%Gf$N`YcX5hsl1#x9yVR=e|af!UN%+zl&wVEWjI>>&&DK#Bl@dt
zLVgo|7I#*s3+4!Msx8$b-C2UGx2*ax;u~Rec2%`W`7~kUkMe4?{%3-Xqo5j%{y?B7
zaH>rt6NK)ech!&AjS>7Ua;wYG!vv*>>}o{^(^kKa@Wwc~`T??=P>4&cP8D?!ddlLe
zujsZBw(CS!_d%Ko53k;=Ud?MDY%UC~UZN=@G%cl7zY44+WL_Xts}xod9%rGdHz`XA
zxwDY!FJ5B8kjvF->MIf9@Dso4;&}mqHRV-Z=*A<QwK-QElFTKnymzu%(ck=Wq>%7w
z-?8e(y9ETTn}@3*-FbuyZ3n7ZW^V{3rhBS+v{wWN#*S)wRTkl6{g&#PwHXAi(Z=e{
z!Osa<1pVq2g{g!hsZMpCQZiv|-O6f}Gf4z%luEThaw6faXi4?hcs#*LccBV#;67my
zGF$a3ESAv8o32uHKTqr5Cj1B*tttwNBpl@SSGB&4AUx6Ns(L$ronUySrRta?K#&y4
zs-o}F39;(cRk0lu0yRKfbz(D#5Xll$l_Ky2mKwL}BMU=V9`L@Z=?{`XW93%ioZ$pb
z^_NxE_aFpmz>BJ`wrhmvMafl}8?O>lRy?Xw^hU4b`4N6`qN}{VUn2NxMpi97;!PO3
zcD)K3et~d@N2|J3d5++rL#zr|=}tHbLsxzAI7K)qf>v22oggsuf~pSpIum4Q|EgJI
zM}mXYy9yp+Pv|uCsCx9;mXJU?RmJ>#gn+Jht}?K&CZM+2SK&zq39-PDDn;k?^zXd{
z%iVjc<VSZC1W{&H>R~$xkp8Vzf6Gh>2dp+#<t{ZLY<aM*O2=sn!E$PKl|_^h0d`!o
zO1;vMAWTuMN>(u-Sk3-dHR_^IXmS5jIdN+ZAwK74WmcsQfv|L@a=nTcf$aaW($#q-
zA%!zmxi?asFseORspzZj_)nS8CvB~?Irbmno^eB^O6Xtw6=qFk3~vGN-7cxDo}0&G
zErgXK%b)l+vBi~G{CB+CWMO6J+pqXLj&Cb}PkqLlKYvx(X7cf0B_+KQesvPx?VVc5
zNgczF7e1~m?HI<d(TcAGRuAGK$e7C6(|!2vs;Eju*L8Jy2YzP+qmuKx6|dS)s?@b?
z#;e+3D|ezB@McfomA|v=@tE0bl{flp@a^XVDy4c=_@H-}D$Cp}@Y<^`RFZC$<A;!E
zDu+vj__i9?O7&Sj{*&qP$|>^_{PtT%D{lmG@Ha;fRkl50;g>mDR1V7D;a{ekS1Nk4
z+m7Voy#kFZ{jfRst3rdy(^=X0fB0hM&&~||2%uHztN8-&)2m)daY)0@*eF+?CMV<H
zru>!m<|N@`7v`ngdK2++e&40rwG!|}{Lj*1hx_<H8z!aRq*y!*7?wu9jK<IP_DYeR
zxA1RlJESXDMB>AqHAxj6TRQ4GKJiMW)Fq9HZz(U6*2`%4LtFXMm4C^2K_pwMyoZQ~
zj2B3`mvQ+0C*DZ6+(YBHyvdTf3J~~1E1yfZe}v-En5R<V`Vf3o<3p*|i6Ff5fjFrF
zB@jRU=#I2M(;xq4{)W`Q$p@d{7b<=D*Bk##NR=x3xqB{o;EkeC(u7EN{G&;TwBX$-
z{NB@7rBS^n@Sh6&q-)h&@b$Xh(!c|b_(tkEX;6SYe!l0V)F|2(?`ZEVeZ)F~FU&e7
zt?0ADJF6d&=BpmWFQ6@@=PdT)+nV=C-}>&ww^*4;B{z5Bf23}eCghpn4=>#$Rdjm;
z7PsQ}$W}{zO*Z5E_iIYE&uqfKf1)Z4BW=LH{`;RaCuJSJBKS{5jCd`6S>4YH)2Y>X
zh{a4rsFpVV^S>x$>_JU@(%-QPZ@(3INXTGCXSgc<Qhj&D+Ly|B%z?HFjk^EvImrzb
z{OP|qm8G>6+t&QS-GNtBD0;!${D0!+tV=5RVc&71FIW{CnO|`~)$%LWR({5r<8vyy
zCO_b!x-u%fH70ROkEd0{?H<Ery-BJFJ3EYn>n2o~;RkRRfY^$-gkId0v0D{+tS(%F
zdqhQKYdda|%dF6wZNUX?rc_*A+k{h!!Bs#G%5mjC5EY6}@iS62uCO|=qUoU&H?-fk
zLRcuq9Z2)62yPPL-l(3fsF)VuoC$6f{hB<Sa-U;Gp*a^f>1tPD?^cBST4-Hy8}c4!
zxamMe^v!%6DtdQ?(~Df(;1AP^5<w1*eq~F=WM?++P`zQrzY8whI&1w3lJ*PSrYxNb
zMIU+6B^mb^P^l=snuJrIT2kQ%B;wM&79@8b$K(9Pvyxly;&4azewEnO#^4-MKS<t>
z+`%E#$0U7!qHtWwfJCzPCeCcMOA@>%99QPiDiOMb;+P`2q&a|r^W9w|c|oD#0#YQB
z9dRVwEp?#;nT^M_P>UssF7w6~B(BHvtt4&=hI=e|B`H>d;K=(kB&ln!;ppk95*za?
zxD4$i$wT|gxaqKX$xAO^+|}tA2@!D-Hy?0I^6R=MjwKJ59C_%0duYd$9DL=DOUfrp
zKJZTA$~WO8KJpVdt@{Yc%^_#p4W$qX<i~NG0WMIY=t29fx5aTiJSAxJBe+tryX3H~
z6>jo?n?&SpiL=gjlq|Vofy>jgll;c*!MWVAmJ~#o<CK5zmuyPdftx_?mbhk^;HLXb
zB|8hZ;0(`gkyMo%;V@!DiBXdwZp>0&VllWL7x79*viL<0=U}i>a&u7^XL?UXqUcbI
z)~~`{B`%0brW!cT_^f!uQVqAy_p4a*_;Or>?1Om5eJSpt!<hKKpArsW4~QqBf3SDW
zy2T5`U)a*LR&jOMPwd*&4dSyg-?0g|YQ*u6zhVzANW}NjKV$!3g<_|?57?>EVsQ~?
z0=wYD5)YP*Vh=RD6)XDJA+7yb9bSf5)YpUM?oAW7j(1`svy;S`(`{Jth6M4h`DScv
ze5@F^q!C-KdRvT9lVQ!SM~F?eYq14CnBrvpDy$!pBCgt0f!#HX6Bn42W4HPs#pibk
zvBw%i#0C5L*l^b?;!5jc?1a!){KSrpB_8q;E4teVw*u^f$w@KFJr6sd<|H<~@EU8N
zcTD{3;!Et+xWi((UnW+rVks^Oe1W|ZwnrRzEe*SFeur2DNyh%fZ54OJld$ts8^!NX
ziP+88)`{)0@mOr{YVlos9CpM@Q+%Hog9RE?#b?QPur_W>#Wj>DtdZnTxuW;|nHGli
z;m(vN(E)6}#i#N=bUM~7Z@hd1gMzKyK2$zSCt@F@_moG|aoAA9_VP{|8XK3?SUyZe
zU@KSGmA|Awv0LM$<tF4{>`V2s@<8HM?Aa(@xhFmVyXil6`7*2@RyVYu9EG}s-Tmuz
zc|6<;iza84D>~yVuARjOVxE=<2A;<1e0*4r@pHpYLgUJ<FS=mINAHxEo_EBm2i+|H
zbH*NfVIZ`8?u0E?>`yDtb3B5**i9%mw6nslzJxA!v9`qiXoHsT+HZkfxDZrcZ@ve+
zquIaQ)WjUiJa@6&cGC{*54lIV=08R*@yzLRMc;ft)d=f+%AtHv$q?&ZYg3*&w+<WU
zcBou;dM);2^}cfF@zq%D3G;G`J}vC}f2Z88mX+8kSL1S<T6OGTl|lKXG8OC}*R|#Q
zILolds<p}`xl6D)Csvf}q%UHuYLv?j9{<LCa#JeryE})euKiW!ANB)NbLvN#qN{!v
z`UPX}K2>(a?<0o&@AfateG+rdqra@iVGN_w(pmP#au_r3*;3|gI)G8>kd>vZ@5R{o
zRF}Qg=)yei5tq>y+c5e8rDaQ|n=!&cZkgj?119!bVVQkXJtllSuk2TO4JHNtsti?F
ziRt^4UY3#}!8qYk%M?9#vm2$D+tm27Xgm)Sv=CF4d4-D!4!c!GKU;)}T^3Qc!tOn$
z=Qgv<dsjZjV<n|5z#td%`2nuXSS<%ruohXCHk*Zck{nXjKAeupF}hM#+wct2pXFOd
z6Qp2{?(`}f&Uu0n6`U<oee?)}IC!#bGCToe!*?oEbmY4)#$r6G4wrp89*uc?#<Hwr
z_btrQ);(no>uzEaea*_EmWE^8hqjj8`~+b3z&4fHw$m{Or`MGgiYS<C6y36s93qCh
zs97eD$6*dcsg;o#XiVG6Wn~>f2+Xs@MbYd@C??KuUL@NejLFXWCc0{H6*Ii+vq;ge
z=TG`#T5N|!5e*kHQI)--r5sO8z}XJbu~ZLCU}uxa>V`Y!*428^2k0qG+lNY#&zTdL
zlcaLdjs4D;@kPD}rhgps<~B#9_QwvBsPkSFJZOW-PRSJk71o%3lb0g*oP!wKcP~VJ
zG5awUM^Z%Fv3oHD=_8S%oBzqu4CB~yR|M7Hj)6d;M9+V1!MvLZ6UFx!VYY-aME0eI
z7@itg^!nL)3?mUMl85PGt{Njm1y^)2*t}rTDF<y#wsoK=W3wh^snkcr{%-~5mWQV(
za!3VZ(eEx=RlW?PjC2!uzF2};oO2X;g)O3uqU=P9UVrq_IdsSK1ENxcA85?(J)*q%
zujt+U9iofvpV7K*TSY?F2efg=M$zDd3A9(pI#DTl6#f4DYLWNJA@so;nxfq8{pdk$
zH4%Sl54!OAQqk@H4s_n0MWGh26)h{B6P|z6gw{LrP3VD>qi^?q60ST|hc-e@2o+91
zk&+ZGjp-Gpca@`CH*^S3vV`arc}>ECSUwtdv|iX4QjGpwUn$J9W22KVmkXWr3(?pw
zeBqPnd^9qQBYahri@vY@UPySJgYHSs75<`Rqumd@6drZYKu=Y?5FRmkj?VQ?5&l?6
zK|h{+Bt$enLFX_Y2o*lTzj_eb@p+W+faiU*%pzR)#4Hwly@DYu{(A>~@giCHs3i)0
z=>t}{C+7w_JQN|k0feEOv_pgm=K!=@R-iCo8y!7m<trSYBctEfc?x&d5zy&@XN6|Z
zu;`NSZo)Af3jOQ0lhEH0j=o}eOn84S1pW2hVWGlBFe?c}-|pTcd~nwv9fvg&viy9|
zLgj73gk9d~waJ@=yBE)+AMIT)yeT`2J}T7}K2AH0Ug@_=7=m^~E6=D2r;oazx87bR
zJhajgjokRR)Vk*wx`#DiI`{f0nt1YiDV}y1ePHNwX^zVw^ak2wY4Vx_=v`VPr3#OM
zRj>;!we2kJ2F%dzZOx^nZrjmH|Nfkx-d1#{a&;+Z*a+R7DlV1f8={pDmX^L?tVesx
zxTSkt^w5nVg{2G~T{Q7;UTH+H7TPZ9RjJdfm1v878Ko6?b@Z8<)KaCRD(DA6Nu_hk
zm!TII;!ATIl+f{yVoMbcglo_*lx0ms>0a}nD2Ho6Y0LL-DC#1m)KV~wYEQzKdPIIg
zUEYr>-FbQnwNeHt73q$nMxj?rwR?t9V@v%@H)RZ<Rz34BorLwG0uOtXV)k~Sx>`?_
zzME}BF>x-X`TS;-%Swk*ctiv0NRCbEpi4c<+v!lL!k<{yBt@x(nwJ(l5~H52-(ITk
zD?<5mj7x1c2~ds~Hk29;7o#qGU0Yg`%|^xC(=OG87otAx)F|Dts{lo*US9h9OD@U`
zvZOTneGW=lc|p)h%tonY%nEuAW}qzXzY3nsJwx5?{~*{@lJf66V*+2s6I8*5L4m@(
zQ2P^)qWZK6=z=)Zllcb0D<B3noK!1FIC=-=WhE6@|A|D+w2K6({0J0>!V~Zr*HM{z
zY(dgtCW^-?5bT?$qJDY55kzrFsH<~Xg2yC0>RZxtLGXSID$hDuFg=YxJ?Kgl9C`~y
zr84dd4kLn5O&jhC6y649<T8pA5GE*i?u&vfVF<GQE~1WQkOUX?Jy8x$Sb?<p911lK
z7tGu{gDSfdEa*CM5@lx|C<tBViW-&q2>MGMQAIdU!5^wUDo^*Upxwe2CFi&a&>s(@
z*84gM%CZij?k(C08ZRF}nWrBXr0MNL%{W;K6wU|wwi)VoteF6NY&+_x#Wum-xh<$y
zZJPwS`9`RtjP-(%5JS}OO=|>QhU-y7l2wA3mbIuEn7ZJ1^lFs(DrJF*y%s8t^_Rcu
zrv}Qv=NF%qtA=X)`<=h$>T*;;)))Q(y``w)lT-Xvb$^i`zK-x;hAkkS|3xtrzR1eS
zA4uA03%@6226;9{&WD`+f;_jshM&LmBa+c2;j`EiNO`!BPlAmiPwyz<e>WIHes5s$
z_sIH?5^6qwdssKJ)aW(8XI}?$uqu;(X1E2p8~2RQeAtN0TKAL>b&?^S${+HzW^0hE
z5OI8Rb|vyZ-DtkTHK8moLk5Rj=dWf9kZr5zd}MG55>rg%N9b~p`-3oiPjMmAXeFFK
zf-68C;#}kJGs;6!t_1Lp$a0WFD}4A%nAu1&`vO05M+Wl16?eY0?HSTQ!;LS#k%Bbm
zIPydHK0!jR+VN+55|MQ)5A)6L#3Ox+5AYS9O6|a1<gAt%|6t5*<bQ&#{D4D|NGsST
zzSB@RGHK0v{zObD(zslg?|O)VY(=l)2M<z^g$C+;ySqeWN!2ob`vDyCBk3=1XCDgb
zvgH@==q)(1uHidx#a;-K8Ty6yxFZPZX+Fgp2n$4B>>A;XnffCmZ};;Qj*A)93we38
zg$LPm9;yCN&bumgNA^3^@YbVFA^X2dcyX&wAXQ%od1b{;NWZfsymtW($gaOEp1-mk
zG9o{pSNZw~@<PCC-WPW(<k?kOyyou*kQCuF9_h(GWF_V)ujS}&q=Qi+Z+g%SIo=S*
ztBKr>WQRxd6n+e=&Is8&e4Qu77$S`m>AXap^~fjAB%X26TBOY!h6ndvjZ}LL=i%m8
zA^-I!d6vl<NMp@F9@|C@i4ytne)K9Mhw+}guc7}TZ)`iud%fu|;!KAd&sg*uar~|m
z&ogii5oCLe=c4ojk@xj5Z}!<&gmIQ7PvO?Y^i3h6HFoldz&HXBZR6>07(t{Ejd+Zb
z0mO)@0q^O>UW9k=8Xje~6Y=AL7EkA48$#f`f(PH%j41f6%nOsr5wZd$-g!hFVok{J
zl3|r<#BGDwl6{#Kh;5D2B}b2yBR)laC|TZ9is-i)D~YA>5DPN{B?>R6Igf=X3TP{d
zcYTNOSld{#YB&$EzP`5P1n?T6aZ_4iulEwM<49S_&w>mDc7|61cYBT)&S94%52ql)
zuDmOWW<Ei<uFEYsxaJY!aAS7K^SpS(#XB!bDxKmG&+Su6a(nM0R{wfb;!e7ac=!H6
zNxnuTf`*7GQ8+z0heHu}d&5f{8tI6ZN6eBZ5DLQeET!b_9|B@r4PO$TfJM9$BTKY*
zpb*&rq$HpehNw7nwFGfK1fezKS8`zDDk3V^yM)gSK$t*0N|tE*{d;P3x@2kAMZ`pp
zONqqF6QQ2uP~uQ`4&inFXvy_}GYFZcRf)m}+8gPDu#MVPlC9^6IOJej(wTD%;k&rG
zr1r>B#Oo5n5_-KgVk<?zWc>0$MD_mFB|6g<h$qu4OMZv#K_up>mb}n5NATcFOO~gb
zB37C%7MogZLqw0x6|0sTBP=q$6~8>U5wZNr=i;S<>k-Q~O%@ws^$@#zhl>?1(cM@r
z#8RKm;(mjbh<yE);;%Vsh^Tg1aoM5eh}(~<i`^^!L$Ez1#ZNu{!Zp_ji!=Lw!xLJH
zi;>7VxWhwM@yy(JxZ#ET;)9W2;ahZH7h7q6hI_VT7SE+j!QVf8R!lY>hadKQTKv9n
z82))pVsWnR0KC2}u2|tAb)WBqYhH>hUe(tM$F2`6{twy&|I<w`e*aYlXQz^ijTyD@
zrvcdFGs~*ruZ<DK*0B=!=x}iH(3&#%sqDbw6KMi?AJn%PZBhbH+38j6@s<sb`h2$d
zyJaCf`Q6Fl3xa%j57D_8@0bgBwX!chQ~L@&@cT%y!eO%ScmYqiv9I{z<uv$P7xUuX
zBTwN!R%|aWgFS{r8jOoqe@TEVCvGU-Lc9-`U(zf7Iu`@4*r-zs0C(VH!y3g^OQPWW
zb5x2OBO~Cs=>LkJs9lGjJMf3QF_r;0{`Hf4Rf`HY6wPph6Nqr<s88H&YjN-=rzW@x
z|7mDF9A44c%k51Gfu}z2;6C0M1b+@`=4w3;fXjEwxGu(i@SU?&T$}WZ@b>~S_seEa
zcyMGX_e#b&xZ~+!Zv2)raQ8JVZg_?pJgWCCclQ<-_+(ZN_i6fZI2E1Al^7p`??3d6
zoA=xXzFz4m_rfM?_^#@QT!lN;YhVHI@Qvn*p6rHWwncKU=<S66OKfw?9&U$kE~az)
zwYS1;Z;-gWdq(ic(^#(e3Pbq39)eqNYaRT_P%yV@=~{S5ULg0`bshL+sxQ~_w<i3?
zaWC#2@(Os1<~eTiR~7iVu9I9OavA(rmNR!@ObIT>*>e@%m3Q|%?62A(?iSBk*rm38
z+&tL~Y#`m7JL~cVmVnvLT@-zQ;cYf^CDs$LP&GsDiT5KgcAFkI#%vI_K2wJqm);9|
zja$h*yS@tsu~X&BAGE>Ftz630RBMJoy8m!igvnt!Idh!K*;<%B^&7_?RRt?_{>)K0
zTZBtxF!abUXNOz>i!1EoJaa68^+a@Xnv2;mPmdN(<?ce*Z(})!nvoBaeXZt9>gB@f
z%Osq2F|S~A4}=^Qr7YOFt0kNw!V6fNMG?n%JQa3pX#wYy&r?`%%WIBh{UaDQD~r=-
zmjHW7e$H`z9|v3En#@u7UgsX&hF$z{pEIix33CwK<y@kL!!E@|aTrqoEagf#$Iq7z
z(>TE7EYy-=Im;;=UmF4p--+W;b1^VjE|TN90SSw_4&i*g3x#!iT;-hleGPWe#Gexk
zzXDtG%bR1{=@09u_u#a-_`tefoaXFed%;$aT{#L@OfTLY_I0Bz=gr@fu$SMgIEzSE
z*xjoA9IY-#SaRxa&Y-hBtOLJ;gDX4=b8y|t5p6mQ>onZNk=;EAOZ&Etll;>HcCT8O
zV;ZyvmiufKhalSt`$<yggj$=zFsGC`u9;h5x?7Yujhe==vH4%@bu>fRXu}V-!ZRB`
zwHAiB{(+5T>%hKxjj`WtS_RA8J;*M)y#f}wyoXKwssfAeYh(Yuv<z0yZe-h(E5R(|
z>exrk{y=LWmFzzc=Akji%GtpD4=8h;fXxe>fhNsx*u|Bfp+mLr+2q|HpqH}p*xw$G
zL;r-nV(<Pv43%BXU@IK85or%}UgHVd-@Fs*F`mGF^q>{mS$2;dH`@q}O}WE%_LV`=
zl$&gUum;NXxX%8zr4q{BMQ2am5<`vENbIx^LMV3x!(Q#qhcZQQw#$1i6qORpKD?#~
z8bb|af1<pDc3kjf2Xy5@&+YSK-?w=Uom+X1t?=9SDP=%qmCo!JSDrx^Gws=p<;hUr
z2phI=OA>T6;1C;q^C2|#s0F)c<UTaQU>94>DHfVIznwjsc?a6ozL}lAEDGw#He_pF
zi-7h&)Ms0ZL!mi@)$FaC8PI1QnrvAZ1uEI6#<uDwK-X$7V_!Xrg(glf7Af4g?{iS-
z#)9ufeqO;)llxzaZWdmF`eUbxkXo0aWoJi=R-=5N=l2a1(W<?mIy&7&&$pe2{+($p
ziVAm!u5W25GVeVJ4JxWFdSK-W?Rq3FVkbC4L#bs&$)Arw&-(C->`okop0(i=WoB4I
zLpQ!Js{CUK?NrJuQh0S|-tC62m!=oJQ{M^w`zp1lC1^WTCnl+g!`}iuk4Y%Hw8jWp
z?s2b(huQ$WeDF?DZ-qW|$NHN^rG{&un-@ci0!i9X*CAR_S=~x#s+3qXv_&1d=?$hx
zOkWOdh=UhhYy1!TmKa<l+5Q*8yA)V73jBuru=OocIC;T4zC(VfohzycoraWrIaxH?
z{1KAd>ReP|Iti)g*%w^{Mj;#0ZHgp~gODe;4;2k>>w`F9EQ-XmF33i&T}4;x+aM-K
zO^eEmnjyYhw-gN$<PhPCjYT49E#%xc{i1+%RS=!-)kUQU2}DV(S=1{KK@8uh6)Ai^
zzbnO%LB_uW<@+MYool~XT}$6X0#5&6m0WlW2|75<x|H=AlDO#ui~A!RGOIeq>Tt?{
zM9vJbIEl|74n5s0@6lw)ZfP5feIN<qTF}U9yYUcm|7jhI-E<$K5?RUeGLD7hVai!-
z%pFLWkAT%Ch=fEqaajr%(ECy-L}$ZW7B`y?d8U%X>ikBA_<qY^l^i2LochyPzOfj{
z<=Q7KK_>!|&3VY`+XjVf$c$r&aMvKB`_Zhcf<Q<D5Xq9L`a=@oVXX1<mmn413|38=
zCuEBgnT47>2YF|KV>RqQ13?)fS>FLSh_@z$rSJ%u+Q%W>DL>YLj~!%Br#DME^9ZD+
z(t|bi@et${`!wsm<pId+ELYYKU@xTm;c?amsX64xO<UG~nmZsh1Z!4~=QhZ#paU$e
zRAUI?{2rFoh#}<OaWj_D&h?Ov{o7boxV4aTTa8%zxH^zIT?3ZSq9#P9yq2YK5I^5h
zfvEheI$e}6g}^$Ovu@}rL4MaPVPP&Ugz)$ag$8MJA+O*5{2xvC{Y~{Bz;V13ijvYY
zT4-oVX-LB5;=1>`?sWHbucSfIPzfcXsJr)auRC2_Drr+8O%;`pG9rqiq4oX#(qHiT
z?S0PY^*-<CqcZpHD63KVxw2~62x~59s8Y3ah{eu%UkS7Hvw{x2tGqta!<v`WQ90!Q
zmbHldvhwx84ptoeS>>6USFG#dk1BuvYGI+a+^bw0{FLRo`cCCPf3dl?iRC-{N+ob|
z11oFF#md9L+bo;k<(0cn-DFuuOqEOOud>efmQ)JtFSC?ws>%nE7g+6&rImHL6)ezQ
zLFJM9QdZ9ucI6j4BdfgPY~`wm5|&YySLvOjW<8aisO+edvsQ64DseUvmNoxyB`-w4
zO3X^F{O3N#TrFb7@7-D1^rL{KXE7_MZq8$Qkg1hZQctpOpb3=?<(aJWP)sFg=qQT~
zgjeSK9A?!8K`PHM(^y`cA}e946qa=@pz`VK-K>=5L6!68?_^OHZ>d~>WU-FAZm8@&
zOJ_CCT3eaaKxP4_`BYZg5LhF&-j)Bn$(#d7R?839O6PJI%XxHmC7~b8I{a})WrAlE
zYgWHQ<wim{>(x8k$~sO6tGQ!B<*fVLSU+C=w0cesV8uTFYW)(pk=62e#G13;k9Fq$
zp!J1u4J)Og&pO!U!#Z{Qt@YOYWvqKQ+pQRwCu{q)7uM38g{-%ipIZMpm-3Ohtm?`}
z>z3s%tby{|Rt|9n3u3upEj#bX>M+$<&)l_VDGV2^D}PR6ozs<DPy0?_RcK9C1LGId
zMpI%f5PWB5t5w!DO{2{9DyjASpJC=qrNDZ@Z-}`>!L~}``<YbvSt~%$!+a#mvl<(_
zn7d^stp9w?YinLHx5^G%6Dcjs9kNtw%eiLeUD;mi<l2W!lzgZ4%jbK{Sqi4L*sGrT
zS3$MTLDexAs0h}`lQ)<<)fj7F)fHx6G2A-x?h=!$g;*0@s+cLdNUH)+&de|XtilvC
z^NK0RicspAD=b^A4<Blncgi<d|GA!1SIL+~7k#XaSP}E;Wp8WrDIU}H+9K<j%Ja;U
zn{L*kH)olQ+jFd_>G{mq24`zqz$xbL`;JymRyMQdv7L1lJA=9T`9$m2Yw66Mm%l2q
z`wuW{JHAysn!TU-_}%A<j^Mpar~aV|%g!X`(U0#df_Vu{x6yYM|2$D$KZV)%_hrQ~
z7b0`6-SdjsL0D$mw8s^@St#aYm!^u`qF82~>)i@QHH2BY_*TWlt|;cy<yR{xQ-Mq`
z-%AylexXdwCTj&97sNzwFRif63Se%E&{rhsH!>q*iYv}P@?)OH$SV$iUBmoI7FBpH
zSjm(pa4Y^frdJa^nW=~KD~v@8nfmOU3c>|9=Cm`J6%Ss`Wh!|`Dke;DVKNm5D#pBL
zFbRf~3Ny%&nOV83V(A`xX6v<t3JQA?lhi=3AYA+#Kj$f_V*ab2@xR-#6~f=&;^*`u
zD_$=CKiNJSQ}H@%IKK5Ss6xpajL&ieR{Zl*_n5ll6TAW|4n24iulC(k5&r3Qywf(n
ziYLx5<4sYkD;BSR9)B3UyuuIpB>o`Xvtn}UgZPrY3o3-%#(3Lf^D918-HGSryHwae
zzZH)WI#qOyUW<<^nObpdc1`@ws>v0vHe8IqR{OVn9AS+Qc`{!9I>iz{);U)G&u#6t
zl*AAJ{!l*cfjWNk^uF@30eQT|<L&<mC`mkKb$j{rWrBF$Z7<5Vg>m8oAWzHJP>bSI
zi4V))94&}{v#YTjEy|5QdhB-jnF}Z4qYH18=R7$cAEl@%4<0%af3W;Q`PC_h;#+T(
zm;dxijo<OqRQ_vwa{S7klJb9EY<TL9_|U1c@-v0;@qBk-IZscGcVEjXr`8hVn?nlA
zhuX05HOSNDL1U=+r>v9ZF;4J!kM!f^p39-}g0t!6)xn_nFjZQ)GZq-X_(F2|%H+`a
zwT(&Tc6mYZyW3giT17y7#|W+5?$XBi<94L-6%YO5;qKV-e@^X%pFZ*Vz?kxdvzEmV
z<3Z)oD?H<Klf%omY+o1;I~8319_bbjl5Q=>C(e!EZ{1j4lrby*QNz0OQyiywV&|&z
zV7)`U``2aVHCOH89j1Ghe}8Nfzsh?-`S<QWjAMcG%ddPNXG}!8lm}1y#<;N4sr=NU
zFAQn+)bf8mE)n>F@yq(RY#^?WaiD3uZ0pW<j3wP;WzeIYj6c7I%RCF)7}MqsmenX)
z84%yTve^|+8P}rTmig5_Vo>PqWzJ8V7#ohhD64o^&)C9$S~h32j<L7=VOikhn~c_b
zjb+}muQF14ZkIjss%C7PaI-9ELlq;y{Yu$CmzN4RGwR_LWpk){26nf(?Cc&5!~L|b
ztp2EyF+-~^yPYp(Y`i5aJ1G=0&bAB7>`J(dx#OI&=*n}9Cv%I+;5W}Ou5HLKbAOP>
zXp7A$)4e>&ShXj!>}yXZ!(4ErY|7`O42t1E+3Vkj7-97(W&5Y5G4MUR%Kmx4{fl-p
zJUkg?^(zw@^&#Z4#EndbhJq`55KLoKW}wPOK_teg3|7{T#4%XcqRaA0Xoh1uu<Qp5
z&gl9TQno4?%INplR<`Ich~XKuxvV7%$S5SOFN@6&Wvt3rQ+Ade#2A;aC_5_-VEnw{
zRR&XUWUTF4SoY5$_NZ9HSm`~dY<aa0;|tKaZ0!0{#!!M|S<am$47Yr{vX@N@7>CRg
z%RW7EWlVka%hJ#~htV|h%@W@}lW}wQ7fapS>5SgZA1&Q|QyIa8eoNz^Eu%4`+mbRe
zk&&bBw6u-=rl;P0WtlqugU%axZu#+hjNa$;#PZKS_Oks*_rlg&h*JjW(~i|zu#Ua-
z<?3sec}{QXsrA(sv2zFg%V4FYbJi=mW>%S{Z*~hkZ;R1VIk%ZECu=RC^B>ZCPbw{J
z*L!rTNn+8t-K9@!=36q{Yv~`ppSQSrT&MqBbk=gvqlUgcGS4FPxJa+sbHeh^UH0;@
z&^KN`Y&q+0q=)vVT58-%=$TH*7Ne`0KD;T(LY^<Db0{p!^SNSrVjj&hV-BC5QbDv#
zb79j>ui`BCoeSynCL=AePWkkUYho+{$5Zs&IFLm(C7WK56>iyMn?b*23by>2m`?X;
z*=j-jNu%GMu*vezdk*`$n|>a%+R`<WNWY!6+yWS4(tS!jEv)x6`pp*$EHUp$^!&-L
zmhbI2`l)rZEvy%4`UT<)i?A6^pL^QDa`rxyZoFV?0p11CQ{GOn+`Iv#@0{_g^lx=2
zoxkl{sf{&=KAQNswB8s%&k+oj!izW3qwc&f{pU=Va@NojmUNb875LEWV6RH&omfhT
zXFM<6m%fBPtMqZ{xs(NT+t*E{DLY*0s~zi0=Thd-bGFu&W}s)%op)X<HG-$pABn0<
zMWIvaHybNUA)9UK-9Id)wW}x616LYLe=Ye<yN%bD{+RoNmRX=It#KTqC0~`4{`0MK
zM+a%W3)!Wd_wQ+YV$YV+Uw6}dvhzyE9=)N>tvXQ(se4V^)SFSty7+>2dVYFoxZxRX
z1~{#>NAj4~a4fkLTzH>WRi0Fun%O{m`tJWFX5Vev(s}e!=lGj6V>GGsB>F0imVqt3
z8c|JySdpcdHdoPh_QsU{bG3iWH`BJmfTbZ*^|Y}QA*InjifNtIfu-~N6|`SNn@Wu@
zBs8$s`qBvv0@_3Dno`$G99mA{iqdb|BHEtYUZp~A0WJT3H0O7AF74$yx6)-PCuqck
zIi<5G$7!?V&ZTvbBeb8-97{KEJxH53&Av2w`F<KJ%%=38=e>Gj5>0OXZZ02U(Q*gA
zn7_ZI(~3PmnJ3*P(>~(|%ug%uv@}kSIYEY@t-Alld_50An{E5r{Azy;ZQb@(a}7C~
zmU*z*OaevFCRIEz-`N15T^?vK4=>nGEB3x^eq+Ctc9VR=%o*88a~9Q@9ozh9+@}}J
z{~Ym%QXkqzklF0OUrIxs)S1~COK6%KYI6r`0nO*9%=|INmDaUMWUk#bhxT9}*GyPA
zlQw86GGDTtPTT$=-~3{53hnmtQ|7BrC(|<Gv&_tz3A7~DQFF8M7qy_{pm|d6cWS5m
ze)ErAqtpc49<voOO!X8bn*aIb`xd;XZg8QR57~56Ps0i3u)a>}taBLilcqN6qla*_
zcX=!I=5(kzko%O{4T&<(JM@UU?M#^Y5}}D&-?ZKA9$Zh&b=+zW^Q@z$gEyMj+1{Wk
z3)Y#t`f8}-O{>h9dl#vB)0Ufy%vNeN)YE*n&_WF<Twwm^rnkaNsCS)bn>{zEsTjlz
zv)^nv)t&2LwjC2uU0Q6-vgbT%@cfD9@eAjv3j8mVJO3<ogY27W;(^oDpPipgCUg$<
ztLI0P>&7hVQdYkSGW!@c&(LiO|8j`BXsFXPp*fX0u&&LNS)NSoPi-;XDcnW%xctQQ
z&uf=O$5R&o8ce<`sMNtzb*5ZfBK2d_b(8vS9Chi;8dLTSB((^0!L(coqpp>fo6a8s
zQzyJNnQovWsrD;$riyi8)X+U@Q{uE>YI&8+)YG?>iufrsEv?%`^#O2AE9L8{{-=vf
zqleZ~_dm`zoj|Un_Rc$H`sc)dwD+X$&>c11>smlP`01c2>541$%I5v1C)_#I^_hE2
zzjn{0b~GfK1|z0Zug_$fl#8ZPoAFeW>-Wi2Hx0oQ_jm$TFoZGT^uH)kn-QiZncpdE
zvY@8YxKT<(Q<Uk?+F=T3PPoa%ZjdsE8f^Obx{uOi+-myg(|<nQNqH9HXL6^uQI?-s
zZJN5Nm11dKZo2CDl(N&y%e0~EAqBs8p(**|JxazESJS?NyOdV@Ii@YtT1q_1*>v0g
zI%TQK(KLH%4aNPVoyn*D0wp5Q#x%L2f}+X$Z7e=nO4;1<-Dr<BQ2u(28vRyjDL+#_
z85jLgQdZv_Fg8DyQqDW|8l#Jal$E3|V_q7U^4;{>m>+qL@^ie^2zNb0Ss(q>*fEex
zk%=A}eXpLNZ0~P0Mw~rPnH6xy=t(|8@i=|cSiANh1^4obamC+#l>0uHjL1iODErf`
z#&E?>3aqKr_+t-?Lh&#d_iv|DG`ls%%IRdv!W#->^=lmEzO%%bZ9-GZ=zQbMbU3BH
z>b#K|1*N#ypEVwz3!-pwc}8+~I3?PA!f0a+q4@vJFeV+}MnNLdjbg|aie8&$EOhm!
ztoxB{jO_KLe1z;W-m$Ktyiq0?rygHUu^*!wXMw#a3=rA)X6_=&s0?RJed|W4`HV8&
z|Nlg<ii|aWI5dm$P6{?Y40EDHeU305baJ3{MFNbyFKj7gvLK^d@kC0+mn}w@-M`8G
zAb;bNO+UyOrLPe^VT}Ck>q?`dahUuNy3A-{50YPMmKd`M@5yezJd7UR-Q*(VeB+V9
zPV!chi&0V4Ms}Sv!<c`xmAsbVU<?R<N<LU=Yb<koME>eH(b(U7k8FtlW#|{(C9|)6
zGn7$l$>npu7y_4HC)*@{G!zV7Cg(Ty8`PB-$dO(>hK$1%<bY#u42yzG$+XrsL+)e)
z`I=v=p|Vj!jycn8C@EBu=kz@=kdadIOhBXI^*kXNAiHf?^qND~f4^Z^p)4YYqpldf
zF$&1D%P$%Vmgkb)rdbU=1KDKsj#7iIC4+qDw%#z1oK8+!qA~C`93V$zC=7OAQ^=S$
zu_35>H(9cUZwN?FB+uoaH~b1@lJ9;wV>tPnN;bpu3{S2T$#=_67<!Il$#b2K8?J|-
z$kJWu2GYb>a$HlIq4pM-9Jw;ZFq9QZ-gSDHp(8YmT>n17z?~RO#zrv=&bPLb7wE|b
zWacKa>lD0!5WJoY+JQFs{8>XTZ-_NqyXr#*`#=oyjw~g6<VPAd1uP+ZeE=9dzIl)-
zknM(ss`=z6r2&S3eY44jW^6R1_&Sr(DeDY-1|7)>Pgfb%8|=wt8<!idFei~$3q1{v
zo_|T5;|mOnJH|=%Bv->P(N|LM&DjPy`ZFoO+u2|{^CPJ)*U_-yem^PugPmb{ZV%}I
z%*N0a+C@@T{?^ley(UeZ|3k04_<|%jI;yWsenz5qebVQwd`x0Qe9$lGZX$_Iz51iF
zdXnADw|W((j$}B{u0J#51}W?H3w=;S4XFt5Okb6Gk<_ezq#xO0C4px&>BojkNk7x>
z>Tl=`q&Kf`>0wkYX*}$jUOP`k0-LJ!wGXAFC$p;b+8iONFuhD4vyDs2d~4KS`&>lQ
zN0;co=nF`8l`8!waxO{aF4I@cK0#uf6zT)+Wsn#{9DUyLbdnHLq?h?0AWgoRuRq+M
zLel!2(!0xdla6w-^d}IBr2OAU^;SD3=|RFFy{?8zifG=ir|%(>zHZyA?_Po>wdr>1
z*E~m(zRqIl1M^^{s0^CkIS@>G)KAo#hayO4(OA8c5<tqlh173GY$qAl!1T)|ZzVa1
zqxEeUHj<Qf5&F0UKhm!Kp?dNBHKaXnw&{x-SCC4eTlD+Vy-BmLY|u|#wU~5yg|D93
z=1$`9SL#m}%p++gFVpV}bRm7%w?yyt!HJaE<)Igg9Y`Lr^YyJDJCfZE7yaw+6G_X~
z&d}?0zlld>4*D&aAH*rs?eym+j}e=WPSlrKhl#fbf9ZJCLE;zUcU`E{dm`?^7hTnr
zcf_%vPr9KUoy2;}fNp3`8}ad?UfqS-7UGQaT{^(tX5vYkcAdceA<;MWh0a>vNSxXG
zRL9+ahqw~^NEfu|7V+@Cdph&ItHeLs?&{v9RTD3l-O{~TTtzf{Uejrs%81W+)jHn;
zCgO&vRl3Z@I%31oGM(t2n#dhC>JFvKiGuhN-NJ=p;^P-8T|qsM7z~x^ZX};4_S_Qc
zYFy6}Z*Ai0j@IT8pP7nuwn-<63zrn=P%fE7IscR{>B<ozdRn$FigAz#$UdeUa@bE~
zeLtkbTK5od?n%`Z;C2$>J$rR0C$NaF#3UV1M<dRA%F^A3l8De~y3TDBORT;{(ybGt
zh=c%~ZhA;8(Z2$vEAIgl!+c_O?gf#=d=*#+T^B~QcZ<{kpKm8#VFPrw>060f$L+c^
z3pWw#PX_4PYW;|d{`l*LS!;-vgX?tn9ejwXBdc`D7H?v5(sErJd@-@O$5S_b%$+!$
zx=?2)oJX|0a@F14>Owq)o}-ItcOvp0JL{y!9f+^M({$D)cEq@PdtFi8M5063B%MF=
zH(~VppAx0r55k<l@seiUC}H=dv62T-!-QWOMoJ3%KM-om2TSJV_YtnId0&#S@*Ux`
z@m<OBdmRMQip~<!&R2v#+E*o$99jsiUM(dlh9`tR)svEvs0V~KiyxGz`x*!)c|*zn
zqauO2;C9Kd_e}y=dZQ$)?h0X#`;`(B?Gm9ue6eKvUn>FUW-aNHS_n(Tr6qA&jfBN+
z{~yDxS^`F_DLI>}BHVUUmY`<J2s<Q_lDDNoLb!*ZWOFo^5GP}opn8i4s)dCm0oerv
zPvz;7o&~vtS4(nAu$Qw5_lh%1IH(N5@Y16t{7;7oG5Uig)ciEUyOsM(K6|GS%1if@
zKyK_JRIb}uvKzO9@UfCvg8srFP&d;`?9NgM4p)dJ8OsQS58JUN*KS}4lj@Kqx3LHU
zA`(`@8G#aBHbs}L%m)z!u@NPCo<PEx=b<H*nh?Ted{BuLv5m0c&6X1Qz-Gc_rhm!9
ztPO;M556TXuD%3*%BqsZ<tquT-<Fk(Ml2)5W_XsIYhOZ`XuGgvbpHZEe}QYsVh2~k
z6qh+Avz4<66tQ#3qm9mlk4vVNAetNrRR;SK8P%Rp;Ww$Ie9VT>d-;#HApZ{@0T|b=
zT{MpWdT&fCtQ^BPBS*CNB1iB&uLrev+6M8ytoPd7z3=fApWbO_PU^-d9q!aJ_?>v-
zq&Dp_pEi8X*%mG3Y74%1UbA*8tQnu7exN<l^#C8Urcrxge<L1UeOr6U_70vGc2k=r
zxQTasbVWPM=PJGie@VNm<`Q1nYt<HlEAiL&S+s{<Tky008nml+8}X_FtycS6i)YPO
zY5UHq@C>a~JF-BA7pxa*Z<h-3lW%gg<RC6y4=vK(x?hAp*_N*zBoyEUiKn!k1E=us
zzGZ2}hqLjlQ^&Lmrexrk%sH%0<R8Y*)}(5WdZ*!oHzaGZ)?~c8Hc9&{co%*fB0-z@
zAOSz)EnO?aGw`na$Xan98BegmYbmLC{Bt&1J2(M@&+~$70cYX(eN_-G)fI~80;9AM
z+9>?TmN4zux^VpQ9l_e9tHF5C_*ShcG7t|wvq@`h-h|ItxL%u0T95x$zDDczehpp~
z=A%8b&j){^#apZS<&BpmF4po+EyjQP<*tP}d*BbBo2PvunuibccG0?fx!^ZdJ89RN
zo$xy#4qAte4*2Fbwpz<ITYOsDM6FxIM0~8nZw>6>FC0VhT?4^<$65SGHM2Ut;Qa1=
z(x{l9aD$W&n(u=HxHn_Hnt7?cxM^qJYW|LQ;gUT&H04?CxM`PPYJ8@=#Jzz%*X%5O
zh8yaAtVx^w7`Hy-z9v%Kge#lVpn12b9v5F)r-{_o;t;?an$(roafjM#G>K)GaV=>V
zHOu`k;C4G%HJ0jf+%{dQ=Jz%;E-b{LnR82r%YLcRd<`$gjqg)xlnrv6X_{0s3nIpG
zN(36{BOb0QgrkW?oX0t}6>1hdKZ8@I<!h{QdAOa<r!>y5PT+Q%vNW5B$8q|IW13|h
z={Wbdhcq3O1OLk#sTxXG3eN1BtTE7c;~Fm{X|BH8fm?`3&<Nw>apsS7&9)v2Zhrw;
zV`LI=`&QsJZ+b8|!yUAylZn8&GT<6r4-{8B0jk-;1mTM1Q5tr4IPTiEaLolq2+p}J
zSfhL!h!Y<U)Szjbapd`%HBUR&<M5Z(Yh1}|aYdN58lTrbxZh(w8XNplTrqE{rnq%6
zE^FfwjT71fCwlIo0W{CU^{36(Y=^nv_RXEGnS9>~x8c$Z4JXP0w-)QD`Ec77_rDsg
znHD+`cVBFy`FiyiHf7tNV#Aj2*qDwV#mlO`VB<5#ij#alVXdAc#p%WY?AAMj#fYW7
z*ztt-#a|R%*e?#<#U!_O>{3f-@j31b>^XQ_@foLQSpTt>Vnp5}th1=OxNBk)c4^T6
zIf)~8v8i2+#e~sY*q=Ffih;YYVXv&bRs5r;8e943YViSb6}Bg}y7*d488+6fs`!44
z3H#+nS+VwR3HCA5R2;QkjqP>R6<1!6Vg0S@;{Mel>=mrMxUZOtJ^EKvT;_HTn^wXr
z4mn?d)kDu0i|uo<E@NkkuOG|CR!j4WO<#^-dEqCE>4}H2=E38|Z#z=4Ke<PWSEG`#
zCxZ?a2R9~RBYO80yKhgxh8FE9zGbCj)3)p^Ubmc#ecQz>PL$xVc?GoMT{F<wgpH))
zEhl2JnVs0;2VcS1C#O-xt9M3XiT<(0sCEE$aVNMqGIl$5L4IVhO<e#MwK1$XcjHEE
z-J9*jExL8sU1zoye{x-ojoGrP_({QXY+|=x@zLL&*z4!k6p!p#hy@4v6t8>Zigg+A
zE)Iat!MX?*7dzHEV<F)l#k%#=us25L6;Cg=$0jLUinqB;!os05iZ`D46PNtcq4@jf
zA8`!^yW*4du{a#orufy9;W%&mKkD(2!8o6bKh)i2eQ_-2m|C##U0nO@5%rw29dU)X
z2i3%%FXIlTzE|%~d>$w9?p8;(K92kLtW!N0em|}-r%jEw*2j@HwW`^R>f%^^&1&wM
z>v0C*LpAls<+!EM_tamR7vf(1yraf6m&Y}h-co07H^+UZTvP8i>f%tdF01|K7RL?W
zu2NTL$>Z)EELS@WiQ=BFG^>|ld2t>cI<-UHxj6axVs*`$GjTYeLcKwl8yE9KtUh3K
zBJNlzUwv{{MqCe#ttPY_j?0}}sQwk47RP8ht=?fsjysf@qn6Fu6<5D8OD#K+5C{8k
zRGrXGkDIAFq#lQm<EF=@s<9VvabeSw)tL*>an`yd^}d|gI6``Y+II*Xx80ASzJQ91
z`~TNYZFdzASE0bG7kh1w3ys65ZSw=-9A_ZZ7l!@gX4FH~Yvb0%L5_peDc4rT)oli<
zk9#eTOC1hT$DQ_!qZqcS$3HHJJ4xT7W}#f;-nsj$WtV5i9eM7nmM?UUgBGn)C!TPO
z!-1Bo|MuC%DJFTTDG-~uMb{Uq^UHr@ULJB&XUzVAd9Y!wI_S_S=I6(m>iV`%7`kz~
z+Aa74W-@E4IzZivd9%b;y~Oq{W~_aJ`dLCd1}Ofeg5P_Ad5HP060LrQVY`f~Oofjy
zMUOwJ@`mqW>d$^q`6BLOwt)Los>)lK?kVq7?X$08?%nNBb*EKh`cJ-6U1+JqgoU-J
zVmFszS|>KEE(wen?ac?OzHeGg>G4L@yEqkQc>5id{*n~4>(5P9z&s(w^ZHd4_W%du
zl2NU?{JapeeS4M4;Gd5v{!^xk=j31jH%zL5kxYzxrcSjr_9(_Tv{;3*9K;;8QK+^~
z+mD%iTdW#L+=Hpl;j5VSiI}=bw#w+u#EefZRMlirF-iANt9Ts*%-o_JRbXHo<|jN$
zWfCAT?sJZ*dcQz1X)g|`24Nt~RB5W}swo`vf|9Jl+J|7eymqOs(*rTy?-Nv?u5H4o
z%?#Ct`Rg(G6pG5ae+>q@iJ%I5xB_$dCq|`M;f?9KiBQ#NFT!M>icwvD?S>&kqE!br
z&Bdh6ictM2nu)pdB2*RIKMey{1gZ7_reNl=0#tF5Ntk(SHmV#(|DfTc>r|&9<LLS;
zt5waKG4z2GD^z{IhS4;zx9Tox5S`<)Se0V#LwC2it9mEBLuY8_sg@Hu(1_hGs`b{F
zXxgS3s;N_-qfLJuR7T2Uv~Q!GYTm^r^bp%d1)Eln?j`<F!s)eWx8>u?Mb+2Pr$@$=
z)zdGd*Iyk`E?`ul=j0A4A=PDQe?-4BV!8=^W<if~8odO)xc`k(c2R}?SoK=@!$F4r
zmia=tm?A_6LZ2yTRdUdmT^}nS+ZCbr^)@N7_<S_0vR+wQnuF$L)+z5#$U^^t-cVjd
z9!0C&uPAqw97JdJUsMi#--ni5vMK|>d(fY9EK0a65uJfDD*Zpjqoce^ly5_*Xy|8^
zlE@~Y&)$+LRqrrp`|~1Yg+Bs)mC93|&4Hpz*PU1Tw?v^|OgO95Eel6)f0C!{J`jxV
zP@PnMyt@@$voBLwJ9iWMN!b6FRV+WW=bS^zhZk0(%X;@KZEaVe4^;0}PC<F059KE*
zTht5D7l{eVy(6yZwZ07Hv*0=Cu89<-ZJ{&z(KEbq;%i6r4;@C?=wpv29YH9G2W`;5
zVq%mvw|}ErJ)@O9Gk>54zXFwQ<WbbNrckBS^a<6V2vYidA3znR1}L+`dr{{=8<i#J
zx=;@m`YHLZU!%fDS1S=KUZB1;u28<*{}k1u@K&zA@et*7V6hVHa1XT~;-TD#zJr?O
zHDCEbaT7K4!$rA!;0ns-$qZ$U|0NVs@2Gs5VMTQww^vp-l%jNTlaz_G3@C%|UqvrL
zgX**YsaUI3pr~)YDgYnFsM(i4D?B&zQIpvp6%UV}NBJfVD1Z%TP`vP7#cAg})TV`R
z6+-L@)U5CAiv7wA)XL_U3b*%%QOC^B6=!|ZP}6dsDDEFfMzzo$C|a*2q1v`JDlC%|
zQ10{ZC}P2Ml;F!v#f|eM6ztJe#gA4jD%4c1n6MCq+M8RYXlB4rFB#>E6hkyBBgCv|
z`v^q+Kinv0`G=woj~6RuAKr#~(yCCryS5p{xFAs+v)O?1;|LVp5o=L_DICST0v}W+
ztVl8UkvD3>+5$z_ti`CS({dGuFz%?T57~+~(OgvDy$ppz`%Dztn69v0JRSA-^Z~^K
z`V>@8;ywjUI|*eMy+?7Y?+=o(a;IX*XB_#{fu-n48bdz%KvNh?hmjrkNs6tXJ|KN8
zIE7$cAF{j%t+<);7P&tKuDEDzN2Va5ibG#sAdMSA3OoO2$VKyk3To;j<m2%W#i^=$
z$ZPG}6o*IeAbW0ZQ3UwkLV`5@irf3IBKvdKDLg7KA@3xuR)l=EB45K+DE#~^NMC<%
z#mBt{<hA*W6$dREWZrLg#e+cwvheLZ#qdfA@^QV3qGJai8B;n#Au2hKwC6Y~mUN#%
z{yt={NL!MJTuYgx;E_)tCBVP(Y)J+(eDzQHwikzyD_p+GYiFk+LF1q0v*F1|ZP!Qn
zhO<e??TrKSMU5=vtcqTF>ts68Q}k9&3?U)+WOc|(k6@8s6JN=jE+UaNh!**Ukr?FV
zz-IZb)zQc??}zeX77)4H>7G196@py+{f?Z}7Kn6ydrKZUXEQSJ{x$jUnDxlwi<jk@
zd25gnstfYRw^ksRovDxyj(Z^i2TSG8H!MPm=mvSgE;r<w7_Hn%I|unYKqV)&J0qto
zlgSUynTCv=C6d#j_Q+>{xbpcqHc0M=b8_+3--vTB&dB?}d`C3i$&=fz8bt(Eo|J#2
zeL{RxX390f0mQ4qqw?jCdJvP29g-ig?LzEGN|mz%Un8dCljTQJS`mFwyX5P2&4>wG
zcE~Thet^I%kC#uL)rfdMmnvTpc^h%jjwp9LdINFuYn;5cyar+4hm=S3TtMWv!sL9{
z3IwPDEU$u^5#g63<%%pF;;1o9j=7*l3`>ILZSQ3W<=H^_8V?cT%<;`~2#kxkkg`F(
zCA$dW9`7q3sme!O#jKJa?8`xjLCfX$T(b~W+q~oh;G+n~b&KS!#||RoUhZ;s**?VX
zdGq9MUAqy79bM#mW+ftS{dJO`3yViYj5^3OQz;1hemnU#Egmts!$yARIU2G3=^vSg
z9UM{BFfI$(1VJQR|0?riMIta&pJl^503zG?QFi1`5Mn?%AbU2t1yLmEmHqVcM<f@%
zm3>6`A_{XlWMx?^5&cJB$%4w4B95oF$V45B5y)N5vf61L2uA!vS@qU=h%(|m*^wQy
z5CQ1BvT6M3h(FL;+0MEth>4NcW&Ghuh>(yPS<!;O@GAiqWtix3`2G!6*}#D@_>MIe
z8Mt^DE?)kBT>sGr_!Q3)*@2(EaI1$}7P9;;Ts%)MYelrfug?<8wq?A4FLL6`_8OkT
zuT5pk_B?wC7uXicw*75{TPEhqT7B-oZT{rQf>Af&?C~sFTE-PP<=ZjYVf{sT;^<*n
zbaMr~d?ZcQ|I-Zj|CAy_FV(|G2Y1VgVv6A-1Bo)hK{<R?KU20_DT1r}Xfo$UE*#TK
zl4Xt*!6SNbvKy`i@crFrSySjKc>6oJOq-Ym&v^%xLCznA?|282)m9&bpMD3F*}mBa
z?|T<2n`6HRp4}ZJ8(otK$Mporl&E<4p5Bczw<8qzjXpmaU4@53``5@0)uZ9AAADrQ
zp;-8mp{26vE)Y2D(-PU4Es^m4|3`tBBmi7L>M9$}4uWgG&5^b1w!quRXUe$uH^5PU
zrpsJM*23*=9ArszR>Hs8+R4rYEQK$1u#p`hEr$Q!K9X+Ea))nr8JFJD%!PZ*|0;EB
zm<bPB@L3x2VH#ZO`BA#jX$pMHiUH}jb(7#T*Y-;Dkbh#A`@fa;ru~RLvb96%A{>o%
z41Fb?Uh^sTWn_!ArEMU#JEmE>`*%<5YRp4v^TMv!3er8PZOH4`{mi>kJ6db({@u0G
z=UL6M<!RTY`_vC&S7y{mJ8BzZyG~t{&U;rE`@G01T{P)Nti8x09rLV-J)ky9#efU3
zUgi?%G<tdLw2NvfG|Lpb;ig<lRF=dF?un%VH&n3!&-v2sc4_RqH*6{Smmt>vL!q?9
zjT3wJYrgc_mcm$Xn_Q_1b2|3>^b=B4>d9CKx8u_1=a0wYmK~8UElZE>S$|L(c0Vn)
zEO@`vw?8@dB4n?0z;;*cI4()L-!mchXhMRtX*)f3TN*<;f+xiWoS;a14q#*VpC?H5
zY-H>QMVvIi5)-SmAf=*4P%P&fOj_R^9$R-GEWQ0VIM(lVq_oH_F!uF_FsaYRO|f@=
z220Pw{9->iZj&}7u8xIyY>_@Vu{?HowZBv)^Nf8Iv`!j!X+i8@%xY=X<N2`>)D_av
zewWye6mO}`q#3c5Cl*UP-5p}@@;s#Z{<g7m_4B2Zp%Y>?HM6Bq=1*Ai17~Ucv9GZ7
zH`AnG-U#g0mnqV}=0O<H-d1|zb{}kt`$XyUwzse;zP}}3Kexjo!hT44roM#TiW`$?
z7C(cf?;4T#ZGHqx$r_TJh2Dde@cSi~7<XXv%{`Ke!#80Kx4Qn1)n9>KY;Bh~YcImy
z4!x8dsHuQ~C$~sUkIb+yZq1UiZXN7}-$O~(4>fE&>Yl{YNe&}W?@BnHBG~xBT1oRJ
zF07^Ky5voC5o}mjBe_P-heh4IC`sIx1M7HUm2~H1!mJ|}$r{lSSe=7O5@9|7bMe+m
z*4{{gDT9h7Jx_MQlHwGSo!tqr)D(&2##cJ*YJouVZVDL|TEdaExZz-vZxu;|t5Go9
z*98)v?J!vQw_M3-STyX`tdo*zDiC&LZKmX6N(d}9`l#e&b|B2eIwV=l*#ujBB2{vx
z*bnwpku0gNTn)Q@b(iEx-E!EMmpdfJr=BqCw|EKS-2#~79Gax@^L*IodXmK1W;V<N
zj*~2#IRlop7cFsI>;UsFgiCI&wT0Q0LM35A6JX2kgCu<L&zKV*fRbw5*O*0)0EsbS
zB<9D;?UJOl!I+ugt&*SFeK9+dHc9a3-p2eYST8v(Yma$kUMtBpzKD7AV5J0o>1mAb
zr)84Qbq`~%I(tdTj~iq1)-RHXUf+&kqueFh_cvl*9hfIMK3Wq)6}d=!CR~j1zB)sq
zcC3h5-svd$FxMQj!)A(PlBX`_{nE*j53AKNTF?YZ@n%_!YWFX(4?q~xcK*9K6T*o>
zT^to_F@-UXZNp*-^>oaH2}5G)&XX}4miCKB_aBeZM)!!Z$I@dk$z9?zr_y4=`R(GO
zqU4yAt1rcLVNy){+vj3i6)PrpYP0yDffloO-9z!^3StZ|?w<JG<+zxi8F$5|TZkBW
zNv)XJ2#v{ncwOB7I4VZ<wMM+=MOe(=g_p$8&h0U>$VzcgZ$Ql9<TCNELH`(z$RsZK
z;u|wqs}m3WSQ&HTe_h;l!m=3LT%~xP-IAC+AyRR#qeslGokH=+ne$>0Jg)fj+*vW6
zH_wUJc}$P-`*23QeaV!VjJc=9?#m{{H~@0QjVu2^pYP5RNBI7Lc8HFNIU7cyOYa^Q
zmv8<AHGfVM%K`_WDU0@r@xeXNRLCB2AK(r2;^Cd*@Q60(W*tkM0&0PNdqx-UfjohZ
z*-*rRu=~*UegyFgcs<lYi4y}+wa^`fNO3mi8kBYoCN9EOLq&sN@h*HNbcRQi*p+C3
z-T{Y;`6L7M@{thnJF*7)!L&_0k*a`_UT+b9q>7=_r*9OSX*}q!AV2X|`Z?&zy=%lm
zdI40R^by~spMr)pFBRXWXF=CY_7rpIN1>Qa3&no)gV5_c+{8-SJ}6T%SKLY64Fx}(
zCH_R&0o^-shWH_w0e$N4D9#{}p=mqp#eWDmXq<GC7=}kd4?g}YO2)#VEt7wVXqaed
zYQT4qCkhCK?-><U!9$?Ci-$#XVS&(w7lWcG$R;S=sb2&J`9TB2dqfK(Rzs2LU7}jR
za;UMqU9>6K6B^w2Qj{LJ06KeNi>PSxeCP^vvnX|g3-rjDhoY6fPSEMM?}^G+PK9>-
zyeqO_HW~VHL!D^tlE09kT{lF_JjNkSnk%A@bH^Z}_DiDNnZpq6+$zzq;|ItvtX#Cx
zt`~CTv{~dop$h`6(~D+|w?Ux4HKHqDS|Gg5D$(YlClHT)GSSK2`;d2Lkx1294|(6m
z6BWIvg{<*ni(;N!gH(_UMeU8%kW_KLD5$m)a-ijuXitp=a%t8H(O#<ovITZr6l&B!
zz84%3b*mJRZw&`USdkdA(JoaaJ;#Gs!;(c6x#u8zvv!FD83mA}8#_cXX{R8%-|?d7
zNm&rjZ8Xsu`ccU1bdm^zJqUSz87GR3*$0{a11)k7-wnyxf)HH_*Z~PT6eIHTWk5Dm
zM~kT5WJu!o2+>|w9Hetgm?*{x1>qbH7X7h-L2_#XMaRE^AXk2F7Cre84p|%IFB<I(
zhP?Uzadh9)t&rxMt3~GejgU!`d_;gN>maGXr6Pl66~sGliKt7p4C2zXK-AA&0s%O=
ziRyAaAQkYrqCM&JAQav#(ZH@*5Xeg>(PqkY$l(Q!A`E;Aq=#lN0)|b3oG+OqvfcOx
zeC)$tp<vk$uzuYy;g5Nv;8_R03)f8j1ipG@RJeY;A6znVL^$O`H~3NHkg%++6TGFc
zU%2A_EAX3VJ;HrgpMx9R-wMx~AA^VK9m2!XCUBhbm2lIUyWl?~Ey6oTZh^Z4o(h*H
zT?IR4KN4c_m%z#QnuJ)86+G9aLAZKLDflPhw(!X^J$SM9rZ8$wG5F-itHN`W<lq%s
zE(;AKLh!Wg3qnpO2fXfng%I|j5X_lt5w_Qy25+Jng@O8$U{`aAFo|~@yzQG>xH~%?
zEC(orA$!xnA%zlQHz679`AQ(fM<s#7mT`q@e->D~@0{?;Vj4K&#u=e@8WFsF+G!!}
zI|dwu%MpHj2L~HUvV_n_5HM);m@uOz61)<SF3i*dz|rRp2$AQ4z{ZY!!XN2dz|m{=
z3X_=|z$=d?39Dgi!O=|#!sY-Uu)!@}c-_kz4BAN*9+|!fyrPCEbok~9{(mwTCcT*r
z*5T1YS>p_Fgb6NGSslR3enEu?CAMH7G+Mam<OHxr9w8L&`WYQI3=qCUeU0`41Pdnw
zjYI>ufx?g8gVCzq&BC&2ebFHS{=(4FuINQ))(N$3ucL!IR|{X&wnod>`v~6}nxlhG
zEfrol_aJ(~t0lsOgALK!)-Duwlj@?S*>1uO;n$-BTjvT<D=$a8uXYheI9EjnX3Y>f
zezinPS{#MyHbZpa>M26UTbgM1?8!o4i6VO2iwQzRfjC;a_P1bNGA}wP=ZByRbuN10
z>oEZ%pddPU!)HPDf>Y7T{Evc;iCNKrw*!LKo+Hs-Tl)m+#skqn_B+A$(v)c3K&PPe
z+^%R)*lWSZ{Rz>lr7r{%<LJ?_v1fwb08+Fy=7~V=fsID%9|)HJMMMYK+!JJXL8FPp
zyMpq%sOVc4YX#-nuxRGY8-ncI?a|S@t_YST21M_zza)@F`$s?XtP=FD@{LZ<C>Kne
zzA~En$}IRe<Q<*6$sj0wxF~vvtrY~9xkYn7sRYGEbE1zz<bqdwouf4dvEVJtF?yQ4
zKyc01F8V?|N02mQVzj)rNHFm6C#YfZ8Ns%PUqS1S=Lu+~BcRvqCk1h520``PvII+#
z`aqv0#{^eFZ$adrhXpHFw1XT72LwrWFF@aF_6ah&n?c_0dj<cOpFr#*Ndk9e11R)$
zf<Sw$4&)mYFR&q82T|ly!TK$iL680t1smp6fsWH~f+?RZpyWEVpzNUmq*{s)tT1Un
zE_pG6)LaGV?m)DF!w`cmLn8$zgL$B#@-RV^`#BJOc8H+!Yd&b+p>2Yw<{Z%U*INW9
zOEW=XAsYqkyd$6*jh|pY;{YgS>RQ3_?J1z0dsYf8^LK%YpDq*Fe_??<0=xtp9?(Fo
z@<oF6IwGifvWH+&Rvc)0(tLpqj{xOAnJrl84+TYTnJL&YJqiR=Oc$K&1%OW2IS5j3
z1c4^)u@h_(ZUNOjw-GcYZvfp6`pe${S_`r*`N`k2#0Qk;^qqg?hZhKZaFkDcvJeD&
zGt8f1a0PKeLwsK5Y>;bZKmTLg4A2{oUcS4p1E}xRTfUo}Ey#DIgFpECZ&Wp*jeov!
zJSzKcD}QSKSkzg+XM7ZOIO>J;F@N8t4^hl15BT(Hy;18^8~MxMzKIHXbBBNZQd?9J
zq?W(pY)jOl%h&l#`je>PrC0cAo9{>2a4zw2)9Rzp6RP+#x^6}F?=I(yE?kYe-e%^H
zoxT+H6lCBpC0nCbR%`hy)|W=rE>rXW+UlbuJUL(gQXN$_S;AjhDvO$tD&VJP3ZqQ#
zID7$;6P1TN$1hw~7^ST{!;kxs7d6@cG=H?|M3hF8!;hC|MCHuM=IfFVN9j&w@UH_>
zqa41c^Yyd$MwKNV<THB{qquGR`D2&jqiUeZeB5bDl;_P|{BwAGRMYxIzGM|Ts!Ge`
zAN~c4>YPvKuY3?41wKROm&t%pKmOwRQ}%>J_3e-2Z`d9fHSax=zusw6R30&wZ`-jh
zD&Pr(Zz^3CwI%|@_dd2PigpFaPk}6nYF!85v)w(S&X#QFpBk7Ob;=`<54}7y>IQo=
z|9$SXsDP>d{5Xt#)Y$QLe37?J)aS3O`DLGfMf&aW;frp5i!AS1%EuIbj!YqW@_PwG
zk*UuY@}qs;M_z)u^RvIcjofy39>1`zJ<=w4Hh=fI7m*It&iuusr;$j%>3p5f!^n2y
zRQ|-T4Uq<KJHBsiUF1c%4d1WudgNr+zdSqq<w!2)C$DU2RV35tJ8$)fCGz0uQQonu
zhRCMLBRqAkCX$vp#1kVFkz0QC^AZ+_BV!Ns^6cMpBMqZ(c}J{8k-(HrUhUER$R!`!
zcpVWrk-<qXcn_R2BNgwT@y@?Wj|^cw;jPf5MS68V;Bj^*M@G``@t$r<iZs8u%j^Bi
zj6_oEcn=z=k=r_M@bb<RB3Y!Xym@#`Wb^B4Ub-hd@;LDVuVMfkx#x8S@2WK-QbDxv
zB<Z1%Guw^47{Ip3+aw+D`P9vkmph7ieoy=&hbc-PRk%7bu}jKhP?kq}F+{w;WuB1>
zdw9IQL61mc0-KjmIWMxUzmQjRcvhrjR{`&T2s~2$DVNu2J0<e%zLUJNCY#8FubDj5
z`QH(~>Bo2vFyAA#{5i~X^Y{{RBKrU@uxlt{hW&n?U&;H3_JX~<pF7`03_0)OiF`XE
zg84gmj-xLkn%$W^MD^1My^6-$ee_|(jpbw>F{CkKo(0caJo$En)jy6`U4K2I@CuUW
zU2r+V42b11W2z#i-GlJbXO=}+;2>W7GeZRXC6MPS&_rCK0eDq7Ma05^?L2o6aYX&T
zKpv)p8)5yqna5HVMRcC@=S9==BVwHVc$2(yBK`>0@Xqxdj~H39lJ~hJJz}YO8E?go
zv<T@YFWv^9<OtNQMZ8%9J0oHs9=y9oW<-ALd|pfvHDU^54$riT5Yg~)Ca?ViI^tfs
z6YrfVHp0o?k#{`_9Kq$-^LDR_h#)SW%=<hL62U5+z>78pMpSJ5%{`R3DI&Px2RD6%
zU&IW|S1!D7Rm76+&)nbIWf5unK5>u5FNtuRILK}G^oV#@^q%|c&D@CJ3wyZZ@|h7h
zOBeScaazRppbqW<H~WYe4_<M<v`&l|C$(~cyk9`d$EVyR#5bVr@yFbR8J~e4XFT9;
zzCQ?bRW)*7=k)<kt-s5~0N(;P-mc|pC$<BZV{UL8ueAd4@2_xc4>toJr&n`}Ha-C6
zPQSoiKT;3OQdV${=33zO4HoX#gloWU^+xV|uWI0LypHSCVFmvESj>GTECq(2P;%3e
zdf@$eGVbv7Vj#~f;s!RzfT~bF7oRNzerjQJVcR&s<GYHuu3ygr5jJPI)n$3W1YsU`
zb>a!&^|d+NG|voR+?^~gr|l4M12Kb}%iRxze@W-UpnHH7`3Jc}wuwNLXDXL^odFD}
zN#^PgkbzXhZtmT+IN-g3L~eC25_sSQi<>Er0Wv)p+yxjAkbi-~JvTiZI2A_Zw%*<j
zyzw5(9X%2Nyp)aR_OAB_j(8xrmj1QCJ(ps*V5JXm4Fb%)hVcga4n=Y&PhSMwpBK(u
zQs)XB_X_2@9G(rVyAi}~TRQ{zh_ID=sCz1K!S_wv52DGyQtk%sdf4CaOuu#9*vaGJ
z{D-T#VV6h4KPLHb9rt_+KRtCB*Wfu2&eC~uJzBfNbAXGu@dcgX@87v|PXxaTKa)M5
zd*I8n@YE%9xFNbn;qsd^xt;iX;SN+MF4E~v_~pM2T-mJ~;U<MW_gZRAcxUiru66l^
zaLk(t++(lG!e?at<}5gC40rS#=Wv3x;n8(pIh`Yl@TT}LoCz9nc#+*O=Np<A&esoe
zZrh&=?~Lx}BwWr9Pa5jsbneUv-+JyXXN^Z@IAlX7C-y;lxU!{<6P=M3zA60$$JIAE
z+<D=1&h^fn;j3$(a01RT!wXmsIj2LY;cFb5IOW6m@R{ZH9J3M~9)P~h$%u^&FCM?i
zSvCP24pUy^Xv%=$!4Wl_@8pp1l);OfB~F3iz3fWPl4~2o<pJfKuSx5|MQ_X;wcD!j
zmRtkJt8r;~oNo!|$ic<oZmnvLeyMx-;^PXA>FJ#C#N|@X$t>sau}4CVzprC>-60<5
z@@w1h=S$d}+4&Q~eVPh65u1O8-AXOsK)c7nBn$I6tIiLHRX3dEbOwD0o4-Gcvtytq
z?8<@+P6Pi<n5rS2^9Rrtc5nYdj>D(tVH+2va)!i@!@BP!bF>jnVJ!!CbNoNw33Kq;
z$q~tJhGjouah^q82@5*P;PiaC5VqBa%DFEu4?EIA<m7`)VSi8HI15L$VR!s6oYQh;
z*rQGar!h(r=1~aay!p%vGi`%#9!SrHWqgR@oR267<BEZtmBTq<Lm&W0BFYRq{bM_)
z3veWChar&j=R;apK5h$Vgqs{TJar@IN>Eamu*Q!==w*hTOj^rnE~JK8JyvlRZ6<_y
zKU~fMbfUvv9{1*K%Z&|t;<tn|%@-Utt$P8dvIQ7cz<1;LWrT!5K=U{`O9R8;zg#$F
z_cw-#%A7gn``3keGp2KL-ByKtnd`vWcx!3c<R&{#O~T?Z-0?}AIZp0jBO4}gBCF<v
z-GBd!9gBAk`yl(l_MPAu20?yh_h@ayMy7mWr+_Dfy}JI1{cLy~V4F6`cH)l#Qdjk}
z7X}Ukmc8v^+rAk9c!=Jz>rVCnP_dnCtj`<3WBb?ax(BZS=We`U+wOY~U>|(`e`5PF
z;H7Uf+o|Rrfd2j=`x)sDz*p78-Z$|kAQ<1k?$y))*e-Y2eo+?yJ`ZlOksrzclX9=K
z!G%V^lF%z`cRwv4`{yP0t)~jWvWr#h-~(cSQ%VJ!GoJ_8y4u3NUQ-0n_ZitYiTMD0
zv5qbJa}p3s(Xc_v<ABrdD)!^hbb#Fp8GG%!RKQ)Xn9Vr37tjb7u=g(A32>glWh3v#
z10?s)v8N|c0Ezi$*>Zb4AU!IdZKp>89@*uxfl)BPjyosV#P=XT_{mH*C@&nq2s_4h
zS`iGWw@GIk>jMD0YY(s&B=`fc+56cEcD{g9fMj-_)(7y-W;Z)4+#6u7OJv8sTL{pe
zWU;?xxdOU?40hV$*#Me7mECmR3E<sGWPc-01*|H-v44(F0vv#1*e$|8p|;LQ_UTPO
zLR*_*Y?o(WLI-&ec52GU&<GreZFcGpediIuzG`|GdixE4T^!XB`d$;vruDoCjZNJ4
z|975-{#p~jW-fdfI{0}b+fdUGx~O_R`wpfqlz+^ZefjgXP<YsC_Q}HPP}o!-_Og|g
zq30hhWh?KLhR)-AvPY=;&@SR4w%adt=qE1^w!1(U8uDR2`-`72^tp8oTYaA$YDu5P
z_DMJ!+60)v&YPGQy4rCX`?@4M^zqXv?52&!LaU{=?21PRL%W$a>^+J5LQ%ed&)ZDe
z9XjR5&+~hw3853}zMr>lq=yEc9XtQ<KZedU9O^C#;3bg?S;x){hB3p8VFqK25m^#R
zixP?yiR6_^i2pYGY6+DnBHAcQL`0M*C8Crfsfg^N^7j3HxX-!wdG5XEocsGd4|1su
zn36U|1h|~ROh^SQ{9TYAqf%n-7MITIuhLR$50`!LuypCEiwoIrP-+@Rck$92keV%0
zU5dWGlded&cG+0fE3Lp0Tui}kDXkIfvSsTl>G|Dgm%Dl|q+JubE(gCqlYVAtx&%}|
zk+$orxQJMfrGm<JE^Br^lA3tSxwINTlxBWf;qr8<R@#4ZiMioXwRA~wj(JX6C7mw(
z$vhl-TiWC>%1pMtC5?J9%zU--y7YVaM`p~ct5TQ6x6CbtSEO;`Zf5N9%hFROoy?w1
z`O@9@+n50Af>hb}G4t5B9BKaGLuO%ZmQ?O!4O2&yE_Gj5#q8NHmWJftVs_gIq`o#~
zOl^6tRI{~+dFd@8y&IU%jJXL)t;TbiDPXEJ706`1+?6aXQ5Q3#@QKo^C0wS*iW5?R
z1~VhN|C5qC&M@1{Vx<rEB{EN>MN9Rk;+Y3_9hL^bN10iKL(;>VhneeE9gyz0dVu-3
zZ=Y0?7Q$>Q50X|q+s%~Y?2(!TZ)Xbk?UEiF_hIg~+b+#a^<+jU`$;7mT$!~aTcigs
zIWf04cu7^s_Do`~yEOX|nd$eRt8~`il3C@=l;VfXm?5T4Qd&HQ>AmbAMX%Clru0#z
zAJb9H={q*kQy5j|O%X}@tztd%#$ih-*+riD)6GJ<y>lh=l#!X#XWwsUx8KH6!|^%i
z9lb`<w&Y3Y(n@`)@47MPjZz(HS?(8S!=otafY~Q!7jJdxSk*h{tL7@wSFSzI+vSv`
z(wCji8$Yj=n(uq&eBzP3^dCCjdAvYY`Z2M=xh!?1R7Sqm`C7<d$x=p@^Q6;~<hfC~
zbCUjoB=JU>^X5M@l0ObtoP*y_N&;K*oh$3cB@+L0&VCpF6_7t<I$NiHl^{`K=Uw}U
zC7b5B&JSG%CGP>)`Ka-LWUFGT^ZwQSlH8m`=bVvV$pho#&T4JllIojBonK#nB@sFt
zcJ33ukT^CUaK^;9OCI@#I9Kd?Dna+{c7|vzlE4GoozELINsj#Rah{iHknB9^>6|_C
zK%%|U)j6g8zNCuh<Xl{FS7M=V@2ru1N0OLFc7BpvE-AoTIyZ#fkX*WD=KROAOmf;D
z<9vo#A|W*DIlE~VNvge2&c1&NB>JyZoG*UP`}gcy?@Vq#Cy5)Bb6#7SEeVZU>1=)>
zQ(`f-#NfeFNqgcP!#YMJ@mx8{(A&kAT;Pl{e4IIwHsvpjN9Ks+<=KynWK~d7q5qC?
z`u7>hk)m!!{g))kAB#?g`^!_3!xe1|wFe23n|6;GrX~MLI_e%WlG9@)&8{^J)R|~W
z*3(MH!r{Xb=GI#b{auG7O|MHC?2QK`=)fWdg}7f5FmRE9(+ieFgy%BC6apoF-!d2j
zbGsy}M@5WFpSMeHPH`Beulyt?Cn3gcgO4PBDTTqhwOMjL^%NuMqK71JRXpQ_&`olR
z9mD8Jc99U)MKY428IoF27$ZE$QG!toW@K!!mxN~pFyx#ll2k2!#zRZ8B>wys#sdSQ
z#Kpjav8+sxd@XQcuvX$EhmGkB|7lZ6^A##1d>AA7WoFH&d1EM%FT*o-w&_X6@mL16
zPFr&8h7n_Lxu#?@QJ3+!P)+i%T!WF2y+NW#-oQA_SCmlitYs9Yu9eu?u4Z74%S+U%
zmYs$pWhGB2i%#RgD<uJUXPoHU|B4%^6HYHYm&B{?eRC>dEQk&5K07tr&WbhfeQ?6!
zr^H{VeNNBO6Jp8TE~gr;F|j)Jxzm{PH*s9m6Q=|6U&N)hO-_c(gW{Sybxua}1L9(G
zwbP-Ae(^sjq0`hzpLiYVhSQ^uJ!1G~iBoT1m-r3gvXf0$r&#vd1*fj|4)Ho%w$uHV
zHt~;QsnbwHtN5ykz-fDJv)Jh}%W2KsM)7q+z-d)Qy?E|IlGDcPwPJ0Z6Hcuq)nZik
zF(+wZm3Un3h*LrSZE=C*pwsO6TVjIZekXCxb#Xd3(CKJasrc3EolY6)#o{qwtJ80B
zq4?7uFQ;q50&#hwn^OTlPrPTA;q;b!PTYUY!D$aCTkJ4q<D}2d6vstaIhnDfVsOyh
z=>#GY#|9fatws1^O0T}tXP6`I@z-)%g&^W>9jZ=|2q-T0P;^pdrHXqR<(*ctlf@q$
zWt^y-L~(P~Z+bcRpX!h}Pd~<w7weTy(i4Qo#1hOH{h>HU{Nel;`quO)vAo77x@lH~
zSV8oT&ddoHkI41V3(kj%^HV$N?)f2N>xDMDb>Uv|#bb}@p(VS;!(SiLd#~*j%ZJv`
zGs^wNvVE2Gtg5Zzw|=+i?`pP)1y4%p5e;5qEoKqjp~YRCdha6LuiaJLV3kY1@ro(#
zzmh@s>vIx!>51s}A8F#E3=aL^h@IGPEky4fw-xuKrO>5w)?&N)lXUT4D{*|xfAlUn
zf|xfHO%GDWiIet3(D7PWvFD3WIumUy9(N0(pR+I$AFJ6#r`hU@+lkxgh729C>=kdi
zw<k)hspC$s^;Z|K5;N)l1*?eLRyop-Mk<M8PEqLP@$1Cj$B1;h)HULbp%!#m{%UbT
zw+S7UEhC1!4C%)TmqpQa+H|Gz-y)K=I(_QFFVTx4CAwbQoXAT{fzE$3ExO2GMQ0BG
z6m|Ul<LEg3L)06$;F!E}R8;?Y%28&+SJ9b(ACAurhDADUBaR;}2Srl)prgIhfN1Du
zzhn27e$fW>8^`LPK9N?&OUF;qJ)$Mqc1ORIF46rHEsm>2ouchu8yuG}c8FT{)H*WD
z+eD~mRgNu<t)h+ea>w+pW|8NOGRLCfMiI{7isRCJy=YjJ@0h#xfhc7;*D+cDzUXIc
zreiVbu88qb<f!3xM-=JDb!-bL7ezNfj*pMr5N#oyag<9d6Ui5xauj5ih%PF}JMJkh
z5^YG0ag46NBnlpnaBS|nC}IVNIUe|SUc_q;a`afv5gm36aE#M9D>5nD<~WGY5Y=dH
zam?8$5fRw#j+uLeqQqII<C|kV(WL{9j{7)l(Uq4JN6P|O1Ur))U8(_*^9>8f^POiz
zJvye2^lwQbPmZA@MkY~|HLLCDt9wFJAExfuXd5qTdZFZ)=zC05NLO$?85tuADP86G
z0E`mNY5b*m<VA=Mg9|iNb-3u>_!P~mD^&C;@CS`Q9wHiP8KGIN4H7*i57JQBJtEe{
zewzEnT_VG^Z)mk4+eH}(FKH)|{6s?^pV3a`_=uFZw9p<_Z5E;KHPC#zJVZ<AS{i!N
zO;jVOqB$yW6z!b9MLTcl{ErS$MswLh7a6n{(X5U*h<vE|v``*Z6i|>$ds}KFVyw-i
z<vt~eRvZ`6E`GBV<-O<7zA4~EC=ZC1WMM9fDNmto_cj&fYoDUUMPo$Q!T)GILPOEn
z(P&!QEj`iR9TBv+m)fE~4?=0B)0(2wra?5Urn>00a2M^ny^2U-&W|>;S4pHB;!Sf)
zT_;-8vWfQY@*2@AOD64J%WBcdEE?_IcNx*I-?lV2<rSiUa3XES=8sVN3`hIEdr??I
zHldlFnHT2f8qi7$XM~X}v}y5ACxxmJYBX?ST$tOTNbA)Y6aKbYLpx6YCUiU}Lkl?Y
zMYwClABQyFkkI$gyu(DrM<Kd>(&0+qd*Ms#F^5Yl-w8whRU$s)dW9{&KRU$tcMI2r
zy>p-^y%G{yyB++CUI;A+oesA;+J&;xHivEVPlYwJ%?^&}R-sSeLx(8uX5oYS`wkxy
z8in%4mH(Q9>V-u1O^1SKwL+WGs}A4is)cG>3mr~l?g~3^=Q;TK-VsJ=<~YQhE*E}G
zOm}!$d_zcnFK|fuXJHOyvK^vVTouL?0uF_iSA;v|k{!@{FAKE~pKuuF<O^$_9dr13
z_kz&=-{QFp=L*v$2Oav<vV~8l_Bm8<%oM)g5$NzfPAcrUyTifrl1P}Vwbfy%lP`2V
z?d34Nf-8Lb&eg%jnk6JSF&yrPLc${#?HyR@X+rig*&(+nMVPkV(qVe$v~XvmnL{S_
zlyD6O<B+sFL6{BdIh6AL6RsN4bkMJh6?(g>IP^_K3*!pcIlRL}3FBAEIT-JX5c(fj
z;c$l=E>vn-wCC1^3X3tb_E#oDgnHnFy#h8!c=XdZ`#XVqgcq5g?Tf^_gk||3?B6wS
z7iRqJwcoSoC)^X<Wp7CG75=X6u(vqmElk#VVxMxsQ`mRvk-cWuCZXD!2ljIcu0jjS
zJ$ro@rqCdx!k&N1NjUNIn!R&5O_=9fY)|`YC&XPZuun0f2&D?=?N{$13wsV_*>_8c
z!i6TW{a718xM0My_mZ^`cBjDhKb*{jqPJ)4drz7OP3;ox*WN}8b2H-Yp)mvD=tPYD
zMl(I3_LfL{uP|+)>D4g%vw50AMcH6`i#|2s>wN+Ct2I>qVT`xgn{87P&TIa=v<TM;
zcmC&Y&um*Glyord?d0WzrRI+I$K6&5^C61;FJOi6zYj$F=7)a-7zYdcH-8od<ryaS
zB>I9tcih0f^YpAB+*8}W`u>!FcUjH;%ff^}_*>C_ul*0f(OqlowN8B(5Xxojb*o1N
zPZa*x9bEV<a5*q<H)lU6$bK+s_dIbx@JwUOZoH;n@c!r*yB)v#1nsRK?N&102y%_y
z+0CWC7PuyM+gU$)DR}nsh20(57Xp$+n_Y@WyC5EHwiEH53Nqf-+YNWL2-3;-?O>H=
zK@9JXUDVD-f!W{<yR*6Vf_jImc56S>3dqvSb}g9u0_5ujyC)HM1y#=3b}BdS2%64H
z?JiA~3vT}4|BL8N!AUokUCx<n0)z8uc7K|$3JNDr+m)>=7RY%f*yZ~d3fwQo+P%#!
z5QNVhwhQ`{C)mF^+zyL7FQ65K*xAM92&QIt+llXI3E1A-?W|-n1d9becIw^|!In7>
zyMNnWkmSA5?%sQzfKx!Xi#Ov4;%BLLC*lwReY3S)LoFy6x`?;)mrD~wOq<%_x1|W$
zJdEtTFPs*vyP#utXXK>7;-|V@m`#Gf%uU&Dcj|uvnH&YXtY@);+R;^ZI$ALTf9Jo{
z;qWLyYx)B9S4D(C=gSmz`*OIz+u;Xwc1xIGuV94w;oLrf=fEeb(zhUiI=P?9vI`W{
z!#&hZtN?-gn@;MM?j3^bxM$Q{6Mw<aq{md^@vQ>2=MSmtnzsnljcTYw_059mxJv4|
za1TLw(@m;Rm78FTMk&=pZlj>(P$88Q;4Cnx&ZDZ7(giyda;Tpc9R!C1)2Y9<*a?EJ
z38=gCZ3R}pS=8l8Yr%&t0QH9(Q4pP%M8)I~1bsgesQIHffeGUn^?<XPz(*8Cjm<C-
z?EDZ;eKdj=I9lza2Gb1%E6(hpI!pBgg&o_ehrehGO!a-KZyiwrR<tKIU8*i<uH8sY
zA5jquu63fmby605*keaMoVi|5ebt)E990m+&Eu&d8|4KG?pSJbuB;$6(}?<yeI)1_
z)S({oTIS1JYfuX>{pM?@DpSoCfAQCLC{U;T=lOj)veebrXZY;Mzm)x}r}*l37br6O
zCitnVrYU39WBjLnKPU!j-}zH{Bb4lz5&q)$Pn3WspZOo{`YHR32l>Tt52gIf0Dtq#
zPKw9detx_DGYXdamTwjHnBtTEhJW<#L&}5k*L;yo4dp-YSA2nQCFR)F7yQHLZc?gN
zckoTWT&1`kXyZ3n7gA7-t$c@+Jc_O1V}AORY)VebBmPshbc$R5L;lAQ0ma_2j^AC%
zqQsx8;g`*%QRaT#;|Dt@Q5yGD@qcm?D6j9|=7+wHrC8~d^KTnOQ94iG;15QIQ)=Fo
z@qgY9p^VY5@<06EO*we+3jdn>b_#YyAwNLkLm`G0@CW-mC~3`k{4K^CDOzUd`B~9)
z$^tisUtdL~pnqiXTmF(L62A=o4G%oUvr@v3mzYvKwM2ZaK0}H)na{s~)}a`D;_z2Q
zsZ(Y*vG}gHl_=`hApW7nHI$?c06${mDhlqz8NMg)kF8OE5`WFBdE1bUiTtbDQ?{S4
zp5U8>j@jN(KF&w3ezARWB98xP;-fA0!%_YK^_^||rf7bDO1Evzjl=wV%`a>xG$Q!%
z>)LE%&V=(7{hMuVMnd`QoO)ZP-#-4Q57o9=_k;L4rgv;@j05@PBR6cdgaLeuiW1vR
z^E>!5^OtOELjC#o=@)EIwr}P8foE-#?R@wxtrFX|%bWRnihSFBN}l{}{)jF8^d|nH
z>{Q#(FB|!L`x9-S`!o4O^l@A0p%Z`T;8EK&f+PP#S)^@Cu08+Tc$n>Wc`Bc76Krdq
zV8f3+8DP6<h{OkKx7l9XX2p+R_O{*Kfah;=b+`2;;`nncrY-*>md|dZ*{Ud+@D~&*
zwgV|>zSlOQ?aU7Y{^?Adt$&CfpZCVtcHy};KS{^H_KP!$?;WgVt6!ncU;6i>;XFo_
z&mUZG8<wfeUow%mJtn8f-yE^hw)NCn{^`;sn?s}WeD3J1jZesGexl`1o8*@=e9zeL
zHq&k^_zUHqZSGY6;jyPa*whl1c=I-WHtQ}e@Z1x+Yzj5zcqi_5*g(8#9x~r*bA9<I
zFTwtijb6ey&n@wRP51Xv-pu{GHa+{l@!-XB8>2U0cr&zXHWfafd2UHpZ1~Nec*kq=
zZEiRY@Q|fk8?8J2yadNgn>LHLJohA#&Ev~&c=I(Jn>D)KJkBC$lbP{~_sb#0CSrXj
z&pYv?4TN;?QmW%@zW#0FiRX{lWS)A$1F45>xKodLI}-NWv_v=Y<SPShwv06J&QI;I
z(GIKUDOqo|A-%8Vg~fW=h<4xSW#4eMp}fA!yEf`%W8zoIyM(j132Lw4oroaYyz{)p
zBU~Za6g|GqYZ}DbRBkNeIT)dB6dOu-(qLViTTWMaPtIxB<knv1eR`v8^UR@u_f~za
z&8F%+-koi-Hf!w8^Zv;^$m(}<c=FE{$PtvYJWzg`EL)Yq`{4S6{MA;<(@7g4YgUPP
z)CZr)e2Rc)yYP<eb(hOiwe2DM*|B+@v7O|L)i5viS{s>419=l)n#r0EQh9!uhhzpL
z<=;H+lW#Sg=H1D;LymMk#k<>egB;b8z{^#-O0M*Z=LLIRCVO-o<H^7m$i~}_@;LQp
z$sXNDcoPc}@|``0c~l!dIr76HUPuf=K6oIU7g3T*zV<bgx9w9RnRav^PfzzaS!E`O
z*Sh1Mrsi}YZ-*$7oV#K-udy|ZyqUd|w_#;4*;Q#f&zTlLMzZ{PTjRHpH|YEFnAg3@
zLq*;^)!|L#Wr7#4MW0CyuX5)F?xK-Z7;d~5B3rUts|(Mx)r!2y&zTprY))?Pqw^B%
zjLGK@(0E5<^~raB*zr6|P-OK}6rSvW3b|g!hIdJGJ-J*+;u-kLkw>+xcqzyV^3ftZ
zukOL3wId0~8<?K4_IrTkeX^LazTs)YdmQ@BdPg^!$IThCb`3M+kzTyFK0TqwySKX6
zdMR0lXGni#-Mm(dclf_{>z*79Ugp&nYilz#-lY!>)~~BJ@Wkr1)(vh-ypYXR*0Wvf
zcuHxvtm6+T@CvF*tsSQ2cxt1C)}D|oFT&`eb%B};FK=g#wM)@5x007`ji>zK-gqdm
z4sKcGvS(P<y#WhcR~%q{;oB_tV{npnY0@+|Bt5};S#gqE-x6z`S1`_9v2@rPwi)9Z
z6T_`5TfTA44}@4-299u*vUgig{P@i6Zu7TZ1O~aOf45lsXny1>kUgxwmA&VlIOt;i
z!ucJyImglZ&+A_9%rlDh@u(i|>Sdy}&5GCD1#1gy`q`J<j&Kue5#a?F$~LezZ))f2
zwrN?f4{YOR{Z_TMpKRs+v{JOb$$8AR3YE8xHfrMfWURD~uWsP_JYFI-`PFkt^RuL&
zZ?)VR^PeOJc%OSN@H^?S?maF>@R{_!vXU#P`#?J9dz;%k-b*U@dW$P()J2*AZ*VoX
zb&%Nl*SK<ED=D)2D);T}Mv`=UF;_fPOOl-^<YLwDk{WoIxcP47q{rBN?&9$>l3LRR
zuHBU)QrW(9++E!lNxa|L+<?`&q&vA;TpA^VWNMeeT@DwLKE9T4i!<4z&;N<I#AbkG
zts>x_pH3n@xy9vv#hf6O__Dbu|6`;VKVU8nh$6WNL9TvzIO#VbjXV7zgtXkA!o8-r
zhqNUoiMxruoiwPJ$Zd@BAvNAS!8OYDAbs0<oEzHeLJFLW<HEC!B#n$%F4ve!(xSw0
z<F=7V2j4_-X{i>ZrNl_?m+K~^w|a-T32zNZG7Sf~U*xq(@drY=4iq(#mHa;L(J)1l
z^|c@_ODs=1vo(;L_FyGReI|e#{B4OiowJjxr#VN|V{GTvZTv|T4f%0hV!snTxxU<z
z^Ph=Zh+DWnTR#xbb$fAjXL^aGWDl;nQ5SK8@g}bJmJXsr+eYr_$yVaEI3~BCu#p&{
z&EVR<s3jh0bmZP%tRmh&?7&sVmJ|I{?YLXFl@YCLZMkvDMZ~?~WNt#qMdEWs5;yo&
z4v}}yl8gP5PLzb=xm{*L;=no_H_V?+Jb4$(eVq&t_k@~oaV1Gacs+)@|78Mk;hrJ)
z^inLb>VQ7?q-hlKfwC@l*Vb_2`UhHE?Zgmbaik`<{_<`jS3{la-tJGVdZfZFpWQ;l
zA5-T3HSi#Q*H`3PdAbm%o~`A&#5oe(POstGoud#3%;mTnnux^aH><eqqd4LeYbE!H
zx(V?xb(!;nZa}p7@|&~mpcc{g>>?*us7hqJFL0Ww))P(UXE`t5%MsUIo#r&IUP*M^
zGs(%aT(YWMJHheZIcs(D!5C*adBO@h`kfP6^v$Zz=qso3*^t$#u3?Vs^n0uQtRW6g
zr`Iao;S-1K^2$o-#|Mr<WV=;YK|kk*sKx5jj<=kGss<~XLNABXUt{&IuA6gHrpl`2
zzb?*N+%2mmvzHvNt)*6p@1JvyBotaPGuk=F{>cfpd9`u&G-g{}UvA}?j!3Qi?mp(c
zUN5j>#58dt$SkV_lSa<_fHbSQcl8`<%4w^Hj0c?mE+4mg?Onr3Z#`;7maXPwjYV4Z
zJ*eU&s~oUuOSr>vrv_We5-T{<fdN*WuQxex>NcyLm#=dc3canOgUUF5Pc~U~XkO*;
z$DFNBzP!RI+wd=~A}Hisx3#q@^|-{5?zXZbt;**FCYxKWe0YH)Ux2aFO*+TPZql<#
zv&-SE8_~3~oXO&ZtyQryt;pcyS+27>bX3Zz^;>N<i5GL~;+HKSe-m&D&;GI;D&cXW
z?@wELAL4Md`+r#eF=27a{*G8K3_%<N^q{3vA;3A|+Hd(RER}QnV2@=HCWZ5o-D%k}
zc$(8)+Ga^EJjHqNtl9D(S(d~4QExe7a-2g^zHdqT631yJ-LZUB63cP&zhRkwIEIrQ
zUt;+fe}vPWdC8J89?6-jI&V2qeu(qCC(CjwKAbZ=FScabg>mj^@hsmg?&E|zz?RkZ
z!JJ=v&R7nCdpZA|K4lr;v4`{G+<%su>jO9&YNIU;Uhd#f-W{?$cGjQ6SlVy7F369A
z*WGJ5iT36ErtP#ufA!{61a7rFchifr`Lvg1aDoS?HP_WLioS_se&5Nmag{44rq|9g
z^cj<rJ#THfC4<2!(j-^{d+D6B6s+a4F^zL%hmmFLm>tJ7UdOVpio$7@s#{W0Z8+}b
zN|x_DtvT19ud#flO61Is$ymz1CvdRq{t!4N790oMJYm;=<{WE}NkWVhmZNxZl<<6w
z38w=bCY*ka=EM~Y5Mm1qIg53DgqzX&oQQW_1Um;^PW3_uVXd4tXI$e6!K_P@v&QBT
zL0q8Dk@I^%U>;TFe2czIaHMbGRB+1)scV%uLB(YRrM`8XACHO%BP9x)(1DADwI}5{
zHA^{!lkTfI3#bf&mF6mrj;)YD{IY_B_G1%H-~G#89}N(c*}vKS>?Fc?z#>~xm_R_`
z7TCClu>}6&EW7yaVS;D-G+SZr0AcIJN%mHi5JJJRiGQPa6X>o#*gOw^0$OvFof@`<
z;P>q-dv}UEq3yvJwq_2KAd-A$-@i>GoDUylGdpYv)Ak?PH%6=oS&ARne^%lMz~DQ!
zjh->#-n~AyFIAslFMPxH@k0@04s^4vqf`i*4qfa;XdNLz`6as~Z#BW-%X2pE-ZEaL
zuAN=c`3vux*~V7<K8^1_@`UZXY8+qe+QL4r_Z9z0x0#(v8N{2-G_qrT`|)quAF|yd
zdhjo=)Up4jcH%WtYuR}@ZTO<y_t{1j&G;1ZJvR4gJwAVZ75mMnYW(_<+w8TAxAD!5
z<!rR-4gBK^H`xXjC3uxn*V!vJUcwh|FJrgvIge)(ud?IgvhWq_irK5VV!Y|sLUvLC
z7yr5W68p_P2>;_!J{$ES1@DrY$9DR168|CSJlpe69KMB?%eGgK#xH1Pvz73N@W<yf
z*-u^e;~jg_*^#>g@ms1S?D3;J@Fkfd_HM)%?{i$hzIxsh@3e!*eqXT>f6|u2o^Pe&
zm(*G8`S(<O+bqQHpC;jldH{B@0v_*Poyy*2Xo{c7O<|AP8sf*2lGukfYvYL_iR_kr
zYWP~_N%pz~MSQw(0-MT{$5+b5v)%Jo;*Gu^W78{_EP6VQvQbZGEqW@V*}d;4EYN48
z*k`7`S=>7v$zCh}+2ZWJL+oVT4;GDX;p|t$UJHsv7+cxxmBozmezx`Qc8fo=!T*wt
zEf(AQ_p-5R4HgrR_OO3t)L8VE2CyqiDlOJYce4FzZ(49pZD)5qziQ#Pe;eCr@Ulgi
z=T^30_JYMjk`KFaO}51$ZEtqJuGC_;j2FA#if@rQ>dtO*K`eB;-PocXsTO1P8`;c=
zL<{*+Cc8H=-XbQ0!QLr|u`oD8XIEd0u+TnCW3Q|TwFuc^&n7kPwHSA%vNv__w0MfQ
zWiv;%T8yK}Y@=UZ7QwP4_Q+Z{3)G|~J426Qq4xpLHnp<1IPwg~zUWN0Sbg7&{o9XV
z@vYdD%?!g@Xk{6*qvDM$q!5~&1nXGr{Lhdbm!)oTAXK02Q><k1z)zRG;ocgH{Y-6k
zb*qepFA2r==>3gj8)>j>zs}*-s;IFwfBnSuu2f+MD2(DJr<B-dw1;s!KCfr<aRWG+
zp0(^$hd$h5>l*fMuP&TZjT~ERPY15;x-7dsvK3dDFT>t^suA}%eFgggyB24|`peSD
zuELEb{$}kczJ(i)S!5+vmEs)37FbAgA+BrJ9P4CP9`3I93~TFPHg1SH#ZsD-;)19@
zS+|$@I0M2si=o8A5inz{TY70YSnE4W9)B8Vru>!V?r<EZF876X#N#M#%by|EiJg(S
z7c-w&kq5$Xd1C`CW?T@i>hpWn@|j&Yt@rO(MFKxuOLrfObZ#^5;qy1F%O!3&nJ3+>
zrAh`)(%8kKJ+j9gu6@bc|ALGYRJ~xu^b>H4w>nt+zhQBA%AT=kb4Iv(SDvyKWpr_J
zms(kulr?bq7ap^SddfH`r-@Z)u7JCp*~nV9U4<h^AF`M(f6RXh>sW_<=FL~|YgwoE
zOqvIB?z4^_95r7??y<b%hRw&JDwa~pfH@Al!>Z==ncqySU~SIqGCz}gi`AIlVV-;D
z2FvJLtNC)uHP)fKjppSkrL6SETJviuC9Es$RpwJES6BsaZka=83R%ElsrkOtODwM+
zh32fZeAdEzp7{ch#}dipm{&sQS!)&3%^x7StfMG_xiTl4bsx<#zs}2IjpEbHGldx}
zS?X!?R*94)%RFwrDO1e)?se2$DM!ev-X3X=xxi<|1c#Xe1zgtJh#+(P6*fzFY?rxF
z8N!-R^fTXg3u1Xeo6Wyh0xUq_X8y1ym31kLVg9ipg?06!y}5U566<UU*?i^mL{@Y;
z!F*NsNtXG2tohdd1Xg>ak@=UQcve80j`@>+s{5y})XnFnV_C-Ul+2I*j$wrltueP=
z9nBJq%9uMVMX@eS|2E4(MY7VD=FI5mL#((}lV${bIE%V&)a(!?j5VY>Y&Pn=pLJ4a
zz^rz22x}VMXZB`i5Nj8%%giY>kadaFVKyGUo7H94YBqXm7i)~sXhueMuzqZ+HEWjo
zvwF5vnO(l<$12`_%k0@TUsiBnsTt$`7S`|mg=T+RHnX6JJTv)jPu65iwpq}SJImv^
z)a>`98w)<oHyc^u$|_Am%=9<7u&P+8W)}^eS!IGmvm-<&7Lp!s20A;kymDg9hPOJf
zX7VD;()Zi3*oC2H{5T40W$9kC7oZI*{N_%xkW6dV%{yDo?2C!4kJVmgA=Q?wUv;i#
z&)e{<#YawNy!SZPP^+Dp^rsoCvfbKjXcd+f^Ac~ChB9F(^_ZGP;xVkVZw<{ZI2*C#
z2DHs|b{Mes4XK%Zj?`o2k0_e`O3`7pj>?<u$<SiGnOJGIx>S?(e0mAHRIkpuIX{ba
z>Q-f)Sen4Ljc#CJm%m{PWt3TUGM}+6+KMbExer*1^*YuSg<kB0rvhts{VVLuetDMV
zhIXu5;%b(US_}50bQNo-W&^ghY$a=xb`ADd(=wv3SBX9G{txor;3n32ehFcruVS~W
zEFzjFm$A3;3y2td0UP8#hx{}@i}eqkK^*WBY)0}Fa>SB{HOl#kz(g23e`g$FS)ak`
zbdDj%Y))Z0W8V>1%75663g3{w)M%^+b_BU(e+ZlHI*br#`?2KEAtc{15UZW~30b1=
zz<TEmAWViY_G#^VB-+^%D}DP80ht@ISAO*&sV;QvYVBU+;6^I8+`b2~aV24kcfUry
zyINpJPQ607ZYJ2{xt)m0CIhTb&2t3U^iO2|t{r*1NfkTryA9EGUynU!@D$nPE{82(
zwju%UE3lJcj}d?OMN=WtgizdPOcSm)A}ig;O-r9WMDA|-YHB`Fhiu<8Xga0(0O@n<
zH<h=mK|I`gOe6PJBl)hKrW$E?kq;Z&Ock$GBJvxXP5s(#BU&!?rUMh@h$^$%^uER|
zWR`K;binZj(%^L6)GzEBa-3dls>m%xR2&OTHOfnnY=?8Ek#DXba`u^~^2>!tFjZta
zg}sdA*>X(Hw-z8RWYDzq<VB>Hlx%vU-~!TRb;4Bq^c-@JaLjaiDhGiqqD(LAWg`ye
z;ih@+S;!mH5Yx}cGLU`7yG>7=mm)8W{7tvFh!JyxEvCtnLga|9yXmB!06DA0G_COD
zA!Qmg)4Jmv<f^Kzsrn@rB2u<8z1IOFA?wXeuPlOyrUJ%vzzjgDSL>OE?@UEpWi(AG
zPzrMIud=CsMG~UEq+nVzkcb4%uQENVbPC~4|1pXA*J*KiV&0@W`Z!WFI%(p2;Xgz?
zGHOC<KZYC_8a4^}eH1Yo7%+K5h(TK4_L*D=K7s`FbeY@`9Y#7|c9<wML?AXDttRD@
z2a(h#jV49L;Yejut;x{NFyvKzl}QX|Kl1keEfcre5ad~9smY=7Af)(Kp-C5dFA`Oj
z_pgYs2SHuQHj#1zkem5Zlfk;32=N@><jmA|BqtLwIb`OKjEPcBa)bO3b8e!EcDgUJ
z6^b_*YTbf_q{Nsk{@IM|J{e&WWb1{{;zCW<9`QirkL)#(y}Svj3*Twt)#r)?g={r>
zw_zhP9N=Yg&y$Jl-sWoZF^z##Zgw)+ai5MXy4snjPtgzyCu<WUyaVD!#haWAw?jOL
zrY1TUDTs}^p@~AT4YC%kZQ`a%M%uL1Oxm`PkmIU~CV6ZtWX(ExliEiF1X;Dx#N@99
zGPbm6{MG@7FlJ_q-zAtKr^d#O&2O6`d7r-;H;x-4*ZT*Jui!CA(d&NWo=78v-QHvD
zUu=MEZ|*eK`K*U1JZLkv!ssHUcbbib`?V39YxTws`6#61a<wt(g9ftt+->7{eRae~
zdfiwiSQSa-6dS+4umL%jT422Dy%JJz;+%1Uz9J%t$uzbNS%*Z0i;Nlh3W(KSj&bHk
zdF1^z(3paeLlQibjg7-)k$J`m<Dg<0B%E^0c<}2Aqy`^ld<VY_FQLPYJCFW>v05R<
z4!4(JN2T4y<FmhDM_GU4afb!iWYOE$@yr~&FtN$_^`ja1?y$3Qwfr<3^3K8d>y}A)
zveU-+VEP0c(_(3C+4}?Tt~E1uF&Klf6=>s2;osq~VqIgOYhPi`c@1N?sV{JjMA?|*
zFbroP3dUN%5Pa(ND&y%VpJ30}KNww=kFZSmJVw0d16;Cu661ThAEx?@Vgg6s!na(8
zF%`Cbuo`s$v*XMgIMkvK<MyN*K4;K{NmYFf*Qs`3<bq$p&*WM$Z%aDi=EVlguc_y7
z$#@MWoY4UvAFRaa@}9wjo|_oMo~Q7Or&lpYF;C#&y2}`a*cQ0E`~v1@Z8L0FbQWWx
z&;%pd5=`N)M!1g0!yGMo2!Bk0F|4UN_{Xs`m~YGn@bH0Cm>h8p{AAaEn9L8=@L8{D
z%sb0_urK`(CN`xCp0wJJ+1hajPDKY|PV3)>7u0rOreezBAUR*m-TIqw*@6eAMfnCi
z^xXx63B3lddGCm6yIl&SUQjUgvR7f1Mk40#u3~uZHV(rpErK5x8DqkJUxw4p>SNej
zFTq$23NwE>AHJ8Uf~lO#gULtMVd^$tfOCUZV^s6c!QXwB(RZeEU^C}m=mO7dcq{4O
z$)1-5hoOI<L#8v}{i-8ql2<zHwdxbvH(vtl&%8z7n-#(RpI@V6wg_QX_j7b?As^Oj
zd4jHA<iZ#3K0@#I=fG=99-tXzEO=k`U38ob0$*a6qkjfM@QagW=-N8~JQ7iaeziUg
z9u2sNrXD&2zxBvL4?j$XtL)OzpR|+U(`EuR?sy`MN3qa#&riZn<kHX=aVOxdbBX9S
z_&EG%I3Df#@jn>d9fMv&kAwed@X*>hv2ekiQ1r=}7`Wl`UbNA+Xt-Uv6RmkO3T{r@
zir&5MFkBMrg&v8FfD=Mo(Tyz!VWN){`m0Ge{MykDy%!3D4_a8Gbq4ptpS193?7t3V
zFL_h+nSx+AZ`J^fSrG*H4{4!Q_XomquT;@n8+OC`4eQapMgg$FO*!-pU?;r(!V2_@
z!R_!cchShn%^xm1Ib$?`#SacVIBxVuek(lZ|JBGZ$_GBf95k9}_lBn|`;FcbH^bX>
zdyG^vJmCv#I*qdC+~Ka-r$&bYH^H-mO-5k7E4-?+&S(^~5&rw&o>2jt34boFFuFX(
zfUC}4Gy1vB366)Z81e2o!g|N@jgINl;M+mDMum_)Y~z(-Wc-~97f^&o<9-zQ7n*G(
zS8W3`lmMe6hGaN)@wAaHn*<BK95>RMu!6H*9W@FIu!MQ_kwyy-@$iwdFr&BT7O?%<
zAR~ozb9fTiWdtu_;j=M*M&1WaVY5A(jrP4ThKt<Xj2=2*U_}zcD7wf9KA>xFbWqt4
zE|Mb~m7UgyUrpkT=wEc<v3^q{9e*8os@2eFQ@s}a`L?#v0}B-VC{N8OEn5Q?aukgu
zvg)u~yu8s^oGLsLywWIZU;})@bIFkBqYO`xXARqH72!Sl6NZ5n>*1U7-wY|aYvJ+9
zLBpUm3b1Z}zhUP|dDyn4$51k|8m5(Z8s-Ja!uWG-hI6el@LIUp@Vxy>_;pOZp|Err
z;s;b4w(I<bh%UDc0|dXJhZffjt^O`Tj_SpR{>OenMSt=Qn+E5h#V@&rX*=g2dS`|q
z_sI+tbzf*W;5ZE-m)VBktw~782Mptke?q|VB*Poo<4|aDf+1!74~Xa<Yq%B|g}zxG
zHpI_;gT$x<hPg++LYNi7hTA`Vfi8dDWf&MR3@N?zGrZ9;1V!H8Z0O@Q2;I2kW=O03
z2z}%-4CBcI&~lu;;jhy7(7Hgf;WKnUB)gGd_&xV6^c{ya+^O0JJy0<+ROG*bl749$
zs>=32W}nmy52U<?8lET`uAF}bZ7P>H96k0Ds?J_%h#7qWp;DI&iVr@A!Vk?FocP!d
z<@rn)WbAzgHQ9bM_}%jq>d_rCxb6Q0>XCVGQ1!e8YWmh=AnW}Y%IoYjC}?eh4%}-q
z;J7`4P#2pG>KhxNYPjCO+4&*lex%w!sjd!c+;-al=lB4^*<Ux1-mihq7!(_9vcC^C
z$`%;7-@6C>{GMx&NxciLf0<!mb+;1IyeBl!q~3uP^VkMncPpSt5HM(?mP3yslMJ%&
z-GtJ76AUWsZ$JdwSOZkeHK<wputA$+8MJvh%%H9ADpdbD$N<GGfehMq8I(V|0!82Q
zGdR1c2r9|kZ1D8SW#~nsn}O$+OVDr#!$7?=ANuNQZ(zCOBGhM2Hpu9`0Nqt27;FkY
z4}nvr25y775bcejfg~aa`dF)NfctS4I$oe=pcJ14&BBTX%wHMMfy43!4^z{jhdwI}
zcydx`4S7lbvQP{;YtHJ+Ylxr&|3IAgF9@K74`21GP54m4qe1;uH@Hw(alig~3J0R|
zdi2xkS&;0}PW{^+2voDJO`r4<f<h?G`b&WzG@(_muQr?p#r(dfe=0T=dOJ{|Z?TvH
z**0C%H%F48<l-y($2TNF72JIN^%oMM*U`E9Kg~`-!&@`-F_kBv&t#$gC1wKDslnEd
z?udu3Eu`tgf&W4A?@sG~8#xBy>W}N6Pl$!u3y$iaTXhr)fg<&XrP0v)gJJq9Mn@oT
z&mjE+w+=(a7Q6Jb7?IG#dOv;j=Z7HdgqQw6@IlD?rK|qJj{{K19Vh+ZGht9jmYx0v
z<xt4yq_w_s!9K`h4_<$-bqF*|Gu5AY6a?MWGt_^(V=uJhua>^z$R6n1fU3SAaW@p*
zxL$wH`T*$tWjX!-@^?Z`@CyB2@(zf1a8Xat;txG`pV1QpZi6Pw#`XHfw?c9XU-jZ4
zUugaJPkMn`KG2G1@AO1ByrH3M-Fix{o1r^`7kd4@p3r|WPxa=GdO(K0O?n}#-Ju$*
zIz813Zjh_;Jw0_BSEzQPTraH61wwb0>HP_1LJ8$XdS8AqplZoQJ>7IC=-aUzy*vv#
zq_8brFS>~aX<7^PI6)4OnhHyAa@G#|^D|YiL`;QxIurHEa1<!7JYH|H$p+dkiP6gr
zAwvtX5qiKc62#vcs#l#!gw_-H>d{G7Q1U-OvSK>{di%py4<Ct#%sM>v&dORqVb?e6
z`CKxG1bn)lKf?^V5=GT3dS?n<_af=JCYnH(%`NnZC}W5vZ=x4jg@*Qg(bpT_ZUpH*
zM(H(989>hpRrEed^`R*6ANa;v4_es2T2JAn4wT@$th*sj8~UjKOE+9a3!?p=(p`O9
z6N283>CX6TKsD80bcr)+(8seMb?;@VLUYI8>I&^tpkMy4b#L`4Lt~`px`xS0&~v3H
zy8Q-<(8aMv-7k&nppdp&UHZYb(E6)Yx*yjlK&8kn-Iv$pA<BVL-3{C1pmJuR?)h0+
zNXH;gH~!ozD1Pamh0j?As_m8Nt{YwfO;z!9pYfJKR0gd3hV&OC96O_H{pL4F@;Rm3
zo3aENTl}ZnZn6ljmXFp|Y+nH13?0<H5I+xQH|*0rsXGU{=k3ugXqo|s6SwPXL{EeN
z?efv>Ri6SU$R4_1>wbcJm0ff<MNEKqM`^kf8^*zvPi%EZYQ{iXk(Dm~;3#+?&0M!m
z`8${tgwefF^A&{b^>m*c903#6HFaH7zJU9FD(lMEeFkmY6?AnE4}rf*R_P{d41zbH
zKROnVK7xMx=5<VC2f!iPq)v?92k@ZgsE$lqKiD(*S!ej<JJ7D<gN_FFEy%vwtCRk^
z7i@)I=>$P<z`2lio#W&lP@UGI)BEW)h|y@!;Yqtdqo4P6xGt|i#b<YPx+goqZ&z;U
z#9n>@-c2jf*|q&S7`OM54o|iN)Tf@;S$FptcyB|NPG3YDxN%gZGpqd+eDIi~6Vl!a
zVhcbW_0$$H^>nfhiu@RSvg3qK<Zu(Xl6Xu<F82|LQ;5=;+|mfT3?0zHt!x0j>VkD{
zRn>zo*#SCWR2^s@w@v4=;RA4av$u|NcMaHLvPq|ncOOjt%g}kntOkvH?RCuN?}GO$
z$U1E|sz7HxL8m6X608cx>dfoj0d*NhIzU$i7>Cl)*~2df@BUQNIpcZ@9DAy$^K<D2
zs8T4eQ(k!;G)rEoQx|g$B<x($Mwyj?7^_+Bhaazk^70efcg~f7{R3aM=XMl>m#YW0
z5#=jjfV5vbtgR6IeYi(kfLsRCH+E{vx?BQLx^3D|e&>V2=_c)W)fd6(XLZ`Nggnrz
z=$`h7^#xFzT%rAG{2cgr$2D!-^;~e2a7DZRa1JQ5I$yiMEE`mKpQHU^I15~^OxNC0
zlnIUq1lp(r8DM=lOWO*Q4zlQJ+L@muAVdAMw)-V9_+>O++dWhSo@t8F&Oi%6`STIl
zR)c&n?Y~fM%|agd-D|J5cQ_YxL+{jnZpr~g3%=SHM_AyK7oOU+r3g4(yipq)4TH*O
z=-LBT5U9J8s{MHq08s>zwtZC^D7(r+yZ2No_^HoWyM=xRyj8BREweHOjA5g+d5@Do
zy$}`cP~K^<)^?pXyfqQ@Ubk9%PW=@4?9*SZ%C{##di8=<LqP&~Q8cBc6LB2;89t`f
zU>OhEIDXNpnu!A=R6c6W*B%4;BYj#dC>AWJ>(UDIJ_=sR=+F|X#enAzw`$4u9|1w<
zMy;nsQDC4(tyX``VGuJ~sYSPo1m88>)cUp}0z}SU)%x6a5HyOutYw)M4qkJ)p!I0q
z0ni+ER;$<|49pr6YrUD>4^B67wRSe{12<+vT4-Si2u7!9(e?y`w_Q$ZT`~;<Uu(u`
z?VJky7uP7QfQNg)?+xKvC4$}HhpZ4Sx4;0fDQdTtmH964oU^~yp}8GksQMPI(dO--
z_P0%1^%?$PQ=PNcK-e}gINd?ZhwKM_J7lA^MrJE`(9u#$<&_WErEI1Zd3g(H{n<!s
zeY`gaRO@K{b=?d;5~yoAX?TG%`<1lXzIcFIlr>sK)$SlcK}M^cw+SS_UqZPAyMefh
zS(Gfv6;wecP#UW?g5P(4L&f(n!79QK%Am{{JhtLJO6v>*)PLQB3h{RWACz>Wrm=Kz
zOHv!Edx-{i_%@?tUpj!!n0gdYY!4RB-a~CkwgVTQRG`BBsUYLRHB_591w0XZ1$AcG
z2F%}>k4o(!gEbntsOLAV!IrP-s3?R4HrEPJJA#Se9T5w~r&xiRp=qcMN|xXu+ta9_
zFL)3qe;g&-U;%#Ui$TTZ;y~nj1j;hr9Mn$@MNxgsz>;lyQ9?5;h%woTBFmV9;yGWG
z$$MjP{D~*(Ks5$roZpC=%s_)_F?3XWtPxo0OhwIl8-jf*B-9ae1Mue%4n<t85B{n$
zMllC<!D+TWs^FmxIIstW^2yT%>+mWlk0dQn_-8FjvIhljeIbj&+G~O`m;P!hpftde
z{}wc9b7~;NZA$Zgw<_4GF{a6?QUP5?hBXVaHh?#)2Q=55PzKlY`ZVizDS<(IyEGf^
z6v2E#ho-9bda&zHi)O{*TJYEN2F;883ZP0sjb?BC8c;W`Qgi<$c@VYnrX~fJ16QkE
z)!ZGi8XO+Fr1^BSEO@W-ye7wL6_|u%X=bX*faG0b&55}c;9D$L^X$82;P^bKDQNf$
ztbCHJ`QpkSAT{TN=6?Qf;AiA9P3O2JV7o(<W^}+Ja8)5(^NZ6j;Ada3=1r3Y09O{E
z*|csR*m-)JrrGo?5Wm@5v-j-`0O@SfeDi1;V0~w3np~R#PS@CL)@Mutp**r?aq>^V
zF_56ye{cejv%qTZ-#QL7|1#7hJNy6=o@#4uGadu9a@92J6-R*^k&2p$3*P`+dwES@
z=qqqjex+vb^ASMz&7wwf%@-iCct+!B@i6c#VO--z`e#6C(^n10)FEJ#`k;np^dJy3
z^iIQh&nJL$yIbR~`$ym`@IoWWb^yrsd#WMCd;qwHO&a4H-UG4Y4>T?;zXLq#?rP+W
zzXenU<r<&f_W>^g%QO-@dVy42kw!?}8vwnKr;&c62e{Xgt)X_Y8(?HfH9m=61NRT`
zHU6e{0a!AkaX9W3z*>>2fj;mO=zD%j!)#|KV3_xxMv})1AmB)}hCb~%06HAfSZ~<@
z6v*$_*lg4eRCMpr=vI3MR2FX6xFz2Pl*RdI^ejCAGMzm%ynnU=#}r*O6o*>?=XW#>
zgSU@?m8G^CDKDCVsuNZkxW`REu$#GtaqS~uK?S36q@odE4d`mDyxIWB-O$h&zW5M0
zeOg%qb+#V(<e{LEEvy4*8mlzIkp}>K@V9zuN-fZOYfk-JLJjaM`KNlp(ffem=I`oP
zBB}v<)MxdD{r7-PpWmzJ2HpkSD&DAbc2oh>GcVPfeJcSy?`P^;z3u=rsK@GNZnuGk
z&-LoQ&J{pvMYZ}PS~);Ib6Xvz-U8lizOJ50z6l&d6{}BK-2i?M<*Q%BUk8%QbJcUq
zuL0x98R{QR%YYqTLiH2IrNB)Mw)!6QRbcT`nmXUG1fbnKt-j8n7>GH2T)kKC3Xti3
zRDDLb2)L;lsUECb2t4=@s;;hk8K^7UtFEJa38*-+Q$0qv0Lb0ARb5FhA2_b$rT$0n
zBH;RVqdLtX4_IAHSAT4H0jQ0ms$WE(2M#)s)E^t417s8|)M?mUApNzm`XBQgK(jz!
zU5Stlh>oDtV~A&gUsM%!9h)p*x6C?q4ZBRBtV32k#4!Vy%=xP}<D3pygfFP|xk-WD
z#3{A)n<YTv;;5Q%s~8YH9##w5DFU)318S%C3W1EheQHCY0sz8xsa=TV0}+$$YK5^p
z!1+Oo+QJDgu$JARcJ2%ZXxmn!#%HmC6unBdHW3Rj8M&brkc|KjD@xSJ1u)=~d`WF@
zDFk%7pI3W%8wA`{veeE#0Dy{jBDK<%G(fqSqqg>CDiC%IRJ;G~3~-f}takTH3NR>p
zLT%+#GO*!AtlIfMNq|l6VKq=83Gg~_K<%E!X<)l$uo?}M2>8$MQd>tn1-Lc(sp07-
z0X%=RT8`HVVD(NnwH*Noz-t4BTJXW+K=xNVwW|1d!1uPbS|Ioz@GA+g<|~Z@ayOZ(
zNeYhrYql^{Gb)b-Dtoom{ysbkkS?pLS#-t#1xMDa6@82bR#W8Eq9>04!GD)kL75{!
zS?e#=FKSW1m}FWt*Yq%e4*a2-YZnQ48;_`d^@;$Z#y+aTL5G0ks<*1Ku?GR@%xl%F
zU^tNK@m!U7_5cvO;fbnjSs1XruTj;kJ`})Tu2s!>wIBEuRi(OnWFJstb4&H$?-1bF
z@2jefDj|UG<IAd1X2C#>@PcZXQxM>@>#XY4?R$Z41Bog<DiH7=;i?({dw`}}kg9La
zZUA>GMYZEr001#hs^+%t0$#0&Q>`4>3245IQq^DB0r=*ItG?c_14s%DQSHNR2QJ`t
zs}fxOfjg7iR6ByU0rmI2RqIap0d>G8)g{SR;I@~uD(jjra9+hhb$^Qwkl067<$T%#
zcwZu@F8}rh)DB}+o3y-v7bGLq9^1`8+Jd$!b(<G}ZBSDkj`0K<+5hu&m0?kBU3g{~
z7@7eD#RLn*7K`vK3`7(aMMY2%K~X6c0qNOeD|UBxcQSh^26lH|ySv5s-ap^m=icXB
zVB(y8)?Vwa0SA{ylR}K)U34z>*S9lXb62~R91k{jzW>X4>*KaY)0!{NPt<LVo+<B~
z2Ya?LW;J=?>`$$Y$4ehNN5`}>>W<!VK9wJ2R3=?>9=C*yiCr%^Pd6#X!g8maU*2nJ
zT=}5bdB)#B<Ce8W&f}`!n6lUTbWnhCWs~jBz2p3iQ%W~D2aNGECKs=APF&l<*lOYu
z=VvFI8*RhqIq!Jg%y`OuhVv=MX2$$`lbjniZff*iJ;wQ2k0!?Bi3QFtvwe+Gjk25r
zmNqs%`aawlf6L4mE0dg0J#T2dGG?H&r9(qwV8?#W(;GK1E_9A^9^9+G@$HRn&eIC&
z8JjK*bGBSl*EnK8JLi*U>KNDh1UcXS<YT<>!Oz*hypQqiUSH=It!f)p`SqNi45?+b
zY2)qOV5YZGXXE93@?cG4>G|@`+aA|2KABy{`H6iEV{x>j^WbLHjdMM%o&9608T&m`
zJ4a8dYOK7uRDW`}m+{K*ullhMJdOFy-|MH_dKxSKd7*#Vw2E<O@gx0={*{e^6YlEA
zO{ruwb-J!UeW0Sz*Y%>l@3RWVr8iIMTe?;-{#$ZXpBz-)*fZXwf0^Q8TvcnIe)pns
z#;0$$>(8GmYpk?uqrTY>cVow_)%rIz-HoX&m+C+Ea5IkA%-6RaTgEuIWQP9fZdc=?
z$%Xo>Ph5<1x{lSmxVad|xf}FLgPo1Zce3<ZnR;XU<!Som>zs_`2PW&w-f}cPtev30
zYwKuS_O74)L!g7P+pZ{mx1sjN-y<XRnw56OMS-34s%y5!hUyS~Cu>{dq2odN7XdcL
zmXrMTmxfv!cXw{0w^^+-db!ruPrGSl9CO24AMapgytl|pKd!Z<v0iKi{r8btV_J1L
z{oXAW#w{-#^~WA-j1M+j>pjbBjJn|({poPEv3k?rPDjV9j4ghCb+YAuqP6M0)3R@W
zMH}Nwr_uHQ3cujTPJ0smh?+L{oSH8CEv(O7chcT06%VIhbn<d86+610cADJbm&h!4
z%&Fa&pQ7<ylT&B;Lp)iAKdSWOyO<Kc!ztAFyQt&6$tf`Pn>hSxwNt@{uOe*gQYXi!
zU&Q(0^PS#!ei7}O&UEtV`&sP%QRp;#!6)HSG}fu_^^YRMU~tNC{U}OWXFJ^q{~(;K
zMmSBM`d)NCmFzU@>^m`fa)Q$n+jnAHmsqDUp>M?{muRQ732(%!YY|RcOJ0kg^E)~D
z>0XO}y+fQ_LSBi|%B`II$G;Ts9{M|NFL@zuu5RL#Zv8^+A5`CIeCTsA&8L>ri%HK!
z-?v^)^UppNUfU};&2@Y#?xwjpJqmv!rZ#nQ%AfUEH2Y!glyLo#xOPzEwAAB~NXq~1
zSiSE<@twXo{#gE>$klvstnl=K_<HQ6<K)^8M8f#Tj$x_y#re>Cj?ugBiMsYT9QXaW
zD@L8a=oqKm73Zg)cI-Xoj&P1R=D6zgZPC$9I{G=^7I`=JIacm<ORQe7!?EkKo8oBi
zO^#Qd-4Hh`t#Mpc|Au(_V5#Gg%<JOiiusQ9`I>kfKhyE0?wYt(W3uDt@T)>TAM4n0
z;T5rTgTe9B<I5sFDckXRz00C?y%CN+S(k+FeX?Uw@kMcTdxGN<hl^rlTCC&QUKfN{
zlW51#)#pX=*9b?q59dVheVrT|1fCPGvqBu_PdF>m{98G8xpqc;DD`*jQT2>SFg0=9
zF!Z#zTu|RJ%yddL3##SV((aU)p|0wf7j;rRDX!pXyS_x!ALHiu{M!jJG}y_}rQHd!
z&dSEIaL#dYqeSBv@${JZJK?uOV$)-yVux=I7sehHjqN@-jJjSdg3i8l7~@?m+D>`w
za5d|Q2<m*#VZ`afqKVTDhuDgTMU{&e9Tumu(9AgP;C)1jyIqet{BxCJi;Hyd9%K@k
zSN1t9Ianl`&)(tC-?2!%@4m?)J?@ZL=C;P++TMer-SwpoW9<%#r*r2!jE+4ZawBIt
zT->u?*p!>>kZiYKOuISOp=bYn!hV6lVd}oUVpLSNgPY@C@y=s}!>a*%M8xf62gjn_
zV%x$52czq5VbMF*p>@(O(WOGPL)W7_#mqYq4%;g16z3Loa_E!3L#X<MI7FV?F6vZl
z<*=gWcG3B+zk{FHCI&BV;^29EtH|wB-=Rm7tzvA&S`N3SZV}_}dO2)*xmg$&Lw0Jr
zS&Zo8<`A%aljvK~$>C?|MnQM+*FAe}6y+9c9QyCxAYS$UZExqiLF}&Z&E6t)y~w=t
z-ahoqI?-U!OZx}4)`^GFkL`=ctrdmk@7aHSvPRUqece8@%^Fd%;G%u-%GDw&>a=~l
zdbN05?wI|>*i~ZSO_P1$;g#aQdHd|=c&-%PB6rxo6)S|veUts{hs%ZM_0{$hTQ3*6
zbC%klTeVDF=sw>*)^eFBUuLF#t3gXe%#}j>;ir~}g)_(6zpt}IT<B`BFPgeol<KqX
zZ+u)NJTIo%x9YJ-DASVdf9+o=B04A7t1B%O{T*WMBaI8h;ImQorBCOJgu)2>cOB-7
zz8yN*H{3o?bg~JtKkPP7G(8z)zbtpIa2xM$fA--V@h-TDef#!v#9?iHd)IBV#l)lD
z_I2H7i?C5%_OtS530<oS_8p$i6bJv6vG3Aprbv*E_AB?y5VrZ&_H8TA5bFXo_D#o6
z7cGC4+NFP(CeG~tYNv^wCc2G$Z};HnRB^fKOFP^8Q$>d_kL<?GpCS(JylWR`F-24#
ze%&rUb+Q=W;G*5BTZQ7$+f#P=!G)sf=A(9E$0PwQ%kFZeNus3IKD)F@6NTmT?RNdY
zPY?lXHrg#6FhL~6ueS5KJYLN5T54w*G+yj^Fwd_3)^Xy(k{NbuD~=Nndl%Xz7mgKg
zJ;vIN`ZY#;x=~>FbjTR-VNRCa{9B{Nvxqdi1)-zGHRoizmj^}(d10X4c%M;X*_3{E
z>5Ggar(=}ec6%e%EyB*fKnRbLFgw=|2Jv7_JG+25gILl!$Zp5g0?|X|Z<iTTAS|V?
z-Nb|WVq0!KyEpanMK?chyTvQ=#Jg{vc8lHe#OU4S?OsjH70zj8?8g7i5%U{3+Km{I
zBRt;f?6$nf7Be@h?V8183(LW!w%E90c#W^Nz8$i}jYscn*B>4!nk|1}o7{Y)n9}!=
zZNb(|@u2)&+Xpo=MeUo{Y^N^C5Givm*iLrK5F5Llvb{AWT|9I;YMWt|E}YL5+4eJx
z5dM?)+Rp!xCi;YIx2=+vCbF~}ZNI%9E~Xw?Wm`UBxL8uK#CGa`!^E0^dA8xbhlzDR
zrrY+vK2)sSGs*Ty*P&uw+8EoR=TgPk1_idsp{XL}%}Cq*$5TX?4a03CTBit~ge2QQ
zP8NTw4zx`VOcrM!#Mu5ikR)a=?qz$Sd6MW6)y?+vo<yN{53@~Zk|>T}4z~5)HAIY<
zMz+lx4-pl@{A}m$7%WWIzP4=|4HmtQ*R`b`gTz~7P1{M028ley)3*A~1febUu(kJ1
z5aai`+P2v}P*|ip*q&-SP-HjM*)G{PK)iUPvOVlKKy=&i%cgNryx24Fi_K>xUbt3$
zXQL^O6N&eq+r$RPi9-t?+Ss4!FRUW(*jRV!FFLwjv*~szR!qEb-sW|WSW#Sf(&qB*
ze&TCLv5ie^KjEb<vYGlcMzlY?$0jZ*MhwZ@W;5nvUoob|2Ai)V`-=HrR@&_O+efV1
zzS!p2*gj%=@?0A)hdyFgt?4%BXZIG{pG>qlS+TcRw|umX%bIAhpijQd#(L3WOu3OZ
zGxtV`#H+(>N+?Q%PEWK6JJm~63maflC8C%3p^LF;g%2y7I2viQb5Nw1X6R~@_Nk}n
z7SPc~<o6U#-`m>Uv+gNQ>{M(f&h8<yQd`)J@$4b0`!u#Wx4FAG{j`qFK)>!HX+;g2
zuoDr&s&5q=V?=~lT+YMB>R~rg_o|D{t<-K}?=*Xx(%)T$e@82uq{6P^pq0v|PWi6F
zxA>>E--d9pF8{Oj+!o=&-S4e+tCL-X;mb4Yz+PR%qiz3LkA2Zu1SQ?Ju9V$bEU0<a
zT5H=`ym@%e+HX-O;lHHB+Ellb7}e{D^>i5~j=LVR-WeVyG#7STS9{zMb-C60QAS6R
z61?8}gLOx-P_@#!)8Y=|=%Gc{KO1xqPc!FOe?A&2EE-R<ZrLkTRCqhV`r4cJqW=0(
z)`yJkMPPiM^+)&iqHX0&>x|7IBIMRk>-McfMDXk()`>UU38hQC^_|pqqOomX>qVCB
zgy->|)*BWF3tJIxZPg@Lyz}p1z4J_4aqepy>n-tZasOIce=BVx@{*ccPo3RHgw<?h
zol&oiDErXIdee#4;@+a_)(vA@izPiPTU-2UC8C_mS=X4|O6bozThFcEN)(T?v+j8+
zNTjy1v>rGhNVxz0t1JFT;=tY?x}l3mL=OL?OKeW!L!CFeT~`z__SsWi*f2$uS@A&E
z#6b~Dd*9L}Zfq&4yI;}04{0gZTs*5g`ZQ2@6`s&N9UUm<2Ori&Rt*$(s)M?+M*>9F
z!CktVu>s;?`WD@ofBqu4!8%=|W&UE#%jLRy<S+31Cv_tq_=%n|vvqpmC)Smls{7&T
zC%#-BuWL};LIh4R>h{F95F#X3H_@_%km?NG=5@`*&qJxYDjk}O`k8}u|GjA@`ZbKx
zy`R=hOn%i{*V(t3*uA=kuJn3SaU-US?nh2j@vU5_u1%Gu!ud*T-Myntg!hy{-SNRq
zM2nDSx<3w0M6kM{ZuBl+(fLqqT~w5>=$27Um;bM^=+>Z;?){p^qVr34-Hx!vB6yWv
zSNyq=Xx`UW=e4Mjs99F4yU@Ck&|msvb?#L|@omy~t8%j%iW_Y|TI~vGD0csSWwqo<
z12JX)6RT@e8i=^G`&NCMHxP~M-n8<4SYP~oddaF+VSRC8*%_-dP3wzEQOB*O{#Q?g
zy0X>s!g|8;+<q%n^LnCa+)k@)kLrq{L7T0%Osy*_|5{`9%fGHTwQHHx+~;+~u#^Q>
zVs;(j>OITqV5>S}=YNx}TEF)ZVGGAuc`We}kFm9=qmRgR$g$e}v$oKdjIhdDUt3HQ
zDOQD%wS~L?Agec4wZ;6;u~v)s))Hm6L|ZLNs3m45bhmoxUQ5_`cD5Q<;w|!Sg;=F!
zd5hOGTUl+X?JXk10<4<dsVO9c2FEEiMOChE)r@M2QCYRDHh-)k?l-DxHGFjq(d=~v
zt1*!^MB!>TtLL^g#NED5RtscxQM;^-)q=F@BJHBa>P5}!V*kY7mgDYJ6Te!2vm7zK
znrQL+z2&yxY9ejVOH2RKs$xUxW6Lr-s)~Ew_bdYkRTcIRuUqb_R8_QCc+nD{e-Zs7
zPFqeZ^b+Ijk6C_h?IqS7H(9Rz<tdIA?6X|A(^EWXzQgiIqNn)wVWZ`|YM#Po<7&%s
zcdH1G_@$Od=Ts3jE6%s<(xr-MaBYUAk4+WPWNM*h_oJ0Xvyict=khCyrYeKwoEDWu
z!vk5Cn?6?(wbIfoowrpI73(Bh9#5<!9G(ocJXy1nC|%sovi#$U;#rR<%R|d5igS(;
zmYe!i6gx`7EMIw46f;FT%aJ!Kh@pN#mfh!65TT#^EDaGAgy$w-%U{kF#FzMbmPap^
z7so1kTi%&gUd+7aY1z6<dC_NTdCMP;<wdoSGM0bNdx+=%94y19d5HD<b(WvIc!+_+
z)s|269>UY7R9oY6IdSvR7wzs@<;3Jg@3b>}loLw#7g{b`PQ0;yqz$-TR?ItoM{BjD
ztOzQ&ruB?1E1ovHpq)^yteEirq&DceyYOCLtZlc+T^x%o(k>qAF8X@x)dn?j7hf)I
z)B65&6B8zF&}K+C;n8N5)@qEKSXa7O`z+K=G~PW|>!x=ThmxmjXI(ENf@)0C_FGa$
z9KAPMn>(P4Xfroo`?O9OaisG|?b6S#B0x7>yY7&y*u{z3zoT76t*ims)nTq;VZ#{h
z0ykG-`!Z5{@4kx|xuUCf=z16NFsh@rYnqD)bqUsv3Um=$Pb*rr&PC`)x6od^<Sd2-
zG}gXd>@3cGuA_|_>?~?+uAwc{#94>|RkT%9&f;1{4{g?2y{L7~MO$ToUSv<P*SaU@
zMM<!gwvVq~xcvQR@lmB0z4!jKxO(16tW5oEp<Ci4p4EJ7F(JuG)OzsDBFf)M44U_!
zMV5_|Sl#8e#j~4^;(_j}#j5p=qU_;w7TdBMMW?J13)@gfAsQaB*zMsccD^`hvE`M6
z_;2}ci?4?qghSL;i^3@mqPg>Wi{bqoMC_>*7Hb+gh_S{+7PYkwVuRlti_+`%;`GO<
z78N(zi&q;aSWM2h7rMAn7GYiOMb+|o7ST2Ah5zLYi+w-sMAu0}E#lAHiGi($SoB?G
zC$fIUS***l6BBm!u?XsHC*~&hwD7KOCstMsw}|;=D>mN_wRn8dR_vbH#$x|ETXCpE
zON%=Nwt_XyEjstK6-N#>v~a4AW15de6)Sw-r@BSKeH(EIag)0HY{Z_0Wi4t?w-H;r
zIa_25u@S3n?JV?dY{Y_Mt;NrZHezzlUrpoh)*`?056!_#)*|`UN6qxj)*@=<Yt7#A
z)}n3nQ;ko&wW#m%K=W3y7Vf8SYE%`h#c$(fP5<vY@zC$A#`&sF9Q}A)qu-$ut2eMF
zW~xq%>3={|nxqr`J$7lHhw4PjOPe)SYw1MUiEA~Rt#sl;&~nY#r&glm#{$jfV^(7E
z_F0;0tF6Sa!BaFZMq7zCp5rxt;;n@1O`(ZxYb72{%h9;juoBxt(luqQtVG_w6wQF=
zmLg=|AdU8vrO*%UulcmmQrxK7Thm~QrC55uyXMePOA$A>vu18LOHs3Pd(Gjdmg0qF
zYmJ|WrC4tY(5U`s#h{F)nz9eIqDH+2n*8Hh@#sk{P2-JPv1D;oP19*w5!t<>W<t7F
zIN7^vYDa5<qntG5gR~+q*G3anQ!5(zT4<izYsHgSztzV-TZnlpzo|dowh-;3Kd6(7
zEyQ={SL$XPEyUVWkJVjfT8Qq(d+L2T7DDBBL!BCLAvS%us7?>F5IxqPR-bBWA^!F|
zrcSAX$Cs7rSQ`t`>B2tsiq9JHdE5?l<NF#hPuZk)Ii(Q+-&U)Gc5B4FElbsMnMN1}
z&R0(=)CkW?Gu3NHY6M>`RO<(5M9k!|>Qmtw@w<&deYvGZEGW%V*RG=xO?RcKFO<`W
zi;2nVV^$iGST#Xy{Z%b2Zue6!daM?UXGE#<FRMk9&<OR`BWiJ4)k$4{hg!t$Z>RpV
zTrIv04N_N_p%#<8{ng`*YEk)tuewc|TI`rxPu)3QE!uSUR<G->7S}Aj)Zy*a&@IZV
zLt5Z@>1EVYebi!XT}O4bN@`K&iB4^;SBsU4)an2WwP+Yosxp0336t$t)znui5nB9C
zwe7x2T+4o;s(eKyVjDeD-7Qgx*Dvm<UKXiD#`0^b;GHV*FY<!w!#b6i;B-p$YKclX
zmlUgfXRE}5f+E%FNh;yhY_DpEQ6<*D-KKh;r4kL+Y)~Z+Q;9u&R;g&PN(7WyqKb=E
zi6dv`s;>4@iFTu>t7dmqi8KC_RI59vMEIxCDotCJxVj-<wXLN}MD-u3+T2_v?v@*_
z`rZiVbum#jqpnIk9zQ^p<E;`26r<WzRV7}2i&XhnR*9soT~+$>D)DY$M^#gIl^9kj
zShc}LB|cqMRLM>%kv_SFs=!_)zP4$sdSIgxBTMV3rs`DU$Icq6DV8dclUPM{$3i7a
zy*yM|8WrZeiz;5N5`U-LtCp%%!qDDI<&7i$B^Ca0E;Z0}$IzlSZw$2E_EgclD+a22
z)ZOH?!$1v7+nY9xF;IG)TvJMC16gjEYwG1_AhCCwDdkuJH8Y(wZ68)Z^@|>ws=F4@
zh@HPoXE){3xC=INvwuE~4sw^LIFI&jsw!&*<k3of19@(9E?r0skg`lJ6(0|gnh`mq
zcIz&elw^}@pIABHC7TQjljV<yEINB3OCB#ANr&@CN!`Irnl*KTJaIpRsxF)=?S7?G
zqvf;ZJ-c)ow|t=tDKmneE?h3Vxu%iJw6)UOW;k8V+bl<X9ZK)xcgm$VQ^}|8emQGr
z3U#O?Wz6Vga(jPN+ILK%hy$nOI-5i~oqItB@?dJ!?3%opG>F8D+j4?a0(F`BpN!f#
zfHHia$>_j%I&|i>oPWGOy^8)Qz1qdnng6~?OBqAneSb^%LiFUhip$ULO)VE&aN?&Z
z8r9K?Bii?(MPIG?>71UFw9t+l-RVxZ{Tw;8Tm+rFqUV;Kx{}XeSFV!Ng>HRwW6iQo
zbl6aie;n#aCo~n<<x(hJGF0M$_e1E+w<>J$B$yTqs>-TIZK%fO>OAabE9%+In+KH;
zxy`Q4Kex7|4zKHQz_b9mA5foL5B8%&V;gcc|K@b+WMlrUZA$o$@&APHF@8pP4CAqc
z=P;g2cn!vD5nhw=+JyIDycgj;8ShOv2gbP&&WUkugmYw^E8(0O=T5i=#<dWxiE(X&
zYh+w2;hGuOPFMrRS`gNRu{MM?VyqQm%@}J(SVP8I64sQlwhGpmvDOOKoU!%_?g8Uo
zD7Yt#d!yhUG47Rud&anT3hp7}UMje!jC-r#9y9K>f_u)m_X=u&Q40!cf>9d^YJ^cM
z3TlQ?I|^!uQA-MHicwn%YK&293Tlo~dkSihQHu&{l2MxqYLro{3Tl>7y9#QUQOgQy
zno-*dYMfE)3TmEF`wI2|V=pM!6O6r~V2?2Nih@1E*gFdL5MwVX*i($X)e?J*vDaE+
z&oTC1OYA|$UTldy$=I7Mu}2wuwI%i}WAC=a9%k(2me|vby&Z@>&e-dL*z^4V{a^ae
zK)0Mi55B?in$xL+S8=>^#{JL^98Wlf9vX||hKSrlopD6ZJLHHXdgGyEe+`5ldT1Dq
z=(UGjaYRo(wCRt5a{X<K{BZ1b#=S`X#`pVFEAqop^R_|JM)aGr`GH0M?>ni#3>3Dk
zN70d=2Kv_^uE-9@jfYc<I{YwD$F8|W;=6%9eHdM|`I~`S_)RK0|J6V_#_2`Rz8Gll
zskud8J{#zb^OB+;pA1wndR5Wqj|OVDazoMM4+a|YYFp9i_XZl*cyH0VcLrLNQ&g1m
z7S~f;Z0>iO*9O|w?LyK1mj+t9@LEy)3j@u5bf?JjIo`+TQPGm8xQ?_JMRlH_FCKhX
zwC$0BeyG0|)qZH8gQ2BG3mzEgz)6)!bsv57jfJVtT?57Gb*62%4b-5Ct?9>21AU8h
zFg3qnp#8aeQ}Q(fWh`?w{lCv1xMZMv&pb?*E?_-vE1B+}Gf=(yo~B1<40NVzHPhWw
z1{#o2({#23uQR{4Y3FeRjVh{Zns(Gcy8jxO`X4dSSPNg14;$!r&1R;TMFvXl;AdKT
z5ce}B&=k7gK+R{6>D3+s&Dh=AG-{WDp4<pF_xD*_4K$*1n8{%?)}d7wQ~m}6JsQx>
z^mwg-94GWJ(P{%V+SJQ5V+HQh`QE16OAXZTV~nZXVythOI8&zu21;x`(3CY7*Bw3B
zv|yHjy5=XDc1*|pTApf>Qw-#GbhxQ_l7U`6O*b7HZ=hY)S?0Mi!)Ty7oeNAU1vu~h
z!W5KiAQ?K!WSwOo+dHF8CFut0mOR#!I~@1r&p1=fR0Ca}I>A(uh@X2-GW8o|puio4
zrZ@38kJeL6Lt}BBSEia?_A$`z0n<%UQ3ksBb%u$180h)9S*8lz4D_??9P>Qe+X1iR
zKi~AF9gb%fm}<Adoa?j5)Sd9SH;YXf0eD{iQq$z-2D;$5+_caab8^`V(~<@Tn%r=e
zX<i)z^*^%OG~OF^-fgWZr5ftv(K=IT71YOw4W^0}43w$eWP0L`>zuRMw8{nht;SaK
z9JR1DkXOhK(`rit9lEj86sR^(=fS&8r+ydE?H_wgoqiNhzlr-yC7%oEp2q=G^Y;bR
zed9sXl2-+E)W68|^JxLqJ!3M3JuILpz1cM9ZUH@eeb{vMMgjTd6`O3X6wqk<W2PqO
z3+Tk+<E9>`3P@A0#5})qxq#w2oi-T`7SOnRXH4093TRczIn$8s1+?$ac~khN0y;M3
zqN(260y<ggvPrd~fR1muVmh^`fDW|0W|}a!fYzM5ZfZHBfF}06X?j^$Km*?1G8K+1
zpyv5^Ox28dKZkp!9l3a&#rI83GYcrc?tf<7;FVNB*E>EoO&C}}nRlL;p7tvs`=n>4
z7SRQ?@Yi$GsO|++WztL2k<R$q<F)B~`vP*<@WxcF4Iba(ovB^R0=iN1-W1auI3)6;
zDWy>X<vsgkN~=>qhcmvIQfd@XsrH*GrV7?+_IFb|53FCcpJu%B-M)avxB6`=wkn{R
z7yp<>sS0Rzzkj9{zw#+~q)I;hoKHoHT26SIPxY-d((8FXEjp)>JO0Zj%^VBa>~=m4
z?4y-CujEs4HA`9jTs~EJZ7C<8$fwkuR`NCD`Pn)dbReHBTUpCVJM*c%wT=8gPO?~&
zPdwLFHe8xdpZnU$?(_1=tA@Qyot{q}-q_26iTRYW%R!DEl~08^j&f9PKCN!$B-7LL
zX`i)T#-!xau?u?HG9jPN&UKcq{qpI2Ul(~lGM`RYca_V-^XbTIR~Z$WPdj&(k-FCT
zgg=IE#%CeE`4q1!D{t1xr<Ui-%Gm1p<UFUGyjL-w{_E`_ySnAm`l{t+kwZQuy(}*)
zTIG}X_6l;u-#ogXSy3MTmPb=tR+1L)^QeWkvJ8BlNB2%wmdOwDD0fB`IrByyx%Tpu
zTQB6%n#x}Ca7i9DeClP!g(vsrQPZ?)(zGp)wzQ}&H>}Ge&wthBq-A+D`FIT(H!qJq
z71orErsYxBZr<|ixIEfeu9n<hkVn7o*OL7+^Qirr+R{2TkESH~$h8CW=xn1p(!XyW
zX@As_$GYcHGg()*4a=kcW9rF6ZSrVrhx%qbTG%*`4qR^_pVrQ!Q;QqQCSG}TIj)h+
zDVIlAYc-bpobu?xyT<aRRURGN?JHgW=F-lbCbH4jT$&%$REE6Cr7WvvGU9PAg`aIE
zd)&^YsxzC*PM31&O=Jrha59&+SMrmdoJ+}%{p9aGx#YFM-;9IjtjeX#CV?_yVJ^A-
z3Y5ATxwM5_%AMnLNg1oih=N=y=|J*TdM<_PgJf1xE*-lTB!BnMrRIxT$;@84v?{i>
zeBL>ibT!+^&cV4f;B_0hDIk{)Y;P<7Hp2HagJt_#xzs73ot#iPmkL!OX8iryHkUq5
zYA+qtxl}GZRMz^QLoM7o$mVZzsLSmRvgP9(>bI<;^uLuug9e1jdKYl4-ATG1&!O0N
zo#fYpITXIDvplmM&&%o}=dH~lkCx#wYH<#IRO3&t&&;7CC%Vcb<8x?YVK<qOpF^SH
z5oX*!dvFfzxYb=&jLD&1OMA#g5jpfDuBX(8=Fl|nNSUYPP^CAK@}6%Ft=`^CHmjXO
zRWqXGn94ac&o5e@a?K&jztK`_lS7Hcy=Ak%*>qxD9~tvGo62|WEAw7t(?F*fIpbb7
zt-lf@7hle%NAvob`No{0Yzp-3FGuglran*l%fV~2DSdsMY_lkvMkmM1GSjnZV#5LQ
z?wD*E_ho=wn4L{I`v=O-so9i}mmq(}WfT4qhFln#O;xpnW#h1H`dl(t9uCT;gM~w6
z+osu+-6c_S?QCk`nj{-m&ZfK9lgvEln-$J8CPj8A&7w_SsdCQyEb@JtDz87zqMhr9
zO2?a7R4aLy3^<!bvl|STv4^wh`={YDcXt+b-J2#Sug{_t*(2nv#aZ+sFkQ}=o<%iP
z8FJj1EQ&swA%|yW(b#dBvRiT%tqmP1ePXjn+Gm;hRZ&P5U7VRMM+RiknI1W^c7rS`
zDwiuSRn4N+cXH)W_beK<G*4=6v#4kPd^zpUNb;;+AoU+d(!*y3a>A35G=GCZe!nr2
zsx}j{&zX^wK2OMf61?q)kTyF<l6ACEc3m@)Ivg^}>GMa@go>lgyzXPcNcwVrlyptQ
z^MgjqIs-=%K7J+rdyS-FnlUn{<4BqoKSl;BBWdHYF|vN6k;FB|%Cgl*()n>?<u~_{
zbnE$8dDdnmJ!n5pF8G~E4>pXGz29fjZQJqE?NKIOOd2nbUCpE;XUEH=l1$oCZ-SXm
zF5H|+>F+1V>dP`IJba>DJtLE9?wBYmjLD?$&XeSX%uG6(Hc7r2oJo_eOp@(-XHv%|
zg>qh}Ow!FMl=mr<OkWFSg~pkb+H<lDubxTe_f3{L?wNGB>=e1!I+OZmO_95PWzg@N
zQ)Ka*44UaT)y!jyFJ{n|UsL6-;tXosdzxIlJA-x}nkIACW>DRV(`ESl3|f&lT~?fw
zLHc{s<^9|Y%5FJB&P&OldrM}>kbW5y_;-eU8=gV4V`j>UtuyGkoGB|c$)KiHX34cR
zGAQ3LOL~{hAbv1QF0sy_Qkre%&qH6QQ=Dp!Jaspnro_&X<<F<nuETR=9H-M|&$)8>
z_H=q9=E`d;(n<Aju2juRC&yOvWYsb0RCdKY>7S8K9_slrG$Ebb`_GqMBGbv?$b8wc
zeLDU1Tp$&{bb2WkNN=BXI{)7SsjHAqTY?svdHcrSBPdF>NT$9WLEf>8WUc!n=p8ST
zx6Y5CZB-UaBafg&!(v%w`v~%UuvqS1K7uYNOC-%0L0L<e$RoxPRN?Ou>6bQw_V-;X
z*T;>ZE~cf@F=7NgsJKifwZZfAmPzT0*S)h$>Z*^Rlz`=Cy`Vrlf+Bw{mz%$&QE}7?
zdGSda)jF_3zP_49<IAm-zmKKSe<N2)?VdF9y|GeStVtt7vsLoP>@+$)XO(<1CXFn=
zu979`X++&u%jE;oC~enjIjnmcEpu5To43W|hOd!deADRZ#Wiw$wKVXYwPu~-izbb#
zyjv?Le;Q6TI<1rCAK|!pom_TlI90J*FDo1wPA-Y-<<#xN>F>$)^82#k^wfKUjGQ){
zj*Z(Ow-yYiB~LfV(v;yewCzSoeTP%Ps*N%yY&fYko8;zz;l#0<<W-;HG?F*T&mP06
zcIC}xeWc8fVU%@evn>037`gdxk<QnL(dPMEr26<U3jDrBzT7p8PW0F+Pplk9p}V)r
zMKgxcahGi}K@21R;oD@bp~GnXg>CX--(jS$zg^A<8%Dz?Z<oyjhS8Z<+vU~T!>DrT
z4mqgYFiKjtLw>RvM%yiSnsu4ikB5?X@lF|ic_{Vr+$H(&P#RUROIFx6l-AtcB~zCS
zr6c~k<^IB<bbbDA`6GKMJ^i*@HXJ;Z-gMt1V|wDabB`R|b|^j5@0Cj%52c%_d*yb|
zp>*`@UU|@QD6R9^ClCHkr7;us$?dOFsrR#eW<6-siB$Ty0>4RacPj1tw_i3`nM%oh
z56B<WQmOKx19D$}DxEHOP^KiMQflTwSw1S2?5-Y^vRx`IZ*)jTHA$rg(+<hkUa7SA
z%^^9$DV3UaD3YIkr_i=_MRM?~6!Nk($!j-Ks4&hX{f?)gzD;Hw>dCScTACwey(ua5
z`i7LrIVsezDa#duQfTN*mgl>t(3<xwKebAsYhj0_eS;MGv*EC;R567r>yF48HYwD6
zz!6#f8-An8kt4GF<7A4cTr71Llc`5;v3ymOOkHml%i|l8scqAva_-z@YBckxS^ug$
zESWxaJSMO9Nv4zQk4X`lOmi)d%j(UNsZZQ-$yJl70w0&*PRVq+!U=h+G>JxKoshj=
zBvI{aC*=97Np!kVi3~WBL~&C~<nk>^^!ZhZEM1U9c_Ald*tjJ6v+AUrla@pyRj1^&
zm?V1H=agA@^J|_&d)!XTm}*I+PdhEMosua2{AoG4G?BLYoRM>$C(_4pI9^Glx{uGu
z$(%^BbXMkWN~FR?XJzcXMB4WKtPC6t{Vw91bQ+pS_qUysx1tm2mEC!{uw5d(8+2ZF
zYmBdto|o#%_<5BJX1%Y?*CDj^#szufzaccq_o9qDJA`7UU6fDu4I!V`7iHg7L+D+*
zOY-d0A+&MjCFz@kpZ~oiXAB%dHqn>mv+yCbWzS{VIB*EHcfKOiy@$}9<STNk%McoL
z@``-$XE430c2(+L4yFNytFq?R!F1#HRkO|*x^XbAo^efv%^6I8-dvL*VlZ`Se_i?|
z4W<RFuFGmY2h;7p*QG_P!Q>i!L*A}4nA+^QA=kSPrX>AMnW7#{g-JJM?KgvH)rp((
z-t|GW)9aQTe`F9H$h#$LZyrSZZrqYb<_@AQjc?1Y#zC}b%5Ag0*`wzm>f7dyJRLNM
z8ZEseo7EXae}3GN3)}|Lk%+tU^S=bj+j>_9ze=F`HuvO|s|j>7{+>K56DV8WlNK8i
z$i?HnY&a`{R*twYd*mmO&-wdu_@D&ZQ0svl(=~yrjD8@e1|-mwdk^Ha8VU5N`G00z
zb>z>1wCc@&GUo9>tn)(|aBd(qT=7uq_YI`P(ueZy@`1Fd$0NCX(m*=4?U9U5A4rdF
z9!tBJf%Gf>vBY2NC2RRuc5gJ09LqhCugec4+q5S#TRV{co_Qkwz8yd>Ydn>?HwMrd
z!&CY0@BmtU>#14KJv3_o1x|S;%j6HB(r3@)z=Q#`Bj~x@++_guUHDwSZZUw=U!F^^
zssm_orx&ub-2ke;?u8ujC7$-FUdpNW;;DJ`OS$4iJZ;_eQf}H7PZb?r$<6cQ$(Zm;
zt}({bJ$@zUB*s%ikJmCcBA#;6UYm8~1~ua8bM-g!w?jO66}$nTildMlZ)EO+IErtG
zUz&L`jxr~{l{dD>5yERSYe5_t1Kvsfs5r`={Z1}VjH5ws-^rR0aTM0>y<8m-N41u{
zm*uO+QR(;ha-4k}9S{E?Uw!FMV>f(|!T0)8pys1lzkax-KTX~BQC6MXpK9BGlD!N1
z)1d*M<fMfD)W-Bl?&#c~irqfTi_Q8|i`38ZY32U3`ow4S@&2T%@<o1o7fby|evzN9
z$I^}qU*uC6OFz87$_r~_sj2uXw@;0w!8gCkiJ7r9tKl~p9TQ8tCVVsN=Ks};rJF6j
z%eii`ba(o9+4fIAy7A(>eEFmwoecUR$DQp*+vop~9=rR|)DJ)8nnnF6uKiExJ-Q#&
zTmDn7NbE=NzW<ai-TKj*F27{1Uq6ai_e<XK>_^}K{*u1d{b**-QfYi2Lshqy%9Gb)
zXrtwCvtIANCWaR6{w)Vhjv=l6A6Ymeh6cv}k!z!4=+MDG@<6K?(z*PVM{C7UharFE
zai<s>efY1G-}=(dvj60^dwnr){>gdA`qJm)|77N-zBI~F#hqsMB`bdwSIF*5V+X4E
zVZXlgZ@P+?w(CpjMJoQkPw>yRFLiNM^QvEcXpf?1<zXKxo2ceXC4Feb95wge+J{ab
zR`b2teW>CaHTTTzLqp1HxTJp{+R<9W4chmiFDV+HTE7o9UZCM;W%^LkF%35<?M=(x
zYdGg&Z#rMzg7=s7rXRr;{B}!ksx;if>`y2;y(zN9f}>-5Q_3d`PHoql3My$iyKZlq
z*j~%IF1=~m2rXy)h^84!wLIv4G)+0B<?v(CH0Fzz8*PlHj4GCFGd-H(I#}|pjA-hR
zVadyTM^oM9mfWvZG;}pfcK42^M_(=Zn0++u@w77gBD$MV)G^bF7n`EUafKDvUKK^>
z&RFr52~jle8@^7BB7ZL(FOG<!7aetM?H5HeGj*I;If|OC(D8ALD7tn=$L=qC(a>)?
zjy>OtEWE6F#jaj7v!gZNp5KcqW?HjdK`&ad+?svkdy(fEYqKAdSg#l9J#9GKr571G
z*s%B>NiWlF*l;(JIxn-~j3be>^^^_AuZ<*|FE-r1Fp^>_+j7lek+h|~EthtWq#tRv
zT;dl=EtlBx<jRqhUt-JcEh1^(NBsPGPkK|qj@O;-Nfq1Kafcl}sogL;vk#P&(~}C1
z*|DZyPg?WNj>oj=Ne9c>^Iz|tbgH#I53}z{SCZ}d)`uQ+W3D~>U&HaRJ<mGOgD$?Z
z=f_KW(D5=3Tz6Ct+NC&fazYPUGT4Dvcj!UJnGSrleh=zb<iMpaJ*dSq2QL4;JK5_U
z&Hhsmcc+!{jvTV8I}M!T$id^gQ?-4L9FWwV?)>M-K3%%gR9h!@^6gFmO`Q0xdv|)&
z*NKn*il8y$op}2F2=dzD#65~5X#Z^|c3B%ip;|qcOpKsw_4J&c5<$Hq^<1uN1l<*S
z-qR$4A~)*IzSp(VZq)LRo}(Ugqjfc%`C4%|vJZFW(6!wtDchNMPwYm=S2}aKly2m4
z)|p3yccVdHo%w`sH`-p=g`LZGqt78O-2GQqYB=15r`_vHgBQAR@!_tt@Td#FUDcIJ
z-ng)Sd{=ts=E^>aUCD`D&3;=*!>$xG!<9R@cBSxxuH5!pIQ4$)%FS<uQ$PDM>{S#_
zF-^;`#j<ef6;p=q8N;dL_%gh0KsfnrFT>d(;pBCz3<vmxlUC!#-|WNbKOZ+<|Go?D
zi*Vy^m%Gq}JU9Nby9;$+<Hl3wbs>-QZf2ivL!T}*tBO0<p)M5C-ksNYb)j#=+_|i_
z3oTpV&c<h*sa3H%KRMZ%?!R(pWm9L$bS=x%r*tM=U|GIBv@^{bP?jrp>rCaQl;xgH
zI@A0;WqG1|XL7k;mUsQ=MB}Z>@wMBX=xhCQ{Gq55^^GiN_7@$Dov70Ka;%T<L?bSi
zW82_PbnHht{!_CPIeB^T3+qnQBh-V>yb7b)!##NI*)Te{z=N~5hLNh+gM+7sQT<mQ
zY@HTHJzUE3v4}7l>0h3+nugJ=xbj@BY#6PdRGv$Ibfo<|%X9qgj#PZRyxG?rv!o*(
z^{K!%hK_WoTLm5)+mW{9RN!B&I?{rb6?jm!j$}ApfzN6?Qom0X*ymXXYEix-8z73=
zx30+N)_0)WLn^ZCqz<%lMn&$L)Pdp;ROInt9jMB~ioCa82fAimiSIggpfL?Aaq0U|
zs^6=U*-x#C50(vGSBY!S3MH!xIHrfvyl<7*t4AnRtz4O%n}yQ4;L7~VJ(OyuROZ{?
z+taeym3i0A_T*Ajna3VzPX&)FbLWNa>8WiM*5|gT;Ko(>bZ<N^stV@?wx`dc3VT;-
zPp#JD`+q`c;)N<^ANQvWA*;%sJZ4!41q6GtwFsfaWKXO^2+f-1$-ja^XzxK!9^@55
zmmhlaS#=1#wDw}3NA2im11}cE?Z_h1i_foYM^*)1>^8a`Y1eph_xN^Hdd7<j+q9!M
zpS<``wRUvFqbfhPXh(;Fs+#@dipPR!_|&RgZ*?$mWmRrICYT)WR%O2d!E{AajeXk&
z)6Ck{xMuZW>KI;)owdRAC$k!VecYBdEUCtqj<%&P$Exv~Rc-0rt7@D!x-E@&uFlQl
z+fw-!)%k1dwzM{;I&Z4lmg<hJ&e58-w0To?vv0lpNE@2}qdK=((T22DYVb+XhLVD7
zaM##2bS9|=U#2!xeP#^~tI~!>?yte}Z)-YszXsR7-<oVKYw~1MYwA#^CcjwRn#Odk
z$$@#TY2V12Jh69cdc342pZCY(j@4wl@~z3|RZVXFvlX?`dz=08`TJT?Tpw@VH@6iH
z9_7s!GjLq*%@4b`qW<T-`IT=g>i)%>-?+4*pz^i&`Ntrt8B~jJUkoD4gj#%jTM*qZ
zti>Cq2GRB%wRl`g5ar#d#eKqp2)}}sed+{}s#<OSU=u|9+t=o8FNlVu);9a}W!DlN
zI8d7pk0FYDP@Ci8iQa2{_;)KJ;p4;8Jc(?>eYnCug{Efs@UnXf*)77?MGB2N?87q_
zD)i~85C6+jsJC4mPKZ=UHmt+Pn<`YHXC1CoMxkN3bvX4?OXB5qc;CgAWPPHJIUmqu
zN=q86ugimyTGD~0b$M23OL`t%m-l<OBqvdquUodH25ai_o5z6^db%!`9totr@9VO~
z@<8~1_1K~ykcRrz<KMk;jH$=(`~qpv=z4ssY#>Fgug67S1E}q}dOZJ10M-6fk5hI8
zkgjZfb1p%h5<pvH>+_Kg0hBeiK4;eopn#3_xwcgReLr8HuRQjrEuZUS4*OH@at&C&
z%%3b;HsIBH{<Nll18x-UPc*Ip?`!T)S2i}_rf&Wed!Yeu{^Uo`J~!Y>7yW2pxrRJ;
ziyz$&Y{<_i`B8ZPhUPrPoM1nyvaumQtm;R3=Nq!O%8#ymYRCicwV<kH8}Z_UEhs6V
z5ucgYg0}Q)#9z`|(96+{*u7f|^vy=xut5vzc(xI@v2Q`cKQ!X-m(6KLna14XM048M
zqA^FTYEDIc8gmEHoJvGv_V3%A&aQ53&S7ZFHmAdH8uNqC&1jq6mv>!kM)RBavSCXz
z%IW3H!IPR%k33)24r)fVm;3UeHqGeUQD08>Y(_=TecA0#Q_8h#!uxMEr6vuUaKzrG
z^t4+Oem=7)P0MV;8AF?r@4_Zr+Oa8JFg4-aT1{!-!zSkZ2mYV%J;u)nk6}EP@Epc-
z39rF;Ey8OuUYqb9jQ1kEC*!>d=fF4@!Z|U{jc|^Pb0wTJ<J<|?z_=E|H8HM@aE**>
zC0w&PcY?JbtO;Xn2y4VxE5e#F){d}-jI|`JDPwI3Ys^?{!kRPIo^THs_kwUw825&7
zj~MrgaL*X`j&Khd_mXf=8TXcOj~VxxaL>(o7t{iwCK$Crs1Zi35Nd`|JA@iy)Doel
z7_~*HF-ENsYK~ERgc@YjBB3T3wMnQ^My(QRmQlNe8fMfop{5zNO{j53trKeAoU_4R
zAnXao-XQD|#$F-p8OGir>><WpBJ3%~-XiQV#$F@rImX^2>_Ns}B<xAX-X!c%#$F}t
zS;pQa>|w@UChTd(-X`pE#$G4vd2_x8y@1dY7`=heBN)Ac&@&jlgU~}5y@b$H7`=ti
zV;H@L&~q5QhtPu<y@=407`=(mqZqx4(6bo5i_pUuy^PS)7`=_q;~2e;(DTf>BJ@H+
zPh|8)LXTwhN<z<M^iDz#W%N=)Pi6F0LXTziT0+ld^j<;_X7pl0PiFLHLXT$jYC_Lu
z^lm~AXY_JHPiORYLXT(kdP2`P=b11I2s42(8wfLkF)Ii&1Gu^-VTLef31Ox%W(#4)
zFlG&5<}hXtVFoc~5n(1VW)opXF=iEEW-(?LVTLhg8DXX|W*cF~F=icM=9zO;n1zIy
z$e4|U8OfNHgqg{horD?6n5Bf7%9yQ$8OxZpgqh2jy@VOen8k#d%$UuD8O@m0gqh8l
z-Gmv=nB|0-&Y10l8PAyYgqd&7ZvhJsFaZM_5HJD*D-bXP13M5f1OrPDFa-l!5HJP<
zYY;F81A7oK2m^}{FbM;j5HJb@s}L{?1G^9~3<Jv$FbxCS5HJn{>ku%HIX4C@M8HH0
zY(&6F46H=JObqNqz)%b<MZi=HY(>CW46H@KTny|*z+en4M!;kYY(~In46H`LYz*v1
zz;FyKN5FIpY)8O&46H}MeCE6wupj{wGO!^5BQmfe0W&hNBLPD)up|LfGO#59V=}NN
z0dq32Cjo;puqXkOGO#HDqcX560kbl&D*?kYuq@W0BLmwKFfIe@5-_hhCkHG{z{Ct}
zOu)zttW3bn4D3w6&<re1z|;(EO~BX;tWCh&4D3z7;0!EIz~l^U4!s?Z3-usib_RAQ
zV0Z?WCt!L8wkKeG^v!Yv%x});feR2g0fQS5I0Az!5I6&aI}kVogG&%N1%q1<I0l1j
z5I6^edk{DXgNqP234@yuI0}QS5I75iyAU`GgUb*&4TIYdI1YpB5IB!H7YHsy;6w~=
zMBqpau0-HW4DLkWPz)|b;8YB5Mc`Nru0`1);SBCY;9v|cM&M)&Zbsl}46a7tYz*#3
z;BX8sN8oe}Zb#sF46aAueC9kNxFCTOGPoguBQm%mfip6=BY{IQxFms7GPosyV=}lV
zfpaprCxL@9xF~^>GPo&$qcXTEfwMBWD}lo@xGaIwGPo^)<1)A|f%BSkkl?}uPR!uO
z1dhz$$^_2L;LZdN&EV1mPR-!f1dh$%+62zc;NAod&fww%PR`)w1dh(&>IBZt;O+zt
z&*1U|PS4=>1dh+(`UK8z&R;?cAZP*%ZGfN=Fth@KX28%62pR%IOCV?p3~hm+F)*|S
z;OZU>?SY^{FtiAQCc)4q2pR=Ls~~6=4DEuTVKB4|f~LXHHV7IAL+c=D9_HL9v=D+O
z!q7$t8VN%yA!sHH?S!DAFtil>5z<J8wnETY7+MQKb75#N1Pz9v#Sk<ZhBiacXc$@z
z=5QoKyCG;e3@wMC=`ge%g2uzpdI*}2Id2Lrh@c5Ev>}2<#L$Wenh`@gB4|hqEs3Bh
zF|;Lu#>CK?2$~Z^dm?C13@wVFNino3f=0#AstB4DL%SkqSPU(TplLC*ErQ0y(7Fhk
zmpSJOEsUUvF|;v)M#j*}2$~r~J0oal3@weIsWG%Qg2u+s+6bB(Lwh4=a11Supvf_`
zIf6#V(CP@99Yeb#Xm|`QkD%!>v^|2x$I$u+nx8pe3oVeK2{N=nf=0;D3JIDaLpvmB
zhzu=}peZu6MS{l2&>9JvBSU*6XpjsolAuX4v`K<S$<QhZnk7TKBxslnEt8;WGPF&C
z#>vn+37V%l*9$F_poucHQG!Ow&`JrKDMLFYXs8S=m7u9Iv{eNfD?@8lpt&-%R|Og@
zLyJ|Q$uhKA1sW|wt5u-cGPGL-8ZJZ2RiNoIv|R-nFGK59p!u5f#L$8jXu=F_Sb;{&
z(25mk#tiLPfriY`l9gP)ehh6{fyT_xniXiy4DA`eeX}1!i&mgXGqh>NV|PD>R;@s@
zW@y(6G;D^Jtw7UeXxj=jZid#aK=bDR=a`{|E6~Il+PDIZoS~H~(99XyxdIKHp`|O(
z)EU~k0*#%awJXrv8QQx74W6OJE70T_+Pngdo}tw%(Ciu7y#fuNq2(*k^cmW|0*#-c
z^()Z)&G~6~0SY_;hBu(VBVc$13Ooabcc8#SV0Z}%JOzfgpul5bcnu0X2Zr~cz=L3T
z5ehsBhBu+WqhNRy3OoyjccH+;V0ak{JPn4op}^x{cpVBn4|8rCUWfuugyD@S@JJY5
zi2~1r;hiY(P#9i{0#AkEttjwV7+#A4&xPT=DDYqyUW@`yhT+X9@MsubjRMbx;oT_k
za2Q^W0#AqG?I`eg7+#M8&&Qk>hZm&46JmHn3Opi)SERr*Vt7XiJS2vfq`*^RcuNXA
zCWhCfz;j}FPYOIJh8Ly4lVW&N3Op)?SEazSVt7{yJS>KnrNGl-cv}iQE{4~o!1FTa
z)Zv9G@WdG2m;#TC;gu=y%oyI80uPPhr77^#7~Yx!kB#BADe&AF-kSmsj^V{A@Z=cY
zoC1%I;ngYd>=@pi0uPVj<tgy=7~Y-&kB{N?De(Nv`FMDN3OqrEH>kiPWO#)NJVS<e
zsK7&Hc!>%;MTWPiz++^1jS4(RhWDtzg9NU;p}>=5c#{e|N`_adz_Vm{mx^D~V1}2e
zz|&-Sn+iNmhS#aU^EBu3;e{&jL>b<w0*{p8l`8N|8Q!S^50&AiD)3Yp-l_tRmEpB2
z@LU<*s{#*};l(QOWEtM90*@B!d`W?4%kXX$c(@ENSAnO?@OBk=ybP~bf#+-fJOI34
z1)ea&8&=>EGrVF2o-xBaR^TBsykrHQGQ(R|;4w42W(A%z!+TcXK{LE)1)em+n^xda
zGrVdAo;Aa}R^VYXyle%YHpAOi;Bhm&ZUvsV`Ev;H!WDSp3~yY4N6zrd6?o<h?_7b0
z&hXL|c<KyqU4h5W@Y)r4?hNl;fd|j<;uU!E3~ye6N6+x;6?pax?_Pn2&+zgUc=`-)
zUxCNZ@cI>a{^rj=APb-%6Trv@D98vfvH}V+1B~o|f(!v8OQ0ZAz{nOT$QUrP1`09<
zjO>Ae3<4vIpdgdL$R;SrC@``L3Nj0f?1F*}10&0zAk)CeHYmtAFtQE`G7sj@T_6jg
zAQQpJMkvTgFtQQ~G82sKgn|qOBTJzmQ^CkqD9BhavK9(57mVzMf(!;Di=iNs!N_JP
z$Y?OK8VWKSjO>Pj3<o32p&--2$aW~mcrdaa3Njz&&wC&Xq97B($c8A$h%mAu3Nj;%
z?1+L43FggS1(^~?wnRb3gpoB-kU3#wPZVTO7+DkrnG{AgML|Y|kyTNUSz%;X6l7Q!
zSr!GE7Dl#3LB@rVby1LcF@MekSs3*3VT^2yf{Y9!E2AJY1HFB_f(#8KOQRrD!^qYs
z$k;HlHVQH~jO>kq3=SiUqac&R$mS@>=rFQ63Nky4?2dvA4<pN?Ak)Lh_9)2sFtR=h
zGC$_ew;&6oAQQyM1}Vr0F|tAmGDD2)kb(>mBTJ+pQ^d#?DaaTxvPKFrM~v)|f(#NP
zi=-fv#K<No$S5(gN(wSdjO>zv3=<>Eq#)D8$Tlg+I5DzL3NlaT&($Ccr63c<$VMs1
zNHMZf3NllS?398G6(dWfAXCN2Rw>9>F|t+)GFOc3m4XZwBa5XVlf}qpDadFsvRVo<
zTa4_Mf(#cU%cUUG#mIIk$apcbUJ5c_=FjsW3#K3w_CKP|IxecNYs0oac6WDo%baC*
zcNg6~!!$OwC^lkux5AvYO)Nw)z(hq+?0#(h?#K7rXZ~8h(P21q=F9+l-`9N!WWy9>
z#00Wp3Nm8?*)atfGJ!0af=rn}woF0BOdxBfAaf>=JyVcD6Ud?|$fOBm)08Uv@b&gs
z1(`L0?3#iMn?ROLL8eV0+omAnCXjVgka^QMB4ptdWa0#}aSAeW0$Di)nK^;%oPrFU
zK$cEHrcNMRryye|khN2gxf96VDahanWbqVa@&vMZ3Nm^ESv>`rJ%Q|=f()NPmQO*Z
zPaxZ;Amb;H^;3}f)A%K10TpBd1+sw(GJ*nGK?RvXf$X4Csb#o8mQX>aP#{~VAY&+y
zHB^u}6v!Sb$RG-25fx+-1+s|>GKvCOMFp8ff$XA!45L7nQ9-6rAls-Q<0z1IRFHYp
zxG7{I6=Wg>vXKfhk^)&t1(`{K?4*JWr9hTaL8ek5Td5#pDUh{Pkhv7dUMk373S==A
zWHJS^nF=zR0$EK3nN5N0rh*KoK$cTMrc)r>sUYJiko8oM`P6tVWI+{VLItv+3NoSs
zSy2U<QGx8Jf()rZmQ+EeR3KZbAY&?!HC2!~708|{$e;>jQ59rT1+u9MGO7YuRRx(<
zf$XY+468tvRY9gzAls@S<0_DKRgihrI5A{l6=Y%svat#>vI1FI1({ia?5uK>4FXwO
zW$Yz<ed|aC8C$VpyIn!%Rv>$;AcHHA#Z{2W70Bi)$mj}WbrocG1+u#eGQ0v=UIm$6
zfo!jWjITh}S3%}i<I|7@R*(r6$ObFO2n%F|6=a45vcn28!~$7j1({-jY_Woju|U>X
zLFQN>d#oUXERaQ3kVzKECM(D&3uKiQWR?Z8%L+2g0$FASnP!1(vx1DXK-O77=2_$7
zkcC!|i5AF4E67L-WTh2krUkOo3Nq9JS!xBDYJqIEf{e95)>=X4S|EF^AcHNC#a58X
z7RY8R$Y={>wH0Kx1+v=;GTZ`LZUvccfo!*ejJH76TS4Yq<MEIMSC9!8$c8J(hzs{3
z;}vAa1+wD`GUNhTas`=kfo!>gjJZJ8TtVhsAbYMLgD#LoSCB~;$fhgEs0(D(6=c>0
zvg-;m>;hSK1(|k%Y`cPtyFk`mLFQfK0Fi}Pkck(_#w*Ck3uNULWab63^9nNb0$F+m
znR<b2y@HIrK-OMC=3XFsuONdjki}P!$rs4xE6C^zWc3wf_64&03NrixS$+kXet~Si
zf{edF)?Y#9U*iwK0w`bt1lRxtjDP?upnw?=U<VX11OhC90;WKKEl|K12(ShUm;(X!
zKmmgwz#=GM5(L-;1&o5gwyXkXK`1j61q_1#%b<X15MUb=Fb)E&g97G3;~v36C}1K4
z*a!uTga9j{fSC|rCloLg0xX3Brb2+NP{3FSuoeoK3jy{*0fQmHVklrT1lSA(jD`TK
zp@7*CU^f&n90Dwd0;WTN?NGpY2(TUsm=BG&1Ph{o2@zmJ6fhzJtcU_;M1UPpz>o;A
zBnp@k0k%W|V<NzsC}2(m*b@Z|iU5nEfJqTxQxq^N0<4MxW<`KqQNXYWuq+Cg76G<J
z0plXTx+q{?G|m$&i~=S`fQ?bW$Oy193YZxIc18h1Bf!!qU}^-|8U>7v0BeK4rz`^O
zjRFQofW=Y3<Or}i3K$&$R!0G|Bf#z`V0Z*r9tBK~0NbO0@eyEs6fi#;UkVmT0TU#^
z1}R{K1Xv*j%#Z*(q<|q3V2KnkMFMP*0>(&yHB!JF39v^B7$gA}Ndc22z$PhRlmu8M
z1<aBFyQF|&5@4AWFiiq%lLE#`fOW#pYbVzV7D@pVCBQ~0V59_CDFw`w06V3Cp%P%J
z6fji+Y?T7WN`SRez+4HiR|*&`0TxRElZCdL910jM0ai-^vn9Z8DPXun%!EHWFkJ#{
zmkx}V0PCd#^QG~$V8L`?!UWhb9T+hIR!j$GOn@EJfguxM$#h`K1lTg&_%=2H)=UTH
zOn^Ppfk6{s(R5(a1lTkk7&QS_O$TO8fL+tI9c>d}*>qsq1lTqm7&igdO$X*p<9NZs
z>A=JZuyHytassTJ4$PbYJEsFfC&1F_z|;w_bviJ10<4`5%$)#xrvrm0z~bq^<O#5O
zIxu<ytey_co&dY21H&i4^69|z39x-Sd%R76_0yS!lOF~Pr~?xyzy|8T2nw)*IxvF*
z?4S+|p#V#$15+sGW621Np#W>B19K?A9_qj#3b2SeFo^<eq7ICr0IR42vnaqW>cB7x
zu#7q|jRI_=4veD!>!<_ssBz0+A$4FP1=vU(7)b$EQdhBpU4Wg`fuR&&DRp2f1=vd6
ztU7i9)=~%NQh>eGfx#4DF?C=v1=vg-7)|la8m9~IU>9IFbznFJSWX?7POPh~)PeC7
zU_EtUJ~dt%ET|4lr~n(P6T|ERtf&smr~o^vdp_1Kz>?~~lnSt=IxwaJtf>ynsQ`Pb
z1A{8SqUyk;3b3g<FscHqst(Mm0K2No7hxA*S#@Aq1=v;{7*_$-RTn+Q$!UXy)g{cb
z3$U>|FtP%ytd8f~1=v~L{zY~HmR1L*R)DS5MJ&T{v~kz<TWQDs-(+3cSi1m=s{@lO
zz~<_}=nAm9IxxEe?5++BuK>%d1Jf(O_Ua1lvJ0@jx+Qy@d^lKO9hhJNHdqHnShR^I
z9hhMOc32k|kK^v$P6wt~fGyU6F&1ErbzqJK*kc_SWC0dg2PRp7P1YryvkS1wx_cMw
z0_?Ib<C0x~W!8ad7GRroV4MY5XC0VljY|g$tpgJ+z((u9NDHviy05qF0_?O747C7D
zts8p}-1@7WIxyA(thH|C16&`yez<_a7GSYmz+?-s*)CwT1z2qtFxvv`whI_;0hZgv
zHOnr*cDsP_7GS+yz<g^wJXmlS(`&l`8}0%|T!0mK0W&VZj=O*%7huU<z?2KH<t|{%
z1z2;JPao|9?77R+PxwAl7P){)7huy}z^Dtb>Mmf`1=w|$-e2tkEW1mAZ*~E;-Q^@E
zSa+9z?@kUMEW8VtcmX!vrQJ`wE@NxBFecb}7cle!EWOK4OtAGGO8mA9u=X9m+zYVx
z9nN5a#qUt~k6nPx@6aC;tbPYD`vUBKhy9pf`8(Xe1l!*pjK2Wu-~I=t<o|J>znniF
z>o3nQx&2~4{?`kF=kS-q$8-J5+e@y#%Pafez7WaDOCBDt*<bE``St(xh~OId%dtyd
z9oN)fE?xGENX{JB@?V}D*Zf~@932LKdq?md`X2}Gg9+Xn@5#Shx9lU4oVMh#@tN_L
zyOupAlB1TqwB({?e~ILrCC@CmW!Y<j&+xw-GCu47^2U-Yu36%LeJ7F=mOQZJekI>4
zIbO-@N-kISqe#wH^0bnhmAxsFgO$9i<XUB)isV!!k1DxS*|Q=!Qpt--E)?ApfBRP?
z=P7wk$!*GB7Rg~s-coXvvadyQl9Gp%+@tJqksPDs6(yG_`&}ewD0xEs&GVNVl)W#K
z1C+d<<oaYEjO6qrk0-f1*%Ko<I?2o7Z(90~i<A8^l5>+ho8;DHuZ-l-ByT3UGTApH
zIWftDN$yMb&`6F;@>-J1lKnK2vywcO<fdeAjpU#t?<Bb<*=Hj;C9H-0<&h+JBztZo
zM<jV6$pwv{_P_oc$@xg0M{+x|7e{h9lDCmujqJ;joQ&jQB=;hFbg%|Y|8XpmSCL$b
z?AMW;iR4KnHzIp?BnKjS56N}NJ|4+wNFGCS7qX{Eaukx6kX(f9?~$B?<QXKlAbWiz
zhah<a$rZ@HAM7#x<pd-TAanmR-!F6gGOsUl`LZ8K=ImvjUgqXyZ;;Hv%e=eHwaY#s
znNyc}beTJsJwq}_F7x6t7cTpUWX@aWxn*u!_7ce)w#-}0T(#^gk~wLahnBf#*<&Pg
z%rdVmbIG#bNal=Xo>=CFW$%&90n5Cv%=OAXB$?Bdd0d&hl|4x^M=SHPG8ZfRlVr|S
z=2>NKRrV^$9IDKl%3P`JTar0ZnFp1*PuasHbDT1-iA>esT&C=2k~vG6r<A!#+1n&@
zkTUNmbB(gkN#+z~9#Q5FWzUn$5z4%v%mvE+Cz<n;c|Mujlf6(fhbQxPGFK=2qGV1^
z=HX=SP4-C19GlFm$y}Q3my$U%nJ1IEG1)sMb6_&>C39V}k4omWWFAZAu4GS@%u&g_
zl*~oR{wkSsl6fYXTavw2GKVDdMlx3<`>te8NalfL?nm}u$sCW&>&RS=?8lNh8=0q(
zxf$7;C37$`?;>+8vQJCqRAe4S=1yeKmdugJyok(&$o?&v^N@KCncI-PTr!6t^A<8!
zA^W;yPD17(WbQ%sc*z`t%qz%Tg6#K_IRlv|khuZb`z3P#a=%~h>&recxlb?m<K@1)
z++Uab=yJbY?u*O*FuBhy_p{}`wd@s>`_OW~S?(*#zA?E^Ecb)uzOU>dll!=GzgF(c
z%6>Ar&nov*<-V!xEtC78a=%mVYsx+|xlbwgBjvuM>^YPBh;qMB?hDHPGr7+v_w(ew
zo$N)E`*3o<P4277zBIW{CilbSzL)G#llxe5ze?^)$$mAt&m{Mg<i3&YU6cDja=%CJ
z>&QMfxlbeaW8}Vz>}iwxD006<?u*F&Ho4Cs_cP?ah3s{c`w()!LGCNazBjo~Aom00
zy1(p!lk50$y<V=%%YHby&Mw!}<+{1-jg#x(a=lxwYs)@4xlS$Dqvg7@?3t76$a1|{
zt_#clIl0a&*K_5%t?Z?f>#%aYRj#YbzB;*1D%V5hx~J^1lk1pry;81A%6>b!&M4Ot
z<+`Ely_4&Ja=lNk>&ZSmxlSk7<K()V?8%esXmY(wu8Yb3Jh{##*R$lhmF(4%>risN
zNn2O?|GquBP9)cZ<hqaS;gjn)a=k{b%gBB{xy~ZjQ{=jd?Cq25AacD!u4~9XKe<jJ
z*CXV*gY5Z}>j-kaK&}h?|KI<AdqD3N>2>@M)&cGmxp4d!=HpAH<FQ6S|MdcX#k?}a
z9RC?J<I=MD_n7xy@74MOpZ)j$%`)O2VV)cEBmOSt!}j?Tu;%c$M=%L9ZETH%Gngr_
zn<OM)CfQsP<hsLF+&-~xSVAo3@n(|~qA~ZM3eb87BXAp?stLZB=vYk{hl$Qrt&fm!
z8=b5PO)=5YnotE3ovjI26ZzXy_zUYA=yXkZfr*aSgj<;Cd`*z+9s6(_ov;b3G0_p5
zFcTA<u?bjX`P*wa8WWwe30*MJF`Li;6P>eK-{E)k9Hv~(=6Hyi|3gkkB4(G;c^z1@
zq5pai7h)b9U&s-P`C@8O#|X^oTT5vDh!t>q;oEYKUq9`1wnQaII_8fyRkhy4INWxR
ztnIL3uG&=3F$OdFd_%2Iu{3VCD%QgB0qZqhty(*hF;|Uhr}ZpO$L-(i$uS<YNn&S5
zTg-_sx@rB3&%fjRH}C5>iTQT;0LOC7O6I{1tWo{#W$cP+JU!A;4s*-1F^<>hXS`lu
zg4Wj<gWC;;x;s2Ehevoh+F?e<`f5Fncd>qS{YkK67v|4=;SMuq%|;Pgzhhb44hgq8
zo_@h~kre4Ti1}drRIT^1FK*|WHp5W{vvjFhjtulb*4Y}R^+AT?cCSlw9SY{?aq}H{
zFn!)G(0U@5ezw!>5{n&UFjsC~;;4qXwarqkKXM1wwa$!L;RwLI_IjnG8Ri4~YOPoD
z$Vc=5Zj5snFmtzF=V*&r?EHGIZ}J#=C+oc0<S<}1w{3B>!gMLRP3xiD_ufteTJCiC
zVUA4P<*17}Y2+TQpE3?TmBE(%j**xVg%3K4VcORn(t0bWzD3XAnWK*On9;+JJKm$m
za#>cq)@L~mx7QYAM{&%Jal(=K8n08+lMbwD{_VMJgt>F*8OKAc*X@3K*0C6KZ^SvR
z|MJsItmDOAbZq)>HcoO3`EQ=M?2x^f`(NPeo?LZ|$K0vE<|u%<J>LzjFVpS0oi;Q~
za}>dh<6Dm7=+9g^@Q&7_SqQfmhTV4@eunkMJP#b>FsH6~sP${^dW!x@$79D}OrQRl
zj<1<GKM$X3y_=nIyML}1j?5=`UoCs-h{9}J_qEo?dHJ!Os`h>72*50n{@zgpGf&V*
zt*5g;`Z}L4`PcFK5kB8)eRa&mym<7R*58@<5YOlCPse1;<^I1NzaOAa^Uog#)|lzP
zUeA`8d!w_f$?105JUWN!iMhH)POa~A#eLlWa4xk8rpcCDO}uBPfF60Y9?%bW@xHj7
zSDl5~YePP@0;Y@aKUzO%=R5d(`jub3c^k){SU~l}%)PLn)*Cwe7WyZv7FNq)-g;hG
z-Iivj^9PD(eWGVm@j2JEm^uV=d7<L!!<*<kO)akVjDEdgCs(hM>NLzj%}S|-G3k3L
zt$(!Ibvu=vS4Q1_4c~WIS+zOl`%2|h*-P3n1>bLPc{TAWKF1;|sC_ZlbgHQJl@7at
z_wV&e>g{AZjft(Sj>YWiUPbFMop>4jpI@q~kCN>4OH@-QV?K$huJxNvx@4yV<!h=B
zFXFm+TvHv7Y1>sx>pdNH0q0GrquxAkr^b2fs)I0#U#+Y4q4qe3*L6~T^<*MGm+LoB
z+heZ%*g)$^t$!B%sWTd>8_w9NTmQytIn3H+nrQv0xlZH!ZfmL<PhlNAxS9IqB;G&m
zn`^zQH%{RECACm{V0K#CQavv0RAqcCt#5TT<LBht)@lLF!^hgFCKd0~DQ&eL))5Xn
z^(fI^J)3~f{d?`z=9oV>b<p}*^T*q1PivhTe%wy8{^-;P$I!2OUeS764;)1g>*$VZ
z1<cIqoz!VZ&=dNylh)@t=&+qUtzFckhj3kW@2Xb9ELx<S*7N%G0D5QFbys_1&h_r0
z?%r>wam{;b{jb6M?3DdXFZJ49eE!Yrt+v42IINF~J)*z8upf5gefO-dIta7)zJBW7
zU3PjD(O>I}_1S4BOa6gs;to6YzCKW`hFLmxkk%ucwhhm((Gay6rt#k)>YS~(KEzP1
zU$(;*T-O7KtBW_=X??j7>hn$52gn$q_0Gm@#OH75DE0XU{G4(bttyx^bC1#bXrHXZ
zaV;OKw!uuBFixGl7Vpox<5ld5{q3o(k6Ar_f@)fW^EY*(dNCHC|9vKD{k5K}?NtB%
zWcAQ0{CwW*s%FRB5#Xlv+OAw-r+V2u)F;bvot*bj8)I&c_SE`rPcFsvP{Uizk9qf{
zw>mfmpU;PUv>x1ti|tgfyPsMcGqJG0>KBdA_cVW1?sI%zXs35xfoeO<ZOwvI%K|%%
z{~o0E=4P9Z-+ShUsGa8F=jzZ<b?RLFyss3d_337xW2e|X;cCa(_&H<HtF|b-o*fM;
z_7wm2?0%hz>pvwzZHZZGl~E0vf!{MGo3#Gjr_*qLKAF`jm?;j6I%+E3e>1Eq_9*}M
z@?MC<c`a>M(Hu|H9@y13b~}|B8maa5ZnUBoy5bb|mIbf-lqqUKOrOjtT90q22|q9Q
zOjS1<@q0}1X=+*ou1Ebet>3qu0oNl<SH1Q4oZUEGT@jAs&o@Ks{rwz@>+$LgwL0df
zmNV4>A-H~4&QxU|@YW!Fo=lphUJJBS%fwmguK*lp{U}xT1P}Db&xemuYJ?v?mq*N2
z*ZJDXkuY294}RlqrxDZVs3kEsWzA9Bd*SuyJ6G!!p5}p{TczfyTixw+!#Gd9=!Vxj
zeV*1gT-X)+QCsG#O(x^_to#eqfs^diGjM^{L%eVTKA+kwRQHUxQ;pb#YSK9L9A{gk
z?PKK`i{JOoFH)<I!TYRHw5p7@)12sNt+zOIB+mEf#p?VKI8VG--7*|MZ>ulS`i#?t
zVxR5h67|gx{2nnNM$L_R_+X6IbKGnYJ{K%Y)oufE-922YjvipAQ(c#7{l}60@cC3|
zxw@n;o@elKb#ov5e7w0_mA%M`y|Dimw?a+riO-K5E7hkxa6Njg)cTThcE|g^$ttyI
zH+=n)RcfWK_&easDy>JkRcAYOKCxQu*a_diW~|z~BhG(Rtk$nQPQmp&XpQQjvs2LF
zHEMv1opzOr(|VUJ?eX(5BTk*#4nJSIuT`Vk+G**IwOSu@bZa~13tgwiw6asjv~}w8
zmiRrY!+Nc!Ikvf-vT|-v*EGZH=CwhMYig%qNx0qQfBnsC8smJ#Y*b?#+3CyIjq0j~
zIG^J-X}!)d_3`~`ZB`f6v(tsyo7H)B@pJ6;X07jeYHj>{II=}G*TVhEZ&kx<;`!UQ
zYCX{I)$#e!W1Bj*8h$_BxlJ8X6|ZlR?W)|Tq{{f*N!zZrtYoKhE<4n^6><Hn+oAPF
z7b%bH(rc%hy&T@3Njue#WpJG}-KF(O-z<ge_uDS@Y)M@A<94fuO5pSM<Zcz2ioZS6
z(Z%ePbIu;sUKG9JZ}zBuMR5PYd$s=Qu7&XXPx*anlY;pCx9wBQ6|mFyjD4!?rGAwU
z$Fp<4dNZ$`0*f3_)jW8fp$D|S>bbe__g;sCYH&{c{;=+#IwA)?Pjem8daSEv!|w-4
zhtynuY_zoLVfEQB8y$-|to2*({9&V?V~?owzT2qM$s?-&HybInj%vNv4ZqmP{`#m|
z;9nc99dt~6{>ess_?Xs*z3Bt`ovp{!$oDoXmvLMj`wqR+-Q!i+lU?kMje-g%s4rjH
zXkJKydgi5#wxuShaz8lyxsB4}9BSVz8-2~8sx_Y3sJN%9%3kd&Pi)k!39FkP+i2Vp
zRwFWO6#j)(*|%Ngp^Y{Pp?*lWQGAUP>goG7N||*+>*034i|04sq}u9^jfx&Rsph_I
zqgrK8Y5m+AQf<`t;VCunri~_aJ*~Rjuu<@~(^_x$jTD@>pfl>at2Wwl<BaNa#YRWk
zp4Ixie<h(mJ6ocfc*#bYZi(uGi#GanK2huWu6Q2bH~O6VI1%Uf^Eq|fSsT?KbzbZL
zZg$#6ovU3?KcBQwzZn<QV<&7h^7#c78KJ+u;5xRE-~Nm0ZwH=tsY|Lzu#wGpN$U$&
zj@xKKrzG{)Q5!AWoTMfku~F<lmsQy#-ujS@wx?WHKOC^po>s}~p8YmDxH4Jm7q7Y3
zMhTOysOh_HB+gz@m+!LCsd`tn-tl}p&|Cigs(NCZjm`~AQT1EVLw-C(>m$$DgxgcD
zsmnKFW?obKZovI|UDtZb53WT|da)a-d)$A0;5XDVYiy+6zM=J(8&}!r@cNr-y_Gif
zQl_f6m)mHkcdFKF-g+snyJl(XlO;A<u{2GMUTmZ2Z)wiH^My8=a`KiMv%p3XwQj34
z-$ntmZ)-j1i|5#A^q@OxhuJn7aQKe;c$SU2l)J0-qc@*nqXv)es<)=usB*V^s%<J>
zukH7=-t=>J8+{DAulm|-^yJ2UwXoGjH`=Caed<F@IG@=bsGlNiw88Cxy3}B!Mdu%A
zJ?l5aY~-`(p&AxyqY<ATs>MU_{YO61`q%pf;(b#!Lw(_Iqny(-)ERy@di^XzmA&i<
z-gsU1K30c$*=TEtC+b@d8!a?E(fZn}y4h$fWvWLf<2u@ysrH{_qdIw?YCZ1e@iuyw
z{8TME4#(a6nYw8VdgYfrQ)RB=(n$2RkIz!akHGuuRF?W~7~cQ2pKHDE#fRAF_v`2C
z#zA<W4tk+BA7~@T;TKvT{J?%V@79-UdLJ7Nd-PKE?QNrG-Ck)u@zZ+PD68OWwMchd
z2SKmZm0fML=EiHSKYn*7ye_eC)YctsR5#mOl@%NPaeb@x%3tnaqumYOsYBYMM}Ofv
z^>$kujr#ab>zjYv3jOv8?^Vy1cpp~&puT91>wW46t%v??6C3sK{ZS2Wj2`<vAJq>H
zaXyND()#H?)Whp_`;!`67w>=FXZ3Au8#P-0S?jHTQ3Kbt*T1S~b$kva{i{B%YNJU_
zzo_G@{IAdcb|o8q`SL{_QW5W)F<;fo<!v-qeARmHxeVU-v%aaVOXKt5#W!_#NgM6z
z|6S|9Us(*EfYLwIB1LhYjX%_Bg>jzl|4?NwzHb2=_1XMWP5;M6h5z}b4$OzoH@{z6
zUw(_+=+kfcTiuw`MkQDLR!ii->-^)l)}#OKx0ME;{-cinWu>SR**NKkl{~v;W0{-T
z{MAY|w`b#`U#yh<ZZ<Z5w$g)w*|pyN0UxZiGAKJAduJv6hU{GREgtWNvycDnODpAX
zn}dhHuu`UX4t8W&>BMShPyftJD~12b!7m<LX+X1_+&{xg^;~mm{rx2#Sm|zJP7c3s
zr9)qHa_U_x&99$J>-ArD3%&RYa`ER>E0sKvi-+E{(#!YGzW<`vaD2mZv)@%K1<uON
z7n0!(IPUZS*e_Y>UBx_n=Yo~a_RqsD&Rc0!WFE~Aka@;RouA}k-DxY8E}fTSPFm@C
zkGz^Upc7kZ;m*9g%weTT_wn!XR%%fspXL)-a@0zxA^G^}VJmIjl#kmTvQk8<(=%{y
zpOwnC|A!mywNjSvKWy0zZ@?O-f1vyhD-Fw@pS`x>b!d^Fk8H8h2e<s_Ikx`w5)9ag
z^Km{uuU>DZ(ckm))3sKr)35+bUx6tW_gh$i&#Z!<;A8<VxYA0)KRP`Iu}iJ=YIs4;
zSYo9kQ3bi)Vk<?)JN*U+7g(u8<wE>*o|WzmD8wD+T50o?LYnvB<SZ+-$}Ge=XIkl3
z>B8J~I(!E`3u``vvyr$Sb`|Dac0AAY!raAbrSu|2G*5ysTFE=K2>&#|->|s|x6|YK
zr8@ly`$DW(r!C4af~=(Y73G?NxDMl-UWH}8R+^c;7$<vMsaK0)oW~2-n|m?Mw-D;~
z-}x!V+b3J8|My~?KG8~r8y08jVdy^2N(&YiXVVxf^*dRdca5@A!H-TqL($<@nmxP(
zcN%J?9#JJYc(9dn#XG$XSNdDg$5@ho_q9@o0VTO%A1i%{EUEb%X7qq(;z>!~-woGw
z=~8^Ji<O@AD5ZHGnsv0&$epEli~_I2{Zc&L#Y&e7m)86bH`-dsC8RX}Xl<oW8%uMw
zR#w_|vouRDgkLi&m2X#uqnlVM#itA(Ze*odu})vak9zP{{3*kg>cSJztSnP)D~)q4
zt9c|Mt6M2Cu`I8vY9-^>vMefFsZsrMEOT!^%3Epi{Bm5b9Nssg9JeZi=l9O(o$xPV
zrBOr6b5t>$_nGB+LlG+_9Ci9AZWh4tRj9zP|AFtKZw1bs58uaDLGx6!$YrIQk1BAl
z9Pp8qsL129S*dBaikiP-)=vw~*;bKPeTOIFPDS4R)j}BsDxrt<e_o4}PZnwyScx+}
zSm?>RO8oI1{{5QMcTxN`?%%31S9@upxt^7|$#V;}T<P>+^vZ;9;%8+Z_SixV8&}~;
zkKmP<P=#gAPk-M+)lOI8$h#Ig|EUVkzHK4@+Eq1g#;ThZIySp1ufJ}gu?baqTZ)CU
zzjpdG4qb--Vqi5scF967r&MG00*>#X)3b5rEPNKFt8?OM3x)Np&gV~BsFbNX%Y5NQ
z)k4GXSLcff7W%hv4Zd*PLQ6Z=VCm&ZJZz!s8*A{HgBA+8S%XjRw@}f%H8o$y@!b~c
z<5QCl?X=Ld)irtVb_-3v?DTkS*lZz3(^|ZGqlHFHuEk5%!{@Q27Ry}Ylr<Kr{iPO1
zthUgJy0zJVrG-X~uB~}LMl8kaqt@m=ODt6VZEaSfEfin1j^+cYG2cR2)9P@^xfZe=
zuEV)!Td3qSrza$Hx`n8BUA{3D=iOYFPeoeDYq!%Mvc_VeMMdlJ9Fv7=bgswx2>9wk
z>uFw*zF`)+lUk2khgirrUwy6;WT9W}>TAA{_r4aYyrw?i^0v^P<oYZ;Eu_oVK=Y8y
zbG6VI*9IIs$wJR#8u0K57BVC{{UnvfSSY$)L(Vn|k29trXAFnmWL`tfTe5kug-*V0
z$TJ37sBg7K?B3r(se>D7K9d@~E%f4WBhKE_LZQzZae6m+QOY*fJSWRLS*VbuF^7_c
zVs<y?{yGa)c;NJ(<Y;H1x}BTw-PSn%&?bDaC9dDiO;~zSCO5_N$=8(IHMY>Hc1^iR
zLko5DZL0ZFj@Q9)B{$^-wJenUrzuaWVWEM|nrR-Dyj3hTB&HePu88x0wi)jzZ=s=I
zoPL$wrEz<7b1q*J*V)|WoK*~-7uD%qnO?|3{i?R$K?N+x5x3yV|KNI`)<W~K9Li;(
zj!#>#JqNC{GA+4RHVd`s)sm&B<?atNHQd#bH-0nImisN)=Zl%D6ltaTTfTlUQ?Za%
ztiChT?2WB>>Kij<zv=Y46nJ5#w{2Q;@-s8Jd$;CAnP$4X%ISM4`N&LXf3@bD>1Jx*
zqzx~<XGWi08_fe#@|KyFo^Hd}Zkj3I=Qh0Px|vM1+iHH8f3BEm{Oq=THVIzD__jRd
zqM16ra(ZL_J!___1KRQ4(`H&2*^a$Vn(6m`r%&dV!%TNdw&#WMX6n(sJ$FB5rbCAI
znrCMJK{L(2)1E!{o9SDD4qSdO{4lx>ntvv8hnd=~>%h&o!6TE>fuC$PQ=yzLEWI?{
z)|)Ba-Gx8LnW_777v2<$=Xc)etI58?OqK>Z-m}z98Dn)kW{H`4F3@Qnn}Z9?RQ$b;
z$IpZ3rn<uU=HPgTD4O49%nUQFKcaB1X=cimrSPsuGkKIF&3p6RY^Hh^;&n#6KD&v#
z8O-z|-RZ+w7-FXFojP*!Ae`UOj-2X`uixbK<dpY@k0);@PVg|3y=^BR>xS3QyOZY6
zSv|o_OOiTq`*CJ^^Q#kj<Kfw9(pmHBlo)QNU(ua;-w-nmKi!$JzfOBUIej}*`kHCN
zh%Q{Ax0#Mcb>YK3%v3nu>EU_W*-Y^jyRx;TnTq!B$|V(CNA|9opQmFxobQaToZ8w<
zlS*`BpO$$2x^~mNJ&T)|Y1GzkT(gmxcHZj7N9vpD=Re&wpU>@DW?JLdoxN+A>GhiK
z{H>~)T&_4hKV>T7d^hXCo64D~u4@l&UdBw}F;4$apW-;)FFiQ5h?z#$?a7l0;e9fy
zCrd9-cs?_AaP;Kgxy>}=bx)p|6W3|wUYajx*>4j~n$n9a{xs3{1HE{|Hxs>k?DPoj
z{$wIs_uky>gNe=<dh?;TCd$9v=@*KBVWOA<eb^<-M7Lb}u$pP2iUEBz?~wY?L>sQ+
zcDjk4Wbez4yC$mLqOay7I+|*tZA<%d%Nr)jO6<$~Q%qF%tJ71oEy+Y%M)%|D7xDFT
z`*G|!_=8lZzi7cJ6UA2P&v{Om==Q+=Y*S5CYHEMYYvg;(M020?=SPQ4bhgw09)8e7
zf4UFQd`Gm$M8Vq!@PVCp{&xm&t?edyRA8XyLCUuY9;JYRY+P@mnQI5~^EeYZt~&il
z=U4vsd<Jow<t7^KHi$RHm}tRLr#H#A&_tiU4B{8_aKCzkdH5W7l12~Kd`b;wm?+*c
zn3qm9(TmrE`M2Ff<*N+QJWI(Y6GcoJ!mT239u5rQ*l-iwc<l5qc?OxNardE|<d5%f
z7|Kn3ah%(Rvh*^2aW~Pu{KI&ZtBLZs4C91}CTik8jKQ+ff4(N`7!ysoGK}w!#PiQK
zoLz>SD5cqO&ExcKpouES4CfL3P1N=5a6Z%ro~D1DekZ@~COSBB1fT0-qO{o~xOyiO
z{fKvZpKf+AQO8Onxp6xaP3}LEXSO!cH2X-+2i39}uB%5Qd2VC8zQsrJqXs6**>#lW
ziJDUzU%zD(r`Isi__R^nteT0;`9`zk8B!~l=#bB7u3OGTS5}W^V`-enB&S!ZTrm?>
zX)=br3d3(TaSR_RV4^|MV>I8?;5>N#AIET9P7|%HIhJ2!Gts_bV_ABrru=~K>F8L#
z^wmi3v&M3%e~py8{5Z`|wdI|W8d=8io7YC_xO*J8ercp3>EkqS)u~J)={t_+e2<MZ
zD|kHjduXH;8=O9?n|F+KG}i<!dkfyHRug#iO(Wg#n4o#C?q4y|+w&8+@?|6a{5FBd
zUo=v_1`{>^)x9%Dsyu%pmp^5sdOVRw3L~|6JCUUq>)LT6bsIE^3mr95zp0bB*C8Vf
zJLvRfse6p%T52+X*=Z#2?vuIcb|VEECTkw8bsLQoaeFeStutbu(3K0t87Z=ZtLE2=
zSYf0YYg~EvQarz8SAMkENKt>B-mM<<;oq9%#>P4L_r-3!a~AG*+UeseIMqngYq_(F
z-AGf0yR)ywNVZw-ny2f$9_R15JAV!}QgC?>t{!Y8zdjzCzsuxnqzSt{c(a$0My7l4
z6?Y>IEaItoy{b<%5(Rs5pK(TNy}^@1M;oc(b*Jy^<WM7(Y30Sw1{tY<hZh$bV5C3G
zoF1^@y^NIk)r(EtjdZJ?H?Qepqzj|HH9uH}&PY2Q-kh_8kygL<=9+DdG^etU<_&Xe
zZY0l0AD-3(=Y78quWx9i&KW+MPwZZ8BUR|?%in4kDNndBm#T*AY_rod)~AAz&gS)F
z_p(OX+t!cmrHr)P+fVb4?JI)EzvRc~3mU2aPd|R}kC9q7@@MHKE0_z<XMsOg%WkB{
z!XMXl1f6^5^p%bO8bJ#N2XOG`2nw1Oz|%fN(BMN(kJ*-25md5tARm1mL7%z@^0}uG
zblniB`OPvPMqvFbkU!p!pn&{Aoc(SD_303#dC$t<jG$a=g1Gjz2zqcih?`xBp!nZT
zA6mBy__~R~JRmWGdPE2F$kP#2<&@KthMihUt`Wik@e#CnXb6WNjUe-k5Y3+!xgWl?
zXCXX&PXv806UtFLasQs7EWK(AH%Cy|j!=%?5JBDVhVtUI5mdHdnC4rHSs6jc{lhqB
zSp-GJ;op};(1<He58J}|c-~FJdH$RTIyotv=gh+STI}?*O`U@8|0$fUwg`G(Q_lu-
z1SJg9Yu+}W@CfRERL`y<5mY8i&tn2{9?BXtpIa~Q2=X@>m^|Q(+iBodt`YR@uG8~Y
zc^v$0x(F^l8pj_H!MR67&_8RP{<jwcaXi_Ke79c&*2j#T)H{NTPByai!tLsc*XOj6
zS9ikye=_nMC4vgoGHJdz_qKT6Gfh0GRRncAYGPgU2+E%2^vIQL7(s?!X8v6_f|{Ak
zoK-7=UhXh!e!1gSB4}(u3$L$;>qKYasB-Yo`CBya+^`Z6)b@&n+ZT<X*MBTrrBDQI
zXlm7bbkFkO`7E~b#hmcgowD-oY!MXr(dnrR`fi|<p*9}$#XwVM*tppz12sS5^w+(8
z4ZmC&J14&|kglhlcRn-F%Lu#XwR3-Dpssi9+$r5a5xFC|;#~t>t`w>H?ow_T$k0EM
zccvI9$s>}dCBu(rcY5$zo;T3By^&nttbr<=kK{)u4HWRu>BpO&V4xDkrtqX=26C@A
zg<Bmq(2-74G;iL$Jq8*TGKKf-g#T{N6pq|xpzj-;KE3K247BR{6#furpcgNv@X6H%
zYL{y&OV8f;r3OlCIh7kOHoz}7mA@@8P^i1pzZV^4pu)?h^4J*$^!82VI#Ug_EpaNN
zqlEtR^2M7C)bYzyo)%%Cc}1pipKv^0ooSk{?@oY${6|jXb-o5V7Br1LybP3Mw$tPH
zZjynP9-qdC#vABC$~2A`W1zY(oPNJwL-BRxr!x;SP_`D++1}qkJ^MJlf7yB(DAhcj
zMOOn=ikZ%~P6l$@<@5o5Yj2>p_onlaHU?_-c{+!*G?1y#49yexype%&Dl>RfeFOCv
zK7+^CG0@xqr$6v&RRa}YJA<Pt8EDwi8BFC3wET+GE4aG^Ubk#B*|n&F#+9APWeXW7
zuIWt8HyD}6KvgEq<d!)NG|@PdpZ?L)x@f0|u=h7TK96SdkI#A<cV{N=`k<%S4^BT}
zfmeDeTVoa<&(hQI4zt)Z6Q27aPH*AKbUhWCK8pkH>Zw=kEG~CTPcsiWeTIQ4diwPQ
z|DLR;w!dcasf&6FDHWx84ojTT)3a_-9DhPj)y7BhBvntN^-llc?jw3i+7iWs59%qG
zh~h7M_2iNk#nOwYY}eDSytDb?W<5QwGMlGu&{Mg#vswBQ&#uPtc+F<_6?$?+&gR@p
z_4Iy))1%mBfu6=(n9Yyo=xNcT*=(Dor!(K2e#N7adTLOA4iB;FX?*87{KlxK=+RE^
zV)alxeV#Li69V;AXX6|m>Zhks2~Hp5G<QAnP;<EaWIesiIhXg1*HeXxb2U%n-4S{+
z^_|OsL-n-7Z7$~=q^DaJr@ygYZ#}izJ(m-@>&f-(T<+He$9doBbqsLP(~Cm$_;*`9
zm99OH=eN>RXJww|d)(ewPpbmvahnEuIy-Y7pRS{)w{cDn<lU-z>Uw1!dsNbs|Fe1g
zzMP(x|8e>ubCuB3^Ct6oUJ*SN>p7oG7SvO_iB4~1_1t=jS~Q=xXV=r-ZS%SD?{G>z
z;q*zi{Sr>q-_K{q$8hTL&jO}*;pAU!f##X)`aGPD3|hcvGsE$B?*i_g5l+9SIQ^5|
z?}k&i1Ni^6aPqpifV<uZr@0yU`m6u*Qqtvcx>9^0J1&INyZQ^cZDKeT>#|VuRic@n
zhJ-HU?Fr!&I(H#gKL)?$MyJQJ<o<9<xxSF+?Z(%?T*$e0gj3;Mi&%2G?>B@~@0N?$
zV{JHj_FcqxSBKMdH>daVOiVbbF^jlObU5AKwTO4j52w#(oIcF?GsCID=SBQ`DxOE7
zXb!Z8)5KcQnkTbgL^v%O7R`>ZaN6Y`&Gm!B>Ff-rKQosP9`A582YG~3q2y@3H#wYY
zJ#~6D_m2su!KD{-g^}Up-FPui9~w^f?u#|w=CFR@v_rp`9lgRyELhAnx`)&CElv;T
zTLr$&)WtlsLpT+AyO@u+!RwWG2}=$+vMFA-HcR+%!*CikU<r4t7f!yOPH$)4>fy9t
z`4aZ398Ph2m+-mr;k5Uh)8{#(L^vgX!Pggo541=OcPbc8uj<5Tp3m>O!s(xpF+41L
zIF$*C;eEftsAiPY|LOj37%9hMm_LM3pQ|xk=4}{_$cka<1x<VwMge7)a-}C>WNf;W
zLm!6Gw4P31Xyw~sv^)a;elv{LFIvjyQo?A*Hm66_|6&*=+*-;aF^o>XTgt^whtZ{c
z%QU~}frK!+-F6x0I2J|^2QK45hr;Nom(x4?W>*+}Sh0*dY!9O^`<8Lk<}mts-svN)
z8W%>nzAa<lRbiB`*m6FyEQ|`&TdsLZdo2v3VxyMx;<;f|B6vC9nH5H*W;^|*-jQKc
z_V{w%Yk|i!WjTM2z<loXn%aYLyW9#s?T`C4TfupJ;63f-^qtO~97ZLLEBNyGFe)Cs
zf(wrc!~VU~gSv1?80Ejcf|Cb?QJ(iJxKQ6P%JI)i&5s(@HH^NsUCC!VhS8^iD>;WQ
zjNW)Ty{X1lVf1*#N<P>ujPC7Q$*&uQ(arNtpX$WgVU+lFC9kL+MqG3iU#%QQN9wN9
zJgd4gVYF%FDh@3XMyrBW@%AENv?$8yUoD<5jLgSYakpGy6m)eJM`Q~l_pDVcy{z}X
zhEl(>tGUqUQ0mllH7oB!sbx>6uQl#@D3yy?%}JS|RAA9+{_!Z3er<JnT!-I*hc#_A
zPfdll_3dijb1jra-dN4=n(I<1#kGm$#^*w5{(xBg{*IMuPp9{FdqOCUTpr6QM?<Om
z-dO&6FqB%Hi)D1}{q@0i+Z9R$zr?c7wov+7cnvSy6iSb4uhBfQX|bUcKYR^;UlB^1
z0@iS)rJ=N7<{Hf(J8^y}O**oMr_2te-pOlt{R}+*Q>Rz<p*56pmX71!#!!0ED2^-Y
zLn)<OoaUPy9)RNykK+)ZP?|nJju&`@lJ{n(hxYV%Jl@SXzBf9Q%D#@{e}{+C&s=LY
zKW*&+p>(?CT2}gm(&oNvd1#MNigI&$Ya=O?`o^r~r5!@4(XO?;qfICkKI8P+rZfqq
z<d19lNrO<@Q(ztcTL;gt#yZV&TefN_^%=5`>sAb<dcNzpZP`%DJI(389bPn)P90ds
zZUyl?F0SL?e4%8{SjXr{{OiS?n=O=@7hliIeuhw?`s;c9*AU9;v|jV&9(fl+vBB$E
zyb6J*a6O;T3ZVh(ogUq^har?LWj&|g3!z(C>pAmQ2<^+ZLG$aryBb2{n{MFGNg=qd
zHt@IeA(Vfj)4TiUL<k*TxPh~)Av9+z{JY0-f8q4;=H4GddERc|+`B{QPM(dNYkLUo
zuDnt6^k!clLWBBm<Ug??RKsH<|6CD5pR7)Q@25o}v~2fAemgIOJkD<97f~V9`o7ca
zn;scLHwtdzG)o9=thtG=M1)YV%O=hD%RwPj&~FnT_6wog(>C!=uMpa@+UWsaIx&Ql
zOPhH1*bw^X@g}y8#N&N;`hi^shLCst%{;U({KB0#bN8Mh^mCNc8(gPj2rZbsnM=Eb
z(D3z}Id|I-s(jq(6V7N7Lc6jy^OXi66q;=dJL-f`yRutYdWM%&386DRwy>>22+f|b
zg}uv!P=ABdKkQN@gi^O`;hF_PXeDpqf_Xz|Z0Z)4UgA5ygXvN3t$gx(Fm0@~mACvG
zOm3~Vvh)=Py$PnLZd-Zii(uMf*~)F629rmO(_{SeelR^by_M5%<LmEkWpOi@CVkwh
z`Hk(DgXv!NZ9L&ZFs*FAjdf>(Y4~8L_xPJ5n3AV#<J4opG<)SXK5!_Qy6$)SkiB;W
z)A5Jfxa+oH3i-N?D{l&>hDEot^dw(h4L>q%=WWY_Y1oME9JwTz3I#g-$&Kd*lR0iX
z=b9Bv&5ms6+f#$-*=46!d8#Rx2LIa5!}Y<Gx6}@<7ZOYf4R>h1<;&i|RAcN8Uh5uA
zsi8YKa1xGl?hck7<|3nl>2>@LP9GXfYp?C#T?2z@;0vdpxkt}n+Fx!bm+Xr3(rhO`
zq+lxA%js>_w+W_zh@IT2MKD!dw37=o38sr%oj&K-+QC#aZ6~``52lniJGo)yV6x`f
zrFou@mkOpEt#+}!STNc9?c%P5f~mf{)Bl{53-^!N#S60qQ=MJAc<|34x^j9KOD}Zl
z#~|dVck%MKL3A$vZXWqEhyttc)_l=v8A0S2w40Zv2hn8j-8}S85apfX^hhVC1ks><
zyLry#Ao_f6H+R1fL@OUS{nCyTLG+;T9@aa8Xlm^}-1Jxw)l~Lq-s$ywgUHi=50Baz
zMEPdy;i6mNn~rt*s4a0plyzwjH(wP*vmWo^XG?>q_7A70dcb@fSN*-5V|EZ_>%5l_
zO%I|qqn!TgvX&r9joQoS4M7yLZZ8`{gQ(Ckr`I~oCkXt*UY_X@ME8I1<(89!$WVHp
z=DS`nDu}js+sEyP1yQGQ```l(qT69k4|a#1IPOjRII~L-txed+3n++MU3dDiAG8jl
zi8=Q3%;q>h<@R%<#z8cv*?!HNZK@SS2PW?4D%FChTf}}oT``DmEp+;{3zQ6^U%a39
z6bYgQsrz|gfgt$Aou2I_IdEK+4sgrgfpoRy0lx7qkS6wZ`nQX}4<wuU0PlMhNClT1
z;Qm>Gv~tG*mR|0t2Z40x_5rSWH;_8MKfoe2kdpEp)O_8aE(g-%HV1jZg+K}zaFFYq
z4WzFg2Q`oP2uC0lSay)#91X<&^Ff|*Fpw&pb^5*c?+BzupAK^OE%-hK4)LA!fz+YK
zA(r0n94iB<$KXR86B9_6y$^BiMS(PUiqi+)YgQnQ*>?!<+dxV`cZj`hfi(Gn(-S@`
zJdivKALdfQf$#ty=8b-V<f}W(vQNk18c6<rhq>p3KzcpxFkc^y+p7<2Uh%9!xc|k&
z9NaIEUOYO?-+Km<*EgqcJb%YPa;<xW7k3DxhjfI?wh5%MBb*-cnvDZ#$jl?WtzIA{
zuQ|evY6ViS!%jbW%Zh=ddvb)2lnJCGKaOzQ5`omD1bpTH?=5eiKai?)KFSHX18MoF
zquf4wAQcXF`pnyY4WJ)ukMfa^0TgufD7SbUKu?pMp7VxJ1L(@HqrB}=0Cg#KjBDJ7
zr@Y}Y&3|6@MgYZ*ImXdf0;q84G0uM}fFkD{W9dczelmb2A3w&yY5-lodW@eP!{cN*
zed*Ws22iy!$GOMO09w@eI45igpx@n&YaaCtYXb0oIL;+k22l5T$9ZN9JnI{ses!<8
z0W{~@alSP(fIdGz&ON6F(1h&qns>dnF@Rb$jprp{0koz^JZBFIpxhJUH6QzJj{r)Y
zAJ5$;2as-aJntJ9K${#+Py6(t0Tlc)p5F|>{c<Gm@IC?LQa(ZRx7Y5B$Lp2A^K}8_
zJu!hlwhf>pgVXEIO#*1~mISWRAb>up2|TNI01dmDp!weWR|<gV#=-l_29TkGgNv68
zptR-=%>#cUe*i6=<lvTh@bwW6UXne41}}2@;Rk;8r-H)4dp`P;cdCO6y!EHEubtlb
zGnxKmsi<<*NB)%7LS^$ke`?mp>634A-JhNqRgOybCtbA4k1qJrvTaV!{Gt>7)ICk*
zX9@na=8ej_qyF?UH*5a+tlj>!wk5M}yFY#I!yLWIpL)46OD}z!)&BG$nt9GLf9kfK
z`EIm7tvKQI)mx+Recv))p5{*r^9ZhF_os)Igyyl25BH}jeFf(W_NS|^f`|F}Q&qFm
zZ~uC-KdIXVw;S(I1x^Z{KFXg)-g0{H%MQf%&vSw&_3<aA@(JG2-Jj;PI>G3gCv?tp
zI~^X+?F2`*^(P<m2~KR`PlpztV06+Gy6JgPeLVk@CwN&ce_C+s1mCIZPpNNDu<XN{
zSjL~+Dxc&H#r<h#tCReskUzcedy>&{Pw2X5k6bwa=99eTj~|^_e3CQ2`%&&4CmCJ%
zgid^ReeXx}Zk^<Huly+a?MY65=10Zyo?>+76T0(xc)B0Ov^vF$Z~NhRPx0j&=-qNV
z#j=O1(<MJzy7&~E68-4L_EUV|q#qSOd5Y1&Pw3*udWs({czcRR9rUA1c~0}fJ${t0
z@@Ym_KcTaqzi;xR$iAn!$vQtua6QegtNrL-(`iPhKcU;7FGTy1&-T;&bDke<I&qpC
zMfuVFw9_p6zZTm3s9&BlER23MqtY3E8|FujmS-4_0D>!k`}+DJH*khc9)2|5bcVN1
z@}niuXBaL4f>VIAjr60R;tV$!;zv!>&hYU5e&qV*48u7<a1Zc~uDD;tvwWTW=zEK^
z{Ik6uHRyAeW$#$uW_~o^c$PyO`jNWmEU&ENN3XV?WjG87E(3m2$&Y%ap5=ea`H|uE
zS#DI)k2dE@WVj9p&I1n3??-={C-Sn~c--EJd^DRM4WE?Aa3T=g2>k6|U)r@Wk;{MZ
z#qYU^-0rn6W#dGaeP{Z|zBKq%BFCirk~!x&K5*NYHk3cda4Zm93;g1WFTLw|j`Ljd
zr7{!GakWHW(izS%Tnq#!0}pff(yYzrIPfUGkK-KAI^auJuAgH#8wl<OKDy19O6NGw
z$s2vCZMpND8Rtu5nx1FbvsQGeFRdAWo@*`gB@RE&?dJMY`n>ZD2L!<d!4szVQl*6R
z9AfdM4%g1}bb~LAdVZeaiXb>6c#FR;#gw_gN4$J#f8z_B=;}+CyIo*7B?xW_emu&T
za)n*s_d|WD%G?Y5XMiuY+i-zpzgyYvzT|iH0@v*1OEaEb;3h7<6!-fA!%;zSRdAQ)
zc)W%exnCn+deY@053B1--$!3$xGV@x3wE#UOSNWSWdCx$)PCJX4lU_R1CCx~I4=n9
z3%2L?C4J^ao}Sy6X8*j%QQ3Scw!|fty>bix^&!#e5=X!Hp{pY=@sd|Q^eFHW!=XWN
zY4EZPAIcVodEbYM9LBumLzR>8|JQv8&JB)9_M!IQFY)3FKGdUF5-&XCLqqB&F`OI(
zHwVv-_aWcmNj&4Q59$4rIC7s4O_`p=vd=Djiw`Y5ki-G&eJJii5_`t_(AI}Z495q-
z^}!<-`_PfXmwCW^AL3e<xqFlkopHI$aDfn<Al%G`<Mz4CwT(V>bIN6|5at7a)MbV<
zgy0V096mmjk$9OuyZKP&{mcApf)8bVx{REW523q<FAnpeSJjg_exMJ%ZkNnE`uNbB
zfyoR93Bg6evpZqhlG)&b|6iKS?rm`YUC9hr3Bg$csRkbJPBPc8i^qST%%yAK`{ldB
zaGFqhl`H(RERLu36~0*l$Jg%)b735>+ZC4meG7Bp`7FM|`aj<I9KOQizI)S=6IU3H
z6oM;->%H@)EpM)H;g{aDCihkTnCVS16|XW}Dg>trC*1X>$lg~uF4ddDCtc;p6mRm0
zxXN&@5Zo)=<(xMS-g1>|p7N${>Q&CAdQ;mQS6TK3o<87B6?3HU`rY1Cs9Xx$w|Ud=
zCMgVu3&G{W?c%&CeOwBcUg=Gj!&3PD5^r+MO<}lR2+kMYI@_C898cjX)4gfN)f66W
z_om=yDGVnJ!41O&!@a3jscZZ=(3@H|yvFf9-c+T_HI{vao)f*n*IZ-W7;m~a>lzmu
z?oDUouHpB1Z-Q%v<NM(GCSBwC-Mz{3_!>{_<V};mUt_pv2u>Q#*~Xh1*S*d+nt4+R
zy3U&$defI-*BQ<lg1d&hR`(_`?K&5)<V_n^UFSz-aGd+Ev+PMU7sBH_xXwNEc~iZA
zuXD+q-ju)44Tb}U;KJb@U%lu;`x_kg(TlbXy1~jDFYLG6V7PJ!&K$n-*o!(ZyTQxT
zy{O9W8$98*7yUSWgW=R6xOMndvKJkAe}fNP@S^$oZnEKw7kO2=$+Dj@Tf7%l=y#J(
zAM&D)t~Yt+UN1^A-DEg=2(BK^zuAk-+ir5wS}z(bZt}cUUQ{>rCd1`JaQbk;MP770
zXDVNs<3(G`r}CT`xPP-$hVzHu{^8taFRDHvl~09x(dY0~wgq|7xp}E9dm%r&dy!9k
zD({`>MeS2k*?Wu^<<ClGID`l;A-+4%i?)|a<Cs2PWN4VieY$&5w=QW6*AT%u#K${$
z(ZirL4s7j3yJn?vt!7>n5tqhr62WJk#tUkDQQ@RC?p)1_Ze^tL=L%l5;ai&4M>)Ef
z7qzT&iwhR?qMy23tmg5eGed7N97hD#5m)-@NrR`};-r5)sqD&IY<};F_w_A?3yI)F
z;<Trp<az%VPk-b|4L{xDX7@blZT{N~XA;4k#8D}p6yEkWw@C7&HUn;RdZH(Nb-&HB
z2eYZelZ;Dl^X(&^)NaRZp0eMQzMZ(ua4->EOnh~VC+XkZX8n3kYLWX6SB&+f_Z99i
zTulUL6MIB^l25NYoPVAt)tY#R_ssO9hx$7VrxU^L#2?L`G;GryUaI$`A_;f6O|U1O
zPr1Xge>1|vliL2d!(}IV(z{Z3`REu=+S>3g!x2SrMe)aho;c5UIl2$NF6b^d?(Rv}
zS$7#ODS}gqJvw+&=ApZsy|pK;xOA6en|e~8jJpiy6u~{kS8I9F-XizdyQ(KmtbLEO
zSMa1_x_c~pKbsZxq#&Prd@jEyRhe>+$LIE><mLAm4l9Doile@JP`$JFxYB12O1*oJ
z_rLX^sUPk!Tvr6=6{kJ%pxagMv(Ez$n%??8|GbTV?{}Z!#3Hz{xbhVbnqs=odoFlT
z{pkCwJL5suw%%viH#+9H2UWd!AL|VsbnfMS*6;BkzZ~fd#}>i0#S1rj(9tI8Tp`W_
z{Bb&OS>Zu{#-=k|Tm&Z<$IthG?>L>iMtRV)b?JP0st3(Jn$B=`QT^m}zHjiLi%-(o
zEyRO-ex&nDKM%@Z`~l0J(=U@es0Te@%UBP}9QJ^-jllEsd%$pj5nN!Lx332!tbD+8
zx_i)weGj-`ClC6N_<-RGqxttAaFNy?ROizJUewfsPUe5eMH_g~=xPrcPBDU8j0;!w
zpgH{?^8E51RNeg{=P%_!$IK5|_N(T~kMFzfAxGx&Ad`5=KYzPZ;nar=M;XCY#veYq
zQ|p|M*zb)yT`2d6Gqc=jY|}>!ml-~vA93n^ce0Or#Qkr%Q_-+TeD<0<t)KIV;XEU_
z&v^eicRF$O5!X58PW_V~aje6g?mv0Nve$L`es}s(ECcy5cbZ-|gMGH(aVUe~P$Rh1
zxc_Q*s_mD-VyQdrpPIo<7r9gWl^G1z8o{~7MP|5D-^2{I+1=^py$pV3#PNO1U^v+b
zZZ<v_;7&eOA9G7@cY4?QF|TuVr|^D{S@y~5N8<QRkNMGHcghj{nEUi|r<q$HGaPRO
z*Be*r>`rrUJmwiL?o{yQV}9M*o#tnM!f?S6oNyf9z#U%1CtS6*I~D5oglATDr+H(Z
zFr0A&cN`BW<xWviPxxRFcgnr?375|APE!v*VcBDQ_qQ9FGM=#Rn;U)p`h?>?x`DIK
zWH{)sUXjV;v)pL1OD3xsZgh8WCRe=gMnk+a8Lm2lvyN}2xZ(3ZlUpUZ(eYiGyg1Q~
znw-vLIPC~-JMNv}M&;gR^5(;Cv>?w@{<GJOa#VWCvOo90CO3N4>nRsl>jppMQ+8d6
z$JIY&IPwUtJTAV#jdpK*%HC0KR4M)`i>Yoj@9I;AOON2xV{d~SdH;IK9PCDEC7y9H
zKR4=H{~5!%M{w`)(TVuF5zjdP7&nUYf5u~mxzWdI&sg^M{_5pM=k`70eqG(D*|}#N
ztGLn1`_C8-KZ47T+qJ;s=g;C<joj#J)hxbI$BkOI$zr(v2+lwDuZZX4mc_?QyOD<}
zi*psj@h{3^H~|T6KwgpCjiS{oe)PwcK3&h^`rln?_=_x-eZlc>T&ZlC=bZhyD@8PV
z&OINy(ycDf8ID1MYmjfGxze(r=Una@zJBI&9+%`wgVsD}xCjYOLVj|>l?q&Z&UF%8
z$>ZU3_CD-Nr~ZA;a268Wh5Tx}E9q;z;6|HV>1w+d>>uY!^#;CR*;D*-u`AuSyx{ut
zU8(7k7wkF9m1b>!!EhiFT!@@ucBK}nFSxSam7-p~;88)YbT7wChAWZaOynzWt~9;L
zOa5nqE2VaO$z4XdQr)pH8BRrlTagd-bEQjBFZopu9M9U9T%)rq`5k`AvLAU-Ygfvj
z@siIrb)}JCU-FOouC%%ED~6+y;A&*oDy~EwUh%SWt~7VhE51+y-^cS6!{tbDI&$ND
zuH+l@iYMf7rNcX3@xq^z>Gz3O;HM@N+>iYB-DFz$`W07xIhj&(zUF?Jlc`eq*DQOP
zx80sh+q=K!o7X4Po3XDsd-7yz9{QU9kEbh-v#I{yW0)~xhFOf+_kAC;G5a(7zVG`M
zQAmYKWcx}|5fV|f5RppBmd=x1DMS=Xq_Xc@_TTf*{Ql@QnYs7ebMHOp^Lf9Y?X4M-
z;*%~K^;<i!amhvFf15jT|Lcp!>UEt+`|+ZoS(DJrNyB7SC${`|(Fk7F2~(R(M){IX
zWCmO^G?NmVO=&Ed+llWgE*U%C(0L8HWSoDc6Dboe8C`kM@#8yn-j|Gq=Q?rqyGzFS
zr#lh;>m@@oE}>bM#@0cd_@Mh`<L}l^9CNvBm^F05q5ow=voN8Vm_}YnC#E)EHXhIG
z#O7x&8`Cm6ac%l#Lo+j>*_p=H_)fHbec3n>)rq-#E*lR*I<f2IWuq&HI^MGrk$tWh
z70#XL@V{aVx7Xv6t{9rZ3C-d(-Z$^Wt;eqz8%;W8t-E3zxZ8o+xmOI$>V#%?8m5;!
zu$EU0m$M!C>(CV=>Qo18E?hA*(-WHQX*B)XfuYV<jgdch;H}83#?(C>VD?p`EB|^G
zJK*rlRm0fWfz(&78vDQMz~k>-H8dksKC-LEwdEbk{l98-|F8pp{CU;r`)&ui-@0mO
zmMAn+)QEnw17*I~jPw~D7?p6%D4E)U`K8wk%^Zbhj~YW>=)mz8uNkAC?SRSbYsSRk
z9m>DEW_0Cl&uj0%po7<pC5;`JdiI*JqPhc1A6+vv!xWljYHZ5yz{#-d#+J+uJj}Rm
ze4o+*_xkIGW}QMaPmRO<J5W9Kx^XPD10xq+H%|I@V8$2M4b4P_W}_NsojYLse%-ie
z-+^DRT{o^+ci@V}4WldX`-Vveyy9;dH}AG1zUYQ=>qa|@I`s2WJ2Y$6xOJu-&%L3)
z|J9BeAKfr+{N9em8}<Cd?a)kC<MRG?Z2RYiap8w{&2_$EoZa4z({?uv&1{8cw;Crl
zw8J9prg7}ccID>WG!A{*j=(2x8eKW#yWekDuGvjv%ffb)e|po{_*Ofbx85`~0~VSE
zYb>AMj?tHH8jGj2V`7h6##`gt@v7@BL$hL`nX#&;+wpGhEo0P^?O57;%XoZHJ3f8(
zmZ6!l&}><wxV{~m7T+?`D%<hh+FM5d;&$x(;g->rZ*HI7j(xXo8Kz0?IB0#_xEkAz
z!@jo-&8UTD)f)SP+Hth>wz1i#9lsB{ZLD<D&lhhSnq>>kv^D-`qn{t&HlDI<$Fa?~
zjmGZnIC9{&k^P_zntf|T-fqJ$4{saJSKIKj!+%D%^KJMk^gp93SN-SXZP-@(pRwV$
zHheq$KV!*(HmslWpP?DL&@5eJ*v>Yr`0PKU;=4Ayzx_WWep4IfAN|kJtX*j4uJK@X
z8>X7yF-|OR!&vt_#<maI@KnqlLo<1y*}TTId2Og|y<-fS)rNx6nmqq%8<J<-F}m{H
z&0lJR=ej$_KhL$PPtfz9Zo|WqcMQ$=g=YO469%>6kKT8Urq(v>@w;mbtZ&1H#Jh%O
z0Yfu^jf+KXm^1jUu{);?FO9ove26wYG5fADF0l=o9c)y`wjuS~yGD3K8v+mBHF^ZK
z!RG8;qbo=LOV>91>2S}O?$Cyvq4$iIK5h6k{hpy2#Lz5aqo-*bo*#bCICifUO;hd}
zpWSQ)7Thy5s~DPDY*e3Zh1vFdM&PMdoIY~Txcz%8zQ26W&`e`!wz08be=BCV-8Y8*
z(26Ib?;8WRw<169zF}sxLK(`&!S#CnsQbnTYg+Nw^!vtBt6IUu_YKWRhGr!j=1W@f
z+z<DS0}EPFapJ!5-kes1-MVjRmNGO`*@&Ljia&fF7<VVOV%@+8#<sDoc%$Tjp_$9j
z>}8{BL@ScVJ}_K|w8C!I1LH({EB;;j!05`&A70&xS^IUI(pGf-`@p!F*NXW24-Cz4
zhGsb%FD19)NYFzA@p?b04-M0(R=imC(9o=B6h86Lc-glVE)yRbIqt1E^VUPd%u(mD
z@}aTArWODD?x8W&vK8fr9~xQRTj74;q0#L@3(j<VWOU{AkGs->mm(e+1JAV}H|vpc
z{ZtEV8Xg&%F%8X{HlFyk1xuzrGW>sT!H|WIj6Z&8LBto249%j(^&O9lGNT0>jy*DZ
zZqRYAJ~FtbMf-&bHM1I;UCoGPEg0lt!c&V|kmGN{1q)gb7-hn)IRV{XZ^6IWCj9#4
z7VIoD;S&>E<X1AGW?)0Ju(|hHJ^yJFP8{BXtZ^oce!K-f(@dyY+0e{v&TeSIAB#+w
zQPqM?ADi$>aSP_JF`;H^L$kG6oZf<pT_(JnsPjHx!sW3ou>8Y>UGoVZ1-5|KOt{j!
z1q&aTu*S6oV=TH+GrFN!-Tb6?3qm}*v9f0ix`%Y*J(Cvv9@~wY<qggBX3>pi%q-}}
zYZsd_q`DgyoNk5)9BSq_H2a%>A8p2^(cSp!FU{C7u^S`yHsjqH-Pko3Vf2<}6ujS!
zPTw@cYgIRHT-z)?UN>rnI5bO~_m?+g$)0X}?}KKHKHQC|i<*&tvKuvPT;FFmj-T0#
zE4RAQb$T<lbu;CL$<27%+LW3}4$UU#_0i2p@ipbFr<&0x!jxe{n{i^GDZAz|bTl<%
zN{K1&S2v@o-jwr7o8kYMDK+C9nsv@y8O_-Kf+^dRoAK8FOnE!58IR30rDmZ+Gtn6k
z+>CBZP5F&aGxmRG$_lq;?GL8Z%yejWI$!M5jKqDW>|@ak^P{Hxpj)%@P)*r22V&Qa
zCJeu8%KA%97--g==T0}FyKQ%B20Jv1omR)1@J>K?F8rklgZg)8$lfMICU>W1wL>%8
znY*P4Tg$uimrYH0t*JXZ);6K~@$S@2cWAad$1ZQeKjXU7?1LtJHmy6~T-by$v%9lv
z{>0KZn$Tl;cSgL@ggtAzbKRsS%--Ccnh_7pis#NzI?jRaEE&;+Q@`tV9&f^m)7`0A
z^3Y6qo@i)7%!BS6T-AhIJ$vw6aT7M#_n>CZE4QEruc8SV!96%SQLhu*gSTUvuq(9(
zyXIcp4QP@+sRze-HKBKF58iXu`yQ%)+c!b8?0MI!3FQ;?c(W$hy{hLwY{buVdr-6P
zp_%u*cC``ZpY-6!^Np}s+k@x-Zp2=r2ZtPQ#2erD;9tKsqUe_%Z2q|smVfr(;U5~Y
z^K1`x&D;3?+eTzO>cNcljd);brn!fW*yLcw=#`Ba<7LJbA2lL6)Qq0*HR3{?8Q*%l
z5i4Lu%QqX*S!l)yuQtM?#*EjdG%A14Omit4@#d3eJTj&cg=5TEJhBnpCz;V0+KA0F
z%ox?#h|%-R*fr<FuBH)xuQcQ2(nh@dwHdGEHKOV}Gqz<kqSqcX?oDdMcZbZF64!|5
zPMGnNh(_hTnb9$*5r5q@;}q{k%r`OTC6`7NTbZ+=ZzD_`&AHvW5np?oYc5_Ro(MDN
zf=3N-A7IXIcN(xS-JD(XMGl;AKzyw^lm2PI>2`B|aJ&KU3^QlX-x^T#oH<AQ+<^O&
z%z5yK2CRO~oC(_-(E7GH-~F}$eLgU!$@&Ixl{p7}(SWDcnRC}C4e;Dz&XA89@Y5c1
zzV>bd#vL~2g?SAKJ!#I8Sq=E@yg9q(n)II1fY@$5Iec6LPFVHip3x0>!?7nro@zjn
zPfxxwqyhhi_2l2}4VW{aC(|1nkebnx?^ZS7Oi@q%SKNTPwLMvt+kmu=p8O2@{ji?2
zNYvw>>&cFo1|(1J$xUGm@_+WEeSnVtc29QAQ`zd&fa9xr(%G&7)7JIm$X*SI+|rXf
zx;Nm^o}P4lP>=D4_4`}(@IBd++b-AR`|~~Nc(xuRZ|OLH)x)8i1vek7$3`m)_Bm9K
zR!0lA@2y979}BM8RgdLi7Bt;bkD>t<tlU(O%jp*En&Wci(|UdW7R1N(_^sW7Z!D?D
zi^D8<bU{7bpR-`loO&3OEI9hLdbGV}K~AlQ$=epRnoy4q-nU@w^YzGBWx@BKuE)u*
zEqLyUdQAS#g0YX)!+Vbf$2Zr5hb*|gM(1_Hg4SjAcyP{wUGrn!$*4zyi6u`Y)#Gq4
zO9sT%V^lv&J{eIDTW?E#9$1f0LoIpTs~-9BmK@+xkH2BbvG(<tSZK-3R`qbLvE;)Z
z_4vBYl6Y8$vL`J$>2@8?j<)2MD|PZ~TC&@@I(W>mWcsN(tb5CnU2|)`JyeI&pIGwV
z-a1TNYsrM&b#S63$84#?XWv_L&89l!{9?(AU)ACF<CY9wU58O;E&15Tb+Ei)$@iAj
ziLbKcuM6rBXW5IkbL#MY-(Jjrtq!f8y*O!V9j*oU;)a*%FfFzhFF#iY*R)>jnwQi3
zL>)4!dU1AV9S*ki;?AZzJU+A+?^V~~zh`?fs<aL>Uh2ipygIl|@5OoPb@+5nFYZdL
zL+X3IcqgU~KP~UY&~Uxpm%Z2&P=||~d+~M8I=r;27r$|;gY|)4Ja1cvMZfo=ORqYF
zoYwhuuY+c5aLoN$<lOJYk8alDfVq|Cm)4@q&WiU=*W!Yk6@yOJVr-xlE05N~EZT}M
z9jwKh$yQwcV=dfst+;<jEtZ#C@s3f8m?kUwZm7lP!B#9>Q;XcEt@!N9TI_$(itl_>
zi-wo2$aib;*DNb`%?Ii=s}?twS}|&REyjOt#p=nm=)TE{FT7Zb*S1@6(WqM3@3Ru2
zUyB7ttaxH@Exi7=qG?+#mR+)<UwtjY?pQIqq849tx8|V2TEzFU=G3fOY;v~dM=7;P
z^RwpG_*!g@u;z(KomYZ2yXF$P`P8Dg#F`1Nwb)l@&Fa3jsOYrj)7G^(INX}Anbo4^
zd223vScAipt;yRpsC(U-N3PW1*SD>C?Q9L|Kd@%6Q#JT)l{I~T*WcG!GwG22{+%@|
z_ST?wk2Qzvs=+UZtohP+HK;sc&8~S!E558j=}jpxR@Gq7BWvzoT7&#vy?N@r8ticB
z&0BBRAj7M-*83WK8`7Juuht+Tt~bM{)ZnYM-b@`=gUEv3EE!#cPpW#eWke19T6=T&
z<2871Xm5^dtAXRF-h8#b2D4u3&G{8Iu$bPPU2~Y$WYyr#yS@2sN)4V_-kZDQYj9>w
zZ~hWlgSO4Rc|1t(duMN+@vcGf&%Jrgr3PD%_2xZ$oyWhu*~7X9pIzxqYcsv>z25Bm
zup0Bt`q1@uHLPv>(C11uCb{-u(AjF?Iei%ZS2c!2^<mfirvblIqd2<{lYXiOOZzZ&
zXEmZ5`Y@f<`0%kl%-T>5ho|~5drdW7exVO@S61WZls?S+s2YRc(9d_PacI7N&Z|bw
zhx+@>YOMXV4|86rhTnQUZ&EepZ0W;{vDGm7u@CWVHJ&=$hh1~05(ZTx|9l_Dwp8Qm
zn|&BnTMb_m8-|uuV`eWK`sY{Uu7eFdGW2?0Hgrm=#{Li++Qe2PInIU_;ni4{X2VDR
z)vzhB;VqA9jIFZaMaOFV)nda_Hq|H^YQrNII<IGKxVKw1++VU`*SxFs*Q;=0whdQa
zs6y4dHkxl=r8?S%Zyv9L&l(#}`LznKd}G7W`>SwqhYbgRugC4TVa?VmY&dGeoNub&
z@sADT*H&TjWu5QpD*SWDhV~y<p`eE?O_o$)bst+^nqLK57h4{CvkIg9Y}qwu>#HeM
z7?@zo#p9~*PNpqi9bJXH#kL$hq6$rQwrqX83Y$A@nb%eY_u;neUtfjs&)L$sq6)uH
z((wzcko=l0PiIzP;XGUJO|HV7CAR!Jt_pQ4ZMiU_3SY0a<)pwW^rbBadsX4-?`_#N
z-z&nd3L(dBY1^v`FQ2jHb<--Gyk^To_bQS4z?SQ8RANC-J1)3biR*TD9Q$u2O5E+(
z@Mk5K2ih_5w@P%2wxjdUm1s=1<L&P&@l}o;4{fc4b-A79zgJ>VqaEK|TZzqs>^OXN
zB^*ZDv1_iF|B^~<{hu8l&98*ZOgkQZvl1g0*m3QvmDus29cNCdgzIWM4jHH4ueT#c
zS7Q4Xz1|2t{zp4r9$bkLhwZqtwGvxS*zvtO9sj%?N0nD%$W6UYK_xalvZH6F&Zn0>
zuO(HY)xn-!^UM~8>-<CPIU=AEm9h4OXC*#LwWpnv-fy10uAfR|RoZi{MJ47m+jDBS
zO8oV>J*)3lp#L-W^uJz#iR0{f{d@&}dfA>^{;q)AoA#XbM+Js1v}eoV3VglPo}v3H
zVEVZ|Z|$l;=|+2Y%~6}Vu>$}8WY2~#D-ivgJ^fZyVEkY9y!cTCc3rUN`gbc}ciWy5
z=T)GoTVLkStiUoWeUq<L;8MT7{B>dl27349;umxtp?x{{89gtqFGHWKfQ`QKE1ean
zE$GXyn=0^LRbP&+uE5_dec3g?%_O%1Pe0q2+tMnqZhT)(8(4vR)A};6e+ANK_oZb>
z1zuj%mp}Ma;QM8LIm5LAy}#(o!oC$K-=x1=S77e;zTDlT0*CkN`47tBa-=V_Z<V9z
zR9~82F2}nU`_edFj^nrca@>h>c$qq|Yi``NpUd&SqXSp}P>vJc4ji&ge-Cq@&*pNp
z#yjxn+H&c)9XNM&Iess2VA03raIJP=_a)`1Z*}0N`Q?~5)Pc{uS&jqGIxy(fa@f4&
zz&|FJqv#a}&UvvMugrE}-l%eHTjap|!^-h+nFG7#)jifyj?tSO*sr!6pKW*G?$UCc
z+3UcudFAjq;=r)<ax|WD;IV{q%)RKq*Q3kv<822fhnAy<X+NI#El09-KQ44D$0)~s
z%y%fqO7DKWWv%xU+K(TZl`9{hAIl$>p#=SS|5h2M6!c@)oV=<tWw_ANj}K3j!Dpy`
zf20gG&-P>Gfig@V-;eixD8uGy{kU{n87{xskHwqyxJCVVV{I9#m-XYK)n%CWc|T@;
zT!!@<`|-@;GMwGkk8jK`gUjB2jD52Vg}?RVuhYxKGxg*6$z@o1p&z^E^KE;!3>MuS
zIe1tZ23k4NVo(_d_jBYY&1IPD<;bF%GHeNP<oS{^T#9w%>$zocOLJrx%8-}u$UOtg
zbW1w&iT-6+(yZr)lqnzDk;{C_aO-JDX1VHo$2sy(`!W>0?8xy}Wf(KdkzI2Ezq((F
z-5)u!<Yp<Zu6E>^i=}Yc;K<4UmLg-TBi;Ti#S=d|@~dA<G5fG1i}#me!wE<Jy}K00
z&pC43mQtAAbfo>JQiMHn<ccp#QEutPv{j{euCEghepHG@9!?zkZYdb##QSfR;#9N~
zyXF!4P1Eyoow#m7DN4(onE!k!o^EvF(UGN?JIIN{hL+;%r}Vt`QXGE4iLW=5;=d_Q
zbgwLh^BYcFRalC|`A$sADn-KwPTZYbim|JlSQ}T01z$Vy@9<KrrxTwJ(DT1{;scLT
z@la0enuF+IQ;Pm)oVcWCDN3$6F~p=4Pu_RpSO1mZ6?12%TrI&zw$9vfwgiT&GfVy|
z!BKx_9y(frn~~0JIamVQL}#AbQ-aVeXFj>T1lc9dyt26jEp^Tu^K}WH?{Mbb)g_oU
z%$XBDF2Ra1&g`1MIBk9jetXqf^-T#b&voW&(@S8!*qOa2m%w9%GiQ!1LF|{#w0X7!
z1)H7u=9498-RVr*$4W42zcXhwm0<c&XZEQs!Fzu@^Y!8qthwaOUO6S${+~0ar|S5o
zE;JiZg7elcoE%xA97h-a|J+Bf68MC<@P?CKC*Flm+3Nh^!ZQ{ns3~w^XSWgzu5#hA
zJH;5&;=-zH#h5z8g?r8w<E>|0n02ZcAB}V2renoe^Rf&3|56Oja^c567UQRPT<E@|
z7)L*H;p}gVaeB4RV_h+BtaoA8yvd6n7sL8T7q%}chVx+;9-LnczY{LZd9xUi=UljM
zdNC4ixG;EfF)|;zaKYGO6kE8`;@M)<*t_zDCyUYQ?#k1h#TXLk%G#!4jO_2q?N!Bi
zKFO6a#l@JA?aC$D#h6y=N~_djyk4*8#TP@f0eLE-81D>sWockB7C-08jh=cxlU(WN
zRE!lfT=|AgF;>6j%3D44{uaBk&7>G#uW;qA|BA5TOIJo+Ey6dOUHSIeA{aYe`QT&`
zzT5B0$Bq_Z>rq#Jf1n84{?_C66k+=%SI*s5gdP96vTMF()7m2Jw00vu)$bkM=(|jh
z^LFFZ_w>9_H~u?M$BA=e-b@`g&5bLj>2>nmXgN`@Tj|E3&+9yz-MD*X5x#!hjX^_;
zu;ytuzT94f)i1j7RDBUXnd-)jiXtqX>BhwcMOeJRja_p+Ym<sF_ft218B>He*155F
zSP`au=f)v^MVR=58@IR>;rU<O=;ly_k;mOQ+PVls&baZ%9z|%o=0^Vqg{Zyn#_=}`
zQEcwcgBJ^tY3t6=e+!Y|>dr~W3lZt>&O?U_;TNgj?<<6Jf;+qBi5_GjOp4tZw4o3;
zYTWta7lk<8=FXp16yoR;?)3Vg5I>G`=QHmVf-kvq>+C{&@rpb9&M3r(v)%dFltRp1
z<j${NEX4noxzlu1Ax3}h&Wd4$cx<CPmpoR8s%`GP*rfCN$(>2ng^2#uon3QG4`vsl
z_j$ceY9a33aObf2LY#T%&UF!mIAq~LlfXi3vG-u1XCYR*dvLB}A>Ik};O~73F}1%3
z19}!>WReF*JSsqAwg=bVE<kpv2k%`jKxDlKGtU&jsndhgPZYppxCejwtpI1oc(7}J
zYTfq**!Zdk7i}rP2Xj66=f(m|f6s%yUlw5Gat{t#S)kk*4}Sb%0g}J*;F*O5@Y&(P
zkhujg-{-+6Un{`*-#obTe+Ah0mj};{E5KJ5^!L#Pn19QILx&e&oQWqt9#nvqUY`8B
zxd7=7p6r_2+FDY89>Jbmm{Wj%qdj>zwE(-4J!v<f0LybcSsbbJDf8sCzyb_y@Z@)%
z1;~5MlXo2p5IDk<u{H%Td)|}7dKTc+Bu{?yC?8v9c=G7&d@OlO$GMV^@ryl~e<mLd
zD?B;jL_P+5>B+8nv1j+^tFHH?$M^a8exD~Rw&Y7U;mMab=3~MsPi|PF=Uw#Vxli&D
zb6b!5Fdx?4yjZ$0AOH07;>0=m_}0OTU(CqI+n!!LF(n^Q1$)tUTt0GQyogcxa8L2#
zQ^WFcJ;#ghKBm_x^J3SW+S^t681tAH{fqNaIKqn++4=B#-izZ?^!Q0$ToIR#T{FCR
zFgzcN-tyuDe;t3Z7lS<Vk+H&y<^A&E@TC{W_Rhz@-+1vuvwUpWq2oWu!>jwec=cu;
z8jpC<`BEOjPU(F9&BMJ5UhJBW``Y0=EHv@v7kl%hv+(9GJM)m>;4M5M59XfUbYGu`
zUxK`e&-3s>v^P7K=V4^BH>WPiLvoHcKc1fli!yKSnx)6pd-KdId05ivO^Zo+cyhQm
zgI~x){Bz#Se>x8)lf3!(&^-L`s<+mMJZRP`KdR3|^LyU>t~?I`%f0zWejYA;;my10
zd04l}n~sTjn6TZO(b0Lx+3U^XkUUub=FK5Kc{p&=o0DDg@XmQ}F0{)->rHQdWtj*6
zN8bFgTOQ6@`0(#Lxma!Q!~0ir@r=6<`<}~1e4r1z<^iW4&Bf+KAJ!ho#e^&$4*MY&
z86`fPv^5vq>wNgurd(`q_fcJui<h7D;WsODkvrOldq2#D`2-)HSeT2QulVrVoLo$s
z?ZY0g<sxU15BvQu7d@8wFkoCRwtnWr_))o-w84it!*Y?f)rVbkh&!8dvEh&ppRUTq
z=s$fpp(q#q&-(DStXy2U=EDWaxmbSRhf8B~(P{3>FT!%+ZtKf${BrTDi!XP&<>F00
zU+(Xli^2$B9<|Da=|Eqe>Yj^l(tUa1UJgbT`trv09L;I-<^A(H>Wh8ZHUGHR?>Q)c
z#+P=#<iLEKFP(nO!RD#Hbl;wXXJ-1U4$nd00$&EM&B3t`d>Q&_j`FB|8L>1+`bu9$
zzng<whA(5^%E2eQeHs6H4w?`6a^Tb)^!eSF3FC9{-9Nre9G!z_FYD*<9QfVQ&p|oR
zEM6uw=U}R}9|u<FAlA{3@x?jH8S!Imb`Iu*_%S*q2N|(`jEu{{<rF{RY&m!@*N=hz
zIVdXkqpy1o{%i1~heHmQJ?2Lz>l{>!@S|Oi96Wf=k5>1yv0{=Rd)&xI^$b5gIG>G&
zbN$#g@A=}fZ1J>y{QF=w?tkIOV|%jk@g_h1ye%7L+x@ufn{3?v$&Z`A%Eppk{kUdT
zHu6sTaoI=NxOC2s?<~s3yc>ReV{SH*ANq09YuPy2)1S}&FB`Ae`E$^?Y=pb{vvyQA
ze)jig-mq+piS%dJoavyZY<!#HPp7JEv={l)yeJ#pYy5dLQ|Hm@&r?a+$RFy@pJTFd
z?iqg?q1kwCoIh9j>bNiabG~afew^vg|Ji3_!~%ce*V(ZC(4UQ_+4yvoKeO*<q3~;e
zMqbOpSwpXLE(@>h_Gj08>$69)geU3vKWCxsAAfHAJ`49R`SblPSy=F&KVR9Hg*ejy
zj#!h0eO3Xi`Xmca_6uOb2U+Oh6+n-7valpLfZb+iAt5G!|4h%qf#d-0o|J`QIRRYt
zLKeE01@Mihv#_W>fFp-yA+|GsU30Z#>a)-}CV=+kS@>^40I%m|VdnGz9zYiS=LB%g
zz$|QB6u>v5vQWA#fKLTw;nZgVEcVL6^BV#f;*<retpPN*$-?420sPB63(<!HXgtis
z_TvFucq<dNX976-QYOw^4Pe>7nHYOd&pVz8&5Wk$;Y=**6UbvfWg^TukZX5j;v1hp
zzW!|{3c~_9=<7@zi3?=%>P!qx3#8q$Ox(%~<e7IfF|{I)-@cUzyQV<SeLWM42L*EI
zR2}E3K&Fh(#QNt0X*)U-S(5{KYFH-r&IshX$1>6IRv^3Ph&NSb;;H3<3@^%5zC|D(
zWM*RWra<vNI=}6KTpW{$IX?yRsnATg{u;<s-%NaXB9K<DnFu`>$fI_d_~LpXms@6H
z;DbPp>6VFa&4ZYECj(iwLF{ui1G`;<c=SvLO8kPj>_i3*ga@%}etGi#3>-xe&30#?
zr67p=n1K_OL0qst1D(x5Z2vq1{|pXd@bU~iJ~D_`7H8nh3qf4}b_Rw{3F3sA894h|
z5Obzw;E8!b>@`9EUL3^zWAyhGL7X=t1E<#nv0-oq27ePokCqJly*-FsbJLd=XW;m+
zL3}(r15GFOIw=|W?OYJg#b%)TMi5tpWnlk<AP)D-KvB<NhP!28r)@AV*k>T!HJGb<
zWoYh7FrPHdP;Ol?L+++y^?+cWzM77}^k6PMn~uc=!R$Dh4#%osdLBu~%;sQr&1;{x
zJ00Uk2DALTbX<EOm{uFo^}d3+<MVVJe=V33m#3p@UN94uq+|EuU|xMY9Vsh<`N_<5
ze6dEyot6&2Z-VJEAszF#2kU*O!*Xvhr;X5Ye+_2J;B;I%5zK4N>1aC_%;nYT*nd5k
zU321Xv(vH0JcQem)8S(q!slbtG211Cp<(GT@eASazUg=>JcKh{)A2`q2w|U&LWJ;&
zWjZ$Ghlo#3M?hr=EA9ZZn?h)E6?ix(grA=Qo_H#RttWs(&xg?ZHz0j-2siD6a>PP}
zhXb0iP6q-L-V5P(>wq&Khj933kY785P9FmsH->QQdr&@k2uI8VUj0$Oe*?I3NROWi
z)cqO4Cl#-4oC%@*Xu$uPjz3I~yBESv$p$a?2&H8cP~9h#UsM7coI+V!2)O%%@_q)O
zS?~NX5jYha%DiYGH#L;!gMk&fp`7In^ePW!tTQmYA(V%0fS)=;`9e=1a(F1+9;IRC
zm{4xMl_q~oC|fV3p=5d}AO4euPiKd6$scL3S`<ngO2ZRNLwWqiH0)X(%9pmMAz;0p
zzc~$>InRw>rQ!JZp{!e#hU9~xyzyZg-u^w5vlph}+CQO;n4{xf4(0c+reXPip&T?h
z4W_1HeDp#ZnykY3&eLi5+98awL(|a5GmJmArQz|QFg{+F2BUu%AC{)UF)561=cZvq
zRv07G(y+Zaj634f;8q*P=7=;r(-y{S{%P1bG>p^T_4{YTw4bHn>2YEF(kcx*riL-M
zdz$dkFdn^|isAFa_|&yj@cl6HYN@ba8OFIMQ!(hPFa{h+#k$R5T)#gR7CXb3zdIET
z`@(pHsaW}27@t_5in}Mnc;~ZJ6rR`XeVmGSZiLZkaVpL{2;;}|QZcY+IOE<(#mlzg
z+%h#42VKHhIzAQNe&IYeDitHb!#QMFDmKQ4^Ll40%n{BBjj5=}52s~iD&DII=iGu+
zoNf#kZl8*nLE&7Ukc#mm!r8xnDt0^<&J97Su$dIjbgxv@y&BHlj;VNmPB_c@=sXsM
z^RQW}=J<xQ`9TVv`z)M)-AKW=>-D-9QqX-%I4_(^LBS8<eEL`lW*rRYjRPt8<@a#D
z@Iwlm{|)E8Eh%WZtn=EKg7^Omr^%WW<p)P_@`@A$Sw*n>`zd(BA%auqr(l&w1bfU%
z!NoxRds+%2`|Ix$QZO<xf>Xw%;ET)%b{mm`D@75UI4A{CH4(huq`$XDaBNiyRu75b
zt-=&scshd5W~LzY#Ry(XOu>-<Mexb!6fAu`f`136;N-jrwt1((V@U*$IHjl`iD0Eo
z3g)ee;2!f7?B5i@?1#x(_anIZW-_vWieTKuWK1|5!Bu}JW5b^j;<u7<<xB(@985;Y
zwFvgvlZ=jgI`6H?c&A4s?`%xQ{@#(=uanW!DUv5wBqP;3k~QxqV^l~ach678Coz#s
zo|TN_$&p+=Eg5}tBIz|D8F{6Vd~-}P#??jY{U$5NJd)22O2)}2BKcQSG8{%lvZ5*(
zx#J_br7#&Uyd24>OdW4#Bo`+p<LLZIT16+r>Vrs*4NgY#%1Hj>m5gCuMY7T<84EW@
z(&&?n?{`Ep#5@_d_eS!q2T2I{Es~FJB%$hLB%ipDgh}TjdGJ&cR$q@~%CRIIxgW`8
z2a;fB9>v~2B%!}el=$H!G&x7{j}1wf<`c#2FOu*@XcSj2Pr}jIDB3PbLif}tKKFJK
z!gHf|?2RPUltnT9<s`gRAH}8Pld!BKiWZ}j@Z*zF96l@w*GENhUuP0rUW#ILV-hee
zigPQHFnCrJZ{{aq#)2r;rYGU^52Cn!U=j|ljG|Li5^jGL#peT);QDP84|^mbb!Qag
z`z4`$UliZ6PQsMmqIj))5|*BfV%fb!>^K+2Pp>87-|JDdJeLUb2T>e+G7*91{ki40
zMC97^r^o(840i6%=XWJys!x9&FcR@$Xn%&UOT>4v{rU3hL>y1)&p($Y;$BXF4tzHe
z&Sm{MYi=Uq>ihHbj6{@o^k>?XL=1bfKj)22#I#ZUdEx0qd@#O0GlwSPo0t1@ep@1b
znW^8`CgRfk{>&)V`Fx<q=On^wWq+PcNyNaf`b&S3h|<kEepsS%a{BY6Zz9I;?ax@(
zM9leB=VO<M6({=hutg$_v;7%ll8A%XbpE#!aQa?<?z)tKdp)A*_-_Ji`b2Z^9|`bv
ziso0pBp}{9n%#a(Kz>Lx%eEz;F(#VtZc4zg<Y=B*lYp19qZ#)}f^>z^ob-MI7S~2|
z&-?_eZqxB*CE(kk(b|U-@Z&SlT=h}{j=dPo8>16&_J7e#9iD(&uSav*V+rW-b~N`k
zCctiqo>!S5d^4IY1qldQ6V0XRI*(1!JU1`_>D!{&KPmx5KSuMpzy$gIqxp?T0@{v8
z^N~XWhMtaQmURN2xf0D+x+mbpJJI~%?m$d2jbZO=12MxYhUI4mVzxsJ=bRXb1s*Xx
z`0GF{4veA0zJXX46~mgH1F<q8hV#B1h|e=(cxdfFtS!{vKOKk-RWYpkXdpH>$7mlK
zi0=l+aNq2K*!Gl;|LQ>Ocs_=OlLlhfq!_;P{6NhmjN!JY2I7Y~F?=|9AoeVZVN%OL
z{J1oRW2*IYbqqf*((l*B@NA|Y#~Au0>3O?j*c`3n{2ar#f_2=ZG5pC(uX8GfJ)HEq
z7h;&wN9S=fhNH}MUJqmV$^8LX+cTDbULSzZZDZN*`~a+UiDltm1F+0DmJ^Q*z>=_7
zezku97R1H!^sWJzof=D54#14uSeC3CfGK5q-0A^%u|AexE**epI%0Wh(Etp6GL{Z=
z2cT_KEOTZIK+X7Aj+s0_yg@9Ny)XdjGh=yZ<N(Cak7bV`0}%3lEMr;+z~hrxw$}`R
z?U%8fSv&yUzlr5HSp#ruTP)8c4ZxWnb=;T%IC?0S=^+EK=XflKdk?_o)3KcIGytow
z#BxiY0eJ6DEYF(_!0V=Q?DrrZ<E-MCb|W57I>d3v`FPZO#PQ9);*lE|#|=l~5f>H5
zKljJOCn1jJyW`P2BaRV_$DM*WR;`Q2Kb3JDyE-2Go8q{5X}t9Caon~j9?M3=@${T{
z%z7@4Rx{!;c48c(CdZ?5dK@cXh)2=vIF1<^kJyEAod0+{+&+rq#+G=Pej3N4)$usH
zHjej-;<4}BIJ#%W<LjMqOi7BzqJ44tKI1Xzw>XXqj>q7Waa`yXkAibLU&nYvT#w`7
z-tn-#AIIxG;-UYj|A&4@{SA5y^;qaRT94wOV^GI}j!7LGdJXEepx2~c8#)K-T%dEJ
z&J8+8>Rh37rp_ID57c{s-V^oSp!Z0<SLi)c?;ZLKsLw*YTs-yJK%WuySwWu}_1Qt6
zA@x~8pDFd(LZ319Swo*W_1Qz;0rg!#-wE~IK;IGdT|wU&_1!_=A@yBC-zoLoLf<j<
zT|?hF_1#0)0Cg=u*93KKK-UO$tw7fdb?rdc5Opm<*A#VaLDv{{twGlub?rgdAayN5
z*CcgqLf0sDtwPr<b?wR*IDopAp=+ADwxMgBy4Im<p1Ss-dw{wZpnHP4H=uijx>ulk
zhPrp4dx*N1pnHnCx1f8By4Rq4j=J}tdyu*pp?i|LH=%n}bwdnv&r<g;bPrSaGIUQ<
z_cnBoQ}?>Q&w<pv53K>zS^%vH)Y<^85!6}%tr^tX0j(j_S^}*p)Y_u;N6&jT23m8d
zwFg>*sI>@MleGTCKx-7WRzYhPwRS;k7`2u`YZ|q-L2Def)<J6?we~@4Ahi}kYa+Ea
zLTe<oRzhngwRS>lD7BVCYbv$2LTfCw)<SD8we~`5Ftrv#YcjPqLu)j(RzqtxwRS^m
zIJK5TYdW>ILu)*>)~nA=pw@n951{q}XiuQ_2566<_6lgvp!N=E525xFXiuT`7HE&5
z_8Mr<q4pkV52E%WXiuW{CTNeM_A2Rj5~#fk+QX>54BFGEy$#yqsJ#x_^QgTK+5@S*
z5ZV)|y%E|Ysl5`~GpW53+C!<m6xvg%y%pMHsl683bE&--+JmXR7}}Gmy&2l0sl6K7
zv#Grs+QX^69NN>RKk2VIY>Cuf5AFHX-VfCPR4t&oHIb?fpc;Xy6`-1dsvV#jf~qB;
znu4k=pc;d!HK3Y<sy(0@gsMfLnuMxNpc;j$RiK)Ms$HNOhN@+tnue-vv>xev9z;Pk
z4^{g>H4s$`K{XLo8$mS^RVzU?6IDAwHI(#7QBX}q)mBiAMb%nR%|+E-Pz^@aVo*&+
z)n-tQM%8Li%|_L3Pz^`ba!^f2)pk&gN7Z^z%}3RKPz^}cf>2FJ)rL@wNY#o^%}CXb
zPz_1dl2A=a)s|3=N!6NA%}LdsPz_4eqEJmr)uvF5O4X`R%}Uj-Pz_7fvQSM+)wWQL
zOVzqi%}dq3Pz_Ag!ca|2)y7bbOx4Oz%}mwKPz_Dh(ojuJ)z(mrE!-gzs=2A!8>+#n
zS{$m$soET>(WzP;s@bX99jf7}S{|zDsoEZ@@u^xLs`;tfAL;?9UI6L|sNMkT5vX1P
z>KUls0qP;BUIOYVsNMqVF{oYx>N%+11L{GjUIgk%sNMwXQK()8>RG7XMRh|m)yqIV
z4b|Hyzb1w1b)cSy>V2Rdi0Xx)o`~v=pdN|pm7t!9>Ybn-it44Ho=SCV1k__uy_WP{
zDOB$T^<Y#l2K8iAZ>IN~LiK7;&qnobP!C7-a!^l4^>$E?NA-G8&qwusP!CA;f>2LL
z^@dQ7NcD<P&q(!-P!CDxf5V}klIks?9+T=dp`MfKJ)s_y>P4ZRl<G~P9+m1<p`MlM
zU7;S9>Sdvxmg;Sx9+&EMp`MrOeW4zh>V=`6nCgw89+~Qup`MxQouM9@>ZPHcn(D2g
z9-Hd5p`M%Sy`dhQ>cyd+oa)V?9-Zpdp`M-U-Ju?y>gA!Hp6czP9-r#<p`M@W{UHp1
z!U7;nfWihKjDW%lAk2Wm4j>GH!V(}%fx;FbjDf-$Ak2Zn9v}>Y!Xh9{g2E;sjDo@{
zAk2coE+7np!ZILCgTgi-jDx~DAk2fpJ|GN)!a^WSgu+H3jD*5UAk2iqP9O}0!crhi
zg~C=KjD^BlAk2lrULXvH!eSsyhQel42d7b34TRZH*p2p~Gz!asFdYipfiNBl>wz#I
z3j2XDAPNhDFd+&Xf-oWqD-vLqMqx(~hD2dW5T-<7OAy9HVNDR`L}5=521Q{}5GF-o
zQxHZ)VO0=jMPXMEhDBjn5T-?8TM))YVO<dBMPXkM21a3F5GF=pV-QA0VPz0zMqy_V
zhDKp&*fb0jwgzEr6xIe|ZWQ(gVQ>@{2Vrs)Hir@OKw)(dW=COn5Qax#c@U;YVS5n9
zM`3+ZQ-Q+%APkVg0<mcyC~Q!?nxx{-he#(53Oj@_L<&oUFhvSmgfK=5YlJXI3VVbw
zND7ODFi8rVgfL19t5lw6I)z<A7$${fLYO9nZ9*6)g>^!hCo>)dLl`K9g+iDpg^fZO
zDTS3nm??#wLKrHAr9zl0g{?vuD}}XcA5N#RSK$un6c!6%vJ^H8VYC!h3t_etb_-#+
z6qXBNx)inxVZ0R93t_%AdpsDzfGI2(!h|Vo7{Z99PY8xEV+uQlFk}i#hA?FcTZS-Z
z3TuWiX9|0UFlY*k7Qd50Vbc&sO<~m#W=&z&5Qa@**$}2pVcQVKO<~;-=FN`1K@bK`
zVc`%aPGRE^MowYn5N1wc=X&266qXKQ>J+vPVeAyv4q@(kUqPCqoIzpn5GGGy^AJW)
zVf7GZPhs~EhEHMn5T>s_HweP`DXbsD{8>972;u-JE&$>LC~g4a2q>-q;tVM60OAlR
zE&<{cC~g7b7$~j*;v6XM0pcJiE&}2tC~gAcC@8K1;w-f82SOYM#brR82E}ba90$d9
zK%9s4)qxNPLUADwCqi)}5Jy6BCCZV=q_`7^L!r17h*P1s6^LV@xEAHXXHwh?#KBNp
z48+M$+ziCgP+Sef*-+dK#No)76$o)U6t@F$JQUXhaXu9HBi(Bz#RWl}5XBA2XPZfJ
zMG$91aYqn`L~%(Fr$li}5XVGuO%UfqaZeBjMR8FOCq;2n5JyFERS;)IaaRzBMR8fu
zk!Dfc7Q}H;To=T7anG;-hy$azFo+YQxG{($qqs7NGo!dOh(n{eG>B89xHX7lqqsJR
zbECL7h=ZfJIEa&@xH;|DSrk_Xads4U2XS~5mj`ir6t@R)d=%FQaefRq;16+t6c-3_
zf)qChafB3C2yuoKcL;Ha6qg8biWIj9af}q#2yu=S_Xu&26c-6`k`y-yag-ES32~Mb
zcL{Nr6qgBcniRJQahw#_32~luP4I^}P>KtMI8lllg*a02JN^)7N^z$Uhe~m&nDkmU
z#jQddE5)@!oGZn>LL4l`#X_7c#mzz-EydMBoGr!OLL4r|<wBe;#qB~IFU9pjoG(9l
z&ky2&DJ~e|geh(q;)p4(7~+g6?ik{bDJ~h}lqqgm`&kafHA9>;#XUnDG{r?joHWHv
zLmV~5RYROL#a%-jHpOK_oHoU6LmW57bwivt#eG8@IK_oSoH)geLmWB9l|!64#hpVO
zI>n_!oI1s=LmWHBwL_dc#l1ruJjKOBoIJ(NLmWND)kB;;#oa?3KE>rjoIb_vLmWTF
z^+TLL-x=ZyX#glK0Hg_^v;mMtfYJ&;ngL2X0BHy)Edit{ptJ>$#(>fqK$-(edjM$=
zC@lh{Nuaa|kVb*hDnObAO1l7Q7$_|Rq-mhE4Uoox(mFtz2j1J`18E>AErjNY=2F@S
zNFzaMB_PcNrJaB@6qJ?%(o|5|3P@u?X)Pel1*N@!G#Hc?1JYzr+6+jeL1{H0%?732
zfHWMGmP7fixtx&Y18F=ctp}v};GHNRNCQG?K_E>Cr44~JB9vAH(u`2r5lBNqX-ObW
z38gK8G$xeR1k#*P+7n2FB3{iK(xgz@6iA~&X;mQ23Z-3vG%S>s1=6%o+7?LTLTOzf
z%?qV{fiy6b7Dj%fJW3k_X=Es^45XQ%v@?)~hSJhNni@)518Hn1tqr8Pp|m%U28Yt(
zK$;v%n*(WdD6I~p*`c&MkcNlS@<5s%O4|czd?>9Cr1{~VTV9X`h|&T<njlIW1ZjlW
zc*G0R4Dr={UXX@}(h@<MB1&5XX^beX5u`byv`3HziP9oLnj}h_1Zk8gtrDbJqO?np
zhKbTLL7FB?+XQKxIOZ`gNb|%c4LW{PKBa|%G*P^s;{|D?D6JHvnWD5)kcNuVQbC$3
zN?QeKtSGG&q`9KBSC9sa(qciHEJ~XNX|yP<7Npstv|Esdi_&sInl4J)1!=q}trw*E
zqWxx1NCQS`!5~eT`Vmh^BSvY(Ak7%19fLGvl$H$Alu_C;NMlB6%`|_#fYP2p8Z=6a
z25HhLZ5pIeqqJ&}W{uLWK^itn%LZxMC~X_0aig?ukmilPo}Q2fj?%(Gnm9@u2WjLe
ztsJD8qqK97hK|zGL7F;BTL)?ED6Ji&xudjqkOq&^;z61`N}C61^eC+!q}ijidys~Y
z((*x?K1$mMY5XXyAEf!?&l5c$4IrfjgfxMaHW1PXQd&VsGe~I%Aq^p=C4@AEl(rDk
z7*bk8NOMSO4<QXArA34^iIg@G(kN0|MM$$K%b^FPVWhN-kfxE+HbNRlO6v$|9_e+`
z9nwHjT1ZF}NogY?jU=U&gfx?sb`sK1Qd&w#Q%PwnA&n)awS+X6l=c$RU{YF4NRvrv
zGa-#8rPYKqo0N7F(r{8*PDs;9X*(f}C#Cg-G@rE2bcZyclok}ygi_j2NFz#VMIp_o
z{Al|9zdA2lJ^o@Lr7eXtrj*tc(wtJ-Q%HkKX;C3fDy2<@G^&(V71FFy+EqxyN@-ak
zO)I5sg*2{|))msc@|_ReAPp>~g_S;`h|<PF8d*v!3u$I4?X1>^B1%gOX=*8LEu^uf
zw6>7umeSrr8eB??3u$sGZ7!tIrL?+`W|z|LLK<F5%L{3GDQz#L@ujrBkmi>=P2C_3
zFr@{CG{KZM7}5w+T46{tOlgN94Kbx9hBU>LwiwbFQ(9w4b4+QEAq_I6MTRuVlr~xZ
z?_x@;3~81r?J}fcrnJnErkT<<LmFpF>kMh0DeW_)fu^+3kS3baMnf8DN-GU%rYY?-
zq@kv?)R3l{(pEznYf5VkX|5^lHKf6&wAhd)o6=@O8f{9e4QaM1?KY(0rnKCUrkm1s
zLmF>N>kVnXX|mM?(tuN1a7YtQX~UHhRZMBcA<a0Y9fvgJl$IRQlvCPrNMlZE%^}S>
zr9Fo<=#&;6(xg+`bV#EvAG`~sS*Nt?kcOSovO}77O4|-;+$pU)#(I^|#>WNHz*Aay
zNE1(K;~|YarIm*?^OSZT($G^{dPq}GY3m`4J*BmWH20MD9@5}bT73D<ODJtVq|v9e
z`jBQ{_@*<Y;it6xkfxu~_Cp$fO6w14{`uWRXUGFUc>y3#0ObvUJOY$g0P+k_-T}x%
zKzRuuPXXmEfIJ42*8uVyP~HQ`gFtx^AWs72O@KTKlve@rEKuGB$iqN+86Zys<!yjG
z4wTmc@;uP~xD(`opu7-}CxY@uKpqLoD*<^XDDMR1p`g4Jkf(z3RzMyL%4-36E-3E>
z<iVi47?3A}@@7CD4a%zlc{V8T2IS$Oyd03HgYtGj9uLav0eL>yGsOw=fKXl#$P+?&
zLm-a`<rRTEBb0Xp@{mwo64e!Y-XllIV?udNFm6jJ<voEsDBN(u5%Q!^-W15ALU~mn
z&kE&Tfjlgfmj&{)P~H~E<3f2|AkPbzyyK|c@G{B^19@V^8#qE98OkdId1ff@4CJAq
zyfl!fhVs@x9vjMQ19@&J?+xU^p}aVdCx`OpKpq{+s{?s<DDMvB;i0@dkf(?8_COvV
z%IgDpet6_oKga_l-(x?>6GVA~Ade8`6@olNly?a75K&$t$Wugliy)5?<u!slN0j#n
z@*q)OB*>FQd6OWI66IBbJWG^!3Gy&eUM9%XM0uMaj}zr}f;>-LU!~t)E~C6qkSB`r
zMnN7a$}0tVrYP?e<e^e7Nk7O_MR}_rj}_&$f;?B0_X_f0QC=*_lSO&6AdeR1)q*@*
zly?hb^U5hN7v$-pyj_sTi}HFwo-ZbT;Q)ESC@&b~2@@~p0C~hHuNdSRqr78~hm7))
zL7p<oTLyW|D6bjhIitL1kOz(OqCuWC%9{px)F`hS<XNM<YpTP`DK8u3X`{StkjIVk
zx<Q^dwplws9yrPi2YKQsZye;2qr7sEXO8mDK^{8FO9y%CC~qC)v7@|pkmru_-a#Hb
z%8Lhi@+fZ}<k6$NdXQ(2^6o(%KFZ4ndHN`CALQ|)ync}9kD){RLLNZM3kZ1vDQ_U;
z5v06=kY|wc4niJ6%1a1&3OO;fFXS<#yoQkHkn$cv9z@EEsCn-dls6IbC{kWU$g@a!
z7a<QL<z<9Cjg+?$@;FjnN67QYh1={Q4<zM<gglXyH&Xj>1?825Jd>1n67o<|UP{PQ
zNqH+Fk0s@`gglp&_Y(48QeI5RlSz3qA&(~I)r35o(vjLj9!|>333)mxZztsOq`aPx
z=aXM}+Cv^t$_om4LMd-3<PoL3qL62l@{U3tQp!t;_v$JsZz<$4rM#w)=allELLOAg
ziwYUwC~qp{QKh`9kY|<hu0kGG%F7CQT7{3=K^|Ai>k4^ZIc%(6=VKjzq#fjmrM$6_
zN0#!+LY`U5I}3SeDK9PLsinNNkjIwt+CrXN%6kiWa49b?<jJMHxsXSf^6EmKUCO%)
zd3Y%=FXZW^yuFaeSGreQ$n(pe4%$K<V9E<DUv(AbD1|)2lvfz?3{&1=$U{tdi6Kuh
z<t>Ih#+26>@*Gp%W5|Qd@z2>po@C0KjJ&og%Bu`{mMQNt<YA_~%#f#<@-}1fxGKu)
z40)b;D8d%<KvQ05$P-O@qoqHoqP)_OXPWX(Lmq0%OAUFdDQ`98v8KG%kms86UPB&i
z%8LzovQ^jHKpt(%s||U!DepGq;ikOYkf)nf@7l=sSVeigA<s9bzG4G;z$q^{<O!#|
z;gCn1@`~&Fsa9WX19`}$@3MhB<&?J^@|aUzbI5Z}dCwsaI^{)&Jn8aP+X%O>ro8Hq
zXPxq{Lmqa@%MN+kDQ`REai_fQkmsGpPV|91@RS!G^2Af#c*rA9dF3I`JmsB-JoJ>8
z9`e*v-g?MmPkHSj&pqY6hdlU{7a#KEQ{H^dMXIK}`jBUz^6o<(e#*-)JyJF0?T0-6
zl-D2f{PSpHA1DKW$^w8g0jO*MC?kN%3V<>LsO$hJLx9Q>fHDQBYyl`^fXW(B?pF<!
zJpg482v6z_WfD-?1W-l+l~n*`7Esv*P=<l@JH4Sy11j49$~d614xr2fPM*^n%0Qs9
z5THy1DjNaHNT9M3pv(j+I|0g2pt2O8Oa&@i0m@jQvKFAs1uA<1%3z?f7@$lBejCzT
z^-T?x)c|ESP}vPoh69!50A)H**$z;~1C{ll{k(?z&sjqm5L6ZflnFs)LkJJAp|T>N
z%m^ww0?Lq}vLwWB)lk_IP{st6H34N#P}vhu1_hNx0cBE9*%VMl1(j6+WmZtx6;Or+
zm1O~CT2R>*@}t#KSr<^|1;5X<hB7dyEDR_UgUZH$GBT*F3@9^$%Fci?G^i{MC{u&V
z)_^iLsH_brbA!s>fHF9!EDk7>gUaTBGCHWN4k)vO%I<(NJg6)WDAR+=_JA@zsH_ht
z^Mk_{T0t2gR2B%72|{IqKp7!aRtS_CLS=_Q86s4c2$U&8Ws3+;sHL(-pv(~}dj!fL
zp|VJzOcE-a1j;C(vPz)L5-Pg{$}pj_OrT5?D%%9gIH9smpv)60`vl5Bp|Vh*OcW{`
z1<FXFvQnVT6e>Ff%21)QRG>^1DqBT3TOF0P0%fjH*(*>63zfwJWwKD&EKo)ZmDK`e
zwoutEP=<^AM!ld+7b@EY%6L&uS}!Q`g{$*>K^ZVq77UaLLuJE288K8=43rr|Wye4n
zGE|lflqo}H%Rm`3RMrfXIYVX7Kp8Yt77dh1LuJ!I88uW^4U}0!W!H!wu9NfE63Vop
zvTdM@8!GDt%DiFe5=$rphswf%GI6ME9Pw&(R8|g@nL}mgKp8qzmW~A7byT(vl(9o)
z?O?N2J(ax!W$;j0JWwVNmCXZX^iWwnP-YL6-2-L#P+2}urVo|v17-YBSwB$b4;S6E
zfHHunEFdToNIG!~C?kk!+@Z`MDmw_u5Tde#piChuTL{V+qOyjd%pod!2+AO$vWUQ`
z^;9+ylu<-w6+xLrRCbZ(Ak<S?Mo^{^m2CuN98p<EQ05Wm6j?wSNK_UQl!-)TBS9HS
zR8|s{nM7qLK^aO^mJ*byL}e>M8B0{w5|p{5Jf@yd1{0OV1Z6T&*-Xk~s;9D=pv)#J
zy9vs0qOzQXUpG+MPEf`ZmGuN=K5@VYJ)sOJDhmqAgrc&cpo}OgD+<btqOzl)3@Iv0
z3d)qCvZbJmDJp9U%ABIIr=ScfDvJurq@uE^po}Uis|w1jqOz-?3@a+j3d*#ivaO(u
zD=O;>%Dm#VTjo#(7L|nsWnxj;SWre5m6Zi$W>MK$P=*$jr3GbbQQ2Bh#uk;e1!Zng
z*;`Ns7nQ{YWpYv3Tu??AmDL4hc2U_~_&<v7GQ5ejfx<BE?(XjHbAr3O7uQ;n#;tg9
z3KT7_#obys6ld{W+}&ld#o;^OuUu^>GxNSPN!w)d+-i7HEiaRrUR2x5q{f%#Kb1+%
zFOF@K%A^Ju)dDlA2}ZTSOlpKttuT|CVN^TJq=p#P5;LhOMzzIEYK&2>F_W5ORC~;%
z1{u{NGpR{NwaIk-NpGrEruTh%Q|&TSP@~>d%gm&v8Pzs3sc}ZN&P-~avBL6{CN<Eg
z7Me*-G^&keQX`FOrJ2-BquOaEHPrNZ^OPnv)u^_bNsTqCwPsRtjcTvy`Mx*RVl%19
zMzz^YYP3<UHj|odRJ+Zjh8xv#GpXrDwcSi=yiu(;lbUZF|0#t@4LGU=XHpZ6YQve-
zh@)C@CN<-zcAQBKIjSXRQd5p<%bC=eqgrz&HRq`IoJkEjszql~la6ZBnOrIRP^~(X
znsrpW&ZLGN)v`0GX-Bo~OrFAhsMeiH%{xwRspTv5p;~w*HSwr6o=J^7s+DI_GmmQL
znbgpuT6!im_4N7g6#5)|AF8!yQge@L@0rx#qgs3>HTkGEpGl2As?}#wvyW=`nbh#3
zT7D)q{iwE|NsT|M^=DG^k49{AlNx|j3(%w{Ak_vmsS!xE0!?ZLQtd#K8iG_y(4?jy
z)fP0VF-Wxr<tg={+Jh!F2&opKNlikkO=wc1kZKj0)GVahg(fu&sg|KhO+%_}Xj0>l
zY8{%?Jmj)>$xLb>QY}QipWK&fBbwAmq*{q4H4~|JqDc)!s-<XBQ;}*b>T_9rsn()N
z%|)ucsP1}Ss>NthlaXpOn$&2dT8$<(8>x1qNexG;<!DmVk!m}d)Oe&?k0v!AxxKNL
z8`zg>L7LQrq}q@sH6p22q)E+4svT)kLy~Gqn$(n}+L9(UCaKn>NzF;BJ!w*dl4?<!
z)TE@^lqNMQsaB;)%}T0WX;Q<IYFV1pw4~aWCN(ap)}=|!OIl-+n$*CgT9_s^F{w7D
zNsUaZm1$BllWJ$0)X=0_nkF?hskWv`jZLbxX;O2OYHym<;G|ldCN(*!Hm6CAPO8;u
zQnQn4cbe4jq*|UPH9e`er@AElsMe=R%}+jlmc*n6DAfWrsR>H8K}~9eQms&vnxRxX
z)TD+e)e<$SDXPDtlc<x{k7|vY)EuSSqb4;-sTQe8O;V~&YEq+=YL%MQET!6|CN)f{
zmZ?ciQ>txhQsb0roto4<WvY5fOlqJ~EmV`5s8k!(q(&;$N;RpOO0`o>YN%2zRg;>k
z^u7NBHCDOr)*q<3%8$qYKn+$_-1Y}*vU2#MKTxBUYPCYmR$dSN12tT!mMheBW%DL~
zpvEhG75_lZSMJFD2Wr4lEm)`ttK<0_YQ$2lSg09GwPT@%EY*^QnzB?|7HZ5=ty!o!
zOSNaA1})X1g_^Wfn-*%+QmtC}>i4JGwNS&BYS}_fTdHjfHEyZaE!4ba{DEIk1D9&y
zLQPz%jSDq$sa7u3%%$47P(xSO75;*nx>Q>iYV1<2U8uRM?$<A<!ArGxp(ZcY=7k!)
zRI3+i_EPO$sNqYse4(Z<)%JxNzf|iNYW`B~U#J00wSb`}Fx3Wz8o^X67-|Mn?O>=O
zOtplerZCkOh8n|EYZz({Q|)1>K}@xXp(ZiaCdREF{i#+l)GVgj#i*Vph-w+5U#1|c
zZH%ZKLA;ma2X^EOQpfW<ZWRflTF6LII*4i`qe8_Xs+Ekc)r0gt?RR+U22m|#tTYAD
z=lKpbmZ{b<-n0p#+RMn+If!a8LrrF?&5S<%gLo(7cld_{QSD}|7!^ddoN+Wfh-y3I
zi9Lvg_IyJsUl1!U|Ax}zf~XcWT1*b2+Rzw2Gl*(MV`5AY)sDuR#X(d{8b?<IQEh45
zUl&BRrtxcY5Y?VW-d#adiyAc#1W|2js8LO|s-b2z)vm_Gvq4nL8q59;;=$mr*mpgM
zYF*>f-5{Q7_!VkkQ!Q*HeHBEtv61I}5Y@^?r7uBLI~z@Z1yL<+sHsi0wV}o~)!K%d
z+f;iSYH(96Zm7vkwYi~2H`VHfn%z{p8)|q{EpMplO|`wD#y8dahMM0zbN@f60Zz5R
zp(Z%h28SBqR4W{6hEwfus3A_Z#G$4*)fR^u<5X)LYK~Lwai~E~waB3+In^eI8s++&
z?PsW2PPNOShB?(ThnnV8+Z>6D22ibYsCmwsk)NRkI@Lmln&?y;9crXgt#qiFPPNma
zhC0<!hnnhCTODewQ>}HVxlXm$p$5BtKYW6k>{Oc_YP3_WcBt7-wcDYFJJoWBn(kEF
z9csK&t#_#T&eVl<|5O917Ch91r`qsPBc5u-L(O=q9S=3+sg^v{l&9MAP-C8I%|p$3
z)(QOxHR!1pJ=CP9+VoJPo@&)Y&3dX`4>jzmmOa$8r`q;V<DP2WL(O|OIrsr;;8QJp
zsEJRt@u5aO)yjvO`MMtd1N!&}QZ0R`sZX`_p~gPd+J~C^RC^z4@KY^*sL4;Y`JqNX
z)#`_u{ZzXjYWPzvf2iqCwf&*SKh^q&n*V&+`#od;P!<4W0#G&pWCT!F0AvPGb^v4u
zP?i8>3Q)EHWDHQ&0AvnO_5frMP!<7X5>Pe)WE4<V0b~|Xb^&A<P?iB?8c?<YWE@b|
z0c0NV$Cr1Ifk0UZkcmLq2#}FLSqYGtK-me9p+H#*kf}h~3XritSqqT4K-mkB!9ZCI
zkjX&V43N>F-xs?7kU^B)02vOH<p7xul<fc+50v!)nGbZ$eG3^7lm!8q5R?r884;8f
z0htk$9RV2<lqCU~5|k|g855K>0htq&JpmaMltlrV6qHQ?85NXO0htw)T>%*ulw|>#
z7L;uP85fjw0ht#ZT;&a9U{DqYWMWV@24rMVRt98dP<94nXi%00WNK)?Un3~lV9MHn
z%ni!kfD8`G;($yJ%I1KK4$A6)%nrSt^BOWdD9ZyfJt*4)GCnBl12R7tf94f>HyBJ=
zAdm?{*&vV+LRle@8A911kRd`@B9JLU*&>iJLRlk_IYQYZkU>IOB#=o$*(8urLRlq{
zSwh(*kYPeuCXi`D*(Q*2LRlw}dBQQnUP1;6WuZVO3T2}}Mha!6KxPVMr$B}ZWvM`>
z3T3N6#tLPvK;{Z%uRsP1WwAge3uUuFMhj)NKxPYNw?KvqWw}763uU`N#tUV=K;{eg
zCV2rFFq8!YnJ{`E>N#Y@s1x-ZGGiz^1~OzQO9nD!C|d?HW+-b0GG{1z1~O<Uiv}`j
zD4PZ{YIL2&bI7cr>>9|hp)4E7w4rPp$he`b8_2w2zeUd=1BbG3AQOkOaUdgyvT`6Z
zhq7}ZLx-|-AXA63bs%GhvUVVIhq8AdgNL$sbTO;$cR=5d8bVn;kl91oJ&@r;Sw4{I
zL)ku%@k3cZkoiMf^{0>lL|H)ivvmk%13^X*Wd%WIkgl6}0vSS-B?Os5lr01qLzFcH
znM0I41Q|q>MFg2dluZN~MU+(pnMIUc1Q|w@WdxZ<lx+kVM|z*>F=QU`_nF6#fkatI
zkcmXuNRW|4SxJzYMA=D@p+s3qkf}u3N|3Rn?)qcMT%znH$Y7!@Cdg!>Y$nKPqO2y!
zY@+NY$Z(=8C&+Z7Y$wQgqO2##eB$@Pk01kzvY;Rnin5^~BZ{)3ATx@xqaZ_yvZNqW
zin663V~Vn-AajbcryzrhvZx@Fin6I7ql&VsAhU|Ht02Qluc|+UOe@N^f{ZK5x`NCr
zj{5NcGO#EM3o@}N8w)bBC@TvxvnV?YGPEd53o^CTk$3<ZTa>j0nOl^-1sPnF#RZvM
zJe~IeWOPwh7i4x(b{AxLQI;2EdQr9)WPDN97i501!|eNz0Y+J1kO@ZFV2}|;Sz(YF
zM%iJIA;#WC??a{-Ws5<^7)yV;2bp7>e&-%!knzKbdyq-S9^39gMj7K5-h<3C79MvG
zGR!zO_#R}M@kzIPka5NqrhAZi#<()~AOnrE&>#~{^Kln4(kLqpGSetK4KmayOARvB
zC|eCO*7Ui+yErg?7-g?P1{?qMy$hLa?9==%WVBIM8)UXob{k~4QI;EIx>2?pWV}(<
z8)UxGb?6Rcz)=<)jAPnf^c~2EqpUa-x-g8g;~+zhvg9CBj<V$-V~(=sAajng=OBZQ
zvgja_j<V@c@bfUrs)Nir%C3V9JIb<yOgqZ9gN!@Mx`WI+CU&_E8F-Y12bp-3jRzTd
zl$8gWdHnVD7G&sAmL6p4QMMjr>`~SpWbRS+9%S&*H|Z8+@=-P)Wb{#1A7u8iUz1yq
z;YV41km*O+evt7;S$~lE$H?b5Ap?-I03j2QvH>9@kg@_HGmx?aAw!U|1R+z9vIQYy
zkg^6LbC9wJA%l>z2qBY@vI!xhkg^IPvyie2A;XZe3?b8yvJD~Qkg^UT^N{<!Hy{I%
zvJfE?k+KmXBayNaAv2M(6Cp#9vJ@dxk+KybW0A5JA#;(k7a@a@vKS$gk+K;fqmi;2
zA+wRP8zIAyvK(<R)d<RVgp5bZdW6hJj?Qu&>vN5uEJ(<Nq-;pYh}8cH*B~=e*H>PH
z3`xq8giJ}wmV}H+%9_Of`Xe;Y*C2zEvM3>wlCmiwqmr^JA+wUQD<Q*@vMeFflCmu!
z<C3y2A@h<8S6zh+Ov=L4-_s)~8xt}zDJv5)GbuY0GBhbm6EZa^TN5%iDQgolHz|7)
zGB_!V6EZm|n-elRDXSAQJ1M&pGCV2E6EZz1+Y>TADeDt5KiR0(703XkEKtY<rEE~h
z2&Jr0$PA_IP{<IaEK$f5rEF2i7}fLtWyl<*>`}-dr7Tj&B&BRp$S9?(QphZ&>{7@u
zr7Tm(G^K1)$T+2}Q^-8!@KgUl1}bHtLMAF@qe4b1Wu-!9DrKiahN|9L`3EvpDO(jX
zRw-*0GFK^k6*5>Uixo0iDVr5CS}Cg)GFvIT6*62Y%N1F>kECo@$atl!SIB&2+TMRd
z1}tU4;=rhplno0Rv6K}HnX!}|3mLMMC5zqx?dQcykTJ^z`!7M}EM?C^1}zh&UV=<o
z%BF>kTFR=0%vwD^UxEx<%Cdz_TgtYDj9bdOh0I%)dvy^qa48EHGI1#z7cz1wD;F|z
zDLWT3bSX<0GIc3i7fY{>q^w=Y+@<VY$l#?cUdZI7Y+lIdrL11a?4|5p$nd2sU&!>O
zY+uOurL14b{N-Ps3y=X!S-_A9OxeJY5lmUZkQq$b!H^+LS;CMhOxePaF-%#*kU31*
z!;nEtS;UY@OxeVcQLN9$oQKR}$}WZsW6CmyOk>J6hKys%I)=<+%07k+WXeK@Ok~PN
zhKyv&N`}m2J+99|hO!)lbC9V_*~*ZyOj*m2xlGy1kikq@%#g`U+02m9Oj*s4*-Y8Z
zkl{>O&KMp$in5&{<C(IaA@iA27oUX;Xv%_yOlZo6hKy*+iiXT+%8rH%Y08p@OliuN
zhKy;-nug42%ASS{Y8E<s1~REBn;J5zDXSVXt0}u0GOQ`f8gpK2zk8m6jBCoehRkbj
zDR%}kuqg{0GO;Ne8#1yfD;qMiDLWf7v?)s)GPPN6`CpK+O<CKJxy>w=zaWE~vbZ6W
zo3gnfqnon2A+wvZyCK6{?^m6MOmE8ehKz5@`i9JJcG-U#GQcSd9Dh2DrfhJ?2&b%Y
z$PB0KaL5p+EOE#br)+V^7^kdp$Q-BaamXO2EON*sr)+Y_D5tD)$SkMqa>y{}-D#&F
z)0~HFry%2;OZuOJ%yW8MoWhTVqbUm=GSMj;9Wv4>D;+Y^DLWl9)G13HGS#^$;Ur|N
zQ`S0Uu2c3pWUx~fJ7ls`HaldrQ&u}<wo`UHWVln7J7l_3wmW3JQ`S3VzO(F=6OaK<
zS@5X)W;A8PLq<Gh#Y1L1WyeE?JY~s4raWcKL&iM+R67Bg^OQXg8T6Dz51I6oO%ECM
zlvNLz^^{!?8TOQA51IBnIO{lM+*8&)WZtvypyMb}OY3cO96##?^LzE<_{S8?Qw5G=
zL(^c+OL-iTt%5oD?J;z3AIvJ(j-h;)VE*JWB<ZQ;)*r*=zQLRmeGKac2D88W7~I2x
zS!VDtv>hGH4{eU2P<SvCY8=D6h+s}As1Lchg4r(BG0gM_Gv~Xb=szx)cdi{p#i(Ge
zK715Erv-CV+)<p44rbNaM=@_+F#mHO#o)!kj30aym6r!Ivh7iPUmeV*HIL$WTrkrV
zI*OTFg4M4%ie5W|Ipf_C6x$cfPS=m%WkN8sB_6?!#9&^II|BEKV8+Zof<|Y8+0AnV
zsV{0jh8)4U%fY<T_6TO*2<F_HN6`IlFuN2wf_#sHnKkth+<g|z^Y0R|{B<y=T~EZ|
z_rYwLn1~Yp1vBM_L_GN(%)_%2vGz|ey`Dr2OA*4_LlRLkZ3y4DO~m7jA>3Fq5i7HW
za7dv<49FeALa7r`us{f}zB`PYMM5~^`eDo~86r>VFgleB;jg&E$WS?iyJjE8iRvL7
z<vEPVIw34F<S^<QA==-=_|PbXQ)(W@hUOtep~D#1CWIeS9Y&sxAzbs0INvpdJ+Bkv
zdxbE4B2l-0h@OXuH-kbLHk(*6T<h}?-GW1SaWIj_970{fiUYO~R;ft@yF+-tAW<+7
z!kMXvbK^p2ygLM6R0v;P6a79tgbNNI!ma2KHj6uiDf6`b=tHQzID|{xhwyk=2wM$4
zgy_{F{M_acjJOakt8oa=H;1rw!9$p{BZMDQ>ic^`xa93YJd4-(uN}m!!y$ajgQ$Bv
zg!9%P#Dmk?ZuCJ!oe$w-*FjYNCxlZ69mJJuA*|ZwAUwB2c&++D6nPLrZ-Ik2_9TQw
zQy#>Kmmxg<CIRW+g>dB61Z?>jLP;Cw_%(!E*CpV?&k%N=m4G=(L;1;>fEuYn88a{e
zm(zu^R_g><Gl%k8wFG3#5lV+Xthp^usJh_^XkRdtdtS%mRnbs=-aj6bO6mRw<59eP
zC}*#Y$DzuhtUNOwy=sK=tRo&D>x6RTfOt$dLYcBvJW4eV<?^apu6ZaM<cml5Hle(l
zEFNz=gwp)#0LFI>W%|npkgr!LS0^06wtk^B)*L{yL0WG50o)iC%24|OgpAhuf({^Q
zcqo^&IDk13p{!ozfPPPf@~=Dxu-6yLpri-Ta%?C+zu1rK6GJ)W@BJ7tHI#+o_v7o#
zQ0`c@9~0+>viY?A$gwb#HzM|9<&sba_uG%kD?|Ca*?z>Y4dtv#`_W=!D2wLakH5F-
zet-6%->y(LdA<+N_J#7Fi~C?c7|KEW_u+eDDBrKxhp{I@898Mi(wzxqChI;#UkGJv
zpMA)4Ih5s^?!(gSn#T(JQ2dV8lXD-|KM3W8UwcvEX(;<V-HUB6L;3XlUQ~Y<%J98=
zvFBqbe=OUJI$uLMK58!x{M35Qdr>cG80Yuei};jbEZkUMrwik{a{76uFjmg4<+F!z
z&yPLWlRJ#Y<2|TRAdE-P?!mSqVQjT~4=R=n<M}0fu)b^<yG-1J5|zUA{>>gNtro_<
zJ@z0^?J(Xq?ZNE&VH{j$57IRZ<I^mAFs^ABM||6j?=8dl^1*JH+l8s$x*N|sh4J-{
z-RR#vj3JA6<DcGPd^2u0S_bLs;N3_Vte<z?jVdFwys;arg2VKB#ct#@hjDnO-I!zx
z<CFh(;j1f*gYNCZNPigbp4^2SW5d{I+b*=46vnFyc46PtFm@iZ3#Dd-@!ZH=m^(L&
zEjsT)vV~zxthWoHOTt*c_%7UB5yoBVccJ;(FjoAu6Wce0an0?W$iFp=1&{B<gq>lW
zyLl(x?hRx5c{|Y~A&g`F`jGPBFn%4j6Qz%bF|@-@%s3s!N40n2)44GAEV2{5{|@8X
zG+ORz7#qIdffBd0of|t4buWyikL<v!M`2vJVF%hj4`YToJFx9_82z3d$o4*r?*{LH
z^>Y{pwB3Qr-@<sY#tzi@9mYllcVJGkaBfSvL$8mAv+&#P=$Jm7Gp=sOmdxS&b!a=%
z=LqNMb=xsKPdKm7+>WCK!r9EZ9fgaAbH{+~aF+~cp;p^*xokM6RNan>mBRTs?{-YA
z7R~|5w&Px{aP`}_p?3Xn*8FE1W|+dcEPflFGzn*#)!R_NWjM{#wjsK0xE>GN^mlwX
z8}-|Udfmbq*G$Xz3TKu|+wh=YI32mRp~j$a-ub;16NiPf$+NAvHY%L!FKk7buyAJF
zw-qjHI4#S!;*=wtSEIHfk2jq4%v&)mGMr0#ZN;wf;Y`waE0RqP=b&<1^><`Ak7wJ8
z#nIs`^<xX3#e{Rxqb;bmD4fsFY=L)aI9u)7f)gvXo!BkNvQGOwVGDX~4CnBWEm*NN
zoF}?%(d!N2EP*YkvM-!tOKpKYA)NOzZ9&4}a5ng|8A*?abK$+sXntDrb8<7LoD0|I
zwKwDZrEqRquo+pehBNh;&FFel`!#YiV(x}Bq0?qudl=4~^)@5-vv7tL+l-#C!g(^?
zX3T#V&LST-;p)e5I&W=4j<4aoaC8$o{|sm8O`9+?iJ88+n{YOTnU}qrkS48}<%VuT
z(~M>Y+HFE0tG-`z6ZYpc>wV-+_?TDAr`m)Hh0MJ4b|Z!qGqc3CjfgE}rh^-Cxty7Q
zt=ow7mCY<LYa<#}H#5|^5%$_<a==Dxs&8hNRvU5OWahxC8<C@_ncMSjM2nVYCQY^x
z?zU!je7OOeI-0rc?+v)y)yy{sHXw5^GwZL~08>9RCr{mguz_Y?wQj(&p=K8Ey8-7$
zni<w~1Ac^<8DC)o%391!opS@a+s*9!D-L7bW;s4_*y1<y*||79Zq2N^Ck`nlndw;?
zhe}h;JT@^7J!YDjF)R*|bIk14BM$55>wcy<TwHAClhSecvdqj1S>jM=wV9T$>(O+*
znfvdr$H+}){yw!HGq#!KBCW@cUE0ru>v46Tndir>$F~GCvyEDh{E23E@4OzyaWfaz
zTaTdAX7xPRBXG{l!s*vz*(J@($93QpGgsYOhr2h-e0+2re%>*&<fe7V_t4B?bJwBv
zQ#03k*P-i6GoKDwhw!)hdAoI(_QA{{HP>P7f4YCcbx8bf=7W^$aPzm;|8^}tC9|;a
z)wRfw+QNm0)}lmui~i1Ciw2o3%r<i^I%l`Ay<;s#=C*Kh&|3KOTX?L+TFfbI;h)ND
zvA(#4b@Qx6LTL-FN!H>*c?&l^UxSC0Eqrou4L()3u+aWBNLk0i?km<HR|5-YOkRW1
z4J|xwUW3|AE&SPQ4Vt&KuzKS)=-Sr8k>%E4a7PQ5Wm|*rt`=VYz8b!s7N&i)8k754
zh%>A8{+NZ9ovX2Yh=pqxug1m^7Ty@Q8oPrn%n-a9hr%s1bzO~<5f+*oti}bWg{w-e
z#x<|jmti&TMq2baja7I&-ojdUR^eroMV*{gcsI?$d7D?^(=6>@%qo1HYvCu~D*Rkv
zVew(B@F&*7PVHAA=?V)2wN@ed8VffUT7?vG7T!#?3Mn^RnCjh1q};CYTw940yDjX`
zl}Ntd!YS)kBI!X3ch6jjKZh;6?^ubS$1F@YU?sktvam+WmH2#C%U4;6e=k}%DbGs0
zx@_ULBrEacx`o%DufW~g7ACp0LjTuWSZ4nUTzqU{hZQSu>bXVlC#?WqTNrCzfj$3P
zc%;_~Z2Dy3^F}MM;;V%j%dNn?pB7fjwgOX=SlQ$Ia`;nN>3O&u<}_9={cAafWU%tc
zj^*f{#mXm(mZL=uD^rhKjyid)EIWER$`r8b`lRK^Q^d-U`pc2Jgq1UjFUNnSt=y7+
zIUbj{^8CkTxK!E7x3`wzP<1Oa9b1MCwXLkUX&GYbTiJH*GDMoJ>cTF==q6T14Oxb+
zEv#JAb{Wvd%A+-wp;QMe?-f{vOkJ$}nPM6K>uzP9H%oE5x0TheEXC3OR(3eJ6zd0B
zIdaWX%ot|n_~}bw8KrU9mZE#8mHYZFMO}-Pmzpg_0lSqiD=x)vmzBwLEyaDGmHB@!
zLE;##@97e(m|$h=^Gh&hvXuk(EWv>3R=uvb1g2<>Z{iXZjInZc=n{NiVC8}COK>gL
z$_rS6UCXU}RB8!kuD0@PrX?7)-pUMLV$p1ql|}BwqVP7Y|70w_?zFP`)>vHHYh};*
zv51S;_ye&RLo2<*W6|@dmD4-KqS8t2f9+VLIAi73!m+q<-b$v9#g@Ody?2W-_NwOP
z+G2FSsrlt%l(}o=uXT&@<AIgwXD!CrCsyWlF2>RqR+b*H7@=>hI<FQ3@2zZ9Wic{-
zwz6HG#kl>|%3etpW5Z7?hdy5fXOakpUtEM{DI)0Ew+PwNL~!ErMYxkbg0rF)Aue+S
z7lki^HG2eC_gn-ccLX;#T!hs5Be<u`B3vvK!9!UVVL`D7p7^>D14>2k{QZR}T`q!G
zPA$ZniV?iMZ6S76jo_mN3*o96!55JWfw~cVJ7OV{84>){aUqU3jNrFA3lY^cg1?I_
zM4OfoOqO;bGPaFis`m?UzC#4l-B^H`T_Tt<aREB?h+vku1<2GVg4v=M;9UO*=5Q^*
z)Ikx<HE;o14U1szRtu17R0Q)>U4Ww@5zL!+0Rm>-CS8DfHr>9MkIzosUYd`sUM;tO
zK1N3Bek<mq*!T$MoID>lCq*#3c|K-OjbPSZ^U-Q%1T!_7k0f&<n7-_M?3owAG+F0k
z^r8r+_%;tkmPRnigL$~JB7#3p%|q0h2=y)Ip?+KhKP;Gsx0@pPI&vPCZ;Rm55%bV#
zR|M~OoQGulB6y?DJnV>%;NL~&VGtvDCe1u#JsQEI|Hdei6T$fFF$no9f;$h#Am8~2
zZdf0Klb0g6Vpa^SS0Xsy8G}MMA~=0O3{KyU;JB9h{{0BLs>Gn+;|PZ4iNT3y5ge2x
z24Sxv*yH(J<bD^yHW%mO(1!?O-&_p+FM?H<&qez05iAik7u$YmKEmgsTT&a-_MD6F
zDQx^<nu{fAY<yjME*fR9@lNKsc$C@3^Izs*LUtQ@Zw^Z5wsGspIXIcm#-&^5U_>Ds
zXUw02)WvM{1?FIFNgGEGpMz#)ZS2)y4jxsou|@4Uh^%5`&BAj~u!fDrQqRHu+BRl>
zHyd5+Yr9ux;~i{#c4#&xH@5MgwX;#YxwbcBHWFIdxWPUf-P+kWxBqOs>1bo1`E32a
zX5+|8vys22jh%DN#`ZooHuxQl7C|<ad>W10gKW%rJ{sY}Y`PvV8YxC;JWHZ6Kg7o4
z6QWVhY~!YoXe30~IHy}Q+Bt1>8PT}wv2j4jXoLl9Y?d(^zsK5G{_`wMpJ-#2JF`$=
ziq>~*7B)<`@y4cEs2y!n4}KPo&9$kkHVYjW*f@U3EZkab<M6h#Fl?EPt!vD}`;|6U
zC@>42wKir-F$*a+*!b_OnV7cO#!LUqM2_t?xp^}YyUWJet7hu;6dSEmXX<&y#xB;G
zs6?Bt$DfIvM{La6WG3pI(EZEJM8atsFJzku(>WVAf1iOP7j2ySa0Z%QwsFK?GjRNx
z#<61tn%~mAFPec9cWwMVMqfX)@zzNF{E3ZwI%)YA+HPIl|Fw-FMQ6bDuZ~;V8A$l3
z`@NrzI$v!3d3`!|ez)=J;pwRKTj#<0>4-~eXVk3eD3;RBfzIiOO=D->0n?EqgPmDh
zPRF#&cD|@Q9VxQgc{ulUxO3S#|IakM&ueGMvuPMs(9Wh8rs=vcJM-<GhK?ode7AHO
zj+VCb_{3?bUEa<`q0<mo$<EO3(~!TKosBUK(`(w9tJF07u4CuRjMEU>z|Mo8r{b>3
z&RKV+qFoa^2Opn`_~v%j+&mR!TicmBW-8{lv-7%lDw21ybHk9S2<vL6yX{om>S1S_
z8dK4{kDd7oOvSeTcD_nJ75N6)8UJbu#tpS|%0E-^dW4<5;-{c%u$`q>O+kE^ou8*n
zK{2bHM=etjWw$fB_Y}N!+1bDG6m;>~S-#v9?2WYRec&m`Ki<w`-zLL9N&ER=G9FB^
zvyUQHO=j3xYWrlYj<)mtg2_l3V`oC-WDH$k*ZVD#aeT3z9Xn1&iDh=?tuq<pR@(Wf
z@MPRyW9O#SlYuxpBi=<}(Iz_^T#Le&t#+nh6guy;^X%FvU9V#2oEcF_eZbD%_9zTI
zXlK#>Q8;ke&S%Y{ko}mQn=3|P^hrA{IiqmoFFWh}nuNUP?fmt4lCBf7Gx6*s9J{Rj
z*`@Dax3g93B!u3wGvoM4NW5$3#nF?H^P#rWWfF!zv9o*qN!b6~&OF5@A^mGRZ>F1s
zKJV;|{V)-mKG@ms=0yDXY-iyk6Vdvco%iA<V&P9amq$;;(?50&a7{#w<PH`dI1!Pl
z9K6?ZBF?6DaA}o^$dl2*et9Nha25yiCz*)N*&V#`Yy$qv<>34a6JW~cV7I*!5LM8@
zY|AF#Vi5<=Pn>|<B^;a@IsyGlJJ_Q81gtLSU~){ri;51i<OEcz>YzL01XyY~So8CE
z?5XYGyW8XOt)7D$j*UkHI5=d}c=#JRSa9xmu&IMrJ>!w2rGqmEk4M8c4z_GF9)b1_
zCaFFihdMd9FW-3l>gr&4vhk?b)4?(?$HCc0<GC~ryZSpAvws}^9q3@&72{BTsDsHS
zkHfGLx?lJ>EFbM)NY8P&8R}rMhU1Xk;^4K?<Iu+D;Iz!+FwW^<!!KiTz~kVjyJPX*
z@8J3qV^MmngMGG)Mc)YyW|}t^(NPW__Kn5ysSa9)j>Web4*fqd78Pb|eKp3Se~d#N
z`mva`z`?pH#v*aCgD+o=!H1;|F8XH-imi08b^I7~TI1mNm17XOUh^?!47O}^u$N^F
zZf|igP46*CyTidfjmDtnZU={!9fN`U9L%0|45r6x`(Gom_mG33_apHjQOE66B+?&u
z@Z{D=)Hvl}#QaF~J>y`JKqSVUckt}6NNl|1prd^xE?w66YenMAH3!cXj6{K34mwjt
zqS0Lko8Amy=mQ5A#03!b*uhuM05(2z&}bRJ`IkB_xdV9j#=!?q{mAm(!D@T_sQSsl
zu@n60^u@tTUHu6EuI-laW9Bah!#?`3If;`AM|}7zxsz#U`|vE4Q|}A-bRC70E35cW
zIHQwq{&-O@i<5OOc+oAplVg{95thrzGa+6?<#jTL;l+vqPWH{<#s0!huD<2LrD9IL
z+Tg+Sl1^52d+@uAla5v%<fx$S<?*0wWhaw9cf+XWWV5|)bgJoO)I>Li*3o*qx#6hq
zWX6(iOo5XfKDn^Ck(0BIy0EFKlNV>ZkkG=(EQ4G)+gd-b>cXvdPR>Z;!pn|Mp1t72
z*De~*GAB~@aI$%*6WMxezYQk}^>gx21}Dl5aPr$N2Wk#>vie4cU;`&Z+zzxF>Ezm0
z4s;H7@?IVX`h+=|`?(#1El#%IYsV;?lM^P|VRkwh-^~t($I164?C|-WEcMBTv16R<
zebk1D<F!AtZJ092$;5#+OrPT9rz$qgoUY}P*bqI-$sQLXFlUa&y)*)I=Q+7QM7Il_
zeBMCck99Inh6v1Frv1NVMf6H1BQ{tubB&WLTvkk5@8tQGRzz)d@_TM8#&6MjpIH#O
z-N{aSEb#1d(lfyV+g>NvbhRM#fR-<A!SI7le)(X=fWuBbADQ*{yOS-V&FFB#$<P62
zG&}9&+{$LuKkMXy-{GiwLGy4f9HsttGR2Z`<h$Zznc#3_y6$9~`r$}=OZQ6`j*oYA
zd~Sr{$$ckxtPjK0M^66Z2*b&z8h7(B?0up0Bv%;LzSev{2}R61Cp+&7#kdbnhK~z{
z`LpJ$b13?Mb#i0TP_+Kx<jH?SQ0upoj~IfYNnQLiBLo>zxR|eh2>wguQnxMy_tLu9
z{%0^wWpHu$nP6<o>|$V1FcxHUasJ3)1ai8#wN5aG=5g_O>R`0V@8a#Nqfw=hi|^Nr
zM$V!xrm~I3x8g45Z#o*cOS$yA?r5;Ai;W+S!iowmb!SFlTxG34aukMCbJ5jd6q?p_
zaY~_4C{f47#cxI;d3_f*CXB>G!^HzrN8)fp7f<&di6u>3yk2%B+|6Bl@^u8dw{r30
z$q}g5R^ypB0vS8Fn10v@JnQ6AA7BI$ySi8`#Rx3w;bMh<hQr$1#ab(eqfI{-P3GY!
zHo(P}4Ts~~AQwAk9*zq`UF>;x7}kt%F=+EJxJSD<%sUM2LtPARGYrMdE}HWV!)L3D
z_7_8O%I>0j-%u=ax#*uX6r;T^j_E!W4FWEXFF6z$#=1E1(-7Pq@8YDRL$Gm@i&3+O
zz%|9i$peR=#dO_P8G;<M^!-1B@nE)=J3knkV_clDWH6iyTpSlX7)=(t7+HTXGA?z|
zn{F_!EqBp*V-S|Faxr54AdFb+VwhtPs>HcCviTrgKjz}#oP%(1i;I0955&0bn)jUp
z(Q22A?Zys7#=R~!>ogF5?{~35k%5RwaIyNk0q98=%N`nld`Da?G<^VWA9FE#-vL;1
z(#1682cZ97F8=%$ghJ<Be0M4ccP_a2aDEVC|90{6upsol;^K*#LCAC6#l0zlaOI|p
z>;LJG=sPYhSlJ)#?rVJJ{z&sk^VhIHjy!R3Xy*R#K6kOp-F~R`%EgA8`{C^y7b|-E
zVeP*<Kil*}|Bo)F%-0V&|I>N)yf4mt)p@tKFUI`P_9ph#dF|r1Zhi4GiJJ>c^u^NT
zZjSlb2c1*7IqFCsq)6*#r|3S|litlb1NvY@CN~RL?t{Ep-Awtrx2}tI^X1vzaOHCI
z!s6a2lh@5%qk7|NemCdW?Tzt;-1MaBjjBc6?0>Bn?iP2m;o4r9Qp(L@wqB@J*3INi
zd*MNOHy>x~g{hU?Joca`YE*S|^|qe4Q{Ao4Yxcy%T5b+%-xHPU>iz|L;!1rt3%>3F
zFWmfbpa+UIa`W2c9yr;=&7D1aAh@}kGfVeCmR1_af8DXGjhju6cSn!*ZWfx`9p5^-
z`E^itEbijwrK;W0pu3xKNxI`sPmTXVH~9Lv*>h<(6zK0}<&bWOAK+%H2HntWu$#Bj
zb;FmTZf?KP6>~?pIdOegR2l7NZ%0?04RNzl^R5^k?q<@QU6IV{=H*9S5NmUD?T#*}
z>2%XMrVGxy-E7sd3x@gJ%vZPzeg`y<Z#pApteXcCI-~pqw_ca+jKoRWkKUcpeTti<
z%67)fX>NY{(h2^VZYG}Sglx0joDtIrtLJL_Lpq`Md@WbK6HYC3^L^4z=oRZ`!o`kw
zu~hrHtRq}2-0TqA5ouPtnb+uu`D@*LkiH{I#%cUFJ7C8~H_dS!VA`VN?d*Uv+uZ!q
zyaT%Lbn|%54tTKJ&8d&uWAr{ZJML_c&j;MhIkr9g2i?5Uu{}~9b~Cncd(1fE=76{D
zkn6aP^TBqAJ*ne6wH=E6rFrPx4(rdlIlOE;RJ`D3nXhfJ{gRu{Pqami%WkfZX^XvA
z_46TZQSZk8$I})Gw{-ucZDHJXbLGW0IC$U9pk-}fJaV%@sJ?#U=Jf_`(BQe7bJMrM
zftMQR&DN;>#?5qbt+DH!&MQZ2RQ=$lzj<qH{-p8cY>hHs-2C@ZE3Evc@$YDb0zcgx
zIHncm{dO}?$5zOc)WZvfT47>x4=227iQg$bte?;lwlp5TpVAVq(s{VHS4#}c=wa_N
zEpauohnc>#K$~nH9y#6uhjMsmo7)1_a(i^$KntwS>*39+Es(o_hf|ZZKvW?Q8(e6P
zZ+esZ&64IAS=_@V!Od}_q=)V5H%H4d9{x<*9DB-nxbb>3l&I)ouXW8ZyRwI=?alDJ
zs)xIpHp8eI9uCaj3|DJ;nDJp#G_334{%uXMvA%~x15J?w9%gCZ6uyQY9w^WhPaAtU
z<W&>2Z>Ie{&;+|%c(^yJ3G%o0FsMfpjA^U&muiA%?LFN3sWIAg^052S#@N=y!(Y*j
zk-fWzs|GaIb-o_9s@z!D8F~2jS0mKx=i!{Qjj%Y#!`h1*;pae){_kyszC%0=)M<qH
zVII96(FplQdU)(gLpVo!IBa!8Tn+IsjkO`Fg?kv+s3B%rwB9TY@iM~0mv>EQ=J0Ux
zW)qgXJS^)q;k(DfldVnY;@AE2ny@L-!xYbf6yrQxu?OfgL2vp`0Cr5$e0KrTO!3fO
z4Cp`2!))&j?404@W*SHx?UDCxpwAo+ANDn{CB{Q<c>_roc$o8h19VyB;g(YkusYVm
z=JOli^HLA*4sC#DE402E4G^<R^PRi_9<R}ST&j<1>piTyygni~=)4K7k8_(e&qjUZ
z+v?%B^z|`pyNA<n*2DIl9u|$Oho8H3{2cYre4mFcn%Be31KQsl^>97G!{A4CQG_1;
z-d-0Y5<Q$5Sr=Q6dRU}GUHo_4!)*oYqW&ol8@{fCF@I@$2kPMXSr7Y9u7k7}Jbc}w
z4%%Jv&|RtyX8oi2{ahP=U-2;JXl>-UuH!JfHoD!^_y*KQ%xw?rRj!RIcRf7*s}^!R
z@UY|ATIljf$8S+B%zC2pXk;y%f9B!4+O?4WrH9T`wb0_Vhe@y0#MrkwKC5ct;J+Sb
zwbaDd4<0UPSQAx0dssMgO^o`Y$H|=<SoO`r3Y%)^b8H^&aMwV#-#SlP)j+ExUMA$O
zfj}}Z8$PX$T`9agwyQc`r1G-mxaugB*2^=Us-shSFWVKVj`112yzsUf_Gb37)4^(Z
zp4H2LrdC6~9A0+qT@9^sd3m`^HMsNW>n~NYA)mfJUKKYAc-ducRirNL<==y<qDE0K
zJ65fVfyKQ%|ECIOl=QOg`6}37+RM|iRq&*&SDt7UWUk=lk-Ak-x007enkpDn#moIy
zD`RRkFKeu+jGZ;S++wYaTeZ9_)3`E{)%9{^mdYqo-^={>DxtmM)%(wtU^RJ}(OU`g
z8+kdQbtS|%@$zS$O1Rt1OY5_WNZQiNm%A&Xcxx{Qj<1NOZN0qOxgv(P*M1ePhzT9N
zOng@XYdU*b>re$8>+0o(X%+CWyO)LfR6vqmUPhO#fP#IzO!2k69*<r+PLxOYATM9c
zEf4cRFZ&EGk7<LwJX^Iq)(+Kpl9UIBYyZ!e!}XC`&ysR@KibRbqst*psF%O$mP6ri
zFGr^-hguddZ(c2nwh=lmYszAv-OD}Jvamb7EZ(>*rntSFm8C3}cr~uOWw6cf<%rE?
za3oUm?<s@JW4$!BE`ulIwcmNl;PXT;b37}Jl#{*m?=FoTQ@wmXt~82I*KzG!8dYa{
zd7wyXAll1f?@FP~951IFEQKC1UVfNb3WMf**{gRcge>&(aG6qYF7~q2my#H>#LH>N
zOJd40EjOnm=B)6t$Doo}yh`U;m6BMw#>*mqN+52Xm*dZsz}7e~pDiwdT^qe@GpYpk
zZ}xI?of0^>)ypiYOCWK(mzFEVacrl~vsJ}$Vz-wyEyZzaua_|mi{tcuFaOI_9Dl`o
z+5Jv2{B=<CvauLW)61OhVmOuPWkkzjIB`_xU9Ms{cHGM<Pm1F3Nv}RfRul(Md--Zi
zQS3XTdF@yfyUuyJrchCAx!`5eH$|}il9zqsi(th+UhbP*1dFbCnZ0Kb%)aJjNU0*2
ze8bCAp9&-LmREi9!m!`*(i2@6!S^)pL4`5!ftM936-Kv5I`4iKLaQfU-ubH#8a&ha
zyRZ-{zwmPE@Iom1%FBl}3nAMZFYBZzgyiqEe}5Om$A7(iyu2VDe(<txSV3I+r0*LA
z_4z3+pS~bAf7SVTvj7%-*YR0j0F!=tdDmV5*54XuvjXU!#K&>j3!qgpAFn*fkLoFW
zEWIs13Z(MU<<F0lX?*;vZGOB->tnwB`Eez^kE37YLqbL$<M-yn%FI5do0tz#S$*u)
zH6KE<`?$VXK6J|I<ClN)qGoO%n=vo)=Jj#*^t||y&&T_H^5RYbA1jv23l`FLzUIO5
zB0iotkq42*e9Rh?2Lnp@*l%zim`Z7VRr8==86Q9X$&DXneKgMJ#`W?(PKwQq-4%Vj
zG%7cuD{KGi=0<Q;9|xz-jTY5?+;k-uiq`b;)2dwfQOm~$mRz`8N8@dn3!CcscqUUW
zjBlXr-N}hQ@UiE{oT%E+$EB{ENZr`S$1QT=b`u}V=E{lf&3p`foC6bD__$+74)kiJ
z@kQo9g*HCc?~nt(+xpZk$bk#(eN23n9m_lVnBqWom^=H}A}Tu?b@g#__w2~hUGrHY
zJMQ-IF~i4f*wo9%c8S@PEAVl~%xq}h&&TuqvLSnrkC`fD!`%Tsw*Q_Laf5uEekv=h
zLwr0tFDr~;n)jhuk!pmGt*U3m`H?<OOqvz*M*Dc|LKgH7@iFPrEGQA?)5UaI@G{&-
zPrWSIX7O=vnk<Nj@bSad%&2SkvC^8%`04O*q&2gylk{<Qqs$oV@$qiv%xL2CG0)vh
zND=U{^QKHV9_iy$cP302tL?PRgr?(t>NsXX@`*mye3DUr7yB5pGb8+yeOxmpBkE7}
z@pgxd_&UwU?1eJw_q&g+UuQt*EFU8eWI);3KJJOifQNH@a@aB;Hpa)IB{QJwd>^}i
zOpgo;wY|jjIJU^A9%XvCV|5<%OOGl`b)Hs8kEhFg?EO6*7O(jK{G>yNRa$OdI=z3b
z@eN6bJ!^d|Q9T_-toN~7(sanTLGyGWEzWM#JS<5I?`EGmCuvb(tHxO`EpBh~v1OXH
zn6kr1=hZZ*yUWLQtJC1=ZXd5&(qPVBA5%6;gNFNk^4HVg)d3#|-bsyl2|o3xQ=`!#
z9}`@u@rpjaXptIo6Mf8;D>aOxJ~n=w3QvydJlc^8(@yxfC^8kQpYri|`&77j+Q)wj
zq(b0~kNIDvM2T~H-0V+@)8~B*o0Jm47kymVEhV!2?c<T+DY4@pA78ysfv#74%yBpc
zK3~=2VnzyGkL}~oz9~@arsktu3S7PA<F2pCVY}nwtrN+S{hp7>Vv=L~eVx~XlcW7Z
zpI#qJj+c*owEanjiBEi7d@dP^KJ)SL;$%p8?&Fh@$<Y0!&bK<r@a~n)msH6R^+xBz
z<)kR`&PV&oq}cbb_AfjsI(*RhkrYop`gkuxQg}Y=JiL_zS-$8v#3jL+uNs#l3F>_J
zad@*NIQzrLsO(A5|CiQx^pElHZy)Cd{V~QS@$>SJ-$wRie&$&4+gO#{&#pCo8`V?#
zIs4)-<47t$F9rWHI;Qb6Q`%p~-L!tTS@Y8vo!-w$jeZ(mGWdD)&JSZ;CO?0>ei)gv
z_*pmC4`X3gKdn2y8zr*)xvBkkV{;BapS=8L)XL>&!AakYL%Fq`;@^zsdHtNqug1B2
zeje%b)#y^d&o5uT7&i*~Sz+!MqkmyP2UhuFJSyU6%-R2p;l=zsHR3<xWpTeeqyLPM
zl73cP@!5D+%FiI<vtcgd*Xv)Oj1Oh~JZ$@9SjzkPZ&rO>!Oy~5J{smqeztG@(Rf$c
zPw&$YMo3jZ<Hmk4URLw-YM~Ft@EU$5i+^uCs_AE?9`B9*wf*e%@n7Rc9Y4p-{MYDG
z&(F=}|259l_w(AxcSdu=&p(6T8HeC!nI!LwS`Gc|5c}5H+{jORowr8uCVnot{Ki<=
zRPz-6#>m{<&*vH57~@*_nKACQ@uj7oRhzvwMz{8}+k;oe-8OzYeXop;?fhJn_mz>@
z-p_>HFO6y){k+@hrLn4$=K0MFBU=}ZXUYp>Y*#-~>V@%dH$VFwd2aOYp>g$pZk*|<
z`+t9C)amV)qx{TR-ABi{+A||dKh4Mar-rA$pBY9!HJ$|dSvvJoqy0cX8?Sm|>>cE1
zU(*w#$Pn%St;a^xP(Non9vkn5`MECpW24&$Ke_dh5kFG%)#i~=bhMvuo;@@s1pAqM
z{6phqh@W|jJT%&cY5o!(7~8`AY|`_Ak<H>~k5BiF2&<o?X5BZgMEL2eaNnqD*YP@a
z&xmpOxpK%o<CD|Rok{K)UEF>ii@j@X_h`TC+%+=!{Cs@*jxpNr*XL{Q7$*ZdP8shQ
z#mD&d{{3ykKi1De&2Agl$N5?Q!7ZcO1V3y0ZW&W2YWsO_8ILCExa_`Z)Sv8U?@l+3
z*;D)+^5%x|Vyd5^lW!QN>6&*TG;?S8IVSPC@nWW*llxsajA%cjzg;t;XZyJz=9=+%
zj-Sh_UNdUN__^lXRU>MipBqPBHEzuJ>w3nkM%jga?p|@la4qt4zj4Jlz1Yu#H!d5w
zm;C>Hylf0zs`DW0Wn<?uKaX$z$4Iim&y%hGG1{)wdHv*XWBw}Lj``boxLUUb|28VF
z)$RUEhJBru>vqXFyxz|f?=Ko@HfVmPUo<*y)Z?b?MPvRZ9hc)5jJuotj30QxD6v(?
z{nvS8<TlOc!t=(K?S5{ldEWT2L+AUYb4IOQey$2RXSjCz8JqT;5x>XJd27xZzxMh$
zqtRId`~94F=Zq0J;HTep#$ddkwwz~--wA#OZ~x0M4*5B#-Cu@>e)fEE+Sqs4&vp||
z8=n((9u+-pR6Xivt%IkGkYj$9>vhUle_W6I&nJyXCv?1`PZ|YI>G)MVX>>d7=ciLA
zj2VCF`C-Tj<HQ-AS4mD7zs_o$vB!-X=l$GM=eRNIf}d+IA2XI;)bl|2G2`+jJsvY0
zGt&O!r+NKRqrqi8{+k{(!mjw)_WluL<yAcod5;*EulZRr&k-Z#4Q+Q<qEYjvpFcY!
z8bfdS`SjIcBj&cA-zFV4j^6RhT{&!gxa;R?(kOi2&*@4SwSAy*e>r40AL{Wn=a8}b
zk)O>fA2KdH*7MVugT}Wfer6kf&?x@Q&#%c28f~BJak@0Yu)WZ6u9sjedFki+tMSIM
zSAI^j#2c?(`x%}o-pKk^&wm>Z7`5N&JZ*l!==-l8HxKt4k?-}q=G$+q{@~}Gy!(xl
zAN@SEd!O;*lg_(N`;7Ge`5Ab#*QoGC<DI<MX!li*|B`!+kZ+pb#68Be?;2m<J;uf#
ze%}1L+c^Ex&wX=u8_#}e-m2_2QvC7La(0(dBuRknN9-~hBn_}!id{yJWC5mJzSA%#
z5Ac5doyOD@0mfh3VXRIWV2pK#aWGXtpR?X!TuB{Z%Z=NO*J%PQ+G4wrJY9g_A8s@9
zrVsFM|2Cs?h5+O8Z8Mr?3@~!fR-<R80DE-aY6NEvu;SY-Mj%Uo$){{FqO%5gqvRH2
zRki@PByKi#We;#%zs<(+99sU{CgV!Z0L#a0G9Kp&@OPC>#>d<NUOKzcNSZgm)gv|<
znezo`PqEP`kYD?=e1lP@K!AB0Y%ppR4DjW(IKxyZzysDeqgCMmr(}*Zx)cep_r~=`
z-=YDQZL!`MS}ee?57!wX#REL)UuW1#Xq@@h8J>~>4&JlY7+Wg9DxKFFlS&8p>&+Tt
zTA6@c!ZpUMvRba>8e?v`00$<nHs+TPutLAp#-a)Ve)+n}h^-jlk-4jkC6xl4Rz<g!
z1MGHorLnY1fQ3h_G?r8i@Oko;Mr^eJw=G*?EUF%$v;GQWevJSdUR!R=tr^hkK+BEj
zS^-|jwA`3hTie^P%!sNJ(C3er8Dr~e-XAVCy!8Tn=38pm>Ib+f?@}YQL4e`Aml(s0
z0Bd$yV)R3R-(JTWT}=TdM8z7d8wMCC5o<JT6ky}Si;bF%b-ep7Hp({9_`fVN3N{Te
zYR)1fOS1r5S6*Z!Zyr!zZK3f=w`YbeG@iByaB8xJ#?_VqwpqHsIMGT!ueZS1(>lPv
zuFN;qw9);|^Nl%e18k9Tz7g3@>yMjfgtXUuG@WPk?x5}8k1?8c46uPW#;Dp!`<FY$
z$lp1@-8<(RDZ2z{?l9MQtJ?~%<`~zyYJ3yt80;3{%3^bjwcP{kcWAaTy+?q#d(Sqk
zJp;V>IojyeOUE}l+Cc9Bn^cT8iuDQb$EjIHs=fj48Zygxq1)gjvy8L-0xTXo)7a8K
zz?-#a8Z(0ejQ(ea5jH^QPuL8j<3OEf>1G&}2kCxmryH3D2lzj#-aNixq`dzh-{V`p
z<y*Ox#7X4DPUKihhFc5EB9==m%OaKq%(5(IVZrReW`F|XXc0X?6iU@nz!X|cPt)=x
z1BFEtO4WleDzruAs-e&tTKaWMTYdxm>leSG_edJa)}y&T^E|TeeCW^0-=%E-{hQ@K
zz2oZouV4OV`TftP*I9bA{F>*`>-fl<<Yzqh>Uw$Oo8<EmEtiWo%Ejl=^7}Jyl>eDB
z!M#!b%$?N!fBXj7e*V?<-A{RgJh|(N#!nlv`T|;Ce$J4$@22H`&yfF{viIQY<-dI4
z)%7=?`Fi>N<16~R)vuH9f6>+T!{6~b`EmDLUH@C}b@KX)udd(YzE=Jr<;{1!R{qRO
zuC4>{wX${Z)%Azp^E2}EUP|qB`7`q1W%T{O@){XVuCC`VeU1Dj%4g?aBft0MSJ%1U
zezpAK`>w7(e#5I}bU(e$Z@x-Sz2fS+{Hj;U9_1$*uae*MN@}+`mS6Aywf7UTe0D`Y
z=U1;}fUmB<RKAiwOSym31M*v6b#?u~YhNip_0_a~e(V);`!!eB>;HDY{4L6t?B6ec
z@Mo^BKYjas^7yq^*QH;6x!il*)%6{JF_Bl4zY8bwAHSY{e)KZ=0psfWaW8wRjNWi{
z{jT4>R}Q@K>iXN?e2M%?%6{`D@~huO+mk20SboTxX?c9pJu>)NdcHq-k^FJW+x~Mb
zzvAbvsD2&GgSXK8F?yl=LrT%UTmFbi%iWh=Am8=YtLq0dFOau?{^~mQ$h%~p^6{^H
zzWk0~xVnDZ@7*ci{EJuDU-_r!$%$X0_j}`c@+T;7zhxv(-gb5U-nTwiK72bZkIr-C
zZ&2=n=g9A{sNK$<EkE`hSJ%IJ_Z@QJmub86-e<|bN4fWRx699c=N0|^zuRT@U02ud
zf6O!GKc)QUt9ALlU!nH-qi4u_@4mWz#`kZNzfAc~{x<myze?@;jHk<I_SJR%?YGL`
zpuF)5Pm|yJYggB=i#$!f`1Px6BHbc?oAN(i{8afD-*a`{{h%ga{sw)YuRTTnHs!BX
zpCbSKd#|oN^~v(^eOK2R<4N+@Dd{f{$!~oB)%DB&{Rwh+O559mC&*u-{MsEi%dh+Z
zz3=aOyu9|CwBG-fDnCg1ii9fP`9WHq9`ZOj{h_Ptf0*1Pf0!~qd#wEU-=g*GA8(X@
zK>6a<jq)%2HZ6}&dW?MXVOpNw{Al?vDFdInL4MJUwx2&z<m^Xic|2C+-=cie^ByHX
z`gdq~v>z#di}D*^dW8Jy-@UqKvX79PzenrSBOfmRA?0&l`7rtMzfbGu?>$uh4&@*J
z(?jIf`~kJ!`a|UUAJXf(1<AiddG^*z`Gz^QqjMpDmGbpJmgRdtO0Vx!mJ@$;b^XN`
zNb<WW|LZq~^6?*2yZ`OE{AtQZ70%_Se2kXwM-Sw0Q@-_8qI}=~q3zK8Oiq5B_DlbA
zD!-HRzqU{1y=z(?ZtKe*rF_UQ_2fqp+CO~$ME+~a*M?5yXMW=9`hDle@;_5P_@b`-
z@=wxoG8N?TpIlwX{3H1-l-rdfx%#QA>qp#lDE~U;9j`r*_db1f{pyc(<lmwE)qmZW
z&mX+H{y%&B@+T<2{LDT1QJ=ZG{&#Cv{yb&g<>kjaSJ#IzUj8EG4HrA|Q$I`3bMLnN
zx0DZjXiL8BPp_`u@%2sFr~IATru@v$(R%Xu4f$)7-!RtY+dohHvFkPYA1F)zkCXL3
zqy6zAC;vU=!=K%jZ~X%8U*6S{|Az9OziP@)`g7XOC7SYIQ2xq88uE=Ut*?{1{2-<C
z;hK#8;_CYEzEzb!O8Na}RX+Yp+TK5jl|MkqzPTc={S|G;|D-Ixo$~TOOLFF~X?^RK
z<kwI>YgCk1l=uE>LB8vYw0!^HyzEoHJ)M`I@PBDNet1s)H0At$Mn3xzeZSwy%2P`3
z+Znm)QTuWk`3;o+{*<)5qKv#HB|rCXuC5CYCgm?uuKjmHe(0C4u8(>N`NNdb^W$>;
zE7Wek4&~QVKKXBA@((C)XJYcLe@oltM@8iaDerqAA|L%7y|2F?mMu#2yCE6;J*}S`
zA^EwK@4Y1`e}VGDZw<)3uU=h$)B*B4C|~>IA4~s3`Sut5k950F$3I{BFX=(bKf2*Z
z((XUd{_zk0LwXbCm$z2Z_b9*p3;!<N^ffyE2>ej`FlBW7uTu8w^z;Ay_ocfjxf_?#
zpHX)H=%1ziZ_sv(|DI$}KJ0D(Bz=?erto*9hkWzuTDxZ<{R-tX{clMt$~$lRrgZbS
zXubT{*QF0p-naKPDe{lBoLRo~bV?)oRq6LB-|~{blhO;?zkKa0(z7Vvp?+EVDCN69
z?n&8i)Bd*eCFu^z_x<u0r8(sX;9pD0?_6Df@TGq#-A4Ia-*BamP=5I4KbM04M8`4Y
z&!i{(gomG(e&Z*6*PlxN_7f&PD?RMHG~eVi($7==*0(+_`IH}g;-{p8@6q#q@{`hi
zl<yNhAw5X>o_AkM`G2PMA@y<T>6Guh?_<*YDc`pEBkB8;Z+-GdrSpHG<El^nq4a9X
z*B$?X^rw_p_U}o#B^^g)epk{cU-XKPNbjb6-giDMeVy`|+HXtz_o=-e{E&1P<>PuE
zlxCEV{Phn=|4Jz_Q>p)htLx(j-Y30`a_76hA<Zcpx4cJMQRbXqlf-|e<?Pg!UPk#J
z?|HZM2bAB<{fhK&lwZAir_}v7+Wvj-9n#&DpL&`l{U+rfeD-b9w<zC#_Dj;*52>Bs
z`wP<3DBn={dFhuZ?|YRgeSz}MfB88n`tNjn`t+ZbE+}vK+?%9(DaFAXr4Lc=yx)+%
zMp-VsUaI`RtLyM<UMt;5`Ge(aBux3$+g>gGF6HMxkEL%>-gEB*61$?~w8!5sJ(_a!
zU?Sa5`Csr}=|hx%^^F%vU!nX>a<`QH58AK3>-o}v^2w8t^jymQCq7&HMamx^-7bBC
z@~@K5kiJLxzJGk0RQ*rdkNk-yJ)H8!Uwx8vH)Zqwo29o?{>zgeCw+pF9N#E?o6^kO
zAmx5^b*+Er5t2xG^x#9K+bI9%*Dj@>q5S+SCFwUQfBC5c=?j#j{;Bi>%6{%dD*xBj
zb?|#f(tz>{PDgqg<uCunuJlUEXX9<@-IT(u8`8%qe{{x4e^2@8LR0#0%D4PWRjU6t
zz2BcJO9RUF_ZOt6P=4ptjPzp4-@Pp@y@m4r^Mv$4%7>L>(u0(VAA}^I@-O}jNdHMG
zJmE*f!vD~AIq}2cKIILc{O94rD8Kmf#qbtNz5BJ{nDU<%Um3oR@?QIk!*^2t_$hxr
zoKYIt&kjFDnfuHqhaTlS9{AYsJCtjue=z)S%IWt$Jk0!<+U30;7`7>Y|JL^m1<GOZ
zSB96ApZMI{hBr|@@-^o0>6D*4f8+4^l<E&&Gn`O<;0gB+UrYIsPu@LzE9FPKw-4V%
zN$e*L-%t5q_J-j{C_n#zH2h=AzxdwK@Kcmux^-jtdCISRt~~r}O8-1D{0ik~p75jd
zf1v#H?$^%$k@Ab#&z^sm@^8QQ;q&iPe(iH_JOANN_CMkN^A+XaWN$eC5#`rES3du5
z$}eX>JNPl>SF$$@0KnG}0EPh|$O4e(00{E{6a@gHA^>Fs08{{ARR9ti05u(e)Chpa
z7=X+KfEK3v4S*OEpr8d%-UcW<1*kX!C^`qIOaOuoK&%T;!UL%01C&|-)K~(PSpn1n
z0RUkDGfV&n*#ORS0UYK7xF`g0R1DxU3Sg)NFslY|LJQ!U9>A$l05`?~oS6i03kMK1
z0)#OGBxnUl-VTuPG(d{80Ex~6q)Y+?IswAE0g~_nq~-@mY7rofWq@Q>0n!3N`u;(X
zV}c;W20?)ff(Rc3B_Rl6Vh~hN5X6-rsH#Db)PkU{2SIui1kG^}WG6w;#z72?Aj+9R
z6taS-U<XlT8bqa85XI&}R3SkWcY>(u22s)rqPibM=|vDVmqC<W1yLJ>5QHI|V?sE@
zhH!zSUwX}la7hT^m>9wp6vA;OgsW-@C$$i+>mi&Tg>Z8m!r4g(w{eI-BSdm$h=i;V
zDcB(rnTAMd79z2Eh*U_3#GMeSx*?MELZt48NO}<>&1HyWS0T~{VZgvJWSB6>v0<3!
zXqpehq7a5rF$~Kn451Q+tQv+1EevaV7^X&H*cgXlW)g-i90sfrRv0r3s#aLZ+cfVq
ztQ2QqB{~l)WfE4P6INI^tR%d!QuD(~Y7tf%%dnDJg_RbFAO=PZhKZmY8!_@+L}B=d
zQ4}IZRE!v96fvL@F<3QXB(#W8(<4S|6fqj(h>@8@j24a{)`&Qa89`Mm;^gg!!cHSj
zaTal+^N3R>5eGUEhjk-P!izXHKjNeo5vQ??IGI(%X@MwaU=-$<D9*7_Sm2@t!$)CB
zh{Bi{g%uQqaU}|?Y7{25D6H#Im>xx8a~y@)Nffqm6thND$(d1HwW3PFjvDMVs+49?
zB{q*L6%tkAPE@J7Q6=d`mAW5Q(u=6lTt=1bDyp<Wj4&`}<d_)Au`#2-#T<r@86_cR
z#Kf3UK`|q)#EhyMGm=`&sOvE!J&GC4am>h0Vn!Rs2y4WgoEalkE9MmJn8QwEPH7f%
zV)K|&Au%WJ#GI-dbCO=nsrxY}y@)x@Wz5O0Von><ThBlQS;*u$2y#4RiUPzr5i(^3
zGOP-jga(<K4w=*lGL120G84$OFa!w$s*DLi(t>K<hA=UOYH<c(at_rpp~pE;WnHKy
zJgC-usHPTBZ7iXhSwXc0<0iwzah#2tc`gpBeB3Mwaa<MSW*NmnQi+?a8aESK+^p$w
zGc}5vjd9$}OyXt>$5FzFyNnq}Nh|K=?YNSd#@*s9t|aGiw@l({!il@A8+Q|4+^zX>
zH?@enjb+@;tm1A9CYT(XU<zCU<@f|s5)vdQCYXwnV5(|@NoonEt|yrED8V$x2_`#9
zFl{5D=F9|6S_!pa)ATf<mSzbfIZvn+Lbp2!wdy9+q?b_ZenL$z5^8gqP_wIq+J;Fp
z$0p4Jmqb-QX_kZ}sftOnq9o0#nlzJI(yZ%AGd)V0&2iGqPLgKZNV+*QNs?C5E!au5
zI!(HzS<*?)lWxUHx>Yaf*8QZLUL@V-GU;YlNw*DBAP-Y4!=ylgO|f|{1@nB0Eea`E
z5L0X!rI@^uVp%oC6tomu(`lYjifxQjY-W;TTQ~)3MoMGM6sTJ%EpMk_ZJN@GvlOh)
zQ(Bp%n3|K)SU1Jgy_8n-={XiDt+7mLnN><_fi%j)w8b!KRAAFqo=YovK5Z3+v{De$
zRvD$$yppz9HLVu3v{lp7T7Hza8soH;nWU{2PNSNU_82pb>Q>sz+i9gXO?$;zTB*;|
zUYVrTnv?ceH?7vav{&=fT5XZ`8q2hoS*5)e$lyH8usJ4!3v7lha2X@dXV{XEF$!Xa
zt)PsVS2Ao>&6ou(!`AhTl^<o;<~YM<CmFVlGq`4Cw49m2bt|J4?2J*HX0*~QW7Ovv
ztwJ(p&B<t0H)Gblj8^wER&9~dn#+uqU1hX3$dWwFS~(_53T)OYa9JnMXRVTubqZqE
zs-Uc!SF%=B&AJ6GYt{9vmmg)V<~VC*Ct0hFv!rHZy_}gPbt~%??5tCpX1&rZ>(u92
zuR^kJ&B=OIH|y5DtXKE5UTu-}noF8qWxY0JI9izz!!lf+XSkxk7>vkpWyFA-!f>q0
zpq$2VHJyR^5yLgcjFF!(TnjTGZ_sTfgYp)m=WTlYl+lYbnw~RynJ}Q>FgoipsNgYr
z&1cyBg3%jG#>%f4y#;ezp2^YnJ7?#)9Ax>NT@-Q#E9UI7lCxPYXV>%`tc`MZW1KT;
zlbqe6Jzn0(v3WD6=B=Ecw{t8z&H2Sy&SK{|zf5vW!O8ion^Oy3&ae47wzkOmjb+ZN
zt#W<~<N*uwkY)0SW%FEt%X2KB=So6eXT>~ML3vPB@?2HTqpFtY>N-u2@?3MAck+`w
z*T#8JGxD%z=26Yc>jnDBYty`5n&tJ{Jg-+s9@L$@UUl=R?&bBmPtUQ)>&+!iukv~u
z6c`p3Se7ZMEL*S(TtQ*^f?W~{4l5Sy3Mw#FrC?Xpf?CxIc3m$hwNb%tjtfq0Qn1^&
zz|@QaTQdu4%_{ix3>rHv_@!CFW9J3GLJCaXDfm^lK+Af;uloh9wkY_`Wx=bh3Vs_F
zxgt{pCALVfxd=;QkuM{<t`vDzEixso$k%kbZ&c(P<04y{6!{h|f`(D#8fFnRts>X7
zi?A`J`)5VioEJxBQe+xVam2bsrs)+&HNVI<7R6CxS!A25;;02nT!|^65?j(~if8!}
z-w;YlNi0pvN@>b!rD;ts@wHKD+8ERHq%>{e5^5MFy<wJ6(<<pryQDOxrBP#6QkwJ9
zqD)F^!znFTx1=_`(xT><w8o;eXe>)wb5&ZjKp8Y(88(<QYOrOc!IilNU#9O{)*E7(
zub?t$DrLT^mQhnH^L4$<HAiK>IWFtXNttisGHw`UyJ41b(<<9dyKFS3<!NJ9Hk$MD
zs6xtS!zqudZrN;l<x$-)Ta86|)LfRW=Bhkug9_7t6}G`t)COD88eC<>@|96Ts4Q5q
zGOeHr(^M+cs#;N-T4h?-E2G+|GHs44i`t|zZQ}}Q7!|)^R!GyT_)WXwG^UkBV^(pR
z^U9(^DsIE6EUIqBZF-eO-LH6!MP<=kR=nn_vS_oc&I+u;imcwySfMszg~pg=YZF#z
zVV0I*7S>D_)Gb!8+AJ-@EMJ?kTz$^!O~NuYhvs!zrtY!hnoo~ku;a#()oLqt+=5lE
z%2xFnUxiJfYE;Fl(NwBjU8~M&dKK13)mdX)HR_Y<tc9znW>l4$Sw(fLs@H9L+_cIz
zXEZ&pT1`?_Yfe?Gxm8+TtIL{SW$TOTvazgM^;LD*5^LjzRuk%@n$R5A*!rX<w9Oi+
zSv99NtNFEgZ9&&?-KiOMw?^t-ZCv+jc70JBH|g2xtJ=8D*OjJNcbZCFuWR*LeN>+{
z$91PZsn6PGozyLwp4PSItnSz6b+75wm-R(`*<96^ZP?%%Y(r>>jZs5s=nbtgZcG|t
z3pYT^XmBmF0oqoBYugRjnl|{>tO48e2Hz$PrsXt*mfK+3UPEa64YswQ$1NLdd)1h<
zV3TXIO`$0^r%k1)H?`)tIcoClNps%9P1G`)ddqC0w$;?zc2j9ho1@mOskG<KQJXZ?
zmeU-!+@{+0n&Y<L)LM(?q_u2n?NxKtf-SDawuF|_(py?<+?uq+w$ZX%bOhA4T6TNZ
zGTQUjv`y%`L(^`{Y<sO)+o$^$bo;VpwO6f48@9PN+ZNhNTW@RaaeLC9w~e;lHru3a
zwf*+2?a(a?y7b##o7#$MK?WeeQccGJ40wQp0w6#HRLuYoPyh(200lIFLOQ^K5x}7_
zAb|-WAxw`o01TQmj|G&VP193g1ZThjbKnFCfB^@<kPDQ62b7QxjKBgIp(StvE8v7+
zfC(}I6kr2tkPCniA25SLKnaKeH>d=dkQPuwdcX{f0%m9&a08Qo8=@L8Xav}x8K4?0
zpat!K5}XFC;4Gko<^eBA=((H#8*=HfUO)@^G|wVng_bnE3V0zH<bq5P1=*k;<b!rl
zpcI2X-2y^NkPE3)+i5{Pq|@{$Xoto$Jqh|DgXT4ZnCd<|Gz%J`d2kUVblnN^Avb7-
zyx=J0(|wEJG_(v_p;d4Zf+3Fn3=X1NPY>}SBP39YRJkdXT4)>^g=V2iXi4|jq5su%
zKHcJk=Ai{$`XP_*gFn4D3i!!A;(-b{N)c#40191>=u)T4F`)O6VF2J*00fTS7oO^S
z0f2Q8fMY~;KE01c6@X0*fSykE{)p=RF#y{W08TLgRM!L61c0{y5N)der&RyX0N9%Y
za8BqvfJ5g2TmU*A0FqDV0~T~XU<ttC3V;g`0AUzFRM#Vp4IqJ|_lOUmybwU^VgMbZ
z017JsR8#|KQwyM;9zfAi0F}o9v^@!+Q~Xn1k61H+cq@QJJAe|?0IJObXm1`s=Olnq
zP5?FB0P1)FB>4f9Sp-mP89;}t0J;D_)%BQRf|z52Sm1(~-dmg(f_PmF;$sxVVI_!*
zY7lQ~LEO`WI64aA@;HdMCqaCQf2!*-YX&iI1+i!cabg<8wOJ7F&4c)y1aZm<;)WZ<
z9WRI_KZrAnAZ{&#_;3}(7a#;uFhm$8L^w7?1TKVAe2C<Q5Lp*P<QRoWSP7A$8X}uo
zi1hRjiH<^~JPwiVNr;@{|JC)Z86vzDBBC84iD`(`W+AdS50P^cA}J?C8g7VmybzK6
z5Xme;q_qr@!&Qh}K&t1dre9;jpv#3piVuT=5C$7!7@VLmh$vxDQo~?N3xmEM2C-2X
zRK{VjGYNw;90qZN>UlE^cC9cN*kO>IhCzK62K)0c7?LnZJ7Lgt!{ERR1KAIQ>>>=>
z%P=@vg~27HTAu3pH8z5}Tm+=~2r38>v>`^&i4s92HG;OZ2<qz*6dOfQWgI~}lL$J)
z5fnG5jyEG{*NUKl9YM)y1l4B|v_FraA&H>06G2Tkf)2b0lKlwEE+VMCjG&`c1YLqC
zolBuQo{8c$Hj2Aklt4a;3qllch*5lkqKImFTvDTWON-*Z9>uXy6j#Pkyfca7GaSWn
zgX(xQig&Fj9@tTwoJMhd7RCGXC?1k1PCHTDbffsdi(=W2;_M=d+si0ET1D|Ch@lju
zI-ZG<H8w`NT#Tgn7%2!bvLVLE35ub#5+fxwMz*vV>FY5P8^uUv93wlE7&*f+5;v%h
zH)CYiijjdGBgtuu)MqiWKaY_iiIKDuBTY9(4!jtV{TRtEVx+x{k)u_NT+#~9Ku85W
zgd7W@z(LIL5atC4*F^}A5!Lq!ghds?O%1}HPIdkW!txlx?FodZm>z3D$eIxH7KEbx
zQ%w(RGYI$Q5S|kVQx1d;7s8GQq2xoDSwPrYLU_1>@B+j^k<OM-U9WI#ToJf9F7k0D
zFT|B~F|Hh=I31tH=`T3Pl}#<K^z=9`jp9mq99Om{ape@pVbO>ytQl8$E3Sz4Pj$Ug
zo5hvAd0aUsaV6!%m4+KvI$m6n{J4@?#Ff@Et{kr7$^}RO7A6daNf;cPFa$1vSw3Op
zg@my#CX8d0pqe0I6xD>WsU?h_p1{>n!YGdu#`Yv(oZ<vzjfBCP34^y1hG^6DG-1?c
z31e@bFwRNBNI40k;U<iZmoOwhVPqBwqqR&JhpU8f0g`mAnsgW@>2Pe)5x697@JS~x
zB%O6J=^UdZ9jhjtqMCFzwWQP2lejrbI^}WF*`6ewQ=EhiBk8ba(&4S7Bic!$F-_9(
zQPSC)C!KSWbW%>zX}C$J<0T!*Pdb@J(rGP|&fzNQT!0i}V2aLVrQjNyf?X~}7@lf>
zs{c2{6g)vGlv7f$q^97OmV$jfMRKDQtc+7|XOe<vIHfQ~3RcY&+_h40V5b~rO11wi
z1^4GEI3y{Uc2cnErr?2>g0i22*+mMrmnnF(O2JF2|BEoK<e0Rw#-^1nmnKD?YJaN#
zH^j7Zg3_p@q?MAIR<^XX($~|ZG)gO#aa!4#q?I$AR*FVishVkJ*Gek`JM9#wRQu1;
z%Kkj93<*8fNh?h^tsHo1MfTH5c9B-v%d~Q|N-LKjgIJiMb7>i4jm;QcE<;$JYJaN#
zH^hu_f-<P8WQ>xUF}Adf(bqGiI?5Q8amLu0WQ;SMQCK5mRLzXBYh{dqouPASRQt~|
z#{N8G3`s_*IvJzsW{d+bW5|BS$SyKQdzmqgRvF_GWKjcV9jgDGH8$&Xxh!e$RQpr?
zzaeIw6O=_wCF_*bth1$MoxYwW%~95=jI++pB<q~vtkN*DPSwmhyH?g2*jcABrP_a%
zb@u03XGpS2)5$tbH|rdDSx5G1dXaV7%dB&>$~u>HK)})3|C2wC&H@P>gE^jI@&d!G
ziwtv&7_g==Oi^W+O^soCI)m3n3{xI6%=Uy~PB8;HgJD>cVR(ySM4K_VDZ|ue46`?9
zm~+CwHHTpuF2i&@hLL>6SX(emYsoN&D~7oMIj~7f-zJk&IX0&XTn=yYRNo6ZbzRJ<
z$0!H3l$=^rbLys+Q+s+2Z;f(ld7M+XCpq;L=isK1Q&}^o@>Wh2?VPbW&8f9nPTia5
z)N_)9TTV`GxH+}s<y6Vf8C#2-+FIt+!&Oeb0C~W}Ji{}2lcO^W0++`;pEvVD-dq>+
z<}u2HT_tZ8)x5c><;|X+$GfAvSsv%j?MdD|#d*jZd6PBsCU50U(aszEG;h{sd2?@`
zH_u5P?mBt1;pWYbmp3IpZ|pAeW^0)@4_A5f0u(?87MKoGa5=W%3S0qq_=4FH3hugC
zaF0;|94H01s21E!t>E_b0zMcO-14~KZchsCDK5Z{QE*wa;PO_%743r2nHJpItl;j=
z3+_27zyqh?Hr#^S@d~cw7mR~N!EG%I?%}H7UVtLvU{U3mBD2O8nJ!l(9A9)fp~!5A
zMdkz*(V9Z%2I&02mR4l?dXcP+icDo(WOgP+<_s4V&L}cfv&igPMP^_Z9d24=>a!xV
zKQA&vQdHI)Iyc}JnFFuL$bQjTTNIi0vdA2*iuAX-OK208)J^&hYivpFawW3Km)uRE
zq;7~M^#qmBmQqrG^4ii$YF{srtx-v>j7#dyq@<qVlCo)()T&uhcde2-uuIP7w4~N&
zC3SyZQir6ZY&mqEz%8i<UP+bxlC!lasqJM+JzAC2OHf8UEUP?IHrLp)+2zWF=gTfH
zl+6vXY@VPp+EvQxu39#?w6fXP%Vc*{HY?+@xicx7XSl5JM%k>IWpmdmn*+P-@YAwc
zpOwx1dD$G2va;*Yc>=d=9(ZL__RG%hqHMO8W%FoNHZMU1bznv9Fco)=t+-vTLOOiK
z?FbcjL#((bsDciZih7_{+%2u*_Vo%m7**WLxZ>_iD()GsC>^8XR?UjLYgOEVU2!_o
zid&ym-2HjQ9g>Q2;Lv#jx8fdn6<78v&cUMMwwD$6XjO49sbCWz%Lok1axBXV9E$~>
zH3flX*F}~+Ml9$mEYqbkR+}2j_H-6^N37YU^9kD%mOaHR6byQt$+En~vZBoz!j#S*
z%vg4B&a&r(g<Xeb8!pRsJeHMw*61!+wzXv0!xhV3fGX(0D$`@C8pl>Ofve&kUp0F|
zRa+OU+A*qvzEWlSYE|3Rs#;I4;{K>=_QzFids5X-aTWHAD%&%w8gErK(XJZ3DV<Z8
zRkgi&RXZnD*r#(04Y#Uwys9SoRinSCYOQ5eJ6u(@3s3_htkEgYn#Hj-OW<l)<ZGrV
z)U0)}W*ws%7$`MnKxf=GwVKt_Yj`lKnS*i7+Md*`Q(S|hQDa53X7N_d678BHPAO+K
zYj0k&&PfdpoSM~eYgWgrS(0Bf28){2TGp(?Rn58pbs)hyBQbT4W9y#4)v?6aO-ZPG
z>tfwIMs*-7bw*a}-lkUfdU_qpqq-@N>)!UH?w#T~l#DtnnRSo1>YixV4QX1pq*>kD
zo7cT_Qirlr_Zn{9>v(lf^6Q4YsC%tt-8)>>y$jGl0&J)P(_q)w2HWKtMBp2)AT-zw
zvB9382I?vewW~JREv>=!^#<vV8g6&oV0R`B_6#=^!DwiL*<g3A20O4DjxcR_!mPpW
z&l~KJG?cE>V4H4(J@6W=>^Ge5g3g018|=}l!CrzU>cOVkW189;+tj*Tll1te+Y_4F
zhS=0jP!si)rrKAV+LqST`g)V}M@_dsZfZM|rgny#O3!F&J+rCpT1{<WH=W+J>Gft!
zZGYa>hNP+V9eSMG)DFC+Ci_jNzo2s^%cgd;YHF9Dg+$m=MW$t~u`R31wTQ^KTv2FQ
z8)C~kK`k^;TIxV;SzB7m>gz2s7`5ENxMl53TGknEDWcKRM6+e>S}ki}w;XZW^2Axo
z+Ml<qA!#WCr=<<tmUZB@EZJ{4g9V*qS+=aBRm-{rZ6v|AD$$vuHMZ?_xi*pbwkrv3
zZ$oT*C#a2NrLD?zwr5Lgdwso4<Wbv|$8B$C()P}9Tak>mCYfz-*J^tMyX{ERwkOTn
z-u}Gp4M|&(owg>sZSTNqd$Qkl<OSuj?H#S!-X-KP$8a3Sa-6_(m=`#1UF5i9#L<4A
zBb>@{n;OUUbdK2^afBap-1dayP7MwVCdcs>$B8xvg(-){8OQC-IqsZrw9n^=;Bs8Y
z<2cFZV0Xb0amjIqD~`JWYqZZ_!)weMv&pXM0=LF(@@sfkSku?VHT@W^(LR5Ttf_1I
zrnaW{^fh&Jv_^KvYx?$NO+UqJw9j9|U2{$6tu<Y=*I;kDh6l4XeQ&;|pOZD(=dY2j
zyQX)%HC^)8V1Kbj2Fo@5aJ8mifOXpDtz&^%hXT893*0&*@aqOItlR72x_yk+k)W&-
zL0z{uwRO9vudBjn-QmaU_V#4mKE>;tV5}R0xo-2;x-Hu4tT0_S#M!#NH($5U$+|8$
z>yF^A+Z}J+mi%?LyI6O`<+^>iTDLF22I#^K++{Xkm)-CMZiDIa8^*4%!FI(B{}^r1
zI=4Z(>W06mZTLNXL+y?>oZaz;zdhOTPw@u3X>1r>bHnGY4PUf3*xq!*7|b^Oz4?ZJ
zPBz#rXT#~b8-B;z@FjnP?JqW*!E(btTy6Lla1(Dbo7^V5$#wZn+z~dJuDHpapiOG`
zO|q$Oa$DLa*Vi|ht<fgwj5oQR$tHJZY~r4|$?aO3+`!&cgy|-hW}Dppe3KiJO=|N^
z(sMVt18<X){Y|C2*d)?&lRH{%a+h!mZ!ufk7Q3Z)`7L}PY^hywOFvPz$d<aLZ)sb4
zf3!so##{Q%WJ^CYws7Cv(s!*bePC}Xz3CQ~XIuLId`llXTcq!9=?C7HF8f<bf3Zd6
z<(7W5+R`t<HtkQgagW)CJ$Bpfa@$Og-!?kJHro@o?Gv<(ddfEGsoP3V+qV1qw%QwQ
zJDu^iy))Ui&+s<aGq#PMxoz)S+xEcT)`aP{A<ee!{rR>%B-?t=*>-yFwte7j+p@o{
zbr;)?wA{9jR@?R^*a3aGgZs=5?6W(5m)l|b{El%T?67@t$3H<kv_0D)eRW6aYdd~l
z-%<Oc9p_-Y<L^v%{4>16^^F~)Z|?ZJ){Z~0ceLJg$B<_`{{DQ&ACeut@9a2zcgH{Q
zc6{02(fW%WM_%suN2?wG67qET&SReCd4cCmx-fW==Z_H&IttHqR33LUp6}^A?2LGq
zAM-|M!t<vFZweOAi#9!O%A4Yh=lAA3e@=L&<M6KF@_fhRdCBM5&VqNvCC?wOc>V(H
z((&sq>@d4bhus|s+%DJQcg<a4*A>Lw(J|UZ9c5SVsJo=2?T&i-uF@Ipy1V0Dr!(0d
zo#I{GF?P+axyyH~-H~YT^1bP<IhgH^_U5~zbF!;;oL#r;?v6U%?nv@?wa#MK9V~Z8
zhpXMu1=yqg_Z}xQdst-mrUJJIMShPLg*`(Q_ol~a4@k-$C#ic_()Ol3eGf{bJzg5`
z8Pa5LdW!cL(b%&DbI%m5y{TyLvEp=(_TTh>zBfH5dyM4ld4jt)?Ra}r$=_q8#hxcF
z_oj!dz3Bzmr~SviE;9Q>WcL>Wx37r&{zw$|9Z}q09HV_CDf_yl?h{GdU-a~SMH=mo
zr18EZP4*Y3cwZHbeXDEkyP~zf5bb?UobFqL*}f;v_ZR16UzMDFuj}qFI^O<5^7l1q
zvF{C*`-{WX{^A05xDM079k#=F`3}_$9kVNT_!HEjx}n1zs2zNub@;yCfd`|G+ZlI^
zgGq-!GdgC^>hJ@*GZLm9Q<`-~;=IETNryRbI&RPH@CROpm;DZVu;{qbvcn&(I{YO(
z;0~Are83)zy8MB8ARM?|@nCeK9Owt?0XfhPM*Y!&doVt54kibqGvmPQTL+_oeK6`x
z4@`M>Fp}m6qoH%)_Pv9V?9=><16N)ijE+_Zqf2lI2Jny@Fo$@+9!|U5Asq0B{6IJ~
z2IArL1Rc`x5RGkC53#HrPW$>Hlt+iWJU%q!$>H=2A2I{u(CV3o=D<3f4(vmAFg>K>
zp+jphKb#K9AtO77Ue7%=W$$n*`-iN&IP|3D;q+*AIK2c%XaJA&0dqtK?9rmj9Vr9;
zXfzOxoPl_>I6+6WKR(iB^@zyY(W0*(De~xOB#)0Ad2+Nk!$<1CII{ZYkvp)C76bc8
z8%&QZd3NLt=0}SmIZ|ck$m_dDuIwExWdBH$7e}-|rvIy>#U(2Uf+z^bNB~_$fL%H=
z>uQ3~(*>?O68P>|V0#lmI5h-YuxQq)V2d-s5a)t$P6XU_1Yd9kv+D_h<O@c3A^74_
zFa|3@xBy++Hg;i;=`uaG%l5b~*Q2GTCv=6L*c~6EE*)!kVPEYseXTq0>0Pc*?{a_K
z)q0ce_!M_>&*<7+T3dTocP!dnqc`o^gIU**=H2l*>EgcA^}BA@?0em@<adq!qU#Tq
zT|-`V#~0w3*41MyGRIJ4j}4JKW<>s&j<t_jQ9Pa<qhlm0$3#?*6;V5$_4H#^938vj
z_*fGs$Foy>%!$UaEt<!?XdTZ)`<Pz;@l>20)4F;*J157w=p6f^dpr`o<C)|ikHy9D
zLR=nOgVpiu0-VsYb%F=X2^_E|#(+Cv2K<RR5Kh>Ecw!CE2_5U5kb!!l478JFPd`xy
zqZ2yTJJAM{ljSKs;ReQuJupxBfpxMJ?GvjvJ(&(>CzdonS)P*<ec+t<1NUS!@J^PJ
ze`56)CyT-I#FAGh%L}$g?c8Grs7LMGqjv65JNJaX-lKNzQ9Jk8{-h_I89lpa^@PE+
zXG^o5BhGumko2f+dw$RDQQP(e+3!)?_IzpCa|WxPaLM+CzS!3WT7TT1^v7pL-|k!e
z@nG7w<yqg6=Kb-|>HB@JKb9ALUtabddDS0Zf>WwLPO-$CLWw;!B<_@v_*1GsPFYDj
zwIp;(+pkk1si%shojQ_!s!F3%R~nyc(&Th@hEF-kps~~DDKA;4vw?joNYm4)G&`m3
z*Xe9XPIbvS^(FUoBzdPZ**_gii_?X)JoN^v)7d3B12R0rGIIuH_RNsEGe+jmOj$T%
zW%10C(HX68XGB)d6j?iSWc^H)M`v{Wd#1^gv*j5+<7DH^md!I>w$7FV`%I9hXH$80
z=1KFj<&d1|vUBFk?%7E8&X%%&Mz8;DAurEpeLGuTilQYVk!m~<4yXzkXd*k%MQ$(>
z`N3Ee1{2YeXbBVNqIgb3Ja9x~;ELwJ6Ge%Ryau#%i7QdOSc=mD7*Jadpu`Lqi5;*K
zH{c|Gz)QkFki>x~p#hMU0hHANBWnXz)(4zC8ql_DAjp$}C*c8>jDaDU15>gFmPAJ%
z5-nYW`CxKB8%!lKz_K$iWOqQ@uE9j2qXU_iuEA<BxmXUSGCXJKi#un}1-iuN{JBX}
z_PKaIJ4feWsGKuH^_&}O=fY4w$HURNIUJwcLwfe1LGxKO-<1B7b2xO)*`a&R554ob
z<ewYE#kn<Ho==CX^Z5lBf(tlgE|?*A!48EBZiwl30ht#9{my@JIJ-bYaH$NLOLfRy
zYD3{tAL7f=(7YTE?aRq<c8Q1Z!Wgm_=8(UzhT?@iG%lt?>tZ&XUd)H{3o?Y4&XB!y
zhy0~CTuJ`WxLgda%jIx-xf-r6M2VJ5iP}=4wv?zXC2C8F+ESvnl&CEwOQt1InoF|_
zB2k-3)MgU3nIy`-L~SN5>1!&lB=J&|EqNk)GA%LkT%KLhk|Dzje6f-zmkcF)VO(&O
z`~|%}niemt3v@xR?}EEj=`R&%7xtxo0WU`v{N?z<xSU)}FO3VE=9*rR3+8fqF}rXs
zgiH6ry!0++m;MENxwsH7mlxJ0yu_EQi}@u($zB?l93_8gUJ5iVURsyRrAlA=rFJ={
zOL957bZN@JoLnwx4x8qf(%0<Lqw5aczMzEEXUkAOElYi~+)sVIi2C7CSfsJli2CIf
z>X%mm4r>5Mb?ToVQUClHknjXhPZjmk8vuk%03sFuF`N49r_^6R11K^FC`PE?-l2Yb
z7vP8oaLlLv`vvviF9C_H0EvMB2*LoQzIYgB12D?b_-vl~)u}H&EC!S)qP}@0U<B2G
z5!M1mR1e_LDBuLg0Vg~OP%jxh)(F6m8GsQh0An`IJEi`3>XVPm14@k0eNMojK6xYJ
z1&o+a(~E#ZeezCZ6>wtoor53<!ZaEn%m$e#NBy;YP^G?kH7o|zD57!N3iZCLK{Koc
z&8Qy4kx|eMj)QJ^5_F?D2*XB@37J7AVg;F)9W=tzpi2GpYGfW%V<ZS84)xJfKYhdt
znlV3UL>57p`sv-sD(J?j|27IkOq2<+VK&4@xe$)>Au}q3w6GY`q9_DnN{ET6AuFtf
ztf)@owMQW{HV%2=Nr-v}LojO4<IE5nu|jOj4jIuY%{L2ak$Fgqkr0eIbh{g}B3{Uf
z`5_~=pj?K$$SUN;U>Jv)Fc)UST$B&vh!EDpVpxx&Fo-H)Bdmt)uokwXdYFlh!bW5q
z_QR8~A2q@_YKFOp73N|#jp3e#acmaWBlEBxBlKKO*oeAeJK}}ym>*`Ni?9(}hW*GY
z?8jh)i!c!!VIzE$kC+i5VnoEqD2gKVS|eOcjo_FTnMU;pq<&i~GL9IrNn{Z<B4*Tz
z@G+YnH;tIF8BNb4qZo-WF(+b0UAoPSOk;k8jV&Vd8tMNkvWT%!Au2}4Q52=;r@mN~
z#$0RBSyYcQ)GteI8D(RW=rU?V?Wh$MV$-M{n?(&8S3QoAC>L|+x*O$VUUU}o>HbA@
z8e2x`xueUN5>sjXv_+SCOpA@_l2Bi(8=J(Ibj_!+(aYF0Hj8<b4qabRLR!ZdTCZ4I
zm$;wSHw6g503wZD`QQ4c()bFOMqHRQ!r~|O&81Nm7MK8!<|1^f4W@LP1$;20oP!13
zLnB-0`hpVv|Kl;Jj036wfGz?sMzpRgG(JP6@fjM8&(HyQ=m>zD#{k?u0pK1?+W~{d
zYnU`%!=mvTHUJNw0`SBc0C&s*cnP6xghS&uTpGXO(fAD?fJZI>c=8f}=d1vDDF^`i
zoCRQ+0N~jG5V-(Q_yEv^02qk@FhK#3Py(Q)2Ed*c0OxuDJbDxWw~Pbe&Pf2=hXWvG
z1VF<KfQ}Uak{tjyP6Oc9SpeKM4}e#Y0LVB2&~gLd&<lVIKLBo81i)>}0JwV<01v<*
zqOll=#$q5Ei-8ayM5+)(x)?-bC5ZBB5Up!LbgT!_Lq|b$^EilZp9Il8IEZLHMnyA-
zHmxA)*+KO1X%Ibe7DRW<gXkqBh@wsqmE9oP_JZit528mdg6PT1AbQR!h+Yaph(2F|
zSSEycHiSejgcLr6G$DjWVhBx82qlyds;MEgr-jhD9zu^Eh0rbI5V~^`LigbiN*N*4
zFhi(gg^*;2(2dg&x^)&pcg;iS6(oc*P6)N!5IXci=)w=7n-(E-+cJdiUWL#DFpTN5
z6_{hgSm44K@nNhAVXTW`JXXRuuZHou7RJYV7(a9r#y5|{`1VN{-(!Sv(G25FD~x+~
z7(aX(#!sAu@g4IpehHy<+zI2d8^+sS7@zuK{K!QZKY1C(&sl}>OF;xf7{M$P!8{wm
zA{W65AHkXs!6Pw(Cn$mwN(9%`2;S2o_*{?RM~@=-mT?5%If>x=a0I7}2yU1W+_559
zvLpD$X$0Roi{QKF5&Q}g!5JrlTW$m&di1;2{RqBk5y7`DBlzxB1U~?ygkhqDW1~di
zq6G0#q6$%>i%~LGq9m_I$+{LL$9j}JbQC2wkE7)FNtE1UL`l(%l1(d0dUljNd>SQB
zoJGkU^C)?V6D4IgO18ZyIrXFDk&7sK@-j-Evx<_Jf*64?Mp!0Bcs52vE=CkSMl>Nt
zMq-RiP>dv$7^$f-vZuw!xgH~r9>vHl;~2Sf5+nCv8mD2zNW+Ygjuj)49V0hRW8~IZ
zjNCPkkynry$v836a%1Gsi;)XIMs8Zf$Zg9QxqB5O4?r4M!9cLaLeS+PcnA-{;{^zw
zDMIif1%iSK!G;FGi4MWTMi4w<48gM|5WLucpkzX@WkJxlA$Y_Tf+x)&c=jBEdmRWW
zE(ALs1ZO@3k6J+RlqCeuT|w|NNS~Kr;$WAJg8>%@H}G-rR3Q$YC&t0cX^aJZb^_GZ
zIM~<XV5rBzV@7fCv~e6fe-a1x<2XnganLm5;J}Il*^Yz9PUGO|vp9IcJPuw-;vnn9
zLEDXkBQFjv{Wy5sA`YIhjDr`h;@}F>XC{~gT4NKa%O%i5_yl^qkU-BA6X-=s0u|H*
z+Rzf{L{FfHjS}by;{<xvB!OORBv8prpe-wb`gQ_6VwyltnkCS)=LvMLlRy<Wfp)wE
zI`b3gQHun6$})kTyGo#!LHf)DlSI305)HT{x`9ukrwU2*JTZx0t|U=iO`?4*iH3R-
zJ!X_dPa7xE^CwAkKTe{wkwi^1i4LqJlI<jV>@<m<K1-q(%#-MqB#E+461CkVI`Wd}
z(odqtEt2RN%OrZ?Dv7RO3ez|WOyejpjibO1;ZykWLJB`qOyL(PDO^xfctcC!6Fr3=
zHcH_qj8pholN5fjk-{Z2g}1B}?%OH+h-nHxX_mszo~Q7=P6}7t6yEVt_{>k?M=etL
zDa#ao?ka^}2Gh98r137B#se;mZ{XATsX`h*PfX*ND`{L;(|BJ?<Ds6$j~S)$)5dB1
z{7D+$Z=`Y4OydJ9jb%HHA3IIsr_a*(1@kn1B}wC~lg4c~jgP!EzVy@haf>v5#xjjx
zxJu(Im?1P)g3wqA@{?GJhwvHlcp*ccDQ3uvlng1T8M2{e$cdgI4;y936UG_xtVxEv
z*vOEQnIT(NhV<<WdBikBo;1slXU{X_UME8;Ziei58FJ=l$fFh+@|0zUJa?5LFN0Z9
zWwK<K&5{9^B{%R{@>C&9o+oC>%N6>}gPJA#T9yp;EP2c*OP)5)lIKsd<bH$3Ntju3
zU}cGHXUSuyS@QH*mb_q|C9ia{r0r(Ok(VWxewI9LktNSqX2}azS#rfNG!BY^G!6nH
zo`H1w1=7hqI9BMh4k`oJH3lB*41DN_fj5sCc>9Eb_ZSQ;nhe~u7}&EJ`0yzMpEzUS
z9dic0#9?6BW#G2Qz*C=rk6bYD$x8-4XT`vm!W{Ly<{;1JpvdK*!snnS<lsom!HGhj
zeNc07Ps_n`JqI5>%E4R4Ie6zJ2k$d-uwmw4$I3y;&cPd}Ie6<V2k)Ba;47RQY`Hmj
z=;h#rpMy6oa`3ig4&J@W!3UVULSq~h8snfKKCh@kUeU$8GFJ1-x|Uat^}O=XQC_)u
zoL6q2<du7jyizpt%BGc9dUjrU_%yFPah6x^nCF$3IC-V)=9O(PubldM<&lfL^5kV+
zdCn@Yyc8A``iz6Zvjs)u3W~xP6ip~7Be9@N6#7hqT2S`1f^x1Glt+&W$}Qu9a_6L=
z+-DS&hFMTLRzZ>Mf^y@upxinuD0j^Z$}60L(sB#Rp;u5Y{DN}RqM+QiEGT!c3d#da
z(csvkA#g<l@kK)wiiR#0jj>uZ*0rK>tQU=kj*7<3<Dzl<q-fk@7L84-X!Pu&@$hN!
z|D)=@{oCZ;2ks+FwvjDaxJjrVcifLV?j%kjopjPqI_ad7u91<Ek&%&+Q6nQGBO@at
z<8$3nzR&M@{)GE}$>fyl^FI1DXGDMEj_9Af5xwY-=+nW7z8Q|_r=k)4Mm(ZFOGflB
z^r+4<qdLcq>O30NMQ&7=@u;rwqq-)J>J@2JpOZ)R9Wtt)RYvvO>Ztxw8`Zz-qdIg9
z`hq#C?^&bzd3#j9>x}BJ-BJCgH>x-MQGF?ZH*&&J{bDq#-;YQ2x5=pfn<;vTEqWLg
zJ%KBF5-xg#FM6s}^v30)w@QlMai!>8QH$Oqt>}F)ir%DI^wzDScfu}u*PNpF#4UQC
z{GvA<6ur%`=$(p+-i^5EJxhw-7rNxJOv&TelE<TxCvqiE#wAbTOP(f{yoyxv=H!yM
zLrUIRrR3dKOWsSZ<bBsm9&`!bf?4wRtde)$E_rvIlK0vzc|X09*YHc;Qc&^^!jg9}
zDtY(glJ_<#dA}K!9%Eq^0I~Ejj-@YSmVU^y^m~b=CuEjhBP@NSu=G`xr5|f7{n23Q
zDU+o)ES5fLv-EX`rJuSi{n=;fnSiCYLY6)qvGmQDrJpA({go-xvuv5(MrHa8SEg^_
zGW~)t)89mB5~MOcFPG_EQl`%-W%`a<reA4g`iBk;gHfgz%`&}jmFWw1nZD<g={Ihf
z{^gbFreCI)gED;>mg!4TnSKzL>32z){=-znF}5PEpo(~mtB99zMSRFt#P?D~oRBNx
z8mWj!N=3Y?R>a3zMf_+~#3{2PZdeuZq+JoOI~DP%TM<9|6>%o0h+APrJRMcUn{h>a
zo>auIOjVp^tKv4Qif6d0cnep>7kpLxCRN3Gxhn3Gs(4PRig(ni_)4paKXhmujH<Y3
zR>gg*DqgUw;ytG-zHzJKFRv;#{i?VeRK>%vDqf1J;)A#<zDug&AEu_moxcuu{`xVl
zreDT2{UKk|-%B-pLaym+q^2J!HT|ku(;sU!{i9LSr_7qZVb%1Lc1^$T)byurP5<oI
z^qHWhZ-q7ebX3!C#x?zUQq#XOb$ynt>)WWVpW*8IEnL@M@OAy0RM+R_y1q;5`Z=Yp
z-%;!OE3K~oFzWiES=aZix_-f~>-U_x{>H8Azr4EM^y~U^P}dK`x_&9D>ks0({w}HO
zf0%{`_x2v#+k3~jhIbh^yoY?ldoMM-3Ay2|k%o7qG`y>7!+WeXypKl1n=%{ThSl&+
z+70iz)9{|U4eztx@MeOBw-q+L(^12_88^J=NyGcfG`(52>20H?cZO?vw{X*Y!8g5c
zQq!B4o8B&Idgqj;cSmh{ue7H3!)SVoX4BiZn%)Jw>D_ah-W#{+{qmdMa?tb+!=`sB
zYI+airuQysdVg5NV1yWfLyQFf=nx(;s)U$v88NGH=YCv4%oP<ek2J)5FyIc}M9jK{
zm=iW)t~rQ#;v(jgkC^EIF`FS`PDO~h5hLbVf|xIGzs|8^43EYbksD)VJjN*e7^6vJ
z%$z*N?2s|$tTM*jR>zo^+8FcQ7-JU9F=o#iW6s-S%w1=UdF_rdKm9RgDHvl8!ZGGz
zG{)SI$C$Ut81tJQm*DPP61Z_m!s8O*$0b!BmsZKRbX*yiuBhYEBW+yzV2n$X=D4(O
zjY}u&ap{^fE<JI_rBD92G#!jfo8h>0DjJt=#N*PlWL)~fOh_C%A@OKJ61fRU#uJjl
zPe__HA<fAX(hixB&MFhqZFNF=sZB`VjR|SNoRIdc3F*8&A>DN*q}T3*^wXb^mVycC
zAe@jcMibKgctU!cOh~`kNdu!vL*OP22~Qe?pEOi?(pV*v#&KoRxS~!PkF-hSgE?ue
zTa(5Kd(yb(Od3zzN#m10X-o%`#%4HaoQfum8}X#^ESWUEFjEG{P8mF!GDL35knxnE
z@Kc5+O&N3Yl(9pmjI+v=aa)}-UTRaucVo&}FsF<?YsxrpPZ@WeDdV*}W&HG~jHO`8
zI0&bVi_w&EKb|t)CR4_5cG|~i+84NKU&7Nq;ir97p7vMCw0~Tg_OGbZ{v&PL|6or0
z>(;b?!k+f8In(|VciR6HO#7SRw0|m^_HV?~{<CD-|H91p96RIlXvP=08DGXTzQWJ=
znl$6j$us^AneopmGyZLL#($~J_}`5gf5Dvb_pBNJyglRJb!Pn6?u`G_pYfN18UG-h
z@h?U*{{48yf1Awszgdo1K^$|8<Cx2sV;=Gx^IqndHNr7R3ddYkIp(p(F&|Bi*|0d~
zq|Gtc9gcbGa?Iy|W41z$IURA#&6s1JCmi#Yon^MsEOUmNWp3eF<^?~?e3NFGd3l!E
zC9}*qWtO?4&N8pGS>}f^%Pg9+%)T|tT(D=Ed(JHL#+_w;`LoP&Fv}c<v&^MvmU$4*
zGVhXE<_|k3t)MyS7&j+f#&gm`eolHX&q-@!PC8QNq^s(j^jMpdKALmVhBYUhwCAMj
z&Ybkros&KXbJA8gC!LPwq?_@a^gNl9zOwVuHky~taP!hFJTJZA=cRA*ytGT^rE|)>
zbVr?+UTO2v4`W_hH0Py#YhJow&rA25dFhQiFa7f8rR88=It=HfOVPaaAfA`rCG*lB
z7VdV@f^m#nFfQW-;~~Fbyq6b@HL_qFDGSC`b-{S7Ef^oo1!KcnFizSF#&u`Gc<L?~
zpMwQsD_k&6M+?Tyc)@s{EEr$eMPnN+8fUmg;}%{tUhs>?H+j+6C5y&6Wzo2!E*h`2
zMdODF_qNuealu|R?m3Ib8+Xz8<u4k`!J=^(E*h7jMdLxdXuL}njX&&?4|lfyF>cAf
zjF<d}{F47(Uh>z-l7FNu`B&8?|FO2@e>9i;4Qt6iX)pQLohARNyX1ckmi(=7$v+(}
z`8VSw|9P_He`Vnw6)pQ`xMlwqUiM$`%l<cc+21A0{yAmYzoRbuue4?VhY9zo*0O)W
zUiR-f%l;d8+5Z(R`-kDOe<@n_AH>W4yJXq_gD@*_n3XVQ36EJ-#_TG=>~RINS5(YC
z(lGnMggaIXvnOoKUUM+}#Kr8V0JEDRW=}<!y%A&fS%TRwaEHpH6;|X{SQ)Rd3ctc?
z@(Q~{R@k%33VT~!VP9%1?00j8-LqEM^Y#jR*I8j-yDRL^06g|^g}oT9u=nE?_HDAl
z{zj{^z^%#>UX=;IDyw8wKCZ0FSJYMck+v#-FjwVuYgImBugce)Rr!g#Dt`)A<;`$a
zJ{7IXH{w<KS+XjBVb^3Ht;r&{Cd+tDR`@kplh@=OvL>HZ*5upjn*35*lfRp5@}9LO
zpSRcKyUv>Y+Fg@>25a&`xF%nW*5v!~n*26dlYgUiQ{dK339p-kUpG~<ZXQ?G%`57<
z`AAzgKUnML347hV=B%4f+;#I)ux@UK>*lFw-MkU6o6nMU^9#FS@@T^pxeZgs8>Yf<
zn3}v{?vM@htg>O=RyWL-+J^bv+%Wg74fDLcVcvB%%-8OQ`7_us55f)eVzgo2k2lP>
z$%gqGZ3Y6j8Ay0DApB;alFi__vKd@aH-ksoX7It<3{Kda!8K<yc;apbpTf=HRJ0k~
zh&O|0$!73{-3oZL6^PtcAmgn-;kN=!-U@ceR&Z9?3T~@g!Aor`_-?{IqO}#Ax3_}3
z&Q|c+-3opNTfsrN6<mzAg8T7S@HW{Bej}be#_{ZB%(D-9o_$Yv_DJE`t18bv*5H9`
zi)T;TJbT^Y*{3egehzu|bi}haW1fAU@a$K#&7R@5*;{y<eZg<D-{5|5mu$1=lx_Bo
zy3M}Qw%H#h+!<Qi>;-$9z2|JRZ`^J6SFp_<hTH6=Xq$ZyZ?o@`ZT1h^k&kgZ@@2du
zKje4h_hd&tQg-C4>W=(a+mSz7JMu|;N51at$WPrJ`E$4<pN@9qoAHkPJb_0g(XM=k
z+m&zOUHJvSD}N)q@;PN!zN7BSue4qHhq){7Tf6cFdsn{a?8<N4UHMnAD<6it@}+23
zeh}}<?~+~l585-2aeL-vyk|b-_ssWX&pcB0%&Y32`B>XCKU#a{Nqf({?(CUQ-97Vj
zxM!Y@_RO2{p7}i4GryvJ^9;9d-opFl3x41HM)u8f%D#C=-8Wxp`{oa8-@IV&oA;c3
z^NqW2{tEWZ!*Jic6z!W2;(ha7vTy!D2f;D!Ah?VVf`|M;@SYq5N6JBPRXqqEYX`wc
z>mWF39|YH(gW#!q5PS{~g45AKa5Fv#o+k&vS9BPh;SPga_%L|E9|qsZVQ@}44DP6h
z!7J@B_+cFe7wp5}o^u$yaSwxE;bCwoIt(7fhrzq#F!;j>NWualyns|9pyP^wuBZZf
zqzUMQC7=_wfUY?Ldg2P`Qz)QQk$`T*0(zDR=nFcAMD7@p@iC<E$B;&jp|i>{bXz@!
zUTVkCck38BZy!T<onz>=dkp;ykD-gvF?2sZhTbN}&~NTIk??Us_~S%Xj*~0uaq>tz
zPCi)2$qD;7x#k=vPu%0=Q+S-5ijI>T@p1AjIZnQyBO-D~M8-!%;g5($j>uW%h}>3>
z$V=^re7BCsdHaamb&kku_lW!qkI2R7h}@5l$lK(I{N_$r5<X!O{)D9}C#);#3G0z|
z!unvJu&y~LtS9aX>r;5bIu)I;Zp0_7XUPfc3p#0u+(}EuCoP3PX=&u7byhiP-BwRp
zFSV1_ck85e-acvFbxvBZ-ILbO@T7GyI%(aHPg-x2lh$wUR4Cz7A>mJjs&Xp4qMiyL
zX{W*u_Nnlib1Hn|o(exjr@|ZYsqk5HD*S>@haz`6l=10M;ZKJeIUSx=PKUSE)8R|)
zbokvm9iF#Ohj*RR;cNGF_%l2mUW`tM_v6#y+vIfkn-kGxETV_Jh~6tAx~huku_mIA
zwur7fB6{kI=yN2Zo3V(VCnEaFok6$o8T5ibgT9e7=$vu}-BHh=SK1l$!#aa5*k{l^
z=L~w|o<YCDGw4!u20e(+pm)g`^oKi3F5|Q0A%B*<SI&~F>RIwwJ4-&=XUTQvEP3jl
zC7+|S<Ys)9JWtM&uiQCu3!ft|_;ci&a*o_l&yiQ!Ir76gM=sds$UWyAdE=fVzru6m
zQgn_yh|iIC$vN_eJ8xaa=dFkQdF#D$-ny!uw;pTft&jG3>$-E^dg`9HK1b)RoAG(;
zd2-(R%3ZK-;S1Ia{(|*QxnSK<FIca%3)T<&f_2ZiV7+lKSiiyx)}`oz^&q}ry-O}w
zf4Ga`WqdJw$X^WKD;LA7>c#M}b}{^DUktB17sIFS#qe`<F}xXH44)?#!>`<>@D{!l
zzThu~-;_(?9raT9O1l*PurG!8oJ-*w_fq&Px)eT$FNN=tOW_|ZafFvRRgt(Ws>D6g
zB<_PPan~G)d*Vvmr%2*%#1i)`k+?71WlqMIIfcK>Y072pwtAU+sa@v2+n2e!&Smbk
zdzt$gUFPn`m$|peW$rh=q7eRyqN-PvN7@zTgMCH0=3G&pxL1@<(G}%Jd_{SdTv5Jo
zR}~pwRTTcJqA6FE+v-*2rFK>MZeLaII#-p~?p5VybXB<@Usc{FSC!xRnoam?wyIvU
zA8FU@56(6FiF?id6kW4##MkU+$u;{6cioopbz9-D+nRFSzO7!jUuxIw@Ah^3u5;af
z?OwNkM%V58@pb!ca^3!oZ$yN@5vl5p=#h3K`rzD%p13!nPw|cDS#l%#!rhEyd^1w`
zn~|p6jBcwpqnFyv=(~M0y6fDGUb{D=pV7_eeta`}o7{|kW0`x%%iMca<{oP@_tBBL
zr>@L>j%Dt7B6DByE$#(>i~FYB;_j%oxL4XO?uUJgyXV~E-nh58U(qe@L41pQm)zq1
z;M>YW{<iX7y{$afZYv+1+sae-w(>c?tvpX|D_`*)<pqC7`KI1cUTJrfANC#Po^wZe
z<K9tzMR$}3@g3z|a!2`t@7fRfyY_qauKifMYkzd^+E3lP_UHJn{XDsAf5rFg7yLc@
zn|jZFrQNfCIQQ%~?mhcgbkBYe-?QH(_v}CTe)N#PAH7%aM~}7p(MRWg^whl{eU9%(
z&y)MnSNtG)!9R$;sSl!8+Joqa^B{WTK8SwB52AO;gXj-Wu&NULNF(@zL+}%q;7>8Z
z&k};a;D=b@A7V{?h+k?C@ptDTe(gTQKjVk^ZSoNR<{zo5_DKEUJW`*ykJL}`BlTJG
zNd1Bzs|x>E)zru8OYO1x-Fd9Ob|0%h<HzdT<gxmjf8wax6X%2b#Q79Iah@eloG<vP
zqwr51O?~RT)Sf!uou|%g_o?$Ue(JnUo;ttzXR)e1i$A!};!nx5_zQj>EBy0VQ=i8#
zwde77=Xw0veIEaepT}>L=kae|!S6K%e{>c6IZ^Oe{ssP~zQC`v7x;(s0>5!z;9v0z
z{4RNc|L`x>_u5PKqx(|*oV--O@~_ly+AH;k^Gbc=zEXe1uhe(REA<cm+Ig?Nc0RhV
zozKZ@=PUol`KG;bez<R(U-28~UGm2H!@rH+Yj5L^?%Vit@;3g;zl*<V@8TcsyZBe~
zF8-sb{0CR%KP4*vg@4a$+I#-H`=0-qyyt(rAGA-&2ki_0QPZ@K+IRP(_A~jY{Z2l)
zU--|irhRt5yPw^k$!GUB|25IHugQ1!Yw|Psn*7$j@ju*e{IBF2|Hu8I{Yrjlf0AGB
zANv0{Peaihm<AXe10L)G5v&UdW@}`ats#^^E8rEXU=?cM6zVW%W5Aq^33E0U)uL^x
z)#p&HoJ+L^JeaxhVdf@)nVXPm(=bER2QxG|n4uY<VMc~YQQd5c>P0Ck%cZD(oTBo4
ziYka;RY)nJTTThRBqd~(l+drHguIp#3OdZv7^xP_&9q={rj@l*t$ruf%Dbsn!ArGa
zW~L1@Gi{ieX=kHUyFX5~^GT{*U|{Bj?SfgIE}G`L=sw&<=lCvqK<W}<Mn;4g8Ie}H
z#6Go4%xPWXfB`cxW|!UrvoW;YrT2khk#oEB0l&-31YKTF*yYhtm)93}dAX#^8(`9O
zHw$wsC{1U%G~JKWbe>Ps1t~3d%W1Kfq{Xa~7W>t-nAg%`!AR>c`=b9h`;xWOdcTv_
z^KM!%_-PMjUObq2@v@*=^v7v0pQOD43$rXJ!_ZuY>BAW&$7h%UIU~W0i$p6KsZY&F
zIV~d%m>HwT${4hrG5Va0k#jS~K#=i!!i-Nx8NV;i__-wG53n$Qg1VV3*Uj|fZYIxn
zGX=R@>LuM$R_T`d)ov-TbxQ>k=2NV0BMY-D{Z6-$ce{;3(Cx##il2?T{r<Sy&nMk}
z0rjxp39x;*ht2Ul>;UPJX{AT*Q+wo`)*}yCJtl4Un0-!<nR9#0fv_i_qn@BI?g?^9
zPcVRb*(}$~_TyeQ&-bzgm`uqky>h?WE9bRdxnT90S-aQlcY4jd+iMoW-XI(G2K{kw
zkWYGp0!O1hOrso6qXC5`eJV|I8chal+Uj#?E9cVIKtzXqF&*X-Ivn7#s2^uhp3kC!
zk|q6WmgKc8DcD)7-^p5eH)|E5Y}g-X!+eqr3%HNV@qOHY+Nb2SK4rk^vvY2rJrMUr
zxuh=|!2MjF@8=3?zmnJbm4ef6=iPq05cfy<q(3U~ISh`RI^gCU@ZjPBK937pUM;wJ
zr;z010!<13pZOXp#lcJ(hB-7IX3r#;ppjuxhJX*FfDNO93!{MvW5OJbMKLhDCZ!z8
zNV$}s3Mm$5)#Ox6nW=;dQe29paLNKBCQPX*8%&re<)-2k{JsC@pU^Btu?Xg8;P3rE
z*Yv-?_nPp3^EQ2Q$2I+*fAT-q^uPJJL4%^QCPkGkn4_~PYSf{qyh~B_Hq6#}6gBKq
zRDVEG)evUvB8n=-6jewls!4ZDQ<??46s21KGfi_m*rfu@(urW5O8;k?f_>5g`=s^P
zG}TkBK?DBo;qSi;fB)Tfsx|6#{{HK2_%?W{*02xXgdo+bhVYGuQms-9--aaBYSLZ8
ze{(i8+a<6FW@k8<oxxoKd<TS@*qO8Gle>fpfw>t4=4R9`VL<B=8hXbt&6;49T3tf7
z-7!q_E?A}QE+OrKZR-D@VcHvkZ5sbGOzDnuLbK^Mi_+~32d)VQpM(dWL<I9h0=q;8
zyM+9oaWbHRRiby?(yR$Ssg-X3&n<;-M7!>RW$OQ*Sqigp?Na>DETuCDW@-@4W)RC|
z5Ll%Mz7?n@W)RHNAaF_%IHd^Y;!sh|AaF`iL(iZ=BZIPL29>Q0>b5gz)XAW{n?ZFi
zgNFSK>JKug8p7OMltHC9g9=FoHR)~(Y*LG6yDgUMw!kH|a(uT{6T7V;soUz4yR8c8
zwtAFqtEhHcV3Jx5z1tczx~;6)ZI$hAYt-qs;F|(9W4ATzcU%2Iw^a?hEtrL~N^!SU
zNV=^i-9unzhR|#eVYwbMf_n&jV@OTxAuumP`s5x`QF=&G?I8nN4{7K<1k6#AHG4?e
z?jfU256Qbdr0(^QVZVp;2R#I=Q35k@q!jm%LefK;bZ^Koy&=u^hAh_`j^N%f$M=Rc
zu{Ru&dc!`sH>@bVVNvZ32ejU>q4$R1iiTOUH!Rz|A()~ee3!zy*BcJ|y<vaQ8&;#<
zuoU-(g`_w9Yl*U8hH`%mQTTp?7b=1)D*ZD=6);8Be}1S=GlK@rWKEhW+cY!k&`jQ?
znYu?a!#>UQ2Q*WSXr>g?Od+9}CJkOF3nnP{*9kRpJb0iY*rES3LKSdB|L241S!2-5
z8f80cj5=BPo@b4^mo<j{tkEB2jcSxNN^#aGBw3?L_el)fCxH_pjo>~BzJF3p?30G%
zKB=PgNnnFW16rTd(82sP!T7ZQx}Q?s1>e&H3)KH-en#Mc#{aMP=`(D<&vO0#2=4cD
ze7|24`~4xg->)eBK6oGgfY$FfbTB?musrR*wx<u@Qortj_Zfig8G-W||8qU*9A?-Y
zX1N?5;d8hq=J1f5!xbfmi|XHRE^g>KJZR={+0NlnCx`QH4%fXL9u9K28s%^)&f!9m
z!%aHxFl^poxx6#N=bf6EcZTG=Q&I9xQO!HxaDpn9cLvS8Q?~QYsGE1{UfvlF@=i6%
zJEi#Vx7=yc11iG~sNid;Bm96`69?2Gc|ffw18PwlP#gMyI%p24WqUv!bqCbCH=qs&
z18OxIP)qTE3SOq#qzf^_7Gjnw#3Otmu8D<sNG`+`r4SdjLfp^`@t|3V%XT3ibqg`r
z7x8dVh^tW{E+vJy$ucy{!Mp~~&@~ZeI%I~fC@`a;F?2&`=s}aA%Qi!gx(r?S7<xEh
z=xW5!rG%lIEcle%pgzJ6>NRmtACkePR0j2;HmEnuLA`7b>Z9(UUiSud@F(?ZG^m%7
zLA}WiiQr6%Bm9t9lZV8L0<#m^kk~MX#Iijkj=Do&bPS2Z!H@`Eq*zLZ#3l<SBsc7h
z@WWnB2LDkR_KMoD*D!~@vOVmLy2D;Q81|~suvbcky(SBWBM&a442GiuuA>HaqdCHr
z?GbL&9pS)c<f_pKS4u{>COc}g{HR@%!CO>D?V<+eqB&}p-BBo~N9}4fYL}8xyU7+6
zmM<zbxu{gMqS7#nO4%(cf6c=P9K-~yL$(xwX&BYyzjk5NFiTO{Ek%D_!UQZr9@>BT
zuRX{%OqMOXEL#s)wwkbPlP{Y!xolRnve|IK0}TGUe`b@f$Th7ZH{6O`4=OS^esYtC
zhFybh-36mBsRm80#y8v=Ur%cMUpFtQyB)W#vtCcJ@NX@Gxm*s`;hptDD=l``>;DY8
z_Wx$zVa?D^>lA|ZI)b$WO52nL_M8Rl1`GbZCa_i~;LeeBM1@^36~g)<{A<p!V9RlT
ztvLhM5eCe*OI<Q}aSFI||8wT_6z(!pIBln#E;r@Czr$)*kWyi8J?=_UaT?a%X|78L
zJ5Eo-dONLjd0kqU2R<AJHk|#}gG;)izup_nh^IU2Aw;pT>fvCjn1^X%8U9OXib4#m
zUEsePBkJ!yg~JrZ@)X4ju#OR723Uf%j0|(Y1lBVO7;Gx6X*6)yTJZl&hZ$mnqJ~VE
zBeptj+nfVy9Jk}P^>{EN>{C=R=*$WK=e8}yV7DdUw!xld4E8L8uxDBMw`ZA!Jxdw(
zEZYL?WyBOUC8elQIYn&{*vlv>YEey5buC5hw_v}cr>F@dMGc!NYR!WEj-8_BofK7d
zQ`Bx7_Ca2Xn(<RqDM(RUA?$;q6tx_usAiI)4r#F3n64JXcDy#&!?ZZu)na+@*MyGO
zHYtJGCU?BHoC5Zm3I>}7{+bT1n*qL?3AUTnvD)Sw@Y>vt)dn-dt!W>8w*YLnuw%6?
z#o)CiV71Zd)))f@JDYB;z??tqZCbM!%ymB9+7`fL7t^gN2~2i5-P#}>e|=E}gI!Cv
z_VsjY!T`73Ot;o7Fxu^OYu*8;-A%W4+t37f>DG)7j(d=9ZG~XAN9opb3~qapZXMDY
z0WleYVKV~E1`Dw75jdO?SUw~0Vn&#hGQx<Q5!OjY0CQbfP%}bJ%LsdVMi@6T!jPE}
zR;`TCXJ>>tCnHqcjIh(r2rwHgO#2z37-R&P4HgEXjIb1EghrAP4rp-Mn7`J#05+Qd
zdm~{MgSp0ow<dziCV|f;cWk!20?wKW-kJv1nht)O0gjsqhMU!K+2$Rv+1!rH26O(x
zj1QJu0FGPOaoLt*u-OuD+321&VtU#P+nEQ3Jye^+J#CinY4ak?`$|3S5gBHFNl!bc
z^t2b$o_0;^Y47PUCv5bzhfJ6iwtCuqc29fG>1kKop7xFhv%r2&yBKulfd`_V_EOx_
zZX`YJ0~-7_=C7yT{?A~8Jy&}cgR91asV0KGCV{~wcl<T5)Z2?Hm}(k$YC1S=26$~I
zSZ!9vUYmEoUvt4;^T25H!D<V@X$w2<+Hwr`S_1AGO(Vq6h+%1jVUNba9*u=P8ZXjl
zQlim_Oe3(?5cuh6L8VbmqtTvDqj7^qLne(@E!fxDG@5g0RB>sv<I!l^r%^GW(PjvH
zy@*CjF^w7tjSlE68e_6(kj<hM*x${<{tnD^v@K@Ql$1rIau#h6*z+k_w5VoLUCW|<
zJ&PucEE+bmXw8B>p`AtZP8L<&EZX(5XvWW?QjkSkA?y>QELx7UsF`HZA>C&orq6=)
zk%hTFi^F{u%lBEl*k?^jeb$KFXMv$+<&-{aLG80@TA#J2_gUjcpEYFmS*v!RHRtqM
z6}QjY@%pT3zt1WLeb#2!XMvk$EyaCSBk8ja=zeRA>9@d0w^q1*YZmug;G<jHV!t&d
z^;@HIzqLX7E%4E;MYZ3mYyH-~-fvA9{noJAZ>`z=*1XeiRo#AT*Xy@t{C=wx^jlkD
zzg39(t>w7iY9{^GA)O<L$q`sf5zOTXhjWDGbA%UjWKznJ5jjWJl^j`6bEKx_$ex}f
z<3^4QnK`m*=g6FsBNaDCcDx*!_H(2d<j7{2BLh*6EX6s}NOI(W&XX}FPX^gMS>f_z
z7UxNs&y#I2Po|_i8I|*7L&=jxHBahVp6u&+GGXM&u$d=ocAm^Tc>>ls+4b^d#?O;d
zkSAMVo)n@yS&s9hndHeKJrE*hAcXZ-h`E7~!vi794}`op5Kc-1;fOpCt}6rKf;te^
zw1IF>9|*^dfpEwi2v_ZaaLySBEABwJ;|+w<{y<m^2Exr~AY6(E!bUO>9?*qwj46bJ
zY$06X3gIj+gk`=EZi|I*N-Bh-av|JM3gMz!2<uuQ+}8`?gi#2G%|f_l7s7d`5Q0}8
z?s|oA#xI1Wpb&0Fg>X48gw3Q79@77OGLB(5%rGp^FuVvRnFKbO3@(|%FbgWf)HH_K
z)4?t?z%VnxFS8kD&S98}%P>10m}NfLWdXQl5yLFS4AV#$=71h##@In-g&SmM@gP&?
z2bpbgkeQMO!NeY9Hk3hTQ5|IJ+90#94>A)5IOFCZvt|!6^UfesbqASUZ;+Ys2boeZ
z$ZSP}%yK-)G?PK*kpAb2ao~etaKd;n!bGsdBrwHf@Wd2w!Bp_UG_b*RFvm<V$84~}
z95BRO@WVWC#(eO`0<gv+FvDW7!xC`A=wa}xhK&_&*qFt`MwuTrw#8v%N*Xps<zZt(
z88#NxVWX}M8~ggOF<}lHYxb})?+hDNci7nVhK(72*eC_V##S_JEXTt}GZ{7xX|TZ9
z5eai65{E}5SW`;8I3i8TBhtDuA}y#RQcW9?_Vf{H+#Hcs?Gb6t8IdaPh_vI4NYnm^
zR18L>&1ghgibteIG9n$&|7<S~j4ljT7Y|OC_|NlFz~xfG=hDFD(!u;P!Thqp?sCBJ
za>4KN!1?mQ`wGDNioooO!R|`H?V^i5%*XneEBat{`LIs)d9mnE%0+)&Df$a)(XVMm
ze@`#^<7UxcwTu3oQ}iot(ckfkKFq}Wn^DnUii>_DDf$QWKYxn@M+<|e#e=0K{xi1}
zu(MP!v^4Ouba1&$aJg*owH$D^Trjpgu($%SxFRsMVz9LmaJ6U_BbLROV=>3Gm={?L
zeimL=SiGQu$E~q=PiOJC$>LR;#d8ig+b)ZDJQhy}EZ&S*ycC1iov`?TF5@w_j90ia
zp5@DUTP))#xs1WV!i#Dd*R?X<*UNaqEaNr1jOU#)245TRdSyHll<`(n#>;UTH<L0x
zq$>^roeOgnhvO>_FIF6It(<kG;w-2Y2iD!ro?dar&5E;XR~#^`oE@*?Oa~QbGpaaC
zam8sQ73YAiI%90rS>dYAEMIlD#i}zUSDg)|>MW{YY-?3#U#~h7X4P4<tIoVzb#}d~
zGZR#ut*GiO$KY=#Rp*edsfewqn5(HAUsHLprcTN=bzP~c3tCOx(`)LuSyNZ-nmXs!
z)E%#;P6su0GpeaeaZPO`HT8h5t6)c|D_mWj<?HIUSXaS{Qo)H*7qz;&uh-QHv#ze$
zbrnn~b=Rw_GeKS5it6fe42E`6R}bk%jMzquxkk+KjhGi3@ub{{*Of-Rpf%z>y%CR_
zjd;~=#B**V-tijobkK-5qei@xG~xrg8H3*xuW-$HmT$(}VlxJ>Dc(?;@uJp@_w{Bx
zVK(D6yBUMa6z_V?cqVAZTTwG!PMYx{3x*PhXpToTFCws35xuS;dO<_<o{s2o6Va<S
zqQO_9cRWN-2Z-K`5WSQj`hXpySGX~HmLH?HMX--#@Q#!*dQlsr_w_M)!W^U5>@j-Y
z9fPiWjGhU`=&fjsUQWj7LlzvP|Lh|k{33B2jMH&_T^ZLGv~hjU9M@ODH3HK}-|@zE
znAOxbqj4P!BmIB{f9OB6hzEB_oB$hhLf=p(z!sU%_st1?4LqWGcS7IwCiIzLLf?ue
z^yOqiKV-oT;wD9opA>m{Qe0Oi#RY9r+%qS|ReMsLb0@_eZ&HLAOK~%r6qk}o@qnEY
z!3+{-`6+Q*2Jc6i5*M{8ao?O0*X$_~Odt_VAaN#`61So$aXFb157}uCbJHHjPkX!!
zUXL>EEojr;o;mHU+SA^gJMHZR)81w@?JXtK-T^z~t#C8mEI;FI%i!xMVDf0->X<X$
znmyxzz2of$Gu~D-<1HsM-XY6znCCcN21`c)8%F~h#{_4`{^#ZdVCqEwj2w2BTj6K9
zZF!d4P-eMBZI;_NXSp?dmYa8Hp|PLkwxU^XIho}SSukvPaA;((Y7{VMG%#mOaBN(#
zXaewRqJQoTJ8!S>^Y*qpZ*M5`_M$d#@0;`Xnmcdr2J`k-G;c2_^Y$SNz6%ewi@cz$
zYYWPrxuC4N3(8Kgpln79%2KkR9I#-y@L;saV6kXmvY6nxxL~vd;I~BoTo!gI!u(Ri
z%S+L^wiNA|OVO&k6zv2{(Ppv~9k5`f@XOJ*3?_=U9POK6rMSz{ZU81qvK$@qnC0ca
zb_u&@!pxnE*_{Ap>JrQz@GI=LyaM*c3cGKvuxsuLyBn;qTgeK0$b;=6ubS)Hs=4Q`
znmfU&xtXk*2mg5;GWZ%A*c$Gdxf`sRTgjSv$gj)1wl43v>+(*pE^j95@&OMnhPEN^
zyBqRuupw_H8}cE)8SvU>u;*?DJIQ8nz;6ZH8ki97R<N6F1&12=4lbAv3D^$WHoxy~
z^SjA5f2e_nkbr@p?YjHPu6vm5X@9K%8ur)>?4wzVg6^J5ad7sJ;S7R@GyYBo+{#FB
z79s!b?pttQ(dt&ArPrXN*WnJ)fU^k`?h!4x->{*#cc8m>p}F_qp3sN;!k}|k2zMCm
z?ikK166o#e6x@8JP#2p*JzNTP;}lBsDby>btc;Yh;4H#|#@+(=-s)CUR$5D0y?Tmd
zj1+-03DRSyNVk(BX*We+j}13rsSwU4!k#D<cE_nOoutD5n)<&jJqJxZhBlsuE?(?1
zGE$e(B|}56Knt%z6R$xJuXjmsHz@Vk(91(J59b$BuLo^?0Bt>V^4&4C@(FbEbQ(h+
zkD-mn-FzBD6YoF|@AN2Xr&~=sVA(spdRonxX%+f+720<d_QY`}NXI=<I)>Ig?qxGH
zH12dapP_rjj1FD9{<mq@piMX79WgrtW<W;l4KiL&l<}Zd_j*}q&3Wj|<!&3!-tBG;
z`f?Lmbr-txpgZbGpf86zI_SyG9u1msw@2=UJ2>dSUFf`96a#lrEHv93+%91_f8n9g
z7AXVHUwk-$aiHmrDU<U4Hr()g5a9QK;P*h__rSpKL4w}{hTnrK!1;_wQKCdqoJ>&)
zp(s|NC|QNG8jYf~7W|fUXtfPEvoWF7w&2{x?sVJhZl~MMc@%Zt?>PFeLpaBYDC%wu
zXE_N){iOan4AgNZMUAs5>Jds&LtKiwf>YEgpQ1hpoo@TA)akZg5@@)UPPe_Ib-L{y
zJw=@|Qq;7WqMlhPs%WRE8%~PabW_xqcBk9E=y$s9w;?p#QK#EJNd9)))G?-u8e_Yt
zhX~%u<GQHJxQklhyQud<=WV<*QWrHVcTq10ypyMNQMc4CYFq1~zO}ljZoP{-X>?Ij
zW*7C;f_L@oF6z3|MQylU)aN$5rRQ}~7yK@2G3cV+gz&Cj)J5HkyQux7i~2>UsUs#$
zO|WU|F-lXzT$;Ly)6^QDralU3s$Wb~=cF_>FQ=(jBu!P7G<8Q!Q@dK4`q4^L@Vlc<
z8)<6BOjFOTG*z<G)J-Q%ZMkXcYdcL9yfk&mPgBc5ntB(esb-X>9>i(tFiBH?=uAss
zGA+brS_EZU@FrgCziu1znU*SKTJR=bOO!G#PR_Ixl4-F@rX{PH7O!Pmnhw3Tk!k(c
zZa=Xytr5G^Zm+wYc01=~TIc;tYaz(AUWb`hEy}d+#+lY$l4<><yIaSZ?$$Wl-Fk$&
zTSHuT>k95}t@7Qi4??HgJ}Y&)?Uw`^Zl%+0?`WNF8!U#_DWkhJZFaYwS>3Io-QBw3
zbhkF$?$(!fr`x{hce?GjAvD}kr`tYA{&w4~V@$`+e~7@*=XzR~F*y2sPwTw^Hon-?
zIwOINFZZ-w5ODI9p4KfDoP4dP^-b?-oixDJH+x!7Eim@&p4N2-jD5GK^|{?~^Dp=v
zH~&othJMu3x)+0?pY*hT(Y>uBrnfc0_O>3Q-qtYJ+q#N-TWfr8>!Z-y>KA)k=cL}&
zyxiM*MS5FRrMGoQ?QQL9y{#X5Z|k(t+nO<ZThFcDR>|&d-E?|eTW)XbYrD5q@OoR9
z{NC1b(A#<!_O_Z)Z|gza+d52oTYqR;5ExoOEG-a33t;675~c;r(}F6}f+*1fC)0vL
zXn|E|K~`yj*Jwf0Y2k!H3zH@-Jh5nD#HNL74lS&^G<XEGkn?EayiW@Y0WG`^X`vR;
z!rhn__7Yn7NoR%QOja0Yv%({k6^6L1a0O?DRX!_x5a3-qF)N&vvcjC46<(68P*JkN
zZ8a<GXj$RAo)u0RSz+4D3eT*pP_(nc4JRvXx>?~%J1Y!$S>d9e6_$dm@HWf}jVLSJ
zkF&x-k`;c_&}uV%!hhZNL)0h0yLZB6+$XH?oo@S#)F;f!eZmXUCxD4B+*135ZLLrE
zrbDZ3^a=lU+fS`NVbtz)+Z!%)+wDFf@AU~6{61kZ=o8+AeL_9z6Yj-*!hX^x{G$7X
zBc@-NVEcu~s9zZ7`h}~wUs&V&g^wci+ES<8enp_;RyytWt_JP4-Y=Xs`h^*@UwCfy
z3njZ>xasr@TW-JbwcY8qFZrEr`&|ePchu>&50k&$c3WU_ZN%o<1pW2z+Y-*TF`sLz
zVy-Ppxi%-~+6u|FStZw&)m)p`a&1k|wNDti_N19>Ke2M{5j)qu=H%MzZm#{w%eBw@
zx%NVkYrhV2?OK#;-;Hzay(HKEN$1<gnS6Vk&9@(+d>h`oYhS_n_9~xme-QKSvr@i2
zC+FKQNxlttZ0*}>zP+R6+u!wk`;?JyPn-GnGb`UN+WGbkC*R(5^X)I~e0#vlw=ep6
z@CNejw_(2Bi1O|GalU<!<lDb#XtkM6xBU=7!_9TN?G?V$ZJ&__+OzUN`vv*y+qZA2
z1MO{Xp#4pUR@>-w+fOZMxb052z2SDc?F;@u8(jPLn{c3Aj|STJ;(_*lGSL1-7urWm
zp*_JC+K&;uZO0YbS8<`e#uwTjMQF99PPhGvK*Ozcy6s)9(`}zN3hf!Q(0*<e+9kWt
zzUdU&TW+EK)q_^s?{wSmLTI?7PPcuSK(|dZNPr_EXtxpJ7zEum!aReZ+eV_qAWmkG
zLKws<43bp_@fw3Pok1rI20^!to>&YTu^9y2Hd=QX1l=||?=xs2V9@Ij-o1+$bT?+u
zUc#WC@OIsCW)O|DgXj^0ckH-9bOjHhRelhC5C_p&X%IoTjb4&L1owjox^1+h4I=2a
z(J5mPO`C)0nKg)t_8_|945CeU5Pk6m(M5j{LAQ<GhJ&aP4I=2a(LpkZe$zwf7`(JO
z#txx}+z`5qhtLW?gx-ro=!`UkX5}IDf^^=hyQL1HZEXmB(}&PWV+c)|L+GgmZ`|2K
z=(;n6Hryff*&9L^{2{a$452q6yl)o`p?mQV+E0eiFL=%Lh#5u`@Dk!<ZWvv~!)T2k
zMjyptbWR#Z^YSoyMTSvT8Af;1VYI6aqaXS(I&BQ28FLstw}w&49!58vVYKBAqp#jD
zy5tX|<zN`S3x`oN8b%M|VRV=bqd)YBB`_lvoHtp78?m6<wlF_psp5zwN+T90k5~#B
zu~=oqlGPE5*G4Q&AF)mtBNp`A))RZgf_B?lcSkH}x2^O3h_w)mSg*qo3*Ml!?#3h5
zUNU0+q(`me%&0Zaj#`hnQR@mGwO092>w`FIos~u{=(eqwWYmJYPz$<kYeyTkpxd@i
z8Kc&;Ichz#My;YfYTa-~txb2-`r?gR7yVHSx^3%iIBGSbQ46|l>mV7me$z$k7*n*y
z*rN52D_WOv(OTh))_bvNoso*xtX#BSkfK#qiq<W)Xl-jn>ziJ*P8vmP$}Cz>?V@$v
zDOwwD(faHatqXq90yo}z6T&-mQPH{=7p?uIX#Ju~))7;(CfJhom@8RVamiZaOV&rR
zWSx^r*1TM@UXhYjRZ7+!wPfvTCF_S?vQ8T%YsM^D&+U?R(<xb7Zpr%Um8?sC$yyFd
z*1ND|HKUUCATC*lNy+*{vqWH60%uu-a4eB9OEAw8Rb+`Mv4oRZq9`npRhIA?OEjG&
zCk&QMnk;!@v*en?l699QpFEbF_gMl4Jb4|$yL1st?#3+HOIY%gE|cR-nT*4`a*wz&
zxq{1Nl`oSIVws$k%4AM1la~bEj#J9ywpu1TTA6&;%jA?%Cevn_JhRK>hEpb+Zkc@X
z%H*P7CQCt?yba5w5tYgPxJ(X`GWktc$T6lupxq`9xeB?AD`bVQkoRJRoRKPIR<4j2
zN`>4~D`Z=%kZ*d0oHQx~+HLaGu8`|ag>1ML^4Y793x0(x1{LxqtdM$CA@|}6*-t9u
z7hNSsOqEQ)OQDasD!GcQWR0(qk7AXald1&zZSqQ~5@@%{u2v<`Zj;kSmCTq`^4zYH
zn@*K%xmEJjtCCB8l|Z*m-i1}tjH(2>ZE~1Y$sf8F3QR48bF+|ewNS#f5c9QA6>Fg=
z)k03Lg^E%OWwjRaS}oM{T6n^!g_CA2d}7zaYfdd(cWdD%uNI#7YvDpr3tvaI@NQfS
z_mW!pldgxynR+<R*270!J-mYJ;VNGbKZy14tW*!@<a+p0sfV}Kdbp$2!|!@MJZ03w
zX|o<av+Lmvryg#)_3(>V4=?)la4D#VZ^L>B@6?6&<9c|I)WhF&BRs}5LTI<chg>7P
zj2qz!-w5A}jqr@r2xsL+_(Exfx70?stu?}LdLuk(G(u>%!>4v5yzVr@4Yv_~_8Q>@
zzY&719=?eh;k~#K?kA1#7u^hxm}WS^Hp9nUGrWqM;TqozKZ?!poYV}V-40(V%@Dfn
za93-FKlEmJ+GvI|W;1+lH^ZAwGu(2U;a9I2Uh<nEwA<mks2M`H9Udml@DE(w2`pj=
z*Xgz~58bwi7*RqDCnH8t5F@LI;Wfl)I`rB`r`>*Hce?F$7rJc^G3R~6fRWC;ju3M<
zM$BG<n4k0*bDSAt#@R9E5jVzM!DGxSKgN6zq1To=?e<Hh({1l)&~58u%qe4xnKs9m
zXZ9F#!x>{X-7)5i2feo6X}8}-oo@Refo_`~XO6Ms%tLORxs1n|6@Hv~FOD;3q;Y0e
z9%o)C<IF8}oY~gKnQ!_ybJ7@Rrp$5XsXfkIcgC3wcbxg`jWZYgab__XXWm5P%)NM=
z*-yrqU-SfX#7;1exe4Yfo?zDa3Ff0X!JLyOn0a}Ed8JG+chm`HSDRpd=o8FoV}hA6
zCz$8<1as4wV7A-|=BqcsT=FNF<zRw&7fmn^;tA$3nPC3VlZL=f8iea~+n9%LTbwjR
zY0}{2NkdU44OyKucx}?qbm+ECXtwQ6yS?s0yX{RH=lw}zA(%8?N0Y|gc+%KQCXJu;
zlyRJ$G9GbL#uYqetnyRF2N8O0snc%1R65=Ejt1SfK4qLTri^KG%6Mi^88@6MW7C~7
zzIf1U`<-_CZPe+u4-)9M>1pE_J8eAVrj5&Z+F0SIjrZcTaYmXpX60$)g)(j2Qm2h=
zZQA&zPa7xAY2&FqZCrPzjSY9&`0Py^7yM}hta0N_G;Q3Ar;Yt&+W1A!7)R`k@tB)2
zuHqSEjh`_-iZjMJX~vkBXN*_MjB!VuF?O{X<A*+DoHl2S=k|<o)0r{0+!^DmH)CA#
zXN=`w#&{Ra7!TqZ<1m>q{?MExu$)9VPLePu!5OEdiku|MoTMn6B&(dnYn-I%oOHtE
zq$f5fU2`~T-Q}cD9w(jmISHI_>2<_OcVkZ4OE~E#Ju4k&XQfBntaJs>N~`>=^g*1J
z&Pub=oIESNRA!~y>a4V*%}U?(S?QEHD?PJkr5nzywCT=DU%XlAqCYDw1+&uIXjZx(
z&q@c$tn{0PW}Agxo9lGjD?D`D;+%9wo|9fEbJ8t!PTJPyq;EPj+a~ndcBk9kaG~4w
z=A;Y$oU|CsNpGS#>0Uf1?I&~6FM3`&V&|pD+`M!Z&r56ky!26oZd-<CTj{jhyBf6H
z`n+`7oR^;4^U_UcUfOc!rLP|J+J2|qeiwDR?ZX7RZF<2M*ae?(3%-OGd^nHwRdK-=
z<pp0+7JOM<@Of>)*YpMdgt_29u^0Sn4jA0-g8#`|@XrSe{_AMLzZ-+Yoh<l2=|%rI
zyXZgS7X2%D(O=~k{SV@ze^y@fUn-0KZFSM#(H8yh`l5fzT=bvWi~bE~(cg3z{V(34
zf6-s`mx4wAZM5j$j~D%eWYPakL$l37ug!J3?G+xnZE?vzBQN<clqLU`y5w(bOa3<<
znr#z$ZM)NLZ@AEHdrSU>V99?IE&2E2C4WCz@_*6G{t>(EKjxPGt9aR8<Cp!9A~f4F
z^x8_N+uqfn+t!!;)8?}O++Ox?I?Mi+yX=4UpxF+f*N!^f_F)3uHjS|W*J*G8k0l;s
zRm517F;*0eWffyy!&uWXK4D_~#Ksu9ZM^Pc{K>=ke1P%m2;;jknAi!%Kj{^GoL#|>
zxD|W_ui#aF1%D7%@L72Uzf@K*blZ4GTfyJ;6@1EE!O!d!e8XA6o9+t!;;rC|!3usG
ztzhW3@j<eJf77e@7`uuea;x|<zlz_BtN4t(ieD(J_?Ehgx3yLLO<%<)%~kx=Ud7j)
zRlMP@;?LeHz7VY9H_<A-7q8;|WEKCS*YFX$h97fl_$t4KKZ<MkoV<o#DQozSx`ubP
zHT*+g!>7$P{M=r{H=Q-S<*wnc-Wt9Xtl@Xj8h#M3;lpGN|Do3%fn9e9x9&*%x}%Eg
zjwr7?in8v=>be8x<c_AVJ15L_=ZU@UTyxi*Pu{w7K3I2NN9)erc-`4c)}5d9hI5?V
za2|0R&J}*c`5<mMXXOp&rLy5bx9#j`8_suq!#QPcIM3`2=Z3T4Y`PoH7jMJ47;HFi
zqYVeTZRa4_aDLO9&M|h=dB|-#m-$WSy}0R|kvE+e%BFKm1wUHbbiV1E&Pj9Ad1`Mu
z*WFF$v$yG72sWKJ(WY}R217d8bbirW&JnxiJm$8XtNfPpQQZ1}D0|N^r>ehgJ3W~`
z3^0T~^w0+whD`4>ncinIy(Zb|J9YQH=|(`BfDsW80Rtk8NQsC@CnDldjT9+TA|ONr
z3`KYr;Qzj#`@P@y!^?Rba2$Lb$jVyR`McKYDwI#_(n8a^8sKSNN$9jL!ZEEY&pEA2
z<(k%2>z>wyc&2rgdZ%?6ebc&H{L{M90@Jz}krYlBOW{_D6fToWVOS=GWpXJDK~h+b
zN@3I?g|nSfxYH$ttK3r9>XE`lUMZ~eN#RDn6iyCEVN#R;XNnWxc1Z$UAx(hIvIMw5
zo&am01h^hffD_RK7<VMVxy}Sw=}LfW+zGJVlK_`^6JUcc0dDpuz^Q=*m=-0%8RA5^
zO_B(gOA}#}ED_F^C&Fqd5w1fMVa$;T=QtB#g)0%Rb|=C%Pa<6GO@#HnM7YVH2&V)R
zVM>$)XNi;G4oMPRDNTYcvLv`ro&;;5B)9=hf(b_woaan}Rjwqs)|~_+o+P-`n*<wu
zNigVb!{B~pm=PuW)5XdDR!OqIOq%S6WyyY-JlPLH$$mMS>_;8R{%mKmztffMuW~2*
zt)66mkvG||^CkNm1Id0;l;Y16r}*0?DgFv+ir*|t@fXNb{2D05Uyr8vaYu?j*O}s1
zx>Ec#?i9b>lj1M&ruYrM6o0cn#SeUnpBAP1GsLO>Hc6_#T$<`P$x{9K@>IVXO7+*F
zsea6n>d$ee`W3EJf3-W+Z}X)3i@m9Sy)V_@6iD?`qBMV&IL+T7N%L1q)BF}$n!iw<
z=GQ`L{suJ7PdL*2dCoMy%9ZA?b*K3ePny5fo8~wA()=xfG(RIw7qv>#MP<@-aQ9of
zNG4AgK~TC#j;4!HN4hB6nJ(&drHiWE>EMpHbWxEvU8M7+iy8yzB2ttg$`oga+9esH
z3TcMOEXxoT$TLJ5C__|_W{7Y{hA7vWAyT?BL^bXVk=>IaD)DBB489Ceb09-Ri!()S
zl1x##G*e`fWs36UnIbimDXK#=MVKQ~l;g}4DO{PNYIml{=E)Qldox9PU#6%jkSU_X
zS)vX}mZ(yiC9=q}M1}G!krv7lHK17{!jUD)b7qNDt}IclJ4=LkvP7lcERoTdC29#|
zi5PLVqg9gaD3fM8U|F_9CeL<2P_{#kW;;-4wxiRP?Wl5RgL~4l9Yx-3ht8MnXbfaK
zNO6v%U6SLdkmfkdvK&W&JjbDdavb$&jsth(IC7mi4y7x{QRB{W*gZLp5^s*f;LC9|
z2XY*=IM>l8$#s-Va~&pGt|MQb>rg|vjyg2gfjM&>3RkY9+MVmLd2$`a-du;?m+NQ>
z<T@yEo})vO=cttCIV`d~N1;5=p@s4s4QQT&aOOEwt~^JrJI{f5@*Jh!JcrSj=V%G!
zIT*1_)+&+7%A_(GESJe3NG6k`G8yWW$vRy!S(RHRvwCE*BCkxQ^T}k50hx>x=gZn9
z`LYUWzRWDkmleqKWf~}7R*&Y(aA&?u>B^VYxbtOpPrj_gn=do?@@36|d>Jh+khMt)
zWaZKVnMqzCQ$q!^I<!EBISXV8SAneBT_Cf03S`CJ0-4@dAZrQ~$S854tV2>LtCSYX
zEb>B`7AllApoKERStwJv3T3tKLK)&Il$Cl5Wkz42tR+w=W5h+CR!NbkOj_iD<wYI{
zD)PwDA`j{;@^re2JXP)@kJVe`(fNuzje#N$DK7T3ONu=e(qfNUUhL68#h!Y!*n>NZ
zJxW)xr^a3Ev3rU=CEj9>!B^~Q4itN6afzo*QsOC>mUv9^5|0`x@zkLu9?V(dQMgJx
z)$S6H&0FHp`${}bff5fTF7<RsN<Ed*QjbMm>d``_o(8nkLpV!4Dp#qe)?MmByrmwa
zuhi2LDD^Pne|y{VG6@8gN#tmm1a*SWwhMH(-JrMaEtBYcWs=4~nS>OVOWGynk_u_L
z#4HD$Z3uL?QPA6VmP?eba!HN5Tw?cv&bAM9w*#QJEv}HXNh>5Kd4)s`RY>a43JK<{
zkSJUgl4^H_#OAG#=zSHEra*;+5?4w(q?Hnjyi%ftDkTkQrG#)+N>r{&Nv*q5f_N(>
zMqj0*B~U40#Q*lT<y9^Ss&dKEDi`Yfx4Z4Fa_M|kuEs!>ixgM8+NISlvmA7`A<*4M
zL2uhx?NYj`T{Z4%m)#3G+dk0U4uIaaxW?5ct#O&;H7+$&<ElezT$r=QrEu4{Y~C7|
z-dE#l3e>nLajmOETI;gNYh7BX*42R4x(H{jOXaS0A>LY-(O2tg3Dmk6u^eiZ${|=T
zhaglAp-wr}>6SxQuN>0(<WOTk4w2$Is9jnIndNnm2C9SV(K-ls)<H^l9c1^`K?YwP
z)EuaTXz{<jZFxPUM(ZKW`EPIATMy}d^-xow9-_nzP=~YuvdI7KZaW(wmAe5#yr8rF
zy1N|!y=`%$uT|RUgXN7r2yOJC&PHFSyU}O$Hu`jdMjt6|^0iBwd}eu*PlGo3aA%WG
z>2C7by-hxYugTXOX!6nGe|y{VW}g~u_F>L{d)wY-pFYs+qr@$~4rz<eBLBCy?QHR>
z+$}!D`(M3nF)VKtLujiQb+(E@Z(D5jwu*IuRxv4V6Sqs-#AbP$81%NqxU)^HbhnA^
z-ZnAlZHqx~TWpfIi`8hm7<0CZ74CMi&D$>42inDyv_ou>cZjuUhnR47h*j<mG2-nI
z8v`9;M%w9w<(*Cl?R28<PN&t|>C^=}oupLZG|LrE(A#$6PK8tHRygfmg%k9)ouIev
zG|81tHL7%CZl%-aRXX(nrIV7XoEEvtsYO*z!mV;5UX{}rP&pYXB!^K*j=CYa)eFgW
z0Z2|t)pE03E!UuGIqp`=?OwIq5Kzl$sYVWZ+j7jUk=wi)xjvwgQ&O$mf@<Z2TPsJr
zS~=)#%Rz733!^$O>ehL!0iBnW>b+)E@5SAEuidNn8UlJREj4&SZ`+Hx4PMaO_EJ)#
z*Mb_opttQs0!Hua-Ztuf+uJ6kCaD>H+uODWKyMp0OEI@uY73a96l#$YZi^HNSfmVU
zb)x~Rn?&FCw(SAX+eYnfEMRw2DB>mph?@Z|ZW6^%Jb;0oH~ydAc7PTE#~ukhx)^jF
zV!&L61aul=!EA<<1z!9G^BFSG(JTWq8gkIhYz1=~5a?vWU{(VKT}%h)YcGD=-40y~
zW;R@JyW0Xc=x*-^-BS;1dQdl*-|(`ghg}6T96r|c5I>mX2(YF{h}h|(NbpX*7`!zf
z^Y;Dv;8^fZy%fAPF9V(JvbX*1uvXCJhTitKh3K39_I}Y~_I{p|y+3p<dq2m;-XGk>
z-Y;;of!6_@?e4ez?Xat$%k6vH-xdZye_O<f5k+!hz>G#rsDu*(`r9!ADJLde#)%0k
z<HYdgoS3jyP7LUk#Du_{7$M4uiEwb%iWYO$f?18Vp)L;S0dv+0+?=)H9?sgJZq8cp
zw!zx4tDLo5A7^cdpR-mN;H-@haa%=^+*UBR(F)$AZw-#+whE-&)^HiOHK>f+3cB2_
zVGy?!^tfAvD7Q7j!M!S4%)JU`IIf1exL1R_xK{;k?p1K_`PHCq?p4s`z8dD^UIjhw
ztHJ>HYJ>=MxW%BqEqUAH7Dz#lTgHnFD&s}+<-Eu+h!+_G^CE>PFEYZxTP$+&7Kggt
zcDV&^(B<~<76*0n7K1km7KizGi$nap#liq@afFCp26~ufp%Q*sa4f$J%zu=H%RrY~
z4tm_s+demVkDx5V!S5D1`Q4!|es^#ezZ=Yibc6fKyMw%-$L)LD=LYW&bVrB;v7m1m
z8!8dR21^C8;W9yNkX#TO1_@$AVDO#*Du|762)aa0L070t&=u?!bcK5aT|r(!SC~)G
z72*f)4g>^U5h5WBI+ZYZ>m3f33gK{>5Dt<HVbCprLr@_c;Sl;oPN6^4CG-cog?@0C
zxIf4%^oRL`{*ZvsA0Y<ss!PCI>r(KZx=bVrl8Z!PkVq7QibN4kkt5V4as<0Yj&P62
z5#$v)!h9k}NI>L>5QF#7CE$&8DR>869wY-Z|FRG?NEYD?@`SpAJi+cDPq;V86Xpx@
zgam>-5#oRQ-SS{b7!)iCL4zd`&VM`J-e6alFW40l2zEt?Lm<#ugu><j_Pm`TzEF3F
zFWmcIJ#TTiJX9QphKeKHq0Vq`s52}O>Wq+v$w7Zm4*K5S@IaV10u7gfo}U}^zFF+Z
zH}5J;XUBlK8_ApA_kJ*QvmbnRW7uV221gD$S`g@F!C(#t1-&c>=zKdt-`mA1V|Rg>
z95?8FdswlcyVV8ereM(9^0UQk2V26Hv88MeTmE0YZ!eq0V{upl7HBK6z!b=I@adn<
znJ$<Pn$*)lBPSh9Xr*(~1?k|^o6b!a?gvv@`#Jjs`@yGjKX<<{h84q$0iV1WFohMv
zjS;S8t>vu+pQ^QB@@g%2t+18V%4_Acf@!Q)ek=HdTxDJ5UFBRATm_R>SHUMBk`>8|
z1TU6EvLpGC+(_YK)?(gbFkQ8ny_mn4yI5GpDgzT&Wr8wx8NZBMChTT)^SZ%QRX4kv
z-_7k7#<F60v7A^zEIXDT3nr?%SY5m>PM4sI-No+$(^N1E=D{3T0JC8*VFe5QEI-fB
z@eBNHKi?0gsYEOhPXum(5V1vk5xA|v!E*2%;Fbpm+rf8$+Zbdl8BYdogOGujSY+VV
z1`o@_^MKnPJmBRO54e><!jkYL90{00lkg>6iO|Jz@mw4im@spJhPF!xu^=AAfdmj6
z;zL|W=wtbKK8_Den)&!Xu1_dtiNOjc7Kqtma9e~}=wvy;>f{tS*-mg9gi|PI$-!+D
za)F#J2P=(S=w*4qRGC-cWqZL&;uT6+Qt-ly6s)pRFi|EIx>;_Xo8tznryER<xxuQA
zf)`#;0m?@CC>I4Qb$}P(1Ox$g08Enwggh3H$K&t>JT{Nd<MM>FS+jYwIkN?`*|Yhx
zxwD1YtZZI3CtHxs&gN%xvxSFQhk1uNhXse(hxv!OhlRsg!+FCw!v(|H!}-Ix!-eZv
z>v`)r>jmrC>-p=s>xG@HPF^RcQ_#uo<acsAg*R9?csDpV1UJ|>_&2yWguPh3c)d8i
z1ije3_`SHjgv(gVc*{7;1k2dV_{+G<gjK96UKOWGP{pp|S8=O^XIW=?XE|pDXW3`@
zXSrvEajZCA94Af?$ByI2apQzLSUY$-I6DM8*gN<;xI2VamX&AaSOr$Lm2c%*g^yT|
zc#k-b1drH{_>Z`cgrTfZUMMG25XuhahjK%O3s?(y3pfh|3)l<z3%Cn}MXVxT5vNE{
z#4h3&af^f}SSNTVI41-r*eCcWxF>|;SmSu(IO7E4*yH%)xZ{LdSX+2oI9mi;*jxBp
zxLbremX4?6=ma{pj<4hDg!fqYc=tH>1oznY`1iQ?gacRucmp^C1OwOu_yf2DgsWJq
zc&j+81gqGq_^Y_9gpI65UL&Vb(8zA&H*y<=mspp0mpGRMm)Mv1m$;XN$*g2vGACJ(
z%uePfbCZR8S$lbVIeP_r*?akWxqF2qi{z0UQb4jvKFKA8FIX>lFE}p*FW4{mFSsv+
z92SSi;cx^THiysQa)dKkGkG&PGX*o*Gx;;QGliL~OkO4@Q;^Bd<Y#g-g$G#&c?UTM
z1qay&`3JcNg+p0Gc|$ov1w+|G`9rxwh3i=Bc<VUp1nb!A`0Kdqgzc<$UOT5<(9Uk>
zw{zQt*ICzj*E!b(*V)(k*SXh)QLHFl6emg$#g5`faifGwSxb3KIZFjg*-QCLxl4r=
ztO{NQr$SJ{uHaX2D}<+6r+KG2rv<0kr}?M3r-hSQlX;UllLeF6llhamlZD$^+j-kL
z+XdU%+xgqM+l6M9nP=vh1!lIHZ|0hX4_Oa+4>=D757`g-54jJ8!K`3jFeg|L%ns%U
zbAyHRSo3)EIP(Pa*z@@FxbuVstO8yEr$A7^F5nk%3xvm6$9cy&#|6jP$N9&($Ax29
zV|ZgYV+3Q^WB6mZV}zSon|Yf#n+2QMoB5l$n}r&dhNt0Z1RA!6ui<KhcUX6LcQ|(h
zci4CMcer<i{aF2Y{W$#u{n-8Z{kZ*vD_JXfD>*9#E7>dgE4eF$^{jecJ*Qq!&#vd!
zbL)i{SQmH~I2QyL*cbR0xEF+ptVCWSCsB~dPUI(Y6NP(Ndw6>|djxyfd-!{}dxSU(
z=iwY&fU|Kv&c%h#SkHLRIL`#n*w6USxX*+FmVhVV2m}JQfG^+*gmYPQd2=~)1#{VR
z`E$8*g}JO;UM?qBkju{H=W=s}M_EUCM>$6YN7+aDN4ZCZBUvMPBRL}lBiSSQBe^4m
z8(AB98#x;V8`&HA8@U^WN|utR<R}G7wvw;pDuuULw|KWWw*<G?xA?cXw}jEGXkIiY
zS`f{S=0|g*g)3Mqcq=$71S{Ap_$#<8gf*-hUJa*4P{Xd_*Kliu=UL}@=Q-yE=h^4^
z=eg&F@vL}WJSScd&yMHEbK`}(Si5+;IJ*S9*t__<xVwaQmYrwk*addBop0ybg-=*d
zcuzP_1W(vc_)oY`gyF1kUN|RQ5Y7(ghjYV)3t0<!3pon~3)u_#3%Lu0C9D!&38zF*
z!Y<*La7%<IStofXIVS}t*(doYxhI7aSQB^?I1>aD*c12@xD$k1SzCEqIa>u=*<1Nr
zxm$$>mVsyB7z75kfp6d%g!ftZdG|T@1^3za`S-c^g@agwc!M~D1cTUv_=C8EgsWMr
zd8;|A1*_Ss`K!6Bh0UyHUNfgz(9CY;H*=eXzp{Si{mS`O@GJXQ{;%9$g{iDmUMeS5
zkjhTwr*cz;`&j#U`#Adq``G*V`?&jrG>hiZ99lrLX+F)Rg)dnzc`rFH1uxkz`7gOI
zg`kAY^rR*c&6pFpYKyZjGrxlE#wYrjx@hfAbt4q2I;@!8S=2G0{jb*UmYvOOo0c>>
z8s^kH>K4ma*LKx-s&7>BtHxGVSIjEkRd%m*WNBx~#^QTLaYZu<y9<UDp!ug{<7Er-
z{>UxQb>|Gpc`y4#mM-f`W_9L?jNFWa>FMcdel8PZ?MWrvo<uBL(~OP&$B9VPS8c`B
zan{15W#;r%ui!~6yYc<UPxQY<&eSE|i`G6Fxl`SuXoQ-|LRI6JA6E3eIlD9UaZyJp
zJ)pfU`LEWm?svD$somLpH)(CtCml-~Z#f+e^{zSfS6Ur)miHIS#XVQox_5Ndgp_)!
zr|-E@HT)F6YLQ`VWw)`qqW-H{<$sBHm93j`uXNo{BTGweb(Rd=ys>yb>t0c0cU)04
zYewM%w7cN&uwex&?x6Xj+^1wOk@2$H=mmKLr~i?Ab6t7vb#PPTwG%^fvbVpN{VeoF
z7W$(uYsZZ%nIp5SGk0A+k#Y3X+>BxG9!%%VNKb#oJY)RKHRdF<llg$LF~!Uf#!v5|
z89I%AMs-o`R0Oq~tS1A+Qeq^r3(v$oSOInnO-FYi!;ppcN49F)c58^W#j?%(%#>l8
z1s^azH^ds+^^0_F?Iq1W>b~m9P_C+0*`d&NnmSDF#x|(6xuvW*wP|!?WW!%|XXRbB
z^J-eFr&Mt&PnLgB)?7NI<XX|{LU}<%{-Hcu?(m%MEIe~a#u4z=pD<-ZQhK6SYMjQ4
zUlBKQ%Fam{u_q=}kH0jwZOl!HYLst;YWU5eZ9^^%t{L>xfV}?S_MIYjMfdN$uqQjp
z9Qj*#W!RyRDZ%SRkwS+52e*OqJ?j<ozj?{L<sarPFPIn1^EW&LKdq;L0N`)H6Xr4C
z5%U+|A@e8rN&1-w%zfq$<{scKbBFnz@iDiVTg*-72J;(p9sH!PGFO<(%q8X`bAkDV
z`I$M-oMX;1r<qesH~3fhk@<l+&V0`tV~#S1nM2G0W<Rr!*~@&xe9i1;b}>7c?aY_V
zHs%ZFb7m9cVm31CnRU!sW;L^lS;;t=70fbbDYKYa$Sh#yF%D)fGmDwQFbu^I49eIU
zD`R4ejGoaj5Tjr^m{z8lX<+J@8m5XVXG)nOCZEY;vY8AfjY(z_n0O|RnZ!(B#xfFS
z1T&0@VFoh&m_AG|rUw(wgfJq8$FP}~^m95uKc@er@6&f_AAN(qM*m7*pns;%(%tlr
z^!M~p`Vjpc{SED=chFzbU(lQBjr2Nt4gC@Q0lkb~OfR4v^lW+tP0<)_qfNA)R?`Z)
zjc%gr=xVy0E~fM896Ezep%dshI+h+sOX%VBV7fouhmNAd>0q$Hu;~|6fclGiK;5Bk
zQP-%;l$Sb7{X`w7j#3Axy_B2!irPwTqBc-#sgI}?)Dmg|^$s<YqA85BQbtNcDX3Pe
zo~owGs6r~2%Ak^|cxn<gjv7S`p$1TWs2)@(C8XHY3-Ss1CwY&&MP4H>lIO^7@;G^f
z{EqyZ+(B+7UF4_a$K(g(5^@1Kmz+-Gq?I&~YO;fDB5TQVvXIOn)5rvJ3OSw}Nyd=<
z$X;YPDFU0M=fq>;0pTOA6PJi{#81Tc#6e;&v6I+FxQKPcN5pbsA>klq5IA8a^n{9N
zCF+O@qKL>LQi*BABw`FPj2J-lCc+6J!6KgG5AnPB4g4~G9{&mV;0N$M_*eKAd_Dd#
zz5-u_zk^T5G2D!6@D98YufmJ*96S||$0y>W@EBZ-_rQa|m-jR5A$Ax04ZDb)#ZF*{
zvAx(%><erI_A#~`TZqlYXv~foFeTQE)nFx9E|!YLV-v8E*dVMo7KZV$f6&M1J@f{8
z2|bJcfF44>LARru(RJvD=n~X{PDc^ch$_)$v>Gi&vr!;g(J|-{v@aTo3ei`{6XXx%
z267QOgB(W=AZ}zEvJv?hS%%C<W+E5@BPygBsYZ&BEF=+`gp5K4A-$1Mgo`}2`|Y>w
zm+fcmKiCi0-S%zv4fa*`rS^C2jNNY6**olY_A+~}J=s3RKH5Im9&HZ=U(`=+4{SGW
z7j36(9@{?K4%=qiTH6ZS0^3X*YBSh6ZS}S?TdpnHHrXbz4YKvJ1=(I%A6xHQuUXGq
zPgoCHcU!-(erk1E7g}dqF{{zqX|1=GT63(4)>!KZYkzAbI0`(s_${|A7cJeEqn2+h
zU6u`&k1UHVb1b;UXz8@nSxPP0mITWL%P@=B5@z98{x;t;Uo)RGA2)wz-eKNkUTuEg
z{EnG4o6Jgcy}8t!ZI+tHn}?dC%^~JjrbnjVO_xolO-D`Nn6{ZdH91WSOfyV2liJj5
zsxal6l1vj#!%Tflp(d8;5$uC6!KdIO@YnDc@F(zc_+6NSO|Sy4gNxw|cq%*^9tcN*
zBW%EU&v?~%#(2#5jd7cCopFV6o{=(|j0&UNSY%8yPBD%$_A`bX*~Z5PpW%|>C&NL*
zF2g3nD#K#KEQ8&kF*F&<4B3WhhB1bLhDfj}`CETSe_7wHKcwHK-=trqU!<R@x9K5$
zgT6$cp^wv#()ZJc>R;&|>Tc@1y5qWUbzQnob<1@Q9ih|fT6LAW9Gz4*MmJCw0S-8i
zwYRmuXisSOX}{Eds$HRVXmPDx+oCPkW^3cM5^X<inD&+CPt9+da~h9kk7kQzwPvwq
zrpBsKYUG*%O|oW!CPotlHp@@cKJ^9l59)8#+ti<^-&fC3+trY|UR|h8QBPD4QAeqH
z>c`M+=ojcXv={mUS_3VHW<nN70o6b<C;=J^4S>R+S1P~in(B<|uxh7jqspmzSB0yz
zswP#5Doquu8ls9)aaE6$H<jm=9_81{&B~9I^OdAhuWVM9D$|vdltYz0!FKhL;-=!f
z;+SH$!ln37F;9Ujw2DSWks?JgUNJ}!p?KBl@4VW1s`EhS_Re*k?|07Xw03rOR(0ld
zPVF4o84ZrTe|OyO__^a)hr7eo;p}j9pdIRtx{myggpSc2eLI3Wp0?j<ztDcXeNX%5
z_Lc4P+VOUEdtG~edqVr@_P*^w?N8f$ZQeFdo4d``_Ceb_ZAhE4t)?xvZED+yw%%>L
zwnwcuTF<l|YTe$tu60T4j8?d{wY9W0t#v}{z}B$V7cKW%F18$R+0(MA#o6*s3(}%&
zscy+`iEA0w64k<P@i$*-{;7Fi^B2vln&&s;&FW@(b6#_N^N8kN&D`dPP1l;bo4#xM
zqG?sr{3g6f-6U_yZJOFNys2jsyUE{prSW9r-p0=xS2j8tkw#@>Rby7;q{f)W@Wy`{
z?lxR#@HFgh*wC=7VP=D=p{1d?A-Q2pL*E8r!{hoJ^{4Ci*Ke)=xPE>;R<EkBsn4#T
zTpv>(UjL%*PTenc$Le<0eOkAqj;YhvHPq$TO{*JG*RzgY_dtGG{)5~t-zZ-upDBms
z&GJGyD6PuDWixVr?XR^bYQL`itaf?rtXjCXxwf!2p>|YluUby+gPO}V$7|d*8*1LK
znO<Y4X{gDsiLV)6)1&5P^}Xs}s*hFgsQ#pSQ8ihuuCA%huAWpqs5+$jY1OT&GgbSm
zzNlJR<*2e%wO5r^C0C8Eimu{T`71A19<SV8xxR8qC0(hllvn0dPOcnW8Cn^rxLI+!
z;=7716(3g2sW4ZxR1{T6D@IgARlF*{Tkb7CQvPN6>hk&JNO@;@S$RtNnDXdyZux_<
zOJ$z2on@btEiA*!RArUm0pxLI;xc~OpQV>ekC*N$U01rOlqgk|R+Xlgjw=<H@=O0L
zxm@yn$*z)hB@0XN5@kt6NovWMl0GHek_W{Xi;oq5RlKHnelb$qQCwP_R6MG<XYs3|
zyG7@V4i;@KT3Ix=$XwK1lwUNpXh>05(bK{kh24dF3tffp7czy~!kWU&!U=_a3;BhA
z7F;Uu6znKiQ!u~4UeI1pT#!&OydbjRdH(JE)A{@IH{~zSpPsMFug%ZQpOD`-pP%oS
zU6dV@ZI^v4bI7c+7FmHTUN%G)D*HR{dfv&ruk+UDEy~056nW)&$$6vlqVoR9_2r()
z-Iu#5cUdlztI4g-P0t;h8=cF}y_fTI&cU27a-2D{att|jIoUZAa{A`*avo$~$Uc(2
zEqi75oNPF|K07BnHoJc|Kii*mG3!WHSJp>abF$#9hOC^d*sT6p{49Uwh0G(F+cH;X
z&dxMu)@NpCPR#6^$<4f<;mtUd@kNF+V`hdvqc$TWV_Zgb1}o!k`nmM)(l@6sOQ+M-
z>6Pgz>7&x4(qE+A0`E|NleQskQ5u%kkyZ@esvepan)W31YU=US9jU9qE7_LRrqsOD
zNvZw8aqL0LFDZvozDW5XWk!lNr8*@wMUoPg@*??Ga(D8c<n_r5lab`M<ig~s$%B)F
zk{>2rN;;a<mGoiKtR#I>ZBlyDn514wFB5Mko=W^Caed;#L^QE2u`n?%aZsWt@y~>d
z35OH5CO8vjBxn<=5>gXJCG<#mCcPp3QMy~YRyt2=kv2(lr4yxnK|FYG+PP`_rn#mq
znTAj6oK`$7ep<}5plJ`|FU22;-x}|XpAoN#uZ&NL9~mDJADDV=>JL+QO#OK3+^NQ?
z@~N3q$4>1v^`E#~aX-bm<35R-A7_ngip!0g7$*jy+np(ArtF=vVamcO$duM8`BNrO
z=|6=x<&VkdCx18DHF@!5Y;ybL!pU)y2ZD&^!6fgb{gXCLS~`iC)H$hW($q<VCJ86`
zW4*BlVmHUWA4|k`#umrM#}0}W#`-6ECmxu%dE(NE#Kg{tMH8n^95hid@xcV|g#8mX
zO;|DkpU^R(a6;UK0pQsE$N2N(_l^H-{G##b_}20H<0p;pH=Z;8?zl7K_KsUW?!9rg
zan0j$$4wa5XWXl?zOmh7-D5u)`|eoN*!r=VW5<r|IrjOO8)Ht4*)e9-m^owgW2(ob
zju|;7e9V*4S4JNjy>0Xdqo<FCMwgA2j*b}}H2P1;FOmb2O_HS&9H{sL$z(}C5dYpC
zb!OBzqdpxqf0SiZ!>FuLV@LHI^?c-wktas(7`bZX?2)>WRU?x}4j&mh^3jM(BMy()
zGGf^Xazy8dq7iW;28`g2xI6sJ@Nb5HI(+_c%kYNbS;NN;?>YS0u<OH)58FO$<*=E<
zG{Y)}B@7!fENIxDLw^~%f2eEd;-To!)}eVrCl2j1^wp5tLrxCaHDvXWxkL0rs)wWu
z88IYu$fKA`F^6J4k9j`^2W6dtn8`7HW7sjj5AGi99=vAoJA;jbYX+wd9yvH{@Z&+3
z2OS=?WzhSBh(Yax3I<Ic)OQdY%&d10+&ys3z;^~32G$Hr88~8K=)gw<E)F;}VDo^b
z1F!*Y17rhY2lN^6s{gJ2C;RX0|8f7>{dN5-`zQ7v+CQlOpZ&c3_V@d&-@<<Oeog&y
z`i<+?v)}W+*ZUst`(<Be-|2l-eM|br_Z`@m-}j#QjQAVzI`O+=lUOcJ6OR&yiy!y7
z+~;tg&-*OxgZF9cBkL2}r%#`k(Kn-ijNTFbQS{7cO>}v*G<tBfF#3M)bG`TWUf+9u
zZ*%Xu-Wk0my(4-*>2<l+kzQMRz26J()z&M&S8T67y<Yab+4Drt9X&tlIkTs_XIal_
zJqPy`^!y|0Y}7YV>!RL`GDXRw(xOI2g+)E;ak0n29-DeB>4ElW>5<!Ge2-o|o=0Af
z{64ZP(izD_DkF;{<0AV<aw30^=#JPOu{vT-gf5~oA~9k}gebxv{&V=g@D1S$!Y$$T
z;ThqQ@QCmyVVA=WhkYKlGz<%C4a*Cg5Y{{FMd)v#$3wpib%rvb%FyD_xX}KgoY3Dx
zx<ht{tPYtIq6?`ENeqbz5r*6kJ{P<<_|xEd!KPq&a9Z%l;IQCFK^KD#25kyj9E1cl
z2W1D14T=hSD!M8<CfX`m4#u!LL<OQrBC+VD@TTyD@GId;;S3=pEEUEJ2MT$@JAzXJ
zw_uH6u0SuS5+n(R3W5X=_~-fG^4Ig{^UeG^emZ{?KaBr~cae9Hw~4oyhwz$tIlQsF
zDBe@<RqiqFR_<~x$!+K6b7Q%ExGy<3IVU(@aX#cs=cqU(oT;1v94_Y$yPLh6y_!9T
ztz%cR6WK%9LiT;uIo4j*r>uD_6RVb$${N86{rCL;^34hVDLBzT0_XVq;N*TAoYt>^
z6Z&~@D*u5w!hFZL!MS@g^C|NY^FA}5naN-b%&3?qrjn5{Da>SM6w{xHV7SZ^`gi&g
z{S$qF{)%2tFQ@0y2(6-P={$NGJ(BJPVz57{E7XtF9_lk{88w~KQF1Dann?Afc+`E;
zOCBUYCzp{FsU%Ctcyb^J&hHYZiLZ$@#B4%CloD}7U*aG98h!+K;q!3=UWQM>d*e?q
zFZMO|A%<i1SR&RJdy0C|UFdSuf|jEb&`|Vu<Os43p^<uIDiVp@wI8*wwG;L#`vkkt
ze%1E1ZHY~7%dqve`K`yStF2aRfi=eZ#PWk>t;J@^w+yuWX+C0hnziOsa}V=xrk$p_
zCb?;}=^6Y3{1L2$li*<Zf^m}(G3FY38Lu0*87M=6p^xD=eV3lp%k(|<zv?#WthzK^
zknW6jl~$>ps10ZiXx`P7Yx-)gsa<NLI$r$`bO?GEDusGO7gTFhovP8QKa^i8ZOR1Y
z3&nSenTi~RQ1N}|{LbRe@Xnt)7I&0)^yoO<zO=o(y+?a@+oHCTwy?GzTHkHW1Jdtc
z3)7O^^0awpv#EJ}^Y2X?np&IsH=S=>(pcCiXx!g`HB4!^SHGdYxxP<*cb%gyy)Gc%
zCRfP^$<Ng;sLiZ>TC=T2QPZ!cyLwJ_V)cWn^;Pn!u&M)<wn|CmrHVxrnH7)AUFG%V
zq2=F|!DU0s&X&$8jW4}j;w+JsJT2Z-Tvr@a>@I?e`V<{4v=t67JY6uOU}C}L{CWA(
z{9Cg3W$Cg%@>b^M=KYnsCbuy6@0?F_N^+iMZ^$moex9`<t1RnT=7!AD%%>UaGKw;u
zq_0VrrT>|>GA%3ZZtDA~$*DI|7Nkr`xtKgFc}()DBs6Jo($Pd+V$Z~{6Iv1k37<>L
zrGHObH7#@6?f3=plj6@$C8iFZdN>Y>3ytfVQZ*$odDZ0f$-hmSJ88_MA7kOzp0PV8
z$|pXb@bQGS3D?KZ9zSxtXPkOm$ha@YmW+KcX33bzW6q4Wj_y5rr=&*mWYh<vrj7EB
zL`RB8x<|-I{5|}G;nRknA7&rcd)SVlRYU(8vUJF#A>A>Cn6Q{Fg9`@#KIol6BL*EF
z*glXoaP@%X0T=qC{iFMT)vvtYgT4#;j_G?$+$rXW*Yrv5^Gmcnx@UA(@8aHfdcD(Y
zSg-v(n|eNtS`jrl>Zcys9-<!WBhw=<M_>`XBfbnT4*xxDPS}vJZ$s-sABQXn86Wa}
zup*chyedc<bXH^(g@`^AW(t25;DX+QFZo4$A8!_KFmDgHhWjVyJ&uHPnBBsD&RW5m
z{QsK&{qIEZ|Igq2Cq4ZC{_{V%;{X2hb<+6%<Zbf!KYxFnL;g=*r;`6SuM^7u=5<#2
z-#h`i<$v=!!Tb-8!20(eUT2#B;UQQR-|{C&Ise1!wDT<wK<fFH`(X8a%O4;Geaq`C
z^lct`7p$zWx$`f-gM9QgzW?GjSb1M_>tAky<n%Q+{^d8YF2BxE-*OG)sjs>EhAUvj
ze$B7{av9{Tuanl-T>O^{U`>CWyS~QzFF%76_H_>XnsaYB3liD0%$YZw2HEWEboMpf
zZ}^FM&B-_X2ol>LnG<jL0en-uPH$i5x3BTM;TXtrU#Gc8!MDh34!_|L$aW9D;lP`W
zcR$E^zk9<zkoSK3hP`ic-)}(ny9e+!!2O2ZZ<63$APwFL*a7(J4cp&j!(TF8fNgKs
z%4`Km@fXaNH+&8<<IR9gZ<1pd^BG{{8#XW-K#sf~e7k)L(&Tl_CxEqpHGtKCj{&RR
z@Dcd_TM76O-~@aCSOHiLSO$0>q|Zy4C4j|%MSz8X_W%n3^8xb!?*bgmJAk=>Ie^)K
zS%8@!t)9V52fY3TGz3VlNdN)B0T=*f5C91BfUmHDMB4%|15Dr>83yULkuiXTThHhK
zT7ZU810aBkQ34c9C!hn+&a?qq0WBa0ZwBAyjerI~J;=oC7&%i5s9~xBRe(yS0#MGB
z0ZN$?Kru+ni<m;D0FV!M0y2=EgJUF<12Xh%CX2}gWH9M~G$s|00#fy4CW%P|BrsBD
z8X%sT3W#H-049U9eG(JPOaz(x1ZF%l4ltG(!;A(<z#d~1GZN(R!vVvXp}^G)0g3!z
zz#x#z4*>KB>3m;+7-aO(fZiaf?+J(kc|F)Zf*ndY69xzc*?lk*1Q0PoMgZW0B%jN0
z0BnZEyrN&xFX?~i7a-YxPCuicf_(pPz!Q-2KcfEvJOpXKpMC(iPya#R1G)cQ`VQFp
z_~_g8Ex=7+0e+*e1Fq3m=_|koTn1dCF9I*{3+)B`OrNLE0Yh+xJ`FepOu<j|Nni_3
z0Dhp418d-+j{$RVls-Zq2L9k6*i-EX7U4U3AN?)87ubY7^w+>Bxar;WE_x?03t!RO
zfnDgLw*j^S%dmz19GHepw2S@>_=b)22CyUh6nKYE=(WH-tfoJvR{;a@5xtWBkahwS
zu>$PZmeKFiOX(%RNi3ol((eHl(DUhe^t-@NyaRS~bAYFqMb8ATVmkQmNdsd+(gckI
zZ-IiH9zxrJzp&C4+6*iPOdDwfa2YyUOKX79fWS^r3A{!p-9fhlyU|Lw(9OVcG|~-p
zJun?|uurT3zN3n+q$_~+D5Fd165u|H=t8;x7!VoQMdktzl0|0%7m^MfT`Djl$#fE(
z2)u|C>@ef$slbm+p(oRmfF+qoPoT%sW9c#UXy8jmf&J$QU`>Y6L+K%O46rAI=z+kX
z^rQRIV&GAt>E2*}+7tMc9&{vdDq(ae9Rkcs5G|sGK;rV>$Xqs%y0560)IZb<>N)ic
z7?;1PC)8u=5il<gsXu{zxljE;-J|XT3-deW119Dsb%Xkix(<xYRq9t@WiC+{sSDIE
zz|Nef&H+PnhB{51qPnS*U{`#C`T_Ww@2O+J*&Lw`Q-`R7)PCwaY9IA2FgV{(UjvJ?
zo7zR~1TJSg^(8Qr+kn&ALVZqc24=@aZ3K2_J@qNI4mh4Q)N1NuY8ADT`jB!`A5hD|
ze*1lDDeyjvsD;#f!2Zmm-lZJC0nMdmQ?q~xnn5wZ22m7A;lK%@6hhg68M07j3I=}2
zK<OzhutaJKqLjcDby6Kv8!$#KR5R5`H2`x|N7Yg_z#mmo6;wH}NF`J;RYVm~`IL;x
zqjIQhu+z_=(y25m6}Y7&Dv^>>(|}`&qoz=kfoYmZO`yh8W2rIJXyBYiQX{Bg)KK7_
z22+EmfmDC0A2=oSp`xkYR8J}j*r*69oC>2ts9-7xcqswJr??ac_^DUqOY$G`Ir)ry
zO8yO8)g$sR@*(LbACUKfwYp3GPWs5(<W2Gh`5Q1;SIJ+=%j6~U0{II#f1C$C>kN6C
zJVpLQo+M9@KLEGoA&&vSb(lOv9w7IV`^ay}z2qKXyLOYi$erX@<aV-)+(v#uZUJYP
zO~8L`BsTyDwvPOSTtluVSCJo)ACgXB#Fm4T%~IgS7Lf~q8=FtgBOT;B<Q#G~Ig^|L
zmU)^aNrJ>kltf4yux4h`L>hrR(~(->&meFnQUHtAPPURQz@;^k^<*6>Cu_)RvXZPI
z%g9o)m@Fa-$b2%7%q6qQEHVR_wp22iOai`53eHngfpwcq#*!0(dmBfNAxD#=fP))O
z4kL#E6E}z)K=vp5l43HN>`nG0qsT}yf(#==$Y9{-gy1apdYp+(z9Rl1UJ%cSr^MgH
z6XFr^7x5?XcK3;U#9iWd;O}k`H;CVeYs6LJS77ok62A~$;yf^VXNXfoH*u2qk@x|)
zJr8k|I6@pE4iNi^eZ;rKH{g`#CUybe_Z9Ia(M4<}wh*5an}GY<NUSG5B|ah65UYt*
z#7D%3#0SI*Vi|DqONd3pd&B}_9`P>m4lxIu5oZ$9!IvdP5Wo_mgq^Sv7Q#fpgn`fz
zT0#x1p_1q%+KD!zg=iugiF!g#)DqQ1B`}F)L<vz$6cYJF9+69A6PZK?kw&Bt$wVR{
z1%`1dF$Gx0SYiS(ju=afCPon>h~dOgB8C`D3?%x4lc|`9CVCM)i5^4*5k`a(!Gwqq
z5PX75u!&drOZ)}?3=iOc<B##bfSvT?_wjqcQT~qK#&6=k;n(r2_^<dS{38Af{xg0K
zKZ~EnyYZ9wkN6Mx_xLez<~@ub#P{R-@Ne;N@UQXR_)dHWz8&wvw*s&EIlc-14Bvo%
zim$`h;;Zph_)7dk`~!SB{yx40UyLur7vS@72k@SA@LBi_u$`cA631~Ax8qjeK~1<3
z*W+4TjjM1a-if#4t#~sqqYZc+UW-@bm3TQ`ikIL;cmXcMbMb624UvJT;VF0$o`6ro
zr{Zz=WIPt1fRDq+;1YZ!J^~+x55WiH1M&WNU%U?<jrYQ%@JKuy55<FV5g3f(fw3qy
z{tEjCdyYND{>C0-e_?-Oe(XMW54(f;uv^#->^gQ8`xU!{UBG_9e#XvWXRuS)PuP#x
z57_tEG3*F-2s?m%hkXmo>>kXG?ZS3o+p#WeE4BsOjJdFl*m`Uowia8Bt-@AfPHY9X
z3|opV!4_ffVe_$fv3IaJ*eq-Y*jP~*fngYe*)R)c!i<<6(_(5&g(<KOtPN|yny?0}
z4y(ngu}Z8QE5(YjLM$K4!*Z}JECWl!Qm`Z}0h@+R#in4Bu!-1sY%De!8-<O)hG9dn
z!Pr2oA1214v0hjd7Kw#pp;#~`!UPx(<6tc8CHew=h6d0l=p*zY>PP=T@1nn>x6zyE
zZ|F7j3VIp6i2j29jGjZ!pr_E2=n3>V>Oqg9htY%ResmwY7u|!p(Vgg5=$Gg=^b7QJ
zbQAg+x&i$ZU5l<pSD`CWC%OV%hAu@HqYKgb=)34U=p1wwIs;`;3dK<rwWC(ljKZh^
z)uC!sg(}bvv<+=Ro6rVSj@F=6Xa!n^mY_vwKAMN-pjl`JnuaE$i72?z5(QUfqOs_B
zbSyd=9fgiShoLd(AQW8ei;7Y3gb3OL1rKbYU{D;4!@eGhWuY&T=g3p!Z{#uZ7ve|m
zBlnOyh!44m{DxdZt{|6@3y2pvkDNtLBR?TOB0nJCBS(?L$U$U3vJd$N`5M`c>_oOB
zUC35s3$hvc4B3EuihP2sMphv!5ht=7c^_GVEJ79_^AHCz7nz030NZ8?!4VX(BUZ$O
z7!f_9MIc0pbRz9Y3(|x%AazI$QiW6?rARSSh~y)=NH&s*q#-Ft5|V(#BXP)NWFj&i
z8H<cYMk2$Jp~zrlAkrV{i$o*6kSHVq2}42<5h6f%2pf52|HuB!9<V>LKeGR6e_;Q^
ze#h>!-?IN^zh=K;zhu8)_u9|d&)84dPufq|kK2#gkJt~{_uKc`_u9X<@3!x-Z?|{Z
zzp#I9-(=rtUvFP$Ut|B+{*m2jUtxdWzQn%BzQ8`u?y%3X&$7?3({|F1*%7<VZnndA
zy<KZp+m-fCd%L~G-ej-0%k4GxN_)Az#9m}Cu;<xx?3wm-d#XLjo?wr+$Jr;_C)&r`
z$JizI5%yvBA@)J`0rtN3KK9=BD0`$m%pPJFfl)pl80LFrdtrNK``h-|_R!|H-M8Jf
z{cgKuyJ5R#yJEX!yI}L$&e_h`x@{+IKiIyv9km^{9k6|8+iTlnbK7>>zOr@Mw%R_o
zZL)2&t+#z*TVq>gTWR~iw%oSVw%GQbZNAN6n`@hGn*okDqz$(rHk-|CgKc`7)&|*>
zwhmjHt=ZOStFzVEs%+)9Qd^O&z?Nsrv1QuQZ7H@So75I>n_`<}n_wGf8*Lk98*UqF
z8*Ce3>u2j@>urm&McTq_AvTdsVB^}@wwKoD)~D7d)<@Pqtq-jCtaq%ptv9UKtyip<
ztrx6b>pAObYq#}B>kn3s^{Dlbb-#6=^&9Kg)?L;e)-SDFty`>{te;ueTR*X`v97YN
zw0>Y+Ze40!WPQ&%&+4$wvCgzkw^CNZidt<}ixsx&ty(K&Ra!f&t=491gSF0DW39B7
zTT85k)_iNOHQSnDO|>Rl6Rh#pIO`<qMC&-~XzM8JaO)83VCw*DUuz$0FKZ8Lgf-L}
zY!$v4v3_NFVR>fx+w#cr(DJ}?&vM6d+j7Hl-Ezfp$#TK+v*oPiwB;wu3CnTIG0S1g
z0n2xmy_T;nyDd8`Us|?Vwpcb<KC`U1d}3K+S!Maqvcj^=vc$5`vcU4LWv*qmWrl^e
z5Ejg0w^%GDi@~C`Ko+H?!_sPLwlrAemTF6-rOZ-nDX_>aIhIUIx+TSuXqjf2YME@A
zXc=c2V;N-`ZW&@3Y#CtbYl*h>vh=WoTS6>B7J-FpVOd_9pPK{b$L7Dxe)AvZJ7%Bx
zrun-0iuscHg866jS@S9LPv#Tm@6AWehs+1e`^?{%-R7O<ugqQMFU*_GF7pQSI`bOy
zD)UP72j*qwCFX_Z1?G3nbIr5N)6KM*Fr#Lh*=#nN^=6G(W$rY$nOn?_<~nnYxzb!_
zE-@FHW#$}nra8@=Voo$qGsl@HnJ1XXnMa#PnunQV%mdB+&0=$JbCfy49BK|S3&B`3
z+x*h>+!Qc9HvMJtoBlA}G2J%ZFkLfUF<mnKVmfa+W9l~jXgY54n2wkZn!YpbHGOT`
zW%|n0W!h@`+~hKCFs(DKF|9IvXj)-fW?EueXqs<wnC6&fnivyl!c2(CYBHG&CanoF
zDNOCA7E`0C&QxQnGL@T3Oob+yDaVv)N;4&!5=`-?DW+J{c+*&u#5BS*)HK*Mz|_|i
zZR%-?G=-UhO+pjT#5TQzpThz83H%rAhyQ@@z_;NW@HO~X_#*6u&%vkRpWqYl_wZ5p
z5WFA$7TyEzhIhbU!dv0bVHdmsUI(v%SHT~`E8zFx#qfLZJop`WHar8SVFE^B8*GM+
zuntzkO1J}Vg`41dxE8L0%i$8Z5SGC?a3-7vC&LMFJUj)Cg~!8V;8E~!cnCZQ?hlLM
z-f$Eg0f)jtpe(`#wUK{}&y0T?|1$cGe;Dr=ZyRqIuNi+eUNm}*=ZvR~KN(LLzc(H=
z9y0DX?lpdG+-3aA*k$~}xY_ubalP>q<7(qaMyGMPafxxEalX-EoMW5`ViD4a8SO@k
z5jN_KYNOKFVQe)v8S9O;#wugEvDjE(%rj;iGmNRmB%{<g)i}vG!8q0^F^(_}H4Zio
zF!nX}HbxmEjG@LLqrk{DvWzbbPYq8De;NFSKMZ#aw++7;t{N^IE*O3`oHd*>{Af6C
zIA%C(IAGXk*kjmj*kSn6u+{Ln!DU!)_{6Z<@R7l3SZ-KiSZJ7Ua2VzoW*TS%VL%Nw
zgV|s-Xbq4-VQ4qB7#a+6L$#s8P--YL$P77#OhcL>*&sDcHB2^4G>kJy3?mFf4TB8>
z3}QoXLzE%H5NZ&CfoG24mHxRtpnt4?sDGfptM}<|>aXjs=r8KM`g8iz`jh$}^d9{Y
z{Q><x{Wp5Iey9FR{Z{?wdY68^{uBLb{YUx_^vm>1^b7U#^zZ0r>u2aGJ+4ReRz0lO
z>ot0nzC+)tZ_?N4YxI@+GJTOgU!SYb(x>T@^$GfT{bc<_{W!fuKSDoLKUm*iFV^?g
z_t1yyL-Zm&PtVrB)IHPvt$U>N>;BN)(cRYlrn{=UtoucGUUx?KlkSA>d)*P;LEU${
zy*jsUr*6A$tL}51OSfM4iEg!SrS1dWGTma`d%AhLxw=`p={iz}>FheQ&ZyJrAe}<j
zu4~pc=;XR8UAeAASD?$&W$V&)DY^t*yl#qaqHdgSv~GlMsBW;XzfP>{t?Qu+*9Gf@
zpfJMH{iA)ReWLwK`#^h7`@8n0_PX|p_M+CSJ*z#XJ*hpeJ*GXR-LL&t`?YqLcDr_)
zc8k`f-JtzMyIT8^_5<xQ?PBeF+IiZ!+F2leBej^;rZsB~TCEn+c52(SP1<^GjkZ!-
zrY+LuYjd=j+Ei_lR;rEDPSTFoj?s?P4%5bH2Wb0hduyY#;o1<bP|MS@wf|_IX`X2Q
z(mc@I)A%$uHP<x1YA$Mi)|}OJYkt&xuQ{qYsQFIwjmE9nq4`p?RkK<1ndVc?TFolW
zhnnS@rJ9AB`I>h$vo+H-lm^q-HD--bqt!r~PEDJpNmH+>(Nt<mHANbkCP$N@N!283
zrfH^VVm0G5qctNmLp6gm{WX0wy)==UFij9BRd6(~)X&uc^&|D4>Oa)Kt8b~VtFNdp
zs=ey7>Qm|;)yLIG)rZvIsrRbg>K*DY)nBMLt2e4YRj*O6Qajbl)l1axspqNZs%L?C
zl2oH=o7$w-t2Jt+x<lQfZdA+FRqAqevARH=tIkrVsgu-Fb)0&Vdc1m!dZc=&da$~`
zTCDD+j#P)KgVX{wNBt6d4*d;1g8a}u=y&KQbRGH?x&ZwQoq@Wc6Oacw0v&+%L3^NG
z&{xnlXba?m)<d5_A44BPE1;#&B4|GJ4m2B@4v`QB*&s7y0L63_)B&|XjgTCwg36&{
zr~t}^GNCjm37Q7QL9x&{Xf!ke8UhW1`a#i9PbdNkfxr{MpnCR?>Z$6n>Y?hs>W=ER
z>NnLD)g_fzbyjss^`q*0)lt<!)jriXs@<xuR9&hqDwk@5>J!z+s+Fo0s->!hs`;vS
zRI^mmRip}4*;FQ#UZqwkRqd)~RfDQlRjDdd6{%#ZY*mITMU|k6S4~z;P>oTIQVmlL
zRt->zRlQV^sxVcMimzg;UMim{pD6!QK2Y9O-d5gFUR7RFdX?vtr<6Y`zgHer9#rmA
z?osYmex=-|{9Nf$u2-&Au2O!eT&`TAd`~$~IafJTNh=8@qO>TDO05!7b}CzyjmkP@
zwX$4UtSnIGDl?U-%0%Tf<rL*a<yhq?<#1(;a)45-?5*sf3{wVy0t!d@Qt?djMDbAZ
zKyg=bTk)IXisF*Ot2nFZR-90LuQ;MOp!intwPL4YyJD+ivtpxSonnpRBgF@b_Z5p2
z^A!%oY{hg1sX!H0g-M}Ts1*uDo1#fkuc%Q}C`uFsid;pOB2AH`n5LMbn5Y=1kSK;L
zViW@u;{QX@U9dI%aA6#$ySux_fHBsrSa)|P-JRP{vAesly9>L;Lb3R(*ouiA*gQOM
z<DBdJxeG%I0}Fi%Jquk69Si?je_Fp=KU?2h-&kK*pIRSU2dw{DZ(6TeFI#)8XRIfz
zN3Gq~eb!ypZPrcJb=EHHa_bW70_z;>4C@r@1nXF<&Dv^hvesFvtYy|BtJ$izs;zRX
z#450ItPCr~O0;6FC@ahgv4X7`))Z@kHO3lY4Y3ATeXJg%NuGoCkL9Q3o8^<`o#nM<
z(DKCcz;f4e+j8B~Yq@ASXE|j#ZaHi@VA*5YVcBBYU|C~XX<2GnXqju7X_;!7Xz8@r
zEp3)&OTDGqQf?`>SS$vM#-gxDECLJ1!mv;*L<`n}vcN153)qrwNw&mWqAlT;V2i)S
z+v09<wv3p6n}^L`%pc7|=2zzD=Evsy<~!zF=05Wk^9A!+^GWkjbGLb)d6#*cd6Rja
zxy!uVyx2V7Jlj0oJlQ<nJjUE%ZZX%JtIg%+Vzb3;Fl)>Tv&1YgbIc4g#Y{9~%_uX>
z3^9Yv>E>i}ygAw&ZVop4o4w8Mqbb^m>9=Xv^u_ev^v3kU^wjjwbkEdpx?#F%x@0<U
zI&C^`I&3;%+GE;b+G5&ZT5VckT4GvYnq!(_nqrz@8f&tdT1}0nT2rN|#AG!YO<I%E
zBsB?5TocnoH5Hg}CX@+gf|$UjbW^e^-V|*LHwBygO<pE9lauM6@t5(t@w4&0@s06?
z@rm()@viZ<@w&0sc+q&yc*=Ox*lpZr+-2Nm++<v5>@qGlE;7zD&N5CjPBM-geV4Qw
zn~ZhFs!<-a$Y?g|jVhzeC^GVlEF;ZGGUAMABixv4%ra&eQ;hM(Xk)lB*ywNcHoA|-
zxc>~l4Bri(4et%F4TFX!h6jebhTDcd!xh5?!&$>g!%@RQ!(PKq!&bva!&<{i!&1XS
z!(78m!&Jir!&rmO&}wKj)EFuZB?ha(XwVoG28lsn;27uzvVma8Hy{mAL$(2ANHruH
zVhj<65JP~$$KY;oHjL<h>xcE9_3!m>^e^;J^$+xS^|$rc^;h&4^k?-a^+)vw^?UU@
z^;`8D^lS7h^-J{&^mFtx^i%W`^keiL`WAhIzFJ?dFV<W1dc9gN*NgQ$Jxfp1lk_+}
zS`XLf>cRSSeX>4YAEgh|2kHIvo_bfkqyDe%hwiKHqwcNlrS6&Tk?x+ZUw1=yRd-Q$
zPIpRoRM)NBr`x65s@tert6QmCs#~a=tDB*lqMM)_qwCPM=o)m@x^i8y&aBhx)H<0?
zq~qyWI;yTfhtr{SFdamfsY}x(>Ed*ex=>x9&PV5=bJ2}xe`|-epSAC`Z?uEjC)x+v
zJK9^?KJ8^~kM@lAxc0F2fOfZbyLPj7owiH6T)Rj+PdiIHRXb7JskLcawT;>uZH2Z(
zYtb6C8m(L_*7CJ1Elo?(;<RWjObgM1wQ1TUZJahz8>$V|`e;40&e{>pZ_RhjXU%)f
zYt5kMvF5(!j^?K3n&z_Ryymp#nC6gXzh;+an`V<{t!9;Gsb-;Ou4aa2ie|iKjHW}=
ztf|*jY05N38k0t+QEH?bp@ySjXvi9ZCSQZlKs8yK3{8qAUK6be(*$Y!G@cq)jf3Wo
zdRYBM{XzXk{X+dj{Xl(3eM{Y^zO3$1pH?4NA5!mE?^bV9Z&I&SuTn2nFI3M}&rnZM
zk5`XTx2v1gb?Pd0nYvJIQft*pwL~pYv(<DpNsU)y)NpmK8mvxNC#mDqk?K%&fZ9jx
zu69<BsD7!wt3IjTsa~m`s~)KaRQ;+Os$SJa)mha^)e+S})gILj)n?Ut)oRsp)ne5=
z)hyLi)kM`;l}**6YEV_H%2h=wvr4B@siZ2Qilbtv$SQ&gqe7^1RavTZRkA8h6{QMQ
z1*&{h9x7+mKjkmwH{~bgkn)xCnevhHp0ZzgUD>O=pggNQp**5IpxmR}uH39#r(C66
zrd+6;tDK>nq8zUrqik0;E9;b1%2K6OX;f;I3Z+=dSF)5eWq}f>L@D!>IZBW+RhgiS
zQHCpnm7_#~a+K&${!t7oz9`-+UMmI_j}`Y7|0!-Nt|~4n&M8hRjw%i+_9}KLHY?UE
zx)jS5ixl$|GZj-56BJ_<9g1c}ouW!nswh+#6<UQtAy)7eECo$bpuj3niabS*0;EV$
zBq*X4;ff%IufkK|q8O3?mVcLjmcNs~l0TO}k`KuH<=5rC@(c2_@)PpI@&oeS@@?`>
z^0o3+@}=?x@;UP9@=5Y>a=W}$-YBn;SICRyX1QLjl1t@6IY&;HljV3hMh=%l<Y0N4
zJW(DikB|q;{pDVASGlA7k8D`>MfP6yMm8vWEW0oJPj*9gRd!K!R(4W$M0P;7N48zI
zNw!Y5O14zCP&P+4T{c-ZPG*<2${J-gvT|9m%q-K%R5GbdAmhmBGLj50L(5<?h%8f<
zDoc>X$iihoGC!H8%thuP`z`%0{VaVaeI<P+eI&gny)C^iy&~<Ao|Yb$9+K{p?viem
zZji2#u8=O4&XdlPPL)oOj*)gqo27NqDru?IDm6$oQn^$l<w==Rij*MDmm;LOQm`~#
znk0>tMo2@X{!%aL|6}z(l3~dg$$QCb$#cnL$$+F^a$V9Zxga?sIW9RY*)Q28*(%v6
zStD5?SuB|^nI)MjnIIV>>5w!_>LittQi)Y!kf<eciAchgFeDTSL4uLMB@hW%k|s%%
z#7H6}!4f}-r^H3#Ao(r+F8(AQ62B5Z6F(H+72g*3i7$)Ki%*G<iMz#n#XH2C#p}gg
z;$`B6;yL0O;>qH1V!OCi+$gRQmy3(UCb3Se6idW>F-uGp7l^T9q!=pB5@(2$#c|?D
zafsMo>@EI(g8fG{EczmPFM2I{E_x)oC+Zhn7hMtch)#=+i4KYOiFS&%h}Mg`M9W2s
zL~}(mM3Y71M0Qb|s8LiSDi;-rOd_2~DUyizB9@3MB8spgqzEd?5~YihM6sesQHaQ2
z<Rx+yIf#A>hlQVo?}V>}&x8+!cZIiveZtGa^TJcYqr!v2J;Lq6&BArURl=ph1;W|F
zX~K!ZPN7ZMBCHoy2}^}mp+Tq?%7r2!SI7{Og?J%a2ovTALBdpFf-qVbCJYq%2;GHF
z!oPwag0F%Pf;WOe!DGRIpkHuZa7EA~I4w9XI3(C7*eTc|STE=jEE6mg%n?i%OcHbo
z?1EN7gP>YaCMXmb1sZ`|AQEr|3;|hy7hnW%0Ys1~NEIXqq6J}sK!K0IUEn16%m2au
z!hg?y%^&1H<`3}u`PcbZ_&xm7{A2uX{$BnL{$~C<{wn@b{sR7N{xtqX{#bqozlC4V
zui}^Tt$YJt&6n|od=8(^C-HH76hDuj&ClQ`^W*rD{1CoB-;3|cci{i#edm4R4e?&`
zp7I{>?(lB%uJSJO&hk$14)gZ&cJa3IHt<&Smh%?z=JICnCiBMe?7UW91FxD_#w+9*
zc^aOaC*pB=3?7+>=b?EpUJeh$OX0=yqIjXa0G>C`jpxYw!yV>+=Dy>;;y&X(<lg1p
z;$Guk;-2H4<R0N3;O^#b<8I`x;jZ8==Fa2J<WA;}<J!5c+y-tnw~SlJHF7mvIakEx
zav5AQ7tcj=VcZ-ph?~NV=SFcuxc*!(t}EAp`<wHf^NBOWdC7UodBC~DxyiZ8xyU)o
zInFu6*~i(**}_@R>EbNoEac4LOy^AEbaHH*W=<Wal2gL5aP%A%N6Ha!*c=+CfP>{A
zIJq1!CykTHiQ$BEf;he$4~{eEFZ&1k3;R9$HTyaH5&ItdHoK2~nSG9Zl6{1IfW4c&
zjlGe*hP{Hlh&`7*gFTr&j%{bRvK!dd>@v2MZD6a}GPaP-Vbj?pHkOTKL)lsEbaoOu
zmL0(kV*9c^*v{;Kte>o}tPiZ$tmmvptb456tUlId)_K-R))CeL)^64|)<)JE)^gS&
z)?C&M)@0T=mYvnYs%KTPN?BHxfu&|iSppWDMPn7Puq-4imjz~}u@YG^tZ-H!%ZKI8
za$@~u{$PG)zGJ>(K4U&)-euloUS(cno@Jh39%k-i?qqIZu4i^JmoXPGXEUcUCo;z}
zJD5$(T4n{am}zEenF^+u$zw8^6egaDX2O^`Ob|1f8OMxdhA{n^o=g|!2;&#y8{-4x
z4P%h;m@&Y(&FEuXW}Ii7VjN){VC-gWV{BxsW-MncV$5aCU`%3kGHi?%Mm?jFQNpk=
z^b93K!r(Jl3@U@bz%bwp2m{1OVZ<|{7@-V*h8M$?;lTJs|3?2ve@lNse@q{s_tUS_
zFVoM{PtlLk572khx6wD!SJRi%7t!a^XV53nJLxuh3%!nBNiU&W=sLQRE}`@3Oge>5
zpkwGTdJY{#Poc-rBk3V@Ke{K~g+4<2N&8CsKzl=bPJ2YVN4rhCM!Q5iM>|P7OxsV}
zMcYDKPwS#Bqb;D#rcI+wq>Z7q)0${Cv~pSz%|z4C<TMeDL!;A3G#m{{gVM5SX`@Yh
z3@w}%Nb{k&(;R7ksKeCH)FJ9i>Qm}{>VMQ5)Lv>2^)&Su^&oW*bvtz<bq#d|brE$g
zbp~}ZwUcV2wovP+mDCcdnX02IsbVUR%A``Lcq*C-qh?bxsL9k=Y6LZy>Pz*YI#d5r
zeo($p-cepro>3l9?oe)0dMOtuXDG)g-ITqQ?UYTFwUiZ<#guuJ8I;MCaTFV+g;Gzc
zq?AxB6dgrLkx+OPCWS)5Q_vI`C7Y5#Nv6b7A}GNWUy29CiSn2HgZ!ENj{J)Jl>C5v
zhkS$FOTIupO+H3GNZv!<PTojfLta5%M4n5YL7qhJBzKUT$#vukaxvLV){+%u5t&P7
zkV#}58AXPYv&d=WL~;x{j2uYzA^#r{`Azyx`b2t5dO><j8X)zP`bd{a=Se3?M@aig
zyGUC}>q%XtrKAO<*`%qY2_%5jMrtHglgda|l7XZqNl5|{i$o<6Nf;8GltTiMQb=*6
zNK!D#kK{peCjBe;QShbUUBRn@X9W)m?iAc8=q<QVaJt}F!NGz(1=|WX7OW{)Ua+WO
zPQmnoi3MW|ItrQ!Y75E>iVBPcngV%&uz*uQ8#M{?3lIgl1(^k@1@Q$@1tA6g1)c>i
z1tY|t#IMBn#Mi`U#D~N?#GAyc#0$hT#AC#6;vV95;zr^c;tJv-;#}f%;w0i&Vh6E_
zSW7G?77<NE4N*=M5;;T~v4EIQL=YjwOkxT#o)|?8A^H<Ni7v!{gr9^jg!hD3glB{Y
zggb;AgkC}q;WXhG;UHlTVH;s1VKrenVIg4-VH#l~VGN<2&`78ulo1LE27;O(B?t&C
z0+m1@U<fcm4k3e(Oo$~!5P}H41b2cH;SYWo{|P^Ye}R93AHetH`|y|X=kO=-hw=OI
zJMmla>+q}aOYrmYGx1aK<M4KT3%(v-i7&yM@jAQ$FUE863_J;s!z1xfJQ$ybPrygx
zL-7H4FT4wW1osp7755(Z8utwM5O)W66W5EofIE#lhC7JcgWHDNh+B<YhFgf6jhlv>
zfE$Br!!_cnab-9w&VW<lBse~fiKF1~I5aK~myJuuCE;RlVYon?H_i>`fcuU8hW&_r
zgB`>^!rsN+!d}H*#Gb(($97})Vz*;AV%K1oV;5oPV5egzV#i?Hv5nXoY#Fu?Yrv|p
zQY;_K!cwpVEE)^LW@FQ_N!S={I5rULgLT6?V1MU-%m0}FCjWW<qx`%1xAL#%U(7#~
ze=NT{e^37Q{Ehi*@|Wi?%%77#Eq`MEnEbZ<#{BC1vV3d4K3|nD$>--Y^U3-6d{lm3
zepY^3eqw%fepr4$zV|4_GJ^Sq`HFdud5w97d5F1#xq<1$^k7b7j$#gAc4M|;Hek9i
zOEC*DvoKRJ<1uzjE2bV(i7CODF*=L_Bf@YobPNfD#UL=bm`qFxCLR-s3BmYbJTT6f
zzvyA~XY>&ICHe_^0Ns!7LtjFlL!Uq&M(;!KKyOB`MXx|FM$bi0M^8eJMR%Z^&^73C
zbRpV+R->h8KAMH5pz&xldX!H`r=t_mG3YRK0NNYviXK7zLVZQON4-WpLp?y<LES)I
zLG_?cp^l;spmw3QqSm8Up_ZcNqh_L}pvIwWs1{TmssdGvGNCjmIZB9Pqi8513WI{9
za!?tlWK=9F92JD}LAjwEQNNMjkROq6kk65ikav+ckynuykf)JHkq42xkz0`)kX^{7
z$OXt*$SKJ2NIS9xS&ytl79-6_EmDpYA~{GJl8DSl!jU;h5HcAVi;O@9A$^c;qwvdb
z#5cr8#2dtO#3RIA#7#sm;sW9{;wa)EVmD$dVgsTJu@o^MF$*yTF%Drzv>@sb6^LSl
z386vA5kdqTK}8S|7z7NFgUCQ6Az~2Wh(Lrl!VTeo_yzw8{{Vjte+GXDzXQJkzXI=p
zpMoEOAAs+IZ-K9auYxau&x6l^Plk8GJK#<5T6j6U5N?F4;Ziss&Vp0mcsL542hW11
z!4u%o@KCrv+zajk{|Ea4`vQ9hdkK32yASJ!^}#N|&cRN=4#D=qcEC2l*1(p-7QyDg
zrokq_#=zQO4X`R$Da-=X!4xntj0>Z~3Sd|m0tSJBU@5RTSOhEx<^ywwIl_MDearip
z_a^Uo-ow1Rc{lTV^Lp}5=N-*Ekhd#uOWyjtRe4MD=H<=Io1E8~*OAwhSDRO!SD0tW
zQ|C$Z_<77cN*+EBl?TlO=cVN(<VEF$<oV@!<~is6g$_eMLx-R*ppT*VptqsdpckQM
zpvR!y&^^#?&<)Vl&}GmC&{@za(D6_^v;|rRt$-FoO;8O~1{FZrP%4xFMMLwT+0b-o
zA~YHr3JrjIL0zE#a)0E0$$gjmGWSXDKyH6-U+$&cv$@A}yL0#EZqMDAyE=DS?!w&J
zxl?n;=h|~ybL(>}bBl9Lxtd&gt}vIKOU)(ZVsc@**}3VtiMi3aVYvahUb!y0{~$jg
zUm))wFCkAL1CV}5ALJ6`EaW((8?qO&9kLO!8nO(s05Tgg6*3-ThqOTIAeE3}hzX*B
z$RGj;8$yK;AZSP)Bny%bNrXg0LLvSTPlz+*U(S!5&pAUmFLEB|4CLI-xt4P==S<GA
zoP#-ga<=7c$mz;inlnFVX3mtHaXGe}=A7D`@|?mPV~#pUn#0dw=8$u6Ij9_H4mc+@
zCq5@KCpgD1$0Nrn=TG+c?2p-RvInytW#7%dncbV+lYJ`tNcMs3UD;c**JZEFUYtEQ
zdq(!8?6KMH*^SxN*`?W*Y<;#eTb#|!re_yq=V!ySA=#kp<m}k&@a({B?`+rXk*r@?
zU$fq4y~=u;bw8^=t1s(v*14<`S%<RrW^K>fn6)}<S=Pd=*;!Mw#%I~HTC(c0Dzb{Q
zOj(*NS(YG+l|{+IXQ8s7S>UX+tc0wntdK0fERQUwtUuuI;E&+9;6d;s@Lljta4)zA
zd<uL7ydS&^yal`tyb`<^JQqA2JP|ww+y-s{SA$Ez7O)Pi0E@sJFbzxuW56(QHaG*E
z1daiRfdjx^U>ESe%paMbGlw!?WIo9p$h@6-E%RdLnapFE2QznPZp~buxhiu>=KRc=
znUga+GdnVyGHWu+GOd~VOl77xlbgxNBxPbV5t)!oP-b#wY-V_7V5avd$~6M|3Hkzh
z4|)Z93c3&K2lat2fzE=CgStU`K-)kYKwY4vp!uMgpedknARDL|R0}Ex6@m;P6-WZ&
zffyhX2n#}hARrJZ859eO00n`3KyDxh(65ZI8SgV*WjxKepV6PumvJfMY{v17?u<Pd
z+cGv}bY(2fSdcL*V@k%j3|mHXMr}rUMq!2_LzN-P;AJo}NEz4+L<S@Sl#!efn-QK7
znBhGN2#%!xO#hPpKK)ht)Aal4{po$_m(tIsA5ZU2-;=&AeM5Rz`qK3I=`+(Or+21z
zq&KD4q?e^z)Ai}fba6U2ot|Eho}Ug+&q>cnPfCwT4@(b7_eyt3|Cjb7?Q_~t+RL;j
zX#;7u)2^jmOgocyEbU<0?zF9G>(f@HElHb~HY06P+Ss)Aw8pgRw9+(7nl4R|CQ9R^
z(b9-%m^4^gc3OH`Vp?=sXqtbT=P32{H+4AmQ|jB)!PG~ocT;bs_NMlvo=QEEx<7Si
z>gLq7sVh<!rOrv6mO3F7NNr86PpwQXPBo=!Qe~-vR8}e_6`zVqg{Fd2Q&ZzpBU6J@
zeNx?09a4X#d`)?u@+#$N%Keo7l)jWpDQ8oTr*x<6N!gaNA*Cy2Y0CVRnJJS~I#W7Q
zno?>~%2KQ;`V?h~IE9-+Pbo;rPl2c8q-3NdrNpF!r39pSrMRU0O&(7El>9b%F!@pP
z-Q=6ey~#bvr;?8(?@!*Dyg7Mo@`~g|$#asYB~M5Ol3SDOlPi;plTFE*WLYvlnVC#Z
z#w8<@bCWZZQ<CG7Ba(xXeUjah9g=?~eNB3w^eX9T(*30Vq`ss}NoSLeB^^xKowPM+
zebTC=B}wy=W+Y8Y8k^Lf)R<JARGMT-(j_U9L`m!<Y7!v{os^f9m6Vp0kQ9{^lH`}<
zk>r&0C-HmY$HX^@&l4Xc{+D<?@p9t1#1n~!689!<Pu!TeI&oRzg2Y*gQxeA|b|f|>
z)+ClCS`+n&%0zJ@H<6xLkeHtcPs~ZoNK8zOP7F=-PxMT5PW+oNobV~(ZNgx}qlCK&
zHxsTToKHBJa5!OK!j6PZ32PFTCoD{uoiH_Fe1bipIiWV8JfSebkf2JCB=8a#38VyU
z0wN(NAtNCvAtoU#At1qP6#V=b|0Di${80R0{G<50@i*gp<9p&y#UF{^AHOqxbNt%)
z<?##SXU9*CA0KazZ;7vquZS;-H^!^tCGos?Mm#AV8;^*G#Dn6K<74B);sfHn;$7nZ
z#r=r;95)pABJOeA-ME`^y>UHpr{a#p?T_0Tw>fTY-14}EakJy5#*L4&$F;=O#Z|-=
z#TnvMagsP*93zethmAwTLE=DhNpUf8VQ~R*UU4pQ|6+f{evW+`I~e;Y_HOLW*xuNl
z*i*4bV)w=Fh}{&sCU$x3!r0ldQ)9=++G3kyYh%k}3u6tjs#r-ZH<lh-5St$hkIjkA
zh)s%(i4BeQkM)doj{O@m9P=sWZOrqShcS0zZp2)PIUjQ}=5Wm3nC&qeV^+s3i&+pe
zD`rZ}xR{QZrkI+TvKVWOK1LZMis8i2Vu&%A7+6epOnOX0OjJxrj9-jLj8n{?=<m@V
zqF+Zpi+&LOU-b3p%h6|}k4JY$?}^?Py&<|QdTI2$=o!(IqQ^$JM>j@SN0&sKqqWiU
zXkj!vni`FdMnyxT!O^MF@zIgd!O=d^ZqW|WzoNcIy^neo^(1N_>UPw%sEbi&qK-u!
zh}spkC2C#N%BaOrbE2k2O^5=bTBGWtDx->`j8W<+X%s(-8AXo5Mj@ggQJ|>gsMx6R
zsDLQ1D3_>zkv}3oN4||5jC>S%H}Ym=Z)8v8$;iWz`yzKlZi-wJxh!%)<gCakk>et5
zk<F1ck!6wANPVO-QXI*Nq(u@VF_Eyy?8vmpgvhAKkVwBsk4VSJ-x1#;K195ZcouO#
zqCcW9;!?!fh~p965xXO{My!um6|p2@Uc~f>i4kKW+9Dbvsv?RbOc9z0S%e^h89|P~
zMIa+`BQhhBBVr@MBLXA5BU~f?h5rcu96l8OBK&dq-SC^?z2QCKr^1hf?+f1%zA1c7
z`10@t;j_Z0gpUiig*S)SgqMX|!}a0HaB(;%oEA<D$ArVev%=HD6T+jyL&E*S-NPNj
ze}{bw`w;dj>}lBju>P>VuuEZQ!j6R<4BH*HHEdnj%CN;@bHk>GO&raATEptYD#MDy
zjA809X&66@8AcAnh9SZrVW6<&u$Zv0uz)bHFqg2up~In{Lf?iChCU3v6M7@`O6d8}
zlc9$~_l9l{-59z$bZO}P(3zo=Lpwv;LmNY@LrX&~q1sS+s4$crN)5$_qC%me;Lz02
zxX_5upirMsx6qN0pCMmD-i5pjc^q;t<W|VlkP9KFLXL#&57`;AIb==9@{olgvqPqa
zj0>@aG>6oNl!sVD^dZU+aR@hr7D5ccgup_wL()PLLZU)KLi|G9LmWeX2Y(Cx5d13m
zY4H8v{@}jgi@|4tj|CqL-W|LpcwO+y;Kjjnf~N&f7|okngX@ATf{TKU!Rla1FfW)9
zObW&Z!-I2zGlG+Xqk}_({ewM&orC`beGmE=^d{(e(1W1=g02T$4muljJg7TpPtdlY
z^+BtGmITcUnh`WHXiQLBP(x5<P;rncNE0Lr;s-H<$U(RuL=Yqh6qFnk8x$545abo)
z67)B4IPg>8+rYuVhk<tjZv<WmJQsK(@KE61!0mw>0=oj22F?$h5jZJuY+!p}V_;Qa
zNuW7U8z>7D1hN7tf%rgVU~XV$U`k+YV0d6)pm(5a;J<($0iOeg0tN#f1>6m|8E_@w
ze89<o!vXsOwg+qsSRJq|V1B^NfXM-!0qp^e0o4Je0hR!5fIL7Lzz(1U-~&(r(16T<
zlz_N^h=8B~?*P|;5&xh5pZ$mYU-&=vzw3X~zt_LV|D^w6|9$>D{5Scp_Fv||z<-wi
zWdBb84*w?qYX4Gyi@(la?l1Ib`&0c1{wRN_KiEIjKh8hGKgi$5-_?J_@2B4vzahUD
zevkd``Q7yE_3QCF<#*U`pWhC@O@6EWmiaC4o8>pfuhXx?ugR~*uhh@tr}I<z3H{i9
zR6l|r$`9%X_Dl7P^Na8c^7HX?^&9d1>HEcZ$oGZsW8ZteH+_43dwfs%9`@bmyTf;r
z?`q#=z6*S3`A+uj^zHC%@~!qQ^|koweC57EU$!sR7w?Pmh5CYhQ+(rmBYcB=y?tGM
zM|^(zeD)dgdExWe=dRC9pI)CHpOZd^efIh6@Y(3I+Gm;10-u>alYKgUI(!;^s(ng*
zEIwKvxsT9??L+aw`=ETFKAAo#K5;$~K7l^oKCV6^-aouQdk=ZP@P6cd*ZZb-ulITH
zlir8D_jzyk-srvBdztrq@0s3{y~ldDdpCMldzW~dy|vz>%%eBUo8pc4MtbLZXL_f2
z$9ji*2YP#ZyLkWe`r-B2>#f(I*CVexUN^k1c%An;;dRJsuh(|34PISdOTFfM&G4G!
zHP)-$tHG<vtHjIfrSXz^3A~tIWG|c-(hK4R@=ErK^$PO}@bdC<@%rmI?D@&_t><&k
zhn{yluX|qhJm-1Bv)glz=Qhs`o~t~Uc+T^j;W^QBjAxr?y=SFov8TyX?J4!-don#q
zo>)(WC&V+uGs!c?Gt|@H)6>)0^N+`OkB=U2Jf3+x@c7T;y2mAtvmVDi4tnhN*y^#~
zW2MJpkGUSxJtlYn9<3gA9u*!%9!3w9hs1;D!SE>X$oGJI<anfeBzi=9gn0OQcz8H@
z{C5B5{=xmV`&0M(?)~o9+%LMHaX;pMz<rnd7WZ}TE8G{k&vBpXKHlB#-r`>CUhZD#
zZg5w+i`}{IG<Tvq#vSIK<(}rA;2z~3?C$IC?(X3J%k8V%d$*TvPuvFFZo6G|yWn=(
z?TFicx1DaA-PX7*cU$N-+ii;5I5(SHlUt2jnVZ#3=caHIxv|}-ZUi^98`KT#mg*Mo
z7U34;=Huq-Hsboz^^5C}>kHS%uJ>GTy7s#ExSn)9?7Gi&hwDby)vn82=ey2yo$T7_
z+V0xuTJ2iuYIfDS%3TGnELVyv-WBPZ>ze7B>>BGD?i%Ro<?7=4&*g{9CzrP_gDwwU
z?zr4=x#Dup<%G*2mpv}qTsF9Lxh!#+=Q6`(lFJyEHkSsMN|$06lZ(bh>cV$nx{zG3
zE(jNhONL95ON>jXi@%Gfi?hog=kLxRo!>Y=bAI6bpL3t{CFirw$DI#4?{?nmyv}*0
z^J3?@&eNPHI0Mct&UMZe&PC1!XO*+Wnd?k<E^y9whB;?Dr#mM)M>&T$`#HNiJ39Y%
z`sVcB>6Oz{rvaziPS>0+I-Pbp>U6+qr_*MqwN5LX7COy#n(8#p$>!ATRO?jcWOdRz
zDV;=494DF+!3ph@=al7?>J;x3=@jJT<K*V#;Plh+i{m@T7mkk|?>XLb>~-vMJmq-U
zai8N3$4!o_9hW&SaGW{n!go4$I5s*~JC-_{9kq^fN1-Fjk>ZGVL^<X<W;&)g#yW;O
z20D5>x;XxG_~G!$;jP1<!y|_~4mTXGIGl4h;c&=dufsNn4Wlys5{G#XGaM$3`t@xN
z4GxtK#SSJ1jf2#I@4$2*Iba<S4v<mNKFJ}*A=JU&!PCLnA<R4iT(A2Dw9Nkql=nOV
z2tHSVy_WsJv8#)KG5khA^qdFmo0A9_l^^Yx{KIwy2C$DPi1tm3N6W{*yKLvDnr#te
ze_KlW!44r_-H|)_NBb1-x$T0>Y3=JSA85N1KyIsAb)hw=gWbAjYflRZR?zY&d|z|6
zA-Q>j-^?cOtgnsSW3tBa7xpy#mUuU$6&dO`y6&uFVSd%RdXQ>ITE^8(n0Kl=$nd+0
z{VccYSGu_}1~IGRdQf+{_2T_9w&`za!n4TIt%|&oJ3aK`BRECT+!L0<6RHa9m5^FX
z>91OIMM$;jT1AO*udm*qa}?@PVuJ397f5>z5ugcr_(e6{@0L=2W0ztxe5(9ufl+32
zf=MGLI7zB*T@~s7ED}ER&<n!d68Uh4C*0Z2D>*A;l<fBke-`BQ8Ae7)BmI~>h4yY~
zAEl4fMqZ{&BrP5~N6hjrA@rYe$AjY5V{c>^<j?ze2TfmDjk+7<f)sWxgr9ku2Gg_m
zLrp!T+_;h}Ie+qH+132}V8`92Oit}!#@7|a=?7@9QkBicDLYAnNnLwQiP87($H!fg
z$L*bdE#^ZWBl^qbW09|mU=gmto5ChOiVod9Ff;gem}3yLt1h5u(lfug0}@}vwlm(x
zJYZf+9oBfz)&{sE901oBY44o>OVc<__P^+09vK1Ze~ke1KaK$BpNs&WS4RNt{t@8R
zq7eYuI078ujR2y=5#Yy%f55Io|A1EeKR`_Q2jG7G1yDQx0%YS~z~J*2n7;Q9a7p$D
zi2U*!XqomKcpdi}DBJ!E_=EffbRGE#NU=YG$OAus58xj_|MFqrs>d+!U-ft3)Aesa
zEaV%Yn)DUeaPJG?3i<*x)_n%PANT}J{{9ijf{yCEMIV5Ti{1nFGw*=nH$#BgX9%bS
zy#=O`-T;TCuYq6YR{*!-C9tdJ1&~@Z2y82R4$zFxfDgi_z&6|ype^|^pmu!(@SZ*Z
zM2GJK#WMzgS(<ymrIfos`0M|G#!daeOY?1@EaDd6aPbDPso^?ciS7fS$F2f_>R!P4
z^JTze!X+Rf_#(hr-UCcYI1k)gbr!%!odNdEIt36MP67kv$AM`#jskr65g>KWA;ACj
zLBJPx0EnBq51`!K1GI<l272T>f%G}sfo12n0?EUhffGrafGXAoAg_EK;5~T_FubY@
z__1dt;CpI0fV#94Xu7%>xY)Z8fL@pnY(F*^AnuqAyjU_5SUqMsP-mVBD2bB+N%%y-
z`eqz3wR<dZeiXV5r`rI#Ydi4!L<=ypu?aw>H2~kQ*8-PYs(}Mhl|c8wGN4aT0*pK@
z1gNzZpzD`$w2s#UEB<K!LaPe+_FfL0Gf080mqozlJOOZgJ{NfVi3Q}c8Nl=vRKRhF
z1k6AX0caZzcz*~3ocW3bc4xwYgBmE%KPd<B-3bPC*E4{g_o)EOJsB8`N&uFEVu2D^
z6d**017dUtPzehJ)`I+i&r#lh*4+bm^xg%qU3UbKJO9}|C;zq&Ykt@rz~AgC-#*#R
zhu_<ew!O9IAz#_g3_Z73uY6)ha~|4bzTC6NEd0-ohTpQ+^!C}$nR@N0PZ#ay+Rxjo
z9naWNohR%u|Bl$>Mz?$LFZbEoq`U36j&8Se6Sj;N`5WvD@2s(xWUsO-ZOiP%7Z%y)
z`^~pM7R<JDrcbxuJ~P>F|32Q%NEvH~@N9NuZL3{3yV1UGORe4KWTkyxU#T5?ztHad
z%w!*WuCsr8qOvF4li4eJMfST#c=qD;EPMD=n*DVt$^L+fw||Mk*ug_^`-JXXyVIB~
z`x<hF-Rh8HXCI2UODd!7Kuoy(>iHl$xx&wW*T>5~f0L`df#_&&x&Fu2rT<}j|Kf|y
zSoXm-{OXNuula>-!GBL|D;N)Km-gJT#YWz;Eo{4HL;iQk_9y4O?bX;*wm;X7+K`dm
zw#B-=w!{@XY&ZVfY}@L)-nNy{WxH9n%$72Dp>5^9Iktiu(`{aFC)xh}>$JuA*=?h<
zQnnkh4YrE7Y8y1F%oZP5XdB(yv9*6x+g{(1**cF3ZS-Xv8?upZ6R}CQ#Zfq$_Y0(L
z%QmR3sVd7>1x~lkdzNS$To_}s(nhu54}rF~^L%VyVD2{1HAmZw!ap4e!{0lejQiAa
z-Fv9x<IEQwMBgVJ$0iPRl>NTl!7T6VkoRBen2$Tx;k@!h$C_V<I_kvxIvUpR=-BvW
zQ-=?JZO7WND>}+gE$S%xGpA#I-t>;ImWdscXOHRNceiyg2O2t>epYq-7gX9&nQrMo
zp>!QcvZAAuDeAbv;&fEgX&qz&v4aD}bWDwhb&PmqcWix^)-j_up<~0QsE+UUkPf@h
zuLB?J(E%TH?67S5-F~^~TYGuJhj!}iSMBl%Puo}L-fvI)?{@oO%eD3gp%>c&cARdv
zla98h_3dx>RPSuhc(kd#)3ByJVqjVO8_|OHA7^H^Q=pUEFD)6{KI?B=`y6dUd*6Y|
zcAighyQj|B?zCCep8rwYzB`ZGUQ$DA*KH=W&wYSuclU+1A4O%h@6jc<zp}@)8<vH(
zN9^@$4?6GO&b#H%e)+-AwrNj4x6OF^w(Z7)=WUu>58Bes_qQSUUTd4O>_S@taH{Q(
z?r>WydT(2&@3yw=hwIv6x2$NB)Glo6gUxE2`)N|!@-1W9hV-p%<NfN|EQiY4rW!15
zKOMAfyH-fsb|H9eKQGYQrYQ(*MNg1z(~BT&zh9)c?Kda19l9IQ=E)6gTX)E_ZEBKJ
z+tG=?TJv9gZgnNSZH-y<taZ$*fz~|4tyZY*N~`_k+1ALBqpi-E{jIpF?X724u5Vp>
zX+`U)PYYVnAv0S?pc7leIQCY+(A0{lu4<*W6}7G&qi+><%3H+%zjZ@1y_H{1Xl1F9
zt&6BRt@)X0tx)f{){d8<t+6M3TZ87hw(5+3TmFH*wS0d+)I#0)yyaEd{g&s6w^~rQ
zF1I`#d!}VD^GFNn+MbqgRa;t|z1FmpbuDSh%$w6fJ2AQCFk?*1l*`R6``Fbj`R9sS
zVzBxa^)^|{*9czAn=#ZD!gFlP2QsYX-}20s^3RDaNJ?ajaaKUf>wfo^>yabPk;?DQ
zC+ECtzIgt5bKdYk^Pi-f&FSn*&HE}&HLso8-TZCs&gRYC8=6mESka8VHNQD>U|O^G
zL1(k`Kx?!At(xXB7mAw|-TLPFYh}&Isods*3QF@XR(|uOBxv*b@9E7|=i{1fb3&WH
zDSVpyBb}QQ|NGf=d)CLMuauWf9bX<a)vUbLbd7qsX~~OIO?~6Ko9beAHg)b=-}H~T
zyy?}YxlKgTlqQ#(KoeTn)HHCRqUjyZ(p0@o)np78Hl4Q7o8~{lHQm9%nx-!RHSK*J
z-^9g)H7UmXG~K@B)YRkivoVYPq0x2RV58*VKx633>y5mi3yr_f#~Wic`x+0lY-v0{
zr>l{-VPPZp!1Tt`r#c&VU1({HxLnov<ASwObXwh*dQjL{w~^kMKM&VvYs+iI>M|M|
zv2l&y(2z#m8_!1HBO?u%N#7ct@!vN11U+fk)7Rf{XX=#(Tfymu)t?SF&{uA6D5tM&
z2z;}+0X=1A!{g-f4c>=a8@f5w4X^H48<v^W4L1e_4KoU94ObrLH_TS#Hr%_I+OQcF
z-SDp~py95oTLZ4>cYWIFkM)ZpU)0a37^n|E(pMkvdcJ-y`$+xuX}jv%F08NL?y#)B
z96q~#zhy%G)R}GdL;I@h@AX^j<zH3x246w__e5%abRMSu8a}5!h?ZPG$cU(C(tYc3
z1y1!R5yN%;X+w3k;3stlf8VYf_vljHv*Rb~`j_mh)7EURYbLL(OAnY=S8;bz9b;uj
zUAMlr?nG2ko$iLZZr%hzoe@s0JNFP>cXoVsohB`*Zu*(9I)&D|?&!yn+M{E>)+&5n
z*Up;vpw=9AqxQ!9^R<usj?_*azq9tnx3#s0%!_M@m#5bjLdMpDW;NE%dQ)0EpQNwF
z&KK8?e@d^d%EFFTijZ3H-sIYUAHr)JGkj`iYaMEZ)4$g2KlrNV<iq<lwT{<oF2tX!
z>A@VTsT6FlIc!{Av%7LZjj(A-&Ehs&&D6HqnzW|E(dbJx3LNul{_;sR3=E=%5D%((
z;t*St_b{LadeEij;j|ysSnW_XJ>zk;<HwuTm3w=tr`8>*R%Gw2{_okEYLA5rtKU(k
zR*!#YtG+h3w)!fpu)4EPS^c(zTkZLmSp9H1thyv3y?V>4sOq&ze$}$oj@8Gbzg0b%
z^Q!8o^ZhDu?X{{k_fA)BCmyJ(@7i4T?a%TmxNLS6Wb?SHmp_`Sbkwq{In#7i<F5*<
zP`=cv%?wo4fGxA?>dx4z&IbWiKipiZa<hgj!Mrz>uS*|PmUZ@3?pk=J^6-WOl~ea@
zu8cptyt3`stjZNfJ1Zw1Y^+4>D5>1lrK$WplVAC_g;aT653j5#NUyvX8&&B)>{ID~
zWu)T%^3N5GrGpjsp?4|*zF(>cK5(q!dF`%>381wV-|sJ|Ku(`r!9=xJfFD*?JRW1L
zD2|s@oH|6S_#i-6e0-8walSgXqV}hM#V5N{1;gQ6d4ug`dGq(XqjlJoa<}`(%jYt8
zmk;k+TaFA}ST1OsTu#2;RvrkdEI-;|C?{VLm2U{AmcP^^%iY#wlsi9(Dt{F1TfS60
zQih!Hscg^QXJ!5mZ<q01E|gWJ9WJY*ZYxvjSC%C=%r3h=p|h-TUPIY~<wa$<HOjKF
zYuRPnyKrSEm*kWknVC?w3J5BzsBkGumVGZhi+NQljJj9a^Zjxu=-RQ;mbE)e_t&p3
zeMp>F`rUm(>7UC@rJtsil=d^!rCUchrL}wUr5P4T>2<%v(uxB?rN31!rM92nO1{j0
zS)$9jTXO8grIKL5(GtVG?Io*Ct4i)apIzc-?JPk*sxQ&X3rkur%1h>;nI-GiVoG*<
zflH25#+018;#+byeWduD{bTXj>raYLCEP4NUVgUt$e#Vh-QPA8AAm0|K2SZSxO+oe
z@v*z*#b-Tq#eFb-@nbcy_?s=aIABF$F|<3VSb5F4c+%6aMaMr47XAIxUqo}cP_)SX
zP|+8+Ek!D)Wkr{NPAg))>nOT;zp|+Og1#tVm!Rm(yn><$_0S@@AgKtQ9$b|9+qo$F
z^4CK0qQSyaLx17g<etJ$&kh!fyEYYGR4yr$`c5tUeypu<M_GBHEm&J<>E;%iRrtcz
z@7aZ0X2lhLOYtw%92l|Qr+l=w^ggyiCD*O)w@+DriT7B2de>NSlzG<a`^Q;-CpTE9
z&$L?c-=x+6CC%z~5MhlAO0%j<!>osox><=n!<ILSmzKk;{<G|U)?>Mr+-(UpZnBJD
zyx0=mJK1voZ;PcTv()lHqO!!dvMe)}Vl3(1Aj^mAk(TE#JuRNUewwu&Z_JN^?wRLC
zUNSew95&C0-eSHTw$v>2n`-{&*k*q6snq=Afyzuf&ocLH!I;NR1DR_}BF#%kqdI!n
zPt&|tuS`V;?wA_JTreG_cbf`4H<=tREHeG=oMb}fH=B07D>4<YkehTYx@q1ggvo1R
zs_8T`)O7Twi|J>@S7VFQb0c>CO(P}gjB(bsJ;o&18so41bBvLQvBojGYK)K!qcMHC
zz*y=-G=6Q#F<yESYaF8c8daPA7=qn~4AI5`L(PFph7ixgqersM2KL&;hKFw^8BXUk
z8-7+589KMh4EpC(!^}vyA&8S~c-s<Wh+6AtSatEEzJ2JCey8^}JvRNgKAyN;ua_*>
z4_l_`-_*3}F>R&#K|ra0H<qE7j6v$d+f((Jx)A-5LTCL-*{ID<dZL?<*{7TCe?s@|
z<96NYtIKs?Hcit_2HJGv#HG6DiAvqJcXZvreuS>BEk##{4c6WN;i%iW=cD#r$s_He
z=&RaomyT*7O<T2baZ9xwrzdNfmS*jEhazq6QmK}gOVJLThH3{y30nRGKP|lQuV&`!
zw;Em9J<Xbz7c@H4LCwtn)@xAg`5NV+PR-|(T8-NbgJ#|*o@Tiir%BkAsY&pP)T}VN
zYZmYQrVey|uJ#n%P>)@7Qr&WYhx$|O3iXg?n!0phtGcweSUuz*SAWZ;sylUg>ID-M
z)H&Py)Pk#jR6mB^s6ZZfRnOvkRO#^js_)dbDxr9e3aJHDo6VJ~Erl8tx{#%knNTVx
zb*hRW2v+%!9989z4@zCs1LYIP%gUdF-OBanHz;4Oov%D@>r`e*Ym~X^dS&l-j?(E2
zMtOZ&x)LJ_RpNr3mG`cHRD{lWs2HMNQ5b(7Qq*tRs7O^VP&7G>Q<QA3QT*cS6_9rv
zh3iy|0!U6*tT+^+FmRm|Jp&))w~8OgCx5&of8N+Fe>uEfKEG+6{LQB^@;9Yb@&yky
z@*x3B{^1x>zA7U{{%=;G-0SN<*?H-ZEN{<UnZTz<7HiojTXA5utj}$h?0}?0CR$M{
zTm4Kf+c-KLWGRBm`q#wC9PfL}1_OUeJE<?Eck6FT->y0-?Y^*GN`AjoIwfGTbOxkR
zD&&}@H!K2aNGnbnJ`E%tSP~{Rt#_7g+5S;-V9x`|#C?|}F?$b6ns=;|EZHze(z(no
zfz2qFY;RXeJ{Hj=fBAWm+pu^^Yp9Rp^_L&w^lO9Syp1=+-W?~z`*_>L*)dDR%`Yd2
z=kBZ%k7+Q73y@s#t*>Y?epjlvy(CCHD|STGcI~YQXTKx*4|Gn%zOh@hsClL6MC3Hl
z>F#Dxm((iKz7vYRcH%|lp_!sn>%v6Cxy~Zr!ykmM1^0yyPhSu&CGQtvPOKIlL(deZ
z?ram*Clw1f&6Nnxju3?xO0$If`XYo=;jTi?f=`0)pC1Tj@Gc1g)*ldz{kcZ)m_197
zy`)`G_PkiII7=!xP+K7A*_$P}_&GvwGRIZ0rT7zn%8Cbkecwes$l(D0ZPpt8dihMg
z($>azU0uZAdP>aaJtFYm{LJK!4-Dr=r#bU?p+4}a^a0)-Q4g;|y_e@`T*X^#p2mZk
zn|W9D7G8}~zzY*#d8f(gyare>FDG$?`_cO?_sExi?yNhfxmAaEaFt7za`}xDxk7#&
z*O;Q`0>doswjKoc_54IG%HYdgl=hS3@%A}q#<o6AYWY#l^|Vos|Is{7`2v8WW|nhI
zKjfS->&cvMK@P`jIFi%6%$4JS|HNKDaGzb=e1T05*vF=ASjDzrrm@#tY+^eq%<Rr5
zJa$?shW-9s3j1Dl0Q=4R->k&)mn{498!RWyan{bOn_1(D3s~c~k74bIs9-sdRj|gt
zAhTejn!o?%NLG}aD@$tp$UJ^<fT{B7VW#T$FjKd$U@Cr2W*#RuFjZ3w%*<XkGtUpn
ztmP&$Urq91E;%{O==}bau@Q8Y;if*sSTkuIqkYdT#+-X?j29z?jJ6~ZgHOgWEQWN(
z;npCAbk1Kobi*sUxcer(yXQFFdTTRX{%}5h_8>qHdQ(P!@K#3u{HA~|dI_fgc^pRn
z@}DCeb!CWl@z{T~E!$4h?k(O<Q+F<=WtEPj33yes^EoQoY+ovE$Lkzg;+aU=+a)eE
z@2U^fam0I6iQhS@?cPqR!@8x^M`aVJk&qhdu8(T!x}7xY_wroorqpQaq5G~>@SKm7
zf8+rQ{PQ`=m6f|F7n#c_nI9)mKFzP8#G^Enz5O)GuKHX`s9!W?aJ?%f4*QXOruQEC
zmhK!`@^&Yg*tC?q<llI*WqdVxrMsHUnoK1ZyFtjqV<XAGe>syIYTuJggLg>h<Y!1-
z=eCo+Ko^saFY6>ZIaiWS6)Q-;FOo>RL0P2d6T?XJpE!`tVBQwg&bnQ&>gkCBK5R<?
zFm`@HUhn8WL0D-)icV5cxEfyoewJR)k`z?HGyEZLS@ME7=XxK}$^8iNFJ?V)LfI_h
zlEtk=>{$!3{2h;&8G<IZp_7PewGZ)1>vzKSg^vlPyDt$IT---cJX%TE@p&>~g>yY2
zDM&{k#W4s!)1d@5B$|MNyAn<!Kj2>=@8UPZ&)~gtx8uD*i}2gx$Ku}ym*a1^%J8ah
z1bpYy47{i}2!D3}AKb%bFL0}XKAgMhFfO8C9qwk#OdM*s8OOY4!nv&H;3``XxN)p_
z94o>Tcl`Nh?6V#Bv4@(@W68K(Slh@FY{kiO*Z`msTROUn(E6<aOWdA`J#G%ceh(ep
zM>zj7e_rGD{NIU3^5d?o%Xes)nZGKsCI9bHQ+~9blmGJ%Jb%fOxcombkNm_dpD^C$
z0nFiVXEBgTJ1}Koi!qgJ$70Yq<(S?BQcM<}fRUX_$8act7{4>W&?^g`qyHS~MQ0)o
zqCwlb&_5EUqL<98NBg?y(6Tx@y6zzaZDmHHvvxV5FNY4HD6O|q^X?r-9mi}!omn^s
zwf0jR%E-2&es%Fs_1}=FON<1R(_&9l)Qiu^ki7fIkL~A>yUy%DN<9}NA9BYcc{9t9
zYkMWgr(SrZCp`@r3HT#J4*Wp;dh-NvCH696I)5JmV_Si^y?G+SbgLTi@Q)I~O(r9@
zGr$OkvJeDw>R<STO)uaF&t8K+dDsni8eR>L@tp>TBsRctFddvmp~G1s2%MvffU}Do
z;mqncFnZ%n7`62%jM}~)MsJ@9<Fq!zq>V<HxtaxQD$aw=(M7}did<k1Dev-v;Qe{R
zq!W2d{5Iu%_%S<A^rSWKRF65YU>hgz+Dv#}RdsA$9N#VPN#+OWLDxIb)elcXyY_E}
z?wdLn`dHTvO@>&Zz&|eZ>tzIV+@d&Wj>#SRHDh!E;{Bc6dwWjh{%Y8gn~#{6yX;GQ
zZtN~=?x`|f?v!L?ZsWbU+=;W?bB~cfLZZLkfpo1s1rdn0K+^usg@87;L*xQ0WY;$?
z1ho_ad54RGTz}vO8SMCw1B$wn)3yI(4ok2(C-vo=9Hgx+rz6mk^J6V1XB!-zv*=7r
z&Jm$&PUQV}*?S86vnRegp1r7kWA@<itn9kBmTbarV>Y{umAz;fnw?r7l|4M<l<iyi
zHmi8xW|o`qXx6*a>$0NYGqPr{ZOjq`>a&zKde-)rIaxemcvk+w5pYAyEAT&{5B%Sg
zZm<J+HMqTN3Yht~7F?oKgCFcBgEx4B!RHOZVBEgnnO^SCGoi{WnY%ac%bfmgdFC0?
zgiP7=%1qjAS?0VLLS}(EEt9vwFZ0N&@1SX*N1)>+Js|0Zogl%}MWCHAV?a%^lK)Y3
zpW#^je*njk9kTbxrb1a+WfY+lDI-)yxc8oCe50gLp-3eyMNvs9Dl;P?tNO_-BYS1<
zzyE{JgY)pd?&~`Dxz7Fmd|!r{37&>F6;_5e^V<y{8;BUP{ih8IFaI(Ke^+i0)%(mq
zR6N;$-;!%U2nsQ9yWnn+nq_L>`&HQ>VU*9na_gwRk729+xbsK-)w7TFFLLAcW0Gn5
zyw3vkmx>SQ6PkDGpXrm)|2DItSIpP1XCzs#r>6Q=@B06R3zLg_>y~)E6}uC9z|l_c
z%0V4H6&Eo*3zu2lUk5vNg`6sN%l75!3R>ONZQBj&S{sDv8mJ%9&6YOTEfi4IJ+-h!
z_xj+dj_=P_owuJq>O6h*SjXf}yw0%;G#w#afR3Nn0iA=EJ9WM)$>@x&ENka>_G*iK
z`l>B(Ctv#k^Nx0xSG4wromg#K{^Q!GJFK<!UTbRKh!N4w@|)HQ-tkMTa=A>au{K*P
z=2oKCKqy;l+W4&2^Tk72QspLEdY2WnMm#n&&q@z!Ui$G(^USSxnxnoMnmZLPX=?r;
zXx1m4)HLzfr|Bl7tEpBdrum#TyZxV0=k~eY&)W-9bGDng-PlfA=5EJ5581Bo@4h`#
z&~$r$zS8!=Al~gSg@!e3@|rZ_eG4@**Y0b?Jc`vYaUp3u8uHQjePzGKh@qZF*%xt*
zu<$wcpL|{F3K^B^hE}=iV$C<yD<UCv_l*$stefuYzYI*(e}7a`FZJM6XLJv#@e`ZW
z2&?baUSGMd)+86JR{wyg_H>7j+UYm@)aGn-)$rwFYE>??syuZasv1W>t7<kqR~7L}
zR{hz;QH?(qtg7GOs+#MzTUDh>L6u>@q4J^dugci&Zz^Kh1uDww_f!;aTvQPd!mA8$
zyj9+f+NeN*S}NxCA}W10)5@{gZOU45Wy<f)XDK_4UQ_;Zf~o9Q9Hd;W<E(5Szf1Yu
zl#KGOlPgM(3VW3lRK6-*hhHm+bfqa>vOBLNbT>lj+Tu|qm6MiAukzHC4sR7unhG0J
zd{Eq~cuMZ0;&%Ka#hLOeir?iail4E5il2+^6<fFIE6$#kP&9l!r$FZEQfN3@sjxpi
zN1=KsSs~n<tDpvg6(+v8D*Te#t<dAIpuqQVUEXnUK>q%&26+|ATlx2I@5<8`qUF6e
z@AfCTUh>=zR`Qig8uI2=Lh^Nt3AxMpKjcUgpX7jHrd&~Iyqv~8s@&@z{&Hk-N4cPb
z269~PHo2Nt^RmwUU9z(ZRkHuN=gLmNH)L&Ia%Det2g}kW++@$~+bw$yryx6>wk~t6
zYCtApx?ToReJj)Ca#tpV94%vZ8zXbD+*9V(&|aBc+cabZECgjVPmN1oK)*}xeDqOT
zrRtIN@xd$7Ey5J(bVEPsd^dY(8H}EEd91i}@sn98q0b#sk9sPkuC6?js+CWY^54Uj
zvO9c6iWcS~#e*10_1~10QqNtH%&+K`%xJ5X92n1&jO9y{+$_>0{}_f#-nH|Pe0$Vf
z(&(&;q!5Kq@<7z^wm*qY+xqXn-*)6>#x|u-G24#T;<t_b@ZL7@$7Wm5xaKAVB)kpc
zo08Zi_MgOIxe|#swI>okbQ2_;jA#;?=BFg6HjWaO4h9k==WP<I?(^afN4vy3y(+~g
zPvnS0zRBXz{v7cw0cXW|0uPBpfyUyrKsoV|fK{<Sr~1VF{lAJG_kAtacp^=#(F=%q
z9}O1^a`zCMa5fhca#Rt^vgH$Nu^8SOYtpo}#^C+d8=4tg$CYBX{*c0N^$_vidXmRx
z>%{!_txDrUTmS2w5H)Q3Au84IN%UIzW6?(iaiYhbQABU1`-#%7+l!7z>4|Qki;EVV
zn-vlC?GTweR3UQF>Y2zJgG7;wiY$>uq0=JU77mJh9oQ+d>$|jwS;dlY@2lU!Huq|T
zZQ@=E4=_`N?LuMU{l`LuCv4n>kLc|Y_Lou=mS0^LiupSr^rWd?i2dP>(B|``klocN
zA!BBw(0`|o30WPo6gqCACZwmpFZ6bOL~wneSx}&%P_XvReZeDlE(u;gPY_HFKOyLQ
z#8$9-kCvdJf{38i>ZE|!pPvF*RmB1#&oc$guf+=(P^kicPx=dxtQ`a@RrLi1H^c?n
zdT04>Rdw*|XIJoFj(f)c5ueCkew4+3XZLA-H)&`7hMArG20x_v1KurdiMaK9iwC=A
zi@5*GEzhh|wrDBCTiDAXTXNgowv>O^y`|ue!j=T?I^V%l1AKq1>-mC}-tg5d-sY2O
zJI{CMeFR@f>QTN3h6SJR301y5W?T3cq(*pirkZ#?8sGDFy~yA_oe;y@gvIlkyLt1*
z>D%!B5YXh6?HA&8tC-+nJov$L8~wyn5crs<&L)nhQ<1_mJnzf%@B4n9#e7|!^+Yiq
z&G`+mD{BKB5ZM6dRM)|c->cx;$rYdoF9EXm0{GQ23%uq2fj=7)Am;8Ua2y&0@_+k)
za7qtQnrjC~1b>3ZUz&inT^(pVTLqq5Zb~u5g<y5=HGq4b13T_x;81-RBz(RB^r`Vc
zwj~;z>f?a*CuAU?903^iLExmkH+Y`m3gEVVp!u^Ycy(4EsJ~JHy05l@y0cq=V&&#P
zbH9es>ieDOUd2X~>{O1j)!(3gxtXZ)SPEL*bqNiRVxe39i$JrwebIolL+B3vy{Lwk
z9_sW@7JWe9f;v5$M$8j?kSN0j#GLT~@uy`WtJ*gagV^)Pa5^6GIOm6){(S)1DPe+?
zPADM;(fkPQ%LM$gybT^8RKNxeIq-#^o3OwW1pcHJ4!?Ih3iBIU!f!sR!7aQ3FnMJZ
z%E)eka3V#}U$y&?#@~yOeh3zlNInJ)FwCJ(;!04a{~GtD{~zv{comn#%;vh@i08(I
z5xIv(Jh_QFW?Z(699Qc7JcqQcjgzTb#HsAQ&G~(j%aMpa#R(3z;fyUQaXvdQu~%H$
z*x76E*gcpO_M3Pb+cwmT9Y1BvE;JKk|JpUo;_a+rxjH^#eGWufSBy`wUcIwm9hsA4
zu|`Ijhf=GVEsGDBd!!*Ir}qT25@XCX$QEK2-}}u-cQ0aey-Z@<{)%A?-g9L9Hc(<@
z;HKy{;WhLI#SA*-0-bLE)Sd1bwVhrjJ5S3#TSwD6_kiZ6#h_WGxzR*x)M&q6PE*T|
zRZ+X1rBPjran$W``>Cj;6!pAkAH~tVfYQBoi9*NuQ8aECQda59WCN)>a#_S(avvK<
zesR#2Y*!~reks;Y(iC|{dQ-+CT`+SY<ps-<d=K{$Z%@4<-ta<*;Y4@h?n4Shsm?xv
zp-~<o%?2i*{H}zRI2nS;w{E=cw`X|!csf2vz#jk3P6UtL(~7&>myW}EhvQbxo8a*H
zMQpEJITk^#V1plfVe?{@un9Z<V3ZQFG3;Ct=3BfaX5Wsr$l=(}k@J~XA}>W9i!4!-
zi~P)Kk9ePQKcb8h7QrWB81WE09{xG@b$G%#Mz|Kgb@;Q;)pLg~mY&lJk3M%s#QB^q
zQRrOS&DyZvaD14SzDL-l8xmoADjGxG-z0`Eg?ojDbxDQ3k#7kRlSvLqYw-#}PfCRh
z+-(Y8cyc|sopv<%y@2@UTfVxpyv!?SOHUj+tF*|!d9qN&8JDZz3=Y_xX|`NC{pd}>
zX~B8QX~T7+(`NO<LC4NM3Cj9#Ht1Z3N>D+?&%jc0QefV|;lO-N!N4h<vVhb{PQbS)
zvw*6OP5o!>$*DVor%yHCRyf6wZSv3ez3g8Q>fry(YSFLw=PN&z{SkiCM0Gy`=7;YG
zqXb{UPfot5?2?b?-d8@)b<X(|bt?NjKht#b#fzAe6V)~+({m<I{0+!FvGkwc34!h6
zC#=oOy(?rH-c98O-pRI|$E~8TAD>EbIzGaj^E#=U?G^Iyl$XP(n3u+uQcsg%vggBl
zTArEPzaPU;V~%aVVR>vNdhn>BQ`*t4CfB1bCQBZvLC-wa1N=Smc8GX%)fOIkZykAr
z$W=IEnNWS$fy6jmqOEhd_gRa3H*b{t-<>AzI}EzqdgkNYEYqyqLd5>M-txZTDok{6
z{TncTC_?Sdp-=fPhm=)kT;BTMcPYUgcEKHAaGnx>?0i1ssIw>k^1&PSPY$A<o(Em_
zt{hOGeR9Aq*7LyksbwdXJx`pRU5`0kv0QRgUVY?fa{Gwmiuk<4yHocaZUR?_ukf^e
z;_*B7O1uZ`(=U(i_Z+^lAERxzUt@3ozHFU@eb!@U`$VpF*m;UxuyYFDVW)Vb*;eQQ
z+t&56hV8Z^)i$Z4cpK>m8JkZfMb@?d&REm72wG20<yf&kdRaM!F6@mNO5Y0|cG??|
zFlZT=lVDkxy~pzD#h(^I_K=0*FAWRv<CW&j=aJ^|y<+AUm-Ec-{ySkNRJUl#cQM_x
zTFt@qN?PBZ*x5^a7B~GPIj@G@3dhO2tu17B=PwtSlsxh?NikY6Cf~hh96x4ntghK>
z6lQ(VDAhvGXhQDGuBYvoUCS4??$VTgvC}W+=+3sT$sL_4Njoy^O?UXYwHmru(+wYP
zlQVo$Utn;R>|>C;GOs^PxTW7$vseF#NShwnjI9^ttf(jLP^f!G+fVn=<bsaElUq8=
z2lnd3*8kLA*w56yd{<7J-uqT-QRal!vE4J81$&b<&+XWwnJ(P4J*9=X{pw}$?WH?%
zH6n}LH9ngUtBc=@RgeCstA5&|QmyM;h}yo3JZgoB8LA2KcB=FAc9q>8Y!!~Iyoz|;
z8)XBEm$H!1q|#tQf)f9h9ZGjGHHsr;VT!v%HWenP`wHg?b_!x~zvMw0Q(p15jJ$M0
zp4@Yahn$A{i0n(bSlQ(7+OndtWisAIK{C&4mZUv=Ql&Y+Or^12jZ$Yza8jw;g{2O&
zGbKM(IY{b>bZx6~;%w`r%5BTM{aPa6y@!ND{jm7;wixl)PEGN1ZN*}d_5NaYg>zdQ
z?<H-01sQF9e!Nz6UF)3a&=`+sR$jUYn`k9+TkpH@p<g87ic4FColUZYq*|SXLa5z>
zOmVJYe5RaW&)(MpuWOD7>_0KY|GDb||M@Tt{`{d2TT-z;Tks>(eB{Whe7*e!eCuZ_
zdAGEm;oa@M!c$(C$}@MslxKdk|I6AOk<C$E-vEDBH-OK|27s3~fcL@%=$zdEa{o2}
z&*TQUJGude1~<S!-)1k^vjJw>Hvs?7&2F%116bE>c7s(LU{C1=cwe{yCSGrVpU*b{
z>G1|Ay1N11-q--a@f)BddIQvRHb6Xi1FVK`0JWeEFnN5lL3G^!+50xYRnrZiqrU-g
zDjOhd+Xj%>vH>vj>wq!54)%1egZtmsK}p#<xR$>Twq>pZr<8S|dubgMF*m)b@O3cf
zvkuZ-*1@dB=C#f`D3n<TI(+NEVQLLXbgzM{b!*^L;TpL2WDS@kuK_B$2EwsxV5`p>
z2zFcpk-OHwc7-)?g?9~Pj;;dIk5w>Qve`9euY!fdRS?Tr1vSB|pvY|%1ngM_uM}6o
z+l|fE@$U*~s$T&^`77Xc+6vf-t^l9V6=3GN0?Kx+fOW|gFh08suC*<Lo{!6*H)9#3
zL~R;Yq03;K%QE<>zYLCwECc4q67Z~B0v$O^Kp|lX@Z*=jqr*#JddCv@C$a<{4=n<L
znnj@WWD#^lF9Pqgi-5Cl5qK#tg7*0ZAk(@4)?Y4wJ8=tO@Z16za9990RW@C}xp^Sa
zG!MQ!n+LWR=E0f3d0=5N4?c>|gPDOj&{;eOm??9h3_k}x9hd_c<vCC@H4A=L&w|wS
zSs+ZE1v?JSf;E*{5Ir>m-dE0mjI<eGiJt+e{S07B&j9U#e*nDy2NJIQ1MUI;K+&#$
z;MdwT$oV!6jP6f^VA3>jwx0$a64OAddkQGMm;x2h6i{`a0{V(mpnqTzc)ghfr1O(t
zzsDpfRhk4-0~4V2^#q7OCP1$11b8Sj0bIMs!Gr8^@SHjh!tBODqrf;A`!)uOZjAw}
zvtuB_U<|lUje_>~qd;v_+mdn_1@FX0fmrJZki9(u>Q9dVOPvwmIXnzhUk-!Y)L~F#
zISigI4*|=PA;5|n0+@qCKwM}D1lJCNi1<OE?lA~rBnCl7<6jV&_!snf{sod!f5CXu
z0Dv}Mlz%+7*_}!Z0FQ=#@F2b)WV-bOf1!R*TG<Ewi|PaS_xAy%m0ob*eJ{|UZFZ@~
zy<lYc5BQb&2XM~(0d-1$Ktt<q5Owu87;yOwRyKM-MPU!Hq4a=I!yd5zPdBJd>jr|J
z-C#zr8zdKZfnHh{=rimBDLtKF>1HPockcwP>m9)DO$VSvbO3ji4)Fb3JJ=T84pz<E
z!R^6cVCeSd9R3B;*4n`G%Qhf!whgpMwt++C{{bT9Kj5PIA82g)2}I8S1hd9JL1Nbr
z&=vm!bXxxa34`Ck_|5NN!|^+)m}mu-cUwW=p;llz(*izZw16467SJ`@4A}RZL6uuG
zsF-O2lzUB}*`*2ePBwzfv__!d*a+-~zX9o_Zy?R;8))ij07aJ?zzL%UaKE)4q;u+l
zyGA{DR#^v%Fm-?{Q3uBJzXD0$uV7%g7T_{!!6V075a0g==)`^jB*QNNS62fR2{nKz
zQ3Ec$ss=8e)u3>y3Unk^fmge$fJIX!z>z9}w?riv%l!;24}S)GhATk#r3zrHQvuw|
z%Yo?WasVxtfsE8LKrt-?^9`k77p4@*@|S|#j1n+!RRX43ia|QQ7%U4E1L6Chz?Z$B
zfOXSH5D@th81sAt`L{lRA>$9Av8o6}1Qvn3e}y3Dav|_lF9dJjyayGo??F`8JMfS4
z4#*0=1B15<0M4iYJS=+)V!hu2jlXXIhW!SFioOBc((?h{C?9Z3UIXi6oAPE)9;hSb
zfsBn;K>PYD;HUly*uQuQ{<D1vwtsyARQz6m>VaIKP0Iy)cyhsXLJkN~$^jRjJO{pe
zo`a50&w!NcGqBi_4HAR0!LPwA@STzc&aXTLT^FB%G4ZD$H}wfn(|7{xvoe9SNhY}U
z?lEZC_ZSpZJ^~(xAAwuV4?(i;Ltx+a0HlXJ06ByA0S<p3bWLRd9!3WEzIYG#!}mbq
zMmk_ervoX0bPy1G7x;?Y1^n@MHoNURfO_>dFq60qo?J@<UnJ7Ny=%9Cw!|$Ea5WVi
z5K9GJaVfx1Bn9Zk-UO}uH-TyN4RBy18Sul&fW4Rm(&<TnI+X~PaEV~g;B}x9avi+u
zyaxDuuYrxGtKg;kRj{ox0c_uw0Qw5zfv<5qK%T~d6Y6oGGvx}96Tbp@E?x%d%dudD
z91Dj3UIMoRFM;Le7$ANq1~h-X2oCMO2#A>%fQ#Y<&=?;LL^q<qJS7U;>^~3sd^YC`
z04X*AEasp<ObrDsR}tX04g(4i28X*L@Y4eVGR0iLyNe4R+~I&JVGj7mWP_*uEFgNE
z1vE>UU}z^31g9}TJU;_Okm+Eyg9c0w(STMy6?|5u0=ZZUP?{!#Z>Pw>qLKtWj7UHs
zl?am737{mL0PcRngB_NezS}(<2;#>99vl{&XvTn3doe)zUL=6{B0)+-1PHDV2i?2F
zfmq5pFt!*5kialdRvHT4YK4MRF(KgfVDRQ|SumjGoCQ5%XTb{L45<Bf8n~I92HfkL
z9^7Ogm^vB=EMEqIUE%@Y2ksOw{^}2`4gA4;j2{T=^92_ie8Gu(KH%rlNg(QT5=_26
z0WOK30N*0L!I#g+0ZsilXk>eVt`<*lZ<i;KxO5Ec?l}tht&V~#i5{SA=m^MmI0Br~
z4uh+c?jX*^9a!CS18Fm^;F+5%z~4Uve$To9L3bC>mEjD|%^U>x4;=*YcMkxANhiQ^
z+ME<eU@+tW;%ywjg9LjJ-n}1mo9qWdQTsq|vmGF6*?}CYEx21@18k*jz_nm&kd$Wy
z4sGlOFFf{w>bsU8ao7TE-D?4?E}8@RW;5_q%?u1-OhHG%9sqbZ`}QNdLDwx4klJeu
zc#VvKI?D)*mhA#K(On?jdnZ8CcL3=DL*Qp*2#zrfz~U!;aGYNsoIb1vRFic<e47r)
zQP%-zm^R>jt_Ai^Y65k0P4JGr9q<%ufK?t1@a&*E5WcJi6zfz$ySOSi>Zt-~$;!a}
zyAo)TQvzbXieT}U0!V3-2mOkh<0l7F(`3Q&e==a3f(-b1QW_k)DFrw!lHi1-B<S_n
z1~lU(fYcXp@P=O;2sw&@O)(2p7K#F+SrKr^L<GoSg+WrL5Gd;w1P>Jjf!T3^%^ePY
zK&adT<kt8A(Si?f2)w}J2@lBZ+(19eY@jLb>!@PX8tU<W6*U`QLF=?uP&vP4RO;#y
zT2j7<s?9H;MmrYJ$)I^OG-(dKQaOvBU6?_K4QEiDz<;RZwQ2Na=@hy?HHmI$PNMn8
zCs2h8<EYV_F?7Cn6eUZKqIVrfP!4$*6}~@&x-|@<wkv<p9)rKAh0g%G??OL1|EdoS
z?(9WT;a=3k{14i2<~O<#*Ms&IbfcW#U1*tT7g}WAiH4o-K+9s=(QkRb&}+ZiP#(TE
zRA<M3=#tk@^gQPWTJ+#M`naYQb(m;DugPwXO*3kLwh4V4(})&6|AvCb26S<z9@SE;
zM>lNi(5q*@q7BitXz7zLXvmiu^!-RRS|V1BvW%<H-eZ;MI{7o&kW_(s<d<*W9Lmtp
zf2HW6R4Hn|rv$b3EJpi@pHPRZAJJnuA5h8KA~gDMA^LPnAqsDQkMi$(hwk$)Kn)ph
z(dxuEs9bJ7Dqr&&t^JdS8n3=Wo#kJl;=5m>v2HKWHzB!b5|o2#-h7UR<~~DxE3?tn
zjx5xB<|!H^`V>{ve1gX8%|tUj9;5WoN9Y3kA-eP0162C)ef0VJ40N{c9y-;Nj%Li<
zMb`!IqLRvY(C@o$qi*(TD8=g*>K>Yk{-md%GM8?me7A0(kF%1|`S(faN=+h~|KD{~
zW$+qmIe!)96S#^-$t0k!HRI8nCUL02zAGrn{W2Qi8;eSXT|x=u7!-ytqIQ=rpf7Jk
zqb(UxX!f)7=<c@w#g?F`&ld!pZHCc<9T4i$&qbHUIOv(VO-*o(g*pnb&|)zrIwHeB
zzbezwKusF@K%a`H8d1=FW@Pl16$yR3kBA045zuBAJo?WahgKiOqDPKn(2FM{QKDZ2
zDjE=u`URas{mz7;qQRjkF(d@N7#fTo2|J6{gq=ZW!cL>jVL@ncSRk4i8i1ySoI>q`
z{n1-z{Ln{1zUY|%AM~5wNp$k$3AFsUH|lciIEo(jLL&}&qI?H752W0G6g_6`f%2Fi
zLBos>qg(@b)KSX~{ix!K4$2-vtHfPUA3<j{ZT$e6Fz<w#O*o<n0}kk|PJ7h5bwB#K
zb|2bbYKOirutn{1Y*6|GYxH!A6}o(7@1}TYiMmoP(B*UH=xKj5lySrq-EY4KE!wji
z{i|()R>>KoK0-$5oyDDK;_wdCs@)Jx{%U|`e9%XOp6j6vw{_8}%Q|QkOB+2Bu7zGY
zp@~wQwxip2YoKS;)X`v3HB^2<1%>;R(Ue9d^z27PwCkw?DxNHlPQY?#bc8Hg>m`Gh
z+e)K&T`Ba7ge3akf&_Z|_oj|mD~6iB-V_pVi=rv#MbPF5VYKY15E^VDh`v=3KtJ&E
zqtrn@w6mTUU3$%f)}(GAuFyIHomoSI53C|fdMn5Q(PhMbd~?U8aRE7&KaYgmoI?zl
zv&aMA8RV<gKO{?O8nIZOL|E+;2=>D`B6(*FiR6qTRKF3#WbZJNAvc7S&HP1fG!G!k
zulkYW34O>uOfS;z{0A}A`i<;d??!(A>Ox!!I*~Jpn>8@59m#h7g|un3As?20BF9>P
zAgQ_Ek;Ir*#O`zpa>ue6$&qM6h=0E!eZ>vP)|7hWFRl)uI(<c6E7l^9Cu)#GmDR|-
z+f~R@V&&%N_>43vR3MY1Wk`8xDdKXY1VO@!kqGNg$QH4W$nowX#5=DL5sH3~5WL?Z
zF**f^=iD2lp(-C)OL>j-oXbP#7O#+x{4bG$)?6g`Q4Uf@evUNne}<%pWg}bLpCV>i
zPY?-uCX(*(80i#ygfzB2K<JtGkvdWa^3&!Xk}Qyp@HX8+wC~(T7DCey)aVxSem(_x
zTzV66yu2wsdL|>Oib=?k-`A11S=W$8;?>QHApucajYB*ut{@hdFCz^ev511qB}BIE
zB2t-t0nrPNMr?GW5WZo6z_}=rO+t`ZQy5X2<03)tImihP8(FhqA^xijB(j)}7@{=f
z-hL`lxlTszm5?^CiAcmg0^+xdLsmavk>eZ;60kQCQJ4!yV)D-+Pf1}2XICh)F%*ng
zJvoc$1fM}FR8J!^ZGnjVjR2(H;}l{c?2mX=_#zsx5Awj`B+@$JjeN*Dj(DH-LNXLR
zk$X)?k)xMAkk|G{kT3J@NYV>8L_EwDu~R;Ts5LnwuVW4(i#7+4=}AW<Bhvv{^Rq`J
z#P=huWp;==-4>zi+aO-;R><#!y@<BGC89WOj+8z!LzGXLBKiV*kih~I<W#sZa$epD
z@vq*A^fPuKTDpda%y)g{U9=t|zDF04@6kqD60{IU8%-o+Py^X}QynRBP(v2SRFHu*
zWn{B(LfR%3kghxONQ$!@!aF5{Xxx!TCJ#s<wDE1o^Hd4shP^mqGPD&z6Gf5pRw9VS
zZz1GftRPZoEP%xP*n$Yae2BFcFQV~f11==2!~8O9@Rq_A_-)`ati-zn?|HHSuei>`
zoUvK>+4UJX!So-j^<xUgu_oaNr3qO6;~2~i9EGp04Z|lhhTx|CgYa7S0NjoC!&LP?
zxUl#SoFDibKE2Wnm)!1xoA!3XsXy9b3ED5%MzRf7eDM>0?)C$o7-)qDqFUfYwPtv{
zun}JO{sxy%)WdtP)WN~pU*UblU*HCx8d!3w3KqCh3BT0*42ygyhZT>P!R^B(@Uf_3
zn5Fm$_ImXJ?r|=Hw|BmW<*4uAPeKK-{Jl4@wrM`xU!4d02E2mN$rrHSg<QB_J_pu$
z{tQ;wmkk#;K858&p1|6(kKx{!NAO97hcGw$KJ0Cs0r%9V!|JE*!jdDm;dh)gSVH6$
ztelntx9Q!4-3yXo(t#w{wfQ>SdiokHJ(d7(;l#t)0&y@;@?}^|Jr@4@EC#l-xCoyu
zi-xTaN5Pdp0L*t5g=dFh_%;oKr&l@fY786xAi;un-D1FA8g$q&iwYMQQ{b5b5<Fl>
zgyTNr;XXGUJkf}OU!07DH9Ep!=d<Tv^?^|MIVJ=i9zP3rP|m<nb3t%BI}rZ6ateNm
z`fq-Rez5%oA6QA?B>eP}H~d%VIQ;9fCwyMy7~Fov10E7N0%u=whgC(~;DeVB!5Ts?
z@Qav(@Whq_a9@-o9KT_|shRGF=a%f?LZ&TjG-D0>kgQ;{QA@ZY+yWNpHG@|JP2s2i
z?S{7;H-TmAjo>!tUGTBe9Wd9*5cYem4{x>*u*oAG*g#nu{+^@>n~7|PUCyh+VhgJ9
zC4vh4rcVjJ>8}VIG|I!IgK{voNCs9imWH86l5nE@HrPK-9R9Jk6&9d~!b5$+Fz^wA
zYrhD<H8%V(JC_gcQsaf^u5Cc&8*7jwc@?7lUWQJ2E<v-U3y`D9Jmi!y3(bqoK&Lk)
zQSR_0<mNj8)mM%|e5Rw&SjO<?PWcej&iV`W^z}oxj`cx&AOAp_dcUFB#BK;$>4XZ-
zbwH0Ae?bSW+n}^ZKcR<Pe?UR>R;a$S8JarS1l8nzgS=!LHnq??D5|#>(s%m;oqtsg
zCCF86il3jM^55mquyYwy`Md=3-c}5y(mp~7{}n-&wuR8mjCarz-U0|4_6F*!eho<)
z=0Q_&FQJQLxlp}F4pj5<8N}R{4gDfLg(e#_p${gHA*<^TA<V>m=$J<aG?bGLS%}_+
zEF*72BUQJc<JzeZ@%&9_e^)Y8VVwjmrCf*lr>{a6JQARv*>O<kmMc)|=~#%rC<fA#
zxd^S|qoGUH=b_IU0D8+tApd3v$~WXfB~fe${9-~gyBUzmWg4{5O@U%9$WUE85vuru
zhlqP|P(uO+`u!&Y%CZcHwBo}cubvRd+$<RSdg%-#*B%7P7zIMr;1sm0#Se1P@r7iW
zC!y3DZ>V1JIP?zV33-1w3Oy0^fO1Y9hQgk^K`l#%pcz*esP@)D==fhJDAC*zii)=1
z+<)8$omaDiu3~MVqwlSt&s+9F<HszZuXoL$fWbY`1Jm8m9mE(q^ko;6Exi*e2{eRa
zpXx*WQ@W6)wGN~btpyc)-45}|Xh8e{YEaQ56-awT33A+{2+6SJq1z?0P%FO-RPHVX
zg(hx;ihhVgmC9n9yOyHR++$%#Wk?X3-zfmakhVZy@_C`sxeYGXYMuLaQ(W!(w9I|7
zzR1;dSm1g^&2cR%X1EP}|G3Hrrnt%%Cb*3iV_Yk~QSM2{VXof!L2hoz0Qc`|ANRXW
zFPF*w&8;u!=KlQG$xSio;0oh^aZR%S<BInG;NH>r&h0+c!u^@j#EowH#_bbr;4U7l
z<Cdef-2H_$T=H}k_vDUB?qo;>cmLfou48KncR{q68|w6t8_g-=`sBUmcK<Els;Ir?
zZuQRR=3UO?ik7_OD$e9`+x2s}o`KJ}P+}JMROJ)y_`+kZ#m-0EJ*OXV|0HH`T|TFC
z&&=K78tLEWzVf@p9k`OhZTfJ7OBzk$R;VO$zaGBEjfE1p3(w=Ys_mD#^TM&*i+f|Z
z)#om7i*H16Bg+Bz%LKyhRDrpfu3WArgU$7R$mCiz(7COPRIZi|g{ymv#O>k`xNey^
zF7_LSYrh!5t<?<Y3LOsPF4ID|57W<bS1V6*#m57=&9VX9!*>2$PN*+8AnqjhU!FI2
z-+x}*eQU?K|Fn*B16+@A*#vj);bd2C^E(%=c*jBR+PV|>p_U_e+1Z{ejM>Ni8gI*W
zd}+-kH0|Yj{IlTp%9wL^T9|STeRgv@na11$w{~&Qyx+k!`Okp+c3zJ=A*ajjGS}vw
z_txb8N73N+UsvNkd7;8psZ-)Q4=HeU1mwAenzCHp{nFfZe@Sj0LxQW2B*rz(73K2P
z2y<iq2y)9;__?p-ws4P|@N%EKZgAcOuW?x170!6_5=Sv-fwNdK$4O|P;ry7M=Cle=
zaV}|0aK<ghI3h<zIPJkhoU^RIoVyAAoVbU*9OHMtIk8{6IVs(p9KV0<oF;)^oK?mD
zI9)q`aA^BmIVGOWoRW}64vpTx>5Qr4tfba*zGc;Ld<v^LH@<x4#I%)jb`6zsE-w^w
z(gZ(oPRo7Zv}qS|giPOY#_Zp6Vm$IWt*7!hKO<gpuF-QjE9akc)UIZ8X49T>&Sz$F
z%3nR=y!-Hg6I_+SDQ`^Y{P=Z;bH6W*qduO>@tVKMvDrxGv<W3~c1T|5m?~c7Olrh)
zg7r5AT;o_ys6`BC*7gF&#wm(p;R-kd9tg+X8{&ldaX4l{EKXrCgEM`O#_7ROI2Q;c
zPA8eb8K&Vlxl9a4XVb{_g3fWwkWkK7G?=4s{tQPkDu~k<6~M9G43Pq(eL1GlCppDY
z-kkOGUYr?ljFW+SaMt0&92v-s)5Si-31T{Pl4u7w5ZRHVOt9yWF#9;{bGDql!PcCd
zz`dOBz80MP<7ONek3F30hfFwE9gR2+wmUh`%ndm;M*5sPdb%7f4Q<X@1x=3kHVw{-
zpc==2U73TQQ{<SB$#e31WjXzA(wzElk{oQM1gE%2j8pYeloS0}m@{`vkfWBs&she1
zoU1e*&X4eQcB}s?`_hqR_Qd{0w%DF|c8}I9J3{s!`-#95J8gcP?Kn8fzW?7aJHKX-
z4ZR;=FFoyJ8>RkX%g6Mv3us+zk&q6ywC68&^S=MsE<1m)$%?J)V*<_W{^@UQ<L-L4
z@z<~HzJf38qYtau#Dq%rK~@F3F}RE^d8C9bX!(hquknE`BT~rT@vnfr(Ef(a`TUxl
zm-C8!@5T$Z1C+x~3wg$V>XyaE?0&-Tm4D2ZT6@5r>&;+a|B}w`esPE0mz>7F$4X_3
z2i|0xIV7_sbQ0MQgs!pwj>NNj8?LZ#=EbsClVjLQj0@~BpC~rN3b5ZOA?&PWF59z%
z&CdJCWLMp#v#&!`wqyXA?P5b@n=0YitqU0Tj-L_iy>HL4my<%-R8lbe;gK`!i-tjL
zb-@5OvDc4HEAe3)-#Nj~U>s*xd3v%R?mWsi6FkC(e!H<b9}cm1-E?NB5)QBnTpZbP
z8uo0tMLYJ%CL8vVY%BI6uw<X|HD^<eP1z0tyV;c;M(nlMJK5v0hV0}ZefGGiE_+=_
zn_bnpo$d5moy~|*We52yvsZU1vb}iZ*#WIGY?Y@{o67Mvc8R+<`+@3Kw$+3%`%<YO
zJ1&u*?HtU<F4)7v?%-W#y=z`!xjtNCC6X6d*X-w5P7*V$+|DUh{qqUdBlZ}}*ky!8
zmKkD2{vKc{yy#;=oIk7-=N{HMsV>%7XFJOvyN#tx`^oye?>kFNxP@ie(#YaXZ(v2A
zt78=z*Rq~2RI}X6Dp`*&SFrLu%UEp164q?bN0wez5le#jo|S7}z~WiSXKgLdW7S`J
z$vSW(mqnI(&hq}5#TvWwgk^W;G0RE&A#43_28;YWopqaVhsD~R#uA%JVfhx^*tCk1
zSd!M)S?F>C>(R$J76M;piSN6_I<a<vb-Xx=C4c}H$qr#%U*WROePFZxv6(E3y>yoG
z9EH`LPhuS;6If@Ba4fTtNY<yP;jERAFxIqs2<u+^8P-Nh5KGZ3fHk<)pM|gXVP&5`
z!Mba6oONLK80*ms4_0CLVb(<rH<n<V3(G$7Aj{a*iS>QMp0)e^K9&>FmbF#anibz+
zxw#u}&U$gkl;yc*!g`i(#43u|$pWf|tkotxmPw2bOUYV`RWzo-l6<gv1f;hL>yLmE
zE1*!Gm4KCH(N(2c(%-hR!htx8x_c|j?2j-jCrOai?#Rz7o91N&KHOlw^ju>WZY(p|
zFBh2;f%8n2t+ULH!fEF1@JZ%~%sBI3*$6X_FvQeV{>${N?qix!|1j&+dYCG;olH%7
zJF{E8jd{HG2NR~XGK18bnRC_Om<P!9Ojo6^O#X@*CJS4|d?5XqdHzEgQz4{;c~0aL
z6O&iO)bV}KOkI1+EPb5M%y7$Nnoqu9M%~O|##ldNI&?o}zK+ghw(C7&7Ja?XJVw07
zyeoB=dH-!1)899h`E}_AbLMUmvt{3PW<*Z{^X>UKW})U~Cbc4l*&lL&DYhkwIr<1?
zMmfREZ+|$<mh&v;RSgDny_m|>4<s{%mI=&zw{Xl+a}0B`Ih>h83}dQo4PhS2I>XdI
z5X3C$KDC(!_%WsBe3;)}c{82dy_op^qf8I<2=lLkJJaIzA*P+XGjpleiAjVUn0I9M
zGvORtru+eGW<<LslSDCR8Vj2;Gc!z>&E`hTcVBlfz0MjiAJ6GBU&LuMi5i;Bzi-r;
za;~b(l@29l8cBgU&L_uQN|9!MG>~Lkd=zI!cx+`J>k(#7kOi5}eEdxB8@x<Koef6H
z+f~MwgUgIJ-xnAs!{!(-XZ|rtqo)|LQWFfp2crx-<6*{*Pk$NT-1-@t;XY%3SPw&F
zx|0!)v@<G2+8A$BelP+xTN$5nn;0#7zcC(E)G>5DY8fH_RWp2oD;d0_<%}?TDFa>m
z#5i{81EWo%kfC_1fU!;E4Wr~~9z)moCBvy8hoNZqjFDOKlriL*$>{&~kdb=gK7+SC
zouPH+4r8_N79$}th4FnXnem;R$cUf4%2;N_Gq$f>W~?EX7&mw>GJ2w;7=8SJasLv`
zkQU}L_FZ8yG(;JUqBtr;bSs%56Hj2YisBfD<02W5NH`<pawvmWD45|JbDD8(OCV!s
zls_YT-G|WyonX{1dNGKbigoSu5k?omosm6!h_U0GGvnNECx&l;1B2)1K1Q&oEd%;$
z#W;M>lJULRj3K*s4?`@^nDNnI7enizA;VEgpP`tf!^jfWVvGX~#^}5%;{idLA<?hE
zFgqp3kZh7>JaLv}{QDrzm^azV$j=mJ=qU*@j$hrvu;k@sG}G7Vx<f1U-2qGVnTB~f
z!C{vEAb*-3uQN$EN*$xe3XRb3um|a3!~OKX{=M|=Uwi0MHeK|O&)Vr~N^Nw@%RlJC
z3oZ1db4~P?)&_dLV;voN^@aXdwVEyz_nH2CzKl){EunvG{7C;~TSRAMy`%q?eoNnm
zzNSwNy`*39&ZT!0Kcn~SXVIS|WzyAG9@0I-?$fOs(&-%*cj)FBx9Bc{DRfC<GCldn
zb$XrMReH(eIC`Y$W%^fg488wnH2uBZdAidhgnm&7q60jeZraSCXIRka<+sW7dus&x
zo?sjuu8gEd>4($z#f8%I$IjBbkDjJ~&I_OiOZ(H`(R}EY-@WN^7G8AW)T8wM^M~n1
zK5q2y1uk?mxr3WJw<BGpbwB;_9y@y9b!&R(xF!ASVRQO?_8z*Tpb7n7$S(TDQbT&9
ziax!Cr9;2gs!8WH(V!c}snVqfl<2SQ73lnTWa-kgQuH>DZFHY3G5S>=Q99x;MAymZ
zr^kr$(eH(9(1;&aX^T?JG#ktU&Ae=uHYop(=1rKSu|AK{yp=|1L&QOvMP)zDR;ib^
zMChTBD>`Wp<lAYNvH#HwO1{&grCMk=!WwBo@9Sy5MZVHh18ZoKFDq%EHp*$5UZphq
zN1teNGexw_1Mg{LH{R05`d-tXn7yLOU&y67v^=9}Yi7|(Ntra6l83bIV)tnS{^_*P
ztlP9Zv#GQzjyGwh*OF*A+ON@a^%7`+dW9xha*1|S<RZ=eL==tZK1w4FL$nmL&Bt7X
zNfWQ3(N0TJXp#Oz+RjHf+S8FpT8C*k?F%=QMyxnXYY;h2>-P+x72NWp?e9KGi_-C?
z!B|h)?mQ3Ly*YPUg^eriA#kQyRXWkG2s_Y{kL;tJNVK6fweF?yD_GE`{Y`1N(oJad
z-MeVwnmcISA^Nn)OdVRzfF><VPlFZ^p-QXGQld=_%F`P4WoeNSQnU|GC1_OxTWMEx
zL}-Gcf;8KQTWC9acxWxE>s0eoE7YU67O9%w=cq3vXQ(qrrl`}G$EnXMN2tm?L)3$|
z15|xxFZFX?4^?rrld7lNPMtXYAC;8$o%*b~nVK%zNOe6>PkjN^QtRJTQ!__DQ!TX1
zso+!z^+M7|s{NNuxqQ8V+Hd}b+JMcYk{-OE*8X@-?H0|Z=GZ@>n$jOpsoD3bxXyH{
zy5t>d+<{xvSInE#YtNFXdY#v(EQthaw8NE6t^5-8^WzKDrSIpd!vZMvh9yLu4`)-Q
zZ!xHY)l@2To<uFxB~Z&xV5#th2<p`9Fsl0RV5*?R8ETeoAe9&6PnApcq4rgHQ?Zkt
z)aNQkshNikQ+;W!)XEHJ>PW2<_3NxXHB@6C^_`my^)qcR^~ybSs&LI7s^gR~)m&*8
z^|zxT)dj0Z4Numl+JD$iZT_Q1RTEL6YVTI0_W8(B0}*NJwa442P^}nMb5ewQURH>D
z$C{r?IL%94ie9HUWUWvf>J}->6LS=T^bF;W#S|sVZ=9k9jZolwgOtS5e#+@Te<%Zd
zJrsSNPKuWErmKGLC&l?vD~0g1iQ-w^Kp7kON^uhSLh;h6qNp6GpkxG>QaZpVO3S?>
z%7u^bDC2E!DAMzJlqu<#lq)7Vl#avMl);E6louBsQFh(GPYM5!PC51CHbr<Ul|mA|
zNlDa6qTu&mqwxC0Z#wIjDW~FMC~A+RDR({sN=qwD`8>*@5Vx=>t;%%D%pMA*-jzr>
za|TCw!HA^1jXy_WJPe^szdJ+Gs}H2e|M91k&G}GtL{Cth)V(Omrbj8c&W9<Bey)^t
zoHL~qb)r}&*;9y*?I=M7))c`SOA4mVj1oJ%n{s;Dh%zO*lVYc0KylisOX0KCq9E=X
zlze|x%EL${iaSf5@*+ltQg=g=^7x@R#p0DHCHj*P<w`9-#r-EQrK)#Rd!JY#k1j8g
zQv~P9%ThCBCABH?KmBp?CDRe|ce_Dyr%ONizULpZ>ZxwBcW4LM8Q(^prvD)OAuVK1
zOe6Wk)q3*C&04ZedNtYk@n^E=^D=T=UNO1y-3M~vr}yNDinrwEn%CsH`j_O^<{UEq
zXEwR4{R#P7_aky@?|rh;-*mF?@NM$3u~ahe<P9=$I+2_@bCt}QizCY|#F7b%7s+5L
zihN`lCATg^WVsbKS!#tru3e^*ZI(&oh$TGv=pu$ZH6KnsG8ak?ojFUkm<}SBPn;qP
zkNJ{Chfk1e2E54odykUI-G|9R?XG10pU&j)W+(E6dV6v}jU9Qs+?s6r$&!5Fof%mm
zZ#VhEGb8fHM?1)`?&_0+Zt9S$6Ew-g7uCsMU=?yOU6EXXlOtD#NRzMmZzIciijlot
zM94?&HcfidEo8br5Ba|88YxC<nWQJUK#E?TA>E#sBH?<+NsB*5NDj4wqywM&NxZNA
zkhl-KNiT17knY8_kz80mNI8)$q&ojb(o^?(lAUcW>FUmE(ruN`q_bPgNWIISNZUt>
zNQ%GSk?LyRkZj)Nk-{=xkX)0WlZHSR=>Q><<bUcRY3HE~(tESJqz#QU60cYasdOQU
zWYu?#g#Q*#3M{%z63UDr;jcxLuCf6M8v>Jfk8nsQESRJabsA}>5Sf%Wi6>3{haruY
zhLav<g_2~hpCvgkgGdHJr$}`Nd`UZYoFE;P^dc$GdysNE+(`>%he#Vw4w5S397ztO
z{UolpEs3<(ilm`pL5g4BL(2bSOiHQTNixeaAYHwpOL~OUB2hgwNbAO`Bxgw_lIye_
zNw7tlbUuF@>0PoI=_yr&<b7O_^kL5yQnw@zsd#dg==*Jn_#$_nSQ0lwjE|fm%DRjb
z{j^7jemsLjnXW!!T+wf0aY`34htf_w>G2=&gTZ%V$ChSdVRr-3v*;@^^F|HvEuoUQ
z8L$xrHA{$Y%O8k`THh1-a^DhJ7he;f1->Mvn&%Mh#j=T+eVN3{4-bhClQM|bk#~t#
z_oorlWmAX|BT2-`(rZN1lz8H9>}BHU{upAgOf>Q4AWDq>2oZN(XA_e`7{oUgRAQnq
ziMXQ!M+7e-iHYDGF~}=~_*d%;ap!CRaaWZeaX959F(mvrG1c-IF;?&h(d?%yG5v`%
zv7GKie0ac~xL?|inEKm_nDf$t2*IXAVRsYa=DI5JWWNDX?zJv48POuvxoHr~<Wz~2
zKZ?ZeTsfi;TbelLw2gR8T#PvSpD<D2kpQtB$4A6lY!E)IuMjG0776i*a|Ch!e}p5N
zlY~RVqlERmAp(UxKzLx^OGpsxA(%IG5Yle65sLhO5K=T+2*v~72p68$5mHEB2qETG
zgt5hPf?071!6ND-VfJ7lfh1f&$f|oyxO?p-;jmW@p-?89@aIP+q59TCLZp8Np<4Ma
z;djR^!u#}_1oxmM!X341gr{9`1me9|!c5>rf`w`n!K?!zjNj%G!u(i-Tk>>5>~}K3
zESW$^KZYfgi$xF~*M<@tFP$Z%I|UKmtosvUKll(7nBIi2J)Q*O*b#zxmK))HunS>c
z<pAN|4|_t+bvwd#H*3OiK1+hbM^nNm&4l2+YZrmlZ$R)%*Cot*YY{xRY7inSR0y^l
zMMAxa96{-?6hS*(f-vm0l|T>@CcOB>Pk2t@C4}m&<J;Sp@#5DP@M})9_~-Lec$w$p
zc$=URyqe@7zPO?fugv(3H`DLJi~jnBzZdrtKW^KKUmk13SKh0~AKqNpyS`q9PkdQ{
z_c&dO|04bgzwxOMKZ`5CKT*!d%hbNa?`P%U^>wrH^(~or<MR*k9!42>!}dG)ic7cf
zie@+QyLuAwt8rKHS1jZ3t$!}zI}$G7@9#a2-`)%3&m?g00hUa>%x^0G$`um+lPMmb
z+YyQPzjzK`xhn)e`u#M%2@b$hb^P$nbtmxSR4;tB(ouX+nL9o&{LtnK>OuVVd<VRW
z-#&cknl&Et$P&NnkQx5Ps0n`L`Y!x{nIZn(f4X=XNDJ?*u7S5KSHbs%D&mg{%Hf&W
zQuqLO3H<t~DE{<SAv|QvkN0Wh!B3FZa0exqaXxwTIDO9<T*2fdj_3LqPS|)D_pN>a
zcO2J?yCKqpOUmlNc{sP>s(ZiV)<83ETJ;<5anV<tj86^D{@-WZj%#JO7Q<rP-l`(p
zsk85Jwk!F#Un#F}=DTxoN55v{bi<zDiq;<Dw%*FXsqDUs8~Sn!M+?4*`?QpZt4O+v
zyJQ%L6Dq%ibMd=?J1_}w>oG8nsmj6S<}+{)T&Xy(ZX&LXhQo~uN8;M<h2hSd2IKx#
z2jN5mPT|HTd~os6-nd~oPaOZVBe*VGHyrJoGw#b-CtUl#{kWWqwm55fD_l&LIqsU(
z9-L3D5w6pJ2To%|52wl1#{CxAjtjc2ic2$4!X>?z!@0Uh<BGpa;HE;h;{Hqt;Sy1P
z+}c)NoWboitfbyD_I>_5R@Ht6YhO2s-R?VvE$tn`suBmVdzb!TB`<bkvn4vPYia*s
zrL@0edvlwxRLcfzS!pe{&b1nw(p-U6KUIni>-~t0#1>+A{(Fnf<-Ep@^1Q?j#XiSo
zN@QWxQXXSZsyx6RewdEs(Z7wQ=B8jD?@7iczq^LDw~fc<l*VFz9Jq)rt~rklJB(nz
zeB)rpyqMUA?^G<omxQhRg~JX7L}Dwt!mxp7g0XLY2VrZ2Phm59eXx5%y|K}K$FNDE
zN3du6T(M&z&e*-Zj#!7_{aE4OHrVT@_hP?ynqmJtwHtf8Z5LL_#}Mn+s*648sfCql
zP{$^?sbH(B6tJHhWwF#^N$jANI9B<s2v*EQ5c}yFA9knC2F5>Q1>>x^h?z>7#hltY
zjfuWEj=`)AW41B>VrUb+nAGqd46C~Xqv+FyVKscm+&tKfp?qw>h?#!HglAV{fcj^Q
z&&^WIn8+uLBPhh2oPCQiz`Vv3b-lod9Dj~ctbU65YyB8QdvPCAvOOJBdm{~#ESQ2(
z<|JW)N3UWcg5of{8ZTj9Ib6W}dkru%S}^AA4K~J%pMjy$DHu{e0kiW27W4FTIOdOO
zD5m}48BDTdAVviEVI0O!U@QW>FvDLwFoBltnCp*SFy|!?VD=#Pm<PkQn8uS<nBsDC
z4Ay85=4YA_hL?W_W|XLhN%^IPSv#PC(S50c5mQve<VVS36h<X6wkO0f8pR@*3SB{r
z&NV)a^Za_G?&+1ts;Y%Z9i!Pur<+re+gHXSi-U(FmA(u_nj7~<ZoAnX`E02@lJCra
zkt&s~k^c;uBIB;sNB*Av5;=deDzd()JTh3VB(mWAhsZB|?;`KIyooe^_9_zmkD>Ga
zhr$8lcuJC#th?ik<IXsn!{Knw4bC{Xr`yX&A)`g2Es08^At}m8k_L(vic+G1s0b-#
zhQjyz4?NFr&+GL(ug~*-Z>WgKi7AT^zbc8Cbh;FQ$vq!Io<194O3#a^tj&#B)XR=o
zmzWvx_U)kvk?a15@{?&1byIsH_EC05Y^Y9*U~Gzy5Nz2RVf8#JqS{IsF~46LvFeL3
zqQy5nf>g+kIQ@qnQAndih;M{OeA5Vuuu~8soSXe4X2Ix)ok^&O#!h5JvyE%Sf&ESq
z>YwZ)f|2lu&=VFBo5#!|axo?mZ_gS=^h^RG&JcAYK$o;4xbqt#xMAuM;H#<;=l-pV
z=%X$v`^y%T=a*-d#`GyA|JsC-zx-WkL>p0_EB&hM`#YfQ4eL`DTz;=K{PR}H33{z$
zpYKotf43>m_&-zjoO-0}{`Nq5%A;PXd-RTy)_Y4ywX0TYr&K6&I?9xt##fZDVlFAO
z8_z4XHWnyJ;dx3@d9HHP;&J8iz)a=KyhF-YLmA3!mo(+(v^`34#||aMFj1+ij8mSv
z6{GB4iB!G|Rw&P&kto4m1xkSfPbu2TQbM25l%<=<%J1wD<wS9yvgQX)>F$nE?%wO8
zOl$R2;<eqC&p9s2&BYE%;CCBkzq6H6wiBwXXfjpSt}{~ZA%T>tr}dPfy_=ORvyDnK
z<$7g##aiXuq>54nxvc2ey{O<c%_**`PAhH&{!*kJ8&_y`jwtxLLy9fTL526(K1E0G
zdxfz{x582MTA@<hp*Z=qO)&y{rdX6eQoOqQKp`8suefh@N71Rgr6?`Ep+Jw6E6!M!
zDXQfqiX$aO3fR|kioIrM6@|jnisbV-3ccPeMLg)JB8PEM5u2N?(0-Mwh~KbVaWWuT
zk(9ArVeoL9B4sgJQS26>I2<ceIF^ePdBfp~ho&4w8Hb^uo}?%m+d~y&Yl9R$z68bo
zWPiof4PS-%sFy+qf>b<VAr$V}j*6&fwhF<Ll|t7QrZ^e}Q8X7BDem=v6x%iR6+bcB
z3V8BHg+;}B#n-{L3bFob#U<jhyf|f1F1tA=9~qjG+k$?{or1^Zb15V8)atMDXI}>7
zoqB!pLc)8w)sDCF#A}`MjF0Vd+J-jy5bCMieM_^Pc&<@y(tb}~`}ekdgKdo*%B_+w
z9lkElzjIYSGh8g!(Yq+0#1zVNww;krpF1hnf1WL0oXeD7gdUcwk@w3T_oT@|WqagL
zx^~E&Rubd_n>cwWBSyZwH&PyVT`n(qE0&*K=F7>}TzM;nDPO&tDqp%xlHYF+l6%Y&
z<jKZZ`A$4qj*3Can@%C+Y7Gea#;=a@p7nNev6HpDk_nU7?}5mV78}XItswc<pL+5P
z9c?)Wxl#U`w_YBUw)X!fDsoKgl5B8%LFT75CzH5L$q0-I*?97I8MWY>Y<I&Knc~wY
zna-+SS(@29S+#$ctXTR=#@zox_M)Ukw)*K~*}tKOvO3iU83J}!7LTo!ZI@Kb-1b$-
z?q4jEt$I)*Q|~L1y;(RX69CW3DqK&?8Ynrk<6E<2=9x!iJ4z48PCVWxiyBCgsr}t4
zlL3-s`<>%uijb``4P}%pcAr9)Unr5K-xkOmUU6mTN13t?6`HKcFie(+2$uZ_4v<;M
zurkOVw5<OmO2#io$}T=a$S!|yltuowl})Ny%e;+YvOokx1|%BEt_eW0f7|tBI!89k
zzMt2W?XOXneSW4YTh+Tt_Icu;^uX!`>A3!^R2M!eT|)hoUMG!74aLLK;O(EK=mY)I
zxx5e3ZDrlk>-Szu%bs^gBYNAU<Ks`IPXC&vNX-XQ6{Gvo<F<9uey<wo1hGo`h<#nk
zQC^kSBo<3MGA>9fatfp&7xSbyDsrXW_l`>+JUc3l>^dmz8Az9|`;jVL{Ig4XV@<Nu
zN^84RVz^BzvWS*KoRrebUQ+2OPAL6N;z{e-EGbb!lb($ZlU61KOVd*Vq~L>CY0`1D
z^mHCdnsfmvHMok9rd2vhuhrU0^Xjdn_(xFbomNxn_)D<#>sz4o!be>xcu-5q8{Qxl
zd|xNE__an_HN7HP{PS0${_l_E<I1#T+nV2!7PTLeFY8Ao4>gA*BCSEm6YW09xbAz&
zTm83^eZWr1B&b~iGi;R@f}cpbz)g}cqXtQ~(OpT7QLTh!R4o|*S4eEZWfCvL5{afk
zk>nEaoMcfyU!t#fN;0E;LXxL-O!8Orumq~HU!t`xP4ZyP9*NVc9TNG!?GnNKHi_X(
zwB+nBrKIn>RPuRPC@CN0NszrP$)RqVq~KMUB(^PBqVYID648K_9KMZ~Y^g#?^h%ME
z)Qbp7<rzoGg=||1{g9QUJrycZPcoIL$ABd-q(BLUt1BraYe}vVHb{1Puaj(YStC(c
zt%%c&{))xgf5fV4)8gpG3GwNP@8a|?-^7TXFXFPcPvXIbkK+CtJ>ql4Z^V$(FU873
z&&6>&pNajVABo?DKM-4!?u#+#I<bjUjrbv?N(|G!E)G?>D)yYbBpw?)FXnfi6`y)|
zT704^M;vxOOZ+DDh}dA)0WmCMpLmLqB0hlKDeiSj6weyRiMupn#EE|*#Jyi-;<cS3
z@pOH-xTKUVHatle(^JV}N@R#wmmVn2_r;07So?{8>v)Ts{~^V!ZwPVqD@XCmySC!$
zOIBj$QK+~n-c&rn1&as$f#N(HUGZieEpga_hL|#_CI+>v7GJJh7EPU86s_GgC+ZhY
ziFV>AMDK0Bi<Y#$iH2uBi*i2ni&j7QAVL;*i<}R>7EMHUh+;$AM0HM2Ma{a+q7!os
zBIt*^qFwd1qP+9fqNKeQBCxnjwBNr(bQ4-6x~zIm#2G##>Uw%oq;oY}1UQ%}>X#o9
zMd33<_hEZQoojZBu6;=o1vbZvu3y|LdXo|*YUC+ITRkPBF93naXoe#)e9aK`RZ>LK
zqoJZ33Zm$tKVEdo1S4`-^cEfK_7L5ub`_n;bP{0|cA{E8Ytfh?O!RfeR8;&DEV3*E
zini|4747C~i9!(@L_-_aiO@r<MZ$(<A@0<oa3Xq6$j43zPZ&-J4^NH>@vXzcmJ6SS
zn-cql2EiYM-yz+?y>p$y4=>t<^F^(~zQiZO13^u~X_E$_<@6n)Ny{x^Z@~>Ae`~q$
zGNx2`L+`RMZRCOwaKAtpdn`|QLXay=bUH3HU42w|yz7AQQOQ1GePW7mCt;^>36Lnn
zkHiXTceV&E4@C$cFl9oprAX*A%M-$$u!OI3X+o?xOt{N2SeUd#5F%gr3m@eB3N;j7
zLNLNzIJx31%xbq6PUORd`f>~5DrYm{&3{Hht5%RudQwj)6KodRz%_++)BnqY9;^`>
zA6^kGQ2q)E!G8oQ!&3tLstJK<@^?WG`kR2J{zY)AvtMv7|AQb>)GhdH^;$st)h>vu
zYZcH_o(TS7n*>oB4T1}ucLZnhZV8y-Hv}Ke$_22Is{+@GV!`^j3xX220>RqF(*oNE
zIRapMmY@}XM1Wp@K(MDhO|Un6k05}$L(r|4Ab`KyCcvJJ7MSytf)*pGz~z%bAi2mD
za70Xjz8O_;=5wfE;1W^rQ;ZihnPCLn&)$N2MIM4rLRUeXiIZSgzpY@h&`RLIg$kTN
zrh<iTL&4#b06`yFNAPFkCc(Ss>jkNY)(XC3RRqSXmiYP&^Zd8TGkgx>H~;d)IKTGV
z2tQNym2Yi2z|Z{fkzaeVhkrTr4WF~_CI4+x8y~RiDc=~;%pV_b;HQ<`<$nyX<uB@0
z^FOzj^N;T@<*RsK=A))B@V%}V@K=fR_*uYQ{y;|-e?H>~|DERn{+?fH{Lzv<d_(RI
zzK&J`|MlZ-eCCd5ezBdBUppw_A3G)B+XQm?C;l?{^;Hypr8tx?*CX<Wp5gd5JN@`>
zw%&a8ek8x>ID)^*&yjC2X~Wkkw&Xvhn)7|vnDA3?8SoEC_4!m?ZT|2hO}<~eI$vz2
z$`9;Z3ICJ&H$2+@Pk3qXRQR<c6XEg5@8K%L!{O}Q&*6#a{&4n>_u*^Kz70>ncZQcw
zz6ig5z9oDc@p1USnFrxvMfbxag6qPGb2r0(7gdG}g0F?2nk@;>zE~7aC7uiKn>rJ2
zckX034xb%vK5;a>CGTLkD>^+~Ig%1C&fXbrj!X={{wX$m;lP$~E&GV@@h)k2_AX)g
zB7_%i*TM|9h@plL>yW}@?h?c6`S|e8)tK<gQtxnbh(~z+Z$$WyQ;y-o9=73E`Yglk
z(#*qmLrua@JTnN7iPR6**3=H)Q>7VRMOF_ln_3edd1{3>>GqfB_im2I+A+m*Gnn9g
zyf?-paEE!j76*BW1${iE*Lz;`hc2GZ&R0BJ&<oy%JI{DEj7L1PnMNKf_a2Y#bem`J
zvYK}_x`MZ$UdGeEdYSjf|01t=pn#{lCyy5j%H@UDX7K>zBfP8Q`*}+T(|AVadw8oG
zlX=yw?L5n=tvu<mC|-o6g6GyG=CyJ7JlHgw7kG@$Ls*b`-x`B?B4z-uc*37oanP5S
zYU0HM*17R^ggWys4cYN>c3bm^Ixt>anJG^j4d$7319<aMI=uW<n|Ldy*Yg}~*YYfy
zR`I^l|8b+n{&4T6Omkmp|Ke6&`Oc+ze&aT`f9C!X_H$>a-gD~@yyX%>o!pDpUvL|}
zTez2BKH`!^54g`J?{QT#ZgVyCZgSt3RB*Ssm2o?sUgl0SE^@yN7jW|v^SHpZxm^CK
zEbbQQ5iYi7KliI&8aL?GZtgCAGB<8Kp6k4GEBC%y6j$SvoC`G*b5*Otxs_gQu1O1x
z%cg~KxdTC5STuoqXAZ;FN%!HpZS>@t<-2mb&7HWEN?UFo(u#Yz*_^vG*n|u0HsGcR
z^tlxyo4J=`HM!D-b=>iNYq;JTD;!4dBFEiujx%^^l0$?4<Q%Ua<>VrVID!WQoM~Jy
zhy0?4lSFyLk-zKU81dUU=e|7Q3@Mv9vp?!Nuj1}-;^t~N{r}T+Hm_XcY|OaAd82lT
zBRYDHQ@1gn(|zJ3r%^YXvo-H1XB2dhV^g?~<7S+~S$}Z{=PD$Dv!Qq!#|s+GaV}AC
zCSelJt}A>_y9I~y?Fyaq+=9$Wx)RL!0Sn;Rl=yR;p}w5e#h#o(h#P0=f)mHu*p6dV
zXvO&ef^tN8CY&3(hMblY`kb<j+8o+ZP0lklb<XOHH5~PoW%j#Wi|nm)v+P%Klk9~b
zKiEH&qwH&6zOo(o1MHM{AK9lVJ?x|xuh|fM2m926R`zS;6ZX66hwQ8HdbV$I9lOY|
zhW#S9lHH_njh&KS!d6|p$Y#V9vbT-qv8lpb_HuU?J0au<`_`lV?0Szhc2?DHHXN4B
zK7KZy-LPpZyEY?|oj5OJuZj_|>7RM*I0lQ&Zlki-`;gcf)kJm+6wiK}=f^Hz@68U`
zgJjoDxUk1W4(xAl;Ot7A1>3g{!p^rcV%O&b+1J+VvPHW#u|I!b&$i{QWusrLVjH9W
zv7TQ4!*VyAX2l(uU?t6uv2e;^R)6;(3ytezMc2Gzi6LDq$nlq~>wnu=OA$|5hCNLz
z6>I~m=EfbCz0oaJ{NXBA+RQZ;M|6et_eBva0(p*gq4*5z!p4)V$Q{R7OJ9z#c%cVa
z`|qT&lFat7Tr!hc_h#Z*>jhg`u$D;HdM7#SPQHlcq!P~B9?4>*y{58Qo+Q>n5s@WR
z$FmBy`LPOmP%N1bk~M$Xg~ilxVC{{Cv*LSTEJtq$>&_)GOMM-X1>2&-(s;d*RqwW*
z<zAr5+P%EO%#{3P%AU<J*V{}nle2y@tACF&YiUEweRTs&1A|`Xp4~mnYyGd8m(U$d
z$)#52uhmbO1ldET^67mh&9aWU{?JY4(UA&fPe2*-N9ko|`?`zFWMu*K=d;sHd&?ZA
z$AM$aO+$y6RsI=F(4|x+X=Nvq#7|@z)W<UaX8|)eB`KMnT@t2)lYlvKjKkbHMrXdl
zlbOFS1v7h>2+SOgKU3$n50k&ylbI0h%49rqWU83iGI#8@WZv&KV?J{<W?nb~V)}j6
zWmb7>F~6PGV2(|!W!?!;VUmmfF>2@kFuszf8U1AwjN(<_87}N$M%Il%#x1ozMhX8N
zLsa{QF{1I3;VEuou<krzpf@%#rX}@^xVv?X`i(V=PDv%B`c4^xr&+>yExO3iy<Nb7
ztj}Z2hvzT~tB*0(s~%=xSs9GL>!}RT(oV*$utbJoaV#TbCYnJcC>c8W62{drK4UG4
z!*DuAXIS=!F-Giz840NbM*B+)<F|<qV_>TX<Lm<j!*r7)BbIN&$f~elB>sgk;6X-=
zvV0(8`kM}8z1t?nc=~$A*-ll4j>#$pGx{%Gad(dHzjlf~M)^q(zc5NK`2LlC#eIOj
zEBzzg=w&zkh{0?6BUwBB*^L%@-r^&=3;qGUAp0J@<3laI9a>F46H`uixO0_$VpTEy
zA@Mx@UT!{pZ|_O^W>_|T>z1SRGqnfk$Nr_!LvefPA2XBbh^}}#+i)wLD2}ABEtAoY
zPYCH>U3v61yP5RgO%!^WS}5H<B#@qxgQcJC@ujDOz351h8~sj+6J2%8mTqisMPD6f
zPQO)aOm~_G(RZTs=*LsF=&{WjbYoRD`Wb=>z5nn(+OOw-XfHLVX*)<0v|rg{G?&*y
zG=H5znlY`H_Vi>A&GYSR+Ah5g+Ch3NO?c`tZSC6!v}E1;wA<9%w1+v>w7kx8nx|GN
z?OJFtZ8-Bh?Pps)?a{hZG#Ngd_B#D2O|$6$O=l^M_RVt-?Lbm8ZK@`oX7ekC=42a5
zQ&GxjMa4qehEH6YzX6jLK&Q}v*&(#sZ2>e>RV<C+>r3P8@T9?OTxn0o9chjhwlulG
zlBPUkMniTQ(Yn+@G;fS9Eq>=FTEflsH0+ovZ2+>07RdffP0gO8rahaahAsV|{y>aU
z8Bt%UM~gmDvwA*I`I_C-1xzPZn*4%#w&EG}{O4wB44{#!5qy`Lu=f_V;#L*4dgK~)
zANUH@G^~hvG`*1e_;wz(bu@=s2+pE<kq%Q!(=w=oHL28*p`FxvKq56fFqZm!XEar<
zTtVH`C#DW*@~MY>*wjBUG^*<b5*7WDNChtAs15dhR0lqay7iblb$7ipmGRw<`VVAH
zjSGNMZzY;gA73`07QNP^2CZmOAK7i7uH&jv4GyVL7jFHdTpj#FG21vziS(SHq{_!A
zlAIxmPU8UO#OO!L|3+WRtnX_|Z)7{=#HkjF_QOXM(O4rTMfV;h!l#x3QQn|jIdPq`
zaPJDm@M{r8UGp5}iR&2(iJwckdLWDPqVh21L3aja?@}sdqs6ZO*Th81$?dU}%z|hN
zxmiIO8WB_QoA{LNu53yymqtOQktkhPh!oEkI7-ZKG-aDUih}lXr}PV)DS;Vwl=M<7
z%F!3*6yYyp%4%H$N`ku{<rYVa(!585a_-_<3gOWzO5@O9@|tyj$N=~hc|PbTxopcQ
z+2Z(Da@>ti<jl?w<n5Dh$u>Hj<SLgJWEI*ovibIAvi8Xa^2?e#WX_u!@~z2Aa_{DA
z<kyZR<kO^!Wb2p$^5M+W<h$2SkZ-qSlJ^ZCB!kzalQSSG<oiB5$Pc;O$tRPylHE>4
zlCM<D$V2Ty^5iI&+@Z=OCqpRYU#JkWJ1c-367NrT%JLz9DfJ*rA0fy!eGcT;b8vFw
zW()ET8whzd4ov3q0pxv2+T`SHO){!%9l4`vHQDjQQkZaZK1{HFCd}6CS6GY3_b?ao
zaM%{*U|2$GZ&>i@p0MBLufybz+QZ7;w}joFcobHs`XDUW@LpJ(V{I4^e<KXRy&h(=
z?Mm4DjG{1ceqq?%ioCFarkt?1Z;yqY9X%9g_b)vxTProJ$$V#6lUqVqcHp)!2VPWI
zVT?TN-Cj}H*BoA0<7H-;;x;90;8{qR)%$=jpE3V1=%P>9dkxR9aIkCG4O_>sHz=F1
z$H5k1`+1Nsy=ZXQ_FaImOGmWBF6L{7MVGD%Q?FYcw*AQxsq)P{>CWIZ>BPhY$@AYB
z>E`-j(mY_0v<cQrnsMqOUGsTOatLZCr88SdS0s-}`CA)F++BA`KMvd?h2~U|QqEl?
zrIePCLTfIPel!%2crB+%XJ4NnUG2>zWeguAIsMv4s+iwHnpfFD(%Z0|w4%F}bl)hF
zgtL&5F4zl6EpA*=vk!xG6i+6ZhX#`}=>*ba9)|Qn;!P@!M3RDHT}aJI_9XQbYm!L@
zl(hDU390_L0SR+Tk96j&7OC-q2C3%qTGEcPRiurTe?zz5oC__xJsDbg??-5Q<4CAg
z^Ow+bPx?bYx4aLXd)^iLvEyZEc4u3tUe}Y*$nJ-s$KTx#&G>LTG_bciw7;)B6#MCF
z=#GI)p(%ssLTR7Rgf4u}4c+!7EA;l4!=W#}WQ5-Q9~}_!WoPKG&k3P~&)Y&{2BSh{
z1M*P2PomH#eY{ZnUS_EL10{6pyO7X;?tswAH~yi~oj#$rJ3K-=pCdx+TO2}@p1?y_
zH^V{&ji#ZQ_Y6Z1-_{Rh+}s>GU9lll^8es3x~vjfec@loiL-w~{7y}UG#~#NqI+aC
z#4Y1%h;_=RknyAsA$w!rhJ1~D6#|kz4>1XU8Ztv~3MmY&578ymh46fDh9tOGga{l;
zLkuj7LrRR#hpf`i53$!g8Dg{Mc*y+1;gB=GGeXvlq=p3c?+oE|C4~GRF$wwgASz^g
ztvsalnkeMw1zyO|NoGjJVM+)tB_yOOE+Ax7?jJJE@d@b+^$1D9AVU7SI)nsU!$YFM
zu#oUgrXi*(h9Nc6dLh7XS|K6tH9~05*M`_OtO|Ks`8Sw!aW44miOJyG`+fvpjvon@
zNWTP6(fWgFxc9*aT)Tn~!(ImS_1c2hs6GkaJ^di~@t1qS{jY0-TbphKAGmQnSm(l(
z;P_)j!Nt1@gG(avf|Hp!!A7`a!MV<df<Ks~2TyHC3GSOu4$dEr54Ly{6TJUHL~!kO
zX>eVhAoxf+C)j=~J-CDu7Cep%3SR4k5B_E77hJIx73}rfEx6#LQ}Bx?w!tr}EQ5>l
z&4L5dje?t^fx#LKonQ;!jlnur>cOwI*8J~tSPFVPI3M(<bvkINdLrm;{#Z~-+ECEE
zav%sF_AyB2-W^0Y?hFE|z6dJ+{xnGYbyE=WPJIyVd|i-Z#?7F<h>D<aQfW{XqB!U^
z=zLJi(wU&+Uvh)2Te5;qmLCp!ot+UhxIH!K5o>2q5-K6+pUJi$+UlsFlwn!W&Q@Vi
zU^zEvG>Z|$jU@+Nqy`7oxe|gd0x&_`c~sEI2lt?Wdgq{>=j?(~Qmle#0`s7MzQ#ex
zrl6oFD>^|#0~>?7AF2lxTwD|6w0D_!R<J;P>oY_AV)Tpn=<gUY;o}f-;qCyDeC8u@
zS7J9YiPlNPJHH@)+w_dc`O!oyYO5#Sy;?`SoN<#V7F7@@y-SI7gJR;5*>l94*Jp@Z
zDszbjN3w`#WrvAB&>2K+a4K>A+zw(_=XPRj`BviKfk+}$BqMrw35gIrF0uC~ofy#)
zMr<nzBL3TnC$6UX5qoV>#Dl8t#I^lSMCNT<;;t-9Vw~KJi1INazSjd11Ab@|k3QBU
z78R@`9*$d0#04$|zA>2(be)|FjCk=gF!s`DU{Lbc!1<6*fji7U1h)U_3Y>0#8Tj*3
zTj0H<CxM*chk+fY_XBljY6I<BZv+~gyB_#q+m*mA*rLEUfWp8H-%kgE8czhyXJ-bM
zOAZD)yX_0iT(>9i?uVqnyXA3#$5OTgBEpn`l@Lkb;$(Or_%SPR^C@cJJ6Y)e$c4bb
z&ug)P&>o*akE<SmW=V*^e!N3qj6OWDa|jx^uGS<_JHsIG7ez0y2%;5e@oRlxYNKl4
z^~{xkYn;V^6sy?)=<Kh63y;1B{Ky^-*u)<USYy*0&_3545c#+>;6wI{0ORmy0dCgK
z0cJDx0fP_g0unNB27F{z1n8TW2Ecw^3Q)UyE}$X(OaLJ?H=qQV70~nfP(W{adcf_(
zlmH2ON5EJ0?E#)|Vge+E5dlJ(G{DJT5YRo#4j?_C1r#161vHR|0XG4-fL)(_1AtdO
z1CGSF2E2523>f(f59odb3&=ZS8em5@49ElM2fXdm3iwv65zrB_HsFxMssO;uB4Ovf
zSweN{Z$blhoKUF#jS$u`NO+&qOK@fO5afoh2~nS35OBrM2$S+=LIS*j@cc&|VfMyN
z!c2Sxq1COF5IcW~@bmsTf^W(hf)t%g;HzX2>>eK?yxN~mAP`arx$AZiZnee}%8tYk
z;({UwS{tN<^cQ?WTPB+@984qhY#<Q|Uj!1|GO>iqLB52M^`3;~Rs>=EkOQHD04Mmb
zg%K(rn-G5NGa#t==@G`3HW5ne*Au*UsuC`_ui*Qq7w{9+Gx)bLzwp^M-|?m+L->r#
z1Na8vNBj$LH@@oKE4<?5bNn>vDW0Lxgg^H5K0ZI~Hhw3n8t*iB9baF41rLrc!jmlu
z@!Wyac+ayZ@DtQbe6r?2e9zM~yvE+$cwLVq{N(Rge95(Fyq!dWKWZq(H@xBDpB!c4
zi~T8h`eHD??<N878HvG1L%i|Z-?`(%jyvO5<L&TA{#xR{-8934B8>156Ci%6OB;XV
zh$bG1UWY$5qk?~S?H}%y;18}scM2zL{ec_VGlIiAf5Gh>?!%>@eTNf;zQO6Kbl@)3
zw&0eOk8m#FMx6J{J2<0#HMlp3N*w=NDeggjF>W^KJWgfl4DM@HF0N3Ng|pT<jLUqS
zj(d`jf_r1J19zt<9v62g2B+c?fm4i1aK-t2+^s-1u5g};W0!^EzOw>xv~^fqZk-RV
zRPKSx(L>-UkL_`zan?9G1d7XhX^gwE2ZTFsql**2--!EnKpnRQu?AN&xP*O`HIHrf
zn#LX-`H6*}8pWRX`-&a?(T~+Q`yQ);@4~+P-GPli*NPnvc#K6&H)16h?qUVRTUh6r
zO6-RVWmpdJGPY{^Joe-Hd~9F9No?(87FJq#7(0r~z+xv-u!(1OU{n0IV|imS*v+{S
z*mGV|?9vxL);*Jr#UW@|cyB0nI6V-XY=gxPzV^YI?)1RAK@eE87JKYaj5Rhz4~qSH
z-x!M!gRqo!x>#K0MywW19a}xW8f$%F$v+7@?_W4N<$osYr+=i&sK4&JFa9TY_xq2T
zzV`<{dE*a`=<uK0(CS}y<B`8Jt<nF)+#Uaxvo-#2y(|6i4wU+DPcQagYjNIxYs(q`
zs>odbCmXW-Ybp=<CxxZ^>rC$PKaiX3{}K`J|Lg4*|8I#(|JwkGKle_!|2r1T-*%qj
z&&&_;XL|(rJHN;He@^!Hj|3w9Tk4$sml$^b8nc%E6DQ65uelicd%p(wU)iSZ|81kD
z|8lvS{{&IR|MtjV4DG-irqz5Bqu(@+@#KHQxGfH1)}86a+(h(X5S^WvV_RNe8q}X*
zo|H6UF8kGExP7-Vqsi46l5ROBv+4?_h**R<HdKHK+j|-_Zg2v_uRV$>BOSmzAKi<2
zoW2Wl$|w=zQ@0J%7#4*AjL9(gbRi}b%*EK%(lK8`!Z2~eM9jMs97Z32#@JSQVn75}
zOn<)vW_KbS^Gg$k@h&mJh*1U@{u^D4bL1vW|B5<BoVNzkXt(S)`DotnAA8zwaN?(5
z;r>xSN5ijvg*W>BKH=W`Eqr+6_j7B9-`zE>e&P9#{NCF&`q?($@nbP+{CHy(e#n$k
zzwyn*e#s^0{Q8h*{6H^q{OkqC{0t`#`VD04^V<X1<2PBB<cCJZ`N=z?{iH&LpVy?w
zZ!DeX7puqgdv%5Ew+<QX2W-Xrt+4(4n#R2RIJ?~ZUT8S^=@;7gA#E-ET<T5z)&?8;
z-TbKM=N6^qm%FguujR0+UpH_CU4L}}y~}L|t^H&Iy^lJEZX5iH9^d*2J@oHAy6$Kf
zS`2!L9=_6w#vmS}lbRaQ8KHO4Q6Fp2aAhUBX}T2coK}q9rFkBGF8>TV50;CLsy>DW
zcppL+w(LVMQ1_snJ|&^ik#T72nP~J_ssf#{UW}eQ$wT{_Fwx2~GFt8ujP`E8qkrK2
z(21|S(C^r8XzeeKXp3kYw9X6+{eF)rI(e-j`d5}7+7F<Gj=r!Sz130`9aOdKyUKmR
zH@k7#_YZEu*Q0&ZmrDEUOZeFDt1Eu*dvD~8ugBI7-<+8i-$%P1`F5;o^sPB~$9J1%
zjjvj6g>N#j)VKNECEp>lbH0OD^L*=UbA091nZ6UQ2Yt!+(tMBk?DoCXoamd4kM(7>
zMfuK$$bGkW3VmB?T;I7Ky6-Y4%y*!V=zCU(^L6;*>w8Y->HGB?!dErY!FT1mweQ<4
zP~Y?kV_%I}kZ<&)j_=j@jlT8M>wK>#toDtc{pX{f^v5S>Zqnyl(hncNpKm^<$)A1J
z{OR>+O6u`p&UN~<B);&`nSJWxp3vmuHhte`WBhHOrr$SwLbhG^srgyrGZlT&XXE#?
zJ}MEXd|nM7_equ>@mUzm@L>v4eUA0+@Hx-k?sKR+#wUat;WPeH;v);@``l?^`3zyH
zKI0EVd^%78K1c3gd`uDEKG{|7J|E%EKFcMxK1-&SKJN-3K1cPzKA;o&K4}`8eID=E
z@EKfI{r^LF#rxXSf;VH!jCb$wgtxbF%scu0SMMy!C-0Q!@4W-CUEV+IJG{5Jwt7FS
zc;x*T*66Kq{*L#IUXAzNV-?;k)l%=y-Iu&!(}mu&s66lR&nLY7*qPqTFAsR<<I}t~
z8+LhfT@t-B%C>nQGKun5oRWD%G=$!@dpX|FS(<lD6v;bhAkaI9j`fai^YMoGdU#jY
zxOjuD?7hW>R^I!x%)L`GjJ#=o0N$$6+TJ;zHh9ld)V#f(uJUGi{6&$=XHig-->BCo
zzN5HnhEWd_2T;o+A5aF|x2R3+FHr+NZK%u}k5M{i4^RoYcTqRj+(NY_RH7P(OHs#|
z#VGfdbEtac8I)034vGajhT3}gAWA%+hH{A5je7Sk5fvT~i>j}SLd{voQJSZPsO2?W
z)QfmJYWrsr>Q5LE#d?56<=FY6$_hMCXVnoXMUp*AYsd<9l46dUeqe-humhs-XSGpC
zHBHpo?P{nS1FKN3A%DG2-JSJ%4g2jicH+BN-@hTRiiiO(*4qzW{phz|e&sK{QUPsV
z`THJwW&LRM60+`kX+Em)I&D|!wU}4x<)u>W#fm=X71o{S1x4q0b(Lj$33U#7wd_vw
z(iq<5WkX8zvb?j+Ysoaq>*isZm*1qotDM8}nr^0f0c=QKfZRZ@sRe(pYhoWSpEjgd
zrIU--!Wla+vlUA(3x%22+77T+GXmhnE!gb!YSjiWh;pr0Xvc~t6S3&&eRjrkd3nO~
zoNUY!`24G9jN>QIqEqiZs~6sQ7798%rH@-Y)vX_S9y!+F`R#X|rzzv6r`x@9Piy0=
zo^xqMp2b52p76lap2y3xJzs7*>iHvXzvuAVRL=(FPS33c+dY^6#dt;uBRp%GC7$n~
ze9sRDSe|!BD4yGiA)XrL1kb&i7|+fal;_e*H&1mZC(mCeY&>sG!aV6zQ_t5m2A;OM
zdY+Q)n>>@c)IF7mHJ+{~mpndA{qayxr#znD{NbUYJ>p><``H8fs@LPMeUHbDW1SwD
z@#h{lh)+HKmOk`=s@?a1%W6F~JgV||VS3F&nR40V^T+cZ9v=A~TTbVCq)Z+2hz>jC
z;a;)N<CFRx51Bm4<5_d8hnh*W2XvR*!?;K2G3(6rxSmD#K#h?+%5g-GKNqncW`BJ=
zteGAj8*jRJyxd^#5u>p3_}*mZfdd<P>`nxDoOrd_BOSiMgOah<W4UhydDwjs`8#_C
z={`1r<oJ&vIfY-5$eDiRRLFZ|=9M?d)ywTjCbI>3sHz!xMy&z4Ur>i6)m0<sHkKpz
z$gdy=8!jTv^a_xE(Wj6;kB%dO21k&uwq+pY&r*;djCLSxw#OqmZCj8EQzep;C`KB-
z;31nKOe8*uj4XW-gdBn3k!ne3<mwlm$Uak7<jDjFB)rWUdEOX`{1s=6G<^m{+8gR1
z4Yq0`zci~MkLs%+H%I<;Pi&ZVzoYfr{hj2yd(Z75_Zsy9_ZZ#>ceSc6_movH-QQ4K
z-PNu<atHlsa91bZaqlU(>7M?h+<l|(RrjRqBKO9@0{5@Zr`<==v)$Xe{!gdF_PfIq
zQ{79S?r>iX*zWG5h;e7sDcwWVB<|+SaQB`oO!vrHvinC|usi$|-ktRo?Jjfiau3_*
z>Tb~K;NENkcMpt#x>wd4yHBnMx$CiY-1V<&y3bClxz}P;+^N}r-Cp+1x>?)&c9SH3
zciZ)3$SqELz%4-V!R_DmF1PGI9d0VPRyXR2M{enT4Q@Hscid7FZn_0GmAlPtxazi#
zRpj=)xWLV2;*=Z5GuutL|A-szRfe0oVX9lXY=@iujd-`?3tQY?VwG+`v&3%W?|5!)
zW=yvO(PTHs?I5?pWt`h=0NTwV$J34Q5#i<ob#T+$V(r#eYwjjkGID!^2fA4v*LGv~
zY;cP*QF9Adta7ufT6FE3opFu!`Q`d?|Cp<F`&U<n?k86X_q{9W(i>NU(RSA-4lS;v
z#AesK_4Tf+SJ%1P1XjBuj$d~*d|TrB#o(grVc}U<tt%&86TfG<-gi9gI+&2|I&^Q3
zYuj>?YZf-n)#-4wYi+yS6{sz8<uJIed(P5bQ~OD-A~T|^nH=l-xXi~D_XFvA#nHv}
zTfCjCTAiiqx&?^q2ny_4nyT*_(5&U!vPQ$zlA!9UIJ}HF_<SC5Kyw-)C;ddgPK+S_
z_b4N<x_yXZdJp2u=}v^oyXOcM&{M=`_CrL`*?S1TkGBv_hE)g%uM8n7EJp0>J%`u_
zK7)|(auDW)nTRJJ4<PV{X^5+wU5L^A1cb)>tq4tEB;prCil{loM=-iri1*r5gf}?^
zk#?MbxYF*2xUPXhWCyw-7zZ5@e;>mU=_)Y9n6C-Kc@GG|xu=5=&uJop5bF?nu_}lM
z6@Og<$7Wq>Eq=SKh`+noT^Mrl{P@Ym67a!gmeS=?lGWjYXlrq~toq1h2HoIdxx3EA
zqpsS;cJjK*itQDbTE#^d;-#}L4|`9#0075bNaVvV%A@Hnq9=P?yq1$(=8$nNxpC1h
zTIF(=Eki<=a$~N`3ntyAJ)7iG*&65)tAcgW^YU@Yk4L&JUw3xFf3<bl0=9HXq(NMS
znT9SlkM&%77B{&_UDmt2iCp7ic4^6(`u>lzOl!)SMfl-toAS+h@YbMn^7oI<zaZVt
zfvi`~8Ch-47al)$E?j7I-sO1L*-KvI+*?rL%<sJF+`RUZvl^<<**^BPv)h$yXOoXd
zoX0lpcRr0xb%yTP;hb9$@BDRei?hDI(iu(^JDa5NoM)>U&Q(KU&VisH=f}Y~XS2P&
z&Y~I*=d@uL=X8+0vm)5a*)G-0xvLuN9R5|``I-J^XWc*zXUr~DXG+DglmDlAC&1=u
zrx%!?PLk~-PQ4|co!onRo#NN^IOTYBI^{$@cS<OD;^gt-fzzkIcbyb=x12h|E1it8
zN}YllFFA347CMC(=Q%+_PdN4LIqI~vV!zW^Z>kf1!%n9RukB7HkugrC`AVnE7O@j`
zj_33j#&kMFBRkFP3v$9$<D8N{`8pld^mIz|LO5|E?49)TtekE>Hgj^G1UsEH0XV%2
z-t4rzL&Is^RaK{{H_MJqEAx)AcGHflIX@kf4~#gzy7}30{ij|>3ymH}n0u$An&i1-
zTh<fD*n1Bg7l!US$~NC}yoIWC{HiE*{F8IZ@n=J!<I|DTj%hk498G+VI$l)ncU+yD
z>KNFt!!hn#yyKqDF^*AQN=KAT?D#8-=Xl@_!*OLW%#o)N<XC{fIo5~!IyN2fa4f5G
zag2Xw=V-dh%JGJ^nWH%c?6`BMzGKZLEytH_>m55L*Em)gEIVw+%sYT1ryNR8{BY2}
z`^`ZyFz8UA*6VQ7zT2UK{>tIV?ly;@;>QjXt&I+ezwS5;=+`*ddsjH{C08Bd4i`B@
zR24X2-=1<<wRqg&lIal#3w(w{R#b|^`|M-~wcBwHz>m=mnk#aLVW`NVD3I%bj-fj|
z${{&e*9AJnee`#@u<Y$nWsY<xCOA9njIwobJ#OL9b<@;=-fiG;e_q#NjnO6tC$zeQ
zpJcUz>w$mv8_MSFpFRI=FaP=7epGANp5!uMpHKf_|1_z~{#|~Def#|u`;xw9d+~C;
zy$Ynx{vf8>enN8H-fMq}edLu3_9@Tu?Gr|F?Zecw?6u&B>}!bo>^-A)+m{?ow4c7d
z&EE1wq`l9$)ZSx*z#eGJw*MGJwci)@|0(+@!G8BOKl_)hUiNE8UG2@*Iod-k;r6O{
zsC~QC*nUSk&|dwLwtdRO4ffsrYwdOZt=J(97wtSfX6($F6L!D1kJ=UIe6jPq(PvlN
z-eafxz0;1l?uA_{?5SNQ=Aqqg!96?5?pt;m`IUBMwWW48uP@o<{4BKVU!P~U(ei|y
zng3BcL&1K#KRZ+H?w#IYC%PGLH{QO*jyI~XyRk-WH)_JOQ}bfjsWZater+S#)gQ&$
zMPKo;Th)ZL+x5}e?){9dospKM9S#n$qhJl~{P}uz2FaW3-kwmmOSrz;ZsGAiTWSBC
z?ajI0w!>QEwoBH-wtq1Lw*A}>wk6xUY$?Y&Y`>JW*s>d&ZEtng+s^#FZEK)bZ3{KI
zZma8FVmlIg!S<3o-xi&cYy0@rF<ZNegSNXKr`cA0+-3W0GQswV`Zn9ErjfSW+@-cg
zp?upaDa+P!7sWQ?M6m6%t9aX=4QSiNH=edXM-jG9m+fuS^{j1SHs-b!Xd_z#2EcYp
z)Mnd~y&ATUPN~{Hy|!#q`C#5=ch{7S<LD2Y)_>n@2-=@*u3Pll%y@R&KuND`JS1&4
zh@{6hx<?yr-k-l?v;XEz8~vx{Hkt3Q*o=-}w6R$^YeUsJWh1mWZbS1pY-1OkZZpo`
zW0M`5WMh~SYjgB;l+9qN%*N=xz{a<oZA17(wL$z2v01k|z@|wTV<WOa*$lh8*^mPr
zZ7y-(HXov(Hgmg;Z5ECJZN8k>wyCMwV55Av)@DuT3Vi?I0{qACX}Fil1bnOZDEzS5
z7x-c4KKM3F4;)45ginZ`!w<zifv-z@0N;{*7k>9b4g7m$1$=emRk%uf5&YZ70{G3b
zQ*i10arj@gBk*1N8SwwHo^TtNWH`?+4xT`YhR27?;jAbj9J+%8?><0-$D9m>|0oK8
zQ>!rW3-u`Y>sB}T_ijh{_b+gG=PxMy{6AwjWjzQ!uCD{%Vy+2)>!1dQqE^A#0gKiN
zv>EFp;e@p?deqt}`HS_p^giqT$9t^T7j#-DTzPK&ton)dO8o<C)0Vr|mTzjTb^9x<
zM@Oz&U!E$mCM*?Lzgl<N8m*IUea7gBb+=`P^`cXX^*U6t^&&3Lx|<YjoyV42qa{M?
zm(d(+d?L;Ia%!mc=%D~>y&R0SbpguS{IZ+1YK5b9M=jhsr4eea|IFC><V&FSLXWmJ
zVPJ#x?vb_DXMU|%75rJSI<PWr#auUGwOMP_sv7Xc%EP43s?4ItYQ?V8%E$G&l@#^F
zD%Ssjm7I9j3PY~3TFa`is^(v{!pe%Q8lwuVOyf>jMI;}$I-7FXswN}d>ei7xR)yI~
zR#B&8t;`CeteT2sRsmN9R(0iUE6tl!tDw3Nt8MiJtCS``tN5p0R$<Rwt@K_wST%K7
zTQT07TfOcxvU2|nuu31^Y*ja=VfE&xs#W*ovSst^yyfYIDND-I56jtABbI5ZpDkzB
z^;(iQbX%U<^vbeHyUp^g-eb#7V54QN;T_8~<C~VQkaEk{=2tA478flaTb;E8*_^aw
z*kxJnb~t2t*lC|-s>^OmzH6c-)P0-f8)W4F8gHrPm>1uY?9H;g<U_Ii;2UhYh{jv4
z!JsW?F`kyM{1KM9SbIw!oRwuK&df3d54Nnv>sv12wJZ^Y^_CRE8cP;o$$~)mV_`y=
zwD^P{w>X3!wlKgCSe(Rtu$aSkSzxdo7D@gs7P**ai+sO&i-YLf7JT0u7REl;ES{k*
zTd=&&TfFu-W8sR-u}E{vw788pVDZLzuf==EoffV3+bxQ0V=TmQrNss-vBd=#&%)50
zVUcPYX3=g$v{++^wSWSBEbR1<7AD%x77H6~EgCf}ETYz#TC7qvut-~_Yccvy)52>(
z%_3oTl|}yKBJAqV8Q8h83D}<DQ5f#?7uZ~1A1wEM4-D|O6Sn`=b6D^5CorRD4`77m
zyD&~e4UBoG0*0!&3foXw1bb3i08<p7f=!+~4pW>t411cB4%>Ka56t&q5{#1;3lr>$
zf`uf=V9>1s*pQM9%NA2%FkT4k5}g2BPx6Ct1H53T{aj)9Jsn`JF4nLnTXWbYm=P?-
z7yvT|Y=$*&(tr`yslpmomY|^dKTyH%N$By>acJq_Ftq&r05rez19V$!7u30_1KM||
z1sZpw8T$KbJ(P3dHnigO4e02xYf!EIm!Xi|=b_;EGtgC$InY<aOz2_e0jO>0Ug$mS
zPN<XDc4)3s47A@;3Dq?gLlL?>sPB3P)MbSP)t(K6e*Eqa%^LKE+Vr?XYhE}(Va+zs
zv^p5HrQ8HMUj%~c=IKBUGBu&=)6}3}6IMaXA{WhBf*JEk>V$b>z^M5U>WjILQ=fSn
ztjD|x)M?(L`P}^Zswd`mXBy2<jNUP)_1!dA=`1%t`}m4E_|8T1BiGNGe?EWG9Ga75
zPT7CRJTiHo`Ie~N<{W;axeIxl`K*7Wd9j<+9A(Wne_+Tmx8F!HKe!TP-ZqIdpa1&5
zPQ1s%9MI}wu6Ezfe6ZZo{K|QVIWybPd@@bXJUM=o`KVOg9LHE~o=Ny;_5e9&)@%LS
z?5n|dvv(RpX1D+Lo9+Ga&djy{wOLok3p2rkr)J$%56#>!-ZRU{zGZfQZ>3rPwo<bn
z!b@huVTEST(WlJ{9J9?Brbo>FZOSk^zP!h5!^HpCt^QcE*7hhf^#++4qFi7`EMS`j
zAEBCg><BU2tR$GdW%!xx$9b8VB3#X`nmL$(Hd~t|Et{D=`~fzb`KWKE*QR9#xwGC3
zbY+d%-`pk0^Rz#Z{aYs?w&CNDM&dBU3poHOfqj51Xm>%pR@xzoAI~6rKQuuyp52FR
zzf}tfE2@G3v&taPcNRmU6z3qb)I7)*^a;o-+oKQ@(0&L<H5HQfI~j7aFAkF18VyOQ
zl|$%7LJ05}2l6bL1`$g`A)}-K2+s=xskcBu)U@3ozW*E`;t^{|+#7R9OrsHmSq6aE
zoZJi<PtkznN2o%aY0IW{KJ%v5)>Ebjb$*z3{u?%3H!@&q^ZJ9SXMLBc+m#Me<LnmG
z$sNt6HIjN$QOIr61-BcfX{Ogqr_?W-Qm4+Dp6|^w?S68?bg}ZN>4r1=P1mQTn$AS*
zFnvymH$CpP#ncz7FzwwSGL_G8Onduiran(YO|vQkOxsRlOs7&%rs@heQw@^i|8?P}
z-NsPU3u}!{=|2Icb8k1B9%#@oRVh(5jmlg$X^NjWS;L(&al!mB3A6rY!qyrz37h+1
z;?mz`vieDfNz?Tflc=0#lhr%wO%4ifo6O^Gm@sXxnG|bZHtGFy&P3%?o{8R*6DE4s
zkD92Q*l*I8m}+vFx5I>ui8ooa++uQ6Q(>YuB{YeB$1!PXpqXeEhnn~t3NYbs!I(r+
zP$p7$H<KW+qlw8XxXIv<xygw(BNMwSfJt5MW)p{G4U>~RRg-V%Wn)X&yfICE%6Qw4
zapUC9VdJf}1ICp655~|vUB+L89mdD8Eyi%GX5(s&dSlCpTH_<HtBgO^mKhu57aQYu
zpEDK;@{E<36UO1NqsD&g_8V(|{~sIPo@|_QBhDC@8*N;aAU6iEgvPr(ImYc^n(@Zv
z5M!@Ff-&=vpRuUK%b0!8)z~+}!B{8A+PKTs+&E*Sk+In?edEebEn};i^~TvJ*BB2c
zEE(A_{}_cMCyi1-<3`68hK!DU{A83+|K2F{+#4hPly;-%{AWg6eVdF_Oz#`*Te)TQ
zd!W)Nw5inSY|$m7uCzj<zoOGdI+$!DpxF^44V4U|AA@_08k&-fb{EAOS*JxAJr>H0
zLeT=FXC`bT`(=tzMt`tTO9S3$p%85Z-tB2*%S9N$J?)JEAS<J(Ifzk1x1mvDt)7wb
z$xTMJaq32%<kd!%4*$Sf8|T2H@n7IeZDZh9rC-565A=f<rSHJAnAhL|(-+{oOHaUQ
zy$`_1dw0Qoc{Sj;gbMI1<tkX|SOjj>EC3sPKM7{HWPuNr90Hf@+Xt=|>;_k$62WIc
z+rY825n#_Z67XbII5<C(33iAegKy!2z*c5BaORQ^_|pd@7*gj9rsUd!<F;CW_XU}P
z(<}|ZTUYCXLq2JO4eqOfyHBqIr^PKAf<tEvuUbzSnyQW(9v=8?`1yXXAv~|!P!#vd
z@K8vb;d!gahL=}28s_)c8K&H=Hl&`sZV1>~V%QdV!Eg&S-*9Cq$8g{KOvCA#1BUdh
zy@pqnI}N{Kwi^PCVhoXU3d4X-kzv4fuA%#Wx}m;+WH^KjG`y_sZ%7?S8UB9aW|(@x
z(ePg~+%Sp)HEgvpHUy{w4Qc(G4foY)7+%O$HLQqOHn@hFH^?)bGDw&nH^8(H8!VR$
z7*wQuFd#C!4Bk0(7|_?X7(5ziGJxE@Z?N@5twBXZmBB~9GJ^$BvBA2@LIbt7(+0Ce
z*#>WS95E;%XBfz=Qw;Q0B^%Vfi#5RCh%$I~P-cJ>2n^1;u?@yGsRs5#!3Lswyg^1T
z+Tcv2r$M0~!XO)HZ;&uyX%O@jVzBv~p~16wJ%bqHCWEyQb%U%q6$7=7zo2cGXF+W{
ze}VMKW1uk0ub|!k`aoyi^ngmrIzh#$&p|o#C!koH2Oz&ycR?yWH$gS!<skaLE1*&4
zMNqWeS<s-$Nf6=PG0?e+gP@^(X&@ukE)d=>0VGt}3X1Acf)wRq5G{=da$+z*EATMT
z!{tCwY?nVsr_394Wsf@uPH_TVu&@ECE<!=Pm&TxyVj!qL>3_j<@CFdfbS=nvdKu{0
zG7mH<oC2<F{Q-RK{|$HwFbE`m{{Wn5>;fLl=>Tq$w*U`&Gy|tM)C0o?YJul#s(^h5
z%77a=#Xv{9b3p%<)4+f?*+8EwM}QVPGJwlLDZn=4WZ=Qyu|UM*C}7uV8Bi7>0FHRE
zfxL}WVDmsQ5LAN)iua>|=a`<rR%-<C+oBzCuH6zie*pp<k2M5#`s)Ep^)>-xzpVq>
z+*JYg9Qg}K;LQS5?SBCdE{_5hUVQ-wFZBWH;(Guq*iL|#{&Rrx+hf3?JB@(+!*>9M
zoST3XHsyfiza;>2`vm~_d_LfPOfKM%?=b*e>mZ<EU@ySGdMDt1+I9ex5(C(4rUbm4
z6ah9p;sP+abbvxa0;ISE0uHYB2c*A20b+~Y0OWW_fVn>$Frp0wT=;AR2)qdZ45e)b
z#FI4u)26Bb#jhp(_6L9TVaF%+xAMpJ%k75sd;fmYUwZytU%TLqJ}9zXU&rH_{<2z=
zet-8p{i>2%`tjQ<_5Wk&yyI$m<2YX3d)s@dl#xWCp+$9`k5H1PhP1Tz-uqgS5UFe_
zWbYYLSy>685RuGENcn~CxxeR+_v_sA%<p=hd+&LkbI#Pcht%2>Yt$0o?o=B+QK43l
zU#j-gsaVZdbEVpu&v|O>g$y;@)k$iJi(}NvCxodT9SBf6U+<%Kro>&X#@9)0mHvFS
zr9+I`#2Z#>Z#J2#tq+{0HhtP;wWg7AYL3ksYB$Q2)r>=A)ixQ4tG)jxRGoV7k80@F
zU#g{H-&9YUd{%7|yi;wy|4OxS+cVW;;jOAArgv2X*z2mg53Z`d+IB&8P53F*$)-nC
z>je8$$^G4`m$q(IofNiNb)|8M>hpiARJHFGsCrjqsjdu8QQbd1PW94AxN5_#Al1v8
zeN_(yELJU^>Z}?#WUs2<1l9NJXRB^mVy0>_X@=^90ew}UD-%?o7HO&4d#I`&)s|P~
ze34LfJ145Tsqml5&4t4%y{g|;c<;Wbs2+Q-qMrF$Mb55W<v*FnD$m;QsT{1isS+1|
zO=YsxC6zYOGb(8<M^z-Y9Z=aEQl%m{eY;A*?=qF{ru8b;>x)#@c=J`7$LFa0`<kjU
z>3qBj3L{nA9fMW8l>JnkUwf*|KIo#NmApV@V78sgC60|s`a^S-$=i%n?gvj*2{+VL
z8T>U?CGDD;O79v46)$%wm2;XL6<*J%vdi(`%EcK!l<P>Z@@t6?%0rLeD2wjwQ09a^
zQ68E0K>7X9E#>Ri8kEb|)G7PBomC#Aaa{S%yISS=BYTy3sXLU*t*LW38<jUaSfl)3
z`EunY0lCV@_0pAx`xBJSE<`Cu7KA8owD(s&BIm7q<+-bJ;~q!l%Mo*x56`ewUO#N1
z9CpoE*`&xodC+;1@)1=XWv|!j%ES8=l}qBJl~v8S%H@9rN)k8zQ%YX<Q|Y05pV9=4
zk4n*RyOa(be4*5y(55tM-lC*2dRxihW}}i($z>%2k8?_z8Yh(4u7gT1YO9qF#qU&#
zGpkUV{CA_$)26jbS!-7)DZ1t<RjFnu>2@Y6?W&1Zl8O#hiZ=>Sx;5mjq<qy)$!Env
zrP2lSl<MUerMFKll}2`$D2WFfDoN?<DT(##DE&AyM(J6WlF|uAMk$}eQ<`&+Rs35z
zqIkq>P|;PZU-8S^kBZr~Zxz|tmx?(iPZfKITNK@|HY*-q-lWLdUs1G|Ij^|#@d?EX
zm4_6&{Av_O$L~^9{8*u=b+nW|6{}cL!F;9S-;q4U&TAQpXICaE@)yJ?+R26~{(T&v
zc(~F>(Z$bQ@$)z*#jKurih@IoVoto3V!w&0qSvsY;@Qi3isFUi6g}o@D3*yUE8e*;
zqc~K`Qyk+dR4^IyM}c$>D$L*8uYj;m3MNzDDQNV)RQP@Jslxr#hYFRJcNDz;HYvz9
zTv52P;=Dqj{Yi!YBo8aBZK+X^-@Hp<y=SEYtG-Dg`c<*Q-90N6#)sr9#Oq}$ocf%k
z@bzenf>vUff}LrgLeP+pLfR#Fg@Rlsg+gY&LZ%2&h`4E`uyBp3!sLb16#kQ$tkBdt
zPGNbOhJvM+vO<r#tisxtJcWt7h4N>E{>WQT{3U<6r(fRq;3xTA(eLD0!&maY-=4}J
zIrUKfXUZLUWAp3s5x=j<m(`t@Kc9P2{*mor`FCuM{FkO(@}E~$%D<VvN&bQOI{8y~
zSIU=^<jV&*XUgl#C(D0&6eC|%7AEiF87Titb&34uc6WKb?N0Kimd=--IhM#De{ChN
zQ)Mb&v}~IE#|e|=ZQqZRFWIjl|0rBpURGaLe$Ho}eB5E7TxrZ7xx<FP<gWDf%iTQw
zN$zICJGrYyujGz>e=1jY`k`EM${jiTnb+l1eqE94ICoyIBK@SCqs3vlU&A$WTQBaC
zGtH`$yJ@va&Sj)n?or)JImeuQxy!RN<#hih$*sH+BljvdOwQ0IP%h=4kKCE7?s8x9
zoaDyX&X*&jj9fsym0ViBsoV<NX>w~v_2i1`$I0d8YskgeD$BWz%E-;A=gEoX3uPbM
z{E^-IZ&23rYQL;h-Y3~h*6(Bk|Gt#{cloJoS<XY*@w4y9){ZpE>eXG5-I;Y>R?6z6
zZ1V3zvX3s*$m(b8lFcx$l)d(=R90}dSk@wSrEH{WzU-zS^pUcsl4S2C#>jTg2$TKT
zA0YeXn2&5vth;Qxfs^cwFY{y%9%5uyMOw-FPBxXD{J~JRZ=as*(U5VnArmxYmEJ1J
zUfv@k>leV2{iP+8DS9~~qqu!grrf7rMnUb9%&MnvWqy>sl<{$YDsw^pp^WUqW|@HX
zO)|9$ugH9sI4?7?`Gkzu>O(Ti=hn#7itLiP(NH1tGQU*ji*>QgkC7EJgBSB;`qMLH
z-p)*tdGI4z=G4hhnT_!QGU0|kGUi|0WCXPfWg5fg$>dICWQ^Wg%5?5Fky+tqC^JDr
zPv-J-9hpVtV`QGYE6FUCmyv0Iz?E@X$4b{bj7U%B4oa`R-Y5OO@T0Vq?OW-hKQE+P
zF1AU_rng8tm^Mr23^Ym~Ja$>SCHkCn-{ce0+@6Ed>ebcKx`8{Tr)X73Pwv<#ty8g9
zTESz5^k2C=>9_aOrLV0`l&+i~EgdNuDs9@}FFl;=Eq%_)O*(GKQCjEBT<N<Bw$cfP
zmeMkxjivYRH;}dno+N!;TSwaArMh%;rJ^(zOG}@T=Sq)zAdp(U_CKkQ^L|P}q))26
z{)1F^c9)ca#S5vppHHL?op>PiI_9>NtbU`E<@-9RrB!F8viy!qZBjodRo%8%>Uil6
zsk2VyQfI|CN*%wkMyjT8xzr}>T&e8eX;OY?6QryXqom{wL!{n)^piSP<0X|6=qhEZ
z=_u9r%ucF$vyGISvxU@%gt64Fn^UD`^L3@#thJ@Wf2&FTJfk3$lOQGaZz@MB>%*wz
zz~0}I%lv;xK2YzKG;QmV+_LeF<Tu9-$$8u-lI4x}CA)HON$OcPNQVEsB)Rwa8Odi+
z$0WIvY9)=kswBO4Y?sXN+9J7GVS{At{UXT=MSRKYb8;k`|Ix>dUW}K#krF9+d3vzq
z(a%dIx9;<lEC_Uw4ANL2Y4dcBq;jdX<VQzy$+H|I$=rr1k|bxM<fz$L$qNIjk}*f*
zB{jn(C2x)slZ<}(PeQ6<SmJ=|cL^J*uM!V$zL)STd@b>QR=Y&RuSXIePTZ3SjJ_$+
zrh83d?wgAeC$^oIP+fdfB2)H&#M9<I64O>}li=HwNwf}^NNAp3EfEx3C{eAKE%CZ5
zMM8B)oWugp2#HL&WfC=ad?lJ!ESC6e<1E4bZ7-pH8WJY4vn8NsCgIdIUBY9#zJ%xE
z2@>wIS`tppDiT;OCt++YAu)DHM1phjulVPvA@Syk1L8HEpT)B)yTzT{I>j}mo{RU~
zXca$_e^)%#@`m`-A6Lb@k6aL^PZ$wjpmRigsC}RKp3S?(=Q?c_@8N6~Uw&<!xJK40
z@e?Km;!JO*`2GFK;+}!A;xE+0#eE+Kia%esMBH_rhxpA=Cvo$O^Tqci5pfxVS>h@0
zO~s$?nkH`QJz0Fc{CM&1I~wBVE0o1oS<8yI{^E(Noe=VtM*iXL82^jc{-U2JzvUBe
z-lBKB4DKu5{%cQp4>KR~hK%p<#(Zt!S?#;R^YlN@i&H(xTmJA6Z_An*UNv^{j*e9D
z&YmgdU5G8_U7WO%ckXo_?|5YfZ=Y)tuTmn0SJV{BOUVh~`OWm<q0fz{dtf0?G;kj8
zjT*zd&}zvmS!==zoMXtF{$~>JzcV_#rr0sOqDe|T$Jf$4iApZ-rVGo>7a!ryZ2Zan
znAOLvH2KJ#`?ZVPU-N=n?$^e(QfcA7cyODWxw?_7#9Zbc89vJ;Cy#TV&?hDZkFVx_
z>)64~+FZ_M9XE1Uimv5yuPo=TOwHx8hUwg_o&@f|t|)GZR|vOF)}L#4+lza=z?G|J
z>B!9=u;acxXv3Ye%!0djj4}7$qp4i4VqNaBIoe#|h#J@9i~_ehMvD7wB8O}BYLvs@
z@|$zZ=?6!G)5~$Z+QV6s_J(s~S_kJ}&tuNa-S;_BUbi?qWE(j5Ze8O1mw$#c$>JEt
z`P%_bT5T0)Ti|xi6}2s#R}a^7Mv96!s)Wxm`kl>jIGM`vkBsLejf><gZ(qjQRJxS2
z+rg7_n04lyx#+;DOPs^Grf<z@>N4Y8-#UZS<T{0OO?)Efa)TD<Y^Eybh><*J?<WaP
zd6g(<wa-7XbopViu;u|Vx56)C)|T(ZbO$=cqz*n8`yTj6tWE8n*!hPy#43vF#nKph
z^U?4rF~bu_#JCar#a?Ug5j*>AtJvBNo5lR*mxxUpT_yJKT!GlVxGb@)lTyS&J7dMB
zm4}NBIR%Mb74sEae#Jv<e(EAI2}66ayWK>rc*iWU1s*fSxKh)_8k;7I<z|l;Gc(Z?
z>-(%MR<l=DY{?RFF&PCBv4-Y9qDh6nL?>8&6MgjUlW0NhJ5j^HSEB8z&qSBEJQOut
zeMhv-=DKL^uPdSxj-4019ePqUM(ePsY+H@!$#uI#-R&wxe~grhZaQ5oIwN|e=!5b3
zqEQ_gqMS`hqI(=-=;O3PMIT=X5RFdo5f$pWi*9|rP;^?wJkh2_jHnmKO7!y;6VcpM
zLs3~nJ<&bgI-*89#)vk!D~Y;D%7}J0az$gZSdrgGBO<Fl{S;BC>J!=J{ZT|;?ybn_
zTQ5Yc^V>vjnze{H_uUqGzOPXv(C@Oy2c>f&arcgk3@$$?l0B<hg#ErlWc8tP5vgSx
zMM~AziYT`(7ui;nE271ui&PCIh)g^lB~lv}A~I#HzsS)xFOlgbt|F)G97Rn3*omAw
zZ6jh4Z6R`Tys^lvj;SJ-OLawT9JEF11!^M91qG3YcqtL+aYSyhe0&<>!=RgwO*i?_
z*v-eCSU&a`Q+f+=Z&x8E%`3#2cLhjKFF+cbkJE+uFdfdrXh<H^Z|7q5xLmj<=77GO
z3W`6oFh(y6+gviSEg=KCtJ8t9G>lZFV#%fyL@rN;Npun#91@|UodDl2amYIsi?WCq
z99EA;OG6}Nf+CPM6b8kWp%@eo!IV|Y(C|ADcR~W-e#;NB<Ca1{c?rrdd*kL`Pc)k?
z#;I_3Y~JXKoRiMr-*LjZ7mhG|?||W+`7r33i&u~5U~D}Br`i?=@~xr1coyO(Sfc*3
z8FUVtqBg`BF{(4LvdIv<$f=O#>Ep<rN%&(t5z6)BAUjtZA~!T4VLJx1PpjheIAyF}
ztANM7vN+)=4a*t{tRCXx%v>>?9U~+&s{as)@k1o1Vt`x{`AYtV^^lx~HzZE+1(EV=
zBkOmy5QFE<WSqoxQf+#b^m|<()+wjRtu;r;?aKWmyJ`;^Q?re{*;7U&D%X?NHASTR
zQz7xVm`Wn^BgwYeek6Fng;?#fBirX#kkPKGq$^XKT#{5IVwD_{IctEq%sgjqTGulh
zO!hO<6H1sE)lf#_oiTG|;Xm7p_qN&=E8MdY3i%kObW?6oc2nXgCX`+p8@nj;DDMP(
zq)`N;d=yXy|M3w-x&D_AO-j@sK8}yjSo)8TF%<Hf5C3645@~E@{h|!=5&x49-yeKf
zf9FGafVSDs$ALcDPA?w{U-`K3nUBSv`1tsN*6ZQp8;!}(cYL&V@nQUikF}kAJby|1
zd%=fiJ0Gi_@o}V$kLJgGylka9w9q#1(=vCdT+Mv!yTwP&4L%k$@gdW|$L*_pWL)NB
z>?J-fo#(^pEFW#B`0zME+c?UH>0v&$(AS@T-N%PjH6OWq_&C3lj}P1UkgnuIe+wV8
zH}PS&fsZ-s_%L6?$M{uzh%D#R{nUKa=I{}d$%k$lZ8wRJ?07y@WB51}LFEtS<75!c
z^XFsZ5<Uhz`LK8AquiN~c1J!G?P;5Kd_*#Qtenk9g#{gdrqmxZ_}FZ~N8V&U0w&Tv
zb@&j~q`Ii`!B?d1%2ItL_(<XK!4(!_!{0*4{4T`upM~h_FNE`#LLBHR#9&t;EM65N
z>3Jcl9~YweK_PmY3o(4X5Nv%R1ea);vxVq7QHZ9)h1j;g5D`^{FxXLu59NiZC@qA|
zx<b5IRfxF4LJVaWB0a4Ty$OY&ui3?=&_XB%79wa#A@+OFb`}*v!J!bAa|+>UU5F_2
zLZlc`rqa*4G)<f4snarww5$}Z!=ZHr1yKC20ChhK;L}@x-kt(vyeYtNdjaAf7vR;s
z0x&lVu(iGbpDq+&`l$j$A1=VIngZO~S%CND1sK^-0M42MaQOuo&7y527oat!07pU#
zkn3LnJFfz;&ILGQUjTnnfPa<+C^IgA&eQ@_Pbh$<W&w(o=qqWZ3b0VD06YKY<NaVh
zCidmSyC)yZJM&TVG#_;j^3i-VANQ~3<JP%+oIjS2UHkKqy(=G!%JZSRJ|E9k=A$Gx
zAC{^4coCD2l#qOgEX_xedp<-R^O1&pbXw+PwoyJxC+Fj(c0ROJ^Wh<r558DF_W#Ml
zwI6wC{hWvAU3qAGo`>5lc{p`551X#!A@WQfW**MNa8({oR^}mSLms%R@=%>a)06XX
zH8Ky@fq6LXnTN4Xc_^5Zhjz<6=*`GO%%nUV(4^-Id0=^Y&>qc&>0mBwzvP1H%7yu}
zT<G4<g?Ljgx-aD7?6F+r)a1fyTP}Jx<f3wAE-bQh(UOphrD3^v<C}{muDQ4~FBe9$
zbFtni7hRKbF;z1c(ek;d;^gANNDc<R<v_A02O2MOFz#Uvv~J`;?otl^JC=iv>KvS?
z%t1~`4s7{37*5MUZFCM61?J$hM-Flwa=@|4!7Ae%{F#)42#p-vmCeCK(Hx`<XXDb>
zZ2WqY4gI!kxHV@Z@k%yUpUg(tzHC%%&Bn%(Y!nn`BP=x=h|GqvUp6{jva!o98y*(f
zV5erIMmrnUirKi&p=tkRp|v*)c3oLG_9P23x3dsZmxYtZvM^Ych3Q+e5KxqbRoPjn
zj?2RNpe!_aWTA0>7A{(4;ecTligmIOrkDkDP8R+RXX5ggOeA(@LbEj!^p!$bd@d93
zYBLeBJrms}neZ&g#MPusXoY4X$%}q=$OJo!ZUUZ`iAbGHY*5I=5z$Q4|H{DakCcuK
z)Zfd%k*gWla3TYddoy5FmH~DpO;682a%2X^`qIw}GvH;Dfu89Zh#p6e3K{Sg%|OFo
zI&?myBkg%Q8k^H0R+kQ&Bk73SnT{>%({U<49XAuw@h~VIt#0YKJtrOKOw+Mlm)229
zhdnnPa>Hq8`Iv^4?P)N&lZGdk(hz$%4S%<%Va2*MusLZ+jZMRAzci3VX{fYG!-r{U
zn5vzIaM?6$9Zf}Je=53Or((Dz6{6Qt!8?%(;qFv?-;j!q{8U_sPsO@`RCqb3()(ai
z@n~8q3dg2GPbQUq2c^KPHw9fUQ?Tq_3fk*ZF#m804sS~VcWnxMGE=ZOg64arKy`i!
zz2_zc;kqf{E2UtQND8)nPex@|GD;pMBeOmkOOGXE=FVh@txLw;tYpxqn!?&U86W4-
z&oh%Tequ6CDkQ_4O~UE^B<OV}q4Zu71}-JR;b0OfDw6PWWfIg<lHj;32`Mf~*kY4}
z!v;yXI3@{KdGz=z5r?}IQT8YiDc2IQfIgyLbw?sztVu+9dLryY6EWbHh>c7lCQVDk
zX^ljfiznjbuLMl!PC#*M0zO|&0COY(C0i5la8&{%QxY&cC;=gh60m$$0=7<0z&_;!
z92CZ*x<4LUUdAK0IUY;T#lyHd9-|xL(U?QiBI7a5GagS7kF@FWkkX9DR$e@`2IElC
z6$kMLaY(upht~aZn7la-srhlZ7#)Y7UUAT~i-XIII3#GsVKpxfWj|xF^-V0c+>1rg
zg;*rk#KLW3EcA0?F&rL?EAFw#vW<n|)L1-MiAAO`2J(F|sA`Xa-i;X4oQQ$?ju@<1
z9fO{v7%=`Z*ys?0XQnYw)`@|mWDL@OMPpl6G|t|O#?ABeH{;%DJSd6Ajf`lV3XVp_
zqG%*pMq}>8XvoUa{NGVn-5mw9mMFZu7=_H5C`fOJLS<$YG(w_KwkQgsmQjeA5QRI^
zQP3HVMC{v0oV*u_uje8$wki_yiz5-98j1XXNR&84VzWskHflv;IX4pV0}*h25rHW;
zBIrC8fyT-R6!Ifr9utA?#Stj7jlcx`2%J-h0P`mt*WQQ2q9q))7s4U4Hykm=;b=$+
zhqQk<T;_*k?Tm0-Ru8AY$-*G|H4K_<VVH6?3^NXd!Ej?3#$|><YFQZi7lh%qNf@?j
zhGCf)P45fE^QWO$RUe9}wV}AZF%(NPL-8Rf6p{3f;djQN@X!dwWsy*5ehop=lMpmq
z4gqIh2<DW8AU!n%d;LOieQpRk4MXrvIRwLhgE9O*82$Hy(Rnr)*LMb^YGp9eVuL{z
z2Sdy{81)l_kth`mji1X<_hK15nwH_+p=F5Lv<x3Jm%%@18SdII!}J-;P^`KPo&SQM
z-xGxB`$4EV6NI+yLHNrLf>u-zOkINjiy+u*2Vov32v)s;(0dXHiMl}aR0ZNfQ6Tv7
zfw1!o#NXM0I65H^izNav_$>hIo&{jc)d1|N34m5{05&BCVALxB!8QT7Ixzt9k^%4?
z@W;+){&;r9AG{iW%vkFWmjr)Ac={uKwm<U5`y+?vkEA|71U&JB-6cPa+vA79m40Z5
z_QMKSKiHc4VL;Ol+l5PE{c$Ot-d~FF(@W7`xfJnvOYtFiDLfsP;>xt8&`?^6q~E@%
z@AQS(bzk71FVffhqB_|Zx4eDv&e|8h#`}Wh`a-mK3I4S%!MAfu(6N09>I#;iEOZG%
z7c7C{^d;z1T!Q_>K3M$92Y(uTuw%aujEjBH5buNe9zM8X;e%OPKB#5AA>HGRs5{=M
zKjsao&E9ZH_r^M3Z(OtW#+M1+kmY$}%2zK~KlH-<GhSFw=>@wSFPH^-LC4MuLOn0M
zl=Q;Ueov%7_JqZGPYi7HL{*+A7A*6`=eeF(uI~v&X-{nbwip^u7Gv}I#Sm^=jHtZD
zXbxJ8adQ_VVe(>}mt2freI77;<bkDUJ;1N@KvlK}F8F)kCh@@ii5|Gi^+3aCcbvHI
zj`9=kNZIU;1!?Y3^KnP#EO+c2>kfC;4eUEN9JuL*xd+|QQS63@I5+gUxFN>G4R4j*
z;4<ura~-ZwzT%4L-LAM;=!(%`S6I(;Me<}<?3HlE?XNEAdEkP-CtRp)T%eHZ0(mbN
z@GM<0G{yy;f1Gip(-~#goDsa&8B<p{<8!Dp_Re>PtG+XSOE_ce*F`XXun3LE7hyr^
zBHT?{1UrvKI7{!l9ILtr`NK|l-tL4cbxugxLI02DI^mnY6UH-6a2n@?1mQvyzgvi1
z*B9d8zJ)ltiXOukVyFE=tkGYHIEjUD{Nf0mdyeQm;)v5Fj!2Aigr2h_o=$f}j+`Sj
z1{UCS>jL1^0^HfO0FKEE(B!@Vrlt$9Q)vN4e>%XY%>jqcI$&^%11!=UKwoHs17;3*
ztm1&7U-nRXW)J=I_Aslk$Lw@_Sb5pQ$lM+}s`lUx&BuqQ^HG0pJ~o!mhfmskjPab0
zCo|_`mGXQT4bH=pC-abSW*$V#=3!&<JSe-*!)D`o5LcLo^ntnPd^i_2C+4Dj!(8;l
z&BgRZbCGB`7l)+ifATMO;N7*u)I)Z#Ut@=*5q5~2Z-@9vc8C?TLrC`=xHrwgti5xf
zSvUuS0dsK6W)4cV=D_0*Ao~Jnx(Fmx0?PC<!|BDq0#nf6v_Q}RL01dGl4At-))AOR
z6Kr)L7}O(h;1HB|GkDp^U`!PQ*L((rehd!HVsKZT!TTXw47J%p<cux2n`|MPV2j^Q
zw)imB77xU2aqNQ)R^PCJceM@17uw*xzYVHp+hFk+8wiK2QQKyX`KPVXxzQT&an=}i
zv__V`H3m7>i0Gb;wuafT+C3YUIkVC4Gn>vQvr(ip8+Qg~L9}HS%#X}M$eLML6E+J6
z=FGxXomsg5*9uQNtnmE26&{sY;bx*0PA#%R#Z)V#@vPwV-V$1kmgw1KiP~&S1bbUT
zb*3e*%UdF<&jR9iEl_p90>&#Wa5>Ndw$>J?Q@6m3U*_2L$Q)wF%@JB`j;rD3kh3#~
zuZ}tP{4v9;=VnkmYlb<cW{8e8qu+gIsMR$?9Xk`ZU(LjWi!*V5%S<ZIOq_R`i7Ne>
zSSdCW%eqWqam5tet)^&6F~vp~Q#cx!;vd%(hu@jNwcdozCni{vW&#a26YMiIfxfs2
z4s;ts>zXl2wj1MDnlZfHjB(n~7(8)fcy=3MXT1?#Z8L&unh_Sb8X?WV2s^k&sCzpD
zkFU%?cjXN9C(po-MKkbCe+E8?&cL(R({b(6bX0Gdj{Jn_@Nk@t36rMdi(nd#zL<va
zbJL(%It|Uy(~vN48sx`K!=VvF*gQ4FofC#|DK^BzP(wH{hNv532)#iAtZOmAmxBhF
zv%&yn{swqsVStH>23XcR729r2#oel@7|fmub<e3VpD`7SB&Nc@dkP}1PC-oN6htOX
zLEyqEaG5j(Rswx!b?D>2)B0#F(MMIdKB9>}rfKNo%g@QEdN3KTwUaSYI2pTqCu7#k
z$#^6)8OuKE;cJ5)61MB1H$@M@i}dhBPY*WiB<$^&gwfNJ;8ijSwPBO+-F6bp)F&bJ
zyDpC0)kSBGF2wV6G0jUCPBU~7Dz1z4w-d3vZX(u{O+-=bL=?`Oh!pLK2pXOM`_>7V
zd}so_)-eIkd?%pBbOK_eCtzC7czn7#9=j^W!zp1re%X)5)^X!8^S^Pp_h=lJ9v+9D
z<>L^&bR0gJjzggII6Qi<1DmTls43ThNW2dG=Ih{uwhsOcX=Cm~ZLF%*Mq`0ChP<^g
z$w(W{;@U{+8jFn=$KpWgSX_u4izYG_x7Eku)_@ionzeAIN()t)T3F+%g(!V3%w;v9
z(XNTlCp2-UND~=>nlQ7_M4zlC_I%L5!g>vSFW11PI1L!i(?Elk23!Wmp#9z$EUlr(
z>@je4AA`mzV=zsqj<R-j{5+wKMMdh^8=#H>Gj&+Ws3Z5i8ZKQ{!}rZ<m>8`F7pNgk
zT@B^mRB`f_DsJvlMO&&WUN2O|y9ui3`cDPzttz-ztAdO9D%j(x0=}UN{6$q@`a&6E
zr<C!qNEurKl(E=M8M4yKxc*Lw{{B{?F{*_6a3%QJDB+iq5{kYkLZwj=J1Z5T9j}NT
za}}YesfZQd74Yr00z7vs;C!kA6c#EVV!Q$_49i2LMIQG1<WZC@k49H{{L+)hq<?a7
zej<mILvq+uAcrHKa=2z7hX+DgJbNyS7sq7LzCsp{mdN793|XA!$YT3T8RVam!O|ib
z%=DK5&r}9&;xgFvS{gxTr7^Zx8czeIvBpdq=2Fsl-6aM7c`4|WNa4aVDL7h4p<P-E
zLGL8#^#w^RTQ7+h!ID^HDT&K6lF;pzz?zE^_^@6ABt!yREG6(xMgoT2;z+zGjuY#}
z@i|x=+Lq#QmJvthJ05ml;Gw>RhmK`D^qcb_km5n=Ef)&sxlmfig<KF9Tr)2H{^p|R
zH3tvQaBy-B2kZSg2sh!tipPQYD=|DiDTazwV(|18gZvCJ+!Pf<db=pb9}~rGz9^!+
zM8Po-#ZG|;X0(am%0Us#%M(Gfn+WXnL{RWkNTPNMiNic0(e7u-mkO2~WmppWNkEh~
z3CKk&0r7Y@O5PWbk{Hub^7-XI;=l4AX*T>v^q>AE1$lqTgGqmhe9IrQF#Qk7(f&iK
zZ;g;^@gwAk>Imtq|Bt*5|BpPC{f{)A|4j}A{3d+vZ{mJ@n2hlnCeQy3k&^vG#A4A9
z=@|S)l6L+gtlclN`s*MODH|kdvj)kVw?7H9_9v+@`bpkD|3UN%evlBoAEf-jcT%7F
zopfq`CqJ782pcs(#1sa|=!I`&AmAHm=X@g<j`oxF9{t33q>pIt?IZ2>eWbX*mzb3I
zlE<@qN#wh)WN6J-l0AbSpMD{cxnIcR315imozJ8=;WOz_`Al@Kd?J3qpGc|rCvy4t
zN7A|YBN-m~KzMsU5IOq~M7FPoh?Vt_AC^7j`Rn)O%*yv<_0;#owY8flrgxKjn%yL~
z@g32Pct@^FzavXdza<~N-;&sWUF36h7x8!KB6s@U5W})JWVPiR(%$)+j9>AZ1na*h
z+aGk2yUCs8hgv65xcZ7r4t_<<c(2Ipqc4e-+e<Qi=mpW(@q%v0ctKvg?;yw5c95*;
z9mM)cI~mSsCx^7!$>PT6<X6~pvQhFm8Gqs#IqdO_82o-p_U(L1RPdDK_q37MYukwV
z^fprT_z8KK{)EVBJ|Xtk9+Qla$7B!hF}Zf+5qa+Nh<yCnO1@Q6X19`$Zyu88D;|=D
z$qz}@y%v(0&_Wg{wGf3156ENR2V~voePUgGpM02ipA>z*N5-$eN6r}CBQ|Y!Nkhh6
zGE4I=IbMH<j0wI&@;G-$`@v>1&8eAWeY;JrZN5$Zn%yQQ9k)nO?k!TJbBi2kx=F5v
z-6RjhZ<1$6Zjk5BH%ROE>!fMRb#lz&Iw^h8L}K%r2pQKzWUe=o$6<|RlXxSsKhi*k
z7d4PQ1J?*sc8zqHT_Z8=^<*f!o@CL5mZ57`Nlfrn(k^zDFtu06o&{IP@Yl=4VZ&vz
z+2}HP`nZnBr`3^pYIP*}(j~HO=_PXU-$l~8=OTHBi=?;v0{OP;0{J@m0_nPQo;-{>
zPtMDnClx2okwmw1WX{jCM7I1ad2D``l(wHC_St91u;v-E_v&e47kHYyVNa3N>Qh8y
z?kTdi=OmFVI!RXQpCrR~PLR-;6XcHc2{PsQal&^wPM!=LBifsfkr2~kWN+J1(w=sd
zNT?kprWcP8?<Ge_>d0ZTZpUG=!}>7U-+71}%s)i->l`9G8V-_m%MOw>k%Ppirk0q^
zttC=D2gu7+2grWC10?eHe!3-pKY1m-pOhThN6a1fkr!WTNang4B4=1bs_s`4gScvP
zQl^^BIKG$EI`1VK->S&!ja8&~Mip^t-9ru}?ja-cdx*oS-DIQNZu02+E+Vse7qK(h
zMUo%yBs-ILk_N?{<n`$tWXOF75&yZJD3@&~8m8Nc=96tiC1o3tRN6-VJH3^>bKgpC
z{-`81n=46<NhMkIxPpvHt{`s|DoE9-a<bH|oG5(XLK;iAkQk#aM6R`r98V}C_Ht$9
z<?+oV%6T*S(YJ}Dt=~j`7;Ylb_e)7<Oet9)RZ31B-bj=jH<E<U8_4Z78;H981`>9A
zJvkb_p7e3nlPUX4NYLC8vblR5sb9X1^o(CexQ)eRVo))eC0I)q?p{lLY}S&%S8GUc
z&KeS^v4(hGDk2MfiipMVYNAuInuwUKCU2jtB6Z2D$OeT~#Q)?<GTCJ%>FrxVj+U$-
z5e6&B*t^R~OXPBr&09_wM?P6uR7mP?6p(Mie4@(a6Vu#0Vt*-@xDDkHH`5&AkeE%(
zj%ATCUoy#0y-adFB!d)Jr4xtFH1c;$8maY4B@4<@$lHg>BvCq<3^^o`<W-5Jr!j%J
zj>eNyv*L+(MjY`z6H9h|iy<!zVu(y+G_l+lMSQy=Ns3k^S>Y2winoN5wXI<!UpkD$
zID`_Hl_A8SA()K*Sw@;ImXWn7L1fN}K=SiT0NJ4zKxPH|lSjM!NKnU8@<Dki33c@)
z9qX2m`L}(@5fL9EZtG3_vb@N_v!0~)+hU?`u$cITdyqAI-N}(xZsfL_8+qyON<OT2
zAzzxE$p=wq^1^lzxs~Naj+|XcioQ7#zp0L7YS;quZI1&v_QIZosMr%l*ZJg9@jT*l
zb1oSW*b)9LJ0h7jhpamR!u>)>rY<4x0~q44&6ezcVnhDO*pLMd)@0N2+2qlcSwwQ!
zidY+4k%$;evTnZxIrzq$)Q>SI4?N7s)AcjSv)iVmRcJzP%r+q>(~RkOHX>=CXAtL!
zGYGxKmVB+4MozXGk~m32GHI>>d6qYo6keD@bieD9rm6a5N$6zqd6ynZeLji&mY+n@
z9d$|HiisrP>I8CkXgry2G@h)F8b>}<>k!LV+GLfAHo5OSmPoJBBKD1%Bxgi}95&S;
zPh!WAq5bMa>5UpOP*)>1ZmMKKu?lgyu1sA2Dv^a|N`%BK5~ErLqR}N!1nTnSwVNEd
zSS(A{UzZ_%f2E0@nKbzlCq)h&kR%~*B#64Y1i9@hPLkI0h-wp;oFC!P7~_zSF=8Zh
zpC}RS6d}bbB1CmN%g9R!7&hl0^Rf32bHjgxsciYp(3gQQ<4^u#+Q$ttt2X^$riy%L
zZYF<Yyu16DE{|R&@WvPB+04((-2ES!Ln<E_&g%EflA(9ZzVNrqhi7k?arUnnw+pYB
z?8z^g?UfzOX<j?il<|zY`>~C=<Nbtby#0tdY0=7Tt!-g4)E+P{MfVt;;XBO7@Mh-V
zvs=uv`8OHG^VgXxlbV>o@&;x^>>9Hn^(v$J{xY-IqmI$Jevzp(xxnzM&oM~~XPLIb
z)69&4lgz5X6U>vAV~nQlQO57sVWv{+5OZ%`E%V>VerA01K4wlwHRJEFmr1^`hvDn(
zW{S&qGV8^5FvTg`82-CTCdI9S32fNH%$rfhOxnGPVWmr%XE_^~17Av*#3kz(^X9e8
zkog+s)c(~>gz_pzeZ>l9)muLEq&}Zf+nK|-Wo0tUz0#P&rpZjRd;-(i7sGtM8_D$6
zhA|&k1~VPY0+}XTKc+@=36t~NlW}_L&M2RDVcIr0G3#R%Ft!f!nUA`5%vvGC=)SgQ
zF4S2uc9rH#bBZZr?`p(cGn~d4NlayS^yo2y#)*vo?s3ey?6C~bTZ8d1Rb#fvDKjs=
z$}=j>GR(q#l1y$PkE!(&W40x*wy!3S*s65>w4JxL&o<WeqiwPHTidFJ7q-VT+iXu8
zwb-8cblY}+Rika0&t=<e`E$0u&BtwL79O<aSytP&ecNHXqqf}EFL0x+y4qUXmX_tV
zqmmi6KH1T>2S5AUe)n;+HEy138*O1}yYqm7?QInu+uoImw$g(f+l4m<Y%;2!+w3T;
zx496o-{ygJiOprxP@5;;jBW0C{<D7nV5{{jg?qF6={mnFMTMnn+jL$3`X9QEPuK28
z=z9Gjx<+3|*X5_t^>~pkx+dPi$CF2VwA|stu#xT$xWI?paX!jw=vwzyK5mrokx)q2
zs#Eyr596cJn~xy}J~mj<wfiY_9bKKS_w(rfl3#RPy1NkOt%cxUDa4F}g<#6)9+SL6
z6h{=|x+`4^wxWzL#0_zp_N@SCpB7-w<pP*g6`*J(T?dXVz|w^UcrmR2^>TF0_j^80
zKFY_nQ*>|2rhG^y=3~BdK0X@c<EwZ+JbUsmp)n7hJM+++o`=t_d2pPX2YFGtM*5Pj
zO`guh^|iUs4x($BX1U-><)Z8jU28m(gV(EbuyaWc8Vz#b^e-DWE!imFosGru*~qfV
z23I;8|8-=+qc#gFsadckS!j{U!mVeS(A%4d{^(4MotcSqe=~6IMh3J?GVskk15?Ii
z;NI(WJg-T|!pL+?F-%9|w=|4Dorc+|X=pG@!||b1a4)3dPI@Ya%u=yoFa@QjQ}8b#
z1<wpqFy?bIn)fB6J1`kh8p-f$OG4fHB&?dBge#+o2t1#Ngt$cXO-#h|js(oun1DgM
z1nB*a$L%BWcoq;3cZGP^T#rL#Y8-+l(c{xt*shAj;+e7Nco&0~(iqINje*41XgF6!
zgJTyBgZ?O7-x`JcbE0718wr#0NR-+{BB&<<)g=+|GL1l9M>tdq!ZA@d95u~hsEiH6
zs9YF2PKQF@GZei;A<*3#g2$F27;F#5y3Al~RSSmZ`DIXEyo~;j4MNn0Al#f9M6am?
zqI+2&_WupQn~DIG8U>*4jz9c@{gE-^N3Y}hL4ArJc3)eH-JVOK{?!*Ug}%s9_C?si
zCAc$t2@bXRKx~;0UjFdL^p)QDr|gXd`@NuG<^}H?p3v~{#L~C)T6V%>c>VQ&;#v<l
zsd#|1*Bv&7?if1nhG}rahr6!OUhInJuUw!Q=7I;k&X7!X#+{Kxkm4^w3wIGzN}TXo
z-U$Zf3-MQdAzXJlVv3F<R_|SasEG^Ey3YYuCppkH9eVv$&mOh==i`{}e9WRRiFO`8
z4_|iAg^bo*T-s`feq}oxDV>8KQghI>8W<}i5M~o34l;;}W6<AYi&1}DY=3Hl>rOVv
zxNeP0R@NvwF&o{wv+-ctEX<Rg1*hd!c>Bu|+$c-by|lo;MHYB;%^c>&<}j!>!zo2G
z+*v*oDL+hcVwoxOTTReqYl5dojp46hjO-#K7!1xpQqT-6ygwb6EvBQfdK&y?rlB;$
z5KG<~pw7_%r_W5q9IdH{UO5GZz4}<~p^vP($>5HkjOj&s80ejZMedU@?}9EmH0gDy
z!ii|>o&X#B39vgn9v`L0LqB00#2@KkwTTY)m1$$y;8<K;JQj6lwcxF+g^CnSq&?Qa
zu#pBdHjY78uR0bus>7>R4O}rb_y(!M{fY_()Kp-Sq72OzB^=UM!t3RVsC%UV8*_S1
zWTQN0eUigDB8QHxvZx)9fwqGTm_5>v8lu-LoTN}wElJmJB=BXC1mtVP@qU<xP$wSB
zs<=oP<Y2^}gPA+TpxrNu3q%yc%_8`9TS%N@Si+SR5Z#miNUhsnQu<?ryx#mDDL45|
z&O92T&rtkD3}gpM(UBj-+2K1`{{9=8SlCZYH2cWOb6?4BmoMbsr%&Vo|09vt_&{!*
zdQS!%y2-{jZ^^#2E@CA0hL~1$k`psuk^Rjth>Bka5%fPN;rwUBQRyi;y6*`oF?&pU
zZ?=;Ao)5|No(DuR^*+fGxko}v?~t~!&E)RkTV%e)P2za{I{n|*MEW`!$okN0<YNC-
zl9+jgoE6rQ)y0>{C&i1TefxRhJK-FOJ9LI98l5H!&z~e})+b0-<1vyn|0rSa9;Uy=
z50Q_LYYDs#5VMYb<i^q(GSIn~)CE?N32%3kDZ#r)>$@F9oxaUZq<bsb7+gsj-<Fe#
zpe;o4&1N#we-jyfv5_SDY#=31ONhJsI&!^bEqUv>h8(@Mn&{41MVzj#Ai9>ziBCuY
zdElK(4lc|hUu@G!g>ecwHZhSHtHcpqZZugl6ixy@gpk8egGlTRe{$foFY&GNChOKO
zCbP2LNL08p(Qsc#Tx=YOg#J9TP;m}X`)f<$du9{&7E5yLycxN-+k}Lyo<TOo84{1h
zQ^<)~dZc#TL^6vzj>LV{B24QTa`vn$Y1yho*5}HTUx6}&XD3N+OyUtEaWS&xv4ELg
z@gHNf<R`OJvyaK_{J`AW-Nmd6e8Jq+X=B#BdB8O9zRhg(Z)DzRUS_U#oMom}9%oDz
zA7mcMS2NNNb}*mUlryn&H!>B1HB5Zna^~yDbSBg<nsILRXHMC<F=glHGNbyI%<t_6
zOtG{MQ<ta6Z0_eU)2|HJ9^Codc2{n_t+wBO+gY<qY=y?5wqoCmZB0D?*<63H)#kav
zJ!=sWkvT%45G-Ys@|W@-<rn2UrI+%7(naZ@Jf_^GG*T{7j#Ktgwo=wp3Mna+aEcFQ
z0mX_kg))Z1qYSY^bW>U>S11Q5Wt2Qh1jUtNMHx>Kr+gC#@sv_W*+W@DiJ&-Arcq=m
z-$rSBl#`T=lz560WeSB$>Ha4~J!Kmug|djEM-luL;yL9wWff&9#fZY8bo>$G7^RTn
zPSK_O8WG|arJNE*F{KFq6XGFdCnb_%N*Vnv#2w0J%2J9hrFU3}Gn8x!p>Qa7hlJQb
zai^$Ip8ujUQhX^Ilox~aoZ>@Kr9Am5L@C9IB2KyfgW8Q^K^gc?ZAl5Ds8L!5gjh+j
zqV#_gqMG7G5vN@47b2E2meSHEL_TF2<yEf`Ybh3#_g`sWl-ZOIU+8DbEK2uhA=Xh$
zDK9<=!KX~7-2W&<5=Dh_=>yf9GTK9ZMj@29?`c`eI7)rD5Pp=AcS2N9OeigHg@~ev
zQg(I;VMb|rLt}~Z?=_7P$`s1AP9Z!fA72TPLy@Iay%fTj()5DnQMx;XNT#su)V>r=
z%E9MC%%n6tqp?GI`c#Mj%EvY#5-Gz^s2wOA%DTrw$WzK6(YU4TY!yO>viG476Dj*z
zs81>T9?)~j-upD4vg;l#Pbt4EgaT#V9U6a>f@UFp-=_AVe7Yq>Am!Oj>PJfB4I#`a
zhp$tAP)eJG5TT?tQXe!3;Yqo1jml1`uBUQQ@~#T;<qGvDrSY;5hLnmrs_!LgL&~Fz
z)bEt43$%Yq?0K4Yj`l;@ewNzv42=^?(`l*)Wz{JmdQJ*4kFxIs?Vl2KoIc0+7>z?p
z`cYc{2<?Zm`Y@dj4hdmN*>sTVQ!4~RsW?Dme7_K&RP3Yj)d*ojDXkXb-Ci0ml$BLN
zwC$mNQc`x){&xu>NAce&#GxH@d~K)oDeJaT|7@i;r9@WJaa}>}S5Et(tlA>Py)tSC
zisxoJJ~q*~Ev02C%Qgy8vw`}5J?(=MQbKLEj>cXw&8PUSrE}F9Dnk*iPjOsL+gnBB
zaV7Qt3L$1tB9;rWn@`IW3L!~h3aBsgY5e2~@iLdj8-?W1_{yejXVEd4N$o{3&Y(6+
zr}36X$5$$is}v!WC`>Z-Ns<s-5~)2C=va!UZBWePsNS)3K8vBcN7Go365?kh9lMlS
z5i~EH#!VRYVJP)+2(@7_ooklS@k3#Ps4jtYE(xHv_7~!`AFaQX`ofpWLeW}6$Bz%4
z=e+4W<t0R}C!LEHQyo004DNIuccXH+(z)J62x*G8Gu3?&)ys*_zYD1zjzT0XpyR=T
z`of;tc)k$(=LvCYE}gUOgmfPujR#PB5E`Ql^}DSQgEm6^v8FQ4rt>^SdKMi6R&+kF
z6hhsCjzM!8-)6M0nba4iR1Xt+G^Xc9G<^ompH9n76GGXL`o@6PpGsqQ3T<yPohS6D
zZ6*ovRhRm9BAs_8(D{Bmor}j&TkFvH(57)aR)|V1A&NDrz8ds9U<@5+>O#1vQG2Nh
zF<ph)MVb0kiTYZB$}LaZkfZfwg*YHX<5Zg3Q;Nonq!0@wXuOKk*yqtP#i6zmqcJB+
z`w^jj6tc)*S@;TASdX&M{>MV_hsB!_7T5k`vHLfR++mtO#KPhi3*|u;13y^Y`_AIP
z0E@zJG_Rk9X&(!zUKZV7Sk!%HQTmBR_($622Nv=@EZ%psxcH7m@mm)DT`Z=*q5X8S
zc=(FNo|i1*U$C(0pl!6XXn)3H|5Fx8ZM6Oq7QDwS9<{RA@sLGm3k$;sEC%nfxO|tz
z@;fZ-n_0S_m6o~5qWlJnCD&PKHL-Zzz@q9J3;NDnjK9j_?PYpi$0Fbo&A-Uv#d#JL
z=UBL(Wg&Zp#hp_uR-B}AoM16@jK%SzREHxh#vW$Tc96<m%Yr#T``*XmU=53<)wJGT
z77cq?B=2T1aThJOgSN4q+G88-uad>a3aUdni_c|Lw#_WCiAC>5+V2JyWIat^$6`}4
z3#+v(x{6p7t!6Q86^q9!s9%<|(BxA;6tD=+XCanHZJtB*&1UIdG+H);g<d*~o2e{9
zQdkI+SnNt<F)M+^(>NB1u`DEGSnP|UIz_U07EbLP#)1>dVrMW5lVvP!2eR-Bpg#3u
zv2rO3HD4Bod|1r(W^vz>`f4$YK6e@eZqzrfEVen*J{Pe#vyj@tk;Z`o3om;r`#cuW
zb6NbHL(787N?5G3Wua)pV(V-gSF>2uShARG!QzM+_5Vy3Crzjf#<Z;&EM`t;an_L9
z&49(}DJ+cisr~g>7))YOJCWLU0*%FSEYx*aY#vKx(W3Hdu=M{Zi&QlhUsR}{m8p)3
zEEXzIo5|6(WU0NRS&WgQvPjUfJQi_W7M)@&oJ48-2nCqR3Q##JfY?6)lKu$r>OTP-
zehYAVNC2&00<8KeK>v3EyaoiQ?-yWFp8)H=3h@0iP5UH3-3I}*dj#Nj3-JD}0Q0*9
zsC_Mfc&7l7F9m4s5MXjUZReQ)-E9JpCjz=hMS$NA1z6l7!14RE>^%X3?+9@Dwtzlk
zUx1h!0yH%Vpx!7z{51itUll;@3QeyQ;Mzq26fX!6dQO0IX9VD$rgEGV;J|SKejOFS
z?uY=J4hitORse$o0%Yu?ZB+~C-b?|!_Xx0emjGXO2w<{ZK(BKN&{#qHFBf1@nE+**
z1bDtt0L={o1eOR;T}*XaBY<9!01>OGUMmFn$fxIpwEujXpDRFDwg6+Z1Xz+Gz?L)t
z9;OH&kxb=C6d*TVfU~gz^hOJy8zq2mgaD;s0^AA_U}Tv9GlHnz0Roi!32@t2fd71`
zKfDE4>Pc<vL2c_Mz-Je#yR!guov42tsqGvDpl=Al;9P2VJL)UYbVh*fHdN2qw7iu7
z@|FUan+xDKQvkk+0Q-$-o#|8#LjhzB1TdN+fZJpNk|znUd7=QP#tYD@L;XBf0BJ1&
zrf3K-PhEgzs#FJM8Xt<ZjJ$yE&!;|=7T}L0^??K}$D{t_2;eCyK(ufa1%gqO{Ts!B
zKcl$x-ze@4kK)y@QS|*B#lP>PkQo?-X8$Or_Kw2x%P8i38im`3QTV?fMdZ6tq;!oU
z@AW8(UX7yk#VEG6kD}_?DBXiKieryQai(<?7h6Vg_5LUt?~dX|^C)iL8pWL(w6CU7
z+;5=NQ?AhSI+}iw=AWnK&eHOyX}yzFuH&OPdvp}X50B#D!BOlzFp6#aMzN`S6l<!e
z4*xTBmf=+#T>wUkyE_ys?u7yc-r~|Cg<{2}#XkxZ*P=;?Cxo~Y4@rn8#NFN9U2f#&
zN`P;E%(FXZj?C<pojGdS%`M|@E*f@o!l0Yq^}E@s+s#kf-OShQX0m!WL)5zY@}`@n
zSKSo8=qBO6Zv3BiWB<4t{fFH=yWh=~yWJeR-Oa{Z-7L7#&FJfb=4v-pm%B;4*p27k
z-58zk=E>P^&YkXN$H{IM9`9z@pWR3fcaw3j8?OW1y!*YI+k3k?xVxJlf9+=E&Td+_
zb(6HE8^=xJS^d(Dusreex^Bj-?WXxBvF?>(T`Rh|yR4f%OS(mjNH>c4-K5MFpUn^5
z+?&<SuQR%t`n}*arJJxx-RMr}=Ipp`mXGPC=csN{hj(K(RIFpLSo^?kdiNLfeY!F3
z-Oc%)-7Nm5q^ny=h(gI5nUXzHC1X02<V%!TwkY|lNy)qhC5^R8+^Ut_tW>h1TuDcX
z67M1<w+oc~n5U#YTZu=eQta84EJ#&SlcdBZLCMKDB@<$lq(>@I4_C4!R7rP`60bld
zSNxSs_f?YZrR41=CBL`}KCVjaos}GQR5Hk3$!A+7*Q}LHu~d>|rsR={lKDnTat)Nc
z(pR!fS4okU5>*W`ueah}MXckslBF*N&VNdtJykO2v7mjR<kmeU<L@X5x}_BF871Fc
z7qYG@*?Cz>!v!(FzmzOIrzG*TnA=Gu1CERFqe`|OR#Ntdk|+DcTK0*#?-tMLS0%MO
zl>E0%$;2&6K5Z0yP*S>1$(^-g?yJS~TPdE+3MH{il^k2Fq-lYYr}LDIn4`pMmYDkt
zC1KN)?46>dc%qOwUWsgsSl1{e!$&AF9jfGq!Ajf*C|TQ2N%(h4cJ&g^@|%LAUlf!m
z6#OMqh%>B$>+K5KTNT`CRv>Rs@UTunceR4Yl?uL=iED}I7Yca37|#)SSpq*@(4`9c
zB*7;^@QW3EqZOn_DA*OIAUs&X+RqBy{T2M+tH9JtA^Z*%ymC_@b5U@`Ng>W03if_b
z5N54lnWX|NGX*0|6g)Ll(ELupF+Byb+6sQuRABj5!5~#3`?Z477YcU%r{L2Q1rr}B
zcz$0&-5tT}Uj^Pb1njzkCs!4eUlQ3oFDP(0uVCO=1y@fgNII@y(Vq$tv!|f(4>8yM
zVtlWHKD!k{52zq`yP)5y;Pxhk*bgh1yI#S6YZc`Gq+t0<1**%1{3QxjEmH7yzPO(w
z<~Lh`$_xbs(**A+V*V2qq>fWCeT;$|BNc=WQ!s3ZLioxlaPBA8|DA#@y%cDFlT*+w
z=LdzHf4b!OcgX40CTCZR9Nk7ad3AE8)yVm)QjSxZoR(raD+=Y@$rHHQa+Dcz)~CsN
zk}M}ULC)7$(T|q%FhY!n%IOLc_<@4ApB!gzIn|%!eD5yjPggm5PI40M<$U)+&d=6z
zZd%B3FqKnmBxmG%IotI`y&D}lA2sEaz7;T4Ih$Y0`S*n!+h=kzAIs_eP|mV@a!%cr
zqkdD4-*ve-3&|OFS<c!Ea?YQZqj^S-?@2i&$K>=oDrfN_Ie#1wy!Xkm*exe=mz>(|
zat3devt*N;-;r}`ogDo&a=cavIV<F}FBS3^%UQZW&Yrn)uFRJ6W`-P_X=2@z<>XF~
z(>7MlpwV(>jgYf$sE{#8&gK4c{_7*hpqE_ewPb{L%gB_=sFBK0w96PQkujxN#^MGU
z)XLaXCF4Z7jH@Lw9u&%WlP5zzTZUzZOuTz!_$0{)i<c1}BO@bHMq!wY%3v7{fil|s
zWXQZ_eEB4!m%EI<t}+HX$rxfUW4Nu1kybKBnadb$BATJNe<xtNGDc|07^*H4-)$NF
zU&}<ipNwx$#rz)0=(sPV>5h!*TQW-ik&%5(M)GADkr!kHoR{HtMuzQ48HUGXs2`E>
z^q`Cz`(>QlD-&^5GPdlL@#8ibvo;G^zsTshUPkj8nTS!85wk*u=TaHwi)5(ImvL*3
zjN`LpY@IG+(Nq~@Cdud?C!>6{jMxz}T!+fg9VFvUe;G&n$XM4)#?)_J^yu!QOx8tM
zXBSp&T|8^);#6Z7>+8ChSlvZec^4TaUAPr?p_bRh`Rpz>WOOkuwTsroE@I=lu!!#B
zPDB^Kg?2F`NYMCq2|r{3_w3@9dly?>1-?@kb#`3@*a$wBUHoa*#XMtyYtTiMUKhIB
zLas&^3)BScbr<0;x=?@C#i7StOncBp%^fj^TSCr1Vs6*E=zY11xWBu^UaX7#r@I(?
zqKmwvU6>x~;^YBAv#*QN-@35eDfn*dV(R8Dis-^*T^C2zbTN8W7pcpIj3r%cU)V*@
zd17v}yZCoT7YnC#Q8`KAju*VgbkTog7ePb2xH+hcANqHZ|6LavJ-hhjs}zYsicOc4
z107O&OQd)<NjY0DWq6I0;0h^MN~Mf1k`kFG<$AW1i5cQPMas2ADP!ZLghWaCJ6y`p
z5UF@CO8L`IN)K--wjNS;ew5PaBo%vMDa&o8WLQeMZ6;-mu@r9uDF^kWbZAM@RhP0<
zRVw^crCfS0rO#6-mJg-;d{0W&ze4T}sj$Ba*kviJFGxu_C*`lxQk2J~=p2<Y`;Zj>
z{Ze-Cl~Vevl$$%Ge79A~yNyzQ*dWDct(2`lNyTqj%DJUdS{F)rJWtBNAEX$}kTQLm
z6z54&R*e_y87*bU2q~#Uq#PM2rKGP|UvDW5-#WR`-HBAzDbC`Ze35kWthtlk4V}EK
z>7;LEC$CGzwMbm^I{7ZUlNafo^hoLCaY84Gm`?6Qb|MMw6z7Rfs{K1T<<m*-r%v{{
zbrS2`2@ak3*mknes#Cm+IvH!+DPr+D`KsH=KU$qsyzS(mN+;1TJ6ZK#r`YQWoClq}
zy3<Mf%}&l-?<Dz3Cu=Wuir9}%Mx5#7(Fq~zsE~1}Q#_+irtj@U_18{Xw|8=AODCUy
z>14+GPTs8Pq+w+zdzN?NvAC1b3&ecqbdoc(lhxmMVmP^zuJM9qOebC=IvF{%lj{RJ
zN$lInoZe!s-#RE(cCcF3flfyU^{pLjZtB3eu7kF!4tA7xU|!roM}7x8b2>1~=%6*F
zgDr_27{qo^8`;5{unyFMI>`6$V7^ZW_dj(I^Ra_5&K;b!@8F|N2MUW0wwVeUh8+~>
zcQ9M0ga2uC;G^2X*H;~EecplklMd1!bTIyI2PbZIV0FENsw*ALz1YF!^BuUH?x6X2
z2TP82aQ&d*`+EmXyE|C8ON?*pz<yH)l^Z(v{^t&k{UqkMqJy+09SmG3)-<<+N3%Nc
z`o4pP$sNp?(7};09cYf|AYw=dvH=||=-VOU=foVpwu^ic?Q}}p`Jug?LoMyRZfF;I
z3EHWwXlG<;I~2AHy-PcWne9ZTw$qZ>&V;yjHb)6~SUc~6+6nS+r^>sX!Jpb${;{1S
zPVGFlYsbpEohb8m>WszM`*s%VwX;vFof~i4(RtI3$BTASp9-E2+Zl4Nody54i<q8v
z&R=ck*~NBD&bQ-pTHqWPJdU)}>tH(*e-|=#x3hC+JEym{b9-YuZ`ZeDxuzYjmF>hV
zYbSqEJ5BT2`8vCu;WOI#erh{QC$@{aZ|&?I*^bDT#+8BX-0R!U%U<nhe{I85(T2UW
z4Ue`q0-D>1sBa^&x{b{8HVTT{D9>-BHoJ|c^fua(+vtjKLlND^*YGxagtXBsu#NA0
zMe}T<kDItUx6#{Pz-`31MH^p?1-?NWQe8o>Dfp<hQS-Wuvgd8&KWQW5K^qBo+6ced
zhX4QCaKGHfhrin}IopQT$u?g6*~Z;NZCu*l#_>IE?B3PJhHY(PPteA+4Q&ivD`c!}
zqhVPaxr^F}n%Bms*=?9lZ$ouT8@DF3adJ!>+efsqbVwWH2Z(v~5p(F#ChSNOykruL
zIwU-4m2kFE!nRro^C~3_DwWVwAR#43f?I|JtrQ8@6C~`3k+3jA!oUy-H31SLeI!_Z
zlJMxGgu_k}me~nfYYCNR5<VMA(0?c4s*Z%s8WJX`N@#g0Xr4(hd?euaB=E0<k^cz%
zD-wJzNO*Hj@Hr)6&M^tnLlUC)OVHaR;mj@xi?>NoY?KhaUV_dV3CCAT_+gpgxln@N
zTnW!+N!andgkh5<WRH_zI!e$D6F7q;)c2L}v6qA!Ut3wBXr;5W6<<j!cbi&SUDrxi
zWvkFZwsO0$mF2muv}Uy8lG4h>gjQz7v{Dk@icxSY2Lf6d?9)n=M=OtATSW|0D-E`-
zSX;Jo*i?)ewi2c%_-M5<_iZZ$uUpZ0-imm@wBB#U>b59Kf1{Ni*IIGA*vg6XtqeTf
zir=wT&L3`N_<>de_q6i&E^)uDRp_8wIk&!*L2Fv^{IQikm$uS#VJr4?TKR2eE0U?L
zLKoc1nz5}Ej%elSkXEJ-XeHu1LD!>I*aTa|d$fhk?JblwxA3&Sg(=l7_?NYCsHg==
zZVT#}EzC)6AuOSVKVw>G4{zaZa0@d7S_trNVV_3})h;bOa%d5IwiawHT3Bt;LV`gH
zCv;mxZN(N5|K7rgS1njQYhl@=7DDf~u;*3_h5u{e(&ZMUf3@)ZObbI#v|w~Z@cyF(
z*S#&Q`n5&m$Z28wrWTUdw{UPx3k5&6aAv8HxuAtBa|HhxE!>>iLg$1Q?v80eKD>no
zgIiGcYvEz<78GBbxvyxZtFxKgl4jZ(oB3aDv&gH_%-<!=l;t;bEW4S^v}SfEH4`1%
z%mz`f(mSM?g@Mgj`!qBDQ!^T_&Gd8>JZzh(vk){U%_JE#gKjhK8qIvK+Kl$gW)T}C
z_&;o>=uR`cZZ_k4t(jSun$bGnjPg`7e;sQk<xn$g_6y#-n;E#XnVVah$)lNHes0EY
zRWpN^H*;fAGg)&5-mGR!r#16!Vl!vPHWNOgnVCbHdD*|2ir&p^{?>$*qKR*vO`MQ4
z5zyGg*xDv;Ry2`R+{E1cCZ1<CQIOiikBLoa#57SE-o(1#CUpIqsP$@MgL@Nt&P~+V
zHHmXg6PjjClo>XOc*rJRYBiCi*2L`BP2B#kiO5GyjJnsvnOjYK{9hBwOHFM5OVFQg
zqWD-7^A0z0Ykw1;cQ?^zXA^t2H1Uomiq<wUb5#?UmNntFu!)X2O{|{T#G|QAgiL6n
z=a?oo4{zetpeCaGHqp0N6WhKt@=Df7WP2mMS{k9gkw;aH_?0%&QP9YeoJKCEH)5OA
zNKtGfV<Q{c8`8+@fJTD61&(_o^IaM_ZQsZ{>qg?t8u?<_$Wr}A&T2KHuhvNPt46w>
zH8ST>BZuz_+MA7dUu&e|Vk5)PH?sbeknyLWKiEjvzD62;ZDh=LF_%q^TwLFX_G&So
z6^)cEZlv%0Mi$O)<oE9zxihH|ld+A2jA*2Ma3g*C3mLr|+3~f3OY#QPIvQ|nX&|n?
zftsoY`jj;=v#^0*avC_E-oU-22J~Ya_!!YZY;XhR{tYO-8W`=~zyjw6Hrq9b7_A0j
zKWO09`v#148*tNTAVQ^q>=zB99;(2<-@uUD4NU!~fyGxE*zk7)yUz&z#~ZkESjgBf
zXm>ZDyQ2Z~&0;<q8t_`vK=6-3=8^`|<~NW(Tgd)i@SD^?>(~aQBO2%)+(6I%4fO5Z
zz`(Ed43XC}yrZ6xE%l79uV+kEJ!4BnD-bPP^wa7Yl~~V+n0khW*E1-nUc|E3)627-
zFRt~-9O`Masi(obo=T&73ia#B(5fe1t)8$~_4q!k$K_!?R(I-occUKFtMxp(P|yF)
z)^qwqJ-;8RXVZatR_v)~#!ew;OFccP7w5Km@qbY-)>4nx{CX^B*Yo!Kdhyu^y0P`_
z98u5m!Szh)C+5<tp8D=OQoHK#X{*DusgD0@>-ejpj-ADIEX=E8SY{oP<T^6q>hOxJ
zLqDXBe*@|`;9bXZ_d13<*U|i;js(j(98BtXX;8;0ojTU4*D?By82hh|m`8P3+^ys8
z%{um8tK)}@b#$MtBmG1j_DAY?bfAuXd+M0EvkvKIQ8RZ#9mZ?wxcXxq>z33pWPTlm
zv+8i3R>y;hb!;C~$C%-Dln<=qW1l+i_o!p5vX)`eTH)hYi*-XSSE_6Iv8)zlK`r6g
zwWy}mvNy4o(J=xitQPanwVd^>W%j39YFuh@vKKVgwJbENrSW|&F1oc`)u?5@N-cHI
zYq5J=%ei~Ce1EH!!fUm>zgWxubF~aUSxfYhTAm)LW%Zs~T6ff9zqyu^8-%PiwZyLw
zV~fRH=G9U=vsTz;#5^X{(sOhzo<nOnKcJQ|-_;WJwT9dB8fJCWkltLwv$`4<SJsF<
zSB=mw)UYD6hT`NJRN`t_9$6#obv3;5uVIl_4Ot&+c;r~aOxqgb%xk!ARKsZf8vHbC
zIIdd5w-+^7KdE8M{TiVo5d8jE!`w?X#Gb3+!pR!?9<AZSff_dLsi9<t;I+Ai@f&LJ
zT3y556*bf?s^P`l8Ya)I!Fx&#yT{j1HB#UWsbN(A8XSAou;EKJ8C}&}XsbrqSdC^)
zHPg$h@hq%nOHMUeY1RClSdBEgnpa`fjQ(6L-ZRxK@u(KL3aZ&@CvYsQIc-u+!@Fwk
zXjk)1ts0eA)r@#njnM<a?{+l~*Q;54xf-wY)vP&HP4LlbHvLge^d7-uXEh0%tJ%Gw
znv~Vm>|0Sy>LPKSEBZ48d`dNm;{@JFfj?N#^%L|xtA#DM3NL9DOC(h|G*mIYx(egc
zDn=Gmp_)}ikJKve##hl8S;g6qDzg2n*yUA4@W(2aIaXm~Q^gqbD&81Y(WP6(MU5(Q
z-c+&ec@^G|s+f7V3hf(Je7RD^<-Y~}=_)oJtHR}A6=U~R34g;XYPVDgomLh8YpVGE
zN5N}x6-{%iI54vczbREr8DGVJBde$yT*Z!lRXFvmVsLjQ*QAvsw^j<>R3(~Kl{A%9
z@@sx2PMMYTOR401TqU6ql}rw<6uy|1q<^Ypp=%|t?JFs<suc0)m1r4MQlnidY^;^&
zzpAAEX(c?U6!~Z>sr_FiKVK5O&s7Rv<4TqvspRGUO0s^dWcKz-{@qw9V)H8*xvG-W
zODp*}zY^uFO14iE^b;y69#zS_p_Sa~UrA7}O8S1OU{6;C29gSj8!CkVP=(N4RN#?c
zfi$y%pHnJ$8dpI?L<N0=E7;*zf!e1E5?v~Uj;w;+RuyQNi2l0@25DEYQ>}v6F9rUS
z3VPhHVBM_>?p~|l(}fBe&s6Zk@d{2Is=#nx1*y9#=(n|k4ODP@O$E*?Dkxo4!I-&%
z&x{HlPp-gyYy}m=1#D0S+xiGz-^y{2my_FGPQT`IVT&r~e0e##h2?}~m(!41&bWkf
zaSkl!e<9@<`j->#Dd4W<jCLqzy|utME$6L4IiIuzAGLD6yewzN({i@oFXzgwax|}%
z<8h&!j5FnQ9xG?;At7g9Ifr+Zb7xCA?>3a<xw>5BUnm!Q`*H@&DQE6<A#+l>ILnlC
ze^@zs1IlsjT~73uG7)QBhE!6<kj64*RhO~0w2XcEW&D*{#)ITCG-J!K3NOR!bD6Mv
zm67LOM!i!RO4~AF`z&LUQ5o~~%2=&Y#`ZU5{PABIXC9XEzuRTpzh1_xOJ!)EE5rCi
z8McSZaQ(du?_bLZ-daW!WhAaCBV&c&yGYDsP8k)`%cz-DM#GpgnunDk8Bj)h?=m{S
zlp^gCO(I%@XjP@c=2J?0UMZ4{Qks)WX^1JMCaje5z*366OUZRBCEc-<M4M6~%}NP+
zUy8R*DK2kIv3XUB(bH12?w9iNRw?(cm2&MuDW}hra^P4gTMw4<)810%?JQ;D=2Aoz
zZWOCZsask~&iqoMXO-ePwG_+orD%*S<^JGO&i5^4Z;w*eC`y>wQNrNn5;|*2C@L!<
zs-OgytP<fXR>J+b5>7^xusNuNIld(f@+hIjsf0A!61>bycxPC`9o-TRtC#T8>k`I2
zD?xg{gv?tde7aVG_JtCzo+)AHu@Yt<ETPBV5(;*d;Jv8?&2=SQSXII=OG_9(U+|q-
zLiCgp%*K^)YeWe<29+?SPYIH*#YD-9F>EX5N@FqWtBV<0T1-h^G42_~JWDEOZ%i>$
z!-{DPC?>$G7?qF3{NYf{bZY@KDaQ9*G0(M%`AxN$u`h}#epHP8ono&4Q_QN%#e6we
zOvH&|R1X)k=l5bp{aQ@UmSRjc6mxR5;Iq7#iUq~k&Mp?Q=f%vPP%PdR#e5iC%(=eB
z%;+KJBQL_Ny@;btMU1H_BCWIt_532XXBN>jxrl(6B5s8hu^_OB3a=teJ{Ix2LlOP0
ziwH6iWABQXqg6zKN)cMmi`ew2h|b$Z*k3Q=$fY6%oGZfrcoCNl6)}Ea5ivW9xU;#4
znd^&0%s~;4mliQ^ei2zSi+DDri2370<?rD|JQ*nXepf`wmqPA#6*5&)NK}0xS1Jn`
zQCx^mP9ewA3i%dah)rZ6+ky+J^({orqmYHpg(TS)a?QMuA%=yx=oIqn+d}GJ7V_pv
zA+zok5_Y4I6ITk6pD#rJWFbqA6cYD)A!mOrM7c%4HWad8bs-VU3i)$EA+56tc|Em|
zN#hG~A5qAbL51XgC+73DfG=GIXiEy1-cZ1&$^teQ7l=F|1)NPQKoVcT)5rpb1Q%fJ
zTfiKT0z91xz_x&RvjPsjFQ7!bfJ<rxw7n?c!Q%pY-7P@vp8`f)F5vyS0;ZfOz~+#k
z-B*Ci&H|Qh7ChD!uxeESeoG2iGp~Ta83p`2SzO16>#za>`WLXeR{=iCe17cA$D=u)
zMYZ`jmgS3FY57=W<})!lAHA4-hJ@wwDj=UPp84E%&8N{WpL3S^<Qe6&M=zfU^?X*p
z&d23xKGW{!qkA)-K3DU(`&T}-C-XUaBwswceAfJ$kHeOH#%&P%e#)n9X+Edt=aV>7
z&`-(7c5J@LHJQ)-0r^z)%4c_X9zLCUOl`^Ib#0!=HJZmC1$hKy=J9=U9<O5Zs1MC!
zPe2}@Jo6ain#Vo6Jn}8_SZ9=nnQk6m-sW-QRUSc4@|b)tj|VsM$i1A$%JX^Xo)D+n
zLwW4lmxtZXJbG--<Jh`9p_9vF=#o7Co|{MT^gPB+%H!JTJR*nWF|l7B*L#S2c`g&$
zbGg=-OK4Rtqe^o5D>oP4v|I)x<nm`^E>1zYD136+>7I+BV=mR!x%_CF%YW~3Nz%*}
z`L6`cf4R6n$VGW8m#x=w(fm7?oKv}ce>9hi`*TJ9m|Ub=a#_D2m*+p_3fpn6*kkAN
z`^;S4P0l5EOfHj#<#M8bE*3p=DOKb!y(5P+O*vRr=TK6T!_>SSac0ZGI3b6e$Q(um
z=djl|hqvxIL_6lt!zPEdra9ubnuCjG4wY|mnEYQ3e>})R?N$z9S9638B!`8kayWe?
zNBAz}5W6b}<>nj~uNSaYIp{9Q5ivkHv`^1r)}$N`jLzZtkQ_YviaC7CX0SY)HEr4a
z)sT%&Wi~-Y*+Ms&&B)Yj*2M{Ucs81W+4y*6i~Oe9^s&!op=CDvjk39?n~mAqY{Fk=
zQ~fxb0e8jNKiTZPl+BH^+2|e1#_Nx4GIwW-Shj3N|B}s$HQD^WJe%taveB58jpLMT
zqQ_=aJ}jFr{j(Y0E1TuYEPm_A5<U%CJgLsYpd^crxmiS|Wl<QPMO#D`{e!ZY;*-U4
zw=A|fWbvm}7T1ikc&e8rY%E#gJ(h*n6G3w~i>!aLsJxU#``Ijd9nWI;K|#AGi}~BL
z`01A{Hm}JNwty^-F395CEWu|=7I(%9Uc<6b>7RvG&n(_6GBIz@#I`XLr>acciZk)b
z$;2-;Q{<4$6n@B=!fz^*NUuzyTr-Kb%Ou7^G(*vJL|;vey~rfuQ6?g;l%W4*5^y0?
z=%h38IGTye{!HwD&BSU;CdTVC(OZ=%>|L4S%#g{$>6zS|n90RanVcM)$$>tZLLZR9
z`mPL?wPrA@E`xF984M`M5O(Se8WS@pipn4<I78&_$-u=u0~5y#RIM|(Ym&iv{S1EB
z5cIDznD;b;(f2a=_D=?Nmoi8{n?c~Q3~c|%Kz(-x|8C3R7#VC_ox$8?8R9#hLEDTB
zawZA9(HWQz$>6`fg6Fq%w#m|&BT1)!eL8jJ>BJSJ<B*xoo1}F9j!tJwNIKK~()sG1
zPQGJ0KGx~znxu10Kb`FwV(fJ~iYMu0+)c;jpLAYaO6S<wbde)P@cbj4;@{Ho+?tNc
zhIEeql+Mzn=^~d%I@!~OoQdf?7?sX%gVUMZCtbunr14prhI&gHf7Ygn9NlS1^U{b&
zPeVH)jpLDN%neGT-8)U3LDEpMPh-Djn%K9cQK^%Li&~nnzo+r@qcnQnP9yeO8XA8K
zoKtCxJCa7hzBDX$rg3&t8nb^+qh>`K4hz$`G&_y?Q`4v)n}*Xc(eIzeoStb^$y2du
zOXYM!DpM*`$tz4nKP#2J$*ByCNhLBQl_!3w{N#~Ji(@MG)~TE_NoA~lDv9c;Jb#tS
z>L;nfMx82bJgFSIn96`NseC?~%Ju!JO#d~N^v$WfSeMF=D^sall#1RDscf2-iey|W
z7Q<8dZ9ppWo~hU=QrO>~!k2~=94b>dP$cfNQm{)-5qp~yWFaY7`lYblBZX$i6rlr4
z;b)T+O7&8BrJln4S1BYvPT|I#6yax;g71YCj-D1C97j?x`8|boyHY6Jl)}TGQ<(T;
z3jPaII6OOrjwvbVj7?$juoU9^rSMme6ne;$F_9#Tn2BVP%agfKkW7!vWDFCNSrU~@
zbWk!Ue3EJZm@Gb{WZ_?w%qPQSw&^63r<%;w=gE9~kSx-qCo}VEvN+Qwv*koGnFo_O
zzemt*OXfe48MZnZv!%(*pO=j9^kg<q6!JzUb97KLmA#YsUw0C+jwJqTN@75D5<106
zOvp*XG9`&Qu}QdwCb8T<2|te{);T2+YMsOulO$sFlGvr5MB>XN_B>7^<#rN#|CdDS
z-{N{IiR8mc?B16|!j2?%ZcHM2O%j`zClN9~iJxaC;WH_TWuudD9-PGNK1rB=NkkM&
zL#sKFel>|aDM_R=Cy^_uiIl}Aawsg31ph?%lqmKiiOjJ{#K<I(!TJJMJyF;~5;^@i
zk<{CX{PMp<-2YBw>ZwHGgOiAIZz30WB$D+@BAeDE;<_x63G)+qIU|wgiHRH;l}PxY
zL>7FPh+cPs$SIY;xuygWo07oN;soIzm_T=O0%u|phz?0$zFz_w?g_LyByhkg0dJ!O
z#_1+-Pc4Dm=LxKNn1JD}1iG#yaOivjUdIy{c`$+NyAw#<n!wx*3A|jDAatM!teum9
z{<H*|$0e|RcmkIF6Oi>t5V1q?I7s68S{Kj3@_3x{<LQwh?i1p1jELt;U_8Hj#S4Gb
zc%-)R>@bVR=v}<<d5-7j*YUi45>Nh}c;;P?=iY^QqEE#$`ba!y_Qi|b^YO@kiD&DY
zc(j+rQ!p={*)!s~J~1A@k@55#6wl7y@xsS4PMlrinAR94{Db0fE{vl!Gme!>aomrJ
zBPb}29zJm*{v(c8c5%d*$1&i29J{pQP<s<c{8Q1t7bonIalE-0N7U&!dL4~}-{W|+
zGY-FvadfPSW6AP3F3pd_W=0%E6XO^=DvrH_1WoTaLX@#c+hbYO7|XfJSd0o|NzRO=
zcTy}rMa6O@C|1O)#FFM3%XfCMtTK<~f<Y{Xnz6*bjurXOVwrn4mc!R$d37Nc&r`9K
z9gbz_zF5}o5V*g@qPselprx_Y&W&Z{^jOwSh~=*lv1ks6#iwU1#qt>Xw8gNnK8F3}
zG2F|K!7M$7@c0;N!eba17{g-E7=Cw-;g(Gd?@VIw)r%qbZ49y(F^qo{!|H!yID9pR
zJLhB2KOV!UKVnGvEry0IG4x*_!_1X2uqcM3vt#&oN(>rfVz3_)Luent=SwuLozX&v
z5Y5!;XjT?S^J{iAr<0?(9UYBYa5UyV(Rh4}Cdw|F9P?=E45CqLMl<+LG*g~Nv*>O#
z>#s-i+l6S3or>nt;b`vejpo(%Xmk+tKSkrTBpUBI(S%NmCShDOS;L|!?iWqXw<ub>
zqL8&j(W5qsex*?i&5dGoY7`S<qnH*N#Vo%l=DJ6*&>>3X365g9VH7`VN3lvJiq+4e
zSaVObe?+?|+GznhBF6R!oE-x97eTXH&@L4`<_ccl3!dYnm^fU>=r3gT5He+v^k|Jl
zUK5F=B$C>kNJ>&7$&QI6F(i^O-$;DiB5}5l#KIyHz4wv4){5l*n@FxajpW4LNcLQh
zgbR@@ITgvY!;uWz8_Cygku+|IB!5*Tv5O<|{vi^psgY=m6|_Sm#Th=5y<a0(BaL8Y
za|DB{Bj_xOpeQSXsH6y7q9V`>ir|5F1gBji*!m%Y`DPIedlx~wdIZ@oBM5jDf$6^y
zA_uL&IUm8s;}OjGBZA()MNqyug7BXsuv#I;7esJkW&}S^ieUVx2s#EvklIVgP=xcQ
zEnN8QgtM+ZoU!@gw4{X#zou|3!@{}eAI@HnaDH$M=Zj@H8HV9FXovGyC7k`w1pHn&
zitFJdT?ohGR5&*ehqHNaxUkEFQ?(%+pH<<!UL4NBAHtb6HJtV_;e-tdN3%~j$G(Iy
zw=;~6#xO!F!+2X5#-YqGzE2FJJ|Yayz%U+phOxytjKMZxWEzKIq8lb+s07{fFq-a%
z@##hwcQ1wU^O-Qd9SI|RUl^};gt7gXFb1p+BVkDx>T|;QZJOXQE{w#XLQdZ>c76?|
zzciGnrcho~g+fs%-I<~ICWdk=GL*%iL#g!)#o9TP<2Ip;F$pC}H<VXup{#!%Dty~Q
zalR4CnM<LJJ0r%9g!13MP*&{-71oYW%zg@G-;z*z&k4nQYA6@RhBAI=D6xG)x&I}E
zd7UBTHiqz~GK7_dAyj09ppy{7hKLaA141zP6v8H_5Spw)Ff<bPIw3Twgz)Z}z_}Mf
z_4N=mFNCn_R0u_fLU^%9@Z1(c%K8xgT^YiJMIi*u3gOJ;5WX87g8iTncJ&USK@p5b
zTQH03gGnh1=6YT*L(_tBjSUw5Yr)j}2BYE@%n$a#M3@J2${-k}Mlc4if?4)Bn8bgB
z`TJ@xJ<bPXbS#+V2ZD*;6)g5_!N}JHi~sy!=FAHw==)&yj}NA1STK+J1vC6x5Vq1F
z5&Ib=-hDwFFAAbLGl*x2K_Xrv2&=##mU#vd<`l#}>mW*ug1Dv=gi<94m1jYWxhHV0
z2eIfv5dJ5F*m5X{<lR9W*&0Oox*)Fn7(~Z{ARf&O;=4&fsE-U{<iH?|dIm8~{+SQ0
zpP66#nU5u(S&{P@pXAT1jsDE%pwHm_nJ|~nY_k0<@*{p`i{57<)x`C==->a$#v7jr
zz4)08r#};T_%o~be#UFtXO?dGjLXW;%vtmq>sg<fJoz&Qqdqfi&}US7eWr&Zkb9Cq
zT5AKjP#Q>4P9O(T0*Q+bWJ7Qup5B4XaSg=8HjrVafjrj>q(d!`zn=$^dq0q!Hv$Q`
z7|8t7fg;~WAOrRae%k`6ULVLGD+38%7|4=YftXGTr2nWu{v8-dNzXub$pi3e4Pa_*
z04gN`NU{SsnjAn_Q~>jW0z_Wq0Ff6wfD<+WL>LR0ZUCC90kk~};LyDQ0<H%z<w5|@
zP6kkZFn}$)1F+i?K;Lx%Tv!o6%=`f6%n0E1ga9gs2e7$+09N1p`6~72ShGLARsM`B
z^5=S{Kk*6v%#QFEc~$($^YCZ6qd#vg{i%5G&(B)^=)Lx*{;@wBZ~OE9sy|KV{MmF&
z-0%0NVW&TA6gaE>sb1pG>N$dTsy~He{8>E2pC{k>lcMxvTDu?rtM?<Q%#Xo&e*Bs0
zheM1Xoxy%=^6^8{)sK8zKYlRv<A$CefogvAeeTEJ`+gYx<44&AKjxqE<K`hh{CE4&
zW2+zA*ZHBb!jFvkevF^t$B7AkSPl21s-GY8zWH)h>Wf>GFOo`MmKXZ+Z-y`4@xG#d
zi7zYtMc>^QFMD56m%*2%2EM|_%opdEzSKVSW%ey!&Rq7z^o%b#M|?$&VqbpS?#t^9
zzJ#pwMYhnFWwU&_G|3mskpgFcugDAI%NCgr4_bUgEP@Y}MLtZ(@?m$P56>ce@Cxvu
z+C#t`eb{B`!=v{;xN7=P^vZ`Jk9}DGuaC(6>m&S?e26>hL)ShZX7BJ}KR!HJ<%82A
zAF^lp&~vhnh)eY0&_Kbrr+~}6$!PILS?$fNVsC!U^5#~eH^vd(ga&vEncfU?^cMc_
z-a>!p&3#R8%wBmD_Q;#cTi*1&;?3N%-t0Q+&6R!LsBibiWrH_~E4^u0=*_@c-prfi
z&GwPr{58Ov=RLf!=<*`4*^8ViFWL&d7?SD5+ypN+g?n+_-;3MsUTE5TVQ=mwa@%{6
zt?otB3opKV=*7gFUM#)j#kSL496RjA^*vs^*y_dmbzV5F@FHlw7b(-dC>!rZ`!GS%
z&x_GtJ(=C<$&ZbmY^m_%K)xqu(mc5y>&fE~Pt<%odGG3pjjbncCY}W7dJ?7TN$N9C
z^6z?5`9DvZ{_;e6+>@^dJn8$ZCqp-RGG>h@la_iiV~!_trh2kyjHj@1d$OvxCu<d-
z*dY1D#@bJ8Dfz^<>`&}S`oyltPy8DAiQhhn<|vw_=)V_mO)>sT;5`!fw*=i~L4W2G
zYma<l)!t7m-}Z?`>pwB)$4|^y@QFz?J~3v(Cx#CHMBjd&`1-{IX@>_*4IWgMdyt>!
zL29Z8Q869_1bg7-?SYMphp4mTfts-gk99owN5zA)Pdzwr$Ac}`JcJ(6gCCB0FlN7p
z@F(%00}m=zd62fqgOFJsxJ>fEXru?P26%9zhX*IR+}Y9W&Wb8`rWA_8gBk8f;@rs(
zbtl5t9p{hk=zVbKfvG!Z^aQS&JB$Bw7d|cS$p7a~(O>R_A9u&@fIF(Y+_}2ZoxQ8w
zS++#r{NPUKWOuShx#Kg?9fO|k+>yBnA4xZUtacOsKW@TS<3>un8!lmPsQ9_@mzx_K
z?cA7b=0=yE8|i9d>_0bN-*e;CbvIW3?Z$``Zqyxc6M1XgFx=?I_0?`{UE;>19|XV2
zZbXlA!(^a<_jF^k>?31aK2lfpk<W!6(aiYB>G+Q<3;QVQmV6}R<40^heB_qtM>gqw
zWQ5vBN}heh_3lR={_i6@{`$z6;~zy$1_9gok$b;<Wb;oS8M^o*xwAfs_~DOS8TnD<
ztNqBAZ>~g1UD0TA<&R2NCKb3+mgb6mtSi?-Tv_hpN|%c(fi|u@HFjmQjw^jtT#0+)
z%G=wn?7r&C&~vV&9Cbx|pDX*eyE1%(=>O=7<^orKo8ij939iHrbLCZES2lfd;aj^4
zf%PujDRU9IfL&-zcEK*nh0~v1nCR(3hNBDWmM(00??ShR3!X1sxctzC={H@-x#)t%
zDHk>!a-r)t7o0Z>y0tEhTINE`92f3Sbz$Kc7m5eDpw-KTjdEusEzVe1JF~yYnVy->
zxW_wlD$JQ7e$FE9&6!IdoEdBCOt`Ky*HxXF_{^E;JI>s==FFt?;{Hzo|J|7hI|R-K
zXD+XFX5>O=0%kaKW`Z;Qhdble*O`M~oJ9PD6BhMOY$<c1F2@OtWG9wJIgt_Q#GOx0
zjCXV*z`}{+22OlYcf$OI6B`~lQT&e+k1see`J@wpe>idUS0}nQI-$SXNqjGzNS^J)
z<;hO;9p!}804LV<a3V+Q$c-jP230y@o9`%MUL47aapYRCBYnIbF?Duig|#E`hK`)p
za-{Q>BWjNvnRd$&uS<^XIPFNmAxHkV+mW7I9MN0rh^Q})?;J5U)sei>j$9h#DD+T{
zsLC7|-{OE>m4nz<ItbmI1N-6}C<<}lvX28&7YCl(I55Q60YhyEX1;O2^|1p#{p&#J
zWe0YiaUlJ$1Ap#upnQu1mwtAjb(sTq=Q{9Zssk^^IM9Ev0~);?7%8{Mpv7LqN!Vjn
zXwUZ<_E^W+Gdt8CJ0E-Iy4vGlV=v+y>~Yi<*Egd7*q%B6+VkPEJu}bPV|Cb`se9}(
z*<#Q5pY73KX3y}s_ToKnPv0^2JR4+>qNhFo%Is)rw&U+AJBkbJL>&P;l4I@I8e+$1
zZ#!1F*x_hx$5bOb^t9|mEQ%eEAK4+fX~+3XcI2M2W7i=&f_}4O$!0s@k8H=trFK03
z!H)LHcAOh!N5%j<HubQ>L;8VfO&`#x_<%C+0~b?2kQM!bjX@u9_58pDrw_ce{6LGr
z2aaldAmYUb7CrcY!9O4P_V))aocKV>fe-w&>jUP$e4x)yAGo^c1L-pbY~lw@hku}F
zzYqNV#g_PXTNc&ZqEl*1N4718l5Fvduw`O^Ef3voDYUa?otZ7BdbV_{+H&lfEdh6I
znQ+aPyXS1lI%>=EeYR+Av!!93Ejw1&Vl&T{Z_{k~bF3|1gKZhw+m?%R8^T&_#Ajv0
ztwI|T(ruU-XTyUK8`8XOnCoK06KfkX4Q-gGCGKC@knzxlIX7*1c+rOBlQv90Xv4q1
z+7P|bhViRyxV+egz*#m7nq<TA5jG+=%m(EbYj$;5V^nWVO{q02bF6uhWKC*>HB$nt
zx#Vt*x1BXT%&hrM&l&?&Ys#Klv*3<3|6a8w_^h>vv$AIIUTfZOwWj1}YkpX6&9%AK
z!Uk@QVzf2FahX>=t%>WhVra7!`zx(5$hRUd)r!e6R-6j5!phT%3P&quSz7UzffaV@
zR#ZQ?5_Ny9M6P=)KKv!dk6AHezZIu<SYfuoiu@m~7`MQR1JkY08fQhq5G(qAXT?T^
zrO0VxiFdUnErpiM&9LN5oF&E~mZW=IGSJ16jn<ajGqe=(W|maFv}EE#OZMHc6nY^`
zQQyE))Yr3Q`YuZj{$h#BDoX+vTGBMbl4%nJ-Y`p^_p#)Y(t-+!1*2*$*i>x6%}fg{
z<1I)Dwcv}71q)m)IAUYLD<ca$v@FEl&Vm7tELeHdg3}i*P&;WMY(o|l@3Nr(Mhlkx
zWWmuz7CfJ6fzt#F(uP?e>tn&RZgaM_nRB()T<B!Y@yRr&Al{rFVdl*8HD|l4Iah4V
z(KIs0UCUhLCNZbup*dr3n)A~|a}J+0=iVRY816F1_ZM?f!_Az|h31T!Y0k0<=Ik9N
zc=s_!RcXcti5X!vW)u~fA<HmhRJ<9BL(SOXW5!t*Gag!-p>Jp=_Nrz?y%cy4%;@~b
zjKLSon0dmCH3!VtyVH!nFyp~WGqe_%VKdzf-*IN*^D(2iw;2+-Dc`l4GPc^3xrL^z
zNjK%!SW}J#n{w65lt)gc;>=-+v4JU$>ZbTTHzoR>DH;DWrR=<^$eUn_VxK8}x0^C@
zy(v>xm@;pkDJ!O#vVM#y+XtEQdrwpT>@pF$TNAESm~bo4goi06JdZL#HP8fY4-*XR
zO)xbx5p@Jiuv0a``KbwRw@vW8VuJ4(69NvK5VYHbkj*B9tuY~Di3yRjO^BK#+6WV(
z`-$rpW1`xPiL5gwqQsc6EMr0vjQJd9On|R3KCZ@i+8E<zWQ?<xF?O$vv3h8X$qi!+
zE*PVA!Wh*9#ysC?%tMU1wbGa?3ye88-Izbe8T0!PW48A;X1&~q6)i^0t1@D0fe|Cq
zjOZI<gyORi&7X`Yb1)*)+=ys>BmC5iaC&Bh$sHrquNv|AtP$6a7;$2c5x;FQ;^(zS
z%wKB6_#Xt1$wqXH5cK_wNd96-V7npqb%yAc81f{`kV^@M{1Ilz246$*elTQ&jUh@y
zLn<^4g}&bquLp*h{$t3CzYV#3+>qb*8}ic*L#Avnq}Pvz)XWoj(+u$#W5~NfhTQ9E
z$nmcC(Da_^74PYt_nxZc_ryfL$06W7s_yT(WcQw(rtif$_dWep-c$4VJ<+$`V|(d6
z&riMQ)WP?x`}I8&Hom8G)qBzwzQ=XOdsN21=iJcuBGK@B#w!eHYcU|9%0Rd)81OjF
zfP*mxEDAE9kEa2J4hDFd8=$6dz-cuDRy{Ld&>aIxuNdHcM!*jnaB{Z+%Qg%AH3sA^
zHo$3?0gomcuxGdd-}f~@qI^fV<Q=*-?>JlZj^!Ee=o$Bp)Zlkmc)jDA(>s2)d`EwS
zcVxYNhxLE&xPDi_uDzr0xp$-=d577acU;&aXxF}@d&xVZX1_yo(mM{1c*pns-cj4F
zk9(UwcWd?8P^?d%OnnmK^w9~?=diavlb!V`v()E<fj*bi^;z^>AIV*PysinFbNZ|~
zs*iGyK0#abd9qd?;lNFgAM^>Gq|dVvqTf%SuibhCwdwJwR*$vCdg6Dlhj*MFH$(JT
z;;l!6lOFb#dYm)RW2(9ydH?C5cUMo;z0#xKIX%LT=<#5W9xJv8+%<aGEYaiGY&}L!
z(j#uT9?$yfv8r2_Mu{%gHM$%w(q(XlE}^ly{2Q#xTrXV;9d*&N&}Gv*U7=Ia#qOCd
zNABn{;HoYGXLN<nwJwu(>yofZmj|nLnZH<<yqUVZnV`$cVY*a&r;Cn4hYhVd)K}^7
zzCee~X*#q->xh~!I&A%<L#w^GH`5XNA|0Ak1kMv3e)(62+DkfUpVDFVK^;nW>G0+k
z9Tu<BA#;Ha52owz{Wu+>2J48LLOKkSX^WUiZ4Osxqs-ODJXxEKk=j)HYxCMoThvX{
zCf-<^E85x&eyuHhueJH@hBl3VYomT#n+5yD_;zjK|E^8n724R&74%cJg@2<q4+m&7
z?wb~#9a`+I*P^~ei&t4%e4n5tYCUT4hmRJ`&RV>&60rAL_^E5L@3|JWceQwSO^b2o
zwD@>Li!FP!$lt8RKWnt;vqTG%Sz0Was72&3Espfj5;{dqp0;W-vRYI8HZ=JuO;hN&
zH2L$hCXF7NJhs<lh?%DFQPE_Pil)egqsec#G%2{K$>o!p$PQ@odZ#9%(8Tgbfiqu|
zfN7d+8>313Kuu2c(4@9ggIf(6d@0r7O|}Lj5;a7vDh=_z(!j+<gO%1A!skwdtr{96
zKG)#DJq_}&X>j_ShR8vs!PPw)NH%M5XN?Am#Tq=Fr9tnB8oVB+A!;jYprKG_SgSfZ
zRqBi?Q0HB$I%A{Nc^|0Gcn@_9?Znko^mPRMjTnEV&gh%!=w474b!OGk*sso@9qPPU
zuP$nOsPk;DI^9#$xjRaow*Kl|`}&sJ_P3m^dn;;>yyal#Tax46vOVN2Azp7;?erEm
zi?_^q_ZD-tw~TrAR-D`3((}q&?w)>2<H5J0j^bOge|alvk_egwZ&^P5Ep}tyGGXvr
z)O)@a`ZqQHX;c$=n$$Ruqef(+8Y{!q_~5I?SXVV(S*y|cUXAk_YNS6`W8*zF+^(rH
z<(wL7N7O{_EitxPjnvg@tXr&x!%Q_sO;F>>P&Mj$tMP|imEdMo=2WVplc$OzS(S5<
zs={`v$_h7Cp~qCEm$53Bv{XrbsmiJcs+e9Eu)kEf_@^pKdsSJsRTYD^f_8~2Cuge?
zHc^#X!&Q0HN0oYo3ct0g;98}^umTnSNmU^&N`+;CD(JYYAo-xe?<Oj^Ym4#MDqMT0
zLc%{P%==q~H^)?{+^53EZ7P`ktb%;0im*AT;4w*s|8sQSaXo#19M6i75<*s~l#vKg
zeeUaBvLd5_B1OI_B_X3h+8I%jj7TA)QpwCX$%x37gi5=#_wMsMkKZ5Xaqby+f9~hr
zbKdXw>p67z5we#&Lg`&WG`=B-_Ll|Gr{6)O{w0WfGJ@#WlOWQ%6GX?Z2T@UE5b2x>
zqR_w~D)S5?VRsOn-WEg^8-oZYe0fO_mFoqOXg2RNC5Vd01=0NBd|k;P%IgZ`zS@E0
zQx-_yeg|?+U?8`l1yaV7K$5=`NcPtQ=|N;5NuCO%wSj?j%`=c1cLkFEwm>?$F_8YO
z3FLG5fwW&QkY3CRB$+9Jv~gS@U6&1{h5>;j>I$Hs`T+V;8o<Z@0c7_%fD&H^P}}1G
zt{)P>wXFi^^MwE!6B<A^0ReQ~BY<jL0%)#X0C{W(ptRKiG+=Q6E!Pd85X}Jkro#Iw
z1kgsA0J_{ifQmZ&Nwv<O97_BtF4v!r_x(xZl|Q+p`crbEKh<CLr`hNIY4=H9_TyzY
zf70CPPdm5zQ-Xy*{afiz>W2Pgx4@sSX!ujXWPchz#-A*t{VBY!KYeQRqaihZw4}(7
zymS2Mah4x7r~A>&hkj(A;78Fhev}*GN5g~tXt|Fc`Rw<jR3|^G-|R<f>-=cb3O_on
z??;*Q{75{_kLD`+(e_b(bZM|3eHHtXWQ#B9{PX4d2fo~=&zHVt`qF?jUz&f<mmF^S
z(uF8rdVkuNx{vtM3@=}@a`mNP2VZ)+$(O23eMw=NFD(;%>426m#j5f3$NQ3moG)n%
z^d-w~9|~;np_DQoKK}F}sV_b>H^YZ)p7_wQWFNX0%j+-r(7;e1njPRn8$5i-*Tsk8
z|MQ`5mOj+E%7-Q|@*yJ~AKEq3ha!}H=;;_ADw6i0LH&G4qurZKYrJWHkvB!=cvD)I
zHx;FOljK8hnwsEE#xdTsGs2rfk9$*!w>N#?=S?k+-Xy=-o3z(@)4Jt+UGk=gx!!bt
zDsP|YO-&=bNlwa}Y`PCqWEtmrf9728Cx>Zy>|yc?IZRL8xgPq~!!&&r=bA4#%o)0e
z>BG>&)VIxxv<tn+@x2#ay6;7wE_+d*V_u}S*Nbeey?Bfg*Fo3vqWbY(G;tu;PH#9w
z?!OOF?CV4HC5dyc&mW>G{)cGIPF`<uh^{O=MDJ!Cq6YaxG^WoXLe)XqnthOtq#dN&
zw+_<h(+8>P&_R-SI7kaj50a(mAbCtVNEc)eQfj9s{VegM){mYvGS!o2U-hJwCpa(q
zfG7EH@ubTuJh|?(Cw-mdNmWvw)UVlt#^rmE)>{u+mf}Iy7d^-|(1VWb@}P?wJSb_A
z2fdi-LEp!CP-$NeYOQvsfjRCZpYBeo@$NMDj5{qn?9Tn|+{wz!oxfMzxweEmc@1~x
z;~6&!D|MrbpWNtLsv9L-b)&l{-01NEH+sIsjWSla(ffIB^l6eCpG$C~A5917XWjw&
z_2vNmxx-T=PXRo+9H8Hp2PoI@0Oe>Lpzos((3d_3=tI?hdYiqUUZ(A*XSeoqJO6%4
zKD3{1+V7`mll^p7Z$Ia9?<arGTz2o+$C>o|$o9iNTK8}t8O7`)(eZsWbKgFiWV4TC
zjrNhmoPAU`ejnva?xU>wz4Z9kUb^vWFNG)WCGT^bsqDL#*6r9!`s?=6H2u9aV%lEn
z8nKs(dtB*#xhviI;>zEDu5>8YmB;A0(h_%9nzq%Iq*uC9y|ycTRdl7hgIy`Sc@OQ)
z=Pcy6duUF|9vXg;bCLu0&<B@2bjxxN1sLw3EgE}BG@7%L`|P3mf4eF3`)<0zc9RF^
zBAbToCiR26No=>9vRCh>IGx?(rOfN4chi)%UDWY+7rlSCi)--gqMcE@2uF6&usypd
zZ{sdXSiFloG<VUmvAbwgKdw7p?LxPIxRCpE7cz`<A?a`z$~ojh(e^InVB$iv^jxS-
z#f8`~7xHi4$vK5PNhWJ2eY?Mt&R*V08;<Uz39dV-z-lK&FWJfCTX)iAg`HH?Zzsjn
zIFn6|GfhZ$rr&YSbS~VP%)OjR*1?(Hn>bUTo-^sII#b6mXG&?`K~6<GxF+ik`gMN?
zg<jr4OOA5J@tz%Y$7%=JE!jb1XYHV@u{-E+za2EY#)*o4IMM0nPP8b_iJDG3(bYpv
zWMc0`;x$fmTi1y;sBrf2FegfBbEHj$jx^}KBc<GPB&#S#8gRssZtr%awHqC&XOSb<
zOLHWnF^*K%$C1LTwv$fwcFJSh$@}JZQV!cruRXVuz1?;iw0b+;T(F&%P2NrwL$*^;
zivy_^aE|d?2ilzCKs}KTbUwg==DIl0CkqGKzL4wf&v2lNqa0|S*q%OA*puB?d+L5-
zPhqk4q#j~V%*~$6Z0)I>bBsOa+0(E|_T2Z#p0pab(W~Fv$o%y-Doxx*`_65n{=VDj
zw9_^|x5W9z*hYHl+qhl}@6%;R1toUm_|cA<A98+ij2#U;Zbu<|?P#>M9bH~($79Ov
zC_%xFwEEl8!<zp{#P$83KmU(kzyG)o*?(ljwf^64;|$|9|ItUC|7evm&xi7I>sESS
zu$7i)ZlyOVTWQh7tvt4IEB9g9N{=kI(wv1`>GpKaI3Bf?qI)@;xWblBeX*rMPi*P%
zHCt*uVM{v>*izwUTmHXm%VX(m2@`C&|F116*KeVS+$}Wl<rZ>F*g}<Owvff)E%er5
z3(Ys(La};VXoTt(@*c){#%-I)vT!rKdbgQ0?``H|iOrl3zL}hNZKfZVoM&vfnXb>+
zOw#h3X|LFZ^GR(;|EmqfKCvOGSQ~OaX+vKQ*wEZ9HWabkhT7-YkmUp$dMs%}3ia0H
zk!wx4FRW=nf;B~)v8E<3Ycg@L=5aCBB&BCf|EXA0nzS`3v~42Sznkbo<|b0TyNSFm
zZldgfO*F%06Zu(eqFjSbq&a;P`H$Sh{e`S(M!6Lo{%l2GQ>{q#suk@IwxYNDtZ0ml
z6>VR}IS8|@XwWz-TG!u-uGMVhEQO6k&o|QXTN^1SY$GWj+(<j^HqxV28>#PtjkH2(
zBZUv%$fYbckV@VLa?031DM=fs{oDqE?*{U7+CXp3H_%XQpw(&{C`@((Wp`N8=weH<
z$g-sK_bn+m%96$&u_VjgmUMQ5CH*k8q!AjHWFl`#C&U)?uEK%_e6=9`Cl=&+&4TWq
zu%NpA7Now}f;Jmj&^av&`aI5p1`e<wp>{pF=B%e%&(~A_t@R{#dOf$httWT8^^~xR
z*Ueu~vP$d8VDNg{)3lDR{8>j|U$3J+N$a>K<2thTSx3Q+>nPQ19hHjK(eNqjNRU}a
z4()3>=an;$->s#xyK712(pnx%u$DHvtfe4}wUlVEma?a<rOpv+NwLSA7MGdR_D|+?
z;*mKe$C%T%W9HQ2YEGj!nUl^EbF$Pl=en}y+{eM3QvaDz&Nnk^eQHJ{uA6b@h#9SP
zGb6_>W)!g8jH2h5(Ub9Jls&+V>S|4C&`(oRN;f5)I8$14+LRm)nv$2DDTS{xrMUT~
zl%{CP-(jXy(P+YBRZVEvYZFpRG@&_XO=yv~39a33LfcGD__wMF1*n+N8EF%`+Pa4B
z6s+O8hHEJ6&Kml8VGWh|t)coIYp84O8X7=rNJf1PjUB#*CU>r;X~nBaD{D3B-d{}y
zQLA}O7w0AKT1{q_tI1;FYO<QXnl_JIP5<?*BKxvc{93Fcr$?*EIc62@JjRnNPgXoF
z=5;f9+i2cLg7>XlN&kIaNt>UnB&%yH$>PLHZo^zjD{WSCCc{cHn7xv86;{%mek*Bu
zwJ}Z3Hm0%6m}GAllVqqdb-Ni;!xm#IU2aUj<`~n5@y6U&&Y14juAtbQ6?FFb3OaIY
z1-XZ<pzWS3$nw7xv~1-Hny<ZrR3~xP#-J4>(ZKo2xy$+Ux13(bFQ?@2<rH~nIR$K6
zPA;pLlf{DNWT3R1rVU<Ba!p3m@!N?0zA~bW+eVZSVMJkvjp%@b5p6UvBGNS?Wo09h
z9BM=r&CBRr-ZDzaSVkw3ID`4zGFs)cj5HjVk+j(|s?y`_D$BTk-!cklT}oRDmJ;4B
zrLlLGQp@?J^x1bQ#W^h{fAgiZNmxqSQ<l;&nWa?LwuIQ<C3Gfp2|1-KA%n;zG}?a&
zRqt3r>1%mCmXL$m5)#QSp<x}1sjzS{rMz2A{&yFX`NhSg8nBp}ofp%qb&KgVEv7B%
zi%E0%Vy;8Hh%$>7QN;U2WP6V@nlCM)j(|m+&&wIk>le{_{Y9iWbrDq#Uqp904avRO
zko2<*Y2bZB`gqBZ`-d2krHdg=v@oP1eM7oF)sP(J3`wJFA=MQx<Sx4l$@Tt1nj5u{
zS^^i+eV2u_&tf6XGgwGXQ+d1GLfX}3KpG_m^e@YRZrnGZtx*OvG01>&T?{DP!hlv8
z7|@_;29(aZCLUe-q*bEN`|4B7eSNZs(kGc9eR}PpPaYQfq-mf}B~$h3oSZ%xcM*w;
z|L-<T|J^5&k0N>#NaW^1G}VGASD)y}RHFHEL}i_z@M6%yEKuD&@Ofeo$4F4~PSEA`
zpym2}SsfHLoY!{>)KDbw7#4vR-V^BGMS)HQ2()0QK>6zg@+X0&stfc{Rv_075sy<4
zaXnEHS>NT1=!+t{>M!E)H6kioE21EXNKH*dZ)8Md->yfJg?e-?Q;!T&^yu#eJ@WF?
zBZVD$^w3<7%mh8ERn?=T!}Lg{O_x}KF0Fs7OAX1obo9I~P4?BL$Bw#WVx~(Kdb)fL
zMVCfN>rz~c4pF`ieb3M#ha?^9KC45a-a4ebU5D<Q=+IJK9m<`oLykjqxZQOD_w!po
z<6bYIxZ4XzCt?A;@mfG@?H5q->IJlG!2;@0TtG*q7SO21`4s(YK23i)pB}`|C;jmG
zlzDJIncB^#-z(?SR_*yzHIehC2hOL?I&Jd)sZEmU+7x_Cn}&yJQ-lX+P;b?ys1@3z
zG*_Fhjo0RSuiA90W*$xdF^>`$=S|<3N4G<G?#9cTdA-p*ikm%;)D`B@^}h4CR`6V|
zpEs8#Je^DDug#^AC+1SfzPU8mdM^1dnM=Jh=hA`EbE#fDhqhPDp~BB|$TD>feU6z!
zOOMT=XM5(*oQ-qnrr{i#Fk=pdjhw?{jkU<5REugpXwl{eTJ$YSixvlI(E}GPQnS#a
zbNX5&HC2n;hHFtp$81_(G@D+(o6WWIXH!h%Y?ATkESw#)slt3VnG3V&x$111K5RBc
zw9X=lf?4GFhBI=KW|8RJEQ<A>Mbg`6(LR$|^hakF8BU%>af4@(Y?CJK|E)>CUuu$m
zf+k%H*Q7y*G|9<MlRmA~q}ke<6h2XtS|l}TeI4gn=gg!r&u5bR&6)HwbS5oupGjx8
z%%m2hnPjFllkO<Y<aWlH<W!|WZ@y`e@>31|t)xM}f;DLFJ`HY{(4fl28nkex2G`=y
z;LME~WL!Rju6>$8T@PpQIFT82>&OfqGc$wCEoV@i0biavgUsY+(2dUN)KxT{R=uCj
z?RwLxDRMe3_MguE#isLXFr9RS>2y?eI^{}FC-v58bRd5kWn@gFkxA3Y_UtrDK0J+j
z?5B~@nrU=q!89sVoJJZ_)3|TmRC<v+m4?2UO6%gLavnElXnRbh*;}WQ`--WQK4&To
z8b6g*_n%5<s@3VwcXd*FrcU;;>J)!Mo$B{-mbSGz_sLVICo|QlSDtf*#A@VQuEsU)
z)M&sXHChs_MuA7vC}Woz*E3L~#Rh8RKUIxu$Eb1tz$t{HDdhQX3g-w-q2>!yXqMj;
z?x!_{ZkSD>BE2azUS$fc8#;wTnpHWQOO^V(Rwdors<h{fD&0DyN`-c+G<p^1acirR
z|3p<vl~kqLS`|{xQ6Y;o6$-wgLTMo?)ObLJR5$awWh!)RmI^%?qe3+jDm0-|nO1#K
zCa+Xwx*elTc}JCL=pJR#-Js01z?CUtnlinVQ>OaP$y_6QG8w(+T<*J*DLQg8z4x0;
zEl!hZ5@&WBi6+w?mB|!2bTYkaR-)=ZN;LAd64zl@BHJ@cbo7uCCD|!a_DUt{ny17y
zzm#Z^q!MkfRiqO?6e*c0(zol1)Ou2p>#ix1u8ksDEmfpLnu-)PT9KG|66KdqqTWxF
zXu_jOB#NFy8;?vP_g$0dti>d{r$33ls86C=*-13GV<Jr{oJa<l6Upk%L^^POBAxP?
zNb%bz(kqjR{I6;vwJJ>{nZXlDt#Jb3*92PkVgk3XOyDes30%`*0wvi_;M$%OC|7F&
zkK>p?efv!y`Ks|W_1kz7JsD4{ua2iJ$H$Ya>v#&-IG!R5$J34J<LTju@${x^9OV>`
zqq6tosO9cB>VI(@$@z~X#U0~F!+ad+ipJ4Wm2qS?bR5|<E0EJ41+ML<Kt2fybUa*v
z&n+v^<^L4urZMM;&sCtu;}y96tpdHP9!p=okEPtFW2xZUSSkx1OVxYFQiIi4YFjjx
zx@L?eiBV&zf6o{iR62%+d>BK+?vJ72m&VYDfH5@6c?^wS%lTBo7#gd}lQd5)qiJm3
zXd3f+G>yJJn&i)n=8Uw_Bxg68WLJ(R>3O4R@PyGMIbbyPt&ykR@AA~~RGylz$x~gh
zJXP+Mr(!F4%3CB)KW50&r;+mXrh62nm2eJu)+kE6H;S%b97PxXM^V_0QFO$76nTj_
zlU!vKISd^|o0><G$)Az5=+#I*P8mtl!$;D@gCn`#&q(TPJd!i!MpEgxk@TbANXn=h
zK@Y!;pzBXYP{h>{6mWb5?R6bNwi`##8p9EU=_6?Rh!HfVOO6H<%kg+)Im%0sqs$9(
zbkA3gE<4K6F;h9(t1Cy=ljUgXU^$xA$T{Y}hEtyx!>RJtaQbp;IHkG|r|2!ixlLj?
zInN$WW@Crbf<D9fvm#4<zsOSgBU!F1BTGp~Wa;!SS=w(QOP2bweC#Sq6J%vc+$KYR
z3uGw$jSO8$k|DpdGPL!u3@x;mp~<UdsLy;EDwrrkOj3p})(#{0AH!%p8%A@l4<p%=
z!>DH8FnYUb7+qUDj1FrIqYa~m(YzjMk|~v@$}DMmaZj2eFG|y1e`)U5B~7a4($u3T
zP2ZKJDSn7F`8EwD%ilvu^W{()5I>ZDg$<=7kD=smJCrPz59PZ3LrFq`v()<x<+j-&
z<o;y{8K(}Ri7`W{{>TtY-!+87EQZil{UJ0*eF*iF9l|wK2Gf;-!L<9$VA4+-OvBD{
zhPu~airY4r+*S>y#oB{u_{71KKY-WONYTD*Def;LMMGnyC?}Y6%l1l<la&<BTO>uj
z)1~Om2q_Bf8blVwgSb6v5LKiMqT~yM=z#Aa5*!Cnf73zqPG=C;b{|A*r3R5g!$2zd
zIgqYCA4m>22h#M=fmC;3Af?z0q<u>V(tOQ<)FD5Rp7cu6p)yIrM@bUjm!z~ylH?sA
zN&3#bY%WPm#M@OQNi<ZFe~S#DN52Pf?bZP_Cw>6chYg_H9s_8*?Eq5cOtr$<oZ&up
z0IlycfaEIsQ`YDH6!fS+=|}gc&Y=Eu*QG!0Sl^#is6XXR=}+Oq`jc^MKkAp?j~>77
zN4szL<My0>ly|Tno&K*MEi>*%J#+d|%D8@96SN;GRQ08gU;C2J<GwWaN?*>A=t~!N
z_a$S?zSOJVmy*=`(q`GdG`zhJy(s8Id*1Y+$w__aYeXON@#;gfw)LTcm3`>sygnqF
z(1$Af_o1`Z613>M1T{R7ps1@7wEVaPweFFim<<xNa-jsZPnDo6!zJiKqZqa6Vi=qf
zBYd+M<(gtF5clHf$6oxp)Qf4(y>J)x;_Z-L$p7xa*0>%dyZ4}bSr3+t>A~spZsa}a
zhFV}ZcCGEkBb9DQG<RXy%PyP@>%#XfT~L_a1sjPjT>aFE@~BQs+u4a7LMIZ3cB1}w
z2WG{0V3$V+l8ri0H>Lv`742|(*p8cl?I>B>4n@^=Y;0~r#LG5(4r{|;+cqqm-3CvI
zHl%!N#lNUlDDG^<I-wQEhqmJR?-n%2wLsmY1sjc8aAHgg(#o4r|DYL4fz2>k+YE1&
zW+XK=A@4;KhJ-a?!ImccH>(Mu;zm6E*od-AjgWP2gs!L&TZc5__^$@sz14tUZVl+O
ztO07H8(>^kkKOm{5#e8tRI_^IO|FNyp$<yvbubLA!&aL*_|L4v)t*|s%&J9UWG%#w
zwHU8k3mvIitovDm-8X6wyuSuF7S|wsWDR~5SEDJV8bf@mq0CwKx{B2>sjI>^R)vEn
zs&LAx3bE6xklOhVS(*Qkf9@aZ?f;?g{C^lB`47t3m6&s_5(`}`VY09iHp45i<8KAr
zlPVD4Re@8S-*<6*1#VQ8<Idx9JULp9R~F^SQY**z)-wEgU529YGE{CYL#<XBn);NX
z{c|b0FPB2Xr4)TpiUHE482G0IgW^jd<-wB?U*;^pf#t=Jd{B)30mbNJUX0$!#prA(
zLhJJ)G=vnP+PVm38b$cqU5MQGh4^xz5SiNxk-nf1j|LVZ@yB0Wi~Wo9d;j93;a~X5
z{l&h*0yrcWVB_HetXx$9Oelb6bv_iI<U{sYKExLJs8!3ypVmCQd!2`e;d!{WH4mX$
zdGPF$hi#w#z~u5D=<WOi72yx0hyFq9uiwbK^&79<ej{P&Z-mMJhFj?`Y`XUg27bRV
z#q<}XlzySQE*GCzF7BMj#c8Wt?46zq^Uj}`o5{I`=YFDb+fRI%_Y+C|e<Ju>4z^#(
z!Q$OHP}0vq_plt~<o&>%gdaHW`2+tg{{dm_4~(kFM$Ln4yb8!hq<J=WD`#_g(C-+R
z{vGup-|@=&JI-l*hg0`A2=Bi^=E64=I($RQ{BQ7;{07tPub6!8D;oBEMVi4^oRIyB
zjRjwzp7;gL2fyI?iZ3{>@CEBCKSSx!XH*4##=W(laY*Ge7B_u@^ovi(4*i6SHlJWS
z^Aps2KBDIRN2FZ%hy&X{LT|xG^h$n2diDqSUHgE=t{*UP;Rn2x{eU9{Sy+~sg+Yh1
z@Mc980u-`fSot1(9=!((d=HPc@1d>o9*vFfa6A1S>_gu{$>tq?YrI2vcP3W8&%}TW
znRx1uiM{hPF-<ZPf4{#)#MQT0vF9x$4Bq0N%v(6*zrncMZ}8Fc4Sbfrf!5eJC@Igt
znFkqI9FTz)vkb&e&VX6NYxI5o8p$VL!+O(e44Ls74?ACBYvwD+oO^}G+g`zL9$)VN
z3aMXT!Zzk5hU|KYyLgF>(l62P&kMxGy}%mx7ieAj0+I4BU{IQl(!1$6>YEM?lXQHZ
zln&S0=NR?uIUXK=4vP)X(V_kv7uwRGlaYqp@HDt>O~YudG~Aa+gXt%Rx=RefI~dgU
z7+y&+Z2tKSo!6h?%)V#PT=WcY<(^?n;Zt-bJw=$;Q%qa=6zSuh!s6c()INFw|DY#O
zSoZ`;Do<e8^cXqmkKq*h7`@hyaZ2Mcl)F=L|6MAUoKHoLeJUKZQ_<c(6+zz~Vf2+p
zh~4!FbLbJ$r5|DSpNIGp_Ye;557E5zA-v@uVo2!&MBIG<Mc)UATk`;OCOyE@n)_J%
z^gccuyAN~A`}m`FAGWRcQ2FW}Tu$FZ^Ok#XpLGwty?5dJ;VvXE-o;VJyBMl-7bgea
zh3t<Mgk4L)2-g&Z8>C>QEYI`rV8rb^2=lyy;mhwJWXv5%mnY-c{bUUEPlmr~G9;9e
z;aQi2)@MoB9h`)!4N0(@nuLP3L|9}b;!AiUjJ75seRd)iNF*ZZ<87#3x{ZrYw=tY^
zK7$6`M%Rx7?21i5iE9EZ7AD}mYywaakL26&n0zoEr<ccLz}R@~E006j{Wz@ikHc%z
zILuXw!_~T57|w3taPTcuZ@2}^ske~Pb`x3|HxU(n6H;4mV(;vmC=lO((Z?IOd+`Rw
zJKaEl&JENKyn%H;u7h2>4prCd2sXHmCYkH7%#TG{LM&7~V{z0d7PX^eVOn+#5AI#V
zSifsHXmSk&ldi#__A0JEy^8+FufopqDl*irVoK{31ire0(y%L7wB-t}YF<H~-Wb?q
z#o*b67$|Iy!T$L%_%<L0n%|>w>`F9BcSS>=qH#ew8qL2iV^!Q`+;F=LiKUleIqEX*
z6h~oDN)$GGN8#bBC`eC;!q%!wNKL&2nIo6*-?~fuy?qJNO&75_{UYv#T*N@@i`X#Z
zA`&_yIYTuPYtBX@#x4?#b0V>@ZzN8CzJQ{r3(#`D03W>z_#|}!6Mvq^j_c=<y7xRJ
z4bQ`D_<2MZoI~~PbC`ed9Q>A_!^bh_FsA%0Z10~%g5O!Rnw$l9I>M3K2z-7TficG;
zu-P&KH`F3f+j0i;UY&tw*cqgACaa|88La3DN9g--WS<YmSch;}X@?`ae>jT2o`!17
zX*jr?Mx1aORYOi=#;-6q-wZ?I{xH-o3d771yj*w+2}!3=b?6kP8J~iK!YRa7grfLC
zC=>%iVPzJI^Gcz}t_y)I3&D!u5Cm=rLArVfx>`?S-s_Y6c{quiTTY@-^CZUho`6Z#
z2^_s}0_hGX(5`&~ngdS2?prV-V}kL;B^Uz{4AIbF?EZBeu{Vz+cmHunFFp?a5y#<L
zcnsH*jv@EZF$^(229d%s?5sG7%MXr%`_4eZ>?md_9mVFlBM5zV1Zl^QpvLkD#;YH}
z^41`@y$V8XSP;H$4uW`Q5N7lQ!s2}({Lcp>$vzOj=LKRw|3J+88h{Pa0r1}$fJ9LM
zas~%LBG(^NZ}`JxpFi9U{SiIfA8!l%P<Pu8@(2AOTJ8tiF@88w=8N0+eDT%S7j0{N
zF@BOS^lN<Z-xD7M9rZ!{dLMjL^+A1;H%7eh#=KC@!L{~=+YE2aZaECsQ-^U+<1m^t
zy)bv17hL;#AtmY%>U0l5Bj+HtyB<WW%s~{!dt&@DPpm8PK!~>o-j4S`pHz3~taZn(
z1~=R|;fB1aZjj43fTgwv;Muz$Nf-8`NP9m<e%ps7F8gp`$UfY>u@^rL_hR5*S7;w}
zh20oegx%YNv^9HBUA-G)j_!t`>Tc{z--UCVcHu>b3#!hzV5F7{L?3rztK&`_liZ2q
zE6&J<GrE55z@!5^U^rq2wk0{?=n5yqmpkHvpCf7~Ibzt;?U-q?9jlrh;2i3J<1-v^
z>#aR9{<BAsggtsMZi9l(Hq6Vm!|L63*e-1c-&_A7a`At-TeubP4{b%!*sW;4Z;N53
zwos|v0-a-9uyV>4Y<aO6d#yJksM7}LBWw__Wy8Nut&!zujX#pssJ^lZUDyPv-&PoX
zzzQlOtS~!iBZL(jVN|{W=6)MsGid|1Ke2@CdP^K^vOqwH1x`%2z?nDeadGQ<ToJFs
z&B%2~oWBltzpceXm$i5@WG&bYbEF%Z<5htfGCa-jX0#dJ-ZjPB)jU<1;BAlz-YA>k
zb=n%d+_(nM+g9V*>D5TpT#fthSK*HRD#Z6&h3l7BB3f@H&gU2-%+(mjWQ^e(zXBdh
zS73MXa@ZeUj!om1!}OsMmYNwsRJRPXjxU3<+A_$$TnZ_hrReHhf|`gW$k$qej~^F<
zIW9(`<YHX9vWP!ji{SCg5Dxndu~yCy3lkSYbNNDyD>HzkuK^k+7~oH;J~GzoBdLLK
z?gYVSDq;I;z+?-sphv)@^8yCU6HxV8gfBZpcrZwW3)l4ErLPCuKe|}#rVI6vx)_|S
zgX$GJ_*lLGNq!3uGHC%^p3KMU_46^aNgL83+NheQjm(UBxNbWSe!X+C`NCX?wC7^X
z*Ewi%o`a84b8s_O3%&+gu*#c_dG50zJ!&?}l4s$W@hqIF(8LaZO)ON@#F(cuQM-O7
zUN&jqT!;por)$9A%?ym(Is+BG)A9Jibezzh4x6vjFl*;D^cg%2Ut_1@iosOu$y3Kd
zcXbROrH;SJYDhFz!@-IvF!G-QdBrIxexiz`^{Vh}Qo+&?7069j!JiCe+^|)~?%v7J
zy)YU5v?n9$ixR?}m0%^M1eI7tROu@s<<BIzxlIB_PD20WiO5_r5hu$hz|3y~Mo*f6
zUysKlYTbBjX&eXTljBe}bsTQIR>1Zx3YgY27FFlQB7W{zIDH<2={v^Y-@q}rb#*lC
zxl-Dc-|{HlFOL{Gc~~co!noz5kW)Gmr+r3Z^@NcaoH_!p%}3yHy&QCd<<P7qhubfQ
zW1G!zOzM)w&j?xm{V$89A7vokE`tXHWZ)b#49dbV<o=XK$X;nIl9fhB{7@t=9SYmx
zA&@^j1n(4v;LwA?m}NQ`#Whkmb5sgTRi)7Jd=TQS24Q3SKnx8Zh^LwZvE#iY#@kCG
ztFI(HqXuBA?g0GE?vKFT{V`X%KMHU5!^uVcp!c^gDm?old~{#v-|d5{Ref;wp9B^L
zN}yUv0veuT!6&6x$gb=W)RcMz4~uT$eMpxu{!ORg+}j~Mo!21@b#50nTx%0<{%#do
z<ywV>%UgsHpJw6Lqb5PMzERkv)+ju-ZV>uK)C<NR>V)wAb;2LLT0z;hM%W%#EhH6I
z3C&}w1f4bighN4<LOQDu`nQ$~OEk)bBmb2NnUST!;BO_u^1&s-F@s_u)2&Dtlw2q*
zDgP_@P5di7Ut1vb1m_DnukwVwU4Mimtv^EL_TPeX%rC*}XRdHYCRg~d<fkyeD@PFB
z{~@?mXA8HKvxR~U--VH3--KnEUxkAbUxnoPUxebFp9T5rpM+(39|iZ3ABDITAB5k&
zS;COV?*+YvcY>q(JK>y7rtl`>t<e18ji5B(jj&3TA$YjH7Ouy=6226^6uQT}6sD|s
zA*=~X7d+T=;c82o@P0;`(6p5a<07943%@=U9HgEKA^J~*dj}p1zY<f0-qJ^c@`Oji
zQuBv`<M9W=i5K^U<c@p7*ID<3X8XIssLLsW_K!Qldg(jDfknweglCfQASF@wUU^$+
zQoJn;w@46XhQtdiGU5b>o?C+d+*?Al(@o*&l^a4%?scI-_PQ{1S*)OX_?kcut_l`4
zSA^XvSA?S*V}zKnXyH-jW#O~LWua_-l+d&Dk}%@>ML|6;QV>Q)3Z^SA2=>0`1<%xT
zLP-5t;fmT>;l6c*@b=6Z;a66;P~9(F=+!+f$m|Id6mOjpX8jEn^hbvZYgUB_n*&Y?
zE>BMgUQNM5@U&pz!j|L0&2z_u2cM1#FC~u(pM)dApS?jsMSP&pTofRP#|8*PO#FpW
zNBjiEG+$v_tB){O!$-h>-oi=k!$S16L&6=ogTf1M58-RAn^0tRK&XGWPY^HID@fni
zBPfj8Ellxq5wsed1=#Emj6OIDW_sI&O}FfYZKJmdI|Kd`4m8;cUR$;Z0iSGyV8L2A
z6>lY+9lKGu7-T6#x2zYgZCxka_+l=^aZ6*uZ4)7J+!`V2=qe$(%~(jbTOlNWGvW;S
zWkO=o5+Py2Vj=Fhp>VUqK!~;17h<v@Trw1d^LO-w@JYJD$rB5Nqg~p9@Ai4Z!JIk5
zzQtOC^W9m3osy=oDMUjs@0l*FaGE9<<f;qvm#PUf?yCxul~n}!Q<H@uVnso`W0KJL
zYl2X=Y`pOEfr9W}WvuWlY_yOhAumMl94VaoBPaMSA1>^9BqP{P877#94;2jh4iRSU
zk`gB74-}-0C55ik{z8RXKjFujKElg>5`s-}w`f6Hhe$TERaCyeNt9+<FFG@`M&va3
zpGd!~Of>36v8eLWU(qx7JW=S{Un1MtIih*e-$jy@pG7&ZK8S8czZ1C~d?Q+F@k%s$
zZn~&chKcS~Jr?=Ac_><a^`2<l;X9&=4T++A+VLW9xtpRDwbw-Q?_xxMW1~cIK9Qom
zo6d;@oiifIQDLG_^(RGVvyO{wZXOX$@edHy+W3mLAMg^j&U6#`mF*VEL^+8f*V>7u
zNZW{#Us;HB51NWz&M_7lS1lH0Um?+^4LYKd;d4YznKML<-cv+w3lv4Ybz?>TH%5r0
zY@|ge<p+x7K1zr*hP3F-^Qh1hRsPm9wD_cF^yY=$YV8Ml=CQZ*EJt3_+vFFjXWQtf
z_x{CBy|2-0^>V#LdIeU>dZoI9^}f$8(#@|)(*0uQsax`1UiY_*k&c9f1o4#i^n(~(
zVli`z6r-BwbGM7}o#*x1V%*_*LVqy=c<%7E7pr)#8r_RwJTG+a#j9R1yQJ5PT|D0)
z)r%24m(S@ze2<uYyVe68o`>w|0qYhsV|`xcxzw;8#C3^T#_w(n=egglZtUz7GyMbI
zNbeA{o<-dl!t*C`-B{kvkLzz2yxYV~JFyE1tzy>f*@cfSVwPgmg|cQb+daAq%}rva
zS=x#AMlq{R=|oe5nBDg7L~*^C?O4@`cXeVmeS9Zw)QVYEWd}TJ#4P?{2Mnvl%qgG)
zeXDr8SqC0f@^-}zY^~tuUE7WU<znXiv>lg9`Sy>sV|od{F6-NoRK)ks=S-&-irL<#
zHk>aIv-#<5kjNLa&XaAh`Xgq~tlE(DOU!(xwW0l|m@R5=#rzz8{u!;<ku7E)PPgLh
zH!%y_(u&kCVrHS)iZ7qUY(h^9@;``K@w*ljy%)2%b1nFj$<K3J3$osb*@C$(NO>)0
z5`9|`@>0y+erm>+bTJFP)Qo9qVrJ>ojLN5CrmWM9sK;VfBiRh2M`HHydlUZM7c<{0
zP4K-dW-E6!LFSH_jYShqCyH6=kS0hc@bk)T#GzYacKAjkim&s2`x-&l#B7{lBTmJL
z*+1Dv{E8B@)cgjFxhQ5w6B@AcJiq@Q4RDL#*OAZNo<Gg+<ERGQ2^F(X#r0q(#4P4c
zJzg9Wvwer_@gzvhj8@ho-k+cExO$xO5wpgMIyigr^LbDQeNQpF>|cjLZeq6Iv<`3f
z^5amfgXeBBn^IegDLchX{G=9d9L4PC(OTHpi`m`vwW!`IW+zo^;j&rG9GhxTX(eV$
z(raL8$*)I94bs+%S)WZc7-uSG1=DKayh_Z{+N<$kIp1GKHJX?3^A4}ZR6{Y_Vp|P!
z5;MbD)!3)U_uE^A;Q3-UII9X5=7?F{`6^t}6tnO4RX96c%pT9HLXa9i&wf>KR_52`
z%Rd-R;`i<HKa3wIW*eRVp+sKH7VG`PRXH)6CG`&$!^CWSP9^#c=D&;BN?aQtX03ZF
zA?m~Lhkhk8yL;L9VU<|f-pgM7slc12UiKia0`u#7*-f_!T>96`B9~O4qqLWu99aS5
z!d~WARE{%$dYOANpKs3TWxKq}A@!}7*&CN*?#EuXS)m+jGkck3MH!r5^)mAZW$;Yv
zWvl(maQJaAGd3-Q`~6;Kq*#XS$-Qh@Z7J5o_p+r=OQCU{=g0UwbqsH}C`D#uFIzFC
z6h|WX`pqQ}PW3Xg7bU1X&bJ?0g5!aFf7T^X_UUB~GfHsBlOIoKG3M>>Wgc&fk-V#y
z1w<4>$*Gr}`mY#A?0Q+0RxwI#df9D>Vl3Fu%btELg0Fcm`*5)c>8pBKzGD&Emi4lR
z1w~Lc>}3N67Ga6d%M`K;VLiW>&AwU)=h^(YcNb#M^j@}wcv+S2Pnx$+>Sbqs|HYEA
zy)5O{Up|)WWuFfGMcdF`R=fBwUP$(`VI%pxxI{10EGoc)&K_pM=f+E$de}a%0vxI7
zVdsqtpj6(&(i94C=Wh=yugHh?uO24zFdr%3dYDc?K2$#RFgvq+1ZVWHQ%d=$O5^?O
z@}QsE!)l-9;aEx!n;4vjtoR<bW<wtO#r7~i^*qdq>S2#s|G@lg5370g2RlQ1nCj_2
z@H*PVHf{NX0N);VR`U;hJ$u;Kp5NHJm+v?0H>{m|*vbpPA#CemCmeobgiR0op#2;9
z>wB2&fZvE-)5FZZ{eq<tKmM3se7?Dd6}bFDf^H8}!!InI)5CTT{e_>?d)U)ox!A1I
z!v@{TMc()xw(dYKOh)yv*u}YcD&50cN91C>WDhec`U%(GZgwg8C!V)<vqrC<=vUXx
zpX;9xm3On4aX+!6pqq77<{&Jmo2`G8gTznW>|S6Fp1<j4Bi801Gp(DsD(B$s!)}({
z@B`11y4ix~KXB^?-|opDICi<4_22XZwr9K9j_E%zJEWWa=*UJ(U^g>(n~h|zZk8C4
zjV=4T*#x_64BFYvPRz;1b-QjR?voAOO?>;G`JBIbH>-&Hjzz}Z%*OdUo)~ts9KG*+
z{<xc&4*rhgTHWm9&u=K5+Rcn_eB<+$-R%9oZ}1qy%Zt9@p-eaXB=-%KlHJU_@GInc
zyV$R!uYB&Mi`ja8#nS37R&D$hX2o61ZQNI^{nf<={QH8HU%FWMqc6~V+r?CazCbap
zi#=NV1>N_%n6b(id`ReG#f_hF=4u!7O#ckC3tenf=w}Q()y3{ue@04B7h9#l>%F>I
zZPzFK+uOxL-hG0bQy0@Z{|Vh&x>%0=C+xTAVqV&xP`;{*sSWsqRg1gW*KZ#YugB}J
zaC^h-E~c^jBbKRmu{`>SBNMw==&+AqBfHq5ybq`v+{HTMKVVp&E|%i)0qSj?Y=_YY
z%&+NW>SI1YDDGrsWm(Y8?PS;QXF=mrCv))6g8b`FHp46nEsr}{qf!>$CwH>P_3v@^
zdMEQwdk@Qtoovm?_mB(gWD_^NM|w~vtDXKH+YWWI=bi7+*R_*{XL8$xLnm`Q_YUK&
zJJ~|}cZf9WWaG8pLDr~~b@YFSgXm;A-!hRmr;|Opk_qjpo$SKyO!!aiWQX-LkvXE1
zZIj7Ff2mHkI{z)Sdpnr!?YFRQ>R@UI-|{he2a{j%7N_z$*dT?sxcIe$byd8<r8ga{
z;o%#cdD_7$1K+^!P6sPq`vwlzJ6M6r8yH4*u>7VBj11-F7a92D-@yt`W#EE)2P@y4
zfmJ&@SgmFTI&3>wd+%#pSl_|=eS8fq;|@0b(rY}|?_iU6yvCw=9c-@NYotx>U`B&q
zW7fnDwmJ6|&dGH!kDIU1D%ru#9C(H0UG41dl2<rW*Ur9=dW9dw?X0!rC5HWMXXEa@
zgkDxVTj=)^o1eF{9i}hgd9R(FQ+kQuo9!&4{sm57<o(lL;8bWkn;P;0f&T5x#`*<z
zyS1|jjTbQ8(ayefr(@dYb|#&bj&`$lW*nK0r%T(}3CDCC(Btho>6oh7&PGe6<ICiB
zw)y9CxX8D&_#4mBe{ef%-~SvTJ#B2+lIM_ZXk!;fJ;#xfHda@XhPIqGw&Y$Ktlqb=
zXumW(WNob5G!0TIZEWM@G?>J;v8N3Tq37C|Vmia?<83T3l%c_kuW!RJVow{}pvf@Z
zu8qCzeFj~NHn!m7Gw82qWAT@sL4-D@<opaXXScEQqGuSb(#A#%eTG)~Hg@XwQ)EfC
zG1>U1IN#mMPJ2AX#=2HEX8BW$Dr#ky$3DfY@2zZF<r6r)X=M){J;A`ot!&AWC%BN%
z%6_hY0+q|H%vtRTuAORS{o5X6oPR5e%6N<;`&*e_#A8%Dw6foJkFjK9D?2prG0v`R
zWl94cBcEDX=J!;L(`sd|*HW=YrIjh}O@)ViEBkDiii?9<neT{H-0f^(^NSzhMRg0S
zOL>Hh{1z7H%gdizn7!#E+<no))FwZ|#d|I6U&BLqUT<N^=?}5yTnlqM^$_EawJ^gi
z50UTL!iLX&h_lWutVrS^mfEzi2cI9HW=#tVj(&in3tQN>T@Nr}ZVOwe{{YujTbPpU
z18!4qVg3Hz$E86ntUT#HhIBTwPlxZrrK*{wuD*}VKh5mMr2A0#*v!sy=ULmdW_B#?
z9-@<*nRm!NWXCi!cbj{VINi+lY2L$R|7PYYz6;%by!`1djJ7p1kIQ%YTwOEsak+~X
z%bHm*-34@-*?F0}P@C4w;tEnQa9lHcmXw0LA<gXD;S|JmH?f-4DcD)l#H18cpq}5v
z)a&mc_hS=V@%#>a(wf+=&^wrv+{DgrzJq(wP3+aIJD^idtV!Yy(tVnk%9mv5>}g__
zG0C`T+r&b5Cu5jd6MJuv3@1arUAbhiIZbSNQ4$8KG_jK@Nmx3viDmmH!K;50n`D-R
zgyu%JLpcebOB&g;rbJYIZ)CEs64Cvtk=b)QS^xWu?D>C*{C(ZXCd^Ajdw3%|G$0Wr
z{*A0K`!@ehZDdQY-$wL*jqJ|;+t_8!`z^hV`HLFaiP5*wJg1TMsYt+0<wkbkQ36ay
zG_r;x325%y$eb+`5Zu_nYNjSYp{RlF?u^IfFAc2iT|Bp4H!z>bc$`dbV8eFAqwR77
zixS0SeMkeFEgg?UuLkxuFAiPK4a_z%4jhWdBo4>H!?=M(uZ}~4UISaC7>DoE8d!Dx
zEi{d7U=iuJFi48mhuy-+_IlQ0dkdq>>sj0!Zm;`M&ushOLZ8?5Y(n-;RNk#;e`0SU
z<4Qe?+J6&~r|Q|(r8lw7yPnM$a}(+=^{l<(1`0RTv$v@?aLTxzMIO6>`Fizi_r@Fe
zKDC~$m~jL4W9pfD&vi6P)-$P(*Wuby$7-UkqpG-$eRsKz4PWb6n*Md9J+EVl!>?mp
zQXRWo6pNjg>e!jPv3PX6j-B+6MZ0?)JGM3!vmAInB^K7}>ez|4Yw%lC$HL!ULzGq>
zi#mS|$%=I>!SNa%536HLkLTUB?AuUY|F4!+<y}S8&ssJx=_-6PYMGk%Rqmfq%a)s5
zh31u7wtMnbw1?EP$fhfJc&L_Ta+{&EQ!VQ{a|H^PwQQFC6|g0>%wfS5SkA3wu~Ju1
zrBusGf5pI6rk1HE#GtXehV42O1BZV#?8&MaWarfI-**gjUe~aV4beEAQp4`Nh(^if
z8a5<68X6~Rn1fw3c6ijVOzmjI*w-+PLDBeVUc(}CFQd_*hV_lVjG>w}Z1=&-m@vME
zm9D%DRjC?gHR&=`TB})3eH0XmtJ&HYQ5g8Sn*BT-g?~@0nYCRMUf-%_71~jVh^S`!
z21UWzubK_~bqN!9RkMrnm+;-Hn$0_O3EoE4?CYvaP|>btu8NnCHo2OOZoG&!GSw{Y
z<wfLnRWYYC7hzFR#m3oR#K-Sd?9+ma&`YmkL4z+M`gRpt_$Lxw=c`zs#7GziR<T!y
zBXMR=6$>_rM7DJmTc;d}p)0DGYRd)a%&%hY85dx!%(rvy0^DV)*e%Bk2=4mFj)*Sc
zO!+_NIE?4t{;@TG&m%bPAJa`a56}32Y^wixY(D#sjazpfBENrZxcYg>xcp;7I?o|@
z!#^gKbq*Jn@N(2Sm}>F%UFXneBJaQO9BxSQ^+%qAVM`^`D?5vvzm?475x1RYRWhez
zXHoL7k{z`=i%nN6S^Uhi$U0fczDS(K9FI!Y^)&*g>?+x`*a(!Zsbp3MBA_LzWMM`T
z*sE5_K8%Y%qFf~#QhNpkJr!)#^D`J&S;5Y5TkDkX6|CUDGZ3X!u$lAEz$mVQ`AD6C
z@tF$t^LIFwdRMTyiQ&+3s$i$R!=b#cg0-23qn|+qvsMkqujv)+UE68gl&@gA?@q(H
zPX$Z5cp6iy%b6Ot&*uFoXV(l)BPhL`sf^_H3FYioSs2nI%9&Pb7)*T1+4JLJ_~}&6
zOsvDOc3n9upB098`sK{0Ul_Efmovp5r*M8$IeT&Q6q>|kY`f<vEdE!<My@)A6W`0&
zOT|;jVrA?=Qz-h~Dr1@%p_p~Lj8&Zr#o9w<EWs%hyY0)^E`-A0q>Skd55-BnGB&Uz
z1R<(rEcZbOj>wd;q@y7?&{4{-a|o=9OPPaa2=qRbvK4)~efVK1)5<=HKhdRZ;?0wY
zK32+xd7i|Ey``+*s*@OEUCO!@PvYLvQr6LQ0_L+zSy#phR4J6QKHOgH-oKO$aXx|G
zni8g<e*&I4C2Z!16R3S&!j_Z;!!oXf*`@~L$>|d27aWX{hf3H@n_$>&D`8)>f|0Pg
zgoy_PqiR73)5<*#rO731d%|(78dAcp9p<*>=3-W2dK@S7irLgD#}SiJ%=UB~Lwr&(
zOUpWjgmcAgc=R#E`V=z<*JC*2Sj=87IR;O&Vy4XP&>KX>EU4xvG*ydP-Sea9mM&(S
z!jJOtR1y1Re-xetMSQ;CC^X&{vFF2%A}6_s=@%V=+xa5)>i!YP`W7+cqel?!Sj2u=
z9l;c{BDQ1J5nR(NVtxA`fr3gAi^>T?;Lsu_#0TMDb0I783c}*NLU!CV2<KiGGMy<w
zD7;<BsyYHOIiiqV`4EVWUWLp$CJ@KA6|zbD0&!<mAuHiQG@rE#S>pIWluj&U2kQg)
z|9Bx=^C|$XwSSrVIbQzpm-XKffKv9CampV)UH{9nMg(yGp}*{5xj&BX|I4mF@y7=1
zzbrDuA4*I9vhc0`_^a`kh0XUz#3)`K;*Ui=1?(cXlUJ4$u$y=N5SUfKQiJ?3_Fe(|
zw9yZ-kp=9ZrXSS&3Yb)XKg2i|FpZzSkTWe{>k@q7sZ+rGy?yapv4A}^_r;t+1*}fp
z7e00QY<iCm-u}pE&R={mfaSBhu|Cj^&1b#tKClnYXRB8E;J9l(yE@qi*Ei&|?pAN4
z8sxK$@4fL-J)g15-gqsO&(!vMgSF<d@MYde%FAPt6TETuRUYdqI*k4CdH-YStiz+o
zvo4HF@ZjziAg<kY4{pKT-3jhaaEIXT?yl*&REMC!o#5{7Fu+$|_WV&#Kg`bV&LrJk
zzq<FF_tnqSMx)l8yZS9~G;$BUt4Z#S!oxOqHOHh;SW)G!hWd^|gEDuu-K~-Mm-(*F
zA3G9jf8Eh5rA7h|?`ZC8BXH^D9qln{1X}F4qo<0Gz}<Ow)ccaXzaM@_R}34DlkM(k
z_9DaKQ|*o}JvR(9z3*tr!Nc$@%N=zW7>2;#x3$BWp&0h?wq_hK6o*dU))RS$;_dd^
zI`QNX<eGO|>-8N147;txat}fCwzoC;@xka-<+i@-H5fxn-`0mY>>PmSZTtCW5C;B;
z*XKP3q07B^{h4hL>c+-vR`)>oZHZSSVjxmS#cPkO1959$yly%=0IOQW>)UPv(58I6
zN|pi0Ry<x8YJbG0jo05@`=k4(TiQKyf26#5OCOv4u*|%rUAp!|$+frii)TM<pL|Pa
zn0-;Q*Ddw!+84_j+|s+AeUU2cmd-Q#pnJYs+PG^U98Y>n3uo?wY%g!>FS9q=p1-NL
zyY|NFy*Kq_=H7^3bW>G(A<d|pdbC?F1a!EmaanqyLA9Iu@MuqTFLP6qMD)Z^&zo8%
zTTgr5d_z09dtmgP8@jGX4-9nQ(D&JUpu>h6TKQN6s!hA0>w86@Sf3l3F;@hBH@u+}
zk9Wt(up649Z+A@3cSGmo>5ghiZ)k~A-SGSQbv@O;8#bQ3t^@LSL-_9N>J`@&Pv>9P
z*MquZ$gt~rpioyNX>(m?obQ716|ZZrVO{XI_;qbwtPA?2y{`2xcgC#`*R;W?&Tw42
zrfs}BWA5Q=I{11gJYIfH7mw|P(qpgb3GYtm(fOMGi|>ea;n%dnq>i}ieNCeRI^wtI
zHGO%%19E-8sx_x~fZy$_8XejJ<&Iv}pr`Fob?sF>GP^x0Pr9n%Xb)$^Rek!Z9lYvX
z)u{{HAw$4bbyjMJx7n`h_YZAx?AI05<!upl?}|o+w?(6vE86RO8+dNGqK((J!O1CC
zw0gZZ7|`>IR{Pr;IqF@}`deFLf8Z7E+_W{S=eVL1lefmT-<NgIo>pjf|FXVl(+byO
zE~{6%R;a$=vJN`Z68olH*7IFjB1g~5>YueG`q#azt72N<M8IXu)u#nAWxuQ|^R}?F
zqnFe-t~qAiy`*tNnj^-#r2UFD$J@1+wCL4l$T;beJ{r>uUfnP0R-a~&T9-8PZc|kC
zy`*iXHAQ&lOBx>56qUYR)bh`pAmr9XtvJ643c4<8-HJ_+bmc|u_OUVUj=88aS2o7Z
zju+Le)fhvoUeuqz8^P&yQOj;=gl}mt>g=YCu<88;eV?Kc>R-N~P4_p%mwgxXT!)63
zvG9V{_H2m!!!BsN)c~7YUeLb18=zF#3z{Wg1FSE2L64oSkL<}V=*Z#qG3MEMt>{%B
zPfnfJthed`ThHsKN%asl<GkJuu7~*E=k>zVy2w-Cew|krjRWn!Ua>BwWIL~)Kh?qB
zALlgNnmV`^e@-jctAh`&a~heb4w9@qrzdyTM!GTQG-sRI$k^eW4o+Vi9+l7OL$enC
z6g#I)de*{=ROj?oo?3`|byho{t%(h1&+5P7H8FI@SzTAECMrjr)ke2#AXUG!>N%|j
zVjG;*+m0F-5_DE~z6wX->}NG<NjOgah|`hb;ph+_rvrag$B*bZ9lE7D#xIZ4sm-e+
z_2@X=;87hD+Q#YmBh~P$e4HkYsD>_u<FsP#YB-xLPG`kch1at)`eJxhj6QirYnHBx
zbDPend8Z08Pd%eyGpe9o#2Jl|DwtIBj5c{!83)Ro(eEoN<4*cBx~@)T{C<C0TP3Ot
z&r7GZ@a{?|wCA*bX;%p)=bqNfp7!g2(;9uOA__J-t-A+QM5f@=y0>UW{K|G(W3E>~
z{P$COXHo_1y?IKLhE>3X!>2U(Re982a!Lm+Esu=DPpP|Rd7No+N^|}#hY`jp9l5g{
ziswD0@7k8bnLj5r!m}JY-8-pYj+MnvJ*iU$mc{s$C$&`ZvPczqQsZyJ{yCh~c~gO3
z<xXk~1L#ulr24!QoK1XEGprJLJvyPk>j@%bPUx4Ug7a%m=+FHIvW`2U9$gJI>~KO$
z<T5a=;t6eV)`{rCCv@s4Cmts~q33;_Nc!Zs=6mcwp4j6$Y`z0!)*aU;RUHT!e_WgW
z3PV`O<9cUX7y>FC*N8S@C|2aSrtl0yrew!;M{Fp*K91E6gF|uYSgaQD3dQ=hvHIyw
z2>OkS)pN5#5Yi!5_f-hN*9x(^>1!~y7K+u)n}X3iNvs}d5sXBSj_Jkp!C2)!rr+H`
z2wi<lOAQRdsmNm*Q6dQS+8)zGw*zfs)-m;*6^NSokLi#KfzZD(`sQl@O5Tgn9-9L&
z-Hg$nEd%gkS&Yuj7yx5LjE2SfV@it{eLL76=N&P+y_7%F<ciT@_x(`er&}A&^+TVV
zZgp1m!=i(3_4)0KgA3g1yVDmJ2in7_4!(HU(5+3g`{GrATO;Fq@W#`v`$qfV`A18?
z1^6KTqNSBzc;om^OII!P#^#xprmp9Wi9IbHmE0RGZP7#GBW2)K%F?J_W$+=jrDY12
z!Oj;)^~R0T=yLL?&YWHv**6^3`sGW*8h=y^e=CLd9gb?^t)=i^`J?)#O)1POa8#dU
zDFu6tq_0kUVdY)b|3-Nsw@WoopciH@QLX;6B>oLi9lxR^IyX^`Yfuu$gH#KoE{VKZ
zRL5uu^!jA#hyEpS@S>?bOP0XT9j1P}R~&&eOr0^WIJ!ib>K9%dbE}*B_+K#`DsJlP
z{l#!Sx&8M?6vLaxF0ERy7=F85TINPkBwgjwf-~&bQ7$c9u_*p);Znb!Mer`nrL}h!
z!L95r9o(r1TwkMgNA4n6bR}9pT`G*8yQ8(z<ic>yiq^F#jKn>oHRIPpaEC|h)UAau
zv_!Oewl9Q|DWY{_jzYNd_=r}&P|&^)AJLx^3L@jmBYMy%h;<{5=-AH%;Me?!Hs4YJ
z2Sbi%xpoB*l=X-P<|u$|pAKu#h5X2S@vv5!m>(0iAJ%q~AJ3;A)@fhzp+eWg8nZPY
z=2t$fsXFAt!$OC(d9HjYp6IYfU&@P4cMoaFDS5H%$RS-{E-&I19#WqldGKYxAw97(
z53<!iq!C^6z}M%H=FOi671JKld)ITL?#qL^ZDwvXI&n}ZSILbAYY%GQzqt?|c~H9@
z$Yt*(4r;Gnxlq_~P{$O@g=E<e>gszrasTrHy|^GJ_Fg=oY3t;~=<Nrzamt*iJoSL?
zIGO{=x*X6fLvq;rivv2@HwStYIH0LtW=GaP`|Z6>b{x93UxS-xM}q_V^`U2WJfE{)
zm&Rqoz~1|{{rGJ7U1Pt7NHz>Fv0rn2%Zks*_G_A*S<&g?K26;<D=wJ(G+V)}2w1XD
z{o=D=)}Vdbd~Oyzt-nua*UW-IpM82gc@_*$vrkJN%?#J`y*hPBW_&xgSAY6tM#)us
zb<k^1G#as26R-Egu%>%;No!9m3f!v|a(H5A#=ZLeQYKh$_Gt99OgMdNk4~?g31`>s
z(H{RY;$-9=ZGJc-TrKx#<Ng`3C3KIrE0Ynkv+U8K&oiL!huykrbq3TpyIZfd$bh_?
zc59Ao8Srx4ZtZq4J+`;mt*57^M}%{?hEz_ELfLog-hb(E<<l;eBk3^W{4Tw2XVda;
z*`*_W(jj`nF7<zv7IoY0(y!~%;-0ZfPqs;G=UI2@#$0Lf?DI}ta4ikmUf8K~qSD~X
zmYuqyMjF__NIjS$4c52YsrTI;NGdxu>qrl@$gxwKhk9W9=N-EJb837)ze6+ZObzFj
z9Xh&uY7CjML;u)$w;gSF=+uX)aL>6zi!M)vl-YOag{G-c^3!&mlqD4^o!hRpFQ!DZ
zP207|^pxl_Zo8(emJ+>NZ`WT*?bopF`uk`Kbjz|`Jw~KJtM}WqL}&_BKeJ66en}3W
z_1iRRS8`;C+@`mBB**jS+tjaQavToYri-2?!-S06H2s=n2!Fj*=d@0SR42A-(cH;!
zbk$ZpaU&`E4Bx7Q<|Re$##=S0UQ(#<R!x#VDO#l2s`t($!KbHN^z@`87;A0OW0jI1
z&C)FzmpBP#4&0)TG%-BtZqZaD5+l-UiyC2x@jlrW9sMm4n%v*4m-Z&IbMc$izi%RB
zowr$6dnZD-UYoV-&3|&J+GcIm;GZNayjf?T|10JHY|`h||Ju2uP1^kUAKA5glfEwZ
zNA6AAq)S}?N%GE{v~%cxQmou2t-J5Hl*_eAoBIBihF>=7sBOQb-T95`F7ZpcZrZ4Y
z*8h~QV>jyRf<L8wOIy0L;)gU2-l#uw{g8?oH|phu-^J_I20fkSyLiNI(0jAL$>Zf4
zG-HNua&YhlZ8!a^jIXyrFQ)z~;iWcct4UwPBl!kRnf!~y-dnF1$9|T<ht})CM4zR|
zob~D&^-1C)*6aQMK1xL8^;&TFM@g1{y+;20Ad7yi)4zj1NYTsdbji2(vTf@+Z8-3~
zl%B9oOMiJM8(Oc^!u{V#uF!QF`suAq%Ct@+`o5KSuhy#h;f>UZU8`mKyphez*J||p
z*Yao3TJ75VwbZD)Rs-I@k~t;UYM$P&<VupYTIBspNq=XJhWCCc75A^vS?^y+-<fOl
zbMF_jxXT(H@Zq^cms_J*`#zT&IoIgbkI&@Ir`5W<-!u6gx7vOmKb2(bSL>+(PbI~u
z)tcnn6G_@+wKgC8M1K0L){8$L%ga=&wezsYa{1vZ&Gp|SIdEi^z8(2U=FVNE_x?SU
z?mbrNyD<;NS$UP_OZHGw<XfdZCO(k3Z!7g?ss}RV!b<Hp?Y@-Xv{KWjzb~I7?Y|y%
zPgXWtsaEEDQrUl{o?LKOo_eg*w>j_1sK+bRfB7Bpbgj?@1@6eoc`G#My4zB$=L(H3
zep@zHUZEql#!I1mE3~Cgye#~-TwCnDB`Gc}*P$V|r1!?<dNBH?TpGPxGncz5-c6V5
ztk@ee-gmirRlgzEQZ3gf=dMfshs)Hge_c8pUZ(qRT$44km+85d*Cf8%GEMsEs-&&3
zOq+MPDxtZS>4i5}q|K+L+Ogji8GUA{=J;`07Oz>VuSZ^%?ZcMpy`+~Vy8crAFy)dQ
z^IB@}V=l>wBulm5f{PLpzeFGBxhRMBEYbdJFUY2;OSF*J1)1A^iGJL5UIsgs=>3rM
z(#Ug(zSVQ${c5r1s&Y;e#Vpn?=g!Kx#f$Z7!?QB4?_zCxCr%nwU#w|5#z}^Pi}l9q
zGZOn_k;e2tBmFNf(sRF0OWsY3^!vEeVvSy;<<p*)R!tV^)_JGotM?)e%6m#CrC6l*
z)}Iv5dkb}=_eoi_f1ySlJRvz|EY!v2PRQJj3)Ox4xTG`|sz-z4GAQ#x?RO_u?!8)|
zzdFTA`IrT|=KV2Qxp;wgA9_r_^;w|xlOB_*)fQ;;88I?9{{kJGJw|SQo3Ce9yCvuO
z`RZTVEe+St*CPiknLJ{?wl8nV!3Oiy>+Df^;5A=8n;ey7N#<)Vdz4l1);z7)QzdNI
zJe~H#lp2%f>6dY)G;KXkM`kdkb<jL5w$vqU($3TO#az<j@m#&RCtB(rnX8WwE#+p<
z)wFR(#H;IEZQSIDWGFjV-H#8;yR37yW}m}y^35Fm{@)>4a%_&qOgSW7m(0-}*$#<s
z-#L0@?Lqlmb&fqRJt({K&Cx(TAYH!B)-^Q_NY1mf)%VtZIlgAL-s`+yB8JY^?O*mu
z+PbrK+1P!uvDj?gmT{lRpD4Y%Vy~RL5~bc{_DYj2QMxjEkKBojvd>?8q(ze`eR6ZR
zTq_f$hq~;R>dB&X+qYeED1Me&6Lv|#-Lv#tmR&M_(k!jHZl^qIHA`axc8W7_mNq}O
zLuPu+QqKlE<o1J^`ufp!DSU9IKJB+%I?b4=iIQ%YH63QEbM7{Y51XkA3vZLO8E0yi
zeOo2;*$mxNX{)qx&CtHrw#b+{Gqi5!Ewa4p46XNlv+TtT?KgR|9M3XC_vhR!7hg@+
z99uWZ4QskCH|*C1)3w6+jdG>ObWPQEqnxfVT|a!>AV+dc*B|3H$ohBFv{1GUGA(wR
z_Sm#uB9=_kn~wETrO!0&bZ(vGsWMG7w_PW1a!=DopVrF3k5l#XgtapA<Wzl}W39;Y
zshVxu8u`(0s!iBiBipM@)q9s$OY3}7bztY!lKRUOE&Xei>^MC|lh0fwwO3Bje+5^`
z%K=j~*MXHXI(&*Y312B03rx}d_g2W#uah;f{|YG(H(9TxTp_DhP1c3WmP?*NlXbY?
za+y<OvPPa*CP@oU)(tI|N$+oy^xcQ0axHF>Hkr6of>%${N4b~EoI#Ux=I$l(qQ)d`
zS#^mx3Qp1*cNfdVZxgj;|HX1HZlcagy;#z(o~VykE|MC9CTi2*MKZR=M16nO&LS6>
zsGB-0lt*7D=(t}C#3OEkj-I_hO0Sxr%S$Yf@PQNb&e8eOK74{olld|*{{*$(&6Dw8
z#%rgE^JK>9@meb1Jej>>yk<TyS7!AeuX$_Fl_}N6YxQSyWK`bqx^UDS>G^4#rpP`=
znw%V`3wO>ISvF3?tId|YeaC73hf(sQ@;J>lEK1Jj8mB&)qh#g#vD$sxEQyF6t0ybZ
z692_xwetO$@}=ikeKusK?5;3YH+jyKZrR7`jBPU{&zmtix5^ATV~tVQgXz+L{uoU;
ze7a=sK1Tazoi6(^Mw9HCCUr88(Y@i*<jM0$o%nRB3~)v2@W`q1FDg>!<en-MIz{T)
z15+f0BT|dkpCV(^N9y{wljZaA(OP-RWVzXEw5BXNS@vWft#7PJGR_*MpIc6n@NT0t
z_s@xv(sPt{nLkmYkBro-eiNlrhmqRx`~*pscBE#Dm>^5{jnG#qCrI&DBlO|A@v<fP
z2>n%lycF6oT!ZhAlR1rt>%0-;<on-YnkCmbX|Qpa9y~Z!*4G)PBN~mBci)F<$IoM=
z%&MW<YxWpvUu~!^^%)~GKMc`V=OSg-q9NL%N2Hu8H$>liM9Pg9gSBRZ(Q+qhu>Ol0
zB{xF{>$meGCGNo>4M;aq_D&w8`)iDlxxRyR#MI%^_2xjGa(b8qMGn;4sfNjq;sdo`
zwV|^6!T_y3d5E+dJV5)L8Z0UE56~N_2Ftn={dIixK@!@lzYdx@P-3$7*Bx;Kq@vkR
zOQjni(H;BgyW0JwWZHiEEvlc)+}l?xUFj>Yn)lTkcHZ1b(pPsi?IRO5_t6VWd&}{<
zeKhcXFZunwx85t%OG>Qlt>-)Ul$up~YqG69q|4i08u>m#hR*Ay<pU#RjI)<kAKG0a
zANAA)+D!&c>8W1Hx=9D$o|-hgt5m(wLkmT9k%FUo=%nkN<#Ul98j!cMM8`#Fk&c~Y
zSicBuxwWJC=8VwzPaWj$(eAp!(Lu&^?yj50wwFBVy6cZK?PSN^ZaOP-I|*stO(R;i
zm4k`wKd)~i-W$8>k9VzQS*@<RDYUgD{?bKPjBO>YmUPkEXIskda$U4__LlPdS!XTL
zzJ(YwI&0|m<}xs#v(Eg{OxE4%q@^k~lep2HG(%KVd0DiRI_@-)zi}OPYl$Y}(XXSn
zAJ|yZ=jf>IVj4**?VuYnG?HH(I;dZ(hVnRd2m9yJKw@{c*StUL%hE>eb!650(*1Wk
zExMqd_^xiJo=@w_yDIIpYG7Si`=+fP8&^l_%xS9=uhf=LA#HV5;o36eZX12jzn0`5
z*G7lL)|Aa9+GvxkHO1?EYaP+KhOFt|T3;Rv7tfrnbw%oM8LF*xaf|A5vqLMry}g=v
zr*5U45>=BCJ6dXRgR0_g&{At}s3L!Uw9p+tD~sQX7TTy*WocEhg;rc$Ng`h~*P&l4
z%F-Fl^;`9dvfaPA9$8UA4&G>{Cq9>#!y}q$&g$i5Pr+uoZ$&v-d!nf>_)=D;MKo0_
zysSiIY^wgNVV^6T=<DwynVUD!H?>9L|2EdZ4TdaU+gM}&IHgXt#=5MLQ~tbZq^|7_
zSvR|p7Ea-i^1+Sta_ca;5#LZx9}Ja_qZ?|fOri3sa6_HhJw&>kYM`xRgXMOQ2HHPg
zuvE*`KrammlI{EJ>yRsflDc_)?d%;Wt^d~3Wm5uV%bI$c`>DVEbFQZk%lV7f>$>`3
znV+<tRadM0^p&Xrb@gc@U)gb^j-K7)BWH%!(cc+-<X-+d+OMa#ygF7}{o=~VyDqgg
ztYjH^m8P~%nN(Wt?X0DRo|Td_4QgqU%B5uI_nKO2otI2oT2q%N^^&$_Yii>TC8hM^
z8rtkw3Hdm&hORAKLUwr7(2()PrNjAf`}bc=GWHAC;3~yrf7WnayRoP=I9y$urY<Tk
zTUOV`5k+KhqUyT*Tw(dMwwjjqEi5CdR?}p23(4nKRkg^sg3^9wRh`kSpq%lm`v2lj
zDS54mItmt$u|ulps0sPya_%bX@hYF>K3ZAt*Ul#`+gH{<d-KYI<dwB!&b)GJQzgwZ
zI*)v+QAyK2%`I8qSJc`ya*N-bih6T*E~yk$QMcvDCG~Dr(9@%HN~7Tw)cbi3X^^ji
z-mRTOs=3SSwFB8Dq+@x_mOs1XOIco5P0A*JHkZ@>AF|4|n&os>v#hfIeOdh)lSO*Z
zDXZ&BXA$3^vbt<RW_f)BdN)yKSuqUSCBjp}^Fp21Gs(N7qRq-@l4<Qlk8aCocalVV
z=g25KHyU=%FoOh#8@lyFdO7gMsUfY>i_a{lraO~PR{1%#bVxc$bJd~q*QJ$SgB)7b
zGp(G-;n0eaX(V5Cm`;A@Aw61!Y4%ngvgco@euzsgA6JK}r!%#9RSMNnTT)4jXCWGx
zE0v6&9HIeJQ_4oK5FPO=g&aE@tQjIw*!P=YeSJH*Jj)oYp0$$8n>|4~R+Gt_hCyoh
zCX=V%0=3*4yPvWs(9U5e6}KbM&U+@2^>+d^<*&ptc2t1+_e?BJ3k2w<2Z^M3jK6ki
zm`L7t@YhFC|BPM9{dLOFzedDHKaFkw$H-URPv_SB&xm{FtKWlv8-1ty>idGfjEvsC
zIy~J^W77p6UHbF8;ppq5b)S7Rj(hs(;wxW`>ifKPko${qqLH`0*!kHozL(MWD?S<9
z7M0PdGd~(x9cA?Js1L@F+og3>@At;l5vBEd+jmCEe5EzE{##@4(NbEq@*Cr5+fv#(
z^tF*VNh$Rx{mO8z_0k#zUK+hCd1=9{FO20+OX_rw=SJ*A`!&%s<Ebs8E%^P3@%K~-
zt?}-$;n}@}dOUk%<WEyVTi<(V6x~)_tKE2D6s=WUPh7lj<bPL8<ImhPJZBZt@yG8P
z|9pz+G3$=;^kPw6=(=qj?^{$89ga6vdKT4x`)?Wj_7>53dv6+L8x~RBeZxrpwXlxb
zb=^2Vzp!4}dCeFdTv&DIRU_a=AuYS>it%7@A#Jq#vN0(~Ax*OPl2PJtL9Mj^q7l=q
zpyoMr!D#ZUfKH7*Z#-R6KxZC3XY_Oy&=Rp{jd!>6Ym?J)M)wi<HSdKp#{E3`b?CLz
zMjbPsM%+1N9BP$MzdSx^<o=siJ>Q%#hOEe|C%+swF2Mft-&mu-{XF_PWvtPCbRK)Y
zf6UmKKaUR08)LjXnp^XgbQ{In=GJCGmeDLxZuP2g)R?#`m(Ho9#`bc#bapG#IR7B0
z7VF_MUPk8B`op7*zXft?)@etKbnYD5Yw2MlTe}?EdfOo*XW|_C)I4ZpU!7f(UOZr=
zFP~ixKH6_2dYDa<e%oifiOi-?Q|~h_7s#fq^X)bET3NMsz#d~p+pL<c`fj6rqO97e
z%`U@lRTlLcwA1)qHj6HtvBNleKeH}fzug!)I<p4rHX|s1X6<@otMObt)&JubV_s`d
zottKhVf@Xc(~E63?k>+{=V&$=LnV_|Y`xLQcsHXa9=^d?JtCtvS+w3LohPGKKCsT%
z6P-cNTwQDUx5%K+Kd&*i|4OgRGOsZTElIC00#+My!qV&6hO3PKZl=?!gH{^thNRQx
zi&hv`_H>#edbyG7U|OwyZ<*1naat{$WSL=pO`{8nEj3ckPot}AEHP>XrqPOh7aLQr
zc<88wi;QFaJhYxJG`?r@(CDWNjAFY}tEO9E)UBIZn+4A|2E0$D)7#85=FUu|O{dH?
zwwFnz(R=3@?z1WN;Jw+##fX$z!(+A)?~zgm2S*wAH>Xge!z|-|wG_HIYNm1Pd2*el
zGmP^SlWX3$(~YA=lWWC1(~T{$$uvpLX~wJ$$+Y>1sYah9$uxZX6r<+qq<ZDvWTQ~I
zr1~Y}WaG=dB)X&GB*Pk+L=z95XiUzNMBi+gV1!2});{;g8>yNn))`sG8`h6RS}}Z_
zF<@aLofA3MC={GXhaDVaEZY3f{Pix<c=+tEnYnnRQJ~0QbNbOyM&ovW%tHPnjj=2K
zGheSCZmhfg+kBR5nBmIt+sr(Bh!NN5m)SqnVB_MPpJuW#1C6s6ewe3z^*1!_5A*22
ze#VCC-^~{v`xp}@elsif?rk(b_SL-nwx>}n(N}X$&mP7L<BK`*U3X*k(9h<!KHZFZ
z2R@m}zjQIafBI<79@5#E=kw95`?sS}qQ?ib!h{aSo=xw~F6r7E0Z-qVM;Ej;wibM6
zh8JvO<ZAuaOufC8F?z`x^H*3)<IeThX8u#n4WG=f%^^*i8AI#5GLyY%VjP+F(mXb_
zvGMuj3-dtQMn<7zFU-5E8W`2eJvT#w>l>X%JTs4<t!oTB^wgZxv5qnE%M)|NpIXKg
z-zVmVg*A<FJsz7$18NupHa#-uU#M=heDct2-m{uv6nJPhOk35+-131rW?N<B(Zc)Y
z<64!BO;_%jLqAk7I%T+LYnRF!xoX@sD~6RbPE5RG4!RGcd(3U~-b68y|BW|?`54B+
zuz0h^Er(HP;4QQ6_%LJLuAAmm-%um(n;YiOyTQh+;y29Y(}Rp3?XQ~yjX<O6ifiV$
zxBkZNTUX8FEB%bbS+AN#17D+h-7Dscls?9kX_w72W*NhM;*$AbKxyM+;!9@fGNp{1
za?#xWtfUb-<bv5@bqS;H-t%UiR>h6B@6MUMa}_hXlsspixLL&L(($ZWZ&6{R&B{14
zbF)H5o%l1RNA7|~Xx1}k@V)#-j=HDKMQidIAE%x&eY@s0Vve6Q|9a;!rX@OQCjOqw
zsO3CiI;@;V%0b7?%~Nw2hj+!AbsA?kI=((;dKJ!Qq%3yKbbicYtZf@(j<qryAxqun
zzbH>5_L^nxZJ)`gp3yRw2W2!)h95P})ENv+P&4!WbjEi3kE`~lHM0J4nH^@NF$M*?
z%$A)!j0?S@&FSS*8wEEXF+b-{W%PJ_*o^v-!q}Dfu-Wl?a^p>tLuRl2$&5mC4w^gX
zCpGGxJzy3eoWvNC;(&R*Sz=>Rx&5X~5*d4j?K5{({_Bk0x7Tdq`JeN`yFF&a!=KKp
zCH9!__I!6<Zok{SKk=*c^s-$hT77mNzP{5;6a3M+CgV=CYNq$j3E?};kMG_%+l}9D
zroQmXX@B>bQM+F_ll|CgPF(QJdDd^M`Fi9N=ZuIgrgnMcthRo$nYiHt=YRJ$nR_bS
zb8gA8$-EqJ$62rbMzekKc;}~S8_afjZ#t(RUvFN>dfi#z-#T-9#;eZlq3g_F=`K5i
z`mHq&q`T-muyu|3IKz3T@6*-h=qzWQ>+`KPr{+H6%-nR9nWE?^=kVDp%}>53oOjQx
zFl&{Kb%rKeVdktG<D4nW%|;z8=e<G8%)~?0S$x-0Gw*DdGvehEbIaBv&P|1um>W+W
zaz1FW*v$IkfHTwlMds(!`<-%rp;^Iuud_qSg=UgQyPf08EieN{?R2gfI^VpydAoDZ
zo_Xf88(Zxd=UlUUsx8hlMdq5VotvEJTg@?J`)qKYT`=2Rx@ny=_Cl2T_|Y2Y!BkP^
z^8Blv>&nkEPqkj@oHlHx*=f~sXV1Me%>GZ7I>X;gH$QtVaTY8(-F(u2k@It_X=b&f
z3!Fz6Of~bSo9~=>VT#$Y)m&$_R8!2nyJkC+m!E7_OCIHP4V`2@Z8_7~YtKaU>w)Rc
z+^;8?gECKZ#uT1lcJDXE*{S7t^Wv3B&Ls24nVUl<I+vasYkpZi-szoUthpz}IHwC^
z%tw94I4cj1G(C=vcFt=v+6-Db!a3*SNVCfLq0UL=N0>&hLC*erhM75A^>;QbJk-2h
zw~w>*yus%9>OGymlMOOGt9Ex<0|%Iss&{dYc-GH+RJWtkyGdWONUL_v8z+04HG8#o
z4hrpMwiw^SnQn6rv);<4&Lue`Oz)$OocX7AGe149?_Bb$i@7{qU1!>e&Zdw3=^Avq
zqq(_vxbu3A4yMPZs!nfLJF~&lO3sm`+nVExS8&EIYi%y;Ro0m#T`P0>5yKfWvV}Pz
zjl<dTZ8NiRyAbD;R!z<Hu0ZGdbB)cNx&57orI8sH>Ek@Uy@9#)WohTBy!Fi#O}(74
zGwPbv<BB^E{;6#as#w&ywr4GKnpMa-@oo)sN`(T>_O-&zzNhm#gUxDY`9`^&Ny=0;
ze?QIPJh7~@xpH_m=eV?$%+lGiIKxI%FxTwQ<b3wJoSCF~2Iq_xw$?RiI%nxPF(Y?-
zIFC6Db4ABg&W2kY=7u~eoOg4EnTu{Eb+(xjVh&iE*ctyL$Q&5^*HOD`pn0RkFGutZ
ze>44`ua1IM{mfjOJ~|=~_?W+2zIEIx>TT}H{nAlterdDplP8Wr$x4~44?J)j>0i>k
zHRq1w$D`ur^C34KzV(ZlXS-f?v~w3RC$+!mnC@HH%+dL*W7o=pW@P_Ujtl7vnAX%-
z$Mcc-%<Ee%$Imx;%wyMGj^r(Ko0HQVc6h|)G>e4qcX&8*n2YA@b|l}N&3y7?yW?l}
ztY*scTO7|PW;T;<+~BzQHIsQg+giuIjv38yQ7av@ucS9qW?AOwULl>?arGjHu{({q
zBy_&RqkxCG`POX5<(a9>+2dzA=KV=w)(@NJsNW;G`R4m1hsW)tW*cj~L#rn-x6K*j
z=y52Kx#8{zN2%I>T^lzKattW-+tqSPAIIKQKU}dRx;tJz{o;B!uA?LCv5&4jD_T23
zSG{wEo@?r;H}bWsUxo&b_RU|o+IOnu=pORamGVMWN4G4GT<vRCaJ2b&&(-g);i!53
zwkvdOh{JE|P1k;hza#zRYpxe5$~Yc%yzIL4thi%m`3tVT@r4}y^PP2_dYISY`}>sZ
z#(y~+Pi`D{Ei0A9F?(N(D`&3^j*!_$UA1F99M^ifT=s{`(Ifn@>%rE<j{k}sa19&w
zD{Mm2y{`4KAHz~U*y$=C{4#8;Yn!X~g$H5Z7HxK&n{_j+<G>BBqk}Jo#noHuDm>{_
zSQ+nCuAinAHrZpjt74wRVRxS`b|qS~JFN7v1unljTfzpeoa?$)cx~9B;Zd%4`Im)#
zYcj(%yyE;YpTMcEkuzt8wa+-o^(E2du&6iVTo0Cv2|Ii$(l!3jps*v=hr9fzb`SfJ
zc%bXtmeygVkMwdi%+(;QX}_+nlQ*k|4fAU6D)Gz+oA;=NYj6esunkKZx%Ry+9=5Z7
z9oPNmdBb*jRCoRK%@Vdbrh+TUX^*g__EG8g&ctC8{exYn;y#9Ud*$OAcI`oEl{F<@
z=|)}*&C|TFYg~*K`X*CeSN!_jp$AT9b7d{QHgwpSjIO{c^Fu?!JY2y^Cx?FekksXL
z4GOJM?|1Z-?X5$%Snr}kZdVQc=kqAKOC|r%nk%nGcYK*QG%Ee+XrD74p=U?BqNC1z
z3`z2KXLP$!7ejnou8qF5VRuN=xCPOVs>}}=?wA@~(i{}x+hBO~mD^QA+WNJRKJhYd
z$m9&wqm!Qh7`*ANPjrTjyMx_v*`hm|gMv3V_<iKw%e=uSGMqk=Z{zNu+i?qyJb9Tn
z=vs#AN1naR8+a?j>BDySKT$`o3!C`oF#hKb{{0UA_Z|G-bMSxP$^Snm|Nou*=W+6%
z&&hvYC;$1K{P%J4-_OZ^Unl?lo&0$?`SWq|=jG(j&&i*s!Jn_epSQuEzro*!!QYR;
z-<QGPpTXa!!QZdJ-?zcvzrpu|!S{#3_lv>zkHPno!S|QJ_nX1@pTYN|!S|=Z_p8D8
zufg}T!S}bp_q)OOzroLg!Ow@m&x^s&kHOEA!Oxe$&zr%|pTW<g!Oy3`&#S@Duffl=
z!OyqB&%43TzrpVVgWnGZzb_1ae;E8eG5Gyr@cYK#_m9EvBZJ>h2EVTiet#MKJ~R0J
zX7KyY;P;=w??Z#%kHYUu;rFNT`&9V-D*V0`e*X%;kA>gQ!tZP0_qXu-T=@Mi{Js}{
z{|oO2!ux~pej&Vn2=6Dt`-|{?BfS3z??=M>lkk2eynhMrXTtlN@O~$}{|WDh!uzA}
zekr_v3h$@F`>XJNE4=>-@5jRXv+#Z`ynhSt=feBD@P046{|nCp!t;UfydXS32+tG3
z^M&xdAv}Kw&m+R~iSWE4JiiFfGs5$Y@Vp~D{|L`R!t;^vyd*q73C~l)^Of+tB|Lu#
z&tt;#nee<OJiiIgbHekT@VqBH{|V27!t<f<yeK?B3eS_m^QG{-DLj7)&!hGZJmGvQ
zJg*ARufp@J@O&#g?+VYq!t=23d@MXK3(wEO^R)1MEj(`v&)>rHxbS=~Jg?hm?}YQa
z@H{U(-wV(C!t=lIc|iDlAbegBK0gSbCxp)z!siX)^M~+xMEHCnd|nYgzX+dagwHp^
z=N;kmkMMa&_<SUMUJ^b(37@Bg&sW0dE#dQ*@Oe!5d?tKe6F$EQpXY?ncf#jA;q#yH
zc~JO#D12TNK0gYdCxy?K!skul^QZ86RQP-<d|nkkzY3pch0nLb=Uw6Rukd+T_<SsU
zUKTz-3!kTj&)4>jG~sz$`21}%y%L_sh0o{0=XK%pyYP8l_<S#X-WNXq3+DmC`G9a<
zAe<iv=Ly33f^gm-oIeQX5yJU|a9$ytUkK+J!uf`9-XWZS2<IWf`G{~{BAlNH=PAPZ
zig4Z{oWBU?F~a$ba9$&v-w5Y9!ugJH-Xom<2<Jh<`H*m4B%B`!=Sjl(l5pN6oIeTY
zQNsC@a9$;xUkT?~!ughP-X)xW3Fl$L`IvBCCY+xM=V`+EnsDAGoWBX@al-kWa9$^z
z-wEe=!ug(X-Y1;@3Fm>r`JixKD4ZV(=ZV7kqHx|QoIeWZk;3^TIIjffm*6}ToNt2j
zPH_GS&O^cZC^#<#=cnL26`Zev^Hy;F3eID}`7AiE1?RWmJQtkrg7aQ*{tM27!TB&a
zF9zqw;5-?eFN5=DaQ+O=qrv$!IIjlh*Wf%GoNt5kZgBn$&cng^I5;l{=jY%&9h|R&
z^LB9l4$kAj`8+tU2j}<TJRh9zgY$lH{txa0!2JNYF97!k;64G|FM#_7aQ^`ABf$Lx
zxUT^B7vMev+;4#U4sibg?nA)+2)Hi+_b1>!#b&M~>{q~j3%Gv)_c7pp2He+x`x|hd
z1MYXgeGj<*0rx@RehAzbf%_wHp9Jogz<m?Ae**VW;C>3+SAqL0aGwS4x4?ZDxc>t8
zVc>oY+?Rp-GjN{<?$^M58@PW1_i^BU4&2v)`#W%-2k!U4eIL001NVX8eh}Ojg8M^o
zp9t<3!F?mRe+2iD;C>R^SAzRXaGwe8H^F@;xc>zAp*H6_VLuA)OTqmqxK9Q5tKhyB
z+`oeRSa3fJ?rXvQEx6AG_q*V}7u^4X`(SWCY;&>`_Ql}-7~Cg=`(<$74DO%7eKfeA
z2KUwA{@Ui0C+xGq{WiGow!0Py`)_a`4(`XneL1*42lwgVejVJmgZp=I9}n*5!F@fr
zzX$jE;C>(6_k;U?Fb@Fc1Hilhm>&T11Yo`Z%o~9D12B(Zvj-CL31D6U%rAg>1~A_M
z<{iNN1DJ;Z^AUFUC?PKa<|n{B1(>e@^A=$K0?cE8`3x|x0p>TrJO`NX0P`MT{sYW|
zfcX$GF9POAz&r_<F9Gu=VEzQmqk#DoFs}mUSHL_Am~R2|E@1uz%)@~B7%(pb=4Ze>
z4VbS1^EP1q2F&At`5Z8>1Lk+YJP(-f0rNg!{s+thf%zaXF9ha?z&sI{F9P#MVEzcq
zBZ2uOFt22D(-ZPbV4exgH-UL4F#iPRq3qv(LOu%2OM&?*Fi!>MtH8V!n7^|5-3fUt
zFrNkHwZQxqnCAlXU0~h|%zuG-Ffbnm=EcDL7?>vm^JQS(49uT_c{DJe2Ikek{2G{N
z1M_WQ-VMyZfq6JE9|z{;;Pt=!9GIsA^L1d}4$R-#KbM3&9+=Mq^Lk)@56ts{`93i3
z2j>64JRq141oMJmeh|zPg84!)ZwTfO!8{_EPXzOdV15zIGlKa>Fz*QFAHh5%n2!YW
zl3;!k%u|B-N-%E;<}blKCYa9z^O|6O6U=kkUDAYnCz$uNdDsd0PcRP(=0m}}D3~7w
z^Q2(D6wI4~`BN~D3g%P6yegPq1@o+6z7@>7g85f44-4jF!MrS(p9S-@V7?a2+k*L9
zFpmr7bHThWnBN8SykNc;%=?1*Uoa00=7Yh!Fqj_(^Tc4j7|a`k`C~AT4Ca%;yfT<y
z2J_5dz8TCrgZXDL4-Mv{!Mrq>p9b^PV7?m6TZ8#)Fpmx9v%$PJnBNBT++e;N%zK0R
zZ!ixI=EK3fIG7&?^W<Q@9L$@8`ExLj4(8LrygHa)2lMP;z8%cFgZXzb4-e+!!Mr?}
zp9k~wV7?yA+k^RgFpm%B^TE76nBNEU{9wKx%=?4+f3Ob#_5;Aa0N5V@`vhRW0PGup
z{R6O%V6%A>`UzlP0qie;eFm`K0QMcg{sY*D0Q(VOUjpn;fPD(EUjg<l!2Si;#{l~o
zU|$35Z-9Lcu-^gpJ;444*ardoAz)tw?2mwb60lza_D#V4iOuRt=%axB6tJ%X_E*3@
z3)pV~`z~Pr1?<Cs{TQ$>1NLXYJ`LEf0sA&!{|4;ifc+e>uLJgXz&;Py?*aQhVE+f~
z1A+Y@urCDmhrm7&*e?S6MqvL4>?48wB(Sdp_Lsmu6WDJ8`%Ym03G73G{V1?61@@=F
zJ{8!n0{d2A{|fA5f&DD7uLbtEz&;n)?*jW?VE+s3gMs}purCJo$G|=r*e?V7W?=se
z?4yDGG_bD*_Se8Z8`y6H`)*+W4eY~#{W!2M2lnT{J{{Pv1N(Mh{|@Zqf&DzYdz#SK
z1N(bmpAYQ!fqg%){|EK~!G0jv7X<r*V4u+T{v`AZ!M-8bKLq=TU_TM;D}wz+u+Iqg
z8^OLK*nb53kYGO&>`Q|ENw7}|_A9}@CD^|N`<P%q6YOh({Y|jX3HCd|z9-oK1pA<1
zKh*XRCG<tX{wUZd1^cC7-xTbh+OCd-J}THx1^cRCe--Srg8f#o?+W%`!9Fb5j|Ka(
zV1E|u(}Mk4ux|_YZ^1q;*v|#~x?q17?DK;CUa;>A_J6@XFxU?U`@&#<80-^+{bI0h
z4EB$~J~G%(2K&lje;MpEgZ*aPEtb%C2K&!o9~$gOgMDfHeVovr2K&@tzZ&dYgZ*o;
zj}7*-!M--w-v;~KV80vedxQONun!LQ!@<5d*dGV`<Y2!X?3;uAbFhyN_S3<>I@n(a
z`|M!99qhY<{dcer5BB51zC75U2mAD3zaH${gZ+D(&5+Q?x0#Cx{d};m5BB%LK0ny+
z2mAhD{~zQ5fP4Uu7Xb1DK%M}|7XWz!Ab$Yl5rBLGkXHcm3qYO$$Tt9a2O$3d<RO53
z1dx{i@)JOw0?1bYc?%$a0pu}&d<Kx$0P-6^o&(5t0C^7}{{iGdfP4s$7Xk7kK%NB1
zmjHPaAb$enQGk33kXHfnD?pwF$hQD_7a;!v<Y9n(43L)r@-sl5hRr%p;A?=q4cqIL
zz~2CQ95$OWfzJW*IzWDhef~<|d4PNmkoN)dKR_Oc-ONkigMhpckRJl_L_od>$QuFq
zBOs3i<dcBB5|Cd4@=QR!3CKGE`6nO`1>~cEycCe10`gQqz6!`&0r@K+j|JqjfV>uv
z-vaVnK)wsedja_`AP)xQ!+^XPg#C{n1M*}*z6{8l0r@i^j|Sw^fV>)zUjy=NK)wyg
zy8-z(AP)!R<AA&zke>tcbU?li$lC$=J0On-<nw^M9+2My@_aDte|#U1_XF~OKpqgt
z2LgFPAU_D?34weekT(SKhd>??$R`4MMIgTj<Qai{BanAw&-WAfM<5Rg<RgK+B#@s3
z@{~Zn63ANu`AZ;=3FI?@ye5#}1oE70zh(m83FJM2{3nnH1@fUlUKGfW0(nv(Ukc<+
z+0Lm1{uIcg0{K)RuL|T>fjldaZw2zMK>iiT!vgtOATJB#XMsE|kgo;uwm|+C$m0U}
zTp+It<adEQFOcsA^1eX+7svwx`CuR~4CIG_JTZ_j2J*&0{usz31Nmeiugvx_C-BQa
zo*BqD19@j4{|w}zfqXQOmj?3FK%N@NR|9!#Ab$<yv4MOxkk<zC+d!Th+We322J+rO
z{u{`H1Nm?uFAn6#fjl{oF9-7GK>i%aqXYSLAg>PO*MU4ckZ%X_?m+$>$ioBqcpxti
z<mZ7rJ&>;l^7cUf9?0VZ`FtR+59IfOJU@`{2lD<v{vXH#1o?m<FA(Ghf;>TxF9`Am
zLH;1fBLw+`Ag>VQ7lJ%PkZ%a`4nh7Q$U_AAh#)T!<R^kWMUbxu@)kk<BFJL|`HUd1
z5#%?5JV%i42=X35{v*hP1o@C4FB0TOf;>r(FA4G{LH;DjqqJGn34BVBR|)bfL7pYZ
zw*+~YApa8NVS;>2ke3PaGeMpv$kzmUn;?G^<Z*(0PLS6L@;gDEC&>2%d7mKv6Xbz{
zd{B@V3i3lio+!u{wVC?~yit%p3i3!nJ}Jm61^J~Q&lKdFg1l3N{*QkO@=!rOD#%L(
z`KcgJ738aeyj76D3i4P%J}by;1^KNY&lTjmg1lFd{|fS8K|U<Viv{_yAWs(L%YwXF
zkUtCZXhA+L$g2hUwII(H<lBP0TabSX@^C>uF38IT`MDrZ7v$^O%+&<mF38^ndAuN>
z7v%MV{9cgf3-WzI-Y>}i1$n?A9~k5XgZyBSCye<2@r6O&FvuSUdBh-}7~~a${9=%2
z4DyXZ-Z98O26@OJ9~tB&gZyNWrwsCyLEbXRUj}*1AfFlJHG}+Skmn5Yozebq0`D2*
zKikgY1RgZVhX#4kAU_)9NrQZ8kT(tTr$HVy$fpK*)gZqb<XL0N|M=D*?;7M^gFI}I
zj}7v&L4LOF@l4=pgM4j}w+-^QK^`~A=LUJ*Aio>rdE4{S1im-O`v&>nAP*emgM++q
zkRJ~6#6i9|$QuXw;~<Y5<dcKEa*$sR^2|ZLImkN)`R5=H9ps~fymXMC4)WANzB<TT
z$M65~*FhdT$Y-~I&I!DBklzmS+(EuO$a}YQGzt87kOvR);Xz)!?Z!yp$Adh1n}wFZ
zmj`+CaQu%y5Ax_iK0U~*2l@3N&mQF4gS>l?e-HBTK|Vgn%Ln=SAWt9U>w~;~kiQS|
z_(48D$m<9B{UFaD<okoXe~|wV`T#&b0O$*_S-uJW0MI7@`UODW0O%h8eFUJN0Q41r
z{sPcv0QwC;-vQ`90DTCc9|80wfc^x~rvUmDK;HuBUjTg!pq~NsHGuvG(B}a99YEg$
z=zjox5H^S)!4CoYB0zrx=#v2b5}<Da^iP033eZmh`YJ$w1?aN?{T86_0`y;iJ`B*0
z0s1mPe+KB&0R0-EZv*sifIbe;&jI>6Kz|45^8o!Gpzj0pe}Fy^&<_IoLO_2A=o10`
zBA{;s^pAi(63|Zq`bt253FtEc{U)IA1oWSPJ`~W80{T)we+uYR0sShVZw2(PfIb$`
z&jR{dKz|G9a{>J>pzj6rzkog%&<_LpVnBZk=#v5cGN5k;^v{4k8qiMz`f5Objs5;k
z@Y#TV8_;)SyUzCfzyAjG;edV|(3b=Hb3mUC=+^;#JD`6D^zndx9?;hV`g=g159s#+
zeLtZ82lN5i`<Mhj5a<g6{Xw8l2=oitzV!s(5a=HQeMF$22=o<!{vyz41p19Y-x26P
z0)0rJ9|`m&f&L`Wrv&<yK;IJRUjlthpq~l!HG%#n(B}mDoj~6c=zjuzP@o?Q^hJUG
zD9|Sb`lUeM6zHD<eN>>I3iMUs)c^cdX#PK+72f~PZw30UK>ro!!vg(Spf3ybXMsK~
z(60shwm|<D=;H$YT%fND^ml<iFVOD=`o2K_7w7{6{a~Ok4D^SAJ~7ZQ2KvT8{}|{a
z1N~&6uMG5;fj%?PZ-!z2^PPeIGth?y`q4mN8t6|0eQKaz4fL&n{x#6YW<UQV_}M^T
z8|ZHXeQu!N4fMT%{x{GE2m0YaUmWO<1ATI!Uk>!mf&MwrM+f@pKwll`uLFH{px+Mk
z-GTl)(1(Y7trGlrpf3;f=Yc*w(60yj_UxQtf`1S6@qvCm(ANk0`#_%`==TGCf1v*l
z^Z|l?K+qQm`U63qAm|qaeS@HX5cCm(enQY!2>J^_pCRZs1bv5~{}A*c+Ii0eKO*Q$
z1pSE^k~_ht2>KO4-y-N=1bvL4pAqymg8oL(=Lq^8LEj_je*}GypdS+SMS}iF&?gD{
zB|+aL=${0Al%Ssy^i_iXO3-Hs`Yl1<CFs8deVCvh6ZB<*{!GxP3Hmib-zMna1bv*K
zpA+<Tg8oj>=Lz~fLEk6n|Friy2|iHJ4+{E1L4PRd69xUEpl=lPkAgl@&`%2bN<n`q
z=raZVrl9W>^q+!0RM3wK`cgrED(F)M{i>jE74)xyK334r3i?_>e=F#71^up|?-lgF
zf<9Q#4-5KYL4PdhlLh^<pl=rR&w@T$&`%5cYC(Uk?IKI?*@Avs(02>^Z$Td}=*I<p
zxu8E6^yz|rUC_4+`gcJeFX-n5eZ8Q+7xejpeqYe{3;KUSA28?#27SSxKN$20+d1q6
zzcA<<2K~dJj~Mh5gT7+WUkv(;LBBERI|lv7_Pij$hYb3WL0>ZHPX>L;pkEpEErb4L
z(8mn=nL%GO=x+vn&Y<5J^gV<AXV3=?`k_HzH0X~8ebS&`8uU$r{%O!h4f?4;Up45j
z27T6`-x~B?+n?(M|262t2L0HeFB|k{gFbE0uMPUParl4!ZP3RJ`nf@0H|XyMecqto
z8}xmH{%_C+4*J1CUpVLw2Yuq8UmWy}gZ^>QM-KYQL0>uOF9&_*X!<|DIp{kF{pX+$
z9rUAvzI4!^4*JwVzdGn!2mR}yj~(>0gT8jq-wyiRLBBibdk6jRpbsAO!-Kwf&>s)_
z<UzkY=$i-q^PrC&^wWdBdeC1F`s_i!J?Oi~iQE4n)9-&so&FED*snFq{Xy7&|1hiH
zAE^C$Wu5)!KmU;J#vg38Uz?}?i_CxjVY%}!`q-}zd;UeN{aSR@U!?!{4_z<+MQ!_a
zTe5$cV84C{{)gT6Yhbs3xN5%+S^5ue>{r*hfB0>`CMuW6`dl`V_1wPV?d!aKx$SGe
zeQmO@rS>(;zQ)?upt6arZuZs6zUtanCHo4oFE9JbS2l^2$-a`?*AFDI-q_cDB(*Nv
z*9rSNY+u`v%vxn%^XzMqeGNl$tCxMXv#&--VO6s)!@hiw(kg6U+3YJdQdxf_mGwbV
zTTkrkhJD3}ho$zlN77j9?Q4;wwWizGXh~=Fx3A8U-fC`NwIqX8&b|UAqgC9#a!V#F
zy?rGSPwT6Z*?MVTcZ@97Mf*BtWVH?$*{m)0wcN;V%{Fpa<LzsRk<*GWa#=R5%BpYV
zwkjKWtS}?5RocD^82N1aQGP3>QNa4;EMUEJ7PKBZ3t88kg{@Q0B9_a(b~=k%Yn;Wb
z1<vBu6lV!*q_d>e$LVEtbe6K3*jEi_X$#IWmcP^6D(dvHayosjv`#-Ok<;J$><F-)
zIRdSCN04>S5p1~~A=W-esI|!vW-WC%tXU4HHP&HRgB)UYbCk7OIm%ge9p$Y`jtW+Y
zqoP&HQOU~ZsBC#Us#?h%)vTXk)vY&S;nst&8rGGtn%2p%+SZY<I@XS`y4LEjde;1~
z2G-=ThSrF%Mpo~z##V>0rdH#yW>$Dub4$WnT7F@ztRi8ptsG%(tu$fntbd{HtxusH
zt!JT~tXrX7taG7VEi1H}wJ$Wn+8ElyS{mBRni<;L8XMZz8W`Ho>J~b{Y8g7vsvA1k
zsu()N3JD!%d4&$Q@`aAHGKG$^l7~iGKSRb?Z$idd4?-qbS3)LQCqpJ%M?$7pJ3^*e
zt3zg3^FwA@lS87c5g~J|-XU|X4k7ccCLs&0@Q_6oLY7#5A<L|yAuFsLAuFx4A*-!_
z!E3G0!RxK(!5ggj;7!)~;4PLrc$>99c!#wqc&D{2c()Z5yw@5Ryx$ree9-D1eAsFo
z9BtJLHm%CRYJ~+`R_Wjvt3Yt9l{xr?l`{C0^(*L%^)BeF^(g4PbuH+kbvo#><qEoL
z?FzbXtqZzoEewjcrUl)xMg`ro`UO3(ItM+nngu<vY6U&F$_2f&0)t*#C4$~sxr5$Y
z8G=4qNrOIH-vYl`uL6HqcLRS}mjeH@jtBm=4h1H1ZwpN7UKN<!JvT6=ds1L(_wc~9
z?p}fE-R%Q2x*G*%c2^I~>XyLlZr{M1?jnJC+&KdCxzhv|aQ_P^?EV~3)cq`=ggZXK
z%Y8newA&rv<K7?O=iVF;=w22O?2ZZub&n5lx(5e{J0hT*yG=j^cm06M?kWLQ-Hw28
zcbR~i?t%ez+*t$axl;u+bpPky*!{u3nfr-<3-=BG*6uj}cJ8D89o&2TJG(ddcXcoE
zk8scQ@8urj-^V@BzrVYi{~&iu{~_+W{=?ms{71P%{UhC_{KvWT`%iRd_MhTT=|9c=
z%WtOpo!@NtBfoj>Ykmvdr~MYYO}}OC-F_?G>-^TZ7x}GoPxssCj`Z8&9^kj#-NkR0
zyM^CgcOAb2?uveg+`)d)ZZAJ|=ks&BJ^f<c$^A~cfBK$rzx6%me&~DAea-iZ`;_l>
zx6AjIdzbGW_d4JE?nS<j+|zuYx<~uIaQF9p?e60H&fUWIqr0~67k35U@9tpVUv4ko
zKkj_KiDNu{lf@+WO&Rmk$0O#gPr8_gJ{e=K`DBhc?UOym<&!IBmrvf9bv^}R7Wov8
zneJ0OCep_%W`Iwbm@YoPF)e%oW9s;X#8mWg#Dw@Drj$?lnEXDKVlw+wjY;8CBj%TP
z?U;Ao^<o}*H;TFL-8ANmcgq;{ZWFV|yM4?C@6Iucy}QNC@a`Ei#=B3<K=1xB-Mk0K
zwDKMnQ_p);Ol9veF=5^lV#;_=jw$FpJtnL7teDi^b7TH1vmoX}nI$n#$}Imsitai%
zilku!c+af6yC=I@Pd2hHg9V4+F2~_=xa80mJLK@g<$yyEcQ|y2yBkR$E)XF~NFea-
zw^hHtx29%lrn|bIr(=rD7h}@QS7K1}^_WNITQS$ocVo_)AI2OqKaJU8ejXETejT&K
z{5Iwnb9~G=b8^gJb6SkYoE2j+=f$YaMKMBiNetCo76Z&xF&(Dbn0nKvm{L=7OqQuF
zCeG9u^UTy8bIa5lbHN0~9yQ@&cbkZ@8%@;M<tAqA91}Nol1Ugl+$4?dV^YROm;z&U
zCT*<LWQ=8+LSk{I@YrsnJ+{f{j;$~vvH8aSvB}0kv9FB7V(%NHVy_s-#-1`xjNNaX
z8oSjvGj@$}cI+bK{MZ@B#j#_I%VGx_SH-%F>tchA8)5^DTVnaf?XhIzuGpW3eX;F^
zL$P&+qp>B1ld+kGv$3&;3$afPS7L7&{*Aq0xE*`ca6fjp;c@In!}HkXhS#xk4KcBk
z4GFO$3@NdF4Vkf4LvF0zP#7yWl*Y0R<*|4}b!?CRV{Eg&DYi=A8e6FU5}T^;iG8F0
z5&KAwiMy^R#GTbs;tuJVaXa+fxZm}nxZm`$xLNvuxbga+xS@JOoc}QOxG;TqT#()o
zC((Q282Y|(7=2`1mu_fWqi$qexo&J+o^E1XvTj=3E8VQP`?|StS9FWwPV1J&9nh_c
z+op?-Tc_I?w^+9|Zl-Q$+&JCdxWT%EaUR`YaiO}CaT?vZIFasR99?%c4%Xd_`=Y%U
z*PwkASEl_hE?4_HE=d~`_fne}cVC+pcSV~WcS>6jcR*Vlw@q6Xw@zCfw^;izZl<<5
zZk)C)Zm_m1&a3?%7pjHgHClYUSWAhgYnkyFEib++NF3i7B#$o-3XIPS(#0nSnd4st
zg~dMzvd3Qy^2DDB>KlJBXkh$~pkeXRL8Ib-3mP9kD`-mmgrJ%6LxbkTBS8z}!-JN_
z>w;FrOM{~0SwWlQaY5VTdo;V_n>G96t29UA3pFR=(==z}QO(8p$C_*L|7vc<|E;+n
ze?;>newXG&{6@{&_~n{}__><Y_{o~A_>r3Y_<ov_c)O-N-lVCCS86`R^E55-Bu!`h
z4|Pv`yBZ|asc{LVYH~uBnwb!<<|RB=ixcjsl?j*BnuL>TL&83_C1I=Dny^;wPFSSw
zlQ2^qnJ`X0EMc&ERDxGMAt6jXH6chnD?y^3m%vmnNx-UCBy<O^OK1+<m{1wGEuk=Q
zS3+9g{)D%IM-m<fo=mtAcrM|5;H8A4f!7mu2i{586!<7%W#E4a^8?=`Obv`r7!{b3
z5E+=2;0nx72o5Ys2n?)95C+yJ&;lD1puo0-F9BT%4FSCg<pG$)`~Xs7N&r3abpSW<
zVSqUCdVn(VT!1F=NPsbMS3qduh5&ow@&Iq*+<<<GQvwDjMg@#a91t)r(HSr$(Ht-{
zF(6=Wq99;#A~j$|A{4ML@r!CxVuNaXV!3KhV!rBNVv6cm;%n9E#D}U2iPu$E6VIt`
zB_2^dNZh4*mbg*%I&p<6E^(eJC2^`MD{+*nATd%^n&?thCWff$6V<BbM3Jg9k*@ld
zh*3dFUzLQUCM7MYQprgwREm<)l!~OcN=?!er7`KIGA!wW(vfsb=}X$H9FVj{IW%dt
za#Yen<;0{J%IQhtl(UnDC>JLAl*^OCm1~o9%8f}f<+dcYa!(RLc`)g_;#g9v;!IMV
z;-92a#r33Y#hs)C#p9$GiWf=u6mOHRD3X%SC^C``De{tbDoT>pD=LzfDe9BvDw>m~
zC_0j&6yK5tD4=Agf|wklpeL&pykwC=l1x{qk}(Qha<@D<xmj*au9CZxi{$;1GvtGl
zW93oF&*bBiZ_B48Uy{#GJ}F<AykEXNdAodVa<qI?@^A9($-m0?CQp(dP97mYk=#%I
zcd|o%IoT|~nH(U0kSvrxOQy-+B*XHA<gc={<R)2ea;2;|xky%?oGz<Nj+HehKa+JP
z-<Ew#z9fTFPRd9r2V~5Y?J|B!v`m(=RHjauEi<M}mW8E^lsQrc$dDALY+y>TY($D$
zHZDaZo0`Iq%}T+_7Nqn@m!*7`u1%?tZb~VZ?nud!{+SXlJ(BW5dMf3f^nA)y>D81o
z(%UJArH@knkiJOSD2+*3DNRn9FU?AsE-g$MBmIyvSXz_fKfoa+T-u(Zm-eK{rBEtY
zN=zk58L2-d{M1f~JoS@AlUgn@rRGb*Q&T0b)VGqpsZS(>Q*TM4QvZ=mNIfB$k-A?p
zH+8#YNourYRq9g7`qVj+t*MhGds3q$hf*UYCsN&#zf&!eE2%+}+o@8?qg0mUMJhoO
zliDjzNo^Nrr`C&$Qa^~xQ}e`isVU;-)HmYJ)W_o9)SF^#+C?!X?Sz<<wofch+a^|}
zMT_-mOU0J7IbuiJ6fu$(B_5a-DIS^T7LQL06;Dsoisz)s#Ea87;#Fxx@%pqMqHSp%
zqCIJ!M2FMLMJLk=L>JQ1MAy<{M0eAkiJqk05xq{kEQ(J%ElN*2D9TIQDJo6dAgW4R
zA!<mQFKSPlF6v1eD}vL9h)C&(h?Q;?iPDWCWx7hFOBaYN=`@i&9V0^0yM+VOKMO~u
z*9s@3mkOt+=LqMfCkcN`e=S^-{z$kn{f2Ny`UT;>^y9+6()S7d?Ulky>CwWQ>C1!<
z(&q}Fr%x5eq>mP+qz@A2q<e+$(!+%n=?3A)bfvI0oiFT8rwXAASV+wHDqv=O76>zH
z1j>vOfi5FkV97`lI5J)f`eZy349d76h|0Jin3!=wFf(JnV1CAS!Lp3?f^`|o1zR%a
z33g>n6CBJKD>#ucL~uR>5nRi#3GQZ?1Wz*p1aC4#g2W7lATt9eD9rfIFUx4-*Jaf6
zKWCKjyE5|mKQmJKgv=N|GxHf=n0c44%)G+aWuD<%GLP^bnY;OYGPm#tXRhIo&RoKu
zocSw%R_0{>!ptcCip)s<@0lL{w#+d8-b_9JNTz~+I+M@8lu6~^%*5~?W_I&lWVZ0)
zGHZEhneTadnR&d@%oJWt=38D<=2Kp0<{jRT%*#A{))^i>>j;mZwVS8N+QQRjt>Ia+
zmhc=|vw3~8Ci8}5jpB{Y8pNBN<>mdF6~SASW#FyKQt>uq33=PI=)8SdINs5$@7!})
z?c6I_AGvq3%DGRn3b}8x(z%IQaont|7u=$(2i)?k>)el7=eccJ$GJUO`?;9x?OaOs
zdM-D61y`EAfUC)#$u(z>=i0LU+wZgca|dO+xTCT|xs$SW+*#Rj?!s&ycV#w}yCECH
z-JadU*_YkQIhI||IhS3=xtg8NxtpEFd72%|L9?H8lC$q~va_#qinGsis<MxB8nX9u
zI<j|gdb2lh@Hs0v^qhqpLC!B6WzIy7K4&B+G$)ed%JFde=Y(^H=NLHSb5xw^IYQ37
z90q4u4xSU8)63qP)4|@G)4)EGQ^`J)^NxKvC!2jcCyD(e=MDQ!&J%W0&TV#f&Smzy
zoHOjooFnXpoW1OhoUQEMoM<*acNv?JJC7~Qoz7O}j%OQkhqJ?T`?Ec{E_P&YD0^hC
zo;@*F$^Io*z+RY3XRpk~vp3}SvUcQlu=eLRu#V?evCiifv##f6v+n06v!3Uotk~SA
zthC&_to+=otg_s5toqzztk&Fpte)KMEKJ@87Bz1ri<h^MCC{71(&bHJh31W7x$*|F
z`sevr!}Dyc@p)#}%sdTiL7tSgB9F^jpGRSB&%?0x=k+j;=e04<=Y3>e&nss>$SY#L
z$jf5J<s~xH^WHEE^PVuv^X@P|=3Qa7=bdAI&pXP*<?mzC^S3jF`5Tz3{8dat{vu{X
z{;y1L{$%E${L#!&`9qkK^ZPJo=R257@-56Y`C8_dd<AoNKA(9cpUym!k7r)a|G~JE
z-^qBI-^6&EU&BbrFJ<KA=P};rr!i{t;}|XZFBskV4;h$(n+$5fB?iCXG(%BvgrP6k
z%Lpsj#_$yU&WJ2n!H6nY$e3I(i}7p0WX6($(Tp_(gBe>2`Y?7EI2cC?EQ~V+I>wa(
zCF5>^knya5$%rW+Fj5PC((?<t=w$_;>GcJ5^tOUB`uBoDI<7F2&L~WziwfV+0}7wg
zO@(*qw!&+4r0_g_NZ|?k*usPKX@$G!^9r}nmlv+1uP<Ci-(EPMzQ1rL{Y2qJ`h~(M
z`i;Ut^hbq#=&uVM^rS)yJ-bjxFDX>gYYK(*&xK6-*Fqv4E`sRPqHY?$sFkKH`baYr
zRnWqV-qE~8IkZ7VDYVf=F|?^g&uMdu9?+H*-K0eqU7~F(Iz!u6^cU@T(LUORq8+pw
zMH^|4iq_Cx7yU*{Dw<2nDVk0zEt){9EgDJtTr`l@U4+mu@9Z?%I}1(lPDfL{Q__s@
zL^SI=77ckvq78Wm)5gB*p-z9-PM!a*fx6;d6?MbAQtHlkdDMgN(y6E4#Zxc8driIb
z?g{nTySvnwch{(C?=Daa-kqeDzdKC*^llHe<J~suk9X^-#Nt&{PVr)@tauJpTRfc_
zT0EZWE*?pZEFMUWDn_VNiXGHB#TM$)Vm&pwSVi4dET--&=1@-*Q>Yh<vDBNzy_Cnr
zos>7l&6JelI!az~Ipsrf5v9I3o6=sKLg_7zp%6-5P*^38DAJPKl%SF;6idn96nDu9
zN@U3)N>s@n%H)!*lsP5qDN9RMQKCzhP_~!MrR*=6K{-(}f$~pD6y;XQV9Jw{zLd8m
zE=p=iI3>TtL@6)PP(GE&DV-&J%Fhx8g;YwUa7!VIytId`FKs7>mo}2Ur8VTir60&+
zN(;%;OS8!HOOwefOJm3zOJ9)xD1AgeTzZ>)rt~WLYUz3Mz0y<U7o|tY@uh!~vr2c6
zi%U0=Yf9IWKbI~e_mnOmW8cprGu}@ni{6hTtKW|x2frUkcD_f*1KvBxBj1OSC%-q6
zXTMjIm%f*gqu=w%+ut+E2i}v&C*Q;5OYgstZols&J$v6wihW;4N`GHYDtcc`s(hbI
zYI>hW`uaYB1b=u#qJ4Nq5`K6<3ixo7Wd3lO<oNJ6so#eaq!AwulO}!GOZxT0cG7Pj
zHj$z~tR-##u$;92!$Q)@53@;^K1?Is{xF{O>_ZeO_QPOO#)p2Sq7QCT)dwr7`9m<N
z`-6^zDN~W?WfGF8j7L(J(Mcg?M3S=%A`K|}MvN-!AWkW3CeAIZCoU_iAg(VfA?_^8
zBOWTtAf72pB3>zbOT1V1g7~8BF)^X+4l%pzI<d6uA7WkE8DeYMG2-{KgG5649wNJZ
z8&Ouik*F(QOAIexPV|*8Bn~N`O&nJ~oj9X>B5`5)DB|k!p~Nla1BiReeZ*ts4&sIK
zFyhT}Bk@VOhWNHzLG%w%h=t`GVr4mv*i=p+el3THn2K)%dPOHeRMAXOSNJ>CDk=%C
zic&&kMFC+{MHXRdMG9eFMI2#8#cRUGif4pf6%PnUDsB<ZRa_-pued;XSaF*0y5bli
zrQ#qVzhV!eyka|{p<)x^OT{_@RJnpctz1kHRL&&?RL&%rE2j{gmE#BlDn}BcDhCs$
zRQ4mxt@IL>SK0|1DnkjoDvg9Al^VjiN+scXrI_%rl1q49NhhRKk_h>g7(#hvFTSC&
z3;(6E4G&c{;%Qa2cwtoqKCr3;A6%7>cU5KKBdb#IqpITZQ>)(K=U4rQUs?4Czp3gD
zes|S%{L!jQ`14ig@HeVX;vZKX!N0BAk58-Gg)gkyhOeyJh;Oc1hwrXhfyY)a!85Dp
z;U(3x@Ilp6@nO{y@ZRcC_`%h~@Z+i@@iVLY;1^Z9@oTHC_^s6z{Jv@f{$#ZVf2mrD
zzf&#7Kd<KD<ExqYtZFj8v>J!6s|NV?>K@#W>P{S~rUl2V`Gix})Zk1t<v4py39esF
zK5k@97H)D)DsFB~0&aQDTinK)7r0$DPjE+S?&JQhxrO_;<{IvC%|#qqa~79Ya{^ab
za|Bmavme)7vm4h_vmJ-4-Hc<^M&qQlt8lv7rMU3gg*c>k4sK}eOx%RpDY#j+<8i;$
zj>1LP4#VxJ9f&(v+ZT7H)`PoRYsWpP4a2>vHRF<Nb-29RKwNpP9M@PY#&y;5aF{wK
zj$TK>iR<t<O&x>_t^1Dk)^%YA*R^5C)iq;h)_ue-uB*nbt1H89t1HGHs4Kvps>{Y+
zsY}D&uS>+ftc$@W)xE~%*8PVqt9yiPsJn;#Qg;&z*I&ib>n~zO_2;mf`jgnu`oFNA
z`h(cP^?R}7>UUyi)^EiwuHT4VS09btR=)~+pnfU#bp0aimHN5Z`}MQ1uj;2^lj|p9
z^XkW9%j-vC8|#N+yXqscn2&w2jE^3y<f8){^f4S8_AvzO`)I%p{TPHD|1khN>!S?&
z+eZ=h_m5ocj*m?2p^p^o*^dP5^^X|rqmMr@Z$9>5Qa^sd6n<>QRDEp1G=Kbv>G@cV
z!G9{pus@Yz<ev&L`cJtS>!(ai-%lx+5uXw;lRw2^=6-sOS^nucX5**FnBAZ5V~&2h
zjk)mYU(BsfS1?aMUBJYCI*ZBtbP`kY=_sb|(;-azr+t{8pLSu$4cjsNhAo(Yh7FkD
zhIJTM!z#?chGm#B4T~`|8s=jbHO$7WX_$%G+AtNfzhNTgRKr-zm4+zH{f1$fR}F(O
z$qoH6`3(rBqQQ-6YOrIv8^STT#t;m%(TI^YYB9RTKukoV64R$qiW%N0#7t`BV&*h5
zG0PjNn2n7@%<e`U=4c~?xzN}P-)iiJpEY*EagA+oR%0_<+V}~sZ>)to8mnN?R0dO<
zN?>7A5v*>?gDp*2u%{^v9^8}+k86sDe`$IPFKK!WM>jo(cQieP4>di6&o<qKuQ%O-
zA2nTv(WWbKTGK_isOcPB-E<mmX*v#nZ~6-+H6Mg|&HG?g^KRJOyc2ddZ-pb9H^ZZw
z*Td7B*TD;$SHWwVm&03|e}nfoFN9Au&x5Zv{|Y~7o(aEho(88hPl5}Y$HSG)qv7V}
zk#JA*Fc|-N5X|{J09JhN3mZTCVEbnm-2by3j`|z{PyK9x=YKZCt3Mmy|9#fN`#uN4
zCqFCU%b#WNz0YF!<!1q${Fwvie`dlJpJ{N@XENOVnE>NjurRv?g5@o}kfEgqvbA(U
z{aQMpku9yz)RtyweoF(is-+&<(ozHc*-{CeY$<~-x0FKnTHZk~TMD40mRu;mB@3!(
zNr#$RQlRdZL<rX!2eDh<Lh{zvkfHSjWNUo}^>2LwMYTSJrncUL=C|I4R=3`O{?~d9
z+Shs+I@$UUbh-6Bbieg1^s4m~l-zn8%5OaiRkj|6np+P*J*|I2gtk2pr|l0&(Y75j
zw*3!sv~7k4v~7S!wM9eI+SWn~+g3qq+Ll9G+m=EH+7?5n+ZI4q+vY(J+Gay<+Gati
zZ8M<4wy98c+hnMvZ36VYZ5%{w9}V%^qaaoLaLC*~6mqo>f(EunLSx$dK{MO?K#SYG
z(7JXvw4>bt9cs5hXWJv7f7?T$$L%4|+jbL_(Qbf>+jUTFy9R1+4}^ZUD<MjU91?a&
zA$5lcvUCU_ZwC(=(!qhocQBz}JLu5T4l1;vg9PpBAV7b0;Ghc~80c09fSz^y0P!8)
zL3T$Ec;E3AeCqfDzI3z$OlK=#bbbbs&L*JiYyc6RA3>kaIxwQM8cgo21oJw}!OG4L
zU~^|F__MPZoaih9mpco<z0N%FvNH!HcV>b7&J0l5nFg9WQ$SB=5+Hm@0GuyzK=~yG
zn7*LE`Q<f;{PGHn{_+CM`0^iE^yMj7_vJCz{^cP!^yNM{`{gdU{^bsM{N)yS`{f46
z_;MW-f4K_kzFYzAUoL^4UoHY_*Lfi9`WtAv&Vtac)4<nt5)AD+0VZ}G1GBsS0?WFN
zfQ?;;!0xUC;8@pwaIx!8aHnezc;2-eBzFA)a=Uhd@~-Wmv1=>n?)o3VeccRLUpE2y
z*A2k%bv>|ujRyU{t^=dKt^w1&t_BOgt^{kot^nJ<E&~U?E(K@4E&<oRE(VXjE(GY;
z1t9(FeDLn;Tu}RU4ru%OEBN_!7NB(h0)*W&fVz7+2<@H*yxmj4(C*1#LiZ#vyL$py
z);%6<>>dYpcaH_fx<`YH-J`&r?kMoQdn8Eg9u9K5hk^3$p`fvQ2<Yw}3~)Vz0J|p=
z$a@9=V^4oz@975y^z;RzdisFrJqTFX;{|JbJYZXo8yxI$fipc$aJ|O?9`)G4+a4Q8
z@3Dg7o(NFe6As#Y!T|Ud3aH;KK=dsHXubu5uy1DI`(^^ez8S$pzd7FwVEH#a*z`>Y
z_I%TV<KKe7Ki@Rq?l(1f>6i2^5afRg02SX<p!u5;^!O3JD*)%a94NobfXUDKT?!(<
zOTd`#VldNh@plo3{w@SN{0@H?fOFsZ;D+Cm?>rFuoeTU^e^C0J13vn7erE%?mj&p4
zl3pgz`bG3IKp(#my>u|eZ(c7Atn%B^O9lJ<PWDp36~70)WboQAwU-16{i^+1dWoRd
zkMx58_<n(YAwTfI<2TrE{0|(M<+s#t{SPeI<#*KYg5T{Q81SE8f?tkb*$)^r`hE4o
z{e%I_PyQ1E20y#s0KZXw)BP6ut^EnWHot>@XZ)`FJ@$L+m*H3JSLfI6_y0edpU5xB
z&wr-?;y281lHXjv6@Hrm1orx!@Vn%9&+nyQvR?s!L8aekzi)m-2nJjT15|#&elEX3
z5EhK}`^9gG-|r9({NZ=R?>vMDH~pUZ#X$s+?f2gA6GQ}Eei)bpn0`_}Jxm5xzkV<U
zjP#odQ^5ki)i4cg_1h2A!D+v%FatdFLt!RJ^Lq!gK#gA;%mzPT4xnH-K!D)_wVwsU
z16~Xt4E39U5rEkkAz0?O5hDV-F=BAc?;=J5?qH<g1x5xE{qit!P>xZ6CX5nv`{A)F
zz{Umu1vU^Ev1;J(8-Ue-(bym`1FHp#usW~~s|VY$25<;#1ZVyJ#hSoltQo{$gFyy1
z1e9Pcpbi@fI<Wq`fC~pSTm%r~tRM(y1K~J3KyVH)9Ond+a4s+x=LRcq9<Ukb1$%J_
zIDzW}F5&uud$@k!C9Xe6#ti`ZxJXcm8w8qhgTXi45J12W1zh|vpu`UcX8cIt#7BXF
z_)%aCel(bg9}5=a$AM`4c(4OM0UX9p0_X6P!43Qr@B}{%#NwxeO#BQ`ivI=F<7a_R
z{I38a%mH-5Tp%XQ2U@}c5KdSK`Vba_;e;h%GGQs0OIQY05>|lCgq7e=!fJ4Wum)Tv
ztONH5(cl$fJxC^O00o3ippvi|d?x%4d?RcH1mbqUCGG@D;vc|F+zp(>Jzya5PcVkK
zAIu~k0E>x-Ks50P*g^aY93~zE=ZGi3zr>T^3Gp<DA)W=9#J@oa@jR#}UIZOP|C36(
z0%)YGKt#F@f=D+&80i*3NO!<6(p@l#bRWziJp{{1kHIF=Q?Q5hA2?2W0sbMq0(VKT
z!3z=!5=k*2j}!;WNeQ5dlmxm-DF9DS18i~zkdw23k(>kU<UBBdTmVLqi@-E;F<3}0
z1#8G3z&3I@I6$rhr^(ge8o3TUB!2`bxdEh+n?MoyGpHfAf>v@n=p}yvWXe~-r}Th8
z%6AY#`2pM%01c*Kpm7u&^b3Um{YD`{zf-8tP6{15LSaIGQ#jB~3J-cp5kRpN5tK!d
zLZuWrR8LVtos>WbqG})-RR@Ww1}KPXg2JdF5JC-whEXG+iBuajhw6ZqQ{B);su$Wr
z?E@X7_Jb}`BcVIgLC|yRP$+>q9Ll9eL1om@Py=-w^p!dR!qO%~OxjdPN}B=cX|o_J
zZ8p@GHV+y}TL4X=Er#aNmO?9O%b_i_RnVWbwa^J#G<2D^0lG)q485fN4@#nKhw^EE
zKozt-P!sJ>sGD{G!qX2!Z2D11PCpJA>8Bt&{Vdd<ejbXV{{u~<UxpUYuR*Kn{_zz3
zHnfj^4?0DE2wkB+f$r0vL9gg9pcMLRsDS<!s-(w3&Gba*8$AUgFw!9oBMVY6av>w5
z0CF(iK?4}2&?rV3G>uUSEnw6@YZ&#=Rz?G~pV17RVzfe67#+|9Mi=y&(F3J0dZ7Xa
z1XnV!a5IAde`Ang0+R-Fm`qr~<iJLz0Jby5@BpR^9>r9`)0lzq0;U#T&Ge5?nPzw&
z(*mDjM!;8?cKANi1;1kY;ACcBIG;HHu3!#=o0!Ak9_C0G&l(N0S>s_jYZ7c=O@nQ$
znQ%YWukc9LJa`IgAv~Y;8@!6O9NxlO1^>xf2cKZAhcB@<!*^L*;TNo(a3X6roXgq=
zm$44Q4XnT5F4l1v%RUV=+2>#>`y#AkUx6do*Wo_wTkvr9U3e1vAv}lu6kg7L4sT??
zhIg~y!bjQh@C9}<e2bk1KVxUXaqK)ei(LelvP<B4b{X8k_Rk|YwJ??Q2^MmiVKt`>
zws1OO52qU*%;|;4aUjeu92{l|hlq*hP%%3=Ow1t;7ju>)#9Ze{F^@P(49W?_q;a&E
zB90ML%?ZJ@aKbU)ICczy>&9@n2u8u}k1=uwVeH&tnEu=-OcZx4W-50gW<GZ+W)*iP
zW(#*V=1=Z?%yI5w%s<>^m^<86nCIMem;~+yOb&Mo<^y*-<`Z`p<_mWp2I3vU(0E5N
zBHl@ihIbYd%DaH^@~&Wp@czY&<K4#m!n==I!h4K~<~_&k;JwBi;>BRj@DecBcqy2N
zyiCj+UM?n;SBNR(m0~J+<(Ot(HKvF65rgM9Vc7gujEw&Uqv!Wvto$FCzI+UJIG=!>
z#HV2A@R``<d@gn)UxeMomtp_n2Vl?hgRnRG2J91l2sVZvj?LgZu*G~2wuavq+sco`
z_VR~fNrI7Bu3#)yDVT^g38rD~f?3%9g1Oiz!6NKb!BXrz!7A)ZK{R%=U?X;qU@P{R
zU?=vXU@!KT;2`#y;4f^P;3PIva1L7{xQMM2T*bBtZeo83?qSKoM_8WlKdegl8fzBD
zU>(9l>;PdJHcFU{ohmHA&KDMAR|?Cpn}yZbJ;IOJW5Q<aMPVEEmaq%^O!yreD}->F
zLOiZSNWs+#nYcC~57#Rc<47Vojw=epDMdP*No2;^MPa!9B0FxR$b*|A>WiBz8i-pV
z8iv~_8im^}8jt%+GzE8FG!u72Gza%Yv=H}Jv=o;vT7@eTMdPYPn{l5-+i~ASyK#8&
zejHnT1Sb=p!0E+jaS`H+xIW@*xMAX3xQXKXxL?Ija7)E6aKDS+;&zA=aEHXHxHIA`
z+%<7N?t!=j_gY+zOBUDQ^2DET<>D4xgSZpdCGNq&5`d>kaCnh~j8{vTc#DLGcT2?h
zff6Ntj6{Q<E-~O2NG$l(5-Wa-#Esu8>4QHmiNs%&48z}&jKV*YOu)xVrs6Xsv+%`|
zdH5R15`2qf1^&Ba9iAZFh-XW;;pNg@c)fH#K0<l~k4R7Ahe^-jCrB^hXGyQ)mq_p6
zqot4V+ok{E4@lqOPf6qPSEMQUd(tfY3u!(+L0W>(kyhZ}OKb7<(nfr{v<?4L+Jz^}
zdht9NhM<&@2u2y5V3TnP{bXXo2$_;FNv0wASA_{nWub)MWp=_&nU`=#){k&THkfc#
zHj;2(HjeO8HieKVn@Px(%_V%0Ehc=Ftsr#B))9WnHWA43?F62D4?!tENHEHe5p43)
zgnsf1gc0(qgh}#SgxT^3gr)Llgx}?_2|MI*goE-F!fAOH;flO~a8F)Jcp<MOB*^Ot
z+45#Wsl1a=C;vuhlS9N_Ie|!2(1;ubhbUKwh<b&B7@^P*5rvUBR1roTuW%55QTT|9
z6$6NC6+?+z6{Cpz6cdRj6w`_SC}tCHDHal+DwY#t6l;m;ijBk~#WrG<Vh^!dagf-p
zI7Y-O&kz~Pe~2RGb)s5%hZv%KOmrz<5F?duiKCQB#Hq>*;#_4Oak;XDxItM#{6kq!
zJgjUco>6uXuPVP0?<*nFOC^z%sHBs!l{`|ZQbMXzsz_~09jR9tOd_bPB(};;lBxQU
zbgIFmFjW-Es~S%lteQp|tC~%ku3AW1pju8^rCLkcq}oK<t=dldOSPBux9TwIy6Ob!
zq3UnaYt>~^lIkWYSM`AOLG_GOuX;mjS0#{ssM1KpfLszMpqL~NC@1Lx>PX=M%_MI?
zCuwlNH`3Sum^?jzL|zcUB(DtMlQ#v($h!m7WdAM?^0|O8^0fd5`9T0eei<;3oER{I
zoD(pPTpBQyTo*8l+#0Ze{5@b986UWo%nIB@mIUq~2L=8~wges_y8};=BLmNqM+IIb
zPYJwDo*Vdxye#kqd3|6Ec}HL}`9NS6`BY#b`BLBq@}0mM^0UB3a%^BbIX$q4To?#Z
zDg%j>#y|$8E09lt)N%?%t)cMMCW=xWPBE%o6sx)~1yK*C3{^)_#;GSzW~gUS7OLk`
zR;iazHmO%pcB|J@j;Oa%&Z_rNuBi`E?yFBwUa0@3#H+7RvedUJ#p*|tYV`}sXLSsv
zTb)9|XtF6ZO%X+?DW?Qz>L?~nGsULqr1aJFQif@;)bSb$b*6?xU8oULS8G(%%^E#*
zx5h#}qH$2qY7pvG%|PmX%}DAC&3J0OW;!)fGl%+4vzS_?Sw(Hqtfzj}Y@@<Kd#Kc)
z!&H9INvbmF0@V<7jT#Yjm+A|8LLD6RnmQ&Zo;ockojNZlkGdkLl)53Pin=qXfqF2g
zoq8&$hk7Xprri!A(VhmeXm5i=wA3IaEk8&{D+{vFJ_gxo?Li2wH)tS@pdCqLX(!Oc
z+UYd4b}lVg`y0)nT|?`q-AEg*-9ek6-ADUH`xkAI_6%*c_7ZKg_9kt&_5tm%_Brj0
zHimXZn?k#*&7u9LeMgJcR?yP5A87^JR$95XoAyZy(L1z6`VTFWPSgqMES-`r(dp<K
zorNBvbI={SKJ<RNLG<CeDEb85MEWnfne>Ia`Sew~W%NzDb@V@UTj+;$yXdEN2kDn}
zC+N3z=jl&%*XVC`cj+m*r}RAC8~O)bBE3$RNpIB^(!c4-=vaLnov!~(7wWs{D*aEo
zQBPo4^-P9OFJuhXD;cBpI>uDJg)vv}U@X=5VMOZ(Gq&nSGyc?1W*pVeV*IUN$hf9o
z!MLygo$*4yjS;8c%gE3lVHE05Gb;3#7@zbv86EnEj9&c<2Eh==U>edGVnZGy&``=S
z8EP0dLlXlrbTWn*elW%u@XTojI&-dp&s=IyFry7x=2nA+`KQ6bJZk8}JZBifyk;29
zyl0rq{Lk<!GuE((nPynUEHG?fmKnA)>ka#uZHA-FZ-#SBtnmtyX1v1`7@she#y3p8
zF_9T=%wl?sMa)QJIdi1(BXg3mjXBHM!(3#<uvQr<tW8EP>kp%pb<n6`oiv(R7mYU7
zO{0(X$T*1g$~cOZV4TFtG|plb85goDjVoCV#tp0v<91fBaUTnBI>us{&as51t1Ol2
zF3V_o%8D?dEUzh<HPDpJiZT_mCYh>OvrG-FMWzncDpN0OqY2O6X`-_am;~$-CMElV
zNzeY*6v}>Ja<N~S`m^Iq!`bPk@$3TAbat6(9=qPOjNNLAX7`x3vN7hpY^wPPn`b`5
zmYXlLwdULG5c3nZ!~BNb*PO&2YR+blHNRs|Ggq?bnj6?l%^mEu=3e#|GoG{C%-|e0
z3puCFD$XUdfpgOw&Us|^a9)`sISJ;GoJ{jXPNDf1PPus@=c9Qgr_H>9(_`Mj!36K;
zP=k+ic){m6vf%5Spy2zQkl^PWdvGkLPjDJ%NN_%9bZ{AGN^m`Ac5o|aac~c3bufmz
zDVWOL8O-Az2$pkC1naoxgG0I3gI(Nv!Tq`a1rO)O1dr#Y1kdE=1~1^21h3#$2e0Qg
z25;wf2Jh$g1|R3*L(X&QA=kNrkOy34$P2D6B#vtdN#{C43b}nl%DF>BK61x|v~#D1
zeCN&%!SR-a(0QvvguG25D&Ecz18;vw1n+o=m-lzbAl|i*QM|h$lX*`=X7kXHCA_4N
zHN32lExdOjyLlBMM|ht?&hXkoF7tXq?(ksCQy#_gmdCNA@FbQzp4#%BXR_4tA}lRD
zkENRzX~FPESg8E*7CwKvMZuqE(esyD!uV?~9{y%aB!8DBihs~DnSa9aEC0M@3ICd9
z4gaoX3;&sAHy^be;U`(n@Utve_(hhx{Bp}Pe!V4z-(pGScU$uLP-q#S6k5+`g|_iU
zq2KwcP@F&?$`FKxiUiKk072hSlVC`wO)xqX5ljvpBA69AR<JO1nqWofJi+gw%LQ9Q
z*9-Q9ZWkO5-7h#5dO~n9^n&2u&>MpLp^pUrg}xS`p-F<I&}>0gXo;XGv_?=K`dLsP
z`c=>p3Jbr6QiVT5`9eaNQpgB12nAu`LPeNYs0|w=3=SJDw1rI-`oiW42Zk*Zjtq+y
zjt|==oF2AMI5+IL@VBrF!qs6ngd4*i33r6O7XBHQB>XEZM|dWzRCp<@R(K=qv+zM!
zxA1uwM)Wp}CQ1$yh_b>|qM|UPs65OnstZFzpTmZTy28eaeuPaI;lt;PXyGeFyzmVo
zS@=$oI{cu>6n<J19)4Nm4!<Mn7ye8%G(1K$Iy_A@IlMshOL)0xLHH-pvhWVky6_*O
z&EZ7xAK@JF{&1Q2Sh!YvHat{(Dcmi-86GKq5FRCd9zI3<HhhjaDSW9oD?D0U7`{zh
z7QRnh8-7CE6n;_M8GcjzJ^Zm46Y)k&iAWK%Bl5(eh!0|AM7>xS(Jl^&=oQ-{2ohfe
zOA;9&l?;yvl8lY8NTx=(CBH^QN)|>$NtQ=UmaL1IBiRzMRPskev}Aw8cFEC*{gN{g
zCnWzw{3E#$aZ7SP;)&#0#9PUmh*U{JM7|_FqFj;}@kvq=(J85n_$m1mL6WvcaHU@(
z<kFuJdMVx-E~Qz$Qm%EdRAL<?4X{p^>aFvo7VAo>-MUfgv;HBCv>uiYx1N!XwO*A@
zvEGx;vc8bcx5i7CTC=2Uti{re)*9({>u2d+YmfA>6)QVwWysE3MY1bawd|HPSoYBB
zls&f&kiE5zlqFdw%QCF9W%<^nvQlfbtjfAw_Q`rc)?z&=>#|;w{jlDa;cU-j6kDu}
zZA+JlY(+Aqtx^_bYm%95Uu6+CSnjgX<b7>I`Cwase5B1RA8&KWr`h_+f3=N}FSJdP
zFSGqBUu*kKzR4CX-)`G3-)q}1KV&;8KViEhKWDowzifLZziEq=-?wGRpV^A!uWeQG
zcw4hP)z&S~v0)TNHoBtBCQ{Vc)QSdMh@#ErRD87!Q2ew-DRA~F3aWjsf^A=>5Zc!(
z6!x78js1|qWIv+_vtLm-?DrIi{e>dZo}d_J&sL1FmntUN>l8EWt%|w!?~28Cf^vnO
ztz2i9DL317${qG_<zBl_dB{FQdBQ$UdCopVdC9&|`LBJo@}7N*@`-(~@}>QlGRA&E
znPk7I%&<RE=G)&YOYCXN3VWfl&R(f(vNtK)?O&DMc8uz$ovy+;L@J6ytztVuR6>VK
zC3i%s)Q(XqgJY`7;+UthIac_OeBY?*=h&qh>^Pzt={Tnv=eVw#;&`a~#qnA-&yk{9
z?8sNGaFnaoIT}=(9A8x19Z<j?2Q}cJLlAJx5fE_3VGg+Ha0Xm;3<$X8hzfY%m=f^J
zF*o3~V|hTVV?#i)V^=_?<48ch<6J<A<9a~3<6%Ip<8?rzBPF2Cksr|IC=cj$Gz4Ir
zUjj%@D3I=?1#+FjK(RA0P~i*?)Hq#%MrUN8#W^a_=A0VncFqs%>s%Q)$hj$SxN~>l
z80XQzNzU_u)15a0XFDGUE^xjLT<S~<T;(hb{M}g@xY^kpxWm~UxW|cAA9OO+N1YP&
zX=jl7yfaLF#pzYwa1K`AbB<F#cFt74a4u4#&b8`z=T>#9bDuiPc~V{AyreF1-cgr3
zpQ~$~@#+R=mb%4Rs{Z1vQ-5>%_l>)LsPQh6hT`IBm@cJ;?=op5F1tqQ>Zj4TMrw?%
z$r_7muEy$Gu5r0GY7o~hO{D9HW~l3LO_b|j%{bR%&14s<ndwT?%yAWJ7P_i5OI^*H
zRjwXQv<nxs$;ArV=8^{OcIkrlyTXHxxR9U|uAxC^T@!*Xx@HAkb^R7}(-j?b&$T1y
zvFl*abJv-mH?FHeajpkJ$*xyH8Ls4@TvuLDk*hrDy{j>(($y7I>%wRoTy$-VORVj5
zX|z4AQ0-5bSBrHI){@-gv~>4OE!(|VD{!yVO5NMED)#|xko%O@;J%^_ao^WQxL<0W
z?j)_xo$Eh~yi7aD-Jl)r{-Pb_hIQlJblnuUNH^21(am;;>K3>?y5HP`bt~NCbZgx+
zbsOA^bz9u)bUWPJbi3ULbo<?>bw}J+bjRKIb!XhKbm!g4y36i7-M{W~-EDWH?t!~Y
z_r#6Szi>13Z`=}noI6OL<POuPyM6j>_fUO-d%V8bJxl+={hPkZ{ky)-y+hyVKBRAP
zpVfD|uj{+rkMzCnH+tBUs>gc@^<+<#p5bZMb38qIfd_Apde{bkO3$G7=nZ<0)nNAY
zHH3Ob7;K)&2A5~9!RJ|S=;zsJ80gt;80I-@i1J)8jP=|yO!Pc8O!dSXe(_`)=6FgB
z3p{m(C7yP}a?el0Y7g1?yN7Sw<Owit^#mJtdR)dmo`J^wo-xM5o*Bkto<+t}o;AjE
zo~_1<p8duvo>RtuJy(pkJ@<|GJ+F+9J;}!ZJo&~~o(khzPm?j;(``)l;7sWrrYYMa
zHRXGBrgxqQ(|b=JQ@LljsoFEiRPUK%YV<5OwRkp~Iy}2gUp+@n-#iygKRvfh81FL^
z!5e3yc(Y7&Z>fpxtvB(#9VW3Cm}Oq7S>+X)HD0w@=e3wkUXR)09c+&9jx*c6znI<L
zC1%7MZSLpYVIJr`WFF!@YaZdfZXWG@WFF^5&6B)o=BeHy^Gt8GdA7I3JkR^xyvR!m
z{>{q^Ug1>*ulAaQqrJ}H4c^G$E#A?=+q~0*|L`sh-s4>pyx+Su_>gyh@L%3j!6&>|
zgHL-O1pn=Q9emN75`5WP5PaQR8GO^*9DLW?6a2u74|(k6g#71KguL_`L*97pAu-<m
zAqn27kYw-FkTmc7kSy=&kX-NoLJGY5Lf&~#hP?M)4k`EE3#szH45{@dhkW$rhctOB
zLR!2{A?@DokS|`GrQ6H4eD}&NKfMME#%HtOef=yX-$)D9H`T)M&9|_9t1LX<7K_mL
zr$ypBX_5ObTU5S#7ParCMe9ql7<~B_v#-Kp@ike(eccwD4;Sk6u|qvRc_`vDg!c2<
zLL+_sLkIh!LWlaMhK}&f4;|%O9Xi(czt9Q3eW8<mCqt+CE{D$W-4C7RdlfpzmmE6Z
zmmj*wR~fp**BrXc*Au$ZM+jTv<AkmADZ<wKjA5I6{+yg|K-f0lsIZ;BX<@s43&ZyM
z)`ac%Z4Eo*I}moncRK8t?`qgd--EEzzBgg#e5qmQeT8BF_^QLM_*%lQ`M!tU@Damr
z`FP=XeX8*LK6CgZpDX-{Z(#U;zA@o1d^5ve`xb|zzIEZTz8&H5{?5-N-`VgK-@oB$
zzQ^I2zPI7ozKrlZUvYSWuQt5M*B)Nt`x*Y;M~Nu+2_q_f>WFHeC8Eyfjriyr64Brr
zAJOFdHKN70G@{M7A)>>#E27KyS46k(Lc}-Ut%zQqKgWo~N5DvS1QvN8fk!??5Roqt
zWCUZSAq*=6kyu%X&dNa|tURQTRe+4Jijc`xDKgJ0M^;*u$YyH*@~2geoUjHVm#sSF
zp4EW7w3?7)YcP^;wIG$&Fr?WUf%I5y2*Kt+I5roew0RJd&4)N`eUM07KV-D6KQhA>
zi7c`WLe|-aAlq%jkVCc+$XQzya@{r>d2AblytR!(GHer&V%sF7&Nc;Uw@pQU+NL8^
z`%FY=pM_}bzapXbIf&0b4;gA-fK0S6L}uF;Bg^c+Asg*Wk=^#?$T9m$<f45Qa>u>~
zd2U~aB-*2qT>E;Y+`a*6v~NPX?OXhdc>hCKj%|qCu^llub|QAiA4q@4Ze)~W4>Ha1
zC$iA74_V_lfNXOdL=HF(BWD~(kZX>k$Ro!w1a+K1(j6y}caBp?t>X;R<~WP|bo`A_
zoaYgt^8%uF{)2=%FCkv%Wn`%HDl)-&4Vmq{jx2NDKsGvWBD<ZpkYmo<$VKN}<c{+m
z^4xhJNpwCya-ENma_3{D(fI`Fc0NULu4f3_^&cX4y+Dkvmx$f<3K`&fjf`@=L8iM<
zWTERVvep%gY;(mS2VL>V8CL>w-Ia(uawQ>eUCBtgD+MWbr6RSiG^E{?jsSNCLUm^%
zB6k*|ac3i8?i|Gbg+Ye7^N@+|d}NN_a(4l;$z6!-aTg)S-S3cp+{MUUcM0;+U5X_6
z<-6Y_748p6v%3uGahD?mPdUQzR3J)EC1UbaAx^(YPc<^eQ-jR()FO-hqCIuU4o^LD
z*zcU@BXYy@33=id>uEr;JdH@H-$zdq(&-0#n-RMAGa~WRdRvePzdqhpWQ5-oZyPet
zZ<V(l+2Xg)+ku?)yW;Ic9{9cXenC?G3cX!OwO@;0ulFlL@_j}4zHTJYFT~H|>p=$l
zjrW`7`-Uv_Tkp5a_Z>Ovcfs$r-+#VdB*8DougtH}_XGLrheLiKEI+xQ0r`p8{Ra4r
z@|*6r&~L4uKd;}%pWE-_&+qr~=lJ{h^Zb4Mx&A)>e19K*&cBa8@88Ft`|sml*#Cbh
zysRDZKmf&ks6{?w0ZJNCjEE@!WxPyBUU2}*H@-!R<N#HieuOMC0n|jgj;!_o)DwLM
z=^P2rQFRB9=Gg#UFku@qa|1wk#;-vJ9rJexL@Y$E-3MsarD@3KEP(!Ck3uq90UEKb
zKXQ}@q03usNUj?~AN^uL_RN7$C`*PsIS8Q>{8u^c6@)&%gGHj7AXFy*>Z2)P^x*ym
zpJ+UcQhPu6&hCTJqf2spClX*(R~qjlV=!pau>X7=eKF|j7q@&9wqwv>;{{(xA_na|
z{g>~5G%T7z-sKxS0gK*Qzuvd|A{M>)={KMMg3(J;X8D#PIP`JKI3M>24lQyG_J!8r
zP|8iWFTvkQFiH~Q%RPxlul*U|o6w0zS>JiSG2;m6{v{-T2Py%Tz5njLBO;>ch!!v7
ze?&C;b(Ocio`^<<6nY)wNT~KgiudPR5-MlC_Iks}sA=1MZ~J93I=cO`S1G2T`{$hW
z#vP`h75RU9%PCZJ#GozSmAk2E&a;)?jRYFH+%V7EyPJmU&QA7rQt4<nZG?BuUv#u~
zOCRr0DFbb44fkHZ#z2{KwBC(YCOWD>>`jbkqBjTAy?ZCIQ1uJQ8{5P}Uzj^Rt9P=|
zWf$r_XA~T?AE(sge91v0{>b!<oXSNbyJI}X-?`|zB~Lu>FYwT$vVT1j2k}w&*mIsi
zEqpXH;gILf83DS}wZpS-h!CA|XPu{_TZm2$SnRoVON2%rpW$hqB}Si<$9S%ZB&cdj
zq^BTPg5GL(cs3rAqSF_cJg1^$XvBMk$H<bSp<_56YrY&Emx%W~KBGX-dwSeA=O|J3
zgC@7oqC#(JE8O3DRp|0_dG2u;0q8W2zggj8Ai8SL3-_Y6YV_gHJ8tbr4Ju#zk9)E%
z2z}Ie%njqT=$hGk+^T9VI=gtI`$@dNcVYB$_uGH<Xk5~4cfUgh)Y)gE+xfc@EqOZB
zeRYlry%pkf?-^r8Z(R#@SN01=OBEXTeQOBnJ}Go}8Z2lklj^<~5Q^^G^V3x>4MR7>
z?XEvW;pjgbYF+;bBharM?_A+xE4p=Qy2~ZEq27Ab^+at)&A&c!T{k<>F{RgBOs5mQ
zIpK_}X`l;rW*>0*Uwmlqux&2FA`kjCVU26R7B8yrx6t+FxDP%2YMM)SA3^;yBiHlv
zJ}B{Ve^**#UsM!oca5d@M}NI-a7Bd;Kx_1J7dj~ty>yl3y1I2BdO8s2f^H8&(=U8=
zW)}}e-SS2!pE4A!JyYh)^bSMQM7ho%D~F>kClZ_&Z;U`k^PfAPRgXklj^1`gsz#yd
zoQuxLUq+*!jvRHqxHtxlWbbxfsTqq_9Nyr>n8u?oS<9RSt0$oE4*%+up%YO%dxEow
zHW@8EGQ>%kF$I0b@j7qbn~J_aYH`NmrlXO3wR7b38UFthI7dF6iI$5f&KS-tly~-r
z<HpKg(F5`}2QF_mI^trDBhNk;9ix8d5dJ+6{rg&)BLlwx4K<>U?iCAB>fMKq6J?9g
z;P7jX>rqS4Q%_Gjf@6L|M|ci6g6zxCVQ;rOj@(&}9vQgCu|l^JRi`a*#9m&7LSv>m
z_5`j$^+i#Rn9FO?b2Iuomg=I>=`}XTzB|98i<TH1a{C4}zFp=BjM<3(wt?k16SWzg
zgTXm=mTf`*{qw86a>Z8E$8EGfz;8zb&Xw6a&h0=a2IboS_4iYh-c7J)<?ccsI-lDY
zt=xl_#NM{A<@||`A9>N<`D7m&@b0L+X4(O?-<;j{!MH={<IfxHvU`WoO&gZk=S=?#
zJw=#pm(h-)<f9YpgWnuSvy?;a)vHdTO}D-FcEf4(7k8+ARrMLvkgT@Py>Jd4Hc@C#
znsFYDtD)G>DK4VNSO2tCRsMsbn0DKl>zC01f7ROJmS06xfyK5N?(68}hv~LO#2aX1
z|F^c<!kg&3yhpaYe{Z9K^RC;%H{V5*yUy6)@%PcxJqK<5f*+zr>2_N?=`mV=XRVD_
z{{+SKTV%VI^bFmUKiziY=5uty!qGO_;g{&a-T^k~_t&WIh{HC1Hj1jWCYxwf47%Z^
z!au5tL+xWYwl+%wI<6jX!)ubzyv;q<y^<94DX-bOg`0-<-m0)xF*49=1M;m;Xj$l!
z(j;pSEeF-Fd1<}P%tK-NJ!>Yf0PS<_l697>2(9UJ!uqSW7;P!uYt0ESMQ5+sY<<x0
z1L|e2v_j*`(f{3?YkfVx5;YE*Y;D+7jUrXUt$!S^MPF^{V?A`g9=#%su#z%Ap<VxJ
zt*y<C=;MhJ>mb%=^g}1zO0l(~tB%4}-}H8Lb@-QvvOhY}s+^Az%@4ZJ*DK#gEUxHA
ziJa_+iR|wv`Y<lyUgQt7ZrrnobsNCj&0lUt+<FMV-Es1KL{u~O?f<cKj^S~(>l%K?
zNM<q<+n8kHv`uZ>wr$&X`_;B>4`SQ48#~?Cy^j539migKeP7!Qp7*}5>pY*fbidGP
zj#8k?$vE68W4TDxZQu4z!7p@FT&LBYY^x=zz9I8E75d9mRjVd-GTW!Gk{b-`^fla2
z_4rHAPJ!kosyDN}JM~#%rt;!Bc5?n@p|XEr(rKH4wd%wKolf0W*s7MdcK9t0uvh)Q
zU*q@B&PjE0WT78-pNlH0KE-cyuB+<A?FhdKgWXlXhpGH-zVKA7toz_M!N^B-{`M2U
zO?&-Rz9Vk<u`4^PMm3)CYn|0qm3#ky-`wc#s+zG|{JaPCQtj?o?zi$sAJyR(v;7RZ
z^jGQ381LuwZlFpc9_)ADdx+}P*KU3%-VRe8U*_SL)oG+kU~cDk^V?_@JIv58u>UyK
zuAM@^=@AoDTRhu*r%s=&s>!bMRh3LtRb9yQy|`nBYUPk5-x$5wsuiuFzFQy7RaLzH
z<$Ju(0#(hzcfP!|MXK%Qk9^CvE>#_hzUtfEY=z3`$SL32@2ga9*nW)WtyO92H~QWc
zZcydDT<Ux2-6qx1#WQ{DW^Yw}v>EIBU9v;9G-ZHq`LA87`xpFu53S#;T0C0mdsJ~i
z^;Tr#Tbq4IbtpjJH}LvVRo*_nFK5~bRTws~$EK%Mz1k{#KBS&ib^n&*<9hpoO1(9~
zhrjreD$zg0XQbCv)t1H|KFuxHRS!PD@sWhwQqA7_z~}hYyQ)XsuK288`9QU+^@PvY
zevehTKlk{oG<&8>+`GZ&aP14#w1G=}1ktZmtAsOr{=Ryrl1Gg8>2vm@YRLKiKJ^>E
zs3cRn_{gV!S1q=7^SRjnmug&rmCtSul`86m+$YjptIFQU^EoIEQXTHq?0u&#MD?3r
z;cZ_Xt~wQ+?JX{jQdM7z_nw*)t14X-?5&%TpxW;9!`mq>S#_uVwfFtBG}Wxo``$+~
zGga>{U-pj9%Te84bi#XgSw8NH+2eh#zDU)dv%y=$E>pF{F7_^vRjNkbpYH8qU#;r8
zakO`M=Q`D&LH)fGM>MK(O}cmwTG*nxTk7g<vZr0u`qRpL^bJN`drt0M{GFpdvY6*x
zn88<n>(T5rlr2^tm*ch+SBbj0DBG*cc$r%GJKjsZ%Rv3{Qn1(C=f-Nznjc=AbTf6$
zkT+gmq*m&Eb`QLw2iU6LwO;lbvBN=qDDi}s;-j;=<?SA?CDpEK{nHz~MBX0i$mL7C
zB<sA@9z$n%ZTR4)_I4iQ)uW}0I+;7bYf=C1YUlheUezaism-)*UYRL<)$blyd%3#~
zRM#BR_e$SBM4hsP?^O{wT)kv?i|1^o(dwHXm7YGk$EkP9b3GTOOjL6l5<Hu`OjUPI
z3-PSHG(#;@{q!8rJX?L~@mtTPS@YF_ryqJs0~V?8ZocYy0Qa-F&N<~d_1a4H%%S@{
zPYc(od-`tjwBNQt9b&o6)3|)Ink$^;xqRMsbw%x1Ps@~D>Vw$>Jv}GvQ-?)#^}HQ*
zP_6pz?zwvOQT38%ww^blPN;ugHS~0ya7L{?CiFB+Ij`Qiz0G6Ryi4lB6@NW=<yY05
z+4&ygZ8z1iW0O5r3Gb>W4h;A3y!JqSyz3v2QJzoK8$CXFglM0u4IG|$+?(}Uy~ON>
zM{?6U^;+3kkCm4`sl9{;J!W?Krhdq5^>~{6QytU1!ejg{mHK1t9FJ*^0qSv;6Fk00
z1gjsG4Dr~uEnNM!pohmrmuU5tTrUrCa-6y`%fTb#c#_&D)5JsEH%;x7q2qC}F;g9%
z{?C2u+gx>@j9T|Es|wYNGmG3O;J%pQ*=g>>Dk{{axl!&{-&CuI7HZrFZmw4^DE;g{
zymzy@SJiX(r^0r1V%=@`1qqDCv-N`emIqwTAofxBf=xn=m3XK7%VD~jkNRufBW+|F
zspUfVp-l!FSLdnjmT@K;zRyVaVQ(xn50REdow3mfhjns)wa!7~F<IeWFv&$@ve43f
zQ%|KvyI$r#+sRAgzn|-VOXjCpbG}LG-_b?0@_xC}rLw!m>tnWZZFX<Xx1e~XETO+f
zCoNbh2p_C*sQRIt957tN<-S$6{TZ!!Y4%Xr{A;|%#`~&r)bGif8ADDf8&%UabLZ?+
zHU-Yscx~OJ92+@b6MAl$vOQ_B#_Po_B`bfqW^T|p<&2uunpt^+lw!^XjSJIVsb{=J
z^UKOpxt#8>L7HebV2@_v3}dDBtOJ^fJH*PZ+m2`)Z*;i1Tsfi9{H$?v`+7#>lU?Yx
zKmCGcEho**i+x42$0f?m3wPYi9jS3UIPs1~fBk1S_k9mEm##c_Q@nYisrY@{ZEMa8
zjY;tZHw&Y;8bkR}H~EN<nu6{--KHP-syV)Bty{y-pBmn|g>D5cD$T^7Q{9}q2WqyJ
zj&%FBBUH1|w4d9Z-;tWZLpr-9^WrpBn_b=Jk51C8eQf2{`)ZmdI9cwtvM@{2EatnF
zcFxyudbhZKKT@nITvzFuo>s28|0vgWv~RVhM|z^G>_olhrGA*JV_~zVW!P`mqXRlL
z4*TD`_Po#5D!xB<?aLErMfKNRFD}#326>%z^^exmE?9BURoTr@oAG$7>#7H)+Rg<l
zUH{3gv@0Fvxn}RP)9#-?$yHY8q}_UNnCqFPZrag#y<BHzd1`r1zOGxQ`e|=0adyp#
z^Vb?bH+Q`{uBUcgmDKfCOkeHmP8`>o34^pz+Zz?<lZR>JRAq|2b4F{wiLw<xipOgY
zkB?Uj+&D$+e<N67#-6E-DEy)5ael6LsP9|FQ^!Txr@J327JOZ%tq!}YST=UG*4F&A
z;z!APZI@;H71IxG(RTW}SuxOIr`BA&La|M=S6eb;j-q+dA?@8)6BJtUaqR&1P(|9?
z)7q%XJrzA?T+j}B;jJj*U(r5hJ1H_g+|brdGgDYDx~uhgCs8~yd88e$!&Yn$f2Liy
zsKMp(f!Epve@b22dw$T4wajvP+4M!L+!p8Z=+jSaU1E?+@n*I5W#=C*>$?SMC;j)v
zWl%?$wxa%l%iMry?dB<0T{Nc?v{heExvZI<s-0%F-(|icOZ#cxW|tdHd0KAKau@5c
zV(p+&b6kpUS7^6=nBda5xkh`}a;VGbv5ndvhkCk{E8Dc;Ro*VqB33}mbSIbA5?(-9
zpqa~xaB;wQKdFn|TfKn0ciAphR}2Go%Nm{M>@y1(zqib}aHVyCRdts0yXg)AIrHP4
zHNzDFHxh!KO?!C+j2rgT`Mr;Cz`vhwozE$7myq8h=MQ#01BO1k=4@frFQCBgjB}v*
z;DDXi4mf`>9}yrk-0EClIX2+->6OmY?Is1diRU@%E2am$KRn4<;xi|pD|fi_@SY0;
ze(dk<96D@SKyS96^T}ze1AgsyaX!0ZLqIRCrE}t*tpPs{%baIj+7-}4%yV{ry+7dl
z>1HRN&?5mo3@e>>7M%?EaV^(LC^#R`*FMQ9L2)@C;8~bc-pCsPqdNU@^4@SaAo<q^
zr(f3}1uPl<)ahj4^MK~Wn@(42-vpdpc;2bd{!@T^?O~_&6Tb&U?BC(k>*$|=jRtF-
zhWrW$uzR@B>1;!2K!X1?CsUv3fHPsEoHAA=1dN;8-zn!sYJf#U7bpA5tbodsN~gO%
z1py(BwobFRlm@)~Y3MZdcU8dkDI%vcqWXY~HSLa^$t?kwPS-fTfABBhfwIW)PCYm9
zXGof3$WU=$?$T&S&s%zdhN1w+sCvV|@z1_Gz8GU3cyr_{N9}W)z=o=Oj;3O#z*!eB
zJ3d<O78r+SY)yn$;FRpWjvIVC2bLY#<oNb#_rNpW%N<=geFF!i&UQ>&Jt$CcXo6!<
z`tZOE@1c$rBgY16GkQ9X{5>h~*9jlTe7_liA>ExFKR%lqSX^rE_{(8&p!p3wN7n5X
zfpbT59d}r+3;f1vcJREhIZ*Mb!ok#fXW)w!xend$?F$@apX6{+aU`%VCCtI`?a9Ee
z=l?jA_c$N;-^h;+Wx<yNj|!eS*iO9}ctLZ^;Y7*3z)yQGIC$)O5?Iswr~}vFRp5}0
zoeuiX-v@sDwa#JUps#^F_bzsb$oUnR)qjS=_PyG`>-@0}GwnhHH-rszSg(x=Tyn0P
z!>?rtft#m#I`opK1>UoDaQOQzJFu+8#35;MVc@tAx(+pl<$(!%SPp#yssp!-Y_P{L
z80c?aX1~e3J<y~i%YJ4aJIMHJy#1yd!l2H_L+t-dkp^v?`OChykzr80*L(Ylc(b6%
z+$Z*tmu!NXQf}C1Pj?FX`R1IxgPk(y!O_F^mrJ~ZUeDWM-}6J4p!6PV?dAJ=26>t+
zvNs;vKj?n#H2aZuLxXz7jJAJUH!7&@^#J?9p%a2~&UCdG-<uXxw${VGW5=8z%L(@O
zwo?}cZR}!Vzpl%QpjvZX`@hEPg03<w`<u<1gO(Q6+ilC-88j!V)NX&k{-8Zyvh2RT
zIvNywFW%1T+UcMkr$g*s9l02ky#1Hm$}QJ|?ks(8H)YwKpbJx;*sY%RDCq5wn|5y}
zya;MVlWaTkUC?^v5xZ}LzXTcC?6liA;8#$A!8*J3{k1`PqQ!P+280I5STpPr2S*1j
zZysYeWMpDcZOuTtyb0++FDkm(J)4yq^k0dm-L+-KK`#p(?A~vw3~I<XwQD$17qm8C
zVmJR<OORy&+ph5y6Wm<bX!|jMA1o>@x4oXJ8$6;i$M$Knez2-G(KgH2EO>cKm~F2v
zHo-&KDqGDIr{JkNpKRCePzK*JdTu-5u1~PJ-5uNBA^yQ(9{<_SsqGc~uE%lPM>Ye4
zqlWLXH5@%W*m1^2+sC`d2ESRk%y#bE$-x`<%(m@aI5T+7g$cI(tri47crw&>`Q&B6
z^54B|Kc8C@{3X%XRuQ!+_-d7l?N8~>;141z+bv`F2aBEbZ6{tl8hpK<z;<Hl>EI=E
z+HAJk{};S=ceTy$mDhtm+$ywDe7zgo<xiT;2f>rz`rK%n`BPs7SMvjHe4l>^c6a}7
z<G_3memMS(O_wRE;91)r+N^jJ6g=_%HJd*=k-;Y-&e(KW79Y%RK4=pWoErSiX}irq
zx18Yj6V}+wI9(K6v45e>__~VVW$&liES*^w>{2k==2l=!u)=hpO^q)rWW~sCHjD2H
zLTdMU+BC|gA-}#j*gQFC7!vu{)Mj(Dd5FE6)Mox#yO19XIW{XwTtcqjX|g`Q&@<#u
zMul}^PNxv1WuCSFydEJLGm@=8<n{|mx)EVLYVptz(=4?$r+jqCUHdQA@f#+EY*_Nr
zTGc)y<kZW1)*;8{hg8>Hwk|hW7ILfCDQmYUYeFs^*>8QI`{t13*e%xekvl^c*{rhO
zzvw_n?^W}yT|172%>OaPy5!2)kXYSO*6PleL(a_ZZ~Y<uX2{jI{?@-YJqW4hd06L}
zJ`cGx!`|BZ*V~Ze?@X-MFZvP^E|yqlNPmaSTFADZ`z;`(_wPolmL=gKt1T+5o}0vl
zRBg?*+7OZwqDo4#8n-JuB;P;6YOr5X$keN9tFdJjA=Yi5t=2xQ3+XcVrPafEts(aU
z?pamYutVp%U$GjKEeu_M@syS3o?d8j`+lntON>L$FWqWY<Y5(hFMgHPl?I1Ue*Xnl
zGgNM&f8I>B@;&Vn8f`n;%4$~E&@Sf(SebeD39aLHvvOq(4i#?mv>K5(GIV35gVpYr
z6GFQ#GPBYio*p_WLuzF)e_m+lWUkeLK1)Nd#xz^DS+5CIkE*gf%xn%F7?y8oo4+&E
zZg{F?Xvl%kX`xY;2j3nKEgunJIr{p!(6q>JmM%xGggQ@nW2v|4c4$QMLreamN1?HE
zu3PF(c^TTN_^hSPh!3H)>keD?>-RlW-i}kan>zH=v2~WO{6a#Pnk=zw@`?_<_h_c&
z7|*28p8n%4-+N|;b_p3`>EKfkdTwSf%R8ORLq}EnS}J<hhAuy%u>3KwCA7ra+H%Gi
zR#?bq154gaVVGpR$nx8Ay|DKc9TwYm7>E5lUS~1jv{jhWwba7+zGGNhaF#{gS7n&*
z@&t?2Sl_Tn-7t&Lif&<%Z~j<l#QnlLP5xw|bsZYUYJYAKF?>u|r-yefvQ|wFiyVE~
zqUrpsu&Cyf7G~cThIM_k-=bgMiZIc{trlyg8^Zc?R$Dymu|2Hd{Q`@e<@>^_7frKp
zxN$UWiP;#76;Wrx21gFG_{zN;cJ5$z3!R>~!Up&Bwpg&~Vc6n&CyU>2UWC=Wwy?0R
zd>>Y}LT+)$<9paxSAj+4YIT@hahv({cOhYOpVXL#Hb#d@mKU4%>XRI%@W?cOe>5xX
zZFQWvGQKeE>E{shhjx`=@;$%J?bg+Y6%YAnep}rZ=B5AK+}fBMUX*di{MHJcaJ}c3
z%xyIK;ZL`nG{0kM9{yq2eslY+cHur2Tg~q$D8lV3SD8C@_6|R&USR(4l7INLE7Q!K
zT6%}yUo*!1{+z+#bB7Kxw+$K<e%`)^`E~C};axkt%?)qN44;_hY<@ztFudTarTM?D
zE5ggK>YJ}ET_3(|htNE8*7oq(vpdX&#qA3Z>0f8|dib&M7m89deeKzBzAW2pZJ#UQ
zDNPAxp+9biJLQF$S@(P#UJ?mU<L9ezmmi<azV!VRp7rddSzEx*aQXH7X5B{xg#S8u
z)ofj2czEHSGiLYZ#fKl;c*rcgGA;bc@*QSXyYj*Z%wK0F)+-C2K4XcQ)xDbVs!6lV
zT>V?ZS>q>|DI-}CXU7aPb6O&bxHY<unK4@);WnnTS;sBYh|c4bX6e0bBYsb`GkcTi
z5)m@Z#B9etuZRhAC1%~7{Uc^A<(O54_l_uD*KB%q)8L4@omHm(wxc8VA1g2o4WATo
z{&Je>*d4PX93RJ+hA9_Cbo~-!+AVWsM0Ds+(`)B9MwDf~H?17HGvavNQ`1hYgAuQE
z?wGFnej;MB<0aE8TP{Q#=zY@kL+9%eou}_NRoCB(ShZ!V>7UQfB9xa_o4(ocE@JJc
zg{EiweT(RsJl%AzNF8yyb*!mvTu8(++aadWw_+l~2lp~vvoa;(^J+iS_8vJA$}6s>
z+ax6s3XP3ve)ivpS5-!)y*@QX{I=3HJ$Q<VoHmMW`em^&a?kE2lazk4Nbk3mCdJmK
zkt+-GO>*09B0E{6nS^AzL>?U<V{${~6}j|8kjack{*j3RKTUY2`b5UCKA2qFG$e9*
zpJyg!bH_xk-F?U8;K(VF#=kF_BzK<^Ih=LM#8|l`QZnd(NiVB4k#mo4GZ`)45;-7d
zjmc2Kp2$yTi%s1A9gh6AV5Ui3)9J`Dug9A_uDcYuscoo9znWW-o+J90sH-1EZoS^w
zL|OYPa#DrTWP8J>NDRa#Z(4svhWux062=aSoLeq6iO`9PJTZ`G^1(PMa>T7x<Gl`9
zk+++xjeUHJB9BcjHV*1v6)F6fY20s8W2BW)g7NKT{~|*+hZ*PW5k%>vs*HJ8^rG^6
ze=(N4Gl`n?@Re~>giX{e$wT9SGMA{1&DV`L>Uc-_=bkg>d322ujX7$(Wo+N5jX!rA
zhi)1gwasIbamS6ZQKq+77#jpmjT)yv-&j~ZH_GYARO1Y*Wl<N~M;o6Txi0GVCNvVe
zwnYuD>S28O^}eX1%YBWD^NvL=DN-1ln4gczUu0wKH2zvtdx4R$?Bu<u4@-27lY^c`
ziObl=yLj)T+SfE2F@wHGoo%QxntfOkrP^I+bTuR_>bx++=(RLHigPi}=<cNSC?mU2
zqgA)^qXJ+5F)}JCk234~+30fT`Y1{4OQX62?NRp^Juq^M=S8QrTr=wCERFtn?wpbR
zcH?MYx1&b+QP$DpwY!aWySPLf&)sBHz1J&xSNjU19_jwk$8O9wn$@juboXA<j3!?h
z8hs{fjFEHm*yv*i1{+1pm=^8k+RJG8pLx-1qy3C-Ixml&wav{a@bvoVzYcar+NSN%
z%4id#%L@-gOLj|*`ox}yzU;v>`rhwibVz2aq0ajo(GSkm7<xHBjCL7ZV(5JRW%R_h
zEW>K~r)cGeM8i|Ze?>oE6=B%U4T?@wXbpSsi;8|;@Xc`CzocmQ2X76#?8%Ovy6}l%
zIa3nt?R?vC{lV(!_a*-shKO3C^Ix4b{Ck!iquO-9u*gg&W<>AphA$r&#2gT=GwknU
z8M7>YiQ%K)jxp_bXB(!B@rdcWZjxb2PUjfk{v!>aZ0a2oXE?xcpw5sOhmvlFFYk?s
zas2IVnA>A&Ou{7>!-B-QG5%|<4c~8A7BhT=k>M!)^)XU~uHpN4+hY#$IfnTY55&AI
zY&OVlIuUau_^-jETNh)DUKAO08GJKl^0`cdvsDjchHp(U_;Br2OwHVIgF8b$$BY@F
zF__%&J7%u`H-q>`!7<KGZw<_+#l+k*d}5%Gq{hVYZX2|#b7Q_W{bz7(ds)nsijxNI
zeswX=^9~reRJFx?O51K=@`4w;En%HO_;P7%ZS+!up-Pij=g2t*M=NY%<q?w&PQ6vc
zeux-lFnNnltUP+4L4NP<u`cmF3_1%3#5Sh*8Vrvc5xXzP)xhq~#Mr=6TZ12~XT=8A
zn;4k&Ssc5Ut!L0xz9zO&#y2o6*b?h%*RKEl+um4HzdC*E^T%Q}gUj^$tvDa6oSCcd
zJotL-*bOQAq4p1A{Z2;fd$L}}#y<+uAD8nn)=%?GAODHP|E-VzUo8GNef%@A_-FO;
z@5JKY)yJ<9i(gA0zh*3cZGHS6vG~38@q5PN_twXsAr5~Qef*i?@MqJ<pD_-9R(<@L
z<M3zK$IlRlpG6-(QyhLaef*4Z_*wPwGsod)*T-uRhu1<MuSpzU8-2V+ad@rt@tVcq
zwbRFI7>CzVAFpW~URya{<2bz5a=hkoc<tqQ5907%$nl=U;k}XLJ&MD7CC7Ufhxbm7
z_b?9cr5x{R9Nt?w-s3pD*K)k)ad_|L_zcA1vmnQ3A`YJoIX)wC_^inBnTf+^M~=@>
zJU&Zue5T^@*^=Wk7LU)G9G|&(eD>t{494TLD92|q9-mD)KBMvYtjh73jmKwKj?ZvB
zKFe}^rsMJ1mg6%XkI%XspZR!v_T~5v#N)dl$9Ezg-wipwBk}mI$nl+t$9G4D?@&Cx
zOEP??;_=;*;X4+O@0twXxp;i{WcUuo<GU!scQPK|O&PwU@%XOF@STmvcUOk*a6G=t
zGJL1w@!gi;J06ekx(wg>czpL|I0F)J7RYcWB;ah2;fzSYSs}xjk$|&9hBG7qXNe4F
zN&?On8P1ploHa6>ISDv>WH^Hoa2CmMCMDo(lHrU>z*!~3nU#REONKKn0cV*EXIcWz
zHW|*i1e|p;oOua2`(!u+6L1#Fa3&_;Y}CUUnSirW4`*fq&Q3j?p$Rxk^>C&p;B3{y
z8JmE!Ru5-x0?uANoWTh=i}i3OC*W+>!x^1`vsw>lb|TJhJ)Gf*ILq~LrYGWT*TWf~
zh_hY~XMQ5iemy(`67ek1!!scf&jvj_BNFkf(8Dt$5zh`iJVO%kEYZU=B@xdSJv?I)
z@vPCqGba(x9z8sR67ek3!!s!n&n7)QqZ09~(!(<=5zj6?Ji`+4EYrg?EfLQ)Jv`$Q
z@vPIsGcOU(K0Q1G6Y(sR;+dF;XQLF)$V5CVrFdp0;@K(1Gc*y;QYoIPiFme3@r+Hv
zvsQ{{ZW5loQapo`@GO>6NQGy!6wl}+JgcR6W+&m<EyXiD3D0sVp6N+=woCDhPr|ca
zif4Wjp8ZnH07;kyq?iekFdIlQBP3x~kYZ*?!t5Z$43UIcLW-Fp3A2S1Ge#0-4Jl@h
zB+MRC%pggaMWmQXk}#V{F{315R*_<6Ny6+R#SD{#Sw@PPCJD2R6f;f|W*sSJo+QjZ
zQp`Zfn1!U6iIOoJNiZWNV^)%2W=h8FB*6@oj9E&8nJO8xl>{?ZGG;9aX0Bw+UJ}e;
z$(Y3?n8}hcn@KREC1X~TU}j6k>?XksmyB6Xf|)KEvz-JpUNUAq31+@z%zhHgfXSEz
zC7215F&j!SBPL^3lwf8|#_TA;44I5sQi7Q>8MCDXGiEYoO$lbsWXzrt%%I7bMJ1R?
zlQEl0Fr%hmR+V68O~LFc!3>*%SyqCXHU+b-1T$_5W?czp-W1Hf63oCUn1v;niBm8e
zOE4p+U{=<}%$$PRSr;>O3TA0t%+x8Et#vVDr(o9B#mt?8*;^MgcnW55UCiVun9X%D
zqo-h2*Tu}9g4tacGkgkWd0ou(DVXhbG2^FT*4M?%pMu$67dt=-b^%@N1S!}Jbg?6(
zU{}z^&X9uLK^HqjDs~B7>=dckEp)MCq+-|5#m<q6-9r~UNGf&_UF;;O*iCe?qoiV2
z(Z$Y^irqyQJ4`Be8C~o&sn~6FvE!s-*U`n!lZxF(7ducYb|GEtM5)+~bg?6)Vpr0|
z&XkJXNf$d*Dt0Ly>{O}Pt#q(srDE68!OoS6-Ae~MSSofg9qeSO*v)jXqorb3)4|S`
zirq~IJ6tMuIUVeDY1r*_u;Zm+*VDnymxkR>2RmRIc0nENglX6fb+99*VOP|_&X|VX
zQ3pF@8g@w??38KPEp@PCreW9A!Ooe6-BSlUXc~4=9qgoO*iCh?qo!e3)xpl1hTT;M
zJ8T+uSsm=OY1nObu;Zp-*VVz!n}*$22Rm>Yc3~at#A(=#b+99+VOQ3{&YXtbSqD3G
z8g^+N?9^%4t#z<tr(@UF!OoqI-CGAccsh1*F?RBF?B-(Z=;_$i#n{=?vAc`0!>41H
z7h|VS$8Imij-QTQUyPkU9lO6689+L+05LLwbYuf!WCZER3dG0^(vcmAks+ibOAsSd
zNJq9HM#hkitU-*-AsyL+7#T!5vIsFUiF9NWVq_HQ$STChEYgu(h>>BWBg+sY(@00Q
zAx6fLfviJ}%p(KYhZq@12C@(_GLZ~qBVuGE8OTb+$V@Vjorsa4WFSisBU8yhwjxHx
zl7Xy6jLani*^3w%Oa`(TF*2D9WHVx9G#SWh#K>$ikll!p;bb7o5hK&dK(-@7#*=}p
zM}*8L1KE!V8BhkYAQ3X53}izhWJDRribTkaGLRjKkRfFtOA;Yd%0RXxLdKMdtVx8-
zDHGX~2pLo+vM3QUsZ3;3B4kvV$f`uhtTK^ZiI8DsBFhpX)5=7)B|^rPiL6V6%qtVw
zmk1eHCbBRQGO<i#V<Kc^naIjS$jma4or#d4Wg<%xAydmlwkATxmWixQgv>1y*_#L%
zTqd$O5i+?<WOE{9beYKNM9Azik===q;bkJr6Cu;fM7AeF#+QYxPlU`b3)!Ct8DJK&
zKoK&*EM$WsWQ1AB3Ps2avydH%kRfIvOB5ng%tE#(M8=qftWk)}F$>wF5E*0^vPdB^
z$t+}(LS&R#$SQ@%EVGbZ3Xx%EA<GmZ)67D)DMZGZg{)JE%rgtwrw|!v7P3$wGSMt#
zqe5h)S;$I-$V{`4oeGhmW+6)zB2&#mwkkx%nvJYgh|Dz`*{cv4Y&No3Au`!)WV1qK
zwAsjNg~)8Pk=+WB;btSt6(ZBkMz$+N#+!|-SBT6v8`-ZA8E`hTU?DQ$Y-GbiWW?FX
ziiOCGvymMOks)UzOBNzi&PKK@M8=$rtXYW6IUCut5E*nfvS=YP>1<@vLS)q0$f||N
zth13_3z1=GBg+;d)6PM*EkMSdgREPC%sU6!w*VP<4zh3oGVvT_;{s&lImpTd$joz)
zoePkm=O9ZLAXCplwk|-%o`bAifXqDy*}DK4d=9dB0W$d<Wb*=K^f}1t1<34kklhQA
z;pZUB7a-HmLAEbI#-D?%Ux3U%2id;>9Y7Ac00BCI9CQN$bObr*3Iym3a?l+J&>`fa
zOAw$_$VImxK*x}au0ep#As5|)03Adwx(ER}iClCO0(2C)=qd#0EOOCZ2+(2VqRSAV
z)5t})Awb8Gi>^a}&LbDyhX5T&F1io_I+0v-BLZ|Jx#&s+=uC3aoe0pO<f2Ovpi{|3
zw<18tl8dfIfX*cs-HQMnOfI?@K029PbTfQ(G`Z+%_~>l%(B1IS;pCyq;iJ>ZL$||6
z$CHPyhmX!D58V$R9Z(*+AU-;wJaj{RbVPaRiumY^^3Wae(IMrbOX8zb%0surN5_<h
zu8EJ%DG%KfA01R4x+p$6sXTO3d~{TK=&JbWtn$!Z@zG)Bq08c<)5=4)#Ye}Lhpvl{
z&MOby7atv19=b3-I<Y*YvV3%8`RK~{=*;rbo$=A3<)cgEqf^UAx5h`umXEHDkIpS0
z-5VbrTt2!uK03L4baQ-kbouD&_~`8N(cSUU;pL;t<D=8dN4LjE$Cr<;kB`nTAKf1x
z9bi7XKt4Lbd~}0+bcFfn3i;>^^U)ph(IMueOXQ<d%tyD#N5`0tu91h%F(2I{4;^Ga
zx=0>6$pUnfJam)==qh>WEDO+G^3Y)xpv&Z;(=0%@$wS9kfUc8=&a(jBCl4KH0lH8g
zI?)1jqdat^1?Wn7=u8XHo$}D37NASzp;IkDx5`7uT7a&Vht9PC-760rYyrAh9y-|q
zbhA8kv<2vDc^HQa(B1OT;TE9F<)PCpK)1_7$6J7|mxs=`5Zx~i9dIGKU>-W*LUhAC
zbi{?|ih1aa3(+0(&><J1OXi_dE=0G?L&sc*u9=6<xe(nm4;^$Nx@aCc=|XhVJap8B
z=&E_>tP9ay^Uz@zqRZx?(=J4}%|pjsh_0K5&btuZHxC_nA-ZrLI`Kku<2-cah3Lw8
z=*$bzo%7J47otn&p;IqHx6VVyUWBflht9nS-8&B*d=a{M9y<9Vbn{$v^hN0Ex#;YR
z(A{&<;TNIH=c3auLbuOF$6ti5pNr1F2;Dyy3_uZB04|t-BCr8mFakwj1-M`aiogzV
z!4MRICE$W7C<0r+1!GVI)_@D<pa|>%7YsrXSOhMZgd(sBTrdhnU=_Gv7K*_xaKSJX
zgJs}?X($HUzy;$_4Ay}Q=Ajtu0~ZWLF<1yLn22Jq5nM15#b714U?z&ePH@3c6oaMU
zf~hD5TfqfmQ4H3C3+AF2>;)GLMlo0nE|`pBuo+x18pU8WxL`Jl!ESKDa1?{(;DYHW
z2HU{}<53LOgA3-P80-fZ3`j9p5H6UI60jj$Fd`*jMYv!_O2CeA!H|@ICE<c8DFIu;
z1!GbI)`Sb@qy+2<7Ys@XSQIXploGHhTresnU{$zaR!YFGaKW&YfMwx=X(<8Q!Uf|}
z0@j5K=A{Je3l|Jb30N2on3xi<F&r>5C17PZU}j3d&Tzoclz^q-fT<|~Tf+fkQv%k8
z1Lmd_><tGDPAOO%4w#%$usIwsI;CKBIAC^4!R~Ot@RWk(;ehEW1>3^`<5LROhXdxP
z6zmTN3{WXpAP$(IQm{cBFhZqZg*ae_O2H0szz~&!CE|c7Dg|4_0b^7O)`$b<s1)oG
z2MkgvSR@XZq*Aa+9570yV3jyvmP)}calkN@f@R`>X(|KT!~x?}2G)rK=BW(q69)`b
z8CWO|n5Z(aQJh(MgUY~4allNKft})jp(+DQ#Q{@Q2DXX=#;Odg6$i{!8Q3ch7_2g|
zSR61}Wni;7V6@7>YH`49m4V&jfZ-|w%f$iHRR*?;1IDWitQQB&R~gtZ4j8a9uwWc8
zVP#;$IAFxe!HRLfjFp2O<A5P62TR5QQ&tYPj04839IP1!%vm|uGY%NEa<FI|Flpsr
z(>P$%%E78}z^s*nUE_dZD+kNQ0n=6vwv7YEtsJZy2h3YJ*f%y9xN@*?Y%p=<VB^?e
z<jTRyvBAuhgPmi8p(_VV#|BeZ4z`XB#;zQ!9UIJDIoLZk7`zIwcx*6v6=3t&VDu`$
z>aoG>Re;@NgW;<H%f|-OR{^#Uw=_?v0PDvF^H%}(j|~Q}0xTdKOkf4rKsFe`3b2A~
zFoP9f2iaf<E5H)6!4y`2Eo6f+tN?4s26I>e_K*z*u>ve28%$ya*hDrM#R{;BY%q%z
zU>Dh77%RXsvcWV~f^B4jajXRE$OiLR3HFf<2C@<?BpXa*CD=$d7|BYol58-Om0%~?
zU??lWQnJBRR)Vc$gR!gxYsm(4Sqb)%4F<CkEG8RFW+m86HW<xHu$pWzo0VWU*<d&;
z!E&;}bXJ1xWP|an1nbEL^H~Y@lMM#65-cbiOlT$8P&OFRDzKt#Fr!sqN7-OVtH6@7
z!IV~kEoFl-tpaPx26I{k_LL0<wF)dM8%$~y*i<$c)he*6Y%r@;U{~2-SgXLYvca@g
zfo)}jajgRD$_DdV1@@H<2DS<;EE`O071&rd7}+YYvTQK3RbXe?U}&qr(z3zSR)MW$
zgR!jwYs&_6`xopj8w~DWu()h6xqrdtvcTy61*^*fv-=n9E(;9rU$DF^Fui}l_OihE
z{srsH0`vP9>@N!p@L#aNEHJ@;!3MLy2>%5u%mOp~7wj+#4DnyE#4Iqyf58^Bz!?7p
zYs><3{1@yo3k>pKu*fVh$$!Bnv%o0-1*^;gv-}tAG7AiIHCSdAnC5D*%`7m^)nJ`j
zV4kbNKC{3;SA&ISfr+jL8_fbET@6;61!lS$>@*7ubv0OO7MSX4u+=Ou*41FGSzxZK
z!Cte#U{{01W`W7B2Aj<Sqg@SFn+0aO8tgU;40knHZWfsCYOvibFy7T*y;)$stHFM=
zz<^hS1!sW?uK^p*0wZ1nR-6T9yawzz3k-P;SaKGa@*1$^EHLIZV9i-z&TGJ)v%sL&
zfJJA4Nv{E$&H|%e16G{{X1xaNItvVY4On&-nD!d5?JO|vHDKLYVBTxMzO%r<*MNm*
zfr+mH8_xnGUjtU21!lem>^ut$eGOQ87MS`Pu=Ol3_O)Q`SzzvK!QQjL;Mao1XMxGD
z1)I+TqhAYFp9N;W7VJI?41X<HeioSiTCn{rF#fe*{aIlCYr+1r-~iOZ1z^DmsD&HA
zf+J81SAYd)pcd``3l2doTmlxHf?Bu*EI0<Wa1B^+4r<{Zu;3un!bM=gNvMUJz=ESt
z3s->!XQ2-60t*g99b5($oQ68M4J<egb#NV6a31R5KCs|G)WL;d!HKAY8^MAjQ3qFo
z1!tlT?gR@CMIBrU7MzMYxD_lo7IknfSa2@t;9jucVAR3IV8O|#gPXy?(Wrx~!NA$5
zgS)}N;i!Yl!NBRLgWJKt@u-9A!NB>bhx@_60jY-z!oUfsha1Ac5vhkO!oV4+hdaW+
zA*qK;!oVr1hg-tHF{y`Z!oWGHhkL@nL8*s}!oW$XhnvE{QK^Tk!oXRnhr7bSVX249
z!oX>%hugxyajA#v!oYc{hx@|7fvJZJ!@!BDha1Ddk*S9(!@!xThdaZ-p=p3i!@#L&
zfLp`Bv1x#7!@#*|fP2Hh!D)bt!@$XDfSbd>(P@CI!@${TfV;!M;c0-&!@%ijfZM~s
z@o9kT!@&7zfcwM10cwB?#J~w^fE&cX5o&-d#K0M9fIGy%A!>k2#K0+PfLp}CF=~Ko
z#K1XffP2KiL27`D#K1{vgqy^`QEG&%#K2i<guBGRVQPfS#K384gxkcxacYF?#K3uK
zg!{z6fog;c#lVSbgd4@ck!pl1#lV?rggeE+p=yLn#lWd*gj>bHv1){C#lX30gnPxn
z!D@ty#lXpGgqy{{(Q1UN#lYEWguBH&J<-$%my3bZ)daVTf#cN#*NcJk)dcs8fdkeA
z7mR@u)&w_<fg{!gSB!x()&zHqfkV~=myCf^)&#eVfn(ML*NlO4)&%#AfrHir7mb0F
z)&w_=fuq(0SB-(Q)&zHrfy34WmyLnb)&#eWf#cQ$*NuVm)&%#BfdkhB7mk4w*913?
zfg{%pSB`-**9>=#L1WzvmyUr`*9^Cgfn(PU*N%a6*9`ZLfrHl!7mtCH*9<q0fuq+9
zSC4_S*9>=$fy37fmydzd*9^Chf#cT<*N=ho*9`ZMfdkkK7ZAT+U^Co62997eTtNoT
zU^Co71`c5}TtWs;VKdx9299A1Ttf!VVGG<t1`c8iTto&=Vhh|v299D2Ttx=XVhh|w
z1`cBjTt)^?V+-6y299G3Tt^1ZV+-6z1`cEkTu25^WDDF#299J4TuBDbWDDF$1`cHl
zTuKH`WeeO&299M5TuTPdWeeO(1`cKmTucT|W((X*299P6TulbfW-HuH1`cN{Tuuf~
zXDi%J299SdTu%nhXDi%K1`cQ|Tu=s1Xe-=M299VeTu}zjXe-=N1`cT}Tv7&3X)D}P
z299YfTvG<lX)D}Q1`cW~TvP^5YAf7S299bgTvZ0nYAf7T1`ca0Tvi57Yb)GV299eh
zTvrCpYa85G1`cc+Tv!H9Y#ZEI299hSTv-OrY#ZEJ1`cf-Tv`TBZ5!NL299kTTw4at
zZ5!NM1`ci;TwDfDZX4WO299nUTwMmvZX4WP1`cl<TwVrFZyVfR299qVTweyxZyVfS
z1`co=Twn%Ha2woU299tWTww;za68;#1`csMTw(@JaXZ{%299w%Tw?~#aXZ{&1`cvN
zTx14Lay#5)299z&TxAB%ay#5*1`cyOTxJGNb35E-299$(TxSN(b35E;1`c#PTxbSP
zbUWN=299()TxkZ*bUWN>1`c&QTxteRbvxW@299+*Tx$l-bvxW^1`c)yTx<qTb_d*S
z299<ITx|x<b_d*T1`c-zTy7@0`_K-!-3%P>4!GV7obL{j-Qj?Dzy)XEgm=IVXW)o;
zz!hiUjCa5tXW)=`z$Itkly|@_XW*E3z%^&!oOi%IXW*cBz(r@^q<6qgXW*!Jz*T49
ztard&XW+2^gUimqY5xbeoq^;253V}{=lvhtcLompKe+G=ocMom;~6;e|KQ3qaOVHP
zooC?C|AR}<z^VTSx1NDx{|~M`1Lyu9+<OKN{y(_*44nLbaPt{B`v2hSGjR6*!QE%z
z@c+Zh%)sgYhaZ=L<Npt?KLh9g|L_0DuYv#GaaNb1|Gm}DjG=$N@tqSx|9<rVUxt3Y
z()ivC{rWkJMlkgI#Wzf0==awiS;)|z=Z)z)hW>n4p6+7k&%2}hafbf<Q^PJX^z(Sn
zywA|j$F6wI(9avb>jy(W|5<4WL$Alk+X)Q4KL5OO8G5~*{i(!8!eT~@Yh~#5%*zq5
z==EK<-jGGFcOBb~MX&$L3mz<bKaw4~v*`Wl`e87O-mjAbC$Q-Ki;bVdqW4p0(MlG*
zzg_Avv*G<7f9Md4-v2p9=UMc5nDy`$i#{JCIzMO8=S30lnMI$U`iWW=eV*RrN3-bj
zHEm-Ci#~5voKhBj{x)1_VA1C>&z{4k&u8CvdTjc<9_?qzrqA#9Xa$=-&na^{v+47l
zTiK6IpZEA(quKQNf2})%P2YzN*O##A`(fj@kxk#1_h0t1>HFh3<P@8}PiGUZvg!Mk
zyx<X=zHfq>cWnCpneYA0rthPHG@MP}&%f7`+4OyV<66L`@9(6~)ol7crw{C4)AxH&
zte8XJ_j7YhIQ0Ghg}-fx&V%r6-W)m~zVmx==)5>~VHk(bkFK_pIdq-`yqM3S^Tnsz
z8V;Q|I|6oa==`}i?kI=OqsJK+Idnc9U3Qm4=hfi)mmE63vi9O{Si*TWQ8$P~=iB|u
zaU44D!tJv;bpA!XEa%X9_@Zkwht9`&8XlL<%gRyuTsl7|CR=mqJUu%ff3E`0*9YbP
zTsm)0Z63&_^LG^fjs-f8bC1p9()m2nU^$o0>k~INbLsrP>2!cg=lOwGXSj5}_w>KP
zrSm@M_Y*Fi|4u_ca_M<6F<Ql?=flLQkz9ISIA*7E>G=_`q=-w;lg?GOTzbB2+|2Ok
zd9%M=mq*W^*$2&d^gI&kIP>WFwC9{JkDgZ=lRi9pe#PA!!K3HdD~G8(dcIA1x{ycD
zyCBbXJbM0dKJ4Pr^HA9BIFFu>Nk1>~=y|!O|9u`kKcfR*^XPfnH2epTp07ob!9052
z-Ws34qvx+hVh)d<$FrtY^62@zIK72O&uhOq0zN&z19A-b^gK6TXv?SPd#6HoK0WVc
zOS|#u`Tx3P5TE7&*^2Renh*TSXY*-ZFkZESPxHg~iY<JaCu~+9<kNgHu<|UQ<_(wC
zH~BPwgj77`(>&t3>Jy*llcD8mKFuo*E28)`zkDxA<I_ANTUyMg`Np=ej!*MW*#ee;
z=AZRB5&_La?`N9}Xg+$C<}9FjY5r6{0nJZQ@qGj|Pt}bbDWLf(Hhijp=B*_|7YS(o
zdaqe0pn2?L@7)5L&sKjuE}(fW-S4u1=C^+@?+a+2OLBQ5p!sgW-5&y)_wJjA2x$Jh
zbRj`N^I#9%Tmj987Y<emXkNV0)*_(!amq%4kmgBsnSqez%gp(<LYg<9rnn1f{&XDM
zO-S?TsK7x&nopg2ju+Cr`uy!|A<eIu&MSm8&;Gi;MM(4Q2-!g)&ASH<o)yykyQJxc
zkmlir6;FjUAA93(6{LCDV7yvL^Ya}oZnefdo!BK!Nb~i_Cq+V<w|kn`32FXbeu5Fv
zJl?lWS48vqkCkR3n%A?^okTRhKOX5TqIur%M{g0$_b$p2BAWLzu1*or{O>PZD58C!
z^X9c8+7A-)c8X|UFdcVHMEgVg&;LZUPaJT&C!+o0*`-(bt0;ak>)78#w0|V83KG#i
zl9e1MqW$F1fNT-%D<Ln-MYO-XFliRiKI6WRC#L;oSgBl0`wnM<wV3vwY2V$%v=0q;
z@E6m5lyrQ6nD(WP>M>&4pZ-jpDW-kO;`dT9?N>6VO=8-&ZXVw!ru|D(bxQodeQe@2
zG3{pwUml5RUsGAW7t{VWVDE1+?Q=8o!o;-Si3TT&Y2O?1BwtMXpS`$RO#9%e742f$
z4^M`RbZB3+@-Wt+{jvWkdmY**o60?PXus?`vWE`sn`Y04=+OSTUo=sN_R*b7=IYRX
z$`4qnL;I?Y{WcxiUxRiZ(xH8}E%lrZ?YDor+|r?aSAPDP4(-2H<)3tDAD%WuqeJ`g
z*t=0Wv@gfBr0LN9oH?ObhxX}BFY0t?zrMs}>C(R4Z>B_-_V11F&2(uW_Yphm(tf^a
zuCFfb>-|3U)}{UZqRt3i+UHl#ouW(oedLD)y0q`V7p~Q%{oi`#PF>0aq_2<aQa-RB
ze-{Yl1=}aw)usHP{=rLK$`fkqzv@!HuwihZF69lIFU9Io{?J^IsY`i8N2fAf$|nvS
zXw;>=;#dqvLivT%Mkb*=L%z~dLixtUFA53e9shAVODO*^7~4-md5HA-C<)~whYO}j
zC@<OJwOB&=N!ix*63SB&Rl6mWuk;e1kWk)YHU6@M@|Uew?@K6;8Ik>3Lix-U=N}Tv
zYi6wsmQa3k?QOh-@|-aZ*%Hckc66_hP~Ky;yIDf{PiGZRN_mimqc5d=C~%Oql=7n9
zN8F^8AGrm0ky4&?OgKPF`O?gxW2BTf-8(WvO8L|Dz$H@3qYiL4N-3YR?!Q+`d6nCq
zlTymB9)G_gr9A6G;{z$>TUEYqrIdGlUG-B+`B&}Z5Gmzh*K!i1l#jhO&y`YM<};yE
zO8J@Xi54m4Y1`F&J<8YmHS6n9-nPNZMvwA0y+ukr%Hxc$`Rh?WcQ|r@9_4j&*<<x6
zzq{XgrXJ;aqn9q#qkM1PwT*g|_oavJ)ua6HSKCQF$^-cxSM?|#{4n#O9_59>C*JB&
ze%SZhPd&;Lt&2nSC|{gol&D8}Bd>q19_5dc)s=dbM{c{?qDT4UU@c!pdFAFxeHrDK
z0#h3q<(W-=l`_gVM=bM~QQp~pc7TlXPwAI2GRi~uWX_OLK02DaR7QE}4%dw`%1`;D
z_sS?wtz36fM)|7me^+Fbx5j;bAfx;>I^~Uw@>oUd4;kgNsTLtJ%4>^yB*-Yg9X%sQ
zMtQDudxebhU6(7(GRk|ee&oq1|6LF(ms1{mu+mCS`EZ-aO-^}nm}3_?<;Q<}_m@+i
zynO0tIpxdU*G-pG-aO~nVmal{Nq5%EDUW{edAFSMX>G)DIpx*<d6(prU$-^hlT)5;
zp!-@*`Swnm?{dn!JNpL7DgW*>FiuW+_|-{Sa>~aCEH0B%Ufy$aqnz^dgNHc!l&70t
z)YGSYz5T9*KIQG6uU+&he}D1aPoMJm%|U(iDW5+XJ3^oG`ik@^`jp>aEnJ{adH&g|
zHTsnA$29KHr@Vj0za#pT|9kN->Qf&uLidh7^#iZvFZ8J|m|^@ypZbF_=30H~6OLI$
z>r=lVvQ5{gz9Gu4SfBcbH2XSz>Lc787z64jRQ9?C)K^@yGc}<8;**V|0reTiR^A5G
zZ+tQ9X+V9)O{1X()PHDX6Ah>janqS=K>bK8cclUKCEwe(7*KzbSAW2O`jinBXAG!c
zsmZ%;Kz&P6%3}lSUs@vH8&DrJL-X5!`kAIrVFuLK#63+ip#G-hdY%FGIXzER8Bo6y
zvI~Fr4EmmPs|1GB|6H7DU`TyX%y1h+>W2n*RT@%XRPX3-Nc~ZUY=9y4No}p84XIz6
zP&nO?`lg(y#fH>BJ^ZrXkou@QcXk_6KNWN2xFPjbT~=Q*r2Z;q!aYOkv+i_#Wk~(j
zeaml#)OV%)3oxYqtAB2cA@yOInhZng$6h=rF{Hli#ld<*>d(>_u#Bir>(yUkMEzQn
zjhPYkZD-pYji`Uym+WmsecYY*J&mZJt2{N-i2AzaOC}moe`nBlt`YTlB_=D4sNXBE
z++sw1pGCj{BkKP)Upr$&ePHYA>qgWMzUcqhi2A}KM(>TNKRj9V%ZU2KZ(l-<s9%&H
zOEjXs@$A%GBkCW!x>OobA1SDBHllvAUBxq|zS8`(+?e{yS<|eHsm}~>a5biWb3#QY
zW9mEkpZXe8|CzCCq%rlO$pfbvQ$N}$UT92xX}9P##?+tQytu=d`c#LhM~tao4Ku%B
zOnvLc^jpT%zwW;I%$WMvqq9C4Q$PF8Qf*9qZEI?TG4;0#ucR1LpIbVyz?k~oGqP%9
z>U+n9wHZ_Y>vKqGLVd7DZ$lI6hX*&<m{4E5{iV```s0uV{wCBX`<V?ep?>*G#Ap-h
zo2TrXZbJRDUZ=$-)JJC*tTUm0I`q;m6Y8tO2Ol$`{<^UKq6zicCJ*kIP`^EA+zS)x
zyMMNSHlhC8=c&eo`ta`)qD-hCpVppgLVdaJqe2tv&*Mhbm{6bos;=FH`t=*vM5ffY
z-|S;#O8xtrJX=%h;}Z_Mn^Hfo>)O?n`uYi>15ByEf4+Q-DfRgV;u)sY?;n4%*p&Ky
z`QY`Y)c-%u-DOHV!0_G2Oo<O@GyTt$c!BTl?wArkaAd>_Q{oBc<b5_JzF^>XjVbX4
zon%p_#2<J)Of@AQp>wxFQ{oc_g;$#ruP|qJyD9Mt`>TXz#526wV`xTvL!Q*ujCco|
zn@Tg{9~Qd#n-LH3`cr>1;v-o7N1G8ZF+F^m8SxWeCM_}}p28w?tr_tZ2N&%$Bi`a~
z*%341FXpYgU`9MfV*M>M;xk5VduB$wMsVv#GvYS}?oyc%&!KJ)HzU5I|E^>+;ypC2
zd1l0a4BS>_Mm$JBeTy0KA%oWO&50KYD3hBLKQeHUl{xVwe=-#2#FzA#)XAK9llNhL
z%!xly^c!JLJj&INlg)`w5xCAbCthXk^;PD?uf*$aGbf(KZ`VO{;#*FZpD`!iC2RV1
zbK+l=!H>*|hgsL@ojLI_uW$b}CtjvN6k<;NjQ)mrbK+_I)3VHoubI%l%$#_eMNb;c
ziN9GXVOtQ7vwWSzg7}=7@un8U>kR1PXhHmr^<^&$;(5v&x?2$6^J>yy3*vniydP&l
z{Et{R%Yt~I`zw}O5Fg|bxWR&Wp{F)`EQlX6+IrlAc%pSt|5*@U^wa6C1@T7B+h14^
zf8-GL*@Aeap7t6G;*<JsjI<zL$v+^)g7_s<qXG-!nF<&DwIIIf&f8WC;++O}@GXgd
zN*<<fNj%iVi&mDzM}5ywSQ0O#>)gqb_^BbQ`dAWAwc`D7OX91xHchf5-fC6Pd6vXq
z4d1iUl6WksYKtZDSzlQPEQ!||(eJb+@mtzGS1pO>viteKlK8Gg&95zq_d3<-yCv~o
zS62sG5)XF#af~JLVY9Q+Er}O1GA_0xe(d##T1(=|lzTfYi7z|$USvhQSxAAQ74c^!
z#<o_(qm>R;Vl9>m!ZvlWB3|v}{eD)&uenE$v?8AES?d%l;@gDI3#^ED8!%?I74dH~
zw`{W_9&X&NgI2`HIcm>X5ib{8e9emZxmmi8tca)6c)qnFzK%QghZXU5Hfw{dh`%#B
z6Kh30UjB;=E8_D`h7?;7uO}&}wIY6R$-fRO;`y$aimi$7yX$RaO}yW}A-2}U|8<?E
zv?d-fU|kn$;sX_j`dJe%IQQ~MYvKo2J(*%nJmHux^R0<5<OQv=Cf@LL{8nq?56iL-
zSQC$EQGVK*_(ZFQtJcIT{_S{RP5j~|{u^uJ86}eM*2FhX)DN^K-f@L-j5YC(6U@@B
ziH8(h6j>7=dDf!Fns~{4^LA_ECk19g8{#P&jSOsvuly*twjtiKkFKi?@t2o)ootB5
z{Mz2zhWN}Ub;E3k*PLHE(T4cV!pu1~#B+9zU2a2s=V<LF8{$2EKJK+4{xki-2^-=;
z$6mN(LwxATy?1Sh7d^M~g$?neGpBsEA)d6VuiA$A(xI*qHpH7QktN#@e+t~thIrJ5
z)CwEoQy2YeBKKc-^$y3D_|>!fq_)Jfj+|#^OMGi+A4gl_U3ILyY>9u>Ywl)CJZya2
zKwIKtXS^I^OT6s;L(^@EpM5cNkuCAGn|#;W5?|ZF-(gF<?cmfyw#46#dU4j4cwB>B
z*KLW<y*%=fE%CZ3=5K9@-%T$1Zc9AxfA0friSL!{j<F@)xBrlITjGCx^@?nX2hL2W
zwk1Az;Pp0J;)NH@5!eww+}B>;j(FmPJWD&`iya=g*b#5+y1>_t_~T;RUUtMI&&e2K
zM||?BE932mSKcswmL2iSdOAz(h-aR!UT;Ty^YX2`?1*<(cpSAO{`q?Lc{}2v)#q>8
z5g&bPz!N*-r9Erk*%3dz?(R=J;;EO64z?q{TCXM6j(F?k4>IhCzur8m*p7JYPW3f*
z#An~X-fl;{wz{v-p7`za`TF+6bIXrd*%RO0N1?DM-rF+R*Pi(ACyRU86Azxt8EQ{_
zc<Al%_QZ?N?mo+&`0+b&OYDg!KfPkTJ@MrV_AYzk%~xMOVo&_}Y~^`-;?Y}v-moV=
zz3-UE_Qb1uXT7y2em!*64}0R-bz1}NiEnQ@9Ai(s`$>7aJ@N0s*9z^4hktHgZBKlB
zm#3}v#LF-7<U0^Q-}{}+fq42Koh%%Puh07E<UqXr<Idg=#NQi!=<Yx~zLU=&2jcTn
zUyN}eUf<7Ux&!h1o_7{H5YHcOvc`e<e#z-=4#fLcu@5>B|G#1LX$SHFt`uK!AU|OC
zwEGU^3uuF1I*>mQ+U1J_`2=h3s~yNMcrT4`Am8B9)+7h=4@`1$9LPuTA6o7}enRcb
z1_$yLM(ML0$zK?-Nym|VhJ-{TNAerE{<e<fJ4F8H=1Bg7Z*3<>@*#Z3^l>CVBK+wv
zNAe~9u_ro`KM_8Cwj=ozzHgU0l3(G&-{45TMewv;j^tl7K0o3}KE|)MbB^R^Sd6^k
zNWO;NwMUNRZ(J>W<48WoH=pm0<aeyu5#UI^$2U!sBl#cK#Ho(tgGk5bJCYw_bg|Nr
ze33VaO^)P`WSMZB$S1ioMdCz$N$r0oPUM>;$J#lOe=<hu?nFMyl%ZXm$WN)-+t-PF
z71J-noycE_shH?QK8u<C94GQyswXaUBHv}o;SEmYzl{8}%ZYrLsQe>N<i}*m&pVMX
zv$NL?C-P?=FL~rdKFzGNZ=A@lx%2s(6Ztl)Gqg_R-vqOwoXE#{;h5q?evZZ9JSXyX
z3>Q~8k-u~KV51ZHJooOhoXPL;|Ec3lzR$!YBWLn|TB>ZE$p>-~xH*#_lxEq<nS3D=
zpWe>o52Xwk>P$Y7-K6o(-QgEiEu860zES@Ti=D|oGT*z_nS7)zC$>A2pEUKqgU;kD
z{k(bFnf#?k53V?q&m@0#&zbzDe=lD+lkc?l%_nE_pXR^)<4itO;+s%s@}t6D#XFNP
z)$e(xGx<~gkBXhir+Rt2#+m%8`<L6C$+t2+&37UHO80=wg?y~to6TLw&sx3I(S>}i
z^r@aM<ZlHJ>FPp0mv`s>F64I^*^P7|-)pnZWEb+k#@EepAs_5n+A<gN!*;1QxR5Uv
z_HdUA`C}K39&sU`EMeI>7xK%_4!iC`zM0nLp$qwE>$$I8$Va=J^~Ht!v`$~uF665X
zI~VRk{#wG4L>Kbel6z*mkl!|5R_a2&Tff{|7xLd8ziW3PA8y}1fr9+F=+SZo`EnP{
zEfnO>h37je$fw)-(o;cx-Ia}973ABwb?>hr|IVvpgo1p$M}H<M$j>{wZ;pa|z0$tR
z6y)!H>R7KJpRe}YP6hdWcQzeXkni`?^Q?mWzu|>f732dBzHwhce&E}&FBRkqp5S~|
zkUtpv;g5oR!lMgA733E_*N<0_Z`k8^hJyS<|K&vr@)7SCR4d3&-1NOgLB8V0d0bcW
z7w7S%uH-Xrd1~THeq+;cJ6G}@^Ge-Z$$#`e*2$H8$a<&VuH;8rs)o3dFZq1>I9Ku~
z@7GLsC7+UgY@sXpl_6HEUCFm>e6z)s{L7R5_qmdfc_j9@EBTqlb1%A*ulc&-rYrfI
zX<Hw=lFzx4{nnNI&UwebxsvbsO{R4v|8whq5w7HeUNuc}B|p^iTDB|sq8#&5SMo<k
zUa55@pR~cS-Ie@O&RM=2`KD_{GB@&1`|LAwBOi5jqrDsXsqHJ=-N;uh%k1n%{%ZHJ
zecZ@rE&4swjr`VHkMVBgyUw~c!;Sn`C*C4A@?l4;UhPJHY-GX~H}Yj)_1Nb|{%q;(
z<8I{B9$;T|Bfoabf}3vS+Xkv1xsiXn&i0KP`M6tlesvoTKQ}Q^?MA-tS+8(6@^|ka
zPH-ciSC*dXMt*OCSFs!UzP0<R-N^r47Te-RKCr(XS4n>G%+(Sl`NAn*jg{mNzu?#^
z$tO-2;i@FRc+z=aCHcl~Nj;S0A5StLq$D3Xe#U4e`N>bNPf?Pu9Gx;(N&fOE<K;^7
znJvd{P?F!==lD(~`OY6zhm_<$?`k})Bp>>+@`{rDXwK}rO7f-uoPMSxe>(E#dnNhQ
z9%Vn2<X2}H2P(<8PVXC~B>!5uELllDcF36=CHdK(K9nlS*RDybRg%BGv$;)4KKBGO
zzB~Ed+x+$1$@easVCqi(_p{Y@?&O1iI^yO|ez^3upF8>DZ$I>OCx84-@E~{c$x~BD
zyOUo&yKIU(`Q{!ibKS{5A1qkzPCoim{SEHqr%$rn=}x}-aK}UL<gXubJMB(ByTt3V
zJNfOYK6l*7cdzn&>Q4UqNZ)tv<il5aeRn56K1Hc@CtqIV9N|v>{2uE>ck=1G8)dnZ
zU*BC^?EXLBzWuK|`S+r#W_R-OlQP*J<mVTM>v)i_-|MTP2l@L6_pLn0=YMn3*@OK4
zhz(vI<oml%>*_)Ne?-rI9&{hTYwO`2bU#3B$9NCAFQ7}t3=g_LAoc4)54um__r+Bn
zbiY9Es?8pB-@u?jdpzj=fnxKc9&{f;aOGJKx}Tuv&s7h)uVCQ0dmeOuLDrn-9(13<
zC-)B?biYAZ;|~wI@4!+O;6e8vJUbfcLH8kS7@g!n_aki8&-S4E628P2d(iy}o&Kx#
zp!*a`CbW3a{R$~Ejwju>zzNs!r27{ZA2Rf$`xrRAtUT#{hU6M2Pr9$6@R6q{-QVCo
z&EJ#mb9g4|>q+-J%>6RdlkR&MxoDgx-T$ywHr*5Mzd`8N`JQw?#PoS9Jn6m&Tfs(8
zx<A75`A$!|Ph!-lL!NZM#QTa<o^;>DsFRmG>HY}|*V~?SABDB{u_xV6F=5slPr9$-
zN8J}sy1!!Tag`_CXW?QU>Ph!oxV(w=r28(W_f7Mp`!9Y)=6TY67!zicd(!<FW`%X0
zbYF&SO}i)EpW)xY^Md<tczTD_i|*Gj{AcV%_icpkweh0+H(oOeFS?IIz1!Q1?&sjN
zcJ-qBIyP+T=SBB-=v5B$qWe5j7moL$`#oY(rhCzSAN3;_c+veIgMO{>qWeHp9vi*r
zevoC?cY4u%Aw30$yy*Ur?(0r@(S0HdQvUOz`$azWx#dOojrcuy<VE+7r1D>T(S0P(
zmVEZ2`$_Hx{`R8#N&*~$z3BcDy*<%hbf3xo<YX_p-^9{8$BXVe$vjlzMfaZsrBr*-
zeJF{_7B9LVMRzCLo9;_l7Ap3p`%}t{4ZP_-l?(GMyy<?GInNxt>Asb5)k<%=e`QIR
zPTq7M%e`$qz5jPV%lCoabYIJXmXY3ce~Y5)ByYOU<?n`B-gLi9+RH`Wbl*!!!76XM
z|HagDvp3xbvux~cZ@M2Qeg9!^x-VwU`_tZZe~d%!C2zV<rb&9+o9>sX==Ru~?wesR
zc<oL1&vZHd*_-a8IrjRuH{DOu8XM$I_tl)Ni}I%XYkC+ad((Y3Lf>p}y5FXDRIxYR
zchkD$uQ%O)W3#u(o9@GzcZu<#`*D6h6Z+77Io*EBeCYn1s0dRZxc|m`(`|j|ew~pe
z3Lm;}$FI)Yhwk6$+}_oP?&BHD?dL=H^Bfip^P&5C5_HG;(EUBVrPF-qKA+!`c|LT%
z&orH7K6KxYu3()H-T#xwZ1aKpZ}O#SuMgc1^se%#58W4}$vx{s_Xm~6U-6;)gcJdH
zeCU3mo$sIc(0xNix8L~C{X>h7fAOLFh+5bG@uB;P9!?APq5Fy!_Kx<U`-}YTl6~kt
zBWrfH58ZEMnp5OM_Z_+Xs`8=xkA_}t^nv?tx^w+MAG#k&Gfd!1_a#}{==sw9Nk?jo
zed#_Wj@H_j?pHc@!P%GYTk@Xg=}Y%7WxIFrrTdufH1zVN`<d4M8stm&HH|$u%9rkM
z>N|9jFWu+VTRh8`?spm)y3m*Ids=#Qr7zw8bYb8|U%C$}ykmzi-4CVz`G7Co7qxiR
z317NDD#-4FFWo2AIsTe2-7od#;5}cuZ>o#mGhe!YDkSTzFWpDA<oH)#x}QppYu4$$
zs=$<BU%J2Q(C%noy3cB?U9vCTZ{?`Y@}>K(*z<~f>He$I_DWy64=e3TgD>5WmGFNY
z-E~+LdmF}ayHHeYOcV=6L3-o9F;PTB0Z~vuLPT1^F2wF`OzdNKVs{6Mhzb^pq97gn
z&h!3puHUt@v%|tF&e_@L`!TQRCB3YayVWhEpOrbLo`v+Z3jQ><kiJ&K_*NFu+p=tE
zY$5$E@5F8v(&Jju)xtvhT(?iCETq>}P1VOj`dtIB4ziG**XlmQETr$1abu)~^uDb7
z`dUc;Yh`kfh4jFFt0OF=4>s&{oQ3ql&UT+^A^ouSyXIL)Pi$qAWfsyGtGr;Xh4jW^
z3$|EDe=OU7w}mqMZy5OGpoR3wKH8qJkY3rC9p^2iU-qv0H4EvPc?I9KkiJ>k{U;XE
zI~!w?Vj=yr^abe_(nIsj{9++}v`?B}7Sc=eTl>#K`e_+ir54gt8>_8qDSfpM%j;N5
zZ_O*cp`|kWZ}_TP3rp#-4Vl!=Qu=H+k~>>Uug$tvPfO{y?HyumDLprXRa#5wyG?uE
z&r*7C9~(MZO8>3*P*+Ro!EIaYX(@fU{2OB}r5EQ=I^I(HaqG+?Eu|;--hYy%^yS*F
zn`tS%Ij@`ZETuoU^6yeh>Cs(nwboMlbl>`Kv6Nn2t*~8|(yudGeZW$Bb{40PSxVnd
z^ZKl%^zO9zS1hG}XKirXQhIouOdnZFAFu9!mzL7Y`!V{RrS$VIM`c(_Pj5j&mZkLd
z2CVyIDZRbY-G!FY-%C1HVJSVneiy4-NuTe{jk;FS>+`+e$V!?0Z}tAMp_TOfhCDN}
zlD^;ZXI-qM_gCv_Pb=yF4S#5DB|X3ux3yN%2fTWvpOy3iKb;zECH=sE`-fXePq1Y3
zC@bj;{$1>ACB4D7lY^|JKX@V_+)8?c)170jq)%vVJ>5!rg&$kawUU0}RNW#g=^0l0
zw9-oYhBJ~kSV`~j%eF)-=^tvQBw0xhF@E@AD`ob-_35rBt)!QjQgPl&`ibA3C0j{P
zF>}`)E9omfj(Th*y~QNFvXcJd_}Xb!(qnA#Ji|)*jHfqdSxK)^JLZp-^c#=2EwqxJ
zW5bW-R?>I$N~~rry~mZFde+i^Jl5F2T6&Nd9yYg@KIGB(w${>%TxQ+LTKbXh-xWzr
z=}FeuXkjgV$sPSw*3z5o@Ymj2`jg8yJ6KDPGNZS%we%@le{-{zUS;paUe?mDbn513
zEj>%zA8##v%Vt3l*3!F7sT^l5{mYq~r&~)8Q_p;^we&G(+*)KUz0B7hE3KuU+4%c<
zYw2m)#BH;dz9y^ev6kLu_oWA|rN3F;=(x4?I8SamtDLgEY2(!Tina7Q?<L-}mVT#+
zVxCIRGknW4Yw3HgYx>4odY_3a(ygWcxwys`Yw3ZGoc7aN`k=Lc|FsTLdZC-Wi>##|
zs{g3MT6&^>cGYd9FS>EJo{jWIkLVfLD6{`<lcJj2NRM>-t2Q>$C$+HYXd}JS`|G>e
zNWawnpSg|nOxF#ywUNH*{r#|!-syW?KO5<vK6V>yBR$l_eZy>|kLpz9VI#fNHv_zF
zq@UV*O@NK`R2ROVU?Y9i!yTh+q_=uFWRi{aR~H?fVIw`(zJKT1NT2nM*<u^%wGIkj
zX(RpC^#|75D6{|Vu4HVrk-qEo7Q1bv_qxORfQ|HDN6k5EBR$yc<EL$;59|5yqK))o
zch<dbBmLOx)^}~BCwtlZv5oX)S0=o)k>0F!f2xi2XK&p5Xd^vZqpYts(x>&P@ykYf
zwSh)?Hqx&htSYuqX8(<957XI5-!?I@x~=qX>rB?OmHzFJg$-?`hdXY4Gh6B7j@Z@O
zR(iRu4|lMYe(w2`U2UbOYjVD)t@L%HE?L=1Z+H1+wXO7bXI<)TD?Q!;=N)XN&-?M@
z5L@Z>4n6E@EB)TpyGGec&-cK3A6x1Bu3Z>tE4|<0lS6E!|C<>YWh*^khhdX!r4Kw)
zHN#eV!3z`*R{FvIH5S=QPq;zWa$D&Ouei6?R(iu9_ieV7{&1Cq9k$XVE*P`dR{F#j
ztPa~suXw2530vtGpGrS#D?Q^MM=#q--#BOH4O{6Q-yD3;R{F=mO`q5*v;Xbir@yq7
zK61OHR9opK_X_@KEB)j~-M-pNPx<<fpSIFhw%`BPR(i`z{0nWRzr3eaxvlh=m%ONA
zCw*ovtYs&?=46$=o%Eaae>Sp{o^#htE$pQ4+@OD3JLx^&_-$+_{pUXGP3)uxy<BZ(
zCw=HW=~i~qi=IDAZ72O`i#EOOq$hp&!T>wzOaFFrvXkC)S@tkH=}*6i_pp;5b!^iy
zcG9Q*xX;f{deu#A#@k81y7A30JLy@cIY-+`-#Rp9vYqs<Z;zR2C;jX1pXS<05Bs_Q
zB0K40&&ynHC%tT)?^-+QXZK0lWG6lC!S37bq_5rT;T}8bZJ)9~Xea&cMkkNjNsrsE
z!)ZI|b9Y>I!A^SJDP>pfq~ASs+$}rlc`ti(-%k48t9m`Plis)Ix>t76|NfqzY9~E#
zjoU{%>4Uo+`(h`(aPvAp?W7<6eC!`P>51E%&9{@jxNn_OJL!!N@v5Yf{&@L;>MH4x
zM-|jjNuPYbeFK#;``>Zb!X_%|m-{?6R7uY~y<t0*^v&D4c2r64yu)e}mGsZQKkliL
z9(rVLE0y%o&-YfTq?dkU5>?VqUw){cN_y&s?+2-*uO3u)s7iY4F?Mb$>96+*7^RXP
z`_rY~D(SPgKIyNLUVFEc@ha)J7Zru6l-d7|3C*Kb(szGiHCZLS_f(e|DrNS+)9&DS
zmGt0EW-m}lA3k#JQkC@LWA?66DYO5btk0}hNl*UFjV&ta%jZ4bp;Bi5JN-^cQb~V)
zZ~8%%^yph=9#u)7-s#IJmGtUWU(TzP+5b*oGOnnkXYZ7LLnVFth?Ki3>D>=`{75DJ
z`|sDEtE7joJ)NSGKE88Ono4^4hHE~lq@TZY=2w+6``<Y;=%-5h`X8MCsHC^Q&LUqW
z{r&1qOH|V1H!G-6NuR&*%c^SW^`AIeOD+BW+KcL`rRU$m*FY_O{|w7!YU%w4)NG|z
zX8$`UrnFOw2e2xsqgs3bZIp>xynr35o@(&}E>^Zwizl%Bwyj!xf#!>}YVig<2lY{l
zKj2!^K`kCZ)f<D=;u8c<cTtO1FyF#mt<3&+@%%nYEuO*W&E9J94LS_=SBrPhqBuw`
z{=v;Xp=$9EIyy(G#YfQO$Ew9ksJVHnTKt3snptY`6fULBRg15%cj`j5cnkfSE>kPB
z|6Mj5U8NR}VcUT9YVjF7-fdQk*KjLryIPt3@A9pDw^}@hOH1~v#dqk}>_7GYy@wsg
z)#5*dcRr&Q4?_R&1-1APem$<L#fu0!azibCMBDCn)#6Dk+V@Z`zQmq(&(z{gL~VGb
z7JuT8UaDF=igq*8)#6iB{+*!~uVRhYH?{Z`uWtWTi)V4K=O4BB7NP6^sl~fUE-6xr
ze{pkkxmrAo$(Jf?#K%Z$Q9~nM#-Erv8u2quJkr;Qr(tZ|NF%;R|H;iX;%zj&-%=y~
z#@ZI`G~#hwA7`u)pCj>j7mYIeZ_=ftyGHyDUwd<ncpd{1tTf_#q~5aAi1*R5IyB;c
z)alblBOb`!=>s&%?7vCQDMyWXAzywtYs3#(*v3^Op2(Y_9vbmQUe5H=h&M9*kdH?E
zk!P>`HR6#xD-Y6$PcpMZs7Ab!*8?Io;+MP)iqVK?vT*)njrb-RyQXWzJNb5LwnqGu
z^)C}N;-UP_TBuQG|GO2GE!BvZl2mV%M*I|A%XJ#@RH}B_q!C}`nE5u1cq_H+c51|5
zsf{F!cq}LF4`{?^soDEKjd(59cw8fX%R$v?jd(7_7UwnMyZkY^tP$^JW!q~S@n7CH
zyrmHj=3eD{8fEssyI;;jjd(G;QlDzXk6Ci#rA9oNmIvQx#FrVqJWV6sjCtfojrcQX
zhkn*5v;W;cD^9ccH0Nq&Ys9PR^)W}I%>H+GJ(H(VX8*glTwJIT-)50lsYbk;Z6-R6
z_%|MfRkY&aoViv*D?ZMpMRl~|<pd4Y*NUHW*1$k3p3Z+SnrOw>8MwNIR=k~s&aJh|
z?7wMfEhDXXJOx*cwc_)1i0z^kucx4Mcdht6p>KL>#q(J(-$E<CPyb#vTJe7Ny;Et$
z|2Yy5t$08lo%?9T2ikM5zgC(3H(eV%NGpC&mzqPg;t6^0a?y$}WTSS|iZ^ufnTJ;V
zq33~KTJeb16nbmLCn}ilr&VVEO-mb%(<-z7rn?h^wc;6NcM8*rZ<KO4QY+q3fLV-I
z{G-*!Cux=0{~lw_rfJ1TdVYAOR=lLoo#M6PC#_GMrxj1>N25hr@s-l&FV%{-G_i1n
zR{W*?fortlG0k|kUMoIRu4=PZyrx>awrRz0x?E$YRy-$z;5}OLooe3OrxovMOQ%Cx
z@t>Z|IieL0YFFxUt@u!l%uj2@i!z>fPAh)Y%hwmR;z_mdbX6<9RQ>4dTJff~T)w3h
zf9h8Cds=1ozvr^S54GY`<t=}r6|buB$#bpvRh#r*YsIsA<M>u9zSZf3G_817W|ux_
z#lIT(H$y8PR(Xf7TJf=lx@Bp_%R+p%R+;_pdH=s0tup)HGw*e-R(!2<<@s9iwhY@B
zYsKGc-mgq69@hzfomPCVtl3o{Uf0Df)uGJ(o0*)d1@XKr@9RN)uea~@A>LQZoQ4qp
ztFXMWVmi+<i>T8a;)BIEZVB<i%v!a9_+e9wj3A!a7-M6IFZRy3GsGMF*WLu;kL_<`
z3h~Ganwdd-vUGh5h*#!Y)f(cLP0zQ5cxJu6s3E>t{BuCOv(U@EA^urTQa^}?rnl4q
z;-g)QaD;ei4TcSY_-VyGT_B#?)Vi(^Uv2GIcZj#<aAhQv*?;rZYrG&HTiiHrh|iX1
zJr?4%)vO)>@!L*49S8B;N;U;Unf*6U@ePG|Z%!Q}ApYB^Z&45ru6%C{#D`M_OoDiE
z_1aE__;Hg{rbC(i?=@}NEQl}HxOY6no9myO0P*MQ?py%z=q3zV4DsoF3YS8>x}S+F
zAbwrFeybs#-R-YyA--Lc1sfpVU8(VAh<_KCycOc%EgZES;^X!FvlHUwg(mEQ_<3x)
z58~<VPdWhc_4f8U4Dt3<mybaFJ^%j4As(O6gOd=SFV^`C#OoXL<Q&BBdpG1F#Pj=g
z?=qCxe~Yz!lOf*U(+k%j{@;$Cw;&#1^<8%$K43+|`w%a1$*hM^X8$ez`|%j!3HrM}
zgZP5~oqqxG1{b$}4e<xdX1;-Vgq71%AwJ<|)q99ncxUYgh+nuM`xC@7Ozr&{;u~ID
z`xW9Hs=j=O_=gS_KOr9Cx0$~nKBD2>9Eg|rQ9l>rC)&FHgLsM^))hc}#hovUpv?YT
z9&cC*@fY2k${`-(q68hpXLPwxnc_7b_*IqSH?C__gW@?F45>x&9gU{cp?Htich#jb
z`)`$hPoLsJp8wr|;zQPN*ofjq7MeAo_>qy$%_yGa)Zi8rU$RMjONuwyXJc!MKdC#^
zmf}%5UpAunlsz7Hpm>#uZ#q)^%Iz7QDW0YIkFFHo(lw_W#k;JLYfAAi9dmn9Jj~XA
z%qc$RoSzm{X8*0?K3h@z%#u_ail?dn#E#-?o=jF#yv=V%wG@Bz&{k4BPTl<86rVFQ
zyf4M;9O2fV;&+a+aiDmfKbsAr_@4C&94X%Cm1j;A|FhztGsOdaG{=SFgLWS=oZ^KV
zc5$Qlq3a9XDW2%An;sNjRI_3f#TyOu@S^ym3Uop7Nc}&0Q+!g}oxT*Wbc>H4#V=jf
zGJxWl)_WC5@l9JT4Wf9b=j?+i{%L0J1d4~cbyq0GN6j1>PVrLDl|)ed)Rw!WD4wd`
zplFJ(x;Q(A;;pV<7Dw?{&ALyfc&r|Gr%;*wx2fwljpDUB7f+`$`)|```AmxEI<4Jo
zitieDY!1bHeXpHM@n19UCQv-sm|^oNKJ4n01r#q9UW+Jx?4-2C6i-&`wUpw^u1Hx%
z@n*w^t)Td`sdraWJlf~l)fAt0<gqnWX8&!2+pVMcwKbQor+Bu#iZ@Vv+wWsHQJMX>
z?S6MNmDzvW(r#NR9`1-`+bBLRvJ)v@?umgrD1PpVT{|hBuC`<smDztg_n~_z-fr>E
zB#OV=C3i2C*?+rC?x*;?CQA-byx#H`2PuB9m*HWG=iA@=KZ@^rar+U9_j@t@D3#fN
zyMZl_D_`%nosatoiVs|6*-45QY<~R|#Si}R?=-~|?%DAymDzulZumKhH|#m{JjEZj
z-*<uH5g&hak>V5o_xBRTE4FNOh2j?v=yjFi8D}~tQ+(q(!PltF{;Mv{zE1Ivi`U(t
zc*xiG-=z4+jn3bqGW)OkbNe>MPagUF4wcz|mE*g+6kqxFr+ZXp|5cB^+^6`<-rpWj
zJm#riA5whgcA1YTUbD;l#}vO=@6{8E=REZOQ;P50=JGR&_dMyp=M?|hbIS`Vv;XQl
z^IuY#{a0U!ct!D|IpQ_Nk9Jh0P(0}mE#FXl>57s!RA&Fx`%>Og{OPyHQz;(x`bF<3
zK6RRR8pW$VZ2q3g?7zBtm2`?{{ryQgmDzu_`<4$B?|N{+M~Z*_z~mFf!+!Pq6UE04
zI+j84vJ)aQDSoy|_s<khd(_v@6kppQ@e9S<c60qo@weO7_(t)#W6pe|_}s$-zEhd~
z*PO4PMP>G1bKqPS#q;jq^MlIlzot{wpA_%=#GaoN|NBngY>EdS_%WN}gD;)>i{gcA
z4SrMn@VI@yDW15UDu?2WC*04Wc;h2S{-OBeXEOg#Jo2rfe<?n>Ufy4dS6+2eF2yfT
zD9WXH=F2DLQGD}u|MDo_xhDJ{#XtY}<sZdEujiFdW%gft<551vORtOqil2V>PyxkL
zZ{Dns;;a9iRY>vHhkq@k`0E<SB8ta;<WLdCXFph{nBujY1{G78{fFvWF_qbWJZWA+
z@!hk-N~p~KV|8)~mDzt>Yfwt@;3s>RQhfMx2TJ*WFFv=F;>SO;Eu(ny2d9@&eEGUp
z$|&A^L0K8apAWVxr+D-M(d87M{@cNFidUcap`7B^FEps2c=mhxR8V|-$H)qbcRy)M
z1(n%<n%=CSGW*Za9~D$)|Jh4lM`iY(@jZ1^X8$?LSx05|pXVp&sLcLzXM&E(>^}{*
z>Zr{AQ}4Kr%IrUv-q2B*{pb1@Ix4gO?D9!RW%i$avvpKv|M~Twj>_ym8<y&*%>MIc
zg^rafRr>#b?ORl0sZNJ}y(%$VS;q~o#FxstFrX5TE9=1-l{imXAFi)NXJ!3;v=a4|
zwZXkgavYdvRAQvEx|UXABV~<kT$zW;b=Y89nRd#0Za`&TDbpd<N4c%6Ws@uOV5ttR
zS67zj10Jf(@Dd$-Z&v2DVjbqZuS`8<-Ca<bjzv1$tY3w*3w8L?r3w!h=uo3i6+X__
zp|e*N`MxkPrV9V%=`em-6&B^{uxM`;=KWQk_th%Q{G-GDH&u8)M~5GOt8m|M9rX07
za_TP~x*1oMpAQCWtFp>Z9YRJ_<+&^!7DrU2|99o_3#+pFHy!TntjcX)bjZ3;mEAt;
zQ0rw?9?ej`zH*My^^*<*YE<K<4>|<2t;R~}I?T1L#?fgy>>O5&M^lyak_pvV^hSsD
zxz%WsqI~~bt1<MI4lT}9<AxVH*gUDm^Uri}`(BODp6C!&xjNGy>9E|eIx`;VaLA%M
z)9&eT*Qq)m-qGQ6V0E6jr9-7z)w$w^4y`s;=h$mH*dDJ=ldH<>aKAdUF6j`FS)GX&
zl<%jkItQK8A*o3X{y43})gCn%e^Q6H4mDW+xDNk(YjDjG9qLW3!Fq?4?`usB&N!fh
z{bA+YX|E2Rw`!1kbeNc4gR6Gxu%xgCQxlcfr$J3N->SpKt~EJilMXNX)Kq>)>G0F5
zCO56op-OB`9$%?^pUZ3V$}$~#?yJe`i<O^Oa!p=bpu_05HF-!mZ;Q&U$yIZ7SfE#n
zVKa5uYFvx<({wnlt;JfCb+|R67VpF;&o`nLr$y=TYhf*R3fH0XE@k@!9U5P(MV}z$
zdB3d1Y=0f>e$`@xukyOqsLia=I*e&so1;eQ5N=zWSKW1(J*+lc4%cDjgxU;qR$iyM
zwRy%-`FdMx^WOmF^*UXfUHj_r^l@#vQF-0I)n=?(`MQ<raH)+Br7h}kvxN?|E$VPv
zPaT>%)!~M2I&=uE!v&pnFq>J2VI6ePY^cLQZFO)sR)?)xDzD4EI{e&J2k(qJ+-;!z
zc`dEOk^0KdwXq(n*3n_QsUG)K*J0iOJ!&c|ufLBT@0C?x{bW53DXKu?Dm~uGt3c90
zJ=)|{;IJ|>yzNH?PNwOx_)7)O=j+kwQw6T**X6pj3f$~mmoHN)aM!*rYrm+#!%=l<
z`M3g4C)TC=y$ZZoQkP*jEAV<xT~51Nfj5`ya@K_kq`t1pDW@y&E~hSok5wS8Rz12L
zs=#}rdNkdu+*Z|NrJc&^T95a(DEo)j<HGe7css8iwX2llCDvos66N@3>v73^<?B7I
z#}0Fpub)+q$EPXJr;0wU;wo^Xr9O{ER^YOwK8->uaCV437Y0_~_&9xj@u|SUS^Bi~
ztiY~~`iyt0z~<xnyyjeiRrmE-IIsc>GWFS^Zv|$Q>2rX#0?|$C)7z#3<9pO+n0W<8
zJJjdIZWVCxRc?2zK;J3K{cS5?wYokBw5UMmL-lFgr~=Jz)@Nbe3e<jIpVw<tpg6xi
z<11AlOTPhaOUm)4a|3?KE5~j723+{794ALLpwYK-?3mbq$3K>1*^&mdPA$jeJq>u`
zMLGO0H=yyOayY+kz@@j#VUyE<Kd+X<s8&PTD}xHPjg*hUohZj&yM}ytNICxShOC-Y
zjw>MzX_i=yJqZozwxJx0wl!q<%5sFCX~>z2$}#LoL(YpYhvoN%jGtDHW|a*X6H|`j
z76$YVE63Yj2Gou#$A!TLY~)jpO#uc>_fVeK3<K_PDaVNQ1{^g=dHhiW*6dS`26qj3
zSXGYfj|OzGD97Dm1HS22j$H<g=xbb#>D?OfeXDY~_iMyqP0C?9rV%gID@XOXMr>81
z9BIoNF}k7*C-yaBazPmuBsXH!oHFI_bt7uNm7!;DBZht`LlwQoT%A&eR~;Jj$dfYc
z)ih@Eoia>vZ_ImF%is{+n0L>Xq3MFgynM6_pSL&Wfqi8-ey%YWZ!g2lXN~E%p$v{c
z8q<758JbjW!u<JV_}H=ukIgK@0m~*F8&`&jLz=Kwco|gVns9Gm87j|eLe-cu+}Y5C
zH{Hsx^jH)2b1K8Idrf$;Zy6eAG+`HY8B$7`a7nK+Y--e0Ij1dyXZNPGG%7>O{!KZx
zc^Oj2H09a)W!M<klvy>(Fk(eh8dQ{`(f+11&o9N3<fe4UF2&-vP3f9hihj9G>7H7O
ziaO0W<XI`sbZAEP-BN^Wnz7y0QW(28W7+9aq=q%)qr;_GF~1qt?Jh;%?ak=AxfBIw
zo3ZAqQtW@)j3*Y9VpNv0eP$_YS82{4F{L<f*qoC?N)cqyoMmH6(b%au<3^U^T0nDt
zb1p^LjOKLiUy5eyoAZ!b*?y!sE6htV;ZAc7>{5z`ADeSwn^K%BYR)T-OX1zH1%K8l
zMOBj))URBMeSKQ6OJNBdy;{)bR|&GCTTq)>f@MovQ1!M1rb#Vm`lJL8FSlURTP2wA
zx&`wul%Qr#3qCkjg55O@xnXY!(9V#fwwB<HtsxCommq4GA+IecLG1~K95<r`JK_yl
zCAtLGTMW5&d<h<$G-NC968Jnc<QCTw<bF0}gFz)oC^zJEl%R3bmV9qff;~N2(z<I2
zEF4-gp-l;{`LyJ{MkN?Bxh1RBF2UQC%Ka6^@ITO!-g(9Nb*&|*e=kOCYD=zqUyQQc
zmfZTh81Z_oxb03cY8kiUx=Y1as%gc!$BUuw-iqV*7Gq^tEB4(|jE3`DvGK}ctV(Rf
zw1i^RKii6%rxat^lU8&NFGlU}tyt_=jD$+9x!I!_70p|-ms2q&nYU)LeKB$dwPru7
zVvO@^&8uCD@os8snzbp0%bM2QXi$tBhg!3sMlq~zD(8o#McA9xn(K0k&@{g_UuPC!
zUcENdf1{jJc5FlS!y@>g4Skb~aDPM_PCHcu%ZN5yy1xk97PR4-twpH5qYYQBEJDb+
zHk_YOglA9NFlurUtg_m0cxVweR&GlZ-y-GrMq3uS7QwSuTV8S~!g<HGoTM&7bN{yN
z+Or6;)7tV``yxDD)0PoUi_q<GTUM*1y#I2ut@55jA=1*?vcca%Smd|m!q0_RRIeQi
zQws6EV>^z1PzW=$<Jl{Ph#%38wNDh{MR+?7ODaVB1?{+UV<959x8toPg}8jS9skZO
zMD3^T*l1!QT)($tx4=Sdtz<;i$U-QW%V|Hj5GLkE)IfRMAS3oLFT|;_Mr>wWh=M6b
zENEH?<?=Tl)-J^4gGSs`R)DkDjp&tAfPbk*Y?4s`vpgf-d|7}Hz4i>bQ-Gun?OF3e
z0p6?IbMxT>G<IuG<Lw1-3~kRns|qkPp*>qB6e#Bf%4Oxa0%V+O&+PF9X!NK(2Y3~r
z&zJVxFr)wx<?Wfy0&H#4fh~I#;I?T8x)>MWPyY^_+Oz=8y*qGgtpYHv15cLZBVc(4
zUeC_Q!o3}MJ3SwVt|+&k=Ht<8<^JpW$o{SDe<~k(HH|rKZ$7%THKxnPeDt$1W~;^d
z@E&T+^lAB+6lBZ|Vfk1w%a{&6`AFJe%wI0~xNy{%i~1<XyJO7OmihSb!I*nH=HpMH
zF*`TQhpv7{ZmX4#x?MU_ujC(E*mq>a&wuDJvLo-M{ex*_M;bo<2djl0>38)X)H^zI
z$FYB~Ki843cK$=ZryW^o%|8tI-jVGSl(kYPs$!M3c_$7U_YZx|I&rASKX70t4j%Xq
zD&J0o-9K1N?!?X}|Ilq^C)RBF5AFAN;(NV+Xqw!K2g~wM=S?Su|H?yYPA7Ir&qH?2
z&V2hg5AWJ`=A5f}xNFmyZI9*Q)X>g6wIdISL7mA}c~~&3Gq26bL->Zyw40a*x1*i8
z-!BigcREwwH4la#Iy0ni9?A+j^NNLXJpC@LX`F}iox0GWaURyA3uji#L)3^aJp3;g
zj^SPS^m8uS&+o#YFLP0}tqaR;=Hk)mF06Js7dswxQU1NoMbwurELxk3-sN5RIUyGf
znsimpQ*)8ly(@PF<YIrnu8ee3_8Z-mHvN?MGh@2)pG7VzE$zzv9ddDNcUKN?q<os-
zqO!e8E(X2m%B8t~QTu0C8fN@e&XY{I{n=k67@Dx<wZE|MWy0mh{-Su02@ALX#qqHw
z^jPs1K~qe4WaeMAT4lo0u)lb+--I0V7qgR1IMwMd%-)#ru=+33b4>Ws<S!Q2?8dwn
ze__?O8*9~8wp({&<Dx&9=iH6WzWqVBaoyPP^&dQ$(T$aF{Xx{aZp=FQ2L}Ij<LzC4
zaQtRBZdvsQ&S~8^ZuTGi$m_-~5r2@N*PWln{6VV@-MPx?4^FDO(?<OV1BZ9#%dUU$
zF1R~`n*TxQobJr6@dsrayE8gJ2aAt&=g-U>G`-uMp3ifz<3o2|P0m5r!tQK&GzZ7@
zO&Pu|2iBcTd2UG#&TCCsG$jXWcT<{;&%wn|Q+kicfn9<r=l09NnJuPF?3Dxalcqe@
zE(ZtioAQEw4vaFCwd^-G6f4_*{6?LIJ(&3BH>P*#!T8(1@ryk;=G1R^dGuh<UB7WR
zya$U`{6??&J$QD;Z*1AtgJB`RQT22W8jkvn@eh0O%7EW^nAwA)EPta%X%GH1`i<oV
zJsDm9H?q6-WNz6n4D8*L<A40Z?vXwDD&-eSBYM*A)-McS(35LU{KCG(p8ULB*?zhw
zO_%+G)1#gYo%#z~KlkL$pkK%;?a9Y(zhKqKjJdskVU~#*>-PMGJH5@=y45e`Bfe(r
zSX((>q#2D1vaxP~84WYD@hZ`bHJ@gq@fkDzxRi}ykIZ=MKsJ_sHskvB*|=3|M(?@V
zC^s-?o5*bRGBM}N(b)*>ZO++)vaw;LIgPEeaVNr@SKDVJf4(_g>Sv=}qB-A|{)FRc
zbB_G}6B8er^YP1{*pz8b^|hb4Tw=~0|NX>=hP_z2=_hnudeLeAPqeY`#dQ;ZLgmqm
zue^W4J-ip|4*rR-dA(?7^AibMd(pdta-5UBIHmqi9J=3&OG|&?(kJC{-+tghk+Qz{
zfj9Lnxb*4|WOlOPv_n6Tt+k-<h9Agtv!G_~4-|!1uzti3l*U`|t>+JvZL;9z0m|)T
z798G7x&Mv@E4NYhPq*N{+REeeE!a0d3z>B-nes6UZ#r1g?_m}ms4V&UY!)sJv*eiF
zSvWY}k`I?>VZ$s-T1?GC{CZ2S3d};tf0q2}l7-<nE!j(x1)F!4jOm;O!(2-qF~~wm
zEh~N~|Bkn9tynYbJI+{JvD3@%SUJRsnycRt9AL#k2fu^Utmw4vI~uRHqQmU(_`2VU
zb|K3CSFPA##COblZN;j+zhl@hE2eh)j+WJ|xxeXmWExsCtnzmpFt=vc>~9DgXwCPp
zzoCbZH5Xj_hTpNu_QT(BXsI=?t^bCg-PRm7=NsBxu;!bPZ%BD+P4^Msu=JZX@7sR^
zE39eV?Hm3yw&A8G->|)#4fAwgF}RNn`~Ucgf{`{{_VOzdBW(Ea%2)K8Z^Nnwz9MU@
z4b9ek#p07Tbf57RCiiU^74#K%KiV*1*jM-$+Hkr0E6VHHaz)3lSZi#{h4sIptJ;>6
ziof9EFk5<Oeu2|?TdE&@!MmBZY;g7qg4WqGZO0e<J!H!ri@#vXbz6GIe1YzbE%m&=
zAU?;IryRbZY7INOnSa6DR(AYp_yv_L>^P;`7fc;w$BJK{k>{gaLrM9J;5a+}PX3Jd
zOYJ!7;AafoZO4miKI7_nJ2sy28Qq`SF>u^xZ1`%&!$Uu#Qn_+G+s_DUq@q##&v@8X
zMQ6Rw=wYv7^uJ6jAEDy%_nF8JRdMI-OgPL{@zBvs?AWB@;f<LnJgQ>SoJ=^~R&m{g
zOl(h6ahhu;a&lGl)MP?iTg{#wGqJF(nq~De@!U$S{Qp!2S~#gW?L!8<{nRwQn}HpZ
z)l4~-fsf18oV+OmZIaY%5T60hi)!wekbyPN)a>M%f&1Uo+@sEbu3Sw+;|!QL)^L8^
z42(6=@W;PTSYfYW|M#D8VT6VoZ+*h&Pz^u*_X&08YS@0ga=mVohF&v2Vc1a(7mxdd
zs9PEycm9Os?=*aB{Rs#DYWStiCtR<oReq0u!kgAw7X1E*YzyV~>yM}yq~(_@A5qU&
z%O`t3!Z1$DW6M9H<5Ddb#eIb7E-gL1Kf>aimPP|U!uqk6A5A~P=ChXTn<%$SwCq>@
z0lgZ4S)V_kdna)I!w=}70b88<fab%&q%9wyHy-Rf_XA32fIBCAK-L=2VE6~TI-vYj
zvipE5SHXAfK48x)(4y7{Ecyw~$w|kA%H-YG>2Opo?Nz^$j?Si}Dk&Y6`;tLR)A4pB
zxg<IrN5jdzp6Q5BAkX(shwEnYMwfIL9V2hmPsguY<duT=IP;D?`u;s;{3SQse2?BW
z?HPCIJ*u|0=aAL!aif<#TTXe8*#qtQ$>%*(-u6r!@E*C*_H;FUkNu16scZBeUfb=t
zyCe;Ir|pSPX*hr1p3m;2A@HL;y^f?ozrbF(7L<n5ddjuFX=xZ`)SGw4rlG{TH+v3D
z!zQQRT;3xM)_%SDwQ(ArPU=m|(su}2)|*p5y+hfq-aL2b9afy{tz46Phc=IU({SxO
z9M0@bOnnEN;@<T1eTS?1eHcFA9r_#h;gs(0aM!L6ry0D%z@dE@Ta=310eu*xT<`5O
zwGUlxrsCp?J~Tg=3iG5sti3W7Nf-L?ZEPx<KJCLDUa6S(r4N02r{Zr(A2#ir3eN_8
zd9!XRu669o3Au04N!^z<-@L^Fm%iM3`7OQ%_GQ=IZ_#&JU;el7Ew-&xZim0cza-^;
z*S8pSu`g@cy~UQN%H!L-#g8w2d8_JM*p&8V)2ug$Z_tmvkKf>4$9~*-@(uLW{g}G(
z4P0FMQBS#Ey)v*LE&Si$(bRr)9ry;dR`%lr(>JhB>c=StZxDN-pYncl3idte$60A9
zNcr54vDZ>it)w6Q_okp{{r()dBn2ME{n;rp1=H>Nv(zmG+nxLKj$I0_`1j}1HYrG(
ztn61c1qI8L`@g-0{_g(V_wY43oa;}=<F8@;s6W4~dyW1X{W*E+YYZ>!&niBzF{bVS
zCiH!c0HXn{==>VN)&m$>_ccNX58&HBuMpxpfT~xoFg|tw*PMR^zr_QXx$PA^w+~RR
zrM!aksR0Zf_e!~*K7e~1U%@PW0AKcag;se3SZeSJHEKD~u<#{*wQ`{OyO(%o?m+vi
zFL82!108n1#A+`G_FwQ4;gJqhhrEQtJO`Q#eTmka9a!JuCH@|9;IF1Has7q^Z<M^i
z$~O*Nnf?N!e>u?o`U`ZdGLQy)U*KocfxNTm1&(wZ$e6Gf2)7@|=EGi~yZb<%wtRuF
z!2>y{`3oe@9LQIt&*8RaAV+<8jvD)w+t;7t%q8Xiz0cwIY#>i9dXBnZmB)uY$ElKm
zjCOgBk@W}hw#9Q4cNoNm&7NbU?I609JcH$sL0s|v86J%t#Ouk=;2$@Lzji-E;o?DT
zu;3XMY#&6E3D3~v)F5hyJj0H=gXm!P3|-z2qGO|H`0wu^_A7V_vl@=HdHWPc4IOE8
z=_$JRbY#`-PqDYJBj3+?iq<0?c{JcDR)sopio;V>nd3;c$x}qGb7Vo?r${^C$o)A_
z(C>;Phd+OUgU=oL@6;32`{u}H8=fGn)RAqcKEeI^gLz=|6Brv0W;Z^;G~2;UGJ1k1
zPRamRwI?tdJD796K1M|BV1B;)7#9}}CJsGDwZy?(x$H3pofyp2h{srZdoWuKe~gEz
zgE_+TF>2=w=Ax#L(YLA-PZmAG)Mie6mHG%ryE*aCrAPQkCsx`12>NbLtT*QoRO6l4
z!2c2araQ4t|3_H3(uw7r9^v2~Cw{N>2=~u9@xhOW`1a6=dmlbTrB6<ra^xYJ<vX$e
z%7^Ht6hLcDd<b=Gr3C8w5QEHzaI)1yxb+{x4$U57^r#`cQ}h61!-go=Rv*BB&JY$|
zd;q_7LzuAb0lW_kVeMHD;Bk2f=lMQ>)3YHg>HPrwGK4`L9-wFO5I(H-0Iljd)8y-Y
z)G%`9tULGd%hH*T_TR^|fzE8S_&!dIcIL2<`&b$2%mq&OF(JX3XH4&-&qima>EB1Q
z!_F+txreN)&NO&-4`*LEv;B#CnETC{UDw=$Q>n7X+(X0qLuurG4=>vfWkc(GSYthu
zB~9<a#c?Q83-6+~_fVdEa~D^mhH~EdyO=m{D4jRoMTbp8*<jjTJUu*=_r307YVuG{
z*W88C%c1Pt`YvvLQ?{4iL15`n2BzOZ)%q?hzH$eN?Om9#{SK_GU07@O9o!$}qWm20
zz-x>POYH9;E7FBQMt2aC;KGNM@1SghGF+Z<8*>i1aQ5}vsCw0fk9XZh{BsvJnR^@M
zUtH+se;aYdE?m<0Hh$I}#)}<pV@$hY%&dAFk1U3<>gQXqa~Q@}H*aC5=P;V?xrLhH
z!)TLm3lruHqg}u)+*>=07X5Ca<NjgnWPA%VFAihFYPaz6@i69R-bCk&VSIMuCMM+%
zW76)MxKV33C(gZzdaZ`j#{VW<dk$xQpPN|UXE+bFzlqoG!|7S&CJcgyvr@(lI87hU
z9oKFke#LOw?!1B1yN2`b>>K!UdN_yq-hjcq;e5^;(4-BgQ`;Nx%Nfoq71uGZiYvRO
zUstYcxpL{{>$u*<mEX5s$2+wvHPf#n*V&beyso3VpDQ1$uA@n;EA<So!)T!^`xIY8
zw=J%Wd~*%vM_jq_>@`?kbLH9f%KFlkPh*ws-(300?HUx>fIlp*p<O*UW*b~Xqjqlm
z_BUDin7A8LpC%)xzZ-8IO~#v%ZalC&S$QAdjq}5jv16tiM>{2B_9{1;bW6tQJ#PF{
zI~i7I-FWo-Rn)of#-KY_@jlIs&Guf!;T$(6CtSs(D(>|2zY6;%?kwwl71g`Ab49zW
zxTA7sOWhUBAL7pK@2{Y@uX6j+6%<c&=c>(DaAcl4b(62aXQMmEd0augL+-p~bp_`x
zyR&uUEAV~l&hXsJsFvx@vrjK0Dc_yNM=qmJtr4_bb{X#tM=&VlGGa_eaLu60sA)ff
z=Q>};#^EFQy82~w3>?Ai%u6^jX#`8JU4qr(5v;o763%T^)|r=Jb94mDye{F?wGsSn
zcL}C1NAPX4OW5^w1TW=ZMC0NS-1y=m=IVJc?D$3GwDzES#YK3Sd9ZTWMO^CR!E25e
z(Z=0_Q@UKl^dJv*t#J{rr+Dy1<^}Xv>Y@BQd;#%^9&E7v0-hi9;GXFh(C&r@%{?z5
z_>~9G+FZb~ZyvO2ashe89z2|T9u{>+vh~yRh-fpC^Zq-J{bnQiZSi@$?=zBp#-B%h
z_mN!J|2z;hlAqe2NAQ%9>|E(QRxKIH!1w2HX4^<^y>JdGM@RC(hI9CLZ6yE2oJ0MW
zBiVHLIduFwl4d>6!LDc|`_?^&L3KvaCF?BQTaBXo?X&RiF^aCc&mzEn6dh-u#kk?4
zl<N{_5g0Iv9aLxG8#jv8nw`bSg`@Z(?+lzakK)OvXP`YiinIPZ1CuMG*njaEG=8e=
z7jy=tpGGOyFU}x6Zxln@oxzpro@`Qn8k?JW^4#0gnAp{mu4hhTpxTq)R-Z<TA)btl
zIF0Y#o-7@F8Ydz>IjzfSOpW(sUbWNEuJvT#r&Fj%^5m1tr*Pq{CoMLgLd-o+u82E@
zuJ1hgW%wziWqZ=H=P4|yP#&*$3f2w0c<I|oq#Jp$;KoVBTX?bSj+5xn-;3_kPa=7Q
z7pIOqiBaRdxY6<?{!H=W(FV$XOT3tzeF6=)dGX%e6WDgdix2mlK*wY+-kE&@2c9X%
z9en~OnO;0-djk9ad2v<a6KG#!G^73;$Hr!(Ir!mm=ye^<*87iRs%kW|<{rn_!K3+~
z&v7`98O;#&ahwPr&GyZXqtWcqe35$$QL9FC`r~7Guxm8i9y|u4Q=@rt-Z8}78cmn6
z$8h8IXr^n9LI3+`1~xy25yhkVHSZ|4)EPtHCr9zF<ruy=coZ#6$B^@nVmQVyY3xxf
z96E+owMTK$cMQFnA4OKw82*=c1Wo3SVd3K=(5xLp^}!?XO&Y_=^NwK7nK3-#dj#9=
zjA6R^2+qD4!<x;GDAz~FuxsvrNG}<~evke`ww^af?f(yjt-KjD_disadNacNKUATz
z+Wm*hF5V1otZeu7=9rwrD2Vdrp!<jMGv1p$lMW+ojW_GhK8*W&y!p-ZFixHJ=6S2b
z*nHcY^BNq+j1+G={yc=y-@RGu_95l`-<wx=9D;rwA4X0)gbYI;wj6N?C%gIZirFE|
z()iFz?+^wK@nP<lgV6W(VSMsIJPG%q-j;({Hp_?0V-I5BN*~s7If#lKKAdfG5XX=E
zDAdA1_+Iy+$A<%``@)Ck&mX|4OdmE`djKQ<`7k*A0E(*l^4!1!Sl7gtl{y?ik50bq
zUA`YTtbI8>Wk1{<e0l8neq?(1GJVN@gpK!Q^>O==H`$k+?Dr#XkuU8H_alFkFWvs_
zL*zkUj(xlj-!J%b{Qi9y{Xkjc_u=6?U;2&S2it64j<DW`on^l4+h8AR)Ei5aAA1qh
zdMxYQ+>4v0W0mvjy=a56JUeMGVw}e+?_=!6ZSS#k?6wz;Bb5EB?}g8-vAmg{guN@q
za?-gZWNjZy<JC#%a%?Oggd`y#c`QTvCt>T;v8>iM2~R(c<;J2tsPuO%J3ik7)5?B4
zd}t5c8~U;Pygis|<j1|<d$85qkA}8;aK5)67c|_17sLGc`^Rp4AM3}VH+Q2X%8v)O
z?MCf*KbFVsMx)h!9PF|ihP(W@y6bMVI^o9`Rd%E0bwBE-?LxEXe(ZaC7xXjy7`1#C
zs^t1{Q_wE_t?bW>_Pg-Dp+8ev?80p$e`e?I#6fd^mOj{t#l8JmEomo$hWWF`%$=|w
z>(8nlJJBS{pT#|Q;_GaGX4Tq>lPmrC{L>E1*x}DJ7j~e}F@LUEvjf$V{guyJ?!fgY
z{#5thf$1NV<FwfUiyVJGDA<lK75-fGWINXC2e9}4?LeCV=FL{Nn+9<EsO?y&4PgIX
z+tGPQ0Ke4Pj_acXI5RU5o}mFWxRi)r)0F+zCSt~t0CoyXMC~mB+}A%5D-Q;+eVary
zz7W6-1>3OhUI1%6*@lL10~oPy8y0;J;ImoVP*E7b9wWCQyk;O1%(mfO(?GtewGI6`
z1+wj@t=MlBNdNO&QM-R2cdgorac+T34c>}m|3KF5vlUIE18HlhY>yA5Pwp0+S{2Ay
z_qU*YM<6%t+Je5v0{P$6El9W;$cw|b;QHf0-Z0sMviE_!U1bY;{R-su)XfMe3*@;I
zo3UDN9QQBYj7x^&xW;cYGP;iAB-LhAvl~ZugUx6^a2$L5*aWS|I99s839jSD@zJJD
z7#BN^Yoj(P=ZDIEgEnE-nsKaev<dTejpNOtjaYbm9HXCZ#QfxO%J0pMO2%g#lV@$j
z<n(bI<FOGTzs51Y$3~1Q8^;ATHlm+i5Dn5dpqpV3H=f=A{jNc5zH9@2*#vP-zy{nM
z5X73A4cP7;#JENqFfkyA=|9$^cXSYYUtf>9@j=|aX+2)73}Qj#daU0bM2CUv;eJGU
zeB1SCa5;!?3)bPzgCMqeybe=SgXosD4qdZ?xN!P9yetgjS=V)#R%1Lrnyf>cCgWMH
z$~s)`FrG$l*J5O^@w7X(7CH9gIe5WZ#19?Mk=|?3z<WHst=3{o=y>|nU5ob9#?vcv
z4U!g(r^|&kFy1(x_N&%l``+<18NUWiPLF4OuED|^<N3SE8WcVo&pX+xG4|tlZoaV^
zcYlxP_|2<fQa+w$QLC{?FPM1_tC86vn8(_zhFzCn2Ia59QtM#0c(@9w{epRG*D4sh
z1~X*JDohv~%(^bCa5y5E`#P<{j~T(#mal~I(qKM%u@at}gXwW_C6?|FX4>qPxNs(z
zULGrvc{7-=Ojn}zi(n3_wi4Yw1@m0$3JlB%rqS^g7+W69gas=wNpAu(#;m}?789tp
zT!D3+CvbV46-cz2z;_>)V|U*P>~L0DhfQGMvgO#}Gl9GOmt#}d1g6?8$FgY?ShvA)
z%vdymwqKWF!iEX-xwH(!lO}M^>SeG#If2{8FGJI76R1oXAouYE-fFxI_tGZt>5rw@
z_G1E5l9wX1NLkk}g>8)xz6f0kU84}*>$4QsjY4>#`BKd38N#IBOQ6w)aLLUj$aM^1
z$mS(T8X3X?kxP_6$02MrU<oRsLzvxi3HHnh;n}~7F<?aqXWUtg&s#&N-L@Dr4u-I3
z;$k#97sCGrF2<f)A@pvu80IfRSo_~1T=*EmBli}8zeDJ}eG!sNLzoq_NO_+%l(QTc
z;dIkbHfXm9U5!JzC4V6{nTN97gN3NhQ10BZ5MfTCY!$Z<&qjrE_27jt3kqdbqlH)!
z6UvB!1<05a%2y8-z-mP(t(EzYgssYcaSQPHKq$WtUVtWNL#Z-a0FRrYoL?{>YoCSk
z(S!MToE}R3o%2yGJCuXt=EJHul<|Y-!>>jdPq&+oC5^(Ekv|W|+J&*sgL!yr8piHB
z<{?`ZM#tEBs5UT+evb3d+&zr3ZReqjUl<eqCBPygjLYsNKs`N-s}d7{MPXbKodC`H
zFfJOH0Gr)moY^`7rpLk<mOB@1FNe|N&Ro>HA4cugxhQ-c#@11Dk(L?8qW*Jn`A--h
z8_vb%@-S}CiAQvuaE9EBheNY)_SzJWX2#+C7Z#69vv3~o6OTjMa0WMvN4R4+TV>Bd
z507x(Po9JC{^5*XHwW7z!`W=Y91Nck&eNEKN{hoew9y<KTp!NQ-)1ZCzlSsC(ro-y
z-f-2eoQ>s|!Z|N+Hag!6XARYCTznPIc>UQJoDt5vTeFbzJDhLAXThg5oF|&iLT1ef
z&P|>Pzs3=C44#Si?IKvyU?yBmBY5$`4BWDdV4(jDSPqC_wYoE~ZFmH?oSKfRJ`wCZ
zW;y~wB6zU+bX=RH%p4q<h877CTs>kM!dFJHuwp7MZ;hbqzNx5vAc9Flr^4lQ1b-J!
z!P;vPG~F=;&mTq5Z{QTvOO4?2Ka<h-YXpyNoQ&Aq2;Q}yj9nEGO!+<u59&lRZRI5V
zX&T8lwv*7XLnI%3jDu;<NS<66hyLnFt}%<lNQX#{e-n!!*GO8;j>SZuNEUUD#gvdp
z9)A*pX_F#3c2W$c%#CEtwlRoa5y?HbqcMI<ByGc^F=}5VuQ!QC|C5pIdwC*EuSW7>
zz(h2B5Xr7}C*tqxNG?Aag@+lD{NWje-M=HLsS<_Ql1R=w5Q)AuqIk<C67>wCSXvl?
z=dGjIWqSnHbd93ZfC#u)MKS1CIBNBd;*_=Fxa1VYIqGnPjEv&!j4(6{h+^ELFkFs^
zqQ6-fe5XaxAte+Q^P^}qGZY(FM={Sh6sCz$y!aplR}MsR>ckM`dSVpKT7=+vaunZR
zoq!P!mE(?^fY&KeY*lXpTr#70<YX}J{EniHXE5waqIkAaF!oiS$R7K~qd~)o+&W}D
z;#y5)<$pnV-FYI%Yz{&%i-|mLAB4r2$kMOlkUnT4HOt1q)O{jjEyiJz??mo-8;Hvx
z6Zv3PAarpPnbk26n)r#Vco2ZtWfNIvVgL?qoJjrV0Z83Fk+rV)qsGyREb;e;>4k~R
ztnCk%TN8Qns2{?gPUIGMKP-GVkrPVCBJt})n(Z8mqkkvz_kgjuR5p>jvwd;1W;BPc
z_QhR;Xy)4Z;!f*mE_?5zypIvhwsU=O-XfX@y7=G_qG|Hj8yg2jb62!C=D0=EpoKTa
z`9yQdl`$AFA)0Ue$Dn;|G<(z@gOXX%oPK099xaaMHP_MDvM!qCMP3Np5l!<%FLXN;
z%`ttwkbOFuv%h;{e{wXpEc3+J2hsemmnRy(j^^2vQMmarn&+pFLio>Uo-i7PCI!*l
zeS0L%R*K=0kdbiHi(yEEk@(dlMmewaz?^n5Y~<;IhTUSAS}_9KtYWxn_Xrr<$8hMt
z5!mY(!}4r*<@0Yb%I9m`k?0e{-q!ADG$Dp5scx7X6T^U6Zum1ZhCe#E!DCSjgYLTG
z!kQSq3w1?{#25~2=!)q5G5qiJaNIi)!`hz1VR$))-W9_z?oJF3?iz+8&tjCH^DyMT
zi=oL+7npxl?qA`8&_6L;Y~g}kB{4jbG88YW#q$2Np{P_pmg#MWqHBv-{<z_cAsu4*
zJIEQKrpj$SXDqN$?ms#NiM^HmU5DV<;8-3lbi!r#ST5P(gxfx`^raIX1jn*_=3v~9
zj^*F^gK>LCERUEB#^nXE^ndJ#qpM=sV4@?oZHeXSCXSe&6ie6hgD~M}tnxYKK^S~K
zmXj(CLZ=(CEZ;p4<qu;y-C-b}zK&(y4+kWEjHTal2L%04o`<;uy8nx1*H;6OT^`H$
z$pf&zW*ncl8~~q&acp_DKMY#NakO85Bpb(Zef9pB&?Am__xD46+c@S9?uVnj<Jcsp
zF9r{eqxtH-$Z(5OKBv|fvEFeU_NEW2j*p}Jv_4oC6-U=LePA#xjsvgt#+rmU+644Q
z{pE3NQ?obbZ-`_00eckhh~q0KdjuVfV^R+B>|`7xRuk5j<7j3@tiK({pD94@lQ<?$
z1svbT(XlnKH6xC{uWIq*XB?OKX<?ZkN2BUmOsR<D(R~`6uQ`d<jvC}Qn8Y*LYM2^M
z`X5W@9hX)4{&6R`Km}27ASfbxZ=Q4R+<Px%2nZ+$BAaL5Wonw4BhA#z%*<Ji$_3}+
zUgauBnx<y1+?tk%<9B|3KYv`W^U4(E;TiY2uIuxDi_p1=YI^5N@nv|TIwz=7G(D4`
zZjY`Mg%t_vCACug<es3u>{BT`tK!u*!zx8VTD%&XTq(A`iBr2}Rf@+e<J2Jql_H>L
zoSIZ#DN=66s%iF0F>R)P{h(5;35Zpb=2eRQ$70kWODgrxn;5m*SC!&six@R@L#4R4
zHClE5LBEcSR$o?EiW~n%sh18`igTYusoPIfioFR@>c_uTiq)4Q)r_l^VyZn-4gR}Q
zBzZ-u|30o1UH3((yIxd^hglJ-slHKcZWy6PH8YC*HR0-=Rz~63FI-*L!KnA!!_>aM
zMp67xnEE)xC|ZPssS9I`V(rOLHS!&!NGJ|fPxLj4gD#<J)-a>!_d|&KbgWSv8Wp0x
zH{K`={{^d!^Nso(I#~Uv)F|8%g4HHgqcC0!Qm0KbiZj+AwdNzE@b?T-CoM9H%H4tL
zx#dQ&J0nn4zA=ir^#au|zcY%&RRQYjZALMrXMj3pw^7eS_^TTa8^wVc{_4w<MscI7
zzuM=#QM^9lr+$3ZC|oA_si$rmMaQOos?%em=(4e^+Pg--4(h6!>zYKz2fpgM#wOu1
z*H=B$(j?x5`l>HHOyb6=E^50@CULO1iy9YT5-VJ~s6!)6qU3uYH7mg+#7G~tq`OHp
zeAZdD_Sb*kqR#4j!%afQbXKP(n?&SqomBgHlek*hNiCmb5+AsCQgcg8!f&UyI@)X!
z`^I{!Vya1udEuq{e5n6@OTE+v3ru2iqL+GQiAg-T*irp)rAbV(c2qxDXA)Q1cT`7i
zF^M6Xr`lnsN$g1TRIlzaiFU6$s4Mi$q4A3jYVs+QKDFtfHa~9?URT<yd#>nzUba^!
z-!h3!9ows|9_n9rcRO|azb4T&qn$eHwMmSv(@uTZ&@5(r*;aku$t=Eor>*MhW)>%|
zdZ;Vfo5kPndZ=A|%;L3|hq@-vES&bbt6d_^qIIUbx;()wJnFiuExVgVo0V<Ucl()z
zbGJ6?ouOt?=g-#a&?K|C_ik%-OS)P7>eX6xnrIf^?{QOe3e93phMT&*+$?nCu-edO
z7U5sEQin`4i(1i2{baUT?7rfvo?c)UHtDK5FExwkj;?C2m1c1ZE^5VEvsgIJMP0SY
zEDWz(s>imO#UIOCst+}@Fexon=YwX^;*S=p-!ZdTX>Fk@r_Ca$eG7H)?`E;Js=1o{
zr&&a#G*>fk>)-DSXEp1gS#(<JtY-de77OB?)#O)Z@$$TrI=F#FWE!1RrKv^iY2&2&
zxmZNo?afqY4~r-q-AsMh(IT{GP1T=$Ey8h8Q*~9aMGS~)s#Zi<#D}Mws67)cVt+{!
z)v3Eh{MWLH`fFc{@ZHi_T`<HVh7N744jOF{We*#v4bm*)laCvzKW16Px516n@sliK
z?=eTUNwGzo%6HWJ+!pbB6GwHR-6F26b5L(i)31FURLg9OxNxhX+H8SEoS4y2UHq9v
z?C#P~^;}^Q>kl+gzg%q*bF&(#9X47-QN0H0r&}#z;L7@H<DC}K>7DwjakoW0y<AWI
z>!AMq+3Kl%k6Fab_Vv_tzgk59s=8`}3l`BRxvrXeMgRZL>!{z|(Eq)Q>!`JN^*<j|
zN8c~Eh|ku&QD#23h(B+>Rt~?m2rr-4O1*|wF*@^=65G@&rhf5K$!%#BUtg?M7Phg9
zYWG^Dx`S2xJnDsVxwBQAT2Q0B^tXy*C!Z^BVOD`=&lUd|tN5nhe@dLeDyGl)SLxB+
zDw6j<Q~LF_3g0@<l>URQ;<n+b(tD&;tTg?jD9KhaY}*qhEW;}Pd-7QEoM06TLmw-S
z1y<o#@JP8^Y!zGAK2(0Hw2H_Z50uq5tJvWEK(V}U6>Z1eR|d|q3c2*2;y%|ZE}grp
zTwQ1tp{{q8ua;VcX~-QV<4dd9HT!SH;~T5^=kRUi_y()!)Zn&a+hP@c-?^o9-EI{V
ztT&b8)mCBNaYHHGXB9J^URRnNv5Hw?*OisWt>XQHzm%xcR#CS0nzHY_Ris}3QyFmC
zDhytKDkuN43fI)D%HY4P;@aXX%8>_FvG(+3MSW@&In6ICoAeBE+W~(l?cP|$p&6Hy
zsSRvm(!Ptzjm9?7@b&LX_vSXSIR1BKSu309RDMBu=wTCIZ$7W69c`k+z2B6XJ~lD8
z>u<^lf17wd{+!|*Y7<FcoK^Zq*~FF$XO#EiZKAH*8RdJ`Ci)FMtz7M46SHRjsx<Cr
z6MGN+q67`LiN|$+Q3i~#2@mCzl9OZ;amJI1In5@9et$xlJ>DiV9voLbooEvi{f{fl
z3-oLDF=a)uO{A~*S^2!eCWid}ld{mF|2emxln>su3HPB#m5S;5*ZuH_lK!Dh>^pc^
z={eUXX4g5a_$;)EL5YWyH=o&rW5q$`>~fpfx%q&y<|~`XzPn#3U8DcH?|vn5qfM;J
z*r&YSY!k7|_A1ps+QfmgdzA8B`uEXdj}oxkCJy)Ctz6h|6Y6v*(~j80x4ShZ;J8h=
zy{J}x`o$(HqN<gN=WOC+VU_awcbo8Dw@aCK#U={=+NpS6w~5Uib}HZ8wuyUVb|?Y&
z^~ZO?c4ggT{rf()P3iovO&A@vDNA11#AomPs5E|K6I;zcDCPC-;=m8zD;FK@;^c#^
ziqgz3&iHLrmbS2qU&n7zp0u)yqn~e9dVAQ#&U2fTg&pkTs}`G-KfLW?djIc~PQG@L
zIqh3ze1KiVV571;#4Z{<-=Lh1u#02i8<YmIb}=V^y%L^i7kyW+Q<8*Tyu7?tvGlNu
z_3mqx&-&QKu;FWzEd%W0$?R{GgG21%ql2rJGb8N6>&@57l`(elZQR$&^%T2^E?K4A
zNVkh^8@^JmX4ys9jg`u86YXNP=St;hzFoK`eW`4lVi%VAE0ixv?c$H0zEIw)w2Qa~
zUnm(CyZBgHuEa~bxLonM;{3i{bltp6xje%z^8a3{tozU|)^=K|O!?R@uBI$e!WP&?
z%SE3l_ZHcOa$>QvYKdKBIWAU4FSm>L-}zK&u+lERFfCFxer*?9w=PtMuC<H3cR$hb
zG<NZm&nL>PO?Gi2ZGqzXz5Y0SI$zneO@EwE&QlV0*~Ruo^OU`sU3}ebuF`$4UCcIr
ztn5Bu7n8rAqr@Jui~jdMQr7=$7vB2vm-|V(_$O_)^4_m@vHQ~xm78bnV#di?O0Nt0
z<JoAI^5rGFXxMG0^6ZLTRGU6fdjDk?g<EGR3vSv)ySvks3xC_izRuH?cK7WfCv}>V
z^vEviEqY&>|BqcPJ3du8@ULBjI80UksnP$u`kvDMm0k3zd{^mKM~a2%Qpv0@#e!2d
z#p)o%2i>g7g2qymZZ#{bnn^LTvq{<1T#BHDmC803DQX*3C_CMx*i&AnY;%{wdb32?
z)J}?!F~!O%Pbq#oJVjaHEk#9Kp<?xs!f9QBlG#;?r5^c8w*V<Rewe4U57z(t#YE*v
zs1(ieCnyIZ^xuCmTbUOv#km1lN>ZHu^{O+Kc8OBhf-;oziWCPvAE(TJM~Zq*X-cmi
zQpDO)l&8I<$i6>TS<zRDS!qd1&jC`bK0aExK1hn4$|&XCp;8?Dc7)P;gcL_Q3|H2U
z(!b7}p-Oa;6x&}7R<vX(R!ttHh%_l?{4qe$(xn(bsJ{|BUWyp4ud*Rq|NDabC~YT7
zap?12%CtNw-fz}ZxsxwNytTX1zfg*sci&OIDUxDNir%^`(I2Ou6=iU_6#Ekl%CbuR
z@mrsu{AH5j507}o*D6K&tXL(-F2(Q9qm?h-m11yil=ACTDXM;pQ0h*X!n;qn67+!-
z?`{iKhR>4XLYEMwWVRH6i-MGo=je}9gFt2VTq$;y`YYS#OY!_#SLMJbQiKinRgNu^
zdfwGXIk{MhkHR`D$CpU4d4;!fXqglzoxPN*<x<?Tc`EByNKtdIy|QSf6b)0`DdtsD
z@2hzzDXaBsg1ZvCM*sD7trh2W`tNJwrd(OC|G62i%EpaSoO;$$DgRE2AF^90ahs)>
zf7)63cZ(F0x;rVGzL&zVrKytrqyBZgnkcT@rTF#ZMhbT5&$Cw!O4cr^=WH4(4XXA3
zf3d#ur6vXX)l*`3OHr_+j&gL5{(TO9Z5X{zin733!{z-_eBbD~A@iUVf8Tg&xN=Ae
zxBZU|Nk^oJ`|^R|_)#f_+3p$)KkGlY<lBZd$Mk<k><vS+6H=f5T{BERsXyM2FB^`Y
zl49VAi-wNBN)f){yrKBC6wWix8gNF6YuUdV9L`CxsoP0Izu)xdz2`B*%=7x=S$o8=
z_ktAHe>-S+_PhRl{;<#Bb4h>R&EIVp@`n^>Cs!NFF6;m9{yPneu1N9Hcbj3$RVk*|
z|K4!;PbnO)ZZcfBCdJh1jfR_lN%8Mz>kJRB>(AHnZw!xbNb&QqRfdN*r3eoB(s28h
z6f>JFH(a`{KTmEhF&z6_e;)1s)UfT26y+;EF?@bkiXE1D2J1cj>x`LWNV+dYXw-*>
zkO%tr-Qoj7orhA)yZ64~xPIMv<XywUNBZ-lpT#idvHtw1TW)ZBqJO<zg@zOQHK`=m
zF!diP%mL#K5l{7>%e554CH?x%(ou%@p6QRn@F9jy|LV`1CjAVWeqFb(yJ5tCQY<qY
z3^(-ajEERR$#ebjy%TDv(XYL~@;6v(q-dYq+3-TY-fP*xQ2IiOZAV)hZs}L^do2v3
zYxSR3d=tYS{rcoleM6U*Qt1Br#OeA~_t_`@sbAlOUQ3L9rT?5(oK2jmU*|a=O+2e#
zkJ+jd+rQRdhxa!nrt8<R)K!Vg^=s14pC+Ewua<-l6C1zLe|>}{F;2f`gpW@guU}_2
z@0a+2eqDP%G;xi7-TQOv#C`g8-H6(R3;Oj?^P>rO^y|f+KTY^ozn*R0FX6R*z0mw<
ze4RS)itK=se*Ev9{QtZ7`*-or@8Z|n#jjt*zpsjae--~dRs8o=@!wm;e}5IfpDKQT
zRs4Rd`2AP$@u=eCQ^m)tijQ9vAJ1w&zSVrZtNHj>^XE~`pHDS^Ue)~hRrBXr&7W^I
zf8N#n`B(G#P|fE@HJ>lleEwAP`Bcs4S2dq+)qMU{^Z8iK=Vvvauho41R`dB>&F6PD
zpYPRt{#Wz$P|epzHD52)eEn4O^;FH*S2bU6)qMR`^YvKG*Jm|fuho40R{Q+#^<2%@
zcQs${)qMR|^ZlTj?+?{{zo_Q>M>XG1s`>s>&G(yXzW-G7{ivGnPt|<Cs^<GwHQ&#w
z`TkbT_q%Go|5fw-u$u3W8s9H9zJF?bKh^mDs`33+<NL41_hXIk&l=yaHNJmqd_ULt
z{;oOy@BLom`@hD|1C5^#8b2>Ietu|G%in&UX#9N9_<5u8^GD<7k;cy_jh|N<Kfg47
zo@xAi)A)I(@$*mP=b^^WM~$DC8b3cZex7RleAW1QtMT(!<L9x)&u5LF*BU>+HGZCJ
z{CwB=d9U&FU*mZ|6KQYH2O7@{8qW_J&l4KY7aGqS8qXgZ&m$VoCmPQy8qY5p&okP2
z<?Z=K<9SEp`A6e<NaOiP<9SKr`AOq>O5^!T<9SQt`Ag$@Oyl`X<9SWv`Ay?_PUHDb
z<9Scx`A_3{P~-Vf<9Siz`BCF}Qsenj<9So#`BUS0RO9(n<9Su%`Bme2R^$0r<9S!(
z`B&q4SmXIv<9S)*`B~$6TI2az<9S=-`CH?8T;us%<9S`<`Ca3AUgP;*<9T1>`CsGx
zfX4d+jrR*0?;kYYPiVZq(0IS0@%}^O{fNf<6OH#P8t-2;-p^>fztMQVqw)Sn<Nc7v
z`y-9_OB(N=G~Q2XyuZ?Tzoqg1OXK~R#``mk_iGyO-!$IOX}rJFc)zFd{!iompvL<{
zjrWTh?;kbZPinls)Of$C@%~fe{iw$KQ;qkl8t-2<-p^{hztwoZtMUF<<NdJ4`(usw
z%Np;WHQrBayua3Xzpe59TjTw>#`|-P_v;$(-!<OPYrMbLc)zdl{$FE1Kx2PEW4}OS
z|3G6uL1TYGW4}RT|3PCvLSuhIW4}UU|3YIwLt}qKW4}XV|3hOxL}PzMW4}aW|3qUy
zMPq+OW4}dX|3zazMq__QW4}gY|3+g!M`M3SW4}jZ|3_m#NMnCUW4}ma|43s$Nn?LW
zW4}pb|4Cy%N@IUYW4}sc|4L&&OJjdaW4}vd|4U;(Ok;mcW4}ye|4d^)O=EveW4}#f
z|4m~*PGf&gW4}&g|4w5+Ph)>iW4}*h|4(B-P-A~kW4};i|4?H;QDc8mW4}>j|50N<
zQe%G->{o*QOR%2__BX+PC)oc4`=MZe6zrFR{Zp`?3iemQek<621^cmJe-`Z5g8f^t
zp9}VP!G15;{{{QOV1F3w7lZv{u%8U}m%)BB*nbB5(O`cX>{o;RYp|aU_P4=)H`xCM
z`{7`J9PF2a{d2IN4))i<emmHI2mA40e;(}DgZ+E3pAYu;!G1s3{|Dy*;Cuj_7l88v
zaGn6p7r=P~IDY`=5#W3RoL7MJ3viwR&Nsk$2RQ!#=ON&H1e}+E^Am8M0?t>!c?&py
z0p~H`d<LA?fb$!0o&(Nzz<Cci{{iPg;Cu+27lHF5aGnItm%w=wIDZ1?QQ&+EoL7PK
zD{!6#&bPpM7dZa{=V9P{44jvN^D}Us2F};Oc^f!?1Ltwzd=8w~f%7|Xo(InNz<D1y
z{{!cN;Cv9A7lQLcaGnUx7r}WWIDZ7^k>Gq1oL7SLOK_eE&Nsn%CpiBE=b_+y6r7iW
z^HXr13eH!-c`G=71?REgd={M7g7aH&o(s-*!Few@{{`p4;CvXI7lZR-aGng#m%({6
zIDZD`(cpX<oL7VMYjB<o&bPsNH#q+W=i%Ud9GsVf^K)>X4$jxXc{@0N2j}tNd>)+F
zgY$cEo)6CV!FfM8{|EO0!2JMlUjW=60QU*N{Q_{`0Ng(S_YuJT1aMyg++P6q8NmGp
zaNhyke*pI(!2JktUjp2p0QV`t{R(j30^Gj<_c6fz3~*lq+}{BAIl%o6aNh&m{{Z(v
z!2J+#Uj*DA0ryG3{St8B1l&IX_ff$86mVY!++P9rS-|}kaNh;oe*yPl!2K9-Uk2Qt
z0rzRZ{TguJ2Hd{^_i@1e9B^L;+}{EBdBFW1aNh^q{{i=b!2KX_UkKbE0{4l){UUJR
z2;4sc_mRN;Bye8|++PCsnZW%faNh~se**WR!2Kw2Ukcox0{5xF{VH(Z3f#W}_p!kJ
zEO1{7+}{HCxxoD{aNi5u{{r{H!2K|AUkuzI1NX_m{W5Uh4BS5h_tC)pG;m)H++PFt
z*}(laaNiBwe*^d7!2LLIUk==#1NZ5`{W@^p4&1*3_wm5}JaAtR+}{KD`M~`?aNiHy
z{{!~{!TmsRUl80M1osKS{X%fx5Zpfm_YuMUL~vgb++PIu8NvNVaNiN!e+2g-!Tm^Z
zUlQD(1otVy{Yr4(65PK8_c6i!OmJTl+}{NEIl=u-aNiT${{;6z!TnHhUliOQ1@}q8
z{Zeq>6x=@r_ff(9RB&Gv++PLvS;75QaNiZ&e+Bnp!TnfpUl!b-1@~#e{aSF}7TmuD
z_i@4fTyS3(+}{QFdBOc&aNif){{{Df!Tn%xUl`mU2KR}<{bF$67~DSw_mRQ<WN=>@
z++POwnZf;LaNil+e+KuV!To4(UmDz>2KTAK{c3RE8r;7I_p!nKY;a#2+}{TGxxxKz
zaNir;{|5KL!ToS>UmV;Y2lvUr{c>>M9Na$#_tC-qbZ}oC++PRx*}?sGaNix=e+T#B
z!Toq}Umo0_2lwg0{d#cU9^AhN_wm8~d~jbM+}{WH`N92uaNi%?{|EB`U_JoM3xN3n
zFi!yH3&6Yqm_GpX2w*+|%qxKT1u)M5<{QAg1DJmR^AKP@0?bQ*`3W#j0p=^fyakxQ
z0P`4NJ_F2afcXtD&jIE;z`O^T{{ZtKU_J!Qi-7qNFi!&JOTfGdm_GsYC}2JX%&UO;
z6)?{N=3BtL3z&Za^DtmO2F%NV`57=z1LkYMybYMY0rNOuJ_pR}fcYIT&jaRrz`PHb
z{{izrU_J=U3xW9|Fi!;Li}dI5+q@B&KLYbeU_J@VD}nhXFwX?$o4~vin12HEP+&d^
z%u9j!DKJk3=BvQG6_~#Q^H^X$3(RYQ`7JQd1?IcJycd}N0`p*CJ`Bu@f%!2oPX^}8
zz`PllKLhh<U_K4ZtAY77sQ=5ef%!Ht?*``Iz&sq7j|1~^V15qF(}DRqFmDIu@4!4B
zn9l?AdSHGJ%=3ZyJ}~bG=KsJvAeavX^MYW05X=*T`9d&n2<8vLJR+D+1oMhuei6(w
zg84=;?+E4}!8|0Gj|B6QV15$JQ-b+QFmDOwFTp$}n9l_BnqYnt%yWYIPB8BY=0Cwa
zD3}ig^P*sW6wH%?`BE@%3g%D2JSvz^1@o$4eih8Kg85c3?+WH$!8|OOj|KCxV15?N
z(}MY0FmDUzac}dtU>+CJ@HU?d=5=wc?c4k=nCAuay<pxK%>ROUU@#vH=7quhFqkI>
z^TlA^7|b7od1Nr34Ca-={4$tl2J_8e-Wkk4gL!B$9}VWE!TdCsrv~%YVBQ+cUxRsU
zFrN+PwZZ&0nCAxb-C*7u%zuM<a4;VZ=EcGMIG85~^W|XP9L%4Cd2}$J4(8Rt{5qIt
z2lMS<-W|-pgL!x`9}ni`!Tda!rw8-(VBQ|g--CI4FrN?R^}+l;nCA!c{b1f7%>RQt
z0FVy=@&Z790LT*n`2rws0OSvVJOYqU0P+ezegVic0Qm+W?*QZ<fII|{j{x!#Kz;(q
zQvmr2Aa4QWFMvD-kk0_}8bE#n$a4Vs4j}IV<UfEs2#^l}@*+Tf1jv&B`4S*+0_0DC
zJPMFc0rDz9eg(+00QnXm?*imsfIJM4j{)*BKz;_u(*XGzAa4WYZ|HsQw>%Dz&jIo}
zKz;|v^8ooCAnya@e}Fs?kPia#LO^~9$P)qiA|P)B<d1+n5|B><@=8E{3CJ@6`6eLm
z1mvH9JQR?R0`gKoehSD_0r@H*Zw2J9fIJqE&jRvVKz<9za{>7-Anyg_zkoa#kPid$
zVnBWj$dl3g7;pJ9Aa4fb&wxA{kWT~hYCwJs$g=_YHX!c?<llfi9FUI#@^V0a4#?91
z`8ptP2juU7JRXqG1M+%6eh<j=0r@^4?+4`nfIJ|O4+QdpKz<O&69V}{Aa4ld59#N_
zw>%<{PXzLcKz<R(GXnWWAnyp|AAvk1kdFlNl0beE$WsFON+53u<S&6dCXmkr@|r+?
z6UcJ{`A#733FJS4JSdP41@fXmeiX=)0{K!PZwlm3fjlaZPX+R-Kz<d-vjX{6Anyv~
zUx7R<kdFoOvOs<o$kPJ(S|D!=<ZppIE|AX!^148N7s&Gh`CcIJ3*>)+JTQ<C2J*r{
zei+CT1NmYgZw%y*fjlyhPX_YJKz<p>GXwc%Any$1pMg9ykdFrP(m;M1$WsIPY9Mb7
z<gbA|HjvK-^4dUt8_075`EDTZ4dlOpJUEaK2lC=TejLb?1Nm|wZw}<ofjl~pPY3eq
zKz<#_vjh2dAny+3-+??lkdFuQ@<4tb$kPM)dLVBP<nMtzK9J7`^7=r2AIS3q`F<ep
z59I%WJV1~S2=W3!ejvyb1o?s>ZxG}Uf;>WyPYCh~L4F~~GX(jDAny?5AA&qYkdFxR
z5<z|<$WsLQiXd+h<S&9eMv%`4@)|*YBgk_E`Hmp(5#&FDJV=la3GyOAek90~1o@I6
zZxZBBf;>u)PYLoWL4GC3vjq8;Any|7UxGYLkdF!SGC_VO$kPP*njmiz<ZpsJPLR(D
z@;X6&C&=^E&;M`vo*?fN<bQ%ZP>>G_@<Ks=D9959`Jy0i6y%SBJW`NP3i3)peksT^
z1^K2R?-b;pf;?1^j|%cqL4GR8Qw8~|Aa51quYx>Qkk1P8T0wp*$a4kxt|0Ff<iCPE
zSdb43@?t@LEY7Zb%aaB9vLJ63<j;aUT98i*@@heTEy%M4`L-bM7UbW8JY0~E3-WS7
zelEz<1^K!lZx`h6f;?W3&kOQ;L4GgD^9A|7AnzCC|AIVVkPi&<f<b;T$P)(n!XR%L
z<PU>9VvtV^@`^!zF~~Cp`Nn#m^)2rh<R61PWRQ;x@{&P*GRRW~`N|+~8RRd6JZ6y3
z4Dy;mely5(2Kml<|2_WydCwsK8RS8Od}xpt4f3Nwo;1jp26@vUe;VXbgM4a`R}J#3
zL7p|pw+4CFApaWVVS{{Zke3bevq7FV$kzsW+aP}%<Z*+1Zjjdv^1DHvH^}z}dEX%a
z8{~n5d~lE#4)Vi6o;b)C2YKTle;nkIgM4z3R}S*aL7q9tHwSs=ApacXp@V#Mke3ef
z(?Om($X5q>>mYv}<gtT%c2xh5*ADXAL7qFvcL#azApafY!GnBwkQWc~<3XN0$d?Cs
z^B{j7<k5qCdXQHS^6NpKy*{^i%eM!4_aOfs<l%#Se2|w9^7BESKFHSxdHec2@hyKJ
z<ne=ievsD>^7}!aKgjn7dH*2)AM^o$egM!H0Qv(!p8)6=0DS|Xe*p9mfPMndR{;78
zK%W8VHvoMHp#K2$A%K1a(3b%E6F{E==vM%J3!r}i^f7>b2GG|4`Wrx>1L$`EeGj1j
z0rWwDehAPP0s13Ap9JWa0DTjne**MTfPM<lR{{DfK%WKZw*Y+?p#K8&VSs)N(3b)F
zGeDmP=+^*!8=!v!^l^ZG4$#*D`a3|M2k7?zeIKCz1N4D_eh|<X0{TNhp9ts|0evH&
ze+2ZAfPNCtR|5J=K%WWdHvxSop#KE)p@4oA(3b-GQ$U{z=vM)KE1-V`^s#_`7SPuM
z`ddJs3+Q(NeJ`N@1@ysyei+af1Nvh?pA6`i0ev%|e+Kl?fPNa#R|EQMK%Wihw*h@O
zp#KK+;edV|(3b=Hb3mUC=+^;#JD`6D^zndx9?;hV`g=g159s#+eLtZ82lN4fejv~n
z1p0$OpAhI50)0cEe+cvufqo*;R|NWtK%WulHv)Y}p#KQ;A%T7*(3b@IlR%#m=vM-L
zOQ3%V^f7^cCeYUe`kO$X6X<sWeNUkO3G_jMekjlv1^S~vpA_hq0)11Ue+u+bfqp8`
zR|Wd3K%W)pw*q}vp#KW=VS#=u(3b`Jvp}B~=+^>$Tex)Tt$z#jae;m=(AR}>OUM8B
zcY!`H(C-EMzCiyM=mP`&V4yDy^oM~yF)aU|Ukvn(f&MYjM+W-IKwlZ?F9UsMpx+Gi
zoq_%{(1!;4(Li4s=ug9I_qRSZ(60vi)<FLn=wk!@Y@n|V^tXXNH_-0}`rbhQ8|Z@r
z{cxZ!4)n)?J~_}Y2m0nf{~YL}1O0TMuMYIrfj&FXZ-<y=Z+&;5{|@xwfqp#Dmk0Xu
zK%XAy*8_cfpnnha@qvCm(ANk0`#_%`==TGCf1v*l^Z|l?K+qQm`U63qAm|qaeS@HX
z5cCm(enQY!2>J^_pCRZs1bv5~|4`q5d+S34{fMA15wDxP^(TTpMbNJZ`W8X|BIsiT
z{fwZm5%f2LK1a~+2>KpD|0C#w1pSbpFB0@ef<8&mFA4f4LH{J^qXhkwpsy12SAsrE
z&~FL)E<yh#=)(m4n4m8c^k*XVe?CpnuL=4#ap`~lP0+^)`Z+;gC+P14eV(A-6ZCz8
z{!h>c3i?4oUnuAg1%0BRUsQkJaQT1VDCi#reWakD6!evX{!-9qs`v5V`b|OKDd;~1
zeW;)x74)To{#4MX3i?$+-zw-|1%0fbpB41Ag8o*}=L-5=LEkIre+7N8pdS|W#e)7=
z&?gJ}WkKI8=${3Bw4k3B^wom?TF_?;`fWkqE$F}1&q;56xcYqbtsfWk<%0fP(5DOf
zbwS@Q=-&l>yr7>K^!0-NUeM<Y`h7v)FX;aTeZZg}81w~${$S824ElvZ-!SMO27Sb!
zpBVHNgZ^UBXAJs{LEkaxKL&lspdT6ZC4>HC(5DRgl|kP!=wAkX%%Gnc^fiP2X3*!X
zp9|jlok8C-=zj)%(4Ze0^hJaIXwWAO`lUhNH0YlOebk_z8uV3z{%X)?4f?G?-?jd_
ze(S#meb}HM8}wy^{%p{v4f?e~-!|yq27TP1pBwabgZ^&N=MDP3LEks%{|0^F`dsU+
z9~|_BgZ^;PCl30>LEkv&9|wKppr0J{m4p6r&}R<%%|YKeJpSiD2Yu+EA070igZ^~T
zrw;nnLEk#)Uk82cpr0M|wS)e4(B}^N-9g_w=zj-&@Sq<a^u>ezc+e*g`sG32Jm{YX
zee|H89`x0N{(8`75Blvv-#t1ks4H65zQIdlU9n!j{+?b}#J_xl9lh%c=-0);`hUNA
zgYs5&#RmO4qPC83ef<XE*XoEO{o3Ma9dSUvKG;-8IKO#=W1rR$gZ1lrTOBc7zs}6A
zBev+*2?OegGy1h>L>+NYzjpGdBWm?)op<WI<D{2|UcP!o=q2<TpjVP!IeHcAW!LM&
zcixD_dacrHvtHGD9o6fcUf14vEgtGst5>6LuSF}pyt};;A$ld~)km)p-Cl|ey$bX)
z={2KUtyrMf3cWUTdm(n{bwICQy48q3^tz+hf8Cyo`rV(47Ty07?e+54E4ur?qPt#$
zyFU{tdgXS1D$4YFulqk@j$TW<KM~*P^?mopVvk<Ox<3*Z^t#dgp?IR#>+TOk(;oLl
z8@+sb+!JAXDLw9r{ypx9(RyX|_*+craa&mRn%U!)Sk&XDSgF@{J#OgEh3n#QkH5qj
zy{`7SChqt6Q`GdhDja%V6)rumh>krki@=_Lh`64YL{Ghj^}Hy?_558->Ulv__B^k<
zDSs35dY%)X_dF}s>GfmJGh$!Q)8a(WU&Y0qzld8sPl=~JPl`IdP6(%7$3@#-$AoXM
zpG9P^pM>ajR1EBOL?rb(EOL4s62-j^3VW{u;=^A1#o}Ij#j0L=#O7YRMRhNTqrEh7
zwpX>d)~iZ9=(SVS_SzvFdv6!5dT$e6y?+$Jy?+q#y|;?qy|;+ry*G>W-kU^z?{9^%
z_eL?T_XaV)_j<9s_gb;O_ZqRS_cvmH@2|zl-mAo=-d~B^y}uOCdan?5`+Oms`+P3i
z_E{#n_E{n#`+O$e>9bf2?6XLW?Xyti^jRQE`pg&hK6AzFJ|Bz4eLfOj_n9p=_n9TM
zJ~PG9J~PC*KGVguKJSZ%eWr@qKJN-goo~~suT6OAytd%JW)ZJ*4SV;k6vO+Li}b#w
zBEN5mF!n7H)A|;Q`8o@EdEb1ou5X^$);Cw|)0yZe`(}%aeaDO2eKW<=zUiWFzck_0
zFGYCtOBTNUl0-zm(L(eaDF*Z#E|U5U6WRTSh@yUjgsq?MN$S^6eA=&%_^Mwov8i7V
zQPr=zINa|Yai*UtuJ$vC`~4C`O}{wd&_71F^p6sr{UbzR|1c5TKScEGA0&qM4-l#S
z{X|}WUs2xQM@;SCNqpSjODyg0Dc1CFFTU^ZA@=A4hhzQS#QFZN;zs|L;&K1x;#Geq
z(PTgq(Rx55(RqM_2p!NsBo3%2`s%OQkpo_-83S~m_kbGJr2CJj4|u9B81O{>V!$JH
z!+`thcHN!1f56}BsR6gtO9QT}w+CEPpAERG)*bkV>NN18+IHZ1)py`IHDcfyRSf(^
z9Wd~uI%eQ8HCuNg6%9P1S_d9fXARu1F47$}D+lWSn1NO5u7Nw%Lj$*|rw9I^UKzMW
zy*qG|`h4I<wZWkEYKuW@)b@i`tNw$&Qlkg0P`eFUt_~iwR81cAnL1(6BHh2fK$U~$
zsj~;oQ5O%=x!i+hs+$K*SE~n2RgVmMS3Nt(rv5p|tll3~sn!fCR~-hIs4j!2sGfrh
z)WE@$)Y!oj)gFVh)ggm3)zrb`)ZD?Tx^rQy`tIP->PLe|s7nS9RaXxlq;479U)2Wp
zReu`XOFcKZyLxS~P#+97sI`ORRmUMQs_T$Qwd0U5HE>9<8aE_B?Kz~YI&_GSnmWW=
z%^l*YmJeyCzBj~OoioHuT{6T)T|K0^x^+l16+;@UKMiqE&kd=sUK{d8c`)RqQahwZ
zaUA-u;yUynrQ^^?O5o7@O6<_Tm7YUyDnp0<rKAqMs^kv+Ln#}2LFX`?Q$Er;ZcB!q
zQdSQ=rfkt!YueC5%F&_wl(R#3D}N5HR_+hosk|8aqv9}ZtKu?jlj1pSgAy=otr9cr
zYo+_JmCE2@Unt4LmMRm6Emlg0eWJ)=^OV`c<|vDY%~Dnko1ttPHdUz_CY8g(EXwI&
zM&-(|GUe{DV&%VKla&U;Cn+t4Pf*$q&r<w`rz=szQ<QgxCn*Dmk5rO|4^y&-4^oPT
z_fxFHdn+@CcUKk;7s{8z6P1m_W0f7lqm%=~!<19QgOp3d{gm6oyC_eGdn<KDbWoa&
zXsfu7Xs!5+a8bfWI4gz`O_jbQ9F>tH>MI!|-WUo-)EbN<o*Sl(cxsq8;*sI=5%&yh
zN8C32Fygvl&xosrV<Y}BoF8$)aDBvC!=n+u7-~lxH#m+wYH%HS(9m(@UPItW%@8|s
zr=iEl9}PoBZZV{c{MImW<T^v?$khfpa;0JR$mNDlM=mjZHFA;RyOHw^yGG7292z;x
z@axFwhRY-0Gu#<zGyFT!WT-o;%-}St$lx)mz|dt>t|5F>wm}({Vdyt1#V~Tz7(>RW
z5r%?MLkz}I0}Rtf^)}2K)!ndclxkQrD#7sms2IcUQQ?N4M+F;x8|81fHp<8FV3e2P
z#i;fMhtX{eE~8xy9Y!}d_>XR4h#u`==r+2ZVc_UjiAket60=7?ODr1wDA79lUg8I%
zZzX;*`me+lqc10J82x+Vw$bMj_l^D~@x<ukiNB9Nl6YhEfyBq7cPG9YU6t5)%(lc<
zW40!Gjrle)Xw16A*fC!x_87Awambiui78_~O`I@hL1M|6If?c$GZSZxnU=U{j7(fP
z#*(;kOhw|3F~x}o#!OB;IVLyp;+U+&TVv7_pNvUPd_87VVw0qyiEc>)6TOrABnBsS
zPmD`a6MH7bCk{!9N=!)#O`Mn%kXVxBn`lq+PMnq0K5<b}o5Yn#E{PkHoD+8>HBQ{0
z)FAO>(wl^fNiPy^COu1dlJqFyRnpyr#$#_Lv>JOY!E5Xv2|;7eC&Z3DozP?KiG;yp
zk0vCKJ&=$yc6UPY*j)+Mu|Fov9J@K;ld&5TR*d~7Vg1;Z3ERegp0Ic9;)LU47bKh?
zJ161#*qI3r$4*VC9cxQ)NH!+8B$p<1NG?q9PtHq-O3qGrCpkS~K=RmxG07tn#wQO+
zC`|63U`p<lFfCam%u7y4Se6`}uqHVyVQX?=0+PEV98LC0IFsBi;c9a0guBTt68=kW
znouvrA;Br7PJ%~DZM;v)zwu!ykKz+k?#A~{xfwq^<!XFd%EkEHlymWADW~FP%Fpp1
zrW}m_G-Xfx%9N`3jVV9I??~AkzdvPt{E3v+@xQ06h`*7tH2zV_!uXddbK@OTXT`gu
zPK)<Uwa5FXn&P8UOXEdqVf=v9-1yO{S@D^vY4HWAN%6+i;qmXM4vhaewNLz#)Nb*s
zQxoGir^durrG~{HN)3$vHML9pAE_PVZ>P46|0lIo{F_wg_$FzM<K5Eg$9tu{iVIBp
zFD@qSNnH1|dvSx(ZpJ00U5(31yBJrPb~etGb~0{y+R?aqY5U`rr6KN{v>kC<(zeD`
zr)`Wooc2xJ>9mz`m(!NT{hhWb?rGZGxHoCD;+l+mKhABOEzWCPWnAF6;<%V``ElLH
zO^6#bE+Z~!Tyk92xRG&%;|9l>#`TSxHm-Zz+;N7urQ>4aR*wsd+dM8Hu4<f5+@W!v
zalednkGnL^CGOU^rg2ZkHH>>T?oDi?^qN@L^nYSK)9=Unr{9W=O8+xfq+g8fpMExW
zRQie7jPxV1`RV&&E7GfD-%H;X`%(Jl*v0AVV!ujX6}vHgdF=M|#j*R+=fxgR|1kD^
z`n1@;((SPi(ko+Y(u-poWaP&-&&Y}O$QT#vlaUk~nlU^!A!9&nuZ&)?Lo-BdN=964
zPDVs*QASX#C8JC1jEs)4^E2FImu0xbev{EGc1uRX*y@ZoF^4mr$NZA<B<51a-I!Y$
zH)5V-T#0#=aX!W|^Vb-c%%5XAWFCz1%S22>=8hO8b4yI$%ndOkGQW;V%Um9lo4Giq
zG;>~zE%U>enVIj$e3EI4`69C-W^Lw_nC~<5VvspL=1690%<0TgF_$w3$K1~B8}m<Q
zx0u(N2{DbvN5!~~503F1?;GPc-YX_@yhn^O-X*5*_@*%<#y5;f8~-{wcl>|RCF37O
z+s5CCo;m)n=mq01MK2$JHhRtY6VY48ABnCWzc>2u_+8Pzj{iRT()f+hx5lrIems6f
z^vm&|MLT58k8YXuVRXB!_oIEYtkGdv<<W^*h0(pTCPoj<%8X9VN{-IS8WBAuYhbiF
zt5@{2EH(P$tk~!!Sz*zuvizgJ%jy)pBdcBX{;XEf$FrQGf6H=+zLxbS>R#6KsQ<Da
zN7c=~6V){PT2$-oi&0+LXQBeLk4HskABqy$yQBJN?}!?iy(MZ~_WG#2?60CqvzJBL
zvKL0p%$^gqAbUpC=h-r9O?G9}mh7Uas_eX|gW2PwPGzS={hmD{>U#FTsE66TqH40$
zsQNiEQBFCbQSLc@QJr$UqJnZfqGEDfqPpcYjT(?sKWbFY%gFScXOVe1_an=4ZbsU3
zu0+nv`7Lrm&Z)@HbB;uQle0H+OU|yys+_Hn2Xi(=p3GSlc_HWX$iH$HMc&Vu6Zt%6
zMr6GS_Q+-vDkED@m=ftVAvZE$LPliNgt3w8gkh0=C-jdTKB0SL>V(9|2@@hCizfs{
zS|<2JPM^>ra_$7T$R!h;B3Dgti2QcK>xk_W{)^Z<;bFwj6K+MEop3ec%7pU~e@{3S
z@y~>#5w9lfjc}Z}E28DZtr2Y}u8;7UxGExK;<AXiiJwGtpEx^W;KXSWqbFJ;GA5Qq
zOqw`3qHJPLgneRK#LS7KBIZvV9I<R-?}*j9wqVo5n24PdLn8K1>>6==V#kPc6Wc^w
zo!C6$&P2zErxV|Vzn=I!yix9>@Rqr^!`tOv4eyeBK0Gw{RCrwOk?`)hd%_3i?hGHD
zyCpm$cU^d1?#l4e+$G_*-1*@%a%Y9l%Y83=X|5^!>)hh-Z*%j)x94Vt@68<>{!{L-
z@H4sn!Y}7`3%`{cAO1KuJiIp7KfFPncerz&N4R@l%W&_!#^Hf^b;G0cYQogKM`3;Q
zZifxayBd~~cRnm9?^IY}-jOh4-kz}c@^*yH&f65WFmFxR7kMkf*5oY?+mbgotSaw=
zumgGauoHO|VZY@ShW(j0A?!|GTG-RPQDLw028B6J>J`>vk|C_^q^PjYlY+v6Ci#TL
zOllV<Cb@?7o76OH_@sJasgquW=1h7LS~%%WsBzMtq3=z)5ITF(snCU!j)X3sv?p}U
zr0t=bCv6JdIcZJk{z+ei9-H)O=($OALa$7k9(sF{E%eExve4Q|1)&Y{vqGKnQ$pM1
z4-fUq?;q-)-z_vUKR(ou9~Rmx-!F7<zE@~cew)zDeCN<f`3|9_`L9B3`OiXT<lhUK
zn}0pzv;2!8EAvl>Y{>s9<cIuyAzJ><kVE;KLr&(e4LP5`BIH{B;*h)fABQ~6pC0lm
z-xlIfP!`g>AV0*tAS=YXAUPzkU|2|0LB9~C;GK}(1+gJR3PMAY3VcH{3p#{MDsT%a
zEoc^EEvO$dz2HUg#|2M<7Z>~;{AIz_;B^JR1#c}l8C+FxDEL5u7JR(mhv0Js8-lMC
ztO~weur&B_!TjJC1v7)|PnN;WCRYTzO)d=foSYNfb#iKO=;RT>ag+N8cbnWTxc}t1
z;1QEUgHtDW4bGYD8C*EoEx2NGvtT*7e(=o6FM{SzejK!P^6j8ildlAAn0zkihsno-
zw8;m84o$8KIyrf3&~KC11znx|WzgS~7Y99={Bh8W$<u@C7g~dw6_y6M6;2B3P?#Cy
zTbL9SS~w&qwy<~5JB3P6zrv`XVTFM~$%WoQS%vOF`Gw7c$_gEVY=y4^rx!jA{J8LL
z;Nrq-fh!8n2d*tV8MwLdP~gr&EpT7q4}m`wZU{VGxH9l!;b(!@3+D#jE1VJdtk4$t
zs<1TBValXH=P8+iZKfmzdQBM|=r^TTVAvExVEmNGz;09g1N%?$3LHMAO<>9tr@*W!
z4FU_M)CQDIc@kioaywx9lq&&qrko4-bjq=SFQ)7dSTkj3z@{mi1GZ0D6R>B>@_-{#
z76zP}GCSbHl=lMuoMH^PGo>)#$&{Rc7gJIL>J<$SXj;@Sz_myOv@41U@F@xk2rB9v
z5LMJRz);j8pjVM&z@Va6{-cVX`ll7$@t;uir+;D5Z~hfUC;aV22mC)Ms`8&(w8ejM
z(Hj31MPK-@DO%{isc5$Uj-vPc_Y@iZj}#U9pDN1nKVOvMf3;|s|Lvl_{*Q`O|C*v`
z|GLG2{*8;h{aY5h`+F2S`+FBR@b@pS^$Rb4>=$2r%dcDUWxsyKXZ(g0|KvBec&}e(
z@piww;&1(mi@)|W6)*LBuXvu{tl}Ad^NVeMONvYVRu<>^tt-y(+oBK4cNP!y+f&@#
z??`c+->KqIzw^ai{H_+a^SfQ#((h4mBfsaxue-h}e%jTs<WAS-C0Dz)DLL1*W6ANZ
zT}$?N4Jp~#HKt@!SG8ny*WM+|x(+Ux-*r^U%&uuA_O3Z4WnCwiOzK)zlF`*#GP>)u
zl7U@kmvry?Nl9GSWhEh9SC#m5U0>3+>(-K%U3Zl@cHLX@%J*o=Kfb3*{`Ngza>e&*
z$ywi9B|rN<EZOV(U&(gg*CpTjI+U*Rbt+xr>sC6~w?pZ4U!PKoZ%}EmZ)E8N-^9{X
z-|nTuefyX8^&M8K`i?D)^35m>@Xamt@|{xJ+PAW_nXkRHp6`s(=UwKM-tV%g^sg?T
zmtN?ys`O-+4W$RWY%Q(ova57Um%XLmbU9M`d6!eA3%dMPI<w1_QhS%1rDa|2m*#bO
zR+`@BW$CCc^~(lyX<F8;i%VHd7mu=_E?#Awy7-m3cL^<X>Jn2{zl&N{<I}6`q0hjw
z>pmmOe)mZ!JLNOJ?4VCxS(Q&w*%qJ5vNb-k>~o(PWea@fl+E;6SZ4ECR#xisRau_T
z`m%98TgpcI>?rH+v%5_A94d?UIbIg%bEeG8=VDoFpKE1JeeRUi^?6+OU+3p#_d35R
zyVlvE{I||d<;Od>D&OC^UHOjAoyx!K>|egBb6EM3&avemcUH@%b?#Me?mV!3O6L*f
zIh~WslRIaY5A8g$yjSPK^2E;N<zbzz<-VQYFK^fR!}6A$=a)Nl{;d3ErxoRoJFPCi
z)oEk-rB2_M|JrF+`Qc7`%d0ybDc{=ZMEROdXUms&x>UZP(_iH?JKZU_b$V1@(&@kQ
z+)l5{(>gV*7}2R|Mc+;?6-p<MipWl06@Hz3D?B>|SGabHs%X?Hq2jf7w~Bwf`&Qic
z9$azRdsM|~@6?JT-s3CaomcU__mqmY-W3&Jc-tyI@qWKzruT;xHt%^ArQVAxa=n*V
zq<Mc`F~WO8MPKhN6^i$ciU@C1_<0|!=-~Zxg^TyE6^`ELD_(hBsd(abqvDp=-HJ<I
zPbz-#dR}qZ>rF+qSHsFJUd<}M@p7qL=H*^F->YNg46iPg7O$YnBCm+b9Iv>_6faRZ
z)T>uzFRuZW30}i1L%otJee~nBhgVKzbFci$242OLH61G}A9S=={?&0><@t^uRvzy-
zuX10<#g*GTF0b6!aaHA49oJPZ?zp+~qmJ7u-|JXiS<!J{Wq!val^GpRRF3L+wz7Z6
zi<P>1urjLStxErn_bWX+{!{7Nv8J+7$2XO)JR2IHcs4cO@^mp?@^m-;;^}ET<mqFq
z@(eI;_6#$w_KYzu^)wjgdUiKX^XzLhc@8!fdX6+^c_tf^JTr`gJSP~td*&NsJd2Hi
zo|Q%~Pn*%r^L=9z&soMd9p)OJc35QmyTdZ$<qj*2r#pOOJltWUvAV-n<CYFPjNf#C
zaao7`#(5o%8mD(SX*6{>Yb@+=(U{fYsxhg<P2->r_l(^;JTb;}_|F*F;g!*=Lw%E5
zhsLHR9h^;X+P5<O)4r|gcKeQ|KiYRO{n|dzbf|rpsj7X9X><ET)9Uu!OiSALF@4;A
zpy~bg!%fEaNv4AKX{OBfS*FqLb4>%<7n(%-Qd3lWlgYom-Q?MRn#ra8ER$pVxu%!x
z7MdQlTWY$|ZiVUhcB@S%+O0S3Z@1aBqur0DjqR#TE8FccecJAz>BDwEn`FCFrm}YD
zOu6kYn$p@`H4Sff)6~1&T~lJaN2aiL|C)T-)tWro)iFD@b1>Iy*VO!9+ZN`#ZCjhK
zwryuV)7Hy;v~3qN+6J1pwhc3{X&Y@`);7UBudOgoYun3gYTMsj*mj6{eA|)cF>S}1
z2eeH$ztc9`9Mv|@?BBM~+@Wo$*`=+~?9kR`uJxE|e&{jNeBEP?`Mk#h^Kp;G=Di-D
zo40waG_Uvg#=OE~gZUGW&E}aNKbox`yUfKNyUjTs2h7PHN6mvhPMCXmoHoaLoHqw~
z{9*R;xMptUansz`<F5IY`y=xc_h;st?k~(2-QSo`x;L=wcW-Rj;qGkN=<Z@!>E6b&
z$i2N~mb<sb?(S<TaSyOebPu(pxJOxrxW`+1y6XaZ_wJTp_dXVH_kk8S_o0?1?xQTP
z+az0_v`M$zYLjKT*e2I<vdv`6fi}gK9c?Ns8{1ecE89rRqBhekv)atG*xSspl(bo3
znb77_OG=w%mLY9cSbDVi+7jDloh7Kvw-&E9TP>~HY_l|OQ)PM8dbj0q>jRb>t&doK
zZ++ZyqV+G9eXY+~wzdA<vZ3{5%Zk>2Sw3lf%kn|%dlqZ!N0y@2&n(%kYb;5vUs(pW
zu4nDm+QAy#x{1}lb#rTn)~;5U)@`f~t=n5)xOrJ0xcOMGx%pdva|^cq>=tg_?G|JG
z-Yvnp#!a;@bL(!M=hoXg&250y=r+V!;5NdV;WoxP(k;c>&n?5MxMf?z-Eys6+zPB7
zZbeonw=!#8H<R_>RyOOMR_|Fax0-JKwbd-^p;mLOyIRe+e%ES|^{ZA(te>`8Zk^p~
zrB$|CZ7prJ&N{Kxx7L(aTdYG`{b=pcYNs`}m1YfWwb$CQ)j_LktD{!OR>!TiuD@6x
zxt_INcfDXe@A`-JnCn&R9@p#EA6#!+*Sg-be(w6nI?wf~b(-sQtI@UATHyM|n&DdC
zHqzD6*4MSE&EV>63v+d``M9>Wxx2QtHFND?tK;fzd+O4~cH70zcF85kcFHBpcEBad
zw!<aXw$UZg_N9xkEp+K_o9WWqW_9UjD{>iR%XS%NOL7@$8|ac`d&eck7Uhy|^K;3v
zwRf3dYvD4<*1%=5?Z1}Aw!1CMY*$(uZKqpWY=>J)TUE=cwoNT(*jBZiWn0{Gj%{|!
zc{bVd6I*G^#kPqpm)eqBeqkHja;2?%%dc%QE!WxtT5hm;w%lZMX}Q(r(DFyyixxX=
z_ghrk{%o<^cDBVn+tC(>Y+8$>wk<7=*;cnWWn0qXwC$r7=WOq`xL_-5@rNz9#Z_Bs
zi@$6`TimquZ1J}(w#9v0V2ek#jxGMNxwiP%=GdafR@?lg?LqT5wrkDn+s`$3u>aJ&
zu^r8u*|#=tZeQKp#lEDun|)4mcl&$I+u6&Td)jlGd)rf+``Cvz?`rSaJis2;JlG!C
zJj~v)d8FO7d5qn$dAz;W*<gR*EbP~uyW7t>_p<-w+}Ex-_qT6x9%NtbJk-9#d4&BV
z=h60eoyXeCoKx+&&g1N<&YAWh&e`@J&J*pi&Xeqc&INW)=P7m<=MuYvbGg07snUMm
z$!!1A$!0(6^sfDg(^Px4({%f0r<wMzoj$ZLcA8_K?KICWofg<joEF(9IDKYMc3Ns5
z?6ln8&1r=_+UYC1ztd`ad#5$_7EbH!4V*UGpEuiNzuRn!{YtYR?5CS;vma`<)4r=&
zmHoSBu&->k$G)i9e*3Iu2kq8oN9;w-ezIpbJ7yo#?4*4_vtR6@*%^C8vvYReX6Nl~
zn_aX!HT%O}x7k(uv!>VVx0_zKUut^GeyZu;_We!o+P62oZ{N`Lk^PINPwWetKDAG8
z`k&p@w8lQUX{|k@=_~ulrgdcBruAfE(*`oMse|m?w2^Gxw25re)JeW-(p)}n(o)`N
z;wsNKag)cIw2^z7c*yUYw3lm|c*><syyVACI?1U`d}MhOUzyj$Po_2rkVBgU$(~I@
zWNec#8Q3I3dNzrYE=^*jLz6gJ(>OuiZ)}iP8>{k6<9FoY#@%IA;~sKT<6iQs#(m_c
zjr+-2jR#0u<3X~h@erBac$iFTJX{WFJW`6rqh&<nB<b5YS$Z^1kxq@%WZlN;@@b<?
zdAregd9hKpJlSZ1+}9{qZfle$*EPzQ%NtFW^BWb)X^o1cu~CW4Z&WJN8<or9jVfjD
zMn)Om$Si{!S)^AZn{3rcO2<a;%38;%@}cAV@|xpxdCqZ$JnA@8YL2tyX2;p`YsZh|
zV#kl=Y{$9M?l@nTI4+Pmjtk{j$3=3W<6`-a<7YC`af$5exJ<Tn{9HOaej)2Ru8_|h
zzLd8ezLJ+5R>_kNU(5Xt-^gtaYvg)|wQ{+`dO6==gPi8DQ5qe-mH7^vWV*v<Iox53
z?Cr2s#yk8VgB^a9UJl!2D~IjU(P4+IZMaiDXjmn$HLR9r8*1`sL&)leyXEGFd*rHy
zd*$MW`{joX4@i5%gR;2cA(_+guuN)rL=J3tR97neBqJOCEPWdulWiLwmre~&$T|&A
z%BKxZ$y*J6krx~MDo->xE%!AzBY$jgR<6_Q^9JYSyavC?_Zys-l?^V)NezCN;~HF)
z!x~(YJ@txf@P`a+a9MV2a7DT_xGEj=s;U2{ykGyCyjuS+c}B0p^{>mS`Zwfv^>50R
zdM&DdOU|r+TUzy+QvYw6RsW70tylm0ccoJQo($8=r~ZA}Mz5yzAIR7B9?B<r-Kh6S
zUeN1Uy~lEoUf<VyBEQjVX}y2s9KGJF_f(eYm0RzbOwns_y?<qQy`t;=C;jzmuUCtD
z&t-kR{;OLf@96c1Ucc0RArI)aL$3{WYvl^P7U(sj?n`OXt3a;|y++i1CHv@=pjU`q
z-gRHgR(dtktG3Q-`B1NGb>7HxdL7lPTCdG|t<r0;ULWdZ*Q;2s9KDkC8lacZD?%?{
zy*%`C(yNYM|Gar4Z|U{BUMKY0tJjZut<`IpUUT)Ds#k?xd3vSkHB_&jdd2D$@aDDj
z)T^al4fT5d`nA0G`jxz**ROgV(rf4Im-1V^zSL`>ULU-!m1eyP^~!wxLXOg_uU>}N
zH8NDM&U&?e{aiNI>(#6O<RiVV>-F2Kf9215;ng#_Rj<{rp32Yk`smd^QtDOu>WQ47
zSMsaJa*$r{ym};~^y>QRp=_s@^Q#B4-mCla*~|O#@0a)FCB06)yes#=yd$^iwf^Pb
za{0^Ka=u>EUfz<%mp5g;Ug<Ay$l))q%U&=4lJR;4y}Ty9Uj8XvUtX1tdcCN<A|KRV
zmVeg%A<x!cl1KEauDvKX)&4HOs=XjTtvxSi)&3@JwdZ6}?OB<v*O=NfazO2Asn-4~
zBWiz<U20EBkJ^*6S*`whsXZ?Ld2vkMeDSmV{l!o6_=}@*?~5byhZl$C+82l9vKI&C
z+!qJr)EE0@#f!Z%@5LUO_F}gj`U0}&3r)tpsFr~*s-)+OozmsS4%zU<c3D%iP2Q{d
zQC_Y2L7uMJDi7Cek-KU(%kOG7$(1$V%0)FB<;<E5(ps}#PN`Wdvuf7J(KX-5{xx4q
zrDl~3ulY*))O;!3YgWjnHDAa#&p($>o-dO(pD&RYo_{8fKVK~OJYOV#c)n1sdA>j{
zdp=)&{CuvQ`ut;A{`@1E_k6ZYeLhPLeLhq6cs@hMKA$cFp1&_WpHKZihR!;!srQTH
zKSjYnMC`_|(w&2`?b6Lg*XV7G!Fn_c0~H$!0~=cuFj0)Vpu4-f8w5pu&mZUY@};nQ
z@AI7V`Mi(Yb0*mK`?z5JZ-HQGktY~iOcHc0CJJg7;{}C_ae{A)F@krC9Kqv7w&3O>
zQ;@Pq7jPG80>)yLfUrmr_$)>U92dg{m_?#MZ!t`uv=}PbvluLpT?`bgF5m^T3;u$^
z1z$nSg14Yz!BZeya2I@9a1*>-zzOaxxCl}goCK#990YL-c7n(S8$r;5mB4MmQed-S
zE-+od2s9T^0>uTSVEclJKxV;Musm-ln3&fW^vvrD>gTlu#q*ki@AK+{?0Hqe(|KjV
zt@&eu3-kX8`16Va_WU71`1}EZ-~3*I%lvME`TS0S;rw=i>ijmr{`swft@B$1QuCVx
z3v(L;BXiP%_PKR}>bbRo{JH-La_3g~nR9>mkLH&6*XI`bXXoblNpmxN`rH&hY;K(I
zH8;w4m>cG!=LY$@bA9|{b3Ob$b6xz+bM5@q*;fASY!iQAwt?R=TgR`Mt>z17EBT*h
z%lNNmOZfL@i}<Ot`TXQrF+Xk==10x`<Ok2@@!e;?@@;27^O3V3`C79%{3Ekj{GGFz
z{0+0O`G03#@TX>;@%v_;@Ed0y@=Is#^MB3U<-eb~&3`^~lYe*S8vpW4D*wdHC4S7z
zc|K((g&#0;n(sPul5ah8oNqG2<7><$@(<6%@wd;!@MUJ${N-r|e`1=-@0pI|*H4rA
z#nVLokLgf;&U6s}>2v`9_Ou`W;xyo?X%Bw%v@4%H?ZU@TJMwYU_I#^p8@}<hC0~6S
z;vbqu@fD^``Rk{R`Abs<{P8JWe)p6XzkW)cUo@q{|2}n$pFMSi|8(jQ|Mt{={)MSM
ze8JRCK4(gSPoCP!$4|-fu~QrQmQ&Jv<0&b=`qV1#(9~a^!qgIP{nP?)X>yh~J~_qf
zo*d`ZPY&~nCkJ@nCwqC>lU=;0lkL3Qlg+$~lYmbrYkAR=RXp-!84o{M%)?C<@T?|9
zJjCQLp2p;N-r>owyzP^pc+!*adCL=7yorf7yq<}dyoQOVypoB>yq^;fc<(3f@}5uJ
z;@z3J&bu^`$~!S}i5D|*jz^g|!wZ}^$#a_!@N6cMc%~EaJgtdn-jN9wZ|4M!w{aqp
z_jf#;H#JV+^^FJfn#S?GvT<J?JnqT+IPS)KIqt%{H}1eo9k=Brk6ZHM#~~hd+>948
zj^KHY8}jVOb$O_9O`h(!D(~315^vA=5uWTg=p)AW@#e;M@rK3}cx_{HysELyJjs|0
zFLz9empQh|eKhumdt>Z3H)U*&%N?8IGRMZa#IYf+?^qw#d8~_TKGx1P9BbyPj@5Gy
zj8${x$I7|u$BMa2qxszNQ6aZ`^ar<o^eeY`^b_~TXbv}L^ey+<=qv7>(P!LCqmQ{K
zM(=ZDM(=PVM{jb2Mz3<+M=x=0N6&GQqo=vrqbIokjq<p=MiaQ3Mx(i_BTVk>2$efH
z62Wa9A#y86Lb&1)Jon3p4>xnfgZpR%$GtJ)#7!Bo<#I<Xxy%s^mox(2upTkyx{T;?
zEk?AsMk8umwUJ}oLnDe@g^>eX>5<*s<>BqziQ%o>-r-H$#$jo0>F`?aui=%XkHbqz
zFNf!o?hQ{Rr4ElJB@YiKB@Fi_(S|#cLWf(DyoMW+9EYouFvI0Z`ol#@%EOYR{lmYK
zwhredNezEaS{!<xG&b}$scYy}Qr*zgq~f86Nk4|tlX8aAlAaA+OS(IBDe3Z1O47-p
z<fOPEK~mIEQd00xY?9{?E6IL{mV_FLNYWc3Bq<FAC+!{bPm&w*N?JSQnzS(JoHROU
zm()3EnN&N7Nh%sNP5M4)n3OZ9lk{v*J?YM%a?<6&BS|L*4<yA6?oNstR7eUQluPm)
z+?ZrPxGo7jxSFUpxSXgoIG?z0a4J!5a5PbBa3FDUpeJ!`pgpl`peeC#pf<61pd#_d
zKyl*x0ZHQXfnSN~1K$#_417vV9>`9NA9#~U8+e`=I`BBrd*EK8<G`&%Xy96+!N8?N
z)q#}60|O@$w+-+T*AK)eF86a1C;I7$z5SHL#(rXAS$}XM-0zq8soyj4RX;BALBC_-
zwSJq#v;9yaw;!3v>^Djz_3I}3^=l+z`;`(c`xO%r{reL&`*$TO_RA;k?BATYv0pmz
zU*G={XZ!vn4E8M~wDnCTRP~J}<o69EeCz8<c-PmOkkQwWaJ#Q6;bLED!im28gxEef
zA+j$oA-L~Tf@fcLf_>lX1a#lC1pU5;3CewU6ZZGrNRaQllCZAtT*6Xsa>7I}KcS~L
zA)&FClTg-6PZ0J-Bz)>6B)skoOnBJqn{cDoJt3vnIf2(}m%#3|NFeu`CE$CF6I^?B
z6Kr}l5|F)03EI7f6OQ)oOW4!9BVkLgT*8{(jR^}qQVF9yEAd@Di}Ce6Gw~%oWAQ(G
z2I4>Tbj82yX^p?%Qy+h=r!xL*PjP%wk2s#$^D~~*lN;~f^FAKelNoQ_^E}?P=W)DN
zPkQ`+JvZZb_gsmW?Ku~}rsq`rLN_mdv^y@otD6;H-yIcS(j6ZEvpXdIL$`nY%Wlv3
z``y_1Yu)zoXS*%qx!tIER=06{c(-mmzFR%swfk7SP4}UAWcQwUoo<ErW8ItM_ja$3
zm+M}Qlj>fI``tAgH{LZK*V8o^*Vxq^SJu@UC+w<^``lF#_ok~T?opR0?q=8bxbt0~
z;{;vVanW6`;wW7iaY0@8<2<`=#W{4P#$me7#~E}b$EkMl;|_Mk#VK^L;$*s_;{JA$
z;-));;s!f?<Jvmi<ElHI;tD!#;_^D7xa>}oxM!XEap|3!ajBh3ai=>E$0c^|iDPss
z#F08><NQ0<$Kg6xW34-X$C`G|#Oid8#vbeJkKNnZ87tS>6f4zP6T8$=8avUEAKTmU
zGq$NCH@2c9Csy3?CN{U@Y3$pM`>`1vw_<O1q{d$AI3Ihe<5X;X2QQY^5gQxU!HD(k
zpv1a#gvDBR1jL$jc*SaUU}OL5u#er-VG+Bf0~x!v!!Y)DyH@OYyK-z#yJBop``*~{
zc7<4R`{vl(_VuxE+yBL6v@gcoZl8*|+&&U>s=YTRzP&Am-d-O=Xs?LzYcGnywhLpd
z+rPz_wttAxZqJN4*8VJJZ~McTt?jpC*0o=aS#CQYGud`3roW9F)6y0bQ`JU~$!{aa
z<h6yyWViXpJa6-eNpEwGx!PtEbEXXw!)-&vu-kNF$Zcvdfo=cAxVP<(v2WWEgKpar
zW6&lYqt><>eW>ks^p3Xa=#6b7(W|XJ(etgX(Ic&O(Os?O(e<qb(WR}wqJ^!w(Vts$
zqBC1xM?YzO5`C*RJ^E7Xjp$RYm!jia&qUK(1<}OTxM;stW;Cvq5^d8O7H!swkJfGV
zh*oZOjy}+86TPh!6D`wf9KF(_6Fu9a8a>pa7~RpbH@dDxA-bexbM&tkspwBFe>rbj
z<~fgB#yPiI1~?a6Iyom>8aeSTRUCRt5r^0!<oLII<KSA}b8K4PaLigVIC?GjI4UhS
zIR{%VakjUd;cRH(bN)5QapsyCoRQ`TPFHgXr=i)8Q`YRp5j8t<a+@tV@0!gxPn!)m
zcbhdiSDKG;PB$OqBsK5ku$s4U$j#E6z~+B!kLE?TL-QmXd<`($sJV-+(cHv7(p<&f
z-CWGx(kx_4HGg9-HN9s~HoayKG-a^cn$p=dP1o5)O&8cdo08cdo4D-PP0{Q}O*D2|
z6N!DXDUf}#$%`G|gk>|DY}uqH3>)8M%yw(iX4^HXu+dG2*#=F!+3HPO*@{gv>|IT(
zEZL^tthG&3tly18tjWeMR)1p?tF^I;Roz&`Dr$sTKO4WYJ~rmCUN^pCJ!*W+y484x
zb*b?x>r~@8R$}7`7PB#d72e2V1vFAv9*v<ahekgZ)ab@CZggO2Hd?U$Ycyr;ZPa6J
zZB%2eZ#=^K+pw24)3A*-)Uc7&*|3IH->}3iZJ1(;8its;4PDHvh9>5-hAL)yLlN^@
z1I$cm$Ylx|vY0UqFPPMZhs>~sTTH)(D@<I&S*A?`pNVRSW$HK3nQ9H;%)<?V%v}v$
zOxXq(rc{FsbEzK1oT@iu4%BNh+v|@p>+1J2OX{~Xh4q`6U+UK~-_<WOp4QJW((6YU
z*Xp|&DfP_^L46e?roM<lt%n(e`Y#N>`YeWP{R@U&{R0NNK8;~me~F=9f0}Wmp2yfz
zAI*@fr!v;p6BvK%@Qm3ycgAp?BcrR%g3(xK$|$eXWk~8&8F_VzjQ4fB887SP7!T{D
z8EJJZ^h<T~^iy?X^u)S8I;*ag9#L0I53Vbrd)0~P&UIhuR(08QWZg@;Ufn~wYTYgR
zp}NcTopq<_vUNPVR9!TExi*SET}z-3)%w#rYu)JewGQ;MT64O%7D4}3t3%JJRi?kJ
zJxG68yOW+)D@(srD@9MPU8W_~&d}Jk!!$~57cHc=k>*odNyF9_&}?dd&``A>X$G}#
zXzH~Yv?H~5X?tp~(ze#7(4=bxw3V7z+FT8tHd;fX_0$B=nrl30)isW^q8ba@uNo8D
z=NcW_+Zq+x)0#uH^qQTtYc;a8^EFbm6E(}!_?l@dqh^R2UeieptZATn)s$16Ya~>w
znmj79<~>!f<`q?~<`Gq~<`#8#&1I@w&1tH14VSu7&7sa!M^Z<tL#e&hzSNd#9JRXI
zmRekmroz>R)GyT<)U4_w)aTWEsQ0V4Qg2pEQ!iGpM4hUhi%O~<jbc~#L{X}nqC%@H
zqkO9iqFk$gMA=n;jKWmEi88K!9Hmu#J4&hgO4NbsGf_LLc~P6IIZ;y8kx|Q4p;0qc
zzEQ(f*r={5o2aHLR8&=!K~!OtTGX#9#i-9!yQAJ!ZHanTwJz#@)t|^4RWp$ntA-*^
zRdq%tRW(F%s>&iGtHhCERbM0hs<I>9s$N7oRNap>ueuRwQgtCxx9UWsN>zO1;VOFM
zt}0TbTvb4%bd`JLze<P5`AR5qywW(bzfv=@t@3DOUFE*WvP$_#Nu^9=UgZkqL**Rh
zP2~tBqq3WFx3ZCPt+Il0zEVOtS(!&ksLY|TDqm12l@BPPl{YAUl@};(l_x0nmGKnw
zN;<`)l0?z1#8Xr&-6)Ec_LM!97>azQ5k;m_gR)w2gtAz%hca0qM;WYGN9nBi6VX^P
z9Z^{^7*SZ!5%H^{F5*i?NkmqKFyckUmxzZIZzFD1JdL<gaW~>@MQVhg;!H$b1uue8
z!HFPOP$GgWLLz)Byd!WG&JlJMmJ#L^CJ`nTIuW`RN)f6R`y&)9wnglz*bpIK@sGTr
zVvf9~VuZX@-bJ1+Zy*nsmy^58#pLGlujHEYEOJTtGqR{Wo&2r*D*1hR3i(YrpPW%1
zO-?V5BwsHNAzv)_CMTCWley)V<d||3GOb*jOe#M{4lLhC_AcK>#+J*FZOd1{xZ&Aw
zMEP*IZh2?8YI%LQVtHx!-g061w(>9G8_VB@uPx6AUoN{7K3jGre6;LzcyC!!cv~4O
zysj)fyu2(RJip96{AZbc_~$ZAcvhKV_=__2@JD5e;kV0ng<ma`4L?`5HvDASZ&G5}
zIEho%ONuIMCK1ajNr7egB(JhO61FUdWLx%}1eM(*nUq~4>6WFC)XMmzBW2N~ePtBV
z_Of8o<}xqRx-uuyN~r~DzSNjBQL0HAEd7tvRl0}NRJw&!T`EN?DP1CpN+*eVrG3PY
zr7gs_rB%ddrTN4MrFq0#r8&gZ(ig;YrT2&@O0N+UOH+uPQXY|7${~_UDa4@CAfk7v
zClOcbNVG47h!&+rL}aN3(V$e3s9Cy;s8qU{c&Ky@aaZXgVQc9aVMA#TVNGcxVY#H7
zFk2!fjFsdP`b*vsI!ZDKjU{&oRV9}R#U;rEQAr{puY^JPSVAJaE%7HjFL5P2EU_Wn
zDKR5lE72ufC{ZRPm+U9-O12SVOQZ>mlD}aQCDUP{C4*u3lD06<lA17=lEN_ClJ8+q
z$@?&qk{4n6CHKQLO0I<+D@h4ESi%e2Rl*LFFNp}-SP~evw!|asPqBU2d@(v~qSzp8
zuvj&$tN2h@OY!!w+TsmiWySwO3yNn$e-#gf<`#E^zAvr~eN$W%`n33G=!4=9p|^@(
zhF&dx5PH7&dg!U*lu%wVFEqB86Ur=(2&EJUh7yWBLIaBJL%oX8p}1oGQ2S!lP|M<j
zp=QMjp+?0rq1weOA*#hQAxDY_L-rT9h3qV@4v{M^4B1fpJ!DOBPRO64=OJ@N=^+zE
zS3`!1&V+OqC55yWF+=K#NFfzP_>iI^*AQWmO-No5GUQW{PRP5WV<9h#_J%wu+8UBx
zv@Yak(Ngf0qKV*hMZLi%i<*MDMdiV<MWSG4(U)LKQD!iq=t*#3(XC*gqKm<<MJIwC
zi(-SVi=u)tMIpf^MP9-BMUKH5MNqI(kzw%RBDLVXMTdg77i|yTQnVphrf4N-P0>uy
zpTfbQ`NFoKiNfljp~8Zop2EDKw!-Y7hQen-RfTthN(!$8NeYvLeikMK<rdO|-WL*r
zG7Ei!o)@|VJu0*ex?5-*bhA(+=t`kt(7D2$L8l5g1@Q`31LF$k0$GK_fl-AWfuzFP
zz~I8dK>xz;fu4mqf!M<5f%b*zftH1-f#|~1fr!F{K)phGphh7fP^r*2P_fV@a9^Qi
z;EqD$K)FJVz>S59fl`G#16K+*1uhn>2Fw)928<O91q>9l2Xq(I1hf_u1k@Mg1ymJe
z2b2^%3&=0H6Y#6xa=_PuQvn|f;sf3lPy=2Tga%|3cn91sa0<9x00mqtFbud<pcZhp
z;84KH0)+r>flNSL!CyS9U<ywy=*Nc_wBSPvD)9IMG2Xi%7w=k-iFYb^jJGLB!<!eJ
z$D0)h@J0pEc-?{sym~<(Ua7zxuUKG<-&bIU-&vrGmoGSm-&C*{zrFx`ZoFVEemQ^9
ze?EWIe=5Jre<Z)ozdyg&zbpTze{24G|N8tF{#E(u{-yb;{ssBT{=)nO|Ga#<|L6QL
z|D1du|IB<R{}=h@{*Utw{qN<g`QOSv=zlF=!T(aew0}zeAHP%ilYadCKEL?<CO=Mo
zxgR}W=ts%_>_^Oh?H8Q?(9b{rx}R5mil1vf*Uu@R<!75u^0UbI_e14l{Sf(9e){<c
zKdpRCKh=CizoYp({0`-B^xK!e;=40{##cUnz;|<gtFLr^rSF=2vF~3=uJ58G(|1Pl
z*mpv5(|1^M&bLp(_wAIheOn}C-v$ZZw_1YpEt6RL7D`NfMG`IFpOPcKUnM(zKT0<F
zW=sD0yphcKJeLgmJeIWj+?Q1P+?Gguu1j)#u1GR{&PyKqoR-}5IUzac!<F!T;w5Y!
zjwIZNF2VamN^m|TiIq>N1mP1P(e&|=DEfFvcKBc=8+{xlE8aGeX>SWjzc)(K;%y?S
z@HUW$ymcg>z11aeyp<&nz5kP3_dX~&>%CXP_1+<2ddo|Q-kT-9-ZBzrZz+j|_dl_b
z_p(^cdqI5Ads?jEJua5^9u_Zq^@%6Ey2L$RZQ@3+MscZEt@xK$rTBwaiTH(AfjHeu
zBu@4EDNgqKCXV;|B&K@hh(o;Iiaotvi5<M2iP2t<#Cl%$#7bVb#e2POh_`s9ir08u
z6fbz56_0qH5_fnC#5JBt;sVb&@i$M7_?;(1{KPX#oaRXuU+^S|1)jlTjwfDB_Vf|s
zJw3!YPn_7w(@Bi*v=eK1T8R&PLgMY7W?~sng!qq#fq2S8N8IP3A#U<e5tn%!6~i8i
z;*TB&#4kPei0^sq5T|;`i<3QM#qk~+#8i*<;t-EDVo#41k-f)~2<0&^()E}T9rKtF
z?eQ29$$AWk{^!vvnse_I4Y{|9+T5E&Rqk~niF=hO*S$=X>0T^)<eo3O;Vu-Vxc?M!
z-M@*L?q5Vi_YWdp_bidKd#1?T{iVpz{h3JB{junP`+bqT`(4pG_cYO>+jY^X+Z9o#
z+eJ~WTZ*XA?X)P*?Sv@HjW5b@OBCI5ixXV{&6L26DdM=%L}WLL$lonogmnuOS-J&_
zjNJl6>TbTGLvCIo1vfX5v>R5m?CK;MceN9ByIPCtT`fe#t{Bk|SEMM%6(M@&YACwn
zsw=waswFz^sxFFlRS`wF9u)<+DvDfP4~nc^_lXd$yG0tV+eL?6<we_Fw}@n1H;Mk>
zWJD9Vb)p{J8c_poMOcDc7XHL73g6@AgwJr(!aKML;U(Ot@C0s17=!B<M&Npc0k}?~
zE3QpwjcXQ~;2MM)xLV<1T$OM;u3RXCD-r&|778b@5@8QkC~Uy~6qaD~gg>yk!W`^p
z;WO+9;T>$Y@FMoD@HqChFdF+p7=e8%48T4S;;;{eR@i$&1on<l1Dhs1guNkDz+M$f
zV=oJrTrLR5UCs%+UCs#WT}}zXIXU5X7rrptB}w?yC0=;TC02OBg(DQWFokRvx-i@&
zO6czrA;h|b3oTp-LL-+@p_)sO@PG?mDDUDYT<78~{O#;19CdaRb~@vPwa(7M0%u3z
zH)lKHJ7*i=V`od@O=olAIcKzx>ue@uI-3ZI&c;F?XG5Wrvz`!g))DGEYYLT})rI?<
zRfSuem4s`Yj|%6V6oo@hhlFiT2ZU8ldxc`B-NG+UJB4qYwhJFP$qTPJ$q7$8$qEyk
zHVSD@GQtq2^+Hc4DIqw=C^U2W2kSWfg^xNd!@Hb*!<(EI;1$PNc-nCq?suGon;ggC
zGRILEb{vL3I1a)u9Q)wAjy>>Y$1eD!V+S1L*alM^Ti^i4CfL=n0k(FmgAtB3u!dt5
ze8{l^R&XqXr5#J)C5Iw-+@S#Oa*)7v4kEbF0fzG&e!^J}Kj0@0d2pJ;SNNR67ntYp
z31&KcfQb${u&+ZF?Bwtch8!|seTUbuvcpSwufubAi^DT`jY9@JXa5);vVRD-+CP9R
z?eD=N`@8UG``hp<`&;mR`<w7p`|EJB{WUn=J{69#zYGW4UxMB3FTl3;=U`L&6j;mt
z46JB>8s1@l3YM`y0fTd{@T46d?y=*+4R%Rzv0Wnk!!91qwu^(G+Qq=P?4scdc5Ik$
z$AZ~*447m`hyCoRu(MqhY;H$^4eTOd6+1G#&yEDk*%9G2c46?mZ74is8v?i42EmoK
zfw0&%0RC+255KncgYVn=!dGp*;bdDcINsJ1j<WTDgKgblcUxE3))ohw+G1fXTW46&
z)(PHW>j=x(I>3Ky?BNL;JGjTj2ClcUhKp^i;O{n;aJG#FoMB@Q-?D+=^EPOhZ-ata
zHfAu%1_}Gxn8MCBCNN}!fDLSnVPzX5c%O|Syv4=<{-2FLJZG&34_fQOt=2klg|#*;
zvetq>S!=?ttTo_!AX2T>;ZxRXaGbR&9BHir2U#n_Zq`b$we>OB1cZk5QTVX+f3Sk}
z5m?$<5ni%VgvYH8!(CQ~;5w^=a3P31s{`;mtNrj}t9|fI5GhuBVXoC4m;r)dwHx-f
z+66m;KwIsEb**;5$3X11+7539@y}8Lp0V5p_k(D*l!wbez?NI#4<Mdf%E5O*T(aB(
zp8yeUDGNt{z*}yHu^=ohH^D|A)GRl`2SCV!kh0tWFIsGXM=WIEb`aGdBo@+eE{HcE
z9$Ku2uYouNBEe!EOa&1F!UKezg%pegp$*~)h#eMd;SC`En6HH=LG*xVFkb@~gZK_2
z8$<?(TOiJZ0O$2#aBd$4=l5Z7jvof+`C)Lb9|q_9VQ|hL2Iu`@aPA-e-~Ye_01*FD
zWzE4H0qD<>z2;yZ0krsD$$VgL6`HovH@6yFg+}Ty=BnMRP&diRJgs&Ws$1|ezbIaX
zBxi}{n{&WCfITd8g?p>e?N>bW$H}Wu67szH*T_}Kw=~V%54#HK24t9@)LDhrj%S(c
z%dJ9Xyzl1Jk$+ICT(P;9<R9exu--f_{U5Zd(_`+){0F^;C(NH({)3#{{+OpI{DXSC
zWh`bpS0EO9hsEIQ6=-hl5ep(`1)^TpvY?o*Kut%H77Ks>LM9(=Eo6WGg)UlqSiI)`
zg=*@8EvilaLYqlci{mqYAmjOXi`-X#AotU!E#iazK*2k&SqSC-K!ML5SX_gbAt$3Z
z7Gtz!NHzb9MdhAlXx>v|ffO!5*?m<OTI40jFS_00^`<3gQfkEF-J9PK=lX&L%JDbU
z`=6Ah`@kY({(h_Fv|tfRu{dD4XZIqMSEXuM^kxBS4mPq}gIR!jCM+z)<?~P-4{Nyv
zKM!Te;w`)S=O9ix*%C#cgAS`lTPn`YLLYLETV9Tvg|zK1StkFUfl}-5SW3msKuv__
zmYZj%A(@%?miMUB(7xlpEI;>7LEGiZEPZ{apsDmG%jA+tC|j-H(iAxfd3~9-jD0Zy
zwORkOL@P`{HZ_~9E+&pcSA%z3k-Em9pJPX@3c>t?vIJeL_fJQmJZZF*veYPa?z)53
z(clrtMA6&oRqim9pBZNLb?Y#sXUed0Ck{bL`AJsMp9i5QZYfrWr3axG?KiAEJqDl@
z%3~{q2mO%k{97x(fj+47_%|zc%|6Iew$Lh>(F<kVs<k3#_dsR;by?L<bVHSI$E-@#
zyP-^zB`YUl7ZfU9Z|#-d2~D^tSPxZpK%Py9tk<vYfKtOWtTXl6p{HXA>$ada=u)h;
zb=tXB$mM@-*3CIBP|vwQ>lcm9kn{FP>wn8l(1m;8Kl=AKLHCtTSvw*dp;Pa!SVP_o
z5DIb6`X{3vD*W}*y6{XLq-6ie+CRM(@~jeC$GxqAJbf#y5B;cyj&-$I<4UTaeDa|6
z=K4y=XmZxtwY>t0j{TpFVsANgaz)lAai9zeO5SS|G*}94*sN?*-d_R<uIk$qbQeS7
z-H?rAYY|j?-^s?erVx5})YoRJpaAlEMYP%eH6JR}X4wc|N+79^Je#GPVrYZud7JOY
zMNs39G@DHnA;hrEu<6CZP*p*ejjjGK=(po{8^i5Cp}~qGo43>7p$G2uHaX>a(Ef&Q
z8}k?6pg_L~8-M;+D7<aiX4O3xG6<Hj)lvEa<#%tl9hv(C?ISAM>WMx=h69?mYcG9(
z<ReUNgT3BES;IEA_WN@n`6zeWypAl$U@XWs@8LUW7cI)xCg?4cHy#ICqfF>9J=u1p
z_BCWZk!q`c;T5Dpzi-<My@ZO#U)ie8Jcrb1pKX^OKZESYM7CbIr_j-;N?Y{u6DV)E
z)%N|9$KZNHw(sp9L5c%&wwSR8&?sSzo%f~t5W9Pe-5-s6(1)OXcA7<Zp?9syc0-|e
zpfFzpJN>0wP-PutCv!OsnsarwqbS~lYRY`=e6z1ZWP6fb4f-1NLCmsiDN2PtVfc1*
zw<{3+>v_8?jhCP{gIjiJ{6%Q>ZH8T3+j*!_CEE^zKL-&Wf495VcoxdoS8NyUb_Pnj
zUT@b^lnj~4_Sm(fPeIp{C+tYsC!l+Om+g`ik3&AuGWLfq^C8jbc6;m+7wQO8w3iJ_
zf?hRi+WQnGK*wB7?R7QdA(sLh`?O23kP^z>{`^=p^d=|BezOAy>QIid-=D#Pex}FS
z=PolKC;4RiUK|}dm7HpS?+Fzm|GsD6I}-^lM7^@lHK#zjouBLvTqHx=-9`3W>PgTe
zNrnBT{Y0q2xYa&AI1Kvqa?sx7aR`LkH)l`i3W6dp{LkUw!9d9TudD;f2M>Lx?sY(2
z@q;?slpLN&e4rQ3`VMJ}UeJ#37>9kTo{)-$lY^$WJJf#1$D#a$D}>lUbolog3mL^S
z9e!3jL-oB}hb;?^&>pvQ4x_srpp_pt9sCe>&?)sN4&I(N(Cf5!4!v|Mh_yD)VfBm!
z)I=+EcykYeI-6=82D8x6X{#<kRc27}+c5{ZN>eCv_mabM3j)$SvEDJZ&j@lD+2(j+
z)Buw5IOKS6N)PhOQ+ITn(SaO~A{?b>w4lcGR*oK%8qmLKoTJ`|8U*_WI6mxAf%gB3
zaD33D1j#GKIBJ(2h3=m};fVcl1QJhPa$J3L7&`8G*U|F!L8w0Wx#P~0`yt_h4~~hH
zy^z)MUye-dZV2C7>bR)86WVCo<hXU)cF5^vpX1jFdFa1Q(~k4Sa?quy6-Ut%S?FTf
zMyDeQo1lYQyPOnUHb9n_{&Tu{NE-S*rtS1<TnaLGHgj_Qwg%e!#?I+n@+#)!Mo%YC
z=M@Z>9O9I-?GHvepX&6u?l<P}e+f=UZ!Ta8`KO&sJmxTeTdq2F$<1J3;|EUriY77J
zuDx~|<d0(}$38pR8H{55?8HvU{vnL(<4PytjR8#ca;sB|MIWZaW60_3ST`mnbIz&o
zMkgk1-5Te+$aaiHz!v8<9W9vX4||>e@|!Svo0Of;A8f$Hgy=iJ{aTB$_>6HTcvNF<
zY<6;fJ5qt6hxj;O5R_pmJ`$Y&Z7aci*uZpN|D+IeD1htyNGBg7mzCmN^-Y91x#p(x
z4J#Ov=<(Qjy!Z!Z{^?uiR+l`??EF{fz{*?<$F{&Z2KyNkn^xm|r1S%3slUUSV3ULS
zXE^GN{P7NR>eQn1bNx)rxoRnwm(N~d<POWbK)YUGwownbP?MixZse-E=uADv++1hm
zlH&Iev)$FgB^JJikxO@R`E%?p=1jkz%g(d6FiAS$E(HTOFr)Eomo3)UFbzV!%jknE
z81$wKF2RczF$djmxkQ5bBJp=JTx1`g#W;0kx!BAkV{R*dciCZa5)()*a!I-*z}(HL
zbBS-{VsHyxE?W*KVv>;KE=Xb=<{*E`W#xG^#z?px>o>^4h@}*;&PohSfz2UoV+a+4
zIjfFczC*#N7a3zeR)u5EZLq@1tS4du>~Yvx<50|#vv_Q5co4?FfQ-F%9gjJ+E*fk1
z(-(8d@;LU!fEPwxa1om*>w$TZcN@E;<BGYy_!KMe=7O2j&%p{Aj+n2sAK1+o?J%=1
zim{W=tTA`H>#@`y7MQGkJ=l{q7>u6B1XjP_45N5q8OxnF!6b^LaUoL17>gwZT!)+i
zhNE*Bx3F6mvz4TQdwEC;v+FJbH}{`9=1heZuJxD-CS<KEF7VhfOomYaF5$=#3^pPH
zr+WZ=E85*?+{qpLF>R&Cag0rSFhBoZ#4WDuz({M|!R?>ihWQxq4A<N)hbg*{gEK7I
zj4}WA1E>CR1Ln|BF)lBCJtlZ(18(^ETFiRO9^8AvDtZfj0=LKdFFN7QGH&00OK4k(
zv}^9lJUVtl!F9G_1}(GauxrWNN%U`X4Oh&`F|-o};fnJdMz5q=xvm@?K+EOgT<xcO
z(1H%UtM2zsG<IEt>!;*4bdp-MYm;L$S{i%Y^^RNvdV+P)b+NJrt$*{j>+I!9bnTa?
zu9uw3&{fUZuKDYW(W-yGyQcrhN4M-RcHPPmp$E<CUH?=5g~sB$UF#b1&~l06uE$R2
zqE&7$xo+3{gue4>z1x$P95kV38+eoD9Xfg9pj*1~8}#3e>TWW{FVLmOjNKF{Ptj8t
zOSd1=kI|97Sho#N?xT?`f43RrU3Boda5r9c8oKcj+wCRkI{N7sz8ib-3R+Tr-mT-z
zMKq!}&241+IrQJfCvIsEPNTQWX1Vn#pG0#H=egBn^3g{6g>Ip`NodHr*6mtO9Quw|
zryEf>8f_Im>eiUaM5AIC-Nuw@=;YH<?imj#=zTY~y8qc8j$V1Z-+kds7+O0^#r^tX
z5IQr@z`cfqN5>XI?jNds&=+f*+!1D;=<zlm_n;@P=sN=hcU2h|bm}C-{RYJWUA>s(
z{<PQzjbA<M?xSLf){(y9{_Z3O?Iioi{Y5JhowY5~-9{gQ#_!5?KYPXijoT-2r#9)J
z&mF9CUr^CRZ&Yk^KN_Qot~@g2zVPc9y7j*~cj|^CXw9Sl^GLxSL<|3u^{~IT7k&50
z9*?)RJJFvHAM^O4pn%?WP}hTulSAk3MR|Nbw+VfJr@hB#p)^`7@9E*QxE8IxImF|>
z`YNhs9o6F;{tqf|CC+32`9)Ok{3#EQ&$B3}@hcwsU6ZJp-gJ*#nK4vj^9zqY%^}os
z#RrcsxIPqK{L4d+*@gQ3xzxk`avQ4lRinrL*G;J5^j?n(;yM)S(xk_emMT;+?~g~=
zWEtuz4NRX|Q;fP1u-&tHTRy7V@vvv=VIj)aM8k7R{Re9P7{YVO;47+K-pcbe@)PRs
zAFSs(C<o;+;O{A8@fOux8SeSP{1xh1F57b><{9b{_@b%}rjJq8XU}_P>)l5g)6+bq
zRPUgwJ)U^3?!Sq8Wb)4Q*_NxQj04|17ye#EHLvD-P7kM`EPJXw)9R8@9pZM+!SBaW
znNNp3d!BGnnaT5>DQDtQZG<&m&E#kl+H#9mgDn$Pd3diE|0ore`uCVu^$HnvqDj}Q
zx}Jb~^a16?eG`nDxMc5D$H${0$(~+KI3Lt@^AN9;LmsH%-Bhps5iDwKBF<~_qa$j6
z{wc5LTw7G^-78+3EG<!g=;>bj*JDtbmM^?o@=Z}^cYg4)O*TSZ9Q^4OVy=h!mRsVb
zx~z%XcCNweL5?aa)wjn>6n+e4qB7xiW3M7gW`4<QSIK_Vig3NRP5f@uzRTOZj~&~N
z3iLbZ{k~idm48&tdn$Sp%46KnyKS#DO8T?8cl`G?sCJ&Sw<KW2tjXHf8(#ixwz!Gt
zO--9KGp%BH7wb%!-M^9KU0*P2cGUN*_jUZBS?Rv(-fJd$%x<(j@K)q^nDOtw_MY0@
zVwMv4*_(B%-t7GWk@r)@YO_Br<=*FBl$jB4H+vt}EHWGM?Dr<W6PsO;pY{&Z{$=J?
z`qx`7^P8F8=?y+~mCt5cm>oXHALW?YE*$o;-u>1r@vVl>_X{u0iU|mx!Ica%gS}Qh
z`Lu^-x#d_NpVqr(J}3Nr?%SrBZ8Z${xs`R*tgD~pW4-H=SxFkt=Xqj^S()uQpYLs_
z%m(If_?$%v%yvJ0<Rf!8(Ja_4(+4#lWA<a^i;ohPWv2H^>?3(fHOup;^x3;aHuGC)
z@j2>5Fq3^g;L~?E$gI`{O!OJ@GkZ6;;&aBp%k19WjlLAFtJ!^Mr>~UQ$t=59(bq%9
z&aD27rmw$)rJ1aniSM3sXfuxzE8oinCT4FUalUzL49&K0!uvi#>X@B>8SaZ_she%H
zW&2)zreyY_hv)mCQPIqif6kXEbHMEHo}0cshP%!3-aqo)8=_!#)+y6><GC$n!M$I6
z-)C(wvrZKI?x>S8GnB9N)m`|9)Opt8yMEU)(#Ukc_ol%-(xz<Mw-Y;s3=UfH?In*Q
zPfl*|d(0m|z7y>5+jqSi*(;~$hke$DJbYin5B;eTNmNJp4T)-yS)VQaTq??uYb>#T
zjK(6Qf0>`3bB7q2>qYYG@A-+`-@)`l_J2htlem7){U4E2qi6m0_hunOS=arZcf3Y6
z%s=p(XnclrNqFryTk!~4^yib`XK^~xnkV!#{+xyst(5siKfj8!<Td#*Z(Kx*|MdE)
zA3uw<PMGw|pqxbJ&oBG6xbl!TENTBrqj+Tg=r;f4JshMp>7f7b-!vrLuIjJR7=bkN
zGW0+Afq?u_3i(%E3__|}IQd%={g8J)dHYA3dLm`i!u-jyI3zQj=D)Aq0a+)T;D7mz
zHPV2W>@SXkkQc|U_<yxPB0K%l{h1q$kQznL{f8=akSxRZ{ztE=BeNd<@IUOKgzVo~
z?BB6X5vjnb^AE1rheWh?`aen8iS)1>^?zwDk0iZZ@MkS-LQ=P^#jm_tkBnq(!MlJt
zM*($v@FAQ2m|7Vh!y~@Tn;yEQgRcplG96n$;`KI-n!fY0#d~J=n-V^_fq__Erkmsg
z@k8@1rWsKYc>kOArdkCY{8jxb(^rQD_)Fy_raR-$<8k5nrmV`F_{P7#On)dn#w%U@
zX1bJ^i8np^$@FOD7yR}QS*ED}#Q2ZquT3qZEAR)(o|+=^oAFLw4^8*%?8jTS-7y^?
zOyO5UZkRsG`GY^*d)d_XpL9SC;hbrcgF?Vi_bF4)8wUdl0{NzS?WzIP#&}a%Wy63r
zEXUN21_kVp&`hH~I0o!QM3~0^_6q2F5oSt5g$Bgz3N&>TPy=dD`k2ZI;{yJUxtV@l
zb1GoM)7jL?;&MRdH(OJQ;7)+SAq&$ZKb{7h5tx~hma+n#b{LsnGRzCOY^G~^hh7k1
znWk=f{zY|wc;c98P-k0!yv<?Lox6qt)b8vx&2pLzkQ?1@s&V{Z0F0C~J@;W_Ae6Gf
zw77pq;Dy??ro+1w1D_sPF&VMd2)sa8G%1ZS4m5u`ZE`WgB2Y9kYNA=?9JpO$z~uEG
zpFn*|m&pcYLZITa785HRJ+Qr_&Lki%A&|1G(!}jSa-hVi*yNbxO5h}4Y*I6HH*h5D
zhe@F9^T3ZCUrfZ>If1y%?@iXZeh>U+lxcF9Ss1tg<~!}YQWLl~`H@LqW_w`Qi@PQl
zi-!WQ6yGq}(mxw0KYZDQy!tPYAbrl{_MS~aXOEmRd91rLh>zr%oUl_2vU7_wF$vTN
z>LsyE@>#|~?(tD3s;4c2ZlsV*LT)(+y-Eu<p}q78y7t7+1eY5Ygv<0WSzkyC>iXbf
za=9)($o8w9$!OQ9Ai;MFll^0tgD(FtGdZ|$Cy4dk$Yko@(;)S)Iwon-*+E}FsF`fp
zk{5I^^QeiZLP3!ClY=HvyQ+i2({`J9>}?BjN!ezyY5!o*rufY!srzSw9+1|X^zB;-
z+UT~5klDK-*a^9WSlqcim~><o@oC$kU?1sm1SG2#d}Me4k+$A2SX|tN__~4#M!#%9
zyqt3gPED>ugpGIx{|Kr;40Hs8H=K$PMm3Sak7Y#&tRyDbzbg-+_vv`>Sk5Oz+tUld
zekZaJuGiCoA7Ni1E*^gzEZUoaxJu0o{@HU65#aMBIPFy$V$xg`>_AUN*sGNXH|d^7
zkmZ|#t)@>QoELh6&t>rt3oYZpnNe{F($C+)nMy3gokvn3DeaMn)Dv<c7T1Xg=g_?&
zO}0UZ66jcn^KT!-=7TyR4_>$-wl0~5RCqce>T0b++E=X+__w%_l9w1n#%ceMn>Z6h
zW&kO~d`=G$qt6T}Nz*|5lTHdTKqw(>TTX{?>klDZGE+mIvGyRg^U_1!ZB{_sa(*6i
zJ7Y7Vd0$RQnCW^%(_mhRT=_ran;!~7?gsrf-omdA**Gz6Y-!gP;+r&TtiN?I<h*ph
zaYy}h$b%~##@6Y7LvHSBGA0GfgwoTijm`g42vt8+YFyuYAhh^_#Q5k_l~Ct{KaJH0
z`k^20d@&wUM2D_y&oK^ew+q$0_}ci=ZTC=U?NeipdtfLc_P+7f%@LtHhSH3~MC{N8
zpH$<>cwQ(k|D3U^R!Zn*y;H{NUDrbSce%!*YxhGN*Tfn>uzDG~o6IoQo_!yRDTy#<
zJ^m5utPy5R#ukNIoW~n)U9Jf|IOu5{`LsQ>#{z2{>oOF2`L3O@;rvYK(P?wzjP#Yz
zM>a@fk@<!&>Dvaz*ZLH~yoNN5x1Bv0cF9=T7*bUY%Q|`3_&||<*tfDh#xKLsVc9zr
zjC-W)!&3b>8<#wE55qrLXB>nK4BOVVV)Uq%9F}u<(dcp%I}9B-Wu&^67xwA)uo3;%
z*|5DeJw`zq*TNz;wizw|xEJ;eQ*UIB1CzQ~6-K(9Ibpp|3XMu=-@^v0VI$c;1!0Z<
zz8d{LQyun6?Ss+9ZEayE-7}4f?hb^Z5}p~o`ENR`|Na9b<5z#ec<?PFvbHo~U3aPx
z=Dj>2arK<hcf<XJuKlNsIzK59jE%WQFTiv!E;hz!$44aLJ&|stq-R5Djwc(nWa0?Z
z=R=GPRQw6ccm0gC9}x+2FWrsGb~6awADxW0TuvbT`e|)6xi*<_r2uWjiM>p4FEci}
zJ#?F}p-RUn$S;GCQ>|(wDSAtAsXk&<Vw?*;e7w(yks%_4lx#QpAXiRk63ZH;#WxbH
z^VS>f?(QZ$%l>DGupcA*$yhX;eY-%gy*Xv*qOgW|HhI|4DrPhB2dl@hzF{YEB%sxB
z9YT>PYg=bnaZ{bBtW|EPKWj)dRwyvk$3aB&{7=KOR}Mr}!xzKVwVp(SPuYfL{z1ee
z*IpUw=R^=U(4H9TNppyUHtB{%emvr@12+s8-<&0;PG2<q`S&UjFF9?v-}xT#@J+tq
z*1OM%?SwePI|JFoo4QQHZ+dw|yFU?zjHG<xyg1bGo4AsA|GdB9-Aye-3!I0coNFJk
zYn!v-&KncNq#A3(?1tY&g{x@8&fQX^=Pt&Ek9@X}j5p{Q&feTj62mHnO*KbIE^&&6
zI5|yHy~bWcAA4gGzGIu=<Z*LS=jBa?dvYB~p=c??>Typ}&+s3Ez5fN1!fwnNOnXvD
z-KcQ`pEDd%NN>M^^JgBZ<7|gPW#3s+pn9W0=eBF4wvtK%F8Uq`Pbo5ZL4HnZT`x2U
zOwA?*KKg3#=*u@!m&tnrdb@-~s(fuww5F0YM#wP8Jl0H#Sx7h7Z`(^+bM}V8j_`3(
z>ds3Bw~`l0|2;Wv@Z|BD@GqKt1H_Nb;clN|4LlonhEJF=43;Mkho{110~HzdaAT_w
zgVqCv;XPtsgWY<V@N1TC2F+IX;r72A432oYhp$6g8cY%c!VBIb4J<j~;aAiQ4E7yo
zh6g>+Fo?U57;d=jn1S!j<nV1L4;cKoe>r?%YKOt|r?<m<1GgA#d;KK5v1q-)>f6ll
zdcA-8%<RwMt+yBS!*by8k(CMkhU}8?wV{LhrSIy(kBK_<E#7p5yB=xMM?4=2Kh3Yw
zfBSGIyr8*AKjYTl@NEV{{XLhZ$>j52^<_`VlZ!iZ^!c&-$i@b*_307E$l1wH^xJ&3
z$wqZ|^^5FG$c0C)>+2d>lEY~i^miU{CM$e7r60T5n_TuUN#A`gn0(zjTK{z`g&dJW
z)#nL0Wakp1e(5tF8M7%+|9Z+<vbnvNem&(X*)`ckKh+_f%=~GiFHw0$ezbtrXRpg5
zcWD~y-|EaI>xOFU8-5j$uU=Qyceq+cmXaLOuO~N<&(7@9Z$fpE4;<dA?=C+=7CXr3
zTlCD5x$ITF7w=cd_IDQbPMna5Q29BjSA_+itn41tyRmP7#G$oadS!jbA`nNK^y1%Y
zM-VYpdbguZBA)pb>8T?vBmS^qJ)M6}5#i@^^`66C5rYr2^-@m+M{qy9)EhCUM5yLJ
z();|69WhdOTW|IoH$vQ#s`n`7OvL+%6ulqXsS&xqkLx)O+=*!TUxJ?Py^IK18J1p-
z>)Qyw%@n;0QePr|Z3)$@`3Of~<oxtfh$RvAvTk~B6zU?*Y;@2w`_&%dy3Rrm5jhxP
zv|^(7X!~@8!JMvMOx|*Y^RTMkr_gnj<86w1q0(}c%JMyWaj$k$On=Dh{dPP;`Sp5(
zUhjxHB{c1SdWds|l*7k=>&`1-D1XRPx(9@Ilv$S{-8cSjlnwe_x*0S66tf*ox@*r7
zDHrD|b&C(uDSv7Tbr-YaDCe?%>0Y!vK`}o6MfYsYdCFQsmhMo<4a&Ib3*D^o`;^~u
z4|QAPUr>(rr0G)E=1>?PF6)M#|3+y$c}Dk}yo5q=<?F`ZET`-_5UYD<Pa|cxpQd}@
zZWpEXElF2u-w0)j6R7KadzPYV;-$N=V}){R*;!XARXXy2dDgnjjq;IC5>UF(iM^3z
zV?$l~;(w8D(;B)fQJRs#uaD}Eb{Iuo58bbebcG^EcWu`l{AC|WDcPhutK}Xk%U!D*
zco!epps}o@w4M}M*gUP{M5jk~oF3MxsE><0pxdqU&g?|w$)+Zqk%#9aw+gCsPOZHW
znSZoMCysDGGNa&^PJ!ro<ZJR59hPEtWQ%l`P8|1Zq`}kYIt>k?$j{INom4RGj?jEl
zC*w?gB$9PWN4~8i5+!q5ryfkcqoi|nW=~8<3bmqjC^gHGHb0|u5J%QU%{vox0_a<!
zs+;|Fn!oOfY9YGoWJ)PUZJlt?sdrL~;>1|!cwN(vlKNw!quyv1CF1Mqc<r-^%KD$G
zP8}W_RdW2W&dYS4s2!`jbgG&|qAn-N>A38Qj6y7|*E!(EiIQimXhY|@QF{mGv_A<?
zM|t4Kw0Vn{qkdNOYTweh9p!J{sx1}tI7%hEMjO8TI!fhGiFU=04^h77h1y!9-=n_I
z<!ZO@Dv0t3%+_u*uZ%h*d7-UAX^Psf_E5X{N_UjY#Wd~DA4j4-j9=28X`GF6aXGEc
zUHTh!;0;&XW3Mz-Q6^eD0kM_p9~z}S>amAf@-<BRHT?*cDetfS`K&tCndGJ|_t1bE
zl54M>^ASaTz0q9zQIQQ*(+{ED(t@Q9JlEC^8ug(z%_wPWEr(F0&<C|`Wg@BJr*~+-
zQs7Xf$~J3z9pF-%<)yS8kDaCtdn{|6RliI%yg9A4MdubZw{A$QMeh+cUZG2CQvVf|
zgKgAu)_+fZol>DSsgp-NAk5cl){sz37r$$5R4%7}*8Hd?IMhJx41S}9+}TOBzWPK9
zxoL<x2;b2<zA{BEnn=~!IJra}+Lxl$*s+#oV<XTSD%(u!0ki(lUw6=c-JogJXB?!p
zd?jjSUsR?Ux8t?SIXbkOf9_hEekQc6LylVIC<_`0E%0X=_&Y7|Z#3{TTHt4C;CHmZ
z@6y0)Xo1(Ff!EXmuT2Bj&;r+@fop1kYtz6zXo7p8fqT*f_eKNvs0r?s2JTrC+&c|C
zgC=+u8h9p6@N6{jjGEwCY2cYP!L!rA8fb#Gpn)~f1ZzVBYorO*iU!t96RaH#tf3}Y
zOBz^HO|Z6fu*RBTt?6LRHNo1`!5(OWy`Y0V(FA)#2YaLm_KFVnOcU%K9qged*h@Ot
zQ%$h9bg;*oV6W+5&o#l`(?Jesf?S}3oX`ZhK?gaa337!Faz+#64jtr>2FN8k$SDnw
zTXc|P8X(u`Am=nd?$JRGYJgm%gPha=xk(2(ssVD94suol<SrfLum;FwI>>1aklS>S
z;~F5>=^*DdK<?8)4QPN`po5yw0JT8}HKGA(g$`;)1Jn)!)Q|?KB?hP|4NzMQP-7aP
z))=7XG(hb!Kn-euT4aEl)Bv@~05z%sYLx+MRs+;71JtkvsAUGIX$?@@3{c}5pw=0n
z<~2a=Gk^xD11(?xO;88gzyKPd4zz*+G(#O|2Lot`I?xgZ&=hr`EexPB>OgB4Ky%cA
z_Ar13sRJ!y08LT{+Qa}Fr4F=;0W?b;Xcq%$m^#oh2GBHhpluAGaq2+p7(nyXf%Y+g
z2C4%sWB^T62inL48mSJnk_j|Z9cU*LXs9~SQYO$;b)c<Gpt0&eYnecE)q(ahfd;Ds
zEoK5uRtMV51RAXlw3-PtTMcM86KJ>^&~hfwbTy#uOrY^<K<k-6^VNX%Gl2)F0WV+z
zPf!Eizyuzl2E2j^JVOn52NQUR8t@V(@Dw%REll7sYQSrlz;o1q_b`D6sR1uy0#8x{
z-oykRr3So;2|P;;co!3Rm>TdhCh#;h;B8FcacaQpn85SYfcG(h2dV)tWC2f91K!92
z9;pVrk_9|d4R|LDc&HliQWo%3HQ=o*;IXQ}Ygxc^Re|@ifCsArFJ=KxRt4V70v@dj
zyqX0(TNQXW3wXFH@NyRLbXDN(Ea35~!0TDS^HqWOvj79A0v2EaCQt=zzyge*3Rr;!
zm_Ze=0}C*ODqsl~U<y^h7A(LRs(>|EfH_nFd$0h5r~(#Y0VYueY{CMJq6%1r1(-z@
zunP+?j4EIm7GN4xz&0$vII4hkSb%v{0sF831A!Tkt1Q4oDu9jHfRR)HE3pAHsQ`9j
z1BOxoEX4*)r2^QB4H!!WuofFImkMAnHefInz+!B`WGaBo*nrVg0IRV9v#9`fV*`d$
z0W8M`Os4|ajtv-31+X3)FrNxwKQ>@M6~KaQz=SG*4cUMZRRAlp0W+!qc4PyFQ~@l>
z227~}*pdwxQw6Xl8!)E|U{5w+P!+(UY`~-{fKAzeQI!F!vH`Oy19oKthE)bE%LYuV
z4A_<p7*`pvE*mhfGGJdeU|?my!fe3A%7Bg8fRU8}D{}xdD+6}s0ESiuEX@H-tqj<j
z0~lKwur>!Uw=!UF4q$L)z~UUh<jR1}Ie^iX0jqNWvnvC3=KzLR1}x73Os@>so&y+P
z8L&PFFuyWje-7vYltC}R0X=~-=nXiaM^Fa60tfUA%Aj}PfF42#^b#D<Qz(Jnf&+RC
zCD3bdK+mBBdJhihL6kr*!T~*r66j4hphr;xy$T2PEJ~nv;eZ}S>HjR91$0#BzQyB8
zLfnW8TD&-9aJS+P#a-hg2lwK|-CLx1DUvxeaZiX4_k@HPQ6k9O`>yxadh6cXLNasC
z_syK|zxQu%oMm?4Oyh;K%?_M#yl~dpfisU6&OSSE2J*sLXa~+jUN{@=z!}L4XQdrD
zGkM|cv;$`-FPx=(aHjIY*~$lJEH9k3d~oLS!r99QXD~0E#e8rk^TOH82WK=doYj1A
zX7j??%?D>VFP!CkaHjLb+0F-NJWrhUd~oLT#M#dWXFyM!1$}TP^u*cF2WLc2oE3d=
zX7v2C*H#~#Aw6-H^ud|Z6K6{woH0Fd*7U)d(-UV;ADlrwaTfK#nbZ?!Qy-jBJ#kj`
z!I{+)XICGbVLfq{^}(6e6K7i=oN+yI*7d=e*Ar)7ADn?baTfN$nb;F&V;`K6J#kj{
z!I{|;XJ;Rrp*?Yy_Q9Fj6K885oUuJ{*7m`f+XH8BADqEGa2EH)ncM?sb6=d%J#bd{
z#hKj$XLnzm;XQDc_r;ms17~|*obf$y*7wDk-veiVU(5hJFbnX-Ouz%P0bk4rJTNQp
z#mvA1vjbnu5IitT@Wo8Q1G5ER%osc{Yw*R)!2`1gU(6spFpKcTOu_@R317@8JTR;9
z#mvG3vkPC$Fg!5J@Wo8S1G5cZ%sAXJ>+r?Q!yU5^U(7(<F$?j<OvD|t5ns$m+%YTh
z#mvMVvlCy;P~0&~@x@HV9kUf*%vjtpYw^X*#T~O3U(8_KF^loVOvW9v8DGq3+%c>1
z#mvSXvm0N`aNIG=@x@HX9kU%j%y`@}>+!?P#~rgDKg@vKF$?m;OvoLxAwSHB+%YTi
z!_3GXvm-yuklZm#^21EY9kV4r%$VFTYx2X)$qln7Kg^)qFpKiTOv(+jDL>4p+%T*1
z!_3MJvnxN$u-q`q^21Ea4YMsj%(&bz>+-|Q%MG(HKg__~Fbng;Ow0|lF+a@6+|uTr
z@Waf^4YM;p%+TC0OY_4_%?-0PKg`(NFl+O}%*_q6H$Tka+%Svt!%WT%vpGM^=-e=?
z^TW)}4YNBx%<$YW%k#rb&keIZKg{@CG3)cg%+D3GKR?U>T`>#v!%WZ>vq3-12wgEN
z^ux^16|+M>%n)5MOZ3M~(G{~rf6N$NF>Cb4%+VFIM}N#9T``OF$4t@{vq^u<C|xnD
z^vBH76|+l!%rIRs%k;-g(-pH#f6O>tG3)fl%+nRKPk+onT`>#w$4t}}vr&J{NL?{2
z^~cQA6|+-+%uro1OZCT0)fKZ<f6Q22Fl+V4%+&?6SAWc4T`-IF$4u4*vsr)4Xk9R?
z^~cQC1+!a!%y3;W%k{@h*9Eg(f6RDYFzfZl%-038Uw_PiT`&vw$4uA-vtfVCh+Qx%
z_Q%ZF1+!y+%#d9$OZLZ1*#)y@f6SO&Fl+Y5%-IFAXMfC~T`-IG$4uG<vuS_Ks9i9t
z_Q%ZH1+!~^%&=WB%l5}i+ZnU%0L-|ZG3yS%%-b2W?*PoeoiPg!z)aj3v+)4T$el4O
z55Uaa8ME^M%+Q@NOAo+I-5Im>0L<8(F>4RN%-tEY_W;b`oiU3Kz)ap5v-tqb=$$dE
z55Uac8MFHU%<!Et%MZXz-x;(00L=KEG3yV&%-<Qa{{UzJ&d>q^pb0ob8wh|#;0&!G
z0Gfd_w1WU>2u{!v0-z~4L0brb#^404Apn|#6SRi_Xb?`&A_AaEI6<2TfJWg2ts(%L
zg%h-k0B9Ia&@uv`X*faK2!O`n1g#?gnuim#j{s;OPS8REpous^8wr3$;smWE0Gf#t
zw37g6C{EB)0-&ilL0buc#^MC6B><X>6SS8AXfRIDVgjMbI6<2Ught~8ttJqfjU%+1
zKxjCQ&~gHy={Q2$353Su2(2d&nvWy2pFn6pj?jVvp$R!c8w!L*<Or=O5So!Aw4*?1
zNRH5w0--56LR$)i#^eaCDG-{IBebVLXi$#Oq5`2wIYOHXghu5Ettt?jl_RvPKxkNw
z(6R!dX*ojM3WUbx2(2p+nwKNAuRv&Ej?lsap@}&{8w-R+)&W{sAT+ZM(9Qy(p>=?k
z76?tP1GKe3XlxyzwFN?R>j3R75E@(uXmNqi<T^l`3xr130a{%kG`kMa?gF9Vb%2%^
z2u-g8w7o!Rd>x?m1w!-d0PQaj8ej)#fq~EjJ3t!@ghto_T45kG!w%361EC>yfR-2t
zO|b*C#Xx9`9iTM^L38W??J)=%WCv)GLC_=}piKrrqjZ2)83fJJ0or8{G)xC*nL*Gr
z9iVLnLF06Q))@rN(*fFN5HwH+XrV#SL>-`w20<frfL0m=&C~(fX%IA22WY85&{Q3u
ztp-73b%53y1kKd}+G`LrSO;jaLC|C!pv?wBqji8*8wAbP0orX4G+YO0xk1o$9iZ(7
zLF09R)*A%P*B;t$5Hw(WXu(0ygzcdX2SFpYhgKW}&Db8=aS$|QduYi)(3I_=EeAnk
zwujan1kKqV+H(*zXnSbULC~b_p-l%tqqc`u9R$tV9@=#fG;Dil*+I~>?V)W4LF2ZE
z)*S@R+aB6?5HxUmXyHN7#O<Mt2SFpZhgKd0&D<W^c@Q*oduZuF(A4dqtp`D4w}aLm
z1kK$J+ItW*cspqELD1ywpv_C6(c3|*mqN3*gLW^4hHnQgUkXj%4%)sH8owR1eknA6
zJ81t>cmV9+1(3oMU<Yr26dnOPcm<^J4A{XtAccp(4qgH&JOy^}7D(YSu!Gk?3eSNZ
zya!Tv5bWSZkiwH-2XBHD9tAsi6{PSi*uuLYg@?fwUIr;V4Yu$$Na1m?h1Wp}&x0+z
z4^ns_Y~h8F!V_T&Z-f*c30rt2r0`7G!aE^_hr$+K3Mo7lw(wR+;jyrV*Fp-<g)O`n
zQg|?I;l+@`lVJ;Qh7=wRTX;33@NC$^yCH>#!xml+DLfsv@ODVy@vw#0LkiD_ExaF6
zctC971(CuNVgql86dn;9ctxb}jM%_CB87*<23`^=JS8^pmPp|-v4Ph_3eSlRyeCq4
zP;B5uk;0Q=18<5H9u*sSRiyB&*uc9Yg@?rkUKS}lEjIABNa1m@f!9R}&x;MbFH(45
zY~Y2F!4qQxZ;T8c85?+IWbn+`z&j&@hsFk88W}t_Ht^QS;IXlR*G2}<jWxVCGI(&T
z;l+``lVc5Ujtm|hYj|~J@a$N_yCZ{##~NN989Y7K@b<{y@v(;2M+VQ2HM~DEcz~?o
z1(LxNWDReS3?3nCc!gx}3|YfFB!h>@8eSq9JVn;<7Rlf-vWC}42G5Z-yhk#4kgVZF
zlEIT?4R4YR9wlpdm1OWNS;M;|gNMl)UM3klO;+$W$>4Fag4am~&yy9rPcnF*tl))`
z!4qW#Z<GukDJyuTWbjN`!8;{`hsp|GDj7UgR`6EI;IXoT*GdM@l@+{KGI+48;Kh=`
zlVt^OmJA*(D|oeJ@N8MZyCs8%%L-mD89ZH9@OH`I@v?%~O9s!E6}(?Ec)+aS1(U%O
zW(9AU3?4B{c*SJ!j9J1vCWD8}5?(SHJY|;fmdW5TvxL`72G5!0ztf6k@Ss`3izb67
z%@W=;89Zv1@T$q+S+j(9O$HB}CA@4hc-kxvEo_s)<7Nr3n+%>eOL*Vp@W5HZ3nzys
z&Jx}@IXrTf@XE>InX`m<P7V*9CA@TUc<L<St&_uJX9=&J9G*K%c<<!!;90<nCx<7`
z0^U41JbD)J>dE2Rvw(L`4iBFNynJ$a`Yhn>LrU{Q3wZtH@cdc8`zMD7&;njSIXr<D
z@CM4^5ww6;P!7+a1-yfDcnB@vC6vQcXaR4b93Ddpcn#(799qD8D2E5p0$xNpJc$<Y
zCd%Paw18Jp4$q<myo+*p7%kvsl*7|#4sW9z9!GO{9p&&mn#21jhX>LeUPw7Sk>>D5
z%HfeThgVV#&!joLlX7?{&Ech#!&7MvZ>1a_OLKTF<?vjZ!+R-*2h$v0OgTK6=J009
z;n6gQS5pqpra8Qua(Fn+;pLRW(`gQGryL$nb9g=F@O+xX`zeP9)Er(=IXt1}@P^9a
z5jBHXR1VLm8N8!%cu39QC6&WdY6fqq93E3McunQ-oSMOVDu)Nv3|>?@JgH{zrpn<_
zHG@}G4$rC?ysL6}Sk2&NmBZ6&25+kz9#=DXUFGn+n!)=jhX>XSURXIiv1ahb%HfeU
zgI87#&#W1|vvPQ7&ETb#!&7Va`g@}s9$PbbZRPOXwukpt4i9d7cyZ<M<hF-5R{@W1
zdw6vf@a(pScUJ)qZ+m!o74Y=7hqqS&k8gW;eHHNhwukpu0S|C{c!3r01h<DbSOJf4
zdw7Kv@C>(ycUS=raeH`)74Q_dhqqV(k8yi=jTP`5w}<yw0S|I}c##$GB)5k*Spko7
zdw7)<@GQ57cUb`svnjmH3V51L;cZsH<7^7AvjU!HQ+S^h@Iafw3$1`B+7#Ys1w7KG
z@JcJ-nKp%YS^*EWDZJDQc&bg|tyaKeZ3?fo0-kGAc&`=kV4K2=t$-)n6y9tFJldx4
zYAfK`HidUv0S~t+yxa<Sx=rEjR>0$J3a_^Uo^MllzZLL+o5BmOfG6Ap-f#sx;wJEl
zE8rP7fp=U154j1v<ch@`BTe8fSHNR#0<XCOo^um;&lT{Xo4|{%fG6Dq-gE^#>L&22
zE8tl-fp=X254#Dx><W0=P2g=;z~gQLue$=CcN2Ku74X2DzzeT{C*B0!cm+K2Ch*ED
z;F&jpcU}Pxy$QVZ3V7;G;H_7{W8V&5dj&lA?clvvz=PioUVH^S`R(A%SHPp+4qkl)
zJp1k7-B-ZF-ws}W1w8%j;O$qy<KGTme+4}M?cn`afB|R+7C-?epdHu%1sH*LU<DLl
z2HJrgP=Fz52bMqqrl1|z0tFa@c3=$@U=G@WJy3u_Xa^QS0Vbgx*aQU_g?3;S6kryN
z!7eDkFc^bnP=IML2HT(j<6sQdK>_B$80>=r3<UDTs}x`&jKM}Iz(^Q_l~910Fa|rJ
z07GF6mO=rh!We9Y0*r+*SPKQ13uCYs3NRSPU@;V6GK|4y2w*gf!D<L#HjKe;2w*sj
z!Ey*-I*h?~2w*&n!FmW_K8(PA2w*^rz=8;1LX5zM2w+5vz={Z9MvTCY2w+Hzz>)}H
zN{qmk2w+T%z?ukPPK>~w2w+f*z@i9XQjEZ+2w+r<z^VvfR*b-|2w+%@z_JKnT8zN9
z2w+@{z`6)vUW~xL2w-50z`_V%VvNAX2w-H4z{&_<W{kkj2w-Ro!O{p|Y7D{F2w-ds
z!P*F5ZVbWR2w-pw!Qu#Daty)d2w-#!!RiQLb_~Jp2w->&!SV=TdJMt#2w;2+!TJbb
zehk6>2w;E=!2$_jf(*e131EZ_!3qgrh77?D31El}!4e5ziVVRP31Ey2!5Rr*jts#b
z31E;6!6FG@k_^Bm31E~Az$yt~mJGly31FBEz%mJ7nhd};31FNIz&Z(Fo(#Y~31FZM
zz(NUNq71-B31FlQz)A^VrVPMN31FxUz)}fdstmwZ31F-Yz*-4lt_;9l31F}cz+wqt
zvJAjx31GAgz-kF#whX{-31GMkz;X#-y7a+z31GbR!FmZ`zVyL<31GnV!GZ~3!t}w0
z31GzZ!HNlB#`M9C31G<d!IBAJ%JjjO31H0h!I}wR&h){a31HCl!J-LZ()7Wm31HOp
z!Kw*h*7U)y31Hat!LkWp+VsJ;31Hmx!MX`x-t@t~31Hy#!NLh(;`G7B31H;(z{&|=
z=JdeM32)1@^uW>yVCwY1)(K$j^uXE)VD9w5-U(pv^uXc?VDj|9<_Tc*^uX!~VD|LD
z?g?P{^uY27VEXjH_6cD8^uYQFVE**L{s~|J^}qt+_YKkm8z_Jg)B`IhfEm;SJ1Br5
z)B{T>fGN}iTPT1r)CFrOfH~9!dnkZG)CG$ufJxK^n<#)$)CH?3fLYW9yC{HR)CJ2Z
zfN9hP+bDo>)CKD(fO*sf`zU~c)CCJEfQi%v8!3R1)CDUkfSJ?<J1Kyn)CEf^fT`34
zTPc9C)CFrPfVtEKdntgy)CG$vfXUPan<;?N)CH?4fZ5amyD5O-)B(#Wfa%l$+bMwY
z)B)=$fcew``ze3{)d34CfC<$B8!CVi)d4FifEm>RJ1T%7)d5Q?fGO1hTPlDt)d6cN
zfH~Cxdn$lI)d7ntfJxN>n<{`&)d8z2fLYbi)yfsXu<C$i6~MIWfNd4Pxaxp)6~Me|
zgMAgiz-ohq6~M%5gN+ry$ZCU?6~N4DgPj$?&}xIF6~NSLTU;#>z}RYowH3hJYJ<HM
zz~E|w#TCHhYJ<%c!02j&)fK?(YJ=Ss!0>8=<rTp6YJ=?+!1!u|^%cPUYJ>e1zyNE5
z1s1>rYl96IzzA!D6&An@Yk?gWzz}PJB^JOGYk@5mz!+<RH5R}eYk@r$z#waZMHav$
zYk^G`z$j~hRTjW3Yk^%Bz%XlpWfs6RYk_SRz&LAxbr!%pYk_?hz(8w(g%-d>Yk`dx
zz({L>l@`EEYk{2>z))*}r53<cBa8p50LEGithE5<S_|y800vtVEVck9TN7-y07hFA
zthNAVTNCWI0ESx=EVlrrTN7-z0LEJrthWH>TNCWJ00vwWEVuwBToY`#07hIBthfMX
zTodfL0ES!>EV%%tToY`$0LEMsthoT@TodfM00vzXEV=+DT@!4&07hLCthxYZT@&oO
z0ES%yEV}@vT?1^p0LEPdth)f_T?6d900v$IEW7|FUIT2r07hN|th@kbUIXmB0ES-U
zzx6)_F!dT>>jg0O8er`OF!vf@?*%aU8es7SF!>r_^93;a8esJWF#8%{_XRNg8esVa
zF#Q@}`voxm8esheF#j4qk=_sf|9}5mYfJr4{(Ifr(x3eEhEp<s^6$5Q7x$At&!(H|
zCx5=n#TP&M`+hOJ|C7IeXuzePd_B`Y9s9}Gw|36%pM1Uh!hC=7_22(>-A}%s#9NDg
z^8Nj=nEsRR_t)K{e)9cqt?mDl*W<;qu0MHwG!vbE@_NmYnE&MUd-+)BC$FcIbMp^g
z-{XH&{NVL&_dWLqum72iAAazDbj}X@!TS?A>AxSmUp{Xi{^0%V(e3&V-p|I1r+@JN
zMjIXY!TbF<DCh_8|BcU^esDe9TJZZ1u8)_|vwm>Bqz@kdgX_om!H^$ZPt!Z}{K55g
z?}+;kt~c{<)<3xZ{@7^vgX_^L=NtM4z6#=$FW<Rd1A>dbbN!C#`SCl~bEoUk-?_e>
z&4a&lz5lZN>36RG-|BCF=YIHO<@xX29|fsLzH`4!!B;o;&xhCBzjHrr?YjCq_gCl3
z^S^VywU|u#&iz-4jsxz;s@lHaxj)TTcKXi!Iz7$dJNNH{@uuIopFQ7de&_yv+r9A{
z_xqOXW#72}M_Oio<LAMz`xCzL^I=Sj`Wrtl{5QV(#?Oz)yuZHj^JK`(E8qC}k`R94
z8$WOM4c_~WpFc|;`+wu-(R}v}-}w0yaCXTzeqOyXn(>XFUvB73;OE)H`hnm0`L=lN
zFW>li_iK*JH-7&0o?-copNF#|^uF=)@!HVVHhx}OJgaKs=jX#t1#SF1-FhXZji0ZJ
zEF;_adAsA#+ctjwKL7c+ji1NPemC3r`TU~t&o+Ku`>r_D#?S8+nX)#1p38sR+Q!fK
z(8v{S{JbADd~O>*|Fiy`*v9XJhdsU9`2FzkUhg)3Uu3&@wekC7$a%XqexJmcwQJ+|
z%h5wWTlsyX(5i3c_s>mfX)C{vnj11&`TewOb6hLGuZES0t^EG#zWhZizt3i5-)rUf
z+k-imTKRo9DCt-$zyH2Z+TF_U!{%_`R(?Nr8M&^N-<K!fFKXrYXRkriTlsxz@N!fu
zzhCWp4`}80?ea%mTlxK4(#5%z-^aJ^nz!=%`J#s|jAj1{ao3w$`29V^xw3`d=cSkO
zTKN4QYoFZ0@B1(3!dv+L|C`O57CsMrIrFH6&j)dqH(L0-@cGo47Ct|Wu{hYm=ZS)o
z(iT2nyffd@!sm^QlgnH9{4u~{P79w$KAxJ;!snCMmcv^3ypnUKR|}tC#@Kka@OkFT
zIolRK-{jjHxA1w#`tpxvKK~qZu50G=(3Be`&3rzZ;hE9Q=cTLnVw?H=)VrJ5%;%|g
z|2%Kz^Hq<&_nP^<b>ZKO&3yivGW1w8pT{Ptb~W?)?9^D_W<IZZ#;$GV^PA?3Ma_Jk
z>ykdLna_7umW*oV^WNf;{>^;;TfebuGoJ^;>YbYTe7H$!-puF4mD;+^e181vNb^@d
zPkLKbe&zF}`<1+}eBPYfG5IT>KePV{|H|jl=Y!sS<@0G)$fK`(UY$Ml##cVSx@VmE
z%IDdUD-V9<^X<zT=~q7Q%B5Sr^7;3I{)(@B9yU5N=PRF&6I~~M<@0jYqhVk9{Jd;P
z@2`BG?i%I!mCx6c=GuMb^LA*7@mD^7pY{3K#OHBQyS|Cf=c7-THt~7g%_Fmk&+qe}
z$2IYJzH*eRiO=^LDKDD%yzjC4eiNVnqrP5h;&~wE(D5do54t(-Y2taI?6F@H&kx!o
z*EjJzAx~Z0#Ph|Rb-y+7ym9>d=q8>&I-eTY#Pf(-r(c?QK9Rn2Y2tZhzzoYKo?m8_
z={4~@lcH#C<oV`b>*_|HcfLO?Xyp0l-ssduo`+s#M>g_&)W!E*BhO1(rcWAqej0x7
zRwK_-CBx4(@_h9r^Kc{2TPu7OjXZx1Guz(yzw_9GRgFBKbsIOok>@o@(d0&+-`=Bh
zgXg(Bj=whYeE0RgPK`Y8y`0;jk>|hMM$<-~2X~y&YUKIQr*BgO&x=JL${Too4Bnp8
z!1JVmWl{srm*Vr#2A(%R&3fIy^QWTeK?BdDd(U5M;Q6$5@aYDgR||6XH}L#AXjf1J
z&$BvSn;Uq(9Uk>N`Z}r<HJfHP@ce6TIiZ2);d`%#Ht>A>WJ#|Eo|k*-dN%O<?EcWU
zf#>NXGmRT~zFyz<qn_t&<*mAUp1+SyF0JQzJfSh8p6Bx;*W&7VURO>~)${zmvEfBM
z&-16Q-LL2QzR#q~^*rxS`Fgyb=l{Z6d+Iq4sGIIz&-sAj$NGBC3-&);QqTE;@xmGP
zoF|wVjjiW=;gA0Y)pOo(cwP5;&L8w0-0C@x(2B9D=X^pgGpOgh!oSD2I?gZZ@@wii
z&!{<FRLA+o#&I9(IPcid7G1~rN7X;Ub)1LPt$bF;`ACq%-8#-o_9b4Z<NU<>z#ny-
zr*!q+Rmb^CNTW|3=PgB#*4A<Ua&YycI?iKWx=gR*d}eLNs5;JTZk--b$NA0bsom;0
z&v|O-QpfquzA%eA&U=b>>D6)m6XV@l%X!eSZ&kIN4-I}(P|JCdIv}-{^P{u@QMH^W
z`G0*^%lXpnf1lKH-n1m(b}i>mcL$xX<vdE>cBGc`slxX{E$3BfJ9pG_el>senp)1Y
zHW@6e<$TLLZfY&(UE@xTtmXX6WM2PT&cjwacdg}o?6(r9TF%Q79-7y3ewOc}Tg!Rc
z{$VX&IA2rhRej;S?T^I#FPy*CUQGGIdEDn!kzY8U3+nyu3+Hv$zyI@v^Si~-w_vPx
zRy;d*?hEI8*H#_*!g-(PufiA3|3+%>_`-Q$>xb1}I3JvRYrz-J3kUj4{lfX7IA-J*
z&Jzo5`+wnl@y6#aUpQ}Ud++px^T+y==3h9EJg{2#3+Iz>hM+42^UA~KRW+PnwtUL3
z;XKnonNq{~=F78@HJo>9Z+Tb4`Dfj@CpDah?sB_b!};j5wsSR{m+nhDQp5Ra>r<hI
z^HhstJ8C#zjbFc}hV$0$;}_O&{@SbKv>MK1({)DGa6a3yxPJ}jwf3Q1YdF7scH6mz
z^W3_97B!sjW~|Yx;k<Xv#MWxgf3I|}uI4;gW?op$`LIq?YBlG@{j#E}IX^a2y|3mx
z`Ru)?)toPfAG=e{dGigw3)P%IcUk&JHRsWb#_y`;e0pdf-)hdQqa4>&bAGL3u(+D@
z?5g_d)tqnd%^zLOd3Q|Qz-rFFRd0W(<~)4O->%i1kH5cQRn2*M=pln@&d+5*->NuI
zFWvB^it}~tCB;>ow||(PUd8$QtkJPmoW~y?C{}Sk@6-K773cMq9`~y_zh7g2xr+1r
zt!5{xIN$GSu(yiy{yQ20Rh<7PwQQ)O9`Le$X%+Q>->PR;Q7^btKCX)T!PAl<Rn!yw
z3wu^kU-+8mQANF>cdl&}^#`vU<0|SADcL_OsZU69>MN;Ntj_&ZN&RACepV&*jL(G$
zmDD%JmxfeQ?^yBq-%9Eq!)hK>QV&UMxK>Ghq(|H7O6nzJv<_BMKXEdWRZ>rRX|c7E
z`iiOJ%1Y`jT{_OIr2eAUdvYc9m^(v<S5lubnDA>Q^_uQ;I#*J^v0dp{Nj)cYyICdm
zodLUbDyjEuIn`W2{b%E?$_na1JzwTmP#<~|ky1gu$T%yqg8Gq1&ASTfNjf@DE2u9$
zvcFS7y~(B5g$n9V3&;IYK|N~O(p?qQr+NnXR#2~sKDn-f`c=<|iz}#SEsOZAg8J6t
zqA?ZJyE<tMuAu%E?9`)zdYJoA_X_G`vliM^P%oP$HL9R~=6U(YXX<Go@9REOU+bM;
z`k8v$R_(0M)Zc_o37@IQEt?$jnfjc?_J2Q9uRDAG!Ds4sRmy9hspr|2o&HRH&&vGZ
zXX<?=gJqwo{~cbn^)vNA-IFUnQy-l5e%@#5g@K<Zf2MxuV>jY6^~AB``hBLpSmW2_
zGxf%;_nbace~e5w|4coy#Ypcn^+|2-)^h5VrQ52@sbAi@TUbs#b4YetIrYs)7BS`2
zJ6k6x%c*~Q?0#NOJ+$-Nd*#$e4I3|&Q!kC^d7_;9>52_|%c-a4+zTkDzS^&3V>$KK
zjUK<3Q-9sPe0DkY*npc8%BjyzEgDu%y;j$&PdWA5%WFE8Q_r<|;80F|cUz5VIrZLu
ze$_6g{+kf=wTyajvZ|tt`tTdW{4(mr`)8z-Q9mAVIkJp;a$M=VGV06Y`#de9-u##1
zP8s#*+L#Mv)T3P;j+IfL?!Rt#8TIO4|MM%Oe(hkip^SQV`NE}T)VFUuo>@k{dz9Ar
zGV0$6bB2~t4<GZeR~hy3ds<#))XN*@qt6HWdG}`~Wz^GW7;BYLUthVZ=@a$#72@Yl
z)ZeE&=6#|b-z_lt6ZQFqw1`jC>mT)d_lf%b>_4A;qMl#Xc>5FeeZRREK2h(l`R|WU
z)c@x@?fyhRz^h$;pXd+J`LzBM{Q_gAEd50PK;Vm+pXevJ;W+*i{RQv#4gEyFL2OO0
zPxK!oE%5q8KSE5n{U`bp-u5;9M8Cp~8(N>}Ur?BREv27f#?FdT`Wu{T^GfM=C|I6S
zO8>*<)W}l$A%2_izLfrmpYNZR(l2qh@7+@RC&vGMv6Oy_61U@}^jF9(?kT0;!pth5
zl>Uor$2OMIkI~iW_fq;Zp6{PsO25WHor$INZ@k;>T}nTPw^rX$`a6PmcPgddW0;O(
zDg7Vs_M4T`4>H6^x0L>nx5rva=ocAcRb4{=$h(V$CG?XFcmG&Ie@WQiF(veyO!*a2
zk?^0S2frwxA7#zNze?y&X-T_MLchw1m8VMRU-_kee+m68al54@^tbp}ZY`nT#qG|@
z68c|K2h1;_ALe+>loI-5ep@!OgnpS0P5n#gpQ%3Dt%QD>C{NcC`fDD&w<@9E=F(il
z68dk>)O|0eALs0`x?=isZg=}sOux?isH|f8cM8`g7SqpTWf)dWf6t7+|0|~7=gQ>A
z#q|F))!ZzmA87HJbH(%rB@a4UOux|F{GG-04^<rSEvBF7c(3)v^cRiFTvANGk^a7!
z#q=NL^cr7GKT>GU&|><Nf{*krre7&)aK~c$m&!gn6w}Y-aJhXk{Y}fJ>J-!O^hUF#
zi2kR}ud0gZhkCf7u!#PsG43CW=$C59h$*6f>c3NB5&cwuPJUTLf7L<#zl-R%IvsMg
zi2kcrJ5LwUk5%V=u!#PwaX(~5^lQBg-d05a*3g}+i|FUd8@aHE{;o@U(~Ic$+7UCl
zi2koNCkGYL59T+oM-lyDH(fo7=ohOfw=JT7?6()~is&ax6*P<JFQeg*ezO4%6@~Pl
z*_P)O(vN2IUrHhUY5fjI71FQfvnaTb{<V~z&kN~io1=5Tkp8yjjLU`eyS;yMvXK6_
z+Xwd-(hv8~@6tm0<FbcrEu>$rhwZ9D`sZ%d&o88(ZdlUPLi+2z{WGeNe!GI>0}JWD
ztJvDTkbXSJneK)3=lS%vEu>$s-l1I~{d*TQGz;nHTl=Z8fd0Ov37-q-_Y+>{70~||
zc{8Pee!wBeq6+8_Ob-e!pkMI%+UEuI51yWTzkq(ir{k^^&|la#@Kgc)hTFRxD4_q)
z+C^4y41UBC%WVbpCl(p5E}&o0OmkrY{fp~crWMf7SYJ1~fd0mZRf7uXcl@)wM*;nh
zk4ilX=!a}7wkx1Na%-_k0sWGWC0YgaPqvhP&8MHz@N;E8{gsod3-al=RMn^D(|@_X
zH71{a%yC+(eEKuz8NbS>U-PQ<gM9io9o(+x)6W^x{m*>*JD&|XoKL@J!bBmT{!h<^
zKKb;6KH0b~pZ-uEVM#vyqFYYS%%^|!_Wkks^plz^hvm~>`Z}#oKK-T_YC7f9fBM4E
zDW85+BQJ}5`cp5B(9fq|b<NUmdGxPtRn+Fu&-&tOX&(Kp{l%<2`du3f6Z7bQt<?+9
zqaXH{U*6`?AA4uUlRWxm7YE(RqkneRt&4f|(;kUCo=1PJR?FTz`fcBM1?ACy`+Vk>
zJo<5~cCXB%KX={p`FZr~b}E^gNB?eTyU}^{^KO_tD3AW$`dvNp==TkN?U6_SZ~Pa#
zJo<s%yPD?FAN+2mb{_r0m##PG(myQbROQl7+|98lm;U0Mh3UEU8-KhUmrMV#U7k9Z
ze&ieOuXE{7-m&IUF8#`XJi3`n|8i}^xm^00uMYbom;UCn2X^Pu@0|X@KbQXJRW6%y
z>4)~-v^<yo=;iO`=F%_yq1}{R`lpXC8JSBz^@XPca_O(G)$N{3zxCOL?z!||AAV+=
zOFwq3kx4H7*^5_d<<hV1t^Arp|Mun%RXOx?*8~*i(BG~4_%Vlm@8SV*IrM+eyP(dY
zAKdxdzd7`W_h0rXhko&!VK;N=A7A#%`5gMmx1aeVhyL>P@4Iv8H$SyDAcy|*n<<-e
z=ttKZ2~-~bbn(f&9QxH0U8m;Izuy1Us2uv)8*~Qc(BEzl*dvF2cb{sH9Qxk}uCmXe
zAAWX@X%7AI(Q|Zi=$F5c)RImAyn0GaHvROYV~VrsuXmf6nN7d_{OE*i`tK_zg=N!^
zpB4WmoBsTcGoNJBuOF9wC!7BL4@)m))6f5F*@<lW`|G#u&!*qs{JS)p{{KG?ZObMP
zu-0}>Hu->?cNb-o7Z^HVMmG6@{!s{v08emo(Xedt1ygGKWRo{of1q<V`Gaz2=WOx_
zQU6+IlTR?2VVF%`;d#}MEb<HQ4>x3yXXw`Da~AoAZ;^Rf<Q@8~Pt79#5Z^8)i#$a9
z6ETZ?#IJK+Ws#TA{Qe+|{KT(!Ze)?Ch@W~ci+n{w%h4?I76b3@&LV$dI4dBFJjO`v
z%~|9#N}jLCBCk=qYJL{^jWzbuvdD9cjUSywzT@QH!CB-z#t!Y3MgC)TqgNJrkh*_5
zWRVZ4*kGPTUSxU~{Veh$Ze`yx$&)O*UzbU~#AJP0CV7+2-E%X^pFFKi&LofW*S}Gj
z<WtNAWhQx*vT-jn$*=UZc#uh+<x|e}O!6)5ADqo3@A6mR(M<9$FDC5HBoEWOLqI0^
z7`N(8ndD{ms#j!^pP7GtekOUETU(}OlCN1deoQ8Ln^W#XGRfZz{Lw3uJkG4Fj+x|h
zO8#@qB(GC>!6K9V&N`_<CV8GEOMYaK?}-}OkU`$(Vdu{o<bU+c@-xT-Wi+Q|kPq@I
zipd}^R35L&AV1XU-M<;+iSqt_ltI48{L-xq@<zc&FJzEEDiw}rkViV?voC{u(*5<)
z4Dw2&mT$`-zqDZCnhf$xHM19IkZ;nQF*Ad_(}`&lGRQw&ohr#757l*AzYOwG{eJ6~
zL0(EZ%PoWaRMdRi4DwVnmziXcuUfoTJA=Gc*|wH+@>dPAnsoA5yAPG5lg~PJE-Rh9
zmgl{sbn;sRUq_^q=SqxzpH9B3BKLVZd9T9_f2EWEdTe|>ojlka&$H>|!}fR|O(!qb
zZ^7<#@?)F)1JcQpbvwH`oqXBWS1Z%Wn+;80kWT*WSlje;@@VT^$EA}`iyb>GT^qdG
zznlA}lV9t0zDqiJw$33g>EzoU*I1+b?dLY7Q@eEXZ}X>UrIUvf6wM#W$Mt$z{gJ%f
z#**TX<mZ0vkoA!~-N6}2AIaCPJrePeyj@z@`;X-Bk~Cj@B#*a1^7lvbd0Q3NKa$t8
zQJ(!ses7}YA0Nr{nT*-<k$m5>!+{^k`;AK4@{#=CEBn<S$pgMwvFIcDz-j-?_()#R
z_uKf7<Oh39l6)jj7;vfINAiWUtGaz8Zy1ILV)BPkf7*Q{kGQPT^dtGiBcpXcl2@E`
zwJnYO;<c9AH1dpx=9Hz8Z!~zBn?~Nz$vQQS{9}|~Od5Ge<4jc=`N(4L*J<P>XWx08
zMt*X!$(=Ovlt26~rID{3P<S$pyrto^gK6Y1ecmh5$YTa}_e~?8X?JZy8hOp%ES9H{
z-}E{#FO59sneS86$ah}z9g{}hb8O9!H1eMZ*Y`;y54z@4=QQ%6#j9M>$cuh2u}&jD
z`eIGHH1ecI6<TTJOTTYvNhNQ3qNyg8{HaP&no1t^ltE4^`Bd#Q$*JU3t=*zi$*+e0
zBc_sPwIBX(D*0BE506sGyWU!LJC*!vR_n!7@~|&Yo=hbl+o$WnRPwSjLKUgxXKj}G
zrjn<Xf8UTwzV^`N<*DRt2M?Q{O8)kE-n3NmxQF(PO(mb(wac(n^153S`=*lLT^!go
zl|1hk54TkEz1<RRQ_1_9C`?ny|DNlvn@S!yDz`0#eDLj)bt&Y9JB=+*AwN9pTV4uz
z;%+a}QpguS*c6vS-Z-suXbSn`2PJP($Rq!9`)LaK<asOar;u0f)$v*i`Q_*3f2NRU
zE`EG8g?zKhcTWm==Ski{DdeB`7;H-+54|pBO$zzw?>CmDke435ZFUOz={_STr;w*k
zwi=Z}zS^UFPzrf#Pi3!^4&bj-&vr^7k3C?ka|-$FiIc2T$ZMN+ZkIxSd#|2$3VH5F
zr7g+iyAMQuNha@Y{qR#V`R_R=bCbz~PYg&+CLdn6EH;_E__RqO$>hhE4S17Gp1h;i
z(`54HH?8g`lQ&P+y_QV={7v(p$>h=JRvk?ypZ=g|PcnJ+S6M;H<ktgJw<VKjuTNZ?
zOuoHi{L*Cd?&fiGlF7fnh?|m39^O20bTaw)PANl@$;*Gu=#xx-epf-4Wb*XkpIwv5
z*M~RSCjXDO*J__k{{E|(UNU+7E^gmHkk7a4+wg(Be#qF059If|Eh_v#o`3p|j1T1d
z`yNgFK;A#)Zo~)j|9wM(KQIsAw}O`+m=DlH^U(+91w^~w{=oczj$<!<V4lE;4W~XZ
zU%>g)p%2U(c>8AO2j&mhmH2;P9>GBKEgzUqU@uwyfq4b*HZT6b`~tV@vpz7-U}Ey5
z56m~{XE5pm^A3u=2Y+Dx!5shIADD;m$J5Rqn2&I<%H;#|62^D4{lNT$*!89#n5SU-
zQ1=7#6*|>?OJd%__r48D%wM<|RFT9yhVSaaB<3@8Hpxt4UW3E@q$K7yq}+{6VxGgC
zCS?-y9j=f2H;H)<FD^b#V*bO4nmb9%gXll@N)q!S?p{5U#Jq_7<|9eWk0_qCCy99y
z&z}V)F<)Ye#r7oTO+4SRE{XXQC27l&m`71KWL^^UDIVRNmc+b@(Z=JFm|t<<*E@-M
z78wQol9+FiF|B(N^DgcxJ(HM!F|xN~67w(~-L_0(KE@||<0R%~d^w?&#QcmX!`4LR
zX>8wHo5*~PN{#YF=56#B@)McA@!QXjiOl2h-j$HZe2(ur5sA#}_~USJBJ(?H&0i%l
z&!gj|M~Te$=-Kg3BG~^8#?LP&GXLZ4h%<@I1Ce|<lE{3Jb1U~GGA|^wIVh3&A>qfi
zCo)guO2_qy%omv`{+`IZk+_BP6PZ8Kv1NK9^GN2LAD_s4lEs6DCo->ONcMn4=9kp&
z?3u_s6Gf*^iOe@CPH;|S-idpVO(OG826Z$|WFAV_6x~GTqcrUKp1{16bNw0<n4e-@
zUYWo=l}%TR6PT}ZV|I1|^H%;bO-W$>%7v(y1m>|U*&mYdzkHT4Zxfi;BG-MM0QP@f
zdc@xe%yTh2dNYCfE?zS(CNS^C*5OnF^Iyt}4ka)T=G;HK5||I;DGy9wUd+kK+Y*=`
zljF25fq60pwaXHiFJl=#FM)Y8KQ2#CVE#<B@Aw4f(fCgvp1^z>-R=Vum{;Rt+$(|k
zHDMK<5}0Sx9Osh2d>fNzwh7F;(LLWjf%!KDf_?(n|8>{U<H&rR5wpL>GcPA%WKBHt
zb9(pr6c6@)-A<3Zc;@T8u=yCzyq!4Xgm~uf#ArptGmqy<TW~zs|FuC)ui}~4)2;q-
zJo9_hwRhv0=QE=2YCQ9O?lqi^XWmak^Ram5|8)JiKc0C&<MoAj<^xSN_m5{@&@iVh
z@yrjh>9!`Gc|z%fm&P++Xz%2?@yr{tUp6hC`9l|d$Hg;`NcRs(JoAYb-W?FnyrRph
zp7G2tipuR2&pe~T?=JDoH!5?si)Y?Z#t5@`<{!OYZ4eLkf6d-MG~$_$H0)J#9P^Tj
z^S{I~KPk|pJdSxv--i^$F<)uR#*8@TEhSz}ievtgYjRW^^O%+ys^gf?bYjGtIOa7y
zkv@xKev|m`-*L=yQa9d=W4_aiewX5y_jKO>bR6@aHoZL($2_QCHTTAW{a;f(UKYo^
zsEen3;+P*bD0gEV^Q2<Bt%_s5)O6|MIOa`7$Igyp{?q{1sd3Dsy5KuDj`>tIvEFga
zs~X&KKpgX{q`P{?G0*BrZl^frTV)S(jbq-`kE?cZ%)heHGLK^(me(4?IObz@i`R@}
zURIX@t+C9{a=KX;%RDWk_7$<r*Q${h#WHUzwmK`8`CB)CPl;t7*S56SSmtvLo)Q+z
zysmFy?_-(Y^?LZLSmt?ce*ZX@`CiUL@5M6jEBf8FSmu9im7I@d9+*YwiCE@?{WI}U
zEc3!9B=3r4epv3}pjhUKZT-AGmib~o12)8h{a<y&aAhp>$E+?die(<zrCzgRnNNlm
zz*y#$-C8;}mic8~t=_TBGrMzkKrD!lRi6EN#WL^gR%+*1=AXF-xWzIL?Yg5wEc4M^
zLM&pLmv(i7aV+!GoNaVsnWuJ5{Vj(1YHr&aW0<#g$E`Ys`D@)$N@JME_WWR84D;EB
zNz!AO*B1RXF^2hV3!X*AFwd=evpR<PZu`2wjbYxKYxVOO=D#VQJd9x;+zQ`2G0cZE
z9(px~d2#>goQnbbzj8yu@fhaGd0aji1NMJq!TMb>%$vJ2Bq)aYb6ZV!#4wL;MA3#A
z=F{1~SsBB;y5>`hW0+r;w`ooc^X%d#PK#l_U1*o_G0eLQF&YuW{JZF?K{3q3%lyzM
z2JHXJhX1<7FfY&MmS+s}^F|$Wiea8!pwuP??Ei{4>)XdLZ%=oTK@8ac6$__n#xRfX
z-RRb6=JRzPS|824zU%!eqnY35(Yqv?d4A7(<VG{!Z(5I!(aig6?wJ_P{J+P2qoSDy
zxNVR+n)!euM!bz?UZBgQ7tzcQY&Z8&H1h=YR^5$ezF>RbYthUb>~!FKH1h|iUOE}g
zJi@(C4@WbfFgj{aH1i5wi)GQwFWj%;7tK7wZ_ZnynQyp9vNoD|haJ!#%KXF7{R^U*
zhp2coGn)B`lhP(fGcU1==GbWFC))RrL^Ds(Y4N~l<}3C&);pSciwjj<qnW>WzR4q+
zd5oXBJ4G{}anc%_Xy!GB+-x7s{Kjed2GPuOtZ~tbX1?Q{-`k>?_qg>=LlpBLr&m-(
zF%NQV-%nA@hx|>RAH}@L9Z?xkVE>mtuuYC)o@DEq*eK>pE_)Le#k|QJQ)LwMC%3P9
z9mPCK=isMN%%?1}dl1FEN~Q1ZDCSqbNVyWlJWF-Ib5YE<EI)rDig}k^ejJKo{^jmf
zd!m?!*%&X2Vm{`c!G2N9%j|l8OBC}nD{a?BF;6q<(DEqeYpT94jAGtq%8uDl%-__m
zoEpVE&MB+MM=_uCMd64j=5-E0-zoDu(+Yl#VxH%zl|7=E@42D8Qxx+)mv428V*aOJ
zi$fIiK=1Fhief(KS98-S=7p}lp&!Nk(7HaFQOpy)8r~Yoe9^Uw8X}oDI-{W~lKG<x
zk9~?{9_ik$1(D1rjf>2TWL|0ibt#d|FBOgBBbjHq;Yma!^G*BDRYfxI)I;NKB=b-E
zJa`ewJk;g$9!D}C^@aZZNam$>{_jR4^HY@@FGYg=Ul!p0XC(7gXJsCXWZvqmGY2D?
zzv@4IcO>&z-<!%J!TvApoZuVDyw-nDZi!@m>-stCBEkMI9qF_plKHOQrHdk&_qy!q
zoJi)s-cwAEWFD;5)QOSIhrR1EI+A&@OY4V4GC$TkYCt6OWJlfT9m#yzt<r9h%$p6F
z>lMlT*<t-%BAG{<XJa49eA>TSEFzg#dnvbFB=c)uhUrBz&-UwMjY#I(F2C3s!Mxk1
z0}T<(zkTjs9l<=@i|fiFn2-DS;=%~#<rdA%j$nT7xXEb|%+pO9n;5}--Q%O8Bbc|l
zePn0^^LKZR3XWhN@0+o&Bbd+YI{8@y^Ln4od>Fy}-pz~eMljEJ?z-y{%=g{se=&l2
zzmE@`iD3S()5T*E%me=K@xch@1Md#o9l^Zdz+71b^MkLn_(d>J_>0Z92<8iK>%Sp_
zdBd*rRz)y>_=j|91oMcEZqAQjKJnP-nGwt@e%df4g89Xh-Nr{S&)8=A$Oz^eo9`ML
z!Mx+4FZxF?|M*;auL$NLd$@IrU_NsG0<Q?>CC8t2iC}(mRf>HC^OU`<ts<DOEY3BJ
zVBWItWrGOjFE1+6ieMhI?=RoOna`~9{~FG`=HX$r;mmKYv#Jbdp7Y1mrQytX{_-Y2
zoO#c~%(KFo{~Ww7HJo|S+d~t=nGe0lEjpZe(Lp;y!<io)R}dV|Jn30u{tIWmw8ewx
z;mn)Xv3wlP{ORuU`{B%^K2m-&9PIxh*LhdMnO9vAc`ls!)s;g|g)`6E^XbuW=3AfX
zd?1{8*Mo2F3J3eY$j(_7&OGcMm;J(-k1ciF7S6nE&1)ONnV%i(u{xZ2+AsfJ7S4R_
z;=T*RnYTSzIXj&B+f|dNhck~mB70&u^SQG&j|pd9cNgv9;mq%TdSP(*U&!;`(WhTH
z^S!sk^$cg;_uchf!<qkWXXF*mJn+y5F5zJR7e1Wk5YD{tghs1y=7;yV+CH3l;!)#`
z!kI6Ay-_EedE?J-{|saPxb~dZFy@gTH*5@JKKVRlO&Igam-v4UV}ALK-X&qoGk34f
z3uC@{!Nbfj=AGwkN)2QFxn1wXFy^73Xo?PFKKi)eurTJO4?8G^F+Y9#thZszQ!jOY
z6~=t^3-wRJn74j3{6QG=*Ml$J4FmhXpx2HYVa#VQntVBodF`p4&xJ9+-9Z0T7});>
zvQJ0DnD5>@`al@--aG!YJB<17i_gl#m<OLG1cWgk{=|kIVa$s^iauWE$45_C7sfpK
zi9=V0F<;)K_tG%t&0BO{5XSuZ1#Yv$!2ZuKahx8;eEJs-lfsx+AMP+VjQRB)oY2{e
zJo^`JL&KPFf3ov{Fy`Gq@7*Vi`S*6ix`%=NpC2-@a~SjSkpv&cy!_IQ&SA{YU%Jaa
zjCuM_=dHq+ukZG>eHiohH^dr+F@L|UTsMq){E3E|Va(^R?Dj2`dHqwTe+^}R|5v}d
zQ0Do6x>gm+e1GSdvQXyzUv4f6W&Z#2&UvBi1K6@4GnD-RA;(ff*%z=ZEHRY*0b_o|
zgtAXy`=E$Wu>bSQ{M4cB8@T)GeJJ|}9yPxXWgo%!p)W$&PjGI}KcVa^2#WnX6zu=p
zyS8^j*=OLm>P9Ho|G7CYE{C%3;FI3@Q1%}TU3fZ_eF#}kkA<=yA=Kz_DEksxR_zOA
ze?nl$&QSI#jP{U)vR`4rKL1emExaq=9?JfOb<;P8vX5cKf9pco&+wP$s!;Yd3^}zd
zl>H6%T8l#2=P=r5ZYcX5-j&S={a@e1(y5{Be>jysA(VX(bu-6=vLE7V((q9BMO^r8
zXej$53X%tevQNT)Uf)pmODxLk5z4-a<7>NyvVX#?!7G$~6#2W{LfKF8)7&YPeHEK-
z+l8{fqT3*=Q1)32NNgX<ev32fj6>OXF<e(al>HY&Z)t_H598pdA0h0=@GNZ!VPA&X
zk;V|P|8u7HsSRPDMs`+Z2>UhO9w-Z8-^S;D#Ubq9*jSnu!afe~3t1uT=U6`VW5^ry
zb)@Sihp@lnx-ve5eI9S5(IM>j=r}k$gnb_+t*Q|Ae>A;+AHqJ61$+JrVLyoZq?aLJ
z|7Ulwej395kbr`RA?y?B{N#QJ`$c})bvuN8BYS6E4`KgE&#sq4*hkV+>wF0NNp@$S
z4q;zO*Z+=(u)n0!`6D6hGYJSh5W;>F=f&twM&F73C?SOXC+oXOL)eGX-o`%!?Efqy
z?HwWPOIcXAIfVTwn#Jow*r)RS<LVIht4xny9s>4%R&)505caQpRV@es`#)=na!v^Q
zSz3Z;gs`vWn>aOu{Vj9CCWf%jML%|I2>V^kQb&fc?`3PgcL@7mI#mx2VIRzZAN@nv
z4|CP5ZwUKhmU#6H0sBAGcWAc|_Q{mY?i9j)naA5aLfAKxaNH$?{WBAubO-_aKhrVU
zHiZ2&<C`r**jE$pViv;wnnx4bg|N@2#MdB%{Wku$bwb#8vm#X^g#9;v8GKi>4`-rx
zi<<p7qx~Ay?8~|Eq*l%ToC#G`YWC^O{N=Nn{W`BVm8#jd6Y#W94fcP=nXkEO_VE}E
z&r-9WC+F}-HT!yu(v#Kf?>W;cQO!P|z`$5F`+eTVMXK5NGv6~z&HkSma+R8WK!2sb
zSF;~zQU5n;_62P``$`S=e@1%qGd25!ZZ7^u&3>V%&<ASv4Nd8BU(NoZ9v5$`*+;a=
z;D(z0L`H#E)a)zLt-PRSf6?OK&#KvHWR-DB&3>aUGmop;cXT=7h?@OJo2MRBvk&Q7
z!d^A|k$TMBrDk7}V}@MK{-pK42dUYoWK)R`9`q}@2kua_Z|Ru9RyF&V=3U&VW*^g@
z9_!TXXEF_2rDk7K^Wx=d_BV}cS)yj2Q}x+}YW6#|^q;3@-_xp$S!(t_^;Z0*W*^iN
zuc>PGLsi93RI@KCJ7}Dm{ZYSk8LbBUKRq{NxSIV^wMU1k**CRn<X|<}|LH?o`>WYU
zwc|x!HQ4{@Cfj<c*;i%QtGk;0RcmUysM%-L`DI5n`>iHPJ=E;GN*v{?X8+Y|Qzte1
zu(Y%7)$GT5`oKobzAUxeQqBIX{xi(f?9(#oVxnfh)_5%=HT$+obM(~g-zs~nt!5wB
z)XN%b_H)?^-&O4E8nd!h#s03eNncg$^NQ`)paT0pt&@ALihW-tX4NY8e;I03sMrT~
zvhkCO{a}iUVio(s5{n8{><>GTo2z1<*sZKA75l}!veH#x|EIOfNma3bY+k_!75m7H
z$`VxUCv&fjRk5$^`nM<*`^)wkMX1<k7Vi+MV!xT9yGq5rvoj-uRqQ`AU+`ANKD5Ri
zuT|_vlbm>|Vqe;q$In#kPt#BQM+NqO>i+tND)y^wwEtVhzP0~G+*7fCZS%(4D)zA*
zzHmduem0Y+t19-jwX|MRvA=C{&kHKB|5No=pH;Ent;@C3D)zm-$ULE9|JyygV=DH+
zY0p2RVn1B?rGqN=#ntEUQ?WnpVCOw5u>Vu`ZQrS4zg%UoT*bb*w<b~**#9XFO9E8v
zqdWV|SH*t18wNX6?5nf>eXEN7b@gvIsn};X*nWeG{dN@rYgO#K)6H6?V*lM?$qE(w
z@B;2GQ?VZ}sr?ca`|{367pmBwrz)SPVxQi;1#?vF*IN)bQ^mf$@R7f%*uQt>%~Tcp
z`0{?8tOEN#`N&fk|IycXtJgRc`}@3}jaISG&$9nW71;mD8{bJ(?EC9AW|)fof6EdF
ztJnwFws@e5{eW84{Z#A=^xfH4#s0vV*1c8i6TI@Uhl>4zGspg-V&9-&VHXwq2X%IJ
zQn8Qlr<<3G{e-K-+*Rx=9JIkz#s0!TOJ^1P3_AvQP=WoQB-voEV&7r7gRP4FhyTS|
zsn~~Tzso|!e#FuNW-9h2y4ISg*q<2r&{)Mj#hmqqDzN{PmUh!uv2Sr&wT_DYiw~b`
zso2NpFV#@7pYh3<A0qo2=URLd+26RKphaY#WA(GIBKsZl_BV>`d-PshFS7s9xPPt4
zKFD$AH6r^VYpW|o_C*>dd=}XsdE#lA2=;&C{<Ebb*#C(Y@?w#Flfi2WMfOi>&dL|r
zNBL}IuE>7M4}G&m_Ej$Llqs^m@^`0n5$ylO1nV@B{g#i+QbhJ$wwinp*?;-UBvE7^
zW>Ncik^Pv0RjkOq%)=d`MfPXvc}0rs)2!<iF0x;9iX>EI-=_U^waEU>*(*d5?EeJK
zz+jR6oK7d-iR|nA`@tKL{hjwBUyJPXv@Uxkvfs1b@TJJU&yhWzi|qf@n*CH{A8232
zKO*}<Q~r7+vM;ps;{%cXq3aF)7TG7dWXOGy{i2~;?}}jmCtSLJTV(%eQQ=LIeWX`h
zZiwtBja+g~WMAp3>sLgu|KoQQUlQ48THp1e$bQq}9p^>%osL(Y6~X?GcQW}?WFP9v
z#ivE~qdGk~DT4hUKVJ8Q$o|xlMaM+;sW!ekDzabI&+>@KzSZ^H4~gtwO-w!@vXAwz
z0sBSvvo>7WE3&Wkncf}|?Em<}ZM#JFx$esoME1L0nx+uh_v)dRiR^!M9v~Ij2Yd8!
zpvZpM&7A{8_Qk4i`-$w2J>=mlvQIYT_70K#vfDau7uh#^>hV^Q{j(hhY!TT<+e5uc
zWIyfwX&XiM)t<{+FS5V3W!pNDeYWv>YelgC<Ls`k7TI^3GGLVm_J5pi$_kNvxPNb7
zF0vn2ZTY*%zTBz*E)~K4kDa=BiO4?P5Z%Qh`*j~YStzn^SAWR@k^Q^rCi6x1@j8if
zMfUTi`OFd7*Q@=@Y?1xFcS>f8?DKtlV}=O!f9#lLzlrSo9pg4#WdHB$;;Hz3gT~(Y
zdy2?@;2+y3i|h+d7&b{{f3S`5M3H^MNtxqC_6uu18Yi-E`0lQ;BG~^iD1H~&M?9_1
zXp#NIGfhW{VE@O&R*n$aU;HL+xX3<Zr>7E;{l-may+!sNj~0fB>_66DKU8ENvSjWM
zk^RV3V+V`uOEw!cNMwKV{q6%r_9?&e8~`Y?&zQl^{YCaI_jTwevVZxe-LE41nD^WF
z71__6@7PCVU-J|9-Xi;(8@u)r+2{PUUr!P2|LDSzJw*0BADYo!1p7bw?#f?8u>Ye6
z1$GnJ4?XfkSCM_us=vC3?2mpG)>&kqv|Di}k^RzIx}8M!P0#P#QDpygr>R~d`>5CZ
zd5Y|(_PpUCvafnpyt@eYe{|b-H<5kTcD>w0_FF$#=_<1C`sF1Tk^R^GQk_NiVRtik
z7TJ$|VVaZ3zHHeEN0I&6X~`W#_G#a<?;x^YyZUzrk$u|_AKHuT-!5pe6WPaobb_78
ze(uMYY(@5UkNaXHvcG%oI2)0D-Z|H;MX>*)GQU}g?E9X&&`M<g_n>!{BKyEExmb$q
z2lv@$A%guM8B%2~vOoOrJadtK;t^qHBKyT<{mex6jo-i5US$9HM920b`^Z<GHWk@V
z-q_AmWMBFBgC-*T%Vqi|BKyp@A8aRr{U4cc+)iZQdFV-Fk^Sec4#pz;(Ccp-iR?!o
z*2hR>U;0m#p~(L9fwK%n_NkYZ8HnsxZ@<$(WZ(K@djpaE>!C08MfS1Jn58eWpM6fF
zp2)uT<nwwW``g34^+d4$BYJ<*6~X?GusWqHvhRJfL|0`0yQD@(WFP#&8#*HU;m6O>
z5&zd0Z=xfzKfY&#w#YvDIeWB4_RBYn&=%P@Z=|g)vVZ<uxR%I1`pZYPME29$&(;#z
zS8w8~C9=Ohph{C@pZ%iunj-t{Ume#J*>`_vrKSk>e|Yi`O%d$>@H5t$BG~`o@wFNv
z*#F^*L=6$_|L}WHHAJxg!^i!pA%guMzEr9qg8d&}y+T6-`#-#Ks)h*mf4I+34H4}B
z@b$lFh+zMRr#owiVE>1|x6}~9{ttIB))2w|53kYD5W)TrAF8P#lKnqrI$`KjqbQtm
zY=-q{8$Zmqn{=4YUuTEyeD%+;{_i7)^?X+_Y{#?KVFwZnz4r{a@qYQh-TS6lPw#}y
zL%h{t<GeMkXL(yLTIMZW+~^&f5a2D!cYB{ccF^1X;xX?&*UxzGzkboX<l=R2i{p2_
zQ)CalYgRn-?mGIl_XMY4Z|j;6@0tHac}GhVyhrp;_1;;Q={@aKzPE4RQt!7h72cm0
z)OyF{H+gqj{LQ=glZIs2Wo^msNqUk?jRukp7mX#EgG?oH$!3zSYb_-iP1X`ou#<#q
zb&w<pPLh}=7s-V+?h>yLo{~BJJ4vk1bdgM~=qAY>(nIogUoS~iWFJYrPCtpq-~p16
zYX?b&93LWSc|1(ACPE_Fnm$6JSvX3fT|7pzDtDa3B58u8`Ryc$*0m`T*Pv;VVN-sS
zOt70N>76x8Qu5~<$;|QdB<t(uOB~KDl+5hDSfU%eMB+AfndDs9?~(;WS4igny;5?p
z{c1`2hBcC*%C(YvhU+EmCT)-`*|Sk{`q?JQ)%4Ah9gSNg28P=tGc31D##!x<<QV%%
zj9Yyq;kmvN{WpG+up|DG=9vMK^A>@UD-nSbtsOy<U@NI4?x9rDd5BCBrIbk?4wg$|
zAIK#hmI}#}tqRGeP=#cksUX=jRggT`D@fWu6(r}91qrZ!iFunK(a_lWzyIX_=0E4Z
z=bz)B|KH!k-{;Ta&*RVK&*$&q@8j>~@8|2_>*4F->*MR>>*ed_>*xF6`{DcI`{VoM
z`{n!Q`{#Aw_26~k_2G5m_2PBo_2YHq_2hNs_2qTu_2zZw_2+%y{osA!{o#G${o;M&
z{o{S){p5Y+{pEe;{pNk={pUL1df>X?`rta@df~d^`r$g_dg8j``r<m{dgHp|`r|s}
zdgQv~`s6z0dgZ$1`sF(2dgi+3`sO<4dgr?5`sY62e&D{~{@_00e&N31{^362e&W93
z{^CC4e&fF5{^LI6e&oL7{^UO8e&xR9{^dUAe&)XB{^maCe&@db|NZ|C|N9;O`Fs5P
z_xN+~@#o*;@4d(0e~+K@9zX9rer_;+elUJdFn(V!es3^-e=uH0FkVkEURN+)Uoc*0
zFkWvkUUx8Fe=y!hFy2ov-d8Z*UohThFy3!4-ghwGe=x2?Fs?^1u1hekPcW`iFs@fH
zu3Ip!Uofs?Fs^4XuB#H)SBdMa#PwF<x+`)0mADT|+z%!0ixT%oiTk9){Zit-DRKXl
zxQ|NQPbKcF68Be$`>e$MR^q-ZasQQA2TH65CDw%!>qCikqQrVpV%;dQew0{8N~|X(
z)|C?LONn)+#ClU=-6^sDlvsyKtVbo*r4s8?iFK;PdR1cGDzSc*SjS4NXC>CP66;%u
zb*{vES7O~OvHq3V2TJS*CH939`$LI+qQrhtV&5pSf0WoqO6(^k_LUO*ONo7^#C}s^
z-zl;Gl-P$#>_;W`r4sv7iG8ZXepO=MDzX2S*vCrjXC?Nv68l?;eXhiQS7QGwvH$<~
zpZwqa=lu8lbNuuF`+NBN{5kx2{JH%3{5|}A{Js4Bd>wo}d|iBfe4Tu~eBFHgd>?#2
zd|!Nje4l*3eBXTkybin`ye_;xyiUAcyl%XHypFt{yso^yyw1GdyzadIybrt|yf3^z
zyidGeyl=dJypOz}ysx~!ywAMfyzjjKTnAhaTo+s)Tqj&FTsK@lTt{3_TvuFQTxVQw
zTz6c5T!&nbT$fy*T&G;GT(?}mT*q9`T-RLRT<2WxT=!i6+y~qb+!x#*+$Y>G+&A1m
z+(+C`+*jOR+-KZx+;`l6+=twc+?U*++^5{H+_&7n+{fI{+}GUS+~?fy*#Gaa|99dE
zK+{wEmCks*4E+s;ZAM4iIhsCbKiE9dVzyPG^=8`^yFCu=98WtrxLkAfbie1(+3SAC
zPMvReap`v97xNwmdVcG*xldl-sr}yc_Zs-ep!&gchrS+WEAbf~KceF(>FBsIPUF^(
ze=(tL;_%74rifG9rv3Wcx*3;dM$c-R?L2qXyp{8JFSxSs#iGc?AD0v_tz1_7d)@My
z73C{)S0%1~zvkZBqw6-WpR~bqW6Q?qP3JZ*-QuyeXzSH&v$q@Uc(r4hkFM`s-;sV9
zejEMU{PzVI1s)F63z7%b1TB_^OS{Sr$%<uz<%i{Ia%aUd#T7-G!blh>EEf(4_XM?&
zA$%5^1mrQ{|C{jNGw{#u;omLCpD_~B@aLB)oE2&K`-A1h_*q?L;nKy@8vJ~{pu>Si
zf%^j5{5Se%_>J_t>#OU#%;(h(gB`QCU)@%;)nn_@E$22zZ)(}-xpC5l&Fhb@ySMiJ
zn#9$)tIAi_tf*UF`+McG;-w##L@s`@=*q&~3s%k_HP3l&)9mP3mu9Y;@#}AG)5NK}
zrVO9lHu1%T_2Zq!#f_1U?l>xbgwJqW$?IWrht?1NW02RtH~pvf%j>(j&$nI&dYbpR
z@QX{g+g&<!zTdI4*F6tU_iL^WE~lN^Iqq?2vD<80Xg%91(qgdrgZ7T5N87a-Z7|Hx
zAFuaH$5Z>1riRAmAKBj~w!LoY)cj|YZlh0qaqa9c;nf4H9#lAgK2@gwNnX-Ww5hN(
z|M$G?ocY=5ne#F-J}yctNLiCylN6Y!lW;1|E%sUT*r=?C9pNTne}#-!my1W0eS$OJ
z?R(qzP0{PK|4x3T`%-)^JRAO0_et#IbB|U%?Ek>%@51}<?_IvDxU=H+<XZ!8cDdnr
z-RfHVtEN}XFWX*nzu4=-sPpsB`J6rV=gTwMr}a<wKeg`UjT1S?osKU*_TZ1^qZ5x_
zKhk!1!QtRToerHjsC!U)plQF~{?>ha_L=XywRiB|v_1ZN9QTCp_S@Zccj2z<yH@P#
zx~pkt<j$)*19#5f>AkblPMe)ZJGFLd;Qx*A-#g)-&BwpHia*n|vn&4m^<9O#y5jGL
z?{>t`O4~Dd@2$P&`1!5-{Ps8PmmbhPc;;ZIL&1j@9Bw;&{m8_l%|{>nvHY0R@tor~
zPOLlG|CIje?9(sLochz}?EG`1&iA_De$n=l`DN29?XOy0bG+W=#=x7CZ>_kkxO4gL
z`+J4=jsEWcVAaEOk76I|J{kU0cqTsAeL4Bn*?)^(_kFYPZRWc^!AF(l;&}C6Atqrv
z!m}dAMm>vmi#-*mlMt9#le8weAZ1Zn#>aUX>6!DhvvYpWE6v|j*ia-d(f@R+%=z<!
zih)(()w918*ZS1!HvZYvsrhxw#J22jn}6^bfdA*}bV^g%)l+-1{VN?=#yGvJ3p4a5
zoLFzDySB|}N%E0)#p({G-8wyJpYUan`4+QCi>H3Gt;XOJA~$1`?a<fFb{((pc38jL
z*s)~VX(wrmy^G`4Yp!9pJ=}$ZcRiN0>+H4P4Qunij-B^~-s)2Et4p^xZRdYkZe-qL
z`HTZSr-ZfjikP*z&w;w!zH?7Z>1XBorvH=Eo&)>j93Av8QWv(qnKSfmpVz})Pq39Z
z)$JI*$~k^SKb6<0>2X1$kN1lk^QqEt+^W)b<NI2_m~eh$+r)-E$>h-GyQbVJQ%;?-
zs%_et*uKAQwpcggOV>*?CmBW0`f$5(c5AiM+*vsz=bc}<a{k4@-3w-!Us;&%`eKpn
zO2p#BvX4vtcwV%$*TBkU5{=s5A8OVuKhdXVMaM&BE0f!DR=Ms<SpB~J`!&0+-d(%V
z^XR(U=Qphnted!DSr^ZZ-+pb`Xk`+;>B?VcH$T%_y5*vo$JX$e!mS^Exw>uNFSEBN
zhUo7|s(860>B>@{G08f<3H$E&4*O?>-=PT^epypD`XBnQ)!%CG-hl3Z83sP}I2`z>
zS~qB+t~|(NMNQCE?Zwg)g<;a_wl1>VNrz<5;)`UJI|t!VcvyaXb(;M1X(z?$;-!jj
zv#%(^OHvh~Ck=(BxdVmc{g(^%-3|yZ`ri}I&Q=S@4x|fWOu4Yztw~sL@VmeqIQ}R9
zH~%^RJ^vj4JpUg5K7S5>9)B)>K7S8?AAc`@KVJu54__BwA73Y5FJCubKi>!658oHx
zAK&Ny-Y?!a-#@PduLrLSuMe*iuNSWyuOF`?uP3i7uP?7NuQ#tduRret?+5P-?+@=2
z?-%bI?;r0Y?<emo?=SB&?>Fx|??2Z8*8|rD*9X@L*9+GT*ALeb*Av$j*B93r*BjRz
z*B{p**CW>@*C*F0*DKd8*Du#G*E82O*EiQW*E`oe*FX0G_XGC@_Xqb0_Y3z8_Ye0G
z_Y?OO_ZRmW_Z#;e_aFBm_apZu_b2x$_bc};_b>M`_cQl3_c!-B_dEAJ_kVujrXM3x
zv%cLbozS+o<Lj2?w>vifyXDWOwsSg-H-GV|cN|t+o0>lBOYipK)hBBPR82edcg5QZ
zr_b&kPnCs^)BlvYR9<pc-cZ!x$;QHcdZqcr$Cu>|S(u%(%YT0M&H9g-LAi4?(#K|e
zlnz;xW*w8CGFE3z^3}%bq^pkt5}yy&Nf`9tWL%($TkKz3o<&#YjftARF)Je8eMk6&
z|0C)=;A_6W|Bo82QLCkhRjE-`tG3*aQANyt?HNLeEr^kIZ<Y}&1fhgbo7Nsh?%SwZ
zF^VdUstT&DmMUtLe$VrGU;RHG{r%f-l6ya&_xpX$d7an$obxJN;BZolb%%PMY<aNN
z&RhGl3d}Hzf2!#{;rf2x=2{7RLyy<mQ=(|r?!_e*>^k{to1G!aId|kQw|`sX)ab3f
ziZ|J^?bDo_hu6;dV(#w?J}>m`z>PZ|)Y<TUue|GX7rwT3<J;+LLKZJxJ!o>&s*QgH
zuPpato6q8d>#rCeS9$r^wti`6juc&X;NRDmc79$Ub@a(XOTHgpd~vm$Z-06<TB6h4
zW((c@d!)?E9J`?R;JNds6xcB@?Lua9&J($lZ{MpkcR<%6bJ{;kOB!_N^6Z8ml%D<m
zx&E^v&aIzWqw%8|)!zu5Q9U?q`rh}RCe{q^nRuw9ciM!V6{o$kC3)(Ek8(}D9T73*
zT-S$_J6sN%+^O)BgjG*s6Mk4yC?WWt74f4>H;gZm^FrL)+sDVXujv=}hWqQ-{b^yb
zp^K`-78`yoW<;s9n4If_V;YuxH>UB(hn~D^k9b0lrFsgSpXh0Oth;CE`T)<EiIqG}
zJ}BmizVe!9^#qB5f&=;g`EUMre$Mal`}`e$&*$)Yd@i5Q_wapuFW=8|@H{*h&&PA}
zygWD0&wKDbych4sd+Phjd-MLR1M9)Mus*C4>&3dUeyk(w$-1(>tTXG)y0iZ51N*_g
zus`e*`^CPof9xas$-c6`>@)k#zO(<F1I`2Ig7d*S;k<BeI6s^t&J*W~^Tj#iym9V0
zf1E?kBj=Ly$vNe`a&9@loMX;2=bH1)Ip@4{?m7S10rr4hU?12C_JZADKiCoWgk51@
z*ctYQ-C=*&A@+z}VxQP4_KMwNzt}PMj9p{j*g5u&-DCf91cVP_7O2~qR`6IO_@N}>
z2yWhYJ3EgpXbeZRS$KmgKe?SRTR&~QQ23(vgiDxx$nE60T0H>nsJieAZ!K{<A#Vf+
zz$1+l&f&;Vx0APAVgQ^{F5w|ktGk^UH9iY~UxJ%R{WaP-)No$_Toru9vBlBOmjT}f
zz&pJ!97cua(a!k#e+2jo2L-RO<!Y3ZWBw~H_^8Rkb&MMq<?MR3kPB`K{$uR(NaxCU
zKNmdJPT@p0M@KsUT&e7Wvw|n7`5?ks*rbjN{tE8opZ*a}y~RyklFK^qDa8(lJN^D>
z=YrRQV~H;l?xZy6>4M{ecWFOzk~1iBkPE&GE+%68MCaq3V_a}w@H2(}oZ$R)Guj0Y
z24_>;e}Z#ra)Jv^3?3(?-FPR@{OK<EF}R(S5n;{`sdHR#Wi{b@;>S6~m#4Vk&ESBX
zIb)rPOH*BNXp$GY9?cu$9G?G~3qB35sN3vN=c~!<TySgfM}s`0ora;CT<~m?Q@Uz|
zjB;*w-r<6CgJ<%7G}1|{xz`2%7AV|PX}=LpnLGzvaB=Wa-ER$Zs(kyk3tkS6N(5k>
z>5DU5aCGoib3Pg3yw>xq3%(96Yi+R*XIP<&F1S1RtqkuVXOi~^7d#%ESH8ZVI8O#-
zx#0BR!N%Sn;Oxrwiwk}aZmdvjurq1iAFhSM^+~?$x|h4Zlc(%`7rY-FTBW!kr&`)$
z7aSnGn)hKJXKV3)UGRZ$ZAbd|cD6Ljq1+(+TgR_@I`Q{&Do+R}H?&L-r|$AR${E7b
zRUF;T`MgzL<qzTRlE3WYocT4s1D6P&cj!qcCw@vn<rU%hzOMa0XLFe%$}z(GZ5r6o
zX|VYXr>yXeaDhoP+dFw07kA(u;Rh#u(bma!u!QoEaE9(9flmHre#%M0BW}Cc$|<t1
zjPjFki|=0h$a!47ymFQBjSsRubk?O-aIy(+DIA1T<w`RrZ?1~UVZuv(f2N6(Yfxq7
zGvO*r?Q=P?``=Y=6aMm*w8qYmH>xSm38%R-vZ1r8e|6<N;W>-_uf9`yZB6Ar;Xa3#
ztLyChxwdkl@S*%W{~JGpBjtDb8~zsFl+WTb`E0mUzKieVyWv-P7M_V`gLCCsd1js+
z9+r3Eop?9ik$2^td3X3))`B%*ZIpYLwPMX!J9u5zk~L**;d)tX)||Cx57-O#guP*p
z*emvoy@MxaFWFP}7Ven6X3yDs&H!hDGr`$_W9F=IW;i?W&YUIAl%6f&qB(1vInEyZ
zG-r`B$=T$La#lIBoL$Z^XPGn2+2)LM);aT>eQW?*z$UN_Yy?}uX0RP>2wTFYuq|v1
zTf^qCJ!}wL#3r##Y!q9?X0cst7+c1sv2AP|TgT?HeS84E0H1(wz(?RK@EQ0Hd<eb-
zpMr0}$KY%5IrtuY5WWbXgm1z};j8dj_%3`Hz6_s+Z^Oso>+pH_KD{pxUx-h{H{v7l
zmH142Cq5KkiciJ2;$!i(_*{H1J{Vt&PsTUnqw&@FY<xF99AA!4$G79-@%8w8d_OUO
zSU^l5HV`9-6~qi;2Qh?LLQEmH5Mzin#2jJ|F^E`1Od>WBqli_+EMgZij95lYBeoIa
zh;_s~VjnS(SV&AHHWDL=mBdV9Coz;*N=zlT5@U(AZ%NE0_7a1M#l&P{GclT2P0S{C
z6T^w+#B^diF`igY%qRAP0p!2;^563Fef(U0e;>auf4`5vm(SbB=gH@%^ZD|9>3pAj
ze>&eU&y&vc$n&N1eDb{MJg+=|I?pfflg|6VOY(m5zUjO#TqW->>ygfS$oizSKC)iv
ztQVXn>nH2!Wj$qmy{xaSx0m&X`(*uPKfLUR?2niIk^S<rUvQ-CpX{fX{e(AVe`UYD
z>^EF0`!DCg%Xxrb<$TC_@p4|^Tsc2-p1hnVcv#MtoHsA$4Q`h6C+E@2d4#X!e9C$C
za$ezZIlpqAy_{!wUCy_}elO=;&cB!QFZSTY9^ikm53v_7_9FJ<#eT$|yx0>wG4>_)
z=EdINj<G+nM=$m$_UXkw#a_MGD;zWSEB5Tgp2fbs*tgib7kh_`#{R`0c<~4D)A$GR
z7he1YoHhPK{D~KT0*{S<5r5;w-@t9-f5abo@kj98_$TpKUi=jtIQ~ognHPTsFOGi`
zf9J*DiU0HB|HL19@rUr|_($=VUi>ATI{s7qsTY3=&yIf;e{1l!aPRnE@y7;#3?I*3
zq4;ZqzlNj7e~Uji_;YxB{JZ#jgTIH%$Nx(_FvJ7+ed2?}3q!ns^Cx~tJTb%*?g5A|
z5^oIghPwgckHjNGJmS89_$2Yl5U;pHAbv^gH^ejU6^L&V?+o#dy9VN)#6v?ol=x_f
zj}k8p@sc|U;-|z@Lp<f4g7_-&)(~&GyCD8bJT}B*?lXwb60Z&MnmZ2Sx5RTpJm=nn
z_%89@5bwDQA^yw18!!O(BVYjeT>}Q-&IAk~pJl)R+@pX2<hu+QfV&kifIN!<1IV*+
zmqP3}U;yr5zyR_t1`HtY#vKc>-+%$Qs{sSZS{N_@_cvewSt|ox;!Xz)AZuyB0NnF{
z0c5QW7=XJUFo5iZ0Rzb17%+hBl>q~AM+63ty)<9|?v20zveyO-z+Dm;K+b{z18~0t
z29UF2zyRDifdS+!8N~o{4+RF0vu3~m+)aT2<SZI60QXg306D7$3?OHhdm&=K0RwQa
z1qP6_ZomL?_6-<7Y{7s5xc>qJh^-hf0C!?w0I?+l2H>6y3?Q~<zyRExfdRx84H$s?
zG%$eJssRIV#|8!vTQ*<-v26ne5L-830Pf<z0OAV_7=ZgZFo5_90|wyE4h$f^#DD>~
z#{&b1uQ6Z%?)Ja{;)@Izfcri$fcPo{2H*}53?RPDfC0D{1Ote#GhhJj3c&#43k~@Y
z_lKGvwHt510Ng2p0mPRYFaY<AU;y#81`Hs+*MI@U7aK4D_mN-#@zn+lz#SzRKzz9Y
z18{E%1`uCwzyRX=4H!UTfdK<>zX=AASYf~b5<3hSKw^mj18@%t29Q`|zyREhf&nBJ
z8886%rC<PwRR#<ovCDt~B$gR40Qah30Eu-548UD27(im70RwRVs`+tsw*doiCkqCU
zSZcrk+|z;qB-R=*fW%${29Q{6zyK1P4H!UTwE+Wg#|s9KSZ=@o-2Z|BB-R@+fW&?S
z0<izR*Z!Q?&+ila`FmnNpSRC`KCz$gBlh$C#D1QK*w6D3`*~hsKhIC>=Y5F%ydSZj
z_a*l8{=|OPgV@jd5c^p#Vn6GbZr798&-xPkS#M%L>rd=wKZyP853!&9BKEU?#D4aZ
z*w6kF``K?|Kl@MY=R6SmIUmG+&I_@h^F!?CJQ4djU&MaS8?m4BN9^Z368kxy#D2~z
zv7hrx?B_fa`#Imle$G3wpYu=b#~z6N*axv6dm;8?Kg53QiP(>Q5&N+>Vn6mr?8hF7
z{n#h5AA2SCW52|H?3vh)eG~h!cVa*GPwdAZ5c}~D#D4q*u^<0I?8l!F`|&Tte*6uw
zAOAz_#~%^<@lV8l{1veu|3&P_pAq}<Z^VB59kCz(N9@NR68rIw#D4rGu^<0Q?8l#a
zt$!u<<8O)m_+Mf_{#fe-6a&2Q*TjCkr?>u`*spi@*54ER@&Ckr;sLRr_(1F@UJ(2B
z-rvR(Vn6YP*iXD6_7i`I{lp_;zt#-cctz~jIszNdi2YhyVB;OJU+WEQJS6rLABp|M
zOJcv)CD?dM?AKZa8*hpITEAf9F|l838f?5K_7lH}{ls%(zt%q3c(1h(U;v8;^k@8z
z#S8kke1^pn`q_Mk#T)wFJcGp}`fNO-#Vh*kyo1Fv`fj|V#XI`$tbxTtx;Ctl#Y?(&
ztf9qIy0)yb#ap`e?19B&x;N~R#cR5E?4iYTy0`4H#e2H<oB@jm^=xoPEMC;J!x^%8
zQtLgaMX`8O&mL#c;!$G1)~r~(s%MuoZ1Jp~ZO*vGyL$Gq0gH##Hn0(km(_N#A&aNg
zwy-gax7GHrL5s)LHnCBQ*VT5hVT<S0wy|-G_tp0C0X82{-++&>`GWcme2C2_)VJVc
zY`&qs2Onhf5%o>@D4VaS@4|=Kd`5j6KF;Pl>ih74HXl;oh>x`SlKM`3sLiL;x8h@M
zzNNkwA8hk6_09Nbo3E+w#)sQ{PJKH*-sXGi`-uTIAJo`DjIjBl#tveL%_lXs5Myk<
zsj-I`Wb;vtO~fdhuWIZfhS_{pV;eEf=DQmEh=DdA*4RjlwE42ePGYFdr!}?`V{N{z
zv6mQZ^KoK7`MJhwVz$lSHI@_8CH9lw6Z^^ciTxfhfaL=e8}M_>7btcB16V#mu?3$G
z)&K)o{z0(_7{KxqidDb>mcLLe0|v1ChGHEsfaO0F3xNSFKcZL(3}E>a#Zq7Z%daTb
z0s~n7MX?wd!16PS)xZFjzfmj)2C)2&Vm&Z`<$n|lf&nZ)q*xIQVEH4(l3)PKFDcdp
z16ck^u_ze8@>7ac!2p)OQY;Gwu>6){T`+*<zZ46D0W3d;y(ne|J7Yg!X)u80*A#1m
z0WANfSR4#s`8mbvU;xYCDV7HVSbk5jJ{Z9Af0_$`0W3eLxdIq~+yVbVE&&Fx{G#R>
zU;xWM;*T^ZvHYawDqsN1UurG`2C)35<~m>i%YSMv1O~ADsOCyw0L!0hE(Hd#{Ho?!
zU;xX%YAyx_u>9<cTum^5<!?2Y0|QuoS93iufaQNR7X$-XepquwFo5NcHJ1bfSbkY^
zO)!AvpEVZ+16Y1qb5$^a<*zlD1p`=qTXS77faSk67X|}Zeq3{9Fo5OHHJ1hhSbkk|
zZ7_i4-!&Hp16Y1ub9FF)<?l6@2Lo7sUvqsh0J%T$A1(k405<?f09OD8fI9#`z$JhI
z;1=K*;2OXHa1U@0a1metxCuB4xC$@;+yxv4Tm~2bZUcM+*8v8A`+x(13jqVbjlhw>
zm4E@@PT)}BQosOkD{w4uEnon+7w{Kc3>W}z27Crr0|tP*fy05z0RzD8fbZaXzyNSR
z;6Jz^FaX>T91&a*7y#}F4$0mpDYpc^glhr=z&(LK;iA9*a8qCaxGFFJ+!gp0E(;6*
zw*|h1>jDG7eSv@B!oUD<W8h=BGB5z#8Tc744GaLc2EK-C0|UUlfxqG6zyNS_;B&Y-
zFo4*u1Ad3g0|UVAf$!n^zyNT6;D5M4FaX>j`2k!Z7y#~&`~fZz3;?%CegW4A27r4c
z|A31G1Hes^pTJdu0mOGHhY6Pn27ucnzk%xn1HgTf|G<TU0pLb8KYDRrO8(@KKf$Gf
z0pM22ui#q20C2D5UvRNt0JvH5Gq_qX0NgG48(c0J0B)E34z3prAhF*e|APw#1HcWF
zAHo%b0pO0wAK{Y00C3CXmvGHs0JvxJPq=6>0NgbBDO@!e0PdRnRbrU~27ucpzlG}t
z1HgTg|H6fX0pP|pKYnpvuG~5KGh8|t0B)W9T4JpO27r4f|AvbP14wLEjvlU_d>!r{
z3?Q-JA)lAnt{lI_e&zg80{z#0EZZ~p-0V->y>dKs`@bTplCS*Y-kI|!w>#HGcgx(T
z+=cQ;<!qiE?iH`DaSweh#a%n^6!+7-VeUiug5A^ew{v$YP~TnZ_44kl*I#pQD0nw|
zOrdY18x-CXoxMnE^wA>j=vhUBqPx7|M3;KAbo8}1pG2)Kb|Gp+@y$`S-%5;n^j2_G
zdWi;6u_X&ewJentna^)m<Y~WYk;$cdMs_VzC9*`>M-i9H9*$U6Zf->X@={s$cEyMr
zZ{G=DU14YVVE?G_%I`D_zx7V8@U<0>P8wV(aZ<&~fs<}jer?icRgO&T|8D%mvQ?W*
zyj=CkgoW>IpU|b+@Ck+AuP`Cw{Y&GgRG&4zX^p1ipVqh^wxi~%u#vU8gjKAaGwe$3
zt>YGa5Hzk`oqXeR*4;67Pu-xgqw3`u>tBD<n2YthjG58kNobRXOGEE9Y#O?%(Y4WC
z8^?{#6HsCF?tlZMLR>+kiaSq79(ERt9NVPE$ns5(k2uvdctm)!$HU)gK706?=KjOO
zKioaczeV7%lPxX}4f|-sP`{SXh8$`+W5|$JC59Aiy*gxj>sle*1JegT4g6^E(l)0D
zIc>WQ`l;;?pTx8q@Jadhw+5Q_!w2^5aA&~N4xs~5I^GMe{c&jUsgM8cKjeR-`se6$
zyWiqYA^mE1&I&r-xo=RvF5mTi(4}MF#I8sBl<wy0v$@;$-p#sK>3zO?YOjGk3ibL+
z>ab&b{w4o5ut#dI^YW8s-M9DNEWcU0o76*g?I?f!UEh9P`pTze1=a2xBA<S{Uye?r
z<lFx2e@ec&_Q&^vQ#yvq)7%-*x5IFGx?2Oww;v!+`@<(c$&)*6PY+t!<|BEV^ugT&
zYsuTK4k_5WguLwxdFy9G{92BXRk%F#q^yX4i`~P*KlGPXnk}pKczAfTU|GH6Bg!|e
zA*;DSR`uz~;!cpP@_|viWySLZ#L4Pk8@;MgQ`wEBvMWzQXEf*{yR>PHfBihNYeBMm
zJI3a$n@@H#NOpDWxGS>56>E2q-CiZTen0G~oPee^X31%|G(JO4M&b8|%PH9|r{&3n
z%W`tcR*jcabY$XZRbG=*6)2}GQBK*>Noy<Sl2g}APG6Lq!kuy&?}XowlUd>IK5|Ou
z%4t0;r}j}qiLzDX6!(<VJWWpZE;-#<ku6IVl+)foPJOVP{zS2Y&0-A~#44UdT@wo_
z^`;}%5+qjR7VAkBE7~L0^sQLc-RKPkUlS`UFV<FHtgf9{U$9tVm{{W!vC0&&&NX7C
zJH%QKiq)PH>%Aye{F7MoFJjeq#kwDgl|K<{e<oJ{!usp}`>%V%^Jngr&z`t5|9R*x
z^3Pp&>!-iCJx_je?|yvIedp0Bcg05s-F^Pv;hz6+jXUE(iaY0nDelJi!`$Qk3U+V2
z*Uo+Y&-!k^Kg+v2-+j$J^UmF9sX~f={`;QjdcUVehu(Haum3G5`ueX<bm?D9M|b<>
zNz~k17oswL-W-+Z=ftRHH-n?1ZZwG6eZ8PmHf2TD$l4V-{Mxk0bwBltym_@sWQD7b
zBKrL(b){G4MqK`(PejQdDn|6Ud?$Qi=Faf%zK;qo{(ZCXZkKX}FT8kk(xvYbCzbpz
za8mCJuT5I|?U9LB&&N-!aK6dJ!RMY#Sbui=gg?F+KB4wE6(&qPb7{Qy^sMnYPd6PO
zc<O%GoRh1<E@gBHE1!`wY{-eN<F+0T8u#>AzHu#%?HHSMG-zz*kvwB79oaNy?AKi+
zxqT8^;PBGWo?kT$U3ci(=tl?RMz=gzVRXuY1EX&34;s~Q|I?8(%z}|uyfsGF^d29P
zkRCkZ`+bjxSKl{#c*0));hB4O5398&a9HA(mxpHU9x=4>?q@?5?3yv;?#>cJ+U#5%
zvSvrEkeoZx2lwCp(ct~tP7f-xt=pjJtv`HnWy^q1nryi>aQWup19NV^GazJB=zxqb
z?giKUA~blx=YRHpwsBPdfg5l4%h(Xoug-?7pk?d(2IXD<UEi>E9s6Eed!$c?wXQzt
zYqs~Ux~59+#j8_$<zHQ>SJbN5o_ALM)gyT2z#bPqJKw#{XU)1FSh2ZV{S~FVZCak#
zwes=@U6!Zy>*AMoymQL3+MSCoTihvWX^u{>FCFr~S*fQ!E|6OL<5^2mIu=^;v_taZ
zz8#7$Htm;uTE6|;pT@LXyXdF3H5NH-zg)PqO|ykh15c)O5A2b$z4grn1zV3@Fr-zE
z1&3PBo$uGO!u+t0cFa53qUAjQ7MaQ6AC68w(>!<bJIzz)hBvD-_f*r<bILazGG}a)
zoO2F4X-UN$S5k=U^6cFKk+bszl%CzSv3J(0M*U~qYnW?RlZNYO&S=na=EeGtX86}n
zn=z_h;EX+W?@!NJH*I>mI_;(}_~2>cmD=kQE7tCrII>p0#2q!g)1KA{oz}EQ#c5Nj
zU!I!re)819@3)!SrCP433*R$SE?141QnqUSDgEDlIQg?GJ0{<#95%UP<$99`S9+4L
zwqkn1t#@J*D!<b@VX%Lpgw+);#ou^)MSO*~N5uCp-!OhzxjgZg%U*~pQFc{a*D~Yd
zl1sOWJMHHem(TBRY|Bz#$HtaSjZH5R7W?R}4zac0suDY*c&^yB#jeF%dvkwGsW;PN
zy1e0unN>76=4g=?G1-f}8`Ge0!I&|H9(pzuyyD4v{fMX3>svjY3Z#0b=TGz;$~V#T
zG;fHfc3!FUd@azk;?)4pr93q~h4NJLw9H+`<IYvgvomKw&+o6i=J9_em#0^b93H9v
z^&HdeKbxoSzd1Z3p6BwceD<0r^PhsABL5Wgw0>H~<9Slav-@#P&z(mBo{EnGJ$?S}
z?wS8E#FO!0q9^BrL{H=Ush)9vZS`!tcf@o3&nq6kKOcHJ-z^w3^Uk|5U;oh}=K1fz
zG4+1;#Dv~Xi&_8M{+R2(UW+OHYp&RCzf_5xd#gii#?N7~d45ifZFckP*r*$KV|QQo
zi@TrIDy~M>__*QMR>iIR=|bGit9jxpTx}TN@5d4GORubmzx>0c_>w;qO6YO9b;82T
z*o5!CPfsZR{gZ@lm+DPkcrk49rSEo3F8STV$-OVspR)AZh$&akn<*8}=bAeBT$`!u
z&n8d(<D1J<YkyO5+Qc)V)4Zp>({i59ml$}eXX2cb>k}_!JWVX0(Qf*X6KT`89=|{R
z>9N2WEsmwlNILpxM&^-@Gb<fgKXdHYxn`Ne{bv<8?48x~tJ1UA9g3X&=-}nqEf2bq
zQVygg-P)gXPQ(2}=FBjs=UnmDnOoDFIyWIbck=i9MkiO_mzkWfx8=OdJv-*r+EZbE
z;+J#hXYJ0hpz-dp3l{9Ux!~^39w}{ho=jP@quIioJHA}le|wEZ`?sxKRA$@TpGI$8
z^68Z=#TPf(lDv5N=0ZzyZl1LyWK)6Ej4x)T*8Jl2r3*e!TKa5b(PaZSrYy_Y;Fnfs
z!}7Fc>nktMyMEL1uyyrUTw8l!MTfO*K1*M7;j^l1f>$nHeP?C<)lsXWR^^v}Tf91W
zWmWk}`kFSMb&%h@wzmF?uyvc{uPZNKwtl&MnqOMRh7|eqqRXCbOp<SVeQ8bk=8P{2
zq=syoB~Mdm$@0y~@^r-)U)i!mp7!le%gB@O-&SK$|LtGO+caCaX2(f+yB;Zbcixn@
z9V>60V?oyLxv~ls=GT%H$=uU&Uc%l?S*6jkTDg-G(o<#i>dd|3JuRy_L{>HDoLl?T
zWR+b>EoH?Y9gLLKFFm{GS6<nT{<15%W{v%Nz3fuQnVCl($*!fz?gh?xdhEXJW}573
zyXoa+hc9KUm)-6uyPhvGr<?%q=}<Wh6{ppflkvwl$#P2C$Z5$nwSt@+smPU6RDVkE
z3lHT~?U2(ICa0|4<ZhRq$f--0(-$kJu(h1VLJ1}1WM2MZg`Cn6a#|b8sm&9A^XdgT
z#jE5rkC#*3N=~<5-0tgl<+Oh-r#@9qf0$T72eF1KVimb!ON)hE|8>7uOPW}XN317U
ztf+-p)4O6-1!FqjeJECTMXc?JSlw2!zErWoM6t$+VwE9co!!Ms1I1bc#A<7b^;Qxq
zE+f`lOsu+~SodpU<+;S#bBNVv^Uwpr{a>-*f8A3H9?M2QNLlF(_-4!#_jeV0<)Amj
zNWZ{@d7?RA@%LBg6QPG-*b&ik&*siGQ+h@srLVx1|CIZ~&kE(Ce}rCxtpj$rKh3t{
zReDM2KiGFF#l7#<+Ii_Kp(nxJKFnQb<Dq=?n9!%t@p?P=+{{h|9!S4Qmh>)cpHtrb
z$&{?u4@vI{{R~0f??$&w8&ilrlvC2<(4gU-=<~(07ojI*r1U*>ZQzdHoH?r~{VDW9
zJn!a2C;V9I&0nNf<wNO@ShMg+RIZ|Hi_Mb06?!KAezrO4)}Y#NInu*IAI0Is;HY~i
z(o4|K@{aUYyw$8=)SX%_OKp+f7WysxEA5KhHsiG457OsC4@QT8o{?pacP&HD3w;?i
zrap=&dHHhL+0y?)ug0`|f&sVnFP|#CF!XP9I8ia;i>5c;rY|O1dOAKku`|5egu(vw
z$n=pukBfzxh3{x_>mB-K5~TNI#ImE4?xzl}MDGm!AcZ3XCk2MysQjMv(ZoxS$np(G
zCT8E#|J|a}Q}dhjja07PWa6mym#a>d{u+8oek{Iy!qbLbs?lphe@V5V3KPnNWV}CB
z`flhsS@rs?@%@f8t<hL|aOgwH``-PqK7l)G(vL%LN}Kd9VF#~OtldI-bLdxzJGymT
zhu8%l(5KT?dRU%x$~W#($((i1NY74D>1(MtC}`|QOGnkCe}`U|)wwo}Nq&B@e!TSZ
z(Erj(vZimUHEBp+4?QtCUu_y%rOc{E^!U&x^L%35=x-0?30NfkKC7g6CL#I2sQ2=P
zxVA{|&o1ewDH8N_WXkQs&JyVZqQ|CnR*jLLb}!$Qo}hu!ck`rD@Q5=_!<#*o{vdjB
z{OZgee*4oi&FK}QKj%!5-NW{E^=~mz`iAJ)8F=jS&`Kd;AJIc}Q~G!U`#&4<{=q{n
z=_eW}y*=f!N(}j<Tfx@!7SZpszFV!3RKM<l`=rk(MS6g~JMz)s*{>{ZQ&xJ8{*u0+
zy^XsK`XJj+ZRtOvS7@#o@JaF9<=fMXv{L$qOpoCMvtI4nVYc)o(NmQ1M(BXP|D<%>
zC_PH_84Y<78a(p+sgGUKuSD<Bus25aFP@O26TM4!q#x<j@Q{8{Icj&Nk10@kl(rS<
z8+1+PG)|MACi<58WbfE_-3N(X>2G>0y-aog=jzk-?B;Gi((5GsO&NKs^q%qh`R<*h
z?<qxko=(>()T_vqzqALAJ}Ca3|BavVJNzzx!{725d={U{XY(C=7vITu^9(!-&&0Fw
zj65sP%(L?jybJHdyXia1yYkMwJ8QsNuqLbxYs6ZyW~?1+$Xc?dtSxKITC?V?J$t}j
zuqW&dd&FL`XY3t&$X>Fi>@9oDUbE-yJ!gQkz?tA|a7H*QoEgpzXNa@Jnc{45#yD%7
zInEwukh92{<ZN<AIjfvm&Ms$|v&@<1Y;(pr>zsMcJ~n_YU=!E|HiE5SGuRF`ge_rH
z*cLX1tzmQ69yW+AVw2b=Hj1rcv)C>+j4fl+*futftz+}pK0W|nfKR|T;3M!A_zZjp
zJ_KKaPr<j~WAHWj9DENx2w#Lx!Z+cg@KyLMd>1|pUxrV^x8dXPb@)7dA3hLYh)={f
z;v?~u_)L5!J``VyPsO+5WAU~4TzoG+7+;J}#y8`m@zwZjd^bKEUye`5x8vjS_4s^z
zKQVw<KujPu5F>~c#0+8wF@#t`Od+-qV~91x9AXbKh*(5SA~q4Dh*iWaViz%tSVl}E
zwh`lqb;LYkA2E<vNK7O)5+jL~#7tr*F_c(JOeMAwV~MrITw*UVm{?3qCN>kJiPgkx
zVmC3ISWZkQwiDxt^~8K)KNw)*-Mats-}D9X^U9Z2KI8Z472@wpTq^PppSME#hxq&x
z|9YPAeR0xL#P{#*ediI+(_i|Gc)m~m?ejO!yHk3Pc>d;pXFTA2o=86u?{~aY<NLht
za_Ldx{YUt3yvKUbx5WC0vgx0!*Lmq>V*Pdp&Ah{U(%;1TR{iDq@2odHPpp3j|Ipj)
zM|<gmVt>NRUH_H+qBn~DdwRRuFYIS|>6c=Ei!aLfnf*Q_Jyh&}fe)J9<UG(<#rY_7
za`$!4%Y0!ZI6rO2*2v;Km6ZM~&eu<M*8RkJi<h1(&fkp+6|Qm~v!qXp^VzTM(kq<T
zhSIym`Tf{i@(0c{{al>ywNn>na^C6j;`|5hDgHh7K;IYkkw19hMeOA}=>@}ncFZdI
z9ri?j820tN{nBr-w>P9`4EsykQsF%I*h2cqu+N-_*Pq2+=`F*4e@dzS4fdQW{btzr
zvijcB*!x!LLBsx6><B!CKd3K#Y1*4y`cek|Vxsh_;XgJ<4LN~7p??kkQt8IiWB40-
z+VDSn`X?R5AJONAe;S^>(h>aCN$GvVf4zU!9LArul72Y++jl?p{0e_JTYBX1fA6{;
z9mF5fH-~>bcR%F-{*qog{AWnfhWqiS*QCD=|N6<AD_;C9J$Lxu>fVHO{PA(=!^1xp
z{iOOn{Pia3&BK2;UzfQDe?D6J_3-Z(Qxd<#-_yf~|NkbS@owS)eSO4-!fWsDBwl1l
zuOIOvIBU%g;tBnK#Fx?k^xsarp(l{|bK>7J+lWVvq)(9ebnEezEyOE&2Z>*Pe=pxm
zJliV$gv7VyuY_zO-VKu;L*n0@sx`kL9?p@zL*nDD@Mjx|m-HeMKVzR|Y#^S}pGbTy
zZI-Pk-d2;IMdEMQ6JhI!$Mi93e6H4EE%ADT^fnT|$NpJ$4e^|QN8<bM<@2v5-qQm~
z{I7ZZ&Pp%<eUV^*+7B*#1_q#45)5$c^8+iu0CCbk2?kj4eA99;06mppfVTIRr-1>+
zNS`Gbpk{K)GB5zWmtcT-za=dN1JI8N23U}5Rw{U>lk{kU0c!s?YY7;DzD+Pdlhw(K
z!2p+}mlF&yqREm^!2s_`e<v8=!$WHqfdT0G1OrsA|K&n30DYiffG%rKrhoyWr8g7|
z@T1?&1z-UBMZo|&mgZOh2IwU{q+o!>bt}vV1JG9r2B`jf%XwgcWzuU32DpBFbTSx#
z{!=hOu8XO2!2rKWPbwH-r{C#0U;z45!2rLf<(vZspm!Av5I)?M1O}j=6%3GlO5|)X
zKtt(q1p_?&+dB&kP)+(?!2r92WdH-v3kwG5@ucHSFaZ6rV1P@D(q@1G=$Qor<l1<D
zIv9XHS};Ily>`>V0DGjj77Vbx+4@8<Kn>})1p_=dmoE_vKo2e$py!{V)4%}qBZC3X
zrCpv12Jn~OWH3OvTWzL-0qEZa1ALcZrhozH=>-Gy?OcBf7=S)sFu)&iJ0^nx+Dq>*
z7+`L{dXvEb|C4@TFhHd{=?P$fmC_>&2I&1k>jW^sW$7CR18n}_Qal)dUScr7`1>Q`
z!2t9Zg8@!Y$P*6+C@ek4V1UgBSH*z==tBkrWL|6)2L_-w84PeM{cbE6ps4gKg8>?b
zrN)8*=wSu}yqcp!EEs^kW-vha!MS3=0Q5S80kW^%9|Hy$F8$A7fOTJcV!!~eNKZ5v
z;OoOJViW^NpEMXCZB4-#FaW*NV1TwGuXw-!^izWYHkI1y0RxPd9&0dwXG@|73_#yC
z7@&F05DyrDUTiQxyCs1hFu)M$&jte=_^YM|3_#B|7+_xgG9EAhecWJxsly6-zyMLw
z+YJVIe`YQZ7+{t3dxHUfNzLW~1IYjL@PGJkFaSRX1MvG`0RA2fz~_Mh_<S$`-v<WZ
z`@sM_4;X;w0|W59U;v&U48Z$<0eC+!0PhP1;Qhe>tOpo?^#KF0USI&$4-CM1f&m)H
z`YHyH^#%j5{$K$10}R0afC1PqFaY}p24FwI0PHUqfc*vou>W8H&I1^L^8p6nynq2X
zKVSgP6BvN=1qR@}fdM#wU;xe|7=ZH$2H?Dc0XV;40M0WQfb$Io;JkwYIR9V(>;Vjb
zeSiV57cc<!0|vmJzyR167yx?%17Lq(0PGPAfPI1iuvahu_6r8Up1}avHy8kW2LoXL
zU;z997y$nO2Ebng2nN7^fC2C)U;z9J7yy3*2EhM-0q{p)0Q?ge0DlDrz<+@O@MmBE
z{2Leme+LG@|A7JUhhPBwBNzaG2?oG_f&uWSU;z9p7yy3@2EhM<0r1CQ0Q@r;0Dlbz
zz<+}Q@aJFv{5u!`e-8%0|APUD2Vel=0~mmK0R|v`fB}dnU;yF^7=U;K1|a@`0f<Ln
z0OAuEfOrK4Abx=Xh-Y8`;u{!%cn1a`{(%9AhhPBWBN%{q2?ij3f&qx9U;yGP7=U;S
z1|a@|0f@(70OB(kfOx%5FaYrz3_v^w0}$WA0K|JR0P&xH_;>y{orfU5!|(Dp{4Jls
zXYrYQHs8T_@tu4(&%m?rOgtOU$g}dyJUj2eyYNoDo4%vGEAPy^vj(gMYr@*FMywTU
z#@exltR-v8+Oo#1HEYh=vj^-2d&1tZN9+}Q#@?}q>?M23-m=H+HG9t9a|SpIoC(eb
zXN0rDnc?hkhB!-{Db5yWjI+j><Lq$;Ig6Z0&L(G+v&xy}>~e-V%baP>HfNl(&Y9=z
zV*}U%Hi2zmBiITygY95L*b+8{ZDC{B8a9XRVT0HrHi>Owqu44oi|t~=*fKVaZDZru
zIyR5(;{)&o_yl|dJ_28X&%k%!L+~Z|6nqOl2492E!S~>U@J09}d=owjUxm-Ycj3eE
zW%x9F8$J$ShtI?J;REr7_(XgoJ`!Jv&%}4)L-D2fRD3Hw7GI0c#rNWa@x}OLd^0{8
zUyaYkcjLqH<@j`bJ3by?kI%>V69b3^!~|jkF@jh@%pi6ULx?5B6k-c8hFC+)A@&f1
zh(%xkViPfnSVhbtb`isfWyCaM8!?VpN6aJk5d(>Z#6)5vF_KtG%p`UaLy4utRAMVJ
zmRL*7CH4}7iN(ZZVly$CSWV0(b`!&i<-~MiJ29SEPt2F_?-2iO9Z`U-M+&fYP4q`m
zA4Q)PbyoCiQLjbc7j<9sk5NBH9~yON^s`aV=CXBhj;*hAY@Htce$@NXH%Q$ewTJqT
ztz*=m@jJGzlG;4|3|r@^pUrpJx>Nmbp260^>a+2Twk}tnop-Qx!qi&nJKDNseRtM?
z8Y<R+S}fLpnl9FW+A#i}8Z*{_S~WhOnm5*f+Bv?T8a&oO-d$_@s0m~Zs4Zj-s8M7M
zsCDH1sF`F9sJ&zj=%HW@<Y$KUp{Id0pf`avpvQnUpjUwPrRJYCknc9EKQ;KQfjpaG
zf2fIP4dmGk`zP;WSOaR!Sp#auSp#`@WA~r`=H2;uy8V6LoxkVZ`8?j8&*$CwKHi=0
z=iPZ8-ks<3+UMond4ArV_u<`nKi-}9<=yokyB_*8e#fqt{w<$j*Hb^6@38Bw-_0}F
z{m^IQ8SQ@Qv-1viKlR;sN4wv=yN5MkEm#wKK6I^E1J;heXDwL+)|Ss_tyu%sp6_Qb
zSOfNk=d<Tk_m1ahFIfZjmiJ??Sp$3i^(?Rk@-v6^;jFL*^0yA_XYI+zXFIGfXN@(G
z?{-*!&LV3d&*rc{oK@C9p50;pILoX7XPf=C_MQ#{NR1zLeAMbuk4McNb#>IvQ6EPQ
z9CdEgvQe)_O&WD))Rs{{MvWMCVAOh1&qd7^by?J2QC~$36?Ib7LQ(HTO%ruX)Fx4V
zNR1J7MAQmV4@Aumbv@MXP@h8$4s|xv(oio$O$>D})V5H+LX8S_DAbxzPeRQIbs^M#
zP~Slf2Xz|MVo+~EO$Bum)JCxT)HqPbK&=Ax2-F-<R}dk$ztjg%1He5$clq4cb0^Qe
zJ9q2cpL0jfJvevW+-GxV&Al{t&)hF_hs-@Ocfs8Ea;M9^EqAlN`&ZvRs_#D3cdzNY
zpY+```tA#T_kO<nJKsH=?>^0UFXp@7^4(MU?wfq~MsPp;1Bb)^=DUya-K+TSM|}4j
zzWWN_y@T)m01kj>^6~jTUf##A`*?C6-|geA@ja}8k4N_L!9HHs$ItqBRv%vq?%?};
z{H2eF^zn&4UeL$y`FJ|;CTrm1&3ycqkH_-yQD92ez{d~ycpe{L<Kta?{E3eT@$nfx
zUc$#O_;><ezVFN1<@MzRX3OTwqkZ|XFR%6Gr@lPXmoNJAK41Rk%fo#6lrJyx<u|+!
zYv9W_e0hTp|NC&f50CqBwGSWraIO!p`f#TYKl*T>56}5<nGaw2aFP%2_;8E7zQg-l
zKjyOj5TAx$)t~V@_&EOC#tUZ1tMA2k+rQ_(y}o#2f1jUu_#OLsFa53kJ}>?cABP{q
zSK*KFIrtTP2Y-zZz|OH{pS}9*&SyV9JK$OP9pAb1oiE=xksr$^X3OT=H{bgE)=_?}
z@4V$-w{xUmYn{<DP5QJOJaaoeP86emoBHj>fsfoyn~x*t>!z-|an@b8GvwDz^m|k9
z-8k3JZYSd1YcJ=vZTep7#6QSOe>nBw0oP8ros5qw(8J}>%e8cm+xd1xV`88~EX-Q%
zc3z*_g+6oY%mcP0xt;oHBk4b<{ygB-iBgZA8Ao3_b?E`W^maSj2PV<4?$Gnq*>O9M
zZ!ggqHuSN#F6(yoj9o{6JN4}W$Nq_SzJIiXzIW>01I~XJ?KFry_!55(*&OZcdUlFF
zdFtc?rcaJ`>P2PJKTrL9K>eQ4&Zkd)rmvp5`hYQ2qn-U>_g~J7tN$d*X)z(2&fuXB
zf5z8Q&d9B~>CdM=-!(ER$_c!kpT2$S_FY%HMLEa)i-MDgldd29qMWO}O1NyDziar9
zkxs;%vh@E`|L;m%7U|45{0?&g=nHT)>=Wtad{mWr0rU&F!rzK?&R4GGvV8=ucHcxe
zx4YG6z5x9NuB}rd99M#ixdZeaxHdG3aK7C9Ay|WW?W*^CxYObLK;{(Cr{L<bB;5Hk
z`^U^Lpnt(tsCBqAyHYpi8qn9^>igFur(~NxF5B<mYQA`q6E}PSa}el*aP4n0$=Ne~
z2=fu>k8oYcn&@m@JBqmp^i8-X$4_*69ts2FfE!%jygkubnHj;H1^O&pyS&nO@yNsc
z1^O>s4ZBZpM(2oUE(3iTu3mS>JKyJ>;<Ei3u2S*iokxWeb%qmj9Kwr@clH;b$$SU;
zJ6sW~!<_g0l9>BI--oO82VqW~vdLg8@QW+hjC0PGTfm$M`b1o9T8(p_ms`aA2>M4{
zmrjj!HkDoCvVA44*E@}Me)L;LuN?g*uHVj&ai+Yrf}T10P+X%sk8ze2S;c$``cquX
zz6o{8=3C3$3i?)D;cY{m>^U}o>A+F09EV3cjsO0fITw!fxwz^z8tt6;bu;rX=znpQ
z+BC{pb$J_eG3bkNZ7w&;Ih3)}W&34Zk7kc_%Iy7;IU4lQxbFQk!r8QDAM-WnuW>CO
zJi-|@*D!a3z8hDbGsB%O5eL=h;j8@X4tIJ7A7)MmeLAkEi-tLoEsrw4gZ>@YjHg4L
zFWx=DTo3wsT$g$db$-ovie5eXeO%Xf4RPN6?F>D8^Z~iPC^EzueDs{l_6NBd3=44<
zeRhGlA@mKorW_dTd>MHO3=6JwEqZgXbD+~@div-ya)k~a<gBawBlAb-KXMh?^@%g|
z=}*ihp)bibDd#87^Ap#ZS3<v%Yh#CjPM=SIW{wGcOs<U!2RJc<er3K1{Y|cjAA_9%
zHGXIA34KqllK#QY)4%V$%pVg6^>>=5-(yY+eNwK|tNS^1JP(+kLjRQOm+L{!(I$_W
zt3qFuE3;gX^Y`;7%v+(~%C)*@UuW;0XD{alwwv3>$=&e9Y&Lobzd6#|89P5ab6e=!
zaz1$4%UO0O2YHqQcAxZKFK1e-7c<_N^ODx9r}JJ~u9x!#KcCvenf&m-IfKi$b$8~r
zc`+-Fo<sNLZch7Uujvdq=E$^qrJJ+s&;RBRKCjf(Io9mO%sJ-HtPJep#LO+=SiJ8v
z8rIp#y!zi<!Xwi<Ip0=$F}qHC6j%Sx88)dfb8YBra}MtR*!lF(fAb3KUFzrr<$o~)
zk2yGN?{si>b$T%yj~>S2IXgJZ78PS|4t;aZv|{a@B3J&KXZWmQJEvgz7c=&lvoo<y
zTPHcVB=dLZzjK~6ZR0FjQA%g>F_&jb+d!x6Pyfw3EZ?QI^LCjRGyIt2bG%n8XIYOI
zv;F9SOz79rNlq@OGyj<T(|N#0&eIeB%|mQ3u!VCj$BP+(%n7PD;6tZm{TH(XrGL=*
zxL<SU#ISdmD@0$RGp$!MCoA>8d5J%DZtC<u_21mY-ff#WO`rWYKk=WYj^lav#mqwH
z79FnRa!Pf5G0TwLY<Hyqr=aIO<{Z)I=v*q^*y*wMzxj$)ayN4RKK0+6#f|qGI5+?L
zZ{Ff3Kh$^LF8*SMB6F0wd|l63U;o8yMS3vZpVxK5yT6#Z$lRr$=hks%kN*ICqyO;l
z{BQh>-b{X%zp?$B`dNG?pG~hO-^F*@eouWCo=JK(b#5ci$}`*kP<<EPiFe~2c~{=q
z=B2t8tO;vFZzpTTn%VwST}#$fdOUT`BWul?+kREu3-*M)VUO4=_Kdxw2b8^JPuW{~
zLD_5e+~&u67B~}}4SGX4E1VhIKdWbnGsW4WSCq5HnX~=2dKNj8oK1R1Ijfvm+n=jv
znKRAVrk9kn&Y8D)y4nIZfo)(T*a|jd`+wDzuqkYdUQ=uho3s7GYKzz;wuy~mtF6Um
zZGW-aGB(W&Dtb||b!;B42Ooehz$f4v=uO2};4^IhvicHy3ciJ2ReTLT$M!p`FTy9u
z+zN-@ReTjb%l1dBFT<zd+vsJ**WvRlZ=t>rpNMb7N8&5-nYRC0eJMUwdR*1V;%o7_
zwqIL)F+LgJjE}}w<FjplxB7B?I=&qrkFUq)TmD320WpEtK#U+(5HoE5xW*D<3bBP4
zL#!d@*nV@3MZ_dx6ETWdMa;7O=^D$3X|``&V;wQi@;Dj`iHXEUVkEJWm}&dpHI@=n
zZC|{`T4FA-ml#YeCMFY`iP6MrVz%wC*H}(WC$<ygiS@*Mo2Mui026=>zzARkFoW&i
zS1bXh09$}Dz#3o<+wZSf1WW=p0i%Fbz${=FFbr4*Oarz7<A8O*JeJo|ECeP38-bC)
zN?;~Ce?YMmn99y2P^<;!0(*hMz+zxBJI6q=8ko(_H&84GrUTo7@xXduKFhBu76cQ5
z4Z(<DMKGhCpP*P0ObND>xeAIk!JKy9f?`oHDcBT@3RVTP+W8EMWx=#yTQDwI7tCvU
zKE=XdVz4n78LSLuw(}npOM|Jw)?jR~HkjMai%={MCI_2?(ZT9qb~|4}u{@X_Y!Ai<
z>x20%->A6&IRUu=IRd!?IfI>Fp}7P(1vARXF~~K@IqbX(%|*yb$W6#m$W_Q$?0gK(
zWyooyhgowRavgFWavyRaav^deawBpiawT#mawl>qaw&2uaw~eB$+gJ2?7R-m#mLFX
z&B)Qn)yUcGd=Jg#$mz)K$nnVa$oVY)s<|LJA-N$rBDo?tqn#h3xg<Fyxg~Q&$u-G2
z?Yt4qMafCYO*KcAT$P;F&L`1amYkN{mK>K{mz>w~z?ut_6Wci_nk$ntlRJ|`lS`9R
z+qo#3Ym;-6dy|8ci<6VvIVzf~le3e%lf#qClhc#i(~C{6PtFfF00$udy_f%%pYP@8
z^85SveffLs;g;NgAD>50HynU`-#)%izF&L3CHLRQ^UwoMFStB!I?rq8!|*=oybnF&
zZ~&6~r}Mt@{>lx@dZe=+cFqjzmCkz6dkzO6xqrHH0Cvu+<o@ZbH@)g`0J0zH?1!CW
z!+xc+U-Y)a0my!)v!8bE4f~zWe#1?}QOkKq=RDXsIh>bt&I`TsZ~$_i(m79dt`6rd
zo%2SoJw5kw9=)7LJBNq!>gBx3`PCkMInQ3svz^<+dG~VO?L7gxzZZM3bAGTFFZM$3
zKOBJAlNWokbAhloFZRZ)05|}#M=$nh=Lli1UhI|G0&oCg&tB}=&K<(uz1TZkJsg1e
z126u-&MCrQc<~p^E`S3Nf8xcTFw+44BDud8f5WT;H~{fSUi^`rgM`2G;;)#E00$uc
z%!@y>bCd9QUi=+*25<o4554$9@sB!dL2`euasYO|t@u+f{?yK8!ryxFx6EpQ1CZR`
zi$At=obcCP{57*3-~hy*d-3OX?i2pri@)dY0uDgpftPq-=R^@Nyu=G;N5BC{?(Zd@
zFjE2!K;n&;cq8#gXHH1&?<F2Fg8~jfa(^%JirEx!020r<#4|g$ig@QG-f@Ql2O#m#
zOFU%81@TehrI&aq@l$7DNIdltPwiYR;;ol>%d8AI0Ex$5;<25hMZESBubHg@2O#m>
zOFU=h2Ju~Te=qUg@|NHMFL=Pt=>ji!!3)gpfCCUb;RR3FxnAH6FL*=nhtB+v+}{fx
zVFm~sfaLyO@Cvg*-~a^Ac)>Hw3<2Lr?(YTfaHj+ZAi2L6JS6x?XN^ei?*%V0djt+Z
z@RS!k#Y__LmE`_j@D{U5-~a@VdBJ0Ljv08(3tnTk2^@gnIWKt5&OHO~dBJ<!ZE?pX
zc+d+Tv~$wHi(c>|vs2&z1W$UwlXk8ec+(5sWY!8CfZ$OtcvSGImsu>5`y22ovsswY
zB6!w-XYJfJ@U8*x+IvRuumKO-Id9-)176nIf-+xN@U#I>3%)ksYsvi$c$--<%#0B{
zZouQrkO7}d?r*^B%$8xsjNo|#p0{)7!21Tg&s`t*U-AJ%K49n6kuMnX1!mVU!$$H6
zLq1{W+L3P<@(pI)F!M(85ko#==irgA81fZn<1iyf@)<)uBl(Ta&XL^Tknh-gSMni4
zK4j<YkuMqYC1&ry0Z2Y&$fxXFKJqO?zQwE_X7)%vX2{3v96$0kL%zmrA7=bWK4-}1
z?A$-{Jwv|7-6waTk`Eg4K|3dqe9@3EO8%%bge0Fd<db%;Ao->t-(=PhGlwJ}HRPkr
zAYvAg<o<?ymDxnhD3W~Ekk8t=h2*=2e3v^|?&T#PHsr&0&LR1-Azx<p5i^h^pEl&v
zl3(j=B+2~^`8KnXn3*K`xFH|6a}>$f4f#5=m6)+4`Me>Yw{sWC{SEoP?|wu6-M|6Z
zIgRB01`fc^Z-h@U@CkOVBe}nU1F-WR9eEZ5AK{zZEYE7-0PK87_zVM|!OSQ)0C`sf
z2jHtikhL)IA(H#+tSMP50|&rtM>qgkO9P+6Oe#14S!)9az^q3&0ND!zAHxhQH~`rz
z0|#K|Tax=5H~>5MlHA|G0dO}C2Owv`zz5kmndJTk4#3XOgikW?NzBxO1CX<3-~jBr
zP53ASA7$rolKUGt0A@$R0mxZ4@LA04f&-AVZr}iXbr)g_20l!3e**^~wqoD_?EFvo
zGy|Vz=Yo>^8#n+vFBCq`z{fE|3=TkS)hGvG=TD0*8~8jsca+@UzyXNuYt4Z80s{xY
zj50U?@f8LRz|Jp)Pc-m};#+jKnfMw52f(aKH~{fQ20l`Jlg>gDUuBf9l-ZSV0OHFG
ze5Re7O73sq0DN^O;tLIYC^OdJ0K``sH~`;#Yw@K9KGn`;CHFUQ0L;3C0}x+q;A5HL
z1_vO%+Q0!Y`w|X7e7S+oW#$_kfcSa?2SDuv9Du|E10T$cI5+@_6$TD~*_dzu5=#tx
zvgH0o`Q;7+4IF^P9s>s;vB<zjOKdW501~SV900R3;Q%C-8Tf2Fw-&zJz;{!_0S6$l
z(7=aFY&38H5-SZH0JAmW03?<g_;iV_1`a@Ct$}Zs+~2?fNGvvR0FwI~H~@*&1`dGP
zn{WUU%ME-!Gxy*CB-R@^0N=f)U;)E@fM5dy2OwC%zyUCu6AnPIgyBAcnSO8pf;9{r
z0JA#b00fH|?jx812nQfo#lQhDyAuvTu#ABN5Nu=M00iq8H~?x|-~a>*8SX=vF$f1B
zSjoTvFxwLjK(LhIK82ZtZ~%g}4EHU}Due?NEN0*U>>Ok6YYg`_%>IM}5G-f7&tc{v
z9Draw0|!8D4IF@ALBo9zGZNtd1S=Xi0Ktw14nVM^;XX-nf1Rx;SkrLd#H>&_0KuY$
z`zU5G!T|_YHE;mT4ut~{ENi&WlHA|G0SMMLZ~)Z!zySyrHr$6X;}H%(u(E*z5bSK=
z00c`L!PMmb1`a^5wt)j+)+ii+U~$8JoM3YU2OwD8zyUCO6b?YJyx~5NnUin;g7pm?
zfM9<E2OznC;XaTVm2d!(D;PKcW|P7JNG@TxPh_Sg9Dw8+1`a@S4+94vxrpIDQgVL-
z2OznMfdgQ6DI9?0GKTw1J2#u$-@pM-^8^PVxsZVaklf$E0Z6W7-~gCy3I`y$lz{`V
zbGga=4IF@-*Uf#b;XYP!e**^~xtf6kVD>2-faG$9`&`NW4IF^vdIk=_)}L`7Y`71W
z+~2?fNUmt$0GN#m2Oznm;Xc{U6({#MZ~%7RIQP+p`)JAi4IF^vs)qY&$z2T`faJ1<
z`)tYm4IF^vx&{uwR~IL_u;D&ja$^GrAi1*PzMR>oZ~&4^8#n-Ftil0Eu5Gw)XI3g4
zfaKx^4nT5q0|y|vy5YW_*{W~=lFJ)70Lkrj_NwIi1`dE)1sDMP-{k)Me6Rg|a)17w
z+@H@Q_viD;{rNs}f4-mGpXYfwx7|K3^Wk`Ya(~{3+@JR&_vd}d{i%f`_h&trGspUn
z`?Fr;{;VIlKkLa{I@XumpY<m9XXY!pKl_nx_lMk{{UY~g|H%E>&vd)L<o@jU%lbom
z9+;EI`5^b_ypa2Ie#refPt4Whe3AQe-d@g&x95>Le9Vp|_vgHl`*VKD{W;If?c;ot
z`*Yr@ljHo8`(qDYYaitP*bBKo_CxNEJ$bEtk^5tB<o?(nxj**kwf0HwkG+!nW54A7
z*t6H#H@QFdPVSHWll$Wjm{W*<Aos^#ko)65$o=sr<o@^<a)0~{xj+7g+#i3$97OyR
zxj+7j+#ml%?vFoXZX*7T+#i2O?vMW?_s1WS`{N(U{qdJC=i6I<%3MbLE4e@ZmfRoz
zOYV<9_FDf;?vKAF_s4&e`{U1<`-p!h_s8Fp`{Vz~{fP(6i6lOd`x7t7{fQss{=^e<
ze**_#;|;k#@rT@>ctq|`d?NQJUXl9~zsUWGXUwf6zLEPA@5ud$f8_qeLvnxOBe_5E
zlH8y8N$yWPWiBT1mE50rOYTqnCHE&DGe?v7Ozuy-Cif?Pllv3T$^D7%<o?8aYMiu=
z$>IU#bb=4a{lN?5{@@34fAECY;tO(r@CLa*_=DUZJVNddJ|Xu9uaNtLU&#HzGvxl@
z8*+c}4!J-0huj}LMDB0k04!c2_Xj_b`-7**{lQn{{@^WgfAAN%KX{Berr<MjfAAW)
zKlqK@A3Vq0Q}7+RKX{MaAN)t|4<2MrD)^AxAG}EJ4}K)~2Tw9r6?{qV58fpA2Y-_L
zgGb5znH}u4cvWY!!vR=4%iLD*ExA8<mpWT&cgg+1!!LCOEM9)8FJSRBxj*=t+#kIC
zQg6WGadLm~Ik`W0o!p-p#N__qd1LWCxj%TH+#mc;?oU4OQkTHy3orEvY(BwUTk;EX
zfAWo&dIdHgVGgc=1F-qZOZ@_y&yf3*-;n#0?@)Ja-~ensWNdy!?oYl%?oa+i?oU3&
zTwVhQVDl|<e**_#^D*Z5lAn?LldqBcGXt62pL~wFzXlG#=6mG+<bUM;<b%u!W;Qap
zKlviLKQofa{mCbd%`eIQ$v0o>CD?qF+@JiE+@E}v+@JiF+@E}wxy9tS<o@Kl<o;Th
zZu4Pd^J8*<^5vKM3O1i6_h;5Jxj*^#OT7h~kH6Giu=zT<KQoxg{mJK<yKLY9Y`#x@
zqW)v~0R0)iWBCI8TRy|`3CwlY@34G>vHXKR3(sWv337k<3g$!WJ6Jx0++W|(@*Vo_
ztbyf2bZuB8%a`cdv4)mU(Y0lbE#E@!uX|wm7;=BzBg@z5-m!<4&(XbQk1gM$d(RoL
ze2|_E&WPoU^z3kkET5!ji!)~VCOvzcLCZ(!+2o8`zDmz7XV~&t<o<fbE#IYQ9~-cI
znA!$5V)-&-`7?5VwJFQ5k^959F)v(g(DHF=o7kx3>x|{^$o=8-m^-dEZuvg7eSCoB
z1Ihi>M_9g4eFr|o@`>tO@G+KeB==VzWcf(-P53CwSCady53_tGbJNwwS-w+!A3o6X
zq3Rp)k(MuI{<`{5%crVu#m8E{Redi$*z&RJoAJ?>uT|fT54U`-`gVN0<$Kll69X(C
ztg(R@VfkW>9mEjJCu?jW##p{tV-GRN^3fWbh*6fW*4RZ1vwXJ3He#IRyEXO^11%q}
zv5^>Q`Ere&#8AtpYiuRPTE1OlFEQBi@#Ov*qb*;rv6~of`FxG-#CXg1YwQOD*!uv*
z24DnxU!d3l3}NpR6kC8Xz#3o<d;g$V1WaP@ClsrIS?v9VVi_=vz28u*1Lm>!ABu&*
zMD~6}u@acc-k&Iz0#n)h6~$U$F0dCEOmct4WcGeWu^O1o-rp#e1Jl|29mRTJK70S8
zSP)ET?}rpCf*I}okzz?OrB5fs-Zv@s1cTc9D8;5=RC`}V?*9VAzPQg)YzxM<_g#v8
z!NB%DOtCQ-+1{5ab_PR(rNPwpeoe79nA_gJDHaEl+xt1i>R@(zf2UX;OmFY^6zhZe
z?fswT0^|hteo%7-at3>UsJR3=g}q<YT!Wm$-al$CLQZ1uCpA|gXR-H}n#+*W*!xY*
zb;x<_{io(a<V5y<RC6VACVPLXxfD5-y<a8w=e`xa4$Z;reXQnY<Y@N3R&zIUID4O~
zxg9y4z3-*}N^?MaA58AAIikHU*4&XC(%vV()Jd`T&6<0XgWCIO%}q5&eQ{r{xhpxW
zz0cO%mK@jKcWdrT4s7qkH8&<lw)f?lJCj4(`*d=D&9Uu$yXM~H;PyUVb8~WZdta})
zJ2||)&)3|Z9N*sellyz%0Bk*gas&L_)(a?iz~93qzya9$0_7Uu0N@_@ez*uY09&7+
zTm>9}tzS?s0}jB}Hz?Nu2Ozn>av*RaZ~(SGLb(z+09!wyT#9l4FX}6lYk>o>^%u&;
zzya9$4CQLz0Brq+ayf7Sw!TBT9ykD7|DjwE9DuD4QLYFMz}Al_mjnl3>r0etf&;Mi
zC(1=}9&LRJ=T$i?xGOjSThGGzR*uWoyD0Ys2Vm=Aun*<P;L5NUxHC8aTTi3h8XN#z
z8}<hG1_xm4ag>{b1Awc;Ug7TG0O0blXItN+Tp#uh_Xh`H>w%OTgad#p#9zQ2!U5QN
zBK(UB4gjtZe*^aj2Vm=wl$(SDfUCq`+4?2?nR1%8zDc=GH~?G!q+BQ*0Ng145w27@
zfEW79%B8{q*!n8`t#Yom{z|!6H~?FprCcrk8txVjz}9o&-<9Kq>&4&0{lWp*dNAdN
z;Q-)@i5GCkZ~$=0#1mUzrd%@|0NgY22QHd;1UC%_09Q@Cg1d$Tu=Q-pZNmY;brbL4
zzTp6DJ)CmmZ~(SmPPub909#L|+&UZpTs!d=?i~(5;<1Z(Z0qxstA_)y^?Sr~<@9ZR
zpK|?h0KPsYTMwvr1K<Ph3g7^2{h;0@zya9$LcME%1K{of{J~uW9DuD))Vm5e09(JP
zcNuU1w!TsCI^Y0o{iEK6zyV0^uXiMZm-NoW)=%nP3LJo~uhhF1H~?FJsdq7O0Jc6;
z?`q%xZ2hL*<-h^h`cCkk-uc-2Pw=4L3EBEky(@wPu=S&Qmjnl3>r3^n2@b&4pXyx{
z9DwBhF7PRLRd4{deib~ccUrc-Rqwjs0BrrM-i5&d*!oz#D}w{D^|N}H1_xm4YxS-T
z4#3vmg2$=H)w?<HId^q%0JeTt@ABXPY<;iZ^}zwy`d_^Zgafek!FpFnzF_NzU)&|i
zouaKTCimAnM_Yfacah{Hwmw<!D&YWZ{j%O=!U5R&X1(i#1F-eadKU@@VC$pxt`rWy
z)=%qQDja~VuhzR(H~?FJt#`3-0Jc6`?`q)yZ2h+0<-!5j`fl<)z4Nv8-+C7e2Vm>N
z^{yBWz}AoJT{0YituNQRW;g&_e@;HCcha^#oqSdAtZn_e-eto9*!p(8>xKic_3wHY
z4hLZC<Mpl_4#3vW>s>new5_k#yLR$zTYs;2@o)gPK40(Z;Q(y?zTV}-0oeL}z3Ybq
zu=W313jhZ|?LYhgwE}Pe)DFNOP)h&@;L~ZM)&LH`r`IIU;=o7vberT^wPwMm-$X3~
z9Dwa_&{_vL0BRqofuI%w4uIN!_z`L)-~gzdfIp#@0uF%M3iuUjE#LrrdQa41zya9)
z46W6G1EBUF{)So(H~?z@;diL@fCHfR1OA6v5I6v8|KW$I6@deg++S-*<SaRG0M!1&
zFHvg(2SDu!{1de(Z~)Z)!%tDG0tZ0t3j7tdEN}qS{=)%K>jDSh>$|5G1`dGQfA}$K
zW#9mO`cl-=zybJlro`5?=EkQtMJ)~-0JZ<{bJXf62VnK5#Fn+D$EQO@tq&XkwLkEG
z)B?c)Q2P%DAihFthNvBaKctoj4nTa11HVYE5gdR|uZmhEH~?ys;3uh7f&)Ms9S(q6
zCO80}juo{|Z~(Ud2|m<;1EBUFew11%H~^o%6}41w0ODJ<#!7sx0|!9u75po;Sa1N;
z{=?5ws|5!@?H2qkwOnuj)c(WoQtJf=K<yX&FSTHB0M!1&4^t}!2SDu@{ISFm2M&PR
zf9027^qXnz8T>P~Xm9}3rom5Bs|E)^?Hc?wwQO(zw!aO&+kpe1_6`1<S~xfWYUAL?
zC006c0MyRGpHoW*2S9Bd{5rLEZ~zi}9r$;N#SR>R?a$L%Jvabr_u%g(mOF3&65Ad4
zeQN#S0DOJP)B?f*P#eho0JVZ}0Mrh0e?ToE900Zd+%E{$aNq!_J%j@gEaGq<LG3>r
z0JVzTS5W&82S6<&_ZieS!U0h0$bAR3k8l8jg&gifsQrfnpjMLm5^5*m00c`p+^0}m
z2?rop%i+F7u$Kb|KrJR5fbGxJT21b2sNIAE5G?0#pF{0G900YR-1kuX2?ropP-{YM
zf2h`qa$iL4C>(%bNr(F+YX9K?s5ONHp!SseCu&jQ0I2=veu`REH~^o1nAWli2O!wi
z;eLx+S2zG_U%CIH78VYG+JElHsFj5Spmvt~Gr`gh900ZdZ~&6~JKVQXdkY63Slr=0
zj@n!}0BUu)ucLMs4nVNH!+jpL|8M}*`f}eV*x!KzkX*pwKG60DYpt;43|c!32OznG
z!+j#P|8M}*8gt)B?J*pH<RT9Dk<|Xf0Z8uea9>I7G8};9GFsE@(=n6W-{HQK+J86z
zYN5Fgwf)grE6sf=wf}Gc)KYVw>eD%sTuW=NeR^k-i)l@^<o*u#vy!VhZ~)Y9bAL-M
zHynWE{toxM)Oy1K_~w&P3l0Zh`@^+X91eimaqf?)C5Ho`_MaMaYR%yQs6FTYS#nVa
z4nS-F<$hXnRjpZ<+~48;T5?$j4nT5$hx=`6-QfUi|GU=0!vRnm&;7XM$_^X=wg23o
zQ%esA;L};7)*cQ(a&L$Gcge*aH~`809q#8PS9jn5BzJeXzo(WT4nT5yhx>iG@7J1t
z<`Mks9w`4D%l6z|E&DT3YWm0hP_@}4-B*3KzuZ$_L8I+=_s2QWX}jSrnG3D9AKY20
z*LKdmF*llRN8Mq0&~4l24tN#qwlCbdMICDBYs=iHRKsnyJ4JQeqTNBFAay9;Fn1-H
z$}&BFclRCDbZhS3rMhm_+-}u&d(+)g)TcHSd=~w>C{c|mlofqJb>5Cfr>fT5hUkH+
z_cklKswh{@Dmp6qp6b4Jh~BN*Z|_IDRsSu2bPG|sT3hT^R9;cN8d3aE)EU)+OO0Bf
zdT`^TdWkYtdWrT?<wPYbwxoa5b=8J@9Jx;Q;Z8=5P>r~>$eN<6m0UVB@<HjIqO#R2
za<}Tm6^@Kh&A1;UT%y9YtlY+kY@*23zx;%VgQ_3bEFxYt<nl$d5Y?{L70!j{5e2Wo
z{-1^)Q9Ze!@TsaP=O5lmRKC_${CQFyQT!TQY2BnFsxLQm(qz?`dw0@@RnVEcH8F=M
zg!O-S^~C+EHy1oHN;T(7Pi!bEVlpdr!r!Vrmo#CU>d&>DFj6(>o{z60s$)~CZySGI
zwdg{|FI7FdQscXeGTDxr8DWJ*rEFxasIcRzO;;@}wl?~7nd2IYlG%a}rj5I&I(2o%
ztyQhMt7C&yuP$-y8=`zRs$T7}$5pp3b4;{q*Ts&hCF*E18dMr{v%wQlOUnpdq&jw^
zLfeXh+NwrHLZ7Lg-L}!2RMW20=zgNIwmab7s6wK+7UD`8WnAdnRU0)@l-LeC$3~VG
zRkpEB28=weT6fPzOi;bM1ta`Lxh=d|wGn4j_wK9V5vqOHWB5Cw?iT*xAHz<o242jt
ziK>HFbXa*&fD8L*)zD)fF<+?8(9x=i_tlVMq7pZxRi`2QR2%PVNPpGG8y=Edl;pYx
z{ylh|>g2@^ZYv6NOWWidd`I>2k_RQJW?sobHARIkrd`@6->7z8#ZN}7e%|_l1x2Z@
zZ-;6FH>!@_<^iom!7im^%>g%5Pj72*jB4uD4E7V1yCMJE+<%8^>s9ODUiJ0X_xo8j
z_A2&^?u^b}TF{%Kkk_wE$)F9Yx0l?vi74kKcFouKyz1`7^%<<%dyjiRR{gz^y{D@N
zUsf+aQQaHZqie5?s>OG#XCs+H5-b1rm}>HEl%Jr>=hq`kwfUxZAF29$kGnlqjlRL%
z;#8;aynGW{eNDP1t6tv*c@i}H-t3a5x_!}|D~cjuh&=Ur)$eQHshTJSj*_?9tU7*v
z|Ennqf}!%(TUF2RhO7jdeyuxhR$af1vQm9z#R_(iixpYH(d{dW65#+@)il-ltJ$uk
zC=_;+RZmvEzdN!MX#TZr6RWy^>tv_8%Z}v^9IpC*{aasE4ZwY}v*-X8YxR|C0gjfP
zXMWT%ISFV2mj9@zs3Zo;DTz^Sz|(Sa&<A|y!yc*;7}5MI)d@T!Ck?GY|7HtRFK|NB
zXQ~-^Tuvssfu)-qQ|-W!a&n7{exQ+)jD}z#*FDt{>=)2UwFEac-llqj&%_eY6l~jQ
zl<EpD5=%i_@TOP}`hv9@#Hz+%bp1@#89XkQhSuO4^%7NYFsSZT)f`+~r;h3l-V;kj
zd$8dLnW{e+Tf3TS5FQuHMu)I)tqj#7>|V2!OrmKjULZs@39pN1K$oye_2;ThIP(3L
zs!zDBT9RrM{w<ybox+Cil@^7|CgOF1Rj+Wrcp@|lbG&;?bqhbN@~&zZPOdyu^$U-P
zCmSptEl;JNRmZSZMSs;Yocd0X>KPspPl%>r9{+QyYuKVfK2hAPC|<Lf>Kh&uPm0E2
zw(=WQ=g?K|N7XuvC|fv^8DG1_6Qg<fKs<A@c<7p?(^UI#gx^WkKU`Ppv1%Y*7tbCm
z9==@3_Ns;0tHk&y=7TMGD^)cS&q!oI7cp<~TM{jvM71cEU(`cOOB8uuH4=Bf(Lr?*
z?@6RVE3s<PS*n*fu*e40OiV3&RCN<CNTfnL@%2K_R6nt0!8cVy(fxWg)luA4pt))(
z-jT@1T(U~}hpDDwP`+r@RZPh{TeTHWN#sOdG52d<sK#QztNT=EF-#&YT8kTVpVOIU
zSrUoSTr8REhUzYUobz|pUYz>MU#h=oay(KE#)lHw(P6BX{kdu}67`Axi~s%CjV9yS
z=g-~fGQRfwAJt}T^6Zi7Gfw#DFV$%L;_2_I(|F^_4b^J&d-8+MQtR~ioN6{EK02zp
zjR*hUr`nB=AAX_wjWr)GQw_(E2eaMiIHui?RxQVie+|<)Y=!>n?ncwG)xGAb>*)Ej
znj3A$-FM$qeaAoVJc~x-vC5q+)p-p5<EUyqF8+N(G&9`J-=3wKj|FazQr*XvzjaXU
zN6)YCtN!DjU-GL4<bzwcqUMSYWc6EzR10#*&#9^hx$@?C)r9=<M*ApqAxquxS8d3y
z*B?is4>>pMWF#7qr>>=`PGsI|p{f<x@~38z%#Mq{T39tB5B&I}>PG&1Wut0G23(n-
z`jHVoG*b=9J(u%Epd<Mx^PFl)*3bM@^&}^J9~6$J<gQEp;pj>}y7==Xv?c3bT&Mby
zlfE0O8k2i3ysJ8s&%V7i5v@t*+tsQ!8GAlhH75_BE3LYdub%r(wI|!2O;Y{IIp4HY
z4ay5=o{vX|vecPvszurVbcpIvt~pgoH7Wl%nW4Irbxua9Hf2;sHPxp)d?Irk8kGf3
zOjDi8ZpZ7WR%P0;t7Dm!_uJ7#)vT;@w6^M2#vI8UgLdV~uVYoevc%VwgcyGkI_PkQ
z>R4|3YLseO=J=|J>REO?v`sZFmmTb+x|Vki+#7|qWs?I*s&6@Ge>K&(yk?H6&Sf1l
zK(#KXdY_G8Mqg(70@b{%o?cCLFXQ)prP`O@@9m-bmo@hOF$@jNDSKj62lL98MO6#4
z?w6}n4|DeJIz!RK{AJfys*BltS0~lRT)OjW2>O_hcMMmJ%&t5B9*j=rw(YU1m04(e
zKGn+{wJmuNnwh7zmQ>x$_qV30cINCY6;(g;?&kHXq1kD3HPzAFxoNX%X_nknQ}r~X
zzu2mpnpvOMR9(%$&o`^K=9Z1sRA2M0jq6ooGiF0Y)!F=YeVS@*c3xjn^)}7AWYyfP
zx-OsUZZ2FK*9Yy*+-o2AMt^hMnvtr(nYB8r7do7sR(Dk`&aYM->&e`)x~m$gCg-}9
z8&#LnZ>67VbI$o}y6SW0{_Jr#G&&<!4DN<b=l$j9yQ0-Oe0dYq>%5V+K{Y#r(%w|v
z&P&UpRlBpxvY$Jl-+6Xvd)4sluyn`&(D6K#>Ze+s?NVb@&-2uh8y(T~?69P@>Uy4C
zyiv71yDToK`kt3Q9jzLlL7#rp4xP^%i)yOY=kP^Is`q(+;hi>Lison3!nUgW`Rc-T
zs{NUql3VpZ%ck^K4bY7X_O(I>w9$fMss(y{{^*v>Z|ph$*hgrB-kw)pbwQ)&O;l~r
z!t+jlh(74*<abmfv{7<|>V%%1d!`v$p+n~St6pf1xf4_~bjh6KP0$UkJEwFLv_sD(
z30ETep`((F3k}f%NrhbKh;E$SPqjqb&fe6Rxskumde#U{(WF^zRadn3tVOCVdU58>
z2Iz}M&8*b`jZy!Z(W*0=G2?hWv_`{byrFudWoHDb=IHV1YwMspI)3`S56~X<pWaaQ
zN6#k4ss?Fn;_+JOkk(EttXibkr*&67(v)dSRg<*swCmN;CCxsqifWVYo;p(XNk>iH
zRt=5P%2WS-51rC$QyQvPY3h_H)hq2WW&gWqmKL9qLv>5Po&2F{m(HI&S@lc1PCilz
z4b!(K=TRNg%!F2|Wtx^SRrO3iNjTz<rs;bLc~sZ*etZknHcgL@SAEl|@dwMJaoQ<9
zo9djFi+8Ek=^t?ss&|?mx4R6Qr?cW7lt%Y7D6XbzpVo>Sq57w}<JOfz12r@DdP#Ip
zx5Sn!i5BX#*j}oK8XUVoHBlSKo+*wlYVp{-s*U<rObgXV{U*k(8mXIOcE5p6YEsO-
zqG+Xt##B|k)Xp&jRWr3-Olo0tQ~hEt6hb>SN6hPm&`<r<(^555&wAXdqq@(ts{mT6
zYdm-IGZ%E8r;=)_#(08MS9P=}MYUD?c}~5CzUs%G+^VtK+!LTWtMxo#s<rx_XJc+=
zioWg1%7x}?Nl!`DT`l7IShZL4d#0-XY95ctfd=a<o`>1dVa@KTX0=!c>g|6v&tg$#
ztov_v&skAv9P#`W&ugm9n#a>b^;z?KCa6Yh5ziN*>e%{eNzV;Yc=SAZ+vE3yS*GuK
zI;m!BJx`+Qwl?=16h+8Be}C+GEb5T+ANKRqR1MeBo)Fb>jq#+3f@I_S^E?-2D(Set
z)_4l3rt3aWE7f&9>+z_z>#v^OchPsv5%Z@gQO>;M7gI%bUhBmKtJZ7hn8m918X9w6
zlq*ATC&d&{-Pg@AEmiyVn;4Jkzy1}oN0ctR{Zc&kfv8^2z129jx@y4&#|}|F*lDpV
zMH#c%%`LG%ib`hGjm+3mstubvuB+<9){2{}8nHofr$kkA__bMac~vVmJ+7td#r_c&
zubQ#t;tz-lXTKji#s4dcoJ+4vjSo=$*!1`a)sVd(zeiL%dt81m;gKkKF3kKSp}y+L
zrX@^JP1($ZU83^Y?b2J5ABp1U!i!xe*H?Yn`I9H9#_YF~_lhcL?+eAJJQIb`rQi0L
z;;7zi>Xg{?XwF`na#&PE2cN4v^;OlL9W}MB>d)?;I!85VvroGqs-qLnw4GK;wP;hO
z^;bRG>(kbVGHKwc+KGRNO6i=Fv59q5oAzvCl&F`M&+wmqSd>hMoESg7fa=s9pWaQi
zYRk?@Q@z@-8NZ40Y0}Y*8Ff^*)_-P<YS%{1JSpm^W52#QvxH2RH-~G_8l*b5Nwc<z
zf@;sNexH>?^=#YD?x>o!8)q*QmDQF93nbkU#nqGpqmr7azU|qhIs4JLtvlzMsIrP4
z)0{f0b(>@ERMop3GB;C{TNBdH&aJMxw~dnHRr_{z^7o?dny|O<yc(*38$EBz9&~VT
z&$}WDu!&#xoL^V<aF5TQt(v%v7W^VAu?u!>T+m##am%JGRejv#l*ghZyJp9$3%jaL
zZq&kUqA=Tk`~8K5R4;e<qEV`udt=clQK60A8uaP=s-1i3)7h$@+hy@xQL0_O`Rw9O
zs-xRs$xczQ4cT;RNlDeyZI>FYn!2Y_vqa@~!RH;82CBC1*`-@HqOaR!*;}fydudtB
z20u~84NCh}6mplXzme8i^>&9ZH=>*yw(kD&s;avixniMe@8<q2x9acC`D~nO@cOOH
z64l+stJkgUq*}anSA8W@Mx*5a)>Td3PVy6Ud9zmgsW$JpHFH#-H}~4ys?ob}ZKUe-
zR+Vo;tJka>u6n(l<w?-&{dIki>h{KLxFm|eDe}}^RKIu2#<QXnoFs46L3MnyK0hT2
z!n5S9+o_&!Nm&UreRpo^pt`=DWTnvdy}P-K>if>#a!Hhkm&mFHsm|}Itv5uWc&)7Z
zaMk-QBs+oT@3!qxs{7kjb_(s^$2*c!(EnY!v#e?WH<z772l$s=jZ_PG_U_{{U3spY
zf}W}geC5mAayoX%DT!8X;2Lsr&<Fm0?`qWuj^Ecvb%LwQNkc0*Gku8a1yA+nP|e^v
zax&2kzGmvGcJQ42XGNVkO-}JB)eydOpn&QKFFUw#Hd?|R54BZ2;T&QKXbNxpDoJ&P
z2Z^PiEnGq@2Yum_Uq`9NaLf^Z)fuiMmWI~wZ%4yaZ#eB(S=AiwcKrBsbcYLwrJ_B2
z_=Lae4@YI3RSn`gV%g{r|8cUmY7wtFbzLUSdc_N*s3vhK@eJq^UpSLpwTb6^vs?9v
z+nybz8pW@QXF;d<@VRT^ZH#!GRMjhX#1o-e{OsG}s$0DG!nc#rE}rz=eAO?mFP?0n
zc(g|s-%=gpU6(Rd%Xq@~X{u*jUpyh2#*Z@JQ(fadm+y<>_9gL}>8fuWAf6PB<A1Mo
zQk~-iKbBLi<M^w8$mHw`;)T;y^Ej_~W^|8FT?<m}<GES2RR6f^_1vm~TuMAUI><lX
z*rHm<D{oFyJ>(%j2dgIX|B1R2xKGFOef-u+B5g>dMRplviJ8xZLiT;hzGcbSm%*5M
zX2#e?c4<M;VoPN$;khqc6rwCql&`IjEJKp@cfL>8{rUZ0FaKY@W}fHsx$kQ^&*M1G
z<5)g!2D!-pd1isQE#{nd{j;w`diWD@i~K1wlGpp!6`7MfPuw)Jk{@{f;LJ-t_upG(
zX7cVYteUyWOT|qkJNe}oXUqKL>t1>;GnA*id|&1$e{JTCnWa2m+<bhwAAaTR%v8SM
z)v1}Qyw86Q%53Eo;^vgE{J+;WkK1&ExK+QBIm<I%Up2Fqw~U*Yr}x5f6U$tF`i+G$
zclj4@el)X}C%pBc%wJyf?e}K}^IUPW%VECnomn%B*{%O>^!?`lj(hmskta{sbC}C~
z)p_rXTyf5FncXPA>BC=mYvi0Cy*A8gzVP7JM}Bf?9p*J3I_;H_XD>Z*nA?2%w*MYE
z;=;`{8&W>h2VQ=9WXDq%%FIZ)QO|Gkw~<Q^cygHMyv4!yj~uw><-=U(Ew}sKNH^=@
z!+hrt&T-?&#aE2WOiH;_XCL;9k<~YRUuIRxtNO%cKO8yf-g}0*&%gZ1X(K;f<2%Fr
z=acuGJo3X+cFD|3xmOQ7yWhx3w=R)cm^{LN^`-4b4u9muVJ`F@>wIP8i2Hv%%!i(L
z;pIlozjS1n6aB(<pBQ;(hxIaRQ{L9th2Nh1^JnJG3{E**E3f<H<Qq5s^DsYpp;do3
zdCil~ALd9e`{K_gZ}Po8hk4Rh9&qa9|4m#bGd|^fy>jh=leb-d<}hD+@Y_u%k6d}(
zFlYL)^S(Iw_*q6WD^y<CQsX`}`PhZl$qZ3BVh3IH%%oG^{$OT{$`_mGFSky*;o?6I
zbEvm}@cc<jEO5>+kNVnkkC^oA`a5JsshqOO%Wg91Q-jZBcB%Zbg-%>-(w|>`Y9Sew
za?M`)#s7}^(jJ!%^Q!l`@DImqdHVjt-0GKix!{<MC#;a!sPfTXf9~L8%KZNs=2*{M
zd+lS^-S4_j_dfGm?(>mjrW`hLm}`CZ4v$ToXUrh8SLLs*u*l^T=RR+i%w(0zcFE5t
zOg!&bw+!>HkDh1kiH}X1KFqydcHG<(|NG)Pne8gyZJlw!y3GCl%zTymw&}dzKYGPK
z-0}bOu&>zV=<~mH;xHHcfG;d|^!W0%%#M{GchUHN9(DV_-oHejll_SkE<NhLRqq()
zWp8!(H;?+wXOCa9&&_^k)uoU6(ZyfQY+CtrSKj-~k=NZZTV~eEt($M$MMr*N%1y&O
z?K)-mBNw=L(lA$h&vO?!@;6tlp4qqZ?=Cy#p$T7J>c7LB?Qz?kKH-irR}b^H?|E~*
z31{AMz!&@6?Rk$14EJA4Wwx$-y{iNBx#--dhB@3v%)ZYNTR-@NVIKEKKKiL6=K0Qc
znb9k!Z|%45K797aK9bqJ^84=m?WDsG{MntuobK`CmplB#H>Rz$PGohS5P5$uzWm5x
zC)~MuW&q0p{M5E59d_|2XAbkbN6%aNu*Lpy$;y3>_m6M=zeCsf;x5BH?;qSf<ItsF
z`gmpx%NacOx|I$cv-F+AeD5VseB_W*|2lb?^S#&DX@{Kf?uwaJEU$3kKQD2}PT%>*
zF!y`$ZSFpJ+Y7!o%>UkJ^uU9!UvQ($JeGU-+Yf#8;6J?c_An28v30IK=&zgoa+nK#
z@ZMV<w9Gua4)ej!Ic(;E^Q<^uW-7~7oWB3*2i`qehk4=4Zn@ln*ZtyvVQ%=e#eaXm
zXJ%g{vzg^Hjy$u+0o(rO&S8%Dr@sI8{#V>PVVEbr)!1|PpYqkkGUHj!;}U;dZvRiu
z|Homz_;<FsZT#bFPaNiqU;4+dkN^DdzmQqc@*;OHFYH$?zIT{A{)Zn=-S4bNjvVHX
z|L2{L?RU(cpUuo^xs%Uq{?l*nxaRMNdE~!2f8}qUwf{lGT=Juzylvm(o|`|jtL0a&
zz1Wufe)rlNhdJd-?e>5BtoVoBhI!>1o;!Y@(dFNl8Q5|#Z@d4$dtdm-rNjL4U(G#j
z?~U)>C^NG&H}k7=@4ehyFK*c9M4UePti7&0;q+my`EPGnXs->|Um>%%<!{dY_66TK
zV52_`bIwow%HrQR?X+NqTHg7{>6h)f_(wjR8QyX{=XrX$J%4uZ<-`2*{nx%?kMI3{
z{mlH9`}x47E9^1;?Wc!%=o1&dYWJV)J9U_ge*U>D?0)ly7Je@~Jn}=2Sn`V9)_MBc
zVNUwGw=K8ZwJ&cn%uC<&pv!js&X|7=bJHJOZt-0Yy<qY%KmF71T(HXn<rA4%F1Pg1
zCl=ae-FbdC%u`?V(X)2m_Wf&S#<`r+1D>CI=kG21z%XC^ijN<=)A<wk9_FmCw$1-`
z{O`>F4fEEwyXt@)%NZvRbJzD?`pF&U-Fo57R+q0jTDRHZ?Xi~+bJ(vr^!M9ew%!_<
z#UWF`|Mq|DbJ_h_f2Yr9_p|)WKBwL9@;m#ycAv#(>T}zDR-d`gZ}(k%r#{EsclDk7
z91zdKGwE~PJuA;lwyXSE&(bsPbKX5`&%Doj_b$AXKKI?b^3D!u`S0GPcPax`?yYz2
zo%i`8)`B(B=fYbn)=ZxdZ!K9<)|OmdYt5SL^Wv>VYqHOcw^ps$K0n@Cwx;_Wd28L8
z?{iP=g|Eb(=yT=m6?>-7m$#SfDSJyUu)Su_^?CF5qCMH?&fBZ@Y@a`GFWb|74!yl@
z&-ZyN&H`sbpG)toaAx%R^v)7zii}#h#?BgNPM=rrEOI9Gx%JK}XI7tI?<{ks^*Q#=
zI%i&=^WrRYCic1Z&Pr!ypKtFhb*A<?_s&{pZl8DWEOsXMx%bX$XSVEH`OeOAXZnMY
zf%{J6K0E83`F*~OyTF~`Zjcl0u5f3_#=URZALL!)PLYu-SK3|U&T;q1n|2qulVs*z
z6gkxHDtDIbT=~@QGIyH0ZSlyhcGtP{`dk}#p*vBgt~=6Q>CTj`EC1SE>P~gH%Eflq
z=A9dNuRGXX>`s=sD@WU1?ap?0%hz_7yVKq6a<|>}?)*MSL@l5ukjX2jTdkmGP&>%)
zR!gWUWb~>r)Ea6IS-tYU)go#VnZ0tr)hcQhwTpakwTzlZhOgXkwT_yn&+$<UsfpA^
za>mt4Y9_VQvX{=4wUnAl#;+Pnt)=FY^((JjEv6=u`Kv}#tEt)4Zt~65a%wsmz;e&C
z){C02&ks@ystMJGa?;g`YDTrA{B*UXno>rvTy?dknp0M=ymhsxnpABnhh43zW>ve&
zXIIOrX=Mn@ZCC56dHdWVwXm94rm&oMwX&L7?JWOYEv=@OF)SBet*z#kH7qY)Ev_b4
zo2${)>S}hiyL@@IyqaEZFLz$8ujcRblJo+40-3~e>h%hG2EBv)dcB06LT@40Uaz6&
z(0j<c*Nf;$WEQ`(ZOL9m&mz0{tfzL#UPe!&x7p^)BiZZddHS3ty^x+LGmTfjK6@oS
zlWgPLpMEfVDLs|mYM1R^%3e#)rT4n^jJdKG)04?OzUGY2X0N7alYRW3ZCA@)PERKT
zd9$ZB&R$Q?*XKj&1@(k_!;wu6&t6f_C>!~eWlqRmQco!(`Nn&`lf9;%Q}21rDi>!j
zswdT(UbV-y*{kYVWhbAr^)1=U>S<*t4?c8H_PToBV<Jmg7MEUFPpmiI?~cc_SJpG@
zoo~A9+3cnD)H0SQoc&Vv+IsF9S<BNt`&#zmdh&-NbNNq)ypg@So?Y+0{fTd9FR!PU
z!94%&@Adk6e!V{oV38xweb>LsY4qPW-S@tC{CW9}{{Fr@&Gn9-C)d%>-(j0I-}d|D
zJ^KCgZ!_U7pGOX)&v(+!zj)K<l@ICj|K#AO-|&6pM*4o+oU!m5zHgtyb$Z?Mf1Zb&
zNzZ4kcV@iqdC8yj{I=Wlmj8O5aw$FE-(K^-*F0}|m7f0*V^(<0`;cSl{cL~RKL7E)
z<Xd`wyB>1EtKR3Gk$dU=9x?XeSG?~&|7*r#^Sxp{$jP)mPFnVBGp!f-nbyzl+e~@c
zdXlSYea-rl>t3?n<ZW7iTP*PMi`JtYPV4h4S1t9T^_tnyv3~0jyT4#PFB7?)Uyk*C
z)n4cR+j{SF$KE&nf#>Z9IiL2&C4ZdfdHY5Fr~NZ!llA^(Kgk8Pzm9r$%5(Ocyioh^
zn5VCQ)_#;DYJVO&+kc+1U*(J1zhB*M`Dg5Bxuf>?!_VydPy4;kJDdMkKlz9AKu)Ri
z;i;P+d)j#+zts7$^t_*X+Ib?^)cJDPdD}eYypeb6{JH$VGoN%G$w75KU3KC;PdKmS
zqdLECe)fY;IM3v!I^TYC_Ii&y@A{mzk&~zYpYu@8s`GK?y*EGRyp+G{{CstfcmM7@
zmCNdU-DCZ6e|O%l9(k?K-_J~&_&4XV99QS_2j;u}QRlUMSLgTZufG0>^IYz$^ZgGi
zuJ(xYzR!2t{jLdreK_s|IkE1Cvu^tJU)&e+W8EKL{`l(;yHDiGx?h(2-D(fJZ{*Fo
zf7bo`Q4hI~<j}gGcG~WSKfABw)4IRbTkY)!-DmGaZms(*<h&2M@A_Q1XT}7F6ZfH<
zTleF-8~^rx_oe(>_vh_@{y?PiJ~TltuKRVhdpEkzeJd~5{k#8aXZ*>1EJxS<ywb=2
z{73h-d|mhV*Y^z7N8IN>jND!K`(;b-cCY)s&kdWo&&Bts2jujs58nFB3x7~A$nRA@
zoW9k{e^5`z^;KU?m~+zI>J53n>W?E={_S1r5jnu>lkNU7&t2*j`M~OzM?Sgjo$496
z!Rnja{&d0b)jNHT-k(4GuivSM<P58i{`la^zf&*CA67pd{DrA^sHfx-tFMll<qx;3
zx8xP8zkamOCvR7e$uU-+U9!twzg4fvH&(x``_HRyQ_smgR^P2S>uk5F_xk+4FZ^<|
zTh)VdlGTR~%>3ak>P7j<>c^RXc=2ZSq+I3W&bs-)mDXPKX7#4L<tt~~<-qkeKjS9#
zs2t{x?(*gVkG=IoRj<ltKJU_V4!C69m8*JIZu9z2jyYh{G2vMi^=_XVIC8@yqv~Nf
z&u=WT`~HtVyZoqnS^o2zU;5wpPmfN&Q9Ugedf}B%8~^Akf4xDyEiZc4r4}21({^KS
zP>;)zR-cbw?1byp>++?KoVme%$DaH5->B#1PVf2qN5A>wy2@|V`+Z*F_%lztPCp>0
zdV}5G-uLKFJo{_?g8b_7i+yX~y*K#Euk{mhtv~bRC-?osia+?3enZ~%)E`{5&)R?d
z-?jP?IoSG>ofq5YTK$TA>>EEky7yIMuD(V;BRBh@JJ#L%zSrivM!(bNByMu#fmiE?
z<ZRzCcH6zK{nb5J>6heh-~Z;{zH#Q&U%W~`_00eNe&v~Uk8d1w&}modx8!xh0RH;I
zOIPT}<aq1PwjQ(P75X*#-lwhj;vRdi@~dC!=j49h{qckMIBT|reyQK<^BH$IXYw!f
zgEG<ehl5w1{JDNne)wRPmv_5<p$&enpOh=U-^UN!ZG(BQyj;I2Z+y&Z&+od=y$fEh
zAC*IX&-i_I{njp1f2LoRPp*Gm=BDQ^)6Xsvx#d^Sv-2*$nYq<v`rSSk@{-r<rTSqx
z=R3{1+0J|2zs#ljW%=jFoPWnodrbfCCHiT(=&Nio*y#iFyzdhIw!HMmK6A~EHyv=;
z#rknM>UV!|sU2rt_T)wSb@}RBe&qZeX1jIEi}dqy*Y90<z8$u{?zW%m_xrrS4ZpR@
zPhkKu*<k={uX*WDU;y&lVF2HKaN(c80A#eo050D6j32`QWVOQp?zr@QKZXIwY=;4C
z`mbYt1Ot%W4g)yjW3OHa1CZek19<%N<1d5(^f{Q{TIA^qU;r}RVE~WMy2}MH0NL&^
zfTi#I%MW1yGTvbTSDd!>4`BeZ-eCa0S>wJRzyM^v!vIctXwx6S0A#<z0CwN=p7UV<
zGT>nV)1Tb<d>BBVzq!md_nZd<Sm|G<o(BUsb9B@5U;wh=VE{81y6;>VfQ)z;z?1{G
zJ{JZcD;@@L@QuOt1_mHA9tQBA*>?Fp3_x}~3}E%IKK(ryfDCyUz=2c8e-8%G=YHOJ
z!>iwg0mzhx0j&S(r0>E2WXr<<)>!rf--Q9ln1=yeyXRTofdR;xhXMTg2aA3O1|V}D
z1~B@_<>$ZvWY5C@j$3$*b6@~6=wSfs?tbUDVE{Ws7Cj7LfnRL@Z5V(|dKkdmvp#<|
z3_vzL3}D3_C!Y-ikWmi<IRB=PoDBnzRSyH$X8DWGf&s{^hXL$!=^AIj0A$z003Kfc
zzB6F}GVEahm*2YYnJ|Dp=k%#>%yuRWK&CwmV9EmLodE-oZ4U#O^p{o6fC0$3hXLGw
z`F*Fu0A$_604AP!;OQ`cqa*Vk2C(nR^PCO?*z3hdPlExR`rXS<g8|HX!ZD}803Nx1
zqtjpj@=IX=YrOLBQ(*va{<k|72JqdrPd^m~u-yH-oeBf^%cU!w3QzuZC>dY?Pc8NE
zDKLPEaVx_BzIW@SQ(ypJe`B*#U;qzKSnL!Sz?iYGe+vdMX}!C@1q1lY_b&Jr3}CmF
z4*wPmpwD&PaqObsf&t8V`Ku?x0M_2)&XZvP%kO@{$uNMYE;-_47{D>BZhSHfV7_@5
zI~fLW{jzV)fWM!0)_pTz0N1R2*$f!K%BxSC0RtFw^!77g0Hd?5Gy?|kpZn*Y0Rwp9
z-%p(c1L$)?PkQS+C&2)=fBE2(U;rB}ztKrBfC;}^{3IB_%g4`p5)9z}3m!cY2C%{$
z*PRFhSnSHPPJ{v6a`AyD!T>(=%!Vhz0Jc74$rE7!6V{#cL>R!idp>aj4B(-=>j^M`
zHAl`r0S3_L*uHqn*H3@}?7Y=#C%^zU8MD9%Fo65FdF^-@z-+&J@OXU63&&o2JPhDx
zGroO13}BN-4?i9T@Z6Ex91jCHbJtamhXH*3tObvU0c`P+H;#h=oblI3j)MU#@#5%l
zFn}dDz2G<)K%bv`#mnC~4hFE}m)1WH25|i?p+*Y~;L-EuI}QeL|1GahhXGvirN2yv
z0US4TbUF-R_qTpD9R{%N7AH=J0UYt_{?lOq_dK!XbQr)vi>y8!2C&~xJ~JH#aPNfo
zPlo|q{+$<&g#q-rz4MHY9t#7w;+CHt3j=unCr&*U2JpFSjyM(uFz*Gs918<@<l(O!
z3j_Gh&MO`Z1K4DRg^z^+e0cNs9SZ|^X7r_LFo35gJTeUi@UfBGr@;WG-hbsZ7{Ka>
zpFa%-u)&@uO@jgSdBHzjdiQBCfDg>J=`<L?%*Dq}g8>};y``qX08ab*0@Gjs+wDE)
zG#J1`x4beH1~C8lC#J#xKC{Q4rosSbz2v5;Fo2s^zhWxBa{Q+*m<j{<&<3YZ#b;i6
z`;@6LfKARgcq+cL&ndotzOAOh0B-;7I#Xc)|M=aiQ<E=UXz8gifIEM)@Kk*21s8vK
zDh%M(Cuf_AZykHUYg1qVA6@UcDfrlp4*2^N7{JR<-Zuqb`@u`@m;wVh@A@03;B$ZZ
zsjH^I0M@_j;wkvvJ|B6R`OlsL1DJB<j43dH!_J*L1z$YR14mAQ0c^IzK~wO_Us++F
zDKLQNw%&CLzImhHZ#M-7u;0m>Pr*lTeBK6AU;wYZ`IRa7>U}R8Hw6Z8`NgYF!Drw6
z$_i6p06#x<*(vz$K9~7pSAK2^4B+h5K0O5n@ZWhCnu0H1^GowjfdL$N$w#N)(@)&*
z!&6`Y-<tHHDfsqDf1hg#3}EL|gX0fA{)?x~IRysr(qCtvg0KJSgxRLR05;xZ)+zY>
zXV0Hy3Jl=rC1#m|?~ng)ivOQ~hXMHSFaUoZ2H@|*0Q@`{fS(To@cUo@em@Mr=YawE
zd@ul?7Y5+-!vK6A7=Z5w1Mq!e0DTU%=K%xod|&{c7YxAjg8_J+FaXaN2H<(a06c#f
zfcF6d@P1$b-WLqO`-1^^pD+OL7Y5*c!vOmHYwH09V12*<tQQ!7^#cR2o?rmh7Yx99
zg8^87i2=lVgaKHeFaYZn2Jq!rzc2vn83tf|!vL&z7(k!9Z9l*O><<`#{Q?89e_#Oi
z6AZxqf&tiXFaY}x24FwJ0PIf~fc**suzz6y_A?B?{)PeA?=XNq@7s9*18_dT0Gt;v
z0Otn`z<B}#aK69*oHsB4=MN0Pc?1J+KEVK-S1<tQ7Yx981_N-u!2q0hFn~U1+<6EC
za6ZBSoR=^F=O+xnc?tt?zQO>Uw=e+bFATtW3<GdJ!vLJuFaYN_48VB~18}~>0G#(Q
zfIi>ceE<V+KfnOo7cc<#2MoY{0t0ZrzyRDgFaY-t48VN^18_gV0NhtF0QVORz<mY-
zaKFI-+;=d5K3Cm+2m^3G!T{WtFaY-_48VN~18~2>0Nl4Q0QWBpz<mq@a6iKU+}AJw
z_csi{eGUU~zrz6B_b`Ay7hF9615h8p0MrXG0QCb5Ks^BiP+!0R)Eh7W^#=?<Jpuzz
zpTGdrD=+}{3k*O#0|QXszyQ=cFn~TsUOfZ@P#?hn)Jre`^%D$0Jp}_$U%>#>TQC6i
z7Ysl>1_Mx^!2r~2FaY%%3_v{x15n?=0MvUh0QDaXKs^WpP#?ko)Qd0x^&<>GJqZI)
zU%~*?n=k<NCk#M63IkA|!T{8(FaY%{3_v{#15n?>0MxrM0QD~nKs^itP#?np)XOjc
z^)n1WJq-g;U&8>@+b{t2Hw-{M4g*l1!vNIlFaY&C3_v{(15n??0Mz?10QEl%KtBKj
z&>z46^b0Tm{R0d@KLG>KU%&wL8!!O<2Mj<z0t3*WzyS0sFaZ4v3_w2v1JK{V0Q5UB
z0R0aPKtBWn&>z77^h+=R{Syp8KLrEOU%>$MTQC6q7Ysl@1_RKa!2tAYFaZ4<3_w2z
z1JK{W0Q7q>0R0~fKtBir&>zA8^ouY6{UZ!OKM4cSU%~+Nn=k<VCk#M83Ioue!T|KE
zFaZ543_w2%1JK{X0Q9>s0R1lvKtBuv&>zD9^vf^+{WA<eKMe!WU&8?O+b{tAHw-{O
z4g=7i!vOT_FaZ5K3_w2*1JK{Y0QCDX0R6vz{BQp^|IMHAXZ;<2*U#{?{7gUF@9?|)
zPQTk{@L7B&pUr3VS$$@o-FNU^d?(+{cl2F-XW!j3@GLwN&&D(ItUNQ%&NK8ZJyXxt
zGxn@KbI;y8@GiU)@5VdwuDmnv&O7ujy;JYjJNB-<bMM|7uokQdYr`6`R;(Fo#~QMh
ztSM{D8nf1{Icv`vv=*&NYttIFR;^iU*BZ8#t!Zo98n@Q1d28PuuovtJd&3^FSL_*k
z#~!km>?wQ89<$f%IeX6@v={A3d($4ZSM6DQ*B-W)?P+`49=F%+d3)a(;4E+^I2)W1
z&I)ISv%?wUEODkdTbwb@8fT8P#~I`-awa*OoKemyXO^?e8Rjf=ra9Z3an3qtp0m#x
z=qz+5Ivbsl&Pr#dv(p*sEOn+jTb;4aT4%1a*BR_Ab|yQUozc!}XSTE38SX51raRl6
z@y>c@zO&yQ;4W|{xEtIN?h1E?yTcvgE^(*0Tih}38h4Jn#~tJ@awoZ)+)?f-cb2=$
z9p)}`r@7nQaqc>I9{k%K=q_|8x*Oe*?n-y2yVD)&E_J86Tivnl+Prh)?sW&di`~iY
zW_Pr^+MVt0c89ym-RbUjcf7maoe%$41E>Ym1Zo2{f?7e%pmtD0s3p`CY6~@nT0_mD
z_E3YUMbso}6E%ujMa`miQNyTZ)HG@vHI7<G&4d3?1F417L~0{7l3Gd4q;^t6sio9Z
zYAZFCT1(BP_ELkX#nfbKGc}r8P0gluQ^Tp{)O2b)HJ(~e&4>R{1F8kpgla=IqFPbS
zsCHCCswLHwYD+byT2sxb_EdwaMb)HgQ#GnuRn4k)Rl}-f)wF6`HLhA$&5Qq11FMDA
z#A;(TvRYZqtaesItEJV{YHKyNT3gMn_Ev+d#nt3$b2YkJUCpj`SHr92)%0q6HNIM3
z&5!@n1Ly_x1bPEKf?h$-pm)$i=q2<NdJ8><UPI5J_t1mrMf4<k6FrJvMbDyl(ZlFv
z^fY=KJ&s;S&x8Ne1L=kIM0z7Vl3q#Aq<7Lo>812kdMiDaUJC}G_tJyu#q?x)Gd-GK
zP0yxx)5GcI^mKYVJ)T}q&xilj1L_6!gnC0gqFzzYsCU#u>LvA*dP_Z~UQ^Gh_tb;x
zMfIe5Q$4C)RnMw-)x+v#^|X3hJ+59?&x`-o1M7wL#Cl^rvR+xwtasK!>!tP7dTTwl
zUR%$t_tt~!#r5QRb3M9VUC*v}*Td`O_4ImsJ-%LF&mZl7(f>Cep|Q=6NUjlIqjAk2
zX<YMJ8rS@qc+T>D;vLIBYS4VB<XQ2v8Z=)l-m3hyc%<^_;&saJi)Sg{F!^ILNO_3z
zF_VYJ4^6IG;qBS{+2p+Oc^fppIJt9$_hs|1lY=LVvNS(ExqN*2<oogWlM^Vbu{6Iy
zxrK#y;wy7x24eni|F`DHn19yaY5tJ;v;55FSDC-d?`-~=`B{9XKF_}Sg7TKj@6dco
z^Sk+u%{Mi_yJygRT=Us@M$K0?pPgsed~WmEdd44n&v!SUy?4-jfO%<Uo_3#$-TaN;
zdzbM}o8L0eD89}4?yUhHQvN;udwNpww6X@8KlU)^xcPPaed+zx{KM0O%o^Zj=JWAH
zvj*bbr^gzPHfx~yy{BiKHPGkJ^02c8c;R_IJoT&r-h9>ok3Vam&r5B&1L<984fHvr
zeV!;!M(>NaqczZSBGPNp8t8K~<Nc=xW}jmj|E*dBeXeBu-D(ZQ&q}Y+mRB;&U6h?*
z4aB>z)?>?aDe+m;8&<Y}HPCWutnX@l$9JvPK)n0(;EiWdtpQ%Z_6JX4Yk)Vg{S(i!
zS_AQHtNq1u*&2v<pB~OF2Wpt7*5{)2`DQ%I?dO)aH7?$DdUwaWuWkSP_Z!=PALeSc
zzdy{miv7>C+PkmTK>Ph&`#j#g&*$CyyxzUf@7?=8{Qi7DzJb2)Fn_2$5AWXd@$NHQ
zp*_E0&Q5#2nK@w%wC6v}p=s~OyZ64ld+#qZLac%Ieuud!?fut2$AlNDKhxGr{#`$#
zt*2pLN1waFJJV-q>#?@=>D}jNZtFL{i|^Fdw|8&7d-wSaJPXgH?T>s`o>|*J`7Axt
zw!ggleCBQc<-71s+Ws8+;`jdcZ9fnF=G%Vv?x$D-?K~LzvFF(zYo_-{?|shO`QrDv
z19I(I1MNJ@wP_8s^D5V_HPFtpT-(+_JMVJs+XL-9%)Ma^wDU6ejy2HEQ_nZ|n7wAt
zwewdFO76+tPuSUS4Yc#y`^-Jv&Uf$I9WeC2ZTG>@kGA)fb#_=k&Jt^&_iOEaSDii9
zK)a8Iex~id8v2Vm%baP>Hfz9HXAQLb&%4hv(b;beI4kWJXTLSzEVZAUt=2%hZ-@Sk
z@h<XAZufK7`y%%KhP_W=?>E@)`x_|$UkjI@hr>yTS06t<o_ptqv(X~qel%m!>kB>^
zE=o&<)6!1i#xyA$n`VTo)AVqD8XxXZYlVXpkGN~YiHg_T6X9sZv+d4s#^SxkU+toB
z;kq}Rx}FI)ubJWa^?bO3JrvGi*Mz$m|FN~VyJpA#gp=91;dZvt<}-Ka`BgT$cdu*0
zeT_dC53YN{>5Z4xHe;VSh$q(d;XL>EmF75{f7M66IDW#S%S=CV@g-**wd5Bj9sT*w
z?KF`u)Z7a{c?^Fi9!|dtr@)_un;^d>o=WSz@8R@D;(zqWTd$>$(YIf_IQ@vWdTFi^
zzCw#Ux5(u8|8quE*iWX<&!d0aY2rhFopkhH9-48~|2;7M$QS-Je!?90u64v`@1Emu
zJ~)TozV#uO-ulEr&)l@jfqZF>yJ4~MPhPkGH+jh1boIS^t$F1$d*1zvnY-_K`SZJe
z@Un+?=FP%?Wy2q@z1@-*{%31mDf67a(&h`CTQ?c=y|U5QzjMv{{7HC_tbFD@Yw;4{
z7s3-{gKu5G%9}I(zEXG6n`6#8@grZHc*3H~9De-bOHMm($uIn9`sY9Q=VL#)=)%X&
zz3}1FUSIHusZV@j_o=`8C@%_r6FepOM$9#3vDxkZxnfF`j{~m;ehfSpc8|%{Ct~{b
z@R*QYIHqX-9Fw*`ifP<wF|m7iO!ZET$=|bLI=G7oVjck-#3Zs=|3zY=`GS~wUO6VC
z&EB6G6V_jkDeN&Zsl7l<bI%hK-)7pEjLGp0W4he@`RK(P{`iA2$-ZYyyWjnbdCp%m
zrsi+Ddd&CCZkx|GgS|pb`kSS`^wvdAGZVc|I1haG?l)(cUw+|FXPx+e4@^AaFAoJ4
z|JP~9J^HsFO*a?(>XQo}`~GlvFvGiQI7Ms~ZW88g&D5HkedMjVhV!p9tavn9++#wM
zOH+#1J8hNSQzJ~{iD!Ik>+@5yOmm6%EW6A|4K)oU9=4xnq)EgJ?=a`2)R@x<;;BD2
zeR^u%Y4-5uV}H3;YVi9xx<CHw+MEfXX`?H+{jMi+MuEnR&f(+p+?g{IG+%TVKl$$d
zIm1DNMF-N)Q}uIEm(MygXIyBM=wwbh=AoRqp&6pvG5h16evYS~$LZ&4`uUiC&ZVDM
z>E}-R`H_AOq@U;L=Q8^FihfR_pLd{H@SXelgMN<SUtd~u8PBNK_4oSxUT5Fy<$K+G
zuV3$V=)Io2*M;}`?p~+u-FnBpZd&a_|J>`Cdp&ZmEAI8dz0SAS>-M@^{j)XD>tK65
zYp+Y~^`*T|6yD+c!A-1zUVqu^D0@9*uWRh}iM`IS*9-Q#Klq(B(ChGeJzcMhgKt^`
zy-uyyoAtV}UjNnWxOzQSudC|yQN7LyR%s3Nx}#n{)a!tHJx{O8>Gd_ePNvtp^tzQ^
zf70tndOb+5>*)0vz0RW7OZ2*jUcb=m5PCg9uM6n;{hp`q`SzYSkJle3;4HKBJa*4V
z_q=k?5BEH8&)4?6YtNtdJZR5n_Pk`zFZMiP&-eAbUC+PuJX+6(^}JTkPxU-g&lmN)
zPtV`<JdF2a4fMQ7&u{cRMb9_%yg`ru_c(r!$M?8;kB|2_caK;1xO0ym_c(Bm=k~a4
zkFWMPX^(eW@4j=7KlV6cj|cX+UXRc9I9rdG^|)7$U-dXtk0<rGP>=8QI8BeY^teg9
z{^I>d4V%4mtH%bdt{dV5t<Kc1>e+^Ux4-LW^nGyO&$hn6-_IJe^(jTI>u0E$;U;Qt
zKcW5muperF-rvoC+Rq#I3w_=1m-`uhmY>l+->@!@zn`C>uT%Savwh!A{inuL$EnrS
zV`?sSmD)*tqy|#wsAbeEY7%va+QM&FBd7!1_3m?bwtLy#+xtuO_hf(H_4ihP|Md4r
ze;@ScdVIe;pZjyRKQH@puRp)~bErR0`g0-vdVIoJX6g57zu)?O)35)29rx?8Usv(h
zbA3D?e%TLv`1h+f-|RIuiGRQOu5;FCe%fn%EPS=cZ29II&1ZY;m){yGv;BMdvCV&b
z?9KlRtYysZGPL+|kG=f0@B{zy40+xBy2rjgbEGW1{g35%^YI>g@e3p6+@o(yj7D#E
z-LoU*qVGQ_V~g+i*kzs?Da&2|!r0~qK6aMBhtK!(v&#wR6FzR$hepbE6X%m3&OdzI
zpY9zgCw_1dx#E1q$K8F$NO|qMOUWBAGP#znBjv5dR~Z+XTtyD~bJvcPGp<=1UXYm4
zJeQA@U#_*Oj4r<A<IcEnq-=E04)V<TnU6d2oRPBo_WO)$KIh|ZnK4qHeflu@=lsvd
z?LT>>jK3}n%--`wA2;#fk#hFi$IDAE^3tE*W2Ag@?Nj8a^HCpHw;n0~JpQa94*BZ3
z@#pUPp4@f5>*G#Yb)?)o?*-$UAN#lymWb!S#YJ-3`LvIFYW|V3%(pL>-_E~%+)w5l
zDK|WHm0b5C*Zq!HCYQf`@;Bp}-}|_Y9-mxJi8!9-13&Id_e?IgpZD7#{yB2}<Z}Gq
z?vfkNH-6l57fmj|TjaiR%};*ZxHBe~lXiMo&OD#_aaT^9Ty8t>@ABvQ&yPFt8{td;
z$W!B*Fa5ZiHwl0GPyS0@J-_;KJFgmlZrhjT*z>U;xAUTt%d%(xcZj>*^1jLC%s;+8
zuKC^%PW<<z^2PVfHfVnMgRAbJRBrkFoHEDw<PX;T&7?BtS|5--#y@{B<_D9?D?80S
zh)lgAi|n{*lgi0Q&nt_p$Rr!L*Q9dyIUgA`AO6AD*Pm3by6WSJCF=PfUS?7mch3TY
z=G#BGah^$Kzh@VcRaRt{&HmysWwkjzEwhZz|KJz*9#ek$>Ceh8<NrSx{pB&`=c_F?
zXt@A`6;3;*Y`(=3gO(RC_`m_jlvDOwTBeyCfx%ZdI;QM4eYqjd{Pa@Cl;58>X3%m6
z2G73lm~z`SD-Bv6!C=cLCzj3bUPb1aoPxn;>cles$uG-3D>Bfw{Qku9i8sc|Kr6D)
zo;z$}S%1DY2QBYl@Xt*qmiI6Il|jov7<_HXiDlz8)^(=lSwHWr6U%~|tv_hF34_)D
za&*~y&y5BxPhoJ^6-SrVj@(pcnw*8f%_kgPPC9uD*=h0@1`F?eblL6)TMt?;!{Bc#
z9bJBM#dfmP<TVWDnCs~B&0BVmsV2u^aK_(`Dwo{9^Pu(lgJZ8es_gjGZiANlFnDzO
zQRVno_Z+l5h{5-_J*s?ej(udV$%z=$rH(4ge{8=&%a0gr@aB=_XP-Sl2Af=o!5ViT
zS<YVm;6clq7@T$9k>#1OhYeZ|#bAr^N0y7$p8#)!Hw-4Mab&q`>!SxPw_-5I2ahb<
z>^4bOn>>rbe;=AqKDSC{wiVfJoBwn|+2Dq$gO-0W_}C%w-`6~L&~h;bV+Rw;Ww%Wq
zw7iVL-E&PSkA3ZUnQn442Dd$MM7jCy6X2e3kHKO;Jfdv2*-3+zyD@lvpCihQ`)3SV
z9>?HQD;`k}*ydY<meVn~`i;ZOTMwTi`%Qkw;ObirFDveF+8{DLi!8W>XB=MU``hWV
z;EGJRe{XhpIeX_b2Q3F=u*3p~m-^UQ@K^ZD;P;OnR!-UV+k=)HGI;R9!^$j=pEGEA
zB7^n!I;_mU+jnKg$r%|evGif(p8xxv>^S)&g9HA3Xjx*{b7jaCS#pbBacKF>W9JQ8
zUdiCgha6h2+vx{`mSZyLRywr2@W>D0z;K|!<*y!6Zu$C!GUnu-4Cc7@kh0Q4KN_?=
zl))W`9a73xKan{nCuQ*JN{5uE|M*kcbMjLL-<o-F`NGB*4_dCu;M6M)F7N#Al0nN`
z8N9jw!R5fOUN&esEQ1G@KDbP%KO6Ej3;gq-@`=@dK4`fugWG>}P+9+)UkqBF%i!^y
z4l46~@rpsqc^T}z;6Y`-i?1BC{FlM@_Z?Wa`^?pYmJ2hu?&Jf@pTB#}pykC3j{WL^
z<sb89rkxy_!S!z)P^O>w>p{cC20LAIK)LGO>tx)?of+)E-vQ--Bd#B`JetA3K6^m<
z)$=zDT29U2!H4!QC+|KwX!$jR<xbhZ{Oh4k2A*7-!OXSxFAr{X)1c+u3>JGW)ZsVZ
zJZL#MgWp~{zI=7%_i8;g)dM?@FTcCwwn59y8Ep39@#Vfx-9Bh}I)gQC-mmO_>K!uk
z<m?Q-eaL=g!YscZwEUgH&Y$0}%y-D0gUHY;k;^mq_Wj>1%RYJ6pyl-p#vU7Z;Ff<F
zv>czo7Ar=c&#m|13E+f-hyHKhGGnF8*pvG+xck(7%Vj_M)1c)64OSexZ~59s?jN+A
zpuzi}-KXq1^1z_w2Msp*_CDq9=N}xjT%p12Ywc4$w*5ncmNzt5`uV-fk8gi?&~k_d
zH=nb2`T2@}#aF;92Y0TycUj>Fj|^IF(O{kD_9|bTE3^8F%)T*U#s8y2|1Psn&e7o1
zHTEi}{Oz$p%Rd_I{Ny*v3+p~UXt_v(3ub(y-1f^S1}!gXu+<9RDDy7()S%@k4JJOc
zXSr+S=^+pJ@kx7@H~;aEL1g@u$X*_N_H%od^EQ5F(DIlD7v8={`Nh@G4q8sr;M?Ea
zqm23FzXmP8Y4FxOdz8;ketyt$odyqGv3r^F#J>kE?`g33mb;gY*3C>nIZ%V=Ufr!6
zcj-$*{_%6?>{gcgP-X<mjT-!MmEFo}2fQ+9c~XO!f8MoRdGD)(mNPXt>4;s+Sz}%s
zeD=Nkslhp)*tI-*`hN#4mum3IYj!E8zV!N_<y8$ny2UQ#r<=YpXgOAcsW0waKKF|^
zhrH+B-`cs%@u9Z|E%$10>ykT{4fcIU)}TDB!FO)ksl4*rcLyyet31BTPUYRxXDKZ|
ztNi$l9m}<Y%pjDjRsMGNj%DHJXDuyntDO499m|T}o2|4Qu5#TSJCxVgNvu6N&Fy#H
zq3l0%_R?~@%HgkXU(Wc!9Hr%XmAOvezU;oioTcS_mHC(0zC7`tIZMm`D(8)Uz07;z
z`%23NE9Y(b_43Sy?=LMctSs>CcICj=-d|ddSebkBcICng65~&9^{9_-S4K9-j6=C&
zWsi%tEpxp(S7~`<<&H0JTgIKAnTK-9%EfnYQx;x#?$Ywh%51xAQ-1ow+~uA3a?Q$L
zUfQ}mbk2uL%R4K}PTRU%J(#Do9JKQ0N4GAk{bQce_krvEc&qY_Q|2u#H?4elrLD>u
zU;1!qd1__rTed9M{q@78<*bzjH{Y^6I%U4H{(Jdr<?D}aQ7&HmBc<iCl?C_TqI~l1
zkCc|zR<?R$^D^e(%v6-)R^~fl^YX$clG8}8d4rE_UN*b_W2NQ3mDzu|S=nyqkC&DQ
zSJqg1vognQpC~OSuDp89re&+2exkJexUx*yw5<2F`Af@{D^LAylk(Ve^Ow`#%bP0;
zZ?Q>P@RS8g%b_a|{&nN>pD!*r<kRQdW8-q@9~Ueww=S~0HY#Ty{K?Yt?8*lY*{E#&
z(S=IOxhr?PzG1oUs)b6+zbkW%Y*=pC;!~yN;+4DS*s$y}^HZhe<&}@k*r5FAjD<_f
z(JPP6yFr;gCOI6uOIhly^~?M2U8J<!z4FHV>zBp%|8!}2d}WjGf2}<I!9`2U=_^Yt
z^0l(oC5x7p-&dypaJ{m|I-e;m*RSmT+4ahOkAJ4LyuWhKkJc^ko1B@DasbN>pI^5;
z^vTZ+^#jZOWS#PrYd=?7ZeUq_v31IZn|;2tJi+qQAAhyH@Z9H1%NZ;```lN{vd1k}
zTK-^J?ZU5=ITrmwi44gSxrAk-MZZ!eT=#|2@(Rl{=dE3)Z@zeGIfiBKh1M=hKezZ$
zxA5z8)++l<%Zy36hvoT?u2t4tXvxy@5X+^fu34_QGBYRTB$k)vTC-gDwWUhSPb@c0
zFJ;@umMSe*v3%;?K{@sCrAy0OEbksUC_Bu(Oldic<$#&vO1)s2p<ZI|{l=Bwth{WA
zjLH(Zjpg|#$CmZ)T(-14$MV(=W6Oa%FIQU5WBKm=Ym}vCE>~LqW4U>QHOi64eX+D$
z$a472tCt-XT)wot$nxt|S1<QpwtQ(hlI6Icf4Tg9Y;ttC`ttbazFdyEXH03iljW}O
ztX6)$%L=9CQI@ZKXti?iODmL?Q&~2cvTC_w%8I4sSC+?KS*84PzLiSLwJdY&y-Hc?
zf|W|kyDZoJW##gv<-b%S6SG7PW_feNmCL=OUxJ<FKmND>oB!s|__O{_%hSxC<!44_
zX8sPp%kOOYoB3IMrpVCD&*-!I%q_1ozl-k_nVR_>eOKSP@s#;2Jd?=S%xC0Td1fsS
zG@qqs`rmurd&Zu%XWsHd^Ido+k-?eo$h-2+THa{BOYhXX^^U!3@4VN;SPRxfWOU{l
zu~w{^mS_6jT8cFlnVq@DtTk({<)7wSv?g0FYOYmlw&kVfTDGQJj%u!TYrgTexfkq-
z$oR}XVz1aUEsr(#l09W_*<<#aJ@<wC-rIxrqCL6LYK!F_wO8%gmiL-_*`AI}(A?wp
zx;@|c<2(zT2`x7^&kAQo%ahHs#F-MAp?StQYn(YPe>Tq|XHsN{<{9Oza%Q!>+C0mg
zX^|<KXPmRnnb&yiJPVzPkujQQq_fhQ8Cj!whB`}~sgXIFXRNc<ncMPn^DK5IM+Rx0
z(avgTcFWt%v)q{;nWTBfJL{eKz23=P;7*8)(!3+w74D3d=bLwlJ0&tp^Nw-XxN}<m
zZ{9`jq{uMMJIY<<&T4tVd6&7<cKOi9^Nw@Zx$_#YpLd}<vE>fuUFptjdBk~_x>F<b
zH1Ak<tvmM*_rG@syNlh)4=y)f-qG%AcXrD=&b!>59+{|l$Ghv@`91Ed7ElvJMrzgw
zY6Uez%Tvx;LQV1ewLg?KhFU|-(ejtG7EzO^O=PL6Rn#nzrJ6O2T1HLNa-6f)QS&sN
zL)JoSqR3dy8cD6BW?JRK_i8A$l$t6sSF^@aYpJ<festDiYO=^+%^FRure<q-(^<=@
z=^~RgYdp1{ny=ThsRh-9k<pqpqFPbS*z&BimQ+)=oa?ML)toK=I%`oiY0JgVT2;;3
z^0Kp*RntbMYu31GT{Um7qf-m3i6i4RYh<;unz`k1XDzL!j?CArvDMmY?v~%3wYZu*
zGGMbtSF5YpTi$op@@o2)1D>_Mn!nfY=>_xzdIMRpdIdd0%M;IDLQfHyvDstjHS`=U
ze>{5;JxOH9W{;v*(X+I?^6X{wG<q97j$TL4)9VKHLVBXen9UwZucT*cdFa_o>8T=f
zHhV0+mY%ESr)MvwCu_Ot*{kW<^lma~^>TW;$fV64Pp_xv)BEWG^@4iB$f(U8QLm_H
zY<ce4OX?{jvo?E7y{4WsvTL&k)r;y$Bf~a(RK2R6wdKWUFRQ0*Ir7=->Uo<kD0|`T
ziRZp2dt|+`p84c+@6H}tFRiE6TkEm)+IsGmU!T3Wp1kGSXRoejk1X8m;q~%*`pCr1
z9$&Ao=Wl#UVgWFL$jD8M09F7qh^*Yi5MT)~1=s?N0oDL>i0s_NAYc(NiOA4Ri~?2x
zvxqF+#4unPFb&uSj04sI^JqG$#6n;qun}3iuo9R_WbGz~0!x9ZMCNW{EU*@sOJwgR
z1_O(M$wUTkVl=QCm`!ByCWZscf$2mhZ(=;K9+*#PkrD%f1;K<Oqc<@kSP{%9vU(Fk
zf+fL}BC|I!CRh{93HAhof<?ikU{f$ESQX4FvV0T6f@Q(9U|TRQSQpF-_5}ljg~7xg
zTlj~Gk-^GfW=H<u{KU{;X^RG?23v!%!P;PMus0YSEDk0In}gB8>R@(}1)LZjEDxp^
znZSwh!TMl+us;|eED$ER@}g%YMhGi}8Nv=>h_FPMB5V=H2y28n!X9Ceut=C>WC$ll
z39E!zMwW15n6ONkW@HK{#tG|$c{UwgVxcfm*eHw?RthtXtl`8^VW}|H$Q(|L71j!K
zy=l_4#9(2uFj?5FEMizK%ocVF!-eI-bR&~EF<w|N%op|x1BL~|gd?LkF=ALT%s8@&
z6GMh2!<1pmFlJaY%sH})6N83D!=z!;Fltye%sR4+6T^mO!?YvQI5BQmH_W@&Im5zX
z;;?ZTIjkIJ4m*dT!_r~uk$IdLJFFe%4ts~e!{TA`uz46gtR7|`S;&du!}4MJk%^ob
zKdc|--+0yJ0&oJ6k(?X>t^jAS>bYwrhk#4KDc}}x47diI1MUF_fs4RN;3jYsxC)#_
zWGN?yfy=;YM5c0b9JmggN3ZL~h2TVRBRCRV3C<+4mXkxlrQlQ|b2&K{Tno+x_kx4L
z#o%OcGdLPt4bBF4gTuk);B+FBIXNC&56-9QJ(CN<2}MS8azwZyoDuE_hlESQDdCoI
zOt>bT6YdEIg^R*T;ihm@xGJ30Y~P+eIV@ZjPHUYBvkY)txGtPmuVcrB;lyxbI5J!r
z&J1^kL&K#dr}oA_lViiR;oNX<I5=D!P7XJRqr=tV>>>*~IXqk*P7k+-<HPlh1n1Z5
z=W&5J!N`bCju2OfGrV>68<RuCCE^rui#SGHBhC@`h=asM;v{jCI7(dQ3Bg%LmUMEM
zxJ;ZTZWG6e>%@6B9d2@=I8odvjucmlGsT_aP;sd^)ek;$Y;vr)R-7yD6$gup#mPnn
zb#k=0TAVHJ7Ke+=#p&X9alE)*oNqrbfD6V6<A!m>xMG|!?ih!ROTIfeW!y538P|++
z#y#VpanU$w+%%3FSB<m&&H8U9hmFg|Y2&tW+_-L>che;&7mgFhjpN91<v4TPISw6{
zj#J02<JfWSIQP@%T|YT^Ts%%bGO)+u=yCNp`^dsh4j-3~)4$`x>#u?1$Mxg<X$NQk
z;@_|L@A2O=J3IdT4gS0=Z5n|1c{liZGPeEv_<c9}eewHmqydP}bED5AliTNu&wHcK
zE34b*kMDD%?<2$8_Y3a-M&CESf6isZ^SIITi05;o=M&HCM$apr-;Fc?@jOR8PZ{B!
zZ#?f&&s%o5=O6E5)ccSr?)}938uh+pjeCFbK1aPz8RXt?yzf!(yPpS%^)PBZ$Sk)$
zV!e!7FS5+7pIA?$){~5L8h}`Dqt=`3bL%hG<EZr*>oc>_W4(^%dX21f>o?Z(sP!yE
z-TDshf7E(!x^??u)P9h;Zhypn8MR+zvC{y=ej2r(WVG8~vEN4RH`(p>U+l+G`%$L5
z{Tcgp)P9ZqJ4yo(`+3xUmH|%#5c_@9e(&dB;yf629>|P$KE!!3>b#I8PXiF=$*A*0
z#=P?-&YMx^jqG{nPn<`i&Lf%ht8Jg>)u{7IR=x8p&a+YHS)6a9&bK)4MxA$Y{+YdS
z9*#N><9zI#k8xgh&dWGII~ssEPdn#noUfhpHO|}4c^l_%=lqTHxN{!I`P@05<Gk*i
z*KvM#&hI$SJLh?v?;Q<5aQ~h2zReSqxDPt_LEH}=4M5x%o%<s0kIwxO_etkIiTkB<
zzr=mhxo_hB>D)hYA9e1dxSu*2fVi(Z_f_0q9SuO-XPx^j?zhhU7WZA}zU$|V;y&!$
zhjBl4Gyrj5cJ9l#KRX(LxKBIxY22@!`!(*{&V3vAZ|DAv`?zx-$Nk*7pX0vn+}Ck`
zcQgQTpLg!_xZgV(fZ+Z+_kGh@;r=`IK-32v4M5Zjoq8eahmHmy>WNN05%oo<zKD9G
zQ*T85(WyV89_iF0QJ-`)08y`W>XoQpI`vD`Go5-S>YGk|6ZKA~-f43lxc^Q)6!lR@
z0}%C6r(TNssiOgida6@TMSaz&ucF@S)LT)1bu<7`k9F#?sLwj}S=4KtdM)a=js_s=
zxlTP7^<75;5cOWC-fQzFxc^Q)81-RC0}%CMr(TTuu~R=rJ=v)zqrU9amr-waS#M67
z*3ke&J=&>9qdx6u0HR*))T>dyb~FG{&vxqBsBb&<ZE*jcde_VY4M5bxoq9Ox<BkR(
z>g7(o9QAWY0}%Cer=E`bx}yPzdb?9^NB!NYzoQ=S)Z<Z~ck1(~*E{uk)bE}8J?i;R
zJs<UbM*|S`ey84V^EbHvPCpR+K}Q1+{X(Z-i2k9Y0f>I0(@#Wy(djRu-{|xk(SLOM
zkLX7_{YdmDo&F^Hl}^7B{Yys!5dBQ2pNamaqXCG1r_=95|C6&I(GPX{q3Dk~{ZaHw
zoqj3$r;Y|7`l(Jo75!DGzlwgV({Dxp)#<;YAM5mE(VulR0MV~?`nBlaIvRlJ=Q{md
z^miQ%K=gZ^ey`0V;r=`QVDyI_4M6mZoqjR;$BqUd`pHf|8U1BP0}%aYr{9eJv!els
zezen%Mt|DT07Spq=~ttF?Pvg^pY8Os(cgCZ+u;5?{cf9!(hqm~;pmS${c-fmoqjp`
z=Z*#-`sq$T9sPAj0}%aor{9kLyQ2Y!e!SC<M}OYw&!b=O^y|^TcQgRe&v*Ly=<hok
zfZ+Z+{eJZSIinMJKnD*9e4wKN2)v+!7X*IL(EtSZ-@y|CU+8E6g8T2_4S_#&Gys7|
zbnuA4Cp!2<;1wObBJhij1|aZ^4xaJc-1l^;0l4*^4&Gr#hz20I{|+7!_(=EEuao=l
z;3a{dbTj~gr*!a?z*jmNfWTWicuU|f9SuO>F&#W6@R^PVAh`byUK99DM*|ReP6y8k
ze5a!U2)w6*_q2I6+<ylT3Vf)e0SLUPgBJyU)WMH}`|sdMfiHD50Kxrt@TS0@IvRk$
zqdIt0;8Pt9Kyd#Zyejakjs_s`tPY+P_*O>)5O`My@9O730}t!qVS$fz@Uh_jJ9t^(
zXB`bd;AtH^E%3FD1|Ycq4&D~{TSo&Bcw7gM3w*Al0SNBDgVzOq*U<n3p4Y+i0^jT4
zdx7_L@V<WjG`Rl`9vJvwH)F5l{yTVK;D;RzK;VfTJTdUajs_sO{|??5_+v){5O`z<
zj|_aWqX7u+zk^o>e%a9g1fJQ!GXvl3XaEB5?BJdK+-u;W9XvGf(T)Znxc?4b8u)2P
z0}$MQ2Tu)rwbB3t_g~?yfxlK7fZ+ZsJT~yz`lmaR`>*iYz;7!JK;XF*o*VdXr2z=M
zx59h-dE3B)D?B*x;YtG#+<%1^2Yy^>00K|0@Z`XkD-A$!{}tXG_;aNJ2t2yNqXVC=
zGys8DS9o>c*Odk!@aziD4t%@P00j46;oWVn5*}XR;en6Wkw=sJukiA~&npc;;OP~f
z9{75NuLt*E;q8IHR~mr8<10Kq@cBvu5Zr%-*9U%IX#fJxukif9_bUxR;QbZe-|M)8
z52*Nn;0G!VKyd#RUl9C3r2z;&q2d#QU#K(y!8g<egKr4_q0#^ZA5rlU!B12gfZ+Zs
zz9RUGN&^twf5m46zfo_wDY^fO@95{6gAb|rkl;ru4M1@J6<-qkNu>b@KBeMQf?ugL
z0KxrNd`s{zl?EXAn2L`Hex}j@1ovO@HNoFh8i3$)Dn2Lpok{}`d{4#q^z+og2UUDf
z@I#dbAh`dEFADys(f|aXRPjl{FI5_V;QlMVDfp*K0}y;v#YY7{RcQc%ud4W};IAqT
zK=4@=pB4O8r2z=;zv8>hT$;TMKCI%yf*-3i0KxrNd|B{kl?EXAw2Ds)ey!2~1ovO@
zZNa})8i3&ADn2gwxk>{N+<(Q_1%Fp*0D}9k_`Klv>Q;Ls_h0dSW<Sk<1|L}Qfx!<}
z8i3&bE50!J!%71Xd}75X2ESNo0D^C<_{QKLD-A&Kkrf{q{A9&X2KQg_mBC+D8i3$4
zD?T&$%}N6h+<(P)wmD>cXvK#HKUyE(D!KoPFAe^*(f|baU-7BIuhtzmO76enTZ4bC
zGyuWJR(x#mvy}!Qxc^E65d3YW0SG>~;&X%Ftuz3^_f~vwn}@~+SA1~r!xcXq+<(Ov
z2Y*~?0D@1h_~hW1D-A$!{}taH{BxxN2tK;vql2HWGyuW<SA2Ew*Odk!`0R?$4t~4R
z00j46@!f4M8~0!F;lYnr8i3&bE51DV^GX8{e0s&F2ftov0D}9k`1au6D-A&K@f9B*
z{CuSW2=2e)>w~|qGyuWpSA2f(`xU<*e1FCF_wyU^zbg$u{I^O25P!DP0L0&|Gyw6l
zDm_8`>`DU=zpK&!#P6;&0P$HWJwkl8N&^s|wbB5@XRkB>@m(rCLwvVN0}$V}(g5_n
z1o12?Jw!a4N&^tjs?q?&v#T@!@hmGnMLgR|0}#);(g4J>uQUMhE-F1nyqih`5bvte
z0K~hiGyw4~D?LZN+e!lv@4C_e^nM7j7Ag%utc^+o5NoB<0L0p<sR4L*Q0YlxZB-h8
zSZkFAAl6=`0f@C&=}}^BRvLg<tCe0Q)^4Q%h_zhlSz>Kh8h}{qmENWIVTip@>0x4T
zR2qQTE0qQy_D-b%h`m(lX<~0x8i3eql?EX8UZnwuy;x}gVsBO&fY_^*1|arsr2&Y&
zT<LjYZ&w<C*z1)Bp!o;T166vUI2$SrK%5noUMS9vN&^sQNu?)>v!&7i#932m0OIVa
zGyriHReGd2n<@=JoK=+uAkMBz0}y9frDuw>t<nI*SyyQQnvVfJRHcWCv$4_u#93Ks
z0OIVdGyrjyRvLgfTPqDfoVAq(AkN-O0}y9%rN@f1xzYf{SzT!W;_R+80CARAdagLz
zD-A%L^_2#o_q&L@pwa-u-B4)&;;yJP0C9Iz8i2S<Dm_`;EtLi!?wU#i5O+_d0f@V(
z(xb)QRA~U>uBtQuad%Z3fVj&lJzLyul?EX0x=I5ObM`sgA9rD;hl{(h(g4I=S?T5C
z?yNKbahFzly0}{_4M5zrHT8B2Zdqvn;x4W<0C6{08i2T~D-A&0-IWF)?(#~{7k7K5
z0f@W4(g5^xTTu&C8i1$`Dh)u?3Y7*RYKKY#5Vb_5Cyd&n(f~xQQE338_NX)fQHxZ1
z#HdXw4M5Z?l?EVcmr4T=wM?Y}h}x#o07R`*=^cAtk*I|#J!I5Il?EVcrAh-3wNs@5
zh+3-B07Pw7X#k?usx$ymdsP~MsKqKhX4Gbt1|Vv+N&^tJTcrVrTCUP_Mr~JV0HW5b
zGyuJyNz{Us1|Vv~N&^tJVx<9y+Og6AL@inANu#!`GyqX+R(jK@Ju3}B)S{IhHEPpJ
z0}!=prB{vGwbB4YEnDeXqqeOy08#5!8i3wMC2HYH0}!=wr2&XqxzYec?ObU9qL!}o
zv{74E8i1&^D-A%@-jxO*YVk^s8?||*0f<_?rUu}ByHy&1sO2j?Z`Agc1|VwvO7GkI
zw?r>cX#k=(s5Ai4D^wbQ=p8BzK=cxoo;Z4oN&^tRMx_CW-lNh0L@!e5k)t=MGyu`7
zR2qQjT`CPg^fHy6IeME)0}#DVr2*)DW1<(TGyu^XRT_Zkl`0KD^iGuqAbP1vPaVBg
zr2&XutI_~O?^S64q8F?5*wLF+8i454D!q2}ZZ&#1+<&D3h~BQ!07S1>X#jX}&;Ud)
zSZM&FH>@-O(JNLOfao174M6mgm7Y9$%Sr<fy=J8Wh~Bf(07NfZX#k=(tuz49t5zC-
z=v^xfK=iVeo;`ZoN&^tRZl!nUkwOCyy>O+6kKVXOkBs}TGyu^%R~mrmr7I0U^wyOI
zAbRae0}#D;r2&Xuywc-GZ(eBtqF1l<`q8^r8i45KD-A&O_LT-8di_cR(9dfI7EsLt
z1U67<00JwhGys7eR2qQ55-JTqU<;K7Ah3o?0}$9lr2z;mqS62aHc@E+0;{Mr0D)ap
z8i2quDh)tj8<hqiu#QRt(0p>tLsat+fsIrefWS&B4M1Qgl?EWNlu82-*h-}V2&|>j
z00j0@X#fI?sWbqA%|zXv+<&D32<)cP00fp(X#fJ-sWbqA^;8;w-j67-ph^P}*ifYb
z2&|~m00eeaX#fICsx$zBEmazTz?v!zKwwXm1|YDgN&^tsRHXq3tg6xg1a?(v00PUZ
zGys8ZRT_Z6x+)C-4;&hRz``mGKwx8)1|YDq8kiaGztR9Kdc~oY1|YDtN&^sBTcrUA
z?5)xO1Qu6m00Nt<Gys9sRT_Z6?kWvHV0o1WAh5kk0}xnWr2*hwLjw?4V5I>FY_QS*
z1XfsS00KL#Gys7mRvLi77Ap-vV2zaqAh5@p^G9zSUTFXVo2)bdfmK!-fWR&*4M1R-
zl?EWN%}N6hSZAdH;Q2!X5LjppOceKDX#fH%tuz3EomLuvz)~v>Kwztt1|YE3N&^ts
zYo!4QEVj}B1U6e~00OJ6Gys9!RvLi7aw`o$V7rwDAh6y_1Hj9N1|YEDN&^tsaHRnV
zthmwu1a@3$00K*{Gys7uR~mr8nkx-JV9%8XAh7640}$ABr2z=6y3zmyc3o)z0?V#6
z0D)~+8i2sMD-A&Ja}`*4r2z<RywU&!R$gfU0z0oX0D+}f8i2soD-A$k?Ue=~u=h#>
z5LkSr0SIiq(f|ZjUuggWyRS3=f#p{kfWY=E4M1T1l?EW@|8llExPWRNFt~wA0}xz6
zr2z=;pwa*Ymr!W{f?KFG0Kqj>8i3#)Dh)tz5tRlYxQR*w5L`v20SNA*(f|aPQE32z
z+o&`E!F5y`fabG>`>!+r!HrZJfZ$3h4M1=wl?EWVlu82-+)AYZ2(G2l00j3^X#j$Y
zsWbq=&D7v%aQ~GCAh?@K0}xzJr2z<Tr_ulf*HdW#n%|ds&}tquxS>h|5L{8E0SNA>
z(f|aPRA~T$TdFhw!8KJHfZ(1g4M1>Fl?EWVsY(M7Tveq32=1!V00fs+X#j%Tsx$z>
zbyXUG;J$cSjSDWU(f|ZER&zdf)yb6xAh@$i0}xzVr2$xN`}lv~_$Tha(f|baR%rl&
zi>ovM!Oc|~fZ*yX4M1>rl?EWVyh;NQ++L*t7`c9Or2**u(}D}EGyuU3RvLid3TtqN
z<AOV^GyuURRvLid7Ap-vaE+A)Ah^d$0}xzfr2z<TveE#Yu*68E0SNB0(f|aPS!n=*
z+pIJI!F5&|fZn$)xX@}II=InF0}xzkr2z=;w9)_sms)86V!pc400h@sX#j$Ituz3^
z#a0@C;ASfgKybB{1|YcGN&^sFZlwVTZnx3^%yaojr2%MuaJc_U0}$MBr2z=8xY7Uw
zcU)-zf=jM608iXCQfUB!Ypyf^!97<RfZ(Dl4M1?yl?EWV>PiC;+;yb^2rj$Q00g&P
zX#j%jt~3DQQ<dIi!G%}z@WG8&8i3%+D-A$!=amK^xb#W`u)*sil?EWV_DTZ~+<T<~
z2rj;+2H@?HN&^sFeWd{i?!M9h1eafF0D}9kGyuW%R~i7`3KRhC->+}~9ry3g-_ZU(
z?%&V5A-I1(ANTL~;r{)8+`rF*`}g^9|2{A7-{;5u`#!jT-w*fi`{Mq6f84+4f&2G-
zaQ~hc?%(sfu{}@Rzvqkl_q=ico<Hv2`@sEsKe&JI3-|B+;r_i(+`spW`}e+iLGpyd
z{aX*Xf9nJHZ@u9DtsmUK^@RJkzHtB68}8rw!~I*2xPR*t_iw%8{;gl!zx9m!x4v=z
z*89+hu<Zxjzx{#xw_irv{=xm*Pq=^k3-@oo;r{JE+`s*Z`?o)F|Mu%>+rPMf`x*Cd
zf8+k`_tD<}u$>3Ef9C`4-+6)icYfghohP_|=L_!Nd4v0R{^0(dN2Be0!u>n1aR1IP
z+`sb-_wRhe{X6f5zKiWV9Bt<#?%#Qd`*(ig{+*||f9EUi-+7Dscm8(mJjVSypK<@r
zYuvx{8~5)#$Nf9sasSTyuJ?Ov_W|zT{eb&-U*P`TAGm+_N!RWd+`sz<_wW9}{kxC4
zc0b|%-B-AO_ZRNpeTMsYzv2GfcSE1ab|2#Y-H*6`_a*M%{fYZ`pW^=Aueg8rE$-j_
zi~DyU<Nn>xxPSLG?%(~5`*)w?{@w4mfA@XY?tk3BdI0yYKEVB}7jXaT2i(7U0{5@J
z!2PQ?aR2HL+`oDR_pd&|{i|1S|LPaqzj_AuufD<kt9QEISF_baxPSE#?q9ux`&U2V
z{?${s|4IYU>Mh*A`V0539>e{s&v5_hHQc}Y4fn5}!~Lu8aR2H(euL^i+`oDd_pd(0
z{i_#o|LRBFzj_k)ufD|nt2c4~>QCIidKCAsKE?g3S8@O9SKPmP7Wc2d#r>;yasTSy
zuGPc1fAul$U%ia`S3l$a)zi3t^)>Eay^Z@<f8+ku<G6qIIqqM*j{8@?<Nnq2xPSFM
z?q9vne^LF9`_~WP{`CjAfBgdPU;lvn*H7U7^%uB*{RZw||AG70kKq3GC%Aw83hrP3
zg8SFc;QsYDxPSc)?qC0d`_~WQ{`E(=fBh2fU;l*r*H7X8^;fum{TA+D|AqV4kKz9H
zXSjd;8tz~JhWppg;r{h^xPSd#*ZZ}$eh~MsKg9j(7jggkN8G=D68Epa#Qp0xasT>H
z+`oPl_pd+2{p(k8|N2+lzkU|?ufN6p>vy}>|Kk4j!(Ho-asT>d+`s-A_phJE{p+uB
z|N3p*zy2HduOG+#>(6oj`gPpD{vG$PpU3^{?{WY7{h=RI!vk>t@B!REya4wPKfwLN
z6LA0V1>8Tp0rwAo!2QD`aR2a$uHhB9fA|INAD)5xhi~Bi;T^bt_y_JE9)kOakKq2{
zCAfe13GN@Bg8PTB;Qrw)xPSNy?jIh5`-jiq{^2#afA|gVAD)BzhwtG2;XPf$e{lcs
zAlyHE2=@;!!u`XKaR2Zm+&_E?_YZHv{llMd|L`c>KYR-J53j=g!>@4v@GRUvd<*vv
z?;835H#`jY4<Ez*!^?30@H5;$JPr2`U&H;w+i?HzH{3rw4)+hA!~MhSaR2Z-+&?@I
z_YdF0{lokCxALIH{lf!s|L{TFKfDn44?o2H!xM4;@I~A|yb<>gf5iR6BXR%mN!&lY
z688_k#QnoFasTj5+&{c?=zHAoP~1O!6!#A=#r?xiasTktuHmb-;jOrT_$%%o9*g^j
z&*J{!wYY!yE$$zli~EP~;{M^i{A_vd;{M^mxPSOC?jK%^`-dOn{^7~EfA}))AKr}n
zhd<YbN8|qC)3|?lHSQmNjr)gZ<No2>xPN%}(C4|~;kbYJIPM=_j{Aq7<No34xPSOM
z?jPQc`-i{RhR5Un;q$nEcs=ePevkWy=i~n2`?!C2f9-wP8XtiB#}DBC@ddbl`~mJC
zpMd+vFW~<14Y+^&Lv4Hn?jJva`^Q({{_z*Me|!e+AHRY7$9D{Uts5VL`^S&q{_!Qa
zfBXsVAD@Ez$FJc2@h!N2{0r_MAA|eH&*1*?HMoEL4elSGgZszt;QsMFwfEC*d=Ty*
zKZN_o7vcW#N4S4{67C<rg!{)g;r{VYxPN>U?jJve`^Q(|{_$71e|#41AHRkB$9LiW
zD-A&7!*KujG2B1C4EK*e!~NsaaR2x<+&{hz_m6+W{o~_s|M)rFKfVt4kH5qH<MVL;
z_&wY|zHjIs-uOV=KYkGRk1xdi;}3EF_(a@4ei8SNZ^ZrMA94TqNZdbu68Dd<#Qozh
zasT*C+&_L3_mA%!`j$676!(uG#r@+;asT*J+&?}Q_m5x2{o`A4|M*wjKRy=skDtZ;
z<7;vM_*>jRJ{R|o-^Kmodu#8P-uPhLKYkeZk1xjk<BxIw_+;Eaei`?VZ^r%OpK<^A
zXxu-38uyQ{#{J{3asT*i+&_LB_g`rM8vl*^$A{zo@#DCEd^zqPe~$adr{n(d>$rb>
zJMJI<j{C>Q<NopUxPN>-?jL`T`^V?w{_*>`e|&%K{TG`aApe^`)AR!Qcm0f}C&-`e
zcQn00{%)V4=@Ig?`HW4kke}UmXnKbHZoZ@M>N_|6Lp}@7r0FB_S$SqnKatPUGi~~c
zeAb?M(_iGf@J^aOBj1&G*7O_sF1^#H@4)@jd&ok_HPG}Rxi+kkrWeVzV+}PuNv<tx
ztm#d1?OB7?qBYs{DY;gy*`{B~wQNl{eGBfN-eu^+-}ErKH|&w7m&v_j4>dha?k#()
z>1}fF*@I1wlY7%1ZF-&DyY_I?^W@&P$D7`#HvLbY1<r(~56ZK`nbGt^d6qa+n!YH{
z8fQ+^ALUu(Oma3kqnchR&n{<J(=+AS=8S84r#$<dflUvUXQMN+>80}QbcQ-hovBS<
zm1nIpx9P9)EOsV0eO8{;&g`b&%Cp>=-t=9#e|oRl^j~=wxD%Q_Ebj_;hP%TZ()46`
zx42`P-YoAPcTm%#<=y0tYI?Q2yWC+-&z5(aJFe;7aQ}G+x(nTjO&^zcr90Ez=?-mr
zy1ZN6u}yE6cdt9R>GASzc1Jh8Uf$jA@TTX>yWJh%^nQF)vj%8-z^o0_2u&}TwSyX>
z=?Sy8P-8T`Vb&gMkfuk>+C+__R#CGw{bJTKYMQ2R#QoDd4s#`%9x`hqHB!?{X6>Yg
zYI@47t<+deZ<)218m#Ftvo=$sHN9rmZfdxu=gitpjo0*^S^KF0n;tZ4Lp5U4i)QVp
zhEz+cDVx4DYfUw0)1Tu0vnFl&)T~w2tZG*^Y}2!5ZL7v@de_?LXf!=+*2Ze&rkBmy
zSq<Ivv{_rLv76pDYi~7p)8l4su10Tq-S=wusNvP}YWk+{&01g0-{*HUJ#h90dW5DI
z&fY-}(e%XGTj(*G-Z*;?JxJ3dXK$iMX?o@CUGy+b&z!xD9;fM@<zQqF)b!BV8|jgn
zUOIaxJyg?EXK$s)YI^JJz4TyuF+G{yOpn&|+S$A5;hLU1dpkW|(|hCovj=Q?@azrs
zh)pk^y`vto>B+OV)MGZidG?-q(56Sv-c*m;^y=BW>S6V=dfKLM&t6y0+w||*3ujOK
zo<2T%Wj%A#&*T2Hr*8WC?6vjWO@E)gxSqV}^Rrjivp4;I_VRlArtio7)B6womfJi)
zVgoROHZPFa0Suwd6C}0(V`%dRi9Ns|+B`yH6EKQ4uaMXU45Q66;QkZifOWt;`dpYc
z50TgijHJy=Bz6KrY4a3`t-x5?yhUO!Fqk%vk=P83rp;?4b_2s{^Bjroz<AochrE`=
zfZ9ArVnZ;ZHZPLc5e%u#lO(nTV}doooZ9?JVo@-uHlLDM70jy5uOyZQ(`xfAiFLue
zU|%q>HV;!_V=yvU8O*HB&m@)xQ)}}ziM7Gp+WbvoaWJ_ypOaV}%&yJvB$fx$Yx6yc
z^}+nw{7+(mFu^t-lvp9mu+0x8mIza9^F@g@!W`TDQDTuW$u^&qSS8G|%`YXE3Dbma
z!Z_Q!Q(~VmP*^BTw9Q8)Rtht1^HYhX!c^OQRbs6$SJ*2Iw#{QDHVdO|^ID1B!f@L>
zS7N&`-Zt-**e?vY&4VR23?pvyVu>BYklQ?2V#_dQSToGI&7a}^6O)Eb!>HT5T4L8Q
z>^9Gq*fxy2&ASbAj@mq2V&gFKHZPahISjqc(<QbJV{h|ziM_+%+dN)k^Dz20ub0?8
z48P6uCAJUaZ}Wb*|KtGLJYaGIID$4WnA`ylq0JK}w}4}4^M=Vi;2_#OVsaBWiZ-v9
z+yxG!%`+yqf#YcNj&hcg18MV+$&KJh+Pq|PCpeTgPl@~Qa4c=!GPxHV3@!#IGx5Fo
z%;aitHf?@0xg4BMoA1Q^cQ~Im|CwA6PN>a?CRc<rYV)JXCE=9Xd@1ffIj1&%np_l4
zs?Db+SB0}`^Q*~a;k4R(EAD?3=hfz4lMBO%wfWfO%61OUtj*6RmzJE`d-Ju)wc*^_
z{B3e^IJq{Tn_L~vuFdZzmxt49^S!u#^S<)0k^^k>z{w5b2yult!!|#hTp~`f%@-%v
zh;wZ7$H_(FB-?y)a+NsCHou%)CQh@>H{<@zJIicK4z$ffCpU^CZS&H}o#Ig2Jauxb
zIMz0Ao!l!9w#{QFH;bcf^V-SX;&9tMcXGQp-Zt-@+%FEe&4VX5j3aLI;>jK3ka5X4
z<u+fQTr<wO&7UV1jgxNk>9~LM>d9T>u-iO)a@#oWHt(L?Hx9hb!zVY6BX9Ha$(`fS
zap^eqHea7y`^~|*<KA)bZ65zUZaz5rHm{HSPY%D$^W*-__v8M}`{Vwn&;T?)fYb)~
z@3aCm0L?!jwFEQ(&0pX>t-)LGX%GDV=0}j)gbhLi5T7?S3(dbEwG1=>&EFuk4m1G4
z{ig<k7J>$#`6HxOf(D@ZC#06b^Q5hy0cd^;slA{9XnqW-&3Ga-0P((3v(fw;Qp-UD
z(EJ@z>p=q$+<$67XhCQInm<HpMQ8w;e?)3YXaJhOL~2cF0Gj_qYEftaXj80DS``|A
z=3kLo78-!&Z;@IT8h}2BuK8i4HiibE`DLVbh6bSdX{5G>2B7(Er1pjep!sp6HirhF
z`E{grhXx?_b832;zej3)XaM^ByXFUy+8`Q$<`<IMAsT?@Cz9GC8UR`&=MC)<4M6iF
zNo`VU0N(Q}N$nC1K=U(6Z4(VZ^E*lH6Ae`JLrHBE4M6itN$nI3K=V^^zNW^i`K_e(
ziUy$hv7|PO27p$}c}=@T1JL|jQrkrXK<nkaZ~iZ-1#=(JhS2~tznIjH(E!krxliJL
z8PEXGnz?V9|4eGpXaJf&O={I>0GfYIYT0N2XxrRxv~Dy2ea>L>!%1zN`;k_T2B7)p
zq?V2bp!w^h){X|C`R}9_j|PA?&;3lRM*~2+=l-VUqXB6CKB@Ji0qAp8XaQ*enm<r#
z1!(}9e~@}2HHFPzD7A((0L_0WwTLtT&7UZ>iZlStzbLhgGyu)tD7B6>0L}j>wU9Ib
z%^yj<l$y!rpOjik8i1&;Qe)ZtmQs6313-(Z9&7$gsnw(bX#P#9<)i^<{!Xd&qycFD
zPpJi^0cieEsTHLGpdD2|(vs2uG=Hhon$iF?|EbiXsz+&4X#kpERccph0BBj&v$U-=
z08#Iz=C%1>r52V3fHqcr-2AdqJ4*x5{IpVAO9Mb_tKO!)r2%MuT&c~a0cd_*sokXk
zXntO)?WF-|eqX8mr2%MuV5tqJ0cd_<sU4;PXnta;Ev5lzeq*UUrU7VvWcriTDAOwI
zS7?`M0HU8sO>^`&sd1)trU9UR*8k8#>xXEgX#kpET56|h0Ggkg{wg)r&2KHW*E9gp
zkEJHN`Lm@~n+Blyx22Yw2B7)7rPiAUp!vV07Mup4`NO4FoCYAc|J0DvlG6Y*f4S6}
z(*QL8xzwW505pHP)T+|}H2=EPveN)Gf4kJW(*X22p|tS&VcK{a09tt(faaf<T6!9Q
z=C7Apdm4b|zn5Bk8UWgS{W+~Z4FK)F{+*Ve2B7)-rPiMYpwClket<a}Km*YH0^tWa
zLtvHwo?y0s2EeQVyus`N4M6iF%-IAQfaX^SzsMPe=4Y6*4XFW$SqFHB*#{Z`vk>qQ
zvk^1^W+mVyW+&h$W+`X@n!h5vC1)<0|6<N!&;T@l#+=ol0cie>Im<x<5Zr&xc$oE|
z0cie@ISWDq(EK5DR)hw?><IkGEC~%j;7d7U5_nV2oHYN*oJFAlX#SKrt3m_N{3~;o
zg$AJcTjs0_4M6k1%vl&3faZ^xvobUQ%|A0|X=nhNzh=(b&;T_5O?X_+<TQUycwNry
zH2=<=<)HyE+XLS->q7(3{6BLR2p(uQhz7u{5WKMYhrTyU6dHi$FPgJPGyu(iG-r`$
z0GdB(&MMIWH2>0^WugIS{-!zWL<7+0-kOD?0cifHIV(j2V0H?A8r;7OfSj$O0WfPt
z17P-w2EZ&9Jl1R$4S-oKcy04<%~>uQfadR-vtBd+ecrBFFdBg751X@MGyu&%HfPCb
z0GhvS&YIBxH2+z6bfE!g{<QGwoLOuBwK>a11JL|!bJmRppwIa=3kMH38%G1s{Bm=4
zjs_s`^qi?{{<`q?oVjcMyE%(T1JL|=b5@TAp!xUaEFTR(^Y_hJKN^7M|C_UbGyu&X
zIA;ZE0GfX=J|Slco4;_*8qxqX|KXfPqycFD#5t=-0}%X0&M=x~#AldoqyaGNi0|lg
zjm<*R05pH(oRy>jX#UALOGyLJ{FQUok_MppFXt>K4M1@JIiqP-lLo--CjO@RIpcS7
z#<Tf7<9`YbK=Xsn*-#n)v!eJSv!gTs%}+XKOKAYin&O+xp3(pW_h0Z)W>aYZg0IS%
z)#hKFv#c}#&EGm_U1<QC|8>s7(g2u^#gCblr2%OE**Qx~0}%XL&e*OMv$ps)v$r$=
z!Tsk<uGw4~0JFOII<vbp0Kxqie4g1}8UVAt_`c@<owL9+0L>p9Uzjt)%|AS6iD>|W
z`_CC;v&J+4&3`;+k!b*$KRLcKXO^3PdCoG^05pH|oOPxF=yR*hLgPctM$-V8mByEv
zou&aWON~!8TTKIC)*9d1{MU09n+Blyv*)Zf4M6j6&slC7fadR>v)(iSeO`9+gU1i&
zjJR2Ge6iVa8i3{}pR?sO0A|hc&1TPO0Gc0t&Zg4<m{rGDn_Z^?XnyuN+fD;u)*av7
z{O@xX9v|NP@$uz3GvEC4bC#Y4p!w_PtUV1t^WVqE=S+U{=g(Pv8i3~CpR@cl0L|Y&
zXZ>ja`us#*05kx+0q6sG1<(NS4xk_4B|rnfTY$cR*8mLw?*aM)UIa7%yb0(Ncoon9
z@GhWV;AKDq5Zr&EZ;0<&XaM?L@^}`79)dRl4FInMdI{bMGyw4|3q1vI1sVWe3-lJe
z7ia+DT@-qZcsGRxAh`cRufe;41|Z&LdOGlSpaJ0ZKm!o^kMw}x1wjK4+<&1DiM3K_
z0C-2Fhs3*?Cz0L~^d+&@3JpMT|Aqb})?%Rn;7vgT5Noy2tMIO%0f@C+=vjDM&;Z0*
zFEjvs4m&Rl8UWrH^f9ql3Jn174Eh;f8Z-dBHRx-2ZO{Pl-k`tX#X$qWn}a?l_G+O4
z;N3yL!^?vPfVT&I53dgzfIj~{&VoV@#2bVLAkK<HFT^{91|ZIoLQlk7ga&}u2)z;S
z5gLFvi_()Mxc@=}z^jA?fOiS~5-$@PfH>O<eG{(}8UWrW^iRA{XaIPl&`0q~p#k8X
zLO;bzg$97P3JpM<wT0d)&fY=;5NC0r$BMJL&;amiq1WQwLIV(Id7<ax?Lq^<>xBlO
z&%5UZLl4&SVbUvxUM%j8LIc1{h6aGQ41F1|85#iIGxTS?XlMX<)6l2!s-XekT|>Xd
z%Z3Jkw+($8uNxYGnEy`?oVW{R094*MGyri|re_ZC92x*#Iy3;hb?EDO?a%<U{GIgT
zp#k8{L!Za1hX#Om5B(l59~uDOKJ<OOerN#t+*DpbGyuGT=mU8L(E#ucq95cXL<11q
zf1xkrHADlzdx-v!7ZD8rZzB3cUPUwjyo+c6cp1?%@;0IYh+3!60L1)%dLZ#aq5<HI
zL?6j3i3T9J|MXA_J!PQ*;H{MU%F*{cmv}GHU-Dw20pQI<pUJC<27q@H{U$Fb8UWr-
z^qst(XaIuyPY)<wP&5F%q3A<-MbQB8j-nrpTC&gp@Rp(hh+4DIoAREb0pLYN1HhY#
z1|VwHLa!RNYoP()WkmxJ+<&2O<#j~^5cB_q1|VwT^u*$gMIRfra-jj>okc$zwRE8Y
z2=2eo*Yet;0pPtwf6I%D27osgeJ-!A)BuEc7yWM3@`VO~w-*gS)cS?qH}t>h0mciA
z1|WKaLLba4j0S*r82vCWF&Y5gV)Vtl#%KU|kI^6VBBKG|O-7&0tBeMKcNzV1^fHA8
zfVUZaGp{omfSCVJ4>VqAGyuHO=%ab1(E#vHqo3xbMgzcGjlP=K8VvyNHTvt|{tFEN
zZ#EhLUTri0(YqD;ZC-9P0KDDkyLr9Q0JQwK^n#-S;0;F~&MS@vfOj1II4?OGfZ+ZM
zeL1f=8UWsN^yj?jXaIQA(WmpOqXCHCwa~9eFI#8;c-zqcM6X-u-Fe^907Nfb=;5O`
zF7)xd^62GTeje^WJ@uluPLDlad-V3a_h<m37ccbq(VG_<faulJv#;g%(eoF2e%^jG
z0KEQa0Q$USUVt<JyaCMz@Cu{>2<)JkAK)cO0}$9kF<-!IkOqMFp!ow{gfsxW3C$-2
zR#9jGco&*q;AKbyz}t`pAh3?~JZ$-g>4iuGz#Gwg1g}II0N#n_CwM8+0Pt2cU%_jU
z27vdX`3qi*GyuW<N8SFOS0fDo??&?*yc}r&csrW!;PprY5c41D0m%!J27ouD`4C=_
zGyuFK&5!VsqygY9X}*NlBn<%XNg4oNl;%-*Q_=wNsx+^{yOIWgm!)|Y-j*}~fpr!0
zE`fa&8US9HGyuFY10%!zm%z--&lDPfz|zuFleZ=f0IyB+HoP}!0C;hl$KlOM1Hh}(
zybkY98US9N=6M3!D>MMSKF#~^{-*)p1!^8Bu)#tDz$?_e5bsbL0A8ZziFk|B0Pq?$
zZ^U~v=a0gR)I1VzQW^kWrRJ4*m(l?6GBwW>*k+*t;B`s^!28tv6E9R6fWSrz4M1R}
z#k>^nR2qQb{)>4k-l{YJfwdO%R=ihf0C=&|0PtotpT(<{1|YE8Vt$L4D-8f|SMy!G
zUTFY$|C|5f1xo|K8`gYSV8w+7fOo9<F<!DX0K8?*mj%{bXaIQ6(g5(Hr2*hgO9Q~G
zmIi=#t@$-xwlo02{TK6Xyl!a#TK;W%;nD!`#x)<uE0+d<cdq$4Ub-{@ymigj@!F*U
z;Js`9ju$Tt0B>INdAxdQ0C@MB-wQ0i&;aoEHQ&eUmj)o_|I!1P7cdO~Z(#F*yn<-}
zf;%X|A*7cu4M1=U#e5;JVHyD5!{!fp5z_$hCN`hQtC$9Wcd_|JUdA*4!EF@tjl7O&
z0Al_>J&<`J(*OiFQp`v4N~Qteoos%Rmog1NaR2GC99&DG0pPuC{xZ0jLIV)oOnNj2
zS5wSu@@}R9;N@(dGq{~X0}xzKp#g~b&-8!}E~uCX<qb^(5Zr$;FUmWb1|YbkVxE+@
zGz|c+X&M0D(=-6QsLiADrltYlRc&51xT`_~z{}b^D{pHW0AANL0Kt8w2X=7(#XM|q
zV<qQfSAEYjJGiq#1HeoB`!P?u+V<~xZ1dVSZ_9g|1|Yb&Vjh<_Hw{2=|HZs+aCe0U
zfS0#<Uf$j`03+9D1_16qJ-~wtOiys$;O2vQh0_4=4yOSK?!TBP4sNl~0Pq?&ZyelX
zp#cc)znDi3ZnDq-1ovOeEAuX=0SNBDm}ll~P6H6!e|nzB{C|3&2N#;2=)wIL^U=K0
zX#jYqo1YFYwa@?rw_40s2iIC?0D}83=C66N(*OkbU(9C*S6gTRg8MJ#w|TkK0PuD<
z-yK}93;^@r=>g9Ro(3Se|6)EoxZ*+s5Zr$;KOWqFp#cbPxzGRv_g~DL2lrfP0D}83
z=Fx+jE;InaRi|ftaR0^pdT`l=27tG{`S#$tWdNl2z4`ax!V3*RaR0@8d~oH31|Ycq
z^w1CPzt8||5Z?MU0Kxqi^Y+2Lrw4z`<CoL`gg3wW{NU;f4M5EAr-y%V`Gp1`xc&6_
z=k-qm@b1Vgv%EX9V*Imb{ButH^ZWSc%~{?VS#H*MMs}I??U6HQeQV^l_~*4*-yB(T
zwl_w0nC*Wfr_2@<|7`yqd3m<iMi!g>)sbyxe`Vyv*=LSiKl@7~|DOGYkwxeD_sHgR
z{A=XcIi4N))g1pEd1j8MM;4m%$&robe0*eN&c{ZsobzuZPtN(*|HsmKz*E`(|NpK;
zLdc4!L`2EV%1Rl@%#393ojuOE&N=qTEM!+?W~MZxk~FMTB2p0{A(f2O|NZ{{{*U`{
z9*_ImjdNX}>+^ZPp0C%-=}U0Y4-z``14IP<E24(Jj~J!zA=nsR5Sk26iC~5fqMYFo
zF~rbDFm1U<sBUQ?{I)a`SGF_|uea0^^o&)6B4at>$#|70U@Rtj81sq$w&oDBTeAq4
zt!YHg)@0(@)_7uVD~*s~A`^B@;Y0>gFwxHBPyAx?B1D<ph||oDL^882(aLN^%rl!3
zf-DAvDT^)<%W{mk#iB|~vnUcfx5*F&+aw5Ln<&w+O^_Jhwv*su<sx)gS&48~MxvT^
z6Y-vPoxF{0iLAl4Kt9JdO)g~{Cl9cVkhieEAuF->lD*iUk_*`%l6%?jkT+~^BFk*A
zCOdC0C1-ChBtPALk-V}!m3)9Bj%>?8kW)EA$qzXE$cr3qWFbyFvN@+EIiAyq+`_3t
zp5as{@8nV-8*m*W6I>$XdM*L-7#Am*gPWPG#l49f!o5nW;Qme;;+`UH<@rET;Ta(L
z@N|=kdD=;RJa<SNchr+)ca)QycNCJccU&NK?nojn@1T&xc|%Axyxyb~UPn?ZuN7&Y
z*O0V_?-<F1Pl-h1lO#3q36nna@shZAvXXRm(viY;u0&PtoQrz5b3BTPe=tggzdOo@
z|4~#C|E;KA{_3dz1WKZ$1ujH63M58l36P>53j{>{5^#;$x63-pVwYi5{4UL?mR<5u
z)4Rl?cy|j#>Fs8Zirl?9s%H0c<jC%?kt};YM5^uSkM!Ns5m~(Fc4Xh4n#lhIizB54
zGb0@YV<IyJLn9vvdPe>bw2c(nYZPg=S2HqZuUzDfy&{nldwC<dgqR|=gw`WMgytiz
z34Mwf5PB8CAlwn5Abc~zO}HW=M>sE{Q#d)|w=gMU|32Rct9^D63HyvATJ~v1Ozo46
z*dZbup)0}_5hk)ZqC#XTd{E>|ID_b5xPs`@a5vH0;W?s};hmzF!k0vo!bSE+gj?+Q
z43FDy9p1cOFMMLZayXZmc=&NK-tZtX#_+3RD`Bt1rouLg4~EHzcZNBL-wewTzZUjD
z{9@R=cud&t1A$?N2OPsl2Ta1QAJ7OJIdCY9>7YQE@<HY>kAthBxd*31pB{W0`uku<
zsEEXkP;-eZp)nHap-mFx&@l<`Q1(OCq3VZpLVXV%4lO(+6xwx&Ep+YB-w-j$uOU{F
zLm}~!PePg{n?gQImV|IfrG^}piVX3Wat|qzG7IUJIvTPjbtpt!dS{50G($+7^v~dC
z>5swV(p|yqGPi>@WXghlWio;bWJtl!WjunHWz2&`WRC`$$w~y%WO;+@W$A)PWfy{&
z<%WZl<vN4h<r;&s<%)tH%OwUa$^`}OK5Q3ca9A%W^6=rHio<(?1`aa?(aA3bO3Qx?
zw3B}km?GaCct^e@@QZv>Ag4lbpr(Rdpr68tzybx?z~>4Afxi_P0)-X7pEFS$K1WvU
zI9IJ$cWzKI_Z+<v?VOB~*Eu^S^K&UmYUge%iJqHOVn4^Byc(dPJRab!+!b(1xjEp8
za#6sda$LafBYpw;N2~(EjvNgrJ0ceF^2qjp^&_kP;woeQ7Ai0Nqg9&x>s0dnhgG8e
z8C1ReWmQf6?NyKXr>F|~x2SIQ|E#*`$ENnqPetvapSxP6UzS?BUz=K}-&Zv|KOS{$
zzhmkWe!l9QetGI^z8&ggzTefK`3h*%`RZz9`vz)|e2X=le4lIR`7UWl`3fH8@zp=N
z?h|@++~>;C=RQ40>wQ*^X8Q<hM)??NI{HLt>iU#vO8E3?a`>!ju6XY|HtKDB?6G&`
zu}bf<V`<)f$AY}qj-B@2cU;}u__(ll#BoONvg31Jy~kg9tsZaj64om4GSs4ag=x8Z
zUDeX_>eiC<`mM#`C8)jZc~X1CGg$kfXR&sf=QHg@&mY=8p8Pr{p4vKxJ^gifJ@a(d
zJ=%3Xd3@7(?7^*D;h~|M;^Cp|=aHpr>Tyq3-eXdi*Ms%My1U|ukM0g9+TD{*Tywv1
zBGLW*32%3LJtKEXJsEc^JuY{u-fy=`y?1W?daZ72dc|(SCuwf_C!O7bPingrofLC>
za+1ky{^U1T9{pZdb^Qiccl|8abp2r07JW<CPx?x(j0SwJ(guHAP8+;;p&GQgR2r1H
zyfmP>tQa`C2pVd+=o*T+_!}~~<Qh&nw;4Wj{$g0=%xaYEEN|rPeAdXoIo3$RxyERl
z^J}Adr!}Kqr@hAYPA81ho&1dhoN|m!oZ5_~ohFRgotRA)9c4}W9j#3o9jPXnjuj>W
zjy)zOj=xN#9r;hOJ8GW#?%;8%&mrwpy+iY<G>4H>ehwQ=4ITEIN;nvrvN!~r&f4dj
zzOa92T4n#mG|`^L%-vqrOvm2JOvIjSMrU7YHg5Oa?2+BPS&1E&Ibo-4e%8+3T*WTd
zoX@V>eC2GP`P;L<%$v{hS!A8nun0KoVqttX$wK06odwg`*A~;ZD;Ax$0+waAnwHVF
zZkG18DVA!s^_Dwr-&n4kS+N{Av&-tn8BME<Gj3MCXOgW>o~g4EJM-F#{>-w~xDEg5
z2R0g~3vHZFhub8awy>!=Eo;+vn$70N=~-(Y>u1(Stjny=TGQa4v+!?6;7@q0XRUw0
zSM<SG*1&fpz;`;sPtbs$#D99+W*L6+Yj}q`c&B7|M>lw9O}K(xRs(P~D`(!omDR%)
zroffD!4+%5l?zyQ!d*<;zJ@!hgF8!tJ9L3N)qp$ZvuK99e+#Rya<&>)Bo<c29#%*h
zR*K8K1Xk@4tlqd?DXb(JR@4esRu)#6#Viq4y9!qQ1+4z8eK0%;LwF+l;mK??^@FFB
z22ZOVo?0I~z3&d1@Fe+9NyAe$fu|b)PdO8wb|XCXet7zej?5<Pup6XdSD3)=2!LIZ
z4!fluc1<tro_VL&u#;+FN5#U<Itx2Y9(Ee5Q5EdEXR!OGoO59(`ooUYg`FvA=mfiz
z2D`Ncc5NH%-uJMJ|F}rQj%GAag57NiyF3_ndlu~a2H5?*a0<S;&clg#0w<#gPDn7E
z6n!``!Y7O2^t8e$dIzWJw;L5smKB^ZNjPcrdfssA65;e+gHzZJr|~14%5`_v6TEOr
z<>9oN!m0Ix)0+aPxB^b|V>s2H;B>Eh<iSbzhZC<2C!b%(2c|$GOoK9*3J+mAjKGvw
z_7v3SfT<w~(?buYh$~DJDom9Em@X|aWnRIwne!@x$rAw+$QUNkzT>B1Dh0uGN`om?
z3DfE^Os!FvUMt?KFv<F0qLsm9i+~Ad1d~o!GaIH}JxssnFa^h98m{~3!(<dZDg{$g
z52mFPOidC@&uo~Ybudkz!BicC>AL2d2b0zpChjqqygcf5Foi>58mGflu7v6Q5T^7y
znAVGapJ8&hzywc$Np24lT^1%ggK9KP`Fxo6O)&Le!1Nyj6<GCO2Ss=Z%1{Oh5e7=3
z4~nt-NF1m~5vWKrs7V*7$~dUYY5<2aJE)B)sE!(_k2$E27pM^pR4EtKsSZ@C1Jr65
zRO|aWVMPW|F#%9BSx~hTpl)`ca>1Z>NuYWqpnlDuf-gV~KY}VQ1=7hgflBTHwLA=}
zsR!z52Pzr_YMKbDS_JCa2rAnNYC8<7yAU)A3S19LOanzW17#MGH3yaU0JSE8YG;6Y
zmw}4k1~u;jRsRU;{xdiZl->#yUtIbSsQ*!*05hNgcc6kupo3JPgc6{ICZL8VKo3Je
z5nq8O{)VgpS#$wm6as1Z0&%DVd9WYy1_~hqjidvWTmd?{0hH1KwDK0HWg6&ZHPi!0
zMj42P>EI!t8x5cw6QCVOpq@aWpBSK^i$FuyfQoJc9d!aF4FWAq0X40JT?K*)0+Koo
zM8zeh40NRjlw}RH<q6ak0rZsw6m|({tP-f~HqhBqptM1twJ$(zOW_qjaA81lx<GV0
zL}Y>PG=cJrf%fcx`h0=@NI-$fK!bTeg%v=DH-Qp6fEHf?HGTqmoCk_rkI(|5<Pzcq
zx)cG*lmpt-1nM*b`m_ZK^#mFX1uBgJI?V)1Ee2Yx0cyPs^x6Rw+YdDR0jTyX(Cu<$
z4Uldm5U(DPFYj(KpkR5RVNIZ7L!e`8pk!B|<p7{&63}xZQ1k_$=@OvoYM|>|K-rIg
zw!4A42Z6rFfx_p2##f@kfXsD((7AW=0<8-JwMzoMD*?qH1DZDks<#5VcLd7!2HFn+
z>ZbtxCxHvN0B)cVTtPXwgL-fYcfc*QgKOvp_b>o1;sdyeDR33v!CkD9LcnQgf#cxd
z<^=a404_uX+{httB?{n9)WN0bfLk#F*J26o#SUDI8@L%ia5bUeZU}HWao~1R!S!4O
z_frTis1)2#HMpWCa7TB*B|QYU^b}lEFSw^S;G#yrO^t)Ang(~Z04{3@+}1kzJvgsw
zaA4u!#B{)sak1_McP0ofO%&Xk1h_UCaBqs>;#9%S9RpXV3+~PUT%IYoJu7g1w&4C8
z!3Da38}tHK=nw8N7+hjFxJ5F!MjE)scyN));3m_+Rc3*^%mJ5~4{oy<T<2AApXJ~}
ztH6!cf-7wRciIdtwFTVjJ#ejU;9ehri|qh6`xIR53vjnR;Bx!G?Y;unI{@x?5M1y(
zaKrDx6@LJC{0Ut0IJo5raLr%9Jx_y+{t9mT8@TE@aMugqvKPT^{{Ywh6WsR_xbWZL
z#+SjBuYfyW1(&`CZvFpUdnPz|J8<&o=GXqeyGNIgZXaDgy8rHf|A>5edB95^UUcy4
z|NECHftSzUb>hh1KLjJZ-mb3^rR%H2x%Cx7V||&}w*H$K{<B0>{`pCS{`o;@{aGZo
z|5+eDuFVm(Yu|{dwXej9wP}K9?F%unIzcq8juVvCPlVy>2ZDd~Ju$QLj%ZmKBw|+v
z2-B5Ugy2daF~8hHv@X9Ol9rzmR?8iP$nqoN=kGS+(eHai`tKIP_IERJ;CBPDvQ$fS
zE>#g1m&ysJrK^PWQZe!GS3c48D~HJYl|{J!N+aZdB@=YN;)(vBG@|4unehD?PN@70
zCbs_cCkB6b5!ZgW5kWs33C$n21ltcQVsz1zs97{1A{KQC-Nj=B_o6EC`MV;~_+5se
ze3u{$zl#$5-vx=8g`Gsp0v8dtz)F}cFcNzgHWA<F*U4@3OXTzO3uK%5X|mY-IQjS7
z2>Hp}8}fy@Ub5rdQ?k_DL-OBmcgWq}n#lRzs>vSTO34b}3d!`}E|Oo*rjoDB#*qVN
z39|ZZD4Au}k390#ja>EBjvV&YlC1O9h|Kj>hx~a)o!mI1K&H$bA{)(!kOgK0$g|U&
z<U7;M<izPsWXtJQlF0OT(yys0Qv1{gQs&eE$$qMvBstYiTK{r~)b*vFl>eoi<ng7D
zr1<3miQ!8U>CGgCR5}?#3Y_#NX-+zl*e0z=A0`Y*wG+okqzNUG{)8lH=Y%k6`ZF)7
z<ufZO{xcoP;`2(>zRz<}KgY+T+Q$c@GRM249L66-NsZr%`Zrb`)iYKSRXBDb%6lv^
z>c|)=YU@}))VoivQI(&pqryHJM(KRgjN<+zA2s<=EUNjVKvc{}_9)Yjo1=t2E=MkY
z_!{}}!-vR>5B-t$A37o>KirP|H(C?fGg=&3G@2RdGa3`AIvN_uJn9)a^4>PG`n^$P
z<a^D?lkeps`QD2}&W!Lz-Wg$vOdMH{I6X2SAvW?UVtM#g#M9x9h}_|u5$?kk5sJfk
z5nG0nBi_CvMU=nujR<{b7oqdcID+S$X2h2v*@#<1!V&R9ToIN-n<GSrmco|@zl1*>
z91PDLd>ZaPcspEiuri!+@KX5D+obTyw-MptZ#~2H-dczAz10h!8Bh+tJ0KpOJir@%
zW`HsL;J`}Q`kSe+?l*&BMQ=L8eBay*Q-5<UjP1?Eu#c}}!Wv!&hS6R-hMjtC5+?Lo
zBkbp^Lt!1S1j4dkF^9RmS`AfrH66O;)!Wda{*KV9{u`l@{Z~Tu`_n@O`pKblFTFz_
zytEF@c&QWW`0{Y5>`S3gx|eLB1ATu(%KN^Cg!K)D==D7b+1b|=GTU1ca=$k<B&|0x
z#G%(cM5fm)gs%5!$eW%+A>}<gL&AF)LiBom2J`oP44&)m3U2GZ9h}i!7VOlW5q!9t
z6wJ`=5j@mo9$ejZG?>&S5p2}O8!XsG7yRSJLQuzx;h>xsok1Qi8iS6!C<<bEkr?#x
zc~DT}bGx9J=Xybw&kqNQJ>L_w_KYd0=h;$V$+M4vfzMt9YCUTX-0`d=@axm0z}Bb1
zf$2}}0-c_o2t52$HgL;RfxzKThQQj+@8_tU!{^L8JI;xA)}32<l6$WE3GH0T6R&fD
zPt4D0KT$i!`$Y8IYzI4h;C3}2t7AOCwWBLQsiQf7rK2d|<Kwu1rpJB(@sF(ntREi@
zIP_R7VB_QM0dLw@{VUtY{G-}m_#3x3`3tw_`!7F=_V0S+<zM{B)Iadi5r3UWLjF4+
zZS|jjxaimZ@SR`I!-sy}4=epN9;W+oJ`DAndSK^w?}4^o#sdjImj|4F$`96jw>=p1
z9cz2$d#kO^H>EAx*S?M9d$`TXm$6OH7ye(we4Fm`_$J(6_p!Y{?jwEwxexvQdY|Fe
zY@hnpD4*C?M<44}T_4F-37^fa96s;vt$5en8}*L4_t@L|UZuC>y)<vSdqLjs?w<Cp
zyQ}UUdso=o`Yxll)ZIC+&39jU4c}?;YPeJ26@Q27b>@z%m&_eKuPt{Zy+&_yc-^?Y
z?3r|X#MA!vLr?kJWuDBp6FtXUd^~Trn0ThO9QJf+;q_E$S@+o9^2uZR)?<&hTNNJJ
zw^BU3Z~1u~yJhOZdrRJ9;U=#~=goEZqMIMxgKxIGpS*d^eecag_myUE_r7K$_wr^L
zcXBhAyG8SFH;LwVZgkD9Zo@Z<-I{LD+>&lMyE)v@c2l|`=Ein|$!)6Xo9lz7Ue}za
z23NnPELWYTVAowumaa>UO0GSPe6H6T|G1DF-@8~ewz(W?EODW4q`8bXIJw+v&~iy@
z5OHy9U~tiBm~!6H@XUFkzRLMoeX{fAdT-~5dIM+EdI{$P_1m23>gS!_*Y!HxtgClQ
zt4nusuM2R}s55cmtCM#6QOoYsRlDd|R@?7Lu5EO*tj%<kt_^V9T5IAseqGwJ^*Xy_
z_Vw=${@42)^sd)C2whKeSg-MOcw1xW&`=}ckW|Cs;9N6nuU7NIen(A}{bF^ZeOI-+
zeR;KxJ+)fI-lm$){&4lU9b5GyyP2vIyN)WtuDI%~T|||Nommy1on+O@*{xM?&rVb}
zpKYtmI-6G+a5lKo_^ffI#MuLtOlRpUr)|e7I&E7k%4~BhqHO~!>}`!I)NI8ocG}Wc
ztep8&K5(YB{KlEw@{BV<<-TW(%TJy;P%d_cp`8BA__cAHwrdY;@~;)zgkB4`F}-GC
zBY92MhWQ$s%~aW}_2aT<)|bo5tVv}wYwNPJ*79XXtU1bftmjLAobD>^J6%~?b2_dx
z;k09^^J(=`jnn+4{HIs0E?W&;eQkB)YMoWaRY(A?x>=pPs%a&5b(a<W)fLOnSKe4Y
zyi#vjd?m#)>WZ7C^%YG^#VZ1q+*ejCeqMfU(SNzlqV95%Me1c23-8Ms7J8TYEcRdi
zWln#&&wQe!+Pu9a*8Fmby*Z^s+1###%Urc&-i*KGx!GEAso795*{r45$}Fc?)-0r$
z#mv0;i>X}kLsO38eAC6EVAK90L(_(${if+f8%_O-Mot+OHJ_3!N;|c!$m7&pq2{Tc
zLjF^=g}+Qv3wum_3M)(u3aKU%h1Mo4g|a4d1<WQr1rx@#1#QNu1v$ok1^&iH1t*N9
z3icYa6|5P3&wp*ypI>9tm>+ADm4DVKC|};lJfGD_KL3j$Pkx)>a$c_CP@ccxojhH`
zf;>S(Qr?PzUEWIrjl4>Oy?IoFO?jscCN4=EJh{YZP;u##e$u5DeeX-@`i7U>^`$PU
z>u<lrqyIB^{^UUJlase|i%#a}2A?G5>YudF6+Wq%yQa4<w_k5dZl&H#4ppx^$4ak0
zM^Y~<hh8rv=lzM(IX6zI<RqQgo#Sv~V~*m9$!yjW&$1_VYqIa@re|mA24;KcT4rnL
z9?9m`-Ie`KXJdA|&g8{Bo#z+*b!sna>ttT!*9p1!L)-e|Gi|kt#o9s_gS8nhp46Vb
zAgJAU;kQ=vg>J1&7p`iNFNA41T`<(rxge}{@WSeG_6xnom$J%^4`)Rje~@K-{94w&
z<H=cT$NaPUj#*@t9Xpa0c}y_N_!xcGzGJhQtD60peVVs2%QOo!BQ&EkjWj(ng*A;b
zSB@Ue>^aJxdFANF%+RA#8Tv<iGX#$|XDn$HWIWfPWfW_8WCUs$XXt9kX9#ErWPDer
z%ji)5nx3cLpYE%EJN=k?Nji^uLi$%Vzw|aWi}WltwRCs2ed#J{Ea_}&ztTRdj-<7y
zK2A$ftx2<2y^toW8kNSN>YO&LqMuf$B9|7eB9LaGvN=s$<y-3dk%82gNA9PV9Vt%@
zJCdHNe<VD0_YsHGMP<FzC(5#^mz4Qay_GkoYADa0=TIIzKdJQa{B5PG^C?Of&f6)G
z&dVsdou^kaK0m0ae7;&y_&iy0+j$ek<rHDXv6SBmT`A8MZl)9{l%)76B&9$Ckiw~8
zm-0nkFXfKBTuO@k?i4$D#uRD!pUHIcACd<SKTobW+?*VFxFp%&aB}kQ!y(Cwat_Il
z<qVRu<rI_M<%E-!<ye!M<<^o$WhayBW&4w8viFnBWUG=yWV4f&WoSvyWqgwgWUP~X
zWwettWMq@rWp*cxOEV=kOD`wJNq<hXl75*eE`2|7O{zMvTPi29NGc}LUn(H+sFYnI
zhm?NeXGx{RW=WC6cuCGgE6ELsVv_R-YllV>x(+>0C_L1X;CrYnLH$rx0{bCq!kC0#
zLX(7TLX5=81ak@H1QCh-3BM0=Cp<m4IU)Dpk9d!RWAVxdU&b>XY>OW`P#b^!Kw&)T
zKuWyffynsX2R!5F#ZSjS5I+&0A+8wjATAm&BhC}QQJg;hmDp0;Rk6vqAh9=b$HhA0
zxWt;{Cia)bHSfO|7q>q)&SHOXoXCFHxFu1GxK2^+xExW1I5$zzI0exiaSWo2af2eO
zu@xdSv0);^vAQB%u{%UsW2g4j#kTA#iA~s-5o@)N7Q266Q0#AEm)K5W%h(*@6R~c>
z%CQQ<2V)t8cf}3}vBh2!+87%m^fN|FXflRNXeef4?~9llds|~-_SVOk?Y$BswD)4n
z55a_(M}m<tnSwqs4ubYE(t@Tj{|Rcx^zBiODc&Oy<GW{1jM^T~7?wQ@F(bQIqic50
zMMv%)i`Lsc5Y4;$S@iU-*65a94bkzt%AzfHU5ehfD>eF;04@5lKuC0!fLFAmfL*k-
zfLZi^0=m(?{HoDK{4&u#{G!n+{QS{O{Or;1cG5>z?p&jV?OdSg?3|==?;NIm=If(1
z@jao@`0mk6_!?+?_{wSXyoIz@-Yi-QZz9cxm!OG5aJ0O`i`Kcrk(Rx~isrn-h$g#3
zi?(rx3ayVvhE~iYM)Tp>LsQ}5p>5^aMjPVZOsnAjLk;2nLDk~^O6A}lqmFS6QR}&0
zQVFi7R0FOD)SX-{)EUltY71utHJ-DCYR;KU72-^%E^;JLA8=5psT|={TaEzg0S-^<
z%63QU)9p6Y?CoY$=k5AbneAHC4cpbIz3d9qLUt*t7rQuBiCu`gg`J-|z{X82Wn-nD
zV`HRhux+GnWBWsS&$>jZW?i6!v(8X-SU*#^SVt-2+Xg8O+xjWQwr+~Swob~<ZI39^
zEcYn4SZ+~bSsE#(EHxBCmU7BG^A$=fb0H;}IhS&p`2t0hIgRp*DT&g~6i3NmqEhUb
zNE8XCFv{B2Aj-3?{*;`p-V~Ru?iAUr&XoVQ+EaQM&rk{&ttg(1<`hLn6AC?}A?5WJ
zJ<63WIuySx$0({>G$>44R4GFY%9L^j1xhf397U5sn!?5)Ng1U-NU5P0qeRe)QgrC|
zQMl;$QpPv$p)_pXMIkoxQ}j3UQTR6RpiI$mQ*P36Qlja$Q%vaCDZA-dDc?4+Q0{DE
zrX*})qF8KVqzG@?LixUtfzq~-o^pQUW{S;5I?Dcyn<z^gHc=jL*htCTuz_L+FNqER
zQP$w2{?Fi*4KHVS$-oQ$27vB=|55Vc<pD2wc+vgaK<WRxfl~5!BgN<MCdv_bG5)2a
zyj|Z+DP5<hoLgt0XsmCcY+Glf4F6%GRQ_S6g#KZnX#HWOZ2!Yf`M9>7QoF`UiCW{P
zoLJjI;aTIOOsw)#npSsFD64xYhO2ui{HyyYGb^H$mK8Bd?8-rk>53#pa7CIjzbr>-
zT~?qZEh|&3mQ^Vt%NmrQzmHKK{nnwR|JI|}{x+l>_-#U2Su&?|E?H47E}fw`E!k6~
zmz*j8ez{Y+etA>!e)&_}e+5zGe}z%#evv5sKdF?GpK%o5pGg#zpJ|k>KQB-Qf8<iG
z{V1da{kTHW{83I}`%yy~U2LS(EZ(9-EZ(E&E<U1gFLqKsfA6L=e($GHz7J9izmHP*
zzkjC8EX+_^78WRR3riHUg+G+N3md85=NYMO^Q_eK^W0RMd48(cyb$&GoH+H#oD}uK
zoC4KxPK_!xr$znyO`qER&5WA=&4%jn&5^3`&67(1Er9xZHk^88mO>4fO`xjJrc+sF
zbEzX=OQ=;}E2v>#>!~_lTc})LA5cHfJf$|yyrfcQhNwm}V^o2euhiM;AJjY3f2fJm
zn`xHQ+h`)wJhWd^duZ)bVzkUD8Jhi+3QclKi?;s7h}QMRikAPyk>>Hmi>CM`n8xsh
zpuL$)q?Jx)(E=w6X_}MeG`7hG+J}jIwAzU$G}1&LO@CsTwsT^VHvM^l*7A9c7XO((
z+Tt^N^uEvh(LcvUqua-2qBF-;qaDU|qou~pqW_KAMfZ$(MHh~RM0=0XqK}NFMsFRv
z6#ec~S#;&6hUl<Qt<gH4o<(zi8i=0!I2PUfaV|RM<7%|&M}`=okDM`!ANIsN{2&pN
z@j*Gp{)2Xm<OkE3f1~y>J)=G`MWc~1KBEaSs-qWUm`AU~jJ&Upsea!Y6Z!r{%*ppd
zF?{bQV`fHv#@rd%7@Ii47JGVRSFG5`!Pw<t<=CggCt`DlEo0q>U1Al7gJQP~(_-Jg
z%ZM$1R}vfgt}a&RU281QyRO(TL&LGRhGt^phgM@PhZy5Thjzp*4~oV;9aM<R9n_9<
zAGC;59CVFi91M;ddK(*8`SxO5_}j8Ly|>MAd~ZAAW(MBG-5r>WOCDH?J2OBZe{g^&
ze*KMTeD@p0_@Xx_;(gzoj#q!<8PE16GXCT1l=z0%h4Hl4wehE3x5W#+ei{Gs)mVJT
zs~_>%uQn&Rz2Z(#c(p%a%PZxCq5hKzRsFUJk^O!N`u)@df&Q$7xtC=L4_>w;WW0Qy
z;P`SRLH6Z*0^Q3Ei35F{iRFDFiD7+8iF$qdi97r35@&k@67ToMB&PM|Bs%m~C(88R
zPo(R8nfRvXb7FbVa$<N7Q<7fK?j-&m*`&E{?WDGD>!gfs-z2AQTGHX}>?DTns-&T=
z`$^SZ{Yj**$t0t$wIsnV*5n^Agp)g7C?@B;Fi7@z;gEdfMMyHsi{#{w&r6aUpEoDR
zJb#{S`TRq&*z=#sYtI-{dY<i0DS0NB68KCnMeCVe%8qBjDUbl9v_36KNq>4X#p!8R
z%HgMDDO;W{rwn&)J73!=e4g5=eBP|n_`GPR+xe9zr1RZRE}SoUQguG?$;0#7PX^EP
zKAAf|+p#&dt%E-`t3x)`wL>pesly?ar6WA`<Ky(yrpM)}@sIDPT0b60J@oin>c+>L
z)84cTq*b=drA4*trx~|9rwO-5r7b_Ykk<96Caw6<<Fvp>BWXI1ex>bv#F9S$a9?`+
zL$&mrhZgDH5B<_L9wwx7J}gO}dT=}a-h=-1j0a!ST^`V7C_fO$*!Dm^W30_M<5rtT
zMoJqk!@jK`<8WJZ24h=q#_0X2jHde=GZXIfXWHIBoGE?ZD3kuaN9J&AbY^{PVP<UW
ztxW6I{!Gc%+04zY^jYuj31-#ZJCYT1&mznEo`06)z2q#qd)Knw-F=W%cXv1|_U=-a
z^<DN0Qg;tt*nC&#!tfoZ3k`S37vk?+x^U)B^97kZeHXUenY}Q2o8jV(+d>zUZmV6i
zzioX{{&vVk=G&PU$6IPI-fnq*F|B3tqD#xhY?YQ>+1p!=WKZ9+%x=3Cn4NtqJ=^<M
zP4=-{&$4-MO=d6L+?dmOb9YYBO_iMBo2PS5-VDjvdowF%rMW(*uem#?ym=;v+`J{%
zqIqAgM6+ftU9)}e@C{OK(~bPxq#L($9c~QdD&6>*%XVY?rKu*VOAne1FXc3OU-D~8
zx}?)oacNi6lS@mD6PJ1#H|1Sx+?z*k)X1}Fw97lxNXnycEXW&exRZCQVJI)HVL8vO
zfhS+1K|X&+gL(c!eNg_h`mFrR^^N%v_5Jy#_22Uk)Uy@P)k_t;uQMvRS?5=fR+n1f
zURPV7QP)$zS2tJiqn4$xt5%}0tk$5AT<cS4S({oYU0YkYwYH~l{Q6vB>-B9#+1DkD
z{I44o>0S3P61tvVv|iIt^tPtIsG(-DD5-{{*ttfoSgppqct=f0@nUsOaaVOqae4Jn
zF|~TF*ruAl<Z!iW30t*Y$xIccq@(I`NpV$sNkr8|iCGo>Wyz}jm$z2wU7o1)z6>83
zyPQ{9cR9GS|FUuA&&vlYxv$VyDqb0@u)fk-5p^ZEqWDT+#ltH`6`!w&SI}RjuMoTX
zsr=;C)^gvgkN{i_D!*~nxP0L1f%28B4CVZ#<JZ(n+pam5=3k2|4ZT)bYI?1!RPx$<
zDf2asvZ*rpvd3lCWtYoH@XuxVx5w}&Q)L`w%<vVG@Rg?U9ii}@`S26k;3th=<1b}^
zpL_t`!5H2t2;MOl-nkX7;8VF6Tn+tIakw%gxWYiV(p<RWR=D!93PrdJ?kfl2j*Q{X
zg5eJH;7;4%jwdSh;O_UsD$rjxgB6K@l_`c5>VTD+sj`DrQ-#&zFR_7@q{51p!^(ES
z3NKcNz-pVrs>{LZa}+1RlW2e^@)n-VdQCb!C4YEYM)1@m;puHFYK12`e!T~tYArn7
zRCvlh@U#u!sY}4qXDR$qI|sX=2X;j*?2c5}C4R75j9}MD!R}!zH~>4z6n0bu?5xYM
z!=AxTTc|gOT_+E_k0;*^c48Xr$Xl>8M;i)Ymy%$&+QF{XfZe+ncJZdX9@x=KjZa{A
zSHLb$g5B;7yWS9XzZ9H;?U&f#L@2?@aDWq%1Sh2lPR#HPdpJFsaEkW9Y1)!YhLcqe
zC#(-n+Dda4oVpM=eW&3Rs=#U74X1Kr&ce+}IHk|vwAR3>O^4GP2&dQ*PV*5s)w|$y
zZ_IXqlb!}A{x+Qa@s>=O0wFLBtYIps!E_LUDZy}Y^!6-FjXszj%`inS!89SmRB?jo
zq61UrAWR$f3)V1sVqpT+!6bTj_Zm#4WSCC=Fr_SDS{;F@B?!}tK5H{fGD(<d)-c&(
zVZznJq#JJafT?E$)9)}$L4KHq8#9|=GLGKwg(=w#)3N}jCJm;i2TW08n5ObDRRv(W
z(q*{7q|Jbddk-e>)PoY3!U-^q{a`9vz;srFDZLM-HB0(VnA|!r!2@BE7sEvFg2}%8
zC<>;$GfaDZnEG-s{RKb;Hm7X_MK}b?U=0cp4@%Jlit+JrIH-pMsE8h@i7coJKd8&*
z)Y*<XP@6$eorj=4RiHu_K#fSCN^YP|#-LKlpjN`5THDSKcP@j9je(kVfvVjEbt?gt
zO9HhE2Gz3z_0t0tlmj)~4XVhPvi9sJsN@Gw%jck)&7htoprXm3rXirJ4xp|Ept6df
zw!)ygtjU6)z(%0NBv9mPQ0AeoDp2WcP-_~fwlAo+HK@2YsJSet`fgBnrlfFC`f^bG
zH$5*w{qF+>R09p<02Ral9RvU+*a0o*12rfCJ%|8BZ~{$iNTdU@kOjhU1k%U=;&=e$
zG50bHD1-_$;s;b>3v_Z4C`B1)Wj|00H_*%Gglr(04j`JJuU-P(v;pPR0__w6^`rp(
zL;?kQ0u7x8DmnplqzIHG3be!n)I=YD1_&w{Na`*S)yzN#&{Z=~RvFONMWC)&ps!${
zFjt^43!pM>pfd%aG*O_n9YAf2ah5=E@j!C7fatyqbphSA0_D{K?UexaWdQxrfC7Vn
z23>#(ErAYC03|8|Egl4F+y(T=1{Aq5_6`u`%*Z6r<q%Nj3!u$bpw4=r&nrNo7lB3-
zfJ!5QPJMt<?SWQJfm*eJUX_7jC4gr40M&8=-7>_O0_ny8@iqhbPJSE!3VsGO+zM3O
z0CZdilza(jITfgx2J{>P6zv5xZ3k3s26U|pl&uQ1Ed$go3iQnn6wVGbP9Gf)WZnXV
zKK*$TXnh!{y$|U92~hk!p!o)%`f{NALZJLCp#4Okegfz}7+ioCxB*9S1y<k=jKC#m
zfm=`k*B}G#K@42P9&i&p;3~F(yVy)i1gCKa9LMbRS8yL=;6jGLjl2X`@)X?318^xV
z;8yCvwN!w6DFGLg3vMPITulPF8w$9baBw>T;Cej4{WyXPvH>?_2ChgS+>sWzBsFkL
z3gDWgz&(kBixL7i#SgBE8{8EuxGY9+TN|l+!Fid11B(ME)&h=fX5llqvr%wqgW%Ts
z!L@aRd+P)j_XynFJ#clmz}+>1%c}vmR}QZ43b?;QaDlnt1}}gsOaphA1THZS+#(fR
zBMIDN7`VtFaFhPvD!sv7x`WGf2DfPsuJa7IPb+Yt=HNz6z?B+;JJkc1ssnEI7`Rpq
zaIdQ1VwJ(oDuAn%19vM8E>{xV?m=+9V&Hy7!3FOFH@p{I@g8u;yTB#$gIneU*SrJV
zGdH+sPH@xP!Bw+^yJiKK%>r(l8C*9LxNk;q;ak9sGk`0n2Y0?1Tsj@N_5XA2KH%U>
zz{#VVr~Ciz9$h}VeRTc*pzDVO;6K5of5fk2GXKR6{v*cYo&P&n{*Qpq3;f6J_>V|n
zefFOw<3B>ubnU;!g1<z4w!{W!{=dYgcXk`B6V{2{0+}1KKK>#8+CARDy6+E>ePwAw
zkNFz$>GS@LFVC$KZ$)f2@<go={_f{DUJh6$N-Nto`kDSFyk@>{qzS@bYA7zeX>j-_
zk?m=*DUkMqn66CNWXiQjG)&#u6nbHSm=yW8>C?YCf^gnVmu~ru2)S%R7n}c;Xn!9~
z_u$1eVat1yPGjl|p=vfox8?f;aVC{-Gxy{;QQxV**{kytA@?7#dCSEQ#0Q0j&9jE@
ziAvw`%{zX*Ba%wF=+DOw5>Z1s^e5qWF@jkl=uZW_BK$OJ=&wHQBOK0+(yKA|5XY~w
zF$k%^?{2)(WH7aQO5EQN%+PD!L1;;qGh~}TB8qH=7%Ju4h=*}ZTei~OBg*Slx7=!N
zA#{fPwlq356M6q#+4ARC1CcB8ddr2NT0;3GJ!8~|Dk9WZk@1FnIdLN0lTjt&Dtuo7
zBUe>1k=WbAsQx6Mn40}>>%E>F;@%e7ttstU#NWLxTkA^Gh_WL&TSd+#6IG|4ZT)c|
zp4jZZww1G=M$|@1FeN*aiQ@BiOxEM!L{DJ`6JZ!k9Ik0+S}*e_UbOsTdOht$B({q(
z)A6|xZe6FD)8rkAv#*kwgVk*bm%&!%n{rk}@bEmd8Mi4BKO)Ft{MmrW95!XCD$*s=
z24h*Aw2l!WuWqqK4XVNiVWwGrSt=6ak9KbBYnLHxZW(Ob#xFq>RubFl>_v&Imm0R+
z$Pgr4;>Wk`s@qA7oa17hYvCgP+UT$f*Rc{$G{afjGZ={jqSdS~>^Bkn7~iw1@UN4v
zPi<q{@py@Rw?l)?&T4_IQ*w@tV`!SJ7gox4SbLm&&tQP<N%06dd(Rg3ClhbTJqt?g
z3OjnqcK5y5`4pa#H4+Qi{WKqvJxzMqm6Y$0UvqER9=fZE95y7g{os5x+3=F{cB`6F
zvVleR_CMx@WM8(Y+j(a%lB+sbwm0~~?<GYZ;OKZCM~2UKb66-5<oe-M4i{=Dd29Rw
zjvvi_WJ}3Kj*V~K$eFK&II}+6ksCtHIj@aclCN{cbE<V1k%@*DPMcgE@@~Bu&cBxG
z<k$~8xy0!d$W;LbTptP!k>ma&xOVLoA+x8{b4_OnkdJeYacM4cl6fw1aEqxjlcV{x
zxQl}}k%`<8?(*DK(q@hdZq3T?B<7?cZvSgjr1R@rdF0YRkSIPXJgKe&q|qTC9;z68
z%0si5hh?apbho^ZM=tmd=^*3A9lzJ>NmH(}J5C3dlcpay@34MTND}4A-mxZhft2sj
zxkKG9iKNo9yhAjeLfW)RoVPhYgfxA^hIhKan>3k{!rPJLNLqZ+%B$~UMWSbz=OrIB
zB<)n&!*}-MF_LJ23EwP5iL|eT#wWf_lEnO?iH|Qqm^ASHGvEC=UQ#$G_s$)ftfYAv
zot^t>bR;PQ$fs*pqU4+^cLqM4i~1GxZf8T!c$6oNiU0b;!KjpE6@K^2-BG6LKKv6t
zkD^-Ai}-~_Z$&kw^zw^#S4XMD{3r0;t|ZDJR9b-c;X>4V7e|5jCljM4jIspi%1BYR
zhaU?p&jduNbN>>!3!gTjF7Df9q-q_t>$%0Qn<osTm<!`~Eoy2;X?wNoq7##kdL%c!
zYi>;}DsqK)cjH}wD7V{syG`BMqbNa<yI*eD9MvXXvs)@*Ig)Q=WVip?*T|FvmOU42
z;P?2X)b<or^haLo_uZ2=))C3?U%bbY@pfeXmcBjG0yU9L1^)?72oy)Uh)WA5GG#^<
zH#rFInv99Op^zz9aXmD$;N~MiQAf{6L#ZEvg_~?6J4%K2Zp$=^T;?#_8^NL(`GFL(
z_j9mZWYE}+y+$uYB5RLM?7hpv8yTO^C3H}gDf0KcmeAGH>k+@zLWG2z<|D`n*Mw?M
ze~O6f8W7S_g-^OLF$jNU>4;c8rXYOv#mxxIP&Z-UkctSNvK(QfZFvzg-JQa^S;-NX
z=YI>^Y$iq6GVkA)<m?-9R>*4KV7*;Lp<Kc~?HS{U?HVon2H7+tnzg3(r3uSMP_=f5
z`0f*qfKP^tgmQ32_{)ZgT%X$<5i3|B!hUNhyo_;B<eK-F@F!mxMEzI?!^b-nM16{%
zhW{*d6D{Sx9sb=XN0ckRGQ3}*Q?z~bQh4Utl4yfaQuzMcBKtp@M}(*NTkJOr_6)x*
z7`J~L%{siSt9d{CmSnhIz{GxgC*|<VtXyJ$6~x1@lph!Sy22Z-r4%G~u#z!6=J8dr
zcCD2#s}rxp8hWR~S~@q1uW1j46{^dKU#{*9+tA=3Ua@{NY<OpeIGgIVuzi#V;-elH
z!v^2ai*v-pgngCUeV{2hFw82}@IV{IF^s2|bl`}SNtodF>j(DBYJ~Y2jvPo{I25)L
z&2-Q?Um)yuqw>KPS>~{7?>r7B++Gd6vzB{s5PsM78`sl=Rp;M^DvA9*xM8Ft^x|O=
zi4QzCLf4edC3KHo33XD6kx;ct5ABp{l4w6e4&5a<CNXU29qPE1{ZIn@E^YFx`k|gR
zozToq-$S)G4~P2a7ao$Z6AIns-gW5YFSgJN5^IOHh5rrd`YI+FI`cK8^@^2b!ik{}
z$5Zi=+SyM+8du?SKJa@!*YZD0_Ai%&C?4jJD%+MCV&8dGN@{y#2+t{hsgO<XA?9z2
zq{7F{LO4yjrBv#Uh8T3LNws?%3R#vGmuBC-GlV6_N?NpnAte51ob=X%KZ9-cnx$I{
zKL#h}j!SE<cLi_yz%EmucRRR4KtrZCwk){Q%va`pZAS3Mm;#yS9i(8t>gO`K&pm<}
zUM$O;Y&8#lG$tZDS$H%!Z_!NF+gl<yVU;HPaX)Wx%xb-?)+@T;_{CA#BCmy@q%mf>
z`R~I)@z0gzlwCW6LaN;5qMtSf8PT%kx_7|u6rFl3x6?8)sGN6EE+9H6h-YZ`;g^MW
zK^Ex-ht;m>1=*@c9&Rl-93(thaoCu;C#WoD;P9#`Q_v6}o%{pNrNCPi((+f^KL#E-
zWG7#4|03{Ab&7o7*XBTuJ$K~yx|9T3Lmykzl@utxz^QOzZ*XA5NlgV2SGz#%B0mMi
z+!KK@Qw0jqEwX`9;?ETrI|TwYoPI0xwKD|PX9+6~)_y-1a@Rz0f5Py&)OTdX2Sy#|
z<`=3JuWhb7m-Tm0ailW$+__EkO0FujbMgOVlyqCY&OKYSQ;Iogeop3niqh^RwR3mx
z-&W!u5Itv`GpR&kV?VdujYC;iX*J-bgoZL<JRWfItGBX<MOT1j$t7hCz2*Q`{U^%(
z2a5u3%`GaAuEz!FB<w!o-s%@{XNUfgKrgERhLW%&bX$%Fi0vvnvMWn0fG6wakq+kV
z0o{MskE{i)`fECft2}uz=I?*ULPeDQg}>3(Xcb|tCjWQFbt(_s^8Fc8hgJTDMf<;b
z$e=nN=H;(6E2|pdX6k={#a^}M_!0kd;S|+NY(oBJGA*h{UTpQ>t?*ejJ8035MTSl7
zI`ca}4<Qw`*sO<s2btW}_AplZ8BJ%Y#rUNAb+xvsH9ZLRD@gdN*09me@74((^=Mgb
zza1NnsUI|z@N22{Rj+g4^h-OHr@q~8%{OPZL*4S^nD6tb@9H#>XTEzj325Xl)cIx+
zx*7$Q*}ejcff`vRB;T9X#Tvwvldt9N=Nc})dcJEcOByG}rF`?O1dmGU@c16Oq<?g0
z-nvhHZ|G6>k#QfsKUa=&vOM>3-qmwdOrqW=L4M_^nM$?~<+!kBu5y%*madWJs;Hw+
z-_Zz7GM%mupLCg~XrF}7F77_f)g%s|*9)tfYjP{zhac`ccBp66TP5E3SdPVG?@yYM
z$CP_2y?6aAJH~%F&3iVl@0faWkhhk?+Of*M)80bQ_8qs~tnN)VHa>1I2A`kkjyQf(
zh0!}pz3jN7`ka?~dGB#g=~rGxbgRevwzqiQvk=zGA20Bt6d7uDU!{6w4TouYn!0)|
zuw2y&Th#MPJKU|cN|E&PI`v!Y*Iy2=C}%-!Z|`N#R<D!V&d)|XMcsq7KXE<uym7i%
zd&;ED^NhwbZ4xQblaK$0c4@AU=j1HEj>A<G&wGv9I=2fCduI9g>(s~ddb$ea>F7DE
zdmMVyu9G7E$z#&yn@+^|V~^MwZrvRz6&?(}8oJ)XDIU&~9=c&QejYidS-P6SrXIP?
z_jG%b<vkpkCw2FX^Lor#vYt>CUw4<!RXic)@X=kS+u_7?e7pPTQql=((KUBjt{W$Q
zl_t82?|*;dWWKk1t0cW%9M#Bu;((-Hm8Fb(A-|R0eE}}_(G66+$FF|7T^_E~dldf8
z?NepH-aXb<w;b;^y;~QH-CBi&Pu^srxf%58pL`JD?56G)eDZClwp-e!qLUl9iMh$A
zJUMynIFp+M<NV3Xp5I)3BY5<8Q+r*1d{EbKk8g0jspPJoPR?>|h)>r~aS3*P|Exv-
zu8O6r+<%|+_tGi3){8S5bll~0J$XXfpwj7&%U_$*2CvrMyF7NJ8tBBdxn$c`8ZfPw
zxcKV7G}!A(bJ3DqG01Fla^ayDG_+&XavAB<HB3Dw;*yr;Zz$}`;3B4(YbcU9<y<<|
zW|({7ne!^`iy@I-<t)O^YV;v0*?CWvyiwa}Z|CtXXN~rX8aTV3i#1}IkZ`W<tuczt
z+U9(9&ugPJnRzDzmo+1)N4-uZg?o*CH0zx%Jv(8n*OcxgIqh%U#Tnpq_D_!Sva5;H
z?oDmRuPddUyw@j;o!+xMX?$fisoAjTc%e(yq>;Pd(ebjiNhE)xW2pz#gqb7L(R^Qp
ziN|Vyqwnh;lbn7N$LWw?CWZOZjt`mnPm#>o9p^7<o>KeoyMym`k5d!*eGUq=v{NDb
z>m9Tvnolj2r8#6C89C*}>F2-`yU}zg(9ogp;eJ!?#}W?B-wjP~ZDw(J$Qf)Zr8sLp
zFP?9D)8>V}qTEAMBmXM<9H}p+|Ai#lZ{EXV*5mDNPueJJb{{_bwer@=?2UwoeP9XM
zY{xR4{e(@a+4-h%JH4&X%@pk)*%egJo9+5rV)t5|%Ut_BVfXEcvUwBBS-UX}dvh;B
z#jfUhta;!VpPe>KwfRf=m9tfLeddW#Z_oCZ{xZMZ)O@yOgwJC4NY+_P1`P}PrGT?l
z!Y&rJ8;s9Z$|YIs|0{9USfS3scb4hwrGu|6WV)tp$($<|QHAjNwmAVyL;Et@&G$4d
z>p7!s3nSeuuide?y)BVqDSt}M)}p`O(q(w3t+&S;OGS&7Grt#CEN?s-IP=|im(_<o
zH_n*7*R*Q$&p5MF&CSZH(f5pcMzU4?#K|-F2I{Q3wu+re+4kD1QIP&jrQ))coA|iR
zHgo>d3&Ia<Za8V2Hf1lg$#Hf*ojo6J(_oo!y0y*1W?iM`bPrY5CWy1|bnjs{o9&}N
zPCp)=weGvbV|^p=nRS)U5$n?RGV8oAXRY(XY5(_vf5$(=|At?KUyI*^--|y3e-{2s
z{Mq;(_+I#)_}+L8crAEMcx`x%c&&KNc<p!(crSQQcyD-*c&~WRc<;CdxE8o3xHh;(
zxK_AkxOTXPxR$u4xVE^)xYoGlxc2xA@LAw9!DoZd2%i-`GkkXV4DngwGsS0%&lsOI
zK68BbxCd}A;GV#}fqMk^3ho))JGh5%FX5iTy@h)W_Zsdw+<UkOaWCSY#J!1o6!$9b
zS=_t0hjB0Cp2oe6dmQ&V?s?q%cn0t+;F-X)foBBI3Z5A}J9vihEa92LvxR32&l;XN
zJbQQs@hsw*#IuQK6wfN2Sv<RVhVd-pnZ~n?XB^Kuo_Rd`I0JAN;7q{TfHMMT1<nkd
z9XLa9mf%dm*@80$XARCAoIN;$a2DZA!r6o~3TGA0ESz09!*G`2OvBlRGY)4R&ODrb
zI0JDO;!MQZh%*vrCC*Hooj5~rmf}ps*@`n3XD!ZLoV_@MaTeoD#@UQB8fP`mY@FRV
z!*Q15Ovl-dGahF>&U~Exr~#-2s0pYIs1c|Ys2Qjos3E8&s41u|s4=KDs5z)Ts6nVj
zs7a_zs8Og@s9C68s9~sOsA;HesBx%usClS;sDY@3sEMeJsFA3ZsF|ppsG+E(sHv!}
zsIjQEsJW=UsKKbksL80!sL`m^sM)C9sNtyPsOhNfsPU-vsQIY<$N<O!$OOm+$Oy;^
z$PCC1$Pma9$P~yH$QZ~P$Q;NX$RNlf$Rx-n$SBAv$SlY%$S}w<$TY|{$T-M4$UMkC
z$Uw+K$VA9S$VkXa$V|vi$WX{q$W+Ky$XLi)$Xv)?$Y97~$YjW7$Y{uF$ZW`N$Z*JV
z$aKhd$au(l$b86t$biU#$b`s-$cV^_$c)I2$dJgA$dt&I$e75Q$ehTY$e_rg$fU@o
z$f(Gw$gIe&$gs$=$h63|$hgS5$h^qD$iT?L$i&FT$jHdb$jr#j$k52r$kfQz$k@o*
z$lS=@$l%E0$mGc8$mq!G$n41O$nePW$n?ne$oR<m$o$Cu=mF3RpeI0YfF1$80(u7Y
z4(K7!OQ5GfZ-E{Iy#{&?^d9Iz(2JlaL2rT{1-%M-7W6LYVbIH<r$KLn9tXV+dLHyX
z=z-7+p(jFbgdPdK5_%@|PUxY~OQEMiZ-pKUy%u^d^j_$}(2JobLvMy24ZRwAHuP@j
z;n2&Wr$cXt9uK`9dOq}i=mF6Sq9;Ueh#nEWB6>#jj_4uLOQNSlZ;2igy(W52^q%NJ
z(Tk!dMQ@586}>8YR`jmuVbRN?r$ujz9v8hXdS3Lt=z-A-qbEjhj2;=iGJ0n8&gh}h
zOQWYoZ;c)sy*7Go^xo*f(Tk%eM{kZE9lbhwcJ%J(;nB;Zr$=v(9v{6vdVci&m;qoG
zfSCYh1DFwDR)CoSW(SxdV3vTH0%i-CF<{n!nFD4Im_c9`ftdtm6PQt8R)LuXW*3-Y
zV3vWI24)+WabVVgnFnScn1Nsxf|&?rBbbq3R)U!cW+#}TV3vZJ3T7*qv0&DMnG0qw
zn89EcgP9CwGnmm}R)d)hW;dAOV3vcK4rV);@nF`2nGa?^m;qrHgqaX#Lzod^R)m=m
zW=EJIVU~oM5@t)7F=5t(nG<GDm_cC{g_#s)Q<za<R)v`rW>=VDVU~rN7G_(Rabebl
znHOeXn1NvyhM5><W0;X)R)(1wW@nh8VU~uO8fI&lv0>JRnHy$rn89HdhnXB^bC}U#
zR)?7#W_Ot3VU~xP9%g%(@nP17nIC3<m;quIh?yW}gP0LwR*0D)W`~#|VwQ-RB4&%2
zF=Ez;nImS8m_cF|`M*pOvPsM+F{{MP60=LpFfq%-OcS$B%s4UY#LN@3Ps~6u3&l(n
zvr)`QF)PK)6th#zP%%rzOck?L%vdpN#mp76SIl5Bi^WV9vsuh&F{{PQ7PDK-a52lp
zOc%3V%y=>D#mpD8U(A3p3&u<svti7LF)PN*7_(!{kTFZfOc}Ff%$PB2#>^SBXUw26
zi^fbEvuVtzF{{SR8nbK6urbTVOdGRp%(yY@#>^YDZ_L0k3&%_xvvJJGF)PQ+9J6!G
z&@oHLOdYdz%-At&$IKnGcg)~1i^ohJvw6(uF{{VS9<zJQ@G;BBOdqp-%=j_u$IKtI
zf9wFT3&2hQy8-M7uq(jM0J{V15U@+YP64|G>=>|Xz|H}?2kaoQi@;6-y9w+lu&cn%
z0=o<BFtE$OP6N9Q>^QLNz|I4^59~m&3&BnVyAkY2uq(mN1iKULP_RqEP6fLa>{zgC
z!OjJ{7wllLi@{C?yBX|gu&cq&2D=;VaInk4P6xXk?0B&2!OjP}AMAjz3&KtayCLj|
zuq(pO2)iTfkg!X_P6@ju?3l1?!p;f1C+wj9*F`}mh20c(RM=HvXNBDrc39YDVW)-N
z7Is|Nbz$d)-4}LX*o9#yhTRx;WZ0EqXNKJwc4*k8VW)=O8g^{hwPELm-5Yjr*u`Nd
zhus`@blBBlXNTP#c6iw3VW)@P9(H`#^<n3S-5+*<*ac!Ih}|G|gxD2gXNcV)c8J&|
zVyB4RB6f_}HDc$8-6M98*hOL|iQOc2l-N~bXNlb<c9_^@VyB7SCU%_Ibz<j<-6wXS
z*o9&zirpx7q}Y{WXNuh^cBt5;VyBATDt4^cwPNRr-79vm*u`Qei`^`CwAj^RXN%n}
zcDUH(VyBDUE_S@w^<w9X-7j{)*ac%JjNLGH#Ml*MXN=u3cF5QzW2cPWGIq?^HDl+D
z-7|L3*hOO}jombM)Yw&HXN}!8cG%cuW2cSXHg??Dbz|p^-8XjN*o9*!j@>wR<k*#C
zXO7)DcIeopW2cVYI(F>XwPWXw-8**h*u`TfkKH_W^w`y7XOG=IcKF!kW2cYZK6d=r
z^<(Fc-9P>gz}9=+|L}hcgysLk|E?zI@ejW~Y(f4Xet%yL-9P+!Mjrit@#p{9SMnF%
z@8g)yUwr=!B}e|^^?2Aa{>AItwe#&dUhn>)(sjK4w48J6ct1848tZs}7r3^q<NY3e
zGyDhd-{WHCA6yS^i_kx~K88G6e{j8chqnL0^`qo}T*LKDJX^bl>#MRiY7N)>%H)YP
zT>nSaJZtzoN&_ZV@%b1jHm&0Gdhw64iqCJ)Q^Qq!o)#JWtN46_ZDv;Rc}I)1to-l!
zFUGFmen@XKUBUfPbY5@;_siWg^UJt@<`1?m<9<5&H)$F7*PTAAW!!HLr6S9?|J1^N
z{>J@iW%TGb?#~vH^xwE&UH;kr#{KIybl^Ac=Z+gIOSr!iGCG%Vzu)w`xP<%P%E)O6
z&qIim^b(#A9*%#%@Vp%R-SrF4&xZGTzwkU+KX(6x=ga)M{4YFjt2uPP@cfy?^#8>3
zXn(HcC!SAfN8g`#UZ0z){KWGsr?d4Zp63vi!5?_Ob7imn!1I3jV9*ad|9PUCKX4u-
z3A6pc`4A>Fx`^|_N4RDY=ZC*&#3Ig<#DltvIA0#faxdb%;aC0q9p_J(ZsT{HM~)Vh
z?>L{%xEg-Pd6gH&{~hO-(D|7KoM#(KTNZG>DYeEe;JkZ1Xtsd!@7>bg1)PVcc)ri$
zd_1n)HjneN#qRt(&d=s}n|Yk4#~Q`valU$f_&tZe10c=%WDe(V$x-->1<d2N5XU*3
z&lhW@=5SsgnEv|>=XbnF_cxs9jjs9MaK1NIdVIrqpE0lS4d=hPBK<ei1NxZPv#1X>
z{a0pDFN}l(W>G(Wg{jY?o>cU)%%Z;d92ohEdSjSa^%eE!)J)h{)FX<a&R5i@kIh_P
zQLiHQe4au5GEZ%sK|KrqN0~u=n+r6WLA|^CRbU47Z_0Ic8uc)0;?6YcBgHLo8ufB*
z)^Zy4^JlQgH0o*K#$QvYuS9116zZ*@NahskuYIfi6zcJDE6FL;=T}SXUr?`kE_HoD
z{pMEB|AKlxIOXvL_1!sJ@eAsGyAHz_)c-$!-b^A7aNjJQL_XjR44gz>V3E_DM1ELV
zW}8Hw`26t01oFjTYV8E_#ydOG1oFoZIsFOb5%Fz1Cy-C#zD|EeUSaEQ`HcM1+Zg{D
zdFDld#b@N3t;zd7Bkx=!{TxUB2@Gl<M;@y2%N$2O((!W`M_$qolp05VYLEOkhCJ1n
z&@+a7wKuPD40(&M-g^xB>&o*ZW5{C<r?-wFpOIPKeL`OQbhz>p^4kx`uusTyw=d{?
zLcUXd!Tkw&FNS{dBl2IacJoK%K_WTkBl6+VH>Mwv7bk>-J|aH`hAw_Uo?PsG_yPIS
zQzGL7^5%G&{RiYv=iibakVk(y{TuxspT6lCMP9YnFB(ODJ^9pU6nWO^gz6~rZ9^~f
zDDtkd&B%M?UxwN0_sGM0Xp!%ckCO#XzDHg*xzG0=`8mvaW(0Y93)`I$<m)XD6GxD@
zsiCJwkiWxa#YT|Fmwzq~BcE@+_jDL}y&@rZ82Nq5+I<*#zFS6d82SDz+m>PE{VPA-
zzWX2lkCeYdKj8Qx^d0(xZ*4m7&@brS;dzJtfqdu75c-L%2e*dMU!--#524?P7_}Ti
z|6#KvI)r{iiF0`n{RzL~(?Rqr%#OK(=wDbf-3QUnNIX>>M1SK$$2f?7=dJe8Tl7DH
zX_ar$4{48vzeRs!Evxqy{Zex(-&^!gXBTD$&`;S~-5o%Gb>~U)0Q#-SBWDKCf0f@n
zIDmdkM{)fP`ZLD|-EYvZ{WUClgZ@qUv+o=9bMN4<_eFmvx|i(@`aRAUA77*YE06ep
zOuY%bPSxB0FC9b~qKL>C(O^oM&fe05h%yh6p^zbE%yjN^9P>QS^E?lkIrlctvrGx0
zL5NcM3e~gT>%OkFpa1Li{D1Y0bMAZZwXWgwd0%U-{)T?=T8X4@=npUc`r$Y9i=$Q-
z{D%H9ZSOx%(oeoqWA{n=%ZATSI7z?xc3kU|^q*O;zkZT_bkFI>PST%#cHrCz`qjAI
zOHR<gPTSM#1pRE;qt#E)-(J3$=LG%kjK6Ljr~mDeZQF7B;SOa-AE!Sa*{a2H`sK?L
zOCP6yZg(Q?IQ?|#r%oTEzpnhz!ejK?)0g)+M*m$SO|@h6;|*JxlRiv;zW2b*qx9=D
z%SMmVzh7HE@+kfMl48w|(%;`$QR*oD{+jY}N9q3`J96p>dcd7F3y+`=^mzQMBj^Ql
z)>S)#e$cIT?jz_45A)qRjJ{C*N^lsxq3qJphtVJY>DBTudc>$YWe%fH+<P_MVf2dl
zJm(IfUwo2r=^^xt?rHiQLf`0>rsg5^jvg8FA431=n&*#$=pjAI>^_J-GPv%<gXkrz
z`m{ZWesX7dg@foR4Svda5PjuZ;qMQiw=DjA%>ne6IopyCpvRogS^og~Oru^!51`i+
z`SHPi^qVU6kL*X!*>!x@e)OHWbvo}y@40#D?fvLK^UWzF=s~A5-`Iyf)PHTtKJ=o^
z%}4D+KkAjE<v#SJW2egOLthG}J+=?MsaE^*d(oc;zqMj7dej%sC+<a`%96RxUi7N=
zj}+O9el`5z-+R!rzDjj?5Bk<?8E5T5?>bzd^B(lCx88VX4|>>~HaYj8kNrC7=5F+|
zS55@G(a%16YV2<Gv_;K6-HpEX+t=lGqqkLgGUIOaw~gJu--RCc&d*=(LZ7?WY~U{R
zx-*v>?Lxo1*8Y`U=y|0cNxchwFJ;E5o#=fd-(I{E{cqJ@y?3GqKEJZoPV~XMUliJj
zURcb#w*&ofZ?;1_&=bG8Gjj*}VuSOYcc3>mI{fYq^vCb_J-Y)v^3LJg+tDW{e7AEu
zdgaMKCvHc-T$R23cJ$2Bl`CyW-)!0asqN^URn}kIhW`2UzgxGVhrav4=xykuotA&H
z4ZXBYw({H1Ps{Ynv<*G=(!(nO`fB^gh5)_wO2%OU`fIiM9|!2Mi{2>{pwGtLNgtrs
zezNdl6#e%2r(Z|Wb8D6u6h+_t@zIZ>=)F@fmyDwScHf^iiXNP><$MbI@a7GxQqYTw
zNBgIsAOCoyQ3`tU<zI@YpfA6aIZX<B^8xSMt?17?d#v1w9{pTO@>a_LJl<$4dUdu>
zif=`~-n=hvD|+^KuYJ1(eLHdG$}Q;KD@*m?g8topTca)L;oBON*n&R3>Oq<<=;d!N
zKEE0LJfZpO&FJav3k}?izMkbylg;Suoeq@RjQ&1u`D2^W<NHm$xCwo}^0>8|(Cg1m
z9I^@h{=EesZ$i(X8@#p&egCJcPi#W(&zbG&M)d!;YHZqwAJBfx$c^{|ldpWT5x?Mg
ze8r9U2RY|u-H4yi^XXqU;4j=89c;jFn3{9K2K<LM%i3?ik7!-(%?<by)Bni10l(tO
zMZc}bzc|o(?|S@<!=+}d$KS}GzUzAYjzibqTaW*7>P&(4_#u^#{k;x<B-b~`*5Q}5
zxVms1{z?9S`>w-JX<De>I{cOA>b<-UzopICxOMn1mA^Z`7C&Z9iLck<&ukktWG#M8
zr-#kg;@|A=Ty8CX&WXEO*5dDs?tkrT{GKQBZTlMkr|O=GU*iY8-{bSI@rMe$_U_mC
zMF;<T?rZ#`ny2or!B1MZ{>U2qrAOv1ScBhGVS3*+_)nkBska6{YRuQKtihk!d@Su6
z{HkkzUtEoURj~Mm)%aPRI*nY7zjZpL^=kaC#yKjj#{Wvw=b6>`Vc*{RZ5965rS|(*
z;g{w9-|SWRXA_6_T!o)jw?yq#_-jory|@a$ZOxRpRrqhsT9|1i<HxmrZT(98xntQ!
zuEejK{b-w&_;=qwth5q8Z*1yZEAjV&r~X)h-`B46p%wUl)0@s;fgjj-Lf;kmgG;`x
zzXHE-^ou1|;2&lmoM8oiqW8zu<@k$PK1*4S-#Gf$3Cr;x_x0(t96xe%u4>EiCp+va
zxE#OoTF-x$;a`^U&Md>vtd?o@GW<>N#*k(Bomoz`T896*_n@~7KeWx!XO`iQ-oJEb
zDSm0vKZlm$pQe3b;Zpq6Va*bk;;-hK*LW#@>$<<nEX99qRVT|*{MZ+_U0;Gfo3-5T
zCHS>@f|*P3Z)<<pa|wR#raN_(;P2L*ReTA4@5_xdEW!VMx8RS9@q-uL3l`%K*E>ID
zF@ABqgIyQnAFte3YcYQErzc-rjK7?CBkf}R=Cn^<S%m+5|IL&|_|YwsCoRICe&<Bz
zMflZ=U#__b|9b3%VvF#zAIq3_5&m|j(U%wEcP}lFvJn6KhwYOV;)ieR*kvL9_?ty*
zEyOSH{QHXw@z3k+O}7v~{mzoB3-H(9n-(m<Z*Mbo>H_@t_ZM|vfFGZFXYB>}^FwbG
zUw~i#YyKw|;NKVj^xAy<{JI-=&Bx#W<eAy?@%uj=&}TjjK;zVn=EDQLH|(|fFaQ+_
zWt$HJQ1Za-c`yJa`yQGH15mlr;(0ItZL<uR2LrI|R*QKs0GZGG^I!lboyt8A2B5~p
zzvsdLl>Y1VTo{0wxz^5w0a#dL^jsK#N+UbYg#pNS>Akry0Pn>YoeKl7cX8UeFaT2u
z{V)dxVE^*%b6@}(zCCje3_#5rz30FHte)9u4h%rQ7G>wa030rzeGUx3=xl$^h5<P9
zh?$}^48WX!SI&k3_&fcG*)RZ?3$~vP1JJa3wb?KL-TJ*S8wTK&{b^^z01V6X<183}
zagm*~U;wJ$nLP^zVDp!eSug;XA89rV24L^Z_*pOjUslgO3kKllbPs0202DiMZYB)C
z8%sCNgaIfycH&GJfd2+}n+XH3YGmD+FaTBOy*d*H;Mm@5GhqO#+`lse24GW#6Ek1{
z3J+U70|sE+jZrgT0Ma+=Gy?`;@R^!3U;uKpDn0`SVEccWX21X>Ex9!v2B1Z&Bhz63
z+Pu7CIt;*sG$W?N0Q`Bg!*m#c<f}EN!vNIy<>l!x0JZ<kI2{IHT7g^BU;tjMcVrq2
zK)T5*rojM|zA<7N48XeTpHG7U7?V<S8VtbE_!84#06HDcG7ScxXZzo$!T{XKbz&+E
zz=gAGrosSJS}=Ah3_!kqU8ceSL_V)O6$YSnyVs_|0G#WVV=4^5`O){LzyN%))lBvp
z24L3R%~N0iI#ilA1qR^4<UUhi0RBqdYzhp(#$J`CzyQ1yS6~VZK)q>?PJsa^|JIL_
zVE`^Z*fSXh;H{mDCc^-9o-$-I48Z4!?I*(kRP6EoWEg<&`<9pt1JHDQ*2ypcTeti<
z2?pTb-%n410eGS8rb#dW{)nlQU;wKA*=G_AK$Xuvo&*E%=5LiJ!2rY$czzNLK!ukc
zn*;;!#+B<6VF2nbIy?~upl9Dz6JY?>wHiAS1|UP@ZWCbu`ZjMk5e6W8kBSpv08Y=y
zI}rw8$Enm4VE``W{%HaXK*=uqC%^!toL@Ep24G<AQ4?SQ#+~mx0S4gb&h;n20QApY
zVFC<5=Tpy3fB{%HBlQFrfSNsi8V>{TPKyKMVE|?{Suq|4pmFOl<6!`jlDdtD0m!kU
z(Rdhu=dOF>VF0GSR&YEFz}T_r#=`(S{>aU7FaT*1j*Wu>7?^S0I2eHO%O;P50Vvg^
z?>HEMR=Hb_g8?Z1>$~G%0LCAAX&el|^leX$g8`_v^X^y}fSISykA(r4bAQ`d7=U`k
z7mS4g*w$s}SQvmG4s;p|1F*Yfy|FL=Z5CG;3j=VxWd5-*0C5M?j)eh8)Ai;U7=W|I
zPmF;9NP4hg3=BY;v(v}G0JPrSZww5;vYl<mzyO>+QF9Coz>Pa)#=rpFDwul=48RYc
zq#gqUaBSnX(J%n(a~~ZI12ARuy3sHIksQ-T!vM5jku(|xpk=+bqhSDAXRb9G2B6Qm
z*G9ttELxjqGz`G6v*Jd>0MwdsV-yU)$z>--!2t9=v}qI!!2AEq8U+JT-JD_t1JG;C
z=c8Z%F5Rs+3I?EOdv6pBz=wZ4KMDq*?a+*)U;uW#`qxMpfKP9KHxdS*_Lf~EVE{%<
zS~d~}AkV;YBVhm@8Q6Oy41hnW)kqkC^P8)WgaJ5v>(!Ak0OeoJGZF?MZfKg3FaQ<)
z_;myfz~%O*N5B9)_+NAc48X8)3rD~JOsYI;1Pnld)L)H&0eJaj^ARur!MbWAU;xf7
zE<FMUAhI&|2pE73d(w=60Z6)iYd8$R4@J)ohXMG$>-OO=0KH7N3<I#C^0?tJ0F!t2
z84d$buwLuoFaQnj*BTB3;IArgj#gb-_H6e;!(jl5e2{543_yvB_lCg$+%>0c!2tAm
z_s}pHfW58P4}$?XH+j}D7=ZN`h75xNXkNPOFc^RfQ<@Ef0Vw`dwP7#-4Q9SN3<jV{
z#k|8{04m)`KMV#S&9Xm-!T_x7dub>PK;@PPhQa`BZ@6wK3_$S~vxdR|jO;yhC=9?4
zi@FVk0Vwrz^Pw;Ry<e{}6b4}T<g!Cy0J3B%G!zD)`MAtOVE{J2^k4`KK;APy4S@j|
zJNCp77=WBDqC;Q+)>d9J1O}jW8FTuEVF1dMPZ|OPP~d}(Ltp?(^lUT)2B77-cZR?K
zq@*rA#4-Ra@(zIk`0M23Ltp^T*1tCx2H@7OKMaNes5s&HV9Nm1iVlVW7?5Y_U>JbG
z4<`<W0XX_=@?aQ%M!$bC7zW_wbj=3C08}qteJ~8brncn<!vJ(&UwAMKz~HB!8Vm#Q
z`+!FV!vL(!aC;C8z{y$P4T1sqpz47^FaRavHV%RT=x%0*VE_uP9y<sIpyJ%bK`;P2
z7Jfbm24F+<qd_nL`L4Y;2nOKag5?Ln0Mz~Rg+VX?Ma*n53_$mH(hPzDc=ymB17QHB
zwz@J92B2%^;{#y;&KwE`!T{`^wqhU*K&6D~17QHFcNsPi2H<9|UISqO@=y3|APm6m
z9SsM<0Mt)ibs!8t(>i4b!T`i=Dl!lT;QbOg2EqVT+?;kG48X~HcL%@#JeBsR0Wbim
z_njI512A*i?g20WX3BQ}48ZSw<_~}YSUP0<02qM0OZpFh0eJtrt^;5ID(3%m01UwO
z9`y#m05rb(&HxyIF(1D^00v;xZ$$>c05lx?%m5gGTUF8zfC2dM$@~3b00!N>-X8{F
z^tb2x!vJ(Tf2cnUK#|)i{b2w$J-xC&48RLDXZ42x=sI<De;9yy_mld=0BmUAr9TY7
zs^3594+AiIaQ*%;08L)4+8+kssXOKS!vJjFVNOOf48VsAp6d?-@ZGd5{b2x_EJ)oS
z2H@n5Ka-hHdh5<l$uIz`UOkr#1MuvSgUK)e{qLkC!vOr=VO25=K#PZSl3@VOO&^~O
z15p3NLCG)xmvi<?h5_jIXNP1MfLvETPKE(Ea;0`M48Zui?<B(jbjnjc83v$v{g;zr
z0NTyVmka|iGVZBl7=WYQ(<Q?Iyz=k;elP&bCf@1?15o3wEB#;qo{T%)4+h}D>HYm+
z05Ybe^n(GYx_)&(7=Tqf=J$gEc*~q#1Ot%n=@I>403I|->IVZ*U~RX4FaUk>wd)51
zkZD%4elP%MOV#NI191Lqm3}Y)xyHozg8`V>v{XMBfDgSQ{a^szFPXa^48XA0pX>(%
zkokkO{a^sj_IZ#518^<nw<H*VH=g_{2?pTD?&p(W08agWEC~i6Tf&|s7=YP%w<f^=
zB%WNI1OxE(l!Zw!0Oh+*Pl5r+-g0ab3_!J3gOgwY&h|)1f&thzt7{SrK-_ojl3)Pl
z7i*CO1F&FNgCrP$$5Pi!f&n-<<n1IFfIEdNCcyyoJ#9{hGYr5NlZz(7037^0UlI(!
z$c8zRU;v`^G9|$PG-#bB2?pTfp$`*b0M6|ABM}B5CF6}m7=Y~UuOz|%T)uEF5e6V%
z%j1bK0H+@8ON0S<WYM-n7=U@LHzvXWY%jkm5eA@P{zZu}0PUZhl?Vgy&kK_hVE~?}
zHYyPYU`pRXi7)_*_e2t50LmBmDiH?Y{n1|}!T|haPM?DTcyvjNL>PcYwHuovazfUV
zS?VOh01UcZJrM?A&+fMqVE{&@c!@9oKka)x5e8u2&m|IJ0LtYmmIwn-?&E@qFaQTO
z<xYeFxLG)RA`HN+g_#p!0IpR?p9ll6^J?lu7=SV}A4crFYsb407=ZJ&ev7~WWPSH~
z1P0(rtsf#V0M$EQjKBbVF!O8#2H^LrCn7Ka#Va0;zyM@ev^N3+(67jj2n@iq&08Zd
z0Ck&hh`<1>e0EI)24Lwg%OWrURSzzVzyJ*0HYWlD&}skl2n@i3A16g%0A9>KE&>CP
zy3xo83_xV{kO&OG{M-W~FaTYqCPrWYZoJ$l0t1lon;sDufOEsUL|_1FHSQFF0q9(@
zeFO&J&5~^*FaX=iwTi$1T(A3a1O{Md|0WR_fa?1jL|_2=<*OTk0cbb$g9r@3qZ!_h
zzyQ>kRxJVpP^I#_5g35G58gC?FaEK5`zu9Y0NO5zkH7$woLN2s1F&r2>k$}$?{>Z#
zfdSb5N682bK$F*tM_>S!k9a8p1F+W2-opTV*`r7V2H@um&qrVYvaK!<fdRPpS-uDi
zz__x{MPLAa$(cI>1Mt60xgszCL5^o4mH~J*djtlcXRD_oFaVz~${K+IcrMkG5g33$
z?J`GT0G3_P7=Zy8*5`=`3_y`Wk4Int`dmyOfdLq`?6C+8K+_TFA}|2g`lXG)0K78X
z%<~%tpyZOc2n@h)-#!|F0cfB1(FhE{{O+kEFaT4pJ`#ZesL}F~2n;~V-Bb}6fM2Gk
ziogJzY>+Af1JJWbst63g#q_BnFaYNNi}3&B-(djw?=S%Tc^ClxJ`4aq4+emr4+FsO
zg8|_8!vOGkU;y}hFaUgB7yv#$3;^E;27vDe1Hku%0pR<?0Ps9u0C+wy06Z@k0G=NV
z0M8Q!faePX!1IOysAQf$3;^!~27vbi1Hk)&0pR_?0PsFx0C>MJ0K9J)0Ny_g0PA6h
zVE|YkFaWF<7y#A}3;^p127vVi1HgKN0bu>X0I(im09c<e0IXLS0M;)I0P7hBfb|Un
zz<P%PVEw}YupeLm*dH(e>=zgS_74mI`w0es{RIQSeuDvE|G@yTA7KF4pD+OIR~P{H
zFAM<t83us;4FkY_hXG*!!vGKuU;u~@FaX307y#l23;^*227vei13<ii0U-Xs01%I0
z0Eka80K_X80OA)60Pze4fcORjK)izisA%FJ3;^*E27veo13<il0U&<D01!`M0En+J
z0K{7u0OBtU0Pz?GfcOjpK)i+lAb!ID5YJ%%i0?1}#CsS3;y(-k`2Yrh`~U+$zJLKB
zf4~5cPhbGZFE9Y)8yEoc4-5eL2nK-s1Oq_6f&n0Z!2poYU;xN(FaYE`7y$Ag3;_8M
z27vqs13<on0U&?E0FX~%0LZT}0OVU30P-&k0QndOfcy*tK)!|nAb-OEkk4TN$nP)!
z<a-zZ@;?j!^#BY2^#Ke3^#Tk4^#cq5^#lw6^#u$7^#%+8^#=?9^#}|A^$83B^$H9C
z^$QFD^$ZLE^$iRF^$rXG^$!dH^$-jI^$`pJ^%4vK^%D#L^%M*M^%V>N^%e{O^%o2P
z^%x8Q^%)ER^%@KS^&1QT^&AWU^&JcV^&SiW^&boX^&kuY^&t!Z^&$)a^&<=b^&|`c
z^(71d^(G7e^(PDf^(YJg^(hPh_3Bi^08qce08r1u08rn;08sD308szJ08kIZ08k&p
z08lT(08l@}08mfE08n4U08nqk08oF!08o#^08pR908p>P08qcf08r1v08rn<08sD4
z08szK0MHN2HVgp$0So~B0t^8C0}KHD1PlQE1q=ZF1`GiG2MhrH2n+!I2@C-J3Jd`K
z3k(4L3=9DM4GaMN4h#VO4-5eP5DWnQ5exwR5)1(S6AS?T6bu0U6$}9V77PIW7YqRX
z7z_aY84LjZ8Vmsa8w>#b91H;c9Si{d9t;5e9}EEfAPfNgAq)WhA`AfiBMbojBn$xk
zB@6)lCJX@mCkz1nC=3AoDGUJpDhvSqD+~brEDQksEerttE(`$uFAM<vFbn|wF$@6x
zG7JFyGYkOzGz<X!H4Fg#wq*cJ{|y5`KMn&xe+~mczYYUH{|*B{KMw;ye-8sdzYhbj
z)AawA0Wf+13;_B73;=oo3;_B83_xY0Cs+o+=nF6a=nXIc=npUe=n*gg=o2si=oK&k
z=oc^m=ov5o=o>Hq=p8Ts=pQfu=pirw=p!%y=p`@!=qE4$=qWG&=qoS)=q)e+=r1q;
z=rJ$==rb??=ru3^=r=F`=s7R|=sPd~=shq1=sz$3=s_?5=tD37=tVF9=tnRB=t(dD
z=u0pF=uI#H=ua>J=uwsdF!~e>0D2V+0QwaS0D2Y-0QwdT0D2b;0QwgU0D2e<0QwjV
z0D2h=0QwmW0D2k>0QwpX0D2n?0QwsY0D2q@0QwvZ0D2t^0Qwya0D2w_0Qw#b0D2z`
z0Qw&c0D2${0Qw*d0D2(|0Qw;e0D2+}0Qw>f0D2<~0Qw^g0D2@00Qw{h0D2`10Qw~i
z0D2}20Qx2j0D3130Qx5k0D3440Qx8l0D3750QxBm0D3A60QxEn0D3D70QxHo0D3G8
z0QxKp0D3J90QxNq0D3MA0QxQr0D3PB0QxTs0D3SC0QxWt0D3VD0QxZu0D3YE0Qxcv
z0D3bF0Qxfw0D3eG0Qxix0DARh!vLUP!vLUX!vLUf!vLUn!vLUv!vLU%!vLU<!vLU{
z!vLV4!vLVC!vLVK!vLVS!vLVa!vLVi!vLVq!vLVy!vLV)!vLV?!vLV~!vLW7!vLWF
z!vNq1zyRP6zyRPEzyRPMzyRPUzyRPczyRPkzyRPszyRP!zyRP+zyRP^zyRQ1zyRQ9
zzyRQHzyRQPzyRQXzyRQfzyRQnzyRQvzyRQ%zyRQ<zyRQ{zyRR4zyRRCzyRRKzyRRS
zzyRRazyRRizyRRqzyRRyzyRR)zyRR?zyRO}!2sY7!2sYF!2sYN!2sYV!2sYd!2sYl
z!2sYt!2sY#!2sY-!2sY_!2sZ2!2sZA!2sZI!2sZQ!2sZY!2sZg!2sZo!2sZw!2sZ&
z!2sZ=!2sZ|!2sa5!2saD!2saL!2saT!2sab!2saj!2sar!2saz!2sa*!2sa@!2sX~
z!T{h8!T{hG!T{hO!T{hW!T{he!T{hm!T{hu!T{h$!T{h;!T{h`!T{i3!T{iB!T{iJ
z!T{iR!T{iZ!T{ih!T{ip!T{ix!T{i(!T{i>!T{i}!T{j6!T{jE!T{jM!T{jU!T{jc
z!T{jk!T{js!T{j!!T{j+!T{j^!T{h0!vNq9!vNqH!vNqP!vNqX!vNqf!vNqn!vNqv
z!vNq%!vNq<!vNq{!vNr4!vNrC!vNrK!vNrS!vNra!vNri!vNrq!vNry!vNr)!vNr?
z!vNr~!vNs7!vNsF!vNsN!vNsV!vNsd!vNsl!vNst!vNs#!vNs-!vNs_^MCv^{~P~}
zKf|Bp@9=l|8TMzHpUKbWcksLTo&0V-1D}P@#Ao9(@>%)Je0IJA--YkQcjG(qUHQ&@
zcb);yf@i|B;TiF)cxF61o*~bYXUenX8S|`p<~)1e0q=r$!n@%e@veAhygU02&Aa5C
z@@{#@yldV$@18ZlT3}7EHdrI971j)Ehc(1nVokBOSYxa;)*Ne(HON|IO|mvwqpVfd
zENhoF%vxqmv$k2|taa8rYo9&9USLnKH`pWW74{5!hdsnzVo$NR*kkN9_8fbUJ;+{U
zPqH`JqwH1oEPIzd%wA?sv$xsf>~;1$d!HCUEFdNj8;B9a3StJagBU_AA*K*ph%v+(
zVh*u~7(^^0CJ~#6QN$`@7O{&MMl2(y5!;Ay#5!Ugv5y!?EF>lp8;Oy`N@6CllNd@Y
zC8iQviLu05VlJ_l7)&fCCKH>9(Zp(EHnE!+PAn&;6WfXL#Cl>rv7a13E+8k68^{sl
z3UUUygB(IGA*YaA$T8#^at^tN97HZ6Cy|@TQRFIe7P*TYMlK_#k=w{|<T`R5xsM!3
zE+i+C8_AL6N^&N-lN?GeC8v^G$+6^GaxS@-984}ICzG4W(d24!Ho2P|PA(^>liSJh
z<a%;Gx!*DXrWT+kpf;dJpjMz}pmv~!pq8MfpthjKpw^(~p!T2!p%$Sgp*EpLp;n=0
zp?0B$p_ZYhp|+vMq1K`1q4uE$q86eiqBf#NqE@12qIRN&qL#7@fT^vhv8c7Exv0IU
z!KlTk$*9e!(Wup^*{I#9;i%=P>8S0f@u>Bv`KbM<0jUM438@XK5vdia8L1tqA*m&)
zDXA@~F{w4FIjKFVL8(QlNvTb#QK?m_S*cyAVX0-QX{l|gajA8wd8vJ=fvJV5iK&gL
zk*SrbnW>$rp{b>*sj020v8lDGxv9OW!KuZm$*Ik$(W%v`*{R*B;i=`R>8b6h@u~Hx
z`KkTs0q6zj3Fr;z5$F}@8R#A8A?PLODd;WeG3YhuIp{s;LFh&3N$5@JQRr3ZS?FEp
zVd!P(Y3Oa}ap-mEdFXxUf#`+kiRg{!k?57^ndqJ9q3EUPspzd>0O+;ox#+#<!RW>4
z$>`1K(dgCa+34Nq;ppY)>FDj~@#yvF`RM)V0qF(l3F!^#5$P4_8R;GAA?YRQDd{cg
zG3hnwIq5y=LFq;5N$E}LQR!9bS?OKrVd-V*Y3Xh0ap`sGdFg%Wf$4?miRq2$k?ED`
zndzPBq3NaRsp+lhvFWwxx#_*>!Rf{6$?45u0O-}}+3DTs;pye+>FMq1@#*zp0O<YE
z0MG)^1keW12+#`94A2hH5YQ6P6wnsX7|<Hf9MB$M0MH`PB+w?%D9|d<EYL2{Fwip4
zG|)ECIM6!KJkUPSK+r<aM9@aiNYF~qOwdlyP|#A)RM1w?SkPL~T+m+7V9;XFWYA{N
zXwYiVY|w7daL{tlbkKItc+h&#e9(T-fY5@_gwTf2h|r4AjL?qIkkFFQl+c#Yn9!Qg
zoY0=opwObwq|m0&sL-m=tkAB|u+Xy5w9vNDxX`-LywJYTz|g|b#L&jj$k58r%+Suz
z(9qJ*)X>(@*wEV0+|b_8;LzgG<k05O=+NrW?9lGe@X+$m^w9Ru_|W>${Luc;0MP=`
z1knc32+<1B4ABnJ5YZCR6wwyZ7||Nh9MK-pAkiYNCTX-uG)lBeG)uHgG)%NiG)=Tk
zG)}ZmG*7foG*GlqG*PrsG*YxuG*h%wG*q-yG*z@!G*+}$G*`4&G+4A)G+DG+G+MM;
zG+VS=G+eY?G+ne^G+wk`G+(q|G+?w~G-0%1G-9-3G-I@5G-R}7G-b49G-kABG-tGD
zG-$MFG-<SHG-|YJG;6eLG;FkNG;OqPG;XwRG;g$TG;p+VG;y?XG;*|ZG;_3bG<39d
zG<CFfG<LLhG<URjG<dXlG<mdnG<vjpG<&prG<>vtG<~#vG=8*xG=H>zJOI1^JOR7`
zJOaD|JOjJ~JOsQ1JO#W3JO;c5JO{i7JP5o9JPEuBJPN!DJPW)FJPf=HJPo`JJPy1L
zJP*7NJP^DPJQ2JRJQBPTJQKVVJQTbXJQchZJQlnbJQutdJQ%zfJQ=(hJQ}<jJR7_l
zJRH0nJRQ6pJRZCrJRiItJRrOv>j@ce2#*M_2+s)b2oDJ_2~P=c36BY{3C{`d2@lG8
zQO1+Po5G{QtHQIwyTZf5%fi#b+rs0*>%#NG`@#dm3&Rt`8^a^RE5kFxJHtc6OT$yc
zTf<|+Yr}KHd&7gni^G${o5Q2StHZOyyTil7%fr*d+r#6->%;TI`@;jo3&az|8^j~T
zE5tLzJH$i8OT<&eTf}3;Ys7QJd&Gmpi^P+}o5Z8UtHiU!yTrr9%f!>f+r;C<>%{ZK
z`@{pq3&j(~8^t5VE5$R#JH<oAOT|;gTg79=YsGWLd&Psri^Y@0o5iEWtHra$yT!xB
z%f-{h+r{I>>&5fM`^5vs3&s=18^$BXE5<X%JH|uCOU6^iTgGF?YsPcNd&Yyti^h}2
zo5rKYtH!g&yT-%D%f{2j+s5O@>&ElO`^E#u3&#`38^<HZE5|d(JI6!EOUF~kTgPL^
zYsYiPd&h&vi^r44o5!QatH-m)yT`-F%g58l+sEU_>&Npq_P>w+|Kx)Ne^jQb72mv>
z;IGQCzv85m3I0nvv&Uy%o!}RLP$hn8a)RIG#a{6p-cRt;ES?bGAX9=LS-&#A!>+#m
zYbpEUS9R*^zq0jme4%W8{myId#~)hS#~*Msy|=7<AHQFv?B4#Mx4(XA0q=zhz5O{^
zihGBb_41E)tl&kT>gDg){jQg~b5H+~r|Wpr_kQJPYx1!-DeG5$!j$&jz1lteLq~gf
zyN7o7xAjT#(rxbMj~y|{+jFt2Utr1z@A3Ox{F1ZAc^4k<;t!ZL#e4Uu&i;>6W_cfG
z`_j)ka)I|)`Y-%%dN1=j|Mj_lyX6{h#@UX3v9~sQW7l->tL2G$P5ZU?pT51*d*Z!z
ze(g>By@lyN^AGeo>QxNd_;0*+$~)VxwI8|mtv4w1r+&>b-+K+0wDP-_{>f`pv8BJ|
z;0<rm?&kjWM!$Rc-}%@-`2AfkO|+?B<fDh4VU7GBeop1*8rRs5pZ2K#*`0=d(tBzB
z+Ep6(Q~!F*|8aahzulC_{gUVF_}`Yx<X3&Bwtx6!7C*km2Y#_O+5EgcYx?KzKJBNT
zS;OC!@Qi<N%X|Kw)X(}^k5~1NC*<)zx%jSs@NQoJ(I4LSC$}!(r@Hc{|NMzUey6i<
z`1M{Z;<w)G`%jN6>i@kW-miA!MZdzx3jW0kulSYQl=HXrFX0y~|GK|_Un&2OxH9(t
z_-Fn%{u_UWKg-|Y@A5PFS^P|XHot@4#qZ>I^BMRod?r2{pOMeXXXdl>9r!MMC%zls
zk?+cP=DYI@cosYpo(<24XT>w)+3^f{mON9QEzg)|%`@lO^A30yyc6CH?}&HBJLBE)
z4tbZnQ{FA_n0L)P=iRdgSPQHP)&^^YwZfWV?XZSeOROo@7Hf>P#+qa8u?AU-tVz};
zYm~Lhnq}>>hFQz3Y1TGtoVCuHXYI2G*bD3l_6B=|y~3Vh@34p1OYAB37JH1n#-3yE
zu?N|U>`C?}dz8J(o@MW{huO>QY4$dIoW0JTXYUgO%)f8t-_3vD%6~V1K7~JT{(cI7
z-~7B3exCXHDg1o%`%?IQ=J%)Y`_1P`;q#c!m%`^WpEt_qHJ?Aq=QrOc%J(tfFUt2b
z-#5zlHQztV_czZY%JVSKC(83N&nwFFGS4r{^E1yg%JVeOH_G!h&pXQVHqSrG^EdA!
z%KI?yC(8RV?<>mtGVd?S`!nw|%KJ3$H_H1p?>ox-Ht#>m`#0+$%6c&CBg*<P>m|y1
zG3zJF`Z4P%%6c;EE6VyZ>n+N9GwUzP`ZMb>%6c^GGs^lj>os7#n)Ms7e$9FgSkGpC
z2dr<i-UHUVS^oj+-|UBg{b2S-!2U4%C1Agp{S&Z%%zg^kPiB7w>@Tz50`{BPe*yc?
z?8kupX!d8o{xthFV85FE8?b-Peh%2rW`76lZ?oS6_Pg2t0WrY*b3hC*|1BT}m_Hj3
z1I*tIhymtj1;haJvjbv)`CS1q!2Irj7+^k2KnyUSEg%M%&l(T|%x4dX0p_~|!~pZ%
z0%Cyqt^qN?eD{DDV4g)l3^30oAO@Ic6%Yf=vkQm;=2-^B0P}1EVt{$p0WrWl`+yi=
z-bFwRFz+TH2AFph5ChD+3y1;cT?WJe^KJuTfO*#eF~Ge0fEZxbLO={KYa<{An6(lR
z1I*e9hyi9T1;hZewgO^+S!)3?z^uK17+}_7KnyTzGav?-wHgou%-Riz0cI@+!~nCl
z17d(#>j5#qto?u(VD>^l3^02mAO@Jd5)cE--U)~SW-kTA0JFCOVu0Ce0WrYry?_{C
z_F`c3@%sq@F~IEAfEZx*Za@q$dpRHmn7thk1I%6zhyiBr2Sfn*clJL2eXIO=_C9}~
zz0c2M@ALE7`}{ukKEI#6&*x$9^Z8Qb^RoB({Oo<c4||{Q$KL1rviJG^?0udGd!OgS
z-sgF-_j!KoeV!+KpXbZo=XtaDdH(Eu-UoZ1_ru=jeX;j>f9!qUCwrgw%iiaGv-f%b
z?0wb)d!O~e-e<kA_gO#eeby6upY_GwXT7oaS%2(()+2kL^%<4*%HC)FviDif?0wcZ
zd!O~r-e>)@_t_8Zef9@?pZ&t#XaBJG*-z|!_7{7f{l?yB|FQSkkL-Q+Cwrg$%HC)H
zviI4~?0xn(d!PNz-naiJ@xcB!{*1&6`*-;n5>M>U=66WEvA>(oAo0k4Ha?@oEBo2`
z4ieAocjG%sytCh(XCU#=J{z8q#7q0^c!m;B?X%?>OT4wuo_8Se*uERyk;H5J?s$h1
z&+WVA9ZS5o@18Xv`M|CX)`;W_yLMPZl27c~VvR|@v1^YtDEY{)P1dO7E4y}C!;;VJ
z+GdSQzO!qeJs|ne?hW>c<V(AE*h7*}?cQRKNxrpvk3A^)*zQgCsN`$AciF>|&+Xo3
zkDI+uzGv@8hyla`{@v_->H`}qhyhYR*jPdgkov;L8e)LdA2t>d1EfB&v5FWV^^1*V
z!~m&pY^);&Nd04DAu&MeBO5D;0a8ENSV|0#`pU*yVt~|NHWm{Dh|RnoVl^>9>Ngw9
zi2+jI*;r2ukowQ&0%8EUf%QSIAO=YNXmbfMK<Z1IYls0-f7)C`43PTN<|<-<)UP&|
z5d);YwYiQMAoZ`!g~R}<k8Q3b21xyEb15-E>T8>8i2+i7+gwZxkow%_YGQ!Y?>3hc
z1EjvUxt<sx^*`~z)&$fB#0P2xVgR)R@q=1|7(i`7e4*AL22gttf2c)>0n{eMCu$X9
z0JRJ8i&};lKy5>Oqt+n?n7!{4|EPtC0n|psM`|Tv0JRhGlUj-xKy5{QrPd+_P<s)7
zsl|u^)MmtIYBgd2wHxu9T8<cC-mOo3r`96|Q2P=8sRfAv)Q02-YDHoIwIlh1T9O!G
z)|O9xq1Ge@P<xVps6~kZ)TZPoYE@zYwJZ6HT9z0<ZA*Tm)+Gj*z3-F%sD+6E)W+mT
zYGq;owKMsXTACO@ZB2fq)+Po}dy{{u#ce(|wK@5jTAdg`?N0utmL~?7z3r3V&0e=P
zKPLeGlQ8Cyy9tFJ{Uu?2+}VV8)9y$(mu_LgXXytfJjl=@VdxWO6Q0eKK4EF*Q+>-l
zIlb?`tj+q?eJW4iD^H*9(;>%@KKGs}*C#30)!vWi9^89uo}#^T=H1<EX1<Sl6)bSO
z=YoQLdcN>{nx2aa5BaL_3+ca_TQs>x-WTt8pY&4u?oYmQuG_%kZ*+T5Vt&_-rQ*6?
zEZwY2jWX*xZ+<OZ=R#%cemSh%j4$q#ztX8*#e$tS#y9&shd-fX=Sl}U9C_pK_Rqgr
zsD013s<k`(c8AY$zdNjL+bRp%tgV{T`a!j$pZe7=e3Dq>TC3pw+bti|ywjre2fsIO
z`{B)xr`EpO>_D9}P5-L9_oF=Z*EXr#V0z<L4U-xrHEPvxdgICs);7sgfA2?s)jiYn
zK%J}2rq;gsaoZ1nZ(jO?J1rj6yxlT*|5~fW8W%qCs~`RJLA8|DYpX73)3(a6wz=Q!
z@Y&(FtF`O-Rw47L{%(KdjRPGzSDMf<hu`e;jqwG|r@zwaPWc&M3@can%R*(-nQynQ
zbB!|1x?C(BXTJ6Pt`ADQVV=UdZco0_-aM82-SfVf++%Lh^yX;|`D#(&H0J5`F;DS!
z&w>R$GEa4Pubg>{nx{P2JngH!lX8_aPk)Gc3#a>Bc{-1IE6vQ?nQq?FslH1yr#Ek{
zta*Da%v&62-sVE{R(F`Ud)B<=U(DOSYu@@l=I#HN(Ba>I63#!on^5(^F9{p}KATYZ
z-j0OvcNZqa{WUP5%O5Qge)zp?LY?2t8Kt*Q^?m)<>3x^nXx2B+^*nvYTsz$--Ooe%
z^!c%zQL(S~ZhvKP@1MRe+WX^6yL)|i;iFy+zq{S@%(s1d)<2h~=eaXOzG`wh{a4?A
zliZ{A$@|@J9dF;g$FXzW;*P%2ZS>*!UGpD`>$>JZvo3G%U)TBk-gKQi@2UG`#@#c%
zSiJK}r+0T0>~w8gv(JYG6FQcR9_aAx*1y~L-%_Z3sm;~eUESE>vk4o9wS8~>f;MsM
zQd)2O`sk;9*If9d(&}ri;#S>md1%F*7892L-n`Yan;(~1dbL@GC1;vmS+w_~l!a@X
zOkFU&ai94~jatlW)$qN!l^c|ulc)X*v;V4_d)9$E*=A0yooPnf4>L|L{Xv##4{GL^
z8oXa%N@9%?ll|(ICq1avaN^pkohP)dGG=`4ch`+O{Py{=J>N<@_W3u<j5+c~+tHmX
z%^H=%|8C^Q_&g))Rct=uPWdInhn2fGtWeo%!#2M*YiNx!4~ASU-DpV1QqjQ=N)#SE
zu=v<PPrj07(4?1o4b1!E-2ropb{$aoh5P*%6;A5^!t+`BFDN)CxnP0v$uskv?w2!f
zw|-;u<nH%)?mbCKxw<CZd!}eoha6WDuRJ{~vF=kX68B{-mRRn|yOE`t_eP%0G(9r(
zi5`&$85%@BOCKLOm##?U-L%;w>*LZ#3O$-SGUgGof9gnwf76?rM6;XQMvIsmN#o6}
zr41tE@AfdapH4S7r0zAhsNOX<trj!4v9>Tbw$3uQx?V9izZNyO!*(?{$nG(>%;q*X
z(RMSp)t)vt+LkxB-p(;M<7P3p=O&pOcJKGEf3E9*b7$@jXmYxjx$!rRxfOV<xjDG7
zxm`GFZXj-CZYh2+B>$mV=C<Q%!`|M1Z`k?0OU%v6&CTu0dCU#X-<eySXPKLx+nU>;
z%a|LZ)0$hQx%ZyC?YY06JL<WIp1bC`Po6vDxfh<h-!qyUzPZDld)m2+o%`0gQ=NO$
zxf`AP&$;8Ad(643ocqYRbDVp{xjUTu!MOvRd%n5LoBO)Clbd_Dxm%n2v$-Rid$76d
zn)|G|v-+C3mzuk$xnG()q`4=WyP&!6nLC}ix0$<{xqq2EmbpinyOOyNnLCfU*O<GD
z&wQI??;z%$VeS&<zF_VI=H6fK_T~Ow?&#$nUhdlEK3(q2<z8IwzU6*f?y%*aTJECd
zzFF>+<=$BChSmFD^&VHfk5%tg)%#KPo>RTARPP<t`$IVclsQDb&vTDClaskfy<b!B
z$>gj{<~{Y^O3t2S{**H$nPb)aAoX5Hy`NF<S=9Ry_1;6yE@XaL?;+It1od7(z28so
z>2vq($-Q}c{~c%8F-QNlIg5^Ye7#pr?}yWS-t@jU&RpZ%1HC^@??Kc1%=BI|y<dzo
z!Z@cw@B8A+F3!!+`?vHSExiv*@3rD=D$Xb2j494J(fgwG-lt`9f0N$Br1vT5y-0e$
zk=|3J_YHAo5a;&j{Xcq-kKV_l_v&yq4nKo4ZupscUya^7qxZ+?JurHoi{8tk_p9hV
zDSF?D-dm#gkLW!jdLM}1>!J5^=sg>HUj}Dh@XYo83cZIy?~~AbA@qI+y{Cb9%RAP4
z6ZHNAy~jZBBhY&VI2(X9r04wWdHs6szMh}2=iuvk_IfV8o-eQG#OrzQdTu*wpFN=G
zsIxcNBg{0jXY_n>J!f3c3)geMncZa%GK0&W)bq6UT<qR*zO|lH9msjp%#5<<P5)=l
zf7WxH^*m-hR~dhd7@+4I>v_d`?y#O8tmgphdA|6f!~i{C7oV2zqvze~xwZJue1APh
zR?magb6xT0i2-`fs-Bms=bq~MrFsr2JOwd8&jp3=;Qi@2o$w~a06jNT&%e}jEcHA}
zJy%lChtzW(^}I$scTvwz)N>H^JVQN~P|p|Ca{~3eKRve({*D-+=jiEqczUj#o=>Oe
z%;|Y?dhQ$iCNTgGlo+7rsllbPU*TKXzj{uYo;RlFhUxiVdXAT#$ED|L>G@cC&Xt~5
zrRPrR`B8cfl%D6L=Q6=o5(D&{Bt7p)&n?pPhhPYa0eT*gp6jFM^XNG{dR~s6d!y&q
z=s7fco{XLgqvyNmIW2nLik_PS`$P=Tb4>I+5||=lfSwPc=X~gS9eVDDo}Z!TVCZ=k
zdM<^YFQMl|=y?x%ZiAk`pyw#)c?f#0fu2vG=M2CK5Cic1i2*vluXFf1Pp@<FI^T{*
zO$^X^bDbME+uu}xsZ!}2x6WhhT(!<e>zuRBE9=~`&JXi>hygm!t8=+JU#oMnI`67;
zt2%$GbEG;Cs&kz>pQ&?}Ixnenk2=4obBH=msB?ij-=}kWZr)Dj=5+o|=h$=}P3OvV
zK1}DlbY4s6u5^A%=b&_+N#~MuzDVbUblykjc69zm=V){uM(0}CKg0l?Gtqewo%_)F
z4V}Z#c?zA2(D??PQ_y(>of}a8Upao|@s+DrK3+L@<<*rtSAJYMaOJs`%T~TxIcepc
zm0MQ+SUF<lftBl3K36$g<z<z7Ren`DROLyP3st^TIZfp)m77%lQ8`BC5tS=cK2SM7
z<@J=iQ+`f4IOW-tOH;l~IWgtEl-pANN;xX!p_FS<K1n$v<%N{{QGQ1`9OY@0i&4Hs
zIThtilp8VI-)H}ejubC?6uuU^7XBFe7(N?1n<si5z8|`uFZ!YVXZ|<QGwq+{?})x?
ze-=Me^j<V8yes>=`3z`S{5x70p8-vcKaV!YXF%iQ=b;ty8PFX0ed1s6c>+F<`EOQJ
zHGekX^P=tZ8O+ZL_&(-mTg}=0E~{OmearXf-&5qj^Sk-;{BHif^Lgaw^Sk+d);r-d
z$mijA^ZEGQ_V38&w?B)YDc{fjE<S_#-4Q;6JP-TX_zZkj{yd+Z&%k%#JIV94-<8jx
z`Yq3b&%m?cGw`hV3_LqNgZWuL-^cuH`;2+kd|&iGG(L1Zv^w-SG&giLv@`TEG%$27
zv@G;0G%0i^v?cT-G$M2$v>x;vG#hjov={UhG!%3av=H<TG!1kMv<bdF8Us24S^;_h
zJwJUty*vFmJve<fy)^wYJu!VRy{-1I+J|aCsePgLciN|EzomVX_CMOkXg{KTh4u$p
z=WD&LbvJ8=&!Ba%*0WldYJI77qSkv_w`u*Qb(GdaTGwcOqIHJW3!3-MuQyLHRVvNH
znol(^YJSr^rTIqlhQ@!5;~I}Ou4;VLIH&PS;|{;ud<1`R=KU3R{Tp&6>-SHn_|u;u
zZ?dWCgNj8jha5_}?~BKe+!^vIZJufo|ID<ITgi}bNc`T<LY`$<iMjF9i^rHVwC<hd
zx5iJu9`Y}n;!nlzpBi#8-OApIFZgDRMME=BJ^oQ|_4gr1v*EEUUY9O0HVuvaVz=C0
z=YK=)=HbN`yj6W;tQwm9q)KJHl7EGq&g)a(@E$g|dx@Che|)Qkmwk7PVME)WSgw(m
z{G8=k@cjKxdw=S^-!aCt;RSrK{!6dd+8Eo0M{xP4zFwB!V~iW#!I1&|y&Q!s@8aPp
zq#Hlfn^?ngFR%vwh3TWci5)EeLY(k(%%12KNRBaZcoRKlO!xfJF%}NbV)yvD-o0@#
zCJrxS*MP-d{gE*?4v(Y!7c0F_Bc1R(U?2ROb=G+$+E`x3!xNcRa*G#z$8s~U68>}P
zwtIPUTYiT4<QF})$7^sc#?axd44rz&>$Nn-(&4$JZ*;;N{YhIq7<@IqU6!-nqU@Hh
zfzj~4ieB&zMPrN|-p&1%SG~uZeu9?+)8TJO^^4c}&lq!u*Ynl5TV9r=7Q{H>qMt7B
zpWdCcmcxM!@n4?xx1p<>;T2h4Y)y{;yy)E+lZThIx^ilNZ}TR2OE4yW@}F^jtzC`q
zoM2D<*Jh{lKYPydIxs2z@+ukp!ky~lQNgPC$F4u&kKI(4SnCsWlLuz@cixXNe0W={
zp3Ca*Dg7Z{7tD)aZq-x%%2u`Tz+hqgbQN>>qlUkaH|FD!rP`6x|7t~bJTurC|B1@E
z{e->M@X}yv{H$A_^S?e@1&<BZ#{au`e!tk2cZm5m7cZV((Esb|TX=G?IevyTh5e!z
zE92F{?D%OueZl|sSS36>SROxVTQUFHtsdSUjE~>;sh9mnXH~@WgZ=U6H!tqb>s=l%
z(DHzJ7M1j~e^?fe(8nv>`g3W&eZJRR{^y_h-^53>f0n-^exm(Z{7mr`?eF4uioa+-
z3!h1RM*CU$%;GoN@4|Ny-_d?ozO&>#`z&}S;zQbJ#WNE>(mqR`srZuiS@X=rpS16S
zcOpKeeOJ6Q@hk1S<eiFdY2P*PT=K153#<w8G3{Dm&4{0A*OFaRF<;ZJHP)Q?n|3X-
zCdKFUS*xsB@jLBWW=)IlY1cYyUh=%%3+xH;LG4~)&xjvt_Y!+bd{MjC*mL5K+P%o0
z6ra@YRraj-rFJi~r^Pq5d!0Qm^@WWE#02qCZLA<>h@Wa>2{A={RU2!FIpVL{SVT+`
zpVh`HVwU)=HkJ|7#CNr^j+iHPjg5uGMDby5tR!ZNA8TVNF;#q78*7QV;?LSxOiUJ^
z*2ZdLw)nL+mJ`#(x3#gJm@oB|%?0EH@o{agAZLi5YjX)XMSNYGYsfj`@7i2MP7<Hj
z<|=ZQ_`Nolk<-NYwYiR*Cv}|7h2%u>fo-lNXToa2Y>-RIsp1RUTuaUsf7s??a<cfu
z@#Jc9w)n+1my^@QH?ByoC+Cy<sQ~2Px2Ug7?l*tlvZVOU^7G)ztPf4@H^0yM)8u~h
zd7N)8pVzXc_}S!s^L?DpP3||}*Y*t5vE+X9Je)61?l;fNvZ(mw<bLx!osUlLH_zMo
z>*Rj(KAi7P?l<qt`SIj_^FEzVPwqGG+tt(LezP8&uTSnb>m{mwKe^wmC&vMh`^|cD
zd;q!MtVhQUko(PgjVez-?l<e%aR%gmv))}@PwqGS!Ep)XezRX3uR!iM`^j+(<bJc?
z9N$3hH~Z0X59EHcU!%%Hko(PkcANyc-|TnSUy%DvJaAkEx!=SK$6Jv5O+0ZN2D#tF
z8^>pm`%OG@+y=Sd#4E>hko!$MbDRgc-^4q5EZgUh`%OG_TnM?}#7oQK!iz{eh0C)X
z3Ax|ITgR7>`%OG{+zGkg#B0Z+ko!$Mcbp2j-^BYs`z><6$p?;WA@`en;dmEvzsV<#
zgCX~ueB<~Sa=*z(j+-I(n|$SX8gjqMXO6QW_nUl2A8PwPa=*!kj>{qUn|$eb9df_P
zr;g(x_nUm{_#Se<$;XcSA@`en4KHYUAacLS=YeuUlJ8yrDfNKkilkm}yphxsjzf}q
z!|_Q{k2r2g>J`T`Nj>8@C#iQ_A1w8d<D#Tqa=et(Q;wsOddu-uQja<AO6oPoV@W;d
zI4!C7Tt6=LpyRrvUUa;d)RT?_lX}zfVN#DeZcOS`$CF7t>o_y1cbzUE^|0g8q+WKs
zn$**dW0QK@@oiF%JMK;Db;rX=J?}U<srQ{eA^m{k>ZD(Ayq)wDj>D6F!|{32k2r2m
z`W46XNk8K_Kk0XzP9pt~;{v5$a=f7QQ;s8)e#`NN(vLarQ2I5;BT7H#I7R9AoL(dS
zpyL{)Uv#{q^plQ*lz!9kk<yPkZc_SH$5To_>o`m4cb#q|{jlRQrC)Zuru5T}<CK2e
z@tx9-JML5Zb;pBBKkqnE>GuP2KQ(}GqG(FCCK2uvt;yC%!f~QO*_utbOtdLmLkef<
z`Z?{(w7=3mN&6k`TU3A4K0^Bet?RWu*E(D4WvzR)e$_fu>q)H(wZ79jP3tYKo3#E>
z&Q5hT<@V(7yF9NtoN|To`&}N?e5Tx^<`?BCHQp<isrsLCp7MNLTvNSJo~Mf!%C)M#
zsGO|oj>_H2`*Z75bxP%e_5JV7T(!dL|6(;EwP3@8*(;X&C)9)9`=D3FYWHkSXlu!~
z*H>1&`dg?E^(uCyVw#_0H7B)V@mDj%uQbE>%q&nd9{QkQ{FQ^YX0)~HsSXw6XKW7j
zqfCS9#$R1vYe-w$mYvlxe)XvTrzf577ynp~SPe{Vxwh4)_+OfY`qJMwr^VOtZH;Mb
z=gplL$5+i8>P_F?TNl6op{+S>tzEA7j`(lRg!<Ele~!erU1e)fTbsY$=Y0Io0ihl>
z<^Ip{WgFR=)YkIby8ape<%^*{^>+7EUfKJ$Mzytn$2DoaVS7Tos@lybypE%6&1!pv
z1BJ4A7wd=m)%T5adKYqsI##dIdA;_RLOpBP?&rNBGi^<4dy%+%FM8!a3iYjTUMS`D
zd?wVnZq_gB)i@sNU0#3BTQktsytdcbwCXKyX@yY#s`+g-@AY484QzX(-yiwFYd9^`
z!$uaV?`5eP>SDRx`^anhM>r4HuYF7J&8eYIws~k<Z(F5MFI%(dbMN$3TQl2Ut<lb|
z-hkv#Kbv>Hmv_9t|I^X#MZ68sP*3ZWI@v4VAk@{q%`nhwd^<KvN{xN*$syje$)V1+
zEyr-LXZBEUdnxxQuh)W5cPo>3te5B2P=7m-Z-Un%2z9uB^G){Ns}kyQEAvkC&K<Ee
zx$R{y<(}zfsvYWc1D~1W-T21V=(hKrnRUL`sZOZZ<$ZjSH}kly*=?`<Nb03t&+4Im
zSMh(#z0|vH4R3qvgV$GiuU825y!qdK?LE6P)b(~ATJNpO7wUV@ZQ11A8yV_+D;I9{
z?mUdm$kNk)J|^&Hw+?l`y1jOI>5j#`A!1mQ7Q4MduZ22b?|1ik4<?6t;EG}gy<rb*
zPhho#>yIDt&NT}4!D2U#c|UBhJ%ZI9TJJmQt;ibcg_Gx=_R6&jb;C`)&v^s4$7XYh
z<=bn2=S_Y()DaiIaLN0kb*LwP_TaLYWrOW0tQPX`!5_S@;zE7#qbWao%W8%?W8$aR
zy=9X^y|HD9U%g(JY|mk}mIwd4?d2*I>W^=x-0_Bd8tRZ`B7b>D7sO_Q(QNiry664!
zgY8MImh-=V?|bL-h5F={&Hs1{8a1_=54}p-@~Qk9V?w>M^Y};n<9lt-Vzr`~w^RGC
zK8Vd0lPd;SiSxgDDbz7vnw7?%)i~5M2i#5TFCP@@nq%I3%%A;rY!(@f>iwDN{e<sq
zk7Ko~4Zmmbt2`R&o%<_4;s0AC)IAf&Wc24%3-!<Q-)HhGv<r36Q!i)n_YMyA&~{%v
z=~rD~dm^i)P1%{%-?1$=>x{<M?1`uR*U#A=$!c#KYCr8Sx*eN=Mw6R4IlG@DF4Rr4
zUd-VS&K~Ngne*rL|0x{msAF5?@_UpC_0-98p7rm)5$dXWFX#3LRuA>n0?$3?=dT;;
ztTP+t^$#=-_13Xt^ZETh4t3WD2lM-NT88@T$<zh?a;@H`2eaB_uCj&v*IR~q?7?==
z`yYH9>atg-7xo7?4)xjQM~e8D>x4S(8~?oEH>n=#wUJ`Q{D*IZy6v;|Ui5dD3H95|
zk(d09MM537;i8xQb2&mi_kTxT@r$Mnb={x-DDE%26PpF6$19Mdr2okU+v8d7c1hV%
ze%(E>8F6~Po()R-3Cm*|FTLN$Zm;@3kBQBWQ-ko&{BNoQ^Jn=xst5D4_?gm2+TX?R
zRDGDw!e^4c(|%Syv+Bis7rvA9srI|_owe@cS@2AxueHyLXQp~G&yr^<eXxDjJag5T
zc^AAB>6`7l;+?79%)8{BN}p}tHSb*OP1XWyLi%#MR#-EtN3)h#Q_{!VwZ@uLeVVn%
znv}lZu2t5o>eZ}e*0ksZcCEAKwa#TPuqQ-UuzQ6)qk1-bi9IDcgxzcGIn}q>i|k3!
zE$m*kdp0(wWA`$9T67M(*V*%0UlR+638IVGSV7ECJ)BrVOc5Q$#u{Rd>f^*BVv^`C
zHdYa{WDdy2GGdzOG&a@|^R%uf77`Oh*RipZn5lX?v6Psqx;n9zn5+6av6z@Fx{;05
z#B9~uiRHv}(V1+lC+2HEK`tOCh%RMw1vx|Ycyb9jMRY8iYsfjO&y$PDNuqn%Tt&`O
zy`Ee~P7|HX<~nko_A%r_a-!&JHdm4}RnI4vl2b*8v$>X>tNK2<n4B!Soz2zcY}Nb8
z<>YkH`E0Hy=WG8&EkI2mx}dEUs2S7`pq8Mf5FOFh8q^%>4^WFxlZftUYZYo1^$VzF
zsA)u}w6zX3kM?cULexZ}YuZ|gno0cxYAI?e(LrskMa`xD0<{=5ndqjrR-<N9zkyng
znoe|9TkBEtX}?G<NKGiZtgRKP8P$)VmZYW>9oN>H)ST*1P>WKNitcM`RccoCD{L)m
zYFg2WZLLeqt9>f9Fg3C0%C=UfW>!CgTAG?#bZA>^Q**1oK`l;AF1od?)v4Ll@1T~a
zrWc*t*80@^+8@&k&=ZI*ZhHlK2K7VeCFm(cN4LEOJ%{=u^dj^mqPyE(g`P$I5_%bW
z8qw)(uS3tHeL1}lJ(1}8wpXHOQa^=Wik?b*0NZQPbE&^VFGf!$zJcx4=-Je7p_ikl
z6Q9BMdh~p%2ha=B6N)ckdqsLi^<(HI=_$p>u)QWdr}{JWqV%Nd)7W0s^sMUF(96=(
ziceyDU3y;CA?StaiN#m3y)r$s`Z@H{^wjF>&}-9ktG`1pPERhrjqTOx+12l%m#3#!
z--lkGo?rD3`S&gA1IeFvbB6T(=I3oyUr2tR^M~Z~IG;#9ubW$>_cz}sMSUarzRo|Q
z_czZYMSUcBUd~UF=b56ul00wcFVXv(_mQGLle{nIH_`i>_nD%;le}-|KhgV}_27Ic
zSuf6yqW3rJDMfuLS#QptqW3rJF{(b5tXJn((fgbA997>+*1Pks=>5%ph^mhz`^EWL
z^!{c)Mb+1m{pS2FdVjMYqv~_Xesz8qy}#MdQT4rKzdQen-rvN7sQO?MFPtAn?{DHs
zRDCgtH_jiU_c!q<sy>;-E9aNd`<r+cRo_hFozvCm{Y^ZKs*fh|()nrh{wAJA)mM{v
z>-;r(e-n?R>a$6_c77YZzlrBj_1z@iJO7Q|-{ga+`f!pjoF7N;Z}Lf0eL2ZD&Yz?A
zH~A>4KAq$%=hxBun|u~k-%j$K^Y7^WO+JjOk0<%k`FZsICZ9&t*OPqf{5^VqlaHh7
z^GUvTejmNR$>&k^{UqNz|Bv3^)B{oV0i|AWejvTSsVAc93rfA={6TtuQ;$T|CzN`{
z`GxfUrk;taZz%PS(@p99O+6G<A5rQh=O@zpn|dm$zM|Ay&R?YWH}zOleMYI*oZm?A
zZ|b?I`i@fXIscK~-_(Oq^&zERbbchgzo{pq>Pt$!>HJBlN1ab8^{ShDr}sDYY@oiS
z)Vt2Vr1v-VaG*XWy}zlKou5hXZ|dnleNCyioxe%%Z|d<teNL&@o!?3CZ|eC#eNU<P
z1J$SL{Y^g*s1Hi-Z~6u2htm6-ej-p`RQe6)kJ9^_ek4$zRQeU?m(u&2ekM@gRQes~
zpVIrAekf2MRr)38r_%eIekxF3Rr)RGuhRRQek@R*Rr)pOx6=EYelAeoRr)>Wzta1g
zelSoUR{BNf$I|<oelk#BR{Bln&(iywel$>@R{B-v*V6l&el}3wR{CA%-_rY=emGDc
zSNdh==hFL|emYQJSNd(|@6!95emqd0SNe75_ewt>sP8NNzVm-Y4+zu;7QMjv!J;Pw
z>I;kB;QV3HBLek_MXzvvvFI6r`o^MnIR9AmkU)K8(Mz14EP6_yzOv{o&R-TiCQzSQ
z^cv?ki=Gpx?<{(c^Pfcz3e<-dy~z2|q9+CFON-v*{Atmn0`;jyuX291=vjgK)}nVg
zpGWktKz(e{%bcGrdRm~qw&-on-xfVCP@h}$I_Gzbo)@U^Eqb5xzeNuW)CU*6(D~t_
zCkE<^i{9w`anU0K^~puAbbh($nSuJ|qIWv~T=dXDeRR=Fou4jxYM{Ql=&jCQ7d<vm
zpI!7?=eLWV8>sItdav`-L=O(shZnur`SGGB2kOg<-t7E&(W3+P=|!)0e!b|~f%^8M
zcRT-H^zcA^e9_CDpD%iPpuWE7?atp9Jw8yMU-WwC_luq%sP8X&zw`ga4+xY45Wm3j
z0OBVE$_0qu;P?RXBLd|F#IJC?fcP1Kas%RbIDSC<kU%*C@k<;}Abv`qT!Hv4jxP{D
zCQ!~m{2Ip_h@TTEcOZU`;}66S3Y0?-zsT_j;wJ^lC5YeT_yqBz0_7CMuX4P?wwRw4
zD7PSfm*W@24-1rI5Wmdv4C1E+$~B1J=J*Ej;{xRz#IJL_gZO!Yau4G7IsQTXz(6?&
zdVkY1I37a$#6Y<S@f#f<A%0|_oP_w5j+YQWGf-|q{7&afiys;&M<ITx<0-^X4V0@8
zzt!;-;>QNcS%_cjcnk4!1LZEn?{)lz_`!j47~&T@9z*=(K)DR@n;oAaesrLmMuwPQ
z?RX9GvjgQe#P4?ehWO!uavb89JDx-Q^gy`|@!K8WA%1+IoQL@Jj`t8hKTz&N{C>xO
z$hl#T1CevW91kMrg89mY$T?t+50P`fI4j9&T5`^p<3-GwOIE8>ZbZ)Ua{P##+r?Q=
zRuk2^0i6%fIRNEK<Qy)??<=RToQZPx%9|)huiS}p@yeg5kD-2q`U>g~sLro?z3T3&
zpQ{e8dbaA)sxPZfta`8NwyM9Xj;ea7>YA!gs?Ml-q3V9B->D9#dYbBDs&A=IrFxU<
zMymhlxl)dUk#ne&hmoI`qFjvpKBpfjCo7-N_2tUT$oFymu5zi$&&cy|{h&NA*PrRR
zVanCW^LG7<ybsq;$oq2jy}VCXZz~t6{EeQgrW}r*!=^lrp4%qt%hg@V=jgd`%IU~@
zb@hdwJEz=^o>Qm%j-G3$9FOc5m!I_9Jmq@yoIT}x^jtnYuTRhMQ{G4Rvx_%+PN4EX
z%6TczrQDY84_)WFUUl8+`jLNkdV=<q`h4{{>G##ot-t@9%=^pV6ipH>(%f}k;eGS}
z>Reih+7BvZ`+r<g>R*djEcY<vlTwvvQE~g<R-?4qXW4Q?DlWSl@=CcI&8>LvPD~?3
zyPVo{YsH1PLVjt%lv5Qq{u0wv(K27&e5>M%KZHEfsGE<*r@9!^V9_==_R13f`k9b#
z8k8YV{PCk9=X7^c(fC7qL*D6O;n(7e1u=~m?Q`_n%JJ9NnV%=;JFk4BW_-qFRs*%#
zaP=dN<44a9d8ihR+Qj#m5Yv#+Mt}LSOZ<)@As^L#V<f&qU&BWUCpGS$0r9=Q2zjZ`
zDi4pp*)rs&ejYG3KByb=QyC6Uj{ox=tD#zL`)H<F@xxyad8!g0E{GpkB&LC*t-d&Z
zS^N*#L%wRunKkkA(j=g<TJ8Ko&Q0-q{|I@j;pQ0C>X&00JKF1>X}jZJJreR)11=nl
zPuOfVSgXzN%X1?B<pm*+HTa{m@$sW$8a~?Wu4xzJSN96}tZwIjh#&Nc)o5edf6g26
z+usj)tyk**9^dr!m`8wi`_j1o#W&3x@>^q${S&_<ZC^B8>n*&JHnlhC*O2GhQ810S
z=48x+K-*38#$#TkO(Ea)$48HQC1zNS*LoL2duH<bCxyJ%p$SiV@t?*#4z%AjYo78N
zRt@>D_#-*IvoBf=*m@)Fe#zx+%^31vW#gXn9=#p&P|$|wKbPNIaWv$^mX|H$rL43X
zvGra)_^^mqa%9Mh4R2S>d#q#3qd_}vp8T@+R`rk{+dr*@_hV73AzN=}*V@wFFKI)b
ztk$8|yxLb|9uV4c`>W-=d_l;UJ$=8TS9^-pn5}nIHA^M$dY6zlOIP?!@8|bp9uwMg
zjSBC0RbB}BvuA2m^)fxu3k}+OQ>|N7_sX9Od9<=UYI+A(#XKyu>A^!k^tKNS`LqTz
z>Uz1GT8-LzU-MQq@Gg`Nd9}}WH1^`s_p}}v+V!H7O})_<LVm5u56!)PtF4A@y|n><
zw(`D94tcf$ac#UQ^<y3!+II15?Yy99$hR%c-_fh~z-rvqyBk;h3$MbVkaxRQv5Pl$
zTFm1^`(9AByZ2%HkbgT^x2M;=g4MvSH(0NEA1^LL$io$QE#m#}jN##gi>tOJ(feS2
z$j23^)X&TIrPau-_qb$NvRBaydAUnf26%_kcefrT+WGcF1HE0}g#28sT7$hpGeeGU
z$jKqz%{C!V*RkF(@7Yo@4-{?v;o0Hd*Y{(0IN*_%YCO{WdWY56t#_K`!YD8IkdU_<
z*K~~cYps~aiuN8{8tWCw5%PD#KOXPx|ITXg)|*Xrd4hLpcF5ypZ$8PZ`f1F=MVmkJ
z{ba95v5?Oz^6^x!<F8hux885QOVhl(t3qCH<3}^Ra$m+gVzm2P=VyA+(jmXMqv33C
z*`HR!x88E;GjqJSbs^8^*O}+-?Gp2#(e{5lHsAZRbjbHTUt^&+?2gs=t#|$JzD3@M
zRUz;9`CCi82OVM_H`;&qV5#>_v5^0Jy8Lo4$IsRSu-<spwJW?mb3z_4%PXtA%OAx&
zbi9Ff3s-xsp9%TE2Km1B8lA8nf%V=`Pg?7392)Y1KV@0(^?NJk(c>K?58B{uei*w;
zgIa9Oe;d7z)>;q2dix!_ZT32}3wgrzH@A2<@^`ch0N%pT7AfATGa+Ai<4n|hd3eYf
zo~pjhyYoiK8&=uA-79oA#u(r|yj5nWw|jBOAMRVU%loED$RVD1c8^ypbI2pM7_rx@
zusy~w;7xQ-wci{6WymLH`SO6*v|u|t3d=scboHP&{$$829;kiTtJp8bNLcS;=MnG2
zQX#)Mr1UZG%=gyAux!PWImf+2BSN0B%9AI(QWawi2Hr-igm1ibzr^ksfzkNq<|(iG
zc<XUkb|YJ(Gv1?bguLV2J!idQH)D(k-pBG%-+J38g#2U48RxwNl|l~kmGl?9x3Alo
zD$9(_>3q>EF*e4K;EfEwaLF4{A><=(y>r=XdewR)mOa_E@`^WWNXScOdgceOPRSUf
zf_HK-;YY96nb=(@)Y=bz`pJ8$kM&S2+cK@jH7|dGkf&Vn^)KG+JuwCbZ>2=e8{YWO
zLcTJ8-<#gUj4kn4EISjq@~d}dRmfXbf9JMWxOR-O!F%by_&4wRpRqGZ=#h#(amOn#
z!Fn*3%_-aQ5AWD(A&<HGsF@Ex9b<U#X2zDd>kaM}@|oX_`ky!9>5$VL@!LHw=h~3h
zoL}?4m-WLKBZPNTV8sJ3@wPpS*fK<MPyFMx9u{MY@N%lP{ny+1LdbLevHL%7;;xYE
z{BKk$|8ldC?_B3S;?KQrJs!(0<-Ylde_>q6dzPA<+8^;s6U#W^{oH%|QGes!kpJv(
z=TX1W#~}wgdPbbz^`4z+v&>YBYH9rRqpT-nS*k04rSY>D3Hi`Wv(x(1QmjX0*{f^s
zrSqrN4tdef@22x}{1Rid@Q!BBddz>kZ^(}(R7>xFl{Mr@)Bl;?Z@D1kN#mzy@b{LB
zF<^L0x!-x*Uw9~X2M&zb{9BLvshe4k$+BZ-COqMv`_0bSS*Gl3FQflbQj9Ufdn)@=
zM*l(9kU#xocqaedxz>ZSY+8j^Gy9oKhdk=WZ!`OKcUVu#vTWZ)viQ$@5b~)D3qR>M
zyktEp%f972^rZhxhmcn-@kLg@&ixo8hj(@B>1=+Mfg!(IYjZZgTDFj5ZP4^7|IwKt
z&l;EdX}?0TT9(1X+p07FY5&i)A>aCLmF)hDe#p6Ax}M$tVV|85v`pVK!*lq#Ka4Sc
zcwc|L@{E7#+t}SeXbPQ=J>zF-X+1E@29En8r{SgSOrd24>t@a6KlWveA;cToxF(ms
z_g?HyAsE9gA3p1+Pp}@DWe=O(dDcG^7xJ=mM(6gk4T&*|cxTBa^7!9n3i;WzNAvha
z$661~vW<m1Jm=rf9`dw5X2|QmKPARM;;p^0D6d~6PsrC+csrk;Jkxq?mYqCtIiKG;
zf5_XW?VH~}GAG7Z;=P^8S-{^?FywFFTvxz<d7ky)ESvdWt%82xLLrZP>v}<d{@fVD
zi8uFB|3d!K0wJFpm-l(U>}>1NS@yI0#^?R&c|%?|`Gdm#wP`U%6z{Is^}_z+xk7%o
zO;Qnm!vyQ$S+=xNt{429Swo(8)#?}g#Uo-2D&F44Dn<R@(uaI+{YyptZOPW-v+U}K
zuI7A(|LlyWWm+3Q{-Xb1j~L^M_ZQ51(eHRCcDECn)21>n`K{Yo574r)RS&%6-@IyP
zIxRE%dDEBuhmB(lE#6?!J1_f_PF8T|J@n}Riod;@^$0C{+xVH{e%I}G2GlaSCzllW
zH@sfnGP-z&7b}+V`!5gq;oe6|_?HWW9P#pICH;dFL!S7H-%9##K2g>(z<7&$Bc=Rm
zk&rK5nWeOU>5mvQjMrFnR%t)3b;ujPTKrXi<GC1PjQ4mn<yHT|dm(?!Kl8sShs>Yl
z?<kMV&*En)m(1_tcPgLEXW=s`r_5*NGb^vmci}sUPins_-&u7(o(0cDIcA;}&rEq{
zo+Zyzd|3OedFIMD^DcNN$~p6{cxTEx^DcR(;`7>f%{y1Uk+r~@P!5{4!kSSYnzh85
z5+B*FHP)Q+(X2(*q;k@%Ro1NX(yV3HwD{C^t+VD;=VULiCzPXRudrv7r)Dp)r^E-h
zdyPG(d^LNKJ*k{EdzC$_yfu57JuN=F-Rtam)mMoH#02HAi50{Q<*|t+#1!%IZLA^Y
zD4$I%A|@%PO{^kjDX&c|Bc=%_U}GIIPjy{lAu&-oZek@dQ+aM;DKS+z1RHCKxypAF
zi;2m~c@wLN*~)tp%Zcg2IoMcF%vU{`TtH4x4xC&;&QKnlTtZF}j>6^|a*p!h<RWsC
za^mDFa+dPq<T7%aa2ht(k@Hl?CKr+ul_Mutk~5VjCzp~_g#)p<mYl2SsgR4w$-<4;
zTusha-ke-cP8ZI^=6Z6z>Wb6?)C9_*Q!7w2D34ApK}{hXi>)=NIh0SQ7NI6lPMunX
znnihaY8h%8;bd&BL(QYQJ+%-uk#g+RO4Llsvr|h^QwfJ-Yb|On<=d&nsL6!ev9%gC
zoAU0|a@2If`Pf>Inos=#YC&p3<>09msTq}rr<SCq6pqN&n$(=i$5V?^lPV`qtxC<R
zygaomHLY+;w$`QQRiA=dn3`BQdTM2AX65OrrKzcfgR-?YHMjEh)Z*0Sj<Ywlx~<t`
z=Q`M0o|;}bD_iSR^Q%8XFF;SA96r4QJ%jT2^b+(G!g1MNgPueAe0mXj66N&iRp?oi
z*Qb}Erx8xf_B!-D>dVjz(Gw}hPp?GJq&z>p6g`!2Xtvj)=Tg3(UW}ehIe&UJdN$?#
z>E-C@gmbgK9zCD>LG*(3ggOU6uSn0R^8oac^pwKU*<O>LQ|ANdMd?X(PJmvOo>k`s
z=w<0?h10XWE<LaMQ1rsrO;4<I1oX=E%sNj%FHKJ^9H8yB>A7{jfL@%QT)08otJAaV
zyaByDJ-u*-w%4cUS3dzQ08K#W5YP(H40Ij=EdfnII7X{ApgHJ#0$K!`gw83TRiIhu
zyaHMVnuc(aR_j3XP~QzL1WiQe7|=@4Omv<BEd@<QI83Xxpt<OL16mB4jLtcr)u7qv
zyaQSenvQUuR_j6YQNIr@2u(=mAkd1?jC39XEeTCYI8v)Mp*iV%1X>iDl+H<@RiRnw
zyaZYnnwD^?R_j9ZQlAkm3{6buDA3B#%ygatEe%agI9RK-p}FaN1zH@MoX%OG)uGwx
zyaiewnx1gBR_jCaQ-2dJ5KU0$FwhFo40Rp@EfGyoI9{tYqB-h(23jPVq|RxeRiaty
zyark(nx=5V9$F`wr~0aBp=hEy$AMOgW~%cXXsKwb!XaC&70p%WJJ4d$WOdF1trpEz
z=RMGJ(R77#wpuTmull)Y!Dzxd2ZC0NW~}odXvt{G!ckkT8O>SeL(rnpq;*aNts2c*
z=S9%6(X@rrwpuruxBAFv;b`JIM}k(4X0G!jXz6I`!hu_@9nD?mOVHxc<aN#jtsc!@
z=S|S^(e#Bgw^~1%zxs%H0eAvBhk{ptXQ1;acnNq4!m(Sg0nb6_Q}812By>&%uL93P
z=T-1B@HB*zw_XRHhx+DtA$TG>$AVXaXQJ~gcqw=)!r@!51<yt2TkvA=WOU92uLjRX
z=Uwn}@N|Upw_XpPkNWj^L3lzs2ZL9HXQcBmcu9ClGDl#&COjvdkHL$=lhQdEyed2^
zotMGO!qbvD1rM(a&r3N0yf8d5ouk1k!!y%)8oabA##1ZXDCV)@wc)wxd<|Y4o}A9v
z;ML*T>AVeI9-f}eSy-<R&rkUTyg)obox{N^#52@+9K1w4MVaHUUL&5P&gbAo;z{b9
z4qhdmrOxZ%W#VbdoQU;0@jR7_zzf9_)j1x#Qan?g=fO+GQ`Na1yjDC{o$tYm#go-J
zAG}&TTb=j8%f-``IT!2o;`u6%fftM?taCtk#dyX#4}_PDrz~?c)@#Od*7+d3Xgq0|
zyRlw1p0&;k;br4#>)a4tH=eh0Ab8<;;yOo!SB__{^F(;*c<M3-WW9DgcQ;>Tym;%$
z%bXEjJ)XVJ8{y^S>FeAPUO%3{@&oekn{^IJ{=Az<lApIl=aTUL&F^#bNqGO}^K8{Q
zCHcH=UP->sR-Idt@9XB5<aun>IVO2tZk`G6-#pJ0dA=#~yxn{g-oJStDLUsQ@5{|Q
z$@@&vxhHwwZvF}H->ioeor99~;^v`bJ*DVel&m*5A0_KCMdzesy}EfRS<fjtHzn)c
z%}?R|oBfcYb5yclQgoh5_EU=NuN2vDZoUfd-|WW}owJht>gKIvKd0#2mF#ynf0bao
ze-jT<bPh}6g`3Bcc#@)XSrTvDe3rzc6p2qM60h96mc+9Zo!gRl=jOL09;WCVm&8jq
z&n59Rs&icuZ{2(s-oJ^*QJwRWc<tuBB%Vig?n~mmoBzW5H~Ao{b6}D$+&q}%lc>&x
zNxpIOVR-*0A4PReO!AeR7n6Jz)wwarcW!<R@89IZsLqi|zI5|sl24;LS0?$^&6nZ*
zn|vJAIWx)EZr)7tc~s}lB;PxJ4Da9615uqrlX}6;qe(px)wwjOH{5(0-oL3wqB^H0
z^@^KUlX@nqb8AxXxcN1_e^U=db&gHyB{$C|^;A^n+N9oc^KE$lrXGvxoSW2ZZr)Am
zxv0*)NxkRh-|+rTJs8zFIH?!iJe<^%QJssEdehCv;r*L>G^%rQQm?vsIjLu(IyWcv
zuH*Ei9**i9oz%;2o=)oNsLs_%z3t}f@cvCb9@RNJsn^}Soz(MDox78I-_76Q{hNLu
zs&jbKFSvO;=_jH(mnZ#(o6p1hH~mOd=k%msar1i8&qQ@@Px>7<zlZm4`k|=K@kzhr
z=J}+bit1dS^jmJe5AWafV^N*+lYY(3`$<0+)ww_E_Z$z2_iy^asLlaOzv$)xrJs!I
zT%h!uZaxt2-}IwVofDLP)y)e^KO5D#LFsp+%3<RDn|?T|bA-|_yLm$Cr=vPoDE+pZ
zFU0#d{diR845eRp^M=yTM|JK{`hCX>;{6*vAgXhSq8GS%M7)2aCqzYGh>G6e<`eP$
zjUExzIYrSc+`OXb8Bv{E6uraEFXH_hJtV4gjG~vgc}CGwqB_?odW)NH#QQgTOjPF_
zMXz!5j-uy8b?#C09>=@l{Tn?fs&kN{7rA*z(UYP&7b$v^n~%i%H+oc5=Ojh1a`Td+
zXGL{xQuHo2KZ*Bm^suPTQHoyX<|#!_i|SmZ=xuJk67S#WaZ#PK6ur*PTZ*0+)wxU2
z`yAhk_iyyTsLo;H{Tsc|&12&I8$B_qbD5$yy7^4Jf1^i6bxu?CN;j`5dS+DTHbw7r
z^P718Mh}gOJ{lFh)Xj5>o*LD;PSIQ4d?((&(PIOh^Ax?-&3lTT8|d7p=)G?K6Yt;X
z!GX?!ieBvILGk{Lo*d|0sOZgZJ{0fY=+S}BiHctB=0!!%4s>o*^lmpliuZ5y@IdEC
zMK5>rq@t$>I#()syPGe?`!{-gpmV08*SmRB(eneHI~Bb@P)-={-}nK6&Y_B5;O0^B
z{*9jy=v=D!4Q@Ua@89?lfzGLlU*YCe#m@+IZdLpaH@}MaZ~Txz=UBxrar3O=rvy6J
zDt?QbZ^ipJeoUZquHx6Yc~|js0-bvmzsK?Fc>l%^3Um%u{316GD}GX-bFtz#x%pVU
zf8$35IwvcBm7A9pKP%9=S@FBv{4CzT@xub0qZPl*&C`mX7U*29_-$^!7VqEqae>a+
zieKmEZN<+EbnaICKF8<d{Tn|p&^cW33*9`f_=$ne<%-|v=5z7>jUO54oUZtlZeCaX
z%s}UM#qV_UyLkV`4-IsVSNu{p&ntdvpmV+Ax4QXWyno}z2I9{K;@7%)U-5GT@pl99
zd)+(&-oNpK1DyjFzu3(Ki=P~bzZ{6)?B;{<{*50U=$x?l)oxx`{OmyIhQ;r8^TT-m
z#t#p4j#&J1H%}~ndZ2T~;<pESp0xP!fzBC=U+?CP#m^6P?pXYOH-9WVK%jHT!V9>0
zWZ?+{ol6$pz|AKMj}YjbvhWISURijCK<Ac)cX0E|!b1c)$1J>rn`aiDBG9>J;Vs;J
zv+x*!&N&OO;pUx%=LmG}S$GdO|13O6pmWf|i@14c;Yk9Wix%F*%|{E566l<?@G5Rz
zT6mT~=ca{sar4u{!vs1<Exe4Irxu<j(79^iZQOjd@Hm0aSqrb@=B<V233TpScpo=^
zEj&=5bJ)TQxp{2ii2|L=#``xh$IWL8j}+*fw(v@BUR!vkK<BoFcXIRF!b1f*$1S{+
zo97muD$u!Z;jP?!xA0hj&Up*3<>tMG=L&T0TX-)w|1CUNpmX5Di@AAl;mHD>3m4wZ
z&4&w*7U-O~@M>;eTzIxX=f;J1b8}3>!v#7=F1(zZCl{VB(7AHq?c991@OXjFnG3Jy
z=FNrY3v}*Wct1CPE<9kMbLhegx_NZr2?L!=7v9j#rwfl5=$yLnif&$Ac*a2I)`fR;
z^XtMx20F(syri3F7oIZExpv_#-F&<7n1Rl@3$N+s-G%22bnabvPdEQAJZPYE@WP9_
zd3fPT1D%T(-qg*<3y&J;oV@U=ZeCt^)<Eaxg?DxH^TNXhI!7<OtedA7o;J|Adf{!|
ze7*3vfzH_ruj}URh35@)?p}CbHy<ZFaG-Pe!V9~3eBp@$oy!;A*v;n)j~wWnzVOO!
zUSD|TK<D;_cXspp!b1l-$1l9Jo97pvI?%a(;jP_#zwp?B&iM<k?dJW3=MHr4UwCgf
z|1UgvpyvPxFYe9*5S~2Ha{+`mcjp5Lj~?hb0m7@h^8$ot5A@ss;oZaY17bXUpyvn(
zFYnG15S~8Ja|MLAcjpTTk00nc1H$XO^9F?H5A@st;r-qD12PW~=s5)c$KIR3*Hx5n
zz;o`NwMo<VrcKk{CIPypN%ul&(=D{6bT4b+HftNmMwTvs5LVfDWKk)iAfN)G$Rdy`
ziwFosKok&>T?Ir@ToC&`&zyJ8oqKvyQ2&1azu)Ki<>r}p-gnkBXU_J{b7Z}M$44OR
z3Hl8$fvh+1_z7e^LcifDko5{4UxBP==r_CtvfjbtFOc;R{f5Ut)=PMN2C|-_-|!m9
zdJB)=K-OdQ8=eDMui^0>$a;=`!+Rj>Jv{ycSr5{0co1a0h{uN@>q+_zFM_N$@%RyB
zJxagfNs#p_9$$j2XX!V*39{bB<4=(FF#U!{f$#qD%*^9cko7eEhF3w>+j#s6vL2`3
z@GQuB9glB8*7Nim-UV6j<E?L%^+5fGhe6g0d3+4Ao~YmOGRS%(kDo!-BlR1e23fD<
z@ioYLrhdcQAnTnx{szAL$1~A>!{fkr|9EEV@j1wPs(!=kAnUC>eg|2P)o*wnWWAQh
z_aN)J`VH@ctoQQxA7njPzu|$9^<o|$gsdm)H@pyh_m5}J9zTSvN9#8{5wc#*<BO2>
zZ2g8eLe{%^{1LJquHW!T$a*=CPeRty^&4IZS#Rg@OUQb>e#0{%>-9Xo30cqAZ+ItU
zy`RTFA?pGA4G)E^7xefjWIbWO;iZuEh8{nKtVirOJQcED(c`O-^^E<7w?fuCdi)i#
z9<tx?Sjc)wkIzEZQ}!EP3t4aJ@muiSKi<jo8=ebUuj%n!$a>Cx!+Rm?Jw5&lSr6K8
zcrawWsK<vP>q+|!FNUl)_4qMlJ!-$<$&mG`9$$v6XYDt<8M5Bh<Ij-wu>FQdL)Oct
z_%z)0wEc!xL)P1R{2H<zx8Lw=$a-CmZ$sAe_8Z;}S?}xdZ^(M!e#65d>xDf&4p~p!
zZ+JOmy|Ks7A?uO*4Nr%xSN8ZiWIc1g;q8$1&K`e<tcUJ5JRY)M+T-((_0;`_*F)A@
zd;A`<9=qT0e8_rjkMBd)bN3tG4_WW+t;d)3;QfXNMAnOYd?2!(yx;JG$a-^+A4Jxp
z_ZyxNS+DN#g~)pLe#09g>)k#65Lpl3Z+Jvxy}ZXK!gv38r`~UPMP$9b$1fu5@%s(W
zh^*K5_(o(sf4|`!k@fx_|H#GpOSLb7;UO{K4KeHEdnTNyeJu<xN#A#F)4m_(do`8!
z{Zjj)7@m@|p32g`F@~??J6|i)zB-1t<f--pwC|ANJ#dDu)4oiG$K;f2TD5PL;WOF!
znbWkdm*F)jyXHdeduG0ebJlg&XkR$Pb29j%8?|qq;X5(kWi`Af%Sv6}MZ>qS_MRVV
zUrNJ+V!pF#_)u0}`ik~7HM}U_ef&4t_to&DJpRgu+85XGq`dx?(!RllFU5Qp)$pd6
z@1Po<haWvtpnbUwkBa%uso_&G-!(P7D&{+;hF`^ex76^gnD3Mtz7_LbQp3AqzC&vG
zCCoYwvmV2&t1#;$%sL0NUcsz8FzW}*IsoI(Z~XF&f4%XOH~#L%Z{7Hx8$WX64{rRr
zjeoZBvo`+H#_!qqFB?B(<4<h-f{lN#@zXW_w#IMP_`e!IR^yLq{7Q{~sPXeO{+h<`
z()dprKS<-xX#5h5f1&XcH2!|ZZ_oJO89zGX4`=+^jDMQ(Gc*2T#_!AcZy7%<<4<M$
zqKto&@l!JXM#gW*`2U#iPKw_9&ZOa^k^DS=6)Dg2ACdZa{v1+Y&%Z+2<M}&Cdp-XH
z=?~8zK>EvjKQI01y)T#k_TFF1{_x%>%l`7-@5=u4-nYvB_TGQWc<|mw%6ReK56XD*
z-q*=^^WLAyc=X<9neQYTz8o3P-uoUI@80_tIUc<CA#%KU?<eGV^4=H7@#a0hm*dfU
zo-W6$_k3H9XYYBld2Vd@VPrl?J&$$2W9&U2mHEVbUMcg9_xw=iBky^h%vav?HJQ)6
z=Up=2dC#9@KJ=ak$$aTOpON|0dtM^*t@r#w=40=9g3Q<6{k_cR-u<@B_ul=loDaPF
zQ8{0D_lI&m@$T2;eB<3e$@$2;pON#GcYh)0Gw*s|&UfDRx10~X>tQ)xde^6NKJ~5_
z<$UX1zsdR7yPlHswRe3Z=X39RL(cc!`QMz!&H31zSIzm+oafB>%A9x1`NNzC%zSR<
zWi!8;dD6^xX5KRMkKwrzy?0zodha+h?<=J|@BM}0i84G#QeSWXn(wk1-Xp`y)Hgz@
zfF?l-Ig=5{eLF{~uQ)C(QoxB^4l&@wHfAdoJR_=<GqZRmlz~9_?HHm8Lx`F^e3_1l
zejCQYDkOFeDL$G}q44iv6$nL3kv<R$7a@m0EP8KHsZc1~(%wVeYp@JnjHp1OXad9E
zVVa5|a}f?-#)t!%dScOPgafhA1uXbh{wo{)Afh6nAL4&>HH@6#LAl6!Vm?a`hS8o-
zmk!5fKpSpy;(btLg+ez5hoPF;Ux>isrrfs>nSDqW!Z#N&UgcEa-@XXt_8|~dd9l!!
zvsOUPpUJA<5Z#XGK)K5QX&B-y;Xi0Gq=I*%fuXMjnKXC?Grz6mF6ah@BB6G~p(ke|
zHq3BvIcy`thBrcAupg>g9GM(@hh=O;rjhC*hEYag@;DWlA|;0M??N>rQ*zu2#PUnE
zIK&lm^WQ}EB2!9Sv7j)yO+}{W{9b1?1RZr2LOCZ;<gV^R$tXL3uBnL3j9rPi{1TQu
zJIl1MiTUj>VkmzY#REi)<<CJ|B6CE{%|8SCByymL1^Js;wYee=$^R{~kIWOXIKP4g
z)rdGUe-}GrzK97mxCb?hIgw?tH(0ClF|Z;BXEV%RUyK?@mS<56miIaN`(dX?R%Ekb
zkOTR5QeG|c83C2k49y>5t(!br4SohSz1WEy9h;8^x&3|2V1}9dRMspRal0UtpNDjj
zx~zk=HkQwdMe0Yfvx4PkJLptqoO2k|{7DIs(9sZzoPvi?)mWrAb{@q18EoX1LWWt;
z{;cL!QxJ0Es4I9G+Rc$WV<A+dFxjah-x(|k3X@$ba+etig~_cda<@pa{A@Haa!-~%
zILmYMPi9f~ikM%RtZ!D4?-nL?$p!fijqj7R#rcET#0Rt4OM&u{`4?0BaOsz^cLU{#
z{C@7%ACx|+#fto&vDS~}eW1m$`44goJf4-0@&e@(3zNO|D)OWhR0R<YcuE>D3nE&u
zOUj*-|30&Nrf`T(Ta&+n;<JSnT3lF|Y(-YjOIC~WKj3hBLDDYIKLRsP<i+f#&}D)0
zRrv=|`|{v&bXuT%U4E1!<kj3Gb&C$q|14YddOnZfK>3FJt60z*GT0i`5QqDkNr&ox
z?1!P7`H%6~FO^V*sTy`22IAOIWMd%4-iaT>eCq>JDHZ>iov|s9bCzyGDE=Pxn*u{z
zITrr~3*HnM<;uBnW*lh=#N4q~5PyP=IyMmNM{5G*L*jL`Z!`H<#n0ez&>k4}oYqf^
zKgRMpjeb`A^C&mc707-|>*vJ(!X4Wikg235ejWCIWQ(z16n~fHZ#DWQ@i|PtEimL=
zoql=zHelpLW4|hXIJ@<vKo&a(-5kG#`W=DjHQN60IFGBymjgvSl!E1t2I5Ip@GF7A
zJVt`$PXyw%jJPR~yBjHj<u8TfL)oNn1PbP(=wSIP;dn9gye*KOgR+9<?}X9+JQUoW
z^eB>BJ4uVOlX}_Lp_^ea#CZ|BjRVv&Wt7>U&uSy4<FHK`A^l&V(z8EDp+1-~eek%P
zW@H@CBe|PKJ0mVZGm9TbJ#!=FPOJ|WaXokM;}lZBF&>}H9^2QE5fX}DkNhM1IWj_G
zD3J}1gqVHtRmd+tGS7)U&aCd|&aZI>Q(#uLG@NhbNc?(cy}%i~47CfC=c*hAUWAcU
zd-$$MUm!Xf-5FoUtWFCQ_i0lVpUO@@JuukakD>U}92aK<3TPZCkHs(JJ~%TF=V>BP
zUJ(zm=(7TY+;O@j{vh-FY+z!S&Tm!x24Ljuz=-p8RS%DkXDiPM408{-&G8zRcdn5;
z<5$xDJR@(5bG%2+4-`xWaz>9oPlF2r1@m;o*-rclHugfd2Ep>{ocQOsyDxIH2$p}v
ziLYXr7n_K$JMnG~?n_L>x1D$gTXCt0xX+0XXOhcI#6wPe3dir|?(vA>>Zlx^saY%C
zr^8*DmC|z5l~)=$u7<xKxjGO%0TJ;N*r#6zlu+RAdy9Sc#X#}7THdB|IIC08S(U1s
zKD3z!lE@?8kDMF`vS&&->qM>y<Z$PfT#uN@wSgR#>X!eMNmQ(&Pofkj5@OUyhtq%_
z-56jmA{+_vnqs80oAGkkgxRqnPOdo|gC!7k1p=zHoh_&g#yRsjPU$-4FgaK{PK$w1
zXdd*q9;-o-qn<{(uv3aEMNbPvx*?4|9`>gs)*(}ssKGxcF%!oP^1T63(F+3Q2f@m5
zV%5kdcCJ(OS=fY6LtN}{NEy4xDf$XyE@#YQ+Fb1v&V~@a5&v>_K=(rg#`GbuJE+2U
zLnyl$C1mYWLWSexd<*ane!4-URrn>EY(p1hjT^~$F&TvJ)h6>)csETxq{*a_j2DwB
z#^e+gE<?EN0t}t3>XD2Wll8`Aw+b(&NglGwnm&^8VzM1Ux4w=FZ>G)l=*z6xBdHLZ
zFM2j;6R&&9o@bj597%=Pe9yCqs_^Z!c^{pSHGd=(V)KS)Gf0J>rOh3z^5T(Hh)ovu
zoLe7s&Yx+MKtE?K9Z3ajzJwM`L{N85T!lv>Ts93mCu>D9<Hcm9F`2Bw^Jr4X8m}p4
zyqI(ulcWmQ)8zMT_@Tv&7n3WDNxur8Ns}<^dt@==#pE6Yb$w4k|J_8J=V)_GF%@F-
zb7QkRpu$hk=7+3seK8ec<K#&`yTdBXi;%L@*niE%REW(!o=uJl4}nnTuy2knrb29%
zdN$~sS+u!22AlR`DqwRF`mYs1(|;RiQp?WiDrUTxTx3kpf2YvoMUKBM#f%q|JB$hX
z?|Pd2os~JEnDJuroH0TFJxr5w7Ibnk<Hh7J2zveZHf@%3H=I^Xh1itliw*lP7ed)A
z+MHEPh1ksZY|wvIwD|!BPu97`RESNJXM_G*N1N}nk1s5yLTt|QY|ww(Xfp;=L)N9m
zR5(uAGWNsg<WMcUo9($qj>@t-SgUL004%!>J2C5eIo8S)YjdL<Rb_u>p0~*HQ`W;=
zZj~dY?B^UCcbH>>bIQm;vcHPZe1ywNnb|!hj7PO;GS8S`e@&*zc(&|;62^;3y)l`o
z!fR-<lKbny62^<kna1QP74D@;5p#L8gz;i>GlF`5-G%Xf6>U~<eEq0|3bFZ-vFV4+
zeY9y~g@0T^h1mSg*hDd3yh5ALaBh0OgbJ}4S|DZpB433=5Xx?0eO@Y|LTqLmoBly6
zJeD>aX!FYwD#T_3f_l7Tw=bs&Pg+^ODq*~soMKF{*E?wP5nJ_M3FEQXzskCOV0YE+
zCP9Y^U&jPzaOeNIgz=K+Gsfh%D*PZ#PT+|6xP<Xy@+Sm!Z~g*3^(KVUS6NcPDWOJ;
zMiv?)Ouso0N>{KuqfQAmVl>|v^`k$lXw<|O<T@qP;8a=2fm`TEzm!(7E<+ueR!eW<
zq&3WldX~M+<hXmZ3ZKRtFJ!lkaEhrxjw5g-mQ`XzJ+u74PV*h6d6Bgk?G#gkG_SCi
z5}x=H8&cuOK~h>q<9!@Cf=aisQsW#sOiK4>3&uNg43)0rey()nKq>tJbDr$j=bQC|
zmD{_!=c(`_2&K(5nu_uupf=?^)TVi@=G=HTG`W4qdN&S#Ci#d5=Paj~3iLH?zHV$z
zQQ<Gp<^a}vwo^=n*gTD(-m|<8*h!;y?%4yKVrs<bL(d4i{|y>7v5j+`Vrs;w1P7s;
z6GnJ8gwmbd4-1@PYQ(6<Gs5nlOry70?}bh=HDc7{8KFPc(db+n9pn^KgZ}sxJA8@R
zJ9-pc1&!&Cvzg>n&Kk>|Vk(d?&&T%}8}!H5Y4aP}9O4vHAvV86(Cd#~G`famuXc*5
z5u?ZuV}$<rBaN^laN2f?sS%?Io)P+E1ccICSlppbF*Rbe$}>WL%%jmM+}DRW#ngyV
zuV;k*Xr$3*cEC|iF*WFqeD2o`X(Rk5Xmo!d$yH2}%^}t36jLGjK4ID1N1I_h*fu-G
zRKSMUfWJdf_Xn;%!>`cjt2`FkoRQQ>M#F|$Mqvo0kFZ9^JH^z%h@<fU+h{zE>N!4o
zonmSnr~FA6W!Dyj(Mx!w@H<Km7K$_kg=W7kQpHS4BON0iNwL!tPo@|O813~Gi-Sgd
zgyO`o5r0jwCd-KV=z;8Yg+{EV*fA#0twjaz1+y>p#H|#+=ZV)){Ie%MKyg)>N&70r
zw>>d}%Z6-KVYK5Z#`iVi3W}4)8}WFG%cdCda*C~<co)TMJn;pJk9y+YDdtZ#Y0GeV
zkbQ<H)>1rbn$aFh@psdWcp=5;Y$J}rDKC4-JlR7Piztrr#7z{(d*ZniXL{nT6c6#l
zA5+}wi62t@vL}wfNhNz;jVWj@#jEBUv5sQ?LL;6*ahNAwN^!I&-brzsC;pV;3{U(U
z#e+R@3?~2V4o|G5_+3w2Pw|LFrra;EbM9PhhRQ7zAM?b!DgM?IAE7v{))+ra@g7fn
zmEr>j8SVQNA6#n0zf*kl5F<9S8n3N4VmHMPjyB>|6eG=MmwlDu@OC3UL2=@i5i*`%
zq<G*7M*KC!?vsa#_AeB_<B2g$_1S;(#5l#>rx@dXDTYop;&h4|&Nkwa6zk46VhhE_
zuN(0KikI9sO3M8v#cz4yPbfa>i62os_<m!Y!0elSi6<_mcv-*E9!v4+okrYF@e7X{
z@rx86e!_I!_b9&QiEmQO{gKh;V7kk`&=adD7CmXS>nRT1HCUQ(0>u$OHrjJ2j(ow0
z-=H}0Wz+3XQ=I>@*+(BzJmzI%T!P6l`x#GLL$UT3Vyv7(XP^9{oM3)QegV!2feMwA
zGZ!MB1r1Zd{QYwd$eEq96fMC6a;?F<9Nt$kCNc;y3`C1yIS12IOp=7%Bw2AMC&$gf
zVPE8>WtihQON$tvI|kWJ#x$B&lxClA+t0#mK8OY4DSeR>%(pWxgkj9ol!k+~ML1P-
z(NM+r6hnqO`{lZY4h`!z4D&2eXI3UIh3Y0SuVSw>u^2A36mf(!Qp6HFJ?>~&BJ(Ys
z<~CmEJ1>{LH7bO5%*|mRqNb95^jO%9#FU%R0W^1v?jD?c%OnfEL)<LNr>TRO7*YC7
zl8DHQqQXGHS(h6wL9A^aB7<r+{s)|o(9I4usPS_e_TSLi)v>9ot}W5r(%RIW7`tuO
zjBy(_wf81^Iyzdr6Lno}iKe#trpCsm#tpL)Q>v<GO*($sq_(<aJGwSNIjOy)y=hWY
zU46@jmiC6$-o~a4ZFLQsTiTn{za#JN?cM)kzO60w8#XmG`075Za!O^jX~Dl(LdITE
zm6en6x76(;k=Azfb~Q9jUf9vr*3rJMt{yu;sbphQb6sz1PqJrwXH$3OX6~nCcTXc;
z;X=SpZ0%?`&JB4ch=m0bA|97RT}@5KxUH^dGa@k{P_3j$7+sVabh*hMT`-I?MmH$T
z6RM%3JK0><(9_Y?y?SbOa(eX?=CGipXHC<VrR|MP+jQ-#r_9O}J#~soCYu}4^KHp(
z9i2_>>aeDkO`ChVlT)guWlS-xYW573>}XFmZENXC)^%;_Ry|u=8XH@i7Iri>C#$Qb
zOiLa=wOS>&qDpP`=$^WsCY9{UoSQDiPS1$s@zvAOuPvL}>spibz0In(okCM%g73<0
zYnG<)hOD`}<pdPc+**g~WN3Y|xn)~ZW74gA61hyBlI*d2PIsG~b60b7Pm;aU)YaAA
zVVkb5p1y~5HM*p&-ZZtTu90F_Yg4;4f8qWc)^|5`b#G{Bt!u06s;b`5+|hO1)C~&{
zS-W&?a=MEf7Oh>iVO3Yhu}uv<-5U;CxG=4$sIl8EJ&hf`>Ak>eHg{qe^Z?tt6-H0T
zaV<?4Yjv&MDGM+zRB}PfCU)OJE7m6#R?kf6!%9yY)l;gcCdPI(wKmmtH;qdig+p-C
ztV#7<b?ptC6J1SPTDn_0+7nY|%&eL@?dZg$wua8$0~<QJdYZOPYO8|Wv$?me9@yO4
zQP(pG)6Ie19nC$6sOxIjd?5D5mKoiX+7gpCHEylzYMwMDF=^%0#H8l-j!E4;T`dhr
z(%Mqj-O|1Zk<GpB4LvAsQa3sQ*p0Zxx}G{u#&GRvOKxqf+m12S)Qy8Nt(V;4!{*X#
zGY;Z3wH^TIM)nkXsTcjBYwiBmgCfJ|nSn9J?Alt|RkEe6v$v}$+1b;jlI=~~dYa7<
z!-J1U89KRo1`9w3He%FEHQ~P?hZYU>xNq%1oAtl60iLYuM%&w(^w3WxyK9#&UyQ@4
z5z}k>q0Z9mF*^fC9*>-4uUChpPHY<?kyy!LkAc&&EiE5ZU+2@&+}z!i-oG4$=v_NQ
zeWd92nD(K6XI0OhVz)PKR?-vFo_VmFo7$SXHZ`?3Y)?}&wcU0U;4e_-w>3=-EuA|5
z)w(CJ*D#XY-M3v28k`ET6Wbg81?VQ*?V2)Ox`BJyw8d>0kM*vej;#&da(rhPG&1G*
z_YrbUD_Qp*jjZ;$jY}rC)V227M=@K}IX!*8<v#cA5WR<a2%vtbCF*J>;WnJc%#_ry
zxeg;(4{O~om|>GV`t;1jwwXkjzA@8RnI7QiwfC-`3o-NJ%!fg5cc4COwl-`=cX!lx
zr)HxxBfTG!4XqvBn7@<VjV(Btwxs8ycLdsF^$>Qh><NALRmn|tZEbb>lz|XV!{)%^
zjAz%06M#Fo>oM73y2SaowWS+JYa6GMWODs-qy@^s(Y>XmQDJV<L&{CKwLy2P=^kF2
z!QLEkX3m|DenNBuCe?O$e@KSOEjS5aTJz2p=rZf5aXW+iq@}wNmD<a&$~202GPFC%
z>?tcw&rr$Dna^r+4EZk|IAjN|Nvh7cP;z@7CnyZG4E@e7S-x`N!O3+hHAQXhYQY6U
zs*h>pjyZ40%;&+}y&2~meFdO*FZb-gwbIu$-OcV*gxx9bu(5{(XFHb3(+u_#25ddX
zQ)@>(E<WtZp1WmxlRju<aI`cv;Ziz%PIkKkM?+m}Y7Xyh@9l2FH9>pRR-Bx-^x!DO
z2&mh}IX&4rV_Kb_>g`Hl#@pk#)>DOh2~*#CoW9~g#r3JIrw#ew2u$m9?#>Knmv((L
zZbkngDgNuTUb3;fBe@wTEIpWYR;*~+#h0EjtkIe_r(0K=`kHK0Qx7_{i31J0v$1h6
z`%2Ff-7E^-jtS2@_{_mF@NQ-m>~7Ot#7ImfI<E{#d98*EkDiX>lC5?6$gj7iy9^1;
zOwM*?Q0wCK4(EK*uCIvYa@Cz<^(B95fHz}ox??%*tZz5Ny@<w`m)_P#t$UY};l5-t
zD&@OjXkbOHb0NofbGyE4NgY%?IB?Z0M{5#idyb`cy(8Qat1n?x67}rFd9}F(m(XrQ
zG2JzHWa<p*D^3~i)p&;eqm?b)$%bt>-nyH3VDM5&Urk}hNeQS5bjNXDHR?gs-d5KN
z9je0`DqJ7$pBT%l*>(DE7#Gxu`M4uqEO*2STuC=Hb$8>oC^2hN+RgE}fA->6&9A}@
zR~>Jum9sB`;f3yX@F7(yk{dlF%NZOR;tX}-!D45)Gr}2#o4-9a-rt)oq<**Cgo#1k
zQCeG29vYaaAa5b9Er`2EJVmm$^v4T$5#-b3M$+1XxPwej&pXQ07F1E69?$u$EvRBX
zJswI~TTo^B^mrv=Z9zOZPcNSjOHx}9@37PLcno80L6z&%<7tky!Drd0$MYO(3#xpd
z9*^6sEvN?h^mw{$Z9!Gw)8i?$wFOn7Pmc$&))rKQeR@0+wYH!t^6Bva%i4l?u$10E
ze9)BIg3zYx)1{yq=F<;LB}OQy;y!)cr!V&Di+%dxKK*c?euPgCM|^7wsuG{R#L}{U
zBYpajK7FZAuV3$ZHbFJYryu3%7znD-KK*E)KH<|ReEKmy{TQFV%%?B&>C1ika-Y7!
zr?2qo_wniX@#**V={c*VwxHV2r{6E7L@21n`t)Oc`f)z}IG=vJPe0zLpWxF^@aZS|
z^b>vhNk07~pT5$kuk`6B`}C82`YNBECy3M*RMkFxbxMg)P)+gar}*?!efp_B{WPC`
znomF7r=RZA&+zGI`1CV<dV1EUwxF8j)6YsN5yGQwpMJJazrRlpDspQJssnub11v4`
zpX1Zd@#zor=@0bj=lb+qZj;)AYMxI&FQr5%sA_!r8lQf?Pe0$MU*OX(@aY%&^b39Z
zMLzu^pMJ4Vzu2d*_33MU`h$G>gM9iWKK&A(eyLBt)TdwO(=YSs5BBK~_UV`V^viwv
zLwx!}eEJnW{R*FcrBA=or(fmMukz_v`}C`Q`ZYfN8lQfxPrufuU+2@W^Xb?7^y_{4
zLw))~efq<E`onzs!+rY0eflGO`XhY$BYpZKefpz(`lEdM4L&_x@lsn*9i0*o3aX?}
z-sqF-eR6|OZuH4b%3SdTaOqu$`OutUL%0+!#QbMwbXT5<8AUc+>KCdCWkyUNq6<~I
zsxx{-6sn1;*T}dxD8%*fnMO`fKVDsJ<QmFZ>SiPB@+YYKjEqauLR@b@ZsY*vaq49w
z>-xvkyGE{|ek@)|N<<&!sG?V&-gJKZs(p-{pgydo8(HVKpITyMU7v_L%*en(^wzOP
z*7XUg?MCjSzDk{IWZnKj>PjQ)@+#F$My{cKp1RY>y1dEiVI%AM=BuZTtjn9EeraS~
z-(2;sk#&C4)nC)(DJqI|dh26(Gt`hYd8!(dCQnln(&TD2-N-def22Ct$O+1asX8O;
z`mR@7jjY>qlsezYy1s|2FButFs18-%F*531s5Yp_L`HQXAE910GA?Bcaee!-k#TEN
zi0kQ*a*Iiqzd|)!9bjZ&p-QMDM1Do*U#hkmS?51OT_JL(mdB_&M6S~EDD{-cJZ=hc
zegBTgeY!rwup|}=Y&&tOUWof2E;Hg*fLpUd+;2@2xew_Iaes2K$emgqqUuGyPS>wc
zZ8v)4QHZ1UB9S+0d8oQU<gr>FtiCHUh92w>QM-(c3KyzH>J1~~R<jV-Cx10EZk-Ep
zH0Otr5jS0*gW$pMiha61bJYxycOtq_tyN1!-l*keYJ<pbf6Z4NA}bgasuhY}zk1X4
zTdb}&vaa78b*qte{Z^~*8(G(HiTa6=b^Ye4UyJP4Z=L#B<eey_P#vu3jKXareuZj*
zDi>MxQC_a58M%h?Lbce)3CjDcLycTOd8KMLvL4U1YKxK4kA><$b(WDaE(_Hfb%l|2
z|1DKt5gElpU!%Td^g6$?Oz+PdRE6&;e%j+^PvE1uJszB;N8q8H?}@MdGQ@j1;<M3D
zh0UW=^ZL(c!{>;W2}Pd;ALv>Z6m1LhPQ;iP*=Lhh7xN~~XJgj|CjPo0%C3uuRvzhZ
zh;$FxTDuDF%Pw1M749$DE>?%l>y`z4Ltq5`y1)qf<+l;^TNxuPNF~_wA+mnXZa<Sv
zz2@8_R(m1r5zA)m5y@wtdqlD?_lU$(@jc?);pu-rV>>rsunwTseLk>Sw_#v48#AzW
z?{A3Myn)lAodYZP+F(4$&yZ5@xD4?FwSS<7576QPnmRxmGdC`CtI!;KhkI`-?MOCa
zj~CV6+XCAX)!)Mqb>AZn72hLH{0Qvq#QVgK5-$Ne%B?eAHrSDFoqdsRoqdtI&b~NZ
zXJ4GIvo9{gd+-dt3i7VcuHGI8x*jODg&rYx1c!z#b4=JW2ZJs94rT0qTWb$v*E0eR
zojA7z?uJ7q@w+_FxyYxtl=&1jaIaDck@-}P@e>946ooSHHHf_HCGzf)xKVJEV7nmi
zHK;#b@NB`$1#b}imLRIA?H?1|CHRuy+k$@=Bs~N3Cp!vpp5RKsqXdr^JW-I$1+>3h
z@SB1=1)mZO;+lbW1%jgmD+Lb}TrPN&;IV?+1<w||O7KR(I|UyWd`|E~!4R&gSbmXU
znIISUGJd0Ao8U=;mkRz+@TY<w3WjlQ#PmZ1xu}uy6v6p|pAkG?@D{;)1RoXTVp^tu
zQ}B<1lX30G__=~B1dkDH7d%<;LcwbVdF{#c4+uUf__E-8f`1px$3Un3D8Wj>xq>SM
zNuWTxPQg<JFBP1Qdll*z2(A*`DA*}@fgl+oX#X|A?+U&t_@Q6~*OasyCb+NQ48dB#
zLj{`!w+Nmkc%|S?g7*kMCdeggEax4;j|KDbx{UEh3LYzXgWw&4y97t#^%?Ca2+k2)
zD7ZxMD8V|xO@eKLJ%XnTl6Qdla#14jDZ$?hlD>lRvjmS4JVo%!f?Oa=yWa>7!URWo
zir{*|ZGxW{>=%4ZFq-G4n;^JSuuJd?!Mg=t6x=OXj(bU#dywF9f)@#XQSfVm_Xz$#
z@HxTP1b-*ETd)lG(#(Ic;AX+|1aA|3M(|I9CAddox_N^2f@ca|Cioq}p9y{}ScVgY
zZkOPpf=z-wf>#UPB={r2mjr(!_*cQK!EV0Ag8K>15IjooSiuVg?+|=m@Na@+@EVi#
ztQ9;?@C3nY1-~!&mS8SkZ!%rA;Gu#i3Z5%?tKg3X|0FmPCs3xJFL(qITvwZjLmkyi
z9O9@mh((UNj5yd)*AojJ^-W@dqjnMpIqE55zN20y<~izJVy>h9M$7?m241HIaMBw=
z%yQH?V$4yqh*3u!M2tA<P-56oO~jC+dWb<solXom>QW*e#C?gV9CbT!w^IE?oLrwI
zeyr5biGRa9Li|XnkBEQ8f)Bj54g3Yy4a7f#yodNFrDhU8#C{<DQK|LBKPc5m`~aTo
z#NR7*8u52ZT|#_csq2WpRq8h4dzkNu?<(~p;yX&cMEnhobK<X+`YZ8QSR#mL6oI#~
zl!N$|Qu`6#RB8tC4ID4T*OgjFd=0+s#8=@pPyD4)rxITQYZdVqO6?%x0p_j5pDT4g
z5f>j%5MKlj4Dkh}eog$DQhy=-6w7090Tp;2YfOkg0m&KhIi;o(pH*rR@foGo5`U~z
zJ@IL!jwkL?s*m`TQWp`QRO(vdkCgfb@d+$XB|fgy<HX05dV%;urG7<xRH;7`e}MHm
zBY=<K{6c(KseOnKfo6yJpi&Eo-^X<u@q2i*LEMS+Ah93BBE$#edhsq?WL0)=Z|kY6
z2g1Wi<7N|r8)uKI)Lw3t_1)d7va5qarS-Ug7p@ti^%Zf3cwPr*h}O6J{&+m}$dtQz
z7Lvg{Q|>U&lzXPE-RBCveD(7Le_UFQ8SWhQ^}k7!NpJO9CiM)jlQL-2`Zkju_ZE98
z8}|}>(dv7fz3A;O&QLb)TlSLJc8mKIW_#}>li6MyYn;otGUby?<Xzb(TkX9A?MEx0
zoYyCGr(~9?SKa$Qs|3q;4-d97D{u#F6xQQ2x<=banopHB-h4W{{ytUOF=Fd{$F)y2
zU};D;P-*^S+{$vGhNU0tc7g#4NuNc`1Ht)Te|j-|tY|tp6>0UniCnOUnSLbcPph9s
zn#i>0&U-{2Zx!uX(o@-3raeTUbLv0}{eWj+<v>|lM{HVA^28`(hSUv|U+Qp7%g%i!
zl`%KhGdq(iZD85iQ88e9UF87vv*(Mn9ObE5#%fSEKz`QDVrM5$(lX^H53Dk&(q?iy
zJNJ>BHB|Og4p2Y)(6AFBe!vdYx&iXD<~2Jzd6<}~QS!_#lgeEdGti)RwF8XL)Pwo~
zGahJH>!bthH?13RH)!oZJ*t(udzxA+8=LBTH@W`P60WPS$0|D<y`HuX{?MDS;8YA+
zxnx(uxSCUyTpfyKq^ffMnnNn<da#PFzPE=9R6p%j0z*79)6W^1W*Yxl8y;urZ4Ca?
z4v(Sq=C`Ac+kW`rk;Nz4O@s~8nEZ8qMnF6sL+NcH{-@c|CZSdOpRqd%Qkq>EB3KdG
zj9nMxG`sPL=o2G=u{#&xG`m|Yr4{^=-|kjK)ZizZ$?qP>Y5Cz^39qod&Di0VBHfM;
zOm&QFYV2_9<g-KWMhTq>;ubL7jue(Ph?LFP;g&YtZUO8v)Q>(MY3*18J00U@X!0Xp
zQo0>Hr1MRwsrr$T*0x)O2cy?9LN=2heL-xy*X!tUn%ayVeL`%z-1?yQA2622?k=C*
z6Q=|f{RYft?0(|2n{#?lZ8SzeWA_K2-4|d-KL)cIJNk&&^&9zR*kveps?Y8VH==$f
zGoZ<Dwa+g1t7tEtS(?q*ZS&bZacfY$VvK;s?pmMS*KZ4YeoZttb`SdO9)evTo?V&E
z*!|jPx2PZGvIAr@b_M7IyI(547o^*Tw;8+XKD%|W%hb;se0I;if_}-+&!_q9E`L39
zKcidI>KA$g5gF!}2mE&LqJCa0QvLV5&+ZJ^=>o*owD*0#-Funsa*)98zcYRdy9~$g
zettVpgn2s^Wt(yr`0av-s7W=%*d61yTZjnkbF&#c`rf3~Z!sbg#wu0r6@I%WL}cja
z+x>QJi0IohKQc(CmHRFtGSu&Nzuj*Uk)eJc`|Sqd1xAMYfy*Sl+&CgK)UVQScV%X~
z8oyl}FFb1YZ0~x%-C?lHQ0}pQyXQ08o#eMW43kTSaxd}QT?xAk<=*JGi^mlGA<c&F
z)!TP{c4v={;d!XBN{yFYKD+bFGw1h)&+g(0C^WHWetaKgkC%%Nh8^BDn9Wq71l^Tp
zcNpyOOwnw{ZkFG!19nCUV-sBEx9g6nJ{BOGv1|3&74#xM9KvQZc4zzTwjn=b1T=O#
ze0CSZF4Mewug`8L>^5e|j|8-Kza+M!el;mWQ|^0yJH80Z(0@4?Mrrvy4LhrXCcm+M
zI|nbqU}`pFSL3(Kf?bCG+u*m$g&pc_Hk02rzujQiW!P^Q`R$6bGWOpsKD$2H?KFh~
zO}P*I>}rOf+`g2dv3uEXcRB1b^xsE*yN6)6anJmU(WmzQsHw=#c%G^9+f9RAhW=ab
zx7#0f8IHHje!E)OWthiL@!R1==gw3!y#Bk!XQ!5CXFT5S^x5?-%iLZv{oDQ0cVy=J
zz3;c%0J}u0f@Z(*eQ#QRC&A7rVQzvG{C0h4M=Cqdj^Bf@^HZlHznYYx$*;+8_dVF5
z&So=qr}^zP#kjFb)sO7#EZ5r}%T{OLU4_|<?poO4&#ThK`8lczMK>dkp8G79)wtD{
z-x;rGtDl=ppf|ytKD)X%v+e1{v%Ak%?#|*IT@K6Lh@UB!1o9?tM62z{Z=p5*jE=PO
z44XsjzPGd0ht_zej=wj3c6a<STWvwS*^J$9VTb9d)5MScFdHk$QXB2K5v}T|4Y2FP
zJKIf&$7><ojshUEv!^@tL^MZz-#RW$en^^T_bB>>H2G#Tc9W+~N!VNU^ci@zHhXH-
z>_nnUE8PFpRaG-)%t$1vtH1}N<2PoXvUqu|%W~%C>Tr#LDF9edp@p#ftYIwnUtGO^
z=jF9m#^SqjQM&_GpzPXXoCEjmivXMZvhn}MzI^;InEGa4Y?_+%-qRn!v*?G#JBJ6$
z>uX2U<n0Pn1e4DGIelt;bXNr7gZrHEfnC{Uryp}(-~0FPter%E1YK;%xf+<;fZjh?
zN2LG5x1hd>%Hj(~c^D(X^N=Vovv?tl@GYouhzbOvg-9EmfGdiC_x&eQ=?71s@yg-c
zsrcU0?<vK?UuJHx=xK;deGBS`&;>uwG>M{_&;;rK6LdfQ6#RhUsv(WcCKmc83tNYO
zp|atRAu1f&h5wOvVB`c}L3~&~1C@^oh276UMR}VP!Dpb(hbg|Wb7Qa+Wo50P^-Z~a
zM3MCq)F6Cw5#v>M75+^^D2Mh~a*bMNt%sb)%jfV7(K8VpC|7waSi~)1ymy8eQo+?!
ze=W$Q!6J;d@NFd=l=-1>s26eQ#8RXf#Bi_?q3AH(IR#%t;l<I(u@6|r0aR2MF^n?!
z8K~$KDKV7yLzEDml5?gmF_w2G5=N&CamCy`dcH@el(?e)3{-S#&R=v!L(owdAe4P7
z{$(MVZW{*QLkL$yXU2F(oOdad(b-vU1}cx9{L%eIMB&sPAYv@90WFNq5ivLKA@pYS
zKoJY_cqbX1E8>tmQb$MUiCCOBmF=hzabzAp91@)`B0dB4Q<M~QqRV3MuvTsO7d<$e
zVfH%OuA<AcDDtBrd51FV6}n-N19=geuNE1ffy!<}Zhu3hZZbXt^&?d6VkdfZYzYEx
ze;+fLVdj1=YnF_-T@cFaWoC7HsNf4Jd8}BpeiS=Pe+DWXV#e9WATfVZLO9e20iS_7
z5ShiIy)nAG<vqx>TMD)78w%oV8Qp3M!tUXyE7*V(o1=Hea?mJ#1}gfU!IFTVfr{Q`
zMgl(r6}?-eSl({teNWaxWPxwO<b_aP^j;C&&p<`LTiA@)KzTvl5j4I}(iZ2vN%2A5
zOZW^_-nZG}hf8n4E(w$;@~&f6KPcq|FFpyA_cwOWV|jno;@G@J+;NX*4aH@Z`3zL_
zNh!$v3{><fX@L6~sOT;!cTV2@Eccnh5}mdtZzQvNws3+L-OoTppO>r_<(0EmFG$+u
zd9@T@%!Vfe%3YPW5Bu`v!Q;_s_&!k{do22DZXF5;lpmhg$U48C&m$P0fy(3OcA{^{
zVB=??xUZRXsQ$;%GPHyL7?1rj9jZZ84SO0HjSWRN24d`;_%Osp@fj%EVd%v3St)!5
zN;}<^hvKig@(@>!#jkMXQLdaDKa=&sXQ15l1#w<4MDZD@M{ok-XP~}BJw5~F>Z{^h
z$P>k9pkC7YY4PXS5PSy8)z6AwNj*LT^`6$xiPut(&p^3TNlpA-mXFUsx%P|V$FRro
z87No3B+h3uQG5pK4?6wwI3H?7@fj%BepP%fWqbyTox{&Sm9RW~2I@=N{_r@Dt0+DL
z#Y0Jd2C9M)_zV<}5&apczlITk&p<_R$)i65#V=(=@foNk*y}-l2I?6`;4@HzwFN!{
z6%O%GaCg#EsIaw@w8+ZA=p>{Ihi-?#5a(6IaDZB-j57Q4MQy}%9JVPVq*sX0vp+|n
zKA16m@VGp{$f(^iHXEOT;y5aP8kNh9;xka6g+*M?-S`X?1&)Ypb^tyD#lmogh%aJN
zd<IHJ1WIJX!y#r*S2KK=3ZH@cF|&G^ruYmL1!l!j7{zCxTsaa?Qno$=mAwqfUxl$$
zd-$$sUm&_Kc1`?Fn&LB1Jex7A`IJu&40iWpC_bCD#Al#r%+EkgM+Zgm87Q76_!+1h
zfKhw~>P($}Nu1B1qWBEd$y#0&KbZFT4Af=1s)xt7QIF3+xd+^4{fVY1J_F^-o$)`h
zJbVVqmAA#;XMOM)s2M1qGkSay4e%MLS{;GUK(*2WpMhcx^k<-wtP(y0#Vqt^pibww
z!Dpb{2z&-=1ugIyC^rJ1ftrA{QG5o<jlgH1_Gbh>1La2GGf)ZE8=rx4OTlNLvU`y$
zYo+^ixGS?#T8_H%p+@FsprZH;)TxMw-_IuCGf))R=WnqE_zct~THXdKb{J65S(U16
z?i?OSB9C}KiqAkjf`}5%I#GNEiaWQYjD3yIK(SP}{GXUa#rUQi>g$9<j2h{18qlK~
z1MF3V!yz8%BOM-m=2*x@I2`&bwAmbkWe{}*@VTY{YmCo8apnV0|G5<L8K^2P;xkZh
zp#iuan~8oNwH=XRXB?^&!)KsQKrW-dil|c(L!niP9#$)HFWP~8pNArb&p@q!mE%Mw
z!XgWwfw~Na(VxO33txcR0b$VRbluL;|G$j?W1J8g@63SvAhu)p51Ui=bL8O6EW8ya
z6^KaSS2l%lvkGrQ9AB9&X51H1urqt`*AV6<->>m2uV>8;&~c*>geRk_=v>;aoH+%|
z??%YHCW29lta^Q<&{^Yfm0;jgQC1tS>WJa0j;3=}$I`i~vuy5Z>=(mTonyGFbJMx1
z^K5(4M(4X+)q`BB?Ek+}R#!Unat(R-ez}FtV5cT><pNx6m4z)1@Id6Q1=xWgu{O3#
zizKcBaUP|&#Bl`Z`=x;Tj7E+=gokK_^=}r!j#@>aNl1O*tm0rc8|kjOL3RT=2vQ~{
zTTO6-{BjbgiZHpUp1=+UM!G_12LolU5ZS@NL|2IIV8E@wy159};D<~J%kc}U;{!Vw
zIMfwFI~dsD3K6@Kh%)t9!+NkKj<%%2-Q0S+O>xkZQt!iP&t7p9Y2~q6p9S|iI~Z{5
zww`sX#m`Y|2utt_sxD^-18dxP0&5pmU8=g$t7t$~d-Vi!n7c7WDk$|>mFmClkkx<P
zF{}T&b9MiXMGisLU9f|JDa=l-P4(ZZ8pOE$*BP?<uQTRV3$N00y?Sx?VDiC+xlA^8
zpuO2LFS3G)m$!QmqNfqyt?ljX1ov94@CE;?)Z_4e{4ZVlrz4T~(WP?@CViliJsor#
zs%*e`*^?+8`;$a|pqq4Q&_U!!qI8@yJ)(4kVc`;`W2_jWbVR39ql?6Y3?B1gJ-C9i
zop4rBI9L?ScEV01*yAL^*}>dII2b7lXGNTFI1(JOEIb;aoEhOk!EFh|jM4I-%8bD|
zh}{R~S;1oxbC6AN-#OuI$OvW4ku3LdGpr5|Dus19VuRaQ)YMeQ14KHJq44T=oHW`^
zm&4q!MyHsNg_+dHJL@O+{U<5LQ&hQWY?S};Ea8R|9!#kV;VEU)N*Zoom+ziL?H2#1
zW<(}sG=?fxi}v`qgwu#UH4$afB@!k(tfm_W^C*Z+)A;cXAG;wX_4sRrupVr`LWapB
zB*lNK$%m63*DD-*dsOElP?j3XPGM*zbtj3s_n@UtC!sgwq(IQlYLakx9Fk`f<obv(
zE%q2Ug)!bot_(i&I#PCO@^w6pV~?dX^b3h@=h`l?b>f&NU%jEd%|J-&GAO&Wv>Av|
zg$%gLt*3kuAe|#!h~Ra(9>cIO-0t<Pp{Y~TCNGyp*Kn66U2<YQC^Yx4uD<Dhm;T-5
z&?cv|uohc1)<UZ4a?D#~(`nyEFdV$z0qD}kYO-L%)SMzecI%=kyOS<yuIBSix=imJ
z0{q|tcdKEJPkopm#j<KMfn&#GKamn$xL1+X<E<Wu`_&`qb?M_hHe;9UR(C0Om?n1>
zqJ4b`9;b<)W!PzYSDRwle8fP$xsYNg*GGlvC!y-rwCosO7L%_qrh8Pknt0gb^iHEB
zHj{wi7|y`>T+fr#TK!=OW33sV!G}vaXCcSc9L_xY-ER`u48|$8Z;!jyBYWmS=kl$m
zpFc^P>r$zwG4bl7OjyC)y_8~?7V>m{VFSD0p36uU?+#Cnm;W8gT>V;iH#SEFPRh^C
z(^u~1>W^1`^Ye$C5k50?R`9cd3wa|jpHC))V|NUK;TdZu9r7vZb(!95{}bH0gH2`{
zQ&+GQ$*pT|<jS=-a^u<?xo+)^+_m;bE?Rpdx2(O9E7sn~Eo*Ov3zmJrejUs!?)1Th
zi?a&Nnr>aNxm*LNDr*zK+XUuH#1cl0SgMA#j98mSgwaHapDM`P7~1pZg?NbI8o`Z%
zO@ee&rrimGrwU#qc)8$pf?pTBSFm63X+bRG)A_w7_*+3-9O`)bxU#&Ng0+H&3i6o;
z_530>@iajWM#_8-N4#6`2ZHnwWqda8Re*89eFdirE)rZTSTA_IV4vVcf;$AiA$XtQ
z6M`=Zek_=SD`b{GLU5emEWu5JJ%XnTUM;vw@E3v~3+7_@Fke2_CXN@JEx1JR48h9;
zzbUv=@F_t)!DT+$6%WW)CzQ#DMO-XMUpC53g1v%g3SJ?2gCHO0(*9w==LFvn{G%X0
zq)oe_g8K;a@vbgkaJ?XTsu;gjkiJ!vuNIuc$Gec13erW6@+QHpf|m<kFL;OG_XXb-
z{8%s#$0GA76`Uk^px_~bM+>$Ien#*D!D|I?6Wl3CS1RWJs^ABLAw2bD{7}I<L4LrV
z@n09bNAP*Ua!hN~PZ88y1CZ%5!}yhg^@5uP+XXe(0PIc_`CP#(1-~Qs01^B0`+|=U
zQHLi)|GdaA3ce!ozY+Pjf`5>Be&e3$gP7ZhF(T?wBywDEKfwutm|k=}Fnl%Yc@y>G
zY|Z*r2#yt;EU4#8==lJac1giz!D9uF7wi>0S@1N$^91#LiF~dS`3r(K2;MAsyWqD4
zzbmNcQKWxV<R=8N3|iOkXM*nu{$B7ef>>^@?f9UW?I{x+C&<_SjGrbrOK`s6V!`Et
zs{{`d)Lbw~-zf5CLH(Kr@!cYyEU4#g#PcCF%e_TV`)feHQ{)E(zc2W>;8TKpr_J;)
z3BDotE5Y{#>HAN+j|BP7nR1NtGB8(=&-^J57sT{|wg0K{0#WPDc;d5q+Vgo~0G9;C
zqW_21c5|_JW%|kAUSOm@-!S0vBYtHe(`uyD0wuFPDHSvD8l{v?Grnbrg-rkCqNNh_
z1G?CAC!B_`y`kImHU|G`htrte{C3oF+YdiXeV=H@>m7f&8xdzV?l*3W@iTc-z8t@5
z%o%1gy7`E}bfaoSaWNXkw@AF+0_f+Ytk-J%Od15$!^n$c%xosufCv+&?jg)!<4tE+
zI?gwCxjPf61MFBX%VRr;UHIAgy*Egy1metQbnS?+^8<CQo&%X5rdBV%GZ8jv5LEe?
zDD5j-qdOHkJHG-eKhCkHepe!F(jcftA+z@~wD&UT?EDhQkL_dqc%^Of`!d4JuL?hI
zxkY&5$b(ci>iD}=(AaIqh4B`#As9Q(uMC^*eb|{aj5FhfbPaa>##-&=mA<LpqX-8r
zU%&+XA~+_^X38R3-Jq7kE`i8li03su^FvqZGLfIRwPO5Lcv7nFOk>;4Lj8W4!Oos#
zW>$7g{zPBE>RDB@65Kx77jV{iU7+U+I2^O#`*;4Nc4cjC?an(di=B4+skM3P(%P$P
z)r48Qc4L{#wd%s*^Fps}e|1|)plIQ%CyrHvBSi~y%C0}uxp{DC|C*wOq3NMA=dyxn
zyZ`j}-FGhd)zb@WOPs401<Tje7S$B&T2}kxZO#E}?wHc4CS+0CzUGduPG>@J*TJ<f
zo^aG1-|7t9KJvbcYp<@ozV`k5^VO?wB``SMeh)bT^mi^DBCbHa$6B4mV1O_BgX7}U
z5e_<$*Kx21o!DkVAY6?^!9es+kOD{0!1WyrhQgZDYYVMh-@#xgI-F80d>HeKMR~A`
z?;vz@SQ33>Lqi6SW4H#!A=h^>@GRq9-@#xkl#en4Bk(Vr<~w)<5;%d0I0PcD?_l5!
z<P#C!!P(G8J>S8I_zsq%DiQG=q~A@%_zto<yb{o_(dj!F5#K?&x<pdGgAbq)k(BRX
z;7Mla`VIzoXA?>H9Yn|d3MsVjVBj3+W8ypbSCm&A6W_tF!X%dFI~Ys(4)Q)Emhv4u
zPm7-K;Gs;K<~tbsMBhQWSXRWucko<hkn$b;8=4zS`3}BLG37hR`74(49i+QwEaf}M
zJE~a9caRq@v6S!NWlWp$9sC(P!}1-(><!<+nD`F9get~TzJp6BTE2tBu+w9f@8BlN
zd-ENn%j?BXOne7*f2Vv0uV>9tzJu?wCMn-RU9nH^J9rtZ8WZ2aCN?tVJ2;xvw0#FT
z>I&%cvN@LW9gL;<4#v`a2V*JUK|Z&LrF;jmVp7G@eFtMH-@&CcPWcY<8abBo9Xyp{
z%6G7g`!VG^cpht=@*SMag3^5lW9hzwv2@?TSju<sdS;dK9h^!r-FGmS@*UjGYNUJz
z`5Ypa@*TW{+LZ5L5xYI*JGhN4O8E|wmoN5D`3};_X>2HFd<PqtujM;9pPga(4uac>
zvgbQ^2@Bp7@O%g9G90sf2T!4F`3~07-trxMmd&z!2WPN6%XjeGlr7&uct5F_<vW;Q
z{+93HBa|)Q!R<_M`3}CpUbTD&H?n-ockmVJE#E;NS25dnkWS?>+jsEKEYbEI{3f%s
zeFx8C9{;<(gFFsx-$BZ@?;!a%W5##z8Z;m`W_$<rTw?hSPGR#b-$6d+iVfsDSd4u0
zW5#!|gFD~y9pn?RnB_ZoA+z4A?_kXM4$fv)mha#_OltWK&S!%x-$6R4$1LAL`hvzR
z-@#tyXZa3J;5fH@2l=osX88_2!tyNN!BW~=zJnz4jM=_}yz+#5S;}|tROVp&4t|yv
zw(nqob+mm4`6M!C`ws4)h3z}|I4x}7L9SPh{cFC1G2=T}$jmL@K|X+s{X@QkG2=VP
zStn+E2kBi0KmP%I2m4UU|CH|_ofKjz-@$8Hu;)7%42AUakXVRMBu8C`Dux|iBW4-j
zL4J|ol*A?IQkB3@ISKs?S(S3xc~;7IFdOLuXF7v<=M#+~pTNMrgU2DM@g2OFnPPK(
zhFi=sx~q!+U=1Q?;a9c}nK`ox=s$QK<gJW*ojJJvgF`VpX5m*pfp)I{U?=2y{A~Zh
zS0QsIE$7XMQxl^zV=wxKr=ao!bX-2;u7-RC<7#x=5XRjP`5wkC)^Q^k_e;ohcie{+
zuRx_xJThJx-uI7)2(yCt?fW)_ZUm0Uk9YlQEZ<`UF4-_{IfP*dk9SrDdQTeftVZN`
zcr)r}1{02jHZUVl;sgs|GqH2^Of2>Z<WQKTnSy5pa_E&=i4Qfa!2W?O3h*CgH%)e&
zLD(HnAOccmcS-Sk%$c3D6!)CLl=oyvg1B7`|JPk||C|HDvvVAD(Fk!36|qEIJt49K
zM-FxN%cWVVxH0PZdAW12zea_eVE){k92lmu8$A~8jwA87B%uQsC1VC~mt?MG|ANEh
zKBZ1|(HiIO1v%>@hvyuTa~R6nH>|3SljVLn4qrQroyI7PmvQHu=3vZJquBB1o`yH4
z*_SLp^n^;Z!ma;)xe47R6HzO=XG$MTl1hqLDbAZBPOen!j?dQQyKbHsoZN5(;pcjC
zq7;UQ5c!k@;RKO$1j7D%TEx0X9=tqx0Mbj*QAZHY$Io^6WQgfuga7tsJQaa%H1mLy
zCSidNt|uI<gR2P3@q-8DN!s;rgN|QM;2Tfys1jQ73#u*74hDF^3L&tAfj(CV?nu>$
zPuVhVZcWw@+`Nw@Y{U<anuODI@JIr)V^h~y8S^$GwXva0sh`HUS+8Za8}WmGC1Epu
z@Vj(&Fwo=16Ik)E>ZaqTX#*WUQ%zV41HHiqG!O{ld;-bztgCTL)O(0Qc+rM-Fd#zA
z7IL+)#5F6}!GOD0*QNUTh*Ups4_W=ZJ?7OhsJ7=?mGt&JcQlJ-z5&$}Byz_h+zrrM
z0RJtUsAa=bkKQns+cr6t&52@yeUfG~$g(-b*zlBL${LG)i7eT7Rz>#i-6MK(BQ=XE
zMvoZN6GL20MQnFX1q2mYvd<XZE37qA^rTXpWKwLiQ*`PSUU?2nTaI5u{r)u`W@a0S
z09($nWHuf)W@9@3D)FnrZx(+0<5z<p^RqWQonC*Ws*v?R=u+#tPAzS3XzgvphtBuk
z(Am|o3D58o^w{c7jNLYC#<&fe+Itf{`U}i>5SVC^uP=W(SJDk_bq$+IZualUyL<b;
z>J;4CQomtSL&F9%%yJH%RXL@ydINl>{$0J2?zJ(~^{C}jR`Gnrj!eQ$wyw7oUvS^v
z+0<R>I?{UnwHQ9)UyG1ug0Sabi$QPvYZ0CDsGU>a+tS)Isil3c9!z`s*A5#>_u8!v
zylb-#4?DrF2|C)sBi1<DmISluP`j=OTPP4N3BDDC)9kR26E2AauQ&<rv59aAyl?p*
z`e5+gV1mlvWhc3@qjc<VgO#b+N<_ti?*-w`J35>-ie*I-k;xGUCUER!u5i8W*3P+w
zhi7op9TjmB;hggDsM7Etdj8s8xzL3N(c5=`NVw`I;01it;Q<hDJD%H{IFF|Ld8WDb
zCAC8qeJjOh(ev+vBO6@p>YH7M-{#i3O?1=p+}m95H|=?tJbvc3X~`CRCq3oFr@b%X
zwA$L#4(~Vk`l)}?^*5Q+d%LAQ+1Aw7(78S3t7-i3w4-Q4N5^q3__V!vgZ{^R2B&=W
z#BH?K^gM8ucAQN4@-}qzVrPl}CR4W2718!t6em#Qw(Ysa4&Ydw?zn1PG+igc+NH}E
zV<0p)V&Z8_iesht_Tm<!7dyf73TJKTsBAferW`q4=SU11?c3Zf10`u3B(-Cp--8@u
zEH$QFA5`69?Q80}E5a(xU)ptgg?Fy!x0u}8uo->SQIAnAzKO~1#um6Xx6s+x^>N-*
z*Vb02J&zIcIa#|d)oJgQkUb`>))qKFi~DDC{qm0XO{wm3ouz$F@~&%f%A3{g+mv6X
z?JbM$Z0T-90hZsValh3^C&va{nXBC%Z-d8gnm6$Bl?x9}u2aTkSe$`Vj=M-Yh3TjA
zAIN$uC*yBzM{id{(`5f@mNdU)o&mHkwJuIi9@@v;b=%g2?&5Ks!HLx!9Zhvzsh)D3
zSaF7^YfU+kx<0KcslATjSB{Z@p03-bM`p@v)pJJYf)Cvh+G+SWw=2?SIOBQmI(CaU
zwmH=7g%8@LUA%+oCSKp$obo4^ap)bR$uuwCx<)uHiyO4<dE1uS#mR10k>)6z?k20d
z0tZ)fdtDc%V)koOW5O-j^=HoDmVW$9bby&So7?q?m@eukG<oj%ICR-b?QBrG)9`>^
z)%s*G1xJrr5uiP&Ik{lZfWO~f#{lnYc;DlA!U+SVwAHoJaU-c$CHx=p^&M+nlk$=@
z&DVEPe&X!dIni??3-W3Af64Ec@4izTE|IJ)=y{;Hk$d|2@~wVq3*wu-_7-$0JG`i%
z;+wG4wx?e&o&s3go_@eXWr?ACmrcLlGRwYz;k3zgPdDJ1W+cOuH%ZxWK)~||6^P-H
zJP{8`*e68#PY~hOkmeUWUgCLMLj63!TERmEd1FldM!_aQ-u*HD1i@1UFA}6b4fWRv
zeqHchLG8~5{nH{pFZi0^Zw3GB7wq=qfBk~pe)z9nu-gy+U-Jvzg=Z_AFN{C%FDPSb
z26dc{H~zpMNc^8A-uMH9B2C-p5|NMb2QHC#;}1Mp<Y{6zPvnJyOC)}+$b9z8dTfyR
zO(GvB*eUTRimbn(2K%!q<Hr30B7Rqk{)>V)3f>}k8xg<zh)DMW5$*U;a5yG*%B6ys
z9<?3McC^>?K9J`R%Ef~EF%{$rk$LW>zD977;K70`1^Ez>c1H>}3T_rWPf*YIu=||I
z*9d+|@CHFW|HJNfk?#?_U+^KpM+Kh}d`9pk!B+%-CHSu3hk}0<<V!Brf4E>mutIQx
z;AFuWg5*SJy7_{}?|G%jYX$kjjCN!PA)Y9Bir`s-=L%jXc%|UAg4YXvL(up?-y<@4
zrkFop#u48Xd{^*yg8c41^?w)Scke0Z2$IvBGT*fm#|Z8tNG21;>j#fOGNVvFKv1uX
zfxJZI)q?8<j}g@GI$_5bg-oyCya7)Y`Ak8+G^C!cAjBI4Zx-YWM8<zl@P~pw68xp$
z8-ni&{!Wmu6PZ3saHik^f_%eB{Z_$~iSYB**HJ)o9AP+VyO1C*v9#<z-iAoL|F|>9
z+eFdNllp0Uys9zw|B$~powWDx8J}r;f&VAEj4Qad@}-M+#Xb#TdqdahZ4Ca?4!cZm
zemm;8@$E79*C*Lk!Ny<i#fUQ-_dPf6Lrm?e20w0>k9PAPhA?gTV|h#PGj%{vJ%nEc
z2aIe+w+OPG-xrV{eIA$}$Dzq@9l|CJg6eJLb&cr^OV@0LX?NNnH~^T&Te^CL?Q+lG
zN2$YM$8s5O%I&q%AgJ<iYm;C=HdCkLA=~-AjzQ1khxy_3<>hxa!X^!ZY7+9}{fF6%
z?hHiO`TYU;twJ30!zs|qkLMbb20_(?{FY~E@8_Vi^IJ47wcpT1UVb+s%=|bWxP21^
z-ozat8+H7BQ_$EQ0l%ItVnZ-?4@lUkcEN6r5rFJxZujD6*KaxMXZjCK^6K|E!f0M6
zKySIDKAms*EZ9|{QgNi>eId(b{w&k#F0~os4@G+$+rf=#Y`YCGdQofKf5vX|jH-ma
zeWGu9)yyfM*0)^ktIP8FmanY+34F^>g?IVcwU>f(cKoh9v~I3SY^J~X&N1hNiDNfz
zOp`Znye>_?Y2zztvNQMXjRn&R@GY?yo}TC2z384r!HTuDBWudwRbHHCxv<umQ@l}4
z916|hKF#49orzh9zseVX)y9-Z`p#PYEneNUkn<QYcLM&Mq$AS*fy?#<bTnvK3$g#e
zUpq-dbSm~tP=5*fkmA)y5(tGyV{QoQ6YI+1jXEki1Xkd$r8^J!Yrloa6o2h+Xr6`K
zz*)N(n&6)pt{QSUlg2`KvVbl42hQ3%5ETyHjsKDNVdMnqRs_yk791RmsSBL73`co7
zC1-6P1kG8?`}nL*THloW6GUdwBNCjojCWZIdBv7Pd*Q4-5OUtzC<UCg+Yt>Sy1X?k
z;+F7hS_Eh9daAz`WYXZR%<#4n9>nCVJsNT7tT9M2h~Xez_rY1)2z^06Y{^;sBFmUZ
zMRgIwC_^}F-4a82KSBxMtaZg$-c3jd&RSQ@&7*@KIBQ+eaMu1(XGG50UWBqqYsafJ
z-8Pi{CbA%B?O8yVR&{okn}N!MmkBv*T``pRdn5yAtt-azj=)?5&RSQ@&3hER3C>zq
zEXcct;#?7j<UP);=80IGH<RtC5piT*f?3TM5uCLSDx*1TpJlBs#y@b@GR$5_kCC&M
zVvwA*M>6Xbx?zw5d6Q|rT4Zw8u1CFJN2G2tIBTCq)ih^q6#{O5A2XO?=6)e-mW-G-
zU&YMovgqPV&RSLsoVDyM;jCrG*<=UhPf7@fIPZhAc0MvAXYC0P^WI_iZ7F1!1@R0F
z&RQu5yNC04!A7JYXDx}Eg|k)?2xqO>3umn>#q!3oUiW0pL>A<%-4|tmv(^<o&RTLb
zle3mL0pP54(-!9qV%i6FFOjpB?9Je;)n7*kXYFOo>IbFwV-JzDmR@q;tbJ9BWApas
zj(a@oV=YcB#PeeX&RVx1kF(ZofX7+umOIDg%6+CVh|AkRc}-r7Sv^}=q(zUj*3D{B
z-g4IJ1*!A$ycUWtX7iM0an|yXCui-Mtn;h6OVLhp)^6r5eLbH?Fga^^4Fb+uw;JTE
zWr#_K>VF(9L%EK0DC4nTG|x0u!=6J%E@v%!Cq9CG0l#xMCl%*S3OQ?gbrV8y%^VEB
zb61YV?{f8{Tsb#>4(kQKb2oj8vzCPQ<gC4cdib5Y`l>h=$&<5|-&qKhPm6Q4203e8
z{jB)ssfXV=DJuizbK;w+hu^t7mDI%P4@}Nl*M3oa9eW&p=dON9{CBj6-?__)yF8vt
z8Gh%k{i=8!)5GsvFR}$^?P!(<zw>i+d56b&T#>Vuhmz*3<sm`NS{@^svzDJqA!jY=
zG&N^!oLR!}yb4{WIcvGpg`Bmd(F~Sr&RQM{?oPT36}EPg7Fjv$Brfy~hpvLb5Pjm}
z0JThcE;IY{L2blz9JVPVq<<R`nxmGZP#?^~SzB&o)NTcv4Zrg~w62(h0h+V60~T>T
zcf;?T0*>+cM0NoD&fOji#YuZW&RQ7}D3J{hhnRhev-VzQ^(sx_cTRy>>7`TfJ9p(s
zyn$T_zw^0h2M&3a&A?+YmTJ44wfX4AIQ`7YS=*;gReUjJ_?^4^F%&<FwS?a}jmcR%
z0lh%ZT75GQ&e|VvC&BOBZN-xK@vIvB&bxGetK#!%55MyhbyW|KpF}<U&fNoUbDZlZ
z$XV;ko$-%Y9{kQ-d0YGstPlLoN9lbI&f1kUfZutgjsRzECoSN2&Kd;EuXEz3u}bhe
zXBL{X_S+mc@H=-Sz*$STU~<;F5#X%dfVAYSbtAx8dmJO+ckV`jv$lfuhTpkc3NB8v
zk4CPnmF`n;)>3Arv<%K#%5#luIBQ!F5&s^W0Kanz+<m`c3*dLYUCZFC<)lbKX9dpM
zKGcQ>lE^M+?X8F?;jBZ>TJGGEeD)>$&RMEk{sSfvIBTy#ec*S_sF4n*0X@1gz#c<5
z9O8j4T()c@Vn|QzGTLTy3})jormg_EWh1OH{LVS^fwPwD9LQN)tVM9v{ss-e_1KZ<
z=TV<QWQwzvWDTRghNx2#bD>p<8(6Kx184{GeGv+B*3N(xIBQ=*ENN;#3&TOjBQDBy
zWLZ}`g<~OvLnrJ1r{n(^=PM}EIW~gaz~sPx*qpN6D8o6f@M4%uK?HA$%lI6~Y1Op1
zycIfzabIH1+j1{Mn2*hPb|}~Uv>gRZdo$!K@T=gnF{e}8@$twc{1EY9&RU!Ri{L_>
z6HYln$89HS^5qt5i=33ja3R=*6EXdu|970QKeqrETV(^dVEg%L$yrN3Y3*4*5N9nf
z-stH}{JtAb0DRjB$naYx9IJyz5NN+QGFzmP4Tj3iV>N-lEV%S;S0j5=*$#^1@yqd|
z%0rqPcK`Iq*bYW4OOMRm!3Z7~R`P-!jM$8yRSZQ|I~#t*DER|tb=eNy^K<rh)Zv8l
z@e8VLA?>pJ6<3JuV1V~#(4;6`A#;O295*%r9?=9hyCVrbI(99A=^b?>!F1c29T4<J
zpE|ukk`NAEldJA__K$X0W`NxQA=MucQvCqIZ9g09sCB6}9+7Gz9G2Nww~cUEPPGvZ
z%TS~?M^}Z_LT-Z*@3!?Y!jbsF-<-g+lJ+-ez%BVumV6d|s04w}sZcp*2LspPhj;?Z
z4x_W++ij|0llqQ?+U?~KLhi;sv^QJ+JB))$KY({W%Fok13R_lxukJ?w7XRD-`u5sh
z!^U6O-4Dj6+V;!PPKK_t?;h^G*sreR+`oxF_g!3a1dEE|bne~mG>5aNdk($f$jWd5
zd}Pb#g!7icO?J$uk#Y_R=V?ydh(qVu-o!Ez=fd}PPYPY+osi7oq3foym~?f~%iN-?
z2aJc4u7h_k{}7?>UXKXd0nh9h_%*`wv8~=XQ~LcU|4BF80USmD<Na)ngR}7i6mn7R
zHYhHxduQNHbqswT)4cNj-(}wY_i^reKC{M)@Bb5&yPv?JYx$z-Lo3~lR{W{8=kb3@
zbzT44|B~v`_ucQj?RmVW+>=vY>bBFZ>%Z@k4s%?&Zr=Z4G`iX!$L7(ku&x4m5t!y%
zyV&^FBA)Mm{*UnK4zcRYJ1Bemzvx%X_nT%bK%m?RK+0A4@g{-&@8{b!mknUtO(u2!
zCtIe#5nRH}ZN05~T>c>&&5xX2==xXD4|gKsC{H6oo+I)ik(Z0SPGmkTq5a7sUo7%f
zBHtwP?IK5j|A?P2>qEb>se=0p&KIl|WPNCNgy1H@c0u|AP=C50Z;dElE_l7*R|W48
z>=)#_YuZ0A_^#kz1V>}XP+uuHS8$o&M!{nRw+QmnSxk4G;BA5r2=Wyg^_uSyn2(Ed
z%B6zZ?+LQ@a{?}t_#*^23vLzstRM*wn9o-Pzb*KXp!Q3G{sWOo(?R<}!Gs{6yfU62
z`6M1Ec&gytf<F*^L+}rRK^&G$H&}3tV3lC2;E94)3*IDnm*69UeD=xwUKbpNXLyvc
zR9)kNf`<qmE!ZZ=2a~kFK=6x#-w?cC@JE6_7kpRnW5GNObmmhkI7#q8!4-n!G@@On
z;HiQYc(}^=YQcGeD+QB+CkdV_c#R;x@y+zl3BDotN5OE+)ejZiM{v5}V!`!-O@h6G
zX9->@c#|MMvCeWI6MRwd9l?(Um*P1x?T!%SC&MZ8D{RDm!JKSY9w9hE(D47x6xs0q
zt`hlBL4Nw0`85c337#Q%t>BGB?7Le8`2jNe&3;?-{USdo_^8A`BeLNGeo5lrl6b=h
z{E^6p2RM}D)@u+E<rp4dOebmndbuKV{%8G)1@*%k$Wug~A$XwRe8DAxoVS^t^EL4V
z!BYj#6x8z}^qjwGceCI(1RoImzTh*0dR~P6+akXs_>tgl!9kqQU{@qKLU5GeeuBoo
zb(+YA&zBG4nO?t&0v;oBy&%06sBaTA{;k_YHvX-8-h~|>;?v&vuky7J<+}yHC-|`7
zlY&1M)UQHe{|k}d7Ua8o=JSEzp9KFd$mf~V8~;|mQ>SeFTStn_7YdADD5&Rm$fTQN
zyzyVv^F3tazuGMNHbK7KqWw0(lLXHcJV%hO6STWraEIWR1u;GCl}~t@*bSlG|D=DY
zd-G-y1^-97i2k4Q5q${z$ZR-W>W$Z1n2uD9mT(+kqUl6<7=E<j4^z01q#z*MpMk?M
zmzfR2TyF>Azn$M$_z)&AzL+1!lF9EdgiRU*RUsxmUh|mE1X~bc!qgRDjC~7Z&TK~4
zgb2IbC1tqAf*s3cyeW4Z!X^!Z>OoAj2?k^{x*o`Oes5Q}*W}EP%{KX+hp<V5pn47Y
zaqc#o(R~&Xc7A`h^26!M%kPT_n>5Vh17yZ)F|!%n)rhe3i|ym?C)RHeex`mmBg`~a
z_;LFq-m&pp;%1|czi$f~yTeCh_7VM_*a7sm3wE=N0A#t`?#IurUjgdJeqsGk1+RWj
zB8=vB0`wMxQ#Hq=*;qGjL~FOJX|St7B=4bcJEHSr{w&k#F4cqaJRfmpGx;%%ZI?j(
zUN%NRV>fx$Kj<SmrFxp1;*<G@&zPVK^!bRsTzgpUirU4suYiI0^xIFXJ*W0E%|KiZ
zU(tvft*YVJ=-fm<QRfTQrC#{+WufsKD{@DKN^&bgB_U^C>&9C){$^ur2K+)Nzb-t)
z3u|9g*MN=qNU#wP-Gwhgj#+ce(%Qix=YZ^uYC<kz0ur-qqcb72Yi(_)?DNNzgwER-
zynT-F5`PWM#5-%x$MNd!kC5{RG$WT6`W)oNx=pEn@B`J?%1-R~FuMFZFbmEsUI+vD
zgwpXUfMpCAkU`$b2`@2xLP;+fJcTJ-UgAI~S_TO|p?YOuEXt2KrhGzq+ZxPbRHA4m
z!%JZ-yu`srurr0182$*0ne%G=OXnr7M*=5Ug_;O2agdidhL?B&w0rUr)0fro5?_ZL
zJzioSMUznK9=yc7Y_NEVpG1u<UgF>j%+Tc}4vuFyotGH?p?^UN%}X4lmzv=veh1}w
zyu@_1ACQ;$LsZk^CB9sXL(W8cx&^Le(tnVbIF7FIc!@v53{t$rT=iq|5<f*T#Y@Z=
ziWV>N9M&bpOMEZI6fZF^)GS`&vzRu;OFV?e1M(8{V=Wdh@oI_|FYyTMbeos>ILdqD
zCEkeAQoO{vzf-)#ywkRLiGP8v{pWd!zrd;*UgBQv@f0s{Ijd>&5_8lQ9E9Tkbzb7z
zS=6WHC4QYvOz{$TQ%vy^AHiLd;w8R_wNCL8&tpOVBroxe%qqo8Jd@&pyu@Uzw0Mb+
z<z7nh5?{kgrg(`*(m2ISd@Ng(;w9$!^Pl4-{tNQm3or3%c80}E{1nTzc!{rI!4@wu
zFWzll;x5V-FYz+kTfD@4cwzGr)BV!sCEiKd;w9!oDVvvgIP<r7iRlS!^AexP^cFAi
zd+b$<m$-%HTfD@-qTb>q=5dwAOFV`d+PuUuM%cW>_cBYHm-r&)@xRMU%;V7JC8lii
z60c*o8D8QqqX8*iVm+5wyu=5vc@{76Y_@+OUgARJo8l$z=FW$I=#TjX2o8qydA50p
zuVmJrj+dAZv20%A?=va<Lpv}&0_CCj{%nxNOZ;Q*1B;iKi?wWC;_b|DFTBL>Fh7fz
z_$ijR7hdAOv%J0X5}(T)Y+mB+JhW_H;=!z=%}dO?hcsT|FVVv0C4P|>HZSow*5iMO
zmzWO>Y+m9ovd{iGUSiHV9xw4PS;ql+iO)bO|5Log<Q=wniNDH%Jziq?hrY$p6AO()
zk)v)#6<z;OkC*r%*q@T%>H?L(PdN$ldBZ>SF+^Fs#6M#;=Q>4~!DbM7d!vQO%#ag@
zLyQWCNS+%GeIEbEINwA*hMo9EW{u5RfeYHQQ&Fa{6VF8?Z*0nrMsCimLOvMmgM2LG
z=-4jo#9Xk=hg{{;Xy>vM^I_Cc_}T2ld?3V?HWe-H)ykPSh*jZ5%o+G0ZVKXtFple>
zuEwu?3d^X`c6>;GALF<x#;F-fJKnwU0;;@A$CWT{6yiqUSH4xpjbYp($Tj%wqZ^2H
zP8t4HGH^&v7>(Yy4*$AgaXfze8Rgh^#0D-|H*O*<PeYg_#+R%kiSZVMT@vF7%#&H6
z9>{M+j?U`><im?orc_=&>`PxhA(M}qv=cc5o^wVzta9)qW=kjWz)zf93X?Sl@=u*C
z-Ex-$xyo^hFm(8U5^4VHev7;6|5W$eD;H>HW!&KH;aFRq!P%A$xPGVH6bEvlGuUxi
zkm*m16>2sQGL;yVpTvZmflzs(OQJl<CP`jel+aGgmFc|5lhb*Tt3H_*8ABY$kn1g6
z;D#%RoShKQ3kcuF;}o95ghm}al0f@CJclC@*Y}lXvLUG4999$flGRb`37q!8fE?Pv
zz;aiJX*%Q;u8_NffpxA>u!8}&0_%@OuoXWrG!st74>Y}@9SmIP3b7pwT;&Qre^^Ai
zn_ICp1UI{*2<`a66PR#~4jx4?4Nm#|B9iTN|7+jc|A)OVfv>8#+dk)>dy{*UToOp&
z1_*FTf`CFuAS~L5VKK4_B5Osn5lEDfkOdI8ptzw{t5k8Rp;j$g_ljFptXgYvDb}^s
z`r=k?U$wTc_N!If?|EkabI;s>g4*_#-^=`R^2~qsnKS3yvpn-0K9SI69!;3WcxM4&
zHa5>$?RL_md$EAMSc46^$%M7olx{LT8+15<{Se(`(<Pf*i_@QJ1M}=M>}tmiQ^n0E
za1Vp!8|<Wq4=^B8O&Djw>6xRAa3?*wx%1gvJxbpu=s{l_um*i?&>Hl$DHaL22pP(;
zfi8^y33mv5ld)k02&^dJd^eFK0Gp1<_}GOE<MP5zdM9GTJ|ZxAz-d>gOK5LKkaAu^
zSU8Nl-8(u??vrR$5GhzP%i#E;WO`WyO2&WX@KdW&O$LUMN|!;42_tB2N^-HTngQ%E
zbdd*H&#lo&hO)}8F?e!_Sh}G4&wre6#+iJaJc-efNIP94CWGgcps4){$zMv<`F~d-
zxny)@TN6KJty$CG5Q*eaq-S=>%O#b%jXKF0OQDn8rgV}se4XShudNKs=nTpc4}!jN
zo_7v~l6&SX${|Ubn#hng{`1MMiaT4!LG^gL9sSpn-JF~pFB8?Icqh1_s0XcLQnX<%
zck}b}3Pb4(iuP5ZQP8*<tFZtjLpJ%nfE!0`-g{6{21onA(|5zs&P0Pk(V|d)rJ}qG
zM;p<hXc=Rptlkz<W>kML$8|WhlmjU^*(OA8|Lro$`-PL^!<Q{tUEQ*D_{jM1S)<~^
zm#%0U4l&e*+P2}<%Nwd&8&)hs;L`RLwQUVeD~3Z-nAnOiO3Nl}5Z6GRT&=`_y9y_(
zsCr1*IxBfhBI(}hCWF~sGKM++-TKL2Q#o02mJ{b2h^JRCsYGAbj8x*>`;x5k*Ah}r
z?5@3$RNjjP7KstX8C*@G&sAVn!pllRS*80b>dPX$+<a8Y=>2-i2_fchik|X*Ddkq2
zcH<+*j4d8pdMqwdGqBlw?;&#GO5nw77ruAlIgxY28&c1MnsV_siu2vWYPWr%&fsq%
z=bQS*ygB6<lha)YG%kyt<lh3ExxnyF4oj#hbDxp3T`HIY{5o7~-eZzGSs^%6khfh7
zuM(^i<cmIruN7P;c%k4%!Oem<3En5TP4F2(zHn!GZwUTLkeW*j?=Co2utIRYpyC7~
zo#OrhPnYoT2wo|uxPFNLh1f3$rtuaH;nW-<9w0bcaI)ahf{J^GbSuT~5WG-Oap@3$
zv)Fuu%W|I-d`0jx!F1dxGM<lciTns9ah%|OO=UeEAxw0ROHaW;f};fw7vx9Jm~N@y
zYQb{^`Kd?7m+=i5aH`+}!DWK01vd&_BY214!-DS#ekK?NagOEo6C5shsNhV&V+9)p
zPZ7L8@M^(Z1s@XJS2UHcO4H+Tzu==pJi<|&YT%Q!LEL&l;$IW{Ex|uZ_(x)YEcg!z
zkKlO@^G5}H5IOE*4-_mB94&ab;8ejyg2xKh5K&H}*eeBBN%%Uk&lKDs;olS6XeeJT
z;WtS5&4PCk(f^+cZWH{K#6K(el7zn^_y@r>{D?DuCJ|wMi5Q0gg4FP2cnJ~dW)ab!
z8o@IK&lSY!R;A<PE~ZDYLjEq%&J|P-#$fZei{V2A`N){|M8T<oGX>Q%LBuZ<yF+lj
z;CX`T_XFuJ75fUo9}50R@HW9a1<5&N{XY}jF8H+I^Mbz-+$s2`;Cq697W}*5KLq)z
zkLC9hG}_EV#2z6yO7IZD@q&j7QdoxN@HHWErJ&)gpDecFte-9RMS>dz)$bYdcZz+z
z;EjSm5xiTFbPm?{u;5dI&j=dM`X^!s_`8JkDS}bK?t*;;`wJ>*2&5k>_DI1of?t>0
z-X!I;3i9<S+qXfGuTE+IK#<~xv~LnrYn@;}F7~s6FABaY_`2X91>YCM1*IyFvTZDv
zuUm=vg2M$%1o`Tf@%%&{alYWU1^LpI;axSIFOcx>3T`6eHw8aeU&zJB&w?t?9JgJM
z*K+Ac4%2n>kLRzU<(#<1-q*#PK_^z%<s4(WQVog!7&_$!;y(@#P6g$<rehr4U~JqU
zdrDV~G|Xeyy9Ks!JQvdq!-iA4Q;v<UD(>^CnT8wd<2l!~0bb`7Y!`7th%<4A!?w$7
zj-zZeg8Xc@#gsP>ev=1YXE}a9ZZU&l#Vxb^OxFiL8rPZ5TXD7U+x6adfa7dNI@Zf@
zQ|~G(54_GcyvvQ#BhIv`1-4z@>;wIA!B1bJymR3<d051Mp}ZmVh%<3#!nVt+LV4Ur
zY#+LwDDO)6O&)liR2)<!P#9<8E<=D_-bE;n`-$acVl(~aZyNKkF1j@_oVU!RfXz5=
zcL<tvh5dKW)91aFX#>2@RY=EIbjGn>x}RdR+qcOYKMYZ#eNV!V?ll9HdkN)nP8w(G
zB3jeK2@XJ?5Qy%4Ay2<F4$hn@3~0*h%G2M1_Hj-dXVTfX$YYC|MkKVHA=s?>`1*fI
zaq*ZjW8!gQX`F7)JpGFbRBZ{KelB{`y!Fy>&mEq#)tTAbEzDbx(d^;>jOGyjpWmE{
z|KU+jHU~>CnE0n>hB|+BI(mBreafRd+=55uyN9GVI|ruj@Zg``>>e1{5rXf$=4SBf
zhhx&}@e8_K<B`FIU(-!*EexoYZbM_E5$3rmk7FP_H{2KdHLwF&0%LP$F(wcqXUGer
z^2f&uhSYEPHYU)#dM}vDPYrnC(0wc+oO(KP39lY;-4GXO!f%w9(_<)N0(US~JbM!T
zpRnZOoF%L$98@cQFGqUlE^kLrD7XXvQ$9o@H}F@4LwA`^o&vp49CVlIPbH_0y36Oo
zP`b;!wu+GS1>NQM5g6%9{|(s;chWe6hr^fP)rWo<p&V=UUDN{IWgflYI!0%(iW@_p
zC^P5;DjBVL^#KYbLU;K=#8G#-9oaE(gOEe<>I2K*gYGhCdKRw)sJqNneNiQ_S(2?*
z_$73gb&bL3i>Lv*%i0V_w<9BTm$jJ@eUfD+@#<4YrGJb<0|nGwz5u?ob@;~>461La
zn_q&U?()?Li*ngws?V!GkmVf`(ZvU&I~nWq>W@PYp}TA<=b{4WE^9L@`T$LzSN{x)
zI!t17qZ8N<pI6UYYv?ZPym6<;pHP$1T_!~{dIx(sJ&k^jI!27T%QQXeE-zxyN2-p&
z4n+Gg`4{o(-$2up?lP~K^mzNc`b}(EWr}V}FnS*gtBz>--*A)-gYGg1OLUh%g*WXu
z6vRyp>HrM&5*W~3o{qw(yL>S#`YrSNyn6mxLU&mzLLSb#tmBb`y36V4l;|!qGx{yM
z%aUGnm$em+_F^;djqq6H0*k500^Mb8CUlpVs)Dkji`bC+Wftc~KcngM>bdj-y303W
zmjs}@%#}3IU4CAfh0!3|1>NPpD|1NnFz&cyUOjY|bwvr?W!-^<?y_!kS@b#9>+|Yk
zEGn5-pZcN{H91P|FLal6-Wk#JX!^YRK^#k;SHFdA_IdTBE<$&iM=*7lZ(;0PGTErR
z%tATUd#ZoDUFzAye+<Wd8I7n+M)mqH6r^>RIXW?l08n?C>9B)hyfLBf@&&kvCSQ3l
zE3$a?zt!>mb$o`_QHJia&hP6kKZajQ9I>%m*=~zh|9#rfUDmqDrLq5J`Osa~`NwIU
zW{X!(b|iI|^{J#h_D|Mt@#>XuI&_zH{FIo-@-1Hd2<EqV^=B}@#j7U|nYznraecwU
z7>_IJF7vQby2}j=uzB@C?qi!*A7YU<ul|pm6#u)tdLD;1ub#Het6#`&8(uwCWR>pn
z+1Tk?9NFU4D*<7PS3ieYKaW?BN9<0w)Wh5`sr0emGpWU^ABBoip}VYk_9?L%+ThjC
zSCbFA%k;dCoa!7DaJ2670hmg$ZA=Q?W&Zkco+@={i&uXtcaz1d=jt@-F7sysTI(_1
zpi+1FOqG91jG`ITT|QOWv$d`=beAtt^L}BBi|VMmtPi;Q*mRa>@#>?DhwieDUlaQ~
z+h_CYTi77zE?1!SJk7>dF@?>mzm`q1dG%Lt-q^hQOPB(>%dEsJfbKFc`>4CD1E9Nn
z2m@?heG%LB^?3EEmj_bUam=4(7ofXLgJb?@_TWqL>Qhe*csvvI<ynWi%iOtrDf~g*
z<@tzl(%R8E$}6jV4&7zS6#T1r^=WJ|beDPNgYNQ1nh9RL7Yu%e9^!iJWQ=qFGY}ba
zd5wtm8!2nk@Nn>U1f3QihFB+l9-9?^9Q^>V{xw8Uclk)9g6{HMn2|Hx9+x0t>LetO
zfMideo)S$qy!sy^@j&+!mNO;=|M8TA|KQwwJ{J)-eIWwk*z%{MAa`8W7GygH_Tdcs
z5o!`PJumtGh^>I{a)eFa7v4;4Hk-Z!_Ht}Uv|HWfUKW!WqfzLjr;ktf@XRA9UfhF)
zG7&lzH#sTUNL_}X{Zz>YEn<d;V{ST?iXrq%Dse=#jFs*$_Oa_u&1QJ|Kxb+;ztfi?
zQpS=#YNx06aW__oz8rw`xS~iXAxrx1NS~lJGkuSQnzE$G?&%ChGjn>ngEMs9JwvLj
zeVF)-{r@#+-<$#JehDmTh3c&9oRXy?tbZfn2Va`NB)gELEsCz?Rgb_y#pNX-H}UcZ
z!NX(QPI~y14Mw1o9^4hv@H*+?^92~ePI`*4A^RA>IPE1&#->W5=SXb?EQU2oLST|(
z382CfOiy-UKf5?ITpZQX==n@MUgsl}WAmIAx09Y}*iasU4G2MK8G^y|&c&8YYW8`|
zyAIN94v-$1)_^rKtwC#KT2s`>@N@uHb-0rr?h|m0*+xAwv;C224s`k>(;Q4R%Y%SY
zVr24=lczK8R^vD{wzKVDBeCb?<Nuc=<klXtxVfciSxa?eoZo(LjejXRD;`k{U(vLp
zZg^dFO~Yc5>|MNH$apuSBHyo17BZG+&HP|JruTnb#rR-16an=%+e>qO_HEo!GWHIb
z79t}xlyd0qunZA{5FPR6#L3k4MiwQ=utng?GUFhXF});|sq~F4MPgm>VY>+d?KR+%
z^}3|Bsj?p5a$gQLOZBDr1nse|v94uV-HO^1F=}94I{USTzZ5m~i?oKpbQ=eTY0~3I
zkPY`rg4pmKzcEt8nqR8~iT9pf$>VWJQ+o}kUG1v2ns%sAHZ5J+S_j^3V@)eWts!M?
zRIM9pT9((XFxJu))h)|foyw&v@UOBx!5X9*GXl)`P@KH3rNycIzo1{NCW9Hzf00~q
z`-&ue>lJmYoyz)34C#s{r?tMRr7e!3))d(j6$QJpRqe)xrW)>;im5XWSNpQ9x~)zT
zuv?RYG{3r%jb$=x2jfT1!ERjQh&(q6t6g4Ky#i~2D$%Isy4r@N4RuS5c(;=HN*p}R
zO|1=UP++w!Q(W0vSBK(+0$!=bpskrxS9bzxY;10CsjF;m!<<=)V%TQg+uHhSgem#w
z223%iq#{Z;9IW-WrV}ccSGRH~u;3J`z$?cx>(Ui%CpOn%B&wIN>UlGoRxEQcVm$CG
zlNhe%xL;M*LcS$pmp9c^FSi?1v%IPHgrghQCM1WU7+hBet9?a#D~5tpb)2A=aNrY^
z_+@O&my;+?h<_((6<ajueM_O37ne3)HP^bh<F(y{ZdvPtXL@G^K=%74X%h4OmGAuP
zQ-*oC*tVVL;6Z}rJoTo~5Ae9q*>d>sq-C+ZZe8r;+aOO}p8H8W^+wLNa~!<J<kgkB
zweU5EtxK;ibkwm(izgpnig$V-)8lOcFY}3q3Gzyx_8dVfLeZ`gtP^Y%Tr0Rv@It|j
zf|~_z61-1vo8U8oFABaP_$R^ryi+~?`+28&9QN~0^*HP+ywl5Yy5#xeF2M(hIORSp
z_!tonX%+tz>5QiD%M!kmh;XCn`zHziP{NJ2uZM?vEGJAvdZX<dlkmZU2MOZzqT0b<
z1Ga}}aU##w#6m$nHljU3aFie)oHD#paH-(&f-42v1y2<`UGO|Xb-qM7o5a3K@H)X8
z1aA|(Q;?hy*00W^z{kaYQt){}!?S!}?7s+pEclrqAMmog0fGkz9w=BMI9kx~DJP0;
z_>?onUMRR&utRXYAfI}(z6%9630@_5ogiPjGaWe(#JdEy2|gmYUC?L+KQH!g1YZ~Y
zy&&IJvpn^B52$`W@zZbiKZZrcoB5%Zjw2m^o4+z|uMJn{Maj3R`?|PpUyKKaQjH(r
zKgQV`wwrnvvH{|_-{>Y|WBZIdA0BehjWcoO2*ByXA<~tjW5w9tJ>dr=I9RjcH+kT7
z9za?Dv;vH`rc1i}aZU>2X{T`}-Ej!8>uru>4k8`v4P#?Jh&-Q|Jn%XXWjaor9&skF
z5w=}kN4}oZEDxv5M0xAsH+kT7cA`AaedA1A2LkN!F0#twIn%W7Qus|Cc%2VW9;NAw
zGjSIqz%Fky%47f7K3+MS@~(lOd5W>oJ=O!%4<4lA7{~2qL6fei_wKoPyzVq@fY-Se
z={SdsW4&~DVYAz}#p*AbkZ9j8;K!@AW`J@#x|C<?B3i@Xe2R2&1olFBcWkVe<IXx!
zUc%*J{-NrGGvzUlo$eka;<dAJCf$gGLAtZtp1F8q#%Ollp1FAU4^p)yxOlzs{^f(M
zvnpPwsHj+1@zB<DDlV?LEIa~Qxk0}1DA;)%m2!6uJU2ufQWfYDQePG960)T#rAvrA
z{++6DDRgv;UU=qP?mwMPlkc7E6&_uYS3YRR^a>}Qn^ec73b!n`${7|zTws^Dg;nmb
zG{gjViP=<@CkngN*X_w`1=UsI0sanqYq}X}3!$%jI|d%ou>8b^$IsD&`!@+Gps$;S
zOwiXQUj&-E6lC+%2SH}_Ucv;y)GWq?LqB8*N!&lgy^W$gt}y`LkGFZ=b0`gbKc4EK
z+qRk2kq`jB-yH}F1@FQCl&6r$^?rqL@coWrHhu*id_VeA*CL#JzYZ9R@5g(r$a1FM
zlJNopBOjtx@ckIBzqH*GzI3L??JimxITUvE=comIzY`IRm-tbt{etiJhBAYWH;&Oi
z_L$ZCC*yAIdp+XF_d6D07_6ZP&7|L}gb#ebC5X?u5tWng_cH4^lo2KJ@pG`eP5_0^
ze5gBm8)^XGPd6YOy%-t6_tR!Z^Z{la*;kuc-7D8P;QPJCnib!#9lkVD0{)Cm^$m5C
zYe>EyS2aX0Mg;hNrhgEaBHvG&!RRj;`z<lUQAHOj6Eh?F6O1PKeo}e#Qkvt%%!xkC
zq7D-?H`<5&C>Jv?8pml4d_SERe7~1alj8e5$5yRnFQ=!`&r!#Sk?%)S@%@fs(MPI|
zDZU@qjezgRj(P>_@uBp2@V$vZ)#U+BkNeRy#rNX};q`bQ*MokRu0A4OnPU2UIt#0g
zj8U=SC>xeq)1QMSd_NYPMnzL@QbQ;>0|xkh{Bk$>ew=?%UblhoM?Wj#PYL*bQW54c
z&*xc_kb`_beq3Joev(1>ev)4Je%cC0`Fjk$-y{@4z8@(N;QMJa!S~ao#RT6^=gp1s
z`Vf3Sj#8i?FUr@H;QL*ST|&O!g)Hh9{T@(eVRRA)dwZ0hu@4jsi5|io_eA6~We)3J
z*<Ry-@24wD@cncL5_~^hZ&~yK*86OC50{{Ug7RpXMLpM@U$_qxOzK{_97Vk-MNN(t
zuvNd6<6uU#g67L<532sojt=5jzS@JI1P>I<jjm&xU(cATdbBV~)+P9UJc7yhJDag@
z$z&tnj}2m0^-=Pk9EY9@_>bY(FZ~de$@pIPpdiin<LJcl5k|hB?vNAf#zukf*RHw{
zjPX~Cd_Qf6W7p{T{@Tun@uNej;QQ(PKHraDS0~@^9L9t1r{jxbt7wDo_o#|5jXlcp
z!S~bg<6@^W9(+GCfC2?&F_KQn_v2{=BOH5)^@H!H(@&1g<%omtr{kx@USWFh{WPC&
zMl4Jld_SFjc5FQJgYU<|!7#@HtPgxYejYvmz8{Y(^8I)yDZbxC27vF!W5g?XG7$TS
zBL=?T`^e!Hyb_ANkD|!;E5?v{1v^8rXBhy#-``b=cS9I|9twIV-HirYJ4u;r91<--
zzEE%z66Cns5yA;-C1sG=pO2_S%*Sc#Cqn*r5Rk^>kh4%7%s73}=11t|jG0=(ZiDaF
zf!^hkVy*aoO-K<_=Wg)*Xy6!+4dDQQ@25vF7(0kr!S|CHfg0KIP>{vv@>)yr{qAE?
z+n5x5KN>7*EQbz!KW(SPzD>KUj_!6OmS$_dUpEY6>^3F^->(A|u&7GzNAUghehkJI
zu$AEZF>#<E96Jc3K)xS;Cdl_wd~5LibT6jF=CWzv`?aX@X2&KlJ@|ensirQBk@il$
zpFZH~H6IXsKW#V1e$V>A_tW;8*nhKq;QRGg`@F-AO=kk|{fblo_<o8U556B;;1z6k
zW6RkE@cmeXS8%NxJA?BEd_Ns<lN;j#2J-!MfW`OI0T$m+2R!P=QrT|s{d6r)x=z}$
zD3z^JW7=EWY?QK7wLRY0F{k$j<oh)sAa)bG0KOj$j`{2CBlvzNDtnES#*-oqRa8GG
zjXQ@2lGuGdAm8s61oY)uhkQTo+`e2!K)xSq)%8DUGWmQz2IaXt4XD|T3AP>nP>=_D
zp8Gz-*++zYsKQ^z|1{3QG~6$#27s5>jV%V>k7qvc{m!HbzF)2~p`-f(I)Ll3u^8w6
zZ3qmxLs2C8el;j%z%>XuE#4EcPMm8--1raB50v|BM3C<{2C2aJBO{O$zq64rb0xx3
zd!dVw%iZonV1$CFs{d!;|3LR=Nb9alL1~WjYyN|C^FLu|OZSVAWF!K3i<3W+VXZwc
zMOYhb-g4$|V$0hUu`r4vJZuGu@3%^YRl}ZzP4oR$XR*9Lz<wSZGVYe|=M((AWa{63
zz8}bpWGVI*a-x`hgxe@)U*ReW^D&PML+0uy@~bNRundwU`$NvH+xT=+C&7)B`~!x7
zLYapv!npF_=4D`!dsv2%a~+&P;nnh#ODCcL{92pvso8;)yC-6r73`(VD`$YZFEV^T
zUc4FQRL(^B<A5%%4{Wgi2%LpbC?zoc-Vy<I2}cpMcOHRLT&bnfgWF9SVI`e9TN@cl
zTC`ppS)KIg2FzOv@5$I)XCZ;lU_EC|u#=uUv=Q#4=W%W9qLv!Kkp-t)Gl!sy`!?ZJ
zY~a)pnBR52O)wqag)fLWoB~`NU~Uh1b(sqYHH>lQ6P93uMycCLkM70%weVhy4HBY+
zjo3V=&F!S;79CEw0~>WhK`f+~ZP^=Qp>BuTZF;2J0-gRyw`q}DJ<@F{YNVH<WHcb$
zNsn&hT((gU%_4uKPYhTi4Ut;YEGX7~F|qL1D9v`Z&2=1}qn5$DpLC1LkYaEg_Y3(n
z&VFK{CPj`b8d+3gsFDAUQTYO5q4}aN_SS!#TlgUs2Pkr3jMTyt-KC+l(H66CRwxVf
zz`|*v=roW72kwoPJ~O11G*jF-D2MGNDtehH7X`r=fjp=%4pDSGRG`XEFOW<Y&5$)0
zEYvlZd~P^Mh;AT+3BR9(IJ~jCrMCW1ylPoBrgeDZzf2(Wi&%*JJl)U`-u6f!Ok!#M
zJJ^KQD>D5F%1X*{g5p-!3bGg;0+K@IBp7v?IJdgCzDBD)lB)<INkxSO5zbL`zU0)T
zj)Qcj$aR{1mmCk0-I|8BVv=~5tpIsUQSqu<A)MM+rwvg^tpty^-l?21Ytr<}xz1`d
zg@iQn%fMM%UcIb!B#2}!4Q-^3fl78_9k_4%>4k=)_Z8@cU-%<FqU+27FV-gheF-L_
zA~71-*WI!Y_c7X`I+8|><n-iB)H<yD76B30d>Pnm4q~Bo9mvbTE}EI~bHeAQZb(7+
zL5Qs8st?B<2ybZ2(ZgptDH*9VBW{mij@#3XdAV+Hw~yOjU(;LV;%X$}g3h1+nK0n-
zcx7ohPu&^$0UlD=&coeKjvb)h0Qv#nM7_+I-#qoMvY?C2XM!9Bj(=CaqPe02WwEkS
zjeljsNU+nzzZC3Wo4Bt}_b8`7wluu#Jb>6kzXzs0PV9*iKTYhpVlNi^bg?&xeYM!v
zi_Q0BEbk$)F-7nIM|eQEhenj*5%Ik=`9!^mxTPLM#3bY`5W^K82*`HPt`M9l$aXP&
zk>E1H6@u-8X9%7nxKZ#L!5<0UD`@zWPl#>!lkbWBv7qAfp#CE4AhtvCc7W5wt`a<6
zaFrk*Au|1D!CM8Dei_35A~xT(FdZNF6R9sj<dZDow*;pNE)uL4TrH?xi6T9}+{k>_
z3f?LBsNh?I|05XSgEyq_E*KZ&;&O&B7Cb?aZ$lV<kDyXafz3~+GMq1PiCpea>>)T%
zuvn0<D;Uq^-o(oVw+P-X_?Y1Hf^P~^9)bCW3-Vz(?U{nd3N{L!B6xw|_XTejd_eFi
z!QTnKC-|9Q6ce5GaH+JaU+_@DBLyo3n+4Yi7UIDu^OXo5COAv5Qt)KK4T4t)-YEFI
z;9G(p35IYCvizQcg9Jwl9xgafuuiaD@GQa01h)v@E4W?oWx;m^KNFmar@yR!k>Ex_
zCF6kbZDOb6fhg1U5j;q6q~KV=X@au_=L;?ttQBk#TrYUF;Ppi8yBh^>A)*cZ6dLQ_
zCiWwOO3xGF&x&pMl&?tow<X;0DL;_#PbA#%DKl}dV?BmPiPK3EACAAnY*&_Gu3(<v
zNWn3JhYC&*oFX_wuuX7{;Aw(q2yPJkj^Jg2R|;M$xJB@G!L5Q13O+3OOTniEpA&pZ
z@HN4=1m73@iy$AGv;W-%a|QDR3j_xXs`D?>j}-f0LB4NcIeg$wtP|wIdfLr`s|8OI
zG(5_4#5O$2OT?z+1M^=k_#?p|3wGsG{!GGuF35-d%>SO?hk}0-bb0<oJT*#)>iiGv
zA$DKE0fIvW)$an*jS`!0OqidqQ;8D=rwj6H$P8a7xL6RUqc7B9ER}RQOxI1X5NA1G
zTW3*Uq3r9lO$YQcb<M_cq$|~s_>bXJZXo_+mnW`byQX6t-C%4uh3+w(xmL96<*{cR
zejb(M^%YJ(PPwx1iAJ1Qn&BsJj%m2DzUkOZ8{h>|2G?phcNu5mjzEB2-iIhJj`_gy
z*cMaX0{BfHc%6Yb(d~}k+0Z3j9CNJE44M^J2ftl!PCn>1NXL2^ZtCTE&#w0ZoLJ)s
zGtR`dA;2#0+CqH}W_j$kDepY^O&)lin^7MA63)b(jS#!MJFW8YGm<Fp`|z7QEaU+c
z=HXh&I1_g{0_^f0MS0v$Y+oie)4m(vXP#ngbPwT07r*Ij9OJm%DQMCa;C;j@lSty2
z?q}jRQCA_|IAZ`=FWm#!?Djor^%qS@wC`#7(Y<DXa?hbW&Pn4~Cmqq+?RY7TIg3Ev
zGw~jR^<t=0oz`$U<(PjH5N@0)k9q8Lub_RennXa8PCe+r%1Hfnti8}$EEzjeGeY;w
z?|f&ds;~>c^VNz46^B<GS+R5LCE+u{qS#R3UVLSRbI{>Cu6Du&msf;GWjLEEatEK)
zdno9L-WGB_y(_0y^l`RN=+Ui5N`BRZgukY$kMs8leY-KdZ%T0VHC1m^WtDE7_}Vka
zRP=SPnCum}S7euW-{IsRRdL6BXwamjRXGPmcDVU>%<qvht;#*f+Yu=EpZR@L&Z`RD
zRwkUyA6I<vK#H^T?UguY^*#x@AEGN6)L7$0=Rsz>Km@xdn9y&080Q1X5RM}RLgNt!
z&Bo_p1$g%soSAzp0Q!wH5fi9Dcrc;g$ggNazmd{%&~MB`?Y@3v8FB@Fg&h|X{l+Y0
z4Gqgais6qjJfYvHq$3BTtdu1EMiM36KpGB@RMBtb?Ov+rH%1T}PUttLUhnlonUS7o
zN~-8LE<=f_pR3=PD*BB(kuBBNZzK;h)zWX=$pS^cF@yeH^c$Z?4z1tVi1>);H@=Ie
z=0-%nk-}4vB>l$7NRem@Mjt>kBffs)G0Mz2lfwiW-xOv|(r=9HQNQt36j2xv{l--+
zz}Igi+bZJgH}V4%5nsQNa&!@2zmd0r5nsP?9Zg@q@lNLT^&3xPUSGfQzd0C|ej`tV
zVK*`@{4UZ(`SJ9Kuir>UNyO4`{E)V#-^lMOM7~JBaSWPvksCQSOrg1`8gE~}@jGmp
zuiyAzXi3D^Z)C$Fd#~SEi>8GmqTfi`RK(YB<n3l;7yZU^R9_$Q^&2C1_28iiN)Y*+
zk-N=IAfGdGk67X89Jb5nb3VkXlKGsGpNbY@R&**8`}&P<()9HkTWR|GjU%`pef`D;
z4z91?IFJ=3>o-P{^&2C<k`8D-XJm)8xh#4Ci}LjwyVFe8Z;bf*jlW_ueEr5+?j>Kp
zv6`{Ie&ZW7ef`Gc*&|=Sk@xYDucY7jG<MmLV5BM#R{D*#EZ5R+9L2$~^c#Q0cuT+W
zWLCT^kkD^Dmz}Wm8&9Bpd>~BKHu5<OncmWGyn{2w(r+YNFk<O9K1SQpZ{&lhh^61i
z8;^*k-$<Tb#L{m(miaCH#;qJiOTV$0^;`OlB$r1l{YD;F5nI2JUyO;^`i&%ZMr{4Y
z3t6PC-#DLTe6#f%XR;GUzwvl<AR|)XhLwJ!I+s}bjl7+TSo)1r366Z8eq$QS?G`cm
zjWfCP!ROR^jZTcKn<JKf<8dsyE1xq-zcJDgNId{kDMn>fe6K#C-*_3bTKbK=(TrI7
zjeJlSvGf}cVbzv?<Iyb7(r-M7^W4&J<cA9)mVV>4tk2SK?8o$$ej`^&L~Q*=Udcvm
z{YFyuBes6yiA-VZH@?q0ZT&`moIYafH=e;>*!qokGli|+$Scvv*VAu|82v_%g<JZK
z>p5m$O208;^c#8Bi5UGxK0J+lu6`pWmH$=xjsK5l4`07=1uM4o8{a`Z^cy`?*}oZ0
z)cTESM!)eqq(3d*jzM?g*c>-L7efL*=MDs=`TC9TAgd?(jhW}-5nJj@$mw0EMI4QO
zBZ--z;Fb74&|QZdM#b?a77gcya6y|t1v%ZZS$qIE9)Y~M$uDH;aozba@Ko5xGwiQu
zf+#r#(Tjf|tl$&o{Z@}3!_OB0d>AE4j+rd)C$O)>HVAqwZh0nKa=^i;^EjkuA079|
ztmU}79J~mDT%E|LJws-|@Y6-&OgAfQqe*uF(iHBRF0-8JW@p`R(v=|%1&nohL)q71
zND`=Gx@l>Ha}h8H@w2fV$iRaJAtdnKxx>c5SO))acQ(x7?ooku_~*E#2zQE_u<yK{
zfjpPp@o;nEjA+L9yuDt5bQ;A_mvOw@K!nj4eyU*>rJ%Qg&%6OHN6KT_Bbu5^7*xa%
z7$a$v(Qry!mrvIpgcp6;JtsDq2<!P2+5MbYVXb~6II)*aR7~6aufd8P1omt~ITXi5
zKer@%j(g9<^m!=@(-);LPz2z?A*aO9ZHLg05B2Pl5Ys%}<#*E#DrIWS%VFo9?qYs1
z`S1;=yG|hOyAwHGi@*Zb{9kI3##I#~&<D0dSj5HBEHO)p95RT{F7Kx4znsT#IJB^7
z^-fHB`g4eUashuK@h0uJAF3dPZWuN&dkI^xX*w@`%z_B~H!d|b8qLlo$<+`u;nVq#
zBJhj@9xFkgd_XX@jIc7Q5DS87MkhT>w2`G4u`6I8J0FtqArUCIgtM@D&e~w7-zMIB
zcX7HEa|lcqaK1akPtRKr+X+!uKUa<;21H+iF60<C;8Yz-I2{|LHr-BozN5nl7h?-K
zt)%4Adj&R9a{X$LMu>7eryHk3bWLi|S)1$3^Lstt?=`5x>^_SJZ#a;s2Zm==l-NgJ
zsu}KpGp<uth2O@gA6lLW&CK>grzAoHE}O=f6z4C4aAr(6Jn};S=<stS?k3{__Q#fw
zjZ<tqHd8vh$}w&Tw#nG0Ve1;tIM&V1%-u~q<5>1$i322@-HvB4+MY8HP5qMEq?((A
z|C5?p>P8slOdV>h{WRnM6wO%kN)pdVm11daV{1ce<+9q^qIyn6K1FS;ZmWldeZC9j
z7}JzoLXi5906+Dl^=V(FQlry;q*zk76n>ntTk7geVktKj-~6d*Z&=<oykP|=HLoSr
zTQkftBWD_l^a^=BNjqNchSI#q(va(|j>qYxN@+fM!off&=50$Yi!TjQrPO<DjT`hr
zdEOHq$izK!7J*fqqtd+X#gU@Fw|z}nC|aa~?n-6Q0PhJuXsZg!_MTc(6dEuflsy84
zg}v>b5>rKOs*c-FX0-#nTT@X-PIfO7{sih~_$^(+pOo;M?eM6FU`3gZDz>wi5eG)R
zdPRrMTeurKG=)~9@la+w1UB@5e)NY@3M}F?6AUQYQ#c6Gp-k_HHmuSBDcW!j*EBVQ
z6I$7{qLLKPO09mmy0)#UvBqd(wv>)bVtyubLk$U7^E*Lh!u-&@I<0R=#Z9U-lCMhE
zY7#?s(jklIwL+P2aqaSIkd%u{7B6jTIbqb|Ni&b0dUWMzjf*EAJ$v!&mZszDYTH^D
zA2DeXDp7N&VMV3+inign8f`_T-&xz#bV36v7Lm>)j+_^tR5CWMDE;w~#U<lPMwX0<
z4{51`0Ay?3(D*Sp5{8c(UIW3y+WL4)-Kqxr6V>tIjkV3~ht@)zvTn`r#$woQ_3e!{
zK=l@MIM{TDwl*zoL%_d>Z|$ou3f(rLGKn!)(vM70-_%Y)$=arNC}`^Uvx?%_NO?(H
zhf<_GDeuTVoS+jcLhf!@!bybRN)g=DvXEMQ)66O1u^P!$OY4{IYpnwdl^!kZ=?iii
zwazXAt%h~lJQ@O&5N?GgCZ?2`oVK{9C8en}L%~+AT-r{-PfR+BzM4!4K6B-qS#!ut
z#+ghpK^1#hYmC+|Z)zn?xphecPI(O=?5T4f1T?D~8><x)8a~ZlR)d9o;8fONBB4N>
z_?9<NwNuM^ia=-Lple;#Kt;`3)fH*fUNCvBlXs=2Z2Q`!dh9C`GM{qPCG%S?rB5Ta
zs*cyh+-ZbDXc8Y=nB0c6tq0ChXl*{arB>%q-LGr~nNe%yYFTIU!E1IWI_mSk6QiO<
zN3k!em;1zWtwBmfR4BxPi%$l7LV$Jon9^#^Kd)JSf)bcsIjTguEVT1o=P{B_;;zzk
zcj2ffPFj{^wNf1xJy)Y6oH+N%TuU5*$@FI}%c>=7ZKc%4#12Y&W65czlXY24U{6{#
zFq~XkqBu!ESN+h+Zb>wedql~_nv-OLx2=ZCEO5YK$|18wSw->{CGB1h*HHO!@ld-4
z;@w&SmnRZYuGK_prOb=C6L29=y`*yG*fph<4NNZL$txPGm!nq@n&pB52WR#};zM|r
zp4-&4yfu!Wg7}1%#`xilHFdbASQ5u?Ky6)XYg0>WeB5xJzlX0Z#kuzQrk0^!^`wpq
zkPK`#hnm;T#_>A13x~S!oXEN14XNj)Ozbx98^xpMyK>+8_Y@5KCi19r&@SHja*WB7
z=KYLuyu;q*g4O7}n$w^o^BPG<Vk0ja*PLI9w|pSegV@3QAmU+y6@oJb=Ll8_)(P?j
z8uP6cTqk&;;6}mCg6u2P-zT_D@EJkA$Y%T-f`1akMY0N4{5r&s6}v)kz984EGyfVv
zJRMQ?cLc8#yhrdCf_&Y}e0(oKj0y6oCGF9IlLe0!tPxx(*dchKV5i{Cg7*tPDfo&Y
z-yX4^bli6k`v?vd94E*(BaCko<b!_N{KzAb51fhrCCCpC(ayl(KvawZ;DKTvEXb$H
zj9)K!iQw&m4+-+sB-8OtI`KWhPX))|wus?}3(ga)6KofxVgl2BPw+ayt%5%nd|vP^
z!H)#@>%Qvo+gEg7ufp?5?(h2rA0=X6Dt<Ch>Am9p-3t=`8WHwef`63okHr31@E;N$
z!Gk5Hj|%o6qP~7&4-}-<Bh!r*oJvIfM-s6eC*d`MD~X6-MZ|WNgl`bMoQU|ViP&zD
z@H+&5MnwE$L~Os7@D~JMmhg9oNSA^iW48Mc!Q%y22;y|8(&2DZh+u{My<q-aLG^46
zcA?n(O=mnGIS?lbP8FOfNWLTEj}bgo@N~g*1uqa(=Xa#vB=!#kuM@mQ@D9PB3aaxy
z@;xs0lY-9*s^0;`zbf|Yg8wb3eisnWS6XZ@d7i{f!EC|4f@<9h;`zEu^<PlQU?JS-
z)XtUgg@ToWwSs%%VV@=GHV9HQj`dwC$X9E$?-nF&f%e0KzZ85*@HxSk1YZ+;OOUK3
z=2z=)fS-u1*5SbB+d0PP2&&&R*awQuw{46s7v!5Y+VcgECE}Ttx~>44d4}Df(wTV}
z7Q5?w<TVb<iwkz0kHaLqSg=&ETyV1B6u}vSvjyi0RtYW<tQTA^xJK|~!6ni^)xK{2
zaq~6!;EAiUeVq*cP2z&zg#Be4=NcX73{K%rIX1dS2jKVz_QJ+A+-P&o;BZK|o$$41
zB+NwIWCYpeJ&E#mV$QNW&U;fH=bByKJe;TR#XK_3#4YWTt{V=T<9Cy;2I=g2ZyJQ_
zR-|LS3^(<1O`s_oUS|!i^W*f0GjS_n+vODw(Z?&x!_P~iymR0;dEj+6p*)5eXX4f)
zz%H*8<voNjmWQq<%Hw+~lLuZWj`xz!<GRy06L%>B?D9TDd0~XHyi9DSzt_XhJUl1R
zeS`#;a7Tz^9JkvAO}cZywOJ);2qxWw;!i~N$20hZq3fl|dlI{SpQ3%(b*g>nQlfoN
zz>n@V1C%R6d7P8Rv0gf&wcDL~q$@^X4B@<2Wq(;d>$HZ;*@XEw6k*1h@|ed?mw`kt
zn?yj9&U&&^GP-ClxZuSlC1c`rd**^aTA(USaKUrYo93;ThI{WwceXl*_jU?{3km~y
z9j?N~9RY<`b$GyFabe(<j_{~6C;s;{L!7@l=l1pr`jltwa0(uo?;g@Oklx`O2u?Sw
zzJci-?t$cV(|=w^^8>?qeWa=u?cH-Q64R~D8*iWu!w^VtxbK4n4!64P*@yz5!#fK}
z!RH=};Rm0ayh3oe)$ipQOpxGkM;H?h-NX`-ba=gB>Q1I?!a2ed4)?W870;f8vIAt-
zK$CX~>j?+dic&5&g(mNI1cib-@IU24Bys~J=RlK}MDjo{6bDUS`cqpGPEFqPVJJ;r
z#o?}FYT<CdhZaDSm*GwtXY+9Q)TeDllb2GR(RWb`G<nZNJXp2S8LYzMa8ryhBphyv
z=RuQ~2MaZM+u0#EJP0{7hg-=E3Wxi8R8CFa|6v^mBMCHl=~v8MrOB&n3`So>4bbG(
zW;ja1F*JF#nGvNxBs6)oX*791Rt4o?pe}$<eX5=xS5|$)0rM36h0x^XXXT^3orfl`
zF2ITM^SjXG)n+jIYsUH<ZW6{)eGd0;F`CfimCB<J(DXUn&#)+;!##oh@HyOrSd_)#
z=4F}E<W(GQGRvXKOFu^)BT7wPno5&*5sS7s+?h=NMI7!o&@`pVt2o?hynPP$CbrDy
zaG%P;d=57o22EZLmT2;R3UAtRD3O~Q)BzZ3%ArD&muj%o<RuL|`XuxE9B%${LX%ep
z7kN1AvW`a%YVxL|Q=-Xhakx{HINYf|hdaz>-W%buNHRaUqR`~kW<ry9DMAAU2~A#I
zb8hrcY?sgBet<>!9PYbVl+WP~a<F|4_hH;|$sBHI^6H8bn!LIL2~A#IZ&{RUGoZ=a
z7ni{SX!4S23Qb;q{oK;z)kRH?4r8l)4mZ~=LX-Ce)!&3BFXt;Yd8u~^P2Or$0Ik?)
z3wNo{;qGAUSK@H<YuH+oS8=$x$efzIx<lZ~vQZX?`(thAT%fuXj&ar?KEdJULm_JN
z>ioVYui<dt%6N;z{e9XNhnp)OsL8AIkBeQ$c#FeLPBt}p^{J#h_6X~@INVB9+v0F@
zQ9d<!DbyJ#m=SZC-{No|!Tc77dnnUe9Bv+0)a2!1r8IfJ#Q>Yb9ppZ?Iou?QQj>QI
zhRCBP?<)-WW^=d~vfGBk{W9i&(&SYfZgnoPINV&~Kuun~hk~&=%=&p8Zd^8MO<vNr
zW4~uoi^Dw%6;YE{bGlPvHMGIup05viCykyY4tJ{IaBpK$i^F{wZHvP_o2|4s+{N5W
z7Ki&5?stpBeG;2yakwj(-r{hd#dwRuJ)Q9uhdau6i^KhQw#VjhPiBK`4)-diusPiI
zY?964KA-c(=5Q}y3Y)`y5XL9f=5Qav0Gq>I#CCl>4mUM<*WvJqJ<Bdw9PU4}2VaWA
zO-){&3HtJ^Lrq@p+`bf+peFBp#5ifZs-X0)`rYw0c^M?yyF4Z0x8-$&K;0V2^V}3X
z<Lh}Qf)SDde<(-+?6hy8_<WeEEO4#U*kYf<y^*HP;pU@oT#uDwoco`FNX_A<ChuC5
zGT?RuofhwpSSNl8>UHCfqaP^uHAGO8_ei9IChuIBkt7Z`-wjZuw^OyyW^ex*F^0Xp
z1hI5({)Y@5n?;6kAp+vq@~Mjg<~G^aeDroW!+wOCgt`4b>_1{F;QI|>Zu8L=A9oq%
zHp}aP%|}#7v|CNy{rqFCbF1jD<1k>k+2G8kr~9h8-xU5a_W##lA9Ds^?sC&CUd}%F
zdAph9cu@yRE`dq*R(e-wJBpyaM-%uk4ZPMsCp~%E2zJuLd5)NrPI`*95$>diCpC~|
z#{<fh_b9@V*gR)tKz&^P+u8_r(o>@iUl10yaxB4h<`7IzcG1*zacH<fq|l9?&%_lv
zA7L6c&uMWx>EX{4$|JDekkdk5u4%&FNagBE)Y$5gX?CrVX%1K;)9k5{IS>_jPIIu6
zo-x?4Yy6R!U5*evGAM~2Ju)cCGz*zMo`#g;z;h08w;IQxv7K%I4T(J`AOF83&vieC
z^*_a7P38{U1OYthQH<7INUPYLnz%*MDt-b<_0qlsX%(Shq-fGArivl0B3MYP_#v{W
zvG_&b4QbU&cga|7C1Vu?O`)lhnwmc?M1p32A!rWVvjwIqDV~EAF?4>Mq*t$~D8URZ
zA_121s-*Oiug3`uxTJ$xv?uVl)`DhaXn_`cPgA;*X=}SM^1dRaQ}MKRC2Q^ToJ~WI
zHLNp>8AYb7X5RhZ5z9?t{~9VAklz;fxpbOA$nhx|LvETOj0usq3k7qxa=1xPf%h44
z+`T4&s`H&;Whyf5ekt9hO_)S-D18MfU9uP<Q*1M&4Vzpu*)4i8snnX<t4YgAv`rx_
zE9xbtwpttERBB4-ycta^mO19YUsl(Kb81~B%J-X|pztnR-c$pzWvf9Jf7f(WlV&wb
zR%n}=k`03OYQ=)K`KJl`X=Q?Y>2qj(x^#jNZIeRLLX^303gz-z)aH1SCt@700Vj0J
zS|2>qJ1YR9+yp*(_=afX@|~COaB*Te4;SUO^Bg=8u$-sfF8TqU`r@f=b5wlisV|P&
zcJl3#2bQMoJoOgO5AkpV#0!1ie{)QI?ORO^P^YY94rj?|q~rC}m(iN#%>g+=;{*>A
zoGds;kSaw?S0z{{*ebYIaGl_Vf*S=l3*IDnpWrsZX9V|iHuX5~=WOb6*w5M2<8U>|
z4LtsC6?{l=U*l}vm8SdgAQ7kBhXo%a;z_LHZla$?TlQrM-$_Kc(U$#_gnuaEMqAe7
zyM2@sCL+Djn2kyJV8Md~aoS1Zp7AWscJXXYEEEKNL)jw)M+x!)E7Mg9E)_gpaHXKq
z;zqht#Xeo|JVAB7M7-fXUM1nz3Em)ho8X;-KNVExQRIJI>?Z}E7yOMNAO5nve-Zpx
z@H4@#9LEFj1H|+P3YG|t7TgmD(r_OaOZpB$qcMA)*cS?J61+-~(jlz>2Ene{vfCv5
z5y9<(PYXUT_#4631%EHd_rEM(y(R>z-%tGXoBfYrQSrQ5V7d}M(E{?f`73L`V##A$
zQSv?2ex4skT3_!F2V=u2jt`lXD-|?=-KN|y{HLG$jgIMfy<{Bs8{K4VCJ${MXXI}i
zXX45cfYXOVq-*PoXUy2&J>dtar=M)sY-}bEyv{FC7I{C$8E*{&jGu9j<D3-495T+t
z9fttB-fQESgGk4ESs(jB<oU$pf!BF5({bYTh%<4Gu<i2h%-3_8<>8c>C~rOdCJ(&M
zyC{!y-#8Q3fdIR_N3HUB&NS`26n>KjUguMkN0x|jChlSc*yTNk^4LGNuNyW~-Zk(u
zPcb&Szu~gE-t27HjN^8*ph;KNd-wc3UU!-{!0Wt(beu!Rv0l2nu-WZ<#p*AbkZ9j8
z;Kv+o1}GQolU$yui)amlQ;c+R1olEW?@L%O$DMVWIS;Qh8}koUC!8sddF*uWA`!2h
zjWg*+l$2;`*0^>hqsNRaE<JcuF+z(~kp5p%Ts&qBh<hc)qf17r@ICYQh73}*CHQ;2
zv0~tFTaT!Cx+3UwY(1yqyA_v(hwq3&#ptZwPCP!Js;wUkJU2ufQss6Dsjmuj3E5KR
zbqNWUzEhPo`ud44K2z!(=H4^e8#KM5UwQtHuBA_^a1YI`a)$TZ(Y2OI6$`7};gKC(
z>zY)tsVYNhz5eZip1d|tT@!vFzqdTyjI4!S_<{Uw0?jQA`x2bM0~Dm@Aul+A<az|!
zQ7SlrOHc%Oe~QBu4k@-@S56?=Dgi3h8BX9ISz2+<LS_vIFF>JzO8f&4@D2opg7@Hm
z${R@J2L6G(-~k?mkU$7UfCor_Dwlha2iO5a@c_9FF0u%r-~qmXK#U6fH)Jzh^8kCo
zm(KLU13VOV^kvin9^i=xCL`@ztm4Md8_Enifg>6HV~<$_XR*Lr`(BSY@&J!T7zQW@
zIWp-F%!e<vml}|)%aE2lz?WGE1dPZ7q#t#3$7i`xN1Bg2M;}8C-~s9egrgnE2p*s|
zGon9Z){%X+X?TFIse;G@Y==*Mvi{HTsJ`LAdk{sC2gvps9-!%8Z<cq6e8oH%<pl<K
zfTnWwY40*IGoqU@n&1IS<<T=}ju$g0`WTBkOw8OUzxM$ipiZ0@?TgbIc!1iBJ3V;G
zqIiJMu~mxnF+Gibjygt^JV2U?2RMaAAE`P9I}lAp1bBcAD8nmQkB@85gYQiQsxA+3
zdfb4fDIQ=kJbJv3>p?$DKbtM9OwmmVMw?k!b!3c+4M*89@Blej!UJT%X%&d(CN+eD
zGhl!RcnAt350J#P=%dWLsyqFxh(8_R0ZK*KJ!J^UT7(?r0rG?7!UL2H)N%z6P|{P&
z6+A#~g`+%Z!2_IxBFF>$DTgFk%Qf|<@}2tx4^ZdLjlRuxJ)%Y_P>>f@te>Cv<Jac{
z1@Y*~XfAkwP=JP67-hS_1AJYXL!zU(<DQ6orp#g8u>jiv5AaCU#RLyfcObz7)b*A{
zxn>7EKo6Ik<N;C?5IjJB72V<i>Y^q`3)#WnN`GfWC(wL3?LpPw1P_p(ktPpt1>5|3
zhFX*a9$+=w{AM>E!GVIsQLgy}4^TH_iG22*S^dwn_gsLq=KIzC5S7XJUQeSS%>(4<
z#G(iz4^Wrn#1sJ)JV5>B^<a#PQo;MnkuR~wxR{kZKy7ElPG`Ho1JwC_9w5KSO)b}}
z84n(yjxUa#Pa8bIM^$`j>~?kpJU|^kF1C^J-~o~b6euW*9mRO?0QIS)Ja#AR2M<uE
zpB$UT5eE-Y$4`m<h3UZqd`0D-5#!V*4^XF{9Xpsdcz_%n409}(^??V-Pl|(Y8RKz9
z9v}}T#RD9{0Pp}=kXP_zAoejw3_L)79^5N<B@|N}RPX@#iF(BY<U%d-07*^q3f>Lj
zxZsq_aoLEw(O_#QDU;zyv;_G=!A(ez<8DU?C#aQ_L1uqGq7pG5r>&m|`QJf+Vu5oO
zs)HG)4<48NaJif@Q;%S`!2|3-?{asbM~Vm7gcLD#?gkH#29EKVQVRzUP>*0RHi22e
z1C$wo8rktskj3Zn+NxVBv|R6FQT(zId4M!nR6d6eJV0%y#EzofRm+v1Z<l8G-a#H<
zHw<I!7A6G`umcsas3O|n0qXr2j49e3cz{eCC<w<6z$lOh$e#%u^D!>ICJ#{eVoHo$
zW%2-9RC%*wWlRqq;7O{f3uEn!2M<smaP_eXj0X=;+s(00IW52g)b^U#pV%Jo0Q;+b
z-r>f$N}D{uA{B6s8>?dq@BrBYuVAwq`!<^d9w3YG3a$mipYsMhKpk+C8=J}$-~sA@
zJKfkp$V(oe4!GZq9l`+c0Cm8lZmb{M4IZGb1+?w7V^JzwrN*?kw%I6Ur)qn=v13l}
z56A;-KtPNO$;ktx!7=|mdjKBbiOOE%r17LkLlxD}N$Wsscp!=0=L7NpZ$Us`o^{9r
z<j(CI;aGwP$Xa#%51LFq50F85E>8n$c4LBVhd&hLfiC<&_7NeZ{A!k98s}gd?vGRh
zz}Nej)q)4eGoS1BBh`;QKq{%bt``ixiw@v=Y$V3He+vSA9$*bh8L$~ar^S0A*6;w;
zx4WEvFCc<Ez%fV#9^fRH<N=<IgqbT5ma0U(FL%2Sfe{Lxs{WsW{{x|xg)FD0pch!J
z#(!{b{)?!?JuT}ZB;hR(Z)x&}GpwU0NrcN_^CB?+Qq<(G>v0ME4vP3IK=T04P+><R
zY$7(z16-fU@_qul6B{z@=K<meP_g_%KFco_-6wc}mrlgR7EYjAob%xHsYWcc05YDG
z`b@XN3T?&FK+4?{al|Rdscd+Fm>cxx5;+s$j{}liE-Vnw2u!lKoIsuJD1!FRBOHj$
zbJ{hfjlW1R!kzSxzy>2jG1-=A!<Ox|1S}V>Li9x{$(mp%JzKO9R+^RfYa^o*XgdhK
z(dpLAA+Q|RSwuKRd5<PAKSBwn!@H*rW+8<xZ9yBn8&tk|g!8eXGj1n6*XnQr+Zl4&
zNgbq@RqPFQP*<XMfgZp%S8)Q%kRMW~0c!x;JT-t-Iwsgj&+*ujbWi8{1BjCR0Ypir
zSt$04se>FE+u8QtG18urcivAOY>neFalB46n--5#LVF3Jrp3z}Y8FFgZ!r=LU(vLp
z?th&+s1)-4m&k+bTu47=hrH|<xq~OVP=6e4Q3q#*_^JECY5G(51NX{WNNq?(9BkLb
z!AzexSe76T`sG4WGTM)MEImm-Hk4BGx#7^0bOS+L3+yKk{<{Pp|8?X+pI%8-xFqd3
zCB7!Yg=F}Mek7Irl2t*CoTg~isUlgLQT|M*!BHdD=QC-sLnF|qMD>jH9Q6Fur{s-N
zBt#39PNSvn*aE>nQApeaT`)mf`U-5pB+Wea5&IfPNgI-S*wl_biuB;F4An}lpXa|D
zQzsN7FW6cSxzKoW@d@=w?gkLN)DR?zYl^(5YKT)Q8jPY;NCGKnYDR)@bxQ-aRlh0)
zaBm5R<}4|l^93%Gq+%2O)Kod8*=U3&^+>4sq8h8XX_Z<cQ7dj%Y86pixl%+%B}kK!
zMPkqv{sdDLDuN9wAgXCp5`AUN&s8xr6uSS*TtO`(`t=!uNkl<4Nwfy=zDpV0MHjNr
zy87eA--K?tXQZqTof$mKI~%;g$=%}TgwMsz_&13^m~FLLzp?WJzKNQUz5M2>cZ>O5
z>=CeeU(fOH!Y?#uC@>5wD;0gSvSB2C!^FQ7bX{w~h(3?0Ra*S+J@+m3Ba4Wz$B11n
z_7t(_i2ZG`*NT0**c-*ZO6;4&zEf=8lm08Xjuk8iZ&YRq&J|oF$cHD4Um@5oc!uCP
zf^09-T_gA-!FvS_*YOFl4cGBKu|F0ZfStl}iUbwM2KF?us|1f1TqSsh;AX*F1(hxs
z@+)00AbAQbpI_P`_7kMc0Bx=xB~BAuB*<4#3|}pHw&3>!uNCAYcBXq&@GZgr5e(o7
z7UR1M#sy~yE*7NF3Dd0;yhl)}pdkD$u|E{_f;v4vsK|T+1^J$h_Hsck;ik>cbrJb#
zD582c2YgIyK7D5Rn}U=)pgmmhP{Emk#|kzIo+5aG;P(Y@7JNYPDZ$?fz9;yZU=$Ob
z^>X>Ms$cL>!6OAL1)Bxe2^Qi!%6uh)hY8LStQ0(1aD(6#f;S32FZh<=M}ncSF2ASX
zAi>dshYQXVtP^Y(JWKF0!7YOK3T_vCS@2!K&jhF9`7QgmNN}Uz4+OUfrl;w2eFP5@
z94R<faGKz3!TExV1#1Oc1lJ2*EqFZ<`|d_TF2p7$k)P6HJGY7bh@jG~MEJ8}8}8#P
zlKyQ8H{8b$B>WQzH{8ce@)l5!;XLAWqS}G!s}Rrs6!OUv+s6k(#5}=b!BW9*2_7c6
zOz;Fj_38up`8<f_@bMRMo!|z+?+9Kdc%|UAf?EV{7u+g%zu-fHzYtXCPt^0A*e?mb
zCis>hf85xfpkTUSreH6@K7s=U2MG=nq|O%0;lpv_9Kl6`d_lr+zJ4Rt3$7F-<$&QQ
z3w8*0<v#L3JJa1QsLtE49~S!w!Cwg)9Y@NBFyC8(e-KpXdxZa0?9T*Uo`(@m-5g?u
zU{Ar`f@<|H;tvoTrxT^$Xyy-0mEX)Seh!i4<uJUPKfk`N4x+xi*w-17cyEPq!7fPR
zD#A=S44-lX@t^7Nv!)!6N82%uZZI~S0{57X$930wA4QmP+<$b#u;KLKlw+eS#)+XB
z$m>X^;l}!=VKZ%j*ZCW^-Z=LdXW}XlV3)TU<;5{SSRUt+DQ`afCJ($$cbuqp$EB?A
zk}eB#Y^)hHD{cw=cD)Y`1dk5sSTDm(y{oM}@H$6eV#nzbXWG;X+b%DwP;>QI9=mPI
z<N40yf!A4v^6-~%ChjbR*yY8o^6)c|DDNuxO&%7q8ikSEWt@rIgaEs|VwA`I#P(%k
zGws^~Kl2o0qie?v4Ry?nV;r}i2%2=y_TD|0@*znFP;Le|jpK{~WW97ekK64VXZ4r&
zRHl7T!H+rL3{Y-8%Hy0g&h(dP4TEzV(v>4HhH%_&sPZsWs!nqZ!E`>r0m$Dn<4k$X
zW2c*f_WjNz0-AIqN=A*1TW*hB%F@xrnq9ePF6I6DAWz~_ez5h`iUk!%RvccjbL%DH
zGj2PhVnc;{@#PiHL92H3cTR=ATGZK8arMA>{Vx@#(ixbVM{XrPWcJJ}J3ozggbr3V
z!ybv9H!-kdQpMx3h2>Wd98&emP*uH3YvuX*7v`x)p3S@Dx$X<|Y(bu#yX0B3^V5Oj
z@-z?Bw9R>D&CW>`zl<#^cgO#sDyuYWv{UrmXQo&5b+4Fw<z%nWy)v(S-i~9?+uTHN
zL(<#jJJ{EuUHUp^$}eM6%8#ya%W|unVPjR^g}dZEYPWd@OI~nAhxJi8HzjfgrPi@3
z=fEzt=1R^@Ro-o7icfk?#g8jKcwifP97$ns6FuH>*4yrQ@L5$~ogIDNKKt!$aVKS=
z`ae+pAE*9*SN*?9{eSH3hbpl4^0WasN9toB=)QqDnnB6Iv*DR-O<Z~d!Qc)|;DDR*
zEKa=vH@tul2px-~E)Ym1CBx&5t~WDxp-LX&ZIVZ_i8rgay3`A%hH3FO%3GGJR<MLa
z6!{B;Q+W>=42Jk5G7wBHV?p>zq!S#LJ%j$Os5)4jQ%OI++8rF1t*#owL9zn93j7P@
z_kIS^p&)OEQ^;d<y-b{yQigS7gS^KW+@k!cidqB;>m>*a2UD)cyue{js#VICjE@i)
zISVDG+>p(1Cv7bLmBN?K^rWz+{4m0WDAC99FXg(_^AQYQO7sb|Eak>f0HJ|`pyU06
z1^(D$R&Ox<xAy%xl9IxzuHoG9Uy&n|evjIr;a+N>vR+1_-0+C--w_ezU2wQ0n|{<m
z3Tt?z)EJDuf@X$CYPG3?aCEIQb98$$qWolScw}E~Dhg|OR62Jz2yqywjVLnh9Q@+~
z0o6BnKSL3P;j!WC5ElI|3phAp`nMBl!-t3&RGh=`x5NxbKVjlBF*Blr*_K1a%!+QN
zIbO`1=nq-cVPfV+H#2X!n0e6%6HgEm6juKFgx&D8FmL^%Phj7Mr>CjM02uYLG-pI;
zDhexkap5CX#}tKi8YV&bD6!XrgVu(+Jq)+%GAOL`P}@ar_}DNX9O&^ru7`SvfYNVe
z%PLd!5Co%7vnAD$c}NL%S5!5urauQuD6A|vjiRXBq=rzCk03x{J)KPpw}(k+inici
zcvW}xl?+rAU^7>nim-b)>$1oQst<1slQ={QYxu4nl7SS~@ZDx6kir_iN33v^kHo_F
zM#ck3VZE7E-6y7&vJC&Udm}<AWjU3J@0Yx}(PwEsqDF}n)>fK7?{_<zM+z%x+2LRG
zdqtUr(G_g<_Nbf6*dfs}R`f(9Pnnv+8h%<T(iGP4ucQN-!W!No^_E4?WKqv{&sTZN
zqrGT8*L|ciCv~q}UgLycl%gg_-)A#^D|u%`=W#E+oW@_<K*8*22V-CDQG!7ug;m|8
zyq=-%r$Avno;`ZA8;@X8SjkBVza^866jttQX6>o|aklj2qp_Y0$9^e8R3@W({TKcX
z35KfzVUA9$mgR!NDu+vqblWf}tQ%Dqf-w?oVdrQ&9BX66ps;E?BX%P@0Sc?mpB1Cd
zefao5_$gfUkit5Y=|N%D@x`%6P<<E_);CmqX>1bf1BF$`kBj|;HYltgsra(k&FDlJ
z6jpsIDUStNJ}9g@{p8rQv_WCj@l#@Jm>(3@PgMRHvFA9dps?!nvtzSZKPapm98y^M
z9hNXCtXow2g)tsiVNh6kC@BhSe-;P|D~}OHVI>DG3<_&BjRByrlIRu&g_Vz#6or-a
z$1o_Yy;TZDVdbHqchU<O5NjtXla0ep;xo)pkfhce_YVl+1htYf$n4M8RU+o&wDl7q
ze<}jh*`Kpe9n3g=@VK04Y*6eD<FJ9k+KJBOo{Pq1gbUp8caTDngu|e)(g=XKIFQ`~
zg;kGWFh(YP7!+2S5vY+J4+U9#?x*NNw=gKIzhO~xxbs0_rNN?3XI4;HwVe_>g++tH
zdN^8#L*7ZF=MP9M&F;M;3<~RT?3!2}ivop}zh*3I3$ud4s`q0sHi#Vpg_Vg(VZDd@
z02EgKOpwCLlOL8iWa?f_i7jM#ps=2)%A2jop<z&1)pI{kng77@Kw;GfTz!n+(+PvZ
zs_o`jKjaI8!m8~xF+L{^gTi_!>c<(}jqwHoEXS;wDgYGLW|ja7D_h`^!g?Z8fWpcm
z6ooaDZ3Kl?2Y|wQ9~%J*s}2B#^=hU7g;fWD!uk?ZfWoQ+Kw<6Ac7VdFYaxa8WE9U<
zsWAnGl{OotY*1KfA8Tw<Si_*Oo`ZncM~Df7!b*c<elo`l6xL1328ESpbsDNDP*}Nh
zcp!=0=YudPtWP1JFV8w*P*}Nh`~HG$1cjBg>iU0YGJ(Qci(1@JkU@DaPXlUpV}ktw
zen?iLQF$&8K65N&!ygK|_@Bl(I20b$08m)@G$;%TE6;qOuwKB5L1E>uuj>ZF!7%FT
ze<7@p%l#EG8kRRA;c4-U&^;%P&2i%uoJUT-_YoBFH7x%h(giMbv#&s!)GL@|qnmvP
zjTcaJ036n#FfxCrT6nJde;fV}boqG#w^I{Y^Wdj*Q!_wPT!tdu%{_mLWD^m{d&+!L
zWZfTh--@uGz&@K{IZSs=kL%$tKmh}=74%`cYgO2BuqR^EWY+6)SRStxGq4qcRN-#P
zW~=zi*azDn);$AdDd*ms$?x<W&<la&j^BjM8O$UdjOV}evAGXqe%~Z}97(vuM<=@z
z9*6%P!sh-g^HG!RbtKuzWU9h<;L$w5pJ%>plKcbF6oz$%u)=W|M|IQg{vlJfXBc)F
z`RUlv>YdEhf&MN>);n;G6X*;?$oNH_yJhPZI_c@-(>**o@sb5RgA#)$2cb+PnwpIZ
z-)vAr%g}^WNh_av564`ka|z0*i)0aDz$ykQrl9Li&1QJ|Kxb<92y`kVJ1KqCPEX~`
zZmbZK<N&0{#Zy8@Q_Am-^!)C;Dxc|lBsjQ|BD<$E7|qP->GEs!th;AOm9-DEb=iyj
zuff+H)Xy!+p5xv#F@0Xj!t_Py3)H?kAmo%7=I`J{itcU?*H1Gf5pHr~rWHZlRFj@L
z#BuB{$m^=zB9nr1PTi9lelT_j>{D`xd>#XTA(00={5;$2#vOn#Fop?fnE0-93;}0x
zN0Wz@4<#Ui7eXv-7glkiSROf+>tgB{UExuL8Q3ED{@_VYUYnEONwWi6dLpPG*vSAM
z)>dG+lL0)Et-y><27HhlnAMquHt>LUoo^HPPQi2520Q7Qt&G-SCq3$JhcWc<ZV$=A
zo%C!_Mr*i}o?A=|J$z$;WEq_tq~BsoY7YZmPY%rL<V%9TB?pE(8SoEm)>zQwcv~d~
zI~kCM4V@wILPK?i9_|>`WQ;(P)8jpdpl8B&=O)Fws0l^Fv0(aCbT0nKX*x#}{-(V1
z34h1tIjh`Gdi0!`&taZ|4a{Z2G;AOxLyZ-l^*Wru;S4!#q*T+Z-ncj=YWUt%spb<X
z7NIJjhkbUP`2=<o6`0;8ld%Krfoi+<NH@?#+v&kjvwbnb(Z*mWJr`*stoYTBY9phQ
zo=>%r)kzN@S+E6w9?E+RK~Jia^rT|HJm(}mb@T)|Nl%b>R7_h|Cq0}8D9KC*G$bQ2
z4OFYl1b`7v?06I$?DTg%YB7U>m|ZyZXz<><QY7UiJI)2_%3XOEOavT(E$n>c4E-o|
zXntostP@n^Y{Dw#T|hVqo1g9~Se+_zHsMC)T|l@Mo1bn6tY=l^Y{E|ET|jsP8`7l?
z{m4bV`4}+1DMb4SManymFbbP4FNAc*!Kzk~vkAv5?>s^iHb31aSXZjZ*@SDAcP`-u
zY&u;K<?+z|wTfIocs>!yMsfG)3A(_ap!3W=!Tv=T#PQ@dA6tqu`;y>M{2YUE9q??x
zwrdPebG#egHAbKQc(yZf=4@kZL|KmKzH)3PmM1x0g&Uh^v%4(YWX*#IM;)BsV4g*c
z>kp4PlP@%ZK%R^Lip{jjM6n%{v9bORY^?V_Y__w@=ch?Lhj&_Ea&bbk+U|ap<NwrB
z1w~U+Z;&h7nkw-{bG<r&3}X=_#=hJ|=oohhzR)pdng|`kmk>IJKOuCCNnwPJ5iI4V
zU=D>`C!}Vlca2${5Q_8+dAVGo&`x>d^ra!!Ymdk2r8aRsmlXs9p<&)%ys~&%klMuF
z_fB?0VXQ;QTNDZpK)}FIUW!{(2HyyTcMoMAiX8n@ytllfP^f2UIFb$<7|JgT4U5N7
zLfE?;1w{KJeZDSdx?K)}QLa_YYoAxl_rFvzzx%vme(;6Ggr|k_sMtJEw`qj#+HdT_
z%0l^Z^bK80_ijHq9*TM`%;9y5r?~M@#5*=#M49Ko(-JbzX0^s(-T!4>`j7Fj`oGn#
z%OA$5_X{*U-AiYM?W#g}BPrf;?xfKyIo@R#A^b}ejUJ>^kNRI+Al8<I^1PXCp)i`a
zr;(L0#dO(aOi@VIG;d8=xi_q=tPIb+v0BB@zSlH0*I}7L@*0OEI(ubH={OuzK1)Br
zZ&x&SvpU19f1qBmW<6`Y*h-(aURMojdXo0>SCq+4tVb}?v`RYJtjrL7<b7T=o2+py
zUMnjhd}(M#$qJR)rgpr;(^MPv-=~~6asi4ZoU7IhfDCLz&2_PO!R4=uN#3_f%P}ft
z8G@$C>s1P77RllPvx3D}ORrtt&|JB4%qTgB?{ZS72=JIvs#~*5t#!4IN-Rq`)anR-
zRfAR;-eq}=C=FLOkA{Bs>RK+IK^n7M#$F*|X&0-aeXU>2%C@G}wI)+yaSBGX_5{_u
z)wT5)%%&RDQM<gUm8(r!mo#9FPXii{9~6%Dvg*dhYIUf<XN{^lP-?1~$zL;~m6I#A
z7INZv)a!)0sLSj135mrVdtR>6<#$s`_jQlum^9<A<%}&|WwTsG?UlwRu46JgO3f9s
zbV(NF7zu7YY>vOkMXet4mq=A|ITg<&_~EW@t4669)f$Z3E*j7NQl7-fXpLvJvZbw|
zu}&`-(vr_uXH>U3u{sIY2W!+M^+lb{x+`2pNT1aj8JYP>lio<wuTcA1mK!C`Y1S74
z)EcfzS%@TSxDqAFO!JS}B#~>af~{Bm*uvC}{vML$Wtdr*m?u;&uWrROYpk&+safQ+
zbVYT`vex9~Z0f2;c0{64Y8ob_xYY*^%#PH{w<_%gETW^0+|6~h4NDv9mKfFkh7}YU
zH*2pF3*PGLaC+ytMb;*n<UBr<sJK~@mQdYRi|(8wCQUjdK7^<1xlK*WTjNWcTH+I0
z8smq{>e=}0mZsXe*4Cz$*7&&LBa2JMB^J^SjgKoDSyZA{*OrVd85JMWQn$Pg2inm1
zF<4(aeBAIFG^n;d-cq-!p|zoDMSSF#vBhIckKJWm%Mk0vf%gp)y5+1-tZF&DTj4p8
zbHf`_&r6xut@s<Ywk5}EH}9=tuyfUwD<g1GYq@XYS{G2j5-tnA!3j%0dmPinp47#j
z4V$-p+-HfkFkMc6SPWB$scEl)Nf@<_&CB@fqu0tT)kmfnBbTq;^#==e4a3HDGJMjJ
zhKIeAiP#ZSh!8@oA|jqoI2gZ%i1?F<h~Fsje6qp#n<V}=iGN(;cS!tBBJ#gUME*YL
zFw5tY4CXH;BEFP}`1umgCm4)hF7eG0f04xV$pz!Dm-rhco{uM39^V78Jl+tIpPoU)
z3kdS=h=@`MnxPXw<RBu5kQ^Vzj}kmYaDpJmiSaW9j}fdATp`#hxK8jK!Ak|N6#S9k
zPXvD^_?X~Jg0BkxQIO9S*p3YJlb9<wUT~(M;)x@^LG056&lUWh;5CBV1fLfConUv&
zQP$I6kUB54%LJzjep|3XkT2YrPOaMkUMlwWf@<9k!j<?Skh}t>e?u^cyJFfs1o?qS
z+I*)*JWP<vW3*2a+#tAF@I}Gj3kGp|Vft*re8CdIa=}@G=LudR$oJgL&v&ZC7X;rD
z<mZtY?%_6_c&OkE!Nr2h1y2?{U+^kHz5-<a`vspAd`0kG!A}J<FyWb=@9l|vZAUB<
zoFTYauu<?-!3za93r<Sa`DY6rC%8iJRKY6+ZxFm!@Rx!g3I@Zvyd1$o!BWA=f^!9z
z2(}5X7u+a#o#0)9zYu&$@DGB27fi>wK#h-Jz2F+bp9nrA_^RN6X*%D*f@-}E#&wq1
zlwM-F^@1w|+XPP%+#q<F;I)EkT@La;K^yz>SAuGN4*b89bng(cy({=<3I9}Vyem=h
zAtK7l5<5qboOy;9iakVdoM4&YbirAI3yEmgu|%9N8zp?D;7JnSA-G;}qr`6#yhg%*
zB=}>&pGy2TL24VbzNd+(?^OwZUGQCr|Fgt@CgCp9a(u!>^plR|;BZukV1@j>W_Yfk
zdd3U8Q0yUs69p>-)p;N3juM;Cds)t6!KH%73$7Gw7gXnYq`zBiKG|mehXqMXrTx6%
z?*;!T_=(^@1^E_+>2n16T7dRYLH@qd=I<-<P{9d;d^g4LBL$T-9qePoULsg8*mZr;
zsS<v=VAu6Un<bp@6j%?*xx{+~w+pJ@8-%Oh8{lga&X)^J|5w4!1kHLPz6WBwT2~4r
zCxiB2!6HF&BN<M92C+s^{Z7Gd6uV7O{ca(Ao!Dmzo-cTjAQfa;-j#ya3T_c3C6w_$
z5qwbaVZrT!PYXUT_#4631%EI2p5UJa|0ejUp!!`zeWm=J1M-W|MD;rf<fo!(Qzw<E
z$f>|ZV%G>R6>Ji06;zU<NPnu>X9}Jxs6IW8_)Enm(T(-|Q1B+f+XU|wB$b@$9u<6C
z@EO791z#0>U67yTX1+fO{!NflhYSz#cNj>PFp<O?B0mgGTqLNd>9CiGT`#ywkZftD
zUnh8`Af-VWevu%hLup?lc!S{0f_Dn4>j$J$>wbaTCHxsdwGJ5JByF?2or2`D(*BF!
z$AY9{Gn}7`Cx!)k36i43aIy-Cg9L{O77LCSoG3U|aHb%?9?bj;1(ymQFSt^$UGNOS
zvjx8+c(LH+g5MV;?TO{zAxM4`ZFSuPd|hm=Az(OJOGG>wR@hCjhoHLtL42{;>N*H^
zx!CG@2=;8T0S?#qo8JeRs$2}OLPRMvzaw3LKjIQ!C|E35DmYHCOt4&VvfymNxq_u~
zT;rC;34lRv>ig>J8|@oRXP;l-*cao1p9FQE2T=F5MB^}g$_>PSro(ALIqnbJF^+C9
zHtyp+rQ?3>S}*V8jpKZw8-@*+kWM)^x|{<vKc^S`Ov8=!O~+>10Iym*2xe}=nYbem
zVwV?WgE47Y9_OwpZvp%!54=t*u7y@w?K5!=UDCaYiNAyei8JZyU?<f(Tpv@cm*J+~
zHSn7}@H$iQP$y20I1|?f+b*vZH{7UN^#hl3iSo{a-{gVUsYiKL^oTQYXT!G3n~d^0
z5XSc5wmwnb_u)5r;B_8Hd6_u=jWcnVBfu{2QIyC1#PYb1!}RwC_?d_Ef$l|INS@ba
z{1|^HHalHS!S2^L{!G#VlzR#3c&;#x_0m0n&2Hb5*7#*3&b04o_%WB80m|hR>N#m_
zwuz2tO%JCW>G;eA!=t_$$MU#;SSQL$xZ4JSX_Bz~vE_3XJKZa2AD>|uXX+hMGJ0&>
za*6eg2-WKt_5Z}TB1V;#ma6o7Uf+0?-YI)r-{@TIUg8|Ic86Zuc*?9(j{MF*e|_V+
z3bket>l=Tk)*Vh&HpA|j==^r&l-njczgs!wI|GMw`0E?}Jdf=r&k~hq3G&n<k6GX7
z=ed42c^0TV3y^0E@|g9FI?t#0z6IA`cI=#z)V7YDY}>RcZo&U&?@QpMsIKm-rn{$m
zmTrc%2U%<wKvV|V!37-_5fO9*QB-soV1Q8=kYUr9h#J>u;vO}cQ4@C)m$=96i_t{f
zFfNH2jd6*_M5Bo@(J$)%ocqq}t{za)n8bX4>i4TY@4n@}rCwFna_)Txj=x~i3lk?y
zdTnjhh}6hn+iyM=p8t4o{>089?HmKxIUWd$!*6cH&at_jt>VZ%&PA`QgAv5%sspoi
zTpJA9(aLXV>o~Pt`Ti>3FJFGv+Hg=$E4`t;<B)dtj@?wcYrgckYm03ji$>ttuf19}
z`AD;2+|Pb<_B+~s&$8d^?f2nVgSE7941x>z9BGp@9{v?rIRYm$F9z*5*f_q2Nemmu
z@8j|T8^?iw*iD%8vC-92kQ?@ngK^ft-tiWu%s~|F9p?i|;)$_HiH&0XUfow)RPt$N
zP9^NdJ7tC<1slf+EKCAWJlA<=hCv{tz2hu|6PGdKS7-~29uGwr{Q3&2&*BG$j!z+~
zH2!P+Cb_Ic7$XlHhK}>C7!#LUIK^AZqzoO)Xz0ji$ns(65eyxT=C~hnz|fKLLB(kN
zY>!aonN$>{Y3SGpIrBDt3WkoEhtX^pIwlcohK^5D;ngt~jcv{FwLR8BLx*^2{AlJ0
zQ+%dLFdXAsJQzB1gsR@a4-Fk@rJuPOSzzeMFf1gB4IMMQ*De@3W?-`n(HlBu4rS5y
zhK?l6l)%ujG=3gbR-B3-dZw_xq3%bZf`*P)Aue+s732*aGi4O>hK`xvqG-X;G4laa
z^M;O@61F98=$JW-V&2d(!-wO7p=0I}mdzVFW?trCL<}AIS7e5c9Ip&t7{bueo(F4S
z3q)~h8AY1KWY$sMvz#4+T$16!A24)u^4Cj(io;nqYOpTD&~X5oW`>UYAkvNZ!JQb!
zcxSF>%kqYfnHSiS#<Bw}HI=c3&F#&>GDFAGI2BhMf*<axp)|e>0t_8zuxT)Kq>)W#
z1%6=Y$S^CS{cyz4vD6tl&VyzeI%bh7Lq`?(Btyr{{%q!LWp;AbRA#PaRkusb8#>a`
z5{8bMdS=cWI%Zy>cyBpJ35JfD<0#(O>t>8%Nlh-ZC6D9Jdi~bKewii??z(holBokT
zJF}t(%lep@H*|Cr<qaKO2ihAtW{#w)$2)FiW$QApay*{sINHR#p`%kZF>^PYkvDYA
z9M7ZlZ2605D-0bodo%U<PQ2>C0x$D8#TP4=SdV69j%1Hs&hQL|p<|{q>uqo7$f8~C
zhvU%oEBrYH<#5`JLsEiC-LAurGj!zWWDlX<h@oRW2LpzV=UErx+4W3^p`(*i*+W?|
z3>}?ZnZ1Uch!{G4lQIk)e}Ov@oUvJ&tV9hR&!P-N$JZ=<M0Qu!7cq3an=%X?xy}XG
z>fi?t8ald5NnLg%^+yaH`9g+<jxK$2mM=hP=*Sh#N@}KNFXb>s3>|Z<ABK(`92z=a
z#B>-s{=n*+mF0OwLr0!UX6TrsLKr&o95F-3BqLzx*a<b5p(CHEY3R5QhAdX|LLxhf
zI$-G7+j8I&Kxv$(f-`h{76TYLNG9qak(ON=zXKV%gm3b&L182-qx|uF)iSXhr)?n<
z%2y)7uKt{bb~5Ag!GD9@yo}Z@<FLWd@%!jZ^#N#{89JVc99g?|!_bie&hac?Wkd}f
zxd;Uf9W^6RBRgIir~2wz=ru#f=c%fOlLdy36sYR!EDA$MCzodT<jBF$(caeLajJrW
zH<4M*c7~3_aA>l0fEG1$Je)EN9o=z^XZK}?VCcxqG;}<Pt%ji^|0ZbYxF4&I7&@8(
zZp6@W7;2`WW1BT~R`w6n2SZ19!Y#@k&-!5K=;USDe#{R;M<=hz-o*M~=r|tr^NOD3
zh||z<x<$ayk*8php(CH2Xy`~4X6Q)gcQkZ#5ioSTgN=Zpql<u{<3-E?Lq`_@L&s;B
z1BQ++0)~$7F-O$UvEpc`XRB;Xy9Xw-Q6?vyJlD(K(D776Wce|XhK>|?_*!{5Vd!|F
z$!mfNUKA;qs$R~#kSCI4XXy9~MD*ZQhlY+kxIND0Si#VdwYvIW^o6Q}<Y9;mOXG~{
z8S*k<vl|oaO@vG1JkfiGJo)^&z{Lhi<E8km;2a!`fHeSiiJjO37&`LG2Sdk$SuqS9
zcQO$-VoxK`dk%gIhK@&}_?C1BcvS8TbT7zZ55k-|I1G9{fG8R|&Ooj(O#K0kDL>g6
zI;MV(Lglb}ybJ~GHmF>Nj)^OfyEOhy`=zyFpYUfW7@p@09dl?Tw{U;l-1Z#<E#diH
z??JZlh~x{YzFZwG{7%Q)5%(j=Coqn0RKp88-GcBhp^Of|YW~2o-?g{_P|BC?&d{-~
z3-vt@nN!LP9WUw3R#6Mz?FRk%)LgP4(K}@GV*^$-E~Z#ZX+UcuTzM==?8wTt8VC+l
zP;yAZ3_1sr2v~Bc6Oj5(7#KQ3zfx~!nDlmrsbV|BvSK^K@~GV)W`MUdtn_w<>0&#>
zOf*0320J)A!_5YUb){Gi<exS$+|VQt)`d}%z^y7UQwM4-k<V%-$WvvL%mh2}{0hwS
z=>-IxH6TN!(0~L2m2F@qn9vr0zm54E_+OCrO=etv8-P$4n3>>s3(h30!j82%O4=B>
z$_eo{2Ka^rDWz=;@b4T#s*T)`QP$oA2nS$?kz7d|1G7zNEooz5l}}-S3>!17W8i!f
zU?s@FjXs3|5^j*Kw2htTZuK+pmJ?EK?;!BL6XI<QV2IJJnFNlL^@RaC1%z22ffrV5
zBm*2sYYK{Pu(>fZ)4nI58%Hl7vIQl<>GedGXME8XA_3K5W2Lt7<@$Dv3}z7iVZm7h
z=7<Gr!Zrrnv7g0Z-3L1?oCy13hn-s3#=u!Fp1|RgxgUcZFB<K=0CaO@7J=P_BH!C$
zvpzNw8=IkxO)B2pFnkuHz7i-zgR9yYaDCc`ecA#$W-#FZ>}GDq09$WHeZCuJZpVJS
zV=2(Y!23?9%pYmg5pP4Eb*y2@=a03iE*x!G^7;Oo>f#Q57Kv~7d4E)7$G87@#O#LM
z*|n9ybZrqNzA`~R0?#L{uJaWH3;8a9w1FMp{ygKZEy~A-na8n1AAx5f^!byqGWcuR
z*6(bM|IlEUzHQrJoNBQnFJY7gXA*YAUa-+S1QH+8kdLs+f-?!cH7(@30@Br%SWmdo
zg8L9|!|w9YmhS~fJT;@O>1jvKO~?HU({ZLh91$bFo@hOeB{ufMZ8;a=MLXZTa67Wa
zoLlGcfAQz&Co($piCpl&rQ&zO(&bIt?cOqP@yhv4!Db`2f0q%P8-G9U?Z~7<M>><X
zc}rTsp$1)f@FLENf0a#J#BvTd;1LVA3qFg5TcSg(jH~Mma`spo+O@&zD;B${4FAks
zI(McGTWRe6RbirfYyxZWq!uMQe3CVr6~4Zx@Vd`d_y<LWAK8?`iPYdkPuSm;(ikrm
zyRt~bFT94GU_e$0YqVIy6pTSvvm&dM*;+%6R%`uNY_ipwRdhm8Meq2EXsC7?s@QZx
zwNKPW+qCa~x^3Df=zuwz^}2q+Cy!Ilt<BbK8`_#BajnW*aLCrIVaAMc`}|8y&LWlv
zo2}25*20FQdEScJ#>LHzt<5b9bF~W=tZbRL0_G64u(%?&B90b0c^QoO_SR>-eiV2Q
zLq`S$<CeTR+F?USntjb@H%fzT%Ft0P`)@Q(%iEkeYopE9W-DO81;d`^#k6kAACbJ>
z**|Yaw%K@W5$vNdyqk^38W*+>gF$6$!@M;x1cZTDk@46k-qvo{{!)bds4t<3*(chV
z@pgZ+jTs+n@IE!N;UjoNVmjY>7PgpKA4TQP1p%R$F>MM_F<2>m5jJLCV-*4iVaLOt
zJ)&*I=FINvKex?U^AQDWwAPh#H+W`1y@Rm-C+*MrqVueuPv5j38$;{@jujC`VRMzv
zr*5XNQ9Av^F#RH>^J$yuH!J;irN2nT2XK0A`XcSmcEPyOo?)7BA0fYKGk&3PvG54t
z(ZUmj=Lp-|pWUkX`-Kk*pA)_${FBh^5KwPN^po}X5>60K7jitA-Xi?E@SDQ(g_jF|
zDtuhX@nrdKxaJUz-wzxnd7Q9b*dS~XepPsi(0KYNf3@V>gg+PlO8A<v4BswTZ&o-!
zI8r!KX#9BOTPyin!b^p}78+k2`HYVatj6mR>fcH@O1P_VAEEKfk*`hiox+EN&kA1`
z8ZR9AjRy`KkC)4=XK!Jn(D>SjKU(tX!i$C13;##>nDDp4w}oM;)8A3pM>teCPPn(Q
zQMg=qtne)1rNYU0-e<dK3g-!1g~tjn68=zlm+%qcd%`l1IH|9@aBJcA!rg`Y3!8<9
z3r`ZBC%j7dW8p)>=Y($xKN42q8zbxQBU~c<s_<6feM0lsjQrc-OA^cNEcA9~`$%3W
zTq0~09xhxf{Fd+n;g!Ol3)d5IOrH?`iirJ1BI<ubve}&>{I23d{1q~v*_{E)DI<SZ
z#hcw3;(IH8YsJ?J#|p;@>xKIW4<JGxH?|McyoiU-|2D?+6+Y2kQv&-*9w;0yoFugC
zDe@UZ060tWvxN(UhY0!cnEF==e<b9WOUB<N{E6@Z;lskGgwF_H622;YOZblP10mo3
zQ-4ZmcE6CjO71S~D;yx)PDuZ7EYJTrVx4ez;WXjCLcZ{4zInohLUMu`ze4y`;nBjA
zg?4>MzOyBtC%i;RyKU<Ef$(}E|3?{rmyn;HDL*T;{{zVUe`Wle!aob&7k(%l!0R~j
zZ6h2iB+ZBMI|=KAy9=iY_Yuw#+W!m6k%GqZi-qL7P`1zbz^_O?UU;(b4B<J#3xyX8
zz1`R~lKDxUdc7Uk?<Kz>d{_9sFvkBG<R^)USS9Qt>?JfiYNQX8JV-cPI9gaIwEsEe
zpC);4p>h5Yf3W0*LR&`>@#OQd9rO=Rv~?AM-frxhiYFC<>E980yRj=Id%H3637GFM
z!uN$A3ftRzkp#>9J%oLQq+v0>R%mwLkav+hK{!R|?Z#$G-e0&-c&Ko>(A$lDRkF7m
zqt8Ru`)%Q;*^B*H`AF?!x%-75XD{}W(q9#Rn!Ol(3sNs_Ac%d0A7>vnTIo9q@i+a6
z_EP(6Ug8$}3%6gwd%Vr|OBh#fxZK&c6@GE6foDm#jSzb9`Gz2ZVIDtj%*W??zhU~=
z#^*KMiUf5g;j?1Rrr9s?x_J@)v;F4l-3<{@ec$f~TPMsVJTiTv{n9&lv>qL4pV!xn
zaz4zuw#ALW6zKDtPisO%wBC2N2EAGJGM@eAxUIqN%ODu6#4}%x0c}2Q1>~r{uY)ka
zdl2@6-S+yvfv_)wU~o3{F`wUj+6jn=>N_i<4_(jeyAWYthB_{VzPtRvilnu-U-~}u
zv43n|2kgFmSE>x>1Gjm2;c$$f6p&dL_Zx*i-zz!yxg629`F#HaiDAFZ?z3t3OV>pD
zi^uAG`yN3Ub9tH9cP{jCPWsK)MT|_3;HSv97Li%R<8j~gaojn^{@g$?n27n@!hklf
zuOsAWzB|x9e#iHl&$r#s(W7&b?bGd-Mvok2`9Ix$>4~9MTRZ!urzY(+Y0{)KQ}^7o
zc2Z?<`lR!*He2x6NiTdCER%0`pZUVtT;2HN`{b5AkXW?ADrmoHw{lu=Lo8T3Jb3m&
zm70T6S8Pz~e?F$v)hcxnO1)N8%2_0Bvwlo|r7~C3HqWqiFD#2={jtl&Z@d2ZJ_GY>
zoE6rQ`_@M5JLB1-2A=U8R)=`Cz1Am?@&r=6-p3!CF=<4wWq9kvSpPjH^{ShWHRz6y
z*fy1FHMN7yx@c&-HtuU}49Dh{1+^osWWlP*mvk$*wJ$l=O3qmp)^@jY1$!pHYTTH1
z)=+L#`dhh+mi5%yZExLq)WG1^(_cL*SN|$Q!w?!`c1k<hZ*Ti;vEMf2xB`8@4ER65
zyMa#wFIx6XOLr@{-S_H^e15X&6c1kqR?-;sn|?M&5Oz&3V{*s(;|dYmI=d5+VB_=)
zTq<Fivo9d_E1VawaoU$DC5Z!&4>nG(Fl7#+VB^G-6*f-I)G(j%dv!n7qLN9fNhQo#
zKq|?5@^&^(_o3=|mrlIO#HyH_>pX?w!6*oOr}+pc_=pv|gBgc(S&cAgwxd}UZ`ok)
z^d_Q8<L}@%xf@D_F`6>K-ifV>@i7ecP7J5ELMrW@NbE6tr*Y6(J`=rzy%YIR<;OxJ
z?41}NR7}9n-Uyk8aoIZ^4mtB{{J`GnT%?1<oOuh)hP~64h&6jBdLn?m6N|>^bpiHH
zFCr`Lo$R3~O!Yu)g5lT?5Q4qau}H6CCfYk?p)W&s5U_V*7<I_r$<-Lo{1(lGy^|AD
znbjtCabjg=UltwK!-;-jw_c`*_D+28s<;$CWY)`jdeuLmg7!{7L0pE9BCvOI3W5wd
zUa)s^Vmw3F;IMacVk(nk4|bARnV|(7?44A3=0b`)OYD-lie-0^Se?0v71c@XnMpG9
zIElHS6aTu*-igmN&Y)?Ja(lkPsFQ#Vdnbxy$7epEyk|K(2Dv1|^~z!I<Yd}AosJYX
z*18OPr|GE8?41@<yN&n3ofzgZ{V7}4Q0n{qBwNy0=FD#L_D&ou**j5j1y^0-t{O_?
zCqjU|)6r}i?453gnE5t-VDH2*D=K9(SNn=^cqVWv><P`ZciIjmW$&Z{vUgI$w6L2$
z7P5D;6BYJOzhG6jmpL(S?_`d$3ieK}Y;}h3Ct&ZyQKG#QUnj%f=@B%K_D*I}_p@H_
znb<GGmw2#u>YZfjz)T}6da!JJ6Z7^?uA;oXlj}g<-pSRwQ|2V9dc3187hhAC*@EH|
z9c|V4n!LS}Q#CR37tWApbmmRXTu$-X^7qkJ+B@;l3-(U50inH9$YFo6@;K|!tPEe|
zz}|^xFzuZtv7%Qr*|@M98^oer?T6#g^-TUS9>-;WBqf;C?Roq-dnb-g-rmV|2sRBI
z4A?teZ=(^<-p6`j@8slEb`2|ry_1tGvv+f<!QRQ0ugdbp0PUS#$DIr9oobmM3%j}W
zA=#gxdfGb$c)3<mGa|c)^}*iBrH{$dQ3~yyXwX1=ClUf_@8m8eby?o@)85JDpO~e^
zAnl!8`sD0|EDw7p8bQ$BiDs&_cXIjborw+Xoj5qOcY1>9uy?W-m{`z@=N0Xpcq*B_
z(*!Dny%Wz7vv=Bt5wLfni!HNvYGapR@3a_0X7)~esHVNsD9d5?PCOOdLHY{@Byx~U
zWaDs<E<&41<4+(%m#`FJPS8kJM)~9Uk!4~zPTN8zl<$WKyZUn$+R2Q|#{}eT@G@F=
zAcqb1PIsU))hD8HX76-0a%AmV0(&P4ILEU&b`J}?xe<(K4`lyg@1z-l8rkvEIMr8I
zL$BF8y-QX5^5DbXi2_w!&Z4k)a&l?*NUDat6Tk9tVYdnfN^#$>W;=VQDVR#x993aq
zH~#yXDi(#klRJ*_>^OD^_D;-9dnbNypuH3SCTQ<uc5twFa=n<Gr9(L`>~^~8tIv9S
zr(3M4v$7dB74}Z<gj<xok@dme$;kzKCnvAT{+{*0-su3;&ntS~-supFfW6aFYQVy7
zY=JH8wiW@}J5hz%JB?tSuy=A1uy^_mI|X|u7Xf>xdzl0FPA&rWPG+wQdnXqGd#9dk
z2kf0(E%>*qI1lRCDjQSSJ5gq%OoqJ^<s-c8?VT<~MAl4&VedqNW4@MS279NQOoqJ^
zFNzdQ73`gOaCjm~cJ@xMBccbdI<$A<!R^71K(u#at*-v}eIeL8EkrG_cVd+6nt0v9
z1fxY0EC(?rJwu*+{#+Ph@iZ>1;2fNUfHeU2PISLTdnamuz0=9881_!|3S<krRidum
z--MJ1dFRN5-RS9V%WIMGs2r{1gB<oC%+2LI3VQt!QM7kD6uDsU^mi03KQ6ST)KX8O
zG8#YKfC8!4DR_IQdyu;{ewqC~jNd-t15g)!pJz0_=_1T6q;tBy^ym~`+La$NMj?_9
zkA26py_Z$}0&$l^CfU1hC+54n)1wGK1~vC#uQ7x9D=m(WcxbQY?47RaLVbJ*%j>n-
zJN=+DTQwD0_)RZj?_~F@d3z^Hd3z^TR<L(k2PtpwL;>4odnddN`2Tr9wJ+Y@iKhpw
zVRAOVHu&kwNf*=;2ICY6gIR>%VRxoX3{^q{5(rfGF*Z)P2=GFXprsQx6x`UxnqcEZ
zn26m>Xc*uvCxntV27c&-SQ`WPI3eEl2m-HThj{`ajvA~u0}^6w40LlT@wO2NkeYxJ
zgi~C6*v7z5olw%o03Yh0E7r#TI!h)94Dd19+Qk5EC9KMV(S+IXY~kY>=<9@%HU<Vc
zA=btKSqxU30S={8j7lO~3F2+*i{CJqP8fxTz_Nru1`7<92y8TB3I2dhw+>J>5}X?S
zIztR(#dX)By5QGUF@wWI1`Ld}2#c}9NGoh(;QKC~KoU#>pF**c8H22shD)3m>?%qV
z?9&^fiR^SqFeKl3Wbs`uHhDs$Tmzwnn-kSiiz)u;%RFw{Zi66N8*gJ^juTRC44mVH
z$~FepIiaeJ0nQ|}g%C%DR-6HTPK8iqD{l>efJ_`5H~zB-{2~g|uy`8-90mxf{CGg9
zjLe~xl{Sa?l@e-G5gRF_6ebi>IH5R@))WTZltMj)DTR6pQwsHPblsFfiXT^N0s8g1
zH~wpGj~&BH;JFzF`w@1>?hK2#C>p6pOD(aUz|$7_2uEQr<humYrIuJv;2Dj4gnO{V
zEGbzqlKM4beuEu#6JEFAeuO_^FX-g4>V`d9x@X%Y#P9<*N)z0Pzb}DqPF?9zw0tcj
zE&`2w1YQiV+8%+=eT96tLi({K))Rhe!I^{yu)BO*evOBhhYZ~!bh6;S{^&rpKQ@?6
z=!R`Q@r!)e;`YlQp0?2~D)U2MEU?ejo9(J{<bAj12Cf-1YU|kxTUO>)*lG;m+UA<H
z62t5<w$eg=`Gwhwo9E7k;nHkms%=@?()6XUs~Y{~Fsr)!<IJk2Y-HgunpI()ry(D2
z9%YM$nc>Z4MRr3^!fvSd*hF@4qC;-e?5i#*D*yB*md{&Bab2%i?7Kxuo{K19Lt!a}
zrOaR}MYAefU~9wmwe~kXR~6}bETYHMtk|T=rl>MoJgoo6EFOk6w2G|Npnnh3{*P4D
zSnZ=|6Dnxz)*-e!$HtV|nqe)-?7OtVYGj|Lk6ISc80!nr0&}boZQFC!K8c<Oju{if
zvT_~9PMKmY<$&~zt;+3G62rg#zuy3Bv(?oXWp$M|vVu9z7{6YVE&cT+wzc{!)*HN9
zHxw2O`$U_pV!MygT=r=VOvW(VZ1t}EnqU9ltO)jn+Gs^*7}xyzw;OBu<>UOSa$m%X
zUz|_>zpnLl*l1obHZS;P3x44lpb|Sgl)^bx$&s1LwDFq#qX8ca+Sy~}PE4JYJQ*)z
z$8C#TwkA{%_CYW)YDVp}ptLeMtt{*m?-F(mv$5*1d$>i&mz%{Ko?`M_Jb3$~ynq1y
zo1-G+;^HyHM7J0oYsl*<Y=y@h#(f#r_v%(?tZ}w#+R6OH;kPOTcJTs`^3--R-@kCw
zc)T`Zd&Pefm|o@A^THyF1>qCd`ub$MD>_0624gP=sfiEsw11jJ!~vN?#G9Y_O6Nm7
z(~ng8S|ZZVC!+i%M5JFwMEM(){)E!`z|QnPD*Y{`m!jjehbkvR-_Atn<0Crr??Z&X
zSxR4{^tDPSpPcDuDE&I6^O2n8?^pUdrDN(FFO}yF*Y!eGhG>FecOpIy^d}<IAjJ<A
z@>sGQ$BDRykjIen9AT5NRk%iYyzo@vSwfB<%k#4X@kheDh3kdnnlb$);a`PjcZGO!
zrwi<i{xaXz!jZxQg?xR-^dp4F3oj5}CcHs-x6t0@p&T91vApr>frBx3DeowpA~c>a
z;ulF?Ej0c+;?I_B>!U!n^-zHKD*iFy3qrDJSPw5FMB}Rix0AfHaGG$o@EgK&h5SOw
z@^=c~5yo)&F}=beLgRlUzwy0+2PuBB@CxBA!Y73<3rR_!UUI349fkbpOPQ`PiOoW~
znWPL4-iGH1uN2-Ud_efL@b|*^gk_lU)YDx^_mh;j7w#_HU)U@>T*&_l=KqfH8sVM7
zIsA-^^d-Wt2)`k;^}mpQtK|EIPYHh~?1=A`)YC^eR5(t!x3E!onDA)f>B5VJ*9(6l
zd|ddl@UOyBeEnp-S>Zt8_QK<YXA9R0pA-JCaJO=&XJ4V&T|w_+$@K2XdX5u*LwLII
zT;b)y8-@QPd_idIeBs#II$yxI7>_o*uXMAsf?S4c7~?ZU)N6KDkb5b<uj0+l3h_e~
zKT7dtZ-w|>6+cr*SCQ1aNVr(IoQQh3agJlU8`^aiGXM7&UoEuPnvnUw!}uM9<Al2k
zrwZ$Z2M7-qHVK=BmkX~J-XOeLXxCHJcdz7!gm!&J{L_-36aG&4y6|nGU3ZcHL&+t)
z9zv#*L1G7CwXmnKM!1!5h>#x-SZ=J4+(ODzgnJ74f|~Jm9S6>ryhwPMaHa4_A^$H~
z?j+%<!gGY@3%@5cyIbVv|0&DeDC8$_%1;XI{{Zp}l3x|t{{!OxEcsm_i2^Ji@;VNz
z5Oxsyb!~Vr#PnT+6NL7^f_PHjn7*HoJR8b$g$snFvoe0A(CmI8A1(Pr;VHtigy#w`
z659V0%9(vI(68U+?XBKczP}6qAx!Xp1^LT_orK+lTMBE0gM>qb-rmZu*X8Z4CM(_B
zTalj1dhGuWI7jlo+U|<f4c6<|>-vf0`-P7R9~b^w_=52F!Z(EP3cdZ7{U1X=NuR8T
zJPKmHa6jRJ!nwi)!WF_b!lQ)83dvNVzHbUI5MCrCcaZ5<3vUqKETr#Urju$zr1x~<
zFNMzwUlhJ2d`DP{yv$!NwEF^tyGrgUwEF~v2TL9%++Jwwh$1{u@?;^I+0<|M7r;iz
zO~S>(Wx}rsj}hAa2g0XHrW<wYJ6A|f9_8-|aa$0;LstHJ57E-mUBg*AFL0|L&~DfN
zAAAw(R*nAeH~R{DU|evC3^<P5MmWg-V)$(9gJ0&u>0(>^d`#oE6?WX}d}_WS$kV=F
zUW5I{<HwE9L-_j->acTL+;8J{UsI6g+hF;i>sH(&_|2zHLPS*G?EXP82Xl$f*c=1a
z%l7Y!-IqZy=!dy8I?_I$wy0gc199WQHRJr|^UX&@wB9?mK?Evfy^Qzu(vZNHK`=-o
zLyiG$K8??LMfxzHsM_?g+g{(v2>UV!2DQ+~e17w3$0H)D@1cl3-e!4y7a;7*P{&y4
zdzFdWd>UzrQGLILK8`E<+X1`RcLl;MgJj$KVM224U%xSpJD*RZ`F_-A<91*7C?CMK
zL4EO_!wW#))H@K4w(sRge>*E5+xswf%=u*i+vY<b=cM1*CT_&Y^axHvJ`yo#_r+&^
z)?0<0b^3D%K};+>gIU1+czrAr&G!!4$9qJ-`F!>|zj^WEhQo#r9lUhA+^5-nZ9i(v
zn4E2&ZueD<K48n+eO043LvA`dRki-m-tld_KfOmX`xxe0zi>qLoLO_uo%5?XRl_eG
z|F_3#!`-{bYPP6Lt`B!e%?Y-Nt)Dz6+$LCm;+!FOR$%nPoeKGbL4SMfcdy<v>7{Z%
ze(~@cR9bl)P9olPx8Gm{bO$;QBcSInJ}~^@LI5!QF^h{b6e^iky*CQM@Q3$&v7_))
zvRC){7L~Nyrc~mG)R0P^jmU!G&%@0AB(%i_b>0;zv3qgQVne#jV$oEb7UQuQ_=)%J
z&b$0X{8s#y-hoVE>^j6J24z@rjDNw2<rYqoQ(X$%p0!9w#S@ps$UZCM%Ywuel}{nE
z>>1RWxU#dc(#mm=&67d}^T)v5PJFM7cj)OGsq@n0;fMxdH$4dbOk9<C$;5aN>%-)$
zV_lIob{Z94+v75%W#WnWLF{UndILE+FdQ3?vdL~XAXOJ5Z*_9J)U&LkI}?U>W*BwQ
zwkJ7EHOABDp?q>!g=;`6eKHCrhjnpcW%_Ow9oEB%X4{h-Uh!K~)CB{@hlBEF{Jf3b
z`i7I?=TOlvIT~wKpzceNklen^_YZ8YAi0CYc=`#Z?kF*po{Z~5awmzE>9a7J$*~fv
z(yJ-%EU`=ar&P6z#OgHf?~-*Ad!{>3)i{Z;?Rg0`rNZQt)Dvvga`tkMa)vqT7||d(
zwTvQ};OP-my{C1Iwms>N%)Yl|*!GmqgtnIvX<deG4{aDu3zG+>c(?7w``}J?=MC*N
zU`sZXx*>?CkD#)~vQfwh+IyM}OU~`h!7|&PM4XDtCn1@;YDmPVLV#^g8p=}1l_|30
z(~q$1s*Vh^8+c0@Bv<>2aCkWDss^FNqU22}zBr<7Px9tYDnQ$w<Sl+C(6%RetE5!A
zoXxzgjPG_q^iRi7NAh-w&bBA{<Boe;%~fgA_L6s~Y;~HmA$hNj5^Q_Yw^G%8z0SZP
zfo)HE8CCtPm%aF@>6hjWZ*pDwMN1u+=6j{&gJmC>=xlqEkEkMN+mn1$9dNci$@Qvt
zr}WQR@8ca~d=*qvm!`|0<P#k`o9JwNlE0LyiD|xQOg^KsQ`37;e75{9>u-IUe=W)9
zJ9WZLfYC{MF5CQK<?g7Uq-Iun1l#;_hG#Hrd(t$CNxq`VM%x}9YZmQlKb$RH`Mlkg
z@i;EMkko-m-7bcrf$`*=k`zZL`#b8zT1GluvfbGz*!HZnF2u9Hb#fOcr?Tfcxwn%m
zvveMjgl&&2UzN?Fx+H9Seu#gk64>@|Ij|&bdtCaEYy)N3_Wab+M`Y<tDhb;jmp&%D
zkm<1PdCJmvvbBzqu<db|lDh0&tRJ>LF8{>r1dcdtdtCbDEMJNyVcYX-D?c?$=ORhi
z_PG4@Sw4&>VcTObBVgM@=T%AA_MBw-XPIqK61F`&mCUxMh8bYn!*j%Jd;W$|Ov1K@
zORJb|&wCi>By4+zV8~)z%jkJVz_y3x39%a3_9Wsw72H9(1r3fIBoo;<Wa0~vMEqQ2
z=n}3&3@2zLE2I4Jyw@_Z9H(s|6Ux7a2)p`o7TU>-%LmWP8ZV=DTX2|R+p`wEt9}GM
zs!Y~|sinw~wQDzQdnn)>&+_p<3ELhwg7It@7KLq(W&~<v#}jd?udYTtndB~E>UOI7
zA+y4^hXPe~=Fq{m$H}ExKKUhK+p{xD(YB|Yfpy5NW_MqoTw9XNU>LJEFe_|()>_se
zyCr4V_PFC1&vJ#OBy4+_nYKN&vP;6YhZhFg_FT#14%;5ri^<usY#MBPmYcr%EEiKw
zVl5+k2@D&r$xMfBk2~QOWk)g{wmnW>mi-y)!&*j8USn%5C1Kms+m1PGd-ygaiM5Od
zTLf%-=)xfh+a9(cR&!C9ozEu0wudUrwudjYlCbS@5wPu<!5pydaS^cX;rJwB+v6f&
z+cS+3u<daXu<dz^)xx&N)$&jnlph4GY?X~^cPFz^CMTV|vzKYxlRU2^*^G$nsniAA
z9tu2sFS7@*?K#}!H9<MA>J&^>ub_M_TEi1b@)mC;zg80aAtHM4s*{9m4-amSB*zlA
zJ*?H$f0r**9hCC5Uzmt9s%OZ{fX!}9uyqJ0;ylrNhHo;SeMHPV7XKoC%Q*+jar<Wt
zfGN%|SS@UOc;$m_&mwjJwmsD*!Yuq2bO85b^qACpKSU<Nt)UV&WTkVVWy?RK_))nW
zQiI$HY*x<RxdgqQKwd0VRYU8&Fii3bN*Pu$I>Fj=7$W<G+aeqeDMcyw1V{|~R`Pdf
z8MB1-HGB#ThgEzH(kLY4u-ANrZ5wWjF+B+RKJ5K?(-V%gIKHI)8{!brG3=k|ToKFk
z$jmJ57)}qXFsvp0f{Kcr5s4|KHGnF%uh<=rA#tVPNhIOd3o7;N1tp8u3rZEQ7gQEq
z{|5u?*9)rf>jhO7uNRb#<{yL3W!!o}9o%w7o0ko$EB*F(%!IyJ<tMX4#g2A_=xMH|
zD5CV1@i?OWu<TDElZ&(C&soV8V2Jy=FlU#xf^mUDis#EKn5GN@40b^RXJ0HhEZ)Yz
zPEJU*F~BPhQYzc(5SWM^g$a|f#{#UL!@v|Lq}mvm>V(QR2I`$q)y4o@39}CTw%gbm
zSb-4gu+#Wvx>e{(Oh;T{V}F>P8$vks0@taTEYCkWs3Hu*9t)O-Z4B`43h@MXD-kTG
ziHGkY4K?Zz?K(J<FbO+MY6yE`H<K0yT$A=e$hMyN<q=@3{l+ZOEh@i&%(0*keoH<Z
z$9?lEA^%A>yMHY*j}vc$B|&gB8(LS)2V)OwhTtz{@zQyRx=_Q4!<RL+x-fFgZ(4vb
zX3FxWCZBmp<BCOy#ATl^U?kzh$DdKaHGDB&hKGq*=WHS@jU5pt$_HR|i@snjllgo?
z=gyrGNcTdxzBJqkNyGBXUJO>I{)vjxt}agv+0JWNa(E(b8a5UamUaQTI(9I5)+}6|
zNXL$#&_{*ZV+~Z5VTp{v_?8HQ^ZeGO4f3pxHSt!$eSK^55%~3s2^9FH(RWT5SFCvu
zG_0Nn`sk9m7*X?ozj_|&q#%_lV!{ryXSOyiZ=F4FapRK4<wJ(fUa)lep~GiSm^Neg
z84V*H&Yn1<es=xxrH5cah1S`-O_<>5lg6Q3+0xp)u%&5!4#z9lZO@sx2}4Kc#ta@d
zc&M3E3>`Lfcy8eGro~N-txa3!4unBP?U>rRX#2cHx#dl(np?3#LvGlp(d4n^YM0Dg
zwsP#erOQ_|t*Koy1oDbSE0@d#+TskgjdPpFwk}<;0uhbN=PeqG4zC*3TDv4yyKw&M
z#^noYhvjPb8jkfIT0SR5dGXu@Hn?*aA36d3X^1Sg;fb4C=wr!TqviT><th<aZz3`<
z91ji6yhV-6gNBuJS1t$|=3*S67uk*I+|ba9$fYd}O>3H0G&C+>*cvp<Te|enW@c(#
z$ir>JOl?@90*>V)e&u<RAlriZFjYbItD50v9xb;Xm=pf_OIOZa3{CS^t+2{H33UTf
zF?zGOsl|6@L5pk1f)>=)kY{OQ-YrCZI27{^CHWGkVAFDRY<%-VYu>`fB}*DD6GE7u
zO^tMW-_*Kt@d~`NGO}vXY-zycTr}78EL{nGXeAoq`dggQt=iDiymW4B(7FiIBUhY`
zsg2<q!ZTxGOXK1O>uh5ymj77N<OJ6YGy+uy4O91;ut&o_!D=*{9btzwx^UaSdU-Qf
zir^tSya@-ch$>7{HVzmQNh5A>H6x;Relw0nGqholq0}ZUl;Ya7xVaV4tLH_|LsUF`
z7;@#i;igDS)9RpMQ3FP`WvM!9BWrE3B|I8ht#39G4GoiapSr72#CdYFCk?GdQSKs<
zXOc$_adQip>CG)TK<IoU=SX2C3^Zz4)4b*d%}w+D{BLequoPJ|)0Qo5ZC-<V8`rF!
zj~QZ@-vIBq*#fuN0p{>ZfBqaASxg0~80qFE%T_LLYFM@clV<^xv7GC(8wOvG<4D_B
z+eG)H)&S-sia3Hi7Jyl?^w5UIjT~f8j?eRg8|R~o4Kt@MZCMyJENohVi((V&Ds*NQ
zu70=%A$9T6xtKeV#?9r#n8AzfCXoIMe`*aYTUNGW?0A93apw@R53B6}+9|!kVk0d}
z8W*E79F0*U8r_V=RBqr>Ht44va;Ma(YHpp+-rAun%<*}Pm-5=Oe8d>ei4{v%&+{kr
zvXN@T61E}06?})>Kwhl(F*7(^@^j;03b(6F;c~dv&ueOJUAnwAH>P&jkfCGpR&iT@
z-fKJmdMmL<Im&#$;WysajmuPiJ$76PshnRbUUHRhq+#LKlwyqc8j&p);Hf#X#q8@^
zAtDyw(Im3rV?sotzDzs0xb_X#fZ!LY!WP5*JHL~03^}F+9&urUf<#<&tHArC5<JSX
zCFE{VBk|L?u)~$lI9td+PBL%vS)TXx#QlW}g)PFB!efOe3eOT=BD`F9o6vJ%`AARw
zzZAY9d{1aD){s6JgTZ{{6cde01)L+<b6{6VK2~^<@LJ(rLgO-_JjnK@FT)2A$mTQ+
zNJC!Ao63PbLHXNrU~g3XPlc}t|009|oYli+yIEgOxR=m#Ud`7s()p!~`EC{RwHxJE
zgzdSn^mxK_e#Ihs4(wvdUlH;f6w}*tU(FXW;@fjzd*hU0{#v1NRv=H4e2{R7@T)@O
zo*>_al7Aq)Q~0p(IpG_^4}@t<bk^HTNLN{u#|r5Kj&g%=neb>K9X&C9sL-5{K{oGW
zET{M*g(nNo7hWZNQuvDSufhb*LF(@+>@OTC+*LSJ*d$yjJYM*1;T6K$gzJRQ3jZkl
zK)5^J`mz4~g=Yyb7Tztaz$J|Nwh(SB93~tsoFc3jdQR+Y$@7HEg~toIPC2<mX9&+B
zqHbH00QFv_d|b(#@wW-@Qv3sw>G_B0bmPPJJ}3FNLR=<_I7xQ>L%qD>vi?!RP35H8
zbq?hYQn>}fLxiou)xxg{j}d-D_$}eN!V83#3a=F2AiP;<*F)6*sN|=F&j?=@z9wwX
zQSHX-8Om=V>?7<iwCgC+he_UE$oJ(eH(5AUNSh7D(`JL%Ae<+(>n`G3B(D~JMTpbx
z6FFo<cpXG}zOnk;95OsQtQcJMcevSSIL4D34ufr5;TM+(+?%*<gwTV}HwY07^SE(i
zzF8J>Klq!lZ32FM8AhCf{Z*Wke)DOxvBBvZ)G1-v7D4cLDB*nx4!gZ1WV`ml?#mz;
zv{qnk?ns0WHnz*R6xW24ePSey=Wn#$MOy~8t`qBJee4Hu8TLr=;62>B<q+pLpSBng
zQGKaC?ixdV?6%i;EW*AFf<gBVE+50(eA-b6NA*=l^zj<z^_?9lgJ7^V^zqB9-@Lxl
z5fRll5c=3ZwvTtCUf;zCv&<0e+{jp%?hiI(rg6VU=<_w;Mt>FJ{O0rVevV<k{R;U8
zc>&0Jx!r_4+P)!u3gd?+<lA>Y!kD8xEVjkF7whwN5hKG83_-peBD*1;_r9#R3Onoc
za~{E<9`i59fHtp>Wup1&`UC;5y?*og3Rf8{qZZ|ajmqVQ<hZ%tp+km@8ilx_Lx+eI
z_UW9kMLbDyTDWs_V9*_m+P7|^C-A2x-E&hc-n+8*gfmmeT(@>o2l)i=vc59t1=3V_
zWiANM3CDi)w+}zc^`ab}lNv!OsQnW>Wj`ByR2}QP$D}RlQt(<G?y%!pGRMBMmdvpq
zuPwQ*;FWp+CZ8MEcvy>0b1s?zAdYL%2CmpkIDtWbS_tqCqbDE_cw+}+_`w@{mnp|1
z3J#;~4>g`xf|S@w#_!dg2e~Ak<j2Q?!|2(ly}%o5X5sOS%5^3WCbkPQ!%6hs4D;R{
z{-NhnO)9=4HSdNW_=jGHs6>1{eoJSeKo}c<DGvY8Y(%UI#o!;B;p7;k(m(Vm5K{5d
z%VNEdSVjUq{6oKq$g*>w5&oeW?^pvIl?vu3hphB_Wu%s*tI<UGhdvI`_%NKNWgGlM
zn;~BfIAs5z!mDE}>it9Cg{<U|@lz%Sk^Z4OFzo$9b8xEouTB5Ze*vbShEn*4W*BwI
zKeVecp8g}63IEVe1c%JTE>5gW(=r17p`GacLzAWfMhXUs1|;Q2<EISytZ%40oxry?
z_=o;3;?j3e!S-cNL69CmaR-U<bc*7R5>x3M`U3yZzVcyg%UFq3>FX%&EU`=a4O9#N
z&@OXz`aY_vlh`wzWae=a!6D=KDf18gN90RCizcS_C})_XPFLXY4^7cHWc>aM|IqB1
zamctH8T>;#`RgEoEI|s5JFLs#knM}w%s(_OGTe9{+{vsnpq<n-_=k24ji+f01pm;E
zew9jF!{+wpV2MLU#pPTwhr4P3r3C^wWM{Cc@DF_kE0TX`hS?38_rX83D#GCz!l|$p
z>gXSui@C@@v<k>SwDQY8w3AY4{?DXtE1LiyhwK-q1OB0%nD-C8z-q2a^8%l`L$kO#
z%{dSM&>SUl$Sz{)eZ8(i^T;9Fi-+cCy`D6&U-~$<dR_W`69=XnS<!=KUHMp4llKqp
zD$4tZb{)w3hjwk=DSZJ|J>Id0m90ygH{>TeZfj!RKeSUdG5sN%@r>F$HT^vvrDw}|
z>4tyk^l40ezSA}sG;+vDdw_rFM(fe6^taigmoq$r$swcNB>Y3WW{^Y15Q}!TAC5!U
zrTk$$j>||SbzoArKjFvuhvw*HPorLN$e0gDH18k!RO>=Kn}QPhhjwx*`wdnM|IkjZ
z%s$FafJ5fWS7ooK3=Y}-_%|bmtd9A?A#>?NvX7&B`iFKLuY!MQmtOD>O_B)xL;sES
zgG1&nC3V^9)DI4s%U|#h?a~YWp-C*Ee`p%Q(m%AzU!QGY{os&saOfZUH%teI%pN+y
z9pZUK|Ij>@iu^<K94Yb-U5a}t<B(lPmEe$ZZ9wCY9Y-DDkae;g#v$XW;11HG7?8+8
zGLenLK_Yu55x))@x`Zzxh7&ZBl~Mk9K5Lm+j?=b~3FY}l&^Tk9g?2KFL$;%r@jr4Z
zhY=hy+9g+?hsK$I=o645?;n~1XT(sX(mymS!wLd<|InHdsF58{#HqfTc5>z)`WIA1
zt6uttra)D+ex`qDCzobVrD|}<rkHAQ$QXDLnbmCPA9?@|Wp+4KfkVcBGpf3kMZqC+
z$1$F5Wrx5aV`g&5Xdp%Z(EOW-`iFMCn4Dcoec+JULvc-gmJbdoaLCTIrWX7|yAy6v
z_CD4J4w;jeW!cgcIAl&<lcix5{X>sJ{k)=Q`JWA%QPm`i0EcWXHGo6L78r-@GUfn>
zj4F!!L%WEGe`psG@el1HBL1OW1UO_{vmM}&xmw5}TM6}Sm5nJlWR%$`lffaQyswwN
zf9RtTk>v};6gXrQIOb<^%)lW#-DGgccu}Nas=y)R!QqJ{+4+aQ9}zux)uDfA9^4)@
zQlo!p*6Qki$`=BM><H8X4jH4w72|aa6O1e|urblxo*_>@e=bxaoG^dV<(z|kAzA~#
zA={2U0Edhkz#+Sk6@x=I#6)n&a-1Eh_?D=$cN-!dhm3BbkARjfZ%2ObCb|}F2y<t#
zK*3G)p2!6b89geNz%%rj$m13j0imqT8hsLS^a<&;+Y`!ox5O>{4W1kO(y$YxGG^od
z@)+!WXRvw0D!zxfrI0z3oIB{@l~*Iod%c&j*I2JcTHJVy3T=98{(yvVOc~!{-46L?
z?EP3#KgMGZ!d(+bL+<~-_<02}WR&-R69Qc-{2luM=GrP%i7uT!dm#BYJrUkItS?!C
z-@OsJH3)0G@!y7unIXoXI_%-3gemTVUU5)N@zw}zg?(F}E3ceI^2(1aRvrvmg+VKM
zH|!C{x}gEJizxmrtTe&wVgDXhvY&&&QwU1l53SRf2^_cW!mtbn^>3&E(q_6HzR~=*
zdaVZCE=2SDZiHV~vk`t>zh2?c&eOwN$5+fOomH`a#eNkm-9Hfw?Ofs*cmpcJnV1_}
zjbIdJ$H0@02{A*4BHPv{9|Mm@<)@EF^fq}#9m7tcQ-w)ffvlZynhc71!p>PGwQ6F*
zu{H;zbtzB;C2lu3*rjr($`k4`juVKf$qgq4c1Hz7tqgY|c5&exk(Ug_4+Io#?xe0K
zFv|vxuS2vGv)^wNT#>yAJRQN3Bk*hnOAZdH5!l7z>j`z(5r3pn0H<60euUW;zq+K2
zfw@kIw=po^38lRHZDe!RPbWBa`xExT4ss!3fd%&`_%2N^))m8_j_VYDdm`v`&L9kC
zN-&d9haJv}!!`z{U`KpCU|$PPC-6VtNQMj??BWURhe(FLOHpsoNVWGhuBrPHxK{>i
zg1UZn{rTG`-{df4yM|$hpI!XgR){PO{!GvP`7IVQYaRAT_CjR)?CgFCb{>1baoGIE
zx(8wBfKYLCi{=}EF^vWMxBQIEM#ogxy=C6wmGhf|%{<3{7tb;BMIA5qjM>Q7ePSTu
zIBvjm#1STi3ZxdtVkFtbh4MT{%%MEb5w{?o=ZNS6vvH@nE1MUusBLc9+2&F^o@3Xp
zBsv}*COS4GI?#n|jS(6{_)pCx%46l^IC}cyUhweRBX)fZ{K#&lT@qzGFfAT}vKV{#
z$k5!s{wS6!-L5o5B)q*oV39pwW9dqO<v2*{IwxXV7BW6`BnXYAvDL^{8cWa0Q!01L
zQ!2@xtf={{tV(?Q3BygL=GalmQ<%i!D<<9*QM4S7CPFC7bG3|;<(Yz>lm{}EqjZVM
zM8}<ua_M+*MGU*o$+}$DIPcJ=`TIH&C|E)`?#(R?OPau%JiI`o^NcEE?|CkvIC}r}
z1kD1GN{qe&JCR8r>pa#m_Q)cO@VksbwjjWf8#;;{G|#Bba~6&IXFtUUzld7sId_ie
z<@k4=!6v4hc$cE@76`l6D$+(RaJUh~3e3FC4q$a$3e-e5t_^w4o=!5OKH~5@UR;5;
z7yaN;AXd7$@R^;!?v3T7Z7%TqH<D-r+!U`F*3b-^wb6JTKi2WC#ckb?ROk*hiKY3A
z(HG$hR`g4p1jY+IbR#rcPil5NT9IG#m#qlR+_=NWeFj-m+~NEQAc|(;yenc=I=-bN
zsYa=eOA5zKv}XMGMTncld_^NRg32f&GRGARb62xtn{I>!?5~4)?x*pfJq6maa*Mc>
zB4~ar-PP#UAOttJHq2XtW9+D{yhw<8>e;clbU0$GXGG`eoW}Y7((o;#k1M>{Eb<9E
zF(aR_yJnd0%j6ffDteb3xv^&Sm(edQo?G#>;GUPrzsw=*H|tCEx`cbhB0eUrGMdTG
zCu=A79*RCpOQGbS;c4<+7I{#Ugwur6g>!^W!dBrC!lQ-X5}qZzNO+C#cH!N^$ArHW
zz9jsU5cjOsu8zXd!b!q?g>!{#gm^Vz<wzK2zrG{9RroXEQ$qSgV7{!7Um_`w6iyV<
zQke1PLk@VD<h8<Y3EPA}5Z)ntNcd|Z*9@e-3f%G&w-9bEq`5WY%|{z>h2&#}=Ly#f
ze<S=rScwM$mhU0lM!3CjvheG|Glka+?-4#KG+$-V_lD$u2uI-=g!SwyoGEM)^3y!i
zj}x9Pyi|CT@IK*_!dHZU6(%szsi&*3zi^~*S0P^-G2a5=YT=2(^MpI`69V$>F5FMJ
zP`Fxnmhckc4Z@!Y-w=KvOsAaQUcy@8Sm89`LBb`%uL@5Ueph&{@E+k~!WV^q5ytV}
z-Nr}QC_GGfjqo<%FNHODvB7e~gcF3Gr@5Epxxz)l7U2rvSA-`Exq>70UM>6)5y$ct
z;g5-E!+lC$FZl`K(~5stviUYe{x=l=cg6oh7~(BA>#HOpUzM<{;&YPw3C*`D+B1wY
z_VJ3JB-~3lLpY0wy@`l&#|yt9{Fd-LMAY9Vyh3=5@OmQ3-z5Br@C72;|0m%;gj?dR
zI^*HI!4Q{6E05F95YdMG524;_p}lm1+)wgA;ZDLj;cmh`g#4C4J$9W3+I1dipWuMU
zDg7kj8Nzdf7YZ*HUM2jYki0GGC(n!c6XE^BM}?0I-xU5?_@3|sVVu`-=;0@DVh3So
zq35mkmdtN3%xC{2z-f~A7S0mR7B&g#5sBsKCycm4=y|C}Nj_0{ittR~w}qDo&4)Jh
z@cR$-nH>S}KFJRVUlIOZ$PYlw|DliutR=Yi@M8|+NgN{bdk(QyID&|Lxcq%0e-@V$
zE9d7``}wr9^mSprOkuwL6FwTv2nDw|n>n@^Q*Jo4wrz!99uNGb+crYz!RH%-2!?rV
zxiQ}|3%MU&E4U59j!RQehn?Fyz1%zUZU{3Ech<*ig4c~;@O|vta6)MFX%iqv^~HO`
z-y`N6^|38p-wcF(83cnzpzB=BBft5yCPer!(-w5VGsi~qH6krq?>jZ<6Y{ZM#`}6#
zARN_qIY^l~#QDvqajc^HMhqy73ogTXeJ3F7%TUM9ppVy8zxlLd5fRll5&C$H*gjm!
z^ZL$1*q1>t_!IPTVROIvG;(&M`c^<6j}!G_i1PX_MVMt+7q{*p>t4bGp^a(WuM_%w
zKZYO2Rmwx~`R-KMCyl_L3jaU+#&PDxYk9PNM@Gi4Gt&I=ScfpWw+vw0GU(%+^c(Bt
zMvNTx-~#01ck?XbF+`@X3dlMm!xcP)`OI_1Z(bkEMDv}3_C4b>0e!y0BiLwCaSQ$#
zM|l=*J1*{!(ZfdMxP3Yo_aFVO!ggHTkNV#~>9k27^^KJ#>UvG+QQ2!kr+6&h8Q}?&
zf}2W%W3H<VzLV;<{yV{=)j8wk#z%x_lZSi9_;(+R^_>6)ZfyNfFcKJ7a$Wq6(<Z%j
zXNTbJSMC16s*Hyjbg+^SCY(s^w-P!&i*219iG)~K`Ujl9F*vFslq8y&R+9V>Qpx_z
z;CQ#Oc%l_4C0}JO$GeTilQ~MM#CI^%u~c#t>J#r4X`D7C{11zF>9jS&<W`DzTk-<q
z9q%@licg~E>G&z;-OfRQu!IaF@or1rh91wmtwZXDyjwmzdEV`*(3t1lvN^S=)hH-Y
z-Yx%LBfQ&p(TND}wxohe9PhS-G|bX#d)x(8o_C9Z>w{S1-Im;qP^z1elB?*YD9^k7
z4U~Q?@Af6s5aHb(ZDO8x%csxJ%De4~p~>@Z&!K_>@79R61>WsjXl8_W%MXqb-Yq?P
zMR>QDQ!MaqA7R-7@Ag4fRN&oqW9A6&mY1yp@Af4$F~Ymui(-U#OWV9C@3w{VC-H6@
zQCop`YvWzu-O`C?gm?QMTT<ZNTEjM-cY8jY>Up<Ua=cb`6pc1bj(8F8mb0$v095}u
zc(;5X6XD&y%&I<?ce^_?7kIZHQY`RpkEU4Q-O`t3gm+7)g%RFuD=Ye(yxS|Os=&M5
zf#S#VZt3hi!n>s}{s`~(1U9n3yWN7B3%uJk>`{St%V+=3$GfHL!3ghm9`#0ex5sfX
z;JeYWD&yJTGd;q)rDwq?@AgS{BEq}<2IUCvb{g|Xc(=wskMM5k{w)RHjmM#$lA1Bu
zw<*JSqvzfJisxK}cRPssBfQ%WDZ_W8=iOe*^6=g0dAHAUR3p4wT3$qXw@)!W!n@^p
zRm8j9oeJT*G0(fDSH~25H|BY_MgfiTZjYpn|19s8=V6q0OF7EBUC3ecyxWU0CI#ND
zT}$A*(erM%=ZHmkw@cW6_-@=N@3tTG7I?R-c<}2y&o;<%m4qno_H3%&G~R6;RYiEW
z_poS$cRP(8itujl<}rxyZcky=@ZETv&9lkbBdIUKyWJM?QQmDA=7;abnV5eiHH)$j
zv%U!L7WZLAyxTvpz9{dOcb-MO+Y_lF%Dd&gb`kG(2i6JSjjS_P1Kuqy-&642=pw+o
zr90>pd^frX@NP*$O2K!divaI-Tejm1;@#4)Kgzqkh-3Eoc(=Uj<axJ`u#F$fyFCH5
zd{Mkxx<HQbZqH)HdERX-9xp*U?#Bk9%HEfwiHVT+h<V;E-xME}qrZS4hdl^$Ehqrq
z?f)XG489x1yX}bbCC7!G&P1MM2k0qj$Ge@5{GN9^o0_nNd~eqGI4BH<rpUY98Ik-}
z(f2@T2#1xEKg!GgA&l#Trog4+)d)X}{ZZ^S!<f(UZbx9s48&gZ5E8_@Jst8lu=is{
zWL|~*;gtZ~+mjI2|EKu*C2~B8z5gu`{)oWq*a!HWThXI>$?5Y4ve+vK8~@f(WaoSS
z?ZA2@{#l8ujhwp*ztiJug5g`>d5;|^8C3!TEs46@F57!_P%^rtg2Ev7zhq2F1qrmZ
zMxfoHBubzi9ERO6y1#;oa(J`|U&l!P6=Q+y8)wrNd#sEVd|7UGUI_vyIjG&`X;b1B
za?~lYha7K;E!wkdxRvo<dx_&}@g$Jql!=G2%+3`R@D1wdrPRLVK=_*MiFW`w3*Z>{
z8656X>HSY`RY}^aIj{VDY}x_|b|ZXRM~VGZM(u`_*=<3Yjc{ZK6*FjSiy5?oKb=9F
z<CF)3me|jQtBE}M5uXFJ+w24l>It*3I}R;FEE1X%Oa$^9xwH~o$-N1qu!BlV*wKRZ
z1fILbo@HQ?#hXt`-f)M(euYZ*M#M%poNdTCoiN#gvj}@xa0bDtnnm!fpWaqb%+LlK
z-z)Lm2pG2nwm*Rj-mv~{Y@<^?-79Cx@GaVW1*LTF3As?k43vp%JrQ<|nn~c^6K{Z0
zA8oM;yx7!7b^W&JvnrU}&wlFq_lanl>D7Q`had+HoZSs0H-!W{+ZPi?<tO;(<5rIR
zY;HU^lU?V|hDXKOc$rn(vb3e?KR|ZnqO>^w_&V*&!*$&%5ylSBB|47Gk@VUTzYy?C
zwrha^yAuhpIWbnl!F11Q4A{3l12#1_QPzv;dCKcI9FrA3Kfz?J99+y~&7s!vDfIQ(
zxD)QD;JVY(0RQD|Q_;~zuNh%%w9VYpe}!|<kLR9(L^sBB5arf$o;g627f6;|vT^e1
ze~@&#smy7f;$ISiYUHgw9d^nQsdMV-d}7K8V#FV(aqQvVvB*1Vf!Rwor@XQjoOL<}
zliqKnKaHJ-)pj0r%{M6+Tdhsd^SPO-d9R-hB$DSR6Mc+YQ$3AQo=d%xQn?>>Y)JMb
zPf-2OF;b(%bQ=`!l6Esi^{~;nN^It-Mtwf>b`VccMSel~eBd|UCl>Kk_sUeCSUNtF
zWBj)GX>5X5=pgKaU}Dsa+G#;)WpY|s*eTv6?26Yy)nWH=i?BEDFpD?;%)r=q@b*X1
z)EMt*B3rEJ3nlMW`68sS#h{@>K|~18<&o{n$WiTt_OX{7UvgCOIX}Pgdu#u^<i3wb
z?3?(1P()cB?dP;EgJV#ZeATH$JPG5q#b@HJZo~X|aHbyOE<!#HQJyB`vkc`q!X{y>
z(D+P9KU(s)gl7pa5?&*`UAURI>c(|5Z`F;%O?bV?dA6Ci>c(L+Zx!PJLdw6Dw~9G9
z3hxlf^YgsbDU{I;&s*J3@@(asBU~apS$HLp^I7<s@Q=d33f~jrvS{`4Uyb$i|C-4E
z31YRdr;z{OjOTkTBH!l|#|!z%n({Q^e!>HVYlKG%j}`Je5zBp3c!uyi;f2D>gjWf#
z7v3biLwJvn-w~+yH^ScuUl)>m!t}oi{~_cbDC3ht?@zU><nBU#lVH9v!d-+DgnJ67
z3-=cuBwQq1EL<a`dm`%P_YLCN!V82K34bEIU&t>V%>S&AA3G?M5<>hNF{%G;pg+#&
zwx#=dFqWSzkiQG#GlhBZ&+<bzuiwp)b{h_bZCl|th27tIlJ^<ie7+%wWSI9{+?a2+
zh1`$7GaUpGmyV#$MF%;2$K`P*&yabzvp(K)dEE#Gr}2ju0Bt^v=XO-z5a{ElY3gHJ
zyguHu`7#Iwr$N^#m`8r|Y4Z``!%XXm8|?T-^36e7wBEP+I;T0Tm+`({-V;Xk<vIpI
z4sm|-X-g3i)%RMz!nojanAdka!oCc3)IlG|&u>2M7(_(%{XL=&m*Bj<a}oAssG}bG
zezlSQ^4>M7FV){2C-#@mAilrfN0|CJAGi&~NqViH6p)$5{aT^V_e*@IT!lEl`Fy-)
zGVHhd9`63!%dD5%t=OaOt3vxYE^Hqj1@i5C0AbAKWdPewgg(wmzxld|kzojKM7}yi
zei}dYot_)lhhfd1L#!)@_C3vjHeYZ4P1Azm!#2fN>-HnIA7=E>P2h*_)5j{y^F#gm
z-4*LMwhH$rt=fIhqzCaS%8ifK=ca$XgMDuzSXiH%+zI$uCBX=OR;vibYjV#*G5A(}
z8+zee^@kXejjzdl6RN^G+*6socpdKZ5tWEvgx^vwTbf^odsoE7)*}Y%a5J1=hkFGC
zTZj7%1pGSOcQLGWxEb%f=zV}d1@mhi?*3?B`ZDUgG`R%PaEz87o`85&;z1MPL$y1T
zua2>(Ux%AF5#)02%I<|Jx*hDmaBO#!#X8&^g#0?(_p**06NYwX7<FhJZdYSGeLBix
z9d0M)*Wq?zWtx-<ti$a@zYe#VeV7kb{?V7yD&=YH);HAc*Wo79!mq>a6a?vx)VD*K
z6Z7kEJ290e`3~!FJ2Afww-fX0a67R}`WmX*MVYJ9By?aMZkO8At-(A_VlJ`{H*FpL
zI^1UWh*8IgaUE`oF|NbCBUSHd9fO=-hnpRZ)zF9PScGUSX<d%4!(EM5xbZ%?6T>{F
zqzPjkZr8H>I^4Z2HNOrw2TMLwsknSFlDVsfM0^AU_)vvcMq7uQ3q$*LxEW?ecyqyZ
zxK$D6F|UnP{ZNAIaFa);b+}bP>u@W-*5P*2Ca%Nn78B2}!|lrE*Wu<UMb_b_J3jhQ
zU54gj9qvm_?3cca!?P~E&cuP~9-IRYmc3$PejRRCQGOk6*Ma;x+^*jII^2J-vUTa-
z^DsWq@qbOsufy$B<=5eMW%KKBUxp#057jXo%jY}2kH$sT;T~!|nw1{JHou(V85~)M
z+o_@tRfbr!tNm~sy7Jz+E8}ro5@=WlCUrXxKW-gvj!yPh)C(@B(}Y!+F%`HD_d&Rs
zrN>Oa4!4sF>u@`{GCPgs!R2)2tFpE11-P8&;Gc~?R7sWRI@~UONOnKU;BuPbWldon
zZkImBt<w!ICzs)+57k|H=)mQ4my*Id+%Eq_w>~nsoG!hv4!2w9yRZ(o%U@WB+a4_7
zL-i%<2ba?fLg7P|>)Uf3Zk|d->u~cNF(0bG;V}l6lTIFs*5R(kkeLtF=P~eHhx<j#
z@kg%1%~Qc0q&AFt<RF>I#v#*GluN|dB14z(2E=fJMzS)>AJ3~T6U%Yh7BZpydPJBH
zRn9^?ndL*Z0`1ckGuerU0bEY5=U#m?dSvTx)7m#{*KTk*&GZ+ZGyOW;ZUp05nox5c
zZp{eP$c`uCR9{$!`x2_Uh*`nqq=3ssmi%O{!|mkK>_p1#*Wsoqv6}7H;eHo4*I6>k
zxehn~&8TVsWpFv&aV)IE&CK+nT8Ykc9d7<jMAzYVy_lRG$)<tJxxn<*XZtcge5lT|
zrq0UNF&$h^cfu{oZpCzPIh|Zshug_(vQM%-;BuDQF^{an-OVE4Lv?TF0GE?3h(*`o
zri!9<xLrhK9c~v9S%=$2MAqSU5#VyZ#`y~_r>o^5_)y&y>e(tAQ}|G&%to0EAF7lG
zc-gPRy*DEA>u^)xm_NiGfXit{)HU#-%8MceQw1NYJUBd&B)fIEc_rw<s}9%U=D{_G
zs$7SgwYvH*^MwlQa5JiB$jgAuZcMNn5KhE-qHBF__7O33$Lv<=F6SKlGem0uIF~<V
zweX?JD<6EQ(tL;Oa0kFJY_|^g!H6uZ!%ai)El)wzQAO);9|J|udj}G@4tH<lf)7<P
zRm;u`J61tV#P`Q<pD>5Eg-x_@aTF_}*5O`|W){B=_reYfAdNtB4tvcp&=oGK{0hQ+
zkl;gtTZj7)i~AGg=ddHw=5@F+kvoG<Sdl1D3A0fuBG&+~wj33O9A6eHBM7=hZb8x3
znxcr$unzYq%m+{eqc0nr<4n#IZJaZx1COSA6YvrWj|Esrn*ly{LP)hSz?(V<m2C|0
zVH84D8w33E1?F8}KtBtbFHSy-+9KWz40A%t7Qg1Cwne;wMH@AM8%SW&-NM^NIUG}w
zO-D|gbZYucHl5uBW0BAWJ7|hw8w0L+`%vou?5Kb+5W9KGWMHt1C$OdRl*u658ugTk
zhhqP<h>+XZ*60?M*OjoE%?oU=uyr!=P9WE$H8N+9vGtAf3uDg48od7zE?zMQvhbOf
z?=6g)w}InH9Mgj1N&MN#@gzcd$CC)>9ZzDOddHK97Re9S^9bb+w-NZ43Fw~y^W`;I
zEqu%h+v7gd`qw1cfxlM{=a2}M{WB|Ymu$*X+R=ADSdn%~)AEH)E%V@7(YbVMNBr5m
zl=jk=S~xFUfz@+cvF0`hDKEnb-R7mV3m)v?$!_yf+W(rRwA(o*{BK@D`-@mSdlN~W
z?%%<A!Xz>E-@c-Do*V6)U;ZnX%r+9PEw^s{{qI~noA-quw{|w~*fy`7%{x`z_7}ET
z(HA+U^X9*>#mvJ<R4%NY%`q)rJKLQyQQ{k7?Azu)<CAd*)I%=DIN@aBG~t25xx!}Q
zYT=Q>lZD?BUM##^_#>g`wmm8Nw?gAEpdGdbEN}oGQP?h9>lHXzvT+n3A1wJ$q4~l>
z{I?}vCVWQts_<PQ?-i-vd|3f&Bo7nP7ZB6yg$=@`Li!9~I=>wgFA!cMd|3Fb@O9yP
z!W8ahS#Gp&qHu<=S$L6<=Jd?}u<+NyKM3C!mhoK*@>L7>5zZ4HE#%^2%-1I5XEMrn
z3Lg^ERRZJb*@M_$I8wN)aHg<HxKenW@ND6w!kdKm37-_cBK)f`fqQ$aU)WzbO1PVF
zmXIq<F@GgrIRd*2w-SyP?k1csTrNCDc!uy!;lsk`g#WBB#umO(Mf;8to+i9lc!Tg>
z;S<7FghTN{j^)P*j})FHyj=JfA=fow{?0<bcJ`K%y-!BI-C@3+g%gE)2oDf?pNy+0
z<5+QdB;wbIsPpT}cZTpn#a}GEO!3!C_G@Y1u6Xm+2t5xd9hV8yk7;Sh|0CANcPm7D
z(*WcLAIiqr1x}DWRah^ihau)WNVq_Fh|oB^NVn@8@N0@cMtG9&RN*;7etD+e?+Gs#
z^0g!5?-Bk?XrG7?&sUI4|BLW_;fF#z-dcK@kSoqGzg;hZy(IS$(gvOBgM=f6+Y9T2
z6NP&TX9#f`eWLHaf5F<<{5#w1mk;C44Tr(Dt?-Le9`_Dz<2;XUKHnfjGR)(~jrn*k
z_>JccH=Yl^4CTexAH_N5H=oAy2d7_9r-VOt4}#aAq$^}ht2~cpFNA#=X5A4arGG>s
ze6X=yzR|eG%=3wnG@g&qdY{1iNBY5Jy&MPjgSZTPq<C;XZoP7d^P5j&|DyUP=G--d
z`q*u+?^uL=83cpdp^w)VzxlMI5E0e4Pp+V^5@}xF*$DeG2nOq*?-Bg>`^~4Fj)<tf
z`8n4=wvTs{Uf;zCv&<0e+|C7&Xre#ZkeSB)8llhkYY>%IA<l0;-))Fs*l+t(7xR@^
zFSnbpN87hJSLiSAW_|naM;LRIhsCzF?ezJ&h>>9ku0g&WBD*1;+$iefxU)__=MfAZ
z!u-oIpv~)R&!;*v_wj3A&s)0e@CI0cZ3>@i=#XJ!h8Ush)BWu&>Sv8A;#0kK)7K{*
zdtE9xJvDUw{7K20uz!3)P2KGA^Tti>ed+k`kDEWf=lId<11zxID_Ah8YQ$yZ4;nWp
zXqr?t@`~{Xj;oolHA<oX{V!Ye>LU0;IVb$~fJF-zRgLI9r(sU;-LUPubAB_YYWS7o
z-+ZhrJY`~Cb*yHKy7c;alX@%)cZkgiwn-v<;Gzk0!fi?r`p%+b=ftji>rU!S2Ll#`
zV|&k8u;}19mo574oZms~^UxL4{`s+Az4{JL3U_?s;brJnCH?ixvi=qSfX{U^4g#o4
zcFS3k=#N7OK350ik8OoZM9H-3y-@_*uKz{8*x}GxvRC){7M0{8)8KYpK@F)S9~uhl
zX8#OnF@Bzi4eGorQeuB%ct{tv0z9v^tbl%8;(fc{fT%?LR{WOo;uOYsTbvk_Va2g>
zGy*&?hLZ;%z7%U^uZ3VdFaDpFO=a#YDxX4R8Jz$muI$Ws_obgK>I&u;&x`br^b4p3
zJg>tMjgPnKDXikE#7icE=SAWMcwQ_TJDCcv?ZH7L&+8z>VX(TRL<fdra}Wa0Yd+Ge
zzJt8g$?Z~PM5jkHVQ6P#N9TE7uEu!!KGXo7mlIQIu$UlrabjiqE*2fu!-<~f^;_0#
zJg=1ql{e$(ZS2-J)cq5v=$9M~pG>H`4GGEZ%bbEB-JAM$kQjGFr5z=v(!BQu&&yYS
z4@NUNRw5Q;rns}jF6n!zY8Q#s>FwB$I*C2g8LAp55j?Nw(2i7?oRZ>UNiSwE_b6wW
zqmB_H&x>M=Jg@0gy{B~ya!I;^+4q)Ap4Uuhdl`||W$?TnK+{eOlLw{fLd=c#!JQbU
z_T$;IhEmt7czOkuHI_NLQ7X-bCFl0$V2S5N#pOI#xvK`yP9T8iwLO%jk}Fg6u9p5e
z%dYCkFe~cLZmjkdVIK3ET{R0O$n*LOP&_Xc5YI~u6VJ;@sdSvpysd0BRB)~A64a5r
zU7}knJNe^|Zo%)W^a3{I4$b1~^dBhRYokP-*9}y4UoSf6BhPCoRsF2johJ56|DD6L
zF8!j31JeU};2tddz{EVy%T<);dASbcd0wu~JEdtCkbJyjjE__`b!pzafalfO#5~W-
zshXG`$W}e0Hcw6OO7Yq9yR5(UX?|=3&x>nhljp@1ypu0h?v4sdYG$S9u+1-L#+o=g
zO;?@CS2Wqk^J0Tow5$DawshT(Ka9t5>4l^YOzQS96gi$3M<>fT^1NJ!f^26t3Ouis
z)`fWX1t)iLaw>bKlY2Y4GRuc?^1NL6sw{8z$n*Lk{{6`F;_|fQdAal<*>6w=&&%<!
zMr0pjN8q#1rH{#SVTB}kUSv^`=f#%_<axPENnQ3<)(@Y3F8{>rc#b%DUM_ud_V>&W
zpM7pE?y1?=m>)j-T>knj4K9*cE1QGEwX(CU4?Hh>=mgJ;=M{NgJe7>+)t3?Q*~fFl
zcwX;v#K7~SS3%=>(OqB?KKq7X$c*PjKZE3Xy>B^;=fzXO9i&^(;K)HTk&VManvZgc
zIK3iv3D+Tp6Eu>QQT}+|YnfP%)3%Ta<zGXD@w_+-?PM0utH#S{9lgeq=f!`bYWkxy
zp4U?3$lA3VJTD43$FqFRlZ4McH-d4;fCA4;GXgcT<B2%cS8s_HWs<vusoSaQ8P-x4
zcA`L4LpgNdc{#Z>OXp-8@VwR`vzqOAUKtEy_IhRo&uc9zpsKNy!Siy*F`ng1s3d&$
zF*A8y-7yN}dGT+8Jg@KZxWi|k>&0ZpKLpQfx#_FVZpZxKd40v2IxD+^O$X1*op6h?
zBbW}Jmy?%e|HAsPR<@JZWO0;@=hfSeIe1>%G6UAi9&8cdc`afN@VwXp<9Qv-CSk2?
zsxY3{X`DCk+2<m_^P(fdBz*R{2=KhdpllL8`&<NgUb`^@KKon*cwStUnLIC73wd4#
zK`UEjV+x)ZWj4xW@VqGR>}AjMYDR>)SWIHAYziE6`kf`u>u{67^WsI3f~f+}Yb{#C
z6G^h;dHoO(J$Th2&x;4QM=8e=JTKPj>c7hu0?%s|+5?|`j1r%V*C<S|b%+6D63JRa
zn|(wK-E+E?w97dM%W?Z>4FDhOLsko(7d3$Abv!!&o>#Sr;Ca1-4&Z)_&X;?yL}Y>I
z#RWXJ{2ro?%58zvAa^vImAe@Vq4#klkmofDxxn*!0<mRq({}<gb~p@iiMadatE4_5
zAF8~^KHlhY3;Xi5YB;nbz4c8*#31Z_hca$h$72!qF68GK$Cd2E;pPwUF0|oR>@{2=
z9^U%SMEZva(#;+sHWR<_|Mq`}_~m$B8(R;WN8288!0j@`2?hLW7b0g^d$(}pOL4;_
zaU1e*<7)``gCk6~;OrFuK5U1<Y{D_vW5JQ}HU>^{LaL2{Gn`P_b`Am;U`GkUB^Hlm
zml?Rs38^*)u5v<U8v{RdLRA|BY%+*j_|0!>=LRjtnSrdvRC6t^FSNM6(Bfs$7B7po
zcv-Z?^}fXwc<eti=(!^3TT^IxB(l(hNMxZWk;p=i%JMqf^4-b@*lG~b2pmAibYsYk
z#dL%U8wZ2gxgo?caGl?q<&R`+FrDx<?8a$h;6xWs-~kh-%^y2*+6sqmZw|yo*x{Xy
za2<AAX_^7oq?riW))T)a7Q$su8?!{WsLbz1n;CE`bN^ioxcr-@{|p0ec!U54FLMLv
zLr!ZQr=IQHxpSgJX@>+BLQa&PQyS7KUEM}VZnh@!(2rXac^9sz3_o;<(&5lX+yyH=
zcL7H(cCfj!OIY~<iFE9U98&w3oG9Hcip*Gp!ez0QIXtn#V_jqwP_p6tID#<Pd<5uB
zeudo4+_=4lgYwq0v=*zFHqTp8+qk&7v9-BnAtD#7Y%xw;o(s2`8wa{6Je7fEG<W&p
zrWP-0b=Q9rH*VRC<#1yMR_oH0aMXrXZPAjAERx$`{@fbe8o3);Wwyb&TpPkOVqr_;
zVt6}S5Hu7m2(6W=8=PA@d2G{iyIe9Bi|YENWzBD+oa=E(;Ha;+PiJ!Zvy=Y$xL7nA
zVx9)!G)~P#MC<%!tTEq=KD#Aw<&v=A>#k_kbNG-mrqur-R-N3=xz&4dMO#USf9^OG
z7BP0~_eR$S_sgg^EnnWUG|;NY-j8EpwfFza#JT@sx}2F)MEP>O@ADh)?}~iN!JXWf
z$(LM}Z>VA6K9yn&x5Cja7T~QxWQ*BjQ6VB`H{4OVvLGPzMRMjiu6fQ}<l-dGoR9g!
zIdhXxFF7;&2=^B*6t)Og3Xc`?;ezGP67r#s^5w$Ygm(*#D}wZ2N`6E5o^VS%<gol;
z;m*P-!a2f2gnU`V{KpC}5?(9h8xyAgS@@AKgJ%-P_Yw{g?kJoh++VmzxLSCE@ND7t
zg*OU+Dttxw7a>1tu-=ZsoNzDUY~i88qlLE$xqbx8zao4`7{e52JneUheS|}Vi-lhi
z((aP^t`OcLykGdFkghP8k6+P<wL-prr94e|kZ_6ctHM)-7YctMyi@qF@Hycd!ViRL
zywPAiy@a*GvBEut4Z>x@qlNu&YP0-M;V#0xgbl(Yg(nNo7hWZNQuvDSufjyi>F+A+
zFB~b{RX9`FBwQ&xUifX{6~fzu>x9n=|0w)GxI5l`vVZ#v&k|lNyjxg-cLvP2g>YM;
z=gf_k?AI}_m%OiVws4+sx$t!1c|;sD<H!L$NA7Z^-#|oLZWh{l#%Ry|lGh2z<6%3W
zk^H>yCB?rf`OiXJHmqJuQ$t>v*$!U+iPb`TX90Pl<jKOlgfoN(2oDxE37duXxd3|j
zriuE=r6C?G<l7a>rwP9;{EqPZ!YhQ=3&~Moxx0iv5qfUjqmthhdTt%x3$dK%)>TTb
z5@v-xg#Cn`TW4-0P=2K1?RpD&ykz_Q2-&aud$8i?3R{J%g(nJ65nd>~SZLQ{=;L=&
zw)+9$!@^$*?Q<T|Ka|YHb(p_Qm=<;s{y+A<1Td=VdjGw7GnvUUkPRk4fPt_>LJ}4c
z0|Wvi3dkl3iiQ9QL<t0vu(%@b`+`zHYjCStms+=KYptzI>r#bktre@d)h=#zsjaQ`
z|9$74JM+S#RNJcmA2)gP-E)_7mv`U(-E-|azB11e>3VCpoYx^+uAiLWA&=4c0~IGJ
z&QLr|@hHU_#bXp{B!%_CY36^(F-%_m_i+r-?{pX*;`-tjr$pR~88=kXf=xFF0rYdf
z(J`I>T_w*WbXC}F9?EZG;~MJL*|;$Xz-i5?)QGLHtrfwz=l~fYTrk#)=NX#^UgtG%
z49Qur&U$MQVEv4H3g<%d^sTdTJ97-5i#yI*q+_`(kL@5fVzYVRbtdD)7^g>_javfQ
z-;UWu<{V0WY_`?M^PJ5Cud@XD@Sk)xj^{<czQsO$S%|axE`#6Zp^_7z?CssO_hQ8P
z^{s|JwvY8|ht2A{3V!M<#YT5bp5sinI~y|NxZSL1)BUK^-f;|vc24Pr3MrR(7dC(W
z*819;tLa$ZN3eN5j^RS+8-y_HST{PNuN$0;kS>nEjtI}e#`dz`Stj%)-EA0u@uXz*
zP-Gr|x{FZ1XLpk>^~SPn*j{lA%l22JZJ*CEe0P8pnB*9C!qxfRyQU_dO(YTz+;vJ~
z-EC(jE=hbV(rs%L?Hld%06osVfh+X_Z|o;)_V(y%!`#vR=)aNik)aW+hyMF*pE~!B
zzh}HxG$WB$nY;Digwtcj(PI<t0U2wZff<kkA|Jfg9q4VHlnC~`{OEJn25u|FD!`i(
zS7RmM2NHkA;57XnbU#3KvtCC}p9#+hUuV$^?x5VWx{(?j=iV*oTyMXED#ipteUJ$}
zLN4y@%|Vc^0}LMFNW^%uTCiCM7&hYgZ5lj6u8#{IAt&*qc!U+q%xhjSo=0Ak#|0F1
z9boSfj0ar@7~in@1mLyDPuq2XXCQ;?#c>GeI=~(uz3e)`<%r#N9bhi1ZPx)_0FB9Y
zfO)j+b{*iCP!-=gzz?IwzIA{-l6-U>V2>;Q?z9dtIE5rr$~wT_I>g&`fZs%U$#sCY
zAjuxr0lpX2^sNI-Yf_Q&<T}7pnYFyj=};Fa5>8=cNao*BXTvExAHIxJ@WY;#HI8v`
zk-L&y2l!MfNUa0>7Scvi>i|DR@ql!rJ`(+qi7Qmhihj%njZ!f?dLpZqS_k+}=1r{w
zd>-?r)&V9LbkFMmbHb5t9pJGPed_>cV5j@n0bWe`v(^FbhN`930hazwtpj{HYgV0R
z8X1hfgueXZ>j2Y$PI4XKC2VAB9pF4xbCoR!R0@u|Y~HAS`E`J=XHk2*4)AMiVrm`W
zCW@(bfJq$ltpj`>YyDXCV?dy&UzA+SFS-u!HB^;a2bdP7_Ph@8<E+N>VY6E%M|pqh
zTL<_k#-`Q*riDh|I>5)UMX7aw=dqyIb)b?{NTma?r#i?_14e2G5>GlX9Q$P$qS`a6
zBhA}=#yY?g*%`idfcY@vUk6y$P+k=1W>$gCipi?mzIA|Cvr)cvfJd^TzIA|qiQ*%^
zb$~~)Jl{INKcMVe2bd2b{&j$9+s?lZFeg6x*8yI^{JwR7xs<1W9pE`EADlvV4mpK4
zGv2ojFpsM?>j2Y;T$^=(KV^yjb%4K1mHu^rX}a+%UI&=Rp?@7<%KmkL4`n0lI>77E
zfYds`axU?$1B@jS+pGgjw&fnz0p`N1sda$)hR44S@CnQcPT{ZkMy4n&b|zKt-8#U0
zndDyw_;zLmr_k)jU~D8C<XZ>$GVTN4I>3Bs=U)eSCG~yAI>4_|pKl%DpRl~oSO@s0
zEblYd0X~iz{ObU(;h_aiAql|3DNJV_{p$dKhn4WJ1H6$b{ObV!iYff-0RM$4{zK~k
z^FiLf4)A97*%w;}m}i~jI>6VmulBeOFkc7$r`7@fE6*O_6!OdmPT?^uIJpimIE6Az
zI}#)TwHvv6hEtea2bfE<pBz62UFyWKId1$&bO|_xKShvl9bhp~c#fM#j$eC{1chbT
zb}`^ka04QGxHH+j(lk`e5zGEWcO`CRd(xaCNQSo}*&ztzU2M-Otay3O4G8-S<n0W5
z1BHWRcoY15g>w?NqFzjAmIQtQ@?+R~-2tV1m*(=P4?SZ;O?Z~={RkrX@?;veJ~p!N
z(+CY*JhvZHz6?KC{JnT?e|LJInTz_meEjakiZX%6AD&d8^BL;A1QC4E!i!q((;-|0
z&jl>NrtI5_P!_;!wtyB{HJHVi0tT?sOu#;O+;O2eWU26Xq3Z^00~wL5>_`Y!msU1t
zbq!)=nZV<lMd*@BJ^~$_gCdnA<NWtj$`r{8CVWa;pl-VKgQ=iXT!q~f_^XRmjc<Ye
z5_xO?k((vL3g`;_&CR+T`)jbQYW%UAP63x-?!(d_Fu||gLYILaYi<-gYZRC~&uN}A
z*Y(oOdq$+*M;XQYfp0Kn^s8I;xT{;1H^aSWT;{B_*_m@P50}-T2WGmnFt`To5{bvg
zUDru2X}d7;;I<1Rm-;gtloyu*%07R!WF8o#!V>vrh*VhO1;*bGU>#qc;~3y?if*ds
zH)onXiGi5P(@i-xSQHG30mJ>7#hFf!lL5o&nP?J4TIo3y8!{gOm@D2ngeBNKXHB4$
zp5u%VY^7(N5z<<L)_rCbr?ZN3!gOX4Mq>kMGuTSc1Z<%85_s;BaC#0lLZp=*Q^i@S
zD$Y(-akamStNm46-KL6AV;$=QCMtn?T;~V^zoj6QaGD7vaDVK^zN2SO(uVMwk2FT-
z;e-lou5%c{G-;*VN{?y9VQfX6B$-KAj13kl-Bx<|y#^L43GC{S)8v$uBzxU&-_Z@Q
zs6N=RCbNH9IYyER9{>zE7tbXQ7XNbm8W(VxlRE>s`OzxryZ}Q-V%wcwhL6KWy+rP|
zfaBN86bWoQ>t$_OGxnx+>|5(>sm#k!X&v=(v%SeU4hg^W>luO_<2i#-RAAo<)2l}e
z?>~3Z(yukASFB5#FGhHmD=c20y-DoHU94JS52vhJVl=5$OZbvjE#XgEwZ!eAwQ7lA
zwQ8A$5jDT1eo1q2{ZgKWc>n8!WPo~pPH%H4W2leQI~B`D7kZa++2{`WbMir`?ULqo
zg48iTtt4$!nj0iP*L(N`R}!u_3De?fliH+3s?0R+QAy=_Kk(x5lC<Q?)4z~laDF#<
zZrtnX#)Gc+6RbuJ!<ZlvTN9ZT$};XvPH;RFEeT~7?aCk~UpQKUDwXX-B9_1+@`&Ss
z5H2f8BW?fn1*}00RgUP2+M0zsF-5CJ&Yjg%yP|3Cf+aN#H7iQX=GHA+aqN(}Ra0gj
zG_!h`!MWpSPMbSz#j;~yk+Ny-fmKx?`N_VlUs`RKT(#^^%k2}Zj0=`6JGLI=)N%ET
zxPtD1hs=ssmF*WFQBqz~CN^Hn%FBkt`>m*5Qd`qh+dqCJR$MP0Q9K`9=mm@8D{5EP
z``0s#7dI?uY#Fs+*^1`c)x`~^kee5`G|UGI^RgJLm5yp!R@aPxnic=sWvYeGC+kx$
zFB>N7RqyR8)##YA;mlzP;D+N`eXL=u3T-t>8D%fFWyDrDB@UWA!Kq%gkXA5_-!7`$
zxU8vuwUAS}STG(DTCgvC{Bkl{VPzEg;90Y<2Ig4nmqM&xieW<5D+f!{isogo$EwU?
z4xwr^ado+@hF+~o8;7CvovpSabBdDeV|hwJp!imk&Mo7SC0Ocmk_7xUT7z0vjy8Mg
zKd}rosjmO->eG$W%Z52Zv`(%=tt-=~c19Ce%A`(PtGZ-K&&TrIOP0+Co7&I7l^sr2
zbn-N0Y(?VCUbCdRzM<A|uZ`(Qj)hf8UUzjv&1xBJONI}vG0FD03iaOdtmQhi>qv**
zDh_zV7+0FNrBVCmQ#6imLNX<QgMUuqc=DLhk(VMQFRE>ZLEYMF(2sF2EyP%_ZW5~b
zA~`_p(X$e#McChEtck#Ugyv<(RxhbxVGZ;BgI4+t2bc2hxf5y^#!bm`Ep&Fncekg`
zx~0u)8f$R?$wUyl9J!&CS1*;CwXxxemNnKcsIRN9UC1WaEUCp2Teqyubv?y{uWzbe
zu(}4yYirR`o@DgUwt3MQL(#@5T)JdwL(LNCb*fufwuAHi$ap`VyAKsp-MB!+$HH9q
z1U1(k$CY70ZBx^-6;1IG#pR`CBa)W8`+w0>{Vp8ie!kmJ-hH;=7>{okKPz%}_#CWV
z&2--!zA<i!d~R2MF~8!coaf->m(O{|Tu3s+bJ{2U^z3Sb6E8J<ZdaR~9b_FjKKHVZ
z$v2Ms(r44(h6s>ctlHjA+SRI^o=D1dss||!R~)CvmIosE6hH)*g**fzc^kw|M84}I
zA`$g4e25}nSW-?XPEnkpI8U)wu}Seb#Zwe7RJ>Gii{j0SKUDmQ;x<LgQ+`$DcNB$h
zhkE6p6Is9g6cdVvDGE;x@v`11aGi!<pm@0=XLVE0&lR6l%)p&9!()nl6o)B}SDdLh
zUvatOTEz<$TNQ6nly%3T{|S{}Q2azO6VC)Jzq4Y0#Sx0ML&ErG#ZwhGDQ;DKN%0d!
zE*8XmT@(i>(%1~cCn}z%NV6ae=chN~1By>6zNq+?;y)FK;~|CVCn(NRtX1Tsf5xA#
zc$wmLigzhKtoUoi*A+ih+>?#ZVK@M!d_}$<qg<!BO7SekO^OxDFFr_77F|NVMJlgS
zyi`$EPC`7_(V_mIDSlZSpA9&6sqaL^|6kUvz5=gi*e>BC1MjDdefcv*%S+y>>9!Mb
zntn;~H4T49<@XiI5u{!Z=QO4dD`pW99#grCVlN`f?XOs@I7;KkD$07*NGI!617)3R
z;A%~OqT(rv7i+%D6t7ggTJd@!^53L*kK%6?UnF9Cn}~M2r}&YE2XU@u{@#iMh=?0b
zMEa46Rf-2HP9`GV93t|sBBEc;P+YHgr{d2QUsL>pB2L4SABVXhf(3c)qF#P`A<Ek^
zU@w(<-@x!g6y-Vsd5+4~mg+*47c25j9P_m(o}jo^@odHO6*nkuR=i5_I>nn6Z&SQi
z@yCjfC_bk67sU@1|EY+Vno=*ZJ&pR=^|SLeyg*Ur)gZn|WouKlRAp;Zb(G51rs_nM
zrz%?8s&iGIr$~!z>>rXuh&%JZ*K7E<6t7ggTJc83TNFu)q8_;}0{H=w@(xA$$O@Sp
zT87K~9w0x?QkHo>K#$ikpj=0R?NsidNa_dUdn(HH6>_o4G|0mE3dKsr-SWh7&gJJy
zrk9U)z~fXtNs(VL8GorFSych#<CjQ=->P_*hV#oJ!yi-pmEyCC{Mg9&Hx*@`5%l3Q
z@|nDJoX#bmJ#KbBUg8?R^Kmms!{xpV<?`(@%O9=f^Nsy~W*zh7t>!+iJNlFkLt9*5
z{Br-{R!ZDZMGH0^-~7|hu|UUk7m3gO@Z3qqeTq}IQ;Ci4gYJ$K2X@59G~8I;f!M5W
zc%6r^y~6>d&c;<i_Up@!!~7;HL4B-?)i)D<n+IO!4qOKw#5l6f#?>Og`Wd&9Cwbd=
zUtA6R{&JV}K|7F+<ucrs+w98&ud@=5OL2PC*|HiT`}LjI-*B#}50|i{zBA#sdEj+6
zK;J}q)Y-UGA^Y`R0e$ljMtx{{Qr{-{Z60`?7om^l&8)L=mm$Ef@1M}e{X~6yLbUC@
z4u0n0c%bVLbDSIPpn%LcZnr7gboY1NJtv;mC|d`3ouS>#d4PU8mP^NLn!kR*0jd5&
zlalr0H4e>VcZ+L;K8{K2Y*|F#@Nlj`I$pofoX_OMKY{VgW5znGkI$mMZguiezvpct
zpiP&06yA@N_;}f{;pL@6_a9O^JRUEN)0yA0($e9>5mr`KT2?OMpU;UeG!@&46aQr5
zz{J|Sg3hV8wRbK~tdI2HdbzVP5p^CZ@NwdY_9H)D`0v4CcaHnZwgbm|Jtrk-L)R&K
z|1fvt0gbew>%xD0BW>sg;QLXdcUzY5-QWFjn)CZN5;%TMp9bA_XmHk5*n3y`I>CAa
zAEK+g{;^>Q@Z7W~aL)JK$TUJA#HTke5atTF0p3X|-`xv_<av%OXnKb4?ghgxrATN2
z^+m!oy{3G3#L4C4kElm5KNq9f3G_o^<+}%VFuXK>Aq$8E!zeS5ho825caosp01aU&
z-#x%vC(C#5f!JO7?t@Vk%Xgm%jY+;ct5b|pg%eI2x@p&>lUW!27(YI~JFm_@zI)&a
zD!j>K)<7Tnzt`n{sG<$s7KEYW$PpL5d*DpOTfRFPTuHwB9Z0fAzB}jV`uOe#ikRfP
z^DV%?%Xj}PR3!QC!oW@O-6PbO;=8|#YWn!@A2T+^cmEd~l;XQLuxcs3`;*L@;=A*G
zgpcq38|EFW6y&&*%hOoIjT{`|{Y~^C>^&dfy_BMl@BS~!hX|41qYd4u7zCfmckhX+
zrTFgB-zmO3@5Fq3_rJ3yHR;BbYa}Wao8Rq9BvKo?|AaS#lQ_7^fawl`)<Oudp?f^5
z7HNrG0x`NAKR&*DnAP<2-8t&AkAS)_&v(C>MeQx${a<Wiito-x86V%BZ)$ve_a@dl
z#dkk|1wEeLA&e1UWNhe0p3JF3XrRd0(2YEm%hm^qj1Aq$R^_Z$M88E<DZV?GUEed`
z{S8(l#dqi2I3M4A3S(1z_kU1)C94Kwjy7~pV~bLJciMjbVtn`Kusc74?>>c{;p4mi
zk>xH5<Qsl_Bz6W1_VL|sWFvfh_j4)x`0gc4@8i46D#Jd$`#6^8<GbHZ*~fQ(j>jBq
z=)N!gP#GIU{ji~XI_ecD8Xx0Bg`e-fiurwf_g}IbVMEuXpB9_Q(d^^9U%_}E-<`)*
z8@_v2DufMP9wTByH^=}#-<?F+HhlMS)Bzj1xf#qNHgq$Q#!O0h3LWB`lprE2hXd{e
zv@sOC4GHqyR}jJp8NQ?pvhx?VOCsjuuuUaGep&>{;Bn~ZyHob_-50UjEZ=<{DwpEB
z%elnIcjp4<5!ldWVS%DxY#7@Q8@f6oP~t?C7z$E-K`-b{@!bzcE&Y7=Q<&AqcV9`>
zd&hV0K~=D!d!E$7iCx94KEC@DHps_!Kb`x)$9F%JMZ<=!X~o3YQPlSte0M&a`uXm+
zvb@jWyZ?^meJ0<%o*Mjo_w{H>8@_ux*3r**zn7Kp^WDGA6n?(@Z<xZ*cYl*9{zH8C
zu2c>ix~JeyH~<^E7qHL17~h>|oh0A=Qufsz`R<(R^`GLqbNYpk?|uXePV(KoU@(Aq
z+>g;xN4K+3#gNN;#3bK+71Ey^zYtyO#IZSUT;7pjt#kzW`0no^Yv6QO?A#i@`@6`w
zd%pW>>QTP?5-Nprx8a$r=TPKv%d*LLPau%5DSB2wvs<1`uJrdHU&XLjP`L8lJK~Iy
zfvqTy=?ve!2{M;<>D3PR$A!oseD{9zDBryYB6vgkA~xZ>GqP_9LM`9D0{-3c-3PFu
zOda44AIhP#_ge`3Cv^P{TkjnZx}jSOvGuX3`hJX1Dkl@wD&Lvw?hHJJnuiBKC6Ay2
zgBqvr=LGf(WKt+T9r^+z0+}R=mk5=7WWY})AG`)TG0-8PRB{$#6m&ESOr8SGQ|h{0
z;Ql!j2z|S!l6Q2xc35IPbN|eP@W|)&axybVXL{{$Bd^{F226W|GCC~}saa@PvxQ8y
zNX*UTLhaB(!gIPV<*rIIT=$?nhG+J04$2#hPRhz_lRoNC&&9#ou|V8^_d$BxY9$wf
zSN%CiAF-8Y`rM>VVNH?O!Rd=?=67)WW|^`(ghbaqDtTF6z}PMBlZg?*CBFI&br6Vd
z?05D$7hz@S^Zw`HLuer5;&BKbkYtN9y&;q1!t1Ah$7R0{0$-f_MMp((Tl#oOTl)B5
ze|}3JFa3P_IL0F$h)>KXVi(h2NL*t4JQ%IBoN=^~PEHesHeLx4%x}Ut@g7FtHwVuF
zXPKVaMhLXhbF>jWp(?W^5V!H0bhacDU<wlQ_eg}mVs9nD6m)p1pjG~YR{0BB<u7Qu
zQM&7|DMrZLM)w@Tcx)h26XuC`4q-7iL*}N>w1A&h{Em%aURgnu@2H@Lz;bAtxV(33
zCA<@{fh|rr7@Jr#rsq%-PGFa*HDlX*WN@d7o{0qF+~j$CXVNuyT0d+h*hso2mWh8k
zevNY_1<%lXL%L?G{mw6c5MWD6@Vk#Z-R~Plp5E_k$DOY8ai?j2c&u=upHcF3C<1OW
ztR=VMP*=ceF~UK4CXM<`u%3<WV{o6dU|v~rc<DQFpZ7?77Nf^I6Q4~WiO(>GTyrpP
z3;&nwXC+DQw|XcEtG-vZ!fiFSbNBJ0<HcXf=rZY~tAy6826~fZORzOZ2pt+JgdSb3
zW@6P=E^{_;m2^KlRSoWbBM8ye|7R%B3qaCe+R|t#!_`TCtj;g6yV)!PKOYRzV`qwG
z^TlM^!qBg<sFS1N-)BJ6%5;+a3|8)clkL2>%w=8#ti|hphZ+5Uj_kaAKa7w6G~+pG
z?0c_C&Sw6CUJW>@>1)GyHjfp4yUM+Mca6MhY{Pl3YFBtx_-tW3f1UWw{Qi-0c<JJE
zUXpQO0>2J?=Uh~UxBTp1@}2SNIO($K^W8DvP;X;yc|SXzk*p^+@}2p(K*al!e~aHd
zfa&qEe}v)~MZT<J_!LDxJW-yfSgY8ic%0%XiWe$gs<=h*X2l;W?&CL`e%;4!HvO=V
z-)#C}AHNy>fKL?P6n^vhd>4-TTAuS}l`YTt8p?P%ZF$ajs{AV=&a1*}2DZ;K@)$+o
zD<hna`FUj{B3h8w3d#kFe0fEg*Ki_VDG}v-4&<9F%6!X4oTWHdah~EL#bXtl6;~_D
zc^>&sSNQ_POBDHGgZl4Kl=D4g(oPuuu;QbNTNR&C{GH;<ihojkTk#{se<<>!3H5eX
z?4j6Oac6$9%#T6(12le|qRf{;_%xLdRpbX4>R+WugG7{N{tWPZl`mG@sCb3qb&8f(
ze4EOaSNs!|A5?r?@hQa}imxdO&ln$P`H6=0AZdz7W(+Y)kzZ{n_f+gpL_WDs0NU{b
z4U*1|uTh#lpW*FN<I5>&TGP;6GaraqiGqu*53{42of1rOtZ_=_H#Ipzlx1Lv?`Fn?
zF07s3vdGLHEHVC?`SUUF+8@iQfIhBm4IaxEVYZ?#XxES>^-F6}1<{UbIVB60H8j*>
zE~hV7-HMt9BpN$oN=Z#KmU^1s(hRl#hJ#64xp!k9(hW6`{6*J^>w#bF9=vEZZs&B2
zqw9+;g6;Ftl_CxE_{&`a**bgII|u<d6*-j}u@$^Y?q|N-W*TlRkLLti2Y8(=*be52
zMV*Zs2idQ02lVmVFZHo5Rv+&XZ60`?KS395L0M<x79zm<8Fv+K-buT&&c@9{fWO>(
zii|lgmdkKkE_a^I1F!R&9LI^%qt3=HgY4HA>67XgoQ9M7&Vb+Mp^A^7kNszzja!ER
zzrF&WKAy5|{WijH^H4_^_vwGzO?xjzoL?WUlyN_?z38H(zH8y9K8^>vPjQfbJI(m{
z%Q$X42m8}qfq}acVb<An_aT6O>+*3C;q!oXYzN&v*!=Y?^|dz-akjmW!jG}s2oN_J
z`Zy-7vt<!|-QcW7y1n7g-hlDf+bRQEeb`OOV~Ej}sNZktQD@U7&qj4a%G=nK9%h-d
zZTYjXC_O^xv+>X8&qgpt;gbB>0<eMKy=y}xcWV$F?O{&e#qOx?^A;_xo_GD?)_HF%
z&K~;GyzC)P@q62byK6h0-N`HJT$!=eTkMX^oCjN{TdNjNn&%F1x1PHA+<CMI{X&NA
zv!J^P1!a)~GfB#9`vZH>a;<SAvLs6&l#Sg38_)ryhu!D5(HY(n^nPG!r`gB}yU(-+
z3A@iS12hs|hrpEG=N}@@<Ep}5Y5rs;j|8_skv9Q9!JeHqBPbNyg5NZ9vs~{fgog&T
zn}87S9fX8dh(AmwT3W3eYeqyQ82XO)7Ch-=nEHk+-W#O<93_Qr%wxD&HT)BJGMS!y
z*U&ZTyrM@Rrq1ia4G0E_CE6QjqtJIlkBb;|yb+AP$zxWJjJ(kIy6^^teAfxc4*Skr
zh`Bxe-T}xP?kJs*eF4%Iga=1>6^`aIqAX9Y$VE;L3}b}LwZvfbHslYNXPOE`qN|WG
zT%K>ltSH%I;qop<6#LHMA(@Y|<f43Z6j!*;n2sOXRFt;i1j89Ny~6v!ZY;{a1QFr=
z({1}a>KmzIF#1!*9-v|*Ita&pxI)FO=pE?I@F*3tqZ=rWRxv+%B~^`4u^`%+?Wk0-
zF#0}Y$Ep~2a<`(Sh#NjQavy6|%~npzpr5^t9(BT#(<y@A>PGPa+zB5d4HLfWzgW%b
zDxZc$-#MA<38a=LcXx8hxVgv;9~GhfS<~M~=h9E@%UQGPG}8saD9LT%n)GfG8;P=F
z;rZRzS;}{%;*1hRbJG$+!J!bqckKmbk#I|7KE&vcn0I9k{Va%AyznYp5OxpGtJ$=G
zxHx=QWIHgYy3q;WovRsgs#iGSAJ~zQQ@zRw-=k6_`Vn>Co4y}Z1d6i6^mh1%Dz?k1
zo?qvLf0RRG%&_|%ox{ZUY2Jb;sXO5ZrI!Llh0*KS;)lB)hrJspibu&<3je(8bt3kP
zlA9KOEc%#;{i0+$g&$9UT|~oo4L_*`8NO@yDQ$q^yN0)FxfRj7Snks~f0n$J(e2!g
z&*c0=#HyU?CG(x|Z&cOzXcyM%dCfaHI)dW%jPFQ$r$u|SFJH|47?p$J;V8L*;a9TC
zPyqR^lUV21+VKbu6wQs2X&!!E2OI4>b6+!S2l?S>=`e;r499*6p<?YB)$tzu^b3aP
z1tRR7*hkbmKcJOzVri@t_^wCc2AAx{r;VI%Wbj>$+|9^YF)l_G2H(|;wd`1DwgP<D
z4Y=Cjh>e}ac<^0Kd}(YYW$;~ZmiVEuhu9GCT}}Lm*h!2B-<3<o2Z}0UoGcRt-_@K-
zDq}aXeDGaO`tdPZ)DEw*@e^aTvK|KC^&!bWIkuhY!FM(3r^QMsgYU}Dp?&87%LCta
zxul;R<8c+fCXmNN$t(IrAl88a;Jfk|5x(m-?ql#>pG6L@=!H=1_fQpvedhvnnOC$U
z6ypO(7<|`PB*mK{^gj;;vy)m;Vc$*?k(EQD$;cN9u0?`;_jZJEfcla$$nMXZBoXs*
z*rpO8|5gNK@Hpfsl!F<k56YRSpPn(pWo$P1u8YySf*a7HtZ<PV;mq`yoV&qym1*i=
zIsSt^2EME5!C-74vx4ucBLXF|;h`Ya7vT2HX%`;jMy{r+pD<~qn@a(wi&z%B4t!T5
zr^Ps<KMcO>Xyn2n?_|)!Y42L?PFurk1L42oMlN<9lY;Ncs~J@lPzK-C?8jh?>l}o^
zcV*&0Q6$C*1Yz)9d6@_l^%6VeVenl|D<;McW!1oUtrLCIVw`0XJ}c09fmC&NteWw#
z?`#gZ#W9)y4ukJ%<i^<VS>Cx;ULE^6%LCsvP4@X(H^#GV`20Y2M+rE~ja4xP_^zyh
zSG2{AO=ri#zB5&dedkj-Zoqdn0XMs`N~Qqc)dbw>#s(s97<^X~aGx6+$pG+OO~6BL
zj8kdC;Jcbqp1=a*6QGr~l0NNZWL8S#u#x*%Ip%bFH@qnjo{oSRXB>pVccs8Szn?7t
z-?c{M)lLS_>J&s(S0{rzhX<0%o!<?g6!3T^=)$v3__9DIcW#%LsRw*lmTJoXj?Gly
zq}8Lo;JY%Y(B)}BMmGl7?eK?!JP{PSJoxOf@PdRthTja1!S~>i3cwEYt1K4woq6Vi
zedih$48AKEM-XA(`B^jo_hWpr@5cF0#=bLn)oENjt@}v`IyoLitP^i$wc?yo1--(4
zK0i>@4XIo=OzYL@o7|jii0$X#CloZlb@2Cahhyxxb(|1nULq0Qo=-xpyQsr*BpHf;
zIJTaoi@S?E9E-3gA@ixBXEQ5XpL;y~ytTOiThV;{xW{HO>|uECz=nVvw|BcdFfzNe
zo0XOWgUQ(_H;|%fdTj}u`&gSGACha@Nhzi(c2<U}id~d(s!YW~@<f@dD>#az!%Fy=
zEK*&&!3bfy(U~N`nh2)r-Vf;tqu9aX!NYQo5_e3NrPB7zB2%(5?OWrZpr_Ixg$=9R
z%OWkuAI7~ckAGk^3LY%-iTM&CKT0!%Uwtw}c)tcdB7tXWv4KkuACn<OTIt~>970wr
zJ>86u-Ad0OY~VujVp1;NX@m-Fp3@j?rDwbmBCYgHG(uJ@P+h8CyQ|rBTeD2qOKo%t
zo1LCT!B$&CUtp@HzQ9zCeSxOt15kW=QfDhgHYNi>@4M4jPHU=F(^IWl?r+s{f2)@J
zTV)zY4WK&`xI=bh5tpn<({B9YR3h)9VFs7Y&Ss1=ix9^KBfoAdJ*LyeDDZHID1gA1
z48o_RrxF{&3G8;|Q`$Y?w}^|^1TtV)JL_0izw^u6a6<B&9{Bw?$&L#~&TU+=Y!TiU
z#<_%eQ~cke3gR_G@zP~WYl~}PA95}X94={DSUb0&X2D{<r2KE_Zd%jyCG{?;pFbD2
zFz2?dyV%XNE%=fpwAHM=;uzY?L8gy<AHVsAMl8kdVjC8FGi4hVS3uH!N)}^3r)<N*
z52D4w+B$?|q*&Xq2v*y$xG3>mP|8v)uASC4>>qLc_VQvdoa!CthBEs2ZNrA5;3sDG
z2}Ql*;-D|~5IF=!Bf}MieF!n#Yl$CBldkRKNm^qGsESP3+bG(NIai}-XIrkc?g~C*
zz{UB{Z-&qq@Jkx<^jX@Jm+>&i2m^u*^R1=Jo$Y0QL0hasCEArw^o=*Rx@3Nx7(}#I
zAbs`<t%*jpo!c;9Y?Ru5C8v;PO;a61v#D)tGKyux>iIA_3szc+nn+67vZd9vtLvMq
zYgR0RNk(hIR&79vN-@G(x1@&gN#arSLb4cb#hO;u!`Py=iz((QtzAboPgxE7j<m|U
zi-lDLtVo$nwH76TD6Kllt5iFmNgJt_$)uKcs~6QYG}K5U_+a)?EdM4g%d*WW1DVnu
zV=Gh)jPiJ1)`F^`s;G(S$D}z;(|VkStzFLDShlRL!RMy>=2DupT(lInN5zO`P1Ayu
zX;CGLR<m5Edh*n&N!5osYT|P*$#>?Yq*gy=f0V-r?TY$l-KlG6;8gaQ?RzDb3h9)V
zJxw*yuT2Z<vH$APW@C0!*{O9nS1qZhxzAM#d`E7wFN}dtv5sm<j;1$EmttTUtGa4m
zw0_xq?nGmx*Uy?%8@?$+%_%FLejB<z>%2J4!tN)OC0Ut!vI?3UlWGmvnr}5`N!2W<
zl5*9As&ACl)*joIn``Ym8%n3?0O?N-|Av+&=qqD6xQ(?`OOj2RIyGijXH8zVbP){H
z`VF$$Lnuiv-PL@pk6UU}8}qeo%%mEN$k+#lnd~?2n&Pe|ZJnm9*<#45Wn#bWRY!)z
zkn*-HS94BEjp_wUmhqIbV(5sSEyRk2Wa%jKq<Og$Lq-_GFrf2QSXedpi+;W#@8_)J
zeOnv8A!WWXsNr3d<Mx0zG<;_96ele!JSE-D4d%NY+?ZG3c5*wr{My~t$-Sxu1)aZq
z>W}qszv*|L-c{N#k9QM3=ix4bceW{)y8mRD$47FX^EhkU=XT{CX82;6pSRE{=gE2@
zez|SwyV_CZ7qFD`ocyF+RrV`+hHXZ`PQ*fv2|R7%WrEp9<fTv}v4dhKBA)+x6H#5>
z*fV~JBH!gu9;?WwC(2V4k5rtmSg*KB@dU+l6fab~O7VKdI}|N{@YgE8tSI*9P_FPo
zfPJv5S&wo>u_Fh0hRR1P9;+z!;t>BWmA|9-yrS59L%i5`19C+H>d#j!QY=>-tH|Z3
zn2w)Ph|3iDm5TCtidQJ!toTbsz6xf#KPmoQF@mAWaK36Lj#r$iSg*K6@q3EDROBmX
z=KHfE7YU`Djv+%VP~<B|$_o@vQM^d8Rq<BEA1gkgn1(}y`7u9LkYDa74^y0=I7_is
zu|@H8#mf}0Q@l&@VZ~o7zOMM8;-2iH^7R($K^q)I+6N=nD`w$Prrb%fui}1+2P!U9
zT%ov5@e;)!EB;dPcZzQ*exexVD`1q@Rk2ucl;RY{qZF4ao~(G0;#G>bD?X_BjN<Ex
zWq9Gp^2REjpm?_8^@{H+25{<P`aH$Xirp2<6**m*=|(G#SDd7HgyI^-Q;67Crz>)y
zIr8c*)cDORU#WPFhI4{F)7`H40}cO~%GQ4B;~M^~hCi=}(?%Qq6VJq~2hX@fzTG79
zO$Bj`VwK`##c7Ij6pvD@Q#?koNm0&w(07u`>lDvcJYR8x;%3Eb6t7q0n^xBASBm64
zQ2w3b+lucgdOVLI-rDIbP`OZ1OhqAHKHUK;HQd_aw7j_48eXlqKyis;qv9IH6BYRu
znB{L!{I=p%ihLu?c=>1!<o906&nRwJd`a;Sif<~4X&I#F_gLoRw`d|}0Saa+wpZ+^
z*jcf+qVVOA52pbqfMe5+2Z*8vr!_%-lB0gUz5K#_xwc$6UXFdVH8HjSjU&r}awK<I
z>_0jlM}CKH6W0U3*hR@ZuAS2{j;=2@oU%SQ9q&t+$6qdwQR}$h=y?2E-IUj2+kta}
zbvBO2J5Dc7rAF+)d*#1D3Ga)r+j(at^_mK_dEj;C;a-VcP3x?;1_9R3xJfui?r%H8
z7svC5zuf1#J5C(wST6g)mfPsd1Fv%$2xD=2)Y-C@K=$kVTMsj)sgKRJ`c8%4=7HC_
z7Wz2$t+R0_BfzgO(lezm3vpK8W$@cP)Nv>D{dza;y%=$ReFf0RcCvo$uvvXq!B2gq
z*yzsA#lEyV8#3d#-K=QSJyEcG4&1$(4j^tkZgg!P2C!VZyRiA|7x%RnRY=zF5%@hH
z2d)|V1|iHk){Tzn>jq~F(!~+TZy3DyX1VNlmI-}H_W;IUJSiDH6q(1Lt`zlqb~owx
zAh@z-MfLI_Wo>Op?tueWRz7q{xsc#Kp96P;X=suI*9q+Ockg;Jad_g8#Dv6-yUxAs
z)WkW7$R%!n=eb9BoEu4B?`-?Uj<tzR3DDMiW2w8oRf#T(JLhhX;bY-?XQR6*0PftU
zAN}i7XR~|x-38TSs}e^p?o}{lEYk!o@zw`6ddW0_&7P*YJeekVNoaj=V<?#>xH+V0
zwkOl1T@qfOwh`ZrwXC$wVM*f_9XalbM9z?x$6t|{lwhel#ybOV*_M8J7x(h<UeOF#
zxV$JaX6uokQ)i=R$M`DI;SB7997ldmD_NR5Fb63w-(yOqVV_X{%<-LJmotu!tNo?F
z$}xVT&H)(7`-@zan2|W5$|+)B_Ue58*kgmQWfoRNE-##yd0T~8;k-I=Q{vqp!}id;
z58tqR<GeQ>NSuK4m>H)*_f?FitbbsXo#`7`)*Fa~gGdM>;cTP;t&ktoKt}u>FTQSs
zU#|m!5E(ZhBfbmCo5KWC3hD^K(D8`zmNC`TPHQA69Am06%(19|$D}pSIhx^v@{T}|
zM-CIXi4FAgnaUfHw-$bU7e9y!XW<7t#m5i?atVIZW+1cckr4r&BFpx8$bzRxe|SH{
zlBY->m+%z3LVtQMv<N&!-b<xl294k;G8~`(@gsIQnO=E{Vwdw5hz3vbJOq<!_I=b0
zJjH*A2%h4TRA}sSdR^#mYnK!K^#XE;T~6<8#Dk~EKFQvWAMzA=mlNHLB;YB^9Z!;{
zXi5x5|BPyar)b1T^lTCHjhGb`B2jr4BU+x~-=P$&Cv+4iHHi7jbQF=vwxMkDU&vFW
zsY%0o+&|qYaH7v519*x?3`Xy#cz}wL=*z5Vg^F3x;jGIj6|<w?qc~c{{OC2zJ4VHV
zs8F^lRV<ADmYp$HMer1HH8DKJH(4t_{DG%PKYKkv(Px*F>kWgacnV7JXqWR)%F|UQ
zPq6_p|3qeKGI)v$Q8nQyPDHV$zf*QOFJr5!(`=i0BMzS8AxH@dkJ#k|Pm!IqTf3a>
zRG(c=GK9!e6uX>FY~;!uW2F*2MOJf_EeN}30(VD0XeLjQ#t4<Cs2P-}s1;M5qLCue
z8LZ~L>5~EEDc;JWeyC!Sr)bP&W=9WV;`?+I7et??n6k^sM;Y)Gzl-XTr+5_i<IlVP
zTEt$_)vR^OE@vqVYHODhJVjGblBZ}IkmM<vI#)z5q^gu%&N#(qa%d4TP?Y2;8dc+?
zpRgLwYn>-Y59MCkp216DplDk3LdK@-a^`S^r0jC?Aq_l59>L@(PG&)`>tG{Kkrm=<
z>nRhB9hM<&2Zm$63`10V#&;yA#_$x`JFx}S3!b8BkP{on&hXjgyr1ztyPPMnV4q#i
zi`WS86ixo@*h0!ayPQLq9y~=8UmE)*iYHHz<f1^)P{Tt6PtnAWh~3HZeRer-K_kdh
zG^div7_ADEr)biTkKN1iz*98w6Ju+b-)EOom`dO&n)K6Rb6CF5E+-eoAy4rtsn6^f
zk1O&Nc~}Wgk!Co_Q{=%XJjFk=M893m?@}driZo9tJjK(fV|R8rS&666A-<g?BEzwh
zPC(l}&n~AX-3~2gr|;e_=L9I^D3sF$P9K!TE~hzThKI2c)-LCIG(dQYXCg;T&fPw{
zoTY3Yc#5V6l@YinyPWT#3BptS6;;jU&IeDC0*P*?vM+shInShO@DyjFcEVGn=ap2o
z4NsADwpbsk0#A|kr>fhT6+A@_a`I_~1MIWQ`E%|ApIy#_STuNwrWF%o^QjL!#r~pi
znqdHfr?_6KIy?3hI|w{QbHFW*{e<Q1WS5gXMH9a|_CCwo*)At}iV4)7r`gzX)Bv6$
zYal#DUN*^7qzd6Fe#kQYb~(2&z;Bncm96mG<-DIM{B}7j7yzE4DTO@67N{SNO2|+E
zPmwY!B{F!5ln=AA<td(mfEXVV$y21jKBrAy@)R!?89YUv6e)-*@D#aocp#~4c#4l8
zpbO7B<SBCJc6pY4wX0oD<_1r(0j2DnT~4+U2TT?o5<|g{QA`Ghcu$B@0q_a=Duz5o
zp83F2q!C{76gi}Yrzo#*BEeh~*^Lt<Lhfj&Bv0`;Xz6}0(w`i^7_D^T*c>-L0o@C|
z_ai6*p5h@$1)d_`Ag5pG=B-B>W0!L+(xqSO=G}ylP>^p7L%|LB?cvf6yo<$p5#jJ=
zgwE|r`nEedhp!B$AYgxNJ^zA2+%dVW@c$OuHipfGUbixbb~^bPAsbs!f3{|vq~oiv
zN^HHFS{fX;sy&TZy2$bt(?zLoyoB9_Fy8nT@zUgu@5XfRK<2rv=rx8-kaU~{!`Jt{
z@I}*2NYn0xD3(h1@giv%^P6hTa>KYR45z*1MfOs=k)O$xggzV^C*~9RS_J-HL=JM#
zIgw8|*0}+3ICP9N;Uxf&C<%vQ^PJVeR(g&zLPVCLztRX<t@J!;gzVNG@VtV}b&e$D
zOOeM1Tj?2Xgh(qrB=~yH@ma06!o!;FWJMC0#hJQHCtNM5jvz1-*@x48*{5p`ADGND
z2+RS~iPKWW@h&&%aJU&K?|>m8c{hackrJjK2@i>P&J%!VOeo<w6S@QN2l37z&_u86
z%qH;65JJ}t>D)>$PZqQ#2^cBf*#!1T$XV@_l_Wcdq{cfDZ2E@RV{tg>k>CGk!r8_Q
z=Ssc~6G!<FY-!G6>w|}{4|4yl@X6el8+<bN;tzc?o5{A>{5#+epgLA&TZZ~%wqlD<
zw*Bm{6I3J}zX9-q7j-@imacF<+V7*%E+6%8Wzcapcy%(^W<!i)b9Qt-OzV&TZXY54
zaZWeC3f9CIzuF&fb>U=<el%`(y=Pi~==$KS^}!uT#%iTGM*ghUiB1k9beQkglx6v`
zjCENm-({y^&!>&((@K9OHf6eUmy!QWoQ*ByG&x8`??P-yMKA~D#rK>{55JIWGJ4O#
zhGYcpUyT1s;udV0ir$;CAr*mbMyiRg06C7+oa3ct^nZX2$p}1}Su<j1>6YVzYykcI
zn2uxwj%p?&^4k!!MVO5KY1ojAz*7N}Syu>;bez24G@(2S{LU|PPNV0@M|Jlf?V@rr
zLs}Nlmb3-Kir`JvFK9|&jqheGqx@wVvAgA~?ql)pj@!ID7O#EB{MC?nAHdCRdLCWK
z%O{n0joTbbt0Em2wndGV(NZDfw)a*XJcy=9JCx+ZFllx?)UjtgR8#>Aq@zQT$)Vf<
zh%C*|3w2C$HGGtW4<zAtFT*pZ%myELaXggk!6+&6br6E^;&=sXR9KQE2p?<-!cvz|
z$I@g~GN(X8^TDCqzN}9N+B|J0m3YW5wf0u+DV1MeE*ovSfb3$gV`v!alv5EJ7Dt_m
zI)rkB|6FinD5q;YR8SNupB>7s2z4D3DlQ4ZQmZ?d4e@?-a$TsMaGD2)+9OANPyp;I
zH^~81!facPYa4E(;jZ~;n@O^xa2hQs*I3>I{}7>u6sI;GQyfO2oVFpeenEnBl8<V+
zhr)%m%v@!>e&gxR<Oc5EhN_>TykJ=ixXk}k<EfU}njAz*Bvk@)<BZxSp?#+4?idrp
zhgzZ}nb^yR53!;l#A3byXr)WRkv3#ej2fYEHzhgTScRYkOiH0m?o5;iMLNZh_EAv9
z0&R-Exf3nia*`Wh#&l}k%;haL;2=8~$e6JpwG$??;pi%l)5i-2Cz=e`w!G?{80MmK
zYTXnR0P?qx%To+u!;P(0%B$tA8lw1469YKO#ZT=uiBqIiKXn+R#u!}1({HL(DTeIl
zU6u#?zd$Y!TB2SnPy;BZnN~T<WskODQ!8oPQm&OuogzRBnOt%hI`n_lV5=po|BsBY
zDpQ)JlG~m<N$O}!F{s;cn+@x^N!ajyJ~F-m*RE*7T@t#w$waiFPdChOUbbq1JvJ=&
zyKbq>QQ*0{c46F<Y*^j9qvR*4*D|TXGU5&0z1q)omia4A^&a`;mT8}y`cPYo<Cw;p
z^<ef*)Myg^xSgDkBwNe$i?53IEbLxC@427vZkIQ^ZFtWU+Vwgs{p`p&;d9f*wwv~~
z;z09bTgu^On$LY*ZLQiWX2SytP0~>woRsh=4}T>#K8tXlBstTm8(G+5t*#b2di4^V
zTvNir`jrjKFeEjyWr+s(&UDT==*<90qfYT0#ak8ss@M-@GadQK#1%vkOxCG<fy#K9
z`d{H|Po-XPlH>suXnEW98opGKkDyF<isGe;TNL@k$#}kZApS&go8oU2UsZfZ5fkww
zeU9ROiV4NT6y?DZdRME={$V-nAEH<@0^XzY&lR6l%)nD9)5R3~DDs;P!^bPmRGhE4
zTyd@9g^FB1lKE~?yif57#TOL!*?TqpbQfOHu)n@2Z+jRH0Op^dI7_ikah2j(iklQG
z_~{Ax4pJ0DA&?iTyh`y>#j6!>SNxgcm*s6YL`*&YuiATk0v|)TAAUo`SEcQW<X|%V
z&nmy8_<@Fhs<KC367ofeNS~*2OtG)xK*drb(jB1k7{&1#K2_zJinBF*fy#>%S1KN-
zh|`wve|a?|4>(Ja*AvPGit^$Maxay655V{-iqjSO29V)%6>Amc{EKkD=Vkm#Me;By
zpQ?DC;zf$zQoLO8TE!a_zpqGsBlX;`_%lU*6l1vMlfS0&9~9-hjrjLf{zQ>4Lz#~+
z!-;%-NbI55Td`Qt^35%;e6EIDUil)Gmn!nQNPRo=%TLpAna6|p3sqjPxLNT^MX{BK
zbfiE~A79H8<+=g<iOLTuKB@RC#pe}YROE+1=9hUvzz!;RQrwweF4r5R+h615+b86M
zRGy_cN3mA1Ua>`SjpFHwXDeQ&xJmIY#d{Uy`h@bfs>~0RtpEFp?ePMZa-JeTR#L7~
zoT+%Y;sV7*icN~E6!~S7`G2hVsG`hALijT(Kc~1uk>5+1?;XYW6=l8>!vCc*O$aev
zrea6M&Wb%0dn*<z(xw#iRVY>}9;iqYW{l^u+{D8bWj++-MJg{<T%mZJB29xa-#LmG
zD3VUd@J)(WDPE`eeZ{*J?^Aq05tp^koSz``(4aq`>Dr~vM_=5YuYFqo#!pdjx}Z;R
z*y7uTaYGd?;1Cek1HVj%Atr9;bd00xiw&3c&rMf~G&`63fK`Gx>{@Yy@QX{FQz;V0
zW)FN@fxja*rs2l&64-p%oev<a#r4TL8#fLCetqXb9~VlcKK6mt$FHY054=t@uA86w
z0<3r8PU)K3<2*to>TJ4skp1Q6qodX$9m{37Ew>4Nn+IN}3WGLIk2)K-46<L}r320L
z8}+f-R^J)$+dS|(3!snJW$SF*It2LjUF*|_rYH4ngx}_&jwa~)fgKdSxJ%*p>$?;B
zxSv=*bWu{@weV9P#{=B}+$>yX2P0(0ar>U4P4|;-yPwN&pQZzd8-WMj3M&BFFLd`{
z^Vjb_Uwgr}NY?LB_|d#ZfVgJp<CwJ0_65-%D~#KMbo}@igCCEuqL2N~GJW0Uyc>6%
z$q2K~>SG>%x+hRS-iKIc(<Ps;%ZBaUT!yj{YS8!d=Q2zlAf@dzmw_`GUevh^=@*@y
zxFq3XF2i}4%W!$Z*>>&@&zWQ9GW5g*w{JOpHded)r#XqLz=prZybXaXz1Fn_*LFH_
zY@pBP>W<D~RY8P@HUzH>wdP8A5ILAW4dLMpX;+3@*GYI9!XsdLCaN67xEq`+U5#=2
zKfdjvMEd3<6PG5oJ6DWfkVs$e6&;+&tBh|=-{>CT^cZ(^jx)Wgo%2+TC0~R&40&4v
zyM(#}BU^(#Pd&P`b3|3Pvn|Hi1slgtN*vv-DpBsd6pNDsC36YJC4!h)P?<0@3l2^=
zMJuW}uV7}PSLfIA3fJy3qhKv&6clkz!N$b*-`JFC$4XEZWzAwY-z|OJ_6HLQHewK9
zBEhkU!0dvt7-E=DAQO7s$QqotybqXQzXG{u4ur@E#oU4jjv((W=9y9;cgsP{0YMOX
zkeFL=I%9(2!OSlg@kIsw5oG5U^hGINJdeZDJB(=t<<-&u8U`Ka8LXlI8m1YMcOLwh
zXHY}s4fw%4gI5p~3jP7VX~!V5>y@E0m}kIxcpoxyh4{l$5zBc7Jfvlw!7%7g=gbMr
zGazp*{T67%JOhRsX6Xd@GMQfI88kqSeu5v&GvJvC<iY6cs2S!N<RKJ%O~>QxZOk)Z
zR&Oemf3M54NJ@Li=QE8P$wp{<`aRx>VV=S1h|eauh4TzJTQW*pf0$<=GbfYt3`~i^
zs8}d2&op8r%G(#%LpEYow1HX6yBN{VGsr=pnP+evipki7pB@O3wxR4^=o-#5xEo>7
zo2X#_bfdtDvJRMMV8mebEo8+!10zPFV(qj-#jNNdtjj1Bv!g;*9j#)1lsE90XJGOc
zL}}<6_K=NO7)9rCo`DfD&tNoqMeHF5(M!>{P({o$pr5^dG{wp36g}EQ?t-0;c?N74
z<Un)@<>@MOp26ve$wz8wGUgeafYM~1!8~f0{ysXFerkV|HLFfDRS8D<fQ5MmhVCAT
zvSOHLz|PWn22`A}5<lFu1kj!#z#j6os4C|fd>5iI7`-xweiqb=)m&u@!Z@D5p}+?Y
z&NC=NPMv3<8FZe3R!rv^7%37xh4s2OeKvse4Bkc=m}g+b<UE6uq~z@AY9_u<M{z+k
zz+Lm8^b+kMU(MKuyZ#K-<2-{F?wX%>eM`h%(TiB?$D+A>FH_Vnx{w7uo?a|s(jKxY
zC^^r-G$1+8z|^@SdOcM=oijx8Rz^oqd?u$##N<2!qiTG#19$rKTIb2pv$&VGXS^-#
zoff^Gm3%RG91_tUGTEb;XCM!&u!p>fEqbjTk6_L-Sjd82*TKel2CNXXc90*AmJVm~
zhvC>SQxMgjQ5{|6H1iDDJF!cs7xN5EgPhnpb_V7dTqjKk#@=E)<{20{65GInG0(ur
zS+R%M2+T7u`LkmiDPx|&i@0**h>cBRddxF0@ue{uS>QZ_4<vqQj1PIVhiu|U#Q0Fg
zc?M~GX#;!6FL1|Vo`E@)RL1tBe#|p4>Bq<3qKtV4CVpa!4~v{<K=N^*Xmacy>{ZM&
zFzKhoma}}!GhpY?9`auqk9h|7N_}R>cwBLw0S_gaXE1^aG0%X<h|DwS&H&6ape<Cf
zhx{|D#5{v}=rWmSa0PW>p1}Y~@h0sd^H4B5=?!#<ZzqY!$|2FEs8cBT3na*QKSl@#
zs4ppl?EZXT5-}f#Z7LD+(>k%tE8r-UgIVVp%(OCUw}Rb<c?P$kF$FiFax%}L6)9qJ
zF2Otl3OL4N6WKh>GcY|Ej2+GPW1fMI2$aZ%hk{gJFc^Aep244}s+l_<^9(3Z)q~86
zc?L#Ki?vcU<{4C@9Wu{=o{y1Ot8L~PjK;2sjixHhGvL*Xsvcuj%rh|iF&LZ824S87
z6Vo2@OWX&TXTZw@?IFvQILtFJt(X|2F>uZ^Ah{j0d}2ocX%G1(sp{;Q$EsqUfjQt7
z$9}`|FwelqjWJ&BInThzt7Du~#d!vYpnRUuV{8iN85}JEm}hVaQ(&F}YasIsZeR+`
zGoT8YXV9NzVxEBsfIZ}A*eJ|1FafZK{1Q`Oo`DH~J>>V80`m+^0PG=8V7oETz?8yy
z2IoUPYbAY(c?OhODUmVHfbvo++j$0?5D<$~Ip!HqV4q*fKEphN8%4%E1D+Hqh$_r8
z;LhQJq_UZ3@FD`b@T|jm2Hd$_-ew&!&w!<x^53?ZFwfw0B*i=f1{JzI4an%m0OL#o
znB7LD3SAz2_E_ize<+xX-wckyk?=?bFdu*>b~w*~XFkj`xRV8Ao&krn%rgif9`|Dd
zP-M67BQQ13;1X!*z76S5j&DONo%mq<xN&)B21_f5;5-A`JH|W%T8>CR$IWX+n)X*A
zEZhysIP>5pgoN)zDV%ihAcRnm@u47R6!dV9g=%*sZ{G0vNPZ#r<cl8nfSjk1WGW)|
z$JX-zhE?SL0R9iK@qV!<=XklJa(;<)2O;xVY(-<)v@w!yBjmN%%%p?L_IDuN7-T8N
zRy39+kCm`nA>WLx_je?$8`Bk)u)J~YAAtY2h}(uuCL2^q`wl=#j#i}EXM`CS)jSwN
z&J3lDAjkYhlxf$dKvHC;QhY6pFn{UE2EF~pnmHWcFjBA?JI#DlgMXK~2OR5rn0tUB
zrH;xh<$fAZEeB)soTfl4J@btaY^CQoBc#bxgtbP9w9<1WHW2Lj&HOfOU^5>|d<<I}
z{AopjR{D1&<zOrQ?<M85)}g2@E4+s(2}lV$1dN_epmx`pL%2u0GYI@fk5B^DnaK(%
z#nX{w7dHqY;6xKl_9Oh+XZY$hW2d}^XwGh=1~|O^!P7K_nS@gD9!VH3-suFsgYul^
zZYw>!IH5)Cw>!l<lkf;O>;boxo)=6wVFxx+$T4AoUiKa*ER00q6;g+p1k;J62Z-a@
zhE?RB))UA|1)NebPtE;|9<aL`JAgZTr3vLezsPu5;VX=nVCp`bbtmr}GcRmUQ!zr-
z{T0Z^)*MVa=)cnWsPv=$T{vyvBPW>%XH%&ibFgOq`3sa;RB{#o<Dt&Vworc_BoSw4
z+E8F8xGuG^p#gNGZ7}=+JG|i!vdL>rnlvH@H^NUMnnq8%4c^DFc^usI?7$W>Bb{FE
z8YAKaZ(JcDAl_t9@?xY(+Q?U6$L%B7&t0^%CEmPj*^;I>UMj|G8|K%-e)Ph*BjV+y
zWh0804=rw}IcC|4xnCnQ+430%FFwB-g8irzzrKL{`WEu*y-eY=w`JH@gxY&c<Aa1P
z-lrrl)Cp|yOfRP-)X7^0LOh7^gG0I9!6he|o{_oDdl6L8CTB;|;pe&sle+Hpo1LW7
zgTyb~^xiR3Y#$VQT)ZTddoaqQk!>>Qi<r4lxb!AjZr#5T3*tQHnWEgXP#0kTuAweP
zB+!TYlRsY)>N|#EeTzb4XNQX8p|NrPW|f6Ns;4I&a(hVE+|-sx-yH8b2q%8`b7#4v
z=(I8xlAP&%#QXVRh%Q(h$Ks;(WV*)7hwoRq-_WDt#SIG@TShHdwgOhyiW^EHH!p5!
zm=6?|doj$-j%r#~*NlLg6$=)R!U<vJ@TTI1c=4izt7=x%6_>}0rw)l1*DYOE4AN}<
zg686yCG|B;^-C8auui8R6@!K@(~uBGW9&&8G{L<f-Y+j3CKU0#rQd__TsE9JNQ<R0
z;H2s86lFZg85VYQ8{^p3Y7p9(FgEt0Eo1!u4Ex^qISD%{Wuf~kVB#ltXUg36m*M1B
zr>0cwW7s$2FhT#CNkj{qmQ^ptAtUo2I59(v(C=f|f1?=od@$V;zn+gN`}p;|$0w5^
z<vd{`_+@@|PdQI4i2LQ-lmMRx%Z&bzY=rgnrJ&5WY}Qe(#D?7=&mV31^>Xjx=hyE<
zsc*x#-<4lqHVmIK@w|p6aPB(!^5h#*PD6SBOS|TaSRT5%MUhW=l+RK;UvZ1#&5C@l
zz;q8O{z~yTihopmNAVwuVYHL^XpfHAUvaA9(Tc*GMEr3oU!=HM@jHrlC~j30JG;pD
zw#q&6aLID`ZGbphaf;$x#bXtZQxrZT(({uN^IfmVb;2n>tjM?IlwVW)K#|{e8D6AV
zuE<xP44<ZWvf_D)mn(i>@ehh0DR#hPGV}LR9HKZ*ak}C>MSc!q`kNFVReVnI4Ml#6
zV!9AsIuP>}4^ccyu|e@f#q$-vt$2&#j}?EZ_&de76hBdnV!*S!u8PHqqZFqo9;Miz
zNRwmCM_X&eEsEb)JTz>=YZR9$o~(GG;?0UbRD4YFdBsq~=;@%?TXC4;1jSj3wTdl@
zrz>8jc%9<iia%F;PVtY5A1h|!y93)-s93DHM$y_mmnB${ZkvX`qj*4u$<HMgspm+=
z`HG7aY1)YKYZcE>JWp}G;?;_GD*jYa`0&X8DrM~3Hxw-|{x6#DpG4G+#5ZDyh<w>9
z=PP#7@LnqSQ!Li-5h_<GPF9?zIEx6q^Hg4_Sg+wNifc9eG{yCb-%><Pr9C)21bOXd
z`*?jI7AVSlEXci7?x)CaC`?DADa0cbk5*iyc&uWx;%dcH6i-*YK=BeqewwG=Z!2D>
zc%!1_$=|E;!-|h8{#x<3iXSNcP4QDjkLOdA!*`6tc8VPoJ1NE$dnuMEmMijG5%W(`
zJXF#0=&Mz>Jo*Nemn-tS67yf7c#Y!qinl7>u6VEFj};$Ld`xkh;;$9?$)EanDE?9L
zEyWKM|EB2ie2?^D#rBGMik%g^De@Z_(^n}@Qk<%InBozNHHxIQFy9izMnx{@&hX<E
z*D2BtDZ|fKyjW4LX9&MSWqyBSy4w}`y^Zqk6iIQQ{1-);4+h!g^$1A&VZ<Coew?Fh
zdG`mZJV|k9{(ZHEFHq!1N#<XsXnFX@t4xXr<IhmMP;tHDm5Ns@;&Sj+@Xc|Dw~ud*
zt`~<xMO<I};<AQ&apQ(6TCnL#5kNop9Uas0xyU-6i|P1rikFf~Y;;?@oAYr;_?d<q
z%S&MMWtTaa-^TgfIvY0*0e*ddfWC_`)~JtlvHE7fZ}Y(Gbij3{9gYv{Y}`TwSU=;6
z+QTlpZM-jT9{m1tSNC?D2at~CGTfHCGvE9<JU7G<Z=Ee`83O$JM)Wt=E9zsjt-dqh
zw|U@o{sw)#u32Z})*-;JZ=z2hnx53R5q_J8IwBxvZ`n<IFGZYR-)!jPeq#O5MM-_v
z!cTo14|F#m!7X-BKxQ1b?<v}Jv%2mb-~0)rt3Y1s*e`VVVDr~+p0B;1#W#=OODD&q
zb+#{vzTx2vMY_G=o1cd9H`yu!T77)-^>wS$i2CvRZJkYLUl4K~z-5Eu@v>pV%S(su
zKcsY6JYE{7Grwh}rNf60NBods!vJuf&o|F1lhXFcH$NqD>TQN?{?HDuDB@&RUJ%)s
zAn*Frgj3>d`{|C!iD8Zt@3EL+HS&9v{JNuF7R(;%6u+}=i0iJOG`_1-m2d_++pgNt
zU*g6k4(;X@qO-T1y`x@2yh0b!x*a!)G)GDb6|$stJE&uF!s*+;FfOrfA<Nufe)|`O
z3+L@Nbjxl-ckB}Cjt&>1t|d=xb1%OlQI&WZjP*fV$0yv1Ns0c21-|rd;Rq=+jGA}Z
z%GlYvjdcfQN$kem#{R3v?8Mn2w!rF}nJAd&wXus|P-uE!h#M-z$^<3O)|1|F`rZv*
zd)~Z1zF~W(`3>}HUuWR2w@yho@#$|=@}5_AYtVfWm_@D>5B{AU7IS|bgADBU8*q9A
zE4w!#5NeO~V6^{;QZUpFk~f6@shz5!0xWiNpg@#A7^4>q`3@*ddF*O`-@6TJL0gx*
z<w)>Nr1SoUA5hh=f`(A=di<vGnbq}PgJw|Gd4PC7W#kI+ho3<#sp`igOsML-rA_Y$
zEugADO#cX^09Bpg#yo8hrDig{Qq>1Rj&cSisOrrK2LH^O#Q&9upsL?Ng*SQ3>hUHB
zRQ1acN2>Z{gjtjL^m|JY52`vlA^TbUkgCob(CDS;0Z`TDW;97vHzfw6WMaW2z7ZqQ
zK_ccGF)KQjS<AZ^(NfjrEr^)JUkLRXys6%SP1=UCZ-fd`)j0{%n#4B>oG2G60#)6J
z!6@&WK~*<m(j>kSv!buEL8CM_J350^8?9n~lyg-<RX2$XqH9^xN)-#E4>Rvr75ygh
zA7rhzV6TFzPCt8nJ2g*ErzlkQCmDT+G)$=K-ElbpRh<p>ibz%GeZtd7ElmbhJq!gx
zRqu{sO@AMqOFy+=h=ic3+crOnT?49mZ;4Hs#AjzIRh^16h9R1pmJkZ^mKRj@!%;O-
z)$1WfIWqz#@#$wlLf~9w3&J=i^D}#Ys3TSV71U9w>Y72R>RK_Ssv9Y35`Q#QkgCo*
zUr^PJn53$Yl9H1q@$J5Nl1+S2dWlr^r4%3TdJ1|m0IE8#yr8PzEMl)H*Qo(jeVd5=
zqCHvA<LPgTn53$kf|68q(|{yZ-IQAqJ%Xy9&UsJrR!0BK-S|vSfG=56Ch?7`@zE`;
z#`AjQO^)&v9jNNJNPDM6%NhG(t_u~Us^3cSm8=oi?*UNNYuTdL+VKb`RXxUXU)RA#
zsyZvgtR3WsqoqTFKMcoy;i3`k8P)Ml{1~b_dnY!BdO=k;4RT^b*%_d!%Q|{6HO}X2
zQq_$di5<j(K~*<$R_q)$0#tRAKRd?fI8xQWjT;S8)&GU!NL4rSrLm2aK~=v);)lli
zvpi7MP5g-1Cd#0yKP>STu^Z3`Qq|3=q%uaPDyixweaa-hiJxeQ)S#+AF8L?N&R{o!
zs&3Lxi*;rBpsKTTNL4?D@t~@&mh`h@Jg!Jp=b_ZbBtDOkHYV|Zha5sxZ=p(1)w^S_
z3st=@b%3h=M@b=6bsh?4Cw&JU=-WvmvU1o-Gf}5d@JuAgciHb8puVIGvitLPNyK~{
zwy8wO{~H8|adM7AIhb+!;BiUjyPh$_33el>>U<n6;Jg{3svnIMF*$dGs!jpNc<h&K
z4XEm-2ZOOf?jcasbwr><HXK}G{1$l7D^&Fxsj4rkLaI6is#?sfpsE`=EyguqNL8PJ
z+6h&io_mp4t8J+2pWq%k_7^4vRh?HesydM}sOn}v24jQRAW+qrm{j#+SZh$#d6^(p
zohLJz#5b*&7~}g`Qq>zoU&<u@F;dl(Nqlp_EsmYT@<3HLa$^j)*g{n|^6J<ImItbO
zRQ5Tj>bz+uRlTbOfT}*48bDQN4TP#r52@-@(Z(dc2>?}nGaCh}x(NVP{WP`$RCN;o
zs=76aZvsG7f1W8oRX3$P0jm0BsAsLDPeE0u%u0z2syb!9eHGbK)n_9h_AX*bRj0r{
zpUyr5ReiC@psMqvNI|lKs?MFm14(5=Rp*(Y3(q>Fs&nUdS;M{pRh^}p@^7)3Kvm~-
zA5hg9ROs?FAfp=tj3oF_kOz99%Y)Az3$IEzUl3<-4E`M+sQ{?zudxN7s`JbTsyf#&
zB2_&sA~@=Nd*5v#enLVOq%C~DQ0_h#2~Uo5;+7M~=D2bBuHtmP20`SglPV96I^VLT
zZ*p_`BTf4`2nz+xFFEWzTvFKG6VmXD2VePx+_MvuyC-&7jwIs|F#=o9t<dY9l)Dc8
zP1r7G*h1`m_v8-8BHc@npT<`72=ksI>1IITAZ&(-zAldi^KIHe*ox*Mv3sh7je%;O
z&5CZKzSATuoocWZO=3@+)|q)}Sz#2z?q^+2m-;;mnO7|Y?4zXP;`x7-lFktzk5Ieg
zp!3xV!g~=p%Hg+fESRm0<L3l0jtLPY1$&!t4mPs4r?t{|wTU3`>W}0EYDV%l+EnN*
zN~aT;$?(8a*{9p=CSrFQ7-qE0Ae<y+9YL^Fo8haPn8!C&n_+dk@&zQN+Z75ne(~T)
z<~U_aF8qN2d~u{5ip_NnBTN+UEW#n!JQ!|orDv`QCoII4MuYq?bKeO6NfLD^;WTU^
zr<qi7dbyD*PP|0?rL9DM{6KkxkFj~qO1G7s2rK3sHUKbDyoVBaVNj*?)?uU44M4Mt
z4rAl_WNT|hKR-}F7vTY46iN|?=KCGHB<b40$G%8&t_(7e{{69G1dIfXG2TkR1mjHr
zrWh~#s@{0nH@p%do9!ET*%xPH%WzsEe+~Bk(COb(cIkOi-)V%4#XHlE99s>x@)naS
z)hbg%=o5!C=AIq0vSnMaS(WtjZJg^IPWYjCrxBhsp@gj_l<=AfCH&rm61eN2fsk$L
zN8nyWD1l^oG@W4f>)`}mI1ozUK1EuB@lNA-e*l}UDRf(hP&1si0HJ_ja?MJOiD{`Z
zFb(m$aW^20&pgm@Kj1;*eFpGb<NXuh9pfc?q&qgG<%7^D<2?*;r12t|xDbAEe9`gv
zvH~)iK!n;bJLG`eExt1n#~V&Dgpt@hr#aY4Po)tet@LorAttMp9ySp|b}K#RP(74z
zG&W2NAuJT{EW%1`IIx4Q^qgjdNb(>>OqLv_TM&b45I8ub8uV~XK!~)`!=WJ6py!`P
z$Zn-4B0X~`!HkMI1b(mdoHfB#dU!ZPh_u?{8bX%uz@B3d0rdL~NXvcdI<pAe!p<7b
zedyUr;Q@(Do|g+z19OZA;WLg&{LU{AM6!MJ9=@UT9{2+OtC{!kspEp>pPtqtOAF-b
z+5+)VT3=2*NUunPEq~5J=$YnX@<BY5=QYm8Yyz77H?s{!?Sh$Un7&YmM3vO+wa6rf
z_H|x5%W*k5pi=T=jtQl6(E*vSu!i#$B)p<+PzRdw$ApG8E>}C49Lr~3%!u%2P?LuR
z1z=tTzDc2cU`9nKYjh~18v=SVf@ubSnHW?uqbrmYNn4i3OR%~@3FOII>>Mh`3Jfd=
zD;mfe16+pyWwRkt_TEOLp<G8Hug<PVfITp+j_s9o6-r}lq3nYR)IBu0P=V(Sl-<GE
zDm|Gh&07%H{>C1ggGjG$Jk-HEvLuw(6=(JT=7I)h8H2i+SW66M=9{pN2~4rC*teF!
ze|$<sb+vyoh0OIZ9B{EZPh0!-4UH`;YO5QYSD0l2>XO#!al-jZrdG&Y5iV#Tp1oVj
zK$io+D&POD1r7d#OBnobRxM~eXlY{$t#>CEFG#Idu<P82Z}gf2Y@<Vi_{TcZjy98i
z<}W$63afckFO@|nR$&$drwr{n2V$?+a4;9*e{WHOy2H%C+_yHt66_|dd%)QyU(2-#
zc)z@-xfA2smF`=cKp!qVv2vJt()c2CC%UJy3unmBd&x!|-$z(SIbj7LWq#r3;|}*(
zo4FO{5cSQiXsIu+!>Q0LWKd_0LKQIUA{EorGCw77y#pWp#mx2K{EFcylk+Vq6vrtZ
ztcam4@v9ZjP&|(a^3S!ze8>4Nv4gR=Kz%>d@CP*f5hB93YB)dpGyMx1{(B97Q^ViW
zaN3`y{z4+s_aZ_M-%T)lq=t{vaK4>jIKO~1{X7j{qT$U%)cXR(?<%IDy#K~Lld04j
zb(}*L=PUA^6T=%7`NoOzsfv7)PkDnP-+oZORgwKmnf*#+KNA0-*beQYZ0D5}tGvIW
zonJCX<yyrRieh&g`N>_N9=^yTzO4AR;wOq(cz9<#mzX9FP~<m#$`ch2SFBT9sR*uu
zq+73ejp7}Oc3#OVDhvM>dhrrK^0ikSttk9j#2=w@qvG|7cPl=l_^RT2iu}sKdS@$k
zS3FXY-w7Fimg2V*zoRJjo)Q0$%1<js@y3by3Ka(_RwzzZoU6D*@dU;56t7UcS@Ax_
zClp^$d{gnCidh)wQoiCKMLWOb5S3xZRMIsn=JER`>K#`sQ5>y!h~lw|YZT8`+@$!B
z;xme`DSn_BjF@ur6?-WTRUEH)sNzCJJHO-%mA|EUgW|o4k11|fd{c2mx+!;};;D)k
zDc-6`yI1UobbR?Dc2?}JSguGrLyRA-I9_p*;t`5#6i*>yADynq)v!4q<U)<#tn!tL
z*JwCRS25k~ia*fspQ-$a;^P|rtjf<T{z>s|#rKJ*_rFvQkOK$(VIsnFRqm+RMZ^23
zJV0@<hL2Qvv?7jJX(tW`!7N2y1KIupMR^|xxtGfQ6vr!0RFv~8(((Gq{6{GA6)NS$
zic1um6jv$Ac^B!{sk}+?+ltpJ-k^B9;@yfrR{W_Vzqqp8R~7%H__pGQihozM^GIYK
zAo9t18<@-UDzKBHoW~*a`o?g+%O)PBSfjXDk=HxMw<xYrT&sAR;zf#=D$2S$$k(be
zuaDGotK!{?KUDmg;v<T`ROA<K=6hc8Ma9<@?L3lqRsKNnQ$-R&n4i2IqMb+5QDr-i
zMArR5yj*X9Wg0(B(asa8SDEZJ>RY3@R#C1$2tQY4QsJ0xgCZ#vl&?~}PVr{N+Z1I!
zB+~sz<)0}&qWG-h^NKGkzOMMD;=79fRFvx+^oDtT0%j`mD?Q~Z#i@#RUWr`)5Klvq
zOjoNYyfnyiT?963xSdyWvdVT|$vG-ttazCs?GI7!7Dc(fLcU4m+ZE+{i*UPc#7{N+
z7m80PKCSp0#TOM{QT(IgTZ&{Pu>7cEz9KCrGhD9QKpF(5JV22q^(fnQA*QN)nBozN
zHHx*0OB5RwS1BH^xK5G$G3q~G@nS_XBN+a?;>(J!E551tuHxSnKT%9WUgpnG%u|dh
z#uaIWndt^9(q1;@;ff;_$0|-xl=-djlVZj6M=Dk;E>>Kk*rd2hajoKMisvg{thib6
zO2z9HZ&JKn@ovQ*EB;iGrbbyW5?_gAk`lKok_Aoq4~p+7zOVSPBKd_(7vlX5FkP{u
zVrNCbS1@0S?<@DsmqOQz!zDpnU;IX};m{X1RMCP>SBe1ox$o$h?g1MKKMo~vgYb)6
z8>dnvJe&43pFTT6W*TlRFM-XMUDoFqkNX+xY}_~m`1S25!u<!v7WJ_%R^JTxZ60`?
z5xB47b<aBMU5EhdXWV}6VIROY$`>~eet)@~k8~T-v0R4Ra(VCL*EbK($8m&NXXBP3
zz_0IbgUve%>SMF5zBAyrdEj-{LLcwrtg~_J5a8Dr!46_N>O<3$`ZmIE^T6v|1bu^9
zm^vGGDP+Gs+9BqCqCRv{Qs1@kGY_K0{iKuQ%-gB|82>$N{&d~rdpBQdBhvA`iFLNB
z{OInlU)<MTyn0C1?@{<MmK$yUXX1M|U&`r$OsH@S8Sx57^koBCrad;`bs90AtLah4
zHqtSVKV2#6_gjfEKQ<j-7{Pc__3|NQdpBRIe0ZsuLG}6brKS~2Ss`-__j5Yo&i~!J
zUQBR>jtPk!cb$9NsflwEkxN{x&+!=6=SW}gY<qOa+QcTaK1Uy?Z&jkp;?B9-W6mX*
z(X-Lr6u{WzEFfpId->f3)nls?M=s_n7)%qm#9JTO=q1wxHhY@p@?@IeC0J)-V<?#>
zxH+V0wkOl1T@qfOwlSPcleRf5Y22bC$6b-g8S?V@D-x3uEOiHFJ>9Y`{qipE<>S4g
z8Hvu77bV7QJ@RwvZ1n6HUnM%6fqjtU$j@mdOLGV2Am!zIOvyCt6Y8HizO%D25yvf&
zSr4Qf<0pz0K}zwClKoeen2|W5$|<71SLgG`9vj?|Sx^<(M0uCBLFRq<1|HFRJJ=uR
zzHtkm@np9K-B*EGwK(~mDFJPNFxM%FgqZnsB*vl6b;9haKOsFP3XLHILI>k`!tAL}
zAbE430PBI&5rUyPi1DT{)znUFBq;nLgSs-uA~8#D*8?eJ?m>BcEcEWez{X^%2KxE_
z32T6?W$s9j%zKZfLol)GF$9HzTk(tU+Bh+IeQ?Ua#448UJ;KNp;tz8L0ZyzUM_wjY
z@fj_>FIp73A&bv@=}pjxiB$|YR^a&-E|ckXV%03j(O=*P6RXZcFxb-38&ET>0rC$K
zF|mpkuQ9QTS-o!bf3M5^h~va6dAM^UFCj;J`aN1r!Ne-|N%nU9aAMW_EaPG%!Ne;1
zQASSnv6w5RB?hCkfr5!urUH@ZA`$bAm=!H$*77b!v=giTE{gKeQRl;#aSDFYkxtr%
zvi}4XoLF@w!lFy5VE=U6zGsmZ6RV6EjNVW202L$A*O<6M#jGfA=P|KL3y<<{8WXFG
zm>;FF15B(kVnOso=B-q*F!};JW2}mCCzqE7Sp$U6SkYIo_b{<ap11xVdtU-rRdua>
zPVTukH^aS|fD<IZg@hpp7!VOLKp+qS0RsUAMM4M(i9mu$z&KQJs<Tf8EsjB-T4${z
zT57S*QwwUf&XnR)TdO{`*4n}U`_^9j<^WE8c6k1e11H~JYwx}GaP}GQIqTaSz0T)l
z5UVH(u__w}9mFa&Oo&xAlxM1pAB*YB5yKy6(qs^;CZK9UteT8sO@A-QWthkG9M-Hl
zV%tndED)<^NNkc=#m-V<6%D8JCmVMyA?$H&3=pd>K~+htx)5TFzUClSG0cLxvzo`)
zf^c{yaVQLgITEWfkW-0Onn8(GS}`S787WDung$ajR&fd*5UY%sBv#c+$w^|B$(tX0
zj!k?>dWpm;K6-#ybt9@rV%32>j*s>HrHDl_&N2^T)n_6OjP1*Uo=WS=SAvB}VwEW<
zNvtvrND`||xuvnoY3jM09+I~#CUlMGbM_W7xdw<aHPNu?Ue@zqTI^sRrB~8lkoH!_
zma~$t=MF-rky!OU#qF8$q6NgNqu8Pyah|~>R?TC%Z|Yzpv5FO9)~@o0qor#z|4@(P
zvLB+d7}f0){4vBT_KsgmyC7DX208vDb_R%5=SmYipXWY_RYs2bXR}}stBjoKpUy^r
zSY`5O`$td)vFcGg9i)I*RmSunR+;z`|78?UV%4h>Kf)i)@<6OI@uU2EDT7$WB>=bv
z$Sr6DiB;xOQs#d~8N@1+exkpL<zWpF6F=EMf%!qKGHZ-X^B-h4f>>qJSNi+2d=RVH
zIV4tXVmyddS4nwueV$h&R`FC4Vin(ja19WiBSNftk0oLakO*E`3bE>5ngp?GGP*2O
zxGn52q74wMxGX`a5U<3saskqqgY*k@NZ=re$jTwn38+)p<D+yJcRMs3pn;@R+2i?&
zBw{`e+s;JD55Grq_2(#*lUdgQInc_e9p6`xShXIl%in;?39;&Qr10h14Pq4qoa26+
z%>%K@^q}VtVTXWNr6U3*vf<!i;&1+kXo3){o~5Zq)RM$13N-b7W(Bdz$Ps@XO@mlf
zg?0$Bih=D&tkpKes{S}MK2|dmVioUZH1$(v1+mH;N6+VnAQG#Xn8d1Uc?>|T;%$P&
zs%b15#46K@$$m5Kfml^6_Bx4GYo)4l{by+pYk-&&uEFPr4ic-3+)1o5a=XvvB1o(n
ziSl_xPZFytL;+&eTv`CJiZuuoZg73xHc70a2_aT}$}+JAh*5x8^#dwEtTGA^t2nI+
ziB(1cV%398fi*yk0>rAnF$IWKrj(~atXc{4td;aBh*gwXDUm^}qI{^8EwSn(DE!|c
zhQulg?DMtkGZ3pT5E;ZOUKA;aDG;l8aCjoAY=~8lLeYa)9TKZ}aC_Xvz5=m|rJC|z
zu$e%tIu50PSVdKV%gca_ZVa&P2!}nM=(;ut+XxMp`!Oqoq;m}Rg(wvOvFZ)B0K_U@
z`9Q4V>Z&AG$%B>)8vPc;<9UoU=3dt!P3IaQ$H7W(eq~#oScg_R36=#<LG(B5@^vEl
zRWpzZ{Hh&D#}z-;B25-QrQnJL4VL}537W7+RoJ^2fBU$6bL(ObXhbC661Z34QMT`F
zSaHYZ@Ds~)L>_>>@5d+zOL}x5{1W!9)K$?!S<dxH$IsQ-*b9X!HbK(yQ*;@2L%1r>
zx(w+^=lDI-Wz*h7(cKN*kFXc=-K;yY7t_5D`FGU4McpJx$5+1lW0xgBDx`T_Xo)lb
z^rHhd>)zk3Olxz-^;_wTFY43Zof*2I5?wj~UBez{?}Yr!J>;w@c{pU>U2>L->h}#h
zp*WT@$v7ZmN?uCj-U&F)g~63TR96IDbeDAf&OF%#L2nq$^grul*GWmgU;+l+fT7N~
z%+k!$%i>}=d;kWNY#4|**}i%;k<A!^U$UBrQYw&u+feM_2@np&9&*~f4hD`hLR6Ly
zxzY%k9SrcX8OgFcwjr<`yXzc5=pscP?{zRR)(FuK1{N71Gr%~gM26iqQ<s^9Ymfz`
zEW+*B4fl&7HVlh!?3Py>GK-m+4y&37nZ=~%yT0Vc{*#SN6Yfaf3ktk{L9mMOumtBl
z4S3#Y3BNMhZGg8WIE#=jHJVG{H7AU&1I3F$UWQ<hKnEEtx<O!%gq?P>y=>=@m~{`-
zn<Z5hjLL>f2{Hx$89mz=TtS2K4D1o-(6!!SYds#nmVnG-d2vAIQM^AOvzct0&A$!d
z6ja5^Y|Ds%%vSIcXXDx5ta`9cFp=E&6_mHr7#0;NX>quoNRK}jcTjblRktVAHXC9b
zo3oqqhe$F0_xdC9ALsN6nqW-=@$JEQYYX=<^rP9nsP|0kXRr0<to61b8LMU2EcvR|
ziA@e6Gmz|GQ<f{S`j@5hEn5UfJ~FC*2g7C9v6c&ghm7YmaV~bQ9D`I0F2;^j1anee
zuyHj5Ct%lP44#1<$p}2Y82@F&4cIjmgEwPGDgxV#RFk&@IgTTs-LYm2e~cZ;2t1ov
zGvZ#@k<4Q<hWlejG6IJ(lMyFkN3tlBF<glq$q2j@Fqz%N!9WDu4Rza$G{G$>--&Z#
z58>!LNI0@@u>U=Tqs@49P6OE}FE1QYwh>lZA-4x?BVFjEgq#;Fv(hqkFnBJZu0y+o
zqmk@HxLe;uxUdvFq_N@Xv@l*ofN6t8R=P!8)sGQ9Nkv?I<(ud;rendDPy-fjA*BiV
z$iSgOR(>e}`w24ZHdX2rj`Wkdgu8)wq*ciP?<dqYHJm$u_326yP@Am2vRkb~$9!3;
zpuJo++H?UIbpb1AKhz<oG`t^~RE1r`Il?l^KO&riMOX3*!^7u>vrEIh$A$M98V;3)
z-7#!P=*K%Rz;aw-a7yT(O8lu#E<#`^KzrCf|I7tdc4q$w6J+@pbAG<tOQ;0CxjEG<
z_G@*jkEv~KX=?_x4Bz5}T(*4CvbrV}Y8z@mb`l2E;+kWf>ej|3)m*}cTr}i5rq*Uc
z&i2N(5@&f`P17OuRY$L^!3s0ZKadI3Dkcw6_R^x7R?y(;Tk7hTHMWAI0{?UJcjioM
zZdwAYUyPNw@Nscf<6<^Y+GlH8-zbZD)Gk9!SFW&$t5?;va2cQ^$xfEnN%DbOS1#{t
z)fbS1q+5?}Y2&v{?JwHmIXrR%Ons+0Luixs#^1*rN?yQrXAu2;l%Q|KH|o3(SMQ+?
z{oAQSnRw3qvNc!u*!yL?q4Dv`J-i|PjquOl4Z+nWxn(0%hMm7kcudF(nuf657%!}z
z&QmME6WVFbm1Vmu$g<NKESlYzvKL91o`9Vkp?bx$6mM1hL~$VM#&q;eCbkfB;Zv>h
zc`9E?gijCNP~jynK5-D?0E8@ph!X5h#5<>cL?jxl`h68gD~?y3tayl`{G^55BUElw
zY*OTpR+f8`;yT3*iZ?6rO$F2aRB@}~i;BNdd|xq)_DOpb_gAb?JXBGBio$NY%IqiR
zV?Pna2OGFi<;N6XP)tuT>3l`;fkt}qc?M2YJ>N^y-Xg`L71t<=k2B&sRK7)#pYWLP
zX~kC+Wv+YZ#rGJv7k&~mU9sXQ#U+a3Q;hgiROTFwOwUQnh;JzVRWTF4#HsJ0D89Oo
z4^Vls;;D*j6@R3-S@9Q&uPgpu@h^(v0}H$2^9r1UmozMw?kYr1%t$;<@gl`*74KGj
zMDdr3Zz}#lQG82brz-|L?e$aKPjQms9L0LYV-(L&yhO2-pTb~gisE64OB9b$T&H-o
z;vI@VQ~bT+Uln6G7iqVr;t<6#iqjR3R9vq3J;iesuT;EEakJu9#qEk8DSG&R#B#eT
z)+ipWc(WoW@MF3c6$|l>nzH5El&fslbU8%jMT!lIO^R)b$19$tc)8*|iVqNREQL!0
zv|O4k8ZT?SpiXa42JTS(`zi~U2KrA`AHp>)$)$lllQP=jt6sP?(C@9XaA+Wp&~)Qe
zU#>V=^;Ie#rZ`{qOH^K}c%0&iil-3Ku4{;>$MuT1oQWQ%i=bSmk&gEprq5TDS7?xn
zR34}}U2&!&-z75Ne8oD&Mn%3cX8bC})rzMmo}+la;tv!rQ@lp;dc_|p-mUn6;?ETM
z;g03Krnp1#ZAH1BBmN_m|EkCrs?5jN>O{VXB=%A4r#M7$m?A#_GTnT|TE!)bO^Up4
zGM(k>d{5<570*x<ZYI*LRryjy-d~yj21UARP`*o1?kA9csxoKvX8g|;pH+NW@pVOh
ztYo^dVpqlPiv1Le73DsJ^arRsNpXte9L0Hxb&8FOD;1AbJWcUT#fua#QM_C6K1I22
zq5Lf>^CK$j|B<3_MIq<$z60EqLsO;t!xU>3<-UgWttua*$gi)oW4SF)sQirL^NPPx
z+@`og@qNXQ6hBj>>j3TYdo3|Tv76#vihUIODGpH_rdX<2rg)H|<-Sy@e3)Xb;u6Is
z#TG?=wP$@!R6I-ZJjII?FHyWokuD(2C--ZhaAbjW`JrC!-$2~%{>7XN`vkm)bAhgx
z4X3_r1MnBOYkc}J8^0a}H=C{mN``stxG^1nv)B!XST;V(<Cf->iG=T+eavU4ZjhOV
zJIkxU9>^}7iyz_sWH%c(0g9l#g1-3jgfT>Wtc$hB@31xxg3h(L-wnp~z-~5fF%&k;
zxUE^Zj?jp1Hf|y0V7Z&nQEQNn<x+3UZAIATLD0FXi{m61(9Om*Lk`+2MMv>|OM7g#
zwfB95Z5{-j2Vsxt>}KOmh9YQhTEHHfp0u|fVVj3Gw!+@M_FxC%)*&3UHy`$RoLE0}
zQPSQu2-6<N1Gh8quyC~<6p$Im{We9LZcy)U#<|#lbfw5^H}(s+jo5?rTO4R_9^!2O
zJ%KQqw*nyBtFVWp$<6i!F)%!wXu^@XBz)-kdzJRs?<_OWT~0$EXQ#<#tv%)mrfWl?
zd=9ajO_zNCizQXR(Hb?w_uY4Rg4@?~E+(3W?!vhs<KlJYT%?_UW`$X$<}z?DE~{|1
zUb-#h%rl&ezRtz&51jt%tK9=4PDOdj#h>`0i&L%)b*#z1ru+BCr}V$Hx|?%oxd(mt
zV(-duN3Q5S<Y4*;^r;s|u1xJXS@aR;qwpfED0dL!UW}<GG{z}@YU}wGX_p>Rv9973
z=kkfQ6=`cjg;Oi?$`V`B*1HEfeI_i(ab}jsonQDY`FwCK^0uVxrgis@Zt?n_vS2Ug
z@bYYDt4|ih`iTcuEa+8UG2D5>Pry^ga3CgBcwj)3RTu`u)C#AtrJQ_+oP!g4ZO&Ui
zA?uZ_gV#?;f7Q8TrmUp1GY=x)`S7iLIFqlR@ZM{ma!r{v@8K^Vi~FswxcaTl70w#G
zX~RQpMy4H8p8H!I_{=tpu=DH)2q1_NH)F7X7*P%_*b?255c~)sDY{W|Dnn6>z|j8r
z@@$<FUJnUei2|Hyp@qm3nw~FD)n53AOm`V`9Mb(X#Ly_ErPMFUFNVr;CCEYZ5_!{@
z|0tyK2Itiy9KMN)O^ht*axBC5pgP{DymJtSv))QtIthQmeY?K}RmA%}{-&M?3vP(N
zaU+A{tW4+`Mz%;eT8r3JkSBQlr+Ja<LZe|ny&bKNT%Vc2@Pn`zxgn2wCu0)+OhqV@
z=|fH|8u`yOJ}$?9i9eBRQ+XMKM`S!q12=~Ap-lnhH^fC^A~%JYHPp<w+j@`}k>y3a
z3z^1^mOvY3IP@Aq(QeX7+1rsQKe|se8!e5~!8kfBk71NS@<epFmgvQOG$cAa!&D#|
z=QB-oco!pP#`)+Q9p1x;LY|23n;{%_tV$E{ZbZ2md~D|{9BCV_Dx+YrD7t@?6!JJH
z>W?0fX5050q>YYN(ThJq@jw-$aW2CWEmbiyPPgai7!|YQuTUJTVwX6}j*e3?KmH60
zDpRo_zCRO>R}th1Ugx83bZRsWWyD<^)#$<L471l;*ay?nDALt7z7L~kq_bg=Q{rnV
z&r})YiHx%l(;ca$$skXhkJ8R}qen(bPdEL&AeUiU=j*3vb;NXm7yl(|Qj@k+Vxw`X
z*rHzSEFn)sJQ~g*kDa@g5b;ie0P@5}RyDdZdK<*}WB3zYmBTO#;tB%MV{Ab<Jd;pV
z_83@hh~6C?h@2!(MDNMf3?xrP@3kX=<ca7;m7?)^tmb`ba{=(Aj;F9c?^n@~C!#;j
zIYmm&#yfSyZqmH@@s}w+l+IoPc_L1qo9H7wA4By(o`|1GQ;+pDYsVDDuVJm9jQM<-
zQ#dewD%<o_+HesKc_R9AEy$23qQB4v81h7Pi<Vm&|1nKHmorN8mc^%0d_ITX<aSk>
z=!<G<V!W6=`LgDn7GK7r^h&z?W-hFZ|Cp70J@+6af>(ch3=?n9JW*OSH-0o*v?I<l
z803j~I}3VK2OG%~Jl4$GRsOIax}L*7)Z@62oE~OWH@;dM=tUQ%MA<w3QM3#4gc&Q2
ze=$1)<cS-l37-E5<3XM<a?~f|0&*`SXZkO)5g<>P{Mr6ZltG^0QV}Fia8{fs$P*^M
z#QziO5CwUHYe%FMj_}WBc_2@i_)&f?djaH$488#Zd4j*hvD%bgO3M5!+6Q^Uq@U==
zm>=W`bE%o^^A}_k<cS=~Kh4i#c_2@i^p!r}P)0$XVCRrLkxm)pi3g-UbA6syQIIEi
zDhYXFE)9Y_!E;2&6a4KP1$lz+)Py|o0!@HCQHL%Q^2F`50rJE?k^<z3h{sdG93)vq
zrt=_)$jTwnC8$%xdj>t$#r+%_4$#2yq{<%8PbCraaoBbyLjImm$km^tP)=rCJ|-dM
zTq~n?hq4<%p12#0$tMvZGg|0IuR#i5uH7I{P{29v&u8;Mo-jS=`6sgdAW!IsK#6R4
z#H0CqE@B&xj&q~$(-dFFMnRsSKvOR=E65W@j`(-dG{_Uxs2#}@84P@m#9Hm{TcT@H
zQp<5@{8==GRcUxPqp8=K732wX96i5;4FY+BiAkRLh{pir33<~G^28M^8srJnipl<Y
zv<LD8{ryu4EB)cX=ou+{-7Zy~>lZRT$P?y-Yw&-^@<5(2@(RC*>Cd)uyWgAfAWu}G
zd|uHF#}TX2)QSS+2|DLTL7rd@LWLkttf2{zCuma06H{0w$P-2Z^2En%6vz`s0rCXj
zcSJ#+Fba?-a;X4$!YDwVAki}l@`NenY1hfP5awAc>C^5;W~D?<HFB$!NuG#al9GBQ
z6#l2k83lQQ0{fgxAw@x+keQtd+no$v)hURno=yf24o@VN_xd1uVoK;YQ1swcCkpZe
z4{i^>xd72IgQc4CKeCzdP{?=pZp5Riz~yB?MmGl7=g>qvp6CTGPd<At6eAq*eEiMe
z7#xRyQ~)H0ci94vCwRVrJn=X?2jmG7VO^3ZUPC;d$Ht<_Ui>y;$P;N;oaP6x()&%M
zU!8apt#lID9XD|#N{8J7M5KW{u@tFXH~I^h!M!K118Kt7K^GkkW9gt%@If&87&4`U
zN%1&@h{yPdcPIY#ai=229c`Et%V30?dpCZ)_PrV<xCiF^3ds(E@&N38Ipd03n!5?%
zPq4pD9cO)W$K*VVbbM(#1AE~dHgBAyy8|*`b{Zx{S=L6RI|5k_!d_T|hPmTK_e;pn
zVefap=z1|-;RKd9A?p!@`Adx49$`?FXR!^7psK{)e<bXGjyex;XQuGRJCMI_Q|iOL
zTzL#;R57OJrD_N@#jQ1M6b@uV2JOAPrrk+7Dx7yOq`m2(l(N(a_?hXtob88udiJ+t
zU-Wm#T!>^j8F2c?gLED^0HyeK5$$Hk0C3r-KFxPCGK|kZsRHS-0963v%XO#ZQJ>id
z=J>H8mbX*-crg7abW#=z#3PX~CIW_YkTA(DV8YxarvkJD7LnK08G!nA>FN&1G=+8z
zOB?<#voC@y4UD`_GRA-a8Drp3*Rn9!bqVQCJbOup>v0~$A542I!9#U}zYU3lXYZGg
zIB*i_h7pd9S4q$~2vf0#oYs^M1{N8?>tKK<5@I64=~!cgXa@uI6bDm*E(Nz^hg<k;
z;*;1TTr8q6rGw#ZN!jaQ_`{?e>6nGevcjkZv|qCIhaT(=0_|g+48leU&LWHw3-bu{
z95=iVhG-tiJ4=~~)L*a-h7P{w1Y_&)psiWrk8W%o-f3&rE{2RpKRcMlu=T=TgdKfE
zD3Rb1gpm@QN#M)5kaM)#!NB!K&mO%?f>ne^vEvB19Spo`^n`8L>7@@&2!rfbazf^!
z@WZ7JRRq($^rw)GS5;P#|FoW>XSGtCk`5xr0J_5t1sog>gjGh%@o>HgvdWj6Ai>mr
zE^E&#F_<fz$6&7QH<p0}y7BIjj<h)-c@(d5{#f$I;vS@F{Lx7!!YxFq${eg*kS{`+
zrCQbni>5g%+d_kRkVH0@i!_;Irl*B%dJ6i~wjJRVdln$<vGr@PBOD>}96<O)qG^BS
z?Fe$*hj<P!unl|IoDdB1I2jRlHM11}QY4sE$#K(Y0ee@b@End}$jr;?{u!5gGw9e&
z?$`PAIVJ)AmN&Q5?K7pRcG=3sbx!T*`72tQm$cL@Ptb|8H8HS#)X3s*N*TbL&mm3C
zO?5-+Y8ExlZ!|XNFR!U>Xl(lD*ls<x^;^~%Uaa$%)Yi`5x$dKe4j($qw%}Wqu(M_D
z743i9@0~ticxfy&huY<>jjh$F+0X`#iR#65^)>Lot!_JZMO`a&IP`G0T?_|M2pBG$
zZ{CEGNuWgvWP~244?KBo;^j4M4Nyjm@0m(?RK@eAd?LoM8q-O7$PZ(Aj+HJ*51|Yp
z8SG4ZC<X7KDKS`F`1=pd3wMX_e?};0Xt;Z*87u{`74`||_9jyS3<pN$wtWLt=}tLi
zL6!OLR9Ts2AQn?mjsut#2nokQitQKf-eYJucWQu-Ad9tFdV>^S|98ZK%K&0ASPa9$
zJ%GhM!#xTi6?rM4r?EUtxJzE12X!QL!zy=Zc)&QO7*H4<KQ}xi5gwo5-_Y=I|3nyM
zkWgYMxDE#+P{##XLbt7+n_Lhj3lxk*-@z%VIEj<a)$PqI>geKJRW*LLQ{CKDO$YGm
znwBNvQ%;X^>v7#OVw8A}H`Oew=4AFetvOJ=Y*Bq{<8k!nURJ}rdw35+mMlJ|rlo$!
z@WhZq_Du|_|7Y?Zjvlt3_;v@^KKUy415W8-BblS6rfD&cE8P5f=Ie42yRRuxUDI0I
z*0{V*j(l}>YsHjlli-uTxHWiH!BIDQ>$$(8xwWw!qpH5XwXRJsM^()$TWag}sRBy@
zKL3ritrZ|5w83Y;b)Vo@ty*WrEUA-IUAMfhWl3FA?Xiya!<VLU!IYy%?yElS)w?X4
zBDTa!b=ZDpofqK*2-_jak@zRBp7NbxP$Y*!^*@$NVTRux`ULvdEI{;a=@WbS5H<g+
z`4D_+{;u*Na`9ZY81*+>=Pv`wAwI(ewvc#qbSgsP-4K-V@+Yw2J8VFrJ-#dJ-2Ny0
z2yy`ImW@C^D*!1E-$gEm%;xbJksra=i*{rB;9U&Q#^6U3fpVs+r|im#*oiW+J4FKb
zo1JbxDJYXXhioEVa_yz^aAG(9g2XQ}z6&PCmFEByo&&Hu^@wB}>3_>t2TZrG;%LS3
zijx(mEAsa^)AP3_af#weMgGpD{tU%)6*nl}tSEEXBi$1!zo^Lf1I+)P;>U{YaOyJ^
z`zj7qoUJH+u1MFa@@mD46gw1eQrxJ>Z~C;qLy<EKQ67MwGQ<&z<%+WuYZO-~u2wux
z@e0M86@}*jdrzwTlHxmxe^L~l1JVt|&nA|?zhZ^r97TS5WxULh4&0!!%zX~|_bUHI
zQT#WdFUD!fe4`Y_KNGUdMGmY}{Z)$mBFFSUSA0!T<_?Gc&nok4Ak%eMtWsR0$j|nS
zKUwiY#j6$XQ2d$Vvx?glKU7S?K&PEt#lDKe6(=b2s~6KPQfyH?MRA?twTkyB&clyO
z=Brn1Q#@5s_zsBwk;*?+{DtBhis?~fXD`J;ilY^$Dju$Ql;UxUXDME)c%$Nv6`xjo
zP4PX&&lR(AEnqwPC=ORVQSm&*Clop37SqerdBC!CBMZL)@<NrDC@xc6tte}WAl=z2
zU!b^N@rR1{DL$&WP4R6aj`6#S9}uyBMugokZU>ap6yrqbyQ|z&v9Icfs60$@r0U13
zJV|km;ylF#MA&UqdAVYX>V?mM_%l_1uHxm28x*f4qCNKzk)GFHVnh*_H;KpTBM7x1
z?<35YuPATYAQ!1TP?7f@rmIpsTycTo62+y8ZHn!RCn=t$c%I^gikB!}p?Iz04T^Uw
z-lzD8;uDI$RD4O1FHTwC&lLI6nKItv2+H*xGVgEH`-(jj<+=|&XJKJ{iQ)*w0~N<9
z@})A<eN!F;r(b0HHHxPzo~?L?;ysE#QG8I56YDbn(~8e2zNolOQSLKH_dAu}SNufr
zGsO_^2S`V^0AgG*SFxvJAH`zDA&PR}LcUQd^V22mR4Xn~T&mcjxJvPRiYF<ap?Hqs
zTE!nIaza_!zgqDIMdA5Df0xP|6@RMukRm^$GQZpxfq1|Z*;DMIn6Fr*DECREAEELn
zMSf$YJ(+$L*ralc;&F=f$zVFpPD!+DkI0m-km=P!{gsNGgpu+Minl1reHVIu1!nvs
ziccuw_JZ%_=DCvb+=%x4KTO--g?c>N+VkHT+IsBrwwgu2wibg8HiT&w@IGX5O<RpK
zbWv-oS;c|Mp@DZGd)9W4zUCjCTCxqmUmOY!G1*2aTCnL#pkSECjvLeQ+23wFcH9PI
z$L-T8!_I9*AIC`m@mMa$m+4qu1@=I8X9I*RUifvhaT6d1?VaBT9}+QEXpeQV_GTe$
z^C0NlhUfZLj3c|*xW!P|Fys2-Cc_D<?PlW^LJ=&t3?20W(y?6XZMm%o+dK$5f5Y#Q
z1OvL+xMs*fdnJ3D@lSiWEhg=KA7PsZL8li^0{J~f0h^6G8R4M4vVc7_J!x-!AP<7h
zP}rjbmEEkpbx;KDRl**R6YGalFlp}^gqerqfm;|S=Yw`oKxQ2G+Z1iONAW>*6?As9
z={7;Zu-!^~e>0xJ+(3KL<;nUzfiRl4!rE(xJ&sAc*|La%;o)3^bSt1F&j3Fy#UA^e
zeG=#{r%NBhr-WKIYj0PcK?CZ?`@P+4I(s$Z@}fKO3`QgpB?)fk@34}Rkt0VY62tc0
zZ^S6ke?8B@8z!ag!ZYC74wJw&*mn0R6{p;OhVl$<*mhnNzW-Zq*yarIock*JHMnDo
z3kDX@`~Cp=JEbC3<+_HGDt3-5E=VnyEFSsSens4yUlEr*;-m^^=tEmwvr<D*c|}3l
z2&|>hv%xL3Ww`~Tq$ZuEA<y7GNOfexSEX?WXCcky4Sfm{lHc0tldSbg6=hQUDHWc!
zqt8w$|JEm5aAw%%HofBX@g$8iFk_2}sjA3d7`nZ5)A?8(<LZi=Dn9s$gB2(87JmGe
zGvL08b#H}mJu_p>bBi$mGUws=JcFG#wBQCGGI@4!Bhzsz!8!gZT;Z@1!?U=`fL*YV
zN-z9tNTHVy14cnLvV&1@Ceua3+c84HR^aoBataVP4M{?OMzLTI$dhr@yNwp;Aq>XA
zRfrCIKg8e2CRlMpXQC7^1|%DwK*1PbIQ0g^k}+^RgeVyUA0v=<D~beT;1PynNCCzG
z^=9g057{%Ap35zOF)$c%j9dyZ2HK#88=y=!55~Z=B7!kMQY07y%o@6u#&7F!5#qSq
z!Zhg6DV)|Ii{VfNX~7s^CuH}5f{cMDfw2N40b_t+l%b3PQ=%6m^#P0lBSvGch+T}B
z8RNqm7z0MMjDam;h|4W3Mkt*R(%Z00+fX*C7Gw;pMBdovG;jcB|26F!Msc)?Ud*F-
zpo-Dhv8-sRikY$N*q|{gX2%AwYGYOG662bEU<??``LQVTmZ?|}BWo0l0TY|B%PoL0
zz{klLc_3g6$fG5CowrUf1}M_MG}g-K8PYH^24Y(%&s3SqElfn&&mpxm8H|A^QJOFY
zdZQMmzZc{(%wy`aX4Mf>6))C>^{z?lC$VO^h3KMQ>?~bwfrisbp5U$}VE%LnU<`1k
zY%&HKA;x&?1!I6=7IXrud5kRxhldWh*<34-jDhW_qcR3GgE9uRV#*jWQZ#k}@`5oi
zRt{WdY;X4G{VFCI17oD*?ARGhyh%rKeyls2_>lAxms{X3KrjYQLiJLx+`>aN^;plF
zMJ$Sa%vwJg+bZI~7$1+p7@+UAU2Xx40aH+tF<=^yWDJ-(m&P(uk@vZr4<&C|?0i~&
zJ_jG7VahDG0LFkZH8Hl5J^8ZMd0OlVbQ2f@w@7;{W2uaNJ(s5gms>c6;`Yo@XjlrC
zTezJq+7ag&%;gpyXF+f3U?XFI6=K$|@`t0PE2mxQN<EHCCZe(!)omVf8pZ&7$LDhi
z83U$4j?Z-n$rxBHP4IkP2gn#Oa@6M%0AvgpIn%f-gE3(8XZ!rEM8?1sxM7nq@SjW%
z#(;@0@wv_}83T7p{0RR+mIuawi67;YvrWdpBNAWg^W7&I1Ljgv<_paNi~*B=qR&A}
z#(;^R?0-TTjDe>l|1_WL_mMGR(pUNqQ3hi`=A;2*;84n7475x7xjxS;G6r}m31i@L
z8U$m2=ZG){PN4#ff!B~j7z2B;Nni~0Mwf-S+yduWA!FbjNg>NE@Ki7d={lqi93&B0
zIUJ-av^DIVjs#s?j$jVZKvJsg@w`J4F`rNlk_R36UqqBle9uuRCo?V|JTG&tjQhx)
zJWOB=G@~*3TwzEU0}GJCmuoi|0~BzM`&YAvz!)$+==pcC{a_5}h(L*Kc-W)){Kc><
zjDZ_y>Q|@=83Pn(icfQ73>Z1$|2Iv8F)#_WljRl|xDSc7+J-UkS3Ljv7t<6N1H7Bj
z6yLFuF<_3P=by_4fib|uWDIZ(B{Bwho8WQ_^!6fSz_enr|2p%7F|b_hRr&`4$rw0F
zsyf%_TnA(fm=mtS7fKfx14drq4`F&R28`V9FJ*aP48-J^gE3IX1YivG6a^RqT$z!K
z0oEWy#=uXR0*nEg5XQi{EE9|YqX1)|FBM=67zG#u^i(Hfz$m~NIFu>C7%&Pj2CiTV
zFa}I1Ph+`-X)w=PNuOf51<I_H$XITH@(?Rq#=u-Ce7eVzF+hQR&H+WnK!eCwZh;p?
z3StV&E%4y*L{ix>26!dt!K)4#13b7rxW*<K11!~)e~Zn8<rdySQY^PXRe{UPfSdvt
zV4Mag?D0e|aC!3CbAgnEu(uU|(>VsoMUo1@vwt*O0LB2%4=@J0uwXC-c&P<rAnKir
zvU-K^C+zYE5~%{5M5p&KBv_q@qc5EVcE?TJ4@)q3AXKCZ^g=4v?PIc~w7a3TP$W8-
zw)bgBv$}T~`sT#m70C9z-aVl{q4#g0KfX6Vt{ms2%Db~QZg?K@rOJn$OWd4dq|4d>
zP1rMkZ$Y@PyNNwAHG+o2jQoZCWCnctUxi8c;I8!VpMl6x*b9%RZd&fi2>%ZIYt(H;
zq3-mqTqJus43uLpA}7{8MABUanUkvY!!(kPTbakg_eYkl*o!#(g*#Jpe6husU;W_M
z@6Hkx=d9vsUGzg1ahT}lL*}=eeycD!r#n}4H$vvqRe#o-yaxQopF2YX-hqNwUD7!Q
zyas{K*Zib2knc(V2t~158G>so(hrhPLN9ge<Fda)jNF?XgO|I-Sm(hzP>GaRx@EDU
z&Jfq_f}Z1^*5t<btoHC-S?$4d$7Yb&0p<pr`AMJXJJcPQX_t8zkeTD=x@D1zCuB0N
z@Cz1z;9?KEE(+1_3l@Or-xG^J%yKtQ$e0tEn=vngGf3f~f0$iJVqhmHp*X-v81zM)
zguQp>Bn;MSDIH<R-%Cf}OApM~UPP1+0nYb$iPDYE%Ge;8fCM28q{gWvOvWB^+Pn@1
z78@bj!N3|LWOgucsS&a}7`P6*>&(6xaH|B5AUuyfgvsYS82Ho((GCXkQ3J$ecC12x
zwfssBf~nk0g0U`c?zcmPcRyi~SeQ#_!frSS4ADGX;X6zD5)OhXVHUyIIy`7=R!66;
z!#i#9m8IQGKbo#ZnRr<yZ>?PC(7^~^jy;6RbTGh9f}U`f1ZNYrU`MaJ9SnSI^aS=+
z*l8orz;+yY2A#Dy6bWR*^>vpG6|tK+=8)LLh;t<_lO{YF2$lw6nglBeJlfC_8jO~(
zMuPJQr%JGrz&0T*!3={+HjT}Imhh?sD+#7y^9YE=|4IT!1JV*qu#&LQXl+YvrJ0qR
zXJDtl$kDl}Fc2D>mtp=)be+QpWfH6;@RK97g!vMzB=ChNw1jq}C0uB<gmp$sFl|4K
zZGT*}hY_BXU?t&Qqb0m&v;=-5L=l8s304vo8ts?0ommWr#Bm3~NQKy&Ga0bR1Q!EN
zG{H3hQ@J^JAov%fC78~hjZk3gi=vCLXF7jyi}AnLADrSI9n=iiN$WvN4e!ZFn^uhf
zy>PefArCWZ&}HmQ>^RZ{)2?KRuEZN9yIwY?{_1Q6NQWCXw$4FdpKqw03KM)fr4<?v
zZozcDko|wUG=*VuSSG<928Usv{PP(cNxw9{fUm{45`~f}Fev_6l#KvM;~7U;8a~#h
z=t`PKt9vq-1u-nEu-obsd7-64hmd#BBZ0*!$eQRI&WMC^+;F}SHLza9*l=zy(Suci
zL|D>6#Jq5R1nh>~q2aVKhRV^0yo-NGic*v(6paR1wW8n)xE-u5*(I#5AKt5nFhh2(
zYB(~ka}^71T}gN^skN-W5p37roj4Tg=7tmKGQTvOAO)o`>_@T^;jE$I{ORH1(r|tv
zT$~7}&h=8l(a<e}OF;=q4Lw&SNulc#x^6J~yBjMuG@Ob)9~#brxmYQLVG$R}-O!^|
z(#X(t$yG4Mg!6Df6TQJs+np4$6B}gwtm)O$$IqTzJ!AZgDKjcKA^$gKhnUO9H}L#7
z!+bX~iCH=$S%a!M<>iyAs*;oZlfF;`e@!fA(7EP8`RMs`TCp0y{MuzT%WGOnhRv^U
zZdtnT{PO8lQ>v=>GdO=@RptE3mgb}CYTH`pA5>m0gs0|}U`Et~yg+V2eG}L$wav{-
z8$oWF(6|Kt+|EHW<|N98?VpefKw@~wuu;Q?58F2}u%!;m5wzA7CyoHAYRIS|i$Jfa
zZAi4#t!m_|1c~7z_b=Ih#F2?1%WGGx98=ref=~WKmX|<oYgoB_5wLz)b4}Y2P}|0|
zHrKa7QPWb}Fb1FDR*h^OvOMvx<dm3ie>H6@$>s?XOQep*r(Kqm*kyr@&cih2@JZFv
zr&M9olutGsjQW2B<HW8ZQH7u3U(GoA0t(5BLvV1DRh&JkYIb$S_$kxo%mST-ts$#K
z0=w`@s+;Jt!PQ&7oI;W`J8ja8gK(xynl<Z?Sv*nxkxO&@0~h0{{+F!3A>)Wl9Gu*y
zYa3e^W3`VjS&SpuiQ{J-G-vvx8MAFSHdN~hIx^@$Ecq6zaU=_=nlj^{In&1DC{?#&
zaAIK;km1BHry9qtVUbh4WLfhfFy0!MuUOeqSG}T57g9O4PL@>BB}y9W>Tq=cKeA?7
zCrfH&)5_L5T$Y;Zj=>dVRU58N7(g}cWKC5s8#$uJkf|0eTWXkdXxHDjGDr2lfKt+m
zBZrQuZe6l$C7MVFrsk#9%W7n~mPNs}W2E&+Qr{%(L3U-`;zX@1JtMqOr?mlByu{AD
z!TKg)o3iV{9$ehK63f;IV~p3{Ch`ocO+N}%jY8{+y4uG2#=6C(zw5v>tZxoJC@BXK
zgAMG~+V&dQuH$ha*G*4jn-ygsZYkTf7^4d%F8}wFOz;4oiT%sg-QY9*m+?#{#7p+9
zyP-dT{wKVW+`x~gY=nF7A`jk0K42HQVi%d740fYE^Ly321R@Wm$wmSh9~{Pb-VdzP
zQIEBea2nQ-_Fi3Ymc}u{%EsY5K{W;|cytP_D{%p{F}2HAEU60?;Fxo}1jTYaj*&!k
zK$+q+)z4CyuLv05pnBGwGG7u9PgVU{D)Th~^&3^cS!KQ*p#D|W?@*cV2dL+-9M&gF
zgv>VtMB&ZgO(uVwGky@U3%EYSu4aWtBENM}&)>u3*UTm6^R)<mM@P-MMIH@I2%iR7
z1iKUQX0sm=Cm@eC)9tG`T5-H0-#;+^5JmpZr_5taY*bvK$QKmUpQ3ny;>C*BE8ePj
zzv82c>@VhjTQQDyQSPZI^T|U#K;=Ue=PA}HwkYyb2J>_NMWW0D5B#;t?<xLOF%!Qx
znXZT8AjJa|Co76SEYj7hOg|sygMWtLTE+iV<VRM<Kd-o5@xK-E(n8|16vrwata!NM
z3dJ8PieE47s{9+p4;5X!4`I34ioF$&P&`WU3`MRg&h-2~LzH>Rfe)+voFe^;7+;`>
zSKK0(Do#`69CJ*!Oz{N8a}+OEyjgLR;?s(+D!!}u7sX5rbSYnPup)g5sGp(8Sqdqy
zP|V{uUC0T=p^9S_XDBXJJXY~c#Y+?)R(xJ@hvLVI9?n6Q(?zjJafIST#o3CB6;~>L
zU-1Wu*DKzq_@v@1itj3p!WU1LJ6Z7*#q$+qhBw52rgB=kNxzq3Z$-PF2xqXOy|IcD
z6%STyRBTpUsc6>|IZ5Ty70*>%r+Ag(X2r*eIL1#a%K9Rx>&qJdCK2*GitnlZPb&Xa
zk=HoZJ4QtM9K~*`@1t@*#r+hyzBkj4B_jV6m8UDpdLoElsB)dATcL8B;;D*fC|*EB
zyDlbTzgqRzDc+`dr{YE;(mzE+J$|eBnd09Rahcr7Pal_bk$InGe%ulS<^3w;B9#X!
z&QP4CI8X6N#d^h~6k8RKQCy>Vs^Ynda@|LH>s7v7@jn%RsCc{LU5Y<Zd{FU8#h)ww
zPVs%kPZU2><VPE}`<wE1`e}Olf-+x;qUG)I6FK#K(@o@kmN;Kgc%6{#`XxuJex)Lx
zW0`)9;#G>*D&DMkyW)L{mcR3`%9g+L3zaQ@=T()rDZZs>`8%JeY<W9)1t#^0DDu-j
z>vy2yL5c?}3ZE45hpJ3J5T+M?DX>9h`eISvs(6gziHavHo~cM59j0HWxL&bCQSO_F
zzft8|74KHOPjR#2!-`KS{zCBu#g`R-t@x(myNVwuTE5O;-ak>k<?EEHT&{SK;ta)E
zit`kYR9vjsphzbx=_kcqc|ND9{!GR571t?Vrr4o)o#Ks(KT_oMuPkSi;$}ro^Gy9y
ziq9&(p!k~NuNB``d{<G{B}0CBo&frM9su@G?5o&cao6=%gx8Dor5azZC_G>2=`TWi
z3l&=wS1HPK3gXXEnZ6`Uf2*QhN98`1=}p3T;RgfhP(qm#fD(l#4E#W4JSKeQdMmii
zN<Mp?-Szr9T*na}%^mV7ZTz?6N%5u9p7mJJrLy6YCffk~<?+DKlx>8f1)Gk){TSx4
z<;HZpF53-<UN-&~!mZsY6AAOr6`J26_<1E?C7F)pRbUTfcX;hi<$%!5#!Y}6w0C|H
z#u>&M?XfP_9`C(24}#9UxZhuhab!0ew-^c=X519q<Ugko-E7=K$iZ^g48nY_S}ygr
zT;9uV9t54q_>q`kKsOuL3^{0T%Rc6JJllcCkfgouBW&{^=rq6{pEK-c<4%SmXm1<r
z@fgt_nx3@BX9t@HLFatf<MqXEHf|jhL3`OS#^XeLS=eoRuR)l3SQfWC@MAa!&+B$$
z9QWH4ZMugN-;gKO=bQ1QIMsDF%3%HQQ$Jb1ClJP1UICD;9ridT?Z&!sBL;?ta}Cm+
z4<&h0{Jqci(mwmdo*M`{BQT!Z7|_kyW1e8TfvDe0HWARK<2&w_<*i&d`kV2jhV4J9
zB*E?Lc~S)!qu9dc93F`IK=Pdr?j}!ahFOm#dgkrk`QZy97pAUt_I9?OwQW6DVkyLV
zwANj>Z^Q70m;Ba-Z0FL7SNzK=?rivD!zBoX)@C?lPtB_EFtU!QsH~VL93!rN61rq+
zMTTP-Q<VSYkH%;oCFwD<@@3TJc3(Q)xzJtf79KI-@``N}%PX=+I(t91)w?wHvUL?b
zT&~CBtqm20FDoc3-r{w*r3W_b<-CM)vtf%RJ6E_@4#}S}-nj_OuEGA6<0aln#@je|
zaN3rQ4G;R5(OvRcy|doE1a57Y($>Mw=B)hkC$b*$&z|6HiB67OLT%bEY$x;zdgLyw
zwZfHF9^mf;=~~bI1enPM;7&(?H>Ti*B~|_l*9dTWjv}OlS7R7~==3K@A^s}BGAc6x
zAU&Ojm{2?Qhjd>os?-FfS=2Adm!AgFFrP?5FQT+iWB0R|Dw>Mc1;|jPG<py+Vr`X4
z4D%Tm#HhIp^EnaAsw`!g6e+K?i@aKjdVE3%HQ)~jQ`-?8_TI+d2%Y=gP+yD(5T;ns
z(4$nhNI10&u_R3Kk|Knu{ZLlgDpV1KDSFeUT@Q;OOi}No;{<RfAtXzgC}C<j<k&0t
z1H#k=h=&(+jBjy3n974zmRQN7k()xy8d^@{xAk}dNlBPGmucK6pChvv4*eV<5T+I*
zKKniVAz>;5_F{ab1!0O|l%a$vQ=%997$tx(WyEOgauK^2F*8=qtiyX4(GsR|#1IKn
z{Lztq3I34TCT&C6n0#6YQ};j@yMP7`NHYc;!*Uv}q8HnWtRPI;!pE}(r7C8|rm!w!
zRLqWTq&QZ^F0p%<cbtm(v71>?nTiE5y6u24Wh@5?Q*<$o$&vsEr!&l6KLj-fVTvLM
zQf`dzf<TyJ!yu=`j-)(OWxS9}KMgTmkXo7y!qhP+O$bv9X<hnzK`z6z{$tjxI%2Bg
z#rVS$gel?a7bXc)>?|cr(QrCP5_c^j?41AsgsF>IRS>3lGQ>9G4+vB8sE&eU=KN!9
zK{z}db=mwOM#2<aSuJ5oGbmw7E2e}gdo1`20m2ly9biwyWI2KRRZJ45WHN!m?AR10
z-lU^AKlU8OhoqNCnBrpr2va{pFQ$MnwStG{v7Wydu_#8S5C~KBuE!E9v6I=Rr_zRq
zm|SAT6qF=PnFb^YQ>M<PvGp|dT+Y6dw=7mn@%fx`5tD=|V`^e7!k&Ct>pU&CfJf<-
zbe=d^<RNx7EBSiv1SBG1YA+_<o_Q>eI|)-qu|+%LJcCJ?;u^ysOqptsFvSqFc9lOI
zEnQFNAL?;jxTruDqq=dHA48a8@A$Q}3&NDK<oNuNM#9v!(ge?cfbk$q89C~c&O^eK
zku!acA}+CF@@M-^ltGw!9d~XLrb?L}geenW;>&s@AWX?5I9OtZKN3lpGV!DQKT!r@
zDw59prT%6#f`ln^DJk<~v=73RNk7s5EoBg<O#Ed30p<r`DpT@L^ZDb5gejB0(qDw;
zlQ6~3;SwuvF&=~|vN6!lKF=!>rg$m|VT!+gNtog}B7`Zv&L&}soCzUJ$wDC@Of5v0
zg-Dp<3uqFi21yFM_6>VH70f|;3mp<TNFuUwNVE=h3VY<jb#eJJhyyf`lq!2XKaxbu
z$6?!<2>J7&kgGpOp`6UPeDJ)ivNG-?{02b6)a__YK3`x9VX6Zue7Tl@Fhv0u6aN7A
z7zk6Q2R)yc1rnxoM4&`A9CR=I%@4z_5T<@hQ*}J}AWTu9smGZWgefCO{PSrVgsHKp
zoe-uN_za1)+J-PS7Kg?VmOz-|-H)bz%&e!R<eKB?`9s+t5T=-zgsCk&1|Uoc0UCrU
zzH}gA%Cus#zm!!2Vd^ZgSLyE!Bw^|%sp?#RAEpOk%A9Zw{^KkUgefDh@Ov^n2vbIG
zHzYX_re>ggUeRSGG!mv3hysMEQ)mH%Db^rF!ql-e0m2kb2w`dt%LHM{C_tEcl#K#m
z$|yjX+QAecOc@0TQ@yAFVag~#nA(@^24TvS@-zrj=fXT|C4CCQ6lGRQWDuq(H(A*d
zrY?cP{~KaRn4-Ww{}1*V2vawR48jyIiWI~Y2va;bJdsp3gsIn|=)tQF2~#|{J>Fm)
zL6~Bxru_G8CJ?4pp%f6Ns48%I8IaM90mk?JVUH(zfy<N6o(n|?gRh6b=^TTj5s(Ui
z-}E6{0Kycnd>~A{!X5`<YO;u+$8-HP@TPj8$X-`N8Fq`2guJN>VWs!aP|?*1zE^S*
z*c~@<2ug?D5F*H%sz)l<P31aHDOga2KE_%69FR)Ra0*scxfhzSM^)In6@UA<8xZ4`
z8ursf6wl4YGrrT83xQ#^lt+>55GW78-j{R9xnpy0LYVgnJ|_0%_d0i64nH^af&scq
z7Y=8O#!I@xAy39`R#lmh`w;TH3Hcf7$aE@~D&7t&oKdJB%cc$4++#u~LGI6Y`h0&l
zh;1LxAJKO}GtiwGx}XxBReUURrd*lQ%VpC-j2nc7QaV!7xO9xOx9jrd826OWw_6&;
zu89({Yoes?ye3L?=QUB%f@_>$K-e`=GVGctnLDqE5(}p1hoZPy6D7+m$+Bl@lq4^y
z?-%fr3crAtM6ObD@tBmzy%R88`t8O`BGajVfSEL)lbJLyz)ULsB4*N{ota5{e;X<i
z&p@n<^0*oO<`gg#B!o@C)pKJIHBKdgcT*5&JXslIv=O2m43rrmvx9+)jgZ~J!1dU{
zuelX)J9ey$GMV^1cC3stIZ|l&NFOBSXa~a{N;mPD9sHof3V$Ih$y9G9K|cIA7fkC+
zKNH$rHj{o<Abn+LdOnH=H}(X}#g>n~2)nLeVwxq)r@KVEJ8kG)qbIOMN*l6`BW;KU
zkCXzc2y7!)jzMDCcn#tPwb|?;fyDX;m-3)of*o8l=PV#U+C`jMYrU$q9>c6J<9Hml
zXqfmm_J}iQt#{~Jk2PgsR%V#Tf%%BsZ5+b`HIB%pV3m)Jt8HfnD@VKBbYRi0G{u!>
zm};+*>T@imV1(H*g>bYCI@8^U-Hsry>nLe*gaHmCblF7WZ?I!A5e_K^*&5dT1K^*N
zQBj0+<HbLLJ>pcZ^=7WcMcZrz09@v=B~@~0M1?<Hkf$4Vo8Rh*6QQ>oY1Mo9EH(e5
zRaE|6E0T!&nSD|E@8PqIGjx`4$S0Sj-3_NVff>;b&PDn}&@TGQY9G0w_NlUdMrLW3
za11mGurFf556LrP&v2{|bdj+l7WO1_guyKET#g$$uII3D+JbQY-r=;ya6T9<Tn*$j
zFiTK$sA(!z=m2x3Tm5b;j1-x&G77`7o?0SvbET0+QcsQ{p=NlnLK4l2qQG6^nbE|c
zrTtL!=z7pZ3PU$~L%{_Z9eUyT1ms?k&<{N{tZR4(k__%cT1hDM%j3Zo8IuU-hNjjh
zFrUHKP(%J6D#&i!j(`6`Az$F({eOw)u`{{DEZeXPr9-@?;bi*lR}1;O`5Lv$8dp@y
zG9S(Sy7Fa9fCN6kz~dD>j&DleSlPLz2-a()i~EZGFdyg8eenNl2uq#UvH$B759x8k
z>R7}@qN-#iAWPUt5<qzT%=r3eFAEYlsvHadaIOYgqU+B5eT<Dgi-8!Hh~aFQwW9ui
z<!SI)^~-r0lmA!qG;;BfU6y>-?tD(?v-fvlJ&?ZkM*=V#`@Y!O93B($F2*5jH^%Ss
zT)NBpA3^HHPV0T>9l($(WU(n+;VNK`e1$_5>lIfiZdTl;_^Dzh>c;g!I3)pj40ypI
z{<fLKxba^gB1+`$L`3!@!Z~EH>e*JNlizy4@hY=k)bsZ*kzcNfOB9zW9;dikQT$es
z?lP4(DBi5NQSo8LXBA&md`IzpMgCZ1xv6L;QTPi$@iPSqZvnVK<C_$ZQ=~r!^IfWV
zo#LH}TNK|=6dnW8_vO1q;693D6{joCS6r%ioTB(;BA@tS0y%{f?cA&Qh@$WppqJT|
zfFG;AD}JXkeWBuTMSdfuzEW|u;yH@q&xm;OTLg-~A@GkH-xa4N^A{=d6+Pt%iZc}#
zD)NIk<8M-YLh)CM{A9)WPZYy^`wW@Wfe|?$8SzNP<%-`^JXi4w#ak4AqWFyBYl^>D
z{HtON1D^JKDh^Q;-U9S8*(}Rf{c^<<75N!~`8O#3NO3kly+B{1*sQo(@jn!AR=i*F
zNyV2H!+5trJ6#p~Dek8@NpX&1oucp-knc2=FH*c#@gBv;6n~}oj^byE8Td}Y@(UC>
zFC67#70*<BSdmk`G5&qU1JjMnsoSVOLUECzT_5B)mDebKU-2A8&MC(HS1aD7_;bY<
zh&ZOgO8~x38M~|#f_xvT{71#V5TQ@S+kU3w+Tp}(BJ@2}?yXp)dM-uIbo(lnD;}hH
zsN&&@wM5jXfr#s7yXsF+JXzz{5m7Feq$l2|h|8Ab$LS#m6N0>d&@SI#66O6Cut?>B
ziv0M(_$tN26&ENjQCzCnrr54{lHzHK=P6#Oc!}Z_iq|UMpm?|9eTt7LKB4$a#g`P{
zQ~XfzPl|t44D<Sm_M|EDqY-7^zlfGMFhphg4^e-BB0nfmmg_vQPUS|$6^d<&$1BSE
zP)L7<%I7GqRs4bC)rxX|K>Ax%zC-aoMaw7P$1K+89mPK>3jYmyeuHLwnj)wDqugCl
zJ_$qar}7ZRVTxlE$1BQx2kB?3JWtW`2pUyhuE?2)S)P0&16tm|_f^j?Z;Zc7QP!=3
zyjkVP6`xj=`xWAUrScn!zfs)P|Nm3f|3xvC_aWrZP|Q>0w93?5o<NDpxE$l7sCgb^
zJU5~}pAaRoJ+F2>pLX&e&+0ti{^$PV_VI0x|F|3s{K1fyZ2<oAc;L{<HbT*YO;-X1
z!#uX!m@fE^p2wEkVC=XJIc3<nZ2_@*GO!zVrs2-=DzIDI2s-T$eunF>-E7<hD1!F#
z6L4F@SfV}F#oC*Nu+4*@GaApyEf~LcvvG@|uwlmCjPW(mHa-xy5aD3C*Y`u4kdEb2
zZ_8~(IB4&KT*pa3XEz(y3`Nl1+XKz{L3?brwfB95Z5{-jZ2V3@(&T32PKG9E?^7h=
zF`~V%@*f`sd-Te*o3*zNilDuL#pXEC9=a%5ziSX?9+t)JS|qsA4hqPO<9?f>O;-+o
zmsQZ&&8FJ~1;cjRgmk4=0J2}W@wZ2?ekG`1Hgv2Xnv|^H69}VuD*&>63VR%rcC%#>
z1H;29>gC9sYCiNhgkq2OS!STSoKrELr$J{oYcB_iV7fBYkM~!**>uU*mspzp8?Cc3
zY{aNh32tBSKh80LZ8!gMdXFE5bvDk9o__n9iZd(LR$N{||M6wpLe8QJC*kyQ*0~os
z{pMG@qZgN_tlQy-)}>q?y29z+I6ej1#pND!;dS2SVbOV_bD(qAIhVVli$E9McX4@t
z=PiFt_hZL9gI?HLTk(pseqyNTV6350u%*1h>33wcTe`e_kn=l#P5!*`&fpwqQ=skC
zxr0-o^NI>kYG3C!CSBoF@mSA1c#5|<BU-+Gg7b2|lYTJpwR~q@g>wgez*Bej0Y|GI
zg#Wj*h92NpTZYee(mkI0TVUoyTtxU_wd)2S@LwYeZptG8A-V&G_RlXzGWdg!$8dx{
z_{WS{2o?Onj|9LUyb>{?R_YJw&cTO;F6cQJ>cT%u@=u{E8W!eTG?fnyoeN^nc8Fd{
zULudatD!uYfj>CExrc9}ViQIWoWd6~d^!`3$~y*OI3CGVe}hm49Kqj$D&qYfe^W7M
zD;&Z3`wEWWtYPRGMz%;enu%EJ2%g53Ge*OHI%kfDBX|bGWW>V}oO&mt1b;a7VCH%n
za$;OLgHsE{e~mw#j^J_94B-gQuess~&ecEQ2+ph_{uG8IIQ^%xyoh%p)3{L=+AzbR
zwFtoxoIRJl9e?Nuo(+3(u0aMzaE9SQwzDI6d^4)q=?ETQAfj~ykMnVBH%IVpVyFu`
z>PD2CaV7rrhf3OpvVRQ|Tsead(DDDEfutjN{C%Xw${BQwL;K>7P)s_4$0KY((h)qK
z!MY?J!Q-b=Oge(cS$3x*c${ujosQt~-_umU5uDe!sEd^|(hw2nN-J17gJJYYya&Z;
zX%y);7*EAPha)%}Mn~}YT*@<5h9h{!S%~S5)Y4=)f**jYi6eL&txJC|$Yq$;Z(+@n
zj^J_ra)2ZFQi+YmrDBVEv9rVxJmS%C#_{;WT}y~~CqaNCxOi*A5&SlY@$cae9Kji8
zLD{Tkrz3d8ID$`sWjcZnL?d<O49)OWj^Ocmtmb`b<#MDl<KlCEzlupm@KdDZ?06*;
zCmq4#FH?LdoxKD{@HpR*!4dp1R1c2e@!>p<kM%U`TNK4*y^kkjK3^OZ4vdo!3rFzb
zA|@TdO+iUVaMOTY9l_&k*#XbxjFP-%@gj=P=S&tc=?HF2O^kB^o=!*b_%a@)SJFR{
z_EyFhGxqgd(n{c=9RDwh+cQs;7R`+x%@*y5^9+U~c%0sNyE%e0YghThe(1^{UdCB6
z;>|)-m{HyMTE{qovv>TXXgA;pP8Kj7!Ecl%c>W`dha<R=qyEV(7>?jZ&h)QmBLa@#
zCs2kXIH$9xBl!MIA8-WUisHF)#-Aj9gijW7&=FjGh2aREfj0+q1iuT7pd+}sl$7~B
zXg}Zx{yJqif}8lsKKq)E;5m|inlD_AfFt-&mJdg8`Be%>@H^Sfa0Guq>ND5pc|}KX
zo=V~fUQB~<1m`&-j^No;z!AI<C5R*VtuzTo@H%vvID*fk4LE}DBPrkr9`Sf87)S7T
z(IJ6@BqA?PNOTF>8u6Y%f-dgo&~ShTl2T=l=ckg0`8aGl6Cr<3DCFwTQ79)fE+4!b
z%(XIVcPP6Jj^HF)=l=ke6G!lCkiwU12^_&Gq`>``?-_%R;CwGiM{pexD3J}1cr>4%
z2fN}3{yt4D<iUp{I0c$Ims#NmZsdr6Hci73d@5>3NAL^=K1X7$ws8b6$D#2D(Nw?@
z{2pe7Be*$^o?pra!4aH^=?E_LA~=HcHo=uM7P9DoBX~XS1suVLqhvaQ-!4_1>+|g}
z9l^~B*I-s$fg`w)SNKIt4@Yn#xBHLtn8Ojg3gwF<IG+jV2wp1+ID&I|r=1+Z*DwVf
z!D&Jq!S`Yv;RtRNa0KV8YdV4(1suU|U<x>b8wDJ}`7(fx;6?#Q@D$b~=m?&1A<VN@
z(x=@Wky$B`Q;pneW$OrjB^16#<8TD0z{7VI`wWiYw~E~EWbmR$K}_{D?$<n#R5p&_
zzk#9$uR3%D=fUm4H{5gtXQ`(Ak8GxVC-rEQ;zm5G3S3?WWOQSIeGW~;<B4A2^5nDU
zLNUS-&&S^kj=^yVNCn`q{VA^=a0KU-502nRvtT%aPZtr6;PNgh>UBerz4%_d(-Hg!
zu+p1!!PN=A=ywv>9XBB_f1IA2dw`DMOOeWTqvY1%-Xo6S;p?D_zJi?Ta1G~!V3c1b
z(%}{UIE0AD_=rb`={_#!#BfJP@E6JCFJyXR_dOT}+yirdg=AHTJOF#&Pf@B{n#&(w
z%<?I9ZLkgR@n?~)9y-3PEBqVtj+1o!=yC;i;}u?(^$5~ULKeR460h*_S**{s5HG^s
z@3*kYiCg-+GgFR7cmRJzrqqXfx$;QMsDbdqplS#;16ym_C>+R26%WGfiB8H<Vex+-
zv>aY4DNBtY&f#~U1n%kC-_AMQIB7?$k9ex}5s&WdBc8Uik9c~}=Nn_i`iN&*AMx1E
zKH~9UdiscG86WXI&f)(U=kQL~@BRVT?*U)r`i;A%IG5`x6vh0tGe{lIRrjsj!FlSz
z9egv!aOY;db#X3r1|_-(f8mTx7$m_eLK*fDW|8S&V73vw4h9;G5b0o`$q3O722R8d
zkLoi3XGw4_VFUJ%)1K17z+Fc0Iv9A^2oYI*;WG%R27wL0$`S~D$<`lw*O^H$1<fOz
zBibs$yAqs7;C00;TEWm?Bw{APl)}gK-L}5axXvtsv2;Yx(k!X3$<9}P!Ocb0krx{+
z$XA*K6;2glkOb!w_y~g{2<_NIPK(>Yz{y6>KD<zZvk8}DmlZ4+xZUUp>_v4&w;f7X
zbhgygk5^mSc-5D>0a<>~qnk3zwZ79V{HcI!%?0xyTDH!?WJ0u6hCRh;6`XCtDMSt!
z=shCG3&IgQZV*24Ea*0fzFm+_O2NqKY+5_+1!gOdIEIs|<UPlv=)4C}ZbS!!95Mz|
z+&|-DXbus(#Qi$=JN3^)vhwDZx_$PnOMv%>Lz<eK>i$*h5|{&I`@Pe92Cpy0tGjl2
zE9TzCB<MpMFkb#?%M|dnsV;_q2Q$uW7Dj0pR%5J_cPI^>%#lzV+`L1X^>FlVqoa2y
zlP=ie>OD1_MIC*+L-|9EcXtLCH^|4d_{R5on)-aJEB2R&SOS3S3=F3ucD*Yu-o1u?
ziHmn4oG~n%-_zvS-E~_{eMLkF&(5K@(6(@wygayU7eqoAt%B$F)NlzF1Sl;HyQg63
zfY1Z0>l2BT2u`i)YMrUNy?F(vp{}l~8b2HJEH_oxwKuj^%Z$z6aX0S&OFr9y?*-1$
z!}b$j)Zi5TU**LOAJkzZnd9H!&E4s2tyArbXZII+Y_o}+ptu_CGm8g&&FuUCUprwZ
z4_b9CmY8T-xdMGAXLR){tZ{+0C8TrOYTD}5FBx;6bCUfpaL4}FcwqnQ=FR_?`C@<F
zQ^`Jovl6$#>S}tSn{_gl)U{zzfjX{W;8dH*yIW;$do!!Py*MY2<^THW_P^t<+nIPs
z__F!+`I!FYe%odL>;1NqKPm#x;qp)<o)HY0EhHWnR^qcbUzc@mA@M*6%Jd-U+(P03
z5R`K|1%yKK1-?@ik}v2%xvTgxTTM0s{jl>l5sv}=w1?S9Amev=(%i*Q8*|?;Z(bZs
zBjMy-#H>|E-|YW_Db5j(_j2FL$9fd=$Bo|#ak|R06c;MiDYh!|cO}z*U-4YU%M>>#
z-mLf&#U~VBRD4zOJ;jd|*@?8DsVF{qkcX-~TT$ldg}zl~@vVb=k;)y4Hz{sZ{H5X!
z#g7yR@Yfvjk5DXEoTXT!xI%HY;(3Z!C~^)g+7TZ%;FBu9r1*~FpA`9Ko9PEC?yp#(
z$SF`5f2!gIiW?N~QRFvPru&QHUic|Xne$~3M=8pjtdM1)U0|K+uTs2SQRY@fJQwO^
zewkAh_-B>V!$#j-u}X1~VvFL*iWe$gt$2sx&lI0k+^+bcB7Or%`MHXH6^AQMP@JW>
zNU=rn6vcIl*DBtlIFDa7(5`yLHpNpF*D3x;@u!NvP<%r%J!<Uir8r1&wBl67!xfKG
zJWlZ}#Y+`$RQ$2x(~7StzNh%PVm2;;Y)2o(;fg0Jo~QVP;tPs0?G*BrrJMYRC@xgA
zzSYZAUafeV;@OH9D6Uuhq2hgtk1B3c6rXAw<98_oKOkcNOyk3NpH4YVF-}B1yQ|z&
zv9Icfs60$@r0U13JV|km;ygw1sYW@=R6d%B`iM_8%KJHG;IoRjOi4UW13})8nV#2p
zV!oohQ-WNi@<2ttL}R+c6s-^SB9$8zmn+i8jOqE^o_LDl>5Atou2Z~1@hZjZ73F%2
z{CBE+ui|FKhZUbu+^YDp;_HfUD!!x0&n>K1x?+xESH%LwgyI0jy%mQma+(X;DO02`
zCgp<_g<AuepK_=_O7ZLFW*5H)q(4v7^Ro~0->dk5;?ESHP~_x5O!vIvuN3JcM7{O7
zeplrW6#uCBXGMM~WcsLLmLfj~Q{PKbI6jbNZ4w}-?_xYZNfGHeLi{>kYwKhEJx$N=
zSIl>V;*S*Voa;YP`9Z}e6rWN2rJ~%wVCUB=zp40p#s5~6`x?^yRb^aeztVU5FinR?
z8Ycyx)a?25Eq$Z$%X^P+G`dta3`N-n;4f|$c)m5;2t^AvT?rHn^Vo4?IzHFhjn_VI
zgR$c_;*??MHW<F7ybjWhifOpBybA1r>`p0!S8zSGn~j?QMbKU;>~Tt3+GAa;JwBt_
zJP0~|3@c${9NEprEr!B|8FxI!SIjm(5VsKFV7Ye{;hPH5v0UnHxqJo=+B*Z!;|b{O
zX5*Tn2-@3$j<@~7W?OsTN7&|}jq72L>Fj3XPKF|A@8f_yG(Bl=J;F8*ZES?S<zLWV
z-YbIkJlvdkoY-D|)wcD!24ULcc;MC#2`;gN0y5*c-==8OJ%F3vD(LKH(`|x+VY`j!
z`OSQzGf_X=e|gAk>-Pl0Xx<8IZw2geOxn$sMGOoN=W?X0gwlr|T_pBspM4VOF6UkN
zP>+SqZq^=uEe6vSpnhNF8_l(0zmaeB@DamD;Enz_@r~YK8oG;b^dS{5R8+ttdh^|D
zDlV+}kLVK2`ZxwY3w;{gG0_5g6%UiYH4Tx1pnTOX@~?N1vqwY<oFT7l9p`RT|L4B&
zYVO|PmKrN=L5bK!s=-|mGp}J+J?FwMuUOyUO1jSUX0C3hpVbr>c#^^yn6V`xp{k1f
zg$0|=uehY*>WUA3;`D#ut*VNi3;zIL=*Rd>CI`op=|MA3$H=%63LKA}Hu$rAh=T`L
z=rRmnIO;xts|wtoA3=J!KUY!dg`bBMdKxisd9Fr&xICZ0bkXpgINF%%n(L@^x;aln
zlF-vI3r}Wws*8H9w7@yG;k|qnqQl+~@i%fCthgciR>FH(vb{!ii-c1-*(kl2=~N=q
zSbvN_8acJ_UVemOe3qs6GWAaS{`lje)C{KAX{-lBj{O#Y;Jw@iHC&Qn9u3?WepW=!
z2^FAP@Lp!t5N9=p_wq%E<22UOphKrjf;Nlc(2EGcdzqb({UQF)d-+L3#CW%d_cFsM
zL%o+xiC*kbR1@CIMvUsL)?JL48Ea+M;XRCKr?D2sb0Md(UJR4zbMa>zc4-^RJ{lJ3
zy-WgGYzqw>kY)@xu@s7<RrF%~T@UYNTliGApj5@o82!KDy{v_ssf5R>*d=y9^Nv$7
zKgLHLcrTm81+fv#J6^?vlglflcrQQ1T8+X{h4(VU?DhX-A52T5NME;@IMdCLhS7UD
zb}y69RQXiQL(Avf=a5>O4DaQipfvGb?u{0h{$7yFFs;9hgz#QAHS=O`vL-cY{UkOy
zjWs(<r?IBt^!*UcT}udibc~1h@;j_5yqEbkJN6*{z<Zft7SzmY9%Bo_;o+#uCcm8C
z%iB>$^<LHt>b<NL(`l@Y6pbxnHSbH~m6X$1^9@Dxeif76%VVVE?3lPZZ_-hmANwuy
zJ|w-wX{^tp_()IASDk`stncBWd93HnA{ND7VXdExZ544~>}(eFR2uzAQwo#b%ch{D
z_p)g~(tFv|xit16O+A-GNGU9f@ht+pms3(HCcT%9sfn=$_T<Z2=V>ucbqeq0Tco{}
zvCmk^*K=JY;xyK)n0R~UC>(cAV|@}^v?I<lnA2F_#)96|!NzH<Ss`ZaDt|ayx>oQH
z^*Ao1K4dYf+ce}f-plMAzmay~y=)rf_*bwq;Jv(9n&A23`3~=8BS-yTvtW2H8#&Xs
zPr`fI<j?lGW)r=aufR=`-pdy=J-nAqe2HH|8Q#lxO8f}_LY9YVtWEqV<9!M5<wqpG
z)PER_p!c%5l$7~nXdm9oCjCS|llkGjY~m;TT;qt|%TG!EX+AmqoW|Ouuk^+172eD2
z98P0Bh4JuSZkP0PeV$kJUgoJJ-phP2qW3b-5%FH0O$EG{UqcS@UXHOz@LukXE)(zN
z_h|#(%kM}EcrS-No(kq5U5C_xgCrs=heTDVQ`kEl3A(uVLBjzWNJ^DGo_9zh<`ehl
z<UvRN7ZD{_e~v;qnQ{5xdC6I^^@^E_ONw|eH={B6AD|D!dwBs;_;T%r_c8^X<GxH|
zk7=w;4|@J-Y(Ko0bwr><HXQQ^<8S_cuq)onH_+5iQ5AYGQ=qA>%nI*iBS-ul?0k4H
zPeScv8fymbLt?GA@m~Hbo;m$9X$s!UyqnRKOrU>CO0GGMp1*(%g7-2L(|dV1O~ZSc
zw+VVLU&Er|y=+=B*?)xg;Jv(D>{a>)0_nYclvH)D&$Ykky=+dn2A}T}IgPcESNKDi
z9^T7FZub|kJa{k1<d|a`>oO*Q_i|5Bz<c>croc4TtU-v=Sf9@n@Lr|~@m^lQGU2^!
z6!2dDh>e2xvQfZ$nQw3Dy=)ZlULHUNyqApv-pe%{d+=U1r96#ktf#>|YbAY(X{;%;
zQX*p-Ys#EyL1gQ_JQoTxH8{MNDX`DqVIRPIxj|%1W6g^q1<8tOta)&FBB^Y=mw6@V
z!K)6vmw9k|jAu{4dzq!0@^7)3Fpc#VB*iq=R28_q49F>f0mcck!yZrc0+%PBJs0R6
z9ridGL^{VHc@a_pcrTM(M(<^wAMjpIWx?=XCb}+YWGhituTLO_-4fJ=^H+27h~7m|
ztxmjw<~a%Mj+;0emS8Xw-AlJ+PNVI*eN48Lb~nU1BNFlpqxTe~S=~DanNRG^RZqUx
z8^0r*6MFL%`SHE)hvqmZRpxG4<A&!UU+Sl5Q_3Z7PBGGDZGa~1nZLIn+}CYK7I#Gi
ziOgiyME5*A)E52%Cf%dEZbY&PQ1V&7a2$0lxhEt126n!nE4-Q(TD#tXbmL)Wf9yr)
zu@hEGx^<A(VDE<&>m7Gh9t+<eS@N*=gAcNMjHr5|Nm<zYv+T!VS2p*?(12T@I2JK0
zu@ATk0&gQfz&`K=r1>!v#cpNj4;~vhXaFjh@=~`xF8eIR$i3<3{BpM#%N=|-3Qc*X
zTNW$p48bJfI7Zyln%ubK=D7Xhc^RR2kNBKOjyucEModZ(rqmb<CCsS<bH)J~Q}7ee
z(->S7!q(Y&&xF`mX<8k-;rh!7rF*EOwt4~=bae-0Qr}ajsTTdX%+gGpEuI^SkIl$H
z_m0juQ1ka5=!D`0c*T&A0FG!M&)qdq-=Xff%upP;aBv1>=D4|T(hVA`JlL2ic{=xX
zkrpn8($0siF3Uk(|J~-u#uyCDkUg-|O}aSXCOznj+@$y3*-d(|R!jS3$lp6*_Int?
zm_axJ&}~=ORTpO+x4p2#6PYj+JN$0F4hHxz3?bUVzzic~b}%sC2-zJB)MIy@*~<V;
z5}Zpo13SE+y$%L87$Mrhz+Fbj?AU?8+t_!X89RitS2t6+nFM2f9)TA-_!tvjmf$=B
z4I0<yPSZ14!h0qS{@Ts99kMB57Qxs$+}c73orY$08amus5j3WZe=T~HFKcMabq*u+
zlHeS|0_-7YrQ5-P>9slRHQp}KfrL}Bi{CQ?mm57{19tU$W{_P-zvs@{9R`hTojqqY
zdXy=;ZZev6i#S($R5LsjJ7zj3@NR@-LKthbgfa<M5@ty7P(q~yD+z2BEOa)ml8s|S
zpe39q!AgQ@+M$GNjF!M=AuYiKD+w<f?G6ABfvt4s;W!jp*<9qd|4ge2p-({v4+ZXv
z9ZvLYOSuWM0aYg01UMEu+^=QmUSPr=t91kR;21>_k3(hZbvWzsuB12|f9<Aeo`Q_5
z1e1JrXY$!LZ2<zf?_l%fFaNxk3^~sI2yepvF!o2W+rq6WsFGVS-+$m>@0r58=DRtC
zH{Zwpd#3RI$g%F-I)^u=(jI9Yy2E*)b~<8*G80|GS(wy110iwprn`04xNw@z){Qtg
zcn|$%D$c=ONZ0Nrcv)le?x|no*_}g+n7uovCp@_6Q9eC5D>q_G;X=NPJ{(0A!;z9O
zqit-cTew@q#q`|K(4B)hC3m;bGgWZxP6SjTsv!4?gl-!Qqupp}XgD<z%0Zi8G*${>
z7|g%}K6HPT>!N24o{Jnv^7-JQGLLy`WFJj%ca@uhOTuoB;yZbWkDoQYdiwa;ldETp
zpD|@dh4ZaE#^DRu)a)cpR?R6dpHx+q^kap8a$U`0iY?3PnyOpr+v=2$o<FA*4zKfT
zm(?t<X(<^tzrML;>Av&Jr&mp>s@~7w{E1bS^DA4LkE*L}Yn^{kdAWn!i<?)%<+*-E
zb1NNW>zi7g>e}Y!rHz>I`Tv^ZIJ<Hs+K&!c+0^#`*n1Pes*1CH{M;?~X1NeZ!VMDf
zLIR=!hOmke!xljS!;XSpvXaznW&yNTQBl#l;8N?>2CZ6mtzU7gZLNFNR$SY<{ain-
zTD7a)`+uHy-nn-YcB?IZ{|uZw^Ul2U&T{6QdzNS3<JC2`V2!2xHDpz~&*s|7L_<?+
zXIpKewWH11O|y@lnV36!A*R9fS%#PWxi|*5+*y9ldAFT}w;qX|o196DW-eTmD4#le
z&f*0#VN03j64_O+;EpTsq}e$$=N*QrKXbu?BNuSyx3_h)G*z|h%)~rRP1EZ7O7MJT
z9BV31!1QZam8k1%1}7M^xua!GwJn4>jpY}`n2>avE!6Eb)%6(pmMTur#+G)>&qRAo
zLrp_-1LiH}F?Y<W%BH4DT5U$mYiwy=6_-EY8+(bWN*1bXtF3Kp00TS$@3r`wSUd-6
zKwSsYzPbSi*P3eSgl$e;LnG_k1&Vo+op1IR#<(ZnJUMPt7aX>D?#y|M?8sTS;7K03
zG#$q$2GC2)Idb|DiAB5afZhBGCDybx;Pj9%<LR~6x3qP{IU21C+p5g~QA)OH;p};b
zEuJ$K`!Ugu>C2JCBBjcXN+e(hRAGo4TdFD>-9x}kpwHcvIL+>!6Y)e%drP9evbjcf
z7AFp-%IXgC$vd0bmD-xP&cM&iKqqGw1JlbxkI!tXs;#NPkm47my0*Q&rL8?aX;ew^
zm`S6KA2+J0@+&QE`^6`XE*U*0&crb#W5&iuwAD7&;xODVz8q`dMok)3g|#--_3^ga
z)eT&%5iglAv3TORW4tU}7P~z3qU2?=xxnthLyvEWoE@f@gsBHWv9h+Zs=@OOK{PaB
z;i$P@T2^>&y03pQ*O%vu1@e6ZeS7)HjOreoyDePK|Mp*QZUFZJZV2dQzfB9^a@`F9
zSm2wyR7l+*Fl|rt70%mV8?q7E#|l8oBYVgP^^nVZ$crI!)Oce<&U$5!{3IXUoT|WC
zPb6g5CF)$q;&o<Oh{@?}DB;nkYT&h}gzBc&Rkf~7&m5~>9Q9^^R56^0P8O>?LFF=)
z*?#8pj+pwqIi<W><&#xDU*$_xzFy_qRKAOd$6yZ-bCp}42aYG@7;l4d(-^_K6C$2|
zp(;VB2o5CTVc0MtlsN9x<6SUuvf@<5S&Bz0^6r#+Rf-LYt%~di^G{cl8)nGt57Tc@
zWPd30CYJc9;wy^0iDh~p>|~<&D+h{STi`*OF5F7UN2y$^*rs@aB7Jbt&aH}XD1M|U
z{$`P%g(H`G^hiV$P9yLjm1X5LWa0h+`Ta)ftybhqEXo%ven;_t6vh85^50ZhxQCE=
zh_f7@WfP|;9-(-&VyohJ6@^0&{pVGFOYwJ#KAak8FI#aR#pQ}*7chT=B0qOa`Fh38
ziVrJ3rx?YPdg>J@;<2R2rHXSDS12|ro}_rL;#G>bDBiF5l;SIjA1eM`F$)u2>Q@}8
zD1OV)u6Zga6k8Q@_%03kamCS!QxxYZ9;bMM;@OIqD?Y6FyyDx6e^3nK7-T)Uibaa!
z6lW+dQmj!FzvU=*rpn(`yg~6^#U~VBR{T(LQo5;kmg4D(8x_UN5A5^%t88C7-e?f_
zQrt(eM3F91m_J2vhT;*54T>#_or+&oJXP^5#q$&|QM_950ma9O*vC&PZXu$r;@2GQ
zct_=5D}F>o`d?K3ha%5$Opg*#zMtX%O&_B2FvanT2Pw`{oTDh*d$ddZnj@`F)4!tF
zuDC`~{F_7n0?KH|ZHhlqd{7ZbzVsJ|m7turQI5Zf90$uOmWP3mr)he*;#|e~ibpH*
zaVyKOQanzvLvgL*sfuSPo~yV~@tcZQDqgF2gW~rTH!J=~@j*qt?qfUNQhZ;LzuQdz
zqvBr_`J>MCpdy{ZQ0}WZP*HvlkY1$n2*s(2GZpzJndQluBra84u2`j5r`V)ux%qqz
z$#Rz|%GxZ*-%<G{#oH9`R{VjY<>o)CvgPJKqw-6NuPIt?zV(Ox2ThmPv8b1qhHOtz
zk*`E4AFN28ALSzyWepf)x`t!=F^aM#40657bX&;$cEvS{Co7(&c(&qsikB$T8y3rV
zDa!92WO8qqew(7aNril`$`2?$toWqj(~2)DzNFZb!~dbCf1+spq|5Iq>f!rg);~mX
zKgCgs;}prQpx&X1(-ld^V>&$=5|=2-?=j>mmFpDw#+iCwQ(UjOL6I+^nSZt74T`rY
z3SATVcdLw_Esvxbdp>|D<?Z<br+txoo;Pr5DCs@VA0sqfuKQ3=iH@7-_eq^^{=GE}
zd_K{;h5<t@0f(@Jeesw33%gdrI7JIquNVo8bKf&i?-PlcKiu~W+=uvS^UAO>d>9A+
z5;y=Gb-1xU{#IDqh{`#WKHqGxdDD>K+B<0ooGf9E&>q`j?JYpumO<3}7?bZJ%p)6Y
zUJVj#oO!3>ru9+Vc_(ir;%>boF;H<-#(J4<>upEewRafqgW^cD!RECf!L>K%0CW7%
z9=mPror$<DgQ&L(_9ii+!RDO?*|oO<_9~D@d-!Qj+Pe&KTLw|D3-;(t*#?_;2@+g;
zx4<6v6YcT7-nQ>r#94;(fuRKVcXSbI1M|4uu4wi4AG~X87&bxA?Jw(PxCfitzVAEZ
zhb|@C_fy2ty;gvPU&0>eqz$&eL}z+<LEQYWLn68(_ou8k8yo9%hRa(YH`gynmSFAi
zp4QcS814I&>JY3RAD6batf_6|H!QJ=Va)gmCB@?o8e5Eo3dL~-^LI>f@q`Hz;_)%X
z2bD~c^qu>6e|)%97&6E32yY;+)IQn#8hpFc!#n-EpMA$^<!KjQTpqsIgMar+Utfn+
z0A7(dY<l^i`d`JSm+yt;o7o=MHGDmITIOEUzn<e=<hvLj*t+uC{9~q0FJCTNM{lL&
zzbJ6A|B8TWT`5{uY^4>vD0Fe~ijZo(ELtx)T4!bsp6)ALKJBXVeq-O5aaH*d<rm~!
zJMe2$U!UO}aO*SSD+l?mm=PGBcIDu*1Gg+hi+xjm6<g@E`2w_gGTO|xdZYJ-4%@r1
zJk?%T!#6q$8kg1oBnGdw(&zJ0zC_C}FE3bm%*yocKI1V`Kf*eRvP?U7g1#;cc@|x6
z^J2GWzygVTvE#88fWFSLK;oYQ;V2-$RS5pM`ErpQ4E+;&0lC0Aa$pVYV6ntUn4f_b
zmS2^>hDni-tiF$gH$X})oOpzKFVW=4oSDc8&_isXICmN2BoqcF<s2vFgC|p~0)K)-
z2R?zMP;d+Wru_s3e1XkK4~^`@1_j<iN~lfZ;bllq!-9%)kr4@ot`G1!H=P$Dp&PPz
z&7A%$S`fN1hv{Ahk9a;2$)r9PRD`~hz8G@!UfR4ad<K%ilEhb&A>I`Fn}}FYF`U^q
z2Us+)fd+3M#0z&WsOUr*2Jv^$=*xKEAe0Rckb%m+9J=}810(c25Y1-Bm>ls!U=~z_
zOSHydlnjz^Nv3H)B+ARja7nHav!e7(94;ATL|IS~9-H|W)+`Gu&O<EYRQyRtG3gsl
z5WG?>3Qq({6LnvM%<w_!#()?7l(kJ(F&O2=b@*TvBhgjZFX2)Zv!a({G{c9em>un)
zI7P+WC?80K4^=Tg8lmMf6$_%nX=<v9SWxjgYKr*6hevoF8vP3XgpbIOYf_9lM$`+>
zNvDVf6uu~!TwZvdbPTdT+K1}%RmOv(j3!v)1*~)#3o5Qb(>D6T$3$i!V#fQ}{)}^<
zCfKq>ni+y%w2j6p)8#s~FcM|M!c~JgSh}EshBHX#<)$@Y?Fs}esOS%4k#J{()c5F<
zEW5fN<E#k3?p}C}tqAj&vo3oKO4NrpM>5eVE~p6K)n5y6K}Gm(I}^B|B7BcZk!YCB
zyf=L!OmIO3&*S0yR5S}J!awLI7t@8=(F7ZEzn0C9@>yN@AsHnusJMfs9@+aQ>=G`h
zXrigd_I^RcqUbXmo+qMz6>&tgj63eh^gLWj+XWTjpKC>CK}Gm!?SNTO5#FNpmPQ|8
zz0dU<BxTE@`84%>zXL=x3o63DP*XFa2e4HyY1ui^=@ehicv1RW5ydZ+7k;h({unea
zs7SEQZ)R1Z0xqbaoAU76eRu?OK?S{)hu_i3#swAJ*DRVRe>hw6c+SdWI`+$WWc6j%
z06x7N5e%>NM>smM4`>$)DyWA&8XLeyVL`=t(uH8`H6!O5ITE|j$b*fX6+4>cv7o|~
z&yK}mCyWIZkKz{_M{I00^Rb}9<QK<kC}TmzE0RAhb`v{-1r;WLQmm2rSWxki<d?>#
zF&_&m%&DX-b{Ff%f(oNQBUZ%`$ASuzKP&bi^|7Er96%J#iTyA2v7o}}gE&ta3o7J<
zjs+E;P#+5_u9o_i#dutWv7my7k}Rl*GXV=Kc#Oz`il;+Jz=Dc2JWi4Y6@S7whq0i7
z?$-l_uZLpv4jsmVivFU3$CIHT4+XQ6o<@V6og^X~2c?rxE)={23c0>Fk-`b;s4~g!
zPp%0v_Bd@*N+|CkLC*f1g>o?C^ugouU@N0_eAXL=JNV1cyZr0XxU6uYFLD+%Vsh@r
zf(i<p5osI%ET~{3@j;E)Ko-S<3Y`(CksZhSEBwvRhf<&Lp}xqoG(}(gVJxViKvNm0
zD2xRaMox>3ql^U=Q^a(Zm%+%JP}XJ-+!9{r4-dz#iJe1LEU4hGnaoqlSWsd1V=%_0
zU|1%SO=T{q7=r-{V?hOfCb*#DYG4=(D$bDdvtrZOG%Tn%S>%e?VbsThii@SG%VKkx
zj|COxfUA!!Vm=mB7`Zj}6zju+3L~$LJ;L^2LB#~r&og?APZPpeP*E-kSWv-b1Ys<w
zU<+hH#R@hF3o2+r7F1l!d4mNNCIJg7_@pL`1r;U%3o6E-Y#0kFOac~ElraGdDog?v
zRQ!?EVnKze<tZ$v=!8|aO2!lmDk!s2B4a@X<t0|;f{O6v{_v?th@C@QSWrQMW6lTg
zVJxV)P-HBq;8~r5n8Jbz?i?OSD)044_+)?JQ6voFStpDI72LUl26HU2pn|oU`d_q#
zu%O}uv<C|+m{j27X+UN-CfJ*Zhk`uN3w%8I?6HuAcqquH))}0GLm^57u>Ro}tQHF@
zc;>@`iUd1=1r^02V)^X-=m6GL&^yv#F1<4D;IVKg?L=7F=OiSZ65kuSUVJ^96~6!m
zVfPkfV6{x)JZORPe=Abc;r#t#DE2)YX<@v+^U~n~{$^k(cqx)X!7K51h%W=3w;tdZ
zz$SxlC>LkK`}+-0;bU9A;vCw>R+jeXrR^`UJ;OBmNrLzH+n|@u24O3#XXH@Pn~&%r
z*sS+=R{2ZFKW7?OMog9FO+#($Gs^WYP{40u4i*VyhEfXz;CVs#{X(SYYmR);$V_Pr
zRM+vkqTq{Pps=0Q2$&MvSc_1&jkO3x+gOXh86dacVEqg7dJgeiVz!AF5jj!eFa2>u
zZLmuN6rsQ{92?lnggMxR&d*4j5h7iTTxNu<E=C?TLUtFggMNw4=N(P>yQH5O>|$iF
z)PG{6i;+o2$m-$)e74MGT0_|c(~|kp66pB73oBCkyt&#cm=X&JWny(XfrY^8PnG2(
zu4F(aLz2p$4`BooyoCh5!uEMbJq&otq!PB6RCf3^i7p}h8C$?x?GxAJdr7TJ2<&nQ
zWPmZFlf5UAKh>axC@2Bv2GnK)`{BAHr_7quyhRrW7hfD?^<_}EGUGH#x8&BiTOR5X
zEM49pt;!WUSn%A@$6x~^KFIxix`{_F1Kw!jS=_ZBNc=?E#Zjs8#2|ZlfQd(tEkRyv
zNet&#4fd3|Ex8N>5HO#6-E9Zv)st7WwzaHk`)u5AJWg`leK#~$H+I(4u4t;Pu5W0r
z^}Yz(?I*PVn|2!;s#bsuwW535g*dfBd+=}8(A~1NxeZt4sV8y5Ur*H3)>VQendms7
zwYFV7mJ8Fe0|It3DRw57R6!~<P!Q>uEg)MqtFrnd$B!u=`l*zL`4igOJGs)=LmADW
zXs@Mb@)=1Qd*8s?Wu&o3jZ^Y?D1UTla9t?94vE$UdFigEWFERKlpbh~hXx1wg7i)f
zI+)>-B%aC#Z0)IhnEFB=6N>H~%124mO%{C0EBRRUi*8!6-MqtXIk4KZP^s?_((#X|
z^Mh>W>&9hlZ#c2mQ;*QrIdyGQZQH8a=4!BL4L`F7Wwj>{_cJoYQykhPg_4BP!{#lH
zPaiY!v-11mqnfH)I}fP_8?|=rsHS4b9rc|}RY2iej{<@3koK0k4kT2zRo5SaDYJS)
z`>3Y)s8uy<D%<KtmBdFKIW|73uDNAYdq-PCb;qd6#)iuF1~7g{)sa%%0XpHRb}-$6
z?MUMwC1vnRtLkJ_s~V4+PI7Ppy_zsih{l-Jm5s(-ba&tIJvhpiK%E*Qj!ZY6X{Y!y
zHpFA9*SB<%|4eFaxAg-_%DwVR#U!m6cf#O3w<oICf`qF)=k8=>^g;S!slv*6O|;b2
zwb#N1$k;-zb|~4-(gAS(jhB1j{yV;z4f!`oz(&>LrCC=6^x#_SqJ*~EcAhXmyd`_L
z+mulPu@H~h4_SABrh*-Ah{)Zw4duF72;YXb+&w?Z5N9(%NS2YVY{&j?sx^XX3tA$~
zaph01!KiXC8+LGAW96#$641R3OPagr1QMCMF|V6z*Mjofx<I-n9ZNLPuefrmT^c$@
z9L8k|yG-*n)nvpgnH&v}<pjy@7)o+;?HVs(Dc~udwjoywSw3MrV;c&5qI~w8nX+q>
zzRlaaB^fvN2{xW;DGoknI{5Yt&0x8knT{?ciS1}qYi)HyT|;e+=0dZs1uA+dV4X<A
zS{STcyQT(Ad^x{+>S?^awiZTp^+du9af)b-TucjR=|pnTiCOUCtPLQQp9iE_c42t>
zrXx7kJ6euQG**(ppU~9^b<OevWgUnsp}(7JaohZ)Bk`?i?2boxtKCpr3+{Ypb7wn-
zgC}0h6!x0)WR2_-*G+lK<9u^dWh2HG13Y0|rJ0PFrDmnWE;&nge~9^OnUt}xL?*gv
zlWB=rU|@DvYWC|IiMDZ*JdC6{wKY|_Yb;vFYgd}s6%XryCdWtc#J;GdrLjGZ1w`?w
zZB74Ko;NSnZQvzl51x0?hV-)|=Y+qWHm%RBJ&Nny&o){xb(u_YPvm;%I_>3+<q&Kb
zZn=#kS6i;plCy4fwdb(28_CY@J}ZU)K+ZI|ZNzno*DJoKn1M=|Pc9gd*MFZU7rLDG
z@K$G$;!%pL6dM&!R6JGj0!6;}XZcNvw<z)klIcHId`6KEgqZ%8;>U`(rj_)5iW3#Z
z?+o;ps4Uzz$ZJ(TP4RriD;4iid`$60#SA<>V*Pk&D=1&xgiMDzOrN2+P_at!c*S*!
z{B|?-g&PLERpt8?pHh59QT(q$FB8}MEGK@(fx_Ja3RerbO7r;!k9wyo@&zB|EsFG+
zLirzxbeKYUkmCM|eEq`oS&HiwFIN1X;sc8GbVB{t6n~@mcf|>~9bx`V#l?!Xik*sQ
zDAKDD^{-RhtoVrH3ySY3{!uZ6iOzELKSUg+I9_q4;$p=*#Wji>6zLz6<xBZ^95`EX
zsp2ZdHHzY29D3KNe5c}rioa3(hhh{r{j|Hc;wZ&K6z3`)qu8YQHO2E3zpZ$?;sc7$
zD88xqd&MB08nfO!#Y)BF6>m|bGau^xLXn>%rEIy-(^aNB9;S=GabT6o^@`1k9g3C<
zeU8dkDc+^{BO><YgNovB9BmK|G~2^;$S*6tPDJ_#Du1l_2TlK%%7IK%E<%KUj><8`
zeH9N-oUAxS5vLnz7pAjdmLkvTY%iaK5iK{lNaYcVa~0<+E>m2gSgY8e$j3>vw_5QO
z#nTnfRotlfO~ud3O_uX3>U&x3ys7xVik74NJC*q`p6!#zS-@PC^A-0|EL7ZIakL^I
z+_OC2;}BOUu2fv5c${LJ;%ddODUun%@*5P-Rs4qH<%*jWuT{KV@qZL8NBPGp|5EW4
z#Say&fAGJnjAwsRf0kmlV!mR5BHuu;o#l%26c;ESt$3_rog!%zEJsQMakb*fiX@XT
z{T#*f6><97Ay<}fLs*X2C-jSN=kI6dx+X7TzVvL@K^PP4Ub$uh$Tb(y1`M5qA^1x@
z{FF)<r)YtB4Etik>364k#n9<l?;>jic|7+pjKqdhpjU>C;avDHn*<zyjXK;|-z;oS
zaXCh2;CyC-&6|M)*WSahSBAMkdz?qs9<TLm8AQFOa1#8NlVGEDJ@lT${37|r2CG+v
z1h?K`Avm_sW4%nb^>!j|%OL7C;CeRBhz6T?JY?72_lKF6I<&`bTYDQ2w`CCZ&W1gn
z$8E5A>yhBvd)TpupOB=zD-gG3XybC&n_(w~lXofNuD$1BkNb)3bGfe9YZ=Z5hF5Wr
z9?u=2fpu~Fo}$&8hl#sdbqH4PM;f<T4@0li3P6qv1FyZ^_Pyft*X6oC2|aYLm1QL0
zM~`#T20Io+XSaJJp;wH=7}7CBQZL7ybvnc4t-$;{5NS48do1JXeTeq)_sRyV=iD;k
zbD+D%bsZOH*g4nr!{Jg}lIxm}-jM4`rt4DSx}J5%`tl9s7nWaH?j5jv%Rs!a^a{O8
zeBbbf%}DqTs+sP;<n37C68}|!Z}lH|+*ChOYo-U07P=&ORY=l;lI9`JcZqkEPtwwm
z7AdZoKHPgZcG1AEPWASC@tLE_f9jnJKi*Tzv&ss#RF-?g<|cflP18qszmE0KKVqsk
zvL90YNKK{rMuw3VEXqQyaqkV$n_Zr<@`#n;?wnJ!`WbLeYkB=6T~^L1sb%x+h&u?*
z=})i&K$k4Wd<xuzLjH;Q)1d+W=^P}%L3c6A21q*q|5V<a1w(s5FF-1#|Hy%yP~e}^
zGo$67p3WpV?xy9Q{8M^S4v?7|i04d%USI?(9+|_|;YmOK6zA43UV~!?T+}sUD@Y<s
z;M@2EF6x^|3I*T8-?Y9c;0pv`0$fx!E-(fu;G!}fz8?DIqFx3;xTxb%Z~AZX2V7Ko
zeoX%(S_3XB(+&G*CSsY?S1u|kYEgQ&1Q+!}B!gfQJ)YuCp&Vp^Y2*buSpCfb77gr+
zR)dTBB2>vmJ&!uR2+zxX84sL=7`Uh$v~1ozl8c%NjMCL9xTuVy4m$S+7uD1ljDCn3
zz(qA;Bzi5Bz(qA;R+M*B;G!DQa#8z<Av*WI4)td6ifRawq;IJEEyT%1B~i_CQH=pF
zI+OM$ryDUCeHTT+MKxk1dJ1|7E~*i;qVHmi!9_J<c2tOMQ&h~2zE4w!s+b?;cdx)j
zHOd9iDKs@zMQ~Ahc_v)cAdE)OMbp4VWt^jq5hE9sBAH9k6KHy#bPTdTx<A$Dt4uEH
z8L*ZMZRs+&sN~QI7j-2fX1tH>&p54<8v`z?X<0DJMPcBg8X9LL%7%f9%E3}DDh+4Q
zlRG!90n|7M;G(XCF>+DK8jQZdva9<s&WiBsOD?Kbgxyojsc;HPkc(P~PAL~v3n&*=
z^_7ciq)4=o&Ac~#I!us@T8KKpMKxlQi%J@|KgC5gW%HvMEc=j*61k|)QG8_Y2eC`Y
zMg0LyJ+}96L@bK#!@+(c+MoBqg(ITNxZ|EoA0?u3?hP)gsVK=sH62KDQBA$2QK20^
z*Ke$pEsGY@)bstOi<so18dEc(Tnq><swq1sT1)Ze47sf-Omb1Dp>gD*-pV$=nRNmN
zoLp3Xj{sa$9>L_Ia$Op@sKykzsEn~_p8Vl#$vcaGn2!B27g>FoHQ*00WVomtotV(c
z!9_KeyjTev1up7!(uH8m$BN+G+sKjF_f7s_BWJ~KV7tIYHRV%W)YtHfN-ioFs*{Uq
z@{414QU({*a7D+({!IJeqMH0kvHO@0E-J}p{=(9jkZ!?6HK&rY7)e{?q8j}fu@gDs
z;G&xRSurlGCl{3jH9xqh>9h|ns?o2Aals|Is2m(R_ntz1a8c!9L*X*RO$8T~hmvqn
zr_%tqs60l5i@G;!1Q(V5eT9qKpC-XYU5OzRF6yVSO)l#Gq9I&V9tvhBy^G?`P7;xg
z!%pJj)==<qDCGM7iWE*zN0mu-fBs&SSdP;+rG)bNND%HRXQ3R-%0*phWwfq|-3Ax+
z4)iMj4``flQM;faZmPrJqEf&yZb+5jqM8v5##XT?xTrcKP$N4I*W~z{;-bD!Q}n4!
zE-D3@T1FXMR3oRwPNNJi>fz{zIQM4cuTa)z8!qY;Or_W_sR}MCf6ZvBhBCOQW<LgF
zT&Y1WDwWAaoz1-jE-HT}$VGjaI|*D=(~DWLjqC-usON~iiWnUekc)b=G<8|*O6G%$
zY7V&iSR?bnMKyA3Y%k`6i)!Sxu^i@ui#iYW^Nb#w!v=widaNXXi+TZD3@$2LAY4@5
zKa-0}6WzF|CIMX3CTf6-Y7!hSs!4FTs3rki)ah&&xTvO<r@%!$59Zk_8B=gkDYH=`
zgNsVJ*~*rSdN~qezhoD{MWw(oCykO^)Eh+x7nLVP3StUeRPG!eNGcmH>T5_C#Ip{$
zsNA`OCeRMJsI1l0|B)?};-WH1Ij1~tVS<ru3RXA9q`=36&mId!h{Lx${$_9vPDVr;
z0M6(zjybrfv;Z#ZtrWpUoh2f;s2OM$xTs5Db1+w$q`0UT!OA{QAnBC&LCCdSRQZOb
zxA$L>K`v??w7^BJfJXW`z8um<`_hF%nBTS}JN0IyB#EgHNjJzN4F&07VTkW%7<=DA
zym&L7M~S|ne}_5W<bFSc%8^JAV(J5I^1=P@hWtJ@lGldvLAtNB-*eEL3KM+qV2G(x
zMDJ3_>#!MO>Y;sE<p`LLV-sR(nY5J)j_5udwt9)F_<{VA5>vl94HsiW{}aU2moQa8
zOnrb;MuR1$Vh*LE$QzDLsj0l%4|uKqE=DSh5bR>4#t3O$jC{oikuF9~#)jhS0cT2d
z1>q`e0q-P#7bABVA=t&p14c;edL9urbDJzxq$3Q*20z0DV|y9FJeQeIcw7{g5opeM
ztWFu8kF;%sIMRIH0)jDclr@0LSeiFeP#~BV^0j3u_;A2N0fA}=`Phas$y-R^Lk?IX
zbYKg3$NRb%InktZsLq$@B7(X1>+lKd_ZE{*;9#kvYCCS^x3Yb|6s?5>)4t`1Nx<30
zGzmByn@d!s%)OQ7Ex0(i@ZuobL2FiKoaWpz5GAB$jET_}Cy5`AckE<A++Tq-P7%a|
zM9vVz)9g$^{ABJ!P7A+xk|2ABxIfj)lY&T+P=LR3-ow7Nfo*hyD<6OX=%u=@Sk>Ga
z?-14q9&*KN)idCVN#gl0=?-wko=0`XgSh_=)wR@mY7V4>`I#2z@P#r0S#_Yhc98BG
z$Rho8DBL9b=%Tq4X`sC38_Fv@H%CW@@&oN)tdd=7S+8)SyaN$Vl<EGtgszwC;8Gdh
zng?%>-3o8bV?z0Rn-be1wu-48WOSpn{`i!-c-${elwA*<y{uLoEPE`g6{N8-6F_F%
zKD)Ks^K8)Mw#{`F^5qxBcs+j1cr@_~;k}Z7C<8#Q>X(xEx;somIS*PN!@V3??EGGi
z>^59I|A#oTDX-uEx7e<Dq=pMg*RSyi=faZLmD}gLmVJr%u6QotgaB8<J0T!%ms1G=
z+yS@&FQ!}(*VlMa?}R|Nx8l71?(gJM?$<-k6+Q`XojArl`K@y91HZNV?-}n?a4!%s
z`;6QyS|#Qw;vK5DBR{>9RIglduHpj4m5Q~B?TTv^dEdhN&QrWnag!o%+L(Wj;=_v1
zD*i(8*NT>#`Ztxs7!a1HpBmzRibpCQtJth~qT)uyD-^F+l((U<vqk0qr}&ZLP~2Ft
zo&y!9D9%+}p?I9)iHhRS5aq;wA@IAJezzhW{?P98if=3aK`{^aXv{BEEK!`QSfO}|
z;<<`fDt=G#J;hHI^KgquyG4p)73tD|>GKs=Dqf{{v*J$`f2sJc;-3^lIE-i~S5e+j
zLq103CdIEQo~QUNMLyYN`5!9&Oz~C4-zfe=F^UOKeZI^fj#9M#dgrQqjAE1G$%+>!
zZc_Z7;vzmihrLS07R6H(FHpQi@jk^T6kk#d;aH@dJjG#(;}vHrE>^5n>{L8M@f(WQ
zDc+^{nBp%Lf35ge#Y{YFX8i?<{0=4M6BN%@d{~j6mSq0NiU;E~N7-^ym#b{KsjF0`
z%LD4IQ#@1gTt$BWkongreqZq?io!uf{#%r>Z{Jn4T-4vH-rtF68%apS5E13FRnAo$
zsOd#2k5C+?>6270RkZ$iD^yM>Rx6@LX&0usAkX$}XSQO#qCAU1dXdT_6#4v{`dn{K
zJX-Ns#Z`*ODe_Sm_2j$?JXPg06!}n$`4=f(uJ|p*YZY%${GQ@w#UCj?sQ9Gf(~9pa
zex&$E#lI->0UGNMDrPG7RUDwmMd;KkQv9O)>GB-`>yh(2@M@Jwvtaryigzg9tN263
zhZP@Jd|L52Max}%UFCNbKT!OW;$Id0JddN^G{vZ*5I~U5_ZQ3`saUF5rZ`8DZ)B(^
zzcav<D)VIr(@Do5k{Us@{&F{|Oi~KdZ&4&Ckn%l>_bc+XBGVsN+@dJIPe^}7<<}K)
zn*8E9u~=u@F}nK|&X?W$>mZC9rifgp0sdor*pb_)_Z2ok1J7#=GqACJHe^F+z&X$c
zn^%Seo`#7G9eaBo--`1(6Ch8b@e?F3NNgF1-U&EyZj0wyg*;bpEiRuw!CbS!=J9;#
z*89{@oP%*~!+KdC`$0S&n=ON=SC0$fI3pTtUK3>3-Ydh*Ii2?KQ<Jo}9&uX+QEvn6
z@!W5N&0B{A*WQPYJ^p6c_Fam&ErY0c8SEX1e%N61cz$>7{T=q$Kemr|7}nl3h_g&F
zHipM?!Nui4s)2djZdJ5;6_}8#Rfk~p?$fx<dK`MCRsgbIhP$x2?F$Z1jbDG{+4en#
zIJ(ygkPyTVCFi6Kte1i4>~^mhdT}HUKsts<>~Y*#r!!n$1?C^7LNZu;EaU3sqJ6x_
zu)*p%XPJqhxyF+|UB_B)uElYNluy@j#U^FvJlEHYq_%E6*W%6RMMiG%3UBph4#dUy
z(wgaS<@*HR&i5BSv}F18K?4JjgW##Ym4C*x51+y3hKq)jWpAN2xvzr;di$ksF=Yk~
z^z9ee;vX_~$?WON^K(`f|IjOZ_g%S$k*b5fp8~Tmcf7AkLia!ZYcUM|{bJ*h9Pp*R
z4=Lb_?2CQp|1ow3xTm~)3HU=KWd!`;1sG93`H0}2HZUg`lKZ3EsC?wWlO!oT99n@$
zh`*eHNcc`9s=w1fFf2>)z77k4-2VF^$NxOF;yKe9r++zcPe~T_N2ybs%Xt%s1Rr9>
z-@u>leA6^2`TT!HI{2n+kbeYHz&B+)OxNgJ^G*4+Qp-2ZVBGReIm>6FHA1~``KJFw
zvmCx@J*!CZP5s9)+we{O`{T&#!8gT#PDBaeoBB^j417}#RQ59%v?SkjF*CNuH+>5=
zIDFH4QPAO=zQ>}w$v6EoOcYtZ>67R*e4k#(@dG8Yl=f15Q(n+Gd{d#TrTC_=VFVq%
z>Ae(Fd{f@EIegQ(>_>`kIu(QE@=bY(l;WFS&3d=bH|?Zphi`f))px`<B{Md~H<j^D
z@lCH~%Tj#P8)+=XH)X?igKxSN#*%zf;i~R{Z^~JhO@Ei4fp0pA?YcKzZZW_&<uX?A
zO^vt}-}G$m<@=Qcmml4SWmA09_b8_Lrgzd*if>9HxWhMH&K>s|`KG*HhVN6$Hyuk;
z+vS_`;@9Du@)?W6H(iXOgYVO6XdL;b*RstizUj%_r76BCnO>ibZ%SvU4&Rh+0O|Ww
z50{v5VjaHe09NGiO@GQpukt7Prd@28!#CZFy@2mivdqXg{Q>hGzUhsW9lq(uwD0gu
zxro^1o1Vpdhj023>v#C3og8t8ZyIKKhi^KV<sH5$7tOhR)A7`I_@=@*cloA5cy;-v
zan|VaP4}fqmv5TIg#Rwzl*ggVH>K?IO>5X~%QyWLb0Ebxm2-*1H=V)}boi#nvgr2s
zro2`X->1Si{WDb^zUh&iY!2V_WXj;1E<q{bn=-O(zUj+Ub@-;sDLZ`A6WL0KZ%Sw5
zF5gsm$`0T3EH=&In^sZZ;hSE>e1~tkiun%Tv>)>wzUctwyL{7THpu0hUc?r=eAA0L
zO<ca|{XCh#_h}O_Pzb&$S8{gan=Z%r(D$j)0N?a0On~oGlK{TyWVY*b;+sCrE;xKs
zKBWANd{c3;Z26`K(av`Hrd&({->07o-?V^Zp5mL{K{3fU4FrQej25oP_|$uF7cxUW
zUOUqFsqjsIhNM&CT$k&`Z)LOM&!Yf%tbA<i@J(AGrk~*x_oIey%C!V!px(^=Luc_M
zpOP#Z3c7sLnHXWqH?2V~gKsETJNYJOlW#f!32|&gA3_!2n?8g%pK(2ct?)(a8NR7+
zLD5BQ;1to|+l5b|F|56_32sq^X?il!xMF%3U7(irAuIMJh)-Zcxot8{2N(~anFnRg
z##+BXk(Ze{B{P8AwV+0E2N&v#RA#5;K)V$8hG8uxjzcj_F<&N~hQf*uYU%1$RE=i%
ze6w?yo;k#uopT`W(6iL5sOm>ueYzp-!wPW$Ivo1A)<`-fRsDX@kC^Ia=TN_Yl0T{%
zIeFf`Xl8DnZ{I9acV0+r{oiAnc4MDnEa?BVj~yI;+TGJ|AP(CVpQxOh@QKPhe+@lJ
zf<Bo?=7k+tp47yxJMLLqeO-(c7{TAgNRbf&U5xB+gkTpV<FKLlB*0`7CCtJmmKa%N
z1b-JJD~u56T8Ri-xlM*C&4HvzSc%P0M;S9E<|F0?_KgMPE*-;$=wbpp6~ZH#l3`sm
zRfY{#2{W(>^^=hbY)B`ti7WxXrM9)?b*@CRshSsk5^yL>&|x$mDD{fFSSN=JbW=i+
zL>CdpnN-^;D6B*Z&H7OeAfe}evO5OkOxZy+inz}jN8C^A+!=@m>`p=a6uT=BmtDdx
zA?{0ct(B)r3C1p?L6d;LY?~WgxjzOV;1!{~zt?XmU4Y?9&X<YIIq|>F<;)N+XFIu^
z(YQn4Y>$s7f3qO2o<YIXB%yQYE{Py+Qn`r4&1xTcn?p)N86butmJUmZh0;=9NlDwJ
zej)YOFwgoU)mnFuVQHH~Ksx=wDRDfg*p??!afJuJa*31=(%s>jaX0n)Ed4xumO7qF
z!B(6EDrC}6<Jy*1_|=5tNAdirt|!HDA$+3JBj8TRo!g^xenGBF|F07{-Dl!nuRBxt
zn}pj`Aq@ArGwtEd^!SN9j<@O4)E?w}sB6=Ii?)eV)t=^@6xWHoRCW29`OdW?FCC}$
z$yy&c!%ugOdlWx2+i9nJ`O9Sa)Si>SC-5_I8;#owb9vsApULZm?)1!wyUop%TM2NR
zc&9>+)1itp6c;FR;T`jZO9X6G`FKU~cZc*dRX$JgO2tizw<zAD_^{%$ioM)SGtRx-
zOfwFA%Ex*4sv=+WQRYKFA|HDad%2lr9D2E#7ze!GvfNDZ6N>p!g2$3fpP*Q-c(~$G
zipMD8bR=B0pdx?o$X(;_2a(TyiG1uroT@leah{@_KatOu1Jp|>)+@?+6zQERpP;x-
zalPW#6)#Y{Oz|qk>lANPyi@Tm#U~Y?R(w(MCB?TD-%}J0JlbVBm;Lc0#P(ax<q(yJ
zDUMVuRy;`Y5XBjavlJI9E>%n@Rx9#}IO`L?&%kq3<^=`QzoEz%5|lS73d;oY%_>{J
zp?9f#pCTWxv)pTn|Eow|3e$h5XgQbvRM~Pa=|hQneG~^M(mxv0hbj(N9IZ%~LCnW#
zYlqy%v8tC#Jv`Ot^%cwQmcP%Q+{TGtdRL#`APfO^#U8<JtU)_$;CX^!IySb?1|Fy6
zciUj|c%6mQkyoY}Bk)X?o>uZ8b2rmo1REI^whW@)-(V{nbHfIkSBV50XI>`e%(QLj
zk?`c!+d2e~-J!>NS)Z-96>-<zT%7pgNVCD_@%-i5+fr!Gk+jFh^48wzh}$xVdQGs$
zbEyqBkJpi|z1JOkJO^8Q-$2}!p^dM>80io;*gR4vTzj9u9{b7mVTh9Uu11_?im@?V
zj0^AeJV-S#kJ~MZRxh^Kwz-Y>svbbXM(B;S0+9V+*o@6>-=CfS_D7!W@1uyLd#wNo
z_xG^JwlNT$-R`{yy*LsFAiW<p+QU#uoz8H15zN0h(rvKzSf-m^k@3pWQ!n)#r*3SC
z>%(*GcDRjW#!T2%ZsQ&MN^MDQqxoL_k>xLzmzSSi{=nvS<rkG-5LvP%=p6!Q8$;@S
zheQhaZTd0tx3WI1z?HA=A-~Z>&K{Rm;Ej6unL~Z|z*pxH<ppI!w@fb|Snn$}R(u7;
zVi#H?^N@2?eb02?$aJJ%R__zNl>Wl<!7B^y-&lTm`8DOA{LmZzH2ignpL6M6(04g7
zD+@>e5q5MPgul)ku~Xnu@(Jt@_~`s!0mE_(hPak2unKz~+{k4p2EUxIQHq4*O9_$i
zX-G_c3w|^50ykkYfcH3u>X9Hh5rH!N0q^k&B!z;T@Hg!{Q1S(?LppemGm#Q_1S#M>
zG9Knvh{=2GfFOQ0e}hQ+WNP1##q}TQ527aU9+_@Dt^EU$OzJD|kyj8=dJqHeu?flK
z1=1rFc#ltt2tS*BDBm1l(ZE_7ynWF5h||v|X_OcgzWeXXcwia^5WGhYLN-^(k@xrz
z>v#_;;5{;qI@HgmsWBKmlbI!%MvRy*l9%KfF)O->HcJK>(fZl^sTiW4&0`SDn2$fd
z!X|w~-FKjF@*bOk(Tk7)-lH+#MSsQGCaV~X{)D*)s~Cw2S+P{btmxSoP4FJI@@Ngk
zDJtehuVd2=RWUzGSC`;D8s&m$1g9|Y9*r3H`f~}Q@E*A)BYHIcfcGftGcf8HG5Xo0
zD1J5rG(Ar`CVn<~4FujJI~pil4@Y^txO)oP(q;JBya<&G?=c?{Gv3GcXPo==F!ni-
zW||U=R<Z8NbW*_Jf-cI2f%nM4Qa_tCoG}{N+_Z*Ja2y2q*(48_yvHhFl)m8MXOnSO
z#GeWH+0=@#dw8zS=2xM~dwdzFem1p$`q@-{^|NWDNL1VtroQ>k<pNuO^L>KUoE<%i
z4Y^-uaekE7mf$_gB{2MKZerO-_9m;9em0LmA@Clr6R{{NpQ3&u`h<uhqC>gko=ks7
z#H621Q&G~-rs+V^&!%Z}X>>E|eXidJQnoDm33uc3{r)Cm($A(bH6uERt$In@JSWQQ
zPVgSD$B_BqXLA_G^0oed#h{V*cqH5WX4V)~KtG#9xJ%#e!y}k}HWxGZ9i43Sv&jar
zXrBDxIOHA5KTOAd;X2N~%o=b${utgPM<@0(+6C{?bO>MgW~0D+JcbJ%@rCc78#&j=
zk=Ut59&F?+^X+W#9!>dd{zeP$@lyQKlJ_VqIq)7$esPTMj>&tJk7*Q+i(SEvfcI$f
zC&d;qAAUA}B;`wECCmr!(VR-kV%M{N@E(o+j94i;LEfXupA{2|D|nBx01|#SU!*>G
zk4C>Db^vAg+2r8R&!+ei1n*Hk@&P}aJg)f7cOFXOXOpW@=x3A1i1^tQkB{Iz@}tz^
zXOs6c<UP{CWq{v&7v?p1k8g^`hy3O{4+XQ6y3k-}CyB_$L1_*Qg@Ws#kn7`3B`2t(
z$|So#Zx$t%<FrjFq5Kvkh@VZ)LOGb#&t@jtr)SKt&_ls{tVi$iZ^z^i-Xp)@5|eW`
zc#rZq7kF3v6GsfZM>B%(yvjWU-lNV4)X0v*0V4k9^Eyg+kJr%DH>e8UBL$o;VsBCg
z@6pI<u|rVtR^NQ*=V7$j#?R)Ta1j~1n5y7C^4E-}KB6h`9?gCX#)fe>f%iyd`q>n}
zm+-U6p9%WeypX*B@6q&PR*WC>A@8wH>{Z0}!(fs3SS?Lm785=!c#r0QtB;LlK6sBt
zZjJG4;p9CUd2Q_HY#(@!X|m7ZXLBGGz<V4Z3GlOdI5og~WDCU4<{UN&yhoZ4Kbxm>
zB7yg462N;rm>Tf2X%gUP^8l13@6jZH_c)me;60iI@E%`fwctIPTIgqUCakhmGN$me
zNtulj8Gbe?54W=QvpF9LG2xPe_eg<b{s?;jKb!JloI?27<Vlf&n1Y{8?i?OSDjPqW
zJQED!S%-c$xpN2oiFUwyWUZ$D>un+U*=#_2z<Xp;fsdyFncbLRcOo7N@<1=}@!+$^
z!Yh*g1pa1l4*m`iX#n_%_p(~>9(m@2pG~guAn%d4eLf%jY~F$n;ChU7o54$wnDVp9
z1=9PRfuvL7T<ht@JJ_uF8W@7z&B!3{k?ua>XY-#B(=Ye+%ZAwZDEtWp&0qTA9O8Qu
z*}fLzP4iLMV(<+mgWT7ecRW<4A%S-+L%&MR<NJRV@mH}u!?aV;MqgXranLJ48}`Rm
zSjEP4h~9~a)?qW=G&^%xF~3s(7p9TpxLT6v(VIsy%59V5m?AX>y3-wdIga{W_x~S!
z=ADxh^u{=+i3vSvbC%x7pLtLW38S$EypCWOBU6kJ>0)G_5wf}%Sz(0iE=KCG`MgDq
zfM$s<BW%DXUx{aAlMy0ajC|h+SzQkz!d7mR-iUMr)3o^nWBVuq@8&@bB-|s>qX;x-
zSdb~h^O3eyFh&;;O!1>_aTraNUC^zd87vMV>lP0&#?Dg0U~C{%5{|_d@H%~6jF_=m
z%(3D56vISVj}4>j>tf_8lTO%#O+98Z%7G%YGS#G|NRfaOK#zbn*<kl8WVS8M`!-H=
zCO#VI^Og{Jb&ruJOfjj1GKp3Y=1Fu3p+ce+1ojFRQk|<{=hzXX63&-s1;KP}3E^6k
zN?^C3OEA$2g4q*G?4IDq>TSPm2cRVZj{lPXOt%V=?#Bp^29CuBrYbu#-9*`gg(lhz
zkXHq8-oS}@AvS*1p6$93n==&)Bny9%&z#I`Wr_`)y*3<(ebVc>^GoZwlaJs2JDxj#
zhbyG?oSd9cAV$ZXYkhU0j0s7uXHH-(y=;R1nG@;@W@cs}i(hr`h|`y5-$O&`dm|UT
zPvjwK^sXh*tEaFwn}zf_;P52<6WmZs{}hXvg`vKCD`9l5O8`Y~sq#Oa^iV`fAIRn;
zOQlGlS^Yx3A)%bW5zG9$%mnRac7D#x&fag(r+8&wR#%*R+BfL`4}E(+@wt9=ewV*B
zzZ-;i^HY_mtik8w6MOc@>ASt&>hZ1ly2h5uj<F>|GVf?g?DVVidnBPV3zvT`pR>qb
z4gz^~*u(#3d_&~y@HuHn=hL6c+RCa1&o>0o(1eAf=6Y#a;koI){=r;do-Y>2_YL&z
z<s0lrcDLYM>f_q<xBqf81Gt2BLjaezZV2ES)eQky;JeCH2&STleObOWZyTMB2=4+o
z3LO6)+)s1pINzSH<G1G%3E2~gIv!Hpr)(TH_+9zoL_84X?Gk13m?)R2T&^;2k(j?k
z<<%;mtn&FPU#jx;D&MAZ8t~uo5jvUWqnKZcvlQnl3ZDx3RVp_qu2DQm@f=0rO+o)^
zmA|X_KZ-wAd_nOIMe7Sxcuy!l96N;V;!`i8@R@)MR6bVmIK>T$-&DL_QTRtFCqCYQ
z!ZQMfFwJQ<SFuo0ctc2^s&a*5La{~hYl`P8UZr@8;?ERcR(xOaFNzTyR;+)b;ta)w
ziVcdJ6mM7jnc^#oA1Lxg9qpy#a3tm{@|6nZYQ<9(`Kc+U({%;$HpL$*KBY)^Jj}=P
zV8LOE;}vHrE>^5n>{R4aRF?mS;&qCf6(3Q2LGc~MKPrYW!KHr1VT$}*6Vne<<oEI@
zHz;QDQ9k5>iu)=~R6I<vMzKxtG{uV)f2jB~#a9*o-S5^nM@;)pQQW9_wc?$M4=Fyc
z_>STjJm_ZsrYfGKXnlZwSLNR;`tf9#`Z<bwDej|azhBSQ;?$d>I79IW#iJEZP&}20
zeRYQ7*+kTNf#zSK^0yVgqv>=2K)pK^@7DAORen_QNlkxI<(CxSSNurvABw(AV;83t
zX&0ukAb)q+PM+_H`HJ$?2J$qO%N6G;&R0BIk<YPMewE^JiXDn;6;D+>L-Ab2jf&q?
zyi)O6#TyjAr%2us>-&-7gNl4Z!1Om1-&6ch@%M_KD*jW^&+{V6r7K1iV~T?m<-7~M
z2`bCWb;wgyw)|4QwxqqDJX5}zVEW05XDFVnxKWXx7o^^|6t7miLGczv@$C$~yH$Qb
z(fa!2YggK_zCL%xJLOvv>JL#Ir8q{BewdhFsyJPdu7Q|7PjP|bQHsYX)+p91%I^ls
zwW}<?r6Kcsd$f0kBAGOlH!50RpjWEgrN~#|)VoRXdx|6+F<rPOzz0-*Oz}y@XBGL1
zoccmy0=}s-Ul}o7ey4zZ6Hb|5oFooX+((fP;+Vd_;uyv8iiaqQ&ui$-R(Y->PTM==
z>5kKO<x;Ot>iFF)o^D%h<LDk-U0mRO>B+kPEv_!FZE@Ij;|M<v*#@3_8Af8msopEY
z#!$1jc_lLdaq4ix&ziVXpgkM@jz}2ia~o{l3?#Vro`=1B%qiOAJhJu{A#Tec>ILv4
z@GmF9M(cX$ael49ytKjURUyHx_rsz1Xc_caFVk(korv2qh<eB3`aaHx2Ag+0WY^wR
z!_Ds#?Xla|-Uh^N8AQF4VUNFKHrTxNNO0}l;@HDadeYt%h}$x>aX##g-9~>eMV@Q#
ze%RxFV*C1Hv+cVcaoXd2VE73R(j(GLoPU|e?R$z=FAEcQHPURbdi<?p+=lhgn`8wb
z>t(nPo7=vJo&M$^&$jPL#L>N0fQ0*Dk8{!nTNe?hnPhkmdSytAAq7Ju_BigW(-|&r
z1m<5U(rmEySjN?R9_@SCDgmt??;x8RniI#59Yc4eJNH*QW@5>tIK$5Um1gfR6(%{o
z`RL6jn_nzH5}e)(%Y8#PlwVOE@E+K_VA`}9*-u_leqm(xmc6}mcmo@cy#8VRCk4R?
z-<_8CN~xDU{?2K6TMn$hf12;rQm?h3MPqjq+>Y3<U)k6Du%5cVezjP1fBj6lZ+U)T
zXk~duS^q5q>#v@c|FUngw|~}_qw3F{=6|)UJj+|Rmv8^zmMiPOGtKwX%JKpaEZ~(3
z%kv%fuF-n)T`&HtcdKwvnEey<eS&Uf{RyLci8G)!3J&l8;CukOD&2H~!#fI7!S4@0
z3Mr6)7JQw~Cj>*K$O+7(){z5iBq{s`l_Q}t823lQbQGE5^Kv)C4=VnQ%$dpfgV>4S
z_AX=5NbqHp3DA2UxV?8GDHOa1f73>wfG_Yd{({@fiUZFvvrXb*evp{l-gQV5Zf^)S
z)3aa&+};<Fn4Un3!0lzaVRz*rmPvi(_VVg1`U3ud+bgdtLC^dy8V+vnThIcR&kNj0
zgEt3QG!S6?_CY*w$?ZJ`X&5YC6ZB;~Al%mhG9cOSL5bX6epNim%Mx&V83!pyxxJ>w
zV01H@32v_uBhiH-<{B|8dI*b_3^JnS_P!y8$nEV!EQ9o)-(r)#;UxDWOpx1qCdx*6
z=>%@CG2lhtf*!cNMhr%UcXzOgk?1d|T&iML^jUNm++M9bdIFm^MaA6c9W-^Qiuuu#
zShh^Xg6Q{IcB+ct_VUyx++O-qkKT;E2W~Ip7?G$rTbq+kF@P^FM}NiadD1b+{^%H-
z7s2giM-8`kF=B5+Te=Kx?=Un?xV^=w){OVD{TZkAuR{^sUfXA$Ou+3m6w^qQ4Fk8A
zgQeVF8qUD+?Qzo@KsAH_Zf_NuMs6>eUeS5@18y(ltmsWPdyTCKyNBoO?C~&1Ztw5W
zM&<Tu0p<2;!<5@=q)2oD+m+(>3eWn!^odCI7bbn0vH||W?C5MN-><VcKl(bwhcY-y
zesFtf65QU4FpA{%e#}-sw)YQ3EQ&7X;64$3Q^XNb(m28G{fCH2Zm+2*$?Y{ANOF5k
zn@gkeY3=9w1$et(SQh0nSa5rDL`-sfjj0*Y$2gr{(l*bDF5_N$IYVyQ!0kPXxv%x_
z4-@3}k_`%O?`-MOvM7I*!0qJ`Om44G5#Q0tMs6<~#G-lfhvSg9lz*6x{jxW*`Z8<4
zkMYNFdpSC>2HFL;*L28>@xq+k-cIR4FvcH6`ZP6iBqk1E;nUQ}SuxHc`ZP7=vtzuG
zp-<D>@asozZ#Kso++LGk9QzKcC%4ydZ^y-WV?b`N$)6OvfHJtfB=7kPOJnz;6Xf=q
zQ%PAYO#9&W8vPlu+bM(FYw~Bs7O_0Iy(Ikk!R@`3!w7D#(XWUd$oj$U<=~Lpdjs>q
z?Ue^2;P&#kBDa@^l5l(f$_l{k<uM}M-Zz*4ZZDlK3b%J1O@iB7j3E<l?>yQ7x0fIN
z4ipNvmxqGcNq1vFoSh^h8;6}#gEobNmq8)d_XJWnK^;{l+5P#DD6t%;ZAuB{-$R0M
zdpQf`U{-E#p_S3PY3u~Jz3b4;{04MDxV`-1O-#<+;P%SrZ@}mzFOu9|GlIcbe~vJ?
zy*eXMBRd`n(tJLzn}yrUkK@F|c_p~L@}(S@I+jJj?KN^*>==$5e40){Kg6dgBmA6>
zHrsG}`(PMj0rZO8-gTnt#Wt`gxV>gS24f@GA#i)COm6RmY&E#O{FxxPmp7W^_L^SI
ziXBRO;P$qOJ#fB(<o13QwS!9^<Hwrl)6^Vr^)Wt}B)8Ydtub873AfkCYh!#MN^b99
z+2`Q)@=Qo>?`TN?x3_{8!0lxVgxh;2HNfqq3E}pBz&gS0H3{JMUdjY;drbnky*vw%
z+iMcQ?fpJA!0j~&;P(EM8sPStTFC7^2Iko+8B=h3DYH=`gWF4aij^(5w*d*UKO=`e
zO)21PAFJk=f!iw|5+b*k&7mNs!0la!9`Qg@*>HPrL&6}Qb;#}I&K<OgV+C$6Yc=)%
z$QA;(_i)q#ZZDIR!^`s)CK%bfV9BFV1-_3Ex5vUCB%MV149>xf3~c~7xF50y;P%o2
zxV?3(7~Edo1q!$KRpjG(>^;bXTkt2v?X7~9eNKn|De*@1(u-sBeDT>BZ`i#YN#yoU
zfEKvDSn4KDOV5H%Uy^l0LG$-y#E1B@SzSpQ>N0#ZqK}^XhfYL6-`IY98afM!yxSQ1
zW7zhM>whugEb>pLtwgoH@%>JR-b|z&f^8_5X8I=N($0FwCt)ijYuYzSn(#Q}d$1L?
zbao&u#s=}J)PC3sc{=hPBz5rC;}1-mDQSDL-UQN)#8!9|>nIhy=O90X4Sl0ZFGZLx
zRlme;Q0Yi^Xg8;)#>Z*lHvFCz?TX)1dF1AOEtkmKnQkOuA7&ypOBJ@riNr7%8#t1L
z{Uy4PFd7>uuUWzx9%qE?F5X*}8zI=mNQDt1U5xM!OUf{^(g@jIJj-`r0}+?74qL!$
z4|XxK(Fl<)MlLc!R@W_veBTJcE=JfT6vyAKf@%GH!Zp}@-ZBC$7~U{rrZ^k5Rmeh$
z&s#t+#gB4}FOa5~;yfI;3jL9Sh7nBhqiu1drmE(f2@|+4Y(UhGw9i}00iS>keBvnp
zwic-bd9UGhMu_#2yoirvI9wpb60VS_RLJ2%D*l?FJD(Fkf<ev(h<jl(`+O0>RKJuk
z4I5fQ;BH1s2y;v-f%_Y&1hxyhgesFtIMbvO&XwqVf@$d@f{99_ZxMw>1Z{t6uP;KP
z4bmA3smVIO4Wg-F0f7@K<h9Y0Eu*Z2eCw3y1u4_XQNo!UJ+OZmG2=o9wH%m6Y&b+%
z)dmw~RhOBl?F*Rkr${}wne;mWrZ-74bT@~$$ktk=?!6$fE?Z}@<SrqM!xr#XpVY-Y
zBab({)j>HHR~RM2N^GLU!RIuABjVK2<JMe&Og}arA~tZ2yTO$&!!J+3leh1^E^og~
zE^qAv%l{4sdV)}(^Fo0Ex#U21`a-cl|79UxpgA7u6UZEmSZADR@lZH$!f3Fgi}FG-
zaE&vPUU4UevH~X}J1sDDbWSKMEe{-LL?UV8DtCAul+y#t>Bx2ra_PplP}s`hv@z7`
zgM{&#F+?+pnb8*+<J=5--W~2Fbhpp81@;@g6`{JYTcx423874BQQLM}l%3{dP6;{J
zZES6~R+ADw0;45H18E0}F;J^Bg<y>_=v<Z)qKVNMm3yt@-9&flZ%cEcc5OpPqOxsO
zyO&r~-O<uiWgWY=(H(Dl!>Z=W#suAJCJCN!8R;b&tLoYtPOODj$;L{QZD_8kT?-Z!
z@(iC3pSN#rp|jZbj>-<GwbfSEc&)RI8eGUW);4QJ(<iT3++N$(zM{IZvZ=DIc+85r
zmbT-@u9!Y|;p~Np@dj7SSXi;5qOIjCwbdQ%D-N4J9Zl<~;q`K&uC=AzxVJ<Xs#{u)
zYe03=8dkBHhs|3YpFU<{eA4KW(PQEz#bYLoDH$_1J_4@|Yb)Dp_lqxIRb4%5(x|Go
z%I50&cw6o2hW3V*=6K13iNzDg9TOkbRNdNnNOema-Z749Du&!q-`P|J6zbwAkoOL0
zZ>j4*LS<WZ{ULbnzj{LZsHXU+RW)lW+v-M@#77-DHa@DZxn)#)$7f)1CqRo_Q$ydT
zZME&4jU8TRa)g;x-_qHJQLk?4L}#T*kdTf;*-JDuwRX1ECR#h7(u{94*1<?+a}9T^
zF_t*aYiwy=6_-EVcW-5Tbw@)}t?YQXRV|-AXC~%H4MsR&;&vio@Efq>Tk7iCYdgHw
z1*Vmb8|S2hV2PX{eQ9WhyJk!o(=M4M;#0WY&b`Fy%EnIY#@6vNE!&ZcnPhXDs#3G3
zy1tSlz&?v<OxQ$SC++v}Q;b=NnO@8Z+fsd;P)^rW*P|INRh&1CE$yf;(O%O~)6m?2
zX@%*<L0nbY)Kn>l0b<T@$w5$sIRt}kwY7~6?I>fYzLt<{hp2sZ1A4lqS~_9-P}k7N
z`l>Mxn>$+(lLIrc8V3R<VDiA}PK~W%(-+ENSD(-$OuCK|vJ-JcU~Ig^oFk_nkywOE
z+Zu52?Gmv#b@oq~p;Dj1>}c!4wrW!WB^-5n94F|ynWqTrd>g&2ufm`;wp8J);Z8s{
z^MqR2S9%I+sI5gy#ou&ls&zJZw%5wMSc9Fix&u2JV^O(Qre5QOag}C9Ry7_cXCJ&@
z(-9I&I-k2uWvEU^qZ7@tqt~DVD1pCnnsVOLp$qLTiFzC$vST>X(t>WMKAml;gRq<1
zTtmk;K8RPz{Iydcxmy$MCIcsfjuz{sx4WBK84*saW;rW!cx!9ore@4E^krMlo|Ddf
zWnAn$z+s8rV%ILI1jn^myd#?-mQ#V3z)-c;RyWi&)Yh0?QH$fU4kvCot(V~NXirqH
zt;Alg<!<5mL(V0bu%?|He&k`S>_Up>rpiX-!8WV&aIT&lAHfsxq845a;p85lijM%y
zY^tiQsX@<hR<EvYZ*OU9k53xKQ}n3g$KiDPm6o>sKI?gVD<8W>&c!OPRl9MrXZP77
zIoW-kHoMo}Ox_dy?e<5zcvr;nO>(YNXBBm~s|nCa!}fXdoXcqsqzK*t5_tzsT&38o
zNG=D{PgmqE8s$qAuTlK2;=PKN=gikE)c=LzZxsKcxDN(_`J)x5C?2l3Qt>N_s}<=k
zg5@?TivLB(KT`R3ihOQQy*{`pBMR>gI8tSLnPB?iio#=qEW9<~8cjb-@f(WQD)Kos
z%Rj96j^ghX{kXqlem}*yBA-Gsoje=jaf)<!K=~fU#}waD{DWcux0lrGuQ)`pSg}#@
ztBRK^^0g4l-L3ej;tPszD-OnOJM~5>(pw4Txr%(lLAgosYl`P7eoOII#UCpEOz~C4
z-zfe=ac6#Z=ixwLy$Quu#ZwiF@SvReV-ycnJW?^Cc#`5didQJ!r1*m3JBoi)3`LCn
zJjG#(;}vHrE>^5n>{L8c@tcY_DBi31gyPGJA1eMsaW>utuzyD>UZQxl;*S+GGmM_)
zIUk_1<vCAOnXW!)uR?K&;tIuT#WuwY6)z`ZpM6X5Y9i{sS@Z8w`98%TYx)x^|6K7o
zO@B@0Hx=L2^xvucC&j;MdK%siu)Yk%y%Yy47822~(JEWNyc0Ejnx<R-yhmvI5=}o^
z5vM8XCk_k2EX8cad_{TggYlT9@*G7zSLHY@RXkR)O7S?w7R9xSCn=txc(&q2ikB*O
zDSk)s7R5Uh?^gVQ;=_uMD?Xzr>rv3o*HnH}@dL$=75V0d{mD@5r<kW$pcq%A#}?|#
z`5nl&Je1}2Kd?gOMT*N66N)5?P@ms6B=U_AQP#TvFHren#VZuQt$3Z{jf#AG#PWE7
zDEOS>FBD%>d{gn)ioa3(qar=b&<-E=5rc}EihUIaC|ZBLd{agJBNQ!vdWp)GKV7M^
z<xe-NZ28mjy97IyKYg0!TmJNUDqo^_nWE)Se@A7@pT13H%b&hi<p&hy_YL(usq)i`
zFDkyIND=}2C%=P0Tzr}FQOs2At2jV$FGaetV)^|Pd-AADHN8xcZ}g~Ntth{vkXuw<
zttd1Xq|5Is@C;2qS8<~vUx3mcKeSD}R`CYK+ZF#uk#7&F_Y1}Ur}&oQ`-&eaeyaF4
z#UOugQ9h#BS20JiKrybkpQ14OP!2zPJLHX*=>Ev1ULOz{h$y#PyzwMw++L54CX>9T
zwyJZLxdGC6WmOd(3b}l8-r6|ImAEBZRom_+ZJpBC(2ToqV;y&X-stL<rY7FWIfm-m
zDx07*b-~=xl^u9gRMpu5v%3)nK^KQ`H}1Au9K$AI2>wzJyGsIJ7r23W4EtikPxMap
zMnb1&y}Spo0lQbiH2k%;neZXDI{YTtVDtDo3qONinP$9)w>N9CfAb)7H`5;5H4mFD
zgQ&cf^Vv>1c`KbbqTWKxnL})&oIJi2aqC@Kgllo=v0m0^>*ep7Tkl5P_{5QBgU#db
zpli?D&v3kH4?p=yd#538%OL9A0ek!{w!!9|j0D$Swqq{~dA5DLkFjNF;{n*a%I<6@
zZzJNay*TW#pKKq7C~0pK;<Q(cjbX(Ad~uZrsRrh8yIIld{Tvq%t5t_!^*A>ew_yhO
zIg_jaWIq_bkIil02&cd3QnG!IAdc>}0wkOSdz_Ot*t&?$^zd$gUL1+&&JMZYk7NGf
ze==Bm{gC1et2YVldm*Wn>SOX5)0pwyx!@(+^Y1)y;)FQE&bi=a`%8sAxZtmqFD;)}
zKC}Gw&E$fgTHqBvaICLz`LyXXt}4GWa$)(E<qNlDc~^SgFmK=V*VBe>I`-p&;P^AA
z4Sc28i;TN@+Q2Q|(Cd%A1FZ03ucg4BjNe`ml=wTZq<JjGGVi>4pp<#%ndRj#d1vPb
z3aiR<%JQ~&MHz|HrVV=8cd&OrpDlh!8-*eM*k0M5?|{&j;LxuhdpbDctIG4i5zk+@
zuza7DrRw4NX83q6E2rlFd)M3d1^9Y)dEyc5fUHvV`xa-gZL~X2Jg^x%$UiZEI<mnT
zAC0M{oN@5PXG7}26aOO>BB45#ii9U(wxoFCbdwz5y>=j;L!xVd>(Np?@l0mN@MmW{
zabA8}o_HS4XIt~cOHjS#iSwp+=REP>qbUwgoGX=Gp7^h5P<i6K3fY<`{%4dhJn?go
z4<FDqXeD+OeqAk3{4S_$mnZ%pn(6SwSBjYAiC44eZt}$6hlwOl{Bjyd@x*zScX;AL
z8&C1X|H0f8Pu$P8q<G?IQcUs0dGYM<#IIr56i@tZ4#t0sCq5iaOYy{Iyi+`Jt_E~?
z;=jlK`J8y-9qi=Jc;d@Z{b%5bcd(iFrcVceG#cflCVW5}aVwrUe=r@M_@61Jc;XjQ
zO!36`;eOmMPkah1`cLr0xw6FJiSypY;fdEVH^meGm|}`2zJWdZ0(j!5(yqf3ui#)f
zJn^@fzXP5)9Uizm@$)I~22Xq@>vMSGWJ$U_@n?C=IXrPL)OC5{FHm-P;=IvudE)nR
z7<a%EmqjZMPn^e9H=cN$23?+bm<c=Ni7%&(J)0*kbpCDg#N}M#@WlJzcgN+4Ph$VK
z#}glh-LZY1_<9!I22cEOOfun#GxFJZ;#`pJ^2F)G(&dRSW!1aE6aRqrc7rGW1nb*9
zp7^(UXt_LbJ|yqP6Xz=KZanc#)Npy?eD2VVC;k^|d`>*^0W|&v@Wf^9#(#t-p1~fZ
zc;fBcNiI+PZ#cW`fG18bDW}Bg7T$|v^L%kx$M5Y;Hon6X=hLzDb9^~xL1!C0@kuaa
zdE(E~4uau{&tOgup7_VG-IFKI)i}x%KMZvVPyCy-VtC>gBJFH!E>HXg$d6!idE$#;
zW&*atFpg>EiAPx-w!#H$%R#~uCo`UJW(vQ`It)+zb;w(=_435Yu*SuBFHaoD4(0>+
z;DUUtfOsyEvmEgvKq`P?Yx&`dn4Tu^79Av50-p$gWK5WV4StW)9Byhyq-zFJD@=}G
zsNsATBTlFpsWU=a7bCpQM@~c>C!Yxch6#M?5%7-pcQJCk5rSQe+-Zcgu1691xe@$b
zjIc{C`5B@OruFj)_hAE1oInePC(f8Dz6`N#1k>jQ1Y_VR*T8~gV|?CGsirL0h9P-A
z0eUzeQy5D}TT4hywd3eyS?rW#K$K13u*2apVTwd6W&!F<D&Z^G;66D>Tr0^H=KyY!
z=mNr>5|s+sV6fov*92B*H>Q{dC~2JSHiOaA(exaudKH8Ui7p{<JdsM^&PS{596&0Y
z+GbJ-S4p&jaE(M45KK!e2qr3x=19Q;LEE1ich;K<(iNO#k+MHFj55LWVflJQO<fBK
z*JBI8Q8oDEjIuuR$63p>*iaUKCE)Zdfn%jnu}P{mZMR_qL!MxEz+%G5CY80`VWO;p
zoAAd|y;*8|<5IUxMXA4bU)VY)iOI!;QZd<il6ZRO@racfK{+rRjS`{ND%n<w(za?Y
zfTkZCj~5%BwGl;E=1YrS()gFqb+)`e!IRBBgfw1fxZ+`Q!b_ANez+l#XOKD`NE=G`
z*4tu=m+p`$K4yDN@dLNV6qgK_Db9p#F~v)_%M>@2ZigxEv<NhBR#dbVQ(Sa*&J?c`
zrnn)BkM@gSZp&O;+tNx3=I#*1cb#r3^JY6#@?HY@e~dtW{Fw2=qTN**IoPvfCa^>=
zot#A3J%~=8+%x|fV)@ogapz^%9>*H*Mhj0^3OUyf>>hc%mnhy+UD^15gD8$m(JXA+
z^WV)&)NWkynSF{jq@Nu*C;auaJ;{Ifmz68d@$JqPmrDYdD?VmCbkeZ>J6v(z;gCC7
zt~gh5kzy}b+>B2zSKN$4FIU`*LoZj{j6*M19OHl|Sp2OdW-I0^%HtlS^Qj{9=P2^&
z7v)~AxETk&>EU=Bp}0VCi6R|5F~3q#zJ&m}MP*ql1o=dj`Id<K-%z|tag*YA6>nC&
zQ}HfEzENU%`K&JRb(P;%{6O(z#Xl+jRT0k$q<orURFN(=X*XZ7KvBFxAbnqz`Syx>
z^sh&hZ!!SM7^3_Y#b(7$#S;|QDXv%iy5a?jmnvSNc(vknit=p-)N_Z*cPsut@j=B$
z70Ik(yPi?}rQ$1!Zz;a3_>to86!~V3<z?*@kp2uQ7bq4g?yERjk(4m%?ab#k-||tf
zRdKE2Ns6Z{o~3xcBHxFy+|Ib--%~x|)j|J$l^;-iU6I5o+WS!P6UCiz#rxrDG0WvC
z?u;uwLG>mp%5@^vHQDnMPCsG~*@9mHcO2KJ4vSkB&-QZ1{~hl5^W13~xZfD2VZ$jW
z8OQ<M74CRspIzgQH{*wGSGeOXeXy?5Hp*$!3dCKm^133NQ=msKH96HRLhQ*Mzqh~V
z#gT4<?PE{wc(KEM&VaJDcN*fh3~l@h_Bi)#uz7rq<hHNOvB%$ZYmYBaZ5i75HSBG~
zv1^0P+lU0$UIpy2e>>xjpMW<|yTTp+02dUiZKXig%k3UTfCT!T=e?Z`><7d5vAOMA
z=JXd`O7`~=#L>N0fP|}dkvsnQE^^1Yb^-sB!H!=~?sz@gw?ppuM4^tS{D^;H-0{Q8
ze_p<B^TzUN1>V|o%Y6r3US4+R1(E%>{J_gqzIY%WUy|aB2Mu3*`1MOIU)-0B-(KLC
zIQil%W%=SP^UgERf-9aWO!3^M>!%G=rns*tcj+cD#aDv=9T%p!zwo&wWQzC2N}uWF
z`K?EQDV`-v@lSqewBG3ENBn;=+FASKN93I3u%{yam-tJxUyKhG0=~2xp%(B({)KrH
z@Q1ikDc}#^&%|J8FeHBzarGk}2!`o76u!dwD;$V~``|}i`QgYbg+>2Qu!94+{joPa
zKRr4sKRgf#$}i!cQLsBd{1aI8`QJw^>POuFQ<Sy*@K=$$H9tHZRxCe!Dm0S(a5f<i
zwPvnE#PuUi#-+m#zZMO5_~Cy3sw+R-&%>byKO6(ZwQ<4^_g5m{^21+4HA#N>c~IFd
zKm40$ro#^(FJh7(KAA;#lOKL3OeFc?tu&D0hrf>QI{a|qc&GT`&r><Y59hKrhaWCP
z&lErWdYVf45$AQM!w=`>&-VG@S7Wa_e#E&BJ?!`qf1cTnAMug6c-f&J@h}Xe_~A0%
zDSr3{wk+jGoQq&TJ3o9GnwIn<egr$2;)ipYdpAGgoORi}u=))A@C9sUiXVO<tJ*F<
zd^VL+e#Bp-nBs@?r`6$y^Azv!!z(zrDL>+QtmrfH!&lK%%8&S;IUd{fBYq>Bk@6$H
zn0qPZNBm&srugCXVBqk>>)4|dKfH+bekMQSo6$tak9dN19ey}(He7!APnhrU!<VpP
z$B+2w?1bY-yq2=V56`5&<462*j*#O=oHsizKm41N9Y5mYyWio5b0M<J4;OyA!w;X&
z@{S+z3pk7pKm1e5jvw)JC_DUc9#`G?;h(ZXmmkhgDRtwAuV$BAKjL&!@n7bL^Eh<<
zh*Ng`h#$&MSblf{9Z2~Rmvf2359dc3Tz+_8j_~&Q;eW>|GQ|%c$DQx^5ns-t4nKSt
zM-G0(4@c{E!Vmu^RUJR#CsTI(h!10j96#bh1$O+1^XA#*hfikHcHl>xH~TI>{Ohc5
z2Y$r6I7&O@htqj=H$UPh@z8Sl;qS3d*N^zcOmO{(pT=Ie{BT(b<oXeRh8mv}Km3pU
zy>s~C$8yX*n;&tWb&`I>Pvcl^mmfY8wR~QF#OdC^;fK#+#Yuj6AQ+Tody(K<Xx-pi
z{0aGZEf_h?pC*39YoUKiya7Y%#j$z5csce6{D@zTB!?gVG>WF5;p@L0e)t+_TYfli
zS{MvJd>|_Djm@SXaUKIBu?>BU+QyIgL^OXawxM*J;2WP!KjM5UxR`03v|{+-eA34+
z?G^qO4e?FtL!aSvp}qy1^1}x(?KYUX2wUOPtk?JvUxDf>uodnrX~GZx0c0-Ea{Y+s
zB0CM+j``sOyg;AHnFnVclu7z@pvcS2oRS&9jdD<<xG@a%MJlt?a-dy`Th6c+3z=e(
zm@hNaSRofXJ=)D^hR-)Uhv}I^z|lT16X&j+Zu(JIpC7#J!wPZDI$Sv2**U&IAJ=|A
z=tpd$so!5TLa7$y<azs|nYnqseX~s6z5H;@1Re_93_qN={N#rdIm;0*0HlI2fh|KE
z^Dh;J4j(*#kxM9&=mNt2*dk!Vc6vh#1L973q>~ctqEw76&FFOT_J4+>;Y+f~trbHl
zCqLSz1iC1#bW(y{lxnb9yKRVfU<1*aa2mFN*XHYD<PswoviT+>1iJ1(grgv8z;1z0
z9l$jwP{$|a=587k%#etG@f$>I8G(jLJ718j0(^9&Z5259pd1rS@uO^Uq}t|zah@zF
z`zI--B0Pye;=TX@n@}Rric&ziNhQp}2HLpb0+UQwWRiVEjx=l#jy1`CVxuHitOcx>
z=pw?I*!<YB#LG-FVUt9i9?-A}?19~wVtORpbF!V;3(PTs>A@00nMozgkmwS^9EtYi
zqnq|u5bBIB;T)q&*eKCOgiR8yAeg8$nFEhDq{cthdgPea<3<|Mp`y8zz!rzR<Gqq$
z;t}6evXF3z<Ot=Q(M{M$IZv5ih!hDSMGTPy+9dUxX!^30V0Oh~LNhicp?}*%Q)c-N
zPl7RL|JqTuhDSoj=Pf1_V*^9{q%My6BqIdnfL#dzN`xA0qGX#QoN^>e;8gZYENBw&
z_nu_TL|mD7kO6Nfiuik-kALZ$k5AlFXyk{JMh;KnamVYpcp?uoSzM22z<0N@$wv<o
z$K%HHc-(p(|15lR`upCt>+xjHt}x2uNk;i-vfW|S`X1jtqns5u?$G~TO8Mc2QttnE
z$>iNho7?s}-b)q#f~n%56;Bd|c(2QGxYPc!xExP%u_u0k-pAdk(X?YX<Xf}F_gKH;
z|1DDZt}mV8PbJ*di%0MOu&?psC-Pj->u}upPy{bTv#_~5@;DPU@DjBfk9>Ncf(_xb
z_b3iIp4d1cb-B&NJ<;Dd-=Xs+gk#&CL(XHvrI1hDZT>j#c*z%^q<E-exneJW+>B4J
zuW>UDFW_+DeBnD@VlRK(j6*Mf+>Apne;nh0$5H%^BxWn-E6QUYq#v&GJjKO|vOWj-
zD^;#hY*SpVxL$FCA|H^kzRMJ^SG-A)za7lKU-1dWpDVti_`2eUik~Qcs`xj>AbyZ&
zkNiYpPhaALHGQZe-}X@NV8v;Q<%&J|;Psl`sMxN!M)6d|GZc515B@_f_Y+0FQDXZ(
zQT$X<oGc+7xA&62J^uGV&8Oc?+9^^Tp;)XqPEmeOpvQOB)Zbm-;tg7^NwGt5t>XX3
z-kZQjRh|F;_s*TkOqPL!Busz+0~2<F39_jH!!`nfhD8NIhpZ%$%`7Yy75AmKZrHj|
zgVwD|l~VV*wQ6hCwotckaj9CV+N$-dcCYR4^Eu}^bMFL#YrpFM&wb_2=R9Y>=bn4#
zF7J7Aswfc#*3Y+N)a|18h~6*yi0EUY#z**5VjCaf1O!;mZqYYI-xd8p^q->t5lzG6
zN|wtI%@HM^!g!(*)TpT8!pDehxbR70cjv?TrjO-Uimnn}E&5Tu#L0fL{3g-OqFY4y
z){yCR@kiy0OzIP&zZQK~^hMEEMBflKocQ}<8%~^WAX#65XjHUFbd2Z$qIAo}{AHs2
zN6ED5>y=s|x<vFi(Mr)Y9>@FO$4h0u<uM;Fn9cd?Gx#2#{8h)t2Vg94T2R;65cTgz
zsb;~DsbvU0nGd^IEfYkIFpbM+VaItsHw$*DTBhUE)XfN<!}rFHPept>)^e;|vU*_0
zdF}75k8kVt#*P!S^5&!8@ix;bPug;Xz3rY^w0CyA*;58V>(M@z6=gsc)7A;Fz4c8P
zrN3|U5ubsTT?k=44XY`GptT$I@q5`UChcTIc<Y<xsgK|1roKxNHf31HpHbgsW@mfS
zE=1T{-xAcv{;+=-qGWwt2(v!EMdETk-ZVAw0F{MlT=`w@&G%PaOz?WZEGFMwh+x<(
ztzfvlbI|OXA0mUde=9uOi%m-Q?-7Ktd99|t>rmfVV?a$?RC5e4c?a@E5sA&&r{D2+
z2jTqB0<xI;y0hbr=-<;O6V&80kN@fp9RD%>j!*g6e#bYARt+Zoj`zcv@ZCFJg4gk5
z;CKA0xMRJ1NA?qEZMy>hj0PUSFTE<{Tx?(ByR>n~Ro0bpE4CnR4Zl2oKz+3Epu+$B
z_22)oM*4QN7hWDOD{M)L`=N@vEhX-K7566<=bxlY+dH<QZ1%+Mv!CASyJ~=a#Vlu-
zb=AP~*p9>FgX)JAmPjijcG^>|;sV4TkMgAw>+Eo@noziWz~ynfI0I?lL5Y#cepy$I
zMT_=TGvb9Sm&g0B3~clIDK{m5{kj#qJpM3zmCplrqW8Do{yl~%Yb?Ha&iCvf6NInw
z>yhNML;t|sgMac2CBeHH=?@ST0&I@(k^PpUjL#pun;AlZ`TUj)1^FX8*FSj~vN*z=
z&u8|K|8?YZ_>~Ig{7OUx{9Evu_D9rWJFlQ-Fz2%o<NTb7Z7Ll6AEc5w??7D0AGpDJ
z8-aBGPz}ua0}S)a70fx~tqdNWA7ag9eqqjsVG4$yzz3M~CPe#UR`^DA7R>n*%Jf^x
zGdq}b7Ihp}e%pX=BHYU#@Xtm`49c%jqBp}%E7HN7a}cs$!Uvi2huOwO$O7h^VYHEh
z|7RK;FD?4Rm!O+q&UFVuVMS<;&(mgBcq)sIAE3?boWwdScwpwwRYiFiC|-DHEW`(Y
z8L74nZPUpqne%3p4fEgDfH^nYr<{-<ET%uq3+Uh>Vur%cF>{%iS>czsK~u%d4j;{)
zP7^aPEX=vCxgflOWy>YCF#Hh9P8Tz3_34cP3E9DUA$pb#e+PRN%sImx_207Q`RO#B
z*hV}21e1?Y8wT4Kj^TU?=A0Yq#Lo0t8B-B@61mkT54QUFP=R93IRW%|AK!;z*3MsB
zf;rb6^@oKyAEZ)4VRkH7HHd@d#Ll%bsH`}HR3=wxA>f|?BiGI*7)s{63TF6Ne1JJ;
zm<=gZeywQ;HF4HuPegTO&Ywpga}upq@XkI`AScmg1@AI5At$lc3f?VND7=XMx+i@y
zgg(jn6$R#8n@OMK>Vi6!9iGd~_et4;@Ut`@R-@#L6^4a5KMAAgi$%ly4>(}XuUBSK
z_%IIc<Kf4ZIWk<t)F;w+D|2iP{ynA@{AG@As01c9;8(H%Q($5Xc1XKrVTEBnmGehc
zwmkeN?#8Ec{;ABFIq;xm1)r0uW`(cgPTwVE=ZE>*S}^A~sO_x?^Cy#F&ebU=wj|8o
zQGhuw#eVn2mWJ!Nfv@%A5$ubt2oFFDV9xa(uCelLhFCOTeQ>tqAIcBLW4{E@vEEGT
z`vZhDbI#F;@M4I}xvt5IaI?vrABT%=U(6r*G1I}EYdaKKz=pw`Ydb4)Ha7yyxh|g_
zsizI*{9EZPpBM2lKbUi!UJ|*CBLwDrt4f~`;SCd+bDcgVausbb=MSj#vWQ{M^{J#h
z5@h{rO#WGs+h~J1*XeU2D_I`Q`6H_Q{D@-8!JO;*D<bc4SizigaD1^Pk+W!nIX_Y5
zUmD?YMdqA`k`sH(7x@Pp0CUb`#ECuWi@d@J_#}T8C7jp`fk+!S3Cwu`hRlh*9EkAd
zhs^n_D#u#^j6V+ry_32yAfBD1Om+^L=A%ym|3+lUv$rFL6V#KHQD%SMqB5}@r>&a_
z<#!-Lo&7lr)xnI@2an54^iSF7-3)F7nDcsUX2Ei7fMU*%L5_$zcY`^nfnz+flUp;~
zmJ#$vcp4#dE;9lxa>E0DR$svXfvK4DYgyG8^nlDc4OVpmi-I}Vc3LFLkppu+4ZTy$
zIRo2~S-RbCM{uJr_!nG+M*hsKV9xn%#;Q)D4dz_$M}LG5F36lSvo98kG_%)W&ead-
zV?`0(fRj1b^I%S-lwAXJUZ?7-h>U>-&-L}MR$W~hd6f0RC%Hc0>Lcf{Juv6mZjInt
z(F%Uu*y|!!vOO^8X=<Nuv?Cnx;5U5PeO1J{b|jZId{g(piEXhX8<+#kIjeMH*Vz%}
z2OZ40j@W8P_$zrb=Q`qcJ90L+0?fINxX+H<&KzLQb;Kif<Qe7wbI$F=bhWLF*{Ghq
zQe)ar+w7FGgW4W$?1<Ix-QX3z;6g-1{)Uod&S`MWkK&ktIj>aqIxB-`bsDOwfmQ~0
z4i6-;`@b7J#pm!$Fo0(rGUwd615V~xfjMWZy8RnWp#m$d46T4UXH=oh(}0@Ym|)ux
z4)}SX7ur1d%(3u-ihmrR8JvUfA)q<{Hk^;i$ei=cXWIj3vSBdi7J6gbKEMAdq~m&Q
z7wkcm_z2je&?PeG{AZPeS0ewZ(RJ8LD~i>!qjNFdsP}qAkvSiPT(%wLBul@-&dG+^
zdl^0ge*Ia8@DMu-x$PVI?+mdg)F<r2a5XxVk5TNK^2vkq+iwcip?pMRf3MHi5dIHV
z{`cCUE77cdbN*`NI{+1o!m63`Tk=>>CG2HbV{dT7zMsp+zXSU+teQFh{s6|&Ys60G
zdz|gws@m9us!zun8>-^^v)vfF5X7pP^B<^ud}8z%R%{!ySayy*tXD30@&Ub$O3Seq
z+1c1{J{K}~Qt|Ws%sGI1lJflokQcMR@bzL25MEyB`$AIgEH!X~=I&Mep;-j=2l>Iy
zPs=2}4?14T4<3npg<;HB6~NpWGR{6U%lr^vL{^U7$1YF%)(lna(15O0{Y1c*cGnE-
z!kDz=jVnT2lFFBSoCE51$}s2I%04-dny14>RL*$h;oR1X?fNFiG}4Pn+mj1kHXdnl
ztO`G6fW$A1kYdI8@C8Oz7XxQ%BfE<M-n9T_-30lT3NE8;#p+n={ap+^rj1Y+1H6Gj
zN><lj5a7+a%Ekb<zzb(HT`lYy*l`N;`K*hVxcL{VEGZv4{~}NR`ELG2DOttn1qC8b
z`GX2Br?7{JrRcu#QB}$^0hS(sV|au4Bv!EA6mBMl#cU*E5uq3C80-&sWh`y=M5LUC
zwS>Z*02rCFL<N^nxLXiQsn@ZTW*tkpPsdUoQNg1rFX&i`r)%sUTJ!c29nl-h#@xkp
zSj80Kb0k&_4uu1aol>z0s+&BD@)*_te#Zdc;0&^9g4(7F1g71Fk3wa*>s579^mM+s
z0)^CqGj6v9nLLZ`Ly1DIXCWTH5TNKWTukBZGh!)v3>Q-xbu2}X;bO{09eX<Dn>xsC
z(_^^Q-GGzT6#2K#LE%PVP$+r>O868{Evmc8-R$k|8l+=>P}rbjt=XV{Wx<wV_`CL2
zT_F<jb%MpOKKa2Wy^Gi8e>dIlVEilUV4ROIzZeJOx7c<dJvTQ$;PlN8*lA9O9SAyE
zb-=<qfO|Vx1jJ29Vc`+r)){4pZ32Yt<c>=+;y}caF?}L*Jy~m~cQlYCY<375Olu%H
z?yM)^?PQolLxa~daWs-fNU41%l+6od4QB3qRGscDC$#R2TAJj-%X;9#n**7uKpVSQ
zDoq(r<LDr;aJ>Q9BamVI-W`qyvQ9)IN%>HkvyPZN2Z|e;IfUJEz__y+`v8T^cWU?J
zre3-szx&i^bU!*i691F9wz9o;RCM{O>gwVt#Z_>)U0ol=e<W^b_t1yY;->1>&Z*Tc
zZTPpw#Z4u!JL)@|s-W;rUD;7wS=BJLy``=L5tVJ#^;7X`V9liV;-+Zvs+#{YI!=-{
zQQv~cS&4+#zqsnyf#VHTj(;OyB^sJqJKJg#t@sbgiRRjM9d-LXjCYi{9>zT{bTF7}
ztLrghEmiFne0{gH*OCUVX{c#vZUCIy-hqIXSXJ57RGDaRSk;V>)!5R!DylvJZCi;d
z%q&#iR$JTH&<?w)vk{+(qvj(Uw63PHp{gm-zNVq(zle`xa_pzZE1PQ?x&P=%9(!|5
z2dVDl4`1Zx2A$Yx`gmDY+fh^5QJcWeUaUlA4R(*_z&|!TuD?zb|Hs()eq!8v&eklP
zmlx-qgjsmyn!<}8=K39<(QAtJ)$u)^W;RKwqu%tpQI2}k?zQnK!Lv9Po-ue9$KqQh
zcX8Akbgzwv7@oxe8SY&iPzK%@K13Me$w0dVD{myY4^p^teb@jjPb4a9@s*mWt8Qvt
zm1^P?>OD>KX+#EI*v}VTDav~t#$QcEhi(^phu9po&*Ja=V3x<wO&6Ubx<HgS@=UK1
zZ4g~6x<T}O(F;Yd5xr5AtOV<MQ1ltmS44vtL#Fo?9WFXvbdIR<gNuB}i@jPDuMJiC
zZ;Rd_N+%wy_jOU_mlk#aw}gz(6OD<|Jr(1pi&lsxL|a5p7QH}pv*=dQUx+?0`Ula!
zi-vHQ$#y1-&JtZLO1~mZ-y%wn8?=8R`hw^mMgJk1j+<QOQyd&r@oUg(i9b#BB2l`g
zVg6f1?-zYiG!2gvm=2#7O8N4Y_C(RyqDP6=igt>gC3>0Y^`du(J}UZ*=x)(Jiv}>k
zRr{jDL??;z)hW}LiZ+O5@wEx!`-zSaoh*8oXpLx_=;@-Dh~6*y3(*%v-xmE)G#t|H
z4HPXFohrIO^f=LG(Nje)61_%ryXeEBPmAsrEyYU(Zr^m#4Wj3X-YELMs1HxunLk&w
zzvy7m@uGBb!hF+2XNevzdaUSr(bK5dS7(XRTa6EGUMlHVi+!!=jS|0I>^nt&B=J8L
z`*G1<N&GIcUlRSD#J?l<d!jykEwKGGQTle__Vg9Izvy6zA1(Gc(E}xZn%FZ$ahg)w
ziNiu^mMFgmxcvp9>S+_~BC$t`E)qRj^f=K<(RxunUSoZoqU%LZ7d=~4ooA8nQn5FS
zZV|mv^cK<WqIZg_^DxRkEcTP4{9a-EzY%>=^!K8F5apX7=5u&ng=UEM5>@AM#P=7Q
zZ;6<X9*d|4i%t`bi_R0R6s;9)6m1nX9Q)VAK3()|QNC?rJJ*QbB)V1fhoX0hJ|OxN
z(U0<HPL7lHtM3tLme|>%5zzsnLq&&+7K<8Ac#7C%qBBJe*M5Z9i$s@+9w%BOO5B0{
zQr}Zh!bi0ER*ibOXqV`BMQ;%$zQBBUiry>A*Uyaqx#&(&{tI@-zbHx=f%Y4sZ;8Gy
zN{@L==Nmoh2+;#X4-`FEbebstRXp?06{S}y+Dk;2izY<tMEQoF`A!t=6x|@YQS=<q
zuZvzH`Yq9`MXwe8p6K^QZx_8=v^&rKlEl9%`ljgHqJI%p-{a`7!|z`xT@F(5wYE>*
zTwS*yUmo-Ia?eMfh&RVmq;YsK)G^L`WxC&IIfhg%I5ntc1U~UKjJE`OnILM!<V)Tk
zc=ClzBI5X6!euO0d}UeXSh>s@tlzx%MVNWGvb{J~PjRaZ#u4~_GK)!@fe3GX8&O|9
z<_7EIJTmq1JIRzm&^jMqYCNx*#iZ3B!i1Ujb<D2_E0M*dt%U7u_l+XU+K7B?m+>sZ
z?P$kp${=W6i~E`=1G1PjLUZ2w==+-Ax2%twZR$H4VN(V{>nEs>`OIR{PDg~dzIC4Z
zaEXwt?{b7q8P@S@)OVNJ*`74M>GIZhF6!g<v46b#H2u2{Vb;g_z~ww-sNs%~g=t)G
z6E*qX#>K=M$wM*u?vt=dqHpsuV?fz1m%Fig`*)FNdwKV3`uB5$v3ac!wQNCsoRel@
zyIiQA>0v#IeC3FYARf1<sy>c8+w=^V`hA4Af2KZ`@#fot{_(oQEGC~i8`V}eCr&)D
zlz@8a#7W~zCLDBN$@plrB+5m9mX?%EnlvdIEiIXJAd;}G%s6%S{5am|n<}vlBh_}8
zh%LiZs2iXDZ2ZW0JpRxfUk{zV?acUj@r&YM(Z?*<;aH2}R@52-hl-aK*1uHm+w@w*
z+2q^oe8=k7FnvY+Un73R1UC6M2UN`Fdi!7tG4>{Fv#nyX58T*q{d8;eZ+9+^53o1S
za*7U*7nbMksEv=Vx67W2Y%Ewd-5Q$(`-FOJ*<%Acs^gpMhg!c=sq;X^lVyj8^Ob4a
z3YCBJYvb?U&wf4kdNHq8)h7AvE@;;MuojxF^(dI~doV1(r~6<YfGHoRBsdX!#3{kq
z!ndG+<-nK!8~L0L)Fb}Q!I$@CF7>}=Ru!m60inPxtSuBg7iC=5{B4wSNUJ+zb7v#P
z`5VI}c}p3dhhxB*lDnF%g#5R%N}^3*&>u$>z(IVb{VxjG&Thnu-*boDn(=$S5%FZu
zFF;nspbtbZ(%YE(rmS}mnND013_9aAby$p0Ci4q}PJfx<H_-|h^s^8Ruq?coP23##
zr!v8yle-3k&Z5p)tnju04<L;UdMDyAh(l4LH^WW?LdNeoc{wuZ@3W0^CY0tfj5dTp
zKT9_e{v}!fgRad`m_I)Zj?dF(md2XL574Gz(EqL~B7^=7gfdRUM>>kBZNmwWSCC}T
zuZD)NMIsn<U4a!I5rBEHnBcLQdWe{za4q%=7<AM4&oP={(53M(f7u5HU7LB~->|Af
z#ViO<;dYdZSr}HXsHckw2K{BUq!@Hw7lv2i0}Q&lM#QLNC@e7OG#xVN#6ZEIbHiZ!
z!o8S%q1a^5n~?G^M5;{&gU*XC#h}kYK#%wFeHi9GRnDFhX}aJ3FfWkd_xuQz8Va*x
zV9+^O!l1L_jN_5aRayx6YhZvupMlLJgU-uD^#cYl=nS(Ve2dcWxio~`!}EDIe>g}6
zJrf%x47wB$23_(CgRZSmSmDJkgFX^%?8%_3i(N4232wxFGK&ks@6dc$jS?C3?{kYE
z9e6YLt`7{l!r6Z|@EK(mg>Cc;4EjHmIWjzrbKr^ed_LZYB^h+xP?AB{8<1qsb)U<^
zkFwpTat5ff<>9`p>gk*@%1koox~f^>G3?bY>GS;X4cx%zGoHne`C=8}F&xX6`tYAL
z0FDmxDjf`ZB^n@u-oVNBS}z{KWYE9C)ZH@K$e^=BESj%AI9u|0&dO&z_RB;h^=49E
zy0O*_I!7lm0C8l{nGbt3(wBV%gZ>S*3I0eL8v=u_?NH>KI(?9~vozxk23?oWjzm!p
z8T6mxn~@Cq4eU1<be&!j*+d%*I>Aw2Y(iug>j#6b)2Bo>GaU^2J1V_QW6SV+u1_W9
zksq>sFz7n}tjJ1^I2d%DJ}2@X>jQ)Sfhs>g(u+12be+E<atO<VL02bqFz8XX2L}Bb
zm49jE*US$ForjWQ&>0|u&SOL|=vizL40;+K!zc!w&soW!&%ux>2K{+PfI;u0awrC!
zhl1Wozd~`(PEsa2hn=(m<pTa~$dG5hiWp8%PgX{m{rSAg#B!XrZYGqs5TTfJ&O&uC
z3xj@$vC+FDx!GXQFUQsu{0^N{4Ej095mD!EFz7TmBgSz6z@W1+{wiTEi-JLy8G#nL
z;Q>FZFW|Ew#i0M1RsD`x!JyM%RR^OXGU(b)i`3BW&Y-`F%+hVmpc7S&+{>(B(D`k~
zs^YZ4pzHnUj~vHdf<b3yGUx|jfXJZpYr+Qxoo72T=x3?&b0Tf*8W{9blwA>-&HP}{
zFI8P#8d01y7<7HW)khXF9Spj*TO<EsdtlJDy-xqu0u1^jw9hkoWFa$vL655lFz6?;
z$6(Oe1BVPcpKFjoXBCP;zm)R^47!d0gFc5jz@Y00FzBTyO9ov>fI%;31Q>K30S0{-
zw+jrqZiNhbCu(J{)R=-nr_D|&8w@(_qm6AC^wSU#xtE&&2Au}S{O{ZXFz6R68w@&6
ziZoPJV9>d9cp!<b8T6kbVgS!NWYD>D2NZHF!JxBM-Tt$t5E%6J=noilMitsT4XD|T
z3C5pv1pGYE3vC{J=2*x=IN<*WQZqOQhr(1H04pA3kHMhx%m)VjLYiREdCjL7boCSa
zkbeTkc@RD6yA1kCsAce0M4cKPh*T?jCc71V5Zi%z-$Vi#^dpc94El?RO~262<rB)@
zd@LNqZIqS1$<Dn68t^kJ;QtmrhuA-3+f&j|o2D|U_D~xmX&;nxE3zy?#1yPUuVv1I
z`|#2>fb4%|+>e>>ker*4kB<wF!y2o{hdov0yA8oBuoks<Hd*$x-d7<XU+)~mP1ui(
z)7g68q*HUjwj*Bbo9_e)l8(_O$Cm{g$Nv93p>b>~=JLsTR6OQjI7;O`cM3EP+eO7C
zgh{5CC<Kn2DZ^E8F@+P@vD&p`<9XT$buq9)8(Ccp9IuV+E(Yqcf|G57bg1A8%9&Ul
zYlB~L<(Ft9)WyKn+Q{m<6M?(2q8k+UzXw<1NWn4`E6{O@ZfF^0gNj{D*{XueD6E@q
z#uutq?o|m3DY}(q2<@>9LJT~lQ*=#BO-<N5R;bJJK=&@T8dHuhi>pT~g-AykiXPl!
zDMzT-MU*P6%C$NJjXItKc#;Y(p=`wJSRHm31K-37wwuBs3}662Vw=$<iS71pF*2wH
z=NxuOEo?u-x|+{^)Iyu>rdbu2`WIg6XXDp<Y*U@L43gEt&GM-b&Y!YyXuONp=6_sq
zw7Z=BeyqPzeyq(CtuKaGK1AWl0VhIOc|B0%1W@GlQLxA}4T)S9=*<|#AZGx!O|yqP
zCxJ{Z1G77yW>KNX2xJZmWDSrAqQM#rPA3XoMzS}1Tn|ujCh*~bp8O}#54A>$Ra>Qm
zhrN;WR64po0PXaer|{t3&XT1-f%#LOL`{23qFz|J_J)&ctrI65NPZMhY|VrzR-(44
zwry2ybM<;F0Y0vB4{C93b$eS!OH)-l@JR4;*35%f9MxXi*1n>;u@YQtN$HBZmbTRg
zu9&%C@!Z9UiCS08T3oTBqOIkG+Ukz>6^G57>A@(Ih#q;$!;UyAI<s_gbjrB#<4U9B
zOG>AdjxRkh`qg20jc@I$#?>>)hbFL9lO`xY7hqy#W337b7P_vbwHAPBQx!&ZZM6)j
zVtw0dt35-+ks*ItTNBkBW2f?1tJzZz8r%-nx1~8zyRM-lQQ5YNP-{!e>IOx%Do)Ym
zR_huoncmQzs9uMiEU0TLuZnF@Go+@avx;b?FqPV^FJ^%1wV4OpipJVzvk`U8x&w91
zXeHrdm)r~&#$~$-z?{*riW}LDwN13uRszgyt8E8W3%?W}kIi(?9Vt^w!M;_N@|MhY
zTRPDmHVK{9L!Fwtu7R7}tk~f8dO+dP)O5^!3^TxDZc$}pLhX^t_Uev?rdn<2Ze!~e
zWIX@KnTIEqSZlGFoC2CsReNDPj<L1|97<}>udl5HklIpL*IwJ9`(=h-!`!Wl)M)6;
zq<)P<XfL^p;%G$C;a)g-Z8eWv*+uAxB4Lx8rKeVN?OH2QPb{{%#nKzD_6(=l`kG3d
z7Q|n&rlu3|x$|dp3ahh$n%wOvQToiHNOWfNOp%6WIA3mP#tzm;25PPbsoxAA4heLs
zwYIvUuA#O@QjxQ+1zF_KX>Dn5SceKL*R8F=3<H0S>4SG5>_K~NEpc8A$_o(enSr&n
z;Df!Cd>txdIlaw73X`cO{mlbd6T=$q=3e0Og2}%+(O605JF%v+u@k#5>C9Q<#KM55
zfX1f#YjDQIZx1lx8(XR{dpzB#;?!8oGjnod8)|D|bvAdlV>o!C)_9~$bW9%(0e8?^
zwS&A!aw6GMb5ms_s>Wzfnoy}{D5h?ru9Lf=SxsNvg08Bey@uPSc8xoy1(I*WHwDH;
zpV*qJyl1c0iPD!Q_Qk@v{^00Hp4OMN@CpQ94$<jtP0`s+RkbxWIHBQNp}Mxcy``-^
zI;EH={NfWQ;0G2bw6u--wBG`}9L&Pn6Bo=&#1t-gR<G!}q4R?0r;!Rq8lS8xIMuR;
zAQ+gmxOjn;mK9u(Zujx$+4*+FDX{z5{p~^eY7}|QVlI1W`>p@|kBO%`$%|qg>&V5d
z$>Si0cX3by-x<1#d)do4N4>FjQ@;#cFyEb;g?*1<<(P2HT@KhiMSDQt#+rsTO)cH#
z_O&QS#y1W6d9u85)`zz$OGJ5JMthYgZ&7IThKPEasA9`tZxVZp=vGnQ=`sI<qB}*O
z6aAg&pG5hfhWT?uCyOfP3-L#bT_w6s^mNg0ie4ppx9HDApB2r(Ol3QYy@D#%3QG4s
zjGraCShPy?MA40+7m6xI3g!6XgyruOeNyxV(GNv4F}0bmzvw8@DWa=HJ4DYAy+RbP
zmsR=Sihd}Xg+qe%4iFtJdXOmpb0O2u6ungR2ci#&@*n##-%Fxzi~dV=5}vIweYWUP
zqP3!(qGyR-CVIW-9ioqlJ|ntY^v|L_F})LU0I2pw>E45Oo#<N8b49NZE#u>9<eMw1
z9L2z1CH7j;O`_L|ZWsND=-Z;7mg#N60|55pWYKSk^1%S(Zxek;bf@U6qVJ3P@zj?2
z^F=E~PZU+IijaPf*w2Z^@X(6o49h!HY`P9%{E?znqV=N9q8*}N6Fpyav#4TqQO^Uk
zu`hojYM9+8CEs&Y^yzugmnHs>V*g3>1Bw5S*iNP{7owt_T(KjfBSgoD;`E~Wf$6K1
z--qlM&&kvR(L&K8(UGEyM2{9dPP9_AUR0eYQQw!1$$d@w_lBrC&!V5{JRfo#MDs)k
zhz=GVE;?GYRCJ=Ka%F^iW{Pdt+#|&1!*;gQAZpm$4za%`daCHzqUVe9!92_VQ1o6=
z!{R<FwsN+Id^^N`TJ%NHS47_srIQ`jt6qOX|0*^wMHufF%@pk|+Fz7cJj`cU-O*z6
zr2*q-i}HVT(>5$_t=J8soucbSak|<k!+D_O%VWM??)?1>45zt#{>np~1287ojmfLQ
z2?%=^44qnr;FJ0A)v1>5`IyFK1Xi4GKQbTLjqdGwAHVY4!(}X1obs%4tX!_cNr(0K
z#mYQfX&;8w^Z`NZU96=zpP9v^%|wK^zOAT_Z|GPb=aH$8&!bHl1g#-B3I4|uVS=^Y
z^6{m{#b(evX_W|j+kIgOd<-KW+hx3Ix5HBgLF)%N=|&ll#kAWB+gslSMf&{A`ncJq
zzH<;ZWe~J>qCWg37n61dV!ZWj_SA>3jAVURAZ*I8l2=e!u9*~`w963o*0&Y)nf>Nv
zIIov7B~UIO;3lAjJ3<z=#dVvg$yeQf?+oYtk`JPm7m%;a7*LK2mwT{!`**u%dwCzi
zeC+SzSh0Dn5VaKGfZ?1pix~^5XSZ9kkgo)hAH{HXaQ>Ofpr$_Dwj_@sCO?Ay?P5R{
zlh0*1ODBFThO>0igeiFT9Q_y!=jEeRW8E0em*8Re2>2L&85HLk+fIw0AHOtyIVjHQ
zJJPJdcpF>_(9ph#B&B^->A->h;yl`8`wh&~amD=#{Y81T{p>>v^J@BqCRqpU-Z?Y=
zyakWJu|@IR^6VWTF^4QV-ah2I0&7e<EFY}v3hXfsJOlfOUUmFy1q<U*i?uC}7i@G=
zya8K9&%e%NRqqSG{Q)*1i$4<Jf#4lzZW>t4=W*-<GfY4n{ua=gTriU<zQ9sU0iQ4U
z4pVrC=PW2t7c%}pBT}3u#vj>_69e34KC1}@R-y*5nlZHQvYMQJ4$%;QG<Pz?WytIw
zo4b(VpJGS)OY&-1O~^lyHBZM!AcfVeKmpqsgu^0jY%g}g;VofWn+gXfA~l#~HPdcz
z$YiFEMOV^<)jS(DruE2brhPa4D3l2Q79VLYtNAnZIL*UqKE(=!)r>K`2dnuWN@!N|
zOr(eUs=>*A3tcS;39ET6vV>At&CqxQ`zTm6<g%J4q1Pdo)jX0#Q&`Q=fti0tpFw^B
zc-SkenSr4x3JI%8z%=Btns1|M$YnKuMbl+9`Fom>%W95gUtCsm3r&~Ryq#rTR+HFT
z$YnKqF|&u&<moSDhvtP8tN9eV7;;(7Su{PYW(Yey<Y6_J(cTxU$$zkLksUfNM3yY9
z#@l5zzr&untmbdo6PMLg9sBsK=K1VuNLbBg?s1pZ%wae8U^V%ptNM`3YKHFYqftkY
zn{8I;E;AFzYKHC>OZy8B-IG2Oy`{fk{zNErubA3jaOg)lntRm#f<rE=`5HITWi{Jr
zx~wMgvXIMap3GjmtR|l?gi=|}&@ZJS&1!~zB^#hw&Cm|%b6I#3t8!UQ{=7Dn%4&w5
zld5Kg|H*E+tmX;aOD?Oqk*O}L*_*@evYIDwi(FQ7AshNstmf;ecceeG(ic*!W;N^e
zu$uEY7#>#hS4{V?nrE<K_zO0yCVvnY^01mG(e|*KQ<&ewYCgfu^01nRvON#0c@J$5
ztI3<0kcZXm$ND|2=C5dbSWP}03VB$~S2(I3R`VFP?_o9hP$%SJHF;cxysRdlMuohr
zrp*X1t9cWv^s<_rtmDhgYA)fh8CLURY(Q2hW``83sm>){R+F3OVKv8d`+H(Fb5L)u
z(4lZDAH+pbC3n7u)jWkoJ*+05goVIr&ch^A{(>1G&L^y0za62Cz98{S<$4%?T$8Nk
zHWu};ng?@(Jgny3+y@?3ljvl~!)mT#*F3D|7|wGKtGS!?d05T+*`9~h9LW40R+GQ8
z2zgmeUW5SWb6L%Gtij7_u4fJ}tH}qTAup?W6FcE$HLqk2FRS@9b9h<J82j<rSj`ap
z1uIt5$I3md=GQr9pNQ2A!C$aqHF?$v8CLUW>|>9tW*b`hyjV?Q)FGGE{01BLvYN`R
zMF>PXSj}&vi<;F;hreLOYTk_er$#Tppj%O_mK|M=ApxuTFrw03R`WM##&^D#)%2q>
zALz|4luBhapGKXA)x3_CVzGaRd%2;jn4)>j3PkcX(@_3z3h<h@Ak0hLHyGE3J_xTl
z7Y$Fx8XJN3z-uz!#jsDt>g6>HQG`FOF2d_dd%8k6n_=?T&cjsOC}$7F$2bP&XIzQ?
z4F3y0u0#%=;zyXokq)oAFJ3Z=cSjL~N81%JN81a1YY<*!^NGP2);Wt+VYTdv3{}_d
zsAoG?mb8-fl*8y&kKfc|72kvWzGv)0o7Ab3gZ9Q%VMu(>+F3LXz-v{@_dj+zlQGa_
zSW5uAVShe=2w3~w8sj$iE6k_TS@O`&K&TEIXqV<LvhSXeNl(d3GnZu^que$R4_KwS
z;`(?*CT2+=%+-+-7>QXk>b%o!#Fe7)(dXkmnlIzx8HgT}tn8>XT@_|?rp*^E#pB?;
zS^I4sku^6rsu~$59amnSF<Zs$vX~{~EP8%Er@WVT=Zp!<1v4J&$x1QB8P20->u?eE
zIvwVBj9F}TtOal$Fkr2U!00i?s-TQj!J{cGs(ijOaHxu3Na0bd;u+u*ei)%H23BB&
z_t+{(jS4QKkj;c+WnUKqr)b09#lYFxNbA~yz;#&B34HE#(S20(tgic5N*z`(uar$H
zcr0ZLR!z?`q$}n<_8yC_bP+`tUv7#6f8ByuU6$MCE_xV~z%1W^=z11Y=3|9VWD2*%
zvDVsM4Ct{rrV7DEtf-&Tj1|DLt$bOZq~j?ZodABu4NBGw6e-y)h}K<NjF4LR&BH}@
zrRoaZ8M805RQwVOy8s{1Zcmo5CwiloY(bFKvK&MfOj&iZ*Smf(YgvjFJ*RMcl=o{W
z7hAQ=FNZYiJ^GYME_ND=a_yc{h&Z3h=U1QnxGovet(U-_fR*2MWmsomHT7|8Quj@2
zc|Lq_tnp~V_le0}O^MBIu5RqCskN#PUeVgtvZ}4JDN3ZPJvwsTlu4sLt_xp0nk#N@
zX|64%tFjd!mRRSCrpoI2hUWiH-R<k!KVzTaadHJbovujjyCN#h7JSAQQfrn`0W#AD
zW=g$P!E;PS?y8u|j{0%+oGpo(+PX@Td>!jsYugcrolFuBBoPcuB$7`$l+1!y<Um2h
z<MgLEFP)`H*NeGcR@K?i*iqcjJPoso*LhYz%}qyhyl^{QK#;c+Ag_~2ufv^0d7Vs>
zw?mZ+-`-9qxml-I)b9%vI_EiXx0|20ERRrb)KBErd3S@2G@!cQa8y)|^Zo`q(2oTi
z#4%SoqUd*cNFXOoWp*xb&`_yL`ri#?eut|1&(ihh<{_J^`~y^lGN?|YzVz&yAIK5#
zH-<u>e9u-5JMV1RH!>UzfEi97h{j^w*<ixSJw$c~hAZlDg8*FE0BeG(rqZP;JYj-R
zn3sl3f`y77G+=B($WxcA)7YIs2+8tQ0^du)Nk1iIoB-yAnbFXUX$j}PU>6PdX^=mK
zry59BAk?osgY1%kf}pzaV-glVv2>z>H8mtDq$pE+@F9$SSUQO%3@4t1a$SeGsXIJ{
zg-r+)s!2r+h?=P-D5oH=NxszsqO)HlqBS6^7)KW#)j(!<9GR0SfsI@@KG6Wa*&v#V
zPVA1br(mfb{8KgLGLqde?IZw<!K+@a2J=hcO*pxqT$WakvkQW{tnMe^snr=>jlTv%
zJ(Q|}g;nY&_d~p}bfSi`T{t~KkX@7F`ZowfsH^q{%jy}SkZCiWG%VYVTQy`W>1OZO
zRFVKslEf|@Yw&lWiZKZl4!e3Uw78-DH7+iUH+F>vhrK_!5b*m`yC?p?_BU)!oJqDh
z<re{(Gf$z1HJ{uwz-^HC<S!2ttj)8EFye;yCS|QqZJe{!Zv>J6v-<VJ7ep3k;R2&4
zu9z3VDO~YvufO4v{ai7x&aiwMf5W(0PcGRAMX~b6iDOQ#xEN{{rl%a`xES?t#&GYx
zCMDUDNj?(AGSCojR;cGw@e-f6Q=f%B<_!>;y}0NCQQiPCex+!wXuBwHCz*bl=!K%Z
z_hbAP(XFEQiasd1Q*=LjtjB9Vd#uM{KYOgl;r}n}@eVxG;rYTa$G@eG_inFAykU;t
zm-xR)ykU-mc;L_cSya?xnBxHwZ<yl)#P04N_;AMK=Dk96iD-@FuNQ5S_!C7>5$zJa
zj*4{~75%wg^d5=-DHZL!MnymWD%u}k+O!9W;<Tvp;n{*xey6h>zc;7_qUs?R>>{!G
z{h+o(bcyJ4(S&H7=n10ge2#k7ip}SOtmkymuZyblJK`@Fd$Z_wMQ;?nRdl=Pk3`jZ
zALSnt`$^GfM1Ldtf#}~v|0CLyzv6s+(Xzk&M5CfbqT@uBKYHZji!0_|Ai6|!sc1s9
zTJ!|bW>LQ6V)@HNH;Zl&y-`$o)k8j_JIt?s`vQGX?1x1k7yYH^bE40SzAE~A(f<|w
zv*?GSHXlc#e!g&{Mny-8jukbm@?^26iOvw6E4o0G@9SCLQc=FWqs@1LRKrN0EH>P`
zsrYk6`5uq?t`@zXiWlvCC&&1^MIV%Sbv=W0GvBfMRX%e(gv9QCT;xf7_v0ff@#Z)w
z5qpB@bZK9e@8up}pOxLljpKfH8)M7`Q&cS@@X7t>Xj46am!J}pkNb#W&IK;qSJ$bK
z{@`5TG8QXNwN^P+F7pTL{YOTbdAPE@!?2pV5w!jX>o86rSxnkY*xveTP~Q&BQP#)4
znEDnYY|0>LeTcel#XK^LNvlPK2{Y{$0C4;bnpsR*B_h1-P8fy=3=-RAylJ-sVN(V{
zYi%FPiZURJNo$3jQr}2@Jh47}?Ii0v2VqkNLF?P7ubcr{OxhW+z4gsPeJc^i`ta42
ztnUhhO&J8O=TP6d*bcLpwC?Qob*PW~iS=QKlJ#AWFw1a0a7iG;m1a`FW*XORq9)(p
z@#VM%ab_|3y0hD@U}<<iWfqPzmwT{!w|A>&{BY})?BC-EWAixNYT1hVI48}*cDYbJ
zyWRR9<SR#H1o60qQ}ty-*`{Z>tOCqG&V93(`dG%B?>_Wzm&pV*`P_#|lZkGB4F9_a
zl}rG+{c+gsZNpWA-PrA)#;rR7*6G`NTNlN@87kdj72Ro_-EWkK*!EBCpVp^uPQU*C
zLSLW03k!<+))WlrTiEZ88GqdA#11JB@34k$KU%Zd!5ucjB(r@xe6jbBey!jjOLN)q
zq1)=)=7$g6ckjo9D0=1fXLvoOx+F~Y;TR!K@a~JR0K3^46`6<x$4+|y$G2mLW>9>A
z1x)h=cf#^5V+PG+JO025r1;253zO~mgMVY@P~apq<b;C!;uR(vX`EI*BESB;KBE{O
zjH1G1`#emx6Y{HHg-$|UsZ92PC}8{2uyw*@`@Bqc0aEv5vLon<VY1ht#w3%??i8ap
z3U8zTT*G9)j7SfYO-jbYWcz-{3N@4Mqw~pbOg0AYMU+rXw(n}B@0H2E3R!w&vY$jZ
zJxulq%FH{9Lk1Lg4vT(5Ci`tvkz}$@VFfOe{SG$Q!({UZ$Q~y9Rc3aX>>=!n%VhIE
z@AS-MpTn{)ll=|{qemwDPV7AolTC)o%VfVx+rwl}$0XP%lRX<<bD3;4-Y%0(U&fys
zlg(cxB$;fU+dWJ+Ju0R!*_?IR<!Ju1Guh<cJ|`x78uz2iWYcM~hsowI4?ZoEeIBcF
znd~sl9+_<ZnA^i-S9349Om-_%T_*cInmsbv2eF|~#biH@UA7M<n?A+&#bmEz!yYD^
zKTPv7+3mDFOm>v{JxunkoG~6Ido<hgFxm8Ay)P!a59{|Z+4s`+FxlT^c@LBQ2#3+b
zWYdMKm&v9>OfQqo<0^&84zNNmlg*!4q%hfEXO&(iyOwo)u}n6PL$Ci_+Ft*;yw^)I
z*&Wybm&sP=5)YG|!_D(B*#kKsJu%tz>)<lkbGh?9Og6psdYNqgr;CrtWaqLf50iZ<
zi=N^7&*e?7m&v|~`@q9wm$7LNlYJ!X+Xs`qgY|is>@93>A51n;+kG?HbdkPqCi^dJ
z)5~OE!w4^v&3|2!!esLvI)%yZ&3=4NOt!<yJxumSj@hSUvU%1?GTC>rk3BNk$D)<b
zi^=BC$vsRqog%wTw&VBnXXv;d`wx0I=p=juY+fTKnd~c(|J3LW7<4O&)v}}N*@!ie
zKV0)L*{`9f?<~8|rO2cG=e~}TduOuw-+~O2y@8ctvA>N=*`dcU<)Cc((2XN<3f7^2
zM?=D7e-HLGj9ZP}Vjq%C{`d{pFJq1IS82jzkHa<<V)ZiFd?a-f<6I`2zpUrw^Dwr}
zM<_NwhBGifWBAR89EMc>>~Mrh7<m`3xG%05H59p?Kv?nEHRQ27lRUOHW;J%8FW)B|
z^`po)wsqlT%h%VJNuyYC)CE2-M?KEA>5}*X)Qhd!J4fBu(&*|znRJ8e6j_;>(=r`A
zzwt{D_mhF%h-GqGE^?RQCOs&{go6!5?95D{vzZ4eXf|DZ=fY&E4BMWYOA0u1h&4Bt
z&yTZmQ}Tzs`RQx77aPP*ACCOE@=1E$mHKm#Kct(Ro6G!tlHPkIM{d3~0^Q8Zw~6wy
z?fihMYd=Sw!ck*tekzK3Z>aQGpwiqcGAD{tQR#6XjY?yJ<Ip)dkBXhjZ~>LaGs01b
zSxEP)MMtOu&8ncx!U~X<5?8^aDT}ZIgSL|xGz_2eHC&}roGw1+U`stP&bo<(6h5W^
zLQG*HO)|U17b0$tMHgS>7GG+LgV%M-vY+0C+sMYS@VQ1`tN^$vtSMlfXpJA%#ciFh
zQWjH=z^a&K2A1l0$_lK)EHlUrC$r4P*I`Ay6b^yZi;!A)qUNHy0WH8v6q!0!#V?^u
zQNe|jaurlyvmUG^W)r;#GwU0U^<b5IF{K<UsO1`nTI}TM^W(6|?7MgI+7qx9j#cVI
z{rg$tPsm4q30ULFUrN+?DFNegUcfj?G}sWvKNrFnfN@?RG>G{O3%qR)78qpkkU+n|
z1`Y0K90)7USjQ@=cMYgzwBWiD9;e`DGQV(0+%p!;j_rX3>qub1{aru8>CSQVd)yh_
z&jx>0{Sy<V)m}oov%$a>rznaQIqF+F;e=K^sD3mY{8fR1zqA<eCjfDIx^t0h>@+J;
zRoPDOv-oX9V*`D*YDcvR@jq+0*!DFI!0OjlEAQRn1300*9Df{Ec(3fQ=k15<G+4RJ
zO-`jx4g@c5lPy#m_uplKjRWZY_%B_I@9F0H#K|}%eDMshruiqYo1kF+FB1@)g{w+0
z4_xHA%H&063J*M^SHZdPF&t(57<_z5d<^q_u)Fx(AVOb8AH#U%om_bDgIBof4us=P
z7MMe87N&b(U!FaCMu8`rsg9>pC`Jajj*6GTY0yu?0FP#VytwB*5A{${-g44jAj;c1
z+ABqCMcYMB5<N}yLeWj4TST{t-Yfc`=uXl746q*O{S2@khy4t&9*6x5upWmmiUD4U
zhq+{V4GY{r8&9SU3w)B;ms4?`{H5rxMR9sdVHf#*%<??%Q~4x{S}4lzXWGDdl&bSF
z?0I7I5gpTy5?vv>QgoH*YEklH%)d@lou^@+CH6N(FA?QS1?K<0=<T9+i>mWB(jON4
z7ozGsj(EO+VEMO1-xvL>=)XmMc!b7$>7rp#zN}!pVRa7@d#dOh(fOi_MUN3(DOw}C
zTC_#<B+*kuyZbfn&h~a^cOQ~+kBB}YO3sJ<R{rdvyTpD)bhoJSZ~U&<#-DMBkM~f{
z_%qHGo9|p0KT5QO8kFyQsF_C?R+W!eN6cR?`SWPworsxdpOtBy{MAQVEx1ip*JHe9
z;xa)?@)JX+mLd4WZo)ODUb^RF8kZ4R@viA3^OYbE%Xr)6HKAF|mF-wW;FM#POTuQb
zg51x1c+Nar*&fdgrVj`z2J$yJ@0i7;%|L{=J~E1zV~(&s_Qll4Ydup2LF+u6tcY`%
z#iZ3B!i1UD9~bCT_mXcV(!A}?ifM+N?K0l9%WFw*eaGN>Hi|g2n6wr|c<b9d%pDhQ
zwyE!IgiRUNu@?1l{LEs~PDg~dzOA16a4JvMcR9kQ4C^=t_0eymSxnj{M0o4F5A|_B
zaeH|WWBPX;!Ysr2z~w<4q!*e=0h?)DZxc27j=;oSgE+I8eD@)OVY57fd{c}8WxHH>
z4)^x&5zqGGRwCKIpCgRTYlW!gU#O3B(k!Mes%N)bBk?6xj>wN<TI(_Y#+%BZrala7
z@)%<B)94?66Ji#VFZoob?!fUW{)kJX(GsGo@>yC^GHKEzFs~((N~Wmzl^Lhbo*!3l
zrle9E-?XM)MxBc`v2<fvkBmPXkH^o8KXk{&_$BcRLsNJ7t*LkgG^D<ykUoMd>-l+&
z`g}!w+EddCvnN=^Z|^+RzI&Eaba=e5Ja5O$cu8SDonDq!2=`5hS*Gl?LVK(q))ivS
zi7QXWg}VO5@q(3wAYHGBUklpR8vg9-@8b2M9(%t{<~pkg*5Rt}sUPq^{5@<S{15*F
z`xHKh`(ir4=WsDCe}FWk^KF#%9ocUwO2W@DAy4=jR{yaj6g(Y~uAkxE$m#4t4Nghk
zd}a^%$$UDk`0x+ycO{|%{w?@SdkUFs=NZHY#`c<x80XK33ACwja2?{);7_;%2_b*r
z2Ip-A(obOSo3i-UKm9$l6!=~)<Mn_4{t$so<|n%v_-^_z^gR3o>%2bLglJ#P3XciE
zygBfMGX0iA&M$C_!=lbjtnju0yx{5O5BO*6L7}g_-V8g_5eoKIgOE+nZw0{vLi~kJ
zSaG(cx$4(CF?f+(Z3V|mi~jJPXdyU0Q+FVweBlPi=V>!5%>TC>96vyt**S@IR`9^g
zpR;A<Pxv^5G8W?FH(1rS;Y9T^+Aa!C1`~(2FF``^pmei+>8$TyG5z5mGxZQLL*YYl
z4hfctnH8ot)8JGwv%{NcP7^aP`~y~XsF(%eD7T|r%)&64<KT2LqgEgO`-YGmoEN%}
zy*eKs!NW5c=BQ&tt>FB0nhyR`c$nC7@CdbGuzlfwvzrUW#*c$CcrnKxL8wh0Z1wpG
zx^|HrJT6p#fFAGT`!LMf*Rp4cG(80V@Fi@!GJTLr4TagUVAUWFmJ>S{o^|}JIAa`=
zxk?KGKVPEe+SvrHL&45a70mFDSawYg!)yrOc2;n$X$Up(yqit;z4gI6LeE2U60KJ7
z&OTCr{)B^fnVCR;!oj=63WW(81@B3pj4B8*N6|*`UNN;l;oy&QCaIRQ!^@cYJ}Fxe
zeu?J8YLtAj!Z69R;G+Xi!Y=W}qTz3_s-F$KUYSK<^)Klk4?nKVk>MzJ+!N`$l{q#i
z(OG2$e<=-Vf5O3E$p&bD!oeNVZdv#aw)<4hA641%FujropU(NGGH2!_8d24AQq`>R
z0QPE^l${^0rulrv4QhKU!oxV0FZKBc2F({+5<ZoEel@EU4ftY9!wV4|e61IcU|(!S
z_$;RGmdRFQ<=NcVESj%AI9u`$<p<-jU+8D9H<S84fRB;>;7VVJqZ9d%^}?U9o-0-)
zjh%u&;p1?j?2Gv$|JHV%wnLF0XnT;hvm$LQ4}ZeCe0HQiw*u_yxA3irBR29)rh{G8
z=_Qd3w85^bf9eyP5P6&%0(MoWPl@oKItAfR_yJYEEW(Ksgg;?@Dk+aV%l5&p>in}J
z2V*0GU{`heoXD%p4|eqtRepXXjW*a-oxdWooaNz9n1h31j)d4A{0XanHWXVL`3dvG
zpD+(4C-#^xQqBmlt2{=W*pt2pLA4<K3G<)RJFyo65&p(72zIpqL*~R@4n%l^69l{Z
zs><<J0OQX?LGPq4bl9_#l*!H^6K~K0{*B0xXKzOgC#WYYqs;!iMP*_+PFpt<%ERBk
zKKpYPs)HG)4<479=%1W1gOj=0@F!f4tt<EuwkRtIf5QAvQW16T2D_^MtyIj44CerV
zUDYG#kCd_~*j1SkXptKp@U!}YK4_;`5dMU(WmS(dE7(;UI9){gaOmJqSlek4dfX4f
zpYSx4!Xa;EFu;FPCEf0~BM5)Of58P|<Pv5DyUK4fRyBw=*j2qB{gI>COZXFJW?w86
zp{Mg8*j0W__+mwoA9KHhUDaDLCvq&i26nYh)mIT2!Tj(iT&=pgG(!G32zFH;aP^U~
zOb5HF?bgU!Y!Ci~wY@H~i~WH=;WV|+H`<Z8%m9DFeO1J{h+q!*6J`&b*cLmofn9<>
zVOHV9uCpU&aNdAj)e&3m2r0!N*i{{IyB!&WvO)M0))DvFk%Jilf5JNA5jzrQzrn8R
zR-Ux2jM=D_y;5V^PuuL2vV+>D%VuRqtbXqX;ZJxWA|f|)6Tq(0;F$CGJwdRm>K}B)
z)>#=mIBBS&1Fa1193Dtw_kTACf5JQy4B%NO2!F!dxdT36Jz!Vas&4-VQ>eg7Ye0X&
zt}?37=4n99ZcMQ42nYN;&<kxIeCAkqLB&6g&kWAN_YhDWfZyLY*)04C^UP=416Q$O
z_!9>61k>mDzkm(E^%#lNK}RD}`x6EuoyLD6Huy|Lof-`z)rxkoThSX)5$gRh65uR4
zHVC<FJNPe{=~vh}*)V%A!$-icKkE=4Vs|0gZb?H0+Q}o;9{P7wYq#c~h%7S@!MlZ_
z<Y(;@`+N=I7qRYS+z-%4yDfh;^6?4JXsod+cBVt+<I|ZstQuAA%w@wlsQT}SL#7;i
zSg%|lo&$Ovm6ii{zuB0_K9~D+Qi;(07$|r~0;K(fSrxOtAg^K$5QJ6W$3lXqEHw}m
zq&StGn@eA@m{xxHnVptNqE^$A%r|%>@)d?Lt5hHplVqHIXqI7fM`Y2xZF$<aW}t$h
zpTU_fXMnop0Z^%w*K33>she~-3Xz5UAr@FVpn|aYoeofvG8C(0b@;m&7^#g=7X#z8
zk=4ZjPfN&_-NgWBw{0z%1DU6SODTK`>sagjipxAf8=)=+^bO0ptgee-u$MhRnn;nZ
zEo9ep-ODKRv4XUuoUMY(D6CH7n{LGm5x2*}+Th2QqKhAEilb7u?4p!{da(5PVF>v}
zsOvd~G6^d{RSF+7I98|K#eg20qc}E4W5qC0cvp$xv%46m)A1CJP5|QrN3>?32z9z$
zItCfkf^$Z4Q6~b_EvmYeW?hXlneHNYC3sNE2o<d0{w&r(?#%;r(Cu#p`^&ze7=`;1
zJIQnrLGDAY66E+Huj#019kFV`Ll8ARxqr;U9q(Pd_Paig4{zT;Io`S7d8~GP``>pS
zo9eXJePho@P|B6;9?oO2LtW>wn8M;b7NMl`ScH?#V=-Bb^H@ZS^H_X?s)t=kSF-q0
zH_l_<!-Yk9Zf*bwB%H^tx9b8K6O%k=uCt!bRGkbsYy}?~NSiM@Ek!dA6;G^0Hl2<r
z`ONHj^eW3xdRdasL?!Usx?oSgt-AK*$mpEJcHr7owYQx8%0)1%BLF%yD~F%C&XT1X
z&Gfn)R37`1h@Qu-ruMDajR@=R9P?AUUUd<*6tAFPdEctWjji$c=<!x)Ks#}j+s$35
z@nPx?4DmKPxx_y~*G@;3Uqhk!m|ZALI>Su$yK5ZQCfe1%dUqXXif`SdZ$<i62FF=f
z15O(*R22be+**Eo=1?DlH7%W0jo=K$b!9^QwbE}dkU~rw!xW}??oHG+SGKLfzl2ww
zb`!2ATJ7F5={wahUE+f`v8uAEsZ#j>MacLBPWqfBjA*4ytb}$E+DdpZ>E#z)ZLDqH
zi@#3c9<{s9y<l&N%8uG~4IL%g3u$E|{0L(wq<FLyd{(t<CFUPF^YFwHOFVyylTYL7
za&22f2L_J2bUj^_s{Lh#lkRKltfbdlW+E~vJwU1U8aOO$ZUEP*y=@AP>*Ag%UYL`E
zqNf!7ohFQfR=uH`s$^f3f7?X6+O~$4D(s|$_RQ;gh(+@$QQH5nc<OAzd}ua%-F3*T
zT(5F_s~h1AytCEn*%_#rnc@PtsdAli5Uftr%KayZRiTg*dQd$RNI3^>Xlm_jt4*|a
zfLAt7owY-0k0W0m1R9Ff&Vt)JFk@FI8Y@Z58rQ%{52uwiY*pylRka;BP1Yuq2U64B
zHMMQ+4ctkq8e6I`J3O86_{BB3wL@C%fmVA*^}b*Ml3T-(#}3h4wmPKcn01}@CY_(U
z{%Kv$#La3KijP}0KeXdnR;u0g>eEz5LsPAu%GHf6WQLW??xrdpzGgov56Nm4a(aA0
zURLpl372y{ah1HfOW`VK_llkyIxl#B8shoX<4eL-W_vG5Jy)xY{xWivxY<lD?0Yn6
z>G!+5$~Ozs55~&-1nv)Vm))=0JfLNrKB&}=!I!{zoJ|wjs7vw2imw`BFY&Un2=$V^
z94%TRS|Pepv{`fw757r7P_Z$X4tQXr=Mvc=RHYcAe9?YX+)odqV#1A;c;3P=KevxM
zU6eO6v=@jj7p)R)5M3*}LG*ml3q`LHy;1asqK4UgM(kHagBWDC+gEhBsA6~!ub3U^
zB8fj<RIxdT$7>r^{@bEAh$@B#>FOV4LHQ50*iL}=O3*yfnCN&><<AZ26=EkuTSS$g
zI;3A9_GZzoqQ4M*Ui1&5e8|OiL%2YvP8OXdx>&S9bc-ne=PUF7LR3AdgZ)Rb)r(o!
z>6oI-NAE<`C8E`$r-{-F4b!_sZxy{?l>T&>o`%~8Dt<t$beQNw(b=L$iPnmCik>BU
zndtSRcZfbJ`i$sq(Laj@Fu_&(qQgWdi5@1pRJ1`f3lBb7uAk@#(aEBRiPng=iJmTc
ziRk^JzYu*<^li}(MZ-7-+1^0WV$rFh3q+3-Z5BOM^diw~M7N7REc&$QZqZUa)Mb0q
zMK_3^Cwimk`=Y)Koj+H!zvy7m@uK`aIqRJ!I!p9$(PKr|i=IZszB)_vJSy6}P|~jy
z`)bkeN<1ABFyD63yCnW6V*gb135kDJ>|LUN5Pe4!r;!wPjo+>87ti6;0#Ws31@;WF
z<Dv^h`TUFdj}<*$bd~68(GJmdqNj<TC3=DAMWWvpy-M^t(VIknAbN-B1EN0><<oEW
z>lM*AMBfs9U-Yk{{}%0uk&N&>i24SIs`D)DNn#sTa=O?b#Y}c*BF~a?=ZRh<x=Hjq
zqSuJtB)V1fhoX0hJ|x-`Gig{!zW3&K{a*ABqI?6u_<YeJqK1teE4E@Ik<a)wJw)PX
zh{i>YU(<zR8^5M2#OAwfwzo?3llnWoP|95@iqo26HqCs7sp`jRS}9%Cu)RFmz1;c!
z8CgwUtL*nb%E88hsic+>_{3=#*SC6^AZo<qD?tRq+;?1<Z<7k?5AHiIye7k`&??8u
zWfo3SbD({(G7nd_cNkVvH-gFs@&`EonZ=~dM1;4#3s7GObA$D<FQ&f52%9npTKC~P
z@jspj6Rho)???E4xDoTsEGAziBE0Qx8UjZ$$j5dWZ`$oZ*pxxgs=}m>G9ZgdYlZEt
zucJtx&siV3nyl{}giRR)t<zB-{*sGHI|DJ^`p)#!hfPY>M;6YMVI`NKvJdvMy_X@)
zTi+(s$Nj|qd0EZtVY9vxtX$5{wJdtEG7HnVZWA^6euazoH71j!G2i_XHc4~vLS>3E
zpd4o|_h9w*Z?k86(S_vpK8`Tvaw|kF8&MzUq*>S|7pi9%tgXmbfyfBrdEdcyv$3*G
zb8H}Jk^SV{HH)c_WxV;eqJO(gCaB4$A78Ia;Gfi_`X4Pdl%^&&ldNXx<ndFYTt1rB
z%pR>84CrHcB(4)8*1LB+8$S}P=EZS)=(+JL<Bs*v9gAknn3es+rufC7xjP2(zh(@#
zqM?`Hs(-i8Kk3F9`OlYG*%P<V$lq~5{e3g+U1e5lVT**e72bx>o6nE1-l}KbH+Pk&
zyl?JIx0e?<Lo4GM<$ZSatG{MO!3*}m*66Gq%jz$f;oDUn&$2f5w@3STTvh+w8TN}S
z<AoLo(3Pnir_S~2>sItPuUFxq(EG=4zl+Vvx)YZ7gk#1QJm<YQAAskaM)3v8vFpHd
z{sNYhKrY{c0(Bwe4;+aUXFhWs*{_Bv{@@49915(#uJeV01!%)%JIj#88Nh1B=FVpL
zC)kPLJo!=#T){xrHVPl$Jhvk%;J+K6X$PQy?feCw;5^x|^Ar=?R5+N2cygW_5vMp$
zyuYy0XP|j-p3fpOoy-+DPsVGqCm*3q<`>SBS2N)k@Bz+qJ)()~(bF<G&)+E%oG0(3
zz<IK$a}dL~4Y&bm<UEf<90rT`Y`qzFu0#l&XARP`-@pesPkLGplY$MF<}!>ng!9xb
z`ooW*o8UaP84A}aGf$gY;aMy?et<R&=lP1NC=UbGiBJYnkpIQ1whe6)=OE{KHp+%i
zVg(1K>k6zeuYACHYSSN94AvoHhQeWPL7A9Y;XL+bs+if~3usOgGcUZ2RUIm3LHG<d
zR4!&=_%Ez#x|rZRdFoS~=hN)fcI-WHo(yx;V>IWd({#vrzD)ZFwPCP*;ZmFz!Fh5+
zoftXKqY!!xxz#3v^PGaNDbBM5&Fb+!z7NB!U4fm6G_%dmqbJ}zH6j@bvt!^qIatDZ
zvf>OJ-xgPC0oWM~aGnk58adCCV21h6I>C7|%!b}%x7V76uzPsU&MrfB<UHR;ABFRj
z0>XJp$At6LRw%rP{c<_a2iepfoaYg$<?QfWX1-5maY6WHnh&c{BIn5}!FgVSQS^cH
zRA}1I2GX}Nn6EJZ&u{SY@T<xk8D^E>JU>)slJnFJB{@&M0ZGnN_qi<G$f};oae}P5
zJp3WY<LR7SWhOaKUDd4cE>5Ri(&zbMK1%`Tscvy%72!svzSM^-968T-Xug^?7yF%@
zC%=`zdGZJ*=Q)b)?v}|$&XXNt(R}s6*^++@KNyewG7w3<nbh~E_|TjuM<>$2dck?>
z4YDFDIT+wPJJlxmBTq1Wl`l`*p~!MJ3?HT1&We148v)K!m(Pyy!4NsmTk-8j&XZgb
zIZvHl61f@8lk?OZ<^;{>f%DYqQzARrJ~&T;T)tRY<X&t9IZu5mDUbAG{op)x{#g-H
z^yEBs`kcu5EDz3;@Ru((Kk^WV5uB&aUlEza_Q82_aL9T7i0R-w)dK@?o;<F|dGb(F
zoF@b1Jb8>L&XZoD$$7qm78K`s4yy#`S%M)`oM$EL0O$D+l|yl!JQVa!x(fs1*-6S|
z=dhFbL%V?ga%9M}c`?EX>dDF|vp*kJnOKg~*3E?SZy-W(ot%a0U>43ZW^DA1|CfTC
z=SFNyK`S;uah@&65mD!EaGo@9j7P%UJaC?R1pSdY+<tJLG9%C;H$32H^##O)73X;`
ztD+}ea-K9;mEz{Xd1^Z?Qp2jdbDobQvvgZ?p1m-P5r<WQ^W2C{W>pumC^%2OAN`R7
zxIy4NnVFpDb=(KwJoz<2&T|!e4bD?<#hi!&{K0v)sro83K?%<DYpSbDBmZQ5;5_vK
zS0CBT_P}{+yEQTp<;ZzzdtC&-Vo{vuAhplIdGbt1&U2iK0OxrOYXIlT9w^T9Y~}#x
z$to1*IfQ)#=cyyWd47kT0OzSAz<F+C4sf120-PtGr;_v35#T&C*$;4@x)pMs$Dw-m
zN{uNvPulF1vcY-Mo@Q*rc{U&-!kZv+o-{b-)!YZ*Jl885oF`9;G*ngKJU3#Ccp!<b
zInP@WF@R?sa-Q6|1AfRpg7ajny8Q=CA#k4a&<Z$DMhVZ!^A;u;Nlp;c=v1No4#MVG
z_&~)Is?OjX%*c=qfX95FTL8|JHGuP6&xXNy5@lAL=W9sE_1K?a4_bo{m-DPbErY*>
z{HI2*#a3ETtd<>B&%v#M&m)SQ=Op9;=gA)qq+e*~o`XES32p}b`tuZohuDuIw_Tcs
zw)79jsCEKZsYB<Xpglf^PYZdc%e#%CHscOd{!UqhPq2pa@rgYl=M3bVjX3V@p{KHz
ziFvH&OxPQ+#-724Jy~_(F$DQva*A3yI}jIPhYmwE{Pk;$kF)J5stw+H@UAYll<iLG
ze<`X>Anr)4v1M%I5S5Q^Ss%uVZDW@G1Sy@8epMZbetU-EQipz?3~3%F1sPH*Z)Z}R
zb=sVmHvZI-RAf`jAbbJ|q>NU<#S}7zAR;w7$~#jS*<HN1ifhB)#XyBNLR}2-4oj6`
zV5K&)yLguGzzR;2vJoqsWBR)oxJVlzg-c$djjXP%2;8m>e-{JXBoxQz9*ge%LdvyR
zZEGooHE67qAzhrE+GEK=46ss)F22lLe39ykF3!VokEIV{&@qZGeyk~uShwk8lLfgi
z%z~g9X*e_GfKS2-+;kd*y+tgArF~Xsh+40rl`~Hcmu)SiT&aSpK@JyU@u?Tt`J4c1
z(aPBXvp-h7&zDei^T$wTU`0<T+|B3-WxkH3aDO9~!hRtyrAo(A&epM%3si6+MfY?G
zMF&-<x2g<FDAIp-uP;HQS=7eRa3|}+Hki7BMHJ4cfYnAEmq9i{9M`RSky~|glyFAI
z7MKqP^tjMhDhH+!D-IDhb*>JwsmpcHYzx5YQ&l^+>iF#ty)_l4$?m>arB&5-e`IG{
zrp*#n%h8kxSm7>rLl^gqdc0w+@vCETh0a7-iB)Cd;B%TdR;zpTcv~(+q7N$%5wmcP
zdl#>LIlg%u<uQ9d+1t|6*dE2hz-Vn#Rc%d8ZOw`)(eWjvQ;JWVP~22`LQC6<FUnQx
z-pJlc{lM~z0edGZt~Wp6^vxsL+i3?PPM@U#+i8vldeLdC4G*V`iw1(udiroJ$`3?<
z+5+~4pH>36lLJ}KNk~p}hK|dHbJcv1xd?>Pl#|!t`N*8^ERQN)m#$aoUo`{`rj;^R
zFGNgKK3M~4LnNVu3B8dp!J9xYtiwGKsr9pO&M4R4tIHF68x5pQ3S_Dtwe`@W>@=Gx
z<4GB}Y0B7B0YT@H7%kNe2M;7!8EE57#T;V{I+x}KSj9Mu$~~t>HGypCH=$uu0oD{`
zQB!E-K?Sr-GK>mUG{kK}!>tX?HMQ$N4<SuMZkqNZhS~v8Pf*d;xjI`4i~1>1<|IyP
z_(FxU8U|N@)vr9*>;j109m6U%QL)J2Gmoxp#Nb!AbOK)f|DI#mkH<tO&t3@yOLiyb
zF%?}d)<dBx+}4FQyYb;k;y8&!lW4XQ8q5`5(*pwom?qYm%1Nif<)7Ixtmowtce=rO
z^`Y&usa{+-Nt}8>Si>KyiS!x$!Q#eM4(<JpVG|mv)Bv{^8*Xy<jr>Fa=P(cQoJ#x}
zURy|go``GBPZBhVy*ENWiA$@Wml&E|BkBn+kgSpCo*8gM$tQobP+JTBx~;OgMlf^F
zPb}IM^KE`BkYu9O4=27DR5=S5r#*4XyjD%&l;?gqIpyBo3vAD|H=`Zgw0IZC!qYU*
z;;6U!ZiJ)$KZn=m2)T=6^>Ph_oD>>?cAswPIo<3$m4kOh9AB3^PM(#49eYn)n(O#H
zIp8?jB?q`fly~5?SBW-@c8Z=M%3Cz%+a!9e=#8THh#C%<uUVM?InlR8|1LThgTQp<
z(+@gL?0KRqMNbf2BTCl+EVo7UHqi$}-xKAdUgqQL73x4y#e>0C{1<ed#4i)A7hNlQ
zj_75g*NNUP`iLlB+pwMYMSZxxqn#rf73EV%#;*`vEqa>h-J(Ae-7WfosDs-}mhU4v
zM6^VdFWs2_HPI_X`7h2Gf0yV_MV}FUO_c5?n6FrLs^|jI<3yW8PZs@#=yycFFM7Y|
zFGODyeOvTHQT{VTwmVR?SahoB5uypvR?*W$i*RVOe5vT6qDP7*L^p_@FM6fu&7#kU
z?iT&CXdtBP&lepgI#G1C=ux7zqMf2=i+)@5CeeFD9~XUI^exd3Md#ve0Jm?M=qAx?
zL?0B*%+UD^2Rue>!vRkgn{FRiUxnz=qANtJMcYI#7QKRsefAyEYp7`Z7D>NT?0ZEY
zl=#QR{-x+s691CeuZq4d@$ZTK7tw!8d>Y;ku)Pe?{-T3KV^nO{II+izPL}u?V#h@f
zm-wT_K2{W`DYczAER^z_fZLrdS|F;P`yhUf*z-mCT$TBc5j|eCN_4eoi|9Jh4Weg>
zo+o;V=(j|>M87M#Rdk!^U7|k{eMIyz(Ve2|_ZsNuOJct&`bW_}iSo@2w<kk1M>JoQ
z|3r@IQPI(&#%C+v@-SV!{)dt;qrF6QxoAR^pa|2OMEORDw)#B?^g^*O6}?jQYSHUO
zzbDGKM=XyQh)SOleNNQy#jlF}rs&(Ee-@>;5!S<peN?|_rf6@`zM}m_`KF5b4;Nh|
zdbH?qqLrfRdkFa(#cmf>-%E(+KQ3l{r;DB^N_>Iwn?x@c?GpX2=*^;}rI`N?QF^zd
z{g9~oeuMpl*uN5eR&<x>E28Rq5czR2r0VgDW{UO}?JL?}beQNU(Na<Vi&^%E|B{nh
zF3LB0w5vtc_bBWZu@%JzTVXCx_5BK^KQWfOK=dNfD@4B|dY$M^qPL0uP?T>ES<iE#
zzZLzR=pRJi5&f&^KSllgzD0Su<)ZRmaZ+<d3q_-%gzK1IEQ+taeRAXK_fE*4$9%YK
zHRr2O#Es*J#2w?j*P~x~Wc&;B?>iRz0jG`>W}No`X2EV%%M5%npIP2Qpbp<jW-)1e
zorSMKt6UP^z}uU3*x&iEA?i*Dmk#RR=9x0g%C~Yhj#aamw3Uc3VWus{oSAAm<w@gP
z5pTOIi*PNDd~BEPu?UslYu@@U!mUvhab_`T{2uhyXN}U|v8)eY`N{fDN7$4>(AtLj
z_+4xklXeOsy!B;!>cgfd>*IZlDZ@G*LVcTYY?{TSU4#g4eNoiM?PLFVH)ytZ3&Jc@
zf|bjPzVO+>gH#r#alJ*<<ohKqAl678ipj^h!LV6ofzO#@3@F>>aywRU|3-SY7n_vq
z-=hd)^I9Ql*?{^uC(UBoqI#x>brbSM5sA&&Cky@<<{$o&i>Z%yz@A~Xrl5b%By+jj
zm^{mrPW-qm_~c1ZE+5T;mycErc4NU`iXRg{B0f9*@*QNsPb;)y4;^pEmd}_uYjgan
z(8ckq;){1=Sy%BVwj<JCP8+)A_&*i;C!Rf{-}5C_Xu>Ts`t7iW-f;XjP~jz3OQA0r
zzOB%&!n>bOvsj8{cJDesmD#;>d3=|3UV#&<iszQ+@34w85~t4?@Pd7aHKx}NAFPWM
zA^x-e*_J&fu){y}>&Kq~MtoJg0E~FS#>Mf$E6c>!?=A55TOMc5-@a~*c;@wo;$BYt
z_t@mDAkGBmdj{JCQ#o<x27V_^E|`gAFyn(UwS*am58!dIx^d#aV1`iO7?uhJ3o%=|
zapHK1VmZ;=$*9jEvEy>$|3Vr33uTl@;lz2yO6A0Vj<SXme;fJt<iumB%5dWJ8T!$j
z`2V0Q9!`8adg<lF>7dha;=C%^lM{avB{V1gHKZF({3UcX$%$WuEIo4K^r`3J#Ahor
z$%)Tl(ND;U{{&SeIdNVRdN}dlV{<*6_>XD2ocKG;>~iAobAwz?d^Nk~a^g3ztjme>
znTUrIryu8!&583z2A_!&kDvmV6IbKya^l}&&s<KNH#wgZCtk~q{3uSm9L;}vPJAYM
zOMk#y*wnr0+D!Tb*39)DocOccM3)oi*RF>X&*o_N$cZ1ohW;-&@q5?}mlLn%UUE6{
z!<p)G;y<J5a^iK|qW=OX&Y#10Iq~Tn3=b#%W2Wze6Tg@n;o-!2gZ4={asGIL{(#q`
z9basUCSg6CxcY5|hZFC^`aPWZy|g`?IB$TwoH!i-?28k>lIb2!oX1rPC(b9ADV+G<
z*y27p@p9Jj<>tis``#Wnadj^7aN@t`)_6E^-kSEviD#hRo;mSO7TpUcK2Pm@_ycC(
z({bYbfv}eoKZCvYaN>$?{{)=)3#{)GaN@VIJ@^A2gsV{g^5<i4;(W%H!in=?c?u_f
z4LjlG#4lzJFDK6D5h<KFZ@51%PW+$zzWXn5;+Jr&{!cjZKXD6OPMj!o3Mc+D()YoM
zcOw6((K9flRurpcN0(r{!JprYC=VyjAD^Y4-y<jfAPN~y{MW1pi{`}nIHNl!{xa(B
z&WW#P4Vn`_3~eb+ypy$PPW)oTorg8H6Cc8f6B&OLtCtgJ?<Zl6{g&-&PMp7#v$4kL
zB3wA}M%a8a<K@KJtsPkRbK>;qn;)?DbK*P{xbEp|n6n)5MG$wf_u#}aJ@vv{bU?5a
zJ`n(9OqqlgZgJB*Y-&fSYZhWFbc#=*;d~Z@Y}&Ihuai_626&qfBh+;!0%v1I#S}jE
zaI6!3T@2iy4SyE{+qIF_^-~0XsSRHj1KcDp{0!49y7vny_hJPnPGJq26K6;lUy9IP
z7QM}jD7u1W-U=2aJ7ZhR+^#IzOGWDW1n_V^rqDGVYidHQ+mB<DWwBF|3xezdhaJv)
zDbrL?x&N)xv6K_A`Y_<sbt<~ze8|lzxQMb{1yzIWFerF@>V*xOl`*;l0*$lZdN3*|
zy7{9i^O@DEpj4>f(G-p+Vkw*j=ru)mRk<f_)3KDzDp*0eRs|PPbWbZNI;c9$kwU!`
z>AySfY}Z}Xrr<1#n9*1<$`p3qww80+>9!VAZonF_+R2YI$o9yOvz1?CMOl2Rg^w<|
zaIADl*Gbfxb+@UsV<>tD97Q=r$FkLJI>;utDt_GEnq$n?c+qX$ko#%&g=uq&s`4mG
znX0mLLl^hVEN%GJf!PQHey=I5I(~!tkp{bmpKth+hmyDDLL~aI@^~@JuT4PIYxAYW
zerSBfs^-pU$5#&;$CJ%32{c}(S@9s5@bSWj&(jcj2GQ|-km6<gB*ja6BE=8ri4<1}
zUQ(P9dn3im_TqV3gWkH)9!POdkAQizp`txVah2zzN%1;Gifd4O-2VwEz8?=?TiI4u
zJU&`{<bl!Ry5^Q*pr8%a9mSQ64VCQ;&8rYu*V$a%0f)B5?X^nV5l83XNgMQU(m!p_
zc=(B>6B8Y9t^Nriagh9_lTa|}qCDy5*~OVte-e=5h}n23)^2pQw_@|-1Mw>?uBwwx
zmOVbuxn2K{z3+gJqd4E*y}Lb~%AF-k_MI)sJ{1>%izIg=W64GC;EoN3v#eqZt0Bpa
zW@EY`6q^`>2{MEhdhfl28e#|up_f2tA(Vs?NZ@;(nRo71#s-HZ|3E(PPkYb2Gw<}7
z-PP_p&!E=2f|?OI!DOu2g1<p<Z5V@T{q6eZ0w&*TQei{ikm>%<Sc0qd7P^=A*nwAR
z4rN26&beV}c4{?XJB?Mt6R)Yp4L`V>o?pk@{gnsm7HC-5<9W$Cg9JTxC*tZohT;vd
zat9GPiL(DYhT?b>O~bh>TX8<3cCr<p7%Ds|`Q*Tcq*MGqBu?ut@<^>A@yJd2hiog(
z_U&vduI7>3R=i{wbo@B~6<cxsheO-RO2HX|a|QR<itF~-V=J!PVUMl2ZihX#;<_F7
z*ovba@CJ+bN@BWTL{Po%f&XNYrwi_}71!-$Y{mJdhwV2_Q0)x>dA`Ubcw%^!pxP?{
za<j;4tq^3xUCpmV)c>jAd4k&nFBQB(@Or_U1^GpZ@zoZqz*j|9WJ{3W6PX{~sQ0Ph
z7lO2hqCdIBh(STaT}`S@`qPw(SRmL>P<?xY{{oT8vqwGJQ4kLmY!X}{xJGcD;BkVd
z2%auTs~M(qt{}g@QodMF?R^0GT9I!NyhHGQ!CwmgO7JPc-wX27GSmHo;9G*UMWX-5
zg8VW^S*@J{s@=YUIpR;#FNXIM93)sOI7W~r9n|9vwZs{M{K`kUMR2v?k%Ij0$?y{e
zPZQiI_+7T**NNUuf_DnuEBLD58-jll{7~?_Y{fJ1=*seS6Z|e)@!_I3T2MVFVqKHD
zKH)N?(nGMq|A6f{o=^AKj<cP4;Ig2Oe)y#=F}htHLj?^Oy#er`oBhUvde11A{$aoI
z7>Coup&Wp)JGSG2-n(Zz-h><5?%0kuhp?{F6v|bmMR3DP#45+hV_hMxDbS-WHQRwv
zh&$Sj-`3T#qVP9|spF2e<HfKo=9p%BDL74f>)|$W;Iy7Ydek$A3FBuZclpX)>G7U!
z(mM-o6NhQMgY>wL#2hB<40yQHn~C&TKb8+o6i;s(+>BF<lgAo-f!ZD0@%QjRu~J7-
zzf6PYt%AxEKQ+5)JHEhGUsNexzK7sO^;%4N=k2EL_#?Y%JI=KW_=_K={dTk+UxxDi
zHm;TEgZO*Q5z2HtS~6^SY4OleLyC9JBmOVij!&w5vU1%`XH<^Mu~wg2X^%Rmvi$nf
z14Y~K;CdTnFYb*-=O^sNecE2U?<EHqdvQDNz9z?`+_V>GEMqUuIB!1nG;GCFm8E#r
z0mqH&A(rBHVb%fLU@5*B_TN!uDefuw&3sylcfm@Z@s*L5X|NPeQ<mZ%-ler(>%=4e
z5!x~BeDvy1T@7lS9<>^&C_D@vUfX{y?loRJFqGhNCSV$PJxLEx@;P%LdB(vlJmOwo
z(#KQ?IQt`UZy+g(o4VMCBWw~<^l%NHH>)dp)ADeabFmMHVYph&%q32p?Zf*ZecSU9
zeuYQe!^@ws4<{GqH|@i-k-f1GUx^gs_TgoS+6}p;u7ktPBhJS;mwounD7ec$-1A2!
zsCmRaUFq)3BaQ}o4Kb8`xTg)_#y<QVWD~a!=Q6xq+J`@ZV!G_Z4^?8^K72Z({*(6M
zZy|}eefWANkl+#LN_m%kI2S~^?8E;^<%E5Bgk?$Cho3<)VIO`S<0kCG`F!cJ5C4db
zu}dED%g}o+9`PO&T|DA1P<HW%55P_ETY1FGP_%@7xN7f&eK?<RUH0KGqHDgteRvE-
zi}Q#d%t|Kg!{1=B-8|wPb?Fn3{r9jBKbXb5O$@@*f~1bywSD+pDkpfvU!$0?4?mn@
zf=7H9`!Qi3K9h}`;1TEZ_4l<8U&^EsJmR0TJ$A_>{xXY^un%9#UP{=9w=gteAO0tb
z3H$KFSfhk}cp>xsUOeJ=qKGaY@k5!ei$|PW2e|FSpJ2GlK72kicJYXlFv4vg&V{>f
z`|woiyLiO6v4vbb;{2z^Z6E#wWtV;U9h`G6`|$2e-(??uH)WT7cs1j@c*GxMGrD-h
z2QYsZkN7<dciD$?UUjk$PiBH{9`O&EquW0GC?@IV5wB$$|6TiV&O<kkIAu4FIQM;u
z+lSYo0tp^*buDq(ho`c7F8lC2Hps4c#6w6oVIMw}o$uliZ)8-LefWV)8a(1tQ93LM
z`8NCTuc+$c5kH=?i${C}E9Bx4ClQF-KD?Y+yX?b9vuNMKBmNB2bJ>S)WPabmBmNBY
z`&Rq#8BD>=BYq;MmYYZX3+CzO5$BtUPWIs^vledq@CT^j<`MU^9RDUB@gyehvJXFm
zZT9_m#Cg?;^N5q2W!LuM6Oqfmi$`2pxF_txk7CAg9&xYF_a|Ik@I3Y|O4q9aKaS03
z!N7WtU-5`@@yOaJSHW3PoR%F`@20HW-@(geAO1T;O+Mc4${yVbk2oivu@C1zEj+Y+
z_<qR1E=?zoIOhQW1J3_D(iZ#h5h&geocYb@343TddBpiva31~EF%@ke&NqGBnXcd^
z{MaKx<P2xkw&N80@b2`x8p&+LS>Qu~#XfuyvYUysU=hordBpF4OeTPW8s?#S#JR-^
z2iLdThj+KUq0y=Pq>f6Z`LwstN=@B2)r<cEed5GFhE5mwGT5I9?K1q!nIzF19W4;H
zQ&V*+w8c&ic1kqGwx?v$KQ#|F+JmuZJT0@6e$cJY4Ix9!5IxgZ*>tC8+TM^m{S4>_
zOrfdYRcSbh5@dF>`k|Ov-Ryp8I`2L9;TQ?HXsc7(hx1>4@`w{T%HhrdBo1W>Y?#C`
zt`bh@pn366{Y*lka?U2~g);za*cDcOfmhKf4{-VTIw<jVf?w-&jD&lFOT&&^lbcku
zNjdGKjgPm3(qfm7uY*zzPLpmc-0e7F=uB9T(`&Wb9dw+f1#N7;O$*+RYvEukC^cZG
zgKr&RYfhk!t&E#HX;9EjqWHxxQ(6lMOqgcpv*TI79vyz)IN10wIVR}n3r%$Rn&QFY
zJRVV7YRAR6gBKA9><buR6H1kHW*MMT`w}MOgxR>l+1i`HCv|w+M7A{2ARMB-J;Vm(
zJ##hSIOUv6I02^z9ZTGzy$Rct(^Uf|tPf?Z%}XFo9vYSHIjx;p3yd*>uEBglx%MSY
zP|o>;>B_mIJ-ROcOhTR3C2Y{Tgfo<LE@7K;&Ln83Dl!`$Wk|GtqVxz+B}U;RaONw`
z0|+d!V;yFd_EE;xI+Hnsvs8#OIj3_QPMVx2lAi+~bvT03G%8IRX)|qImjej8E0lqE
z6GYIow*t=B&P1~0ds2r^&itBIHVF@a4$Q>~#W-Oheq;yRe54k9YQipt03|{VPNigu
zqHN0HsSXZhk8=662YzpjyR^eCb2XjU%14wv<l{d+JMs}f6f^RvG$RL-c+|x@u9(P^
z=&h*7Q$V*Z*5re-74f)c9*-L4@$X|#PQLG*Q;)|(cE_ST8n-APL|$|xS|DuYyS6B2
z1}-}Ef7PUXsx~S2cyN7-8N=W2!8)FJ18&8wD!+w*e2-oEf7q@ZZ9kG$;k3~H|AT$}
zf1OTz_idbcdH%N$j=KlZ{|@u`zs2JG$74c%*a%(+_7IL2j~L3&7~ilXkLssW^~*=p
zPIlzuLpdiUo&1BcA?J7d#F2R1rr!_IhMeEf`A-PjwzCa6uTyRl@)7^E{W$;QrM>t_
z!Lfpsf_v=8b^GkYf3(m}d$`7RJG_Bu!}i!?Kd#$hkNvoAhduV=Xa~HGO5^ntm@XI*
zRIhp9KUL)Y1m_8=^*IP%EHYmjF&)0BBGOijc%0x#f_y<n|1E--2wpD8dk4es6nsqZ
zNx>HdUlsh5;D>^r34ST)!wre)(LRxwAxNtn%Dn{h1^Kmy{`&}y6RZ^6(H?x6_%{f)
z39b@6M(}vSf7TxSE{S)aAipTFd>;yaCdiL$^vA#V3U_7y-9y6F9u?3p6uG}(vEWca
zbw7dLSdk|QP7|ChIA3r_Zt;5YZxn17TrId(@K`~99b-MN7c?B<cZvL<;3I;DBm6fa
zKQH*Q;G2Tv(^Tyy_*cO%1-};b<8>wVQUr}%csG%A1fzn+E_`p1ja@h?_n6L(_Tl`}
zNB_lwO9e@(NB{5Q5~uAa^|%{2@jSt8g8XVo|9b=<7JOXrX+eHGrQS<|uL-^_XzavE
z)=52MC(bXBlxd_zj0zSC?kzZ2aHJqjI;c+~QsNZBnSyf#4;HKv^m863C9Y2pReS_1
zERlZ8qKpS-bN%`kxW`BQ*v-eY(H6KIbh6=w7(dWt>d3<{_0YxY7%FIhVLbZb4B-4O
zJ^i7fbH2Qun}dDEqXMT%n=-HAJF^`h1OH^4<v4ky?ZS4P&;IW8cEvkR8cw$!dB<B#
zp<H1H!R^lXxWb*=jyJjDz-c|y)v}^=$YJt26tX+Lp+$N;cY}WlP8Nafdkjt!2Ttov
zq{sWRIZW75@NlO$!Id8G=O(>PaGN+x;}fL!Q`3pAu+!mor#Bbru{<mvnkb%L2i#1L
zUy*ohz?Y^*PEa`*#*_DQx87%XnBen(IgB3n4WZi{ExCHVfsswu+yD=E`4+kAiz>y-
z_aNM;UW<u;5z^zBG>6HHXyyRJwnHxpPgLhydB;D5;W(d*%wf{o(RRE6<$J~`0gaw{
zb6z*3bT@g&NA9-m_>p_53>`g(`&&J5CH(NFm%%!I0C>l@R(h>hZ%Tjs_-oI>W;9>`
z-?TO0J=5Ok+0?Lot95RrRWPH{>bs?K@Um#msGP4q`|4|}zh`?}&X&ruoaRn`Hz>br
zI{E!Y`F)`Le8Y8Yd;7JBn?CINiO)Rc*_v&iGr`-(+L~Kluzgx(uVr~T#ga?Er|dD-
zzzBQ~LHrW&^=|iW9h!4c_LfR}U<$&1h8X?h<+8R8K#um-ag{lX5320B*tyotQ*L5D
z{gzd*rSbuAl~0A;iSBQo{YNxY+Upo48(bY^oZu?ohI^C84ipkR&QJ_N@RQ#_$>)rR
z<SnIp{~ikv$Ky+SoeBYG5)uSIc?7xaz)vom<kP7h@NqSjHy1y!IX@R(j&B=&u`MnJ
ziT7>%!sdJ;e7uh`uvNK}c)O&{c{}_9KIane`*0*@B1_nu-%WQNQiRPp{jC(v&VS%c
zrM}pl_rVYhK8+vPoHxSTQ(y)8qy?Mv$Cc=_yw@_pE4+;A<<k#r&QF6o<a2xz5fhE_
z9Ab2#+smgF*qpNw(qG08ZO&<3A3Pf>usNq2d1S<v!;D;V^abxkF=2DA3lIn%sKhKS
zrUhxR44ZQ;rf0-fTS-GwA5{rup`rNToiYnQTp6kAhP<Ce60|vQLfqitOkh;9so%TM
zgUz`XeL+4z!{%Izfgqm`VRNp<wBU2B&=?WZgX>tdeMQU)3MaW%js*Fv3Y&8+<^=i3
z1)Fm%My;--ehAn}Qv-LhR9nz{usNrjt)5JAdNM^a*am+|c|TP#$ev&UuBWg$XGOgQ
z$9b%jF>pNrZB^yoR@VV2nzA|PN=4n?hjdk|7Lhvb%3yP@i{cADg_6MLycaY*1%V(7
zmb9c78_Qd8l8r`X!YQ==<taHhzM&8@?ezUoG}@dmff$^JAK0AJ&1(Fb#a?AHLP{KU
z>19ZcHs>#(j2W>OE9vI05+NhjY9-xbMnXnxm6dd>NP*yNmg}};a`=;zoR7G$IoD#G
zlUzMe7sNTqO<(+uaUW2v<SEDrHdA~k_i(hLryv^a!+v}?_hKa$1}Cv`9}7OF#QwqF
z%;@ptH<dUb1FR=j(vulFqhg4tz^|nOBO#&&+ojB9L1l*dn~e8V-16WDY>#I$zEtA)
zj93GbdRCH}5PXuwcwXX8560L_FQi<e>N_*In4vFs{Q}@Am>YbN;_GQ8=yy-Sf?yqM
z^hSs?*i*15n2j7@bFQmjV`bTNF={vU!_m@hEPv>aesNH+E)42^C0yF(oUIe)!w_xG
zbxKyagpC1C@`LfP?J4ku?_)S@&b1r}&tS%|IoEPp_$RCcILUSV^f0X>X>-0AcWO^T
zR@g&**qrO|;_w-4A=sQ>sltbb`!YXplI!r1;mwp`bAGo9FAEz^a(yW&4~LjOY|gd*
zgz(LjVRNp-Cx;JWeAt{nsNzo#-^gZ!&AHZ}8O~w;usLVrpqaypOBy!khbjF9Va_Ys
zoO3F93m)-=Z6*ktbIuWO!4sbF+sqL*=f6V?Z^4UBxRFW1<~)KX^A^17gy%60*qpzv
zH2&nE{W%qMCv~7fT%Dvu77j|&Q6|T?4hmWJ_3+^Ub*a+J^yd{yiSamW6H17`9UkiH
z&rzr*GcF&Tm#HY9TrrcTuoAuPp36|X$b3{l*_<B$jj+0Q!{(d<=6Lu^)&@4`x&?jV
z9&8ZUoXdznj;y%jWAYKcZ%{Vp7c!~6Q3BeWQ(#hRM+4ZLYuO*3%9ex8`MxNfvN@;Y
zdMHb=du&fy=Slh$524{ts0y2N-p!cQ3d*oK*Zt@V4`zj6b53Pk<icB6YH*UP1@r}l
z;gKvgY|eEpCWlK{G}xTisq|)s_XZ}N<mp+hin<`o?xxMTo^Z>;>zN;H&b8bU#<QZ8
zbc&HzhaY5qusQduK6i1FcUK-K+2Juv0XF9>fwy3r9X^stz~-DudJ8VH!yhwG*qm#R
zEA8;l=mAc0?Qx?WK8Ce`&AIlt(+=N34cMG(j|c7Wc51-pT<7wHZKX^^@+_5V(;ix8
zp_H7Y<-SG^TRlEZI>(bV3m)OG5tBCO6xinT*k-UfuTt`AD}`5e3M#2wD}|lIi6nB*
z50j4eczGqr=2eF_=j_~UwJ8ZW$(gIp{}K}^V)@IE3vABmm1FZVphh<a*!6HbK2G!;
zo0HGXg%_3oWB5(s82lIxRRC~@|AjSx%{i}pww>F^PJ+$3h0@rz$LD(<;dmbVE#zK{
z@Z;D;C=zYXxmjiJ4bWd3<;prMiqo>AGtu5icN@HDbKVPDww?4Ul1V<t&Pa#YWg&hX
zpZ=|bJI{WR*<Im>5_&@YLY{=D(foZ`t}DCI9-Mc-kvQ{ziL~vjx*h@d*Es)1KQ2$Q
zukN-SdV`Tb5zhP-2(YioVmeij7vd~<96$DTnauoWaQ+mhwmH8pn|@@CcnW91UzzXq
zDvz^}G?(cWOjmwAnQsA#kc3lnlHa8C_{QiFoTwXBEIY&Q6Uu}=d3I=?Kf|7Fr=#CI
z2_tiFXY=ztHs>&?r=@%kF_0Irr`Xqvm@W45Vtt=OD|g1q9jfi_mH*f@8tV7*!FGP%
zRGRO@I$q-U?hn13AjYe5U~J?Kvd5;Gg#i81GVHE)xqtIGm1@4@vgY^rZyAR!ERdYk
zvH|fcgkRh$U;H=*)W1`PlRRC?M`aPSw7ZbV5f2@XZGG4YZgLDGeVDLs+66BxMOY<H
zWqwKrEq);cl&v^lzCcLppyN0#q<7H4|5{+mdKO@_axNrXiPLMX@paJgh!z4JbnqV-
zgrs$R3I}3pH9A-Ww{bSZ)xn~{cAP*xk9FqUg#Ik0(&<O*&vxlgPw3C?q$)xP2orI_
zyUKYGfhB}5L6?oMsyZD*A?XG<fd61VffKgg1XdHxVk!w=c<2KigZ@aI^rfuch?G;X
z<`UQmFh(ZKRnEBtb_;w7%d{_{N&6D+)V_oVm2*DfMeR#)6^+G1ZthZ|AiA>5EOD3u
zE1yFA_Q#3FA+Vv*DKpOk>MZ9G9>M8g9Rs+*>15V4)HX$+!E_?yc}NWZ^{O-pdN`js
z6Oq(`Yx@odlw5}{L$NZoo&bNW5FqF_oI~Kh&+sMaHk?Cf(7puShI0t(wC{SrY1+xU
z={8)DsK8Nbh<v3r2&@Deg`g`?%(r;zP{oaRv%9z}5svXeV1{06<&hmGX9&KIoh6q8
zP25g!_|z|dn5Fx0%QxVjvWH;&M@lfxSD61Dg7Ir?+eyyM?B;m8cXMpNx7~J<ylHhX
z3vY+Hw>OOj;>M-S!ox7PPAP+LBaE=UnS<gs;xG}1V)8KH8roWWyF|q%+gM%K({kLq
zh6di=6ccEy!Iv>`F9h|ISl=E{Hq}Y%P3>+dPqOzQ8m)Va7R2qs%XVQG-sGgJ2(2t)
ziDYG%#!*0+h3g8W_k%*|&I!kzw8IccOZkA`yP9V5Y$#Hir{=L(Uf8%Z8+))anO~vl
z$4$DVA-{EPH2N=_j_<J-AJ|ye&|C#l@g?<R+M4UyqXQeOTC10h!KZ<h!`lWnMh7mf
z`48KRe}|#CD&LS&V^Q8%-(<z=8(UVi*2Y@eTdf$mzUzLR9OVDgyyMjkwN*`cWhqNL
zVk>J~+dx%s#Xz&(Ue#V}I<&s6rmfvt0-ERLbLtPTwPMR+vP6Rm2x$Ag+vex`CZM>y
zYnoRqX+UDr_a8qkHWv)<t@Z5?k?-pIcB^e!b8CB)i$q%Hv{qXx2Bqc|?Ngd+YFDGs
zZ5UH+^-ED+66(WaRrRtZR%~fQ^OCBDP6Lp|TvJ<xp=cJd)YsM`FVv{2p}oGbR<n+;
zXj;)$Tf_0X%AyH(LoM5)YPF)jZx}xGKS56Z<1rQAxs|x<1Em$iW&j*BO{4;k>DE*`
z4^U`psjaTBtFNumtzH|eZ>npC>3Kud(za4uFWO?&tI>&Vwd{e`s-_xs*+7q}PEunL
zVauV>UW3txTpFwX`^@8McvN-sj`KeWbMVQvlfC$)1n>B`&`9gY!#(adRZ{3xU-}bX
zUiGEjE#p;!>+o85$KX1=7QZSb4zK!x?w0Wq!*zIJ8SXy3urhG_@FhZ?OM!ARPW~go
zKImjut}j3^ERV&iYH>@A)m1mPG;|i1w#WCLfVz6qmVyuV(~%x=u^|7~p?p3O1-en>
z?IN?){uRFS(TtC#s}P(lI75*C$TNJ2V7=ff!6OAX2%au@f#9Wrw3T2w_Xz%0@HN3C
zv?0U03-%Q(6`U+MTksIU<%0NZsN$b3c!{8Tp^9|h5?S%mLU!;kA@j=;ED$UetPoW1
zSE0vmW7Oy8B;rwmrwX1Yc%`7?e}&!)BEKv6H^Bh@%Vatu1Sbg25v&*7CP>B&>i<gc
zMZxz3zYt8uKe^OXc5pytzXq%p|6>Ht5abrQ)W2HrF2N@R{dk?gaGC-TNkc~*COA=W
zo?xxu3c=$Ae=2yf;7x)L3I0~_O~FqD9Sm@lzhEE1;ez~h%J2n(^@3^qYy$rtg8c+X
z2u>2L5o{G)FSt?gF2P?3z9jg*;6DU|0i9p2;6TAKf-?jU7Hkq+D|m+B1%lTLJ|Osv
z;G2Ra_^818RR|s_c(UN7f`1Y8;B7ngGX;AJ_7*G^B*h8!_7$8UI8E?C!8L-%5Ybo1
z3zDtIgFH7$`1vAVD0r#(UoY~_f_I4jFGYS#@Ymx1yvQ#L{z3fzEb_;K9^4j~zh98t
zF04;?k$VdE7XQ6O9wazK{Pz`koFFb!o$Nb#PiDP&A0S2q)!Qb>g(CMCoGmzC@L<6z
z!DWJcy~gzTF@?BBaJ}FOg6cYp@J%A0C%8@UQo$<(uNS;oP+f-+{{fMo5afM@`93H3
zlHeZ&-xcJSAnJK}T?M8Hh6L4h9R58;=2s%>k+Fz4T5w;%O2MguRf4sG#*V#3WMjvE
zgvjd!PY~qSCgyX2;AMhW3f>@ii{RaY_X~a(pE)^znZCM@0MkTH7Yqw#3+4;<6&xsN
z?1V>(Oj8x6J6_P(weKhLY{7+s#;(0a<Yj{DK819+B|FpOS2f}m!4AQn3tl03jUde!
zsDHcQLxPVA8ea3?iu{rw`9B$tMhV0}3I0X!GeLgQV|YKo!Gc2sM+@#NI8o5>n9me>
zt{}}Um|je<PVi8{!vt3d9x1p^@I=8=1UCxO{DbL|CYE@i;4cKP61-9HR>2+Z*<Tj_
z*9G4Zd|&WWL3JNTK3?8`fk}e6t$nM#xq5DaeirpYiR;lnWpCbE+b{_K8MhB||HHM1
zvm8yT4qO`4(GS144dW|;K86Y!FnaO-4_tZy69_+atvUwa7q={{TuGKSxwroE-W@V^
zcrw3AoUZ6r8HD|Ce=>&&8wU?}dh3whGK>wT$8luR<2}j5fz#T6n;Nfc<}hJ3@Gx$M
zor3WdW+HN!u*Hzw`MzCfS?i$3eCf|9tVbJ869-P~Li}G7r9%!AMx!}*dgQ+5{g&ym
z+9tgd;5KpKwC+cG)H8<(TMrL+daGUO;SnL8-WIq`9H#L!(!0fUwkwQZy4>lVg!EWH
zmXH5^n(|!)H`C*I;Bhh(YS<BSFpTFlf=2IsJWQ+<9fHxjQ`{zq+~#FQ05V@5x8ih{
z?+jOc`QNW8-=lD&dMyBTY(sh+ljdN)JczF0VLbu8a(IT}kAG2BdTe**>1r;uKEho-
zlOE%^^|qmWeC{xZ(HmScYIxLjd?&a0h*85wD*eSNYbQ>x#20;&B<j##)x&s9=48Qb
zT+iWzefj~gP@h=&>P-&?_qNszdBHj5+82WUGm|!+V;wQo9<tTiy5Qsmo=sO+8!FFP
zusjF0>I<fg>t($Xo-@wb_<Y#fWN-9YhfTE#POh}J*ypV4v8ICd=Ycbl&zx21+4{b7
zP|t`}oBcw#hqbq7OXUmUt(8{37cCgH0$Y;LS=aNNifPvUU3!i$uY5ebu#$1}t-Y<T
zJ(gGSWI8V;%?bp^Ka*5qjkZqiad<_5eQ>V5bzNj(#T?|U@;f(qYhllyR9qA}xMI2W
zx=QaoNpC8)C%~vLD7Hpf$~L}7{WtQQUpXD6cs%@BIDh=c9!FGUSlh!}#(B1vO?e@_
zuzY%D($<kvdo1>BwKlyFwl}e+R)MLjv(?Ja&d#x33Kv-4RUgk8-fyi>Z>f*xT<<RH
z(|tGUbAOk~sL|u7&3)mnk!kVz1XO+eTYD@{?PRlmFE6>)O}#hTc>lJxI|jNQ|2~_~
zcWH0o=hVd5qOLk%a<BF^vHjz4Nri>F7ndvVtN2&ZJ0da_Dlp-1!YuJtU<!Ii^*C60
zB`txnH-hxMGa{UfFzsJWtteyf-{V;2m2@xu)A8E$UmDp=uYl8xloR&-kHgb@J0_Md
znz=9CL!s;|%$fzaa|=CQMH0RNnKg7{)LFjbEWXe29)z2OZ)D~MxM75r$~*?($I0)(
z$9=!gLD`c2ipaM2VU*QBAjD#N--oxqRk;JtAv6h#0xm*8vd@2smoIEmKF8J0e_2`q
z-M>eQ{$FI$-%1^UpCxdmQ6KN{0{)*TZ-5-CLb3c8C;bfGu=ES{WdfHw#R!5Cu;tCb
zb=H4{mr=d1GVGe{zd*H%&+ogOI(Fbx_&RiZFGK4Dx~t|(?}8qS1O^BC14CD%x`C2R
zx{(JL1q4bZM_-8cc7f7VU4TI7=O}fcG)s$Vp>%Xypfp>HYEeL7Na`S!P!<}B|3#$U
zjGuksrRs(|(#1%zFfby(C842e<~=Ie)bDguH!xa6U#OhoJ|YG}XQD2FG7-~4pQG}D
zF(RgiXkQrESH!H)vq(NLR>VlCl^K<bm=l`7xD_H|Q9wIdEno+x2J(<)Xf%2?FfD~{
zw))#_gXzf>y;u|wx|G5DrLba<J)vQ^egtNTj70&d7b1iP+p5Y~6tECQJHrkf95{-p
ztM)#mE8R@}7?v#N*G=FHeS)}ws^nu;Xdt8twxkyuODziU`<QU*Cj9V}9Q;0RM1(~F
zt(YT$z>2`b5JP-<6Ihu+H#54O#a?AHLicdgr3cW3%K|qA%25n13JBcXRU&XvK;RZL
z61XTJaH~jx(8p}B+mfdOU?CiOo>|>4qFxjbxFch$$~iss4wdhexRKBotl|SHY$YrT
z2(700Q0^<}T~9$YG?D%IaBd1x^b{0^7P4_43l3Id|4?sc^my`ACF(^1fhQ#+y(l2?
zYpH-<6cE@h`Id!RnAC4FW~#X5p(oiM&txoCqFxjbcvg~{5ZcU6e_rBF51q`B{z6Ks
zD)Y?H(=6o6UCH|oYxU6ORDL~evkF}h;_hRCH$t4jSQHS7FyA+2uyIiU`<hX^sUNmO
zw~P2gfAq_t2yz(IeLobjzb~-Z6JYCv`F0?HMFBEh!VB3LSQK!-s)8^4JBDLXfR+Q{
z7&FGA04=A5k3^aQEDF%^)5CvfrLZXAOVoyo0$yW_U{Qb$FAkSd#-e}>RL@g@MFGqY
zivo1`$na;Bu_&NGg_nhUqQ3(mqSu#_^6+Dnu_!?6PYCbB35-PnI(%|?3*%!^K#__+
zJv@%hh(!Tfe`feg%2*V@#^IuXF_f_=fL6v>d=cin3SdzHr;=I}a3eFoq5#ejwJ2aK
zJ+LTXAH-CP0v_N5!J>epkhNMAa6Z$(qJT+C1B(LuK28PQNj_+~I!TEv9F(p@nfyLl
z`DfW-xH&*ws`N7bnT{Zx9*1p03Gs))LtXtj3e{xB<%9FG#mFcfEr0`96u_6>ku|75
zTA;wje8PxO*AgrWpny3Zewr<WMFF}6ec`WIe=G`+5rG_8alenrNA5>@p}<%>kc6vY
zcnk*%76njXQWrucfJFgX_J?P(<*+E=V3dxF0#fM+Ls^R5V|xIL0uDlRhM(cM!J>eR
zl&TeejZv{EK=-3B{3S9DU{L^-xhSA7ON~VVyiH)vhuIhbEDF%Im>eF@qG3@$kxFl7
z_+nrHivk{j9>>9I))I>X^n_a${xkE#q5v(ogwLiv76oW|b$B-O!=ixY$lr@AdiWkH
z{KS)fgz~_mfbmQLivm~zFBb(Ijs6T^Q2>)rivliYo>&y1J+LU?K29zy3eX-{6!17}
zfkgq@1B(K<5k>%u0<;Gf1zf_r5EcdKT(Br0^>QT7QmHoWp=B0I$w^v1#mHO~5Wu2<
zo8b|@h;52R0TkGMOW9^v6!1$WueMToRi~hm%C%D2Ih;r$_xvz`MFC&JBb!&902T$X
zbF+uBt*|J7x$68=;iDo&urv<2*nS_qa%^4()ab?l3&ZXAaiZtgoP1_3R4D(!_)X;)
zJOB=r7L50|um)HZz$+gX1-ya`16UMLt3)gcP~U<AzI#!+UTe`mj$Mo*C1X**HAtnm
z4?k<8*CJ6XT8<w(x)k#U>Ds79G8P3K3kBN_s8?hg?93~m<J=9uKnH$2r`ws2&}Tb+
z8jz>wEIad6_yn3!E)P}_tU!qK0e<{GDy2SvzzE8b$CmsWj9*C*@}EPdDSfgTVB4vG
zhvGhPsyg<zoV}^C7@eF_ltX_}ImD=pwH&_6$bXqC19RvvD#sX=wU%=jRo=m9N-4>q
zzo=YfRKB*Hv#4?{a!(nSLw`|u1WsLEtS`KUIv=8{DWh^2AUc1F>!40AP$!8xV{#ZE
zI_c;HolcVFd`+F-qY+Xnau^^wL*qJKEC&}1D?fzJNtu|#0MS_x*Fob<qRv#bcFL3-
z20-T})Zhp>Rr`f4XE{~w!N^G2FG7D&Ip3%Zww%+bawdCWc7*<-a-UI&S<ZD-DQEl5
zkI-LK-Y_cnSPm~?`E#gpV1)jn62N#@^<Ini`;0mztkWS828hl8qXW_s2MY(R{6*}C
zB@qUQ&dj(DR-uih&U&_AU4#Lm(;nAJwVZ0|?9H}0G{OMU*%H@5<D5vHFdL^S!T{(z
zj-2m+)3o0eRN)?2DXkIui^|JJ1?~4FRk)fbWo3l^qGIE1mr4cg_YqYFF_pt3^cR&v
zqk{I!f;*o(f~6cCp}(k1hBMxNBdBvO$JY7?14O66=&=0`qRt7_IU&LT(K#cogZ5iX
zofYVelnoIEh|Z019kk!isdG8o__PQEMCbQ$9kk!W)ZzUxWn+W^ww=%K?kSsPs^-7V
z`kX7XGM_IIQ_hzOm>)%(q+BR-E&pmviIhuZR^>O~3Y2oW%%A*=n99{MQ}WkwY+P^V
z1g|N}@zPASbSA0~cmCr{?6z$Bqu5kA&8VQij;6|9tl8b!^cR)ujLHbhxqvEbICvh&
zroX5>V^n@^IS*2WZ^Kd^$)>-kd=97TFMJ?!-lER^tjn*m86Y}2c-f_N?txA!g#2vw
z#nagg5S?<PlZ5NVVCwKnnDT5k14O6B=)4lLoH^9VVO}q0GeC4sGCKEkv7A-ZS;R8G
zmdyasxdKkre(3hCRN0@&ypv6TQF+p+px5uF$}yZZf6k^qdVL<t_7`_keQhE%;}*aO
zPjg6qo=tyAGav7rRJI>jPFJ||zhEo;Bb)xBQVFMOsaMca!yx3I!JIsHHbX>dd0YvX
z-vg=icPb^>*$fe-GmO$bXwS7&dXAM$v$Gk3yC;{YrDWLBF1gpTEZuCmtmg7THl@1}
z)m8R&lj7ICE$1nw_%4-t+7X5zMN(I#WE)XkS-Rtmu&NK^I1qBH*p9vJ2tyEO5T{5q
zF7nNKN}(;2BzH55+{cy~l=}>oi)@)Dx%r%Wd)YFFa`$J22H7%Ea=TG^u<gFzTof<O
zSj*YO(%i^S8iM?EX|87BhQ@2nYvZ#BQJwZRraz<X!zd%|2m{d8)cMlrthJo?sB;a=
zJ<5(SKy;#*I=Us$X<Z=XX0X%7*b#<^(!{tDx_>B@X0VR?+7X6`(xGuBjPQk28p`a(
z*%5|_(&=#}bpO#*3bWkf?Fd6e>BhJc+T-U`x}8^^Np^%G=$(n|;K`<U)F^lhA*MZ^
zWt1y;)tGKa7=UznKTgdO9kj=n)X8SDGwcWhM5h?eczg7Qkoy>wX4w&jh|;{c653+|
zmC(nyZQBush|=M4CA3F9m7Zad=Gzg5h*C#f3GHzjmAay!DF@gQhKSOGaV50J4OF^|
zgXkbT!Vt8_dN%Z;P9yv?gsApFl(!g#OQTb2><9xS-E0u?7@btOb2oFCFS8>IfDWGl
z%i&b*fd^7&FqP&}snO11h$K|&R+>wt=^U|#*%5|7iKB6YTWJlI?q)Zxup<ny?E<?6
zTJ{h>h8CVrF==_&U*Tg*A-_u7LzDURIu@Rza2Ae17WS}I8^g63@^bq9oqofW-$ux%
z;q1d5rtOg`?p=_tqu;O4e)g!eTi_mn?8u4G=Xm9pML)g<smIy3uEerOtEjg_<a@Ke
zb*1nMvLt-e{XM;EsFgu4k_n{X>{~;vZuA-kaWKw)6Phf0AC(s0NB5mj2T`T79HG@X
z`}~5XFH3$Mu^xcTPx}2?ecE8CpZ;*z2ZWx7Ur{iO<+m76{19#JMYVUS#-GorRv%I-
z4r<SD(U!IM-WUO%^F6(67Rx(ewdLvXsLY`K{ny^=eV6=Z+ovS6?Ngxhwol2Ow|z=+
zZ{viSX|{bzGuu7|J8%0Ga_iH^sf*tB>HoL=o>cRoAM@RdYW4Enf^S)u3)&&GVs}cW
zthepsPD1?p?qpqVKet~FCQ1KXy9BTQZylG)wZ98e7p5Md79tlpR*6Y`ubt>%2oAyu
zW4*SRdu{Q%$N-d#D}iNwG6yQIG(7djQ@GgBokheLr@N5I>x0)iYCD`e9<$+rU3dsb
zD(74RBXDb_nH>;19lao7(Jg^WSl>ChQ#gbuPHYcF5S8h0c0TZtlJS^r3ckgzuqGAe
zj4bS+T%-Kj<9?J|aHe5HrFLslAFWBBcAQvNN%)Gh*jhkfo*|YUe?}V`t^*JKDi<uo
zW#X)`qmu40b@wy=q(1T5BUv0KUcg$h&QAH-?%83Yvuu<4;2o3lHK_!3D#lx-fgcu?
z-*)z+!<tLb#b0PNfOrmL;&n=Y4pU?luXX0FYw3`NodADxc=v-VO{F=XKs6ss>Uzg(
z;Zv&gUx`ztMF%tI2r`X_fNR&9R55*cr~*%iVv=>{1b@4g(?MYYPILg_Xyu$sU^+@|
z4b*gW`Q@i+^Lbj_Tx@#?PA(K~0<Oo|1@2D+MW0wjf#_#Ng*hFY;mMOq#7l7Yw?6R|
z4f(97*ZxrX#9vebz{1-=QGOb483@QxspNP33EDjU*4$0Ld7FH6`%sc}3(<@+63g%4
zoA;SG{npG)zFC`mbkD~bv``jkNO9`m#Z$E)9c;y--6+qkYgxXIJE6|g6o~F;aDKBu
zD5)I0t?`cLw`Onh&Do^8QiYkD*p4AN2*p&ukx=HaaUX7(@6o*K8{W6?5jDQKslBzi
zp`o_5az#^hJC--K$!eu3P1Ox6YHF?O(TiGIo0qm$HAd^|8*1C4{a241UbMT5Y+;Ty
zu&KGJb|4oMEUMROE^4f*URK}qpGmuIP20a%=7#zui<VYbFX~+Ok%LMHm6#g*i#c>o
zSy~0$Bdv{CvDFl-Zf=VmHl$>bS`JLl#;W#ZgO+gs#A<5ms#Y|#$J*Dl)V9G7&p=%A
zgSB4}(CJ)-rd@Fr_(B5_;g2goYi+GjmUMAvV=mRrjaaM}Yp=q(GbYX9h41FH6UAT}
zjy0~CJk%Otta#07;v&~>PL{umlQIaafmcPHZd~zedk>3p?eCyy-adIww>-z+%juR6
z*vCol>-dYDZc(RaAE?!raoKE_Xl5oB(MAyYa4sdz%gW4hdiw1_PJrTIgk?DX0Zxv0
z)gUCB9Cf-DV3{$O+cGrS?`^ZW4mlW&Iyt?|oIrGt(;KnMoZeWROQkWHPB)|xsCDuN
zJNry^2Gu#^raFPCPJfk$TRD4-6X4?A!I@4rqbx`y<yBipb#Vrcbqb@-z%u@ZqCSt)
z%kO>IhZW7;oB}NP9T;^6<T?3e&VXptXQRM(9l_<qt5Ft~J&nzTq|lIAnXIN0sB?NE
zP}kM(Pj_<i*<xMush8*EuozJkL+Siys#G|Z#n!blRk~@HRZ8<dj4EMavkmif+vaGk
ztEz5qZf%=2q$D=1q?Ds+Tz&iO+LdZ8;#>}>lG2eo^Tzt2_@YC-bJhX1^-Gtvx5Y|}
zhwe1S(Be_Uv6QYU#&wXfs@A1#R{N^@nwo~%@y)e$v6AA_p`1KeFo_~HF2Ur$l1VI?
zLuzh4CLcSjWSCwfi3O2dl-FrBwOgC1Vm;)Nx;C}IQ?1I|S#@G{^{cUjPnQu(_}bO7
zUsnsM=5eRoT36Q|V=L$-qb}81CBwd<U4p91>QhvywhC(j8<(_VA*NJw{OCpV+OSM@
zQFTKVmO&SnEUIg6T|Q*d_!)Di%!v)txM;$hnTuw&HXmAB-QKon()jV68U`iS&C-q)
zsCY<owJnQT*MjcGdayd&C~(DSUS3~|D@s)Z8-E=7--?Z^U&@uJllGez9bYmcs;-;S
z(&CblC8Z@pqWxj1TU*suTNFJA*Vut02QI;4#_DC!*4mZzTwNP29X^7)&0raKb<2t|
z)mY|QyLw<_G354TD;k#o|F743w=b)0uj;&pcPF>a!QZ@kqlemXt+rN}f#7aTJpkEY
z@omQ3!D<MhBh(_}>gE+_QB`mKtA^E1X4!CzQnl!K=WEPmZgHA&KB8D9!<hlslVW~I
zd0|cDQdIL$tuIzTou){vstwN!W_@t1t#ZoriI{jbZB|_?t_YTUG)tcDIu6H7<qV9m
zfpke?Dham|3MyK4HMlc3#xMZuS9cnhh^o@T`r5YI9fz#C7`PKuGfvgY)Do>cvSd`L
zyVjkqV(J3cDMytC8@sl#wsmQ3Q}voo!Hn&$J2FriRyWkQ#10!iB-Y-nisdSRTpwp+
z6>y8nZx&hx&4M;U2eD7vYO5_3SBq<Es@7m#a1*vGt8c2=F?-b@?pl`)lSU%jfT^jj
zHm@kH?aiyI+vF;;lYu1{HkNXSR6EJ4U8v-$y{>vJwz8^Wh5K5;o^Kh}`RdIPfhpn6
zLiNACp0kuFtGT2%;<jQgd}xB&)#I(|Woi{Wm))!8!TR@D9Ug4eWs+4iarH9#V$%?u
z5o!pibmkaub^XN}Y&=t;7u=;%6AcUM(fG|v+7eg5PD-lJW7Q4KZMXr&+G^_Yn1;3c
z?sQbQpmwhILdQ$LsOLJY*sp4AtWrz);nGX}<Lmw1Y4MVwC&Ch3U~!4YlU_qTs0m_?
zyb8r)^QJd9Ed|O%YFk-fW8ryI4L2QeRkdnj(@K2chrXGe<~m=YuJfqack(0bWF+l4
z^K>I|fNLIwokTH%Z+NGs(_@V{W_RP6j&%8{Yh9d_!4<%kmU*}1;|luaTkh|PGLzjw
zHISO8s#}D(;hR0fK`d+z@e5wdocgBuRSkyTA<-LD7Osaxvt!C6h#%r(VAn0Cp046N
z5bd>%E$+6`qs(1SUPzhoZWBhdjBjpJ#W!P05l6V282zDJ>wA$&xC@7iswy3->;5n4
zn`1&heJyENt{&D<A-RGoLW|{{^x6BW9XsFFn$)CTg>jFl_|@bsHEqqYWw=wSIl*g!
zV!`P2+^DWUuB$q41p4;2t2?%SvRqo*jyA95Lm;}nrsiA5p1Sh1DGG_Dyr9OXv!N&1
z^>AQm+%2kRkS=1IN^2)k`NY}Qj;q4*SVNV%mMn2yM|TpzOjb_Jodm1w)L7sZs!2V+
zlcl7#CaN#q>fh7EWr+*}ddzp~B6l_PBR}SbG`yM9u6rp5wb{inKArgJ54sjZwDQlh
zbL^ygQhQ!L40ngSsH(+P;E$8gBMol?cE#tx*H4}JJSHaiJSK)_S`~XEvLcnR>^wM~
z;d2Jgu>5IBGm`DDzAU?&9mW!Z9(GT=mwMv>mH2^oW%0vjee`u)fWymou&%=^FUpLU
zm+wei2iL0L6R7L(srTz#2dj_7D>lkryry#>KLmb{9<BnxoWbggldZr$AfLzZ9l|*i
z-4{)~S^~#MA^v?7nvVuNBJ8M?n1sA3C~`~kcx*)4#9s=&F8Hya9|d9fIKd@?n+2~I
zykGElf@&QyKGCwZxelIVjq5>S%AgRRN)@v19t8Fw!h&aj_zw|Oyda1-R^%CivjrCm
z)(W->t`<B&@D#yw1TPi5QjlxZSiVOEe=GQ!;0J<#6=b_mpRe=PI#<C$!O?=1f(?Rd
zojBs1BJ$aSR|&$*N2N#mFQ&U)@O{C*3#MXhFnp}wbisoJ4;5S^c#`1Rf|m&1B>14<
zGlH)Rek5pP+A+Tj!BW9;!Tkjf5o{Dx`)?thTBi(D>ym*_N;tpkGTkh}QbDdrqW?_6
zm|&COQG&M#J|g%>!A}Hzct^@~G6nMmO9Yn-9xk{+kXCVwce&v0f{zJ4FZizD7lJ7m
z@Ql|}a4*5pf>Q+#6g*Urdk!$(20_}*Q@&D=mJ*bo6g&(z2b7N%JXP>K!7BwH6?|6k
zEkUjvVElZTTo6kI#|h3BTq4*ixL$Ch;Dv(M3*ImI8^JdOKN0lfTEP5hB}wcrI7)D;
z;AX)~1YZ;UvtSy&oiqLd!KH$$1=k85CwR8t&jf!i_zS^n1@94jO7IVY9}4!uw_fI3
zAy^}LqTuC%PYQl4*d5n6#^cH+;vs^^2wo(}^=u4(R}cmRN-h<gFL=1%`GWTez9E=|
zG?>m_g8K=!3T_s>UGQbWKM8&z7=W1})9Ef)C|D|3F1VlIVS;A~-Xi$C;8%kAxY04)
zO2I<~PZPXO@EO6^1s&W#7_YzJbiu;}Hw#`Yc%$G0f^Q3cCYXbJ8`IlcaJ1kQ!3Ba#
z1y>3lFL=4&ZGtZelAE0A_7$8a*dq8-!P^BN6?|VX1NTnGA1-*1;5xyJ1s@Z9PVgUs
zdAPwcex=}Y!7~K630_9Twd+d3Yl#@^w@dg#B0nnlr1(E4@=JoRi~su~e<b*+_}kre
zx{hE95#{S9au2~?;$I~4K*2J>a>4xt=LjwltP@-zxJK}7!L5SZh{*p6k*^WFm5BDZ
zOYlCyrzHHhg0G1G8-i~O{#C+17yO!te0VTj+?Et#dMm`RRu~afpN64VC~|*6_51_>
z@gh$Z+)r?xAPp6mPqSc~;NgNt3vLwLEXWlwjCX+`P0T3YC-{`$Zw22Jd`Iw0K|ahg
zo_an4rto<Mm?3EPm8H2F{r3^%^Ce~Vyab#j@;pJBvN7E3AA5|*#|x_GD1>hnnRaf}
zzgzGjLA7BP{9hLNb-{N8)pHiYKNa~4L0ZHyy{>{i1ak#x9>?%eg5v}$1$X4lp|KqG
z4L{D2BCiuXQScPOje?s6X;{bj4-5WUkn2?G|F)pvz4@!ip9}Wo^B45?5*#i#T5v~R
zo5kW^Be+WN2*Kk7PZA_g1=GJnP%UYN{J6+8`D6G8g6cUCax$OWfOyQo+HV?OXc?gV
z&HR}m^}yxM^5C9g=Fj)%nQ?uq|FLgyiZ;o{iJ=?+Z+9r%?gP!Ijy(KQ58a@S9rYN-
zqaRLm$9L)#Lubc)-KH$;KOO^c;!(~j$I0UiWV{TB%cZ(TQjhuZI%moNr^WwsdctJX
z944$19`5u$M|uHxFg=bXliqx|O&mC_I{X8=!8C>|jAe1_eTW9-#)RfDVKwk@=WFc?
z^DZ<d^QFJZcNN?w4xCmnYFYS;A0~{~Yj=9Z6?zUZJv>Ur)7t>Ii36uKFsk+F=3&B4
zfZLs3xhp+9D#p`0&lLwwYfKcT$UCX;7KFLen~C(;Pb?p%VLZLd;AR;(9(Y_<2wN;>
zC<nuM-XLi7dX?^+Yvx|j1E}LH=#?1(Xo`9#-0t!%K>2tLVfpZA6))ef;6^vK0MxM^
z>2XY&gJt7EbPW&d@6e;|8HZq3oXnT$Gfy*z;IyV={EeqW4wD`pJ3HwutH2)9MhR&2
z2A7r$i@J_D*GzFVia#9sx1_ju`0(M;XvxUpp+lAbcXQ30HBM#d=(+w)u9*#$$6tHs
z6mX$zRD3LXzWA=A>k6{{=T+8Bh$<h3+Bw>NQr@EuWvzR!^FT0Soul|-jK;J|^4Gi&
zoHz9xSjUsO#)n->r&VsXIu<b9uOibb7v%h8!8+^M1w}dKmG&l;{yE1~>b+1WPoX@e
z^4QABlI{Y9d8#ZGQ;a`WWJ(PC9L5-};@LSmmgcb0agM1RGDW97#g$T#O3!=lsGRi0
z_7<j4QR$c6Rr{&5TscUpI=$!=lXFpyiBX|a?jdFPW^P@l7)`ymt4>Mwm_^HbR0*v9
z-tDIC=U`XY&O5qRr4HYRJ^DhIDVP%F<y$b=^_UfYm}*=BPc<V;^}YVVn%;pJwAj`)
zm_|^nDc<dTH4x{AnTwI_Rd?q&Kg>WVD}ESHoFC>8XkoioayEbmW&u+OBwdEIcc6ng
z8eU$ZgXzhXg%0Kt6v#^sPOqke0qx62xU6`)LI-=n{tm%@-;4N7A|a>k-H0M!FIY}r
zMf-xiVCfEUAu{)Z-2@?-d%<!?u$0$Of9wVO1w7UMiP#I4{(7PRD7ez7Pudsf=gC!&
zLw!(A>;-!&yvf}01fEE+7px)&E&%NdS2SZUSVr|e%EYh9ehjLleK`hxXvtFg((OGH
zje)&jc>~b2FW3u~8_0#`B2nxGOE>b6y<l~YzECkLg1un17zmw=c1SAC(qdYOD{!zE
ztQO5)u!;h*fV3~?Aj#C9;HMjgfvOwwJ_0FnFWAfB7wW>iM<we7tk4{$H(Eqr$VYJ>
z5d)zSs0;RjHJQJS%408B$vi|J9qa|GMNRvXG*-k&D8h`&Ma&6tDHZmD)yi?&7wiSg
z=hBdqhR|s#>KPTS&b8s#3zi~D0z$0}-Y<m}gN*;Ga6iFbuv#YV%Nm4`&{$O&v@c^(
zG_@Bj*%@_vAJUa>_Gv$sEaulm(X=nv3-&-2s%c-a7c3h~XkVCcDrp>fN)F(0fB@Q;
zF}OE#FIdtuhK^v5ugsvE86D4JuQC~-dq!|5Jb_T|1<Q3~vKOpGkiB4~V6qpimNe}P
z_JW<N24-65F=o}7_9f|#j8>JirhQ4eQ%13-eZgL^Y$Zecg1umGM(>jLWpDQ5!?~O*
zq<tx5<31Mjb1E0~4+WUf<H>nSjPC`jGm7s8t1A%S3s#r8EVK`k`b~zSJ}xK^ox}Ec
zCPOhG7sU61)k#eVHL%m4moiTe&A<&7d%?c0>N_)ZD+~E@*WqY1(!Ox*Zqn;%jjBeP
z_9f|!5N9xHU;e<1-ju;c+7}jxQM;)hwnI0*kMBl*^h*VT90qmoftY$PShkL$ec@iP
z)I*Pk$FVU$`*MzI4Nd#Py<oK*2=B!TgZ4$sY2kdN$-Q88{Pgg>tQ2TpNMb|Umn)GS
z_kz{o#o>QoG;uH3w^jJia2MtW+7}%@GR&8_+za*#6<!u5|5p-dU-YG<JbW7ZpL@Y-
z{R!dMm_KM=bok`(F^mt|7cB5V{?o(#*^Hol(fTvPeEG?}VAaP8(7qH<2JOpLD!&C`
z&MWQ(%c-PjU-&kgd%<#!DB70_dVuzYs{j@4%W13<XkX?cYeoBV9Mb^pOE0CNXkR!L
zbSJ%l=&nvuA`6F3Itd--_uUDFEc?&&L4qz-dYS%wODQoPhiyU$@kz_AXkIu9)npdh
zmq|v(d?vXT_kty}M`Qvjp!R~@1dXt|c7yhX0!PGUY$4FT=oa*anKk!<l@Wm)S#iIQ
z$wy8=dTKA&mzfla3%D071txV0FbT9TTK0#t*>XG5zWf<VQf$2!Y$=*E+>r)V(7y0)
z#-y%f)MGtebwB#T_aI~L1xsbpzVIbF_k!hZg0wGFm^El$bS)-_`SO{2!5**D)3h(#
z3${ZQbwRinYYEyHJ>iyxZ)1L-ebKU}ec@iPT3#LIf;a93I}Z8BX<w2+`!ZX3fc7QC
z6hQmJ62xg=xECywP_!@8m?vmov<GNkmU3`|_C<Su_T@&_0<<sM1GFzeMgi@M_5ke*
z*FAGDSe?rgpnW+8$+J|dO+ouYnT1j^XkREVF|yeU_9yTNFJqg6_Jso5oG<FR7wpfJ
z4B8i76e*~rK>NbZ;Y1Qy?*;obJhFM!;a;%p-0W<&6=+|WtIq#*6A830J&+4%U+9%%
z^D>}DHwGBLkNAC@=s7kgpP360xcxpqep5LH2f?8V0D6{1tO00Wc;&+)+=q|?_kt}`
zA|Av}L9u#GMaO8q7j6Q}uPeRZh2q*MN4Vj8*&7oE34R1GZUQ?8THt%(HsT=D%RCo~
z&S~%qkjNz&d@r}qXB&NnPzMw*MfABIK7Jp6Q?G~o0vvg4HB!9r@h|^p$OjZJ48WpX
zezN%rr>akH%OMrJp?IOcsN|srN(C#4xi;KTywG1%)Es9{Yq30>Do<nNfZ~PzqOufD
zmCDzaa{yINKn|dIp}(k{0;eu7mRlT7oy}-UP`ofebgqf(pibvg=W*6)Ob!D?=QnX3
ztf{`AI=@HJK=Hx=(fKT{gT>i@q|Rq7^28hlhz`jhba~J?DG>5QXl+ouFaSDNp$7ZH
zsj3A&hCx)h7@Z4>7y64zl~EaNIkTw3-Mm5ZLVr;?&ZxvJr=2Q)WX0!4=r1ay?o%1v
zV>xG2<!@9uFhYM(c^pnv-nD2ya^~gt#DD_D3j;*w1EWKVl9#DN>M~HgFhF!NF-LU0
zK~X~60z>h_0MQu{*8x{WU+R2-Yau9J7$7<a#dXj)Q>pV0Tt7hZ!T{)OMb1aVY1*%e
zDx=vrtr7Z*$^}LR?RO?sgyMz%qVk|oLHpfEm5<p`hezlyDsLGTwBNH-AptTdUg$3>
zsrcLwZ@(|7Q_ePCA7Oy#3^qD!zg`gXv4E8nFANYJZmt?{zj4$lN8^Ixg#n_oDz1a}
ztE0~49HXa27$7=Z<2q=+4b-V)e{PI0AVKk>r)vI{tk1bQdRFFN!cv_t6EOch=6|8g
zwR{q>f#OBas{BRllgnlP<S%0?SIbPvpU<&zy_pldrVPTnD%D@0c<BXq{$?h2TQ>bs
zY^uyMD(J5Ys_ey@-JMN;QE4|SBP^$eDr4AR4`kC{RL(XkzXm-JRWg~%BiZy9l{?^6
z?F`!w=W^=sV>&2a7$7>Y7@d2d^CWdR*+KEb0MYT{J(Nl(3D=8{sq-o8{cJV^M5mw8
zA;n8~2>EHu>&0vah|V;lLyDKt)LFzbzn0Aa(P@HHwI90u5UPx2GVf&5UsTRCD(LlN
zsIruols{+FAHB{+)1Y{9HP!tlLNjgwjIf%W|9Lk3CCxXD$_JM7TdF+75%G^~`in|3
z-ms}wcm*x>Is9`EVosoVVTdRViYwvrn+qZLVJd;*g(0Fe$0(8FWgL|rWhFuJ!Vugk
z|Hftk#fxs2T+(5Y;zeIpbKmEM7!)tAt1LfC>lxJ>1Yt~(w4J1QVF*&h(qcvNqD6IO
zdCnc@5yqLsb_B%>LlEZ~wh|~_L{zjEpm@<Yq}&r&WKg{5TbL%?0L6>G&BQ5Q^c;#)
zyy%-p?j1}S6fds(4L^hH8jQ7^`4Dmsq!K7z7=qHA#lnH&MQY7!<GBb?W94g1e@6L$
zlM@s#3_x2`=We63)^e_<P6x{kiWdfm&L7~^d85;wrqWv+-=KJ5h$saxzqAs%|1&Dh
zz_So3UKk=u1LH~<;W-d;3z;1#UKk=uv*SwW{t7C+z;c7)g(0G}Dz1d~sH4)+R072d
zL(m?B*ukK9(Y>SYwU;Brw8y!OLVi0^yf6Ui@_ziJ(LsCMO`TV$1Bw?0h|XW&jJL<@
zR631$gW`oDq7=z8N@$NH2)P)visFSKqBJJ1g!ULfB~k&B;)Nliv?Q*C_LxPb&)L_Y
zcwvYrofua_d#t3=W=;c8yf6gqK|3N+ytqdA?Fdorfhd<V%2%ugC|(#K>AvjJd6GJO
z>LA4n1E9laKrc)URD0kV)cKf7Q7VDrg&~qqf45Q?LN5OqBE<_spv2KQ!>v?CrAyh3
zpm<>jDPFEZt?a4%$c;V3)h}dC?=mgOCs(|PRePxw79e?hdY1>`R|UU=a2E2h-JYTR
zPJ_GwXP@WL;`aV3?sbr_!r2$=zU=+8nB21ve@(SZnDNZCOW@8$zCCdE*<1N#(Qho|
zeQ+wqmsu*c!ys~ZGR62ZD}$+>5Aj@j)qwG3RyTUx2k|cD1;&?IJ?QlZh`5Mq#+TVD
zEgxSoE6SJIDxofX@qn|>>8#Nlr9%ps@$`EDZD!BOWKzFCk6w%u9(x#C@O~*1{2{51
zrVF8^P*`YT6nhB&OO7aw)PzP4;gNv`BlHv+8WFSI@$s);H@jaN)pCU!MWw6hReJf5
z_r9sAsZ%l&srT*=UX>g?Dn^w9_rkpI!O(({{cq!EK^v$80}0dln;a^*vD3eh$O#Dd
zNEN~LgHOBoo;H)9RT7)iC$w;jfYL0&wMfUd4kS<?^ce{??b0dEcBMGit+EorNjQ-y
zVT($nlLoa((2|D}S_E1+gKLDqi$;KC72veU>7YcjAMInq2SWUq57$DRC?(-M<)lj;
z$XS_q(<5NDt<&r$MloQm5g)CMUz;&D;Oq_u*jEVI$~lXmo8|zcZsS2Ep}c^~(!$e?
zipT49sm!N}PGp|Zpy@snISVI9Nv415E9%{m&|6^i46=&n<3zg=o>b0-Q6!v?6TXDm
z%E`u2hfmeZNZ`nmni?PG&vYZ!UyE>kS~nJrpYw@R)Qg=EDC(8pVRDU-lH?Qg0u*@_
z>_y%Yt0+IGgN3<3rLm(%a?vNr)L`g?ID0Y;RnbH$Mu*|Q#M#$E995X|@?K2PUzFcD
zN)EH_pe~zWcl1-C|0#6&0ZcKOxayGKL0>j|=MWTJbq0ICXQ$S&i+ZU7p^4Bw3}+v7
z)=BE5WBLef=&)JyUHR)aWY<l``ArSo0y!NFor<%NZ5VGKB<B?6yOY$dLro5a@788L
zkA&vYIMD(Q(>DE^-$7pv+s+~Al1_7RDq3&`PK-eUF9Vp-_*F*^et8+w#sbQrW{Y-x
zQ+^ds0^gVIWe>lL=BD}2^SkI>zzwfXr`0xk+g*&BZ}7Wd7-0RK@VlU!x$Y3$EO5p7
zUEq%MyWoms_+8*F{4ThJasAJ?v%TPn5U*<u+sm&kL-*3%vHjjvHknt}YmyhZ1{L=L
zISF`5NYmo@i^0(Xeg6z62uvld%UFbg3nrxm?uE)595Gp?PD&0u6l)A(f)6EY6v<<{
zffptUE|-xAEI>>Uw&XefGN;=Z$G<ltfGq`dDc$@*$3MjBR^<5mIKg7lq@Wa;NInCk
zFL?hPj5@jCNtx=Tk8yI!ob)(_O4QkVkduSos8dqr<h7F?20AQqj=zhdfyo-{WS2Q<
zWvFQid0JM+d0MhqPbU*)AvH{1rjv>MoZxQf*sn}w3d$LksVP_ivsSDwI&1&FPIkOm
z(W(bJA!KVWi{iWW9-0+5nT)Km+(WbSzelrTI8)rKX1Rb|FHGM<l@ezTi2ZL<rMMQ+
z3q^x#IXBjN$0<>iV-Fe1zk>`#KcLKMUeQ`zJNUaOj`Smo=_W(FA^a)s<;GmWZ&v23
z)&KwB@~PCR)&ViV9$J;o<Zy;Hfs}8WzY4S}d&pG&56D#9w^>C_@dG1I*$KtQ9>$b5
zFf;67Olhi#DK4{EOw-Ab<)^K-7OXt@Z&(rOG&NQ=Ak2!bAYG0Hro++E{^TW`+uYpH
z76mn8w4${!I<av{E$C5eqTocVu5D`rk!5t`Kr$8%JZ$K|#;QY`TZ_IgjUoQ2#uues
za;ESV=&m?Z#)U@y;5k!BcB~J)cyJv*7S0q?WPTGEW&|MRaXZNS?I82JoH?jpZv-G^
zzSA=Y<zsQOx!C9AXxU@}fehct3!%;&Ep_B*F@!C3)r~ER)J-w!#Og}x508h{m)6DI
zb!{t_B!toxF0~b%^n`UP&Jv@Dmkc=^h3+UKd0qH1A_ZTHiiug4HI#^toMl8PO&~&#
zuQ*e}!W$FO#NZ6)%X=bUf)g(i{i}&Ru-An6-zollZO!zyOZe|3{6+D9L*#cQ{6q2Q
zOKQerqcdH8dZnBua)gNd`68L&B;;mzsmP-xyj=YGf|%iRCHz3a#p1t=i1eDozg_(K
zLYVQ66aNh&pCK|otFk@s1$wY%kT2pq_&Cbz2G@bZW<w#GSRsmP{U`Wu4wv+g5#;wM
z=D%5RtKg-Aw+ga<sQ0)a*QQbagWv~(UkYZho(Sj1XySN5zI>;=M3C)Bne9eAO_1$H
z`BK3L1%D&>x?p#_I;CELV5wk*;7q}oV3Xicf~N{@738KQOz$?qM+AQ_sMb#-JQ*)u
zsTUSh>!u+O6M2GQo8UUZ(*-XUd{I!XduF=0#4_E8U_Zg(f)fSj3Z5a@A$XVI6N0o&
zVS4Wh{!K7|*TwW7Cpb&6O7JkjV+79>yg=|e!TSWC5`0bYBS9Mjo%v)4<_VSvRtU}#
ztP*S$JXY{5LGJF!^d`fIfH+UETCh#<Six<AR}0=P_@v<91e0NZ!t{Cw7730LoFceT
zuwHPD;K_pL2wpCDhu{-}FA4rx@N2<zTnm_go?xTkQG#6H!f;w)6aOH{4Ld3CE4aVl
zTtUNs(<pMA;2J@$lwthS1uqc1LGU#}AHMxlub&|8z9}~fo+)^f;B$gpvO>K)T<C}s
z1eXeO=P~+UCHR!!CxSF+XE-;(B~}R@CwQsgV}kDsW<Zzv!vq%!9wm5z;5CAG2|h0P
zoZwr6p9p$kKgo161cwS9Ab7ao&jjxid{ZzP4*`rnP;i!DyWrV^7YjZj_?}=F+$b1-
zsNh1uWrC{&PY}F9@OHsh1ph4f55Y9tyO?ga;9i2G1SbnN3LYuAP4Gd%cLYPY*D<{z
zf(rzX5<FG#TES-o|0dWA&m4?DUT~S<PXx~syjSoI!DQS(8E=r_9KmWq#dm{iQ!`~?
z8xdoi8+I|?aU!22_!IHpBJz2H7l^;&$3c9<k8_jw-z$0#3jRj$S-}^H$nPzY-xK^$
z{J#|WYrznnIatoFf_Z{{1cwTa6r3bDP4G~`Cc!o$@;_SS^@1mg|3;BF3*xrkiDv`T
zQ^^>X3i0TtP<_-!yB3PvUy#p@Z0~ZxNrKY^s|0HW8w6VfR|y^=c$(lw!E*$ECU~9T
zO@e&RWd8RG(r}LQ3xcl;{!#FK!H)zDe~p*V9f+r%Yk+wo^SP4#0|aSsM_E1h0B4D8
zcxz~V$M6+`G&P{SPVhuQ#Rmv~n&vV5Lcw1MUL|;+py9LO{~y%fE=Z$2%5Mq&Rq%5`
zTI?}AQ?REXSvu+8N3ck+Sa7Hyt^26ARPcDglLapoRL@t?dsO6K3BE6=cm)xj%jY6s
zp5P3@S%OOimkS;vc)Xx`zCwJ(FUb7F|5t)L^2`MJTm-!g!F>eB3f2oY3LYzXq9839
z8UHH58wGC_#A6GVzU%)1smFteV1@rV-WvW_HwgPN463PJvSKM{zU!JTaaS!_f*l#$
zp?s0zQm(?D0ZVJKSx_SWH+>qo$&aK65@Bl)x0u21GwxW}DWDNb6|-jys%md<tzWXD
z9m)O^M>cdZRMr1Yj5d@%t^>nI9eMbr9=cf_JL)lvM?akCj_=efhR%-pa&DP}{l{Yf
zPCSxX<v4j1B4hrqh|8zyW9l)#sW@HH(fKemqmmpZtP-+2y;Fzb9)kp^%CTh9n-8~%
z1E+N!F2n;&W4OYWx!lxyq$fC{OyON&HE_H0E!!7$LSr&t`kQ=tJ$C1NdT+~$!p|Hg
zjGgRG@5l;02bdln4ddx;fZN1@)4B%f@!nz%6LtbT-07X_N)L~I@$}Av+r(iS_aMDD
z%%E_EZGqdJ-g!um{lxO&ku9FyWpFb+jt3q;FTguJW+(^4c-|mr^xlADrRWfh-o4_c
zACE;PyT@B|QAMKt@Te3o->=|C^;(z~k1a@#W6~VVmj}@`Jgf(ycP~8g3g=sSYmOUY
zS=*pv4wGI6JY3Cc-B__J-kKqrh9;_y@8Yc)RXhajH9WqXx26Vti=z{7P5Mn~#cBCg
z9(h{Q@4B~g4*w5PYCfCK3TZcBB=g~8#{;A%>K<zc)W7B)=W|rg<4O7ovAyGQ#Rj>_
zEJX77oUhRcAUAmhAs{z7i&7wIJ;D;?CU-CvSvkO8GLf+YKCbHUR^SKxCFjD+@omGe
z|3j3=_Ht1$_)D09Hv^f0zl83jDexzMNjro9`AhhGlDrSKFH5_dZoa4he+m7q6pp@s
z;7p~y*GeOQNgtFi$c@s$U(yI~EJ_Z3M)7jzaV3JkBue=TFQa;oW`fsb^Fb@*b9@t7
zJsW#eVP4SfZHEi|B?}OqemZm`;4gWAdCXxzNhaOML-<Q{j=ta)<N*E>Ee3+C5fS_)
zT1*T6no&!$wP^TD9#sitp`i|j3+q@c>p7gNZpiy)BtiZXzS#-#aS8k-Isq#<n(2)e
z(HFd(q5Fs!2rj^d6#OM7^Yv&=@RvyD!CH#@ikKDTaw_nb=+H>e!+Mm9m=o;Hq$)&=
zT3uP@fDQhVJ6S4{`hmZMZnipFjQk}Ox!OHg$E5dD6(fI1P_3SrB{KL+u#^cel%cJv
z4E~Z+P&CC~5`jav_aR;BX6g%BvY1~N)E8`H-c`xHRA?Z`f`Pw;jivZY93K--8H8Y-
zl7r(L3IY5jX-JIxB}*U%Z)Dt+8FVuv{tE#963GbN!%>&cwcg|};fp8XFOdksUn2U#
zU!tWzFu-EomOKJUcnZ>jd<+DCi55c{u_bjD_)8QSVL^IuAq#S+jN(Y}9f}XARsw%X
zkQCP7FHy|N1<~LkC@%O*)Qh8n!r<3zp2vcZp~Jvm5*)>jdp!9~CC2$nbVhOh5?z5f
ze~B)0S@3G+`<smSRNV3)UvYuI<Vz*S`Ac+C6N0=cgTF+_ogSP(@r9I2RDEX#`>-uv
z?)n7^2mX>ESr)-xQi2RT1q*^hSmrlEoWbBP3C?Hen=;tQU&2HgwVV3kXz9lPKf2K$
z{X*;ZE)43v4L_Q{gsl_q!GQ<<5?v@O9A=@wUve;CiWT_6zt(b=mIL7vwcJa~X<@#E
zB!7vHpB~0Dh2k$!B+cM2X<<0{OLTZ~_z=qAFS!zTTu;H!@FrFS{3SYkWVnvu;4isb
zg_ni7`k(wI`chIJzLNQazeMX#2+v`QgTF+FPY&Nneejn&sNzo#KTCb^muUT&;WEnL
zFH!%TfxqNk>Vv=JFr~jB%y~ur5>6$>UqV)M@|SRqDE^Wp<_P|h-yw$LFZl@VO#YGx
znoRMR@I^KGOSqQHTLAtN$H%FlJE;TFU7e&v77j|&5zq0hgF=>lJ$yJoU8?jl{dt8_
zVmuDpgc9O!hljfQa}=t{jLQe-Wh%-iSIndyY-aG6kfI{;GRA=7FF61jVRh{We+dQ5
z@$hGCG4Pk@7W9QP85R5`G9r*8EAIH1d<3t4G=Is3Op5;rk-vljlbXT72L2K)`@_wY
z!C!(0OoXRlEhZe-Ls^Qg`Aa^<!&vx!s)E0ScQYonkTUp7bU*sSeEClP5-O9wWG_^n
z{3X0ikiUfF_T(?owU`_(W6{80Qm4|J87`+j_)FAF<bnm^Nel;niJoxF!V?(|{t_*>
zgn!BWz+a-})!~1zJm4=Oi8-#|cDN@Mz+ci`d4Rv<NNRw;ge6e?B?q%e;4fhkiob*}
z0LWjWJ-}Zwof_aT(H`J0*&A`mU!pz0Uox5=;4jf0;4dL*D)~!vF8DVkWg=2#sZ^Wx
z&@v09<RmTkHL~F^nFWt930%ovLV<1mSJnXhB~?mZ4Ne6pP*6$bS}E)tP9%{ve+jPy
z*}UqIzl5Ee9cEjCzl6E!{4X()B9@<@g>1)1uN<3~0X4cYz^;ee@o}Q(*qnT3F1)Dx
zAH#17$Kc0sr~-g)gqJ<?m+;Dm6{hD>1b>MIv~5t_-HZz0d5jFby-tRwV;7-Fq%oO_
z7j3<-g4f!p+NC5)A}Kq1G7>_%Zy<m)CcU6#+ew$gm!u_pGu5Loc|lU@3kb-oD7KOh
zOv+dYH<~Z6qQpu*$cVnYic%|ikr4yozajnPgOf5C6LTSNT8ou@hzXA5O{=$(V@Ax$
zn^t2bFE(P-N?{)F;gpIe^+5rXtCE~L_~qNrvg`x(l2p9#Q-?hskHZCXEPGH-y86O1
zinEZn^eOP@W6yN3opwQ5AA6Qv+{d16<NclEV<vrVo9n;%eg)FMuxyhX+)u&3F#b%e
zF)TyQN!{T{Y?U66rHrY1Wn;1|WrWCBDYiW&lS>&>)q+HnIZakVihj_o&!v+gW{4YM
zUyJe6;|nQ8KLh&Qs9mK`{jTxFn4*!{&FY6@W^oav&bynV()uwh+mzbH7n0@=vd5;W
z=0@%MrE#bGa{t-m)auXz*|T0Xg~xx(I852Xlh@nm>=HCxpAGA6yo)|_97n?-i_1q(
zED!0lFn)MoO5xP2Gdbqq=0DXt9GE!xe{?1R9fSW<TG~74V2sXN+2_EAY0}>uW-RYa
zUIb;YH3Gl?{KnXOmP-8>mrAwN*Kln>Z97*23{qQT|KBW@DqFImzM*|!eG{KTcrUPI
zN9;jZ@|1<uQR$91KkC@iJT@-+G50QUdbeP+yJ}*uP}yK_hus#j0cWQTF2CnyzRGU)
zo15DG==bA|@4oD^_cPlL>aC->7qV+}y7&@-M2lcAzs|Ok$}%vf_sfhgF2P=%FrezR
z#WW4tJB`5j=EqQ0d*|tWrd3wVMeqKG?LpgO)vK#y4Id1#+<R}v%pQei3%cr+?P_B`
z*~s=A8?$!a?AdIer}tu}NhovGdzHp*AZ0h^9X1igOsc}>UwVIH?Dxy2>b(1P4Etv<
zgXI`(DY*@F3`N6kt2^5)QCqX?EfaULQ=jZ&S&XDmLfL4$^TxrlO|r@|zD1_&zR1o-
z`P7cv*h_I$Ydv@KW>>AL#a^$fy-oAc9F&%C-2RpOa#msMXzaJ@+Ilr6oBUz7Z_MfX
zrdVTbBex9JTPwSEOzpIJxY+?Rz5}7&sj#Vbl@;GsG_fzIE}YtaHm3J!RJ%#adL8yD
zcO<8^s@X6(v7<M3mlUH`_j-=RF26GL5jDQ~DhkztO@r&|vF|wAs;Z$@f5?dsHN9Ul
zR)4PM#?0t*et?l(F<~!TvwJ&RcN+Y-{GtSEQ)*>>%K@af_Z17=`o@+Ot+lZheDjH!
z9m8dVbMDY<W>b9=+M=ntHnF&?ksDWY!&$xMrrx+#oB4Lyh0<*1s5Z-t?`+#?8%;CS
z%)Xehr47wXF#g<SGdjxBUdBRfMbnBlG$t?GdNXU)qpMVpy0_en#Z!(O8aE6dTBUZ9
z=U|tehnv)t)`_BS@r`bEZzZ<RmVJV`Q9TBU`#Q#5lJ%%&8Ga~s%vt8~3dkp}icsJ<
z4~+CG_J;5S+2;`^60Rfhgh<aHqKz_bCGby~YR~`2-j~2fRbBtTS>7y3W(Y}O!afl8
zJz+=Gge4-NvZ+*%kc2=2A;css?r~q+f;-~AFKx9})LOABwY9ETQCq3hwN~p^w_mkd
z|KIPq=gz!@MO<pNf8OWw=6lb*=bpR1W#0R~bIB3z&x-1nO|(aj_f7~b;q9Uwoy^F>
z+iUVqajT9$waP1v;SnrlAp3|Yyi(j`_o9q{GXph#m?EDkP_IO>RB^WAT*V5-8b!Vj
zWWHk*&s6-e;+2ZmEB-?9*NRUozNjcJ)nShgC}_90B6+)%Co2k{6!LtP>CuSkrz>8l
zc%9;Nio%0{-bX5nlXS>={LcUsJ}FT6q(I@50)<Zs6h0|%x#|m_6!O_BU!urImb524
z2jEtf-%$Kmksgw%H%d|XqmXB*T%&k};w_58XMmo(tO5$J0r-ig3!fCS@JWHf8wFP4
zFkyKoC<>1hvhYZOKht>OlR_3gDKLcp{>+EJzJh$#KzW4XB*lXjs}xr#o}zfZ;<bt!
z6dzQ4TJcrI4;5WZa4BE0m*Pmp{S^6bhk7-NbnHyIgJK^=@ivZlI=^N5Ld6Ef6BW-<
z+^G1N;`54cDSoCH<D*E}>!LVFac{)~6c1OdQ#@XAjpCJxvW_C`ZBluQ;;V{<c<{yY
zN)(S#<N^VVzh3cuMRLg)pR3qWv72I%BA<j%Pxz(4i7HQ3JWTO2#Wxi{QS{?nL!L`W
zF@uOYbWx-~Ps+VDeHszvOjpF|pao9`r!0|qo}}I0iv1M}6+xGfba}cAz40nzIyioe
zk<AaWg?+m&7q5Hd$MIava=!ZdQ7!JNyquWtB@^en#KVzmC5DEZz3TINhUw%KW9QZr
z7d#vy+wpLwAr7bh)HV?z`fawGO`D7euf2h=w;6?zAHuoBa%rEh!EGJ{o%OIqE}h+M
z+7d+AFw=g9xz1~=-E7(-M0m^nv<r?2#Ian)+j4QI*uoy?Y!Y#Hv-VaX!fS6@S91)|
z9-D3LosF=~gCKlD8$E`(*|gIU_S&20v4<w5>|N%`gP>Ccdkc2ZFJwY^?bX7b9XBrz
z=O(o`l*X`~gGo@qfzXZh<Gw-B>T&(Wm8wIqdJkyWCe?xn)7J_>_6xUrv3u*+<Y_OS
ziKg271j4xV)&pca5B4}G?PmLr=;;RMKIjcaBtY)jST33-Wx`%+dlx4pp5yFh?eRX(
zt9LT$_ZO=Kw0c8|MvO4L8uR;~=i!8ghIYlnDMT+!^;Fab!Na);l?LUc6Z#@>3)Haq
z&;%s={q874fs?}p)xg8~kb1$eEI}P{FQL?$heLX4fD9chGBk=dBJ%ntz|V79@^C(Y
zX<y(~#9JOtJDmP44~K8Xw&&q2qqg#JK0!%e%)@yTrFeKa|Dx#O;gnHU9?nNBemfox
zJSr*=M_z_159fXqp5oz*hRRNPIM1R44-e-?Wc2WGZfDjn$;087Q9I+|^rO8r59a|4
z#Ljs*r0RNjI2Te(^KgDiQ)wPf3EQ!A9?p{}Db2&-P5CZ(I8$lb!^7c!0<0rM!cm}L
zM?9QAplWFzj`Vk$ha*g<G!N$*8cXwVSg|j`!<mX^rg%8~9`_4*I7^V@EAVjsP20bW
zPT(;D9!>!}|85n(h==nR=1uc(_{p4yhqH#J(mb31JNujA;oQM;cbA9LgSATYa8^*<
zDG%pF);Z0?Y2ai_^KedQ>R007`~`+QJe)4<3l9$`#!7j3I6fAHb%d04k>JOPTt~>r
zS&4I5uU+tPZehBIhr@L;ygZ!eXy3!bp-Wyb4@anQ9v;p%mcI)gPJsD6Je(-)dw4j@
znBT+0=|_DJ4~NH93m(n{MtFHR;MF)ScsTq&--3rjlJ<9;hck!Gwmh6oXi=JnBj*wi
z52qhHz{A6t$*jA_!}%*!Jv^KucAbZZGn+DaI8)3a?_@BrV;;`+RQ2$1_Mz<I;mlzz
zcfrHqM;~4u&e5#eE_gVnGJO|3oEXzRJe-$UA1@DQ8Y|@G;gnOu%ftB*tF%iV4xj9N
zNgmE%*6SPM;XJ@5cz8H}Vhg?+4~J)+{{jyu${MG6ILA};@^C&w3voZT2>sl(4vDRJ
zIOibh_#~gpIm*L%2<-q5=l4kP@Nfn|gUbmC4<{#D>fzx`wqzN@!<k}5zwmITS}~Y-
z2Pci_L6(OT5+2TUn+#eGcsMhx7#AMSOe<z@&%?PA4U5jQJe<!_-LJ~S38i>ABhf#W
zhjRrizKJq2VEC)MPv67CN&7qh&%00me(-RP+QY+HmaI~bLGwl@Teu0Dhxagp>Xz44
z8J<i{U1jZxg;nz!k8E_l9(Sm=refaW%F0&u|0^zwJr6AlN9^I@l#Q4-;ec8D&zd)J
z*7SLBAho2bvZ-+%Tum8j!X6%uvNam3DjmGmFB}Qt!#BXk0sCP2(i+<S`s|w{3P+$)
zyXE|{_2jqAldn(QA?HCl=l>Vxj(ugF=77Mf>$gJZ`5&V3kZuE#%GcrI7-9)&H~$M{
z8_R#QvrBmrm|A6fcsR2L9pHqr!UsfsIl(+%J6|G@@9W^}=#wuQ@Fyz0;m=NL3p)S!
zJS89yNWC#Iv4IwEE0~Ty9-fVhwzTue={F}P@_&JcBX>gE^KdZjzIh(bXmlIjgO@5E
zpty&JWBO$e56AQaUruqJ^imw5I7#tf#VW-Wil-=^uXwHE2E_*zpH_TT@k7NuJRH;S
zdw4kL2h54yJU;>ZD}JYWI5=Z_JlgEx;b6@AU?<<gUe$*q?A`3W0{IjSTgnCX$WyQz
z9?i<Ohlhj5)!G*X+kbm_ID2?FoDV~aMyY?B-Q(em9z9~W{o&jS?hm$I`oq}^q%Xcw
z!F{^%heIbdJK^D6g~<yZj!=pHZZE!lG5&CN<pU=Wbn&o*yd3(#QNK4q`n~b@=x`#d
z7bJ%)^b*YZg7kY67#N?#`j8nAXppe@y$QnaO*IlC!N7Harx6gpH-Q^uv0L$b6Sy&#
z@y64^s|aLLpMGxwS4U&0ee5}u61X;8j%a+19ebVPO|Fp83xZDY0LnK9m^DbhH-TF^
zkt{~PH-k*$`=C;77!J-u$Zg+&1VZEY#vKy5nPu$7gu+~gQ3n0qxJ6oGF!mryaEmg_
zr2@w9ja!sw#H`qz%v#jRh~oFg9hUiXF+{&N{E8ooUYpf;rEMr%{NA{uB8Q;9;`hcK
z6Ey~$*g)DFtD^CH<L;$mBsK*nZ+D!ESuv6v+`U!I7QZ*{J}TzL?xCrDRm_hKVLOUd
z>?}S{+!7Vx_hu_98S%MOBBZ;B-y3&o2E*)iwB2#1MJdutLhL}AK2RD4+4#M2XQ+HK
z99Ph>!R^qNCa3(~xZq5q%BH{P=P*p`d|B+4g-jP1zc+4qG$g5!7%S#hbY*9$-y0gv
zXpdy>T7nzw3;}*`#=uy_T@jfAQT*PxE88;6g0k3*Rkk1u53h;Ye3@VEZis9G((jFX
zM~-Ho-y8Q%I}_;l#=T1=<M+mG>G#HM>G#I{Ra@h{$N0T*@6o)*?~S`jddd2|aUbkL
zHl$zu-nhT(@<S1O#{R+Xc{p~Ph<#&R8`^y&`k08u?~VJo7G(V1xKC&UjNcn~vzBZ8
z-ndV-eM<5c$3EsTZfX0nh{o@Y`>dKWesA38G_Ub{<8ICP5xUG@VEo>=+j4jkuzqjc
zm$Euwu;}+@0qguqoJX+rd*i;UlZ}3FIM&SCPJTFB+V$ZN<1sF8A*l_M+CPS$zCm|^
zKf>NgBw1tdZK#J46~8ww_%@SB-dDdjkn@ae{N6zBYUHd0KbmmCw=wyR-y3&{KXM!x
zqJH?jA-~22-^Qd5O`Js;es9i`bmRBN1>eS`j~4!p3%@sXd*LrIes5gxZOo~}_`Pw#
zw=wz?#UF_azc(h`_`Pw#w=sTojNcm<d>f;0{NA|W+pu%c&4~o-1HR1<q&(yI#)aP-
z9!e>{H!k=#JVwOt%{%Nd_`RV^j+EaU7k+QBLN6j-a1+nKwhO;Ebj6{5Z+Iw}K{^e+
z?inNzSvd^SaOMkELm|&c5-=yIN0m`_JkJ#+=Hs+YD<S_~h!8(FoP}~QtKXaVtqjsZ
zDVq(x4ZSPn{}wIEatnNsebIu1oV&rdp}-kIzc()UHY|)YqL^91x6v7a64`J!Nb|<;
zjk~Weawbh}p(^+`6liJ$yAFICBZm@)Qf}?{=3*#owL5HfoBiQ!xEW8}L{;!@cr~M`
z63XD)m~k|IZ(Q(gs7${%olzSXesAtapIW~+F8tn@R!mORuxjAj947XrCyJ;Kzc*8*
zs&f)eOb6e_9B|c%QA~&58zURPH!k=#MqZuZLjf0j8#*)R8D0F|xZvCTTO#21W+64e
zw_yze1y}eI^n2riZ$lF)zc()Y-k1pWd*j0IjfqgdH!l3%m<aWI<HGNaiGbgm&a5~1
zHl`H%y%_}atd;aB{N7Mzr9_6`8_IFaRFUcT#$D%!-#GL+8NM#~HWb+Be`X87x7lB0
z_`Ts-oq}YA-<xVQjR%s-9p812^9Oh)=)|**3%@rU+)ku_xbS<!Qcd|kvYFC;Zy43t
z$J2n!ZcMO?5q5(-(A6JKIkF>$F0PDMoD9yv=O9W2z>5*5e&E~i%m=?WC$eDhZRq-M
zJHIzaFwxf!CPVOh!;gNtosX!NesAtTPS|}E2_g8s36XE&3yUkPb-uR$MA033h8Kl1
zHz9$3Z^G5#b|na-`{?&3Tw_J?dlOz_MdSA-yfoa7Io0n?xYj0%-<$9<D~jKnaGe#C
zP6o?(3cEHuoQVpCmxpmnLBBV@L7#2Mw;6!jUgP(Mq26eB61(`lDMZ9h{NAt-_`SIr
z_UZQq^XLotHa+2NW}nOeRD<f)M!cz@xA*XE_V8^mf&L?YZ^*z7ICOLQ-SB(!Kgx-L
zOKro6q1y_q(~WCdYMpL`Q|ol&Tw&MgMzpTXjgu+gTc%g--s5^^=&0d`CkHL7tY5Kr
z<?;sj^BA;jDCDN<70W7s;<sZ^c}30MjmsA`A)>sYvU+cH;>wYYgO()+Enc{)ykXIx
zqU4~1h9w6rs#`t?UL<NNn+BEF)|5Ba)GbEjq7`+OO*PBw27#hNY((6`@}}~X?38_b
zu4h`lx2A)3FkD(YqxmMuFW(%4#lCv~|AoNvt#DPoBrD0Be)bSt>|vB57s-+2@j&yx
z#d>K$ZIN@Lai8<ObvDBXX`f?*H^F1#SurOMvfc2R@E%_?vI2qa5#HJHE8p}MaQNkM
zdJBjLf3Mt5{1@PMaCd#pm{ZGk92Xu~-#o`<Eb2w>LW$yJ#e)<NQ9N96sbYiTD#bGt
zt*@E&DqpX-QStYR?<oFTG0yvC)T5&!zr&_HR<TrZmSVl)@rrPVB>McUmHD1f+@|=J
z;-`w4xEYl46#FTTR@_hVP{k_6CPh3Nm;C1`ZcyB$_y@%o72j3thWk;LJ5Z6!2T+zZ
zb%6YykutxyC2mmsjp9>^FDd>*ksrTPpKg_j{8*L9$4$i5in3M?<O@{hXNF9_UGZ(j
z&lF?$zs+=h9!VUexVIubN;Cd&#bt`eD*jOMQpKMtZd80s@p;9!6hBjp;lT>+cU2ss
zNO#eUmo*E4AE@l(V>HNZ6uT)7QJkiDnBo$}qZF@I+@ScN;?s(+Dt@Tw;^_j*Yp2*t
zafIR|#X}SqE3Q_QH4BmdVwG=Jyhrgd#SVDF!*cp5E>xtqXU6|najW7RivLoyzGlLB
zj6!|uYbL33Z^eO%!xZUYminhEZc%(m@eLxz>TSjMh$z#=lN@4HF;0Zua3buDR>a{i
z@tAIcydF`Hd<J4~#r}$4m(wB(S->u@bKkUY8J?l{a9Yr@*l?Patq*=Nh51%Pwr`r#
z(hOf5wBH^(=MZ<wd^K$AfS@xG`@WcScC%@d5rJvy6l=oiuy-Gf&>l`HDSLAewt1*}
z5^U{`Z<z})*Jm?>Zq~*k$lh`%@1}2=H()PmjRCE_)|{4$V2{TT+rehremUEd2SF!e
zH+{?8;IW4)r0iYR%3ep<d)ZdXlg4*Q-uB)Fdv@H~c<kMzdH6n;+h<6e&4JL3rnzrW
zw0bkp(3Pq~uzC+@*d{#$y}nievR}B}i``ql`#kO4m2a7MVQ-*VFh92GL|pPyTj$;M
zEi(=CkLNhMS$n+ew8s$BHluz!_AN7J)R*xsQ#f>#l3Koaji=5$8ROJ$j^V!WW0>!}
zyP>r7pweeb@7r){%>y<6mv}01PKTpQ&MsY3`eb6=_`v4p5?!XwD!!;Ruw-KC#icV#
zUxmgs`G=QWQTk%yMx?i!_Ew^{_=?hV^5>S6l;%0U1y3g~9q-@VX4=-oyy70t%ZWSk
z%Swhh?<MX=Y{t}260?fuj-Rk#R_RF#DodRK!6!T4v!--i=~bogZp?y@o2;Q+ZR&&9
z@R#QJS-6;(F$nrDN5!+2W3*==U?&ZNvcb>IZRlw5YuZ2qzHPXG4)`@m^mt$it`>pR
zdQ*NF1fPa$;{>?2TwrnjQrN)SQ`gW!Bz!ug^x9L8Q7;T@L9_N$pcZpEI6AjX@&vD9
z0hRc1dvxIHB6x|4-%tWY`T|cPKBVhV(HB8T*P&X9_%Qf5%}|X5L)QgdlpH;r+Bal9
zgUIM}C^d9rF5}G`*>(tJQlEUB(A7~cPZMiHo7aZvy$WxMVqGcT<i0E-)}fk(T8C~9
zFl%594c^k}I;4@0!!@ALS^FVJ8-@ex5sIk)n=7H49~lxM+aq=q6AE(~Mj7PeM2fV;
zV2o~lB1M^|0+HC6$QUWgGh$YZK6fHTos1}aoXD`u7sU|yI4cm!sKL)auuI!;!s7y5
zJtLzcrvhW^kq{XZwe6$Zfyh`DgRzI1x|fQP7+;4+#;KSU<860jZxyp+7g5|t#k|<R
zXlh>-^J62}j$#!%$4Y6cL`Cp%xB^PV7nu^-!dlUlL1bzM!|ZkRs1unMr6_zH-Y-WE
zl!gf(Cx_}YR3;ziU|4$vk<w)FaqdOc*7zcaN9c&j^!NN6amobi8(6clkm-V8>=YU+
zkB)>UURB4WVijH4S<1(u;fzuwbJr5EEDi+larULL$co5O5Mz9^7g^bsVKxItniE-N
z3&Qa55X<ITL)DQDk@tb*<3#Sr(G29{MDDaRfqb0ET`EOl{BIUX^Kk+wBhr$O6Zuu!
z1Eu8bSQ#sFkLJyf(FaLnlk^h#ICs(1gI&(SkdTkFmZpB!Wuu5aW4+ng564~-v2Sbv
z2kw#RXCfLtPULYd$nbF@PiO-SA1AU|%N-ZHm*qayHo(6H1;w$^G_|E|u84+@6M0rm
zO^gj;t)A1o(_$n<MYd+}5=1`E0QTj!oE%h+e4GZ>`K7G=Q2_Zki#Q6e#CZghkF%Po
zuj*tYABSVjtnK87v!&gk{9!!Cr3;eUFsc2gFw{2~0Uw9GlPE@91biGlToPP-HUd7*
z3TZ+x!9TK)^NbuxtTS>~BWERUWxc@1G5NC-NfZ|WALnPds*;aG=cN(waZLKq#NCv^
z$1&?f4VU$NBH-hg^wEh2m<~P;7n&g-=U_Gzd>nHsDNfwW^1;V3`V$i;vd6*4G3k?K
z9i9mII9!~@Uob84I`zTFG5XUJ2T}$fhn+({P8XI3K8`r+#QH-#t|H*$@K6#y4i~}#
zr7nlZi12X+vqbQ5-bM++$D!wn2>3Wd(PhHN*}@3$aXt}^H@OZK4+S$wcOtuIkVItV
zptKPA+~7q}$n!mn7*0@+Dx>UpZW1Nt<FrjHA^+bHA$%OpLOGa~k5gb}Tt}v{+2G?e
zqjmZGpd>2-KF)GzB;?!;J`M#O<B1OJ0Pt~44+ayY@<hPL(HVgf*>E>V^ZB@qapDp1
zaqgxmx*v&vk3)f`nka*hW8_fc0?MuVI1fWvtKDI91bm!0x-s!ORl&z;MgcU{Oc{I}
zGmgQ;WY!XV94eEK!v_Qr@NsyVARmWb)^L4jV_Gpev6kuJ<H!T8g6WCHl)=Y2TB<rH
zaWz{BK8`uysuN922Or1C^@)#J9{4y$UY+R4bntPy%9w+XGmZ-2;|!Jv@Nr0Ch=7m7
z8U)D4q5t9t_&78ne4Mj6Z@|Yf5#Zy@rv~^qCIWmM-Xcc8$1xG$;}kOjd>j)2K28tT
z8+;s73i&vP!zybfeF{DfWmZaL@Np>bV`cJjBH-iHAR_TIHUWGb3heVvY$NzMM~VzS
z4$tZo#1!~A&8Q6zB$Ye98v!5ZXNc&;vrYtj91d=$eP{=K9F}Uzzt?60AEyEJ!8%lo
z()Ffz-ogYUy$vh6A-S{fZG`Qy@PWj?gx?I#!Hf*80C+Pb<3_;8p#|`9?xzSoPQHj(
zhw61S0Q_h^_3L^oA`KrW3O-H+taRIgsN<8}k?JImWwny8q8+fCi55h`#~BGN@Nr0+
z_G2BY)1VlJCveAqo-g-YV27T5EK0?HVkGDIu_)CM$br5jImeGhsf;M(96uJNGGZk0
ze<;k4MX8um$vJ*3N@bFToa4u$R7MnXjvtFs88PW(Fp!O$G7Nqk?5rLZr8*1oJ$yXm
zeZ$P6RF|NR+<c_rkeoBTBSRw*H4uAGJ{I+j$Yi^?AB(-$XY7daQ5NzC$d6+0-5;6o
zkH~DkNg3y(^geqd@-syJi_v|lGMXX&@b9;;H1i&-mViy(aT-fAnaVSXZ~u(HSd~H~
z521=!T7-bZpC;_SDOn*{mjb6kh1X1{-v#*DAJP5of?EB#pjLmopcXr50KKF6FY|Zx
zu{8l|4_xi|FZV}}gX|3Q`CdZT{SitKzmRv-l57-A(~$P?jxxVjyd$i^#l_IPYjE`%
zzI|NpE?ARmrthxtnFojFWd0!Y&`d6hhOZS0b9Lpez9|hZ@|D)<mtN7Uzh_0S0fT*Z
z6*ew&mK1w9g~{S*vV0ik<QK2{#i@%`zw(GYz!6RYcCej@IIy7zXJa=De=&59Ng$k$
zU6u!9faY2*4~7WO))`@+GlO7k&-2=zaXD?%j?bCpH8+EQ)9r?XmrrW=hRWy6nGZ0g
zW-~J@;PXCN<5{N%_K-94+~6#FW3(I3Gvl#`oZ06F4^F4}9G+k1NlNQH_KXs84mme?
zXgUuY<j2m|+l^JR8*9OxCoS(|rUM~Q$IcSj67S~Ce;7_N0cRwN`10g2!(iCoxI+4x
zZjkU=e+TZBmX%jl*VI-0M{Iw8X=*|xqraM(x*E@#X=Fwy!3@K>-3n?LX!3XPeHO@T
zm`qAzLnuXKLpVia!{x`)*buFDar3cL;@SwTnHI?MwZpP$fg^lw$3UAo?trA*G0ESI
zWYF(+4F&!b9PGO7f<7vpf3y#g1%bZ@lkT9TJFvUkW3W3gIS#3TP~e)QeeQse&+R1n
zI}N6lOttbyvEmjWSu>79#=*##5x5@tq65V6)?gA*(ZIDwCt<OGH3&S77`L5^r7@*I
z=A#k{ya5?IBRXrasp^&;7DDAr(T&n*FE@%Tfl#3v0{X_oc<A8JIM-L`hck^GEE#vi
z$YER`YR|%P-!OX*(|Y7^S$RuW%Hkqix+2?ud<nT7v-X;*mem`#NBk!8ORX9wzHMf4
zF|pFx^2N^gpUGEQTT@>qbAP#65$xMpR4z>xGbhUb@m1z_n^Nexa9}|)tp0~9111~R
zG_1q=Z#8vrJY^0eI-shpDz95n?_lw?ue%)G*YakS9!u19&&qOUEjrK2a;Y=mu2z_n
z3y)cc@V~U!To&#`z5KtPo;y?Cn3lxzPIgZTo*Fm}E6z=fCr^)@5k3?59VG*h_#Ih$
zF3(eE-k5X!j*C)pxLxvW-$fr-9Z^3%sbGI|Ejo6s-Le@-A8V-_Owa>+F5E65O%UWi
zwha6W#ZU<khvQ7X3*RFX+bMP+BC!_{Z=(ik{4hn~2SUF@<x<7jigOhgDAp;iP&`SI
zuSHqzd5TvlUa$B|#a}BvqWG-hTZ$hmc0-5J-eARj6sIUIP+X$8Qt>3kD->^0<og@i
zdruLBSdruWD~9+kiUSq*Qk<gr1I22^Rf?x6p09X~;_ZsRQG8YLeMQ`_O1W(nlZpo^
z&Qs*eVAk&h#k&-Lr^rQAnEruc0EYwR9L4U6LltWk=@y=P>lANLyi@VFicc%PqR6+%
z%r{7JZ^Z)?4_92Kc&y?N6)#o%sp3Y(#}uDed`s~&Md1me+%A~#QoiEeiU%r|Db_2V
zpx85P@)at|N64^ukjiC>$0*8|#7Mtb<(m|rRurBf(mzyLc!H3HCkPatAW(RMK;a1j
z50036R4J}dJXP^R#TyiVsrazsR>e0JKU3TvPsQ0U{7RN6pTPsKRQcD6nRr;lbm0dA
z2dFG-(Lo-i@)X7Ciiar9Q>;{MP&{5yzA}ZKws`8wa=Iz@A!01~Nhom$5qZWdmMTsq
zBHtk@AEsEQ@k>;$Q(Q%ay<><t&z-IDYZNcm^ve~mR{Vvg->G=N#{ZTGJI`qRbBeEM
z`s<2sDSoEuKICD0!bG-{h;~d<oUVw|o227#5=68huLI1-2TR1xiX#=}JdOAgl_x14
zq&Q3QFhxFuqMgNxOBGL3JWG++5$au_c&Xx*iZ?6XqIiem-HLxud`9tk#TOO-rue2J
z-xIJrAJ4x)z7QaGQsmQr$|Dr{n4j`Nia4C{BFAvw7|)Gp`x8kb+kS1`pGi&csYo6J
z^AA^?#Pc&`-gEfdq{rjytxahE0DSN1qfRIE3x-1OI{?yeM7yE;Wb2M!>fy2^8~fM0
zF^yXv>>RT%(&IR_F4y~DmE+HCAa<PUoMP<U9_?c6w?~*d+*#gK?6wXFI-9W{%1NV}
zP1_H$*WMP`;|oOE<6N}%4n^4JLD1=gdo5BZ>}Jzy5MjeiyAN}$(i35WRY>!edvXEV
zghZChcw6pjgl!%KodVndCK=GprZqwK+WSpUa}3d5CU$F&=LMSwL1zN&6*HilP2+jQ
zYi|qeO-CH<k@RHkU5c>HgP?N~?9I1>?MYjQu-9JCUg>c|7p3gosChUaxV?x2^%4$*
zZY+!Y?TS|KSWMiNszb1P_iNZDeE_}DRsgac+%{tO)^8x{myI~K7q{W5`aO;?npY2y
zZ6HqMoRfBAx!j1J>EX<QUNIv1-zEn;%cXsm>FF+qyx$_k+0EMHeZN<49O}2tDgmwD
zkYR;ijz3yhwA=jA?7mW93;t;RhOC0$%+D@(V1B&UgtEK?I(1l|fAe_fxdBej0l?=6
zIDzI_PNxoSrd>V0-PY!wJ^fdY5B+)W_)fP?Xg;yo>E}LKzcDoR#O4VIf4rHi9EOAe
z`u=PFsc*e@U#ZhfCMenmoQvbv^l8xdFH|M#NJxC+Wa=fAlOOOw>1+oS$3{SaZrK8<
zbq{}lt_L^Nk4Y6c0_xy~9u9yXwo0S~PGF9MI&gr&6CFx35%&~W05`Nh%1d)YXESp)
zqs)4Uf$2~NPjm+2T~;gb7)B*HG;bkoMS>$~ems6a7JULyq2SZ_4b#1gFF;>XAd9jl
z0gfxkq6|m&M=HspXG4gREZPG$GiIPZAd9|_$cz(V5oA%uJDEfAQ-n|!^#e|fWYNPQ
z$N!2SkVQ{HG*}DqH&JbnMLBKYn#T!zPJ=fGm^DBK4#=XLpxP!F3LZrrUnGH8m*K#T
z2!Slh9?E77NEZDk65>z8D9EA=qYNdBni7L?I+6le)QFMz5hCUpF)J<<x}r`-v}DnL
zi=jMp)Hw)cp2{*%gtQH1_i_zc^lHS#g(x^CY798>51<ROs1bwlXDIHaVkAxnWgv^1
z)U5a*)@5%Mv*VXg+(*T{_^+6EUlsG?_p_13Dt3-%P`O0Kq?04pJCa4oFpj^5DuOJ^
zFnfIt#c5F?AH&s8yd4G|WKlMZWYPE{$}?0x+3#dFAjOBuN|Qkroq^JXEP4PUO@GhN
zVVKr8vu0%>+vdMwXh0T~#m@^Oaj95ES9X?=MMFUv&aA`_cP$|ltbqWs=w+-b$fEp?
zEq*S3Ko*s6+E5U`<pNn$3&QYl)@75BN3v)(aw=I=GbmY9^_47Yq)2=TtC?CXG5$D<
zYPnb<$fEKuxga}UPUU-a7U#$RPH|HPdkJLGIInFWi{66jfh-!I!lC(Hm*+(68Rt_k
zkVQWiv2UDwYmh}dhN+w)i<*K`WKq+A6j{{Nd0hNTntG~jQt}qZ=>iI5QL^X!1u3$q
zF*PyX9{mBbsL4AmegsEpYsOa86=c!)F|6daoFPyGi!t7x$}eRtk`~R0pU4)y66X;N
zvS@rh3wl*28_A+H%B=0=hyBp5i9d|TxQs=T%cS;XJR7nodna);?Sd>yJxra%a&`vD
zqOw9eTy;IebdW`j97(KU!EoMY<gCOaYy`-nCVzI~r<6e!eFT>?l0_#`A7oLJJ~Z(c
z6i>3~i;_M(v5@6~ENaq6C-{_uWKmgJ9c0l5(Fl@7&8eg~k)(Z)MUDQ%#0Qi?7B%UU
z6YH2CWYLes{<H+yT_lSd{ppFNEFWZ1b`Hs+FEAZsQR6IbPJ+i3$)Y@zge<x*4T3Dn
zV?@ZJy%_<rDF0szS(H8<Nftc-qb_7oK6xQoG$9&qy6Ar%3TBYDphG-^BqA#Zr4vx6
zP;dhj@_er$h7;7I$|yUYFNhNJaoVPpkl#gwoc%cq<zU9?gU4mDl~KF7>^6`^FGXYW
zuSMmAEP6IH5_0YaS(E~2#CW8VEXu;@yzNl7A7oLT5h#%j4+UvHKOc65Ecz@>)uEOo
zi&CJetC<yKQ6q;E>uB1uSYqZBl<^vrwc3U(IsikN5E?efqP&{X)Nhy-WKlDY!9)og
z1hOcVNf!M*#{gtedFltU=t>q1vZ!grWJCT0S@bxuH$5={NV4cfQq?($4C;d{Y7V&S
z#FH!!WKkp6Cq_^oWKkopPJGDnKo;E#<>L(QOH8H$$f8pv0%Xy%X#r$W)<DRjYpDUU
zC`|}ilmumxMNI_AqFdQ0kVQ=d$fCcd2FRi&0%XyTsR6R6i2zx&C+h*Ss3`?x(afV@
zp0$!b?O<e9O60JS=UUm4MNdUUB1+>Ri&9{plg3Q4=mjFLb~1TVq#&lcIGG$A9!M%1
zvgjj-=p^4+fGo<v?es_15oA%8YRcbgGvzzs<57w)6l7FqA5Q}^yD`CDLpT)Vf!^82
zgU=odZ4nLyKSydN=U^X*QUQ=UNo*uplxIGWMbBWtAdAw8pg3=P8|k<oBh$C*&4^5s
zMfsGg+pnO1eDddLrIW<&_>vXq64-qQQ6!7bf|k!0c>!iJuvp@`(1~<|oeVHXdEeI|
zCj%=dcER5+l0`GHa^jDW1AR%dXa-hJG@`7Wn1PiOjTlUPj)F6=aw2oWMI2X7%)rWt
zCRtWa%)rWtMwFEkGq7@^5wo341_mLg_Cn-3TEohTHz2-;kN;yVS+o{mZazNLGGtMP
z1|lkny=Ob*1X+|#IUPF>mR_qEw_kKUjJ*i?G3>qhER46_=m-29l>0JD@6!j7zeUV_
z*!y&Zz%TaS!`^o|ga|bIjX+=yx^yP?e&ZqV^CW&f1dit%{LDbq03~~d29WGI0A$aR
z9B(#oApbA=7r9;Kqp$$A2dylxWz-<nc~E0Hd?qh)_qr9r;33P(!3166=H3ix$TBS7
z<6mk7E*9_GhB0+9cCh<3c%i+W{qZL;WZlw*;RQ544)uyCl~g%@(S$FP3`!6Z$uP{o
zLWU`RBC6o??Vro|tnM(!2dJ^!7W#3o{%DLu8y1LLuUya#y@uQB3W-8|q+*U}xap#E
z+c_Mlymmek6j^9HSK81%rHMK-KB0w56KE?xRhnva&|0eaJy`$oo8yIMf;oCH&LjPX
zr^%xI)1=S=9#ZJQ9g#u@wIqcO&cuN-1QgYX;n{Ll4gF%GXe|#2=h$q(4!7}$1wE87
z5xXINGQ_{INFeY57wDl!UCscXG8-+1XdYVl-N9yT&+yuwaXD?z#10B6!J3<KdD<NR
zCGT{@G;?}lZ{yU*&+`}eEbiUl^k{N=T+Y)CAKwI>MyK2542{JO7Ak>tXyY_Eg+05~
zXPIoBr7ERJFgX}vL$*_6B)g%VQ=e_Jwy?q^b_|j;(#atc>@3Zihh$R-L+rEd3PGG~
z7-Vd03#;vSic_^@*!B^_)Z=DyFtpPiV4tTON+VyQMnRfR)hOs>e13eYPDZk|GLop{
z2WL)fwk1KFMw>nPD5djJ5_SCGX&Bng&6La#yUcF1Xm_0WW!kcF)|%BLdh_u%J>c*@
z_p9=6LHe1nyrF8y9v&`O3my*fe{Bg>^KQkipjx@Cv8J&ME4-@9$c0sl%2(7jr8u`3
z|8IhpOU8zhba8XJYm#nTL(;7!lQl2tf?FF14GH=Kmu7&znwOgkife8tux$m>hq&3@
z+z6Pr-Q8#t)C$}j@La*^4TQQ2pY}rJ3FJvOH-e;$P_Y{e`CuXf3saJAv^#Z`Cfm!<
zWQQYbEO35?P;aAw7gqSXQ7Iv*Zm2K>hXSC`LMswj3oX1~1DCcHowID#tdiNS2q|0)
zaCu!>)oRdI${Q9pg6~(^w0v2GrMEQ<AC2CwSzK3MEBvXHJ3V1&rhGvz0_hTYxp1fP
zwr1SRfhwmoxrVB8P~?_XG^D9>6UNRvxUs6Cab9I@Ieb+PEu6P#dBf6SW(nDyFD1*d
zU%rC$(E8<#<gYHOL&<gt)bTZoS+o5PJUBT4kI7|9%euscMTNtXeH*I4&1<acmz<0F
zHE8sp3ebuxtCI~?D{C6z?lM_4a@2Rj%O<_mty)-qB#6&djhOw;id5G!se1W}2FI+`
zYAJ%^>JCGIRNexY)hw%D(NI-Z-_(HR9;;S2ElMppo8nR%)A-^)y$Ef~@hxwJ7tm!@
zhB;T(Si1kTNthrDInpL<XBdW}W;JHgqD75WUt;-K&w*c7wXCXPaaCO<n#?wEja&&F
zDZP-US+XshNsSFn%U4x4+KF0*{|76;$E+VAbC{{nv8i6lW@U9bx<vX(Ok;MJ(eJ5D
zPujGZ!0*IiF_c7PIItC}^s35g^z8Bq&bZp;jk4zM!Ww)cP=h+jw*pSt;__w7%H^0r
z$kVlQ#8hDR!5}^qsI6&aJ2<vwWd~1NUbh&i{OiV*H8@&URZ1glbr#jsvOJiPwQ<$a
zoQG~|a+j^dF@?D-eMF9`R2)58)3^{NwjxTGRhQ|ZDjkAsEnIm{J7~hxve~FgLk-EU
zrbnE{YPg?GvOS_K4HM6-JW)8p;x41tSkx9BR)H?5U0#6`h<8e|xFf4D5^3g~WvTL<
zWP75fstV-_wKhEySJbU&tU?FXRjtA}tZc$L1+6V#Ei<!r<nVHtuzKb}xTdzLrmoC(
zSVis9#+sw5oFj%6YS%~sdK9!g01WAR6<P>Y{F;;7!p7xg)#Y^yWjr`Hq!tw`7CEWh
zI?2*U?c%B?bV(I^8~wNtwJ&RA4)hJDt!-~=@N_L_3_d2o(z4oenJpFG`DqEqi|XXe
z&Cah{m^3BJmnb?=sY=N}Evjoevc3uvSUSNH<#FV)GrZ0-<utJi60@B1;gc5^>&n#_
zYqR_=ztb>u*)nBB(=O7`NjN~H`E|?6Yf*XFW)J+AXthojZY;gL+I-I)CvP}Q;@Kw$
zPYIj~R_%A5OS>Rd_w>y+qrS^rTK4g7aB1ywvfFWKy$j0n&)YY_rRCpEa=!RSgm{1=
z|Kd_!pjf5YsCbm(35q{fJWufo#h)wwTJblEd>cdie^&gP;s=Tu_;<+k_KM>ag<FOA
zxhgMK<QMSNKTYvm#VZsyD&je^=xtSO!@pI?*I99Z;#kG~75QwBdW#iTD$;!o<IhvH
zT-w`I=BrhvKdJblqUF+N<K~{};)4@7SmnJHYZZ@F6knXsyG-S$6<<;G<8Yw8wu(tb
zuFu8zeH0H+<b!0!U!*8&dO&_qWv*Jo^p_RiQ}p3qGUNABoT7M`B0W?woen#QXDVK-
zc$4DYiVrJ3r}&2ACyE&%W2d8Hf5owiQxp$VT&j4C;tv%sQ!L@z5!CBI#d(Ugik4Hm
zPUY(r?^OJq;(LnZ_t9RCVh_b4#qo+W6)O}Q6i-w<NAYUK+Z7*Fd`9s##eXVB@zQ|h
zcT`-YxKi=wiu7DTJ#j$;?2E@zlr4vLvdRZ3&Q@HkxJ<E8@kqsH#UCqPqWFU1U_8@h
zIpY*35;3-u6{iuQE1X$irOMSr<ZDz}xU)zX?kwU@)A+L#&m+R_IwCH3H){M(74J~I
zTX7Q+dXK8SS@BPb&nsFkZ3Mck&uqmxia2daxi~xo5iQ8)m#oh~#i5F$6!%h`q`1E#
zpWQJZ&+|l~^8m|LUaGiU@pQ$r70*??Q1ME|YZZT@c&p;wiuWqMsQ9YlCyM`8jPU%4
z`eZ5QDq3#rK$XR3GW5o(EZ;;x7N5z$Lp5Ib4v^)W2;f?cKVR{3#j6$hI)>#xtoR2-
zvSJv&P4Oi~@v)3}KA~fJhN8Sxh1^c%4vGbeeH057M<~km0Qu&ryhw40Vw2)(MZOMV
zxpJKVUZ(O@ia$}jRS~BtywAgX5bbY(<hSz+Ng}tNXL%aWdpnjV4<&(pRkric)>HKH
z^2zFd6P)4yfn}7xQ=H*ijGf&${@gf@IF&oa*tz|&t9cR0ccRqc&N(s_I}U-=b_GIZ
zoHV-GwEZA^?Y#hdr(@pG9_OO9#}@`R4}#9;uyqsWtlex{4I*rqX*XhyJ+K44Dx`VK
zt?r4J8PH?7jJM^kM%Zg_X^!J05ob4>)`SSJy}NpwV~F-}Do@!v3t^iFLFX*k<Grxm
zY}#pv@Y;I__IPfly<KsJH^E+i+>_bO+H1`j&hL{RH*`^|em5e_JVVvMTlhHcdJcqc
zOyhpLqSZSO2mDIaAy~cpHEffzx|lg+W%e_-jo7{IO`?802eG|)ahIy!;|Qa9^#IvM
zx3b4_xe-0X?kt2}F(MO)M;D1b+Gm-b?sBfd{3}A7-K@Q~i16wSMg6u}C7{(CGHlo=
zJR(kQg(F554IMtFXv~;oa;U_b-@>6oM~)nsOpX~o+C(J3*yn7ryA;@hGyG5Znst{1
z@qX<7nxUQP@3o)&HWzdXT~eA{(64jf&Wk28-q+crU%Ozz0%wTx<UcniowS$O{{ugG
zAttKnv!L%L6qWTbT0GCwNE-wv_!np}n5<nfe((`HRv?@O{lF9)z5bMsSmB)p!*9VZ
zxWCsjS0v1vgf#c}_ecx0hlPOg3ky2Qu{6Zb`+_|>TnuG5cm;k#TuIOu_zB`&^#x0(
zWv=>yC9Nt1dM^*fNYK45@D>8m{i%IJ*1ZfrgOc1Ea~W^E0e*%+CiUqH*1bB~3-yb=
zgHqgU!^;p2o=NQA6mN1L5fSv>3d%PJm^E-V4c^k}M+nmw>?G4E<4~zK3<r)zD6GC<
zFNJP?ct~Uu%Q%b)g}Dr)4AOhUMOtD|7KaWOWts{^V)RKGF3K}vR_qyOE$U=Mq4$P|
zWr{2J0{VhI940en;D;VfrENHn_+@3!@F>s*QT8QBz}k|weI>LvR>ffK5vJ~?VkB0B
zV?R7j#jMyG^k#T(6|-ZF6!%dvFSeDY_Ej-IHW57)E>^K~Y$#2YsF-weo<m6yUwBI7
z9@dKd^YGLRhS}@rQTS+!QY0BHwv46^l!lSs8{_>`c!tWL_h#%3YmXvQnhbg`X^d-p
z;lm^O2$=q!pTjV%uV>B5LZ%CXu@h*lJla)KBQaJiT+x-CrM_TkID>zYxoZhnDi#9h
zy$8ZrB)lS00WtO<^R8^mFbl$2#|f{p1z~u2zRX^R9M$0sk*z?|d&76+Xa>@I!*|-5
zKzeWZE|ns&FsqsN1^YS0mcC%aziMk7+GfZ2v2XYu&6^+l8^ul1OY{YMJM%u+<tPjZ
z=)E!i+YkS)%e5l*jD^_Q562!Bv9GMp9eyPGs)&Z(8-831GW6c?6WRbn?+tI(a>vDf
z&2pb=`*+D(9LooWx3vA2h=$%9epXFQjPW5z_&LoxEk;gLcx%RW=ra0(9m&4jmh%ZZ
zjlN*{WlZ>`tU?q(U$83>9eyRwBbdHm$%+lXs*{cMUXC@hwv!*umUjE{hw&H}@|M~#
zsr^g%=^G3$@JHA?vRrN$^j<SpoJ4z83iRH?!z?J6c;3i)Mvf%TH*!}aXC=6}NEq~9
zlRrB#fUN+%*H8fS61OoO^j?!bG;sxG(0k3=$-@&@vLT@Nn)J~LetaATy;uHF7mQ1k
zFdg(>b1ErL+|BYq?=|`p6ARhnp!b^e$%%hcAM{@1YZmlg>Vw{E^rt7LPzJr1okM!>
zK$Zu3uPm+sU$8u`!l3u^P!f7CpCE-n@8vNf^xim21ikkeTw8_S`z}m{LGR5+mj$>s
z^V5s~y_fDOb!}!I3TBWlM|RI3iO9-fkftG@8*GL`p6@oqaDsYN8D+=wW>I23PTRB+
z@^40j_=4pul!IA)!Dga<dd3XTWwSx=tw!teU&Z9e3d0xdq0mUkxf}Fe3OL3SE;|79
zUeklY#KFu8dauq1l*op=L7LAmK#k&I_=3HPre3Ei=)DwZYBmo%(0h#>O01;Z+869?
zP}XX9*c^s0*pG0-o%lUfLGR_&jHVV)2EEseV=%#!RT%VMDwE#37aAW1y_c5>`hvZd
z;|_YSX~pEkajY8Xy^F-&bnzV<2EDgZsyZjZ2Y6x7d(8n?oj8Q{K<_njeImki(0h%%
zIuT?#=)EBsbI^PHvO=KuwwDOddrxAGLGNV^gx<T9RRX=2CWPMmL(Ut}drbuBy@yc)
z^j;GIdha;o4TIimB0%q*$_UVVO$6w@g{&9oy`~gAmd%(1tE`puDSW|FW~D@iFIdXG
ztxS4v7`|X<AR=)Fn*e$*1@<{Px?#|J%SDDSSf14>h$;Aj<>2r@Qn};1VfcdOnV=KT
zI$_XzIk=tpQAil{UY2Ugzs_cYFW5%Z2fkn#rE4(ryoCvN8)Dob4|Mer%Qhm0&)kfs
z*bL6W_pB|@aI;ur(0geC^xi8eg5FCmlF)l)sijD80{Xe@8blg;FMJM%_|bc}+Yxnq
zlKvo^<Z-N4@(~z<-M=FN-0gy{(1I`6-e^!1Ycpp<?9elcwVAgfL`H8EYcu}<VRRoE
zy-}>qY(#PY8pYboMvNp#TaIFFX697)uTiYcY?8(OYZPlU8&TZ9MzJ=t5tB{^1AoUZ
zJrDP<NmMY3wV4+ot_K;rDMs%Ugt_@<<94_}+`lr!2N_B1J%^*UVD$2{kHy%_u=kpb
zAAWt`+c(|cl+~Lw+uqivDogF-^F4q9e}U-$>1&W<Eh{!;S+U`ktk_6PR&3PEaz)ve
z6`N^Uu~{uyu`#bc3950!ifv;^xqHa5zJ0SS&A3k%{g)PpE*PIhZf}9IPrVLOd+vxF
zn`X53_Apxed@(bX6BEo-J~6YK566UTcruK?pwkIsB{-YFv!S7$GQ|8X+=SxDL=-of
z|H2j5?1y@@&$v9DozG!p>x^F>_bkC~EWx{ZW!@KkRd1e^W9QX3EMMGEzAQ;@Mq{$?
z>d_<n&0AczBH6Tjd2M47)P`i$vWlvO3#%5+8!a@XK}QV7!n{kCH_U6vy#v3ccE!S~
zd3*eKdKrn@D^5$lsUFG*SZii2MogLQ{C8q#4JU{GJ8_O9Q^SP3Ttbi%z%Vo(KCS;w
zD5n>m_7DYez1SsDFb`fjv)!y7Zs(-y>*}_}GZeSOU^i=DH#$bRfPFyt%Np$VNxFIC
z+~~et7}-uKe)NRd1qN#TJ{$sN9+F9#B4gT%W|6>>;&FMXQ-*faia7+DR0}%PS7hGp
zgeCU9=h~%Mj2^;@<>UO9JYlAJRm!YPk!<LXHcb~YL@~=~YQ^oc+#WEbglVMgyzRMj
zEohnGQyL<u@G6DTl_tPh29MG#TXEgMRV)XwDMc$J$u3QaGBhzm2!kEra4LCAn%jz|
zBy6{D$LXb|x1~5~QXkuWhCFEqgQV4!3oVfRtrYW5*;B2lW`>ga<$O$<)0u}M*n*F1
zDQKy_GHfp)!dWI?nw{t2Pb%5WP#2ZFspMQC!6~;h&DTxSxV+rS|A4zo<&A;CyMj(%
zc?^OoX6c-UIOZh|D(yFYPE^_;mv&Sxqle)s2aD}BWm_5sX$xXqiWFy<c}mA@!P&EC
zgcL(>N2EsOZwhPC@(m4JQQ35cJPYolA@_R8e`(@oiXWHaGLlZJBvmg(&-q_m-<r2@
zcH^yDNj(3gP};-gcbbc5>rMPFa_{(_$!>hl)YA$;%7xf@_sxDMH*Y-9ZcN|Ntrz@U
zmX(R0(XvJ6@KK?0Ma6ddY4?}1)^-M7VCBIqvA5!2B3_0~Bq9+vU3fcV{teLoCEs}w
z@d{9|0}=mndlB)MVW7qjQ{;aJ>X#^%D$Z7%t5~5}qqs`(7{xOcf2??=;`NHZP!w(-
z%A@NSmiwY&7#&MlIDEj~Di<kER-CCgUva78>53OBUZ=?S0<`;@;zx=u?tdAdrzji_
z$VDpi%X+5s{W7skk!u}MK30)$lPF)J_!C7goXB{7%uakmk)N(pj^HkuI7)G%qPQzT
zJl&8m{R+if6dzOkv*O<sKT(YGSq}2$E6!G=Zy&~=ptwfya>bu1Zd80!k*^h)51+>h
z_EO}><cy!Bc(7uX;tIu66wg<@R&j&kgNjcpzN+}4qKgSG<tz459I3dU;v7Z3`=Wjp
z9-0w5DE3htrMREsLd6Ef6BW-<+^G1N;`54cDSoCH<0D#>*F|xV;@*k}C?2j@r+B>L
z8pSIWZ&Tc)xJB_*#X>v~WO*fu$0%~uD#l;0C>}*1lP|~kTt&Nnb~ly9KPJ-o0Ev40
zC{9$Is(6^<Wr}Yqexk^84Y@=i#S9|qBH#1_yQ|!rh;j;59-%mvi2R3ZdbuJ_6B3VU
zDafZE)Z=-V*jG``Z;<8u1{|gF`zVfAoTfNkak1i3#Rf(4BWV9v#S;|IQk3%@(lPBE
zKjwn14@Ajl>pO|ZJ@j}!CnxY5<WT)DEZhB^;!tsJ*p1`Ijq?iA*D1!%ZB9os=g4)T
z4tE@y+i|Fx5l3FC-EjGlZ9n{a?KQ*R-(ZCHIG3zFKD)Dd5On?qTjUwq&8F2L!iJgF
z26OB(tK><mLfBhwbvImN5XW*EZ_91Xq53K8C6R77TUHYyy!IkVa}3ZPn{Dm!c(Hj9
zbRL5}xo4t)&8D4(u-9IGGHnm1i<G@fJ$Vpxo`=14JLs3z9IC!aGfu4Et~gXHaU<2p
zfzXZh<9@s1P>p{bH;pSbOt5<QYuF|&zyWXbFpmAgZ6kJXdxs{|?Zp%7RC^ys7?=2Z
zfNX1Ek8{#)ESDS6(+$o&(3_4(R8#H^SuXpXWx`%+%fkHIKP9EdgZGnOz2fAKIaK_|
zS-EHt)(^rbDa(f>zlcLsIC^N2AyIuXhw9HIQn3_=stcH^?{1h>x~=rk(gRDIOJCS9
zHL|~R+N~uMgXg&C2G%+Q7H>|VCr&86)R{EVf4)=j@O-D>)A{~_f6kwkeQ~K%@W%Y$
zs9D*Ul+G%xoH#c-v)Nzp_<Vnlo9D00o|}Dfhnd+^ntkWaEUhg4Lr35GVBz~6dpn0r
z7@2oFRz{u=ysdQ0#6_i*6Q)n-l;`Ai>bSJozkYCYaKu^TfB&R=Y49?CL6OtXDJ~_0
z%Y*|LG5mLD!o+E%IN%CiKwVy(A1rujeyCSvSuuKkrZd+`HkUVF)%<dEWcc;t-+VHB
z>o{E*{AR2To+oeHjKv<fj2eq?zP9UrSR(y!;tu;^ou?nB?xG*2Y}XGz*M7LYbUpgN
zvh<^lb4#aBsGNYl$m^7!?v3AmVQ<X-hI`|_()tZuoaTZ!jvL?Ua~)s*k(<|zAH2EE
zpPCD{I_t*w+uQ}APQG>HW1E``<^q$Ook219;7s-lZqENxalib{&HX-nvZ8vZ!@hO~
z{bTc0)mNTjq`$w`T(BNiUQMOH{aSXvZBP0Nto|QgqvaeeEwZ_TmX@uhJ>=1S;5C-n
z7G-{bGJln_d54yATPo(KDCK5P&TGN@`w%BDbDRh9Y7+Om({Xcgf#(3WLGb=Az<Dfi
z8q)m(^7&Q>96-984~)ghz&|SgAV&FJdc+UVJD-0{hYE=b-$<<=FnmD%3PRBRGqpM)
z-hWVs(<Le_pW{SadM*S{uoxE7JV6#0;P*#?{9K;?0=<zONajvpnEyEfJ@XDh*xkek
ze#iqtVGYACqfvpOdGh}<61<qI^yma~;pa$(!#AXd|BVd3z^kYZ$c3z7-~;@CT*z?b
zWu%f^cnyRo$%Xv$m~jqj19D*j!)>4eav|fLOxCpmp)BeL;5!uL!ZRVq`8@#0g}mh8
zm3RC@Gy&v7`C5U#L+7JfAQv)gfb0U03*Uz-eTUwJIP`Xsu?z?N&;_}WJ(nFt1j&Vc
zVK2T7KOh$}j53s5Xi5ym>5LNOLL)}vZ_r3lo)NR+wai-7$%vL*I9LqPcjyBsCi4#b
z?1Lz28_NDQERtOK6yoAH)4-UhG2p~AD2`Pz7=II4K`yj~_d;7hF0_TOWnK1GF+1Lm
zHQh(Wy!eyMyRVA*abd6(tJpcdl6gy11i6scV<8uIM;Y-SVN^jbWSG7F9xYFcQVh^{
z=siq6FoO+)?2pqKCCG(Frti?JkWvV3X)+g@M`=PXBvIA$_xv1&X?+vhToy8|3dTQ0
zO+YR@Nm3(tp$@U4D?3YlhthB+-GXx05<)@ptUxXtjjEAc$TckDFXIQ~LRrrO1wF`W
zud)SUcsT2_7s4{hg~e#3k_$D1k_)wBN-nfxF_ZQBWmFE}f~<HS_UGLy#@m)vEOJ0D
zT#pL);X9O9caRHB-uyV<BZFMXUZU^N6Pfy8m%pHTAQ#5DOa{n>8R%3Hjp7s8xev#N
zh}buN9ozIsbc%>6a-k_GMJ_ZANRbOox#Qw<Y3ixA(<N_l{7v@9mbME-OpyzXsfqDh
zIq1)6ou|dm;V5m*$do!yk4KrhEvF1X-=TDl2y)>Ck~$}TBwO@KoJTNyhmy|)a-pdP
z$%PCtYdiU2KeW4sKa9t?EJ2dXr1n>#iiTXs-bqx_F35$(l9S+yB_tO<AWaA+9%DLu
zhZ;GOU@t-LYUC_g_?_fJlRrCgF&hPP;lFT8M&F^IvqwNKH0eVVr&0#FkPiR+1;Z0R
zWqBYMn)J~LVeEojSRm=+68u_~<U(^QDNc-}eUJ-{{=~#*ltC^u>5~($(;mo${UrZ1
zS<9T{LZd$&UR00{av?j1<ifS=W{?X>6$FVh!Q+bLLg9ZGJmi-Z%t<cfF(Tx`AuIvp
z!o5&}kPC%(26ExC=$Zh@h4fcSa^ZfWA-+R-D40PCLd!EqBC>KAq@SZsp&-xyc|Lwk
z#tG_CWt1JyY$O?b9FVjU@{d4-oc%cq<zU9?gU4mPm2o^D!)^n)kPqPU_eF_9F1!aC
z2|0IzTu1>Ylf<9dLm(HL9t<WfV*5cZ)ER*i+3--1=JR=?7II-2e;*Tl5k+z#1)6%F
zSwSu|awsv3g8_131!@OEm6ORp0?Jx#LoTF?$;5k91-bAVQFRh@o=b9}8Ao_DWrIL2
zq%z5c!YK#2ke3OP3+Z)}<U-Sm$%(<N8pwsb$pE$2kYYhDd<gNJ2f5S-xzHSN)d_x8
zOLC!+>l0m&kK{rluTEUYUIMvrDasGfcPQ@<NG?2DB0w%A1C8WD)<DRGylj$ONE1RX
z9K$j}E;JD!7rw$qfm~=JKrZBSP?8Hx1jvPcW&yd-M1Wj)IyFEpG^K!Cn0XV-vsTil
z@EuB-l@b}gLn)tSWlJu+0}+XCEFR=S3LL(f>@$!He=9P4hw`LIK}^ASC<liJlFEi$
z_%B3s;#r5}LJn@H<Jngr7qV1SK3#!ICio5=gHqr-lu@01JPpX~#ss4)-cXPSdS@RG
zK6@;bNc<4|W^xW5ih$Sx2{4x}0J)H7K9CFBvtW=5t3<>?^FgHJV~<BryRMV)lO`A5
z0xR8yLGSov2D;QqVt0JWlbFHjB7}R83r~U;e20F7F2v1M?w!za??qhXm&h4~1JNyr
z2?ZGy3O*vgPavj4cJ!_YTt}jh`Q$r#cO-8UqS?pgXhHN>k(`&IOma89nMd!5w0m9T
zNa9G;GP=>~XE~9FP^0L*5%(P^z$GLL+7G|oeS9b3dozTp;gFPH$e(3_Z1^l}`rc~$
zJaSAx;u!2bSP$RZIWHi52KG}JM?$XeowlqBiOn}*FQ{>R{}8RWA^nXpbw!TvJ&Edz
zQaWNUs2}S1-fzQJp91j&i7G@?E~9RM$fLHP9vR<HFp6J%{7#~VA*vIj=+*TN>^*B8
z-@n9q0ek`ZJ{7BUT@b@wa3rI|YCnj4lGJN68~3T0<x|QDjN@wp->2PZmwa7*!P@(0
zsQcr%6}k{T(g&o;)%cy^UxDA5{+0Nh<tuV}->pg;jZ$Fkw9pQ;_?UvGwu%;*m$cEO
zHu`31Dhkp3Efp|S4eb0g%uq$3z6=%g-GFC6W~k1Tq2l+k*I_q9b(ZwWN08rRoD9|3
zGE`*4C$Mv<ek59RAsx&Z4%Lq(>U@Z&F^WUAMmqI9h;K_2hH8y;DqY9Yoq`P28tK!~
z5Qj??hH8xr6^ZJHV&_m@lpd;eVwE1zkD@+@YMof+_Xy`<H$$~f%<>zATNx)qwN8fW
zcaZ6fq4y0Kg+HTz$D>DfI#hg=MWt$^w3DIwM72&8t=2=u5ulA-3{?#(<eP4W>aQ^N
z9AyrEKk#&CbmzzXopJ1cg6Mwr=*XEecKj>&680V+ql103+TM(uB{-71WACv9f^W9O
zwZqZh7JI=o$9G893rHx1G!lF710nF}9ck)^IqLMDhqyN&Pw~Xnsos1~+;NCwyH=&*
zIKK;>-ZvqEm0#03;Q=JfL|d*&B{;o#E@RwX>A1eHr~wX(Icf^=^{3A_1MTGQ>lK6a
zE_#EzuN$R5pwZlY17cr?h`h&3ukk8N>hFKvOYh(v@QyDuyyG4_;20OE*V`6cWN#b}
zb%-f{$^Out<1r<ATWT^J)yG3l?rRfpSnYu3+`kofc?_nhY&bXKdVMT*Tm(%xkC<n|
zJ&C+H2ApH>LvTmiKtzJrOn5_ra|j<{H^gR!_z(v=1X}Ysa}a8=f#iVb83bxD>x|1=
zXsBR{n@ON$zq59Fx`dgw1V-E3K6$K;C*Fn*;S9a}K7@G$`w?blmdG%Ib_?L(<c2@a
zHYfb<vef&q!~AR_jrg2{3B1-bn)Y}Wg*Jg#H%1d%7lSCVz!QhxX>y1(<MBSsaiR5R
zutUX9G%7O?l8qIm${(>qB}g<XGZB&vrxsCp4hWSH(WuOlbonX8?@H_;=Sb%mr?aOs
zDiB+bJ%aSL6VLN|(}pAdKI|=M>!T5IrbMO&0TPPlzU#@x%lqz4HlA8BkqGZ%H<OK_
zk0oI`f!20C*{HEwlZ}=+tI{RRv?VYasj_W9+3rUCJ=i(Hn3*N+_GDvbP9JLola01s
z(rDWI06QidftOus6I&O9D5=KdKu$Iy&9s_qw7%J>_=!fP#bl$(AB;+nXjEEEHmYzo
zbFvYQ$_^*nQD1Vhu_v~hY^O@(bo{0^KSFl0{ndoCQ;9Ia{@C?agk<y%VWb3S6F9fc
zTw`d8BuppFm*8x|5)(_PH?f4HOe~>Ug0l(NNpL#hClZ`ZxYxuIeq&+@n@uc%CjxW>
z;ROj!C$OO{Iw#%EEJ@<>0os~Fyseob-o;J!L!h$To9U#P1luz+#nxoR_?(#pb_u&|
z=H(1kn*;)T#UwDa+9VK~v6}>juE7pd1on+dV2INU2?TbJNnnVR8wmvVkV#-@n@J$B
zu_gh57F!4sjwpgvn&mkiw$POib4(}9U<Vu^d1tVp%S@0>JJtl70XLc;tAD=<vcgZ9
zAglPY3F23_f%xTIW@YWhW1AZ<DBM^}@3yOSE)^Vb3Se^AKEr3jdu1cM5HBl*KiDQX
zQEhbgeB?8zs=T6R-hah8c<Oa~CFbV0^nnka_c*RhzQEZ&pBv51&Fz@$2HN4voWK!2
zHxy{o<oW_f3?9rN-FgSQCGk~H2(JzUp>y1Rf(bW9?5EK~jF?gz%EUa?wRu;h<YFcd
zc5?_xHPOQ@q=>5=eiysbOj>&blGIH#yE87&?M*Q1dz-v_8D#~@GsG2Xuse}ygIuq@
z0!DQ=3f)Xtw7OZX03!qSNh1ehwyKg5ZMErv#NbmxKWvwmn`(a#=FDyRljlYmVQM^t
z!Sv4n+cc}Qn{p4;kEwp|-IZB9#+DFRnZ$VK3{EcMSXU=Q$<V&lXo{a-X{G1NJKyKI
z(kI>Xd%HyxbdroS9U)OeT#@kg8Y2h0lL+0+)Y_L}nRwmIgwe1}7@Z)tKQUnvRR7<e
zFl}|h)a-1+Y;kae<l?N-7ROC5*VoByI|MVV2fhZ(>lzBQ#~K5H-1p44fkS!TS(?Op
z0fBf^D47gFv%UKM9|99UNGDG*$swGqs6Qe!nA)MhLP#I05DKhrVaqB9;ycVOGd<;@
zTEB?<&n+5IQPVWDieK4Om10$alpAw?SH`c)T70bb6~AQUXQBN5EJf*RC|_8!dU(Z=
zMfku;iYCcx&k_Uw-6aO-JY8Jf?|QWX&&mPy6P8!Or8>Xk+u8a7sUfea^ZJ|r_E!~P
zMa;CrXM;^mRSk=3k8CmfQZ-FaPBSU_g`9k}mtKv4T{W6<UujhWkQ%2|;mgK~9W72!
zgH&@M?*1wT_2cCjo?TwiV#$KtTB{({Y-ucq(kxuiSW|aMd9Aa13l^lO&dydYs9fGi
zbM><tDtEYw!48K<s<hiH8>CK|J6gn`#aE%*|L+*$?S{d0m9J|al%<Ax*Q+0t*^h$1
z@5>yR%K_%+;wG%Ufw^DKIrR;!dB7fqajgA<YYkSXC>$vZnD8j_eq;G<ErU=$dsWRs
zE-CR{Sr4JF=ifE|T$jZ2(qCbg#(SO~JtJ~v_^i-`c(Ht&V%7NveOJ2qRuRZQ@!!>T
z7P39{^gf7SG{5a^na&3%=`Dcg#x2t$=|qGAbhzW$;ONmKF`Zumq_==D`Mok(>**~Z
z-blT2yR?8%K-lr=sDOM8;gvgx1wLEhSo7P@{^?|C%LK?w=lJHJ{S~d!PttUbX%5=I
zrd4|SZVRVToYL^!XzC=_@)EbxbMFrHz4vQ7%-34MK2wmwTOI%M)GebuUOS`i#E%ql
z3oP<Ylre$tQ2bPpea84Hl+pEbh#k#CQObP&Nqg6+{=Gzeu&`P21&!w{;y0|E4SozU
zN14dcBz7R;RckLICfGoYFI3!DaiZc(#X}Wwb`d*E6jv+qSsm@4rFf3wI>qZ1f1-Go
zA|K;1-_wdOD!!x02lPzGzj{G=GXyzb<(`UT6-yOs6^~XtOHsakMgE_ve5azg5k&lE
zmETenKj(<g<fA{}zKYWnWf?)lFHxE9KB;%Q;)ROWDQ-~wjp7!?mlXe@=)(&t+G(p;
zq*$y-C$dbZw@BhL#Y+@#R3!6~>B2k*x_BN+IZv@ju|#pYVwqx{;<1XqRD4MBuZkZk
z2Ej+5{ai)7#ud3xajD`_if1Zbtay{+-HHz@KBq{|1MPpJn1KmTxuar##j%Q06c1Be
zqDUW@%y*{Zdc~h8Zd80+@d!Ksrv7n?vIaWjOH}@e;_nroReVkH{}g-RG)_B3isKb$
zDpn{qD4wWzj^b5{w<$iL_>|%+iXSS5z=mUa3B|sOV-%+-UZ6<td(?kX@omMd3==;`
zQP!`3-fES(DmL?-tazc~rHWT8-l%x1;;$8-RFrRIVMo4+1$M+cciQc*xR)Yb*D-z`
z5q-NrQG7k)(pRVHM-m|)t9YWu|4`+%iWg}7l`3DW_zT556@RPvu%fJM0sFG91@KLc
ze^>Ey#Q;votVfPwd&MD&!xYCWmMTsqqMe7Re3&AA&NF_A%5{p3MD)i+iuWr1S&{zb
znJ<jG@LStV#WqCj9f(Npsd8V%K^i|=<#CE78b3|t>5B6eD-@4VT%mZf;^~SPDy~<&
zN%3cj8x`+Yd`@wj;#-RUQ2dC9cKG6^U9MsV5%KL*?x5I}i2j(MSfhBF;!Q;4yN!rr
z;ts{Ti71QTY7(DRd_nOQ#n*|*|AET?RQyciBe*6rf0klL#jc74M3g&9ajIgO;%ddU
ziq|UsQt?S5%70q%FN!ZKzNPpNMO=1e9^teuh-o8;TLwYgst9&g?5WsSaf0H0iU%sn
z{RHOc4^%!}ak1i3#RkQdif1VPQ1Lv)ixh8D<b4(A|3=086@Rbzn4-LAhu$Amep~T9
z#ZMIfttj^&(9hs~0kE&)K*eE-qZGwGE%YX+JVo(9#X}SiQ!H1kQe38Zgd!=gEcXn>
zwTiNy3*v83`6r6EE8e9@GA#2yq4=z#tlNe7w^e>m@e@VybB}ac*9%DQGwqNWOB|#~
zRxIWH70HODJYSLIQyyRP@f=X@lYrtQ1bB+3pP{%`k?s|l&#vRb&!Z^+O7Yi<zg2u#
zQSPgt_eYigqWH2RIj*$xiK5(ZL8jAV#>@I)zyg)I_5|bUD4i(o$bn;3E>WDMNOmms
z$`ltXE>&z)T%}0rEcN+$6!8khYZSRS0OM~}yi@U4iklQko~NGN?*ady@^gyY6v@k_
z-badbpG}z`-w{dDC3aBkuGmYFj9sRWQ{)#mlqV~azDrr|BY}%mUaCk2FVmY9N#CW+
zj~I!h?h@}%ByE?n_~8YTA<OgOHbuD)h0O2%7*Dz^F{#)`ae!ix;z-3}#fgej6%SH8
zMDZ}iaz&E<Sx&8Dz2YiGu9U#^6BSQY{GlSh6k_^CikB!}t$4lS&lGP{<fj14w^5NF
zc2Ryv@d?GJ6y?4d>2IqnzGEPNtTO(NOMbeurX4yvC*~-US4?@5;xxtSigJIAbbdiY
zy(&fVH3OM`0vNwa@i@g370*^&qj;gB+?ONYwJP&-TiUr*@pi>~6(3Oiz2akv&nj+J
zd`a=Iitj3Zp!hFEerd+?$e|{RuN+`f<(`UUR5P6)P7!A)9;`S|ae?Au#ifekTL<}8
zs?4vSXy*jQ(-q}^2jb6F`9eihQ+!y-^%-Moug^)wL!TRu9~>Tn_<JDd=N8v>=;bjU
zC_bK`&kuKb9{;iSgQVxEeWVvtAM!-CSF3V8k>w6<JaSo6c?A&b&<a-D5ZoYQsb_f_
zKDeT>(HV@zwFfhD@D3i+@X7fu6}*pWcA%Kbzp$!e#bUfCS+pEwOSrtE0?%-bbrXY!
z#9px+te(YK@m9<ljqPJ<YwD`3MYPZvT)BMNvMP8a^yFFuSHDmynR&qA@}{PS8oalG
z+1=ebK@pc_9;&hpSG0gjnQYzhOFf*@Woxa+G;V#ca~^z=-cabYE|<@%?8Z68Z6J0I
zc`<fwHw?jX0>oo1nRnD<c{8wk?Tv$wy#sp(K+kLMA&))wfwjkHV_tiFHuE>c+0E9E
z_mW<Fe}lbZ#Ib&?m$kPRVNZ1&E-~;i?u+ea(|9lHwbvINH5rCz4}WJ<_AW)(=0VUI
zl#BnZcCb8Yw|K(TI|C2xuEVisH*4c&M0m@sAC2=N^jK~TyKM)b5!yTmIzzg&^si#m
z?nau|Ub5J6l8B={Hrv{J5@DMML8lD%k__l((|C{VwO3qh%B4O01xeX^8DX0TLFahb
zo3MlS{sn1Xd-cWU{6l-_%9Oo#5T-rOS8fmV#Q)<~_L%+&cCX$*OkB<lyD^P>7(Yb2
zT?4(7tpH@da0@`mTfftb)9uA0+Eo4Wpogi%Q=@Es2koAJn%U616?u95^Eocd&Bo3$
z?XioX6CC0=S2LiStvmbNt9Ms1{@>d~q}gEVtcy2(yXT)~OwsTpw=ecjvv87Bs+E75
zLrdwQ#`>o@!}&4%(`2m4JSPj6w<vtnI8UDU!rIcU&P5X^l$Mr0R2n%qwq`<Ur|OGK
zCzQ^uURSzT^(EQEsxQvII)ASPM^|6d@zU(Z>Y1hMvtQ4DtK;7j>r1DWZcc1X9J#=E
z?u+<%Exab_gx1n$NplaUAScwE|AP|T;IH+cJEhdOzOVBG<BjIxz<Q>nb*4JQ7W8-E
zzoj(1u2t?{?po%B-F3n9nHF5{Uec-K*(J?M%+BrwI9cc9Pc512G%kn~Tv8fY9~t$+
z#K_2BjbHy{)+L#jXI$zp80&P$+ppMV%sm!gXLfg@;tA&`r9FHV6NgpLMd^+BZCvmR
z{QhFW`}lo-LH5WC#=rYyn_c?9F?Q(x=8OCJoc~Hc=X5*^J%tX?UixzV+}z{7{Bn$-
z8Of>J_3@?OVjuti;!}s~PMS+sklaNlYZIg!<=Afd1D`tL8s}o%B&L1pBzYU@ck>V#
z;K%jwqjL!I`Tb$~DhbHl;{o|Kj0(E_sWq564(f1>M1`Mcl>Fygod07+McjYj)CQkA
zy<siwQ|BP01#U))^{MkIPMYweGX?SPolN|UmIme?&M+T_z>f}3%mIG*8W^2>62ka~
zo9^ZUAK<5@Po1`?RLZ9gYa8JG27Kx;9Qg>QxA&=YIcj5l>db(~7yH!Vm&zWWI(*dN
z^{I0as%3rZT)?#LeCkw54mOT|+u>7(y_o$Oeo{Vl_<UohK6QSMYI=O?OcF8WQ)ec6
z>dX4n`2$R(eCqI`<ngJ)g>XDRbzY#D_NlXk%4wfEPqRU3pE`W4<ngKVAoHeu>a=0r
zv`?M8nRll?b*{wNdVK1*6g@t5o}m0?eClv1qO?yP>F=~povy4|+NaLD7@Du{Q)eow
zmh!0+Vk6T&b^gd|Z|75I3Wo42_|&OlHGdhM0Dyyy_!Jg(w~E{O)R{-+v`?K6DW-ku
zoKG?BQ^(~v?$oEwFW6h(hEJVMtVY_W4i}yF_|)OEA&*a;XDOzA>YU9MeG@))Hekp+
zK6QA9>h-C!m7U@7sq+HUci~f~1NA*VbuMS4cHvWJ9cPTkr_SBX@A0W~I7i*%Q-@EM
zy*_n1)4s>2&Uohc_|(Z_eveO`8`+H>pE~(0-{Vu~8m4=E>c|pbUY|NYWC32EI!%o5
z`qbgWC@$ES@~Ok8e&2DQIu-0j>r-bY8j$v>Bj*y2Pn~zz8jnw%YuWyt`P9jS-JSc?
zY0ts&_|z$7&%vjTT&xS=Q-^`w^Qm(Lv!0apsk1j5<ngI<5^L@8sq+$R{Uv<r%%Q%=
zrw*Si?#ibQpPcU6r_LB!@cPtQ&qK@WQ|CCA>Gi48j}cy<I(xALy*_pJqlVX~4!wte
zQ$BU*w&WY~sl&5Q%BRjb?5l6Zr;d*;Nc+^8!-Bm&b>zKNB)AQ=>pBNNt$gaNfd27G
zy0vkV*d1T81_t3%hn|bLVBbl2AOoK|k3x?gbRL3^@u?HVxJ1wM<-UNJmOgbhAqGBm
zey=`tKBwX%kv!f#`mIl$N7Fua$ef8jmiDQ`C)&}+tv-C}JV*mi?7*i^Gpg!)kZ%|r
zXQBK;el`nEJbIzJzTb+oj}jz~!QO-Q@ck}l3&KZX=VhS>-(vY55=SjpL*{%ffTNa&
zv#7<#Cx60DPbv?$VT`zJc|;NuD38A4#1GD+Q983}fXHfybCpM9jM@fq3-(@JS)oVU
zGHxKsq}!xk52E3|M>{a?K*+qO5C<@iiM5pwYb6SPOCA$zzk|3Ddv6i}PsAUJBhXg*
z`k<ej8RFw+rhgT};w^{1f2gD`bpmTAinknk!trSFeJZs!h^f{tSSmDCT(C&~?Y!k&
z%~q(loNB1Y+0FCtcHRtv@s>l@6%S-H2xrM4oDTV9#>pTUZ#h4QOa>MQ;YXtN7Npm(
za}a*iE;R^0mPFp2^F^Bsg7KTv46%Vx^l)SR=DZ2<CG2JpjN_cK7!SU}GJ~*2JlxEK
z%;QG}VXgSfIT_+n5`{rnEB<o0n7||0d*`6B^wdJe#7+mHt15Lyhon2P^-%F;HcgEc
zt=5CENK@1KTMa@#A6;X4{or)QG34X0_D}i2nUAP(*!!pb;0(kwKE8+P(HXs?esE5L
z%q3lW9E<s`esB)Ov)NhLjUOD2!Re4zV;4U-JmTIk?MwN=xeR6h+Y?uZOw^+vPIeZK
zzTU?nj;$V$iu3rvVdW>bPIv%0=<{YyDk1F$r#2lYesE~Olw_<r1AIQdOyv$gIFN3_
zp~M}2a3GC?ZSH&g;Iwm{{qcCXeXcJM&x8}Rz1%UG^Z=94#XuqMpUbrz@<jul)2v1Z
zT|HDY{CE7|==z&IzGXi+yKu>a=P`i@ddcg4XTaC-k;AJD+?Kq6>AL+k5>ap@L6`<T
zc<7i+JQzEo3C!+u$V_gr;cX<M#VHOo=&fMKPH{{LGd(3tOP4UymVkn%S^M~Q8o|!k
znTh^Lcy&r*XPB8;Vk<u-K188LKFQagL1z|$Sz&xSaUbk(K|u@CB{++~%N8|=J2317
z!Z^dpHU+;kv4`NJqycVd82%JHY_fLT{m#k=aVYi>!lA;Rmoq#ZJ8DE2i=Apj)(GL%
zFp}DW5u7WX!?4fC9&%PVjVO!Z-(ZKA724;Hj9J8y*ilv%%VO9xa~72UAA4T{UsZLj
zf6kq9GhGrAxPc^a;f7ft2~!wl2v<<Rgh7L#A%Q@mKw=UGaRO(pwG3JfsA;QJTeJ>O
zty-<K&#4uMTI+~Ywd%80ty*pC|NGWn=iYN~g4({m_x|ty_xy75?X~vWYtQ?fdxr1C
zH?CFFu%ieBW5F!q+f0NivBQF3EcpDGZ20J<hL|CDWG+}@GPjsH!+c~5J_uS-L9J-~
zu8b#uql;`VhdzdfV@GX#bja{1>~Kg>hdx)!wW}8a4jYG81&0%cyD&!atmB)^296BQ
z2I5lem<<Fb|LWO5i*Ga=G>3VK92Pn`eD!SThaA|{oB>SC9KYdgU{a2C;!Nxqx%9AD
zf{O?|f1m}i8^>QW8{m*WSvpg~jX@%Zy)zpauE35yCFsBi5?P{ucs985%3_#<!<h{X
zn`(a5Y%msIH5-gYH?zT&xm0+l$y{aw!v|qUMG0C_L9J*vv%%%i$1sPzGaDE##}0=C
zb?9@o+yQ69@6Bw;k!fQ7nFZ6O=o&1C>RXnfuI-YfF^%*s%MeD&e;>;bS0-+&6gj@#
z+gHV}#^L;1mZ5L>`SZ0+^~=|+T$%D2^#4JYAv`qkKg%)%k|BOS+`9#2A6q~<vxO8x
zV?hZrAYiwH!6SQ=1=f^+cf+A6Y(i5VneiYK5i_M25*`*@o06CbZiCVOp<-yK@(dXU
zBQPH^y4a8sMg6l}X;muLtOoccGqC$e66GN(VFID>>BrDO!xB`aX@mhNfKUGTyb>Ld
zf+i?|BqksvN)Z}K-GzVVD1RXp!Kgz+Wa?`wDhYnZ_=uX7shQCkMxS-KQn@-3XfGp=
zj}~Ye4HEfFND7gvi&F>*SJIex8yNN?Q(}|npno>bT~@HTkbS8AE6Il*2KkT|L{)j;
z4j`u&|78QH*Z&IxDAx?2Z^?*OcX{m_pAC<HO&u&MpqQv%-PW{)921})Y6F{0{PW=r
zt*z^uEkj80-@;E+s~<ZD-31D=vbp)VCX{Pt(;61^kOfO3v&tq!<d_*LFD<JmD=!-p
z8H&fS8$jeTEV2y8*O3(?>+!Jj%Ekzuk#1@OrD3Fe{Djg8V~>uET(`1i!_<|{t$1d8
z<hoMG?Ts7O)dS_L;v>QOH?^&KbvqPwtt%U+;`zdj<J(5Ai;P^eYExb7>XGG<k%y0o
zj9k6Gc_f~gZd%zsvTkit9e7&SK)G5O6i0%HN0=0$<Fn#%+0gWu&!D$9v~5`1Zjst#
zOu10ofcB-ac|$9V%y;3XNG8d;CQ#M5zX(t69<ctPnybcEkS2=GYL7FtE^C`noa7F!
zYeR|FHGp=9TtWKfd-GxT1aC}jZ0@|-h}JK<w=}mkZ5DozwuWwb3*yhOk14}v=+`y0
zu4!1m@&p-eU08nbfTs1$`CsJ31T8auELtXo;pq7BW1QwXVO8A;XqWZiifLL8o~-|V
zMk7p^e}tJR{=8~}iHU6oYA$y0n!0uC>iF6F^$5ATk|Y1Wny+XjCeZo~E!}rsQb(KN
zQA-9HOszOq8Tuq%I~TPDtM?5Ejbz1<-j=}&rZS;Xns@lD!)h1HBr&X5{}8oNygVFy
z81)$XY+R6PVp2i@E~$F7`r77tP~o^|7YlqsLmj80&V}yijK1Y3`j_())i$qQ&B^`$
zBN-9y(OF+&!w;8}LRr~K{6hQ*eqer~6-l=I8UIzbe9y|+_*4H|E+SsSVCyHg|0yma
zrv$vV7{SgfGVFVD6HP$a*%)7io$>5%auYQ>kwC_8$If{6F}aB@13DYy6U#MUo)B)L
z+S)o2AJ?v3w_$A}I(aqcqT21zJ-*r|?A^zWZqub27@{Jq*0gpL72%9^BZ^F3p`D61
zEACSap|a!`>Z{1-D=611eqH(u+V#QRSH*>j$0+iK75R*6h<LH(Se3UBk<V2`r2i!m
zlT6A5+^_lo@L$1m6r&%!Aaj@^ucTAvO)cVD#p4xERXjtH?MJ%~#j6#sRlH5{5yjsq
zzN+{~#g7$nrA7Q@DHbU5iaYb+eFI`lajoLFJV&No<h^&akKbqHZ+VVPJABJ?WZL0d
zo+Hx^U&nK_50592kLDT0*A?GV{6z6{Md3NZyvx9$pXox1c|_>@sXS1zOmUoIrQ#gL
z`9$0fX;pOijBZu=cSQJom53(*-c<Yp5&3_l@qbsDI_|=IgmgVs?yXozgnqEf!xdBc
zj+Ur?sbZtzTE!C;PgNA2Bl!KE%DWUVAwqwJ%2zAis(6RuBZ|LLe2R$reyUiErwJ%e
zRy>9XzpIJqIIb$LCnC)@#WNKzRJ=s-G9uFRJAt&nR`EvF->LFFioaHTO7XWu<omAT
zmx_6KjE(w(6lW_gRa~cdCK36ctGG+?V#OaS{#X%*O&KRx?gi1^f;=bV_`xZIAfMTx
zT%tHsafae-#d(TViZzPM6;~>*QRMjw{hp$DrsBDZS14Ys_%p?u6z@>vc@F(NsQ8E?
zAKs<@b;WlT|ETz>;ung1o|pE8iUSn~EAmb~<9VB&I8kw`Vx{67MR^nic6<PX_N|H=
z6;D$<OYysk4nI+c%9knrL{az`;qPXZZ&SQS@d3q`6<<?)U-3i5zbO7qkssb*Inxz;
zDfUt1Q_GAmRh*zWS&>gLGoCNE5tk|+t;oljso$b_n&MfCI~BjLc$wl46@Q|5og$xw
zroYD&`Tcatzf}~zBFJy4{JtVzQ>2~n7XkmSG9O#!deBp`uOeSGqkgcW!)GMClF&PR
zM#3uzd6C*3rFe|uYDK<|M}NmFZcyaY(A1x=xJ&V3MLrqL_*)e3RJ=#=Va3N4pH}>>
zBA=sXdU@*;$WLEV{+ptl_d!nQ`5%yvRuhLQmMV@_boh&=t9*#!VTubCk5Cjo6!@!G
zd8^_XirW=0RNSN3sd%;GUPXRHp5^<6;(dw_DgIjVDMda6PWulO`Ccn!3p+7QF;h`^
zI1vu3990xPB!u|@Inzy3<U5{}=PL4Ha>^?d*C_IZOX~S#Iq@9D?TQyF{y>p$Z_#eA
z;`NF@SNw${A4{j*?-XBEd{gmHihox8t0I1~OS+(9mLi`Z=W!>ZI8^Z<MLtf>_<BXY
zB1U<gV!PsIMTf8GES0~jxI^(0#Y+{hP`q04XNor|-mWNoqsaFGl^<5*>!vKv(~8e4
z@<kZx-&FjA;@9yQ1+Z2yU4|mR3rpGIH{!GOluH#SC{9+Ksp#+>RjIsKk<Z;T{n?5a
zDDG4gzEs5jK;^3y_bT3^c)Q{~iVrCMTJb5x-zmPN_?F_kiXSR|qDZ0_md~e{sn|oY
zk7BW6iQ-Vja>enAQx#_@@*M;EU#2L0u8>!&%r_1gf4<@_#fud$R}`LC*!@K1>lANR
zyiM_L#rqW>Rs6N$Zxny0h+*<y!V|TD>k!)bRvm}=%%`WGe_@VJSGkf1yR|B}5K+&6
z9ZwXlcXdPm)cs|&ZVctt8i}aB<%z;6m25-sAHxUNb<H+b(E-P<6bgnp#<<bWdEAXM
zhKOtj;Xk{4x=7%*DKp`|kZHr6`Bh_g`@0kZug^N0<8M9`Zhs%R{IM*KKc1_*{joxC
zJI>UOBCl<_{gsv{%Exj!{&pbjDvtFw{9T9NCC=u=eHRM1zZUr8lk}`_26o3EuPHle
z5VS7B%PM^J+}WJC>!EPMjLXJ#)VEnM-JH0+klp!io`iKB3g(NScJX}q+rvqNp!Mf|
zuwy_sC+-f&ZhzOzvaASn^v7yD^>`9tCk=wup#H{=VQx;`uMl?odl>$hFa70Wcl^DM
zu#*NsYc~9)@;Xt^-%4(OpTQr0|Ir_sGVYJRo#@Z0<Mo5P`eXd(DRzBEeKVe@?XWuo
zX`PMr;Fii0l~b9hFD`k<%a@PLy)K@p{L$ZxCu%zE?m=2yPX9`tC=2uB1{O#+)|DIE
z9Qnq#=_ntsJ3E^b96e^-gotY^8#lhZbnL|Pi4!A{Qqi0LWu>L#$B&Oh%Eyi=D;NFO
z^F(du4{n^znl)yqHH>%ThGy@}iF&u@jPah9HTm>y{=-gR;XiB^_c|-ma)=$7KJ$yW
z?uj|&6hxW`(nOFZ=O0M36=}92P3bpI6WX^my3F!!eWAd6+MENXN-kRt((FN+t<e`O
z?`ivy{y?=#PS*qJkOJunZSQHH9Wb}lwqSlpfpp7|ZouR(512AJzwCX}(H_&$9tW;j
za$Z}bIk)VwI%W>r7y2FZ?3g)#?E?%;**j+D>|=lB+%<hz?minO>6q!;7a8{PlNpCy
za>z$-rQ`nx^8Y{H3L^ZD{D14MG=$%f|F6E4RK^rxF76qbCDUh<;Uep&xB$hA1gRVN
ziH^V`=&^&naLvejE!I!ZgaWJ>AS3dB2g|beGR)fqKhaJYdwKWD6Xz$o2v#0n+Ecs)
z8uVw;Loh9dR0$p;UY_ytwN!5;Zvw-E=~;P*I;r>&sg;Kad_#Z3`sM8h8}JQ1f#`sb
zH;mE(C?X!>L{<C;3CEE4DAdj28+sQm$TxI8Ow)b-tGvAElW`)>vcNa=5tJDoSb%Sc
zdMlI59xwl7(H{3^gZ?YhkAfT`$1wPY&V(8-xQF-?27E(YDm_u3<$Vbi1m6&odRNl<
z^@aDtw1+R?+d>;V$R87ahQ0G(3%;Qi#OLr67~~uJ3=yFcI0fGj!^k5S4_T#^YmUCq
zS`-s}L#6=1&{JrKwDNo-W`+1VH28*$n3G$(*-9Ie`FC-YkA~WbP$n-!h1l(^8}cS?
zKlz5PfG)(>oxwL`99W^}QC;v28POLyi{fMzgQ4E23;2diY*vWhLjd295pzOCEa@~A
z^Fw5L2H%j0EeO5shd5ouqEIiUouOjH>bV^y3)*Ri2Klj%&;krB@D0g_KhWyDpbowv
zir(l}JM<x=7i6$vkUgPGF$mJCRX)RGWws)Q?A21`{#MUrXf@#*nh&LE?_+v0%s%~;
zC94gXg8D*2E>f2+7ki??5DS)8-;a&ujh<tpQRz5yCH`^O90I;32zhqS2^f{+8{)N{
z5PuMXZ%D55AS3eagKtPPf+vo;oMX|2<QvLCF>-5Lth8HuYJ%L_Rx9o2&Pd3u-DIWR
zrcyA}4^?#W4V}WQy6_DNvvxEm)QiS<YTAO(8dL^+Lu@5av?%l@V;?NO9>dTRjf6&X
zi2Zx9{Hl(Ygx+VVAI%oh-{{cLog4#?rS}DRq6g*HZm74?ew}MFDusv&JfRh+fQTCG
z(|o6d{5_EN>D-8<ogU(M2GX9%m7mqoS-E&d)JprUx~dFa!%lx*)6NS$$C3U*#tUdN
zPqZrZR~GW+o}<xdp6KGxoiu(eYqiv<CiEg}^hSs?*b`kII+Yo{se^5mm2a~Pn6#Jt
zV>|R}=RfMvFT4QcXH@S~FwzX)5L+jFKK<5vv`|)<zo5xCB){aNzVIwIEck|u91Qcz
z29Wz1IV=1je3Ea7`FNr^;ln6{Z|E`122V6UJcst{9RH=^7zaA|hUCj5(XrwCnIHIu
zO!|s2f8mmE=p#u#CCoucz9F-eOb;K#Mg!lFv9Ao@$dv|sLneMscnZ^lZ|E<QeqNYg
z3L)Q+v9AheV>FX*h>e404%adsd_(d@lxR(u^C}H|L!3(9=)<1yL>3TyL!2Yt=;NL+
z`<i@1nXvRmU-X9`rAzP)%}0bcy5ArE6@6Uq$q0+Zdw#S(r-JFEXHZ~QCyB_y!Dt)G
z6!4LnCEtDv8V*pGDOFB??iVAb<FHK_A-x|8S^YT*Win&=;Jlpf$e7R9uo=NObQx+@
zuoV>$z9G_1hh^;s-;i)ng8}6Ywh;J+ObhzL<f<m$kd6rC$chJibYD;czrr`fFXM!-
zWam$}ds4u<6ppcTz&B*%K=??uTq@rXukC2D`|L~G>PZ`ct_=65tJ6FM=c6KY^){29
z?&)dz(H9n;D)0@_*b@zg=dje^8{%QY6D<k<4PMDNWNI-dJd1sFw&x(ZqZ6$P^Vdw;
zIi9|kNKtFTKH7tC$V|A#@SmCAd5+u?zMuBrapcY6cIJ1!CucJ9=ZYSFmj>VU<Qyi7
zbL{Y;^Z>pgmcSeR0W3K6z&FG!ywNM|@Nnh{z9FNy)(%fVFOzS`C~mgH&1^vM4H?Cq
zcK9P&fN#hs9<amTLw4jFGPyi%TbWzno~4pD?PFvXO5`*nFLUIu)#rn>4o})yP=tkC
z?ov-71-AKL*$0<-3gqs3bhDMoRh@#kDz-A&Ih;r;_x&L46p!~YC<?jikZ*{cTX-bf
z3VcJ%)#U$zlc>N-dmXvh0UuRGHkSbz-56kRAsp~=q8Hhme9m0RML6L560w;agF_%n
z0l*9NItoa>A+CJ3U7XI0!8bHcM32vRGvaYRmWeF;orV5M@D1@xNBsxG{?y1~G`ba;
zj(>LKevEJU{S{Q?8(IV_+a6$&rEj*q4?_{T3PrT~Z$g1i?f(cm=#>6{L_R0?zZ~k5
z`d<!{6Z>C;B5bjOKSV_OR@;98ltEtoPe0Gj+XXxSZ>YHu1t5{p4b;3v%^gh8Vdu_<
z;QtH$1$+S*1$=v90v@C1gPHY^!+lZ0^cREqJo{wdW#T}U{!*}aCL(d37w%;I%fVi`
zA_v10(Lw32IQHN%`Z+3*zCY*>!=O(=dPRErPw96dS~z`D`T%A^zvrPI>66nnpPcY&
z%2U$ACZBvO*n%>qPfhnXBSGd~l;&Xs26Ci;;>gc4x9Cu$$rx0~2;0tNb$G5Tec0df
zzd(~;p)?u8il|o;K6)S~2V4HX)8sJB^o)^3)T;@fJ`j^rE&l+7qia$4jItu?)nu__
z@}=eH!wJ#*;3{KW5%p@a89`HC+w!lW&1&>%#>65<sLiEu8`SALwBeT|GNu+WLT&De
z+oa*7nl?UGYDN(w)aH%2O%KceG;MgrJY#kdBh)5{o-*Y@<9te+?HCgobBh=On~%}p
zBM_9Dhb=#!d5Hc2%8UgC)T;?kNX2Bd<)22A{TO{23k#@M6MoG}OlmEE9Zh)IH{*x`
z>eb{z$K-Cy&xatQuh8VE0_xS|HUy=-r=tD%07R5m_cM+uV1(Md=-7PevHXwG<`nir
zeE}oX#=;~u_4Zr-KhoxB7(^MX3mBm`C2^Zf%by1!$~%`C#}+U`ZFojv{Gf3r&?cRY
zv%Y{4uz3yAaR@r?w~Qw5U@~X47ErGy7dR$pzf)+!d(9ae3#eBUK271Y-w$bW9-DYe
z0rhI~jAMfKdw?d_)8v!_>eYnbkczk8TeQhx8=qFd2(>A~>^5~m`*EsAdB-f{tO7=;
z&Gfhp+HW*%evC%UIIn;aYO^YCgZ5iQn`ha^7Zfl;ZO)0?p#3({W&qZbjGYCHu<ht(
zj_U90RE<txId<!;jBaGfFV_he<yW^dex!3PN=~ngt8`XHr?SC+s`DrM5nJVFI#Z%M
zIW}%`=EPo<urNnkIuF%HIQkTw-CjsNicOPgjtTl}6itS+X1^??UQOy8lL?l;nkEl$
z@Z4WWy_%fim^@+m+iAipju{UZQm-c0ASiu-71Vz*ZT7M*zba&e+C1*q+zp#w&}Ja}
z;;BMLsLcnCO&ZpVS7=ktO8vHw5o(i<i+PgQD<OQ-2tt%sh%;U+WQ5vOI5v0pu>3=4
zvzcXnwU7~NvkXBQsp$5@XcA$O|4>N1nw;X8px4*agx~hdc)yT(^!jp^?IU+nUGF4l
zw)~w;Fo&K0St0f6^C`#VkCy*Fn$&Sb{H>6BHTeWVQ$w`Wn-GdGW=<ZvkTGghh+9y`
z2+MB<gkmq7GtDk!j2caMjP6Ezj;7IltYns5$QYa*4C27ewY6P}zo3g=wl1s1XLHf&
z?TE6<?sPnUiIsR8J>JUJ?`sz@1|HAjl2GV~va&qnPIC*>tYka(w+k49G*_~fB5{#V
zh-H-6I!TJxu*idKok7J%vQWcpohHS+4U;k4);UysIQw~&trMmAJM=u-b{}sRWB5wL
zeR;6up9P_KIE}_2KL{wzb1dB0c&)iMo{bn8D_>&zGs#{~@d~?u5ol}L>~(BTwfuW%
za|z2m(Jo+w+U!Hn<c&_dn?_(9#WB+^V2m35Ic|jRe}hK5SjTC00b|stFK$B`PZ;6p
z5Q_2gwUsf`E?|rr9UM18_m85{Gc5NkyMQrjv?^|d_E<!tbQ&FE7cd6x@fsU^j?+6b
z3NA*B(;jCtNj4X&d3FIK;FrhaUpO{skG-_nM4S0`0VC9AKZ5c0c!EZKn0K{Zz!)|1
z<6(Ydg!cHDM(AT4w(SDOsL}Aa5!#~<gyQkc?g+bpF=}*p+z9P4jYea+tR86>Fh-5q
z<3?zYl{A{k23TenFb3_hhz-3wX@p;m7-<hAxtK}rU^Q0R1&mO?kGX7qL7P`O%p2_j
zM!<&WfFB?zRmBOn{}mdYNuzak5o6R*FWeN18~Gp<kLQRz-Y#Gaj5r!6xs8U=i1+I=
zHrNG>vF#GO4Mntz>@1t-@7%V^e<%aEWitr0gvEA*!RgRPun*?>wcXFo;`wzchGY)*
z-~yz!BX&3omP2@x${t|nd>?u6c{EhR8afT=$592r%0%$cM6fCmJR%X~bBUU)J|4tL
zKTpX6zMjY~Uy42up<XPfHO#I@YuTSCs#F23=VZ%XgJ=>hejcOYQWT~d`v{)c+kY)&
zEWc96C%WL8r}@KdW^cdT)zwYv>Sb}okJeoiceP(!y$AUnx*BF5#M71gyE^$)o!l=@
z(lAoVeQL_{pg5TY-3;t-at53I>V%WA(6Ulfa0if;x_UM%#mBe!D3@{a6LG>%&XG$W
zP99>*oY&RKHg$5IIJpJJ*TtQjFHZgh`H#j)GrH4W*VV~G>SUcb$-=<$VK*gd7AJEc
z$FQR$l^8X4RaYmOxWB>bR8_J%D`C7W?qs1j>4bb4og8HEV9$-|>Vyu)hy%_*ep1eq
zVw^bO=L<fj1Ix~}2Zi!7y`jR;l0dG#(B}E2r^L$4oCYPXP4u?BA%_qU)zKLAgnzJb
zF9v$RmL!a6d9a*<RXnIkgnSXd|H5`Ai5EdBNNUCmrDha{LHsJT?YVi>XAOY6(HL>r
z%FL+tA-6rL9D6WB%(*zDqZ;PIFiu@a!=7<gNVUl8Weq|3@_X4svP`DE{`c@l`s`_$
zZ0H1q<v?jM^kQ_ZtB(%OVjq;mIUdmqtZlB{)1Dr<cxD#cdXTa_N)LGgKc9&{AFL#l
zZru=d?A8rE7taId+Ph|=g@?s+K?}!o$<SQ7<&tz4RdYV*fL=I2v2o6kS&z8YgfafU
z`8F7)U=kw?$4-8{s!oQcnh3&l>?VStS=f<+5W{XF7@BJ$2=n3*4DoaeDF_SW5ezLc
z5rmp}1VhVA1mT!?1VeQug0L04$sB=iybXmV_^=30eXCvdt#;S9x^p_rOns}}^{wtq
z)VJDQ-|EgpeXHH|trkj3Q{QTLeXBbY^{sZ-w_1oLO?|7~^-Yj@dQrN6WMidCN63m#
z(J;|;^&+S00rM1uRDPzK5lurZavH)hV^hpgGol#=i=1Y0%-Aps)Qo5b#UiJX95W7!
z#cD=0O}5BsGRKUKc9fbC&45|tG@xU~A+tiwh^9FgInC*qA*Rb#0u2T&VK8<x(imbZ
zB7#s6k3c{+8-`e6u*1ZtlK&4hQ3P5Uw@xNV!yFFeR@1_w%ceOxj{a4pjUXcwionc`
zTc_-ZV17K)FcApIW*Q-a@Btd3pNS&S%A{sUYe+bdTTKg#F5CaNZh0E&k>>El8-?x1
z?Lf#u#w`^c`>hh2_~+;kgsFZU*|B%~`y~#{UaJyC_Sj$GB*w;uoUq$pL+fI#oV2{9
zwRsIbBpO-Ww6>uwGIVpr_+iVxA!#1o1RuG+d40o3zL~xpTrX=ktZG=ku5M)`zh3%Z
z;k)gGw*REx|BHzJT0tCBySlEe9Sk{52#qNp_1{SO$JhAzQQ7A8wfK@Q`hHZSJZtNp
zWAU{o45@OkxaH^j{UD|D21@h%IT9G{&ov5vZ<V{pQhx^GanmZ#+a8JFscewK#a%yP
z{mXsNb&7p1+2{VX<&OKls(as4|G72^vP}+k%6;Eg`<|xlJ@o+Xp3>gQzF+!gzDIvE
z-_n=ya{uL<`Tj@B9dGaV{`KPo7qraqzTAUxVmJzm{N56OmUqO5U^g7>_j(VH_%pmi
zPQ$PtlE+~j@is-sc-T9lVy%b~M_eM}a7SztG0PE;5^<0tt`f0OMNbb5f|bo}SO`|O
zH@CJ`k14AiS5{7zjhRjD3mZ1hUB9Yf^J31>vhs@V)ZpKUb0KYRZfRI=9of*drm?-P
z7SGX2idtD|C?zj9-FX{ZI&nOR#n#t0Y{r^Y*9yuxd|<kE{*1+QY8T8{Fn2-BYTwkf
zYSr3?S<MZrYs*T@$JPpm(<T&uT|M}+>e@jH*NU9oc9J>2nk_U>;B+F}SrQML+nQdx
zFyD34BDJfVHaD!Ql`?ZZlX`-xDrr$g>o`Piu6CA2cIPQ+*_MV@&t+O&HcqVL?XYOc
ztXZ=cEn@T43N1>UG7M{YQnky_mh0-BHfg8>5!$-?*0l}mwVh^7TE3(WY+cJ&uB`*D
zU1{0!)y=KPjafcx{-U{yYR4H|Ub(1hc~xukv7oMNTYku_SxH%dq0Y2xJD9oJQ=-5c
z2&y>JHn}PL;!TASmC{zN4RveTu`@9a{~xCIb9cNMnyfCl#f0Y19UUKB?8OZvV02Re
z3K5`?1a>n#$72xFXDUTtVj#^uYIg1Xxr;EnX3a4id8?h-%Y}e59%I+=t92n1)M-vb
zndw5$_Ky$@y2rTY=B_y=l8mg{R2o9J5r>emN}?u&ilYvkVI(MYC*XKRW4l%H<tbiw
zq^>BNSRR*C7e!eQyZT^*C&&)nS#U{hS!@=rg|XOTnY)s2@>*fI{KO*OON(bOT3j2O
zF?ZgQg|p)&LJ4&}Uf8g*sYMD@&Gn5P4w6aB-MBE89+JouX2g_IN@Kcp<>SVi1{MZI
zXK9z#;nLFD-n?mLn=U8aj6q!@S=JP<NwPErja<cc%Dk~|?S=*`u`;lhE#umf(sQh!
zSL1CqZ}x&iaKxCsaN*$#lMH3NaI&G)C_8H495UA75a+CmD;tI3k8?+OB*6_>OA1d}
zK3QWY5e_yuPL;;H1p`HzW)X=QoyKD4$Jrp=tsoN=RD<BCY_4xhR539+Fj|ubh&#FI
z)0JzR+i=9IZClj@s>r6~(JsA*>bja0qr{XEb@-;-lI~o&Aej+S4_;MNthJ$GZBrX&
z8>qqXzjnzykc<L#Lbh#eT4jL-RfecZxM`&{z0-*N>6fT7S}Uc_E#^$bOgcH5%8KNS
zh#6Rckex$QsTm)Dg);S|M%r+7OM9!+TWp@hWNB(!g_?cExE`N0y38=<*@L^mok8K!
z$>fcX))@;ASu%h2g2g&sYa6>i3D61Or3&N5e?<usb-_=qq{5;Ru}m5=QDxQa+Rtp-
z15j-y`jkdIJQ$W${;ZT=lx)>nGehEIdj=P&_z8fHZ5-OxuWaBiP^+yG47?G}9yyXQ
z5O1bMa~B-4WZsO0Ur}2*8I7}fx*J@krMrHtJ`4U&GJd*zWBlom0pn}k+60^KhV>iT
z8iagy6ZncZwqt?8EUDWp?7C~mkFAr_P<Np?_*p8qP6m}ZFRovEoRBfYgoih*^*Buh
z%WRT8he<bw;q|h{Y(k47DgMh@L+z@z=GsPd9cEyyam9irogK?!=p5`ZJGh*6Gb7AN
z^O}ZsG-v|{F#3Mgs_rcHm>{cPo6rug;R+vLF&zHbZZgrNEJBwiq7uuX`06Gp&xJwE
z+}?a#?OI&);8N~d$-7D59J)B2yNPCY_3{&GUc=Y2og%&Ybs(!}@{$gU<^~M&_;gB4
zgRlI7B9qrS#OTtXzqD}3PR;_^yG|20>Q}FCKcS@|am<;)Uq+z$cIb5v$hI1<iTw0R
z&IYu%Z7nz*S>1$RMKTu}uoA3p?ymW?b#Z{=u@Thb-SntLHnr8R+zd|Mwgyb4ueqQ&
zI$pY@g5kQB4DPzM4V*UcbR5URDjB5f*VU~>SuMN}gWrVCNt$Khht8zPP|}JoZf;)N
z7Qrv0$c)x?k=g6&8&<7qSQWufqLmG8ZTQg~sTfJZ@sY=m1v&V!&8@@!Sr&3!_R7NU
z=6a><Y`psVpOJYL*PZ_BWagLeWDeYleP$?lhUWs?nlS=`aDrO)00jNx7mb{61+voS
zr`tV!`F1Zm>@BeS*nRDO=3+K%oQ;=<oy}+c=}RX}^zy>7Yr{7xToU7xZ<Kj)!-4Na
zCpMovEyO!IW=mW}r|iX5#$@|IihV%S8Svum{bc)KihVG}J|o3GBgH-=#Xc*=K1=Km
zid(sRjO7od*oRW=@hpRD^Mdg;x%@dP_IS?HwRyn^n{3}RrTln+&$W3mLXz$C#eP-X
z#yx^qemp4T+Pv~sdqUy0@KA_r^U53G358d@yXF1~0U@u&(U{oq38I96kXLR?B~)H(
zkQIT*QOEI4KHW(`XJhNQ@BLA(bs~Y3+ps6n2dwX=#9xsj-;^Rhl$1Vby_ypLS&AHF
zX1X!|V#ta7GvvE(?)bw~>}ykGzFkBW*Mpu|A-1Q)U!5ZJr3q(a{(NnLDw95B{UIgZ
zc1>a0_e_!b<>f^B9J!a|_P;#EeqD-ux~4b%*VDQ@CI03V`Ti97IZeNnW#fu>z{5yM
zyHz6RH0DU#<>wg^rk<YTyu*E}k|N5<9nM<gId-{x*o{lryIrP;;u0rUahLoNm~=es
z?s&{I2)ENzS-kRq9CwQops#n!6mGYvvbg1`RNQSh=M~*F0h74>rpn@1PD$gA`Ag{Q
z3oL2ep1UYaOC(*}?&hqnn=;E!F}Le33UMu``teeuAHKfO=xw*(6w$N=`Zw-0c{IpF
z5FQ-QdCc+PUny~<c{su|TJ=zhzD)IFRF6p~`f;kCpn5C@qMxYpWR>xZ3g@W@52#3f
z2djR%>Sw5amg*~2KU@7DqVaPy9*?H*SmVKSFpb1=<zvDk-a>h%h0n+WM}dEaI1O*7
z5y#`fPvQV`PUIPEI75iNs0Z>$geL@XgaG27loxtbUE;ak(JrQVnBr2!V-(ja@;E{J
zEsEO|zo&Si;tv#WRJ>d90mWw(UsQZs@nc2ul`|jml@q5Z9;UcVagE~1if1eG;d7?@
zf#O|?c+XPwFDUlFx=Fht#Sw~=6z3||DDw4n+6(U_@Jy92RJ>C0CdGRdpHzHR(SuV!
z`pHr3uQ*C^s^VJ36BLEd5$P^h`8SGhD0+OxZ?0lQakSzz#rcZoD)NC_mgiQ*2Nj=D
zd|mNFMH^2{(0;Pwp^8T-9;>)Tk#8T;ez)RJ75Ts`^^Yn(ulSDQ=ZYBtW7k)aZ$B{I
zB*jA&k5W8N@gzmz1ssfaQ+Wm+#bx>hipv%G;vw}XDRwAct@v}re^>la(SuWHrt7IV
zP*M2lpr5JoLdAN;R>jj4cPd_?DEx9r|DejxD!!%onPPgn$-l4SYQ>F;H!A*8@kPa<
zIF)C)Cn(NQJX~?H;u^(uifxJ~C~j5cJG1n6rQ%N&`3@5Gw<_MLc%R}Uiq9&(t@yd(
zKs-gv^yP{(6&EV5RNSI?p5kuBy^6n9{F7pSmeybKD8*A0f28=3;ya3XNJz?4rnp#f
zlj3g0Un;()7{E^()?>Kh0>$GMh5s4xKUevA#lI^K>|xT!6pvNBK=D$=pDNy__>kf=
zimxetp!j#i0XfEhrQ#aJ^Avxk_>|%&ihc2p7wa`mu}<*}#hr?`C_bn7SH%JNNyhXs
z#U+ZX6x$RpQM_95am5!D-%<RFVldD64J!^-9H)4cVw2)`6>n60R`CnPNWSqmTk%-M
z6BI8~yjSt}ikUbdvwo$DOBA;#o~wAB;**M>C>G);C(}<?tWrFhSd7zs#RlR)%Q`{v
zWX02nNPmIKI~6Zh{gsM0sQzZf+llahH*vUSJ)rWV#B$4eLgn8OalZ1r%KM2k!H25y
zyTnm=S4ibgh&Ye=LS-9oPw;%EgvfRxVjrt`C=vBqpty(#yJJ+YS8P`OiA1#hsfrhA
ze23!YM5O<T%GW90tonP17@H3$KCkgFE51%d`uA1-Q1LIS_ZJ`@b2eSEKN01RDh?$g
z{TP)eC{9!Tp+u}v3lvvre52wzBGPYG`6R{DRsTI=U%VZp_!Eu4PVpup(%+@>y^0U3
z{uv^UEzc>wukjx$eo91o4^A*yuYh7U5&Awv9J`AZM{E2T#R?+qW~qFLB2NEgyx}xM
z5X-F~mKnk6ij|6oDITu4RPkuVRf>&@t%@5JPgdNf_#MUXDSlsZx8jwG*C<}E_-~4L
zDc-C2u;Sy2&niBz_^RTYihor6Nbz&Uzbo<$HqOVfijx%&R-CIiUvaTwjbgo`uoc12
zI+c%CJW&x80Fn=Ru9)9>iWe$gqS&c;h2nLJH!9wyc&Fk+ijOKjsrVbkR}^1Yd`D4u
z=1~seiw6o{Jg~xJ$~Q$(p5cXlj>?BCE>a{<8`rT~l~*brr^uJZSYJ862X0Y$8xiZB
z@XABa7lvsk{PIBImj?>JJn)Aae+_XG-cM8cM#b9|?^1j~@nOX$h%@oM50!a+hxzSS
zd_(bF#Xl;3Lc}`zh0365kaTJMeSq|tio!<^xwp#2M6AaHRTf@)#LMpypzzWICu+R>
zK7m|G8S6IRPUL!hwBjnoM#Waejfy8LZd2r&j7;C5$X67(ehcpl@E0oIt@w!IuN0qA
zd`^+CGcx@LihNs<>v^VPPsQGf@;eFfq(!3L2u1nb1bLRqhbRi~Jl6Mm%D^VYb&7m#
znEDeHPg6WgkuNzi{&GdW!^rjicEx)XA5awDdBl@>hIYSGd`Xe-J5v8=MZV6+^`CTB
z#IRzaBHk(!{V>H+#j%Qf^^xi3De}!m9uI_X9=KlRR>hMPw<?~k_#H*Q1<CYRD9Z0X
zg!$w>j}s3nKBD-v;%^mSR(ws7FGVt){5}K*xIRYAwQTBfc#`~}l6DzNM0=MK(VrDW
zjF0I=jJr8R)VGR=am|f>(42xOy7-gh5d=9Np}pZk{7ZiDUql%gA#yw^O8ziDh%!*h
zfqchO21<F5KQ1jvIi?dizZ7NtLV141`HcKCIIfYueE$LY-A5Vu^<)3T{}v+rK1+n(
za-^j{L|L98+CI>gs4V4!Unvjbr9ALosqu4&$Y-(2HALjMO65i(oVTmInTY()Q287p
z%5kB}mk`;`quNeb*Iri-#EosiMkj;^liICO@^Hhb`nI+d8gaQK*yZYVGK09-bh#Ye
zjZN3<%iS1ty;|IjQ8(9qyRqu#LT)!!-CUFH#;WV()ozTEFPDnJ|6W3M44XpiI5m)Y
z50G(7bT&*A*#_W0?JzxL8>{F5<G5kS3&;7_*>T>c=Ii$9qcd!r=eWco>kH+FXPP;O
zQ(jq9Xou-0^U3Xx^Qb$2T$kMb_PhLX?Q{Hb-nso<dH{dzDgHil`D3{pf0w2B+jjte
z9Vz~DW+m#2OE__V_oetFvsMLk&gQh=FQIVPcc{xB*I=i7ZzJrkFRv4K=kJXaf74z5
zu&l-Xg^=FukM|Y3^T+Gc?()^R{N=d(@jTt_?^+1m^)Jus-Tqo!{%|QHUcRL%{`N!O
zig;&p+HXmUzjNS^_2Br+$L_QrIS26<-&S}mYd(I9Ihzy5?@PJMcMtsSL&wrzZ|sgg
z{$6m>(8qO{s6T*DXLI8C`@sn_Zhk-b=RnrYiR14LcfQ*fpdPSezAUDbFYoU<Y3SmJ
z63be_fNoA4f2X+pJ-pZ)^XZRkisSE&6o0qEALpR6IsR@<@mH|Ke4Cd3czARC@xFtT
zhCTv=aLmT>*V&x7hg1Ar1AlX1M1Oor!14E-`YTlj592pYeh(D@^v9jQqlk{(ixctN
z2C}m`b|0vnqhCA;6d{fPWWL<qgPptmK5*4Hig>4d{Qj5M+`f`@e}zA;iO$A+xe;B%
z!y1ZvY&XCO*JD&k{Bb@pPxy;(&*7dMfAct-;}54KNp@S007*qRcB98sjET6muj9-w
zs~A%{R_wo?GoNcIHouwYLop7DtPgH^Ikq4+J9cDjKj_oE=cG5<lh3~4kfvZ!FKbWi
z%TNFQWnE*SC|JbM)|g#XDxtp)IM+|jjM&f>$(m)c7p#uh4=bO8*TxmWvB7b{3FVCw
z8+XPAHg0a*6>Dp(Z}jf)Z(ka#ig|Y0yXeK!u`Om_!qC!~Z+n&GIyZJ&%qu#($Y}g~
zPK)_E3W`jr9IaClyJP4IkJvM1jreeEeDLr1nj<msRMBNKFOBW5oMp;7jit3lT=ity
z4O8yi9_xtxD7H8D!Cme)@}AQJEwm?gSmW6@%x=oEDvJ6P^|mfa@;W0{x}qYfolL7N
zL%Xm=T2^2bjaa^Kti@IejxBE-hW44%*eLC@McSttb@<n|Pvk$<J}XuPCj_Ul^j+KM
zvs?OGUN93b1AioFTee!GgZtQ<c61UxArY|{{_HM0Y7Jzl9N%g%x{vWKhBL4>m}%g%
zd5tM62a{}<jML<Q;94bvHR$-O1DHzk-LVmdhu;p~%U=;5|BFcLC5tEM_>V?%k0)&v
zj6FX8?-}z1tq$+Ai7~#kvnU1qS7P>pj=wKbCFuD1YscG;7;k~0<NpcMm*iJN@4t$X
z_o6J`(){D-E9kq3(LcmL(D6SDRlxTm{-=>K$M*6TAL#g3G1*i22ReR+gZ$}9I)2tx
z==g`hX9h1!_^-+O9Lfv}7NFy&-pZVXe-jbPqP^1b*Fg?FgMXmoKObuFsfPH4KhW`~
zK`V6pydnTPekS$S()sm;kHVC6{M%?_2ZvG1u$NaUK*!G(%6SX_NXP#rB0~JEAn5oR
zMjlGXZ*ug7R-l-m<2Pb3^f5979lsH?LNO*SFEpY<$1k5>jFOJO11>Yai+}tAqtp#~
zp9qhn<Nqmip-1UpV!Cl)g}Bm#j^BvB5HHw)j^BvE5U&e?j^Bt`p_5sbsVe4#`m&_c
zRLl=u&$I`tSP<ej6+y>u(iVky=>&BAMvPcJc@z^m{?Aydx#(5U@iWX;zlxscrBft%
zb7&Kz7i6$vkUb%Orww%cMm__4+9x0;h{8&hLC4PvEJDY>7)sOL$Mj^F-d|(MY6GSy
zzR>e1Nm^a{Q4$*rv0$L%XJaWHKOJWti+|iThk&mI0_gZZLQzS_&s+7O+wl){{BqkK
z8Es`TH#r%hduG9R&NO%?9X~JDC>_5hP&$4sn9}hZDHvMFa^0SOD8LiV3jK{)-JxPA
zx3+$@mG+BVxc~<`{<$>1Q%7+@=oO0hXRwt>$A2ot2a8D`>j54AP3)R~FMd_TlF)lB
z^`qJH%{tKWpTvwFOCOL%<2W6^$tX_8Zz>R{<2PlV67nJu==g_7+UcPS>G_%52_nYn
z_>HT|5HB);j^Cu67h20+dLiRAsc%*2a~AUDp5tLeI{vLRel2UA)Tk!Jlby6TLY%>*
z<G+U)y{UtZbo_M6q`l-H+o2b)f%l>w{W1elen#~^8YvAOKU*iflzu_SZwh6FFJNPU
zj$a-a0BtkpKI!<491MTRj6uh5<gD;ZtOV%zP5PWLFD#Re|0$g5kdB`pC?p-fi7yS$
zpbR?xw<UgT_;lt6I(`#h5w2t_fR6ujiJua_9hD#*zgbGAhjZv3bo|D?G8|xf(D9r2
zIbmK{B^^J%faQtK3)iq2LC0_GtHQTa1|7fLAOIczBFdoSzfSV233FbNj-OLW==jN1
zM>>Aa5uxL+paOLKJ&}XZ@#nHipyTJa3caM`Ct(}u`1^^)d!*y%R4|?N0<2w~Bq9q3
zBYYYI|L=rBzWqKmaOg6n%IVLy#E9uQY!gOEp9O`i{v3renX!D#g5@EOjQM;7n-O&U
zJe(Eq;-k><?}9~G)^5=8Q@~;pzJx6VI)2lFzVLe1A9VaWB9J319`Mn9K@fh0j{jx4
z+Q*gw9X|!SdW1<q$8Y37_$|5y9lsoWqghra1MkCFi*4xm%h5IA-E;*yejd%}st@JU
zJv~i7`od+b5a{@6OgesEC?p-fe5e<6{JbzvI(}1&IpJrS9(4R?iodGx2q5YBJEf>K
z;Ue0Dj^9kU#_(X;gO1<GEn)sBA|1bxH-{UUAL#gJB7d&vVg6Df9sfd6fR6upT7Zt9
zB@jA(W=%SNx)3`4namS({6+yf{{LX5K*w(spyPj^7NFxd3efTMJ_zafjRJK1?Hqfc
z<2SkB=UV1AxM!)PO+m*`nS~M=bo`X-9oeDd|1K0^o7sbop90(bbG8BK_%9O~bo^Wt
zDTpi3@w0O{kyJKx{7*qq$W@1Q{OsI9E=Hu|XRapy*PKM4<L4?3I)18(Y%T*bx-r1s
zM;NsGC~lF>$>+?40)#<IkN=q*gQF0T0)RIE&oCw(KUY4Gho&)O(D6?Z5hr5&+-g5w
zeDmAvui$B(fbj5_z~I!#epJtjV7KhZ(P#@eT!7|H@bCv;gMX6a4}*<R>IZxz)(`mh
z$p4$5HWc}PgB-pI{z#F371V6cbd;79`Bx#56!~5_Cq@3XA_v1`Q7}^E8+%aXuRual
z<lh7XLy<ol*S5nvu#+O6nb0pE+9O52NtYAeK^YYJCLd7b-^+|Zk)MIoe!3W7x5LIB
zXa`UsJdMVG*zAQ_xRnN0$EY1)a5!`k>;qdYaG3V^0rKN<X)X3B?+n_5jPgDxZlm%E
zl*}G%XYPi;N9B2$tc1n2huTFo@Hhqvp05rnfW<LTe1_5twyQkt_+RbWfd30U$YW3m
z;y2^Wr5HAe_>B_33I7+_W!9ikYBWxa7TTpoKZI9|-oukiiG*>-=qolrz{kcLYV*F9
zz0tHn1m)U*-Tpn24nr$!8qCm5Q2h-1Ff_vEUTlMxAU%zJxU|6uq8o?ih+-dcoMoSw
z_j45BWk^p^)4pk;WuKJCfpQR<VmNl_=0aCM9an+r*bl;i!?I7#XRp;jK7w{FGc5a*
zd}g`<B0m{4qGhIKpDL<*Al^#VX1tkcZ<QQ)!_dYK9dg(zIgE!~D!Q4pD`u{%Ag?ew
z+6|=c49L9UH=@0)&a$_Oze^$WAxr4$p%Z_1LcW8#R%pZ<Z}07+rVW}1eSHAweQMgF
ziBiK`dLis1Hb66&no*Dr!j9hH^Ke6LzCB>~H@#7U2IgHno1=ie5s}_F7pgO{vo{7v
z%kx(hAImhoF;H}WgZwUb_C|^H23fE9QDxH`gQRXBL;k?%&<2B~ZUva5`PfZw4DQ9=
zm<G85yY$8oY5H{#j}sMoW2mUkfVh<^>5XBM!!?k9WOT@3nB?#*<flZ(-WVqB_gBdL
zFw%(4GifKiF&x*k2V*zAF<kudG0a1a4!tp4{9OR~Eb3ZHEqjER@u^FG=V(Mr8B}4m
z_3IE{6;(M@g;d#CU%wR97^wPFH2|vq*sYPa&0GB3(_h0!M!%(S&BM8Loa_~3rQ|pb
zD{riDmy!;)AWj&o7JZaxR>i)`Q>!AroFT-wk{*XSlE%_+v6~askgfK^H`GF@?5zEV
zB7G6osE7o(u*Z2$;d4k<5+m!tZWvjk-7vD2xN}$j)Infm#TY0P8r{L?fu7Zqv4ixi
zL!1cA-+11_)N1nnzF~vK{rUuPuKFCVdBb{cp6W&*?>ND(!`<2qpX<m`7Te|Q=^>{9
zF=)AAz+yjHkcTydd8lzV8>@<LxXWvSSCLR6!Nr8Z*b}UeBPF7WKxekx_d-CnF21T0
zzLvOsRd>>>@l~Dhg-g)!t&6XP317S?5HHt4@iiP8+geC4<vJqnNds8cV6lim3sz}S
zr^c~yx@7pDXb5R+r_pgJW~1`~W%D$Hb#e)NAcB_nS|{IwVDg4LC@5(afi}q$n8~IQ
zF|8)xehN}8CLD#`Yqf9gWMG8|n>Kec;P^{Wy+Uc*9u5-A?~k{^5UQ<(genOhLE!GS
zHu^dlIK~J;VUt}ULVHj$IS)dnwFwQpaNtLFbx|i34`a_3WpxoFqP|Y5cuth04t7%2
z6T5L?tm7Sp)tQ?Vv<QI}6s%>0^%7h}@F2Nu)ev}p&ueYAI~kx`=m`-CE`qUa9yy0=
zMc8BQn5Rl4T#I14(c%V^*}U>_$O;Iyu*izmXX5am#fo4D88E@sFZ3Y&!T|dQ{YA)^
zvK)z!Y&c9K3c9aw#Y;uvih&i_ZEGpP)G$8ydE_!~n5AtU$@;WNa3SFa2`<C`_-4!G
zHv^!WupB!YjVZTaNBhhH#JAN5HDbqbAzUIs)=D;83U?C1NLQ&!fiv*`EbJKRgf}F}
zi!r)!&|H8W>8c!^ZBa|p4D`|`zF~h(AJ#8EHarr`G+EY;#faTeg@1{7uRAs4lT!QK
zsp&f<HOt^$OS42a)4I0_mk@cH*6p<Ji%3+KK$`<k>z-m*O;{np#e`MZrN<d?9Hh)+
zGk;z4cmQnCF@#YPTtb+M-D_>|buv(IgkUEF^o>DHU^`}F?8j#@6^~=j7G-=EQ<a7K
zB&ma)R25)1E>dPOl5msaa+zcKur?D+36>Ff+KYil;N5(g#SG9b^aQp862e$EKYGaV
z=fPsbA-)m2drp&@*=6IS&1Pd0pW#>v0|8mAX^Ck=;O@0H`8pY3`5*-2gU=RoQ?$4r
z4{FGz{uu0->jYyFpP*i-jOzhF51N+cX~&LkBit;(_zd+y&-~R|N`DGu_pC&lU~^en
z$3o`(g-^nz5{%DLPg1M3`&hTF*i&aLRC3fE3dBGrn6=@Ea}eargqHBO1YL6(GBysq
za_q1ojFVtBfki=&a)j-~o;>BLrN{24yeqcLl=jLXrbjFY-ArkpJHDF*;~*&u{$a8@
z8%G?sh~gw8#{Yj+JU=e!wT607!*AJ%L1Th<fFlh`VY0j;lEhoG{QpXJ;{Rr1V#^<=
zXyuhDe|lg;9*9~&vD?=l^kzr=eY_x8wY?i6{$5eU4#>mi_x17z1Kw;f4tpDEk{R*)
z0wsva&tr^TRt!1H5F@7h3j_8jf8Hp6;bH!){?H7d#-BIEpEchf90d^jJbxMzAO-FP
z+kt`j<}J{hi{CvyJI|jfS`kVZEHd%%b-);!<x6S_siAkXIEhj>kpBk6L&F#<=D(r*
zH=6(Ycb88@mF2X^Oa7Pd7Z0eQ6wJFRViewV5Z%&rf{_Oqsn9PaIowE-j5N?l{b)YL
zFNFamv6004VfaXOQsJCDzcz;olS7Hgp~yI2;5ZM`>jKjSnn$75Rm+5WNynh!C9j0c
zq>!ZhM*Hp25l;XI;KTs?i^b?%Z~AI~aG<|WKYy?c1E@XX&yV_TeBKL#i$gEn46*$D
zJdBdw9DFSijKwStrGZf8Cq_~s2(PF3v*%$D`7<!yiv4LA4&E(dn&;1AX#xXfTuEZE
z3s1oSOA8Fbcna7h7(*OCPAESw9|Fclbl`x2!-|KFM&FxwrYS|adi#svGgJDM{h97P
zVT!+a2r=T1Rs*+8@ka*}BUAiCX8L<08trHtF|Ak>8w-E5%AY>LA06aRFZ2&NoW{Wg
zAVXetsK1A|fO(?Lk%om(goOA}Xq5h=Qrq_`a4h>UJMBPD#GgCRZ})Tlm!kGjxUmCe
zX!3wJV>O)?21W%a9)({qwjC!VGqlFZti&LYOeGvXAh$3+kiJ^jwG7jh!|_WxhOYd*
z{}qJ2B)cLzZ?|;3wKJR6kY|rnSF_3{{IlFuk&)|GwrrTX68wD)n@6rIh1}k_VO>2?
zSZYUtq<?B#^Xhge>RMMePDS-Mj&B>eE;4e>s!esRt4EecMjk#UGII6$=8<@cy=i6p
z$hx&nb>Kx?110G<+nbu#j|90Xu?;#t-5!@g@ddulO~TjN+R#QWN)pE!nma}bweErF
zb0u*qQLgYAt~T6;Ae07C8{O6(XXy31;n=HdL)q3f2(2He=wfr{%?8uxDzf&blGw%v
z7YLG@Hpi)IlPNk#1?OUvb;!wt9~PvEYZ?p<4b55(NB_F$W8;HMd^oJI-7&x#*2XSm
zuC=v>cvZMo|HX8vi#Xme89-eqJcbDlR5nuubzNvpIfk3SpSY%O-MTuNY6!V{f-X({
zt=evxNt+NG1JfKjqdSUHRIw{7X%hA5KSn-hPFubaFRAp3p&E^If0_Xa%FcBSt?qu7
zQRlGq9e|nBA>B+KOi3)^-SBK;z+$X}>K2VG?~T-=NgC_X;%l4hL7CpPu4O}OL#?oS
zay*^TASAg;^V-zV018JT{Yy*%hX7MXzjW*RhOeT+taS)3S$n0n>}HxJQCWUt3QIEw
z&3e#<rm}^s<EVb^R}oS=?2=!>Bl(RPAsyC7;X6$tdW>^3enUpa1F|lfqYYM&Bnm|r
zQ|td0Qp7C$(sOen@>j64@weZMQ2rVIGks@y&jvH$>`=)$>E{N|OZ!e>c4)eA8#%W8
z{dgeT7;K9iLm+=+&IlEp9!Plpzl!s)m#eJq-^x^z<1jfMKZ0EwISrHJgRWSn&q$Hk
z1Bnd}b|wUbycVDCOKe_?Pm(7#uZ7!5uFad0yVv4<hQ!vDBe0KL(s3+u5E$eLK+3$j
z;cS!-#?H$H93SNLTc9$>Ku@#}ANpZD`?)9DqZ#OIOrJuQWma?0ztz?X=_NS1R)N{q
z5kP&N5ZX4>TPa89ltnywVdfD!>2S@<NEzrLj&maGMr2ttaJ{pVh$fq-@>Z339f)=p
zDqc>6{Z%USx)$X-RenI_UlZZ)IhFSl;pZKdKO`dlbCpXp{vegdYy32oPg40TBK&Mu
z+^z9H()b%xzD?zORDM+DXH<TX2tU79`F)N5MCE*9AIpjm3(XTF#IcldEs&$%gCWdO
z%=a!iI*D*8h@=)igd$_ggU)BY7(Yg_LNTT|UvZ)03dJ>wYZbRBZc{u*@%xH<6t7lf
zJ22me6dzN3N%3{XKPrBqhzkOeu2^xF;zGrG#r2A3C|;nrTaoVpG5-e?`FIKC*A#p6
zDjH-yVnQreoS|5yDEt73U$64XisvitQQWI2@AJc6-ronx`})AQH9j3zY?)tJQQohI
zJWl0G#WuyQir-WGvEqx0?<%I_5+nT<C=OBNqbk(TR$Q#OU9nT~F2%<cUr>BU@h^%&
z++Cu-nTpklb&AI;Zd2T$_(R1T74KDiQt?&AKPlQ6=*)-Dh7t!TmMP9qtX8a3Y*jp6
zkq;Cz{f`yrq#1dM;!4Ff#nTmkp!hSzUn>4u@h^($INZ>GAH`vc6BXwwE>&z&JVEhX
z#SX=vD*i(8amAMu-&f>wCd@Ynx9FsO6xS)9tazK^gNm;!j>ch;>82?P&lhCj`2q^h
z7f^V<fWq?y6rL~OR!#Rk#k&-LrTCKKe<=Q4u@|1HV7`MC$0^1Xmnzm1QP$Op#}aX<
zK1J~~#T|+lDGJXQ{9mOqzqieF*At=th01p;KA`%2DnFz6J0kM`i()@4xRl2$t{}o+
zBN1a^tzrui`JJwKw&F#K9g3F|k^UztU#IvB#k&=sP<&ePb;Y+7-y_1$rz(G;h%Yuv
zIfS1K;bN5sC<<R0!sAq)tvFY4sp8R!>lBYy+@{DcytBR+DRwAct+-e5cE!6CA5(ln
z@g+rmR-XReC!$`T5V0nFuK0H%_S}%cUW!r0A&UHVInz&2d9vbM#rcXyE7mCr{~G*n
zP<aaxe$G_+T*XTiFIC*Dc)jA?iuWr%t@vBTw-n!1{6g_dMSL(@>Y1k)RUD!?UU8D*
zT*di{%N18BHY>I%o=8N!PF2L=SH?G%c|i;#L7qQy+z(eAr8rJ;qT+PLO2q|=a$bS-
zyqiZqJXa-dRFv}y$lFvtQ}KL7o^R2f=UYUc2NHj*_!GtZ6dzLjmEx0%&nfc!i|K!_
z_>SVA6#uNqr$}hW`_RNZ#jxTS#R-bj6lW^VRh+MQq~bC~Igf$g)hhEjS*|1U0uFGS
z%4aI_MJC4YQ0!2=Oz|c~zK2Y^yA<zLd`a<D#kUpTQ~XHrQ$^fF6+b@3Y{gtfKAy{b
zCMr%>tW=b@0ug_>$~B7Qzh=4y#U{m8#f^$*D}G0jPqH%Ij}&iFl=Cg<`EW4f`Q{e!
z4~l#Pfbz$R^8OfP;X?v?dHw{<QWPFm$Z~!LEL1%oG^SmtA|EoQ98=^2#*~*U^66sA
zCn(B!9ON@p{*I!Y*Fk@Y%9ko$p?J08J&F$~KBmYA#F@{tiq9*)uK1QBUwok5hl*)D
zpMxwsNI>C10`^vYvEl$lIgdpAB$a0<%6TR9^Hi=<<m1rv->BHE*rv!wqZxmWA|H#U
z`~$_S756Ig5oyNXqbU4Gke^kVk4H0}FGCWA?+BRB^GP5djVAK779yX7=5eJ;k*_&X
zUaq)Gk*}pt-=f&A$j7Fs|E}VNihS9JdOk!=yjAfoMLF+9_+gbFSNx6Q?-cpKHPg#^
zFfhpTS74T6o?=)rqFAChQc=#Ak&avmOg}|&zM`BzLoe^`0vlC-qT;EFeB7JquTi{S
z@!u5hQ2eFhgNlzRKBdUlhUn)d#a9*i=s5MCDO%_w%05LtMozg%u|#pGA|EMd{7l8U
zit`nZP&`VJ&zsZ!ctt*JPWc?g?<vYlT+s8ubH-n*c(dYdigzpCugHheY5%<9Yl^>D
z<OAxAC;1BzkAw?mDds7L75VTw?M5k%SDd8C2iX~agyPYPb&8FOYZcoRH!1R=ccvHK
zVW9jT0bZv1D;2L%yk7C&6or=<_K&E{$K&Zw_=$mhHlDIykq^dG9;AqF7al7)-+&&M
zI%J+kh_K;CdrWUZxR-c2PeEHc=PA5?Li-6^?_n=|)`<TMVd^Emr}~F(I_)7>s=u`=
zw-A}{KgCOxa>*>g!<2IIED_Q5GTOJ?OlW=Ca7rTE5d3Gq;}9kruZg)g$F3AghB>CV
z(T>+nosDCN+d<gb#nZ8KD;bUB53nzG+HhxnbFsVq)j)`J<8L<X-2NVbzwOY`AIswS
zt4G-FZ!^Z~6zH7IDc><rxcx0g#UjwrAIs(VI|X4^ajcu+?;M=hJDU@?1q!!6eC*Mx
zfg}3E&-1vy^AL8@AZSg&{P;0^I-3)BDHKkaaj#->9n1`LbK)+6?9TV`3d`E6`QoQm
zJm0+tJ89@5(l5bRL)nSD8ezA;c{5-O9qYkrJMHpIgq<`9$|La+26S`c?ttv}w-)|5
zhUgDJk>dXLA?&0<&}u>XCOd=7756y8Zhx1;AJ;Sb<J|+NeEcm!f6R;9-V&ULVXbmD
z#&Lg3(XqR0MEBf1AFCZewy_xC=Qsk8`EvUJySschqkQzu^6~D4Q$8D+W3IJ8CEK0w
z$2sF{EE_kXYj{|1!{{C;aoJj~OVeKtcIN5KT?DOb@MH2M26S`$vCZ9fZ_GeHIFX2R
zf}_VO6;H%$U&q~3KCxolcrpEY?w;FBt>fH1ylX>Vnj?k1Xa6m?+)%a)-|HIV-<4+-
z?C^~lv#Vf_XM5ir<vX7bUI<Q}KD!oKD=S~HE{%CQ!n^7!aT#exwf&vgvdT+hyR4`C
z7TN{Ylh*XgJo}7TuU(n2&EH;Nogd5Fb=b_(o%a>w6xUZ?7_$bitPJk*jlqk-(dT3T
z7VEtux47r_jGgw5^j*thp3B~=Srq$^nn=+wVZRwx6ex;F=%`r!o~-Sc)hvv4)(kD0
zD7uM7zM`QTo3|&sORRUhiJcj<_VjG*-<Vqz+Fnt#L)n4+MTTL=yQjzYK42y4P<@&*
z6eaQ=R+O{dl)_i!@E0A0vJNP^rpj;^EsQOVT~p=XeMD?=O?7OEtNh;WOJb3t<>I?%
zNAC8lrSq32YIii)ii~Hw!&fwa=><!N7L`ej%8FvKZ81}RYtP2UqZ`YL0$QK4qBIT7
zjRlGfFVWnXUqfl&D)I@BQCf$0y9wDvzU_v$Xj#m^+t;zL%1G6as;azu$U$W4zbuxq
zdv0uBm1&zJV>x>=cK0dTS3OkYkBZry!-{Ux^b2Fzm)%y?qtoe;Q|6MNXJV04@+~5l
z75TLnH>#Yba;wN$m(GoOwH@ZhTO@S(Fx1nu?=bYV3FYnyp!W;3G!x<3)WqA7Ruqt0
zdr^NAvWvXi(?qv47Gym;j5H$_T!DNfrdnbg$=Xv^RG`dDOJkWxGg0%M5u3AOfR46m
zi5aGKDA;Z7xiD6<qR;O1OIBcnudK9o_1%-ceShWam9JHvKGXW$&fk|_k~Y+O?v>Yi
z@9EVM95V{DBRFQ{uJE3|m`%a*gLVdY*H>bu6zA^p+RJ7Jc0MJuW!Uzd;-?CR;(vYR
z;O&EUQo69xH)dt!kX?2(hx*tE%%j}m;oE~d({_yBRkmkz$EC44_$t5jVJlh_vWMWs
z_bZl;-ch*gFwDr8too&ecG1p5?d`E2)nxBH&#JF{%DS><M&IHK|622i)$hWSYQ}Vi
zF1&N;7d8DaJZb42HIWM|V-+=1mPU7-STk^EkL?34EZH?;&#23v$BFepyEAwBc8=U_
zf8V>)-v5zr+`*nbR%f8&rKP`ijbmqydUo5F2RbfV`n{z+w@=iToQU~t#<*v9V2`&W
zZ~Ky(TG#yEsx!d12k{-hsd=;}e|s)cICD5nQ_qO?((y9`^T5ogiA7suX3TJ%FrfhE
z?{t}qR;Ooo8OF7dCR_g9>D!-On%fDx8f%xczBnH2%X2&YoxQi;jTu^@GxSExy}2<n
zPpmz|I*0D|c6?b=T@%I{bDrc;jTvm>?asj+8QULO>gzl&meWxcdvs}T(JrxB8cS1l
zvbnL-W2Q9ZA2T6$9kyw0<|2h@GtPb!;yf@Z{1}ZBi}qC+X#m>5aGzBpm1&oBtTfp&
z_6O|Q7Ml?(DB3M0v2`X5f`=Jc0gO$0hvUI%xttDb&%;%PoGF^J|DLU}#GG{OJZKNj
zACo`UEcI{ex;y-Gv|7;zRsHrjvpI^nJpf(}7n-xudM^)l4k)^<+RSsV1g37b)~DB=
zv`cr#`V{5u`9U?)dcV&#s6$qk>X>7Fk;vga{-UL*vB_b(=-30s<M|@@+;e)2r7*3M
zXu*82#|?|GJS>MPQSSq+Nc5YbtIxKW37ro9JJTLZW9crQI+K551e9R~H6tf60tTQ3
zO>ZZTOzg`n$%Es*hlFgkvUhtfn}MT}iBIq78t?Bor>Z&@l2j#V8TO&m_9iFa?jUR?
z78x5HE#hr&;*0mBUFPdt8haZpZ`x}h{BUF>`>{KN9S>KR#p|BxCvA7po_*DG<6|)b
zFYb|Ga+_v(klTQwx2sJXV%3h9$BgYEmu6muQE*AQbw;euB@LBl;K=XoFe`F>WnJZ(
z%FK)Go!%Y3i}zw(zWU8kyGQH^mXG2ZHYQj;5-Zw>U0jb#ckiBQ?K|?#vONVmU$FMv
zREBe+FF!r;i*Yx&S^e&bam^cr6LfQ~=(B%^bGfXcI6FL9PXOHj{<(*6q6hxDJNeVy
z4o)ZFCq3-Fa`ky)pK2rk=bZ4&`TQha^Ddy(;eC!{j4w^D1_u38a5f3fIbO?7;hcLL
zG2ofwFE{UAWCx15S|$zpo?*;>`~$_@?NIrBcjG@EsmA%Imsb-&F;~N6cQUe7!fDyi
zlVa{{=z>1~RbJjcNGJ0VDCYR+L;7YE5)^aPTNxAZuLz+`+Iy|6p#O^WO32y2#6SO!
z)3!nlK9cM!P;gMp$-RoG&+=YNhkLzD>g9!OP|RHi(~!^aTLm2&>(|isVA#6`wxF0}
zgXBDkf25e>LlD_~f&mnB@<2qKVs0xez@(B*nt4#n88Mi>R>XWGW@YoE3!s=YqC+t!
zcNC)eXsDCmKBEQyKEp0`L*9RY3sTH|7iqJb>0n~IabRUX3p-HE8PS)0GsVd&2D61G
zZi<Ro*}U=%iaE_Zdnb!FO~w3d-WLJIoQW;S=1*%-%o(vL`{ztML&b=TV(tZ&>SpvF
zDCQVutCJcZ6mt~4ASB9ujq(Di7-UcO82t1D#T+Z@je=q>V>v?a!dj{fin-5_n^4S6
zK)|&3F+CZkci!Lt#hg>;2P}wn>GC;+XfT^UV?i;;#uAD-zmJYH<|8q8&B5<m1OXIt
z$DwGXnB!LzvW0MKW3GHr0U43D0~B+b5xR$?E{AWCkz$UdX-YAt36x?^?UiEANWpC0
z&I85VGyo{(vd>3;pqMjaoMLVXw4P{A_FNj@nP$=!WIsajerY98%w;!Ge6Y9!t>}qH
zvj0R^|6crnh$Y!avT+~H{)31^v-27ISh`#dPEgF5jN%k?rUG$_Ig{^{?Dcf@bZ!QI
zS$m?>v%h3}Jd@j3#5l#AaaEbUpTp^SE%Ur=q4|0t<3W_w6RpZ_W$ep6`@jV#=CaAh
zlJ;6w75d#1t;t@&8od$X3<kwq_6X+trVchz%&|aB+Dra%wDdZL|ENd5kTa<Vqk8k^
zfT5UU>%=MMXosN_<}*W}kjs>B(}DKrX6Pa38#x#jt|(B<896I_8v2?Pb0&RG_!!Ed
zn7ai($UUH#>&b$GV$Q^uhOb5Tq?mh5;>U)04~!IZCcYxPlQJmgUXu7JVR9*xV$Lij
z)5D)r2F0AQuMF>HexR5$@pHmQGCe5f<XIF@%ss?r1jU@OuL@T%e^AV^anQ`+dl?Uk
zx$Tl)O_=kF6my(PLNWIVGXTXL=ZH|uy+j2l=KhQnLNUkNHKdp$rJGR9t)Wj)%-Oi`
z<&D1QNBeUsm`>tN3|A+K$il(sIF!ln>x4nR&E=E>)MZMQ)1Qxu(N<_UY!gOE|3^g0
z>d#RqlNrkg=jCumM(L)r5}=qn8`UgmMFoUnZX+zhvUY=FjsizSfYk%V95W*kR){SG
zia8w-$dMKI`{=&lLsUU1=I*5{Uce&790j_nV^UDe895MMP1m59s}|Q;Rt5u4!dQ!K
zDCT;hp~HT<0>#|fVrqqVFexbJOh5X<g{%-L=4eccxu3ERKrzR|ga;IJBbhZQ=C(@u
zIfm*G6muttoS>LHO^R9*zL)+$F=r-RWB79B2Z}i(Cn)BOygAH!g`}9{JqNDnaf-Qd
zq5#F*QhETz97`Y+bIk~lVva6^Vou2YKrv?&pqSgqLV#k<C_pjCFWQh|&L}`JcLOaz
zF=rH@n7fY_pqMkcJZ@VVtKgock~ZyQWEM)~G$YS;WQSs|1&Z*yNJ)x03hcfH_5mp7
zwu-#j%HX0%L0lDE8SETRB$W-t+$~TPa@8Tl96PsAXdFQ?$6QVR4?2kotiU|vg4fZg
zDzdo@$mqrZdlF&4j}yJf{xkKgBQ#%#{tx({!7-SNStkVmBit*j0Vw9U@_}ORRCW?5
z=K70>6EQv!*l#obB`D_Vk-R_e7@rzxM)j-+GqEFwprPTAx6ny3Hy&2Dord;}Q_S@^
z9y-6z{67WZ0d@x5*ds|2fSW)lA2%EHBKSY5$LTPc3dKb10}q8?dvw+X2-jiflPm-I
z_<~*9>s;8K1^G1U@>%jSvD*vz$JnDybs&x!lf4_^{n(!~Ixt6#=}BD#+4sf{J5WcB
z2~)QbGS4lb8w*_#b+<yk*67ATH-Ne<6d`~ecH^NNOx+yFGmUNnbR($48H#m^=unig
zQWP@%-XSWKWNa?2CZdw#ut%Fvkg>g}Iu0VwBBM<x$Jjnp{Se}1qCzpo7E|?Gh);_O
zr5GzE%SI#exzuPA3NaSHlr8yu(!rvtfNB_3CqUdFs#TUfPRey7MBez1u18VFi|Q4K
zd?q!z9z`85MNMZrV~-vSjg&M7i9Zvftw>i9VmDt5u}xG+SJ9KIb1`_=V2`$<iWR-7
zItF8MA@*o1s#wvNs#_uQW^c3=RjlYol^^#kJ{1+JSTT^Q7N}NWkG7(U6@#gI4dOGR
zLKQ29Q#BXkYBKg{JIXat%Ejk0e<UiDYoe5E2`ndLkG8>Tl30QM!g^0su$m-ReDHB2
z_GlYQKS@geJjBOEh0;%w(v!fi412T<rJp3FZ-BT+R4Dx<Dg7G|pAi*GKS@e|R5nHr
z_GlYQKS@ge3dCPgMe?)BQmz#t(57LJwxC>-rCdkil$8&mMO#p=$x<#KF8Y5cDwJ!o
zl<Nto?!q2j*^HD^#Mz~}c)SZcbVxcSk1ci=<Qt6+X{QuWHw3q#im}5Em6}pa-3gF4
z7#(UgMQU{g<PM`lwWbWAofr3A{$g~f*OY^(I~uyB*rRPtD9cnS%Qna-8y(6rRmyTT
z<R2Ox$}&~TvLEt`Mu)OYm9hkJ`^$$N{!o^wQkGGWhZ-HqGF8gb2ziy!p)6CSEFF+{
zVK13gfkvK|&$Y?N-^&={x%Qw?UZyux7+Mm@wHMks7`vVlD>HK%l&Bgg;6sx#CkyKr
zQfUlEAl@R+1QQsRhdh`}K}V;lt@5J<l|2nf@t(VtuIy>*DZ{qs3O!lo0BdgEXbi9{
zC0|qfY_~nx+Q5vR39}x9VUOP!aqc#?&xL)Qi;VU?#lmk2&l2SIvWB3T`Q&XgdH3>*
zum4p{aj34t6bH6891*(VWs7#h%SN8Kc>5HgePqM>jHBAg*wFzdEL>pddg@DvJaB<D
zh$m9X+hB;`OCcDW9otVywlJJ5Ae(Y*NGz1Z3ncc&(L%?_O|g>jhY5z<77=J@IMQ56
z<|Rx`N%!G^@eX!U#SrCSY*iEZAen6~CzPUgZZa9RgxQ#ePqz83<E^riP6j`~jxrGF
zMq?b0e%x?`q2o1xd;^dje@KMQDGAe#>DTE_3o$7zWG5{$(@komd6$=TdJyzs2YU{|
zDHUSeo*^cAhV1ym;R~C)RO6CM1u-ctWG8K)OWN_tX(1-1h3urop$?ln-wDZSAtt4T
z?4)%@qJzgG;sWd*tF)8298K-Dc3gW31IJ>=C?#-2h@KA|(m8~iPi5d^tY{QYVSqyd
zL{kJE*Vo3!HTj5~EYg`pV8@)mKq)DcLUpsMoWgqH*h!HIeliRRCQGDolt?%*UPT`U
zcv7k{{klm7Wl}2q(o9ZO-d$c$CZ!7C0g|M=#&wq$lu4=5@DyEAs`1^Wf-)&p5D%9m
zrJB%PDkzgunYMHW3)T~7aDT-l=F(6iOV^IKPjU6-+ws1{X-9mcwXRbfO&AMrpTfXe
z(F-#b#{yQ0IncN^j;VZ;&CRDWFc3S|2m*7JA?C9G+TfM2xC%SQEFpqHZd*qX21>As
zz&F;QT><z%?7azmROQ+Ce@-SdnJk2z1d_lcgjEOx5J3Ui9N7&!2sH$fkZ2Z6!Xm|h
z7F*oeRQ6D{YSk*PwU#QixGzO(EiP57RILw>qE&0H)&K8z-@h|U2-@Z8|9#)j`wpCZ
z&vo6`y)S2(Gw0fCcIO`kUNO5xL^{?nyms$wfKNpuF=D^fmSe>8*;!}_-j>1}z=*f3
zmcW4p+If!v2hDB~(HNk1&Jo}pvs*;)0ZF8=8fe6ZI!9;Bw^rDB1SSV<jfp{~7PE+<
zwnD^kvpb!bWp-yZ0_(9Mw{4BQLHvQy7ZD$s-RZ<?)Y+JDXN_rqB7%3Z@%A)6D{S5?
zjaU6)_hW3RAMu&l#cTR-c4u~{6G77!bBJ_oC#));zj+fI47N7*L^=9mgYZP-^+@GL
zlVA~HTYujB*ga~s1iu78iz0z$pRXvJ+7%I_%<gPnyFG{v8Qj?T2;v{KNfBR~-MP)u
zk$5Y(4;vyr(6|dt!e`)3D!eVvFBBjgY8;4O9fA!bhTwy&u5&hVnbi{0umD2aaz^$o
zo6p&-_BWo3Y^qET6cGo_?(EBuAMd#%&lel{)GnXcMV`bQlhN$Wz*d_lVb|&fE$8_T
z)F0a%4>aD7EO<SN<Ot4Nbo4FA?OvPX;l>F_aEeWvc+l+5VHR{;0PB{sNkqf*CmksD
z!N%K>_8m4G!e%q;31sn%&E~a6&X&<O8{(kZofXZdg<g-%xD&F<#D<Cxc_y>Dyj659
zHWXr8BX33>#s(9D&w=BBMm%SBiwL$av^|l1Z(AB-m)V_1?6F$HHuL=0Vzj*f97=S^
z7LFKi3OAeG`<U4+B5b3~-ho2wvgIM{kUyKC&kK~DpdS=W1or+sTOPu;*=*u5t0f*W
z12Co~XSZBPtK|a6+v3QGxY6v+BW|)<;)vCL035Sgf_MF~b_9`Uip`!_WOnD?1l(e^
zL<dtSew%mPXEc%;Z&M{6FuQYz2d$Q{C74URW3@z2Q-T&#wTFc3Z6^>sG~ih9I`9@Y
zjF7F3i;+gDO^&$3?9M0lSuKILa4}+RxxWwf25UjsBA;MwVZ0h-SZ6bRrjbkTAv+8R
zI}GObMmhtrp<Hh^vJDs8#v}Hb-MPfwR!f9Ulg^FKm=hM@DrCJC8~T{|zR7$RaRoNh
z5)+X19Gm@-M*b2Y+h#=6ncW3k2=-eovCm|Gg2jN9z6n|F!-n+tHuA?qM@+s&1n=?U
zM1x@cO%W=PeT^-`zDDNBTkj|`ae>*LPHZ;23s`NPmu`)m%P`yc&p{M`UveWIVvosp
z&SBscvs*;iE||X&nQz7hTY{~C7Z;xkRGHl(Vwc&SA8qx>z+f(T5g7h~*rR0UGk<A<
z^V|K6e50+4_uW!)Duz|MlsHi^@4=;x=N2&j#25!)ydDa!Qc$j2%M|=ja?U@A4ax^1
z$x=a&)kxMTy=1B5EBIl2z!;|>1uCXv3p$_r`h1!S4JH0a0h$!6p>$ouhHvtv#JXFX
z_;>sAsvsf3Zd|`OJCWrTrqDq|X7#veK)K#1lb~evxV%BR)hPKwU{;T%hVq~(F{4w#
zK@a7&NOV?%#e{OBQL@RXc*H6<MAGyI1}{bM&&R)j`bdSfeblV5wlA6$*7ilS!rH!Q
zR#@BSj2_?SENOh3du5NdIn$@a+SoRaeP1$;YKgo?GEBtB96mJMY`ZrbZbs>ii<seN
z`=i-#v;EO*xY_<-vN6NWD7|FaPa1BvpS<A~*H0XARB$w*^K3uG4yd5HE@m*6hX-1m
z<44hZyd!}t4I+qk@Z;6IE1W#;b~55hirnSz>ToxrC;*xJyy6YwX2p<v=<>X)Y~=Mx
z3wiMi(JxF+GYBuI<?%T|WKK-W<ODe;-OuCGg;4@F+_NB5&;9W>X3VA`INeyzBD`wV
z+062wGMPc<J~M2EY7NR?<Kzu)Ubin>NWUFobijra48lvl-lm@ol}R5m_r3HBnf`HY
zw{ERB&B#pHcfp2~3DxmHTp0!_O{}^xZFMkW!$lOQp0Hx4`SH%^nEp#L{kJl%nb${(
zfTi6;WV(zP-yItwcFbT%q!_beig886#ukHCBe0><2wJ8^+d94+8zXU94ljM0tLfs+
zw?@oa99;Dw?O`UXnS@t|^W*BeEfOgkQJ4?!33?wMA7ekUa&jlmtG<Zx|K4<5`+v}z
zj+fxQgm@`iY2~V6#r8E*7@5VTW#uJ&*<`~7%gX8tDmW7C8xR{HV7=nI6YXBa1X{c!
z5fP!skf|#xtC4YaNkavcID+#hbCPg`#@E9Ry_{m;6q+}s@_ohT(}6EVt#ca+{7Lv0
z1TR;un}j!}`r3@}C*du$_SLHidF=x(-r#%Me7*m6vwi<<^aaDs-UA#X`prJx-I|9b
z6EE~_MHKMQWd7-<H|gfufPi^Fv0fG&7!ZkUV)eITu1zZRKcAG!GC8&^-B?QReZM1Z
z)~JoCRmdxeBvZ<esg{jp>a2nqy<V$q-yVE|I-68%L)grj)_jv{i;cyQe<|Hab+eg-
z&9T6rL7~8JbOWpu?Ic-R^$4#&Oq8gR*W*2zQoc3H_8ZCTv`E&mm9-{$w)MMti5m+q
z@n$0;VicRWH+mx77?+ZHuQcAB%(9L2vhw;PuH>=(W;$=AEugxsYm1#BWwe|s*@;Go
z%~=I$-svM*NU!SgqlF>g(COb294TdN^D|C#pqm=o0*&xzF|5FEhp?5R#ge5}k5JMh
zt+7pD(m$1eNe{0{XP(_`G7-t^sJJ{Q{bL0)U2t4VUYDDenD@=&f+dQKU=#5~Bj{hW
zY+*F?XHwB_IdO-@gqYTet{wmKFfz-uN$g)AYApUY#Ey(a^(f6F<IQW1X1#6I1H2Jt
zN6Mt;1J6^N$j5biT$0BPS}*QDn3HMxDK=79yQbi6?W~HoNN7<D;Kk-t&)34keW^wU
zM)7Ei_o^rK?&MFMi<gvF`cpdk(*v$AdET__T;B>TY}N?@58e!*9KcK6(-|@niJP4P
zRs}tRX~vxa+{wkHHLCXc*|~XLb93;r_paI0;nnF%FS3`1^wYZ{l~w~m{k07;%@)5S
zi*KgEiT~J_>m#WiG%m1W$Vwr98`A*%qmuzUh;wa#T|6}5Py^!x;2V>Qj`@E&y^vQl
zQ>JcK%Kgt4)N7PzGiauKV>1}*6C5g9ipb{uhIGFr*miYbq~Ely&9=bbg|Y1NVEZc9
zs=CQM(u0xcUgw$8_xGCDc%AUZfj?F<iEHI*sa8rjIw};|<f9ZLy%?Kt$YwK1gRgmk
zO~qPHT%)%juAFwr#i`8N@(nG1T<R^hi7L`U(OYb<Z_D&sy7_<OVC%GFfbFm705h&b
zyd}b%)fHHi0e&MzEn_CkHw>tMx&;`a`NC&Q5J+cOOpj2^we_g9r5j-_`&r35Jb2Tl
zH6z%v#zdXsMYZ$6gnv^3mNKr!r)jN7-bz5FHM!XZvxVHK(um7#*0K!xrUKZDmY6gn
z1u$LmPgdSch>>0qjHCjc7Ma9Gi$jDN0g+Y4<fhp>(pEY;Ius?Qn*V^MhS~_bj{PHP
zGW`>ezHeLY82iL4%KysPF{3=v3o#SUJ9?{$yyJ%*fSS|)za7iIxfQ>yCjWG7M);=b
z5tAWJwLnbuX8FG|N6fg_O_sp7E)X$uo&|vW9^!Pb0RPx3VTu`<mPTs60)JaWnDJ|e
zcT7V>7K?wZ9ICo0!2i@jbqb5q<KJ1TO>y#Ui|Wz<o{fywTc)~NQ9h==XQheE87J-p
zFAY)yp^g5e0f8z0Oq|fe!IC>Fl#q<?DI@M>{zJZt{-2kk|C_xO#rh<o;}rNlfI}E~
zX0kgM7$;1XH4rOn;3c7^Y!w_QR4=ZFgPoO2>Tw^tqyf%i{(}yNTJ$aSAMh#kPq-5L
z_dNmqGp>K4{(a0#^6a+@i<dVvl+~42UBK@doMkiXmN@^2Pov|%pfDvdKAiq@K7;<}
zJq0zatSsedomyL3SzcLIhc8*`Yl|yNYD%j(8u^V1{7$WCSiHR4iFo8$QenItMO}#<
z=Q`-$_8DZoCZP!BH6?XR>m9maDk}}yoXxj5j_uA!p{)C?8uQ%{T{f*Qb3B(&wdLh>
zpH;(3z%$VD`m$2v@rOeFva%(td8u;5>@2UPAFh(6_5TBIf}AtQjXO2en||bG)$$v-
z^4hx482B4KL;glXMRm1H%IfQD>*_<p`p3B*?enj?o#U5R{DsGf`~!{0H>M}@`7<W{
zb9c;1h-_TCIBqU>{X=K=pXvnClBOoR?Gih<9o-CHrrX)=;&!!P#=^$?*l&=nl<0i)
zwWlY2_(nPQ<I{J!p3Xe0;t3$$i`L8wPNI3Y+>}Jm$cFP<WBak;qa)u4M*>VReE`LN
z=<_G`<HIxku^%5E*@*r4{%s#W{6$OjL!Uo6QPI5Hu5UA$Kj!v6_`RDm9vfSceMlcZ
zQ7<`hUzfrwPkxLqo;b%m^u-hBrRRjpA@bRUEd@U)yNQHzm<J^vl+0hCGW;#cpGjsR
zX`e3g@m1RKiFWGyN#^t3)Q^{*Z!@5LuH@B{zc2Y($$Z$6>D(=OzvRb6K9S0F_<%g^
zj!6DM{8IXKj9}VjldvlgM@T<K@(dDB6D*W|v1C5c%y@k7IK$T{{9?&hDSVssH%h)k
z@_xyDR+i=9!;(yoPwY`XB7Q9WSCZ54%{J{aMZU{{_JbskmduygP+vj9evM>408e>`
z<QpYFD49=_GyFM`&lWSCw<I5x{F#`DFVbn>g@j$c<YAJ>OFmn2spLk<e8QCR`Aj0o
zr-Yf#O_KSHDrG(<OCFT|Imxd{<^!{ge@yx>Nc0Qedrk63kBr|{a&K`UiFjir7m4#o
z*q2LQCaxl3f0^WM;$9N=cSwFfJV3(!CGj=s-yvatRPq-JckpZ=%gcw28Qw;6R}$&)
z`EBZlO6Jq$l&4ANlhc&>WG(IaR3~LVXG*S<{xZpYz@Bz|0-WUI%(UY(xRm)YEM-1>
z&2k+Q4@>`!<YVIJB;p0I#L}LRMw8hj(&;OCh&Y0T{WQr7#ZnUXb&}VJ>q*#em3+N;
zD+&7tB_9;&|HhOD>r(=Mf=XgR#czWRk(6O)GTm`{koe7UKj{aHr;205usBQP&l8yL
zBC$qXF0K(T6R#F`ia!?b5D$oti7$w+i=T*GZ<%jT@nrD~ak{uvJYT#}yi7Fyu8<CY
zWy16x75^#*u>MfrQOp+yi(|#<;v$i6YGS-bk?SJmT_WG@Liy+7)8bL_3(@$!f*sdA
z+V>LYh)cveafA4<_?*axDjEN8B7bE@xwF_?JViAA1`vL+<h|mZ;zQ!I;%nl6iF^qZ
z(;p&oJ)}HK<a$WCL0m6x6>k*p6%UFpibupx#6+wkOs|8OFAfpMi?c<pZ?s=2ZV*qx
zJf?n_7#8P<<)ZO-1-ng>e<<E1z9t?OzZA`T>Jg9Y0`uu7ay_6tMdW%wxk}_ZK>12>
zk7(W}5B&kj&x>z~e-;yQ{>1o2;v#XUc#HU$*e=D|=Zb^GQ^ZMPkvK<OC@vA}#7*LM
z5`DH?{2__O>1KuBE%|=&=h8nW`6=<&(!V14b@6TKKal*f$Tg7p1jJ5a7qPEcAdV8p
ziZjGHqVcbV^o)NkaJBTt&lcn>B^y6mkoQWyQM^a|srZ=qlxX~DA>QvL9~F;@UyDB2
zuwL!NPGS$Sk2p-^+YD$wSv*Vpj#wfZe_YsakZk;NVc+=W0<V>RhiLq9Vc+=U0{2UQ
zKs5fiuy6cvfp1Cwj`*qgS22iRu(F(KVwTuVED#5YW5hGWS>il#sd%2aT5J@r6gP=`
z#T&(Y#Gi_fiBE|yi^d-p%6(MwG4X4WZ=PVi+KU;Y@xKNANs^7<Ey$-!K1-Y_E)kcC
zE5+}Mmy1`6P2vsWJ>pNr$Hk|`SH(BP55+%=KAbDC9!X+`m?h#c9p`rfrbfmRWSA+M
zC!Db!<V)@?^6f!fC&q{q#3^ElSSD79%f#=Cmx-IiYsA~cJH`7&UhgsAgW?n7o8l4i
zsCZ2Li}*J&f#(lM2j5^BhQxevfN1<-!R}Pa{Lw4p89!K{@q-1<lb+X$3|}GgdXcj6
zcLiQ5nLi1mew%2{Zy-M?*_`J<eo`{8A8G%h$hS*Tep}>qB;}9AG@hS8ZX@y?Wt6*#
z<{5OzyuPHKZ&o6CeM!z07l`E|e>}_Z_2LF`i+G)Qy?B%Ol=z(ZlE~{yruVkUAE#0N
zK;(5M<-du>zZGP@dz5-!caj~&&SFT+7y14t+L;$of>R_HiF_Fp!};DVa-Fzd<eQ<W
zH-1XN`z1dp@-<Nme^oT+bC8co<~ySp-d5y~Mkx0b$BAc(^TdTB-zG)-3&pEM{$!bY
zzFLaBPuwpa5FZzx7Wv*O+P^LG`kC@EkuRa5%s0Q19mGsAS2X95*zYHqzow*pSezuz
z6z7WPh>JzO&x-MOir0(0-lqO1;$0$t{Ym|P@mJ#GBCo?4{(|_j_<PZupJM+#$sdY;
z7I~e{_+N>92O#BSk=N~%&G{^tCApi}Q|v2x{;E!v?D?x2E%{7wvN%JWBl6{5%<oEZ
ztH|qo>iOnI@&@r%k=Omy-zWY|<n=%G2gPT_=f%S!?+eiGZSh_4nD~kKH}PvR!1HOu
z<NX4%t=Lh_7DHk$(VXAIevo9|Phk9!;u!H9k@piAex6t>t`gUX=6V2jKahNt$RD;c
z{&sP<c)!Ts-!k01HWGYP@-rguJ23oZ@%Q2p@ja36SfgFC*iP&ub`!gc=DGv+10|m#
zo+geJ`O{3MJ5}UQ8!7VzZe)Xap?HzFLA*lTBJyXCjJH?3QM^s`{A1lOnfEnl|4Y&H
zmu0SRpnpgD4@Gmm1N|40zY_htu7N&TY$tXSb41U-R&UAuM81lS@u!M&#IwZ`u}rKI
zmx&jM#=kJqSuc5mc(u4iH2#NSw_ozF#K*<w#23U@#W%!v#P`LIM7~^-_4rbx10%{w
zVyf6q>?G!h=6VqJy(RY(`4T>+GhbXJmWt<zwc-kKwRn+uiFk#$QM^vvDPAw$B>qIa
zOMF1wFaAn=TzpP^L3~*>{+Ce?eig#{B#L}L8|BubxqgIft{=f%>5YG8$o(V_6i*RP
z6U}uc?81_#iqpk;;zDtWxKzAY{Jv<eH<6yX-UPQvze~J9yji?Myj%R4_zRKmMr3_o
z7yl^!Ni^4?2>(R#-$fTE`ivJ8)5P{-hG_gk!!A!UU%be8!^P3!c#&^mWO$`mC$11L
z6fY7th*yZ$h{lgJ(%CEdM)5ZBPVs*6LGhR3qat4c$@07>eklG~{6hRnOycz)>{G=K
zVy0-WYZ2aEa$nJ0=R$A%O@qUw=ldp^-Z`SVzJ+YAZ^1h0SBMvi#{V?JFOz(gc%8UY
zyk5LX{E2v%_<*=y<jXEup0~yKMdObe`cEbQRmAHIjD4b*Dz+9oiCx58v4?2<R3qJi
zl1~xMbu;vfB$tZDFE#WRNWN0sBwjDxB%14D*#BJeGvXofi1?oPSMl#+DzAeP-}s{j
zb0p`A1H{21Ujs_}1!9%BOuR_EM7&nqA>Jn5DIO3HioX?K7Ws}*<`)z@i#cL}I7l2P
zo+-`~7mC&5`Qlpfd*UYX8u144W|1#AWqE!h9ueOYzZCfe2JPC49mSqvU-2~YbaAFQ
zSF8}L#0$lXM7~^=`Ro<>VpYn&6rT{E5q~GXD!wDWFMcL|AqMf)IMYiL`I1)3Cy9f^
zq2d_v46#U@B`y+6MZVyb>0KzU7dMD}*(<|u7Vi-67JniBQhZi?UOXbcC-OzHOfN}H
z7u$(BVy@U<EELC!6GXmbmg$v<6=Icmk$8!Cg}71V%V!z?Ht~M(LGf|%X^}6crTr1{
zL-EfdUsB8PG_k#yA@YT_3?C#87e|U`i8DpM%$D|5VxxGm$QRo(e7AU`c#C+C_)`&=
zMNR_FVK7ZhJiri_+lI#9IMRc;@n7%VfBV<`w4U$@ivQ!CuV$fraEr@fd-5~HBJvlv
ziOeS#e`$x?FXq$Sj$!=t!iGzbZ?zi;o96lQnHTTFe&nYgHmXNs<LAw3_--13_^R2V
z4L9aD6Ps5C>^iFuX%N<a@8gA?1x0Ln`w(#z5@334124T|?0a#r>)eU~#AiypkGFe1
z6y83=Zt8-!<8jdG<Aqg2j?K6CLR?c~t}$Qgy?obU-;0A?r)GfTgt()R7sl_IW7FGK
zYv%&f!>MT`y)D@H;$YXg3h8mqcpoq9YA9mUyCo()oWexX`w{lNI80*?(rd*`_3^@f
z2st*r2aq27iKeZwdG);u`;5c!z|U=G;2PT-jF1_|ZNKQ*b(?~F!q9mi&+bVmxbJ<o
z!ES^nfXtVlN3q40??6m_(Jhhky@Y*?`DK9lyomHTCcTfB7wOFv6E@Xx)<Ky8fy06M
zvfY`dH;1t6tiyPwhXC*6rH8|2oZTUm?;Xzw^z67YnTJ*R8jackp@?tOVWH4K<HOYc
zEgU#-=ukK{9a4D8DgUT%(_8kK4E=Vl_r|kq+3;;TEllsGXN2Fp&$r=<@DB9omVM>p
z6P@&p_u}SB+fDO>Z8lx%EUsvMZKCsPaCBzLc;_VN`F4M}KAh#w9KSBSDSUbO?r^Iu
ziz{Y_oy{}Cf2gRga5s$!CtUN}im~B|740fgAo(_r4L@12xgvGb{BYvtvyHwe9DwA9
z)V;!~U})N=<c%);q9tt(ZkcQR?LAzPusyWMG2Yj1s#vth^EBBfd+#FGXp^_UxhQD%
z61E37TFc?tPQ)i>!bWT7-|lX-UO>l%Q{aEm^I$nHoV0!3BJ1aJTsUn{>h5ie3gsPc
zT-dk$@FKrSeK`DNT928D@S<sbWWv9l@|hgYsqk;?lO5c4P6a*d(GRIDiz|<tGwByk
zH7P{-Y?<9`Yc(@mm_2WiEngpm$|Ise7a-ItFa6qCJJ0vu0{GRO9Nt}#u&qz_>&iVT
z+t%9iBgovhsm17JFu~L*8d{irSZx4*qS>~_UMO?lrdD9?p0`x%EpkEl@S--|cZFN+
zY%|1q^Zdj3UGNL{**obw&#pKxJUVwlX7+}*+j8Njge{Z4GuJu0qV+Z_wQuGtF4ots
zZ^I4y76f-V8^bBi*ztZRw6P7=n$hDohZCF;6_pkKiUq;3crYSk6Me;Y+hYA)_Q`hT
z<#J8M@`?oXNhmw<I>-1sr2o`eXbF~MX~mRqdBv=74=}$1J_om3|9QD46h0Amv{^K<
zA~?vmt;=TGPsErd6L%zRFOv6D>xFhkxXq$qUZ3n4<L8At8(W*k4CGX#Hn$pjo$TUd
zE@G-##?q$X?0^TzMYd0@W?FdQqF`vk_{@#-<=xY!kg>fRZXqR{796x}QO@Sf!r-8J
z!LFOLH|1`0p7+0n@q5~2cp46NUoh5%|6t#iw81;WX+39#UkN`Qz6<_8J8WvdIbqAp
zaAK3Q=gWDY#`xg%tJNllsSm`p8-2`L-+`0E3A-kR-<`K0yk}kj^UaP^TjrVJ8R0)7
zBw_2Wd3~~zHNtJV`(&qVw4=((!?RQ6b=Jlmo}H%IW#!;@&yTOQ_am>^{y`0PCp5iR
zG&!8K?XUCLFO$Lx!rRT><nY<y_ln%zYv#|6@gnTiZ-g^HoN%45DQV-8`On6Lw^9wq
zgq=NCRD3!=7k-d?XZx;W+DY3xZ6sZILH^6Uabf4$b1FQ4k6!uPsD4)NlihZs{D+$H
zl(fCw#!gyCJb%6E+nHu7tR}HF^X*93<?eR&>@7NfzHPB_;rV9d%?xL3Uo_plCSmI{
z^CpLrw>>-0YukW)XnHHc^l-w?c}2O>a?U1ezS}uF(S*Zev(e@v-1CZQ!+kp(_!Zt)
zWVN~Qn`$j1UNd*M-??mhHvBEO8JwH#T-$z2s!54CSx=f?NoJxobK$?#Y8h@Vz3_Fp
zs7c@oS+(1_WPB!kNPhJ-E!)PGc|q8>18Z1OJC)fV3Ae4cAnfj*H@(Boz&4f(elZ7k
z*y5$+t+n2YH9gGMv0CQjc|!KWCnCI$Jg~BL>}v0od7N2Gt&VNut<|<1!Q6>suLzF|
zw<&xR9)^88P^v{8cLq;&PYaIhxaF<!e;5xxz}Mgydg!!wx@^zgaRvIK>$V-?-#EL*
zmxQ})%Gv&M_=+(1b2fF}Zuj7)b5mQVox64X;&9i^Sv$5Od@-!DHcxW0w=YIMFE|X#
z-kfQ|mV`66blH>DG^Ao=MbwYBw=OnRT!{6K>tdH{v&{JJlbxW^zaZRsSLU9j6)P&%
z!CUvRY@caEJEk*t_NeH*HQOBLJkPndg|T|7S17|@@y6J-Y&cdAd&IKo;A|jnF1yWU
zK$qQ}_w-(LK8|NhEpw+G{W&`-7Im!f!y9g9_N)r)IhB1gPkwoA-*v{g9k|Hq*f*XR
zT-!HYcPv91fw(l1<WF~JTsm3bm`=7y#}}6l%i@g$Tb4|dhSeQkmh-}E@<O|pErMg;
z4d+$lI_?&CN8+|bbBy%lqHw(IDE!=t#O}F{^{m@H?g)D9zQ@A+GP4!VRJVl_H@JNl
z9$MFZfwODu(nDQdUe_I->Br_AnuNV9ch}hOFbwoR?{=?48G4(!hxP5GcF(&5G7cr~
z-xxmji%`Fbhlaj9y5G@5>-rsgz7Njr*)Oy@dg$(oyDqh{+yU=CA2K0s_E({Ge%d5u
zJN;fe<n-)~)sphMymo=D;qxkbFXBA6I(KNrqTtE*jy-z#@pspC--+@)aOfBBw(0lO
zp$Feh&2jp*IppN73ps)H;Vu<!;o|XK76k`iG4|8LTi*3ba?`sk%Pof<c=tfKKHEEQ
zPju(t1U`*lBtGq(UB{eo!_TaFmcb1q;(EyUM}B{DQsy{Vz>VsUaLMKS8^4-7C36l{
z34T6U=o^F6{)FM3D~&2CpApT2FjF&m{g#mE|B6<R@VkVwI$v#6NsB23{nbn@m_$bj
zQD3xg!Niw{5MO3{{&K{30KvXc`$^p2%Cz!3@M^;U6czl=#MiGquU&k-X*jUM_plFN
zY3I@O3jBf7T0XH8NKC`uq-znu^<9c$!f7o_=<A0jfzw*<2fvF@I<378LNcA!&PSY-
z4{)&tr?q?~e#$a53Y^wb@1%~ypGxed(H=joq0`z;kkjcS%>SdL8=;0Lx^#Y{52v-K
zAP6oA9p3_U0G!q`s*g|8!)fgoFm0U}NW6<SZjj&I`?>Gqx5{u@%a&_14MnBX+5uqt
z-MIAwr?uQi9&L-ygCAPun3(=0iV3H+wgAEOK1S?d#k6$3ITTK7t>`(eHI9Vgv^J3V
zB=SxD1^%3Yv`yWR_nBxKI<4i?H|g`3_wZz!fRla=stc#JR!mF}Q#?&#F#RgjC254j
zwDiU36F99^=INKQXrm-{NbkhBr%TLCFJVTbC1$7ZM#I5rt&JOU+Fg!T3A#y>g6#YB
zFVhe@IfeUd^~+FVIIT6q0xk~IE79q2TFZ+0;IuZq74GZ9X|0v<a8l}z5i$&sO_kxa
z_AZpvIIZOqJ+{5iX=k49LF&s`vf_YO=OJhoIIX?R<Q+_B!Qix(jb)tH1`?TY>JI$j
zrW^u^dm+GSExj1gX)Pb^PQQ*lzM`#p%o`c4VX;?w8KHZ|aVVrG;s-HsT6-pnA*Z#9
zAg8q|n4H#HDVUy&D#B^4nZVuC()p+XoYq<~;<Wa9lmbp`(|H9Br?ob2W;*XT!f7pA
z2~KO%f6CBDbNK5IIIT_J&2D`>$2_#rJwLsWjr&w9^DIX9-sw5a=;`F?Ktj}Mt<5On
zwANN2;<VQ0J0g7ollo2DxhC%DbUwxjr?pFs7;#!_lNz5sjGg|9$~-0g(nN@_rnEC<
zE=oU_gYETp<!Cf`Q%#>j<G0dwo6vdbcd$lB(m8|Sv^JgJcfo0`Ee4&|a*t6vnm=rZ
zj&zjWk$UvY`3Ukes8bunv`%Z;IvL+#x{DLM<sgGKq0?IPUS_x`<qr|)wARYO41Vzi
zxvQ1aGU(EnPHSyR+GKp02pLXmd2^UfYxy86oz~j$ff;|`Jb=^MOcOpNBcJ)fX{`+(
zmNAC22u^GJn(z@BA@nz$*4m|HbOv9uPN%ijetgF1oWO8eYr`jG@PQXPtsQ9MPs#WM
zq|;h!UzD+%%?hWrY#chR{gB~sT1)Ska1NZoc}1tSoJz)N?On_OPHQ<wjMG{^qC}^)
zV-eFht>t&cbXvO}S^K)b>Ceb#ns8b>%~-%`Z6J|T!FEzAtYSLJh%6k89zdA_iTtTj
z2e&KsIY47fsq*?W13@-D4%?^^;*WsBto|H@W-?>>7>5j2dNStoltdH}PHX8tJu?dx
zFivZK1&a)`cEf2c1uRt=4Qw$ut+g$fn88P+=(JWN0y(ncfkY;s`2^B4PHWTAj~N{~
zSVp_;C@`s;VM3?1Rt{u*%%tJ8wi2a-pK2$SJ6&O{Vq2%RT$D5T#W0=L-eydl3_c)E
zr?s{p6Ej>^2u^EhOsBPc;DSzTd6=NnT0US!r?s{g6Ed<`G&rr@ZPF{s*bgRcNa*rw
z*l`@JVJ+db)=s#JjE&3>PHU~aEaMK^U+&4PGWg&Ioz~VNf2`nc2Jc)ZU7674Vxxf5
zT0YW1r?o7Baazm8ola|+q;Xn%J@bUqTC0H5+DAFL;I!5%;Ix*HWzlJ^RlsTOd5i+5
zwN?SAwO@1oz-g_`1x{5{??Un{m1)z?R%W4$oMh$Ap6ofT{RI>mx1uxYw3Y(9j}M2_
zY3;K{Uge~6QKVp!%5hTJIh;t6t<zer1X)~l=(Ludo5hD-lHjzKx!U~s_>YN{iJ^vE
zaF$0^w##L}jBX6DuGkMGa-wIuoP6F~m|*ln@i&!Y@Eq)zwBTcQ4{HFYwOsk&w00$e
z=(M)Vh&U0u7{%(Ei>{42t-TXA-EPO9wV{WQniHCfKW>PQsFC1gl%Gy(zXt=?4bls9
z@?~!OhhXD>2)f`H^m6jmZu?iMIYiBJ+H7~*_Mzr2Xab4$FPEM`BF9PRHp#C9Q~4}T
z#&?lt@@v5kPeIK#pN7^*{(Z317ci#F=nokFda$E;U<l)!enFGp@a)r^;DzY!<Tr!<
z08;Za$yDaRNt}BdcE0vGem>lj_cAJ!(j$ujuA9oTT!&rLaNQjL4`|Yaq*D51Q!kST
zJ(JUM&PbCS^hQemZ0cq5d(UL8<A0VWZ(xX~6lPN|6aG5TWc0P;=Yu_Y{IyHU$=TG)
zBp<uBym(zSALhy9FRxODXEQ)H6CyUK(<!t`qRq%`2FRu=Vw2?f7trQIG(yUlYzD}N
zQ`_d%+VQWYO&S_G<&10w$mZUN4I1YL+VDy1l!@64fDMQA@33pCmErgwr^#F>Q>JB7
zFB3kdV@w7({`YCJiM=o*lX{utU`QI1V#g29olYKqN|rJwlX{tq_Dmjj`~zt+mnLUt
zQZJKI?3y~QMf=U9%>dTvoJ<DDW`k#ghtT~iX_L-=Se(fK+1wtnfkQk#tdqB$?N^@3
z0NEUh*rYoChiOyDwmCPG0kZidVuQxvLpymZG5J$!G8q7yr_ody80ud8C1F2r1skU>
zlX{t)>Y1SZ`qCtU<8MVK^)mU6XM*;dN|OSnvO1G`nXL0n(0<EkGLt5anbgbVM(jq~
zZwqbcnm*;?Oa{p23D1V@#|L=wmec0@nGBH4(TEM&k3VwBI|UU^xh#_bvT4&=dErM^
z{;z5COSbV<nGBH4kcbW1uRDaii`k!>Ga2Bzc@sHRuhmq|dyn<mp;?)i$kDM!6EN>{
z=6}8BT3!(bUdm0HRe5~cHRV>#pFH!M^*c0E^71$~?)K&c*ObSRwdt?+s6LBS&BT6|
zMLmj5llMIn^w%pi8N-@AltsNvTH$LslgcTM|L-(e%fa)jEb3)4&@=h9;}2m!uP;-1
zB8z&N%)+keFP!=N`S4I4pQKHBHj4qWS>@S044b92`2`F7LKXvLv&*wd!g_HzZMcS|
z{4R?DvN_<{;Kxe-J84tSc6%+00kYxqM5a6sw|4w|$SAL#W&T4J17wqgFBwhE(d~bs
z$t_IgPg&H<gpU__Q=$v@^Z49s$_H80qu2k!vi&)>sTOz<Y90S%MtF%s^7Aa}m1d)7
z@}c9ep~*8G5r5C3UMAOL*OdMZv=r`SIyr;bQVDJrLuB-L#0bmp{WRJ`qa-(rAu>AZ
z89j{l<ikoi<Jd20ZWcpuNN&S{+tyXP<nTGdl#Z^J)g1G4{Z5`}R@qT_0?3r@>u!#}
zKZG1Ui=NWO&148t9K$6c%M;DYQWqPigmHexQgm}O8G<;2I7LDcaSBV3kMH_WA%yZ_
z@01>{W>C&kH16YSn&b>;4f?v8LpkN_=K@y~C8slu2e`4v8wX!-+Zvqi_&;Q6`0J09
z!N?CG$PeG2IVnRTwdUG57$IgLe2wXk{hX5+Wtf}E0JJr2=6W`39silM39^#I-Ao3^
zW({_2-srURXvANJri^qm86u+}MvTz?e8MTGlyw~CW->%Zk420y!tbLIe=D3a*3D#y
zjQ%TPgzkTZMj0&kI5(3aGHQb_=p*g%HI2+$GR|}}8G`m0$E9w9*E?nuj6;am9)q!;
za~D^QDQ+eMkS>qMOFbL3$6VTEaao+|W->rFS70~N9^a+WQ#6|HW->%ZcSVfQ9(!qo
zKE`3&&18s-UWyo@JszdeD=g9+H<KYU`dh>Z?eRX19%Nt7bu$?vqYz$}5NVIr5ON;m
zAX?yNG6e1MDjRxX+z6kE5YrwQQsWrqRJL=eo5=vByE4XRDQ);;)szZ1lL4^dIp8kr
zn!Itc>%W{v88oVPvl*g<ei>`Dk486gq@C|(G6Y5(jqk)7{gy`jjY-OKH<KZ*+ufav
zBD$w0@CGP;n8ZK$xLJ5)BY!3w(I@0`cNBE}u;nj<!}Spf9eF+fOUQR(>+ut$=#ETi
zdpCp;NM;bW9*t-nca&9L3dKd(dQNfN(Fv{Ih27&2e??UlRoPVi1>zsE^~ypu+%XBQ
zcz#}uWuy{YufJNQ$(cU~yc}Ea@rZVIHr_YV$#MF)MG4FCcX~nt{?2p@o!;jn_<ML1
z>6n67nBe7zxEdi9h?t1F*@#ZxPoT?{9I?cu!8w?k-Caxw$32-|G4SDgNdAZdxYbCV
z&2+Lm)a+ucb;V|y>16i|Hd86&Y1ml#Q{1+!X*LEo-81#tig0(B+t%1Y!QbWe+F_NQ
zsk|AA8?c?U*D7<V?8ToyAX*;^d=<l^jJ6UbgR+py9QG-;ULRxFKslVsvoL&5!PaYw
zwH!m`LeyjuwqDz<aw3&3`tI*g_H0-=$Z?0e=CX&s5$cZ(%E44-^IB*>6!abl<q#_K
zsLV!JwZYbN8DgJmYsZUB{wk*DGDJSj>K=pbjo5lFL);No_a`*=Z?W}kK-`gT>v}Zs
zHmv^_W9!*~xFg+8)bR=QTe0<QK-`gT4t4u*(zXp73NwSsd=8-B;bi95*r1$9WgjZr
z<2av+t=C4j&nUMwm1jZ02c3HzLOG$#r1Cl_cmmREo3+fP@*^nzMCD;?*_X=UIFk0q
z*0Xw`<DPDlyaDnLj1JT0bhkb2p2VT%r`UQ{qlTxu8Px5-=-Pm-XEkbgx|>Daax6vj
zv6&g-rgPkE#FX8Dt>13;?`S)i68ha}rOq@-?01`$aw!FR^A~fRAqi+74D>{Jqzrg-
zWJV&K(n6Z)4sm*Sl3^cfn6TQ+6;7o%vz{`WZq0lbIxQyGm%p@QzMNbaM3Q1om{I0>
zn04gjH0!0$>F*AJ!u^$<U{_&sJ;4QvX%x(a-psEgOk@{Z0hgg)ndvnKVj;Exm|l;z
zeixO#4bqRX4cy8EA8XAKeGu|P)S1ckSSEEJL;ire5PR`4Gqt*5{<p<8u&2@WrQL&&
zZ^t%(!})QO+$DGpawWC_4J#e@iH;ofd3dKzS8M|sP_!poaXfwp;#8wT#3wsY6=H?4
z4d76IGK(q~51)Q&R2a!m=23MoRJ*Vtc?{$y&5%8ehIk1ZbQs4^7O?p~g#2IBamYPo
z*2~T~D7L~jpc=(^sx7U42ywenp%_nfq{{6I7tlt9Vm#HEsxqkNV;g`4`RO#a<DVe?
z5nFG*^^5&55*zx{w`o?S&u6-WoWAQ6Zo;O-g*k<;`zD%_n;U8c=}(x*+}xh69Jj68
zBfWj9FFh-LcA%|0!!^Hu&395$M?s0(ah)7r`l+d>r4CP>h}n^-5Ue-;o(?sE*0AMH
zQhQkPEf+yW@!KfL8E$H-O@S+TN~^d8Q(bprd+O72k=y_*JFVKs*{8?a4?`=pW`<bZ
z+Pl8=*o51{FzA((hV6`nKbm#>j!rL>uR}+-SDMYVqu<n_Q^XQwW?^usH?=lZU|N}x
z++@*NrIgr3m6V8=W<=v-HD-=XH)lwU{`54qR@X$-V^k{J5G7UoZoOfbjpZ(6c2M11
z(>z#L@|1+>5Sv8z0{8SZFTY-CZQXY6=)kpOO^*3~+bT$SV*7-^Px;z0{IuJ%j_7(K
zS+-uRU9Z^EDsJyfFLp6z3QeE&x$I&%2TR#B7A@4*3&4>wHXfGBSTP%Q=^rUCD$%UG
z1uCzpp7I=^vc>8KD$!V7VS&R2`N8OPQ#}M>3h{%<f$c&=)Svqu$gk`^AIblQ4-Nnh
z+$j>%%<ddw7Pds^&u&o@_pY@8#6yt)?mcG%h?mT65%HPT5-bB!$KP-G*dk1i7GZX5
z5vIo!VfM91#w)_~rf3mnM~g5$T7=orB1~^Nf1C9Tf+?`dGn%4l&G6E)0ny}Uw3M7p
zj6cPQBsS9|b_g1{9VOTxOl)QocI*e|ML5)}^=Hk(u5C5$nGZXd9~kPh5xf>#f-|s*
zyce76%po4Y=5to8ZQ>3a2zqABn$Vnl6B|4#6YpU2Ip?o!;?7ZQ(0>N72s8&GA1_yQ
z=(SMV#OHd!#*MLrsHN#KTc+iSF=d*~GTHoQGQZEUp@|4)jUwSu$e2&;Aji65207Wr
z?&p&{Y4$l6(vNiWPY4PWn<y~5vk68>fR|V7MnAYC6!}=+%n<uwL(33VW_K>J8XJ7T
zzS+nfHc1kNK=(w`Dchld?@yu}MWSQcwcOc=Eocl^<K8=^Td)P-bCfdoGf~^91*L)5
zQoJ}wpYmHcDUa%cvCWm9j!bb1XrA{+vkt`WC~RqTX}dKc<?FAz6!vJMW(+nM5NeGn
z*fk$4$L2$`m`bZIZ#Hs=za>JYA6Oe0mfb{wiEw;Rj}(VX5tBF@=B{%#!I;R@q>ev0
z+?r3cJTt~XagMQ?Pw;gdaIZ}aK?X4%)^XU6ej?pvRbH+>XZ4yUFJGTizov-=cnllb
z<8WhuC#iX8RBE2Umf|!xo{n+_8av*Sni|t3QA^679cO7YxHv;cc{w%l<uCczV$vLv
z-9(Lf{iv~o`&sBH^VyLgN@O*Z3b5Jqtd25o1;?jH4I3;4F_|}O7;UPUJ-^>LAE$=x
zvKd<{4kwXjq2hLIDflIb*DRE8L1p6%skjwetRZFAEY6S$7CM>PpbjV*#j56ZR9xlR
znXH>A@+CIW^w3OHJc2EfF?5vK1aXF5n<S%6kacX6ct=yTf*Qmdjy|VuP16|YITC%&
z1#6nP!=~~%-?d|j6-sfw8)+V|f<fq__4}%s73Dk>kyf^Llvu_{TBwLu=4e{%DSpzh
zd4&u*b<Qd?W?0fN3Kw)PkcPJW;Ec<D%sla8`ne`_Ph_+LQ>RV0ujLMJvS9flSXZo*
z<H<Y}8f(+-YXe-ZC~-()I9d(5lCst&>7r{>qzK5Zg#rvk23RL=U&|flh5`@|AW7(V
zt>w-yuwnHeIKGWu6^mA}<@ASn>2t@XKb@F{Hb**p*K%h%Hl$A|{k?0w^ufqviP4!6
z!!^ovdP3csX3h-a7PEUc@d!37MTt$^dDQ4<5G(*Pzt<cb9)p19#e8M+QsN2}!2GA|
ztwvD`Zzb|9xC(LAh+24Sh-cxgAW;j>y(!r2nu2`LiImlewk+L)O?=5O@1W!KBC&}(
zVQg6a?_JA79tE!cQbhY4<!`Cg{I<Qg`1FLqFd8{U#4@uxhj;-S&uz)0*aDok$c+0R
zVnZtvYQp`d3AtV+(T*+VEnWdEUX;CsD`Ma+TAl$HEUqUJ0}32=o&oo{xCCvAC=8{;
z*vxWfn~x%!FQN)IRiS;%V~EbC{ieYvsKKa+HW=$=8cj<Po5-6isPGtse`)GIpJ)eD
ztV)SZ-06f3tw^X%_L(-}xDH^MVH0rwTx?uWY-uU6w4Nr|bT7*G0ycE!K2ul<Dl8Sz
z!n*uw_P7sEh`6<PK27R_(fnCrpS({4eX^UjByLG#KqI!?;{!i+`h4o|ll>{oX&R(i
z3M$i*X==PF&1PY1=WI#*v{~4G=<$pUtMf@Ci*OjiYuJ)uyy<hQf_qR8zWxoW;HE3q
zLY4RcM7~)($=Q;&X(Lp8o%T)Gkj@d44!_aiyR>1ESj1E)m}iQhSU?3TU_QP?G;rJ}
z+D2IX(Lkzrw2fG!d>$F%12?^96iH|%wP=u*Q?Ru^-g-;gdk8p+4Tb*F6#8=r{E@Ax
z{5sY&_ylVCj92-srt*g&zUEba8&n5TwI@tnH@#=lc@e^4Y$lzfrV+gg`U4m*Eqr3?
zYz75J2Ww$EJ7!$i5fc-Lw!zTI!?-Zb6EiMaG);{$jT;w8CN?aH`tg;6Xc}83o@-}g
zGgUffs`M7bcdRP7$<#8DCv~4=^J83~*SX6h1;x2r5|3b)?`K1zui5s7z!$Sc1_=e8
z$5Md^(Lv(17}sc~=sL4PXviXLt~0w7;8Tg%y&d2?&amsn@yOMD8#V;(1NvduVRr&>
zuifP`{+Wpzxx)0~j>S$G8xBV=Hm<@DS%VG2k;YZ1;~H!b)~`JqMdO?BjF}fVmQx_`
z5*Y@E8*vxKxy+{XUgO0`gZEw$vSIDHNTbG7vxwki!dX7S_Jhf5od0p3b096kW&*E8
zsyl4TM;qrM)rB_YBaJH%f3;2H@NsD{L2nJhV##nW9LRbvu+JuVtZ^|CtFj3mZM*`B
zZNvt9f=|=C&OD~X4`aLdkIn8`9VK(3I~W}ibhx-B_UYP0$)4+CHR9Z+k_vWPs)Lor
zPWY}(4?w}QL@2+ESW*#2SK@Sk8!fw;_}-aIG#j44T!syi--|@1g5v;YNnCNdnxlGu
zRL4f7h7yMyG(l^_W7qj{Hk3FPqc%Kb@HKtWbSQC<Ms3(u{3IkKL^mAZ6HF_qO+Gh;
zWkIO8!&d(a(<W@Fm^N7#X(+Y{M>^`dHKJsbr~!^e(xie@3zkPCt->k6I-;aFa+vOb
z#2Uq!QNfu5Gc+E}Y;`akeek;CZ5W)s<15sxlWm1q%i}6UORtk76{7OE3Q_6xXr!cG
zr>YChp%86}a<jwY%vd4ykVb=7A+!<>Sc%;19s;muHm)$y5zXw58_~^r&yHx8Hm0(6
zMAI^+_sobk<1&6g)9knbO{LeL(LP~kMh7%ArKIk~fTkvXKvTm3&E~L!l^ROX0Zk1h
z^}o{bn#<#<nDIRE!ZJa;i6+BJb>mv@(8mX^D+mriqxa&GSZc7@`?$Qc<9%GRliklJ
z?b3PSG3++~grGpSguTTzi(mv?x=p}t^pl?6x^>LGl6-{V<`yx?>=qGsnB7?fH=omx
z*u<TERtPq6XTKHFnz%E~ES3#znz*wF8xCJk+Yg`g(`~fKjUTjvlri~Ef(j7{6+V&(
zn%^X0P3FXy@POleSTlYgGg)g~M7)nJnU}kR;Mgaxi6YOSF(stJ$vhQ7#Enq~o2cM9
zb&N8ti3-*<Mj5SoOg2c+`|vtZcNd00XNxwSxC)82wdKIKU)h_c1oBu!s(HzR6FU`=
zA+$hI8Njob76OA!4Cvc(U|JIcSaijV$+3I13M~}Js|OfUm41<`m@eV56m2pkz+_no
zDwbhuMI{s}K2<L?R|lJ@`k=Wwt%)iY*(9QrV+xzfdv<EL$f}GeG2>+h&ki^&(=i`#
z5g938q*i9k@JMby8vt&8XC_Y4(zwf{lPO+^Q@1VVDu{Ce)!m0PWUHit8?y0~b6}iE
z-63pf*BCvHS6dRPe#JzwiNN0Isrvw13a&{!9c5nX;pCCJEm%(M2Ui%prjGkCPj2RX
zmM8IBf}Sc3HNXjkJp(m`dj^KBVzjfjBvQq~wXtRP>=8okOUFl`ilt`iYz~~>!kC&j
zu?10PtD$rR8*64#g%xGaNuEbT<Sr|Vil&*?z`pqel9GZ!zHt>FuQoW@-o@&rc?z5z
zQGr|2v6V*KN3^)z!{%dz0<>p`=0Uhj-;&6XvDn(OU6_`MWrC=-!^z7g(dbRN@FyiT
zH7$*gb~pQYB}9>LWC>!6OvR>KsEza!iX746&X`x^zQ`TZH$G_7=q-s1V5t#ks>;+%
zJO(m=_rBV&I&mS?^5~V05M0wlVo*0qdURbxPaRu;_SCa6nFDnbu%%kPRZ=kx8%G6<
zp=7zKc?DYwmqEOkwMUS+>l>~l_hZ9%T3jahgGcOo?aKh~44js8vEguTZYgwaqI4BD
zGgrM6Y$})_l)KD%V*rPFCjDD%(YTbjpu#MAf<gsL0Oj6DT(2xVr{!5L%dr|;3J&bd
zl<70mXRz5*7M{c~N2PC1Uui}K+W_g`7&)i)(&s5APdJ;W&(yq1+4Q{{#idWPnDX27
zY3ZepRV8xn7vGk&I<76L^r{tUORr|pwxro{ZAoQJU2R)3u2&W`j(K6)C=e%51P_^*
z;S=;_*5DoyV;+pqX!t}HMsprP&1hV6^YfKO<S)-N_-QHp`*=vm=bQ?Q1ov-vTtjCT
zD3kjw9!{Mlr!HJpSG%;Xq&ieySyfga>b+{%&^`;7)+`S-7%!H1t5m2=9xN9Q3&pvu
zT!_H_HMKQm{mV)gS1yFh+p6WIWeclImQ+;Ml>JB2uD_uE-%Piva`D2YOO`Y%`>=vR
z1%+M>{>>a(Y!&&MooL$#Z+DD+Th|hd8Tex@D=%4I)lh64n-)}Xh`?EJDcqex!1WAW
zwA#Ih3AC_4MCdV=jJs58QeDzefjt~-nUf@(oSJ-VtE+2kiW^E6qsL*yb5=i|CpJUO
z_bZ(L`P%#4KwE$7rG8%^x4pkL+;V4x{H;TNH^<+)JO3v8+7|d*`|6C!?`stb`O~}m
zJNg=6*3HCf-@Zfpjvf8Uh?|n{PtK;&NWMV#fIAQ80SSq|K!rcmkUrskJ@_Y!e|kms
zx^pjwe|krBdH#0X&$DrJt<+7D4KW5eR+UE;ULuv~>lWEF$!6P_-J7M;npVCQA*=SK
zhA1mfFG;^Ostu_gCV8|JO#>Yjvz3WyGxeJqs>s8wq>O#_AuFR96|=rTnsjNpSvgnX
z)gxl_?Z8}3`q4lCoX#eTuCl$7YjX?W;i5#}WE<G6r7$>Qr%6|Z<$3WWkMv|3sU2(%
z|4PUxe<!AcQkrUZwPKz>o!Svr%C%DeNMXGwEf_^>)S?kn#i%w#Z#lV1wje6OKhX$G
zb7XwNrb@QKy)iZ5gsnFUFZH)AVO!I)Y>gkFK;P2_pQKWou^t^6X0M~Q4ES*5M~nfc
zF#MD2Z$q4AJ9dOM%eGR!63mN_Y-@7D$oV#Mwj$@#uvuw3D8W_?i%rhhP4jx#R4&I#
z-6LIMv;osk$3>m$MYZiT@VIufkvmv@Kd*k@R>b3)Yg$}$X_5HWBAS+-8W&XyL}V;|
zTS<<q@&7<$G0y_OkMR9uZGjQ_ry=0`ol~#{hlb?|NjS@h9y9Jsz{+8d8KI?qx0}Ch
zuHTO%M|(eBD&xnI!tLvCJJ|1L`P=rutm84IZNT+)3E_ybJml|;HP)ZxTN(1V_0@*D
zLD?qcZv|zH)~1JJiv4ux(5Zd<j{a6$vH}ChZp?Bd)Ae^oY>3F0dzenf0%hvl-QOz5
z-}!WZE;1e9&n@t`>Wk3sNEZM69RqHGKc~Roail+$#T-D5KZsI>^cR7tlTbb$9DFHE
z83(<9uio|NjDV&UmSw~WB34JP>OrpP&GwiC4Nc8cS#z`p6KPN)X$lMa(vXX3E~SWr
zt5KT6tVze%Mhj!oS*~<aN7$roX_k*LRZC{pZO!r6{!PVD3*?ytGs}@2Xy47B*4>|+
zV~WM2H-pp2Q2B_00wj~%6@}{VPvV$B{mmRjxH)j^xD~PzP6lX%ZZx)&b$m2Sjt&Pl
zByu?LQZeyjkDLW9ra0h)DUP!CD3@9OBGHW$@@KF>ID;X&S}D(O@*APTj*L$rQX?f`
zY8$eNE4h$OpqouDH$J&hR*UkOTuzjyDVJyTzc?kc8jrB$#uQ^ybyMTy#@A+^4V~vV
zr&^d~w9Sc(5byA6Le=R1$e4(W7qSO<b4sOg)y+HRn}q-2!8Xcv0b1FdB&pj%o|MVL
zE3vMABjq&<(~$B;bzjEtMp`$&5p(@RZ8}B@d6GttIe<)314W01QAdV`v5gK#Z)g~G
zWN5@0jq>-1ElO7_=0!$yXN4N8Zhj-?TB8yEE(}x(T@@wIYQ6K4o-`@2X9$Wgz)JlU
zA=it5UnjtJl0CRhvqpVoly60Q%+?8Rek1{VL4d0UCeYI+;9KpD7nAI9rw_(9aNOyG
zxeAzOhhwxMt+6>_n9Mx1%oyXT@y4SW{!O{XCeV?_s_F<^{F7`=y~Q%uYL7ozF;S;l
zV;o4BP<JauXOY(~cGT%g0HdzCY^s-MWBV>p^Y)OLnJM2?q1Y3O_~tX|o@CqSTPvi-
zOk+((+c?>NBjsDEuWbrR+1|)#vAs>aKr0(#1Wn9DQNOj&?EP%*y@BsFyIJi|V|;VD
zh7%3$M|#XQ<mtBg(Xgh%k+aw4&Fsl`G<C4Cym>RQ#d=s%GfHDC5Z}x;-I1{)C3cYg
zCq`+GZLV+a)Yws4?l&j$zAbATSl4;{gYyl-^pMe(2Yi2a67q2hh~~t(SX-QS>5Oc$
z&e__IG%9<V!_&EDXKg&M>v%eCc+O`2;uOxFckyhEXIvxwxi)>A(B+_4bNx9uNgL(Q
zvFA28i3{<xj)pv;lL=#vvWl+$j(J{EaTdoXl8Uo4%spFPV>`*8jB|KfCVRe=i}N*H
zQk;qm@^HF}tD8Wp&;V4V4XzV#NrmeJTpQqQD;P*0N%d5JGOncK&%};T0;VJUZASl_
zNqj>g{22SgQLyfTg1{x0T!It*rJ;mC+?oDEiQe6z5&m|Qc~7SU9;AXU;7dgd`&tKa
z0pRN>-RXv|uT=poeBWV<Uw}xyR;~$PhxpFc?m&Ngq?0lUHVe3i<m^<)^Um??-5Q-l
zPK>O3W=0@_&OglodwBB^ZLj}u6UtZ0QutO~>`y@)bOQdSMYA%K6Do6PoM4wKZy6b2
z7cfTSFwY72+KxbNdb0wd1RvUINo{>`dC8K7+PeDbgA0pKE*uoS(N|YeTDfZ2;tPfp
z;|2XxkF9K&QMO`YO=;PxS-cfjIA~Z)Y8V$6mzUzcWp(kY+GS-m&fK!fr4<eJ#e)V8
zX)(r-fy0M7#kj*)wyLtBxTJ1rz0<I=vb40SY+P+wd2!*uK|_kqA6)1ZuS7|!7vm;l
zNkf@aT!++R?U;P=`GqIrE@b7>nv$yG#mmc`<uw$_N<+9U8E4H@o#Lv+<@J@Tkyv?E
z39@aWmc`|jtIA4?Z5fM^%HTo84NgqMnO2J}M_qY&Lor*Stgf!6Hr8}{;mO8&*%>vZ
zh0&I-tU--xmXw)>X4qhde}}}E7fn>X*sFS3Nh!s;s<Ik2$GB4$&aN-3t6#XJs-(K4
zZeZcU^4hxd1}_{pb>_sG#V1=X96z&YVNqS}xn)Zl>KC3lZd_azsF`iPhSJ*Q@vX(`
zlrO_*X#i{Lo#G|6wdYlq;SO#|6+3AxhL2M`wsI+(`OImvL*oih37MPJ<`#V6pu)kS
z-gRYFWhM1xeL@RxL%aX5{)_8S>xxia*^0{g%G#RHprNM>JY~ptLj9|kEL%QuNo`$2
z*{c5410gq5EU#V+mRHr5H1x;K`;qmv<qc4j)GetPiC$YVw7!3JsQ=Q^l_hoM{Rf5m
zpEWqtzr3cle|<w;<q|}xsw}CmtXT?W`SO}24aly4JsJV5hpx1wp(G+>_%>7*uPiOO
z0AsAI9=Eui<zBzX_Ol&ttT*i|YM0l=wWb*{Xiqj7nrk^4#uVTFHKVA7;WiY5lF3z9
z);PtL)ytOGl@%{*sB?;I%2qX$dsB&%mD3N!DjdoT(2}K?4k|BR8ml=+Lo@BFYEgOf
zCvHX*m(-&Xs>{q=DK4%LPn>cF=2<DewTNFDm|JY+hhj={sui<oY#EA8<X9s_l9kp2
zjG)R@ap@qcNvF2FyuPgYm@~6JHbFDBOntoip?!xH4j&X-U#((xxiTwNT#hCUHgj2Z
zS>4jInk5&+1v7SR-H}1_47KphC|gpw%%ndZErGs_xHGX`i1B52E-*t0UpJvgYf78v
zX6heX$w4REHfdNnwYGE+%z?ocC^g4{S6f?kE(>)HwJVp@Ybj`9SZNh&-iyd8t~jP`
zXcW@|w)(}zD@v-C$4+?m{<4$fmuij*Oo-Upm@!}%Z<Z2e_15od97DX-Ye_{3#<&^y
zrm?VS7jvSTMUHjzB4OpnL1LiS0vzA5{co06Eav#?3DY9B9A;vzTvCBPs9jtiUAWBL
z9@fm*^my@-s@i%S8j9;nEAg#XWqf+3mr$>mmclSlkC?B)oZ_V=)zu~DXoNj{ALdO#
zE|NG%Ou?}+wuoFY>}*(!WfBW5z8|ZqtjF}O<|0&yC}A9?P@>sWkQS(ERllOL)WPy*
z2BS@3<r34_UbFGbQfFE0lqlx0%uHNw4IhKX)YpD9v6w9>8!!vYN<9uE)nTof^#fvu
zc>%}w60GSp%a?hDDPDnN5LVU5!3r(g!gw?dyx5#jz`o2>D`raD_UCY@tS?0aw2*=~
zqFWlkJhaF5i#JGObY}T1u4wrf%^6Txvto*~Y-%MA)co7x84#z>iHjDk1irnry^rH6
z27L>i&IvN*tZ|czXPNP67u1z?l{n9d_A8C-_>T<VF<g4;D{!bZCpgOr>z55K9_U!w
zQw)0^hXuZ&p{%aF>H>R~F|%%oEfUA#iR)la=IYDsDHZMP8t0uG4l;?wHmjM8v4ffm
zJPXc4ECvZ?;9^XSs@lakL5n@Uv9m8I!z!?BTx}KF9DfIyzc?AfK2|<&v{#mu;mi8?
z!;@`mO#70m=;3U6&GPy(oF|!M6sI^A&y_fJS<!%n2LrTZ6%Ta9RYQlAnB!k;v2hqU
zZYeXXqdgH^Ty>r~Z$#CYE((uyu;|2fEr(GHhuj*o0IfvBBP#xyQ-R{r`r6_O9K|s_
zifvLXXxu5RStMg-2@h4aawj^QuqU}o%No%7WgP1mK&7SM(BEd2tY@z1BP{okM)#)m
ziH8bH6WfBOwQLdVO<FBPEyPJJ&d?fa&nvDfF$>+|n8m(@2;Qvc3~wQr+1XVEYwOYm
zEcRwdl$nu>0Gw)KxxvUY=d(5DQbX4V_6TI2NQh23UisMB6?fJYTTOd)f?24JF$)Wd
z7ISvM;a^^39+QYpTuv!mcxXi^#`zCM!?MB>&0iAHYD`zyfox9loMMz@8O}V)D{)m~
zYloG*ytbw0P-}6SvKKg*QMj;Zp`VONWqt9IRhXppWt=rUrL<=oW;~Wum2spa>^$~a
zsToW))g@IZ0}91*E}Lbq+VD!IapO)6_2zZJEb~+jjv=8jcrxb<J(&~2HOP{(`g&Y<
zhKBWzdq}6xzk1ogr;XCEeT@&kuvwFy*2?^9lzM*nMADe_4(t7wB!1ubgM_QxGt%=n
zBwrf5Ea~#V8R^U7Z28pEiEPKF?{h;;P#-?|6lXg&J#zydQ5ka*0!sL#k>loK*FSV-
z|EW$OEoo}9+b*$#+tJPNWxAc+E^b%zAd8YS;Nw}|C(-%nYj2;#b$hG`IX*fcV~hRx
z@T5(fSVhcJTvYq;JWYH!pRb92e0ZoXK0Fu=#GVfi;>CV^rWc|bIM9d+*z*}Licysh
z4}!*ie0a<<_TzK#xLC}`2Y)ZIAD?-eKdSLLo#Rqq*+bD_Q<whD<WnKDRXIl5p?zXs
zZNm8HDxBk@9op+6$lizHS9t<Rc_%ie$Fb24?RN|4eHd=mqlojvB@UjQFD^D?1-E0c
zKu3i7<v3b;Avg<+MvOlMW5L0M<qex=2YLpWj68dLJI70NdF3E1^<D<0l`End=&nz3
zvt`rSh2p26OIRoJUhyIE2@*f7ctLzkd`CP+A|Bg@OhH4DUBsRw;tv#06~~KwbTS1)
zfNu;S%Sptqlg!`OQNNx<IvXYL5U-d14#^LQ2S}vD2S*v7zhxzlNPkT77b2cSHR-35
zu*(!f()W`*R2)Sj{TdQ)7~@a>$WdyC32L9SC6`NXl)PTNR@@`rD()ju-$z8#56JID
z$$Vg(;YY=fMbi(^C#s(O4F=1ZO+w!wxl!_F$-5-qE!ngq?4OhVMd@FcY}ygwA4vX0
z{7Otz`<V7b{v9a8o~t9vlP{X~ggjdEEb$zY<(1qhd9%1f`a2}wEBPVG2gT>a7sc1b
z_rwoG{zR4K`bunrWtVcMIFQ7+I8_`gy?OgN^k+-Im_)gkNnR~pEd55wJH+cr<ny59
zgW@yNzasgFc$7r?c=p(oCtaksAnNla7l=cp=a0o${(0ge68Y9hUL~$0k<L|;w~2eD
zzg_bE;zK0TnS*CN$wegM*GXO@d9&ngl5Z9FN&lea1L9NSA@LRQO%nOMFCLTr3(0((
zl;P=OCy~ELW&MYUBcz`od4_m4iSpM-UL&q2k?uyxJ4Cvwp#A-l4~S2YuzykV>mq&4
z&>oL4nf0Qbm?sv9qdA|ko|KcB*2i#4SI1dL880ThjLgQbdr8!bznLJ-dfbKYGC&?U
zf#Nw-0uISMDw8OZA(D0y@KVkmBo1Qzq#rEuH50TCi<8Cq;yGfKc)qw+TrX}Gw~Kp4
zmY3<@BR(uXE%G?S@b|>e#J`EHu+A{Nz1U4WNgN|i73;-|MXq~{zel`Rd`Nss{GG`4
zjrKmQ4`e$LE?td0Q{-==8GgRFPP|&&BmP9(FFq~4D*j32y2SK?nD->tBXYQSrZ`6|
z6C1=E#C_t!;%~(?%wML*S3;X~MgAO~@?5c8TrRE`4~V}O|68Q{BgRj~yd=AbeZ*lR
z*9nGSByJLaDBdOhQhZ+ggZPo?V!$(<wqmYWD2@@QizVXu;zi;nk@K4A-6I|pe=DxS
zJZ1PL;ui4+@gDJz__|29C5-o#*e7V^;o?MbzE~+<AYLkN7k@1NOng#&Mf@-EOR*Jx
z6~_F#iUY*a;&gGh_!IFx@l&xqE)$qeu~;Ln71xW`iMz!c#2<_M#D~S_#ka+_c<mJP
z$rTGlx|gAz9#hEGBHdb1J|Mm=2CxuP-&dR_)`{1O4~oARdAY-Q-NmqYu6UJrxA>Cy
zg_x6W<Bt}Xh~F1)6`vD77CT{WX1=G26T~@UsaPkj6R#3?iMNW+ipNC0f0^kI70(tM
z#p}h##P`Kkh{JdT#Zh93xL&+Pd{+EeblchZZNzTkcyXq<O8kL%t@tDHUh!Ar3*sNd
z04_UO&W_@6@jK$h;?3eS;zweq4mN%daiUl)ZWezkz9zajz%t*S;>qHC@j~%>@p18}
z_@#(v3!MbawPdjsi7}Nc_7G1Nhl`^~<UdLBG;yZ%#gdnZb>a%~67f>;DiZ1Kki18{
zLHau--y=RiqTIg|KN9i8rqOpNkzPL%Yv4d}2#NYl5T}R>#YJMRSTC+3k=}aA8^kN6
z-!6H#c)j#@ia(eBVez2!ha|r!zAXJ8CI3nMK>9Bve<k{G&c<@JCQ+~UV!qg094?L&
zr-?Jf#bUX*LR>9gCSE1(5w92T7Vj4y6Q2@a72gn#iJypnB~cGNl49zSET)stcah8&
zZ?m4=r5_-9usBTm@scNq^TdT>mAFh?C$1N_ird7S#oNSvB+B)W_>A}piSg#cxiQ&S
zoFQI9BHooG&M7vD*N~{!E#mFs&&7wuXT|5mmq?`d2g!dF-<O{68)v$I6~B@`8Rz!Y
zw-VctNGC^ft~gK}B90T!6z7O%i<M%vxJFzjUM+4BZxC-5e=7c5d`f&y{Jr=G@tF9D
z=)<)N>jlrsh8@MuVpkIFK1%!!iF%ia=ZUo<E(6SZg40Yx9Ig#<m@>q$HH5k0C~>Sf
zQJgBy66cAF#d5J)JYW2-Xs&m#-hE&4W#T6B8gZAnSNx^;sQ8R{Nc^4ns`y9oPvSB0
z6Os3Qxb7zKIt5G?&2<vw4w5rPbG-z8cgZ8f(c+onWO24gpUO;skyt9$h;<?zj?nH(
zajUpZ<b6Aa-z5G-q?1PK>79gpT6{r#N&JiWH_=>|!9I!COCaw%k>)xL%#z$q>?!g^
zAG8}J@_rQMks_TaQJy4D6K9L_MS4l0ow@D<S4rl5LF(x+h1@A#FWw~HDc&PKDDr+5
z<2@=qDIOAeUyI@Ng~D~sTsMLrN&Zy)yXf+|58=sTD=}Z>i`5uDK;(;yD4!~h5=+Gj
z(fA~XUA^ShVx#y2@p5sSxJxwGsfd5GWOKa=`CiG7h>wXch%bq}KgM#tCw?w|DbnE!
z!$V>(@g#AiXgsCE&RqY3Q=~5yE5ur{UR)!t6R#9Ei8qV4iFb><kH&J*i46I?cvyT*
zd|P~1{6PFzq`w))&lUTMc%i=0pCX<nP8Fw%C1RPlQv9xXxp=ksL-9xAed5o=r^R23
zZ-{S;=DHo_{Zz7_*VT}d#VoO#NY^<GpDC7#72+z9_v>hPrD(3_A^%YFk3`<Dqa8g;
zkxz=xio9P({afNk;-@0Lx-dLN>>_p*>1C4PgGGAzp}a_}6syG*;%f1G;t#~@#GT@g
zMS6Z>y1x*ADH`{^*#C{>x5alwm-hp(kDtC8wih!*`Wj;R>Ea}DnmAWnATAc^0g&-(
z#5!@ExL({UZWHOoi17}HPm8}64~wsfZ;S7W$HY&>zln4M%yj7yi42J+iRS(X^ur{N
z5b2$d_GgMk;w*82SS-@J678=Q&HWR|Ka_lnc)NI?NdJ3`cR)NS8rQ<mKQH+W@on)#
z@z0{m`z5f)4>t_kiXFx7VlQ#9c#3$2I8mH0en+ep&lgvVjpF6v)gnDhu{=+S=DrT(
z-%5T>d{cZ+JSu)JekuBR9|!T1#5Q6F(cB+Gcn`_uJ`v=TC65)uqPcH`@Hvv{3Yh6H
z73;;7;w9px;x=)Yc$;{qxL-8)p^z@UYBBx)7C#X`7vb{Mg!_2k33h2>8!<zqi*kn3
z{V&;D93l=A!{Q`yp14q~6zQsz>CnR$xl6oH{F(TsctlLaxjgM#i@n5?#9`tHak6-p
zc#gPOtQG6Ub>ez)lX#6t?_<pWfcUcbdy#L`V|c2VFZLEs7Ke)y#3|weu~@7U=_Z%y
zUMOB9((@Vh_lnPo&x@anUy5{HOZ#5p>EbxCNSq}u5toW9#MR;@;-%tNahv!f@yFu*
z;)5ccw6Q#|if@VUi2p5qBz`V_DVqC<h@ZjxgkV=OPwXT17l(+$M7n-syqV%cagkUl
zR*Ngd)grybG5${RM)4N$F7ZC`A@LFMN%2|nMe(pmhjUE-Q}HX2*QnH|imk;=F<Yc>
zI@*mC$BPrhv&5O=LUEB;DOQUO;wq7T?wJ0~;(g-J#HYmP#5csZ#ZSb~#T4F0MSAIC
zwipr%#goNx;+f)XalW`zJWsqpyimMcyjt8X{!paPK9=WM@pbVn@z3I4#31kE!ahyR
z5p%^s;!yESak4mHH1~^<PL1R`k^Tai{vPp8@gDJ@_=Nbf_<QjK@ng})`^QKxNz4?p
z#lB*Jc)B=Fq_0B8zd-zfc)7Ss+$+*yEA8(S9}}MvUlrdF|6BY>OyGTL#1Dua#7xoL
z|3-LU$-~4E;v{jJxKLaq)`)fDMscgSQ*07%5pNgo5q~Pul_BphJtMv-9v0sekBH`e
zJnWB2rr$%xPZisVox~i`+@FUXog&iy3~`EBB+eBVh>OK?u~w`X*NE#xbAKM`Un%)o
z(cGtpo-P=fzqvmT9+doq_-pYu;w$3oB3&~w{%7LfMVI%tp{JWh(%jDn`${elM~Y*_
z8R8sqsd%2aMqDRu60Z^I0+RVXBt9xWDZVKl5&tf_ynl^&UBs^9DdK73EODNAiFm2F
zQQRv2Nc^$5UpyfGM*N-lzW9OY@_sbRW$vqkbY4lhr`TUC6zR#5;U%KEPY&7KCkNL`
z|2@&%Cx_nLCkJnr-rOID{J7+&#W%#a#XpOG5$QIQ`R9v+#Z$zI;#6^wSo;65_a^XF
z73cf-Id{*(B^%s?fLypiKqc&mh{zJIpn$B3fQFC+g0e}1ATFdXt$T$~6@p^bs#RL8
zty|r<)~zirb=M+pwYAn-YZqJnKhK<J?mY=X?e_b&pMMXWJoC=H^UlmWGv}OpmS=?P
zg{KSK++T;?>lA;Z@J``9LUVr|dglH*@D;`H5^@bs<4>WvZw|e#lKTk{5SshtNH_P(
zfi;S+7n=Lyh&T7gfm{%j_U{lrB798vvhWwekA;5`7W2L}@+X9Ygu{e~3#SPe2^S03
z3r`nr5?&&_PI#m69^nH*E?&y=UlDTQQp&#<{zdqykgJ$7y@zmr;XvV7VU=)>@EG9|
z;R(W1h0Q`PiAww565cAjQ}|=y6T(-7yM!*@g<}4&u#2!v*jKo}aI|o&uwJ-SxK?<I
z@B-n*!fy({CH%hdcHyJKCxu+PmG%3L@FU@$gt(351n`>=myt#fhXr#!O%m~&o*VPy
z_MSo9#xUvl`DM`LgC0)DMt?Hz??V4H-S1e!^R!LJHIcE8^s&^3TqQfpB(EZ}+{(t2
zmp9cc0^&;!gAF!>kM)|IO7rPY<)X$$rxKq4S2D74kN1+jPl-N9!FzGJ0|maQY@+Mx
z7p+<1eGF0Qg=-cq!Y3d8RDP}CQ?9{R4om7)F)z=aG0VsfDvM~DQ&|f_%6fb^<ukMx
zl%!A^H*;!bO%uL3#^+Wr`(-ywc?XXr9QHA{VIE}uqN~i-3xBDHThwN2ug5fQeX+Cu
zzesNoblR7Du`LW~9825|z|O87i=Er4Ct^7ZWW=G==unU4&A{%r$9HNi11yp<_NF52
zxA){~@BTUM(FfKZqTARD;ogpk0C2PQTY<3OUddXouC&K`S$pRqY<+~F6T*C2i{qEw
zY}(m~@Y|aWd%T}Pd#r-B_YH(?9t53J;P}^l{<CS<wbNU$AD%PyWDak$dRIgAmpkk%
z+^@hyWVyIaktz2!gl!%KofVV4btxI<X47s#*l+KnZH|*f9PQy}c*fpi2-`deI#<A6
zk^yZt?Gea+dnK29<<cI024?KNjIhmvpmQ(mormjUyV<no5#hI21$#X1&>nu~WbD0z
zF!OM{a+_3*_Y84g#BNOE{-Mz7ZC~!a2isonGwIp*QVgIAtN^s*>Jx<h^;_U;FD@4|
z^~*=$m}@*Fn(Z3c<D9V@>&A`f8y?P1=<&M(&VRax<rZLPnRf0X=-dy>cQK&N+N00?
zdKaL6d~e@wHaKwDkOPyxZSe3B_+s*)AqS02CI^{#@9*G2gGP)PkxUL5a^Ns8W?}Az
ziBr<v(hr_h7hg(QyNsDK+r)>xV^Ke+htu8p;MUjDN2jNyC#HAZdg;yiPVvUcv673s
zZ0g)nw9$EL?&~i*@s=l?ZRs=8yQ^|qW~IN9zBt{fWkR~NVSdBpbZh#Eba}(H^n!v}
zz}Us}3a&1lUy!%(h=yyr9gDd64FP9<!Mmlu={7$-x!}ZwFDD*Iyq(Bz$=jIcB%Q%d
z?j@i7@zc+mdpoJ3NOS2i<D69f6~9e{TEZLWrH7*S2RTd+Z4I|FHLEu>eXvuwFm~B~
zPTrPw7J5fFMm7y~=B1NPu1Sk*jkXqbJAYhr(&^<yib{_dHzR$-!g%YpbS$;2YFoNf
z>+4m!tB#ns`KivW^PSdP3R{X=1N%EKyuPbwOYvn>Vg;L7LSbvk)|Z{mEpNaVg-(7;
zm)4r9P8Y{F=5ESs$!pEMq8t421Nh_RM64yhHMFUx)2a38#AWHorX^JeH4JN5(@+b~
z3|+Xsp|0DF2sJKzBe5m@oo>HQY)yx@Mp~23<aE21q}+{8%e-`~wVyM?q+z+Ic76zL
zJ!oMhlb-dD(<cZI#*Ed#H)uD|8r)Xi?E-iKGqzU>2XA`fl!b0;{`hU_oK|{bLV9u4
zk}7BaYoF@8HLrDZy0$8>CAT%cH8wQ2W$XC!pDL7p3gDmMi$yIjJ2@@O-YIHrjTN;N
zY<tnUCcUp)=hRkRlP=!o^u01&vNiv*mz^1<1*Q1KbZM7{{D!O22b7g8JhEYS!=34?
z(@#`Yr;lEEbow{tofb|_*OgCM7;fm^u&In%p@r2ART-_rj8+e$wP2yM?cB1uDra+Z
zS!>yq6Q6z|ar5ZAFHUbsUzNTw{lPuX0Uz&lQUxs-WzP3eyW*_{Et_I5qtA*q6+1V)
zbAP)1n9tRiFKo%dn4g0&UyvE|c^dPb_cG@5zr>h-8>2qf64#jTw8xmYBc45-9r10)
z>{03coS_TzFFV+YZ)xts9(DE|5E)x`;yA~Qc=q+YbSH1bw??<!Us^M6R+{O@EG)>3
z_0AgWm#Hs{TXM`;-@PlRHFxWL^ke5uh0d1o&WoK}id$cHI2Y)RlGaWb@$nYS&z5*=
zC*Np~v=p?)FxvCYXb*jf(H`3x`kc|89nBo=ZG8~idho)2PN>zJ4edv}H;1yLy}37i
zV2><0ttT(smd-QdJhzqOe8R+Uzfia(zV(9iqN@0&PFwR^V?#P^>b%t*n%~kg{`_Z(
z&1f$+M}y#tIT-DEEhoH_gVCPTQq*R&=W4VU{GW|>%s(^Q*^5PHv=_AGn9;uK))1~o
z#y7a<oOy2ZI=5fW&VJ^Y+RwSVVfVSc&f!Q}b&nVK5$4ACajy2xdm(osP9FKZ0DRY+
zH`@LQxDh^w4<3Ub9)bN!M<X@h#tIP?2!wax^cXa+#T-<26jK7xE2+GL;i;ud38C=E
z)G{vt99ed%iHhC>Yr#tpA6QcQbw<U)uj8~Ch(#BpR#@YOBnW{}lxe~5AthK^%u9$M
zmvswPlpKz5_;yCTN=pY6AIoq8d4q#Wc+wB@V~pU);xiEr#6njx8^3!B^)BP3MkEC4
zVZ3OB%DO?mHxND`&e{h1Av(O;gk#Uabfn%*T!Vz1Q25&5OeE%h3$+PfpU;=Batojl
z{&q3rojkf`5kmRY$2YdI@YOlzL5}nNr0}<*xDs#zDJNb`12=>RAt{gwIl(2UR`|vs
zvj+JpP57qr-$S)?C=$AXI&O?F?1UK(c7blRtMOvNA&4lA4vh7K`S@S)Cpx&8VU$q_
zzM<$4l^BYzLN%j9^1KSf;vpmQN)fvG@lDJ+q}&q=3ai&S(V=;j#!v|y^&pDL<MJV6
z5M|niE251sQ4u{b_6*|UFVet4IktTxDUOmDiYF-^EHM_JfVM<OOU#e+9h>MO5)0yd
z<s~{sVo96}3PcZ;SQ_UCf6=iLyT?~E?>LD`r-;{gF*ka6tQX3NpN(FP9+As1z5X#R
zPsyPeOf|c4eiRa&mdl1g4#Y!I$TK9L6>#$ScH3ZRn<n>kiXKL37rW78W2e!&@%M2>
z4Ac4_S+nYh=Ymk2eH*RGIn$)Z;;dM7(LQumFm;X#r_yj<3;u9d36ani2*qvzziW#{
z*TjAdG5#_BL{BPYm<8R<YOl2g!4gMZ!FjOU5WO`v7L6>dUgbn@D^iBS>eWv4b~_RZ
ztJgZwJ0!*8-(tP)%$We-Ko~`T{!n7PuzJyACwf<5t0}o4zKzOvD{pChIGgxTF1-{;
zb&vm?sgLyd1*#WFCFA$d)Q@|ZH)~QA@qTpf<DJY4HK~5_JK3fuat=pqAay_?xC)%;
zPgT$$h-kpi)PRu?(Sn^ScXWITO+8aM-Q*n`-${QwTWDU%NlhpOeVh}0UZ$$zXRy;>
zQr;=?JJ?Gv=jNF@Pmkv^^|hjEKp-_cemlk8`Inf~x$!62qBrB5!GY9*_+MGjTN-S2
zco&m>&8%I_ANrxoHT=VP^vm%`3Nxwe7Ub*~iY^Sq=$!<ADMl9sR4FI%1f8)YkoTZz
zQ7Dmw5y&N;97`O`1}_Qh<H`An57~&NftWYe3KI8IK0Xlp1V2#%sglGStmtxUe^BBy
z$}0k0&D$iYVTt=$-YT0uGBK51wK|Y%-Y!XvPIRWdH31z;#wHd}KFR7=CCZt9txcbl
z;M;l8b%B!p_!%BZO-VG+ji*@s=?T6K7CkkPL+8NFiCU&_4@93c^_`pGyoz2ODCSfO
zrXCF>7SrH0fg;Y4VCu<0Vk#r959A+=5`w8$!U=xh8U0S6;54`<nA#Oid`25L1#%BF
z8t;YSe@+FjlQ^?|on%CH65mvfgx-R=5;uV`2dGb#QMNw|kmT9pu+1tV|8PW@qd!NX
znantRa9*ymGUoGDbYoAq+fUG#(g`RrKbmr5cS9p#jwOBELJFAU3BGR^-PhF!2_<f1
z`}?{YAu*K5hDSm)UpgCh<IzLiSQNKa68VUVj&+MD&{Twu8E554;y`+Cyjx^W)~S3a
zj{&|frfQe%j5Y_Nd@(BV997Q<lwJc3np#Bp%s`RXkD<hAY|vSO0`nGCDwY_}TAv+A
z@H7!fRV4U!XY{Lq&fYkkl;Bsg(XRy#xWw3-o|puTo)hTyDB=UDxe0c6^xQyKZ^AVs
zR<gYFth_2Qiu&hUd0k>1%ex>@Z~`ieBe<J5lL{9G3QjQ*=eP-eFC4wdt3fbzrJLYQ
zkm%Pv6T#FqZsKT`d9jVy;U)r%*k~hu;3oKPX>^l~xZ6!6snKF19(EIFQDd_=A2D2A
zCy!@p*2?&_%#&FuBS$^?d@CoMvJawL0@2$Lk(f%KZVQxCpwB1JXO{;`e`Mr!P9Bfy
z6pX1JP98gl6G?Kn52B|Bf}bFwoJXDLHv)O=+;YAl8oeTr$5OrW^Dt9Prcx)`1Esi;
z5Tm-gJPer8jRBTGI1=JDMR%8z&(4K$CVn9P=5Y)jjexNgaC(em3o3&N9{F6iM}h?p
z4EEqFsjeFch0HtJvCxC4-9D4?C+zk|m11WEA~(TG&tcHpkn91MI!Ww~oBTG1lhcFW
zu*NP7q|Stv>&EyhYtGl*;zywqz87(^-O$U~>=y4rOeDmpNazXk_aVfT7355d<sFZk
zi;3UDg*nq>CA@m1kNNd%&Wu>`jYbY6?g8e^v~n;p6D`b{6)SoJ#&Ers7)$-xu`cf#
zIhJ^fRheV$<tO;{cg|5(jyo~l*2_6M7XB?Vgjt1N?j>}`i{M1Z_8uzE&HYI}9wGh?
z*4>v1Uxn^CL>`2_H*4&^T=Xo$U%|eXalDprUnyjzc%pikajc2^Y7raO6{Z8&Q=q!p
z)#)0<?0`gqh}7|jDPRm=r!U5yIsq}ojNzf4$CK1D#B^m0DH<+g%!<K|`?@i755(`A
zs3C|dq?Wm&MI}>9YY^3iQRhHBiBWjm;O@?4e+&!ZHX`=a$&89KDvTQc8c`L$!XI~c
z5#xS}xVy1eoMz&>G45!Ll*6$1SvAOU-!RtttU`_6FjnBuGwGsZJcsfG`3RI<z9;56
zbe?f2-}n6#37$je8;7P5HyXR=&;`b!Ux&<hc0Gq4YaIF_<VUd6p$m;4mSJKo#7>7U
zG!DH7(p`*!Ll+u{z6j|l?0w+Sg~p+&<p`Bs0}pk@Tr9zETw7yI4u#m?M8UN+#<k}_
zT+b-Fw#K-Y)B9aU(Y1?=Gp>h^F2ZhHyT~}@WDK-w?4D~E8P|@-2pfdmbL}GI+9x32
zh26NeHtX72&$auyPqG`vd#<fSy$`}|Z}%#=w(l&*ozRb=8blp~-E(%8arTvvFT>7{
z<QxudzHQgvogP?&xC+Ew4|!uYZodN%cPc6@9ZX-ox4FOT^0Nf)?*1T>E_D0Ei}Ql<
z^7x!cp*zzpKz{}*oV>g-h{TDYs}qcm$~!pkpuEYrT^&*ix*)u-!<a~C=rRy3hURG0
zE2b=AFH26s&CByFxKPXO)W%?*>rO6ae10#O8;A;aDsH2X#q+Wi7>O?F%mQ(VUhD?r
ze#3=OjM<t}vB+qIvqcwoar&ZuC0*RU`Cg%2!ln&fGn%L~E0a*6rU|rFnkh{hWvZpb
zZfc~&a({jt>{%l1_88_h#@IbHpWfOhgm#R{qYqJ2<?q=Kdfn04NfSVGdsVuJ=37Vf
z%`bF|+_8~M#v7}>!#)=UBDar67p72B#v6*OQ0b;G71zhFhc_)cD&|tJn7$~cy~%#(
zp5bB$4K`ia|GYE6N|w8EJRG*4O~8n&blB9djg8y-V_<T_VFmkX2H^>Y&C=Bvb`10F
zRC6#7I;S<`K)dHQ0#R7Jn(!oyVa4j{#Fwxmn!s}bqxa0qm=f$*!kXZjnr%&CneFR0
zWNpp1woE*;w%@$`Gi`p9IXjzurp?ai_BoC0X4}^r5m>L1z-KNY=lAZc?F_}SBY|K(
z(89XN#6j2*O&E<GMNDDI+!0N98hhAjbOu*!XONY_Dza6Z1Bmd|Y>KT}0EL<}2}+`B
zcl>3;0?wfAV-R;7b~xhZ4GfHjHP@L-sKZVj;yEUKnsXbFpKD=lZtD-KWQ!fNorQ3N
z7Pl~;?ywkJTyG?p;uzqy6PiU}ktW{D$E=9K##=2+gexZb3*Cjd-PqCi>o-J(^x00~
zJ?ySC(`3XS*R<|a6c4RQk#$&z+9n|pD{yfehCK51B;r3>m@yW{MVx6n+s(UWY#zWG
zC3071vO)BWZCIu;bm?yFnFtDdv<@rX;%1-|!vWk0Mj~zc*6(;*DvPpVtWG{<b0GJ#
z&$^k?{WamZ$}vOCB->$zMP1D>Gm)$ycYpu;Od4lo|KNh9{l-~54|@cwcCU82Z)bRs
zaoB7EzqVx3iAZ9Y)yA+p9<U61#94#H?%Nq|mb@M^!?-;K)j0&d8xVjE;wJ1i8^ioA
zkutL}d;@l5Bm5A101jXSJ*Rg((c84C4pM_@&>CdzzMbI*vBM_e5fhxb3~gC&+P20t
zn_+(W39TlSwjMj1y%q)-{;K4YAv1gdcDRAC89Uk*+6uf9yUoV%4#~{M@XgqfjqpS4
zXd4a+{tYz<1Ym-!Tl^_`Ds~)o31^z%Oaec#HItMxn#YTfg9Wi846%QZbmayHc+7w>
zJMts~FJTX$twip|00ZxN!fce9*-!~57{t;OJY<bU^my!;ECd$nI`eJW5mR<5WJ^a9
z%jO<t*{P7P^pGtbTDELy!E$CpUexvTPhuZJ>C2qNIBjsynoit>9quGBJEJpYwh456
z5|gPZSyQuprZR_mza`%(Ou1)gbI<hU?s#N(d<tX#d#5ml_$vxsLm1>Ws*1?(ixEv=
zU!bj3ESWo^2`^yRDU3l@Cgxz>baM{#RjtZ4C;)Y2#@6=yH3>O+MBqV)c##R8=G+Z@
z7(0f%Z8TM~rv2xs3K*`!P7Pb2J^Aq5z(UZ7v3^T$Bkq^jF$Smb+{5sP*nQ_7CtL@k
z%#0Ii#%|`UGYScE&sgF=S_&;^PCB+JXg6DAZ4$kT827UwY^-gNZ3Nx(OYBx=xLu>T
zwEEspIktEjw`KanI6vS7k~ydN>%np0JLTA6f%Uz;VPP_{g4}77$jbR_W}R$8U-F#O
z8;*j%8URh$?Ky{G&u6n&p_tX!?a6~-@3`!pJQzL?I}YK5OR)2tL%a;T&Bic~#rB-T
zFb~McMz|k4&pEbXs8hQJbs%<h&f$q4Hdh0hO@q7>4Z|;ZN$XKmGj@B%VE6*bJYz7t
z2|KDl*ovJenk#|VVz=2CzC|*#F?<_#WFy><ohO=Izz<FIoVG1MWddJ(&S7)RiG?G&
z4m-{{J2pfZV*eoN;tdRN{+n~o(+IFko^y!YjR6K&5u@d+3M#SJa}Eo|DZ`eHse!Un
zAzM0<>_FGq#8<j$ISYlBE&B`3IhCju&OZgd+GUQ!`~ih?2%*9RXA}0t&O`F_?F=!0
z+kunGj-PQznnCcg&+%uU;me-srURgh>SGI;zx+c7a(hq668+ofrQd^}zCrKjj{6C2
z1>h|$xEHl@+{(&<_`la>9R3|E#xGc2Q`^8dWot(*ShafP61)(b<gycu$$slbj_AK&
z$%-|}Cc_4fcYl-hVgg?<(ku`(;KX5A%;)%(tJ|$}k400Kt*NVD(0DRdr1_`pVm+z_
zSaztLeX~T-0+sSlmVjmrSg~?N{Qz=)XKZ>sG1+SeZeF$FV>W9HU>OZ`S#@3g;u<XT
zQEhnQvC2IL1bNo+Y61lOw8ERqCwQTZ3SyywjEKjOGUWB1%JQ0~283|TW`UA;VTczI
zydQ$WS8*5KZ3;(&Sh&pPs>Y$nAT0jYrG)Du2eBwGQW)6_i^kctD6jOEr^bq6QM@k^
z#L~fLRZ7TaiN-#jSgusFXrWoM6zeJ*ecS;FVbwjeGH8Vt*F9{O7EF41hI>-*WXV`_
zZa*()c$}Bl6l7De2%b{SQiVM{F%>@0(>0YG;z@SJ#$I8wq-3PnTd+_IAnqGB>qvI@
zs%BS>O&Q~+1^bwwsVa!#&<Yb_Rt`*3G@*G64KSLf?MBgL$BjTF#k>_DjY5U_YnE@j
z(xi<J<CiX0uwFSg5-go-*7*xXrbb+}H8KXZg_HBS!g6k~iR(<GU$Dw?H^c|me~515
z5_I`HOrzY$F=in+mqok9VHSnH20<JU%NZK6mnUM~zkZbWF<wF{J1V2p+e<`Vn~6(+
zyODU93r4yX;R&8Ldm)>Ng15{nHBC-a1v<)&&@;H*hd-uzW)W1Ei*~!4_{aFjHA)e$
z;>G}d<a!2TV;L?sV-3xsFxP9h$u-xEq(HD9i#hh38!p8f*%-#bdC6pDB-sD(Vz|!5
zus#GUb7N#9cMy|+5Mdd?Vs9lr=$Ib1BW<9DjYhhS?wyG?YojMU(WYhxuNm=XWpbO=
z+Z%se&^~O2$S~EyCa~F<D`w*Cxf*IoyJ~vMc2;^r{Qs)1#&N+0_EymR(a`2`rh6rP
zAG~QpQ<q?W7fVf=P8b~tu07ln&^y6(?&u`GOz|(+{;K=GgB2J4HXZygJXo0nl9`gh
zFL|&!oV{vB@)U+*MZUvUqT|C>G;#!H+FTsEW{2a`aKyrShAWX4UT+Q#!N_s6<Q=ED
zEVWri+dEESy-rWmaSATbvE9rItK=Q0nAgl2WHQrH$El!qoWf)>XNycGma65Tb({+F
zh~tgfJ)B}Jn}+i^^|{CLq&egUgH7;`$;RWhF^yw4Gi$ZwWVn0q<Q?JY=x}!&7I1hf
zujKJ6iQ{`Hc$_(4_4(fc3%&YpKDd7I0qgrbVD<Ss4p<N4&P1pLS5gH@ESugt85thN
zOF~$n7MD(u;7Q3q2*<a~>Pp@^sqL=~GwXty1+?0%kJ`afs9$i&pIy1ltOR1OJoma*
zYWt;8&3bX(QdQo%rtMa5`*$o(%IjaQMB3rfqyIlxZ8W>EXxkM;KW~N5J(mK_t~=Of
z5v#o~{ki9&o|%E_E#S%3s<>LGZwXEOOu^!hSiy>`!D2-jtmek`FHamX6p==3w+g0~
zmTJFtrCn#zEG>yq{;ym!lJm>InhmEF<1`_%E99B^W*3n(Yu0JiNG^727LwazX-My<
z+Lv1Lv3k)zu(~5$@r4UIeu<?RO;31hDq>y1qiU8pnKcl-LB*9DxiX~bOfz!q3T1m)
zp3tsH*#6)}A7&RO#BzNsY*m|O2eGoIU0LwUFAta*ie?!=Zw0h}e96D+4i@t3a7bV|
zNG??At!2oc;$M1YKQ0!>Nr6>dxo8`f;QO*m{rT4RtKMS`KREAmmgz&Pw|?K=SJ$&k
z<6&vKy{?027M5&#)UXTLb+mll-?LnuU62kde16GQ=e!e6+ALT8AG!n`U)0#!`g6RK
z*JhnK-}-ao;>~V9<h2{`27aC{-*U1W?--7Y7n~J3JNQ+sYWE+t?p(rF(qO2K#C7M|
zrt|((cH_EpZPWQ!KD+%Vt~=K)TRrm~Z{K$EaLBwx%dx<9=B7zze{)^Am6F+~TsMvn
ziS1@?Vs~(q#qC4i@^Q<!NSs~JZ4K5f_EvQ3@D%rj2f7YQGbhaUCsC&vmE_t*R|+2#
zz9y_dqq&CB1w`mwFML$^rm$K1R|u`0S0sN`dRGY_6uu_p<6f?5lq8}vIH$N45=T}5
zlauq4{A>Jfnuw|x1Z7Q!Ya0z#`k}(K@Ce~C!sCR?geM9&2+tC35^fP*C)^>tL-?5R
z=fc;8zZHHY<a?5A2j74q8m?|2{Y`n4FfHWU5{y4Zc)svbq2bg<`t6b*67CfKM)+4@
z9>y*09V(n6oG;`<B&MG%JV$6g;zK+ic`^M~;lsjbg}a4@n;Lp9?s!wbP&h<5R(PcF
zIN@@k;fzMUZ%e*I_){V7VHmq5!XZM#?TmcWC07f%1{&+ZmxhUV3Lh1|E&PL!-@s9?
zScsPrjXYR*f^fa?JmFU14Z<G^9~ZtP{FU%8!dwh^me)<lZxbkw5*{w(r!9;>UbtR(
zp0HK8LwJwyr@|BQVhQt~F1$dvO}In&nDBX_;S@%`KT7V6Lp$vZ5snwm6dJBzq#JHv
z;2DbFB)m#^i||3=Gr~88e-K9SLNm)t2>S^S5*{wRM0l<6b>aKMd_4Z6ow>p#!ga!b
z)!IgXk-c0z@nd=2g!>6c2@e;}6P_SEUHDZZe14wrA|hX%R{GVFuM_T2{OywO5*m(L
z)Z+=sKNCJnMEox#zajjc@DD=6S&MR`I3Tn9F2XV)-$Z8o{=!khF~X_B8N!9aI$@)5
zt?;YD^Mqd~qMlnNUm?6&@!yqvi|}WPf1Zdr_OkF7N`F`BA4&d`@NbHbp)G6=mLxWa
z*Rf6ce2ba!Nnszw50X4gI9_Phl0ta4<hjDdLbJvc!e>bSs?c!YBD_WN^}-#(yM*@%
ze=2-h_`2{d;jf7B-ybCZS@@~qbK+jRItlk9LVpMmb7zEbl+vdPX9$lXLcd0Gz3_M<
z@}Dl;B)pLb{hNe1J(_Wj!>>VfgF#+Has2c8naG!Si50?r!g0ch!YM+&Wk&tE!Ue)w
z;S%9jgl7vc5MC_2RM;xKMtHsOCgJymPYQPmpBM5IGuGz~;XA_jh2+Cwy7@o{*p26H
zU@u`G;XvU~p}B5=9^Vb5zPWw?9xi!?(5&%+_+us42>JF8^O@@n;9AM%x&!h#l6gHy
zy&b}vg?9+=7Cs_;OlYo0kndT^uLySue<^%V_<P|Wg;*fmlxx-ifgOIF#Cn*uK7f5C
z?=R$gYfK+0G}k+jCrDl(TqtZ1E)zBh*9p%So+~u31i{`FlKIsW%X>ihnD8gUp9}dd
zJoR1|z9r=E3&wve<R?><6T*Fjy@mS;D}}>_X3a?C8z*_9aHjAmVXbh9kl$mmybFYz
zg?0^(D<xke+#$4Uc$hUOk^dpZ^Q&dr`<d`H;cnsYg?|)&CJgfW3;Fml7;&VqN;pY)
zq;QtdT<1Z*R`T&ebKQsd^^#8)o+rFW_zmF};Wvff5`Is3tMCEgBSL-!#rp0PwqM(W
zU$QYhM~F{#j9ey63M+*B3kM4AnjVKrP74nga&2DPpC?=_JYIOBaE<UZ;a7wg3Q62R
zJC_UX8X(t8-XY{yc+`7Z_@a<>8;pNb_)FpMgmx{E&m;$VT?+ktq4{15a+%~F!al<O
z!Xd&DLVf{AJM)G78kzE9;d0@LLVoqmbh9QX@Epk(2rm_y>uIE4E%`d(cZIhI`9UGC
zGsqP}d`f865{3M#<kyAo3V$OsYmGq9Fd_g8Q6}wl5%L>c%DseSOrU&#kl!g%Hk=8-
z8ItD+7YG*$8-&Y*jl#7;e&a}cEyAtBD}>hyZxDV@c&m`#Lo)xX!Z(G#6n-fDSok-g
z%j<pQ%Mo@GmIzCQNnwR>f8jvkDB&346ybCszs_VitAy)>rwY#!o+G?iXx21AzE;WG
zh1Ush6!Ke7+J8XEFFlPvgl`Go75+|We(xZk%ik-&u#jJaQtl??r=XM%6do!xYnmYb
z2+2nZj~31sE)nuOblTx}q{It^Ey7EM+l5yPZxDW0c$@HtLi0sB>^&~|IpIq}ex%Cs
zJ`+aydkHc>GAEj~XMz00oN`ZLN;pI~LO4dqkM*d}*F1@Hgywf1<P#(}3fBtxg)H@V
z2=5TyEqqA$W8pKx=Y_8ccMIPaeklA@NIqDWlOyaT>>?}^nl(<K*I)8*;X%T&!Ybhu
z;dCKC?`1is3C)@&kS~<HS!jMoBK{i5*9*-WCy4*P<okpV3C-_Eq(3A1CE;trw}rnF
zek}ZpFoFww)-P9BC^Ww-5#K{{FX4D$T4;VxLeKo31e&!^fM)FzV7>Ir8Yqy>?@OTh
zeF<z<`dPvYg&T!igqI7i72Y7^XVI*``JD-TPV!5_*M)Bhe<%Ed@UKFUav3{jtrgfY
zYpnqB$*zgVr?&=s3-=ZBD{KC)Iz%{8I9bR~u9;phTqay4Tq`_9c((9dAwSP%{%eFc
z3U3nLCj6oBVd0}foYwxO+{Xv;x)^?Wo99cMD=y_YLj8FEm|Vx^_aV~9O0FV8Z<*v(
zMCkwH+{Yc>kZ((FyoZYa8Dv}4+Qo~T>|<;`c=ZtzFI};Cr6n)^Z=pjre5m+|X71Yq
z{!jUkKf+kC8!pGqb^!je`^Opy_YX$n>j{MU{D(T+aSC>3VfVMAAAXncS&!YUy(1Cf
zx3>)T#v+dPIQFf*(-HRDD?#EQ#M#Z-TaO68y&bT}F-?1{m$kPIVcN4>73|%Pdnk6Z
zX_q0wZ|`B)`vCKS_HZi7*t;HKn+HMX6HF-n=Czwm`ynE1m}y*_`FYHByV<nc5aBQP
z2UYk@1U;5Zb=!`|5Vm;`bPn&+)-N{g5v2L;orO=ElZd0e&e*NJR}i*&5OmhVUXlTA
zHthw-etXxz9{Yp#a62kvkN0D29t54Ou=fCtId-#Yze0rH-m|c0`wa{U8GC<0n0aj9
z&mWB6D(DZpF^xNE2mN}tjqI2Yxk!38{{divIm-$_`h^=mulLvQJzsm#g_-(stym0o
z9wyCpGwgBB*o}4KM)VC2=N0Jj9#A>r`D~8m7GP(Yu$S2`I2gz5jO5v&NT2)lx?=+J
z-j>~LaNw}v9=$PMwdD4Ne8_``4jo}MznBj>$;k}Y4>QmYZRysA5Bb8IBP~b7axXqV
zowsRg+Ii~FyMh~MOmtrS>#iB;+^y$2=cWUjoL=+Nk=9L4s}lwfu)A?adMh}QH>RT-
zLtu_|dbb`I*m7BVRyu&t1?g^1sI@9x>P$<!+ZR?jo1E0+$5mI&D!44|q#itOLV9LF
zEBTX~1AUIDo?oyn9q2OwxF!91)ztLzf~n0D(>HXhPyf1GA7{>l0VO-q&gJKp9gEQQ
z>4&T8)8S_4^4bZ<Pbe=bDrxODp}D#2u8BW+Aq*bX&FKJmO+m7>DY*4}X}4u}Rm=FB
zo{6@Cd$@HA>QCNdvO5R%U-jaw^t|-^Sga+ysTFMvgCVvR#8!E&A#ec)TVjwRElw)X
z5^6m%jn*F*+;VZIb&=Mtm<1Ekfy>dlZ@AEV{5S_~*phxG)2={8xcaj6j`XgoiKb0c
z(=*HK)9$wU<$au@TfBA+cgk<cwySo+>P(xQ)^PKzDyQYKvir+gC;s$>=$4RSa1Ehl
zf!5HF;3l+p=$+{RI9$K;OpaO>LrVku2VQJ-wxln52fWm=;+;-K?q$Iq?m7FM6Bu@0
zS)lpYbH<-@Zu!w=Gs_QaE^D6G92*oHdiBKjU+C0^U3gYH*z(!i_qX8?zVPN~n{g6<
zJ!Hm7^mRK<f@YjV%{Ym`mx0VUiERvPoCMp9lW^-aj1zd0<D>;2T<mS6ROERhr6Snj
zNZ|;fPp?nAm(!y=!1P_09#9@`cDFf~FPd<|grbu2lGajhv^?=b1YX>n4w}&t+!VrS
z37FBc;~DxejL{PHjTYyHD|Y?M#|v7L87~+s0km*O`m%Q8Wq!GPxi?y_PutOA+vaXt
zJ)t(!uC^oQC!afFcKAjNIj*;+Ibtrvh-r=C2v9LA9oza%FrepNhFP%vp;C^X2dc88
zXEsJpl^H$vm%Uu}L<gfM)bi2WPXFJ7p*q$QY56%UgQpvey{*osbfo1c@BF=dy_fMh
ziaCCT+z)~ISL3L9iHT_Y$MW?a8%Bl<U++hdf`f4I4jfp@qanC^--HyL37dg~$`+X@
zkGuC6hNqUUA%wzzp;mww<wusCW1^y0(sC?(5h?(_-d?bf<?F>&h!f<qe#_U(wY-DL
z;t7oBy2;?~JqqFQLyWkewK|}9DZ>xrOaSiQQxOJV@1<0|8h_gI^%{mV%h$^q2Khb)
z_<9+R-3fDh^7Zo0xaI3DfyNi}^}dR#gtL6Tzd;lHe7y~*mgVc6Oyhg-^_DW0EPz2S
zVGX`sdai(%5*fbU=U{ZNe7#MmrjM^TX2c9%uOSKiJNbIQ0TUU%-aA=#maq5MsHl&x
z_a_vye7!x`f-GMz@2C6tdMjDAEMM;}%$w!weUJrZ`Fcso;pgk+_1#|idU?b7pW^G~
zs@qw<UgPg9U++__S(dN&Rn)}C*UO6i9ell{w$AYNzDR$45nt~_6#ozK_2Sx&e7$A@
zgRhq~iQwz?#69?WCsR4g*Sniymaq2=idnwiAJEiZ`Faf_>;DVB-mkLLvwXdc?4>MU
zZ=9)FzTT}AvwXcLvqk>~zTR5e_3`ztV+Z^AdVj+7&*AHRl8x~3^?sf5-@(_*H>Ui2
zz0=rLKE7T)k@fTSk_6q)*ZT*`KEB>x(4LR4cNyL2<Ld=`ZX3SdC6s-9y_{EV_<G0E
zpr5a|FC+YXy@z0ewBhRw(&m3QU+=MWo8{}>7Y)er^_pXekFWO@w#LWTJD2U>8(%N!
zmG{oq`!2Kk_<Fn1bKvV;gh2+1ZYPg{FUQwAky+2o^7Zmbxu36>PZ<4ty&G8c=kWFJ
z&vEYK>&>ISkFR$o%k%N|_MpCxulH1z=jZF?Pvtgzy`5;m&)3V-W*fd<!x8M~>wSfd
z^7Hk^IXeA(y?>#GpRf09YW$1%dU;9q@8Ij5Ltp(r;p_c~M~^IDZ#fJ0^Yy-kbX<=a
zzTN}SKkfK>M?!x?(%cnDqO%+~SqGPZuXirI?BnZw9%ir@Lh<d;@%Vbbj+|uheHJl(
zzFsi(mc{bwa4ROkcSLi_V<itkB><-0-%{>wnRx?=;}M_J!^&dn-6zY`n?fCOdd9lY
zSO5&wkFv<5wI`<DURI8y8b5=@*g`Zjr*|w&f?x6V-UUnUh5WP~+g!AeoBLzj<L}KE
zO5Kaxwv4^3x%+juXcyGZ#=aJNZ<6M^7rTaH_ANy4qN6wK<Zg6}*v9=~z8rfB9J7Z7
zOy=)G+{`GD%pMl#vI|;^U}hTj6j){t3zRa7FXQq>6Y};R7AR*FFH9$3H|(;LJY!oS
zpJn1eFFPsFm3n;dq5`|&mz@;o#<;Gi6R$Z9!R+KfXEN}f1G$-TB=4OZC}!LXkauFQ
zc%MF)97r&d5AJ(oui%>)i0sM8n-H-byVJ+zi#6`io+tN3xHoQ+xqK^aU*pNS#*sCM
z<lVD<jU$gSuDBHP`HVAuoM+tlE69BEysvTNeB;ILF+4TEPA`_Z`E1Z~h(|LDUMzDv
zGb#r+u>Qy>c(KgusB;mu0Xw}|<{Do=4UtbcjTgIl#`uJiPc2g`;Kgok0j-@2c{$_A
z(%a1~Vca1Yb$qI4yjbq$&<}iCw}x@_V!7LiaX*3l2zJkl<!&J(dtzuMuzOxCcgq-A
zgNS3W!;4(1!B5J&4bkq`;6;y=m!XFdbvJg;uO2CH5VvSQL7XAw<?vkuML#L;g^*9m
z#_gSy_Y`y;_y3XdcKI(P<ppoACFK=cZf}wD8mixRq`dw(OUmny>+?A*y!&=Q_WOUr
z%*&%TNDcXXV9#v|qQE>w7y&)97ZS;Qg=hk^@14|;7W)|+GYI_X1C&^VAtpGJu%EFu
zpFrc}w3@L!Tg(hw406(5`)xl&fPIgkI?m2!o@q0qj<eh6G%_l{tq40v3JC#3d0dAk
zWGXr<1TgPzg7=TO+lwZ=j~(WxuvF5>dU<^X(|u;c!3l-%FE+jz2MI^fXw;z!pFx13
z?B)#&oMaM@eh`priaMIEItsf{VSqOkNLfkb=SiqOfmbe!CPq*la^?~9vAfPO`vCfR
zK~|R4^fUFj&e7SLXK4|k#f^k%+*oz<=!o@ZcH(>3P30K)2s<i7C_+U{JOe{a?FMZp
zK5G*gcnLc)5Lk1Q!S<uApf^_GAy_pV6vL{L={A;tu9&n-Rv2#IN?s!{o;V$Q*g3@k
zkt2h&?;~<FoQI}c*c*mOcrA#8t?$8HIVp0Q6X~6CZ^Stnq_SD6VXuc_6O$d+7cOdr
zjgQHElfvuX`2<`2w-MH;nna{SSY<oHz~<JzRqQlz(tY^`Y9yLk;g9K6^l=FBrl(m`
zJ|IMSgb^k<i%?~P^9byEC=hJ@iQTcIKMA(_MDB=YOGcV1&myojt}~C|1!vhHyPjdT
zFAQ!)^b~{K=@H_W=tRSnOrB&mgEggD)^Z4ThHcgSVIQfnbv%=^#d~268lNhRx7p5s
zbPe{1v(C`|E<}louty+~ESTZbC6h}r7v{QRkD#$9L2hFV!X?<RH}+07`Bx$D876-t
zxO=;AFG1dJCjV+s9CzQ&aChu6XH{S`78%G|L?$?$J&h|+^f~>)Lr(x>n8*>y0||Y^
zG4E0SGDL4-g6`PB0FNyYW=Cu{k$y4jq|;28PBKccYc|L*j%fj+ARY>Rg$HcmrU+X)
z2pB;)oC?_TUFRs<X&$v=z*m02mTyc@U<IV78u+Sl8mr>un=0+eUC*oWy__LgYn>mH
z(87qEPGk;5n-V(s<D2{ia3H2FVLua`Nnjr$mOyjf88K^k#-28PCqe3=BD1slGxyYQ
zbHe*8(!G-wLq%TxDK@{CVol)CfU5CtX2W5PeprFsxSN3{>^PO&3kaBY9nE%4!w!|3
zH!yHLb`CG%z1VS7An*fQM)SD$fe8=VPW%`<2rdaR)G+8YoxYs`R@X;-3CV00Lv5x!
z>-jczQ%?ro$Bu#ttfz_RxMyuS*@=&P2{&(GU?+BDAh4#UH4L!JnE{5(hA3_HDQ%-q
zs))~F$FYv!wRPhpB9HknOz@gC&l>PfL!N`_SDc8dB0LdUFJ@0f)=}_|yPdA0DF_=f
z_2Q3B8nl~lEP5R^pWvO0=doVD#EyCqRIem#dLukD5WO>pwF$Hr3X1xBP9lC^<(k6h
z5lXyz5d3aq7}c{iHRRG@WkxK0ffNEO9>!5^aG&k0d~fVXA$aX*<7$41;Xh5V@cpo}
zcUg>A`XFPeeXm;&G$U{oc6-pDi+uC2+k-yCCrRc(pGPtju-AkBW+Y#0?0E<M<Dq}5
z$?qNXKSelX@_Pq;6NbFkgMMbl@?g&i>vjHYHk8B4JJvJA=9*~%C9}aStLnE9uogIR
ztqFU;wnlKk_6&G`Ju}{sx6+vWPbR-*M|0z8gd1z@-##z>K3wAekNoyalIs4alHU#<
z{(nS%`!aq#1cUduV07#15#Ijrbdcdjf<JPTV5$7!=}8kF9R>j*s0tT@kuP`j=%#Qu
zGR5OA%zs*Ro#P$w`4xwg1TfVZLdE?(G39aB9^pxrR5nWrI*xgg9(8V(7S!+r!ji}3
zxh6bBmWLAudIYrtl$r{A6t#xNbYR%96AlQEq-Lcj4fLeZ;jxSy(6+F_;i1O3p?>tZ
zX+0iXg(ot#XSkG*#N{L)*a(Wk;K^{z;&3U5Rf9>8cb1P1m!QT$($&I6V5^Op0BIjb
z!*%%=gY-_MkMXDR5ef`Nrt@!cxX1{u=c7uc9TK))FcnOOyHG2s)ZUp)MyoP>08<Bg
zd3s8zmlunA9O~sYgpsy@-r;VhT(Ykk_P@b~(KeX!q#jo4<K-RX!6=_JFx+9984d$%
zeNCU4F6!k~LykR+hI)E+NQQe+0yCtSE0|;3netL1!6wtcm0qV;hPwq%J_Fr>0RF=L
z-73RfBW@CX608P^WW`(z(QqUZNAFZ5l`9g=HA8eS^tQdcfeRW;LmgYucAV_Na_f!F
zUf#$+Cd1KO5$^6a%aGmn(h%+KnL<B!nR<I8nB&7Vd(CLfw=R{*#YtS<_$gmE1`XwF
z1hbS=@*zygoJjCicXV-aI7pW22yA@e^wcQ(kDH#O+f2{OHq+CxZKpK%ebdu(upyf^
zqo!xLiczA}{<3ovdjAh5shz@RhF5yC)6Tzkv$N8pIku^Lo1KF@o^xh)e*SzMMlYEI
zf!sER5elb07m88VME>)$5r;iYN5kP-0S;FTRzySwmK2wmW0@WQ5kn^Hky-QnVWyD!
z5j3`juoe@{jNgiIp;uEgb0WRHSY(R(qb*@>+;De;`_>%kdU^+!Uf!%jUSld#i{4%`
z<REPY&8#fqtVE@Q_iU)_609)nrzJR~gTHh!*_umulnJgSTQk{A@v^yh+b~G-)1W0k
zjr8Vl8x{^8>d~L##JbMQkfHMP=ufM^h~e~qT%`k+*REP~NbSniP4(*rEFY8{u)L{Z
z&GJP+uvOMH4Zy+!hcvES+=Pgl)wK<WfWYgd5sd?uCkHI4TU)bw@qi)80Y?r^4p_Wm
z<p3}PF0DnDWlL*71-S%~i`T5EZCbi=#Q-pO5*ra$SJPCJkv$^MwRJToJJqY}8?jn}
zLq<%G6_%8r4J)yH`iX;w8_v(#m1|ZsIi_M>#^p;vF1d91sx_<Yt5-FF2ysRIx~9br
zEDRpO9II<q)D0VHO;?Lz(U4HK<shtSME#c6R~rJv>c;fsDHEOQwRMdshV}8RReRCZ
zi|cUpyS%zBb19k4+OU`n9`0u|?T{G_?P^bN`X54U3NA%3QW~ePt!?;Ma+Utwq{8Nk
z{@=!MYCCriVmfwT^}mS!^vkfGb~r#X-{-M5HJGAHoBm5FP{|GY-_LN`ew1YSwAn#u
zV$HI8a7+J>{&c{QL4!wTmf-21G^^s6b$JF489X%EZ*~2$dT<u^PtL~*Is--yScD^W
zZ9{T({Ygt3ah^yH8FApC1BV^!-R$2R|0!?g?48qeu6cN8Z~pLx(C6v$5t`k2)9AmG
z|1{i=-?Z)h-Y>(CYJEW5lMfZI`S`Y=`C>8~5j0;s`elASm)(L6zc|cpLGwkPUoOcC
z2nEp^?~b&01DO1#LlKWVo#qB#5pEXGmdrjQ-)RHTZUqdqpRzdTdi<sx9&mX^?l8fB
zB<{fEo+PF)#MY3TG)cq&<2`(GmPUX9JjKF)!!brLk!uX92Fr+ehrbUIjW|H@gN26*
ztAu=R#QaAK>xIV)*9lJ(o-f=a+#<YAxI=h{@L}Q4g|7>LEBr{vm*QBDd?DW-p<E#x
zB}@yK2@QuA^!~>k>iH`i^6-D$p`IW9#~teV;Xj2t^rKv_J|UbAIKNAT6~bY{D&cHl
zd+yM$F&?iKoG<)35pQ^Ik^Z+Ne_Qxn#s5(9y+XtJf_hlaP{a8GJ1<E8P3iqo_($O<
zLc{R_{WuQDEZ=au0DDOuBpfEJ5>65tZWrhqZWrJ(#jg@J3(pd67G5Sa94@H;w<Ui^
zXt+WVf3M^Rg^v*t{}d6Y_@4`3RQelAe_!&4!apjWZR8#i8g3WZ>ngdMuqP4m`$?`8
z8cr94$4Q<pv>c+fl9vci60R4XC%i~_h43ojEkeWLg7A+dKQ4Sp_?qwyBI@~D$-fu=
zN%5h$*WQ@0GZFd;A|Cpc3wtWvaEc<Y;S>cPEd8|74;LOuME+XgTH(b+*xxL~>CudH
z9M%n@8w~RLgyWyrp2Y6L3L&o-7(Y%pQ8-1&7gv}*SGYh}D_kNxTX?SUV&P_CtB@}r
z(B8Ge8-(8z-YUFL_>k~%;ZKEc3EvfdAT-wruy5Y90P;eP<wb>gLVicUc*`L=LbADj
zKzx<tNx~zAvxM`7)xyO>K8>f{)j~emr`#+&OZZ*kEyBBm_X&R_d|ddH@aMwUgu8{m
z6233|gYeHn7r#wd58mq}b`ll}OND$rjOi(%<rEz#d8lxdaEx$~aItWOaJ7){!PD*r
z;a7#{30s7QV;y?iC0{MvA><;-v~#=gF5$z%M}<3u&kFhZ2lMeuKjPnnhMOI74&KRR
zd?#TSVVSU(u#a$%aF~$ak}&^N;XI+?bVvL$$*Y9?&V>3`2)`x#w$O5l{y_5G!uy4f
z3ZE1{D||u7FBob64dJha{62{B9}E8?#JzA69}yM`y9ld<d*dFRr}X25^}?mXRl+9W
zslsOA*M#Q_TZH_`-S|m(mGIlb?+E#EF7@sZ-Y0xW_=NCh!k2`v2@Ur>^8ZRQKeVB}
zKMVQ259Mw`d<$S?yt{9ZA9*u<h;Wo}jBu)OhVU4np&&rMddW+L{FaFJE)ZTO+$OwU
zXt_x5kbJk0-yJdkE5ct2`Q<9(|0MjYFoqwDjJF)5?YTwAD1E%paPdQbn&i2{1;Tpa
zQsHXhNy5{GX9&&pH|$*`nO{S(KHnGKCA?4gsPIYQ3&K}~ZwTKJeklA{_^FU(aL*HV
z7WO8>H~R`Jg+qj+gkyy5xkveR7W3B&Eyw68$?Jrt3i;(0^;?Bk2`$IycO+Ym(K{sH
zEqqA$W8qW6p9}dF8126={Dbh%LO156hlTt?jQUAoU!mm~9WMDG;W*($AwMT${u71k
zg{KS87M?3?&n<en;=d{Uw(vW`9|-Rd-Y<Mu_@r>B@Ok0O!Z(G#6!Kd)*0+<ei?B@C
zTez=qfN-#IlyHnNEi`K~!0s%`mV@*-$%}-RgLI{2erU(~Tqyj8aEtIt;Wfe?!kdM+
z3-1#0D?Qq?9HehZen<ER;h%*8{{Dh~L})oj`%119S`N~KBp)KI5>65xDV!yoCp=Eb
zuLDhcg`0(!3AYQc7TzHIuJBgjox%r%j|iU>?i5<i(w8N_A$&*Jp1bsKig)>Y4t|LV
z^Mwgvxv;lzUm?GAWWI62$-=3^Il^OvHNtwK<uLt<WXoZ?QS#-&ZwkL7{GO0sP_q1|
zgs%!;7yd?Q*1Uk;-z2;IJqMW|TN3eoy+O0a1>}K}M+nWD7l=2%UxDWLE0Eu1GQZ^{
zT`u`V;mN|&gy#w^Cn-PP<nN#>h1Uyr2p<+cDm0v=(0@j<;UtCpn&e*!-xKnyPuh<P
z<H90gnXrejuW)}MPAC5su1|aZHXOvLAMf}6+qgdQ@UN+|!&}q5XI;7XWdEJ(&*Au_
z5j>TttgBzNW(n47{2#}s(--}TQxKj*c-t_c1^j$7+X48?Fvl4;>h;5K7`x#z)oe%L
zuU~HgbnJ`DRIqv{wbSGE^B^i{vwEu`W7s)k75~D4-n|6gPhefB$NF!^ZtIGm^Cl9u
z;ogMZY#Q$i`0afFd*tM#J=(GMu0+`8LC|T&W1Z7{?X_vQwA1?=9&n7poV1(O`z|8<
z<?g}*j%MhwTpa2$<vxJ0&4ZwGV5+TOY}!3Y^V?fE)p3%DqdgXH+wm;IHV=Z%64*;J
zpv|W3gzUH1414Sk+QVa-jJ>xJws{bAz6N^_F{3t{wi~kF-p#N_TikKmC}ZzKgqg?o
z{ow;T=H&caJH2mV0CEi3jW)RF;t$bo-G_I~$;sz9{`x)YYcIMmQ@;fCFgI3Ndso69
z=YrjASw!FPaGr$T#fao{E^Ds<VU`JdnQZ~a->DfXTX*`%ulFa^udgi(X*M`;*nvY0
z#issz5hv&10|yQ9NIbuolXLSJQ?U#uXBm30;MRv$HKztlaht0ap0R4avt|77o!wt-
zPQ8rKh@G7fDtEVxKX7MrYCf>ysnih<EleG8=0Yb~a8Gjz41VLgJ(WaU(!_oAPO^XB
zojEU#?Z4m7=Kh_Y>W-A|Cgq)X3i^ki>IS)+k$>@yn;bj-m3I<|Ntl@D-sy^PR}<d(
zP8Wo`nDFE8lptJU!VkYwjBv3D-}??*W4||wVYc(|ki<XJOeFBjl>+?R2k{~NGv`$F
zD*Lq=|2_qd#lO>mKgKgoufId?90c;8MsM+ES^EuKe_Zz}_#7|bGF*RLDlBN$L&$Lb
z{T@RjcoF7pmg|o+5W$Hsn&tZY8?*wU=qz3y#lrXE$OV4C1CcAs@AoHEAvg^wmfx=v
zk}bdA11v@Sez#Mxku~x7{lFn}8I$kCA8`87Uy;yn@Ha|^dN;VR6Yk#~V0iq3T;s=b
z`Yl5$IsGn!YECG8ZICxHb4Q{E;Pm4S&)k#IcyRhL-pLz{KZhffPklUJkA<(!;qA)!
zBDfHoej5=DDw+6k@IN^H%oA47!~{>n@fn<c%o<G6_)X<6L$z}#6552gfE#;;IT#K`
zp$kqw&a47*@sZQ702qH8*MQ*kV;E%=;&r*`5S18;{|40rr=M4WSbVY(OFS_@UJExy
zhm?C_L1FbeCpt8bpT`DLC2-UYC^zp4{NXDbrfn#DBwRyIKi(#ca~&6O`q}nfjOK#V
z&l5xO(G(As7>o0U0yzC_;isZc!0D&L<1MV(7>Olu-Yo>DpO;!1zkvmfmDoLgGo3L`
zV$vz1n&I^0O~*K|P@_lWnj4Vt`UR*lIQ=LFQ_XICEIK_pEtd_09Efv~v*--TX9b+R
z^N_;3l%~l&oub!JQ^V<3PwU3t#}zTmJ|+DlIQ_hehT^=N3r@ciOlmC7XmI+`S;5pf
zE}Tlkd8gnHca;zceFZ|XTabsElhf}eh;c4z0!}}MS<oz2bFD21mN@DP=A#SA>DLd{
zD6C%PL~konhQjLAPV{y=5(=x=I?+2M#o{Dp_Hp|0p2MD;erKAJ3*ud=e7EwJ#z(S=
z59QKJfmHYSZA^Wn$B)swfmAY1;u>)JnY%-&ig+FlNzunUCD4{Ys$YBs+w??^x#yEQ
zps;$)A}9LOLa(4f5Yd32sR1J)q6Iru?&$bHntG;?voMev8|QPX=(B~Bj5wjNdKpYT
zFH==<u5bZPKd)P+#2@2Ge>wN}a9JQVJ>JN{_FB<la9SWWJAMe2cjupOS~NG#)lb3c
z#~B<*Er@@Q1-+%gR)<d|X_Q&Jm_PJGmkaoZ@#vSCND4El>pSSqexc~XK#bl=G}10O
z{k%#!iR<YMaQd0mZc?EHzepyhpC`u>`>?@F0{eJ!e&PqPNlrg6e?ek2WpMhLI}fRn
z1fSGJms|UT5?oCpx+2ik+<{09ORQmet8DtnL@j$AoPK6?l+@@%PxLoA{k%iT*o0wv
zJjv=;B^o(_!RhCvPfGC47dib3;mts5O5!bg6`X!v{iY|j)2*ila_AhmIkAiB;Pkr}
zLnM%zo8Y`6ryr+MF!g94@d*n6ryu7?F!f|0v6~U#^y9sfVCt1{f)8uS>BpOZ!PKsB
zf_Fv8={L}5;9hJb#HrwQ(tF76>m(zpleVBvk<d?|P~v`uZsP#;sWQs;=bwxc^KsZ_
zm5`t7Cz+!^N1>U_IDBwk&b2b;GZ+6Nr{Aq;RcR3#U^xA*fkwg{OTg(z0dqXTdlTgJ
z^E?<z@Lni6{WKy_A{!nF(R?W%Bp6P=-$F|8F=}+ITSS4T{sbhapC?BW@6vR8PQTBf
zq-vM#j5Y_N6VN4z<ur9hpp<7bnp#h%gVWFJ$53J#8+2BnfXZYzyN`Wvb|AsiL?Bg>
zxQRuB)6Z+gqy$%ojD9U}z<I{r^u*IZa{AqDsya9EBla>l{k#d+koX$Q1E-%SuSz^j
zeQ^4D^18$ySROe2cn6S2^u&8qxG+#qYa-5Z6R)tb;Phh+f~hOr#NC{FU-wJ|Q`aC1
z%LJz%Z3a_2+{B+bnZW7iMf|``?8n&wPCqZ=ZZ~l&vw+jji+C6sD2|+dUMWwyPTnS1
zW37x&%RHHtGIG?D8?Bsh%07s02}G|zM1oJF$mvIcKHryf|MEboSqUk%&dK9Zoq{pd
z!^vaka3V?W_CfUYK=2Jjl=G+){YD^<om>7>`U;$WEY&Oj_cl{0zI8__ZY0F0?k*1l
zW^`kKaRH@Bh!efL%gJZwLVtuKArg`0aSR@cfT;ku_qMPF;Pm5>&vkn=BZ-`Td`#oI
zU_Ch=>9`&{27_UrQdBX^>31nqdtQz|8<L&jbSF6$f83;b0Oj=HeQ$F5ag8O{?d4_5
zS?30MI7wazk2^h!P~8nZ&qoKH-jmP$PV2cH(Wmz80+myGa#iK^PV8tT<TShCYY`da
zQ!G*g-Uz)guaaUzFlI;%_$XsOV+@}x=4^2bkA)B}L~<m=o0E~yLr?)@;IvrY4UiL0
z!V@{uV<o)$WZ!*Cc}A?5bqJ&a30`UB%(QYaF&tjcnH4KaA#(u7{X@~hoY}E1JZEt}
zodV36W9{W93aNjTmE%rq0SxCH9SaYHVje5=C<47XB0dW`VJ^~}Dnpxd`;;@mb@TQC
z{2IIItDa8yWvcK-bZ-CdjF$>ur7<dpI^j>L!e`gH1G+O_Dub=c1}EGL;Z%P#Hg|A$
z#!F?kRr$;b^QL8L0!-x&@6LFstV7VNFTNF8LY;o-yWE4iGeJ7MKbdLM`PAXa$~~kz
z6Qpy0Mkk7kXX<dJi`;SDnIN4vGdi7}FfR>L$Fj;3yE8#LT$k4?3(nySH>ouGK6i3=
zCP0VX&ij(aISD7s^^;Ny>Az{EjF-wZt1{3DkD<y_7-hLLOBpYf6Rk?M6Xt44sda4l
zQKgKR%4Vx_pA$ZdD&M5ayi&$X<qiZ*eK){=*HNdLZ91-$3DSAR>U<V(!cS0#gF1In
zDHEi_`R}zm?1Xs+N!^4&l)Jdp92mTIS7dbZoNzIO6q$B&k1u6{>`cn&z&Qs}hfh&*
zSCldVI$XE<1O%=B=2PWts;n+$yi_i-D)1kd_D%5}i`<h+884OZSrz#2n^ZZ4E?!^C
zc&R*VRp7sesd6P%PA_G=RQ`lu#((cnhbvCzo>9sK>2&XGeFOjHK}g+8ov)TMK{{hI
zI`H2>>hLai?s=t5kWO7j2mYHyo#*M}i%OXwopUle@ZVbMJj4FnRLTU`P4S(W+)Ff7
zQ@p^*-Ktrc8p+Xdg(hI?PL_X_=34474CUNwHLFrD;5d_egXT|)_Y-r!tC^B2<{Z7n
z&Iuk<%5ihY^j9&Ok8rAv#_lX<JgQBVF;)frRY{fo*s^=e884L@t8$<do<WuM96S$|
zGhQlZS(TqT;U=o^ee>K$%NZ|~>k%~lbvwrUrPSfmz}%mdGeJ5}S{=Ob6TXW&KVXHQ
zE@y&tKCn6<g$w_JIuEnm&zCbnIwgfF>lbk+9E6bKYK^(Clrup(BdyMTot<!B>W~LK
z_w{lnNM}BR#((JcBdBs0&AeOAc&VIjRnY4zsKRG~x$l=V9=-lP>-KxUt8TIxRyyJB
z%#h2@|5G{RW%FsP@>?hTAXQp8BK}s+c&U7hpz-D};HkGD^yp7d1>AC`NU6NYD&drp
z3!%q1s1$X}nIfgJR_Q+Yb0C$DWxwRR<xIg<z`h)~g|7V4gX_rUc5!uB?NP-+-qnic
zD7(p8{H&)F{t7J~MYnZxOPK<TV|hp@x1u?+{K%i@R_1w|wdm=VG6i`S(@V*Wm|`s|
zTuqW5d`Oks$JGq#QNl{~cQs9V@HMsE{anqV9!IjDD_u>L9#d&~pzA;1%*OCF-u>)Q
zCp-Z{556IiI~3(XKyCQoHg{O2)jT$S4Jl@<e1_@IEMH-kk!~py;A`sKXmvI?;a2Jl
zWxWq_OPL^@od|kmqtouA(ybgrhq$Fok<uSBO6dMKskEML9OITUMM~XDtR;-_90)zG
zWIv2|OPM02Lo-U~{z@tx&3aF8OPM02x{MP1F^fuE-6Qufx0EUH$7VWwlI<Nc3NA&8
z^~cwk<slw5rnsd{fL)%C@3K1Z$BoqC3K_Xm-BKn<XBUDQfBcL}xvby}x0EST!Y9vC
zf<Hc@68adYZMT#uQra)01b>u4=+T$O9p#oXMM_6zl;DpsRJxIUeY9K36e%@jl;DqA
zDuw8P`EDsw;E(s|=ml*?_;pAz{y>&XndM?Oqs}d5g6uxw)47W}13Ana+)^e$hu44~
zAZYx7JH6pwP>F9F=Pq}<Gew5F;6`vpDFmU%Qygh0x}{8k5=Y}GzfylH^<cHvxTQ>S
z-3s?P6z^8$ySz;27Q-Op<~|ICKC>KmVsC~fAu5S|UtUGK>3m*9yEFFXHMDzJ9xtKY
znSFT$?M^ZhI55n;)_zA(<A^xTx8j)a4eYoy=LNar7P@`n#d*Pad3;W!(4Fa;^`9%8
zyu2}p#1Fo%PB1<y@8G<H@+M=*hm?W_g!gqA6X^_H2BO8#91S1El*KU6;_5r$=H+=7
zT&U%CYGW|Zbte}yKED^t@hZJjaT|SHC1fiw5-sS=0&zR9*bT=0h6|w>vo)n+k<kce
zi!Scs^hNzjy10Gwy+Z$ssDVT7m^?Zf&4FX-vEIgG7~QF1J{KLD&pxPV%lJFFxX>+f
z$40~@+y^wE8CQu*81E8h{md6|`nHLP+|HNp`uR&zMhqhS7Bjm?qQ%h*{w)lVzkeHr
zEFdf-@ZJz9|E6zeXquNmn4U>ssKHAh9G^*GXq}fpSf5E?=u|I((2U(HgQ4@Vqj16n
z*u4aXF7Xlw{N?B+Fm#odK)5E8z|eQS1j5ak1crX-B@pN*&lH4zU_*bPy0ZwQum_w~
zK_a~srr%OQ>o_J^&nd~ej!D*cO0v#llJ%aF*26aa#w6=MB{d_Oo@0{rppvW$nPh#a
zB<n;bSuZNdx{*oNk4mzRWRmryl28M)aX@;T=bJ&>t#8o7^ouu2vpk925$9zJDP#6H
zY$NP(neuZu%?6z`vIN{uaFBAbAsV~;1q=XA?WhH-R<B&Lx@LKD@zQ1WjmduNMvmye
z;7byd;T4$yD^{+kA5ahKiUmto)Gk|7SHEC+O>M){74`oX+l?nT{*!k9L&?;Zu2|Ys
zjm3W}YuRtrb@hvDK+sX$bn>eD#>xf`hw8?rIxr|eKzH*Ce=n3#K`b<o5%Cx|tLy8n
z^75Ld21MfU%y*h3VXm5QYgaB`4(67onnmb+C~*pBsbC&;NCndc)GwXFU4n7Y$)v)a
zgKLxFPCdXZgD@#)ve+dYjwMRMWsw4K#taFAYz8<m9FGK-P%rp~lY}V{Km~8yKw6n#
z>hKP=CnI0*K$I4oYt)7|6~kyDat!hty=w#Y9)Zzd@NlE}s8iXY=CwxiC1~dNF^UU1
z)*DZQW0H~J@yQM=HjC*4kbYvv>BllXh4cZ*4(st9Q;%mHXq?os#t)3flTI?w7xTDw
zWn=Z?n%bt7s~cww9b7$p@DO&|_@zxV>ra}zqON}3Z1&sWAtO7A9y$c98sbm!IC_q*
zU%I5Bsj+&<AP}{f-uJCMo#j`+64V`(GHlR6Bb>G@KjUUjt)4n=_N3}*<EBlXmUf!f
zF0HFuRzG27{o?AugN6*_fCjY->c4yuhA&7pKo5hW{d%lRHD9aSD?gB5n^r;ouxN4P
z()DD2SXQ&7v7^dXFJ8K?zOLG<Gv2WCSZ;joG`{p(UQJifW%a99uUP5$RA+z@hn~;0
zcGjE;6DH1@<$!_){ZPNUu|AD@IMvG+**4bK)KOf$tbT>sJz>;>IgL<VP`j)K>^_4A
zFIc>C^$9~4Oqe=r@~rCN9xkYwHGRSK)hmw&gHPjv!zN5<<0%mJcz$ZCTe+sGT@ri&
zjvSK6EM5U7o!XTvPgq)ygFwwP_QrUO9;bTz(k1YObJ(;w$q9oG{6~2rz)tj^Mq}jf
zM{hi_xfx0$f3g`79Qy34HRK%f6CD}4BSVPP!2}qAkw=^DiIB46V)DF+)l(<W!jzaW
z$?_v<&T;y3o_@gzdElP2GIL(A^f`MnE&0kYQ`>Oh{5{M|{?V?A`kgicGnq4V4}K=U
z5?Uv%Hk?h!$Wgg+@#4n%_Jh_OAN)4VBs5L1O+xOGgAW?wSh@XC&>R5U%mrhEeO14_
ze)W?26}2a~N#;!UHx~t%0yDihd*ZCw)#-7Qr_7l-F;gtGbd;T0U%PabDHX>BZ$N->
z%L|-rxV3N{1QMqeb?u8a-to6~$nX)K$H=5*i}ISwW6A2Km1}Dob^PdHJn9(7dbP9K
zMmGMSlCRZXldG#ws#&(if0SU0Rt;}#lb@ZB>6G!$l!?<0!y$j-%$Y~dY@=uffOo)W
z-O&Pj%wLX^lsypEHq?MS%*-R>t;VHGs!3gDj+bn)&E!!q4YGdW1oDprb4bomXZamq
z=4qBmD{~AqY-b}e7&Z0%dCU+11=Y$%oK>nD>z3kD3;a)QRM=Z+p3jXK0qQPuZRS)j
zsad|f#+=9y!bKX0*~}jvc5!~0Qoo{&Ngj;65wHjZJvemZqHWpIMogFGWM^B7EZ&)=
zdd?KsLd`U_8c$kU=YaRkj6=`D+FIjt>pfo0JFC1a1#ga2^E7D4)vQOx!KbkKC5X2=
z7=7($spmoV>(a(LG@*kmcEFBk;{<Pf^1SZ%tnF=IoSA`{VK{E)VRNQVoHknnvAUt-
z6Srn<`%5NFz0av(wk^0eZc|zKk4Hk&sW=N`T(?Q~I+R|Wa^!>~s%M)a=MmbiUA+{S
zKiNK`l32#F{Q=XB4d4e%a=>Ipj(-#m9+91ivnEeFY|fN%Ge4&#<{GeZv3GIhcd$2Z
z+gkQ6*T@-&QGp4x2m^ZA%0)HH+R*;7i%+gMlUSp1X?;C@?X|sB^;~FJy0T<{YgVjj
ztjCp+IgfBAf<tgEE>=!z!tnuvzGj`F0bDj>SdC!^^j8nZ?T$|u-ZkE$Wha<RLd;Ow
zMI{YK*a>aAhl9a*wJjmxilr+TH9BkIb7aL|a{<7zdFeEDW!=)nOY3pWs%u<X-2jq9
z(vEo)Ypgk03^V4;!OfnkaB$e$1-rS5T~gl!U)OWoVkp$reNH!;Lt3LDOkBbvcIH69
zt50xveNI+Z!S6>i-580(oUzrxM8zP(aRkSc6RMZhn8VQ`-;ue440dL-T^%Hw;=Tl9
zn?0Z{#<2C~LB_M35dLO(KQAy}<n0bl&zxb4SD0VWnG4}@oC)~lpt;M-5;F{qYrWxV
zF0Y(wl)MV3dUSoA$mYBcbvkICTF+yO_lu+hkDJ7$jn%d5YUrWr+BUzuylXtvt)A0^
zOqzyW(;H{txnmuXc7lF#q|Hx4_EDV~JS&#hEQ5PdX|`k4Z0~0nUU!@@VN|joulHxK
zT)C_<iJu(FajTanCoW%9k2?i*N&MERt#53^&&%Y<e;JLOgPXpNpGOW4XEGb_TaAmy
z&I(-QI^*_7bPewvIc_fm!y{%5nCe9Gqf>L-qELz3#Z3fDvAkk8mkV^Y-C!oOg`D5<
z&A-eR<Si8622xy~#Cv79SK`}(xL?A1ZrLs5^n`GCCL((uj#1=x^KU`(#ZERRXuhuS
z%Y3|%-TrwlH#{KqZRB?A4VkT`f63i;urIv;Vcul58|A$YLfn9=XmTpd(Wv85>Ys+0
z6JBOoco!SScL6*Zco;<mFaVwuJ}Z1h_@?kZ;YY&13PWfQ^V8#e<jb)Yh<o4e5b*%a
z$cD!aiG3*J8P)-cA1pjnSS6e(JX%;U<Q-?)<=tlD2H{tQ7YYrJ3(~KYyhC`0@G&9Z
z8lfH2Uf}zZO*<j8)0mzw>@BPm&KA}R`8Kktm+%|H?ZO*{cL)tn3hcir`S(J@XM*@)
zm>RS<K{!)bBU~jkd?nDkNb==E!$*SnyCpv^d{OwW@Xx|-n0hR)pYT8--`ryS93j`9
zrMyvirSLZ4Z-jppcEc2<et+Re;bFp~gocj;df$|Mv+$?FSB38hKN0c?H0|>ZJ>o3k
zBH?P`8NyA%tAw`*9~AP<CED37{7@LcKxcfBu(xoCkdMBYK2x|zxLSCoaI^4R!rO$$
z;Q1@_FBUcl&l2*nKGO}q0uZl=82M+yUkG#YOpSWognaLo@+jfq!g<2ug@*qCdgn>r
zD!f6+*KKIW@D>1HmCVQMjQ>nnfMWsWUcw>5(}foa9}}AI{h|Mn<gvM4e)By(;`v%2
z?JW^56K)WmEj(YiQE0x)N50!6-z|Jl_^6O?^wR#b!k2`v3(a@-NashG)GHE>5*{v`
zCp=!bUU;5xtMEqQPle`tcGxY!F_QKV6wVW#F1$+kBjK-vd_#`;1`7@U8058*w+inS
z?iNO%!+iS*rwLCK8s091Z<qX%@Ka%Lyh_LXY2oq0i-g;RHwf<#{z&+&aJTRS;itl0
zI2qD@m2iphJmGhRPYXX5cEdYY%r{0@BRosENqDR91>s+Xy>JRQ?Gnxr)(IPhmkF;E
zJ}G=z_$%R`g)y9SX*VI<S2$caPq<Wgq40ac=Y*dKlQ{R%-bCT?!jpxU3m*`^EzHA-
znfV3@=Lpve&lP@0_>}NtVL4thVg9kg>B0p>94i+J>xh^`YlWu>n~BJOk#L*vI;Gzz
zyjk&gNxn~rnP|$v;ol&pfkAY?!AZg?!dXIdJ%RewNUj$y6Rr~S@ip7QZ#ao(3(pm{
z2rm_0A-qbsLwK|BcHv#ZM}&_FcM6{sz9!r)d{_7z;U9&c2m`!sKt1`rGO<8dA}km7
z6!sSm5DpWL6!L{2+F2*uAUsoezVPe9twO$2#C+EZ`L!eETZMND9}qqw+$nrk_=<3s
z@YllM3jZklL>S@q3(DbAq(m;CM>OAE0((jBBOD+cEF3KyE1V>pB0O3+Usx+#A~gJQ
zDCZ=}rwh*z@?|R4$MD4guakVE@D|~1LR=2uyAJfD`WImG+wsnCiD?hh+3+KmTD{7~
zlb1KuEOIJ&gTP>e4UreasWkVGDi<|2dK?!SvWyOY@&32dU^wOQ3x-JM7vV63{Ttk9
zwqE#4JzTDut-T)8xb?-3ZuvsJLC|SmuK%47_9M3gu;Y@)8H=6UvxB|gf;i0aEdjH$
zJRZMn9T0RzLwJHp+HBg9kp1>5hJcg+2B^w0MVqu&jos!!(1~II@i&IuY}$#4uwkYh
z-VGe29q27bn!nu5c!y>e^jI$AZMn?|`|TCrwa_Hu>}JzWMTFm8(;?nmpgmkNW$f`d
zZ1W)K{D16y349gR_5aL!Z{CuGM>cqYB=E=!kg$XV5CKsGgeM?sSX4F%NeCnol9&Vu
zh=PKGJ0VmdK|#f(YAdzwOY7RY3)NbyR&hn!TB+66rLF((_s*I3=7m74+SdO5nNKF)
zd(J&~JNM3=c{6jrlaKs(%vhThcR3XH{MOs@!=+Fpzv~gU(lC!g<oAj-C~R@pAZ*WX
z3-Y61SwCF5MDqIy!px83fm`o>xF*4Q&)OKr{Q*JCZuYQ_c`Ke2JAm5uz%IuUfY!Kr
z9ASI?w%gj9B6h6rOW4u8I)K_fLw+2S*2cPVBig!M%SJ_up$tHeOB+>gB9LX;+@&>Q
zJaepBo0VS@6n48?QNQ;rBcNqB?1=n=4tXn%3<gbp3iE$Ke*UOYqk_RM-U`!m-z9Ga
zm!>D&j-KTb?)DpaD?Uj;Un;_~2yX@Hy`1qFV2%iH#fQkiISS)5%3G0&BhQ(GOryLN
ze}ffxD^B3gBCl~af6aP5Bngf3R=kQTIJ+Un;;rBkV2ih6ElaWURxD#pBD@u(wR1M%
zUo3CMW*F(tm8g!zTj58WE#8X7h&`CM;%}HvE#3;QeD9pMViM|U<E_YK1~%S`ad4N#
zTk!_t4&trYOf6T#I)8!YTf7zdsA`0_;(A;Y9Fn(!q;WRhiit{$@K(g5Z~j%@3NG)A
z@K!8j*-_q#1~k{kTcOs$M|mr*L|bgU6-S{@Y`hhhvT9M@iqFtQ8*c^4M{T?nwQ!uB
zx1tdPB+6Ss<}@2`#RaIbowtH3XYITd`zarex8f?)G|F3{{2k@3XkyKxycN9qwDDH3
zV*dhfMIY2W!dr18dpycpQO#-|#9QG+7k&fY3jTPo@m8os?)UjlLTw!(e^N==V$E~E
za6lybKW8JNycOweVwAUn3;;IX3erO!nzv#o+w|S=R;;Bz4#``=HNiICij5rUQQnGW
z9BfhEiX&+p<*nGn7Dah0NWA{dcq=rdwDDG)!hCJK6-($08*c@F;T(>)qJcxr##_NV
zp?2O1u28e{R&Zgiows5n%d_!TWbr7n@m4r^_}X|Y9;a;Mt>7I`J8uP<U+ugVZ_ukY
z-U@!nz|LF2J8X8|3LaN6ycPGc06T95SM0{{R@AadcHW9(nCJJKw_-fI$>Oc(j|N0}
zE7V+K<E<#6$85Y6|6uzM#ar<py64cm6?e09Y`hhJXVzbjx8eehBO7l8nJ(?T6=dkP
z^Hz}A)XrO>$Y~D4TX84n6B}>E`D~?)x1yEh*?22%q`i%|;v<%4=dF0226o<xkJwl{
zZv`L5#PC+!!ZPi=6{M+-;jQ?94z%-DG%|^ux8egHKi?5=#SZ%PyWy?itP|m_;N9;3
z3~$A1wjjz|v5E!Tc`HspJa{YWQM*3mXl=(^LGp?<!RO#~Em(+udT>6D8}MNaftL@>
zTTzFO)%xy*&6>Vs{ywMgMwD}Q-}9he-M2e3J*)2^bS-!*#v&rZTd@?G$MRMT!I+8V
zt(eIKvAh*rvIoYBUf%d!Fb`ae>iW_xMhPwOAmt2;p~4Y37q#<cTCy-!^ocT7D29u^
z-X6@1j1|jShoF_8Fjn-lWWP{mcz+4^`LetQi7w(FMN1Fnt#}#j>x8#LLt8rGt@sM{
z?}WGFeK@@n-U`w}b;et<AAQsrZ-tvSo$yw?4{vnFTakfY>WsG{7k%FeZ^c~t@9?}8
zo7fA7=dC!B{yRKx#X_2N!dr1H+tdkf#pkSWC%hG#>A%H?=dFmNZ#v<vAX`r-ycI<>
zIXrI#pOJUMTLJ#R&Uh>MWr)srE1EgBI^nH2n>L;BR*-$UGv12(=;Ka!D>kz~BfJ$8
z=!Xbz#eTLY!dvk-)+)kV@hg@e;jQ4a#3*mYm6#=?ycO3mmk4h~Hy)#h=dD=5%)T{m
z#c3Qo-=4R^;Na<mx8e-8uoK>j->}`C@Kzj0zjeY}F`s>Uc-{&=Xzzr#q92dY2ycZ>
zhaaA|;z@S?;dv`=<%sBnw}PvJJLRn)v3aMw6&dW8C~t+212@WBQO3GNc`KY8<el+W
z^q||KycHq*`s|dq;(FF1%3IN&6KIsTVjOD`<*j&_1w?r(NEK@1tr*T09Fn&pfySNj
zR@}l)it<*FJhU_3ib5vogty{j*1I#_irYB8JL9c5jcx3Vx1xl_b;eu4kI{6>TX8Rs
z%P4QfOpbz1cq?w;tkDT?MIy89jJJXWmfsC;#q+FEXS@~Hv#&ejt$37!D9T&$BRaYh
z-injx=T3MlCUcl~##`Z`QD?jrn|L^N##`|kyV1s5!S565lMcgM5su}p;I*`VoW)zg
zD`{b>0B;4aqxC7VycIoYF|CWYqKmg;LIN2t`gieGXvKVpx)ysEZ$%}%a5{FOeqd0&
zK@3(1BH#9rC<f^_5=L15lc=>&UnEh)OR!56gI7otaceY+!D}UoxGNgP;EyGWxH}rf
zAb%Nj@m6&4Rt#NMdU|dBe7wScFq?-gSe{~XdmL)nfcnlm&YIsB-ijw<cq<Zww_;^G
z-ij>YugD^AMOu5phx{mS#k&#SiW^PditMTF=^d2y@uYt^BFbAa@*v&{WoGBCn5^h1
zo;jGeLRns?*dTsK-imBxIQt;p3S~Eu1s@GoiRyz`B~*Nbx1#<a-U<~zkLmj({g95+
z-=gaAYw}h!c5LxeW%2BPhPR^qYEE+rAZSb~ny`|pv>u!gk#(Y7)D&IR6rik7%nn1b
z)a>Yn+Qp4fl-8G59*rsQ%ux+Pmj#C|S+t_Ge(})Z!J#LO2o7CbQ#%xIHCB~34lS*&
zD#fbZB~WsidLvd_4#k3hVgq!1+c6?zy&e|Fu2AdR>nj?#hTFbaifdxcHMTUXti^{C
z?9plzqef~8_kV$!0!u8-rOI4?2$q%-vkCY#iM65?YirfIUbTj{gN3xE4e-md3bl3@
z%S*#krcDC<%OX%V#V!u!I$V3pzdgT1WcgW?6-O;P?V_D9Nn`BZ?xLMo$yLBzv=drM
z7wtqB?Zo2oB(nKtyhQ4{zl*V=<o_IFMF%UtF-ST%%bJ92|97b@+BpK$K{e$SCgV;Q
zp#`XZ6rn{IZ$%ex1@0v})fZI}kj<%aB}jC0s+Ame`8(sSP$#0p@m65=vR?z6ycPB-
zt&6upt(Scg-NSXWzY%;*@K1uD2yy`p?Yej?Oh0t-R+xTB#?xhvi!R;@(+~f@@>Yz*
z^LUPfBEeaLiv$}5*9&eD?BcC3{no`>Vfvwqx5D&87jFgpfY*?^cq>dl?Bn$p{L#f*
zVfq0t+9`khCwMD(yR5#VI&V=$+43bOE2M-=%gX92&a}spmeFQhif1cJDuf!tOn<PZ
znqSY59Pt!N%PYr68t^p-dq#`#$qpFdF=t+BBc4>1EpJ4&Uw`Z3t?1&d;ApuVJKnd{
z3bAwR;;q2?FZkj6&s#Bk%)iE4Q80R>O0Y0)&7^5z^Aka;%kfh_hd<{d+h~$y;?*;g
zqb5h|rKM?!cRpITHgwc9eQnXg^Xlel+a`?Pll9xRp;r-_v?mdvbbZ@|DSOt2<^l8f
z799WR!h+-1EqpK3W;jc=VB&*oLv64P?H!7kp@{jT#Qb@GFn83Rgx?nCj@z>~H)ZcY
z#1BOL0f~Qee`2n8ZwT5Dw0{-tOZ)X;;e;3V_l3SM^nVilQ~NWa$%N+jqIr0KZ)kc$
z^S)^A*`EeY8Z@7X=C=Jkpy>h4$D+Am|3hIqK^M<_TfU3m^u+mz8EP(F@m=)93&n@v
zyWo;a=lgL;5aGLc20xFSIT)Bxz6%2e?f5Q&Oc={|!8M8CyEubCue?Sp3hkKh;;;DK
z-Vxu$U6>qV_%51RlL+6%rHtkW&SUv5?t+o-JRjBRi0^`2g$MIp>_ZJKz6-J}{>yw9
zZf0QPyO;xaS$r2yFzz6}i?gUzd>3!SF&*+<T!w3`L-Jkl<9{~3i+QNEXZW|`yEp|o
zM))qKu<WnPcd-_2vGHA;fj+VEU2tW<q4_Rmu%JR;Ge)N)l;OVwjyp8p#b;QUW8=HH
znLe22^I?60GqhIsSD@4Fd>4PAd^o;~7f{nE--Ysbl<%UHHT$mkF7i?H2;aqH?C~hy
zMH8#}Z{oY)nj+74!*}s>cIz)QKSpOeLfQTR?yz{C>K5Q(9m?@P&c67Dd>2PCs~3_+
ztE>wBm(U-F<hwYI1-;@i2h21-m%iEfF36Q?<GYwg<3sXY@Pnh@jPD`=DG$SUK}Ord
z@m-LS6!Cp-RxM5l%;!+E@m=ss+jhQ-9jxdwhcr4raDc}_jicx1=n_Y0WMDeWv+-RV
z%U=H%_%70U0IzVQB;qvT2u%(=#r&EasY&prBQ!1Gq#JE~7Y|Zi?eJZ~UxJ}ofsg6+
z9S+aWRDEU#cwEKsU0lZk?0gp&QE`(aA%v99&}&BETsFzhcX0~y{2$`GAggVZ??TNb
zHol8>^q7tB;yt$i>+xND$<8m-lRr{}MGL&h&av@b`02T?$9J)rS=sn5b};EWN3z+E
zu0VUfi@ofF^BsW!YFuP1766Zp??UG|-ryK=k(#}W1MT@PYS>B}-^Hyg?=XB9{HFZj
z`7XFp^zeKaWS@@VySRo2SF@vMJqD{YbcY^r^XRbiU7W@wcD@TY$M3(1?_xN8c9kQI
zS1yiFlNNs)PG1z%=bAIMcrL2ofh2P81D<mn&bOgR=d2UqyWnSx56yRxfKqg~>n})_
zp~u6t$8m52XcfMK#_i&Po}u&L>%oZ>np}k4t^oeW&&B{d76DZO@KUtnyV#7Vj`%Ll
zLGAh+js9uJcX1o+*98B7Oxy8YOhG?%#&^MI7;E~DKnKP0UGTg2XZ1}%n>y#aD8{Jj
zl<$HcyLP)CMJ0Qs`p)yl-v>Ex6DsXnZ?RHnfmbM>Z?Rkm>%|3@><o;D*L@qjJ;}-B
z2)P33sJ(Baw+HDf$a+DZAm4>nehGn0+FxYJ{=nbRD&NK49!bhRQS-i!-tt}IHTXqn
z#eeZK0+H{N{}MvzVVo<#f58a(X7`r}s=n*18GoQj8nOld1@&S=`YmOG&x3RR2nqiM
z^<pyKGFhV;1vJ@<P5}P}^<uKfGWkj~X3?Y+C4m2edNJ9EpjlrXAF8L#9`qUbFBl;<
zoE0K%YNO3ZY}3&hj1ZeW5gU9c{pYlKA6*6h3r2_yx%$j}@Wu7FX=9+jz<<FAu}Q-q
zHErM=E(r|@{{<sp!|%i&g`jdyKr;r@q@MmeF^zgLSzwtA(~J{ovXV8Pkw(3koNJks
zXvP^d3DSS3q){&>yDXERYsMCuOrgo#H0s6V2?SMrK~ikoO`G{_(}FZch|M1@o3HSV
z_E%|>$$ltHV}#fwVx*bvHZ<ca+6eyzBgAH8#3o)dLJ&g2f58Z`nH{l#bB?3UHVjel
zUoZkTq>VWXLCb$jX|jqY^=Z_L$<>w#{C62mg#UtiF?rZBf&YF&6XCz0UQFJxOyIv4
zX(Id=)QgF?yUl-pqs=Ogzw^=<AvQxS8~QIDLTE8<E=Xg9*c3->;J;&OGXhQo{{<t&
zrZHjz|CQ55_%9eCHd`Y$@ZSd7+{XUgoW=-U4+;N;d8mf=a8$Ksm`7!3A8U2B9Dt$M
zS^l+htc9vE#KC`I9#x?`Fz<l>!aROLmoS$f%aIZ);Mlm`Iwm;b4F<WX>aP?uAK}o2
z%<SHD>QQZ)oM@S#zmB2FARc``OQ&8;&ah05)QnP^2>%83VzR|Dd0sQt(}eHn#66Kt
zy_npCpc<!lW4zx;n=B5VXVV!WHm_MWKZniJwD~P7{Ht_Ehz(x{Qu%l=UwlNH57_SC
zq%%TnvMrl8{F;#hA+(5odo7(2Vl&yY`FVHEIFdH=S?4#?86h@H5mf#|x6h-Aq96Gn
zoq933%rZf*pF@)|oKpUjPCa@(h4ueSy3JKTw-VIi-T@QvBOc(tpkDHP%QE>$Gk!&r
zdpIKgkxspsxItg5yzmA*^(pk3C$c1mp3WFC8XPflYDRAenfKAiqo*@QjEXHIe3ZjD
zmPRw!FW|pmjIL)|{1>KQGHX~D@L!nIYUUp~v4Q`>Hp^aX<@i-!&1hzh!|8qSUoZwa
zTKpHLsAiUz>}einnpas1@Lw<nY5Xh){1+lBVgT@8m?xyn*I5AgFU(U|<^wd&)#WhB
zwD>Q~V<__^_H&*t2TJCr^gsA7Z0DOr7{2D5daP#5gpj#~M&Q3-3~E!#P97O)HRr}F
z5u?V+S2+BcB$r9Rf58a&nl|@aHfwMXi8kHYNbp}ULTvUSXqJsmd!9zGaD0RRf-z!b
zq*_Mk{!eIR@n0}Tj0Q!FFv5F5$Xrb~f&YRrVsui(2;F}SjlSZfGEq-sj2JaWjNp%Q
z8eK~x@Lw<n{;1<r2mTAQchtG|M#NbDxROaM{tHGRU!ISjwrt>!`)OnGUob*!4j>ru
z#~U=don=qg(-<R0J@A1C(+K`>K>z_ZjArO*j1i-;5hM5`mqr%<1!KghBw_@AoJgYw
z+1KE|V2l{8j~Kxp4K%uyBM$r*jDbI%qNBloVH@FhBS!fHNp574(HtM(zhH#q`>M_6
zY1;6EDCECj1Z;RIOR{d&RNVPBKB7?yjlh4w7|E!=-6$18<}WzXz<<FQ7;!XCwHuA0
z(dX<&@Lw=S*R%C8NTe4<`7a9PhQ9tH4EoOmH%1milToW6_5r-A*25P61+S^~;}qkC
z#eXq5mjB|P@S1*nd;SYvplf=P-rt`R@ARkpPj)BiGxS8*I<mF+_+y~N@4cRy(?2%;
zsQ5AQQ!xHr5(B>*12k&f-C@gsCk2*d2l7f1!%X4}=<)Gp4&+{l>lTw?ysl44p+2D>
zvg1{Hx0D!re7h!EfzfbhcNPd9_Y~dfw`ZILL$6g+8YU|XBU*Gy7yre7g8zb}*P)$_
zA@Z+pg-D`n#e@miO>PQ?=3++#f!7aa1VgLL2*T<}1Vfw52*Tz_1VdZQ2m<dEm{~D&
zlNmv{ITFFpeP#sVfk*^H&zKQ}=OPgd@l6+0m#`1JSq4J~up@#{2tSz-5Wc~N0~J}#
zBotyN83d8u65<KVag3S^_55fQgY+4rh^wPf4AN_ivb-l5TJB?%<v)qC9LOlkgA!%A
zkWrQoCF%i`L+>%l@}fjpZe*0@M~T{p6!ajYEKf=lv}$u$0r5@#jzVbY5O|+J?>n^o
z9SEu|1OLrLIPJ+s8~bLLvtj1c!bsxKzr-YkXR@@$u6ME=ODi8czplP^30?vT@=MPR
z!JMYiqjKjjsaYOuRG<39Qk`IheCBih=-}}Dg3&|I7<o9RhxyA&%PaZj$-g7-hLu<Z
z{H^L-T~#)JNqKoYmWt7N!}AI(29Ix90$lbD`7iLj+Prf1+xLb4;)xjk3%~GRtZ2u7
z5fc835cw~99n61`>IN-@`)KlDl<S7m?fg^=8oE2ha5}e{JQ#UX51Z-%MGEm4QaPQ+
zEB=aywSy=zh8ebUZdEB>R4MK^%lPfV+!!%Qwx}e3M3RL5s*F<);>d`xzeCwSLoSO&
z9k5~8Dl>(w7)Qdc`tWwA&~6ayMjgbB5mWMZRq{I>vuMOv?oyVoflUK%X6Wr!&vRjW
zM=SBLsJ;WW`U1FosJp4Q4&T|fzL>0*@^_G;i%nz32_+|tpEbE;=E)N$PMSGWzPgN0
zZC8Y=yVx|k*feHNnLDZEgefyING49^N9>y#7h8wbbdY3_-{OCnO@p6BZ>WeRFBt(M
z34BrAzKBkJN?y$(7C{I;c|W>f%y7FeVrDCIk=;Rg@bmT+%PQ)ZRMeEOj46Vt?b9C$
zPz6TleP&IXIjbZ*e#*3yXH1F|3oCX3=C&F5gnOMTm5baJJqyTN%)m;;(^6Ffv8rZK
z`(o7^UwcivXfwWFv>BaTA`e6Fw_CgoZYc9g4cs(~suoq%RK*T))x#L$?FO70(IDkP
z0<C08>9S>|WDlu9NQ)BT;BeO#FK(QM^Q(Q(MAn&hQElY^SEx2R90DC(CzUL&YN}Xd
z&Ms=6SXLX`mEcA?19OP#@<p}F%c?6n=xL0el4&PRJicU>wmfnMSW#cqSfPPLN=-y2
z15_!#i;3Y^Ur|~;v9`kG;5c~13f%xkt@i&P%SLTYMcGO@rb^1sY^=tyRkEzKiG))B
zdyE?;<<+$f725I|&K(ttg5{N^_4X51%y}}(V)cKWU!y&hAKg&W#jNpvidiE8H?_XP
zrfZJXe!M@0he45z_ru2fz3Uy9>Du_gP?uJKq)*fPA!v-6`Mu)R_#{&6=>0vaoEmSS
zMmMKgL1LHjaK^Sd)fZ-?3MXIqw{1@Kh1aO!+wf}8zsa~qd{i_$_5Ipu?PQ)3J3Lq7
z#@1nYHF#!ff4vhuy9%cU{pP^)nZFa!`7YFnm>`%cm?4-gI7D!yAiqh>bo90ZF6Fr5
z8go2TSBNKU3VRU|*`Em44iSBUAeXnOwdsO01Wy&L5IkM5NpOwe1%j6fwh8VOyjAcX
z!6yZ~I5kYaf6hDJ=(pZ@>5`Zuc%)!hu!~c}^iLP3hUtgj;dvm(%m1&O8e{Ryn(dz|
zI9Kp=!Bv7>Uq!oCK`zmue81r9f;#3%>azup6Fgn;GQrygUlRO6un*=|rXMf3NN|JT
z&4SMfek|A%X_#)T-~z#O1$PPlQt<bJe!QN?bi)Nt5nLsBwcxFS_X$2B_>$l|f*%X=
zgvfmTf(3%J1Xl>Q3jR#+EkQR<KukYK@I=8g1h)uYEBLtJ`+^C{X8HobQv@pn8wJ-1
z-XwUp;A?_^5d1>WhjT9Ll_oe)aFpOA!P5m-3SK4nu;6=w@i_M~zkI=y1y>1PDEK46
zy@G!gOveeD=?eub1TPZYCitM>n}Tk<xWaUU1&ak23RV;GicXziBQZ|XHV9rUxQU2-
zt`@vi@NS8}U+^K(KP~d}f;f$<a(MN}@^Ba^#4u1eS#X-*OhI*B0sB&s)%6ABYLV*%
z)x&h?&k^~2!3zaj1g{jlTJT!ITLpIu-Ys~);NybodIaU{5&1<yJ|btk-V*#k@I%4B
z34STa&pOlIEtn{%uIHdn7rC!suHaBXbzKL$(IPhrHVLi~Tqk(3;N^m?f>#UPAb7Lj
zor3oYJ}mgS;2yyj1z!`~C)mZUVfL>z-v0yK8vH$BqsyqOSzK!|VRUh8;Ide4BLywM
za8+AA{xfX-8l@e7|5=;$t91wzKJ0}OQ8!%EiV?;%hhK{3j!P|#^Or5T#^du<8p&qG
zodnsQ-$Tf+2^r9obzz>&uLQf520`tlG)<d`-vZWV#hn3#6=vM#-kSD{4(yg8&R*_l
z{K(x0JC;kmRqk4Z?fK2dE2lx|tj&t!TTAx*(vHD9g3vKPTrx%S<2-DoK~QT#ezdbT
zEADbA?D^%`^24Q2B){tsw$d<<jmR&@>MUE_H3-}D8;$(vSJn@gGLig#f-v*rc;L3X
zAFdg3-m^Bwap#*;cDpZzY1)~Vk;F0nNeNp~b;vl!5`b1!A4k|;zd~DkQ^bz-eF;0p
zaveZzTah2fq_we3ZbVzRYmdRM7|H<jxWrNACIVTeb!;H0rDFWeV?Z`5KU{9b*cGFG
z?^#Ab%Wl{aM;sZnZ3Rb+!b8U~!^c3Iuk_~sg8ckZqecaT!-tO?X=*y>)(G;T!mTay
z7|y}l&l%c*J6{i<8a^>RDZKB_=H32H?&j{ByS2EQ_1qP|b+vZeHq#r|@~Rf!qJ^H+
z5}Lbj`<3Qv_HQ#bdz(EizBcdn-j(wzcZHoT@ok=~Gd0KNilR_uYj|*Faky7TTllNL
z{qw8xN`2GT@Y2dcXtpWMoUkXOScRs9g9{5)NN-!XkSQE(X&J3b<7^v~u{NA0Y4i-!
zZcIkbLNhIMnQW%b7@fhATy2#Lw}*|k#YNl0?zTlm6-7UtaQDjz+kCB;gv*M2o4u``
zHt%rn=D1dUgr}u-!qt1bwYfIW)7ozD)}jyEus3P<xCb_cw}r0_-x5CX;6ve9-*jv7
zZ!+MWc+HWky?pP!-kPgrUc@`y;2G0H?#=X&r^Va+{q&Dp`N#O0{xQAd7^MF;MLU1L
zt8Kei8{og{9j*6{A-x8pr$gxJws3jn9QbW%<yO@nV^nX<30pm7%Hz@3W`CLTlyIf=
zy(!0G1Z)q-OYJI(7NPf^eL1#IwA{b$d0Lz1jcbl?xo`i0J5LOA^m6PvH@58dv`nn@
zHOIBAyU?vUTGln`gSEZq?(?+igByR_M@!n|Xl?NRO6!jPcVbL8hy57UZQ<j?zSf_F
zH-|sg7N8}Go9BhoD`$n#x8Zq}yTe9{zs-Hc%%V&!R5_?JEh8x-VRL*7N86Ihno94c
z0*t+GS5Qva=FW)U%22m$!G-3C^ln?Y(4}+*8J-M7g>)IM1sKU@oEIsrxP0Zi#8!9P
zmawPw_@c^%?iP;ZmI*(5p?h06yglp<y^ZnhY|}@*1rOc0w~yv%V=p;c^t?;=CSCm(
zv^!}}O3YXuQH8m$C9c)c=Gn#?(&odxKdt=u!h(%HRjc>FIg`NOgldX#={+zZC0q~b
zUZsfr=Ww~YA<Ch<8*q+wmf<=YbTJcQ<j}qRO0&aZe1MtRxtdmEdY#4?hvxzqJ6r}=
zjyMg5PwKUTF)k0k8w-k<r!bR(BIbCca=8pX)<#?vOq{KV0Y%J_4Bx@@*{RbJHg2F|
zKkDktPhE<z!|U3~=v(m*v@o3Q-LBX0-}63-(4DuTSkS^OVzSTh&!|^n?_-E1Eeubu
zK9_NWlfM_@E<>rHh4})?xL&XTEe!QqJexX(9-=*Np?i(%e5H{62C8mc@3{nOM@aK?
zZ7FDBJcz<_V9i;KYJnDpNuB32?zZ%&VA|c~cAZNb-8+j~hMoUJ2(&QtP+~VI(mcbw
zc#NU>lNnKv!Z6B6!Z&g}!=*%*|9n&vv@m7`y#8)VOf|&>{|Z#kGd$fC6O&4sG|z~5
z*4YtCg`>71%lJ$2uLo4BZ76#uvLG$Y&CvNjWd>t>R{Jt3jup}6KY*m3qeS%j=dhyV
zL`?8siN=E#Mhf?jVAYNhG1dQTrae}~H2*)DbD@YC{?$x7Uc{i5%u5ch?wRWSjI~;d
zUIi@-!}R)V%z2uRqN0V_#^@8{*f7Wr|L-YJ7kRxyi(iQtFDk2=+*eC}45cYr81{zg
z?*+*WGxu(6Rf*edhRe@0x2M!MSH*gHn@IDN^`Wzzp^ZA6%8cVr$3N~;g4<OGAw^Fl
zRWWH{u7>D;1OGq^!!QfFmepKg6@;87awyay=St6=-T)ezR8psT?n;&fNhS4~=Wc5x
zB$cetJokv?_4E0G=U(4bfFqRP=UQ6O!kD5zsibVN=D9zqUX`5a=Y^Q(0ZE(YH`v5S
z<LD()^jy!_$20Fj^&Fv~|3PN;%gi^GnC<stIS*)I+yK(TT+22+?dzw+AxS06%QVk(
zQcylbG~jt@z-WkQ!5%4hoPRj8dLe0`N?Yh>fuMysQi&6jN~)37ZzQWC|CQ|YS0wE;
z|5b1kXkp$`?Jf3`C;+rDqX6J5@n28zt%PN&MYH|e*`jy+Jc1pe`Tn<9(7Q6&7HO$E
z`<h96sDJcBkF)rXdi2Y9L>Y|gxdtgsS{PO~Z~^lzb4aDMz#VkP5=Z<t)dW}I0OOZ9
zQcc+#pqEGsW6B8u4jt0M$RQK>0)>(m=2y7t#1R{Kk`)Clj2WLFD5nfs7_tVC7UqXc
z4_X*Aeso|Iy9%^0U#R$Tfj5}na)(SMg@N&O+L@MpQJ{e7K?`F}HIoDHQU)!Ih8tX@
zg*lsU1TBo2e{tX=%Akdzb4UwQO&PQ>KT_q*4)C}lEesDOXXpt>Kru^z7KROVhMsW*
z%2@(vVUkgTqJ=4BlRyhI3$Afu1$4m6JV6W7M_K&Qfd6?Yn4R=0tZkj7L{<()I2Q4r
zOFmQeKT(4WZKhON{kdNmF&#T3YJ~I&P^j6Tqfi~pm_8=L@;FPz@w|a<?5p?Qg~p`i
zA~Qt`(*lctn!7;@LjlKl;6b(qv@oUzU4boZKWJfOM4&`A-0foaX=9MD-*c?)eVtj6
zhl#W>6qwaVObS{UQ+5Y384p?*b@B}*Xz>jE3C2?GUVA)i9iHLnngG2*S{R<qnAK#;
z>m12uKe_^CY|wf~B8^F7aXf1cS{R-tKm`@JpGAWf#%#spz-LSkTA1@ye#HSk^z>|W
z^xmPWIy-P2?LiA;9&nX`lW7lH7*nnb;5Vq|x!97M0++J9OB{(4P(Ek$KoJctbtG~P
zGN;)9m;I3zhBa`8cIts!XmPojg)_8E4=iJun=HkxdLWGo(891#MGKS4(Fs}@Q}KWv
z7)1-v!kCK3^uT4b04<DJ$}_qae=ZWUR?4TnOqrEZvd5ImEIFX{I^fyn@Q}DJFq}T!
z?ntLVpXb6iq=mUk$)JVdtWH5?1zH$(4i6-eO<I^=L6Oc`hqN&4-1NEh)zyx8mTH#&
zmX#<?^EhDwS{SM_bWQ_mbYp=131N`Kpg9>j4?gQyAa#h_<;MSbj=?+xR0Ti_LsB45
zo-@Fi4~toYEO?kRbDR=!A$Ak0)n^#~89IJEYu@u5?lnl>_h=Zb3A*7+Er?yygO_m}
zX_<vkkq>4jtaRO*0<CYGo|Fq4<1*;nF7tnz3f~U3N!4;RZjc0ChPz1Bas$-#=cklG
z)zYeDN8nPR4^%Ct><o}>j8rW*ATv_6<f3p=wcM&?Z{TUvl2k2behGn8+Jmaal>LD-
z7!RrzR>=_pRm(HX08}lvLt(H={q%WI>AiH`qt>*Y>OT}&xc`#%1*3ZFJ$AyHhsPM~
zS!{!zt|#9Op%!};l^?+kdWPPE72OF18<54?>6v;mYqJOYQ`keSlHNy8QB`WzviT~D
znHkUEymOv?I#oTGKW}DC#-6>Dsx+#ugm@uU)l{WZ^)W<V)n(TdpyFm`NvKdf_UxMB
z)b*s@bjZh2S5-<~Z|Z&t`Elx+8Z|v+R_krZuTr;C=>n`O53@Y%{r^Irg!FVOd1h#$
za)YT1QMnU}?bx$%7YOT)RYRYK{J7GghS@kqVb>RF0@$;0cM&?3;rWoyR=N??^`#wu
zqr6RBDe~)Y=65Wdcm($BQsmd)%<o3XWRcPa=*9T2pW)W^bllV$sCuzpb>cwPc@3)X
z2C6=5R9!Yub=7j!Q#t67CS{R>j%ZT-kOTiWDfj2V?M=$-IrR2Q(~wSHseGJ6->y`y
z&7n(IsrKj4ldDv-bCm;EspjS?zpYYk%b~l@GOg>7^I6I|ht4@m8Ryi&Cub>_<j@tX
zO<Q_kwX)R)>FhOqqB)dL#E5to{?K2*<?diC@Gcs_&>%Msc<e)zTPCG&Y_Ee%s>`7q
z^#kZU{_BYh^y!{vB+5G(5kH5;{n+!SKzIj%eH4y{;KN}@7N5KV2;&goaXV~)<dI(r
z?ILJMij%(-!VL&)r?4Et0R-Nsum(ategfxV&%Y2tF#^*lkap)x1ZpUdX74TpNS~6=
zC&<qrz(xA`cS3j<fj22U1R);tr4xJpGZ3aAFp<K`5LO_toWk1>+7P&s!k-}QMc`Qq
zpF>a-s&G&~enMy@-|A1HJB0ZN%*C#01!Li-lQ5M$1V;_mi(SoktZ@(5r@NYOCC+d)
z-$R^fG;dwA#i5OuMz`Weyk*KMlMn1i()rwa!=MRS>$FlXy%W+;uq$W3jKGT&*bRS2
z;4=#Bpnk|D9lLTk`Lw1{pu?LGsG~rK-;2OcDA3`bAn-8-I=p)Vmd0aO4$nh?5B`<I
z8xg3dK!;z10QonR!>>bt40X!kk0bCf1v>l#1m2}UhbLmk3RctMBN^aMho6ppF$FsO
zYV6x7(BY3D@G}Z@_yGiHt{tJ{mJvoYc6|ue#CDMj;82aw5P%SYOa}pBG*J8qqcK3z
zlm$5w#G;o_Ac)vo7!*WIx2MPDMh|^p0`turX)-0Ke2+~a6+<5vND_{TCqY9r_r5u>
z%RqMpRR9C5U!Hz!f?`=f+JOm4da_>VzQW`R$TDoXI^1_pz{C=Y(V+#|D4N_0s%SCl
zZ?BH%21E)1pTxj~pz_B+$xSFGawIPib0r%Q2gT+PQ`N!9D8c|CB@VG?F1n$adO^wz
z{hkT&Og=k)PW-8=B6)^ZkRmq2;xTxWakS@;j4BH*JP!vx64TwoFFFtJ#KtvGK>J5n
z5tu6S5Fb;mBl0x%#)d+_MPz})gBwl=*w0po&SE%~h$D*OY$7juoZ8v%BiMfH0|ged
z6E?%jp*0s1nF8we)))-Re!6Av)G!G~6Yy?eyUk26!%BbxW<~91#2BMYv)&*iV6_vm
z!+u&2$a59L2&xU&8anNr+ARD(MTIagGoVgu+9`yfN|nEZxE{N%onjSkU$##lVpAu@
zLIfB`{3mv_@QyVM@SRmujKHjw9%{AWd}MB_P7IpOR(=XXL_$Iqb|k!MO&oGa#*QWx
z63sf#Ah4cPTNTx{h*uq|p|2nl4<6Gs7rL`{AgneW?$EU$!jUqpeC?U3{xVZA6WfMi
zXu6@3n)9TegB>j*9HJ3sdsI)e9cY8q91ll~yP&_V=FGAXyS+=8hTCH7r(;LOx33ul
z9bXCdYM*MkpE`3hc2GJpqKSuw5?u(JxZF>vVK&x=2*pxy4iMv;@Q4bY%2!b&Cui=b
zzSx|+rUsVQrdz{K*JfCQ4t3nQCSrgBEE~7h{J<J_$YnF!6)|+^^gEwC(`kO@@mE(a
zT8saEc39O)P)&}{&HB^>t<^|qRU=KURWyzb^<<QJvW4+l^DgEFr}f!kH94YWezsD4
zbnHQ;K<gE)RSK@y(JN7RB12X4_NAE0cBP>E&@~;l#nf7*7&@=`ZQfBW>A*W?r?t<~
z>^P;ha*Sdbf)&`!;iTtg?Vz;9)R=zV(SFEf9W>;!BE4Y^Ir~wG%v9}nnYpU^WJUaq
z6sEuJd6>SA8MYiD9ZmA)40(1okv|78$sa(l<1HU*jCle_8m5I=M7GdmkYOkfJB$d0
zDtHQkc^{f(#>{v+fmz@%xI-PPqf`dd31;P>x2gu6`XRzZU|>nGYK6pG4`t+{5tj(S
z=$;OZe0Zf`izDu<uX^vWY~wiJh_0i;F*RAHs^XRnUCxaYPz`pRItV<6!tSOu41BEg
zGYRyh(j%-kD?NTMLFSRq>5XX14Y}fPHo>ccrx47%n)JvJu=3(W$;!5CCeNa%9wAZX
zGKU~F+8%L~LzT>W!zbI<xY3B16Ns6&Ei>kzYjco5ZJpGD%|tB-$Ee^;!a=prWBdUN
z**Gt)#||g%j#Qa(o3Znl#Hb`Zqk{Bf%(ej1LhLv#5z4STv<8Lrw?jKiwO*<dou(0o
zjh$SH9jOVD!bOx6w)tAsi0a5(z1y6tVXZdKidL;7(=6v+tNszC8%jx}W^7xk=v-<`
zWh(8d40~<Nxv^bsn14O?v$12o!93}}Oh<`r=*CkM&o_nmXP>xOmEG9mG|ZmOMKQ5Z
z!=u~}f8EI+x*cA3W*{;8lRz6xMa2llY^KR{%jBS8L1WWqhGoMUEhY~o`0*e8O6Z9l
zM$?!e!7SH)L8-2HXCMxR-LZxN8evQ$q&Dja$c8iyJCA7M7uZ!A29SW|5tv-*spjT2
zLH%bXF!>Pp8ZGQ@TEnAXDpp7|9f$}kokL@_Uc%nN6<|zOR*IO5Jn@(+l#Nh@GQgPy
zl_ngvd|k7*9oDk(c;i8Y45Jec<G6Ba6?XJC;b$s%D*i_{_B<Pf3n|Ox$R&D&!VQs*
zu`Z-+hV}!Kg|YgP15+-dpjI0XOshhXV~_`?Rketcmn)J;9hkOM(F4<#DteJ)r7~1W
zQk$5I7R!RjX{!`_^b&;9CQ~DqAQ051s~mSC3~RZNFk@tan-W}>N(~+gJLy4eJO|r1
z4lZsT#c#t%b!vk!;Jb*)YO5Q9SQ~k0GPUn1F`3D9flmI<aFXExlg5`=FmOKAbi<dL
zg3WL_f3N91z!~PebdBB!@h{p`!{a_C#fSs9n8$s554RpPd_e?v7;&jal3PF8NI20*
z%7sC{6vX1~Bi-H4=tfNCzZ9dV(&<JvG0#XO^fRTQrXdn2Ey_>{-T9G3O5ev6vy2?3
z4VuP5Q<4mWj2X;-AuCS`W)&DpiTq2I!ko)hZB@$QMlZ$>w9;B8SlR&fF$P}Kbm;>m
zHY+wZk8$JpZy5g#<-dML7NNwnbgmi~n}gL}C*F&I+0p#h*Oso>=uSz>?Gq_iX-y}O
z!_9D*^mETK;@yi4&(TJFU&F&1INZaGG=<FE!S*?VhKt~wJ<iabL-QOS+<=IVfU6z0
z5%8XjfM$#UBy)bGjpG=|;uv7Z4~ve0A9alZr#V8te`6p&W(-L8pE}O%95OWpy{H>5
zcL9cklgG8fx%_V)8&u*INtZKE4KioYl+gRivR|wv$DuP*jdW*7je8_8Ejb*WJO-US
z{A~YH&5YgVG3Xr0*dq;P<czaY_lq@}K%>!O#5stvJ1f>`ylE6595SczW_z3s;|$X<
zMOx@w#-qhKPPq%M(4A?s;V9>#M$T>Rj+)0YZ@N-3Sted>c;>pDzNv=W8Kh(Jnj~k-
zxz-^w$2?^6&g0=D$IP(4oH99sf(S9&NXnoHJ0l^8(9uS>RLq<Zvq1vM`4Pcx?n<S~
z!3@|Z>tsxH?tYxN(P?yK5R(`tFlCHkiOB;K7W{+ACjIEXn3AR&iE1jMo>^l0QF=@_
z(~P)bM)$r(CMFxC>CS4!4I2kD%=(yG;O>5?RT`?{a?YNLarDP?*hb7E6AX{DuF;+6
zp30`j<x%TC7JjM1m9nmvl*F(ZmekgikV>bdw0;SAVOEqk)-EdpTN4O&6sJL1RU<yh
z3+}$sYO+6RCG{gmYl^@Lin8U4l~H}^qN=9h5E~mS>K9k9RF)B{7QO_FH{BLDRIRGe
zN*03x5Cv7#*VokkCzt`rJXO0KHCS9%+fYKRLGk6awM(l|n+a7*SiR#;JUKYA;K-oj
zLse|A1;YzQ1at72;)>FSirnBlaHkF(J+us88!oR5!Xs4;Rkbz2;iHbsKXT-0p!6%R
zTYhwTZ9Qm-hAzv8+*rAMS=oP)>W}nE;G9EyOB$DzRMz6PL>ot32^_E-?Ot46TPpvf
z#>+_5Rkf^cd3{Am9loC|1broF`yzIJeMQ6a>PEb?8>R1x?d#Hp^2VxV6>4~ZD=a)^
z+9ZrD(hikGS)EEuwKW>iIaN)X#hmxAl9QQNYwbBWI9}^W4|RCvI@LZ<Bb7DOH`cBw
zZ;;VnQgUW#^>U1nx+Bzq!C2T>vCF_<RU?8TBQja96e%7!ib@tQCo|r%GL@&5$fT{x
z=TT5wzEt(jit<W$ySA)BF<y<P&ZIiBv8*Ba*JV%pMnq{i>{a8eYLXLKt24QUOcD|d
z7#s;Tc-K|tj}p!aI0Tg6I9s6N^#4IqK~)VcE6mA*W3j4XQ9~o?yiO^t)=Da6CWvr`
z*$Ki9#RXPk`cV~F4vH(Q)T){e8NWbC$Fk~X)|Z=OR?SEy4Hy?>lfor_X=5oGhOQ_B
zMO}4m8Rj<o0l;dntN`IuWb&-4sKCfjL`%`3zPx66L&YK(ag?i`tf^R`eLWtolCtWh
z<^+ktRL*jI#U5HUYNV_{{_r=MV>rA|s9jXGxT*rxThvfnQi;P9-B-feEyZ9uvyszu
zBpVs4(fMIXMI+i@!G6$6N*A&I4NL(?aP(UTXr#YO8q5fMTD`G$X-Rb{dK2TEhmJLV
zz6JqRCFaUtq*AIw7S}YctixB>(J44l2uB=e1RfJLs!FDZ)l8(7Aax!1DbeypLV0C=
zOx`@j498K`P*UE6j%}!5uW<U3L)|h*zKB~Yr=f5uPJZwK4mRbBnq{TcXbB2p*>$tv
zZ8}yvZsNqT!5p44W+|@l#kKXp@%V{5N%+Ep#r3u26%7rw^$o$%Lu07JbHC{shQACG
zu-kc{a;TJzw<E^;Q`Z~kyDo5U02|aKfA&Va`*)G&V)uA|Wz2d*-m>_*w!H0eDBB7C
zy6+X|RKRkE!sx9WisYDzjd#ablXEII-hQ`{>G6(%ZF8#Lh$_B42NlQ~Y@4%PZJg@%
zYt+DruZs7Mit1_qz;^P;cJg@0=uUNOi=0+-Mdo-&hJVfynSGuNe_RgP+7cP);QVUR
zTa}b3+Od+w4Okly5zM(nVwNqh?)dz`lXRyijt)vziP~SCs#}6_aAh5;OXOX~INZ5j
zFL(tJ9lcBNR?*)j@<W185Rsm@W{Hi0e9*%DHVU>9k>5>%yNR&BPvpl0pCKY0pA{3w
z5|OTm2>Yob&yx7LA}^Bo(?wS8f&E2N4j*qYzpDkUdfZMK`Kx*$-m1rQqJN2qd`2-}
z5PtDB+PHMQYzMsq6AkAY2VStlpF)@_gsJAhn|%F=7!*T9KSFS{U|8@3LEdv_ehUSc
z2v!TSU5r0hkp887g<zZDje_?G{zC9+!QTnKE%=cj-yBx$K|6_=f)fR22$l)f2=ZkJ
z+FvHvDtM#dV}dUTz9ra`H-C{XB*<6gDRX%Wu~@J~utxA~!Ak_&1aA?%SMUkJmj&M!
z^x-Z&^A89P5IjP#NU%Y0t>EQ?*9*QT_y<9s%gi@TaG)TU<FLF*g0loS3GNW&3M<<2
z4RhkFg1;C1T#!p+7(YR9x?rgw-w$W}xq{7t*9iVZ@L|Edf^Q1`Sy0D7XFf@S{R9gH
z#|usuEETL5Tqnpc^)jF91t;T)5#^Hw%LN+**9q<v{ITHA1fLW9T+rt=^Xny;D>z1w
z-=Af9a|F3amhwu$3kA0c-Yj^(Am0wAz2XJ~DsC{~SE5hEyS|L?C%8=TY{7d39~XRE
za2QUPOm~dnNrJNkmk2HsY!F;2xK{9TL4KNy`8_N6JHZbH{~_27?^4n(Q*fx@F@n<t
z755i>ynr&WjEEO9t0kVV1XEruc&_L#6}egP3ejIH@(qHwi2iPo6?Yi&dr0)Jh+c7t
zLI0u1e-`8f%<^4={JJ9LfZ#yE!GcE#9xHf~;7q}C!6kzHj4ks!OK>d_e!E2EO@coV
z{WT(AFL<Zmy@F2)J}dY;!8Zl}EcmG)ZlSC4eS*CNGX=AWsLyc0V+5xPo+9|L;Io4K
z8Zp!LCt@t-3JxX0rckg*a0(Ijvqa`6U};xMMEb>orwgu<_;Um|2wp6>MR2R&HG<a*
z-b_TkKNh@O^!E!sCisNlUcp}rzApHd;2#7(68uc??}B)6VftB+tB%>eo`QV^LxTKV
zEaUS9#|R!R7#5r=I8*Rc!G(g01eXb(A*i_KkpDR%^YgJR?_$BtMEK`n!PkkHv)>YY
zj|lru1V0nhaV<hUZhI?KTy&6=MdmkQ8Q)hhM{tPX5rSg`CkTcGPZFFdIA3s~V3pu9
z!7~L{39b{|Ah=18pN(a`t`fXP@Mggu3*Iewzu;qnPYCW6{I%fgf^P}_L6D!3WqF?o
z{$0?8V}QqjR}hy=YF@-?Ss@Nvg)mo`CaB(;!2Fpla*p7!f)fR&3Z5u<ir`$qTEPZE
zbv=lDdA-f~d4u4^f;$Cw3Em=jo8aAo_Y3Y3d{OXK!8Zi=3;scntIb%hPf)$73z={I
zP_M2Zf&D}#rvmju1$muMS#h%gxm1lZukVTT1s4id399AXh;I~Gak)XhQsg$lYXxr*
z{E^^K1n(34ncy!3pAy_FNXi1%=XZi{3Vtm3S3xeAqn%nV3+y9umY{ms0s1_VxtNaj
zCkxIOTqw9iaH(LUV3Xh)!F7Tc3tldGg<z}THG<a*-YU3TkPG=(pQi=i7Thm*K=2bm
z2d{f!?-ooIOcUgSKgN$094|OYaGGGT-~z!iL9PvCdUgE`+#vGBf;$Dd{+f2X1-bm5
zGM5Yz`CV7y+k*QAKNtLmAeR%;j-(01k%FTIrwE=PSRz<1c)s9;f~|sA3*IL9Q^Cgt
zpA`H+@IyhJ*Wsv#A;|Ubl+y*dgpu+@!Rdl03ziEm5nL{~QgDOd#e!V^$oy^*yjPHm
z*Qw_UN8<B>TpGyp&<BF*cLQX8LYex12&&%^kbS)V2X+(WIzq~Mf=39B5mdh~5I;%e
zlLYxKNv4}CxInN%uu4$<{(#*EkuMY6EZ8QvL+}Q{n+3UAk>xxp__W~jf?UAJ`1b`5
z2!0~SHI0n#CYT`@6y!2T#uo~5;Wg#s1-amna;0Fcp!%Hz{c4fd3T_a*SdeQZnf_+M
z+Xe3ud{FRV!6yWt5qv@LH-cPd$^1SMbn^EPWRIX<Fj=sdV5T5fX3~D7AQxv+o+UU>
zutbpSH5tE3Q2kDWe5uG=1h)$A5WG&1OFWtWK0)<64)Pw6xzLmG9|#^0{6vszKN-)@
zaua(B_7=<%93Yq{sOS?A=5kS{J3(-k;B3K#f{O&XqLlV$335>><sE{%1@92#I#b5~
zTJSx=-wWa`0~PNR<myw}4;4I0@K`}ENM-y&L9QU>b>(Wo^@1A(HwkVL+%C9NkZVqv
z{$9a{1RoRRGE~ODCiu4Ce!;&BVtI+O^9b_0%1p<_s>J?+Lj>~$M+=S<<a$=x&k{UM
zuvAd}o<+R+Jquhf`i+9>_bl{35P7@cPC>4UW&RHeJ|_5t;9kLB3;s^<O+hZCW%|zq
zxt5l)`dtg;a$3s61;+>;Ef^M@DmY#6WWmz}O9i<im-#gba#1d2#mNoix?IXP3jSD7
zadkt_rMiq)ziWYeM1E0_t9Kdyq2T9&{}AMYUdE>ia!oJg(Slr^O!)*sF7u^aBgn<a
zl-CJz<uB!H1s@Uoh2V>VTue+mt_LQ5B8X{QbHMlN`W<@f`aMWJjtg$I$LU!irU`XE
zL~|6Xbg)aM3?z>W?T?c4`57{As`zBdAMu5>hg>B2REu0kWVv|_E0;BvmI3iNQDLPO
z!n+iWV6Ww~*}Srb29wy9%DfJr7w|!X;=Vn!iTzo0tf~DeawMZg6=lnpn9mgR%<%sV
ziEcVvi%WNPKOdlt<UiYn?o(So{HGl*6V=w<j&a-uV&|CX%q|}`?aSq&BWvUM;x+_3
zyT1@Sx5BaJd+NOrrVV$NHxs)(KmLx|*+G6M!OouFCgisXI_Af*Z{^3|llJ_0-OoI&
z&8pujDD3$KkHWbFI_AfES@~^8*p^%?L_{KfLtC2_w-pL|eru7R7v})x2Z-c%6T(&+
z1hry3cuBXMZi~Cm7N*@&9MEyN=VNVF9(O@uFL&c4%w?DdST3f9NV!iUY^6a^TRy;C
z(8Mq|EADZG?fK1~u4zH&m>+J%MDlwLVJi)S+V#jU$bf8C+{=*d`86Rwjv?kpH(GxF
z6T(&+1hvPJ-&O1g*{rzVL$>F46Y}F+$NaEjJd)oR2r~`K;#M{c&t@=(SsUZH^FDyx
z?z&MObNurD0PU<T<4AMel_gu_$`2!Z{T{Nl7mw>A_3H~ebbFnZemC;tF=K63Sw!nt
zX54GAdk9J%|9oc0aucz$OxrNhwu7waI_Rv;%8x#`+Z{mthFOt_vw~^{=9@S8sA*p9
zuwZ8#zXeB*896%0t#gjwE#p<K40A5BIDStBPpZlBd(G}aS9!FX!`}XVH+gl}=v%|*
z6^+&w7Oe{p-a2UeL)!XqdC_y4-g0~&@5nw^WNzw_22M=ys6M!FgmzEZd(_sViQ%;a
z_JpqqYXe)uqukmL=7oDzYFnQUI9i;QMU}4voSWx{XH@oT*%NSW@&?z3i^GMLJ+wyx
z?#+6uu_>`Kt@)9FXH#+5yV+6scF~@IZ*$L0y)iF1+Z>9UR12-`wQ~F*E#n982I5-c
zn_X=|EmtFJX<Tc3TXOG<$7}sI_d08QLbK7@ttF_r+sxR6)^4^~f3vT(dy8jl&o-~h
z)!*8^ZEf0|@yt6*>%A$xd9aqY)m~yoYhp_hO6#@NsZu1iCaDx=eUe*Jnmw)FHe;(>
z#U{6=*h))n?$P3F?HQ?QYHJS_+k0#JwrOG3w%@|?g+<|c6G98Up?MRwhxfsca~5W{
z>8;zrO{{PBW@%dkZ3~OGgcHZUiU0ah+NMCuTSf5wo)h*D+S+&9`fz-u)^dEM-lDf^
zZEd~#w9ZRhS6o(vBQtC6!uZN5l@k`uOPiPIT-Yy$`}HC47*A3>xhH}r_p04%!-3|_
zV7h%4H~6)^x9l6(HmT@UExlzx+u8x!!Z)E`PY9ojo}C$<UwM3ZMtCy%_vwJ%l7gOl
zCE(aRLHc%IpttJZLiDe5Gy8XLIJwf;v?t)*R2asOQ|Nq~dT#b&{?NBM+TJW;ADZ6G
z(%7?a2b^17%A4$2_Kq2Av?jE4Yj(q%Zw8o#JsXYnwfbASH}`DwY(2PV7f#4snAWPd
zJ*?81xjE6Vy|%jAlA6ul{+j(7WUr-evih~Rs%L6jkL?eom5xtu^JZ-i&zQi`^mfr(
z=&wLq)k6KKK#TW?eX7q&_GiZQ!ht(~5!UXUSk*(@8g{I7R-U)pg*ktLS0B`U&%~A9
zktVyf|C!O6-mLwgK#h0DZWs8d4?MW8Qu~44;;ee4vOpWHV#-$*hO<_h<33cW1+~HN
z?-^XF=g-r;kB2JPP5A8Pec<!G3MUnFesk$u4wmpIoXxMYW-S|n$oC0EInT#MCy0E<
zAqrHq>UN96_!Fi<XC3kZk*~V*?C_9R(Rn(pPDraFxQu_$>Nw~@>bqL0JWn7uCn>ia
zOVTc<%4^(*=@A6KW06~w;I{~I&PK$5;FqTqXB+d%PMwOdaW@t3Gp8Xbr!o9G8UnIk
zPVUb8kdJe8$~uI>H%G=RXAAy;`1dQQ+%BGgJQ=8z?i_*h6NrCVTdV>>xL$?5e6~&E
z-(Aot;$ObZ5Lb!XfcQ7WFlbdY5dTuI#nUx>%^`vILi~FXWdA?$&$!-0?}B~K|98|3
z#J~B_D&pTGQ7sVvGO4qKnctTF7nqXx_h#DY-htFI?0gp?5dYGPi7qHe{F{UP{O{r)
zh<_PI8AAMPmgw?tM>RqGYl>cfrV>+4F~Pr>Nr$JKqDB0x?l*@>{QC%siN6c~j)9$O
z8_MSGJre)E0G<C4W-!KQW}x{KD2^4;<tGC(h<~lZN3aFsL`?8EqVXX9mBRg#S+!$C
zO!Ys*w8x5==HJVl3q{QEpUAZ1MGV@AfBT^f|3m0o5dShvuYbv$r}-#4K@;iEM5lxJ
zmkopL@YhhDE;5OK`6PfOr>e;y{(TyyDdOL=nY;4$f@Fr7`##pJ#BDai<^LP{2gJYY
zRBVL!m(CL6UuGQNf`8nl1aK@v0P*kXs5yy$e+kjg8_^*CWtasGU^Q1*1)+O5>Jk?q
zXA=JwqLD)UD+z@7S1KmNzgAzAvzqt%CIU$O8%KZMCt`&7w@sCt=$}jD2V@kd`TtJw
z(KvdE#J?9(d_40F9_1kZy^C4>GBXaf1qrBsGi&`+w_!@m@$)7<h<~RlF+%)n78D`=
zH5(8i{x$17&i_MZ^+HmyN?Yh3OYy~|g-VPN|C(79`G3q#e?{s%&EL#kdNnRy)w$T8
z!`Ro8O8_MPeT3p$30J7t+5WTGqIdi}f=T?lm<7EngN?+$tPqp-Q2*$M9=rIDdi2Zb
zh%y+}^F{c?B>ts$0*%ZU#J^^Pv;dz(koflz)dW}IMaF~p*Oa}1tt=SCzowiJAlV*?
zf6erXfo+sQ{QD&?MM?a70_{QkYsTjX?m?j>{!PNqArk*`P?Gr9j2|7yWLJUsH>Bdn
z1ztiUNc?L~C53@}<`3du)4nL+VtNq&n(>nZzorc0Uv;Mt#J^kUMiBp+_Qe6d`9tDg
zI)}u+mopy3zb~o!&JOUnBJnQ|B}M#u3Nr-pFOLyL{ChMNApYgOM@9U*ky(QH_iQv(
z5&xz!PZ0kerz{llFAoK?lU%T}b&?WUIdl@A>bYI-BD+*QfG`KB&6FyuKNAsU=Eq?h
zHA4C$pir|vN1-~HF@5m3tg~bs&u7t%ApU(8jY&HLB`V_I2VfCUa|wulDc~3nyu#Li
z_}BEHD^SDsgZNiQ1WIJX!4r=EX=?T-@h|VF2hN1bQ>Z7a+v~_m(T0Qg*Oc7>KJFm#
zuR2+i_?LkIQcAT=;@^4bngE|Lkob2OELf{eOuEjIZ1$roz$cL;{-rUAe`{E45dZQt
zLE_(ASZfgfnyr`|;FAXu|6ZZ;D-H|>lK59WK?uzb^rk(Cf6W7~GH?~k1M#mZM~Qz;
zxhb%V<$?HjDav<}_;)lj1o7`#N&({E*~|gNzpQ~G{^gYhiGP`eBK|#&WrFzERDk&R
z4{Q{Oe@(?5df-c1fcV!`fcTd$0+RUGRDk%GPx46oYnFmDR{YJ#p0!dw1@SLsR!Yer
z{-u1eC0oS5cR>;8$KpZ!OMyP$NuPoE_ZLbA@h>Mu3MwlQ|FUy<Ac<@e|9%NYI%gdc
z|FUz_&!(?H{L50!^5b!&s6-(C<uf1<|5BBqa~e>i8v`tWu-nBEmZ9_DvyO%FO3zo(
z;yDISML^{Ro?br3Ch;$4J`n$sEtSN-6-vanA>4?^_1F+3>$3t?H1u3liTuB}A(y^$
zV7DgtAzG;gv1@wpJSNaG`CcUXf7ihZ{J(d@&Ud+<@&s&*pF!v418CnCJ!Ky>ZWmQ<
z*VF3%qtNt9^gZbX4IzB|1TyzM?M>y?BYk`us^WXboBTG6N%otFl6=p4dwif|Z{QZx
z()XNYpP+g9<p<yMUgIMe7|gO)n$P8n|0Od&z<RlTshq@_`5b2E@ul3NWLLn$%)FLt
z1a>jrXW4rL_pmZ?KB-JX;6cX6TXJGx2Gb|_vRIh;U54Wj^6p~eyZH<<ZyL|yUqAf?
zq|{%>8ft9o)qlvzxHXma8Dri^;+uX)BN8_(v@AMB-<Qm4FT%cnI$m$<Zzj<%n-RQ>
zx@x9<OX==~{8Q=zsFVJ-%I`zS?_v+(?uMqnqw;e!yRyNmsOj%@XRl<FZeM?|2gChC
zOu9djMHHZpeA%NvpYZDYdr`-iHkMGwr_uWRDm`Bm<|(@W5LWs90P}eOGGEN-zn|56
zzb|!sark-amclps2Z?O%-ywfO-FjB<gDmPeUGXJixa>7*SDP;5HT%^}c@b{@nJzn9
zHSu>){sz10vU5}u<53k4cGG2RlzZ|avx=t6)+!x896TL+NV)7>m7k+oymg-CtpQ*H
zUay36V0$L^{>p#ntM=am`7Y{|AJ12Qd<pV1%8tIfK>0HluIPu|^ydZ2pH+}KU77ye
zVEPmC71SwzZczSw2=W8eDSvKI{(KMeThvX!KYgR}C#&GY-hZ;vh3L-<AfH2>^81C#
zj#pL>P`92QzEIimdi+D|+Ccr!@U=e0^m{!tHEac6T+0Dp&D4Gj-3}EWwVOS0yz(3$
zk(0CB9Dvi5ZVu#=u=k&Vto0LvJWh5&z8d?0X&^N|NjY{e#Am63tBaN9FOWXMo;v^)
zAouWa?1S`TM-%=}cdS6nNW|~};;VU#S)pRi1Rn|bhL*$NL>Rn*0viuuFqoIn%sZMd
zl3||WORGb4-HkeP_wDt%y9j2d;O5o;6v3?GeT|_<&FX-m6^F9Ll{zJbUxOvVtRDok
z!UEghE?V5OcHUUg4eW?5_DYl37C&qbVvEhScw9;FI><)wI@pT97>uQJ1?4S<CpXTI
z4(;%?T0F^sR%<IDb{ho|L`wwP9E!2eG@DMSh8Y;Kiil@oCvjD~&9t6j&vZtF8!2iV
zL=dS7W{P?C6f^B9+#qg;nQ4g9Rf3I>87A^k38<blP-gC6m^EXZwXvdLB2kY;Y}GS^
za|vZIacZkvJ1P<28;H7EE2c7_i*=PYs6wjF3zf~hsQEl)s|?JFUW~8<tFeeup=p*4
z-l7w&uJ~w`p5?GLX2P=~3Bhi)evPugKThW;TCI&U>#w?RGE|`6BQOi6w$inO0ke<h
zAQau4PQHSs8k7a};*ra8Eeo!r#607)Gqe%ebxKFs%(2PLkpd_P33aH5Q)^nig8`NV
z!Da6_w4XjW{OIKQ9Ha9lK>MvX6d0d`*(!J{feFyNvk;8gcxeQJGy+XHny1IqhSsLh
z47<_6qf=d9X)_5{PB8<L8EJ*sCu7GTCh#f;J$1(#2A;wWJ;7|AjmZ)<gSsbnG@=M8
z+ig4&FTsxV1hotc-AUYp-36AyzB?GY0y|m5+<kX2$jdJStM(w;a#Vxm7%0q!pG@G+
zULoFtRBnWM=rH^UcDNidYJ-IB80@<cMEhPlhk+ZE)eOQOORp^P53<VnM?mze=4OD|
zBJ~52am<my@)>EE<ukYzcI^&{?PBF(;r7fvIR`P(O~-~C?N&=?F?Xf~N1Nt8OUr7W
z<<8ha1s&WCOFyAj%F!7+sJft?dSu29s#x=wERch>Dd)0CUOr&PAZ&y^j}HKQMI9du
zn2zQ6RU0ddcVn=hj$PO05m-B?c9u(3lkX!#50!m$I#t54(9OW^)mDJnISX~A#N2(*
zG#9(6qDU`*zO&ek=2K^RMNM`r&!vi)OW?&i^s9F;VD=bhMA$?&`|*rxK8~VPVzL=d
zBi5VYAfUr73tEgYLJoGP*4VUz0bayGsNTWAIPB)>h@q+2k%Yk9Z36_7ZR?LPW&naY
zH=atc@|v!=7tKR<I>F5ARD?R%@Z$n`%^<Ksx^}X?UNcl)Wo86{d9lLnCzAx|6O|d)
zQAo9Bvr1;^kpTgX?fj%@QB8|e7{d*nq6Qj^Ba@_6tnF~+^Ku7v*2UU50deCP=f+&^
z+u`EBL^e)yMW_BHzSf|QF;x@26TT9yeC+(X`r0M+rOSfk)@TUkG>smWJAX;d@?fLl
z5Ww^FLsR4-a%c@`B!*U$mQ~HKswuBtzNljUveNR(s+x*_OWqAD8@^?}-y>STdh0!f
za*mq+IG-OrSYY@-=I2aNpu4*np_PW7ZiM<9iT%K7wJK=j_XmemKO@wa|5J}O5;Kg{
zY$L9pkw3_Y%Qg(KMmbl4=@0x*`QUhRx<f`P5Y${wa84P9(q$oDC+Su4xV&*e_n?#>
zRbYM!xt*)@k<L|l1B&qvVvpe&+0MG4Gcj0@iO7|CDLs0)oy*2eg;8+ixJH--M?Q?=
zj&Psv?(VEx3`=KS-hznwA%=|Z4;t<<?gCO%8E(|e#E`<IpwT@@Eg0&$k3*mUELJp|
z0|a#ysIoE*&piHjqbVS$Lff2E*c#{9af;O{6g1N4kRZfyMjj;9Ru$)TPgBHO@xzRs
zeT{xWBi@YD-6=r_ev;a#^xnbGRWK*|K$<1~&og}mmM(b9=;<6bE{Li+%g4FvQlypz
zZo0yK0{yZ=pMdayYC3TEpzMOdA-D>3TM2X<4VKWk!I8=-%4^QLm*6q?K)16>Z|}5j
z52L7+Q;lv%pw<Z?2+Lua(!)q_gNo7TJRuL`Vbr+xt$0R5pQnJrE6E5RZRmZCU_Uh$
zyzZVxa)zPz2^z`yO5^MSkAg2U89kjDbQi$edKJ6ExpbU+F%*?(G$_rW_u-kh6V#6B
z3U#ADv5zTc8A+62r<4vCoEl+*X{xQO0BO!)h{F^~SlxJ`4kE{nkcGt%zATH-*0d)F
z!#kHkUS-mRk()^|lGRPYx1>NoRSG^AP%A|lm?n;$e{utOhUS-7mo6)<&o7t{R+gnB
z=1)9f=9HNwN0>OjXlC(zkh7d#QQp`vA2cqC>xJZCe4VMGt{OCG)?@*SrvKmh!tC#O
zfz`v#7-q6HRsFko!qCkHDDi8Oh1qz`B2|tsLE-&04Wnt)NRkMV$El&BTsvdb2uob4
z2)l4j1zk`LMpX@8I_7v&yj>BtuYZvXjI2!KF;ZFJvVRLD7+YG-6I)D6zco=<Ny*96
zYHOCD=E4%#aAp;}^4;)*)t$7wu|VU0ag9j@R)uDS!3sDd$_7?9!J-|b1IaSRDM5AO
zVfn!<Mywf8N~{(2RiHAo*qbKIs37Z@jXz8ddsc!kGivO*2?bh%BB&xSRV-~-#P77l
z)G-BBix7!HMkBs9o7l{fiQ(|9sIL{Nm>N15{a=e)jO<>R1TkPsn-sxb^{A1hChwlb
zCx&{;SpS-=V%FRXhfJ%eG5uxZ6$9nY3`Gc8VfI;F5&6GNvN1)rH{Rsjo6tG+SlvXF
z0iLn%oPf-%BWk~-5#)N`h>fh1EBaxPnFjs^2@+T(|6Al`o$-}fLw~&L%Ks938Grd5
zio1-zxemoKHr{`e&fmk<#@}s+w%w{{TZTaXwu`Zy;7{A=4*P@D55_-5O{MAm5Hv>3
z9D0K0PVk)I)017PdJjF|Ov86id+UA7pOCPzHdG<9xwJoj6%i0{svo9NjZ=PsS{f%T
z?3)w6P5Dzex<!AhQb*ph*m&Myh;HO9i;ee2BN6&O@|NMoeq>|agV^a)jsx<NjS!iA
zO<uC&L}q`Imuwc$+Em-y9gEqVk4)OJYKwNP-NhYKw4eCxxu^?5b$aDAkL_mc<jZ<Y
z@GU`BocavG;ey42HG&(({%XMo1YZ&SL@-Y5a|FYJS&Z*xu2&%67w`U%-;4J{s8{!&
zaFFphBaZ|A6ryShVbURQ7aK?WV+F&4#|!diIpcY!j94vrh9GZYQomksv*0$t8wGC_
zyhrd!!Cwo$Dfp2f{lR?QXg@JQFikL9aI7Hxr0OTAKKqSy7mKX;6Cf*|1mNAGe^ih+
zZkhf=K|X?~9FL=)$PWV(rwPszJY8_5;6}kK1#b|%Q}8jt7X{xE{Ij5r>4D`W2@V%5
z6g){#@d?0gnaKR4Fw^}|kdNOfKPPBlTA|DjgcFAgju$KzRO|i`Un8=5_ZjlNB0nL>
z$L!4KQ$ZIVqEP0eb|M}rDl8COD!5AUBEeR{n+5L^d`gh-m@&WK3w|LOhXGH0Z$Z9|
zL3ym;R6(_l9{SToUL|;upjs!7_*+GOQ1CfHwXPBI=ir$;^S?xJyWp*YPYSB_<gnW>
z^4|orFfB9vaKQ<JGX%>7>jlpf#L@$m?pndy1s@T7LGT^HPX*n0gNo$^1akz(2u>Be
zLhuH`HwF1Eb*4{<GjX<{#oN^+GQWmSJGFiqc%{f!30^1oL&4pGKNs99_=R9xyqRBb
z!9jvY37#srL~w=R2Ei)@ZxmGgTd3D_BCGYtkUyY|zEQkeK#O<lOR;lfA|+2woS<5-
zjC8$4?jwkI6IJ`w`eoRw^~=B`ML$98)cR%Uj~D$ZqMs{RBKjJ^Re~1?HWQIv@o@oL
zMQ`zO{ZQi7I%d?<;^lf!^pA+W#m}`@^e>6t;_2cSiCNC?MQ`zSsrAj!|5Nl9Z&x?y
zXs^~eqg;N})`4R*D5!Y65YD5F_%TH6{4O?e0ug$(4jSR<qPO_H_;GC7RS2qe(y-^3
znyFtYcn%TzO9ihN{SO6yEc$yzeo*ic(LXElUcr|{|E9?A3jSX7pNjms;6Fw0!y^*b
ztD9gl5%p5MWYG5${Q%Jyh<t?LSkX@sS@Dx0-HD=~Bl^<>%S69S<TC`%6#cm(pD%cc
z=oL>Hj&a3P2HY<3w+a4K@E);$RODX@J|p_yi2SPHKGC=5CHtqulRK3DNfb;K>_tR9
zMhMOlTrRkU2tRHW#N~lHesTIac%3?q=QPo02xbfB2=a|W9{=M7Cksv!TqIa2SS#2d
z$hYp9US0nH)pZZ>3eoc|TgG1_c(34tf{zJ4A^5!D3xXdC{#o#I!G8$0=cnqy>lKvO
zOOUTAQa(a(oM55gae~JSTD(-VMdmAwOn-)8li+H>b%GlN`MjO>R}0=C$ajdTe?agd
zLB*E}{cl8mL-1`ub^V2S{(NG3kD$69gPbg~;#q~<S7gPv3Yo7<GTj8hV!>I0iv%kL
z&k$TLxLR<n;Dv&h3i6#x&U4oa-YocI!Mg;xyo+{^2>wEluV+&Krr`U6e-!+S;NJxK
z>L%^G3-%P`+vwEuHBRD4!J`C^733?OjGrU8P;ikTU*Tl@d4d-TUMhHnV5{IYf{HH|
z>D2Wm@Bz{DRZr&kir|}qTo^|Ehk}0=<ooN?e<jE@K9v1}d`*<{P(j6C1zGV|0SiT6
zB&e=up`Rr(Unyn!WrAl4t`a;~Q1M*BPVrj-6~7hmMv1>g@FBs+1fLh=>&z@iT^|D#
zzb)_+(etHd#;faOpyIs(_Q6hlmf#4%BL$}lo+wx<$QRa`j<2&4FA{7P{DB~s)-isk
z;130VB>0HnF9e?z+$*TA!x4U6WWE;5{Js)YyjKV(@wyop6wDSJDL7hC@n6AilE~8p
ziv{Nho+ik5ZFzoB{JTJP9S=N5^cM)K>w4%d9;_=w&lhu<{w_gvoe%k8k)IM&*Zt7{
zMr1A%Wje0CA$}luK=2bmzU0gJB*8Sn48f4#K*0h*uE}A#ae`dULYXfJ6HgQDj4z8T
zZD@b4;6_39dj)#FT+H~J1i6}k@=pct6I49J(C-!b*MhGJ?i1vD$V{((-vGZ7+2YND
zTfS4i8O5KC@p2pI2b8s(#}Ud+WjV=mzDIna$VEihRf}9lg#9<?n`w6kDV9E_{k^2v
z*vK<QrT!mgl`(lGaEey<n*je+UKw5+SR00e+J@jiySY$Fns!H?8SV|4Hr&0~Prx42
z4&-IM6ND&bN1TG)p5G_7{5Zy~{FWkY&yVNBM(C`~s^1bQ?D>rxhPe_t){phF@;eV<
z=4Wj~5OEEzeXY%kI|mATezTAtx!#x`eo{yBy9{9~4T9RUxCzT^8f&xSc0yr=8Fvcq
zH72uSvRQH4A=}FZ0f)v_U@RAx_mOgML)c1#pjO!@%DF<>in|42dw%cWhGY;r=Er7R
zet868D-D9$R^%6CKsGDxXOQjrxeCp4nIC>eMDlwPVJi)S+C9kcE330?aeEN9=Qpy@
zoO75TTp7u4AHvKpA3L|ZLs$q0zgQdNxc@=WvO9Y)UK+NHB#w5UN!W_|1a_M&0ccf~
z_e<^dn^qWYFK!b@>c`&=7@BoZsck(D7#=g$#xl7PZNo#`4Wpe<rbEwr$}Be#JIh3V
zk*yfVM`=Wg`j$So+pR7{K2~9fvx3o^@C8SFEnb;1!}Ifl+&br#c_OST7U7ji$LKn6
zCpl$a51$HNk&ActxXQQbR&7_<y~T~?#zm9Mio9v(Yvo0^hJ)IoBJU5b3G2BFew(`e
zys&HJ&T#7X<HEbbPlTV;Tw^XN%FUc!<Z0Gh9GkV!pBFfAgT@j1^#W&eF4j@)Sz!F2
zXrgPABXnTF#PIluT2|YF(%$;^*07d!-2&IBZQ+UGsbNR|(@GqncNWYH&z#s64rxm#
z&M9gOgTrK^3w$fv!sX$UCoW2NT{Wkua-#DpS1)6$FLlzyA-%FwSFc?(Va(e3YkRGA
zw>?p`E$j;E+a0a*CQK`u`v2HF6Zj~~`~T1E?j)OoC4|7PBq2*STmm5h<WP`6!XgTY
z0X%@Z<k*mCE|YM1fwy975%2(1tXgZehqY>{T5CP3KWi1#9=2Aowo+}Yw%XQeTmPTW
zcfPYb8xl}!`)mKd%<HxLd5-Tq^E}_@nAzQ#_ac_Q)7<9S;+yhR)eW=n+?%%}<JxUe
zW7zCdJtbz$zq5KsT~&3?j*Uj~&o&yvDo^zcn|12)P)&4sPS(a_H)f>}Kpu+XH@ul-
zu`E=dRW^O@&djYDTfB{)^~>=%P(QFi%)<wg2QoSHT9Qu!Pn%a}Y#)Uuie^O_@0U`d
zx9Rc59ccYdgFZN~@yj5OEZuXt;oq9E^Tg<N(c_}E(XT|kTeCL%ws@~Iitjv?9`h96
zbgH!#e-T?UF;*WnhS$etRf6U-{OnlzmYbsW(Pfosn>P(v8ubjTK`W=m=0}?=Z;twm
z`IXD6ZjR26HdU^y%ot)_yR53R@_&Z-BJkMG+`J(h)2>b5@l@3!<YnZAj8iuHcY3ee
z9yQ_pg;mGHlTTDtMt#$LW!`PR&BmB}_h#KNVSUDRo$H4gc3USjV!97A4mb8*zTXHB
zIn^w$Him4R(CC@CY4)FgdLDQt9B-HDh`Y?VG&&FCZe!IYcjBq6J#*3C0oyM#tSfW2
z<9_VOUr(*$*M>4G{(*3FrROS+5%1Nll{e@6wi+egn0e*3Q9P>{^Ud55^+djZswcAd
z)Ftp_9Y&CEr>|^zRRM0;?nG>H^wdi5dMeipF}E8#7gTz;ugUjZzoKeE<(mAGyvcb5
z8&BO>U|2hSlhA``@uO9<tFDcHuj;s{vCSCst-a|f{U&^LnNB|Qa7^B8KW6vSNZ=PQ
z?hRa)mvEx=?!?7elFLHetyg|~m=Zc3<{pp5XXCw_u;zf#QY%U6f1uTk3@-?+rueLp
zw2}`6#~*g7B&Ewo62J8lDgZ9aDJUVyWodzl_iM;;xGek~#~U74$@G0##K34d5n<~Q
zCj5hij~&>=Fu#BRqvdRb@f<M!w#55WyrptkCZK|*cL>&Za9LPGZ$In?E(^o{zo57S
zxhyxKHV&8NI9ME-%fe@sU0jwaEWpKOS&wQtTo#f!4&<^BI&E`VGGGfX3q6-pjH)KM
zEd2ecS1!w4sHTg{a->8PT$YQt>&N7>Jcl9@T$Tq}K$6SCuW(#k7K_m&mt_^&;^MMA
z!UiR|Ec`g^;<CJfCc3yRgn+xaEZ1{i7ncQ>FoxeuKh{4C#|Zowee2?~@Pn<J%R)SZ
zo6EvKd^sqWB?nbYa#_URNiNHeS+gXUg=a<=mxUEeuO0ePxhxw|)dZL29r`QDW#Q-4
z1Gy~x*P&0qW#Ny!;IhaB2A8Fj{=8442XI+<)#Bo^3}F+KT$cNoo8+?aR(lthWj$-1
z<g(n$Hhn@a%Vrjp<gyH7v{x?6qa032F3TP4r6iYS4s(-SmY*`3<g$E&ElP4(7Vtoy
zh|BT@y3@sFxt-;@xGa1m-pyqZV3do?vVjM7aas1V5iTyvHyL+vStilm#bx0)B5p3r
zcX&J(mxaF=ySXfUaNW&iIiBUaxGele(#>Tdsou?Hxt(rwaajoDa&uX}$b1)<h4U(f
z%d&|Dy16W8Fu~1bxq(Hxxh#Tz_|N9DTtzoJTozK_lUx>AOI%zQ!X4aPmfP6=-ncAt
zQEni?W#QLNZZ3;gmdGTR<t%y*T$Wl4LZFz8ECzb!vhbTOH<yKv#k;vI#Id=#EElrY
zE-s4zrCeMV{*#uQ%d&*?z{O?ZH{5P6%QtyE7ndbU`^#-0iYKxzcps1F=Cah#z|Cdh
zcaAAsmWOEJ=CYi{W4gI4{JK7c%Th!Ky16V>+{Mjhxr-K`5|?Ev5AWi#keKobxh!0D
z5?q$8^i{8179z<$EiTJgwjjx6As!)x%TkDZT#pUJA%}hrRqV!PSp)kG;Q?@|5ys0f
z!`E>KqmbYKySOa<k(#l|9QZBR*jyHV;Z0HtzYs{}vOI$na9MUMm*scpz>NF+d5<8O
z=#;Bbm5lq7To(Q^k?}y1%ffG%Grr^4gUdoNR>p&=T$bPZZ7xe1jeqaY+oy%!#=_q8
zC%7zy%zw*?Tfx_v|F&cA5AI@R{@_$5JIJr%GydqrbApZB{~dpKE=w^Em+`LO&1E?b
zC7XqKc*eX1pFxU?QII**6nI53U0@cOxvXXJDR?u(rhr3=@8@2_G%^kcGmCYfOK29c
z_lW>!G29N8RIuO?X8%3-wyLDejtr6r*^TB%Qz#)N6?R1MASGAwD5Feac9dLWM?!>p
zln_&Aj<$1*;U>R1GB@xZGJI1h?}+cl_fsRJJsYJtvyeFruMyI$^Q2X0BF?X4Mo8<<
zm&WZvd?(YSkrznXqliC**GOsWg;E|!DI=w|7fDgz%8WvLFOkT8*!~)?(bDWorPUdz
z*au9L)?X@(KND#kc#Re(TqZtv8*yIHjuu~BCaxfeDIc%V;*w3`k!r+wo7!mc%qDTn
z1&H$^4?bbj9Eu6=p8E=tP5w>S;X*NCh(A6O_GNp?rkKRw*~NH`ke1pMlW!u<FXTtJ
zvEOWp2|tECi`OWdVzLiM<8O5Q{*rE3ByPAEvGeg7Lk!6Zn8;?Hm=?m($ChEh@%Oeb
z;x(2x*pTsZA0vYic@}{^jAS4}@XN0m`5OxQ2LkUi@)jatRH*>3aV)x&e<Lstu~~SP
z9)rl`2y9@4e;}|Q0YWrOYY`cWkv0Uc(l$h9BQTwjvk_@S;B-bVLu4xgT!2ciM&wZh
z9>fb|HhlkOOvX23ypf^IT;#>W#$^DrtVY(+$l_#LYG)yhIqQrvfLXj(;uo-TUKDd@
z*N$D-$tJH%ptHC=ffs*wGHEJ}<*!NO@Dewij6gLbbP#_Bx{wjN?yCrpOE^*PTDsDh
zNKa#YihK4Tga1A$?)eh}uQEdSeBN&u7vUxD$;LN+nRtnNA_x>QLifx?U=|~E&zT5x
zFhchb6Lu$Fn1kkp=peo_9_oX~SjK-HJO-?lk=fxa!db9{3J?ZKY(_-kFB)}lF&Z6y
z5Dd(S6x2-Gw>atWJx`K0L;TFB9@sKK9l4C`9S`q;DKn<fEC>8{_w1~tX(wl$l68{Q
zf2?Jc4^&FcxGZxij#@e?nKa(v&9JRyE)Y$*lYzVaN>Q+l(ov)hez!-VsPCkIhEc<F
z6=)HAINJ}{h9U(|xl_hUa0!K%!$_rY@1Bq#Q877zLX)16AYn18rZ`63pW??!K#Ues
z9HS%>#FQUDSP_p=&XZ;jTQk!5)f(Uh6n-BCQ~_lZUKs$zbQ(j?Fp76EdZQ+-x04vX
z7ccBUc?d7dIK!wIv5Ub!;)NW%%jPlBQf#z*052Sn@+e-}Bygl%S(P@l3kPD#_iY2p
z6L?KX7_2#Wo2R0rV#JjdX+r@oNsD;w_?gDgbsFq2h87eTcWZ7KrO**TCs5wN3*3+0
z8yI-kPRF}zqetx>7E^wMmta&Fuv^At+1SY*>4}RGH;of1Y@63u184;T{DKeZ2)VX0
zgeT(#M^Nm8okFq8KN+FK#w&)Nh&4FxFujDzYY2?hpC)!XFmO1MFg7VXJSw<u7Xv&Y
zBGSBzf%$mZkPC*^;e}l&{L2ImXDSb78zG~|jpuvxKZT`&RN*fCgk3Crg>6HzkF%8G
zlzkv3CnWaO6dIv2EaiX=w;>3L2&|gH2(q~zqdkvm*J=@kyP||ePAh5R9G>aOK41$Y
zg+l`+Q|yMF%n}ybsgzm?o=mB?Qz<MO1Qxu@hUyzb@HRr)QMQZ9Ho2yZ?H_x;#5}SS
zwJTh$Px^3~9s!a}Ou>mTx%ZlJ_vDV!BRpK{Duo2hc1s>daTWD9q@s}&A54ImF?TV*
z0$h!!m6U+M)p*^;1mgsX9jvB2h*yTO9&6Ch4lE3eK7|+NFy*IsS$MPz%MF7s**SQZ
z&0cP3w+AnjP5BjGSy-X4dT_NV*u{j`?0me-mX3z9_3z<j8Yd+ypYWg`IbN5Cma&Ka
zEaoTDoKMKOW;-vpdT^&HiO6%dQxRZE;AK&4_hF4o)*!Ls;IklB92Uw<&H^f5z>Uqv
zqL}b`_Zi||NAj>gNjcPz9WJ3hffv@1hajn&YxST_Z__`3JUE<U?{Nyn+2g=TZ5vg)
zjSf7~*+z@qM#&RhrqurdIW9jZ+FN3TISEH2z!z3r3MUWeIsLd2uS~cfCp%J#b}`<e
zX&8Qz#`qe%F!w22B)EifEnZ|?VJI?qBVITL<yO4<qg<3h))R_`4bo)u`g|H<A$EBu
zQnulhfn%-4Sj8x1l(QrgNmm||CTWcCzzYM7avfe{jdnddvc|Suhn^JIp`5cdY!7|x
zAX}RFj=h6<rD+B}a7ePt>-UKTeI=V;W<Q5ZJ6<?JP*``b(SG(W2J9jiAtW28fq`#T
zxQkuv$rLVDm}V4v@3lVJ+df=k&ROZ{=uYlSEA*NuTWtgOJi?~pPRw(*u@Yy@akPDz
z#1yWz+*nO#t44q|VJo>}xi?;3aqDTn8`Icsx#PKyN7URI#=RrGGnD@0ctp6r<$s4q
zbdj4!WO+lt%6Qk9R-QMr3-FmWVTQs)3*~_k6R`l<$t)md$jV9^WMz&)uoxsGU}UnU
zTNz=nhrACP;XLG;)6Yk`H>1nSLGEFtRv>JR9A*W^S;L1}hZR}F$6J9Sq0|HbvIz|v
zZw)UZ<Oc=>8x6xwfcy*tGRT`#Y7GOUNYW2OdQp*e*f48UsZ})28Zm==jKF?g9KQb%
z)~HHrxVJOR!{I=Kfz**|guz@I&V6AihaEJ~DoP7jp^;XR7ceE57mu>?!`Ao`YjD0b
zez-LX_@xpYT?&W{90V>8S~6oCn(jTh6bPn~c8%D)jI?6BXL(O7r3c29T0um?;R%NM
zj+zEbtzwCelXnX(EP#mx;ttVGLrbktsnsuR0d$0SW)qQQM#8vF)lD#Rvwv2(*gs}k
zj+I+%`Acj9(7^yeYlZ*Q1?Eqd_XTo>N=Y8N<=k+Z_i+<V8j^rhdGiM5*`1r{<)HUb
z1NfzM5QJ{90;nQd7$~&{kGHbXu^=!Za3r$f`7}5f4H`$62LW#yYGosYtbtY`dK^h3
zO0B|iR>=(RTQbZljKIPw97ZA$-t!7zT#Rlj#9@$xJqL+bawk~X-Y!6nyhx3(^ZJ#`
zAtUHdB!x#=xv14dtDko*l;gr5u>xa;S$;sVyx-mcPkWDIfinjN2h#ma3{MZ!F<&~@
z6ev<@5{h)R6(sivb^=8j+cOl&O6jMYJ@~R54$f-8tcYMHb-=S;kf}_2Ji!S{pb{sm
zo9W$SQ7`Z5C)>^~WqaUaxOF(fMQr9k;GuFjwj)TfT|d?uTuf*8^Wx8aia2Z80~~|4
zi?hL)q8qZ|kT6`0P?=STu0jV4vvNmSh2C{=B|Klm_q=@U56{b(ClrkS&$q%}49#4r
zgO!W2)6<4S`&ohEmVYMvD+lG6z|NK*YWv#sK4~0lGprIE85<hK+xy%%QkNegPuj~3
z(n*jFQvZ3nl>1IX;}f8!{sok&KBUwc<wppN=A*Ktz@jOi%so14TI(lGCHkv#b#qtj
zbVD#e@|MCBi`8`2bv3obZ3a%PGdgen9N>%UJAs7w_&BKqFiHa5P*EIUf`~{RxIF`;
zJ~~cDt_xxxlQ;EoKvM+vfG^YlEY9iD8EfkR$!Th<?KJ42sZ6VDZtIN0Wu5g+^-Zl!
zNa^fC0IZ&xmX?|riEaqFI)R`h8yIB7YHPS}Lq|N`+(b4I7#w*2#9%3B47k<~8`i{S
z0yT}-w61PPNPtzbHGsf15g4V&IJ73wQ5bzfa{_~EaYx<9W>9^a<f-29QvV8~R3AzT
z<F<J<$FoAs5`!exX=m^+r`t}CHP^^^t?g=CTZa)3N|^B}prrcPP<3_VrjDz{8eZ2J
z?uf5x;tUN>m^`Iy%B0Wmi+DV9feldlvjf@v1cWRfdhy23zbOo-If0T(GcNOQO20g9
zR$x(zEk7goW;;7@a*8cKf2Y{aOO`u3Q1Ktlhr;hs_=VW<Q1Uwlrg-s<P>z!&ir=+e
zn-^cQq~`NWm*hsClzTgnAEiG+s}cS`(ru38<Hv2+=9Q;yk_ldUTE-n8l#C$cl_&a=
zNnRtU->KVUfqbaZ$Y%4|-??b-<fOT@ty1&Z$GQAc$$cq^58dEHmDEdOZ<nGxQKXzT
zdOG*W_eq)fa_C4LhfJoys1M`#TE-ybfa99aCJs<#OBp|micT0#MW%dTg!FRFpQ&1<
z%I}A`AHSBO##K*KU8j1E>gB3iRJW^sN%bqLyHy`m{gLV`s&A>jtIGRmczj_oL50Nx
zEzxxL2lJz<&8os;Lb|Y+pu%E;3X2IUEGDS1n4rR9f(nZXDl7n~Jo^t7788^=x$t<x
zVuA{b2`VfmsIZuz!eW97iwP<$CaAEOpu%E;{!+{1{gf=%#BD58VKG64#RRR;^y5{9
z#f0=0jSGtjabYn*<=J?su$Z70rYy_NQxz5y;_^HMRGwXj3X2IUEGDS1n4rR9f(nZX
zD$kljg~bFF787(Jraq6ud!4AlVuA{b33{fc%QNGM@6b5!z@<I!kfc7T`ZLuxRNq(4
z#DJ$A@0y_=u6m^Ev8u~dPg6Zpb(5;Fn6SUFn4t2EHdLO;hMs|`%<_fB1eIr-p~7N<
z3X2IUEGDS1n4rR9g37bX&|)lcEN6o1Y}IPjTGbBK^HsN~-lTe$>cgtSVnVsXVuA{b
z2`VfmsIZuz!eW97iwP<$CaAEOpu%E;3X2IUEGDS1n4rR9f(nZXDl8_bu$Z92VuA{b
z2`VfmsIZuz!eW97iwP<$CaAEOpu%E;3X2IUEGDS1n4rR9f(nZXDl8_bu$Z92VuA{b
z2`VfmsIZuz!eW97iwXKRPATk<zpDy!3GpBnP^OotmaEQFJyEqzwO#cb)lI6`sNSk7
zj3kWRyBLSwOU3U-4{81nH2#e0^P2v$#$Q$aji$e&@xQ44P1DnH4q&-isyS4&r$}{*
zrXQtRq3OqI{CL$RnjX`5oob_|cWQjC>e-rpiN-Hi-K^<5HNH#r7ES-U#=oh0pQb-d
z#Tfs->XVxP3sqqxp`EWWj`saQ(}j_Q^!GL0LYV##MiMl@IP4G8bYUbRJXYgnsz<BN
zRy~f2`YfX2Ji1cT>s5t?gs`xXpl53OxvH0_Ual%EB!q>91pR`he^K>zDvl#eB!s`E
z=?|$ss`^9Ky{bP`eMxn{s<4p|epln~sq%JJ`o~fYsOG8)BMI%E#5nXs)pgWN+)$&s
zk&1GzP~D=sQ+1c>ZK_{Uy+`%is?VzaSoLMqS5<$f`nKv{RsXJ<2A{DWnW_U-gQ{Uw
z-bO;ZajNC2)2J99GgNUIBJ&leO;JoUQDlqa(o3{JwM2E4>MYecs`FJBsmk>g)`R65
zuT^bOJyZ2u)r(XwQ{^wLTu*LRy<PQds*kEZq56#KbE^AQf2+zHgIOM*DWvA9%5@jw
zMH-K&l08bh$*OZy=cz7IU7{LOty4Wy^<349R4-HAsk%$`R#jm<;kdj(na6)u^#fIW
zu#<E@ud9%st;(C186U1XR+azc%=BrhGgNtFGt*C0{fugjs$Bmezg6SB>6!MIs9vGE
zMRmLC^{TuRn)B*T)!nKOsLJ&s@}JQ79#y%1M7l7Wpu%i|{zLOUye>ps7*5ds8V{)!
zsE$xQT(w;F2vz>SG|QQ#%3HD-uTwouwN-Vs>Uz}+R4-AzLUoHOA0B0S*Q@gOZpOc*
z`k?B=s`eANxNg??>#D+b!hV0!IG^xhIs7@C%KHzf*{V6JA=Ls^-ZxIW>8h2gb5$3r
zR;!+(`We-F)kf7e)lOC3h0gLfscuo_-;6T-ORB<rLY%juGyNe|-iglmk5%`p{#KRu
zqcfjlkjlRxrS?+|tCpyaQ5~<!8`f#RKy``g$*TPCV&>PWHmkO)@*a2Q^PkMASF6f(
zKH^`{IG?Cv{@tp(RllqHi0ad-&#LmadG7aH)jz8KS(Sex%=|1>-dWFhvFd15K2gAQ
z-uFw5sxDAHL6!fL&HNRrydR(OPF49lf%v%^=Pmlozee>2)tglLkIBscx+?GDXZ#7(
zJ*v;E?o<7hs<5AM-hGd8D8Fi;^3h;wwrY;5FrknxOem-@prFElf(io)TA}v5k)P$P
zP~{VFjIUDVb61Ras0#B5ars;X-Ky!=sPguI+J8fJx9S6`d;);^&#Uqw0LK5S%CCkP
z_o-&9=BS2MOH?PRPF0<$TB&-h>O$31R6nCyuiB`}=MZ@Ot*SdzZ&3ZJ>Nixsr}~)c
zQ>uGZ`6vU+%TeXi42+LdEmfVM$_E^nf1GNy>WQi`)jCx^13~+9RWDM#Om(yBHr4A@
zzo5#;Cb<87st>DvU-enlAFE;*8XjB}rCbl8tzo949Bv%nSe8T)6qV~JM7m!;g*CrK
zbrcolj8&b$^Bd;+E4sd4#(9r?-r48Dmy}L<6&kOi;yBG3Z>O?erJd_rx@u~n_!?fc
z(Ft|&?^sIZA2mvAJ3Eb1CX~9qj+4Lbz}Iy>5x1D!-9GWtQ6Gy7o|g@mXR?jNJI4gN
zQ?^N}jyQJge}*~UxY3T^(>oi-7q@wMx$PPencjol9N1w98x?qQYoB0`9gZIiDH*S<
z7w?aAmv;-s-xEl4Hs`p!PIn!~XhwsgoD{k_d20}NANNum_hcmSxI7-qqh5@cvk!vC
zT^QSM<JivT<XwvdC(OK?@SX5$Jb-Ra-ZsSD$K7|7VTAR#_zEO(+%F;Q?87214cqt6
zGtAA&yBT43c?KLBMjG3JkKT#$?nBtw2SH<Z*#6H=hPgR;_af{rFO2f|8HwfLqg|rB
zrx14bLC|<RjOW{&LE*|{AGynGM|muZFMc=f`1z*@v%E6AxNXCL<T=aPn8(+vs*c^P
z@jbJ%-c~z^Y`bAc-#eQ#UVeuJcl|C!{a7~Z$M5W&`jNehq0|nMZ9a@R7o5%U1=Te?
zjCHWP5sCcXA45XQ%YpKkC@-;vF#Zy^o+8yLk3MqS?MD6hnb6ss;P@k^+9<5By_Fv^
zc|zHwX%nVR4u|aw`@OuZZ1QBJl~0{KVUn00nw|C2Dmhw$opl(zlXFky85<+z^D}&p
zt}L6Mk!`N@)p*VT$!Ye~Jq0gpjO3f!XHVPH5257<9l2*?WG8gwUNdsR%HhXV))?WO
z?`(|x9QK8K{YV=oY47f@7=8GjtQR(p9)~@aBR8-&jNE+5{q_Fv=(N2|zhGrhQeNC|
zhAU>jus;Vjd6M$nejmcQ68_<S55hSTetiE%gaZ=(-u?=Nvn6~#xJ-^OKZ;(6j<oyN
zXJ(^gvVViU&U5#;mV!IN$n2Bf$dc?MKfdblzKqWIB-lsZY$TmzAt}K=`W|=Ogsx4p
zkI0<&4#(b}1pDY5ezoSema#N{I#<gi`)CGs_CAjV%wZq#bBe=0+KGiGg?)54N^;mo
z{9u=4A9c`lE8bGsN3UWB(;LS?cGyS!{lsA(eHFO}vX34_Z5;N|<!H^J*+&hiv-QRF
z>)}y6Y#-qB?QZtb(YSnY*hjar@UQ2;1JnM#G@pDcVftq?m0|A=ILToj`Ov}y`=~z(
z?Uj8LL_=Kcqvfb|`h*1g2+t5Anr~MxXFzP7kv=i26n^kT^6=R1!#Hl%y?7&zI{OwG
z7CE&jF~L5%8|$TueY6eDb+M2BhHARlM|05@7yIZ$^ofgo^hH+f=nT6qd4Z?6?@Wz`
z0{k(>#Xi~y$GO=@H=%Ax_R)3>J{SAwar$6>2C+!q$VM|zfKGR_kDg=vgiJQn8@bS9
zWZi@izrBzq7a6&4qNYjqk@!2wK6;8ZOR|sNfU8{WBUbEVu#dii>5*U`UC16!vX5r5
znrqW+2l>!F(@{2V`29reqk1&a#Xfq9hw7Dmw4BBd=qL^a-eMDz?4uS&lkB6X*sYHj
zW@1!&A|-*pu+~ZT(YqW2pOAeNz?sCwK5Ayky|RxMv(uC8qc3x$C)r0Aaj+%XN2_R@
zWFOVDMM?J2y*$t-Vjq1K1JT7kdWL><v5%_g^;Mp%hs9UE;176Q7yIb%Jg|#>^f-r_
zi+xnUxQl(Xf%Y!;(UqJBt)9UHFk3v4Nx={3d>8wugtMr_lNpix=|NJ@-RvX&GV5j^
z-OZI|t!LmU)YB6=Cb)_9U+2jiE&I<8_NN<N>>~rC+08!6WWI}i#Ces%K01vRbhD36
zV1k={G>A=dvyb>ITKa!B`>2*<&tV_&SC}OGNY)Y;`{-7BXoRU#%@=%>?eC3!^b)!!
z$v*lyJHNtV9T`D>EKi^1#M6SE?2M1bKI&jm=X*k2@yUoG48qMm3bH{LdUBTI5T1xX
z_&WQ*#XjOU4CyZR(JL(P63^JHrMyMKSGg#<*hhtI<z)`rs4-Z<<GI*JytBj2KH@Ks
zDeR+iPAoV3sDX{W!qcCNr8jb;8SLcLa<h+?^O$b-Q85Sim3Ae(k-N>{ci0Ly`-oo{
zrLd2D9KW9u`{*IgH5dB`|6u${*+*P;66~Y**f+hhkA8=q`Lx(a!Xr$wkGAl@<GqD(
z3>G|j>GR2bAb#Im9CGNl(LdeTM~}mPL--~*-3Yhh%?xkDo?su9Vs%NfkA~U1Wvny3
z?;#`nI=bE{`W=EBik?Cjo?G-~c=DX0JCS^L(MS|}R#6Ss$ukZAcw}U3G;Ltg%_uy9
zP_odG{uLNi4noNaGNp?<Y&Qq2M(NgQq@?+B<-J7SC(HXYIFQX(x&iTEBO2i5E9Idd
z$ybuQ4kErFzx5(tX#tEmcP>O{rSO&hipr9&v={~!i$vl7<ImzhJK2T*z=1ItK`Hzx
zf9@<PObh>Ex5A%x>;Z2Y!lOUqx9()&EE0wP%%62K++-L2qGPOu|H40buDkG;x)uJi
zV~@gfF~>6Y`K^8^&0>*<g))2@S-)oC574=38F~BQEiNgy!KE4L83{7fbIkWUaVvNW
z4w{kS*!zQpbYo_Qwlq7qkNH_nJSWH>+cUB=ig_^m;?<9kpWm5h^vkeLLnO`jTfAqn
zzj&f5z6AmNUx&s2go^wX!y$8cJ~K=+i#<C5LA?O9iV=?Rtd}{ufaz+o)G?W9SaWFd
z98Ja*FkMa7IVKwni#I$(zK%sCv%G-mYQp;&<Uk)97VmY4wBRlChytdo$#)U7>uVYo
z{|hS8grS}}t$-P7!w)oxHa$z5k!XD8i~{+jW49?CUb1cQVe8MdITq6=b5;Q}w45;s
zoBoD11d+(Atn!=!W~j~a37aCr;{6Sgp_nR}^9q;&8_tgo1f^L)!>Xl82mGA5FvN5<
zxymsaZ&>_?r^q+h3)LZ}s|o+WNlJ+s)@?NTHXD9oi0Nv=|85eK?;6$*X!0ISmW7zE
zCLbaw?cM<Yy-6G1)RcK@h#6`V!9=uu<1sAWvk(~#2W8fVn4vav6E>D%O{UF57(|&3
zA!ew}=?R-G!&*k0{kW{kJT1fwwfTI)2F^K`Hs``)nXMsaz=o^LT?jh<yNM<-nskJi
zt|mWnOyIxAXu_X-GuMQet|sp}Ch*^HXi`NNpBZAhn&e|acKnxxaHNSQ=Z2WBCNmLC
z_^*^U{6mq<^Fz!~n>xqlL-?<nHhXDvaflgeb4kJm{#!$v=TVQ$O(ABe%^e9F_-_Yo
z3OGiu2r)x#o=Moie-F~8js3YL#0=An+|NC()~Ol+smaLPp|dhV7;EMYIsqfxIrAo+
zYY~1wn0c$ts>oefqcU&T`4f4RUiq5NlnDO-F7qyDPCSEAP>U5x+&B=;M>tZ*!oHo)
zbX1!r7da;Auhle}#nJO%KGW6YHpgU&VO>j;b2+gd$!EHn{J=4J#<1?E3BJ!YGM~t2
zx|+O&p!65+O|@R4O_+n{hxyD<n}N7BMQpwc8{Vf9X<>z*&1Z(%OmS?|v0jXz4gbh3
z^C$VtP@CnB&C3D9I+ix`=(iX1nV~it9Gma<H>_6LY+{{X$!CVz+=QU`58b|nCYQ6A
z*YlaKCXYEL==FPOGL1{hoB2#fudid>-f_F?&(02QhV>eEIF6nFUOv;c%){V4IqX}8
zm4R^NT8@an=QCYRW*{h@dKsP?i%8)wc_fdS&m1+XO&H;nasrJO(w*sMK6BLQ636Jf
z@aGyDO<})eoB7N!&BD_;a0i&`m%=Hm%OF#i)xsya5D#{uvdX^Tl=vZ5;wM<*>zoNg
z%n)->BJbwN%y*))vh>T-_HduSai2f47DZ-=IoRh*^intxeVq*{F?Es@zQ}$VZt4sw
z<j<IyqfMPAg?F$8hnqTw3eRCbmzp|J3a?<v<4yPZW@n-{GYxAKB87u!G!e(MYg5Bc
zo|I@c*T$!jBc1jkrayOC%PBt93^4<~rp+H6n+=BbOWO2fBd3`mW~faN-;Ybr@;V?5
zk;1|3*%@YtIchXLVTA4<L!%$FjYpdy=BQCk!U!XL5sljErrBnQIcjuq!U)~JnnqJt
z?@BYo95uQlVFZ8dpb>9e&YWw8n1kLaV+SAO^p1>zmyqN5<7w{lI9HANW{4Rmm*-;-
zzPlG2_~VbX;r-N^3(OER)Mg}t34aVmq>wjDXP#h&n4?DX6GrgIQ8Ypy<Fsvtn4?B#
zB#hvXl{9*rRXWiOF-MKAP8h)-7t!cP?CX=v5OdV%{)7?yaXXDVIpUU^A?CmzPtegT
zQbzcj$dR^UmzTH;FG(}&%@8xR+}vQ&#)EJn&wZJVW{4TE;WgkC1jQft9Ab^2(cPR2
zEoK38w4fDkqvL4w97oz2W{5d3;%Ge2ZPZR95(P6?n<3_4@j4Rj$toEcM@13iJ@i?_
zo!FmYnl-|Sor5mP8tKG%t&}y&iG3cYrL56TERCfc?!*p<+p@+uu_w9TSSR*NOu4Mm
zk-TQc(f@=-W{r1Z3$cP^l{v8~jFmgFZI}sJ6P(!L7zbGsofz-;&YI-J-lydePVDPA
zP}XE8b{u9w*3^-Az)v_j|D!Z(niIPhiCITFu?yISqny}DJl=FCwh;Z7HN%NbWQ&e=
zVw2h0nNI9t9<M@UCFXGKXjW#M{5;9+JzETOIFO=Mh5Q7443ffljo{}Pb539%!VA$N
zUOtcHXBjgpX=e3^8ph^ItP{Cyc#V1y)i#gK;Q@9aPOl+hfH^!cFv}ar4=ha^U{;$s
zsFtV1$jUkziTK`PunP}}pD#2AMOh<+yqMM>wqzHk4}|4(RMW4!D77#nXl7*{nRQgw
zG$97!>$fCt5FRkic>_rY%pQi~#>3D32Bz2t-1bvZ_x?N}zH=UEdIRo)2f)y8A7|b`
z8s>_Hl|1yoK?XmH=M6GPX4?lH^xs2|^qEIz(a~rQ94qWd@fhY|#Eo#Anaw^ZNkv7@
zO9B=RV|WjA$B&GU3^*QE=p)CF{E+7$?l^7{#sK;F+idIt9ucJqFPl=u(1~^i<>W*L
zLtS<TWlbW3p^NPd%B6`6hBnz5lq(V$3|(tyP<A9T7`nyIpxm0sVCYUegK}3QgP{lP
z49bIv42GVtGbryRG7w1FFm&OC6DW?+f#j_;F<MM<jFM0-td6?Tl^&yPm*Y}+m;U4~
zOjawSK;n$~oFuVHL=fOU&h{ccOnU8mi2JBX|83MHvIt^lOf3I*qLbu7(6*MAw$>PK
zPHT>LmNxR%Cp)>dvkMQ3cdV}K(qw!qi%)|bY~IHW;C}K3fv?oh3V8<r@)H4_s4EQm
z&Oq;(<OW3s0h&W5P(<)5l91saYz-w!C2hPUQghP0jWqM_HNq%vpk;Y0!h{?RKDH;@
z6A5BD9LMuEidFIEo~(|g)nr<&5UWY0YBj@s+}#^!_5_ZbQzB-yj#*0e7SXB<Kp{|X
zdZ_&hW|trv(3u{xYneS1*~L9(KPYtoWvaLRtGNI4uqTAepSrfrSVK)+S6fHt2@}g>
zN0d)sSIutfs*bOj*IFN6w}hQoK4EI|3E$3Yj;UC4ytNnWiBg75`=Bu>CNQ3G#N;GW
zz~<YW6mMG9*wq=seK%5m_rp#qn}&TblH%(ykZU?tbsDp(7sM9KT5?Qm;jD%87DkP(
zwN3T)&GE{%ctfnbY{Dc~4FnT3sHIk!1hEd3{*j3yt~ui_n^j~>fc5~*qo!GiDJd)!
zw>4{G#F}dxI-AZU+@rY$Rqw&Cv4*B~@%otE&KS@g6DPO{97#{pd9JRKesUjBkU;Qz
zEZ))4+U7Pr0p4dnB^<YSX=UY{#fy9DPp2Qcfm#|+u=`-;lY82^moYLKj!?J=c{DZk
zjCNo=Xzx@WxngN2C?qTDnrm8WI?BpdG_-Y`K5<3mg2nR|$BwXdMb+X(D;9OMofgN+
zv0`pzWlDYEG`nZI>H!4lmId#(V~hi-($EU5O<h~t=}mD16=~*}nT<hj#AY|GB9Ue8
z!lmKL@+sk|r4vfa!xPHNr<PABpBNt15eGG;Gd?=JeAU6w4B>Gtb?vKX)U|csF4}P|
zWr%k*u5PJ?f*w=THLj+%X+~#TLl+WiI_er{U_h*y+&Qi#JZ@F}+M14raTCJhj-MDF
z*U;KF4y$BS9d>DMs_ATMU4_Jk)vaLlw6%`wgcG2hNaLNpi8y9gR}0`hHR~Plj}U5P
zNV&Vu9?EPt?Hk)xccgSDdYjW#hOm1#8KhjsN%~kV!#Od<oqbXVhNf~@!tbleyrCcL
zcW0z`pYt3qtXB*9IZZ9?t2^Sc_O1@s_?@?GPHe%v#aIO@k1=8d2sIeGl5h#*ICLO5
z2ZE4XhBDeeHW<k@3!S66y)+ps5Lbx<@JVhXR8g$x%{tzajfw8K5VcQ$S1@p!))^>|
z!?&%Wp)=lnbjxz*E?O1>X_?bf>^-%7+61?YQr2x*;8P}zl)-+8x5PVE#arvvr(|<)
zw-<1L)P*Ct=3}KutUF8QEM5|e&YCxWY4w~$Ww7r7>ju&={u0Bj8|};)x0nU?K<UPr
zaytVx6+gSvu#%?wz6Tzab6yg^arFZ3W^G-ku2}9~W8XNF1?k-fv##%KVz)Y^#HEQe
za=F#^sYA9(u2&pf?MHN`?9V|5za(5ef6l_WI7QB>u0FmxWp2YtsyjJlcNvcKE82*b
zqP@<UvjyjVXQ6gCTL-IjdtGBqhfY~pdT@S>ajlYd-h~E=fe(b!cv+(FQ5SKryI{wk
z@P*R}9Bv8xmfMT6QY2|y2^S@}T)I%X_mLVO$m>cm;Q)a*64go$5Tv?#=mhk=JwiS@
z?aO^2j&OUi_!tN<oD5{b+B>eTlm2qLtD&hmZnWEj(4N*YUQ`GZ&T-EytXj#oB^Mre
zGtuJYb%%W+^AWLO-ABJTyH+kGae|LWaTVnBDt%}71=sqf&U%ofaQN;eIP+(+!3R-T
zKy}K<wI>cQw%q;V3@lfgtTKuDF{^s+(gkxCF3}khYwY>5Nmr)smEyHn?{!VK3Lk+|
zDvNHw@U|&%xKP2=O3Ai|1E=Bq<13GgEs<d?UB^Mgi<RmHZS_qJP4U$8wN4q%hP53{
zU~nae2nuUoVqYN7uErIQp>r^C`7;asU?kycXjOH*uBlzd4zuL!$V;Py>lV*jICts%
zS+cBjcZ~LyobNju>?>t=$Jn#QJq73zwpgB6iedd}tR;M`tri#9u5-U!5Uh`5o#|nS
z%84Rz%4~|q<L+Z(wCg|vz^|q`2|HZfy1Fxti%~gI3&pQBz82SqYr3%HVeP6}Cm6)$
z$&+g2THjr5Ij^AJ?lc*Sc3o<lPnYX{G>s>2jBtDw06s9qo`dT^Afvl|y2#4<*DAol
zwde|zh<CYq!jzaFZ?!wNzOyaX2<jsSRqBkZMg`>H?xJ<fu&2=A+SLt4;-ic#=dNo9
zIlMSYj@e#`qo#I)eF~Iuk7INn6!r?TD&B=Yj&q)25Y`J%s=K8QpKc40bE=U~kDaV)
zFLXM0`*bJijvnfyM`F_s=t8@_Ht4R0U2#Q&)wVbMT@O1rOBffa9<q5jyTj0xtGa-e
zlyS-rjji&5mmfFd^<n!g3rHj;V`74%nL2wD-N(u5ZWG-v%Z_t8)kQ6F-N`|U5s#8k
zJJ;;zv}|bYTHhYGFZJ~@%>F_txqxt%<0G!FXDA|BustrspSX7AOlXzvvuB=Mnj0}x
zyd6spR<(L<InG!OZ9Tb4Jt^NK$S3L^dQUQ&I%9R~YEZK{CpcNC@+rZd2sO=dRt0&d
zvnT6iM7FlnG{f(x4r}PFnTfzGnPUb%cODrY#ZQS#+S>44AU>#uXMv(Vr=>PtUyn}0
zC)B!lXD7Z(2~Qoz&yVBIn1s)Ir?qvA{-hr&@pB2j9CP#j@N;rv<2SXl0{#m<SD61%
z3_kqc>)L$sY}iwYl;k(hO!6k4jI<37Wa{DPNY~~y@SBip`{$W@xI4qOdGQomKH~h*
zjQ%A<Z=5S1zupPM&Pif?t`mVW9_tq8?-b6){LeWNDC0MGi}Tq-XJh`eP6W#M8{Ohk
zSxsZUEYK-47GD7;L4GMY$+?VkWg;S9jHFCwd!2BW)Z{d`(>cw1Fz;ox>G>NZy|C(D
zw46bDDBC&Xbho#cvhJxkt=Rue!)LAcAnd_JdY+2G`cvv)!+4R3AISGnL-v2sc<}t%
zZx|n97{8-paJ)^$Pbu$GaX$iooB@d5W*FkPRNVF?j2_MdvU>O|BcC-NPQ_2UV>P{8
zRTze_<1aR}uU6$R&Wy)ZPg7l|%G+I-f4S-w)$OWZQvHhRZq-Lsf28_~>RYPPE|e<_
zL#Qwep~BLE3d0a83`3|e457j>gr0@TBlS|fM)j+zxKB*-g<%MLVHiSxuj#@tL|hn#
zP+=HC=i{dWmMaWHs4#4x!Z3ths`<h&L|hn#P+=HCg-HVy1`SjghEQP`LQVYI#qxz=
z2o;7Qv_jK`VTiae452NWE(}A&g<%L4h9OiKhEQP`LWN-noq#2f#}S4hR2YU(VHiT?
z-gT%j457j>gbKqD$|q&Gzc37;KKwS!xG)T%#TpleA>zU?gr2GCn^c8ug7n)pexK@-
zs=O75<-Vc%zG@~0Jky7$9<F+%>anWJR8LbC<_PxNq;X*wA}$O=s4xtn!Z3si!w@PA
zL#VJipx5DU3m*R~s=_ctTo{H>VHiS%VF)eu+x8Pw`Isa3uU4&9?NB{mb&Kjvs&}bA
ztSSscl=CZ%3&Rj`-tNotg<%L4h9OiKhEQP`La$c4TUCW&h;(5XLWN-nJsCd{vpiuK
zLf2_r7>0-o!w@PAL#Qwep~5hP3d0a83`6MCy8rX4KU3YO`kE@AbKr6RsQOpcG@OE&
z9#R$7A>yZMyj7LA8Po0x)m^IhtNuXs=c>O|<^R)4`B*clqg1D=9;14S>S|R!XGi<1
zRKKWtkLqKpyzh&4zf&EAHJS0Ls>@Z+RsDkMW2&#K_QO8huUvJhDsK&C`cBmcRbNqc
zn02FZ=M(J~sGgyEmFjNQpR4{ubr??a+;5I*lj`SGzoGgg)mK&jp!%U|Kb)voPQL1B
z)hViTR2x+<SN)pmUe!OT9)?RPmN!GSM)e}q+f;v``hx1;REuzK=KhtcjjEqhy-xKG
z)%#RmR((@-AkOV9r&zUIwL<lH)l*elRL@rZg6f^B&#S(tT8I-n%b%^fO7*j<-%x!>
z^;fF6VM_KJr&_JLR`oj7@2T!leOEPvYZLLWYOU%es#mMtqI#F=L#j`!zNq?!>U*kb
zxaMK`d8);#WvWN3&R1Qg+Niol^+MGxsyC{BP4xlQCslu{`kLyys=W4MeFmr&QgIF%
zraGL8HEELSRMi<&?01aD=c}He=`q#QG`&@|Q`67Y`1z{1ERy5mv@42bLlo0U^cdCo
zs*6=mQms*qt2V2)tDdRa8!K_E=3k?FgX&GHUs1hN^;@d<t3IasKdO6FpI3cJ^_Qxz
ztNvc~FRCA?dU&0Nevs=!XpYA7RP$AfR7b0hQzid~`%hKny^V}ltDd6z8CBld$o#dc
z4s-E*jq@%?=HH;&owfK4O}|GKmmh`)=WM6{5S9I%{*CiG66ImK8y>8=7>*MESnMVI
zY@FmNrGDi4Z>K3apO5KBZj)?Dyu*F64Z}NJj?eh^*4>VI+(zPs?l`1f8Em+Z`?&8R
z?riKoZe#JnC6!Tu7q{J0?Ar;kjLLm)wBzwOU!6K2XpBYVQp|a0bMiR9-R0#>#b-n$
zusqhqDeq*2oqZ5A?#5@vS&lPYd8fI;wEGi2OFrh>(Fryn&wbptXW5^XcwDAC$6b%G
zvk!vCeM1c+%z$oA-fG0%<vmns&jFT)ORhwDpGDZ&2SMX!D35c+*_^yfk>D<GkE=Xf
zA|=Y>dgbiHGTuOW`<y}H%G-gkyS#lUkNw2@VHzgNyB%Sc$ML}J$zsD8gKH3HV;*1k
zs5*9kn%Fb@=wY>k$kvR3I?9PaopJRb!tVP0#?@Y2dL-)i48mw$J4Ci^D34>(*&JU`
zUBkn82zL9B7(_ZQiKIOGoyT;!%eZl}{r?F_mdz=TE^ynuhx)y&HWbHh{N%E7K^f^=
zAN$A%|Et+YUUW=$4SI5&yT`S24#GZq8@nXgM|s)k;e|Lgbz>i$hpzo7?4$WC&7b}k
zjOZl$h^J%k_c75N_R$ZK?XZu&f`y@1_R){fs3iO70-Ews>O--QUVsY@&OW*mwfT7L
zBXVqA?4v93)qtCQbUZE-9rn?+Ec^iW5doYw`{)ih$zdOTfT||gM<xpWgzTdT`s|-#
zAKi)*jf;JBIhyNYAH9Q)aIuf3p)D@<5&v_bclOaE+&9TSBH-1<KDrW)bF+_rh#~ut
z*++bM_hYe-K15BE>?84al6~|bYnEgmy@IZBv5#1>Ps%>JiamZP_EA2%urd7}e+6_v
ztldbzH}`S44t#+Du?{2sTMkBLKy0m%zFTAdz;etk7yIZJJXEjjBVGZ!*hjCiiAna6
zkb;uzqhGLFdu1QJ#xd}}z&^T>BmJYYkN8dQzk+@AefrVGKAKFgyVyq$^SB3LAAOrc
z&BZ<%$oR)#AN`)rcd?I-;4E^nkABEGx7uMFRRn**>Ac3HgQhBYD_0s9`)DWY|4*=w
zIImLJM=MxCH~Wa3;s1K}(J35zJ+qHwEjbAL=w7zJH}=tw&^^7gkG{yx`PZ<I0&LJh
z*he#X=!3A2_z&rB_ECSf@*wOZULqcpeKd*&2W21eN0}7%(E=XR%|6QG;C8c*o@OiD
z?4y6sVyi<(dejUK;`sfP*hk;uT>GzP9|`#IAnc<!TIe|x`{<i+y2Cya_`Oj$6RTA3
z>?3|MF^c{Un+-(|qJz#Yx)H}Yr|9QMcGyRx&Vzk40vQSR5r1Vm6#M9O?(i|$N91@O
zjD7Sf^AE;8`YkHk8~aEKKM4Cs3O^Y8h`jXP*hf<MLD)x9_`%pm8JJ_;*+;+iyVys+
z_vh_Hw~&4GZFE@1oBn}!NZc0`_R(8T+zQ@<sg?1zW3TL^KR5`f?BE}m|3@dT?4x)5
zF7^?hr1tX>!;E+Rhh`tWjp1+z_E8a<cL?^;lQcOv`{)Z;cRmI7(Q*v+L$QyBVk8}k
zeKZTx=TPjUAF;}ZU>^;_RQc!GN4K#T4$eNhgAG48`{)gt9D;rH9^3ROu#bL=0d^?%
z5m~&4Vjq1TqxBH%qjs7coPG3lj=zJmkB*{?56(VXNs~jckAA|jbqMy+BeeMx*hd37
zMi0S0+QfcHu#fKI9trl*hip%ReRMiU$46oxJ%TkV$v(QDrTqKZN2@up{(1IMIS0?b
ziG8$;emeyFh+l#pf_-!yi}{q<M>E*@|4HnlW7scA_E9YdZm;a42e@b*ihcAxPVp}G
z(VJWn4#hr7#}{}m_R)5FsaN*V@7XU&_R(iqsU-X8Cbpng_R&U`d?@x2KwBS|ebmaO
z<`C?op>*}9!an*T+juDU(Rp;!q1Z>ItoNbVM|-*QB-uyB?BGMNj~?WzaR~O&C>DDt
z_R%Xe`c&9Q`&p$=g?$v~h)c4MUZA57!9Kc*em(^Is1RQZemd-<UvZ=zihcAwc4Lx#
zR1Wtf*++93OR$g9(ZVGAs0&^4(bz|S$Aw3deN+Iq^~OHp|3xL)N9piHl6^D>D@c-k
zL^6JoeZ>ER?u~s^$XX}ZM}MGYFYKe)=$+o!M~}moN%qldw&5eOkA|~Fy|9nY;qj8}
zBch(nS-r52X7|88stoMI=_|oL;%6DNO47hS>R`;KBPG~JPovuAF@5Z#KK79d5~T>E
zKK4-``v|Lv{kysZQdmb!ao<hS$3B`mdGv}^t*gUb^1KtC!3f9oS*I0K1(1<=z-dKu
zQ|$`iF;>86Tx(lvd|Vv3ixq;>Skcs4*SxwO&t)FDqP?SSRYy%rn2#!VhDWXY7)MAg
z*(uWoyUf!gbbs)r{0Kbwg41EFKHgBXx*1PT@_{xWiEwJ=(_eU84iTKY`G}+)N|+!O
z7T6K#xJHm??`)HnnyyBKaB;xLQZ$AW9b<K$gnjf_ANxoMP9Qh^pJX4opV;IRR`SFq
zN0Z(*2$Df-UEE3S{@|?r)bXc+Npe?&&sWJI`;bSmo*!82<>@v)ir<Gk>O&s&A&*>a
zwm#&M4Z8zY<50*W*HieU{g9B-M>|Rmr9RqGZD;a1?f+!j(Z_@?%EfxD4~EnSLlPpU
zjRyK(gCX^?kNVh0M9=lHj}jE%|6kZgu7~k(fhFJCD24N*(2x=&J$!@I$3E&~AK70d
z%exm}6yi~D*Ve~ATI2EtpJn@8xA@K7;`eonKie(-Mz=V>-gP#X-{V)nJ+hB5_Y-rO
zv_mH{n~{`N!A6-K$UaIU&U!FE;M*bFy8Bm2cIpA_BQ;iRT#{y_=1NTOp5C2(WLx*K
zkH7-hjiEs%z@w@^Qhi1BE!B5b<=J-F_py&`zxA<?Y(He;haQfjKK7CAhd%a^?T0@0
zk?n^*_L1#}KK7BW54a%adfCT5vi;D<K7t=`>qI-Rv!H$KBij%EC)h{$VAaPy!obJo
zd~6+wFz#7Ra9e<YN!c8`GNdw$%TL*8=e}DFw<yU*&J6B%HYz06$3AlWx4N5O`q)SI
zczPIqaeTxf^Z!5lXu^b##Xg!mWztmHVP)oqIrF2Yne>(kN>nli4(kkh(6H<|JPO?B
zkkNimp0A&A<z2<cmSjJ?viR6}eou{W$ItJ2_>7IkzLn=~yx@#2#<tmId-7h`Se$Ea
zn_aSJWAPT~puJ|XQF8vuIW@+ZyuC)mC>~{e_?Lft7&h9!vvF+N-ik!-+k1Tb%#t}Z
z^|OsJZ|pH5rdqzf-<Pm?Y0n?`=Sb|w`yYx*E%EjiKvTFA5}VIF0fB7Z(@1ni_YHia
zD*^QKF2N%Lo-v{6$oH83`GgUjjm0a;Cprzc<a?{J7A5&a-{6jX_%+EV>Y`N>_Vyfq
z*rhDXmrj<6$8Y@<&k}%7^Z{<ZO!A5Nm5lc!<T!kyy~uX>L?M<{l6N9(tVd}0ca-EE
zJFto22o1~f&PEu|!@q@f(VGMNR6fxRRK)c1uh^}z0WK5Xk?@7XC*q&gr^U_SEy&35
zS+{z5qRyO!+Bkfow^5??<$+Ac|3l-AkCw^*frCx&w{FI>@1RH2peimt(PyxZyZJ<4
zg&Q3{(P$Qa0H5et*#kv+r@+?X6U{?a6MUlQ(0#q~iPoYa=@YW9M+H3*f8Zh1I(<T(
z9nB7mM4x?JKGDM{u_S$p|2fnla0QP&EyFI)2z(yRb@7R2F?y8d`U8BX)x{@z4jtp-
z6J@fdN2_sOfHZCwpXeGMs6ulK0{iHUSsD!+xm{>ql23FQ24DJdnZr;7o`nw#LszHI
z&tTLW*=Pp-%<P4k_tLA8jh?`T7zF7jX#7Htk;P~1%3&?tS!Coch1ZgNBJp>UPjoA5
zmgEzShg)2HB3A5U@QJ>Ms`}Gc`-vC|5LW5p6J@ZPYtw9B`;0UnM_o=4y6_Y5i3sa-
z@rjyvs9yO*xio%2F*TvUBsMY0C%TKdNj}j;4zVPk=r-2+$$sNG#UrBvYoVW%PxKUv
zdTziXDXJn+$msI}R!X#T0RDN?NdL)zozm%5fp2m+{Y>jTKkzw@^dz6?4Oa4{+!*@K
z6Il}ALs03z%)S~e@kCAze3>o!Re&?t6Il^h#RL6X2V1?7XR-^p>mYgKXc=@1-<Xbm
zISpABvj$&}kv7VgzS84=8Dl@l|7mygi5{jiTzsM&I@ZM}x}OJL<rzvlPb53|1(fOL
z6CH=Py7@$9v~O{ELS@18IM7=?g9o6sp2(!&=XpFApJ*$4-Nh%$XL&9@(JPF*_(UC?
zz%D+~Q10*I6SdKeXF11T6s+RJJKK{%=fKTDep{Bl%ai_N%zXGc$a$5*CwiX;aPx^?
zVZv>m?4w}mjl5_DbJ?V?dUDP|Q@oLVR`7n7@pVt;T(S6_1^-vTO?D^wVCCv0iE1a2
z4x8rtHOkL3g9vkgx=fkm^k)vT?DCFHF~a^wAVF4tjzU>3uzYY{wmWgmXF}={e4;1d
zlkD_}>3;wgL0L;&e4@ALp%JDITVHT4jC$o0y@2jX@`*mn&aW_Y)6pp;fQ(}2xcEf7
z*cr3U+*;HQgUQHZAP6I^_F;R{H+s^Sqicc@7InTSbc>i8!7@7i0#B~pkG^0o8|2~>
z&0wuB@&u2@`1M3ef+X|1`9xb--X)%~S4(+|g7-k(e4@wL%Pv0A3?6Tj4Fd8++Jj%B
z{pC)4U2p@B_gPQQ={&V#MGyXl25vsl7B=<@Pk(l{H*%vH+>QQB;S&)9lfox@jg!mG
zCt5}ay7@$Ra~C(CsGeuAPl-=-Kj)f@PxJ_VcD*O`eVHrkj4YlK7?JKOG_u$^oJblU
z@^<>U9`6T8$mgn)ew8PSotr<OzPiDabvbg3tlQy+EX)+yDTD*yC}x_ENd;yE?=l52
zu!9Jv`9`5b3rtQvXD-Z=^znGl;t)Rx0UbYu*RlmkKG9#0l|J5E7>8d?)8q3sAs^Rc
z{c*^lPosY<b2O^tKi`w~b(j|AqoNzaGf`(FT!A+;ybi<6V-#MGq~7^Nm!U;Q5eb(Y
ziuex`=N8?9<D64;K9bKa`YcL5tLS7@0eqqpk&)mNU4p_>`9u$(0vVq-2R@HItso-)
zHtvwhCz_1(G#^o~hvj8l@6UP`@!)IlM8+<E-Xlon)GI}eGj4QXJDwm()fr!K;@;r1
za6!gR{=r9KXHUczY@_|n{z0=O?hjh<PR1=xdD+3Q(f*50JP@pdUB<2cL8HY!$MA1N
z^E1BWx8@?@uuw)}M%HO4A~=}k6lEl!Km%FNaE8{?7xZ(tVHpYuN(+voeX$cy4-SL(
zG9u3Y{@~A9kCF_ncXp6#ZpLsYo)hfi{v$F*^WdIH9vnsY`2B3&$PDXcMACfi$jqVx
zw;@o>QT(CTur5F(LLMF<LCi4CEV}wz2+H^>GORDr<QyClkRYb3$<G{<nTGWwO+py7
zfCMpJP5$nfY%r|f(_{i10Z0(j)g+8LBM17>uyPQN{18XaJfeW<YEp%uU0?it{Y2V~
z#CQWFh#6|rn6N>cPNK~uj6Fbtn4vbGP1vLx)>*XShf6?$n4vazCT#i})-KvKu*!1^
zn4vb$Cv4!HM`*);OaUZ_8L%lq3;u$jG%ILW`)TqM`fp)~>1r|rohl~d4J#Aj$W`ox
z>JZb_WQJoBGpunmS<8l>7-G7btaMDiYgmhDawAQag_y1;yv!E=ZGiteX|sd%JvGD(
zwc*vG?PHH&T|=A8*blWKW~dD>18p12uy~0S*@8g?NDwpB=Iw+{mSMe2o3WV7fCMo^
zZSwF~x?K*O<3%LG)f12)X22#FN1lS9<G+zKd66a^A*QRzGRFk|JC-JYXK$_vF<nj0
zaZKR97MjeYi_Z)(T}^IuOyIxGG^wY_xgn;j$)gA+{P#`Te3xVE{17wL<~NSbhw$G|
zXmbZ`E)Fq6ZL)F0Ou~O3(B@H$hRjVNW~fbB!Up~;LL~AWeSAfT8EUg6VFUkF(&qQ<
z&n+Qlm}Z0sR6v64sT%nm+p|MwWn>CR#|=6GBW>uE%$szsMK~)nZ`D~9$)&?@*ZC8<
zjir1|XG-LHj*YvVIq?i?xF3g>{u+qpvr0qQv~TA#9o42uCV1J-cz>TJhcofPe5R|(
zILBm)VHF}AS<k`qNIuimWRYX?jA2#Kge36HC-RxDCS3@MpYg|6Rvm4wXIp-l&kVJ>
z*0K36Y%ZbAX{_+G`OHw82OJx4TdX^1b0$6XlYC~V%|6ElW8Hd&HoLLt0usawwebNi
zF7^2?)|7W>vx0SgC7&5;GZH~@4!S*vaOAfv=JkB0tI4sB33~lVn%ux8<;{Giqt|a?
z-QID#>MUo6Hp4odJ7lo)-^*vZmU)9?@|Iy;L6dnL5r5BTx|%$Upw#|lc<LL76u!(O
zdCYv~sL}p}5tiQ{)95(5Gu_N*jv8g7t872OpC8cZZuScxLCi7D!eS0wK!R+)6n@Ae
z2AR677B1i*2PDX~%AV?!_+gP@EkLC3V!CaJ8Db7foX%4cAVGFiR+cU9ea_=PpP?U%
z%n)<1Pn=!?BuJw#uofkzPLjgutTG@$_9?8ekd*=?$Ue;!9>*2{5@es53Xf+$mzp|J
z3g@$AK!RN7n{b}`<inYU)gO_<7r1Ur#PJY8ZNAUSO-i(yYvW?%$XNLh)1SMvau+~?
zm;qnYX02nh!LU}*riJweB#0Sma~*=xAG{8@oJPyovop*PbJXa22_tkr|DmUF4ciDv
z5OdV%wS*By_>X9`hy4IZ5OdTh3qMWUheP+jPopZ<8;~I8s8LzM2>vKSq)>=IfCMoI
z{`eXl4oHyQJ94hALyqH*#oXm#t{Q*@F$3lDe0+&x1AnZg%~&pIfCMo^ZN7qF!XG<n
z^fZkC31W^K?M)cLAN<FmLi90C+h&M4YV_xX5&ZFM8vT}40wjnzYLq|NIUM|viAW(Y
zD>F|rL(Ea5ii8pTF`h<VIslL$=D;8Pvok`1TqC>_IpPoOQpa7+p`QT>VuqG`jmzc|
z+WeZsywMCX12(({d;mf52R;l~chKk-8nu`O%+Z2gaU1a;lnRgJhy^5wIWXdAOv5+d
ziIV<AqXirvfCMqeG)v6Cpo(T?5>;~@y^76z6$Zl>14EO44hHApNDAXMA`hjSbBcMv
zyB6^_rtzxVjArjc_%6J@#x!1On{y@YCx}0X*GPUUFprTm&y~ig7#wQO54^`}BZt58
zjb4N|9{CBp4mTHhR^z?eEIZs>Y?c{g_#--VlR4#f4*t@_<Q=tqW!&x$80G+Tcwk_b
zH;^A#nl=DM<X{Q#lo(lAM<Wp*kp~;zz>!%;WlhVPht<cYIdG0O!eB~Tf7mjRJ`k4E
z(L&tWA-h=iE*U{HE6Xmygjr_4lmfF%bKXFvXAeVh<KeV^15@k+Zu_ZlL4O_)UvCaH
zy#aT@17PTPYD&Xgv9OYd9yrJtiTeHDM&Z!c!!4Jq{#h8#=*!MGF^bBi7Z2ZbzKOr!
zx^g!BKgP+xpPiH%Gqa~>Us4fpMh3<oH=O<OI!BZ<3SnG$^|Z}LqG>FmEWyiXykjof
z#n2i%gK~BvgCUlOJ@9_OhT)5>6DZXZTuO1uJweK~cVCM1lno8TuGJJ;upZT9-KK0I
z#7tu`#W7l(F!Jz2o%5@qqeca6Jx19ss$Higtk0>MOl`o+G?q}BHJN(0olH4jlc}5R
zWD4uRvLUh+;GLdl^_`72?#&%vf^&n{{?}FW158N#=7}btE{1uCXFC5CjF%NHHFb?m
zt^X2!%!<zSo&RK=|0Bsa_-pw80P+pK*fT5{c-|*~xbY4eWSME+GtE*f$D0wh@*?4K
zgw8~0gf)1Cm0M^Hj#%D^HNe{%w!CQ(D<=(mrA4rx6SAxatszJacvpq3A>PBnmX$Wl
z@_GlDR<;-yTWL@$ZF1Ul>^cDl%tKk;Wi<5mE7hG(<<7;r^APv0rB=3geRz02b{?Lm
zWtFE*PxCfU*L~}`Z-H~*K+1tjd6W(qNEK^nStOR8G|Zy9w$4~XO<foMAs&CW9n(L}
z?#^@32S>Um<Jpc_tf3ymttGautv%jqoMa;fV$MHdci-bv1j8hrZ|SJ1Z(27g*3{b6
z6~iDi{<nxRE?0^l-Sv>?`{=HCM@MU$;W8zCfnJ|gy&$$=){<jli<eeb&RM+JsBP-1
zj<1P#bjG92HLLpgEiDcI;ry0Zyd~bTD&AVRULMr~A*pM1CniW;A9W>(%D_ru6P%oN
zqrI)OX`OKfW<i$`YinrejCZBX;E5CDsrv&aldLeh+;9#}EuS{QS$+;!$(GdAHpf$n
zl?jQb&<=6&FrKSS^5I<j9OkYIr*5~|EHz6^=OuF%FNsBG&6~fpdQPH#sIM-m{{pf~
ztTn!_%Q=+o7s8)9y4u#(bpkP0(-rUbL?TyBG_?C-9cyS>7q6F^x|_@g1Kn|P51Zri
zgM9*s#n#j`ua2ia#u#fqqBCXxgVIyn2a>TfvD}EE9cT^Oq^&{on&Yh+scWq1un{#a
z^)>7HMD(gy!|K*LuAt%rXD9e!T~k+?<0%dr8AN#SdVaih_WHzdlJz-;<)`j+3{rQE
zFo0sHO`{QOYODPO2o!f&_Ng(}S>FT(U{mUG;BuJ-E)OThJeq?YjM%E0mX;a;qag%(
zVC$-I0vKU8DW&Q>oIMi-Z{ix~igx3mh&6yQ*xb~Kso4Tnq0xkb?6Xm9>3kd^dHU~M
z(^PMCHnqx3v&&suC!OTDn|wv1-5z81e2n3o-BmsrK6RdRorO-|irE~mX<gm!lpf<*
zu&E7gRE8P$=wY~aUlAlOtfHpQ|73uP{lskID#qpho*IeC*F&;S)nt=f;4b&*f}63%
z+QXv0ZFTqM&>jtR{-Nn6v9%pdSVEGWjosRptd%u>c6Gd_*@)Rw%hjzobZ28*M^_j<
zZdZbV)C#&Tf#xloyLA4n>VveDgEQ9IAk(`wW#y4MoLaKYZK<#6s=-c}uC<sg&26<c
z&9SDI_SGHnSbLW)8SCR%JQl|)qtPYK=xd2J#pC#-mwKUWdm2kZO><XMOFUM)8g*IS
zy1Fx7j~!Q|byImlYmKipfF7+~uQM=Kx26kA6-IK+y0!JVI`}seO=7LGP_0G%P(8fk
z^lJA*Wm~*qL0f%OLsPuNuxo4gWqoH`tg)uG9<w*~lC&BP<(g=)QEdO}R;;zH@%peV
z!LD;NPm(=ROS+$M%K2=0Y*oAqT@~l0GDcE;{Xs^7tiPS&`&B&ABtDHeD@N~Ag>`a|
z5;=?6744L=de{{Y%40Rds&;y;xkeVnTAoyOh3jDl=M1XP%y)0E98Sg%s@~9A)3K@(
z(<<r0m=Io*GmT5KJ&h8sK42Q*P%_h<PhtmNXK<D`v<h}MIYU#)A-oWi;p-aKu?`FZ
zj`7a+cpZmHJ$t{VIgVAlq3s}@#Ono|J!@8V_TX{JZ0d~Ft;5{xjC1zzIQBJ+j4vJm
zGYNU8>i~?(=T&w^y^N98mYQZ%1$AR}ouw!dm?h)bm|IzSWO&rvg-gRrgdN<_))Afs
ze(;=sD=&oK$2l9n-<lQ3xzKl!_hQc#rZH;_5^6{(Hq2oNT9X%#TVSMRr!UAbbA5T{
zAT#I<nTMG}%%S#IXHG#-ei`O$KI0D`I$^3eC71Ek-MvV0Z@n=?wk3>`-`O$An|K1q
zHt@>RLkVN#;|B)U<~8u;xog8c>8=>d>)$Po--BJ7*T5IZuFWg|Or1>df_UQmA3S}W
zi|-i6C9~y!!=v5e?(b;j>tD>~11|h~Vs_}YbGMVYeif0pu1QR^**Gr0K+Z%H_<b>z
ze)Z%TLPGc8w=ewsVR+!OY$|>LVe6^L66N2)dyqMt3fGO*^m5gis#U7|E|>eCq#9Q}
zO?92>IjWbdZc*K?`X$w`sP0yMRP{%yuc*GI`mSmpzryZ^3QRZlM<2h!_Cp`P!uG>+
z_%Vp%qK{u;`=J`A3HqZ}wL|rM)h((wsotf^hk&@>bE<EszOR~zwUhZnR1a4@QuSC>
z-swTRGgNn|en)kmsuyc8?MA2`tJ<o%MfG0QpQ-*`HH>|^f2C@J>Lyj*Vat5pnM?h%
z>JXeJ8K0rLQuPAWTUDP_eN#0TCphjmS#_Ceqv{&f3stwM-l+OD)dy6cRQ<hb4o+As
zf1>J%s%NU+p!%@tYpR*K_I~437pb1AdY<Yns!yo?UNslzQXY4hYMJUx)q2%V)oWG1
zq<XLFW2(=qzN-31RTJlG9%qE=5vr%Co}+q`>f@@vQyqX4x%gjoj%t(Y=Tz@f{fX+|
zREOc_5bhsUU8=fX^?KEZRrjlA<8}=0SD-qIihD}Ns+Ljlt8%64T-Eth?01sJm#ePS
z^wTxorrM?H8#I1_>ZO`~jp|LBeyi#oRMh8xR9~awxNoT9GD7ls^+`KSKT!-j(Zf|s
zRgX}erdp{wS9PIkwdxAhm8xr1&r&^K^<ve}sa~nNQ<Xn*vwnA}-mCf@)$ghPM3w(m
zO#5G|zNX4MZJ5q~%%%=j9ilo+b-3y{)pFITs?$}gRF6?TUUji5?}_DcVyX?Qr>V+y
zDb7)jzfn!Gclu)?K2~sl40FSSwT7Q{7&l5g*SB=l)I#y$S+vm!;XBwaqg1|{DXs17
zv{?*HEIr@?ypPiWS8_vl$Tkx1ynn>`^ft*(PP{vIWk_L|{l|@V?t3fPf8566#ZPJ#
zcyYVC+%UpWEFW^02JLvf`FJ^HBWUcw>mAHdXLIt7L4v!y=TTk=2`rCwamqUxVP_u%
zjYlwW&cax7HYbmtSDY~Oj>d<)GhGQzumO4Q<NoeQ!`O&S9+&CPan~d4?1P}OyTCBQ
z4Cv<Mtw!8kUh{N&4zN62QY6azEW*w{2pT^{d7LZG=Hy+91b2C7yUN2QL881H5O(%q
z8NWe!Cp(?(%G-gkyS&e$JoXdohiRB7?{<V)9>)W>im+k4j`h{qn8(*Ws*c_0@%Crc
z?sgBWos)he>^O#;%^6n@BEen1ZLap>l$xmDGYF%3?auyBbt{i`<3@E2592-9twbV+
zAT9-@Jo=r-bh*no8RKsm(wxmHZvYb9cDJB@FFQt1$1brV;WK|}+xT$#5tH#X@U#ij
zCWpgiVQ%(&d0E-y$w-?}UOs7(q#v5oki(M^zVfl>@F?6dTVT9>&z$H<(S^~MqWkW-
z?9SX9EaUE|e?+$Fn|@ogzUuDiz#H~e{TXSw*Va|RcUzAens$}HEd3hm>Z=Yjw;E%b
z_oVGO%Get9AGNb;dGz7v1<`AxV;Wl<w?`L8iyG%erxuXjP+s8OY=>qe{iMd_jnfKz
zn?nVjt#&To%>wVWRDbcd=)9<Rv*+4hRx$3|&Ua(ydC?(_Qws(Zc(yP;H)<9f6J=;-
zV|l@OdK@RsvpucAKAu<hUKTxZWzI^FCepS=tsM<j+oJwrV`sdo4xyYQU&Z@~mHz1~
zR~lQ*o%^cHqu8>Yd-0@sNmJvfMjj=1NBYif(LIams#dH_r0oo?T(L6a&gl<qj&6_M
z6ul$*_IKXCXJK>>ym=D*dHJ2bEf=i!;hU#ulR0L{o^M`OerZRe&9iuQy*b9%yJg>v
zjgh8bHh$q!bF=SSW3!!?l~UrvjTc<HIqGRT%&@k4xBT2VztI?7w`XT`jPWd<&h+iL
zqso7ERrJ*8AY(@~V{@dj8a)tftb>OuqPBn8?hB%x?Yl#4Np*B>V>NQqHs=&vDIWBQ
zk4}-W?fna)6;a#!X_Dtncz?54IewnfcwUspVY&AH(+Wnd^hiI>lhpJbUihu9%DdIt
z*|^d?s=mtF>OaDNv@zz(d;K?LTvyig&C5C(%P%$1ewHGB*>leRZ#MoB-m=ryXw3Fb
zeE-|`oFqP82p?Z^=Z>h)@LV~__yKMgUJk!pP!)?l7ag!8=Z0quYs;9%VvNPpF%okM
zHb+evZyO`|X_Zyp&F1!yutjPceVaE&&upxS4k*}Sx6f|1ymKttEwo4CvS@DOMp!P2
z+TJs@{YN&Qk8#VRupRceGq;zmwD&zhQmvisE3b=scKRooN4;7Vukvj5Pxj9=#@w+t
zJ*CedioS})#a@4W<{~T(*#q$Q4a{C%@VGZTS6T-{pi1~$hWA-q3jtM92@{}79>gio
z<FSrGqW4)^O*`x}%<-fPG{9$_#GI#Sb^Kv+De6nlXUuO6#L5aJ$rrF!5=p|ds8{|V
zFf?!q!#Ui)B<}=-ty`H;345SNPDdDzy8aD?c>S;edgRAQO7p#l_w+B|5T^Gs)EDTH
zdhV8i)&V`juzxOci5}UCh@eMCBQtXkR!^Wu-bZ5QStt?c5vChiZ0a<GvT3jAks8DU
z%TX1eM|j301Y;o!xZO%e79Ke@yxUPXphvi?myZ?$J@O<>`}@*-=h4RW^Pwk;Veeen
z0zE<x<?zau=#dYhfhjNndW2ydV?gY5&_wizzQCVQO`u2Y3it!0A^<&NN3#PzMD>6k
zv7<QyV(X0biCMgD(0*`qJBrNu9Nq>YN!o^E^R9KGM{Y-2U<i*rEyHPFC(AohqrSj=
zMvu~{KX4I^r)xAj@D3X^L!&u?t5~(8HJTR?48u%~h5`}pTcOc{z@6N8mPUad=?||6
zdgMLUY7Tl8=n;nL^^K@8&?AiULG?f<vlnKvVTgMIk1~FO#)%$Tj~qV^C`|@>ge(I=
zkMQnX+ux_=GR)E^ux7C|+XcSBiEMLC#xlwE2UsznN9ZhX<Wdu(j|FF)hBv<S2zVeD
zk%4B;Tc|40BR3!#7{x}e8Ne_PbT+HG);SPLs^n033?&mi5=0#b#M+JYdvkS%0kIAv
z{aemR7!X@)r0>?4KfqxG^vJOga0mj;Jk)&}4Gf6YHW=ym59p91=LA}5{DAHo3RJ*7
zK#$N%o=8F9dgeY>crU8%iG%}V*pH7F5*h&vLEty6^^^V5AViP+3Pl1vGEAal2jHhH
zBmHSTP#L0Vz%$x_sfeNld-S-|1KGIP1A1hn>{}7o%#xoUFh!yX^oU*Osz5qB{b#!G
z{J=ZxmY-+-Qrf#Hu$q;8DR(l2=#fD*{$+NHwCLo(Hn!+j0nT8eM+k`kdc^KwqDL6w
zu7l)_ei(EX-<XbmnT0HiS%Xi(o;G@f-U*(|a%(+WDI>_gt|oefe?`wn&`lIV^oSkz
z2S4C}fgZ8r*}-wNZ}Rx<n&bpOV53g+_@BiUAZBdvX4(TiV&|6yXD|-*$ZsTnQjiZG
z5j|q(PYrHhuLC{uzT{629>wy29<i5_ir_Vj13hBfR|Wa(KG7p~{xQK)?ho{ck;&uF
z5B?r)CVIrSUle4ci5{VIh#q;7`9P0+RgQOZkn@V@5xMC-@`NXN8xH{V2<M15@{}hi
zEF+*ta&ZJfj|^dxfF4-_74!(n21Jhx6$?R+a4OiH^mA0e)kzX%<<Lo(i+Fzk26^V2
zOhJJzQzkk6xnGR9ABSzy2>WLvK~{f`LYd51J}O~JW{9qs{$J3IMdlDP5kh=qOVA@*
z5eUlK4fF^jnB&0;dJO0h+k?K~kLi$+rj8Ilj>v|m`B;4D^C(x)BQLS2r|?Gf2qP?N
zDmw@05j&n1e1k;;Jt8OH2+$)8ya{8iwv8T{fUXH%&7y!F;n|Eu6*GQ;C)e&rUvM`Y
z1oQ}v0kjI<&prTpgr^CjM|?c=#h(6lD~<_1%l&~Kxk$=e6yy(gM33x3IuSI@Y$ebm
z_JnH;5(7i@h#hbLf9zcecvRKdzIP^fGLwW5NMHg<U`WCafdC>RvKs{zAuKLXlaK@w
zA&W^6#0^1PT&vXDBHGy2+DdJ!wl1~q+Sa;T^{>@x(YkbXtJ=D>{_lIvduQ$hsMzgq
z|Hu2}<~`qczO#L2nLGF1^G>{k_MjfI@`m_dSRSZHW}|$r=<&m80P2xyquA=kpJih~
zJ;E9o>XEO~;<Gl3aM_h^d^^j$&{tgJ#t)(b)FUh;T=qRTZWv=gJz^ENy7A?-0QHDf
z-0Q}F$aaEy#Fp})>tvsS#H^L^=>RLUQbx|S@=9NhI|E+N+#bq2ABy-^`V`b76zKCX
z7dudoaJzD-4AdiB)hU>)Kt00F;Y5;bsYiYaMG;pWQjf56i|(hdKs~}zZTT<wi9kK_
zEKEQ>LRGQLWx$MX46s)bj%0A67rUH%{#+pETO=cb|JfXa6$qFLfFk4+wgA*4T=}pW
zaWe}B^~f|M;zDdQ><7j0&vW^Wo17!3Bl%!*cb%R%625d2I2||fBFB+aayC@t99ax2
z*NrwqOCpewu<<T{E|OvY?=WHBg|u`aWWtFLL1NN@Tm?1#Ii2zq(R|)S2$hB6X8}nE
zV&!nWFZ@k9kgJdx*WwP^gAU{xBS+&67*V7HvH9i1>0Hu*SUETTJX%3I5LPKv209S#
z7bP9Y^-y@MlH~+>nw49}%)kk9lPY%``j(s^HnWWQ511C5AhvRm_<6JkCy13Z;{#Y2
zI6-XsXuOD(2PcTFd`^4<<G~4H<-9ma-^dBV!tJFUD->NoH8??zgy8MMzaiKo0$;xo
zaornpuuZcX`M7WPy8=xpr9<66_GOW!bMeo8s~@v3{T=mh+wf(`(0#|+H`3-$#=fkb
z`MjG?-;~vw@BkD32JPP~U_NEvG2s#u{vK`KxAv#8M(-CH`*%#Z%!IFGxgQj;Ze=@7
zcsRpOxjU9QUBsvGj>GRQJlu+0yhvc$v(40xYY=ak4>j%joT+CE<Ywwj`z|(Z+6MUo
z>P$O7Z*=s*cX19g?Y+e0hux#YOq0K0vI<?4F&wYAY&XI#*gl1Ggz>|rrd@+ju|k|9
zj6W_l{@{)2dDI!d>@a?L1oBU)Gyd6O{1d`Vc#k^cr^`%!q<xx-bA<8NWyW8}L0&<f
z@!Ms_Z|fkRK;3op<>khIUxIuwbvGHE@ndfUV>m|`KYz*C&4xUcI^*vz8M`wfZ@>w^
zzeB$tZT;SW>ir68_jz0akHntcV}>v^3LRC9)Aq!%#&efI{xo&Qo6C(Z0|S6x+(vYB
zBz$W4D@e;7;!|;sdJ`kH0VSHlt&g0D$k7L3yq=BNvv7{Cgz#+yzCmFqgk1<cM_~Yj
zcMy1sLN5rtQE74^jCLW+K;QtJW0>{WdC+jCuE9BWDTD_QxPw9+gsE5nNMSR!1;U94
zkcw&SNf5q)z?Brvf^Z)KKca9Egy#|9k~{Wt2r*3B4=G#?fjn39abigwfq#7Dcn+F1
z&g?gKD&|7R8OcYTRyQtmsuR8l*9#TA9Ot9SAJ{mnTmt1&P(B(^j$bLIa>WAr2e>kl
zF(3ac=~W&t;M|3pxU7TmN(nv-2H-UQnv1}63iM<b0<9G2<Es$3f&#t&Gy?oEn!tX+
zWH8Pgi22zcr*Y<V1h_riII|G}QZE>1b|b(w-8l0u1a6~1XFiX>FL6$!Gu>m18~+0N
zZ5q&xT-GMCA(LG9*8rYwSuaQfF}``aBPorBo~H{|wNLhC=c8MaJGilzoEw+p+6->C
zmUEAHVR9F^ECy)zxWs|ld@ivlm>!e9pF2E<`IbxyY+2_{Wn2_wV1N1aZ0>Ex4sxX*
zJOXybcubHm0rcsR3U@}1ze9d_PQp~P6#J_Ko94@uyY|qRrzh#-_H}1QE}3mA!kyX4
zlzZHnjYbbge#xEgG8z#qL%NZB*ycT|1Ut2>-J54;FO3|XeN6UIro#AoT$!&_W3t_)
zTuvsXR2BYCZu)9mV2k&7KLS&=0vV^Z1)ulG6!o2GvO-`|`ZjR*1EZY>rT|X64II8_
zxPXX{M~2IZ{Ll<Lr{0HP&tnu6*y&Bc(*p#T5||+5T(l6uv||Y*Z2l(Dggdww@u_jz
z!L<$Bya~S1?%TY_7^B4m-zc@s8%lFb$Nwsv*bh$N$7|TR=+@I27>*Nq0y8jrlPLLb
z6+*}3L__BCQ{P-{A^bAJ#U}M`?L&-?cHk*Ek@(PSfY;)Lp9plL>l{P4-)ad@TP=b2
zBVkK;#{`!V%v*%c$r(iRgxooq1=z!NkzyLc*27B)f5jPg)@5|(Aq6il&^gwcL3=O>
zqd5YIB$b6%2<E9d)I@pc=F|Q3#A9);zzKT-TZv}jzd2kJZ(Fs@R}#OClNU_rVgfx0
zC(T4Kb(mf5lOfyYEF^phXSQ>Z6WQpLUbHY$+)V}hq8Dfcp*G4X#obi>zK42JaW_>g
zD=iD??7=H2hXv9M8~q9Vxv{X*bxJn_37pVFZ4OE}O%hwjqX`@`XgGnj3p*P#Of~Ir
zp~F&#X`|yzfrh;hb=EoSol?}45;KcIMnkEhNWX=h4H?}GSic@kC_p`+Kc$-i7G#VN
zkv#Tgiu3vmQ~c3nqTK`KP+?dS>=a!>sK#j-AsE_(6E=kL$Ppd8gt!c+HDZWm1$+tH
z-Hrq_SSSd#tfj%S7Im{MJN6b4PQi)MP1t0DiwS<Ii@H;#CT9TRlSe5+7>)#H%;89+
z*P$k`%DatH=&`8av{hWjG#hcc&N9L#oFS*ZfGB4yOjRUpPBg%z6(>p~Y{H3@QGh+d
zVT?8!y@`|cAZDOW5riXU8Ql!4jG2hi!4#WtBCkBD0KV3B_~^tOwxm?VqD@ej+cwW7
zGH=XtYwiE1{hmEf^F1!^XvU>T#mRwTLa?jh@*b-p+vhsV3Ct_Uc{@7t?aYyb-p(Fb
z+Vca$%-yfR@*13Q&Y_$Y&*4M~1e@0}1RGpPcn4>1=c1cWe<#D{>>y_<SzcO1EKp<w
zxgtL3!%Yx*Vnh?jQ-)O|qniQiHVz<j;Nl);zMI)Ao1o!qP3Gf=Ycx~r_F434Se;|i
zE+)KSg2~Qv9mZdX6A9CoXj;BxtQQe%b&?73l_$`gJ@+Jg3o9DoL7ZkqW58y0EJEfm
zSuq4s*${wjT#J*dTBlQr5lX2`nv;!&5(~|8PH-lcuQNJ-23ws?xd}FGNZ2_sqniQS
zi^~WjjJr-erJI2YD`cb%5Z30Su5WDar``$E^kWP}j3NSU>=Kr4LdlvfB0PwbW03d+
z&fO*rbj~mnQBAN(mlFIEcE8xMs|>Q@Vq;Sr8%&XQ<pbJ_2+XV@s$vq{3z=aePplgb
z*A0eQO~wU}nGg=e3H{+*kvbFx=m=#jL}&?4*evw(wV(RN1f5}~3hTV*2J^DVT%a)U
zKR5#yDD1W#t+no4j)>$j0ij7a;TnRSBY{g0#!thED$WI%BSZD#ifDal`gbNoOkn~W
zW2P_zwq9(fe}wRO8)3h8QM|Zg2P$*3Y1doNQgEH42#?|nJL^yBW`He$kQ%5=$rf{n
z`Nu*ykVk`%!^1yn5m<?{0Vii-@c3Kl$}lp*P8o^{eZnTRwlje@n-Y!M2e)EMV#4^!
zDPvEVG`6Mg__mG}|7mPOeEX^%<H@OMXk1l?ZRs^;FJna$hYmLdVoxLl++^eKR2xc~
zKnn{bgdSteY_PN@Ep=T@2w?^1dtQ>bf}|LOzTmoEEI;21=NoV%y}aQkd2W$6e5hA2
z#G5qOD;Vbu$NwQ^C1qaL5U-%f%NpuUD)zF<J+IU&0I|?uF9vp?Nro7x%qsw9kyvO*
z0oE%r3zZ_?okoJ5aPKa%0F@3xxU?UG3EFy*!@aDCJE#<)8D1QTauZ%W!T<eWP~!C~
z^9IlNvgRXxy4OEa;bjf-`j-O0BQ%`?vNQBT9_WnvGuK{+d;JG7?_SeAP!q`nbwhZX
z*MA0cO&TK`7MvS#hYUt&NIwR>oS9y3v6oYR5Q;{C3`n^VR<=w<p@CpQN+i5k_=pO$
zGrWI=Hy8<vhj@brd;R8n#pAqwgXsyc*f?Um*AJLIAF6R)HiB+x!cZ2a`r{b~9?J)x
zQlBm_Qtr9M-tciSFB3;nxS%3Zkw`=;y(p4<k%h4QGUCGZU6I6mZ&G+WXrChCS58Yr
z!WW>ev4MWih70lw*biR+@Ywl@Y3L55s;lsNMcndYgwbdOOT6qduh(evztYPdjfgT+
z(_RTLn@K9Y-pHdc;q^{<{h>2tQZ}5Z@Uo|Q1C~?CWCM(EvQflzFMAMFr7XdVm!VUv
z1$r83(9biJ1{75NEOix<#nB^d_YjPTTxQ*Cj+e6noKz>VB4zpL1=QK*WJXdfd}M`f
z*UP8DIcFIkWkwDU_v#8|;u9<7<v+P@#O*S}HaYNfy-73S>C%*&R#_jR;GmCs8|PFQ
zPthN2Q}zMyTAGL8gWhHI6P#37!T;7h5sWi9hV2~y&mwO)XN(sgO0UO_#(D!oKDUCy
zKk11$iZo8hE%AC`43@(S;k6b0aO86?_4j(2jx;r52PB>1x#39_cBCb@lUs7Dnzq&&
zQijx+joKg*AO}fm^LGul$9EXUCJ+m7TWC$kq$y7OERkJsV>cqWMLBKvc8kC19={Q@
zs<U|`w}NxCw9gflzUe;6fq~o`>#$oIq$VlulQ~mYEbRnY#)|s2buD!r<11HSm-Cv5
zE9M-rc;4cg{VcASyLjP>g&l3jH`aG`uE4fvv*3w;V&%H7uEvg4YfrK*z*^b14!f^c
zfu;w$u=klQ$F9+!K5ARjj0VkaUd@f_+<ZN!a{t7XiU}2!=2NC}LgmE7h>k`OesngD
zOe|krUq5!r*p=7<Uf+~}Gn>i#k(e-f|MB}z`cz_UOMUyggX+N}(YRr3%Xr9LP3u}#
z0{`9IQ07%&%R83xSaYkP>r&r0c9JoLOb~`+!4Q!&wc*VjY`)(+EtD~9A)iZ-nu3fz
z;FsXecnm4@JoCm2Z7G(Qv>{bf*IA!prKstwns@lYV9g=lgrTM|oGUdoR-I17<Wn&9
zB(rK?i*esU{ukT4nywaX$;Y0122L_WJI&<SX(mU2As`}Ii{aZzvh;`z$PfVS1BVY8
zDQ1y40wwGtl~4QJ&MuIV;Qs`1SdhjiN!=6V>Pb>`)UR#p#1Ksp@37q2;7Bl668prf
zQ?nAI7sY%mvK)BeBl&Umfe5F4aYsFxjQ?_#CA;yNda9k8CXvo@%+|95_e3?*KHKNy
zp|?REV}_QPV)mUB#wTA$=YdI4zp$Pu{ueAQ^XPe>#sxC!`;YOom{Eh?Gu#xZN$`(Q
zv(&6yyT&fe7>Xum&AhZpNB4HxX_A~JX>2QI&0th>Yk=d293-ss$K_t(AcyaGiR-kR
zMq8M@7dn>R_*Zu4SwT<m(<xa`^BJ~hUKN<yh`rOHh#iE>-Cl`J3?)#S7n95+V6wtT
zp+5jWJ|BtCI8yWfms}(VUrs*60lMQ;a&vm&mp@Ynzx~e2EjZIVE92AQ&wyRz;N0@9
zv9qJ+WS$$Dm3wHKEx%ds-F9J`Ex&#5-FD`G6o(1#Y^09V9R=#hS&|+fNtv4XXpi`4
zkNB(}GJ7L+{NtP^{Zg4B6gIn?QmU}o-4&Dvq_Lu~ZHZL0Y0KCi@>Iy^dh=9^94SXg
z=6L7}|0M5fLeKm<ary`4i+uq|`5QQyAIC^v-11CYN$`~&^eHtphTo=U73kzr0!f~d
zF`anzc@Jx8+NxxPo|j)-uJ#xaye^|b&+ByRv~njea8{xXS?Geb!cD~fcp*pf1;n_$
zgHO9F75_cO->!Jx(qsHjCI3P)eZ>6uP=Wbyudb1)ALuwUiMX|PAra~Mh=6!45$SG}
ze5>RKC7W^(Z}NxzZ>dNA?<oEQ*_)@Qi03ms<~NOq{ghlcvWh|aEu5xwhYOEWdfstk
zeU6vhC3&Odb0lvgqWmi)UqwWDrX5Isqh!uLa@yd}31LGX{tUvz-~b}t*%?a2U>hU-
zMBx-+m5^hZ`BV#Qg{y^Yg{&{_&Jb=DULxEf{JQXF;g5t52%i=HO8A=aeId69v78d&
z9AUMPuOKnLRd}Wlv`|KWsqpK<dxeh+Ul8^WS$lJD6ZuV$JWIGxSR-r|o+>;~xI_3&
z;rE6237-=FTF6)8SpT?im~cPgTw$khlaMd6Gu_vO+`vScujCVBShk6U!r{Wn!h?lN
zgcl0Cg|`VG6h0&Tt?*qTH$t(T*}_G_I^hYzGlUljzbw2?c$e@o;q$^bgf0d;%jqK=
zBCHh75-t+f3Hj@$Ot(dNvG8lcL-9<F@k@pELhk7?>4aAZzb(97_^|L@Az#8{x&gwG
z!UKf!gvSV*g(nHm7H${r6#hW?pzvAYtHKY3d3Z;T<qr|I2u~H>Ec~JHS3>^yBh&FM
zI^vPSCBoIh7GbCGB;h9EXN7#lj`=(!d{+1eA>XoNd@sC5L@W`G6;2l(D?DDfQFxB<
zQsGYFEyDYS&kNrYa;;=}xkAHb19_O_3Bu_@!)b%~Ws+A4TZJ2ipBC~rN}2zcggb>d
z3-2UiOy4WyFUOLL?5B!<R`T=0m!*G0^4r4qr1y}P>0?6t#Dgh+faDTksq~e?dD0&t
ztd{;$lIw)4q(4FOI^jm?&yvhv=Vm=Fkbb*l{%k4rUy=S>lKE5e)EjOe`0FmoKNQ|i
zg#Jm%{G}|~KPUZfB>zG9ru2pz2w^wZ+DC}Ur;p@*LjDjU^+P3(6!O=Wsh>i`oSr6}
zsrbdhql7Dnu;<T7vwmxY?b4qt`E((F7LoR!mHav3Wki(sWg<SWuao`;;qAh^g%1cH
z5k4jSh43XIc?wvsH-&}+3G(}tQBDR<#z%#Hg#Cnrgr&mK!g0bW!fC>Th4X~f!ezo5
zVZCszuwA&G2tS-F{JQW~;bX!#iCDYd5xz%cJ8+Fd<j)=w`w0gKONGOP<Af81(}XjH
zi-b#s#|c*o*9hB$8-%9_&k~+3G@MYV*Cmp#67Cd!S9p`~4kE_OJ;H~Cj|ra<{!)m`
zrZjFDEE7gXv_U>~=K6z6RfFZi5yBb5Il}qE1;V95J|t&8Ey5Fo8-%9_c^ykTb6p6$
zT=JKNHwk|ryj%Dq;V$8e!ruvB6aHEFfiTSLIh13zL<9Lw3}wDeLmVaKyB?G$3#SUX
zWrF$|;cDR;VTbTU;i<wigxm(m^ydjbC;Wo&OTw=RuNHnwc!Ti!LT=Y!e&%`=__XBb
zgs%vHC*<2Rw2ugLg?)tsgeAhE!jVF5`(XOn!g<0Ygxmtc_?1F#|Db%5aFY<*o{gSc
zK^XrP;nl)#32ztPEqqe=bK&oWuM4@2g!$zQxnZ30AmMP~Xd$<lFuqE7gm96NyfBPk
zA#4;j3%MPI@mqzL2rm_0E&P`7M&T{OyM#X!J}msHkb7FV-n}AxP54LQ`$GJTqOr^5
zbvNv@h1>u`nOkRx`w0&a&J@lSE)Z4=j}dZnBGWetn}wai^+Im0q1~mzFAKjWyhg|k
z^|ZT1$X{Bd{6pbSgpUfJ5Ss59u=}Ot-w6L8<VGImW4?C)drQt276}InhY3dsx#@@L
z4;3CMTr50Rc${#RkVFSe*C9Mn$Sp$DpD(;v_(dUi4Ke<D;Vr`3h1^cb_=knuSVZ|n
zA@>$heox5lMU?Y}1BHWx!-S)R+<`><Il}ouZq=in`vr){2)RFr@=3x?!ZU^E3O_5n
zM0lz2%R=-03i)u06Z3mS$en|fxpkWOg79VGAB1lR|1A7K*avBtuAh**rYKJrlB$97
zJmEqiw>eY)DPf(E8?C6{DBLXkwD7Y+v!NPc?!}`0HNx)-ZxV8Q7UQ{ln#dhm#FvD>
z7rrix@p~J>y@UnALg8RxnQ)Ylzedk=`wI^ga^DyA#|hU8`7$u|rwKO;w+Sy1UL`c&
zJ7ND_$u|ja7v3#=K=_D|JH2>aX1G{^znA>F@Xx{zgc<z)iIcyjN#x!zqWS&`<WG=N
z9wX#-G0KMuj}$HzE*I7axucBs8-%9|w+PP>ULfSAGurPIUMIXkc&qSEA@`-x{yE{x
z!ruzt6uu+mrW)EugxtbLnRElhVZu>D^L-q8{wgEm=L;7IxzUaKW?{RqOL(%7JELj0
zRd}9|d*i78s&J?9+d^)aWBd<=4+<X@at9sbUlN+{^^jeD-v&m7Il_ElT$m8@cXVmb
z4R^#@LT)9dyjZwGSSwsDTqEofZV+PGa6$;DUH@WSC#XlhJUB1#@nR6e(xAC+hQ8<Z
zazgRt!VyH|Ge&6c8)B{I&jd5y5nQ(sU%>djsr+V2o=b$?TFLE1*6Z))e(doqwE{1R
zRHPF_@`iu9y60Vd6Wh?Za@}hCBLx*UT(@#1-Yp68N%H3d0>*WC(_(d_*eGq9-8F0Z
z1CYuQk3pS^`nHyqM!e<{$Y@nZT?>rxYfu$+U0of`cv%G5evAXR<jpe`_CJqF7LxyQ
zIcbg|_>W6xJSVb8Pdmo(7><);<D=}x!-i>s<@#^bLT$zwk>iEkJQF96Yxlz%1;ir^
zW5e;t@{Yh6%#ZiC8~jSi7U0ao8O(3QWcv(+`LQm3ehml*^W%N!7oqbH+VQBx8O-ly
z<ktip^JBgI{5B&TsE+d>9P|n&n+`wjG|0jH68mFLV$EQFfMk9bAnd0>(D^PV&TswB
z3dCIz2qWlRj%OujW1jnmpT}iT1j`*i3+2L&<>G62vfS?=?59D{8CHfjqZ!cQ$9)rW
zFu$3HJ5B;R=7(Dl$^7m{*iVC?vkdu7VL*o;$LC$a{A!WkLg<(uzV;{cdjerU4T8=E
z$Zxnm$O3VXA{@-`TI9zyjQQo`^!sfW!pzTa;|(LRt)3mLgK<26C-m)}tK2iE<)38-
zFvpS!>CZX+arG8rgY~-)^<&<wAG$DEKfFfCxz-MqIev}&#`pq|b>l${3=gLO54Lte
z$@$M`U@SKeC(A^B$>S|d^jnisDnI%>X!mE-ub*ES;`|_=eKyp0;WuL@R_+U@W#!~4
z6G3f><D)q(e{qnhSd!Cn0DAEC8_2&%9>#4|8P2X7wlr<IwzuP6c$eWu3~ya%xcJJp
zR#&-06n0i^9k_Lhvjpsv2RPfDys0-vZz(Kka;NvI{Zv!l)F<mMZ#ts(*{09el{BAU
z`>E!ob(c3kRQqgmUS+?!#6+j!H;=hHCOAb~7gg<uZm&Af$(y)+cE_y6Re2M;XP-E0
zqLV)-v-E&DSu+>So<D2gZ0E7=U58a2JIEd7JaySFr)*KxWmTJ-?rHLxs+!KJeW2DY
z+fnt4xxH!^)aH%Pt9<_8*Pn7PpXw~C8qrK<!Ks)Vqqoj7Z5X|k(sCy>gfXMHE~|16
z+!4L3>cFPx{>S8nel)?UMQzZIDa`}>)L!1yJaAEMNpthSi)t@#PE2eb_*iY;1ZTvn
zkJVQdx$hL#S1orxEOd7a+!`)hI4C@`_oGvr+yfU4tgLlLXFhsM)1rYV)ViZXj~>{3
z%)skvX?ID~y}YdH_@<x7*EA)Xo{6&-^PD?-*EdDyBx<QWzNt2#|0?vg(q9qK{|fpm
zjD8nVr1FW*ai{O9&BIS9-v3xQjUjP<l{<BD6^8Frw`oA_tfpgX&uH3SdskE5_@CG2
zO>{=R`B=j%U*mmSGdwcfAsCD~ys`E}qe%Y;@<e_o3Y#yMqYI}Y7W9AS>siQBB;JX9
zK%TgaF`>*wG+xc{5rxf!46hE?F5&NBkpYq7DMppq2U7TbOsdf8!p~9_^-3s3!G(m$
zmf`Vr)lf#}e8h!+hKUp|%;)qDlVJv=iqw0&=NGPKPGj;v#qb}|5D+YKvWEvV(Uklx
z2!rFtW3oQ@2eQQvp^9X1VaVKu#BP}1*+90)+J-Zr2H7IR(Fuqp+2WND4A~+d7H2(x
zj6t?o#xO}eK(<J|lTFv~F>(&=MYebj<lKYMB#<qdTbAI<t78T`z43@LWQ#YT;UHUN
z(l9UgK(_ct<Uq2;owRYI=b03YKN_|mTcj8B20%fw#SzFpcRox&w#YD8g+#V!OU%f9
z3DpGIq7|dLZAL7xVovT4kOpLnR`kghD@;ZOaMax>Ci_PG<1IbYHk8e+T_jt49J*ZI
zD+Af0%>eCVep4l8<bHspAY1eczlg@uB<AG4$p#%HF)x?2Dj-|5#s#_0GwlqCg}IZN
zcBaJQ+&h_emPC*(mcT29Y;g$eawnr#LAJ;+Jd%4NY7DYPieXT5<u)*SK^7YZIh1<?
z<wcT7w#YlHm9REV2HD~~RLzhrp32;fzmMz7Fmpc`2(m?6?~Gi&)d8}_EhaXa%Zh<)
zk<Jp?A~VkZ9RBfC36TtPe}Qaq7ph9K#UDe=<qbHHEi%l4T3F5XenIFSj=H?>B4?5<
z&O{wWwx|RmTU5nFwrHhjZY}He{n#7;$rev#QMX7;k}d8qCFkWHMdMpFiVJi3LIubc
z=_QgaUdY%Vmi!V`C)wg8_T!IBvQS%+E&iOfzP}gw(@3`XOJoVM#rZ}|k}cYTl4Ogv
z0ZFn&Tjy!He_>XS_c8Zl%4X)CLGg(`wI-`1*`m#AZtkC0ji*)T!*hSbk@-wkwyE>N
z+|wERT;Cc1$riIYLSD$Z#Kaz*`x&<A#azx{k}ZCV1-+!fMzTd#h)MgIfAmAYEBTLl
z^b2qFd5r4MW?HgEdMC~&93)$`4RYeV6HBtiyG;`^;vX;`WQ$gg#(AfQWQ$hLiO;0-
zK(=Vp=f&S(qd>O!J}ynbp%uTF_8?od@#EtaltH%G2bag8vPtomnI2?|HhxNc2g?W9
zVws7b7UvTHk}cY$WM=#<<`1$(Yd<&6JK7{$wDE_=XD~g;7Dt-&hsU2qn@P54?H9(k
z)2$#|q;p8N_!Q$ow)j7$zDLJ7uSmAYsT3yJ;`dkp$QC(A4A~-kGZSQs2ciT+w)j_O
z39`jg(X?>cE-y}JlWg%2V`0b^ITdUtWxy)XNk(Ml&`H;!PLYh4kX?ZrN0<XNU`mzW
zpLvL~`LRD!Mo7OO6lV43C^VB9%LnIWyDwutbMljH@gX#(kj#ySY>^b6akG|yY>@)y
zcziUQ2eL)$!HoE0Y(K~rH6l<V8xC$({4eB-LxyZI6Ib2w+n^%ZA_ZnOkDUXuMJq?*
z4>4<yEt(H&k}Wb2hq0<{$rgF@EB+Z~1+v8}VZp3OL`kwm+m9LXtJolrEt)%JAX~hN
zeE_mWeoT;TF_%SyY|*yj(D*$}53)sGXoSiZ#t#6JY|-551li*0Y$eDR?SyNJ=hGf!
zi&k!rkET7y7OlL&l6rz{aSbXP#)=-FP6LoFo@^8#TfCEv1=%8NV8|AKN(IOknS~)+
z<XcZ9TeJ$0EiR-2WQ$e-vc*=m0%VI;0kXwbT7YcPDnPdQBrQO;XiIqzWQ#kIJ!@rr
z3bIAYtdx;Kwn+J0U-rosZ-gR#B7F+7MGEx!Tl4|Q7Jp=9kS%giq+qfF*&;iK6G^fq
zTYMjiB92m$EwXcqe#E{3*&<7|<!582m_#63<hw^8TcoPk<uYJKHwIW7;YbE2da=vN
z=g);%M$cD$vN;BiLcrt&Zp7o+0+20o<pbH`c`O)Yi;YIahUJ4fI-(hTEou<&(R=Pl
zREeC6-$5>euZG>}iCVbS;jc0|ZsKVsa7y@Gh@6XCU<J-a-iwHR*3G{UHs0;fMaRQ4
zv5VdOUC=}_sETAfVE*3&&49dEQ#6|||HLOCr`Yk)B*!5M9%E~w`TRys0!H3FiLLeJ
zupzvRwM6^=3Yn3BaSQERqy2tk<Y@d@R;A6)FDL#>G%eQd%ehW8ffmG0h<dLf0qXIS
zXf}T!%huxo-_8<i#vbfZ&O@nkhA`iUefu0I`UYG4NYq=8+&pFpBFBta_K`Wrd<`oV
zi52kcJ_phRtaN5fjm(H|W_;9_y?8179*g<*(RdC<O)M*>M(4y2WPG+S=f!Vf`kYuP
z3&V#FeEkS25anBlv0gFn30s?UV%g8YV8{X|cAifPi8YEw=lgOfPR`@l1+hNtGdh?I
zqp{EWWkutBr7(7(FXzO6Px+!)DYFKnrLD`h*hurLlc@_i@$d=E8XZRGe=g?neJk%3
z{3~_&NZXxk=>Ve$^Kki_UuB>J+<yo|Goj*Lmh#ak%bn7PZ=G#{ypB4Yj(dR7y@KE~
zIEQjWyL(_B#|Ym5n1pla11x8n(KSM@$2qKhai!xPl*jyThrGe+CP3Gpy3fEh>v0ZU
z1fRGE6;sD2r>w>>Y)W&d_okQlP^}T?FfcjJ=*vDX!{B%qn&HDBtVIjnz)h(UAnDtP
z|JC^K49ATRhi?((;q+q`xs`tObBN{-o{cimi$Yx{;d&(eEn>DqJ6{RcBW6)(gC9SV
zw``a(Gc|GU1ZIk)=!Cc6@=>n)0erzT=0>9spF?|i#)`8k<|Bq@tY3`c0cZ%%SjE8T
zCoFjLaJ%ilfdvn|dSs*nP2RkG^757b4UW6AJ<!sX?}7Jj=pHEThV6m+Zn#fEM|Qdq
z0d~5PegsBgI`bUri2=$30}rQVp5rY(gbRoTHe62RIsyH71a~`1p#eDyffs!s?;!AM
z1au$-oA{z72=3+JT}#kR5e_xMqX^$K!G#2_R$%ZTyol3s8Zq>H6S0uMVqgR7)Zs#}
zV<-^3P6S)Vv4piI{Sv}cCU`8tFQdAfA)9fJ>JLKV1WvS(U=tsmGCvwhbGQyoZRv}o
zLn_=WBJ&t47z#O|FjhSqCUcK}8l5%Mf0!oIIb6~L{<6VE1XeceoRDD{%T`z++RZ?N
z6>_>6SZjs6Br6a)p$j^?99<e><#58Q1bW}lr7)0Xg;Tm2$ioREf(<Sv6ygkH{qAN!
zLevO@Y)no!0}}F#P;O%ix*3pAXaq|!)LCpOhQ?U4Q@R=8rwzK{P{4c>Jc_`ZQl_>H
zEVDw?Fp#aVLQXdWwN}XMW?+>S3c4APP-w=$t5Corgg1>*dqy_{?^q$)&A@wB$mwR_
zuU5$GX21@ig>b7mFj9H2!%e@kBROdbK+SY<DC@%y2bOVTU3fw{sOSt49p_O2c0lbO
z%NTZfKXAN7c8_M%0-Rx|Bd42zYAZwycN<43VhXz%sI@{tHv>&p$V-wqVSxHW&mWPd
z1%4Z#L=qDff?-Am{^NiSho2I`)SxvJko9Bd0c<rfUKp?=xHD=-u&riij;W>{&YgK?
zIM>1yW6ajsj_uAuGq!C5FkTpFw`PfM1~|e|WNM%<;pnylcL||C+vHReigCh08Qlz&
zS|MsU#YR~nr<(!31_`sgZU$!KL~@SDg(kR+a4b$koy9<{6{3MrcVbRAS0SEQLJ52a
z((oTKaD^43-3;7pg`92%erkohZU&yhiR4^|es6;W4%--<u-+-|!hrHeaduJ#3Mzjz
z2b8H%9Z;r5cR-mM<$+@0W_y^0EsT1xZuX2KP>T}_4xs^Orn5dTa)MLbO@WgSadd-u
zH58pjFPvx8iwU2{83MuE6~HU4nqXc4b-JST%&k^U_#sYM<7zB<nDLsF>`1jEmV;KY
zu2Ti!a4MW-gjSsBMz@=RO*o+^Y&OBg1iN}3!$Fl{Ye2B$YXyM}kyuO!V{nF@cGoOq
zRaSo}V1WrPCRF3Z5O=#7SYh>qTAUu1gvyHKC<-~1W)MAWtd<cT#cArxfE^vnUPSQs
zI6)Iic+~`};UBG2Tq4X-jQ?~7KXLtoOIh#;%Gcql^%GvJ)vfCiU2SduMZ8wYC$RMx
z6aRi*s{=sr<K=Df+`)#5iiApDI9vj<ro3>2Re|;jyjS5uHv&SXapBmie*Fp!yHQ?v
zJqV$~F>nbX2*#&ytO7~!@XQ4zlSl0D<rvZRBE&G5s*EDs0do@rJ}PU$|Hv*~DS4c4
zBzb%fd7tBhg_PNHZH0$KDnY6QCLqt7pKL_*)3&^Rw9HTa^YTp6-d--zuk=DIf|qF;
z_>sc7tJWOv4MT?Egf|MbS74foO(U~Z7)(yR!t3Aw`j^Fm9cyS2Ih9NWz+%N}&_&2)
zH-|<|*}g;jCOo4ExB3nR`<5)^OG*XSiuszzaXpNNe0(FO@SEPVOp~4Q8rx4xqnQ?2
zVW_n{a9yeShVu*rUFC*^Dl*)QlD5inh@rBPvVKSrUdP}Bae1NcY)4vDKH~a#x#NtQ
zWk&WxkZ5|jU$7s&k;VnCS42#B!z@TLkx6B`G?|taHeID>q!O=>O&)M|zO_K{>B)^$
z;g|OxpP8AlGi>`n0>@@rZ_=-nhJY{YHK!u63WIgqX%(b)!?d@ga2}Z3Y&WGL28<cq
z;UOVhl(_BlTKOv7>~*VFHFkgpU{wPc2U}`BnsdwWYk?<Z&%9c@(P`loKv6L@c67A1
zIe(j2YhS3Y0?YQ_$-G69p&-GQ<%aryOPeL;sy(q{1z$u;5l7&yBqQvRw}_E7;22wn
zcQp(Fm@ze-lBC$NHsmzI?aO~Tr&fJiXH{K2X)Znnw-%@{y7>B4s?}+=$Eck=3EXRj
z2aA+jCrqB`i~kzpt&hXFwP5APC)i?Fn+{ED=f3c5wJ+|f>uMCWm-8>8-2$7E>BTlK
zM*G0PW!&{QS+_cynnC--E^e;|0hH}Zl5Ev*O)|av&!pRG2aD4xCq=qt^5zRo0jjOm
zwvLv%wT5kQpZT_uOLKE$Bk0cdiD9dz{=_cu6N0C(Zi6A9TRVADogqO?vTDIE8qa&>
z)>_}#yt=6i^mV%tYSp*2uia2%rjQNN%l<<D_i}5AR*Q8{qid{hs^geQa{9H;F}=CE
zu?s$IB+Z&rW4LV6NEt<|Rr7Z<Y1t2|!y8*ycQwiFWSjehR;wWa8q4~|&d#=u&cu|l
zX|%;7|6Z0!JWIyc>%H-6@!NJ9|J5NWUai@=<NvGpuYz|G!sc!GlqPK6G!DxC;|i<$
z$N8=LrZPt;jQgi}c9J~u5K7?0*I{#0g#1)v5%v$pPxS>LW!}T|56ax*?H`m=mj_rR
z()p;?l8<V)OOUir=F}oiyABfhajh{QW_wzMaJv#kW}#6P!~*+cCFD$cnR0*p)|&Ji
z(a0>ku)R&VQ+T%!H+7s))Q(GX0r1^!!wDcX+(_siKH~^s@Q#tbQfT(VBOULgG2LN8
zv-chHagx^xPY|9iJX5$$xLx>l;WfgWg+CEKDSTdN_PV1ywwv{cpnb#~VWF^GI915o
za<p43G(Wcr`CQ3nPda3C>k)X9^!EsP=Z)$AApAg>jk!$y3?YA(oAPoY-zA}J_Jjks
zO6Jf1QqMP#h&KrD6+R(+LC81cXy@`4KCq8)f^eqrNa1n97U5+=vqu~0Z<cKKU_<tB
zbCCHK2>FHy<ypdo!WtppDPla|w<LaFc%SfP;oCy9R~dF@Z!(ZCYcO4<aE)-I@EqZ#
z!kt31XBg@3m;AKwx5D>?Ss3ul-|Ptnnmxe4snVOhzmWOn3+;{<ZWNv)+#$S1c$@HH
z;R$$Yf$2{Zo+rFac#ZHU!k-CW5&lV7in+;rCJ1K>tA#6t9m35*vu73Qz9RX0;oZW=
zg=P;b?B13f!CO=;FD^8DOCcX1dA{%x;Z?%th5QX$rq97sa^lfK!;J)agJiSU67rdn
zzaYF^_*LQ6!fS<h2p<!^C(Obc#qtIUM+v72=L?S&n!S*)-z<5X@GHXWh4%=5DSS=%
zp|CgBM3y^PI8Hc2XgHA&f3oCrg*$}b6#hW?fbiGC_l05PL5_t?VKx!I9waOk4kzNA
zAbGOzK<TR_&lesk{jrjd6V^-LD!D_rS@>z;CBjRE-9(%_C4XCZo6v9=q27;3eq8tz
z5$!V^ML@$v1RR}f^@j=Dh_LMxo+jKZJYRT`&~OI9{tC(XcrfK)`7sFh8suj<%P$m~
zrz4QdC65r!6wVbMCOlGTUOq*-V<p!K8--hhpAlXlG@pM+XFmUc=FL*zm5Tp{@H@iq
z3U3qMCA?4gpzsyp?}Tp(-x2;rXddICJU+XlAI#?_FkdoX7p8uQaH!CHjzT|O^1(v>
zq%Q3j3YQ4^wixxz!rO(s9-*E;yGwjX_=J#8x2S(!_>z#%x2We6PU8DQ{)#qbUQ-iu
zgnSi?a$Gn_SSs{6UdBqEEacDpGTj{EA;Ja1YT+@$PYG8E&F4MRcS>F_+$8k5V9u9(
zk?>OCmxNyz8tz2o_dUt{d3e_EF5wS_4+<X@{!I9c@I~RTh30w!`MfRpuR`2SHTh=?
zeU6zz$;HB<!jVG0y2^S@5*{R+CFJ|zj9(x;O1NCuAZ!xyEkfF#EBu<!T)#knkK`W<
zUl4L<0Mi-n7@*;f0e&DoAA&MIChR5bFB~W|TraRQTra@Wq~9z&TX??EaKXUNaKQk-
zD*e}mh64ur?@7K*c$e^g;lsk82@MAf(!D78*TOf1=K2cp{6S~73r~{`W(u=~eTDsn
zCBh-XQNjx0{zASq%X|%24A5}J0Qqt!^-F~-gtfxeLUUb*aF^r_!ZU<t2`><C6K)q?
zF1$);t^*PNu4KNk&wAV`yjS>;@G&8GY|!o(!e0qr5gKk8gw6FMkQ-@eZ#ZUv3CZQc
z{e*nSlXm8M5@@(&fG0_Rs?c!8K)+S;=Y`vaR|u~Zn(Iy2Un}`0;SYrO2!AXz*Q2oK
z_5jxBY2kB1?hm2<H$uK_OL@4EJ8UTPSGS1=3TFtbgnT8R@!TRwG+d#;6_U*+CdjKL
zuMu_#4aW@Px%-3Zx%Y{9j_?BE=Y`vaR|u~Zaw`+lT_?O*X!f5#|6|Dy2p<=k>u<zA
zC;0{8?}V=j-x0ni#OwN|JUsq1$d}7mex49+HQW{c^#w!|k7;Sp=fc2OcqfEw6#x3;
z@8`Dg9~=d#BAQ!QwfS@s|2+g1|4IB5ypHe>_8pHgIB_ZK%*4qfG1lHE!tEFHP7Uoa
z44gx7;&LQ;OhaB*qp$tLkDCKUFux|`_c{g;^W!-3^IMFtp9VqaB@C|P0`>Fb8hhBy
z!Tlm~CHaSMR|iF~+@mMqr8?NLT<ZODyAbx%An2?_2PGKL;m5T@4(4~?G<y$?`Qd9*
zGQZCt?59D{*^K-+PyEA=+X6)}zo!EE;nF^tAFrMLG|Xcg^1FeK)8WT`9&#|hUn4)d
zh4t%=({JzB5N4Y3IC&gWitm>_{KxofaR%+`M(vsZf!FGO9T0S$f*p!Z9xRu~_i+a6
z_j;hc=)z?E?nfAxFLbv#3P$f6|HDk!wWA_&q~iTPmP^00Oyrk5uEhXvO-iY{GfmLW
zImq6B^iBOXrtW!G?w7{@uwNoEKEcEOuN*&q^5n^h1o$8J2jKW<{)Y^{8jGtM3{@N>
zoOJ$&EmdTHIHzjMwRbgru`0YZ5AWBy+sIO|ys8v@4epSHW2IxOjsq`58CVwjZoM&D
z?L?<m&vk~@)L=KtrVubX^=D^f0FT@h!T&Fu5yk({Zpy;{qt3{||3^0E;(xR<eg@bF
zDxQCAc~#NY2@csH7FW5KM<-qmK8VrCJql(B%LoxJ9T{MRxID=Sap^8}OX)1ILAVo2
zYLBUnj*m{f=-_vrT8?}Qo2#ovs>ZWWLUonpuV87_Rpf#2<$+t>sh=~YJEc30+gW^Z
zRYqy`+zYGfst&D+JInJ%Z<@Y!$MtUx%-VFzR(Hyd!X4LNTD0x@`I`<pduP?MxqlpZ
z?xx$%&fEXQqDuzcc>TodAJ`PFbVj`N*kM)AIQ4T2ox`dIy34D=!)MR!;|$!oc+lXP
zeICu;>dv^dD748L7kl)N125S6PT`H$S8Z~~g&xg5`%6Wi-n6`G;8xs?DtrF8<y9Gp
zqT}4Dhs}8=AKTKC8p`#XGScL)Zi=MIzuFX?<cxY|4{Q+b4zfWwLub_tK#$F;Ic8G^
z{%=Qr&8mrx|M{jUSRr10Z22p9R(%a?u3aWG+ygL3bH0d?|18H(j|03AmH2!QKY$PN
zP?8toD_Baxi;*O>f1&xhAM%#KAiN!Uf+J!jG66@#TqeAN;Ufyy5i&gTB!<le+mQpd
z8dYX4@&Yf!E=(ivLNp<V6fZ<AOu}D5jL!?f@0j64{v7K6g7U!;u?%7F9x5iYR%7y;
z8RkuAa73JfF!mw-hNk=;kj@K1vVbHn1Zx;BhA+Si!EkgOVt40-Afu<x3$Yok`Dk8<
za#SV23qi(;ATI>JF8RC==QD0MUI>0M^!T(QTm)P2LeO)0l~5#kA)+wZD=)+gsAhl{
zVyzLAybu?odLNe;A`I6gc_GNb8sLTCWn6$4qJUzG7lJq61H2Hs*q{_I#AU2niWlNt
zG%>&n@f@>C@j~!>WsnzQB0J5^oF66mL+(fnz5p)-Z({#LybxniwG=Oe@pp<B;t#A@
ziWh=URsy^btk}okg?JoQP4YtUOZi9gLY#-<{|;V=Ev(n~V`c(_7h)#;d5gr|cp)~@
zIK>Mwl1)tULi~iWDPD*|_Tyf8A^2eB-@*&=7ORosg}9r&l;VXrg|R7Kh$u%$iWlNe
zw&<V13vmzzVt^N7C-V*PLflVh1b89%w*24Xh2Y((ATPxIl>Y`V1osmMc_Hp#c>!LC
zCiZ%O7b4930=y8snhx?p3}^ZPFGPsx1H2G?+7#r4xRh=U@IpMv_y8{i=T#anL<b89
z@<JR#MUWSQWUpzw5WJJ}AI=ML4c+MTLh#N*iWkDHB>`TD5o}(77lO|v_sR>g4EgSz
z7b3?jkttpX-U1;n#7Yc8P{BCa4D1^(#JfzoCB+MIIvW(=h4>!(AixV@*ew1AF9cVe
zATI>(h6Z^d3=c(s7h)Fe1H2G?nwc5og;+v^ATPvStZ|SR;t^T|c_HdqW{?*mmx>@S
zL?s;<<b@bRiy$w=W3>1u@j~!U`ag*mf~!uF7vdiJ>fgc(aUffe;)NjHbs8_k7{vR$
z5WCPnJ$NB_3-k0u8C>e~LVTAAoRSWx0=y7|ppBj5=HCQE%M0-rq$E?s6VRmdLa^7t
z$1q8}5O1RcW0Ru=_dp#2WkO%%9NXXLfe6K~gFZIJm&FTlK#H#cbb3x~YKpI6I$9As
z(9ci25Yv1ayb!#-89OM+3vsh}Axu4P@$JM5@q-@a+?pz<038~;&9?_H#GCZN?diM_
zzl&O4h$C6%AEE`j)W{#R(y#iB%80LG{A<39-?FCnUia<A3-N|unVk4w#=q&yd2!xi
zjr}p&lNX|dzI!X`^FrL5;)S>+mUQ@5cEAsOITR;FdhFI7yb!nfJP^_Nr&#yfeK{xo
zH03)|ybz`?ckYE3;vClKt~6eVlTp4qkuSyIkuiM8BgqRfDV-PMRod=nI3Uh~8MzM1
zjs0Y!dkJBFX&Rb<KinyX10sQp2jU!hCGvI;FuKDa^C_U^g_vr1A+CUYoYjFBVyfYV
zI0D7-Y0%L9;1hSM;f3G@AgPiJFT{a{7oq^Ay$TERLQLzs3l-ok=LF8-tX+^7!qPk7
zZq;tQ5R4Ho1fyR>!XPiiI>Y;bi@xD}Od8~cAk~D=3xW8N-2dnELYO$q3&HEfBrn8K
zs2k7NA2Z4PuoLa!8Ot@i5G^p}8T-JnM(}xxAtFh9!VBR!|F3u<zA!t7)D8c!yb!z-
zO<o9Mfejm82(A-*<Ao@O9d@}AUdB{#o#g~RgeQH&LbKtR=@9{w;NikX2k*CHA28ui
z6EvH~?=``NgkdJ@V+nrNi%iz<nTUl1TgtJp_K#!<Wzb-+HsLapU<tvzDS-X-M4Nbt
zpVA^9!3@NSZR7;r9dVtbQ|3ooGiqsSOIegs1~$ZF<1yGDT$d-e$=eetUHk=(y)Zun
zHqjgA2bK)xhmhGS-(ZCdvmu`MfDschd*FHh2ST))firQ!$ppF-oyJ!?c)HH91bR2@
zYz%cXU_E{mp~C3bhs?Hj2^mJ1W@94V3`mF?p~}W&bu%C##|ZOnOl~&=d>I7v4X1T8
za6C@%OLPHFG{HrL({P%mGO*bS8Qlz=XN5>N0~cB$+ReZvR><mRKthfgFCRdGmJ`q=
z$hbY!%|O%&8Ql!<XMhkB>1Kd;a3Dmx8L-1-A>3yUXgJ19|4o2~gSWsrImq9TSy{dj
zoADXLWS|d-bTh#Fc7}3*0lpgxA*Y*x<E@a@&A^FPh<-FdLuwEqi4m~PeP0L~mauMi
z+8KfdTg}dpsiqxhU~6E&R<ko=s%b|Zs2dotb?&rvZifO}*>lVgv<>LY?Pg$;jmhg~
z;7pvDS%iB{a0v$?Zytf#fH2Ag7ZLb!kr@OG%(OyAHv`pHh?srz%dB7tKw2SSymL5h
zFu{d{b8wnoXTS~`kbI;D4SM}D#PCEl2;asDf`(8x1AI%#ur)C7uoWWR4D7N(w3~sK
zaUwaF3cErrA#l{iz;UqADQ?G@pvbY8om7>j24g^(8k7NLYH$XWsX-bj2EN_XVHZcf
z&0~kKMdSZrs8}Xyd2y(6m?6HH1Vsd6u@k%veh*+hoeA}9oG}}<4sBw0tiXwmC0NHV
zBb<pdf*ejn9=`9vszA?Qj5CU5>f#V1DRItb8BKfW;!tsN9!HUZ)m#P(b_nPm3^I(~
zCa`Ou4iR}m?e`X`B-mLzp(Z?s6Y2<&{RMTvUDiufFvQ;Ce<Fj5b)DG|7Es|VBb<iQ
z&@nJ@fz=Z(G{MCLJLHeykk2)xE+)|P;A<dEFu{d{B{(r=U9(EAwE8Z<MiV@Wa2if5
zq;59@To193`pcq+D|gUG_+y;(5%k_Sj8!#(ZO8iKcBh<BO<!=(qB?{ROt6~2{A(A%
zYBa(e{OG4M_=)cyGzlI-nJ=(>LLc$pN*{p-xc@iw5tChP2G3gu`Uq_P#(r?IN9>V2
z0=vcQ!DbLHsUV9)SAaz#;q?y3u<L(Xl1D;}5@wruB;0G7-G1Ib$yy*bi3-aD5oD9_
z$qx*xgwlanAx*tIZGo}&)&B}>zb1x`Ai04)MLIDpMLKbDkgNa?D8)RHPC5Z^F)Fgq
z3s;}C!SYO0c%$H7@=VM(Gz-1ZASir_iG&v$??oz66Q5cljdOz8_4oapWiofu$qj~B
zkwgoO9-=CgQYcUY+cCWo6zxBoDBS7ScrVlweu+Lmg`ri5h+HA9JaJW61D6F=Sau8F
z$NS1g!K7g1m;f))O%>K@s3)ZqF+~=-i-Z)BNTJt<>=e0Zc^dnK*C*m4S>&KSGE?-~
zcV-I1L4o4L6k(m2GtC>us)oA~mUAMJ-Yv%eJvb-CGBNG{C_(xt$HaeKG!YjCXd?2^
z&|DHi4DtR(5S_Zuj1kG*d8ysymHRn0ZLKwp8=AXn>N-|qAMyJ7uC|ty*mBP8<bRt-
zBAMR_%x3M%Rh?$n^s2RW$SC>xOnPA-k7}YOZM*O%OcG<ka?sV>*4mjEyNa9Bld|17
zzrLaFB=lKhCwLR~#3X@!GW*Gc#1NL!V9yi~*ezZ;nJMrSUk#I{_*vJiam>bf^KV@%
zX+|0w5@s8HT_@_-(rCA_*K}I02eZ4~><u@$eQYX-B)@|R^k8=2IO{=~z|q*+xB>NU
zS=rgq)waIA(;v?@C)TZ9hjHD$pBd_mg^eHEvJxBeC1^)G`7w-F(aM@t>ssrXsmaq%
zgn5G5Gd?xoIU7Ej{DJk>##z?4er;PP>Q&R((A?16+Kjq`|Af7=x~`?A&QQ4^6!1IU
z{cj<CFiZ@l<Ng8qhkfUaG1qF%*h5@}Wu)4vX(D+5IB9zDL;UkuA<RJ9ZM!o1=Knuk
z#6O7@A~_X1>Kd9iOu|x+Pm$L8#v1ea@OM*2)O3<+;{TK+f-SRK-Z@uSwRWA<jvp(;
ztlZe>fTak_20lhtt>RMIYAU;~bzNs;gIPD78Z43RjrGl|nxQe&AdPShUTLo}pOh0o
zzSCJ#zo8EKH8wWb#a8Q=Z_eeQv2l%vnMkBV3KpyohFGH&d?oyu#+r33yM4*}=7t8;
z$Pdh_Zme62_kZWinVJ}J$bzMbC58cTRa-}5R!2+X;Fgt*4Gmbp|0RqOxLJ$u)O+KM
z;8*N4&WNfMXT+ROI3tpGBf{oQ=cI^R5qKmMIKocffW%uBmNNqPKg^vEazrEo7I_Hc
z_59>P`M{)P->2r?RsUdo+6NrIPnUP4X^fDZBb+d)Pd7@I76Q|U!tUHOh`^D+nT4iQ
z5Yfb4L_F1bmDmr=#nR($4BknwV~hJ~`A#<xCI$x(@v{C<A_m|X=_`dk@55Zlyf4J`
zr06C#3VDl|@&@6l!gGb&gl69>?7lAf8sW`C-Z*1EPYRzGz9xK27(s{8j(6CIg+kt0
zraV<xC0r}~g!jSv=M&xs>xWNxAFLlf;eD`v_=NWXe!vEyPk0~T2fV9u7(Z`-e4~@d
z=eb0_h(K%*HVMxXo-O3VAlh9l+#%!>U+S+C?i5}pyg_(}@E+m)!iR+~34bGeU1&Zh
zk^lRWKNM#2a}av-`+>lOWb?TRd9>tl!pTDOd5U<x?Zxy*3a=1eDg37JJHi`<w+IcN
z64L)z@}t5hgwG0}7yefGs_<<gcTcb$d^SbQ5E?!v$h{>O3X6qh!r{X4!bw8@&MEVo
zC7dtx`5%swZ1|mE*C4q`c!F@9@HF9O;kiQoL@dj>MCkKBd|C3>gx?lkFZ_Y<4&i-5
zpZ|gTRhaM3g)azS7QQC@qwqc9Uxk@?V$AeD|3iUfpZ|f|PZ;m>KU7FIJXFy0EkDLD
z60Q-p2{#B&5uPPHTewZgok+~5TliHW-x#ExPa}!^<w;_;kZ-(F_W2wJOXh30)Q=I4
z7xJe`sXs_qC7drb`@j%?l;m1rgRn(-f^ehI=ZiQ?vd<TBq2!B&{N+lP-z~gKxKsFD
z;Z4Fjh4%^{67o%L=EE0AiTq_M;!8qq5~KXO@GT+tnNjcJBxVV7g>hk#uv9oqI8HcG
zI88WH$X~`}zDEd`36B-l2^)pnzeW3Y;pxIH!i$Ap6!ORRX#XwY?ZUf-j|+b$<m;uh
zFBA?HjuiIfb(ksrT;XEjQNrVdD}~L%7U4(nKwKg_?j&Kob_%~Oyj6Io@IK*#Lhh$x
zx}OQnkJm!}mE_+FUlqP1d{5}&#Z{*FguR4)gg)QH0?9t#!!eRq3RemF+rG^21mOnZ
zDZ(wn&j@|Khi#I5zK6>t`+N`IknHn4+#uQKd$?0_Pu_<oq<>1tUp8d@ekFWW_@>b3
zd-$tlpYI`t@6b%wSJ+=zA{-(dAsi!|DBNENxBs8;MBuJLMMvY>iiXCO>sH&FY6^eC
z6M>Hub4(KYfJ+Q>jK_b5*>^l>m%!(xe_#nU2k)KW(%G45B>ei~SngQ2d;_%MiD9rC
zPs9@BwJ$sowa9N@cq0CSn^4CE>gTtk5oP;f1fAu$Z&bw!>G0#~AP3vA5DmTpcKxOI
z+tCHtPs1#}Tm-)`pu>-AhaAi=$a8>OPf5Rg24O!9v$zZSp()A3kJ|!GFhBAV(2n)P
zt)FCmJ$WJ?Lw?`zI}vt%exFA;m|q_9qg$9?Z=8O6zlJc=jK|62q*A;<+{1s2zZPfE
z?sKE|jVB^!^uF;#6b9PMyPJOf_}u_wxgB7RLy;fHq<{GBB?g9v(*?U)C_joP;t6C{
z=Vu1=^W!~5e-1Hv1nT!R13G-Wag!%aOazX~{U%QsKk0x82khrFMD*Z^*ni?AtNCc2
zh$ncX5+7rB4qKjx_8W4*7m@Kz@IY*uv&q|$Q8%Y{Q`zjg9nSXIgCEWR`KGcWcl+$b
zqnpZh0P`PnhW0sZOKqRS?x}UloKnjiF~VuTZPQ5av7E!4p<8Nm5cm2k?$DOme|RO!
zXkyU3@=DBvqX<6_{sA?6uW(bL@Ba*U3OXW(Bv&M!?RkKo;O<`V?U|S*DSm?X9H=hG
zxJ&U9kYzK>ZDc8af)|)@1TszW6I@EG^N~7~<R@?`MZMn4Et<(4_$hvZXHcE++4vmv
z`3c@YC;R*aW0_ZwpI``UC4Pb|8YcM(GH5y!|I+yh>X5(<ACrqt8)G;L!h9dw=O-A5
z*xmUF_>;>%KS2Uc`DlIue*XyY6P%CfALJ+aIU4Ts6D()uyYUmmsND%ahL47=&riUw
zjY)n25(ey*pI`^78Q>>)8Ggu|kmM&g1Rnpm`~)u}$0R?&IT$(teuD3yxdDEH5foGW
z1i5HSfS=&kSo8w?1f)<6@DuzQO$_i8e2xXB_z7~Dc2?|ijFC`T!s*M;f)qc&Ef{<O
zeu9J1nL&Pn;pp_t1zEf|5C%a=?vE)il6)q9c>XJhsYKm#u0*zjoxaDzYbkyL<L?wd
z!T+#kDSiUJ!y4cxV8uQLKfz0=YLcJe0QUHaeGJE7nUi}stGPa6+nj+7VAGIy-VAi%
z-@#81LK6f01n01*z48;h%SNR535wXn6hFasW|iV6IFv&y#ZT}%*82Wl<Iwk^vJtsg
za|}EXGuQQHWBTApsFV3{pB->^sBApMb|>?ZzP80vAa*#Jk7n8yPs{C%Ps7Z|`z$nB
z&CIQ3&QJ8IHR7B;c(2LH{F$<voBJ~krxZWIw>Z*M`~>9h4e%5Ej$(?RfG;x#_z8Bh
zpqDh*8t~J5tPp>l-TcUVKaQ4uyaDC^w)^pj@)+O$VGP6oKfyBQ8{j8+m(B?A6a0zs
zt3w5Mn<ho$e`Ud|LxZfG6DONske?tyIlxaqw%W{=kQ_EXem&<wYp8!8bV;aeQv6z$
z7vLwjgS{T$C*b?~L4E?4PCL=hZ*Kf*t~3FDf*DL7;3xPT-FUKZzcAj!i5K7}xPb8i
zege*`G=2io;iT~s6jBl7Cm_*q8b87F%;P(utV4j|vfq1{7yR;XJ1GOn1D#|<b{>qb
zgRdhQ<RvU{$vVpc8Zf2G@6S9$+59+cQ$|R?9~9Y~ha81wxxn&4x!spBpHHP5eSU)9
z!zU?z0<)F`_zCjqu>e28Nyuie`~>f!yHflFkFfJ+`g{aVd>%VzmM=%*_b}^y<0s(n
zw`Xn+6<&#ka3A*)I(<uupI`zT6yPUlVZR3W33&OM8Q>>)lKFimH0BbM-@-WWE(iGu
zKH#`IJJg>$H$r7i@j8|l;3xPx?F0M-UuAhgeu7765acJgk&O-V6Lcf%G=73odN#;U
z(4UnE@)MlQRs{J8en*QSKf#6k6#6Ie6FkGYcUh?DM&wDKN4VHs9xD8ikvBNmTofso
zQC8w)vvd9@B@cW(^R!U-eJF~!>LmFIPNA>%%1^KhJ>y0)vN3sz-7@?)qZ<P|j&LMn
z1XlWD_dx13ZDtw$IQ-A%5I+h54f_&9J(J=m7|w#ng-dvA4O<d3GCI)!@Do&{$U$$S
ze|qo}90vQ-6SZ)<lbDHrZi2j7;3xPAR4IM}yqrH0v9S$q_|GUj(T<LF25&&SPajNH
ziqi()i*imKycz0K244@8lLsG(Dr|J3a}W{R<XTb#GUFy`4m^|{-GzTX&4CxE<|HQA
z?)F)ST)dIcL^8_Fe~vfs9yEz>fOlbH$NT&NPW(v9YkUfTQ2Y$kF}Bv1!|{IT+gMAq
z?}5lHRF)CHkoK+7ezS}mjgN$PVr_nYIq^5(vRJz>gZE$oD|SNEI|K<(kDo-ddBGYt
z^?1Oyb8I;e_9*9}R5@S6K#4u<+k^Mu5p-$nk*N0w^7WYIfWlZtEc@%sd@3syi52WZ
z+c`id!R4{cSpGMSoDpBd_^2;?@yT#nEauxs<Ad1fte6^|6JNpjY+ufcf05~PVx=rB
zR8|0A4@W54g}#gRig{xopf=~kvL~X}r3;+cc|Om96X&`dJKvW>@!vD=3u1lPi*&GY
z_-FmHqVez1;TQUHPW&FW<)T<AvksN1F56-w4=^(8@+}k}$+#Q&MYquTpNo07K$Xpr
z@F`f8aXNk&cD%zOl=HTB*3cqGxNi1jq}qg_E+@Tqn(&tgvPKqDFO#qOCNmuGb2K5j
zc-Gir>SgjH-{f@1yOAahXn0m-G4(R}jc@Xy<Ncf_Z=m$7{feoVNiPg1TVL1lKA_FP
zm^fJn6f;6Ll}Q`4DFLB;G&&;dpkhYIW@*wU)A8og=GSmS)~sSi$mXP^O>f6*qRkgs
z<%5eEA)CvSHiI4SJlgPaPS(6)M!<%1?oI@a|Kg5!Elo1ntObSC%j8$S$vDS*oF+H0
z7pe=XmkAeDlS_@`y+ae;=gwMINWDx(`X+Zc-T;Kld22iC*h1=Mas-0Lf2YHL(`fSp
zw&}P+M#$y_-{!-R<JHpUTdeTPLPp5u^GO@e@y?_TUsK9jRmce0d_QTE?RejyO+I~d
zd?6!b^K8-v&UuhFc^q7=g^YkrUzE%{RKEXSr^y=_@>v~))XSvIH-Z215iWm`<L|^m
z>Sa>po4|jQX~N%Q$=X;*y-b>Y6Zr2Knw&|K(+a7V$@vH-{dWp&UgOx>T*wI7T<6=+
ze^=1v8QOfhkP)(ZGHC<<-AkLdF_^Q?DP)9f-c8!Tf4`>9E%fmPg^Z9*3GN`-`2hdr
zKqxQA`jEA)kP)t1KAV2HL{qgqhxNErv$A|CN5_{m0n4w)n9BN!=34m>*5)eBs`BY{
z_)g8Aa{f?F*0(iN%J1UXxZa-=kD!LvqG;1!`Di|?G@Y4!zleHNn<kI@Cg`twXflc|
zyS<2dnY`nh?C*Fl(_}jb&pk!d%VYrF;xh$3;&?HH%Xv#L>%JoDWpWUL#y>Y<ypN&H
zHEhd6MU0S5oo{moY!=ey0#^8^MU0TmS-wps){8FMd<jcv*3XI<A)Bjxn_uQS-WO@Z
zpN`4;MG+%p^N??IM{mcwl{PC_=jV$UA)D6`G|fV{@1hBRX(sD8MbyhAA1(E#L>S@n
zdpT=fEutR1ejn@h$Dpg``U%=_qmK!Ov-AI4M7{D{?VG&jct_EM%URZ6il~>#xd<9>
z{t}+r2%#iQPlenf#>nW}q!E_iZW^`GDAO%sjEtW2jqZRy@1@aC*vK5Wh%v5P663(_
z<H|23vsssZu9nr3)46E%_eHbH4lnR$!eGbi5257i^!`A%kTJ-S?=NH(`J!1_mIu?!
zXPOTBaj;v+7^Jz3UP>gzEY_mj)g&otVwH!wnn5K;vQi^mO_LICP|h0VY7Uhg$$qYI
zHBn0V_FUFDH~4w;n`CWfINnpNO^ikpQJ$^MJFMKKWUIM07WdOY_z=?{VROlvHN`Dt
z1bj`KnZC{GjyIk*+ga}e+(JgkrV&BAj-b<)(C9Rdp@ZB)#>nWLq!GIRBpQ8+ZJh2F
zGDb$<Ng82<e~CsPupef-g^ZEW6G<a<|2;G!vrpC>w~#S1dN*kVfBc$8d^DeRh+D`Q
z^v+9k_@RF9m{BkWPae#~fIo^6F5$0RWF77nG6MPX^LU|e1Aok<&Ed@U2)B?CvRQ{<
z(jN^pdX+|t+(O34=+dMS{Bbso(8u`Lb_*FJqdSsD@W;1l#1}5ImbrzDk<p7uBlzQS
z8Xd!B^(eQHF*1tbDTA#O{PAZRO{D{tyM>H_KbEjxSEP;bX^1iYK$0;Cmz>Qp)Zi8}
zLiyGPY!=d{KZkjfTgV95@EY(e1WnoaR^xTi=t)lM7Ppu&%4lcMXgiILWN9b3g^Ym_
zN8=+wquXiJ%JH$zEo6-A4s}n)sCN&_arqsI#}_R)?$>blf7oKjonB-@P$zH>=MO@-
zGm3Zt%y-MGshf+E+?l1k2;KqtBAmk(IPR>Rdk}gV=L<N8^V-{;ZFIdblKF<$a9)4A
zb7H*wo&lLG$RjSIT~#hCbOPixI7iM!2H!-5M!5?^UHD(^jvwVNb}M<UJp;v#cHQyt
zBhOgxSgzytafjySXNPl(a+gN>z&sDt4wXCE+0&uK4WRx`ICpCHf!POSliMjnG4Ktx
zo>GGgy=)VenGefpn4VE3@obV<+|ACmIgm{$t5;fv*{(Y;pZc63$Zi~(*DF8GJ~wDT
z1x>|0%WRnC<-6hBV8(r581-vP!@kDCOBJ2p&*2xKf`0Ds99w9={~pGw40n1q9gXI|
zvGiD}8f^T`2A3HZV#O+-6!7tk9Cpgk3U@}1-;->9AGfbNGa`yBy!?~$T_|$XYz%_o
z&?S3bx)H&Qr5kznW*4KV5;Yoi&Svbo&bnweDl@vmVacDFnQL-EB{4F2;PVdWsRlWR
z5XOaL&toPOApRj7iqn!)F~lT@!2jJ2R2or>2vsJygy1J%)SXJc1o}N3)1d=T3SlPB
zkkej3oP*ONJ62f%gMNn9febmj(~c-4kg5<^W7dB$UlHwbFg}EJfC#4{+-cA{hU-Jm
zLn$%>Dfm3jl!BbFh}#3CRSHc7hMe);MC+HOhazZ;7@w?Eu`$CxRMtOe6Fh=4Umy(I
zpUHIJ$1Ej>5o~d~AF<`psh_%{y`yb)M_o%|RrA`$&cuifQznmGv5y=Z*hMq8wXL;r
zY-8QZ<`vDY^=sEPG_Gi=t8Z#<ZTy$y-FZ^yKbY^@=9Mc}*VnH|ultmW2^E!o3;w|p
z(sPzq9NQD~td9cwn7GfDzf}A0BnL6OpW0gR6X!Kub=Wu9S<z(P!0~XI!bQOe--EXn
z!v+077SbzGk?^8J!M0H5Ws?*GNGgCFKnbOOkpeGgkYQu+?f|($_;^rKg!_|gVVsu_
zOJW!d`H_l5q!KyigSsJn4CBKCD@e=W<%XAnFCjddx*^FlIVcG>UDIT<f;Q!8HsSTq
znGC>M(kEP!78&Y`nSg!XHLJ{4#m+_eA@ltzCvflA?B=fO#uMkYHZ*QnLI+e%n6fAJ
zL~M(!S=E3c(^9jctsTFUew6*C^BTNdvBwmX#vd@b2bsaF>LY57n6>24ngz2K%v(_9
z@K?{VGjdK_<Eom<@e?MQpDEr0<3Z4l#n}z4+~;1m)@*H0+w>l^X0CgpLg?A*npMpk
zup89YImw9-@R)H|FlV!Wj$X0bp#!Fiu&bZWO}2LN(m8VuUc6YlMH@Rh8@ZR-?1mSs
zLt`EGnf^1l6@oRKI6;2u!j{;sG-tEktJ*Ohu#t6DD|XJ-x3#TlZge`ZGnKtD8w13t
znccjayV|)$bx!5}fA6o9C&sqax34>>zO4fr^T)P~huqb)u4N@~)!MeYuCZ7!59(}N
z)dfXeM}5;l7?dYY?i|~a7`wV*eO<?@u@e$wkDLgGh1RyQon0Nx^+>X|xvsOhbv2aa
z03ZcJl6v9eP%#AEWd|19T?3MVrZzm34n~`y!PSCH9P2EfhT%EbZF9BBB1q|Anu*>B
zY|u<?#fJ4BX5nOvT2`ZllmpEz?dv)kYudXy0%L04u?N>2F>f)Z)0{&sy}~MgN^*8{
z8l&^}LKmUAOG7h#KQ?_taJZ|qptB}pD&t+yniR=IO^xB62pXY^veLSO0olC4K|&5o
zY~Su|>^W-90uju^%tF%yzez|vrSgCYL0_b;bY_uD>sgZr9p2c|*s;2?wf>~EXr>M}
z7X_FClhb?2!HbvFRLz=q_|ocwlf}YHE2-USo7UlbAkg@TtCMjYdFHp+0w0oCr?APq
zxwWBZeT`d#Zkn*)Wb0}}!{M*o#!tI(a_nI=YIS6TdgPiW8%NS8;I8DyLwfBoG%WMS
z;+pEJswIJihr@<!Ai;t-oG?$49zXox1&82M<lyS+BdgO4&5+{!1I5TckxIlLTNvra
zXNFD0_aes!m;>7C*I?MD*BY%{U*Ci-YFpWvYNBC+nF3?2B*8RhWbIBql4iobw5vu>
zq7`TZuIJ~F?c#l)E&;*E;rLJw7Q_|Lj+&Kq<U(21(b%}Qxf64f+sYlE69kQ1dU#ta
zKF|E?gU%D18yqapW~$j7*4LZv@Htv|f$g;04`DkYQ>-TbXV5IHPR_@rIN8JC?YTNw
z7jtoK?rcD7_K?IM?~{{_Odn=;p!3oq=x%>>1axK%NDkXs)rTxS;@|~KG;ottDuD#-
zGp!pvFHtauMY^*08mHQZ3)-~K#0LRa<RDGU?tRUfbNG>S4y##W#;E!5pcO9(s*h-E
zAZ11eCRax@xTsPc%zj#8FXd)eliQ-ka_}UF{46vpK-+@)SA&0}-Sj-8Os#mS5v)?>
z<kW;;Ja54vOAnt_{Wm(xT%dM>mxPyvPHS5SNH|Cb5^%1a4e4drOHOh(*~z++#3pSk
zaa|es)U`ZEjddN);+i>Ju98E&xv?>=h~y`#WeQ1gFIfT-BwUAfa`J;wWIe9CPV553
z5oT1~2E)p<cJib;b444hC03X{fAHDM)s<`47~&Hw3d|QH8&|woj?%q}W!bnn?NYg>
z)htcxQ70tDe{+?>vf1Uy9=D5w?b?RUwwfl;PhkSDG+!P3>)C1)ZHi^1NPLnk$xt`>
zYbXY|Suu?xOmXdVkpG@~)?U1?ZtOz$H1awd1FNB7PnMdn=Bnv$vD55*=CDpdpPMOe
zE84l56jggjiV=zh4GY_vnzeOiU0g|WD=l(+NZ_w4Tsig-&El+2u@tZF!UqTZSqDes
z8r_h=iP_6iVPQ4Kj7iSIRhR&l87b-a-DZ^eiiP>+e{^Z32~0+=06v`#YUp3P*ze`3
z`OI1N4^i#xq4jbOmpPw^XSWV9k^hg`d2mlOjhm;CcOZ1|HrK4&yfZV-3V%9uf$Pi~
z4MiPqH#zPQ1ii_N#~$HCax#yIxqUMV+<tC6T<8vP2fAeSNk9C%aMWfvZ*bdo@(A;8
zS>OPvX+YxbHQZwh9AV^uXH0=3!!X%zNNQ5I?x+eUcQ{#tu({8eG)6og%><6H<KLvU
z%CLhc27x1NcF&{~e-Aegw(OWz)5qlI8Jo(^?D?_VKCF`Wh53NeKPcDx0+4b?5BaPf
z^2I&mulJB|>LGKrNWXx#gg@nGHB65&wr2VAzbg3iogYr-f-vxznAG{}Gi-WX!qbGR
zfCX2o9+^-TurOC5Jxq+w+{7lA5XVOd4{J{$VgPL-;z`|^L_FTwN-P8sH4y|t7ZL}G
z;{YATJL=?+;GE%aUE^H`gB**Lk;HHf4JBg8jFBEsolHFYly-B4yjxEBC}E@Uc%i8;
z;!l-)u5g=>`@oo<eM!7Vc(d?c;giDWg|7+U5*p4Sq&J*HK*Ko%G~5Y5!;t_qoI^mv
zIRrGEL%?$}eOdk&gxvB&8E<tMG~5V~4JQKd57LvIn|6lV05}8Fp7P;B!$ko3c*!RT
zw+g=?yh?b3@Lu5)Lc<k+eBO}kVmV<seS~I@KjfK``E!?yKTg;p<ZrrBf3=YBrBXJW
zLqIRX$^}Bc&CK{&!i7S<+eCe<kgsu5{=Sf}@KAnP$lpMvoPlRr#C&0?uu`~2xKYSG
zG_=1|xKntG@P6Ub!ruzt6J}w+GyOo}DB)D$eBrS|zBNJnjly$;JA~H=Zxix|?PzcI
zR0B`LgIvnz2`>{~Bm9Zb{MJ3}UXlDKVJRL4G5rMLY+<!<rLaS|S-4I372);5yM>Pn
z`N9zMe_I&AT0og^01-zB4d)Q#`I0XYUL|~9_^L1m53ZR0XyIz%1|fIBG5$>97lfA!
z`Nk*XuNGb_d|3E|@M+;LA@^)C9UrO_-xR(pjNoIC`a<C-VYP6jutT_6xJ~%K?0pG*
zRMq+Ry|ZN|8HOYT?qq|3gdM^vB7%kxMnF&q$fDG21QH|(CSh{{1gmJNWm6$RhPt)2
z)~Z$OUg}o2DlWC|;=b0kwQ8$;&vVXuXKun0w99AzKQ5d+=RM~=@7d2?=AP$XE_kEh
zy@JmRz9;yVU@{g~=9evaq~LLavji6iE)zUo@KV9+1fLRoUGOtOz81xNItk_p77A7h
zDy|^t{X*nN1wRt(ggDwcQt%YPRf1OtJ|Ot6V6dZ3H%M^0;4;A$LA-^g?7uGP!-<~x
z^%a~fSTDF)@VA052<{ck!wHM&hX@`kI7RRj!5YD3f<F}8EO?9HbAtaA?3S+Wj}u%V
z_#?qz3qB?IxnL&F%`8`M!AXL(f*S>I5qv@LJ;5&p{W!PN&OpJ@g5`pX1y>1PBzT$N
zwSspDJ}mf=;5ULjaKdLkQNhy$HwfM=_`Kj=!4R%Bm~N=xOu;h+cM9Gw_?}=#T$?am
zSHU8|`GP+Zyk786f^Q0bLd2T>H^DE7nBzfQ>kv}~I}?#lMC5$Iz7jrM<dK3=!AXKA
z5|RF7kxvz@l<+!{@p7=rcbSB*5&1m99}!XB>m>e0L0qn=aGVYmVmd3t@K)GMu%F-%
z!6O9K^%v}p6PfQLF`rWfs|0HV7YjBCt`uA&$aj~RJ|=jz;5C9b3f?04d%^n!9~XQ|
z@GZgj1V0h{n;_qUVt#3YnS!~3Jq7uhXX^0{DdIT6wj5WpB>WUXzCA_#C4y%Qa+e9i
z*9oo{#Od2`;aq69KSZTx_m9mjg=u5Bu!f-<RlHHqxT3bHyaI@4849ayAAYfGG78kw
zv4V=mMosR)z=C~lNdD)EKkR!zwj+<>8sdL(xvGxt_=_fw-vzhTV;qm(aOjS9^#((S
zX`K0Pg=`<}KOO_%aEW3R!tt0lOuzMmWeInz+A+V$aCRBsH6De#gPkph9XA28)84hP
zw;BPo$Fk5S?ahX>)4*$-j~lBxyD=Pb3mtyy{S6JuPXyVA?VXPRXTAf*aM!iYm*IB4
zE8w@&(8fl*F&d#q4m)lMWT(A5@un2#0PBHEnYg|6@Y`wNHEw`C>e+`Kw+;bLdyhKo
z;Zh@RZwLH#8rt|h?B(Dd#6Ik}W&}9xy$E}3SC$XcFm8|Q6w`1#@OUYLKBs~ljHA0*
z(AEpUvs82lw%$GBx1&}=k7LL_>~VEB0-WW0!%<(H%H!qZ`iSZ+w$oqR#vb$KL39ic
z<5}qKLLg3aiWQmprou5#M{^llhZ@Es2(u5{9xi8E>HQVud&O1)+IoXVj2Iqq9EZUB
zapVZ4-#+ih7d%<vmQv64*1R9N>%6}-dbO0AtJkhxoi~29r~LcH{Xy=);CYw{&)F@d
z>Z1SH+#kbu(ceEj8lf)Jued*cfI*tz{x~)ny`XN5kIJl|mMckdfAF(n3GR=H)N0NB
z@dhnpt0C_S{YktTPjG+ml<F=;jLrS=9tMQX{qYwJkXGCuo*)8*`(p$Z<J=$jQT0vy
zY0dpnj0CN@KSrS~Z0?V*QLufvKPI9yHuuNls7?FaA7`K_4(^XitesBok8Nm1oBM<N
z-uLDHAeoxx{s=?Y=Kh$AqQ<#D-pBd=fZQLGP!R|B$HgeMgZrZpE&gq}KOTa`IQPc}
z=6#gVA{e2cqq+|6j~Nsb+#heCE)MRGpQBG4+#m0<Xvc`Dj8Hz)9xGxvw2c`hxIZ3c
zV>q}!F2rCtAooWfbhVTF<0xGCek<;eekfXk`$M&Ng8Sp=ELnp4qX=E&;QnC2zAN{K
zqK0UX`(q@!@H=pS@WG*j`(qN@^MKqR9jTn){y2_ROmKhP&)5X_hoAj;K<*E2IQp+}
zf85T2pWyzul_NdD{qYbB`Eoi5I$U`(LXS~7!ToV3YxG7)QxVJ!{oA-d@UD3)?vLBp
z7!K|a?yNc(_s10+YBetZWn5#iMVZ@izYX`tdCbqj{jrL@?%@6)ld6;Z<15Mz?vGWR
zzz*(@y|m}x{wQKI9)$a24C5W#ADmaMxIeHdur>DwIU^6w{jq^IzTey*>p1rI&;6m+
z5(oFk=WHPd_XoGa9gzFuQ*_UPxj#r3`5)r`=+6o{xIc1OY6tfRnJ^E={qYDF#dWT%
z2chT6n{7SGUOou-$6eHSaDVWrW-IQGH>q$??vF<}^?su1McjE;n${Q0)5-nu4JVV6
z`{QUfpp*N9)Do?@Kc?~w_HW|;c$#zVKfwLbpKbMD;r_URHArxOJj03U<o;NL_=9kN
zd<Fegkq8>y=Ki<>!wlRX7a-`s+#l*LvfD`X#HwzWqJvg;y9@c8-Hmt2XLT!w(KEZ9
zjIIUu2MM6#+#ff>cx&ztKJ#wP{jrV-T62G-L&@ji?G89Mh70${OBlz25jKa0VUf!&
zaHP%k;j;KETVSLu3-`xS2~Liw)E|}L<Ot$|C2+KDPq;ru+cLO6j;F$yIQPe`!u_Gj
zal5T2+#h$e$>+{QK8pL}E?XbmAAdqa1@3Om{qeqEbARMA&%gLH_Mq<M{`e~k{h?hc
zk2Rd}AK9|k`W#&n_}JDL?vGFG!UU}xbWPw>TTa#7AD{W#a(~Q4c7eb8ZSId-6WkxS
z+gu-p6=4V5VaqP7g|_buq><Al&i!$h&Gq58nppO`Z8>PIWm$jMhWlgJ0k}VoVQ>Ea
zpxhsRv|~HmA0;SaJKP`raXHWq_lMfJdT{QKr_l!OaeoZN#A%QFV+8Be4)@15=&bg*
zKkCp|?Qwtb=iGL<KW<_B9i01P7p8bS+#lz%;s@vc_!U*!;r`&h*7mqR=CU8!;r{qJ
z+pit&k7L<3?QnnW#&~Xr`{M?x9Gv?jmE-T=+#d_s#0Tg8_z6|o;r{qN$JUyIbAOOt
z{old;v72q&4)@0!?9Vv&M;#`7g8PGX^a<{dF&rI-#QpIN)|>?Q$5U*TIQPe5j*b5Y
z_s1p<o`0SDV-W|>e~J6!O14`&+#e0>(}Qz={F!DB&i&EICFR?2e{^K$f1kKNE?~bT
zxIema;2x0sgFO1}a(^sfvn9AcPUMo%9{0ykwqt_(qk*k-K<*E|iQ(Y>=*dDQxIa#1
z4GzftQ9{e@aesWm`I_MVxQc~qhx>zHerS*TV-CyxZ{hy9fOTw-`{PdbLwnpGQI@+s
z?vHo5@+7!Fu403?!~H>C!uGg7_;r$Yxj(+7(!YiK!$V8$aew%^thUGfL1s?}_eTc%
zwH@w{Rcz;WxIg;fA>+S?`=cXAY<t`v1sop^?vL?kA9Hkq`(ry+NFH(Sk1?&eKTg9`
z0v|{#?vKxqv3cx1+#iLlxj%UAEqoyS)mw3Y@cP><3h?rKEW#A`#{%k&SKJ?~5ViuY
z?*x>n9qtcusL%yI_aEl|Q2Zrb;w&LTt6>S@NSsz99A_F4jZ9%E5iv^$PDIRhrY98=
z*hWa#kt^I8%C08m=;{H7Nn2WvZhgSJk%ON<Bg%tL@BV+1`-5|6|J)zNoLR<H!eltj
z{Xrj-w9ox9Noma>*vY5G63J&Ed_PAK!odAOV8-PBARY%N+#mGX21^_UOAy}bz~TW@
ziu;2lJ{0bcAoR%nLDUVi5x#v7nkLH!QPS|YI{hXJ((~6|N$-JI9SJ57{G5x_gJVS9
zN+(T*S0^|)69{#jhf~hN3GFZw$RV<qd_S2$)Tifh4k?{iHNPBNPD|BizCqA|D^zT<
znuq;O5YW%ucBXxC6@)?q2@#G#r#4GzmD=*AYWQ$|=Q~Uy;nYZ}@}Nv0_q1XHDe(G-
z2?a=Jue*;o#k~Y<9v}hn20_C?ZV-(<ya(d~$!*OAGMls=?QwzRQ>XF!%mrfa8*_Yb
z9?jc!N2}hx2<DZl<=9}RcDTj&%6_jILL4u@Icli3FsmJnj(snOc|#8KhKx{ai|qC<
z#Uir=8#fgxi2iF+gS4F=-**xa$28yuQEV)A419anm~#*3VOo&H_I}5vTQuB$7(u>0
zyN5c1VJ|gOI+vyYPn;iz89x41h7ad#I?Uxkax%4p)ZS%^CQ0yJ9Om+fGpT9bmj4o$
z$6@M@e}TH=TarGh`=QeB8{J3ztg{ah8qaHoxj?{O!t1}b7kA%NE)e_9O)ltAaL0v;
zlN}^Z({z{%Br>(3zOt&ZvA&@(GIHS1!9zw4JbgIG3>Vfn^!=`PKl(}9UK}7VJ}VUL
zp!RFo54-rF>wk$0<Se`3d=}$4zRz4BY~%k0E)aEA$Zx_&g4AuMgCr2^FBfMA7YITe
zS5NzJf!G(B4xP4KAaVoa&}hpA0u3h@h<%mT=3-WJf$(8Axj;BR$OW>R*jYG0ut91a
zWo#T;PsAR!4Mgle+d>2v2;Ts79p(Z#%msqSz1-`3m<vR=!(lEE-42JjKy*7C<^s{}
zaF`23x5HsB5Zw-kxj=L~9OeQ+JKz`L`*}SH<mM0JQ-W^^z9;yva)I!TDcT<|I7M)p
z;2c4IGmLswf;EDCyNcm!1r_HT<e!LqiD0uJe%{8u9C;%HdOVn(cVoo=C^rahItm)9
z78T5^s#vlBzfH`q2c?MemseCYR4sMJ;+K4<Sl&=xx1dURM|7HfLl*H1D`FAEB}M^%
z#V0qaBiH%(tP7Oz^KwCX6TTr(v7`xR5Bc~$af9%_)IRLH=>Z79ON~aML@Xa>7!%+p
z#{_lg_;wCotih0oAAC{%P`E*M!QN_QKzkfZw!OC8AU`@pZjdk0pw~DGVtePqwzD3E
zV+>;_BAGA4?R?vEgIodbjR@lH!?xF!8)Oe&GUD4vw1;=t;`VrdX{UkLxEJ=QXCHPP
z??;{G``BUcVB8>2!CqI~qu7USuPrx-0iFr=6U#^H54*nCz|S;;;dp!!IW%sNTqIbk
zQs_UlL3fX!4#oX6^f-p>gZc8f8_ro@KgySiFqW?qoL#=Q+#tK!*t6?P#LGMJ;{)jJ
zLSTE`AlDuuH%J)ednIl?(Wiq(j66b7eaN5oxj}{wIaF?t*~k+|D{hd%H?O@u2u9K@
z!}rVVb*|OpRwuQ1%Ey(h&Kq0aVl)?Z-`)AS)p^-wb5W1otMgibou4pzrXRnyEdBU<
z%gnrpVQe<?_Wu2wy?EX7`oVXt?&p0Xc)ZbbZCMcUAHHq&tSx%~?PL`aK**bK2bA9r
z|0{3rimDPF<j)d3OVRz{F(<(j`~yba@9bW3Bm_UmA3ESgx(hK|68s=*f(V*|Bnf_y
zOOg>Z4dcNT=LdP42^CxElrSfv%j4Zitr$|fPR!(7a(R+EQSy6#fmesY55n!}34V~j
zK*fC&Vr+hp-H5jNL5gWBKVv3zy!TRZ7)vGmASB{R@PlMibu|98<_Bp+0@FPi&kei-
zLM)*>g0`^vLHH%|efdH1P#T*bq!${ceSVNK6ve?0G7RgdlOKdzUu}Mn6dM0^_Gc(c
zM~~0L6%uSLzg8*Wcl)7h^MjCtBF+!;3!K9b$PdCVQakuT$S>*O2kC`A`?mZbU%+CV
zA7mc$PVj?Vgz7r@K}Jzb@Ppihx;Xej_F{2y@PibxqzQhIWTs8<gVZvk1V0G3OE~#K
z&O@su_(6V$!IyM=a(9@(PSy~~DxLfw1JLPCevsQKPfNaqt(<qR%SgE#z9C4gJ_y>)
zNIwUymf#0b?VaEUIg2Gr@PqV0*Esk=Sg>!w5At^u)t|J){|DqAdI}>VDZvkNEQ`6!
zcNr{V&ntE*kA^R`E4uJI@PlNaiVl8|QEblx@`I#MIl&JykX20ZgZz@Q34V}L4zUD3
z$jdDC!yN{pF0Q;jp*gJ6BLRL;)Ri|Nt#nC+k@Q$vi|VPt5EmOskEgTtuDp>D8;qpg
zNxH_PLnN+CdMa(IN?RD3PRmcHl__ytTInK~`m>lS4!z6al;8(h&yk+s2Z=B?!4E<@
zpriyp2>ai`55iB>C%q|DHS>%NlLaERNN4qj+MTcDABLk}79z^as4h=oAolSjmAU-n
z`LU{Lx56bAGOW#P3<p0*fDOCAm2r=%lHdA-882{k)pF2U#-Zlm2ieO?Ep+++ftlpW
z%dqBCzt*-t*!nH!L7l5h8oI=lH{4=VIr%~A+3OB|kPNiDlOJRcWd}dViJZU=evpr7
z&%qCJ6`Rq)4{`=4-dU~y8wWHj))vM)_(3?YTJeMYnHgN^O6TNr=RNAO?q<NxUBRQF
z>CSu6YfWI4e&tF%8(F*a_IRzgY2*9N4>FhCWb=c3gEk2!<(d9FQ3Fe@B@TX&o@_A(
zKS*D;aBnk3Mg#^IEAI0w#^3O>Xr%-{$UW@*LNh%Hoyz_Did|@|E&HrL(R7iSUV$;{
z$_pAP^jJ_<tDMWo+?}-Am2?V*k~N2>*0{n~DpkXp&qiPCO4t49vC>!}2R}$7`_;h@
z(#%qy=jx~@?gZ;W+B@Gh;1XqTs`Uq;lON=A_OgQ?q>=eusL4EBd5f*vsPEthxtaN`
zccq?&!n*TTo7SsTaPouj!|q8J=@Pi}cAC}=oO(`vkO!HklON<xPA(@uNPo@_CqKwW
zCfRIrjNE5hO+17BoA^O)=Uj8}gM7(0yUZ1SK+WytMhX{23aYzujTCmyGYL8C<D``?
zH&=pet~yB<yHeP>*?jtYV1AINkc;W_q+k-|n0ffCmNX173x1!6C$k)rlh0n;#;Wi^
z_?yBpI13&bKe?B(1_^$Ufy~&+4^oYI@Pmv;mR&t4qSx$;D)`s9e7}a3ZquN@Dw2va
z8xd|`F(b<`%)k$_0zn7n2O;N@(QPj3y{g*+bkNFfS0JCWyYW}Tv%1|1%V%~gK-YpF
z<RnDI`9aQu@z(qxpP~S*`9bQKpfx`Tzws^nAQ^$n{3%aDwtkD22*hlj4Z|XDQedY|
zmEp2Bql|%{+Opg7<3tv?+~4JBBqn`DA!-=7BEj2nG)8aWO50x0dIL=sxXPA8);5;(
zYJcaxDt)Tq-+<}|ekOb&;XrO6Wg$#hlWC`0AY%{Of=j~R&_02PO{3wl!c5jZ(CL>d
z-e*-(zlSX+SyRw@fjm3C-%4Y-^8-@upv4W<fu6RUYF)$hy#jriInGCDC^nD(IW|Y{
zfcF&$nc=|PK+5M(=y8G(IMptTVSUW9mD;k)A_ID$EFg9C=r$|2^YUBs*k%>B9JHQi
zT`B`TXqwzvsx0%IWg)SlpKO7Fs(|-w2q}-F-dPxl>Vxfj-G(;+A^$~;43K*;LO$v~
z241-q^bVv7>D@u@!EjM2vsLi@_^DJ$!_)z}2g5~Wt*x@k@N$LA&p^8*56NM;s9bHU
z>@~cXP{oa6g4~1QqVh1jy1e*E?QPWg8lxNJ9*hv3592zh(@WGzrp}lgMu<*2#+0^`
zgqa8-|0}cx$UPV#IwRsb9Sv_!>P%pf$LBCYbWV=zbThmYsZ)$u19A^WKqnuaem1<S
z{Vc;<OO*}?1i1&pMP;Y0GRW|5pvo5ZLP?n6qH?dTQfhdALzNjAG9dS0xTw5ktNhOJ
zK0}qWsd93d;i8g^F|6v1$EaQ|viYa6PN#+$Avy)N&R&<{&4rNvI~KSi%m~pbiR*X`
z?^x<w$@ZHcW`yW0jq9Ws-YV+!WZNtZGeUHl<2q=Z3#ikZgR3sg2<VWI=q`Be_WKo8
z$iWA44~C1%9$N+Nx0@=TW6c4%2g60hjfXeN3fk{8svN^6J|oO<QR!u?p#8eQpI=Fp
zm0^a9$|QK>?ROM)F6P);6J~_y)Y&?0zaLQN9O|4GW`yW$itC{L&Y{j%7@Wx$h8ZC`
zx5RbOepgZFQMU0#VMd6~^Kl)t-$T^7oBg>d%m~xWCr2sBJ@iz~f1mYfmRXtKfum!G
zOu+oBFc^|Am${ZdjHS6+W>tO<EE^#A(DNt%XS8yi%#{46I5uvy=fvYEVJ&EDRZDk5
z_2JLwijaI;Hp5YDs%)@T&|j;m!kf9|yR#WCD!;K+jx@YiP-Qs>&%N0U7nNshmB$V5
z161L2x#S1487?Yc!K?ZUpMdecOPyb_E`Q8sgy?il7acqW@^*lbzmo-iGMf>iQ)KIa
z!_PZ}I(W!sB>y>^5u!8S)_Emlcu%6v7Oc`B_h5wRTxjdylM3Dy)Tv{cU(IHO===&^
z)qd#q%c$}Xnt3;y;i9tJRza`tqRPXZ5+7zW9KHTL%l4VGskq@;*{nCbpD@8I9FkvT
zGhA%4^_0p-hBpKLeEwpb{B<_NMP&lKsx@ChOC1Rzw=-MHWo9!*l=!g(t%T)wE|t!q
zQj(d?7*X0}EBy}bc@CBKuwOv#!5Gub&E~)bxrc6-+#^_)&ZaD@xxAkyxrbwweZ#i6
zx0~U8iWX<F*+A~W7+5@lrzDVjXi=>!VZ3*xipn%e5OObIJA&MUF-TLyDFSj25j(OJ
z`KC;g+{r9*Pg7=4?p`W`+(S>3++x-M<R1FWlv~bzE-+=H<o2L4$UPkAo2%ocIo9xA
z%+matodj|Z#-KF+WZ^*WA+_e(_#9$Xr|re`XOdzj8EJ+Yfwrd3*S5|o!}}NNoXv8B
z+=CIK!!JqbmO!VaLCD>}F*L>uGe(q-iz}h~M^LGrbp*KwV?=3DTnQum6e?ZIegL@#
zV?=3VTnXL3no3zLH^@C0BTBc#mCznnQRyzOJRtXA4BCTit0ec(y`#>x?;^%-kLQ@=
z_gpn5n_))4F3-mu@CaY&pgq2(4hbJg?!gGr;g>Pu?a>`V?jNZHau3Fc(yX`=+9OIO
z^f6A`W|%RebXHsm?Qt5F$n;Ed55|bnPvc5xj}25R<+2KL55|bn192s^$IVpQ!$EY4
z8D<RHgEWC8_i&8xFA<~aiX`tc$#k|e$UPV#c60F)gssy7{@iR1^J+892<Y&lpI`b=
z?SWeo?+_|I&q-Zt<}gMKEpRH$q|$tjSde=#21*=_>zztxQmHG)2gp4bW12n9erQB<
zOoH5FCtDSV$<KH6noc4Q`i3HC09@~*(F*3V*}U|f5BXGvkr>)6?7>U%t041Myw?df
zk;fiLFT(ZaRkvBB2tP>dVZ!z1mA5&r18*)!>@f_k&sYpJGpfivPJ_&!r29^Sff^K}
zpE=dlgum0x!Tnrk8|Dz+A^j8i_BYKxqOs`$eFKNtJr1*b@MPP|i{COvr5v4dRLaCo
zF5ho?hUty4P@Awm!cOAU>wCc((@Zmmz)Zgjap&(!-dKdu+P}aceaZQSA!P-8CK#GL
zaKeK-TOn32`h&!s+K<88_9#LC2t5c>;WX0+eLLX}!1RIHi>PUY6O?xb!A?FcmPkGW
z;rkq@0Fsk0(wL~c(+GC*5=ZiB2yb;@k|F7I!cMpY@p>>G936_E11lT+jRtY2gag_f
zl0q?gND7Z51=~;^`)Bev0db~rl3i~Se2Bi00}p$Jg|&~Jwnxw@A7=6xIil~}|79i*
ze47~GE5!-p`@-aLuVV7(;x&ElGt7d5NW|;!r6@a6gt{XY7|ipg<|;-HUxqi>6+WBF
zqsH{6xh+z44Dxn@CeiKA0hNbu3T$>NfHbEylgEq*k_=#2_jr;ZI6}bW(PT4uoI;(R
zt#sVW5QZE=?g~bBZ58QC$JyGsuL2)x<<^V+>^9>z4(<g>><;1gqW7byKBGQ=9tdG-
zOPAL#uBx*)jOe|#`$_RX%i?jEuVa1@SQ?DdqM8N#RQPcxoD>;1<jC*3V=XeUwsP^3
zF_rZV_(0ge+QE>Us+ZJO02SB8KzylsOk@50CIpl>R926{SXw%wabRs^;DUL}${Xen
z92yyT;;_iT`E~UJ@g84IWz)d&MK$I4!ubLO&R<ej*;G?sH?XlvVI#u$VY0ZaITV)7
zD_>!hHdHl&FUVNp{GvU+SkI5zt8rX<I_q89R9jkIj~|$w92IIfbE^E`<LhX%RB%mj
z*8DI#hiq;`?>jcVau+j43dWuGtWZO&rVe6F-Mm&!h}Bo|pg5Zq->g?*rH97D;n=Qs
zfF;`AIoziEkWZ_!sBM33w(r@52}{ctEvYi5mzG4MGr)~izKAoUXd0`!_=v_<W;iM^
zS>nV@lgFQM+>8mO<4a0TENP{Ptn{>6R@vClR9{=ssHRYrQCbV;hB^@{tIHd7GuEnR
zY^+&O%Bf8)q*_*KC&IRAutE*CPd}uSQTr87s8})70LjVZs=6ZhWFw+F@0DVmsXVQ;
zsa3HQiO#ahYIIh8MPs6}YH=6|Wtr!#x@_?9k=VMvsJ;=UFKwJx1FEr_)@D_&qFtPG
z3d2Vg5mi6}qjW)eZEbleYFGy!NXoE|#px1s4O*2{^ER*#D$0>D*C5%tDQqqr52f=#
zWwxlMu?Y>vC9VdBqKnEGpqwX7Mh-wZdp9nvnP*_}oI&CYJpz|is*bUncz(^IDr2$U
zn69*t7%S$G5oi^AP>kgnV)3~8#%OtEQ$4$`a#2-z9bVFrj7pbQH8f&fW(Tq<tB@E)
zZ@b;SJ?4&YM}?p-DEE_%JvT<g8>aOj)stfI(BZ8*&K_Hi&QxE#j}Q8>CC8mKW&8;<
zWZ0KhmsT}2)YZ2#l2|-SD@nrBmJZ<nvzgPDT`gB;j;>x@0yFz-OQ~dn{G=Am?;OAA
zL9#Ka!8Wgc3HrZP^kIUKn%c!n8mdYcW4C}>+gDU!RhnKpj>}<u0@YMiRkiA23=`ev
zSZ2x>HPzHsl~yd7Z<H>nThdrH4+(j_!6gMt{W7DzuBu{%Omos;U=73^DPO*9UZYXE
zXvFYxmDt&B>g<8(<_uE<R$pR&--tgBb9->PJIDkb!gXdpixltCO4S&`>1BSMB0l6<
zqH115pB@!kWn%5-%F$Sj>*~moI??0xx^tK?D>dis^P$}EIj&<cu#lOe&`hlEhsits
zBjg=?c6K1{4nEo%8w#H5{-Nt4b8IL)wm$;Ot8jN@nBC#^j+j1his1_;O$nIko(!|I
zX}QB@rkQ1S)lbc!V;^{=5<fh~Cwt=pJZ?U4aU5=W=w=7Gq2WB-cpQfxf*glOagMBx
zha?`?G3fiu-LVtpI~4AY$*hPRslXrD0+4b|8=3o#?1S+?v;`pLi`&STw~?J^dNAzh
z%b5LfcgV$peF3O-;}^Sai97UVr*rDJy^^uxxb!&VDBE%B+~$l_0Y(&cAV<e)AUQhD
zC1RkgBjN|N^+fz?wSkDo>05}{2ey?6j*jib!yFxlIXbZ19OmdSj8XWpi|ufjqeHjD
zVU7;n4()Mt+=E{<Id1r_8Sy>AuLP5E(ZTR6!G40H1SbieEO@%$C4yHA-Xi#b;4^}6
z34SdY!MhL4Z=4`^2vEL2@LIv$f`1hZLx*~!1<M523SKSvkl+V`sd!(J>4po=7CcLE
zr{KMUZwUr)VrIGlf>Q;X1h)#_DY!@QL&1LvCgWu}+6fEx5*#jABsf*DQScJM+XP<}
z#0847moGR$aFO5!!QTizBlw1363)piPd~vE1RDjn3jR#+7Qy=k-xK^&uq)2(v^P+2
zwBYfACkxgHE*Css@LIt;1YZ$!<641s`v^`EY!JLu@J_);1V0k&gli0@A1U|)!8L+E
z6MR(g1;M?7dAK%V`U!%yf|~>{7rc(>HH;etZz19r`G*AmDEK51_FfYCRl&C;{1cJ?
zCg{dB5$z-i28l>-iJUDMk?{T^4-y<M;m3+RPH+Md<y|E4iv@AH)r#8z(^bhB#tNaP
zQ2h*#^g~4+Avi{Gtl;s2CkoCNTqt<D;1a>J1Xl}QD0q?JRf4||yk77o!8-(hC-{)y
z9|iXaz9IO&;75XdiHYsP9gD<Hf|g)6!8}2};6%MKf;K0|M3HSyj*~>@%TLtjYk$OL
zf@cbHHwweg6U6BrdtUVY0mFF^c{fG;PjYYYHp0PzahQ7pZQdJ>@9Efgzr*2o9_Ti8
z48~vj*?&B!x04<@*nd0*zy;t6;nXn<YYjYDepDY*kNHi8vu(p`JPo&klTi*kj%l6t
zCcs`b0%(tAvF*)<-%bOsF$MQrb&e+lb{yxa?Wf)yxECWojD6T%&TD7B*N^6oXPqy@
z?R<F;Y^R}(X?Wo?LXRAF9M=P<y+Q|91}<6R_SVC1r=f|{VUKH-eb{m95a6^o)nN~p
z7IAw!;J4Gz#yPNeDBK%mu*ZI4JLA$JZtoiSX^-Q9M=XNPW>k=aadbBe+In{nIyCN$
z;Yh$SWFPjpx*Gw``c|WSY!{Xfr|fw79)}-ec`-m8Wo_))Z9#Ml4`V&_b|Da_DPD>w
zd$i9y?YRN3F&QU_-_Rq6Z4Z|*t@M_oe6QF_KwB^V;|8C0)DMcpxi^MKB7+qlhyFWc
z@Zb?6K)Nwx#L(d*Rd`wQs_~PfCf`Vv!!-KD?J{V?(JI2L=Wrh*6HlzZxcTMitmp~R
z@zD#Sdv5M%tnR)k>NVC@-&g&RcWczWF4Z8fMt7tCx{~PBDE%{{M;RlH>Ct}c>eg*C
zQb*n5pH$qf+B_zyth73H)St^^)yI{+QhjN8x0>_IN^547$7=pi_DW6aV5>Yb%qV#G
z38viS_g9;v!etYxXP2$3-dgrxb?T63%Tk9K{XTtSQgm9hPYrXL6dfC#5beK?{u84A
z?B0Lf;A->e7XJm_ZK@>GqvpNMQGeb|(U$1z#WSN1MoXh+&d6%&4=yuvZdJa;@QqaV
zu4kC?nR%xaZIA9L9vA(%EOKP(2&4aNPaGfZYL=Sryc>%P)|D1FbnR5QH5%S+=0u~~
zB62$>TxJw>K$x~XJvzJ0Ebv0s_NPa;mKChK#a~k$Q8`D-YO2eWuMEDO%C{4~J<4Yu
zv!^U|xKZ%-6Ql3k5ZxBNJo?M%7k4G$T1SsNkNG*eD|ini65q5vTprKs=xR`oe1mn)
zeICw@pd1+oHIQIbAjswNc0{1N1O`Ae@&m@WlG5;AGN?r|8MByLCuS~Vj3?=FTJU?h
ztrpZG-H|FmEiwrz?h6qEYLO%9e**IkbRyH>_g>9_2T>MKh@1vLwyg54d-p^50}7F6
z5ajc`h`&kGk)i264n+Wk$UG){4u3!)LcjkT6o3>Wn;`@|-mBexVKaFpas`Em+G{rk
z8lVtixRJuD@@gbVeYerU@4X^W4mtD!{(wS+D<#P+K0!@DA)+pHzyjeeL9sv~!ldpc
zH2&-ChoMRek#i7+)*~H?mwxx(-~)vSTPXEI{2_(NUPOd`38SD8p&xmqm7WGx5XsRK
zQhU^grsx9rLwHx06e3y-hNdv-&}=QHrj;%?l7^*t5vVtSZiC5`ALCDF1gW|q@B3ha
z6e8CkEOZeK92KzZ_Zf6SA)-Z3=n0BPi|7xL(gPGCcIG#s@}Llr%tNzSv|~if2$9eO
z6e2n{9J-Vl6^fV>`T^696)|F@<4mC`M806DK1bhzLWF*{`jHeT2PksGc_<&94hj)g
z46-Y<hVnF#Ng=WVF@6+QRT&f_CW@vgL}nmRxA&>(^wav)ELo|~uJfxX2`EHPR<ZsN
z3kC`iHkLbYor%#$!zl~#hfZ<;Cjf*_X6jB9l@ua7Acmg7A5e(U&x{7Ln9J;pU}+p|
zr;dkZQixb6V_GQ~IBrRo1Zkxp;P|aQ64FYS8A-Q_<PVjxT(<={nZPFy%3^!oE@CLH
zv|_%IbVpi)$~iSOi^_LO+HmMCiuWe7m0Wo_q4Ox-pL+|6?#hdVKA@>T<i4uJ{Ls}b
z^}`)}08)tX8`q!^>8`{$g^125P9dTz5T_8)O*=aDFiky`)?1}544pvn>9ix27^e`?
zriw#%a5z0LWu6>5lfCpp@@uNTQ$t5G_T}^u0B~D`9-{bKuvXP*cIa%@=#3C(uq$tF
z=nQ7`rVKVxh_FCR+FAW!J9OqfL}!MhU&bQJ%cw5NNU14A*gDn%+69G(u8?6}$;JSM
z$Tn34kM#uOK_Q}LzjYfk28D>0gVs-32~ddW^r_Zb%AgQ=5@&u=h?G+w6e2o)u=OD_
zC56a4Dt@@NjrlFM<40N}*;Swr`AWr)ws=uN3K6}O6j~PTgF-~xE4IF*3<?n)Kf!vD
z_CO(GBs2fX)=$}tpb*jeQ>~MkKPW`h4HhUwHZUF(BHYC2%A0L*UXenCQ^}q8pv&U!
zV^WB4jwlL|{tN(xNIG&*6e5q%Bq&5?psI>Oqz7$)LZqwG_`r+y=Ty+0^a8XUouot-
z4oaAd_<JW5GE6R~9H0(W2HE}jwo+m`4%>th(gzWsR)3B{HJPz|jDsdmEV5$ytJrLy
z5Mg(R$)ltwM93dwskIvvA`~#kt-rH2pb*h5=&{aa{XrojBLX?H;yw?}hdaWqq7ZqR
zrY^)EQixEXskfLE6e3#oSuMzz6e8;6n+FOJdOn1*6kAh>3`N&i%!3pnJe$$fQ%t(n
zm9G2IV~u2mKp{e9SDxRhXQ@FU!qbE+FW>qlvj&BTuEhjv1MPuA<cG@MRO=`pDMVtb
zsI#q()CYx#o^aLH9_9xM5iKva`coeiB3fQ<-N5`nAyS0=xuRRRfK?PCB`RQ@X<bAM
zpb%jR+@uhphZG_-;m*6#w2ok&pb*gk*Mek(l>&u`4!Fs*QaC$6A)*8BG_7x_0SXZv
z01A-?YJfsS=klm&q?`luER|~0Of9oeN>0*pg)Lh~=Eq6fTuDDhfaRxgP>4`qoBy6|
z1`3hOlne?HE{YVCDNu;8b2yPi))XR7A|RWq4k<*~x!Eh(Ry$lN%vI<Anw=<YB(*@r
z^m!PRV{#c#qZ<S4L->6jPV^j;lh2+DVfcL>AO5Cr3>Ltn3IM8)e?plQB3${fosU~N
zNg*;?iMS9O2K}zLqhq`#ZeSF5$SNf7Rt|+#k*`rbBZ4bV!;CEAI5KjJ(7fahnGP+}
z^uG)HB=qPD9q&a5^Lg}Ne$d+Ixe>vciq>NcZc?qsVUM&PS0kA1`2ppf{!YApb>+FN
zIv{C1wCuKaqjaS8xEjVt>k&cbr1iK~$$l#v1t+bCwimRnr9Nmqv>dXyk)E_3ED|Uz
z4F8!l09ub55dh*0(0crd<r+Xcp!N8zl&gg00<DL(<FTrl4747)Ts~_Y^+D^Q<s|EQ
z#)H;Fr}taWu^gcF(B%$VpD`Y^9$HSd&SZMfdN6Z+RmbM>dl?K`5AHP7v>xR_tZ$mu
zLzl&{rm$?F_0Y1*8pt|=)<f6PquUI$9y%|-HIR9O*26B#b(BHtLDQu5P-OwFN1`k*
zuq<1t23n7IAb1x*w}*KSif69!p~v;345IlU9v0+b1Lf-O^zrHE0J!`IQA+ci&O6c0
ziy)uMFgU|pqrx7A_dd9uA8{a_o58~I0^AMP^9LAd<_}d^Z_04J7Ed2ynCE5C-Wia|
zgNU%92+Lv^H#LRedIo6kya>Zc?{f}ZFT6Zzp5KY>^E6_wgX@KtL)N9Ux86sc?uF~!
z3&LZl!Rc^)u>bN5{4K#>qc`hB%8!kXm}%IbX~%Cz{0E5prHZ#>@LZ?w&k^$vNwos{
z(_G6{Dn9e^d799u{Y>*!l!q>Ga<U)dC=4CCKu15tpP_7Yfx!Wab5S3<!00T$fqi>D
zL!DCGq3qB}zBIGMOogH=-$+S027zeIE{;8bxYd#vJeBeGQadMo9icn16PmsgG)JR6
zeo3M}V2*6$v**|`XhJPnK6|b<5Mr@0&54~D9_$WtgD_A!$XC-vKjhROiT3Zv3~_xN
z|Ju4Jra>{jgOQ5q@h`TEMyJk3Z<H^CUs~6hcJ}_y?EaM6sYYe(dK8$)2JP*cy@P3H
zx>@MEq)2^2K5svpIrI0knX~79HgonuSiBkSjiB}hPj*xv#}-fL&d)>H?a8wMc6;*o
zM)e>Q{yy;9hlv@9qX!%|brQ}+2=*)z_~27-{G`tQk8}iM&nF?Oyt4?)btvIh<()&|
z@?jb?3A>edF2T-aT6}LL0->l&){|bNgrM!8Ody$wY0Mzl$xB)#?+T>|95#g#9#h`g
z_^S@nU_76f!H5o`7Y|bKoDBzk3BTcTWA5rOx7!7Yj)|RziwlmU3AA@Ap#;utEcV3c
zIav$-7(EqQ2*&7HsD;!RJq>W^5dvEgO-xt`=Qd9F#OPV01%Hg5^Ry6*(Q}~|Qe*U7
z0*B=606KI4;bAzpvD6czNB71l1nr$g;IkdKvCI>rM+CnT-qJC_7(F7SD&b=tlM$mw
zgs>7kXjNFtiP4h^XBxA*0wUT=7!0Q}q-VGm{4sh8wGfQaQ>=y57(G+9kP)Ltgm8Q)
zxR4FPRX+_yiK1{B#u8(TD|zqUtUSJ*=pLHC%;*tg%w#yX(GZN$GgS+Iwe5JO7Q!)l
zPSrw2jGp;gNR4NSfng6FdwA$V*r7;Z7YPcKcyPRVJREi|7TPYXX{hne(qSkk3fbsU
zg)C9IH~Q7c(uHgcszT~v)|je>nJ#goE^&oU6INqR7r!wlMo*oNiNxsP$U~L{jyy~h
z0$sp3-B@AdG@;cfaww+6gYpt%(-D{$qmIDDSak#@#;hZoTam?XI23}wv4~+zcneMq
zV|w&>Tk2Qi?Q<OyjM2lZAE>3q=n1j;jhP&L{gn4)!e}_RafT;Gj~-%Y_#H#+j9`q*
z4V|n!r>Yc9o)|r(G<6$I{un(CS_sDIS*?ZC7(M60Io2E$ZU2WF7<_q^|L%m&({NZ1
z2!B@IX{`RsI+XCL4rM#MqeBVr>rl4Lr#h7IHyz5B>7@!ZmB8n(SSZ*SBXua@XdP;|
z3d+F7nE;n;EKB{|)Aw&i-<%lb;~ilp!q`-&z`2YjgH5Eq-(WO(*h1=eV>A~VNIm>A
zcwH4gRQ1)=)j?X;OE3+hpr%<2m_)BJlduR5eQd_);lM;V;Vk7XA*_eP1UF;!Y|-Hy
zTl}>hW1XOf*&M<*Ds(o%gJQak<)&J^IB-m3HbFPpbV7j&ok`&G1qDK(4kfVJyda_<
zQV<_iE@OylrL(jaVI`cZ1wDGSa9*n;2Y*?2o|Wxm1Js;{Q_k?wRvwbL%zxmjj_V9`
z;jrC%5dKfczR$|4K{N0<iN^W$4Yg6(UfO6>j+(o;p?(2A7!lzHsm4g3<=<leJ$~&P
zSck121NlPtTx=3tv}9h@+}iTWYJR2SKViFZ#lKo+Z1$eJpt5pq>#~n57+NsIuEBqz
z<c98viMoyO4!pe!O1~D3zWVRb1>i}7!CxydVn8i|&Gv5J0_@^Xi(nUjZp3T4D<j^F
zLERx`!{eTZaBSiabn4UzL1EJuiTDP&1M@p~4*Re@zrdU7#-{y_?m$HQyzW2&k{B+J
z>C5+eiCw%wC7QT@hUgAObbz}722@NBTZ2+T+dz>A*-9c0ZX+LZyfc$Ll|LGR*xfgz
zb7ycAfD8d8Yg3EP-jL|3TJ+MQ`wY7d-Q)4PPJ<34A0+!D*t%oUx;}RUT8pF$0XDCX
z&D()Klu8L+3T|H>%Ii~oh}KYeEagdFFB{j#rf$;}eq9M&2vws&UKQ3&nzcKlGSnX(
zfio#WBDy;JQ||PyD%%aF8rIiE7x{RdVYahat$T~vqNe%Y02nBI1>O#50QQ=1us1+2
z#-AVP>+SWsSAg__ycHn^pzl<_q4}WcUP9fW)Wy&f9WRDLBCZo6(+a$yL5LsH87AB?
z%5j1oU@0(Y6!1?cuWAoOs@6pT8S3lt?}<}QG)0@v71OO-1vB`4oTFSmoCOw7tmEf`
zik8fuU&XzDt(Y!K>+4Fn>9|zw$SPfi4X?Eo_GZ}zZVBe@tMWx^<6f(+SRkIC-&k`7
zw{u}HF8257?V%MlO(j*_A6uoj=*kXR@)ML}zaVxzCpJcp8#VW&MySrMTvQHzguz4R
z;<R+yu({)=OrJQt^azb}i>FVWi?0nY1P4On+~dZLLy?-W!xLK$=P#~r<krLab;!Q5
zzW%ftl;;0FvqOT!0XviHmtb3*BAd{EhYe+maPxjG_hUPEeR4BCwr=9|KaU-&2_x{M
zcVd@z>kck&1nY#o;j^?cI&t!Nqf~9>RJ%Uao@wlz;Vx<9sH5%Cg`TNdZj{!~pWj%8
z*s9v9h6Po1mEfs37_Wfl3*fG5wJ+Y@P2bMt%b+%A(b7`A*I(`H$B_PaZq0AA6`wg*
z)-GPOT<uI3FW*3n@5?Vm0ql+V@x8M9Y_mU<?emMLtG$=@_Sy<=nE#er<58A&cEf+$
zZSSf(YZ~WabH2STzr={|6<5uJ0v~8&_yKo->j8`{-p>8prISw_cYNs##bTfaA9sV2
z#i3+M{k)p_HC)}6HPkd=gZ~V~fc&JW1UwH$speHM7Gvk~eA!jX&7{gUJ>WaQyx>A-
z)Zw}q3@lvM$h3kebYBH{4Hnf`U=?&uCk|w_i8{Wds@>Cimuq6;{3|=9OYQy7Y!9`6
zR%UCfiON=PtSkrP0Y~1ls+tAWO;`}?6#2t4R1hlyb@pXeup2PmetK}}R-4yYUs{c|
zVo{aRdQnFQvy!J_&0X5W-Qe-k2-8KJgJ$tK7;JTsi<YcvLd#b1bb+3k$35hYG!ieN
znm!9i))8;mINw5PqmBSqPE-A9rHjfHDMW>nMB@-P8SlHVIKE35qX2y`1OhA)87EY`
zaxLT1TF1i5{&%&OQfORURml-JPxd(LPyXpM<4~-^jir^#F_;>wxM!XVu&i{pI_x6u
zG-+s?cLL`*)k<|3lBgCkV&3-Pj(f(c{xWcC92Mz9Mxz<^^@|!KIG0AoHq=JO*H%=`
zn}?0oIEhwPH8$2aG)6`a96ET&$bqL12QSgW`i8#Wl>iAh5J5QSzF+6_X5OA+yYE`x
zx!xao&U2rS-M`ULpLNL>1TOUd2*00vpY{Q#@@^=8ByPDG^nKj-i(d-j2g@FbOL*W4
z|3El2zj|WMeZiyJ#7}4=pVUUKXd}0p#-O&t7T(fQwTHWOJ|;;*XvD{jICB)c2PZRy
z#QM}~Qc+OLlC8Jjld1Z_A~^$3T~Mav&U&A1au>t6lCq_rbaSr~pO+=4>jz~-J`*GI
zDHxH@y@-6$MO4qVfU_wheTCp6!KH$DvVs>P^;mb|w?e2IL=;6~CK11x@plUsCd2><
zA0{|bFe*4jutcy-aDm_=!7~KU5nLyDiC~N1&jk5&i{*Mi@Dah61YZ~YNbnzmX{aaD
z<qD1yED>b8FuqQZPpT+iB&fc*3i)Ru-zWH#;A?_i_;3n(>LC?ysK{dlrwWz|^4)&w
zpDnmvutktB0WtnI!3PDO6?{i9z{m8^vjlqy@>Ldw^X(~Oqu^@6p9o$h$k(>0_r72N
z%LL`HU~j<@g5w2e2yPIJ3GxkFrhioM1;O_OzZCT2r)TOF2~HE_3m^<XUGN;ije<WF
z<ZD0F`@P^3g0BjGB4}cuQ!h=hyWkMPv4YbC%LN+**9vYCyh@PY&!F9t1S<s_1=kAh
z6ueH5-!x#l#{|C=3}7xYJX5f*;8B7T1?LFX2=bdcOm~6cHo<EI?+|=c@Fl?y1@{W3
z;vFB_=`L6+NP=~S-zs>&;Om0?fDq%45j;_FhTsChT0wqkhWaZ6R}20`@GikW3ce)x
z7s0Ou`QZ`T$ra>Bic~oSPZF#WTq5{G!HWg?r8B0xS@3?r7X?kMeT+{N>@GM&aID}o
z!D_)X1=kWW7S9*_5fN>-L-2CJpAnJIjUuc4yU@Es!qq-r$PY{W;}XvABhcQ<g0D;X
zha!I}NZZu&33d_W$8i|mjR@CI<N`r{ZiDe-1y2;5E;yTr`ZWk{5>)$!5&i^axIYQ*
z5qv}NBf-xEzY*l#N~YsM`&c#<qB;tBJ;3m=p!#V6@=%dS2#ygPD>y-Lvfv`Y#e&NO
z&lFrEc%I;o1vd(A72Ga(h2YNwuM@mc@KM3tg8VIv^>{(>HNm$8|04K_U=q(e(6{$R
zri<J~u(x1;LB6#_ef}Cl{Gs3lg1nw(_!hy-1b-^1zFvy>>qP#o;2nbMyomS*MSfgR
zohK3gyvQ#LzAgB^;9mv55HxvyLprtb02mTET`*HHS1@0YA2?&WA%grw2IbL$g@VTk
z9xpgUaJFE%Am7tvdUd`AHi*o3#~Hp#aGjt!k0bnIk+%t6F36n$O!q56zF|uFR>3<3
z?-zVX@JYdE1YZ$+UGM|Jj|KT!Htl{b$T!p|cNH8dI9hPL;6y>bf=K<Df~A6$f{O&X
zM}d0k3!lJ8M1E3``xO}flHjX??+Jb=_;<m72zq#ZfOLLAexZ<ZXF+}?m2wY3e(-|w
zAVI#yPI<JTx?X`iQRJzD>iPxYr-)oCSSQHWd1+^@;Q4}lKat_v1%D-YgWx@a4+#EA
z@HxRff^P`&J4Uqkk>D4C{}jZta23xN45^nc*hR3LAl~0n@%;q(r9A2%A$XKvksvnH
zsrVBG`7sUZ&lM~aTp)OwV3Xi-L3Mow{|`mJNN|&2i(pKUuR=1PX9fB39?Gu^z9;yh
z;NJwl6f}7K1;0lyMX;k_7r`t+b-f4uo+9&=Tc#f@$o)W+j}|Nvj0#Q>RM&^ln=SHO
z!Aijeg3AQ?dMoYzNbo0umkPEBULnYrEve7XL=%4_$QMN^e<b+1;8%ifUOyr}NiZas
zE|@8pE7(i0pWqO|BLqha77FskZrVRyutadCV5y+G{)OH`k?RDP2(A!ZEqJaVpPA79
zPXsR!<d;VoewCp5vN+@$M7~*&A77>3F2RQc|0sxNGF<T6*9#DpKBkvKb-#x6xD{7?
z4)*ngQP8-ewyC@VhzD~Dt8E`RZJUe&^)R)dqOno$&1YaitA_;t>s$7XY_thZ%barR
z7%pf7PBH4}j=$8y60VN6dW_@I8xFS{?dlDNPTPE)uZ6JhcnpBUrKwQ}$0MV^VXOw?
zF^algq#pA-4$dwEyaumXQgD4~A9mb01UT(&fxVxj^0db`u<cEU-%bOs@i_L8pK3RT
zBd*Hfr`|w3mw6Fm(LQV&<p^-*I~o_Ug(x`lWw@Ph6a01>c#S}oVMOSW!;a&%tkd3E
zcu>aiPkXqniQ79Lemf1kMqk*Yo_*MHYZ2hIx87lom*{r+w!v?wp^c+pFKiDUN8H8m
zJMC?UJ@ymJho+3%y9$2V<9OgPEn*mNw`o7dUk~Th8`)?7d-m@VJ%Bo{hu&yg0J0uD
zZi91{?@C8~`Ha%8@5At8%r6G0;{({^n6wYOEr^ccVTAh{>ZLk7=2OqzXfG9xdD?Rb
zUSn%NeDjtbIc$4;R_D~a3FUj<Rs!03gN_`Go%o3(zGwf4{qNZyHe&E_Z0E<({+|8f
zbt=R7p8Z^W5a#2X^^X0Qv19*d*Qam1z@N7vWpmFBZuIWsM*c?Z+cCCBS7T4Pk+-1O
z+<0FxO1im|Q5JnT>KWo07TFZs;M(ZkJRLjj&F1Xt3ub4h1=G4_=4KyVZEng*yJPm$
zXjU3yFAux6pHgki@m!pp=1rTOc}li-^KZf_Wh<&(TRNm2H76zQ{qRZA--m0;#>`n!
zJs>TR7RdH(JgWMptPW}BwzsSmvjdj|(rUAkE;cTU?C5JY%)UQsWAsT2+YnmbvDQXs
z&z^*G?y`pAi@dK|5qx)&d-sc?{+1B93+AX@{!7D4jbqCC8K-~?AbFb|-@%ArV-ls>
ztXkvjGT#o*Wj95Cjy?V3qsG?Aj(d%FERXT=Y;W`GXwtS_R!Nq7+s5c)v!Ap+vo=SQ
zHy1_SMqopC<l^5#D?^RXte`O=s`H$Vc9|ERXKbHZ7@ZV7C8~28Y9zM=nL_0|HR@`a
zmo?A0Zz}UUH#*L!EPjDGq9oTxlXm#F-xM8?y{Gt1%Xjhk=s8jMwhyh}pai?D>yh{8
z)}*Lc)!8F;_BiTnHnY}uPdz2t&+u-WpxU7*+QIO&L=2zG-POW+e?2v&#n`$P90=Q^
z!Ir{e|B=Rq*NX2bGIpoFJucc}bl;rc(rL4&zwzuDuXfrV*?PHude`jD-CKHWdd|q*
zm}%y0%rw?V^R}IWvagT6V07Kw$*e5S-2A$cvH2;Z+h!v#ydi62mkrj2&YQz6S=Fah
zdp3DDTgvC#l(e~v^7%IfHg|4LZ`oXAJp1w<UrW}u7p#=cNiDEw1vh(I)&V<g_O`rW
zg*N-~x8vpj{-$p3){<pZ6mN=VHqVG|iEfNm7UvqBTaq`Ai)K|H5AKI-@F+YJekyBH
z^~9*L`S|KTho8uD8GWkFjps%SqZP%!3Ad!W%gU;6$yyVwuKv_IH~L!fbi{0mei^<X
zb*yGz$STZoZRiV2Us;7&o1-Z$zGnA^Y0<%o*CMGo*pjw!q>Qw*=9HE#(emPnsol$b
z&2}htI$~{{rh36>cI{Y|wJP<d=z=oKSWx^G#<IE1y|qJ2a@Hn{?9I`UhNpRmk*0dp
z+Z;l#PL)wLA&Op2^_6*=JG9tgT4SV<rh4_n=+dmEsYc7nGWS*&#?+4N&#dOCxy|2P
zUi^sF(P%-rJGSVO1e#M@jCk3Nt^Ve7RoVNNb!@TAo{EwOn(eZ8YFU-F9dl?^YI$*e
zS@On=mhI8>mOaI<7SAiLD*jQC@!Z(AbGL<?*GF@<RbV`XH+9`+HFs{I-`dor*&J3;
z++|Z%bLY+ep;?<UoBcyGH)S`o*FS!%dkaTf4?WtRd+@FNmgZ>BmS?LotIvssYqnRf
zj_#=OXBHN(&U~o`ydTkPqbFCF)})4aWtJ7sF7sz2CVMNwQ?qtu7G^&S-}tCMT$o)I
zEzAy=r)KZUUY$9+d_pum^U3T@*@3L*%L}7sk3d#QQF-we^m|Ek8~H{0-Ty@I>l1t$
zAK%4N-0}9V==XiiG`EeZK5O>CwC-3fZ_0Yh;))r#<U6mKS?#QuVPmUWHMe=NF5hc>
zIy-6W28>?+CND<O#^|fX6QZ?PF+Z@lUVVm@x(I6~R=$?*M&Ll}CDuZFz0@nDy<Y0o
zQ>~X+Q@LJxE;~2s+r}01=h5|8vx}pV9WNN4&wkUoA^N#B*zjHK-H~*ed)tz1y=G2|
z>NWGAD<<mPdd2j#bTEpdjukU}uoW|{&5F6?zqDdL|8H9{v#a}Hy_^_*Dyt}ZZnUJD
zYi4(>n&rh$W|^BBv5k0av?VpAth&0qnk#5|aSAxKxKc9YmaIUQYh$FkZ}ncRneGiA
zTWg|Upyz#973~$I&3d`j*E}|ht7S@j#c8uzwyX-fu-+^vE6w`GGPk8&;@)v#^d`*L
zsW|Jeje4-kc4+z1;u(0KwGu1g!PZJw^8}nVjFzS0%HpM|(XwZ)uEv_E+2Y1}7t8vG
z)e`kLA9$@~xevNhh7Z0{j{lA;<zL&Zl#j|v`C@gr`lr#Hnr+oPqp_OeaB=Y)nJ?Gm
zlubr!om~BcnvBeOne&S0mKA3qCVM-=GqUGpUYY$Oe9@>U`^xNj#X03O!X;TH*-vIZ
zUvBm&DVmS=nV0=W_T2JfwL(rPHnOqGs&(>#{j8IBVx3%kv&X=!sW#WGy<qinvyX3g
zA9bdDeYx4+w|ntj3F(U`uBd+Pg6`{d$R|h}#6`Ql{`Q!k;<7c!8^B8(7tFR7q(!{n
zbDxg~0w68oy#Z)<x*`aqMX3mMUj;iLEt<&~SJE9+o<skXa1FuZ<?}eVddPHQ=2<Ez
z>0t&vg^PUGg78lm<oAA#%Xg3&HNjef%!t{!A3zMqj0V&H3DSVfXcGM1-!gy?$J_%t
zk*vY}73u(DBi?+tKZPCl$WCkF$KLvvnCxBr0m;!`1o=F8HQq?#6Ef5N2L6KNh^2M^
z34cIxM8BWU-$-(FB?Lus#2?C&NxB4*Ba$p8^9dqIju>vFu&n$EJxF~aIl2&Xs2_>~
zlB3HIjGgwOu{3avcQB%`k=}4$hGK!_h)LZyFz(mcpFx!*N9vab)6WOYUi#hrpbL^C
zwqojg_(PH-KIRYQK?Nj7>XCn(<Vfe}3GF~JlZK{f(I4VAb&wosF&Ns3^dLFXqD^vC
zfIz(+{vPC;Lbjn}5TxpcynhE1BsqGDdGp2#BuCnS5jvLkMv3SNxhWnkqCa#xl}C#h
z3_Z*WjS(?5G@C^`M#PNJjmQ=xN7`~Yq<An2Ma&8PnrX+17%|d$pX@i2Ci%M~kI+u^
zDoBp#XREs@P7Y8cB}V8m$|oeVVvt>-Zn%jC$&r>xa&$RjhCo|Y86-#ibzYGiolWbi
zy-!W2pVs+P0!WT@K|P_DP!f<FtyQu95DNy9BQ}<h9MN#fX8fU(9DE+~&w%7;DvCyu
zBmRyMQY;%w)6{PY$mq{3_A)yojAM?v)UB{glA}VDQAmy?fsh<Y!Gz>UOa4#^%XM2|
z9DpQ8C$c?n7cow9)PhogoFFuj%6G~r4u@W&cyBUWi6lpBDBhp@3X10f$<bFd^@m(C
zZGiA3G>eV<a0h<Zog_z(!6ZnICMhvaa-=hglN{*^#7T~HnMa4tq^YOUrmD1sAwCNR
z$x)dS<0MDgRB`Bf4yWg(%#%Y8pqW5&q<$yNn;II%*q75w0VFvhaaYo7!An$)W`|a=
zMsI{TgGq8^G2b_3u#x151!B_9>JQtY^OgL=aP-SUM0pw2g^V_u<cO_fRnjg<j&y|#
zYY!U(BuDqCDtN3vG9DyHTJ~FfdQ6fdEeEYk>VxD+r%$yWW2HcH^p5}wnqiS*jwDAq
zez3KbGDwcnk{LhT`V-TG<VeSlv?|zDAUVoY@uRIfQ3;Y9>7}I5T1fjKInw&Y7Jn5Z
z$&rqqVDZ-|k{tC_=_gy4uo*#er1hs-{Plq(M{FE4v&FYoNOJUyD(`HI^NJ)#oJxx1
zXbUp{$r0y>A~`yf0U$X#8aXJEqa`#6lB2WHH151TUaJpnfaK^nrJ+cUI2Cj!d7$O!
zBqg$N=%gD^CZFd`n9DFN_&GowstmIGGZj(V9*1p03F-Mefm;1J3e{xB^1*qz*p@M$
zuV*uY<miv6O!!pfs7Q|ZsNPa*2}q9Ab9+#+yvW*s<Vd%m$J)jEgXBm?1af4>!HI^y
z;R@JQBu7bpm^vCkBsrphb;-(R=YZr$%RZ}^EeDb#b+XO_$q_vkl%?33<meQ1jr9pt
zL2`5@G-&E<%4=Qex*t8(k60m)98sAhM~hi%kR0(eL6W1lS!$3R=~_&%#<FN2IpRfz
zD{rbMEdt5Wg9s<t6@OJF$&sFL)z*c~4<tugUToze9Z8O~yxh8)`GMr<H019l$q}y)
zl78$;JyQjM<cPmxk>rRaaFgVS&*w;TL=%eS=!eV`Bu6>`Bu9N20Fome0Ft9ZHXulj
zbO1<>PM`)zj&uM>j($%KkR0h;NOE)y%(GOgO+j)*nT1j^NRBA~$d+xAqgxPQ@t1d!
z98qAKH?Yk>a`b?bL2|@Jk%BS>k|TBwCz8mT<mev=$mXg;k|TC*_A0g&NRF7R&OZe+
zMI{2s(PZQTk|PG?m|O<b=*9rE;P-hr(Q`~rK6@^VRpETiDTQNj7Cg!pIEf~(1|T`&
z$_J7o&O(wLRVfiXm`8DR;Cc+D>pBmAyk=h%$-l<s`!%d|tAO6B$WSz?5rH$z$Zwgz
z$o(;b$aS<9T6ku98}tG{F*`j79q-);^Yi7uz!tO99)$Qj4Dxv%QGf46NM>rF+Mluz
zPx>wXnjTo_j}r`ar+k{f(=VY$;-iJYz#?0ATj!vLfm(n1>o7**qm!s#=kNTklKs}F
zEK0p?FKGRM`ipHjWcWLv27%N4-j9&L%OZ3)7r}<<bz!?5j$Sap!|Z_TgdSOtOrI-_
zFL{kc=uvPzSY|WHmHsq@GvJmo@GICg{jM|?YzG3G8OYL@0j>EE0`7v#s{>(AiVo|B
zEV-=Z)q$`l#nputN$WR<VKwDSF^hqpBj5uas5HAVkaK$^95jb9c|HRh5pcQ+9L%u3
z4BHHu3q)RxvN(`oJW)NW!j!=w40|8)yDCiCJAz@!=t&aX<t?PSqZo8F#NG@#jX|Rs
zbU(z~7}SIug07D2@d%o!3tV0katOLQF{~DHCBqt&p2aY}h<UvVQ+nA9BOl^baCwbN
zuN%XfFhKdEc3z{>%VXGRbZ-G%US+*f?9ITN5OBQ?RGI@A$e*>I)`6&8&^3gCJun@+
zz~wcvWrD5|3|xwU1|6u9AI-oW2)INCs^o<Xd;<Z`GZ6a>%nrKN12L)l!{sfnV3?|P
z5#&M@hOd)%aH(3)f_#z+o5wI!>qU?kGHeCxg|xkMAg@wkuou$ywnE;b!eB3??eX<T
zE>w9dU@xTYJpuU<xO|i2u%kBk4FbrWmVZ0i9D%Ad`KV1-xcpPl{RmVIz7zp<a6M<C
z)e)!~H~;5Mma1*>UC7@u8Gockpt98wlPU==e<G8mYFjf9Fcq%nD2x&WYFm7#!%TOj
za(Z2d*mZDtVf;B-+o<Q`P^j?LL-U+;j5;+RH>v6P4g&YU^;Xkyvzm?F@nc^uTyHfS
zx2VZD9x~qz?5!r_#Y%56<auy?I2SKfK@UK@TLq!hFI6)!gTKJS^-(kNQZ*4TgS=UX
zQBTdoHzB{G!!R~3RnssFt4A2FPYtHwrD_(Af;dzKF;g`Omq2V(K{Tf3;3kM0R1j^c
zDR=|KUo!|(@KQAcUxV}*Lofp`RTFSgs$rDD_2C5Es^;JQ5bsh!Fuqj{L@$1r`<g+V
zep~f8M9>(xJ`L1T!>~VE+JfuD$+uMvh1VcHpn|BSrrv#cW^p52A2s#1stzs5z;_1V
z5Jo*U@y>wUpu<q3t!m!wf_xLh)V$lOrd<YJ>`#S57}Kg*HyZMA9mce3(yf8KoMD`F
z&8nvSl*dCV2y>)a)pQTUmsJp^NVBTx-ywdcf-pmxRZZ~|gwYwU4<}rUvNZr=KNSR9
zEy~t7h{viR*lJO>Dj}AuAlPbAw$6gM6t1tDY}=KwUqHT!VQQ{zS4sZ}`5}g>skU7;
zZva2Ens9y9Oxv#7ax&ye3{w;CGG%Wu<b@1V^X)Qa?;gmvGfYjl%alES1H=v2SIxG|
zl)Z6~k7k&fbTKvOu7P|m99UX<V{J5#*K=+ZLaxY!{10?_|LKM~xetAhAn0B=JqxF(
zS(u!K^Dx{1THz^^pN|;`nz$th>xHnhFs0v1gcXcL7#X)j2iFD5pfSiaFT=t>XX4q^
zVFEX_P?tE>8~D-KWR|eT#p%+*ak@Cs$P}765wnD)PQ+|ydR#@4GLCk0g)vRpJvK<X
zyRKx5I3|T8c%xE|mh|2F817IG*2swRpxe5~`P!h;hOe!MaI-0^!nu|wJZ#Red}r>W
zXLGnIJ)9BZ*?{z}O*Y^Nw+Z7Wc9P_M_Cxp9SF(YHxL&{g*}YWL&Gp|8-P`~tW!yjq
zWn6(Bfsx#rG7i~c!1KU44eo4(Xkq#@h&XZ3pHJk)r`tGt7q0a7J#r8PZXm({<(*EL
zpuBSkOzko@PKLMDf!T+Iia<_huyNh0RtgZbnG%PY!nP{5jM)xz(+PZ*>NYlhu#%nu
zJZl@%32M)cv9XxAiPsCpbb=JH*tUeTKBDyDDCBT$b=@j@wjdp{SidTQ+U-+(T*vJ9
za9E2#0S4Bsq9-2?ZAhSTwANH&k<M}bDtemWz=ucJiOiuhfyn&h1p)CObfy!eQd414
z9Y}_Q)r!EeL0!h+7%>M?905e;ih|hrQN^wxf}yMqWQ$`99G`>vkk&UOKSuvnI23?D
zb9R){#~;&J?~EDNHBO!eP7$RP!C$*@n-KIe9ICfv6+OowV+il8q^AT9!$+mUA5*C^
zB7m0hLCM!6Zrv4+Okw1Z{MOO#*3rYdwvA>3#SarzFd}gIaMEkK$QxTV9D8ax%A<-;
z&w4mC4uL(V!c|wQUOSm@V+P^CMP|n6$<W~hb^<yd8LERNun&%LcAGtDIJjYY{VICC
z%SgcwG_;Msiva9p<V@HJ2g}c{^x=HSn=dp!fzP#}Lg)hrl?PWsRUdAIAk1xC1klE&
z6K-UvvGK)~VJPrrdl(~VW77#k;h^$p!Wf%gH9r#baLBVEu3?ZdlW-lJ54XS#Mox_W
zE=+06APk2~Ha6~F>0?!L6wM&tk_7i9;rcewly8Cat0bqx9;L_PA!i}vJ+xR*)nO(f
zAI{F4{?$5)utr5Sf;BHEM*qhuY8F8~bKqP;^PyNMv^wmWVWSRZb(`SOKD$@4Ry*Jl
zwdxV0d=DJx$Ow93&tO46hvR%_an6JD87xkZ82#Jf{E%6M9x+NU!v*Y8^@vgARs@V=
zf}VskIXt=GI0^1lKS70u!+!=uJq)H2?uPT>O~6L9hw`f;pTrsshC_{>MnApC(op78
zG1Hhs;Kmte^gmH8J$Pmj3gCRkGG&<lIyewdveJ03jw$bh;YVqh@;fT}WCH8tj7AC7
zVH${l4gS?nSU51z0Z*$AxV2Sza$=OffWxq2(Oj?$-TPLu1nlla7CAA>`LK%u5?Yra
zF%+2ZS+KPR4ik>R39iNf<DAFs5blE`@f>=W-U3ycIp-nSdToIq7M@MaGKU#H$GsYk
zRvL{S^j@p1%p~YRHD?2?Y|#b@VsOvONPJYxahNn#LT9y7pH2|<r{np<usT?SXW^2#
z1o%(~3i&Gc+3S$-LT!T}HeTGv2KI#`!F_Pr3hF@N0cB+-AyrwK&2!Bq+8{v;z7aPF
zLuhHA8sqWvplRHVKvvUnB66!hy>@e!s>3vPK~o3LvI8;t5y%a`j-?%$t6=Vj!E_?%
zWR5mW*gDC!#bk!c<Ykp`CV_imOk*xV+n8yqW4tNl5X$aC&k|V=_{(e^G!BmEk(joE
zn50XM9?Oj!Fo4Ev>kQRFXJG|lMr@+ix~=VD;zH{&v4~}GnUS*`X&Le)9O_Jvg83Z<
ztF{dx8V4JJtrNr=4@S}@Mh_G(#t>cH2C%&{XazzU!gi)ELJ`E`+V*tY>8fh2)1e28
zEL)5liVReWYa2icmf<KE*I{+g5Np?}0P*%}Re&6xHY6FEUC|GdT-f6wBP_VYd`U@e
zw`tlAsvMJaSb7N@k8T5Wu=L!m1%Hel5rR%3)hT2sfei=);TSz4<T!;$TtJo%C65Yc
zMUmVeqi44kf-!nHWDt`YqvtIxWW?zCMhoE>J^ES)47BvHIgut3v)dI}#+wHoHZ4zD
z#Gv-?bDP3va^L+ng{j-QP0<+~{5D0*6rzm#J$QeDx)FFwg0=gDmGtmk3WO7y(Kskc
zF_GKl5KIuu#kSc4+@_4sR@befX9v<Di}kAppmzHd|6jOGp>bYu5{q??>sQgU6b{Q7
z;TmKPoe4zdA1}yY2&fc6DivQ+kqifyo(P<MCqV3qD2@OkbH$anogZ&g><aGpHih>i
z_Pq%G&2T6Hf#&Qe<f0B!F{Q*~+PO{PId2afs<&koJri`Jzq68_xp0oNgQ-**vESPi
zJNW@_Q(8s;3%4oGhGS2y(Iwupik?eUiKi3TbE;bO=u^nags|#O+@{bIfdgALft}zu
zm!Wy%2gf+O%^oxy+-gA3^Ib-YzD+ssO$zT!cyEF7@UBE|CfeMY?0a8w6H1J7y||JW
zkxYnjLMVbm_yKQ5)FrO2FwgpH;N({1N_g$N0s1r4;G03{3Ww`JxfSUVqs+@(;SlEg
zBDj1c@Fgdw=7(s?kSg6wLOPtC2mPyc)H=X=71h9#cZ_}#m*6^+5Jb~EuI*7ab?7^d
zgWPYh=)C?*6euS~Sx?IuEZgU*tIsxAf{WmMIHNAbDUW_$Zzu7Vf&mnMVF&P}NZ|vx
zc)@aF6!kosnV9A??BY7_E)eFp*U(q#yv@L>K)4%jKX)6f&j?)~x!cHzQ9cF^!-sH-
z^3EYV42PP>HTk2C9w@U21#r$Ak0!`yZ#KkMIHZ&tkDM4~-eVyT0`CGakqE4<QxoM@
zhkf^9W1IUBR)mBDiQ@H$QFh!2egzR@iiM8flCW%ivoeumkC=MX5~aY}<pLBa?<_*=
zvL!B~SiqGqdoCPmM3D7kx8pKe*JD3-C!<us=J3k?B5i>n7WRL4vK>iw!pYqUy}Oi^
zsRTV5=OnJ|OD;(m+_N$<k{nmom^skV_gB*ilK&yzo#d$8XY-bXw^mp>2x4P@cPFgD
z!R}7dm6h2%#qjk#7$k^6=iSM5=opV$eH~B4cx9$n=lEnnFRM#b9Xy+$7wz~N*fbuF
zCyU=N=tR6~L(l3i<WjDK`Aaz_7(ttLG-$$B{I-Y5FpHr5j!JkEAzhVyE<xLf-`TLl
zROWB2yj3Bx$Zc;`-VlR9-0tGiUEP)Rh|xCNg`qmgdEt%LR|oGno`s`UlaYgUiMJ#S
zc@YkEBS-=KjsnDQNlfD_Xtc@*SNMs!fk+&z23v{uN9qQn2R}f;5EfHzP7uUf7KW&+
zWN7Ljr#;<<_^BUSyzA08K`1yZ=BWFye<BnGCrH6F90hMu<-s2sV(k+Jz)cSdkh5<A
zTHUhP1z@%9V&X0gEyn`zQD!n61`9z7kmD%8S#|*q?cV1aWJ8AuK;US{-GV1Z&x2af
zHzFbg)m@1QsZJq73G4|N2*>CVA;&31;sUaCDB-gyNWm6Ea(|4T=d}=2w>#_*#H7aP
z`BV!TF?!fiDoc9w1r+Xm=wY)UCK9vT2U*6ONBYRV_Zg++vr`@M>V!v`Kh>bi30;+U
z1|b5czvV+8(>tHiL9!=-zMq&z(8*77CZ85dB#+Nc{?emI0_r3OujqO3c_0tw=sXS<
zKP!tZ(GMmMf46|VouEaCR0(J2+>w!1M4fZLN8c@|bP)TVK5PgmAu*`_>z^;U*fjZF
zf((3`AOqhfNHzhc&%MxW0`q;B2#C-ZMkYnHAKx(OltF@bUq5eB55`sR@M>y&cdl@>
zcfr0C{19#b3462Y2a)>`#E2FPT1gRGQWW|TkkBxN;(G5a?D-vax;$G`8I7kqmI)*-
z*BjB2Dnn15-o4zmn&(x@D34N$XfYyc_zr;z?$s*TPTQtLnapR1CaQ0xlA(<t50w``
zJD{w(@wEXJBH7vBXvp(ssT#-2q(s}K=EkRj`kp{%`Z{SlKKB{%G-6n4B`v9%X|PnT
zQ5xUfA>MGxb|2lSY@@caHp3hXyaj|l(mDMpbk<?0r_ysH1Equv7(GUtlRy>Ijp5z-
zXJFi?!c>Ce6A|7q^iT92qttX8+uv5m*X8x$Udv-HaHJ{LX~yd`suAO97?x<iR$pdt
zFH@E#Q6*jjyKkhTs$o!3Rf~eeppr(>^+yBlSLOiF8W;ddgCWYK$ZaH+L^aD=`gBw2
zHkhazrr_H(jB1LBUe!JY-UGHzCtWySK64$dn?ujVTncTwyH<6Y8e%;e-<N-sPlxFm
zx;xpGuaz-`5NdXB)dH$n62qg7PsI*mDixu8`)QWQAvTM)u4mmW-7Jy)H;XsGO!ZJ3
zt(UrCI?Vp0#<8*h_VBrbqrF%i@i~iQeHchy-xPlF!t`brdi^6IcIP)Qg8l+;c7YeF
zNxnRM4JO5B4(bMfclvCMbZ;l92l9zTMyryzeg4l;NH^Cz{ilmJoqpKkisdfQVoxn)
zs}H_lp=T$!-AnOt6s4?GJL^baN1Y_k%RY5SbZD-Y^0c)7bX4cSc5~ji^SqV@e!9k;
zD>>zPIh<HLr5Vvm`?bf3=~mi#-rn@PJD}~92aAm^_%YtDVoqzMM7$ipZugRiw;w$b
ztzhe`Ou34>xeB=LDtDluOHJQko!?NMTaK3Uy+aw-O$YYZlCsC8>;JL$=7CXFcmMyL
zxigbV0wE-UgoI@vY$^l@$f77q!pNo~pn_mRR)}UJ37aBBTycd!6%qv3*1bNdd$qP|
zt+uvmwbokOs&%be(b`t6t-tsCocEnfLO`D1)93j<e>?*>ulqU6=dAbKbI#nkAD2DS
z9UPoN%n42*hFYnAa3-ZOwy1-Y^Px73>0Rzp29O3*!V`nD>2zdp4l&rKnQP0^-_t-Z
zTa1n~8#3gs^{LL1c=>p(m}7H2-iG3p3LjH*!|k~(BF{OtdRa0JImebJVoNjl5T%Ka
zYMN(`Els3TX?VvlzAj7!+14ED<$jH6dy_woDQ=Dmld9h6uF10{anazmOQ6AR7l1bF
z(iG>?Q7#T`F2@kBaQ}rC<4}Ueu|4j=%}Z=C-Jf7VZrvWj!%n6J-KU+rSU9iTox)L7
zB$z;$7TXfcbsM(r4F;FM$sclm<ID|mdc|Ki;4d#=KLh%$eImcRZ?hR$L++<erM*#m
z^Cvc+&l|D^+q+T7Ox4(Zef{~z4EsazSTWB{LKwwZk3OR{H^@uGH{1rG=^yK-TU%|X
z`HGo*X{usweYo1~t;D3);cdcn{7JXkL+%D&=N#C?VK0bzuyaGJ#EewFP>Sh{u?*Yb
zGM$CNl>;IInZg_@q?zJ%uh^)tgH@Mg@|CMtGXKdGm@9iRbtpEe4YI`;X7%ORJIzQd
zak}O*=1AKP9kMB;Evad-{$BRzhITNqaxr;_jj_r+zYmMq4r^vx17<mZ)qq(JBx*TO
zZI%NWobp%O<p9nPTn?NSTMlGvIgrIfO@*32eS>D!j9iSfIW%HkCn@4drsH_s%CwBv
zoqJg|xn4-4B^GZQRm<;x-*RB276WKMlhH1Vfg%5Givd&PV{OgF>Z)_i*&1i{xfnXl
zrRt)gjWar!Z8GCL(#{pV*3mSXqY=B9jqpFV9vE+v<zL=-ycsj^xmZIK5MzR-Cm!Z{
zK(lmAHtcxQZSi8$ed>=@lBt5Js=L_4A9m!72W`oj`Ws~B&XeHI%K$q|rE+r?Uovwo
z{Wq@#OdE!9xtrqgk6jX&GnFRmAnk98=&fyH@ngla-J`~<lMHV`RUOyoOm&$*UFu;l
z^%*ylv;Xa@g2Has1liMq;VE1baKXSeLH7Ujn!rww?9}jpRlpIbV@}XbpaI@uz(~Wa
zq-8|sHGw8-b|%LGJ2tyEleqzQ;y=MtYr|=gfYjJ)Faa`CO>aJEv}D*A2x4Z7$6Ilr
zri^3ltO~yW+3CK!mL1Gn3ytNuDfuuvkK}-fIlGxSnwdE-L2u5;!KGuCZ>0WasKIQ|
zl;Ch@`E#hKzb(?xAa^0KQZnU?X`tIT&+;|t)kJxi)hKC!Eyc0aWTwB|U-63aUzpq5
zUeq|ZV;XN=aQB$a6x<%(dJQh7q}+Y#Tspg~^m?0HAF&Q@$4s9WIy%M#qcMKEZ(56s
z2jgYhXlY!*IP!P2k&*hF<v!YoH$JT75((J2oMLFYsnNgzCN{5sC^oNuDmJfwI5w~U
zNo-!vxxQV`bP7jRo#*vKI?d}}`KEdO4gWW<H@z8mSu>;kADY*9o6HD1{f@1Elpz<5
z?2`pvw*jV9Df4b`R$g4_^1|p^0FG{UcHGAX#5%^r9AN{SRRGMccAuu5o0$6{t{&yU
zH}Swp{m&hEryKjkb8*kXO*=F(=o%xpLElUoZl$4Hx6oL@4Th#6WR+PL#0<!-udA<s
zHOzmXu~Qg$YqF*`|Ih5{#KzGzk<ly5*OfF>j?RyaK6!j(bY*SbXuJWus;p@=%qf;M
zR@JVAW2G#Pk8Xr9*Q&bOM!50K;4v9i#9&o%U3m!%g<AWhvY35P+vUdi=Yd~E#Y_+y
zg{xrs+?XMY4_H;(*i=$mR#A*EuaK^_q`INBn5Jc|K~-yovU@YC>&r~Qf3G#w!?vPo
z?535JSFN7_!@NyR6%Ccu8%#OSEhkQZnL^m{tbmz9&)DkfiR0mD#0{o$VWk~r32R}E
zkXB)7m$$RY)eYsgc>j&2R9OZXmTWNAf?-?JGy^KW>}-?Of0x-*YtqswF8yz@mx_K<
zT~SiIrrva~hOSLgRclNktBV=S%f&HcmNJcu(rzeGZKLyBW2)<IKa5#YwOtVgQHwe9
zm?l1?X;c|PT`$G5fZAv*UqXRXzo?<CTLY-yWcIYa3BT939jT%O7Cb$JzyAr_r!*T1
zBhct{CF_kj;p&MKN{oT&n7vc<1@+g1T0QM--_#q953p!j9B0P#aLtw;Xrpw4u6Apx
zbiFQ){}o0`{|$CYc_qe=jOI%G_u4A`e`B4LKN>igZBjmxG9x9U!!qftl%ba<ZVg|S
zaCvA($`5@b<DOsPV=adYn-v$9kG{-ENxd*|k$W-ho&K+~af(+n#C-yB=X?Yw<aGAO
zD^ub=d@p@x|8Sfy<MSb+j*pAy)8apP?`6D*@OVQ*+{ZO<_wR6U9lQ=8?&BJ3n;i~r
zm)y9<B0{`>KL<}1#Xfv`Y6K2G`NX!TP1Na<*}iEge~DzaVH(Pd7e~ZC=IN_$u9VKE
zP^)PQ^`Lj>Zaw1f5#8uF+PdB+k*n8m&=%^S#IM986p-!<#3Hdt+#)_N{$Bi4<g;Cj
zALX;b;9~JCalQC$@m}$1k+!TDj}H)&sp4>Pg7{7OpRfF!A=ZnV#9xT7iTlNWiF|gS
z=`Rq=#RhS&c&GS7@fYHkVp#d@FCHmou)gu`lp!Q8j0t2vJ_e4mqwBNx`|&ax{5M2a
z3=zcfqw5bN(WyqseVjN=jEeI_K3_|HMPjwMTHGvND7J{Z#qWrBiVup<h`$ow5I+__
z6Y-^;Nxz4fB@Pw&C^z#L6|2Q_#mmKO#k<4@#3w}dOX~SZ{7Ovb1A=hpOJvFUB41rY
z`7CjR$Y;vweywP1%0a$Q@{{6A;+x_pq7UuQ_`OB`mW1+j@no?`tP%N8Kg01S4djC&
z`xWIN`VW~Q=8H4L1){OBhH$l#&l4XK`J5~D@F#ZUUqwETOgUY|yHAWfPBga3;D3(f
z%fwdkcJX2Hr{b&PpTsZ4By@PDXKaXpM@l|MoGYFoo+X|mUM3nFUx<IF<VQumj+gpZ
z<E234Ch-b!k9enOY+51QuO-t44&(h@9D>^x<$Q6bxKJz=`Pwyx+ak7zH;V1z<Kl}V
zU&O|Ee-%Uc!5!sHailm!oGV@<ep`G){Il2tw^!;}BCZtIi<`v@#cRdu#GAz1#CycY
z#23Ub#U#8ehUsOCM~cUYbHy{nv&Bu~B_!(na`9>sQ-Iy__iV}DCU?Gbjp;os`3K??
za(_<pi{dMCe@pUv;^*R5Vh;?&OgB{=EDjSVipPla#FNEhu}o|f*NMhfE%X~(wIGbk
znDq9EcZ<eWE&P8Z`N!g~#NUYTiyw*q6n%)xa`YDah{MDq#3`b&MT_&3Brg=p#FgTD
zaie&pxLv$a{I>Xj_<iwb;&b93#6OCjt=hj!PQat;EC+3hkvZZZaf~=#ED%o+PZyVo
zD@gR4YRUED8o8e@`6BT$xnCo>Roo}{JH-d({)qS^x&K`93*yUie^c^1;s<j7Tnylz
z&+>-FUL^7jgD}RnUXD0O{zu4vg5=5KadMw6dA@jx+?PvUAy&w}UUHLofq02{jo2#Q
zF5WHvKzv;MrTDV=w)npIx%icsjJXcW-%A`Q4iU$S6U3QfR6JE&Dy|awwn6GWSKKUK
zCANq+h_{IMiVuoUi_eO$iLZ<M#m~e5+Rn76m?icXM~P#_X<~u6P&`en5Ua%X;zsdu
z@oI6ec%%3q;(g+i;?v^KNgS_8eocHs?jK6tFaA~TSO}SN2E;@Xei@Rp!~t?2DS4DQ
zPVQ4BPZwv&eSze~;!?SnOI{_`$bG%!jp7AzznsLq@@jF1{J$;UE`FCp{vVe71MvwG
z@qaCTAO^4uW%#g&>9D!4VY+3A;n@(~!jO9byzliFhl(S`8R9H)zPLa<U0f!Xik0Fy
z;wJGTajUpjyivSOyi0sW{JHp&_=@<3__p|=xL^ES<a(3kbU8l<6GXm8m@>^^kVlGn
z;w14{u~3{X@}0wsw_02;ZWN78ZulFU+~793?-cp#O2)rlyiGLg4Y=Pc`9blAB7c#|
zct00k5ML3w&ZPg}ME<6hvY+b(FeIjk{1qqN`-#Q|H{@ZGj}VU+XNo6@3&o}4nId1R
zOug$wzEGL6S?7TJB;O?7De^V*4EK=usQ3%<mm*)h%y1uzeCaaf6p?RSraVpLJ^|&q
z;zIE>(X5Z)Un==*u})koo+Dl$ULsy4wur`p1N7~a%zX%^f4lf&@fq<2k=6|u?)T!G
z;-ADni^j$_!u>-s_c0hRBu2!cqOqwBe`8Y{oGkaLVu5&qc#^nK<ZGy@f3>(?+$dfo
zZWXtQd>J9*wTb&g{<4(rd?^e0Yw@?@yP~nB4S)Vjk>UO(@?AcZlf>R)A90v?gg8k&
zR-7ZAC@vP4h~?rcu}*9h`9^xCe}Q<Jc$LW4ant`X@oDi{kv0<O|GN0D_<{JT_&4!i
zqMz$b#7hy=#E3Xl952#_0K*?I8e7<q`RZG`8(Y{QUlmSyy|`JtKs2_l;lD$2tGHLZ
zTWl8}63zM;@qRA(1@RT}HSs<1L-8---^B#zVE&RtV+$MSeI@g?=JcN~&Jj-(`Br=S
zmx!yxYSGxV#<{U+4Q`eDmEulum&iA!Q{RK)W8xDcU!G3?*ToOSkHx=<Uy44i!*Py>
zIt_=2!^Lsp(c)Bbx_E*(Pc-`k(07{TVzEr*E8CggIpX=^MIztcPJgqH0Df2U_r!<A
zABaB|pApUe0^+?V+3Yhw{z5X|p<(m~#ALCT*jLOJ`I30%XPn3v#8Zxnd^tR2W6cBP
zi{UBPi+m|O<%>kV5T5cL@h0&*B3}+q|3^f=7@qR4#Mi{v#dpOIM7}eg;r-mF0F%TN
zk*|-Z`$+K^@py58xLD+y<r)4Q@d|O9X!cRy-zM4Yqd@+SWWINv@qZ+~DE?YB)*#^j
zkz~G-p5fEQVd4?uSaE_lRh%yJ?e&bmM5Nsa%C(}|M}gcf`62O9@hS1AqS;SD_+LwY
zT{QbDaQ{g1C*qglzr+OYPas^f$TxIR&JxXj3uLq30*;dVSaFJYoER17ii^b4#T8<?
zSR<|$&k;9?W`73hn*AAYr`&gme4#&IU2uo^J@EnYG4ToUXX0}r-~G?{ABukw|1SPZ
z<XVy862+b(?F7)>?Bjr=B##wmiF3pS;$o5Z0~o(aJXhQ-UMgN8?hvmP_lY-&w~Kd+
zG)6%EKNVjPe<l82d{g{D{8*&r0>;l0%{~w0T*;%vvEn50SkdhNAiUZC0r{!}>RT+D
zeIUril2?jni%sHsakF@VNGl4|cY}DFc$ave_>lNR@k#Mn@p+LJ7^v@k@vq_+BER;e
zzu6B0X`O-cK#`^yC?79I#kt}l@pRGb^B{b=WZH3H{0$<FI8ZkGJ0LAMP`*#3{RYbK
zh#!fch+l~R6ocIVK=?#4P3$WU5C@A#ih1JE;uO*B^FW{3=K)WY`zfN?-+_C*<n`i4
z@gi}nxLy2~xL3SUyiL4Iq-hG4=Na*N@g?zh;v3?7;)f!B@n!2nOcgW40pehBq-ges
zknZV{mx-lfrPv^@70(mT7q^Sw68DJLi{BCN5Wg=zCO#$pRD4-{RW$oU$miRVKM~FT
z5Zu3#Z1#yD(_#nfbBs7yH2XhrpD)?$`#?Tj@-neZTq!n+>%<GiOT}-AyTx0@JH_vb
z4~R4$V*0!Ik@$)DPm$IL7|!hbfW|H=*kA4uafEo3m@iHgqvBlg6!BECM63|2#d@(>
zyimMcyjr|QY!zt>h53G3d_nw`__p}IxL^EC{D=6p7{(Xf)Yn7oFGj=>;!$G0I8me>
z7REnKJX0(YX_JNio5Zc+mEulum$*;7Nu>Q2#(z?LPJB^(Rs6m9w)nodU;Iq`r|82M
z_S8#TFl3fENX!*!7l!`R#S_I-#3kZ#u}oYk(uNG<Uo7qruNC)-H;T83cZv6k4~jHE
zLw(PQv_3=mEs>^YDE~wB;~56Z_&Kd1?a)xp5ov^m@>sDzJV883Tqu@_D@EF(Vf<$C
z67h1eMZ89&of?L}OT15fNTkgg`oAFlQG8dV{TllB6bFg9;*nyWI8i)Cq^%pqUm()X
z4do{BV(~I@k9fUE8#oOAl=zDHn)pZYUGZb_FCy*bFn+Q)KpZU6b`Jed5SNN)isj-e
zv0iKvX=jJ=?-uV99}*uIpAw%FUld;xUl-pOKN9~Yekr<m;DzZWh^b<RI6xdMjuc0U
zM~hR$nPOBtSzIJ87gvZ?VvV>~JV(4hyhPk4?i6W!h~Eo*NBpk%J&~4(=>MGfviPd_
zhWNJlvG^C!SS>>Q6g;d(J$=M}VniG&=85?tws9Ok)?%2Bn0iLFoAp<Ogg$;)|JdF$
z#5RHP$FjuG#6vg?dnWu8?)xJAY|dA)UK*fuj6d#;MnC+gGd$!%>8X}nPcq%S#tk)1
zC8c0fgXJpktclN@=kdvZC$F@z(aCG5sLrEfUbj!k@p;s52onDgUFV=(A8a+g<rSrC
zR^mzO$~t7joR^fA;z@LyjCH}2=<#AnLrLw*3gy*?IMAiKs<y(@h{8H~Wpy<*6?on{
zF4fA0k{Se>vGByak|z8_0uS&*?O}g%5E5TKnCHwGX#)Smeb9X7GZ=pv4%^t~(={CZ
z_!)tNed3$KjYXKQ=}tgD@ILHc{EWiE=AVv(pQaU#^Ft8b$n-&mV|t5l#OvdJFs=1^
zA5Y)OaERA8p`=3}`@W}---pHP<NnQ5Pnp6|JO@X-zR#eKeVX}WzC3+<a87;R=UM1W
z#hl3dcz(O!5U;OCDfT9DJyIW{#Pr>Yb1x1~o!4Nt_Ia<d;`|<tJ7>5%BY2*e%JlJc
z+z&ZE-4AQ<T^I_&pjdjx(tQT!UL2e{A02~xIZyQQ{C*5MUf;%x9VY@e>ci46rtdYJ
zdvS2;3^>+?<2gT`-zzwe*S81ym@f5U$q>``XPkR+aOxZfeajd~AJ6YkkmL0|3w>U@
zv01!!`x57j<CSsOsjwP>am@SBj|biv(J9=JGp+U1uHn)Y&U4>|a2I+4$aMKhLAdz*
zy%kqp+}dOL<M*Su*6K|p{OOMeI(f}_A9$M&8P`3W*$8(%9C`g?>Spw%f=tu9c5&*w
zSByP&p6KK0W1Yu`%eaK5?z~VPZ7^n1{**}EXWY>f^T$q@l0W6>NMx*Ww|~ct9XoO2
z#7JcPl>CX-Wku5FS@Wa5*t;dEbEK(bFO{L+GH3X?D?cMqmTYJLeZP;M9z7{KEBg9<
zH{BD4+4~;bw}!89ZjMH_4c-=ZdT;ONlohr`pFnFTJFQVCcQ=+)7e>>tk%!;AjxR6t
zkM-}E7aiD=xbuwY;^+m@%c8y=PVVbPi=yuoHK*R6dVhO!`$heZYTpy}4=yWe&S^{C
z-M%dP$D-i&w$$s|L*GhvZjCyFPc1qndP>n<sasQPviu`nC@v`6ntEw;Dcn{@x2A4R
zol*E;v@Z3b=+lKKM046lG#95n7(H3?%I1~PW!b*n=j9CCm$2h!&eui$-A?<@igrQo
zqN29czz%=z3q=WSTT|WbQ=F=TE21-^OAEF}pDiqjCT8?*o)JB_;KYKZ(KB;KXPnx6
ze)LqN>h9f|x;p!W>{E-k7P{Al_6GL_+I+k3O1;$iL5_d-z<m?jm*xC5>o3`fMU#t8
zie4C98O?Gw72Fd&EjqhkdZCkX{i4~>I-_7|_A;dL#zG(BToIjzy7cdEbDk;syvW@b
za*jfrdl6?|L0Mr=#*RhHq8kck6;x#>X1uU4jP&+I6WdA(1Npw~feAZiI?peBw=CMb
zwap0}>AZ5n8#m0|5xrq<3tR^7+8&-eFsG%}>DThA)4$~m=f$iD!tIO>Kz)=IX70G$
z$wsRT+TM3tR!hdVKHJiF^lftnpHUQQ@egS$O5D-MNU*34DQQQBk$M^_y)}79k2a+K
z$~&(owPo#IHZx^MV%rtbWixy2NN(E-rtZjY%XUf&Go8%Vozb$wR6Ko=-s;;KZt-uM
z7xnLQpc8E|<btBP=mQIj+!p`fnMHvXXUKy^zE%e=%~?xkIj`2tUNFn~UCnI&kcZ&z
zADULYHESu{SI#*F?knfajQ%p~49I137eX$Z8@SHhb7wTI-Dxi`T$nmNb-1$}zROQK
z4Zh1xnjh_xHL*RheNO7y)SA>`&1<r1QY)I%ve#rggVz`NhfXO@+LN%iy5Q#MX$6&q
z6Elu)PJvunu%=*PzqE{VnvpZ)pgEg4JHg~EI$OEQX0B$MT+KkPUd&zw`S^K@knVBw
za@v=rCbqk+fjw<VJGf(Ods+^2J<;U)=()kR(4I51Mz>cNFz3v7b9+mB-|U;CiF+ot
zHx*nTeX_7TIyB?vXj#<1CoL<tIkcx&TV+AdJ!cj~oM2m8`?Boh-8t<`3Qj4wt6yT4
zf3I&>V#er<HO;=})ZL{8^9tIsaxw~<d$)zrf6~x@_C$NMRTi!&3~zs<(0|R!Lf^K_
zXF9(b_in%4eOs@H_TODvctx~t%YfZ|TGQKj-lrv_)i=JhFry`_HGM}QKdU9PHISd#
zlGDmw@a8*%TKl#2ZV4Qj_?s3dt>v+IoM!yW2M@sSa0azx?-<n9qjhii#q5L~k+#1(
zyP^*k7DVrN_U1UbZPBIkmY%pLI=Joc{dPy^p+~e9Ik}${`C4XTT=`{@zXkmRbRm=I
zA-P``U6xgf+M7G~_L<J_=Fau!?l1D^eo-_ds|2pI=G+F?!a2S+|E|{Pg2EMWn?Czi
zxJ{c4{q1S0-<|FLe%Z|~dTF4oHM+2n8Ydc!N6$?|A6b|>Cv`{r*7o3zWm&Dr*}~`<
z&CZbT6*)N}j2)jA1>0JpXJn6UZfItXLT#<t)G*9w7=}E3fzfVhHggm)If~5jxA}HG
zkzEFt{`2lYesbm&V%$nZ-<XryhLo0MMVj4Rfjt;ebC~Nilk2qE1t!<iQx}?EabfoI
z=0zCWj%^;)){LBGx4l@{8ck?h-~2-1^M$7so?h5C%Xww#ySevFePmm7cl5^S9nt-d
zdhHQEw(q+q0b_euV|)K?12DGt>~?HVF(dnhQU7@VSl^Ci7||DCOfN6Y#t82WIlpLO
z^pc{jsgI>@ZGWsiu>I%#crA}^Z%N(WenxZ)M)j7|YuZECBsuqD^ew`uzP#xE)SFW$
zBHZ$#(!v{3ufV9jyr>Fp<>+gxG0H!QaX78r*L({6N+f6G%#GfilYQNc=3hE@75R4i
zzjb91$E%i9j2=UFBL|m8{kvCVEFbKYMym==$xh11Ze9qtH3jnvM)w<?ac1*%MQ23!
z6wQnVcHf-(T+X!i-Z`7H{MQ8cg!a0vH|N}yI<$RZ&MnzDX3dYfEgQ0Zt=ao-cBU0)
z6uYh0<7=>JbYsD31vlrMhHLS{MTOClg5}Y33btk?X80D(kCr-f3$ypNIFBH2W1P#1
z@H_gwrx&a)I4$~2PGZLHMgH9t1#@vv;aGCU!i3hq_?^+j);9_RV_PwfpMi0_r^fLa
zZ|uc5z8B+o&(>@+j%Q*V?}KqX%Z%gw%{boAjN|DT$NOR&&)J@~Eu$rMTkmbXcBGlH
zI#DBcZzBba6x@+&q+}!YYVENjY{v0FyxzAhV|TW5MU-Q9dh6EcPHg{|74~<UqrEV0
zhgx`TwiWqzpf`fvsEw-<WA#qBbso2C&FENrz_`82jF7A5_*?C`U2aCe^11WPn9Y%|
z560wS&F-G^!meXCNA9(_R^mqO$dsbMUjNX^#lbzN6;u~Y%;A_F+!Hup%-(9o=Q$?z
z*>mieZO8FKlhcCP{#H9?Pd8)sw0WhtHkaYL^zU%m-8PQMt=Sy2Cz~8k!WgkI6=O)7
zyK}gcxMx6iuEYDvW$inoqubBM-D6KQsV$);+bM}oY;P#IEITb@XLM$?Bzk5+CC2E{
zm}8uZQYN(axbDVme_QgNoUFl|e_?!DP_VS1wBYQ5#O$^#7~RIW-Low*V^7rAoYEHB
z&9OV&wxTeEk^A*RZ{!~HZlB$07`d~|$eq^GZ+Gw3US{O(-I8iX?o^E6y)bfTw4`I?
zPRIDok^B93a$5Ve^~A`XgpoU?<*9dm81=@A9ZpV5-yJz^VU6AW4>EQS_`k8ceM$CV
zjon$xo0FYIg~wvb+nn7R?R${1dr-Gycl~_<tRrWx@?Cnt*5>uTk)h{DI$!_&Utj-m
zz3-^d^YxE*NT0uO)2cVO4!+d7eDdxOqa*m8keTBLd|!Y)ny^Z`&Ny`b<M)Mjhp;Xw
z!NT7?DvRrNzc1W}PA;Ojld`z{hix?Tx_&+i=}zfaYMc`ILm_ts&fOEU)&TxM@b`?9
zOZSueU22>XZiZ%mICw3VKK^jRNN5NIg8T)%Kafzs$SdI!$V%sO(dDz7fk?V>Z-=hH
z(2UdI9(;nHPeM~*RC*O1UZTU#uzCuN&De-@e>kv;Y2S`N!6E$u@CgO@OU#7#5zFWP
z3V8~RN?|r#E}%mV<~;l;d=n~snK#2NF%bH;dphDIEkl+<xAqvx^DKl2-Ih*wCz<uL
z5@$Ua9zUoJhi*!|8gj~8_!GJ%fmQ6!by9wXa)fRV9t~H2ZoqLzAX}k3Tt;>Id}ipo
zIiDkFuRtj9U54?6xik#&-2EBO!hKEkrGA1yS>Z9^(a@Lj1N;e(OXoS#=v{oa6V6wP
zft2;gW;j3DW+0sM7bF<Y&#+>Tl*NpipJT<;-o@*k@c88MMo|VT>L*Ay`TO`&04Gy6
zY_;r$#-ZU!;aA|6asw4iN%YFc->Qa>kr+sMiQ=&mVLgx~m@2VH3V%o!K2Bn43V-_>
zK3-x*%0rAhO=4Ec?M!I8#QrH!#+@NC;-uj_1}E$b&kYYp8Y$b+s^NJ_JZG){j+*Bu
zQgm~heJPL8`=lfm46;8Z6}u4OQzT#LcapyYpNR-<iaf|kdmO24^M%h0Z=rTm-$iLW
zr*=NK8!isnDhQ;!#hjER(u$8iH=JTJRyvTC<>p@ML#0x2GK~%KPzs>{fAyN~OP$WF
zh1Z0ig_y!$z=qfM<~b93nttoNgrJGNE|ovGTot}AJPU>FU0m;k?@v>N-o*`0_yMmc
z^e$fKgdda?PFc!qK9p##;@lo7G;<VwSYk@=;?hbd{Qch7o0L;i7BKK5ikp@4KE)@J
zSWEug{wdtl2>*D%TgaY2H<I#wHqB24^g^ZjbBCr(VCDX_C*jW>nZl=w!#_(r*@&Zh
z7q2OG!oN^LV<Dmd&#3^DA)*A&E8VFnOQ`C_-lv+l(^L2$W%#Au6-F%RU0e-Szm}@P
z6h59BepPYjr<}u9`fXCG$@7AgH2VHN%{=p(yEtVp#W#Dj8Q&!-%`DMdDZGOHxyw_+
zO!sYdwsM#ZV_P$7AM=Ox(1%a6_n|x5g-^}~>DBiZWN~C5yuu%5?PQ)sy`_F-%E>&R
zm9f&F{1a1zKqf~o$Qf1+XP&@>SNaE9xku)`EJT$*Z2MYjCQT@X&+>=4pXtxd$o!Z!
zQse0#o4J*8t-o(y<3Ayjk93FYJ^#s>J=s(Z{v`8AUhdRP{?s?T#;>7ddgegtU+aZ0
z%={hYb)Nt1%y#Nq@6X6H`sZiXvl`F!!Y|0|$@Dk+6V0Rkxr;OT6W8!Qf5LAQncpRu
zyspAG`O|qRxw%jKGe=V4&HglABW~`q{>)x<xYgfdI#O_RUkhedQsrI#)GeqQH}~~m
z=AWtKyZ)s4Cd7w9)ITo;+enEB71u~cR3p)NSSau(sLSy6$2mJ_Tu?fB?b!!jRv)`<
zM<B#M1`cNQXD>7tGlmadmwdX`$jDtet8I`k`<Ez8)(J?lM>y9P{t-fCnz3Y<uQvr;
z<C*ufhKBppLjsv4EdL0fdPo>4vf!Zr)o1mE-jwh(U$_VM$1}6w6rS!&qd--UFzO6X
z4rLz8nw#lMD@E@7xjmd@p7cjxWxL<=;bwor3N%gTn+&?epLMed>SWeZzQCVm+cA*I
zpL&Nc^rtc~2D!|+%=Jb7Ox`AN&1Z7(3t#N-W&7#u%z@0>CH_&@7<~&e^TF_?{_LN_
zo&Df1)VI~&*Isa|GS6jtmw9r1=1_*e+>_U5HZ#2|{Hc7@l_PrQBnG(BpW193F7;*R
zQNvX>2X5~5zRar`;%ckH&Ar)|*^hbL<~iKy%jECQ!`nTFdwrR2Fhq;z@Q5#yzeEr3
z@Eo4>WuC&mx6@va=&n8|nRjaD%G7B;D>G9@PO$PePtJ7u?GNwvCww0cnF&<B$Dc!i
z&Bv}5zRsWZGb68ek~ykVFscSP$!r{6NRqSnhd24nyFPL_>V&`LPiEuhEM;Bo^(Qk`
zn|>;;6cZ`SNjL(j_(B0X_4jcYFufZctUt~}0nRD<`*`tr*Fw~|Pr%<~_QB;iF}nQD
zfPbLu;XF5!BcIPVU=R}?;|@5>i2gv}L-=Dp_6y{0ARodH`i?-B61Vt6_d?5{sR*|@
z@*+y<L~uC1$k|98dNWbWiC6k_FGVPyFKph6ahWgu0fY%Y0k`lD#7w%{m(Jlc6rfWm
z@Vxo^99;UPCQS$@*WsI=%v+#5X<|6z2{^NkAE!JioPLLq{h6!5q{*J_W)`7@NmIgU
z??D;nYngvz_+!F-{%quMCV$$HbgZYZM<z#uq^X{q;)M4zz;WT=XNVAF76$vqL5J@P
zyaW|#Igh}fAK!=gW@re10pk18?foV~&w}d|97C9A-#^^6w;}Arv5k&Js6O9UZf|Dn
zK{(t?N9M-&PaE<LIQ$w%?!vK-@0wsQR?1W)IUGms!f|v<r`w6BVt%olyU2vgq#GyR
zr{l<7WWwdpZ6dNZ1V`>-6K)XQDv@3xj@-p2TrS<}k+H=%a!)nkM$jz}wK4=p?x`l+
zQFPl2xrJ^8b#T1aW-tZ)HH0H~QI&DbV8}Dzuz-#Qb@>e0kB)pM|27-aI1Z#^3VJwy
z)Q^zk8Pa5EIUE+!aZ#0V9LbRP!{KfmL(gE1UmF}v#{oFLrsGT2aXcLp@ooGEXt&&2
z<Y-sWw89%`t6$^Dtwq|qf_>RC)9|JI2pqXpu(q@-m`%4gApgd=p)Pg>2huIK7rG&i
zT$XTGa0uPjL2fi|M&EF{-3Iv<<Az-C3LZ(fKS2I1-Oi#@9-a71XKx(2XVYmMo%k4L
zEe>ax?+X@WhwW+n_06Mj_ASJp;ijkUG#!mUm;D>vOh@~cDPa-Z&cHF;^s{SBH`@Yv
z6WvTVyViu`ql-7-FuiP&-}Ev*ZpfdinqD@^Z+h9=aC;7i>1C7rrkAB>VC=?Wdf6nu
z>1BK*>?yjjmre4UUY3j*^vC#K&GfQKe$%MGgWHdAm|ix?Z+h8v_%3fd4%5pf`AskD
ziSHqOIBYMQY%{nS4r}OWdf8;Z>18j&;TJX}8ey{E^s?c25~M#4gfxz(mz@uX4RkcU
zY_iSJ3vl>}4T<)e>^Hq^48ANKfy4H)$$rzzw!vW|9ZfHr>^HsaZhUvR2Z!lpQ~aiG
zZ}0Co*W)m~Y>MCXvhV=ZE#275rua=SyAy6V;>fK+olWtZUiJ^j9~(FHvMGMk%T6BX
zIP-AivMf{lrk9-$`8?x>Tu<?vUiJXw@6iptY>MCXvcE!npHApyQ~aivEf|CcgK?mj
z<+GQaXnWZ)aQPOTef+WZh((U?q>(&(6i)Zy82%fEJ=yfTuONShV<c+b;qdnz1U$mG
zz>l@~$l-81AD7+tJKT<(47dL1SPFwNej`F0g$u&*R|W_AUc!mX0HfBHRMTlRT}CyQ
zU`wGgcr34t(Rp~Yo#Q_%nEpDXyc)bg(toxU_?@e73r0d7zR@Aa*V{KNB|X_q$w@gi
z)Z4evmx^J{Kh#N1J|2!psxP)Bj!8Z?c}nsee9aw@4+f>+aEC6TUI@#Rgmi?Qih(4o
zC_x(~G1HfvY&Gzi)})@D6ejz8bJFSFV=&Z>K~a0AcM6{pAAT~%D!jNL8NpK1@qXBN
z#dtA=8}@R_fN3T~up{a8KF$c_FQbodL=T&2pP(s2-&jcGnVHE{qNWJcl@&`(A^Ito
z60=oEi8=A{(Vk3^dIwCfg*SSq^<Zrc<a=(9Pi7q=r;0ylB*OJaZ;6-_6nAi*Z(0x2
z5(qM)M{i%6Z+ht3nMUi7V4PNe=mGu|Fc&GYHcU!#8ycUw+=j*UqJ_KY#cRnr+Fs#D
zz%5qGavQmIix2&1oN31+F2ftX{7KtqqSlV|JkWvjP)wU2R(`}(^C&4ZnMA)$#%((<
zKI7=Fc@FF8lIba4R?wySLI1^Zo*}A{=lto9F-VE?q3FA2-r+juT@SV0e<E;(^-6-*
zB5Yt1T-d+_F>#VPT}&)Arwa(qXJ}I#r=30+s~M4C5SZ?6-rOkw1gmCYoSNBPgIGBY
zK!%7LQ2;3WY7<YM!U6YD7-RA{&Nzz*4o^X6qmw^$U!1y72=4(4=!pmh_Bqw?e$uEu
zm3RtA*x9~+Q;23^DP<V_r$vB!a3Eb6l}By=6i0+YsL>gcmW&5#GmgR*Vc+z$q^~#k
z%@}RY_c7G7IB0vj9#&bWVur>26<D5sZ_`eHJrZHgnO&o~7AN&Mp!uy$AsDDVsAh(u
z8Pg#qB=d3bundRlKrZSX*w&4&61<Nm$cI<_e*L{0L4Sw?c4G-v0c=u#wkfpzb0lG^
z<V)kdn6t`e957|Q1VvnKE9ApNXPco^bqEQ2x(6*FL-AMew5h%tncjq4Zoz@7`GzzY
zN>zi9Y|MkF!f<@f4Gr=c8iWa<bmo(Q?t+bl#6*;kf7wS_J4vX;bDSYN{rSW9QMQj7
zA(@?i8s6ob6&9FkIpr8+pH<_B-D7efTHfn3{SR93(yo1^|GqPjOO~ICNM24I4S#S|
zrX2Va?$HA`iG-9C<6s$IoO9!f!~FNKwSgwz>9-|P-~Vt^T$%h`oBiM!VYBnqg|_iv
z|M{S$kGmW`+!R-Cf7kXuxC*wvYDn#W@UUJD1$*}F3ky~f1AHBj`Peh$Jl6aPX#QB+
zv;7lb5j*DaI2?S=Y0m?%;J`)w;id>`bSMrE0x*lckLUb00hbst3P-x>)Qz@ZO&>aa
zc>eJI`#P$6gXuo?$e!O>=a4tzz);N#<V$mUN(h-;fdeCMN40G*-Nn450GAQ@I1VJt
ze($$~^5>g|;^Z70a7UiaCzO)XA9K!7Fcp(A^XWMAdJbyBA1k<OqQl__hy^ppuLBWN
z*d=l0F<s|UWE|!3liY_v&R+reY6}!C8#u<E#+Ao(gKsnQ&RReDCsUqNl92t$rU+*c
ze9ZyWnT+F4F9^MLFr)Y2NJ6uDmodDY`8eX;*tu`T5ikSnr#QO;xv>)aqIt6eS|b%n
zEyux@@jj`L@V0$(#HZ(7XYuKIZeDsJlU}ahOVN|#()7oriF|ebOh7p%<3POGA=m@w
zIm;GyHsE#$w;_~Darm6m{|xYoLqEMRc5jB8KAx@wlczXkiB=izQAQg_2cNU#vkq;S
zZuTx@xO?h4_%u#`iX(^%0(Uu{@{%!mhRpL%aWK#0O`a+Bg?e+B{Hi0J{hQ!nK5#Q1
zs%Ctf=Qw4|Gn6sU)b=?J+`4e%^J?I;m@atfQx3J&IJ}(kd?SvYP&RHTti;<YrIW3M
z#Yr6suZXLJ#hyllG#^iMET5k0lsMJQEOlcNiOeoc>(IR|)?A+A?#ZfPQB!gKbCxi0
z4W<AC`%fRfZz^;ik0S*gceOLH2@PS~>BbwF+}C^V%wIE(RHFw<IGULld}+;}aHJt9
zZ?{N;GX~?wZy)%Q+7tvvoVA`dx?LFW-e`5v?P466CKb$?I2xLW3P8_oIB@?%aXJEU
zR)9HSXb2-HEW_~&x1sT2(bGc%y9>>b*W(y|=+N6QMSND^%?SH#94Qz{P=TD`8F#wf
z8t<-Zq8s0f!|?IdN4Gn1^t0|>)=bG2)oWXr*TX6QlHSKVk8f*4Wc?tWA)VT~iCJC8
zR-k)FTd(ir-np$2xQT7e7@gXhjf}QtlhZH0tr2G}OG)?mwnodu+`Db-_yFCuH3E25
zWZGJZblcWl!<x2dmb!0iwrnTevGDP2jb?6OZBb8rTcd_z?(uDH+?C7twq_Hl(|Wy}
zD!o<>;l#E!UE&r~nu|4W=1G<vy?4fj8jO(5o4KIi6bQ?*`JO(A2mQopAA&$e2Tw-f
zz`dAw4T-^h=VqR~g9G<hqA!wSGUPxU7^Vo_RcyYvkqmc&FJv-mcrx3#pGGjZ7-Z*%
z@`uH00NN3am%5#P`JJ)*IQg(6?NTozbndv@EJXnG@grOObk)E?lv5GpV$Wut@H-X=
zpKs#Ht2j_H=8n@2>LzbR_I%DVqtNK|86Av)rNex!ju^59A&pc1Fx=W>Wnpf-#F80f
z+)%rs^5PiB{9)sU#>aAzu}-nZ59~J9_<@~cG2`|#1c+-zR$r%9WC7WXnAzAG;R)Lk
zD``UQxM#CfXRFhmbNS66MjuZOqxsp)CcLMPWM02%^WrrV@jN#D!9Edq9JqaPym38+
zm}yQI6TBV!oHK~itSiAp(3cnBw9_Z<^04{nW+&q$#6TY>q~@D<GWc~gYGeN<p1g_!
zl|CO8c@hqs5({y3-N^`I$!>Nr7|iZr{KBNZoZy2_nAp^!R`=r=h&AJ(wkQ~eb4_oH
zq8wfNLEEk0(u(*hq{FoXR&OsIdU?-K*{DR^oDp*SE4UpWbfw2|5ggs@N?@_-?Mj%A
ziAmc1C>f`Ts20K$v}5aIALU=-Ky7}wiFdV~wiY&`WX(8`_16xab%tVHAnORZ{q;j-
zo#8&m;q6WEtM40e*g71tZ!fChMq6RukSar|!oD$8hMSE8ql?!vD6#n@gp##WflOep
zf}NQ)mV{fdx5#0wJZWlW=?dhXHG|a*nuupn<lgp_gRhlY%1%9F$Ub&f_E4X*^c;ZY
z<{kyfi=d+$99*j{fZ3x!zczalXl}bl5nl{%oy1~IM=`KR!CJs1hkF!sDKdpy<P{Eg
z6BI7j-?a-IJS)wp2o|!V3miOb=O*vJFRu9huFZdNEo^>Ol$!tGVZDm-wko>Yr0^;%
z0qt&<=BzCq37GN49PD6m>hIzH4h~#1uW#~d&5zXwYiuVDE@?^bU}9ipj~{~S!D$}A
z*&9wf3ckU#`#q))taZpYabQd|9UR>O3B9+8UmmyOfIHGQAG_J$IvraK9cOVRvU>}0
zCF*c^7J6{kW{LLWKtiv@m&o)1^Xg4(H;`|c5}ooDz^9H7btbUFp2n5PH04vaM1GR{
z3<!NBu*966K{Q!cQyBb--)>-bAH<P_2Jo&#{)o{S(ui|oopTL^OA;d|H$OP#v=aN%
zhb9y2oUur1BaVY@H^issT{7|Md2U{MxJr;-uHQ@1ljG9#$EArJ+7D-^_A?!&Da3)8
zv#}l<!gE_XYPRcR%3M=m%Ymphr^~ta<_Kc?g{KbB2bhni7VBeN#&LQvQL=h@ccJ1H
zM%yXj4sG47<X?i;mvIEqsc}E#>1#Mlt|9Y007cmBhIYH@KsjQRpPt&G{KHKMYCiBX
zAF5`2o7FgFHmgv^tWw(oqiqSF;Zngrk7={I_;)QrorA;68_%!8(c9z=6G!Aw8xM4T
z5(h3sKDQ^O7jEW>9hhU28H6$)PkSu4p8B*d>X~WkZ!!8$8Q!7)t8Owa?Z^qQ!Z&fG
zV$HbD8Q5s{HV1NPLsw2u<g>oRXEt2t<4D263X8USj6x;`-8inxeVymdJTqUZ2+wsC
zMo%oum<9(c&Sz3_ad9i4-uxXhZuq{>;F^Yu%4}0$;l-uv=UTdQ_1J=gIpeyyW06W%
zuG-Q%e9Y#CNek}3G_kPp@fBj3g?;=Y4p~Hvm;*C4d=(g1JL_!m8(9GECv?<~eAatD
z9ko->+F8w7V2qC1VV~}B@2H)6s#tBNG$zJ7r~}pmw}V(atGllqE`(7LtR$9(wG*p@
zE8wTSq|SAKhTaCh25;GqVw=xF7qaZQxb~Yj^W+#i5bTU~UE{+(tm*W8Paj6VgMRwL
z2jep_1c%YVlei_&ew*sf%{=)M2f`Cv^7*kcBd6oQ4T{huW%G5KbtjhKfcl-AdBUF?
zVB4QyZgJrru#jZ{o2k=4F1yHE;Rr1+ZQ_Z&kWcaQ#V{S$acncY>$=uc$Ln(i4yfC+
znJ0XQGKBq`c=8nv6qK3e{f)ZGr;*z(>sl|WUDxv4GZV5MArG>y^<sGI+D>r}x~}aM
z3+vkMVjcFnmX%;yBfj$3szXpnQzJZK(_#TZs9C#P*K#q&AVwcg4x=}))lGQhBlbZX
zINrLJ56R#>HRg$&ARY5b!CwsE#6WYpn26vAIDhdi*vB)*$JZ(N>wRL;li-4;C2aIl
z<D;Jv7yVQ(E-we>jwyH_7J;8fM5Y-3Ih6mfVJ!a1Q0e#m1J9`7wF4|14qsm082mq|
z#aLOCMUaBJhKezBYRjtElvg-q$1JaJs9TAbvqUPZsw)~JBiB!!c*OFRwQC|xb#>K^
z5xklvQc+V{QC?nAzI<{df9$x)qgPKDT~l&aUBhyCj;^h%tr%TVQd+ef)>Wx<c}+>#
zD!visze9K9hQ|M*-s-B-<txj|y5xOwUVh#<uLS?a6uPYy)xTHo#=c#rm-LJ~8aDON
zkYzQERgJ~SVcsfso#OI}%91tJO~p+c>MI)IhViAiv8fzC=7NA;MbokNEEWW=2!V)j
zM<;8jz`J;CkeZUFRXD?)g0CEs#F-%83lcOP)xFl|3nsezTwi*6(CwGr2WF++mp1yE
z@?dZJPB#(>`XE|iYS0bk_DK)<@}|ObLnIf0eC`Vyr%r_rerkr855k7Jv3Q+DIX(8L
zL&Ueio;B@&-$rxKhh=OND<kHa9!%nS-+&LVv^J{$yaBiQfNwni(4@R?82?PS5ktqv
zlzkmM3}qi%Wp2+rDsdYlgi&q&<itcbX=?1eBh{fM)_N1mU1N15TOC1TF5FGZv-x({
zMm(2@b;+^vuwWl5nX6!xs<%*XtRP<<vLL3u+<$HG#lnAi7~wC#6b7l9hUu;)K0FK^
zSDn+5=ARBD{El;cwya(&hXw~tRYLC1+$>QW<_AsthfEd+)5lclAg_cW_w}HvsoRcX
zt7Lav_Wp1f+1rEcWizo*Uz<L9wn<yLGHu;QL3}~e>mosG^gTObWw)|Z6w?KaO?g|<
z>cYkfz3D7t6m7kF$w;f-g>3Xs4Gv-!@`6WMm}?<V8FG6@f~JFp+%-NtAIW;M4(efU
z??}+($E}M5M_GTP!Rupgs_{0N%kXN~ed3UnWeOZ}e}LLD7o^){bPTpNF+z?TR5K&I
zda_~HdllA071m$j3q6nHyz6D1SIl9tjQ!}48MCeaa9peZ;4s2}-z!JREr_W0pT@pv
zr{-NFInT>V$bIxMdLZh^i{L(d7<qXNd9l?Six+YqI*f!KkGq<?_E6jGrgB1KDfF>r
z3-z?6jTKdW%Ul8x+wUT_-$m>g?Dd-A>UAky`kcDHdRTY;O}!yxE+qvw>3MB!x_Q?U
zsJoksDMOi0v6<Ipq73GFB{COH_n9AN%M$A4T`9V5l$-8yJzSTq&)%hGSTRT0nx<Rc
zkdT`=HJE|1%*_pE4B#!2<6LN6dN7QWoM~HvJ+=kI1K>26p>iU@9#ew}q1<3Hq=e8s
z@wh|F6N1U^IT6O|6T(d+5iRP5!WR>~jO`ze==O~F7M%rCcpmb)mK$>44m6oUxEw_l
z9rszI)7^Eh@4y&u9V$lKxiQ`D8_>f(*RAS3aRFaHRKV-c<t?CVN&4!da@`lZk8BI-
z-ezOx1v%+(dHZ(R%I;Lv+Ho;GzdWR#+ffrn#gYS5%(NaM{MbC$gT6{^rMc0$Zq`(D
zlgDJpC~#LrJP$h?fQN0t!Ce(aY~{OImFC`vfTk%2OP|S!b@EgU2_8vT^lVdp&v~eg
z4`<^oy`C?7zt=won&>`rPmX0QmyUgH;m}WQZpU<y$J;m|x6v0gS|Xkj6FuTNN*Y6*
zT{7aP*f9s)5;rqtmDe!>O5&&iiG$byvCWN41&KB5?T2jEUwX}Idxna(G8X%`L&kow
z+t^iJGtTn*12dZ!>_@oA&Q&*vDoN{njOmqmvAQ)~CFFW4B8q)Hevd&lL#^DuljLsT
ze8RPVq-h*o%%IT6MnNAi8gjkXv8`z;w6E8MxCg~IQ=aWjQ<aGgl1C_w5$be3%?+cY
zt&U*YBdw#0yS`*w;97MEH_a<syo(8{5P3n<=+s~`HBwiFnQ=qEdXgyt19j^8Bbf&?
zwDqwbxaHXr54RZ$rFdOS9j)6QW^>TC8G|krR@yA71&z~Ox=#(}x((a*27??W{2})r
z&fFl!VSk9t>yMb*gx~$wCL=PszcLbXuk_`m2Sd2B1`P{_a&Xre7914vZ3!mZyR92K
ztf4&#>iFwN{B=`J*4%n;vVtq>UDr;nJCDXD^feoO=8mY?5wH7)+;`mW?hYo>?u{KI
z{U6=#MtT#hH7?kj2M@M)W5+1paVP5I<;4AUw^5aA_ZAeu#4>$f1H8HQggOTJmk+7p
z+nx&3keyV_u)0I;S$4YX&eZ_kw=&2HiM^xPq^-|fd*8#_#^kCa<`R1mxP2=bPgiPx
zo~v;}(<qn=)>ea=Xt<%?R`F3*G}po4&Q40wE+x_4>rI7@jOE0nf<9)e#b~g}#OnCb
zLsrmZUIp2Cnj5+x7V(ioM*Lydh?jV^vRL&wRrNXQfcng{K2u|*P<<k%sd@LPJgdw-
z)vk9i`j~>c&}9dat`+U+8fG=1M$ApsE0tZ2qW&J(Y%ir}ut|s}fvis9QuLC6ueqq{
zzXTf~FFR8su+xNnl-Q=qKNGmAva8dk%5Sx)a*N$m`K{Shxdr0~H&rk*G@B~xBe|7O
z`O3y^nqIo?xQ&=uJZ}$iJ1QN^OS6x_cJ+DJj?cYmvu$-BD^IcP3^;B_<>%Ocf^R<m
z@LucVkmsAuKlZ-jJK8248mxBrxi=n;;$OrmHrm-fHl4!QSx1T{S*^O=b-Y4+ZX#>m
zmv0&jQfzf-oQGQHE?X#Pc?*>xvD{vN$lRK0b${b{gPPCXcNpP+ZwqHDoSE!W^(}{?
z<K4J4w;x9M51nt^LNN_(YSL8EAiE|SZg*JRbza?cY%g7U80mfzm(NQMBm7@%-3(^6
zWY`?wVjD(Li|p94(^P&aZl^@6t=<egPyOyB>2RB*MH?eAEr(d~aht?$9cJ1bxb<E0
zaH!aETO=Kq)rXr7<FdLGd-N!Sc19-HOt^DQv$*3dPWJXaCV5*7wvOy}$=sN)*Y6d3
zjMt1En<F0_GE26LU+wGY;_n|u_-z==v>{=u&YM$Uhxffr%0ss!i%qWu@lB(L%(Y>P
zJleY`F~c|v6+7ax{PtmF`I=ageQlrdYO33<1zXv+3!2Rlud}9f-&xgBINd@=HY&Sp
zjto;z?PW*V*apQRy4Y|<nI4~;0Td3h6LLKLy5uyr_o2KUBE60*nzo5u4Bs5{&^sZy
z9XlaO|F3pJ{)VctQz-U0x4VsyzFG`;mjdqh+ctGK)wPQS_apSE6e^3~I=On&7CSF7
zlM<6wI@XJ3dEtH>>$9$VrTT2=skZ{|j|+Ikp#pwph7v92Vny`EBiC*2KC;cW`<0D-
z7#ks9pV!@FUd4C+iJCBrQ!a5j@1@M}7QUD#Ya_(2^)OH7WsgbIXp7F$2<v#Xg^A*A
zO~kfDJe5<eCQP7%iZ;PU>nxd>btE{oQ*w6Q*D>?$V^_ksDcPB#7KUbGdEjn`SvBLE
zE|tw&{KmFDa91)xx^8=PyU~H$k@R7sL#ZEr>|Un+Oo!`e{@)$4+4lL>Y^oAl7abcN
zuN^Y>_1(sfZFJ0!wYTXRE45EB-el9;?>Nz0=Ue9kTG&(K1)E@&NYmJYoI;@Um<r0Z
z%De7-*dArW9oWvMPj&2k81X1ipQ_(D4zP`p>urC?&uTQ;=wm}*+rV_Bh`0S<F0(wV
zbBx!d-2@q=UN%e@REp#gwp<~1H75)xtx4ML<yFUOQ^G+u0eokpI>t1{R0~~{+0OmQ
zX5I8@FY7&R6h#=~NhY%<@(`Q1fwpXtBHD(z8Ji%cPrI*T?ZZi?>wX(<rUHzcO>(&P
z3%S>OyCzeui>}Rs@0xtp{jSMHW&!4B2lh8%*JNvK*CaO>GJEZZyKB-hUiXRL_i%fe
zi^E;*&2Vs6Xg%+syC#3cMZw$Ufx9NV&+G11VruGbf9#gyUfb<8XM(*G7wnpY2m6!X
zbQUub#1$&GFu%OpsLHkb2?}6h*%o2K-r~4p*W|K8s`%7XF_*DT7xh%cc1_OivTM@k
zfK|TswGY@e@nU+rCVdWL*TgL5@pTLH<L#OpX+_glwQJ%z*&8@E+)TWXyUtW7R-Ez}
ztex{i?VIe!1_!5)U2gBTZ@5=rbHvuNRCer}e0<1=S9XmU+c#O%W#44<0X2HCeG|mA
z`zE8jeUrsq_D!J6jw39P=@@yo3cPk5ZZ-Uy_f1|paNp!PtaIITJc80YG8f;Mp+!Oy
zgYGo5QR<tCDi660*nBB84#Chggsj5#;PVw1SC->RpPJ(Jb@dgsPI2*~MKcyV#dWpC
z73-^-ic1<+Haf-Y%9`qGO7S#JNmGSW+%RD>o~)@_SzA(FT)L*xSyM})qCCR)Cgc65
zm5o*BAXsH}3FE?yR@3<WV)#@vG}P8PrBzJ}E7n#tG*(0rz$vaN_0(3Blv8Y|uBcT~
z1;;EuwGly=msOY4lr)STx4g2h;q39t3r<`#XHoIdmdgtlEm*#wq3*1TvZlu6ClnNz
z$A0S8AjQi1x<;m4S&NL6)zzI{g?!DdTFH!_aMG!ff^m}~=7A>jxYoG*apNN+VQZ|S
zq_N_N$TB=yG<x#rQkd~7TNQ!zud2qXy4pzo#7Sc(O*k_$x~8mt&2eRQ4KPeLx@Iio
zrd4ZdO2NwNx{{{Rc+l&(#=6QTIFvM$tvU|R5v`rrIJzb>dS&^#l7`CB`H|5lkB^M5
ztgRajTVPdXh*Diu(pXiy5{{K?YRj6C+~`J>3T%WM4Wh+lRBTgC@w)Po4QP;xMm+fB
ztcle$y;jxXwY96q9nJEi>}ybDlQA2SFP$o`s;OVoP*GeDOJv2hFt1kWK*P9+jDbRz
zvze`Gyv(_}4*4>FIyZMoBl1^MVLC!_abtAO{8{KP<!pH7$7(CK&R$nTt5mH=AFHfv
ztY|V1SfNv(g3;3GQphv<N=-$>%8J@Dl#Yc#E!dL{roecB4!N&IcVV_oA8Kf-TUXZT
zb<twHd}|Hby8dX>dmG`4e&+esly-EnvQ;H0J=3T$s?n8;S^1_XQl}RQT^|?3Sd-m`
zlJctc6Hw-+rizBj>J7+?>CratsOGY>O|`EpTZMeqmEwtN)Wu}Fl~va@B4fpk<yCkz
ztqLyY88xSPWl2p<iMgzB7FXSf=u}oV&F95gijIlijOWy<s~TBuHhUF(?WI(F>U^{k
zl<SgiTw8@IT32RD@0Ej3FFN%z%~iO#1T}&19Sv26&R>hyA4^9ui-qoIs+d<liogfr
zx;&7F;Hbc=#&TwAl`eE#f#a-44HTHJQ(m`*34X&9m}9z00gwC@&p)|fUh!g6m9|^0
zYpCLQWLw5*T!m}Vj6p~_->F~JP-atQ4N@965!q?1v}0HI?P&U*F+5m|dRtYBW~r_#
zMW>9vR9Myx6{g#$qN^$@kPkF_Np;7?u%>oRV+HEpTnDD@Yb(~F1FUUA??Z)_tT&fQ
z^~4D!_Ub9EKHH3(uxDs`Pg9N2scWzEWmju@)jAXnLGjm&uubc#$_wf$Do?B{ud1x7
zK))_;tSerHOWCwCyX66`S5=GQx3;Xpc3oty(}=FCqhn-QS<!^*sbCYM;>%gQM#exr
z@p|)mp4V;anH^j2HULdL)}38kU1GX#Y5WCdst-CUYt2nZ_Y|80^JJ!4xN}8R)|%%%
z*{HbbsDp86VHMVztl5SzLz+{J*!2}<te$e)U=`^7u=8kdSNXVH8;i@<mq1?y8;|3l
z1{p6nFWHKUvvnhjmf+rqy1-Rz>ZG=&q#7kbLQK1UF`9(6@8G_4Ok^Z)I*ZNY!nlz|
zX5f+GS$bqRf;(7QMPp-KLt|v}=uS@$AMyY99>s^Hd*FceqpvYl+nCa$C#-sOeE0zM
zjFgNEgBJxZb}#W?<(ri<^wPww;mZ;(56wuq#}^-#4`ClX?Dc%VW$eQTwP&QHUKqH@
zy%<`Z8ArjPgpWQuzQH&RPFytlL?_fE;lxB=S|G#M$Cv45`TF^?ef-H#=MNtAjeP>n
zCtt?|oVeIDkN>!OgxquEkJaNpE*=BMyE)@N0b_5lFyJ{^e?E$DKi2;xl--lPGZH@#
z?4mDd^bL*0xBjEz<ZQ&dH>NLkV$`~L-neuAI)2n<(+it$-XHUxWlsQI2X7*b`@jT5
zoJ4=`EmGFm#SggRKQ3PT6#sFJCBY6C*I0p#mopu_-_x`L`%)U}ccNtWmo(JR>5|ze
z(onv$LGNRJd(i!0KeWjiT7K{`nvo896YfT<(bjdMVM>&Qm!1wmrjqc2sR<;0uE3i2
zr`hYrk49llk$4BJAzriU_#q4<``X|0(0`o#r-_B)LXq{sa24WN;(GBs@p7?6+%0}b
zyi?>)IjQeS@mJzI;%DL)BH!W2@V&(W;t}FBah`}B78AZ%+$Qc3+r>x3r^R21pNc+Q
z*-V$eTO<p`Q^XZwow!N7QrsinAwDcVBmPEwSNxk8!Vtjp`ihgpSt4HoNB=UhLA*h{
zTYOaHo52}A3D-2)Pn;x1#Z$#{u~FP2{y_Y>_<{JPn276#`m;p5*we@p#d>kGc(u4s
z{I2+z_?-9$@ni98u@^c#(;Fm?5vPeKi^XD{xLLefyk7hd@p17*aczQ4=K^uNc!T&K
z;xEM4#1F-<#1R+@ncqp`3F7JEN^zZdiFmE}9q|G2C*mvO`{I{kGTzC}^!kgV#pA`3
z#WwK{@g4CmVsHE^ih9lztHtxg3&pMC9`Q!;R`G7}KJiKMW$|mV7j6lrT}8gam-006
zWU*MR7cUU6AfaoUxRb<fVz2yfmwdPQJ-I(7`3do9xxXa&74dg+e_!%P;y*<nCNNB|
zx7bG<CLSS95swp36i*RL#0qhZxIx@1UMcPsZxp{LJ|I3VJ}drCd_(+H{F|77TQSR#
zET)p|Pm&|zFu9MDe6%=AoFgt3&lGFK)#CZ$MdG)_-QsQHUE-tSkHqK2m&8Ac?}~pW
zk^jGu7(>1k|0Vx0emqG3bQ0yx6#L7auc@c|QQ}y+A1j%!vZsHc+)tLgNGuaqitEI4
z#mmL3#eL#U;`hV{#Gi;i6MrlILHt<!ix|LEiuntR{lo!co|rEdh$o0k#N}d*xLRCG
zqW-o>zF53m?$=6g6YmheD?TPZA-*X7T6|ahK>UaJwb%=jGnOx1%oRt76UAf1IpT@p
zViNgZPD1Ajv0VP^#B;@F65%hGe6_ffMEqODN5mINgdc>78JR0$nq$T*+(r#?`57X(
zA=fD!&oI?994d|!XNhyf1tNdw%6NR^7FjG-if4(d#Wmtav02<H?h^NjH;HCG2mOyo
zenR|-_=fnl_@TI8H1j;f|EJ^t=U<S+VlOdWoGMNiPY})g5Al{tK2t0gSBYkRh;VBp
zw~712J4BkKVLpB!J}&-Dd`|qU_=Px_^EkvCCel<0WixLCmq=bNR*UuGI`Ld_i+Hif
zm#<LYJ>tvat0Lb|K!3gpg-qrA56lqx0&U9EMVc+4e71P5xLLeP<XapVZnt=yc#C+O
z_?&3woe2M?<ab2=l%9G%6(@532$^p$Am@sFbr<CoqM4UMu93W2+#sGO-XwlUH1k!&
zdqMK6;_t<GM7{=>>7{ah31)~i*FyO$ah-Usc&T`WNUJ&wf30}Ec(Ztq$Tc;?eP1;5
zUdXRV=K7TWZ;9`T`^C@1e~4yYjPQ8pwuzS{_7-V`lKKXSgT*66*lsZX6U52l3~`o7
zQ#I7nB%Uu`B({jxh}VfXh_{L~cS$|>iVuoE6rU7-CO#*=EWRqfA-*ksBz_`(A^uYg
za6XQ7X`PNV2KT^p$uzq|_k3}t7!^+w&k)PSRbqo^)(z0JN%9tvCVZ&>MzLMIUwlgZ
zsra(^s`!rhC-GD9Zz8P$QGc2^P#hwT6(@+tiqk|I4r2Tw@oce9+$3%hw~AMa*NCkm
zZ4ObNS+{_XOMXiHrTDV=miV6diTGEM=88=D#6e=Nm@iHgj}vEzv~0xqE5vG%=EvxM
zfq02{mDnPh^%BDElT4#XjQ6nk6VVtTgZm#O|55yt_-B#!lNf)nI7vKKJXu^Mt`yG}
z&lfKeuM=+&&3X&x4@v&H_=0GRa^d__$=O`T;C!GsTbwVh7imR?;X19eAm1wYJH;Q0
zPl_}R#dtkMnA9^eEveA`SaF)TNIYGv5m$?59fWvh9R%JW_gln=#7D(f#ovn|&i@e)
zc4Q1Eh?B)~ah14HY!-KlyTm)idqkSOqW-r<+U%jcU;IM+rx@aVo%s>XdIYjrkAP;K
z0T#%Au6UAoy0}a%6)VL$u~9rn+$3HsUM6lAza{P!ZxnA6?-K799~OTk{#c}WFH;}l
zN8%^q=i*nQS+}6PX59kP6d2==5XXq)#i`<SagKPRxL7pn8R%Idxm=`KG3q~8yiB}G
zq=_;5-zEM)d|aftG5Y^e{7n2@r0p^K4;Dv?qr{`dDdG%qmUxm#gJjgRR6J9pAv3yf
z6fY9DirYl9PC>ZqB;O#Kbqn0@l>8`(ImVB~XT+b2zY>2Vz9GIX(oh=Xhs9oEx|l5v
z6o-jNh-1YG;<4g1F)Gd#X@rgGm5NnjjYxxR^uJiVQrs@mI2--HE8Z_YEIuLrMEr&L
zOYt}2??ilwVDtsVWU-gnSIicV7iWqmi3`ONu|m9Dyjpxf{J!|M_`bMb{7ejB&1~97
z>@D^Y`->4VD$W%f#I@oU@nW$>yheOP{Gs@s_@PJxcg#<wI6^#1%oit$)5St@l~^sF
zD{dAq7B3T9#A`$v(_{L-7ym4NDhBW!im5NLmk48E#(j{OE6x#56xWCw#EZnO;&$;{
z;`hbJL>l&E`n|;dVniG*juR(~Q^i^09FcE&qrOwcGsO~dl~^q{itEHp;ui5T@hb5e
zu~oc5yhXfQY!`ngz9Ifu{8ao}bg_rRd?$%1Vy2iQ=87Z4G2(df81Z;<mN-XTATAb{
ziz~!cVzt;Pt`j$jTSOXMWWH|@|3kb_{IU3q_@el0@eT29@gwmQk;WUTzqdG893~zu
zP7!B`bHr1{rDBO#A<_;c^<N-fE$$F+62BwfEw+mfiI0jjAxV9&itmaah+l~gzQAO-
z1Tk5pwMn`kDIP6O5od{W#HHeyV!60Vq@hacyGU#iuMxi^-XXS&_lvY?$@sq#-w@vx
zzY_VyyD5*DEM|yVBF$kk+<0-iSST(RSBNXcvqf6YWc;1t?c&|ylj76jYvSwTXX58#
z3ch=$zBF;9I7%!OXNyH*sd$dKNu&`^>T4ID7M~U06yFiQ6#pfrVPll>`--E)v0_x5
zE0&6t;wEv6NCTqOcei+-_>lOx_>}mZ_@ell__|2rqtw?!Ocyi7h&WU{N*p6j7N?2@
z;tAr(;v(@3u}EAgo-H<rYsJmt1>$AmRU!?gGXM984~mb7KNg=6pBG;eUlU&!X=Ii9
zz7`Yk>;mOvF+<D}2aChRQQ}x}vN%<w!B*;9B$kSmB8|7w|03}ku~noYSNeZnd{%s3
zq*Yh?e<3=9tQ-(~ioL~t;s9~Dc%(Q^JX)lQSn6Lao+*}ytHf$?jkrN<7B3WOSC-#L
z>=thjZxLx^mi|8ypBA4LUle~Wz9GIX(jYD4I}ytSF<DF#`-%~9sEBPj$B(%(mJ6ob
z81Bvb1>RP#+_61t{ILyW{IPsDH1Uu=re`L65%;}Of8XPL66=@`hFW*y59LNb{HHTK
zghJ`5mRwJ=Jb8^9YMM$)K|BIzxXL@jleJAwo_Xvtue7nz$)iJFx6k<S0nI~r$3KUg
zhbOr^f_8mk)%ccIl&)E6pa09V=Ov}3co5l%^X0>QabgLc2wYi#JW{)jbD&E#-|8t}
z6w=8ntE;KOyCvgeRpM2m2sC5iiFqYWc>Ws?6GQD`e=uB|=dRe^{7kTj{YA5x&tUw;
zS1As@9x$J-;poTD2psGS-xO{X!Z1#Jy4+j$KI~Wg%)=2Mj&_UrOqloa!maHR?pf?>
zP4xnSUbqIFV~fx9GkWht$70{(!MrdW^S={^S0<do(j>lP#`WNRJil#lh}U-~^gRd%
z>Z2Y{-}N~6;^5R7k8$=suX5x3+T+d{?mb+`<0Cw?A5X{K5aZJ=KL-w&!!TVGJ(li|
zaPGyysgpC^amMmQAJ6Ym$er}<aGVI-s1I9UF?}!L+>3)#XWn!hj_3S%e$V4PUf+e#
z$8@QWm$6qb@8H~vgHz}1>9C1CjA!=a`Mn7-Uf;dYM_oMFES|nkan3ki8FyAV&PwdT
zdmsAo_^0TF`v(RZ_95@%g|kLyJXd_bQUe1K9imB>BHjViDSyw#l^09ISpG5*4%bG#
zr{Z(y<F(*@m@YqLT=#H>)?#lGj%Z?s*DTAMii36HU28aXGN5@gPxSHhv5w-yeTDpu
z@I2w?osOAwbbci6Gw$e#`C}(c$)7SI5*cgU?cZ@@$4;C$F%lU!F+U$(_^e3UJZpZ`
zz8~2p?!!~Uo?g1FKi0Sh?btCAWyx|<?|Y)YIX8R0ueor=milGR?wL8y_xw$B?r(9{
z|M}+JWxm}rd%ci8?}-)Z^DbE7L{cA3J)-aP(~k(gkP5d{<M!FRzR2{MpS;@>E<KIQ
z2k-X4c@J~`_PfbAPd4X&c$YcwjLc2PD6k1~D*j>GfI1D>@dyF_g^WMJH7z5+fWl;)
z^x(rncg2^;cp{K5^clR|dvRm)AC<*%$L|YYgzL~f5`%z$Qr5|I@&{i)bGeJqcK#{-
zN{v%OMo&16gi`;BS!?JN2>uqK{DFjVi0=;v_n`Os!wG!Pc_0wvj}YMZTZD8+!N<)?
zXBT$)wthE~UchsH2jULRI1T5)2k3ALb22Ku3g`ZCU@g6`#h<{CeyopB;3ND^Sc^b-
z?F_OL9F@YHxG5-eu)&;%=fXEs;mh0wkHkRm+wL*Qa#CO9Ab4w!WS*an!Uu0lr@NEP
zDwvD29t@A?hr_{}5*r|=lp>$OTN1Xz*`MpA<YLSX-X6??mp?b)xXVyo!8=?=b^k@b
z@8+<my#k>Cts<aSchQyS?%PN_p>My9@J}6!tY#&Q3G=bglsj;LNEnySbEMH5zdB0D
zSBim@pCOwG`N=i|;gk_Z%&=mQl#ytgg!~*UruHsg?<9;*rd11nZU!pq|6}h<;Nz;Q
z|KFR*WF||eNxDqhB<-}5LW^CJQc4Rg-3Lk+x<WTivnM4RNlF*#A|N0Fc0ug|v?_uk
zBBCrJxPgMG2*?i+`5_=G`a`S>$`8=~zu$Auee)(s8w%*(pP#;bUe3Gco_p@S=bn4s
zyKmk(_ZHNfa|8Y{CcX3xbq|DSO2el{zRtS&yL5PRmhB%m7zm%H$&BbwCQsL7B+4IQ
z!&5Yw8(oDl2~X8zUi1Ps?F>!!kG>A};c1#IjJC3(>6$E#UIW2}XJ|6+6m&u=5jT8x
zBnwqWUx9Xp=VkMnQeTG_hv#Q88BA<<qx=XgyfB*`Lpl)U$64XUn!YsP<XnlIL7<i{
z4|NLeLrZtK;rB;s$zA0AfdXEW`&PEBBGZT<BTDIoE3@Q7hD0RFhJ~w!P*}ml71)6~
zgN$?deFIOeAv5DcNc3~__&r}Fygu?JB%}NhHhf_|uUSzOo4LVO1Wwetyf}uiA$(_K
zB$|<5(dLBjD$oM?741&=ZmS9T6&sxJJ(`L{;l=2Lzm_EvHIW;QQJ(i|GMZmeRp*4i
zo_~qdoEQCHcH%xQTNo{37az!`lmdz3=w7n=ZplL!-9RE9{Tzq&p^`sIvNW25Ur@r2
z^ogM_fyBt@eD>)FS@OGfVst+IJ)H2PT2UF2=)jM)1Cx+M4<6Hcr$on*)lc##39IQ*
z{`M7qGXE?|&dP@ir4#<CvYH(YbI_mBvh$<d`z-wP>_4L?fyAOHqwI&DD>xHE3nZ3B
zi%9%p?pEp1iYUL<4!;!T3=SmLL?2;AzfxtZ!B+AdYZe_K|0st6SMeY57?&l;3NdRS
zpCv|Sgx3Zlluqni@~sMJqny}f6h?g@=N9QgM(l6QuMhM$=}2q{J6s<aV$!*>P2d@B
z3`C5s<;7g4*99W-t8SuyY&RR)Z26bPUgA7x2@L#S3`rm{A-0tDwb}ehu^Alo_CR(H
zq!CC=i3Kp;;q?JECDUX4Y9@T4rJo(+*BIdqHvg>H56N$1puc>bo0uPafKvUSrC$`=
zLa|;H$f9r{=GZrwe;^S4hO}ozjPok|nLs~IrC{RWK#ZSVgl`NKaE=5MKMcffCgO8}
z+yqJn6VHZX`~Wrl#Xw#ystzWe55<O)=a&N6<AmZB?DU?&sbB`_6%_Xkk|cGIsI{3H
zKLSC2_b`Ty3hE;z%8uvjLd0@Z+Y}MXmjEHwpIRuB8RmoYa)nJ}K7W9^H`E<`Cwf(Q
z2r|hHC)~)5poobr8R6zLfjJ(VMTwo@s)l65ih&QG=&FW9P$N5@nL+l2+~YDDp5{jW
zfK==c9Q^5S0TX1!Pd36cY&tXc5LwT33#!n%0DkYz;l*JPX|o4C7Tz8R&%%(zE+eap
z1BJYsk=1Sr{gOa|8OMxRKX&NSKpu$$iAapU_J=<li19WNNR-B|X4RJk`WihwEA|@s
zT^<;HrSMx6yAv>cMPTsl($p2Pk8+eh5*TPETtn<2>$}pX+hRA9{-ZX%G4>PIcU2&7
zDe9+1kNubgR|oQ{1#yKNyO*84#<U=qIOxXsVO{uRhD9)OqZ{Lw_Te2CajP5q1}D=_
zi}<P=i*R=AvWWZK*k%^lZ4nQG0@a1DHS-bb>N+{RQ?pef(?KT9MoBts(j7J(a|Rs>
z?+t`+03voD1~YtJpoj^|`~=SZ>jQ<iNqVD`L#xh&uqttKI5?b0njU;8yfqN~B@jil
zI^mB8ayYm}w^CL&1aerbssGQmP$71@LM?7)22sT>&46e(6zniCnHhYhD0Vsd>|7Xy
z>&%Q8{^w8!r{O{x5O7NPO<s6xFh<Mgx+Nb#R(M>nWPv0D85!%4kLR&=v~I{>F+L%8
z6q*#dIFR{CkPiJI{%wo@9!#D1bo_JU@=={rG7sYrxjK;Gw<fMT%oNMo=mwt$BHjjx
zJ3|kFX4}w37@(~~`7Pj<p%(*v(NK2mgG0;Egw0OmG-PCLcSAR!T;vMqaMqP>zb}9;
z^m}6R(59@9x&0m{hK>M{HWt|H=D#0_P(HFVGjiqs10Wfcm(>u-;fMS&+UKlwk^X%8
z<k->sBJ2D}zXOsE#6E;JW;NM#Fm?*0p4A*FNT4vD17js<eO60kz$i&aVk-f&S}nia
zSU&07Y&z;h=CENGL_%~+z+)Qz=dekS;$k@U;xK&d?nffQ?+dd>6fwhfbNDsQA92cv
z4Rt~<kmMzZD0@^f@k-Jk(@#jIIiU<(C*TI@WREE(UP(^1B-@-2znMvd(dF#&V&au#
zl_fdsgw7_(Fw~HJN-^<DvK5!6y@+JVPihjs$4F&QE@p<((38OH(@xUll4fc#GnD3g
z9!=N@-AS64A%yH1#mrEe-+45BozTxnb2^(mr<fT^gB@?QE(quEq!|T4XU{EW2530=
z^e_<N#GKGDTqn+ea%3+oBwk6DS(0&1Xf{bc!BJRJNW7A4up|{usGcNKp}N`U780){
z`z*;fozRsesUyj%LgJO=8@LqNY=ivhl92cS`}BcAW+=^zmgaE42|Z4l|7L@$3Ynoa
z{MyIJIOK$AtP{H^zq&$ZD9uS84K{ThghV2nvRPNi45i`MKZXy4GnF(KQ@L6SnE{$N
zQ1b=2wDPMY3C&}6dm-^ka;+tS{4OQQOVqy$3yD_}`X2}v$nR#7Os9x97ZR@|&sY-3
z?-7#Jl4NTk@k;U!Tzc~3CqM~)FPnXFAv2U_cwgHm$S)s>#3iJ;tdJQ>lk{jHzf(wa
zB7~TIWg#<^W}Qa^`K=_)y_E4ah0IVIe%<5AZwqPY*Ok4ikQuI<m`OQ&LZ@ot_w3I;
zot25dvsE|f1WY`^`ai96EwL7=oPCqds>EHeHrco6{7HPCTyE2ulK3Na;|@C~Xj6va
zwTno)AG(k0#1=C9S`qPRHc4h%5{%ablAOezeWQqYC8@V0r#hkYNV1vA^FR^tN^+$o
z`LPq)Op<=&@^BIHN^%=6MLu^!-}%W<qLj+>qatP~%@da9o1pnNX@0~8KT*UCrTMF+
zfz=A}6QRVXX`6mp#0;h37eP`NTv<X{NF?egw`Yr(p)_Y$8n}&w#*k(W+x$WiGnA$h
zmm)t5`(l#pC7a(C5w9edS`y5fPLd#cl9T;v5%CyxzT3_IvtLwq+5)Xk=(8+9H^uDN
zi-=dAPg{~dIH8A0!Y=}||6WAAlDvgW(?dw=e~>5%Q&Iu9h&f6$tiTfCmXe1=$!#PG
zyG6`VqNFAICggbviB9LZ<hn)7!LvXX6*u2ixs+6~EdyLNt0lv!<O6L|tn41k@$gV5
zbU8WlOX2LnZXt8PF@YzO>>`^K%ko2i8Gd+F@*rC=)GcHV%Dj&TH0~v*uob1QPLh)6
zS-}WbXOOI4vq!l)O-jbI2Pe5Yhf2=jIFEI8qLdVn^ElUkzgY$KHFJ5I6Pk-e$(K1u
zC!;<j(3&wE<OyD{X&bLbj_Ar^C$xn{k}NXGEo25{O`0!Tnr%+#Q>4jfCnvjw%ut%A
zaB1qspnaD_yQxD{-9qLl(VHF-hW~dYqO(f&8EzqSlqlZca)O5UMWTdXUT4pA3z?%t
zb37sp{{#{hv)!}YLgpyZI*$nQSV^L9((;_?7BUC&Xr~sOWk*M};Ckd(d0fpR5727N
zcMF*TzPulQ+tNTDUnb2MvR&X7GDB&8jZ04+|3#u7lW4J9$Q&ig!Fy{%1bMtcB8)L^
z+ioFql&H)jf;{+<Rmm%C(z$LSbChVgM+AAyCK26Iv(Ix2nWIFTJtD}Xkwo9860LR%
znFD$Jkb+*5rr}>ij>rQ=u4j?ulyi++$PDHCxR2)Bq&bUf-ryE812lXF{3|Y{t9aiV
z`W1=7Bx-hxnWKz~@H*Hd%0{B(OVqRr+(PDnh}t;aPc)81Z*mydyM@eg-BR~w=#@Js
z*X6@HkLwI@+!0G1H#z)nG-nb}ahxacIodrlmyglz;uH83?VgpxhiG@niF}53=Su1j
zFi+teIe`@Oqhw8osn6mBBHtYm?Uxgb7Dbn5=DSN={)QGPb#ijf01^wvfq2z>TF&V?
zlXEyNGc*U%#y&&DWcCFuFT(vmIR)k}qD4ZcNLI|v$uS%djGNzV`x)lA?%aOF=MDoq
zKB4#Nmqw3=$rSx0w7oAY#H+l1ZZPU+oDaf?Z7B&0gd&ux8lU^|>AU{`_rzRN>41>*
zVW3BeHnTA?tyH=|UWHz5N-;=Vsma0GNlg~{%VSZ<8p*e0g6WL#ot8^!4M8~d=ovYb
zAzG^ChmHgty>{brf$k2=aJv!>7l}cq6UtS_$Z#zk>rTtHa$|4v-2!)d<|k*O#t|W(
zpaPk9&%}tI0Gv0>{0aWVG=w1<>90o%QitSs5WD3kH5S)Uklv3nkYEc?g7G-bzMs6B
zZ88XwUIwquG8qK(y$oKRYcdE{cp1E^G8qIlUIwpPOa=klY%0ga+c+RFw0kK5+a7S*
zg0>GK?p>M)+D<Ub_Cm94H<)Gnp;@*g%(6YvEZY@k*}iC&?F_SQZ#2vH1-E}aOnb`?
z*!DvFY^xcyGFlHgit*nR%1}(o7Fh(#*y9Y?^`MhPkz?Kp^`EgZ>G4fZd)NxLw@ptO
zDXs!>!4L)ww}x(8onmZF7&-1<is5FYFLUK>bqcJv)hYDGZgmQ@Zf*)=#V>BsH$LTe
zD+mRN?{%={t=SJ1Z@cUcsNZ)Gbh3Yc#FC7L1_ZMaUosKu8^lhAeTHCfj^Uxch<oXS
z145y1_74rp%tJKF@geNS1~@Jh%?u)RDWb<tiGvZgQVlL-^vdASv-^QIAD3l*S_I_`
z1;=13xL{6P=+4J>Kt0f{BHamyeA^lCvCc~74@G`KyvOp0upA0bh{Ltqb*m9YvQFZB
zbu30~wo}T-Q&c8|-rSa&+Km!NuYCNZp3o;FrkD+jW@2ofSKC<M(AiOe-{*TQF`;ZS
zBGsiu;KWx#6$@r8JF8;hjD>R-CLKn4Ls&6JSF0#58$W@%(NmaCKOL(xQQnReyVFli
zuHAxp_R#B!y2gzNrDod9K!Os9&L=Sum!ESx;uTg<DkdJNk90AjRZ_TKZ<j8gHEYh&
zrT>bUq5c-43lazr6NX_#)3XpMu7{|i?X{In9F3V!kpJKiqkd5sePVYR5K+R7`m;qN
zXi*s6b$y2z7yn0islbE6!XKej;*^RW^`LMQp_US^voSq_X-aA4u9{P^VD3`Pmsw}o
zz@|FqIDI)!p{GZPbLu0M`FYH7PyPC=wfV&|5p$IRPP;`%^%J3qN~HlNO~h0bWK=_q
zo9Zt>jfEKfD4Ax`1=}T*o>V@0ykpZ{O_^A+?mQ^)R5(_D6`ZU7?xF&z&>M<nbCxcv
zNY0o$fBBL*UbUc7Q@I3z7~7;)%zQJdM+)@XrCO1WA2<G#iAG`)5LSC=y2}W|Y0+VO
zP%5=zY*!bqX=#xuiF~~_U9QlGvne~k9x?o^pC1Pw!{o_l{+xwp!l=(#vgDj4X@sHx
zoEL~``yR%w^^Lq}0;gyCoHUOacC5r2BQmCmXPe#=j8`hWt=DZY(5=pTe;Lt@?g4Pq
zNH~n>w@<!M4IRg~A1K$)l6J_b#yg3gi*U@MpoYUSgwnMVnE{gnQN6vmx?LYBx=vps
z!Bni>qiFKPG<`CP%Uil%vM>Om20oljO;0~(EID)ef;kJ9sfK!?eSHNuJUX4bwf>Ze
zJv|WVTub$Z;eq`l2FnafmliSDpKS(|QawUI;MACrNTUO%#sjQVp@PM{^V>Xs4G384
ziD2p6g=a3GKV!*JdLmDF9X778Pc}xn>731z+B*y}?Bfl!Qp<zc`EJ4v`<n-Y-t&FL
zJl-8KK(U_(l|iJM9;f#m2P|g5<nA$vttEr@9qDmg9$>r0D?aj+kq3*T1v5T!Q8wXN
zgIfERbbj&4OeH@AR+f;-J=Ds8%JiM+IgoM>1?=sOBIzMpsuMLjdiZ5)3+tfqW(uW^
zvA-K;QG%&vZ^ddOe7Af~P8+@1o1N&`yNl!8L-(w~fjP2Kp8ZWV4@%7ZPYV5vmx*a{
zpYbz*cku1djA-Q2f4A7oe6y80GUy7H`rsaK0sRMKCHs${cx|LGLHWYopT?V7-|_Ba
zBNzC%@eSJmi6P84_mnSVA)C+U4Ot$*B6BJKneJgt<h|xe1wiic0nM+#-VM>yee)zQ
zvSSRtji@RB1=z0e3WYlq?omjI2Jq7ebtixy81Un%K>U;<kUk6nWR4)j8}QMJFIPBC
z;cSIV6rQKBR^d8@(k|4qP1BbtyjtOYg$EVhs_-6#-&gokh0iK{RpDP0@|_v`ldEvJ
z!m$dMDXdo5p%5RVNV$(IJfKiw+JWCan*J|^{JMkn{8{0NeCLYv1ckE{E>T#iuub7M
zh1V#&UZKRO1E2de{fI(|c?|q-HT}N|2ji_C>m8|3Vjd%%)bw(Nmnz(;@SwuG6#iZz
zT^Pu3Fs2~kD20<0o~iI$h5SB+be~dqyTV5m{<p$c6uzl28}A@lZji#I3ab>hE4*0Y
zE`^^~c!$F8D11WUiwggwFaSkoJ^ZnoaJa(p3i+!G@k<m|DQs7GiNb3YepcaK3RmLS
zJeIFh*s1VRh1V*SSjV8l#|A?GV}-v^m>n_r!3xDE1@xzB`fP;~V+{Cpn%=DNN`?Cr
z-lFj93i-n<+xg!LUsZTmVIFJ&^M@&vSYSwR)wIO&Li+ofeoEnA6i&yFRV*(tw*c2_
zT4HV?EwPUQw<%s?ZXx|qP485=N8w!x?^F04g%2xyRN<2fpHcXNLW#`<{&cisy9yMZ
zrjWie#II6FcMGOBE4)(SK80UUC^3ye_cu)shK*#osS5ek64RF|{G39G9Sr;-P1B`_
zbf+p@rErVFg9;y1__D%WlwmoEp$oW7(;F1-Q+U6^=M_pUC|r-kM_DXCUtycVYZZQ4
z;q3|~Mic0NsOe`EzO3-C3Nvt%BVUOb3wXAsn-xmzB;dcQ>8BOGr7(^g5X;Y2Sg-I(
zg?ki!UEy;I8Mj~RRXAVaYK7|*Zc=!I!Y?X(Lg5Pv4=FsXFp7IB`Ijght?+b(YZbOC
z+^z6#h0iK<aZe_n6BN!<*rrfo>>&R$ntn*(D+=>*V`lk@3Rf%KuJB_DzoPJ`3g1#V
zY@jKhRCun!Dni)GI)&>9F^4uO+@ero)S&(yOatDa@bjAgMTHWJ2Ko1E`r8UI6Qv%Q
ze}R|=0x|poCn=nwaF)U|6)sk|T;UppYZb0j*rIT~!c7V<QFyt+YZUHM$mcl9;h@5s
z6@EeCoeICE@LLKWRCq|?UlhKn@UX%#pA*2JZg_+P6%JM?&ndv4py_gjrzo7NaE8M9
z3KuC{p>U1DdWGjJl;<4q-=OJ>6<($gTenEN=nKI1$#V~&#PS8i$BTmhy29@${GLMG
z4)L8lz6a6%0tmew@8x`60UxNd#0V&~bjK1a;D}!Sc7g48x|gkf{;#?Ei{CIr>aBPt
z;M#vcjB*Uaf70P`O^&W~%;Rw)P7F)0bY-CFS}*5>Jvfd$M&raS-<gh+$J67?#}}C9
zvT7q8>syM`wgH#UV>lloksdbh9HjmHB4|h(7?6}YW%*U$+Lpnk^T`<2wN@CuybFBS
zq<b0*nWuaO?PW9a{Pk{x0eT*pte1FO?{-|<GPraYb0^LVJ#5}ZNc;J%IL*uj^24Ko
z$8R^TZ5doTkAffPj6H1L$AIwjYw+>IqkzZnv$(cp$m2Qin`xE8m-i`L`}u7IKaLaI
zhg-PE@5{I*Kk5UI_)y0=1NPh=%;R~VLQD67F+Ka{e_!bU<aiQvBW(iE>eY8~?Qh?9
zUw?56_1gCouF<_V06E?QKkB4C*ft)7KJ{=$j>VcBNT?0N3JO2Uopt)e<!ppLQ`hWa
z`QdRRjcy0p_iIZ8Xz9kCI>|WS$IWrvH=jbva2dlrcQI}NykT@btZ)7ke0cYK^S_08
z6Fdt_n)1#61BNSj4s@oAZ@%0WJ>Pus9L)&Jb|;b0y<w0?!mneLQ@;7UO$X0Lj`hud
z6xr4{|9;lu_swr*OFZBFYngo~{-yiobGMXq-+aCku)g^X$nEZ%&u>AkZ~l68zIWgJ
z51^es-~3guk$&I&O%Rv$&8Hh?ci(&l12?|;LC{*?{JChV=bQf`hUtjD`M*UoeZKi~
zB<cC)mtt&=)i-|vMC1A9U(dQzzWG<7yFTCiNld1E^Pfate7^Y`F(y9W{Ex9|Dc}5j
zmQDHQ-^7YizWKLO7(U<ptDzuA^v%BlEq+(N`Ol!GDc^jNcgi>aPPQ!Nn?DXi<MYjD
z!;Zl>zZ4JJo^Sq3(1>1r^NTTr@4z>|2=m(Kn|})Bc|_m*0urZu^ZC-u=bL{Ab5p+g
z-{Y_z(Kmk``}D8y%^$%*Px<CwNlj1r=C@MWQoi|<Nu2V{|2%v2Pw>reC10O!K0UJi
zzWH>8J(_PmcU18E=Kr0YItJhT3s|4eH@||T?(@wr;+*sO=0C@@&o`eti}`)?e@A{k
z-+aE!@%!fAL$UgN^PgqD&o`g*D$O_lZ>+%YoBtdUNA=C;o2-9x-~3e^ChMF3KFsix
zZ@$<PpKpF8CFb+ZKaCPTl5hS~7@i~h=KqC7eZKkpdEh<r&F{+&`F!)g&N1-$=6``z
zAH_HSQ5r>`Z~k{U%180d{}$<ezWMYZO!LiunFM~{{MRT)zi&Q&5J>aQf0=dqee+-A
z<nsIGpTODS_sth~e!p-23Dn>B$T$BU&b5DnZ~h~c)xX3y|KsdI$~XTaR_yo9uS34|
z%`b;CcJa;M3;J#G90=Wsuf#t$z8-1@pZ`Xnj_jNN5e%#|G>VbfHuQ3g>DHm#A9Bmk
z{Xkzdlu<)IICM0I7QXpQk>UB~Ukc{wzWHOJGwHthO)QY^n@@+N%!~)X9KQJz)HnZO
z=zG>g>pSnn-eCGv>x&<V?L!;0CfT(5=1)%f=5uF~tkY7y`5V}h(=9*s&7We^@Xg;(
zf~jxAH=la|_2Qe)*N46M<`?3=)QfNa2z0p@-+b<C*qd*DDMqk2-~0$hvp3&-7ZUHy
zH=n-+_2!$;wRtbT`D-Y@qx<IX;wT*5H=mmf_2Qe)&{n<q=3m4<_2QfVCL7#~Z~hmc
z;Jx|gCn%d<eDe=tUiRXf{~?kb-8cX59L=Nq=1-xBkM5gaNs?ZC^B<*d_2Qd<FKONb
z-~69Y#=ZFF^LNLTZ~kh^!Sl`kE&Jp7=1-t@ye;4SCt+<;zWJXe7tc4pFX!mH_RXKg
zo*msc|3WIyyZ6nXN#%JDeDk^2X>Y#ymr`!M_~!F>j9z^6xjj@bzWEG>lk&|MkNKnf
z=5s5w_rN!QChp4bjc@)+j!VinpFfuz**AYWmAp6K{3R4y$~S)sZ%MuR=D)~Rq<r)F
zvA~gi^Z&sLQoi|lY*flOe;#{~^38AHIH!E`=aO@8zWFcHZlrwk=W&pG@y(yfBE9(L
zk7Fl$^UY^)o?d<PFJvEk^Uc4GV(QH|pIc-1>YM*{TAq||{tgPf7vKDE(rWbLo6k>R
zdiBl!0g2ud-~5-^q~3h<Z{}F{=9`a5S$^OA-%-%L_~u_lIseOi^M6E5>&-WR5S#7u
z%|8h<#Z4Z;H~-9Z-+VqtyJuP7d_G01H$Hsx`3&uzo$i~zgcJ*o`{p0_%|Gs&k7?Gz
zspc#q;BUdlee(m(ao_y1@=0SZm@uZfa$Rft8hnO4rlqx|c1&$$RpXk*mg=VUHMMIx
zHg!1fE}lSBW7V4a>gq21CygCHw%pe8E^Fwq<!{e7zx<ScFW>w}j@dW=TV4I+%jlcm
zD8BjA;_90}Pkip<-F)+fb}@bC$I&-G*ZAf)bo0#@x|O6mQGD~e`rb>v=bPWZn{U44
z&t>^j-+^y_56+HoQSm;TPx<nTOPBiI9(USDkO6U$p;V4L?XQLn8Z&836}Ek;Zir*I
zn8uFA)|UAAiKmvGI^q5CG0oL&>!((?wqp~UG0kO2cQ&kVt^yRd_A#)DQ#)GgI)SKc
zuWpzM?YnSd$C&2$nEILxmF;z7#>dB;b8>u4T}$g2IC(WzcaEuSYOI7)V?B^{>szWj
zQQa6gN)vVfM`uDWZQQ6g)KqSAD%xv1);FcQHqz_TxFEhQr+qlCwyuYFq%__9Kkk=L
zSM~o~zx;RR$0)ZysIt$$50+H|H5_;8H(^>B(}6yZ|6G@T>u)JOoyR@*n`)1H?jyFu
zanJqECAAl(p6}EpSRV6^d+ysnQtz?nK5hqH9=H({q@`MC<o^-3e!rvbao_yozWJ&5
z9HZj$>LETJFF(r1m!BLT30IWb%8uGm@uM#h#J~D54%Z1>6wU1;{x5iyCI{cC9rw-e
zqtY-SDBcJuR8TzA{b_mwq>i9`&F@dYXTJIJoO?9id_48~O@<eJ$a~3f+&5o*1^KZ(
zeFo_yL3rFZ-^k&(Z@!Vkao>C+hvUBaMh?e)^Nk#i`{o-t9QVzK9PnYrao>C+hnx94
z0eSG7Qo`fD`9==^&c6A0Rvt_D{hHdU_4SAyUDxUy_sxg?;^QXIulPtl{PeNLqjOqJ
z0InVFfltrm7>)n<qRN>rspG!+lo^kUaQfwP+&ACo)Au14D<jJ3Ki)TgQrRSR%NOAJ
z=ARso8>fBqzr3t$;>3yZc=^PWPaZFnYqPh_nV)p&1fqwFC<dvN<GggbWQ5Ed9_b8n
z3Z1+=A86a27(U<KK6~xOZL6KVGlxBv_p|MZpW|x8W7`v}-MuphJYF>Kfwe{RE?N8Q
z#QspQ(uwEYpEqjgW79`P9v_IDfynuj=KS$DZhZR8SASCgd;##UD*ji$$pa=2nBOVp
z+28a5rVlWGRm@L*^Q|OX=xVE{!%A#LIuCzC05kB1Z;plFAL!Um5EueqMB~VCufjzx
zU07X%5w!gW-+gY~8vFykNKN_fbNjb0zWcc#2-0gd<+~qe!5Ls2@O<|Nl1)Z<BgzLn
z-~E$O>L|YZS;)4&`}6=!^WERWmUzDVUuO0b_?Pax&uvHD;D^zi(C8>Xxer#MtJZga
zCvuPOyT1#q?%j8vd(Hk6eD|^W``h&0XAm@>?|v0p9Ukxb?pHvJ$LhQPesDaJ@BTyR
zuFrSBgUKWM?tdI(;`7~?4S-X=`}0}$ZTs$bVgOUV`>)eYbzXKBSYVsm=$9#j`B_YI
z7v^X!20gqm`vzzs(t+ronO>}Eh&G2irE_a<*~4t8Q}8#m^zHiYufx#zeD~R~WANQC
zL(7lkyT6gm+>p5w9I+WMJP4=YD(^fD;lJ2-zm;8lAe&MOB#NWI2lV;wb8Bax?|uw#
z|H6;-;kM<0#K`Eo@!db2tbUR|NmxyfUPXC4na>@~1BqGr6-`x6_^0`o$e_=TF65x6
zeD}XgO;7pmU&VQl^4+f@amsg}kv@IC`%kf=Uu7A=*XWk*+&wzA#rlA&P{i&%y#!ey
z<`2Z%e`jPycx@o^5G-x1H{bnv6l{H<|1Hv`NQ_(7B0a>Ub7Nh7_a~tazwiD5HniF9
zYhM;)<iT)DV4y@tNlb|K=DU9`WaszYA4H)YgYSMe#rQ#6|DxD~O#6KI|Cdtt`R;RG
z9i#95huEbr2J*PQd@%8RD8@an|IK~(KTa`P-+kGUI-GDL4BQZVkt68y-DeESx9z*1
z556hi{Wm%I)7^qUi1IkGuD<(GN^YiGP$l*w*U8}pw_X=37jOnW7Tz8R&%%(zc9GS^
zfx<mP>ckGP=p}&yDmnK7Kbsx$`R+f>F*u6vzDqs6JTUr7;kPKp)%($W_itr=SDFp%
z1BtfS&7}AF?hmGvt_tKWMPq5vV=t4y@4N4kgWq?bL3{tLefR&&x##oUA5WQGA1J&H
zeGDWvIyqkg0TVJ@B~A_p=NqZ?;6vf9fgp`<5v@-6<AEFwZqaWzHb?Z`XKYb7GlSdD
z7rQwi6_bX0%VA(LGZ;*y*rh9>wQZwtotY8C|C|+IKMfbEKP8W`2Pxlu`r@bg?$f6p
zzWZCzx*?36+QoOD;a{!q{&e)sjZ0wRWB1*E7WHfydNEjBG;}POesE|#W*L0<uR(_A
zyU$%+(|z~PgI1;c?%&J;>Aw5imQ;QB`)6Gr$+;KlnE37=u)g)`yMNI7>Z|Ymr))YH
zn*ph3eL6BQfx?_m;=BKul<)pQw&X_3FE>^~`p?>QH1-elD(j}mfP5*R=S1kjnsu}F
z<!75@!|Ug8;q52;BP0^oc9XvR%+NhnIaBmGC-g^>3<Y!e@)NHl3@9Wd*v_>-t`ke4
z7VzaKUP;chB-q`S7A~Q_{KPBCI!kic39TXt<72^>pLiv?2AAH}w%orvp}zdgP?|eD
z8tfVTDbmbhpQaWwLusD!Xt1&EcS*x#9DMnip)_xJG}s~cx1>>Der71m5U8qY&rm1S
z2Z_WMXas!unE@K^>pKINA{=arT~3lsl;6Ta;+3Svl8kdg%SiGg=pKCeiC2=#ElGtF
z+CUQZ<tJWAZm}fabVB<`qQ3mZE6Jm{l=dRDdFX!9s4qV=l;%&C<}miueStKk9EYkx
zW+=@-=$q*`_K6Q6kzmYJ`0_JDX-@NKuwnQp(lAaLeEFH7G#~J2Ae;rHVVpJi@-qW8
z421C^Tw3{EK$06s(q2fslH6!XAirx#GKu<kVIlEK@{lEg{O%^n28wudA@NG`J4*uj
zJwuY~NV2t%cqNJU^~vw=q)}gfW+=^gOGEh$Ln5KR{LE0Ab3Gc!Zw_frhH$g5EM$h#
zZ1!j%zeduiFF!Ms<_3=j^1GTe>dVgz?6|JJ{AQ{qN;wbq>8wnsFTa_9iRW1Vr**C+
znxNv@Hx-*%l~7-PGk+4#Q!2OVOi4_lZro9<bK(JLK{-Mw%6Rod_i>&02$_AYh<G%c
zB+D!b#%nf7PNMdFqlkDV*<eXdbwc$d`7)K~fg<9SWS=GZu@kzIB>V~_`{5$umE;?^
z6g@?#+RztCQ$gkVQ4uqg=0!{MP0&0}nxC=3PZTjjX)+P&QTT*mFJ2?fZ`tpk7BNF<
zPO>z=h&rJ`NF>ykpBYNC(9(RfuM?U|nl)_m3q{OOnhS6#^24xKl0<#^iC2<qEeS^b
zQj#z}6@2-L$Ef#X`~U10)pu=yRwr~P3#czY@yhdMOY#RN^fXECp+@|@h<GK*MUYI9
z!Y?4HH-Rr%$eIFf5p$HN+#`bdjU!QVFNwl#5p$I2TuX$|_n|o?x{%`nUw-Cb&v5I@
zZ{$+a!nO=>)vT6SUw)sJ{hZ}^c&HQlBsp4Ne&&GV2ATx;@|&bsmS_ECe!wz(sG%=E
zb5O?m@@rByATM=wl9X6qelvqgtS`TrCMDLF-^`(sb2!fM<u?<h#QO64?l<e8zQ(3b
z!@lxJlvrPW=AbnV9Ax<NYp-b=uSbsP%3(}@7TLln4qtv|K-Q%Bwx!vIedS4GefgQ8
zG{45BsT+g#UnF{l`aKo<%BP5O`dcCl{~IK-zWmHlPGueuG<+x$CDxapIZCwLBjUdD
zB;r;N^yO!c5^eT~Adf~8{gsvnzWmIAJghIj86COTei1oV9@n$T8?+km<!1)?@_zid
zrGY%YO`00AU4VV%Q#60Yr6-SHktmZ5gfBmHlu^+DO9XjjBT<4e#%&w>$|Ipf(>)@{
zV;qU_W=4GZnWIFt9uefRj6@G|tl`Vg93{HaBZ53Ok;wY;GY9gpzWhE7zaKdw4;1+#
zi&$TNW+>kmd^C@fhEE{b4Q?SbKqC*dc=Idr!293OYb5GNqGq=^6FJK0eSV_BNR<4J
z(+R%(%mER#agm>B8i}kgKXY8S)V&u%bZ4i0`R}7takwLvI_{j|4`B!qm)VKqJVAW<
zlWD&EXNvc}_2oaS2Veeq$9?&a`||%Yefg=e0cQ(;#_jc(2nx8<6Hu#-J3X%!nGAv@
zUIwq0nGAvzUIwokOa{R^FN0T`O$Nb5UIwqOG8qJH^E>qAXWO~Kz3qc;aBn-oEZYms
zvfW^o?T2RBjxfviM6+yHm}UE-S++CGvc1tPG)@lO{`D~JEjwV_3-Pn9lt6F3{G{<8
z{&XX5H9;qddIIj7(LS(cTvPI=HMbX^x_^e(`kLm->W0Ra+J6e~|7>4=Y;XAQ<;(xD
z`0@{c3x1!_fM7Hp3MN8*gB#+ZJ|&@GCayE-r0>B2Aw1WF24&`jLYd=31CSZYEDQA)
zIF&yA)#B6tL&rMx&lIQrk=>m7$N3A*q0{~8bnfpH7y9~c&i!fh3rK%5oc!D3M{Ufx
zq&o?81G+i;r}4Xg8wnq9;(<a;tu8yE(%aGd!an8Zb%c#+|G#?oclV0Io`2j?)9*H5
z+_dRI+tFCxQrT3IwgYOn{c2^a)26CA**nwhaoLkN)a%V`=8EsFI>ndUCra5%)!&YH
z@Alt|=^J+>abN~=<8JI7k3C7TJ!lP+?M<~UvY&jdGwZZ9%R6e@JJwV;Rl<?Jtb9#f
zYy0^pubH)A>D;9irx>_q_R>Xb7PYsogR^|cnloq3N)s|SO&1Y&*0ioqcax`v)M3+g
zZns|7(&4}jzV-aZTF35FI#YIap4nK>p*VBl^7yRsQ{SmO(D8@?jV;)FwYhD5du>Hq
zXS;vz<yCVk7R+6`V8*gpXE_zz+P%(hD9iniIlVCe*e@Exgm4Ts6DHZ92Nmc031zQo
z*_614orx<u5J{oAR;Cy>-A&G&KL<|QHHcP&@vp0_?rd%Eu(kQ;1~+r3`c$m<+E5{d
z{X}S@QvK&f48RmV?)E=t;hD?M(tXmqDZp{J|4O-$)mJu~y}`Y0*X!y!=hvoh|L(cW
zRaC*5685*fwzjFU15>=2(M%dqB-vD1kBPT@erpS%POXj$8*7}@=I@-F8>+EOc5{{9
zGjRWFs&(4TKJ~^AuY$KhF(B5o&k)mIQ4Lqlmi29xd&Pyg*C5`CcT<AN>EVGx42^GZ
za!E@RjK+={bfJeLdQ&c+n09ZH8!tD}?rMc5l}{e;$B7a2cB`MU<jmy@<}6&Mir9<W
zf6w08d=}}Uo#U}Xb`NN6eyXF*5K`I%m?#ENMjZFqDvW?X+uOXjV*WX^=2a|nQr2`s
zdn0cCsR89I!sEck#!l}(JYz9N*=$A5JF%x${u&@zPd-cME<AJj{25D*(i3?&{5OvY
zfZ%FXn{?__z>yx0MNrJjjl64BG)<gPDK|5}5b%I3(MS9^(J}KdSk-jCJUd>1yDBCc
zVgrFsYxVhQL&e*zNH}fR_llOr)~XI?1LTjQ_%9EYtcPJw7PQth)-~3)I~6q@trZQp
zM`Qde3~#nP?YXwPp|ah(ZI_=SPoq7koJ@;~`r1weKB{FvDyT(G%~6JQ;sjLL!Ky0i
zo7S^_wHS6%_fU!IH5V4$WG1myDmsK$4@IGHFgP$g=T|gUiruQ}Y~4_;MyQ7Z)&y|6
z_mC~sVKgc!y1JIi_WBOYiu#t?nz%>|kH@u8es7|10-HIJHc<X<P=qoqZMYa+Df#Z>
zoNaY2otxTfJ5tk)>ygd1j?UwX*19^XON)qhearfe+8TKdb1G1CTWvLmzJ`O1rW^l`
z9=c~O2<(ely7VA%8lQ^Bj*9Aym1sh3Emi}3-jhc{qfV>=O+nuIPE{kLeI(`4jYCl*
zI?~cy*@UK`ZESAaGH583(ZRCdwD?Fq#4l@YZR&_)9TA_=-W;FPTvc0B10iDpQC-{7
zfyco3q%rjN_d*@M^AG?>jRC;7O8-}40POHyhv8=p-x2gYQw%aFUM(qtpm<;S(|E7%
zJA(Xx+;_Z}F#ssv0=(@spXZxO@&M-h>SLOdvCBQutktnNJxUCKu8Vmwv7X|q|3Bpx
zz;9@K2=SZJL4}`Fc)P-T6!JU#0Dex%CB%mZ`1MsFev1)^EiD~xzB7Ulq8qLFa)r|r
z&Q{1*u;g=|LQDin^Cc_s8x?L-c$vbh6>{ej(j8QIt3qin@ZZ<;PZd6^@KuF>QONhB
z<ddtAKm0O1R^c**)e2?LTIAyc7NPsN!UGCrk6Pq&D<1OsFNOSKmuY_HN63Bn2)WG|
z;Vgwq6jmy1Q@BmxH43j+c&ozu6h5NxX9|C-@P8E!##>_6H&WrL3X=+t`~MsH9QXe>
zayah)Z{%>S{{Oe&cEWk~b%ie}48ukef0Dul3fmN3tMDF$&no2Yh~-KZo~dx1!mAbD
zuJB2PuPZD@S(cx!utwqK3U5*PBZY?)_Q!`@EH_Ev8im^x-l*^nh2K*6sKRFz{!ZcR
z3NvwoBj5fCPgS@|;TDAl6+Wo&Wrex80kM3U!et6KDBP#;a|(Z;@KuEc1*ZI|3fCw+
zU*TqjA5nOl!uu7zsPK;p9o$RVp1ul)C>*13io$sc+Z1k7_!)%{DSSm?KJLxrJ5k|k
zh1(T=OyO4){#4;x3Wwna&GJcw=PTTy@PNVx6#hnG?m$znT;aJ2>lC&VhOob~!p(%)
zj`I<PS1a5_i24sIyiMWPH2;2u-%<RJH2t_j+@_@-KHafCOb3Bb1A&tiPEj~Z;h72-
zD_pK{jl#7G<#_{qTQt31;U<NbD7;+ZH41kryiVakg*Pkwg2Fo$eof)G6h5f%kix$x
zd{g0Jg<(D~pnW+C2Pzz_P@Y$ie}bmV6`rDSszUK-1l@d1bKhz5U7>J|!g_`0E0pIQ
z&~4E4#R@M|c#Xnc3g!6+^k336K75pV{*B`R@Ok-o902GW4-A(aC*pquCmsvsn4r)C
zOIHR2uf<OnkaYLqw1-`ljRpeC2WPrwOhG}G#WcrC$egTiDNf59mk#I0Pf4VQ%{vEa
zKffk0+Xx0EWn0LT{J3wrErUzvA#Aoj1JA<tuz42%VXv7N8SFSu`4IN98F~JCUxER8
z9+|9{cw6swT-!3Zbe=16oH#G^uz43D?dSL4Y4m?K{P4)&@!O4STLzcTKfsT4_ON*$
z1H#YmNgqEv3V8fJi)&kkJfg*p(`*OZm-i`L`}w^Dev~Wwi(9$J@5{I*KMaE$9~|m9
zXT$E>gLyou8-BX)j=?>|5@{auzpvLeYsy%xS!@E(>eY8~?Qh>JzW(AC>b37FT%&t!
z0CLoTA9d0mtdj?!Pd%I+prfsX+DKGC)=RmwPM^4(=f^qDYT)c)`QdRRjqWY9@7I<H
z(9(^YbTYjAQ->D^U_#Gv049u|GznQadXEF})~BUHFAhM7Q|uhNb768$^1S48$>;C<
z%<Z|mKN=b0MtA4!{<(8$a!=C1r}}+&XPjI&+u8l#?0!!E&dTJclH)MDGfp11qhwc~
zosr$AH^dwEB`-<#-M_ZsjTOIIu_Nj13+(vXibY9x=gMU8<DXq|_;3F>9Ne3|V|tQT
zTN?s<Lp#cfc|EE)bBDW!S96m&Zpq&8jz>@~Ygc67%H&U0Wb8I2FHV}0fxX+4Ub$jZ
zE_;8dIJCF0c)#$Tv^KmqQ}~T4-ne#=;ASLUtu3@Suw#Yb!h0`CTDss4LswqBFd5P|
zmhAnr6WRCZics<G$){Ghd+tasOm;Z)X8+uIbj9N<GI!2U&e&5|YRlT6y<=svuy~K)
zgL|`-PkHh7WJoB=i*t62ls*UdW)^3dQhV9IzWY}uUteS}Zn5d9vu|<oo<)XtSf~~!
z<7-Wi-QsL1ow<MQ+Cjx5way&nH6!`_B2%MVY-E+Y-`RIvvd{j=sRtLmFgr5g>oc9l
zN`F(G-0$qaW619FlSLmJx;wr*<9*K4V_(SIU$SR!WXS%)ozFN$y9T?1cMW!~O%B_)
z+Nqv>ZSv<%@$MYAdUn6vKX3-^b`r52{dW!6F>pu0?%4kR*9~r1-H@{@clW^kHzs-A
zXIIwl0sH%1&+F`6(cOdgk8=h)RkLqR?oL+E-kU7gAKAS+`Ge%%WTIh3a$j;@vZ&#-
zhCP6r8XS~ycLsLk7cWYNcR8X5fxSVMYF)$olkVOO9o6QB(2h~Xj>rU~ucH~*YqiEr
z(;7pUxi?fCloA<xogGGA)Dxo#qlyE{JG>)vub~T}b~8pZk{KRde65jj&h=~8I(yCd
zvOaUw=laazfMUbYc{~0WC(Q_EpcUqd?aq?+gk&7&B?Eg4*BXoq8BkB=C0DG?-S0xz
z_o?;~>+GGRdTz%%dc(%G8GG$KA<gP!5Znv~UrI|otHCXAe`N1<n75U)uS@3dkL;|O
z{le_}*}t6q(V5QACj6#oZ*1RH$-#T8W?z+z?JC|oa9_cGUJu+gV4r(()$9Sg`tK{)
z9U0$$SHFFc@%?rc?%M~=`rls<*`K$|=vI9H{s=WI@Ux%5iahq~Vb@hPex_kZ^3#nc
zG@RJD4|?#+h8G(rLr<OE?k=`;a`A_BhSxS^7SB*Q&Pax#=geQ345>6+%w;o{E0f!k
zMnW#e+~5M3-)E_m;%g^K*}&elYc1}e;#MY~SGiz*RoXh%RvK9?P99X;(EZO>x~In{
z4BhR#@4Ckmw@<lm2lV#S$uA@i-T$rRp*v|o7y4}I&>n1PeVPrO;*3kPp<7`?6Ak;5
z)eY|MzWd);@x0j4pxDs>>}Xdj>ZaLHV=3N_4Nad7rd;nfw7l5Wxp#CMO1r)=X{_VF
z#)i7ZW|sJ^sHxv?L*3%AXno3xX3IQFx1nxvj!^a8pR%ImqC0QjhK~Lx+fZXcX+L)-
zPjVI{cZwZNG|YtsT@4F*HtyQ1lLZauG&D4f>cNV-J}Wx8*xFFuk-J(@&L(p=nvA=c
znGpfpyQ~Ebs|5|gf?CUHE$HMPENBL5wwBgf(8<M~1wB9uYG$g7TFh0S1GMAjIt;sN
zu7Z2RYBym)cXYL&_8z+0XG15;DAMNT9&l|fdVidkbYL9~=f!Giqc^PZY^YmoS{>Xw
zQf)=1=uW!zY*<VC`Ab;PTCty}yhHo><`M1Z6R@A7uTL}#7t2}QP}R5xqfZOE686tp
z(3Q!6-ks*+naqse+@u}Jn;LFz{7{k>m)4ZJU`8`F!j!$iQOd?Xj1uY@cmlEaN0tu4
zo~Gv?Ov|5K{QO$;v}MYd7so4&{Wa;y#cM0m^AD!w`)%$e-E3~zof&u)I<vvO;*yVS
z-+0OG?#S?CBOSKummA&pWjz+Wz3l#Yqq8H0d+qVhG`#qcVOJQ;tB5(Z8jBb6jGy5y
z!2@{i5AY=anD3$7UIsEU)`Ae>q)rLrF<yQXcwgZxWCz^H*RaeC1VTIUvLpB;sU{D4
zKXU?M3HXu`I>;P`RSBFkXajRH!nI6ALg!-@5r`n@0oErOA$~c6JgzK*rN{{u_B)l=
ztt?;KpKq{2HxV%h^ue<J=i?e-3RW|lfdddWimRK<jA!vbd<&{@gPYM_gpI0Uu`+ZK
zVWW5*xeU1s8^z^hRz~Qi;3#Bf7oyhC=W^cwGMmoA2pdJblf$k~ri4h3pF|^}&tz31
z9bJK@AZ*lCKr?{R`ys&4Eg^YX1^=?(AIb0wK^6`6<@J|}9sz0JjLeJ=0SD>rVhLUc
z4<J80P$ZOhHV}p3agoD-(Fq_4m-pi}>d40@mErMPV@C88bOd3eOamg(+t6x+jWWsH
zD1QY**eH|C%dgnzgip>10U1d2hoJU?WzN<3HvlN<8y0noz>#62ZUHVDW8IUpZ2$Nx
z9KuGKWJYu$lc#Gk68$8Jr)V-a%IG=>8>N*;f5zk)n(QAfVA*M!ER4okcDg2uqahN{
z&}7^xkk>G7`0U8*Y}FWyD#Awbno_@kGMJymq=b#CVfMmoc1*%X!MT-TqfDA%qc$NY
zf(oU}2pjbg)Fxr0mH}zx{ec2rllwTftRmC)c@oMZY}6{rjYQcngpH!Gf{80!2$hU;
z*5Mydtsyg`4T*kk-b-jI!$#eJWOO@6{K9-*v!Z4;bAzo2oMwS{-gm&6VWVPbV}3=O
z6TYiJ3*=X{JK?*nCgfLaaKiU!DiXbf?fP2Q*#Ln=ZuCJ`b+0C)`4v@lPWbEj?NW1I
zbTf(X)3Sw8zAHu8C`yT8qxh-<VWaLs(*uckl&-A^8}))DOQXMJs~_o;3Ba&X<*euj
zS;HhbIv*c-IN?XNqB11WfgfuJCLxI)Jf`(diH7k)1!1F3l(N&KA0p=`^G}te7dFbY
zd3N+n4*D}%c7F6VhzVh%UX=bWihh-ie6C<3Kp?R!T0!C$bDO0{E23Xvk6wy$1_u&r
zqIa{RU#YS&Y!t_uMF+?~%3;6<`Hy&v%M4_Nm^E+)N}8}yluqnQ@~sMJqny}$3Zp)d
zvsb#15gQ363>#(Ak=S2ZF~UZfbZ+b<j7PXJ5YZ_U`#U?eE)Zc*Jj~eGwWLSbD3f0n
zW9$xwje1$~C&VVPzBZdbDfUyQ+XLBeNdA=ARPtLNP*XBJb}iEg8)f*-j@7dM4L1L*
z*kvrg5uZh5v;O(9F%%=hMj84=u`e@?uu&8a#2hPT8eyZpDD|y~ab7WO6sJ-!@o*sa
z9aeB-pn!8EnD}8J_IV;c7sxF@4Z*~-p;&-jLfEKffD$(9^W^cRK=u%!cqIh+b1IlY
z`Z+4}4U#0;I1phj;{Sah=<mKt3>f-IiL&GQ8zEvjs%?r0<#T}$>rX9|$qe%`3zTQt
zH0JX!C`N>hx)Gfz{2wsOW!R|Qpood>M%XAOFvnxtkjt=9MuHi!A(Zfmu4+gGHL~NG
z8Dw9`*p3o5>N&D{2>%#1iV3pX!J;#4Iy3eQvPRe_x%nm#Hi{Rof>@hv!bXk9(8Mk$
zD};^W-HfcVnZ6`YV8$^cb|*W8uu&uqBqFglIR*$D#oI(6Q5svysxJ%lHN7}1_9K=@
z*r*Q+zeTb002wyw0Pumtir9xa${z^~G!w2N#u#%98)edMu~SHouu&$xF*cQ5LD(op
z%b`V&RgwT<qm~Hb3ODuyDG)Y_EeIwKy0Pz&;$wzIFma<B`wHvaVG*~wvD1jyX%Sy_
zV|apc!n-WuJ~!4$irp6Rpc~6$zppj(5$ftXIUj;nu~j0|K_<;cNjhxORW==S1|16T
z4TP@-BKBd*6k(&7pv?b486a%b^^!)|C|Y$UgcZU@ad0@1G;P90Jpn`!tq#LRad3;W
zDG7v)Vy&kB7j2<JC;T)>5H^aaVwYw>v>OWcDy|Vc3f(DoIr;2dD8zMUMkfB}PzM>7
zNg5DvN;a_v2pdJq2RHX`Q#j*-B~v7c2eA&&5BVdS6LR_XJ92R#a~p~e{Ur#t#czhR
zoj7WB-1x7lM^4ELKt-+&B$k58bt84aGKkYC(1fl5E;GaY-!Ip906j=TIZee60<ldf
zoP|(MHvvs~euC+Pk$(Fm9f;isn1xVICLN6R!OexCoNfX$hH`p@^a$m|XqMFRtI=?V
zax(mKW4}dj7|O|{qp@MkM<^#YDUd)Yr(x(8Lpj|6M2Jlq<`$y|ZbcvyQgxhm<nwTU
zi1*~f_ftx10|O3%dMdD!aSmr6+{!=!>sX6(4UzfK1Gg$LfDQdH5Fa9vt#hjl<t;$4
zcL_GhtqJs#Chc@et6R$*x6Y)00fL|61adr)g(NCM!v^34@?;`Qh+GK7Swwa;O7Y=D
zQqOtc15%2gNaX!M@OMlgrTAzf4*~HzA{#4FygpEHH=71Ql;8vs#p?qxB9{TdCq^Jq
zygpD&<mEtcYLqsXIc|d~{W+w$CMact8Uh1JcL?cM1qX%=fx*N@A*o!PrEE?^U<h$z
zkseK43(7VceoK&Ml+w}`lx;NpK8o}<;?@x*?EVMIpA&UHQ6=QYu&Xq7BRDc{vk~n*
zK-@~?r5w}dz#xht8`u0DdBkYs06CP%BoJp1IouQ<LFC0iY$kFe{(<s+M1Bj`_Yvuu
z;^joX1jKVh{umtx<*7stz@YcVIbsfk4&+oK&jMm5k%K_)wwQKq0b)IojOPYqF)8l{
z;!YytEZ!23CjA|V*NEJJe?X2U<y1_7lW~s7WRqG<?Uw<ul}L1m$Qh*k9uW5t$=f=R
z^N8%nhdG=hc=LB#16f2i0#QNaAKA_})6Uy~xP{0<@@xwXA>~hi_%V??4RREbZvyce
zk$kiU<pd&6f=xLA=ZG(&2|!LGauE>oiCoSewFS;5aw8D!M9yN5E-<yz#D0dzdE|M4
znG=ISoriP8TZU59{|X>3B62k=x*#B9)E^T+f^)=vw)29(>8$9(Kx`qh$`qeN<SRhD
zNaU03dwZZiO+jt0<5c4;ZG-xEm=;}(^hUu!g*yTRS-1edS!UxbZG#GT7?s<Obf@5;
z{vBp`M@C^}ahA4CAWpRK<4Av0aHkL_^LrqEvt+ES(zc1j8O22UBEg+X+(_2@1k(J3
zsk9R9>oo1lg*}VlEaimnH0_&(^bEnFeVwL#l}Nu|aA;qrY2O~CKOs1@uhX>eE~M`e
z9NO1u+V>LDjQdntiS~7x_66`8;y(n3_H~-}@w2C~IPu*F7u{}?vAr`P;<JHv9~*#A
zOvUy#i|M@_$V+gZD5keXEblEy-$a~P-c~WZKSr9LN}VW%w@v8&f;2yy8Yy<RUCiz%
zeD*X9CvfO^yI9#;q$>;#9d8#Sy9eoA#EFq@moZ?ZqX!I*Wktur{m^KfpkrCFu%{tC
zfjF_S9b#ack*+s5DumeA8<5^(a8w8}ua6`BW5IF!r0AcJd|6N&J~6JR;UlR@I7iah
zcZxAwf#kV@;^2vC-H7CcMA5Xa7hcyP`3XUx;CkWpUr2tRC>YlD!s--^!3dlqVOQ6S
zS^Ydx*W(-|W_6QDlE0+?l{m4go5ZNj0gkb0Mu}0~B--4GbPI7}Q#Xm`eirHLi4&8$
zNi6Cwk^Tj7Vo^8AWDUn4U7VxDpl%X-dK%Ibh!cCdNz7?8()GlNIo&MnJBaii;>4P6
z7GwGx(oYd5#&ol^B@Qb#5a%edrJKc+o{w}Tabik0OTBj?eJgQLUdP=mhSbH^<9{Pg
z4C!XEqYHtXiF1_L(GQ9ly%Fhs#EBWbNZR*Xq<=*m$~*2wVnm~ZVKs1$+9^1(p%alV
zBTj7SMPfp0k**|8Oz1^oK|hN0<-~~vy+{n`SCIZ9abiHXNWCv3{Ty*(KevdsFULn2
z^Kgz5^SMPd``bw0O`KTIEixWw7CX-AI7jVg`?iSfycg-)i4)toMNH?3C3u{`IZ90D
zR<WE1k-h=vNLtQq(v-WA{EDEUpxeZ59zyaJK|w*ciBg?}kou)KN47z;x5+qu5XlXK
zf>qikYW7tmZx<Ad(l(i|zen=7M9~&*ml{Xm>y8mPN758-ml{_gxk6B=al6#G5y?(L
zp~me}<L8mQSx~5PyVUp)k`D+9HEx$0UqkZGf`S#?F6z}Uj@v)Zk(Drl+r>uDKyn&R
z=OmX88}4kifxxT=+C3Yy;C)LGvuPx+J_gj~IE__IidB3R>F?njjd67NxH<xaW86i7
z^}vk<?i}2=CZ}*?rvtYrmBy1gzY8Acy0ehM(;bSyEBWq-Xuq6bv?#hfGaql5^KdT?
zlsY*%X8?(H+dwB6JuT<-oXI(JVUIF22lw~T2@WxteL>3$SjAv;3T}xJEfO+CvSMyd
zj^RL~i5sM!VUFw0?MHm>Ft8hk2KMQfMvveyDf&sc+x2CIxbydOgHb=@d=N%#OG#KD
z6rohr{RTKEqJ952<2j9Wr{#(uAl4Ie^W6e>dgdo)=2CRSLq<d*@IdC>e8^0s;UJCD
z2}V4Aq7lGxaQ(Owyoxa7T`D?JnTj%KMI)83A2&+*`f(@q#P^e?1MdT0Z|Ico=#O0N
zLOIJtImTRxPdNkGJ7=OJV{Ha>d8{)ncS`Q%)1y{Jpw&F^D2{WBK#VxA8EV&oLi4(m
zkW0Uyv*mU?k)$6pkwlmy0@4JWoy*b*9A~_cEG8fcV?ixG(3QyWS>od}yDN$LOv`na
z;t7K_38$q8c%@aJ)wKw}p)KW8lyfctKlgH-6^l@UKXbUw5`qRi(gvNKZ*8@ufx~eH
z&QIV()?c=+0j|arA<!b1ZX;pp7!Ur8T!`u#K-FRj5NLtdy*g|mzCb<66d{O8kyZ2+
z;^GpWCD78_z3T8_kAp3|0Vi7c{MHYEZmlUophf=TRS4!d*usf8QRL;V>p<6JiV$d#
zE4*5OLkoEKor#kXtO!jLR~8~yLQ(+@tQ@8eHfuC4L(V3ryz~Gs>2rm?5O8&^Ia&%i
zl!DDTd5Di6o4~{02sZm-oan=zZM=w>0X(#o7yQM`brut7hYoo%2uL|nWji|$ZOz<y
z`?k#CUTr}yH`ifKc`0d9`59gEPacw<&v}A=;P7cYrG<uGyNwr1P%{!cJPBj1lXl3H
z4jK<6Z(I-=f%3RQcu?-b!wvvC%W=@o-tO_HjsWi+U6{^92KZdD&GO;+lF<~?$UWP5
zu?QzxL7)}v+17-_S~J(@6LRu_#;eG8kqLfAUzQSl03~4|77;QwCQ1>IGtq=(4m5#I
z>P0?&-X&-H**HN;aFblFx&n1vi4$0YXXJ8KJ9u4a*b>|*m#a`h4l`nS;egb=I5Btc
zLAh6@?75pkyw#K?_?}#@FeS}@mM4M?VNeKem&+Ao^OCSxaVyF_CS}h>o*XdIpf_c!
z05KL%Z)K4H29D;KW$HxCTLe-ZAbQNxX0n-&b0JRjnBWn)T#f&7xG<4Hp`j2__(`eZ
zb!pUjtl)NO)JmmCy{JUGv&Iy7RtoTyl$5>=<j+Wv^K213)S&h{Bp<}-I?LIIfu_LI
zTUkIG{$yIi*~fJ#(1H`JU*F2XdR7{?h+r)^xXvnH`KP;-#}g>ZZZzdz+Db|P+LR}d
zwScpNZ?^8ki7KA$Qa-~a;$l<&<*giWzLLYuj6l{V&bh3ggMg-hF#T|8=yu=)^H;V~
zsBf6^1oXOeo%5(L590(^0>dgzf5J}CrTTsjC#VQ$4N)Nl$=}bU?Wu-%qYFyo`s`BS
z?!bxi1ib6vHplY!;Y9i8w^I9_FbyFv4e^u_h3p|wQtv|w%n0&?*|`LK(F!bozx|%!
z`_fh_&{qv#0>jtSC(G1vAH?OuhATl_SS|k{*gR%fy}Xr*^{in<U|9L|4DU}+^4B=g
zqbIli1Lf>o0nR&K!POz0AbNT$mz|#WdL(l32L8W=6Fnj@W@>c-3V7NpboL)woPkqD
zqZm{}%+S1&rdHXY$Td_iZ9M@L-T+!Q2D1Mr;6&vFrt;-wC@{gWecs0wFXymg2s=|i
zIUOgO@XA&`XRufS6MxMZh0fytYuTfQ6d$1Sazh<(C%9BD&n0*gX93=fj@r3>8w)+j
zLMV}HU4)mBh?4~WvrT2M`zw<YtOj!yWrrVF3zk(<!y*Dx*(w6s^L)qDw8ddXD3`jQ
z;>QM4ZB~{;XY4ARP+NA4Kii>Wf02$oFCBB)Oyb$;0cm-d+NKwr^i8HI1g0q~Y*Wzh
z$SCD0B1`MHlby}h;6K|@gA>vtFb{OntOt?o%h`nLUdusuBIr&hYP!%=N?<BIkKi_(
zUN2;LhP)O|69ATGPL9(6woN!Ou5bB8{g%`d8ihwS)4$DNxD_V|U)pNB1zEhreB8?U
zUmEA{SuUUD9sFlUOlKAmY{ZGynX;ya*YFPN0P(6=X?dB*W1T$FfS08KS0I4~n5xY%
znAZA++2zgL%w}(Gz>NVh`mQT2Vs$y3u9PcOOX{KaL{)oKPY=*U`~oKi!4SKnhQAg<
z0U}uiIwToJB}^Xiya)A9&)X>)>1lodH>7L?R;6gPJ)Ww2?dg-I&C(ol&vnphDuc9z
z7@kp!?NSp&1_5H|wf9tN^xji*Ps`DJL8^XxtpMK445P(8Nu~HGQZacwOQpC=Te(qV
zZn{)F?eE?mqvPGglB&=zmabJ{zY4lSr&WetsPg+O^DDYk#@hwPAZHX5*i>e3AO;&&
ztZ!sM3v8F(X5v{U>T3W5?VkeO+h8=_-{GuLFs|M7z+k)7h94nNm%Z!R_M5U@+ux0&
zw10RPj(N(D{RBU$wVUt_wo6H<pgh=d9(gknlS?KRCl5s7pIE7BBOPFc5v%TA9u?ir
zSRd2kBQQ<fg)+J^P355`PiCmnjQIg8FN49zdX32R^D^V$<?&Z9D}T#tcsE`tQx@sQ
zD^(Br3JYQ$-3e)RdwP??A98wolR}za-lUME*EcE3XEvJB<=`t6tQiQ{YH~7fQnbif
zUFhYRvJ_f!)Hf+K^l}rkr74J`ze&*|y}U_j10yW12(-XEe3PQ3kL68@7CDwTDO%+J
z#G8~$AybUmo^8CyH3N8PD=&(1;^hK?cF6xG#gg~@CdK9+=}k&{{;|JFIoCAwpYkR}
zJNxe6q)a!B+_Q}r%Wz`G5oiT_wzVKpX6E{QLQX!=*xBQUUEZYdrzE~IA>@M+N)eDV
z(S&3UG=WZPz69uUaGvuW0tgB8Jqll*@KZft3Cyy5)kbi-PMCICH*y_*uP{0HE|7Ei
z3^TD0q<0AUa^%Uur#@Gf?Od_qS)b%)(Y}J@<`s#z(&i%>2&90w>|>D(+*$aFgk|{c
z7Ox4}Pv~;$6-f|Dwoc!Rkp6ShByU;C2b>I{@z#v2fgj?4)010Sq{~|$KB$DGNCpfd
zsGi-*B88^N(^BLasl{8WXQB<6QshDD`0@u)z`QM3&Kk7gsaGVj<a5F<8}F^cI1bO@
z#KMHYEIL-PynMjsc*|~C!=WTgdoM^R=a)@s0xk^sk^rUe!-;Nmf5GCUzartl{>gA4
zSSuXPr9f}NiB=Jqrg-v23(S%JwuF6u%djFiOIR)M^0vgVN_$(v=M?7%?@K7t(Pj{y
z-AYA0Xj(;JSf%MLsKJVg*!|TBSxq#oy1hCvtUM(p7m5!@*H<S|bH5}ouTB<|ulMSN
zlf(Dw#PIdz3K`0AgjXkzg4Gi^F>u{pofuZ0_L0qtIK4T<=Gr+Vb?CoW0KI9D4I*zE
z_^F_|NOpg9(jNu9Nsv|m0`R5^Uz@~nqTStJo$xIaGG5v`5)|H8rty+jN8MkYj7I@)
z#8L%%dv#(~k$jsWYpLM}I4xG-gf<ggCYLJ+Xj8Gg^uITe^?$0e-d>%&F3WUpRaq>r
zPHIeL1g5fc3HY8SKlPr*ygl(hY?@amM|yGMttHJuak#gn#9H0Iq_o)$sE%(;ME16`
z-b)s<%rr}()Wb0P{kC73@WqR_ZY(}<A*$Ml6GA31{a!_I7f!sV$+qul%!<<AalSI)
zZ`wzAX_8to;#~?}Ck#KZ9V{=#iOL8}Wy@_RF{1wEB#Qfbc=T5%SZt;(4~u=TPWXn+
zzjQ1<zzTWFeC5TJI3Z$r^OE)g#n)SxcW*PBmsvgIE!6jt!qZ@>fl7*{nqNu1)edi_
zzJi_}dIh_@-LMs+ooF>nzU?;^R=Qo^R9Ke0=lYuBsfO1Sub@!?uMfQQrV6G8+h5Q>
zo?byN?QKCY_m55YvbwCdtwqme;m5@>mWfzI+LbYfCWjcaI8LcfKngG$1;X-f$ZHDZ
z*^Ql96L(>kQUtRg_Onanp$=j9tZ7{)UxJuLtkMIM<I`%hAlAGP-?ycBby*M#uVPsc
z`+244&4Sp^D<uL-5BDc|I3vt6*ZkH}e^1_0h|6w=`5AQ)!El_evy7k=r`bh{S2Ilp
z{&ze078k1)0#kgszxd(<sp8(Pb~I=M!U!VNgHL2U`0j%TYxEyS%m3sMPMDLx^7wvD
zjC+g-weebwdAw#)JT1`inx@98HTBiiYd|!n1>wiX)K*qCu9-A;{Mhm}jV;wp>udfg
zJ54!e`<S^}L$`pu2p#sX+^Pv4CJwz=p*V*eH<Z;6$H0F52|^hI`f-P*;5xT66b=r=
z9!VLQQ~P1prFbYZI^+f$E*=}oZ~_@1DY-Zl=G8#{>*xLJAIg<{{N|kDp1^;>&2dAS
zIZX3nM3?YiDgPDopC#q>F#b#MUrDGhK`;wjHpvC{i%Q2x;b8_TMaoDwg#U(Xnf57K
z|8QcZsr`Gn8bF+6^f&A>r4PzV`kHyh5p$+_9HoK*p&TMIPcj9HO|mqUM{KD{Y10Lj
zFsKqkP);h-5!-Z=VVV?wciAD4Z@J-Eq7@_z)>JT-6~sd_PGh|m$Pi%zu6*V$2ubr(
z#RZF8D=1Bqwu=b6<&fqKA@u6<(OB&%GZptZDn9bjWHj7}Q<#n;VyG!R#H+vzk8SQS
zLyzXmXq;%0!A-Vq(JUF*OcB2MXQ(WVNVUH*$}^10w7#kS;Ty^Z4LfoUv#rXG>t2xA
zQ%#?YtcUq&Y-@Tb7|Ld;VD=P4AH2}g$}AN1@9AG^uB2vp>S}=Dni+(9Fu2E+cb~B#
z;Wbk$ZHt?9Fwa(+NEOsFIcFQ4nyqDO;wBv|?pCH!2P&99MTs%VrNW~T_dQ#QH&0Q{
z1G{lX=t>d4=s_?`yAjN@^{lfU>8Ysc$YRx=0a{CmNhgfuJVC48U?-MNeQ)Y0U1kE-
zhWp-SWG;{`>@uJenG5=bvPqe_l37`if>8EJp{(gZ48!idu;9^5cj{2k4C9rB@o~MN
z65Lp?PkgM7$$?NGN}-!+FCf-TK$v7Eg51DQu){(oSJXxFj0I<=Obtnj2`(beBtue1
zsVN)WFvX;mxv_vG9<Br!WmDUcO}RG1HJnalX|+GnzThUyLK<M~J&F380thKA^_glG
z7^Q-6q@5)uDJ9ilX>%+c3rpus+ih!)CEJ+Ya#N&4IV22L?Y|<+{7CJjY0nw&A}37%
z^N+$vWDC*AZDL4BlEXt{f2W4z_C8b_I?Q0L7|#gF@D1^#Bf>R(n@0(z%K36ctZK|n
zFNf)n$&?+d+{XEl#?+FfTFf2__QKcd_jq#Y$vz6MHzO%RrI9qPqwN(`Fgvc8K2t(6
zFJ@{6ET*JsF-@xzCdbDG7E>fSTPgIOo*AqZk({lp^T#SrOdrD&7PSjcSX7a95Ju9p
z3`SCz<1w%+alIwZI@>nV-c(>8O%+EjwOIKU*qK<S9fQ51kn2rS#x8D9^D?Jq#zQ$5
z-w+C~1W6!sUZ_wY`x)Q}2I8R+1i?49P7y;Jn8Kv|lgF9N;MKT0$sN-^qo$riWk!pY
z>i)DU<14dE?vv)ZRUbI@33HRwP->APzjBk(C%S}EcG?@eRF=ApcDXWo=7~jG&An04
zCAGggq+TtS#3-5!zdkB=d(iW7v9~{EW2T_=P?c?(?L|-g*_v|xOFadqRWGC2wR+O~
ztnLw$dMgUHnZA&&%ru6Z$C~Ego=1FU@B$&yr}JQ+Zu#wL`MKTl5uh4;Z26pS`JHL`
zn6q8#U!Rtb)k>Fqyben7AK5i`18(xn55fk>;1nx`eH7?tv}dRx8%EkVR%5R@W8-cB
z-^9A9CEZIIU6*tN&62KBmUOXhOS<~hl5R-POS%E3cB33p`B2*fw#3dR>7v(je~u`H
zm{~C>X(}W9jP=xNL;`w)kn0n4?qD71Pp6blu(-Jxp{tgd=IUM1<Q#eRcI2G@_;p<Z
z{$dzKh))(#|BmZA(I3%>vF1@)p1sDg*~iy)SV{gX)^!xNeT;y8l^fJCE$(zNbWDpo
zyIy-+i#xkQd;5z!yJS3;#oer<F78I?;%;Mai@V|f;>8`zexEwMTh23&bMm;CdhY0N
z7fu}M6Zwy?KkV~zFKauQoMOu5NlG5w<S~%XWYAElEAbw#^2j#z;BD7#atrFR5b~`c
z(sHKRHJNGL@ueMC*=D%UFl)L0A4|J2p2qpct+y2#l|k<YR$u+4m1PeLL(Q4)X_I;G
zPEWoEOFLa99n;cIS6@e1+SyfO{t8`gMePC%Z_RpN<JqMhET7z5gIKo796st|Z-o-W
z!uGbto28`v)hgE;_V#tgaJ#gjsNc&q-Zi*M$-`dSQ>iT6>_fHv6+*_^tmfE?9<#+_
z=(?^{A450#7km0f-&=->G<Bgi&2&<K!|1x8QcCl)M$3_wh4#_g|G+J}?bB2%OQq?u
zOf-+a|Aq@Z3O#lEIpUS~g1OEtFjy>@Cu0!AbAdej2Mg`GW4K)r8tPzQz5sB89la7p
z4I$R&y>RSf2-o*Ym}>|x?3FOb5aQ)$FI8t7!i~KWW|>zYZg8NI7J0fM3(ZWO9Yf55
zQf59El;3l^FDSo<-v~4M;YUH3n((j?p18xqGAD*Irs174)}1pU`OIKDekfc^MCLS5
zHU{wFh`XYyxe>eRVwYRHQ}M>uHtg}dvZ{Ritcuq4ozAAJx!Cf#wWWgFVOPkOz}W2E
zx7RthF2z2$?X}$FxU#8&n=DndPnhIvtYk^<9}H~T_REZeT+vijCtLiQt#}=7uiVn=
ztf;mXuc*OJ(rkg*WEae9&2H??RUMt!j~SKJR-)m}Rqfc7TK7Djb=sQc9Uxs(-Bj6J
z*<Mz@2Ak}jfAX4H3zp7ZT5*bjYi2K9v<7?auB)x?>{x?cdF9vM_R5;ZjT6w&&d%EQ
zx~5Iik(HHgP3t?bl`r=8Wm_uh+FCof{cl|hHo&fKZ9TuS*4b3Uj?QeXXTP|;@2v7u
z<MNBO{I*>_zWn6)$o5+7^WITAD!v-OZjYHXrV85%S2x5VwnlFE9v?sP)Us12ygxps
zxw>ur)aurD>_0xHxeV#fhV{)=fOSo+m7QboYxvZT*1Aq0D%-0Yrb7G|PV5-d93N9(
zv!SxRZp`@jm~&2!kEv^E9fQ508>>;Isj(7!HrE4Lx4xyi6V;9BK;Hp7fWzk2m0lW(
z(AiwEp{8<E&q8Tz;V{?gDA#tZZ|and)MYPjDcjJBn70*>&3Z^f+HC%(D4=rKW4XC)
zeS2+1TPKKHYBzRb%WQ76486g)k}aY@%O2o8Yy@7}fyOu2ic(>}?d06~a~!m}!`Ub!
zQIXo&y~5;K<;LJOZiF`1)pgWj5Nn%j+v{svsy8_+D`g&3J8j%c+z0_8G8daD4eTn7
zWMd07j?JasbztZ14b>g0dYm$%uPak?>cUFd1-$K)4risO*qA;niSk+!tWp|mHrnPO
zG_%?jRa8J!ig{GQ(G!LD?eeV~)tBi93`-&X>e_M3Aj=M@esfX>yki{aX*ITThnPjt
z%@+-us-e3pZ0|7_u@^h_8;xv0ce&v@r8x<>jbaI^n_4@#v3W;LV@+dAV<%du{pK9u
z$ktajH&@EM$Cb0vPUF;Ia+=sZ<*P6!Fq^QkcvGY7U`~Z<M6Q|Z70c(hw$!6K-ABFS
z!bZqqL$%1yim$E_yKA@2l)bpkrpHh}%(fQ9V%Cxsb^~?}8?6WWLsKIICTiQ*QN#Kh
ztR2#c-&JajEhyenZ6-k1Ofh{jbgeB$dF}q?^Us+zuVR^qvV0<CNwHUKXm5la+az`p
zZGwT-?bIouwx#XWh6z&;IMkBH6dT-Q!UBO2s^UKLtyQqEzUhQ1g&oz|j7_!J=H8QC
zV{L7%jFvI%X1DazJTkkggWQfc^n8PZFL0_h*}<y5uoH?34XoVA*;dgsaYCh;gjG%F
z8)J@YWyn)?=rm5-A%3OR>K4(k4d@|+!hPd8{T8&=a6fl6y{4nJq5)Qc`_Z$#=fmb+
z*qL@O(fPtg8w*ok+X(^HavYtC${MIkMTcw~UoUgfYLcfA6&)r6#<H{Z{EDVZQNt?#
z6f^tE)9B0nkE2jq6E`(Ob1^&}4KUd8^gep(WjD9S@V%=o?RiI3xz;sR)_07@1pQCi
zsoprr9mavD$cv)6ebV-U;}>=_qWv!oeK_N?;N^j9+&R(GE3!Tkxib9G%o$N^58?Y9
zk6-B>jn@C6A;09C5zW0c_+juoGg>&~eLz(5t1}0`i91ec;?gk-oXp(tf-JWnqrW@A
zjRgzcLGEC8h<u>ss}>&`rj88fkB3t!egWvuWjeh$eN+5L5Z^b({0OA|2lu^C&!<;O
z>ImXf)AW4n24ZM}jCt-mg5si>LSPe!R03B)cv<_8AU;U<A3<)6>pOz@n%RE@yR;@K
zI}4^Lg3cfba$_<4F7!m30AzYXm-GyzDOKu50pvq345m5$1(44NZ9ZTD<nb{;dywA|
zKJzQ3y%iOxs52Hs6CLYeacxfX`lg<rk$4;6t)bf!rT^inr+Wu+T_2^L8Z<K-qGV(g
z!p#aVRd@s8Koc;8klrhV4AwzNUniD(QsHw7U)KCTDWn4j>G7M4zyd;)<8~0)P^6g(
z7b#q&uts5vLdFXq{Z>Mhzf#k?2*LjbP2Z^bw`uw=&3{nSk7)i=nto36Z^E=8pW79F
zL*XL|pCm-RbcrIQa}yz5lnCixM3{-`Mm~882P-U9IF=A}lN8QWxR4P2qdN#8Jv9hh
z6w-r%X*w4WUZrpsA^0&0I`KCVqJFwKFnyoqe^1koYW_2teqQrm(ez(5|4Ntz^1YT2
z{0?fG&R0y+rHJ|8Q24Oo8TN(w{7#(tzgBoi@oy;1z+7T}lo0fV3WqDcPW7ox;d`Q=
zs7Le@_4cTrz>9u@?w#uAcGah=RKG+&!Pn~NO`3nZ=8JwJ-|FZ8WA8oSq^PpD|Ednt
zJ*k-l-7quIOb;1`Aqs+$TR}h=KoHO&4Gc<hh(-_-f`MQntQasWh84wxIVVJS%`Pg2
zbzRJ^x+?GU+<K~~2FBH2{QLgjt<Tha?>YC}e5<;;y6W8L6#tsy&HP0C^_*X**Bzoe
zKcAA!m$cZQe0$IIyU4fcDDzb~rVnVmBO2$JSRy@NhoW6~$$iD4B<9mm;uLX~xJX<k
z^1Tz<oB4_S-1)hMder9*#otRJ-kqP%Dc+r*?<xLM*?+0{6`EITHJ|t<9`n6c@^77=
z@6jIh{8Z_`l>DRe@o_#PK1=g6PjZoDGhY$ko-)estay6&r_9d~rXNb8ofVQ1#JWlF
z+(W|sY;UrV?{8X`FH0}><D-zDhIHVJtPEjl`S6k1g2ac7d8+{NT@>F#Op3$A3UQJ+
zL!2e@_+mMyiz~!S#Es&0;&$-~@mcY0@qO_#@t<NY<~7SH76*tGBHiLJp67k?Oz{G7
zgLs|D<A!!Gi|>hzFyE=CM}4xh$hDg(j}R-xIpV1z-$<t2M)4-`9+Af#<6jf`c|bWG
z^ONKPP-IK7n>bLMFY<Vy-G$;c;#(q}>zjNrA4z%~BwLBy#X;g|akaQvd_a6od{g{H
z{9X)WelmZ~TXLj0Sv)~JU0fqxDc&wVEWRYZD}Eu`nCQ$uSLB)ulsk$2#F64;u|_;Y
zyhyx8G;60JpD`gPzo{Y@*<k)>h*yYP#U0`c;`d@YE^nExvDilJDGnBo7U`*<_9u$x
zit9x>>}ULa;&bBL;$Cr|n1fd^Y2RF&EuJcF7atej7dzrIoaqh~j}%9XGsM~AeDOqa
znRuc2fcU)lw)l7PCovmuPO{u$v4eQ1I8q!>qK}Uir;zw+FiY`EB%dOlF8%qE*NB%$
zf0g8G#hawRTk?J4L(;z`dAIn5_>Gu`b1>_ZAr^|w#B#B#I7l2Uju(#==Zf>iGsP9+
zW#T6BX7M)hA@MQs74bFkWARh*N0DE**p3EbzE~o*6x)#)w}T}268lO&RPqRMjP#Qw
zSBb|-zew^);!^2XNxo3LNct-zZxL^hew*Zb#2wN<Bl!jKW$FJS`F-(Y>A#lzo%oaV
z>39Q>{gW-`k?4n}l1s!^(sz-3kl0)L!zB+DM@oN;<jLZ6>1!k}5>J-?9LZdGg7sQ0
z{U*s*h}TGeyX0-+z0yA+`5Ey=>ED$67jcjDpG*E){9bzeFlFkIE^_e;_D>VZO~r)t
z9VK@Wdq_V}^5Nnz>5rCtj5tO5Ig)F{#nPW4`5f_5aie&Xc&qrJ_^9}@_^SAk_&4#N
z;y$qfuCX`{`65;@GIA^NAhDNtgm|P_DNYsVi;Kl`#8u)(akF@<_($<k@k#Lo665h_
z5}&Pai0>%=W5s_Z`5)qs(ua_i?aLH%NbH4@n~9~;ca+>k93UPhjuj_}$BT2tr6Ly-
zVY%zXOU3KNo5cIX2SqM0!gMc-?~5Oa--<to>3NQQwpb*_#g1YZvA>uU$B0LZGsNS?
z6U9@-<s`~JU-BC966vp$e2sXc^xGugBkqv?Y01xvyQF_x^1I@P(tjcO8}SF}gSd^x
zeoGf4B<k5%a<Nz<eFw>%#O~7flRQWqBK;W2M~lZwKT|RnUSat)(w{2%bn$HI*GRrt
z+#vlml5Y^VN`H^!2gFCDe_k>da$&iDmi}GIABdkw|BdAD#h;~5FL2Uli+Lpatypq%
zv8D8#BzF_JL=5c*NggZ?m;PwU$B0v;pDp<Wagp?=OFm0nDgDKg*Nc}+e}m*(#5<&a
zK=Q-lPVp7-eeomlTk!`m9bZV<ui0Xe7#BN=UBv!kQXC^5Emn)O#FNFP;sxSb@k;R;
z@lJ8O_@wx(xQoO%yg}j``5o~+#eXAyFaAuzJ{@1wO*_Rr66srt2aBUf*pC(Qb=O?q
z;%k*5F2@XU+BM{F1-$+(5=+I_;vr%`@o;gdI7yr)9xu)n&l1lSSBn>kH;P-uZQ?!R
zqvDg|U&QytPsF|AH{$mqZ<w=v0kKeQCer&f<J*f}#Dm1)qPZ^syQ3u^BTf_PpoRHx
z;XU#!k@w#yuNE&AH;Pw@ydOt9uF*$6Eb=}v<rl<1iLZ;Fi(iXBi8k*8AYE9@63u-G
z=vztdD0UGK77rD<AOrImCr%Y-h~|C;;%g+IBd!v!7jG8t6zQ(pv{QUsq@yS5c^{E{
zU3^>QeMIWN7J2`Wa-LWwb`~o{-Y=vbSNJ9;i*%w)d5*YBH1|QEzeMr|k*i11-rOGn
zw@SW4yia^k<o!h2KO>s^D3Cvs{H^$d=;!?p#D_$#I!-xXEE40Qx&MOrc9Oe_J;c7^
zK(SJsDjp}&^$yG7ngQfV;_2d9;`!nl@iLM3J(-Rk*2w$CN5v<_7ewBlr`_w~+u|Pa
zWAQWbE77deh;+PP&-4vNuJlDYE|!W|KgQ@gib-*ZI8q!VP827JT$rBu9xpBz&lWEf
z*NI%Kj`o|y>%^PHhs4LkXT=xAJ>tirxle`szLET+$Q!h#{bFOWL~JQ`6uXFAX_D!N
zilfA_;v{jJ$VDh=f4aC*yg<BITrXZBZV|a&CDT7FJ|n&${z-gY+%4`AxwIwI+t^7i
zbxcOYhGJteE|!X11(Wt%bC(<<4j0Y+IfRdvJW1pl^t3--oGWqxP3l*QYs8DiO`^H4
zhwu%OxiTBmaji}A8Sy3YPvTqRZjsB_(*Ez_*Wz~~m+54DRBS4ih~_>a;yXz0D)tcj
ziG#$U;t0{)M@0JBk{5_e#HHdH;(6j~@ltW4$i+fg-#bKe{}J+olDTdu<6jkbi+e;a
zA<B4jUlL5?eMT@t%oQ7oTwRp$W#U0%FOdt4GJdppj5t~3nxl+AMLa`1N4!8>D{?tf
z+TSkTEA9~gEWRPWD}Eq;Dt<0<B~#|d<<rSlVmonwc$hd`tPqbDj}f^DD)Tu{Tqj;C
z-YWi4d_mkLzAl>kuE=MP<c~$Jr^@_eVly!zwiV070peleaIr!>T0BNPOFUOxE1LVS
zD0i#mJ4AE875WDya}`(C?{o1V;y=ZF-mgS_RO~2r5xI&T<NJzL;!JV5c(!<{xKX@S
z{G<4k_?);$H1|<a4i}DPd5y$YqPb5B{h^Zki=)MH;xh3}@nUhkc#C+u__+AA_>TCV
z_=EVf$OUUzzxLuGVn1<=c(i!DI9KH2woJcXyiwdLJ|dd?h_HK2@>}9w@k@~l<1#;U
zUl1&l+*wSDL&S;VByqWTws@JiN!%*lA##CTmiK4zWARgw4&WG{BQ_UXh+KG=@rQ|A
zbeD3KxJW!n<N~~m-z0MJUCQ^0Pl;RwlKMTOx&H>4-wmlx6AQ$c$OU;B-&N!)yu6<`
zTs%q~FHRAsi*v*p@f>lLxK_MG<l?=|f2+7nyhk+m*${8;vw?3&|BlE-eVP6{ai8et
z{U+$m{WdUHG8g=%zJu6R>>>6M2Z%$&;bN6IQ>+meiRS(r@;_ZN7Y=55o5ZWd>%^_%
z9U>PMru~cJpT##sbDs_IA4vXG{9MFRn<jmxSRls4W@19*;>0ZPQ1LMF2(dyuN;LP+
zV1I(-6Gd|$4f-=BuMoMYG4sDlyhXfS+%DcPn)_t1|C3~{cFgqOispV8WFPPUfSF<g
zF(wv?39*%E?t>xSp^~{yGV_@za*<@pr-+-xE5z%>o5VZC?IM>?X8PB~-QphcZ{la-
zcjAvCUI{hn&3!H8lOwr6<YLUszo*z&94HPGM~ddY7VM9aJY76aJV9J2o+d6ASBmDo
z7xLlK&n*8I(cJHXZ0>h~4@v)+XzqJK|Dxnq#WzKB-wW{{O6Fse%s(JziVeg@ViU2s
z*g|YCmWzYL!6H|^W&WeZ31X$l<*6CJL|iJKA+8iJ5U&w$5bqH05_gD?h|h>Gh+O8H
z<$WaX6~7d@<Tc|n#R4%VHWyonTn?M|hl+=ZM~I`vaUz$>ru_-x67dxA4DlTC3UP~g
zi+H=ZUA$j>RD4q8lG`lrJ@IeiXX3Zw52B45l(dJl9mBX-Ds~V%i9N*L;sEh5aky9^
za%peoKUZ8Lo+6$ho+Dl$t`*mde-ODWIP<$#d{}&3d`{dczAnBk?h!v0xum#hznCTF
zh*7anEEQXe9mOspmm_C>72?t2G2%3_TAVA+7f%tFiRXx`L@sU4{I3^p75^ySEA9}V
z6rUA$iGLQkEIRZ1yZEj6gUBV)8J{N>ip@kWm(KWu#eU)-ai};#<WlOipDEUei$pG~
z&iD((%fwA0msn@~-Qo`M5%Fp9d6CPn)BaQO8}WNF7ti7`zM)to#>G}*JCRGb)Bb32
zia1?7O<XRXE1oZ2Bwi+R*>~pmxcHp7Q~X%`R1D#V1lnhc1!7F(lJSf`LaY#v5|0rl
zi;KjQ#M8yI#Ph_}BA1_M{yW4c#b?F$#gD|j;+Nw0;!h%%u4jJj#Li-Oaky9^9w*Kb
z7mFv0T=t&%Z4tTVJ>~nv=fs`j=i=955Z;z)pDwl)%fvq70CB81K|EPpDy|kU67LkZ
zi%*Nsi+>lt5QEKBAF++tLF^^=5yy+iic7>(#FgR&;tk?0;*;XD;_Kqu;y2>=Vt(AI
zUsP-%wh{Y@gTx6W?!8osGsNS?`Ql>nLUEnALA+eNM!Z4%qj<OYg1Ae3U3^>IBYrG?
zDSj*B_Ne8<y$gKJGxGu;8|M2PqD?yhqsQ%YL)<<y@wm-kXwsp*xcoHsJ^8x|=9l}u
z^%#z`8=r^!I?AUn33(ui?~Ah}&m&=PmCZkK_JYY%K)iWoSnY=JF5m*I%)IAUHf8>N
zs|;@smr+?(?|UVD;pA6Lysw_rHQn!>P$#2lRZ|wuz}v3V=b{=WJbB6#ysPYu#anS+
zaWY;xol&K_I%y8n%$hl;%FPjtwaTW>ojsc`(3v_psixOVo(-dZ6~oFVFTfkjcq1Fx
z{^kv*S@RAM$DLbO2dV!UKC?B)fBY0^;b$eY?Qh38ZmqC$PW+l(Ic%85Tkb&26L;hM
z;?^EJhrcg&ZeP#EI~%AJKF;t4le4qDQP{otEkRxj>dEg&*m?82sK&B(D?iqSc{0D#
zuzU0S6!#-JH{H#x-$_t-^INdcnbWKv^KtXrgs|I32wLSh#`qn<-Q2j#pz!8*9`bt%
z_kNfks*uX>dW79H2wE35cYfn!n424SuP03X<WgMw!q(kfySt$9mOJ_^^a~~j%f+p^
zRJl(h?507`nm!0^VL+Q3_c&y4eqFD$tT=Sc56wyC_ZGr#8U(FNkYAhuZEoCakiGeh
zzS1d|`Qa8#D!;u5yJ--#?m~VWan5l!H|`TCy!oAp{CF;6e)-tlar*&brg7UiavJWP
za$vPFjyv2H*0Gy`6WAixNH(<NdpM-K?S|c%t^l%JZV?!H>$mC3+V<kBOsal-?f}Oc
zPm^YwHrqL7T-hy)bdP1mt%lu0Q1bZ4S7no54#+ayV;4bd1dg|>8PMkD$3FMkJ$I#L
zb#x;U=LS3W=+-mt**bOW-nqPM&(1x&#N*{g@BHsnUf#WX_jtTh_f9=K8~vn=rGthh
zu_mWmH1cen%9qM<y-ZZlITy9Y8<8>V^KDNgS0t@%R+}a}tri6<eBHK$w^*UZy{ZFU
zHzh}{2sGXp-e^4$>r@@+(sR<}<fE}plUi0ct`2l=KB?)XL4!VcIdK2#<mV53zU_tN
zVaaoo%aBtMays66W&F#rE#Ya%>(CVwR@|A~7@oj<R`|O1TsArB>(Xgipz))zmMfZ}
z%v<hgwXEr~8wS1qS{8C!kNob$vF`MLz&-|nELMG2ZQD#s_|Ipjg%Rnq!#i-i`|rbN
zq3@vB0LJ)&{I$t{IOd42XXB%cD%2Xr{$r7mZ&++5Re@lVR&OG;@5sid7**(GO5vdS
zwK5#~0wWg)1o@`CFA&N_V*is+`Q!Nq!Q3BY`qF|S2nTPXVk2wPKK~eoJJPVcfD_Ia
z4!ng!!T%Hf1xgx!1XWt#@Ax0$uRgZ_3RErFKEhi0`8-Il#)QKcAvUebj+%2_Ab73+
zVALSvWt@J4*Jouid?jiSydj@@E0c#FS8>atJ>Iho2d_@AfgIs87Qt&mYoPWetVjc9
zaAPorC|@FA`9DS11#j{*ssBF4-CFo2OdAB!0&8hwhv!hsu%E9_gc_ON${B;I#zGy#
zIbh_{AR;>DGmJ8F;btS$StSM{4bhNL=S-&p;m8T7b*OWJBW6X4F;1b*g^rk$Te-vv
zb;&gE@8Bk4THr>Mo5|PbS|V@LHe7X0LXM@OgTnW*Y`#+!>Y47gZxfmuI#^;LGK^v`
ziQ&k6v?bJAVpfE|dxj2?m=ob^6rn>U7DS4fwvWVEWC9E7E3qijjA{Exj9Yovq1VE8
zXh@hZ0Yx}<Lq}wo7lP31SF;a>rc?AMmf4Znj2@oBhC%j4BKY(Ojg)+*&&phhn8vU+
zO>So8m7r>??a(pdD&}tb``A2&Ii|<4W|e797X%``&@G|K>BpPcaD){LO=-%`@+Vf<
z=u~E$c{2WSR|#o>(;?*BIX&>18xAcD-wH7@n<Ks`mthvPjMZN37KEHQ>v9@m2&+Te
z!mUw_+{$@Y=&n2^$gQlgLU+3}A-8g|71}N-9N|lrp?lH?APZk2E3%D6-77JYTRCOA
z6}m6?3{!GWglEmr{Yo2)^kowt&0sJ25=D_6jD5WLNsO*95sySTj!zbUX~fb<XLjy0
z*-;eWOSF#sz&Y@2dS@fH&#lD!*P$0wP&q_2;6*i{2Sl`Br^@Xe8O*F+&h25+_KjS}
z{&*$VympirkPH7qR_Ik_H88>jf<kX7?a&Bc$_l-i@s(-sh{#4(@}0cH&}qKJ=tvcf
z-^)79v}jyp8(Xv|!Xwz1m>Btj1%05&Hq9!qIo3?t(EMXRG~`2X4XMYt@Sq4Xs!;(_
zwhn|Q`NHg-D2+l>e5#Zc?aE%C;mf?yv?vfQV#m(#6*zJ@+Jg<A;cM#1S<x!w8Jg(}
zJ98~3>Zg31FKpgCN)$xzWkqMZ`Ikq(!)yx8@iqD$t@S0kM)^cZXr3G2Bf5)njV~h;
z&G#jGM_XaMLkoR6mGq6iN_mlMKQLO#!CUOcA0FkKU7;nuf?Sh+Xf&JMc(Q9hB6=6)
zQ+(;>iNM6@XqfV5U&uTekQf)`aTU7Sm(N4VpLog_y@Um9@#XOt@h6`1MfogF=z3pP
z0xA88w}Mgr2p+n{ms5qJ{fXVd=q%=Ot1qLYvG_EI{^z0K4AQ4a?inN_YLM1rEYbqc
z!=S+4hhgIc^_WuSj^}sAi0L?OYmJb;7z%Ut=PWb_Gfp2oF2}htj^|OFd(G@7+t8|5
zA2c8<l(55FU=cOvk`{I@1svni^Vvf!ZOxECl+Or-TG^T*VU);*rv;dO>_y}k3H7nV
zpD`=`TpsFc=TTr*r-Gq=uACNa#GdPK=a~=XM3$Awz&;qM+KqRHmia;h(4Em+IFFY5
zV*E5?R@X7<8NNJc90SoX8+4{GhsM4{IQj+0;4EL19}~VrX|xxMKHJy8nWu+Gi&(XD
zeC=17{6<7y14Ao(O>Q$)9T%O<R-Wr?<Q#C-(K}h*N>`p2eTMd{TzN^fn7wqKFJ~0W
z<rzKtB@NE^<xDk-6?Qb8Ib7h>z@NCnj`C&I(1lJG{=^nLdJfB6?J91zqc`$kTH`A2
zw4>Lu6>D9^{dRN&ldN+UkJ-`F`6+afb39_Y+Eyk%saY%2r;Qz%l`?Y3k>|T|)N1^B
zXuU6VITX>`F_@uEzCsG@bH4o*`hzdF)yPY%OrF&#n5>GeOb!kYB*{%a51r=ozYj$r
z&pM%teVH8GLVhI+UGB?dsZRM{xrt(!S}4U%3s6;L^E6;)HzwFVXwm|_rYN#`@VUoA
z8-&vWQT)&39PERDsesQazJ@I*^GA8+v+d&Rkwd7Xzj&AteSrYqQ^)lf9}{Uh2;&p9
z+n`F}<-RmNiPP*w*e{K*LZ()ncL(gac|g-D=JR3U^L>fqVP)H4E@hd%($3!uo8Yz3
zg~#Jx`h|A>{nTuy<`mkjw{!UjQ1BW2OAFkM$V~qG3Sx71-afw-d=Em&ZcOKl7KMzk
z?aWsJ9xJ9<&8%P=!X?IcK${}!Wzy3%>0<@k(4-W7mC>PydYMdgO_o~0p)`366DXro
z5%n@z>YD7cf^%uYMrL#?qFyFfBk0uE#+4v#UPq5+^eke8Y@STnpiOtt#yEF4q=*r+
z`CG~+WCh=#O;b$PjDAIokWB-OjZ;<wEBG^Q{>my3Dq@6e_*jr*gU%^|P%;+1oiVtG
z5wLk2EjS86(|=Jbn54-H3~t8o81*ta(KYF41^FaV2_LJ?sEAQ76TXmXa;da}=h37M
zD|1wgdYL@vnmmYWXPWe;$@m!cGI<|CQ{ScNzg@J+!i35=HpU3qgm4%*ZSq;cZ)wAa
z&N8ON7$F-ze&pC-jmjnvO15DVWlWDTLN-UHY%;ANpHnI^&PI-lF+w);Q#R<FDYW?*
zr;&^~F-E|KkD*<Hpxb|E)8tfkPECw@neeSlV}kzU8=EERoPUdA)XU^8*986d98J10
zmy=@D%VeKxg8uuACgW*xT8w&`B=DF~s{i<oX2}_xf6HTxkj-JP%|7&BciPOQ&Dk+V
z$cB$WrTT9?ZF-@jGgihJA)5<RHt4_8X!ADv_<|TCWb?<A4f^jY+VDh_u{OpC+b&tc
zS$&BP)e=5Tov}ejWyxPztIKr&mVD3huhOwrvH;UP<60e6C5LfLZq)Hpauajesw1VO
z7w5(u?lHl03LmjDgOQKsBV59Fq%-a*q#o6#$xPP-<Ha{GOZZhaV@DzNGC9vRImim0
zLX)$3U_Dw$y-fISr77q|E4Y~^N#^oYA@wrhYnG;;@5X$8gf@R*Tb?guglzud+B^uG
z4{7r*E4-_a5wa=FQ9dD@FESvMe8G0VTF405^l@$QPHV7?HviyQyj92u+3@vCQy;t!
z8myqrg{<?tg^ZBR*$A3uVc7ZjS4mq|`LBi4%j5>v1f#y5CP(s=vbT_WjCvvK|CP6^
z_&TP^b1pstnBYDR{&$7cE6<-?lh3T+-)ZtPXT(p1)XSuKuI1GJFX$=0p;>$sOY+%;
zjFC|?WrWjjHyS-cqmW(57#Z<(Os5~vpL~|A_)a!5%PwRLJ}~=m;^x}wm*PdNOG8_y
z)#AVK#Ma0a%~|#VH^+U=tl-Ve@p1Nk6FbHj<ajtw35Bj`&MaSe)9hv%J}#Wm%#JYz
zX`(DAo)Sl}7NxchlHwCs<rcP%pyFF;+{V^nQp`7kGTPcYhKiSSoXcz-D8)as|2x{=
z&zq(AImJ0A^s$0-AQb<BMqN-I1k`3RE7vvEYMvYU*q9mDeK`D?#Q1&bVaFJOzNQTy
zAu~2ht>6>1S;>0$v}25r%|8)z%Eq95LZjz6zYnovjFC|sH(DJd41WU%#p~F{L+u!2
zWW*OT9V5)}t~6@E;`-Y$#>nWnlo5uXuWA-IWm5;(F~-Q~!juvE<1`vQ%rnnnc8oFT
zk2nYTaCdafEZ}RGZhzdtB-?q`7;48DfqeOS{Gn@u{^0AF#U;#km>pw;Z1`ANsy}|9
z(MvQMX~!5Nqw<sy`lA_y;w~KI3OmLa8I4I9p+5%F=v`LnC_Ba&8J(0eLVwJp(c2vB
zv386xGTNLnLVsL9qs^Rg6YLmc&>zRJqbJsx;kyuH`U6QGVUm9A=V^9~5z3dZRJt}F
z(q<y3d9@v51Z;Q>ScrShray2~6s!Efh>j>SX4^%KQAT_gEoH<PFN^sUe#QxQj4?3c
zY^?Gcji%9h4&y>Q#u(d9*ykf>`v^K}!|iPT!)EjOuhM?V&K{c2usx#1eUygf@$;k{
zdwcAqAEE?%c>Y^NMa#)B%eo2rvDimqZ#e~;2Gm@ReFHV{gE%6Onm4e&Ld}BN^Pp=;
zT^N<%n}fJyrkJpQ#(%rDQ@6trZiz_y_Eg>4<TLEnt*xosQ81~%-on(aov9m_7GI2=
zHSCb}6f)xdw@uWbh8-GE!#4r%qXsqXkVg%D3cW#%sbPnP)HTCdtuc1gkfLSh+ASja
znf^#&WK3GFU18^7j`&KkhWw#W;u~Tk%O5#7vsY%%%)yw}0mX#z)u5$CO<DukGJq#Z
z{SiLy9#)c|lO#QAXJ$G%*f7h;u9IP=Z4b_;KC3yh>zHX-+4*(saeuM40zEKJ4Ok%V
z-R0Z<h&SV07>3=N(lF0h1Z#`VZ)mkb{R$e|t+Jd#@irK%-Y8{>I<qoS6>6Hmyke=+
zWYJi)l-NX#lvwCZk8go2k@*&PbsA&x?UTjcY6@TPkwY`thp4I2H){<$e({f+0Giv}
zbPo>35@lfq#K|I2X7|Z*JE>JxuAOK1O}n(eDX}!@={_G?(xQ$c?e6{<@0Q3j)pb5c
z$H`%S(ePQP8X_%tY5~c^4B;Z6&W4YE{DL!*pb3{GAIYzpo(&%l#?@tpRb$P!N-pws
zZm}81fEC9cg2pH)lwr@Z7FwN3Yh(t6*)XNyztYJj%gH9;OJ&4#5jUOmCK>+WOp5w(
zV-<Z?Io(xQhhn#_F$00aogn_Fwi1L6#%@~^3CH57R5SuSoZMc*fx&PANmGPlK%EVT
z6>_7e6=PCgFR=+Us_+_Bq`J~J(Pc2nMElwFjD7o>q@sP^Xwx%wqS*^LbMn72WIwPR
z_9^;-V3+u<g{N(1pueNXf6vww;W&2N8bx$B!HI-pp6a1esMtfC4(`UD;l@eg-RjfR
zqom(5?-$$u#MuD97_#cvZD*D8Uv%<qO+9$xyqdW)@B~GiUa{xLTQBL+z0JfKa~8%I
z%>C81*YR+PXU%o3wmxz8<f+wsY~z0-@A)Ur|1akIJ6bQ^<GS^Kb+LHkN*2%2V37tq
zM}$!?t2R%e;1_(YA>Ymp`tu90>O+H|e^@Z1ESQ#7f)xjg(jr(v9xH`~{qwQbX(?lJ
zS_Cr+5#QXz=CnrKl6bJ7G#DuhHfj-!IB{IJxDj+ku*4$KkeDLJ5bJ1z!L*W~pNl?X
z$%@=EAG{wU<ksf}%Tu8Vs*qVg8QC-phEcBqWQUx42gAj|jD*Ra>mTO~cM5fuPOhy2
zi)@5d)|wg1Mvy`YG^sdMul?#1Kz)AYU@{)__Z!oxSp8x8WGsJCGk;{4PL<s{8Bf2C
z>-oWRrd2I5{^vV&?m-8@`>XMkR>~Q>v&_cWs+lvY7tF830|fP^=vv;h`+kdW&`CP{
zq0>)#WvBAaT`N!M0&nkiR^%|NZ+PvPedP(Ay46{YgR{odx=Pfpj{kCR1}x}+6+7x_
zVdeChORA<-I@QMGV~$I9Pp6q4^X6Q`6$#ie&hj4~(~+IJ9bnxFz41S={D-$fa3b&Y
zl(XPR-KhH4|G+vVvp638F(v+gxDJTc<EUNc!`mm$)MC52;DA~C!y9d80{XL(9<}RV
z5~QAK)E$$}ETh2XBs?n{XrT}tH9P=$q+yzwH5CqAKg45bj<DJ#DC*4g%3oYh#5)~T
znzwb`arE)1I$*&OuMw&!E3IMSEJ9Mpq`PCGbxFKYoQ~*SugV-Uraf-^(7!$Kkdfue
z`=6Q2N$J2m*v+*|pm>YmdCl8)6tI7RI>%L1O`SQ<<d5Uk8MR+pH)X#9Oq0F3&fU}v
zW_=a4#c9|9i>=f%X>{&kz4ptsj%<35MxORLjjOD5mTRd!oY^9--QvxUW4_;jm=We7
z@E=*&<<}Q<@r<T-bj?XIwNOjls$l?X*KJ9)qfY(JIAVE}{Z?`D=3@o|?eX*w23I3d
z?;<a?2Ns{e^5(@8fHS%4UFoH=-UVK;Sdp1hPQv<Dd#U7yi#h7uR`xR|-`}$COFeUE
z|H<ui5>G+SvM}`|ai?4NI?Z)v7e6h%ormMmjG#wn&RnV0W;_w>X&qbpUq4`6>btB^
zO=|0m3&A?8&m1@&oUHpVNu$+hYWto>T9u}@lW|BmYn^bQ>n>6A%bjE{d{XPzcpB?;
zi?@ClQyyNww#E%ETq>#-4dr4q9Hn{|y782PnV}=xEaY<Fk~duFh6~HozqpOJdN?s2
zaQK@scP@F{WpL00^NEMWaGYgpym@eR%>h&QL#WPDIOttxHJjhM0*-sK!0h44+xbW`
zS=26!RNv%ruIvt2Gv}Ab(tI}ms|9s_IVmgV?FiFxPHmkvc<M>YE52V|nWvrv?s3Uu
zu%2jB+;3RV$2|k_)rxu+_whEvxeCXD;eKT4@b!E&az?wW0Huy4UX9nT2ZXxTxg2N1
zaXr9kG{-Do<gCwRE^@3&Or3f7<i#pU)0}mjs+^ZK>S?iidceuUS!%DILExF?x349{
zg}%({N^@pUp2fF7@L1l$>3GI%z<`6}t+@c+XmhUt>yO3z)y$3$nmwgz+BB?~gf;i3
zR?VM}FHi9v9XgkH>e1nZu2{zIxVbfL{<G`l@s1gu&G4)l6!+X-;oX%w>i`Xi#8%+;
zpVx+WWa`)qj1;X1otxIL9U^`w>j2?r2G3S|SBXme9A(~3sx`npQ_seAg1j5o1@dlw
z^Mrh@#*aH}-tE7>4iImz)oxrDC<>9cv^YLox2LUSjzu2Y!z0&wH1Kvx>4N>W{NA{q
zVI>Y5Y-}-a{c>(_4F>#HX^7uX4Do8L@fF#E#EroA(svPih)MAX@o4c_ah7<3xKun_
zJYU=>ULoErJ|I3VzAEw^64raK__fGRqdrS45zEBU;#6_Ih-X<$x{Jll;!Waq(fCe8
z{(B^UB^qCd(09dcO_o1EtPm%Q^Teg%1>zq><KqzN@0ZLqdzhc`VF><J^7mpB+zDlT
zYw;j4DUK1(6xWDXh<Ay97k?C+;1FWIZA9Y>5b|M?j}oiIE5+MH<D(Du#wQ=hHA$G?
zKSkq%53=#O2adv&X8aVfMqDng6|WNS5FZhDiSLPDiatzq=9?!P-*%8YOXg1<jIR)<
zh&7^Fn*s4=Z3fV+%>dq|c;oX8@^t(F$$S=wXNnhzw~G&oFN%K=GjPgb`X(Zu*Pwi`
zI7A#T9w(k8t`s+jH;TqL8uBq~Gk|7o2GFd{02&`?pjn#%Y>pp9S#D?XG|~7dgZ^pB
z#s?YXuO;`zxrFJC6!}sEWwSN|I7{+U@howbxJJB8yiUAFd{+EkEW#<6`Sa;t(yX}v
z8sA>v4bnd^nl%xiZ-^5f?R$#+otpAe@hb6g@vmYwet4r@C(*1K0Qp48o5Tl2<Le6X
zL7Y38u8lZMJV7+Rs}O&W<R`^HiSLVFi2KBBq+z~=VjFR&I9FUNZWCV@e-fMH$1dhG
zNSrC2CmNsah<`xxZqbhq45n)(4i!%jmx&jOmy3^zyTpHpY4`|aehtM^(fBflzQ5#=
z;w14b@gi}%_?F0DSeb82(fA~SJWsOm%?){r<fp_>#avuiFnxD%g1Ah)Ml?QrVE3Bj
zAI0YQKxKO4D;hjrvhfKG`3%Z92b?3WA~9z#mfh9jR_X5$@0R`r$;Kx%((RVKNBmO!
zR!nQ;<j?h+SWc8gJ(`g?XC}l}itnWOKH?DRhl|EnG}0d{d5SnsTp%tN&lWEdFB7j9
zZx-=!Zu$iu7lt?t4Ke);`2#BZjXyV&<ziQnuL)A$N95BRlqZPCi*v<O#AV{;;#K0E
z;&zcwdN99t#1F+!#4p5eL_P&Vdvjd^=1Y!>d<ca7-&X7_b{7v7`-^-cg!bdb$zqkr
zr$ZQTu4}-vC7XAQAoE!f#v9+!pz#?EJ}f<-6Jh*^;$HDf@q5wuiiTYpuSdWPk<XM+
zHol_4wvx-lZemXnAE)M>e>1+YcgGiMlaHAP(Bosx=|^#x(!0K$aoAZtWMb08zK7)A
zvi}eH6iE3K*zZ@MT1Nxk2wYfu-qHWR(lY>GZ*abMa6Gv2c=B%OZnHJVe@p><w{o`q
z?HI?c6?Tr<ui3SS4bynbJsh&Tas0Ur!tS->aXW$$+FZLSkli{k>N)J&ac*%pH;&&^
za0z4eRYY}1%en#;rYY;f{8;}v*xfV;T4&-5S`)W3JaNlBVFazq@kNSHjk=qg2kY%E
zH;jo&KkO`*dbivQ5q8rcXnlwQYR!N)H*OVVZ+_qPbdCY$htqs2zpD^-(;#R?iX1zJ
zxw&yX|9SJv!E-Kg=$IcaaZ>s5yy&Ju&}xbN_(F-hxpB8a;mxlc`SDn1e)#xE<@XT6
zOjC}X8-2L&S$}t99QS8M*Y0ghphd2c;%N7p!fw>)4tSN!6+m~syn?W|etkXd#ic;1
zejgx==FJ1lb~Ezh+;umW$&K_3yY(9EMnK8$^=^J_Kg;xVm(?2c?-1zR&CL&&Np<Wd
zp?>^qaW~hlV~>M+#y#7wy?fueyhnKtWB=>#-uD=0N=v<a-vn>pf4*%{a(MEc<k;ly
zZG*!@i_W^O!n!hfUeha*_FAjdYGIZ5*7(-jT~{Xe@Gbi4ih*|~cUfoiUHr~`7k@e4
z#m~ii`hmtRtD8@<*ZaDimuxiYmOGlPXm3p&IA~Ds*KX|p&g-994>w+!Ot1d4wJLdf
z<MWdKOQt7BCc9S$4vHX;W0Oxdj!f!V?Z5oIWT5-mjXPB{=T4IbC+EiYDP`cGRms80
zqhjA$-t<hz^!25_`lH}&z0I5aS0!)4+x!nD+19b9wY#?kt)bxx>!RdUO)J757KOXz
z*=O7~x#(N^M7wB3^6bWFeJiW9!|wb0w|V`>>UGKYtkYv`!J6a^lg6X&8IwM#UYi_}
z40K)|%dP(Fq>;(oNu6QWKbhBfSIV}NY->EWCm7qDZaLlCR{IWGle9LhO^zP8$MQ91
zKej=ub0-~F9ca8JSyFx6q#?<YN%n@K6;lUZ+<*H^{yHrh9R7UUJIPgO5!+Q^txk@|
zC|+VMZ)|rOSbc6XxB86R`b{c89ef8Dtr#%SZd?BP_+-cm99$9JW#t^S3t!&twVjJE
zO8Q!cyWQD8|Mj-j*I8>Z8V6Umom7!Lc+!;QjpNwLXyYl#2dyU?_pH8Q1oaaKZm|N5
zORDFhhW3V5lfvDKR`|LPKpo%QuZ|z#fN_o^`A}GZnZC=N?e6Rc;X|P!iwK8tzVnB1
z(ysNPa3&5jzgbQ)<wKzc#{TxmsMd$VI$E_r>RKNPeAXL26jtMk%@+>+gd?@qhr(Y_
zs{duETptP*Oz-uf@Bvc0J`{S<Fy%v`4NZsOUtJ#x{B~>mUq#jG^P%t#Vh{A8K(F<#
z4~1`#<FETrI0;qp_)s_qpL1Rx3S17-^`XEQoDcM&z_*GW9|}7WU#|~^2XXE7i#`-8
z(GZUh1>>lo)`tRbIsHd{DBOq~Q$7@GSaz)sh3nB=j}L{TDc1T>*od}xd?>`xgB~9W
z4Or7(^r3Jv3##>@Fbf^$^`Wo;6QtIM!VrwA$A<zJoAmlnxSP=)9}0uAA^$5M3Ug7@
zS|19gziWLctYpo8(T4&n_8;(}upEa(%7?<e9PwHo3eT|G2l!BEjv@R{_)tj0;pp+9
z;A4OOq7Q|i*ofciLtz4kwbqBiOm=Rq4~4#L(|^*3!uiaq)`!A7?2ljcp+Ki99v=!^
z@WkUo;WJjU)`!BaH2y^&3awf0f69jfm+|!YP~bO6uMdTj*ct!Ahr%f=*yBUtEKW6#
z4}}C}j}Hao?7`zhp+9@b<3r&vmgn)IU_6m{d?<9`@#^uR@IGaa4+XA5;`O2M5cBi+
zP#DW@^!QNV<*?U>0#`Zk`cU9;RmX?I4i@0`p}>2<b$lqi%q+b=6dqz8zi%H3T*N2k
zL*ZOBpw@?iIhS~RDDdSSuMdT0?BQSXq3|Y#r`CtUFiw`fuFnK3`V5nLd?-v}&;2$Z
z3S8B|>qCKebiF<l3fLfz4+Xwd>h+;;I*a!BP#DFkd3-3`!}E#9hr+oWWseU9zP;`B
zp>QefJw6n8r@M|1g_mjI^`S6|Is8i>3Vi*qjt>R?tWn2@!dGmC*N4IqCh_`Ec!6il
z|0W*_5Aay?_)y>q5dTRZ3Owtid?*ZIU;UyFg=105f0qvh;{~GDhr*9MFugt$mZOF6
zp|BIRYkDEZXFnebjZx91@z>DlR=h9%*>SU|l~v3&aXda079g9tJ`}bfWnCW%D`->K
zhXTDVqy@H{|ND7W2%<8nw+Fw5MG1fPg;xbe=#9G82%5L<n!&d<!md{Z>Sc0-Yl4^e
zdeKB)6{wfV9M@#27331uB^hWgyed#H6TW@zz7omRt4p?_Lh!0Uy-c<t=+qa_uy3J_
zjhP9r3XG7=>nR)jB>xm`%GjnuiWniApHen>jgc#@lzfVQhgStg$fh|)%P9-*L*_sz
z>BuS%Dq@6exQMl5gU;c~)+JNX|M0572-xt-z8XQ(EW83ejwWwmdcdm!^)gxInsl^+
zC(~pLPBZYTK)p=1x+axY@N$}Pop*Rupk5{~xh4-<!G~!wjV9w`)XU@>1WkQ$$2Q1w
zT}cJobZm?fvT2M1!)X)VpbSGOIf3IaCB_KZ9FnquSB3VpS<e2O9%F=TxX`te4_*)F
zD%d3h**C|<7$KXpQa0$E1+?kL&Y2Tq1Z?;o=Jg1={dXBn&SmG+#Hg3av#tsH?>?Hy
zs{-{h+3T91|F~34Nk8UtQjB_;<l<K^QxN*kMz~};O-_qZFOzNvruwgxHdk|QEsrrm
zHe5g^)qh;&x`a!w!K(rzWOHiD2K_gSHfLb~;8lSUvbi#4gZ|^H)+IaG#}~vHA)Cij
zHt4@QX>$$7b8U<fc)vc0%Px3Ta1Pay2CT=1BIl?q$>r?0TnAuDIr;%!6`W(OWCsod
zcvWzYs*;Ov8iH2^=lChPo4vACM@q?AoEvwz$Hd*J;W*rBGu;TU3S7Lp<V|LFPa*ZF
zHcd`;O)y@^)1)n1wxf`GnOyFg9E4YhX|k4+=g~syW%96V@}d>IohH2H1+NO!%j5$D
z%~;T@!Yj1-gl&1gkP)&;#~m_b^B`=#qfI-G#jZj|$fkp9L$3-&5K4HOgI5Jc$c8T;
zntbS0p)YL)vaGiX86lg6t_{5^Ory<2*7@B+M#zQ>=a~M(u&<!WVrKK#Lh5C5pKF3q
zzlkPS^QhTdNIgcqigo+S+f|>s3FcbCx0v94PKECZsaKv2aP!X;`<WHoM-#j+ORoyl
z%Y;i<J1s;{l|U%If+fML0%K$}E@gz%?_o5`Vt2x;0%K%!s%wNN6@s&9WU~eEs=ye$
zA)d{N3$F@JzZ5^jEZ|kaIjt7A;3S7v1<zUbMK?!!RoKBC^Vn_hs=yfJ=z3LfL~~~G
z<L6t`9;W${X^i6ncvWBw()8gW0<Q`ZH?S7)s^A<X#XDF4yec>!Va4Cj7+w{e!=#wM
zsnM%~a|{(9$#I5P1?R(~n5!PrtAgkAW=*O#eXQUz2*r<ckl<B;F{sV6>>_woP^)=v
zd<-#W(Dvc*XOapgfma1aps#83v1_x`3cf}gu2@H}3XG6VHVz%9CopI~(uh8j=v9F+
zGU}W%!tghTP&}D!gjWT|$Y^ZJ2s1oMqlqjIUKJQ4qf=5w82;mFbSUc$uL_Kj(UmD9
z^v7x%J<l@_yecpT{lTYU=vBcP9rIcH3S!*;c#KIN<5>e<6&Qhh`FZ@EYlHsym^Nk1
z7G4z?Asa4Mo$8M)2*qE}2woK!BcuK)BlHKCu`b3K8?OqCk<pBl5&GjO8u1}0dR1VI
zjLu6Lp+8Qhk#S@MuL_Kj(d{WC^v4x6dXtj~UKJRF{@~L%^s3;Q;atqe^aqk~q3Ytv
z>}PmYV1)7w<41efhKu|ZU(0C@uL_KS4ZoOmK+yCDZj%PNa&>VPjo?**G0LdIYt)ZM
zQ#fPcRe>=u;%r>(HR2jS#UFAQ;Z=b#^s2yzx$L`nmj(|^@E<mN8h*kl-GuDy?YYKh
z!iW}^Bb|MZ@i)*LCj1Sy#aw=x-)p=iOon_6b##br-&e2~g`W+X7b-3JpppGRCjE$A
z3z@~V!b?u}jtpKVKMj#z)LQ-x9c(|C{S?AIQJ*f@ThiO2{a}o`xsYdIZw1E(4;ibw
zAl*#OanR(@W*;Q}j189zbS7!fa~if2nl`xQY`4L!=TcLh6LMJ{xMVO5t1%6$f(ak$
za~d|^G;Ag0v#B!;TVNV?E99H7J2hTp>hdz==czL_USw(<K;?gijx}D?g7u@PtIpV2
z<3+8h;SXz5s9}dJHXU*^M1KBSt?g^@-)`eH;uC}iaI~BTv~9?>714mZG0E(9rm{;B
zeKK~Z0qu>B7q?eXXByDKG~j8-k7IWl&@uZaWc@eDA5mu-&@o1xagc`W*?@9m)eTZ7
zYS4i49NLV7G}_pp0i7cJ%EK$L#n@4=f4iN)@1g&8JK=h*7@RM+6RqlTMbY{f{9AA$
zVZ+?S`S4Uj{=`i83uLJiE+w}(;c}qPhJz44-;N|`Qokz(T!z7j-nUXlwXPVTG#j&q
zF9d=)A!yY2$IM;j2ouIX9>(4+4xtRYZH*>|Vh`e%=S5ZtgTt|hAi@(y*CPI;&FfWE
ziKsTg@x*bCmN?1Lo(WuHf@AUDvxN~Z!j8rhmzm%Mg0)Yh<Bm=(HX~SPi$f~Gj#Pw`
z>S%(y-#Xde>}C;mvPjseOnCZrwm86!qT>mY&GT8EH<PQe+tyLUTI_yn(P^6*a9VK`
zLT1BBTpPQK8Ih-8M-N^AICUG1P-^2qaH5d-++>*EKCQSDE+uz5Vb-e7=4mxe>YpgM
zVngv2gllx*MB&#*%npJ^o{0hpTWjo{v7;TtW7t_~lJ-7p%?QBVY}>pp&=oQUg`lBr
zjdShOV4t@CDA;XbL}PXwx!NQe%St)vQ`02?74pM&p#A9kp?2&?)8b!lHq-aUZd*qa
zhnipoQDK4;2<C$>B&M0*cw)MvB~CNJ3B)oJtRT)a!SS3V&cIg?w;Aox#2qGBK{ypY
z8llwoOEV)67U=v^@)IZABb7*j2#BsHXj1>oC@@A9gllx*%sAE<jUs5Y-^^eErA9rH
zaH>;hE|>>w-Z3Ue6EvxB_!~jbEI9Zq%t<l^A+wneXoOso@d!Khsc;N_`F~eLv4d~`
z6FhanZ4NQd(bfP9OmHOOOuGpLhYsCH+-!mqiLH*7c)<iG5U)5|;w=-LNI1<n3L&$#
z$A6Bi^8sN3rWp+FbVPHmQ_z6T<W^t&GF<5TtwWHd@85oCX3dY|U88uF-esHEBVOkP
zwu!$_KQwr63TLv)X;srFFPycYa>0r7jCU9eDPQ8lTc&UogAZoB#CN<CN|`_l3nYX-
zU|BU)Sf$A^nLT+yH9|OO`0|w`d^%B@`Y+wkbg+Yg{QUfe`S3*JKhX|GW(Nau8)MVU
zOrF0he75*U$DvLHo70I)T6r)p&ELun=KIISgPHMQT469``2xN)fAg|nTNBC;=8(-C
z5q@JFDT9y=Ji|CjCv9^q7{om6V4-8wnrPujZUN1MB{DLxrH)vn;uDHZ6|Umk0^GE&
zoM-ZiIdx=PjKbe09&E!H|4H#w#!jpJ<LzL&iE3FJm2YzKkF{%)2aF9eWM9D(Pg<v7
zJ{p$YJ6PO2nB5Gj=E34LJ06Ud1@rp`qeVs&g-L#=U=+@E(AC+HN>kRQkeZgoja^fO
zGmvEw?aP>Jev4psp^59xTsy>rt%fk;R!+vPOoBcp%ScHuyQwjaq~!<8V44B1KxMG7
z{RO?_czem~6zFTqOb=&voP^nN5++24cs$sg-DUe1jSJ?qiU%VdQj><WBvcU0Olyy6
z!47DJ0@wj;PexkDRJ)7OdZ#^XcSf31JzAixaWvLgyKQw-r`p%sw9?7I+dgK1mc`LD
zWKhnQm1z{aI1>(~nbGu5LuxZnMeblW*X*^aMk9%`-!>neIn^mugqfcQOmWRXCwq4q
zn#qP*xmlRmlUDCsb7m~Y#MIjiLA$cJz2B(ahau!a&7+!Lq0E6C>2AgdNBLsRRDY}9
z@n94Gi5$d93}H-j{4>$%{zeQP=N#{$0)MWZZ@fSmy8_yUFnbGGUvon6SL2xQ$I!_T
z^Pmp+tKz}7PtmRfLtv+MHe(-4&E*)3@{kXY0w&0iMMl~oLEKG<2N8$kEAGsII7?!4
z)4BwU4fBIdoDM7?U_~^OQS+eDrV=%G`YO$TyiP3shVE!5oMSnyR@PBo<sQnIz)nx2
zMYg}V%sD*vb7R2Q*KwZR-!sH7IE=vivHvR$r+DV~zAM0&=6{<LsyZ$Z_J67V|0|DE
z|3SZC_>8SnbG%CbZy!~&=1yMFVe*ujhs>WleL);A`PWRXJ_Pe*QTO>BX2(0sn6`Lw
z&GZhP;~kFd67Mj5&fE@g@-TBMlFXVp87@d>KskNkoT&?D&YjZ%4u#11&~Zu3l<fHa
zSUhd=i59$w!5K*Z6Fbj?r-hoT`MB8mx4$amN5(rfe{cS(_CIgXnU?Fw<o|9TR+x{Y
z=-k72EOXoR|FAEs14bGiQ9L7Uyd$NKVK?UY@9D~^a-Gxvza3sVt}*`~aCk-cS9mQF
zb9?{mG5Opv*I)mwey{%R?P_ZE<Qn$`L0@T(|EPto!>oUMyQ*4L>xlMu>+S0I>e>q5
zV&GRUX*~RzTV%gqKUe(K#NBuow~i01L6OoG>F0)5hE}Bwi1euQPA%{B{*vvGNO>LG
zEwJq$DL6BDR^V*^Ilc?*!L|7w2HSq^VDLNfk%fn7JR5FVdNw><WZp}yRk^qP9SwbC
z)lHvPYl@H`zeRet1AS&?c%xyTwVxc>PtMs-=I<@Fn}0u#UjF@R=f@8p{7r+uQgQ6P
zKD0Q#^r3aA;yH$SeA|1!YcPCmt;eMnzq;>dXdE6Mpu?p)e`~>S186E+>%((w_%p;4
zHHM8zJlWWSM3c=g6fo+dc>ZL<bV>0Dkv~;Y&);guS>g%eQt@o@d~u_Ag?O|0fXD}I
znBS`+e?+0YSNvLJ$5L<nS%4*yjh`*Z#?KaL{A_{q6>t1eKsJ81z|GPdKU<KEpDob%
z*#eE9E$}PZ89!T)jh`*h_}K!DpDmD&<gi}G&lYI>Y=Oql7HIrzfyU1kX#8w}#?KaL
z{A_{7&lYI>Y=Oql7T6kh{h7b<vjrMITcGi?1)iyR<7W%<6_SmgEy#StjOmS^EztPc
z0*#+7(D>N`jh`*h_}K!haJVwvm7?*p1=;x70*#+7(D>N`jh`*h_}K!DpDob%*#f8F
z@MeB|SCU*Vt`)Bm?+_mmcZu(bUy8WrY4S0Cwvb<mWaDQGa(~Ij&lcn<l8v7&$i~kW
zX#8w}#?KaL{A_{7&lYI>Y=Oql7HIrzfyU1kX#8w}#?KaL{A_{7&lZ@0haA}6CSqIh
zU~z~zUOY}bNn9yz5N{NXpDpBT{A_{7&lYI>Y=Oql7HIrzfyU1kX#8w}#?KaL{A_{7
z&lYI>Y=Oql7HIrzfyU1kX#8w}GjMukyNsVL(D>N`&ywEw*@A5RY=Oql7I>ZFjh`*Z
z#?KbW<#d=|nK)A9qJGq0D&8mlMfBrD$9OKPLmnZ{5!Z-!ihS3ZcK;Nc;W0tV1H>8P
zDsij$lK8b4#m5KJ^%5(^GsNq}XT{gWkHl|8KhDL>Cs%AHb`X1s$BL(mTf`^DzljZS
zPG^2y#IfSZ;^pGQ;)~*!Vnd{5`kvyk;u+#v@k;SF@lWC&F&!VD%qJ$c61$6o#L?nZ
zu|~X9yjFZh+$-ke;(+=05RVa;i`R*FiEoHMi-`g!{o&$lajkf__=Nb07{Ldr>0fc2
zc&d25X#8p6(bDyl!9S3gJJ%_GoA{9QkBLu9|BB?-#J8pYSn{Xh7t;SInHM1}hwF`z
z`C^Pje;I#U&>MeSV0-Bgl3g!xusBSdAXbXgN#r+&#HCn`xJdEK6n}xZUiv?XS4n@1
zWUfKR`rak|!;&8tpOOAgl3y3!k^Zle|1SPh+$Uz^;acXOE5^lAu^ox_bRqE>bCB3e
z@%<Ekq&QysW5ub`&yidsE|z||<g>+9(qAHZgSc7x8zpZQ?-w5uUl4bR?}{IYxNI`>
zj#u5Be>mOM`n!T0lUyX0imk=oVqftv@d$CUSS8L9=ZR;FE5$Y9#p1Q%jpEbd^WrPw
zYvTLjN8;Dwcj7+L&+9g{FGGxo4aLS{Tr3s&P&d;ZA`TP}7mpN2iG1Lj_U1YhJW29t
z;#uOk;#%<%k&lNn{k`HN;uGQvB3+Nr?sf5P@k8+wkq?*C&d=*nFjH(GHWKMWit&8n
zoX2ek(fCJ$Z2Y5v{iGix8oy`I^D$MX<KyV$OwnBbLS7)5kES!;TnB>}OI|PXF?GiO
zQM^~&A@Y%R#=k1QBfckoBJLIWI6LjbVgoT>G}qIJZz`D&yVJh6I8Z!XJW?Db@=<u&
z&l33pF6AZSQt=Ft&&f0XHt}xpKJgLp3GsRHCGj=!Es<UbnBPa@Uhzxudyy_<Xcyph
zI~W!li20)V9)S3!l3R%8dja(2lDmq0xS!`m^F0APQt~Kqg2>nWX*WYWUgXpN)Sn@)
z6fY3@CII8F7jG5+DDtfU#`DD=@)hwlk#7i4&*h@YZ^a)(zAZp~o@l<GAY3e&?+!4&
zr^q!&DGw6)CIRJ%;xw^Z<ZA_tUng!5FBh*7ZxC-2?-aSVG1Jo*0{MjajQEoHC-E(D
zxA>9xH_?1gLik(BKZ$%vn)!#tED<pNIdK_i;?3s+=0RNNRlw-colbfZ@#b>{H0f|&
z!DW&;zYOJZiE@r(|1%$!<Hq9}&g75yzO;utQ2Ck95y<Z6$ba2`BJZEn??92uTKqx`
z?xp<Ow<3nbZ1`v~TPys>*H7F_bGELc3)ika6by4taiiU*Cgl9%9O9P5?zM|U*lA*%
zf3Dr6{p{$sa7#UQr^(KZx(IXdZ@3<EH<rbX?<HU=nz=`LbT70E-%DwVsmg~dO*?t*
z;-*2+TH3^_*SF%P{p_B^MOC5Ocu(AA2z$$&I0)xi*s)v`pDOnzPZ|WR_ez{s6&U8`
z*6BKgz4@Joi?cX%%#X*V+m0OwyJ--#@)C|6!`$4sdlB~LcQf)UhmQH->uM@Lj**)N
zL8~+J<9!i#bK{<a!kgb)$dAW8^UJ~R*6%HZnTBO?yQ?kEqqtUgH^y=QNObK6_o&|o
zBd-nJIv{901iOnE(8hAPeU9B*zpp**EkK-GKfK?-IX{nSxQ*`l+k7xCgWWQuWt;K!
z%;c8?vP}0FLJ&6*oYxOb82{Y5<LgKryV9Zf{^CY@>^k=7*~7S0)W2Wz!Px1bo?Xk0
z?XUY_Y~SD1D&>Q*F<SHaHhS=*4@SSWd)vC(a##1S9$sy&NMD<CiGTHk6_+LZ4zhMm
zdN*Um5i8d9w{}i=_cHt+_pa4CvC}HG6SodKtZDfZ8<JMX!kz!LnsD5kuTSp#$Itsl
zC5I2R+F36RdUsUv%{no5ViV%*KIKomH_+<%{!0Urw0m{;n^xMoaF@usoQ>%l!s`Yk
zLu)hES|yJp3+-^12J3ulv)6_;S|v@ZE31oGPNJt3{sT+Gk19K_*`2-7?lr#u_<p{P
z*=y}Cnd{Ovgg0K4oH{UTot0RhY-bHiu206RCs%jI5HXeA&Hvb-LEpSIENPXtuAW(|
z@9Ka2szKkp=HF<w8@_V@>K<6<+xVsxM7`{F=^NK4t;DlQ3p#7Vy8cx=CnQ;;(8gns
zzg0RoS#D)LeQvU+DZ^)FTFl#&hkOSP+WS&qBVKt;hBw-OSf6}<;J>!NYS7--(l*$p
z9rn85M*oIQNo(W#1MM!>x()pwcrATnWJ9=1`Z_x?q5r1j?tvF2GdDKa;9D2kI2Ga0
zx~z@ibr}d}pf}OSJCFS+d*jZe6}Q`!?8J*#iE_)Sr`5XoOIAF#JFsyR>h$<WK9s~h
zT-QImD`UM?60ROxZ6%z(?ywU*jqw`(Q83=Oe|{aWkOPys8;_~>Z=5*5YX8|zww$Fn
z>0a0w?v{Od#_n*pHdeT2-8>)KX?MS~{}(U)=_4z#C3!>guw=&NA=IF}`h@C&>M_;j
zPxv3Xum86%g*T+FpN7}Z&%?NGPd2r(){VtzY)QIyNCC^u{l9%JwDDduE_PyCa#%8Z
z-H#voQQPZ2;;geeS}#5Jp`F-}yyiokIr>b%`3WB{*aCJJ9Ftk?aU#FRDC+)$pUBq`
z1wWDbgfI9#PAmTFkk;3;@etVhd?CJE><a|LxE}I1XZXm*(-;#7Jq;E7LH-k`3;2Uv
zgjBWuAdiBHpVz_g0m+}1{9IZVE+5A+X*lo@W1ho5xO}_=s$gI{{-*_yzwM9XbPbn}
zBbn@HM%I{c=slE2mygS!3kQPN`msW+mCi3SaQXOWDARkx0xln^w=!@<S^Q?5xeNjP
z#1;--oz8F2*>uAlye4!a)V_q3-H9387<}J|0n5J()q=}MCiP#<xLXUaMO-8h3>*U;
zI;#fS1`PXK!4@tbry)M49Tc%p$MBnAHow}z<s-u=Be(K+cyUyTf$X)YCR{!`6$odS
z8?nF<v$C&3_2BZ+5p!}Ymsp`LneUp63eZst5z3f}e_voXZ9~~RkOf^n@`dZ{Z<#^Q
z^i=yO9xO4C9iiAuVmNy-E81IPRyMt+z~!R~&pwJ(J5*vpHh*{u^^q9M-p8!^N-WA=
z#kBn-#;v@@=oRDg@fFx*@5I=`<s-xF^{<%o&~%Fa#4<bkXGRY<4TJ2<o`6XJmyc|y
zKXInd${2&t9$1?uH?#8S>A<*rEJq8R{ysL3VdfrTt18o+W(4qrKE%oC-A!ybn-zo0
zM|PG!vBE~DGUE*Xe8pWQ1Or1M<l8ytplWpaNLQiRxoqU3T!vXtKC8LdEeJVr*5zzK
zc69mp6^wH$=UJh<@{}OAvc?MC?aqYU%EeY_yQFaTEY|Cu^n(CjA}f0+i@H~0B)4+P
zbSrdU?r>9bPWDt9-><Z>>`XTCQPWGlL{auNjD5U#EvoKI#IyN}7+gL+V8qhwrL6Tc
z+3y*#b@t215-uNqGGhB&tj}eIUQj{h5Yd1a)qoxl(Sn^Sw|Dj>%<AP_Kj2IB&2B~U
zm0Wg<FEJpuau%|BRap(phNob<d~}9oX!cX+Cb)d$C7>@cBD*_d-^nxIf)k^&AEo$S
z)?hTuml&7L3)#?~2#;W2Vq*3v7W9E8+cc}dW~NNq(EQ_UX*ibusK>bQyL1CaHQIw_
zIxZjCJJI>fcZyGyvZ5cbGvM-Zp=m-O`Yq#U_zE0396gH#!{wtRXGPO#50{TlqjI7<
z*(kVt+=?qHU!ov-Fzw;;(TOjQK7~T*^6@bf-!=LM)5GPX6W=2`okInekLJg&MDOTN
zXarq8I;WDp(OJwNE*~BHfzh5!zu1jGJQ`(sxO}AhE?;73)ObII%SXq4L^PA-pW;hr
z=lBw%qsC?BW?$%BV?Qp+<BBdHc_{f4Px+!7SO8o;@)+?ap7TXdr{a2F)?TFWC*BH1
zjSon;d@M&({fXVdXgdxaTt5C_EIx(vr~nTIXOQkj1w4afL{<()(@>{i;4&B#*v~-2
z3F<MW${o)~jS<sv+SVE&{l`$4vp;8{Ihb+!;BlF7Wz_Btc4ITU$ucx1b^%ftmydH{
z5jE#-xO}95V?6pMThr234+f%lu>ElPs2PD0+3;Y1*~g|KU*qzTzG0(N@sBPaDKM+%
z>|D5fbmX+?Nhp{uAI)cNBFoBPfPNuW?Z!Jp%Y2~-x-r^;SuOX)mcfEq-NK}2`0|`_
z3`EaogW&R!#=b;2I)}AB%NOOxgfCGV{gkza%SUG(93Gv?{NVDj#^g65ItZl8$CFJ}
z$3?4X50{V50aqQpm*uT=<#|z_rReg}iC+@sO(nW~Y-+}QnH^<Q=<>15C|20fO6CBU
zkF0?|afKbdi53?+S@;uM?C2_%x!P6SY)9i%tZ@~0+R;PUfpGcAQvHeh?dWJ)z~!T(
zc+8G&r3G9*I;A{kTN%f|mbEf{+Srj<DI<p*`A}DmT8%#st@njyLJ>WNeF~S46xiqI
zv(NtEi=AlXC2-7!(kYm%imi-gXb}%2$xS{Fo#yjzg`$vW9lCtv;1-_BzJkj~mg<zh
z!%Y;k()e>e-c_Qi$mVIl%x+AuXAlkscp@mW_fpR`Lc`y~gMs((KZA2HBSRJNS;Ysl
z1#tPuGar2K3}C@<`4}^zFA!*lcwCRsZ+25YZcyv;aSC#2HVJl1;~mkZRvfZr$M0bR
zt9Tw%botmFTH9{!Buign`)`6Gel|?4W|zQbX|qGoMW;1OBH5|UT0wnEGv3}jx!G=L
zPO?HVAbpt~r1QSeUlEgjxt-S$LgR4y_i*o+iD6iZilzTE7&!;YISlE@IQ>Ug_C-I3
zKK&=W$O&U#B7nZ2dz?@{Ix79=VDNDW4bl)-Vn2w=*j=)0){-0V%yYBpVLIVwuXIf?
z+y}~@*c1Dx>y|hIx)UJJ#9lgYFg&&#6k&0XLcR%mi#O2@yNA)uM!8&irUksPS$0pO
zdmQrB)MXo8Bc|oYAAeG4F$?Xp4>orFP@!z>E#@0tly+C4xtC#Y!FxkCe$<EV8^}CU
zw;YRqcCRApTI@05mJIXbt|9i8NP_roCZ7Fh_r~`}xEw;<80;<Bm-Zn>cN64`vA3$A
zZl#^gUMxczetl?7H#;lseCozQP8ywMud+?rFq-u>RIM7L@=!KlAs0ir3VW+dS&3D4
zl*&C&(1&PiIKo+FmrykaH}1M(Z<UMEp=?3rE=*^BMz%hlsxqqDq3l-JThF4Z6IEj%
z9zpeXmV2HZ;mBTt{Yva@#=~MHMvnfW+u9?1i|~J>Zvp;S_;BpBTcG%Q;xLKw(T{jB
z5&zrUHh(+Vg6bjL|AKFx26&caa6Z1q<XiqoZ`=n9HA3Lv%wEBsMjwvanVAqXduG}&
zOV4&<Au?5lZ4b_;KC`(sIKLw*mX%+}9t*S8I*jRoszz8KW`9fA<GR%N)A8h=3;VEB
z+~9oL=cPREs0R5B&C@Fd4eeH0PT81M%<KOK-#h{P&`kEX)4%MvlDeL92IuG6d3N8l
zOZsOqHWBo6pZx8V*5hxd1#}!VGc2-e>D6IAN;Kmtlh(@0t7~)aavSrhlNr{wE0^Q-
z-i$T<F%s?E2+Y1Rt4~(%taJKCoKi7qx#7%#-SO7KJD~K|LgqN(Qj+I4zjZ24ko#}E
z@n>5jh`0%kBFs;f)|$}>9<bpKA5x4Y_zS1w$b+HJu_J<D`uaV5?4KR(S8E~Hina(Q
zu?JCbS|Y$8e`@wyYwldiz*E@a?1RWa8Ai{qvAtbkI0B<xfq^;LZEFlsWAqD`Y+j83
zYip9b)mD*i)lD3Vue0Hfxv3tUcCczpN+&aJ7Ers%_wzl2qEKaLvr{3;M&d1x`zctX
zh&?7an%L_EdGmu`UH#UA@a8569Bc&i3Ikk0$F?RAb4+jy!QF46xeT1*=;`WhhY3z#
zxAEt8BqZ2_@T0@7+2jO?>#=9TR}h>lt=Yabt!Oh9+_RxH8pQN))Z6z{C&HVl;^$fe
zYt79|(_DK*pgCqkRZuMdm%ywmcJ%x9rEV>Zz<Tgb2zr-b>2P%vHdSHf(3`xRe?Dlq
zWA1S?1(-l8Wb{s<wCn+ygQ+oPkb_5_=BNqoD0RtZ2DUo-hX7}&#t@$x?HGcihPvOj
zlmU(#9QiZ?IC2=0+96~~9KmHKV$DTM8Q>yxn6d<SGlmRY<>)zvTTO5ju>(8Gx@f68
zphl=2(lPAJCrm$$A$DQUuojvj?TZnm%smUbHBdMMO3m)NS_~U!_t)6bR|I#{DGcy<
z_Y4IzkWshP$c9<K^-I%A%<;#n)M_X_gB=+VEZvN;TMbXfHjIAh$Y7b=kQ|$1_Zx=A
zIhZgkCYk47Q-pbv!`YGGagN^Iw3LBQu|rQd=T_)FN$UxgK-V5Sj&kBW6C6ie;An}h
zj+Xer4Dxt_V+&7Jgma*dAC4eL7TVeY9?yPc<!oy#;f%>R<fV-V5F^s85$ggY*Ez=s
z;%tl*E@_a?-AWL62z!QgIe$zw+e7%zu1~X$S{E3*F5nJ>4~~l1hn$LT+zSY2n35b@
zx9V;@>p#yE&qnZOnH%p`-&?+^gy)}ATjzfhfOVj!Ch}erKGl%*LZ`C|&Ka+QD8e4H
z)?BufKEEim$Ih_<*vS~_`<ISJpawg$C7mumieL?mji*Km@|-dhJLbo+z$qp;mN*l;
z-&$;&L+MN8fRQ4cDFi*@%?2IfoUH`lgkU8|-r>fXV<7vOjbhk6;2CD$ek{G)k4%eX
zX5(n{*i55jj#2#g<M^$W80O~0Iz*UfMYagFCaO(v6mgmfjwjeg7}U;=^38jp`q8Mz
z5I<wbX>I9d1_EYu#_%**V1lCwo-Xlew{$ZDe7p@GP6R*X*cNh@qbBBHH|7j1a`el9
zO-_*DDb$!Sz^REGYp29$cG?I>y9v151V<6hC(it(<`d^GM}I%SgN;=ocRFff7k0k|
za|YgU^q&JfNn(1{o-4<q@%3!%zWUD%Uz^5w&I0DpXKis7ARaNnu>{8*S~q`4=5X$f
zfY0i*nXRP>!>$de;bs-Q6OI!NQ~k1~4Ez~;>bPMCGEWn`TA3Qb%@x)bD^5%H7E7j~
zcS07y1}ba;^WTKbd`yYv2yrDpX0G2d4+H*72V=t~!#Tu~r2Ik5x27IEabC^b88wq<
z$EVMnRW(1}dP$G&Z6?l`voOA3?%ZGV)P+}>I?S0nr>a90{8LPvIcMsuh104g&YnEA
zdgh#}|B<}spZH&`^Y6&J7#x08&YZKTs%Cyw<@D}d@fsOs#s7|nvEEY_&YZQN!^}B{
zni+&&1^FW+=1?~~=%-V$+~vVY^X9=OrNKyH&<~eC^hgB4JyEcU6C~r%`Jea2^Yf#@
zG^n%i<EMQ{kZzRhX8adFB$(;%-Wy(p{F!CJT$p5+26Kyo>4{)&F`W<P)6GzC|H1_j
zIyeFx35C*Tqr@_g8B@lQS8mx5xS;Z1z4USjZ(Bo5m<jwJT5-o+l|MU9Ct%tB6Y1Wl
z6rPIw>2N0%@h_%bqG3b&H)4u*<4h>ezo2XgP5pV};C!iJBQ|!3aWmvc^2TU~9|_nf
z{}kgB&0nh6=Ei@KKP@{L8IVdqPiRa)w^2xtOB|5E-vHe)0F~N(^7LS?|B3)Bhzh5}
zrB)UaXQufxhL~Q@OzV@+D*2bd!O_5Aw#mITm{2M7uH;`GY)>SO8zmIx7&XUDLTFLD
zJbwl}M`ijK!99}`=Z};HTPO>T6tZaPWYLf~APXv4JAdZ5U;}oa|EPGdfxm4$SW-6>
zDogX1(Fqj0co<v2Uhl&m&Gf&2+Uj7~e+|OHwDtvPXihL(5^RLbF+f?%*y>@<G|7Zp
zsdWGKOW{bWH`GoS*yA`#@gXMn9RFSnzulFpngzjTaEz7-e^T%y){JGdvgPc`)p3O2
z9SeI_S+E_-@-1`RPQ`--{+~|k9gHN=6gCiU&&muNI31agx??bA)VAb9QnKkxGvL!{
z5$8XX1@i7L>vAVERLUu&W8Ep$&Jo?Rnx|q--bKu@HwGT#m*xNdG;?tH4`J&XdJiEi
zf@j<FMpTThoHua(g8jW!RnDDLS+!*5g38G?Gv-_UDuz`K>o@xF%HjQn4<4ShDi=>(
zFn9J8I5M2P0G?KAy7s^u+cRg(nLMj<%EIYZ9oJI$*>d`P<B(<gtjWl$67O}-nQP4(
zF>}$}1r>7_<Nj|d`%z;C3>Y+Olts(`5m!$02EvPxdAoe>LbQ4Myt(r$$vLRk)VXty
zpIK#I!NrLdpL#ggqJeX!nv?DSVed`gqpI%r|9fYjBr{~61OiMp1Z4*S5hZ~zvdbzU
zV8{lEEI~p5H$bozt+tS$0tteM)U8!ptxIidU8=RMVry%wbpfrmc5`X1^=s|_dCq-q
zGKqBm_V@4a|L=X}=6yb&v!8qJojZ4V#;TmqumVyC)>$*>$0rUO9Un7z_~2niiE`NR
zVI$)G*VV16t7@tn5MR8are@HXLDlP!wLZSCZbL&8B$VRAM~xmjdgM|FGS#eYKBJ~_
z9exCS(CVSE*Vi|%t_GL?A69Pqgj$o4xTtT$O=-S!%#GWOalybequ-`=j_%WHT)(bt
zSiQD+U0vnc_3M(h-;{GFRnC|)7jtFeWJiH#Ii^R|np(~fM;r=|Z>(yB%9Q!nb*5A`
zL2YVvotZ<Gl}(8$(<fo7)v^s#nHV;T+p5xWS1zx`C-dq`Y{7<27DWx3>JVGEx^CTy
zx-~TyT5He77Vel?^Cr!mSD7fEGJXCWlv%kR-K(o{0vA%n3fmfH!<t&@2CZw{I1!zu
zoY=bcjT>v4+__%4p=wn#=KR`IlXi>glV+ZUy<^gxIcLw|&cQs$>E>Boy{c}F3?rgp
z8nD{bi`}M@a$Bs*)Z}Kuo`wByC?+Q*LQT&%*3_eojnz%i2Q}M<o2lDL0p{_l#wIkd
zvZ=NKGNTRXgwY$dDpypkUR`DOQ-qQ>0%!G_=G7B%`es#DV-BNEh>osm;9+4k^}H%8
z=TFBr12yVR8yYZD8*5BI-4^qN&{|kizXCfq4l9@>tLs*qt%5eyRjt9Z4=SLN=P=kQ
zI`(nXJ#3VQrdm|mvDM1woHc*Oq?z;Fk*(Lk!x=y1H<PHgu^9twRZc&9;<U<nMtsbf
zDjU}|;PBLOq%ns%XIQPKdhCF4_MB2OPC2wzH8!s0hVN*?+$l59nm@f9o3*k-PNtGt
zXmDVARAX3IHCE%mm$W~a=3Q6^wUmwlYpAP33$Z1uR&`GC<~7Ytb!NtG#Ae&D9<u}^
zQnkrU`BkGvR%uT#=UxqKD&66%UbWIWqGBGKLbXeE-J8~!nX(bR!swd47b0ZXmbFcd
zmG#&qF=RUObAp)$bUAoyrgrGNbkXMP_Pt=p31%WrPb*i{t;bl^akH5na^5fp5Gkyx
zt>vu4Cjj^FCRUB1<gVpTvW`ho+2lk(sBV4Z%F0z$W@1)zzjWuG8Cg!;HRc10A4YYx
zai<GLKv!G5>kutpV`O<P+=OJy@E;8`L+j2d99KAIYfST;?PZQ<RwYVWTUXPtyrHhv
z*{*e%@yi>zzv5#K<uo)^)@<U3O&zx}4}y*)S*4pC<suFvkNxvMM(iXFC-r~Ef}1Co
zMAIT&G)Z`grHg(^qEnNkJi7KjN|PjJzNfhVe0atfOUD=D&M(Q18{dYL7O#0Lpwsb5
z%@N!OOj^9Sn4i3Oak)Nu@fvlGPR}PbMerg_(&EKa<mQKk<m26^fl2YSc|+Y@XeV3)
zq&*iaFC1{2QKMu9!tTO&_dExaHu(!BbV*7uTPuySOl57&>a}$jbegpd8#)bqGISbE
z&DAF=(ftH~-UO;l!A4mtK1`z9d?YLd_Y0$FEO{=8hw_(`c$oew+1JU&{RWed*BF_f
z&j^uQMQ%yHf5dt0iQ<t#k<aDR&L<IBN@BBdT<ISnjupp?Geq9SW4c8m$CLINv02<M
z?htp2hs4i|4~X9ozau^`{#yK_*cbh0eS^g_#i`;l@qCe2@R)wPcu>4k<P}}Uzbj&g
zH@3OR1b=UgC*wKJ<muv6agkUrZWON&&3mB8cUbm4;$z~^#P>uG<|*sR5aXhGKNJ2X
zvR8_HaE|HutOEIj$VU!o|4#H`SErpR@~JV}=DkO7m2CcE5&e5b^L`?1KEzA^x5OWc
zd_IK!KDg*l4ie80XNY__gz>AzOT}x%{o)tIuZiCiUlM;U{z;5rqO;uI;vn%1ai+)z
z#h7lbc$rv&$42NMCXN@+7AwU|#H+-8;%(v&#h;147yY>B!SZv&Qt?!Ak~m+i6Pv|P
zi`R>{h!2QQi7$%368|Jl!7+gKFA{f)H;Ug7Q}KKN)AbbjTnz2u;%Je-EKL6_@f>l9
zSR-C0ULjs1wu*bj10tWVVYzpRMlS{SQQ5DGZ;L^E^qBUF{YcD-lSQMeg0y24Kaqre
zmN;Gh1+o{5E5%09=&_(3TV!t+caZS6$~Jl}D8F6)&&z+ic$fS}&jsneA^&6YKO>tz
zb<TGFSpL^!zbWz;ds*)XqS1pv`XG+w%*S7xWPF~82SAPA=*1v@p!}odKV2-7f4b~h
z;xe&TY!Ww$myoD$hwQ6GqeBD#e%UvQcZo)y2JLx(Hqt#V|F^{-i$4{ADgIXc9f^EA
z<zT;kA|7ut^I(8Dk3_nKB665`9JUNmj3LhjIDhg)b0YzEiR}KO`8<SwqU@>SOmV(w
zJ|B^e5BRZM^SKCKB73WNmH1ilT5+%VsQ85VwD^7TCGnW}miQa-_oDgyMExFqzJa_+
zM)nZ-U?c4UF)p4Y@=X-Rj}*s<<>DmK+*L!md9wN7BJ*7!ZW8$z3H_IgJH*e4ts)<C
zWV&yQN5$tv^9VcQUy=QW_?F1mOPK!;BJU2-_K8L}0=ChO0D1S5@jXSp*hAasqJe{D
z4;PJo1pMYVYQPHlCyQr`bH#JT^TbB6N&K{Um1y+TQ0|SgpA^3<{!sjhcwBr#{I&Rw
z_@Vf*$cIDOzeytBPoX_aTqv6J4)|+iuMpRYMjrz47t1#K5U@Wj`zmplc&&JYcu2fe
z{DNq7-B8YhvL6w@B|anaeG|5uuRf43i$*^J_Ag}{{Rr6a%QpHEux*~lfGJ{B<f{+#
z_Y#Z5e&Qf;m{=}O68S7G^SgQxt7TsxZW1pMKP6r%@<CnZKO){E-Y=T-F~mP5`&rSP
zpTYmK?BgOI@@08^E05&E8l+F`Ef$LX#ew3fqN^KGCc8phDpra0;wrIOyinXKUM}*1
zVYcT^@hjqk;x|S9KrqvNS3D{{FY*No#vd2o5Y71`!tcobK>SGL4PoXBicv9B%ool1
zCera)W~Lu5@;PSOOGG}0P1~Gzf|tnND((=k7WtwI)3=Mah<Awhiw}u>^@r)dEB;vg
zsmO<@8J{L*i+N&PH0QxccZ%#G;wW*fc$PR#oFkqin)79p!?#pe?@H0U_yT)_?2AM`
z&&_mu#e?Eu@pkb}@qY0k@lo*!k&lA2yq}A2i@y^;5_xHZ=|W<fm@Vdsaj`_?bLGsp
zPP|aORJ>f=A%0G56^*VT^7C0JmUBcjI)||DmVK}Ib@37L+v4}c=foe2$HbqB=KBE3
zeOvYi;zy#F=l_Tgibg*XcDC$ZVqdYJc(OP`94+$o6P7nYG~Yj9&yYP&TqstGHR399
zt;nAxXL%Qk+r=xy&x$Q#n|MGxBHkw6E#52gl>nA+UX24^l6_44x%eybJ@F6X$0E-`
zSx#7th}mMEXuek=9bZRbdh@*sJY6<lKA?Y*SS8kpYs7V;(V;~8?Xs^HcZ%kF72<D|
zeYbe8h{FV4*3lE*NXLcs<Kw~5J)gm)D5In6o*(~1IyJZ_*r_|y{YK4yb!Rx{TyTnN
zmXq)wo2271?MTPn@!w516ds1T4Y@EKuXDN!w;`8-STRklGOS#-4t5^6%SD)JxU#;P
zSlzM_G(V7CiSJGB;>JydBe}evqdb0|uspWKEsw9txOot?uE&?G?Ktmr7dLJd9B!C#
zJ#qc>am-J5apUUYNUql!g?Wqb!K{~lx892pcJm-;y@HF#aR#)waT{SLmzQ4d><26l
z#dehUS%lp@2wHzedHlZUE^gdaa3q%(Pb!bY=(g`5!fqY}tsZ@x^9_c%xN+?WCzm%A
z<#9W)eY~>nmUjoj%)|M>CAS3U57-{=!Z@z?iEg?topNG5na7k4FiU?-pmDANvR*C^
zV@+<~7_^V$!uDYkcC_zVgfT7G0%oa2dHCyC*fuU?()6%)BGFbjak(7V?w#^jKI=@H
z=2kl9-x~Pb#VwE5ypz*SF1M^>ZX(c4H{`V8!{SNH-_(;CGj!-slm2h($<$9U6?W5;
zS&(oPWnR5EYMoWT|1R&2tX(~>U%zA0j=a_pJ7(A44*i&v<LNu{_TPe#|M;vOJ$D{N
z$U5#VdMNR@)w3+xa{h$&P_LG$6JjmZc6CL13tsu%J#XTRR(@;lu0V@zpWM5t-gj;G
zuAJS$mfU@*t+BSWmYz^TiL_+2W<s~cdiIH9{?;B)T4{qmNb0`qJsH;J2~Vqcx7BY+
z!aAunQB`5>Dy{!zY)@iwqE~%?Yj2`F@nURhBBhmTC0p|^EMHL{+8N&UacnH^8%$25
z?4{qc&)b%nH?7>$;%!}=_)_A$`Z3mfvEkNiXumK%v@hJ2+4D2y{jE?-xV1bn+?r<m
zp8eh%2Ib8x_gw3}?&kXQ60FzP*57)6VR_;Y$nPl9F!uuqmj7lw^M4TAmKckzOpTc2
z+7~A9GAvr~=|!^>Z^te}End8!@%PqW+F-T)Jhm0;DCHfw`*-F>?W}u6!<2+uf7jYs
zv(+{megDVnzS-1$S;Dusav{s#YWml;_BR?>|JxW9ueA+Z#p#(l@_5(S)F0ThXyN6F
z9f@zpQmqMzlwCuy4PL7-V{k+GKuX)Fo}Vk9km!%GOCGtv9_GG0;ooPq*<))e{4Md3
zRx94CI{LvIIs4L~v(p9zotlc&)+lDtl%r9o{iL?-OUz9ytzVodsGp0uatzxpZoL?r
zkO;N<cd_(y6Pz#S)I(omm$Nm?5}{Abmk?Bse9-P`Pn--TGb-;Kuh?T+hlj2YoNTeh
z6H&7N6FD7qpJNr%pyBhtvzx5<djux_Pwd@T>jeAg$eHJrdG>hsrnOJC9`2DovEQ=q
z#2!J+h@*!SgQm_ct67%Sma%VfeRajYywsM+zR*Z}Y@{V^H~ZZ1Mvr~@d()w&)2n@1
z#o<Jcov}T6`<7K)orvvB-;=v{Sw;Fz-yVDH<=9*DT5@+W&slh)vUeBFpTmhlE30kU
zvM#j@GqoVc_l}zV@#yF`IHIAW?mlVtGkfDnGobi`3z5d!_of#bJ<q&}Thm)!;x$ck
zc=6dW9L&<b0^@vq0+$(Q=RZj4nCnh<;5o!XZN_|y_4w0qqUYr!)ZWwbXCpbJdEP_<
z?>dCNGxBQb^7(r*)k*Z9ozIU<$n;R1(fa~E2fQot_^AiUo@`j1T0PTQ!UuGfWKUw4
z-?x1Ov-lXf_ZMiZZ)o;PhW~)tePgmVBaC;(c{j=XHvajG@{hv>;RXB;q@Z%!OC6BF
zz-TSAeMt8@6Ar$GqJz-z*#lq57dV1vaq$`PEROtvTkseo!U?1Z+?qwdl`<Otc(pQ>
z>8arpxGBu5l#w8s61X|I3vRp-9+}MoZu6T9qj&+_OXbeM?OtZ}KFPQ{d;JJWso`@C
zd>GXhczZDHor1KXTr*nfyuz9n8WQ4_#>iMC2@T6KR~;P<pU`mC=!>+YnW5pSP6I-b
zvBu1H%(Muv42FjHa!jM)6B?140jCGr-hSWBs3v7E{uRPy`i2kVuc3&N(C84~H89dT
zq0_={|8iK~Sed>EZ-9nQml=v&&xVeZnHJ$?rO+8N(<95+v@>O9N1kWi@iOxw{g}5*
zW<i9v5<}%O<5nh5T|#zfYKZ5m5ni|mO-o^zqy9&hJUvX)X!v}{=$WQtM#F~^6QS9%
zFNX-nr%-n`QkyPA!zY9ScG{t(p=B)HjQ4q&472o8!BAzu83JE~7sEqU;pHYa6fq5}
z?!&>7h7Su)*?@msRfFGm2@GiXOlQ+V&7s?1MowlYH)Jr(io9&*Mz<nt9?rV-%_zA(
zbZ-bR1se^Y&{r~*ff_!c``np84WH2cvO*E=D4_?!eB_)OK5JOjgEAcrpU_t`Hk+E$
zBh^g&kn-k5g6!g>W|XMmbBM8z_kILTr-qNs(SD-$uZ>v}p%z8xsYoW^DefP69Yuz|
z6CPwtN5d!dv?_8md_vEt1CEAI=&0%)7vc4r&<`?3n7n0?!8D)Cm}pE#!zc8-imHfw
zk<EBPd8bFH2N8NP<u|6kvm(627<xH#0swKD$aiQSPrDEuqlOP3EC{_GHTM~y;Zwzm
zex}Jr4Igf6X3a7GI9qbA;6M7YU1lJv2cvRd#US+eg_e0j9Gw_%)P$hnqunL;F$V)0
zJ~x{#_+sxe9vVK59g4NGVrcj{c3O;DHz8>FIQi3K-(;tt;qx-iUa`l<CNn)We4O~9
zvBywp2pT>V-tZKUjJ?PF(C~5M$Hdlit3$&lfG<X#;&HKK+_2E_aSkPAu~{r18a__?
zir6CNhlY<6KRL!5{UK=hq?!EFW4k$w(C~56&x&QRerWh`aH!$)ImSc7=K<56g)#0|
zA!zt;S27wtydochh7b1<qv3NS9nkRUgBpy6&y6e+8a~U=RWCJsc=0#{4WE-u3Zvn}
zUBTH%{Nzd6NXBI2u#tA7O@1FQb!OW<@^gYFC8f*Vp6{7N%*SclnF#s$71bR5ISb9s
zjKc@_OX@!9h#73-FhaxUE_5buE(%Kv72BZ$ND(u~5@`6)z&;*(jlF?}k28Y4*z@c^
zG<-B8P$N6;_p$gq-Vcg~#@nH{Skwjh7lMWl4Hh+)8wVObjva`NN5vtW(9cHeu*+L1
z419>hYIgq75Hx&vtt~c^MM1-dpJpuTR%YGq$#k}(FLnVt1Pvc^VGbHTo7ie-`0!(b
z8a{qj4GkZs7n5TfSspZe2AJ|@#h}$`g`nYMF2oiujD3o|gocl^!_~+512Q3K_&E03
z*dV5dhL2-!iXCQs(D0dw#`1_BD`Ns^_?%}P(D31<^AI$A*a9y#d~RV1X!x)Qqv3Nq
z>x71n<A8=w86D8@aU9U_p_E1l8a|E#8a})q6@rG3<A8?GlS}~(AE%b@Lc`}86wg+f
zF@=T?Z8pl-(D0$X#<i*86M}}%UN~aq98+lc(BPQ2am=9MbE~nT;lrak4O0{}e7JGA
zBgyXhb_g0iFT>G`N1YHfe7JFYUBR(}h7W6X>i><K2^v1zkOUe&bQRb<44B!C2}VgQ
zzmGe5fz6%I-4{v__WLsNKZSE}ECQwh(Aw$49zer~M?Pry@F*C9hR<YULc_=04h{Lj
z$kt~On&`KA(IC9d6KFvxea}a_E%DhHQY((tvg5aLI$6Cp!xe^x&vK+P8a~YCfrihE
zaKyJWZQr|)W=r4mFhraCo{Vgl_T@u<m-OYK;Nrf|!UGMTk1+V2t+xM0<O|-17|-YI
ztlN<;7)M6WZaeEy7&t#fe16Ci38eA~k5~oT>gf@P@>N7`8FRZX-L*ZjU(uftNb?{u
zWqpE1KR+|z55ducMHJcT9OrRqHk-_4GP{YzegNm&#fM?pXB0Dh2Arp1ExwJuGmURK
z?DOdJqb2tE;%^|`A=tc@Q}P+~%`Q)2<;P(^P2Ya}vnLoI?}b-mEqN4Ov?m(hMaZ%i
zYYA`o+7-t4D1u+ZTDo=<RECU;vWdLaTT;fRB+}S_J{rc`vHc$5Rz1u3O88uYJ=uis
zL>zCkmK;JxdrJ8C=r3=Z@)m0e@0Z$BGU<B;Mc#|Gv}%}TPYrX#_oKvJSWBzviqQ2w
zOrD9C*3gwf*V!0?iC9Z(>B^z&3ot)VS4|@Xcc!J?hvxhi_G|Ptz>`7GBy53ltfkQN
znU+t_3RrdY;DrSE3h286HkHLnnADy&kiK^id<E-CFR}g8quhp<mR1e5?6Xb7Ka1;U
ze59(hnl96D{-V@lbk)#h8lHk3iVshg*3xAf&ifeUSo=SY4O-2@Q5*h$l)nd#0ng#z
z<%r&f)jFAJwwW|>rukF8i9dw68yJsiI}205@8f(s<xPyf=LSz7o8#jhxXJPy@R)6Z
zoEdg$G%M8`?G>FL$gt<w=@=$Y3G{c)gcGTy^dl`FpJLD%yfO7(RUj%L*|-qdQwm5j
zdr8sAXy)LUNgX04>z%BxLv<V+`+T-H+FkIcZ-2`hEx;y@n*g?9;s2H@P<I6&sseS0
zDgAX-ATtNps{Xwp{WHhDe}aF0U}5T_)CFb?2KcRESt{Y=Po%&!9E_eiqDE9@ilbM!
z<!>t2IC0{d%MGqT5XJ}grP(Ae&mvqx@^}e>pgqnW0*AYti~xiT2&SQ?&nzCOKCu+R
z1Mwe%mm;9qL7ZvIg;EUzEFekC1JPReEy=d#5KPBP<{aqEF~?2ED11b5LDN07%)?(!
zg$uU9yaOxVKtH^NftRu3J%3^ea^U^{&;bTsaE$Z=415XuGGg)$Fu+H3kb~ga2;_12
z@U41rIH?y4P^MW>f@ufZ!v$H8x66_Ts|c&dy1+-WwH|AOkKBeeKz$?V9Wkut?@ns|
zVz>Dr>tbuy2b&?G;`SlM*uzRLwu($w_+8cUjp#!kd-Moabb~#5$^_>UKf;P(+P#GV
z=g@fW4e0Pe)9E<`ze$=TK8!$s18>bCG#I-(27`S;)6Ig?w6NFOF2vWJ(hhH7;9;zo
zRK#B!TBoEUU^!MyF2WhTU1goqgXh_1LFJej+#v4a4l#5w%C^DDo*I1u2DpJGW#Bu&
zL;oQYi#fu;7qMa{5PY7=Yh4mLzz2~yAIwBzpeI(ei%>`QY;o&$hJvl<&f~$Y6jIHf
z>^2`Qo9yQBnQ1Z*CIo<7r&Ek;k*>#MW)EjfvP=r?Z(((%R2V*r72V#k<zocW%;bkL
z4uR>eu^EA@UE?7HsIq19e272@bsA$V0+U^X)9Y!hZdII16u5A0hLH^ozSKGs<TV>N
z&fTq&n~v0GL9#B3YvZ~({3q)0TkxZOZ*R^;V~d=YzrC5e$tu_2OBjb-gZn+7Iy8AQ
z(M+CO8)G2?%U#3mpowAcdZH=Dn1=x8P{5kg>YLl@W0>>FDNxhlM14c0W`>e%?CDsc
zpc5kZVa1kbd(0z>I4F@EVz^nqdE)?w0g_c>f}$L=z(VcLnpAKaWmBFq1usY{xS#?h
z@aiOv$4LeIK7wnEDfk?xSZBJyYo?uBaL_#zvDx*e^mE+OL)h8@bDZjI{DRIpE;5bh
zm6jxd5}!GQb}9XGXhn4`lAagP5~t%GJBZs(avRnoC>oogeG3D;B!J@<q2pQm7VgDq
z*hD4~1I}JNCuuM46m!CPso5)?{dQ=_r&6+jiQnwitUKAuobFPD0QY`Bjsm+qxGCZs
z2%tJQ879kq0gd9ZfMiS2XttAw3A)|Gg>oQ+S#a)-PamY=2O>(h%?MnDFg^zE+Ope|
z^5;MIJitBXE({zx{Ly9xzGRGbw)uc~2nK2+_#t5uF~DhuQVzPMa1%O1zsNoGC0F8(
zUUC-HYZf++D;x4SR!T;ZJ<ZISe;x2utZ=83xu_}W2#8@otGeX&eHS(#YlhNLQtoU{
zbbdXB8wtz;3k4_VzSz{w3s4Ydb93Y5#|p6WUzt)nW<SQ(%+1cGU+jAuzJ5+JH@lzN
zi+#+@JuB%f$2Nn;Ltn`HePF=Ze;ClO<NOJ!&3BHg5Sz-w*ZUzS0XIFLcJ1OsVzU(B
zKYOI}4ij>}@6zB#;>w?c<1uLz`Y?w5&_drPtlO}%=Bu&p#G1S$m&eB_y=GWF|B&8}
z^V01UM=9suqLA}n^_>%F5_P^Fi8mluZ8C4c^T*inPBZ44UUse@T+cc52>~8V1Lu|d
z^+<p@!`G{wP^Ed@*a_pM-`cw62;=x;-cWYjcuI`rV!GhklPj__-WA#Lr!@QRzWxGl
zYTR#oo8$hJLPul=x+OV<{sLTm@utA*ZKTi+#do;m<Qc7<lW_;r9>;%i^Y4u1{&erd
z5W(r?t)J@8@?LG<un?ZBw+x2Zig(6Te=sK}HyheM-q{f9@eX2@a|c6|WdH?QykRKb
zK>Q|_LwOe{&v-Y*sV@?xP)`$uS<;v1VDaZd$E1*wEC>8qfee4{5Pw!*{x5{SOrRkv
z2VU=mNV3|W>%B1UFFYx}5D`d)#D&wCxNry@OW6^oZHDqot~Yfm3&=(K!Ay>HOg`A3
z1!qSMXl!x~v(ZT?<`kX^_pa{cpX-*tiRI7fD7_<X?uumJ;-rSNbIsk$TjG|t!L%3J
zJZ^j0s_iCuuIZjL7P)8`M`Q+KdiV=XThY5yAM|G-#&n7Q7y2_k#SUYrF!+>+@!qi|
zK6M<Gc7B3ixeUV-u(2h)E!d7o_l`9cEs-$LFlTF^gQ{)2aX1?!d9#>Cq&E!diy{gk
zg@f%=>`y-nR<Xa3<##lSn+hJb41;YHn|gRxVr~Sy`Qv;Ze;@B5ukH8e_-ucE!29AQ
z_Fy>kyf=H}e$1$Wg;V``8HnqFsKNgHLVu6bk+sldywPOz=b?0ybTHCIy{}wiBX*$o
zMsK_$Uzoa39F1t)pA+YQ$s)y}Ulc5Y8W4qj;*^z|0WF~TlYW1ZKW)6<E=7UoulMH+
z_V<9s6icCQRo5brt0>_8)n-WObj){l?<dw&4L1t8Zp*li+26Nt&=54S*n7K=P0sNC
z@ZvajpxSX1zj_GM0a`~M=-JvGQU{wF*HZi8e@%2pavtSShv=rhgZI7Hj~Gr(14oCa
zQ|Ln4JCr;zvObVQfQrGox+=U64sDW736sA|2;vjR&A&r>=f4s=jaAq%RHykrF0q5H
zJq%TM*V$=;LPuQ{U-bVM^mb}iHLR_?VAP1p^^N=xwJ-%8DH2zQM<1wNG?$pr<Z%Y%
zgepD%0rET;H|%A9MWaW0JQ&C+tE(uX^S`LeBmERK;O`gcfu7SpB*sI1oN}X*Goe!z
z=Wh!0RPs1uHuB#i(Np;eRUVTIMRZpAA0Wiz>h54_@&HQp9UW*V{GBp99S7fkR)nXE
zqRu~{p)+yplKD*#U0PDJs%mxBx}n3CEN@)5a>SB}Gv-d2TY0L(B^7gLEt$2h@%*})
z^-W98nmCcO_1`SL(?xE_RT1j?;bGLhPOQR%yJ<$I>;I!-JopljhV?J$@$d^~7d@Uy
zoq9YIqkHV~Q;^vxxmb1~g8or+2hFeoX~7v`JJXkK=h!iCo}F*^w0Y^S>%y<q?&7oF
z`Li1)lce~K+pDkAZW^z-)Zki7Fa4bkm(S?iRG|IN(h)GG*L?kP<Cq_J_L7$WH}rVo
zN%f~AJP0eth}(erI_{Uk%C2)4Ul_Ye>a3z{&R>}4kDxqi*}Nd~@(S%tR7CRKb8?}0
zk=P>MFaAh;UyNewGT$h1o@j1$z~3VKZ7~JkV40p57|9BeUrKp<m~)ca0vTeCm`@_I
zl*Apmf%1<K$BN}*Lge*VmdAVa<O*?>c#+840*t>#Y!eTPcZm0kkBQ$GpBH~2{#N`S
zk<SdW{NCaK@oe!tagE6FXZoEYuRYT~B7Rvk@9x8I-qi<xBYzRbo9Ty$XNoh#CE`kv
z&qOf&mEs=p^WuHt<KlDT>mu(ZFn<oVCs`~G7t6(2qIs7c>3DIA>D$D+#h;6R5Oc5_
zFkOi_LYyG-xf#YU6Whhx#czv07T*-#7yY<Y!u;9dOwqi14gYG{mx|Yjd}@RFz94>0
z{GRxd_-pY`;@{HPnSmXG<t`Ohi<`yIi3i2I#d)}_&3t@jlQi!LgIi>OPP{{WP<%>!
zLG<IW$ox5Csd%b5Nt`d%iOu4t#B0Ty#jl7@h~^zz)bk73ABw3s7O?&TagcbSc%^85
zo)PJumHk`My!#2itF5y*#VM~^Tp?a0ZWTW*ns+{t-__PJ?|8z#Pw`(99~HkXJ|q56
z{Hgd0@qLj$TE+eqizCDe(P-!(zJ@mD%nH%f(rH$@tt864T)a~L-Lm(H`{lny_8sEg
z@;@Z|VexVKkIH^d{E7Up%l^6eYx#|a4%+jP{HZu*vwb~8KH0#2_m%Bx>GYR>q&Qyj
z6UE8$&y~GETq6Gp*(=41#LeP0qS4Sndk)GzEPh$MPkciBj`$PtC9%79&Y$J?;<JhU
z4Uy<)mh70wr%C7^A$zo#5T}ZZ#HHdYajkeEiFvVwMBSg0pTBv}`u8jTCdJ<=|ChyY
zk!S}OmV?8fA&N5Oc?kV{On@{uHNX<t{Y5^n$M|w_vN&B_E}k!5AU2D9B%JxTidTx)
zh=;@@;uplb#jlFr5RZ#*h`$!!5qaLj`go_E#D#Ffu*mZv`g292jR(6}_CRr{I9lY5
zR_2=^CPef34*y))-L-kl=R4y0I5zXQiwDI!#Jj`?#IK2uiF_P@`FVauz971qJ?6Xs
z{*UFylQ1S-Sd56-VxCwimWoER59JJ%Jz6vxe(>||8tdmn2xNDy9&_FS|1!m!^A6ZN
zUu61EiRL^6HqRgFzfSC~-E*7#UljQqC(}P6@-8Xu?~A-aP5Wh$4|&q|@;n1f6?=$z
zVu3h793+ks`5-&<oAVsd)&7|&{~U3#SSj+xBlDdv@&QxYd?cK_MsziP_R8Kb@_|#P
z`?C15cwFS2O2+eUCF$Y$4#+2k$R1*rSRls50ivtP!<&`NH&&b|o+Zu_=ZQ<jDzUp(
z&!zHTCb}9u*T^=SiKuVCY(6;4`hOt4CYtj(`1zt6<9{dqN#t8O^rwhXF(&pBOT_--
zFwxcMIaBroahiCxxKLao){B2htH+!_BF&9TcdKa5ClS6!_Wk0+;$tG;++n|-5xZ;k
z@DXChe<*r*o``TjH0PnP`Kk*2-L-g1<nJ#I6-SDE9+~<0S_ipItQA*^jpC)E(TYU+
z9kQ<$cZ;rO&lhBy^IN3<x@_~d73`z3%}bcD`QS6#!FN{3k3>94X6&GtDt6cIDU`od
z94PXqqgfswqb8?_v&H!$AF5`&tI@*;s%d{l<nOT4-Y4EH-YVWL-YdGAJP*r$Qv9yS
zhqGCp(Z&S*JbwnmVy2iY_7#i8lf}W}Xz_G$ns~N&j(DzkzUXTB@L_P)-y(L`<}u#`
z5Pz%UyKD3C$#LdCD!LjxKb8HO_@?+<@jcNzW{&((eh&b1#hzlJSSk({hl_kBo%vjC
zo%ymCiOa-Vu~BRi`M^5!?-2QbI&D`o=RVnA6)`=nzor#~Zkhbu&&#sqkBcQ@e{rBV
zR2(Umi4~%GkPYoK<>6&b_k8bP)1v8mq00KdT#lv}#tNrR9aj!HmdOiFA<R;U|4fIE
zTC;Rd$2cx0VdZxHTj{v%y4Rch;1539%))Jr>134|3p$ZQ@cjniT&zsPmG#ZW>b3zv
zi~4xS@IAm?+_)KVB$xL)l(z}T8J5TS>Xx?@VK)zg)>2&0`>Z<{NpX!yVW#^fCfjqY
zK#N<(O4!Nut{QDwTj5~6^t<(LM%c}Rp!JPDmKA3}iyOyld&%Yfs;pB>1z%4)%G-so
zn+HMb6_huN0WEIaHL#P*`>4zjU}5_>jBfjGLfFlNpf#i~`oMwH;>I0-om}3ka%VfS
zJnV`c<=u%e^Kd?JnN(_7w_$s@3*)#xD7xu>i;1zpO{6%cdqQD1s(#RkwP+qig5>tC
zFYg?`WG$NKkPdTsty|t<l*c*gF07LanKV7Dqexc<XAFK!9n;@*kafEI27*>P=3fN^
zTHNw7U?-=$yxjQ(%<k!ioHlZFJZb6Bq8T2KJDM}j|6xOijv6&8jvw9`HGHH=|F^Yh
zZkcXs>!wBXa>7xg*`9dy-pTb}xNBQtVZyhgq@{mr(e7NUY)8tD-qy4o#XEOGf9CdM
z!*?74KYwi9j(#os5IS_sTf8gOv&?JnNjz%hwx(K_TQw8gtaxjxeK-+oZM6!a0&`R1
z)<hlDWCrZ^wB%e{+G-t`p0I|Tel)jjeqvfhA8UZ+D>~&C>V$x|#*Na-fZnceal%*h
zYThZgGM*_z!#dMCx-0ai$;;Gx@=v+d9?$fNii(Q#Q>`K2dp6!St)c+$YPKhiS9tbY
zgR+mFlc-D#>!{g2BhK)xzERBgdcHO2?Pm+yzM5cqA9P7_+Mq5n>BeVE+lu$KC5qZ+
zhe}&Z+FnR3t}onG(rOp?Ec=dC+}f|LsHF|!IaYBTvAM1N+u9QS+G4G96HDsjZG{Kg
z6SWmNyR9MCvmd{@G=ax~i><g-_)x;L+qxF5Dj8CVR|WeWsT^rtGSRpD^_YLRuid}j
z%5NyguPK+-Rvt{OnD|jFaD8xhpgp)hGk;~dXTJxzDiW7W+&nRa9O2!e_VE6c>#Sb4
zmj5p1xgm9TN_(nF=__4dd8&0|B2Y34wS-Rfo%CkqbmU7zuE=iBwQ21U)f6x_O;1cp
zteO}_Y>(a1_8z8;io|-<lMY|T?)3JI{Z1{J*JbU_Y|k<&Q1VDzA}Fbya4_*$MQy?w
z*zznDWs2K!_O&Od|59D?T18Gv5wuRuJZkN+_vRe1ivM)p;)K=j2K0N?#MfeZyYpM~
z+Va~U&Z{b4obZ$sR5BkmT<RwNGS>6jUadX%^=jLix2W8MoSvQDT`Y$=3wHNzEokfA
z{&3G5%hybNFV^R}zO8-Q`nH?=d%gR<omXAXt?Ak2ZF#K%3ODUPPA!^N<qJ*RGr@Wx
z&x%h2U&61JA#HA3-qyLkr&4=P>^Ti{{e_-ZKKW8lD|c_KZR%G0^pxJQ*4!3oDIJZz
zdD6ZTXyXjnTLW#F_`Z_X(zfaf`}ES*xQYMZ4J$sVizW=Ve2LL_X|;E6dea*(oA8@A
zA5K_XsqBK!L>w@j<B!kgb(^%;am3~gon`J3L-g2z@i@Lhe&lu>w!M56)i*kCB4Rxr
z|7UQv<mK%T-)Z^h7*~*jo!$!(_RYv^pv&jKmZ=^<Zr|DY<{FnTNNo%6eE5AU@;=8@
zA^%jA3?Z4DSennzXA&R;GZ%4QUjOjNv+xOMd7F^OUy?nQ;Z-QaKQN0Qz5Yk($YjEy
z**y4qd9%eoCTlywo{+DSO<0M4fuj6B!xixHVps4}D8csf#pmF_C|m38N%uMv4%Hzx
z1mTy%hzR?FN4#?onG!@hgSVvdB3Q~dQDX2`ybXsGsr;y^MktNxy;cN$310;}%IiPD
zn}d84*Hdgo`7CqrHov)QhF65WPqV<=z0B(Um~nUZdJjo^_yWG$;KRs2%Dyn{-Ga2?
zTr-O4L*U2@4+-^0@zJG75+0VtFzU#_uYZMyt43cmhK_`Xr#cM?Mejwc!^5*3GcEcI
z@`Q)?a!e!q5+0E{*c6nFfqDehq<#hec-zeM4WB||P-01Vbm#~0MR~m^d|KG;-#ILA
ztW00D7tPaUhN6_V36GPR7M;$voFOwkN?G0TnKHAZe?Yb2@iOzGQ<%3*W<m5P9E@_A
zaVwMO3L!f@HB^XnQA&b@r=>8=QD4t7m>#A{nSkgjM$b%P$6$M+kI|kj`*M$!dI&MY
zklJ(^!Y|v=w4HW%Y3NdxZpQn(OomzdLNHtzaE8DaEn>T?!rM)3D9VO~tNU=UjPOgq
z$AVK^@sF!&2>5tG3&Jly<Gc$uhxl6?(Pix9h79w&8>pz6&D`i#gw4ZQm(DAE_2GL%
zWoTnY<ytHJl}u%z@JskUcP3EyC49fEP;?#J^+0$c02PSnVOI5^Oh@=7{M8I|H?lb0
z>=NOJls7MW61(_l3P%aTFVVv+>ha#Mpy?2PiC)6(_(bm%v=$-|QL5#JpNb4IX8$PP
zzX*RPJk^+v@Jsk<Rpbc2gr89d9O0MnQPn#x`ezpPgN#`wZ&~z8n$KlW3ByzD2)~4%
zS5Xzw0o>>>DDU*B7Xuo8F(uWsc~<nRY~;(CJT^d)B${C2<7wBK*oBbFg86!sd$6Z?
zNt72K!avhwqwov2HM8cJe;kLL!~91-whJW;{EW(-hMfI<;boo>M<=$O<wE#HyGv{&
z2Lr+{kC-m_V!Y}OJKM2CvEQ&_2){UXT5K*m0pS-Xe|ju~HiTdP2d9b@ez}S1A^hUR
z4~_Ms4dIsz+zFxZ%K+8~;TI=<Oza-o5Pm5(@#A7C++QL5;v7oKVtZ*r_{B+I5#wtZ
zVF<rC@snfAnIFP015Ezuu^t>o2){V#XT@%!4dE9K4uxMRwiSl(i&4ad;0O1sFoa*Y
zD;ePzN&|!;{K9?22)}%v4hX;SKBf_V@v=)0ez_F%QuyUAmI2|HvrGyIzXW{T6`YOa
zL#m{WWK1>=iS9<50zU3<*+$`v6ErDlENOdEwZSQm)3!4a@}CNaIr?)Jnw=Sk5AK(1
zT^sxJD;!1$zkCm!$@>**ObbK!g|jMVjwKL&G1s>sDsdi12*NMU2>N0XjxdB@G$T+W
zJ09?{_`F>xHyVcUOAudcW4sg=hVTmw9G7BinH9n>jva_mzB>%z7xQ6_`;Dm##E@9c
z&OaK4@XKOMr5NvyLy#lyFjBB6UL_1e_{G_dzSx885QJZt*aP90_qYup{9>N2fbh%d
ztQx{EPA?|MzR&y+e!0$+H!C&)3`6+ET*bpY;G3&q2){TxTz!mkI$;REIQH5YuONgW
z{NmV~Vtv^a2*0dE{ay;coW%qXe!18<ApG(jrhxDZTVRA=Zet1vzpw}+{PI)Q3E>yV
z0pXV#Iw1VwI3WCTEqejs7smnNmz$Xa!Y_^k!Y>oqZwS9QwS3pMQg1`?Y?T?)e8*;^
zj2(3B&$u>)U&0W6`3fAdZ5&ewztG^Azt1s%@XNQ1y~#@DQJsb<s<)NOjl&&DcF(uN
z5Pta|IC}A@6Nc~$H*POp=?+8qg|#~M^Y?g6raUY75|Y{hA6*4D4+Ca)V}ivH4*0mE
z7vNkJe)bWba^t7ObSmfI0t8H15NN4n4<P))BOiocp5)*__@&O65Pq43c$|+>SEJ9n
zXqDd{fFe^M{BkEs>H9OJ+Y-M5gKovKT6X+5%wYBYI$S9be%X#xM)-x<DE#sP9Pz7|
zw(lv--1l=BqRoBzEYGEVOW?kw?+x%@+?RK)E`rD$%iC)Ezm9yNKhe0#5q=3#Cx|LA
zk0MiOB2rTY=2aLtS;Qq0sK9swsjCr+y~LFMK=eLDax*PN<2(V^_Qd$@-V+R@4Mbw9
zz=X^l!%)CK91cH=D6)Bx-##PFX8XD9L4{oGAEx6DYhRAnnZ*oGg7Y-2#ijI(H@<za
zchk3(rIZ!Fh;&C`e~UgFowCb|S$Q8cBpYi9)xYeC>GbgxSUzD@@;lUMR~X;dVc$aE
zAL*N9e0<|}9#*3QlQ1s6@X6h@gfG$CXJxYgFCzFutR-i#ipj>u8%qJKCCiWiDlbeo
z6gF=pm5kzSn`(S(Ve_U?$s26)v>tuYJpLfVE%X(#j%j)HjYHA=Ap}R&WqKwrvT*1A
zGJQ~WnI5Bum*v)Bbu?V2_oeS1*p!MZX~#c%`VjhfIe!G!65i*tXJm5=Y=?ar*3v4=
zp4)?)yB*eb^i;!>NzV^peTN>roHjRyo+9i{xmZhU;mM<im%KM&?U#q|SD!{@w)wx4
zq2};CxH5LqDTtvo(@(MXXA(vZ7{l*lyXKut<2r;-v1h?N#h&eHMtF`r68?V2(w)>^
zlZTT4h34YPg_Hh-7|JxgkM*RtVHBWK{H?A2ERZP&q^JfOZVl^E_H0v+YGAXOz-#^=
zM##Q6yplDr*~3sE_xk=!!pM$h({Kw_vwdBf%>-VP=Pra$=ux-XGf?0Ztftvb2&`re
zOwW`Z&8DFm{Oj>bchL!2&NN<=?IDEh%fh9&bZA<B3(7pga+!pY9WAHPt>vLEEoTC+
z$@49QQ0Nsblmq@43Vax=Y55xnyv`b!o+&$8PQ$HXL$?7R$N^^p>{VFoE5gsYP5vJg
z_D8I^FqqU_K4a+?rh!g#n>&#6g9*Im)&&Y128U@X6nZT_W@Vas1_Gn84&n`tj%L2v
zS+f6PTr2H1z^0`<u-WF?t9?UwGYjXmSckIKvb>=z&z;FBNZYlg?7TD22D7C+FnO%W
z$b-U6E3ZZ&S79}+JcPhOmdX?zt;|a*wfpSFf%+n32>5t}9TH&i0Z%X6%P}5Gm03^F
zlgdNjQ1fI%$dj50V;FvE8jlHi!ZfVmeB;>jL%YDH=}mNG{gItU!%6*P+esbpvAE&b
zWR`cizmNSW1MKt&77EuOdPX$ibt4$3^XM~j7=C%!@}BR{dIr`ozJP=a6UMNtQ*E0n
zRKG<G%KaDQnfh5%a8)|ssx$?&ASpz_p^y}vq`4E8auLLRs8Ez5<s#`lrP}tCEc(+5
zQQQ!;D3WETrb5L>>7&W%$6&7ZV1@WTngy|+<b)YW*r7ATgqbFVzq6>U9E(38mrb!G
zr_vn1=|gTuO0=1c!P8@|lF*bamX+60n^NSfl`{W><e9FYV3eSsL}$8S##y3CB~ph<
z_MK3ksY6^T!_Krj1(;4s5@70|imAizkpo6jl?h{X@|D|c_=aKpPPu9ubbnHIO@Mn~
zM`6iYPJ>eI`2l?5ej*ZkRkDmz+-whguy<|`%xFnUX@(6?&OqHKZo&~=m7hlP3;C&o
zEox$2Q5JQE2D<<koETue)DWK-3}=(PM}n{sgyN|aG!cG`Qck?!V1vWfETY~77ZV#y
za4vBsvO-Map)CyTKyi+C6hkZ=nnXy{ZArj}o(|#Wn0=r#$Lwy&WtNy+a|oyYbBM`K
z{r7KSz%6Y~QfcQXdpGolZCi7RRVFx}a0*^Tuq<kFbhhgRS|t6D@LwqjZSGiXK1^p8
zmdauFSQq<9HpgQ%`8FW=)mWhiL!==+hW@V24D`ebH4Wl?*S{43u8=?aXmg<0bAZOj
zoetlDi_po<W;4wr*jJ+r;&z%XK;>pZKHIeS6aNu|Z0_RqxmnncPh+*MbBUcMIG<?8
z>b07E2N<}?_-7M`T|Wa~ag5Lb2Ka;~<_zJSRy2nWFz{WhC@Jj#1J7bbBEtDFho6Br
zup&|V0S4a3ijg8f{GChmGr@BxCdAWxZh6uf?#0AHbd&oNc`gUTnn$dcn`6t>YhBzq
z&@g-lIO3}?KG+vH-W*#5-63ZE?&8b<BQOS+v5=RGABzcGg#SE;MD4_FSOd^mp$-_s
zcbceK#9c{I41dc+okRTCM43~S0}Q`nqGl1VVhx};oW&eq_;q8iw>H6M_-(AHo1@1)
z4nbn73C<-rYM4X!Z()F4hp}}F195a5Q*kR)&^!ld6k+vZULRn9uka|=nU|W3TXD<9
zS$qcl@P8gw)J)8Cs=I4T=XlcHv2gFKz>0mnGsWDFXa!CNH<(njh*?gd_n1O?)eeV1
z!Z}<*$4%MbcNXR!jui?!L;@>x;0#%w7gBe#-Rc?PF50>>Ibxh?$%<06FG8|_HLKM(
zyVZ9G!W8#$ZH9k^l{1s%K)Z47#ABR0^ODPUTY;Woar^R@TCv8I><D2o%vPDh51aI)
zYkY)&(*`saiQP7slz*)erh2bl+;a{wrdgcupT-(SC!};l^QTy$|3kcr)oX3E&3xs=
zgr8uKs9m&K*=VO>#m-OgeiaT1_5lW*-G4s&J^{ml)?U7a0X}$(sY7rVHh#Ak#$Y{M
zoQAvehze2sK;+?s;m&P8^njC|Il3+<m_uPq6*Znyic=|tQ%OG7&@um6RkhQ^hqf@_
z9CGF+wf3Qoog}GXw-Ly07WYF2BX@@@3dKpd78};KmJr<X*!|p+lT*5-In^@-b{*Hr
zDr_^ue}|xtn<l`JQ{EyTJvm(vfsZRU6C7APCff%{3>`&eEA}wV*99TMMDRn;i5gzu
z76jXT?zu&IJEoPlqd21o#j<!<m%fvGgojeqCFjD;L%fL^S-_yv+y!ne_>6QbuzVe#
z;l7R<oI*`|JL?D})v>ut9mA9An4eS!Ds~pz!}-4xYruLpH%(rGN$B5g!n@{?drdg`
zh{F{61VP9wUJo6Iv7V?%`tQJs&%}8oKU_X}5M!#_u>KvNMo48Aujek1pW-K~mi~va
zvRd+S6He|4Q+x|+k`9;GLkB<ePgErRFJNVnBtP&z*%PMvJ3k?j(kz%*m_pfRdUo9=
zw(;_INODDvHxFLyM{Xen2sm5W=ejzsZPMZP>~)0S=t$x8mc98Y)>o7KY!WXe@aqhl
z<}N(=xjr@_d2z3$(sx#X2dSlK(!Zhz=4i3t|HQ_1bwmEE6NWdd2d!ybQ#Yuts=8sx
zn8Cvb4_ngk?^91Z@oV41PQ`2A*z|hMTRLGitD72{Dp%ChK;8>S?oY^uVOn;|hT(Kn
zvSA2y$c7=@AsdG2<I0A?E!i+!qZwD-+^}l>poTSPnwi%rBKA$o_J^||=au0v*yy)=
zQ!OmB2=_VsnIrsmFMsAqg%J3Hh*vmJ1jVQ<e<qZWAjRYot~|f@6H;PlK#VJUIrWWF
zmd9^^v0*U7acYRIp@x`00<AC`nq(U(8&;YNo8>k@A*sOost3|$IoXS{;p-Lf4uF-L
z9T+?gvPn=_`qd?Nj!E`{lPnMqOzWC*T$~C^Ncygu^f@IR7dWG9Qn%0#+>}rMrIh0+
zES2WH>{1F%dA)!3xRrd2tY~OjZ}`LBXFYKyjCilV)LuwMw78Mqa=N$JwEI4FkL3lt
z-&TP?_h68{XHyQUsB6ESzFd1Lle1gJ9K4M-3r|~~gCQLXv9^MR9NQI;qhe-nJ_}pH
z@h;5rhv3TaUS-GqA@BQ}DeV?xupu6gj~fhex0um(TMbdH9Mcm@sV#sN@D6n3t&IK^
zei$a|y@)emyis?9v=z4AAj*jiS(ud#=`)JDK~5`c8+_CJaaamE5zr0G8t0E2)iMf%
zF+rr*AMZ_lHfo$<kfbff;Ytk*MVawHjz7J(KMtX>3*ah-1{tGF@u+IO8+HossF&(%
z(~U$~YM`9@V{wRyJ-B7u!okq~!pwNe8fQimjn5s2NlXzrn*wM~`{U4HI~_#~$$~$_
zk33mZ{S;;!gk~FqDW<aX=nisbdoO}o-bm7vABp?Cm?d8bLFFtvD+`-&K*0M9Hd@9w
zKa}z^2Kxsz`!fciDML)cJGvx1x)JR~nzUBRhjEKz%TsY|VW2*TLSa)SRpt$pVBgKc
zmUwsb`oV)RKlg7L7xx5l*`Pz5Nit%UbLW=N`wvqSJCTssKP^gQ4si`@Dp%L7u33Ab
z<w%QdT-UI^uJVFmr*49584i<;&CuvszP7Q6(lN`|G+C83jg2cC>a73o$&9U?TeGfe
zeN8>(+M1eIt+y!S<*2+-VynKfd7b-V)Kz0^*r~=(!MA1%5JspO&o@HN>YvjgL#@L`
zak$r2t*IS3#%&HB`ZIb?<{zYb8dj{StBvzX%F3#yn)MB<>nf|8ms4ygF=hHBt8!y4
z+wylxkzs?g#>VB#o9fnExV_PgEnK&{ZrzHyH8mG@>PO9+G<RNQqI}Bq`Ew?HQi1Fr
zRvM!&o-^4h8>-M+RlN4prp_v-Pnvnwyvdc5=FB;J4tiD7v~GPP)b%hqp?5`5y-rQN
zn)<4BD22*zwN)2l{x+<rT;9B<#z^n2Z`@epW^$CWhFV5<4F8}!^?#N4SjQCk2W80q
zVbMWz61H|WX83;<%tno@a`v!)zk=C`q>Zo*Dr+{Z=RV%C_iMs;9H_XFCd{+`S$(sA
zLa0pQc@r!hkDL~nb84%pzH#09ct>M-sM2Q*K1qy-FL%+4>MVT9U@!jvu|gTIko+Zm
zGJf6dqED9S)F+z|{qcXiK3S)rcjqMoeyRFT)hFZC297!P$VRiFTGGiA@0j?a>gbc5
zINF`{xN?pnQgDm(I`N>$OIGyXFFqnZE%LGn<N4GB$x9{1hW}sD5*x$(xZ#=*r-`nH
z*m<&7iM+DK^t`!1UM{wX=1Ly?pO?*kF&+CwJ|_N9JSOsy2*&?TG*5TH=4BxIc?pOt
z5yy%Nag}(n_!;qf@eAU8;-lhG@z>%<B7Y5!^^F&&i;G2G$z}Y7;tuh8@rZb@_?Y;d
zcwBr(v@zdU9-sCm`FaakCY~*xC$1LT#aqSu#ivC-b~%=lEe;pUMWbPXc>Vw))A7e)
z$xFot#3#i!#NUfPTr^?&EU`#5S`zT{ogBtrBwi)%6K@kA6rU1b5Z@9%6!~;H%j+qg
zERGeYisy>wix-JkiEZK?;@8Bd#S3r=i1ln1uNL{7A^mrV-xi-2-xU8K7KNPj!^H{W
z9I;wlCvFp4#6#kj#79IvtjKn}F8*E&-~mDUV`6{tG;ykUop?k%Ci2%Incw`(E4VPl
zv0V+ZO|rL$my6en`^B5YTgAJ?r^V;Q7sOXZK4!=Ie<i*v@<}=R19<$1bT!4|viZy#
z{WHX+;u`TX@fs3yX_t5{iLwtU{x;cP6u&J0*JVE<J|X}2W&cQgQT{h%za{=w{tsn;
zEPB(Nc1KCHBU6mYUnIMqc&d1scqWN{Pmw)CoFo5I*;V3l`7e;&EE)|ll=CUsSBjq{
z;omEJzj#RgFUY=I{HFN0_yh5I@lDay6nmRC%KsnvU2QQR9;Kzf2Z?cUwZ#f$mx|rB
z#U{x=MO+{*7Hdgt|MSH);%3Ef6R(i}Ga`Sbk@@($og{yklYCVC0f}}#FTN_iF8+c<
z`d^D5ioMWB`U}NU@l+D!ohF_s{{-=Dajm#Pyhyx?ME=i;*Nbi9K@#;I7Vj2+D84AZ
zBL0>{dGCoI$p4WT?%|YovN%*6DOQlkKUthD&KJ)m(Vp|fmEzT63yC>$h(tL@#M|Y+
zpG5wjh_A^1TaxV-KN2mR%+c>BQEn!Q{G-Hi@=qs`jt`fS^X0E5k$$^)rTo{DNViu!
zBpwlOCsE)1B=R38F^2DmAB*`Jj(?yyL)<Iw7je2|%E8C6A&NFcF@|}fxowB~N@VvJ
zCy7(USt9TEv3-0nj;s`yi|30?;zsc@@lzsi*)snP;?3f%;+I9fLcnxK#plEqMROAr
z@o&g}OMFlKgUFlbEXUQl>m!?QY|?MEXu(0UM~Y*_@!~{rn&@iV@!1QOW6n3hCfOUs
z%_5$`H0iDsuMw{m_ljQ^9}%AtpB8^4z91eGe<r$GckjynqxdH=!1GJAlW+ZzF_CZW
z(l&4Tfdgfa5M8aiGTE-y-KS+=CGzz&mUFGxE*=zb6~7?fBi=85Q#4w;DCcR}u7=%D
zWWOZ7A-*N@*XLOOA4EQyLEFRgU(h@W4*n&LyJDp~NgOPi^KaxkP4*e0t98d$m07;g
z_yy<5ULr0NSBNXcCUK*<RlHohM%*RxdnoHM=lS4GvOh1rAigaAO#FrTdyy~xupE4)
zHRR)uw9`fN{Q!0^*?q-R#35pLO}vEs=IwsuKS%btVwG4Yt`hm;BJ1BM@(E7bmy0{Z
zT_WGpWBeiUh<K;?W$|J0F_Et?G2bhq`Thd?E!pphe-Kj;$Mmjd9-dM+cD~5hoESe+
zJY5_wP8RvzJJZb-7l?c%ivIQD#o`u`KjF@JDld?`#XTZlpQ7J<UjohdCGcta&G#mR
zUzTmYKOy`Z+1)kr0{p&%xD=5;utu92J|thwBFn^C;yiJgSSuRsW~9GBw)x%#n~zGd
z9P|AP{H*NjMe}_Oe!lj_bkB${i^s)Zh`$!!7e5qje(yqlznCNDi*d0;93&1C$B5&^
zN#Yc7mT0u6QO{D@RU%(fWBr$imy0{Zo#JkhFR(HF{o*&oM@7C>%lIFOZ-{S+?}_I7
zCel&-is^k~s@Ox!6AMIF`)<5!SNm?RY*+j4JlS<(gUA=_Sl<;QU#p{iP`pk2qIj?P
zfM~wQBK`BSUlZRHe<Qvtek}5u7wh3GdSpLwh&Vz#Q=A~0@4rYtQ?{#hw^X*PbyqLD
zyT)Cs{MU<zMDslw<$h82m&C7$-xQw|zbo=hLAL+6_zMz!<ja2ae=G)YPDwjO<okcL
z<04<(qkXD4jzl?p`;PwE;v#XW$QSY$zft7-x3sSiKP$F~e9?~acZgpmQ4imhqyI_q
zsA#_D!*9OVgKx>tx8Iol&!YKWk8=1T8~wdRqZtnSB-!SBKJ0SY=KDVE*|HakOT=~J
z2Juo7_3%|R*0WRO+i0|ph&Y^>bnbaHOcRff2}2ZN=$>zPKhKUUzC;`<jug#xSJXF7
z_GEFo*!?_wnf$flDxK$K)5doixBmY<EkoRG`mdHDMwd@NI?G7_w>wUy%))J%ytwJO
ztr_MV;=*)1k8>B!Aua>4V)wSnuyUzA)zRY1MVM*0vcB0^-Let1zKgOB<NKexxN$S!
zNG|Ull!r&L|E8AV+8m@yYM)zPBiwEnL2E50*}d35+{KMs2}hTD$K$#o(y<@(yZzXV
zu$u=#tF*+j;tXhU<1T`oTwdBVoTtLa@>soF-Y$gQJP2BoP~KVww77BCz)mi&0Ojq3
zkLBSqOh<V)A?)Ts(7G4pO>;M5QrrQAlgqmU<#9W)JnV`c<=u%e%j0}7%PBZ7VL~m8
z<NBcJrt^<*o}yPWlZNS@P&(It3DWWS;Vv8(E{|eOZr?p<UpjnjUlvw({GLM?n|&={
zmitj2=cK!^PA()4Hyz9CNLL1D44zD^ERW^0&ZKE%m0<okPfsEOi(4M2ZgRTE(7xAA
z3g@4jZpdk)N8o|Gj^%G@84epgeE1lX`fqC))?$ug>854qC>g#CCBvw7R{iyNd3Qv1
zg|1(}W73Yy))6~q*WV7s!un(BJ2Lm*f>6z|Sv#_K9z^K8W8R{N5|3Lw%hFoTpU@u4
zX_-19qovxet_ZhGuv2%>oA{!Y)tU~?INLtCcT>H6ZFE<U-M*Ieeg4*rwqQ&4zR-w3
zOG;}hH0`WsM;!C-i|)y=E{CFBRYk<QJMra2sNK_QwODQa>U-7?Eoezp*UwH=*6&PE
zYjBGBU!J%uG0TJ&ng6F1Y)_P#kX<lYo^6St1<c{3fO_4&BlUY1Zckj9IEGSpBz$`-
z7doZQHaW@@+Y(M*x6I2r%5>^Ft-vkQ$+tbxzrJ6?Wr<}CQxaQITVp-z`)5l-`x<Ur
z=-az1alD}s?VN%Voj#wqMDIQe8hYCkH5I27lqIZI)@>KKExoKu@4fpxNNb-SAGtl@
zX|1cE3g65(d+a+qu{+^!3%A!)1Pc7EY1ks8k3N`aOF%{Ox>M@=)$dKz)UzFX%m{UF
zhqc$#+16O!j_tu#)KzqCMc47Nix*F5PrO#KI04neoz^Medv-x0P!QZ3X}dbnW7*7Q
zDf<@JS6A%I^S1={g@)N<11-T_`1$suzj!0GFAEnLuTJE&FRM752<^<+leuphv;#AC
zhWDiJT~-m^Y45SeUY@9`$ZSbBd7gN~ipRQY2=)uLk1n{{s0Y6Drnxq5b_<^!#ZH(u
z5_{<##?kd3Gz0JD_bod#jPUqJ;Y`MBE(M*IKNV>`p5T*=@%hUbGoInI^J^L73%&yv
z^Z*CpumL?l-caq-1LWzCw-57_Wb@GBeHHES4$WT3tRWx2oqKcf&sUWHCAj>)`|%%7
z|Ki}{eFy*j1Ec)3#IN-tyv~G!{AwG3%->e{LO%ZyFRu-T-$LK~x1{|D&M*b*{kP(o
zZWt*%3g;k{x)lMhl@{{f6g~rX<YWBv-yFOUZivD}&SwF)`Cl_8Wd1&n{`hbAGOPC(
z<L>Nr1aVQH-?tP#3M|6ggJEwq(gt(QfZ#WQarPD*5_%Dg^hT24uq=jA2W9?(!&Rd%
z@(7w49G>blAQV|<%xuR@i(G+$3=Z$*m`3I=I3o3!DJUBQ)r?R|1OB~()$|PqZT@0Y
zNpN(CSM~7PJqkE2?Dj90<&Bl;i~IuFf~U(2MebtaaWc~){K<jf88Xu&pQd@H%<Kp+
zW(LR0%!`DXw@hY1<Vzfka+z@}lOLfWJ2*AOd*u;|;s>XtnEU1!^$eQR!!#)h6?u{N
zOw%#gp2!G%9}doz4Vk}``KbGKq&8iK%->)%ZKoYv8XAgLIOBa@Cd1sOd2Cr_z!?Hx
z<d0}cuqteR_o6ryVZ(yeeK=S~=FjhA!6^x3;;I__zUeR^^T$gfp<r`}@0Ud;vXdJ!
z7-mJUv)LQnim-V&>(aNNxccC|AzqZC%wO;;naV(!zu<lDOrXqP@P1jL$V#^Bf$(Sm
zGJlaPSk;3v9htx2S2Or>pr<%JQq9B<DQ{lnW15eeQG(20WDm{9d$*u@kok*1bifKe
z(c9b{FD{8J;NU(LG1p>>`$ztSB7@%v|H&kFWd4Frt0G6{FZhf);K=+1kE-5rku@yp
z2N_g)^AwjwKHzvfmyu;mN9Hg1yo#!bJjZ6dpuE!~4`P^tFQ$Cm^mkTdIb&bW%mko6
z7x^X4<7rc{-95z%BUiCUuSdBDL*_4X3hVuuCL3k`xUHEr$Nb}L$yvaE^kcj9MpO?*
z<$e=Q?C%RM^Mp7$v2`pLGJnoov0^cfI%NJR;0R5q*e@6lnLo!4#dx6zb|1%1i)C@}
zAoJ(sPmjI8PC@3+TtI-#UnbK-=Ff>A8oQYz1ew3baF#`xzckhdnLj6fOpHGw5`@ej
z)xtc*<6=KXCxVdqa}FhCvDqviGJj6`ir6~V51BtFesXLI^F!v3vPGWa=`mhl3_|A5
zNk1z_sl^~<{x~?4`J>2a5Hf$}$H|Hp;)Mv<kon`TWMuw+zzQJq$9=@e{5?nqWd8Vw
zfsy&!#v&o}HxykpGJlI%24wzt@xxmTnLodeyMnWk?nCONjbuzV4vA{fCckeF5@g#?
z!NUofl$0)adp>FsF(0RGXCmbPIUMHb&sk`8W*k1aUlzMITF3hvLCE}VMQ8F>B1c*f
zGJlOo5i`eb$o$d3J|6QTHVBzNX9Rt*x7mNl{Aos@Mt0oqWAS-YP;N8`nLqwWUF>xH
z3zpfL<`?Tw)Ld>H$ox5WAhv)-L*~zX)<Whlg@LD#NzKkb8r<p$Mlp=BkC_xQe_N4)
zt>OjP;C4@@vmJf0b?gvi{+O6De-u*-LgtSj6Oi_d^<mYJ`Ez<PIabc5LFSM1-%~s*
zb~+e@%pVosu)oD_U@sx_=j?FxF<#&eLgvr0*Tx1hJ!JkIdsB=Tu!E5K>tnV#Wd6#S
z05X4rjRP`&Q&|FJ{@4O<@j*Lw15-fek3|@nzsFc7Wd0lnWd4fjfXtucfXv?}_5w10
zjsr4(yw4JZ%%9_c%-;u00hvFimhakD%2E{1R+%x)cWgGw*g?lW)3qt{7lh1T101ml
z98<{r(cqX<^Ct+IKl6ir#ha`Y9@S}>qIz2?ThSx#NV0pr9fZu^7vbo|qfQVqf84me
z_(M5C$o#QZr~a?Inewc_bR@C;KDr8Q9tO<p#sqr`VZV<%dV&2L`q@W#erNo=@|eOo
z$V-c+0g&VC%N{`Hk4HYp{57#+$o%CQ6Ec4R#N&MIEwru=FZDYze<8^HRil)?JCSZn
z{Co_l6=z*`{B~xrdS4G$2r_@8kg7xGFASN#+u?|tcJ+M~X}0v`4YJLBPeHaz`}Rf=
zm-L;2LND&i8-EvB!S~Rc@K)P@0rCaY;0y1yGy228DIxynhr++Xn?|YF7)#K+@Z0|A
z6)1!o<8%}se#f;vvDe@azw1wb9N8%57kq@Jz32CT2aX;rqR9R>^4QneX*Qc_7PO9w
z&F4yrzsBh6aVihv40un&TKp)TdmQI-IL@Q9HyUH_wTr8e@(>*DSWB)(g?5`AWebkO
z@id*S_-D5}PTowe##-`IRBP{doZNBiv6lRd*>7;1UqzUY92!x-1CEckNSUT&5nFW7
zPUA={MM(>=_B+l^dZXhkS;R^YImTxYdnMKqDt6m9*%6K_FFkP&FY&Rgo9tXVQ&9x(
zvz1m2v+To8!hz^$KdhzI#+Si#Rj?^MR9a(vIrQ;+#O?Ie8ecwryqEJkldf@<W#4S4
zaV+@3%~@IsJ;0mo47wU%a@Q(7pRRnmJ_GYgy4E#rq_cp|+u=BXwImh);2cP24lcxa
zv6k@H!t5h<l$-V@IBvvRS~b+NZ*_X|AZ-4UXKA(ZnV!4~o4?jmT4Q{sC;au!Y^<fV
z#%Fpm5B4mqn3a5B&F|xM`d4(nT*0q^EBF=cD)<%ZD)<#n7VyFz?h1aTx`JP6T?M})
z$?3;nK%$P|R}V*T?7zBSMT70}X|5a=mCUHaRTj9etL~T4#_Fc~mF#nMzmk3Zqz@)t
zEld+0Fu6M7SZPj}zbV>99E;!DAP=z>hlj4q$uJ>nK`@P@c-1wDV-*3=BO>^r4xIwx
zLsSm!kbAZ;zygx=3*gXlCI~qhg6UYvoCBRX=D6t?g#$hpxLBfd%fhK}!8VwOu%g0)
zTNwC0R)`J|{gA_Jtq&bwV7+6cA7J1E$H+UtKoo@{M>fD`OAve)U{g$?oo!lxGR=Za
zY!#Yg7GyzU{C5{z?Z)qGu(cQXNVe5uZSaxXutK=w9;gKQ7(Rp*_3Z9wJU5%$dWymX
zAk`8m>gYo%rCS2SN)S<G`tp6$>o`aBF;4c0onb*_5mr+J1Jvb!K+INv58@zr18~p;
z=Md(ko9#&&gxwvRlD$BK&4R>Q*kASy!ZgI!5o3mqfrqhTG7*1mNS%_3faRv3*#rxN
zmPJ|TCg3F+v#?ZWO3-A&ZCII@WY^Gw_ALywV1@EhJ4gHgjYB5(g3tj5zJwKXm{8Z-
zle^x&1;v>K39uAl<&NRO#cxtgoa{CcEtm|qS$rn-K!h>O@*(42T|6F>!kJM{rw$=Q
zz`DVVJHwA)wXH?OV<tF@c-`?5Z#Z5e7jpp$TtuD;&LYM*UV?8!VDk|CE`+qia>q-2
z+VK)Q953+|$4lJrc!>`jFTsh2M!NG4GlR45OyfOwCcqOA)V39HCgQmSHv!VV3vfi;
zZlfn=!NKHjEXb6!Y(w}ER<|66zmFCAWCU+xp!39sj+cOoUZS4~E++arULs+Fi-^gN
zm*8;)<q{hlFVSv-iw*%t952CV^^lg}Yb2<R_|WkZ&hX9Z9KLfnd~>jJuO|6h8pua%
zGr>iKGnBJBhw_}iG?Yfs#dLeBsrDQ;G1HWEPQQ+l&f$1;Upz?ZGnr-+b4+mIEx_$2
zIEQe0uy81f;*)_8nIfF_Ele&EUMwGB{TM5DMWUZ6$PC+YC&<SQPj(6-I0TqqNU8;?
z%qvdknB)uCnvhAefU|9f6Lb^1+=jprMB!MmXA1*&nRIgq9S!y*9}V_&91U<jX!dSr
z{~y}%$wf6Rw{(BfajDbGobFPD0FNSm98Gq64!8#tKMo==S@sKP36CkHvvbUGw<z82
zVMjUKa&cO177hxIllZp{>mjVkVpg>I))IQZV+#ZPHiQjDaPt|zI|ZpU=IUi}E?#2N
zE+#nfpaf_i=$wIz-9{$Yhw8MjCrrWJENMA{@cUSC!oW#+9o7?^JKTd5_nB042+l^^
zTF6;A&je=?-2U()zRPk4tS@54nFrw<G|!!m#50||gtI4i%q@5<))_D<7I1<cbb@f2
zr2zlY8!SHa-~8)-tV*)^GqqkboBuK8p_;Kv)~;(@v94-$e0jsFx~6#lO=Ct4Sh8YG
zb9{Yc<Eo}O-XV<Ft*)-Ct*xtFG6p}<Hf+qG3q}rFU3Grrx+REAQs$8+&yv+uHT4Z^
z>a2f9*-aNV{fp(UYN%cU!Jcky|M#m3IWN1rYECD5b#wWM;dpfu^WYOQLYN7iGD6tu
zk`Y3vLq-VU4jCa#8COOKZpjE?g6MrvY8M4Cp>T`IZ|0bHuNN9Uj*L*W*>CrSh)-%9
z!a>b(f3y&aHib|QN(<x^QeG%P9iXVUG4A-ODwLJ;2?ZhCTeIV5EQdPH!xj~5>LIV<
zz1qHEAv{-aF@iNSC?u4Vn+*jN?`&%G3}TgY2m4dKkXV6wO?aw5oRgIkGjcW1NNL`7
zx<5MH-=jam>*Khh;!Q_O0y(`AEH)Z9`Q9+w22r98Pd|UOw@HxW&xg=U)?k1B8UC!k
zNKi;e+;}FUaTl6QP?B-H<4%w+I$=;DQbI&0HBg#mYGg4{l$&4Tj~19hVL8>C>P}Ql
z{@+<0C2*nvwUw28va)>0>qMRY|LeUg?^{^Zr;t4~V^M;Qo*&5dM^9$Oe`WYm0~?XB
zWH83k?QT9wfxyrV<n&%RHHR`hY<{sT<#WfDxGUxJ6R4a*N~(uRu<<W<*t7!mK<dZc
zhE6T%W!U79xI*z+kPOQ8XK_Omo3^K);?IZXP`74{hnUdHshEio<|<5TUXOrxC6s!g
zFa!lAHYumnA4RAaT!qE~H6Lfo=U}E8H6@Ds#Gxt_EDDV0ZUO^ZKY{TO`iVdJ389}?
zHm~<bF%AWo@O6XnX22(<ej3+Q)@^E7Us<(oMUwEy%<`F2W+wh0_PztYs`C8*oV#)}
zZb(>{&4q+1D{K%k1c+>zPBerNNNOOE!EgZ1x)-!nP-7kFU#+XHqqRz%Ra=Wz?Qm4B
zqr+Y6&$e3s-|ut2=iU=W)vjOLALo;k@B2LO`#$eD?-}=;XVB#c9gg^}LmKFjh0YEt
z>&zQOEB6NQhA<h|@JUWZ-O}ae+5mn<Dj~F@x}jlJea5NDf<==jPhGHpj!8T}CU8Om
zhdcC#V$Mo3K282c_dcFCA6~=$4|(wU497itb<ksOdNN*q=&`?|cIE2khU$vdO$~t~
zHvOon6|<)=m_2FX<Y`XDs_OMkaJKXJyXe7zFZuj_dVCK(y0NtKLxj6o&}Yx;L*cq<
z()`&K=<&3QR*rkjMNVTi{Nm78&Ia?9gJ%g0d=-`-hh_^Cj&|T~M+^Upx{mSgt^Z3d
zeg3n&`Bc?aSFUPajia%A86K7@)>bz(*4ASk>f%7pOgvDvjmsLFS~=p;GN=edA?GSc
zAN5J|4_P#O>YRnX_oNzKhdduiXu_OH`R-R{9Xfet#X@s?<vE}-XJBwI)x@i#+_}(;
zi`8Nx-Oz&Ra}HTFYZ4qZRW#zX;Pnv?Rh3P2>a?z^W+`0K)YUJ=B{Ohpd5f>wTsGOj
zF~aI<xPigLR%Knrp;hy$=EiDUm+Q;}4z7)un#%R&;Hqv9uRIj%=t2y?PJD9nI^60?
zU9qaRercn#4x`}oE^Dl>sDZmJc%fN61(RIi)%#3`JO4sYJD<<N&VJ82JatmTM~@jc
zX5=ya5yw~N`|_=WUvRB`>rBn~)|s5Y`QO^N4#(zi|Bk+N_}SLq3XtH75q~31g(ZI@
zJq0^{it$&q`QGt=JneRI!w)w2+Nr3hq;J}a<tv-(GDPJvTqgXS#^$B_5aGQFV8kry
zUgxy+-ocW7Of=snl761p&U+h6`c37>(NWUWlVtr)qG@kTy1(dQMAYZ2S(YzVKHoo(
zUMzaKXxbIC{#wzrCuaRKMW3&Hz8PWtn?>`*Eos^lvp&Bkkp2Y`^<NeJTjleO9`i>N
zQNC1kxoCc2VEz&!>VHY}YURf;545A<xfR04Y!o%5DFNxuM11V*LqwrL;*SuH7g7zI
z<!1{Q3i;lK{1w7g!e-&A!ZU?ig;xo$6W%SnPx!d-r^2^{e-!q_{IK02!ihq@$s&J=
z@Jm7-C-P4fUMajq$m7BM_l2Jd`MHYx?!rOB1BEk$M+*6(o#odFsqIPH?5=^=i2j!F
zLE&pcDgm&(*+m1*&k!($bB%oSF9bCEWuVzB15Z}I`4s~Fh-kAj2K|BPFkXOAPFrCw
z;V_}u{UYD&e1VsWf4%Td;lo0P9HhKgh13ZqJy>{<aJKLm;Y#62!t;ce3%?=!p72M)
z7ldyKKM^Ld(Ah2(H>`c(LBcu03gK$u$wIR;MSZg`1zN0i;GuYdOnDVTvlj(@w&-ob
z8-&jYUlaa8NP7~>p*jPxk8qT5s&J98TG%W+L-;k}^+L1HguKT@KPP-s_=#{jv>Vv2
z*--+wivGIrK4ET-SB^0YS^fawaN!u?4B=eiVZz12D&fgOvr~k;^F(hEUMg%6UMn=a
zMU=l=^s_><PXzx%(OI~5v7cRpzWw0=q_H*_EiHtxjZ^+q(bI)<#6L>(vBE0x>qR#T
z*NcCe=re`puL%9PRP^OSvsVQFX3@6`?<9i%fN1kmgns^1wD~6j{gTSPDgL{{KZwt3
zHszRKB9u43L_qUP1U{4wZTt-C#(5Z|@?%9a7#;bugmZ;Ugv*3Y!u7&4h35**-w@<{
zUG%NOZwVg|J|g^?@Ok0OMD+J9(eDXA6rXwQXH3{p*hM%{I7B#6SSFk=JWPn&h^-G?
zwp!VT^7)4Ah9B99_OSt2EV{pt>SN5GB%CIkC0s82l5maC?u)2*qUg=SvxMgfuM+MM
zenWVh@Vi30Uqaq1qF)!jC45iFPp#}PKlc%7LqW_IwiR|1+Wi&zMWP1@`JBXhV}u6^
z%Y@}Z-w(?I(WeN{5c2tmaxNBb6J8;_LCEJOmb+8<UEu@5M}*G``5eXazZ1SAba-C{
zKO*E;H_`>d&O*D-gI_F~A3|AfsF0skNskxu8$0PkgfoQ;g?v6^euHqW@Fd~M!n1|v
z3w=K=mx{hh$j_#fM+HLSeZq%@j|ra=J}b263Y7Q#uY4+gn9l{^=LrjhRFWpYmvEra
z_q#GmwC{JNOf(HFSdV&(#7beUaHX(WxIsuQMwVyPXd)FDiMxc<s3iT8@D1VbgzpQf
zCCGB02wgsxfQ}2Pj!(LskmdlSsXk5YEgT>;>nHF>iXJOGSV(&j*7N<U%n`jvNL^0m
zFA**i9w)39QqhOyju)ORJY9IM@IoOKbXk78@G9XB;Wvc03GWi#Bc#?V>pvo-ZYb$C
z!mdIFz$U-1aG=oqMj|~*^aNq4@DSll;e6p?!efM$LWZAaJ2dekQj?juPPkEcitsF<
zJvSn~yZ@CI<zFqlL3p!}W)YNsw{WNMLE+=V9}Axq`hHtp5&gQ*o=1^3qdDM5;(sip
zkpbJw66OniKQ7e6W&SYX7~z4!GGV!pI=U=hEvysTb1nGmM4up}4F}7gAv{lbk&s3i
z%)d-%c7ver7QIvWpm2BpFVBkq3*pPc*Mz>`7n(V+ohYA+f!V?WVS6Ffh?zfBxVyiX
z$>JX(oGbMGy-??v^;Zhbm;>|%(NsWY{sltn9+SRBXciox?-l*1@JB*>&PV>wMZY9`
zRrsdxU7<bqqkLyRj{^q?2Mb3F#|tM3?RNpn&k;RexKy}YxKg-Ac)W0<@O0r>LTXU6
zAJ++~Jx%&v;X}elh18^GzWFf){!a8e!ViUi61sR+WBI6%TGymg!hXU7gu{iSg$D^I
z38|sY`bP*WgjGT;D+j?r%)XuFxDj!AGaRS;U3=2`ndiHIm>&+l&EM~bgVXNdk;}Gz
z_>bk_;8twgNTCmYxnW>1&11;T%K4Q*^B8g)gdK<5DaFn$1x6_<(q970aA$k-u=}!+
zbZ8!3gXeyK^Ydnd5tO%NFxCau5aqEizC6C1_Uj<&T!tSBeXySV&Cja`!%s8s`*>g1
zzy`GWdB=ecw!0n!-USBRCEss%Bhr2yB%KlXF_L0Jo1b?)=%Bo56TS0*^6)b;E$<?v
z{W?fG3m}ibcl^!II}ePYydwhgIE{Y)u14CgLm5?&caP3J(taLQ^n&tgAdkn1{cD5W
zmv;-&ti$!dt!Hm&hv9hm8}qpHU2w46mI0s74@cg>&*z6@bzr=BrJC;F(@0|}tp?aO
z4f41q{f&L%Mhq+urwQfef|&%r5Ie`qdFPx2mbvrb0iGXEux<0@u}-kuX7uk>l_B`$
zhK?II&fIF~-)H*aC>b?oxRw2EKO9Y%V{B<Z9Gx(lcfUQg{Kazm;&|!XlWS(5d0Bb*
z%+qh3QB!*6<z;i9%suneve{2w8b7-{+^cixg7WK~3*qshs~g&~p!|U;XO%B5pFDY$
zv)x(S+1+xE^9}+u4|c;_=9f<{cLsLYwX}R*`PJp^Yus_&mMpC4Hg{{y^YfmrDHwj)
zyrVli1Kxi!w0$vrJ-FMSpE7yM4AjWoRf+NikGkW#E$Q0H8TiL1!&c(?DUqV><v*Kp
z<<uvigtk>HuL|K*Y1tp%*jYY2&p%!fHwTlMcNAv(dK+)+fAFVp8lPX>_@A)M;ZK3y
z)x#TctV3yk3bdmP*P>o%b|+pq;9G&d*TZpEJhU?x4}2@!&ie5vmjZk%%!Y*Bd@DRo
z$?~o66zdOa$IDvydGrr{7M4*=Ji@oJVLr;k&%$G1MI*cLKlVFRaKn6LgP#R<BK#IJ
z8!Vm0M_c+?I2Szgv(Ozfvme5k;b-A(Fth1A5q=iP_bhAag*BJu<!6EB*NH#jAN(ww
z4mRxd5}hgFhUlM-gr9|V=ob7euxj`o=H1fuUgXiw0(~4{68W324bx$IyN90zPEG+e
zOzCHVmV*ht28W*orqPD{EO;$OJnsd=b3HPiC`PZdhPU^~yu=1fD*P;Xr0-|J+^!bU
z&jKC2=A4Xw*(hgYL)+Iu1pO>r0bb%q6fiE^6W}DM-wZzs9vMlzhN|$h;F0mfh3x1A
zk$H)mIiQ0?79?gsF8nNbh1(|{W8H&Ac1pZW$)zH@B~D@8Ng`7LKMQZNS101A!p{QJ
zoOS*lfu9AE=4assX3w#KnV*F}lb$E~G#E;+MB5*uv<(@47HAM?eio)-1m1if+m>lc
z{{#i$XTj@tB=H9vANX1DTok1JEO4^qXMuuq82W&_T7cO%2>4kTfv(Wc!o?sH-8jg#
zg-o-dZ?c=~{DyFNhH)vZfjIhE$i*P#XF(O@XF(m4p9PPKCzi6C89xh$v#CA&EG)N{
z3ljW*1wRX3-A)O<Cxf2_&Jz7BY$f?ncg`yPEIdt7k92>=$l^p#+??QN!G7Do&%)0j
z5`GpsfEy}G`&sZBO8Z&x29Wl%;I%s;F`A-&QrOk%mL?wId^}xfzk-U=eil4YQxbGC
z3O@^8-C2niOcVSpJd3`<(mTPQ=<u^(ztrJp;U<!=<W<^;j!2xt5xttvGnjrBe$R$p
z(_*8a1qx-=4)%}p(4n6H$j5Qv@BKE+>Ube)dVUr-JIO}Mg`WkM!x2r=Zwvh_oM$77
zBwu4b{498MJlTf>hMxtG&P#s8LBP*~SHB>69clPkco=ud5d19ghb8?ic=^MUO{C#x
z!SjPKGWkok2R{p5{@CO(JXG+rKtpQ!S$G<Qpq~ZrQc{|nO!@G$;FX_}<clu)S@80w
zCHW$VeilBk`m>UJ0YN_tUirDn_esOg0w;%l7B-NEp9TA%0{eQNSM;;MQ_1`+e3K2p
z&jQa8^Ruvx4ER}y<&g1wG&zq$f}e$Hn3{0WOVK1>zR=G?TPtCH7I-Rn2Z^3n0|&{-
z(=o|7NGGCC(a5bR(B6Fo94^p6QL_BwNxv+fJTBWzA=HN%mv{B&DzuYXeirEUKvzt7
z5I`5<XMuk6I*o@g^Rw_}lt|jO8-5l@a7FOd3jHjwlk~jtIL8k^3tACqkpquLD83WF
zubQ6)I#x}F@sEBM%*!f74dUd&&w@wCk|{L2ho6O4P)XhP{4CJ-X!1ua3O@_Ho3U3%
zl0G%m);o@o<T4Hjeim4meioLp*YLBz+XVeAyvJU{&w@9KX-U4opr3_}CNJY>VGH>5
zvoM?G;b*}+;cAl0*&h5Xcyz|kf=91Up3nB+XMsP2c|}i_LNNU-lp6zn7TQq){4B5s
z=4W9WOTf<pMVOz3YuG0IEO-p~S%{MXKMNiMeio*20^w)DW5CbC1eSoG1&;wg3)iv)
z{498_{1AQ?njxOOvN?sH1=8%4(eSfC`Y@mN{VbdeMsg(Q6n+*+aLxyF&fsU^BBSAF
zffq#*CJKHQcyM?kiT3;~JPbxxUUleafd{wi8qO8`EU;Ct{b&73@Uy^IN$|5kmi#I3
zx`hSy3OMjsg6?*6dGh(^0%NH}BXnw#!!_6&q;&xP5DGa0_*tL?_*odkhT&&{4@#~J
zKMNtQj(CJ`%X*aJU&hbE@sQGUA<At^jmMNaDeR7$x{wu|?km8epM^On)ymJp17M{1
z!_MhRk1?Bi_Qe!!?8(m)zMq8zgr3mzPH^C7f!{gkXW=Z=%lbNUvM+Gk@rM^43BiJ&
zg+wg32YwAE`=EQ-ZDRRbkjaCQ5AoRrJ{?N_68!AKSl$b$W_}j<2_d^}Ecz=j+E7Gq
z_gARnmgKqYCAWt?aNGfT_+<1cbB7l(JpmbGu@~_@sXL-*D0o$%`A}L6g<8iQmBWUv
z1APJZKDVPWceL>)VMuiQQM`J+<Bl=baUd(O_Zf^qxMR)Xz!RW<Kwd{SJI;7vNcl5(
z#Z~l7Fh1`_h&~j&gRvKz%YpHQ<UItMUr>tStYCZ(aw3>!{@CjCB>uSv=5vIc`eO2<
z5q?&VMmP!ky#q|gZ{v>b+;DzwbbRiCu!ncSNXj#Tna9&JK_@Gbn<>#*t_)P6i##ES
z>>8|(6SRZdFOPD&2hHve&f{n69uc%XF*i4Ndb^DDp8cJ0emA_ONLd00s#nC_y->zG
zK<>EQjCX*qwe}8xyy@)%-T~rhCCH<9fc)KfSQk96x$o%?fbToNFDCMgL7L}AtE~$t
z*y#~iWMAF@`dYDhgq<ojuZ1aAf>kH}r#Dx2^VTsJX9YIAnR41=hy5X8sU;T^YOsf$
zhDZw&bsiCKVS>NTkdxQKM3YCrz#oY-vBSoXaIqy96TIX+!dC2InCG`Ju>(80xD(*@
zb}>@vjUV0@Vu!q)0I$S+q`Zx0=r)FsnH#c`7=z!}nA3=E_D**<4yvTM5ghh;J$7<N
z^dN^6Z`!ENj$i2|@!vKcLo8nGDeNdiV86m}oiKMN66~1~z*ZZN9e=*yFcQXMkFrux
zXeW~QV@D2w5|o3KZFY1pJ|B+&mq#TF*Z7=IKkd>&VmWq9Ac2Fx#JV;b4g-7wCq2vA
z;MF1VRm+=C*oGa)(QRR3hsVc%+q~7m5u~sOhMmI^Yz<i-b|Q;?5As0TMggqOsiJl6
zP9Vz$Ep_1r037B7EK>3A5QVtmGOmpkgIkb302k!2y@uUy)tQ2I!M-g~|IMsAn_!94
zSg~eA3G{=pTK?q*og>oroH;9Cu?b_&92#@Nk`o4Mu(<3N&FP)C>qJ>tcqXGU*t_+|
zi#vA+|G}Cs+yORydGk^TS04+nc^2lH(L}5>M8Q5VE7qqyC>MrtM;pQuO)8oQH_#@o
zx1Tk%bz%t3=!#H0Tn{Tdn0R(Lg0_FY7#iH=^@R{vSi;VZwseLlzs@V4H=zUiGBKK0
zf<70+auf!4;X5`prSNR}Pc)?4!+s8?Ns7h(S(bGBjp!Pi8fvSW23OYARyNkIT9F#O
zoI%i=U>7kMMqk86@MxWrrlB?u1EY0j3D!{E*j(3SW<VLcxSIOr22-css}Y@NPxP-g
zo!c|Iy)39!R;;dXtX-duXCH`U|9Pz9_GVm%D~mTrpU+zE@3wpUT;_Jci=IM(<0!7Q
zqX=`M3LbVdC#4~uZ@}tVa}E1E5$|ElwXAko?J5|5(UO$McSYsOm6c}Sg_LJkm9_?x
z(Ur4`Hn2{`(#l2{b1jEqd|fR~s$i-?!;M9=>Q}7*%H*qYZ7qy8)>XmSFk@s(&j={;
z#SG)p#%TXgt2f`oE<M))J2-}0|MxbA!?Kn2;ODf2OJ8RH@fLBb=GU*ovZ!ce2z%HA
zHuDf`6{JlbD;m8FT*I2`kE^Jww3V|oxPZ+(kSlAI*=zrE?BXh5Ex5Y6s&;v8^)k;O
zu^P9a<@G#mV9*Uq+uFv8s`apMY^<hnA`O9MIqMhaNmE^YoSizjX~D2|Wn~>Y?^HB%
z2Ao4CPadD@f5@CgsfFhFV|jf;Y7!o~rpoz8YHmY)Rdr)yeM4hv?BG^@KnA4DeTF#)
zDH&ceBGtd48b+jz)dNyT!_~&%v4fYQLsd1YhU&GoyBWmcH|{>|;rJ-rD%O0!9&T#>
zSZC4!C}5UXj@t{#=;#H5XFIXHtl8Oa+emx2gPRO@ayz?S+#cRjH_G@MpW*#2;=K2%
zpC-a6KS+XZT|Ep=a0}yczC(}^c)TY&j9);(EzGyhfh}yB0vSe_fl>k+K1c>A%7b!G
zU<<d>aA1DhKrU&1UC(S`{4D0LK8})e%-Hg2<FxdZ1&^*UZQJvL<LQn3GwiMAqc7Bf
zUm~m)HVTgyo-E|cG?w2gyi$0R@H@i$gii{6d#hiGen)8f;*eK}iJ@H6{|1`AH}Ej=
zmkQSlP464|rtb~hE<WwxD97}-fu_F=%)xRZKPl`h93`A0Tp(O3<flT`+bq05$Zuoh
zTU<-vJ)(aod|t>eoh+A&<xA`$93UJkv^bH-ZxVf~@KT}aD<hwuqbSGpkb$Om4D5>K
zME*eGI3ZuilYg3Ui_r9U!QUzR$HEtdZwWsZj>hRkIa7s;gw?`k;pxJ!2(J}>TlkRh
z8R2WfKM12SubmD;zEx(sql8n1i-gOCrk9FxXNta5XmR|&pN`X?a_GXIxI(y2xK((S
z@OI(-!ncH<2orHnPIsZ{TSD$ZqGt<_5t<$)@=p?dp709cEyA6`Cxx#Fe=m&SD+2r9
zL0BnVBfLp?xA3RJB3#~B&$qXlEZVoXI#e{>H?v%gaFwu0c!F?W_Eq$v%lfwo?-YJd
zXmR3@|D@=*g?|y|<IO7T_Y@8nP9$QDlnKj;7~5RsA1%5<xJ>-r?W|5!{+ERo2M+Ch
zP4sr5#es)>-@eM?z@yx~%D-P|_Eq3p9C(zsIPk#Nm2dIiL0jB+;9tbg!|jFrFA#Ph
zLQYC_u@INZR{Ex38(kpeJ%#gPuepH5qWcT^p@jLR!b5~Jg;l~8LbJ0)`3BJ^3O5U{
z6W%D~8#l_oL-;-6_l1uMpAg!80OkF-&aaC9YvFrBs)SJP$3osXNoNUjg`Z_#G*IP+
z2>J1ca;6Gr38_a%KEDJJ?XxX#t?1*0zMaw8qAw9%CcHuD+ZTOX^xZ;!RigZ-gg+O)
zAbef;TOq$Vv3!=$?1n+N70nNK%<m=i?TQA8=GQ6a+kFkVL^MA~lYgABUbtR(qVQDV
zmxWt}mk8}X2su}azDanikYB>s&ZELz!l#9=3V$u+cQTgemt~@FH`HD<znPKm+YR9|
z|5x?1`H7h2+p`=V;r#RE3+ZRW`$^M~J)g?{!_~5#u9y=nGlz4?ZKMb3|Cl=4df`9I
zVd`z$y&Utn^}~+a)Mu6(gfhFg`vdU&4UZhQO~Zd*HW|DYjOGPUo1ZrYG%lr1srb`+
zdUi7WeSkx6zYN%~h1mT%NIJuDz3u1^GLW}CkY>4QZM-<(Omp*PEJZrlZfPIK?CIGq
z+v7Nh&Di}qNIECur$UMeZGPSw&_Q`i`eXfrM|rqCrsbW9v|k5F=j)Kia{lJ$od!lw
z-s*rnPNUzyZAkldDC0KB8|okIKpsEx1m$gpyf}F5AAcSB@^&CidHhPn?Ijf8bC|y|
zkNa&xzg)NOd)K$7dS|eITTzbpHGgBf-1yrg*uOIa<HeBD{d*i~3~x2Swq20NHR*4D
zTg1Tfa6U%46qp^sFT~DvIqz&UFkMbJtiOTa`I|3~b%NzCLH~Fk^f$lU(2`-phov%G
zTHm@PmGb!B|B_+DMvoqyN|lTlIc%gA{~Y?(-ejlstvln2`0lqoZR@G!=a|OzdAGV-
zjxKl43}1BgnPq35Q?~NSqszOVxuvZ3$r;W?<>B6!#JiL}?rbYR$BAv3ULJO4PTuas
zw>$tnp9N0#7N;n3Vf5nAmeBSJ=jigI5eF}_eFdWH4cK)_`2;7n&At5IPKT6VSv~;D
z#ktorHr|Z#-0cIp7j5p^{_6R;*GGE$Jon%c;C*xc!YPMMiH~xIzV>8%`yu6*m1k{R
zF$IzPwpUGYw?q-2ug$J$<?c48xUj-KaNOq5@Pj)!2mH^I+1pM=BtNfIXnS~@J0i4Y
zTiG|CbW(}EXloC`wZJ>p5w|N2L|zYE6|cvUDfN$z5W3nskp(ql{!|Im4l_Ka(`4jA
zZ=08!@GX!N9@qIWV`cq>rD~B5&+bHk-ZpI^!_>A4AKKZTuOeCIjv^lY7|R2C+tmEt
zO>dj`>qx5I7z+9|+Kd#ppTRW!RzwE1JBI1E(C^5w_FUJ{8KO>U_$B;{_U`-&SO{>0
z|FI8I!3|UKEjB3M`t=vG8!VkgbHps@a9;vmJQCXx9tD}%-$%D%*W=R=(hPVX`+x1o
z_q6!<B$dnZ)Zva@olVuwL=n0hyB47e(G{rSVv#tp8=~!yMb)411?X1n#xSdf=~*Op
zOV?*nlseq!v5Xu4GPrG+4i7=uct@Kk#Gk+&JU%p@3-JkRR>n)(F^x8;!yO;479)v^
z(9QVpT(1N1#84yKdt_eX2GofU@9L4J!yO-yOI<8zgkqwuMKd{<;vb)?Y-~8usajtg
z9}~X=yaXRp;^VUY@s&{Cc#)CBho~AqP-HxDE(=c(nU|mne*7Sj1&KxM+C-7<6VI{k
z!6G{)60BP)vRh&s>rN7x@^!f5Gve$};x4SI_{<!8hQh4#w{?70Hc4vyCEjB892*$u
zP+}q$L42O*)1ZWTI@;!gmJJy?+>D8Ip&LIYzJ$_kzK?CoG>>UFV7wycO+f_T6G2vH
zFSlGzhdaKs2PaE9+!UO%7XP@b1*nvQfDU&(yB2Sb-vBbviGy5Q$TS=Jka_F;hH!Xz
z2`jh?l567Mju&B&)Zvcb(N-0x!yUiVUkTLVj^8E9)8UTaojutWW?q7Uwc_6q>BY*6
zf46X>we0C|$L~?yP6__zh(BPn<m+(9AL@QTx)*{D_j?reNOw*$^f?ntIk}G|+5$q*
z;eHw-<Bw-kL($jajz6J>JRR=%k2L^KhdaJY?M_J0wlw~eLWVYEth^kOPZye{s&u&H
zKb5E{iK}_gf1$dw63=pFK9}>hjdyNh6mwr}TLxgPygNz0lD7c^W30S$P%8dvKF?t4
za8q|Y{+bpWb+~z~S+#@x<7(;fW&R@{$7MFM+Ayo*4>1Y-Bk?7nIA_OnxZ}{_*6EUb
zos$6_?rUvCk>rPL7dqS?9Z%M<Vd!vsbY3#a^3dV->K7zm<e;F#{UYwX)Zy;V^3dV-
z@`oj<p&W+}x2I!0GWi_qLx<bTADe9Ep@I%Kl{Bft{Tc=lhYq)QDJe}hQ9g9Iz4B9%
zG)#y?huh1aW--y?(BY<HCu8N&Xgm%bZm;~@B%KGvp~KC|p$_+Hq@lxYFJ+*+%kwG@
z9d4dVro(*;8-NZs&k@t%{wf*J;qHMJOo#hC4hcHkOE6T^;ikrD96H<st%T`t^HlH-
z(i<opI7mjab2vy_(WhwS2Pn|q{S!D`pn;-f`Nxww{GL26+e{(Ur#Yj=#^WlqlUX|4
z3w#>)k?(LCp~HPE2GeORgyqE%E02+wOe;PP9c~gh$CE$iXrROG&0r)+H&b!waBD@N
zMGia~q4-X9keeSzti0b+R5|{|p~FprqWW`kp~LObF^m5dN31-%AH!`;4ikSuVRgIn
zuK4B<jA$T=#^Q)!)`@pBiuwxr96vSG);o@oB%No(p~KC>)Zt#qUPFi5etbiR`z`hw
zI^5nUrX?AXEe;*-vrV3-!yQMgJTnT%Iyj!?p~LN+a5c%R*dBDaJ=)XZjw4o{N3Ty_
z%J!hcJqPXcik>WmV5s>P9BT~da34wu(BWne(mLF6=x|en>2P1kHlf4qF`&cUj|}K=
zdkpAsPvHbYhudR7hnqe&;?Uvt7|`LqpCzEf?X^N3?(-m?y|Oul4mW9b%4q0tlV0W1
z)ZvaJR^FvxB#+^oLWi3K=X^Ei3_9HZ&uHjy^Qun5L_vp}2Ztw;=q~TZ5i9RSFuL-p
z6Ne5r4{p~JIako(W~*NNZ~K*?!_C*g(BURay4t*MVS!OgI~w7M-p%F7=bsD3NJk?y
zn8@K89FK%`0J_$6*%F5iHzh!an-GT%_cSA+!+ikq@jUi1de?(iR-O)bHe%&n3@JS;
zP;OIdG^W%^VRzir_gTT|z6q>s=x{Gbsk9Dv2(j{>14BC8H=xX>o(nKV8+(?cny<sn
zKz%3lqyZRoxI0naW;gnE)XTCLFlT!@+*voFSO^N;ccNW9A0oeVJQR-QPR_-V@mxW~
z^6gb0j!X{P3dMXnlzbPJLRqoA5DJ?@Hy@xw@mMqtMjMLg?N*@<6}s7FZj3a-&3y$w
zK#OuXMZ=4jo&@GN>_zX9H=^j*;GGWo1ng4iE?`5ifqn#gpWmP{ceL@o1EE)8?^BD}
zb;q>55&2(2HlLaM&>@{W)_9kL<|*uHZ;xyH0Lr}%n)gUgdwX1xJU+uL#!l_+amD03
z3W^WGeSU<0?)df`PMCtR7egt+J*dqez)FFnws_yS(fhTiXQOqG$-fkIKNmkS=%!^U
zcKq^#uZDd7=(uR%z|A0fBYl877vur%yihaJ^Ig7Z8AMs<A`$9@e{NI0$=L`QCsGcX
zX*pX#>?SAT%fa#GyYgs+2WGH+c6!F`=Ca#i>NO9cVMgd#H;=^7wUu>F=x1&=vr&gL
zKg@Ms$Nc^h3^3h7w@-e%+;D!^{6(=s^tAwap<*XDcOsaOskn5e*vy|RUQQg+_Q$Zx
zsFnYBX{q<^?v}Kh@7`6GyC`-<?vc5No9aG-NSFBf?)`IJez_Ykk}NEvfoGlKVkwnC
z6aRp-@l7|Bb5R-CgZ2=FH9G`q`QFS?wLWFC5p~#S(rjQTROhKqZ&m_WvO^rI^nbZD
z-&3f^(&dKJ9lNJT&-YeHw<q!)5%uWpT@g-Qgw^{QSbJ{6!Gel0fj^!-WqPJ~!c+Gc
zz$@LpwCq{Z&SqyGp_^5t*97N%OCC+|CC_WIlu14s{NUz-ix&AGgYqb(+hgy@3}*p>
z{Y0d*2$5GML<G8N6BC=UGmISI4D4a2Inu(!7VJ>?Ch(GCd?t2yM7)KGd$6N2;bG%L
zC==YFWKY;-{Dx2q6P!x${b^!{K-)Z7hmdWX4T&jFA>SXI4T`fBg1)~$YaypG!f89q
z_$Ne`0h_QR_!!|#OD-hv3K~OR12puRz7TsHR0;Ggdbg0e%s3mwA$65FBYLn5DGnBq
z1qtt3@^Jsygv_%kc<HSRQWLRbA_**raeix)UjuxwT5UZ*4Z@CTBIvk<h!e0&r#~ZL
zKA5)o%fLs@0}n9bHr?fidm_CJJLZPK;e?%au8r$vkI!-OxS`rTel^lRwCn|hr?7{e
zMz@8D7d<}y+vXiP{^vj@V%OMtcx>!U{1$r~PK2lRk9btEZY^YTMiZHgMyFd~<)`P$
zYs71U;%ETii$xo^Zt_K8@%uB?+DL%yFehLn07~0wz_YQVHsO5ih|sl=$kTxV11|wy
zfgME%oHP~z*yh^IQ%=lz|1#V-(_6?^A*=76(+xbFz}O=8-%|caL9E5T8T%>NDcRqc
zJ_Gx?*m;6}6+7i$gMA0~;O0Mik@pfFW5O2E?TZ;Xv<|5B&j>cPKaka4!h7wZDONHH
znqpWV`X<TfQdmBFm^|Ppds@3qC=f}<utF*w!wTti3@bc&`!TG*Rt&2cu02beYwMZ@
z*RGmq>nWO!VFi<iY%hdW7Ykw4r5BA2+QF(JoaaW{hMQ6}D(FQzmo&^FnBO59_JUV=
zmJbLeR6K*G4{L^`jz~p|!<DCi=xHg7T9t(9LkF`=NL0Y~AZQ5zYC;rmwScgjKn$Ur
zR3wB@S|5dAVbP)ek?kWc;va?2Kgk6<C;WaWl>!IlPBTt87XD+%C95#}<&&7vw_|i9
zOdtv=tZxUC^|B``mP*BjO5P61`$bybcGS*`h1*k79V_<>3Mz`B{qT>y(uwe=C%Op4
z6$_7U3YuaR(iCGP;v~rwBR@ttX1W1W471(H8xoD9RJ2bt-W38$V3^T9V3+~Rk?>bG
zE&o4ZnNfk*OIVe)t14DjudG_V0Z}_F*vS5PM=LARrW!bhTLlPOQ!>h~8UH8~4(N(|
zabo`dC`g}a%7MO9k-dKT^2Tal^~&mo71gV%aNz&3VU8Gqs{)O!A6`+*;5GOuOg;70
zqXL1!W=)-Q2tq1Noj?Cj1iV3rB(q)c10^A9PbPZTf1_1~f7o|ZiNWIfq81yg=b_R+
z$84jqroN#mg|1q>r2R%37G<f~x9<2N)<yQTvF|uX|EpFVy7+(5phy3;#vOThMB7)a
zBmM$tW!q7niFH(#f5d-~Z3iAo1KXaq9DL`W*}~?nGDzbUXJ8APx5x}*PumT=S_*7?
z+In=*>m2WO25mbA2Fe#Oy~ni@Pw;!%df;lP6^$w<VrOig3xyo@-(v$Zmi008a^XxN
zU6ql4tgueFMz~3MhVVS$cHx!6n}l}>9~AOc0p<HPAiojq+kpI8bQabp%h5j|ae(kp
z;jzM1Let4bxeG;a6YdaxQ@Bg`OX1tX-uTVLc7_Tk3h6eH{KdlKgvSf%n~M3S0}G@}
zG17FILo}UNpy{{*UlsoYVF&y!W4R*XaN#83T;V1m^+#BKyYM#QuZ903?0{cwELSWX
zAuJQl6D|>6CcIJjsPJdPH-sMwqxgYH`R#>sgywS{e0~mP{z<~~gqI7yA^e{3N5U6`
zZwWsUCa~ZsZ(p%@W-I>~;Y#5~;RV7gg|`XKmp9~A;zJ(g*9$iZ&38BWH;Fc%-Jl;6
z{R?3fUo%+Wd~gH%h#n=JDqJM27B&k{7k))}t?&-vBf_5ve<L(s*k~^ompQg?KCpp<
zMQ;$EC45l$r0^Z#fjM4%-v;Dp(Y_7H3ej{m#dbCe&k&v~^keSq%jSc=j#&Ru;g5yS
z2%i`JM(D@jX@{3*tXCu)A)F#STv$cKnpq({j)*ZfD}S?SKeo<U;%^oI65;j2n}oL!
z(f&Q6cM2a8f0yW|g+CYnRnfl|ekA-@xV!B~58Slb-`+xtse^XSe=PXad1n4p;dJ4A
zBF23<5wcf^f1Gf&_$Luj?h4`6;@?7q+;0l+68|A0%D+QIKm5Iq(gTFJY+E^89t=_3
zkoP;*?<BOho1lwD_ZLnQP8H4)&J`XdwEGh3SBtI{o-RB~$onMQ<(p8V-JgIhqIU>y
z5PnN&_bZfpP4sVs?+QN<ek|mhH_G>8+$2P|7j_c%67~@e5)KoN6Ve$O<&_I(2<HhG
z3GM!ea!W<m3Renuw^cb=d@5>DK9w+t7YX^@oV3NL13oPJF`;jxVm6e>e^LBbgufBK
zCHz46kubvh9qQ4;EwQ7pi*R>amGR=+eHi7Zik>c<D_kh#H-5@pC2SVbLofNK2+t7m
z`#<?#7hW&)ZC1V|`Yz!E!bgPE6=40}3jZYhi!jRjF!Hm7ZG|0$yT`sM5#Nt_GeLBz
zaJq1|&~z&y|4X9R2>qBhrnZRuQ^fz8(4HH>zghI{LTWXzzf@`<J|q0O@D(A|^_c&b
z@I4_lAjr=WriAwV0saA^hYH6C4-`%o9wPK(+{_nEWeLi!5n4<e+<U3~K>jJhvxwm1
z_WoCGfpGh@dj554_v=$i`Ncy2IyFf2FyTmHsc?$0OzWUMX?#%j<$obtBbf0I*_*u)
zei`hyH^RhX!{x=ce)!L0isfh<k4td#%kj7|&Go^J<$_<suzYOeamMY?DK!e8J&Qd1
zj*g&NhCAEieae@Oq%#)8Fx(UU&Ci<#Mo`}KkVikGl*hjK@{T~-uY;shgSEqJkiYqP
zUjoBVGcQ$$FMfXK19{7l4z^o25bdHI+a=#`cSE2KlFl8l(@8O*&2Ot2bWq;MLo)M%
z$BwkTbCLGzP{gy4H<t-*e%_g&gYxo*dd4{HAE(jpAHS~pb&z!WqQI;E!4Bl{b9PYP
ziIB(RM0qgXO3UMYpYpgKxaD+#@*J)k{>D7+-xm7i&g$iTf!)2_{VM14o!)!5OS%^Y
zg8e%U{VM>E{o|Vjf4o0N8pB%+ux$e5aZUOg`^JqJSRPId%JG>Z2|kvD$)kL>8JI5T
z60E-x@chk}$2!4sThTwNdHI`P4t7Z+OH!HbGwqT}M#+xpv+a^f2Uu%qyQKf7I1pX(
z{NshI4kk129vpEl?%g-o7Ew(a<}c9arajSK;y|3m0*d`$(IO7*ybN*>`@xhs<I$IK
zDEA)w;U+Yjj{SgsAl?HnJ<v_PggMvXAL2dS4puaB7yifi!`uzujusK`VIDZ)Uoo@6
z(phxnz<3Xv!LxV|_%Q5b??Cg2_wX#3e!K_rJ#Fz0NaeD;;yv)mH}Nk1MX$}`)d&i}
z2|8dzya%>qwn9gsTZs3-s^QC-cT3kD$fK>$G2mgc>cDNobePfi5bt3b@(Vt~KgN5Y
zK}~{+^@#VtG}=(S2d~9+ya$g=$9wR|bi4<T^y59eY=USj)QnUPpTyt8Zev5+bd=0^
z4}9`WFf=0KJ$M4r@g6)fV)j0W_u!H71fS^;@4+MU5;T-Tya$g=$9wR|_KBTn67e29
zvJ*Vqf-Du;Em6g~lSHO%g|cSE`Cclq3P%<39+>8={}4S!ya$rhEKe|A8{$21V4y>0
zJA`--9(@{={rRJWFScyRuoa@i5R3OP488E?``ETjQ+gZrtRm)hG?Mro4h`ZxjJDi#
zya!H}Y=tN|rySYb)j~8f3j}P1`k-r!_dxCW1pS~O-UHKY=vsDro!<}+53k|rcn`lv
z9~JLG6%_A59aFpqkJ=;N!&uJe9`PQ$pcUzO5B{-umqUEOW{I{!XOn!W`^D%UZH2x~
zQIB;0o{`0gLfnK9@8K0A`zP+^m>$pm#K?5K2d|-Yya#Up>39!byAu-qDe5PMwC|&>
z5FLjj-a|Vh)A1fWQR#ROUfp!O2i~p%@gCY@Wzbe=2Uo}|dDC&+X)AOxNAzmG{dR?|
z&}(eyH7z#U3Q;JlcCde3EgcT$Kk{*0x+AL%vpSxFnqIsI&Q7wHa$zgvb;|L)`NLMo
z0`0-O|8vZTt&m5@lSvL3wn84Am(1bh!B)ttUy!65ZpM4K8Fxe43eiY_@gBVVVV>W7
z*b3Q8vZ9g6ovaUAAuoSyav~2EY=!9Vowh>!am;uR-lZfH@4+iSB{_oiVJqb2PfPMg
z65~C1@gy?w9=!5%ldp1GVJpPR3C4S{mv^uc;d#Y)4?LC3R%k05fUOYE5wjIKfehFR
z(U`$(g(h=|uoW7HsR;+;J<zxzT!ecIywpRicaZKx>A*oUlAS}LW$05h!Vr$_-N(S;
z0u2-;%RinESRvNqvdt7i{a=G&wnAKmb~4LWsK}?$UA|Liyob#gOs7GpVeuaLW;SWp
zZrBRhYg*VL+{+n*t&lf^k>pJrKWv4xBG4iS9*t0ZCf);I;wJw9!HoA{Z*(Cl!O4ZK
zkVnUoZJ7^Sp&1xQh_*sZ@U^eH?Ztb@$22DIV^P=&ZMLFLawcim3VFvd6YqhAgYh1C
zn_#?$r`T)Q3VEZLmb8F6uoY@Bd6{?*C!lr4d#GS}*a~?kTut%_wg+1wkIuw<@aRmu
zhaPs!1Mwb)7z4IKQA&WV5PJ|Vy3$Qvhy>$3P=whEoz6C4E95a?E7XMy*a~?J*a|V6
zE#p0S4A=_s(!zKT9s{;QXRripg}hd1D|8IRvsX5!uoWWBP8khbA<`3l+K=~83r0HL
z0|{L1lRYsvjQ3zKyo+Ef#ET*c69rqL%@`3+B+*{HhnvCZ%Bv3JJ@DYB<2|rdul;-d
zO0X4*p$Ke+$m-_uGGMD43+yqZqY<9yiUYwhf<v=IFB(J+*I-VLIuMBWz$;%M-UH2b
zEZ&2?I*UhcMDKbG$G=Rx2fmb7ya)RFa#C!|_2WIz%@^Z6j7F)ntxz^>h3JndwVGvn
zu0okjJ!$!|w|EaP;{=4Q&}$eC<2|fFy{x~GxYRA|4+4*b_>XuGZ%1=u_|=z8qI=oz
zM)SW6**qBUKydbZJ{?Lv1Ag}V(SnCi&CG-NnJoMF(dgq~w4sRJ?qguN-^p{?OKuN)
z0P7MwGJEkJzFWlf1Z0fGUi350)ICKELth1&cJH2f(7pL==sM6BVDCf!Ywmr<n}ktt
zIa<7joyJPXd+3QlxZls?80eYD;yv(lntQ+T!jST3R<(E!4_FKcdek`>yJs=<Kq1wF
z`NfYn8d?lJ(1RQrUGsUY4_~&q59V`(eUU6CKN{hujcA0Eu-}qqf4m3Jh9wvS0_y^2
zjqUs6JzyGONN_P=EB5{I9zr`Y4fkV*1p|Rs&HeEnFbUl3W22>bm-IIOwz4;R5H863
z<2|IB%mFc!l>WowJs>>xkpG={5BIp~fDic!_>fNvhd{uG{QUtRs)A148%B<WK}zk4
zRh4zn-e2y(!#0TOWu~RON5F^uVICT)Y7W9Fxps8p;FYPtE0(RRY*;>ccxv#WBM`k|
zRsG<9eVB*kb@i2s!ohG6EB|c+K1kiNmGuLz6+yd!)*6}2{0CbS?6(~Vp8Wp?5gopO
z(z|zGsqjK&{6__RU?i5$8S0^8e~5?w(hv_8y<lH<0DK&7We2c7#)JJb_!q=@@GdKR
z=>7BN<LQL_J^KCQA%nV_2McEl7YdIQt`M#gQon=sP8Cu=gEW6_6R#5T<r?X`h4%>`
z7yA1BZ;Ae+uqWQ2vEC5jM4{<9g1<!cmxQLr2>z*}uN2-QG<`+nzc2bzq4~xJzdK%>
zus!pE4P?w`(ldld3TuSxgy!QK<>(`b<*yN%ULfcPMZYHey)cBIkSt#)ObHJa(w7kP
zj}x9Oq~}ZW>FkX7n(zam>DPfz7e>tQB^)NK6P_TvRCvAcPT|ACXN0c`d*EFv<qj4e
zB%CcgMz~UVlJGp?<-%_WzbE{W@CD&p!cT;srPn_PFJ;-U3gK$u$-?3+FTX^1u<%e}
zh44h-*}`qY8-&jYUlaa87=`i>+wUOkBOE21DqJM27B&md5PnT~z3^_~W5VZzZwfyV
zPRI8Hwtu8>tB{ea$-hsSi+9STy9f^u`Y|5Hi1zjS=ZZc|xL8;vJX!c<;dw$|zkgpb
zA8t~)yM@mRUl;oN{8@P2ZT%JYC1Ons6b>O`Y-5#APgSH35zZ3d^!~y3V?Ox${(h{7
zCY9TydZ!967JgM|u^upgJ4E|2A8sKH{&&RpV?I0~+K=_{is;vc9|(PY|4&FmPMrEb
z=&!H$kISNs8>e9_ebfTcorLx(3-ePfy1$SgLpX1x!b5~Jg;l~8Lc7kRynR{(o+$oi
z;dR0rg|`du5Pnbiec@xmCxmw0hg^P|XTM$*{#y8+@DIX|g?N8y<<0I3_4dbf@aDtr
zUzm?xyuSc<*OTWLDDwBmbih31|BZUqd(pAxQ`mkTYn+_eaBAAt5C3sn!YgubqwaKY
z^UDnalWE+dZDY9~C{5tCj@vZsejU=h7SR65-~7BOVBnHz*Er@C_jH_JW6gI!8j#kR
z<+H6{2T7+3uD7%^@i#wjIT(JLdBfU#zL*YqeVoq~)1kI4%2BX3zpXW(gX0*~-_!l&
zIB<JRkK;_F{W?fGXF(qC2ma>god!lw-h_ZWP9x_zj-5KuejOy8OCgUcME>UIeHDzL
zyjhUP`s^Q0t+c!yNVCo`?A#tjfgxF5n*W){{WhUr?ti-NU3Z#FW_}-#bXFs_!UQI?
z`RnC7po9He7#J^xl<wc-NMm@bRo%G>^0+4b&2NhsSRT&LP%Z@~b+HSvvt7<R+YC&X
z^HC2xr-0{gzC6|mmRpAY@jmEpemUq)j~<>;olbqG?)0c(BfRpTtvmhEXlrdZ-RZ;2
zUo4+fJ{1uiX4XtW6ov&g*)`kB!!=uOE!cWanX~KRm)h2B0p9;o7*QUMn!F`mc=7h~
zHM{1OFD)-}jwpA&>VB<TjkERDq`S3!O$Zp?8oDCf;#}rleofc!O}euD_2kWE;azVg
z=g+P#y}o=(dES!6H4&7HZe3Ut17>ZFU6Iuixh%R{`Er$?wdAszILc*j-CC0a%-x!E
zMQ%&{vh3Z;k5~C~mposShjNLnPuJuF+icChqD@QQWeF?K-h|Mbp|k5s-LXGhQZT%r
zq+o>8|FS0wwjEu5VR={gk||~7mrW_Sc-xe4apCrEr3dY*E-%>Lzou)=_mlAMw(Td$
zwq4GdROswVUIIzor$3iGvUEYYJE8LuXHY*YTT^rNUdy&s*&~;@gWB#Y*nVkEj`Mi3
zvi#hdl=E^csaYy{=@KW^ZZB~t@Xlsa5l%dBjYiy3ETFt|aD4fYRcgmM^ABp?SD+x&
z#vkTSBR5_~2t^sA0p6zYZ(QejC>{!B{Tw;rTBH$%Vi{SH=v0=POa7sq*BLA8_hiw`
zJG`RP*<{6|)GXR976tu`BmTrxO6!99h(B=z)3m2Y{E6e39)go1GPd1D6B4nA7hO@U
zbu5YzsO*N#bZbyPdll}6;UX3V(^-s=v1cp_s_gl(DAqt?Iu^wk)R~Iv=9W1ai()3a
z6^KP~CVCc(MR7L;Di%eA={;gm&`!>aMbU(O#G>GA70~J@9gBi$+xv_~@d&yZh(%Ft
zWI7fFb)ddzEDGKU)3GS1MjePn!M7WMSQPX=9f(Eo1Pf<kQ82t?AQr_r>{=!k1y^Ap
z7R52Fn~6p7AnWck7R9|ddVyFJy-5aQQM^ey5R2j<+)MsyEQ%56S|%2S&37gi1uXyq
zu_%ghX#VzC6wU0KAB*Bx4l)yqf(oRqVo`9_72J<``rBhsOoRw1n<n`B2C*nS^0Q)5
z4B!wmu_zvZj6f`kK|GF`SQK=05Qs&QVncspEQ<9Mm5D`>O>&>HD1OdvWMWag%jJ}b
zMR6Q+GqEW6mM9R5f;av^EQ(QV=x>Te@e~f(Ux`IAoRblVML{F(U@Qs-3Ju1hSiz+h
zh(+-c2Nj4#(T(K;u_*4~iV4J`=*RW~u_#(d2Vzm=P+lMw#a7aRSQHns{Xi^=Wvm~F
zMR6aeF%XMlJlhY%qWBK;1F<N0UbTuv@g5rp#-jKc8NpZ-TPQLZi((07{O`u1;CVP1
zQ!l6dIi%^R-)P)Ne!*$<V^Poxe<l`%T}uM7DDpVGKr9Lx740(?#kr81iA6D$2Os+7
zzXeh!mMXWwSQIrB4gGSvDO10ki9h+>3^{>V6m2Lf5Q}0vt3tp0%UGXKr%isF0}8~V
zu(&UQSQO*fbRZVROv;0P`2e&C>yG4sz+fzjdw7%su_&%*dw(Ssg+=W6tFb7Kri5TD
zibvUGFct+3%v;5xSVu-M7RA{dMKBh{jVuw2ML|P`e^e}r(>bSsSQNB4_#0zU@T!xJ
zMR7aNkA23XI1H`)qhe7k<p?sdDAu##U@QuIWfYIl*q{eh;G-^osHJ03d<Eq<r5ISi
zNnv-~6xG6^xBmaYY88uu)pm<T@f^x*>iHEMpp8B0lEIHfK{r7s^khI!=$DV8Jm{BO
zEQ(i<!|)S)@tAcu3WT=0?H&M;jzy7BEDCe&(<YYR!e((|9fr0-1wI{0=JTv548)>1
zn9|y|ibcVYsqW}ZEQ)(jhnxEh-We4A7!utvMNCfua~$>}elT&z8gCQm6UZBaS#!q~
zJ%@7FfW8uY@t@F`dteTIu<*CvL*#u*-UQ>FkA|AC7l+9^$av?VGxRG}T*_V@oOdVc
zY(e$~*o$eI;g%ZjVbD||FYe5~Ov-2E3HnQzioMUv=tMaxy8PF`#FE0zcni??Q)Dbg
ziKDRh{QyJ*67aX~^vlI>i=`-O|5zn7B$Djg1zetLG}e&ZwMe-9cNG&$3xDRz{VvMz
znc3t%i3DfP<X()D4*#)ATJCR<{Tg=3-GPM5e@`*7tdNHD)?fZS=#1UumLS2HZ6^1A
zlr();R!Pg9j%@yfk=$pIaQW{qOe`-v)0cY!%51=Hav2ux0_-ODeUvnh`>c|ddmXZ`
z#g3;2&Tn5FIQ-$?35C{AKF#wcYw~!cJ_Rv=^E#g8QrOe7CL((*c5K1$8v{#FGBhxf
za=G%utb4$ECv-q0m-GP}oX{XI=?v<DV;{OA)Wc<PmM}}TguJL6`wa*FuNe+7`bE%4
zpieqVMxoo*%>>-&8wj}3Z}&1$em(1-=K6s;u!LLltlYr8#oRamF*gE1HU{lphN~T0
z$o4(07w|$5c_$SUc?m|8jdzjUb1MT28t#PKQO*md!PK{~BZEKzdylfw(Q3~l_=V>2
z?$K)N3kty&2!5gYfkKQxfsKW<;kF5?+^Q`kti_Ia2$2>hc6fvrALCh%$ZKID4k0L3
z(85Fkb_5ULuT)-L5IkTmaX$7K(y^jQ3)3g2>39p%SEcE^7ES|uj9?UyZX2m|FTJF3
zf?ZzBE_2VpN5Dp>HyZ2K;twMaJTkyX5B%|vtCB^Tfd$KEMi}H~hRU`ix5Xc`>n!$%
z97Z4`8}BNN07Sfn2@V)>M=~P^5ghhnZ_u{PS`V9pW+wmRFLS(($_)N^e@KDBAMbav
z)!;MS;NUad;NUad;Na8Tz~GO{4E}g;@I2tQj+i*iBjPPgcr$UlHxnMw=n)&eVtFl0
zaCL;8<AZZ_ls`wr(by+q$8slJgW|!c6<~4mr_Lsi26v@oItvJ#J{KW<0i0Nd&!7-%
zceUHXL=TV8qdd!!3kh?uhw%i|!o+%yPvBsph{;kiB)z^vPD$YWV<)-N*_1Zdy3qhC
zWKTREJIHPHiyAJ)|2ph3XW^E}qAd}oSv!IFKOe>iTy)7M{O^`-(+l2l6$(JSJ+vT+
z_IWmV+{QGQITvHU47)F$X_m`(F1nJEFS>qr`8$yN6n4nxcNW`RyK;Ek#x$2%_hbJd
zc3(czEC>0wn*6(Vm(Q!sN7x}h4`7??WVnrKuJ`Q2vc7Z`$9OU6*ttrlVGrR9=DOsG
ziFAa>2igz<2Js+X;ic0(XZ=iVL}i&9V|7-Ek|;{o^2l^WuLFFJVzV)4{+7ssEs^D_
z>(dv4W|Kbccbj*VkP(?<bPvk;n?D@CFMikke7{}4J-;14pBR*P9hwO{MQCz=6qWU3
zM-N!MVpa3MvmsI12XkZd(uy@BN<70MnF0KhW2oSlwiC6*86KCm8_KEa*$dH8!r3Xr
zCRvw?4rIzj*pz5aFWM2cYu~ON%=8iQW8lOTVts`3CPdqU8j*??Al65pXhBzS`&ej{
zXskC3v)u^@xsnwdfxsoH@MBpB71A-<4>g9*h$d%5d&I);p13?3?GQyklIY-6bWpEo
z?;+7asR@XH(k6WG2`=gmv${X{f^~NW>OTAh>)s!z`{2Io4o08-4x_(`@FOP-iMHvE
zE^{=w;f4t_5IzR8)E09C4kva3=L9AC*r0ClgbxR+Un)90mHD5X;7tzV&9s`F378y)
zhiMc3IXamrQhSgZUQfB+M1N7aL!!Mg_W{8S<+4|iICkjhg!IAt>;0pcyjVvpo#Ln)
zYlmnsQ=3vDgjsVdDwZ#+t6jRXVtxJU>Q#uMv8tkaeQi@kWy6X<Sc^H6=1iYc&VUv{
z!;LRywN>Fq7^v8X{nqC)!pNMV2&TbkC5XVmz#I<9hD>mc$>SF<YOHQ(TwGOGxw5ih
zSjpn$^$o|3SUh?5g6Rt?MtQh+%7VFz=Qh-Tsk*AEaq%IOCx5O`F%|O`EGly<%4%0I
zgv23p7NsVaj7g0hGJHr$YWT2{u_ePxMx^?~TVr))WA%X4(JQK|29F)Q6oF8xYEli=
zYik>8>sO_Qj~+8@%*bO>gAt;p`JgI9q^Mp$c;ztAO*PFcmjcbAYH;P!+JhSFmp6e?
z`LD71@~xjV(@r`v1noyM5o8o8W>xdb1(hpT*Ht$%#7BKIro=i9>fhQ7?DK_*sj918
zU9o2Lh>E6q-WMDk@zEn0Y=(nttgiBJ9IdR$SkUTt#WpOf+~8pGSMeX#>8k4W5P-#t
z&@c!PgE(Bai2vo`WL8gKHOaw0tYsXrs^e@}>#Azd&HAN{2>w;s)Qp2#Raf7LbF89q
zS?#jgRki3k0x8kDZ$;(Gm6c|+iIf*brLKO}3NzWns+e3~huTYV4nRJlht<_Ka@fsv
zoV`V}P!gzXPvhEJOw76}3zp+g$lqiZwt7KB6-I^sWzOf19#g?<lO0$a!Ls^h#OZM=
zW*s_tX2n7~0lZ*F>l$i#z1hR|D?RRXlMANLIb_kSNr(Yd(YV|*ZABC|i$jHR)-1*J
z)zvSBwQKFl)y)mn6|0*XP!x-5L$!rt(ZtkNSED@~ok|3>T3Kzjv4~L8+*oZ3X&nyF
z+9q7}FtL^E*Db?@*Nq-o=@naAcU)ub@zoBNqgL!bjlWQIGEUrzRd(dpVKPty|3?gG
z&40Wt7$${QzL*0BQ1Vy7T3oMjY2=i78L(n)sz0uxuF_V{Ql2jU;;<<}-Q}z7MkQ-u
zFQk%%s*`12YeVAYtC}{f=9S7O#y`vm9K~U-vMza(TfwkZ&i~0+F#H{}FB`CF`K$k}
zV!^Zv{s6=4zK)>pO8>6Q{MKW!Fn(bMx3Gh+Yk_UgSTT679@wBb6rd;%FXsbWxRq8W
z^V<e;Nf+)$w|6>&!|rm<85_pGom6C=a$pfwyli(q1;wzN?En#7p>!hkGl`TPLYMmx
z@wsA<_#=elg_DGQd&7EsZAd&)xI$PbJYKj-c%E>(@JiuL!n=eI3hiYE<o{IkZ-nm%
z|131!f0XNvxnX~(*Fv<IFTi6(+p7oA$BX7~bC%mC+#$4>FW~PIZ82X!zb%?NYOH55
zUx4Oo9%wONfEM!w$ZvBjcf64P=}2457of#_0b0x#;6utcf104_osZ=|5O&~q9MDC=
z;X;e~0{&dl7V`!4xuVT?JLua)Tg(^GbW%lm9k85;#ljK7GNHwMLH-iamkBNA3;2(U
zwwN!V-w<svUqDkCkn%0&3(#V|0FM!WrSK%-dBV$u-w=LJ_#@#9!ncH<2+cMO^1EZ<
zv)#eMgM_n%#|T#nHwrE03+i1d+G4(dwwNzKi}?aHXM#Zbe`Y%u2rcFdX!8gNd`$db
z2%~sc#qu45eT1WgQ-zC!)xu`s>B6rFuN7L%7s$1kFF=d=0<@SfK#TbTw3shIi}?by
zm@hzcfd{0wJND1qSpqHQ3(#V|04?SV&}_nh7V`yYF<*cd^95)zUx1r&d89mx`2w_<
zFF>;i16s@%;GHV>J)y;X0pDW204?SV&|<y-E#?c*V!i;)Mhs{%Uw{_#1!yr}fEM!w
zXtrO#y~cb&+ZOW$`4;m9w8eY@TFe*lx8mzp2(-m~0bWiTe2e`8+G4)|E%poe7W)OX
z#eM-=>=*DY_6z8zCC_5NfN!y1z_-{hz_%pdY{EcW3>ct`Yc|_8n=sG?q=6m8Pl+xT
z4kqFpv6wJGiwOfPSN;s)0-?o(fxIQES1qg+u2s3?g{O;uw(xwR#f*WRt5ohrp~a2?
z-(tp~AKz2??+c$$xu=9Li2sW4b>WA~|C2C`dl=^-OISdJ{0_p-!oJEMC>$mJc;Q6h
z9Ocg!9xbd8)(|0orEraKqw-G?o+tjrMD+Cv@vjozD7-~@7m@QqMES?We?s^Qk;fl9
zksHh7@@t4Hh6Tb-LVL%Ja>b(i3nvMu3TFxV;e>MeEr@umuv%CvwEH~rPZfQ(@O<Gl
z!s~^%2)`+$-V5dbQuw;?x5D2G|3}CNA{(zTAuJSj5%P-?%k>f3^8sknpa6~%f0B?I
z;4D8+NXNsZD}~j<^Mw}+FBM)c{D$y0;RC`)gg+O)Abdyodm-QTvfXT9XQ6M~S1j7M
z?JE&&`cbIo$G|BQf2Pp4{X0UmJ+GkrIifERepR?lc!Tg};ZC91w4?sBqNyjze!nTC
z&Ms-QaR<iu+yV4s+R!5`>0ZJ<LhApMZ_hcv14Wx&7U*fBX9*Vxj}$HyE*I7d8-*td
zHw&pd#rD1?yh3=Dka|?ie@ytK@EPIr!k2_^2!AIun|##&NHo>ED9>#4fjN9`0_F>o
z!mh&J!oI>1;V2<>x>$dvklI_M?YRxekCCL;3aPC{`h4Lw;T1w^X)*skAr-Yqn-2gW
zwX#URCH$lC6Ct&+nBP-Kg)Gvegw(zwJzIFB@E9Sru9&|`NX0AC)G#Dc%ZhlTkXluw
z9~b^a_*3C8g})O1PWX<Hidd|lEu<%B(jA4pgnfk6%wm3-(0mSno-g`X;Zh+0)-bqF
z``0farpx3Y%W(JWc6;$t!eXI+-5w-*m~f=9R5(RAT<4+5gYBY!Klnnig<9FX`Y(R}
z(=A@%zZr9c%dY)a23UL_qQ7D4Z0m*pEQeFqHqLc$V;;AD*m*oZs~nHr?(GJ@4|8pB
zE6483CjBmme!AzA_Vdb+#^bwFik;iX=*X|}yMw>=u{7=3fc=_}-LHeBlf<Ij?hi7M
zw=9rmx!duoVl5Z4HebdP(7|?J9g5#iXprr)J&uFeh~2M)q|+ZSA5u(c^YiLK2j!hM
z$~$i;507?fd1oN)*Fn;m26=p5@i#y36flDFwnE-&@F<Vxo8P}nkoM~!>0APN{GID>
ze%@9vg7PAxz41{V4~sAF8l+i==O(ww&?VZ4<Kb`2<IZQHV7c%2*}Ki_Jt_yVZEWAY
z+r08!O0a)<=pPQTjhAnm{Qf<PG}b7m!nP*J<C^q0_K6!YusobAQEnKRe2?bKqkOjM
zuX!Y$U08nun9%0S<2$Hexo+s+&;3F`zZ`5{$Cjir+h^Lmju<g|tQG%ko7eT;LD|jb
zmG-VLmLCqA*U2@f-g;^IOxV0$0?XISVE0O!*B!EXy((?<dU5&o^0Hk^$|sf2D4#uh
z&MbF})9)u0PTvbEp6hyJne&TjGp{alUYIsBygAf&OGPNnFEf7G%*mT0;78K@3C5o=
z^VH2T@MCHIXycEb`M_p(dwiICpt~hr5+Cjy@W_)#m;chad&*r??wJxUnqS_ov}D(e
za;Mk)V<(k6sqACtcj-U<?6Q*Q`r-ee=PS#hX1>`upeM?NtW3zt^hEB!=X&6OFO-?F
z**zeC*Ua)r@9oEyl}Au+dzX$gwv_dLj{mzpzqEYIW*D`%vOdjmcD<3~<U_&_U-$?q
zPs;O8{ub#txIcN}gE!hatobr90y)pU@ZlTbRB72S-f%Y4Y849qI2pZl7IAxF5#%v?
z&3%D|;U{6RdPfXp-S}`ocnOMy$8?&EY#6UXz0?Ww@f60ZhZ!sDQI^__G>lhk$%;hz
z91<=i|Ip4S8Y{~l4dT&kNP}T4AA~b@t5vMrOjfGh7^d5yK5STLFr5Q2uwgw0>FAwg
z@F5<CtUR$09O+YbFBj!uy!r-MvB+EapH+lfZuoutj}6Laufh>jgYhcU@i6$l@oIJ?
zwj)gCq8wUZ!g!UAPI4+C5yq?JJGorVbcdD4YgiaTf?`)^H-OF`i9TnHSMwPX62_~Y
zkY&M<PD9^dyvnNKhnROuSN;-f6NyFamyH`g8{8<<VLocYc$KqN&>0LGuNFXjKA+KH
zyvj6eD;OLpK0NCp6hjmFccPma<JJ5{M*7C9`QJsIJ&afBe*vLZFi|(4nOv%B^##ku
zhPLU#pT?`Ko6q;68ROM_{@lqJujYS@su|<ed>Th&j92sdjxuAsn$JhhjPYvz%dC5F
zwl|JW`BbFO7_a8v%en#MRbC6@ZhS^O8|CtE#?gcED$|&ed_GLVc$FlBBjrC&dQJ`p
z#^6Z#gK<-U@v29k7IJdWMowpxwjm=p5-q09c(t0+ZN86f%QU4A24;*`^Yhs6%4~BM
zRus>-jxFuM$+F-`u?Pj{GUy9;wGfNYsThJIRkLd_UcCimeoqc^Z6VWa=r!i8i|NSX
z@Nm@?d=rvsyxJdqWN@VT9c@*C!I9#3`YVCKk>YoWisx_Ogx#Gz*_KIOJ}pgPyy}r@
z<JD8G<pO+9Lhe1P+bN$v@?pHnSwe86{2Q73Q1?gBy--mqzZ;L^Bi(ssAy7*GJWlRo
z3C8&e74^@586si4I^0MvI8ywHLa!k&I8yw_8h{rZDZWeXPROsJsGk&$wYsJGf8=~T
zT{z81FE~>CrxG<K|50`$ZM>TQ23O{DIrbi-Xm0+|%zd%#Apk_}$>-~A7_V-$5gn0#
z6-V@HKF{D#(c=6*Y<G9#RaWg_|2PjF&gDNI8XTAT$ci$n<NfHOXS~YUN%E~s9Kn&i
zL+B)b&&h!Cs(CbnQQ*hSM{p#MjwcUi!w8P#(Rs=KEFUmleTRdB@#?R#+0pjNJeCg_
zukPRs!FctLmOnDduMa`v)i3d=!+6y^ks&zJ?=T1&uX>k~(&XusA242>$NDf{_421B
z`>;NYR}1l27%G~TyoJ*kFkT(V_F=rr$zgD$8<-E{RmNgrP#m6DG+yPYWWkYcX9F-^
z<vC)(kuD_z#;ZkW!Ga^5N|7*Lt;SHp430FHGGM$q)Jh;YQY^w#p}osVrkQ%+AQ`EH
z#5YE<$d6E<z56MOa)AbllI0)IkE{^uaoJ`Hp?-HT?CQ@|XeTo+A3QIQ@M-k!aZV$Q
zSHF$HbgF|eGhV$0C6ab6f$=H{oa4!lIhug+>eC!Qf+J}~phXTm7NPh~Cqb?muf9W3
zW@26Hwk1JPLwRrz9Lb|&7IBEit9Da{@oFv;pQ5n3?HR95#-T}miarL7SI;4RYN)Mu
z93#mc91x6GS(w3*wy@VQUgd3q!I5ZC7c^cy5UtR7mFu6zt7SkMuik21JtBD$%foop
zJK<`Qm#{q;uX^<AB!B6}&++N?$@|zIj8_++eO}R%hqJ(Wp@J%7AUG1kIkhrgy^SSc
zyh@Q49O-JdiQq^c1Hq9PS%=1}9s|LV_%4UWs~!Wvk<3j2j8{Ddf+O+mODp5m+>0Te
zy|Ov&>=?~X8J*?PjXurbNbyTUSyzCOq{$_XS4r^j(F-DtR~haogy2ZIysDEhQQbYu
zXr4%-ySy9U7z+OijIO-u(0G*xx9e4$D;Te`Rj>Wu`;|I5S>-6=#v){Ob9ouC)r|%A
zDLAnRPxNjsPd@)#7=UyvlEnX9uEB$munxe;l<zocyvi#df+N+iVHmIS6_W)=nt*&f
zkNpn4>(PLJUT`EDuYL_udY+DQn^Fg1N}UvT$4x!O3Ql)=?V$1MaVX`wy}W8U2#)j;
z7%4lQd-A>5rk;mkiZ=E<9Mw+hSqu>;_M8ZzC-nRjoa3E%4?xalH@XA$;<Sv#Ev#J&
z%Eg~Tu^d>k^6?SRhsf_7&k4tJr{VKYlHV$GqA|PA@yPJqU{1`ZL&*<ODJLtIXZ{h3
zB2GL;(eYR`f!a}u=<ObYGBjRgm$_}mI^pIH!9#Zuzv9ApmFZG2$71&kTE`l1BWQlm
zFY1Awz<6~e%3TebT`&GF#_S$gz{Xzz{UCWe$(vw2zWBZxd-0#pDfb}b{SHYBcQk;!
zgWLW9bq+=s_=H*f2Oh3c<MCtjM)H0^d6U|+^Sp8LWg(_%5t@ueIKDo3qveE_M|-&T
z{M~nLWgW@Er1~~iHjy}xt@P^;4Jaq{rD(ecK=r5p`OtA50opBe`{cLF4d-{wUlc2J
z=eq?MZ>ZSG&7BA)&fAVoIBi77=YKB;?>3@+9a<B{+JM7ERy&lOfN6@WN_3p@vy*Oa
zu4jhlqF4@MZUzMAy6*IL<mdH*xS<$WqFt-<`N8sIF&k~zARfZnx#9ev;6fCnjh&hM
zv0z&(5zRE+u7lGL{cGRB?U&~@+97IV=$I~vKC?4PHEKhktWN3HRHCzbDYA<ODY9#@
zK2B%0NV(lddV@E)2j_9NdPFdeiMgCZ^i=hG_D8vH_}-PW1cuuy;_hCk_YfFC`*X<=
z(WJ37_O&u=3io+GZ+g2>?9MVA*J3r_$|7=4TSOQ`2CWtQ@wZohR1H`#V&(8U!F^A2
z#R89COyo(2GQ2(Su}uI6c1i?Z-aVs4rfBto3<B$arnRD9=&xEU`h|klifG2$*pp1s
zddk;4e02;{E<(8_k0kJeVAyF0wJ@>PBRuQB^F1Qg!o=+!5pQ8)CwAD8Jq+MU={iRe
z-ozeuHiTN3$j4AYL|T{_<Pou!2}sQFh)@d?OFSad!i3!xoei-TCN^V-V2H|Wfl&pL
zmfs2gyI{uv3ElwV#LP=(JL{bdPPYc9cMDk@YHpfUlo@+~nVEwCGcy+frZ*?|KxUws
z%-kH2nVa>&xmh2aoAtrDL9xu-pjc*ZP%JYyN1(;b7S#q0OdoJX<2Ba)V<IzKHza#t
z$2<|dd0L#ArxW*_C!f`7p3=<VJf)ezc}g>b^W-yIGV`=JGfyXa^W-h4H6HOkdTXJ-
znDAB?>_(aJh&3L;@5U$=Yhl7$cP9qt7NR+~3#}LgFyWb7LI4w-Y%@vC%sK>QW_>Z5
z-)$QWx)eK334(V@97TA{;}V8IuIn7dGl0U71atR|tD1TI59EK|%e|wtfN(Q*+HDf=
z!j9ue*omENPUq{`!6y6~JFH6G7AA5`^a28>EQ<H}u)JiF^F+%_c5W_q)FyB`RLY+j
z<SYS~7ILgWtg-a479vO1+JuwCrr3Z9Czl|vw!9Yl+h!CAZb5oHiiMqNsPea%*}>do
za(zSf(CMqH>YA5TJ5}QsuWqPc(NMWEMb-1hRR1qxx(2I>!K><5RS&L)#l~W2`%~uP
zm6cUBwX6O)vKu!v{+)e>-OplJrz~#Wce7;iNAP#H&|0!)#qkV%{CRJ!+*&fqGrp@@
z*;w0Hf!+<N;hLyeR=vCuwgVNWzzrUr8$CmWCJ<N$v|#X3=_265Q~?#i$2HH?!o4CZ
zE1PK57fUPLlEQC}*0y-r?O-ca7%f;4b$dn&dPTEiy`lxM5Q~L#U}hIyoANnK^lsNK
z8cs$BG9UJOo>gA%XIkYAi57;lhrmW{-4Ga!!O9QjXyNebIk-~8#1Hmmy<*}2X?CL{
zheSK0EKT^Dt;lJuihQ)UBB!=0^2fauIi*#RKeaBhKAMQRGtjryLnaJK(Q2;!p7wM7
ztvA2P4t99US~q1qp1>X_)<+Awq2I+cWNV^r+~~d6iH@8Q?QB)DVrP7@!a>`%!f<0#
z6Iv<tL}1qXA3+jF2K~qj&psj*is2HPwmXpJTg8F}lNNq)1GrY^QYE82TaV8b#_Tf<
z;{LZR-2Q7#+xB6~hRZ=~11=m!9@c+?i5rY+JX0bXm@w#FLv<rBYsUo)s9M{sR5n&+
zOn)jG%cswp3R5YX`c!Z@p0o;&?OW2Uu5YYe@2n{qMY|T5w=`A*t5;Sxtf*d9wc$TM
zn%RGd>00LSRKXZ@Rr6}!)~O<G>LeRh9H-B3{c5*JGZw3DTn5vqzs=@tzolEFv)|Hf
z*?+mE8{W9#v2I`S&iG?uU$$;#`NRJ0ZQbZA$J;VLm`MLS+q!Yi_q27hYua9H-Eb$y
zh6nY(%hruQm8nZ#E}SXkOC<97+J{&tTqE2hJVSV%aJ%qI;Y~vR;HI2Mg+CQOFMM10
zfzZKRuza4dw~)V$$>%!=VwJE_xJmdGVT<raA#EU8?-}8%LeoJ9zaM`x1F1tooGhF#
ztQ4*mZW5j^yj*yb@E##OmQ&u(g})L0QD{2h$miE)mK!517cLT>CcH>^rSJ~nTf&cp
zU9kKqZ-8*D&~&H4H>aS$YVp4=yjA#w@CD(U!aoah@bi)KI|~;GmkJw%rwA_=@(UU3
z-7dUe$d5wgzao5Jh~Fi~r&<Z~dkcpP%Y^fVON9+We!^zGt-@=Crc(v}k@$_v{N=(X
z;c3FH!rO%R34bj7r7$P%$>|~-C>$@GAv{X>CE@YHvxVD)HweEg{Gsp#;oHJbg$4M8
z$Z_-%4i|0|o-ce<_^j{)VJW_Ku>PUKB|_iEtxohN;pxJ2gck`f5#AxZM|i*R2f`<W
zPYZt`d|CLm@Xx|d_!Pqa^%ss6P8Ti~))29F>V&I_ka4{7PZw=AZs4CU{-xrZjT`t^
ziT@4p&BhJ<JH-FK_-5k<{$t`lBfi<Vf&ZfTzY*VT+`xZde2aSq+HBl_G2EOv&O#z+
zvvC7<5x<Z41B3^PkIScx8>i=9b?ZBcZ!Z)vKgFW^3rmGlgfoSQ3hlmtdQ|-5{4NvL
z2sa8(5uPQq`vb~fE&4j)%|d=6p}bdwuM4R*Nd9}mkAxo!;UdcNvxRMi9fduGMM8UR
z3whM#rQ9*X1BGS6a-rE&quc_~i-k*swZfIcwZh|trwYvlIpka@daLjOp>HGggy^S)
zyW32?DgL`cm-i3I^=+q2j}UYh@edFV6_yI82>p0y{C-b4#|oDUj}z7l*9%V+Qd^1j
z&JtcM^lhnHL|-km`y$HUDw?0gS)W=}#1Do1a!%UieGC{Cwik914iHiykmV){%Y+Mr
z<|!NbHKM6j!t&GyB$^F5@C?yZ0VRKT8!5Zrf`5(jzacbRbMU_-`d*>MDFy#=(bO%X
zTm}drQZ<kGn(%Gm`@%m9ecP!xPHdLX6Lt{N)iwFM+e}f#fc(kA8NxZjMZzP6ON0!O
zz<S3C>xE_u5B`;+uM^T{faSj_v^c7usWVFc{lfpx-gm%PRi6K!lRGo+O~UX72yh`m
zP#Iwe2q=MsD<f=BmL?%2BnkvG7%p&AM`fuDYp{-5@mFo@UbT+eYOCO$NEJovsMb;I
zsQ>Txd7t;@1h8mZf3?3q=aZA~`#kS{&wIu_=lQ<RBZ~4|0X=O<82`NDtBP+ZTCUXx
zDu1EK*VfDzR?JYOjWYEy#jc9@q%Hbhik6#ogvv)Mj#9K-Et+1iyi!FxHo%?+)(3k1
z0Z2TWC1}qhelbpgg@(P}{)?O=JnSFf9C56<;nF8tcl^hp;0F)c1}Ivv>3TxJFpnKK
zrdw$v5$3VumcZ^&%bLk&;J#`%8#fXPJT5tf8u3vc<^u{R7Y5Tr%455xV7GY?bPmV;
zd@!zScC&Hwps-=aEyUzn#Da9Qab=Lb_4*HWoHC?iy{wP@Al75Ic@T77M1nX2y4ko|
z$lmhi^)d6B<>65yS>Cw_+dK$5pCbY1zuj!ynNWDkYw(oEVYKbrfUwQOGSUyib=w{U
zPuzNhz2%*a^4LGN4?~$O?`niuUIBJ)V_?m&2+!koV;uJz6>YlPx_mRvQ9;*l#yPss
z)8AI8%l7wo2xE>e2FSJm<#A5hjcwyb^h^(D1Jdz11;g_XIY+<6{5ymN=w{2yhHTFb
zMqQ5fJ+Em9HeH{-eG3ZW&D(xCNBs)=50vEl=N#o8CKV<*N9}M$eE$~mjf|f?a*j3$
z=V&uHM;nE6G<`e0>`mEjeeAhwHzc}lJ0@{lq9oDTIi$Lv`m4YG{i}FcP4!|4m6iRp
z`X&i&DSNB>eF?e4ca~)h%sM=4fYayo?M3ipx2bq@@kV&DbK%7<ciZelyXvWl97#J4
z{_1kdoSxax&V+V`YG;(WJwwoKgl>cCHk9qj0wSO1<J}+gIbOO7MhgZuqcukU3Q@HD
z2OiH4aIFB3CqPIE@Q&t_$EPFOjYV2Gp1Yhe{y-4twvQg&QYN;W#~6R;UZ~(;t~K(2
zuR}t6Ghe3!NqoClT7H|O80Isiub|BgW)1tdG3F)w^LK5>r|p3McKi>1f)ZWdL#QRt
zGdh{sUSnjPghM+J8?1C=E1?Vf1K0Zayq(I2n!t4#&p?^l4=Dma#rI$cX*{#qB9y)o
z0s4~*T$Oqx<jCjv7q}+09BNo|M)-6VxIVy|l9ZglRv)wa_~aD0vBR~9i~0lp<DkP}
zods<s!#+OIgbtDc$@&zDazcH=FCromL6T74)(oQ#QgTB5v_^kq1DYA?mu?ymj_`3H
z)US;ZGa}%hK<r?|tnAWdPN;wSAElr+7^p^s()gtR0e0ydE`Yy85&5A(Fu6wE@3Vj-
zQf>cQQyikAKf)%3hN>8jtYSllshAOYm>oJ&#jHpPn|73nZ6fzE?{F1!B79#IDpWBy
zLbh0Fgo<&eRVD@`?1sjMxu#Nt&fi1h(irBbzs{0NQYq4aJ8~nVCrHOg$%*hge`vDG
z7?QN<sCySuOP4{(`3SYGc0<R7=@r$C_wlV5X6a$}sx)YZz#n-VEeVyU($OBQ)gx?J
zXl^GCmQZp6eiod@*IV4RhJc@I8-S8S2O!~4WB6o<5x%<$Ey-q>72VEeFSQln@Nm{;
z@drtD=$7z@NK8sj=+;)6fs~xkZFVM*k`uaJrEp{}+jU3kAOQWz@v%2_r;3J>6S^yV
zg4CQ9naRX=Yu=p5`xGCLQ353=az4d}I<7_YK*@>l$u;zF$9qJ~kK}W3ABnswVvooR
zC^GbD>X#xKN>1o8t;kSvLXT?)3?(PDP3s*Np=E#Q$!s4WC9g2@dz2A+D!a9ahLRI{
zR*Nc*kp2;RLGzYGxTZzu#k6~+zmp<#dKcQ!suciSk;v^7U(FbU;|{7w<P7#`SCnTk
zC^->QGD5HGWSa*H2ah$gwv~UJEp3nGKk9K@IwC5QQ3qXuoIU)ZvXn4KCsxC9LCG<5
z#fg2%!2l(vQM%xdk&XwsjgiB#L)l?aa*Ui2^D#XrIVOKrj4xM1pyU{{{Wh^z*icY%
zOngCXIb~3CWPzu=0WtpQ3c;V8i60yzB_{+*j=T&5CFc=zA_Pi~xs(*fCa`=^a!mT-
z*jVNVCC9{%7S=}yl$@9Fv_eYGY7QePIVSz2*q4++$>HFTl5+uNP;zA9DNu5FUWGu(
z;i)8)oUN<?lpLNTLdjW61t>Z1p$4Jk9K$Ywl2d@85lT)MmI+GEXOaSxoPeLFf;mXH
zA+_fqiO9ww(LA&%;3xT`jr#~RoS>ehRN3SCfFxo*PTS^0$p0o3a`opdl#>~k51yBK
zRz~aAa~MI%S&7c%3`dTPP@WsEMT(eQyFtmJfO9;?B`iXq<d_lk$Ns?ngOZ~&0yVPZ
z0Y8h+Nub<lXt*2Z0%Wl;{)Irvk=4jh)Daw9P;!hMj2(uGL!jiyy_Wvu7<dGkwAt;p
zg;u77q8P^56HE$!ax0O7t>OX~Ay9J6arDRdQX~XQ4il4-)4*1PlEd2sDLH;t4S#Z`
z7o%fQHVu@VIw{ZilM8{8a|-mNW-VbaLCG;ETy^Y3)(1+Ckr&5$AzuiT93wA_ZDD<&
z<aCl_4oXfT6M&M_TNI$=kh~CrKRLF*m$$`@t!4^Pa#(~=axQ0`pyU_@C^_#?0ZNWh
zfRe*k1R+pzi~^LLN~QoM$0$I_;g5VAT{#~yU0o;bI26xT$(Xh?G8-jw$jC=onUtIm
zC^<Dy#D;TBLCK-OF(>;g1WJx9)&@#W8n5aUq^OSImY_#GkyLK~eh8GDpFz=qSDg?j
zIXt)>&f-{slEYd}{rB2TIZm)0lE9xFRk<!N12VfY!5%?4;OB{+>%K=lM-m#oFAw-%
z#s4(U!L&4O0H`y$>;Wh_yz+sP!#4~eP;zoaO!51Dh{yBTy=YyhQTS)LHK2Y4=c1I(
zRY<oY&hIl$oOQWzu2Z3u9Pq931|n6Gl9LKb&Q>Vmi<!3bwaB)j^F$2M>7BVulJzH-
zi9%25%!P{JPwsW}CUvD7I0^YesnDfvbhCRvz#}34w+pAf2LmxY(8dbTywvvt(eqF?
z4@MUhpZbB7Q({j;pZb?T)<ej~2f5HMSlWkyz@t!PvWTwkG3@v14419s_LKp~eFxEb
zn^2;=CXeAlL=48Bw}ra3qT}o2ld1cFrL4>2>+-803k&CFbkn^g%F6i}@j>kQcTjh!
z==iFYuVeF{Mx)%zM90r{mDuz7{?y%=u?~4=Aj>rD`P*2>Cei%>@>1%a#6Nd)l#S;r
zINqr+Ok8m<;Aj8-75<DR&IB!SCe)HR6K+YIN%az8Fy$<9CfyQeGFlR6BHr}mutW`U
zCe!eC4)ABbhCg%Zx8u)X4)FBk{*Re3ocLeIgyHWsn0pf*!)^#K3~e(J1m@o_6UHXm
zn+cOIB~2mNMEhsL@HIvo$tWBc)67|f(b#=hTC0hHDMko4F)+sn8BGkFV1%qD22RE9
zI>(#|I9r0V2%E6O3zNTzfu9*6+{D1WM#yO5NU+g+G5|b`mgZm%65<UI5(}-xw0Smx
zdn#N~p6ui<0j-51Tc4g(!Ht#ejz`(tEswIfdmg3f=CYR6G<SD)b9YbicJ~x-cTe$l
zcQ%S@-kSS}8-UqxUqXB*?C36modO4lz&#b*l)buZRV})kRC>FcRC>FcRC>E>l}*jv
zo!Q)7keZs0?s9K;mwUTA6D>||{SY#}5${{~LEOvxmW#_c`il+!2OwxNOeIt?#yOTy
zjos%gb(<J4v+!89b3JyrgCksuT^w#PaJ|tJI1km~mYtF<*&6pD0q5s_*czO^-pwl)
z;;!<~I7K?Z%P^dh|0pk`s(-)U6*&5P6ERY}L<}5aC1N0yBw`?(Bx3lRi5O5T5d)7T
zYDTZL3_LE%$6m~sb#BrtQdF22QSpEjh*~B_luQixM52ZPFfp2W7zM&x$mqR4??@mB
z92e+-A~VM#*ySGtBjb~<h2r2wH1;;Gg);Z1Mszc!RPD<<kd12L-^Z);G8!^`qv5S5
z1y_JQISb#Nx1O)@(Q|;3&}(A<c(1BOwY}h-qNbvuSNVdP^7@)Z^P#M2Tm)PF+C{zK
z8HQL79esWzW!Qhi#m7={2xAQY|5@)k;$z3S=lFj6+0pa51-}9plYbu_;Tzk{n@d>f
ze~+J?y<7zS-*de4{U9NDDO@r)Esy5k;eLmw{I_$wbHL$FRZZnQ<MpT#B)O_udZ;R&
zUyrK>IH48G%0aTLtb~6alBm?5mQ4<#6XH%3awzU$aO<<Md;y+G;LL~qeH?gs8xrq9
zuWi$6;h`!Hw{Y<hbqnL87S62%S9D$+{@^Mq>+5Ul>f?iZ(VttdlLo-|+6lFFhy1fn
z-u@v6fse@ltsDgJqrNX`d1ADC`_sW|M9=2KFH-O3gXdlE=5sQ=B7QpXOMmm`bFk8g
zXWQG~PFt}lut~BI$ivRxQXKQWI0)wc01iTFX*o&UrBzr6**=$wM;=}qoRP?zhNkdC
zH1Qb4GQ|rOf2??`Vh~81sth8!%H9xZ=Rs^o#E^6&B2iD(_g5UEI9zeO;xtA6s$@Cy
z6&EQsDxRgdN^!j++sS-CQM^O(SBj4+3YP)t-c|W;ieh^Ty>J$QM`3_j-dM#l#S;|8
zb`<eqGYZ_I`WqGRRs4(MSBg>m&|tZ;PCl@w%0m^$D$Z1_R$Quhp5i5nS1aDE_@LtJ
ziXSSb;AaZ!%~p&n^7S+Ia}-ZhJVWtzMX`-UI<b8Oex!OIehD#uD@DF_rd*)7K=BmC
zjf&SPitQoN|3+o8F@(HJ<xcof#qz`!5Gb~PKrWg^{c(y56;D&VNbyIC|D$-1;vW=W
zR(x0SOT`E#I?L~<*h}$9MOjZB@uey+R^(@V=Hn-1VqeAKiW3z}6;D+>UvZP-^@>j`
zzOMMOVgTnL%WtdLP4RHWQHs+QD-|0R&sDrk@jAsj6dzH1QSlwcFBQk&GRXR8Dy~<&
zQt?-c>1ifid&R>P`za1m6n{M^Z<5N#D9%x=P&`BNJjII?#a|EdZ&bNS@fyV&6z@=c
zM)3{BPZVX1GL+LE*D&_)U?S$kp^CkU=$mjE5MQM7(TXKR=*5o@(#=+Vnd(nexmK}3
z^($09OL3Lz*QtD&;^nIUiOO3QZ&LkTD*sCHLDfI5@{@|sss1&UcPrv@*uq9uuJh<W
z?>ig^zOW_oO(rp4v4>)zVzJ^l#fge?eMi3Uij(k?*0WP_x8mE1e^LBI@he3iug_?g
zaM*xZDsv%W>N_ePtazwmU&X@}xfTr57b=Q*2ITQ7AEP)+u|jdaB0q#NzvUckR#~`l
z&|j<a^@?{W-lMoDC*d{K?^gU&@e9QW?+++9TQRPfuec{Cfi|&BKTL6y;uuBY-XZ=N
zm4$N$`7D*sR}>B&^l~2qZdCnsik5qDkIKJRd_wUV#odaQoA8Coc+iq|W-8LekL_-+
z*h#Uw;$eyd6bCDgP#mSm50ETJ?w7y{mFFw+V<h7*Qe3aNL9t2kD#aTVZ&JKXk*gN6
zock4jqxiTYzjZR6wn@Ytif<{tt7y3ha-T*z+@72i+(Yd73{mpqb}QIV$FB|LX!H60
zt!(1qHM;j+zBu^UdB857<IN4HpKRUnAGcIaSJ?(ATCnK~pkSECj~mlHB_Z>V$B!GI
zw{hEX3bAv`h?@`f2O-Qf+*#jP?6zzKVTkBBf5Sb%ZZ<9fg}1!oxZ~`^JYsoli!JXM
zgl!%K9T)dNyz5PFHm;g+NiF(~pGSOlw405a2ZguZ{DV<128s1jZ|hx(u+4*@(-uFc
z;tc3!<LV)M%kv*<&H<LkZrk$CN7&{;&^a9C@m#T+jXM_#Z+UGz<)Q1z@-9c%=3yD5
zP+qY;*q*oz2z$%RM|nI>Y#)C?+V)+CFw5h7;PwL~7=iQIZj9spOGTURk&gSepTAGj
z0c0!ev~T<QyAkVcUr$ee(WPYj{(vyLw^$0pzf(~j=cL{2SP(ta!?_OW3ZRTZ&)<~n
zFUOsAdWOq+t}}clLT5Ky9`kt94MY20wuyi?9qi}(9wGMd=HGtp=LZxF7%WNmZ$JMj
zzk=cmq&bIs;J0u~`}t|P$5&@M9jZrEr&OPF(*+6l(oOK$ansI`t9+|w6|D=Wto5xs
zZrjGh^l_iXRwp9PrbNchsfpjkW)^->=H|^Fd3oZG#p4pRly?prvF)(xA<px$9@Rw&
zTG*#MR~5E*x{g>gGG!a{j4SM4cA})H{@N7vWm_f1bzhs}mt}8DiZ}O4@r&&rmfgJD
z-Q?T69`^c|!(P84;jZ&_OWEA9a5(JnXCyjQ|2_76YzU8**yDR!*l`?N=x%b4Y+dH`
z>MrSLOHGB<{hdAgldY+-G+!^;{ck|Z{?4ys-gM`q-yu!6uFQ!CT6q63cK`I^u@Dcm
zX5RVTG)#&NlK6O1?YY7BpElPpXU`|31ZWfHyBK*>lD7Z%BgR*QoGIgT<bl>7=+0FA
zm}6o)o&?|lJWUlX`cvlToJCbQ(3w&=L;~j?oPhTbV>tm_>)h9~^<?Dny@a-cA25&M
z9mwVz+?tm@*rvU}9B<$sxB{<21p`m~54J@cTp!nx23LTM^S#T+Ithokh%vbWyzB^9
zfX}a~zr<L8D-dLuivxfwK)taJ9feRj(<@hiEZRr_O#xS64b-qXi}0xlT!Gez60X2%
zGz(k-X7ydqxEnh>gQVmNT*NePcsaD04Ewm6IJg2Fw5${;$Q4LO@sTb_0<HkVs6)8|
zrbd6{r)Va)0!9o+xU@F70!GY;@M#lV0V7(jfIRBLeMi854XR1oh<{y>PWpzrA3+i1
z3f#)N-(UepsFMvR(vIQ~75$OdkriA4Tlwj1=r9$NTmh{-vXD(XN@LqZ9%0_3`wnBE
zU#PLUk<A<okNXbZ0)#8zM;(!$;HZKtz%WPMPq8GGqHqPCraVD9CR~Aoaen|;fF1Sa
zoeg8(a}a8S)Y4^e1^$lOgey?S(q+7lZ^bZ6&jo@jV7lRte2kWWD^Mk|Nv;3~OSu9p
zIE~h^+_i>)|5OOz3eYN-Tmepo$l>hdl5B=q(GE7d*?os{1<pjt<O<Lgf^r2kgK`D5
zVagS-$6_v<*~}GK%&PX{3h;oX<R!TRCT~vUGv<9jMu}X3^%NiK$djF1fxoh-hdaJ2
zVt!;S2ltUkD*)VgMEINzt^hrzq~s;J0;ZxQSHN^2$rUj54vWxtGq?i%C2wKmFC34j
zvWrAaas^CL#gV%>os#Z5BIIa;EASrL3I_uCx({(jtC0Y51s<pPYQ}OLcX9<TV2^f1
zc?Od!(24c#>Ar(m+sZ%AmbT=?n<ef8eioj|sDti86Af2@qZ6xVxgPf&&v7uo6}U#a
z;E%n|cyI-b9F9$5#o!7UIU^QhdXM{#+u12_1$N*mfbKg2Oz&~u(Zmq~S3nlT09QaP
z&%qTi13EZHXOiR!1k;#*SnMfuf?NS}DJhIiWBDHU9fhnPTmch5IyRK~!4=4m{3Wp~
z(Pwf6O!<>yxvU>t0S*qi0+%x$T!A~Jy)$AwugDePsU%#1D_H@!0z5~AD<JeDa0NP{
z2H^^v$|AuPC_`6;E5LCkSKv@dAzT5T3dViMZlv}cBoWy-T-*2pA>jWl60~tSp*cZ4
zNvX2O^Fv9*e4Mt;iI6`B3gHHD7Rt%2T!E=pM(Z|l7{L|bZ`hnl6ee7OCZveTwFF!N
z3OL7O@3A)?_Z>6=CRadb1Zrf*1AZ2tQ-X4ZEAS^4)f@lF6`;VPMsaY#6)<uzHWn4{
z#TEDriM82=D?pR-n2=+@72w^BMV-y8;0l=I=#MqBL*NQ9F}VWgu+`uS@HRoNz$<Ju
zxB_M#jE)Up(>(4whN4_@1-434XNX@6as|u@R~=i!`oI-1ax+)J$jf3sXMNxbOhEm-
zqQ?qZAh-g@ivnB$zJ?}OfGrTNz$T^uSAazbS3p=O;0hQ8xB`6BL9T#NfGbeW0R&gT
zD8Ln%%@p7Y7=?!`U}_;(;35>yR>_!xD?piz5*b_p%8RUQxdI!Zi19@cxdIe8=5&rh
zuE0-423LR=MG8_BxB@&lJdsp3T!9@>bl_EoTmc^34(mBq;0mx-Q~!H56Sx9=?GCO0
zRk<!N12VfY!AQLc_<5q|x;**pxsZ==z~2i0(>Mo*ARrBZO@CMR09*l{k>Co<V#VMJ
zj201G0eO`c_U}ULI*|?1%oSLRQaUe1x)t%M7<4C&-EreraymI3S3*UuKowH8;0nA5
zMf_x@RjvSELY>~ZH?mo-KmiIprSos00at)Nn#mQo68S<8A|@3cJGLTwD1?lu>s@gw
zf#*ZSgE$Zgrt|G}jP#_`%wV($DS2dip*^WtR!)h%0)1+BFoU1<ggC(UKT=x-17RpK
zSwvTt^jCLKhRY^%<7-TA?mRqi=XGW5;5>#4p&X1oZ$6LA5qWIOnULAdJW?^;A$eO7
z{uOq9!^<OC-yNEF0`h(UnGdn~SUA&hk4$5OdZHq(Bh&2x<~>Su??Qf(y3g<rZWnGt
zp4Sll3ifWh*_J}l@hZ&kV%>g)f9{AV8_x^!xztT$y(81v7GAYCW6y^-4!0<kP5v`P
zzKYAQZES!pLLHaG_!$pxz&{Bs3-~!S2RH|GH}ZeVXUBdx2T8Xk>c^woKKyuKUhvfC
zzBdn{z0v0r<#T{@8qb)$wnAuN$V@mF6W!1a7+S???@S^v|Gs$$$R#hATxT-hF>wtf
z7+@1@VUwE}VhM;~@|If;M0f-sFc<8xS2QtTt87VFVBR*8L&ym>(Ntb^JX_LI9#=xM
znNLlHNQ0IVj=}D88nc=hn1$VSrV~yzdVdoGR~RAO#K3(<$Y^3<hY_-x7~tbFvVR2l
zy98$w4wmk~>YsrrMu4F`0{rUlb71w~JTjA!!EPz|-I{E7G9VWJg-8QB1%Z2pv!*0?
zij&*ubj{0XqGt3S+N>sa>SXL`&1st`^Od4EzrTr^d-u?Wo2YqV4{b&hH9PjuW;JmH
za?v>$?UxY8Vh^%j&<+@`OUhyK6~Tcp@!qlE5lL>n5#qeX93gO#Pn13>8Q&b>NFiMT
zGy}1N96?|sL5?82YP1A%#AdR+ab|L+6S(3e=7ihCzyzZw@R$XhM*4xUhp#0efUV-O
z^bi7g1ve}Wb52aN=S0x?(4CU!dXD`xNh<$P1`27pH%o<xDVEsDvjFq4r=VHYz-30w
zN&5q%_MZ>jWYkvxcnd=6@D0Gbjru+S-?T!V@fgsI)#Se;NGGirK|(6_6!2yEo~ym6
zCv!#*GHU-|;Ao@f;FKD5xD2@1s8O8RcznLy<`yD7ceI7T-lsb!ITH`g;A^<<O$(q{
zf*tV$4nq*}4NksH^3zQe!3@h1=Z6SyFlquv$mZY)umw8`BbX6e;=c*uJB^ya!LvE;
zMfiRbMKFW8B>V)zJB&JtKIh0dOeJstZDyV!JxmmV1M1_+G7N!)(GxhhHVaRpX(o!m
z!48=7i=^&FCWgSFx0!g>@k~Rv&?eb(@jpdEW}Y(0i>Y_>%GV>A&*_FN-_E(n0lLb6
znyyk&zM!)7r2c*XLxh!~Nxn+@f<Rhs!0iOj85!|Fny)dAP<lMz`Whe_8cP~DCm^r1
z#uf_%Au#c<KwpGf!OI9(CEWs99iZ(N!0TmTSFo1dKm=Yx;`BS>YYW0kYk2C&4nU5?
z1DRbwV97%Yq)PW4KXw?z{!HKoawGx%hl1mzlu)ow;2=b#^+rj3B#kMA6qrmzgutfx
zo@NaN3)sZoy)h;Wb!>d8!_4R$tbGjyd)fBWzsix{tk;n|rT8GZub!i@=Kx}yzuhqQ
z-J>YUAL(sM>GRE+MXr#C7KEwcyJ1CDJjIVkr~f@-&;hR{HAmLhRyD+76kb<ReI&>O
zO9s~WS{Uy&f8Nsax~g9N;@=O7P<?ex6^)s}IHEVq(wc>f8|x}d7dO;7Bc_Zm9Y12)
z=+dcUW{oNxKV~X~qS3IGuUytpWz6coW8Wm-&MOHVX$%}dUncAf$W_)Vy9KKVSA6HB
zf&Fc=<-)Rp%PI7H5x4^En?w3qT|@2Cih6PGQi&4bQM3`b`0)DXVJR6k;b@G`s3}t>
zPJy$P3g$shn`hzN1(l0bsHiRn$v_5KDy*-WUrHVrtCE^*rgGTz)HD>3$^chY(#oY3
z)o5Jp+<MR>%NrWu(xqZSZ9N-RKd)w9&7vAKc%Ph~Z^n7@+y{kcBmXdz&Z5SJMc_U-
zrE|+!TNONGEvSJbk<x{5MT6R>m((tr53HI84`CSaB{dkor4=#=wmWo@h9uv>v55?h
z@l=wWcO#}8J$?MB3DfKlSC<;Tp&7_p%vN4z<d}aOicpfsW4rFuSJ&1x#Mx<jNij}#
zC?#7mb<BjLr<aVtVJ@x5)W_jN<s|Jvf#WmRDV@Kdb}sxmc}^c`<?>27@H$5S4yF($
zuuk4@#}`6>3=?o(eQjwqC^0xPi;H<YNs0j#reaA0xi3k-LON%gy&=u7Y(SSQc@Uh^
z@_F-|6Q|0>0~2LR?NYiLs%HTh3Z5!<UL>8^l-8RFFd`djPb^(fE^}!v&oet+&=5S8
zVXiGIubYqgj$sDZ#xz76v+0pawvh)3sm0wJ56j7w&b-=2oOt5Uh~u<Kn$)<cu^wb0
zGJ!zxSyaEcvZCg@qYu@y7m2#^iiZCXlZY=cut*Cw*GV}wnh|k&cz(d}_siFDiH?pA
z{$BYrA@8Mm^NW4-g~{Jz&A-u@=KIJk>d@SHvA5!JVDotlT5^l*#R$JgjE56TFj|1?
zt-Y0%%GBb|7L+j$ds-{JU{SnI@e#!!>R|i;#W{+2^ZqaSNg2ZYQMl|@9IrS<u}ra2
zk)N%Zp6?)tY%lR5#m$Oa6!{{C@wY2JsK}QG)IY2Emg1ikKUWN)pG+q<<-kK!mi6l)
zAFncB2QVF9KoNONh?^9zRs5ymHpN#I-&5p=E9UE?c$DIJ#W{*6DxRz;3!Nh029<xJ
zc$?xwid>|U<?mAbNU<$GkWine*iUhU;v~ftiWe&KTMP5aI_<zWRsO4DTbx#m&sXfP
zI8t%4Vws|>gO2pF?m3X&<eC3D#odaZDAKhs<J%}sP&`hNmOP9<P4ObdA1VHi;ysFg
zP<&bOUBxdIg=>WJglhy8t`ShUM!@knAz0sWiVGD_SG-tpi{j4}r{NPD^U<z^C=2!h
zSEzik;th(j>K@`BQTYYMK-lCLt`Xw9sVrP0$fHyit`X!)m4#~r`5cumQM^X+R>g-E
zpHqBG@iWDAe5+;qa}|3jE?4A=a*UTHBZ1ph{<Gpxe4JyvaEySnRpt_I)LVZkC#$?t
z@m$3V6@_Dj^gmbmHpP1sA5i?A;^T@>E54-omZETuP##w(V>|K``zsbJ3YQ4+6_hb&
z<|_)92xT>Dx|Kx8XDf=o6y#g4@&-lmmjeBDD&L?e{!*a7Tjl!{w<$iQD1K6qZkNh$
zDvF;J=s#8Y3q=<<d-gAbi1uYEik}qd<0|JXik}qd2dF$)@o2?yinA3<6>)i$@xf^<
z2(@6AVveG`L&Z4etK37eP_bBXoZ>{q{c)Gh)O6=6%KZcNtWlY7t$F<TwwidY;`NIB
z=1u(rijOEhrYQFn#J{NW2Z}VwW4<pGc>|}+Z{x%QMS1ZLd8o?8ihNJabaMXz{=59A
z{7}nXt4ISx*7GApxqm^vUS+wDLB37p`xGBk<ad4MmnA!apQ`+YqHt@WZ^io$&~li#
zxFY2}xl0pNZ#hfzR2I%H(#w4ic)IFWE3Q|(Tycw{<t$l$DR-;>KE>ZFZd0U90^4Od
zOz)}u7e%p8Kzt7Gd%(_$azBN9sLH(+4_7=wu~3nG1Lhy6I8kwi;@5GR>NK8)oXk(#
z2%_AlfwYUDe2wCsT&BBKf1e_aCYb(1#m^M~t{CL~7x8I|*@|+%hrXlA!ZC*2L*<@|
z0~Ez?8shi#r$P&3mOoKZ{HZ~nr7{ho7%%?SfD2VVNpYFtsfuSSu2SRz-^{;Gkw(0f
zn-pJFq_H;j?<#(vNF8??(-0$y*@_(%xqL9=dnj^YXvzZ=2P+O&EK;1PD1P4%rUeu8
z9j{oWc!J_dij9hADAF8``7Tskt++vvW{`}(O7SO(KU4gLqAZY)@ck<PPEnqh5PnAG
z7Zm@f$hFZ~KGzu~(wLn{dwC+hp9!WbW-1<}*k18q#X}VVFsR4<$zDelad@P>0rtG4
z42x`gKlvBAarTGRe?2>nza?=g=J3llK+yt*Pqr@j&vZELW!p0y<G6Llj>ECvbTk~;
zvtIsIvKx;dx1QMXNaz$|=T^{d-`uzo#Cftiy#JiUhY8(m+-S(&@~T-LI)4!K90S(N
z_Rqj>^B^d`We&1~;fXuJ6K1+`n21N%!SuvcA?&Sp%VFq~)=Ryucey7Ig3j4!Seyaf
zY?~S(d&}F2AMZQ|*bh9yCCj@IVVeg*=V~NiI=k7pRZw`#d*4%D1aY=~S0HTju#B5g
zo*2+kz-Ht4rQchg)6a}6+ec!AEsxJp%)|M>Z7wEc9e%^ujd9#>QMBov>S|08_Dpxb
zrnCBzynS=yXiMO2Ul{GP;|JrnWcwaR7;}EHEpHXd<D9gc?Jv<YJ)E17t`N!?^sTV7
zzbv11qP*nxQ9cY-lT!2eWkcspmxK1bvX6A&#tkSiv^e>n<i<g1^yWW2&<q?nFdpyQ
zZ{Q#Rw*7PC9_%F*Cb@Ar=*|1L(60>r%j~?R7`|n$Ow6h7P`xFQng8SV{_4xYja$9b
zx2kZ}jH0u`?&`}EM{X-lj81G$6i*m6-s%28>A0fSBYrv3d7*IJ){)N3h2!8C!=oK4
z+9BgAR{A~K!$o`exT{tMJ=y}%_8IruO7iSBC7vvvod^#I7dVGKvb`elqO-AhL$NQ<
z-QX+iwQY0)KO9Q)N=6rDjo31>&x>74wv0UVrQ(D;G``X~tRv!65Z^)L4}Gyc;=3Te
zY^8fxblbRuKi=W^nMJL~Wslg1wzqRyjRU^i&M8W4T)C&enz-}C?zoeR5*~Z`Q-n+@
zFKz!5!hUF<eEFl@<hH%G+gVAo8vNG4b;`^gznhIYld%;Sh8sNx+XlgJI|osqV10&L
zrmqB($~P#d2+`oW2@6d)Jx8=VMpPks9q@7L`o`zfP~{JN$vk1|C$>9PRH3aX3;ec^
zG2Os#I|nUk=C{#?#m9F{{&?#_3_pYX{`@v$8GZs8{XJWgs1~@53NBpWFKELWL2|pF
zRXv7(fv)X#LlyMDi~pgwk<0awC==`%WvhH2F|tm=;YSf0Qj%M$KX|Qg2+B;m6KxA#
zmyyo!AxIJYX>018^aA{&nN9|Or}^L{C3saTEpVdz9T7~D+@ix-!1Vzd1qsRROf)OF
z)yJ$pzOoA5*nz*$GW|in{PJ<bE1?ZA?Bk<r_#hdrEShKKg!_cEP<*rpl7#!VW*9cu
zB)NtADbK_oU4dqXlO(q&p98~5l3VoW$P;csatrrQ=lung84MJEU8P@ve+NS)eZ$pb
z3yR1O4+`G}T{N9_CrNHm{!9udNp8`1kTsknxkb-m;v~r}dIvjnr1I9XqI}d0CrNJ6
z?aZ4bxkdSdCY&U>MK5Ar56O+!^ROEp8%{;K=xI2r;c;mUV??5S2n?5`QY0lJ`Vylj
zq_JZpxkX7`2~Sq}>=Y;ce8jXvYUwgaZhY!q?S_vFSF&^&@8erB%+mRjDx4&_MfpoQ
zT%Ib6A?1am(y+OmI9Nh*3;J1b`YHIwU26#X&wv1u+W<B#+!($QVl<tdT$0T&D|(%A
z%_O&=aftI%lw2LYCCn#!lH9_#w$cnFxrJ}DGl3+x@a-yv%`CqowFs?+L!4-WRo$tg
zaflPXEBh>|IV)PmKHaT(bD}N}%>!v1C6L^rn;H91$A{58kldoLu&9SS^2`F^B|4dd
z`$!}P0Ld--2NW58G?nfiEXghWm{w#+ZsEtZ1BT=l-lp{qi&nF!C$k4j-oohLI37=B
zj~3C8+``XlQN__UJm^W1Tl8hl%oo!>l>SbNk_Q#u(Tbc;u&<)mP<%Dxbm`HI=vww@
zSCnTkNN&+?tane68?&~Re;kLl{BUE4AVL2WL<Jai5ZO9C{Nb{cFh?hLGRyUl++N{e
zfaG?)bip5chw&h}895v~mKB5KX5@@mC#Lt1++Js=KyrHxw{w!*GML^&a%<!Wf#mi#
zi60PqiupYxw`v|LklbXYC6L_c{~`>Mo4J$}#!g}R9+KP9%ny>Ai60%~uk0{LZrN$9
zza&PUO4vhk`wL}|+&DNSxz$ky$?aZg&x{z)t1w7zJe7pxb{#7K$&KfTklZe&0wlLQ
z)F33cDeMwRZk6b&FK=fcMs9T&B)2}20wlMfpQnN$xxItbo`WRf8VoWL@r_c@{|6*!
z<9-DVC#WYWRrYw2^JU88v~5m={2if?t3PL<oXog<@NPhkl3p>xT!1DFlG`olOwLdg
zmJx<SoU4%{Cf5>>+$i82kCA#4_K@7}WB);N(;0yp+3}#C#pl$c+-MjMasJGr4#&SR
zNNyBZR0j?&NNz?B#^R_r42L*!Q-(vFbOydcVr_Q2ZDBaXDZ-(NeZ{06lG`lGAi0_2
z=#TO3RTv~UCML;^-c!RMx$!nZlG__>wTI+JPgY?M$!#QR4uj-&lQeZkte)vXax*7f
zb!<NC1If+Ei(~wi7luO|BQJ}c$NE5Wn~M5{<aRU@faF#o3Xt6BPA}{wxn0Q=Ai1#!
zA-Qd2ogldx1xRju6&41`%_u-}8^i$w$;~K0a+}K(Ah{U@NNzVV1svjVN{K_9^tC9S
zt&%Zq=ZMTki5xO=y_HFF3&SDK6;Q<Z1~Ckh8wDP|QjQr&Za))wnUl_|It3}JqoJ1Z
zL{ho^`(Zf5c@2sVyy}EOa^u16z&A2skla|SssBTpDaQ#Vki-r8smgVE8IakH3HB8<
zK|fFQT$d-GJr@o^IOvbze>&&ja0H|QAft_74?uF`l@BC0^2@>?xs4YQB)6W3$MYE1
z73eeq{|w136%KJOLn)n^Zbh6<;G8&i$BmPlhH~qmN(IU7M5IcR+|u9>XD1Z#GnlsX
z2BcZhxdcOWdS`x{Jgsv+)Tee1qR>-1e+<pZPM9xw(^k5HYmqPfEQRyk)=fwk-h^an
zV7&415zmK+Zx>GU1=C04H*BmY+L{&!Mz<o8M~3Smr3I~=5_<#sv`{c3gv5NR3x9%1
zkQNRGB2WZa1ia%Q4@qupGB+A>b8|=Hp*!zW#tzP7xDd+0*z@Sw6eKscWhG?ZI`X)}
z5=d@r<xSXcpzaM0@6f!_$on+p?bwy%mc<6OLPeiI*X@1gJxX-^xceLI-MA)!JG|9z
znFmA1+e^25SYDy%Dj-j!?l<`7j%dTi^VHr&T{n!1J2IPX`5f}!uw&?^qspM4eLk2!
zuT!c5om_b)?+z<7ioGaxuP<+)FqAd-IAme@GAHGPK<ft}9YRaJloO2r8NWojMO&x)
zq8*~sgW2vBm!v-YN=i>Z3QC-I>Psj6h;*{W{2GIICjsOCCTQL7gsl6Wa7*_)sV&{_
zq<P)xV3u3=I~msfPNb##ov1fG-S1=?_d5st?tG2koy-2Q-<@y5fjhXj>x&La9~w9!
zy?e%()^SX??g9LsG%C)69{i1V2<USj9cB}zj_i9g=dz4GpU9K*>pb}MKs*>fgancq
zf*eEq5{3u@^M4(4jz15;MkA1L#AK6&dc;hKfWF0+3kftRf-QD$b{v0XfapQ6iCVJb
zlu*WG%|S?fCDevmXBuIc1ZNVaVD~wTQ^eIzwGsT{SLJjg1e+N6u@S;e4Ezi`hTvwv
ztrDC`cm})AS)S6wz(+>#3u}zmCd34#|NPP@$r#{(Lhv^+U`B>tP@A`aZqR@dfRi0N
z|0B8G_=>$fcJz&4`Zj~WJryQ9%bncC@DF6Wo1RqVHFw*iZ0^2C**pv$r5O%ho;}qx
z56g_^VOeH|#f(vd5ne(*P$K<J44461W(Ld%h+)8tUW0e^P#Q;%?<9N<@-RSRk(6c`
zMiSFJu6)Dn*?J>95Ic?|p$&4=8xQ9y^X%oB2Pv^JJ^#!5(?ZEUm0)JXY<7K{(Gs4(
z?sMwhCI;R&dIEbDfLn7=?raB1xntb}rHZKp_Cr(IE_p~!rpe5L9-utka)D+Zabn9x
z6|V+73GK!t-pwoXQ=!k1MV8&qan(2dMl}v77=7?JwYIUYqO#BUa=67<mQYU^^^S?e
z|DxKu%06QjRV-+nSLqxeNqs*^Qhg7HQ6i3E#lm{5tUte^qIWfCMd`fCs&d$Zdp-CV
zOY{aLz)YZBu?Z!UK$~>(gUgW^^_nE=<OfeKYM)IfKX|^wBd~Sy1I|<`ylaERlqEiX
zvbunf)FqGw3R2Jq*E(6glSp<VO)8Kbbm``YL@LXd8Y}L7`hGoMYFHrK*M+>N-u{$;
z&$l}jm(4b<Tl?KW*P!o`C2pX9??C%_AUjT$&`e45MvF9;deR_Cqa=B~MUu<*m1I|o
zBpX^LS*9ed8DoddAn&UuC_U&gLds(b1-nT_kF_Y}XDB6mSfGF0G&vBd31oLfqw>fx
zS|)U*Z;&e#T)N-%{V{H~mQZk=mwki*ZD?pft;0<zy#v``sQGSNF(aN5#ML2bCBCe7
zaV72fr%oL)4Yu2hN=bt#6)W(h5&nb`6UIzPkYhleg|!*4BL{_+;;_DNVZSc6;S1(g
ziB-694S@=hX7C4G7yU<hNjTkG@^bnfE+@WnT)-)qTE1}cf=bc~Dry^H=P%BTKmhnB
z`ARtOeFu^eKoY=r%v(CC@8PVewyLVW5?HygvTlCmqKf6t;)z(#Bsrm{jhZ^GG%;dK
z$@D3s&`o768Q#eMVP4XAMl-U9cn^XPX4ZE{LHahtqXRUf|6-caKYD)cv)7En1JeOs
zQeEYentFJ+i^GtiV9)@5e8wBNujM82hs4+Ml14@gzW2POlH?Dg<{wM^q2$9)G4JM+
z$J%Di-ae4@1*j&$g0Rhr5%M{Br{~#xVy)7w*xScZc5@^`KD^GbwqzXheesawk>Bu;
z_L|!)43Fvm5{HPdZ)vlhP#mWyHsH`7ukr%LlN4csA^FZ#yhxGXS6SW`MZQ;{e7oZB
z6rWY(YXio=r^w&Zl=(A<n4!oY$&`C5a=a*uUkPBn$}1EvQEXD&s(8EN(~7$kKUD0F
z-%~7CY#@O}DvRwj<Z_i4D~jI-=zpm4j}*m58hWvf20o(t=M~>l{F`EXypm?U{KiHc
zq?k~gu6VZM8pSP&w<^A?_=RG7oB}M5pDKuAGYmXhWw8y0EVjVFD^<_0MNCgy6ynQ@
z?<jt*n1)k|@$D4F<`(i?mH8Ew@n<ToRs6ByFBI=rd_wV6#lI-xSBjL=O0lbAKgE%X
z{N&2|<|@`Ho~5{6@fyWj6=&iXF7s6>HYlF0xL)z+ioa5PT=5mfG`!4bIqek>RUD!?
zR&kc%35q8xp0Bt`@p{F(6o0Syvf_J+UnyqcQyA;-qS#OIbj2Sk{!Z~3MOj)F`3iB#
zWB!SXWr~(Nv_Rz*isvX^ptweHgW|1<cPrkn_*=!t6rWOjLGh1@?<sz+n1k2nY+nz>
z!HQ!P=O|VaF?SXyE+(RklQsSvm4!P5{SQ^YQT4(dg8s*<{~y&0cL@4hRsU<%Kcx7y
zqHu?hZil9OOZCDXg8nb6|5EkB9fCfHTMYY`O@u7mAz*vecT>G^hoJAR`Xf|-q~b)?
z<4P*yfYVhFYQZc;zIf(1$qPnczREom3l)nM$0<%!+#gqHrKUSu@dCw*6*nsWNbx2`
zzJ+DG?o#}fB0n2a|GeT(#a)Vg(aiXR6s<p_E-Lp>?5W6g-<kdh#gU5g{uuiGafRk<
z`V$rF6qhK<{RriprLtHhK&IU`>;1M|A>q0r-(NKU-xR-8^z(j#_^@J3v4f&~*G7DS
z%KQ$_^rIAyQJkeHTv^1|s%$wzT&|q?ggXnoNaafvHz{7FD4bfPyGiAn75DUeB=<?A
zdraf`<(u`qsJKh<O~nrs`PH21{;nu~03p-nkNQkSembTs_gP>cmHR6WRiyDF)A6%1
z(fU1Fq_X7<Em!$8MY%sC{VJ8^J`MR2l`mJ6`!@7jRi?oN>)D@Qr0tsSX+?hGX1+fu
z^7A(3uM}~6gB^phqo$r4(XTjD$Eyuxd<D1HgKx$4Xz2sV@I3Hi|G(V}l6^Mk7;+n6
zAo(9dCtDZ%$LWXXd9&@Aj&a<&W5=P`Z@QjH!#v)4y&rdY?6{4_Zp)^;3c@A4!0Tq?
ziXr1R?-Z(jbyvrsfmK_`oDwXL?V5(&=0VWui2G29?W8BJ$`fX~8r)2xwo#tAxd?mf
zy{QKjNXL3vpRKnMVQ;-lF&X2~+0DlBw?~WeFi^aYu{_)gljW^K*ycgdxeVnoo!xBQ
z*-&`PyU$Y|htalg6T&tR%lHY(D`2E<Httf$-txAgJoc0A!%!y6yB1;QDZtL{S)6ps
z@%(5v#&Q3-qD?m`zHj~pc^S412s*z-x?v3HW}A8^WN-VP^YphB;%t8(MHq8=v1WJt
zUA`HAqX6mnN%tURwB>Q!S*JZWSY{dKpP@-mYHoWr!rpXmqJ1w)3iHqQ5&VsTedEpB
ze)$`H2NoDc$Nu>n)rUx3N&W_X8+{7?#<AdUi~@h7s5+XvDKWKrW1=;@8*LgnZo6;Q
zNbzd4F0moedE4|vNusmUqq=V{z4pY*sx?$rcAbW{l)b4Tclge-ti!VgIDOvOUIgz#
zn~FCU`|@WeatqtRw^85R9PuYKF5wQ#DRX*eif)GLW|X--gQD4>nhj-6eAwNq6B`ph
zPHatldJp*$pX~l4pD(3L_<Du`%*e+Xf0buYZ4fqZ^331{&%~txbcw$sAt(}$V^;X&
z*X<GQCL?i5O6U?M@CSA<CWGOL?M`HjKXe=Ogahy3D1sJo94c<6MU)_kk8W_`_Gc8s
z&!RbS^;62MVgFT(xe@>1-scXe0)9U71^<i^UEjT^1@3)jFx#7qtdnr)S;W%4&w0>^
zdmp|oNF_M|?tNZ{GL^qi;ogUOCv6b^<sy{M^y=QH7;=O|6u2g|5^5ODMFz5f>jQrh
z(eL;w&@8z3VOHODjJvVJ{~(U;eda-j!CDG!Cd0lQq=kDQ4oKFQ_(%6Xud<HLNCNjh
z45JQp@3RsqV1^f=0XW?I7%?0XhZ_Cb7%?Nlhb*}FF`{+v^QII;_dcg0l(rcENEDa8
zq3#<{BHjD&!7Re3A-MN31vrr$mN!I2e`F`J!M%^I{8T0$rea296FYRIidm8AZ0S)d
zwuwB%yu($@iSThNRH$NZWD)a@P%-Yb!UKkJ@59Hr$jLaWaPK3JcJzzGl1ox4(oQyV
z9it~m$H;t$(1afDeb`as-e(R%ZzHvI8O(==QJc8;;mZ><-p99+7bz&6FIeE-$8^#k
zc^@r-d!Hkrg;8*X4GYcf#KBVcJ}fwGJfgX44e-|i0nCTKXbRo?kO&b;VJDYlGt9}u
zRY~C9M=QeN;jGI#1I5w3&u2)i?tL_ay7$ra>fXml;mBO%g`1V50AM~uj$~DLs%V%G
zp}Vr>-B4cAy^qP8V>}o=kj7D>d!LJ0)I%LNqIqCGMDAlz4|jY}#QX?t!{OfNEfIS}
z9z<v0-p3EEWj=%+(~6SreM|?E?tM(X!y@7(<jL$b$y*qCh~x28c6$+%?tM&~izDPt
z!@ZBmTN1eu!vyy}523Ae@8f6ej#lz=3GRJ<PVv=@Nz$Vkk#pIjT~VIFbno*4D|%fg
z+dNnUu~24hEB`nSZMo!7Tk3IKcqPna)ImQ)PUGH(qZ6w^G~N3!9gb-184d=R58}f*
z&mY^#crYJ~9FFC2?7)05az?Bz(}Ve7@@K^!XQ#k?xCJ*tG9R8}L&1D7@dYuyqoRAC
zM<sqh>`~?i^TEUqj*a1=0`uWzi60hw9G#$hA9E=wj7??vU_O}i#j&H9AIt|6KROm>
zelQ<sZ%yXI571}2_c7@w#Xg}7<^u<Z%!jingZZ#p($9$TyrO#_o=U=eXkrCmKJXk7
z=EJ#Efcfw-atQN*UM1+>XAp))m=Awr8DKuRcu@1@f%yQ}Bv6@y#LK(qAc@GvArXI9
z2mEw^)W+Qo4JW84DOL7(J|c-$Lc?j>oCx{<j3~MKa~8_U4EH`fFAudcTDOtI2<F3i
z=u8gz&Eno?2~x!5+70Fd1<r_V93e0tSQ#$gvD?^xFduYAphk8);AinU<4~@+_xUx8
za`BJueJHRfIt8VBA0r22`KXxgeI`rM8BQ7l+mTqCZQT2`#X!d%Wl}I7&Xc50>{!ZR
zKA7X^k2SDEU_LN0nGXxuYA_#on;`SyWwsj3hn13lbS%WCf%&jp<VmriK)UxiQ<^#>
zb^_Cb`Cv}C>exKi2j+v3o89{ud0A{D>jU$lo6HK2d!NHa0p>%DC4l+B7WneExUoxE
zC72H^LYNP$StpneMgitSH!8q<FbXgqdUF85d@u?yA7(NIm=8t)=EEAM0Q14r@_V@V
znTO)pDj8F__o2*2i46BXlt)?Fy7yTOMXZ=(3g!a^9=^jkW?(+76dCS)cu}MvMZvuf
z4-QWxm5qC!TcGH`s}9}!@Zfehm170w18X()KV&n(y$_vQ!MzVvxh^jQGP^OsxCB(d
z&l5e@{g`_85t`3M{}%qIaSoF6Bn<#Vp$mHe<^!*MU_NBCVlW>%i--rY+t92|N8w+<
zEkIeI)&%Dwd*@OlSP_q7ES)%Z$Bl16Nhpx6e(2X{AW{kCf!R_)dDsd?d@<8@UXC;?
zIu~JVPVd|c*{olm-O!)X`5kEB*XK{@2L1Y+gnXeWbg3KN>_d<};J+Ozxbk@q)=TL)
z3WuP1sqY7(KSU&t!e=Nr^#d!X#9n|t^)G>}hmegdhtO>-?ZZIeQ7AH5L|69(sN5fB
zxNIf2yA3$*bBNA+9u0FZ&SQ80BJfMZ$t$96bspQY1o9&4{={KhlgHP*zl3}vcEe~`
z7iHz|Kz<5)w=?k1T`#&V=;pcDyM2s*?j;%gd3hQdLvLK&xHgD;spuYnOwMb!d(b=g
zvM3vR1cJN_V@SA~R>04`{42ZzOE?Hx!a=Ad;UL_SaFFUH5MXjy!a=$v9Ava497Me7
zNjQia!a=6tI~?F0d=2m5JM_JilYtq-$qv>)55QhqKWJc&Ot=-hAqOyYyNMt$|6Z(t
z6iimxObL?-*JFo27y^rcZxP?e?jcPKvy6R^2-=H!3c=RWl0-mTW^7ERn|a-Uw=yVC
z-0qkL%pwfK4wor@v7ApBA>72kBqL-rF~INK;%$e41=!(nr4G;_!C3^pR`NL~`<ocx
zNedy|#K3h%$nbP)7F5k!b3;9CJ_zx6^TRe1Oq*vCxTnJ6|73BT(?pToNKdNZt%eHr
z!lP{NmPgs#J&!W0iQPN_yQi8uh^D(Uo4X5ILvweRd%L^b+ufPS+hXehiR}g*gkZ{@
zO;{pYafV_h$80E?H#x8}O2~XD^rn=l1P&^EG!f=t_c=@5CI-y$I<^kMGqHn2K{y*b
z$OLW^1D6^-fk!NW7Qu3#K_0x8&T{Nz^%&*nN+SHjthd|UHlXO0d*T{>z#U1vp%x35
z$6>e<uUt5{a^Aekd2<HG`xW#Z-0P$PSdjmO+PXPdvwRLL+2<fpuSK<sD!&(&_Er7+
z!Eg+hn7vHvafxd-t;a!D(|UxGru7IXP3tjRtZ6;eYFdw5yxQ{6v>uN#c+|3{^=sUu
zKa!}})<=!wk!aAR89hwu#qS9Ge$ews@BLZQ!{U2lpgpYAGvRjxCi-6=ge%=lF-vDf
z>2Q7`HtsOy-^<3Gg}`yi*gy-%8^)5|R4@Z|i3^Rrl^%~6E)38|!y!fr&h|a+&%Zmv
z^RF>C7lUB>8^F^3ShT#ZvK$MP!zVzq>wuymbEel<*459cSWpgM5(RzdRMpm<*ndvZ
z_^D&2mL6_!PVv-9b0*c*o={oQP(SDBq9QEqF00dHM$m;~Y1QJ|dYU9xEu#N`+S(Iq
zP}|6w`81M0dcyR0QQtxF!M*$S?klHB-+q1j$9vROE~v!P|A)k9<3#B-xYt}*PFGaN
z_q6JRi;IfIjYn2s3H{1ty%rWgZm4ctI2R};+r7%?{+IZ|kmj02^1t8yF!VHTVL*>-
zhu6|vljwrsj67g=zG!}2%(Xe`|83qaWJUJ>%LeA(!tmMLzrG{K7cBPMxx6U-_qn<_
z;Nzln(Zcctc<g}x4AQI|++>Etd+^>dO`f)JSBj6o6W1tx;)>&TR8d)9Ut3onAKa_O
z!`C7I?5zgxM)B10b$%`QAUq<Pb5`)|z&ZYNedne8&>a=+u`2Bcspp3;z}u)1hao|E
zC2mKK+l5a*1E=;H56idE_*A!*zm410jrnric5ZvOll?`BRA%GPKD+sy55BTtqK{8(
zp3R5ndhg~#3h(B_!#uyuH*d`k_tbqK{aEmqqTR9(=!TuW=9urpe%xFLU_Wl1SXAxp
z#De!Ep;4!0J5C|WA&ym?rg*X<-?%Y;i((K+`y$SVlnCB5Dso&Yw<F>m72BDDL_JmC
zUvY@y2*rdV>t%laI3$)S@}(Q)M#WPV&sXGEF2-+G{Hfy46z@~~jp7rEI}|@s<e;*g
zgB8V25b`LMCo78mAM_`we43)HHwOJrRK8V_-%DAp*zEy>n4*;1D&{NpR~)H0S+Pt}
z?D3FK?D2r|g&rttbpy9*y1Nt~RphHy*7upBEIS8T*4_qo$0@@2V-zbC#oi5iv1<eV
zO7)K^$|ry5#r_N^Yg+@`;gn)|vW7K~>l9J0S3Fa3iy|!m7=N$g9~56wd|R;_enc^y
ztOX4$R(YD@JjDh@e$!(5^@>+3-mLhb;!}#d6hBh*W1=&E8%2Jmk@^*j6{jm!DK1r9
zrO59E%qQ!@0lB6T<zp1Z{v7gIDz8zzQc>*B5&x3P?<jtun1OSV<>e~&R2-&QqBuu!
zf#Ru(7b#w$c%$NdirW=mRs2xVk53J(camb6;%3F`6n~@GD$S(tqS#MykfQjoV0kJZ
zqc}&gLh%g6^As;q6dxAIzft8T#cLFAP`pF&8O1jgKT(u*l2A^2T*KJEgNc|Ehbs0a
zqEBLnj`$*#k5()pLNC58kZ!i>%TzDEEugPe{R+ji6jy1wbt+$`c)99-qViV7n^b?7
z%D+;4Q1y?i{G=i-cP;Ee<vNc3@!rCI@_s|iRUDu=SaG;wk>Ys8$%-=+=P2^+AIszY
zgm{MHIf@r5u2#HUaf>29vM}FmiuWqsulSDQ`-*>6{9G}G*I(ohDrPFSR?Jn5D~it|
zr0=CN7xiF%u2w=Ep(ytS$R#R^jRNGEDj%m<rFep(@RpEnsmfavuT~V^65?-ES?(i{
z?^OABihoetp(x+}kxqC`z`v^A+J$HE`VW0aMSc~eZ0*AB8t_9^KU{INBJDz%e!8Ny
zBc7{rl_EcEF&*t+h^rJYR9vTcnc@|SKUU;NFy?z$@iE0G6rWdoS@8|UKPm2MAO3~v
z`6$S8<^BhZsJy2yiagcJeG%#S0gm~^a0rOYx|4!yuRUKNN<3~;f_5C+P>wdAPv6SE
z8ZUr)@59EL4{ir+tU2Q58JO4|J8ntICw*S8yc<pf*$VKVVIDtjOn0}0%s(DKZhT(F
z<=H93&Ml|2S@P~6gqemr>np)-%SKRE3VI#aSi9M{(NK8Hn}qW2!#rYnY>O?A*G-!T
zLFefVq`};^n~ggG3L9qJ+n8e|n4@;HaaB-w>&@zhJ|P|JrQX&{+Yg%uL1$1a$B8qb
zn~mf1x3@elGRAX&<+0ngybBSwc@T7tMR`nTHygJK3U7I3p7L<}OqO>A!Zr`fn2+)b
z_R(K{+3}XQ80CebWBX|AXWMr@!Yq&Tf!k&H;W7m0v)vfS{T4-=ZaZ#>OKc*IW4ik_
zY@<eZ+_x<@?_1vXE%WpjOTs1F_c+4n-eOzc*(i^5(r&Di8__d8oSTrY0LmEj{7uIG
za@<*`XSkf5op6kyvzslCdA#XXp?$B|L_nJkw%CLF#hbVN+G6)F=r=%;@81^t)80~H
z3tQ~>Z#gz$R@2{k%hA<qZpvH}xNO3zqE#i;&Z^W^)2lO9Z^U}~ckXPx>MY=`JEyMt
zCGZzJH#ut(zOHG7;kD;Gk+p|9cPCbbU1w~ue{G68w>Y@=1!rwymh(hT2X|(Xvo6oM
zDzVn__YbX3za(vK>YC`f=w^3a`sS2%q0NCN=dcyqHYCzEAI}x?yKPSRE*)Ckulo5|
z|LVcjFUDy1eM)tH&iE0}$HpbbCO(|;iy1G*mWh@2U8<j&n4<dIMgO_#XD4Q<{!`IA
zn_14~39i;(ReX73XK_&?Ymjr;Z?^k32b(r0Qa4|oc&#{mh0{BG+wF-#&hd$&g!^c}
z>J5qh)xVCJwz$Jt#)M+0&->fmO(#0LGINX8B~mu~`?+iVo3b8AS+{BAy6u6@kxlKK
z^@;N0z#9L?jLl<;(>M9o1UI@v%ZtYrXRHgZNnh(67TlJ(d3N>Y#M0gD`Te_{c=k=r
zHs|l(<Acrl$GacEwaUyzzk3)aO2)Ccz}@PZJT{26`5(kZ5BAfAgp@#gB=lX4yeUVt
z8;evhHh&f|zB-1-=Nw1y2lAO}0&`4k#}fmF=buuw3zIx$e$H7`g#(=^g<)5T$?p&F
zRWs6+AkN48H;mAaVmODz_iW9_RUbKYFi4-r@Q29e8{B#+!mx>Y4`umiuL$GxSD^~{
z-^BkQ&4685MF7U>Y@CmenJ`XgIFyZ88mDi7Ajau@hmiUj&MFwE^Z7G%5*h;Ibn2Zn
zURn4Qna=cToW2lpqyw4)<McI9!`3N6dt?}=%L6M+n|xeN7RKq!>U)84H+FaiNokyZ
z5p)>bA3~eSu#cu%Fiz*7W#vIZ<MebCFBb1GPG=Z(sByZf(I0sL&4h8f5yO#U5!)CM
z_Tk6_<8&ih<MeDPh{oyHpqezY9QlMPeM8;+bxq^+TcL}5&H|Fl@<$G#m|T`W!WSek
zPPdg`jlRG*-B$i0JCt0OKf<+^VVrJa+eF?*wJ=UMVoszh^Cp+&k6gvPo@M!YTL`<M
zv0*>bMefGYgK;{;9Q8QGl2nRfoc<@u6QpBeoIVow3>c@gqsBP>9EA8VDP4wfdMh+d
zjMK|lIvEC`<6AMz()&_OF3TVBvEAjVRT7&tPUm2$aXJf5TY`VwwFdA2Aiy}i9!;Zh
z`t=Ya^c4o<bcR{chirE9vit$FEdN@ROyhJeG_S_#nn8`z%?SF{INeC$$cY#*7^n00
zLF4pgtm;k`lg8<%OU+r4xlEi~mOp}vuM>J8jiW^4^dB?!p^o>Xc{EN>=W%?v<GUi}
zNBB|%#_6<z#IpR6Pf#R`)9DGpW1Ma(N*bq|4kV4!O`C^BPGeC|X7`u8g%L4%eJZ<1
z#H4Y$DXKW~G@FrJmOt_kh6%>$?@50rMaD9AN2`$lSWQQ`QbFj|jOEg!8Ikqu(XJ@Z
zU>c|MnF7Y?rWrI&XNXzb%0G@n+w=I3dYm>~U^<gg2W`V37~^z~PV7{c>sgjxjJsi+
zevNd&AN!E;FitmeIJSTl!#Lf@88KR>&^X<+BrEm@b_&MnJMd&c<Mb{}?^%}rW>iY!
zbXg!EZ$Ruz=Jzbie>#skjMIaBVS;7(KSn2LoNg{9g|bvQjnhqi#W5QG(>UG4kB$vt
zei)}`NdA)8T^vTwvivl}rg1t4hsNo*G9Je1cSw6@#CTrOIGv}G7^gqX3SgYhb3}~O
ze?|q2(>tLCF-~8@B4M0fhOUZnIvvQ-IQ>vbA;#%E70f}}jntllB%&Uq^=MPT|63$z
z<9>#5=LGd6rOF;po_MA_PTS^0$e#m+T>Uu<<z$9&I`0Nktt_p>KNzRqgwEuUI3vdC
zO-K=wYYB|gDc~HBr6HEa>1M?JvA5WN7^mxuK#lA;xGeaeGY5xXjMM+bqQ>GMjngTx
zsA3)*7^fRK7~@+_8mEs%>u}0DX$*XZ#M*3QoPHDzO)SEqJj?QvSwZ7;a~%D#b2#r{
zoX*5FPH*BdfN{FKh=6f=Cad-=%Rh<bd6wlLikfMhzEzq!BSyPx8mF5Rt~z!t>w|H+
zk(-Uvjl3)-PIF+KJ^}UfiXJOufmoLRcu~MOeI`rrF3W!%Q@}W#MTl|w?W_~V=|%zL
z^kG!MINc~<oL<9Tz&PC~V4S{~DPWv#6fjPIf+@Vq@~2&d;@K)0Qy8aHW}`%gaXRHi
zR<_3J8=;8tWekneDe&-d5fd7x|5Ricr}LsnL5hNLIv+K7BB^YQ(|178fma<Gr}N-;
zphH6%r?Xa5|9dtQjMHZ$35?UJ%5`}eklBq1_8Bw*KTq^rmnWY+7xEDf`1uAnjdO4a
z0@483l5^2`8mIHh2jlcCbd|>GqeTQoF%R*09{U?w*J&mGnPvHDqrMiUbS8~%MSM1f
z)QMwv+&FKVD0dZ9v{A1@s^qf#v{8Q%iuhSf+xbqUS<!hGhUoOpM<JWFQSXI9PwC7T
zOt4YU0?<bNO5_WXv6hOJ__rc^C>I%1*SoDBfPm*i#KT}c5=`eC;n<02YiedN+Js0R
z8LrQpnq}pb*t^iDW(PC)sZ0#k`Jj>7Di{buk;x*uy6d2FkIHb_WNv&#$j!YI&)a!F
zLy7M2Jcf^i@(ApCH&a(Ay19^#r;ZK++!1;AA>Db9&%mDFgig6dX{?;TH~Ee=|3~=e
z7K`o@RK)LE`P<lnQKI8_DLPQff10|4=q`ZF(>nh-{Bw^M-8~52fxX+}WsW;qR0r2L
zE_B>6sUM>suOaG1?A^z*sbe!ZKHcBq(H<w^d>WRzB@#XyHF24SZWXl)9Cv)iZHPJ;
zpODAPy8e9WF&g{9b+t>OYsc6I$P2LNx91cce+YFvXL%ar{~7<>2~mzFkH(?caoi?h
z3<7=*_yMbWu1$YXYph<M9x#j5yHLc`q94oIk7-Sd{v1h>-khSHQUH*G8QLp@K*bK;
z{J1i-b-QOUSx2mYugm0*X+1n+80KduKk7azJslM_m)^Mt(&gfnP+S5yP+k1)o{9cB
zt9n*1t{GB-w~fSU(oL7-S9c8udqqvsU0bb5Fl%_Z;r@?T?dQ4cb57&0$d(&kE8*SB
zBm&dyWn(X?@y-T`CKH%wAM2bWW{4!3LbyUpn$pA&v%oAHdfi|*ks=#pG~PwLZhULK
z3_FajR{}1@?sL}Mu!4abL|E!?V&Fj|gqs+6$p{&;CcGb|!B9J^i2>5EQC1s3Cle&Z
zB{+kSk6qS$XW&rLPbC~B!5LiPg5I`KMsrV&MRmII97g-OA;1H{tvz<ri)n<F*aKK5
zKA7ickPqsvGn>GkfUICU6vP|8<ydpy_9+ahZ~hW!*uyWdQ`5f_HI&#bWGBQWIGbRa
zeoS-IXE!%}8gj{obh<S+_E<J{9%5w38Q{kw9CrfC5PfrD$#F3KZZ1fAy&4&U&YDTV
z0lA)8kZb^Jk7GCEG`+dh>5SoKrnMP99{)6l--yjdncWUL)7JT?uY(Pb;}m;j+j(yu
zn>Qf!9tzR3GCs~eQL{NIPC>H84BLzrnPwR(!)Y*@cqVofMc`ban#ck0)WE3%4gT@}
zO6;anYi?e#J|*p|ui7`+PPxtudq~rqHMiU7IPwjUGLIz~KL#KqFmRO7H+Q?aR8*uJ
z8^m$m56$3eB=K%uIf`ERjQ{s<waov41^xfSGy_;+HI$yzzwdvDW$<e!$udYI%OD;|
zGc<#YV7o4XG~Y7i8U)$}a{|GGp=nSJm-KH3J^`o*LPQ80ir1>{F#d}liG}}rjg1Fd
z`}&OybnuNDi_p+r3=Jb&p$4>owr$%Yb8Fx494_7OyK_bFKx*5zv9^Iss3X3{8G%fC
z3P316j4Rb=#f9O}6%Y^P#{&qM|E>Cxu8<z=(?$|_qcp+re>DLZ4k#ZE47gH1mewbW
z!nde*@3C-g;5%rn53Bs6)iV&;%`_5h3~64nsoDJknYmI3T_dEUpv<6eDV!$+eUaXQ
zD8{yv?_@YJh#rjf`A?1qLd8IgeQL08TMSQ|VBgk4zX%0u0%^hc>Oi1i7{=!I6~jQC
zc+?q&qmU0b3`peLu%aOa_wnzJNTGJxBVhUaPcP-ac+4W$#{chfE9Nh#oePfyH47Iv
z)>W1+Zm9eJmTu8<{eCeHr~fkV&?Kn|Q^(92RXTpm)bS&x6^(XE7ga86sQP!T*pC^|
z7q+O4c7^!T(!`h&uDM?|4@9tqrC`U@Ec=!V_M@zU1IVed3-|Afm4R!mbJD>6Hrew3
z#by011H@kQO+yz-3*axKv<lvLglp7LyR^c3(*O$zjyDP%4A=<%8wtt~xn|OVr4`jU
zY_)UiK{P9GXe5(pL2W&VM5XofYUb4}s=;7@aKwW<zkK1sa&gOn5ZG$poO+>__Bi27
zr<WifP!Cf5k{XbsmR8hx-G5ZoEMNmFKvi1QxY#BxT>{1wRvu^ngj!_}Ku!I;`UYq5
z)Vd0E5C2Ct(_%(UIePl|Q4^+>j+!!M;uNQ}y3}yC%#3AObRHsy{GVI&Kgm7uO!o;#
zPcIpP%1Y}o&*{Yk)IT9^p`X=r)i2V%ohBt0owo-VH+5<2^2%~tZS1JkR90eua16^A
zG}J7t6dx(2jf)!VD>0ahDwpCQE@=SW3`14EZ0S54)CB_vl$&I87n~^GQ!tBl04;9@
z^McdD9NET2Y<cCpIKOt5E|M9t6k+7Se?zGH|CWk@w?;)A77Wtj%8Ht*n#y_RXjEc4
zRn_wRDxY894<}ZAX~nW~%z{cD8G0#^>mQD!9K1>%0mQ+D0?si^O^o#SfstWs@V}0e
z!Cwtuzovin_llFz#`|*zuRy%p_mPtk^E5CE;e71;(Z(@v!O8GkAUu?e1yEZ;aH&ng
zB7cmXT#GvupHTdhVsDhsc>Y-acW^L<vmCrx8?VS$M3l=ED;4V%<;OYV&sF&%Ma#X|
zqB7s7u$<c!A5>(2sDD=REyX`8ip?(KL+B^dbyO6aT*$IEGw^uTFH$^Nkw37RZ<FG+
zioaCcrud5Ddx~B0s)PCZDDq<f<?)LAW=8o$#gi3fEoA67s4Qz9L+0W$OwaGf#HSQ@
zDSo8b7H^~(pQqSQafIR|#TAMdDsEQfx`)jFrs7`}+u{_WK3}oF;z-5Gie-wID{fW%
zo#JzfT(pPfeWFNzmXzBlPEb5fk?T$|{xrpl6n~`nKZ^9`%XEKGd|B~b#V-{jnD9*3
zQL&fek&5FLk5gQzc)H@nidz(at~d=}30Q8qVy)r|#fuehP`p#|5ycl219&gSa@s0(
zQ#@R8l;U*7O2tOSa}+O8yhia>#fKH2Q+!MDGsSd#cVqpzioFz<EB-+7K}9Yi#q@tx
z9E!L4lr0Biw#r-vihA({06bacm5S#oUZ`j}7(Z9}HpP1sA5i?A;^T@>E54-omZIfk
zaOESmBTuovVzHudEf8Np8FOa7qUBmNYPyv~^!aQ>@dbc<>s8*MD82xozfR>F6vY<+
z^mnU#pQ88zfPS0GPbrE|0O)tA{HCJ#1c3fimA_DQGfY1-h-hb);$ez?6bBHIzfiG6
z@mP(Yt=OozT=55r7b&hKqMRS8e5K;Gs{gslw<zK=-NM!#YLR&l<hbW3<|^hZ_E6+^
zN~Rm3I9jnpajs&O;zGrf6wgz<Kyj@iU)-|XEs9qw^4li$Pb$8kxI=Nb;@gTJDSoQR
zH^s~!P>d>Cp939K?yPvQB0pd-UtdMq`%xaISg1HgalGO*#TkmFisJJI`7MV;?t75=
zotEX&2#vT!k<THNEr&$ze~|A~{k@70DOyg+(<(o&xLc8Cbu901inN=g?B{(9XgMaC
zDz{c_uh>bkn<6d#n2+C-i3vry-$EAdBXE}Lk5{ZztWm5}T%ySD(Jb#`#Y+`wu}J;3
ziq|XhTQ&8+R{X8v?-lv6n(@08|Efp>M(RVn-vX`Aftbo26!`(0@s>lvPu7&>z7CwB
z@*G8ezGnO~#g&R@D_)>@vEpTl@;rci{M60-cPsv0k)QFYe^&8D#kUptWt{P}vm<hK
zJ))2IdtgYBUmqxQ2}>eBqZ7F{IuW<kf5?pyjw{mfdH>(XjY&R1|F=_PlD@$>j@$+q
zNdCvPldTK>;}pb~AhYe6j&a<&W5*-He$&zRjCs8EdcQj1@XFQ`|8ZM#3Pp09cpfYj
z5k3ez({N{f<FMN{Am}^?;bGn^bhB|sL-v+88s#lRBUm2WV$0))PMZforwN=F@~rG;
z<7%L=Va7d)8`E&xcu!m<!rprCI|O|}I@U|Qt(U)dyydk5S0oOd-E3R~6yEZ7_A=ZH
zmWNw=vOM0mY#s!iekhOkPP^GS-simKz3(Xxx9eniVzOg114p7fo||^F<!yw*Tb=`+
z1&<TkM<Zz4-=8APJe&{QrnNJ?WFwh4#@~$Ho9@~8zPT~K)^q^bCUx02H|8G1dfOL9
z`#3IaA1p<Z?RyMi%=yIt*)BwRoRfBAo464@)5EzP=?b9a?{@rrmhxCW>$K+(g3g;=
zu_`PBy4muW$D1w(?c+0q-E6u(eft&ciyJfeh<Lmp&dvPqTTn1?;J|piZ@<I)0<i6$
z8<USYfGx?5$w6=4zhwvf6p$UW^OmSnRDHos{&lIB9=*z0wPaOrb?Sz3;K)p_J}Yti
z$obo|Rt1}GA6c<|%Bo+CEZaWCSq<jN6qqWeIU|dGYuh_1{R3;l>%yBiB?6l_CT1s`
z!-}>!ai<G7FRR@({wAl(DaX4<U7m2dOg+9lF|Nqj;BL%yUWPeh&4`i3Op`Lm>HYTh
zasK<#bBfxJ+c463A;)P)d>PM$zZjRuS(%bIC2@IT9sDWyHvh4B+^9#lhc@{)uTS_k
zRTPgb_OJ7;4Q>u>a)*vAhBIrhPyE|bH_xiRdAAdP1$+8Fm?!rooRxS3w!(47<HRt>
z-0$)|LB?koEl#XGH*ipB%MY3aja!X_f<ZY&NCrO2akxAA-b6XRBibD!s?e8AwH#sJ
z_?#N5{DJvQ)j<8kcBhIe)QM7e>gVTNOjS5A38xkKD8E2y&3u%pEQs$5{PEU<7#@W@
z{`@v$8RjCq{+_LmLpbmN6|{}@7qsDo_f5bI^bc-*7Q!%y?8~Z-#J@n-c3(ji^z$J#
zbSz46eFul2=ow{eef^*g)=4-#2(cj$RIWxusy}$GZweyQ__iQ;T?XkPY3op8@TaY*
zchU>+Z!SU^Oz(3d;ow!N=R=Mji)IC{3Gwm++s5c>v@CdifM*y@8GYnv1h@K_)tABW
zjU7Hj(oBEQe?8N<VLCMmFzmY!@!^AH6tj+oA}8D@+yli&mm^8IZ)=882MH?Sep;hH
zN`t|0zjV`paFi^NaKAQ2%!uwlo^ZboMihcdxPN+YDX0ww>V8y{PFgiz^GM%twV@4l
zet1y$N$8@-u<j#LZU6Y#86KjdKYA#|p(=*|AA4T{7*%z)eeZ0UY?FiphCM?j3CI$|
zA|iqY5{7+Cf`m1OkPs9?OoE^yL8O|xl@L^tfT4=5T57d*FKw-B>k8FstJdO*ZMC&(
zYqhoh&vVXuW^NGbQonxo`?+xPocBHJJ@?!@cRA1d2A*N&aUv!K`m-<NMNAFwRfqo+
z5i<h3L-wC4V$VPo%NB^(H}E<KV}ghws~fL>e%n9IKLGgxFQbe8=?RQ;)FTvU#8c#Q
z=0GYAx_?#zcZ>v;Kn>-&B5!e7iPs{9yc4y{AgIu>!&ckB#D6|(SL4038{@2<x1#=X
zpB@5FfNNa*74a9URDVEqY*~K}mLjP5Jghj83sxDV1)rx40thNx3hwu>^>d|uU^RF0
z>@>#NP%n0KooNV%hqEsA8Pr_kzujMeK9Zo~zoVNJAVI}{r<n;PsQB*^$sefafZZKm
z2*7Ifz^!cR9uYM`#s9-Jb+;T&)u+ThDcdt}DtGbz1db92DuEkW)r0+hi>`y965uN?
z|HJ(f&|6qi4_wAxKazaB5(fon?8N_Q{4^yFO@pB(%m0KlqzNkiCuIjTLB+pc+8r0T
zj#WLC#^vs=a6y1<0sqr!T(R#8Yl4dZS*fZh@OO6OIVn3Mkb*(<KcA4O`aCCaIa6Qk
zM#J4;P6SAG^S_*Ql}arO@GY(X)d0_65L5ze!T*{}HWE~LtXZ_X`onSP&YQsQ)Z@6E
zfg~@Jdi)jj4)XX<clkLw!3$Y02r6>AD1wI{1eN>LE_i~2Q3>P>E&GGp*f0nxT22bC
z;ZA^{qRXcS2T=w=g(l5OP?^m9AgJi{{NQukEf7>_<J<*;%JCe05L9&fnBY$-gP;;t
z>EnXEc+P>KqAw){!5b)pprZ2^1$VGL5L9&flprnD_(4!PPL-b#d<pyP2SG*WpA%fl
z_CZilPuU=-yufr2RFr4Ua9NP&l^+BZo=S?K@&OwFL51gtBB&gs0t6MlcT)tFJ6R<N
zDkLi@g34yr0fNe8l>-D7pNFS{K1j;jLF^zYk)1=PTQSx?&ugeI!ww?O3F<hWRGH(+
z>xHh5(>9g~<xhY@UHv&n)X9v?2hYnoBcpfkau`8Sc^o^_lW$g&{9)U_4>^MBS^|O!
z1)Sr-eC{3yDtZJx!9E;e5L9GFphfPu&%^3_?nb=<|Eab=4!5X5s{A0RP+(Q(vnU8E
zTJ{AmW7Qz2s2^((R1z5pBC~Y6*M9#dSKJ~@rQk?b1%k>R<X}}lVNnoN^l|hAf6g5O
zL4}z~P<fEY00b5OOwfD61U3zVir$MULHdU9gP?Mis&7tkBG3<l%Fm#8VIDldqYQ$I
zKH+MDkFh-vRJ2?d<WrmfQX{Vq{+aE8pmHYKcaxwpnHfM(IZr7-P-$WfAgHhhZhBAn
z9&>=8!YUO(<@an81Qo3SL4}_V{2-`k1qdqFaxXwo(Fzb$e!v_csAvTUD&5%+5L9$4
z@Sc!(6RKyg)R^|tGCQT@I4xglWD->TZLYXGpa`~bOhHhgz%g&<n1P_8tOAACTZz1?
zQ&3g)vl4l5cp{11`)&V5m;3Kf^x;*<4}uC0ZXa50@`IqlR(1P{I8#)io>triXvOw<
zsOoF;GN5KRCRh-0pNA)UUz;bNITt1<{qgvl$O$(e5mgt6B%~AjK~UlO27*dE8wNq8
zN{Jw-lp`JYW0@${pA;lbP>BaY<$I_llMb?)LfbLuRtUkeLm#q$)$dWL;z3Zk5V>r7
zfG(B*g38~Z2wlRwnI9ofQ|2xV(Z<YkQSAK8Y^XP6)}hk#GRHuFE^Yykkg&=2{ut%_
zv~H4ci6*G{J?KsX*eds<kiVQMV5=O2fSW};miF=|xP6JM5et$am*DjU?nELF(^52?
z;4`u-_#X5LalWLX$jn<jKcBu6{66mpD7>s93nu)qBjb~7_MaP<esi<`i6{T?pHZWI
zN|^ESP@aSkexJHim2Mg2rPR@#GZ-u$+|7Rt@&(jYGv9<T8@~ziw-B-wrKB(=6S`kQ
zeiR{xuj_1=oyv^k(fTlioIOaf-CB7&6xUJdVvQcH<c%R`L=N9_!DX5%UI7Iy+~kbp
zUiq~08YtQka!GB8)4G8v?6BYN#-ST{IvaycLnU0u`VzE|t0*jqcDJXIV-PqjiFT0D
zdr{p!gh7hLl4xgANmDil5poJRj}z_VspPl8p$ItxSZ$J>!Exq6U4nokN<YUw4-dt0
ze57|(d;8n>BjO%>cEu`+!zc}Ir~oa#+Iupq9FmKLCzk6BZ~Bvva=A9lb*2^|+i7-A
zAU)9?=o6UdOS6mZRP3oM+e%D41xi#bej|hl;gJ-aonGzh!Dn1e#2Hr;{;sYj;=8(<
zNN~E2z?o=VO(Ypt6Ukj&O$40zNlZ!6t|pH8m^ca>=IV)xcmt-ZBHlQeFWE<+x{wVM
zCFltK#ZY1t83+^JnFX_0YEh|D;<!9;dNiA7VA9m|5GLqgbil7wWE>6Q?W@`_=W%KL
zB$1|@)@KuWSpkt|zbfGTL;3?&))ScL$V8f4m1!=4nT|xH8LhGu6HGl_-BBPxy`2KL
zAk~qnB+66ZZs=_xU=@Os20{4>1nwwt2ZGO<)9RVq>S27Zq`d)r6Tw*)Vsyi4Z<~S3
zfHn&OT_O}CVAl#v^Nh1u1~6#|TM@w0adk4XSL;oS%uafXj8Flh(G3?LRADwYHcM$r
z2y7QbBLbTi&JClN=oIen13F4zgYc=bvD37S!f!(NN252raL_n(<7}8yfL$f>a)wNV
z!+Y(5j@!}u%H|YPW<*~_>tPL!7Fn1RM(^F+SfA!Hg&Tg3qd7=eF<G4C73R?!>v{nJ
zeV;;n6#>l=xbsw-L4cZ_lU<sEsM%aDbu{ZCgMmcg*t)H=?M_DY5#_zGY^;Xe`V{U7
zTXJqrnO~vY)>MqA>vM5Wv>9vsEnHJyb^O%Y%2jKZS6RmxDPIXj%J363Bc*b61C~L;
z-2fa^;0S-h4F-;V%ngPImlCW&MOMV3ZZHtX`pD%~)zD+M8#fqGiyI6dR@&6B#%k9_
zy1~G`4L_`V)%ocrK_x!j{S$b@uzl`(H`<_<+-o;_ZNx(=PL{*~@GgP_2K3MJ`UXN-
zuXG@&_<Zg}mRKtal2+VKy2^CcF(eN}l<s+($xWFFI*Q?@3|7>X1&W!{-7r(ujRW~3
zJ`e1Rb#Ra2a|gyL&IcGC-THcSLf&wmHziO0rXKH2$t3NAT$dCSP>hk3YdkKm+kLIy
z_IfkY)8UR6WRT|+8w6~RfDbM`;!g3+RE!TqHRS_Ey;*Gf^gNI}a`GIEkK4ic@Z*{v
zU0}R^O&wPcmzR`GD8&-`+H$TSFR!Ry(GXi(J!`_Osk0(nyzN}OT|a6J4kwllgD63p
z;$7Aee|3o;pUEJ;{v534HD~NGCmd_m)|>OLi{FZ~hM%DHhEf3UBx|u=TKVG8>)Aga
zTLdf4hmYo3X|AB=1go!VAnQ%ms;fo#T_#$2MMGt5Wqf&qW`=Mj{AXj0U<cUTn(FF?
zsz$SmvY;0GR$jHbs(wXPZRI(Za`qBk{9ih$q_jLTVd{)|#gn*BzAKsJe~C1r$qru~
zj!0dJc8s$Oj%ct{9#`{KD?#8;!%Hqg@tSoFpOY#Qogn{LNh9S);GU7Abc`3GNIVTI
zR;|TcYG?$H=*;p}6>2&ybCRGm-vZOER{e?zxuvp(v>J6kVKvmi+fk_NWu&^c@tnFU
z@Mjcd23P!LWG3OVz^g+of8T_5qpnQW|KGe2-q9b87g89Q^Ofd>1aZsgi9Vs=#?rC5
z)l*nZp{z8<L_E3p9TJ~p@W#lo!2qK}VtU{(IrT8P+hH<SiNrQHR=M?t$nJ8?kH8C2
z_bA|nWH0~Zj~5<D@tnmM;Y4(WwG*+#M<JHxSoE)vL&V$Cp`srtI7TocI9+goAm6sK
zzEy%}31TUQ(r*#mCfFwUZNa^QcL_cq$hWbq_a(tU3BD)j!&oq#V?yjHm@UXJ&D2K(
zR|%dcc&Xskg5MRqQ}BMl{eo`^{zEX4&#$Oo**6FB^*QB5f@cVxBiJmc?3E**T0;uF
zUGxtKDvk&AFN^$VK^sp_tUpaqaXcUwh&)?xso-kCoq{(Cs<oXcr~GdKy_o*2H$!lQ
zAiq*kuU4M`%SEmg<OejS-!1qvL9RWZ{x5<aJi<{<7t9jm!V~Jx6g*e(5<z|-Vfsyi
z_Xs{B_?+PH1wRzz0t}YxEjU<ktl%`kg@R`Yo-25XV29vd!5;}eA$S&^JK4@gL4L`n
zyi-tdJs|&F<YxsB3BE6wh06)cjS!qDSS+|quwHPp;5NZ)1-~zNpWsu1uL}M}(1&XQ
z+Y1T~5<E$8n&4G}-x7RDkk;B*UYT74mf`Y8S#djn>qTx7+#-0j;4Z=I1aB0)Meqs1
zrv;xAJSh0O;G2T)2!0?)zt-%J;(7r2qL}h{!I^?f1ZxE^5WJj-xzr+fB@uOZO8QMA
z-z@k8(f?TF`ve~r{Vzm*M(}yjzb^9c1wR!0r=T0xWcE9Si1yP3>4lm4Y>@{E4io)J
zB99lGDEe6<7Yizm2kNO5d4=G5BJ^JqRNM~8cSt(z#IZk*3O*_LG!gj@iu|hJ??nF>
zkv|Yj<T^X#=f?5I<w7Bn74lb-`ksP)1+xVQ3Gyo-^Gy((A~-{EnP9cxYC-iog>qjL
z`RjsP1-A>{BzUvn?Sgj;s^2Np^J|fRC-|1&Uj#o8<nlW9H(oGJu)82XII8^-oFX_w
z@NjO&>7rjQc&6YQ!S#Y01TPf4SnwNyt%Cfv$@cFSyjSo6!AAw36nswbMZwnue<%31
z;Cq6G^I`LM4ej^^lLWg9a<vW9)p|Q14LnjFE2vgeK%OMBdY=rLUtF2ba6DFtTqn3r
z@I1kb1r6teA7@$qTEQCyzbkmJp!&T=zQ;t~FUXIsEdNKrzY40)_0X%|aiEvK$G~Jk
z^}7zar^vJl$#nHQ52UeH%Hstm2u>5^vQDP+Q!cSm5I<K~SD?Q%QO}KN&bKn@Uk3H~
z;%m;g&*f*Ni;ofW;_ScP#mN5}k76i}1x^=r?+#G>4c_OPjmM7LWCVxWDu6H-*HyEb
zv_dHGvuzbfLTZ*}?Z(9D4w+Me^<j!wTvTkzAZoSX`n(47!)zw43JMcfX?Uop$9yxJ
zNvnXu+3qd4XrGRJY?tksb{i2lWe~OMF&RUQ$Y#>&AUo?z#X#|Qg7x7iDO%sfh?_Eq
zTH8<`^O?=0T?mD<zL2B7B&3=C@tMVxVI9|^KKipWn@PJ83TJ)!sE_-}{_&^I)OS7N
zER&DGZ7@!{8*x8qHl{J$B53kGm3d@-#E&E&Ky5QZN9ITHH_O?-F^>J^Q>f|RBZy=7
z>HunM4t+L$#BIpO)!RK#%G8&NINNj#m-XrZe65GhY}{9Fd^UCFn}Ys5r&9DElMnoe
z5ub}6ankS;bpB80N4ybHZAJMJy>LZ*`}Ro@&5%g44&Lr<zWbJeTXS1RZyR;x)aG#W
z2`vT9gSK7>Zz0QHPH!G+eFw4fmrI&21ulBIq~>xwzweDy`-imlwe0Y+qP&)%H5hz}
zUIjz13gGtg#1`;q4y=7?u79(2+_qsY?O1wa9k}D*zR3O7@YYAIj-I{yEGya@sVq9a
z)e7ft%V{0lk=8n-BfE82M=CTatvT%j!G1_-TU3(^2E=8N;+jEi{%y;OGOXj;+k3LM
zz{_nBE4(ez97$|VXpL|6!!OCenw^p9k%C7*2)0Gu4R%EQ9b+vU^(D1ft@+>^Er?Xr
zEH9#05*R}0*wk~u1S=fh{zlN>;@;+J9gHKDymdh&-(n6|yIbWbjubq?cHRlLMiScN
zTfEymts|^Okug?M8}oVEy;4(RdqPXxHlIozWF@OqUwfQNrPq?3%4Z3DM+~{~fWM>6
zitkupC3Gyb5<3=I**hyvPiq6&<@6BF`{}2rcBH`Hh<~_0-#;R?HKiqcYZ_P|*8ciK
z!`pJ&FN@^2EyJkfY&*VfNc+$Z#)oVh41UP6qM@yWRnB>bPV7L51K&SrhXcDtwV%+|
zUN|IkCq`>vhi}`Wn$hj9*5VpBj^1Sv&$dDBH$=Akdlx)vwMC{|l|>y^dnD2Bh=lFr
z)<u!Z!lc$#D+RIm?Frkg*2MN)9Gyiq{?^K(Oza2Snf_8oWE?*B)AP!85!bFEHCgZj
z6RsH~eqhqCwgz^)x?6j?8jmw;y0`o~SQwcYd8O=H_=Ksc$+()MnbF=|rGKX;h;;gl
z(djqT^ib(N+Jh?n4>i4zPTw&){f(NQD!pfWFO_a}kdc#OEiXzv!OFYq09<pR$CX8{
z)})SdFl_?XilT&_*3h2&UAyeZPp%n@Uj9`1tFgj;uIk;|yS<O9#~v53CKp*l-#m~K
zt-;fAw$=aiLa=gt9rnq-RvwqNhemZgA7?%N!-FU67}epj?2{K3j&9p#O|7}4XYw{z
zf9t@_2M4un2Ro<(R1z=){JjdEvRthtGS=xBYqy<*5iTrD!Ho4I=E019DuUy%HNItF
zhrfMM4a}6o%S~0$_DF7r@5)6r7RG-^BvFn3<p<j$MG-6a@Nw^Vm6hA~s=n?0)c%}N
zli6}0SRA>wtfuBEh5fJMxc9#%vvYLM*%KB-D$6`=F3hlN%Wg#dHz3!~gL2M<2V5O$
z4Yd!@BOJEcvs(X96K;6}$N4EWc3JIVJ!)#UgU5t%#`q7p?LbnyPmRB?H3fTcuqYm5
z-)p~b*R7GskzDHr<*R2beD$2HeD%zXuuoPt8C3QuUysZ$vhv<K5U@sUA9<y}JsIPF
z&73@X?KwHG)vsoI?IA04QWqAK6~?-j0aj@4>sD_3AuIR6LvDEFdGpY{k)^nw(6;~{
zn+qY6PR9?`Lyn8GiGmMxE$%76%IQULc~fy~;r=Gd#(eVJjubb4ont<EdNbERmWcY~
zIY8BO_%Vw4<WX;@{BR$EAE~HMo+?!2{u}ZcpFCXoY<%*3jJ_J5Jbys3m`@&h`*FXG
zKV5zDB%lwr`#t<MK6z46h4IP5*G!-E$@6RcS{a`_5#;!EpFI806^BorNvy!(ljjO_
z%lPDZglV7f$@2|pwNIX@$ZLG^<e;ljpFDZUa#Wu@JJC&tPoA+#jQZr+iSB(~pFBT8
z6;Yo&T+Q$B$uopv%qI^Y_8dNWwzH!#pF9V+LouH`r?YD@pFDg4>+s3bn`L7@dD>Xk
z;gbh<nhu{l?Kr9qpFAJ1W`|E6I^uBp<Qa`A{x5y<_)$U3CyyHMm`|SL*t3{V9=@1%
z_~c>7;+FNl10(TSeDcgd*P=doXlmZ!lji`t{Ry8u+fnlu@X51@{fhbI;cMQb`{Y^2
z%rT!l{kV%UpFH1ZYRo5(&C!ne<XOnUjrrtxlcV(oee!&ZRmFVr{GH=*RG&P`7e&k`
z&wZSVF`qmI>}1R*k8<)6^T~4~_bBF*Cy(uZA)h=qql*roJT0u(;gjc|91Mp~9zO@x
z;gjb|Htg`plg<1NpFEFnryM?cx--ASC(q>^A%{<%cUj)ylc$kK-QknxeYWrL$y3ex
z9X@$xvb@75Pd>{#eDZAPs5*S|q_KU6Po8fu-Qkmm=T#S<Ja@7Ir%#@1sBrq^;rsh8
zK6y@H9bavqJbO8e#wSk+b|B`HM_o%CK6zf@-Z*^n{FeKFG@m?6QE$vA&nZ0k1;z)D
zr5z?YeDa*ik^5{ud2CkY@X1rpq8G+|^6({^(<je*_S)f-haZ`oK6#2*pTj3lDbE9k
zPoB-(ONUP$5|*4kc_PdY%F}AhPgi(-a1Yya`s7)_3{IasBUppeCl9|jcJaw`1KV`^
z<QYYU(<cu<fpzi8a~5+ree&=l*q7y#hvaCdPo7;IvoGe8hgY4bPacw-kM5IaHd^_z
zeDaXo<M7EdlMOq4^5h^Ll&5FWyZ#IC=P;i<XCQx5h&JY|5Z~_Dp&zh-)sLRTj_#9Z
z2eMk3w;)ebW-$)X#>@f~J3o^P@i%1BJ=b}ezk~)pdAb3jK6%Kniu&ZqK*6K><S9a5
zoj!T8(3aCD&qrvfi%*_^u$`_xd0s>vHh2`zbI-8RM<h3U9`3ipdm!0`VaB5@r<<rN
zQo2fHT!IkxvX)8VMaZ`u@)Zc#_oD0KL&t^F<HyuJNS$_~!|%yIM96uHx~bZ+4v9$9
zRP-FQvH$_xq!E@qUFmorsu8kLm1WO}r;DQNA-7P609^`oyo(=zkljn^x>Lu`tfkcT
zSGqpb@mJ_#>guVRsp`8A@;%gDi9hyCRbM>j;s?~Zu^;wKRbM@Hs}Qoos;sJyw*ma@
znq9ylnx%aHyaW07)ZK>;+Ow7Jc)W`nh>%^wU7w?Ls~|5&(8Q{_$~VwGkoQmre$`y%
zBWNz(U`<EJJp&r$A*cz``P3-F)!e>hYJC@SD?)Yv4cl{vQg=S~cQ(i7HMUu-yat_*
zkM76Z1%bpv_dQ^V9&;C@2~wZcT@alZsST$wu7{fE#P`dHXAt@B6>-IL;)Mk~CoVtf
zx@AEGi-Vx^v~1^^ox?VMc7^8{LY|725~RS^BNUjZaupNaL(^cP%ptOb!*`Gi$!Zho
z5l?X2?e==<R}+O|lq7f<vJno`>cX0g<Fe{JSx{_60R3ir6a4esjQA}Geye52M&Abb
z*`ag?0z9!m({fppFRSxu$PBi%fbb%M+d9Y7$;hipUqaZ*-dPJ$(TQaU@Sd}2BO?s9
zHP1xd)>==eL-0F=BqhA5imy%WWW>WOf;EqjgrKTrgaLX&K<QB}BjdDw27te7D*pqB
zJg4;p2GtEldSb{S_&XU9AxR0VbV_O`BbyM=9AT@{w`|?W2m?IW5VkA*dQT@K?Mh!l
zxJO0H-UPgjpnAjz4>+nM@VJ|Uf}vC!`i2c7U^W-{&puq}jgFF<7>+zDuUZ6Po#ipp
z(PcGyI3MNEZ{?w9d^ZAGRq{QE??b@sBWzO#vvdZko`nEr6oHm`!Du7sqgrYXq|a)E
zZ=<Z}vGhY4j>UFb!>_&6jO<ShC4E#&2|P-u^fAB_Dq2F&hpWsSF54<KQ8slhs-aAi
zyM9QzDN6aG(M?g(N3PTyIXPJRpv-?68F*k&zd1hWOYG>BIgXARCyY&W!+spT$%$%N
zQ;;$X0pm&FaH9>HgxrsS(`!$Y56+HodQpBx4R<l&1q4iyJxx53c<Y542odZq^vxR?
znSy|0LXb(`ys;KSozfQ*Zb3l)y&D<f-lEODIHhq~XLVA33?V6|3wt`L`2~XCs#p4~
zPBSK|VKXYYTA-qO90Kf=+R%cscF9!^Xl6Hd?KbWj<yR3Lmo!KaK^*7bI6Z>9q2rZ>
z1U@3)D5Aw38#(<r!<b-Z8V(O<%}@kT@i=QZ5tzeF5U6>u`H~P(!p$nWfCrn$(@7LO
zau3Gp9_-v`=7+Ngn!~mm!P)6DU1awWi=a_#yAhm4xYz{yx#x&QkcRHts=&*LyWk6r
zn1=-H7I*e{YRA{AtCli4jmsEvsEx(-zUjZeg8Z@4ovW(QS8HcAo)5WWYNU!i0D6eU
zFCQ<7QhCxe#EX@>gfLG<=b)5qtbh&a%IC-Wh*h`9%W51`0gp1OoXh$!T4tUp<JD)m
z3q}08SOP%zshE|~2oQhO58rx2QGkFeD`A?7mJ;-#Z<%6FY2<*m%NBxEhJfF4!Wk-B
zOpwAeVuj~I+hxm!q|fs?1m@%{ZeoPCyfK&rUh9?K6t+3qYU4pO8>?Wzt-%c9ZUkJc
zXZVKabTWQ3GNYQiHZt-A0<H%Ho^MLe>jB>opjiSh0~mb5Bf1B-G%>;x9!1SWS4GX4
z4&j#Q&5Nz(Q#P8`-OBG|3#^YPhZ&cyCyME~Q;Yr`Wn<k12%kK33!x=bm&iJC0uba{
zc|#K;`a)AeU{BHa8=4rQ*<9>6fj0%vZ{5g<{@roz_zg{t>)qCkW|tiEMD-olc+`bT
zd3tI*T&7w-RPuc1&6II#N12Pw@H0fvmw@$lCnNf_DKl3+6x+E`oaOQA_bLK*oWP$@
z#Xe>Pj;W~URWS*H7hqG2@?e!*O2|WSTa9)nBl<?E^f5$v(xKQMQ;f1Q17a;8oPmHl
zKD(0<URrURN7#zs>?GyAD)}_REeNWUjNGC1W}2Z`bV$sgJF9vd**X5sUU5jd>DwE|
zkU=({RL;#QPsPo$+d7UT^|_eT$2ikp1<rIeh)e&AuKXUvdp<V^&T1oBdcEyU+5n>T
zdJu|}is-0M`H=Iu;~|s1EE*L_hkHMelw(f(^2U=6ojA?whdL1U#)m?gUVncmvp~2`
z4|xONMTe$B9stfVsLZ}>{7uYrCyev<a0k$4B6-+p?y=-ByMNN;@76sdqdUCkxldG%
z?`CX9Psw+-$7c@6R3vW1L*A5JZ@_&n%E!a!9{lPtlBL<#0r%O{K!HwxqdfQ7q0CHj
ztKDg#bZ@G!JAD8SU@YA`YLItAo_ACTbqo%9C+NR<5>Iu5!HulQNl$#p3LK8q=`57W
zDhGH6LkDSiqj%JFFKFPSP{+8#6RTM!by$}I)!wvO=;6v~pp|2c65*B)<nEPfhx=T^
zHo;QozOtv(vLC4&(fsZ_I*s6!&m6}A8$FJrljs{WJ=2?z?M>`EAQKK5;eoK9{_Fl>
zQ;0|C33&hGA&T?OL~h%grLtt5>P-lF;UqC>0E!|pjM~$^37J&jZ=7#IcW)n`J4p?%
zd%Yk27FB=NX%~zk_u6S-vSWCY$7KZh&pXQJKGXIVg*X_I5F`38hG+OV@2I&P-@}q5
zgUXB{{<89<EeUy3`=E1KVe~o0T@l)g0d$8$;)xL{v(Q~T)=l&a{nb6i0ZOGW#w?iu
zSv*2GS5QL|h9AW;;CGU<PM<IE!N?;+UzE4QOC^SUzhlUAkUu}<1@T}1#i;j$6HU(f
zQ*iuHUC29hgty-~c)yGvhkm<rpFwnCBima?-;dY>oI#o1lm*_vFx9F)5;Gk~f(IfY
zq|WRh=C?16vl=^vzk|!v@MD^a2Gicmb&Po;3<+?qWsF61Jffp~L39E>CMV>2M=?Dw
z9j8E=3=Yo%b-ti-RA^cW@eENjyMi;jkDA%+ImVtl623-;z7Z8>tFbRqXANcmYQkSs
zCPx6*gb_zP0^?Xy63i!{;vN8X2-I0I4P$>BrhAh60EXVqLAzINY;@lTL;26ae`u2X
z?u~i8in+JDF!ny!`ob*_EP)NT@CS~(jOR6N7y-JGOc(`@_e7+AX$BHj)=q#=!!Pa?
z^GkP#iTy)|ju|^xU0!319ei0v4ZZ|p24BSc<!7{2@Sk*i88ZvAuChUSf^5K)gWF2F
zdW0K85j0twtoJYO@RB|-c{(3+d-<PsdwI-)fif4M4HcN5lc-D6^3QC+06!6!z+ZwH
zgD$>g&6CG})VRTCH@aiG2a8htG5YFw%1pw8_|g1i^0~Z=J%mUgyE*>r{!8L6^-T;k
zyC#tEP*GK}3?G#TAnF}mGHj;hONyHbJD;8myE_b@_OyH1z3u*Zp6|Nh4N7$LSbyf*
z&gcf;-O)HBZv6@;s&hl*+}wD#!0+?1t?LVhucDt!z85iDDk8@raIZP$pR|YIm_Gl~
zS*FRS4cgHkW`9&lq|E^0a=}_05z1UzNxV()X~7<R%LM)Ff=TEX<$OWDQl`9H(1*U0
zlgIf)n+r%%NS+X79v>HYz&S)@8Y+5alL6^tMLtz<reLw)>4H^)4T9?hFA}_5@R;9C
zJ?`Je@#Og5Dfpluk2CdrK}md1@R;9CJsywaa|g%eH-c{oek7QT3D5L?g2M#I3(gc=
zBDh*`qu?>Wn|l0?`Q5}gV1d;Z+DHKYr~GdIN!oi?P}ycc`*FB7E899m%<rJceFQ_I
zKbqgoQzc)a;1tPUBC_$rxmfhdMg!VCQ_|~1f1b!qf?GuY4Ut;~cZmKvk-sgtSM+y^
z{6oQeMXzi<pj~C_0jO*}V1Iur`CbuxSMYs7FY<7F;st|(eFTRH9xphGh;XXNg@RK=
zkDse9+;udgWZn~y)8121eMf<uE%G2iuBBwY34&b8KzW8>rQiy|T0yQ;WWI9*`E8c+
zcEKHjor2d1en;?of?SWua>{lQFd%X_LEe8bJxefOaFk$?ps@)tTjUbK#e$~`t`Iaf
zA?igwTd+yc*o2_#2DX2Npt6kwxkKbVf;R}#O9=BDn-M=2`94A85A<=7xeA2&xq5>5
zlAy5}@kf#05j@;asE@z9D3>6ZCTMI%@Xnd(S%PFAQ9fR9jNmxINrF=a=LnVxE)lE{
ztPxx#xK>cvctSgyMBXB3Y)TkEqRPKF^6ixL>jc$(2lQN<%l`gF@FPKEGlE_jm~L!F
z^b)zBAel!@A125Z?3C%@fq1H5q2S@RBj$;If#B(a%LVHM8wL6Go%LQMxLt6EV5i`9
zf;S1?EO@)%-GcWDJ|Ot0;FE&J-zZ5CZ1*j}KMQ^==*E3E(-Q;(g7i>EeJ{a~AXi;b
zKSYq8fGCd^94n}7VnIJiWG<FwK4l9FxJBe<!EXq*3SKApZ9%TyVfpV1{!s8If)5FD
zH3RcKCHSo1i-P?2%=AA9{z;IFGN|Ws648x7j1vqB_7NN=sBCi~eyYfYf-?l?2y$UK
z>#G&qD7aaWi^Q3Jqu{NAw+sGQ@IJvu1fLN6rQojx4+_322!BSZ{<j6+7o>M9w(H{k
zBamwgiRwNSNE#AlMLPu!5qYE_{o66UK#&XmDRVJ9k)E4~)q><8QEm`iCwRFa-J&p^
z{>zBF1ivMClOPwtGyNe!Wor!bFGT*e;BN%!pNaW@C&&f!l#>NX|DsIaXvC0Uw%|~~
ze8Ce1PZpdg7!jN$SS+|eaETxn=d&GpG$PU)6On#&h+h}HT#yU*slQ3^R>9i^?-hJN
z@KM1h1)mXoPLPZKS>Im;KN7U@tWCXNFi9{&u%{pi0?ap3aID}df|CTN3eFXrCrB~@
z%hw666Fg6Fi(s?hHw0S+NjzZr9}7Mt_=w;$g3k%QB6vvfkAm+A{$226L1p_5^(Ww-
zjP0Zeb{Fg~m?e0e;4s0_f@1|qi(ozT1eXX_2(A=dElAP?^Is@P!UW}81@98vCwRZ$
z!-7u=J|*~^;ERHX1pgrTj^JMfKNfT+=ynqX1A=tx#QyXV%o5BMq+=(hj}#mySRhEU
z2h%SQY!SRtaHrsIL1p_6`M)djZGv|R{!H*O!KVbD6+9^Ts^A|4|0MXapqtMvXeU81
zAQ%+vBbX(aD>zzktl$K}NrJNkiv<@5D%*N!k6wh>?pcEC1vdzOO;A0@A>US!w+rqO
zyg~3T!F__b>{%|H<L3S!qG}I6cM8q@UIyhr?D^nx*|w^$T9x-n`&QAHhyU%)!uw!s
zaJ!8an0gx}XaKjMY8!yR%!gYnwH=<1Y1{@P;Bxb+`SOwH@OJ;f11Fn_4uy=<)+!Kv
z#t2+r5vPqI=3!uaa}Z1)5Vi6#pO)dd(QGD-&w9@KwxGT-m_w|OV_@oAjJPR-sI{#d
z?g!0aIMVox=*;&sOtz;nKh0*+&Va(%?!J>SZ}9-jcBwb*^4ZdqLDbqAvMl_MZYGV-
zqR#pro21VJ*2m^eeOnPXWe~OYg>*i~xtX-f5O>!1f}=hTqp9y&M;Sz|$3m7h6XRz#
zQ{OdEIO}^8_3=2de=su_t?y>US%&k0TdzTuMcb)nV;aNVf+pXC#~;}i)<cpHptf-+
zFwO`-?gzK~5S;yc&#}LtrA7Pq6ylikbpW-kM}3@=W;6RsbW9Ix5AyN(JqSJD@3Y-h
z1h#3;Aw;dGhvPn*5!p<AEaS}QiCESvCKJ%)gDtF4Ct?kc*@mAmdPM%HlSUlXSNI8|
z$Ba>#Kiw8qGv+8ZuRhlY;r$AIg=<gYFTz*2r}^?*61K&+`nGS0Y>gB&Cp2eTvudU{
z`?214E399=bFd)dYQ7e+w+>Ehj@#Cb*c%7k;jR7)BfSd}K_$5$@&c?wU2Z*ZO)Z*Y
zd0H31BGp!9_vfC7yR|U#NYNt8+gcKFwN^&<MP^5Cg+-=?k;;fQxZi%)HPa#sBHxeL
zTdh!!rS?hvH@Sc>mU!@YX^D@z9sUvhi~IDlj(h6>>+rxUxx3>)5xj(>hBVYLRmumJ
z+GA0E`18H2!SAcQ-VS?5d*ncoE8HG&bv#{EIqALwi5&^;J7HZ5-o;@@=bZii_EtY?
z4EHXG>u80i^Sb@TkzZJgEYG%u5kKq_6<f5Fm2kDUV?|^~B(5X=nzo3m{k$65R_bS!
zphWrpLDq1q6t=ncMeHlBf%lbLIkU^{aq|oR-qV$J@lsdLwDS3dANTZx?_280nO?rI
z@E5&&;fI&{5clVwSLh$!(bF3G@&Ql#ipchey{o#Ys%RnhEwH~VVrA`%>|J{6QhQ8A
zp=-pVp4OoE54csnYV7~>>FJxaoh|psmx^c!>|l{K<a-DFu+X(NlF(LI)QrA*VYO*u
zk$v*Mh_BU!eQrBog^~}m9Q4p3H*5vH3tK^_@I9THG9H^YL6Y`j2H&9+UH`;<r_;WP
zy9FnQE9yI)PoeHxQ4j0}orZEQm-d~$j`67P^b?s&J&;9xr~eTu_)8zm+Wc{wP(#dC
z&|DOD(|m<n{H23;O1nYRs1L9c+F!c+Pv|%72Jw6cH=VXi+{yUU)m9K69JPCN*a}+7
zDtJD^RuJQHaY+57t)M?)ER3z7O4Ru2wt{ldU5Blpv8=#hE9iFYr?C~pFOQ$J6?7i7
z+Ex%3yTew{26Qi#mS&^2g2KphR9iuJqni#}LGzUuwH34%-TS<@f@rlnYAeXcwoi(0
z;ZTRI<dLi|W-I7#=%&L~&?aV%*$Vm_cPM5n=zMl9W-I77EPJZd+%q|aWn;F2?qykr
ztswkjJ8T8<A=_aqs0T%dt)Nu=HaTqt(LMUVv=x+tuElHxsqv243hK|E#cTyBdoLC7
z)zHFoa56jgIcx=8gsw(y1x@Boo}H#%xnXem3gDBrg7#p@zksbEo*b|hRHzPIQu3v2
zs;hhSxF4o%R6CKHyn>lywt|v*Xkxa4u4QV>RuH}3J8T7A#$Ly41-aPJ7qk^b_vj8=
zL3EFPbX!5n{7=kQ(62Z%W43~pu#+)cL2pou*$Qgo9>r`0(Og>G7qS)fR~$}<t)L57
zuftYQ1_#4oE9h@bci0Nr#)ciXg7~u7X)EY8?v%q;&}8O!*a~`#6W?JgD4y*(Yz1{t
zcGwC!!~^TF6?8W1ci0M=$o3t!f@ZS3!&VSq4mxcG@ui#7R?uFiJ8T8<yy{{rh;Ny@
z*b2IY3a720J**P$(RobV;e*~_G3)qh+X~vpVKlaa_(CyeD@a{S9JYe^{Nl6~^cU{`
z(QE~AO-syH5WQ79Z3WHe!Ex9MI)_y|+@mM(hxtPkN>tyztX})^dy5M&?sw@PJ<ee(
zhz=B-wu0yY!)Yt%N*)7;tspveciIZ#%S5NGpaRZwhpixT^_;eX?q+*%kFIS4)dlf<
z*Tq)QPuZT+R?sA7aM}u5#TuNpf^J|AxJPG|$~`(ibab&5q-?%9Z3S)MUcf!NE&})H
zbg$gSRuEs(e_6JI=setMD~RsVzo4xkUUj0jf|Ok)xJR$$Q%l0-*nPTxP{+Kd<>PDJ
zFUwXCKgl_41@X&57h6HYkZ#<gx1x)O*$TQC`I|zu7*Z>QVA-MjS-|RdJyb`x71YeU
znf#p6lsOp(Xk+FS6gxjN3+fG-1*r7A%(tO|t)Sk3sI8!1P=I@Me(;T>4|y66qPZ8Z
zhX!tX!GF3hu@H~pK`vp5he!19AQ3k?!7*qn9v;!P><YdGeLOs(bGa8iqQ|*dH9VsG
zp-5pBS#}=kunS|hg4h*q_6fM(4$}cV>;f@98A?8~g=t9<c7dq79`ZM-%VI5&@X65a
zhx`zA1<W@&%*J`Yo{peBqEAiv3-*KGjh7(gRI%)|ROWjOGQaQU97Hed=}MQ4Xc9us
zOBh3YhSL2V^3M^nX<KNfQf)<RXCve;VY9QkeFt60`7K7zo~`1vpg9pCXDJfwIZC$*
z@^b24Vi)Er-M1ls6CqnULoe=jKeF>jm<J*o%PWh6)HI?%Ekd@k&{LdA9j`^Z5wu72
z;^V37i&>n2kn?vpS}4h&MW#;3w6~QFSLXI&WsK-Hh~H<nhf&^MqI8c#ewey<QIEYu
z87TS~@(0vCt@0@YMZ@vpV+cYHUwqh025^p4LSBM!%ob30n-0DIui66og3i*NPSxow
zovzQtJ`m;%FKrB;baBpCOf>yN<aGk3e}0AN(KfD>0gax(XG7asOxUcVB?MlMz)vqF
z(r$-#ht61rq!8H>$|8T4Z4e|F93U_U%g*H`^9Wmi=)h$sELYJof?D_j3qnM;!y1Y^
zV=a~;&k?q4=)n9ZY*f+tgv~0tm>_+h5vyrFv}!|3vY|cYQ9-S$fgu1QSI(ej!e$kn
zPtZ1HiV4>$Z3*EK9gU4u{t@;)ghu|I?y|48-Vj5VZM2GQ8h|ci&{+ce4z@qx3<S4T
z=jvpHI|9MeY4!+$uao<9nNIO{GNSit4&i15)I?zLS!-caC99M1yAb?Z4!b%j-RsC<
z#=&89fE|TxCvJ$vI!{5i!}M8@HzU9*0Aag|E+Fhga9j1RPDZZPf~S*_8?@l-WaJht
z_?11Vhah0m5uR32Wd=$|=Mr8-a9d}&ltrkwRhGG&iv<WYUqRGEdm4cu(K;J1i?dqx
zHu?IhDZ^n-hEi#ef}t@ZPqoPlD>ddAbjck%8eP=-xa^h&P2HWbBXnBq2%UY{5mIuO
zBcyXYgWA+luukK_(kC@<^!4VPWz@(_!}1>p9Cge!Gx$EM!CHrDVaDGNX?S)6G&~5m
zAy6~2KQ)x@(ZzWrUe{5+3JD<K_z*bKFmSQ2iIIntzKrmK(yw=QGV-z#Fb6(FgmX%j
zh)ujMmkXYCMY^rnWuOF#E?X|7d<0x12{hAzD;i-i+koYcSYf_nR2x#Tu_zxtum^<A
z2yR{hO#vl9sWw#vBWjS!ix9RW#98NA2_JvlyOTmY0(wB;z+raUY6KtBdcxBPaWG1y
z%20Str4<tnBH%Q!I~mb4y10OiVzk7@8T*GQbZS%fjMUC>4`}a%%NO;PIX`+WcG^Kf
z`RI0pK}g^ri1iOvqYjqUQb5$*C^3f&<6B^c%UR4+&k~%62K9B1r(qoK+1372s78Q|
zDgv+3%1}t`VqI!Zn&>$5)VWQSnM1fom8r8k8R4YEWH3F9wqv@4UBLb`8M$K09f;~f
z6g{DEK0(R;@x+G}JB7U5(xRQY>>|FwRHLtxu@Yyg68PAH5@&gc+!e&5C3G9S-fUJW
zbuOZ`;d8XXA4s+7Hew~tQYEAfpQDXviM}YO54lI`(ASQrfC#T8X4{Nx$E=ow8rQ5@
z)er(NFI2U9S=I98Rm&HT3601fK4#ciqlT@nIAcxy;#Dh`EnZPsxfq#-)vl?n8b<oq
z;xTz6@`f*7SzEbk?eZ$?f54WDrKx&TrG>6eW%a@b<#HA?seE}=bp@TXE6>S!HJk|K
z?7>Ah1Uyi|6Z4rm7R>@Ja-bmem<q}tv(B=*qOk@sJjMxKk&+Md#%o(%HG|v_Td=$U
zvjny;)!S_qtd-F6N4HTb;_Wti03xtd67LH~4Q3#7H&_Uuc?QAsbXXrq_qvq{6POyX
zTpoKI|Af?^@vukItr}JW#!PE0yGI$#n3(5{qj82_-URnKwAB#qp)5bZ06|_Otv#T6
zT77V5*f2e?N_8MZ^v6ri0smS7>nOefImin`9k#OQ@rYHOA!XMoBL_*NP&q6yVDC`3
zM&w_ovnQ2xhp~x#uYU<(C~SOWc;jh)1*Su2?*n!yU}b_9Kl-?{VErJ~J@%P0)VHN+
z9CkIA<|-DlO81D6GP1&Ga#;^H4Eqq+DOy2s4;+`C;SHjaG<WJWZ_r%_`zx$93!_YR
zO4(5a*bAZY2xZ=6A<UMb_R*mXwOfh4mFmc3!_q_8o7GR}3?t2bE_Mw$6UV6xnK;s_
zi`Ws2IeWjeDU^quf&G&=tVY_DfHenn!M#aYe|XQ%gO!JDOqO)yZQF=L<$il(9?VMF
z_F+aIzGTx5F_QZ+^A4-?L&H`#)~sE<3|PHtO-17{T*k&Xtf_8<qN2XCW;{;!vqv`!
zTOAs<V)?p?`s!gLLc?Z{3=ONUT{8@B-d9$l$f}hU4J&I`Kv})Ewz6^Mn%ZFvRSFxR
zTVByv5tTvthuwg6%PY>IyY~iMpRBdGB8?nDNA66Dns>kzr+(%7@|Cr)Ku}v*Resj+
z6V$cm%QE|bR)>#ftMwJN%SVkd-6=m47e?%h`qR}3eMJNIX?0b(;*Xa%M5fM|WMNm}
zmA;(&pld7FYC|lqThp*|y@kHBCHSjvsA{xm`@kx%T3uDYqN=v?9P7xIAk=7J81=B6
zqecwBEEYy&Iegw%tw)8cm(ffEj5QcD4drK7tXd0m4Rt3p#HyV!Y1ZV@Ddm%ji)R<3
z!(XathtEqLSHDgefQg{a^9M*B_Al88L|uutS+T650Yg!ZU$Ipy8#r2=Z8-gl*Q{&6
z0Vtn00|y#dy&S*htIHeCUWtKSSE&qNm;tR`xe9e)%+2AgTvb(3ySC00E00<Zz_DPn
zW*)C>SdKR9O6n^osJ|0q$74eA<askE%_=oVq^2A^`r0+9k|s6Q)anVie9c<e+_1`L
z%r2Z>UaHO#J;T=3uWW=KZLMF~Xf@QVsc#ISf4USS(fL#|b=Ks0GbZ4mmp4@7$A9ID
zTHF@kbc6z9zRdc+U<*R-N7T_RH@84mdF9!SJWr!%uox|gUTk<|CYE9Zsv0pORXhY3
z)8)&}1mT$ddxj#!hR~YI3LM5R)*@sMPPBMLs+Naz-_+ff9M5RCc|2icLfymh2%cMI
znTdg`2`5{v>gC$nwGCCv)wRsRyZ1sCLnU=pl`E@PA_3<bx`BCIjd@nRs$xY0j908|
zD6d?P$<R<$g_+Ompj=l>c2t72Gx7Jo#nuC#X1dsVnB=teP-gx2*m}UNwqtYSvDvw~
z)r!rS#to~L&dseX7{oMg<>k~Vr^W=t+_2W*+}vtqWK83>GL#KWJXokF#-rJGP}g_Z
zb~y4`sn_xTJN6aEpndXCBZAWf`A&rTrGl#j&k}4Byh!kJ!DIFn^tc_fub{_aHBLLu
zBd%H_UM{#x@VkOP5`0|nH-c{oek7QTXJppXPjHyvc)^*1O9WR79<#5Y$L;G_)WGpO
zW?up0fU)?p?JMlZx&hWpUIg*iM2z>VBEKQ{mgxT`@;?M^@FbW&iHP##O%O8$!-9i|
z$Tv#x-?guBxLt+IrJWYRZwg*7coPxr-!Agqf<G4h&qaP*@CCtxg0B%#{%w)p6Z}B*
z9;9)<{esCvgq|YPF$~iOh<>QZ`GWX4>cWpgwMyo%G<jM*1=Sl}$k`(E11{4i3r-g-
z7F4UWk-kLa3c(t|Rf3Iz>jgIpUL<&h;5NbQ1#c9*MUWpp*q{A^{Ki4~dBNWbzApHC
z!FL4zD#-5!EawsA8W_q01P2KY6&xveqTnfl69uOU&Jr|s7uJZpPVhWI^-dn`T_iFW
zSh4*U!5xA-1+NqQwjjS#F#q=j9~0a!_^jabf-eicF8G$<p9K%Mw~&qdT-HBG(AZJn
zN^R=L3Z5c3S#Y{wsbHC)v7=BWGS?uoo_axJN8x;tw+PaC5%X;q+#&ca!J7o>RF(Pe
z5#$;q${!1I!8zpw!8Ac-#|e6_#%6k!;1I#%1&tjA8klE3dhaDp6`UhjD!53nTu`m+
zM*cHIZV+52sFqA4-Pl#&0#??4h2WKfZGtxm8hZ*q6`AhdSngMXF9?!?Kt0`l5`B36
zPBeBBxb%{8reLn1VpKqXxIKg^l0HMQOmMMarQixdE&yZw+XcCVm~yA!cLcvD_#?re
z3O*@l>>xZRvay5kn#jKsq^*6{PkZ~sj|9o;piFn8#3Vs-LMZnV%o5BMJYI05AQ!AL
z|1`n5g7XBqc#Y|Gg6jm&6WlC#k>C}A+XT7Ljpe^1_<g}U1b-rUzaSUEG5?!_9|)@Z
zM8rM3?*sY;jU9yUBKH*x399=@<R32b7{PIZlLV&<&Jm=;Ken?-uw0N!@~B@gxJht}
z;AMha1-V?0`EL=tQ}Bm^j|x61NKcZ?|GePKg0BnyQSco>F8yQvkRV9`l!ptF7fN}Y
z;3Pr%U7&uBV5wk*V3pu1L9VW5{&NJ4U4$(nHw$vvA@h-|K;)W3;$4DVZ%Fxo;I9RL
zBlw!&?*zFPk@?+zjfsLOf<eJPf?TJ_{3i&G7n~qy>>kV%nQIuCe}&*0!3IHN_n=8+
z4Ez5)U;AiWZM@k(#?{6Fz=ofDwGG5y92$P7Rof^*118^4C>ZDQ<Hme_@tbNkTvpXK
z1Ak2!D&`>1MBICt&7@6%0=KDFfh7ED5E*Ik1qm6`iC=|Pzsi8745HRHte?$sv}@AN
zI4s|tX_iIX8fG*3s-bYU`!+bln~;y~GP`N_9K=l-M6F0~%L*|fn@L*>*;!v5UL5gW
zn)UHbnW^tG#7!AQt!mWAd}cFg%}_Y&+vKP(32COjYY;bOSjX9@?;<A3X42XrJL}tu
z`naF$AIu>{>$?eYmdQup_K*ISbt8_4*_g&~yP(N;eJ<KInIw(*?vuDl>Whgs&Imx$
z)gL47?B5Q@{_;(s+21D-#~iH#sI3h3aZZ|zZE_<zriZl!`9e_kfF4sq)yHvXn`X`<
zYV8@MS86fN&D6&-&U`nZe|)wuo5=?b_K71xvF%ei*dvFJ`m7x6M$A!cQ4V%5Jf%4~
z*pZrV+>+elxoT!}Ve{-7t2w^8v?gI|8<^G|2h*D`1YUixr1?9*)`RU<OT?X(P!PB6
z5-V|AmUUaC**~oa9A$eMOv`z<J%>|lq4kTN+pKMoKK6pbj>yUVd|TtU`&*J)lRE6y
z_zoBNz@A;!kjni#A~>SCC-#j*c1H%(466C~{eOOZQeXa^9*OJwQdx~dV|7q-gF{oI
z^1R{D*r&wxU0jrki}bSx{2h}cJ0sp*zP>Ap;&xg?llGrfV?WNi?Y{Y{4SSrg@9ZLL
z=sO4OPFKg+e)cwZd%^v#*7k`vAMkV}w)e8OM=FXuE$+62j;TfQ?d}$Dn|*Rc(X^t3
zR&Pr@n9QF2$sOf2t%t1K#}8SdlrEfRcc@_EU%+Q>!%3&-lgG})!A`mrSHK^cqwhfQ
znMpNp+5X?-`sH$YN$zo9i?ZM_PeVp<m@i-kkM{$n{EfM0_gc;rPuxwE{N9f+)xcY(
zak&_8nUB<N5>&udK80~UtAU?f#-e`D{Y>F)G5E>fhsx`@3x9pjqek0Jvr^zE&t)+e
zih-ZZcpPsR$xq${!SC^Y%Z=qVR{VWv9{l8Ipo}NC4*X>5tpuL!<P0ZnLIkh;{od>1
z$3sp|K~KR?=G79^mgMoQ;3n@YO7vLnb?6rO$t>!og*Wh%zlF4b$Lk@f1cSxrofO91
zBaj#T<mE_D4MIVFGM`$LbCCu7Wc36aw$kw7JZ^-v=t<^%H2BH71O8;*w#SXg&|*?D
zpAx}O)?#W}`FbmEWa3L~Ih=ukT8mi1O8nu7s(nM-SD^~>lP^Nq<aoAyQoPx}fvj(=
zh@NCFR|G%VG=3p7j}tK|`5x}jco9>RX-N(AIGs5o`L`^4s)#+4yRmG6h<%f}Ko0z5
zojGK6OTno4?YL?Fr`fA&998g>8Rw`!!kTBqQ*?(n*~#0PJWK5uWLGlpaludKj=IBm
zpiY>F*sI8`b~)4Pb_lI0esVr~p~rh^H^y1}0QRihr@P`wPGG+);zz4ge=<7;eliEk
z9d5=I#KVdcB1mSC7QCJr5Yp{bzMdvO`CN#}>D<Y)(->z%yV&h@rXkeCS(myM)sdh4
zE;6T;*I99Qbdv&U<@HwFon|Jam9Mkn?h?tLyn+3?JN`s~E1Z<9$c*=h7)UE$R&9Zw
zJWI8ln%uz5`=l(m;@rji)hM~beUoow>Vy5Zp?j`yDET0J{cyh@DKR^_fP?!;vU<)4
z4@&+essumzBb7Qdt$gh=EA9ztC?6tr;7QqmF%Yo_`=#A+$@5v&Q)zC1D_oHL6364|
zv~(pFrol^$75A)ERg}yR264|x*%`^?x`Cg}pHo+OPI4wwU+mTm;0l)}D-z$!NmH?7
zu5ej0KSqI{%rn>(UYwl4c3+dpw%p3Fd8}EqyZXb~(tSSvP><u%4@oIZ>Txc*sQJkp
zo#2J67yM*BSFGS64hHziYt=4zf*&#+{A4ZrgET5fezKO6f_<5PrOU6&rv_i)PJy3%
zGk&dc#s>e+5dlA0r{@Q0gpd4W_0m2(D#(`{<R|O&F+q~d$WMMol^+-U9d?5JWPK?q
z2rgs&;3w<+MM1vIAwOBCPYKdUB>BlNsPZ#{4cKS$lXd<%!Ivp-aK&?QFwDVP%HSuf
zj|t(jAkQoElX)t+!#{Hczr_ajxVrHiafcss1uv%p{A6+}-QgF!!IQa5;3wx}XcRv=
zgLQ(R{GrN$$9k`ar-D96d>VEfBqg$Q$g~`N@_Ke4Lx%kbG@PK0tW=rfdB4iUa-6oY
zOep^b6zb~FS*T8CTt0YShK;Pci$CBeZ^F*>%ti^tPhNu@L3Qm0KbZo~@!&r0O|C5?
z=n4Le`wxDy%m}o|9rt=zeb0p$CB;v^hgH#HA^FJ^SQVI(xI`M+7feON<R`1&T6_*j
zVB`^GmTqf)asa~^JjATvCvQRyR#iy(LRU9^96iAcIWM-jQkfY>7=p^`1^CJ8C22T2
z_(%5oB3Fu@2UCKB*|m#ZL+e$2bAmH~<R_n}x>^=Ii}}Cq>Y-1#njl}2ke{sOy5KP8
zztqU<gBNm?z)z+zK3>s->Ngww<UFNlhMx%50Ddxi;12J$gWqEn;3u<6#ZSJPZEiJ+
zy>@UY72qf99Jkp)zPcknSu4O#KAkyQjp6}2cq?;k*XJXqt8FDLLG|pF8q;1{W~Y=K
zr)5&Wl^nEsy&c!)ilYs{U<t=`r>l=L2#7JKAxZL+&q1Oq45k9F>J(JbepbRJ>=92S
zk$b-#x6$Rk8Hzr<>X4tzgWIQ?V+DRPTh;CV*c1Xk`2=JEKbfk&HZKEec4LA)g1Fbi
z6TPqfN9yIYc~9wI#@__aL7E3t9RQCwpL>w!4)V%p+x>>J;p5%?dMXj_%Y#VA{n&Nr
zUH`%O6XPc@LoJz8k*_H<7DH-<5G*@%8w*(d_-d5=<k84w+gQGQ98%-g+wSi`5xRtV
zGux1-DRUZzXk#XM(&uOPgL*?IU%i}{`7SizCwl<oC!d9Kas4Q?*=d6y;Fb`7K}r52
z*5BfTT99x1;@|cLE=DCh0TNMt{GW~N3cd$@{5#&%2T@E>k{@Ml?|QwDLXpBMvh0(Q
z$G*Z&ve`{;<W_LAx8j~Td^xJLzhQ?djED9lgm5dBTeWf-6icamh6C7Qhp$3TcIX0x
z>|JQkZnXpK!J|<8fXY4iV{g|=8m_KH$o?J%#lBK2XQEUgLiTM`UZs^+LBYF->_6g<
zeYIBp4DkmLa>z~Ip>?_N@MhU<cCs?Qh#Fo;hJnYi&+T>+yEd?ceeKXf_8IKXPA%Mm
z?0g5GqX@~n?4(vC=7Nd5%T8nTVWi!UkgKT3yX;<6@?|`KBeUPb@j%Yws5}wv<sf7~
zffV~1JHYYfO+H_N<4~q!^t~P)1Itdca{}p!?m(ZwJYSk!Z1WoE%C-^{Pk|B_f*xI1
zqaI1Y^S?I*nWm=WAs`)D#$n{+B(L`*rS}Kz#6(RvB`p``+nxN=1l!hh-NXUb)b!)g
zm!$MA`SDpYmVXR(AixGOcXE**cXjEuJK(H84f*|s-^%>mR1R;f2kG6df#_z&|2e8K
z2At&QG`pK!;Ja#K5{EnN)x)O_hRb*7L>$*_p#VE|InZ&~<e-ry92KS5KxZ+`8E%-?
z2>+Tn%(EHH;e*WIW$Oz`_`=Mi*}z?LK<KYB%_T4s>BEO-(LQXzj2nxT)1{{3PR3XS
z39%Abtq)QXHmF=SQq`7$zl{iBg7S8MD+1Vlw=^+wtrFI1`sZz0@JCs4Zfk8)=R?rG
zpi@#i8F>Q%)YLZt@8~FjUy706)5%DZ>e;**fH^uE>+fkumyKsCuH_7>w=Om0RQ5*D
zeV$KXzr7e7U)aOwWeB!4pTHdeVU2Jjf)Az0lw_Q{L-`zGPI5>5kcMMDT$b9c=R`BI
zKQ)xNQ>czWE+rc24dB;mL<!ubIJn7f@{Q`-NugM$oet2);|Tod*xsDRy%~(W>Ig70
zRF$7gU>!;yt1LQLJfxo(7Pbw4@N?LgSea-CSR#a=2eLGlqm(J!bgeqB|Hd>NXigEI
zb&WbsX1ZV?INIMr!2Bj~prIx3oeH!B4mY%fN3@pkE3GByv7STlVMj1M2}vqChcH8H
z37kcyBaG`&kB*Ml3Za(42w>LYuiAY08$#gjlXQ7H%JC3637AMy8}q0&3ZSVHry!sz
z0-GayHP&pj1v7t<1KIi43>tiv-(}prbKss~2J18er<rnz&dBezo@2n12*vi9VwAbu
z0@IP;M^JQ3M)V++nvrp~hElR|jJVGZc4c2A=_9PVt}=2+oSRd=9>1+_D;q_QxlIpY
z4efs!0deGryh<GY|2+4w#Z8atV3VbJ11r2X=xBif;uO6XTr$IPIwdgSdig*tq+9Yv
z(ZCZklql^R5IoFpdT2bTc*CZJyy@-{)4<J}G>uffmHug99Cq)HGU@K0!)GxVZuh{O
zbbR;j+RZcgY-_8@sB@?0d3%$2H_hAoRBwuMYo0+3JR&3IGpW)FyeV{XJs`}A+_j-<
zMYHSSaF9JgsvPHyW)^?gim11a3`ln}{Zscu4InAT6#+3KAVzja?=yVE(-k2y4s5>!
zUudh>n-BNa$?m%pQ}0piqG9SKxpy=*y6~%iI7jdEcwX+hG<+m@2=%02kqc3=N|CF&
zupf@j*VC+-7~5rDVd12b62*#A1R&6iSb0?i$PKHP)yEvz7LHv!uc4~GVR7ZE3b5Sr
zhcB*PQ-9{j#f39Vrk0eSpmA|g$(+S=>erkBCR@Ye$%TbhU6G>BfD5r^Em;}hc9DQl
zT?+<S<(f5Tt^_M*;>s1IY)qatFH|`E#E>EcE9&s@5yMA@2Ek%^6<A5fg%*K4JZ#Lc
zWguNt)`aS-&R*F7+FWSF=o9l#9JK`GyUMz?<10b!saikmtIX0P=V>h&aFuJ;V!suK
zQ2&il`c}hKQ~Ao(b!+RZ%Ig~Io&2PQlgejKEtxr?v~Y^%w1KAd@AL6+;NdL$(@1%S
zjwkc63)!%m(=x`;tDB7j9-U~VlS)d<BNL|1m{&Xr&49G^m8a<`%HjVo?XLVw<l7x%
z*=d%krgibuSf?m$xQ5|cR<T~OPFIZ{RiU#jTXm+QhH)~Iz*Y$R1z=c`V5w<=U9PC*
zwJX;wgAo{9sCfNa-ms>;2HY>O)ar`Jlhoxtl|lDENSzb@8LzDs^(z{_44&NQAgZdn
zm}9&;3rjDe8*kE&&Z|59E5)nJi1wP1*n<b9uc8m-AUh^oDlpp!K+3}r_{_v(a0K3+
znyz@oP+qQlSeI9W=NuDAY5l|<mo{ERzsK#UH=&z;x~9BWWIj++=7&qB^HG}eev$tw
z@;^o9v+uvd>l@4RSdVt9;7q|%!3BaV1ZxGk&Wq(P6l@mUF32|rO#imv-GV<6d{ppR
z!M6lI5aiktmd_JZ&+L%-YKD3~?-I`tRQ7@(E5D7v-J<`V;Ex605&T#%z(-!>=jQ?9
zP{ET0rwJ|)tPxx%c(LG>f_ntjw+z(Bcj~P7H9>xwpp2V&g=)P$<dDd-1s4mRDR_b4
zU4ndnuId$hPtc9ij{0tb0|e=JoBCCP=Lzyd3iUS#-YNKy;4cMV6{IzC<{u_FUT~)1
z62aAi=L_=lJj?A8{I1}S1Rodtjo@2?9|<O7qO*KILA4GW@_3PF395C~(ASBqmKZ_i
z*HV^O>zIM3iacAeTyTTnC4w{?%yKsg{!&n_D~A3rB75->f%&=%<_M~F!_ZF>S@}hS
zTqW{a!HWd17Q8|5Zb9Ym4CS5|`Axx(1gGK)9ot_ZxLxp@f<F;VOwjpy3l0$+A$X$T
zG{HH7rwJ|=tQ1s!z0mH(B3~}pD%d92DR{l$UctKspAmdr@UMb#_(;P2>Mb~sh&eGt
zkl$L!?>b4+l^-t1Q$?@*aiRP|k(UZqO8zw>HwY?!T*z<ue$Ar4T=KVxyi4#}(cdic
z_XY11{rw_8Eclq{e<kt@f*%NeBuF3k-0u{@zJiL+hy5E$8L0dt180c5M6g1znuvPp
zMLt_l@%W&>Sma9uarsr_i_={p)C&1~$Z_u}s9rEa&K7x)AU|y~-vq%af-?k{304cP
z7CcMvV!=xVw+UV)xLa_K;G=?13i8D(+vhu1;wyrO1m6~XPw*o_zSL#@1VMfjpv;wb
z#6E&qg1Lgj1cwWb6;!`hC^t!DwbTf*ddUnd6+J)OvVQfu1-wM$D+JpFcM0whyg^X?
zzM<R?ME;53{en*lJ|*~);A?{K3cfG+PeFcKV!z@AlLa#bdkS*xIrAMS$VCB^M+x!^
zH08O1hWEBu<SN0Hf^~w8f`<2Yfyn%L&HCB}zbSaVpmLIf^xH+|cWvf>Oz<heX9d;o
zFw%Ye{RDE|A+d*`@gvMtf7A~W<mwU1BLz<sJVkJ#py9#I6xs0L%0xCixJr=?53W|^
zwSwmeZW7!gc&Xqw1Um#f1^FGG{p11wqPlMYJ}UB4g3k)_6Fl=7J{&E8Q#O8t59i0J
z`wXP_;QaxRU+ak{3r-iDEqI#XLcvNwF8W|O+N&ql3v%HnWv=BXav23t`9}h_i_A|~
z)YG^<@kT)|6rlXDAZ`o(CEsSG%nLrteA)gH@owwCoo-|G!MNZOfp2tr8zpD}!>6_Z
z_{)5lK59EWAJe!EM8GY~r{>E?p2OR%F_j<<hgWSw@fSabR)Lc6K|2fAT*P}IFb@OU
zn~vZpZjn#Ci$8X<nY77}o%Ib3qdx3B>*E-h`uHu@ltI)w3Cm4*4K$lcTM31UGi^0~
zSf4SSccfJz?re9%ah7!u`PeS?rrq_9GKgA*AhLuQk<GN#2-#WR;ynF~%ldH35v`BE
zyQU1HRwe2~7o(d=<L|VyzEzI;a9a_rZx`aG3@d3seK(p(;Ye#k+*#iS)W_q*{-q$8
z{k;)!*2nq4t#2=I?BjHtf0@Q`o1n>ePUy(IoS#ZQfZE;;9hsN&BcwX}x5cr)SfCQ^
z-xG*q_v!#@8#>^#@p8(LuK*qAI|)4QtNJ+ZY|}AZ)(*_)iO`u1MbySJ&V1X^zZWHq
zVDf>NbJFMH<%}8mnSCR^S*RL3jF&Sj@?vCuWD-`tAH2QgmXxg%Yi59x6Spm}-Mw{D
zb6aG}By0bemlB$%H@AY3GxDV!_?!QdHK_moe-50~|0mu}57@bPMXX^x_J7X`S$JPD
zfUK8Sds%tbfy|fgbm$5rulBOX`ya4JTf^QsFde=Gtpl$e?67>To{`C|fsVNLcKGyr
z-tvsZYP9fH_)hf07hxiND)z6j251%yUcT+W=3runee%MI3n#cb61UkS;mxt51T2|J
z5i5I8&2Y`O8D&4XZ{qt0PPXQu9xJ;o;!OGW#P@$SJ#u#>({guMLuT&(A^bSHIy&ID
zF#yg`Tt^4I8(OU=TeBnZe%N8Pw@y5L|048adSnSoS=pJ^#K?8lfihwC^wnG<TebOT
zw8?Uw4l8>n{2RVfRD6`Y-=6sAU-{bY4*FKKTfH4_cxtpdUMaFiT3`j;Cq0boNNV?t
zj02O&KGoHl+_4j054T4W;1|;0QCS3^jmKO2S07630BvlDZ+~o@G7ngxv@RSW56Zq$
z^xz>ETH>g+PW1i4-(d~tsW?s6psf8E*CBlm=+T^iXhtNZV@Zv>V{xH1Gz~TDy|f1X
zVt?W_zJou&k$$6$$J!e7^ZoYd+a~_yfHzby@qt4ayR3qUzwNQI2g~dckI#8vj%VaO
zI2P2;jLeN}iuiWSDN5M-K-m*We`wBQNWT(CgvZ$q-x#?B9y5C$a-*(m4i!c?W2|A;
zf!ANRb02?wJuY7QvhA^X&!3cmvx+aT4&T6U`W1cvK-q~9T;9>R%W!`eWn=uNKQP7P
zox~JH0FUyUd`$6s>G}rzCcadP@taOVQ|>gD5q=YGQpEU8WbC`+k=&KvbRufB-K1?B
zeiL628h%qIQa{OWBE8D+o6bRvpU!VeL{A<3rp>It!Ed5<0>f|O8>vt7o4Dpv^P83<
zui-bPV-KVJrsc?TRDRQw=%$0;v|5Q#e$#ez@ALAT{*Ef5{HDolJH~Gcv%VO=>96Rf
zgWseU>&N&_G^ya=H?^{BF@6)5Ry+7jbJ$Rf-}Ez<b?}?;tLET0?Z?q`@SAceI`~ch
zr0n1~Ey5)Dm;9zYbS=hjQsW)tH}Q$Y!Ef@h-!Xm@JN7yFO&6nUQGU}b?qrPLL<+?x
z`AwH$$iD!;X%+hw<2QYsO&yirRLRUSep4cMF~)DYo~bc@Q*R!}7{95By^islQrXZK
z<TqW#s$%@6ffSF*Z+eH_i1C}A;LMEin-mi##&6=SX<Urow3B-j<2RMCp)bU5dKL9L
z_)QJ0*THYf;$S%VO@C#&gWvQuHtgUxE#y>l@SC_G-N|nn%lr<0)6ckD4t`UR?K${O
z*HL!xoA{E$$!}W9`W^fx8k2GIn@U;U!Ebt)WA5NLox=7V{HFVu?%+4^yz0Vl`U4wq
z@|%7^g_GZOJ*#x`n`&6cSDW8-7l+aCo36kP#Q06>TH@e0_2lk3_)Yvgaa4ZOX{a~G
zZ>r?Mckr8*vZ#aKq*yPXjo(BgCQg3SciAfkzp05k<lr~axD5R-8h#Tg4^Dp5O4jG#
zH%;O^ckr9;;8Aw)o9<zI4t~>#%<tegJ<Il-{HAHl;N&;)vql$w(|4G|$!}6zKPSIQ
zk*u8jrgOO$PJR;?eRknD{ed~YB!1Iuj;Vv+bUDZDi}9Oy)rs<(?%`M+mEY8eR=zBL
z6F&ty_)VMGu#?}Ej&$&wdZEewq!=H@Z{nA(rVzikSs{GPu<X!JSitJ{U8s)EZ@LIs
zt<0y8rzw*!^)_aXL9z2Q2SU9e^E6a?Ugkfc0l$eis!@JZFA7KFH#MPqPJUAa)jRo3
zZ=>=q{HAAETUUNl8&vk+9Q>wRpx|aN!##7j06numu)`GiG5I8f@CdYPe`tqmpyV6=
zl?d5b4rST@&=ezn4(3$O`GB>5q?NOA*`AD$6UU?ZPpzbZx35u|td%{;gt`=^_+~hV
z{z>hRb<T8*+Ha|B(8?fl@@|vw9COY^Yc^i(QOS>-_fbjfTTu3;@=e6~wKHb`_sDYP
zQh5sEV-a#tn#vPYolq>MlEZ7;F2!-W7mB;6<QRjcp_CcOKm!Lk-=K1~TQREcg7OXo
z<xz3AJDn^mnrWg5C;Duh<5p!CV}D5u&f%+JC{tR|1%7t?1C>{^KXcqcDvR*KWDEj`
zSWsnA#m|P@5prgsbtrSFJRS|jBV?aRRUTCVyaS?p&FocF4Og{69E*?>&pyv}E8f+1
zD7GTxmZ4BBj%oy9pgqUch`)2~{DF3{YaQ+pcss`APbPI?Y#nFYJ5l>f=p6cUjJ}nQ
z7hX}K7f4LxJ_Ut3rZ`Qcg7u7&#Uw{B;hKrqTc~Ox_HmZS3o{bNSZ_Zk5$e<=a^CuT
zKtnqvkxV#EqGG<xL6$o}Gnye4!NDKku@BFbm1m!tq!?~!^)u7A4(Dc(zD2K&sAFon
z@U?QkzS+ja7_Piw4!mSDPQHYei5P}KCIKIx@+|Ja#RUOPvcu%#hHC(Vrga5$JcG#h
zYQ`ZXFJho|y#dwX8$We|Qb7o*XbFJ@j!fUeM_83@E`i^tv~x$sb|b(;8G+^hmDfj<
z#nu~PFalU#gdzl?MKO94u7ltY-PXj&UIZ{$2rn4@n}}qgA(e@dSqPwVl>*owr8gau
zicRNK8XD=c@pCU*21kX!q8NlZrV6M{ajH#G8x64#dZV{kOtgETe+<F4$_V>)l<<Oz
z&Lc2@akfE`(q7eilmO?}>>(m!5NvA^f!|oMvjhfJl#yjx&rht^s^}t)(|bBfpaC!R
zgrmgolZX<QBlz$}mvl46`L@QdWq2s0RO`rr?x_vcp$7FAsR0BG>|IT!ZY8jGK9l(H
z<H*_>*R?CTOYJ&`u3P<eAv1zYy(&J+7@HoboMTYTaSR#d!6NeO0FEJn0raB{os8_!
zdV)Sm3kknh+Jyu@;bEu=3~Hzufs%Rxj}qG<E=Rzg?`&dZ0|N387*ttCHfcQ%(`71J
zLf{coMa?l&LhPt5<j8J7u&srJEeK{@8E;1L>v6`oQo6#CgR}Qr2p9wcgBk=zc*a7{
zz2XK5GJ2z;Jg|P;jDcq9%jz_Jh-uiBjR<A}F|NC!CRCTM=qbjExv>R~_8o{|CYs$w
zl&Rd9z+7A-r>B1zfgv6~N6)kRuE(S@XGCIDg+|Tk;K-+{#2<7}wYv}1U@T+pE_CFG
zw#x&FTm%L-axPqb?xd?vbC8pvR2rn9ZF7v7*Qh&9-3I$3G6Mk@V1it<_B1iF69IaH
zzI=nFY0CX8%tGQ&1Y9i%n^klHVT;xh^yFSZKt}wZPvGQ*14x1%>G_0(T1(*cBw-S8
zP-|lYH=nbV69F|4xDS~41U<JFura;y5}?zg6Ap!O@n;deWdUwLFf>WVA434`kid(l
z3$8BNSKTY+_w)sb$iZImfdWx8SrIi|F;$|9!#3Tx{>z@QcJeEUJ5>C9h1VdC@g=Zv
z{`|%UqL>5mAp(fCyPJGrJL;7bMR+~yi-7ZbUlV_`#v-r@;w%K|GW)9X9M(gKyu!^u
zz~ta$tyj@`1m5-I0%LdXM(I7OvUvnOf1pRY+Mwg^sVxhCdFf*(i1(>@OVQ29@FD`P
zYDL^5c8+ll=njdS5p{A<Nq)9**s$sAhi$tZKag7IOjY@cpyA$N#t?W}#z+vjQ_#i^
zdVVJl{&PxQO3=TYjZF?ZcPVG~dpZk2U$&8j5nf4fsWTT8cAoQmmR1w=4=S=VvQ+DN
zo}a6u1fJixcs8jMT~E8x*c>S3G479mb`}Gcsc11_IRYH9HmP6PI<4pVvROw7TM$$h
zMmWZ}LE<6hbsD1*yIjx1-h7UYL%A6NXDERe0!&E)4?MJl*Hv^rL0=_G2>i@~3<Q@N
zgc3qXMduTEil8#WC>32m(3g=CLYdOeCoERc62fj3T|l^2YYCipxX#4JbAg$G&~gIm
zL79)<s14cwAA4T{VApuQf6m=!xi>SJBzLmkWG0J9Ms^WF)*-7%f*{OHl1XOBCNo*A
zNl{cwk<cKF+AE4`YiUunlv<;xTC3JBs8UK*{h#MO&$;*9NkS+szkg10=K0?D`@Z*E
z&Uel|%e!FXCBj>=gIZYCTd{-e_lgxl&Y<iWfTCK7oD`1RU;o#lCeFNz*D!HC_Uvg)
znL2kbwp$zuwW6qQ8wxo0;g8pgfh{cU^&%GnybH>JjV)q-`G+THa0}99IF-WAFqGI~
zwEVR)T5epz=xy~iu=e|J+AWWoyP|PX^MJ-Bd)kVM!aJX>uJAvzR?H{Bez`}qQ)M*O
z+02+zo`o`vm1$87V`U;un8Oc+GG%3+>2k4yNU3{7`x3hI4=k9A!ow|OX;D?Q6g3Mf
zqNQD7^b3>UWXy#nb1dB4Y-yHSY-Lg~4OX#=GSo?CAf>blhS2HorE6YhomZVqhxUx<
zNl|_xymPa$+J>8}Omf@VW$nw_cZjx&g%5UNbB$1@1?U#7i8~s)*4J=#w1i}(a(hJa
zN)e@!(bTZ;kJn_v4>_4ku4-ph?MbYTmTt8wnUlh8P_1+rT7Kb}*@%mJaRgS-;iJ$w
zFHWmVBkjUTu#9GEP+13yWop*qZTrFk+8P=htuS<>y@(l)%tX7AnjP&=7!hqps8p36
z(IS#D6EKNMghxe;SI*-~{PhHfG0!Fvt@rT?sRbT8i0(}o5p7S{s%QqL4HqGPE006?
zfDFvK`(>g%^HXs|Va*^IZbpY|DuxRi@E8orGouhWHvH1@qiENDsXMBjg`+L*7ESbw
zc0j8zR4<;7u)S^Bb4I^iVC$nOwnwxeeASvv3^8DfVtZlUFoTpC&MZ(XSRu{P?g;K$
z)E)d?kVF^R-+?qWXOP*98L1a%qC2Cd(0n`QAuxHk-bR<&As{VB9^1>CTnO;!9?^2+
zyU{9Q7mxHy=W=b9cdClE>x)3NsylECS$PYwtG6y;H*YQU$SzZp#c0G~#JlY~3BhVV
zI3AON5$}<IULm+K&MRnoy6&>+GiKGuqEaCyS1(;g1J0#OY8bn*#%vq2X2sLSOq)2Z
znh_|QmoA>`2cY~!+j#h%T;LggT1Y>bEL$MSWz!p1E^S7bOT6LEik~U-c$UoB$nP+Z
z|5Ah4ekIN0eRIIT&mZgsKP80i7h^5IT~@e(e&J_%I}GgMyUhY#{_n%#etAJ{w{Bhk
z8G_i(p4YI@v1=0CF)XfM%t*v=+whsf*=8>$Uq}es>}ATV&bNqX%LuKxptg&aE?vfh
zobAF_Ah<1z?{Op7xTMCP&OAH(|EBpp9aPL3<QTwn#TOdK_CGYn$7fdd41dwF?F(T0
ze>QS0R8(-w|1mavJ~}p4oXoSa=QCxVjeT`4cI}u{!&l12J{^1*4m>B5{Z+KF?-b~7
z3DP^YqKCJl$F-uTgXX&f9wXY|&u^8VwXx6t@d}#d&s)5#{>YqR{`|(3IU>(wziGwX
zt%>t5+V%;cume8Ppbx}rh)}$LoY>ZJ-V}~ThYRuLbRS|n*j$Tl7X3I8^<o$ku}U~v
zh}RlWEb-PXZ8uTGY&c;$VMra!5Wmb5v9SA#KSVfExR-FMaF&p-n<;mpaEWk*@I>LM
z!u7&SgjWi05&lB>fbdD-8^RBS-7#*qTP566I7wJ5JY2ZLrr(<{D$Q};cG&cL^RUCF
z-<yXWHvO0f7)bdx{a+PZ{y*T_%=6V^_o9D)BMp2{d|tCj$Am>hluwK9EX;`S+xia_
zf0+1VL{AV-68`|v2McS&KSK0U;TqwI!n1{RJkI`IKt#W;6un7!z4*6^zC-wk@G;@<
zh^YUv=syboA^cESh%#(1B`hOi?=HGR*q4Yep?eFDBw}A7#LtZ7^Xmc2LA)XFJ4jQL
zhiKm!fR&>A3hnn2eBOhw+$7;NA-^e+Z@-_wBSqWqCg@{DuN9sqJVSVn@I0aYZlc~@
zqVE?zEPP7%obXj4zdErWe-pkdv`<jrhxq#mq+J8Cjj)5TldwYAM>tqGTu41k)}JXn
zSa_I_evz1Ozt_McMKg>L`Bd2?ZW7)gq(%ezw+VkK<o6-+9~3?zd`kF&@MR(GqFCP4
zw1Mx7{+BR}`zhwfg(bpv!p_3(!rsDu!a+j&!UQ>^MDsq4a`zVcv3(B|eTdNaX|Px{
zwN+W~yF&X`40@wz--p2uMEgDrZV`R2@BtweT`4au>?Z6f>?f=e4ioMs^nDb-G}Giv
z749eWeH554BD6D4{Dnf_N5OK@#|YO5PZrY5g8e*Oc&^a*QE;i~tA*DJZxa4oc&G4J
z!iR*93ZE7}FMLf%D-5>(w(vcnMHd6#<^2^fDJ&KGF@GyW?;;!`94XvWxVO;vc|e_G
z%54y?6jBkN{8NSB5pEDtC6@VD3$GPYU77s*g^vo&M-%weTxPx><M$t;KNJ=skNGJf
zgCdcJcYQ-DIg=hMWP}dVQ-$+|G*KacsgTA;q)!r_Dr9g7@>_&=2=5j?Af!zn%l%IH
ztnek_YeH&KvmA{|h%{;>RtOnngmjf~m~c1YXyJI_WZ}NT1B3?)>xA_}Dw$Kh`IZ8%
z5`B#D1mVfT(}iaVHwZTh85xE0t`t%sob;_iDua{$z0k}_LH||sd%}MTLr@53`IwNJ
z@}x_Jj3-K(@z01ALK>ctt`ZIwQuCbrT496GkKs#W3+AsD(ln0riNbFSzbmA@8}rSl
z7Vt{Zn}jzAZxsGQc$e@2;UmJ|3ZE95FD}UaKr|f)u)T<|b*$fV@w*5sgnfk6r)T|r
zgwutygmZ+o!Uo|YVY6_xaINqpq51TJ{D(z9A$&^sg79VGUxa@Z{zLeokoQpRZ%o)m
zSSIWw>?Z6b+(|fCI9#}gaE#D=j6wcX(X)iJg>}Mu;UeKO;VR)V!jpuj3co8{Cp=$x
zk??Zi4}{kXe<Hk1_)Fn^!Uu(q37-_cAbeT)7vW!p?+F=djPpvn3E~jpNa3Es3Brj&
z^PPtBvqT>vtPw5{9xh~@BFbMOJXW|?c#81b!n1|v3NI9XUwD<!e62z5k44`kyj^&w
z@YlkJgpUh<C;YweCE=fiZwlWPejub#3CGh`Xg=IPcN5)P*iSfKxQ}qUaF*~;VV!V^
zaJldp;Tj>0RoMOp;l;wsgt%;eqA#HFy3fKZJm-t^1r&Hu`So`P^p)}l6x0pFEst&e
z@fWABGukNp*~NQ*i`TdI_MGK#`E>Y<hsTEO_A-wBv3RcZH$QI@7(sarkT(LqH<ZWq
z<jXr4X}=DVPAwinr$DB^`FV@L@YBq@2Jex7g7xWdeqI9@!FDem4j(vpz-7DS`|Tcs
zv|k5Fr?#8pWSG$A=fOxTPu}LSTlWXVXIH-tMXZH9K2Q6bpLZG<!T!AvkjH8C`*$(Y
zejOy8Ga)a{iPPriZ3G>Z_ZH;wIB~o|e?ZrOW}Si9xm{U_=P4Wye`6l^n}mM3aab5D
z{X)uPxx1D2vu;JXQ9c3WIJn(`J=nkZ1LMW3|Lk}lMH-JA%K)~$4|({X-Pk5KV#re7
zpUMHK1SY@t@clpA<-D^^$jff@^K(R&%FQk71j{AH!OU(e<#rh~WY92ZdHLI?#pxa~
z%y%DDTexPzlxi=YlPB24S2ce;<YaJcv1R=MbwHGLckS4<<7$`fo#8duvLi0vhZMhv
z3-x4U<o|)6m8&2Wepc);E)<PpD#8hr&iPq+7m^T#1gxp$hoU-suGqVQNSt=8@UwD0
zB_!e}ATQ@<<p$QGhY#P+%1fBAaR0LXC?OHy(`%S+I`aLj@Zrl1-wr<ftgx{#t)}5;
zh3PmSnYZ+_GKr-XN18^!pYCUcR;kfk9BDr31^uk>N!0hVvVsD)h$H<^l<@qljK{qA
zepXIK*{q)xKK5<X&&rjkAMmrX6cqz;q%UUG&lpFVu5q${R?fl!3HVw0n62gftlYue
zTpVdWZw2B=UxL{T_*rQtne(%9IlGpNBh6>|fS;8?6czBZ@(5bW#gV2Gdce;L4rrdA
z6?*sy`dRsi-Tb6D(woq=oSzk&@0_0%z7+`gSvj0-=lra&W1qp#N@obm`dRrI>*oBd
z6mu9`#F6I9i_hU_<vq&I`C0iRd%aCRD+jS~&d<toBy)aNE@a)DpOwWtjyXRoPjPy3
zepdLb{(1eZ{Dkf1{H(O4sBQXL>BL^;{H)Lqc)-s}FV1Do&x-lV$@y6s%RcA)tkiQv
zpUcn6br2Nrv%&z!K|d>0TMqhJ`ISd!<4DuUEa+!t9_t7Etnj0J(9g;m<_G+&EG8ZB
zv+`pOB;aRd1@i-bR`?<@=x60pwjc1b!WSq(KPwNge8A7j!z>^0vqC4FK|d=WuzbMJ
z3eT%NKPw3`f__%`Dk;y;in)Rb`dPW3i{h*8XQeNv+4r+@9Y&P%vtrkhfS;8&Ib#7o
zD?M3tTXCduiy82<ax04l{H%24)CK&k>_vL}{H%PNMFVl9cOo6|v%(k9K|d>_xGn;I
zR?grk0&%4IA~on|Wd_R!{H)NKY|zijfy@v1S+U^r0Y57bvp+#UD?716K|d=~SRxol
znkF@QepXK4x(WJO8OIVqKPx-)><ao>p*}{QpOt^J*)Pb?3LX9i{jA)>5qv&BE4=Dt
z{jBgM>$d%@G+-9KC_gK|XS2CD(uZ>ZK|d?^V1&3IqdS&v2O+bSpOxdlT9YY8u9InE
zw=(t~-Rb&MWaRv;#BW411>bec)}dfD!gnnQ0G*5#{Q{}<29zym6UzpGJ|1lrl=yTg
zeK=;Lpfpx|JPKO?=u#GF8;hO<Mh`cGY<D<arJ+geq2nC4EADW6&UD;eyE5fYub9iu
zjj*`M?tT^g7~<~cQ8Owi-yK;*@$O7?kDc1#4}+nRzYhK|vd%Ax=={PW7Z-ldi(K3j
zk&Cl|oI^OOxN_$rL6hNqjs|)Ud6uw6<fXQx_s3G-5vw!PycEH<zGh}`usu0)$RH@!
z<5EyFzkWg8ibV(ocGR-^rm6-$4#W6lKB9wxz}10K#Jp6t2)HPLis0jNw!FUHFTA*}
zxdBXE#$;tc3KtbzEqyDuk+5HDXEs;iSVb0L6%=)QKxF{2B?A%3JdNROOu$@7zMA<K
zjB(Yx<w0wiRr8vRZj$-T=Zy5YXz7xL8T*qLIPGg6)zLQ>S_0c325rQlty@&jAaFJL
z7D@=0*}QbsJl_b(k8zlr7Y4ax#LoKpnRyL$%bl7Pb5|gC<6H!{gfN6eY*@Mi+?pmZ
z^UR&HkuqzV7A{&*pHuLM=|mkuz11`})y!L6rzM!{SkuZzgz@wh?6bxy2*o*f5t^L0
zve`PYbio2MY}mpSBrgD{A6L$c-N|tv)Ew72rvfV*W>ncwo;3^W7B8-|@T5rj@kE!`
zH}RY~!UpT)t&$p8a5c;|ITj}rU1Qk3EtgZxf<|`Ti^kW~fMB1Qd_kT`#6bU4%8O8m
z^A}CzVy4#AHO*^oTwL!31oXOx&Y>$#&6It|O|F@h4ftna0ln#lO8%<ljm<h{N7ds<
zDtw^VUrp~41QcAcm~l>*)UR&FA>|QXycDx0s|_6J`Hi?_G-Cd62r!LaB+!}#xHc?m
zWK_XCvo<Uriw~L|ueXRS%wdD9*t{9xLbK+MnqPMmQcZT4Er4N7P4&bn6SB5!wv3zd
zSY9wu>okkyBEZ%(E`eoH;}R?>?;L>StSJmSwXA+#<ATQe`TiNwxMaan6wyh7z^{#~
zb8#5$^5@`y*y^dThfsw>^+PGvtgPc&N1V`lte8M3)NBx0&v4J11)E&PObyy(`7>4n
zRdLJ+j{}z&PSYc57S(Zr7c8+WxM%&5H4Iu<-;66|J?Atx0Gd4`+^kcxaM9Aa2)Y~W
zkw3`B`g-)(3qWbtU#<-Ax?#~L*~?XSOzb??<kVzEFIil-2y=@G&W5SPa;;gg0yDpz
zW?<Q$sk~r}{^@|j=M})X(3i%h`J4qioVgQW-lC<vBAFHC;<>?V+OlCyenelJa1O;m
znBS3^zP!%QvY&Ot1<s5?814y+=hox*Zhi&<f#=mXH7#A<lo>H#@W4SM1{^tbz~Z{Y
zmoDGw^9K9f!X|_-%KVLY@niTTXR-Ypw+E8Z;WGzJh1O<#YJuA}(#~z~ro-iKN4Jwp
ze-`<hJqm~wasKvkFc)#0gCu_I^Q(vR-rVzMFXHeUWNyQ6e_#vqXFsro;g}(~g<IWD
zhUsiCu!U_Va*VK($`MF~^S=0y<`<aU7KUX8zf*8joVUDKiT+~2O%IGRawd>kLcB%E
z+B)C>@Vf=|W7`Wm64BjWL_A0J7vF3hP|j=}fTp_%oT~g8!dl@%;S!<gY@+;$qE8i?
ztpoU%h`v&Ii_mm7k^g|`CxveaKM<O&1In4L1JG<8fM)9eti@z;oTfVoTq)Y(K!Ltk
z^mW49g%-aM`7mU%`Y9|O%IPZPQ!;6bUkJ4Lg}{TvZxCAiLhw%!eU9)l;ZKBj3tthw
zBMjkIl<n|2n3xe-{6f&CGYC9F{BH;?ej)f4hY0wJ`1BS}IcDnsG+PIt#V-U}{6Zl8
zsj{5KF9cfrLf}>6-y}3$Iq*$44oHultY`5Hfdg>LklsURI&Pp36-~$T%;(z$;_1Q*
zg+CPDCVWWvobV0dN5Ui)I^|gWLf`<=7QYa*#V-Wbh;KS(pv~3+Xz>ey7QYa<7fx}?
zv-pL;8qvoJEq)>RrfUVX_=P}=UkJ4Lg+SAp0!DG-QeJyuFX1rZ1mXU|df^J8#V<sC
zi(d$|_=P}=UkEf^C!obI1X}z;pv5l)nr;!$;uiufej)Jt_~6NYnXLoR;uiufej(7}
z7XmGQA<*I%0xf<a&~$Ks7QYZ^@e6?#zYw?_*A~kEuCPUTo$wCf!$ONwh-3ORY2Z8J
zySO${P8*?J*KjQO&6ef35wQ#n`HGvg>6YLFxv!h<R5cy7xVdgF5ce2{4SotS>6@J@
zd;Y4L+tlP#kx{k9C3U-FOw}Rc`@(w2Szf=WYJUCP6$^R4(TcOEaY;QIwOn+>shYQR
z@nSr725T)?Ubh&9U?N;q*WA3kaqfy{h~4h(e-%@zKYEDEs68gLvqQ0CIcGN>D{gyZ
zXE}ePK0qaov%mRy<G={&1dPW){T+nhEtdU4Qy%5d#O~KY(y4{4*8&VbS>LK0?H)3$
zpv^B=2Rhhpm#*HrW4mn6Z+A7)ejOy8g^<Vf>2H2sGZ;a6{R8r_+_UmdL)x!H8LJ?V
zzcc>k=ba2jP~IrWW53uxoHAK?=OWEI1F>`4jN1%)dG|NwasR&1FE<HFAzRbsxK`x=
zw%vhp8KnvS@x2=9VE@Jk#>@Hf=kMo8<7a9az_u44k88-^*f(y(z%)3;xH&2TljpiG
zkH|J5FS~WYdg+^`a&y~Smtz+C_rO-lL6>95R&_Z>WHJLy!NdDIXyCx%!-r=wUz#ol
z4Gbm+I_M{%%R#qc(B&w^oQ6;2HE`E*o;HY|)0?cpxFkZa;{apDBaj1Kj(1rn61Q8B
zMD!9;t#vtm2~h|-gg=?GT~Rqq+YRV-OroGf<cAOxUWGsTx*Uwy;)Zz(;_Gs>NBh1m
z2hA9^)a5vmrKQWk@0Opg%R#mLfG!8M@q@Y?HKaF%+q3hXu-doO<)}ob6f*}YUzdY-
zY*}57am*N0#vn7H3a1qBN8*Fyc&_5disX}MA)w1~94ZEMIqXyEXVm4m6(Y8!%V8h=
za=IKe>e;p~$FDJ)0bLIJn3dDz;LTJ(mxK3!pP<X}BwEVpaxCL0Cl@{rz>MI^1Tqja
zhmQ1vx*YaN{gZS#euJLobUAFkbGjV-;uO&3Sk1O`x*Y7-XVB%KW=2+*<4)H7G+mCv
zQR8#ya{QaJZz&jO%cMB@5BB<JB2%R`a~C-ApO;R<xI+~s$yT}?_B}nP%W)0s=5#sM
z^RVW0Il`RmFGiQ+R`xlk%R$qRZR>LMWUq3%91}_AV&?SXlE~?DP~R(_)8$|Q(ts|<
zcbNORbUFBWGoZ`Sm2(k@nUiFv0x@%*@aU{A$LSv3Z3S=aD~i+W*so8}<*<*q0bPy@
zSw5i4K_jW4F307}59o3<GJi!#my*$GYRP?)E(eXOg1Q{fv3x+6V+`p)%$#zz7trP4
zd6lQjL2I@=U5*kS<6z7j>h|Tu%=rx&Uu|8E*&Md7%Rz&toGyo5O9HwaA92P4x*TIz
zb^CNVUS-jMF2^2RYyn-48q(0^u;15;VyBRa`?0c$*773Yble<Y8;YlJW0Jm$MFYAV
zGzJUmaxeh$C+Tur$Wa7zIrzZ-NxB>-Gd~bBr?oD}zt~<tmxB@X@^m@)1|m<FV-b5C
z)a5YszF^Fp6S!`Ix*Yql)1OV3qbvLU1?h6oz%i)H!IuZ0Q<uY(D$WTN@!)peiF38h
zm^ojhE=K`-oYUnvjbu=l<8_P>_hTb5&)qEIpt}<mUgCsMY%ZQGx?hO$YcjOY^>sP!
z!}KC%4qvAPbUAiLiGtJIvQtnntIH9VF2`n+Er`Za>$s#Vob=^rvmoZv(&dN;bU7IA
zsUYF&a?py?9kg{_j=_1l91J6hvinusf)?DN9wl9lVLNm=+A-3|M2p*j+v**<99S#1
z@zK}ccIa}<S-51y*H)Kf&@g<~z>mm(U6*6n4qXns{2Z`&U}nJL=7trE=K}4^_kg;&
zje9gLUC<0h-ST-2d*Jox%Hd4|7H0-5oWH7W`GNt1GXwS=k{PgI$<hIMpV>ICc|hHw
z#=53PXr2sMz^|mu_(D6Nsot;&Jic(v()iFR*RP*fmjfS^2Mxy;>#vMX$B~1Ep*vrK
zW(PhLdqe#Ss&;Hsh2t}PBDb?2j(n++f^XqpQI(JXNYx|%<HDd}7-pWL$NyOOgNhwr
zhStY_Ro6pvoUdiXss3_wKynIKOH8H5Yh{Nn#|~W%-jr^KE{9$Aw$SCkg2huN9`3wv
zI{X&;S#>!^us-Tl3;79w^g+T};X>gKT@G)4cIa|=^T4-VTrX3FhYA-9j}x9Q<l6?8
z|Do_U;X}gbgl`Bx67JCD@aAoYE(hiTYvRk&<-jF1pqgQ-uu{aRn>%-T{mNkO4qXns
zg2V3ue}lN~(B<&vVTUe9P8Y`4z2FPDuYoSdu+OH;G1OD;$b7nAj@O|-f^DmQIT!?-
zuiv36;rZq0gA3d?bUEaggKjgRzwt33Ot%yHemOp$FOF9JH_m5wBNyXujONN&{~L7G
z5q=IF=xi{Z^}oSopNK@S2)}_uf&6dW&b0h*kna=@#Gj9_7qL9lpcBzc3wq%)lKcr}
zULIczHnj)tB6)T60V5+$xDV+~VO9;Vz;r=p;|!!zk!WNBszbqrN*`^Q4l_bLbT(!q
zzr^>yaTnWY$BaQ`Ors6yY<Mk3k}aqYoehsnB;|j@Ba4$av+Cf^9$8Xav)YLdDf+bu
zYKMtB6sf}f@Q0pLZER@U_rI|O{Y{>Q4EW#h1USjRv9*yRBgs3MySvClaxOm~jS^X$
zl>ZGio|OL$k8GFZO%!xCJhD8=;PKGe@W?Jn`(8grWX5Tm^}j)llB9j0n_S2=XB{&}
zoeh%VinVSsO3~A7V4y=u`QP9`!xblmoWebjdJv^;$laZ`^b=q@8|6rN^L<!brYXIa
zJ*$a%J&Ppef1{h_CX({M!O03&oC+Jd2n82bA)C8eh(?BjD0557AdEU2b3rEMe}ic@
zggZ?7-%vx4#8p=^7&WM~@eHuEW|<Sev8^hU)+~48H)-ufN^4d*@tZ{@lH28fW4N`P
z)!Fb`E>Ft;24^W$(IshLXz%Gt4ZBc9Cb<}uptEtgk(J2@I6e0#?>Dk<l6uPUzwwHZ
z{YznX=ENT^^%@!o5(9Wd0~i4kBiO7yk4nn_hPkh-7@aJlsK-k`G*RP9@j}&!KPge;
zlk&ge^?6EC{x`0`l!Yp$Cwp-&pKoiInTlCS`QI31BbuG0<_vT;cm{_m<|OMmqF1!o
z<~!|N3T4&y_J{M(elPwZAIF93s|~X{(EE+2v%%R(ze2gt+3-5$q)k}}Iva=L<0=%a
z(!T!<k4~h0{~I1%oIZs0p|j!DFG>6UH_pX}_E1H;^eW~<XT!@Mn64)cosDZOe`wnG
zzv1PNNSl8S=xp3>`J>WfIZ)_qc$bpVY2W{bSAKljzNN47^Y=+V!1D0Faktf<lBOOT
zbvC^6)6>5H4Ngv|VpjTZEDxQHBdz@GG|wyQZ17YHSKJp$+qZZ4-{3hCu6Qt%ev79n
zbT)pA8sUm(qv=;5iaHzgK^m@jA)5C6Z@g$FUXNn_c`A4ZsRgqhI7mjab0{<gf})YN
zDA3Nm0UR#SKvA;%<GINSu^yLgt`O>P2E(rYT!nTr<MP4tvIzat6*HdUVSvs?1BO|C
zFGgfK8wa99+OFNu*&u;)JpCqT5IP&)3`WwOSQR=OS`lcG1CK^1zC7!H;}VLZcVFsk
zkf11f=cUeuN5|3!l5XvPgRWB5ZBJ+8J>1l!FJ)2aZ1C5NqB@a2G1S&Oj*+zQe}jcX
z6^S$*<<kEKe<nf|mFY7$3g~Qjqu3`sj$Jz?)PI4=o1UiQT>9UbXI-70p2mFWY<MSJ
zLwX|f;eW%Um!*CG8y>wn{VMwd{~L5riYvIA_Wf^kFvh8FdOk})XM;TmS6u9-eg7L2
z5w5t*P5U|<9^)D}?fc*G7(a2-JEJcBZ+MJb-L&t2!(-g-rs)8hIvZXqa5r8!0pi&!
zo70XS%}yB|_vqd}opw6D6+bT&-w%wm?|*{?=bSGMsIy_tP%BnDg}kbhFi~BdLLMBR
zNTNHv6+b={=9Qqc`P_oe1`lrMQqCoGHrT4y{uO?uawjI84YInpybRdt#sa$m>1c!(
zf-WvkKL1>J*7*11Zz0#<+elakpj$!bV$|8-mCtp%p1=V>XTt%yZYUDD2Ltf^ZyX6`
z&i@9DEV`cqR=)p@Ga(3a`5J{f8{JUKb>kf|pn~(<(h`u-$U*oE{~K>ci>^c}eLcz+
zycJE+eIaMj{BQitr$gyEto(Mg#9XFUM4UK1{uI0ujV?m%9_~L;-5r^)vw>Kk=6_@N
zu1xv<H%1k+3E%(59v(HLg7V!x+fcmu-(aV9_}|!}vw>A$8y^|{ZHLar*I8%dzZ`QK
zS4)Sti}>~0bBE5x*HvfZE2FFNC1`1U_55#a?SnW@Ti@x$z^}3YjsHj)<Npuci>y11
zZ7E@FzlM%?t+%MGUv0k}d1^Mc)bn&ROta1WwtUS!Zg{!@!8ojZIp%M?$=cy_!<&u&
z+~<b3_*?5~aB<;T=ReZZ*p|<YS(J+ddWdkYuu-^5XmQd|?ljTg6@FiMrSQi>-{-~?
zqW>U_<0+TzbrALzS{yU*_YplqXmQKHKSDHK>stNq39k@7Eu>90<@22@k@s;#+9wbz
zgoA}Nbs~Sdutvz2_v9ZZ{El#=@EYMm!e@kk7JeY)GcV=rDjYAIDWvHZ^Dh=&Cwxfw
ztne?we+v1Ip7m&&MVuv^C;W!cp6ij%ZxbwMajAf}iGENR!_zqPX-rG(B^)N4AlzSA
zFI*w~rtlo$<-(r|?-4#Bd`0-KFp33k?F)MehYR->&K5Qbi}_j${p~2UxJaOP6}`7`
zzHqtl1mW4j+k_7ZpA)_z{79JOYdFa7DjXo(LpW7<sBnpJjqpt2_k}kI?-D*Pd__12
zFMZhF7~!$PZwapyz9XdH9hNT>`aU<hi}rnPj1ax2aJ+D`@L=I8p~bO*-0z9DI5nVe
z6n#4p$MR0$GvfbA_zxitn-juZ^1Cj}b0cCIewlh1yoB!1%fK9CS>dCpw+$8gfJ>%r
z{qdJ+9xHAv$9n$8W5sQ6?0y~6^s!Nl_jdl~=Zymc%hMUHj0}7x&_;~DB)9}9kMd_?
z_v;|(Fs9J<_}JJb={Oly(B{ji108Jlk6pZV$9CDC-|lLp{W?fG`$8Vqr@#4md<z_u
z_kKVgmUmX(X-NBZD5D1Qw#Uat0^j)AFZK_oR#x7*NK+oab#S{GJ~kNF&fl2F{rf_{
zTxEyt^RclJ<ua)2Z~pPU8jRq0OVB^g3;Rd(=dZP1#;uUYHRNyX8#f|;7PH$QQEq#D
zY`hO&9DTF3a&z0-$3_PIdtfW&;A3Og&!U$xXxPAk1I_owr|V_>Zn!m=)ypV{SGBi(
zdSLbQ)zhjcRKM`kaSc-%HdfDUC}=ppI^3}C`jYkE9_wuW)eCJK)&cK)A$;oCQx6`u
zE>U{+1=UAx-mki+Gp~AfwR5ify)F&T`j^x0`gRS@MQ%$7>G1l{#_)xgbv$m&#nrE-
zuN@oS{CaxE)cVm^RgbSOuAS2mL7C|KSq(8@e0}VqcuQnsv{m_Pm7h|(u_1wS1?$&0
z6atIZ7hY7<lGs?#s{BZm|4!|*4aF#zT>p4O3fN|S>Y_F+#T%1Wp1ld7H@i$-G};~U
zU~S3Zl0hXyoW2_$Ejj;?>NBf5yBo%jt=>4k<m~guhbv1j=rVeb%_SGqS9fmc*HG>}
zm3G!WmTp@<c}%IZIlTdrx=ws1ebDHc)$XW{wNC#&n=vO1B^UfMeMp0|&N)B7Y+IE*
zsMhV@7E;e^D0Ci3*HwR~A>;fZPikBx&#QGZW!I0o^~~z?sxPVDRQ=X%;mqi<@4kj-
zoHZ3Ge~m`qBM|4|Z8*_x#xWipSXfNLor(Enb7S8_322X$5kk=@u4v)&u*}1|b)<Sr
zC=|aMIpId6!&A%WlNE`!VW}SE@7vLCu_JLt*bF~{b1J;BoL3Npz@bC6T<n`El<)>w
zmF*@l{TI}T^e>~9O89m3H8QZ>5lp|2)*~azjz=2bfEbh`%&+0mo*iEVD;oJD{>CC`
z+zs=mIMzQkpVg=t6I*WS_{$I-uXocMz)M78SA>T_e!-LY<%nGc@54y%juNpSl#%Zg
z(tQg*#}%<Wb#h{t7AyvxY>%$QE{~rDHa-z0XHdY^(K2MwBYXHnbSt(g%&OssnRi|1
z-=ZjWa!zL%H?a=fHcW>Zu{F`bW~-zv80Cpw5=9W7+#N*{gUXmj8`Q~33|5Pg<XPxu
zVsMeyfkbi_BingoadJKCBnEf(NYlwl3@Iu#LDb2)9L*G-hd({Qva#WUbpu3HCU#BS
z2wsxErHS1N{PFSWA~8~ABuOVYiQPpek{eifl*r=buQ;GRM3yA?XV>-=*)GWkn#5ir
z%aeUrceKbZ$un4Yj7aF@;1>aYR1%XCbib4QE{<(ta-q56!K}YS$x{kQhN+YDI<u$Q
zz(9wRdtebH_7hE=oNuD-b|`H_hEC2$XzfflacH8J(rvyEYs)l`DfLMbH8F1rBFQNG
zU01NcauZ4G*xYWMEa~J>aN$b);jR{<kz+wXC#RZSORPvRtZ<UCG!iRInPx-pGH;dN
z5DpJlT?rq|8WKNERA7+Q$w}PURu!m|leo!W3Dn6++$;+EQJk<_3ibrRLr0R2O^Kh0
z^!%tKeqPEin&wA^g>O~e@?;^0c$du*b#g9a?mb=aME63_$$5{W?(O=9k(J3hPVW85
zwt!GY-{hYmGVwsc03$t}oW#Rw$kWM5JfZ=3Iys5WYIjtUF<TRll@77Gqmu<BA1@te
zq^FaUcv7OqC#hGEcv^L*B!9-0`Ap%PHs0yUVa$EL?N|VmMUuCZe6jc_3@lVJJ9z;|
z^m2-4Fm-Z<v7uMA*r=1kW6i4V?GIN=`&0Obd>ogl$ZEr^4vd!DH<G9gB{)0jCd!3Q
zj!u^}{X-<6lXJNZA(CcLbkOZQI+0$;h8Kpqd314l5X(a+$E#nGzLSGGJd}7IcPZ4#
zVUXMebaK4>f$3AwXaYJpf4BUhrW2DuOdKzNM7oiO3OYG4+`WY=Mx_~~JOP~??@}^4
zeHi5<CXQEreEMLv51kw@f1h*}>q94}*y>M7e~Z%yogA<H^fa}m67ZwK$)QfpNz8{%
z&MnrT*=e3v3FzeTR5G2MpR)nz<nSCZot#U^fKCp-$D2;he2Rol4&(cpPEJ3{gddfD
zR>E|0cq(`Y={1xN93&&zIUJ<*=u<Ru9}2W{{|OEkXrL%r{_%Xr3b7uSZLSdNQ$xnC
z{#=E2GUM{W^Kzz7<9CGqNfXe?xgLWlp9*2ci3&H-f)Z)FmOv+m1kQ2O#7ICV$D6@O
z`Z<mtIyqVqXpsYtMkv1g0LV=x_Hq+{rl<+{lYmYR35puQ$%RgiN5|5PD4l>#&VJ|}
zPI)L>BJocYR<}EDPQZ`Ko;Wn=HWUS&9R8Y76mPZ@(8=+RV<f$X13D>G!ot+aS<GVq
zogDs5P$wtMrlFJLjbfklWXgk1&Q2z8dU|(Y0y;UHtgExrbYql&PL6lNHKdPXd(g@8
z=w;~vEDt{_9=$q!9@~RX&NQ^oD|&h~3m_)WVa9+?PJc>(P7ZruIyqOf1pKH_gz4m5
z!#3eZ#bZDxXABweqvA23lfzd^3Fzc_4Cv&nV2O1;13Ec;iIjj&j@Jrxa!!YM_R8iI
zIyt1-DWjp2Lwbo%Qzs_@ot*Q)Nbk!z-5Bajf^)u<a|WFp3mi<H9A4E)m?-Gv@Zj)7
z65Z*o1axwq2ct8uItl3H@ZfenmU9K29JcDU|E6CFIyncR2x8)p)y3syz*aXF7~=;+
z^$VTq;_~G4&xJ~)qmj1wTgWvy5((=7bZ7c=1klOhl@B^OgamYQ_AwGVIbFFr5)o>z
zb(@JlQI`*D1@NPCHl%c?pPx0EYD}q<!S1-3O|0N_Z33$RIyt83;`Z>Wg;u*^zGKN8
z&9dF;5o%3$s#YG~eFUl<*B#G7&avIgA@rE;zX9iHCvN_S*Sb;08jfFsoDf3mY(lws
z4^#}TcgyYqf%`+`cT9v3XJ;Iqz|(u8uOY<QX+b8BOa^U1A53&8{a5l4XNRtyEzV8>
zr6JA^_0ro=L{InIDB}(<cG+cabP2}IeFD$M6?6#f?pne07%+FkUcncZ?g-<p0euX4
zA9E^qt9S<GE(3ir_R71_n7ex+8-EV;J>>nGyivycE*e^ey^=3#-93!=EhHPUR~C}D
zSMg1#^KDc)1$*Uh*~Vz&-42?ouJR@PamS?C`MuDsJ+Sxs13FQSiZ1^wXQH-rEuPwY
ze~b*CIy12M{yPZs^ai3&5uPpPqNM#{73!h(?gZ`$$UYvs<gP@*<)2HKm|OZgU+#}l
z=115~?yr%!7rV(l8zmk7VU?`hKOp-#?2>y05-$JzhKc#51JOI{FXM2QVmG;T21pA6
zlY1vhI{d>bS-E47y$5#5<vqL0KmTT8LFuW!+$NNv`kBe)uj47$P43$$>F^J$WaYLX
z`$FuvYvBCy;{g8S&oQOePb#Y4gx%!5hXi$2cjCN`WVsCXtgOB<EIjPkq7jCrjz+i^
z`>}qgdnDs-LQa@<cV6v;GLa(EJ0InQdU#2vKLaI(E(&#Xc|wF)swGswfZ6C!soN`6
zRuoQkPVFBnb!WJAcowR3ii-9G6Qw%@A_nn^&C9{tooE{*siYMvLy=K9vT>D-?q>W%
z+AS&?S+qOi61gZ=fM<-9N3vF->w4~aih963&n_5HaamsZWUxHn@}}4zPQ>2k&Znfz
z4X1+gOHn=>?1<&tT8U_`2W9P@KIrDx(=|}U-Lr`Ejp1N^IiWrCBR@?nv)E5D#eTxQ
zQ*OFLv75%?xK<9`lGm%NJE&}id-K>LR-avTP|<-Vy?4|ZRHk};T9=6)hy&3#%iTZb
z)x#3b=UKUaRX9>!x9O58W8!y4_jt6lR{FOt!?lSG3m5xwhB$Ogw<F?(CDWBeUV_8U
zac?2H<u(>9*O^YZ0p%jjJMQ!rrf3&{3<3ps8LjJgu-f|({6hQj*CTK14a#+95d1<j
z@(LkLF*g>|hQ$f0omHGksJ7%B!b<F6rzz6H#1$TqXkp^F9#P!FL;~_qtfYkrzI=3@
znUw(VQZt9ZPmf{e*hmW#$9hDfg^5c%qS$7Fopzl$km+x^ZU%bX4Y^)7XA!s;I%iFf
z9qV*ya(cFqW{-<=yo%fyg52C-g52Dwg52Ej3Y{hgO`*Y_E&ez|Xv-gHjP0UDf2<yz
z8?HwOM?4F?wT<J?9vCJ`GsjZ6$wAT^`N96k3ve6KYT!j#R$$x#W^UL4W^U90W^T}d
zX8bX`&cXhW!_Lv(c)bISCBwul>{u9y7ACx-ezZ3Y9)TPtj`xZcw=m(YhoghDbFfW~
z{tO51i5<(Fa2cv#?z0o9QvRgbw2c6BG<GaYf;WGM5WvF!>4XsWFhY&DFwxE9bD*@d
zaGhC%Y1qR~v)jVNYL8Fg7@|(IGpH)NqC?K0z<I|`-eBdYvr%rYbz?bFA-mHtW*)c6
zW9jc);3DiXXV$vN{_7%4vv$%sYr~rN5<4B|;7`wNo35Pzm!JT|+sz7+5YN-X<MIwT
zx1EjTM(n<LrdclKoOLn9pLG@g2IXIY+}~h_e12cC&9#e!$8E}TnRO@j2eJF|nPxf2
zzux5E+*&>_Ebn87{9=G@u3dLLZc~=)-Sd#^OILA>m;bm%sR9w^X~|{Tj6Ld|qdasM
zWyx%p^DBmMe);u~j`)?3&ergn<Q)^6ia9gZMP{yxEI^vA`Sh7cvpJvkJIddVkP*3~
zax2RDn?D4<7k&@?e7{}4J-;14pBR+)Lo^fi^fufNQ%Sq#pa@!YKS`@hag!!4nYU=g
z{Ca2J$T`cFFI|YB2N^~ZYs&OpJ!1Gy+p81}U9SO4mM*CuP!CsSa}W=UGUqI=o7ccd
z3txuprlXqvL%E9@=gwI;Z{D2zzK^IHTs6oa!GG97zGTe`3}==j-dSBURrqp|6UAhN
zLoA*xeDC1_iw?)&d<+F}z!`SUOJ(CIf}4$_h+B9+jw0BKqZq@gz}x4jEza<6(A+MI
zy0Ow|;ldu>qv2SOXkn}@8VeU>qJ`mAnP@+z+;B6<p3H7nR+f&&5LvO`o|!1h6_1Lx
z1vMlSEy+ZSdqqn+gWD_0*o)Cv&uCH19hJ#M<FO%;P&5<%MI7u7(LTr>JSm#aL<d(z
z)1#u@V&M;uofM6>k5(XOKqlJ1N3>^Ew0~w)#ErHI-+qh>2?I^SZTS)=d36_Tv+f;%
zx<CJnb?*$+y=B{V2cXY>htc0;_}*ixqHVgO%N$Knc=@PFvu&>0Vurxs?2h8hphPbl
z)McLV!C>{loMimJqc}x2IaRF&I0}=KvB`M~olI7!JxC3&rd)5jB^T2jkeb$<eX_`S
zY|z$)p_AwzdbZtSienwHaw@UP%A&>L3C)>M1ed35=)2WRmm!v6en>~eTdA2kX4XD6
z)5c7jIIX%>s6Q|ES|CzkR`(cZM$V0)AO4Zf`aBg=FC<=8_{{ysjhirYX6sWi8~)Fa
z%$OJG@pH!iTsGc<i{jk02#yO7@Q)tm7BB+hyroNzXhcZ4v5gBkfUkW_&|Dlpc@U&-
ze@@BQ;&}2(*VJ6syrPLg0B6=MUWT6=xN4iXbOokBp&l)Y9>W#}q6y}X-o%3^)J&Z?
z6YFH$KG`sm2=g<4=m;J;Mbpd~IOMOAyx^8K3i9ZMA<UX0_-g5X07FG-^do}iLdP!K
zcSW<4?b)meGiTLQkC`}S{}~gUd5apC)f_o|NKNxnUgsT5#qgo#To4fk;fvE>efduE
zP|)gl&g;BDmAL?uUZ}<`0+RYMAsL4-+nFg7rtOUrX~K*d`_ABblpoDDFN9?vR-{E?
z%m!CPsl4E=i2k^`v3a1gY~qqJ{4+KX>(p}=Y0)%wd=UoIA|?g`dfJZ|Vnyb~LCqa0
zo&|o;Pz8X^Mg8=Y=WF(#f{4199tF_!g1NSe-Rng|&4uCg3g-e!Vg|7Uy=b-Bc#q3w
zE}w@{;qTboERLD6_x@8SOq=D;qaRT;7q*mF89T5x3_pmh;-uzQlwzZLGw9?3l3Fc}
zJA2?}PMo&){!_-_pjpUUUhZ&5U{?{&F~Y%aEz~B4VKG;;6XONlY!$=O_l#)KQ58)V
zcO$E9{pX@<`mu2ph!m$II<w!H@#8Hh<`G*7K#LmVFbGAUU4;Q*spGGA_6MRcFB{L$
znvAW9@TCg1n>|6b5ObG}ypW@~W6A{%RrJ<iz|h6H1FVR^`B6>tgLc}?;NrVrN!@Y;
z3+6P}`w@t}FsxgNqx(s>)VpkXXO|14+SGV-z2h$qFRX1|BvLOdD*R(^BVMdUG={xU
zHl(q63FSpk@mu}yvY1>iG%QXv3)Gqoo@!y0|2JVtO<yl)Bhi<SG1~YvGbYvUr06#z
zCx=f7o#9SMRi0Y#t;A{ZZ^!mYE&EE@Pv8Y<V2d~%K;4{uy2H(OVEgaKFl`%Xolk|O
zt>|`6M{w9(&Us!;)7;Yt%quGA`#(<pQwjy~0V0I&etcRF;Uzw$6Wa?Zo4VD#i1<9w
zU;H7$k-{;;Y9U|vP>%V;1TGZ4NXSok%wHosT}U+y@-G%%BfMF7x6oc<pxl$9|0J{z
zbKrj{I*vJ^yspBXg!>8)6D|=RE#wnA>zyyWLil6hX5sIJZwh<jNsRS&5$-9RDx4!c
zLU^>0-{)9wgYZh>O~QMGj|*QG{$1D}Pm`=)Asj5^7jE*W3mGhoG~)yjFA)An_($PC
zgzd5XS*}tzL^xKspRiWAQMgIS4|c5oJK<|WY7CK2)j=X1l@O;14;50)fc)cxrwjST
zjQk%8`IU_HL&E2TZwNmUnomrW>xzZX@&knQ8$_C_8pK0|i-pGvsb<Ffi-kWD&ccUr
z@~Qen<fnY%8sT?^*9d<mWZV;$ds-O98!OTl-xSzOw8b|CJwdd^Hw9fU+Txpn{-)@2
zgqI6%6y7WRo$yb>e+r9mEnxdygad>}3C#ur`R0-b_^9}Q74D9&X{>K?O@W7qX4n++
z7YdISt`(jv{El#)@JGU%gtrOr68>8Fi0}#FvqH1QK)dgWF2mO-_M<{LL^xi^uT{*S
zN5q<0C_I7)87q{(R`f~2Z;8KN^akOD;$J2D8sU$`zg6@d!h6KuEc$WbQ{ulY`j5gl
z#D8D(zl1KX*&IhP5&bR^wiiDmx>7iRi17{<4i{D{f0A&f@IYZL5%ubYjlz}6KU(-r
z@lO+;A-qWWmk2iruM^%(g#6otzZ5>K{ND(l6aPiwtHSq`|4(5UzhRt@xUhr>`R#=r
zg}s&EPdH5ck-|NN)096$c!-ep4{WD_2>FYJM+%Qu{t3d<#Xp;fzFs8$CBjX@>x4HG
zIWI(%zhC@^g)b6${IL_cu{<ujhNxmln+EdBh4!W!bfxIN!ZE@L!YM+2FkyXu10o(K
ztQR&4?ROseCyG8zc!uyY;Z?%xgg+Ki&xP{;ApE27b>Tb0e+YR)#PShgQdlbNB;=PQ
zmg^(jSvXiYTxibdP;QLqNkV>VV*LY!hY05j8-&!!VYzieyRQJvuMOm1E4)E?x9~pU
z)57P4Zwdb{jPX7Ia;V-zq<cDIH(_sKKjCoUNMW^bl8}0atbef3?oU9UE}B~8%(wd$
zpxv(kO@9k$z7c_UsNAE%CxovG|1A7a_^~j>`w!G_E9@xjD(o%nCmbR)n^V*qEqc6g
zs&GFc)mkb4FyTVs5yEESY9V!{SpK`hbA{&%sW-*^JB3uoB5gLUz{f@ZPWXEv)vQ>~
z0*(RS5^eWipg$Cix2#q!CTt@t6Vj0z<#ZG7Bpe{54j1#s3C(sEG~@k|PlYYw65$EL
zlZ9ss&lOTDi{&kjJ<#s+fDegJEiC5K2!lw^oy2#A)V?B}7E%F=^Z+5Xtw>K0?kA+h
z0QuCiBCZlr(TeoxLTXi!rb;-`?hk>#6n($&Vc}CkyKh9AidL*gk6pwN@AH5R=SNHl
z+X|_9MLv~Ki6exgg!>4m2mw%x#P70yy%J)2tUj^~TVJQC0Ydp1VWqIIu)lDiaHw#!
zaJ<lL!6C=w!C=9^{(t_s?t0kVev?zYs|gnVs(1#6{w(GQmsNW<2AC}<(cf^1vaJXH
zvK&rP+c?+3jd|SqVCV7tv~oOlt=kQL73SLDR*l`4O`5+2ee@eo+Rqz{G;YhC(b&1Y
zj*k2h&l!BS$Dy}-0rqPKcE1jiP8y5y0)LQ!y!nAN%iVxi6SZ8(+I$(cpo8r`z6(rg
z&>-7odmIO`3A<khNvADdHe{I4=I1R19h5hJn0MY#9&WL+@=iwDuY;sB81i_3;%|Q5
z319@}HACJq@F<Vxo8P|;Nc(k=bWVUgYNGm^pSK>2puCqMkK>~}9u{BTWk|CQ&rNPa
zpe=Mfj)%W7k2~*ug5`eH%hQ)?UG7$u^Z9*yd-lja?RS;$PJ;b=9sR>0w*K+$lHb2y
zBaJo6sjzK6<Z(^<8~enK7+4<8nJ709Oujes<xxJ{^w&I+&K+2PJ29cnm&bQb!E*mX
z|DN&-0sV5YY29sTCbtb5Hhl2Fp}P$pvFq03#v{!9@DW!0(`{N;dk3YJO)KqLpRYd9
zY+6se{=DkRuxZ@@%hrvsYyCECS+9^y>m^y6*0ZZGs2;nywt7tUr0S_tr%iF!Iei|h
zae9BZ=9!M0#yU^$Gx^f7&U5=r4zCUMURM*!^2Zu~?BsE4Bj87}{87dqHTlG~G4Nwq
z{&3?DpM2L^_kzSgcXxMPVo+kRv-7==9#Z{#=a%s|kH2+%xMD_i+2}!=$5uN%W*j!L
z+Q}3gHlw`n#M8zOdZrKl_J6jn8fxTgot?X*OvuWFtW0<0_Isuq{`NqbNo(DmQ=2DO
zM|xgx*x2d_%3V<2VbZ#>J)hy<&d<)RUboiCg!8OR3!Tlc6*?(Mc<{ORk@BQG`{<vM
zPJsK^bANxW%wf$x03(p|%yaL(Mw`^9Uvt*dDi!a1a58%9ECStQoSS{IN_cX#-a>Bd
ziWtheiJpM)8Z7AWuI1xU492OQapehL4>>SSJ-}G;TUd(A9LA}QWJRLASZW~o`*u9m
zSn<cef<Y=R@?iK%`<I+u>P%LyCo5C7E7M^VhK=eZrg_f*8`VRRj^0GZOXxfdRoNnp
zA^ytleTY9WPJIomSmX`-jnkIa4Zn!LFivH!!hdJxa!V)PflS{xwSdN{BO$Z!4NM4(
zQ;V499TJRF$#;sln)!%Q%xhTKNzyoVIp|a+`kXUPO*K%!)zNZfL5bW6Uy5$QIF(hy
zFEj7D&d)$Xn@B8jHp{q)AAlQWI&8Kw9c;Er3c#RoY6--rdZGx7Q<;YCM80uq>PmDo
zXPlbi{as?PZ=9Oq<HHulsU1vEJ51EoXr_pdOnjWNvEfQ~A4JeN_2=NFqHH^BoSNco
zPR=+r^*XBNj8jwBvT)WoHT5b6pEFKP9l@?;jZ;&PvToKmHN^*%oN;Q3K4yZ(sk|1N
zaViZ%QWxQ<!Z?*_%t(qilQ2#tNmHiOgQTYwa$q!0O?AbO0*q5V8pf$bry++=KsIC;
zr}FOEj8o}4+?(&i+A>Y)d_>9_r>6eJp41iCgH1&uWgVN_jgw`@sj&zJ7afB?+|@!X
z@(mC$PTikfgK;W-^rXxjd1a~j>p??LFfV7E8uJ{+Ukb@IPVI|6$~aXOKFK)MTjjSD
zj6-i>sg^p5^Z7H8S>x0b(F+)-rfNB+tZ{0}<)OK&kh28i)D*uVz&Q0@bPvX<sbU_-
zd%M1EWMyg$C-?qj8UW+e6o36-oI2RZtZ}N>P}Vrr8$fI0)YNQ>daQJW)g7Js6X)ac
z(tV7~8mD@q#;0y!H?qd5sVBKIpDDEW78TP|lbQQ`+r0s>noRLEHjGn`w-L=woy`%w
zoZ=Y_<J44pw%gh`l~vo@AI?Mj@9@uAsE5;L2C|~e>Tm<P=ozPScGCO`6Esex@jZ=G
zueKpX(yucg#;G2iNYk?rjZ;0kI8DduLF3flb5Jl&eF;DPG*0~&XCz>pdM;@gr+#4h
zL(_4#7cfr!7HJr#7U8yz#;MO>5HwEpE+wPWjA0QpPF=?KVVvsa?~@+S`Y=u{wfa-i
zd<qO2r*>ldFiz#<&^Yyc=EFGkcI(gVG|wv<r}9)X<J3pl0E|<4j+k-k&1AqhwE``e
zacUDq!Z@`aQxm4c_|cRB<J4WO1dLN-5uOU3aq8<R9XLov>LAhPJ{EZh1=_hEW8S$y
z14YU5kLUYVi1oN^bA?c!mkzu7a~0ajjLQdq4Y*cy#k4CWjZ=S$!Iaabv>B&fh7xJJ
zcEdQ81TH3N^xp{@r@q7S!#Gtd0xfdju?WSNFUH|9<J7-WR4@FYaViOln#O|z<5Z81
zrTIuq<5c@mhH+{U6Cb0ny6qXKj>Dlz|CL1p#;M1UJ~7nRJC2d`xm*`8PGw;lr=G}O
z!#LI6dciogBbyEwr|!(I!8r9aw1{vG>9If>r(SPeot@suQNlRYJK-AAr?Nd5r+W0V
zG@tZnoa)i5)7P;*7^lue`(~WFHw(Zxb)GR`oVq(D1dUU_&k`_Br3f=l<(nfKr+N$+
zryfWKj8i=Zj8plJhQ_HL1IDR*DMjN{j{)OU+P&o&rxu+J@$8k&X-CIscFO3uM>qMj
zZ=8A&7@i?Gj8jSQ@a@YvgK_G$Mz3~?cu^!_qPlt}p*)d9d&a3Rfzg>)9U7<d;C4Qn
za|Pp6w(7P2j$f(Vi4R8+Hx?nQi_6P^t!^x^kHLvWc%pZ4dGh(^!cIuXB5C|B;u_ow
z3F`oiNO$L|fN?6Xd@xR(&4yu|I@L%Rr_y*8_hZkXciraVkLNI+#;Nr9)qMrZt;x*6
zlsXygj+>$FJ>;$fi^i!(pp@&vICUrF7Q#671u!z-VA<~Xpv;=?v>rab``)N_T=z<_
zkL_Lsp~rOpD>z3xi4>r4tsA`p^%8tTil4Bu7L-feiDHGYRORg>?hldQF;N(f712FZ
zn%^i3qp{Q`Wb()iM_Yw4pAMy81-~#JD~|J95bo*{bPQOSh((iNL@A=Ddl=^##;NQw
zx3wt3&8@;scf~D`2;)?yM}s*6d&Muv8)3ZTLG!1hf^WfKoH`WcE(Oi5S3Zp~yStaL
z@fShgO&;HNx}%Iom;aYyujHFwcMs$J1<7Avuk1+PUTyC~9lo#}hQ0C?9<I^G<Hu#1
zj8=X?d1KnK^M@e&Ancf?{n2DB!twQL14d{;w3}=9-@RAXEh0I9RPUy`W)i!zl|Fr;
zC*_0=kD3{9-^EZ*3?1PS$o&s29zDy$m~Z$P_YEHt`G$`L`G${$K|@BYXy5R$*f)Gk
z<{Li3G$3cWM?=Oop5fyTi^ng>;&Dq`Ll`>-tr7e1*{d&%B?A_USUJ2-aNp7#vBcw7
z5_!_041b=t*hYZ^(<cHi@1D^iQ?yq>27&cI)f&++^oiDpexXmdM)W$$*F5d4hXI?!
zgQ~&d2f(niJk-L(N{{f2`}nC3Ik6TdZt#di3ln!>hrQUZ06ZyO=O6-aKEuvYp%x}m
z7%GTJ3lsf4BGxhriAf$2YGI<*BO)zK*w3PKRIG)Gwb&sTqH<flDW6e(W;qg_u)`*e
zz>&EQoRoRV0%x^zl+$Ioj2Su9qAaT-H}(KCHwOV`ZY}~$Z%%H7%s?}_xtX1to7KU&
zSsk34)xo(zvE1CCSZ#K0P%Jk$v(aL1gHtctz=4qiem8iHwZEvH+qxjx4LjzE;LVd6
zr!rXp%d9Qt$!F!wQ<fQ=rz|r#Pg!Pgo_uCYZl31k=IK~(p1cKhq({7s?uDHrBP~pL
zs|)6@On3xxnCOHZ#bPZ?c<b)i;M_tq=XRDAg8(KDFaiRY;AER+ZEn^fAUErC(0r?H
zIOx&XaY_)pQ{rI4{T`Q41-UTr<QYI=NP^jV<C10`{{s1!zvbRhnn}18JMA-xH)F?f
zB;0|WY)<E^*uf_J5jzY<-4-SaP4r9xXDW*K`LM8LlJi6hOLlHLcGM<tI#kM^8RXQ0
zOS?E$AlesmXJ8AFBg;3{<gh80R-xLs1bMaPwb0+zqDXKH(j!qU?CgUoq0eDl2W8=L
zOPAO0vct#@n$ZCR!7ty)&QsI&=RIGU)ndKln9p0>1Z8TN0DiePcLB>j+(+kI;1zfl
zcqI#?Zue+Ok7z-xN3;aCV6ku^%<94`Gd_ojo@Hgxa5~zL`7qDhUMsw+Xlb~x3f5>V
zt6&}m!7w}vhfgfTl^P~}uq5jd3xBWzhJ01gjwnl$y_Htv8+k=O+**;33xZNU+FFs1
z@``+%Uu1PO8FMG0Z;Pr%Rhgw+`IeS)eXTby=j05Dg*U8pGtnOC@hJ8<xjI_f1^uq1
z;aW4T;D&F#PPE4;Rf)$=-gaTk2pWhE2^J38vXzFLnw!zeXio%Yt?z7-I5Ox*ad@BE
znNSRu(5xwjEZu5m&KxuAe`@dsdmb}<p_x?OeA>G$UsS)u?6K;d9R_Yo<~27iT`~a1
zS;VHyfCV(W$<i=eftAfFGm-ja12>r5=9_gP?)jHw_y!xBLBnZQ_Fpi7J95x4w)C0I
z;B3xl?q-Rt8nkV{QH@=@xrogwtw{^FW{3UT*6rW2YvaFS3HN{8{>?1bY>ZiRHO#N`
z|B2z-SI?3y&)N>x*Z+}a8{Q$~wr*RtZG4#6mTlYE)WEO2Z5w^!cw6p)iS$?5wvBVX
zrEQ!2bZo`8jVlN5g0cT6wrzY=rtW;TaI%muk;vz3AL1h6k-{~?lZB@X`CXdjFBV=S
z<O4VPzZO0zd{+3Tkoq7j=U^^~#loIKJ{yzIcM!yR!Y1Jw;W@$<;U*z%9$D`R;mg8z
zgnjtPjQpX(al#qGI^i-QRc2V8;hKpI<W9UsXgcDc?-%`)@K3@Igq`rVpY^EzLo^+4
zV72J|g(nHm5?(C4QAlkW)~5?*qUlTnO;;L7@44jfEj&P2FZ{mndf~%DesyEL*M-#W
zAzg@9X2g!dnZmik<-!w${4&P!mk4hV@?#MBzY)GDd|Qa;63cHZ>?s^994nk5oGV-|
zJW;q_c)9RK;X!!DW%~<+&BBv}>xDlO{zCYO@b|*PgeRwyu%B?GaFXy~;o-ugg{KM6
z7hWy=x$r^ZbHX=;9}7$H36bOIAsj3`UU-J^*FwgnW_fd^4IGURETs1p)(U-_HpX~n
z{u<#oh2IvQCEOsiI6^3YtLQt0_X!^sJ}!J(_y^&e!ViVz`0~Z}`wB-0Ckp2X8;Dpt
zi-gOFka4u~zbV>m+Q2_U{PV;&n>O$-5&wtcn@t<|H;VsD@y(_U{QJd!LVUAn1OIvP
z|0KTIw1NM&_#cUHHf`X?@Z-#JmJ&gmO&hS2_`Ss6Nw~ZCxN_RKae8i5x4v9_d!dN=
zsTAE;I9fPfI9a%_(0&(CkBWbs-}%A@;qk%~gx?a{?*qzTD*8&{wL*R(p}ZG`uL`L)
zNdDi1?+gDWWLN^`Q#p^=R@gz<U05Ns*S07}U0#;oRk*uwtgu>WHq<CLQ}i5Rt*}wJ
zSh!MnwD3fsxfq9>Gexf#-X*+O_^|Ld!l#7K311h!C3N}w0lD;!MKnD^pl=(sv-oDK
z4gP4+<ApPY2MXyLpK|63j}R^ut`;6E{HD;iojO}IwN)smMM#Y~()POuyk0avi<3`n
z0pfeYe+pgxj)5N)(t|!}YGo035)KgVDI6=bczh^FMH7~%GAMD8koth6&1M{Uvgp%<
zj8nq=?+NYq7W8GJe<(EDa`1m9+P9UuSM&qI);3aq5dRh7o5Ht+zHQXUq7yi=*`H#e
z*{*}8_7C|zg}sHXZK5WLPemn`-(Pr;uvR!<c!Y4N&}`pP?_$wc3e6TC{MI&8w=4fn
z;r&9puR!@HL_Z~bQAj;i_U{d$Z(H>*(fG(>`3WHvAX%Q;ZA9PZs;6jt(l)+tdo@V(
zZo)l;)YWDEi9)JgkggHpb^-b{o^1j7+=%Fwp?@Cn!*K{28vgb6KeRc*&Hi?Wx!YlL
z#Djtjmq^?CE6roajhbzI*77$VJ8sq318nn&{0;oB`kS9O77W}rIir>F_X?~B2yYLX
zOM>#SM7FRw8iwC<I`Q{6U*3E${510xLvLb<))r|$uNLWGyODm5Q;TwJm+krOwzfHX
z1_d(6_cveOQZRz@=I`RIYs$l|MpoX*Nc(k=bUs7@bTPa6c_)Aql-C@P$7%HYw*hIt
z4uuqTfID4gYV-5fgAU3&3Gz5j_778;m3JA^tTPZhw~5eZSc3a;e`6l^>x6!}n|f@Y
z&C$S~+h=q1oxph8qAh>CzeXCD?_~hn7C|1@q`$Fm+=zkY;cP%T-lt%CKGEjrKCHi;
zC_tMpuM{-e&2AgfzpdLG4IMNjliNPk=4kN1A;Ycsr`sHL+1Z-U+8lMn74fZ~(%#6A
zqj%!<=bO#Z1+Y0f&uotNf0R-5W<2W0&~wk;P~CI$0o8|APpR(i?9?!@;p2b&`{PV)
zW5Y5_)z<!?;d)D5T>Gbnw=CuE^+IjQ@RDIAL!Dh-d2}2i)tx{7g7N1eN}Y=+bzL^k
ztnS!wNOifDos4*N<+V=#(#?ldAJi}tG3h9Oa`o(5w|^YG^T696-iF%NRzS4pdH1z<
zdH-%hjkvV4FMbBZMcJv(C1A(%EnF*LWfCQXqJPISG25NcZXG9~90JR2WKJadZ|2Zs
zCbVzI`OJyLZ^Y>idz~WWY+<i61x3QovQA~YJ(>Oh{Rj_iH=9)xk^7kQIQ~R>cI4f5
zG;%Zk#@>WPH+&CTiS|$J$7)n|h%UEuoKZ7kh!?jO8Hq^riZJiD3pQg_MXxIUEtmz2
zQxyFHz6XOS<eAkTsiL(=FkW2r(gJ!FNcP0sL@$pY1va!flandn>gY>G!X)QdbSt_k
z%&KADF-5QId<F6tFYZwAFj@5F(}wBrt|%MtU=vcpyZiF^E(z+;Cx@a)d{7zFXoDs>
z@xf{_l3a^!#s?R99Y`d*8QIPwi<6tsz4+kH9%=F7;zNr5V1gJgZUs_>ywm?1b{iWm
zfSVwqGQKNRuF-ayZSPj#kB=S);v+>yk|C12i%cZ>?j}A;WO0&8r|~^RmL$isYkP`p
zmwXLP#`h9gp3JcBXpvo#r?BoAkr_W;Tzpc3K9rK*z)_7)E@YasPP^~;lme1e;7(r0
z>}fVIn&c!MTr=bQiH1o|;r?j*Wt6rd!z70<f6jE{hb9K17v6jy)|P2X--SJ^iFs2H
zN%BD~URN;Oa=mzQ@wweNS&A1&!G(Oi#a%5#BU3=YB!{NuiTH}d(IAsOILMWyOtYbz
z+3i(+LpVHKbtPt!6aQ)A9TcWXPW;BUsz8&R_)Y#wV7$2a&7!<`afsWstF6T1<Qz8j
zGm)N2PW<Pk)2!u^<UuGEzg2b1lW7j|E}JFBi#v_E_jElQ-GfO^l3oGg_jbL_$jW3T
zC-?s3i$?ZMz66o+2MRti(lg14Kdgp4lbrY?8h~e#6W^?MM<sWssK-jffKbKgBrU7r
zkC&Di>6zrjpOmQa$xC?9pH|%|NorunpDDcE#ydS($=v7LwgtdeBzZl_7mFuiV2l^{
z4UXvL6whGBi=#<K{1q)W#*5>zX4UrghpVMMeT1|pAIGIDvf41K!#SwgHxjQ6B{)0j
zM#@FJIB%^u>32C9Fv(eALqNPZb^|6k9-T<{<A7n3<I%-wI>d-0UYu9IB>guI3MM(8
z+J3wA@7Yn9<aqf5E$&tvCOPKNsbXmQ&#VuV94~)FdM*zYOmggH7))|_n#W<1<6TNT
zlbkr>#d+n&r}<DBhe?i?zfZak>%%1HS=_CJDyF1Yv;T+}=arwH{)jY8ayU6O$!Q`D
zlN@t2RWUow^C}LL9G*&MlJgTb0FxY^BW99w0U0pKc@r&|NzMTrB201yVrs%P$>9sw
zI81UF;3`}Jla^?Nr-FBoZbIq6K{Aq^Lm@hGiAFY{Ks)z-aJWDNMalAy=UrBa^|)+v
zg;4*GVA$24tI$qnTt0YSR`@h}M|-?DOmfy@Fy(upMsXbR;+CRB+OFL&$svJrJpBkq
zgLrY?3`Www<@jNeqZNS`Iq+zN;ysg`IO4_8;aEC>KXI7knD;S=8pO$kNsdRy(mSK!
zI81Wvx0dnZn7AL6)a{O&<A@iR!ZfCT!=f<BS&I_v)nTMzlH(mm&m<=flN=VNNzNSh
z8YVehKa3a0m+*0z<andlC!J!~V3M=k<azPp;xNfM27H`vX}*Mr!z9N$;TqCMusxXM
zc(fNUE)J6%k6xWVmF>YKr<)yf#fyu>B&W(4Fv;mg2{6fF55g4}yXiBLh{Gg@BFrS`
za<&PR9FGB$oRMU}B*$aGBxfoo5GFYu11333SOO+F9s?#hH?joc#d)nfh<I^_LOgqA
zbBcIzq}eH>5igGPo<2>JoH*jeHG+{|z(oR+91@&!T7Si1l4H)<DiAM@S9KC53i0CB
zVnjTVM0a{Cj(Bm`g3*~*oj6Q#cyK$@(lri~9JcDUf4g4^@!~q72;#+&)y3syz*aXF
z*!@UHBRtW&xNnlrF@nSQ<<ZEC_*=*|SXihIz;uS6jN&lK;gt_2IegO)he-}Ywz)1$
za{3`3_hYxCcikr7k7rv0)34ZENa;Qe<<?~Q-p0wWt*lATBCud@RWTf;vL-nNFv-~j
zMrIkycE1Q^)^wkZDLTIUzG%mf7Z-=nW4iNY8sfzjBcoug8$A;B;sZ&X=a%*bfm=fS
z?U*Qd6AEIup-t0Ryx^^9>J-T4!Qfk_g1`B6DE$QZ1#d@7?m;zL;l%lQtKgkz^Z_v1
zP()AnY>xZvVwb(-_P7U*`#Q2K=yS(iSHbjXWQ@RGv4Onx#^dYcqsjXdrJPg2*X5Uj
zHY=RlFdX-LDK^f}h<9VJq=lKg!FYVt%Ga@#|3atS^Nh#Obu?+OOp|v(@jBGuY|X-6
zc^})@XuNNMUPa!s_~TxfV(0k^?j!7&CVJS5MmWCz#D2y%oY@gE4DYLDB&1+oon`c+
zcvxN9yM2lo<g2Sfb{T)KVuo4k7C}6%*1^EK_l40=mn6;$OW;8D*zSm7=Z>|ewl`uJ
z)&Lg2?VoH3!-c;sOBg<{LEW41Fm})2g{jS627&cI)e^=pw526XrAeAW@C$vqB@AC<
zw6lt41LJk`V8TAw!_LY`3llRuBGJOc9FHh&Vd8L)C~0BhSnRHIzzKkpEO{{DeC!sx
ziHU1HBGJOc?H*Cw!kJ*FTU!8Z)wrb`1@Q(5h0UzR>+>N5?ga=rd9>4ICCpk#viC(<
z7D83|!wE2R!wN8S!wWFIVXn?^CO6zea>G3)(vlnQF~Q*;6CCa#5S81uI@~VE?}i=2
zC2&x%0U~fOfNjba!}VEt!_6{-!_6{-!_6{-!}Xahx#1p^8!n8Ra>G3;INYOx!#xN+
z&TfN|@<wA(w(bDAMU*WU*LRH9GXWWjq*q}kVF7cT0|^b-!-yB!!i2X94`e^rV@F^u
z!nxQjuoe?ndwc@dp#p39OETYD;|>(y`ur4Y4KCl{7NkexSLO4BLi#cS6zvFp6twv8
zgCBi@UB-eTgRAD@=x-VPC=?8SghNb4OxSE7l?{G`bT;@=1hzo+^%f}!Yz05UElI!-
z1Gi%VLyU9WY%HXdSz@GmSUjYZZ;6qjB?coTfx`qWF>-bo1I=!sxa!lQA;Cc4&}c`9
zY%>YTo}Z9RPR#}p$}oyh)wY8Oc~TZ^Ee?>Ml^4$^$P8LEc+q)6xB|4cSy;NHh9N&{
zEJi{$M8y{ooo5>{dA>Xoh3!@|_m*PKj!-?@5vs=m_T)nR&?^3`8MH^If1X(e4zyFV
zUBP^|!-`>tS;AK-EYJTPV}zidyDeBhI1kt4XN$*Ev#mHhesr?0T|Azzo>{{G#teaa
z0o$@c;4Sjk)dnGWs~<Kk{TwH3S`0xNuMq=V7*C|ZEsO}e!7c2x36i*><d^>37IyHa
zB(Q}|dmzUMLxX}k1^!loL<M#}OL5M(utD(dD`10AQ&Y!CsWl52(W>?N?Tkg;LUe^6
zqKO9xYlYttULw3v$h%tVRB<ifE2I~n2S_~+(jAGIl3qj<>M#Bf;Yi_L!l}YpLOxYe
z&O+f5;R@l2!c&Foh3qHmT`9ap_zU3!LbGK+xi>_AAT-@m@XclcxF;r<^5{%~SSvhS
zXu6}|o6ackV)3sN-Y$Gw__2^KmME{Q(0o3Drf(=~Pk4~9LAXkIitrraWx}5b?-sry
zd`B3<V+!S$3Nyleg>!^Q2)`k`S!lYEsBgNDz`u(h#*+}`(o-Li-+ze%g?tfC`WWGP
z!mEVluO0cn5^Xw$pkEfvkN>Q1x`05_{R7fz7Wsz?7YmOQo-Vvl_(S1s!iR*<3EvQY
zBurwVQ+`+B0O20OX~G)eG9f?XvmQSo69)<R64GlK`8C30g{KM67hWxVLimdCU11dG
zAmy|d_7V;gP7v-dtQW2jo-F*H@G9Xg!uy5K2wxX|B%FxLAlpAkxL){u;V*<mg<iQ%
z!kvYKg}VwZJ`dzg7kz+mj&Ppv8^TkBrwc7U59*&Mx<z=o@EYMQ!ruyC6}~4lA7zl!
z3D+==uQw5EqMxveh_RV11M<g--di|@2)@PbLAgW3uNB|o_JF@s{ATgjh(1wxs`%?f
ze^0nk{3}Io5?(L<&qe=2c(?eEh<;4?JMmu<{hAP$!#o{XyUt_${N3R^@P#drZ!(FM
z!oI@M!tuh%!hMByeMh}7%O>Gjwey1THQ`@`ZwucOek=_0`iy>=4I8jTbVp%VVQ*nS
z;UM8KA$`G6&S;^jXMmn6`T*g<!g<1lLVgHiec$Hb0?{qPD}+}IZxP-mY;BY9lK50j
zqTKg|{}Lwo`v88aFe9uKwzf&2PAtoh5>60K6q@ZF@(&PgHg}*;6n&b|Z1BLh-!b5M
z;$J27Z4Yh}{Y&9*gufNOCiHC+`2CRm<C{BT8)2ESldzkxk8o!pl^a-Zgm8>-f{-5|
znQy<Bz<Ht<3i&aT`KJrl3pWT`gqI4h5neC6N%(UizmZbjuY`{X9}_+;d|vn`;TuBV
z7Qud}AqPKCP6)pt{`m~j<m2boaIogD9qCl=eE&>3@yqKMRUwFPb5-lx&K-L3oNsP8
z{cP)lzxYYza<y%!&<DTVKroo*@#DsFk6X(7!{f(|_uKe+aYke3R-ExZ)bkmFWw^7w
zN!WeaNWwR`<9vYM0DtrIs=)}#8=rBU7qE^fkA3mw9e}i72T8}pZy;4E{msv7V4lwe
zhVgjBdq;os^X7vQY`3yE+QlTXUGn{QS0U}!LDFfD$Egex+WfpG&_Q{Te%?7ic^tMc
z?=+<SI!HRhAdlyYzxjD5gAtV1E+7v>&&u0~v|ooZCO{rzK>3@Ww*icxyh_O9abo}Y
z1nKwhDx_J5>w(+1P=Fr9{f&9te=PLN-QRWV`tx_F9Kg2G-L|eje=Bl>{p%kXFNT!u
z-$O`ac*{%}{u~Q=T$BFhkCzx&9?n%LNB#LU_<Ta<cscKEGcaAw@46#S33&eI%VV8j
zxl!ofbABP9Uv8H{Lx&8`sn2IVO@Ds3T?dcwihsKPe0fi6Fi(Ge*-yJ-Ebg)sY71T5
zJN2NpdVTG(+ZJHadE<|`m!euRT}baA=&+xJ4*E6de7F}Fp`FV|5!{5ChKHhuV49$V
z{vjkm2c4>H;lr8E>YzVMDiNjUe(0co2bFU%BW^}snDL{+<z-wZ;qExEb2{joFrDGU
z@h4vg-BhE({Mqq!&_|-0uY<lE{4I6R`D5zqpx=X5vpVP;O?&jMXf4|h=%ANSW=;ov
z8OeYS`iU5~uY-OJ1#Y2(PMa`K2mNHEd>!=fplntL{ZM9XO9!1c^8p=nI(m-}&g!85
zfmJ`F4*HKFBCCUb4h9|2L8l&BKnI<{_5wQSRQM0*pwnD2po4w}$(#=Qs}z;fL8q^P
zfDZadiVEnUKZcePuCIfBC`XyoLB}!4(?K^?*?<l@?O8uj2c0hsaysZX-#H!hTiLUm
z4mvfx0y^mI*k{l|r^#bh2c7R;0y^k?gvrxE=c+3?12q~xyAJw4DLWe$BKanJogWq=
zpo7kv`+yEQjT8bp=+uG_=%Am%<CxPyr;q-C4*Dz}xX-DBPCps}9rT_QwM`v#251cE
zpbsaR(?Q>bbD7gYKZ<?M>7X+hUqA=lRAfJw4mzXP1a#2HaxMZo=mqRlKnMLnkIw3#
zpXAY59dy2A3hJO!<0z<u{uuKEI_SS79neANO?OZSoxufzI_T5|59*-*fb9o#&{uNC
z13Ks#)(_~Q)5;^LgI+~Cpo4B&y#XC`o>zG~=qWOSI_TwWF{p$7C$52@4muwc|HnG$
zJP(69=%j->=(IG->Y%@cHIUOmw`)m22mSAyv49TxN><&L4tiU(lgjF#(<@3)2mL_O
z0Uh*jklsEW^v78=po2b-bU+8af`=)fgHDa&pbq+ajv}Cg-ojA?bkGlB`G5}k)yxm*
zpf@l-po89z`2ihty2sDcK{r#Vpbq*O>~T;Bor=kMI_M{J-2`>e8Bsn@2YndNuAmP3
zcrt=I=rh=_FGvTS56nRw^h-#8J{@#kb+S6>eK}X#)Inc_S@@!K(5u*NP6z!Ol0hAG
za|@J+(A!bB3y|4L2mKddt;sMDg_BvuZe?hq0^Roi$KIE~S5=(t-<!K+y<rPnmPjuo
zAXvb#$fBqSm?C0Dwjxq5SxF!yX%ZIwlu$|)txH&H5vZ41s<c|AmRhS;sa5Nz)?&5R
zx)+yPYpu0vty=qko|$LvJvSj}t$(%Oj{}ou-gjo+nKNh3+_Svr87>)`@<Gou{^4>S
z??QL-P|*Hejd-8D>>uRk-iuh2Pb#v1nBU`k7^EM0DXeAh$?x?QB*Jezx(FSU{iFO|
z7Z^DU*B&fzV}9sTC<gd{56OQ*7!9!x4~YJGxY`{!+vlG=j<LZ|#Sn^Em48Y%)-)f1
z4yi>n@1NR})-Q(qRqEIT|A{@>g8L!gjZn-76eN%t<e!<b9Dh&q;~Ey<03gp`zn_oy
zvr!7tf3Rr6A*b)7bB~di_y2#V?-Bmv^W5qYhv#+kclS>Uf5ZBB57Z(Dxf60v>X8xt
z@nj5=1NwYlu-1>`JrZ}MgDza_2OH0Z$s7<PeDps*e^S1+kD<ejr;J+?!93UYoy%L!
zb{igo;qGxJfj8rDK_xK%fgQZ<eXHMh8g22`IK$Us&=u+E?u|_5g(?Wvd9li>GJK6$
zL>b5;Is@sh;7Gv6ba)jLY%AxwR)&0k^UuWh9@+|l+;KMFZ8YrNymA{d2YfT|_u%a0
zrL}b}RZX?^i%XYVhTCS}A(z+Td;`Dm6QLq6ul>^UvdVZxS#w2MWfe$ltD34B;+55-
z=EQ63;cIFA1Tam<E32x@me;i;{akUVk-ZYUqt*fTBXNbDSiT$sWO!{oy}kJx<_noo
z7`O|+qk)2uKim~;<Rx%?Eusgk!I4Bfd<l<4a*t4?TgX2kgNp}vU5w(*wP#nQh>25<
zcJcUf?810*36o&i7jH*jyRw1=zo7a3&zPx=4_HUW*3W%@ZfwfPaWQl3W1~t&jvqM+
z#0^96XuPVdxoT+a43NSPA3wYtjLH=?v8JjOwauV|j*S{Su4LSpFUE#1t7u$)Y(+y8
zo}&+6Rsy-DX8E#mpmByAj&XHtb3=6t6lF~nHOJyf`--v6!<WT|FRol!)>J)wRBZUE
zqd_iR-!QxxJkb>`!^`Sw%bIb5LRqbIG|4*Mk%hXhyxR6`9LK+`u8RE_udb}CEngNF
z)i{W~TN+kYBngtiTTKq;RF9Clwz+n3eN|<wqNc3L7hhh!yxJEpM+aD@=9-4((8img
zO!EPbS2Q#%t!1X>#dXW8tVvpnSJ#y-Zie?~bG%{|j;R@^sfIPLs0HD;^IfZKSYBQS
zBXT%PQc8EAc1~j`hqssULk6NEGl;C~Dffg8fM+;6169Mj*cYE%yV$gBaoMtEWf+Z%
z>k)I@=a#`6^ajR{E{)SSjsaOyZtOHHhds0sH0gF%(=%4raxdy@8_Jt~%{3SjvGnvZ
zjFH-w5|~2eWp#1W$vE#@YL``6K}6!FO5+Q3(Afd(?e!H^oFRPi8K+J;IX=g?61&Kq
z=FaONAaP|=ZHtcNSyec`^~;ydZYf(_g?_7FR#u11c6Z!?sK+}Y9BLArFKa+w+J-~X
zTv?0xrWO@|_8ax^z0pCNXeTg~G}B6LeSBHfvgWE5pE)_uKse{u)i%T4$_k$28luT=
zGo!H)ZDsT8t5*8rHF4`IZu{39P&U(2iN~8wmzo0*kC&b_<3zIBqnldnY0;dfvXc?a
zu0s9GFajO-Jtkf-l-Jf{h}v@s?XSReP`|tpr$&8qV^u|Mb!}CpJL78Ws~eC-CtYJh
zbL}b^EL*j*5*=(lKfoccs)9M3FUxs$*yF=_PeZn<3Wuw9S>y7is(51yMyvBTw|i^P
zN^?BuQ@sp71MCkr9Fs;%!_s(N8GF%jpI6tnoYly~OP{iMeC~_}y5lacYQYR!#U6xG
z&0SH|#0d?lbq(bhl-@?TJhfF-RX!a#bindv>^m9eaoD(vY?md%H<N%&$DQTm^j<f1
zOqm_$I053E+prVnh*_I<RHXdJYnv;%Q|1_?&XJ0`22M*&W5)X$r!-VmSEB{X%Dod@
z<5A7NH2?mN*E~mlz>zybRQ1cq^Z&_sbJ|NzuRo{vvXAi-^1H4Jel>7j#wGqw6^Ha^
z%_W5Ule&zh=F{lEIRfqC{V@BK{+jcEZZkI=AAHcjuk!<DcIOo;VjVen=!Ki659PZ#
zlI8GH)A?+cN<Kw6M`(O|kZ-Z%df_48P1}Emd^c@BoPvil98Y|ROI#*AS9r1To5Jr4
ze=7W?@JZpHh5r;D^4+xk`f2msY{H`$9`CKf?+I@f-Y5K>(C|v*m_AP#_(vif0^SwU
zaf5P*2)kV+7YO@EUo6@1P$U0v>5UI3<cUf@frxtIO0N)N8Z&zS(lDLRXo#FwiGzhl
z2+e#6Js*TKo$ob>lZ5ky3xyRzGjAeagXCu6#lj83EyC@>okIGCu%6w*JwiS+rGB5#
z_`pLZ?H%>|g)a!r??h&5|DZPc-2R_|J9n1jBiN6|N9==K>mTwR<8k1|YYA?LBhW_(
zPtnabM(DuhD}jP>9#?M6$7>O{xhtq)P~dbh<CJMP;XSGIL1G>T%H;^oHlpSmk|j7-
z+~(5Ggu-iYFYJxSxZ#sYw#C`wb%HB{sNrkxg)!zfm$n897iZf2IOqBOhTB})IZ$}(
zeG5KAuR_Oqsdx2WinuF-sP8U3aE&pd&82+}ve({=F?(*%9(UW>yAp9%22tPhu-BCl
zZ7%H!$X<JI#ZvaLOG$e?e_a_weQ&@XUlF>^rR|2oYcFd+>bP}5nrq))#94;pf!hUe
zn);O+6p)$5aG%iSn~%Y=0y?+3e2+rGxZCz2AIFf}STDDS5xni|Iv};bd|>U`_dMbl
z%Z&iDz1z;7tBdIA2H%iAAIx`bKE@yY&fVthp&OFt5Yu94-y1Fy(B*^g*tnytGno1N
ze!gR)MvWO`oyXqackG_orouGeF)#P(H+HWt?dI#UadOSZ(zP`kN;6jFZ+tAP>&7;J
zkG9N#eJ6F>_>iyrrk)!vDqS?SpzY++zBT@h3u-bpZmkJye5@w8v2Sf?<E+x|HDUan
zRg;Ck8*4K0_t!Pq8w*BXUfOk=@3X!Kk9~G(X_qUul^$MGQIoT2LZN>P{nf&k^KYmy
z=W;7&8u_S2nQe`WCKP7aJZ(b@gC^!L3>(Zcxw6`FE_XRHFHg^rZE|F{eY<8q+LgPh
zkLq(J!>Z5b%i4OwqP(_O7v;)cc3W1`Ubd+*yKO>Yz{D~OhZcs^n(>8fy}!`q39Edl
zFfUnth{?k}bmcQIZ(rW#$t)aHTTz?2X{g%j_90VkonS0wC&rcKv^ACuRqtdLW+&^i
z?a3_6Rb9E*4_8-iTAQ=lz_h0Q$>~r&tn%TuykvRX^Zr6xM{e8Iwa?aulgF`rzvkK_
zwC#swxoxkOxg(k9>DN3{dmfIh?UxYt!?o4+hriI~$!<&aYi_cwu3s}<zhX4F@|oIK
zn<uAj(30{cnHxLn*Bm=mwvH-Czm~gx&1*~bt7~g&45a$ijRBkIgZ67~vaKEZb;<rE
z;f?P6=(JzUF<#4Ezw$V{@o$fF?m_$2=JEDx$MO39{TeD9xU^zv=BC_@-O@&E4#t)}
zn}?baoAb@1Dk5!-74Gcfx!_vsj^e?3*5yf!*hsRx8}aWyV#94$FWtX1JK3|gZ5(yp
zndnCq=+_F@ui*|ePq@vUTbzB|c+1jwv&S-wkz>!TESx`XPi-EK56uH@kz{!{UTvPt
zgUmHqu<g#5)VXPUD7(#HbjIZErO!^CG-lG+GfFY*?)%*HQ%ZYm-CSBRbxUc%wr*Q}
zN1VB@&^M*DyU}ecJ+XAKZ&=Mz%*X@MX5`FvGxE4axtNg$BxmFa2b__^$r(8l{p9xC
z?wy^@GTR2|d=C~*NY0}%Gfvo}ZjMZyANB}iMm{QQ>@_FudT@4Wcx&H9Sz8w@%G|nj
zQTEoy7IiJ!Ub=s3{x<(H`J1|IZ8Q6Q&2!P+6K`!Ry}b0w(rZdz{b|o_YyPkoH&^zz
zJ?MWLKZ$t@a7FMH&yTT-f}9cLm3S!~9*Rqtz+t$qgnRT9B*Q)WTa+?Ft+=v)d-OzP
zfP3`KkOJ2;<<ve)nJ<{RfKpcIN2mkt(K)C%<sLm5Spt)g0{7@~jQ;@D!96<8qFKQ&
z&{_rlz&-jWP=$iG<8Rn7C<dxfBiy6sv)CO>Y%=jolF8CN`h4gNMK?b;%jP#naF3?D
zdNxVF;T}!BFNb?mh*&Q3%RPE3<Om&v;U2vPYPje`euaj^J^Cdhf}(p6ja(C8(EvYe
zf_wD$kw%JcQplo%xMWKg#skkF9q!TWkgmKjq<i#!Bt-aS7Tlv5M;)T*UV|KP0*Z{m
zj=(+IidhlzmBT&Sig^*^G&-uE6&*$Qi^dQsy3au@rxAbnF`C&o)O{)}(mncOR2$*S
zHE@r%27HkxkPq(BRt!dNrg)6RtjNEZd7{L;2v<vid$cN#yh8Cfi3JgUM+f(4o7y|_
zWtN>Ju`t4~mf;?4Q)9mFJ$*P%bdP?Vtr~!%3ioKn+3RPs4`yUjG!)&ZGWqjn#|%aH
z4$7xVhD&PBLe$Og)XXk}qI)H3Gw#vja13mJpV^&pTBqLy+@oz%f{}aC61YbnYf`f!
zY#7|5*;%6Krs14Zkj$VOLP4@0gQELUG?nhr{Hi;0FaE$i+I-=SisrMKD_uo6JX2u1
zD_v0O9{o1jD2i?s5Jk5dCW>w=WkopR;T}C5kWrKu39&zKmYAgIHtXXRb&Z_L%(rIR
zvb`g}qWE*uOQh&-pm^6|m!o+Zpy+O-sb3s+rxA-Sk@mfjKN@jJWE%JBzU&~LT4WR@
zDY|V%Ns4Z}14)W*Tkpikv+RI}y5*R%lOlB#AMV!Ih)IfWYieqwln4DWwRuK_k3!%c
zeHYrAQ8Y8cm2%)7Z5G%AMfV(L-k&!U$DI`2)!d`!@_7c6qMJO<py;;EAVoK0EZWoj
z;b`f3CjU^6<3j%LE==lm6iQn6X!cH&GZNjSnGZuJ%5Mzm9&NrYhsWN{Ob11`m9s2W
zGAO#OoEQBXcLEgMwtUwpIS1$-{UhA8WfT=eTiH;!N89w0XdlXOkG{{OkBO2)fbP*Y
zeSDNF9?(7dNs~S?`d#b<-J|VPGAYUlp6<~$|J3MjDZ@S5rcaCRqdmAsKWoa*hz`R(
z(>>bepBcTJGTfutIi%=5oHE>_+f4rXQJz<HkLIalD7pvIAl##Qju?vWY%1U${RT=H
zif;N!(mi?{j=G`f{yA-cqT8QCg`w!?sbCKh>3}^4$%t$m4$@MzDHKc~LxKN6XgEMU
zS*dcz^Inr_4Ky6KsZ1#U7bKb4pQF&6%$Po=Am<TIM(a*ww}GOY9}e_>8arUzqgNnD
z)Xd#*kEXy8QODhbdo(Mf59iU`f4E0$M4(3QcqmBoy*Voz_voL|)NV9|?$H!z>M<6D
zd$g6q(T8Xn?$M_i)1c^P<UwRsvn@q;Pjqy&iKgHleZI-+i@wLAaF4dfF&G`d9fEr_
zGn1k_%ydw6n{Spu(R~%GhI{lHQ+`^M>p{{z`Ya>QjE)4-J$kKa>ip=RX%Ftv_Jpg6
z<}yFrqpjQ+En<GSM_YMSbRz2mMfV^xDnQXamKoq4eUwpvqWf;<fP3^BBp8bB<;($!
zZkjL@-Tcm&?$K5OitcS}1Sq<#0u<eEG6&qFtpXI?{6>rJ(N+P9?h`ro;2v#j!BtL9
zCCsx`rcXi9O__}{GAOz!pXg*q(cK7zrN;+FHwAO}*avWrUSniXbaPUqU`&Ccn+Jy{
zl4MKK{Ua#)an_-GG!JgSp6m&@N3&L2|6Q&SD7t@!tZ<K}s?g7Az>IDTum=$b6*rn&
z=zoKH?jtns82umdH-}@e8_qh@0Jt$fkIZzB=FA6*?#J0VaF6E4YM|)O3Z99&`acgT
zL=RwJlAHT2WNeMSh~4wWkj3YZ87D^HVO)mI;}^}<`$(!i6nPHj7kvy46aAtuK|c26
z&tci?7rhIWr1?ej3nS+j-GzS11N_&*hJTcGj((ku!sh=eE_nySIePRs#*T$*0z%OR
zDDEF)9HA>A^I>Wc-;DW>GLF!fL2je&80H(>eJkR3A^Z%XxbdWVpMQJ-ov3?Z_g;W*
zP&4bEP(UZ@a}hlSVG#Ghf3(r@le%*e25~?9$C$F@ioce+n_2I~9`qOIVR(bOy++rU
zx+seL4PtS5iO+wm$riv-{5#ae<s+erG8ZXNW+N1rkAkWnRkuLAo~knD`i!xKC(OAB
z#bwM@L{&4y#R!AAz@7g%WB+%Me@<Nmck8%5%(oW9=S+m+%8_M0|M4c@CD4<qy|{7|
zb-kJI=3JkTJQ~PX4&7nYl}5n%fq;C}4WzCf&s%393_6dyI>~hL<6V5dhY$v#OQGw_
zZXetgBM<@O__ru_$m9GZJk{;h161F+p_Bu8)JqdS9{tqY<j76s=+ncW>k&U0k8?4K
z5B#7W=O8)H!Y+6{(+7$8+^fT|z_ejPN9J*iF{GVaOysl>@SVE`r)~N+7$W@83Cz=(
z^Ep3mg7Z1yXcL`Ja3v1pd(PJw@H{8j5~sNm0pEsOTcJ+dILX4(oZzg^PPiQO&h-ZZ
zod;wj11$HBp#b4*6Q57un;Q^22NR6EXoai<BQIGYFTu!VD2i-d6O3%JLP3I&$>?IF
z^iD7`)e40PM);*BQep{4UbRATf|0G51d%c%!N_(i3`;P=?@o|Xl3-+-6~-hOF$;nD
zTE-_BdDEs$Ofd2c=8B-NWv?&67_Tew#Q-4>2hH!BPvCc00pIdqf{{H|$VxDBGlJhY
zmy4OaYV<e&jIgIs82fHEw3-|G@t~W{g$`#oANVk{*Ue#OgfFIYdCbGBe1$DwU8iCP
zLd2s45jj=)=<PIhR)Q)nC6%VmOHjpI_B3_Z1XcV}H%(oTpo;5?q^Wx+sN$#XY3jlR
zRo!u<($uj8RlVA)ixX7w>*=)ILlRWo(Ox|)K^5uC(sGw1sN&6NntDuvDt;TErXHW5
zs&9Ms!~|6wA8ENKnIZEM)VcU%1c!h}Vqk)b*ATi$IU}qDDmk*4yV>RD(BWt~z`2Xp
zX(HR7)fds{%$Qn`8eR*aY_}Cc?vH@^flz0nrxWT;bT+{nIz46RbSOXY)`py$5iqwA
zfcQU`5H!)5gliG7M>|>>*=_ZN`8fX2?`&mcAp)!rf;e_2KO<QP&=W|rWAZby$La}Z
z;^>+DjBtr5<R|dsQ0RBHGLnw~J>gChoy$+D2b*r3N#GM7u-J1iKIq0XY!?FT5_k%s
zzU{4y^tJm*;K>60?p8+bwt50j3)4PEn(Y1)cmhCwZ7U=F?S2wC)J=Xy_#g=N5;&-h
zeMVN<{U>nvLcgb#5&R}HKY_!}<S)T4lT-kD0_QL2ukG-w!Ty+pFc|@ZiNH~mfh7;z
zXv*+4*Ks&;CW5|>$T0<b>ynco6QJ*~O@*cu0k#RU9rW04^w@6n*k13o-Ppk}6w?r<
zBfvI6wzE98TRgT~Jhm_L+HOJF4%-Z9K92y~1li8>*k0way~<;|&1-vA2g6XzM3{vD
z+XUI}>al%}$M!iM+nc?%`CELDjmi8`#=s~1-9%>->@PD010(zm#(7QPk1lc(_$v!7
zfj_Iz66TudEQ0-Qg$+h_nF06({%Wp6zz-{G`M}#6<UAh%7cYcY5HPfMwK8H`J&Uj%
zjfH+oD<j`VKz_nBG#C2qt&H%qXy^(2^xWiU<Q=1*Mc9FTGWi*~+U(~n!VK()$<K)0
z)7b<*UNZR^@tZxJMR>%XYCBuIW0(2p4fPUqs_i=9sfPVH=r#|jyqdt!An?#<;4kqy
z1k=8|5xEzEQv?7={f<^r*ex*qGLxXGd1ou>p2BATXA(3u?`XXa!VOkW(A2!Mbpbl#
zOw%tj37VRBw1%<&IqU<FK?3$5px&LWjND}P1kT79I%fjPO>`z<5_-n8o{zN`BESkk
z6Ui3Oz~;_+H(a}V{-shDB6=nQ`ih{w3KH)|Fnz*H)QRYfUcL<%VW<v$BXel~4Vz6Y
zG_?OfbD_!?Acaad1KMRlpP~qI@uHOuK7E`Ol(kl{`!)-&UMHcql39`!C9Uu>_GNFD
zj#hX*yA|OeR(N5{+x`Q$c$b>P9JkrtCtQY}HvPfKRs{4uLA}4j+xxKp?{DQOQi*_L
zLC~?tB3_Ary0^FTSiFvax(P9KJM=qSd9$zs0eZr%Ci(^TIUfu`OQ=IY?rU4w(QjEj
zp*K1d`dzK;-JJ-?PvEm^lb>BmUIXX}^(H!(z4)Hh5=iQT+*?|&K;%l>Z-jE&Z`)hX
zMr5_^H-h?YySLx6uusV?11DYTUs7!r(P5{cp9t&{)VtI44f`Q^RPBM(Alt5^${a(m
z)5%<0OoDRlRxbA3!`@uBxN^A>!hT$XPCBqH&g&fc?A2lDpk%HC+F~C+=FN4$cCpXb
zp;HfRYmaK=w92a(952ER_6Y23WrR~J^aLG&oyjAB9(CP}UP3ne!^&O`<4fz=qX#7z
zx2De^@Q%+Ujq97BIbNN+tjL+R#UKqtKrMtvkrl`7rdCE+7IVKdVf4sjHeRQrqp@M<
zwXq)W=9M?&p<BQ=0Ywgd)!k6n9K%O7v8rX|Rh5-hl?%t4?{$ZNX$-!tUDD9B5Z}Bm
z#MinDk!g5+Lw(h!^Q-QU`GaoHC){KGVSk%hyC}Oyk5EC_Zx=E$k?in*9@s*CsqGr*
z6^o4sT;z{U4|NH=xtf}P`pnu!e_lN?l-)Cwhflt<!^aY1hz#gFQWT2VJV$mODG7Bm
z_C^<kx*+q!P}gBtEOSVxE3~;VZm}d3h1_jAR3|e!BGhdJ;>U%0C>s!KBw;zFUQ8^W
z80tSi)McW{-d;1KN6!OUpJ+`U$o!G2ro?N#XP|j{s0g*p4@7LcJQcN1?4(ZZMu$4N
zD+506N>QiT(GLCCerHZTSU3Eed-{o1ipoFoL)zIe`lJr&M=*>+J$X(QO~g<~kDZ(@
zp2G8YdJJ>L+pA;Kr)##z4hJH!KsFXRGw0`Z?M}Fn2R@yT_nywEYLs`Nb#gYJlHQ#5
zt>d)NB~Z(WD$s9)vCp}S(?&K9zD0X}Q|4@w9X`HiPeX7K37kDK6dD`yA4em%udc?G
zoZpXc$`|vC`gEd&bZ&&SPuk7*%H9wEli#?TZ`hM84&qI)pMATJ*Bwhi8vntRqZiI?
z#>d+WE9%O?Em1OZVRb{(($Nd2oHF~Q+3}++E}S}h=E9jx4NIyjTACMrZpxGtkAeHb
z+|VaD9tV*m{MWN$q&`U(r9$dkdnSp`!hVf!xd_bP)VJsD*Df<(+k+E<pS|PDb9~m{
zOfHtC9u|%CBbvtR5Et_RKbQBAFNmVRjUq7zfLehR3G?emf^{OrlhSx9*(ca~l6RPh
zWj#o-6*wvb5~hGQMQjT1^C7aKk8s2R{B#~%4C#z3Y2*kVDgu5J&mpZ(`P<QqSkefv
zT_l+}NTdOl1JYw8IRW%Fe~MY+Km2gtUR{y&gG34GTp#I#CyrL4+_0Ram?$i{g5ykZ
z$Hp?2w4<i6gdZtx2%9-ceBe%BL&<{UX88=t$;~m_kl{EoizL&AX`y4`5Tysk0ZDNz
zg@^4_v5Ro#Xq??t@&2EhW4dxoA*Kq;o6(H%Oezvbyd$EM0}(->^@celIpY~hi1ySB
zqH*vr`WVg*F{UIbF;YAbjsb=p(CO-BVpMU|CZ1)>n#-0of^wyCs^Pw1za~j!k|(3a
zYx4XrtEfPK@-NP=G)4@|m0>AFyhIkuQU_EtH|eAs>EsiRF+}V%?B6O!t7Ex94nz%;
zB<wI;K5hh9l9e=$4DoJs%0gm(KS22+;+-TzhUFjO>?Ph1M_xh-5yL*>cyb&gj3oj3
zv~XSw@!TQv2D!5}%udK(<3HiE$ZQtX^7#iK8X7x$_$j_{Ugjy;{_ep7e@}lj(A(d~
z-`7tP-Smym3EUR+{q<iiP7Ii*2q{fKxAIOCKo0K~z)k*OuflWFPxYsf1B2dGZtIH3
zSSJ7}PeEWG@fal6G&{&=!FE3OE^~(Y6~A8X);v471=P0=f$N`LNbGLkL{i==d6&{}
z5Z)~PULl{1GylWFC#2sm<P%7yzb%<BGb!f~QD0xl#lm6IkCi-0I8A!`60;niywgsl
zuul3FlGg~=OW!8kA^la7`4W|OZj{WIij?;WAC;aid(^)yd|mo?g?!@A^sd6*M6`3D
z<YB@w(oYofnJdf9lFXO4l*=VINj^uoPWnqEZxQa0ewXkD>2DR@Dg6VI9~C|${fk0A
z>t+4#N#;vq%4AsP{`8kTL|7vI(UPYMXGlLs$Tu9cQzLAY{%pzXgcnJ_S;%M1EcZRh
zd|6HTX32bcOZj2p6VksR`BmXt(sQcde(=o-%M}O<r5`MrUqUc_y!4ZVe6~&fe97h|
zIpiA2tCYT0c%k&0C0`-DO8V=B=8X>Q+@bV)rGHrRQ^FUde?`cr>TFLC4_dijd^vCS
zOY%U;^dYC7AFeRpagwJAXG%X`$ahK1PtR#$i}b4{uNSsSzeUKW`OJT<aF6tSJ3{?E
z!hO>B!hA=4ArbAO8v*5El8=@=RX9WXSwg<sV*YAjz4R?YzC~dAdSRRNTP5!lUMoGo
z_n)lqIG*L<M_DR7ML0)zhH#OPFQA#9j?_fHO(t?aCSEGsCj73DZz-9+S9rJZ*TScS
zoPU{*KQ6?<LbF~M<P#;ICN%4CLH{Mm=L#<rUM=K&Nqct*{~_c&NPSOXv2e7IFHM+!
znsAY@LAYAT`HlIu3$GF0BD_!dvXCEiF+aa-Ao6_`@o?chVTG_sxL$a>@BtxTAhP^B
zLe3YI`v`{!#|fK-JnxxrhwysgZNgs)pAh~@I0)wh%klgqP8H4(Rtk9@GJTzJvv8+y
zkMK_6!@}o;uM2}1=(JNHEEbLt@_b|ZTp`ad$}5FDpD2G8FH(r(g{8uI!fN4Hgd2q4
z68=E=gz#nIyTUxY?xX!e;V|Ju;SAwIVV&?C;l;u$gx3rA3Lg~i7yeBcgda8Qohe)-
z+$P*5yj$2k$L1d({IKggeo&5}r&NzwzY)juCCb28h-i}^{@qD#AjmnCu|GYfH{3wb
z_m_UC^oAP<`ccv!E4|?cg8nqgbA=0(uS#;QuwMGJB%do>EB(ciHwZ72{#%m2BmAE9
zKa%_t;XT6pg^vrL7QP~UP3X^4e+UbNy@iJn(LX~Z4-<}*exl?_!kNN3!b)L{aFy^J
z;YGqW;n#_%Z-?Za!tYAINAgWV%;4tuV!AL0wL#uH@VNIDnirvvizN>c^0Nx&J3%;2
zI73(|tP%3-L*{oJOnj$HdA0B|A@38Y|CaDO!fS=Qg?9=6SGZ5e`v#Wp#orGg?+1tj
zgoA`5grkJV2#*)?{($9X2<Hk<7nTdFg$=@H;W<LyH_*-n!i$BM3AYOA5ygDw_YlbY
z2+DheZavDMNxoP3fbh4%$A!-c=_ErtuL<82{!_>`hnSuv%oCd5Tj={p=6whA4Hga;
zjuaj(<mwg7$4_F2{2-XPUU-pklkgit-fuA9PT`M)KM~$9+$Vfi=+>(=zt<?w`wZGK
z>oNm-^7j_V`wQYQ;qk&LLi2l$^aYZa3BM%d{RGRK-*@0P$^15y`Wu8d3jbI5OW`xZ
z=Y)S3n(G0S&*$$pu)C0-oKqeuJX(01aJG=2%`+eG7l`yXCGztl;`zc$gd2rs-DsqL
zQ}T_%n}uAmhvn}Q-Y?uI{H>6mk1^kVA@3(B^Rp(R;Sm59OQy#T^+yUv3y&7^K7#3=
z6P_%bC7dUW3%Mi=^DhzB3s(yNN4QqVPmh@YQsE}yR^b)GtA*DHZxG%n<SHSw^K;?7
z!Uu%E5&lm2jL=*+A<j>{SiYZ-p3jtdzd}4xI9ka27V3`^eolC@koPZ4pC>fyXhW`$
zyhO<R8Rj$BT|h3AM|rLAJmICnO+wz^Fy9rztA*DH>E^@q8-=$Ee=g+5xlDgR_*>!Q
z!u`S*g#6x(`7?$2!tO%zIXTk%OCBub*N!YVN;p<%)(eMzie$51IOGb+ON8}8^QAA+
z&z5YyfrWgY<V%Dbh1-M)A-}|9J8l==ExcFwYvCipr-b{3F9}}}{$2QvFv{yn*zYGC
zC>$&tAsi(<T6mnWR5)EYTlfVbzY(PUmBQ7+wZaR9mk2KtZWUfByh>=UlVR_NlKH(M
z?LR4ePWYnmFG6$ujC}7(Ch-}|WeRhJ-G#k`hY1G=hX{uWM+?UZCkdwtPZpjk<hPKl
z_dMan!VSW$!YhQ|5q?*AgYZV-PlZ1d-Ya}S_#5Hxg!_dr2>&entMF~%d%}>e-?N40
zegf_9CHXL+xxaw^2+1RaM+qkgx$Fz~zf^dN@H8R63uXF7p;<Q`@;4=aNBCXg4Z<6R
zKNbE=$nSe;?*ZX&goeu$`u&pK{mP#u|5f<5@I9g7G)1{=UcUpo3wsF<6Alojtxu2q
zM@c_HI9XUKJVj{kXOMrs<b^`ReG2_z$&Es@UOn{xBiXE55813&54=cveq+ma-zL0E
z_`kvjg})I#CEPE3Pnf~$f7mG&n)?&TpObvDaEY*9c(HJUaJSIhSD^eOk{=WPUiiH5
z72#{be+d664CCH~?aC4I`(et{g{KMU3cn~U6D|?f3zrMe60Q}VC%jm=LAXV@UHEO`
z)xzDvJ;Garw+rtPl0%d2en|LR;WNVLgnttLMfj%hZJ|Hk+6f8sh24dHgog<S3y%<v
z6dol!PB>Y}Z?W0VCgEAabA{&#FBD!Y+%5dI@Dbr#!gq!J@l7}F4-`%nP7^K>)(hK&
zn}yqi3E?i`wZb0?e=OW9yi>^U%31%@!aoWBB79T$wlItvU*^vd@*8x@M+ip>j}jgy
zoGd&^c#060F$Y~2ewyx63YZUl=I*yY{JQY(^J?zDobI<D`U$tJaP+p@7@-4nr`ZPJ
zFZ1E{%53fPF^${d2)Lwp-+U#=)4pE5Q+1oGcNi4->Ge%g!j^G(cZc!AuY_?+WCH6W
zU#e>ZqP`)xp1Tuspxay;Kl$|9+cgp2f1zI5WA(I2d$kCz45Gf5K^4GzcelB;|AE5A
zndXO~Gci`(=F(O|;jMSl6rXPq&Jos2y{q>^#9bLgeeuCQUyKoLF6}(XUVA%c+4s}5
zho7XRy>BA!${^}%g*{L6l4+MC&1-MB#~!B6q`m7A_u9J@_O_s}-R9D+fx>HVFYK{j
z**@%c(%vnIvkb=rx5GzRE+Q-0G^XE;;LX?dr~`BTKBRoE{CecWAx>`WXKuej@V4(B
z&;H_2C)@W7;u!Od0JGf*dmNK)bNfs53=iL{$TtbfDD-%(W$dxvS*JUP5cQQ{JXbTK
z&DmoaZ@x#-zE@o)pv!mU$fK}aS897duHOk`$BwbN-=FLE(E+BykUiIj;47@&zRuQ(
zKZDmnCcD;&-;dVM^)%Q;L4?S6Qh`BGq}GWi6&8pP`K=d-5C@|yh!EdlzOTb-YMuB@
zreuY7A*I7Q@qBa@;8L}2o%k~`Po&m~=i<nLTKq|0C!Wjb`U5ARVz*BGS<tw3;`x}W
z<2vztIpx-g=hva{zfL?^13l}+Ur*7qPCVZxyLIBPqQMU9#PdC_T_^r7#N0aZKSti<
zI`P|?(Ahfid=BJUCw>PCde(`Lq1XQ1b>g3biR3!*hOTfz_E|ir;OZm)k7u2DK1}tj
z6Th3aO;qN*2p`FL)`{m6KhHYxgP1wBPW(=0o}{uM-(#w0o%knFQ)-=fJ{&#BI`Kbd
zD?RJP=Q8_gIkg;iMR4HA;lt_Ypv+x^{Q?o<2vnY0C*JgTYMuCZ*s|0*@oh9#mOU1G
z1CFo=8}@Ik6Mr3yCD)0+hh<lEqYDN*m%nNq*NNu~%MY<me2~pdtrOpeo&Q1CiT@MZ
z^>fopBtoRiif5hpYiKI9PW)na_Pr7FJgR6&<N_YJ54leK9jy1EZst)|(WFQjO?A3X
z{1CS4u}nKMXGA7Z>~x*@Rcv!=o%rAIkUp1xEb1c>;%cUTsCD8eW9L2V#DAH6;aMlX
z2OH&CC;snNPOcMwy_J*e#Pb{TgRK+ao%TKJ#QP|F)`=g>@*qOAoiaX}#dHuMK7wDT
zjG~FrGq|H5LNqTuiY7(*^`v*5cs`u;t`i@pJ<mGvhUpYUh}Qnh=y;a*tP_6`^Ly5b
z=XsU3PW%Kmz`IWT7g(cro%p|T40zXxrvuohe4Y4PxSJqCT!X#q%?Ht`b>huj;#nvD
zGwcA*I`KbZ(GRvx{7F2RAVR#EPc*^*b{S>QI`Mlcf3S7pd$89%>%?Elq98*2f;l0A
z(a*D$o^|5SW_}PM{?()xM{nnG_pB37=P2(w@pSU>t`q-9rhC?j|0dHt>%`YG-Lp>o
zDNF|uVt<TVP}%yUli48eI`LeBDQ%tjv)LpNA@ZCyM2K`aOj{?OcaZ<)I`JFWu8(M)
z_{X^mAVRD)=b|rqH{}nvPCRFw<T~+-*;gOSI`PX`ZEBtPKT-6q6Ms5-3w(%t!`c5a
zB(_^8{ynH#V||h8i+vdf#~=GFG$2?cucL<#aV65Sukd$25>F!S67g6Z{+9gQ+aX79
zMXzQ5G_^SVS5as7ZTY>phCGQyzYbg3w>ue&!=J|jd-Fr<kYRxTbkyEqarl#QiA(;&
z$t8>pX8RC|SXKMQ;b|U=!?U)Fk>{(-$0lHLc<Szld^bWdpHlG2X1m4VxeHhvo*!hB
zW(3lq#o=*N_TNg?cW7~V40Eh5|H&;5e*w<tfR9APhiC-;i)jQrtHO^RGopeIK@P17
zZ<crVeaNq2Q=bGTKN#b;asTz-zb3yYPJQNOK5!j7#(a#J{@HT74>#Q>rm4PRm!y5j
z_UT+7{s14krkycdC%VbA%=iEG1>_I9D17Ig<vtc2J0|(rDTl<rv2y%}_=Y#_Kw)Z2
zeiGaH;`4_Vl|QtoJU$wJzeVNENcvBflD9+g6I=kE4?O=H*MBcYyHgu(<UHG_@!MCv
zyTv7yd1uaVTc>&2%Xe1?`p&-nymjD(-_vp>SA3^UeoKbiTs#oK<1iv#HuBvUv8S*P
zk$1^NWEv*@Na69qQsF7WIl|M0i-q;V<-)HB*9$ibuM}P_{E6^(;eEp23jZwphwwA#
zOzwyAi3c7hdAe|saEWk*@GHU{!s~^koTfeFa}NBM<b2-OKt4=3OvsfWsGlz6Qw_>B
z!j-~9>%H54Ifc)e&_7=k@<A5mbA=ZRzbX8_@TbCG3ZE4IS@=)kq4nNve|}omd%qM9
z+IYMZ!s~^5g~n$R>5ovxF?~$<6cLYWjgKVo4avq=68VjfB=p8d5}1#<jP<y0yNr({
z^aG`L-*%0p4E<Ol>YJl<;{%EE+^FX-3(?G<K+da_2Mdo7n)woXxF(o%`b99`Bq14g
zDK8XO2+h0+eS_p?;l;uY!Y#t>!kxlh!rj6>!uy5$gk~N^J&#M?FML60ekU?h`v<jY
zuiO7QoX=36PgVcF_<p7TjQy8;e!<5b{e+*8PlfLn{q)@Cu9WyYkKu2|C)3vS#R~u+
zeTbNcf$|v$+z+?SKqQWH#ceL_3s89Nt%tqw7%#NPvE}S>yt^`p`mTYk1FiFZR=a#Z
z!#T;{ez!Rryw32}yZ1BJmxuLI@9O3Chbx1q?`HTf#u(A&($+!t+S?sFu<zG4<a1?c
z;xX9c+~78s_6;b!_V&h7_BhSB_I)35R|ZkvOR&e49o^>Az6*ud-o9AsxOsiQcs<23
zB?#PBcC(bWR<dbKzZ1cmZzKlG3YSS~On*>um$VD{IELKD{owXX1aJEujivV2>-)uT
z^YL=05n#55+u38C+=!lTz{LK+)_E_%_&e2Duz#FAbVHi&*NZXB0`IcAeDM7mGa=>r
z6?;G5uTi5%jT~$8zrXL-J@ZU$X}(|Hb>6q_&fn0@*8}UkciXrYYrSWz>b|jWcEQGd
z{%Bhltn=Oz>%8~c)W@vz-n(sf>B5?RHNH*$&9h6NsM%JNu_=Jq!rFed!A&9RYPVti
z?@a2J^jng(DSLCbtvzbyU?t()&6{c-uF2aJ**wIo%v*r<-?3oft6zIJf9nRUM%-4q
zt@Py5{x$KMQNCkH<!{#C&e@u~jjO5WwB>G~K4VM3=<~Klj6R43O_(RV#jX)Q(Dzv%
z^Hb0K!7U-1zb&$1N@>pJxm)`zTCnKk(kp77POHaTj`p&)*p-Q0J?-nyfNy5b7Q3D~
z(^%fMp?#av+pvAnlc>LcZM?R#{iLn-^}GFX`_KAgzM;u|{WtrdY(W|Np!VssHhheI
zQ1&G1@4qCz<P+?J@&)DSgC$R=wc%szgYqX)fB&WNrJrCQR4k}KA1r-3tqmVzA5=Vv
z`uo?#>psCgs9aEqKB#*-tqmVzA5=bx`ui`7FZ%@hplU%C`e519X>Irz`=IJc)Zf28
zUjGU9LG^-a^g;d8X>Irz`=I(s)Zf1$-tY<b!Qusr(FYArr?uhZ=z}o6C15@7caMF*
z-|;;2yS;t!lZ*XDXH4E+`s~y%kKSJT`>D@NJ);!Y5BvW0_vhcq-xl4vxwK+x{-)mB
zdT#X{QMxaGYd7EJrM<RoFD;+CsdNTDmD~Hv1NCZtTbBb~Rqz)*e`}ZIRYhmN=xjCf
z9jMjR=iT|m6Myz#x2-wba<}(bG-pxXw#fEPiymIobyT;F-M9IV>AtDQ*8GijKW4qt
zZ}-Go+e$Aly|VP0(pP`lXWN!PROGqq(V%}aE*A5?hHE+AM7Q7Ig*6^GK5)qo00RHO
z1u|UnryyH~KkIzl8Nnsr5FKP>lK%@X`IjL};Ok5|wa-%K3uca`loh%PSITh7=Q5|k
zV2E!_kv17w0xOULm;7;z7a$of`EeG_3eveLFb99&lFyrgP>_#S!>eG?A2=R0!X<w`
zi;-OfF8PdS(v_Yr`R7B(3ZmXTBxWx`C2+}q63Xn|un3oY>g{UOg@~DDdIP?^tkAc!
zr$UY#j;6pRe+@Fxt2#sj-wVBD#Go(Gi$<;quxOx+Y1jAT{ZD={6eO1+I*62dT^J8M
zh!|Y**&$tzhJr5n`+<>HPzPM{8Al!6K$o03DszpkBErv@;F52}tcdY!A5~z*yvU_2
zI;x))yLOAO@@0<BHLN2=1?VX9pyV{-&szv)-%vLl<>->no3aR*Ju)X`TLZqxQ527s
z7>w{)F<kOp<wtQ3CQ8hU9FLucOTH?PkmL?7`Bp55WU%b<5_?B}LvfPC!pHz-K0#v4
z*PT!CjZ6OH$QOBsJAHBv<LvcC6lY{pqyuMUC=NPY^0{M>Ga|;L^fbwI$zO;RE{|?@
z87}#)sLi<Ka}jmh-)DAboYv{P50`w~?qFm%%EBf8Sd*F+VZ-2(&&~=It@oo-X*lN;
zBr~XnP;fSc9{#Rms-R0g7ov{bf<JJ{XPgy{VzXDeiePC9Y<J~zb-LugjW%|RH~KPf
z?5+ac;!VEHA7`pz-Qp{KnKwzwikMOUlkDj*kx`Tvc@uTOCEtqq-QwldzRX*?&4o6j
zsB47xkD0fsZ0`tZci@uGUZP9>ubFz+VVCpdEs8}J^3eR^use-d9Jz|EzBj_9-!tHn
zZ`|AO%jP2Q8AZdof&bQ*`G6`afruUWm3Ck}MC`#n)jKirQ<{3HTaGC^DN;)D;ckXZ
zqG(FDcpXgrR;H##2J)akrm{04d(cgA$-m3&@65>e*vO~48={k<Igt`(-k&$q?9u$l
z|8kF>%jX$Pm;5GH^t=XJrIx*C(bO{aJ<mkmo@-DJ$Axq$U6|gh3rbp-eD+S1GZJ0$
znGZ)a+7^HemwdbOd@y<#j6g21a#oZ)gpm7NIWPJ&ccRv=g^uGAC7);Jl8h{_NS;wt
z5Ivpw;gWCdmqfV?HC^)WGwEZZUuAu8$+zj_qwi9NOFkDRr%Qew?ZGAAP9>9~e3wI)
ze4Br2G{XEVUHY`>&nUws|5;OhhIR3WOTNuNGuq1f;gZkJ$tao=4N!(lK9^L_D4HMT
zc}16eo=SnDdorT)X%H^?JVydW_h&@O^h1|?E{`54dLk4hRU}>V$6*izik=BY6SQ%C
zMvgy+ikCy^f1U~jem3GZbcp958IgKqT8cJ>f(c|Oz^%Uh9?+AODtA0de`4)%*rqa}
z{9lliGX;4$3eCxk>4WkSPDbmlU^l`g|9tFB@1I}?j7vUAN}^`&hD*L-EWwDF#@&NU
z{u-E|3vnZg&?R3Z0yT2SLqVGFP1?l#%;Wu8KclG&(G<GmQ{dpbk452<Z{={5FOukz
zf0{9!=gVP)%h#*feQ=^>WcEZyN6D*6m;CchR$uf{7KKZ`J&wVs@o$GqJ~QLHqbT`<
z=#tN$iHxG+=r>q3T=LhL^3$Tm1^@hvVP_e6W^^QwF8OOsQ|CvEm>(|r_Jpg6ashj~
z<XgEhTEzTt$+z;VXm6&&C4Z0^6>!NP%M5VIKguZ9`=dLU;}Y9~K+z6=^ik%3OFm5)
zm;94hXPZ-8>yN(9qqM;(_V}ZJV2+JWajQStor+CPaVM(fe#0ey4UA*B`h7W-Fwa(*
zKJ8;=Hp<AERzA_mQD2`|GcV7`Y=k1p_osBpr@+IvhsOXe`D={4%9q1goq{oSm@kJ1
zhbNNczOQDk&ItSnihi7R=#tNa+wZSzBV6)XtF8YoSE#oyybW3Xp&(U-eog~sbYp-$
zh<GT-iJ;K`2KC%WXx=gUKjLo=$6z;{b*2GuohN%3UGh2e`Td9em=(h%|1(C+2nLTt
zdVf+ch5URNo3%D0T#n+OA**d`?048bA3qWF`D5QfP8bX$!Q+ch_9*(|4@I61zWAF_
zgueKfAklOm%z1tBNs*N1i(ie5&KJK6ec=cAD^Q>Rf-v?Ot7~Epx%n62I+qUl7nU$a
z=DZ0AMf@7W|25-iUkRCOAr>`rPcJgMEs!@-$93HN7k4K!-Y*b-j!@iqQoYaLRzN5H
zUa0Iv=mz})?e}jmx>bmN9$^sajr|*qt`cU*GCYX;;ooF*KY{#1>i)>Gn|pkT_Rs{L
zjm709KL6K^ir-Ov8=<&-Bveu6dJW=>Ml}kmepH=^gLw=>aT#-chAMt>O{S#cGUh6x
z>Q4}VPZicn@cAz@_Q&Jx$QXp;N~peJRQn(<GAfk(hN<#=bY35XLF5qjZ!sNG)eWz~
z5eA_HpzF&{+6{RZ0*>(gsPND?2`Bv*f0J<8<UBu`k4v#Y*3r4g<W9&vsYgcm$CEMi
zilEDHrz;-QG2bBQ+ULWt;QYXFu0f0|#!2Jp!|Ni(i-|mm1HN<l^;P;d7$Vj*Brs19
zYZcB+q-UW7w;^OZjc_yq78%^t%7`m-+5yV&eH#`mBrq$AyAmjVYb#V~8)rhSV@PmT
zXD6*<3D$#e+<QOwj)8BaIq#TeGD2;@cUD${ku_H6nqY(<<RYbaf)U*DP>3ZM$-<li
zVMv0J^;RfJFp`I91u5ebjPT>ipzo}`z64{u$%J%|FTq%wmG=1(jFD3qX^;96jBU2k
zGrk04y)l&_?L}XLG0r!TUiBpyE5!T(=`CM^u{*4^#-Df$vDXmHUNXXfrEdwZ8~yUE
z1S9o0u+Xmq>@?#5z0Zgp6gZOXA#T`f16V$^^9{Y6VS4z$$5;J+YbzsfBG|R;QA@b+
zEZ@KcRcE8)yKoGIp)n~%SqUoN?wHUuLFH;RtzC)U2`b;~m=H@)xfTbiU5OzHDl>4H
z+9i}Es64M@!uSN0VH~`6B_<`Pys%@!v;>toIHc`L%uG;uNymiw2`ck(pxc#Ll%SH#
zeC-ly5>$4_k!_dIn4t2yjtQ$0RC4HaHQnxx2A%;VI4m?0I-Zmq4!sfjBH&ym3`WTC
zH3o?+i{ZDYm63}OkcYt0W%P{DIP}QwHXP7G#QP&4fw0BoS&+)Uz~%igcq0nkh7k76
z+!Q=*Q;_lgs1!}w(#psc2w~rxO~JXFf{b5fWSg0B(!`p~j9iJ}GBf@?Biqc34>ofH
zEHiQyg3HYKbw;+C89xH!$yjED_ueiu<2M-DW@dZ@hLXw5$aM%VGvhZJ*=A;(4@FF7
zMs7fGnHj&?$Tl<MV=;hCW=3vAaG4pu&B!)0<0M@)nHk}%<1**rs1+c%erBAL4Kk-D
z6?XuqB2sD&%Ir-+bUoud?EL8>YRtU4+6@9Gblg4<)l7u2&zfO;9Rk)V&mwZ#L3|NW
zCg1XyJbMxJ?Y8-lIo_N}#$~dr$7GGi<eKCJin?mr*@IY)P>JA7GA@(7JtiAHCf9pS
zHX?t!tqyV%f-}juOvXGWS9wgfc}=eJ+Peb6W^*LxZ3=#2Q;<Is({T{OJ}Z0kew^_Y
zsO)S6x08%>hk~4B!i@3UHiPj2M4m%%gYgB#`S{q$vk+h4Ij<R~>#r%yNRua#aZUs#
z@z;p((XX@g65=s)(%Tth9^z*j*`6be*CUw1jI8h^GR|4UBtC-3%O=rU;zN&O&x}FZ
z=5o)B!FUsbDa;5-N!;1SIHwqs_!uIunnY{)HN?3XgWHEQ5wA9~Z8PI55KLi4R(lc|
z=X_)m$s+K&Nwk*VM0}WME-FWyw8gGjjGv8Q3Ny0SlgKzHFO#?*k+)2uwfr{XC77IC
zo2wD8H?nOr<Es%&VMfmLBr?vK&LqBo$h#)dT7D1lF`ij&3F1wjS&nf&f-!{|xzLly
zIHyIE_!1)Yf^%)8BR%i?oLrCi3M1P#GkzX|Da;6&W?fe?UTo*fEv<}@*3~64KG7vI
zGS!pF_)eF|2!CWV%>01%r8aX(Y%h#I;=idn5L=C~2Em=SjPqm-o71)^i*a7~p%-?v
zGQ!|?l<|C=V%>ck+FIYt8j4?1{O$jSZ|J}T^<xowrl-+L7Lw0K5`#0v_$3IqE;6Rx
zz$)^_4wdAfcXcqq8F?Fe24{rv?l>`BUT=G-KN_Kv_N+z{gEPhWMuZOSq4FjKSBJMf
z??KPtj4<8{r?boJZ4dRwA#~CnUhgtEQ;c7R(4jq4l3Bsk;cXAEjTxK~#`_|;yx#Uu
zKN+Eu_V8-jTv6-7jPb1q9oj?XUIbT%w>`Y_HbF)h?~mZ}dfP*NDMBah;k7!0+cn0o
zK<LmOD(^&ab$Hvu>v{%fgz<q0F0Z#e)K5p~q&>V7U~r}wzY?KCd#Jnz!PVhy5APZn
zoDs&!EAH}o+e7{55jtrP?=u*jDaNlt=+GW2??-TTc-zB!5(a04@gt~9Kc~%kO8qQ^
zPTE6yZr;hb%M`}#1*x5F8J}UN#T~7TR3f;{jPvT$wS#fZp*uVmN=>j~H_QXLKe1O?
zb~gK)fA*L`3C3BI-**P#HH0vpo6J7GZ^BK*Mn+a^DD^jn=s*PA_7E;a6EG*<)XE6U
z;sJ;=Vf4sjHr_5_8o-8=LK~-i@8*>wXj8y93PlbvF#NYOFjRlM<O_Hy;R~6u7P#2&
z5BuA&I{CmJJwgRxKbJHgkc{-e7V1lFexPS8HX`tpKQ=uS3G7_WrOST<eJ~vO#_EZo
z%$}hfEOMS1KAjjt<mApHr!Wa+!bdVP0+AA~=+0833qldt$-e|CfoxO@At!ts8x-nN
zjc84%I~IlyMMfaL*etXjsh*GcKvOO!{FMS`fMTJy?DSBV5jIzkaA1W$6sZn%59Cyb
zB5R!)nXI9i=}?~R>>S_T4ialnabTrs#(Wq;J5z>W`+)5^qrIJEdseDF*@xPLzBR`>
z?RXvPACBik<LBV#`+w3u6Vbl|G?|#w+fE_Jhq_`in27mq*Xr1Oj7c-&WrhzAWaE@I
zv&=0zs|OxrhDw`SI;|=a4m5EB4Rjw7>IU1KN-fSXb!3J|_UswTLrQMo?1`9ohlKny
zVrWO;ALmwQWZ>2hEE|ifKy#5!#nMn8uUb{x5-)37+zj@Oik60D<ydVT%f9>KO=HH}
z_1eqo;^oV$eQAs}a51VjYlp|p3gEtYRZ~-a!$H1S_pp3?Sh^1TJLp!qM+2+MD%)|a
zd`Maz>@wCs$I|50jSbCYtf{U?cT_YqEUiUHOs-x0e}bfktST$XD}kPCUS8MYOD<Ax
zC?{$f;A0lYUN46;sbTLCD@tuW)^}glxV)(<-q?aH^;N4{s$m3+yK{(GWAL?15%{DJ
zm9plFmfB@iW)Q{W&7~*JI1yv5ve{R^eA#RcOZ0WzYTfX}VW?f@i(^6h<|-VHs%2G8
zi>vA@&hj;$%ERO+gG}TsvrD!0AaSX!uk@8wRE)H3<k)C#YH3(m(d@=_d_`H^avaje
zqs(w;D)PA0W#uWho{E|>_6E9anXwN(qImUkR??2X2<HmUpc0Ikx`v9ShVE!(MGe~0
zP~L2Mcsz9#bq&p^H{M)XTUlFQ3k`-GJ9cr|vSnp)vK=Aj=|YaUM)VHP#PTwht!}ES
zs;g~AQ7mcBPMABRp?)z?r*!j*TAU6mE6hH*U8=6FW3?4^Rb}<?C{*V7imImO+6GjQ
zy=NV!+1OXhTT;$FnO%D}O4jJawmpFo<{;x_L09=4;ZJ;JQ!U!r8O0CITc4xVX|8E#
zYKhsMYpSr;D4}OCq}UCh7%OWjg95!+j{d1@D8~fk9e+u7pyaOCR#l-jXmwd#YNRc%
zU*24W9*J|9n}bkawGu~SMGKBH_PlHr$DoJMrMzybozhT&v8ExNKAP*zfn5ok=rj+>
zRb_KSyauNP`lY#SStFovDi0Q$wbWFbHi>F{rB1=cRV~=@D)u*etC9_GW(o8FN31)_
z$s-qUwh7HGIN(d;b!BE`lykVdgKs(nWko!dMyZ9tgl@NoBYg*}>s!uh<T+_N!yRgz
ziX0^Mrb)JI%?#j+qjY0cMQwF$Ri$J9s;#eX;0aN-xOo)Lgywj~sxn{Wl!hvt&#+s?
z!@}vqOeMC9%IeG@L>f8^=Z5Kq`ekKx*a_6ZYJH!ZGUe#l5R#?MY2Zy=bwg9^gr;S&
z6PJ}&RaRD2#%4A(R8%!LH#9ZJ#t$D=GIIRzFO3<#tZYd`)6m%X5u-+oj8Qpq6e#?M
zG*#i8Xs#L>J7aN0#qjaN%h8~UnpjiSidvo;u~B2km5dwnMciQ1m%_`3GsJV#&3o<>
z@(b35z8X9)aDK)m{uA?y*Jodlbz$b$!YAan`A_&PGM81AmDl?G0}u_3ojv>%UpO!G
zlx%<ZV1d7<KN{%m@8j?5?{9DKJ+}Gi!EHg`U;pLe!~mWYc(;I_4me!^IlNl{&ka7~
zRd}8wQ2lA-#~J8pZ&$>RY$s2I%wFIzAb-xmCZG`&K2YVv<K|GrD=~wn1fFaMo4c+;
z9b7B@IwCw^_%@mH-I5=X{FLNZB=gxd^U<@7<pxV0A^AAT(<LvETrQdKq*$KMu8EgP
z&ll8`uakV6<a;GQCYdgatoJp^e0I%p<oc!l2+4d(M0v7gdfZVyQ*yOrzR6;FKD#Dv
zm7edwDc>OZ4#^KleoFESlHZifXV)y(pNRTKNFFP>RPrpzd>O|4{Pu+T`TmPCpIsBL
zke;vEDc>mhZppuvykGK5lHZohXV)w@kO=#uBp)q#y5xD1t0mV<=36tC=d)|#mD2M~
zKINMw-z)hM$uCHLMe=)+`RtnI1{2Yqv67FI{CUX>BrlQNB$@BpSf0<WiC0NaX93E$
zNq#``W0GHz{F>y9u+7hB*DQAg5$!oz@?^=gB%djnuj`n9g=D^=qs(X5#P3N@e+0^R
zNdC3trzF23`Ax}TJZENpKD#E4Afi3TNiLN<Pjb0rzT{(mu7%0`e6L5D&#sBrNl%vt
z%6ChCMDl*guStGeat@xgGC!YP6GstYf3oE1k{3v>mdsa!%+EC`nV)Y1DPJMvnv>LX
z%}DBlnCB?d%Yt&DWWFe*JVx?V$#aAYrAPPSD=_<eMm`)A@e%o9j^W24=2|CIFYniA
zrH>bu3QrNv5t0{#b`}Zih0BHK2rm>~DkN_P%Y9eKd6x2C;oZVt3pvj+{dFOK1SoTU
zB_1U_QFxkgvG7a6bA=ZQ&6?FHf1~8Pg#QqRF>ld6*QFvB3r7n%e^Sqn5r~U~4Z_vJ
zON85n*9dPB-Y2A^0PVaj%*H%Lxwr6e;XGl5kbVNpM^{DS?ZO9yFAL3@%}CF|e8YTw
zgmfFAJWkjwTr1omyk2;lkV~Sl+!Mk-2?t>wp?-{Ts&J05QrIF~C)_ODDcmExQ~0p(
zIpOQVAO<??qn9PISU5&FRXA5zEi`KhBma8IpT+sj^5cb^S15B{Ayx~&BHSSSmhcC{
zCxkBx-xcQJT%;X(brOdOCkkf>7Ygfy=Ljzra=u`Bvo<YoujB`X`-Nr=TBLIxVg8xI
zMZ#@DUQaRoZlPIo6|z}l6*vms=u96coGzRxoF`l;tPnN{-;ej}A?16Vh-3P+@L3|-
z^rq18eL?;gWwa*;a~IPM-xsh4W$61$Z}`5TKV14z(i^@n=*=3a!0FPTs(cG1pD8qJ
zpu%pw<R;-tBJ^t|pC|m9^p{EAD*UeS`@&m=dxgIeJ|x^Pd_nkz@E^i#+^BH>xndEq
zP#6;)DI6^vPegmCNH%MyqTCGWzaae?LQJ>jc;K`)2(>|8oAWsJ7MgdJkc%Y`5%P->
z<~u<+O*lhXDXbAT2%ClG_XFkENakx;+S@Mtw(x49`5i&}4U&H$yiaI;Pms>*ciQ1~
zI<c>?NO-ugL^wuh)+s{%6D0FGp5;F;G|RR?K0`9Uh+=w;(EJWTUM_jHaINqnA)WSF
zZmW=fYLs^guN9i#E$DBSe5ddpA>G<o?h)ZL!smpq2zkH2eD4Z*Ye_j<7!mU0a_V~v
z2M7lVhY3rB6NJYK`E?J=pCkN=(C}kIZ+<6%yx(BHZNh|*_Z!sTC^WyDkbfolIpK@K
ze+vEl{X@Q9!oI>Ig`<VjgfoO?!YU!}KWK*^@)9=*`OP2YYlXXocM1Pj_>_?MBh3GI
zq4`~g+!ZGp^##JA!r{Ux!p{jSg*Czkq51uWo&S-{Z%t`;y^!B6P~If`hS2=ZL%&lp
zzp`S!p9=33-Xr{#@F8I@<YoT8Lf*$vK0-KJI8Hc4_&MQh;TMGbc%9`dg^j`%;TqvO
z;l;uYLc=49__rkUGf>+5f$(M_?~ACvSIGM#%Dg`!J|+BvkSp#`|92t3xu=}T>j+@3
z&|Hr|?k(9|mp~pO*<7DMHXISa6Qt)Fi?nl^&|J4bE|Xj(<oy=&H3{h<NqMc1&P0?q
z3i&x4<?DsF2yYkuLU^C>Vd0~~*Mz(;qn!+1*8syp`W;d3E;OH~L+&s6aG|-*f}S7V
zG5<-zxx&+hWx^`qGU1nmysu;V)k1zdLwUP!m+)HQ9^p;Gy}~<%zZCN0QQF}rf5g8C
z-x2;xn91ubq~{8I2&2N7uvkd9QRX+-d%$Uu&2=ASemltYhlS4wpA)_!r2i4~y(9dW
zFc-h&)OQi~6MjbcS>chw@k08VvfMNw{irC<6`n4v5}Kv6kiJ~<S;DUhFA#1NUM9R!
zc$M&a;SYtk3x6*BmGB|q(?avjJ?ej1@~gskg<Q~y?avlQgnfjE35N=Y3nvJV6_yIk
z^)Bq0>s;Uh>CJU6<i(Pkg)4<$5uPvHB>aYOhj6EGw{VZ}r^25Je<^%W_@wan!aocD
zDm2&2Xy1F1&Gj;5bG;0V@;VaOPiU@_A%9l#IN>qE&k4Ca7t0yGT%h601y)L5Bm9zZ
zx$w)vuL?H^zb^ci@H@imgf|Fp6W$@bPiU^2QUBwTpBBC-d|CLG@Lgeu*SRQXuA_nc
zP?z%8gx?Tu6J9O6Mz}|KlaT9Sv-~~6XN1oQ|0N9I8l3sM2zv;J2!{!$3a1I@2<HnM
zg)PEMg`0#4;kSi132zlXEPPb>obW{<KPY88gTl`Ui-boCM+>J3X9z2WHNqC*Dq)*&
zv+#Q14~4f2e=dAf_=NCv;akFB7u((}VN6&oJYG0Oc&c!=utr!XTqj&F+$`K8+%4QA
z{FU$_;nTurg>MPp6&Bz|iv8PLSS%bOoFtqoj0-D-4Z>#Odf`RFox)whJ;IxW`-Be*
z|04XG@L$3J9vqtSD(oRF6vl+ZgeAg>!b!rDgr^Ak5j^eI3YQDd60Q-h6SfIA3;Dr3
z%kL51BD`IAkMMrsL&Dz*aT#N-VX&LV4!|HTXAPd9`-lI(eAj$i{$EdZ{i))*=JPDK
z;Sic_82(Z{$w>J20c5tkkLd-O$D09{QNDQyxD8HjPoU6Z%-e2rX|tg4+FLgXwlSb+
zkK@YOD@WXwLDV+|8TdTeZ7!_^3KwVEd^}uv5#!WtF0By?Z@qVx`h3q|{$st=yL!KZ
zxGRIGZ_*JyUyKoLE{&gpd+qI<%TI=_J^V~2?OlerD}$(S5$rLa+g#d4D7^Oec<kY4
zC24OL;;syBG{Rmt9sq4FZ6{=}y*pu#*|@)$Mw9mTAkH!+2;9Cr3XCH>5Zai=aJ$gu
zn+i&k70N?!`R-TTCEbdA6P*BLKXbbW!P~z3J^Ks(hh+PHhd6Hc8v$l}3-&lB-Nt&k
z5k14hS9~;%9h6b%IUHCo`<->dUUI9%c%Gk>tR0Fh<IVR3+V{r;<OA3B_>x#^OLAR<
z(Aw(l-;pIHW5+@_YSg$fR`dQ`*Dud86?V#Xy=iwAxUO@-b)5~a>rLRg&H>kT-o`e6
z7sGWO*|^D<zp0zyy6)O`Mrpqq|E4oa&j8Ey8Kv850{HuQO%Q+k)rK}@Z|h$ZzHDJl
z0obgcotg(WYu|%^-Jb<6>)gcF(#*{#mloCxDD-b3i{;2d{tXunD9kXj<*E)9jw}os
zd8kPbAw6K^aNBX<h+dd1@6tyWhHSdwv`*Rc7nZ1op|Y5&(OEnf7PluYy7ZxG7TE&Z
zLVw{9wW;$q-Uf?LBrSdvZTu%J7S^`!wg04z$AM>hVbbD9(Z+LOaeLC@N79e5_(am;
zN72TA!eZf)kF+1bRlP82@uO(txv;oBY4IcJM_7C!Y4M|I<3C}saOp?dkKnsrn6&s&
zwDDY6+@7@fk@O=hK9RKepSLks=+58)W=_d$`)7q^^W8u71jFV#Y20kE`TF)%J|Dg;
zSeUh~i{bOl+SGO1<)snKtR?$=gY&m-Db3opwRCoA;`9lcSHor=3>8k$tYz)9K0B{k
zIoviu^J@E+1Pf0t{pM-GvAa)v=)vr5;jMiaEnJi}I(t(NxOuT+!PYEr^ZNF^{alYU
zX5MaS)erwrk83si`x*2<jh~&o4E$p9VyOKFRyMHK`M}M~$GZW3^q%78Er$x+ymeG&
zWd4;>FvQ2{0rLzx$<5o3DOsUf{KA5pHwP8B<K~@!6vxf`15}sd<~@nl=HgE}H!q)o
zr*re(ftEXN-Z4n+$jv((l{jwRufyW|bMx{|k%yc29yHv`%}YW$$IVN&f{xt0e?tk&
z&AS=tj+^(lXljz1_Xo(*DL3yMXr_mo_W~mptU-BFvW{iZf0LWHE4n7h&3h>gq_}yX
z!0vjudHKG~!_E5^GpD$DC$TLlZeBV)c({2JESuuy-NLddZr<nE8J%+TK7uBCxOtDE
z_@8j|^8HVWo7ePriktUpwk*ZXdoQ~7!*lcU%}SD+m#@Fxmz#G4s{hZqd4IyHJ}5Wu
zueggTZr%opDQ?~`@;G+N&3ghX`Z&0GGkMS-%UpxTWfaYbaEU+<H}9ovWQv=&Co`wG
zd8@fc9|bor9sUl&%}YXNFE{VatoI<?yjOB3Jlwpkln=tq%lB(uZeG53^>Xvlf62?u
z`(2)M9&TPv@Lq1-eUv@iyz5xr!_E6=_Ns@QcLD47aPz*%bPqQ#&#N?U-hMRb<>t+x
z!pqHj4NZEvdDqd#r<<F%jNRtAc{gJRQrx^|F7a^l4(IN9xOw@;yi;yoQsH*a&3g%p
zdboMl)AWbq=KUdyekH}tOMiq+4>#{Gcnmz;ybD<MzroE*|79;X?_Sn-5N_Uovc7|I
z^ZpMlc)59(^VITk^X9RQUT)qWvk_iy-tRGomz&q{!+W`T|G^v|5jXE&dG38Q+`OE1
zlH9!Xh5mTBd7tMVq_}yvv*HvtuU(;`|5miE9XBt%A6jGE(U*>!*R1R6JB;oe9&TQG
z*<@et?=}<}yO1f?67+_GB)RRAmwk19?!AabkHLY={%(q<cO}eZe=on6c}obsYreJ5
zz9zrd1;`9$X<sJY8nds>57B+D3r!60p9mZN$HS-*PkZ!q%fA$tyrk)UqJ*&|P45b{
z-~VJ!nyW<iGZBjDLGFL5C#$406(80W{RQptKYak2-rpCnES;oYM7}{6vhMu_EK7%-
zxd?-}5B_J3?)#|j+X$AX_c>Gc?~qBtJm^}Meclk{(wQTMU}$<@FshfaC;Jf$P45ea
zGxun`VlP1`E(eY73x=k5Jw(3gH#EI37@A%>YLkS-(Dc4wXnOgsy)S~L>HUMTPd~~U
z>PXZ3qEYq6^Ro+$3ie+#Rel?tHxgkG-BJ91G#&CD9<{xRFbEw0ouTRFTZ|L<SS=L%
zE&AdRP46L^-VaaH%aa&1y{~e7rEP;DiKdr%J~&P9ZbQ@S%6xE|UfYs`)ATy4{|Qa+
zD(o1TZg#gaa+49x3MLrI!At{|-K+#7Tww!3UV;&R_ynPAf)QT*K`2NtGRq3R6O8P%
zLScdtesqLvu>>Q$!h}$qU}UQmh9nrFZ#+_lB^Wsla}|V=1S4%$7?WURzZJ$O7~x$w
zvQ11dvJ(Mhy`Tf;<-tCaguP>gAq;lI6=1<-oc>=~RxS!ADA5zl<)Am%ECh7Ut*wmc
zi0tMo8na<XxOL9d%M=j6As_y-qxj~MZ%V*EM8LZQL=7vm4#TbHFx&{eSbKMiwU??a
z7y<E<SbLd*W>dMKV?tJfN_wWYE0LF=^1Y4;T@zH!L}S~PC`eGrn~HV`y%SV&v4VC9
zg$XM8`B=MzSc1we9TSQZRPuwcb|r=+sGNwS+%92Qg33!eCX^(oe5PZ<m;{xhaNygS
z8lRw&SKRFqCMKxlh_VS7M}|YWXi{=;`F*EzDD^i3=PWa{7`H>q$Z12%=HSrk^!&yn
z8yxGtW@vQa`(;TC$UUu$j70!n6+zbaB*!L-W1}Z{e*}^ImYM=*xWNqiEN1$swu@k>
z4FS_6;eHdHN7!ezg#H*~pu#2$G|`!aMiZS!Xt7$t9VR-LaJSVG==JRP%_Gq98MP7k
zjU?<6mRK#}CKH`U-~u(sOUS{9LS90?iOwV}G|_p4MOI6=&P3-DZm?PcW*AtQM+lne
zOu{S^olD>+il~jS(?sVHc3CaqO%t6<c-v|TTyq6>2{TM|CV>+f+WQ>fMXM!nu7Vbg
zX}3*+JQ)E)gHVl-;rkzhoMjNNBWiBjoSfU30DZfy6!J6#SR=?<kSJ@79&1~?)*6wg
z-8KXA=Mi9yAZuA3Yb_pY+r8HKM!wy~m;QX032Ovd%kx-U<*~NIYmNGL+kD6i5MYfU
zYh69o&hc2=>9xi$Ba$11b>=wDc{q8TzK~4*q$3$P1Ckr>LM}qUpxX}EVWKk$*P7^D
z!fq3tNx0u?Uje*kwS@OfbRHqYo~Q(Ss?VE*=v1pE%rw!tggI7AuoJ-Cjfh@mwS+58
zbROX<t0mlFwft)0MXM#eZlZGueBgnTk6<T@xqN_4)=+2(r6xL$Fx_eib_$ud9?^@e
zmaxS{=Mwn6AS@8<#4`6WMEP|!w1k&TbROXqt0ma!X5KK&8zpuMAxt#Uxr9kpOR$sB
zTt3oWYqf++OmrS$qtz1Z)HH7&q7Pdw;TaR1OW@OQw2WXUthoa*#|*a94S^q6<H!@n
zS}nm&WAj=NU1ha|btXEOu-<A3c5<70H=_Ki8nqD~G0}O1$E=p{rqy!Aq(XCg%p?pk
z(YXYY8p8r%n$<1=)LSj#Y!jVFSZ%cgJ3Y=LypDjM$6c+Akl7gK2)uRo`{od`Omrqe
zGvKb|nanBOyP2ytd+qiS|Mk|Q_#z<Z7qpYW3qI`1wXKXWU{?rx5pXrKv-Qp3&^N+j
z*QN3a1TcCg6VMCDGSFNg@*)xC3EdHr<wGh@<p?Ia@<?#yc^%1s@`Or+WO-LVm1_`^
z<&ogZ^Kz2`<q0<;B+I+{spNB;WO+~hyeeftc|sP>sAPFpKb8C%I9c9PKQCSxP@b>=
zAz9wlPvr`PWO+~hyvAifc>*7uB+I+{sk{dvS>97WFNGOUp70(*vb?LG%Dy;FljS}2
z^NN`P<q0zplI30fRMsIR%X{kQg*5}p6Rt!^mUs12c^g8qyr+I%e>0#w;dO*$c~?J`
z{8}nm-cvs>(-}~nP>PT&@9L+r93ffWQ$Mff8Bm_E1tD49)lcOfgk*V7{m($pfbxWw
z5R&Cx{ZxiAPbABG>gT-y1IiO7A|%VZ`l+0ckSy=1pO*sb5m27MI|`iQ1UqrfbQ2e}
z`Iwcu+X;%mI|*nB_G)h?!CuABA#et>6yIYC8Ru;P3ScHM8%`I9_ELs(iX+8k+*ZDT
zVDF19f3CCQvLa{N7K1bpLHxO-pujA3Q!67Zi;E{`!suP$LPRjgv7xKAv9;dKD|f-e
zz(f4Gi|d!iS`5_^_;F%YqFGuv-q0u|xs?{y)s`;=iPA!38eZQ}Up1V3M+*(%(n9dE
z)h(~A@>LwYu(7FOaZ}l{7&*zBV?$PrA3Jp62dp98va@N41W!^8opbn%9tHXz48(Y4
zRdpG-)8dBUYD5i3gymstfq*%LR9!Zf%mOXgs8A4k3>`z8WwR_RYpFpD1DNDNk~pMN
z{JBqC{@eigBeNZYE(J%Wn_|$71PZ{Q3nJYo$)TGU_zpO9^8*k2W1&Deumv2t;hx~$
z^@qaYV~H_Dj_f=#GA#*t2O5^haQK7*LlPNj3T1&ocZ3nLK(I?n%gA&nXOPu$L@0Lz
z;wO`0Qt=s~T*kA)#}+ULcrc5M$!rwv!Ib<FsB;ENfcn;y=@!Vwj?9PlWSU1^HU~&5
z8G#)VSaxQoyS0NdhwPB%xP3n#>Yqd7=fCUxN}B|D>StpL0kJnIbn^n=)pU0)m~D>|
zf$l`)INdPmYVe2hr$fa##?2-No>>l1(@4}82{e&JJVl{<teJr_H900JbYtYu9T5tS
z4f&6Yp>1!2K^Js;9}|PFW8@^SY8hw}!8V#AB|SuMJG{9HWU>wQ&9ULt<Oxm6p!55;
z>1_>r=jc(6{B+sJKy=GXh4R`jEibE#SAZ9{tg<RzSv_h_ym~Z<G7pj9e!59;KQwW*
zxd8nj6uSRMX>#NLSIBWYJAG^G9ltrx<3kL(X$-n~xF_n2KbQC1o%825`VR5u+9wnN
z^W|RZX+^-tuL)CI0MCBBTL7$%d`{xFu817z1R&*!2z)%lV{mZ(Tr+=p_;ahh{JGT!
z<<G_Wum*LIpYl8+n%O4#GRZq6UnQ9@dYFH&@NVh%Nq$7~Gm>AF%vV7y_m*V71ftBR
z%f#M9)IU)25Xqw?A1#@$iI|^!Ud+!IM3niInYcvy7RhHzUMKk?$$W*x{M#k-<q>5*
zZ6@9-J>M!*zF+bqlAn^y*Go(%KNs7>7fY1+)R~x1gub`r{*s4CE|JVvPs~3_GG97T
z=F?~5BI%b%Zj^ks<h7FdT8jC}%f)*6LW(k<LKDf$MZI~~4fzhq_bdHj$$VwS{N(9k
ze)F;lGM`3MAH=g4>hp<^3ncfKJXkVcXEA-O<VlkGRGND7W75td$<>k@C9nE_?7a(o
z6xH4TKeMyD$tGdR4H6(g$OZ@k;VPh_1QJ$6KuEYLN(c}H<z^BPPzfk1Dz@BINYLQ5
zXsuPNmU_R{`e<wMTJPeeYOS@}TD5BR_xYUp%<d$L^y#n9^M9WI&w1tKeZJ>@&YYQ@
zot-%!+5D-C={L&ek6g5QcbeRzaQ*^Md#~&VWj`jHKZ7y;McMoTj5hC5lb<U*i2F&j
z(@3<B>wM8Jkj<aSX!n!NAIE6(ZZ$bU;nQWGD0_kIrLy_+8Pl(o%^%Ka^R6{{g~It<
z0PUM(@0ESOZ2q*y_<geZqZ)1Ay(T|YIG-e-&0AyaR~iXBTQ+}oqg^DMKe*B6U2JlU
z!ujk0?Mm4v%APNqKglt^K{kJkqs`mg<PQ}7yllSM#rC`_`vckhg^uaJlFi@dXlIN0
zB=P~)_v`0c)@eBZaNWr7*UxpwfyXb$<NNh<-Er861BK)9{rb7?IQ+ZU&uzkE<{aM}
z#5={u#aG3*Nu1N(6F(sFpu5fWuE3CJ)&WC#9b|VB&APb=?<2dvXx7a|_>r<li&MmD
zqFFZ=>1t&!63x1~2wyGxEYYl+i|~tOoAtoZPP1+<!mm`gSq}{1x5?fs{z^3KfFb@x
z*{_O!5<e0t?7?vein(IG*jwx?9xfgwnssy0u1T^hMYC=$!sp6fAmZbr)p|k*Ha4%t
zxu5by^IIkCV%a6)_v`1n<Ft^UKNuhLIRqYP{oIR`?uX(Ik=NtQf33*(32EOd^7@?i
zed0qRug@92PkcdqMSNR)Pvo;;Owa3e(#CZyNpVdwOEl}r!;Z=BEt+-Z5k6ctuiKfg
zLiE<jy+}5%#~FXAc)56`c!PM8_<;CJ@kNo><t&FUb(5cp8MtnxohkMd`-n%0W5gNa
zERomS%-<khAYLr;I-Bv=iFb)+{d$D+x|;FNi+>V762tr)M!fkv2D{6Si6cZl2Euex
zM80)To7d0e9MQb)4|}<6UOzMbY>|(H(B3NYl_%P_h`fHLeYg0q_^9}#_^kM{xL@S!
zQq2E_NIxB)6d~J*St75C8NN_lCf195ZjJH0PA1P4FAz72d^Uvf&0>p4{Sb!VAbRWO
z-Y)xYk<WB6-LJ&Q#ivBR_s;lN#Meb$moxl*@vow{t}d_786V*F1sD<AiMb-L*BRek
zjEU4OVR)%{sCbxICRT{YipPo5#S_G~>+ddB_;S(c3820+WP9uIo+tZaaf`S^+$CNu
z{z$w@yjA>#c#rt7_^9|>@oACo)v^B{il2&Khz?$zV|<F(Ud#~-#6poT<uUzHV%zn5
zrzqT8$M+=J-a5Xg$X+V)jXsvQN!%u0Cbo!Ii$4~BDthbq-YuK21G2mq#n;8(i+>V7
z68|p#Lk!~?Am*pO3+b)fTOxaaI7B=`93>tt9xF~2XNpG80p%{2eY$vt$d?jXZ-E#S
zdyA#wVDT{VNRc`)%<rw^dz|bl@dR<U*mgbN<qB^Q&k!5M^F(Twvz{&DCE_k|xA-IR
z$KtKx9pXLW1LC9NuSIX&-`~l8ReVGIgZL-$WAQWbYthm5aGDquJBZ%8z=g7l#lGSI
zahQ0xI9ePlP7sYQ2F7QG>{;Smae=r*<V(XG&sE}?qIokI;okbeKT!Bqai@5>=&d8X
zNA^#}pNZys1IoKs_AkZ%5ci4Ch;8*a+J3+A)*1er(tjyhyxvAVDPp>qEp`;Uiao><
zv7b0Z^wuFhO7<A>7;&Q5c0J;1g&X}2wC5Dr=KBb2Z(U;Zy#)3;#cvQV5`QR~?<GiQ
z^gKZG{RH&ZE51?bZWezo-X(hL7C$2UH{z4x^Ww|mo8mj-hvLWL7vk4qnBP0lo-{E_
z>>zd%i$uQh%=F&6#y82nRlG~QPkcmtOngmzQ~W~o);SL2JCSLR*j<c?M~I`uxHw*{
z7Uzj)h>hZT;)P<1=&g5rm+bq*N5sd(*Tgr)FT}6KFxJ&H?HAjwe|&_(M~QK9yjU&H
z6VDJE#q-1q#TM~u@h<T`@e%Pc@ip;H@eA>5F^mN=P5Z^}VoW?j^wvd=%N{RQi}S=Y
z#76Nv@j|ghyjr|Vyia^Yd`x^z^wvlILiX2U7+;i4`^D~JOgusyCC0_^V%znS&ro=y
zc%FEnxJA4~+$HW7e<c1`yj8qIyhnUMd{q3k__X*t@lEj^k*f``zX9BfCZl4u*h%av
z_7VGwZP!<xs_>a&jp(hryjb>f5toJk6V^k<FNoi-hm2ieHrz@uTW|cwWuk?zzGfRL
zdhpT>L;(HVm)w|+zxR3@zS^6uAO7R=$SN}yzT=O;8zuPO*%3Bi9P677=amhwwFza_
z;XLncUR)&t{N+85ADj98isi9-mdWzw!g+b%wZ6jdEdR`U$T=ObrZ48Hw|QkOM}WWH
z{BpcMh~tR$GTf{89QeIF@LJn@SymxE+PpZv(Cjbo(JJ@1bC!pX*+hAl!tdpQ*SZbm
zq1wde#cf51zr5#t<>6x{QQjW-y*w=BVU$Nb5pVP2u0epmymwI^ld*j`Z6?aQ4Swd~
zeBk!G(tmC}<fcRax%H4Uhq=!axTU-G(*G!&zkMJ2`kR9|Z-2C14|xL0<DB$1ufL=>
zXBoE&>B<mzu=SAl4#&Lr3Io0JIEB1p$V5*)(0a(j1`SFshg^8j^^gx6F=VhwfAIB?
zcXQI>wxD|qmsp)}C-}qLXT&GP$Hrfc@4vnI=3cwHS=YpSHXqk*Ud85kXX~$>I&Nti
zW4&<38$TFhJ%8#O9h=`frn9vvKDVOM+7d5m+L=1OBG<~=V)e=27qB+OukLOYc9?A+
z_R6{dn0mzJ>x1A)>%+7LcU^Dw`QXVp@vNq&t^4!e>g>ciHgzt`-kQ13DmrI&Y+W|i
z*|hpb_63U8&%UZ#);hbdvo9EXaCWSF=XHl$y?0uLTsOIQ^I+@PimqsVS)BH1SYBdL
zzT%pCHgAv5vUXL>jkn)gY}O6!u&q~fb86l;>&cz3XEm2Jy=3i*=WNSvo?Brbk-4oy
zbMDrRZF$Y<+uAp`+t%*#U{N2d(;k-Frz=*-+|y|n{hgY#no<vqUSeP3Y_krro_y`~
zE<vmYTC^ixvNM(u+#1@NvNgQ5C>YqXCEg>qn^h5yYzg?v>eS+v7Py3^9TDuDyET4z
z?zZ^&cusC*{P=iPd8Db+p7G_)`QfHcmv4y|<!+8UO*<>Ha>HAKMYg-X^Ug8|!wd+H
z%I%-Ks{EAlbMo`?HfwRl(DF`KjH?K59vEC759AKaT~i*}ys*3~o}FJ7pIPo$GvlMn
zLpx^WZ-~#U*q0yLJPsv08QB@x!JP8^+;#Dp@y@|muuE=v`Q&(UZbf-^Zb7HCtvS}1
zc*>47<s0Ismd~$f&bN2&&rjJL9K<m(BeG*yMld)y7|X~h?;Om|omPHAyi0C%d0Mlx
zxe6tXiH|{Vf=z$!v>o++j{Je<;MUZp)Is*)sY6n?+FJq~$$h83)2=B8`z&?Hu8Mi_
z++8;IjMaDHKKpX3=<3;rSgD6wJt}91cb-tbDZahphVE96DYF+~95%*N6n2OS>uiN~
zoE+Z}A78#5`#!YwhHh42_Uzz}D)fLQ2eEo=_|lZitiFfu3lzp?m&I?x=xnH%6Ay3B
zx9*OQgFoL2U2!tPC&RxW9=g=(wWm6GMS1ycC}BZ7vpMCm;H7ro&X|*L&JOQ7zWkc_
zriz;Q-SHF3Lszg?x5SjKbK}7)!dq@bD*`=EnO#-x)}P*7Fy1~QeOtKsrJQYJtQT{v
zPUFE>a;%i5j>mKfcFA}u=R$<1Svkjm5ZU1#>U4duC}T&bZ5;DZbH;ctZ<_K3o4N#_
z$qA3|lCd3mbFJX`?PF43$+g1!?~mhIxJGN8`EL~mW91pUf<=X0J6-RV7Hv))+HPBV
zbH;WHtJ<!AyM0q0_5+R%bL@1$vBP$E*yhA~HRY65?(4X7mNh<gYuql%D(le1nSN}A
zy{#(VY&FMAnrBrw@LPRr_F1uM@dB%)rTrCyti)_-KFrz?_pI`Gr>0K9oM0rkOYX7d
zqvP4Rk=*g+_K}z`!-B)#%D4Kz{^ag>dz9JPa+(7>tv+3zERT0LeJ^~en|h98XI=Z|
zz>xOa0$6k1ZhpPu*s=FKX%%*9wK^|nkJV!q_Covd<rN&gS26N0zhlKpb_KVEwxw(f
zZ~Nuj<?(g#d~1kxdbf_-qSi&fw|bOd)!~it``@t(%f>wW&i!$39AmlO=R(jf#>qY7
zdVI3{oTt@RXLlsB!<~44&rZDn*CEatBnuAbRRY%03C-r!b|7Ua5;&_66r7lU5@Uj)
zI>a~>ObZ^@iKpv8Fl7KNEcVNH+OgO#MShcu{c>RwhfAV`3UlzuV>!H69O{=d1^!SA
z13p0`Lj!Z?!yiZua_v`#3yp<~I{g+w;o!6QpRxwIY-c{2lhQBBmN+TMmQrW@sk|?p
zT5IQRLPR8(a-CxyY~!yZDSI;hioi4~+@)Nf!*DB|AN_pPEraPDt6gf!)e*i?9nD2M
zQ?5-p7r}v;6+MXs;2uAs0{H2~;p0ImKX#ba`7Psq+T|f6Z66E=`Q#f$@(P58=y#4o
z+DJz;LYV~!$d3$2<<DQyzDN=olw*Dhi&<IKr&^K0sxcUK(2>aCbhiPiQR?$W2IsnF
zMwGITk-=SDGc&7tl@%G1&R4Mm*y-WmR`}A-V;x9m`i3j7Vw6}M8J>DI!lIwEfWsng
z0amn#=HW7f(XWv;a)iv(=+$iKNSPVY!EDQsGBcz6Nh5NU%-rZ(%sWbEe$-*!GMNR@
zKX5Qc%Ph3Ac}<pTN5-dq#8zctuSSkdqo1R`h+{AzLeq(@v!jz3Jt>VHgB^%IMth3v
z4FM~?4lz`+G+pj)Wlu-bHrtVtQYRwN9q-xM^t1GAwyZkr4nZ*5p6#xQaA8+0Ef{6P
zB6GWOu$<UN8-vP%)92wIooWaNxvq7Noyp%9QX?x;FM}C9jGbJWML#Q=!DgQBRfLi_
z>oT{Y<b{#jQ!~-Vtm@@f<c@4*$f~ZhB0u+LLRR(ZR%EZN)aYq!*DoUF0G5G{az%*9
zoid|Y)pHkEk-M@^H8p2O7c%kP%9|g}Wfvbx<0u7U1<|V+`^&CBMbiVZ!sv0_kH6~r
zqA`o3AF$PrwfowbCDA{k$jIZ7&Ik>}`ejwGm}^CzP(=e_q65EG2S&g|5B90vk<k#Y
zz9Ua(ncqlaWzh>*@-tanyD$(d&#GRGqJF2MDxw`wVdO>Soe+Hl!xVWb?IqLS$<ZIN
zk*{VC00Ob8(LPN4M#ciuqnXhr_UNrBkKjP;#OQ;p==Yjz^Q~O_T*NbL2lJ2P(18!E
zc3?R6%i)L$F{)#K<SYqB<^)nXI(cWa+_?cY%F5$Yijk88>03<~f_Yyv9;^Slc52?o
ztoY<WH`mU{YsbOE>c6Zf5X;Qt)1DEm{`)w-2H=RzqZ(smiC6x>ya?^3fsU`6_@Q}!
zVgBV_{D`~_tiLXh_E!@>GLKKeMzH#?dnzf*t7Z8sz4R4%RA-G~^<OuBT;3?=$Lha-
zH~A;zeStnlu==mtzR7v(IjmUymxF_0&ijP%SpC<i62@lc@wkdy9mwIK<is8g<UPU)
zu=+2L5hwQRK;BOnfYpD~alhM%y&TGWn?+*v--+m&6Wbrk+r=`l`fr{|f!{a7K^_Y3
zPI?BZeLKmR=VI`XXg%5#4&IIgx%N8<;RN+1WstW&_nSn_$7!2Pg!~}{n6p1;p*fgw
z`rvU{=Gi!&`EWo4tN&h(&gB0Vg=Iuyb}E00%j?VjVfA10yIjo58;95kR{v#X_=L!N
zmGQl8&5%^o$c~4DEI$7vlpBqVvQvM@qMpLPNSU2Y1E-5Tu6iHA>c6fX&U=VOWA)$h
zrsxbSot}4)Sk3OVFS0I>LgC81AF`;k1Nr<kV^JS4D^~w?_hT^cJa!1H{~DFcSZdyD
z81M*I|K-O-AXc20&Z@EcuiJ}pdC#-F^8@|Xn(`*+jR7MY1D%bEDCWTy_VR*2NB4kR
zn8#mDBUt^{wU_7d+gs!!&t8?6&Umc;djuNGGkV@}OmJ}^^H>wG(ayVrDX{u4Tj0cY
z+j-YB1y=uMkxuLyJMZVL6RZEa0XN!tgBXC-f8BuF?7Uj`0;~VJ0e9PZ>zD$o|GEJW
z+j(8tZ>;|7)`DkP($}DPw#tlYC)Z}9jGf}zvphS`>hxh`XCQ??_T^3Dm}2!`^UEK`
z{7a76<$-*o=owpOrSq&#!xYukO6Shufh4>0hmo}b=Wzsd;aMkgNg$m&w+o-dja(5(
zXRU7iFL{~rt&}&B#101;RABQoU}iTa*gNotgFMg+Y#w~xv5*CSILM#-(m4lv!!!*D
zSY7+F2Uz`=XFl8RdK)Xo>c58?6B-Z&oE@n_{#4!VS?r&X-3LudJ3A0=L@C{$M7qYp
z85ne{5YDm-Z(#<jE1v~PyEqW5LMq$t;bsf0vYkf}P<R2;b`LRg_fs%LYrFHAp0m0a
zBlyhj7b5(O?tBV<4L(;{-a0$PANNx4r*Wa3vkmD&&oYE-aRh#7=kOX57l{Z82j9T|
zBKuU1(h(UpE95p1rE;^M$1Szk-_bsMWY*`1JQ{&eo3dh^8Fpm$&G7#O?plU@&9I|P
zx{qML&M;=MN11fB7;DO!$5x;nc3IZPDDOeoe3c=_=OgUVCf&!dd7_T-SrmJW3G0Q<
z6vD+WW4dyacPVTx)fu~zVHGBfj}yh<ieE#79nWMP%V1Aq7&WBrqfOYUXlfQ*aX*HQ
zGhtmh2yn%DNNgX|{vG7~95&B8#k*PF_)LyLG3G`QT=BIGJJy8Nz#b0Q6AQ}O6HL&0
zB;~KNJ(sVx?1`p^2=4mv!O32ySoS2-ub!vE*MXyW7{d9mWbtVBW>P-G_>kgN4EqOL
zbezd?Tn0Xx;fl=)S(9_Q%evw2UjbatRalgGifK514;#dw)d;FIL1)3_&tAm^ENz+z
zy9V}VhV?LE9oXkG{N&RMu9)vg*weZ&tT*llM&Np`!WzfZP1fQ}Jmn78bJY+8<uKLd
zFfU`!YNVQBQauZkzg6@;2Y2kE*sJIrHv6TFpP|~4OA-1WqThw<!-zw!Mo3`G)V`gO
z_6zv?*^^=Rv!?{HJXE-!U1{@VX^P`llYn{h(S9|9!lI_QAa2X?SC2k?Br;K4ueQa7
zSzIjW71*Ec<9W|E|M{4p{dRPgS7<jBNQuf)CShcvU|v$SY3FBaTes6Zb7<kFxMjZ+
z-QyKG0>uquI~kEEj-NoSiVLhrw6S-4v~fEU1dR5Z{a)s)ENlcq`SZ+VxRU-b8sMpe
z8&Cwp9jb?sD`eK`wm*yZ$Br~ZbpaBc57%dhzX><AZ9;I%$G#r15m%T->}8Msn0YFT
zV<WCcQCGs5M%)R{UK(t~Z{hh39Oe<MM@;T_nfr^(E4|!rA^r`x0qlaw^><jGnp`{$
zu?zb9TPEdE2iQnB;1fiZ{1N{$;i7PE9gmqh%9!EH%n)XmX<=`~$KaB6%z!nGxdyTh
zelxVKIs6~8Ge<HTD_Mf5Q{j@8ZGd$)oSThbf&<oWW((Vyry^UMw(UgH%S>`kvr?1%
zc_vS_qx_}M?2WsS;1_Ux7?YR~Bapb&ga~tQBqy$E_f#ZutW5m3v+T_Gy>`EZ(w>Gh
z?H<5EvIfS{fI1x55o;Wi53p1CQ(wtk1atB2a=4Od_;(m?iVTPA!(@jnLkN$`8<A73
z32xcV<8g{PI^Cnv6wV~+=6x`Gpq+A!SNIH+H3iNTel&i884K5Ej=yle+vIh%0kghU
z(HuBFWNBL)+3u-!^e-%$Cy*MHRL#;DlNdO@$>f!0P9TAmIGL!SENwFqIMyDPHp7mV
zVRTGsXP~6jER8XV()j(cb!n$3OXH;GgPe}_JWD&l&ODu^@tC*-C2fOC&bS+3?SZof
z-HLyy7!uA5oaXF-=(4jVgC~!`>4<+2@p*{<xf>r?g;Y}lD_Af3V)cDO`Mta;E3HAr
zE36{rw+0VHn*!y*9`?;h>9CbUR#}0HU<U0WtF6FTdFxj!u>x_|um<<U2VUS%FB>Ne
zvkgmT8}83GLfM8=kRtGj-Nkm!LY6~6X62vS8OC@5;}ZDH&furSu$487t-$AYga$4_
z_!&LeJoo#oU0^fNxg}A+b8Z1{p68WkFphr9SrF=Go7-XBFGE-;g8DOLNPSHMjU(94
z;lq~Htg@U_LODN%HH-^2IH$UXWsR`yqtV+B5R+~lX4{i71?d7Wq^H8X9dUGl>(f(t
zX!VTdq&v|r(P`l<%%n_wmIaEf^z@?;hz51El8d+FhMr>Zoj%md99wvXB0Zf4SxOF4
zj>Ly}s<MO*GvSduJ3amI^dr&_OXq1PtzD}E({1~h9ENA~Kyd?bUC=J4Rr;tu{RoU>
zdsc`uV~*`a{RL+sVX9ltF*!__ZBm4iRpTd8zQK^&!S0>mRto)~|1FF22koQMInd}1
z29_gMRBDgP@OBP+lx1hzW#P-lWH2@s@{MyK{PQu`uf;>Z8P*eFiD6T^Uj8tA_H?xe
z<y6{x$AqSZXQm&YKEqUB60!#6C_|rgdm73=WGI6$^nEWl+s4cqgm(11@N6u&p0;HS
zg8L^5VpEevm8K(cHa;NmC4_kfCeoP-LvDqGyh7Q%!KK*!?pUzvg{DbE&}a5VGjFIr
zjhg~rYrJgS@lclbXBeK2HjF5>MrDl5IKM3Fjx9blT8E%?99i6O{KK7Ph>1l%UzwpS
zJpIKazjZ*sU^7ZS&{m2FEJjH1Np@GtfW8bkL=YW~cP3E?=cb{r$V5ygSk-}a5byzQ
zYMDatk`+s<vI@7{DJ+TEvG_gW54d$hjFv8Ui<{|hbY%-m<jbwLHIs-MZx!LzGuhw%
z%9doUGY?p$`QaXm81j~^Tjz9wulfe8E#p1|Su6cyuBmc5;Z|9dtYrE(D^W2Pi(z^c
zW5$<bLH{>5<p}z61idPd1Ld^clq1!bBh{A!r_yh3-!@xbMl#fpLB0xy9YO3j-V+J#
zSF=PdJ(vnKu4$x)zsbPZ(^vw}y{>U%Bj3Mx1P;SXJmrP&hli~-WzoZtHD%GGamw)a
zrAg)M5RZU1n}#6MHw2l!9JsXeZ)`kV7-y7JZ*-yvdkc;`g?!tjsUp}}1Xu7%>nk|N
zYDjINhaJb_o9wb0P(ki7!N(J~!a=AaV1x+RYp4eh{Fpc4zW$niv(ZT7YdflOH?|sg
zI`rRmeY7I@3auE5PZ+;#2Lg`6|DMnF<3CfN@yYz=baE#`x%0^fScFwY@M;Qc&J&Nq
zr9$t(TrIWG`i+U4LOjtbk`_lT-Ale20vrtB_fxZ<>EX{+DV#vKFmIvJ6AmW`VxT{c
zhWjmZ8o}>0DCFa{^l+&K6k@LKTWIh;4+<gpEg%s`qb?bc+Cqaba3L|VBM~>EpoIq4
z{&jN?D=@kj*CD_`87=gD;E$#8VIp8?K?{v!z~E$nX*Xj&P9#U^G?D?xPooq&$*mvx
zY0#Pco}s=4OzhA^a^$CRLLvb9Y0#Pc^vq7g#sV!gc$X|OSTvFW$j^DrFA~UqV<SCR
z!Qm87+-SU&oY(FYH{Q2kn$hx(Z%iZKY(MzXjUm8h<~japW2M-5v{t}j#%7We;BdMk
zCL8Zmf+u~)st>l%Gut)LS$O8SMp_F!3tS_$Wdl6t!Qq%Dwwv&VwJr4Qc8xPz=()}{
z*0j*G#~Af%&4-iDUEg~0aXW<67KX++c7RRvAB^si!+9RC1{zHl-Z#LwZ)~K8U(s=b
zAozA9KD`M}V3UL%&PHR<lgZMp>6|j!{~H_WnQOwQ5IT2nZ1i?AD^Bj?socjrk>Nu(
zxsQ#P`?!NuXKfFZ6_@p@7rU*((axxM;c^iDjYvjt4U4QqB$JqYA0U{^THyTSO&m7I
z`z)ZJBj|3W08cAunHNN&+unK51P3Y0!(oPFYB+4n>`s=+#F=ombs|q)?%;39BzdO_
zgZbH7dQO4EF@jrFIAhVMhr{`U;5{hES`loaXBC>DgsCkw&SRUbDnk3}v$gc_RDkJ5
zxQBOxdo+(gYw<Y~Z224>?hDTJ<UX0feR6|4O#HOvCo5AV_fHkQ9A_K=ftKV@Zplmz
zB_FqTH=D;9H<+%+wkzQGjgNaU;p|7x95@`@LErIH7j9XA(8X>{Y70I1zKz~hZUA^d
zVX_kLakV_)JFb=o&2i-(O3TBEUCj1yKXGQVfBt?T*xS6%GSZGClviTdFT_$f2X8L7
z(8HD>oVd_<D~Zi;*vESt>Dgt%tBBojA*<dRRGMgAz#5cj9AevS@4@~M4ttu=g~J4r
zcaKoVu10$JJ}%M_I{0>(3#U?a6X68!LWFR54C&lLF9!hYey4_EdxKz#^ICujq|FH;
zEggd}?~OChp&Z5Gu__5pZREeLkseM^7@HgE!IKV5L};dNZuDj<676l|T>Z=>sv`8M
zbaNv;`VfL@62^=MKSVfYoVuIf@F75Khr_{Qx6s46jBs!6GCBR`RtOGvue)fJ*F|^2
zGZCg#G7#SY5r8qpznO42uy~0u6s^SMnM#f{4WGUlS({AunJoTG<DHr;i8r5bH6_gO
z0?`rtdFO5SB*Go*o-EumwXRGyHI||pR)^*h8puulf!t&UG8<*u)(k=eiOeu~ibgo0
z8M3L-8wme75Dn+9HXDfpSytP&=~HBb`4riWR5=izSYvg==SuiAt6R~Q4UOTV7Dimv
zI`WJ}<X;f+F&uhDs8<_IubxLYF+Dak(!=-Jk%%*eKbx3v_KMdT#-PXj1gi9X0&V!#
zF5-&Vx1p1q)9waO+ivC}3{|Xaq=&yP@-qfqFnujTI6BGTViQ&0Hj2SZ;c~1kI~v1n
z@-bpL9A+Y+{;xCre-8nsUV7MZ_5VxbJ&_pb_I_O>4-D$y;d7bbF=DcMS6w&-eA~YE
zdY$B8?1jV44yhvCskmh-ITaP6&@b20Gt)F;GI13u<H103d98qTnxSUdmup!w*ONjc
z2wt)=eX>&eIMKf{6;CBnP5D&>tBYEzt+Jk|J6zVYthk5ogt;Awx!3~^cdx*(*@Zl0
z!`5H;qFrJOm;;%8Y#WpOxd}1DGZH!2R35sl=9@8Y_zuKj2NFCaa4qF!514#zVB)Y3
znZEMJm$r=v1euf$<Gi6UQA#2h$M3fVCeC63^P7$?=n^RtfoAV{!M4L8r^89j3&c>H
z>%q4XoaG+Pr*T5-SpERPJY=yalQ~!&1O5BdHv5u?m6?WK;$(2E5_n+o{C1$d95At*
z2W>|T)6Hy*n+}(S&(=1F7=stUee3bZh{bSd4spQa)a!uzy_g@kE8!}52^}8Q3opU0
z>zLcO#I`!-WT$=I*fF=i@uz+Lb>}UczAFXiGD|uWt_*GezblEQ@MoWYPrDL*w%K2n
zi_w4De>fSx&6r!=T5-ZZ$Y|hfdEgWr4VJ`3`3^c72Q7)E@LCt6@o#9CHyY`tzbv=y
zXxKI{Nq8Objah0lbgLWF>g3{>P+qe54nlum;#)`o8h{y!4T-h!mY=urQ>!yvAskPA
z-sTU(q%^ldcmnh`p4=MXw!-lwcM2-uq0j)g5{?T;o(cB@IDR~N8}nQUw+YV6dnx?8
z;CKe}HZKh?0d9cf35VxCZ}aEz&VEeGA75XDdl`<W9dBb9_rkG^$9&=5$&BZmAY2$O
z8;<9ej&S^h?gm!~R|Ln8<z8^!#<JSh$+McbeFguwl|3G1On{pVR|&^6(HywBa6G$s
z8{2WPwv-^vA#gkwdYeD&aD;nxEQFu?ikA&_aI4_Bue_}Set+B8uC{Gs8Qy8n%g1A#
zZZ{l{Y;U8V?tM7U{x9Laf(u|eCaxEen8(0ExKrR3!||ai&VFz6$2A~)CEO~d;SsVM
z?kYHM^QXBG;k?#onM}*$#=rTGhZAw>?pP<IhXMNw{37Rl6~&QukR`ya){-=?h5zNt
z>S_mgLN)&dQaC3rshPKM(bE4CnVl2sSJ(ev%J=+#B@kqkdFCx!y0UtCO<lvHn#I)%
zYU&%Rmo0CoK5fvUrA8FUC*Fe{K5t3=qWWrx8Mzui-%t#~tVt>c;S?&xAovoBLGULO
zgTgo<YHOELUI@X`2*QuiBj>JIw78-FqNPWfIT*4nE((TO_b{GXiR6Ura2BL4Rzfq#
zfkqI;gSd5|-I01bA=^2nFqGqTgk})DrN$fTSLlX^5grPKowSh<?6K*~8`&Y$1K#w8
zP)Z5(EmkppP#)wk7#*Xy&qx@9j1W-j&`_qchFTdtjGf6Sc}tUChB7Avf5x+pb__7J
zL6`&unrI3OWinIDG{q=uc=ed@K`dbn6T6jXma^hlDAcjzEK^FTXDGc3${#YZ1MK#p
z5bErT|KU*`a;YDJsFf7*C}fuorJ@l%1DSVZD9t(jY;-p=GSuE#!DcwoQjB6whhQL7
z;Cyb|A*Vy`$+_Y7g`u=Tg+VsMS-;jcv7frJ1E5iqi<oxKxoZm%0X?QK(BU-H<EB4n
zt({Am63RBML@U}kX@&HbcJJODM!QmKAQhV;|Lj%hWsiiN3sv0*Zd|x9e0*+bRM>e1
zrN;{gg!=Xm4KD4`y+_D#TFxj84R&6~4{(!Ur#V-hQOGu+kc&+rJ)Flm9(kcj;ha$4
z?u9)<le`2suV$xuIFFeGVcX4iy9w<Zc7AQfk2Tn)hVdwWRCm<hBQzLZREG>v=eE`8
z8P%J5nZllERhU~v0TisvsOIGQI(dcKcW0t~rEUuzP`iHNMig`J^)<DI`l9Z_?&tz=
zWN1=p_a3Fn^vl&~3{z%M5T>VT%e`&^eZx7Wp}|?9ViW@pO6tq}91XX^dsX2*UQ5v7
z!T}gj(p1(R$mx#Z-iqO#<or2UsA}&sSqq%sxE%}^mWBtIPMWc~X)X4B#z-`#*tsXn
zUYL3Z;D2}Qt4k95>ZY}JzG?EUZW9KF?H;J8KlU+(mbI3m+7E(eeqrA}j^1LPBTK~j
z6{b0AYw!HR45$f^&AI8>?VR)1mX3Er{%((F`!TWaS!?5v!A!-VjWS1e*TPVCsnPE0
z0=Y35147XwLS1mI8#58uWh7!T4-{}@C^}O9cFvmdp=b;x_K+S}kDS~NsKi;pY6j(m
zy5dyU1$7iEM;GKy_>rk~xuwZ+QD-sBWqHwXI~+<lC!t7`h~2M*N1F6Kx({&kb??!m
ztI2~L*oSNt&p>Ydk?>I+LMd#V9qLvbYFB_k860%5r+<-(!zPz!*Qg<evWs&e#@*?N
zq3afQZeNRm$N4Qa8&M8s0QPmHAI=3u1I)36(ft|r2+P`gu(Ix0Yma16XPcsajcFVi
z*Q%sDc|yS%&Fs*J-94V=+`Sg3Z|BlRcdy<Q;5<loo;u5%=|8aEGFoo#NuMX*Xh~_I
zlVt>tPI<ILuDjneMugfGhcXKIA0vqh3Y_)sY(5@GYi`Kt8cK`tf3dSah?AUiHI9K|
zoQn!Wqs)|!yR*6nP7Ur1H?!}mHEh)+=ampT<6Mb67#Z&*^SPO-1<qIaXv5hSpJr&D
zFa94oH@p<`&RsfGufoRyCQ^gVgDT=&XpdwBhWgw_+ue)sM@Duu!~R){y9<$`bJ*Fi
z$_}CPoeS}wr~O4{Ku1#Asgft>A>+}4VtmZ9HO|QmoEP6H2O4XipKgb`VyaPw4rlc!
zPVk}5^s(3s=iRlXiPL={Pxq<L=0-%s@M(wHiW!46*ufn1L!2#ZOA7-jxSFi4UN9e*
zL`$kyEn8l@6uLiERimd`)ytMv*RERBP+e1Za=kUWa$@zw(No7&PZ~Yxm`QP~`t*4X
z%a+W=#Yas;EySUQj<D+M=8c)a{Pl}YUW#j*xhob}E0)rzonN?UX@iBg%@))zT7%>Z
z7T2K6>S~0#dPlW&bxW5eE2)}RUOu*}igHt41^+(vDKrchJByZ9FR5KJ4^Ptb0&3X`
zG;hK3W%U$aTCfyto40J)sf*CmF^f)S+mD_!t+0I1@Is>^Y4j!s4IVV4u%xbbacxa~
zZJ)wfxJc_iqW|2wnx*p=7S`3ST;vxWDeRA`RvbBRSzSZzs{Ts`!fsf&V#!?4s6O?F
zLgkV5%N8^spr&r#!Xt4RxN=y1|0RX}Po95zP2Gb2gA4l~Hv}qEOPBSpZ>U=|uc3d<
z;zc#}i<X{@zy&Lo8X2mD{1n3e1vx5Sdvd&2aNo>ZwgUY&t%C(ItG0Sni78Qa%n4(w
zCmvIU`B6U3s$N>Vs$qeJK^ruTqlp2TkJ$nJuzG4;o{DQ!wAuV?Jv*R3)v#zut(iB~
z)%EdXCXB^2n_q7&KW6D5{yUH)6|S9G(Xs^#>T4S;Jhiz3`>l3KZQaSWOXsb&mLG?m
zn`rFRu~k#6<D-w6Fs%~BvtN+#ay_f(*I+h4&6EG;TQ&3M4dlN;{5P2YhPa(G)3UB%
z+3EA@HUFuN#!L8BgR2+Sn5%q<iY{gdN>+oGAL=`bCXAhQG!CY*m6gX;@>r@zahU7g
z;k0CKQe<u3!kRkm0MkAkP}SVuMvIM&@G{{*#Nj%SM;CNMjf&Xm^A@5n%jVYOD}cLO
z=Ph1VkI|{FpTB7SqNR%(tcIH9<vccV5a2P^>XU1hEU7U^Fnm0uNAr+Q?lN;6S65A(
zFuG!<RXrC|ANAoo#o|TvC<Hnz_+LG30(LQ|(@OoyMNp1AeV*x~*IKHsB1vMJRL{eK
zv=r~MDqHo++BzOViE{utbdYbm12})b>+6---HYnyqp8cMVBajSLjTPFG06!sy7K60
z6UR=P>g}9`)$Yk@dDXl+Ohf$VJmm3!#+iY^*#rB_s-AFM`LWeg(bKv`JSV#Q!>V71
zgWjC~mabSbc^Nuf?`Gprnxx5@lbEGd$4okU+Jw=V8`bp-+%u|G%_ABC*r{`|qZTil
zi<9i4CCgXT)mATW&>UG^Yi5f^eo<{L8iMIigA<;2XsuYfqP`Y8WNGc`IL)nWz*NH^
z*R0~9R=s%G&>Hs$oV)l`bFw~d$RIP98kU%nbo{nDbdl7|p`~W3osNzn$AU$5^$o`?
zonO0(=K}XM@6+8{Ucm{&ww-EP(dyH}%y|xVO~br}?x54hfnSj*?Bv=8j7Tka4+eWa
zdQ@G{QZO_;0eG`7F^{V2-3XjM8<w3~y%=A;Il26YkQpiDU9i-A=;^adN1&PXJdfcE
zwDxMNQSd%azDsWFJ7*|%iD|#PgUpH3szw#dYv(Omu&8#vyCZ9H%q&=@TM5foyC)g*
zfr{b5&4PKWFiGlbxrce`HK${DplcS_a!(=-LyqI!4BXNsHH*=0RK&Wiqsz+=FD&7w
z-BcsAykJ>f;b@30kCoVR;pDny^J?qsm(|r5j_5yl;Ghu+-Q_<2>W3q4H1Jod18H*c
zR@i|xxi;IQ`yz7<HJ&ZI2fU$SRsAPg;f$1t5j#7WYj?2ooP4{J-Pz_%)7G2st|)Fs
zfAqCK);td53vhJP+6!`UQ_jCRD1r4Sx1d=w|K&t7H~w9pU5vzdlv^9_=J+-TH{bo6
zV^-2ihB$cP#=kjuqR_u#O%1<^*76;P<o2&<c=bkhjv4m}HM+(oi!<wsC4Rm`cqUwR
zoA`s?0fVYnF+O^~>qOrA^VLnN<3NX?W!;2&)9^;jy<|t+UYFewjZe#Se^wyp%3dyB
zCl19-VLX2XCO;A9Vi(a~E^-eAFzlSa0dyGe4;k`h9NL}8C?4J<G5q}$K13WL#>I&u
z$C3Hxh_zz9xJFzr{!rx8L(I2ZyhXfEd{}%=d|7-~{8&uGIItX!7dcWqR-7fCEE??{
zq&r{sHgUIjkI2XISl&xwdyF$}{-i<jeQ1(D50J-*{BfSPxd{&P=N#JSird9&#9Kw9
zDS&iO%6?r8V1F_{9{?n~i+m1)_L1UZakaQnyh40d<eRh1$Da^Lz6eYfiUY)>#EIes
z;tuf+@t5K=;+x`ML_6e`&xLwe&v@|!@f6Xlv5)u*WjBd8h<A#Qi7$%piJyyUnCPsh
zvuM_?hkdy0@!|>Msp6TUSz8|IuaG?&H=S7?mz5z;6c>wUiaW(0i9Z*ACH_UE4i?MF
z7K_Be;ux_~oGaFeXNz0KtHs;IUy9F(?}(p?e9GL6kGMcwDc&O9E50n2;HMqt8!nC$
zj}xbgCyQoHZltf5y;@u+ULjs18ciOgzghMj;@#qdqFG}b>7JAQuE=v6+ZQD<7h0{6
zjgwxX;`@@Y`3f01RN<p!my6>RUL|{mc%s5jmVK(YT;XTPZWPTL*l3qo`x^CaQ}_<0
zzgqT>M6>oa(wjA}k>0F%4c@Qxk1O48#b*@$n(Q~lcNP9u*`JDEDm(>cvj6E~CW(5x
z$nGu{E1a+0GyM>8gu;!M5Bx_fe7bmoxJX<go-1A;{(wZiJ7r%kUZwD#$i79qL*Wm|
z{-yYg_`LXz_($<W67`t1wc$5wYlA^tdN8~_2|Gv3SGZYY8{xebK1@7ZJVu--o+!={
z7m=8c%Se2_HY)raaihX7A(3vcc(1~rAW{EQ;_npx7K!u`lu5Q1bHo_Qc8mQKK2SVT
zoFgtE;Z~B!w?=GK_$Ctd{6zej!XF}${#W8Y@fq<=68Zi>!u?(0{}6et!En5;Y0~la
zR;C}J@Np!{pCC>Xj~C~P3&iCl@~<ROu31|f`OVte;0~qRC0?iWH!A%j3O8$OBmFaq
ze^K%8DgFcTOOY3mY-bvY`ZGz?-$UU&#UbKwaWskaN0UfDSK$l9<%(aa`12Khk+@mm
zTz-P(JSdtqvr*m)O81KRk>Wok5ub_+LAE<X>>!#ovJuY3ADFH$iSj3jW=(8_n>DbJ
zZjthF?FE*%Qapo1x{W0AUoZYt;rEkB|FHNU3V)77dai*${zKth<$&q4#XJ(_7n4Xg
zRy<bWCz41%M_ek_iK|HD+ac~1Um!6?nRxw^JX)MC&J#C?mx;HEUx|TSH-Ea=UhFJ(
z6LC3f+JVa^Lp0eCRU77u=8+_{w^(+Gc(iz|SSj+^dG>FPIA1(fTqdp*&GkCcZ;-uF
z{Gqr_{E2vrxL3Sed`SG2_=NbB_>uTG@k^0k+Sp#M*GTeJTe5@LNh}nL#lGSIahQ0x
zSRsxRxgZbAT_o~*6>UCZMV=uxist(Q!Y`6-zBj<WOg0~*Vm>}bMS9w3Kau^Q$VaFc
z|AhFI$j7c2{;K$~_?gJB^o-|YR%C{lDe|!@hVxM-a<Di|JW3oR@~KOv<6}%DA7did
zist(Y><eUX7R~n;gda>J?dM8=m-w*wsQ6p)Y4K%ozxW67PvR%y=c4&ugm#4aeFkhV
z=7^rQT7TJxiie4##jzq6N@6+n;u&J2c%FEnxK+GVY!R;(ZxC-1?-1`49}s^jJ|R9O
zz97CLzAe5d{zc^XeYTscB#|~wAS4%gBA1D$i)V;ui|2_Ki+nSg`C7!QMZTrP@SDWD
z#rwr4MNgCMRoQQde-{5L@}YE=_m!9qKkfD+UvHw_S;RU8#_lZ+6-S7p#By=6I903>
zYsJOla`7y2z4!xhtJo}hnr=7BzFE9Sd_a6c^t9VvlFilh*su4+55<3oHotem9~G&k
zOuLKdX|wf{Jy1MS94$@~E5%u2wYXSZE}kW>7k?mb6`REt@jCGa@fMM5F0#FMi}#EF
zA^t|>YK=_yytrR{OZ=1gk;nzgn7)VDN91yN4Cm6r<Op$;ST0TwCyU36T(FM$7Kom<
zTD|Pk#kJzu;zc4?Q)GU#+9AkQI%!`kUN7D%-XY#AJ}7drHRk(DY^$M04FksKiQPnV
z{{Z2AWcL?`iHD2jqNlAkNw&Gqfc&#$SBne8Q^b1F(^_kkeU5mc_yh40ai_RjyhglF
zd`Ns*+%JAAej!qCmi-TlQ88QO!gP!;5xFQGZBLtRv20J9?R42^i06psi<`ym;+5jH
z;*H|X;x9x`i|sMlPl(ToFNmJ@+S{@{?X{0&e=dF{rtm%o`orZK$sCa@qtfms7Kwet
z{^FtHVPctBAx;#hh{ua3iCoc-^_(ki5;u!&HPo(CxVf)`e4cjN&lP^Z_^|l6_*>E3
z-$6bsA8+b?Q{)m!Y{!Qp7f_<j<ps%hqS0iA-AOhVV`03}UIr^<oBKSljRrGlG?+ni
zp9h?ybmo2!Y;(T{Y*6?r(cJGr_&KtFAZ``8oFVHsn#<sQvL6!7eI10G`#RwNt%jMW
zT^7X`3D(<L^t8*klp@2cM039e_H5ZFi>HbW;wrIGJV)FlZWhh`9F%A7=YZEJe2-}E
z=OFxc*$;}IHrf-ipAugXUlHFH-xEI)|0e!Jw7vTzVmpz`Mza4!BG-(hJxXk=p;oEz
z>EcOZjkr);EONm~mbYHyVw1G@h&PM3iT8*Ph>wcD7M~Sg5Z@5r7XKuEBz`V_C5G@F
zne}`3i?U^R6wAa4ae_EmJYGCWH1~;6p1Ds1LT12}f0=lNc$N5L@u%Wm@ov%FM?yK~
zJ`!l|BZ1~V68MVJy)M2hzAyewH20T~o{M&}zkS6a;&8D{tPp33)uOq7g#2q{Zxb&Q
zuMn>ie=Pn~+$-KKJ|zB1d_sImd`Wywd|Nd4o6wHG%KlXRO60u>_LD1;k|p8*(cEuB
zcw3FPaf+WHR*5sjwwiBT*pcNg6IY36isy*t{uI)A_oJ><_#W{_@n_=CMXr^~^3DA!
zkPD;I{y_X2iF18W_k+xRE5x^_jc{|H3U-m=`zV|%jk27PV!6WGYPwY`exAs6M44}u
zc!7AaxSd43T=$ddek5|~Pulm2T>X>w)8bp=yCT>5WW2e*1#%@%+PNZE?WEmT93#fX
z8R9IF%XKpSX(AWvq`gt(YMit$7rF2z?fb+>Nc4-#XEOXXkxPxz{#?xA{VmveVmFa1
zo-&-vrjZjxbAJqWv+UQ!--}#wlj)BXA;V<a!KE`9K1;k-yk7jX_*apuYcl<@VkL?G
zaGgws*NTf3&J`~i-YA}@aIRg+@SP%8uB3gFh_5B4Tue(74jAI=tRXI24e>E#*!KQi
zp~8#B60x6Xes4#8BW0I~72-H?f;d^6D$W#76z7QZ#pPmyxJo=zTqkZ2H;S9Y9pWx=
zw|I@XN4!zoE8Z>MFFq_jD*jsBCq5%SFTO0kE50v&D1Iz@_Ys4-f0im{h?!!pm@jex
zEAHpE_ZRsZC&T-RT+E90P_ayGd!KQF!Y7MU#W~`9k*|cZyv1VM`;n^@ex|ri+#qfg
zH;J3Y?c#3n8gY+!qj<A;o48lJTfAR<SbS9cwfMaFvbbM-OMF*+U;I$~So}=<Qfzy_
z)4R`^tNVZXqIn*J`%8AQ$X7Vc{t^d@d|rm(BgB#7IFYZFGJdi+Rh%Qv7x@~e*<a#v
zu|edkp^QIM+$e4mH;dcF9pWx=k9ebavv`}hSG-%iUu=7y_16l2UVK^HFTN$dE50v&
zD1Izjy1y6{&2ug2UoMX~e1_$F$6aat>Lm>|bFET7y=b`5^Wm{yJQ`~r4lSKqU+=1u
zGO+Z!AEWx;u438+V}og(cuH<4{QeC?Y_=Zw&vY1Kv$ajfIBvb+QsEAkZXnXMt#=^y
znYRVy=?CIAgH<N`t?_uB7=ApCh9~D-$NFZ%d2N8#nvb%2a{_4d;-<p(mp9>9Jm-b)
zxh#*Ln=F&%&4=^yz-wKEhtPO`-rKx5{x;?L8TW93W!;0%VQ=%|>JZ?s_x<U3o&?ty
zte4?lz30O3<$>2)KiIMg>CxuJt%vO|Z`UcfK0_GGLw6G8?SS9Q1Fv-@%H#7|-sZ(^
zM}WV)8&TeeXcWuC*R(`=H^A@Zf!Dg_P~3+|qtD&Exa(m0%iFcg9aolzuLp_p?tq_p
zI3KuWm7)FI0ooWx_kif7D;S60ag~Pf(mf%+7quPfMtTOwapv|IoWFh7pncx>VYejO
zN8Kh2*K)vY`%oU|q_?qNZlrgt(EbwX)*%p&Ihykj>t*?@(>MIqnd5PP7h&G!m50+-
zt8}-aeSh>4fnK@+gN6+qTA17ps$n{O;E-V^`N1_zZ>u#GhTLP_(=ereDRoTu-@X$!
z3f9FtSvlJ-9}|44ueBLBCIYZ>ntwm86BJ5oDkfOPJ9nf;JGI|zmE`ZsvbM*6*4--l
z;cR=vYwH4F>JcsLgJAXgFs(t|*IOkYJUKVse&^%XC!L?lcVam^JC$W_X}`}Z%$Yr8
z-Lc(_W@(Sfvv28^y3W-seR_8As3GfeT4FobcH_Z9^~PB9Ay6KjU(v&IbxRjnHThoL
z-SOIrQ@iDEYfkL|ozlx*Z{JkB^C`3}Yinjx+BW;}=+;<sQBzGt_Lg+0m1Y=a(Y%C8
zY2KbZqf(j&&BD|}+g)N^Vzf1%+y|A?6r)mF43$!6YY-ZxA*htv36;{+Ew-<$Jfl*Y
zx5qx9N@;3So>3_cHRVaAG+<OpLr^KTj7n+ffGVYVP$>=hR7z97p;8)5sFVhwQW`j@
zN@>KXl!kpOr5035!$zgl9i6-bsFX&U13r~fC!tbm?X;Vnttm~ZL!eSRC}pd?4eR0>
zmC}r+tb|Hw_AU!*qEsohTB($VzD1?fQ!e#XN`pR?(x6mIorFrMvn|>jx-|SPDy1Qx
zN@>uiQW`WWrA|VnG};`#%t@$}hFYnV27M}}VW^ZkSA?Ka8uY1@I@{8WN@?1*&^J^{
z!%ZCys8X5-mD2Pbc}Ar)*qr_il~Tv3l!jWVl%_zXG_=31MrpdyD9yXxEvp?gN;A-=
zbfZyv_S><h4hfCY*w!LxlooAsdgeBFEsO8VX<A}crS6E^vCd_&W_#<df}-Z)rsjBg
zd<%3+cUFv#pHy*UJaB}wt=F-EtxfUbrk=-MT3~G}k6(+Uc+|eKI3DzmT@PK}8MBL<
z>=Bi-*OWh<fBNjXvx9@^vr0aC(rN0@DbQp?m9)c?FXdE??edb<w2eBh$DRO1(m-ry
z{PBvw&^O0E^JJ&iN~DE-W>b@PJj!9dH(v}L`#N+;i+4HOf>0q1ZF}bJ;wCHh<U5|$
z=)>9G`5QWkIJsu<NA62;{^P~5e}mR&9WE50kog8KF`SV&u_v`gAB6?2Q9h{aEJUuP
z)~H!0Gl=k{*623mht?<;QGwPdABsq7jpC}ra`F-6X^rw3<5pUu&!Uk@t<h^yv2zRl
zwbmMa8o6w|xsGR6q&50B3ih-{e}>p^YK>A5($gBvLW-1wYK?L^9-r1IFT?#>qjS(K
zPiu4z<G!IaIsl=r)+itO_OwR7KvNT1qfcQh4yZMHGMeer8l@(ePiu5Gv;HTwMmM5}
zgx2VlEFh^h%CCVwtx-M|<I@`D%6mSo(Ov9NQfss?o0ilXeTaFJTBA3xqNLU+pOZMS
z*61nNt3IvK2U)UDYxGBq_Gyh$Fz`FIM(;;$Nv%;c-bt;|U$A9Kt<ev#YyNeu(H>}8
zLTmIPj#pA^^kz2u8(O2&QT@N5HCn@FCbdR~aXb&GHOg-gKCRKe(oAZNo=r2UHTnw{
zmDC#LFaAEQ(G~2|zo<1@#-g51XpKJ1@i?H?=xXltq}J#;+)GKVQ9ifg(;B^)W>RZ(
zHG7oQ8vO?=`j@mu&qGe1)@U8e^=Xa%fP>-F8hw@VCnvQ=2e89Ftx?`Z@N123q3zQe
z{T&<X(;A&i+ov_kMeqDtqjBykpVsJac+B~<MoU<}Pir)T`F&cW|3TZQHCoMK^l6Rq
zZ4bZJ=n1raTBAI!T4{~WV1a(E(W4mP*BTwgF8Q@axzN!6aIMiL97a!Tv;-YUYK@w6
ziBD^k&nNk{M)`c(0kuX8QEpOev>hjlPiypPX7y=}7I5VLIjzyhnAE2=dNl2Gl3JsD
zYs#-R%BQ#dTBDb+YM<6<4x8rF8pZdGR$8M)Oz+bgoyz)rTBF5G@6#Gx#`^qPqobI>
zuQl49CHS>QH!_7^Yjhmz^lOdsR$D8r(cYY$ey!0gX7Ou{p3fBjCauvdR`1gq9nLZP
z*R)1?)=6lMR&uNks5RORwfwuZM!BSyPir)v75lYDKf&1rTBCQMb=^wwuZ`9yHAx!_
zJ7GwzLO9DVY(Rm~8l8-wq}FJvxh3t1gc{k<vyn3?63U=(uo?e**iRv=Jvxkv@n{B1
z#%8a^4TK^-P-&0J;`1#>BJeP{qHC~!?egrK;a>nZn_=sjuEM0-4ZDe9!|~4^YtlUj
zFMs<e;)8>BJnJVYuM4WngDc`gg7(oS>^Rs*Fzj=NjWc1qOnnkAb}#yAk8i&lc{{=T
zH-^n)*s+;xUjdrc87{VvVG~T)Nw9fo7~_p+NOiK_8_`rQs~zJSg7zd6wgT04hl^dx
zu;WZvMk?Mn#eOfQ@aJSx+^q<@0<M_CpHob#!*M%i7+g;Xe^#2l7DM>6(g=SpMED7C
zv1{3z%6yL4bFd#~*!gIdU1f5dhF0;(q}W4j<#f}-O5B1w3J%iJ4C}yNe*l|rM8$q%
z!n!c**$li*1y{TZYM?VrRz6&DKV0!DYIWu?72luvhY5nB=ZriCZA8%7aK)>Uai+<5
zKg@eg5Hij*8J~suG+Zyff$$;Pj|qv*elo2eit9Zbq3<D@&nuKLqE7`vpc{C|moRq0
z-`9wI_NB<@p2l!rsq~rRg4lr)`FtjgPn4MAg1EQG*Jet1&plCGD$=$pF3jR$L9f7m
zY~M&Evd#bT^u3(%j8|wk6j%V)pGg>*D0m!<Rs{#SB(ztoX(!VMT#?ULGJ2q=rk#9+
zXBgW#!r#v6ZHt4*XQHs1aYU^&g)K)Odw+BW3wr^fQ&G@lxZY2|Xn>~<uJj=o?#T0f
zXo-A&ka4ZogbR@9e7F+cqD}N@Q`;suXIaS(u?_1?8}_mduSfX`lWD`%D2bAtrVV$(
z!-qV2vkjEw{0*Gdi@Eoh-0w2?N4PJi+;74223#q7U~>H(7N6&^dhtxc9_a6n(W9C0
zDuk9^#?+hek8c!3;oLfIG<B3Q!(XCjA+>2?Z^Xyol6B00HO=H=9s5lMbNK&@=+Bso
zbu2+VpYKT4wE@=IiCpG<>q>ln8GZemE!&BdmzmU@W0^Sg0%loP`>TvW2sV@9E_i+c
zSHd3(6MLdF(zcpgA?%6doE^Y6^9=^+dxq`k92Uq%zXZ?IaHi3v93X4JJNQ2pXAS9l
z7TckFnA}0DjzLs8T<=ft?=S@Lz$_Vuviq1vE^t8dB3g|xdb>CzDf_7d(iF}l()a9X
zhw@n-3+F=^Q{YVDd{byFT*(}N;V&i&4>VxH`->iU9U6Z<^7CO8oDS@Ph<COGIVUN0
zIq(j|^Tni@Zal;=SwI8+S3(lgI^;p+_wuH!fV@+KRiymZAoJEiLJX60bZ}A(b8u1&
zb8ss$%t32$E=!7Ga&(zZVwlV(F-$j`Cx$uXBYZ@-Vwl~~=%HL~mSUL3xCnznF-)Fd
z52bD;#V~2$qn4jNgUpK`6vJeoQ<*3LVwfzz%>yw^lV=bnqva&TFuC^zvrq&XG0ee!
zG0b6y`o%C0Z7qg5+_rb4x4%Jo=~Tx26z!x7KnxS+hlr#5UJTRvUnGXvTKTe-?q$)p
z=w8OYMfZ|gm~C}0d-}t0K5i{TDcwuFsFKjVEOB)&`*^yShj<c|INW`@m;Dk2wbs4t
z@9AEay1JJG66yT9mjk^*se3uduW9M&UJh=pdpX3PrqC#3;;kCL?&YDabuWkUWxV07
zRW5O{HKKLMe@^$37t_$a+=!A}Z@gH7_y)l=2Nta456}<;A_|Rn8c}S#Rm3C4I}QKa
zY(=o4AwjswXA)j*l`U<O%fye*$W=wSxuy`k+)!dn5a$U94e}MK$K*$FtIaIGf!|_$
zX<Egz3bWx9<ZU0qgK~r9eteuj<zY`FJuD2yjg6`BsP-Ul$yCBYql4g*-Vn(kxSBUa
zsn)h!2M-%y46h}oR5qLA;1l@pTA}h&z4T~Nsu!1REb?NPabp;q?d@Q;p4XU^zaiJb
zq0UW>^zf<%tt4(T-pK^NzL_NS?DGtI{sIU275>;h(jAdajr3H&VNMVloK211fUx4^
zh*WVz&NN-E;&{+u?-G2~t%J2fa%i4BTDN-0qA}`bxEx<}8MV(Cc`G7rgF`VKB#xtB
z>&Klo9ELV}XKXWi>;1>8p3*zhGU@?ja8nc`(HK)eC9%|aPkaz?M|Mjp$qRQ3+m~zU
znE(eVGhDet^NhwcI1CZNOLC)mM$ZWtQYB1np<%u(T2+L0#FuO7;T<OkC=eWfOrk&w
zJ^Y4gG|za+!-3`uA?Z+ZDs+m9%pRD7fQSMhUr2L-KPcEjlRGGpjmA1S9JZXs+)XT=
zq(d;l-D5-xljEP9q(P)&%A{~;N7y>JEH?U8w+E>$^z4U2H+_ee6-V)FOl`9Ww#Tu~
zfS@EiZYyRHd%f`F(KHJ+nT=m}*$n>2?sWq(8u;F;n14<K)XmF1!7|v9o8WksAbH)0
zwi9>4rDC?4>%taV517a)#DlFOY4MzyYm#rN2*<eKS<0Z|B3x3oaG?0r)to2j`3esE
z$9&mrF$S7~nZ-A_v*8kPG&nDDQX%+#hpNbAHhK_-pOce*-n~E(1ivD9QS{GD*r_e_
zb1EV!vBrxUQP4vF2G52zC;c1Y%(S3~rw>yuBI)NmHa2uO=}*{@&Gc+Gm;UFxw8%?;
z!bV>Dc^H_oke7Zs=Jot;f84{Rqn8$W>F4Ro%S%5U^O9v=9F7+HCnRhf(|#NEa+30h
z)A@f6yr~d$!m;N&)Vz@7krsB-v?LF-X~}7AyzaDK5oqxaF5ibl7<0i)NuILY4FQ~%
z!{B(Nl4F?4nof*|Guoc?Om>Yx3q6&tk=8=bOxH+lSqaZ7IAkX_nDCWrjppZO*Eq9<
zo=aV0O$$9cTw`tG6WttiY#$=Lb|zb9PO5IpP7Acq<2L5Bpsz8fg^h$F@9jaCFxBXh
zE@W}mlw>0-lZ}MrB3tV=5|WGbY&V(fl0u1?JLX{gt`AuxaZechZ;yaEjzQLBVh)^R
zEw@|fVLK2`tTWyz#3tjdBG?8gBht%Z`fg>!Cy?T8IDE7bADRqXCXoEzjdQ~8MtY{h
zAq}C=-`(coB#K#x=|W_}v2G|K(#sx08F3ty5jnAV&NRiLXtQx>+^v-|A_pPBxLkM&
zIU-gi!7~i<-_}Ua2}l5Adm}v*h(RKPCk+!$4-ae@dmHI_5e^+7c+evJ=0<vWgyMwe
zDkIY1VaGA!p>_fs#+x|BG#~qc9v({w_l_eb_dXwZVc>NajY@QpRboR%Zf1XTkl7jU
z!inciv}<!?CK}n%w0AP0PHk@Vb!xNe)W;^#3__hkX4Jz|3sla`nZ~pmg?f$hU%4PI
zp*q8s;V5G3u(fU5I=5{b%|+eWFg%q)2y+>g!i^O0W5kBmkw*5+L_ULv=io4KgnG5n
z^y*IZ0A1hMNYDMISChHdzVgD^t1>u~h#vQXu+n!yxba)Nh|gu;hEAHfWr9$4+ire>
zhM|fLjr4p4*IK2}NHH=vjJ&N?(o7VCC&NJ{ZI@rA&_pt#5)QM1Q2#fW{_~-3Q!hR2
zI0lJ$)p$=NvfbWqXyhb41P*6Rg7ej6^*%3jmCEDIzpwF2iRm?OL30fiTt;xhaf0DA
zK9%fdYMaiPaz7kW_=c{Hmq%xTDW-~W=kb=Q<S-P27OiWf=WtWzWMTta%Bsi<jsG;4
zsLP~h#rK+us|dFTZ6yxb=>4YRsl<E6TSc%siQhritgXZ$Z)tBgiDx9cvJwG1Okm>M
zWY|m!juHgOZpOFa#1^m^%8s{<N#21+%*NJvSTC#jW{exY2631Y#5&_W-m5TR^0|SD
zHiyjR6>mtlZA2i*q;wd}jg5&?62Yx>552U$b5y|G=hip2MD|3W*+pKk?QlQP`DO{m
z-+bYF6v3@^56uZ+AA)%jzy$S*37GT@<izkoZL@>lLMZA?DmW&CTa~~=m1oQY?fQU;
z<>Y8PVwi(wW84V1Z#kkFJPz(#k7!0rf<tqN10MNazufNv{5YKn2SvT_R5diZhno+k
z^v9BB!<8LO_wb-4u@v48|M#>j(Px|eWw{vrUH(JE_-)2)cWcEYIk2js8IA8$Af)ag
zOKO5U=x7|YB$mRjj{lSj<UvdGMkC$ym*ut{4c>ji9Kwb(pEllT@HT!@@yl5Nvz@0Q
zZ}W$xA)MdIc#85io_?moHNf#SGy#=xvhpKnD%=ThC&Dd<<42OWG0$SSrEp%}Rq(Hc
z<GI7zyfhmSwh4}>1fHF|&7X()=$Q6SxVz!*h2x3A+gQeKIF@mvFWfub@T~AQ+`Die
z!|~|<433}596)}&2jTcpoC@b{EURsu&oGa+{qTQV+5J#PDcoSVp>RA`jDf3w<MHop
zY{$Xcl7{pda6DUin?I}o;a(l%;pe`Z4##iB+()zFysa1f{<g7QZQI5&yc3g`k4Gcj
z*>F7eyp4XkU&C>Jz6{5^C2zpJ1?S)V^KubRYK~Qnn!Z;EoL~F@3x&Y{>B@kQT6WlO
z7-=-EAPQ(S0ih0PXoLYfg~AY4N^{ajLIr9C1nnH?Y=xaViZMBPg`w_Yo2pgN>MMbo
z5)=TPa4Zi}c@$%!fEV<W!m~n|V0b8$jv%%bf_xTjsC^~8rAaSCnb8OUq7DcEx}`a&
z#4Ru8=4YmuX<o!FcTh5X5KDm46Z8lb$ciCC)v@F0rWB`VDAEOO95S&Z>}bdt9G=*r
zV_v8OTGqWZlvawkfhJ|9gRfHP+h<sw8$~3A{x$@R^ps!d4<qyGS+3CEdN<Y+`b&4d
zII9qfQ|QsTfrQW>(*OM|=yE|@i@I1VF_h^JgrMLxLVxK-=r2V=e}8vHwN6fG;6bTs
zopi81^W@|H(?WkJ1Y(0|S`X)0?yheL{UO11(zkoYB=E$^er!S^^!J>Z1P2lN%W!Uh
z&>sdiMM8hiw<^r7qQH5_?MPDS57lp1`yNiTPvUbwSGyi^BmN1YKa_SCB-o6gW7>GM
z#TEK{)Ggq<h5nHDHdXj5uO<Ja&>yn8vWNxF@4P+b6Z*?=uA$Ihnk)48s{;!Cp_psd
z+IePYNo(*sh5nHKe)JaFbjT8Mp0W#}WY*4ss-S0k0saK(&Ogrbg#OM67@<E*)LV_v
zA64K|AoRy07{Yy-5c-35W2eGU28;orj3YvwaCjRt5!eZeWfbI7z>yF%lpo5S5V(w?
z#2!Xz4x}(2#5*DM2l39FP!|aObwVA5%FzkA6MkfBU9Q&>l#4oxSuV@VfY2X;s9QG(
zC1Uq0;gP0P3jLY38KFPsK@JH0u~qD+TYn0L{z7b=9V#der5E6A;0pac{GH-_1!3og
zwKz%QJSL&P=gle8C-jHW-GeDkp}&U?R@RS=&|fIE0ejHFWWveUC-jGseoCP~PulUf
zs0zEhy>knM{vyt06#8@aQs&Qj6e52(8~q6)e~=xe7s{?Y!Ddk8uU#QBWu<0g+~zl+
zr_Sn9>ix0vX>p9qFn0z(sjfKGr9eA}1IFRS{`bbrXt_c+ukbh&(#st^l$Iuez4O#v
zv@t*Id;(#-_Rzo!L0S*RM4V~kp*@Q!hIzaca(W@j>G^VHhMo733tD<^jrlx%vWzt6
zedy?UXH%o2hjXxnh=M>EHw_cYLf;{m_g^B9_q`h4f2$gvWaSPng!kXCc=z2}cmLh0
zcK;pvb&!YqFBh)+r{(3^T$}&b3Eq8|U|sdUPna&TPKdu_2NbFM-z!O%kdFI*UWe}g
zRi!z+uy8<~Io?n?u+H4Z|4}+~SklF}1ufpVygPA&C}?!Y9`)Ib-<P<Nnedo0{wM0p
zbw|s1Uy%ERI&+7bmb(8kfiZ3D<J#Cs1v&pIt#qE%Mqkb!`_JggU4?q6D|ai|5jRd{
ze@5oHH-*UxG@h&!H;Nr`i;m&^<&At!3?u*dI&zlvy^b8_0Va3=^Pc3Q0%W21y^fqa
z9^dQ8x#RF(r6c!4Jf^^Tccplj_z;PwIesOY^~Ld_`mEyjld#_s|DbTQo;bokQ}{m=
zo{HZenLb0zB2jOF>_V}p!UxJ8Dw_4jk>0F3j&jVp<KRT4pQ&_a-EoB1D15QPjlLYh
zS15d)!i~Nh!Y@$xc7^W{FIV^;*+yRu>2Fc^-3q^7{H4P8$>!UX?Dw1EJK`te=VCU}
zFkMH{=*XeJy<{IE8XY-=A1?bS(dft_e3I-+aR!O-xw03CW?gcGuavz;^mOGemc2{d
zE&f#enfRdih{(4^*$=bcIQRx_%%gY7DCPwT_oZm#1xkiTNu(Pj4p;cmB+?!$PFDCy
zB+{QPZWK3(yGZ2QEnche>%}`nZ$0qWXrmo}CXw&2;%5pEA&&L+5{(`l{3B^2y;=Vo
zJVy3J@kA2&=8|xA3iov4&QLgCmSwsd#G4h)H)dJ>!{TqmC&d@VS4D4K?+<9heWh@|
z@XB&B#axl^t+L)?5^0Z8_!!aX#v#5^@pBcvK;)~WEO(W7Hi`5bNtCxk;htXH4YF?%
z`3fl0-%BF>^9p}i^w#lyU-4fmoD0>l-Vlj=*(AytCXQ72L=x$yh_#A0>v1EWS$`Yx
z>lA;1c(J&ZM7kCd<v%DMNFVNP<umJVquf6$|Ch?w2`>S%oWsQ9#Wf_-+#;IwtzjGe
zHZYj&#`hFQh*e^Xc(r(=c(Z8MsYW^X$;M@<X$LMh4AE3WBr(hv`F(=zEfz~ezN^ph
z(IOw7r9DAhAf6(gCaw_A6xWI8ix-Kz#cRYLi$4|b5cwoN>wQjqQG8wez4*TPq4=rD
z1)P|l>uHgmZW`APpxs^UEqXd>Tt|TMRpKnMT3jeD7FUR?#r5L3A|J$Hd7H({#Afjt
zkq>Gx-7VtnA|LEv_=DoJ;tS&I;_pSi8o=~j#hzjxkq=-no)0;YM~b6GK8(R|J~Tm2
z6OR|?iVH+8y~1>-iEG5QVq3kmtqQ+Xyh6N6yk7i?c$>IayieqU2dwv1@eT0{@oUl3
zK}*B;G^Q^Q3q`K;!0;Mzp}1J|bk9zg?dhJKBYTs$S-f1lQrsinDBdpqLVQGgOng#&
zR^-DYY#$#WA^#x$N&H0oTy*$71L;!4_F|4`zK0;bSoRQcxX9Ndn18%DL!2ef6&Hw0
z#X51dc$Rpcc%jHOG*~|05+nDDd}x)n(ai?`LpJYuF#H+uWpTgwj`&CMWAQWbYtca&
zEGI+E6uEu}!?~Ij>FJ!ED|?f;S-e8LO1xhDiFlWIpZJ3Kiukr@^ts{xRQ4AlexNe#
z2#Yylp4d$+5)To%-V57r^t{2NWRDe(5vPgAi?!k+(bGL^kiAaaAZ`}7i<gU6ia!xO
z-7~KL$96p+dOBxM%6>t7Mf`*4>74ytHkSxvIT5U@LUJ)CvV+)3>?wLWXot!^OdKm7
zBTf;gi8W%ac$&CETrZw0ZW1?(SBO`MH;cE4_lpmUkBh$*pA%mc-xS{wxwZ`Zohjyv
z1!7F>Ee;fiibsm0#qpx2dp1M1r+a2})={6Qd$vsRp6=P1ve$_hh!=}o_=fGhL%c_P
zKzvMmLj0ZhlK7VRuK1DoH}Ol6iyO0^6fs@Q74yX&Vo#B)@G##|Vq6?AawQ(ddpc?L
zvOS%&b+R{z7l}U<FBO}_wt8uvPTFmX=PEy}??v%-@%Q4v^w2{5UXJ_`F<a~?b`^Vw
z{ltOdNU==h3PUV!g?Og8PP{<8SiDqh63zVw<iA$-P2#Phxi5kE`(!^NJ|;db{!TRa
zC6M0e+k<WO&c0B(uSIiz0_n{C2{4D>%fURcyBHJuiUUNhro{Bq#o6Lq(bGL!CVQp0
zMm$G6U)(I3`w=L&S$2zP?nfZp+>Zc%rf{Qs58K?203TL3S9W6i{vw+D4zRzHZS?G6
z8$El_=+=WJ_+r3(qs6h}1aY!>ym*pm?lU0YDY8!!SBPuHv&D<VABvZXP2$z!k3@5y
z0p)wTX0I#!_u>cQU&IK%$0NO`Usf!;L>w)S6(@-1egpCyFWbBCut4@H;%VXv@l0`@
zc!7AaxLw>KUMYI_DQ=YQ>72FIGkaR`M$aDYGxsmRHx>S#_<`6~-@Y@x({enziQavU
zLu3yThl@vvW5n^|ByqZUf;dk+SzIcb`yZ&+yWg=%;Rn+{GxtG|&)f$AxojBQ|ANRh
z!f2cO9-z@P!?A4^`+}Xy`vzcp65-x`k0OQlQTPbiBgJxsbNwvlpZR~-I}`Y*s=M#s
zSu<G(2}ziQbwa`>5JFf)pb$tHc0_`RVhIq!qHIDCR3y=&rHV=tK$0M#u2iYDYLzOj
zxYnw*xYSxfMMXtx)wa}!wl44Qckb`b+(fK>`t<XD`n<3AlaufH|Id2QJ@?L?J2U4e
zIyz?+vdwc4q_30Bm9v=t8gVO$cDV)?{kMr+28*_N{sD3&EZQ%KT=k0fF_CLt(f&;2
zs#df!#hzjxaf}!hxt<mC&lb6M73~W|u3SZXlgPEHXghjj56XT>e1gP&9g_XJ_=)&8
zF+<Ne!eVQ^F|IGgcBY72wu^R?_=fnl$R((l{w>k03Wt7hDJl9LJ+E72b9pHGKN9~e
z8eMw$Ct=YSrcWnP4{jq3(S73w4DmL>5VsSCxV#v)eqIuhKVR%6_7#VUBgA5{R2(l(
z7N?2))fW3XOFUPcD=rXMidEt|vGsG8jq-02H;X&Oo#JlsW^s?WSKKG=7Y~S!iBF2p
zhzG?N#h1my;xX|9@niA0$PbM<4t_Btrif``rkE}A*OM$45%a}fVqdXP93&Qt{JfXt
z$BUE2Y2plVuDC#4EG`vSid7<ixWjtai#6g#ag(@N+#+rjcZ)ZRd&IrsUE;msK9N5P
zV!H>#$HXVaXT+Dq!{QO~sCZ2LK>S!dE}jrS70r)_&@O*G#P<0k9WqnQ7WpF``Xge#
z*h}P(a+qEy@&`S%`Ab4_gxLCd)in8Mh;zjS;$m^BxKgYV*NN-JP2y&8xtPiMifdN3
zGjIQA`c5sr#_)}<69yF<rj*%w;(rJMkGRY>NOa)jD};k_UgNnjAHRR%Y)-T<9C$lr
z6)Ry~seRqW*Fh}iVPJdH5S+RZHP4Qo#OsT*IcbyOaMyPb^=-my4eMiHochj1+$n>o
z^&-AMlJD%4D{Z+e&U`02SXMb+znsmf<2*Rr?an&gvLcw1Y?pqg-AfU7${=c;Re*eq
zXmircs_gI;%fD_e&R@h?AKp&H>f3_2QwC9ME$Z8W^TOGjw9Rn1`?qN>&S!Lr_2Kq4
zR^N??J7o~H+77_ln=Gi!N!tb6UEjV1_Hkl;xNVBncPHX3!}-8%{V>al;`xcQF^%D;
zqLc5D(fHid$)q&qdqQz1Y3LYSe;fnkICFah!QH<D=$|uwJbcW@dG!JU4*N>LY*na_
zbJE$^CO6V+V)nn?$X5d=rp-Upb&8bY{i>^+Qy->A>>Oh9LG<sfljMW0(~#35@hzt7
zG&m9|G;aI<fWpEdLxw~mMT3im4mJL-*L6C=g<<gVo_!8Gx=v?Bsq8crx=zh^CD$cj
zcI4D|uo}i#&-Z_GBD9@)H9p;8Yjn0%QJPur%}cA#+1a~cVN7x9=4kJx4<_VnomaXu
zI@wxKdWw~cMR%#ilxr1Pqf2dFrW~lqP<^Q()S<p(E!CHNd0Rpqiqo31w(PVrwr1{}
zZQUHLC{3+@6#7l!`s5vDUE0<6Zkk)#zAk%9o7$AEZR^__6{XHGMW)VsIvYi%&P`cR
zWJ=%W+2*T<j?i<zf+ADMC^98Ok;xA=rUYm*b@O{;icDAt-Bnj-qsY{GkM}DTnGzd2
z8%3sIV`nKc`HUh{5Q<D5qsSEeN=2s5P-F_a6qypgq{tMADKZ71$mIK4MW!U9$duqx
zWb#0fDZwZ**`w3>D-@ZMntU!rCVxzk$<yF%^4Eo=$P}vc)_bJL)V47kQ)J5C>8WpT
z6q!6N6qy|LrQ5q&xo6B-7)`P^MH8gb<R~%)T#8HqDKhzEicJ3cc1^+U2`5ox3c3`T
z0xm_SfKg=f#}t{`H6>i{k0~+*TPQLGT#8HyP-OD&3PO=7;8JAr*SBdJG0`);O?@z?
z$aLC7qc>!wG-lK!G!2faEe(wM(;CXA2bv0EDgBg^iW2^&!x_CM?Hpsh(#h&czS_x3
zZAxoQY1lbEqcH^4v5M04hE%jWw=`u-+ghuSb@1AEdN*`z+#G$u+F4o=?F}`xvXV@x
zFJ(e~sRPuPrX0*^T+yj4w9}|B^=_(<CO0-lcXq0XZh`jFj?&RacPVjFwbc+!ob*7c
zw|09cPkn_^UOM;ST%)|SCmK9*AnMkH8UrP!<bSBdbavG0-5yFzlg4&B<S|N2ohD^A
zdIx3Hq&4k`jw#Kon=$t3=eqs_Ev89h-+U!)(h+DeL4683ObJk9`t3VyCL}j+j`nJ(
zDBT>Lonv2P%B&sHKDY*X^Jb4p-jZdd)j$4rGBlg^zxxGO1gZJri_gFKqWW%JQ0?op
z-^0&~Q%*(NI|#ffb#KsZnvEL)=r+BMTUQ@HQ;X|1y$=hzO&21A?*^2L>o)PTEZ-kc
zBCgwHK86YfzQD@|bep(na9p>k28Dh69M;iox*tVb=r-{e_;KB)2Uz_R_}5am=^#pB
zT@rN1(QO)neRFi1?n3I9b({FjWk<Iu6*<0Mw`m-@;?ixRE{R*W=@N9y(QUeiX<yQ9
z;xF%Q-KM_C>*zL3LRVwDP2G{@D|MSF(&^G|;(H30Zqxnf-hWrOi60rpbeoQ|g1BxI
zKSp=yHl0dyc;Xc}V&1$^Dp&M(={8YI%ca}Yi(QNBHf6AET({{nnsMDGe%|`kx=m#`
zsxI9oen{!oZQ_S}Zr!F2X`hjFB?i@(x6x}QuR_d&&Zh9zuB+AVO|%x*Z8GB>*KJDS
zUd45rMxyM$uG^G^uEcbk+H)u4x=ju2=9hGveuRPf7j&DpW6xZ=O=qyFuheb2hMD&#
z*vBzDwS>DE*KK;9sd3$=XIWKTx2Xf}NL{*3{IdVQs@pVxRmF9i_!;b1>o#4;gC5sy
zI?VYK*KG<h^|f~W0dL-n)T?O5b(?<4J&Nl#y~Bq7CEcbKDCyE|x{dX^berDbV7PRf
z3OKMX-KGe4*rnT)!2C<Rp({`i?hnI9xl=CPrUUG#OSfqfZI^D-uUUSjR|j%vcpeXx
zOSg&3gt&E^E~D+zZ7OGZmu^!hmUrnkoy%c#={EhA_Iht(74{3m96pP-OSg&VRSVsw
z+u49yx2cv6w{8<<k6P$9ea1R|<V_0Wov1JGgMbzEr=gil&lMP?7m+)Q2RVzUbe1vc
zN2bf*2>O4544IyH;rXIvR=Tp3^@zztgOfR4AIb;dNah=>LPX5v0+$ck#g2{h`3VlA
zquZ2@%Hq0B=33&?ZQ}PV+`3JVaQ}OH_-28ZP_#G&v7n#TXJ3SR<GM|spklXfQx6V|
zOSdV&^nXsb=^kcv={6P8cIh_pTTE`<regN`3U4?Ses5lW_!xWb(rxmixBp1DX$|wc
zbeq1#_Wprx(^9tQ)@`c7h_}#fI>8)n-6lSuZK2!L#5Uc!O?~L7^|n6;6T_ExuO~c)
z1L)RmTEHA`-KHCv<KLv)bRNglrQ6htWA?A<Hu0(x(``DPBk`5GO>NQ2ze~4i4)>tI
z7v}lq@pOhzKug`G(>Xgr{$}*93%}>nO1BBi(?hpu5Qfx>AXuIVReYe^M2$w5Zj<>6
zUklx)YLq;=Zj*ULQXIq)wZDQzdUoMqMK_~kG}`DfjfV3ygl_+Z<Len?6o<Y8`x5$g
zqH#}&$@ehq`|0}>o%fWQeC<&+7t+dmnmaw#=rMU~t#15YqGX)7R^NPt{QdNeH#$j7
z&O*q4n7#?d$BS(leUt~2jMImR@)a}xBj%fA1eH3YrN5(B`FF5ula22J^e6|RJ9U?)
znCke5hTj^Y?$T7#*Iw{+L&(38eVu9)nD~8<bLsmHE1TN+F6`gSuwO*zzGQg?w4Tz<
zvbngr{*C##+LLFRsc!;&{SflG#-yjrC?vJR1GLZS>u7vNmFZ6S_&tDpei_kIW>lHB
zrQmrQLicqLSDImp@+<KCxVbx3nPwPqrKe&3%($S+G{dMe^+`nz2C6chX$tbQ+Ihx>
zf@hk7>tOOL>OE5M-sN`e6UGLc=fR{TRM)dByw@Q4YJ^@)=-rp^aUcS7AB?LIcd0UA
zZB9o7##G0j(n*!+=Sj1j>TW|-x3D@sDUVh6NbBl?T<SBfaMPFl`vjRh=D#1)#PfK{
z-A<(sqr!&}`Y{U=V-<5@w^sc;=2B&1wahP7rYBOqaH>3n>iD6vt;*!=c3SJ|+^S5!
z!TC~XDqG2({xWqi%J=*n-v2`6&ourFBaCO0SqKHkVAvx+7p0`i^xKq;%*c`Ni%h2=
z*s4rU7ox4Z;IBRE+9P&inCZkmcH*hjN1RSXQB^5|>BP4YnN5S8phnb61gi&2^BnYA
z$5{H6)Duo=%0pd&P{3U<rTA6<MpKFx3hsjbUQF%5jK6@lU_W#J82_lE^kb8oZ7eix
z6tlpg)N|oB!}Js)PawqG_#3Pf2v!fa(P$blEgem*gS#i&a0H*?ZSlkL?g(}%^O2Y>
z%k*~Y0ao9#XZ#7lFq50J;VIKIehlV$Hzgfzb13E@axQ``%j6u27m=&Q<O=do#AmJP
zG(RDeF4IS;qgWxE-+*u-g6VVt2gvGQjDP$*yd0JzQRI?0>VFQ>Z$)~wo$g)RO5SLp
z$~$EPRagT&CT>*N23Ia`Ox%b^VL)8mXh2-tXg~{bqryeFB*evyI7BQaaU&L!xRG7V
z5jQFvfoqsIrcX2s#foa#0q7Ia7-%$&9DO2N)2NUKI<8X0ksaVxDH`BbDH=4;tx`0w
zrApCYkLP>nc4rKIvNgoxnTXCXP^AbazhuhrjY`q~%PK`Jl#BRMdlK2A77|6?;QeDT
zEB^266uA|N3f*c$jv~>3mWo6aC`uicJRA~26YxROz?SkugD5{VxTV+-?ka|~^!)ea
zhxoO8$PevC&0pU5*%wyUCN?0SEkVTCtq4dUSiwoOi2}I8!d8R;K>%W@iJr;g4Db?s
z1L0az8F^eA?<9~&um-Gdyt$eY7G#^#n;F}UV3HVdy3<O$D7I`nW`U`+j9^_@NV$}?
zFrY1>#zfB`?CzaOaA%nrWn5cq+;Dpu-+04?yngaZT%ORqoz;x+S0XTOuD%lyt`o{!
ze6z?7LKuMH+g2#!5F-(cI1wY`ZDV~i*VkX^q%guxn<f}hKm8;}!=+Ba&N6gC;J)J!
z66_@wyJleyVQef}gL@HdSY~(a|M=zy<$2(djznCZhhxDuc++NTV}v(sFph0tgl|Y7
zBY-<L2%gYri-0LX@K(&I@i3B!x|A{0OrskD7LX?Rl-tzE2*0<1wY7<-j2~(|jJ#+Y
z{^pGuWz!*!GegKMDos5eTI~>$91m1NXlJ+Z`I~9;(1f5Q!Ud_jHPb3W!0h26;?Xf}
zFv0*oG2i&1g5f%1o2#88<~o~9VGNkr(0gqtZZUAqn4rTz509W3W2h;RyiY_mCpIv`
zTQX=$5sOW98lk~Ev4N4R%pf5@BYP3BSUv~u6UWcU=f-~qp=o?#gEMuxa(;a7mT^c5
z5OAR4qhO*Og|E<*V$uSHlWIyWM8aYO)aZ;K+q@MnPIC9k{V=(4c$|P@?u|EP1qe9#
z3=0uQ#RNwZBX?IdBmB+=j4joS^g;+(tEljSgHCHC0;UUA3b%c<$Cz9fKxSwaCKauj
zCKo--*{zv2=VFSfX<!%IOAkjC^MIEI`&>si7@3TKNkrJEJ^aofnC@{B)gf?y$gK$2
zAA*Bp_6NITHoo&UqoK3bIRA&TORR%qIt_srG?MqUI3J0*2tmu-vo<qciGXvRScu>x
zam4RKKzDamGs5>dIQPx_#bz20BcLGhj6016r#&up#9ZtjDml7=5q|#-m6+T2W*RRb
zpb~<&`LQ$_?J&3H2pJtFo*c+b42q>eU5UoXm;)+EG{ztpc_l`8CfQXXl?Ja&wgW;(
zG~y1Z6*&&mZyH--*-@TG+=22mc!Js$qC5=-Q{FMOEB1x(U@SYz)8IKBD^Ejb`_T=I
z{4JJ>3n2~uz)}_Bk_{v7K>N;xK(ArEa)$6G#a3IQ#p|ZyiC;y7b{^L?^vw7L!$g;w
z2@JI*XU3xi=c38E=3D_>FLUUunOMw*@z`AL<S_;k&4$B`)Nc6CTY(_Dy4vd0?A#V4
z@bX?7>}2jR`0|ev&=fn#KR$cq<i$iGQZY7YX=^nj6k@@tNbvRF_!;5K`#ePfp7zG?
z+!J6|oSij(ca!XIJ_6=hbu%M;0ry$!s?9Sh#4*S`!Ff6|iCR1H%fo<XULH6cJ}dEy
zSP>R88!zDu96??syk2u&@pTtHsi|fpf`Gvw^cqrA&C_9+@s|;tzsSF@nvt!xpU?!|
zQ_YCx<DTl^fC4igIiJ{Fb|3`-mqLOcu^2@sMtazOXO1vC<D4Y!mjE-O*ax_|nF}5d
z4X+N&=ekOKx`7V{4kDmELOb=Td12I^e7b>=JI$V)MQBe@7zR%l+$Rw_mY;5L4xqbN
z=nePHY-C(MsCD1;`hDEIevd$>9QmLV8-hkY==cV_k}!cEwz?9He2_`J771Gruvdik
z>bTjfD)bb`=eUtEyx8=98h3D?<L6%SoHv;mv0wYAyI%W`pL7@PyMFB>haWRY8zQZD
z^DcA@O?<q8k$ng)<%2%vPSSnAB(28t=q~H5i>)r*Py|VIC!t!1jX(>dRU#8o5HM8<
z?f=JS|F49@w95#09D_vgyNw>}T;dr7lZDfipEBZ(h~OkOenuE@5})i?^Ui=9pOqd*
zz)Rs=boU?vu39rl^C-%i$<kE_E@2oJjBn2(`Vs<KBJ4R_JA?cf)u1;YY+&R#0(OMp
zG-NZZdzGoXjNpZUZj^Lw?3eujZU%9)siurzt&)lPU_-FDJ0(Nn1^IY&s>ys-+*t?*
zmr`?Gj)Ug7b08q%aXsF!#x}1R9`0Z3l=#zNq|9zvhV8PMFQ?f4L8kfX1kWSf`Z^8b
zWQ;jueGZuW1wI>X-3hOs<ry%>$2Y`kiMicxj$F>z3x(G_a@GBJta!|6j-2E6_;?%`
zToVBk&fLCV4tGn1Aajmi1vk%g%nYX*ugOoR`#^il0p10#nY&KrxVuFScOf4yieGi;
zy(aZz<Y+x&n097k+Mf_wDg>F6mTq1YPI}TZA%uYL5MOz6J3G(`5#+;$nXQd?yw1i8
z&V2~`5jX*z&Fy;(PToLr8af-NSQ<hBLLov>{o<7*6(JL$J;Esnys|hO%k)6#h2WGe
zLVPF!=aI8Hd3g1XBJi+t20EL&j57zBw+i7xgmnl!_|C>U&Ou-u3tfKJ%fKVQ8{tNT
zI}z?exEp~N*9Q>xBm5lU0Ky{(&c?c0x5>HXY>kMYtnPQ<=MPHwW0DUMK1SdVM?Oc0
zzarTE_`1G4hB8kea7H?t+xHUuP8)t43m&U91m4T@7-b_k+Y#h-_l^B(-8a_ZOg^U^
z>7G~rg_|s&wE#K4QE~ZyLB(a&s>-GFsw&Ifzs|uDq?jFCaCzChs>KD1d7-ITwtC6x
z@<kODFmbIbUr@Pl-kPOV<y9B0tXvHrE<NR|s}^AOVi>p=TDqd*d^;A)0xxo)ApAkR
zI#*UYnbi!wk1%5Xnk7rC`Yl;L(oDdB#|oH9?0dqZlnd7JhkQX|2DDt<GA_O}PrwuO
z&4&z&ugeH(p^VDP!jk(`NEwu61OO5`2a@t8O4lVTI15q<R0Hq@ubeH3l>9(qr+_aX
zMLXC!DI)?{Y`<%S|9!!3ws?T=DXYLYF5){a;u}{`;5+RBwBY+`byZw9rSYV?DQ`$O
z<@(mTDQ`QvDNQYOQ{HN!o5F?ux#oXM*_1qJBy{p^aoXc<MxZnRHG%ik+I4nXF!Ha+
zrhH&3$@P7}VLX{^%5_o;`Mt^D$fj&{WK;ft?qKA6&6hw$#P^1OA~Z5abqz!#xq%`?
zr*_RnXH$Ij7h#0svMC?6sLXDnlkfAB$fkUz{vC?-PqHby)vs6Vgnv#p<>r&fro3)f
z@U^ljH>knaoSyvivMIYv(N4Y(Pb!;ojY~G=wSOd=a*ZRKVoTTrzD_pf2QJx^_spzm
z<GWt6DX=+>=&)r|><r1icVn_C4Kdl2rf+0Z9NCn-&bSr~Ffu2H<GLTILErAR9ta=t
zs#Kd{l3!_&d?N%tkP6``lc(9v^Ky$kH@D2AdR}Ug=T_#Sy2yip)Zpnx4uzKQU28-p
zJQ7IZB^0VCyS}7~;%hSz$2|QdN}^oOa;+p$ZvFR2qU?<KxqZ-g1buE3DOia1a!ro{
z!6})z()woLg6`{Yq*0c+q)}X@A&v49O2?#8+EW?@b)8Ha1$#5DAPd*%_JMQ^M3S#6
z5=i$!X$M8pWB)l?18~s_Bz5+!o#;z6a#edgMpGq(Cn^7;rpiC3*zgsv!{w`&ELuKq
zY5Dv$3#~QFX;dzV;6>IdUpjx`>LnLfTICCu&RewFDld--2UM<FwS0wn`L0-TvTChw
zG+O@s8Z9f!Dpt*_s#t85uc};)8zXB??0A${Eh}HVV$CY+e}Py_dF8UoRf{T@S6pPR
zJbewO89TqavcisBv|!#v7A6|ZCCe9B^C~I|`ELOK74hFd%jnFQ8Mdlw#oCJ1xGBW#
zC2scSEhxwSuPZ8FGSAG-g-ez$r3W?R3o&ajkyj4JG)55=TsGe+h`GA7a=B`$SUhi)
z-IHaeCpaI<7p`G<md!WKDPK97T(_jEkS7Q3L(91zYk6#zteB5B{x8V1{71;Gn1i=$
z#d2FEWx<Ly7)q;r^64d$%4cAtS1rMTS+S;S49BR<Tubb6vsN!&v8u{kW|pp4zR14b
zl&@ZhJA7P#aPL2_YMwo!^R4nlOIOUt1!~E%m1|a2manYR0lKKt9IAy2mM)pUtb9pj
zC0a&1^OjaESypK-XXR^_uUTEWfHP(-j>&~pIL<hb^VY3hfMc|D$e?+4w)soXHy64K
z1`aR>vTB*B>3n;yT3i&7wS?Ek<>olA#TkeavGef1C8$zf9zTH>RaRk_E6Z_VwaVu$
zK$pu`^MZ_h=e#Y~PF`5KYV{I~Hd5_`)m503=a(;?w;Fv~HlOE%GeONzpzOls^H$;N
ztqZ&6ciEK5_(d-+BzS|QW6@$amsKvSz?Xed*u4AVVZjT5b9`4UT*z@+ZhB~sarvrw
zI9)N|t5;T5ELpgua)Es;DsdVwbY3b}USyw+=Jliq=gR8xigh^7t1EGkR<EiUGnvPS
zHR&98>Of=2b3Xo8Eigm0eA&FE*g-VNK3L;QN`^&xjhlLAWX6gWOIJr0u2>Zry=qxx
z?6UclcssZtGHun0iptfiSFBnc8QQO?aKO-h7YypRY~Fb*R`reyEhs7&5TSEG(SU)G
zUU<7&Id64k@5pSt7wtE+-+XkaVsT_u<%LT)_>rO^rxu<%=-Yhvn1X=cUw+}Syz5g_
z+SuRrHE%2JM;c$Pqq6%yN=K!O`fS5*<sx#zdESUO-b{~ux&oW&dt;9RV-ZvQKT$^|
zA3ekK2J@JSIx3?~PwjvFFmG}zJN8f;ey0C}TOB;faEqy&^lpgHIbttHw#t-F1)XR7
z5*YPVW|Hmks8ROaWY~VZN`5Xo1v^7~jCfECBK;fvlyCG?j`AZaOk6KcP4XN46nh-j
z;{@S&TqAy?pJI>4|8M#!gYcmz=fNlvFXAPl(M^HBO!ir#(M^GWk!-VGDask$6!<TZ
zzgjf9Dezw>yIwT9De&JU`!?}D@d5Ek@fq<s66FrdJ|ey?|HrbAi+=Qt`xO$~kSL!m
zyOWqJe_z>!;$ZoUWtWN*<ewpXmbgeXx+#b|dMRcdQ`nAPO0DuadMP){cJxy2mwkZ5
z!+fKgl8R60<$pzdorM1b<!g)IA2ELx34eDIX}!e)`G=FpH&<-EPU*$Uzd`(t@_koy
z)+N1PHh(?F_I^d8z30T2<agE^^&=14O(GG@`l85h))xhP(hu_IXXG#v`HM+}Y4Xny
z&z657iG1G^uam!-L_If&dqtz00{>5C|4jS^iF%BF3gWNI|AzRH$X{cz-p@$n_u;oE
z>|bXR{#>ySiSz+VA1(h_u}nNmoJS)6A`<njmH!gatQU&<&3d8W^~!&P^53s~4~mZ~
z{b{8ilK*wltQ(4U{-}KIac;2vP9*$&NwiZa7At+OSR*!*2rr3k@Z%fWTtAE)EnXwm
zijCqf@dx4$Mcl@j{_xJ4{X$m^QKccjv~T(=^8S`Ke{D#P7RQQ{#c3kHILdr;#7c3A
z_#N@P;<aL(*dTJH71ndJxJP_gd|Z4+JShH7d{ul`{JqF8^|0O(B7X-<yMvf3b{G4J
z14Mo$fcg0)E|N=1kmJOu;&kz1af5iJ$gcsgT)pV%j_j6wv$$8}$L-92zxbfYkNxTA
zNA2XVMSf3~_F?ge_@4L&@e}cHB0uJ5Ier{Z@&~_UuGmZLD-IO7VhZyWi=`re98ABX
zGjgqLM`xr-cC)xwyi4RlFD(C{_?Y;l_#5$e;t}zv_y_Ti;tBCnF~Iv-)SoD}6Zz9%
z`n!sG;s9~5I98k>o-I1MCFjdtAzmn6EIK+RTw;dpT`Sg!{Ix&*&7%2=7;Hzcgp2Pm
z{eJO7@lT?oJMy_~M|UKd_wOjj@A#5jvW4s{=8C6?{8<3g9UYS4vd4%~@pQ3F<kvh|
zZjQJ}<Zt8YUoEZ`&3E14zg+hB#A`%;IiBTqi1&#1iwDIQ#Y5ujVrxAT{wSUG<%+$<
ze&Qf;s5n|2D^3-si*rRTU&MN=#C778A{TC9dZXy*mT>(h`tKE6>y<ny|1;tXB3CS7
zxg+9Hk;_xj|3~q!;%B0t?^h5HiTpu6?KR@1;$`9{akIEX+$r89-X?NI4%T<SctCti
zbaY03Bm1y;M09jU{wVu|$fXQeFV`_49o>=kvbo?1{kdXyu}B;umWboTsp538T&xgR
zidEvJqN6)<t!%UI3EFR#eUsQ)Z{%n4KP)~gJ}<s5IyxgC%RVlCCVKGIChl*l*iP&!
zI=UlYr#Is0j7(R#a<M{ODOQP>h}GgXVy)OL-X#7=yhnUM{JHqJ_)GD5@g?z9@eT1k
z@ed+bkKj1?#WrHP$h9Px-d7wdju0n^Q$$BsWTk9JSL71ej;_ci*^aJAz3iRhZt*tp
z4$;vS*(duU@lla$TCl(7eKhFkjJzj5zprfeS4<Jp#B8yX$h9w+e~LI$JV%@-R*K8T
zRpLeBrQ((1Rbs8UP245kDE>&iNBr;Vi@c_CZ;J1WABtSZgZtNB>>_p(TkD4mk$;$I
z-mjzlIN8(086v;b%=*j4#o|(NwYXNS5zYH{l;fHrEPuCX-j~Dvx$IwvPm4#zW1<H)
z>?|J;Q^YheN9-*25RHy0$_<ch-iO0BI;P+l`6r2|i!;S@#0t^8FGo49hr<3eh~F1)
z5$_c57Jn)JN<1na6OAq@>I?9FE{Kml4AaCMv9s7iJVkVLOb5#zAr^}h#3|woah5nw
ztQ41uE5+7&r}gq*FE)!eiMNY)id-3n`}J$lyq|~titIPVcSNI$igcrk3jR(0&&43#
zQ?fqu{vS-2oh6$0{qXmfJw$Y#1B{kER&1>w!Ubtq|9X+D&(N+FcaS*uxQq<_cZhe(
z|FG=G#b@N_axTpOy7-R#T$zRbzl&bIj}D4qv7^W}S(u+|RgkBW=nofHp*>OL`YN=Y
z=K)+|h4zIams6pAwaCR(Xzv!eTncUTJOJd<D72py-xl8!xljtzKNr7FFNBMpFu(IW
zfD4?^o-ZyTv0q%Lg#OFL);b~g$^U@(u=u!$+a^;FOj8eFh}&aByo?&+bTn-JJRl-}
zzSv9bD-IR;xs%x+u~Zx{P8O$${BaBO&l1lS=ZXu&m132+PFye6h#SRC;%0G&xKrFM
z-Yo7B_lo<({o(=fG4V<98S$X_qWH3SSUe_vAbu=5&n5U_BFBM0WgtT$KbNDOCT5D+
zVka>o=8ODE1IzUl3q}6ShW=u)R2(l(7N?0b#JS=Eak02mTq*MB2dtkzc_7z|HR48b
zlek&jB5oCTi#LmV#J%EO;=Lk&8o~DViwDHV#3#jP#Fxd^&q<ETe@y&9{8&6Lo)AA3
zEj?H8i~LCg`@^4}ko;K#*-4Cu`C{wmD~0k85{HT-#PQ-}akZGqd4*?w*_vP0|3LrZ
zq@O(hFBie+h;hLo<9GSZHb``UVKiGV{xcsQpO~$6KBjT&i4a2gx_pJm)4E;vPgML!
z=hhbixA;~u0=JLx#e(r5KEmhE6-;1zXCgR#K-BsGiTB~SJDZbs1|07Ch8AOiJ~&t(
z$AERRzIg~v8APock%3DXJDZcX8V)DUwB{WAL?_M36;E3Mm%CkSA{@xacIkK8y&Q3O
zeOH`fSrPc0%}Lt;M~nLKz?sdmKHMV5>f466QwCA%7SuQEB>Pc|G<SVzsP7;SBJ0B~
zR;<3;5O>%284l3jIbhnHw3}eN>pOyP^DrCh!>vH9zIza78O{f8CkEr*1@GmZjcE)&
z7oB|lzlD1iCzH~c?`g%Iq&>(t!ZAROGq+zLxcheu{d2|-OBcoZ$JZ?k!%DzxM^PW=
zq_eS2Zlr5it+bKWKc#`O1@n0>E70cD$Ek~UW7`Sz?^w)=9|LG$oOW6yzJ09*#%V+U
zX$_2*?Y(ZLfiV>d7}UX_21W|bnVk9@YbO*ie(+|mhPOIw#%ldp^&V<pG&O|ULBHb1
zZ+_1@rRj`pE0Q)dyT*h6vueEfzoW*7|Nf$vYeEBS$9(i$yQU=TcgVRjI<M51m$M_g
zIAcrdK`ZZtnaMR7O`hRapM--fJ-)`%$9vEV|J5})&Al5g?ZQ)pDjNHvhbQ!IqPoTe
zYhLMXp{#=g@mS#J)~*~Yl07pGZD-G%hPJb3Zb94GGyMY()`W_7q3tiMU*`Do@`~FY
zw7T6rGpXjBF4ie*t&pvqg4W=@s%EzJ%WS8u9Q1QRX+@Vts&v#@&)x7wTGJ^z8m!FP
ztcKYZM`2?$6<Q5#>JCApU~aVimW&;}p&Jkyn7t*XwrySbA82%h1~*3AHKlL+K@?gC
z&wcVnV!f3Ys1F$(0Q_F4J})z=zAW0&zayHLa!0hQH8y%mqo>Z(<nNYab>6ch%CYFY
zvv+2mzhh=YbYj%ol%Lr#v#cbkag=|4NmF*Pv0uv8==3PH6VfujRnqxK!P=xPXGi_r
zhFZz>EImEixw&1+aJ1FV-!UblqyuX5*Ox@wXXbSFck8^zx7}m%b>0<h80hbinQSHP
z*b*%(@mfPNSD}Suqs1^kS`rP`c^lhho>MX$eO_Jie0H)mAvy^k7KL`qE7=&Gon29S
zFgpY-k3Rl>nPW>5cK8}LMvJ5V#*Ud4B^Q*8DfxCzW$D$~$Dr9U3;pwSc2qk?r3Cz!
zBj+%GAJe~fnKMf!MmuJfl=vDx$@Vu*E-5QHnjL5gb>nf`8XcGusQ2tjY{D{o!xQV@
zD)nrqj>Lj@!;NjB+EG#35N*FR1Bx9>F#~RzGcg((X5~(w<LGrvj0T5c{?18g@LHA8
z&Czp8ww6we`jO|1IUTG}^TO!<=tSf54!a7<5ogQ^G%kv6#h!AEH$}4>g4+_dhprFQ
zTfK)L+#B_xjp@-@B^xm_sM~RGbXv)n=*H4)i#1Kdo&;{#Sh^^>H)>klUV?fmqbR@4
z)4SurGcXc2&2f}F=3|V<MDI0ynvc?~mD(Mlx``<7#a@(|UId_^A>EGj4pvQ(b*S!0
z4Rj-*+OaaB>5zO|<%43!j8M$G-FTtau`<wfI6cp*8E75aal|WajGFufW2D$IBl9a1
zJHFdWu_F_T9a&QB$g21C?9kM;xCDwFo>SwB9a}K3ZN-jSD0V=nqtrY6fzqbv>Cx>_
z@wlZ6&yI~pY^9E$Mm^g+IKR%Cb4ug%ITx3_kiB-!{5k#sj9I<@_}n=tm6bCwIvVO6
z#n0J$8$DFr$9lCoFN^9NE7O{Au9Rlg-8lAOD|HU!I(+`S)p;#O>Xq}}rGJU>w-~Kg
z7MqksNNF)*EYa7L$Y1oX73n?4inN<E5&g4!v+orijeSu4IAy1Ew*TavUOT+QH%2?=
z@Txixubv&OJX~=-$jK{gie;{`2dBJ!O2dM;Pl58sweKE?X0>x(i~JrRUQkj-;Z<)t
zUOe0{{Cq9(a&csT?=W6-EuSa24mUtPPv{tK%e?`noSJ<)Q@nxKVEMezAwkMwxS;*9
zgem^OF{F4YdI0T@^~ROZfbzaj;D>nm@`Vyk!>gjSKYad#Nyy@T4Sfn^w(HG!S0qCR
zq=fMUC<q-8ywX{L`|0=%GZtp@Wylxu-^r#Pz(44KybD**{|Ed}_#H}lyicMF&;enu
zyzkJx%EUuIMJjbbcEFeDPq@`L40R@*hrU4vgbNZTg^>d~AoN?wyj7TpSPJv|tTv&9
zn-W*SPW=o1K?j7lN!~mwl^>Tv2P7L_Z=T=s_C~j$1Hz)-c})9J$3w{4)*tlO!G}>T
zgg3yrmn$$s2ZW=Q_ILcF4hY{KrM`fF&;c=TmGZ3g^7A3>p%(qA%g{~efY==fr6wCQ
z(>7C5D_OJ%a#8G0T6+09D{){le?IQb%fvw4j&_rG;a?B9%)X)RYf%MtK=_ez>W!@6
zv_xnBd^Cs2^rya!qR;_x8s~?;&;fB8zXdxF9S}91ibWx*17e$*sgJVkD4E%*cd+JS
znVnJxvFvD>5vv{V4?~{Bi6MRvow^c76*?g1LurgUKlFnR2u)vJjVJYPCQnV`j=}b(
z`f%e29T3~zh=u(5?SdTSHoFWRkeAS!(E+Js?Pk2^v}2sd^a1v)JZSgZpZXzs0v!<Z
z!8No`*s;X<T{u|2JiJ>E`dM-ECHTjn79dLiBg2!{6J4VY$d6#AK8AnL0b!gCJ;-ja
zbs9oVoONm6M$Oa#>4lw4FJEaT-q%hA(#uy_iT67*A-#O9mAFq<D0LqD_0vS2sNTGk
zR4VR32gEj0)63^Cv=Sdo|Bh)nEp-+%?^oIE)IZaFG>N0+&FhqUInBpA{{r3f=0#E;
z;i36O=RX-UKeZ<Z_o+5vz?;`Al^@_k2gH1inAbNQKNGMLpH)MJFtG!_)(#AXi9I-|
zc1NU+WK}Pu4>eU4r~aDb@nZUTW0s`jS8-P2Z&g)kDi?=`4v2kNCZ}G-qjV^VUH9fq
zOHF6$YwgAX)B&ld`DV%nvq!U1FXA2@P30Nv%{w>s?`-I8O|}KljbNoLnq~fR9J2TT
zCX0R?7k-!>U{ZU2%xmj_aCE|}STA%y>`qzX>o^$D0lD4mf<OEk)1d=m+o5nj?l5#f
zY&#|V6Yd0bK<x5qVSWpQIv{W1EeX!p@SE%?bU^I%!ti3+&;j|YNgouxl<h$W#7-X?
zZp%Xj9gyTCmLC!R6?TF;AoiuCINYE0LkGmpUm9-1^3VaX)5nLOq75C8bW?tExRS#N
z9S}SJv@kzSrw#}QhdLm0X+sC(=cYfi!aT321Hx0um-nPMJc|`V2ZZN{FYg&|coZGb
z0m(xPzP!VM@L2BB54~xX7#d&Rkw7@eI-vv7-{delAUqZ9gY*G%yAF~u**P4f2J|WD
z{}nQ1dcJ^%6V#QJF6VgiLvy=6PTP1Ul<y3Ox%zV!nv)rq51yB^92@5|7oMUH$WO2{
z*#)S~=z!de9AR@Ufer`_oa5oUxi>vL8bN<}CHEgXAes?qkvksrv-<3wsMqL#e8j4f
z@sBznG+5P(ED9YE+YW}ip<(KP%tY^S%3H~de1XjBcFw`X8gD`g4o#TfCZG-oU(Hz6
z6x!eMwzH3;KRk^)w9%W!%upu@PhhX11HzXH>VRx#)6fC2=fU`JI=l8=Z{Mp-ebd54
zVB#ik2lHuu-mGvQ^Fs&3KH(OJ&tZGe0kQ3s;e6)5+OgM#*RVb4fRv$qUeUvNH*9o3
zDvV>3C!EC^paa4l`0{pp!kd`mI=c#A-p!sczi~tz5VqmV+v^GQD^Sz{u^rF>`ItGN
z17bV&d&2y36Lmmr$77!GcR7Ed17f%GjK@l@Lv8Gp8PgowW~YpuVB4!5J8b2AoY>$^
z*ab(JPd2FoLW5&Im}3SVkUNdN&PwK0orbBZvz5$)!xKq%hmR9Ccztid(UDgj>VWXz
zcAUkrf({5<wcG!*Qz+X?=!7hupr5Wz9$p5_?8XH90v;&ppi`YZJo%h+p*P||KSg(v
zIR{4}Vmbi54lWZ!9S~mmpaar{4fpqTo?=X&-~Sm$I^=&Cz3Vav{{kM~Kqg)84PK90
zx(-La>d2eeODlq4c_NpfLe!gsQKk;a`N-w*gecwSy~5M38F>P?!Wa4o6?>r!atA!2
zO{j*VAiNU{`k5Z|^V9O6e;@wmdj5#oJi~)1f~RxH%gvLPjwN;}%H|o7_A;`KgYz_m
zZnvO2o^Q2#67jtVH_~?*^Nlq5{sQ~=^qq=-o>3+rfBM6_!n_x`<Hc#uqdrQ5d_r?{
zIzNH0Me<r^;j=@}7~}KShVr+t=F&7~xe5C|93g)@ePfO9a@0_Y(0$z?%M)$O{oygl
zM=$~)<4mrRIC8@f@*hHR&-k{FBimK5=g{|<@nzA+{oId`|4ZZRNZ-L^`=j;zXN@nH
zzNb^5c7Tw79(@zqvRo~m?X5w`UtxUh>H9W5a^%OM6dsvqMj``G?Ajo7KOdefjv+rj
z9EXs92M1$fHho>vaBvXvH*u^dM(8^Xdq09LMKUR!2lIzGMz<m4|B@pz*|cyN_A3ZR
zPGpMN)z4u5#kimfG9`n1FcNQUiV(W5gPh2eFkM?=UPTw>M5dU1{|n6b5b|%}K22@Q
z<F*>l^hywVY(R|@al~-Euz5a8IuCo_liwQt13oJFJwh)g^fuochMvew<oy(>U!f<$
z>gFJe^hExY^q^B+LKbE<La%Ihb@N+S*IG}66*eN1y|&ryjQusG9gc?SV=gM}iqMZ)
zm>BCPKM!ivPq+HUI8@90(i8bKbv&zF3GZ-JcN#*^N*L1-nTAks4h*Y@Q;N%+q9dQB
zUg?xtgiMuAsSSv%r@>P7h}0rj{dq3Fh&Dae9+pn<r1Hb>o~OaR2N`Z<i2@i8A@VaC
zc`$y1$O{Noe~tu;2dtM_Jjs*7X=sMwePlR>(2FUtA$Z3%1hxdlB{*!;J^ZM`bcWyY
z)nA4um7j>4&iHX_??otJXG|wL!pcFgJHcWBYdlM~_oVD_I#I|X2)&pR>jalqYjGUB
z>-@1!a6HW|m%X%QwkP$stc{0ZB5E3sU=BkCBIPtVpc@gn9Kq_(;zg+6Yw>7%I(Sm~
zt$I`Z24uLNC3qB%A@U9l7XKWPPZ8`Pm}!bX$>N<nsb{h{k4IJ*?>P|6@hC^++cbDQ
z)*!MP!5#`Ow&}I_S)ZqiC*>v<=c#i&GHgTW#gy1kT=}J;xFkLloE+Pc!DI20K2Hx%
z>MKrX?m<mILWm!a_h7w^U={AfzeJqde?w+RPQ;NSS%U@bLg)a~l{VcAr#0X~T#$^y
z2ro%KGmN&v2<;+UVZ=log%KLofQ@{C8tl*Ym|~odMYh6-Qw$0t@nTRIv5URWL88J4
zuTQ?cC^qmyT<NGVLSvAlFv4WKn(;+~zv8fr!pQxMZ~_%M3M2FsISM0eVelYFVdPO*
zgB*ns8c<X4c<w;Ae}!nWb*jg60-a%?!ieQb_jFIqNcN?6Og%H0j#DFzd)VF<ZAi97
z8+`dza`H&z!DAamLzw?PEGjzS+b79J+94qWg+}1TB&5=kd`Jv?l9QnTfyz9{53wdA
z2%)-@J)Q{}^rz&ay8d{LYLn3-f2uqGPz+34Hi(lZ!{bYJSDcQFA-kOk8O+$u<Osx@
z&d9QQqJNoLo}MXoqtG+sKD3YJM4#E2uo^YHz`C+yttm&2dMUGmc2Z_XcX`}qu|?L~
zS-Kvk-cczWtuA;VmpU?;V`$4{FkjbR7^F^k-H4b7b~m@cGb+UyxSlELo_3z%;Pqon
zt=(G4huF#>c`ba{ga2Gfk<Ok08Ph%c#stm`&PqNzaF#g&g>Ipd0Vfk0DQYP+GO(r4
z$e@-&BZK)|ua&F_M)lPHiO>k|Fuzi0#GH8+UuUp@EwK{0ZB-G*R`DLmnnu)^=uBdx
ziIx#NOmsTIcD`DV#Qyvg3w85?p32LxHG?fMD7wW&&meZ%Ub}a#|J%Kt?(XgMX4b=-
zQ>;2n*!`O6?$^nMNg}8ni=Gm!5No%VvML62me^vVGmz-oumkpn3zU1~4I1k3lYBsk
zRbO{jGcwaQZmvETkxdB9wHf4tY^>Q!96&&UqZ=4`*%(zDni+Z1Hr6*EM`S!YWa?#P
zzA=!E5q8(4Fv2lpBjk+;u7!b3?<pd}4c+(HF}E-QoF<p~?{(tL;f2M}a`R$MZ9A`1
z67}Mx&bl3e-5~Enz^D>-bULvg!K~iT$RoDlZ)SwA8Au5>GxEG`gqj(71p$YePpgiY
z=o!QZ2tMlqZ!;sG*oNP%IsU0_1e<wacxP;eiIG_dSY6-NI-oHR0i7h4yVGcFH)&@Q
z_O0&O1aIFw)@-5%!|Agw@i#NVUreDUf_D_g&j^3{1S8bU$YBH&Cf+pui`F$W!q;M-
zb<xGmjC^PeNSH7(4EF>kg%OH^!C2qS2z4-EY-nbL0ZT9wrMCa#W=3SJHwK@Dni7m`
zKtKti#`b%g8QEwX>y45NAFP-XjPSQiC_(V&Oz?Y~8KGJ^41Y5tGBz}~n(nt_E<?ow
zH~Y3&0qwh5`25YZc{Ui)7v#j+<FKgnjOonz&!8wJfFWPwjhzbcf6a-2(X^+2i_-vo
zb|yTgjh_=8ZE$|$KPIz@BgW}H%y???p{pIowS>`P1fR9q+ssJRHvG+uOty_+Gb1x?
zBh<{uxd<q}99U_hXAm0@%$#OqlWq8$8M)Rrg3Y{j<UGV_79x3%ZLTAXaL;1u5j5H$
zU{(^m<%fiUznPII5R@_0Ov9d;GYNYx%^)~Cpp4{gW@NK%_?wGxM0g2f7f1$F7UH38
zron@oC<k;coMRnx#Se9?7?1Q*2sqDq{o|#N)yI$ebVjF{qmEO97eHR;m<J<cHXSz}
zyD!=B(EFtn=kO&$a%QV%eE#?zv4aSgM=l;ph6EfdlgBx>$m3NW9$|)99vagTkjJMy
zH2K;BSG8O;7b3)paT;7`=W%+($*|FOIX$AuX%Q>t%n?_QIAs_TAh}_BeIE>7b`#-H
z^UhTmE~n~8kb@ysHH|0jV$ROeWQgUV@vNQ4*;$$gZI`pNG+#l86*~gs9fU;evU>CZ
z%s<&Kr$;nDL5LNj!HYbKIX$Aukbnbeb{287VM3d4<?`ZSChSRO4)VknHNwP0K6@ig
zT=RxrzNXmcUtu$OI|9zX6B`(L(>9==hGP5<D5f(p)kM!Fc!rt$jM!IqDoEkn;-|g1
ziq!!2br*g{b{PM3qR~XpC3KH*VuN#`r3MC1KAuUqvJg+&QP+LMi4E~Hs?0f~zCtOA
zC);#{lPX2cK*CG}wB+23m=3^YpO=MvUTQXU)`ws=bg0GFdNlbY1*7xn21d@o2!*XR
zR&joDk1DGRB0VmmEXAjMX<*{H2w9lSCrRcbfb|Htp(Qxjrd~$)>S+u{<|9CLg1FG}
zGh)Bm%_MF|z=0$*>Yr|Kjp?Tw+#}%Zo_kN-aXY>Be($sQyQZ3vpCe>(N(EP0T`0PN
zo$m%+80<BZUXCSWG+HL}xe32LfxRZQ*EQ9Q@OqBDuBm2Zx!I+&2>TijKO=lShu#8l
zr-@D{?lRGH2@OC^wQB%ss!uimm<c-UuH8pJTJQQN*d6ri_y$J!y=?3{bTF{b)E_Yi
z+{iHON7(}ioZEo*?f3>piqSJu2P3@a!Qmn%nrInOgJ7~S!n+ilYJ?qaF^Qc+h`wOs
zodC9Y%)~pv=6eXele*VLXA->1qL0qS7B>c-=Kb(Jf?)0v7~%C2hR@vW@=6KA-^>WF
zk0>6$*`0X=9$poF5G8Qk>|W?~-RxfIYyGCkepfXU<;;c~8GD1Jm<I!AHtq{w2r+2R
z>mhE$J+W6pbHDDq<iYTn+Zn!?!SFXTGRH2y9N-HWY9jc;Wolw%lWlliw=<}Tm*ua0
z<7w{;+c6vGlh0zWBM1~Wqox$&JR%9OjiwZ<-hzPpAGqBckDzmK6)Qyg5Cmi<I1ZRC
zd#brd7aRXHVxx(c5!{~uT86F?qt_x(C}}UqV~?}wHQ<<umJxgz!@v-qAO!GAg|du(
ziomj4(Odq)9GxJz+olsp{)bz8?952BPtysWVR)&VOg>^y`>oZCJZ7eS88HZhh`P6$
z_p4)IV9pUbzqgvVuJeumEMh%^&stmE%n0Ao2Cdrh!GRszZ&J6$t^=lKr^{$fo6qOt
zO)2Lc4}rN4x8HcJgNYsxd{H%f%?NKzVQj2s<V6HzB6Rj|bYI!_nk!q4*~c@8jR*k?
znt%o7%?!_Ujxt{)cO&4`CGJHq%2$l=RTF;aMUvSW=erHQyzx4>00F%qIKxa=ogEAz
z$yNnB1um9mmh}jXlbnz(RKe_t>`dGN`2#w|UN~8b+Z>Gw9-Z)Q=lcj=Ypvl`W=PIr
zzZN36L~W2Mw(;HUwI=5|#1<2sM&z5(I)~tq$E=y*T-X_RuInBnG#IPTj_@U#*KAx!
ziNBd>8No(UjqYf1_lvD!qiDpZ=(|nBWdsjk5?|Z9uf^-TTkt5}%I&C%uZP$x;w1!j
zisU!FI0pQfqMNC8CUH3evyglz?lo5<yGA@(<7TejD2-a}(Ao#vY-#x40|E6J_Cg%T
zo#2Uu<9=^7BQIg>U~H*o<S;^9zLM6P2yXex4`6e(55CE@<tu4%jm;$Ev4tuv9E?na
zmhzQ+<Hf^-8G0`8CW7e(Bkvghbb?3F_!+?&V0VuZet9L{Jz6OU?(TJf9Wl9_?$PRD
za>dm(i(rpLXxTlUDV#B;ZD;D3p^2XbwdQQtfLs_$;zp+cx@xwd8D7qL=pJ3Bqh?aP
z9(p;MTc^Z7hD6G?7G=zr3OSR|krR9!va5=@U8hVi#C*zIQ|;u9yHA?eb#8ckJSSrJ
zuucVWH|OS;y*Pm!XTX$x|75%9<4MMV9f`|id17viXS^2X<GJyr;V@plJ3%d*W4j2u
z^{Hfkf*0?uH&)WM!z_o7eSlJgbWC8}udT!juyemkchn@UZk;q8Zr-oD`t3DU(dizj
zxYw-&hIX0pfASu|bRPe_rY62)XxS|5r?>T`EMAVOyx4ttKH47}-j1}dxShQZN&698
za|*}IeAu|#xXopfIZk$&<joI~u<;bPH=aq(HW78rL^v0LCyleYeT(7e$;9An&Izy=
zK3;PfevWVe;R%E%5uQT8caMz9-Vu;*dYz5sS=OEBdDt%@yn;}SPV>M!n{&Q!sOKWg
zM_7Qc7-1>GN`xu|XJdY+E~jn2CLTk0AHmr^LEH&^Pw_d^P)`scgs>A~7s8DQHzVAN
za2LYe2s|>*_K)h|`NiY&bA$s3k09_N?^6h`ARI<;Hs&orC`91t;%si8Gd3IxXJh>9
z#)gy7*%;r1uo;09)4fmoVDmPLeRMYF*@Cbg;bddNGTcY^=ALH{;8Q%GH3vDqk?8t=
zNuq1T%Bu1UPQ{YeIB&R4^?!~y*CUn@=SqY)mrI(9B3-_=Mwx3NmAN_;NSQ0!CCLS~
zE(p@(FokMd#gy4H`37VJLcw&nM}9?Q1k#}G1fiSN5xbUl6IIJ(Bi0oN<~c=+13{DX
zBBSvV_d;m~N=T4>iMxF5*P7D4;5yX?VX&Yl!scT2{WE>ye#LrJ_?124p1Yd=a*xco
z6ivy3qFEN=UB4_#7GmF)#3jhyvBjhoWd_?u0!ag?=7izjX5^eY`QEZq`$KOh6Di5Q
zh7BX2B!=F;>ltBGypS2%Pnm&aGzZbKiIJ{dyCPqk2cRuBz=)0=w(D4v=@K1lHudNF
zeu`4~O11}eLyGKCX=Cj(-asE<R0JYmfue#yA4GE5JLG%9<m&@5HRLFY7<Y=iMZO0h
ze&q;;J#kS4eVA%|s9|a((1*fbNyr>QO+Ap9>)YR=6OTw`>uI~&RMPSt@q2QOIvJ{f
zIvHmWrOJZ+Gfmf1d_Ok(ljQrg$LL|9kMIOiP;t^MwA0<Rb61OYo>e;!+3f`KgT4>Z
zwLZB<2(1=EXno*dOLdpPMFVr4mM8cv_gFrtvAn@lPdP7V)FQcoXjcx98ACHFfuae4
zsm?gQuJLZNOJck+)MyH#YXulW#0#LkW_(j4U2`MSOnXDcZgU#U2;_G)rOXHybwvxN
zo__e>pU0wWu8RIfJAJ=1xCIdmA}0oRJ;nDJG|VtmNxuEDaeU0|T~W}t2fZ_yUdCBy
zMBwaE)o%0b#u4Vu8lV%f&@$V{d5=NFvBQ8C7{en2HR50$G2O!Hbhn2cY2$lV`et{V
zHr;jsJCW>b+7OwAo+kR<_Kcthr@`|r<jp#wKWPO8fs}#(E?AI{O6wm;nP}qZk6egM
zM4HRdFBc`^b^)5Y7{&9@OQfJq7c;ZqX=CTW$(8{tJ<u@{$m!pe4d#5y{KtT#bPeS2
zziBrOu}IhcfizUx*Ho7iMA1k;SJmCJa6bFiu(bh!9JGpBV>^-%oMe1#f_v8AMpvgi
zPpn)c0LHyWCJX|7BOUQG4Av;4ZFWms-zzKV`|Vmxzc#$YeaDtHyQxL;?<oIOU@om^
z+v(qLk$xziKFLnUN3DTCW<~}M52}CFq*JYIQJ}5SJlk4rG|%3r=2=_pWTJ0tb;M|%
zeH7C?8)dG=DZL7O$pw2cG1^YVcrP~PT$*PyuzO?7F1N`Kq;)a}L3^DWFf$=O40#;d
zi#>td+2~3S4z!s)i6gSinEWxp-RY~>QS&TPFbjEeTZo>`qUc$l0(7aQiu?36L$>B?
zhD_y8He?gAbH47gc=W#1MF^{1jxNT8)v}<3h7RLp$M=^FBQR7DO~b2#c~QVAa&@(o
z)o{YQ#MI2o8uqTOuPTy<8emUHv2}d8?}eS?i+vFf1TKKdz85e}k~(?$Ks+X=vu?%8
zN{Z=}m5rWZm9JP{PD!V7BbNg)Cu&4FVmhk^4UG%bP)g@t5={F>746@ziuNTjG>9<`
zm5S3hnrPo>qAh_c)!GUp_~x9<km8}H7ADGoA!epjK=5ffeiNz-LwQVQ3nFpUmUE`l
zlGO{Kv-RIoTa3M>T6qSP=vJ1ksu*qlkFm-ZQ|=2oiWK%6VE#iBi`|ON-+z;`nk_lx
zED&Y)2rd2pCAa3tC)y)TAw`b%f35`E1*c-#{kwJ8Y$?yy(rf=~B-c{#K<caX*7$tt
ze~aE4e{~h#{1(?aON%|y^_%tJ_&Jch#UjT1Pt;fIf}ZhFD~|#7)dt!fH~;y8T5&78
zm7ZGc8hJ7$HC?WF4U1{0>9nwRpx&fR%krafayp5hUh&yC$@K_HKC32^@Whh5TnwT-
z*X!iG;u@y-Ws4!Q7-G3J%ZuMWbSG2s3m*B0ilf9*k>6EdJ!gw^#HHc|B0qs)zAMFR
z#3pgK$Zr)e-#+n|;%~*n;)mjKkq3k2Qp9dzfjC2~5Lb)U;x@5ayhG&Y0<4!ypO9w#
zMextE`BQQF`Q<kfOD-Am*+1=h;!3ev<nw5z^EZ*?UXjnBY4h1S$sbRX?}>jEJK%Fv
z`g@6|ic#@QkzWm9zFKj&c%S$O@l&w_PCe%50xINCahzyAJcqwh_V-18rJ4EpC1&zf
zk?a1^{=1lj^M!VfSSHRF`4t(aUoO^(JkRLATYN-(UVKyhljy}nXa06#H?c?@BTg6R
zi>t)%h+D;5#QVgv@!Me5zfd&m?!(?Fd#m_k@geco;_G4(zDdD)I*6x;!^DZ=IpTTZ
z#o|?Bqj<acp!kev)~821AIknhOv8_t*?z8AByJF|6@MwdBpw%waV=r_)5W>sB5|o$
zEnXpBEt+-NQGSQ)+r*!WPl)e`&U)&9qK#wy3CYjF5!es@I*oQ)5lf*Ne^=RgVlVjz
z%05*bA-`E?9q~!>oAuUFzgb@$JWu}RqFG-Z{>y2D*T`QhZkPZ2vTqUZ759l|opr>`
zI_n^RIL`VGDgAZPtiKNbN3#Dco*?1(;R4TbND$3>?C^(WcN8Ne{C#Bi7YE5dN_L5O
zhIpoE)?G(Ci)1e)QQunGmxwj;UoHDOv01!H+(V+g(MLnQMjs6{x@h22%J)0*Rnh38
zA^l_7Ux+@umT??HB<jtOjUO2re}u$5GV8S?K1BXu;wTbfGKqXEME*#h{wqk-|2^?q
z`I|`OKOjCKJ|&uU)lu#>+MuJG_O8;8i($M5v!2c*eEmq|A0V3b(qWI3J%vR6G7|aC
zy6H$?r1X_ym3XOmnRqpc@@5@%l)q8_Tg4xV_lWz&1L9L8${!?A{tfxx7T=fOSx-G1
z$AtO2kjUSkM1Kd0Mn?^{(NP0WSN=1Vf1&c7C$5lxJ&AgaUK)6l{P!x~KJj7E=%=B6
zvu-;0y!?krlz)>%|Nbohe~J9L4EyUB+lc96M-t_8Nt7>=e~36rED<M*)5LQ~l%GqY
z`~~u_5igeiyCm}M5$}}$Ark$2RD4eSjd+Mexxb6)xFO_uGG43}>%@D+FGOEEJAaCp
zCgO^0>cz{xAx=j_G-Js318moPzXQyd-Af!NP7=+1Ci2acJy%>Ho-eKtFBJJ*R<?7Q
zc!juG+#>E3?-KbdZ<c#dd_;Ug{FV5e__Ap3Pf_kKvi~ZY`&0ON-_Ckd#dczj*jdaM
zdx>Mjs5nJDLp)pjwzxoCEOKQOwrlQl!5d_MU*z{$n0}|&TF;HE#xeaD;<F;Z^Fse2
z@pX~kQ=$I@k?Zx*{;P<`(#GcZROoLjW{91{h}cW)D{>hZmb*>-k$8{zfXMHxFyG@M
z*JPpny!ev%y7-p(f%vg#?z>TrYfiJgpZCjPNNg)+h@HfU*jwx;4iWi#7}irFjuU5y
zT)2zr<zj`%^{eQw61nCb?P~E#@hZ{W|08{y>|NrG;t#|hist<R@;@N^QSlezv*PpO
zA@Ozbn8<H|vR{7@|0;U<egOWU$Q9FQXNaA|h}cu?BMuVH`xBHKEqkmuRh%xKEq+^E
zD4r*_)_bdwf1`M{c%8UI<aeyuZ?3sW{y@B2yifd@_^|k#_#5$U@jdasMDxB0^|EdT
zewCGMBXYex+Wa~z$;F|_?xLd`$3-CNA1q!jUMX_%Nv50kTObz=rG0~Vt9ZM3k9fa$
zKzvO6mH3?avUpg0OMF-SSUfH|I&dDo--3@znv$tvd$EI<Cvu%f=Hoh8<WO;xSRzgq
zr-|Pd=ZRe5kL8z&tHrfqjcC>+K|Z6e4c5xvAl@L}F5W5rOng{8D84AZA-*kgg+2D?
zW3jc~9GBW;dV-iHW{O<Tis|Qy=Zh=E4dUhEbz;4Eqj;-$k9fcMg!q*BJMmTVeepxF
zwLV-L-;bhynPRTkT^uA16~~Gb#989G;`!nValKe0UMJRzyTzMDM+feH*-wa1iN6&O
ziSLW%{WbREGua-#PllZ;wiC_!ZTP#(=Hg<^H%6Q&P8GS(7}L%Bad5lrM)4-m(Q&&=
zwxi?rplnCS?FrdWi7$x16_1EV#ovn`i6_KQMW5b}Cy1$HJF%nKRqQGD5sSnj;<v=n
z;zV((c&2!^SS79#TkE~;lz+FlN8BsEEFKn*ipRu1ihmJX>$wfUJvNWeV9`8BfL$zm
zf;dH-DV`(F6DvjYTmj`*$-YRuRCILPHpw>68IYg931B~Vi8qSoIRgAI$~L;{u#d=o
zPyB;ubkvdV=(zRd`)SzbIRRKCdx&VB6Tokt6M&QDpC+Cq&K4Jli^Ub<YSHMaqaLHD
z4qhSu_ryAJyJ(&xAfI`T0CI6X_V?G~Z^c7mYkfEKoB;U~@E(ihu=0^%I}wWt8M~|4
zOYAES6i*dLietn{;_2c{@f@+Wz8e<;WIwivJH_4NZQ>o`-Qs=XL*k?2GvYz<cjBv}
zqwDs*>_3Ws5kD328v)a=M6r$7UNk!I=y#rMqw@~CKz5PHMGd)s^TfsCQgMxVk$Aay
zrD$~DQNCXGPI0$*Qr$P?zfb88iI0j#{|)Kpxdr$;`Ck=}ipNBw5089CA0GUh{GW?l
z8;|=J7W2fO;vjLT=;*&y%3dn26fY7l6*r2T#OuU*ahG_bc)NI~_!IG`;sNn7(dfvd
z|G$>~iujuNj`+Ul=*s^^HW#1d{&y35i~YpG;%VX-F)B_G&k&vGAddcArTj*J4(+Ux
zeW7@%c$s*Wc&*qd?h<bk?-03ACi{Oxd{_Lvcw9UodiXp9`2%8#$aVGT&k;L|J;YPQ
z0peh>SS%GMi_^rj#M$Bkak02UTrFNAn&&y_&v#{CEt=;$@NbvRMM2r`AB#T~e<nUI
z{!%<F9uc`(D9d~JJO~Vl<~b4UOxf9DS20iI(xNOkMw}o{5od_A#B#AhJYQTPt`#p4
zxlSqT-yt@OH;K24cZ!dQPl&$~pA)&rDeL>Ih{Ys~?H5zTG%;K3B<6`d#s1<zkqf4>
z{<UJY_#N>o@mleEu}QpH+#}v6J|I3NJ}Vv;kBA?O$HgE%duD(588n$LW{F+IZenk-
zpEyJuCYFff#52XS#U<i0@e;9GyiTkaZxMeW-YwoIJ|sRWJ}v%Qd`Wyo<Z86s&p(PM
zNZk8!Sy}p%#dak8Tp5=B?qXm0xx6d=qeQOoN_(crg<NT$FLEtc+Lw!5&XxA{B3Evu
zy;tPot+XE%xqd6{--+*wABuk=(O<LZD)M3dNRyvSuCiQLk*llH9wZJYQI6}R(mz$?
zQmM2TiOa=RB3Dmk`X-SJrPBVsxKG?Kz99Zq<XWoC|AENmRB3y|Ho0;t?HqB4I85YX
zs!XpCxt=QRi$pG+O1nwCk;Hy-5mfr`7oQhj61gNQ)BhkI7f*<I+ivQ?%Z14Y7~(OH
zA>J+;;`Y?A_4DzF{P|)pv9CB(93d8qrQ&#TvN%ngA<h!d73Ycz#Kq!Lah<qctPwYg
zo5aoH7ICY%L)<Cu5%-FBiT8^8#Qov{@iFm9@fq=D@vwMAJSrX&KM+3_kBhCJ*N61n
z+I+tR$2m=QrkE{u5+h>k=lFf)FBAufL&Xu|cyY2gO*G$QLHo00^LMYDcXP$o&;6Im
zzf!Cc*NN-J8gZkzMcgXx5O<1u#J%EO;=STNaliPa_>6c^d{KN^JS-j&kBY~{55yDV
zr=sONmls1~ikK#5irJ#`IYaBu7YdbbzSo2C9V&Z-SS<2)-yHw(;$(4_c&@li%;fw^
z!<x3vJo`83pX&Q!|I3w6A*p~d!Qr%ct>iYyM(jU^&}_N*&wThO!ECMbF^yYKgb>2l
z<ts#<*6rSmW9n>vMf!qxDX@xV=TEfbcnLDUPG>&0cRGU82ShDC`_93Ap|d$@li+aI
zw*d7m#`7iC$1!l~n~k_r22tyecunEwOwQ({ErY{}GtG|yP2)t<=A<ow?QZv(8OVn^
z*)IJ~yS%nLWe~M82U=Ey5p7P|I@s>|4xf+u;A4GwoD{3?I>enah+2bC-(u&Wy3(#j
z++E)XsE?W<tPhVNV)cFBRR&RO=V1Is9pmS0PFpv?;jZuS3i~**KD=Fx)%QchS%&k0
z+d0Kp?g7uMosDS>`$Q+-u5l;VK7CyI0JCL|$C7N00Xp;QVZ`12JBt1}<A>YrSpS|!
z9K)~@FxxcL$2sY2>>D@IHLTWp<eLj84l&=BnEF^h+jLDM>+l3ypaX8RIrZVKT#J0i
z(Z4s9hj8-sA8=~Xz({=iI_=Yeg@vaMG1=!PRgaw<wHF_=E5<tXv3lv*dV%qON&9rH
zQ9nKMlc(>RxvLX&8_#T-(xsxbHrm0e$cffAj<J3>^sUWfte1Pg6>YkIY6s+)Upn2|
z5}no95E@e&wg%N&y|WK`t&PzKyIPU<b3CWLR^tUj!*^Zg2j^TCq*c`AGOPE8&&`bv
zYJ9;uko`pmUtYAaL-F9cH0V=)XU_1N!A21^5z3^O&3T|pdX1-#@1P$k{!zngPO;8v
zuoY3yYU*Z{ly<Rltno$_bRNE6dqK9+8qb9C<!q>v&X4w~n*lAxiqf(5Gn<-1<La&F
z2ERF|X;ve&OQXg0gPZ1;dWM(Qk8K)V7pWiD)V01(Q*M3k4gPMutqFUm7up-DpcD2?
z*va^WhCxlC!KZAyJ?g8qpwM{zo3k1_)qCn7lF}`+E~~yhv`@3^a_T$Ob*#_xcZQm2
zm-@Vvrf6BT4fIAmJN@0TIJ~KKLUS(a9qFI2$Fr3+7iHE(hh<`{cXe#;+&CeckvScj
zqg@&&?3@VA(O1I$`aqq(G0=2hcKK*uWADtg%yXh0YBT(uxA?nx8~UY8*weYh^suQz
zLsOLMs5_#`)|hDL9aJvO&otVo^@qaHIc!X5s>``#^qlCp=ny}9IxzE+l5(`(rH;8?
z4~Oa#uTQqlih41!mq4eqDf{JcQhoB4_Ko4Dq#el(?XoA04(&*6sL4Kibo(vgT3<uw
z?a3(<pxQblrAtX4v^}ZhjA*~iDNs0lFPyTiO>IhJo2Kj?ISt({mKhU0)juk8Nam#_
zt4i+3el^^7TWWnOv`SeoN6*_hVNW_n#~$%EeqZg`(ZrM_|J6{qbQDq9#tf*Sz7bBZ
zoe<4z%xXFvZB8wDDCe)?cGqXrw%d_m`kA&hZAZH4skhP7l({9Vwo^l>$a7j~V5eGd
zod=qw*1@88a~q4B>Y|~6jisZZee0F>=U`~2TF?FbNQWCb?y87d-I}0lYHO#SQ_`*O
z`EXucw}!mNW!W=FPnU*jhix6PD8@M@`AF?vm%p?74cQGjjfpwujc$KKcvp69PTlmF
zvg*W=9>~?RZd0^JLr>M>HL9!aw}rP)D(Quz)w{meuHMa=O<6mea@LP7ZTwy|vp#Dp
zCi-)$k5ojxJ(|kdw^=29w;Txf+tPPOzlMI<Q%7f8qod<X3gGL%rC>+@2KFj@XU+}z
z*;9}<0cnLu8?YsNYtFX99RnKJH<p_gWy@BNn(~s8*TO~h1Glr~qFn=<**aVHoO0?x
zdo)Hvr?qL$*(Fbfht!^0H>BZIvj-EQ)H)P<bz0rfhSM6Ib{AxyIeJ#fBjI6NhSv>i
z7~aTs*`_^mUZ}XT-LjHb!XxUxRmV0*G<>UZcJ>U@W`~B3ja{3bP4*1$T3_bxQgZ2}
zU1O|Qx>)PUSG!o*O*uQ~`wt~&lw3G*2xeeCQZuZoiQualR!5Y;`TK*&jtSd2pV~Kt
zmHT|=K+f}GIXk4V?Rlsxxujyk)ksaY=98}`Tald|{TU?@UJHIO!RP~@(i9q$Ti>-Q
zvK6!B;M;HaX&i@Z4i%Ak%^55G*Rl1!yqS#|#TOrpLOXe4s6OiHmR>xz(N|j+Ei3ib
z&xZQz&S(&v)#$IEUmB|O-!QAm>SsN-;YdTYPt()U9k_Zt9JP8_J@-UC^%F4e_7%jR
z2QBC(DjQGO(-?iDlzT^CS#&~Ujz7bn2wh~JhwU;GGkFc^WW5@uw(48ZkUmmc5*?DW
zVzkxgrRRbTo~F&wMzl3%Yst2XQfU4*`5LU=$p@(tY~{{|#_mYW#ZmPmn?~*YBzw{5
zOZ=ZCcPZ(p<Iq9Jp)A^^rcaZ1V4r#~df{z)v$SmNj_0h%q`OA!-x6(z-Wa_j`ti@O
zZ}~f;Rvu?l`}*+K?E0LoP?_F3{+&tD%c9x1kXCky)~8s%I@+g^`~1^)J(1!uhu^ho
z@XH<i@L@4-`t8?azo!^4mMPVE<v)Pev%B1{(y+augl%v^#uYz_v%LO<1$24?H{k}-
z>j_T8y@=NndI0x^{@<et=)sOO84|vY6#r$2LkM;iUH-riQO19mSx?Wo!nhLV(z=lT
zMYaN6C~!Wjxezx2{v|oRS)S5h(0?ssybk%H|GE%yqyOq}$Hc<Si<lTep}^3L&5VD9
zIs+pzn-TYh{55Q0GyXvr_6xXz{s4A5fifr_|260-bYa;^e;VDZOgvPBRO-T>iUgwz
zYkt@gM)#l#n}>`^$5115Vd=M$C*$9I#8Q}Fy0BNlPUZVH=)&^W%nNDHo#-WWVGEH&
zU08oxR&s}rMg6I){6`)CjI7j!HQ#{qgkI%-G44Nrbm+off%LSYa8MVPZxd7bT`cIr
znzxKGU0AzCe=5It0$o_!45jk>E{R2%wwaRpFv>$0);1ko*aA3hUD!v^O!9sBHxe$h
zZ)p2W)JR=eN*bo}_a4xNwJZ2P?41jE71i0cXYbj2lR(&n5J)%&5-|t_2ndLXfy4+1
z$Wai{kc0pc0+@uOkVHg_NG&IolLim9RH;W)v}h@6)mE)qtA1(~4;AaFYEkjf`ajP*
z&m=nmYTN(&zpMXub*`-3>wVW@)>^Y>X3y-|^EgrFgD$LRhNA6ho+>jg%2)D17uH{S
z8QXH2%*5ysnnPtKM>$2I3+rW0jq(R2(1rEP4$%x|9wsx*N$QMIF<sa$$QK=stqNUO
z#yRTSI0mERX}Z*fUBcwCP1!Nn!6+XBfiA3PuZFPWjY#Q>+}362!fwafOc$2In%;O{
zki<A^=TBUq3+wke6=k6dd#R<yMcFXu!g8>r3(Ja|ZNfhWtpPHXFrW+j73UpvVfkEJ
zbQ!n!;+FP|8&*`qW-jqpgn7(am-ql`rY>v_+9+LE6_75h8YW#>&x(ukK~(6%+71g{
zSU&FsU0Bbo(}mrRRzNQ}$`8BHh4sp&M)^=EbYVG4)P>#6)W<r$fu;wc3(J?OLKn6v
zS__THXi^-^UpMb<W@hvxuIM-McI>Fvh4ofcrwi+KpiURoTknu)cUJYgmgB6doG5?O
z0$tb{X4dJ#dR65`^SRMqQJY6c`2Zz!VJZDWUD&tS$k&q!0P4b;5anA5*I4S*=uPa=
zJ5lbz)P;SQEBd1*8+BpXAQo+H|2Ph<Z{|Pxv0W}iQkY3?&Ou2}7nY-wVpo#Th4nfF
zy-f}VbYTxz7eXm<sD!$(o*kEx$__&p*0U2*hGBb97uGAEnDR9{1zp&0aOp%{*!^rM
zbYZ>pJ}HA~Ll@T5ZS9}Zm+ONrtd~A0<#XE5g{AN#bz%AIJnF)FhmxF>D``U)*2|xl
zax>QtU05%DM9M`>hb}C|B7^CpQ+jgDp$qHfAD41BZRo;saHtE*r{SmzYrooo9w_%K
z>cVnYGF{j(8w6cg?jxoP%jY$z3wtWoV7joBZ>28mO3<Y)>`SZzy0B+j4%3C@uHbE?
z5OT$ABs1AKY^1x;rbvj-vn2;o5a$Gq$x4^MJ^ApOS0ATseI}HrdZ!)zISXxP#^Hne
z<wD=a{*3E6(}jH+oq-l7GRCI|;`SkuV#jXi!qULOBxM;#2)eM|2!>KRazLO9s~Lec
zvg45ut53ZY^_nhh6U>v8FW{msEDcsgDRk<>dUhn`Fsp_xYynzly0DC-AhVk7>B63e
zsg$yfRY4b)XERpSnKpD`z3muE+070?7nYf+3!BKQp$p5yKXqXzan;a;^?ETP<y)4A
zE-X*!*!xn>0;vo81pGnFgJ-#wp$qHnaC1_6GCy=-J$qrwY0M8@SkGRXGKA}cF6>;a
z-=!|>RA%^LF!5q@Ko|B9b3hlCEpVv|dpC1H7nW6+F6<XvCv;&w2XtX6PE1``&jDT7
z7ugHw!g>zq!v2CepbP6cpbI;da}T<(-db=kx!J9#o~^Pmg)S^@Hp*=1!qUFdw|!mM
z``}2qkYfs6SQ;GjH17M*g|#Q+(xD5>gCY&93c9e|INXtBd%CdSz|o#Z9qPhz<F@b2
zk$^5N*XpgG@~>71bCHt+y0COf|CPrrOfV|HMnc@tI|R7%`TGJNfQy7E!rY8=a0((;
z7xY`tWDlSV%Nn2ydjh&jU08}mL(C`?vU}EXq03RMQw0CQfitiw>cZZES~>^O(CRcw
zCpc+rYas0<PA8}1cW_Y`_EO{u1iE;|f=dJL5jfH|BCFGxyL@$LJ~dv|c_NCf?A#0P
z6`dc0|KiR~;a~2=oxu8P0%6{ii+h)b#AL(aX7HSi2Kb7yaXbP+<D%6Is0N=Hksb;0
zA-k@DpP=c1QxgJQJC|K3#wE}ZH?z|Fv$sQ9^7ngZ!g&fpdNDd6aarEe`!RiknQy4&
z`xN$@^o_$miOZH?@TMT7Qw2AW(~{5g@zWT;zexW9eZx!`^)T#@>Ei>}f#K%shMuJ%
zq(8xYxmI=_Z2kr~{dxNG%*WsCCL?5o@h@;@BG*xbC_m6-6tcb%<|{+<TOwr4rf;PA
zK1MaHD&s7c9n~TOWgo}D+=O5vt!K4Jfh!#wG6lipS4W#`A<X#*8NWhv0%H<6QkTKL
zl)m54H`aUyU~fS<Vc}9IaJISL#)$tG!9;M!Sv%&U^lXG~5ThM$y{8E6coU)B4*!)1
z8RhKrcoU&*lYmds2pL1TO(s~0J790151+`Lz{F&3*o$yum%pvc7{~sdWBt1x_G<e0
zW9Gm)t=VV(zU)qfjA`a;Pv5J!iOb(_ov;+jv{S6p{Q1*P1XHG+(uzaV3b!%i5l&c!
zTvILAJeU_EocIK05`U3{c5_O+mhcHyoB1ldmmrzX%yehMN$<fE+%Ty}JLJv5Rb9`(
zIG8;H<3k(vR7HA9+|;V;iY!v0eItSLy;j|JRJE1WrN&m*t#Ne`R+k>~E9}Mg%|xbv
z{V!+iP;`r5>Ak3szst&E7ADrUb0Lhz?OfTgoy;#4+V`UTm7cZpx2W!EwsTNyJ8K$O
z7p$yn<B5~d#%)&FQj`gNkjO{iGFQU;CscF@p?5iq-m~$~vE26Ep}o-{@L}ReKR16-
z#;1lXcP4YUgT?2ByzTTT))6*ciNIG;s=r!;`?3T=_a|Z-%x@hV^?z?n|9JpmbphuS
zHu;N0{`xO7AKtT26(2e3eJYI1KKNGzYX*YXbo=>}!%L6Aw}}auXx33aWV8q&lO5fF
z$d72S3%4M0GlEyzzO;0BO&R!WBA<M-(!WId&k^c7&h=&?IDOdCQQTMUMm}B)nz)R`
z*i?o*g!-nQ59>SxuNdDd9CWzpAo-iP3&nb~NPTuTcA;hGG+SrccQSi?Ao?}e!u{YH
zgv|)unNl~uwjgtZ@r`W2_|{KcYd1f<1necs&^t}!gKpODJ5k&12=xv51FZi-aQa+{
z|F_`a5btT*_6{_;ip72ccN})R5JKiQ7<_8yNrdi4*s4A7aPNE%CDp3XhC8`mj<>zk
zlODFpnWdS%=sVCS(1a7zD*q$udfTsj3?7X+3!!@=I#5@6Hjc@DmpS_zRLue0#e=rJ
z|2Z%z5FLmOY6IviG<VNoZT^Ae?wH!_KoVSrgNho;+72Lt>q*^A2}CdRYr6#Ps%G2x
zJ#$@czdEY6i|cFS{)tcPsBH~5$hm>UeXMOI+}lypR)qSQcQ34a5S+eu<KGwz$!o}r
z!(E^cy6kR9;6a39zI_iMeLB*=_0p~V<AaO2-e4u37k@_O{jyCep$4$n>8kQhb}lwW
za6VLh4<e__R`!Fc?*dP~w;#lS7b<FEz!!xQn9s@PzhHr1j1z{%X4Drej4f8AV*T&K
z2n4?fv=6ukP~_y^G`|cam~j~65<C(};Mrn;sRDl;h^K*%B0N`TUxIUvDGAf*eo<Ee
zl!RG<SLS7v$>t&6ofYmBxStWunSQYv!u?`3ga;0Y)es)gP(yf7Ai$4)U!t03&MASw
zkI)Q;AT)$w@~1ZTbDN(YS5mlML)fj?5XK{4zNRg8c>g0QOrhleF-hT2pt0_7*M=&?
zBU?4l8E&X4?CA_=NYU8joP(b41ZnTa`ntvXa1LrH`rFJC{ml$JeOsxL?#%+c>v&Rs
zy71|&hc5_>W5C)~0lYzI!*IBJ)m6l%LO)nlWi`W*J_(0p>|T8_wffZMi&Yu!>sLzA
z<?Lgr3{zH^s?w&|jOPVn^Q4(lF@DZyb67bBG!z~l$h%L28p;e~&poA~2W7Emal!tN
zu+oUnr;I0)_*BGr2Fa@r2oLiX!||3ZBtW@@ScTl4d@y5c5RgD@wCK46@0NOb7~5e9
z;|Q+m7}~>Ht+$r(1V6e$UV*Fd>K)ITSo~;7D3$im34l@);Z=8TY@;XCvc}7;nsbS@
z7M)0V>lqi@{t319Yvt>pj<fKo3rJxQ-a01{Yk44s($XB%&9yR4u17%E2yc}W>sK=A
z=ryPsht)7Ys<H9qSTKI{q7tE)5+Q#TD1nnx<3%OnVoJotl)wf4(F-<Eqs1Of#AOiq
zIs!HWanPdE32s%0m%LWR$RIm&<FbH}X`b<N)eJ;<-_^45C#_=<Fu24t-_Le(D3NJT
z6(bs$1b^dM>6jjH$~Rin=fs#kC&rY(r^MKWz4dw=r%NiPMiJgY;C3M2ML=5#_7Lto
zez+Q7ovVziWrV%O=4U_Eggnywj5Upjs%I;c5#jw%7g8p*j7;(kMy4V_&n2e&HVo_o
z+%a82YrMre5b*!UKAVD@BFy6b$2W2ij&|KpD2&$7>s!A196ZeLDnB!EC>}&WpA*Pm
zB48*8ex8C%Bf(3VI7gqCOhE5xOB_!;(;$%+2eFx-eJK=b>EM;BZFojHAV7%Lt}Sb6
z@Rkt{5d^;?t4pI%WNDKL@6vN3!7D1%w|6BY8*vas8T-gzOXFGu)JO2rpe~KZ$Mudl
zQ+!4}$UK4IT@kC55xzPB8*ynZBQlo98Y^OrsyYMPk-1OuiZ8EaB+Crw=rVG*pTdZY
z6}2%&Rh@ylV*Ek#^P3d3Yeg+1Q$3@qmXU=BC_$|9{J~mAws}UVmJu0Mwf+RQ-OiuF
z(3|E=<|M|L5UB{z6b#n-`!Cd!Vy5r+@4XmrEH-iLry{Gz!U>p%fC-pLjz++GiE$R4
zLQF+4y+%eZ@Qh$BBQrdsX)PnOJR`1lH6oWIK)#6BZ2l!xwT$faj1{$v+~OI_YZ=+)
z8C7<+(Xr{62N$nH$c?k27QRNL;hu%=ah^7HuCF@~)8@Sf4EUBRMtBo1;+(T7G-XqW
z*Ww}65^*MM3QgP;VqDX4OBExdY}TM8C&WSDsGkE!;T)($h&Yosg-|Wy-sVQ4zqw;u
z<ZpGq5&ow4ZGZc>aiG>5{Br1*-63Rb?DTo0d)HddjSdLONIyE2DV-3K>Qb4<E9p<B
z*w*;xfmokEz?>qQGq@G&9||UM?_ZA;%%4f*EeOzi=hZ6j0OMFj1kniW7hLB&i^iO>
zdEe;^gczwS?*jpkTG$)v8(>XnaL5gD!C@5}!!|xjV97%8Chs_61wz1?&Lbly0B1VM
zTVj|9dsZ@1iNJ#%?^)E+;Oii903&J;APF9-WrUZ8${1H`*NIp+ddVhew(MEyAH1+u
z9*Ddn%nI+|;T;!Ngkp{hD<ZW#-*GOmasHgZF#6L0E8tAv_B26Np6aI|FuT7Y8TU6J
z@}sx5KqK5+VEKE09^x?r<n7%!z%Vic!9-3OndKRgT1Mu1MqDi;ixF^~SPfim(Q$;g
zqc04`?C1+awxfId_QFUla@m5hv<;=Rd4p~!3*nzD$v{3F=g{elC*~tSJ3dg$2wMU_
zvDTs!i1i5A$g8Uv*<t>P#7+cBnKH`OQLhp>&hkF|pCDjl34Kl(P4fN}*0H;akzEML
zL+HcVZu@XH3mX@HVh#eOP$4DCC<g%2qH&ZK^|z%}=eGni&K5U<h3!PZKRe>#dI>Ga
z;ovwE3C?VkuBm2(^ApC-Dn>XdF+l#@gnxClKRYpZayUzQFhg5%A`lQ|oX0MX3#TMs
z%o1>>5?>&=&eA|FBb=k~bAB=~JIN1T6cA;XE<`~42%fmCed-jziOgKMAo87Pii@BH
zjqn!qf&<R3#U7$)KZ<~Q*H<wz78yHAMjP^cl+j)efxa*MeAyj2zKFwtlUc?gw1uAS
zak4OZ()ZWI`=nPP_~#AAbtG7C=Z!h+4V%UhrtGB|9NrlS5ogk-5Y85i^K*kGGQzR<
z6a9G++iQPNkS&B@i%%G6#qq{Ur@%FK3cM5J)t=|W2!?3G%~g?${E=GYjTAHR0i6b!
zC{k_1sZ9Je%q$y(ahpQpH-#A2Agr-LSnu_FjSa#+82%}e@up}u`n{%#gOY{dCo=9G
zFp=ngkn$7%-k@M!{u2XIiPmEMHC2o}ijV@KRdjJNzPnUEYrMgDU;T<WUO(AKN{3r%
zZr?o!5eFY1uvHoF=5?*cy4J_K<|Q(&j|MeWjCkAIOZ<CXQ_lqM{+$2Vvx)1yp6px6
z$W8?KiGx@HcJfK&I~KplsAJT=mHrx$zu^jKai8+ObeK$VlyGH2a5aezr%lcY8}_Zl
z{~So$@<#vNmT4lvLGmOWFK(oK%dd$JTI=gR5JYU+@)HImCNmOZ8WXh79qe%9l=^SO
zkg}~|8GgLrYK~5!m%D=hS<7ElFhp<NPI655zLmZ^Y@_pxw}uAo4Y(XP2HU6o0`=|~
z71W@^8e%_=`q{mdMuX%z`H2-(*S7^@jfL)1L{lJ6iut>cGr7Ue%ES)!8Oo2!z(nrR
zZM_<}c^lVJ-#o64nK`|DZ@{KY-EMWX8`H;k25mm^D0=ins?Wo8PPU^rJty1W-Dmwu
z&`x{1cFfG=?tHA7iEqCHJezZO8Si`^=zjW_-Mf7`@Jj~|BGj}=?vWXA+O$e)`dxLK
z<X#qU`rUW!yi?2f<>dasYWc;}Bp!EhI{Lmc|6J{Uf8(tSTn`2<F?O$L7ND1(Ine?;
zg8xG;uw&r&<z)Z-7Syk&aSH+gex%@4LgNkU2I%GYQ%GsBFT3XDM~=pOY<&tYGW?Zy
zKm?l?3;L>M7d~eA3(t<c7m|j+!;Qbh`mk;7eh3db{=x&wVuYm#H3(Y}cqn-XD|;8=
z6NJwYzCbvFz!yXE2<R`zD$9e7zxW3q@@|AZ2t5DpMR*V)5q0)K@E7`g!P*0e^MLbf
zgr^XAQ1KW4U^E<M^ALC>=V^Kl!aM|ji7opX%JUml?&JOv>+{>f{eLJzPE0+lpJ6@%
zj|BS=UPkbj*me7PxR?72<J%B+AaKur3xQ+&A;QN9hY>i&{&EZAyAXCG`0HXBZWHe3
z{=)s5;WY&A2L8f0LmDPnSA=c|+(r0Y5$`|_Mi_$NFPy-85gtb1l=YWb->>0+3gH=q
z_YpX)6EFw)nb}`r^SrA(%=Z}rCwuG?JAc>Vdl%Q_ga0E$`@cbmcK+gmg@xsnrI1&%
z-*NXnIjh*ge)sPsM*FA(*}vp)Ad(1qxg`>$g%)i*qYz0AyKTa)pg$LIOVh%w+!Uxs
zBAR8<aL+W)AAuh#b#Buk;W$ssFJ(yUa2G_IRfd~nLb47@b`Wk&fsh`x{-^*L7y_ej
zI0=rp{^3LyB9Bx}q@BnlMYHOo^qO|yk^rS^-R5+7(t*$<M2yK+o`uq_DG-mO;jJgp
zi+bvV^-iuhJsfV+<~&b|@Pu%)_Nc$#7)lei2#2xGj`$xry|t&37>+Csw~PcR(ib_I
zl9Y_}@w(L1U9t+@jUN(j;V$Cp+-O$4)a+ND=x40dEOM+efzJ-^7hb9_HQU_1+%z~L
zHTyL>48g!O=r|((YO2jPM}HIC#k0~*?bYjgY&y4P8q_#DxF7qg@CzX6O0D1{FAajO
zr@L2%p)KfszC0~*R&qE$;;sn?AXEyKSxA;bK$Oy_Xo&mea+7mKC09vg^)QD#HJlB}
z%(0!%8ighy@p1{G{>2ha%arRiFH~y3hy*%!LC&bV*5qh=xSvO?-l(4kS=gS#%h|`M
zdregqdgHq9Tb~nPr(rdoSnZJp>$psMs?yl?q*TM%=nr)lkJL5a*V}#DYyRm#ei~F>
zdqWeHku>%uoH3HI3>c=@iauPcp1tLjgF-BG^yrf16$xjL>J7zGlzq?}iS5v4jbZ?T
z;SBekh}WAP*6D2bFS36K>0OA4#!D6VJ+JD<`mHv+;p~>CC7WdevuRyeAzHOjtvcit
zh2pKXVV0M=S!42)zrEAaB$#W1dxuS{rtWi?!d`(ps;tqRLD}w~B10_OwQMDa-BX$U
zLu@OlZtLmG4zcEO2zs40vI`VM-(5Zm%Cg(SSroiQQ)@9G&=y72@$Tc^8e6yz*km#X
za?$3xeY?54rYdWc=Q$D>!d_w8KV<5%ocHmOF*rCu{52YJp}pBLE1WbWixQmCQQ@Ss
z!qJi8_PxW=sk3{9lX{2S!#6b?O^Znx1<laqv%*Q;=th*A;&iXZj;t{)9QCVfkLqUi
zLM>oP?{L!WaI~}4YAZw8RVdq+Tb#{+NNmS6HH0Om_ChL}0^Lq)(x@04O^cpt$&^P$
z%i|-fTZfyp4tI*Q2{%6}+$kg6yaW23ZK9|TNXa$qMm<H>V7NVYCg_5;!RT~~xc63}
z*-heBVHjQa=>SE3J3%zGYj4{bF?{!6$X%rE{l1#+vu)$LPX*$3vu<|}cD^Ru8uVd8
z3~o^GgFG7HaA@1_QEvmcboXIKHFK}6_BP_rf}Cg&E?sG-iI1FjOv%?fWAMlw&CE)3
zp_Geu&i$-)vJP(x!w{2A=zx(aL+u^hOT77fE*ua*?h|%9hMPj3*7|AP#B}@GTHnF_
z8_sKP>*U^+H^W^U&hici*e!WzfT}h`lD!=tYR`z6W-|6UG_-~L<uZzV$GhJ-S?sJ|
z`L|Yi7x!|kKb*>(5oD!Y@**Cu#=2KWOd=ZX_=0XK2+y*L)&{0>2zd0a4z#wTH|89-
zcN^O(Uo}CEo>Fg8#Qh3Ny_`-^dyVoWH}0rRCq~>$G4)$A^#&V%NOCuGCt|xNxX`Y4
zBN;fSw?fPQSXIdr1t&VBXc@y9BOK?huO1RkNXJ<cXI{wFHg`Y3woT~ZZmb%ThOc)h
zEjw|{=wYMtd@0GYg1@6NJ8Z(3f-%D;jVKs9Z0yLf`P8ZW@7J8ITgk-9xw&Udoap=;
zh|tcSx1b20@Jh=TE-Ei6SXf!^6bvt&&0qPRId*bdZr_1vgR-)-`le;~={u-zcHe$!
zndK#r=&UH|o_5~s;^JO|dKHxy&M%&mR$j8Ww4!vu{Iu)=1N#i@e|}o8vf_n{PAgte
zURkoVS6Ls}m2(!A6@jznEhwz)RajJdTE&7{m2ec67tc8jpDPy+sOVMpKcGunP*7Rs
z3DWYzEOkW}RbZMFFIa?rTkBvU3!iq39h&+LIC9z<1!G1|#FWV$;S|g-Sz0;EDVSAW
zQZla;vZQr#rWl%;kSmrjZoyn<-h%nF)9l}(`P42hnVH71E-0)ht}HDpDJWWmdI~D?
zM~*%Nb8u#bvvA~msAP_uPk~I&TQF<pywakwf`tnzN|!np^*x!As0(Jzswk;+@EGSJ
z=&6>Jm6XpenP0rjS$OuMN~f;blg^kpsUUyY$kCH0oWVv8=<my^R+JPw7Y*p=o6BYv
zE<?}f7xUjtr?9xV5C8S$zij^N=XKg<Fa%wf6j%6)t|sGY6_@{minn#m8-2#uGqDSv
zF=4{l6SxOfm{e?C&1FUNO6F@d#d8WVQ*9erQ!$nWvlg+vWkuE=zd4YMg^+X~Y@B%u
zisxGYmK4uHw-yvtIR2I|p0}WaGPD&lOJ|nOFRgSc3m4{cv*-{q)j@SgaSCP^mX#G2
zaLXY^8R}u9AzNL)Rc&JyVfXk4rD>0OkyTK(XdYKSc{FAVs107Rxb(kAKzIJ4vT+O0
zQqFnIa!*S4C{5hD%`$AlnUlwyF?N!_VUDep%iU!G6}<g<WrH$v!6Ixmr(pEixn~tj
z!bUAGt%T`q6{lhjjt;g1SY{5MWhlU`UYcD{T3A1ICypF@=H$`CFfWdyl}q*5`uV)9
z#O8-auC$~CE5!sToL9e>Et<cmq67mvzhsG1P`tPjlMAz_a4Gk?f_Ve_7kWEm(Y(18
zrOQj4i~9A|-eEOqS8lKuBdg7t`8K(hpg|}xtF*kLa^(D(B}=)-^~+`@Gb<Jp%)y}n
zBeO6M$BP2CZLYO~2Y|XtZI=I=iRI!Lht1?|xw?jO%l(V`xI6+EFF1NXa0*cS!jj_B
zS*0a2y=_;5xixEn-GC@wuy7e?3HR&5*%dfCmR1xLFD=B5TEdOW1Fs#Hy|FEvXTs4)
z!zg1{hS)PUd|BZ<j5}7uL3hr~%^jSU$+O<11q<d?q|I7To;Iw!EbWZ4qLP_2aiAVo
zzM#0IqGCaLMcSZVJRkPDs6WnK7cMC8{;!@SaW9Sc!H=h-%iC+m*U^18IIIT>7na~m
z>IAwV8XhpQ*BB>~&}2+}ASsj_XdOs#Qv+=S?E;-*Za5+%mY6%JxFP-Ncb?b#?>0!~
zZM}xYU3g*_7d7zqcKs4^I>Sh;%jTum-*)!WccOpZ5_8`Zj(<m8-L7aC$Bf&Ay1J)&
z4Y&V^_&=hNJ-LysX?yfU$6d8pt=*$DSjjrQU2lKU?AJbbJJv-l-G|9GxZN(h4I11u
z#rryeoF{vQ$XoFAZ^q^&`AsaDh1<O3?ILd{)8^))W*g^h5S_-alZ^a54(+yN6i;uG
z_{CaJ`3H-`M2;2npDprxI@(3zY!N@>G5>OLjrc=xySP)_E$$Vc6n`(iDgIeJEJiR6
zTz`U?DrSg-MbkJ#K8_>vUo2iJUMv1gyk9hpGUR_&_D3SW#$Y|oF#hD};%M<a@j`K#
z$lpmZKObi$`BejXugI?-X}=)yYX{n&iUI7Gv|EbVVvcyWc!5|Z?hs9r3+4C9Hq9;A
zd}#ygO%}67)4+m%oa_Q|zPM6+Kzu@cSLE9%SZ@gPkZdLLYZ2O}AqCEry<Fs@OibS<
z-YPyQ@~aM}zaqXbel0e|glBp?@g#AuI7+lf-;j?F6fysDajm#r+%1~M67oGG`y%{M
zisek}2wW$7hqzmOQhZ4~Bz`G&jq~cs7Ke)y#3Hd=TqSN4Zxrtq4~V}L-w{6-BlupL
z?dA`=$xQJS(X@i#zee^g;+x{fVgkN8V)?1!Y;mb*8ofwgE&E#WI`Jm)r{bOBGvW*4
zE8;=Xw0lwShq6t(7xq`OBRJNvU8&*;;_0Gk@M5l<O&gp@;^26`(&xyYCtf7~3fVQ{
zW%93=y;<BU|IM;@i9eIyw0W_<ee(ZO{-<P{whq#NFaJUL-w{n)2mL!N+cbKS|F6n#
zT05{!YX@wJ!13rnBA7-mc!K<W<Ts68#7~hwPyP|&82P8lo-WQ6O>+lv)7Sx5$^Qcq
z>o<)Z#7$!d+%EquB*LxY1L8yCQ{uDYd*X-UrzGnCRyJSi%KE}2{E4!Y#kTTi$TsaA
z<nJZ_Ao+)g!{j&3UgR4m|77`R$et-yh)cxF#kJyA@jCGq67z63iSzJ2`S**D$^Sfw
ze7=UxH}W?_8TPk@h<9&UJzYrT&lg9F<HQ*x%FPr@<u4PLi`R)akqD;Mi*onV22HaU
z@h53xeWu9^enK08FU4iPkk~+@7wK8@XNx&vo;a37eUnJ!pDF(wu}uEuB=R-T=tcf}
zl<$6#?{;8&o)mvaqTGLx$p0t#KN7zXzZPB0DVA>{nl>-Wr_e_E6XowAnkEhMpC<cE
z68TM&2Kh~c2I)mgUno|JRm#7bME+X&ZxVl|^m~;4sQgcePs{%biS>Rbnzjt;Yl9Dj
z>`yx}Q|u`YAW?1ziTq>aA1_W5FA$4K<XcFh+$NDPs-XW?66?ENykGpexSvEmzA%F2
zKNb(mAI49^Sw3EjlE~klWIM&-@=qj@e~LI={!$Y8*NW@qzkx*lAB*>h_lpmaDE9~P
zuVN?s?v%%y$>KV3ySPhyQZ!8z<o{B3Zn9V2G)v$gCwr1uAQp?*v#cHXm}NwhjVNkN
z73~owv^PU`rg)}!mN-G=Gj;6W3~{D7S6m=27VUFB@~@V?M*NYuN&K03muR2&QEs2?
zN5sd)XT;~lPsPv0Z$)0<vAs=1dq*7X*0Oyq<TTlKeSq{HvU`gIM7wT4dY<eNBH!u5
z^^}VI#RqNv(1Wz=3Xs3{p#1~Ut}|e7l5N);u&<YWqxe(Nu0xQ{$FNw>uS7nEMf-X2
z74dbE&wVnTk6Mwu{3k<Vg2>0M=<g<;BxZ{PL_Uhee0<c4oF^_6mx?PyzRryKejxG@
zcG?@o?P9IS$E=vnN3BS^4g&c`MA`?$Ux`nP&xx;yuZxGo55&KSUy8i_!FqkIWxhX&
zb|<l$$RGOAZ`W6#udU2?E73nooG+G(%S3yzB=TJ*`wDTRc#U|Sc!StjGno&5bA5Kb
z2L4j^W1?NZ!T-GM#+u3R%KyIjnaDS%vEILm0USVR^F2}IMIv8cN!zaTz}2$Xh`x65
zCfPTLKNfe3cZv^-2gKirFNp_5d$Jts`&71FN5cMAHh%VE?P{!9oGO0@5wAF~d?$*1
zL_Uhgehm}P5J!vS#PdbIN{jjDi{;`naiw^<XxFcZZ<2kjxKpGS1nc7~b;-L#yS_!7
zj{?$fKY0V6l>NN;qWFgRw#di*Snd<?EAg+Q{p<(vro4UyTZ*kk{>G2~u3`_dw>U@~
zBIb%`isQsdVq*<tyUs@a^Of#vA73n+KkDK7FBcnYAa9fZdhy5NPsO{$d&P&v1LDWx
zXX4l5-^4Jl$Fcr+F;Vn2k2}ilBAz5>i37z`MQS~;z7gWt;zV(}I72KI%f!Xva`95}
z2V!GQ<;Ug!jrgkghWMWNp?E~(+a1}?INl!s6U5eHTd}LyP3$f96NiX7;%IT4c&>Q9
zSSDU1t`sj3e<*Gce<t1~{zm+*cu4#}{6_pv<jd^XzZ1nQF<Trg`r657$Q~(<6DNuG
z_Ds}QAe(Q-WBrvP--<{33XyNbqit`51fQ1uocOZ%n&@jKzbE@s@pF-HQek}&vAJk(
zi-o_P>`tPujm(!nvYfAtJXm(F$TzVv-PcB*Ap1PAK%}+|^UV_%iOa-G#LGlJYRvrW
zMY|sad%NtLMPEzV?gt@#kNo?@{UTo{$odY6AB%QB2>x$me<#NA{s{aDVr#Lj*j4N%
z_7eH7CYBo{4iV1~eJ$n*vVARPzT1%H7Kls4i$%WQkm<GJE#j@>J>vc1!{Pz)N%3j%
zMG>#;w|d_c|0sSU+I=Iem+w;K`rC<JM7u8pe=pg6#lhlG@eFaKI6*u|JYOsn=ZOo&
z6=IFZ_c*dW_lOUQ4~vhBz83QfvR@Y85Z@N<{t)W>MD`KU?i0Zur~4@hqTL^YKUKD`
z&73Z~r`SjIwV6+qohzOx`r6DBW&7I97s%#2D%syfBHvF*`$qBmG?*J}EH~Cr?t^P$
z*4JOm5%a_`;&^eIc!4-uoGUI7FBVseYsAeWUnI%(^4*%`Gve#wTjB?zuYH`z`zy$w
zES@Z$BAy}g)sD<JK|Dt+5R1hHVuiRutP$6V>&302fB)#GvVSJ>y`Wt08{(hEzlh(8
z_ywBf>nL^+dx?F;!QxPHlsHzLBAzGC7Uzm~e+cbaD%<W4!CoVqFD+$z?-m~r9}<5h
z{#txa{Jr=G@lEkh;z!~aB46sr_3(|TWQy2H>?(E_dx^Q?nc`S+g2>mYvOfPl65pLl
z`!aDIiDNrof=Yj_c#Hgek174W*09}ILVmuCl>Xm|uP8rX+erUMqO1ElO+>yol<A#B
zz9W?O$)eqNLj8Q%C;exOMdB=RiRfzw^Ua>jf3?V$d(!qbgZUy)+K-8EiSLRo?;jz(
ziOAP{((W(v^_;XviF}_Y?Lv_+?4-R|<hwa(^NpC~4J7)-H*C_j_hN#4zb5TBMSBS)
z><?x0)tXFC5beGd?Afx9sgaBI@U59F_a~7r&ZIqFoJt~JV{O}V`S~(S=D$o_CqG|H
zNq?=#mr~MxK*VK$)r;wDe!z&!P9r`>8gUviHom`>CVz&QDfScxi9^I3F;5&Jjuyv>
zlf<dwba93_Q=B8t6PJoB#2Rt6xJFzjZV`8gJH?yDUE*%>PH~U8SKKE)AwDHOE50DU
zEWRcl6yFg)5f6(;#BW9azF$c9yW&K99st|bo(BLs$lv(>AAgp~?cY-zBn}aC#K!jl
zN6SA>oFvW=XNq$~d+q@1X?(x1M(L}?HR3vPy|`K2Dc&sZ5_gMtihIPp;y!V|_^9}-
z_=5Pd_?mc7d`Emw{7^h1ek(S<-{{|GOxFE3{$QNr-9bzfGsH}>r`SjAFXo7O;s|lH
zI8~f3&JbscbHv8?F)QV7d_QxI{OiQ^;%0G+xI^42-YniJ?h&cB!Tu+6{^A^y>d)i<
z3(eMJJa_aT-Bye%7fefAPQ?E>1l;blrN8LI&({YI#(5s#!hEqml?|EKdp-)6;7*S0
zn@8j4&xqp@E<9o81+H%*f?qeH&TFW69yh)gKkaPTvGpa4!B3oVt;YJ;7S_r73K0A<
zh&m&n$9jt2shG5jV&cqqNhiE#59c_4@#`pqBX+&-OvQIjICpcs^!w|rLEJBcs524+
zlg5Y^KWzo<*!ud<<I5Pl`p})a`Zgi%mqFAiMSc6RZ}^L!_9HlA>&ruZd=`oA!zEH(
zeLqIrFN3JleV})bfpIQ=+6{=u*0*_~H?FJ?AKmNfyGvy_AGka)3~!$02GGL#7<ir|
z{e16@^j>HMmo0w2Ct)$}FEd8rJ4)XGInG=jLx^qP4zw>3KDG~=rLKK1B96_DRBzdV
z`g-~X=&y^68CK^B<g0-bj|AE=i0ftjTxZNQaz<c2PlwN6{Q7XnYLIU?TJWx)3H0+p
zxAo+{Y4ywZ>b7Q|l0C?>f4^?)UQRMR+QEGjPcGrv#Z>2$d#B`&&8Kqf!F#vg*=<Kh
z=jQwqwvUBwYl_p(xvgy*({0`T)(@fEy6vqt+gG>U8ke{sb6eYI-|n==Np0tLIrp5F
zH9`CzUlYLp4K)t_hfaO2CNBHZ;eUQEb88~h0bg;pJ4Jc#K&iFO*0wn<H$bU1{q1vF
z)wGmSYhkDOr6cb~4Nz)z(sy=x<eW`4+0KblYJG218z>_d=bh`ExP5orj{L$rr)TSD
zPsM)y6X%V#PS<VcK-dKTht~x0e^rf(|Dk>dYU29Tq6Kd|Po}!*9dlZs=5NkvRx`Jg
z)1%3=fvyjpGYabqJ{yGh%9=7~WZP`VQ-3{Sd&agM`O~qsqP#9pSM0XEFmHQY^NlSw
zq(J>O<E_p4ncKEI#d(|alQt!8PuSpTHn!T>a$8)#z~I&!+uphXI-3dCQ3KY~mZb*l
zi2Syu0o!(a;<mVxqtJkj-$W(O_ugzDYP!+sx+OonF+Cw}W0Q@Mja@^*jh&pX$+zX_
z<!5efwlT0FP#fxcifU`SJ^s3OP)XgEKOQ=XNziFr53Sc`+cHh3F|w^o^5*;<dBypW
z4e{&Gg+^<rYevF|{QkMkOn0*F^(Q6tgPLqosC`1K+;*X)<c`UwbaXe4fD&Zr>cF+s
zfsAa8-_i{8zwLFsp|sj7`NG_bp#a&;G%1U)&dA1g$^DX-qsF<p&!;wnUg%l5cz0O-
zu-x-f<F*b+Sck3kTx#5gVNjCINFJTrWNZ86b@{oup=}-7y4#oM&dr^fw>|aE)Fx17
z#ajD%qtte5b|@hfzhQiSy0xr*azU<({+*ROEPpb}{<$r6D8pz)Tvv|%H>u%Gf!e0q
z;|4;dXH($XxAUl^S$ZgWTY}A(ZTYQsw1fuhJm>=7RHwZf**YzEUH;}gUvss|)}T|8
zzYfZy^o2}86&jYcv-0=lk1}6y@Rj*am+=>bx6RJqjGl6A*W|a}8o9d3HF4L5p#gj9
zv%B+ySjV*dsky83X5>fKr$XI$T<-Av)p@B7YZ{k3AwPWG>b%+cyYrp2#0#2SlZ$#v
z@=^ZkK=<~~avW~DAhP4!+?(^)K>;+fad`e7Yf}+Qv(_dXi}K^3|B5w1S97AZBD^WG
z{k4|qPE9}O)w>VYWXv4?UDxpTt~tK%Ci6Afo)JmTeWhh9%eVPpP1gy-<F+S7UTxXd
zNlNINThrHhb@jm-XnTIwrTLEdQ2S7`oL0G13Qcp`+MJ<|V5nch#-we{H*Fg3JiGqg
z7SQtb)Jlu<TWks(q`Ib?-VI8nQ=V<J)z>La+7>jO(tvbIGq<_WC=G2qFCSa#x#b6)
z^ey>qZ#y6Ao_YB#YBR4t#o>O!8Q6AvUuO$i;90r(ZDTY^he?w(aN73N(7@1ucT$~R
zZ$9U4-HEN(VmlQ`L)(K;AkBI%H~-a^?VOtIey>*daQ;x8J|Vx=!WPgNMT?;^8ZeE~
zz0eqK-#}v&d0$(0s5*Vgq3V;I*Gdmncb$Exx~KEnv_sVyQ!REDVj~aL>zn50dF%Pj
zD;&k&9CFe#cZ4^^ZGu|zrib1=)oFqwZ4YODr#73KJJbK@bZN0IbNib7-G`Dk&O8)=
zKIy}U`s1^WcfJV)vT-s<IDoSXPim>LXBXJPVtfh?bx%1NaW@bdi|?P@K%9MD_ashA
z&>`hVA~zVm5&7I;6Z>N9a=0KzTFR7A_&%fr58~4i<Vbl+a6?UI!gAxn{Px<7YqA<G
z!8?@s6BnehRIoW*;pC+5jPu!S=#u6#ehmsjm-KwZ!}rq>Vq%|Uo?zX$&~mPd-|a$w
z^blN;&`0>+<PMYy1g}Tip+9Q%^LZ2Kk1`&&8mZJD-2%h(NBK}m(-YA)=#TONm8Nf@
zM(B^y?=<7bfl-JhFu(Li%V9^mqbblI-2gX4#iD%F0Q#e;NTU8|@FP}uo6DlXPK@8t
z{#9h9{^&;dFsk>UM40j5^+<>QC`T*tBsi!)%1g9p4zfUhlyR)1C4TQ1pRF~9qWsbq
z`lDV0;-dWS8TzB1nGoeA4)jMo)7KwuV-+Q1pl-!#n(;9gK5Alp!@AE!jnp6gIegI;
zT=yyQe*XrtzQHm>(PWyZ%8ZNhK?vxN`YXSPZ8=S5V)R>@LuDpMKf`LFKk8*pjdBh`
zf7CNOM0p(s{ZY?^{wP0Vnf_=z@<sEpRiQu1I7gjdI75GwCe`YqYnVK?DLV!`7^PYU
z^hZ4#6R+7?q_jnD>oW95ug2O;f3$?P+jw7)#5ij|5rqDz*OZVa&RG~g*HYu6Y#8)M
zIatykWyQ@d#y<wFArhjN2=qt)%6SL<(K}#9`Je{$M;YgeHn5pX{1svIaMmU6Le114
z%|sieKdJ)KA63JoKk8X=(Q3Bqfq3qy5F?B}!c{#evrd2XQd@IkbTKpU)0|3;@;zD5
zALS@ffAlV<KGyMZG@bgRS8>xk-qF6LhyLha+3H_6r*330Ju^C(EBXy4D9xTN@hdPV
z{+X8Eit6-7y$;mrk9ut$5>3X3c<7G~va&hRAG78cTH4q1>2>;}UR8O~QQYXSsLi9J
zuW~BB+Vn5h-*KJ}@9RltqOH^)y?~kDN~p3PO^xnikKT!L52pU;b6n9MHQA^?$_BA$
zYx~D>Xw92Gt?9>hnSi7)liC!aq^Cd1(Meg)dZ9n+b;wDX$iaaA=&jbHP)c)DLj6(C
zj!SXbVd#%~c0x*5Y!B*>dgT*S{=`l}fAsBmHZ(b9FB=N|Q7^qu%23+SAN|VG`=<=!
z`k+7Rr4LHs6Fk%(rTifEM|mfR`lH^VBqwD#>xcfRmp?CMIoA*UQ7?T&%2g~6{ZUWf
zbaYA|4kPqOz5L@+?xPL;QM)4s{ZT%VLjBQ)tvypyxL;9!l)IAYkG5uo&>!VKV)~=s
za*fa*O-Bn&f3!Wj1pUzx(53$9bF2gUqx@FfO~*4dP)&r(+ejZ`g)tk+Og0XgwxX|*
z(9_6}9N^FJI6-5w(&cZ@BbJHfIBn}Qp*)`{v7<j{q3z5#d~m;<>f6|#f5Bnw9B6kh
zI+IEbRMQ{58Icq_mOy`$2KMokl^h}Hk9s2*O6kP`f&Qpw1lGuoM?$PVwH)=D{^*}s
z)tmT7{ZSgMY72`(f7G)hDeMLHN6$g)On;P-?~qx|_Vh<{v1w9nV^z=}<=Ko?rPIDN
znB;B8Pzs*}r2Z%~Q-73i`lbG;J&_3g(P>;Y^hdp3j7Z@xW~e{9*6JIVG7hBv=$-IW
zfAkh^W$2H3JKUU<KFkmOQO{nO!mCB<k9zjflpL-P`lA!Eejd?Nc<!hEXt6n<Kl%Z4
zK!21iaMPhb$`1zAA7vG$KN?{hp+D+5pg)?=MnHemb3lJ|4|70&)N??8^lIjS{;21G
z{^$VCJ?M{mYk3O#qZ?5@TV-Pk{ZZO%l-bZ9rCs6MzW(U-aHJG-OrbwYgJTZyCet6i
z-E8QO@}Nk=s)GI~Hx73s*`EIB+i<k!QHT1Y+_>%2ITFwx<yyV<|HUr^{n5{m1^T0O
zbqMe<V6z(&>^pcOA@1nXC1oGsq13RaPTGuf@N}5g0O*9~um{i|<&h8iqkrPyK!0?M
znGnS2i*$S*yB5VdHO0ShfFB^KKguUbI`i?i>a<%h=uR4f6G*cMN1cv;fQ$O0bCJvR
zM_G*eqx?Zp+O^Evxf51W-MJb=RMnaHlUH`mfO|#fU%-EH=da*_{wRNri_7%zEhrba
z0xbw$7D%c^zVJu%{GQ2DB#oPh*7#zi_{50xNa$<(&&N@^2F_xy1|<a81}<x0a|wKg
zZ}rlXn0iWLXWTYB6HZehEk!p1gH7@BXYl<PA)Svr22QnnpTd5VzRCC(7-ISOq_U}y
z-ip=)PD|vIE(hV`o&NMI=^JYK($I3=olif)b)0U#8L)XrJ^d->%W279QQZfdcfHeJ
zq;Ht{R%6UoAY||{%0O-+^YIB&zL7cObn~Us_c)@n5l&dz-wEWk;3&+%6y?KY8GQ0L
za7GJucLV$vBV;^izBcrogph_nk<ff=+zAi~%{P(IOW-d<$XLuK<(o)ovjjvDGDfpI
z`DssJMCQXDhhTD~XWFXra1)WwbeJ6J2y6KJFyBJR=!w<`Mz-LiLj1W*SA+~o$_7TZ
zrtbmVFXUqa83WAMp1%7N@yI7a#;NA(LLYyk@M%kSx-V5$>Ef>k_=^Hl7ai4#t`@kv
z#~%@xy6C7By4J$A3c-X|M_K*9h50x_MnCrItYprdCb;AZBV-)rXpL^c4LlfjJNmBU
z;E#!N?uA<;ijXnSe980`z&?+@-R5gYAHNFa*P<DGCN(f7jlNd+2-*VS#Otu~X_z?}
zXil;B60$HVnfz9GE|N<Tx-;RVhv1=Z;w<ECkA_gylrn@+HQiZVuNKPc<|B(#O+QGe
z_N%)LRb9&JQe&&*QL{mH5mr|(4%v$p@;kAB{pZV01D{1-^ee4Jh1VfuF$)vx+R5+B
z8dMzGa5zSNwL7Y1eyN&%o|u3QpE&{E2T<Mp2$^TXcovao5PA=R;hgA~ir9TxXn~IM
zOZ^d<-u6p<i^$hBSgIxN%(g&q`mie>Vx3{r6bQHhPnncsorw(H5W4S*9h}b^_aPV~
z)yP8%YYR9pqYR`R5?^9t+M~ANs3`{_GZDtQh)kgohOq#VG6bg&i=+1_XnzTT#3-h@
z6<>`Es}Op#xE0$DYpWGwA6P8xOl8Ryf#`G=V;}BBhT9RkGo@}j@Vc?Vb_gyB)rnVf
zJkyXN=xt&se{x^5&G2i~^aO%!hPM%U1Hs!2eOPRe6?=k>z!lQ-ez7>rt{{RHn~2DG
z8r%-0h|EUtx_*Hb=a-*&GecrL_GasP4Kl1?33mP0h&+MNn<M9Kz8WjW6CmX2qf=On
zT|bCiuOoOWpbx>rU4>sUHthPv^<C%q^A)yI0qq<}H1$$$zQ3WSBV2FY_)o;I`OoGr
z`uog4`hFaWQk{h?JWRTzE8wm|hUEyE3t-&Z4nIXl=+0~>T>%eU)C~t2zeSbYd1IAC
zxoP>?J>b0@ewuVi*}oT1)AOutCu{Tj$Ip^}ZFVRKE<v5rC1q{=O@M3P0tL>OE-7pK
z7&U#!+V;oR#&dkb+Dsob(4XDr7Jt-g`-I&tkS;0r*EoD(7D4FE{nfT~M_BC<oW3{X
zUnUM#uVJu#ZBbvBbTNJ_l#K1qbfryzBq=`5S7SxNT&RZf6ytK$R1M9mR}DQQRy8!=
zGo0*c{OoYDUyK`y#Rk+D8yH(`kc#ymj+F!l1R*whEsHE1KhOyd3^t>2^4sWaa8R%r
zPad9d=-^;H4Seq4Ss{B0rh<u$(&_$&W$XtO5F4dYCpM}wJZ19-nT}g0Im#jb*Cj_U
zL7%@xeI_}|3pTs|0m)GZ;*KXoTQzf|?W2<;Eio$+afS&tR1<aUB}YT`lB3~n&PcR9
z(!y!hj1fEm<wl3#EFY)R(s7JW2{fY`Cqyg*$kwzuvUw&;H46krwxU0w3##jljyG@B
zAb&JA{~(+aTX2QAchV~0Mq?{(iHsDOG_g!(OtKu|`c=1T?VO1ACASWonBc9nb=dmQ
zrY<Mi%*Lc>rPc-3m0Gtp<!Gx`%50}j%4{E79-qRwM%LRAnwIRm)q8pZN2^l^{b(#7
z+Bp;XI^eTVnnloEyi2ulrvGS+dLzk=nP!{q-%(?f*A~zi<?}?xTe6TKjnSFN?a72P
zb|F6qI^&2+i%ua{AxMW5vDKC^j^L{PA&t@ZZH1G$3a{Srtdqr$sU1?^ZamC@EHN6R
zQ`mOa!}U(6Wo(XBGlj4Zyv{_zThF-I_Ct~s3Eo<#)UV@MF?>kFdSi4(Cv&}vc>;j8
zXfmqdYuy<?2V^T4C;59Zh;$HM6DC$6$`vz5eFG*RYqeT|6SD$`D_~71?yxGhpYdZY
zDj$j|ABrg-iYbq-9KEP~Tuk}6nDTKk<#8p~U~wD2kg7g43sVs-P9S+nfo)D?p$U*8
z*;&m9Uqb_pv|ZJaK^<yo@M;dJyQ(K3@|kDsuI44{*9h1)L<D1jOuMW723vjHG;Fn{
zFv9I(DU4_=6G-;QaxubfgQoeLh%K(~Lw!tRl<2P#`4VHsC^2S?@Zr;2H~?DUfXFA8
z0Q-Ry{f8zUES%WUA`X(JnA}+od|V63fE|L!M=*^?Mn-!^sFsllo)M{KWV&a>)iN>%
z0mb=oW~mn?E=RDM7}@9<p;|_^c}Ap`pNM!Z#deUqjKatru3{t(t;WW~brh8FXtYMa
zP!jx{?>b9DwT%24K^fy}X&gj=h#xVW7t+ooVif|^^Pq!?h^GPtDLu{#ehy_5$d@^O
z&N;+Ei%#S;;gnzwP67tZ6e177Wbpj?z&xA++B54m6<UG{v>@tlEN&bvF&ho~t#oqJ
zQM=U(p5^}!G6(zSmFI}whk*4bkOvSjRD>5DN7yG!e3Uog)@R^wA@o(t$P1nksb%DK
z&xosK<Xr?Dym_qs(4ymsBM1<@3)V8iw!jG0G7{$*ky`GIynMG^gpoN2*i3f8T}$I4
z1T>OZ5t~MXvjGP@g4d-`AS5mivc8K$wTxVefZ_zNeaz3uGoBGw%LwNH3KQ>|A0n=d
zP`3lhsmo3Fl_DuNQyCd*(*!Au<aox4T1GgDP^PMu5e8_y5F<SQ@>)h@tT2OLR#*u}
zRw1AS!5d!i2WuHw;~6Vz8QJC;Rke&z&kH4pJ3W7}mXZCQ5vpZGMpZ2jA)LW>=&7H|
zQ#h6RduZ&T_0!j)IW~PEx9Cq_jCg|s7&fjg+yXHHRl!mcV`lp~8rV6ocqEB;D%{P1
z5g8-8)zV~W;#}m^Ie36Uo}lv3WT?wSgU21@2`CRuhPpg7rh0iC<)JyvbA{wu3bV>w
zm42?vVXpC9)yhS4t+_7pbJ1LfP`5rBS6QA)zZlJpv3Y1*<K?MR)ik-k#^bh*TnAus
z=S1&(7ftS&F&(DK&;*i=HgGh!!^R98O@_KWG+y!Y_#1%cYo5z*H_dku>WX~`<1@>%
z#BULI^}l&8e-qH;PG48dKLW%%OZ-h4hjfM}=$o|~W$G3k&S3iowk*W=({`p192p#J
z{Q<(kHV||4stCp$y((Ngda-w=5X{IsUh(>)*A#Y)J;B){5Oefe5{x-|Epd5AUJG_H
zTiCFn2sjw>v~|1_Ha`sTEa0E}8TTsC|N7m;VgumLLBNr0F|f*u5?5JtBEeZCkx)jr
zAyD1&K9D1W6C8VZ*rJmOZWs)kzkO8J-#W(@80~{z4MspYg2!((el$NR&9cMCM1uYH
zMMC{Pq6F4wOVE!vuImP2(P3nSUvBfOY8;9P9^G-Yy0e-Qp15Ibsb=J51k_3#^!<$R
zaEnZPsu|(I6T{{oL&G?pKrNI<(ftVQB#(l8Wdx3E#IF!sXHlS*5${Al**_#QJLC4|
z2B?MB9}*|jb;+NkaM*NZ0wUQ!4x`Q_g2y&b8yAt$o)M_~1chF)LLQiqsoIooXL^QP
z%NfAq6KW!OT*4=o>RLv4M1oOO>mQnM%B`;DL5WksQW)XffU&Y}24mE0`Bx_`%7-vq
zwvc{(B!-zI!2en}Yq&KjxJvS_H#XRsYDPZxj2+dyojMo+^MIIY(dooN1k2BecPd6<
zM);}}Y)5Ww?<5I7BYZU_>LIST=yXCK^w(7TXGJ!s{-ijGTmL-->cwKKbIaRm{pkQd
zqdY^l#^H8zFef9Y8x^m~PL#4|5<ma7Lh@0GOvp!QS(jK>ZUo$;5HJz^ImWj6=UvAA
z!9+iB0pu<ICh*f54>WJiqX+A%87acxr8t$=E(k9o(rqcE7m*t2TFb<l2(58IHaXgc
z$u&q?g@8Sa&<0so%}5Sg#Fa3@ci7;QGO^tEGva+}Ifu9%0o#Vq23Z$-QMIl*b_D#M
zHSQ^|${R0@d;f&j`}Ng~JcZDjb1qU2A=%B<CM3IIJ^Rk27weKSCJmFB^m^lDDzAE_
znRF0=n_Ok<6PfTX0yjAl7nx$KSB|&;XLv(Oa3nE`>upGNL|bo1G(MY$6Cc5kiI#~G
ze&~arxZ9!=2)^70!rp{NcYW;Wu0Q7JV&-X1#f&N%)ObW4uaT>(8EJ}u5&hPa=B=rY
z*lb$O5#5iZM-ecc3H5EY^(_xALmyUGGr|wXm<z;Mi%ulCJ6je;_M3k);YAzlA@y?r
z>p@jGB;enT2sm8w>VOx9K}d*_=OAEm@;iZN5U@LQs!g-~Zc=?sjbl7PU2Zi_B)lWp
zGUGwmXzAwa&8YestA0Gu71eXCq&CCmy3N1@u6U}gcp~9_Kv>pz&GzjYDq?2{b^>F{
zFKw>(qQpUjrrfblSlmd!)~k<4*?nI7iBA#OgftZEX0=Qvc*#U}{le>89tZK^rruc>
z3pji*0w3ez>Rfp02l1X({|4hATkQm5s70p}yu8M!-CWJc5Crsz;HL`n^Z5L_`KJ*)
zCgaK|P#bepz8Qiq{$=+xMtP35O#b1+YU051D2fj)Mt(ZM)l>b4lnF66Vd^@<F73yJ
z<EHCq2aSQ<lH%*7RpaWERqLAcJ=y%Kao;<(W*mF}k(&QrHoxYihBf2J_K(#3_p<pl
z<6F<zHe(O}M{53i+5DO#c7)*`3pLfG1m6t?Z9nFo*EpsATX>}W4PPJBEx{0HIs-QS
znrh!)@5VIqosqbhyzA@o*1M0FcXM6du<f0PkJUt%=UWCeWL;f>K%F~wKdbk0C)a{k
za$|R7Kn*zD9_5Z{p3QFCn~xe0^YU{QYS~d&3u{ipznGn$d14#IEZ!H~BM@zg579Wd
zFN`^R(LKtNDjFwEgPSL}m?q*82RR$AgkBw#ZH4#;kCpzv`Lt4B7u!*T&~UZ%@PK{v
z)M7~<T^~d^&bf_A4<n#^#Qx*w^qYZsV3l6)l_FT`ScmLXWZjPg4-br&|J?&m92A}Z
z&S7Ct23486@T11@cGjGXxbJc@kmv90sUskl>>qUhUE1RhYwTEIOJ2-FtKU}N_VWe;
z{Fu)Zf8%WqL1%dR#XeFR98O&G@~SXq$BcDO^=t2d2sS7dWY)s(PW*)*qj<A(9s&<`
z{u1k}grD~~dC2n@{}8noK7NMvKgT|U_zMUxBD{vcBhAMM{=#xB^Atkkya(aSLt`f)
zaM$DB>Mu-t3xPk(e;46Bg!d6xzrPM1@BGF0Uw}I1Bk(~FKKr{AVL3wG!ni^N<b8X7
zdW<3@BKRMkb|QWw!p#V~5N<`-jc_}{eF%FIxck*Dj3XSY&NlFOLP$f{k8l8ipGAL#
z@N0yp5MD<(h~O`=W%|QE0D*@ne~I;R3^{h}yT35baICSYiOI+KRR|jq*!S4J?Ssv>
zJ%ivc+YsN0aJ;c$nf)>Oc?4ld#B@wTXorxAa1ugKggyv7!uSjKjco`!5UxkqkHEdc
zUt-g4fqxgmt;)ka=S2iwJNrv)o_+B1HVf-yUhYq^OYD9!6K8YRDMU~HqZ$3bQ8RiV
z#BFf+pk_^3Vdb2xISw{;aaje#njjts6LYp;X34BV2%Z&GE?Zbq0UzdzC%0A!0|!-V
zV|lT<Ebv0b2?gQDHHm3bd0Dg?JR&rtXi@3B%3h`OdAk-jP6JNZ_89k<4kTEq3{912
z??1(&p*QI+Hpy3rKD(`@8eN_Sspu$VDFbdfRimM}YO2xjLmS!TKpUz?H;J?k$3bry
zlFXjEGsJDf&7e>Tk>*wqHExN>(Bnjyi88v)+={eOS*XKJqKg{QqkV;Fzi5v1p_iE`
zbgOVOYHpeaQD;<vye{-RArbB6PEJD-%xtJcxAs(`n_L)f)&ccqw_(Lok@!!wZiqFG
zb+U0L9vxdnUE`QTjc5|dY1}TjtbF#EHWW>T3TwE<&~VG1;TB!P34OyYIzr(y+>&C}
zU8%tfrb~FWD_cDZo25l}tl>btM71=c8%b1q;?EtR$1GLVrjcaGnKp-7Xj%xuuo37^
z$4XSMmqhg_6C6!DwR30WZC(j6*3*%_gZs8u&+OzFmFg`LSKZHsrudSp`=oUI3-gA1
zK-2W}&f)wnX(q#rn1o!VWW3+9XGdJrf;>G;t$8doo_lmo3y*CT?r|!-u3LL?0L_oO
zJH6(+2LqC$-YM~0IFKQM8PI4?c>0kB4g0x7mY?^!5*{0I-wXv*dBoG9R-<n9<dwq-
zQ&E?vrhI>cx*k_uzfxTp7*DLeM_L!Ob;HG&ls)KR<r^=C-~Dq460c05t}}Z3hftsk
zI@#2{5t&gE0<?QHoHu&|=Luf>y3H7mkq~ZH)|WNLH~M27K)%ipx%M@#)3TuNe5$A5
z{f3EIk9BW=g10Yr`-&>K-K&7w;2Cx0(RfHjvqoxEqslHcJNp9L&#3PYdwqw1Zmd@I
zL(-~#B#@=XLIxUB2z|!N=!&|}V^@t4s#b@29IzgsA)G86AFiJNyFl7^<HcDJ?EN@|
z!KD$9p|$)MTNQC12ymXXa37aG^#iubSleW-o4cE<0#nhfcwDd!VHFVi{Y{Ks_37b`
zXiicVRHIEL8V5e=KaZkfbQH}Y;6h{+A~6mKYe%!{?JVp@%aJ!7TNo**GlnLJ-Q3Fo
zQR-GmZ)tkey*sn^_NUo@%qd7%x95LbFII{*LfRVD_O$BSWAjDRC{^vRqAL}Pp=AtL
z-!SE>p>kc<k@(12=Hn{Z4TxnEo&ECMfx3i~P>Nmj<gw`+O7-K`rhdFzn$#RP_qipW
zQ1xxG&gbR4HP-n%Ie!}K{5_l$$Nrr2iQ?F8BJQdxG`U~6O?kLu*KnIo_P;3HF$1#J
z;Wix@X;U2Tm>zD^k^h@yp?|2ub-#gnGfKLbQ30EZ&~%~go&q*cAV_ZMUSYE%&i&G6
zhuJs<U1Q?caqgQz+a)n0e!!z5PA%6|<Ai~e(?`xK9ga`u;TS5|Zp$IFICm~wRVRX-
zA8ww5(VC96cW}SKsTZo&=i;!LZ1UIX{GZ_-4B_bO-gI#q;(rLG9Z%jGt!?4{WH~!G
z)_oZ=*zxWSC=;V_T~p1`>);;oR)jM=+7*+&%F?^IFNS%L#zC)@c9@?mH@)l1z$lcD
zcQ3=q1#3fB*7|zah&LVLZSTL-t6jH^xK}L2n6|{h1liB4*Rr0FhU0JcD6Bo*q^vu-
zzo_OJ#O)C`q<-qeRFxEQYdkr4O2Mav+q&_pH^Kd+iW1in!0wFGQJj0E3R>Cq0@w-e
z5j2B><0oM#FRiAK_TQ?q(t<&JHCLx0`!7piOP6)v(*BfXEhvYoG1PB|Q~lQDaG@dH
zK)RH#ODLFEG|RM8J&{gN8`e`mg#hRL1u^Qb|2~4)!~fT-Ut`k@l9cU#zX&!e?>m6C
z|2s=xo9r<quPySgi(UT@DqLq}^~T@C1&hjyOM2(y!ltCWbpGsoNM2V$biJbYv1N35
z{l(q$|AjX8Kck3kI@)=V(JrDicD+#g|A$J~#~Env;Ku!G!J^8(-o&CF_CKJ4jRJjQ
zq_AOTvyy&ZSsqC1q`1FV1-oGOyah!#7MGSSTvT3Cu&`1p>HpEghIaeBMVNcOn)>3B
z@(S!Za8!5+6_pT<pIb1mkb>N0MHIF7MdVF6obz^mVfk#x#zX$SWM*2ir$Ik)%;;fx
zINlvk7yF`tm=yn_IQDThu>Zf8y>|HB-|=*>d5iG)y4ULi!+N0bzlrWOfAd$rgq%(=
zM%3N%3^`2ax60m97cukSQRlh~TE;v6+y>OSKE-Re{pTZ$`Hk%3=vwp4lTqnp%sgJY
z`Ri1zwSS=Qod`{naVr~*Ad5)+kepwmkavpw`h#{7Zt9V1L_UB)d$V|>$VV6Wu5Zpe
zYE$E9v_@n#wk7e6(g`G<YB)*$LE`CRp2)}dSkJlQ1>!vMB9ULhGT-Im55?``PI0%m
zSA0@@N#wJ+tmk9#u*i)?e}dRm%n~Pw#bSkM+Hxp&wd`8)Hj!T^vEJW{_U>lbf02D6
z#+&K<iiFG+Cx~`aAAWvC#Pn*BUxU!TPUP1;wE2|=$**e2{}TCTA=-R%2H6g`jLA%K
zpvae|&_7w^lSH&Ph&#pm#E-;pMSf+%{N2St;+f((Vu^TzXqsdw$LEV!p6>`DKNP<a
zn__>WzpXe?EE4&nE~eXWM!=1-Zxrtq4~Wl;Z;79YK}>YklO%Q(v&G@!1hGgg7cUhz
zi>8f*`uGMV)_X30aSYB9E5+5~X7MiZ7vgV4(~v^>rg-Fr^|TXD5(kT;#A)J%;&O4V
zxJ|rO{JHp)_y_T0(KMW}-bB1shU@PlnsyWHD%n?wPl_*!hs7KmOIZGFafWEx)$p5^
z5m+t1X&1r1QZ`>t!tz_h`$W?wg8zW*Cq&b-hTpWTLDRAZ-&DG37Qx2PqOIQMqG=Do
ze+q5Pk<-LsB!X#JBi*!yU{903fQ0`-+4IE;`Kx5F5`Q57M%mYhrcH!;Op^#c(<B1#
zU^@H{D&NE6Bl15Z`+4yt`QMWLuK0ocU&#Ji{7(L+IN-CNQLz<?^>&ioRWxlP<U3im
zX%r!!X%oS3+C<=3l|NVcOq&S)MY5NPRmyjT>>rAzU5$FLlYN7Dr?^LaL^Q1;)Nk6=
zDEE^5uZjmr_&<>SXYsK7-^q4yZsRzZRuS^Il8s-7o4=cQl6Z=EnmAfC&1%$BAiG$c
zL!w^OtVX(NR)Z_#|AF#dDXy1)yX;!=X8G@seUG?T{zqg#E<PpyOR`@T-yt#I`63>k
z*T0tkZ=#EHJpG9z^7Ru>k$)tK_M5g5I6?jb<?}U**2=z0yq-k<8^xc<f19{hd{umt
zL_0nuQSNi`Zz9K({+1-#nL;A}iSqXl`-_9bVd5F$*(AzOCQ*Kt{1=L*aRk4wZRBeg
z-K6|`ly9&2OYt%B8S#1XH4^K4i$uMqZG?V&sq`>DOtN3`Vk;8)+mgtClKfd>KlyV=
z<SP_S%Lw^Ry9o8IQ2xurE5t3ze?5u(cgTN_xKG?KJ}H{!HR^qdHr8ueMkxQW(mxZw
z5ls^t`J?!N$^6MA@}EG$Z`ws*mi(tG-*mA^{t6QLmWZZR1p5lv4YaUPziDA3{dT3B
z7B+0t!Up%#k9<#)XxGQ0X<@@}TG+^ETG*gzVZ(n+Eo}Hr3mf@N3mY^oZ1|6<g$=)H
zVI!YuVS}cH4Vo4<$hTS9_=<laF;`B)n<mIYaiw^@c$fIR*a_DR%->b)A@&w=hP3tI
zW0?_$M<X_$F;%ojyf97~vNOdq#j`}a4nV$hWX}+1igU#UB7fY&el8bRi)+LmiJQcq
ziFb*1eSq@&WIrN4E<PhZFMcY1E`BT8bpz`8f30=xYh0J{x&iCsV{hbA(bu@XRJN~i
z{Uh1F#`SjDH;F$HZx`<t9}piB9}}Mx4~o7P4IgP^dp;45h~J7KUUwj!kFb$xVusjL
z>?88=G3Fa0^06`6Bg7fvOmUuQ*Gb67N9mY<g}7Se^)3B;bd2O<aU>seBl(yc`F+~f
zzNYn`mH&wNtr+I@5bCj47K4ehlf{l=7tz<a&XR4{V<^XW*RdY{=!4`hKFD$6B=LN)
zP@E&q6YV+<<<`hvFK!n3i!at|*LUD9+5F)V{d|KU`L!6tj!!!xHWyopb{&ZHPO?uF
zdx-r-yFNs|VY1H<d9R1{Q(uIfBAzGC6z7P(M)o4vRpKgft;k3ASl_kcc9D<f(Z5@~
zN4#I;V|YyGqj=<V;_t=R#Dn4?@dNR&cti}K4%QPE|5@$q-YSRJ+gLq=#i1hK*~$9(
zT1(Qdlffyn`SwTpe<S`*d`Wy=d`slZKbij{@eA>5(dBh5;!Q+*WfW|_NtXVOViz$}
z>?!sW2Z}jjo;XGvFHRHrqG#4WTbwH{6<3IMJ&t@okZsrHu(!yr6>k#xf=<?ZyLi9&
zbMb)qEAhAD??h?~vHU^tkjVGg(tlXwOMGbucwG;M#i*Dh@-@j!?<{7DJ;js7Q^XuG
zPaGqT7wwH_sP6*Vv&Fe$x#(+NSIhP_uh+?5FK!jD6Yc%SsDGDiyN?0;UfB<e2Si^Z
z+wN~5-^=p9CcZ85&BGjrk43)kmiAX7-%d_D!uu3pQ?aG!YiRRTr%azIR)|Z))#4iQ
zT5-F$OWZBm{Swso3)yzx1opGC-w@vxKNG(Y!@M7Y{PAL{*g@<e_7;bTIpW#kL~({V
zQ{>x%S^pC8a&fJ=RlH8zE#4_UB>qx-R(wHxQ~aZ7_jj<qBeI+D{t9e+GdY+lyMx$6
z^tG^u${sG-{UMZ_D7#3UCE9%;q+cz2hqzPxiFljnYgq4<{Y&vN(e4wWzUO7XD!w7U
zE50v&Dt<2hP2{zQ^;>Kq@)f%DXNf0^{{1DpuY~k7<R2rB7ta;X7x~&<)_0k>PFycu
zEBYGOH_G-kuJ4k4ulSJoOYsTuDe-rr-A}@LUzh!s_>uUj$X5WfeJ#YsTGw{}2<hFF
z-dOAUH2H^#e0?zMD;Mp45$u(+FBjK}o5X9y>%|+z+eBaUdavw#qTNSA{dOM-d|v(+
z#n;8R#6O82iC>6cive8AvHfAOxrjFwn!l~sQOpxZh>f+Zr^`P>EEUVdN^z-piFlcK
zmAFydDqbhvBHk+6{Uo&ie%brQN5!Yb=R~`Ig!~`N{zA0-N$~T#B92EyjEYGjU;51S
zN#b;IhFB_=iHpVM;w9o`;yQ7?xK+GPyhXfKyi2@Sd{{gnJ}Evez97CV+WjfC|Btdi
z677B!{6}PeE4sM$W`CQAjkUPj%imcXEDjZ?i06sr;$m^7c!_w0_(PE|)aLph67BvJ
z>?dX0{VCWl%Jwz4?Y<QJNxY8(wh=puzV^1=mqNPTmjVYW{Zw(dm@l3!P86q!7l<Wd
zsaP&97OTZeMZO%I?fbd-i1@hptoVZXXYnthe_tv|_kVhceZ^7YSg}Mb6@3luO4%z#
zUsHRn?5o79#jWCvqG@ZRA3u|Qm$+BlCq5!RE<P*1ApSvoQ?&b6sJFT9BefRWie1HS
z;xO?HakMy2JXbtloF!f;UL-COSBN#@72*%Y&EgiZR=i2{?}PbT-A~B>l=y=9viOGh
zw)npIvB+1#bH20^+ligTZlc|1L%x2p2Z}?*;i9koJy!M<@jS6uoGs25eQj{QkDl$h
zO1xU!D()0-7H<>p5c%?Ymj9jjiuk(tuK2$Asrb3b7u~abGm$U3r#)267e|TX#mVAy
zafVnbmWh?(Qt=Y;GI5=_Ufe2PC*C67D&8gDD?Th95F2Zsza;;w;#=ao;z#1AB46mw
z{>O_w#Xcfm?$7jM@p5sk=xd%oB>SNFj>wn(vwVs;SR5+yjsHwvATB2H*_*HKr~e9Z
zz5IOpKK(a|x602~=+pm@$hYXzenI5R@@fA`<oohzQ^b_yEAz?LBHxZryQkQXM7#K&
zd;0T5zUrR#`6AzTPrE|oi|uKz5&2qs+O;CzU{8CG_;V8L;k)SRe@5i%=xHAkKNdd|
z?IrX`Prwaq=1Uh(6o-n#MZTw=`KE|`RXy!8k#D7^y;{6M{ISRv)ieDWk*}kt4gEpm
z2PFEz7t7Nh!~-^DN3n~TDfSfk+Ii-iB3>XCiG1Tc(^rYncAlLi@+I_4zg@hSL^~do
z{jm6${Cv$k^S>;<AwORjPyc7)SMu}K@AM~#eDOQ&E+TG=*!pm~H9ug)?K2}Tn~nH5
zZN%^x{qGynWM_z(Vo!09I7G}5^TZM2XmOl4Nt`N97iWkw#f4&}xKvyr)`+XcHR3vP
zy|`K2BJL1(iMz!+#XaI)ai6$fd{lfwd`f&-d`&zkz9YUTekgt-9v1!YK|;FUA1B)L
zRM@V34vpJ4Sxgl>h-qSmm?`!Y`-uI;LE;cGN6ZsPh@-`+;&gF_I8&S>&J!1kjlXAE
zA%BgyT3jQp6W5EI#Vz6vahJGTyi?pG?iKfmPl!*6&x$XIFN?2<?};CZpNNOWBjUFr
ze^Jcs6B7A)0oz_;s@Oqn{QXU){EffIvFF-QZ;sL%e~&X-{&C_YajH07oFV$(_xRuQ
zRLbA@`<@#48-MS!PX6`cW^t!@v$#v#E#4{a5%-Iaicg47iO-5Jh%bw;i3i1Z#81S-
z;t|pRK8Zi^w(TRvi3uX*G@0H(T&VKN+&>d3I^v}}SryC5DhrE1Jg9A)<HssXmR34h
zGYcyVovfmY3MZ?)WL_4XS;u=?-*U_>DOxnUpmhGM1t@Is!lI(`lEq$m&x1$5W6eVR
ztYvnI*5Kth+B2_oeu-Zrn&@N|FDNT3!E^jEYn@eIScXh^vOlY^va-CiXi+7q{U;Wj
zZXE0a{Q0{r{Y4)bMq9ezKl5RDZE2j3X<SZ3h(q|ke0`9o@p@xl=@3FXm!1eX?K(LK
zT=tIlUU&I_*n1QBsLFef`<ydNW|A;ugGpG2Oh7;gBp@Il1QJI!kxjsj$SNp1$R;FF
zQBlxBf=Uu}s8x$ftF`V@Ypq(f*5bZfYTeqa)}=00tMBjkoZp!Yacl3r@B8V!@10Mc
ze4qdS*`Kq_nKNgeA1=H23x5;X-V_9{4~Sa(u`dka#@EYBn+Q9-z8n+`WxJa8oCDU$
z`uH5KR|Zk*Z@5l4(i>D-+VZqG^Y!hFWimLadU<s$hMnGSAsRRpJ0-_Kzt=9G^YzLg
zYMnB~vSN(r<)xhkJH5VjYw#WeAM3*{$5egwh<jxawKk!?p5HKzOOTdc-xk!@A9Kk1
zaH}d+-_?kx*LTe@ti{a+_43m8z)r944s@9F%KC82Bvs!{h_ej$2fo@I<37vjT5cNC
z??y<^ci3@QJ=V*lG^RhKxR<mC`G$K2$a&`LeuVV?-HZNt^M{Xkss25UIHqekU|uhw
zKJJs=i*52nddCXw&?IbMIB{8x6&~ICSU=lLn|^B{_UB{a^Il$kxD9bgz60pr>s}_%
z%h#`L@Zcf%3A*<xJ7Q3I|A9xA4;dJX^*2uUe_8+jg9Z(X#mWZ{8c=Thr)Jh3Jt2V=
zXH&J>R?k$ubcPn1q=0*@_q2*|7Jcv58HuA4uOucW4&M5^o7z|z@K!clG1~vc;TUTh
z%t2*CW%Dg#imc6v*;Qk$Es2?pyF#O?BG&NjR?kA*cG;Quc~`4=+bny?OLYzy8n*jv
zKX~%lL0V;<&bE5K`}my1@W$U-A9r}7&=;?4EUGwaN81BdEPvL3y767C!@~!hZj)yH
ztV^iQKHPV}AAfR|f5d>g%H|o3v$~X9R*Y)rGn$52qpJ$=1b#P*_9AO`p_f+KygM<!
z>WnT`4b7pW8?46%zB;^VX5$m+TSfg*O|b@h=;-<x&C{D^SB=`yt-g0d?<@Spy{z$j
zSx>Ld{^Id_$M0r*eB<!u&=H4UdVQkP4h!n**StEjsdEF?(2ZNg?dzirh4n=Z1@-M3
zI@EV;i2J)V#0$DM#Iu_dQxk3cz6PwDQ`}9pj!$+&y(9eN_gXtyb9q61VrapRM29Oo
zCc89^P2?9$NldNm+BAOmxXR|j7oz@#K)t^y(0p5A^{7rwy$W&)PE2&zk?-%a-Cyi$
z?3+D)Z|6$W!{!c+&55|bW5KROmNh!jW!F?ZVqa1)2ekwnUW`Iby(y!)zUZt`vl7Q7
z2Km|30R?AOR-^T<_008$Xs98KuTN$q9BWMCtjf{wJr~Vv$l6}mRMecgE2}ZDaQvvy
zu5e>r;R&M(w-@c`)Y#>+tn9Igj{ZT}T`CVp+v6)IC;Ao~TX{;+pQG8Aw%L*0)TX&$
zSG&gU7R!uI4EB#K7*w#Sa%JTWg)c|jUK(kLG_`GJy_`K?)A+r)m>qY<+xR=}I3W?v
z&h&3hj7l7yonP6(pI5*(rd7UH_{V7Oj<JdMP0{A#(B{O-Ul#p6ns<5rj=Wv@rk^=G
zb9UvLo?6YmruN&TJ32Rp2G~c2$~*6{8hrJT3_MW&X78qo=K4fvKvUHy>?zK{dlUGL
zQSDL9+{X7D>~KZLE9WMx;^tXX5}~0~tUs}`xc-S~yuP?G-n67}`lu<1;7}`;Gpoa;
z9WQgN6Dv!Q+P%JHclRp_8rwC6i%uU^ctz2b1v}c+Pf7Su!{k{VtZ|h+kn6DeEr}kD
zhp86Fq!nITblLdIp4eKw8hT#YE7`s|y1Th(<EYV17be;_M0a8re|*)!xe2F7b2a-m
zv$D_jd!v1~_u19Av2WqTQH9p1#F)xb`1)-x-PNy=y(-w<?uwGaW05u%Y5kE_w!L6y
zyG#4;Dr;olSZ-2+En7Y6sw*pBiIz7ExQs2AUpXMj*4eV%d+-5wHby1<n2!@GABhg!
zaYX&V#v{xK#wAXy9E4E~t{>DmxXEjGUg7bhW>(%89kTt%`XP-+HnCl{>CT*k`DD9O
zD_@8XZ5US1HitG2YdWcLnrX8`W5=dg^J7`|uvo)Xf0xSI@mG$vUg%=gkS}+!3Yy#P
zp5uQpE5CBxxIx$h8<3iBtr-WtoNskR2^_!Ib=x)mGVV`>%|*(+ggKCNaVlqrY_>fc
zb!An~AG;N)S=K!A<t(e)?vDQa${5cD*NtyrO@}v!2KH`<HFw*Iz2v~_ug_>Yx_M{f
zMQeA}oWzX!=}kKmyQ}6VrZ@PyS2cI8Sb3nbX^Ay8v^!zPJ5<bQ4%P4OG`)Fd)2_ta
z#E!(#Ro5q)t;Q;6Sft^Y@#7LaV+0#26aI#|iR}8BO_>dscJl4)bZKJuF<1DSGn<@Y
zyAs?BRvz4$nAwE0Pt598pTJuCmyS+6F>6O+3jR+>%&D}nE$sSEP1bJv3ae<*D5m+E
z+_d)Avr)Tv%IF=5N73WDqV=Qv1FYV!JkGqnrU=F|w`x}+ySXtDYO;D4JwD!lZ&qRD
z%%gj~*me9a%t@i;Z!WC!H8}&Ea$kM0$=}d0`liQ^y=nOV?TN<3Rf!uC@BLzQ!iqmJ
zYkXp-IeO;cj5Y#$^~i=1O(UCmCh+Qf`i1bAC*PdeY?bUr3GQiy4MjT(8rtpb(9m(`
z&^M40YfM<(?tIg#<B^Hy9C%;Wyj}V2u6Rq!9)hd6Bpem#@5->9P{u^KeEtA`66^Rg
zrqSsH{)j6B#|~bJVvZep5tlyxp>X*J7mhF)GJb{>{|dzY#}=-n%OBvwP5yr{>v2Wr
z8CS+OTDQ=DTH!9bLV^Fl`@KJ({}vVXV)=n+KM>2G%J|QbKhP(C0pfw%>EJ56f&K;S
z8UF<{4$0rfct>U&UcezaAwO3}^FM-r!Q!H?;0pS&FqM_@C^FgpKcc4@eIo3n|F8I$
zvC_mt`;Z!%Z$}5i7xrgd>zjfynOxvJV{dkxaV~?Haa}(BR@Mak<Im=@ncru%31$2!
z%!T$NT!Js-nvDK%L)baO%i@gd1O1WY#Qm0k8M>8mgO5f1RG7}VvEzrx+SVWRU(Y;t
zXdb))#{F%PH{9M#UQQH_!f?M3KT1dVxi4InZ$4JXt=#G}tZ=zn^hZubH^b#wZU;h<
zkTDBfGdr?@Maw(7W=?MPIx9RNs}xQrUVw?Z56xt8rNa?$nX%!@?`%|25*{3S628a-
ztl-G7H@-reLuL9SpP^`Yn9NXQ5ylc8E;BoF0|#`J%$!IGyEZ~*LF5lCJ5pw0gddK>
z6*4<THn8j{nK3J`D`qWZhsTBZkYwaCY}N4iOvX9uceCaRVVYD7kNlR&6Eit5*iNJu
z9s~+cmW{grSyv&2ios^cU9G(5(b{%9d`f5&Yd7;fE01y3PW8rcb<mvxf8-PNBs@EO
zu1O6=*s<`OE}Sf19Cv<#epZ~-fPV~X0h07Epm5p&T?>WJ4E+XX<nQ<wUX#l>8+wY}
zUh6f4nz+~Ha52b*;afu$7-Vksaw~jWo(kkvue8FqdwW7|^;#=@hpbTKboT4cusLAk
z*%3Zt8NN$qB)59b0xNuXZnJ4QCo-Fv_p5AS<O`a=&g3jP@lKJgG#}{v2XxPg$0AR#
zs^4^`%C{3QiSTK%@FQ*d8M9~PdXDM0;c>?7lUse}94q{o8tM-d1NglLFa#z>a6s)2
zkIZ9LPv%ZCWh)|YaXy~PJ=K_%xmf$e3O}o=sv;}7(O*#636UhX(u<i{rq7ci5vIP9
zR}DDvX_513zM6fRNu3!vha-9|!Xwy;pB(ANc3;=dHV^kDxvg2Wo%zRkXm>UL(U0vy
z!My;J+Vj!Cp8oKuPKdJ;#Rn7Y430WwMSsW1IL*m2PqxMV(KnfXnp5D~q3BdLe45k6
zwX>tIa1e`}kh`ztM1Mm2bSLyVJ}TjejegD<S>n~-KY9u6rB3@?K4BCe82uUBTkfR~
zi5|~QwbIFqoAlw)KVuN#Gaa2uDxy`ae~p*FDmseg*Lvw=qF>Qo=M+#F-ic3$a+&q;
zSzi80Q9dae-sprmIhf`spDYb0oecBKzWB^2kE`&HoO~WizW75<bQ>$Y+R5WF;)_4(
zL|4(V*U27+7JTuS0#QD+8UBfrvk6n<iysU`eXR3FC-WGS<Lv<EpNE3Gk^IP&wvmjf
zjr240Dd>M4)fGVG7s9fKW~Iy9o;gTz>*H?QQXk6mSxR&E=U!+IW}H5FTrT%)9M2bW
z8oSyZxVa1YRBLuPZin_GN7S54y4$%laEwQ<;b?l;+C%)&t2zF|Z0#W-w8()6{j9!l
zIO>grN7|tb+%AZg!4<Bs^JuWDFei7EX9uJ0ICG=zylV8$iDz3`j6{)H-7Y#1u5&U@
z!mbp3ms!to3i)ovs#eiH*U59Yqdz*I1KRB5FtZa6MY%S7_&g`dw+S5c(Wlt!^PRTt
zemW*Pm|eTT>BF~lCq5}U3=D5^Iy?lwgZ+T|w&4q%_U-|<Fj~j<F7oW<(Z0;T)w9<{
z7qY!=PR<!<A7^koI))i8c5==#jxBaH#2PMfd*F-jv7<Yf;|FdPzWCL4l>1zGyXV+v
zM;$tLc#d1_Xm?Ivz313(NBM*2aD(T#-;Q3!96R0P5xc8xW$~Swy)tuJ<l5|%u`^tI
zt7k{8qW8j$PR4C;MEi11cRL+vaL!NSoL%7*K4|Q9Ru<3dG)z^Utt@UF9!Rn~yce!<
ze4oS7k!PLorA`(%Zbv@V9lp}ZVykZZe6G?IDzq|2qZK>or>m3A(}3B#v4ces5Bhmc
z(aGk)=N${9jGvEQW^o^!frzQgu{w9-2ugiXp80IMvma9t?&s?~-<Xcy&vgTEJ@x{6
z*X1z$3)n}aOPS|5!5dLa*HYxGjYTn~R*ZeMW7}E4>Rb(1=EY9@T;#Itke}X*?ED*$
zCvXpZp|eoZ`GK8(J3JvS>I(_1{HI_9{Y($~e~bU!>?+h_9~DHm+-JE-`<J+TRLm#-
z?Gd@}A=^=K9*I!=Crr0JGVdY87a;H^XYqFCt1$WYz;2?i0{`q$Cf_rNK8jGxC+6+Z
zxqRTWGny+xDCSe~cBS!6g?$u#AJSK4eEjl-U&O@ULjUbV+m}(c52D!!asHCuJ|>6#
zt3bD?$`i+Rie-;6zH?zurSA^<#^$iyXVKLM5aLPpd7Saxh30sQj$cFHc;lOoedJh#
zlI80xdxEL1J!YTZ-<B+2Z`sG1Tvx(uLg;?FWluC?Eja_RcAT9@;lBqVekDgUv5>x@
z=s{0}_<nTDKF*YQ8usn<y~AEkF(c%oq<q{o{(<qe<EUTGwk$qE8UMuiI?~5S0iQ!C
zSyyJ+Q`;VZ>ux;#_H%@ib>(p7)5RZfzGqwm;EK{Uw=I4@k5IB61*e&U`(fT?Tqror
z6nq@!?-6?N5u=aMf9#!j*}u!=vyq2wg7*z1zlPA03B4|Y2TJR`9c-~z5kK6XMB#ON
zvVX^cn&9D5M>o}FB8y|bQ?U<Z-sM%t8>nBhI^5T8sV>sGx*)5I`@IVLuzwSf$u|E_
zWbC<Y{+`zKu>&eCMCi*bOicB2CX7S+>Dy!-+D&GMgaAkVeD*0`jRR3zIYLh+q-tB(
zx;AHZs*627#sPJXscao9dnvM&m32kOC!(SW2&DxuO8L~7WpbPEJ*{2L{c_}2Uhaj+
zxxmYP7<2QvyiEx1X4;1~0`5KRzhv`~M>7SNA$=!8Pws`O4&T(e!~Pw&Y-$-l&jGB?
zw%%hW-i#zz-COY9gsOguP|9cC4toOs_|V@22yWN;5ds^RW#5TxW+@KzC8WQAa2N;r
zF(QAX!69U!hA@I#`ZZH}2ur^k;Vx-P_dt3K!Az4W#RvNM<5Q~#ds@!J!rU;oKZ(5O
z_4Ed$T!+xo)B9lYC#Y_zlTpgC>e$w&kuK;@DaY56`&n2|o7~*TR-4>=nESKrW$ZnV
zfzOftcZ8lyNKI}X@*c8p1v$AbJ8eI9dZ+310aobPk!x8a+vlT#`3Noj7!7L#g4M4t
z{_`hTVe3;Ci(yqslsIfG+)EG^AsjXw|N7&0Mkzv1X6rQ_9v+zoP*T0}@7Tv<a<Vx>
zr`WtjZz^Y&EVDSi-OUcn@+#-!c4H7s<u@a86D!Zb08*8Az?se)GI#y-s{3D$`u~bv
z)SyC~7wrB>_wDd=cXRMHO#i!({w30{bkm)+$TitnjsH`eGx6)&2UXrHn{lR9hIM_4
zRo*K5HO{HdQhzu5AaeS6yp^xBoMrxO?(^mAEoZr+tIk|vIV=3x%x9JHpHuA><Lt87
zsV&83rx%-}Vgt;t(LT02+P--xGVnZ1n)8XBZHymtH~G}g=9%`0HM196&S!R*2Htb|
zCREmiU47c_gi{~7$_Fsr3Z8K*aLYWWGG&D*=vxrzV)KpM#|bWHrEvA7r+n4y)ij22
zoP&;7GJBonJ3Wy9Ygk7tS+vyho#7gILfE$N$0?le$63}8+wOyIFgVX=g<uxo!iB-P
zE-Pf&xpwzRewHuNF>-t`7iVtsbF>mGD{BOt=!c>q+=6Lu`63XF&pI+|EcS^&4~q!4
zMP5cS@{v3o?_43}3%L2hQ9CQkEoLKIW}8E5$+GRS`SfRZLv{V|X4oeGko=MK{6jF0
zZP_3``RCidNP5NiJ%BIdb&nbIOpZWH)A{YJ!_dEib~Z)t*=W0f8AJP2PV||6tWjZx
zYKFkN3RA5qN0E9dvx5dHvtxRBTtl)&*4uetTD>E)Ia^))7{`b#&LMiL@?Co(Unjg<
z#!Ljm?N(}!%=V`Lu<Tqr&#nkwKHAh;97vl|CwMzo+=;6tv$5nWfiE>f@^w%5;bhs_
zF2hZ|J4OeN56;XwA!~-2j>7_0S-uMN%(9P1{k;a#g_-Gn;W;*TqB4x`@Qd)y=Vb2S
zFOmABDq>e#s_L7C%y~Ff;d+;4`la%j1_N$`{k=*#X=SCDA$M-L-D0Lo<rp)^f(hf!
zHy}Nan`5A6MLCYpKxGc%t&qW`7B|8L6%lu4@gTsV9%RNr#1{^AgiVInYK#|<I7ApP
zA^8hQpS6h(upIj82@?`$1oQZ@rq!h6p;=t3z+~hTz*fvek0(k@bSm+vi5`#ttzN~j
zA#+E#*=G=5Yg4|lHSCzC)KtPPHJRw)dWm|R>Y?m(OYLIx`+NjrAmNbLXyl^&nU{(2
zLtmKeuf2GsiJX2i=C*SH>qg^=SJ!x|W(*?i0dqBh*CId^iQqLV)b)rM0tCMCu3O$I
zIRXZ|k#cx_LdOr(a0FWrPzk~5VI{3zYBJ;%Me{iQxv!RO>rc7pLonZub1=OA%(Sjd
zm7&e6Jal0@)R<jGouD<n!9SzH&#R!f5rWo~2LIFsKjXYDVlp#Qjx)D0nh<%&Gbp-J
zfnZV?IT;~n9pB(bwT$!U+-@<<)=dcMJ)-T$;Dgqr2LI#+KjV=!o3qH^r87PYp*@ti
zb~>Mo_@vi*vCBtRui_+Uij$e%hBrO#uElwQlw^yOy>q8b{~`B^7ewcc-%KV}l2)D)
z6ik>ZrVuMl^yCKtPA)ePIn%^98J>)I5C<$S#gdGlh5&6*f*0`6s`VQ+_?IxnZoW{G
z@xLHo_aHd?JmyJ1dxc2`xE*|0F2QJ}pKhjkqd&=rJLemNNnRmwj@dDiA&3<?Rzbj(
z@y8HCt{sP#G^}^iJpLrD&k(#a+&=t$xNV&f1GqU@HOT-su@J#$t#?wJBYns9BNua8
zLF6)uitS-@vmlqn4tGJow1kq3@Hm7hRoW3~@d(T`P3*X16C>;qj<Y*(x$Bq%kDb6i
zcgH5LH>p$}c-%ouD%vzJ)Q3jcE&fk`zNE#=L<c*C<Ma9bTmpc3Jqtzj;wMqn!0l)1
zgoi`C839A|leZw?EJ^S>6aysgK?qs8&P>vJz$8v49y}zG7SF+1UUo|Inn^^H7~Fvx
z_JsF-Fm&_bHA$ll0(L&4Fg=aNIFoif!F?F}9>LFSsPC3djPQFZ_k@O>nTEL|VofIM
z($i?X(BcRsX_#9o))az!vZ>YEr6FgzF3Fvm0mg=OV`I8elQJM~$=rEf2}ar*W2KX1
z#63Vz7b7w@rW-XW19hckat|q<+R&Aa$(D26hMFYLaWfH6f^d(!4Nlr|x51y}0q7ot
zD8c<T?Hz;19ZvQwhu=CLj)xq6t|$HQGoED2;Wv|eHUnz%c5)w<P%(!bcXCKY6W{(O
zgG9Wr+nRsceG%ubIuwD&EIFFFtjR>eM5hxI5sb<_Bhy^NNis6sH8PWooa`E*<OW1G
zB0!Ut*kb%^TruyRuCX!6NRw+|n<28>HEL2<4d&=%Uy<N-nVocdW=_d&&sI1|M%>P<
z@TYZVMKH-;%|U>IcqqxpVg!t_rIS-yI*EOWy>&ae(r-G+n<PGKWiZt*2aX33zUv(u
z$?o~UO!;t_6X>!g5%Umy)^a<^2>Ss)vDri?6WdL6D#6Z3)1FaI(>H6{Bf-3$!vD7s
za8MH;BjE7cU&{zT+{4&g!-%=HYE30{^|RMp{Y*4F?eWAU1U5dPLy}PrnWxv<AROM6
zim4BEn-?dCFJBNZ_SBsS$Mtu>w(QBB(3(o{oP*N4Y8iP6Szzq0VT7j&Y$U=xNkHe5
z5%<8}aZ@cLJXFz}n`(n)rRKQhQOLRB;r0ds-a83=L4}$(+DS&faQ)sP#q8cOMLBW~
zYAFJGNbs;SJv4*jxbTOd7us`Q=qIO_<4C_8p}o%?<foe$8H9|TaT>3Hvif=oXB$!S
z;!pa2(rd@3n?4TVvW8iPAQWNRza<Nkhkt)fyrZ-R!Mn<1oHL36eY%Meu2N(S&gMbS
z;IwjW=b$yM!H;V@#(DNLIT_(Jdx_pokUnZ}QjpD$U|t?!py6+uD_yW|F&C`6Fkc;c
z^%{im_>Mg_M%vuW)Rr1EQ_OH>>r9w3cRH1+1kLe@8t<x-aZSRO8b;Q+<K9xkNw^xp
zyP#$K122)2(jLJ}WZZo_*s-O?yA1OZziU#k`~3?OaxyxId9SNsgg<tOT5GvitigFh
z<E(Qh;|U~kINmrJ=ju_WG>66|q=FVM_OVqNk6;8QkwYsqLvs@uci+#@E+g*tb`!sA
zXzt;TBLLfkdp@pocp<S4J;58yH1ZMz+d7H0EH_8lG)+e<@I>KOF_}0Y#n9JXHH>UA
zbxbB6Lho2L`KXDnFx2U6SB=+QoJ(4@0Fwu#duR7}f>VsQEP~DCSls6-x}#P6uYh7K
zZ>TnzOh&4lGn~m|x%*i-p1Y;qAKdQ&UP0xDeD>fC`iG1&HRhl>5I9{BY2}g}sh49W
zk+aY`rR8e~q&#qF8GfO_X1<<6FApy71EANC<EJ-u*nOjWSB>Wmm?`58_^<WK$H`>C
zX8LrKSHMoWaf#wN9iwH<UqXGYHzuXkB)Qr7iPh`@EwwO4H%};0NIBz(Sk7bPki(ye
z{Pt2AR(>r56M2p(a%<o=|5_bt(=p94Gxs?;v5~!<#~e*xcVnOOoQ~PacwYYc-qn(a
z>D&XqHp%9e{&$`Qyh=DNt#((QAiimL#n*^NMVQCXWa}fl*T_$L_4s7)CstmT)gld_
z`Bh3Ao(jzFo7MN_<Wa$DdDnj$&*V65e_xq@t#)s`VKW4_gGqZn{iw*Y>E%aF^uW9)
z{8K$JXVve^nSRu_w9~o=ozO|lJznUDUi?_<z4&Ix4{#v_o(sHJx-SQQes1F#!F%y&
zpM`KL!a{^P1Rm#)ps`00o<evA;Uxq<#l+vR@tozozNswF1m4R#GmuRPyAk+yy9ePa
zgijF))9Rz|T7<m_*CX(3!1XF`LEt&VdwFMy-YDA#frk&@l_w!gL-1bdWnVz~g9zq$
zSB7+-*B2g~JrH`P)x-K3rX%p=el^0q2;M8bZ7&ZGLGQ)*IS88(cvy07A47N!fgg1_
zw+9it7vJOf7{yKmuPts9mf=C@y?6=Ez%>iGk9sf08A8}+xt@Lmf%|VK1l}bnM&N^+
z>96$t=>Z(kJ|p7%e{#eBOXP-^Eni)|qU;E$jo=vIuRZ^LbcXM@?4Z4RI3)kNL1ma?
z!=C7Hem(?i1HPg_5bA`PzO3O8Q#=zIy*{Y^1$~efh9GS;7U&wZsqP7_#h#EPTt|0V
z6vB&CG^B#2O%>j<Kn@(ife;dfvSt8n(T*@lQ3?sCd0Eo87IL>}qz$vNI$wAkD})ty
z%d=42^e^nz>$U^cOg4!cpqJ=19w}wRkaBF_eyyp+*F6yKh*}2(W5JQ_;fe%&<-udy
zwT}kcp^>h`1DVi&g={dJ%<*lhy$j>})EdWHTBLlpIOtisf^;cg%+80KT!qK;+|+)Q
zl7v!YmhY2IF-SLJC>J^@DPQFOXp<4G<UFrg5F6IF@0C<_%w^tAzJIu)tt~pfNcutz
zeBq`Ap+@Q33av?>@1qT|;P`?-BIw%^u=@ojmIe;*OF>rX!<IufG}HIV22U#UD^p1~
z-?<r>rb5WQ=0mo1{5V%q@{@HOLO0(zCees+vR&gnJm@<w!|qD0+HBwF>)6f1eVa2(
zz1dzKWMO~)1|>{pyP&3&BlrE?rkx3!vdgaM?*)gn@v&*6lkY#=vAHV0fpUz8d*7$2
z?nD3B^zZ}j5`_U*d^b>D+7FtmP%JKwaWsLFv5b|#Fk-kE!xjnYzVDVh96*l4yOp{{
z0_EfSK@k>Z?{a5i8>MeC0S<IOKMcB~x!4HwmSc8Y`%CQj*j+NDJp74UwUNhVPcZ#n
zhsFiUbB$7OsgduEbz=qS)w$}`$8J#wa+^L-8x^VNNx=6-Z+pj#DsiUSF4>Y;&h#C`
zvFH|n#xgt2O;hgsG&mgIY>XVe<g~l`$Zx0jk~+lD3`RGHo9=N6`i>vl4LkiC8^%G(
zv?*X@c+r{dn2<JRLc+dh%;s$4yI$hGu-OATIAdOhEZ^TZl|rqQo(r7e92Iu^pBnXE
zs<LJTkHv`x;=0*EALK=$Et)gDG*AS6&~bsB@qz5Ifueqpc0R3dAg5oT2)>zABW_6<
zhhuBQf<R6Wx)J5380ps7ku}Bw*<N);sBS@D)B?`$7sxp+kloePY8pe?b5OR-XvU%&
zMX>;scHNG!#LT`(MOT70(!g<PHoBHQ%p@0KNa%S+aC5srpk1I-5CZ1C1D&9G-U;I_
zH+sAeNl-W7iv$7%`T3Zej=qa9wMJ04Q_y#94Z0l&or46Q?<E`3t>G>>brknA8y(Yk
zHKy2ywBLMRO+Pl<!smO@4(-Ftck*3>gD=3XK_AZEuGX$s?+ujDg_OD3T2Hzgw5{(a
z*rUR}%PF|)+wWi_`|jUl-UQyUUZcV|&uUPa=h-s5XKBpWCI%hc+z&p$=9tG*uW$Wu
z>g{rCXATKul?O6AVS-LIXY!82ImI1M;HJos)Nzj4U~P^?`E`&u?~a5rl!X;r5DUZx
zpvr;mOm(O`b9j3*6&JOr6n78$K3I#b)D{yL2reo>*|6{UaRJ*`$}Qttx|-YOYsGSc
zzPHw54;&uINp1R>f$qM{ae=njC9`}VL(&$fY3^n?mKekN8ph`q-Z44_vP$sZ3F7{7
zwGot@0NFiH&hI;fZL8PLUA=6{98b*ezel<j3W2Lu&t45tK#G7;FmUDK`AgMC<<OIl
zUj==^ljkm;y=3;v{$(dGShn(v0Vh`;J9X^T>LXm9Ts3vl$&*$tJAMA#)vHcErm_-)
znR6zTJr^yl_T&Pgu?Zze2oEk_whAhO5FlJ-RnJ|v?2JWd_#31i|M!d68pYOykU_O@
z)yFBpbexIb11?y+Y&NacxB|q}SBD5-F2zb93#|VSm1(P&Em*K>{%Q-)i&1iN{*w7C
zPn*AV?s{waaoC#Z$e@9y>*y?1Xjcpx;F<q<E!yhpGrfxcSy@^f7^|Rpi9OjnHkQn3
z*@@@6@|K*?d9&C5XJuro=Pq8h3Ug4sYTlxGi<T~0ZLOZYyb>GCJA@$$`>!a;&iQW>
zkWDQOqmK~Wl@`yRy%azC(pjZCr4g!w-P=lwR?UM*=<>;BM_9|JuADo{{2y&qFRXTT
zt(Q-oyRr<<xhu<27iZ82je6VXpU{L|wQ$+W)iD%k5rLHgci9o^%8dkf^{NG~^tM%P
zR=%mm=3F?(O6>)%w(<PgRDfMDZ}FlzOR5*mpN~yp)J#_|S~A}#c0*$H%vJMo23tCR
zEzT`#R$~vq>1_78wexVUSv+XqY&YAS#b+2T?-c{eG!3SvGu#fIxm2R4>@u>NExdHm
zvN@})wQ!*X{=3rO^HwdZUO0Q{yv6ga<yF*LWrxl%O&_8lZuURU;q29O7rL{_7-y7Y
zbSpb;{%Q<<KIh%4o;?r4s9wcdzD4ZypH@+B`B?d1)rb97U0ClNzhLR=^~<sL4|JM0
z%(rm9$1!N}48mz%Y6jzOA|t77eXAs_yFV{q&yT}+r&v7uv{jg^MXRdku7hCvs`=c;
z6y?T-#%f7s)@LuC&qk1j`NvUcW^w6~*^9aA5q=DbiL~&>G&I)pn2E>7rY&2xcvTGV
zWU)~zm&A@<GH3q0dGqJR@D?_A{;E~WR<4Q->092vY)Ib~1N$zSefqMMy<$U3%S+2*
zbe5Hu4T$x`x=izN0QZWWblTjxeTVd&gAUDI7{i)Nizvn$D<3qt|KNeA@cvCU!nf(e
z@}ADO>%%_hj5-{J|4sB^3pkk6%a7abxIdV>*X6gE-g58JP2Z03xv#XFUvT_8>cw_I
zzi{itJWfQtSWdn7!h`kZM;z()(VhV^y+t3k<(O+F9P6E+xre6|V-MNgbu3+r>ZtvC
z8`&P(II_PaG4Z^IOimN$iM;Ph|3+*Vl3$pS?Qt)W<mTXd_}nMCCK(=bH$+p0SYpcJ
zI^f+&{05?r{6oc2;u!Hbk>8ZCzB%G);+Y~JePBADydW<Yo5eliKJgCmVex74kK$j&
zzlr?y8SBj!c^{p2i8xeDh>OLuM5EP&{FlrAiFmvCYw>{ij`)R`h52TCBgF~gN#g0^
zdXZmjGXLe`wc@Sf{o+&NtK$2jjW2guK3C+koU|*%<HT9w5|LjDGv9UM9pYnR0Q(Em
z3&e79lsHM`ZwHxgsklkJQ{*>7On*cCNc3Yrq(5KeeQw%i;u+!w@gk9rTruDE;$7k+
z;tS$m#Lq-NO~`Wm{Xf}T94d|zPZUoVH;5OB&Eh`s7vf{$3jXW?_1B0-n+5i6+55zY
z#b-sMrGk8)$Sw}K^^}XF#VO((aiw^UST9~B-YniHJ}JH?ek2C*Jp%h36?=+DisQt~
z#A`*PHG*>Q%Ff1<`K)KAXtZNtuaj-GV_|QWeYtpr_#^Q;@h0(?;^X2g;-?~>mvq-;
z6hkCVZunl)^ry4zZekDl%VZnP59A*zztQ@DJyz)x<u_U%@EffUaE|;-ly8N&M*g#9
z8!ZszzexT|<!=<Pl>a)}KM`-1-)MlK{IBGHQ2xhdKP_TeAT!?AW&c@xSN^}t{)fmp
z;`VAoBIJrOu|ymo4i=9Sr;0O4)H7H1Y2sq}*UCOitdoDM>>r3b<xk4~k+@g>pUb{o
zd{BHud|u>_TsfY%#rH&`9gDcpjs^4Z6By=eFLoty&gf3!{qG3*jdm>ZjgWu5@+}pO
zrU&wGR{kyG#U%Vq%J)n00r6q+c@p)%EWRrL8{&szJJiMgbtDlECsD4SI8gpkB=XG>
z7s|hmME;GUr@3*N(v8*z(v8*zXtZ6y{mTC!iFzMZ{+HxGC>l)-#6O^oeC=@UVERkK
zXS7{WUq9O5QKHdyg*{&RCoBJKrOy|aibg{N`OlJFD|*@)KcJ2FlJfsZ{F!*G_)8M~
zG@2U7|Frzii*JhmA$~+6|K}v~x5GZqaTtwPFisoky-1`Vsq~}7(eis58mnm|{|5QD
zD&G&pE5sj)H;~BxGZOXRC;x-u@5Lv@=SbvxokY11F7!yFnE`)S+U&R3N9->iK_cI1
z66LDJS}`daEmpMg32m?xKQ1JX632;Wh&5uP_`3LK@dNQ=kw4R7eE|`dd!|3QoG`=?
z43WjKP&ChDpx-63dx~6!fa4h@ju9t_3&hjK6{5M0MY)Z#>%<Ght>PZ>YVii~Mv>R^
zZ2vCt8Sw@2kK*g%+v0oTC*tR#pVyzLkI$8mTo!@sCiW8hid-Ur=`+M?ajs~ti;=!u
z_Ih!Xc%FEnxLxG)BdoVsOp5$GLjO(TFT`JokBE<nPm9lsZ;S7Vd<KN|nd@$l&z8{c
zFII?E;<4gn@f2~kxI|nbZV+q43&gD=pZ8#UyTl)g*N8t8&2>ET-6Q)xk<W&(JfGPi
z&2>HahU^c-k464wiTQ$JvDia2*ZWAXlFcP6nEwLt60u(7a#&2iLcB&ap9kRQN=8h-
zRs5CsfcU6*Kzv?&S^Ts3j`%n6Q<0BHv3@=?OlFB(gpD?zOC>vr-Njy_`8<O3L9$1P
zqs58h6!BDXp14w6Bl59Vws*dGvA9EQ6t57k7Waxj6K@r{JP7N1QT&tWX_3As+x+?)
z`97EZm6!n^%V&vP4UcxA*j?-;mWzYLO7R%cd`?3A9@!6y=5rI`kIQ~qd`Ubg^7mqF
z{{!*wB3B$V{p9B##M_E7u|(`EmWg}}pZQ0NV?|F})O-#@`Yie9i;F})P|WhH#ZBVb
z;w56e*eG5hUN8Ps^t42ODf>b35z*5UeOC5C@ip-s@qO_#@k=p-pX<=yEYZ^vZ7<u?
z5{=9Dv_$*M_OwKglARFEI&Y|#E19wW8KS2pI!CsrCAv)ZI&q_To_L|SUEC>NA^uRj
zUi_(eyLh)~R#ZcO9+dq%@p17FqNgSLzU+@go1aTjJ|Jd`IU<){VtPlhMC>W{69<Sx
z#StQx<ze|n;tKIhaidr#ULbB2cZ$2jABxwAKNZdAZ?w}|lk`EQKO&mX<;eG}?1Q5D
zoDTmxvfmfY8ba`Q;OB0zo7i0}70bn8;z)6fI6*vKJV88F^fXJk<`&yoCax1Visy+J
zid@i$`L7bM7k?^pQ6r{%+NICReo=f)d`tYR_@Vfj_@x-&eE`%K77N5ekqag<eS~<l
zI98k@P8X}ix#H>KQgN+#mUxbMzSvp=^(y(V6}eaw`}4ebP<%~%NA$EzKa>5X7~to3
zj#o7IIbgS!-BpZ>{l$UeaIr!>MjS6r6K9Im;#~0zahbSQJWD)BJYVEORP3*(Y5IWd
zhs7tvXGC+K0{P8-3a}F{@LAs6mjEkeA0wLk5b)2CeX2N5Tq3RzH;6T&r%if^?90Vw
z@yDX4O=|8hpuIoJ|GxN<_@(IRb9-DoO!TxvC&->DdfK7$WqaD8D`l?{&k@fTe;_u9
zN%2SGJ`v00n|a(XdRn2L7U&1^^D`gkJ1Djl^Tqz6x!-_%6|%9ozA1OCI9cS1SFCTg
zc)GY$^t3^1WM3e1aVwU)Tx=G(IvM@H6utWrkH~&Pd`5g(^t3;@lo`wOyA3idwh`Nl
z9mH;8cd@TnCLSr8`x&T@D_pVOaU$1AqkWoa?qk6Av_RL(?`eTH$i7^>QoKs!B5SPg
zUXd%T(Kh!lKrW|7`!C}AB+ecDf{K2>m_@?RrOoK)%2i}{`ME$D?IGew`MK5@{ZmA)
zCPsU)*jnS0>xMDCNi_E}&@LAMqyH9>%YV`St;nUmXde{0+86E5L@xM6yRFE@y=eCq
zj}ga<3&q7^Yb{SM^TqNvid^K2_Jbmq@uK~r$R)dIe<cQazXIcGt<gD}e&kDt$BL6h
zuDHc?PkXbqMkW{GV){UF7>Rbcm=^t>b|u%-qJ5kA3+2OQsL79MGwFaKK5iJ|vceFj
zEyLFLPh#?yh&{zV;t+ATSRq!4W5fyKB+-0di2lx$eX@9}I8R(CE*95`t?$EZmVb-5
zP245!7War(i+ja=;!WZ$;vM3C@geb1@qqZ0_?-BXcu;&zd`~prTVnj5%Kk#+7tq{}
zt?%n(%WuBdM0zLLG0}X_34c%7eZ(Q+aIr$H632)W#7QE*S7tv>73YZy#l_-sakW?{
zZWgzQ+r;gncfV+l?5oAS;y&>v@fPt8ald%4c)xf+d`f&yd`Ubgz9zmUzAb(#ej!@A
z591ee!~&7Ojp96Y5@TYC$loY2z4d*nf%3P$U$sd70`3nuw-kE&#eYpR%zN%2O}6WQ
zrdU`<%m+4&d5!_F2J&Cp3)5#_-SD6JaNEheTIXXLUxy)t5WX*8f8=T1Zu;-B{7C1k
z4+1`#SQQ9-6&~ZB<M0RvZ+)4-_QoT4eL&QD6esEk&e`6}OGEKP>RS%Sy*U4~KAziI
zC+nMm;FUqtdI1k|lz4+mOIwr{XTC2x;kSg}(C&PsrH`Zk6x?IQ{>XOe_u5^DczU}J
zVWML2c`q+*H5}>nojTWjW`_0Q(mz$-R>ZwBh+1!<KK^FVdwFRWz>!|xa@4m6<7Iug
zlugxl1>#;AM6DqMpr6iydU<J$u+!_yInA9{)`v@|RDIVW&NAE|__FbZ!s!`q+}QLX
z+#-7U&Zzokt*~DyA7EauA>VM%06EWm{Q@Dqe}(8@4t(q%H=nmX9zz_{upBV2*wOAj
z>Dk_R$+T&;CLmuOoOndYJjccQSU=lDeW}-@3Co(0vRdXAyT&2;dZK@?d_z8Hg&p~?
zXoU^vUp`<^jIZz43LCi6G#GG?bx$j7B9y|Y7k2R0#+$Nn%oJJq4ZEQg7RTIWV-E5g
z@|#N<PwBENG^MBw^uanDxWIb0<C9%{BYm;L>7hCY|HstX_`jvj!hip;hw4IQcaQ$-
z<82zZT2FK+X@1z+4V^JxJbzbVMPz&116KUW=~;D^Mk8!e7i(R`%_t9zFeiS}=qIOd
zt?O;Y8!e*`_SU$3qiJ)36>t7Aba-Z0S^e4_7=WK}-(y`_#MW|5%acqmw%4&o{s9N-
zLgiPY{jaQti+u5T1zIe=d3t8uiCwJT83*iGfA+VxbHIW3qPml;hYNdKZhQGqlA2dF
zw@U#u$J#-2Ec|M5Qxb|}!>p2~xm7z8Z5!G&yJ|r>^^qoMQVq?kk2mEuWYuR~LG`g{
zN_{N4H)_<!qR<{|O0;RtzVx~T9+-RlnLmaathm1+*pSf>fZmu5y|Hk^ROoQ+O2o6f
zT1O{JnxIYA>@O}tZMzawEsE~$RX}yH=ER8!ySW59T2m{-O(Xqtpz;-H>YKe2+CkJU
z$|*RiGJ0cRM|k^KC_N3aGL7cZlteU{mpu$E<@q}rC9aMIKIjy+FDQaCQgp9#nPu`t
zuM9K}@OLQ4vckKzL-oh81{JJC3z<e0X-=Xt5vaGD@(NC@9EKjRs(hj_%Q_)3z7o<R
zyJlBzPMlOYx9UJ)aQn=};r_k_M^|R-avC=$Dxh7|v0!fH3TTp@QZ&D6YvEgk8QaI8
ze|BegwxYX6W(WM|Am>oOrxZ55^29{Pg33y#@#8{Y^MuN&P!01phl;s%b|wZC`5Umv
zUvp@XJuKAl$13YG%<O@AZ{{{-nZ2bkk+VAj9k9jN?mwC}PWoSg#uF>IC3aSglkQhW
zqhrlaY=in0eSRr?1(ORB`xE1g&l!3V^ou6X@;99ZHKg&CoZ~HtyvD$#8J7hwM<03(
zJFqX|pp7YsnU$NXPE7>17h1O@CRL73Y_2M_Skt6R)P2R~s?!qt5>y+@xU3TO%uk^F
zrFO552PR`Cel#nv`-IA?6WgHa6sRAaxW)8o4ob7ujQTl=VEs6hr|Q;J(+eoeHNTV_
zx9SF1FE$^nE15U?t73n1afRpGW_%gVCBcHq7jpAWzD)<~pd1x!&I`VnTV&;B7gyGm
zSuZX*ScjwTt8N|rVSiRder5DJe{u1ysM#Zmo7*<|2NXACH)k~zH#dy74s3lR-qcQt
zS#uNd2KykDoqX|vru>Rg2l5-og|;W`;@pZjRL^#HYTML+z4@f7-Pm{Pp_SEC1%0|<
zmvyqS_g#adf5w3d%&!%{D`8!VAJ-3=F{`9$%B&5QPZqA7HD{K;j4`X{`;XgAGZO8J
zrX<EDtX{nye=)a%Raf5c#oEKImuurECi0it@utL+RnEXa9sR`PMTclvA<s+O->i*a
z@@8#s>!rFkYl~~%tnFjHwBpU$l4T|~2eDJ%v|_zxS+TrX<Itj8|L<Smy!`%6D_*kO
zJ6fN51IK3k?l&<n4V&M*H(|b;H>Xs;jl;moE`jk3!n*W#4%p7!c)RfTiXMTu&kkOQ
z3lpCmGG7&)#FW8>$1%kTd<M(sWL%95&R)16W3`AW{s4df?sSA7GFBUn3vy0K2?cyC
z6UyL&lUS#Z59Ry(8N5tzy1*4E$m_*;HRG}TO2+w}7WAx6K|F9f9qpLdzkqLwzL5V3
zROq~df6%RZ6Rx2D9sJMWlY_SNJh}kgD)!3hfiXk3it!M?FQabNE*M6)iVu`#-ix<J
z=vHyX*UX;C0o^M4tt`HUk3%e*`K4R65_aSWbOpLqJK%O8J#-Q)xIR#bB<fZ<wdfXf
zt60>zooP3Ad=XixTU8GqX7zk{aiT(cf8>R36=y4F7#!5C;>VLnFJyskmHDWW(yek^
z^havYP3Ts+W+=k-2Eye9u9+R-*Vxdla!pUSsy&>pZq@Z@CX35M^nlBZ4Q(e;1$C?L
zX4`MEf+NFj1y%%SS?X4~ra#i1<}jI|$X0fAxXkRx!yM32GIJuM*|iZe3nD(29VxRg
z!UtfXTjkc=DRL3Zj*=O(@_1cjbgRP17vZ;q(5+&ev;I75o)D%<m6OP?nLII*1B2~E
zxP~=!t6Y0Cgl8^7N)d9KAw#$79kgb2tLC$IGvBlF7-#J{Aatv|F_)q&bgRxVsi6ov
z2Hh%7mUOFFan@P*$DkI1{<C2~w`vHwM%}6#VMaP|kZW=oXG8qV0NpAzg#DO%UCtG#
znYvZnAEjHR0@AHge(6@ZRw(jA_Uq0t4^)WQM2v#bT{2U;Rp*+Pb0X#_*sr~~FfxEc
z{B<U0iMmzyv8o3;{|4Q2pj*X9fT3IUfiX)WLpZsQw21;vyk~?D6hODC+?XldDz~AO
zZk0QLlx~&V=i!m#Sk;rctkH>AL=JL3p2{6#%#?1GTUAwLJ2(0Z>hpvM7wdp-)rV%h
zlOn}TeI?I)Z4TY4t7*QPU1LTxGjb<K^jd^RFm<c4+3xGw*{EB^4zXxE^N;h;jyF8o
z(U0vi1xW!WwddE+u5J})CwepMg>IEQAS?PhCj+`w=37?iR&_xo)U9&uP;>+vhHjN>
zXGgP`AG%d;`JCu;929h`{uE|M3!)!#Mxa~eruUDorw!ezznk=d(I;6Rx>auakm!7F
zD(F^Gw#JDMkG5fb(5-S$B^A+Sw4qz&=C6v*WqIgUx#?q~F_wpJm8*+2A-aas2;C|-
z|D@>qw4qyN?gl}(Y6WfRR#E1JdPO|0s9VKD$>>)7lnp?)ipPl2t)iG8b*m_;V|1&g
zb4bvwnvbdRQMW3}I-y%dDIH(j=vMJia5vK1$ep&4jLFVnBQ;{KgZ|$kLxKGjJlsLk
zveM;k&reMzmg8>Qk_qKI!(q<;+zZXYjME2?%bA{y<M|d&BXq0ykWJx8RAzLmu11ci
zIhR1UiiQKVqF-|~(5-T3&>ww}<A-jQ_6W4dfd~DpzVI~EYjmsr%BniyA9br}u&Umi
zT<BK0b}%{s4O6#jI(lbxs~GtTnbmDqx2h7GCi(`mLbr;?J*(o=8Pu(Ex1&G0odbey
z6*E(}>O}S$x>bCepl;RM>@{?&+)<2)7PD*6t-8q6Hz~>wZq%*1$#ivQbUpJ!x5_=>
z7P{hO(5-Uq<x%#Ox>c^dE_y!OgKpJSw9hkow3Zp5TQ%1>pj*|0J%(--d*GvP)kDky
z-6~dLbgPnV6S`Hd1G-iH=zwmO>ws=mf)fbcD%Szss)ft}-741s-KuMu1G-giE003A
zsvgy|S7uJ3TSc3lGB$LpXs_~YPq&I+qDN<PPN7?6zEQ`V^T`kDR+(?o<It_*Ns)%B
z3c6L?I6RPKySi0>f}<nPI@GP=#_hO>a|PWhw(7S3p;rjHReg~Kx>a;_vUwUXdpCBl
zuiy##d7w+rierR_5_PVsRTlTbkuXgMpfAPWz)-h}XFljw^<%@(tvc42SakU)r1N?V
zz3Xx`{snAaKvK7gzYgd+0r_fULolUQ48gKveA7g|6!)ZV)fvbI-KyJB)H%=2<Jx=y
ze$O82$9z(<3N@k{PsA$dXL`{8bMyZW{O@MJkIeQk{(cC*0zh8A>>uS~38p5rV-L@H
z4%u**$5pTT9FuMzWptMoz&8t_cn|Z9F!}btZlZ53{z>JEk9P9wg5uXX@QR!#P~TuQ
z$9K)*40PTemCK(stb)zQGK+KR8*O|X$zcfb8`(xx4)Z+>n@4(_&z#vu8{fI8`e=lb
zbpt7K#gUzet-<5Ws7)PXa-EKCI0qr#j-wdU_5oz$0~vf+Bi_OI+R+!m9k~y{cvs`=
zNMA4;H{;-s^RA*jrW<`W?zH_G{`mFijy<+5XX;n*-GC6k(fHcacOt%YorKUGDp%uD
zDp%v$@fiFW{8u2v_j7i}8I>!3naVF%<FBx-aWUrmDeOxSj8fHj)Ah4)gK9m3QK}lB
z&mP?m^ETsxQq}k<UHoRS6M|8y8gIsO0nD@LGTL0G+wZ`nOi%nz?Dny3xsiU9XIWbj
z;{5TFJu$+4X9RAx4Mm7^K`(n^0e!n*@1&1EZn7tKpzj0N@6s1Gz8HNI3b5uXLXU~4
zbPTpMwliM#GnqfegdH{;-m8&(6+%xY^jZoJHFu^V@1uyPsbO7R+aj~X>P|)$sbM{z
z`KedkJ*a9wt1C>e?$p-R1$Usj7Ga@2tdNqOw)uZ8V+XS*Vk4P8K8FgQLFmgYOicBY
zU*a6n&qLI(UcmG+yVS7$6xqxgeQ4_g)b<|2VV@#PxE((BAe3^GSUtQ_K?nq(AFoC3
z^GbC=rcMZ^)Degbputk(5E+AD_26;LuY_!CFH650;mzE`9)-6W>8G&3uVAb}WHpW3
zU~EI=A_R9kv2?(Cj-}tvK9;4qoqmY)BtlOnq{jbh+W1}dq4iWBGRjD%D<7Dypf`|z
zik$0p<!)4TCqgN^V!H4ItOE#c7g#D_b{P8~*$2EXyovPJ5qfe@N_8O<yYC^Jz**NK
zA;!7PMg|8TUeJZFA`u)aW(#nU@UKvrnad6^+9Q~`9EQk|2v$FqE;Xh3B^?&)jvVV1
zpN0$*S%ModiO3Z+xG8Q$<mU)hKW>UCruaiF?z1D?Se)D9QDk_CB{%`?aSOTt!AwLS
zM0z7w{kTuAF~#{6ogJ{VUtn==jETrF0l^ij@(voV=6C2!tWV8^=}bK`*k%zyyNw;m
zMboA;r=z9?2rXM<53Jn?R=-@d#$QYpT6}l5``LjdEJn?z-y*|r5DtsM_yot>hX_5H
zt=CX^co_4UX7$LogEDc4$Xi{B2A)UGi&3K|QRT^7orzhXh8@$DW;Cs=vRu^ZR6=};
z=SUwn5yhvfTEwT0P8Xj_xQ11BDNa4k5neG4i^T@D6dRmgY>0{tn1@E3K@K#l#<0lp
z$%8Ftu#-h&pn0-=h?B*0uB$&a)CtqT`z_C=Wfhn>qgh3#ZzIcG%HBh>ibhJaN@e&~
z$2S4Xmr}0c<o)NBtM+5e)JZVPRTI$}1_#Pj);CL49V$xYYf-N9w<uQy{!gl^MO*6s
zq^j_S|NnQXDqccEs%i@kv_oHgU_t|dV4i<Ls%lycWlBu(sYC(a0I<^U*IvaYPnuNK
zbY}Nj`!=a6R@2Fp{0_M)^Lr6%N0qs6jP7G`=&Bf4syH;kOhfdu!t@v4py9XD@}wst
zuE}!nZqe$cvVO9spHqu#HAbpjV{h#^MASR~2E?}@U?FZ|9|C2DNM5f(gQq6R2v>!`
z3=#)Czc(_|LJ-5@@JtDBoF;_>=0MOy+IUdO*I(*Y$g3H15c29`Jgt1lD{W@N(F;x}
z^6-VL4b2f;CT9M_&w@;)c8?oe%lq$m`agWbW^P<HST`Y{2Yzxt0#=SE+~^eIJ_HDY
zI7vp#d#eSh5JnzzQ-VoGc=?BHp(G;*5ugF|8t{gRP9{D;fG&xXWaJCi@Fy8T*O(Ga
za^vzE-%Kzg(-9zgVXn%PH25<;bdp${o<@VW5U@1}UVuWfiQobtkZkfN895sP#R*;(
z89yWUyGAI<2!E1>!n}vb)sB&AU6K+0G!4dvBqM(@2Ihs4L3jf-DU1wpjg3i0hPp;g
zk`V?}OjNl34M|31Y&6D7H>D=Y$OZ(IAU3*wC&@^iYivw1!k@IE^_nCj)Nw!wVz29W
zl8o?b4VnB&Mr70^TOB8tVfPJF(QAc~?V-6l-Q`cx<WZDitzf?5B#pZeF!4NA7!>V*
zsLwjnNpe@$k%EnFUS<z<_h{JOzRhZ|#q=LSWw0>2hTKoNQJKy?w?6`p9dbAVwkk0i
z!R%y=jByQrl97q75j5&KGhHK;WQ6xFP<$n@+Km!*2&N`Rwz-Bs$;eLE2qt+Y%Fll6
z2Wg(&!?ciJB6#9xjE6Z8Ycj!)CQvl;CmFd9!4pSgoO>PC&?ns8Wg5X90H+`)$;cMh
z@Fz<!VLZLDeUbr3ONg5<NyFWqt^+bmE!$JB^zEr)+@7}~;P~YUlBX<I-?D9|Fv@Q!
z%~^rlmhUUfgK04@jFy|p3#bZ~k{C}<V?&<pZNIR!%D2-VQ!=JUax{uDWZ*%bl!IFn
zd7!~=Tr?R{d1!EJBaf{-G#OHPXz+~_c_0X3>Y+K^b@}Duez3u~R(iSWV4mZ;YL$!T
zX5(7!<)V2$LaIF)TTGsnUNM^7ol<$ceJgCOgd~jV(|)AiXNsk|N%JAs<&BOeL#iek
zkGXlgS)$31%0uHRH;*^lG@o%@UMFcDL`W6mnfz^pu(ie;EYIhkx-PFrG`~Pd6{Eq^
zJc@ZeqREf}twA$bWHB#C<l(hO``^Fv)`{|d6f-Z<tB*8sa}r@P-*4OlxPOx5T^YRh
zY^!DD71!8P%g_4#5pYNl<4p8qf=8*z&xrdbfWnL{K)`vB=W6%#3_l|jsX;x&WhQzu
zQH5@rdc5;7#hG{j^Js)P6LE_h^(Mk(Z#gQbdPikDXteBfsJMh(*02jD5qZGoAmpbd
zGm}ZoLqY)pTJp}->;PwoFLcm{U|#6NA+Odm$h$=7+Rj==rejv3(tld*>OY+Y#S*0A
zjf06Z5!&GhtmyHzWZvRfhkz?(f)i}&WrT06#$bdCJK=;$tn~bhxNn5hiE9xs>4au_
zXKmU%?yPOO7;71I`bg8`?(kcW`xbZH+iMxQ3!xo%qu@$tIqj|uVsynjwsX`>dMcHS
z**G+r_l2e*VAO<0y}gzZz7Js3+iMv)-3)04;l4M(&j{b@A;d#mZ=zF(eI|M`p$XWY
zJ^|amaRRVIXtSpcAN^=Obl#OizqZse!h2E}dYu{bj?J|}v%$A;=y#y(egy1ggvPeT
zjBPl2X6j(1!t{0ukucGz1P>*Xg%MuB;P4{csM&Gd&mb+Ekef=Ezb!Gl1o69QThj@i
zV%a6&J_Jbr*=g6htDLlJ-Bmtwt;^G-Q3zz@AOecN2JqB~N(uK`ca5EPt-HoayVhOf
zOC4RT%YCt9r3lzn|Ffq)Q&H-T*L@3axk8%6OPr0Sg-OH~6P-%%y+^ux-rJDTmV?`!
zpcx$Dy9gL8!81HM>YeBVIEh1-?hAO$c^yJ?h<@$W3A;y61XMzBSHhLU1b%dzhX6Oh
zlYY?JF^0N(yl~`i`jJHFT4RD&vp08`MW4^XZiPQHY{v28=YlnEg9K0V*opSlGQ!I(
z7`tj2Ie>sR2<@4>(vP~E%u&Z(4;OJn9YO#X!5B27+zUBjJZWz;Bbh|(K``QnjJPNB
zN#04D*%{|`GEcWW3GwL*^n&2dY`SX3Vg8|Sc<~z!b|0TxUj^PkaG;Y$o^J**gEf_y
znx>f&_=m)_7iZ-nllMeon~6>$Vi*VXKZ!ha85?IBX;!1aXuY#0{cMGuME10*73Jxl
z=K~z1#K$H&m0*JrYsVKg!HVu1ASXsyA>M)BZ8|ZP;0AETo7T3{8f$5Y@6bHgVit%e
z5ZEd5k0!p>+~Mb=aX2Q48U$t``2o;rc{m)^wmMI+A-H%r4rkPwLX1Yhk?)x6(lM@K
zr#@X^!%c*bbB;{4Ml<wO*YG7<K3z;%4PTw{udGcna*k`%BpKOkjODdSMtCgZI=d$A
zbH~a}sUwT`l+Df_3^HaUhZ*7LqY`X2jMlIR;^-W~BaLqFW(oGNTWWdLakI&D62Xsi
zKI<$ynYOjf2RrVq(6jS)T9e1y3s@=l2KR&BNraA7_Q<?K_|M~{3iWq3Z;yj}<b_*Q
zw?Zk=tyIh3lT8(yA3CJfjO&YkrsnU;=GB~cXrJ*O{?F9>UD>>v`8`TnpYay?&(!=~
z*}R&A=Df<&1jM<v;;ZV^%dzR@(ce0y<r_|<Bo8U$=b^@cePvs%SC^A=r`>@JhSKtG
zPvvcKe`DUX6Nv5Oi6eCp={45k<^lY5FU~TaGhj-;@l8YY@l3>kfow^2&Q7^;h_uwg
zeEf>=Ytv!8{78UW_M~co-THjvenr^QT_;sCZNMyt(<o4Zkc(3+E|`|%K7@C{NcU)y
zw5oN|M7VjunAUH{R7Gd{M74O+G#Zh|l>V<=q?^v;pJQs`CHtYxvLp1iKHs;LV=CVf
zzP>-=gA@GMB7DpB<jqLpHD%g9g>7a^rM;Ih$2Yx~6e24RKb|Mg|IU+92m*lLajF<n
zLJ_}iyuAOm1Gu6j^i@R(@_fh9I|grq-ud?5r9a+gN}nrisJ~?+!RxDMdwDw{f+@!f
z6RQ{B2)q|B`KBS9h`^JP_e%FIfS)HR2JhvaSoXrlH+%+unA(qUAHw|z4<bB-@F>Dd
z2>b-^y;z=Q)AKwAn->hvAPh&Rc|dtD?>xj^_+*4x2&W><Ls*Eg7-2br_hNppF0XA~
zp1p?f27>qEdBqF-u=E+i7YGjO@+0g*pzP|E2zwB&LfD7!Qv~ku-s`*S;CYMt{apzA
z5$-{_AK^iSXAqu4@LtT@8=(&ZPea}--RI2>=fZn2{(W=9gWG#Cz8PT)0uT7~G4V0b
z`w-Yi@5MaZ5b6=WX--&%WAt7;mKk!e+jT*RA@JBve;u+P^1FBI1k~_<x`F?jbOQ(f
zJIV&$XHhl~Vo%*5vIUhuBOI7QG++mP%b~p#^g%@F+qDCuK^w|YWr1L4h)2bt(nJxd
z5+fl6#isl~D3}Z9h;NBd7LW>SVc)9QaHB+(2Ngn7#{|_8_lj0XB@hB=5CqH*<e}zJ
z48nz|0(pIq-7<c+#fi}1I?1i#^gy^1I#o`AK%3R4s{CiVMNO<cDh6_3u99F{4Xr!n
zHeT`d{#2Oq<;S*b2Zgk+i4!hB{U5a`5`N`M#I;f+Y$X`jqDWX*Gn_hLL0_FS+!Fx%
zGEI(fT&!!?u8_BCvyTE?$lA&Gk=w$V1(f}Q5E#|8&X*Y96X<FH+tu}6FHyV4jW<B4
zy^%2^&IegSM7pW;PfR|@3bHul^61X?x!!W$laM!@*tMH{G4x@g@u3Fj)g4}ngiK^^
z(Gz_7kWO4D?Y!4K?L3GT9`xJYAbyrS3sw03=;!VO!w&X?OqgkBml;o{?=9O?)Pu)}
z!e!3HcwGU#hYxAzR<-k-+fJY)=zAA+9o`MQna{W5EJWd8y#6e>Xh4&amK{7QeJ-!k
zT;67?hc07k)?!dLq>f{Yz#(M&#zL=8^Z20V`xdt(<~xSm=mKOBF@=biLe|gtCdRsU
zi*f3(@g7pKd%XtpjW!`lnHesJE})51NfH{8*cM$qF~$8F^Z{>jOJkTs?igkoZ>Yia
zIoLc;r{)pra`2P~eZO*do^0PQarC8$Cu-QO#S>j|LbS~GanNHDvF$LS(8c2%%5X>Y
z8`CWu*uS;ekv6_trBC=<v%{v_rJTDg-#In0ndn#8_oY3Y9-O=GOp_-Z8R&?~$ti_M
zpb-V6`XJ^1C=i&9{t$2>0<AhsZOQ>1#q81+n+kG}K+TS0-jRYj(`fV$+qgM!u;n8?
z*T@g{>&n`TjxztT^&yj2#Q&xlG>R6XWQc0}nCgn4<e43#GNIQ*F_rRsXR@`j0M!X0
zYM2@b759u{A)4SYpp8gSiqDkifz{3E^l^x;8X|ooD4^HQ=<eN<(%tj@a;>XM_=^_T
zy>jhuas5iJyIWkphKm}A7f>{{JvKo>(D&XZbag<WU}d0VaiE}!`9CMnu_OR3(1K2k
z6wD2Dj0Xxj^M3#uf;gpbM>Rg*#SRX#a37r7iu>W6gu6l5cd^l54f#HF%)XC}Y@}Bq
zc8I*b%kZ@U&V=t+&q&a4q<Is_?g{nV?NBppI}_VxA<yT&^`$8>!vv;cw3(hZC4n4t
zs%3_{xqD5EBhJkLRoZSRp^_dc`NHsUcN({)W&`I?-+Ry@Y#YP=9SEM}$`_tM`NG~9
zrEmOdwCXDf4R6^7X@wzT_$EaRjf5gLTGSVY8e<Fsg}zT}hGP&?E_6@rf5Uw)C>OT%
zU0hQd!(}_A3nj+&9g2njnoJe1Vh+_flvLQ@bpwr3*#8>E!~gyAhWMrS5K3}UH12=4
z%Apwo)eT*trlo7D&2mbE-Ld`Wbq@b$h#USZl7>dhv<f<ibN<`34gcSgGSuz~P0})V
zJ5t#2pO7;|f&NyDrXkF73;zbRs2f6N?;GU|ze(kk2gmyV6E>uxV@jd2dev!0Yjo9W
zD0-ezy?8d26_?Cey=?7VPu$b!K0;b>!P40)Pg`Y4uu(FfQ;(f6s)}N^^RZThyQL1%
zbX+kQr=|aH$-@8XDuuka`E447ynpoV8iiZzQHP`Ozlla6p1@Cg`OW%R6{-7SezR5<
zzld{RsfaQE9W@E5$A{ab=1WCt683UCZvON8&Oxp0*6&fcp!y~W!oenAN`X*E1L|r*
z$SgoWqvRyAoqNxk+#{R!m}v)bCz0g0%Ot-sH-6N^bxOHkajjkaFv$>E3^^{Yk=&h(
z;9ji!L&T9{l{iH_LFB`$taq`vLgY77^q((YEH;aK#C_r&;=|&z;!7f*`Cxs26S*;H
zXN$#RsmS~JOrI<AN4>Ob#Y@Gcc!PL{X!K8zpZCvM?n9A30;WAs<iaYnc`urrE%M$x
z?OO2?k*k8x&->3L?~jv@h|i0E7XL1Gz`bSW>nRQv`DhaT$BUcA9pWDGHt`+t3$X+C
z6P7o+9w2|_P5T&ey2uqN=>MU3llYkUviP=W^fZt^6Xz_JD-x%QbHtV6Ibywdm3Xsw
zpZJ9Ms`!Bj4R_N{o>(lFi=)LU;v8|Mc&@lpyhglDJR!rae}TAK+$<WM28{D(vVST5
zUNm|OoDV#O!1?GP_7;sk0{r7-pD3O#ZV)dLo5bryqi=xnkIH^od{_KR%)w90*}l;$
z0F6EYSR?->BG+bQzGuY0i4{1P(0`nGs%Ufu;a@D<=nTR>Pxe;PtjiDoF4;d8?-U;t
z-w@v=v5omNc=BVC&j%o|A6X<qTM^638NXS7AMv>SJ>?%Dd$4HM;YU4Y{eAe%`upG{
zro(@d@|pGb5uYc&S$7}tRZ3qc|GBa+5Vy&Hx$I_fkNh{tzEQkKyiYXxf`}V^LD1+6
zqF+W|5Vp}51dYBR{AS&L*k;{+klJD#htU^=ZS)1f_VRZlVRsjM%YTIIBgGN&kClC_
zIA2^OE+x_4dfA)AbL78R_6~86c(rKs1<@a)F9;faLD1+6f<|8uH0%F^Mqdy#`huWY
z{~zu1nH-MGFNR6@3uG6Ho#pQ-yN_5V|8UtA;?eR?l08j4g~a|jmqb`4|5|aQ{1=kQ
z=jj35EdPDV_n`P&`JW?^{~w|c@6og~#3+ez8a+ZVCVz=oCQcPkAW_#M68V>iYeb_1
z0RM%w(asM@<WDO7N8&#5Ch<=37vgV7l>Z%x@@D;i)N9uN2mhjcSP8)N;}h|7F@SBw
z@>wLxcO+4+t5_mGf0@jDQ^c9_FC>wFvA9935x0;i$E7S-zggcO`L9y?kLABb`Mh=g
zUzFeI5hDLzmH$)m3o(F;Lbe|k^GUR4bPCa4Z~05b!QwEnN*p74>-^88jq;1+Um~s%
zH;Cto7l=DZw0}8?@_XgqCmKCN`0r7^KZr)R5Pq}nKgMI${RfSXA()K|N{+KViTb(1
z2kY-Ef0;N`93fVc$Tx{ZxuxPI;?*SP(ya3j=HW>=+NI)g;vDf@@%Q4B;!EN|5oZR|
z9xhW1aoRD&a1Hsai5Z7jBK8!y01eYeiDSeG;sWt>afNuMxKXSVFA%qid&H~78^jyM
z+eAJ(&VIZgz9POZ{#kraG}q0@|GDh1#0*~7!q24>$$T*?b`|3y7tCQkE_6s%ipPlN
zIvf7Avd#52>~m#r6Ss?8?ThtXAzmY1C*CCTc^l^A^ETwY;=|(a#HYmPMDs8%^1m+o
zU6IePu%6Gwuf!0qx8ctg^TnuWmNY{80NKMtqc;x!F|x;tQ^gq~7Y$<lzZ0Jp&2>Ng
z2W7t|{)hNi@l){&F~IA1lru{zf_bvri(EN~>2a~QSSlVN9x09%&F2b~J5Kgg@nrE-
zagn%0<c~nuUX6I3c%jIj8!^2}{GoV_$lr)C{U-5F@fYI#;zQ!&;?p8mDq{Ip#XpPY
za}WF<%l=H{s;11JA@cbh+D3OB>@2&R*jp?W2aCf*Pydi>l(C-U#Hr%R;;G^yaf!HE
zTqm9_o+n-+){D(zQsl~KZ1;Nc=i=?+z2g1i@5IN&=fs!9{}BHwekrmIhPI;7kw?6P
z>@MQ>=_GQ&EY@>@_ye&)Y!a^&e=Oc0-Xh*1{z`m6d`vW-8xiM{qipYG@ip-+kt-uI
z{Uh;9(R{u{Jd2+PK~HBfDw|8@(jONO6S=q_{e#8Ux{KrGKTbSJtQHrDr;97ZGsPP5
z9C54o1MzaPS==k`6Ymy1-NnabKOz1>{FC?>@m=v_(bHSB`FR)P4TurZ(_7?fXiWF?
z5tqnbA=ZfJh&#kf#jC_?#aqQY#RtVl#OKAA#ka-xL@ve0{`mO$7|avfi`~Uu;vms{
zUPu11vX2$b=XQ=y_7c(4H}v!jH_P83UM^lO?iFtrJ^jLmWSh_VXy--Qe-O>*efU3+
zZ9ezI_VM#Om?wJrg`QqvFZl<FL&dS;u_BkQV?9g7HR1;G9Pxb7+)qIMdfBaY2cMJw
zCGmCf&*BH-$KpRkTlWJ(Vz$^$EE0>w9%5gyO#D7w!b!?EO*}=MEiMw5h^xhQqPY)(
z@t-Suo48%%3X7c2X7M)hF7Zk6S&^$TG5@O~mk2c5RqP;k5f2j&7srSb#M8tx#FgS2
zu~szqHPEiPp8;-{-`v+=|7Bk-?iI~_4W$2E_Fba6&jJ5$WdBxtN_<Y_a)%sWrkE$1
z`xo$cl^qw&eG2$T%RWV%EiM!ni)V`Feg(>z`xM~$@|*h=u+9Anuu1+a#cRatL`Ykh
z{@x<qE&ft`NPJX$S~T}HP(PP)<ah&O8!=bxAa)Ut6ps?CL{Hyvvh3r<S>hbg(>Giq
zd$qVuJX<_Z+$L@pFBh9dE<4HoKOjCT9uS`uUld;x-xA*!KN7zb`P~HT%@RF5#P+f~
zh~32QVyRdz4iiU;ToRM@&JyQ~=Kcu$D`cN3ZW7NHz565=%jPngtnXHFzj&|c-52?-
z?AAJo=KcuEzpnIm#P`Kd#V<r3J`=OO3^5|+iJe7HKhe`i93}r4ae_EaH1|<ZZ?$Ys
zKXIAtRie4Cf_&z_3drR_*`J%mJH=m!4~mb7Pm0fquZXXT<~|GRGxu3QbDsq?_gO%n
z?o(uld18Cf(^D*#-An8%4iblo{||d_0$x>hwhiwy=9~<Ngal4P2%Zc~3NeI15R^<D
zfuI6`3W6jd1cOYGfFLr}s<m}!LO?S~sA8R{wXJn3wN}wOy$Y>$9uTQmZPiw*zSg$?
zeXo7*<RsAAzJ0&zZ@=r?S61%zJZr6IjeDOxK6kNjijb}q*`Ha$`NH#rON0*pB7LDU
z|K&pZR;1i0Y!P+{ZxY@jq~lcPe_Z&i@Rve5TV(p{LUVrx@^2*nUie4hpM@^nR|yJ}
zguVG1&HWnK8>{q5!Xn`u;XGlbutrFiu58~`!tKKAgu8?{3U3$QDg2S}ejz<k(%z%O
z-wA&&q@zowe<AeoJ`d!e(A+nI++T8*Fk5({(A-x-zEdPm6!zwgH20m5uR`eyg;m03
zLWfWCBFP(tHwkYMeoy#A;RC`4g^vlJ6q@^5sQ(4YuL}<g-xGcy{8acSp&Jk8IX-@2
zA7QF6Q+R@Ki10)q{qC}SiLh3<Oh_NROz#l>RQQOH{&<=Gi7*4twkc-`>6@4GOksm?
zy^xN1nSQJAdqkWQ(!(zG4-21=o=$S9e^vOF^mKJg{U<_tyQQ2Yq*GhUIYRoir9446
zU3iv|Zfu!eBcvx=${U4rW=pwINXNC5Zx-$)q961@OZ`uU^gv7bc_F>cQhrbP2O`SR
zaV+&dA$`YE9wZzr94@3gS*A}G(sL~3dBWAg2H`h_*9z%emiccI(!VU_`-OBROZkBC
zcf#Kb>0OrT1B7%iOSwQuU$T^E3+EHjPkM!=ewFYW!fS-|5zF*F!aIcD6Vg2_)1MVC
zzztu@l|p)qrTizM8!t$(-Z&!k3Btb8<MP*}<1lN|0S0lK#2_xi4B|A;Aj}#x-zmag
zL~@>Rm~ez}yl|4RNLVJEDx4vlDV!smCtN735-t(e30DX=2z%eBzD)Wng;xt3g*${T
z!VclB!o9+~gm(+?6Ydi}B-}52T==x`Md7Q$L&77%cZ9zceklA{Xx<yaxO<)Zy+ZRI
z3G~U5(}d~5fx?I|PdH3CLRcUiBOEWBB%CUoA)G0kBb+B(D6A4L5!MM;2<wGwg&TyM
zgxiFd2^)nwge}4jA-_@OI^Qe2OL({NKH)y$<HDzf2ZYZFUlhJ7JS03Kd`I|O;b+1x
zg#4J7?ePkG-=9yGK24Y|94H(n93d<an)i2Lcf4eNW6FApgk{31!WqJO!iB;r;Syn;
zaD{M#a8s}JG_J>Fda$<Zwf+})WlypG<7s8BOpFJn9v|e}+Zdq(7)G;Y<3ID^Hon<<
z=VKbTp$GwlFUwbeJiY6kg!SNTUPVR#@pE7mNnTQJd;i1F8r}-D1M8cP;Isizs~)y~
zgL5!vbJC(v#M;{nd&#)>L3<nn+N8a&AUI_ZwdP~t<T;&+Nvn&AGv8(m=n43(ayG}t
z5-4Kp-G>ThqEgmNy;JXc#GNvTS{)eZ2qW5@v<Aqr_7Ydxeqd-1-RZLTO~joth+6w#
z?@DJ<W74ibJl5Vo*o&Z1w1-;)UH14p6Kk*R6!@UWy)kEV(psR1wKwTPdt7M`mzrJn
zZbh7BxE{DQ7USJI+#_~2rZN0b=;ZtLRJfXOGAWJu9#R}&wuRG<&nwH{zu5Mbp?x?!
znEv8axvPEug*c|Y9$>Z>*yEaXHrC0F7&ENae&nly5~n@p-CNEt?X%99Wn|@H{qY&M
zvpM!~dDSD|9JKE>Clk=gck-z5qfWu6y3RIg?6|^$F%t^MkBLMIjMDx;s-R%pxN(t4
z;kbfR3XT5Dd1XJWHWm8pecj=eC8zA`(X+rSd+@I8?QvKg)0ziZttHkkJ~=$yYK)%S
z_SAqK(FImbS#h&FH@|sW$AZ?Sg9<I1iFHqOL3``8X*;UH9y!BWQg))1ZH>3chMH{^
zT6llm@WW06H)(Cz@<FYE>CNR$*1?H~J-Lm60Y&-kC5;_c(T?Jd1=gNuO<7*^BjBKo
zHfOg~44T@!puMWBbo&{NxlK7c1~(5j%&lj4F}I$5>)D36_3YLXaJQbk^Y$pn2*BKW
z?cwaUfz7V%R<4zkw!L3-`u2?G0oya1`)?0}$2AK)u94>4#P(=KG|B63c6E4jvMt-{
z*`3*7T0Px+_N}fR>;dQmqo<~AkM`dc?#ybN6-`Z>4!+e$+u0q{!MFNy80?<gy=}hs
zd(tb5J#E9&lGDzO_HRn{W;J?q+^r)M&%QOQly=T;@88-UB{OVGG{Gu~X0?#DH7{*3
ztoWN>3CA`2+v3`{XIxUeD0)V8oR=*fopwoSC2EgsXRbHGf#x7?6`vh-TQj4VfTOiN
z{l##6b3$W!TSj|)OG0bk^z!0BOR#lY`uyVb#*8LUYu0rMiL=00J1%ih=}D-&ymVT0
zWZIcvcl}K`ac5FfVp~%CfR@bG!4}JuL{ITfP8*lDxpYnG9qF%y`|J!ghuZqI(=JEP
z-FEh^DHt8opVlO=r)hpPm>BQ9Dq0+M*kD=595BGX8BS@M6-@&J>Dj3BtkR!m{CBwT
z^{GvLTT)FslXoPyq?nev+g$Bwjs2Piwgw7a69S_LHo3REz}IRWC_Fm2E!w_48W`PH
zb_Upf-G?5ElEbtVe6iNS2M_hXA-t<5YUQ+p(=`B2*x8HDEgiD`7vZ7XhqMlDTbcfq
z;@RSl?Y}d8o!dIMbQn^HZy(k%{DuLonQg(03yRZk$k;WYDRcYmE>_v;r6(fSN!zcC
zp4fVlthf#1Z2HcO>&i<<V75j!kJvS`Gp)T}M|;Mm;;CRzO>6GA1229bY&cXCbq{H;
zWZUMI7BoH-9@SXTGOBfC`dP*4R&jJ{X(4o@8w*=Tx3X0OIx=s_OFt87(~vd>X=57)
z?8w|Xre$m^+s1M;qpaB)vaPbT^!4z#=2Na?&Es~R(#hIcv+KlD4%nkn4366NMe|Fa
z43BS`uzh^%1k;1*V5vP7y_&fF)Yge@PQ6Rg=N8W^eK<U+@wDxeT2E_Zy{yw7IXA|W
z^;VR=96r5y@^;pFdh6u21?h84o&8(GZMp5wB)BH#HdlBDm2NKIRbst7$l64FZ4jnq
z(6#~XnH`J0uOy_FuA2@{+Lu$UwZzv_K}eO~S}{AlJwxd$mA*phd2OlNSfgEfsZwjZ
zQdv5uwWvLSW5vm>xj0HJF3V{g+?2PS{KD`4dO>S>+ttxuTI2y<&|K7BQCe)ck!zyG
z&7R!pZK*}o2d1^UMo$myFf6#9rUk7FtZziKTU!ltaJ$t~<_2T&8RbRMw&)q<R}XBD
z)<nI{<<W0P7qs~s-G%OE?+wj^I-=G{>)`rBIMPI{Y%uEXToV2DqU??%i&m5l+HoX&
z!j3^5Czu(Y7JYnCarB8ruD0UR2;3<>8y;@CPTiJqaj|Q=ceHil;e&zpl4wWN-@d=h
z(_xKBKUnU4C?UOc=9Iy&%$s7pHe_mkYjOM4(e!QRDBSKYY%BT6!C5^xbeBY}!L^lE
zUS{QarSFByc1~$7YoF5bP<nN-W9y}tQ>VUgG`ro(L(6lycG8<Ob_{6F+|j=|ykpke
zNz<}B!L!_2Q+9Q9L56+AudrI8C*c=?oZs2F`I6uKmm{!%{@#An+QvN+zOwQEQ~bc$
zzn5NDIeyF%@q2DPg}@7v*v%b?`xY{SDwh<vZnux5hHjVNJaBgfQgPDeU58&+knQ4B
z1R3IPr0NF5!LqxYDzC2)WxUzcpPjMAsN(ih^*#%ppWZ}Oz(<F9UXr7Dmt_pMb8Q27
zm!W=e?9O2PJro1SZYAQrd#M=0#DcUnjDN=X_|(f8=Zp8gNohO}atFMh(KKnYz`e^?
z!Teqy`Wfd%lU#-f4&1wJt2dMCH6|Y5yAtHy-Gc<fy*nF;@h_o);NHz;oK$h(-lg73
zn1X+c5ldu#aqp6nGsJhLz`a`lHAoCYYiZziUjdTHz3U~#8n|~^)O&zw-^=_6S;@V7
zJM*{#qzLpe?xi0=aPM*qlS`o>_bxB_Li|1g+`EjUj+Dyfpwm^2-cSpg3GQ9H0fA7F
z5z}ljF+_GdaPQip!@W!2L}2p7Ks}6V67Ipj)1fkbL*4ho1i5#A30;UMO5omg`gbPn
zohs2A;u~b(-gPRcgJ5v)I+g#L9Xd^7a%dr&cDls0Py)+NmY5#u!?HyZ2Zrc45!}1B
zsfgA01dNK|-pxk7(AP1y;NE4Nqy7;s&j?Z^Q)7s%JmB7C#~`~y18~v{?p<5H4CI+N
zB4reEn=XTUm!205_wHs|H{-piFXOa62pFvN+fDI?xH!PQ`!$mq2(e+{-sND4dzXe2
zn(>c8HGm2f0=Rei&J4MCe-1G;hMl}9g>hE&D4V_BsR+|Eg-hXwuuSe<&aAk1RY2Uk
zYM8ipZ7C4Cj_tZXX!cuh@2+N54@m6d-fcHECx@<K=6zaI>7ill;v?}KC35d_Uj+BA
zd3^@lyNMj_pJ&DMZIj%*kl~MgGU;R^4h#JnCc(Ws-H2V>yLLrg+`D!My0~}kHctxi
z;so5gGfml|5P7q~y<26(F7931R9T2r-r(M~%gzWL;&OT=-n{#nJ2Mnz>g#<g0d8>b
zK1lI!;&rA+^FnvBM@K^3gUP+i7ka?GYnvkXE@Ld(&-~*!^xMOK)MH*QK$4G1{rM`A
z&ArRf3Ex7y;NG<@S>XUj9o)MQn=W|6d?S_IyS5w%m$71S@7i)=ID>-+?p?cla`+u~
z3f#MY!le!N*f6<e$-Qf*7lgM`2KTPbjXTEXL<RS*ojyKHE-Z5IlG&EryMt&C+`IOn
zq$qqbWpMA>`OCue#!K#9JAG>SRF((#E(tl^xii9s?-<;>cK(@RzClLrT@DV0IeZm|
z8Qi<ioA%BNbH5_@E_Wrvy~~Lw_b&Gl!@YYa72w{Th#Cy{?n0Ub_wHs4jp5#%NE_hZ
zJ;UTM+`HTr>`C$>SIi_Ck&VM7eIIS|dw&gcX)eA2%mo^gl`3aGlaXZG<Ff6}gz{sd
zFh_r`LbEgD@G%7y)H^cvXMXTT?%n@FXVRyjM#H_k4>`i-SOV@{3fRZPd{>X$yY>ir
z!*8(v;NI1WK#lCU-%Io97s9UL-i-^uR1Q?+-lafO{N$9}ySD5PPvFRbdv_jMXSjD6
z2_v(bZFBD~z|@4fSjoM+$7Hp_ODKbT*Pcgj_&e+nxObVE+`DVpYH;uJXM)_jeONWP
zckNzG4G&|}z`Z-%*qa%i2qgFJ<It0XneO_@y=(7qbz#2w7X<gNE!T%fGC#O?ZFxg@
zH|qoU?sC-cA@}ar*dTE4USbsB-W@>;;NE2mJmlW}2~B`|mnIDNE<M<hd)HQgd-pUd
zz`biLz`a|=UVwYoR)Bl=tIPrJU0VU}-RGGD+`D!yxG$V=JIu3HW=z4oOPP%_GPrjs
zU**US_wGGVgcq|5;NGRc>6^hZ1NZJ@Mh5pT_YDfh6u5UeIoy#X+uXZ<f+CYg9dhq-
zax?kXDY<u9t6e`Sc1<C0?~X<-;NGQ59J@SjVS$CA@q4+W4|H+obM}Q|qbJdI0@vU<
zh!|Vo$o&d?0PbB{0QW9Wa>%_~Yecu#Yu*<Rc%MS+2Ju}`pX+o~Meg12!O96sk#B2c
zHip!Su&u7hK^TNxzVA!!UA|Wa?%fI0ifPyPAasErqNGE&8!&H&?{K9)2NQlT)BWD3
z@ITwN6?R;w`Oz%g$3*?yTyG`g!RM1qIX&e=WGjYp0zwWw8;VW$YmhIY?f`W~Cg0B>
z^M@~|2>)EghGDipOvfYS{*_%WNqHCc+)a3{iWa*{jd&@NmmuWjVm4h<`n-lLbx1Bk
z$oq)-qRA}wK9ZkC$a{lTo?&!TVf9^zc@Ht))MPf7-(KE}koPEc(~OSqasCmy!Sxq|
z$=0YgV?ZxP7z{Sta?{qEA$20;J<qn58(!S^A-_yrs?lXVj;^goB@GCJm#wO?Tr*PG
z=T6A22zj5f6K5KGd`a(V>iE^JYo_VgwF#j4LC70vbp6=b2NErdAHwAo8eJxJ`~d7n
z2!l6_vRt$J9Du3?@BB0(4Bk)(RVr04K;$P@gExR@cUG9HT-?sgKp1>63eGkKH$mi!
zI)g7p!P%x@6U1*J44H)spWD%Xd+uHL#Gipmhc1EkJ4oJxFbt{I@C$i?1oF&#AUunB
z3<vJsE!`ZrH1{B~hy(Zj_!h_9LooFq&85ehd$_kbe-q5baNyD)?=ISZA;Lq6A2>!|
zhQSvRMlzj=UF}SS(5sytn|rpC`9*^Jv&2alMbqt%VeSuX=lIxm4(x5ty|#<RbjSd-
zahx%>fsNfCx`4*`i4%!k6A|*qL&)bxQI^R))#Pqr?ngtro!rBabBL3BD05GSbQ*#^
zPgN-8GgLdSUnG9uH25n>pMx-rOS7y0+@X5)e|Jp(xr@`B%leRwcs4W`T^`D>x$2R!
z3L&4b3=QRXUtdSy`%HGzFEC9{XW3tc_*$6hDBovlLm0}A-h;^96xfBQ5P1T@F5O~E
zk7w!UL#<Bfw~>Ab!3>irH5Vl-5Ue3=DLvS_?DoD9de&*_a-=Uq=x*tykhXP|GS3FB
zZ7h2z^k<aHXaBl$Uk_=g$<0M(&fkn*1=r!kvrws74L?Q--$fd>8)mu&mroCS46eTk
zgWJ7oO{1ss=wq`UzZ<%Y23h^D5Ppf!-3&J#3;hKe>*ON*dlj)g$lRNH77rIrCegur
zNassp-2ZHD<F$wz7TOb+s=QOyw-#j0IZWlFiGsi2=;B@lve`qBJY2M+KsLMDCY2p^
zvE{B;v|-&!%YC6Yk@@T=A?`}27>A0*s=A9+#}-@c6r0c5e&rhI;z7x?6~zi4#ev!l
znpp~?FRET)xnFbznT($!9^eajXz+B=%yNWBF&k7Pd5j&^P`#GIM6UEPqgPgMusj#|
zQXhdddgZcJmS?#w;Po|^>qj`ExiM)8*fm|}qcIGmnT5!&6U-M1xBX4l*>0LyhjBK5
z`wcz0Xnp^Wb@tzxb=GHjLTF#YgoJ6SZY;07F|i8&y(L&7gP{v_WwLccvRtEZ59_`X
z-(3H^g!u{QB)IShZm7>1mFl*03`=m$Md9INsDkAazj3Jx<i(?q?SI5O>l9}_1^F)1
zY~O^0p^4K{Bc}3E=nI<(<uv5M{X-`Y#nI}7QpfOuer&!qIdM|r*NZ~-AmA6Orv{m^
z-*Cfm3SqNBoP{u+M#K*c<NTD|oEw5p_8sOuW}5^JD5D687#5pSma#DiNFea!@;F?x
zKAcry!{az)oJCk+qH|fC0a`+ViOxpaaW)<{K#@YA1u!FYY+-~2S?BCd#_|zN5+hD?
zdXdq3afH$~1W48rfQ;_jN;3?oj1V%>Sp>U%a|!G%>e;u|v1B9W#NObuvG;a66re8f
z5}!sBP<-zeMn1HK=eB%;$astubDa+4y&ANRaIJ|hBy2|jwIirF5#gtChP;IlejkTc
z6ZSd!ClUFBBQU}~nW`CKH&`2S90F=1aNu0lLZ=7aeL(~5t*d`Xb2+_c&rl9r2)l3`
z)dra-La6e?&5Sf6_^q!rd(Ub1@<d^`k!Lr1E1JEG-vx^%Gb3+10`HLXCX7jW43Uo=
zff0Vt>9^)KdtsLGaR??SNAWC#*cMUdC70it+3cOw>}7nLk>@mfVS{lFt&`4pM~uu7
zWpL6Ne-5EPXs>p-KRxBs;owm;IOvbo@SIMjy@-$&lg?arsxu|AEp&FJSe-MR7!Yn8
zb0=`fV>X;OSosK;SAzwJV_pfIAdE}LRz}XX2Wj^fMiwCiz>?Q=U<+u}C~ZWD2mQzv
zzpbOZ&Ex_hRo)u#{ZVQ$xu{{zoKDKTs7y4LMh~*J)NqyKFu^r$FIqH%k$Vu(JOanU
zG|w3n2)nm%okkGYA7YMKoD~GFQ&RxlF`Gt(W7D-NkzmKAF}$!I51x#mI;OeZw!|{_
z##0KKz<-Q)mn9w|W*S|Sm&j8!FoO`P5d5H2!Kqj$<FyDlsu7kVI7u9LUR<Hkd$%xh
z9|Gu9&E-%hg`XjyAmQoQGzxz)X>$q4gTD#_F9JAFn;GFF4A?U#s+|-@vjf&F0#9hW
z(kPJsK#D*og$@K9KnU6mcW-9oJ_L`oaf9L4ldv&X*c2;l=@LLf!`zSA#W!{`!h3>-
z)|C<N)-b%WlMxA<VudYT0&K-(avMDl1Sr0#v-^m!aZ4wU2#IF3olD^T3}kY5GGZSY
zHhMc5k+7w+*TI%Y2ps;L14RHkF8D1$Zp%Z(WeASO+ezu02!1<{IVRr-8O5FBgre_5
z>j6`Ar?a?0DD?LayO>VcK?e}H^sx63xQ4*7!`-6CuN{r`<lgDA?7iHu*kO^297ejy
zjxiIa7FNgoX$vE~xTdg~kz@oc6<l5CdOIobnIYB{ftSr74)%63(g<7180e(13jr&Y
zpf%OewWcsMTp#wtV`vz$r)!fpX1X@{J9z}*e3;fT!Vq9n{iGhH#L2+{%htq9R=2Ku
zy3C;tIdjZ}@%wW$kw+s=nyI6E_9__VLENyiIkRUnIX|H>r$0uI;WQiiW_Ew(GYQU-
zy+<yL8d7uce+Yu#x)7^vU?=08?f_(*XZQ!2^P9hWiiF(Q)*{$zWEO$W3Q*miEsXHi
zIC@IZDaamk3PMi+&=Yhvvd5f_d|~Se@%9L8?PP>!DPT`5B70)Yi0s+I1~?mgl!t)5
zeQPHp><-Rcwsr!|hO-2$#AL*oM6$x}gZ-$^2u6(q=COi*?J8o*`LUTpvypf%qLqh^
zUb%&<j!O;8ldFpXed}ImP4{i(LgO(5EA_sue()<&;NgI6;9|Pe^cL%#k*g7KSR`zB
z^v?QV0mk1)_*;awJVDilws2C|-X6d1kgE{T{%u<rc^4r|w6+^<THA}k*Y#<^r^Aus
zlK{>unB}(!8CWiVBMXy1{BldYD{>-&-?C4`7}vhKZ3`n_jE-p<$8CoraLnjp&~Mo%
zPK@(_YjQHe0d*3cRnnu^8Wd#fIwwcm*--J{8Y`VqerC=nXP}3fJiYW|h?=h60%~%N
z)MuN`NHGInSLl%mLuL=BGQEflTuIJp9pf5=&&&a9gx&AYHggc>nSR@6oQ!|RN#vkB
z8I#DkeMoEiY_szV<eaPiy+OfxGTT2kAjxPg#{Hemj8q|nLDz{cUSxGGn|JKNxI+DM
z`pG^{wOjv=>Do-wdYp}8RvCZTNo3b}Yu<0!iHzGnp{SP;d%o?&zt=Tq*L{#3#IWNW
zisvro^?h*f5law214%2NAjI&m*`vb$&+wlqK8tWFieL!#Y-VJVDL;$A0~*d9=Qu6G
zVSxpEZdEW~-+-J;;3$I9lR#_9AaC2^FB%Nv_)j)b-uFApWU3%=5N!syOM0=1^8WL7
zgqUAu3=|ZbjB<|C48K|H91*ac?RBo&nd&z8+S%FODaL}iBaRe)RNu9^jh59Mn?f!3
zALk;>DdhH2+qGvMSG{MmqxPBO74H)t(<%=KlffJaoC2;cbqtfD+oFZoOF}2RoziQN
zY$dN6%|v(SWsGWm!4k#~CKi1?mw%5voQd~!XIOJg1}46UkYQWkocFfTT_vkyW-cv9
z>oRMItH$h$$EvZW9HrYVG9G%5U0vOIn9db=%phA_fq!>LcZ{HoCUeYk<uTxR%XJ{K
zA_-gfQHR%9&c?$ruUhsYn4MP%vAX@x@nXg7ol56U&=(;MfhUP$5V#Dtp|VR6u12^P
zfkbRO5cVK&mvXk_mE}TpHfP}y&qA1qzytmqgs&j%MR*#)*{E~K0T&_8#kv%s4uK2O
z*_?$;2h4{Mcxd47f)^nW)4tfU*CNjj1g;Nfi`6-8;o5l_;nkRYw9gO^+gwHS5Z1=j
z6I-{FhbzR{7$1i)9)YW73j)XZN`!ABG$L?}osCD?GK8rJPF*a+IpG?K-D1~437(aD
ztV-ngf5dkGHxS#cSyQ{BdTp&uwJ~aJevO4iNCJ+P)obhW>v&A4S=q3xq4NBi8i@Ga
zuUt~Qw0hl&wUuixuCHx?4hIYn1}wq*vJmi#4c36=cC0H4w8(*i(Bq(DI0Nh~ss;~i
zCM{mKY{lA<%T}Fk)*fD1^_g|(dBp0bw*#vk8191j2aYxH3MIS9ZnxM45}-lg4fFXY
z_v`1&0;Q7AKc=7I4T{V1#pg~pR6^lMKmR;XE`dA_%tDthAdOte=K<#&Smp9iG^2~p
zE#f;N;sY-a_=;@SA<vUmzUPdHXF|ktMt;6$!UL$mbN|-0-BfR#WJ>Cn){E-x)y?El
z8tCb;Q@g3&4jJ+z5FG7xPj{%>VDj}Cwzs9zMvmM?W})PWv9Z&s!O4%LBeK84P6IjH
zWY1OLWAb?ZxG~}{PxD3no-2JW@PvWn4UA#gzLUs2hIV*9-RQ8X9W_R>J?(KAxOC8g
zrGnP0d^$*)P{SJ=*n@0On@M!Y<c=6ENaAjYbBPV^tqpAENuG{4V>i*GJjlZKe7uoN
zUWuL$Hs>Q7IN02j;~|s2YKW<$vqv4Tn>q%1zNWD=OlH19^apd}`K+t?pQ-uZw3|N}
z(;JO|WbI^7axoHNZ+v;v7|Vm;(4~E-o_)hEM?yU0I4L{dF5)YkeliHdQ1$_PBtG7N
z_G19tzC6!WadvP1XgXbp(Xr*XH=u3#=#WiH_buCWZ~8PdyuQK|L*<rl_}wDeG=TAb
zPp!JvE(*dq(}tyX>hClrA2}3nk%;)}ke=wd(lD!Ga9qyZUb)3Inp0EgX^fj>vVF)_
za@g%wUKZO*lFQljZj(&&I0Pfhr;+9D?Tynx?AGSX7ggP77?310AVJUjc8y7%?S@j$
zC{Pz=*6qj%p2M5-r`wuc?n&$wR{eD`<ZfqT=QiAH9#{uyR`Mj9IBU8ux!jjH&6feD
zw|VD}B;y<C-IC||$b;6EGM$8NOMS^hs791iG1<15>4(LLVOj%m9LVBOXz55;0oH=C
z?R+x1(W*&B*-KG&l%a(qcUQ#W60=LrBcmId;s>)Pn>0N}CK=sClWdsWrXzY8slj{$
z{QZ3iC;A5D`4R@A--U**?NB$**Z{w$V?ElKz(ZMQs!4vmNAj-qs4szRo8PsQU+s~+
zd%X*cVk9Y3>6d#X-v}PE1QKU{*BA1iEs`~i|2x+7G-yz>;ayux;<XQ~T_Rrd#7`3S
zTD~VKe;(#Exe;Sq`#cPJE}qnbdu_JiUK7_DJ6<lXK3@{J?y@*5<g?57CFS}OvyeWD
zD~MCIfxMxS!LW%VcY-;DdxDetn=#nk-HTkm=T!_*#Fqpvw)oS0NhkQ?v-#iW&o=D^
zb!Zxz>zT_;E)Pfou~V&F%ke+P7^vBPL29;1m~=xXnCpq3?n}aoOYr=03+#I?V$-mz
zFg9`INcMQzq<%Q+_xGisjq#qf5nqZ2y+WRpuK%2XQS4THmS_ER@V(K>t(dv^f$%m#
zN;k6S%m97PKfvwQlc}vTmYeM#qkTK}H@*i^PvwfmOB<GLB+t)^>hl}WCj69-E+nZ~
z?V2^KR+AN|VJ%J)NcK~`gyNbNwW~xDRC?;dxec{z8Wz^9s9ssUreM^<rK{I0AHA^j
z%!+9hm1AvOSXMD};mkFwFQ~0q+pzGA(o$4ne(sm8s&puVaDo7WCp4mdbpz{Ox(ZFH
zS-pDsGE{v2iq(s&S5z)rS-);gZDsx1HCE;Sb<}S46*X(B*Vfc=m>Y0{Wv%O)hyMfQ
zZk1$n!jLXrx76m;GNfER7e;kM&Dv!vYfT=|ZAGWem;&CwB@I^nv{j?{uMqQSYn^qB
z$y>I;s$9KvX+td+(8}61=hv>Px!9^d8<UF;jT^(sWrs-hcHy|uj`%+(c&n`BNEyTb
z8C-AL`$6FL&#=BN{$C?|vkCTk9TqStH7jbXSFNi@%rH)NbA{;u;7rxBh9w{itDiM$
ztW{sJrl#2ZFR?1?bim+Bj-h)q2NW|se~0)D`+f<p94gF_2uGU@%N$xUOzxM{zI81D
zv$p=z$=>WGZ6AcsuU)%@muNT`Tb0#IZ~(4s;9iS^;yN4}ojvb=i`eaN61q7D>ZPm9
zl^+%_rwRw{#VgPZ?D1S4t4zz*ty<SmyQFeW^(wR$$CUconq^CuL1Qz@;Rj~vYEfv_
zUtD=1*3o}Bv0EapS^pNV8*iWdZC<x`+{GuM@V^PKTZ}6aG|Fr7w&32b+d*F3AC0{|
zXQxj>|Lm>%)*<D8N1iu+nur@5=JgTsyp3f;weewOi6a0hpWRE=qV09)#9fnE_P1WC
zrc4(HoPF%os_!C%n}mAE=f-=)@%`~(t>hmN!}cv#Vt}^@f$733VFBiddQJuTI=CL`
ze+aMG8iZ+soIm<n9ZbY4(<7umRah*XDm+uTKv*SQC2SCWRd|JPhp<(6i*T=y@4K*l
zPY8b{d{g*=@MEDL{bc?`A^T4`Pk5>@DqJDFM0l0(df|74_X-~o9uWRc_=S*P=CVG+
z0|A^Nd4cc(A-^7EKHhdEUN8KP@JGV^!smpCg})cNaHEaoQ-u6-gmRJ4@HRkRBzdK<
zLwK8zUwpCLGeRGBQObt@09YuwSU6KyDO@GoEWBU%xbSV^ABA4r>7#vqO+(BP;ssYD
zFBfhUep6_80FeK7$qxwme4Tb)7QQR|To{i9&-4Mp6NRS=rwh*&ULf2k{HD<O&xf78
zl7Aw6Mri!kBi;C~2VRXEmaMl!xL5du@CD&f;itkJy!XIzg~AfyY~f<z8sVkF?ZO*{
zKM+1F{H5@S@Q*@2Zr8KEuyB}gf^fR<I^lPOZwmQ&6w4d`>%e*Owru#|AR9mEK;s7;
zc$w0#7v3PeNqC#^F5ypw2ZhG}IqZBU8L#)-{^5iHA`WhSiO82FIa@eH`caa{3Qv`O
zisWg+v!tId`8?rb=`R#+l75@;a_NnqbhKxO^sUkxKk3jLKk2~lN`Ig7?Gye?`llry
z5E?!>^zV@5Bf^h_p9+1j&G85dLqwFzkensVk$$A)QNm*36ybCt%FmTNU${tm!vlx-
zO6k`~Z+PGk|El!HzdGy~zv|HKl-}^bA%3f5!vlx7@uLnjJaE8glx}$75Pws$;ekW^
zW66Ie;#lCp7i0WgOC>@V77mntI1%|~2xm)g{G=oQQp&*P(mVdqZ&3c5gtrLqB_jWi
zg%3%;UwBaXvG8*u+82+&av@<V5g|fE`-+8UNPi9y`4<RRE8X}jNBnZ>jh}MlyIyj;
z@Ma?H-a$n8vGhL`?w9@`5&1qAelC4H&Jj#|g#(2V;fX|)D<Gmwk@RK4GljE+=L#1I
z4UZejucD0d#?LtVajDW9g*$}1h{(?m7n$Giw;}(1N;m$;AsheWz~_{o9}+S@zy4!?
zjGu8J*E;P5h)7Q-LO)QLEqy)_`6`6QPdM@~Q$EAfhH{rk-YRtbgx{=kj|z_v5i)Ut
zMw~6I6<#6yh46Xd8^X7Q?+gDR#Oac0Cw`6%qDcl(g~4>8dEAfw<VhYTEEY}?&JfNN
z@`Y!P!y;j=aGCIH!mkUj6>b-r^FfrSzZ^4<!drzu6Fw?@T6jSClJGU*QQ><+bG``s
zpGoe|^Eb!?gxSKu!hB(&aDwnOVVRJx7tqex!U`e3ZKnPTAs_cs-Y#qx8XjWkZ<Wkf
z0hsS@;eEoN3eEW_(w~(4jPM2FE5akfcZ44ZKN6brSJ>fmT-Fy9CJFls2MBY7LxdxR
zql9(B6~axzZNhH|uMxHi4KFh4zfJOYh4%;_5I!ROx$uC{oF}9FYm(m-{!VDlo00yx
z<i7|*Jnx0x;Z39C8p=7se4#nNhW>QP4o@0i_+$RrLUX<id9maz!b^qb{2S@JB|AK4
zcT0X>_y?iGQ}!3h=KLJxgFK%G_7(OQo*;xHC6hi%I951CI8AttaDi~SkiKtdzc>Hb
z)zUW#TZK0W_XuwleqZ<_;e*15g?xFN^*kf|mGC7Yzwc-I4B;H%JR$umFug{&TG$}m
zDBL16*As|eEBSh1yYN=wUZHWLfcU+V_X{5vJ}dmC&|HTg{<`F&Li*`qJ3kYCA@uP2
z0r5CtnlN2BSU6nBm%N#uFFzAc6BY~2^$hf9Nj^uoKuE78ELSJ&%_p`=`fb8*2(J-d
zCu|emB)mm<m+)?(xlTfTKa>2p@M+<%g!Eg)b{!VJE&M?Ek??cjUxabIZbG>PVVW>q
zm@OPE93d<ao+6wmoF+U|xIkDbTrONKyhylF_*LQM!fS<aOlsQMD!f6sM|i7{zAM<D
zM}!WK*)x)VC3JYr4oiMp*qg7ckk@&z=kS(ImRu^FDV!r*AgmPD30DX&7H$?gJZ4u)
zZW8Vkb_jP1Zxeo3c#rS_;UmJI3l9jN6CM`6E&N3IxiFsBqv&r)I8aFMDbx=Yo+KP2
z950+KEEUcW&J@lUo+n%)tP|3y2<!Q(@S8%12aPU9n0}k^N5cDsKNmhFG}qV2@9?1g
zxAYDVnxEIfNRJm9uU3#99<)Ky=Ln5gDx^C+Xyc@Jc+lv|hW4fi&l1iSE)p&l(iIBx
zUm`Tu_mHoYOt&aZH`n*TJ0#P)4fXd5e=IyKH2m*K|3LCb!q0_&5&C$Yi+n+$x$cMD
zU$WtUhwSj6oh-fKfrsAkzXOY;KSNk9oFkkktP(B}(wz(I-!8mS_#I(y{<G($H$3hr
zXZYHIhOZqM!3jC-<p~RfV}z#(&2>5Qnd@=jS<;^)Tp&DOxLmkaxIuWC@Jb<F(Xjpp
zh2}aN@-HO6B78$gXWYzhc-Db~B|F#CV<kI0WhIiM!n1`H!b+jxQHQ-1lIw+rM;-cY
zk{v$vYb3V{o$GSLqmKN~O8<uNE#Ys49}1Ij&Bp$u2(yIQ!V`rKuh^-QPZyf&a+EKZ
zY_88Co9lDn66x!NYlRzx^zp;`JA{UB9r7)bzbE{m@B!h2!WV?E2oDS27Sd}B?SCXR
z*YS}5BH6F&VRKy%J-rDr|4?DRuuwQb=<teFNIpksuH#XDv1Ga;qP=ZG`XQpcQ%I*n
zly4V)pNM^(-h-&$FMLXRbKMU8>(c*PdUG8Qy~7vwSLx}HhjtvEFuL5KJVHo^JCsX>
zbgo1BTwyg4?V*<(>emYCBZu-;LWkdLw`97+Vfq6?dc~pa@O#k%4&`@+alBrKoFE(~
z93iBC9H!3~(iaZp)k1p0p=|CG0O{+7a=VazZ7Ba#_!trWqI(+ZUlP(e4Q0PDNtoj3
zdFhC9Xtv1*Fo@H4gZNoCh{J`!-uD+G(&q_>2}cOW3;Fzu?I;qK38xBY2xkiU-39Z{
z6D|~136}`#ge!y_gqwuhgqI1g6kaWC5q1c73-<_b748+@CA?dBpKzb>apBX#1H$Ko
zFA8539ugiAekkmHpW_SZ`EZlt;uZ3FA!YO23}~L40r@Eg^%0?Yjs|&{<PpO0!b!p+
zVek7QGo<I|7qrXIFNjsbCBi!43Sqr)t#F(0GU1iNtA&k1er7@YyM=p%w+i<P?-KUD
z&$3VYhlKlu2ZYZFUlhJ7JS03Kd`I|O;b+1xgsXHPB8~HdeJ<UZr+<MDruXCJ|8!Ou
zP?%U4F7xafV2$Cwm<>Z{wru=oKHMrXTkm{K<2Do_fbeDc3XrFFy|JIVc#+O+1OiUW
z&9RB{z*4+F0K{W@yg^_G);ANuX#=7bueJY#Id?WEZ3Yyv_LjgNzR5E7P{i1zy@d!)
z8APr1SUi7r1|ueIRZN`u)?z@1<M{1tj*SbT=uz*PXmhe%FZJvT>*a@jP8me48%A1I
zgb{5{+QpD#?cIHz{X4;N!D(=py+*{HGKg9~fxW<S`f)YVV(smRy#h=k?cwyT%ifKM
z$J%@JWcbTrL2XXjF37R=KCZI+M|(J3=(2Yw;w;1Uz%5|{&gXEw?QBeAxL@exTUvB{
zPMF7(4`8-ei;m9;^Dt6l+xJCP_xQo<Q&;<bi8zL#9$>cgVtY+GGTX+D7&EL^8S-s|
z60e281C4Dj8OS<euWQ?1V!wCdC>(oSy0Q5Zt1as-Clk=g$2VG5tZb;faP+AB)h9<H
zU&;wnFlKaNgxi;M!n{*%D)ia=y2A-`mf?gs2b?gE*4=j3Wp&ZIp^XD~`mVH=rSIt1
z=qm79S&fm%-l&!N%8Wscqg$4g4Zd#3&OP{fvkoqL(-Zk#z*iLBIq-(Nqwj=IbLBPG
zm2Arlrst)f(3EYZcT|_<H0_BFw=&ann^V&Z+p5d5n|DM#V3>(Ck8b~AbU^dZ%QLQT
ziT1zlj<SAD=SELx@88ir@7vML=FHZd_STshh6Ci<H{sJ^X!;Ggbtl%n6h5ggQuj)j
z>?AdH<I>MAekr`X?gD74>ZrR(x;yG_hi<pgy(Qgyb???4QrYA&ESo%b;gnw<?AQKs
zbbu8`UFiq1tn#Rp*Mt^SL^J14kG>QxkIqD_?|f^%U90Ofmh_IXM*i+#W_xRNyp`2{
zZnULnQ2Xmex$Om|Ei<#*+vlYZ$ZU?Z|18`xGp~JM8(WsqJ_G0G-cm4E9L#+)*XqCP
zXm|`9hOl3S)=S|?-9*EtGtGJ`>}o!#&T4XlgT&M9Zt=8QU{4`GONw<M+*0B`@KU%m
zI=^UmRgEcG6;smJyu8laB(9m3xK^^(99wc()lH`4?wFFn<~!;FP4TERp_x20fwtgr
zO5RrWmMM8Cresp{dv%FTA(ZUX9BS#)O1>G^c`yuap@X{)l|)|&R}{Th)vrByZ1R{J
zN~{ByA01<zV7(OOm=8HH$a*W>7PSVKN2f*?%+JAC6wR-Qa?CguDb1J6Pj2c9>#5D;
zl}T<(iLt(3)?KGxGRr&G%767>|F!|`-opOdy*c3gm^h&Mtul=Gfdg+3ZX4acBie4b
zLIyVvZC_M3q|-I|CxOBPR?cX=-8Hx+d2~z3tl|Xhjme{~Ety^H${tV(CZm$};sqtC
zC9@BBtkI<l;?6o)$bC6)U-YhMOWjL#gX${lTx0rIom16Vb+9UVbaLU%C4V@0el!{#
z+&<FP5#0->k&7}0gO6llQPP3IZLWzanA=fR)=B;Yvk<$m%5{?KKy%#>tA_Vr`M^7n
zlgYZ#ul?OBXWV}C_Tr<i(>I!)S_hUMz4B;!=fb1u?eG{1Z}HYp5b3;K2vVKF?df%{
z3CUIS>Sk88)HPPUSeHEdKvgo5{&4VzM<0qF#*ct~eDk_K#9<+EB~Ac$AQCahi0*&j
z@W?_&w>Pc~N|1NZ4LEouzK{H1^x!iO4?l_aOvsqW4DPrY$l$@@&GK|{c<>2`=cg#)
z>EiGhL8+YjE)EaAX9agsd_&o@3@P5cH2%DM<|C`u=I!wC*`3#>?C|h?Ft1J70h*4v
zv{j9NzMPE1DCYCNga3X$tZ;e0iZ=Oenhp<t0{k{jM;srO#DS)RKSKep|2v+supeB7
zhWKyA*GP!p4vYTVQmMD%`8DMf#0(vV$4U(NZwju2ob)FC`EQPEK{|YIC%uK1`EU27
zLQ9$sPX>+L;bBovEscLK^Lb<qd41k%n8y`35!ybCd!9oqAes*LAU$w$fN#ttJ&b>W
zQK{zbIh&><P^cPlM+qGX6eidW2qf)7g@Hnw!6Y{^X&Q?bX4<KSrXw&qAq7g(bojhC
zqu%&d{L6;Q^bJ3r*|3-wI3>WRib<U`Fd^vlk55Jer%LoD@j+@}qQpSb$?U--iHS*c
zm=icnVsg@cil<9VOX5XEV6w#Yq&rzrk;H*XdCXiaF=F-Q&u_pLm>!@jm84Oa)j)YX
z;~e#Bj=_we@v;J^?n#wQKFf3rPTt)~`zX(ne3{#dzZ`X^p|I&PXgV%NZH=zLd4Vcg
zH{-piFXOcS6Sl0<Zx4Yt=@qu5I=IxN29iv}77yZJ8JZ5Cmxkjn!aoMp;PY;R0Gf_>
z*wnzf!0ix|9>l-EMJbH4B0g>ktamEH^l;TB7sGO0;75U6lq5|@;GVuJK$?!gz0OJ?
zO-JB9Nr5E3V-UDMI0XQo{Yn4LsveMN({u!WoMIll<|Zf2V&;7+o1S!t;v;61K+}<Q
z3B^aV9!B%rxsjwboSL6!{mzJaN$;@LPbQJ-!ks%TX(KCoDmc=JHcdz18C7J{bOfGN
z2W*;-zyZ}eDe12?^~)5xmUrhCC0$AJxs*~P+B6-37i6j|sV_(JWtE+gw3@T@O8on1
zt2=jQ5+AV!Uhi9iOyG}58p6zn6EDWRgEk;(4SRGX#61`^9Z7r+7x=Xn8)-T?*DTu4
z{Nrlr_jUfG9`kZ0lKL>IKRFqOc>`7M07oahoOVIeq1`1+qLu(?I&L;y@P?maI%qm<
zIS_uI6@#Y3mJ`GGu@j)_u*)Zh*HZ>f$Ll!TBuxijund5v!%i;<^MPjoG#wwC^f88K
zAOM;UJAHikudE+59p(WDXgVH4Cjy}9un#3g;Z)iOO^2PoEc_m2&~(`8Q^WgN9yA^1
z#YNC`kP#^Wnhrbv%<yd-R?u{Ca7fef5z|4_VII_go`L&S05l!kl?+V>-v9`Jri1&4
zq3M`F1!y|>2*%KK&@oj2G#ynKGEeRyU$~VvK+|!e$?;ns#-F=_JxNEAJ7$uM$i^WP
zZ*KU!k0V2x>vL$hKx48}<;*9ao7(ocY`Zg|JRgyoqd!-n*_m<p;C@-*$oL(Z&tU^i
z2j5dj{{W3k4CI1<2|2>%SOS_33fRZPQ#fLv>99x88(z!)gQi0(0yVPZJ}=Fua~eW{
z$*#b=G{vXEfg)F53N-Z$i-M-Zmi^%uXgY?bBYqy5`8hJH*%=1{+uU)dW2uC%r76&K
z@Yj!~LX^Me?rYDZH#~+N0!;@qlcs}y%>tn5;LikUI@(w@Xgcg(Ob!2n<zr|%M#F9Z
zG#z)Crp^mzF+XTJ>>aKyoXPy4>9FPc@L=W#O@}RS2nW~|&~%)I`VCFTcxC`i$0DNu
zO$T3T4uGbEE%1=0<EzX8nhu&UG##a^6Eq#R0yG_uvs0kyuoa-`c$Yaq(_t$>(~(F8
zXgX{KXgVga-=OKRYkArQHVK$#tIU{Y*fJYs<TzVi<;bMz2(-H6TA>IVpC_Q{pujQz
zgku1j4)c&RcY_trqdEm+D$9!J<ZwrlJmAB?7PsehC^C7}34o@9lbiV-+X$Kt)@s-P
zzEddO^1p_xE}xgGfi4~f%<9Gh`y3jdmn&?bi#wmQFXSQa^Y+F6c&<S{@-z(qod$2q
z1whlmBOhow_|{4QG#yio2%3)HARXspt5D^jKSJqqoq{HT4#vM7R!-pCD_bM4qL)^L
zcSu~3DlR80i?8W`gC%z<a=Bb_nJ7w9jysU2&$pqAyOsIC%<%{`J}*^1@16Lck>=iz
zoWQr0`73O>Hzudi&mBkiUR2}0B)RWH$c8hq@P0JPy~&XS*(=vs?#;<5w1uC?@Jp;=
zOLE%1rg*Xy_bC-ylYL~S=))RvT<bWLB|JBTPc8NWn~Sfi=E99=X@s%Upu&9*EAJ|F
z$yJu}7)sYe=1r))1t{a1lEM}>!3aO9$h#EPxS~e)7@~I}<b4a7U1t~_f3?YbHTY!O
zo7&ejugN=vy#ql9O^wEAB_Ir84_)O(w;0hy2tyt~9j+Nh$9GPyKp0xT0n8gl^%`d3
z7KEYoi=paAYkVTjr`SU=KCZLO=<}f|AD|9Fvn<!yrVV^B%9oahT+N2eG&(-~ypcLO
z19i<Dz_t#;1GByeL#u1x5@lAOAHwv-kof}c&{{HYZ~}f0=_taG3YM%eIz9^f3c@h{
zbhzdi-H^jfpKIcGB5g0ikXMbaKke{w*UwnyM(Vy|S~cWDj_^4q-X|I7TnNLT#8mP0
z)81SUB@Kn*#Fy}I2$J&<tdp4MU6Y6Zx%6F+Ch<Y6$ybCtr+4McLmeoG|AnmWiKO*T
zK0Xnf*OhOP$;bbE^Uw8PNu5qUJ|SDfd?Q%zK9i6CpJcwnNv6(gk$yGvVD<CK{K&5(
z(Y?z($i>ck^1(OI=?-#;Q6|MTIFy>;31x=n`cqu9UCEewcZ|FKo<91$O2K0A^|2C+
z`*eRQ+^0{%gvKea9H$4uu7m{J89Y6)2a{|s>&AgR4jL}kv{dR7vaM;Ue32kAwMYJ>
z*!<(s*bpn^PKNwA-A#pK_gMQW$lv9Ap85Nl9KP-rr1k@81b)E#x#$X>b@%fbTm8Fo
zqUqG*efDmT@U)fQRhx2TsId|UsIL+;W6R^f$r@=lOFr|FZCWZF%F|^b`f+*!htl>)
z&wM8gL;ZZ2K4K#1b+&qEO0q>c`L4-{wljLVwoh^Obrt!qD>2pJw5NM0<YYfjPVR00
z{c_jeLkFWn)V|nEL*))XRyQm*ANG^uy7)ga#>M|hT{+m$ZW@3Q$I)ZK_IBD22fXT%
z=|2}PHZK0-dD`dFr>A`)kH7G=|9IC<44v5q;y=8}5|}5}xtvLN9aF+Q{e(}$c}Tw&
zfxhr(b@CUVp)VzP+V+ph8`w0%KahUAslO8;?btLp_hri4=tJ++OW*<7+sPEZUfUPE
zP%&mvNlxb;H25)u<CkR0;|Qij4OVx1V3m4$lk8m*twkzRo;yye-6AwMc00}h)gvA5
zTM5np&F&fmHfMHBPdGpv0=kInorVfKsdt7aw%nHt&un{m9#%JwEy)xPk*Tw5cx<cA
z&?U32U1@BoGjP3I$~0%#dZ)1$u_K1K7eCLvwhJJ`Yc9bVw2B^sR&ks`E7PFGrm;He
zok8oB_V?CQMbAMywq)#}Rdfx^v4hr~)_c%mZT23t*tBB??Kta<<3uO*&i>UGasP2f
zX`vaVo@umCy**0Dr1co3V^YnYXD_W|(onK{l#u#2M=3U~=P32G*>jY7rX4d%SVQO(
z7Lx5(zkARmBW;{k7+hmI0|#%f+y(i$hRd2ySc?FcnvGi-;TR>EqfhX|LH1-*#kc(v
zV$_|ypH_r`Ihj!pT%$N~8v-0y&!9VV#=qGm!xKK@*LKN?U8CEpPG?vX;D5QRA>37Y
ztU?zEFPrF0!XX5B5chU6a>Nz_os7I=3yGbK{MHtdI~n0m0Cqx*h1t;euHo{*?WjLD
zz%^(8m^8I)wR7pe#`@Tyhe>-w##0e^r_FC&1i#@qos83DAFFAmKbO7?JcW4|A%RoF
z&_6aoYnv;=nY#4jr(={kqnxJW<>;P7{<a*i4z4Uta1lnt?z-2RQY;*2Mm^R=-O~x7
zdoCf^6Uhns+f8tev^|<&b{TXMop6q~$FpGPaE`ji%VBrZSr_Vtvo;bj1^k63(?Itk
ziPd(mmRN1~vWeApub=pCyIqI<u0?@4!Juj%1-i`!Ew=8R)t0T@K+d9e&;5uRxBra1
zXbXW(Mt*AxiJgpmVGGHfj3i<Sqc~xpiJnVf@WUG~S0Lk)5CXQ0p`gSc5GMx@0aqZH
z;{hWKFiLpH=s`um$mg~Y=wyVqgwWc=PDa++LUJb~8xc@^8-PA&al|1o_~A!*9oob=
zzd;JvGTKDxxtJV0_1TMn8j?F1xf=mS2@fE2m!!lahhy70ikRNS96c~tW<w=0$4(<b
z-=(!Pbx)OIyP@Y)!D`D^Mi_AXYT4??LDWBxBTW^j4*NRP(3li-&Y4d;!O5T7J-59|
zbkB3I65Vs2gt;|_SXEAE_x#W1d^2!7dd|O*d(6L`BWC_vwmOpzpVHk^zRnvn<?8}w
z%GY4XJl49zPDVJ_DA7IT=WvRjLGZ(EI;Wg*d&-U6W6JFuoO0gsGDaD(r+hAf4i_9t
zjN41VvDCc;Y)f1M&mow}!i1R3i~r6~qkW`EycQ}Q>u>FOthdG^DT;tj5oVa^LV~U$
zW+G}fFY;i+Izf%x+~_Gct}+_v)|gzoq2NlvkL65%;oz>R1FOc4tvlTDfBowKv(Jt*
zh367ZMZl=IIvL@fi&i<4=9qDYKGqE9;AsRL&<UIZ9JXC%F1WKn??t1F5MYsq|BFnt
zg23lf_<418GIE8jC-BGIhhJ!LJUGAWq-@|U-D7fng}_NNbuq&EKwZwXI8Ejhy=;=^
z5?(jaSp<I1=dmtybu#jat;dj=4c+hB_-k8&fD1eV=M(29Ug8nc*{0oF88P>KtO^2u
z^RO;<Z{>2+BH7(F`OsM)FT(%b2%M%^dIied(;P?djN1oNn|+J%nFwiE^G$oV`td{G
zbk|n@;B2x?7)A_M7;6y*&Bhw-jSJ82M}awiT@HKb9$^atT$}IN>hCh2J<yzt?nn7!
zQ>f(u5UegJa}g*|oJwMm3yI&`;^0cKkNp({E-6eKfun{D95YTdv;-Q5*0JU?gTVnn
zx}!uvZ5*9#Ch;5sO_JY(Hn}nwC$iP>?e8=`mI5STc1x}Y%-~&JlV;z$dk{7qz73~J
z`;Hy&)g7DS+?_i%Wf5Ao6yewu-htbHoD|+&fEpW*GWN!1I@_g)T!wH30w<UE8rk01
zEjIrRxH$&`8<_kT-GSGfy0CuD>hsrBuZ+M|Qf)(I*oN`rhA%vS)w;;q)vH%DMDUhb
zq;}=vT6mFOvT%H)uwc~qkr$2`xw86#)oT_aapbDit7=EqRxe(*5VXxJ*1<XV%IccB
zWvgnf{}Z+wE^hc2?XFn1cp;o>_iFq2{KEWEP7nUY8jd?Ews&vmeZAwj`##3MH<m}Y
ze{U=s`S(Vw%fC0`UH-js2ix)Q4YmAxW0~NgisRAyaSI;3eSMbuT$#S)oD+Pm6X38l
z+t&x)akH|0eTVvzJ?kRAzMh0gxi2Np*LR@)2jNN8mx3~$)$mm7&xT*$RO9Viaf%+>
zF{{U)OE0kWiJUS$f6~&(rIS4Um%<V82v57$c7puuC3HhP!t;G^gs!gpdwzBaoe|IT
z^+&NZITH`38DF$P&&70R>w)LpK1hW>*FF(nZiEs0f1gpl1lyf0(|e>${-;v%X%p4J
zGcF7zc<R{@Pue_B5R%`u774j_8}fU%A=i|JpIy5pruarvJYjl2xKz&f_n{Zw{4C!<
zxX&Hs8<IsYygt~ALtdZ%G+>G^Dccv$^(AGQgluD^&vf5V&xN#9)GutD^Ugyf18~`k
z5}u?;ns2y2**7HO8y?~R!Wq7-N%Wzeg=!{Yj0eH5Ie2~H067=-Mn-%ivVA%Ez7Y}n
zkxuaJ+C<0KIccddlM-X5{8%$D{T(wm88g}ch?!sg9W%H5<7N)pW=5h@BeEy?a?r7e
z>CqjVI5OFoFwb)1)H^-j3}jtol4mgIc73nDYT%C3<9)}kBgwNLb-;@>s_AEJV=}N%
z;8{7rA6W}O&Yx_F%$r9?&f8u2>Bg}={E|EV?0x>gliXYSV@agZTk%G}YbjDUI4+-q
z`DX9&!T&vXhlE^T|13LaE)tSZqQKrySh%MOu8-lAAIrpZ<JP?%>_})L=RLtwhxOnY
z2^ZZxn;q~}Opkc(+lqZU*B8h_MmST(9*6!7MKe5Kcd=^)zBC#c;!E?GMV)PAAAE3A
zFEp)z7{uCidvIpEYTe2?)%A30Y+RbItlY4=zIGMdRj#U}htbOFHS~DAzGm&}m5b%k
z*mziub&uQADek}IExCRQoOu3ET_*os56S-*x<jVV>C$y;@NVVb@rVqswX4@5%hDCA
z!5(g$zmhAwhpXsSwHwyLUn<>^jv4P5t6cui`#rYZvW^;O9O3>mj*n|rEUT|H&W=~}
zJ^6pe5ppG4Z+vjCS-X0DO@me`94)V{s9Uy_eFlj-J;BzGZLn6@I_I7IWvk%1dsR)X
zsT9k+0XE>w*IDT+;kwmv<Xux&4ga!q%)D|*^~Ln=dVb~7b*pNOzi-y;6taEu7FhMO
zYnNIztML!cTj9Ca49fZ%_^)2JdNF->uUOqc|FjKDmVq1u-h9_q*OziKkL&c<xCS==
z_%dyMh3#<sU-x<Z&-pZ7-0gzcab|1}$!aVq`bGbnZj9-F*j^ax*DRy2^kZBY(^c}9
z`!PPAt8-4uzmG@b>J{~M)m*{0d*USxt1IiUXTb^ZKjMzQ`^>YF-hh`|>$Hk%E?P_9
z!CePit;cRB=*Rd$#;X~Xbr%1x;4=IF!zVJl)E~zgva|PbPyZh{M(*tkxxN%T*;4FL
z4YjrKr_95c4hoJxW$sk9wad+}W!yxsT3NjUqYLND92E;5_fL%sJL9amkvZmK3NHF1
z#kioFq6?}BeDl}THZ-hW(-0Xyvd6X6@QAr2F&A8;3P+8O3<G0OEnJZgk1W9D%gFH~
z7o$Nnb&)l-7cFa8wt7{haNH>cr;Itz_@L!;1Q%Xk3MD4t<D2e{*N}h9Cvr*XaaZw4
z$op^N6B+O2#B5$Xr^WaCUDwQB^DP<g4cHs5d1AJIM<2-a1?+5mBOwQYm-w6$`b0MV
zio17H+p}?HrI`(U=(TP|YzCBj03jalh&&@aEc`@R0OL%r6E+Iz+l+cI?j8_N7j_7F
z&B$-h6N#7vevd{pzKnqxl<`W+U}DJrCXVT&m5=w_C>IN-3eOZS5LO9S2^)l86<#6a
zrzW(wTew$vpK!nM7s3~WzY%^Q{F5*a{inSw;c%hxF$eu3$*Y7Lg&aSYYZHD)_(S0V
z;TyvDh2|~|%AJhyWqFP_@l4@D;c_9LjxgQ$bOW|XzD0Pi@KGUe)H44O;m5*$SXb2N
z3JZnB!kNOY!mEYt!tV?DjFfgh752kYrOXd5h@*x4c!TmRVU@5$c!%%_;funf!cT-G
ziKm@3;aS4-g#7%7>6?Yu2yYO6SNId*e+gd`{!aL3VG<TR?PUo^3QrTBDLhZOQn*F<
zE#YqA_l0x#Dl_a>3yp6p$Xg|UOK5x;L;rwe<C_Zd%aVO~$BuUT35_o*$YUi>5zZCX
z3fBoQ7w#0^EHpl%V8{4`0=_8yZ-mD86Z8pq@0ax(pHIM%k}np1L%3gfQ22pxB90|2
zKV7&$xL9a>8Y6w9<ZZ$$gjWljg*OWC7QP@nD*RMvd=<g2@lgaczKDS(c#F=BxsM8`
z6A_FLVqmr8r9|X6zK9WDC;dk0jW1%vzahQxS%mz?7cq1<NN;=>L2rB!L-&2@?;%3}
zsL=QzMx3;=Y|l&58z01oza#zcr2kCv7s3P_uvxB;aF8%ZXnYSNeXQhDiKyTBAclUL
z^v35A^u`A<^yf*xSow_)V(2fF-uNDde7WRi;q}4}BJABF`3~V-((e=gT>7Vk2c$Q?
zkzn8WMgks@{zKuPl>e{70DhY|zab*RAR@};2uBc+UML(VG`^FNZ@Ti$k^WraBH=2f
zuMs-FlP*>I6~gP3-X`25{q4d#g%2qGL80-jgz@6WcH*#T5ZyD#a|i0vh344;<UGm4
zgnYG}`HF>8g)@YFJCEsWh5TrXG9Q}|zahLvc(d>};UmJI3*Qv}TKH!nA9B)Ortk#e
zDZ+`uxx)EEzVgm;JB1y>-NM_2cM2a9^8AM74h!EF@&OF>Jntb66h?%n3eE2`(!V14
zTw%R%t?+7Lqwp~y-@vB*gTh}4-w^VPPp1D#_*Y?=zpv0|3daih!4vhfgmZ<fg$=^1
zgx?b0EHs=1DE~9bj|%yz0PX%+=;QA%WPV&h%oYw7o+d07I=)Q}X94oBm;MsrP9Z<X
zqP^ZeOP`YdS)n-(Kt6t+!u<SBfq06LUkOky5l$1HDeUdTl;3zVf30wXaFg&FVUw^`
zXwD-LzgaRrS)-jF3GWv^DttotE8$B*e0XNceJFJCyZ~{ZFi~h;w1++{nV&i_U!HK7
zke{$pKUR3UutZocJX^?bI+%Z{u(war-abViQa<zH3(7gZLtm5rzlDDmX7c<5`A!g?
zCM*`7Cp70j$hSgry>Pwo65(aSD}_zMox)wh8-))E_X`gRj|km7k3qeDVV-c9aJ29g
z;WXiyLdREUjbw8^1$&OK&a0&VmXIIEu)a5i?+AY@{G;%{g<vGK+b8TJOcj2akIh2m
z8z&@1H0!5N7UCS?JYjF2niopHPPj?9O=!;RVCNdihN}W{o8+5>w+QbN-YxvG@TbDZ
zgii{e7rrcfNBCReXTmRpKAzX1{-7{fm?q2-4iOd#9bcT2C6@{vUz+Cp5_We=-zwZI
zG@Kboe^l}l!q<g|h332y`Tit18RrsgZ<^5Ym3flnLg6@JiO@MO?d>De@r_xheCE6q
z_RV=IaFg`ggyy^y`fDU#Cu|emB)mm<r|<{D`-MLdJ|X-s;VZ&7gzpJI5SsH-)NjsD
zfgYZp0po<J!mx0#aJbN%ry~CZ$&N41*^<q9DblMYJH9tJN&cGf>%wb=+lBo6jO}?|
zcv$$h@Dt(ZLYL0hd_r@6iSm6VX9%-|j<3#<l1~#B3#STa2<Hmt3#)`ngoYyn^{tkC
zk#M8%Yr?M!uN7_=I=(x<E%`R#cZGKg?-Tw^_^9w{;Q`^R!b8HN!uN!K5Pl;3tI&gc
zMjUs3>PO5G4i}CTjulQ2mI$N5GljE+=L#1I`Pm@tZx&u7Y!coe{I>AB!tV>85<V;Z
zz3`91KMP$rS7$u|VWKccI7B!}SR`C5Tq;~CyimA7==k>hn&htwuN7_=whC_$@`FdV
z>jy&P+Y|D$lAjkkzCI62ep~py@DIZO7XDetk0WV6Rmd+PDW53h7mt+7gpRMzMUovK
zpBp6eYenYYF2reu#otJXMh`HE(?f&!88wLA)1Z?tO>#t-Cv><JOgb_<*H6~}*e9TF
z)>{ARo&a&pfic2m65eRDw=qHoaEW5JZ2V_FTr!xgcRr?Z8;ZdB`LcWk$kV&t&zwR?
z<6Ltafq<o86(MljKi2j^+8=S|VPJhx1g8y%S|gC~HjX>a=A@NC5o>QCUi{^GC+%?z
z9DB17cgi4Y^~FO7y4-L!Cv6E7PMm2^Vv&7^3sRetRs}h>-aWiXNBdYW^-jIK7w(in
z)T$qBSrJCGIccjQ_pmqJ-d|`BKf_)2u0Y%=gQ(RAdmMXbbJ8w_BG%sBuvY{f?Qs~L
z_O&4HltI*b2=>11ES{LO9f-%;`xy2(Pqc@_NSD1mh|`|arfN*M5A)${Ok?<-(8;$H
z4;?OYGAWJu_9^Zpy^4I390ACFaN{$C*!F!9Gk&Q^bNc%P;#ijT0JEiI;d4zo8|&mo
zj9DI58S>49G7P<AFBx&x8MDl-9azu#&^eo9?-*Zz<+v_$G69`@T~9tojs3@b0gfI&
zZhVB>m-_;oGv8F$%NO7|QQI5fp&!u?VCP+#jlmrm*Ch^pw6afLit!1!H#&4cO2H#D
zQX7ZE6X1ZIeXn0)JOOTe)Aj_Ixbx4J;{ovQXnIq&6@(AKuzUdahY!GE@B!G*_yGKV
zw5BYrd3gJ6WeLsSD}O555{<t;?z&`n0h}LAZ;!j7eNnhAu(M)zyzv28@@BBz%7d4<
zT&vl&BkPXVXj0Q~%bPRR_=%epWh|?cKI4XGnRo}|70_p7A!Qe(3Eo_9FfB7}a#~(m
zd8yUnYTZ;iFypPTdk4JiwR<`qO0O=?Y8&lMgX^)(v~g*D(`rh;Qo1YSqp<fnU$eK}
z*O8e%qnPyvayz1dv4_j<n6mF+a!Vpw7(S3;CAC{Q9nr5wYoaZS%A@UztX;0o($ay}
zYvFMjtBYL|tm|CYyWxZF{ez($eRf*yu8tflwe_1teOsR@N-Zs&V!gbweAV>k66>{8
zYkstUTgB{tZL`n)#elT-zCSp3c1ruXrSa{*NbUOr__I5B-=XuO!PdBz#WSoSU#ql+
zK2upy`buhh2CXbCzX>)LlqYO+BhB3-ZLUe1Q(nH!i!^VKw6jdwndMh)^CQjQBkc^6
z7A+4HJhd$_>hh9D4&D(>?g;Ee-?P&P^*vBj9_Z|dUb3im5!<oAwBywBnkm+66UtrV
zYi7GgS;Ia!7}u82?k<em?l!*p66BlDcQm7Icza`Xfz?u$*}kAIquG@+yJSanKzmIY
zJlX|Xqj?9WL{G3Xc4h75oJWkGL~l+ujxElN+d9|e0?dB4(FVo_##tx7eK4b~Jh~(L
z3jF>pj<%F#Z1?2Oj;0o+94Lue*|QgAw7Mq7Z?jGcLUu>`E}Fj0b&}^mDb`K<qN}!@
z(8D8Nu;c4TvHtRcElE4M3fxEUir#h<kL9;o+suEf3_G`dtnj+>up=j41c?X2fU{R?
zM~7d%N+fw~e|K=NHwOuDuXj5RxbO#;1MqIak;;2Y`aGt%eepPr@;-<%-U%7YjVkUZ
z%yl8+-ZRs;Q04UvVy*(}&(3HvsyI5{^FBvg=cltN?tpI?r8ziQd6#7jXZb0x>x-n$
zVEhkA^yQ^hGS2&5z7eTw5cfSx1;2Cg6{KCxcwZRsjZfw8hL;cYe3R1dKpf6rUZ?$c
z@z0-=5k}AbUOt$O<Ik|m`#b!P8xdlIy&vOW+!_-Pya5vdIO977x}Z1iJDv+rCjNJ*
zB<|Kk-cXJ|13BVuOQqgQn1X+NjGM^(9xEvjcT@02$e~O$G4AF#{+z%EOlUm~-0qu-
zBsZM#d2d9s;_mRUsP_odzL%MRcptCd`!Msk0=&8EW87PTyutovAd~rdReJE`KoQJ`
zPD7U9s8q&LM+)A53l^$IZ>Sl~3>Mn{a&iNqiAGGb+mjf&A7z4tnYL)0@dZaGM2(>|
z4Ajf0CgB<U<E?7bH~jkF4HJ36Qv&Zn7aG92Cj_1T4X3?RC3-{j<rADJF%Y_wnI}n1
z4DtSK@HC0Zp>x=@(<P>bj-cA$WQpma;VfGuabW1XEL$uwV)ZrWgRbE80B>f8Zp5qx
z%j3<BZH)TIv^*n7k*=FUFEIJ6cy^4=_(H>QA`qM<`7*ba@BmV#A-Cx=obmChq0tpQ
zFR+u=&3G^B%Q)wBJTO@4w}-$R`T|oOtPYxo+!$~+EVy_O2g^9)^LuGH;ST&`Pz`=B
zABMvj-+VMJ5L_2{17e6b#Df>5FwTk&vDxdLiZDG>U_1Hyuv{1XQGm=^bjBCFr>_do
z8DH>TXC=@XU+_LjfzSnP*Zo1WKj$WfHn6G(B-+mSf<I3Ap{Y4JRL#u$R5m@t2QI-!
z;yFri#uvJZsgGuTisr!?U+7OX_4BM83@RLRh4_>@_+-)<MjRI6LxJE^!No?jo$&>q
zQAM^hzTmU!fbEPgctG_|3X#Mq_{)?!Q?@AdF~{S%lnq9-o$&=<kg2i|@2&@5R@oUL
zzO)d0B|g`*d1k1Xsjv544}h1r5O28$4=0)@J-PEjm$FAkLfnJlj4u>ny}#CCqcc9v
zHH-E$|2Pi)_VFL}n3qeD<YQ9*d(gyT-e8qGz|jfw30M%$__Vu($pROIGd}Yq9xkDN
z%XB#7v*keeTviNce72kz9?ijnGd{a~au{zyTR}MEOO0nk)52uc3c?wmon8<o+gA|I
z_zZhc?wBx7H-m7-XQz)3Ur8Cx_{<Y@IOF>qoe07ipM5AP3eV-B!5N>Ozbwo*If8J;
zXQxjMm$E#Z@fDl;XN0ffFv1z1oquL{0PBY{J`N6@@m;}mIOC)5FE~96bH57086S5g
z<BabhD}XaT?jyz-A3xp;!Wmx$YB0|D*3%@M@$sg;amF`}HsFk}(&WHzgx||u!Jedn
z$Q3h5Mr7lV=?S#S@8z?GG}p<9bAiTWrOKI49v^IbT(;erP@a5a=IGB=Xm(~CKBk}o
zUhL_J8F+%j2xolso0VRL8WV$X#`hd@gw3%8&iE)`9}mCC-oP23J%ZlwN9;eG@o7b%
zMt0oqrTKKe;1deM8Q%%G<Oz?5DhOwM6lm&9P7a*$*|I-8l_LjdeCGE$H_=L9<YZ)4
zvoj6^;f${VQxhgz8=R!2^Vf`~wo-;OK6@U$;XUjSobfR;o$-;qF9>IR=7}bp@nx`T
zIODT>F*STTn-=4YuM~EJaK>kzs9+uNt-Bzc@!30EUHEF&2WNb?Tpz~8ixq@3K3m=p
zrX$@Tobi1P_2UTc3QuJQIOA(J3OM7NNDFYr#};_#jF0CZK{(^13FC~9U-|{%jL%lU
z8DA+CaK>jV;Ea!ce}izwXDi^0j}JhDaK>jV;EeBK=72LkyOyV2R>H$D&sLc+&9G%Q
z%E)oH%;y?LrZc`Eobf#aMVL>8gK)-2fn(047KAfCy4Q2(Zm<$~RHtByW?2cG9PUVx
z2YeWWGd>;(GI`Vq!WkbYH**We3eNagt6hIC@|Z&DRvdZrTz)TA199%D)r|#qGU9$O
zcl3cS?tIR^FyH9U!2blU!PSTuTX333Ph&wi<KvMJ&iH~DiXfcvZ8jpD@#P{N=VNc9
zb%XfK(C4Dp%6K^A`#G$fP>p<BBYfy<MR4Y7xgx)20V``eRPk`e*N$8+SD+uY-*lzk
zi#)#Pp$puJl623<lfpnQhKZi}cr5jMneO-gf9$;pd{x!8KYq@=_grp9GT#6JZU({}
zNEn5vfnY>HWfDQqBtS68C<%ioLKT&&ZGoTyK|&p>RohyJr){-$YHO>l;Lzt(i}O^i
zwXLN-+y1`awb#D)+z_ho)6aYV_x`U3cD{S9z4qGs?7h!$?>YCoUdLZB^PQBH#%CLh
zneGHm&dPg~h@l>h1_G0_a`+MlZp)$)WbhO#8)m*KS=sbOX1*0{VQN<1VX2<wL=Lh?
z)3Urw)c4pziOaZ<?g?QG0luGvJvVo9mSN^QF~(e+nXd;2s3tptiW^|I0I5uVl{_I^
zdIaz9z)@KS{J0ZEw*=W~NM-y%ty?R)$FUc8BK5l;f80qqhfx#&GavWPt;?dTD)cIh
zRL(tgPZk|#@nWR%577p?NIO2!d>T4o<~v1HU&YQhAPF<yDfzTIJsr>Rk%XCVN_P&=
z)%XtQN~CfQu{%}zz{dc5Bv78lj!Y9>7+-C_Lfs+m`?Q|yE5F7rL^8~Lr*{7n{4p%_
zCDehL?=)#4f~D~(Mz8!W);wKw7ecolsho$1JH7imsChHwJ=D$OOw177W_-DJAyPTt
zxN~O|(C$Xa9n@`Q-I>`>p(js3{xNmAw3{WmBalBq8t@1jzl(c^gug8XH();oJ_l`g
zd;ybzG>8R*UxOyFWA+e!Q#1}88R||CT!6nb0&DSiri(9bjI+m(aplWmw`K6}th0e|
z)Su1@{mvdg%Gt(bX9r>6$&ZxX)`Dt`vh=JLjwaCASiiGpk8-v)6z|z-=sumfP6Pk8
zWNf6f_0XOTNAr;eE{D*9%=r`=A#6kDawM}~480tb745bT{;BQC^(b#g8pNd@AEehH
zBoETY<gU<JihP^qwq|?)XBF&91-nqerk!D&mv7)uapmuw%)RSP#M+S&xDQR<i!_`j
zEQ~iz!8YC6X?}(=%r^~!^7s45!6{>u5Bxex4#DA5NCS64cpI5F*#hlpIr!Vqas^PZ
zEv%Ck*p6=n&>(0=`#taXw##mw<NO^C2Oac})MGwp+THj_RkFJ@2s-bej{BY`-RuQN
zJ&>fEmB<W38bphD7Z3Wpu7kfBfkYQ^{^S$jD%d-L`cScZ1eqY48UcRChEV!p$RjRr
z0*#t&S-ZjsEDWX7&KcRCC+APxUT*LKR2d~N-Tv847vVEB8#v;o^FSPpA3HgLPu&y>
zXj9Ht^*AU4&$&e|mBEkV4t`}Em^#mEovIir2A6n!Tpq+h4*3W=g=#1@BU<o7G6>@j
zLl`r9MdJo1c%GO05~R`mX<2ZY5gcc%>mJ0R&l2qU=Q39&s47FrB$l3GkPKS_%Wjsy
zGLlSSnUYLknX06YN?@602`tksfn`QAfh8UkTYkn<a!J|P-4Iy*i@CB3=F02-yO=BE
zgp+546Eu_qeN>f$(%dt!$_9^gDsuyvwIN@=#Kl^x#4$hg%1iL;n$#T=p#~u(Rm0-`
zl8G&cr=d;`PLGvw1KS`D+Rprz<ov{YZ$jFs43{JQHZfr(9i?=gYB5@gIaM6Puc*dW
zIHVQ5q9)TUJsc|Ba6lt%62z?m^La#EIhijb@_q<RnFrt{c`JhmrV#>dNb;6s!0#Q7
zv7H7z7&8gmkPKtywa77%E^)?=ZJWa*z?eBHTy#FzfT-tX-0)K-m6ZlMSaK&?>s(5@
zuRsS&?&+cweo@Mj`@1MLby+eRqtw|m7>ZDrCF{B<HFa6SmqLZ9Gtp&X>MX&4l_Pcb
zYx=~J0Z1|uEly$_&?faGk6Du?oD2*u#>BrJV>X&$18Po!or#(8(Kf`DiLP@dIM%x`
zDxJ%)&mGj;d6?;&!K3HFUz(T)JJSBrqet3b`Z*&F(oZ|m(%(*FX~$V<Jrm;`ALY(_
z$q`75@l5{!b0D$*U2F?k<jf-2F`kt)#<P55WykodI>!DojxqIij60QeTI>GOqsQ1^
zdh{6kOFw6f!4c{oV=#Rt#t}X8k8x62(ir>OOCIA{NdtO}5$3Ss{3E9iE>J`KdGx~F
zFM~?T%tRRnm3lL%N0lWFYI14kK}|00JgCW~od@-(Qs1DW?3jbvsmwR1$sYZK%8^Ri
ze4~niFp~WB5#OOgAreO#Y)$rj3>q+wH{ZPn#nNXNGsA%d(;Y@Q<%qC@CQiX|b@I@~
z)yZQPS0@h^C`RMHJNPR_^EqO!{j7jK@uvO(B#@wmI+%GB3FkzDx#NbOnWvFp6zO2*
z9VAr#5b%*?=Mqqk{~H1w%%mG3)WJ-i5yJ7Q5+c$geay~r;qz1hkBKwJ9QczBW275L
zwGR@Au?W1J2AtIqA_p7PbKppgFiSTW<*l2oKP^L%fAh^I)oAIMGm0AnSWHK<{G-hC
zw3hB%#2*cJs}%B4YS;tN3r;qyq*}mrzy!L^M1dY$Tyl1ufQ+-NavWS-K3p+fS(tfe
zDX-F9StQmGuhd;x7$5dJ-jzl2qU*{cdHr>@udwLgwVrFx%u0w^`3UOFAuxCd2=2gO
zip*0;xOE~Nw0dUv+f5inI+!ubagJS%IBF-^^$141Nns40U6MvltV$y%7G_sFl~|>`
zrAXQ-Iop_Wd%JOL4|Xxy6@>YeP1p=2$AbW~V^*R$r5F>tG9m3o;&(4NS_nT!l7p9-
zXGA}PV7{fm!OP4zB-j(CAmPy1wV4^Fuyc_^T3qJ&i|2@uF=muj`z&rlp36hdU(7J!
z)brWJVH|4a_LHh-k+A-u#>hwsoKg8vyujLntdh!fOk$@R;SMT?#0%mzA{|unJJ}59
zd>-TBA~sdhK^5<d(yW?GjfzP~=<}A%%rJqrZ_8$Ou7gqo61W|W20f*`Sghb4+Qd~`
zcHDQi!Z6DQV{_u*b1F1tBxu9B88d!EiH#G;V;SDIZf53jB-c5M@S^B9hB}yeRrE6m
zW;UT`W+YP3*$A>wWX#l_Wv3R$N@8L!=rpk+Crzxe@J;O2&30mO5wMd9!pOt~LP$&+
zgv3NaFq6YUM|C^)IA7b5593F3{&9~O**EIef_F;s(>O*zw;0fT&I0qIRazX$LL@A8
z0?);+vw%QPI4w-JhafDVl`Vt<Y?wgUXihLFGLJ&KiBB8O7?a5^YDXMPXS-z=<<Kt_
z^BIICNEj5igBc!47!*6!){Pw`zZ;I$0vW^UgmaLBsNca1S0*NTAHZDAXAyoP+A|5}
zG`Zdt;$L%SJd<a}PsL;w;WH#5AY~?k-NZdNftP9}AhlO*5|G-duw6F8B!gnJKwckf
zkkB~-FM=5H5RpIp!)m{JGc#L|&>rDxtG6wPQDTmGiIolgGP5C48k}KMjXj+F<exmM
z4kGarJMkT)5>SWMl+~2C%HKW^m@V&9LJHAM&L@$9B^|VT52+89C2h}ly0)XuZ;^Up
zF}EDUhUFh36&f41wcbf;jinzU6<9B=$>sLU&As4i<0@j_t|m*C%9X{$G9o|tM4cUP
z;IvGt)J?dFzg4(W$ABx9h5L}Yq2ofHYR_l>@k6I%lX13!#5p(9I$S;n+ypoHL`=9-
zJd%<XCtV8n#1%N)Dezp<O-NgD7hyjJ83iotoclRR*)ETkC9+^<+B#^__6XeI@{irH
z=c*{)HQg29<gIb~oQN4TLP`7r1cQLzK!uX{g$M>Azkv#%f<{LMAi*H)H&CIZgN1{P
z!Npw~@WAFl+}B=id{%N|G;$*71$JMilt&7u*A4>nc0*Cz1_#g^7h59{td+shfQd+;
zfhBO*VRdW#J{fvrND~_Cx%Q6uxz?3y*JCIOJ0DNvS73>aS{`mFIm2J#1*qk6KB`WT
zB~1Q3a^hMa2d-Zk?_?lCuj)CeO*g>v;+;rnGwkn8K(u^AEP%t@ZUL9Jy#IuKh2K6H
zp!P9S(#aFGyf;nuL@iIlojn!FezL`oZB_=@3OsG`p6(GOj-}oFy2qjXB@)NXZhqaf
zP`-@x3X&ZgYiGy$H7LSdTDtk`*s=)9hv?W^KSbVhj78!J$!?u(t=^6s$ATXl?Z)w8
zvX?8CJ?kr{9T%S67*sas@THx9lC;<Gec^BIsx?i+PBFB*{}rUQ|Dy8kis0DC)P&dV
zyP)!2w4!BcOFdY+Dw=tXKZ@BGhm9fQYlQ)xzmbp4<l@Y}(8ig4v1}}}FVxEHi(B;S
zg=?2CZymaHCEwG)Estw?ejjtl^PAP|^(4oyQ1*IR;arM_u~&#}vqyW~NhM1P;NGy0
z_4l&-^(rna0*j~N`|TZUm16S!g0wW71fMYOit0BO12rwUeluHxYnFi1cTF{^d<$Y;
zUNtyEE0im=G(TU7eIvnjQ<QcT<fCNxT>`?|qTp)**9+$7&C3HpYU+tGuP7YcAev#&
z#JtqXm{%MQUgCjyv@q;~^c7XVw!xLUubR5U!r9ecYN;3OUE!4luYxK3432qq_*=}s
zReinFioL1|@3g*Cz0}~JH%@`wHZMjy8pYJASPW8vf7-aD8XT>pJB@cIm(o!^*(p6q
z2?yT@xQ3B-*CzHYCHUJw1r=b5J+R4DPGR)@GVX;p804`P-hc`(6V$5}qzFEWNjP;%
zetv!^=mmp^KuGN6<>ta$ML2ltI&^BTS55-fZ8EK1_(Ykh4A2Vqg|^tsKoca3RZ`&!
zZy-s9(@5@Gro6&lcd#W7_PTQ_`sPYI_a@pI77qRd?PP*FxWXF~^U^`XTnx)~#`3Nt
z%b)!N%kLyvKKTzU??|$I>L^R$W5#}^aaU4<>D9<(ftmR<bZfln*6t)1uhT^gM8Sz2
z$XM!iCwH_V$p!5#W(UKsJieE0jtPzLrS1}?@g-63a2x@k&<<|kvJR$J$in-rYZtBS
z^$G`jKq|<aC(9E?AIK6Y3chcw!m;pFE}pm{nTx~0--}f+__aU`2Da`;X8DAJAG&TV
zSi(gWd~Xx{qwW21&fse4l;sS@5eM4fJVPX%#2L&!CvyhN(OD|A!I9uMHj}@&rUDex
zelp;!;5pUcQgGe+`dOz=n=oyXb1ZV-`dPCk%>LiW@mnwF(xofwS2V3yw3;-mt&3N!
z1;67G5WbROb;(LntFBtLY$-TK&t1N1VdL^7uG{~sJizByjuHaeFUkfSr)&M9tiWHG
z+*Gc`^^GlyT9>Y9!hC`sx4y-Y1+QO>$*WIL#ny}3{%9^i)>}CWW=dF%d0)CgXhd6@
zS{<eOZCcT^=G>;0i!N|hpN`dGiD`wawxwy2BUHoiLE>0p^F>Sq@baz%eQ4Ko!lqZk
zZo8(badAC{b3;}A(njYW^9=u=q!f-X9Z(!MHLhH{+D=yex~4UxKoz!T5*W*h#2hSb
zS=`d<{Fjmo&%l~VW*8P8;>1K^5n?5R)fwGe+}PTPPJ^s@p~KZE^KMp4QzKcRb?q%}
zYQk9tw}p+%6N`E6%C#-zp<UUu9%rI;t)P&`4mWO)#l3v=$VRi~7cO7cvUFpU0}@;v
z2Jxh<+i{v-w2pyUCdAMyg*bXWRH$)mnqeglwucRt>i=#MVSB3Yl1uns{J~xE2lM0X
zvG{{)GY|Za=MUzO!OWKU>VoqBRK8$-JHat0KX9?>xctrHU*Ca<Poah{*r#)JecumL
z^8E6v7$UzuA@Zvg;vM)xg7|NW4=FyW$j3e8;oz4^<om^Yn}Yd@!Uv4Pew6Wk^bpkx
z4>0T}s61KmRK@v<4T>ujTNJ;fc)8*(#XX9*DBhvS{bc{RpG58_@m0kS6#t?qJisVt
zkS^NwQRHuNDGyhyR-CCQ{J<#Rs&bp+jf&q<{ITLwiZ3a?qv&CL*-oCK{Qd&+nJO<<
zY*D;Kafjjo#qTKoQ1KUvFDw35k&jH+UJBL|v4`S7#VLw&70*>%r+As-J&F%29#niw
zu{RDa`X~1Waf;$R#b!m}3q<+lDhppA<U=YSR{Wb{2EP2DzaquKisKYdQM^=fr{WEY
zcPT!i__X3{iXSTmu;AHFjv{|wO_{&WAWl@Askl&ajp8MWI~8wGyjxND_2B0@mEThQ
zGQQHG|7#U*QoKh|c<xaCs>;7p{JUcJh^aqLaf;$uisvbARJ>Agui|Zr-&g#(;){y!
zD}JV!fpY@;+edMjVvXVq#f6IBR{WvjUlhZs#!s2zYQ@cp+ZC@<+^6^*#d{Thp!l%j
z<BGx$jDEhW@+XQt@a{PKKTz>F#kq=06@^y~c3UZ9jcilAnh0MVio&M``BuuXzgzY9
zDL$b3pQ`+XqVWF0Uij2dU-;C3Z>YWSsX_jO+6%85?1e`Sn1gdK`%$3SiwJ$W%7YY#
zsa|-0VSj?^PgR_u*r2#ru|;vcqVTK1zwoNT&sD15PK3T)<qpN0RR0~7?^b+N@u!N<
zDZZfi3K9O^Rrv$Ok5&Iym0etOxc^}y?6XzQSL~_!ekuzu8|*7of1K)tpAGtnsy|ir
zGZfDvV*VS5XnVElTNN)*z2*PCg);1gUk&yTs-5tvp`D+o{WEI!N5xN7pNf6qeq}1=
z65%ICgx?8@C#(KUBJAfYE>>(-JYR9G;$|ZJTt<Z7YgE5Salh(sC&KPY#iv#OvC2mj
zKT{O`GxQ@1zm#Er@`<S5Ly<ouqkOXBsfsfc8;Pjbq_|RXjpBMD>R+h1P4SzG-yvdu
zenf<yM-?Ae{c}Xr|3vXK)kknsMf-Hce8nD$eTeWon27qP6S2>iD_)~`gW{u#zf%0Y
z;_<kFV!a89xE&FHxXcNn2|<_(7AnePH?&)(@&HBtP?7zapg37^n&Jk<ixe+ayh4%h
zhO+)Oir-TFuHqAlPbt2u_<^F_N1;A{c0fP<6eX?#<XV+aR%}#kQrx8YCB=5d4#oQv
zf1voB;tPtT8DYC&#SF!4MRI(wyszRI#qo->6y?4PcIT_SR`F|!ZHnJgB(nqkKA|WN
zP$9pqGC3t!&KEq0-4uH(7Ap!32Fm$cbJ{IYJWug_#kGq3l|St+RTL@<$Q>%*r}zWK
z=M-O1<ZsqlU*b6cvw437l(-JSVJb^p2gp-ZK3(x##bt_LQoKy@dd06R@`tbV|D+=6
zWhhJh2jE94|4}g=I+kZC4pPJqZA3p=ahl>1#q$)mDsEFepm>ww1BwqR{z~yhMY#_|
z{u7nuz7P4)yiWrjuQ)-GKisE&nj(KRM44P6#N~>s6)#o1LXj*GwA-&J@gpGLtMX42
zf3A2)QSKjM_p-`|72j1PcMkoMhl6-T(dGRjWb&&KGZk|bdnoo+EK?kySgANlk?aBV
zGf{D>;^~SFii;IV6GHn{iu{E$<*OCj6t7e4P`pv`+lqH7{y_0Zik9y=mG`OeTcFre
zafsq@MTwsQJIntp@iQPV)$%J8E#LDuRsNRZ6N*nMexUe!#m>CWmAvnT|51u^pA7j7
zl^YZ-U-L4RS1E2#w0zCvGoZgK6t^qxQoLUA>x#E3-l1sun(tRx;&{N{<0?O^_`Kp9
zik7cg?%!dbifbqPVfmK_sXSS6nj(LyPP?6omT&obmA|2Qo8osB<vt(veyH*zik6T0
z7b*)60PJ2=`7Oow6ptu=rpO=mvp?yI`HJ%S0Qw;+4_7=%@f5{#6c;M4SG-VhyW%cI
z%eQ>H%JR7Y?L4IN=kY9Cer5SQfO;-&7}$SLF;h`K7eG%Q0G7{ET%aiT`Ou%M@-oF%
zMa!qWS!K(oe6`AQzmNKRRK8wO?)Ra;Rb{#Fhb;H~z#pkz?*AblQd#c*A-}5fn~EPQ
z%6&h||Dv+o|3jAhejt99EBl$N7*&iZmML03=1P^vDpo7jDxR!3OYuy_CdH+SYZc}G
zAN?T70>^v1;^*-!|48i~Rh0N2sQ;A8Bx9gI`8)tDP`Rh#AjJyB|159v*;=nrQ9dW2
z9r>I9yh!z16u+!!`IL95yj!tD@kYhl6u+%_pW+V`A5r{?;x7~rDZZ%qisGA!?<)RL
z(S8mgu_(tYq-Z~H3{tsLag^fmiW3y4D4wQxhT=TM&b-a5RNtaVQVh0#gQDeM{x_9>
zsQ8HDdy1BCIftJUP`^NNwBk6$xrz%EEr0SwDsNTXrnp^^EC}>_K=CHUI~4C!{DtBn
z#a9%CF$48U@j*Z7ig}8KihUJJ6^AR1RFuy>sDF~mGZp73E>b*Kk@O*KZ?od%idQP$
ztoTjEpD6xZ@omNT6(c#?f5m}{Llvheo~B4z61IP-;#G=YQzS(R%WqM<Q}G@}(v`6M
zDaBtYzNq-R;@gU(GNJuvisUV!oU7QAh<giCkWfEVair?WCPMwmil?cb#30l+Dv}$7
z@_I$mgHXO&kyId*zpi*I5$%$zgZdvRKB9WkZBYN5A{jR*zpwZ)5%o!&LA|G#PK2I3
z7}WPwBozkbQHs?>*x@!-5X(}^0fPAWAP5sdTqXoNe}0aszD#j|;t<8Liq(oWijx#4
zD^63Kt~gt<L2<ESv*L2a&Y#D(sD7*BHpQzIw=3>a+^x7z@qpq@inl7>p?JUI1BwqR
zKBjn3@ma;^6<=0-NAb6cA1VG(@rdGQihPZh^Cr(#fbtvzn8$LQ>k8HGpX6P~)8~Kj
zu45==!;s6?AAciA_=qptNJR_QZa5Uo^H}0WJO8W7A<>#=dAQwoYE(XqFPoSzK%xy3
z+p9yezL9k{paYX}zO|bzn+S#9UktCV^79V;u`kx&Oyq4HWSxhwc=*diyV<hEP}n@n
z-ihLK92c5ywyXiNzuhe-<M|%eBHN|jw%dZdt%IynImB^d%;;vzRzddryK@e{uYivJ
za2p@@cRBL54zkV+_$%}&Z1xhA`Tacve+N)Vf4B{d``eAYt%IzybSTEgPNJ`D7xI38
z4Rg&r(I0j@?(Zh8!}Y*zAQr;;_#ACFw#D=vMQgWr{1@Y0&#L}nyz9;ApB+D3CgT13
z8S<F+)d1P1!5@Y&zS*%L2I5+*KiJhkiRFN2=f)rXb4+~8$hjZuc>r{Fv;Mer{dODB
zzZa|#(Ao{F96Pcqme?vsjjkF#^0=z8BVw`PqBegkhYue;dUPySHEQ@sqxpQ^^>@ye
z29L?RUf?{|d`Yvn?d0a~+*z`{bk~sUdhZ;1P2i$C>fEY4r)+1eB&S!uotG?qZd%dK
z<Mu9|^w3hw_8{lb#@B9(^x7FLd7v)8rsp-K*Z11{L3Hpn`R;iWpYHYL!T~#a@42aP
z@uVNrU0v5+ICjs#wz~^&pERhgX;Q9pHCWjDw;k7BzAM)D@YK9(_SWTJcUGNKKA`>K
z=)Sq-?FHBFn_ko&aH4H#!m3@cH`?wLo-!e)=T#HljP__N0U3GB8R!&VOD68Z_8$9K
zN}lvSZGCt3YA@PFw(`u^oMHxri8}fFdS74KJgE7F=-}p9^Gi|ITGTwc@bn2UM3*(6
z2TemWbvLT+_U7B5J0QB(Rrh}Ld(DTnZq`WF%^J1fq-PH0wO2ahoagKIfH|Cu?7i{D
zI@_$R>ospm-3!sFbv4N4%yZ_McHQGyH#E{2`oSUAj5?W4S^HUa9X0*h`|f+CW?=i6
z+K%ai+TD@ubN@c_H@%A6`nPvX2Qm0kEZCQ?d)07`_bsXIlizb+&1=yebtjgT7Ub5n
zJNxIwoIgaXoKwJR&%K#dcZ%~+_egD(Q`plft`*%^oh{wNwI4^Xif*slJ27-{PTkL<
zr`7x+y1T9lJ&vKSzh+@iYMo;0u13vJ?N!mYqWdQX56(utX*F*}OZN_L|4VeN%#vws
zg!6E;MC4fM{E6=uI?s*52l1i_11G#5y=r1WYxWX;{o`IOb@KPW9UX~Z7;=WHoEM_8
z=JD$7iKyE)xY^keXnQFNuKeA>JqVfHo>Mp#H~t5syW#7F=&ZVVH3J(KNzDddO|NZP
zb7)5xHM_NicX!(p+Us>ub7{kkQuBbXW=h-b&5<3csF~K5x;t%8WN%6rHNV;Ly3{=E
ztC`XEeslVcOw{b&mbtt8p7gyLQu9!B&qU|YjfZE}y%e2Q^L|5Kd)BC|k=IXj4qo<l
z=<q{zU`sd=Y4b?@4(@qbMdb(kIIl<d)H(fXv3lmuE5W$b%$q86bBgmsG`sD>d09Jh
z&{A$&&hFejS$ng6Ev?g*+!HRG5yH*Q%ZEZ>zRz!eeUke`ep{^F9Up7M@p15^w}$LJ
zu6<WsJ6P%$)eULG8fzZfQMA`Rac|@EjSohu4mzb(h|)b|cUIN*iSs6;;%t>w`PGT@
zC%DDAwdeKOF>&XFnG<_XY{H8hBWmY&YdloNb6wd3b$8b7ZhoP;Pjh{<JF=kR%!cg^
zhZ?d*WL4cf@#911*45PwX&>tDtGffOuIn+REm%6fCgb3cz3%vI%ywmiGdO&326E>&
zxP#q;ZOwN#3`=6f&uf3L!H(b?Z!LP;Jz=Blr*rV!x4-;$3>>HL)XeX-w<hG|)js-G
z!$fCD)<LddbIdG$E5E&W$L_i*Z}&zNfjt-(r(}0s>@Bxn-_jKm&v*-=5}YCJh0X49
zSq*cWr#I|w-rn$hbJmE14OuAq_|Sp3PjE`w&wKl!I{6$er`C|0ffIT9F6{kxp=cIm
z;tzQDYjIHl;r^*m2HY^;=m@UEt!!v;;S^CtQlSFjehA87D~v(7&wG+Upxezf=7kG{
z`|GI+dAYPIgdT+ZSBk0|nXQ9A#q9?O_phfa;_>~Nkm33d@|_y5Fqc2@3BCzExb|@+
za)O6Z4P5)nn13Jp0Gj=andi^XK(oICc~H6XO`71Z@dwoUpF-t@c;O0@Z`}>@wG&Y5
zvunYR@CVfT%y)YMrKHv$4k1En{ZmmVg@mV|*5^A?DMMiaYJKXRRF1>h$O(mg&`Bq?
z{$-Fe{)RuG*1rkmfl?=<k`8Y32183~{UG1=0kuA>21zRoYW)vkni=v!H`B(AEP}Q>
z^TFw`1+_khEX#v})cSl|DkBRfpw^c+r{dK5ro~VO<9mWy--wZnViEI<n4Yl;^+By~
zL`$ttetZyhW1t>HGpXOjpW~pCeM8$MvL&_tFWEL<uL8Bcao}X6QyiyaDC3W)3Tl1Z
zcr!a%tzvq{4?_@-S1~Jtu?j$~Z;bOYe!;pYs#uu8=ZK)zH>E`x2UvH4iZLfAhEa)-
zTE7TwWL$|^1+_l&9QAkTd0GlZ5;14+-6K%zbH^YDGREUx57hcb-WqUHuSdxcSj#Sh
zTK_Y&Ce-@8qc`JyP7d?*&Ns?Z>cggIp^PKw38?iimeNQDI|gcf4wg{sdm%bb{VM)2
zX$xM6haaf*`8bW#`j0@&sNznp%VwSp{es<IZyUn&aMfj<3(ut1XV3(t*4GM3t*;$Z
zYJDR`G8VC4-%FVR09|m#S~m54730+U*GkJ-8E4V>0bRv~8GohtsEiV*^)q%;{BiFW
z(Y-)vEaOjf^;7($h+<jBxg6Y|XABZ?K*on~32Ob5M2u7Gn}*`l`ep~>)cU5+)fr>}
z2DQFCS}U!|;G;cI>(3WgacX_zYEniAC;dh3^R$d>I7=_3@|UuK(&-r_`~<cBSpaap
zXWUKkwe%fQIyd8M+@m)#c?5%6KVt;jeNz`3srA_*R?U|`TrK&0PM=Rb=7q6#yR)c(
zPcsd*K1V0Ik$yp~Z+6Iub_+oUwf=*$3!&&cEC;o|kt5L+Y#7w~Moy3Zi8}#meN#Ux
z`fbXf*8c=|^rY7BNqbQ1oATjNzJy0={q$6pkBt6_gAZzbQ$9AzAjPEC?<3{a(busP
zq}Dg5lA0(Fds6Eg`$<tgq$jn$DW4o2%le?!mzUN`r$sO0FoIg&*iVlJ*gmNB<s}AC
z>u+H>sPzv?f9FPdT#;Izhmuh13wb%H^?8g4wf-8m2x|S&=%G;S*V84a^+{zPEIsT+
z`648#^(Tr2sP(-N4+S$xe}}bil0;<ZU~~ue)e9YlL7tm~JQt|Xlqx%)X(%%OxNH+f
zs85b+Is0=J%E64&#}qWc=ev5w?6#T12x|Suu``8yP%hN^_rW46=WbBzQ@}AE<?EQF
z);A*<iXP_vgIZr#1X|>ddm*|ntb|{o*5?<3Q63hg)~7&MeB+eV`bG{%8RLf3`is#!
z9P&;oGdVEUZX0U-IhdO0A7~0{eO~?O>Rig8);IGQik`(C0<}JkNv&VcUV~bn>jlSr
zG?Pt(TK^`gKRG&sUGq`v<8!G{>pu!TLoCeUUV>WR9B|FiR<;LfeIu`qR?r^Q`bORm
zy@u_9T7L=J=NUaZfd-(~UndGs>zC34sP)-{AgT5D(*o4`bRpFG7qLxH>l+2A^$Vx~
zwZ2h+T7L=m0@V6O0c!n|XaQ<{qX4!3y|e(ezG>x2*Gat@?%69D(;h}<r$p{%<jbvW
zsrA1LMYNb>3Tk}{9P_mtGf?Y4Eb;~?l_y0C;;Ofk%E{q@q_Uyb{{)I&JnN8JpOf2b
zCC3WX`fSy-AI6a)l?t8k0<_|KA*za8o(5!fV}a!$?+F`zk;{Y69t+i?=Tq%euECke
zh%Zp!=W`E0t<N(bsP#v(VNmNghzM$Zc{M2#dIr7ga~l45?ih9n)cSnL-FF7;@M}{H
zsioGxoXg4S%~xtjt$#7BT({e;up^QFqcH6LJ?Od#1wYvINrmi%sPaNT!QURSz^}8?
zR^Y3sC`z2bZ?f|4BVu$1!)M@dR?hP<Bb$CLSK_NyHf;K@Wo6SB+4TEk>;tc7<=!sU
zv!d6tXK!TXydvd!(GThFO>19RykWQ#c*}}K;7XzUx3j!AU|-_?9ktyFhO}WK_J*5#
z3BHjkodxdve#{*Y)p1B=nH;^^Y&LWO<g=;!DSG2h%4Xj`z<PTZsq9Ded6MXO|CWYS
zb_a~zI?+9dDmNnayB$4sPtJJ?MdaP*IJl=|(bb7)sW(zN$HJW=Ivz&FNag>IHr%PA
zI}h?$B;nnkCMv!J{Q?%7@a|8`r#HTrd;ya1?w>02bYVKaRzoUB+hEF<KKueQUwtj-
zmtF4ZqU(?E`u<Ga6WsUHd$O;540|q;;oYC!{Rz0{BTzmb9l+5Cdp>pj!NEUMT6-U(
z_$pHW^<c*r%?Vk!t3&F)bR|>;oZEXL-cA)J%$+S({ACBZ`xzkJanBH4`Tf{m_lzE_
zG8E+lkp^&0xO1d@z?00MX>1wQ!<{Sn8L*p*R6a^{(&Sdi8>#yb?%h1u<EJ41jJgx(
z=Pc3v4f3Z*1NmkrNq5ZV-j{t1_Ic1f(2}UQ57MApAk0GMR0{17b|Awibc0!G$ivV)
z2I>1qLw*UNFTP!jA`N*7!ZKtQQFsT!cagcB!XF^~2AN+Y4UJ(uzRwjPe;+|E@asU|
zGuV$|DEcF8_*~1Wa3LL$z7BvG_#}|A21dj3pmv7S%WpANhI%pZYM`&w&cHX--ORVu
zm8{PXkmm0euIUF;9%MUoF&<XO(NgUAOAovUgTMTZj{9^5*Mr!d0h?KIyCY)9zhRE<
zzh`7%*TilWY*xhWs!)pGH{fp#?Ow{@qj9nOGHkAh+btJ6{@qBs-(;L^?QVq4*J)S9
z{rHvG@$Vb7`(uXqdJyG5pbgGZJTr~>60(6qfnvi4&x#|lJ_An&WCe}nPd5Y41mqwd
zCAZkm2IOoonm^1A{3?*fMLA|7#x?Nofy}4iZOnOe`MeQEFJ(4g^rSQjykPXs2$Hr0
z_6Pd7bP(j^j09DFM<9jAku#Q@I>FJQJ}%FB!BMvwQ8?<cH`#8#%-pnKX0OaM!r2HD
zkc9;vP>Oj>Lok_QK9nGz_bknP*wV~*OQxBRB-6~N_-W&D9k4X>X_jU_J(*@c!*4$p
zdy;8r=DQn~`+u>`cfmG)?SB{BJSf^T$EA(ekO2da;({mfJ6?1J(|q{8iC9sC4f*^K
zA)hy@q47$}Fz=lyZ15Fvy%5W*c9@~1AAVG!pNT%1s=g|2o6zGh_4Ci4k{gpYafjpQ
zsQ(;7dfj>DrytwdA&xR`ILwfa=B6(+`Z6N#8Nf|{SWdK%;~T#r17#n<*nkZzUdT*P
z&PhosD=b6?l!k<zNQRuAxf_s32tEUxf8miJr=K1!A{!_5yeJql_oOl~fwJUBU6g{I
z6s0Wr1bykcu9V<}CKU1s$3h|h0QB!6bzPGsf9Rsrw8|2GN7;2<mV}XHUt65So}#~^
zKW5Dwl=SSP)U;ZS63zw&7b9l305iBALp_sFBUwD~^lc&Z_n6yilz@7XVCQRA2Xj|q
zY`G7!I?WgLcD_25b($}K>CyA$FU2}Q-DA!dNYefDb#zVteECa{o-co?Y1PgbY3xC<
zo|v!rY;`pX{<-q|Ow3h{%+)Lcr;P`~EJm=hn~QNg#>U|%%{cKknFi94Csr^I8|uw8
z995Py4audQry;qt^E4b)>YIk6%Ft?J8j?#pPeXEP=V?IcF{a_DdL4;rNG?lE1IM0Y
z>EAf=V2RX?CBCfCiF4$^dr0^c=NIrH{_$dFK10IMLMX&hCHgXC8j#S+^zA@~aATf$
z00|VS)591Y=5LG3kq+j+9hcK(Y<c*LQ)XgFI1LlZMc)$YV1~cp099+GgBkvi144QS
zGgU^&>R^T^4D>Z|-Z+zc%FUI1j3I}%b|s(M<I6I6fLP6J{-LUYsu?K^9@SPXO6ECc
z;BB65n9hS$W$RHuB@>9U69u}WxtdwV)eNHSuF8EYx+{z1Ro#_E^2$C|FG?^QoJq_W
z$Wco}b~ZuTZzoeo$n8uD*|?oX2xbm>6dbz`Eae5HD~sggq$`W$V<l-n<d`w#_A+y9
z5B9j}%EI)*E<igLb`_>O>$skaTI7^%m!n^sSeJfnVuAX#iItj~@Y`XRtX)=E9J0li
zBqUt;WT^@UWK$y^-HGi6WIsldqly{6Q5SStLmkW%86nca3^@u=lHS2gjS;dsn3;_P
z+ED^IoLy%wfhmljZ(RAzUxE}dG8QZ)UMsD|7W8x%l5~U_CO9R?V;%O18L}>;8<7rX
zCK@5VgPBW=kk!EqpY)*mUcjxAol9V1iy+kPVE#QM_K7t8I6*_=lM`#ftLkG&XfCUR
znJ1Cpl<+iCq9&ymk!($V<<3PUdt*nNJCry*h$JJgT4NSJ!I=3oH-<VxyEZe!1Pb|G
zo5MKkhKo47cH(eiff^bq!5-O3GzHeaG%=x_Y9uDNQ;oz#XJA6b5t}OMNKE=XPBK#%
z-=QT>y2weBZY+G0z6*rlW~M<jo|tE_@kcNtW}XpBgPAQz;O|fGV1^Tn8i{#6lk@rx
z5)Ti~GxKJiMNXP$W5IcT1WBASW9In`!a*eKiFq^c)>C5MjVIr{CoUYQrCT51ASA3I
z0zW|@97j5FCz75_(wXN$j@5I==ETu1XI*?_=if>oOh>{H5NM2x>ug)eN7^2M4GmpK
z`@`R|8V%PR3#~@14nx6pg-*>TdAprxu&!^j<n5g8i=^@yge^!IL$`w&9^7c&PO)`k
zC(7@JGsd?Ma3LXZ!f?58W#)K1LT~RP;E|V|YmspAChS8JW_D)2Ve|xEc$AslUW3TY
z&N=<1Sj{1DN~JAkcm$&@JBhZ-_FRv)d73Xn!lw)ZzkC<AdS*E0zE2<6ecx7t{A472
z4k2)cF;5{P=L0i+U^6qR(uG+By@NWi`2h%e=W`&w9N>s`xv?eAB}OW~9Y&6`=cg#A
z%vrP~=ypcK&WyIu%(f6`)0~p$w1v)W3o*YFDGxCb$Wva1;12f)D>~@kJ6N(yO4oN$
z$`XG3#5MQ`NY#(3{T}v-*ZE_W^J523p#J{btMakxVE1H$TitkcaEQr~ej9r8RSXmE
zTRG2I8_Zgt$l7DZPpA%~PMhB)*Y<XCIh$avShEP`tTczfX~gl)Ni?UGIRvxRW^<`=
zS7Fdq^NAU~0p0ir35En+8{1`V&;b_E_RV(CU}X18^vS!xv(2}})$~u%K!x;gx@{hJ
z)YcsP;Y`M#)ktv3F25zlv#kY&6dTtG=NgOOPAjsu2fjms4$Wql7FMxcN0<RF8r`!a
z7jwXL&yHMdond#5Tx^{f90I67f-Ayk$<8L|mos-J-N9F(V5Hd0B&f|jNjBz5z^`PN
z=5UudO*k>wULcFAW|Jwp2c{e;u$S`}fAZA{>sZ-Vw6d*ikhMpeF-|lVpFxbgHII*9
z@F1!@jg*Rz1d$VaRxywgW%fB87vIU{R!hyNNbEl9S4%r{*jXl@bGhHZmEgB9X2L=s
ze1w$Zr1Ry&)lN}IIVv%slrR9vS86+I?_JnUCY-8mkHe<N9qjG1rij4(XJixUc>H?+
z8C=;}_MHbNksar$-0nocsfyRY4I8}u#5lIyF%MK85@mcaP2q1bOFR!@e+Y6sq8okX
zqjRAgnepSnJTAEit%sf2Z6TaAZ3Br1Bw+_9(pmlz`$**I68jM3=n_8mXhk}@gbzAi
z>7t|vT|vjNB|62mZMQ3t*^Xpas$FPYnMFQ3K2~Dl8+9D(Dota79B;dE+&EaB>$BY7
z?n@D#o2H@Wzj){uH!Wznpyi+B&R@QC;R3L|F97-8(3PuJHVtiRT)1?>*ovx($^{^R
zUA}g4(?8ilvS;fv&H%V_)tVLcApHFQkc=MhG&p3m!_xYxL;Csd7kF8{z20SBR<Ae-
zefMyImj!<LaIp}|XN5CqprVk>=YnG0^|A+eIiRMmV3C&-c4NZ4O&;^?eqKf|NW~~3
zje2%3FI)t<OgPVj;nF-5xL$g&usSwnd-arH!G2J5cMtw1R1Kc(tl+OU3UPM~-1IOT
z5CoNZ0a@-x#B-pn7j+)h;L8T@dagGhob8=}f*Ah}tM(>Uc*82Zp2NKHF|S|D8$X4A
zD=Wz4j=yQa)G1zVaGlgw!uyoq1=VvwHXa1;dUrI99)QojG{%hi+uhQ>OL<ZW$k|C$
zUirmJD(Ew<nibGcT5z>6o9DGAXy@0PE`TrHHm=P{)voyG)28I-<%4j(yH^zRz!08M
z>Q(e+zC4%;mVWLlROP+-mn7re&~ka1*R4qZl83$<1`)5}de{$y62P>8KYwos%=J-B
zeV!LVm2Tk^KtA6m_yVc?gK2I7InJwLIw-h%6ZXmr4-h*x(FYvp+`aV`UN0fK&oA)0
z<&jH$J>nFUdIQTb#B06bec|=^d~XokgYJEhRJ?Wb6wk{CGk)+n$A#aa!P_^-yh3DR
z-jHIiq#8u=96&^HalL`8d2ZZMcMO8{GB?Rfp?LARAS-|HdB@EspL;m?;Dv6!SBC06
z5t$(74XXAApXl|BA>x3SQqA}W*riv4sFd#wMVq!G8aQD8MXqJ*j|4YNsgALK85Mb6
zzi^gUBI^);tEPFqtG%k2*Bdj!k%P}C5mg;N$#bur1CxKOg2eN|J1^p>m*nNbO}5X?
z)T7<}^dGpnSKJhT5jT(i12^CM;%<Iq+?au?X3vM1kP8o9#E~iHLRiLq3l>&j$J2t%
zvF*WroYeK5_7#UN2d;}fzOCyvGJ?NC8)-#s22%^)2%~|SPOre?tl*?q=A(I>wo-y`
zTwF0%;s_jYE4=)0Fw^xif@@-4eh|?JBxg=$<n-@fsFeOCJc-4yM8lD-jJ#2RHIqlb
z8^bQ65NwE3|ML{d=nf@vJ_GN6L2qN(iRYh{lT|zn-7xwY+`YLqh_fDc#zaDBX2*t3
z>AZs}!BeMjkzzz|!cp4~YZ`|tj-UWe&p1}SFnSUUSFvvuQ)F>neu3*@tzxWj*amOf
zjNbBef#4rd1+zIm2)mHhACAJohr3l&a|Tm_&q*wX;Sw|?t=!8CZshP5YY>rPew6(}
zyD4a;x+1`@TWxfLrZsC;t(m)GZGu*N!>ZNf%wDy!zG=hK*80XZ=Yke~{i4=YD;9$9
zAH3mC{hE<u4Outn{YfF8#Ft&aeBlz|)~;W&yb*Q5>)r&4c<{Toj;JEpHkw?yO0LRl
zniefx%}a8elN`Q5@J?|Jn7g&T)hDf4<J68@a7GIl%oi+L-ngQ1&G5<vOIEE}Hex~T
zsk2U*RX@t$f=RQcFPOe&)p<>eT3Z&JTwD7&AqxJl#v`alkcPG3Hea%QRU>AEO#CbG
zR#8%{22$}aaY)HNacL`-z!wcg@Sh1T5a)7Fjw2xJVs_)g<xNM26sWJSopzQ9EU;)f
zSI_7X^{uO95hZcO|KmUdmI2z{6CNw_z<+CifiD`w!FC!qva4q{EpZmD!XF%M2#_RX
z_F&G(RIXasBJ}xVsav#sRSOQ>`j*8@7cX78wAE>CTrI5jh~UAAKeutkibmnzM-HKu
zR-PM^KP13kJ<A;R3mfTT38E}5Uy8TRTANm^p3}G-$LiYUTtjC}LoJ}P^S7*9isN|w
zqBZ^#$C9O(QY^mz?#Kj9D-n?b@k%7>fK!i?7*1_YOY^EVtueEUYZjTkrgW@e1YJcm
zksuaLUpOp*gx8Q6`7aJofc-FM+r=%b>YE!^E|!7k68Ya9jsPDVCth%pPG^@f32;c@
zs$$L_$Bs{sbOK1kHsPfRSF_b{v1Dn}ViR4W3D>SAt9XRrdRB!)tEGO?1_U3e#c{U;
zXU3MMCM<QHA2oi7t%jw9vSo4+!c`9^nH7!8F$ZXamrVy3sBy6YC!cmkZ1$>E%Ufc&
zqQxexSrI#F#loh=i<=h5a4B2V)Y7tQO-pR-(5m5;V~3tUa_EZ2^H!}H7?V%VF)Ayo
zDo4ZytZBkg)zUODHXom|hmIY(5FJ|799z@0ZYjfl#HvP*89rttUl8Y$7<?`E_pV|W
z@GFpG#V)AJJp4Z@c0nHYBe8|#E&i+V6_eTU3t43NG}X#BNBo}{%b=&PgIUP;?<5b0
zjBmH(YbwS%=<1sd6X2k}zLDRq)Gx=mS<bf`Tb5QGWls0EAu+DO<BES%%t1rcmn)7_
zT&MT|5d(Z!<v%L+#J3x)SD`pvu|aXa;`53*m>=3tQ~Wo@kFb06A4Y$KZ<vS|sqx0U
zpu|;x+=DW{x$Z~Ao5lQ6opvJ>$0?quc&g%T#d(V7DlS*#Px0u7U#}Ctq9_k#ARkcq
z4#oQwA5%Q2__E@Aioa9jlS}#)USMFZ%6%0_DNay4SCQk-dY3EiRJ>L3F2x@zKB4%I
z;-3}67=QX1r+BjB9K|NZR>eydcPf5e@lHklzJ&gS-xv66l_jnM<j+)2$NbW6sN#6V
zDT?zHn-#B9yh-tH#h)qiFrdHgibEBv6{jkmrMOgagW^4kk1D>Z$n{6Re^=!1Y$)>=
zFvKB>OBB~C@+Xcg=TFdxH!I$&_+!QA6yH?*lcI+O&wBZa{S^5N5$aD;JVUWbajoKI
ziq|UMqR3yUu>Q{!m-81#kS|cYLQ(i+p}$3CiKhVhX_a47{8+I!z9y%ip^C>Vo~n4Z
z;tIu0ieFK@Uh!Ls4=Vmr@i&SeDZ2P65!=gAEL9w-c#`4{#jh*AtoW{Cw^ZY2mf}Li
z7R8N<5?=xB2@fl9x9ayR-lTZD;`bGwRQ#Rd-xa&#Hy!MMh2jZ{rzx&flz0lT>oT4K
zY$TonP~s^7C7uH8C7uFgiKhS*-c;x%o&scvrvQ|A3eZbD1;`Rl0VwelpcnpB$iklr
zlz0lzcf-wtj6V^2iKhURcnT<&cnXjuo&r$fDL^mr6d+4H1)#)J07^Uspzy2$7pq^1
zrvO>vDF7v&0{mQ|<q}T;df``vUg9Z0mUs$4;a7!TcvT?_uPRXZRDt|a8T<bv5q6+)
z5n1?Dq5p%*{Gl1`gg+H1{HeemxaLsbTd{-)KN2qiDDe_dF7Xn85-$Pz)6`DlBtRCP
zRFn%(DsZKi3r{NKP3r#=)qh3h9g5eg{_85=toUsr&MEg0ksee1<BEqApHqBA@ioP_
ziAW!*EO8gmpTDZ?;#$l7PgRuo3y`BK_fiC1kk}1StR$jeV-&|LPSf(~if5_5frvKO
ztGr3&D~V|DtBQNI{D9(3iuY*w{fd@H^>Hn?@fu#%^23VnY57NrmOoYaQqgV%bI0~`
zh}fS(#UjNaT2B5n+Kp3vjp8K5*;+nVaiQv)6_+b+(DI8Ezf45BSMe#umlgl07{HAr
z?TQtLE8;dp`i;w*AeOlxip~Bg%Hvt=Uzy4S6!`;G?)L=6$%@ky`D0X;Z&KW<xJ^;+
zqfmaW%HLMJOYup?gNpAdeyGUz1L;3qu}pD*;zY$d#RkR2iWe(hqPSOazvBIhyw7Dj
zd>euIq9T7-OZoSTeDqBDGesdufjpG=JwU!DK;+|S;zY$d#d8!FD)M1H?Y1cHRpk9M
z_4g}2p!lpJ@2gq<vEnC+Bod%LPq9LgkMgOXtjPOt%8M1{J`6J7Or`#E#jhytP~;DY
zSuXLefO3BZ{Dtb@RD4%4$ondklj4F{tk_TSM8#Ug`HJ<57btF0yiT!Qkw3ks-|s0t
zrTC2E`-;C)Oo1)!C4Lr=zjmfvt2jmRG{rL&=PNE$l>0&CSE<~hc%kBE#VZuAQoK&F
zUGWyh+ZFFq{DI<QijONkrTC2E%Zi5;-&OoT(Z+4~ROKM=3z6@pn5mef$X|N1yuTuU
z<xP2|;zq@b726cAQ<S(~u)j~`=M-O1{IlYJD0Ysoa2)S9QU7?wQxs2CoUJ%lu~D%}
zai!uK#S0ZTD_*bobwwK|K`1ED?yIVQQ_<!9DD<9UsbYV{&hZk?Q2ji`Ws0j5zodAX
z;&qDcigJI9_P(p~!-_vvlsIE3&*uFtu&1KL9fRCo<-v+_zYP6Yl_x05{WJ8ZsXSA0
zp5obxixry{TNQ2G1=2~dA6F_~tGHM3M#WncCGHvQ?^5{(ia%1caTcCb`8mZG6kk((
zOYsB6-zy$b{7f;z`*E}<)HlGMD)&(&g9Xbg6vrrzS0tSb%j*<pE6!D1tk|q5aoAvg
zx5^JFKBV}JqQqf?-EUR?NYTSR1lvnd?4wwsI7V^2qI{l!{Y;hTDW0t;aobSN-<Z>{
zjl-~6<*O9Grnp;ipQ3#3Ks_6$;ZD`xqxhiW!-_vw{H5Y^iZ3W0R+P^l@cWU<e^g{l
zDfTn0XyZ1>=MU)nsvg8OVke(Jps!F_K7T-#&mX{Ps-LddIo<=wDA=Bj>u|ZsS1RsQ
zyjJlB#cwEfj^{uk3;MHh9G+MCWyLoX-%%vV1?>kbj!_)1I92g<#W{*L{@Nmy&sCJq
z74Wx4<%<<BQQWC0pC@2<y~^^r0`hGt+s_sEs{B30hZN;=2JAb>XLw%AUsilwQ9ftD
z{$rItQT&@CztiJ5q$p-6c8>2*tonY6_H)K4m8%tN6eS)U{7zMQw&Gkx5{j_h3lz5~
zZdJTmal4|#gM<C`D%;N=x2pVI#d{ThsAxZrkeq_;*?0|qQTeZmDZHOYIms!AHcnh`
zl?N&gRkU&Arm8G);!tm?%9kn1=LqO;R{5KX-&1^0k#s3+_jihaR{Re|`J93BFh5@a
zGZeEG3l)nLNwz|}iHcJcPg6WYah_s>;$p>RimMdYDQ;B!lHz5GS1Z~$57(*Ou1KaA
z_UC(w4=FyT*g4+Ai>kMAAKp~?T}6ITO@AT9G{x?U1&TctNgG4^O2x5?)rzEwVfh(~
z3ltj^Z5)VYDw9Tr_S+P{rr4&qS8>1MEsD1*-lKTGA}MI-?-|7x6<<+&Q}JCz($mmB
zkYg}KF+;ITae(45#Sx0*6i-kjeGUDcsdx?%*YZUwpR2f1^(`u|SG-vDWWJ%FYZUh>
z9#FhR@pi?>6dzZ7Uh!qc4;4RF{EOmW6+?Ko!S*7Gq}HKasyIloLh*RT35t^yrzw(+
zhxJz}u2bBoc)8-0iaQjqQ6zy6>))&RpyI=dKU4gLA~}9&|GFZ%d?+7L%)m1m%GrvA
zibaa$ih~r%(L?(a70Jazd7dIUcPO_gl3R!JR}^nlyhV|GIV^uz5g#99UEnYjJwOm2
z^8|6bEQrgjptVDFk%dPC{_OW215`gmak%10#j%RjiZzOp6sIfBR-CK2K(SeIx#E2N
zye|Dg=WKuexi}E^jgkNT!615JobVNkJQoDWFJg#x!|=&gjK8$Q*A239zWf`@xb;Wk
zn)p0B&U@!}Ct;n~jq8gW*9lHbP7M;bh6(0bVFB{AVPbnzk!&B3bvD2kuZecEWhX=7
z_vcJ>oVifYAJ@9|M-Bj62U+Le@PKrV-6>z$QeU2S>3D$p92c8z)<+X$f4g(h;pfpm
zwoAQjcLVaa4zkXxLmel^jBd896|&#oa2x>KUHZc<e%#+x$lE%|I&KBVh8f*#*%gre
z{%YXwPUz?lw~ldt*CTK1AnRNJe|)B7H(Ry`3ctUP;E!hXhg+Puzi%SXI>V8;%^ibh
zH26-yZY*QEN7357j32M9vqoA*yN5Mzi)Q0Nb+r|M9A|D1BKiAw#5aC8703JcOXM-_
zs{yiYhd-`KyRl7fM0>1IegJk2P)3or{<4r~o4#cPu6y&HFVwPGf4JNy*+tIA&wbQ}
zVC@hKV)TD57Q}HQ$HusQek_RAMrp89EQpip&a6AF?v=WbbNJo@=VU~K`1+ki*X3?c
z-<jU8roP{{yzSj%chvR1=7tLgcWmjIU6sGRU}s**fpb!~7nIy^&dt*nPg;z}Sk9rJ
zyn1V-n-h$AHJR6>UH4b~r0fB(yf@T6P#4+WJn^AkWrzpSb65JlUWGT+4cgbEZA4+y
zq{6nF>VnRqNzt~!?J0#BZEaI~?butlbLw%<p1PcCQg%f4^lG13JO7-XyPwXjojJcY
zb@xlTm-K8eOl?b(7y?^gO>aj4g*vCyX>)h=y?u9G%Kq*<DxFYCjqv5qt7EQj2N~ci
zdrSU$=I2A-qc=+SQ93R(IFyptEAPa-p?Onlo!#!9O|@tDct6^AZ{V6>TeqEoy}|Y^
zh4UtK+glpS4-JK7PF`8wvfA0TMLk}RhIV;vp>_}ZHEjZW5h>kQ7io`-etpv26Tf#T
zXLqJVhUnpRZ+A-e)orO;RJZ$_+Pe00oc(S`ZEcbB>*(knt0uU|IoG<^1;8@@;i0Tu
z+1EJj?!JCb!QN|X^7lSdGq`rvNzRK?r%pY|`SsMPk-a_kTs5<B&sWa+pl7sw=v~*(
zOl@D#JGZ^;u0Bg+eVms+JZu>6gHBe@?D6|*%I>-`)Sfxt*;`+V7!R{*U&?)==UKHo
z({k>bU7OebMs9kqg|%lx{vdbgT{(B1R~wix6Ri!OG6k&-n_@=#$-^nT)AvO7Au2(=
zQ~s5DdYRvYy(*Vp^_!ZuC4jO(QdwUq>oaxgmJrH9No9pn7M*(4mN3e~NoCnmmNhjp
z{E01*%B>S0JrvoWvkxO#T-Yaiu;rYla}w=`#nzkZj$Je}Q0WZ#-J!6FtFYPG!XG!{
z7)8Ca&Iyc&>`7_MXb)7n<1^YKI~WDwmv0sA8Qgw#-F%6HP}H`pZa}Q?oZR;L&AaPz
z+h4rIEtxrSSKaPQdbcl{w70H3vZt=>;K_A;oTBUd-Z2oX%*5jel@vQB3dTUJF{5)&
z7>j(dM6-yDii~k8-a1sYcWT|Px|h(_!n)m)igpG|XV&G`WF0Kp<BoS?spr(x1-3YY
zBL@SLpSZ;x95@&%x$2xtw-hJEKxjZz1Lt7++it9TY0bpUx6}8f>|gyh_Oh&dn^T&;
zo2&5Aw~E?#*X?_I5${9gun)N-aFR)1fve)(Q1E2t-w>x@Jq&{;W&pw!%tk4~75o+U
zp-Vmd8C*C+RFMHxwc^Yh8dHd4-wEJ#ej410`UqXHUR2$(aMlkokI)5IQWf%g(P}zt
zpWcHP9<=iBRQ;U3&Mmx?s)$!WX&g?fp`|?rvi@(7NBn}5m_HkBc(GjGCWhXDAz~RU
zWBzaOgIEUq39<J!6%5>sfCf95Kf?Uj+?$x6O2cYHWE%-R%eD^V4}u#E!-#}Ke6gq-
zztwj`{H`3q4cPfmkm@y(kNg=f7~BAtHYbI_4fv2O^%?XM!3}0H&pRIkH=y20<EZg9
zq;%Q`oeTyy_&(&!LFg8O8}JecPTkD2>EJex69Y<JC$t;gLU03C4gH*D-|1C~eD_c|
zBv0Ag$k#Y9%!f{aErJ_xP_q~vfx!*t!hL2bOc30Fd9;yTzYOsTw8c>7UUU<|4NM0j
znPWxFGh%w?ji`g*21c~O4dgjoX&wgZV>FZY7XGY+o$MRheiAMi+<-)RnY`d3xPjfj
zvGg}i#ZV^SghOxx+c;lDL~sM!_`}?x<5kScoXxJCpkiL;AJ8m<8yMrl%<imPqhe9!
zjjTIC#h8=RAEP3{4Q8-cf5O}%xB>GV^)SV0DHKVCojDqlj^GB|G01^T29ic_10y52
zLE6(OX@s@xGJ+fM4JZk2@GW|m@jfSqd3x^yL~sMs(NJa@``wr#FKLxVGTAW%H{f7N
zaD#A&j?*5+A0}-f9OA=51UI+?U1e|s#$3-N^Du%NNc?p)bRxUC-Zq5k;i}6*7$pgA
zuo}as!40&61~<@-X>bE0MKaH0zrL5U7y$O>%$02F`zpqR8$5wt1WL0q8)^K2uBpPz
zEbii?sT?H)H^|(}(jWKkj_w6YW0^<j>ZiTOiCC8T3-<cw8TBF#$b1_v5!_&-i1FYC
zrlELn1G5A1;0C78)tPV5)ic>!q;5?nT_U)_b`j&j4UDTvnGbR~y{LVjmiaR-#g|gY
zOP{A_p1{&qa=r#YaD&W46kkjKiImRG<QWCQ4R{12xIyMsZ0Jp0Yz%I|4zX&!{NXs{
z^LOz1)MH+F%y}#-NI^{#+<>DK{Sy5mxPjRr+-P#B5ZplCBm>3vf3O_E4U8O#KEs9)
z+`!1`(H<N;1UE4Cv!btYrx4s=FrSbhxB;K+F}Q&#A0CzP4+w66&^{<18I{Nq2yS4?
z$3`z^`v`6zZ-A9nM^oqz!41r*q$aw8GJ+cz`$^FzwvXTjrhIa=lJybXV4nD&7Tw8V
zL~sLRKRp`bfrsD*92^XDR3fb)xB<D;NovpIiop$dC`oXG``7@28}JyB;0F7tKyZU)
zs3E}(eomJNZtyMaYLLMVMzBo;H&`zg2yPG#@lY_6G!j<6NfMErgVC$#Q#h0lgFN?S
z<hh!Brc~MatPvyD<FZW{p+29j%GsZ*P!49CK6qRnuriM4yE%*qZtz#^Od+2FOK^kV
z!XjGA{X=jA3IUL=f5g2(a04@fq38=NM{omO5onP+9uCocAzx6H;09yxF)jLCs2JRU
z0$uU70R}fPayZ(|kwb6;xpw0jQ5rKR!&tj*f*V|gPdicW6@we_YDQO2v+AXR95auh
zD5+Q&+<?XmZm^uaMsNdOCK%j6f_5Odf!T}6QHE~t2REpN-;`~Eo=2ePI^dfX3~pc!
zxaR0@*dBr#7<qMc6zvh*z{ne-H?TbfH)u!uJflY^(*VH@ZWjfD8_cH%1UFz0B)Gu=
zS|GRqT}W_)TiGUp8yE$G8w{iZ!3~T8!43GH1%n$H1%ex#PYVP$FbV`WxStjXZeUt@
z(sj~agnRZ%#<Yi#*(s5`8JW*@MYh2W_`o)LD#sMT4dm%9#{4CY8G;)yTtT38gOkRS
zA_b}1+ezc(@IX@81UKNBpcl_N3~s>5?Zvk)7~FuZn)dnpRw@-b-5!Cd8xB!b<nlBi
zs~ZdKWaPsk9_U3b4?cS=oG<!%{7vH;yaE~Vg&+hIxCaPsz%w6$8x&$F7~Fub0lO}O
z8<36y!KO|^wLag&{CF<D5Rl*ozk!#&=fG}rYzBtZ1~>RVD>%KkLB-$(d~WQzkuqwp
zbaS7Aq4yzlk)NO@!yUX0O(X@w6hNed5SkB%SRM}j2mbab4CH2~eFtB(L}BIx^0V_8
z41vp={8WL0?3|t`#BEu$9X$+0t!yG46lQ1B7b6|aVhcU8CAvbOG&6dL9qO5#6O-y$
z(cjZuFKeGCkq(NiSl~oPW8VY4v%PZIm$-Lucr?<%VR+`|{vz8(I$#dpOPELp1+=Zr
zW<z{A|2(9!hfv3zl+C_R#4ewJRQ3n-2$2q`YlY0)&9ZOPZ=LAK3Dkhp@7w4pA{`t-
z5hERN91!V%)%ea6>DtOU7Kn5}-7*yO-SP6j!XF|XP)D+^El3*afU3FJy&*^%>42)g
z!O1}+jdZ|)9FOIA98x*jb`a@+ec+dR)2aIl_vv)e-3$3E)bZ^dL^`0|bEyAQBpc}<
z15KQYREbp1(MO~M2l;!`9p{@!{Uzc7TTR3FVnL+-ixC5%fSQvbO`t|%AW*}{!5gW;
zj{*?`fhs=Py`L%*1A(fnOe`!U8v}v5at6pj3<T!SL>bxt2XM6@27;9TnE5lMZ|hKY
z9#Z)?FjR<z!2U9jJcG)Y9}ryub!#B6r0zV{otOPK_J23zUDWlU-C3f00P_7v10TXu
zmuESqNcg+8fUl7bdIs88P|SBD2eV+vVLqMNF?%S#p_+$JkQMIqzy|!C5m<-6Gu@HU
zi?g?oapg;RckAF=tg|C<^a-66`klRZl(P$yoqY@g51*vr^0ETHP%1rRB>OC+!7PaP
z?31IMtqa9_#)oip<~j}hyEUT<of-5Qw2WUdi0Stb_-wU?!dno|M1~Jl&3>JQ5ehil
zSo^ZUn^~KKv>fH<Aq{3hyemAJBoESs$z7qdh;vY!Wqb?HhOsNsh0Eb>E7CA_!5Nr}
zM#!fGsytfXoxKuegGNKUADO)r214M&*9R!{hVT(G?;s6kmEpC}jHY*_;nN}PL*{A<
zXG0i+#3zZv&%>W>NLwhZ#UDP$<Lam!i|MwMPJygopQ&&?Y$}va6^r=$Bg_YfCokA%
z5DVTxwKtHkji3vDba&<NB<9jxj}M7u0MlTef;5sgER7E$1v`kXveMSZ7srT8;gtqK
z`Fk32^xB`h*@2>d@W|(dgLXm~kIZpwf)!{w<PK=Lm?_vM)=Lv?$Smej>^KdA4&RVP
zNJnoi-E-E@fVWvlgIN;q@LZoa?Qne7tJq;01cgqO-lU^^D7gYjI(iv0m(pzw-P%qr
z_PJdThcg0+PU2$4OVnttzCeAb*yS_?xn{;7@<c-@o#($X7dU}N&9<yv;RF_j(rM?6
zz7Z#&Kqy%3(k#d>j=@<h;05LUGe#n1goAPs7(0!&-9WB@_KuTC87aXuo~Fi)$0;<B
z8qB1Vap&Vt0AVaB9EV65X~7<%pUtaYy3sr1%XkU?#O>t<89`-iHpM@?=_0&L%OfuC
zIN@O(el8vO6hC2sfSu*lVf0BDkic_p5$>PRYd%gk4t`}Em^#mEozXE=1l>j-m#4xY
z7wi~1g=#1@V_NWYehA~)%j)A+G;VN$=Xtq*fOH&x;2&IO1ho4BIwtWu9;GL)o3ZRG
zR6|+WIo@?kF-SbAp<|yL&?6DSBa|H5!!v<3!VI%<3R>xA<9bAr<9ehd$MwMPEc~$`
z(rjFhbQ{+rBRQ@|rr(}%J-V|&9Lc$EFf%R9M3r#Sel`pvHpm1GbHu_+SmfqA{c+*U
z%Xj;ypOVWu`JThB7sM?Qq=EXVHYzb2=&LZ^np*VGUaHtrcT&Y({`$DtWQ+9M+aC+!
z#Pn+PrcVg_aY7o$5IxoUeFtEWig0a?Nd~)Hta}H8Q*zm(l8XPe0X@+Bp<lkl#nP+9
zm{eSeZyN)tJNV+|Fb&(`i~CW@upG%DKN68TY{(Csz&l6p&_Ey~)6h%~P9vk@2DTC>
zWOV0f98``;4)1|)7iGoD(BpW+9CDqhIL<$%IE(uonrI=_{POJh3WxK3MNOtz{X7z}
z;lM;PQ9p3sz<eH&PbZNtBOaFX@upjOF6^|$AcH56P$Svd1XE$hO?ZOf+k$Z8+pb0)
zM3{vANG9wDb9W$_Kp9&%hesgn$K-Gk8B<F-Sn?@)Tp&R~I+d0NI_^OW{J!^C<t%#=
zNds-D@AE-)9q6F`MWoIxn^Kl=uYAm%=nDr=ehUtw%{*l5ko-iLEOw6`wN^2kMX-B5
ztAn|FV9WMr?dY^`9W1eXepIRM`D5C9e>s`i105`}<Ki!sQAN2O7Y%5U7?=2{n1B|E
zUSU)^I3_R4n9L$@cs@U51$PrHzp~?x$?h@?L&C9{XqK4W?V>bkcazII?{0GG(YuTC
z7N^VIO|EHom;1=x+YQ}}Z^)aumcKq$bEhY4Dv&_uN~l2!fV!Q?;Q*)dO^hAD{6|<)
zAawogVrKYD8_<LjdZJ;`4@YL4>BVFs@6|xUOqh-Ys_9S%GiQo^2Ep7;LC?$*Bp5|H
zn7IfEmH9o<RwV4%WFj9Zpi`5>7-{AY#ASq}K>izXIV^`97lL$-nZu?~_6R#9TR?`O
z2zi)oOFk=Lw78oxl1GgkYxAI5j+CauL@xIZDmY$w&W>p&Y(%%pGBb=gPq2guu?l>p
zy2#{A!cs1<p2xDlu9ss^IK*~-n3p?f=S;!^q@c4t)WOUmB%B8ci>;m+e&B~uq=OkV
z+-KV1Moa)Z+CgVSVyGb`#u<VcWFDjcsJHeQ1`~8*pJj0;pWnI~ljL(;(m-RJWQ(tE
zNa%@~DWcib$Q%zmO+PDkSjf!0f`s!T;kTk+7wTZ<Pokee;3qwhj)yv!S;*F$IfON$
z2d_ReOkw9D2ZwnF^V^XkM#g+m+U>I_!Tb(KGRKVyh!XG_$hWs`4j1vDW;vNyLG2GU
zG*SX*R5r&8tUZYGsl>yq&NadvRNfRXh}Vd8P<aPZh6A#2Hq54QF@x$JB<v`GDU26+
z*em7_B1Mdh?ofKeXYm;3Ab!|k_+&%5Iga>bE<Q`FrJFI6QgfNrS=zRlnfH)fXFlOG
zq@Z(Qs6#RsQ(X7>9M{Ye^vo<kf>ES{88c<`?UdnINKDv<P7@|_(u5fc--K=3%$Z?A
z%LL8`Xyp?V10gXP5E2srAu;Hvo*3xaiGgnIG|(a^4YaZF4YdEnRfYjNj5)yC>J;b<
z1%r@gBjMCaI7hMz2%IvUWv3BY9Tw2a7T{?R8W%ogGgFBsMCM^ed*^->a<*_*n#LFe
zcEk}pV7rY$z@aCdICh@!RU{0G+rbQv5a{h#TQ_!){BAf}Pa<J53BN=NI;&j?Il{#V
zy}caaGR4#5S+Y-a2t4~q6ai+;nQsoyeA|#<P1uekVG5YpXY_;vNE)VqSzd0)ZEdH*
zcG(OQz4<p@E~X>lVoTVMgb|mE>k-)j#1LX81h41^p(he1^6JgJe|*sj%p697BlwVw
z;|Pszsi=faHFjS7?EIXkkCAwTO-zM@5`^HWDXS@8D}VbyV79zZ$)6EHV3YGnWMD}L
z?fCQKJ_y!9+w+~S?P!yU)Dw%j<rp?B=eHPz#)fUJcamCTX%13>^|Cg(+@6uS7hG*z
zMa<jPWMe0AWihdg$a~hPv*Trrb+8Hdd3Q*tgfR$}z`{q6x}oFTbGZlQko(6ELw3|w
z4b5ptSbT(gkT7>!HZ#LHz^ypp`;whS&>7vbIWePL8M5Ik8QFNqnx!(lgEyb4vb@jW
zg5a{lacV33Lm`AvU=DX%_xn)rad(Qd<9-CA;k`yz74bceZ2o3>M7}4@&SaCko?~CS
zs*Muac%A(=5|%OHPNZ&lKT}$zz~vWlcGQ@D&>_9y@TuXI4uzez8pt;xp;>k$W_myv
zfD~|A3W(#7;Da}K1-5snVSTwyI_l<`9Z4v`42pmBZO`UWbahvN%X^K}=R~Y=Bb3B1
zy)X#)4OBqPFgV|e1cQ*@K!p;y6dy1KVZVV2B^@lh!5CcJr2$WUJm2*;S74uwTo#O6
z(vjFdv-Eq)IBjycZaCgN6zm3Xa#+v?EB57!t&s@UiZ~K!91@l|;jpQ2N78-s=(x>H
zpG_jJgDbQD7OW6pVQV@tu~Ey@5lXJ}mv}C<Jlv0}6J!aKe~+BF)^{EAD-$QqZuF|2
zliKW-YD)tCx3Mu;2T_AdiT6hs0dpA6K^M&Cvp{dZjIXL>)M;jAYif}m-#|iy2LfMA
z>c&$Cn0Y%WVCPttXl=Hwi2}1}s~^IeCj#Q9NLc@bzaga|RKmovDg7!Le}amLc%8{z
zF}pL<HsC*%pxgF>FUY=rf<zl46OMDj5u|QT>fblF;7wr)Y&xBaR@`XeP%7%6hI`Y?
zXyg4c>$cSxg<!yhT_%vXOWd}?ZC70k;c+u;WMVj6>>80N1$#ZVoCkA!BpGvKEMsnn
zwo8W`Q+VXQa-`^x$YJ6I-wqjrS#(vOXHnLDP3zL;5hVY(vI#zU`5_0`nNFZd2%YPj
zID7*<sZBz{(wXc(Bm$y66(#t@PG7PGT-x$OAnaHB?Slbo`9b?=Pt@`QVzMV{7aRK|
zPyDpZ(Pm%m#xsH4o<-&rq&JXwK-<l)<E{KhNIY=u=GT1!<=<F<0X$2SwX+9&2zoq1
zaQYyXAeA8vL9(0QM_0BpVLJ!O`X}-OLjw};ChSI^w6%6t&k5#0aOv?-;+2^T!!8JG
z_bb?OA#k#J60n<{4~{Xv^ROGoo#`wjTh{C=r=5SiCq#JKJ_{}XD{9C8pQ3hDj;dJ1
z^-tQ?6^*UU70q02i&nINixqUI5V0ug7dI_w1Q~IC>jkTuTA;%*2?}u#9JfNid5HA4
zCKoq>78a-oeHh<eG&NacZ3fT4su!+Zy1aGh(v>I3vg{ngqvxewR<Y;y@p|HKUr^24
zxE<ZS?xkMuVP1DpBAf&G-v@ZTgDXJkZj3aVM@+ccGh$wLuq9S(t;rK#g6Ipbms){r
zahy6HaUmd|=nLWztC-t5C78Lt0>L{T+<Xam;Dd<Qz~CK4<lC3v9U!kSWBd+Z$PR=N
z$@S9vdS%7@OY-=1Q~~F`3CBSW`c>6FHhSTuPpb#HeHAF~i-Lz3fFeI{ULKhDQ%^*M
zi*Rs*Xof)(^HM8gj9zhx2cLxu?m$-j0~;9Bq9}OK)EySiuJ%$(y<l%ddk9_yQ}{us
zhdTT%=HIHm-f6{NRfTt2UoSOyWFs=cZ62I!{>#Xpc#4Ne5va&o_*=}sReg(5XDYh?
zr;SU5X#eI-6=*sb4*oj8U<dKu=H@{<s-rhbM-f2fnSg6zCfvM<T~7(V6sVvAgZ$l1
zZX#aDW!y;yH%Y7T22^;6T!2hhVM0=;AY2OA{DZ-V5S+!!%f<Uzh#C_7-a2$@u2(KG
z3?%r77d|nUF%rCt<GpTXhPWOWrGR^o&HX{g4}}n~MdE|NYic-nUw|Er1b?<E#%8Ff
zV88(eCP1&B+4TR|dlUGms`GvP-pouU+k^mt2@+%^><R+1Doa?5h@c?uqDcq|36jMu
zfVhDBzGB^|;@7S2TC1(Qty<TrxYpLCDsF9U)vB%4R{zg)&U0q&gh0^R?@zyf?&ovo
zIqx~|dCz|DoqNywzJ4Sh*|QRq)SX@!x<s-^f*3{LAjXr&c99`{BO{EzgF;lLAX3tg
z9!+u?(}yhVf&QU$k7P+BLLY|HSZ(52CUJP^Z%B+}4v>G3li=UOw*JOc>xX8Bo<Qs2
z7iC*I8X^Bm=f@+OxvabCt+grs?K4AffIr{#^iGKg=5?3tP&IL0l*YMXGn_w4<9v5B
zoad!+{&6GDRupetLmbZ8nKu#68w%Jfb8PLu%1VwkYX5KMH@<R`wU5=&^@<Z>ygP()
zE|VvhDR7IyfrpbD^gS2lN5>?r&y4fo?Siu+dpr2ch@t!7FvDChdKEDfDnn|7@qy8W
zekQU9L(pW5TXE=d->qOj(mONM3sld-1I=2+L^<aeyH+2wT$zc?J-Aeoj9gWjq4Nz_
zDD;7!0E5fB#>8UzJn8$1P(RL>(3!_TJ{;0qmh{YlhL~n;<e6h65@M+42y+!PZaq4P
zDxq@@Gz8a`4@0f+8Y6ETR|LFm%rc8LD|9T}Y~&6O{oMH1Fb*})i9q9LgIBgt{lo;G
zU$($EM)~~tQ}_AryT~XnpFd~z)Y&usi{3Hdz5}<mx`y)l>iViCSjflCklSI(YvB2S
zjst2MVBox}vGK4v817%Zv~eL^e$>@BwKZ3lH?_i|`Tt)%XdFIr47=x>`_aI|$jGtG
z`u+2#fvSxiZCV9?Ae;A}Aw&1|3tQmdVR==H^9*DB8yF$<<5G@ZS~04;4z}_eTUzJW
z*441fuwkhUlc{M;i?>v9kYM~oB<0k@_lI-;QdMi*E6_*DqDoHDy2a%+Z4I!Z4=*t+
z-4$-#I*j;%I>ks%jPId)jCmu+zzs-qz(<Dhq>&omO}WfyOPf<ieD{tr()>7Jx_RXb
zmmX%^55cXF=CVhB42N0&9%-(Mz-pYJG#F<o%TZV4!0)&6oRL<Olt&3x$*c-1ba8d-
zBFs}dL4qHWMT@*|=Jdt<52~!HDzEkUOXL16bR~gHGuM=JzOoFClHl`!sWzdd6)WYi
z@}-q<+=68jTs7#M%B9F#(_maZ(cup~PuN9g{tn4cN?On9cJW<#<M_rtH`v+o9>os+
zVR_)-tEf%+-{8xPH2)iA`TbAHJ~ivK=;@g=@~{2g``>sOf6MJ*{cpS-pj`^_hv0vs
z1ogx_2lIl7{x(Ll;yMb5X-gg#AH1V*{x_<YcHnXYQ&kJc`#rMf^sp}liF}bqWPwD!
zD5GDDQp^X^vxNHyD};DwfnAY&vkb)6du-}9NKvF=-o@C@9ze{;OF_l+a|F|;3d@B1
z2oDr47A_U86!J3%^Ped^Pk6cTYT?g>{MtwUhlT5fuL`-jpXvV;;w6iry9%9O48GVT
z-&o;9;Y{H^!X?6G!XFE75Z)tvRQQ_kJs~x)S&n(B3G9P;OnL|5F2Y8kvDb|B(?wq*
zyiRzh@KNDQ!gqw93d0yzmP5ZN#O;J5g;RwKg-ya$!n1^z3b|pDa;Qs5d|&vLa17p&
zF@A<{q403wYT?<!%Y-)x|0ty5Gv!cAi#R|yT4?MjBYtnul|p0h81dJOzFYW&@b|($
z3BM5LVB)i!ZG=OGI}2wC4-zgB8au_vcbe!+gx3r27CtF_RY+}OmiLv=*a-%GGu{s}
z{$Am4gs%$!DU9O9H2LDfLBhR-3x&<X<Amo4uMplQd{FqD@GarrgdwPnvAjaz0O45S
zZbGV^k*`j;Quv7QC1F=wW5{Rh;{qp&K1Fz;@LHj<cMHDTMN?&s`JWORd$*u}C;APc
z^OxacGdub7g;Z}NJykeQ*d$ynJV$8k(SrYe(T@-@chc<8BJNGb<9tW>CnEBFCi<Vk
zuN0q+3oZF$LSu&({Cz}kCp3OA5I<7%7@@I4i}>A11NTw<0m4HRUn_d4@NmT+C3>~+
zY~dQAu|tdc89TH<ssXaTcM0z&qTI(t8@sefe@^kQDgI62yNdr<^k>2dKIKwwwh;Ok
zMs9n*7{-1r_;wVZ^M^sTL*_U3Yk~7cFBH}Y+l0;^hOt|V`k%&l;E$AkvG6j*8+)}#
zH+E_v-`J@I-mmn>#s8G>ImN#w`c2`xivL*jXTmQOAHhA<^n<V)5%a8w2p;G6Vh5!g
zyR?X(EWUDKwfK$QS=7_modq7F_|wIAqwqGx8~d@~dxSLbNyWb`K4(YvYsEt?#_)9)
z77G)?AwpwE7V^fCMtdd^QSUiQhmxt0v!CLth~PUxc$(tZ5h3SF;cZH%x+dj4rug3o
zUljgM_?GZpp|L}Ye8#^8<Wd!r@_jsz5hKEUA+;+R-&@#MI9N!9Nv4k>qW%+vbA|g6
zQC<}he2axGN<Tt)wD2sYpC@c@XZBk0JuZAk_`L9KBFdr0Bk^P5XTmRtsOMKgXIFLy
zJoqtw6cP2EPDK9QgtHZYAQ5~kg{u{RCK3GS3XOeO(8fM2@JjLBN<{t_i0J#=ZWgI|
zNqU~p*k=X3O!NuDHNwk<zY@M6{7^_0N6IsHPk{?WR|xTBX6k{*4uiNX8AP`jEE1Xz
z^r&xt(SwCkgwutygnJ726`JQ@_Lt~mgeMA56|NCpDEz7L4&k%H7lj`SKNH6Iyoqwm
z^DdA^j!4sJ6LFfbOgKk4PuMD4AzURqUU;VPT%mamhTL03KPh}h_($PigtU&rdc=e!
z!a>3*!s)_U!aape!d9VqUWUBYqRsO%Xy@PLZpGg(<o`;RZ}cgF+#E{!UqbV|47w+u
zYk|Xs&c6va4KRMGutm6BXr7;ue!OU!o+AGmA$PozzFhbd;SEA=bYS|O!e0ux$$|04
zG7s<>(Ju>M6>bpHL=gEu5`HSA`4q<ce9i`D3G;-7!XlwD>j1vNqDKqI3(fOB(r1dM
z=?Ti+S4evYq#K2_bwK)h;XT3!gufHMCj3%JD>uy77bmeq2o*j<(}E4-cNWq%5$WB8
zG-pQI{BHp6C%Rl%C8QM=^3nVaak-EdKu8}aJV|)AaE<WC!pnu%32zcUC8V(=%5#2H
zJ{H}D{|gZAE~Fs{(hG#fPao(y(M`fu;nBilg{KJ55dKJbvG8)?Rl=KuKNa35{FU$-
z;qyXTnPL4l2tN>hBn<I?3(}*)Vqro!M(F&q>?wM0;bP%o!efNT2~QQCDZE(d{IJ|0
z`WE3m!Uu%3s=@kY@c#}lSJ*|^Q@D+=y?>VBiXSE1ML0z`Q#e~VU%0>UP~k#hgRoh+
zT6lu+9O3yw<M$Bt{vXlT3U3tNA-qdy{_lbR5z)^GpBKI=d_(x2@Xtc?zYzKVE}FK}
z*>9Ob^FI-Ek?8)y!9toWA^#Mi`QHe7f#@pXVqt@@S!n)Og8vxNG;Kn8cL{$jd|c@K
zy1XX(ZQ=Vu=hx*k(ax_6cBUJ-&aX>>=!CGp&{z#a`8$fHt~Bdo{?`Jhi{4GRr*Lnf
zvHAtRLqyjImk4Ppi1ONmM+sL8PZgdiJYRT`@JiuNgzf#u&<qUaoBz*1^Zyz6w&L6S
zkNKzK|1AvTnU49hgk6O_gzf#y(8LV+&Hrv-rRZv*^CNS(=!=Dy3V$X1wb1<EhMYf&
zj`Dvc=v*N+@JVkk+(|f2I7K*JxR-Fg@L*xN(EM+PJoCR9c&6gd6`KFah&TU}fxlGz
z!@|z|w`>sKd%}-|p9*PwhwbSigy{f7!vuiAe!_vmVZxC@n(ATxJ%r}}GU)w9oBzw8
zmxw-2c#`leq4V=%{x5^y`FXiY>DLNr^@rtc%Abq#<MM|1{wj2STxcSQ`KhK(H2xrg
zeMJux4i%0PjulQ5mI-N6h;j}V(u5G{mBI^!YlU|T?-l+|_?qww;a9@m_>Vz(eT6hf
zM0#)GLBd0YG)=_xWkTA}A$`2?BH@pP=Kn9!e<GSDi^%^=;iJMQg|t`1bo2ig_(#&X
z)|vmip#P=x5dQ}v-u%x+d{6x^?4x+|{}%Bh6z}}4l!>NUAeM8mkS2ggHwl*$A)khP
z7=N0O_IgNPA-qm_laMBSnC|?iJV_dI)+_!6;VX*&Nc5+|FNI$V^Z0)g@(P4;VQ(RA
z0x^AO;WS~HaE{RVQCTRuMp!RAT)0Abl#phIDF1TdwZa>PKNJ2!_^|LX;qQgcU&_~_
zL;SxBxwLXa%op|+_7$4{*GS(*^mO5F!u^B?36~0+gfxak`DX~v7hWVZ|HqMjm1twH
z2lTC?9~L@4DC<R=|Lx$TktE9hK=_I9A3|D2VtN;0Pa@_6Z5uIuh>+%uNKX-#5y3|z
zMU1DR8lrg*fOzKzrA6_yI>hu-h362#hsRojm`)}gU=V*#4C1lKATHMi+rK|ZD89dN
zuy6<Acp(+vSbnK+hH$2Ews5Y{d~aiWL@yH73YQ9-gss9A!lQ(z2+t6nBRpStk?_aD
z%Y|17uNB@Xyj6I+@J`{q!e0s>7Ooe*AbeT)s_=c`2f~kpp9()0{!7U3pzKE~D-a8W
zg~B2sl^&Q*+f_s=C=f>oM+-}ZGlb@QA^2vCo+~up4-sD>dXcbB?->eNzXB?1+H$@N
zzbyDHJiNJj>F`C>3)>c#*EQ5MdJ0!AT-aO<lXR(6?A8d9mDokLxVj}6wQ<bSx`t{e
z5gS3g;Z=?G_1Nbg%vIA|Sr4YEd(RnO+1lD%x3H}hVz>PGKKW&N1Mf=Q5msOaAT9%D
zT{7x7)9~&C*b^stcxK_;11E+&dGNi;Vq8Pq;nH?PL{MJgbljWqY)yH*);M`ou5)=1
z^p1?<4Ajr1)wSdM`!;ws>!93f@CD1w+tc3LSuW#UxhvYqTQl7A5{Pq$E4LL9L3tAo
z#acrg<>AphDerWIT^<CzpFv(zAi@PtMp{tbY{;W7Ddpi2F)5Fh++7|7y^;~0N1v(g
zaA_AKA}H^u3Oi1ehex2Kyz3BV9*8kV?Re<v;vIoIn8x#Vq2t@Tbj$p*JO;jr$m<UF
zGmral2J3f1MXLWed~Q6RMi|511TaT<s@;p>Xx5Df5#5zMMu4vZk(f4{^~-V&=JPJe
zT&cdrV+PAj9_LqV(l5*SQHj(sa?IFKBSudcHGZc=VuXpdzavMC7&~@sA~ABzm{D8m
zm*tlj3mj>FS(@OW*<XEJMefW#-U(%yH*C8ivUV^$r5sdr9yUGDzejlOz}5{F;XSG=
zsw%ybD=RltHr@BjGVGh;t9$P+m;kn)!hT-_@-9Xz&v(5@4jpjuux}pvU|0U}-M)xp
znBiyj#M};T!2HM<SF{(SG9t%g7(>%AUKta5Ei_TlHfBsfXvUnPHb#XbG{+j+3Ar=&
z>UD~VikeT^SrPN5D=YeE)FYg9GVwfELK!G0RMeeQE_5oALy7Lw8J<O1{R{U)IPwr9
zK0zHrJ9MvO_+vCGG@|e*gkd*$J5xFQz^}{Kh{_CegG@Aviuj@5qneQ&@>#>sXNZn8
zn{XE20c66D!&OMg4o9vDQFAYcZ~7wF=F!zc4&SCkuItWtFPB}j5TQKs(~m>s%IwoX
z=Z`?0BUeYcWHVrjpYAat*GJ497JeK;y|HW~H-wlq^a9gv>HP^<>Br%E#G$uOHaVEi
z*Lu;OrsoRcXkk%w$E?A?{A+N}jgIWjFv_4Ghv+Dk7|vgShD1l@+6rXl--%jBM-^H!
zFF%eki;n7TN#n;Mx>N3OBZz(+9z?mhKgZ8xM47f>h29B?{iEZuo@d$nv+N1ku6>81
zxzU|PhK=)u=q@6&^7%qGI#Fa^KHrx`Cy6Y`=T@xfWRZpWe}MSt6p=;w6)dP!WO4qU
z=(y-qkqNIG$2!Z8&dTDZpZqx()#x5MW&;p<oo1Y)v$ILk>UaL#Ox`nx4FjE#zYtf~
z=seLUz!3WtNa3y_(`5K@;2XJf{OBQBM^n1#??byW%rR|b&B`-v7liX^<TzTHeY{D{
z%4fx*3%6xw$&UjC=knVKPnD1v<{E?_hZ8X?v!ZQTkAlqq5l4JkSB6;--=jpAyMi!0
zoOK0VFod<yJF-eq4f=72{=Azq(2qm(7j7odk3;lMQCaz4uwHj%n*|I%4zIDOyG2?*
z4$*tMt~DhW<bO=&dzH5+pPH)ChjQ3U^y9FaE&g>M^I9B!91h~JKH4V-5@FLlpKnj1
zPsDaK<ly|?Ea=JXS%$QJ9HLLFAnV5=`ivT2{WwI|tK5nCS5wsUUFVv-rTN@v5q+U+
zg(0mUhv;u5YDWHb9Q5BS@9g~3IMZLr$u)JJoBtLo`Fc0=DFl8T?j!SCc^8<}1M-)%
zMQ`VG1=Ekit}OQ*O*Z;*;8-(j5A(x*=y4T)7>{vTf}{wOdRC%}gTv8^j4bv}d{4@S
z9|tX$_`d86_;Gm9G$9;+o$2u7VCk&*`79WI94ws|r{F03IN1CJ@hsBt<M1U~Lq87O
zNfL!02b(@3zAJkOejLmWB=~XY$MWFE!KROo`&>ov<4}U;XTXocA33n_<6ti(rSWGm
z{!#dGu>3RPlemE4$HAu0GzQP3@Z&JV<ewd<C+{fyI9UF<aqd8h!jA(xhkhLPVmkad
zn4M9u-_Lawg&zklCF95878U?M4qPL~kHZCwfFB1Mnm2wNUZP0&aX1=HF@79=Mj7zq
zz_-nz6642#OTi9O7+irtG9)X9LHa4`lo@^p@(cYq!knN1Rz|t;EI^W#$7!2lLVkYB
zF;{=iLbI50`QW;2ax~WS9L_!Xad--?DmnuV$cvWvS={y(H`fyQaWH$}U{d}a_7MCy
z*d7eW|Hk&ikAr3eN@T;~ssg`7=R#h7bc&zF9dhwz4nF)inC)^9bv0O`@Z(_V%y<=h
z4t^XKqINJx@8vSUJ$0&ful3Q@8PS8$opHX2jlz$^Rfg4z)021<ejMyLhT|D*5d1ih
znSLCGv)1tAz}p1<I4oe%@Z(@xF*Ck`RXaIjhYO6nx$&ETQTTCq41DzCz@3Fr_;Iic
zt~TzoeE4y&bW?mC`QgXG(ktSNSRVX19ES2k^yBa-8Q{m^ND~1+4*Rjj@Z-Q57(Wgt
zVLYSo<3JI{kHh6G6Mh_Q1pGMM#l-|a4mJXQ9G+$?;K#v6z>fnzKt|!m!A8K31HULm
z;m5(2@*CJ8z8>OPE7Pa&<3O5~GBo@+kUrhf^y3h{I3xOVM8x@3JqkY#ByhEl|CoIS
zKMrO$VF~;=@TyM2h=Lyn4h|QR=xsiV9+MIJ5)r+5)rrE70|&SFB=!~jIIvV(elB86
zCirnU9;LvK1EY$4UIxtU#srHaoEhdqFZQ|k+*+VZn9MLg{p4~E?vH?x1%C^R*#h`+
z;FS-496m&WQTTDFHYEHwj7K`2$DT*+wmlEy6Y+<jN?FHcWbzA5Uw(F4mG~KidWo6%
z@e{R}W{}J8lUeZNa6A~`$6+YM;NhzKFTfMIA8}c?;U^n@9A03|dd5s9&&7UMenN`8
zg`dnY<1@pr;kQ>J`?Z4HQ&EHXP~^z|LqXv~Kz8~OC_Vd)f^MIJjUFBNNg(@8M;nh0
z*>4qer7U`M*cKBadqY9@8%*|sIKS*?zg^Jn3zJ?LpN}rce#h|_(W685yN)dOviOA~
z`@Mn)|1Rb}10g>_pdSbJ>yQ_@07S_<5ScTeHxqn6_d^KgHcZpyeZ9!tWU0lR${AA3
zc(MG&u}twIuaSioOmc=5GhQqODB4I_<wdvyzT`EuC1+$Y<Hf@7Muz2UFM{iZSMm@_
z&lyw9c(Lq{psla(MaszYK1MrdLNOD>b7YbSZCXN}?&O(N%mneQOY%g$$XVoh1D%jF
zwU`Owc__)##f#iV9zJ5^>{`qO@$kZB>x0gDi9Ee96LNMhW&(IP{5cp?)2z4``GPFZ
zV3cz9EMmM^_yx(Z?C3@MAY5`DM`7<G#*1aHV=4C{rDU1L{@bsJ@nUIlEDv~*DzfZL
zmV=5IFO~}tH1)-vqX@q@l?-E>4lQDWc<ymLUuSrc>&er=RxB)Hf_VOr<cWBZr^#~~
z`>&>m3E~OmyS~ZwBK+1=@&#6R&XOV~h-Xle2c6RsM9DCAPD2qB!1E+Zo`s<6zn#gl
zoSoBL#CWmPI~MfcA!Okeshnj+j2Fu}js^X<nk+j~%E}_fi{)pI1^ss=S@t2zF-43Q
z%Wn}(_8<3gmYl-5bzBh>#Pg-&VgLP!Jgww8sfY>U;ioG*Z_t1FAWBZb%*Z*dhza7E
zp5#IQ(Q8D>ZS3Q-ikKjt#YrCYANO~btmb&0SHuKZh2NR|aDkR;$){}3C0dmwpR-n%
zX#tkZ!2so4p|w`RPry0XXjPRg!v!(tdaa+5t10DXt(1~AoEx{fHSr8;_yvkK<JBF_
zXO&*3u)BIQ9@Qobzj(R%9z(cf6kB$GZ^ny-&M*wiI4{BvVkI-Vupa8oc(HJwr(t=<
zi_9krU*hCE)|>HSIT=CI&%eNYUq+s{*p{byGeJBzIGzW<L%$X!!#Nhu^=5*2xb@S>
z!5*8){p6X<M*X%o6U6h0<M~5A?g8W($g*DT%>?oAQ<#zS0In&SAW9ao&TsZ+f_V5@
z%rpzbPS+VF2U5%*dox}vhd36DI=_~cT)<WH*WQfBsMoS?p9H(=ESI6tiyXrY)Y-`S
zyf@<|^QVsGLof0_WEsR6@$cS@7t4zXn%e&XJ;kqPeXe9l8Gdi3i0O+Y6E44hBvTi5
zXVmY_6fyBrne7MkC%>ch`6nBh=l5m`Zss)EmDAN%zx3fHH>ZcM%W9v`d1346NOP4v
z+)4bpuNSGH#J_MQY~vR(1rllID5tk0&6VZqU><&D>$8mg*w-&&3i6C#If*2BDQnT+
z*COe2IjcOt*9z+M7@3FoS|)vlvIRqZt)V{qbDW3!S}1*DWZuya-fwoo^fi5gw`P%k
zAo|edQqE2&4+Ls+KPxvn*=k-JYmj2*%GX%_%mPFAUe0*GhzaOx@|@;)R(X+?<l%m#
zoC$sr6U1{1g0^f7+GS+w&yk(v7coUlFC>{T{11_7U$$|wU&ItK{WHmg8U8+*CbPI{
zei2i|v@Jf(*y1q!F%W&Y*Dz<gU&ItKO;0kRKSq)15ng$A^NW~*{+P-Ep6N!%%z|Y|
zas5%lEGv1{nC%xa0djdizQpmMKTac0F~!dDi<lsu2M|p5$IWDViA?kSBBqGx?IaWW
z<9RY+jB(rci<ly&>>f@M`r~sly}~N(=NB<WOv95*=#M@i`fS6?>i&KaQ^Yhs$%Oux
zMy5MCi4OLQn1cQ|gB`sfZHAwO6w@EbvW!{E*w2gnA|^=g^#Pts$U|3DIkkQf6Trh~
zz-JIN{ekD>$o*uZ(o0UgU(6H<`ZUP2flQU0v4{IbOaT*TV=uf6PD+Ab5wFj$IE-z6
z5mS7>zke&5;qRP@spWa4{K4VBhQtB$J%5)03=Kq70_VV?Oq<y4A;1AR_huZQq5Vl+
z`AB^_=o1;o=WKtniMt>4oj8q;uPI&3qxHGoU~Ve)OS`>+6uKDWleRy#>kS}3#`$NQ
zL;B%o14<tX4^(aVo#&6>BR(JOxA*-oP{eU46I7=jSkm3Dgi{V#wt8Tp`xm)P`G4Sn
z#dxg2Oem2HkX-s^v0h#JcjTSr!fD0{3^XWHj%qS8f5B(-fr!huo@#dQuDC&Ie3&eQ
z)0hx3B;`eAXuylg_MQ70DaGu}@Tl9;{(x8ymKq78O>iGVDNcHqn9G+P?T&3h!=yD~
zJDjwyNG!!^y^0{v?!Y%tWZ9dbELp)Udv{O@s|pL81Y56tUA-c#7rs|)bdVRur?ZHK
zCfs7MRPg|F6yrC;gi=CE4W0T4(!T|B$eV}XZ)}UOYUc$_&5eukO+Hamx3sz?F?hxJ
zu|pOtZfHxiHa0G8NkH>FQC+{V8kXx8Ef}8|HDcuWVTX?%R$sZKv3UU!hc&=7!?5bg
zg>?(+8mgAI!4_bBWmPRV0{k~*w;a*(AIe=?w{QUr`L(P2_~E05k8~~g4@>B<S7d%;
zciTtpH2Uir>RQWTM#P#P+{n5h1~z3~5cgkM7epv&T@c}<bwNxTXI&7{vMz|r0*wfW
z!U`wF?HP>?<*k)4f<rTgh~A_L!e4nXsZ|IwSTHq~-w)QcN{neYq7Q3)iAZR0#0N3}
zn|Ko=AsFeRC9NWu3S5a;FlJ}=h;%K1*)U6kfK4tY(5jf<KN8Cq8>sCvGI2w#f^n#t
z%Bt4J=9YOdvodDnC{}!0UF+V}%XV*ARJ~#!)_vrt@m@n){XUgVEgdEAG%97VWJP0B
zb%VEmb=~6H)|PU7c^=<Uj?p6~jBRIjt95zZqD4!qr#DvDl#d)SYBa~oD_@SP)h~2*
zftn#L$Vc%sU1LlMHNc=1EvTfKHwki6DlEt>tT9$)%4?QZF7B{7<u!FHsuz{pI${@(
zwIUPfDbr0s$;~x2t>x?m7=vkO^a8A~x3dxVNHiVxmReyw2F9acUCG!#N|{NTzVm{8
zTVVHPLDkaA`pV`JBNx;(HXpXrg6VVS?>@hLjKu{r=FeR)x4CgibyaK2g59Q1PwN<%
zsIlE*jerH~%4&9G6ATqu%FdsLdGLSG8W=jd1r|j;+A%T)e1d&q=Mmdo4&zj{jcv_o
zy=i6w`qNk;s%mV*hO3&Tjd0LsevPya7R^{pHj1OWzBEf~4b>}JYupmys^juPwbHDK
zeIsi^f$N*viO=p@gDk)-!=;T4ixcK2ZH1Iqwp6v&)mNLf12aQqyU*Sg>uwS51L@ZW
z)-u>>Fb-zsn6Zgu>t1d$2bqvbTs4buXQ(fS{jj<fX>yR&$Z4#pX{l~aOX4)fs00O?
zrDob=tOl9OQ?jWTqVXdqj7rk&uV|KgBXJz5>iX*D#nlZ}N2Ha;>tV1PP=G1h^(|<2
z3r2tM>Z-aXBYz&RM;v$>UNeCsjI}e|zA+CP7PT+Hv_4p;QDbb6EaZJ?e%(r3B{*eV
zt85c_1xd5m*1-(ag{=L+L4H~tOqY@=&{EsXjg7sft`ck|Ex!e8&MDDuyvzjP%KC0C
z!?^*#2nR>pTx)S<N5^5YrdJJPvAn7lL(sUe1vhYA?aT#Xd^=_{#<1Sj*n++<Z&_3a
z%fof)^2{KiU4cHsz-w%bsbZM&s;sZCq?Nk{gsjyvv;MHwVT8?G|ASTJWyUUrg_SJ0
z22UAF>x`W*Ub)K4_nnO;4AfF;Sys2mYpH86v(9E*US+KBx%(v_Il=F)Ew0g1aZRB8
zA}%)=K3rN|+0fSH<d!E*j_DqSzUg3YwO<Cd%Q)@pTIis)gDh@3b~O8VYYuj$8`nUb
zTWRG>>s!hj8u57LE_+^iZO3<Bt<Cn2Gh6_hu3xGpcy_a+21}ZF3QC(#cCa|HXYVzA
zkMe!YJTh0o>IPg%VBOFd)(eaed97i?<m{WuYeh?KV{>bQb0Rr8HeEUMsMP{9ahz4b
z9<wtqIGuQ1Wtp&2SBb&J++WzC;ZKfP2lo5|J&);PuLm^0R|zYl?rzc6(AH9o#}{)8
z;3C3>YB{WoE^Ecp44!H#SMWYkzI5#9N^^S&Ru7j}Tfd;?()Kq1b7`^<Vw<!E7!=9@
z@8A}<rDg$H^R!1uV?57YYp}d|KL{8B>|mViL*_=t0XyK-axjkxn=}2l>8z|xu=S?5
zY!$7wzz(wV;d9eA1Uty!RxMX(2g#;5Gc9<<+O*|CcbTfe47M{q?I|SK4Eywtm7$Jz
z3qNp+<-D$GFxKHyi;0T@H%l$nay(C%8ELF4+L>xhwXzk#YX~018>*`9TtuCka3im&
z!}Gsw6fQE@#os~0)i1o3*uN4TjD<;rVf(5TFr3PV>l&<vAC`$jevMDFaafdkN8<4%
z$<+LU6T&BkPRf9Ps;S!}qLMEwJfH7(B4g(do8x8XMdxJu-NJ=_4?i9%@_YH)_}k(?
zclzN6$guY@_r@lV5Z(j@kC0y9xVTW-&S<`@2^)KPE}bu?_|nI2UuJCT#Sf|PqYcBp
zs25vZijy`A#{k{I7hK%d<qp#Ar*-m;hc#r_ZqnOS_Yi=@^u+~ne7#4zg)AonZ`1JZ
z!suObKG6OkKGzw<%X@>ph)5hj#7p)a6hBfpML0vqxABz2PhZ4p;S%8r;nBj=h35&W
zPr!UX5#A`|+k3`8EPPS;rtm}Ir$T;8Ab+0F=p%vdFPb08nO-JbDm+qny6{5bO+tKA
zHu)YBt`{0RERgpv(YaU&ls`o{TX?W=iSP*FDZ&ed*9h+rJ}i7e_?D2{&{>X;cUHu%
zLSt72bgAgQgxow$zIvgtn*#be(Z)Us=%+<Tu%yUOJsaXE;Z)&VVY#qDc(m{?;bX#g
zg`Ww-c*91y+^$3HCmbm}Ot?~bn(z|g^}@S_{Kic=zZd>V_=PYB6Q1eY2!{%H7S0kL
zBwQlo?m^}|O}JKgqtMv%K>E|75671w@*BGvz%xYuSa_rGap7-;?+O1Q?1v9ylw<5*
z0H=xGTewhY>{=lGIML?`uMplQd{AiYQh@($(Vq#8y$Qs}@fDBd8v7E!38JYJ!FX;y
zAYLPUQ}|b*vG0KN1Mmfce2axEgsX%n2#tM0@LekUN+EYxGyko^2ZYZGHwbg_366Zd
zh1&~f2@eu35uPTzNw{A4iLfWGd6YLnXzc!hK34SALSv^7@qZCrfNLc4?Ihe!Xzb%5
z-stlKf2H_$gxQE=zG1?-!WQ8L!n=e<Paa_(8*G?wfN*zVz3@okslp3|R||h8{FU$-
z;cG%Fn^As=(CDRut`mKx@TbBTh5r=x!3~A^ONCWJqsNW-^F<rIY|yWW#?8^TOE_9+
z^s2$Px9H`<lY}=2?-o8Td|CLO@bAJ1?uD#hp>Tq5rf{jy=qZEm4$;3Cel6^ednx7Y
zE<8YZl<;!luZ4dScEOF7`9=#56xIsQ5Z)?$QTT<hFTPDP|Bk|OL|p535l$gujqEMl
zPk1m9`D#Qj5jHA*rRZaX$1DCU(dP-TR{ZV42NeI1@G&Cl^RCkWB*bmn#N#$#5X;9P
zrj5aY!lA;E!ZAYg`~tb9q7M)*5LO8n3mb(k!qbIk3oj5}BD_L)jgUJC*p3H<j|-m?
zz94*A__6Ra;lG94<3u^x!k7@Z4eVRCx`|BZL3I67!TUUDOdDf&uSn_NfqrxHeM>-%
z`3I@w{C(1KF2(q`gJZ~J2b{P)nmJ24Z+J=<l{`E#1-!X9F)fluD?%S*-MGW0%|=8}
zUNPjYfB>>`J~??@6D|*eUUeKN=94>IS_2|nm}yVo;lEEH!UdNgEm-dPW6=&IvRuZy
za`}w!@*wEFhm8UW26VWzBR~h`T{SM%FSs2i<(-4D%R>=S3^=bB?r>>mAR;L5_JBOx
zZj<t^K-lG>j5y@I(m}smhP0r(har#S#P;GgnUr@k!jv}xCy&2jZ`chiPzTd^-X(N=
zmu}y&j`Jhp1DK-_6Nq!j9qeZw58@2g?>B+=;`WrR-}4CLvAzjlj?#AWTwf3a-QX<+
z-&{n-5s%xZk;i^#nUI$}?j7cNbCOi5Z*fac<9ikL+t2~ujw2_G7?(&Lo$EM{8^5JG
z&JRy81*YjZf8I{V*&BFSdDabmS45@hyf?PB7)|Fre$r9`9p~zbYmTj|{QN%XIIp6#
ze_#UGehT{o5XhT{9=XKzVxWQ0ac;~*A5gC)rQ<vRb361XpYxMC&Mn9sD!{m=bew5G
zx}A>msVF8i2f0%^&d*SCR%9<q%ZlEGQE8{+ydD<>r{hf9nNG)<`mt#`&fNLube#Wz
zMx}I|Kg6656@Wio$GIme;)keZ;&hz9L@S(*^ZO9Dv5xcIsEyNcrscTKb)3hd&H)|g
zzvEUI)N%eA4R<=uS5WvyI?mLKh)^>sbT)XMjx*f`Bz2s*Wq*@8&io@2&~d&UwGQYw
zzk}+1Qyu5qAu*}rOndwR9cTJd4d^)cAequ}=AYAmj`O=1n1GJ+SFBn}$C(}s0y@sa
zSx`#Hc@*<*Qpb5QMm3=0{15g)K*#w7CVvwh=ZUCVO2^sscS^^35^I*yaSpNG-&)6c
z9cE=x$C*1p13Jz|^Kc^_=hx83|GADcH@0rEj&l~9n9^}R39~bx<IKO_o7Qpunsea0
z(Q*Eg!?;Nu=c_sBDIMnnaCHjkIKR$HrgWU|B6CW|`DnK2yU=l_8rNoYoF}l?13J!c
zv)s+-IFIL43+Om=qxa@?oN1*nsN<Z;@&Y=}?~o4YIDg224d^(p<N6KgIOlTk0y@sC
zm_MN7%zc|d9p^rn%|RXKJ(wQQapt;8({VnU1q5}R7cnBJ<NOgt26dcop^Wdhj&pAg
zlhbj&1`SB*IGbxpK*#w__E12_`Il_}rgWSy#PDod$C;*ZgF4Pfv*)%<$JxizUr@(6
zpY!PWl#cUy&WnJK^HA10pyOQ1qQ8NT^GvofpyS+|<!wgCxq{_wR>!%CjScEJpTVUS
z)NyWLnL!=rlexHpI?lJT6+s>6am*6bai-PX?@Gt{2=?iBqvOo0PEyBt0{iNJMaP-%
z<^wv;f9Apr>Nr#J7&^{;<+$yQ7@u}J&RMAFs>Frpbf@DymQR#kpAQig&~c{Om~<WI
zn~^hJ$9V>M(si7v4V@V_Y8^${-Ma>KoO^Ul>Np>QqOyB-P1kXbJKE|v7j^AQS=4cc
zMFlUrS6Asc=f_V)g|oNmDjny7IL+&1_jde+M#s6>kv+XE8vM!b({*z?&Od|5PIR0X
zVQP1x<NN_xHm~D+115JTI?jBF-I<Q_&(S5F={Ud1Hhl*=&VOZ<JJE6Oi<!`gj`Nck
zrA~C5D_G;r>o^y%GMm?NE+I=NI?i1&13S}krZMR6LdTi^ZadR){t}nCPIR1iW#?>O
z$N5>#zs>77|C^QBypD4}7SxH3GY$E7rsF(~Je}w`)8Wx~q2s)W<GBeP=LgxIq>l3=
ztkouToL|9(BBkSe5XU5`<J>|iNge02IX5=1<NP^={l_}advd(~a~)@D&~>KcJd<P5
ziH`FDY*Z&Y&N(dWKi6@dL@}G!aXycil%$UHaje_sb(}Ba;Q!}3&iApT&UBoIusb``
zaekDI+@y{(-FXFcoFCzZtur0xXSotmI?e_7uhFTF^9=T5O2_#t_EJj6`4_B3O2?T#
z5du2SG>^2!I?k_9a%VcuE6J47alV_C>qN&n!YrNWIMZiCr#j9?eYrCo=Maa#GacuC
zEUq&h=Z|?&=}gD@d@`kUoCk1#JJE4o&8tQyI?jJ0PiH#LSF!BxM8}z1NIKPV?#at)
zXFAR&amJ-|oSWFuo#;3ha(;B8<7^BHbf)8c9M?i;I?g+C#&)LTOxsvN9p{(PDu0)D
zI?nIm9Wr&CCk|j}AfMTBS{>&}9q2e)edg1_b0Ycpob69Z({Ub9-{$$HUHE9tkC1;R
z+Y<DSKegK%2-B`4Kk5wRGq*p@XgePWdM})V27`f?I|mzW=fOd3=OMoTItn`mVzD^3
zYCGe@O3&_oC_gunQeKAB2&4WBUFO}pk4H}x8IFK@bFc1xZh-thsO_B6WgZ;RWgfD{
zy3G8r?GAn{$AON-cQd2QJk|vFA(Z0WlrD3B!#0mF2q$%!iKRF<rOTW^8g!Wn%90h#
zlBUb7dhr{WbeV0v_I35@Oqbbwwltsey)<2B2yB0_5NJP#iOLZsmMR|5!J%A1o#`y*
z>WP!O)I_RnXP|sysR^Hp3#~nh4b3oa4?0R+pac4;418GGs!P3P`rqGQU25YZ9gFV!
zsZ0H!w}raY!`o?7cg+lC`_QLeZuP0VLb*Ct;;3w^Ox>dg)Tz5bo!ZAXo2?quo6(K1
ziaS(4Gdi*XjiQZoqK)bbm7A;vbvu=tH0_YF0gb7xdelY*c^EV<Cbcxyv?gFUqPePe
z5;pWN8{0ChJ~3?ZqUDv%HN!?FhV8XeVpvT><1lFd)K#?(t6W-F3FX1Xh^%RAfC_M9
z!!T&95?c^Qt+6BxohK-XEjMbcKQKM&t@_Yg^`V^^3#ZD~PLZ8jTEQ#KR()uya(19F
z1eLsCKW){LhJLWS1KA$iNYj}1PXafyly32VRZIE@tq=VzEMJ(X(XHCk|F5*C0}pnz
zfnYU|X@kM2f^V!)-R{!j6mW5Q*{WL|G`sWz)U7VxszF`7tgZzQ(TP!G$Bh^_`VhVY
z!JFbV9csQbaYrcvQ}c_C&paV=V)&%c$y@cPUC;1E5qHg}j*!th4$|DUo;pHi*Ljfc
z;e8i+)aL%ONj+*@w`5EuU5^^^IQVLDs~$D{x#DdR^~kpBQQLmlsz+`6VXGds?T4*;
z)V3eC>QUQ%*s4cu`(djdHTnS`Hk}^z|KN)pX`@dKyq+}ft9K~=F5&%(e_Zra!sm$i
zqW_W7KNa#>h4K81N8~dr(R?5Ta>oJbp~C;`de+?j!1fLj?kL<zxQlR#kXs|je~7SJ
zSSLJO*e0aL3;B-~o+><3h&>?KyPfKPkcQulPX#`tGQauMi^t^eT+bViuUqxJ+3Wmv
zZx4Rw=a+BnUoyvNp##S^0uc;z40({RlmQ*?Q~3^{u|X)A)-*h&&rBYkEN?DOCmTU*
zQt-Slv2NYr(q<zfC~r07T?7GSWnG-S_IlopP}rT0`Q#2KuK^J*%(UB}=Y44)!UdNg
zEm&?5^mfldBFkmGE4RI#_g>JWP9WVKPF{OG?`y}W`UQK6lJd?$*yW*&#x2zIzB3??
zYS*rQSG1G23i6)qpkLbSc|Qhu94EGSb9&x$VN`2N^t`{^e#`W{TQPw+*WAH&@OThs
za6Hxr+RJ~;uD#DAjJezdFvnGp$2sW^*SEw#H+bv8v?Y4p3CzDO(er)-_1oYI1-f#f
z=e<*hzN`^xy;$2{=gWG+xCvveR(M6us$FN7`PzR&(Y`l0DVOwue*Ep&mvxr$WxcT<
z>*|UP6<$e6WfeSF(|<KJ%WS`d{fi+iFB3hx2gSBKpx1pb8U+u^AEUqFqk1+NLx<w>
z4gKv|V9v;h_GSvaK|^5Zc>F+Tdl6H@(SMQ3irh>IS<&MVnbO&Qne5~E)4y;sQbO?G
zM^)?tm^CYW284!a$_uL4w;?JLz7xNh*<kWR_aGjs*z=feDq^6D&2Y2^@l?fL4I+!~
zrs<+O`v7uZoA(kTv#BZ!Rcyw4Ih=t#5XxPRK*-CZyXi@wV?JeG9p!3<JHyy<B(INb
zFeKbfx1tZAip{K{wG?<u?`x2jAC830P1MhtiyU1T4qc8ARI%A11vi41s@Siv4CC*3
zWOs&9hTKit62q|%Py$r3EtwVj5i&v*+md;)2rh|G#kQn#H~pp&REUn^jXH;S?~ies
zwxMi#PNpjMNx<0ENPsG~72w78WgT}G8IHZc)Lleo#V%)Q6Gi65jH2fxkp;2i(78~>
zwxSASIb@z9vM9D6+fgdAI9ATosUqQSdIL%_?xtz;Ew+rU+#|=>e?zaM$Eb=;lFmtE
zr?HlMnudYSh;=3VJkfABowF~by^ToIWVoBY7F9E<*i-|v{e5URhB>A;v1a9&w%*~`
zF%(vrO&xrAVvVt4a5v4)GVZ1$VG7PELo!d55DCu)0e90C5JpvOx@C$z&AiLHGR%VV
z*o@__APf&@UBN2kpept!K)IV%2DzJ7#pG_<Qdu#2`+~b^+@&BpFP4uopo(qDq`PUV
zTV#|J#Q0zbchfd+QH-+zs@Uu$xSNhWL{Y!)a~_5yqa+bKlA<2%V~o6&^pEvoXFm~p
z%cKsD9l?QnGW*|#OuC!41tr~0+Xf`vP1|xO#vWt2&vy+)Sx{+gH;Q_pYj;B?-A!9j
zGh%d_4pnTMcXn(qlCR|4Z`wOIHh_Kkdbe(<9Q+{1j27WrdApky9S}R2L;7|;S1{a7
z$BZY~cQo1PZkj@wwTJm(KlIq2Ka9t?^g&V=CiSF4L92?*-ihyyIJ%p*mGa`fSShGt
zx0xn{;~!YM(9&7)t1P{(rSsy~vR+Wdw)qR<+>J<8?3;0?qr2&cnGSc;Hho0=Hqvl6
z{jf<N9lw=B166FBK0bao)1it@ueEeHJ(uZF#kQA{()i;nAF9}ve@2{!{HTg;(`Uwi
zM}DYcziRT&j(<vixSO{8bK|>_hP!EY4&6;pW_eJ>rcn;M8Roj8DmIsraW_4j5m3eE
z8ZqvsC$U7RV$)QfaX0->h@vX?2y|Jf<c)}R(G6AXFAN7ZYDdCc3U-iwf$V`nG9)Vp
zCMqyS!WV&|(0>9koS*?#M!E5P$S^S<r)`P}`QJx`x%zV!n#GLE2iIkZqfy;@HXEwg
ztI@imLgX;2*p1+bn`<{zu}NT!#|zm3P{p=A7>+MyR;XfYMxaDCJQAk(BHEWRs@Qi^
z)R$z1yJ->>RmaH&chi>6jISjPRcv#wEy?q87<dBAs<w4EosVve)AJ=&u~&nGqS{D9
z72A$uI6j@Vgeo?f>28{aAE}DX3j^Iv-_CJ|Dz<IK%=kI18r)4c8+mi%tH}>{(?^=B
z9uQy4bf{w61y>tClj%^!wscc`1IvTEX-lt&@5FSdVsC549PXyakpb?ehnonvo4%Gc
zhAK8|5GuLckJqwFP{pPQ<8GR+<*ABoBj9d&e{w(-+eX0MG@d|>Dz=S)yXl=70aa`p
z0e92WS#P+Twx#^W_i_$_RMyJ$X)jB&QihINda|RPyXiVa#4lnKpo&d`eLj?JguCe@
z47~zsieMmNMD_7<R--mtNTRK~>6;PJn^zsGVsmhN&!HTsVzX3R{{1dfk(YTC>gz|s
zj4Jkd88EXO6YL3uBVjJ|V*js<XB!dosfm9Jzd4+PIXS8TRHnzU&*5&GS3Y>#qiP{l
zv5O1|chk?K0eBuOML%zQ2O?9d*b5=0?*>GzN+gi#B~E6w60e~hkh=|9KvnFq;PU+_
zjnh!gdN9aH_;CF8D$2g0Aoni_#n(Vc_DuzaCqoK*5pJ8k?3)XEQWb;#qfcb!TO4h5
zt8XpnK`GR&J`1I1|J2b1MtAx)M;7ARje2GOtRO;5oc;X1Y}rJsq{21N!#7T%p`<ct
z07C;2mB87b74s)|W4-uX3Uf(be^$ny(t~w79rTHeV}<=v6UTcMA61Q#%GB<rj^}y<
ze@98vx~)M99Ptgp|0(asC@D=1B@$+DKn>+%Fh2;9p#B3jlrCN_lr-=}+#Na_6Y(4p
zm4iN`yn)e)TTKmkgY&_bE!7U=91dms{_fowpKH9wp{{w->=1t}$WK)eIQ*rJ(k=r%
zmRgWh3=w}<@Mk&CapdooR4x%m_a5FLRI{*$KPb<Z-6LXT{UFs)Hse?iZb4IBAt!qM
z(|qPxXM5=m_|RqP-uDnO=vynJaO!vJSZ^qpd~Y8D`8TDE!Y3Ly)+4|m9K^O7bXn%D
zLu9*yZycbELQs}0qRWz|jH0XsCW~>bXX~}Et5-W^l#Wz8C^&coX+E%pyq)p8)lFWf
zuKm8ZsvU69FuV$L>VHYKW0U^ywm^qtc+d?Vv@-f6z1wZl=N&u=_~naQ8p~@d8{lnD
zE+dRz2<+4hc!84Jly(kv+B-4&maf{&R>h6|l<c<WzKQ80$0dxjMB@r_<fxH5B?dQF
z!$nU^^^nBDaI83N{IG@1@K{lsXl}RD2%G<_n%X8+!JSO?iedF5K)2Sm)h`78FKG!l
z-+CQy@T2RGa_3fqo`>Ye$hr)~Mq1;~%K0vG9<)+@MHe}AdsDqAVf?a`w;9(S)>#tS
zjpH`>Yl3?mcwMYs0VfBQ&G7LDKa7os)zK4@b&HbRDJma;a9Lzrbf9QBdP-HyI9Muo
zj%VmO&N%pS4o2iGhK@#zC#Citx!9tVS3l<*1&A6Mk2yvw#<>eJ4t<iYt5_AN!XzE>
zweuw<w}Dm{1HRs<pONnP&^i2poW?eEwtVtzJn670p6kH6$mzf{i+mQ1;8I!ad@QCr
zjgv}<{A<Y{(sFbc{jb=4pvKuEhTl3xvR=`uE1T2YD;Y0m7&{InT`xIrNdXUB&Z$d#
zpFw7R2R&w``Hf6^nlaNxp0~dFHe-8bv@VXE!>N?>Cfg>XB2#YN`4~rI<<=)&V4FCa
zV}0zUd_dw_WL><0Eihw}9^<rV&^1YCU7OlxnOs%Y(O%LAlkr&UoX=oE(21d0jEALM
zBGNU@VI6GzHw(9}zNxLby1c0slhXN*l)KAX45S@3vwD&XrM%wwEi=yR(wz>KFRNVI
zW*i1tA3n~xXnEx#x|5QlvotSC?rM>APquhz<3hOn4Ad*&Fwb$<RaaNL-FeuXN_SP(
z36Sw{Xew>hniiY-*lZ~mXbtt1OEG~1F08l;%Be7gB@^&06mSJ;gxc->cHC0_vgA>Y
zZcLNzfa({vHZHGnS3P>vvt7xV<iW4!&WXXiFYIHy1;Y_&Vk$fa?<$YM33vdls%~k4
z`_{zxVQJ2ThkV=H2p;eFvK8MqzV^M0qw@1&=G(G+>f;mN56S1x4zA+nt5=f1lPdmz
z29A*Vf|rU2nJ;KT8h^?HN65ZfPsV(gdsW%T9r^s}cx~cwZBu(wxpK8PmH#TZ50$OX
zz#9yXG53vh74{JJA|i1B5nm73f8^Uq$oD{`oj)Ib-y^+`@Ic{WVS}(uc)aiw;rYTV
zgg+79C44~mr0}=GzX<;+?2AWM)?>JEvT&BLLbyb@OnAKTa^Wq)`-OiKVlf!``TT!_
za%d2kxPx#P;Vj{SLcV(=-*Vx}LVk>5JpVNj`Pz{9u#lhFNPi;Cz>5sh&TmgbwDZ@q
zK=fh4V};I7&!eJgfS7VV6^8hp33NB%cES<DrNSeH7Yq41p80+ud_?%7@NMC?cnL$k
zVL}@3B|S%Yh_GIGwD3&frNWzp_X(d8z9#&O@ZZ81COXUMBOE5=OLfNYDdfjA(oMo+
zh5e&8exz`Ua4%uG@F?MF!b^nL3ttq{@+-^vOc=q20n$B$1B7FQy9)OeRtwvNCkZbU
zUMsvy_=NBk;RnKh3wOsgfaM=3JYV=f!Uu%8IhJo5;r7B&!g0b`LR#OT-2H?LgjK?3
zA<d?dZ=LWK;nTvu3jZYx<MPY>PFcb{BGUQ_ON4`okV{LCOdltlsQBGP?;)J4_=824
z3!4>xED`0>PBi6SDa2(bZ9kT|o`SDH@dJfJg+H|Ya##j<VV!CZ$h7wE&g&A|Tgdn>
z-~IkG-nzE#KVz@+4WB&*0Wc(ZcCp83p##Uq=Ld#4hCIl}ICtREY!2SrvCO?vLt(73
z--+`1I*~j)NzcXUWFzP;!g)Q`fjeB<Y(xa*6+zxi%n{0CU7Wo3`_E|YnDfaUPF@2d
zT$pM5WBvWvF$L0=ARH{WBH?*&AdclS-j&;a|JgLm+XT|x;mSG!5kYyS+u3zMd2F_m
zcMifX4}#u8$SYt#hf6yHbWq;hfIM!{aPqD|*yW*!X2`p?gMPUTX+e1vkmtq?S(5T@
zMws&4*l&Z6rq{bkp){uRSu4o*aM70SKbzPqeZLsn!Q(-k!TQyre(V?aA09!I^?M#+
z%;hG4IcnR<W1V;q1Kr@A557`F#u3l&z$};YS*BYX2zoEzp?4w!I-EQ{^9K1=Y`4k%
zXJfvRpOFa@#*a?$=zRa#;8~_pX?{jNx?}&cJ<E12d%f(9J5H!Q`_|C;;Zq)|y{as7
zL1x{pb9SrsF6ebx^^Cl8axaXXUs`t)9(KKF=e{}6yDBT={80aar5QiIx6Hp_px-*}
z?cR5nW%tTFcY@cuSJs;Dy^1aw)~k9(_L}p{O7L|wbm?s~t}Q#YZ2z*V898fut-W<d
zcunS7zxdSyqibKCM^7exv3C)1yW&W3qL`r}<~L)lcaFEc_iWyqbIQE_q02_r4z9I)
z{5`xjTwEKVe+v5A0R1uO_XBjnm~e5y*juK(^6cGZ50&|ADfz)Sw)N(hc?0e)>+2m{
zw&K7852R#YweTm0i^JHM{PDB<mt~>GFVD+f`?BH4F;v9Vdi{3c;!`8G1ukdC+Hf)D
z-~PsQ^zogL9=dd7t!<lMY+Et7;_zgQZAWdzPm?jWCD&GboQ$z;dB37yOu^Xurv3KW
zUA*1OE-AYRExD)6+rDtUZO5SEV$Z+q;Ii?>t}PX|O_M9;xwh<4=06!8cX3&Gt-nin
z4eGgm?0dPF^jdp<*;?<%GpfpR*W|5TP<udS>>~J$8NW^CiCI0@mv}?G+)H}a`V+RT
z*su1`iVJElt9YrlVASgs1v_~|{`PF{+F|~W%Wg#OMZI#@gi4A^W9xI*B6qEKUcU-&
zaOV1h5L#H_5BArut-Z3M%dHddJ*VvAvMb7NDEsKXthL(}zxqvkcm3S=E`Bex_KC8!
zm>oS4dJ_F{<a-mnytS9V_scTwnS2`8db^gx{<~NLc@<c_r)hx(0edFtyajtEX$2H}
zCf9&5v?ubW_Dp8uVun4FS1{!iawYdn(s2X!Ojcl-W6vc2tflr$&Ok9C`XzOHCLhLy
zA+=|67*i(TCw<Q(9gO;+Q7F;vnS2~_+@8q;kh<}n$pI+d?U}q65<A~B`CC*auxIif
zR6Mw6@=XfVp2=c{H`+7#E^^pClcyuy?U{TXRZZ@h<X=v>ujzQtBsVYw_DtT2S_k$_
z@-F>N_e>6h#N?hy{{0Q?nfwsV4eXhGiezff<e$l$+B4aobxG}+G`=`ednT`8-qfDS
zbC@@^XYvDfMqtk*Zyl*UlYeESQ+p=MNe1>z7GuzZdnW5iZ*I>deV?TEOq%{q?U`K1
znx*zkK8u<J_Dr&3-(b(=)u?K6&tw}Lnc6csfYsb+&*W4T|1I`R9>jX3_Dq`Hber5W
zIgiY#J(DkyOzoLGoMdXx<U9^*YR}}wtaWP7<Vd#ZTke^>m7-F6CMS^G<eo|F90=~2
zY~(1V_Dueql}zoK97X2Tp2=FaD79y@ngxBUJ(C&88Q3#fNx6YNle5?vfjyJIVmjQ{
zXop;U9SdHZk=!$R2^$gEGs%}w!9A0+$sgD=`7WCk*fTkv<puUk@+DGm&m=ds2lq^N
zr~JU4NwYgPuxHY2j}7dZ%wc(fJ(JC(1A8WE%sIGc()bh#?wQPIg@St~KVuDodnO;E
zh~S>d8#t2R?>&=zcbMEWc_SK-+B0dcC4oJY^Vqz=p2_XmA)DGWNnhisJ(EXs@B@1$
zPh{4>p2^E8ddv1qPNAs4p2;VfHLz!LG#eDyGx=AJL1541JQf|;GkHAa1@=tx<#TY)
z<nJgiuxIjRmKWGFIe`3uJ(JroJ-BCbJQ;#}Cb>l|ZO`O#as>BGe$6t2dnT`EL~zgK
z|F9KsUz6N3`4~BZdnSFh`#ah*8K&^Sp2?rE&%WKBNnUl5dnW(QI&N~$<XK?-uJ%lR
z&Z|di&*VcaIJjr>4@k$J$?Z|(wzpw?+U=Qq1N^HJYtZRlg8zQ~L<PD8dnTVnRAA5K
zI}qdcOm^W$Lc4J?66W4RyM6L=gm~jk+dkO<G2A|RJQBHmvJLg%_DM@`w0&|Gs<XN6
zlQ~Ss_DR0@?C1X+!u>;hyMOX+)SHL@Bp!}Suz&JUe*lA%5H|s5|4WhAFZX+#io7ck
z!51j~;}lWh_h5YzkdTG5|8e;7D{Un8c&J*@|3t9+3vDECWS8R{@DFCM^4(s_fo!f{
z?H5wq7wGMma1Laf{TdtjXM{K49C#}_)L(2P55?>3p*ROMt?>L>8#f3N{(=AEgPImH
zt`{Z#2=7hma1Nr;@jBmZ=)_h@kB+YfRaRlg(GnY3gNT`otY%aZ$7={)`}Dy%Xu0Pf
zX1PuWc{I*}Xqo3PwXOI&BL2ikZqfGZZRBBiAu<)`z*%SyBDYzC9P9A5;9Q&oIcR=^
zm6?mz0$(C>(25bB-)Q5OBd!tWAbi<IT%6Up74(fbF^@QJw(c$EKGh%g-coGk9hBGA
z@8*|gUN9|>+jZUEQnSgo-QLn*9QT&yTf^?Vcjxzpfun;Fb_41l#BtAVFe4@oFIGH{
zHi-4ka3PT|vk>l2<i#Q69sLG^>Bn%8uy#%$53F_1O=AdQ6>Rb#EB2Zaj>2h;oilV2
z&Tif({=9RqU6nbyfAP7qGmDpd{njzQ01Llx<Fu0SI;PZgkh;?Ahg7CCbdU<UNM#DO
zo7ziWVN#j$atEn4FH^qgAk~)36!vX<$u=)jig9-HmV1H5qUrtCoq_mAHkp$tytkWv
zYVlINgw`;gN|_y($rKJ2x*k;v9zN>IGwtAY9@~2fZj|<3#}NCQrSBc6I7f-`qdQ1L
zf2?D?8>4plP;a*QJe(a#WxVT+jdQx*C}4epy<z%d{U&5G{yCQx%!Rrz-u2<e<)!+N
ziUh%<!#>2PNbtb?KEd_k{Ip)2-$5^O9|8L!n8sdYyz9kanw?YZMV{?*a%_TgYU7;2
zUYsB7kF;KFmv3FL7t?aJ>&15Ykjh?s6(>4|z)8uA!2I-0<{kDZI}ukK)0uW6p6g|H
z(1oR@3)9osg^agdn4XsE!pl&bZYZI>RL0whxKSFKl<GpHZlVh}$`|OucDd5JaHD+c
zLS1=-vyfr4l6`<VOhhthOsF(7&fA~B?!@)L^eWotdk1C!c!s=|qt-DHHu3Wb2@^bU
z2LS(7VH{=?x$QpWHHX(RFxe7W>lm13iM(|Tlv$!+9Rmw+;_6ZXScsFNh)p;%5za&t
z8D5#Bv(_<uOp?wsbDA>=l};_o{m~$EV4Te{6u-PpWq3_lL^d^o+f`;s7K6+g^3J_+
zl@p;fBn6L+u8tX-=wD_Uf%8zDnYg&OVa_qk&hFx!yH92bH@AgG_2;T|BaoJGI1*Sh
zo;`y(G|QQhX`KB<9jBx7n96zH5r@4&F_pK!jyUXUa5u+}IMQ#B9dTG0?k3q0hpmUZ
zQFg>(Wnk>g&2m${F%;>Xhj!?~Zc64shlNiN&E{V2=4LQ9HA#c9so5HgwbS+>6qA#Z
zyUxvDXxO;v8}eFHa~DKv;)1ZVmKTdnH`iTC(wb{7DYiS@U4GLN++21O5VOS`!HWW_
zfTe@+$NKRz%wc$3EYtYhb(`Thknk|hkk=Mo$G{7g$Xdt1+m^^%$H3n#QLv7IuW<U_
zzJz=f=6eSbI6LW-MnP9k(t~kk*@c5?Olmkz$5DZB6Hcso!f`l5-m>sI2F|xc);b2R
zu|(cF2KcHFYz6BWfVL>I??+f~g8LI*HNk@kJTtu`&C+G~Q=D0rMvX{u$~q3-S?|Y*
zmJ!(Xs2rMW4pKTm8w!w&C6B$dAkOu+xg4>-dFJxk1k(e>ypS-0eIE-%qDpQ!(xOuX
zlNOyCqO|DLVCACSD2}D}TgPE5Kx2LHU;<CqZiekxnV!;ERRlN~Zo+BW!vF^fb0IZW
zm`bU!YRfWXb+^gUmbZ=pJ68L06u1{M6DyDXz_1+^L#K_3<w%Xn!ERJcHP9Y&goS~-
zLtgsbAun)uxV_!ofq#?CfqJw%Fto|z8iY7xnciilJU4u}Sa8T5!HNG+1g;^(68OCW
zv4pp6Ea6=nOZe2r671rdOBjf%KmuXB3C<<#VuJGsvrTXxb_`!0f|u7BKEt`{L5ev{
zT@~H|$c}J4rI0eiNSaI7%>?IN1}Rq<p>qjWo8Y|ERme79B5|1x9_>r0fJjaj^a0`b
zCb$pb3lrR*<H@Rnfwi{_ZtkWEYhTpPh(Oy3r6#x^VTK7VAW#sVM)o289w(RyeAe>K
zyD#vN1C>FH@BZj=P1_jz%T?`rNWBKModme~j~b9%QaRqaSFJifBj@X{w=p;C{wBkI
z1P&rDSN=K%Dr`J~{eg!gBgS36f?~K#KC<itt`Z}L0o!@|xkooFL*6FGn^w&u%)}Y;
z4)@nFV4u$BRUlY{6J1SMiZg^-tYd(tUJy@Mi8F$oG$V&6pV2bBk>>e~gB7fzTa2z5
zrqA$$8U_wNK=Ca(F4F`~KnzKkm<54Y$+xazpc_uyMhFQP&k4@4GfWKFk>ejQb7Z=J
zkn`^XoO~5Rya*@SMc~k(qudB0mIJv2GRe$>I1d>nax#L2z#<vl{@@knRGeVreCcm<
z5Js3BErqEH^X-T^_$K8foVViCs(spI+{Yy2rx+(<aHN(ls}MYb^iQw?L*5`3>3^9Y
zGj}NPVhsFFG?TolofkAUH!g0jtWQvPt0ggb#rUy97A)Q}pJLF>8`jX+P(7>~PJ<Re
z#b{~UqUr_pl~uKM4b}e@*)2!3{D*SCkIJ%E8w}(1zvBW8A3wZ^nNOh&*cszT3Tq?&
zwvobqkv;<>-TOqkhPoyq-9wFuNKPm(5$QT0QW!dnL_s2w9m+vW?}#5-0wQy}NFnkA
zyPG4@$5D|`kM4!tBblH>nf)VO4VDyw)sN(biY6u!6NlGKoS1;<J&zlXsE57bkw|9f
zz=@HbVClw!dxlz(o<Q`-9`KabEz<{MBGPSAB(E<bw_{8qk~ch(8_Jmo5zEM05-*J8
zX8IFR(<2gzNHmibrpVk`k)D$yx!WSDA0rZx+~HdiGYc6?n4h&l4GU(`uN#UujtN$D
zO(ZrYlG`WAxzcc=QZZzVmQbA-HA6C55Zf^lwbf^01f7$|$`qTn6{E%nps4(bk!Yyd
zw5LbB2TO}&g;q>tT|&8uNCE3}0Ej&bw;*h5-;@}RK8dln3WhV-G<=rnpYD=}MwCW!
ziy?Kp9+Z#%Ged&@%VLM31*RsP1glpKKi~k2Z0H2EC_A%zq(>;0h{Ras9-(}NLYdq3
zDvIPlRtQ~=k*By3X2#?W#K4<gvNI@>xub~}l99E}4y{NW$6_$-R!%6J<+0z)AVzXA
z0(~NdCIb>;rUVXm2T_<u5kIpBSVCv4YTbBjBC$Qb?a=&u)hu)vmQ5Cy4HpT6<1xnu
zbKnxg6N!v4F3d^gM5k0Jh2?Y|<1~%aa;o?R6=stvs8nJucY4xJ|JdqLIvr6@+P!J&
z!%e$F8~9tQn^T$CC;>aYO{0SBl%l8AEoP;D@XF^@8#cO}R>60ATQj@5y}LT2Tq#9y
zs|9Oyht021$hPX2)MO2)mO9;JXx=a4&?YsnQ|jsILtNPcS9<l;P*kQyvowB}FLJ8i
zMv>g<2D^DBm0hP#UR__^ytuld>IkoCFRE~}f$-3014kH5<CKQ5RkGbk1>Gsy8oko?
z)(g_Kjjc+((Y-dJQ+lrL6!R-#U7)UYgx9opHJXNgt2&H&-sQ`yYSCql3#o6vw6Vpg
z+b^nvLVaDU*IL;$oueTI`^A;@^_6CMAY^sGlREiQ&n{mGiw8lCZmUb|RD)fYSrz?u
zRvL^(dzuXbqrsd~o^G$^D@|<E40N(p-VJCIJ8kbYnRN|vTx5kyY2CELSqP9Sd{QCW
z>H13x-u9%|$@AWhX{Fl7j+EMY)BNTt+k@uHVvHYHQv&qhXoqE?SH7{bw3$vvPzOJ$
zGH#Tm+v_Y_rD<q8S1(Um5lCv4FC9C&(oS(_C4pk4^uMvK0Wg_qV2uqp3jslM95NRm
z(+bHYrOC;Tv}-g?HQXwVTc!J;9(R38kz1A@(zVdjRj)CTD`^R#rokAEU?(OmO<3*u
zj;tfpG*}IG%;uHVo*Q^9VNRx?hPc$uH>tPpEF{PlMN&T;I{8qE=XFOW0%Qz;@{PVe
z7nLy;kyKVUb}_y$y5oZb|A6=hXlj08%G1%V`TbAHJ~ivK=;@i$@+-Wl+k?51e@r}o
zI|L(R=MS6XW#&caWc%I1g?<k|9xC#C`P=y0w)<;k{y8N}3VR=aog@%|)t4X%Iz4*`
zF~K8*KXHY@2+-Uf^hPpU>Q5fozK^=(+XU)gfG~B(+(CM@BY>o*wxjn1&0gb}Q5QX3
z_uO8FtlD{bxf!zZ8eF1rF%i+yhRcp4><U%NqPk@p3A2B%bGmunStyfw>iqLh`Z6L0
z<L9F975#|l--v!m^sA!Z75#zeo@fl^ZA*kazM5k>e1*pNxr#r42xa(I#UG{klSH2-
z`XbSni@sj;ZKB^2{U^~EpdVQtU(T_-n~7`}5#?o~o?G?u@lFf<MLpZCdik~=w(8~E
ze%Pv)Z~NiDt(SiZ_ONmNT`#;__&ec0g;8wgBwqm$FEa~;MMUuIARHkaLj?a+(Yp#~
zDSkiE2MLWHKKKt4-6(7&B7U{#6NINK{$k<PioZ^Hv*Pa-eZTM_#XlqZdEo}(d%}MR
zzZB-?*>-jjCWQTkI|;`L%Y?IpdlAu&gGHAM7b(6;bgS?P#h)npRN+~QzeMz9!kdM+
z2_F<bBE;<`O`jjphUT*X$FoRiUTlNzFPhJDOy}NY;#A>G;cVeb;W5G!g?#tUd~1Xk
z3U3kqO!$=WS>d0B9}2U1pMad0(D~`vUi7X)W7ZseRiYOQj}@LMyj1u<!h3`d2&tII
z@{HCT@H5f0$<6o#?&HM%!tI4S3MU9B3HKEmJ2A+2xac<F*}^r#8-%wAX`Y<rJtf>A
zd{0Pq1*Y@k7}2<w0QMC<K{!ds&En)+B0OA3oifI+5*{yHD_kf1h43EXi$a=7Xa0|c
zp9#C*k&^M<g+qkYzGVEa!rg_H!fGK+|C8@{;c3FNgxu%Obeef5J}5MHYCyj(`YquX
z!mot1+{}E%!qGybSc>r8qW2Rn6*dWtIx50vh`vfl<J_h`!bgPMa?kj$gb_Rtk~S)?
zzyi@Uq0ac;!oI@6!X1P(6HdNy!pXvE!dXIN2M2uni#}MmNLVX8Tu6-o$~{JSobXiP
znZh3lsm@3KtA*DI?-1T4{I&3L;d<c<LTVpS&WFN(2)`6&LJ5KCIYQ$Z0d!n66&0Ai
zP}m@B7M?6TU3j_hD&a4M4-4NCzAFqv1%>jngad^`g)@b-g-e7D!ZU>D2yYhNCVX1>
zobWZ_o5D|o{}5(F0fY643Hu65gkyvggvK5a_~(e;M|gm+Qdli)5H<^s6s{6pDm3<l
zAoo7ezY_jIxIsvz5!Tn(7XljlLO>cmXZ#f5bm45Fu{VVD14SPqtPw5|8Vlm!YZHBx
zaJBGc;pxH)g=>Y^32zeKCA?4gu<$YAv%(jJuM6K2{#p2;kg6nXr?Gbg4DmSwXr8lx
z`J%fCdkOmphX{uWcM(nz8hb~OvzKV|yan1kZvm;G!}84Y6YvVr#>WxpUx>a(__Xjj
z;XA@V3jZafp*hO!E{qEY3wIEj=Oyr&=Oy5D#qTEES9qYXT39D+7A_MWEj(6un$SEi
zLH>oJ*9xx^UMsvs_%q=H!iR*<3SShyDSSuxf$$?Cm7UlRu=j4Thp?Bhzi_Z{q;QOo
zdQr^3M7T`2Qh2QJMBy32bA%TP*9xx?UL(9o_*3DX!h3}e2_F?cEqqS+JK<}>w}tNu
zKNNl<{6hGZFoI`cwl7;qr7zOMgcF35gfoOQg?kC-3l9<=Dy$aP38_Iw`DY8)3fBp*
z5neC+sqhZry~1A#9~C|+d`|e1kjiN+?+c+1oix%BVV<x+7#H>ymIwz4hYLpuspm#{
zjlv^^tAu9@*9b2WUMBpB@CM;+!k-Ht6h0z+N%(u=o5FX5e--{s_)p=#g<<^BV12WM
zU4-3*#lnPekZ^n9DB)P)6ybE?Ea9HQ1BHhOtA%yKBZNl_sUpbwT`9a?c(d^5!n=hJ
z2_F?cEqqS+itrD@_k|w_seQ=ux(MUK-ok#ufx=<Jk;3u9iNYDenZmikeS`-K%Z1c*
zWcf!5j}x9GJX3hC@M7VmLTW`a|LwwigbxVunC5NHp4?ddU%@L;?>n|9#}9NrbW?I3
zOsSdo@$5$)qb($V(S7FF4!`(In*5^Co{wof2I0h`VyAo~z{5Pja)TS$@OQ}^JKz_O
za$c#Su$yit1dy>OfIK`|-X1tz9T4=2@PF_*+#}uL(sn~cnmjb536-Ec*2T%AvWd%s
zp!X+SU+53f9WJd75iZQM?eGr%Y0OP`xU_0S1k1e~+f<uy&1Sibcjc}?*yTac`>@3G
z5)9~YX|14x@(Omh-&-gTk4Q;*rz7n0An0}JZ}}MJ;nGe<I4Ca>kcV4oQr@M3JP3My
zA@2sPPj@(Z7b7AlZv^CVoLE0}Wm4XC2s01o1CJ+$;M;|p6rh>L^LC-*TaCan#JR)q
z{R$BbyW?~4O>_j1{mkP&oWc5yNBs&A$NJ%OO0s@WBaErk1Te?wk?FSSTv^1x^zbUc
z$4$NbzK1Dc<WWA$guLXjeiXL)C8<>1Ifa6JGf}_SJK%#a({UZzlG~Io)A6H5B+Svd
zExFcyroc2?a!q$&@6zhyDmLfKG;?hUJegX%T;_eK5hGuwlhI3DtnCl%KD+|`1-o3u
z7$ex_+6NFauR)T&Oedp9LY0_p8FPvbfdJU(`W$&eH$f(Bba9a2*VMd<%8F3^U?ab#
zUxG6<oImnwTF6p%=spiwL$oOjdtHktCM$dk3!}MX*z0-%QIYU^{AR|%<cD5IJnVI`
z5}^r*fxRw<qo*RC_PWjhVSJqSK`pXrp9c22{)))#EQYV^&Uow9ZWuzj<d=_Ax;~6`
zq0FnJCn7onZYob8d41$dL&C@DQK&WSbunv*`>tWH>wcus$7vhl(22B<*@fZI6$rsz
z7dxlm8Sv6x*C#CFa3+lG&M?Z5kJA%v5i#TMY*el#vtoB5BkXlqGA|az3WdEcOFAE?
z=9Og$eVm>NkvV)5nvHCxZ7BQi2-9BIWx&|!NQAvEE5M7*iGbW$WH|ODQ+E-W6}y6^
zO%$0Iqwg))>r&ydt4U54Ss2SB^AwRqu|v^Qu-9doi(`Bp1$$kVOnBX>d|>Q#eZX2>
zjvv_TVwk;-uAsdxlE%j=-?_nF7aL}LoN}K!>~&fC1UM<IN6NntX_^clr%$44#$MM<
z1Z;mF+KpjK$3mjLE?bpw>{<$|%-++aX2n=B*z00v$;T-L=g{XaPn7_diy+|Rv=+i>
zuj@RJv0pRqvaSrXAl?OGuS*4Cct#+i;AG^Wy{=p|N<L1NK|W5!FCV9t%8JpCaKK*I
zNR+X$k5lu~H|68h<}Hf7&w4#%dWk+x-=(Nu_o3xb`Z&Feq8{z@q9Oao2BBWC*Y$-V
z2gmrH5caxy@U>V;(#NSSDCy(WHX!Na)RsFj#&_+o*VWtPEsgC?Q7?4e-jGQjr&iRA
z*Z|h*_gZ<gV@HsDCFdn{Sw>0H$LUa1jy_J$VV&Q~t3(0ty%{^3L;7|;S1^5?Ucl6M
zG}-9mloevu9_EL$rAH%w7>{wGv%fA(>iI7Svi7>zJ8^nZroArmVMOBvtQ72ZooSj7
zj(1@}u-9ejtoWlgeOpWC#f`N+*z2<SQ$9`~!QF^HPJhFC!(Nw7A7Oo%!d{p4K{`54
zFN3t#Wz)yU`O=&Ay6D7^K2D7@SNJ%!my%NJa~1ZwEdPx78umEsb=mZp@qbYs>~+!c
zVMfX9I8DybUYF&c8|Oz0+UsKH(8uXWmIoiF=A|EeoN`^!$0?VR@o_qj5wO?AHDY|6
z8p~0z*OiIaU&hBNwPt9qYbLrZL?5RwG6MFxx*3iS=;M@2!4A?hsBmDA49UuYi5oW}
z;akB_=)Z*+PS5}=quhADVwjkZ(>BF~{2n5VPgBl9vzX=MbQedXc5Q4ne4NsaWl>KE
zGxoapMmcV--LThXUN2)tjAIADUYG5`aJ-ROVXsRw0wuEHkub%le4IW<QFPi(dtD?r
zxeg-@dtH{!jMGy7M)tb+np)MiK28T>DC7LtKzm)hn^Dwq(y-TM$1xn|8l$}~GSkQD
zLbQqYx_FzQkJH}*X|L-<lYeIXBDMndy3EJElDY8}<cE*bHKwWu#IIyJ>~+}%S8F^`
z(q5OPo8p;FhrKRKuZWLfe%R|8i}HCzj~~Pe!CqIHiGYvO>se#?IAsk&^l^F~s|0&p
z6k&Xva{Otp%SOP*>9OR1y)GLO@NsG*0zOV{1bm$C!Fs`7mn{YQUO8=$%37H|g^yFx
ztdybQ<COG%j&?pyk3~eBAI4~}iv;_eA8Kf?>s&*_$0;w0B#bEdIOX7QA&Is=P9H%;
zZ(en1uZx4*doRj?y)Kq&%YVsbf{)XMs1NLQF-pEndELSUqZd<n3r2FW&&B7~LLS1A
zFdYi#a1QnZX(|A_TEp1qu-8Qi@NxPWN!aTeVMzEm{W}_f=P~~K+V&TSOxf#N2`PQw
zLDZ^59I0M{msCIT4%z{^G_Of}U3-EHK2Ag6%RbxhPD>P#Fil?dD$HI{ko$Lp;y+^I
z%7Q}k`53)86e6;ZEa-Lt5^1E1M(whXa<nzlb#y^jN}-Qax;)N4rl9Z!$cA%oFFKa_
zR~1Bl42FLG&8*hsO#G()==j_@K%-n!wqa->k`g%kvnGCN9xHMH&b=AO(*3Eqtjy`4
zPh=cx=ub0oeDu2$r*UdJJ=;_YPEB8-q#1dpPUnUPvX1_)BD0K-)7w#SJ0GX)4fr_y
z1bOMw1JqU@r}#hk!?r^O53bG*)rIMHsE`8tQr4VQ|L>!Z)4`b6P>m$;vGsf7<J8t`
zUstdH(8uY8xO#=WG5Fo8w)sQzaY{{;^22u;`Mq#&`fJ>kLxoUngMMayKd8%<MDmT&
zT?yi#d=?1}-n@HLsuTL#MGCs&H-l<wTiu!ttFLUXs+|OVnPp>JhSevAEnc*|vbkp1
zsKl_nc1rwz?0pGfRMqwVdzmGZWs*Pw6CmI~!lr-(WECZBQ2~`zSxo{2g0e}1;0o@0
zMZg7uLan>Dwbs4bT9>+1Em&KvT7S4z+iI(=t<`G#|Gs;_JM$8P;L>09|Kq~Tch9-!
zp1ZvJ-n@Bp&bhtkFIn2VzG3;oxedK*7A>r)U$|renB2>+Vd2sxz2RC#tOt*-GbuXY
zt`~5<a1Kacbn{Z@)Z-SV_g~)4bWfd-Tz_#9aZgd>-sT+EcJe-J;=$+~YnpF>YW%<g
zj%3cAMSh8UcRn>9bYE=eQ|B+$)RD@$*wLjcy$<Egh8v_;<s9D9erDEP>}$TgDf%wA
zDDEQqS(}_T@$GbOvAf&Ow8~BA|D}yh&58dq+nK_vwPAAI!uj+OrIX};abr`yU}fkx
z{~NZiX%YIJPSzK#SBin}mx1(k^+n@%YJM@GFWG*9{uVHwz6+%u(VA{)>OOYdZl<0`
z|F-|+ey03BPy768VXd%UXzbfje!A#Ogd2ogg|`at6aGZFUHH84b>W|di1%UIZzUWg
ztP~z4<O?45bCvK6A^p_IZxr4md`$RjVK%?ZK#uQah~0$dI}Yg4q9+UI2#viu%GZcC
z_UfRyy9xD}pZb9Ji+)P@vhY)34qqBUuD!6QkXuiXzd+a^JX5$)xJ~#!!cT>{xGY$|
zgOIObNONN!;-SK`gxp<-{2vG(6#hbJ?8Q<3u4ul4qx?X;fFX_%P8HS)R|wA*^0g7=
zuM^%Wd{p==;hVz035`8C>b1e!A=d9I<f~HCzHq8=zHp`RJfX42M*U%YH48jUc(ibV
zaHVjA@EYOm!iR+K3O^ObV^(iRVQ=9<!o!8Lg^Pu!3NIF3E&RUlLE(1cYeHl9jB$kV
z#**V{Bdie~FT7QFukd+cDc+p1p4-pV*cXF#`<Wi8@;Smf;Synk@MPfy!W)El3m+5y
zPWYiPf>(QNKTgECZY69(gpAqG6zKe^$|Z01GX=jwa>kzuddz;N;7<{My5#4Ht`nXt
z{sls3_iOBYp~u+y0-4w^EO&$a3?<F`HnE#<Um?sX41a)-HXW3!5b|9q=~=?L!Ue*m
zLUW&m+=Zge{T1}(qBjYz5neCkJ67s{Nce>CY2kCi7lgPh@X|Ux9+0NK8?U+lK_5SZ
zzdF0L)aTh=yEINX5<ZSh>W;rS9eB%T(*Z&UPL9tK%=7#)QI0&9c>b99oP<l=tUuC4
zyV&D&9Lk(-%FV;^5UvfET-hOD1of3bUp3YT?UC3Qw#)uEw@d4W3x~U>x#aXM1jFT7
zwiMUgADvL3tQPrTyQd@(j{rQjOTKG&74kuSGx9wz37$)?tO1OmzFD2^H9&nFw$pbZ
z@~#fD-bv7Bp4mtsxw3PS59(VK(Dzw(X%|3WV+-@r+%D}D=;OSyf2fk`-%ZG~5ANJ|
zg%Q`SZc(U=<##lb+g`k9c4>#UYidWvd0~10M{vAn1;&ftAyWN&26?RIWdM^Jn(1TT
zn23RC@U}v(0?ggnrR~6jFig`@$?0oum$sqvF748Wd>*^B^1kH*`X!lmZ<qF9sp(dW
zc4=9McJ$7w4Bz5)ySggU*u$GUdPXsxxjS>W&uC+9_4TKxY|~ahjRk4vChUI?Ds$h*
zS*T78Ih}!Rn(^24W87&e#2~8~gNjE%0CsBJJ}`7RE>-Lwd6Z#ga<?qlriCFF+DPG)
zZCWl%Vv!$UI$@i31;o?)N4`z*n@|!;77jv5sDg~LqOr`s%~n#jX`7)Y#GQ4T+NQk<
zAwNXx2xptdA5ooc+6mzAY@1d`Y1yXz4Gr$zHtjcPC19I&ESm_}rj2K@Y||=m#q4aG
zHXJpqZ5q89ooyPQ=u@_7$FN{mwrP)`1?(kxHYd9@7QYr11GZ`Jvg+rwO{14<$~J8)
zPC>vnZ8Y_zZPVzmyKCDt8Vv?))A-waz&7nKRF$?(>%(#E+BWTXXen)*b`eLpYuhxl
z#a+NQt%%~EWt(;nx|X(0GxMFcO*@-COWUSxpt7`W8awtmY|{oqS;{tTJL~SwHtlHC
z_yV?Radz|GtWjoN<i<O3^6wLw*Q#pHd@u7yt(<Mz5_aT%8O#*N8FM;doAyhpO53Jg
zNL6Xuw0S&_UyW^=F?HNi+q81_Ds7uKjbz$3Z79Z#y(DQyLEE%b+2^!vS`|-e+BS{f
zcfXiz8jZyQwrO-+4%()buu}osv`;LZvQ4|g(ka`tHSAZwHf?{7;@FHBEmCNkwwdJt
z+cY|4b1z9}oAw|F60l8M$MS$}S~bf9wrRg%`=4Q(_It_)Y}3M|1GZ@sSU+H!)|TxB
zY}0sMHL*=Qn2exp+CbbCxtC<hHtiFxy`XK{t7Lq=ZPUhZ*v>ZX6Rd%>ZJN241Z>mF
zH~|6MwBf9}E88?ar<=VbjcwX5DH^a%o5sZ!uuVIYH1?7-pSz{GUN$o{Uy^N6z&33M
zMFX~J#>OyUn>Lxf{0!T)M|j=?wrRAu{VdzGdX|5NZQ5ViUcffZ*lh)E(+;6P&^B!?
zM-a44JB?im+NNE~brZBrtENQIHm!nJ7xt2z3dv9@Y}1Y;1A9qY25i&#V(Y82O}mjp
z2-v2Ta^-(9+caaMx@Wd&D>1gO$~Fx)F+tn3?~x4JroE04!ZwZHz&g=TvYBn#&%s)q
zEJdl8<Qr5!Nvm(zrWIl)0=8*GA(3@~U$`EEDciI$vQ0Y~O0o_qD5BvSE&LebBI{6R
zizeH&!yIjG)5bQlO&b@mO~W@CFKfKBP0K(}oNb!>QtUr~Cu3`y##}d4Na84CPhgwI
zj_`d8o~v87O=Az6*`}3pgGOtc_CBipkyU?6b=E+w6q7@jh_Zl{8kgjeIJ%ZWnDKPF
z`4ci$;O|5q-^wCknyPj8{og>#vp5Z)_L{2UE8_oIQ?>KY@UZ~OF$LW&z{Qr4ed$Q9
zkUrk<++n%rR^*ut6|sy=;w8yA{zNW&<eR*Hz`8?1eGd`+34GxLLo@>AcV&o{G-4A8
zr8qLMtqIXpnaFFWSz;(8?3YDQl~}OKq+k`__KRKRCOZJzuc@wI%?!~XphQ{hv|wJc
z6q$UzdHHAuf2k7-plZ;g+P<dr>cgz58o0)rC)J?uwW|>e)Zlv-lQ>jPJg3nmY7M3!
zy&1xL&ExiPCx)-tt_Jp%boqd9ig_HiGgyU)?V*8@eq$q{WD<em3!=q{XO9r|G^b<4
zd7?Fx^LJq*m;UA1*}s$zu;F$Y<~tpNyUK=BZWd{}c|`3m7@&O@LBzlDA=y)L?mxHT
z94u{2i1hT#fa5iZ$!ww=D@-^IOBB?-9zn^QM&@^c?iB;tsH8R*eP0omU2t+|*=IwG
zySUcJmk)qxQ7V$R3-r8O6F3+gHY`1^YEex+8vH!=a5OfuQR4R+#CcT;m5xaIE~NYy
zGl<)@A>23B=8ZwXcWv$V`OG@a&HoFT#@Xonb`t^{mE7$--~yzlcG0l0pr?*sx?}<3
z($_ZN##&ot0+_oi?}Xar^{~WkDQbNnD8G|7QR^4iF0QY|6=tK=E7rQ*ZUMIjvn>Q-
z;IF7{W@*HGz15Qr6`u;Do(^uG-U}hM-9a$4yESb4KVT!rN4*hw1!slN4xN($1EUf9
zf$=qt*WNevoSJ@oCF|>KBgZ-30~<MWskUSzhb66x!Sj;P^;Ou&4Tc`ts8kBa38xFI
zg|)(Z;Yq^Ng_j672)7Dv72YTOiEz8{dEx8AKMVKT$l3F<*GA6H!(JOXI}dwp<m^0r
zSsS^PcnL)tJYy>dTtgc7!3)K|M7TlxEuz08ypf2vo<CFhlS16Sn%J1-iZ-uhAkX)>
zthcYQT=-3~spE@d_Wy6fPlbFbMt<|y-F&G`zKh|#zv%u#?w!l>;X=M}COutPBditD
zyPW063-RV0FaQ5LHh%a#-fQEB`DeoEFp0k%@*QKylIBIFvId+SpWm40`D5a<5f7K#
zQyt%_25qsn?xBre9qMhzHR+OT_Yg3G`fh|i{-{UWGxmk;vj0cpaCMONhTuZxmaZ<j
zvV~x{Jj<$a4>>)+aM@av1=}6m*~TVgyX3oeo7?y?_GS|0E;)S-U<CEu*k#Xb{CwPq
zcrS9v={pyUpuT$o`aa9XuN9PSZDC$EHq-Yw^l@G}UJNNU-kXqTAGjWvet=)b_Qb|-
zHf-oluvN@o>frHHp<&|BbCBa2a>=c$<~DxY0^`N67peX|gFM#qGFP9@DM5W~lZhCZ
z2Co<7D!@#D&ma5PF6W(d?5+)Dy+v4m{g_d5`dWbw%I!e^UU5P|C%1pUzU80C#&5{L
zA=boi4{ZEC=xiEn(Z(;+*!Vf?zIC$h3&Xna^=cP)?p%H*8WmyxI$$mh_;_J8Pq6Ll
z3LZkHF%%r^`33<({c%~so^LEmGBRnx0ee2~z2IWa&0|R_)|~A5z6EC5p3lUZt6?3*
zn)@d;_buX2r_JKa-40eHd=LIc8F(!fUv45ep|<D?Z1|W@#g|(H!o-*3cNG_3?$=<t
z_;Tdi2t#d<%b~pD%N+zd{tjA!4d01i<0s|#(QM-8$m@ngd^s8m!G@1jU3|IgQO5Xk
zv%$k;bw!PQ=0g`C2OGY5C{M+g<8BslV>nk{Xm++p#h0@!hU3qp1=#ReG8JFWlDY9e
zQ)j;pmUQvuUS-QBzT67rvKQjd`#8+l(6);&cMfJeegz6(!)FzEaoR+|hR>4W_`g_s
zpvYMK0^EENU(PkI_;PC8#h0^WQTzj{8ZP1D_y~@pLS%`JEjB_V;>*z_&Diig$6oPf
z1sgu*IqR4)#+M@*LNuay6;&T$1_nAKejvpsiarYgqNbwXZ-8lr9E>m57Yo$R_c5)R
zr*;!OsVeHmtoU*RO=&D{Y~|*3;$$hl92I9*qL_zTh=j+3KzunyETRqHNg(5lxd<CR
z=GhQFofuzE4PhPgep+xWYS4!7uRz6@Qw7DBlf2@~St=GkfMdQlYY<c*uui<?_;NN#
zUO}7>X0YM2b&KO2SodKwOM&=u>u`1h@#P*cWLZ4S$$m2anjw3{=W-4FJnK_KrsB)l
zhEnn6>;O{n<!rmd;(uW`e%UIN$%ZQ8<y7@tE3;EXX)3;)RW&+pjP_nspHuPWjC%><
z%awC3UuoSMoeRX5Gn>sIzT9#ywm0&41qb5G*={ht9CNJN#{A)GX>&CHkdO1y5k>hd
zYWqJ>WNr93I|&B9qz#|d<RwONB4NX~!i*>#U(V9$_;QxcP0-1WHhi{zI=<ZZ@QFhk
zzVEXfHhi|cZ{jM_u;F{el&9m%+48}O>sSsOK8BYH#+S3Vl5~7ID?i%C{X%>>Tb_<D
zXKe)2@#U<1I=&nyhw<gONepfH&NuC)<IC|<Y7$?L*NBNP*PZ7WHhheLXX4Az#)me1
zeKBPwzMKgT2^&6!yb6_?_;S1y>`A&C)dMHVkn9{z(meDj5~dkUk^dw(T%Z9_vfTN6
z*a)#6mu*@I_1^}=#FyhLG#9ht%auAB-JQl^!-j7ShFSbCtN~-gw-gcybMJ-?9|>IJ
zsrYhs2E&O-tO^@Gtq8Qpfk(nrpN=ngA65O1qOjp3K~)EHvB8GV($U1(q+!EnK5J>i
z$IO!uR=2GUUmm70@ft;8!?y+!R5g|~Z20VXOvjg_FyqTj!7MPo96u(4@#X9&4o#fQ
zt|7kMa-(lT;#kTfzTC;CtJ4zaupBmg_JXTR(CLx!<t&|!FK6jhiH<CX4PPg7&I9q~
z`WOb{%dKONVZ+BBgo5$qsKUgTI}aJ!@L5J6zMN$sz8vq3wBfT1*zi@70UJKcfDNB9
zEJu7f+X~~$&4yO?%FHR^%aLZM42}45qz`tqi!Zkjj8uF%5}b2x6hs@o6Ag{{a=a;$
zFscw=ZVh_F3rVz%FZVq#I`FQ;_;NhC9R^Vk;>)pB+y0MTCB&DbbvA7H$SU!98!)RI
z3+zecBVk_XiaW<Kg2PafHu_vP*I;(GIsjX{Y|c62%kj>K_;R<Agbg2eV)F6(y^Ak*
zEUw^ATfj`)@X<MQpQpiEog9l&FL@%nm3$oIfZi}hKpVb+kV1SphMdgW=(p+tG7{##
zFzpJm+7#qGgIuBxO0p6KMdv~bXR!-ZWEB^*Jq?A7FSnGH+d10W@U<^!V|JIpHIccD
z^*a<q&Vqawe=EB&D2l)7F9bf{D$!<daC_#up(u%?j4k^^a@jB+JSUOI*8HLQZ2Usd
zXOqVs`3D+alX!B&;-(XbC-*Ql9b_WYWn3CI0pw0aOU(kvakvN|$KZ2&1IXdqT$_k@
z7~ub`RUU%M#fIh_Xamh*ZFFlAWe$w)X}i510lU4PySLlpcj4XI?Ug|Yc6$WM@5*iu
zUzs5`k<bwb?e>VSN=tToe4PNhJ%Xylf>m~7w`cn`)%B~H-Cj!;a_mbm1?ltoV6r!W
z+>#Z^hNa)g0CINcYuwSR=GD%xS+S_0%4`7Nrw&UIJF+*-gWV1YeAZ$^`QvOZB?2xa
zP!asF=b3Hgt;ph<hC1YMGp0qFDBS&r%~`Q<QA6*AOAa<G3U3P{{DAX92kk-pxbk5#
zjLV9)iNrgm%;NmcyE2C}mJ>}a-<lX*?X`mY-wYp@HcmuX9PVP%)Ew?}8TZ(A`(KVS
zw>M;5)$-bU+%#Y^v~q5pS2g~~QRAwncq?(!VB|91GGv$7&#PLwd|^YaH7+`_wr06K
z`_A%^wpK88G$FNUE49}`ZqDK=#2Q<;3U-z?tBmcJxxeD3{8<)qEXABJT)b?>^4h9p
z4a+hAP{XsayLfO-jNXEFp1ZPrOJC12Hs&>5_1`s!`+W9qP0Ze43|G_8zaOWH%kaw>
z!2Q=l!*QF+UB-sv1Kc;s?yU!(5KO{DMj(Bi?cO-YySIC@pJFZ8z41y)*}d`0!B=7T
zHWYej?=f6>xNwSax^RJTiExGROyPOL4Z>@LHwf<)I=i=@i+*1CuJ9w_K6w0OzxoId
z7LFBG3y&3^AUspJRrr13kA-|cPQCvY=HXG3bVp$?A%E{6pYK|T(}i`ymBMp{mkF;G
z-XVNM_@?l$!VEkoQ*SF_Qh20rmhd>?=|Z}6v)*GuzSkiAfiQ&2fplwOXJKFAA|YQl
zQf{O0M&aGUp9y~@d_&0B^Q^~>5{L&0P0$h0vqdi!o+`Xpc$M(G!Uu#;3x6woSNN$g
zjxP#qkFPaN`@(~SW{+=_SBd66dXzg|Se9w&a^Y~{k-{qBDZ&ecn}jzDe<gfV_%~q$
zKkBo+Ho~sL0m3oDslr;}3gJ1zD}*-+?-f2Nd`b9@@KfPoc<0FWrwca-xw{7WKN05O
zEeGlLLbDe&Xcrr9koYb(oY{LC<wuD>OE_1!TzH9ai}3rxUkHCIe3OWC`g`HKL>vsr
zL<|eFh-kM+bg|Iv1r7e5#*CXRJ#&a?*V(t7B|cg<d@OH+{EVa=Z4`*zg!>BlqZs+$
z6gxF6|NoX<7(cJ}+J#~MnecIAQg{5tCCis5CIxN1$Z&G}-I{rxKPJlY`N1WwS0?gs
zX?qnonC`%X0rm4uAZ2)v9*4u}M%JswK^sq(T-hOD1ohnyeHB>m)W^O!eKcQjb&&P`
z2wjXk;F2p_2!_kE>;PQ5e{@2DvRdSW?S8V)p2dFKC*SjuE$C}#rtf74@tWp1IBYkL
z3y}}@Z#eW(&LvlNE*Qc7y^~Dqqw$2(cNOxk4zk{n(06eQ^Rf|TL4BVj)8`FUQu=N}
zp8B{Rm|kw>c^llK0L?NUcL<%_vf@3n3ws-KEv>5upfA|JaOd=RKg%wxs9jTi>>Cp?
zFb!S><SM{SfZrMi=a2KwHr=&>thWa1uOBl?P9LVBiCj_VmhHma_fbAoFWo<xEFUni
zU*7|U^cxK8uf9np`?tJr-+==Mq8x@{0Hoc=ev2JuI@QE3?7cgWs2o%IO6Ad&JMO&n
zwzKLUt*fldU+bM0+Hh9ortz7Vb+~HY==kM%Yp=y4l()U-tLMh>8$>cvk#X5Ue%;75
z9kPncitnh5UE0~}P@KKKu(<uEn$bDyH^2@iw0Z96t(Cd!J2XbF@GoE4F6+`8M~BzP
z8vUzYntoGdbbWMFR^y8kBaH|>z5Rn7URmhs^12>%j5XJ}gny5(3zyUd=pTT-F+jf$
z`t1N+Fd$q~Fz|tqFKxfC^5M!1qxa4ooxB4P1>@+-O_eh%S52QjotpiUq-nuFI9w8j
zE%5u>kFLya^h;itnA7-zk;pYv=9QF=G=@vq#~XJX=p9mdWu<?0=&JHMX(+Kh?ooYw
zievj+SN($&$M*Wh>i1I|+wZrl3kI;q&u<@9c~9lW%6+_y#)m4s{ff4+&)rL=pw}5!
zkE<M9;`&`}`+sotMAz?dqrb^NFx)S^-d`6Ugnn*2{H^$=4viZs8@<h==T^qo=Qqx-
z%e&Gad{(UOw*9=$UVKyAI)6x~>Z9t8slL4K>gr$D74&<hx}d+;^Do=ujb;Ak%4<=t
zcf0udP-$^Rd|SK`Ka1A+>-MeodPKL)K<?OTzlXoAvF?`YR<{kie=T}`P30|>?>&&+
z*tz88&zi$+v){V@tx%&^)>!E`ZmR5s{HDtD-WuS2?=6IYAHEU~GxnMb`$f2La=T)^
z(y*_2g5BW`+~Z+NcO)Sr!hk}dQ&2Z;cgS71V0XBZC9|17(wN!7?l4X&7Wo#xfy6S$
zp;p@Nkk$;L39KW#Lw^5C+Z_&L$)Wgz*nzi0RCb5_!0|)eGYzo=CsM_SER@}0Z<I22
z;2QAKc883agxG<<1~cnYXhiJ5-Pj%SSB8My;qOTX><<4$g|a&w%l!8{To2^|yTc-I
zt=-|h$T_>iT#S&h18El!e-=s+JJ1>fxqWR<gc|(N9)Ann4A>o-KzIF$Y-w(s-!MO~
z-65Y$89UI}9o|U=X}d#y!wuLS{uA8`*d4ax2-0?k{n@pHWII?8zlG$%B8%eBv2NP#
zkh}f{><+Ui9I!j&Ek12`_yW2Zusb|}WWeq)ijy9+J3N~7XW1QAqcsyd(AXWC`A*v%
zKFyw`?GFEqo*;IhvpZzR5Ib;B?G8^uS5tO}-{E|v?GE$V&7JHHm!kPEV0U;P`<1pk
ze1%QjCo{xU>_BICxSGOgyTdR~P1^2o3ripE=<E)s^VB@n@d5M}Hc0U^+3U33VHF$t
zf_8_Ss48uDXrgQF((dphb|Y<fcoommOWDru@IscR?G7`!LSD;tc88a9L}|N2vo++K
zTA82A?hs~hLA%3Cs5fADxQdezusi%S%NJx6$;vEoJ_o!Yqm!j`6OVHc0lUNNNF#P2
zt&M1RXd>+e><)j#VFm0C84HrJ1MTHMIPnJQfZgFAcw!Md(B4Wa5+kS|u>-CA=*0V^
z19pcuu|8r4I=e$-@PycbR(?X_5VnulfzIymMb3J_?vU3NV+W?}4u?@8Vh5(|4ok@h
z+8tg=l|j41HPrF-wmaneyOiDG=@>xT?$F#z0(OV67BR5{?F@z!(>eZK*&PmnUK2ae
z*c~q5VhPwC{*YAzc84pdde7_*ds0=v?r<xs2J8;Gc?Dw!=9zUDOFYbT5U@L3&887M
z(2nBJ#A50T*d5kzod@g=GbtaiJNz!&3)me_raWQ?(%>(nbXDTdY%gecIG+ND9Y_;D
zns*!fvnF<j*HHqo1F6E;9rk9MLA%2jI4Hypv=Xp8`~@X~c89dMZ(?`I%`g}{kmH1z
z?3c1T>__E@9q8;1FXfzlF}p+Fby9YR&$5rZv^!jdR=z5`!)_cw+V0TU;|J{yX@U<w
z5bnIu>0ETNncX2H1+Gs16qD{H`8L5%ev1{nj(-9xV0TyuuCqJLr>&kfK8%EE-e*k^
ze}f!9c$=6YGKMrw5YI#*O%VAOmnMjo-q{3^=6^In<XgvlYV6{7LKpo>zBNQ-fMO=U
z0gu2mM4ap=nLP-+Avnrtz3xx(+i-u{Gr*Wd<{0$CpX#?^tJgroc{s{$!yo@B%M7E|
zA0SlrLx}rFTjo6UWjv0q^x5&J`K{NZ5JrjJI4FOHUqp3}V?bMRbmPeUnU?tx-W~rH
zN4Hn7@cmhqS%>-Ug`@kjRh~cF^6tYMi*s;vUp9xlcGOsbw+^jwbZ0QbWBfwS_5*mi
zayO3dHFM{BewAhB;dR1$WY&^ZOu6k~J&L3IO3$yhQvLDeyDN@v=)C9G*imc-V;z~t
zb0~8xGm5X?FO#_s1`TF=j`v`Ehwp_0C!D)~?2Uf-&9}3Rq&Molyy-^0DA{SF-XIVD
zSSG%q<zYE=J0QrgJN$MBkH(n6idZ<jtMIVV5OK*eUqr+bX1<Kb>pSF~`Zlsn6W(Uw
zRnr6lWe{X=N)rJeSK4mVNJzl`lCTU1%`_)&S%n;r)}$`Ib#?TBvXV>3M@v?ET}&DK
zQnYhfX?P1u{?I~cz1Ib$Ea`<_HLrV;DP>9D7D~}7>at{D3#C>wOD<@kbd{;glC>?A
z+PW;++(M~smnGM<P-^S4<iQq7?TA?NObew}GfQ5>(b`+-1tu9&-et>poY3Vsn$MK2
z$&v;f=KR!q>9d1*BLA#i)?^763r;!CMbpIfveTNG1Q{6H65RTjlv)F9e^Q|9=v`_B
zG%v$^ne(4#M%=U>W@`)iZf!KviBWMrCgEtVl`WF*=4$7fZmtU0*Wg^4nPMpCmUNQ8
z#+3zYp)cgS8Q!_Q^bB*(nx+<KcsyhfQ<UIlcyf~&p8Odz94vD)9McR3%Q(a2yBQ9a
z*)_!(=E2!$R@!7WHY>w?1ZQ}1aITunaI<<_f-~HtR<jvyRu84=8J^s9dd=$HX$5mq
z8Gw~HG~S+CBOl%6lr}AMQ`+84Y11-JDfxCvo0g@g^cXXxJC$xB-!9sn%9>0mN_R1(
zJJkzJX|q~QrgW!zfhpxYHA$FF{IdxK%8`{4<5Lvp*!Pa&6klYrQwiN5<a^TzoTRw9
z%VoXS$<EF@U~%^cv^k#mF^-V8JiLV&dJ2PxZDA$@a|I%I3o}tm6l`IJn;ziqlmv9a
zK~==QIHJf$F*N2G=G)S-EzBRBqI1pKrVA1}O5izZ)={#!T77RSVGWKPuii@ygbc39
zX4TTm^eD`QNf--~o3IEzu%o3h&K+e#-lf;Bc9m3S<kNowvz}%$*Wx*n$iBeQIHHK1
z(110|d?k)t?-XvH8tPYe0=VR`C;8r`6QZSo0{1M?Hdvs`hj(9hSrxZjjx*q%30jh{
zpQ7%$pd|_WNy_!ZCxDhD>~eC?2Q5k1R@^f}OA<|=6Izn6I^45DOA@vp?s=gl39G|B
zGqfaONBbZ~%BO>tBy210*<n{_<#(vfi^{H}u)Dr;y%oGHN|u|)B6pz$x#=q|$W32*
zL9V?9+hgr!r}b`e7b7kgcP)mz73m8RMEWWOVJ|^mWV;?NOZi~aWVq(OXs5$H^z2%L
zyRh6<fTeCy@XA30<_ZHZ!z3ppzPszK0Y7k?yBee!Av52zL~IK)e9LP_$jnogDA>Zx
z3pg-A1TKExn?c|a#na#lTvyCz;0(qrjqAuz;5Z51SGlHf=OP@6BjlYB-onfbOT@M?
zv&a&;TbMb+5(QhB`4$e`w+UR?cnl$2Zn8%ct})r^1RhcEMAJFu@52$ZG&)D>!GHuG
zCG2f=hP$nzpUrNiJSpH}q$Zj9Pkq+tZ1A3+;z7*b1HoMbf@i_pH<{s)!<#5VB9w3n
z$>2G`jXA|cSKVo9!cL#CChXiT?$kA5r%z%I<^#>Kfi7Fpr*mfdbe`PobQ)TxlczB1
zSqXPK&3N1i#TrSUPFzIk(}|0Sr*jPsv&5LOr*kU7p2KN8QQRsxid#RYgn4`74Bh0!
zS&8(Co5>TG`eed9nuHfWNKHS(as!`XcQpG9%Qf=&gV!p}64a;C8svDsqTbb}1$XY?
zLdf&A6$ifS5_n;OOSsKsClGj=z$H9rvJ(i;nCujSz2YViAV^t4Ym=QoXk)Sy2|N`L
zNKeHSw{TtesD&vwgdU(d5l*H(v~)6>CJ;KC>_k5J&B1}u5Nb_!V*2)Ehfm#1O((5+
z3vS6k7Z=RcriCel2Tk_q^rbg}k1qClo3N|KY?J)Uh6duGV!&XNol4+yg73{DPz|2A
zQtBWKu1R6YAo+es1K?F`IrcBFV&6mQ8qoH<<GG_>*VHAH?OnQc^@fb>fB(C^xfT8k
za=23ws2evre+x7AR2}7J0#A8Hjk^SbYIrT&W!gQ8z)QiXVdg>0e+R(NN}PPcKTLKa
zfng;=h(Nc68T;5dk)L#Y*^Ge`df^Cp%ls|O477X#pEx5}8RdOa51$!cdFsJ4*hP26
zxnXd$Oz1$fv@dAd$>9b;;JU-P2oskZ_GH47sEGT?jjNe?0SE5zgx@(nmpIR(5n|>X
z9MDO)2nTgSk4Y{0#!@Djf;8hNh3s>=|IfU*xr;-Vz1WSbn>TmptYyoWE?8c(I5~ge
zqT2dok5z*Q_MEkcJ2Aixs`rwmOKN-9*34NrYvGc)i&o65owc}TZr#Eqwf_;_^(WSU
zNxfgQ-6O1H22R!gj$15#gYjshf(7#e40QZR(Fu{l(nwKB#NP)yKXi_CjJAsuaVv;c
zq5Nc|Fx1c|k`-zNvIE%5l9VYl36j345o%M|Hqy#&8c}3+kH`(R8rCP7oR&-u8y0GP
zMrcVg)OuQ^ZKxXCPDG-^B5m0&v%}l8NfbqLs3>&e*hpqHl-<Xa=8TQBJvfrn39K$;
zBqKQ}*gc0jN}(<%)Ij~Ag0Z12P*ML37FgBuBk|#poQ^3;j1`jE!y<81%q*q9Zv?WL
zQNK?lzJDZhACR3*q1fn5D8El6Gju#_mbFQ=F++%jRt@WeqPk=x7Aj6cK`19_cG1Y0
z24Y;%9^`G`mnHl333cSeW5RPn1(@~FvOdF%%ECTY4MtHB$ti*2&TY(qPfYgVIM5`9
zI}J51THR;bG`KE@KJoe#M<|5J4PidH!AB%IK2pSb-R#-s5J^X(`v;LK*{3XQ8FB`7
z<t8K9ppnZ$|4apQf+9JX-HwqWQvn5WRP1X{^v<jZwjA-{S&i;qwz^^Gd5^@$eV%E5
zVD;EYR%s;G5p$Kz$uA$4?308qjPIv{=ewZytClXSh0|w~jV^X`kK8|K?Kv0TrE?pW
zE}jFAb$E_q#}hhz)786XQPrFk^S#tY31+8^)J7ij7u77Ncb<{h&%)KNt-&4yO}4jK
zHfH&9?+fmSLO1%QE8te>JTd1lL8ERTkC6)(uv6do-BIW>X?7-9Hks#O)QaWYltli)
z+-W53TB*HF<}O_U5#x4g|E47tFT`>PI<d+>czMl|c|5gNZPjrB7xJd3xTbz?!@|Y2
z=Hz3WjmpEukHH$5hk36`?RrvGW!Y{O%H4M9{P||{h4gMY%Z}vP;{fYxvDBD3abC@d
z=;0EO3zuNA*u5gKg0Mddw$X9x(7Dbo8-SLZZ?A(Dwy1WAMCaDQB|7al%EenXe+Bhp
z9a5)LX+5L+ddnu&!eKhKgM)RzUbu7)m)4@C_4Kq(?Jm+#vuqU4hKc8ZjVNjsFRn3{
z2XcWa<T|ux&(lsc^Wk&6XrbBc#kzTGqYF1>c2}8Z+X(TI1+C9rR9mxT#WLjP&%?)i
zdP@pjXH6Y#(_3K#E^IHgjftHZc!ryp0nTe&{^sd3Dj#!skJr~NUEYwiqgp=KRwad*
z!PN2gfY0}uh8i&7zCNd=9XjmErn|a^0mtClS_}`q?KO+iOU&-n!F8|_^M67EPHft7
zJH7RW+kb~@<sWYb)MW8O$egVu=4?7=`g!$BtLm`)&D>hgdTrN}s;o7XzSx@VM`9hb
z>v=o0n}?)El-i+0dkSHlG}-1SxctnxgBy<oeZS`~sacL2YLgfn)@$9Kid0X{S#W!)
z;7puU>$!7^%a1D~=$fq!P*8hW?c9a)7uL>mJ1{L=GJk10!hp6uS~hBFEv{kbDbIU`
zu1{BumxA$=#|2^bYDw*qVzy!O4jDCSXtD=y$x}>Nm-$PVCr2z_oE)=wPA%e{%u7yK
zzI1MFef`qq^~u4#5sr3n@8b{Xy}0JsrOSIJ2lwgMr#wk!dB5`h$sWsVaUs;#_Ds%P
zFn4b6!M*38Lv!nr%WF?q$bDgw{RR%|JLrJfd?Ve|XPe(bUE&vu5qU*tMa~YN6FL{W
zm5j+NJ1^_}*aevvMn~k;eXaH`fwf5>h4G7%wXd<v)b}YvejR<d+XQ-FfP9x`^#0B0
zVW9C<!F*w)&v$B99{VlAx_4JqnVn^-<|E7k?j<7ZH7TNg#hhSOZ!L6YWAZL17TT9U
zq^}o!o67GJ{h;WdiGEM?KSc8_Pj-=gDMLL&Ndrd`p?|#SDWZ=NJzw-P(W^w?DEc<h
zM`4XpKi}(6Zxrojz!H$_n*N<ICNjwRCEbpQ!mdP^H}w*~zi_X=x}B%J{_1uf_WG;a
zdD!c(Zs%c7{na;RTlt%X_X%GV8ozYhkGQcjy=p!d{)>pCHOw)IZG|0(knb*fKVe_-
zcePK;M9EDR&XD|k(Z>pxioaU8tNmHFO8#2mO_IM;^u59-gii~9D|}V>zVL6tDDKG|
zZ?>?Vu%ob-u&;0c5%V!Z^cdk-@sAQcLs%vLaiW(BaoacZ&nE<)2e1wDGnjO-(7cER
zT_&2(Ni3(uFL8wMP~mvt8Nzdf7Yk|g!Fr8CI?|B7Tlgd4uY|u5{#E#)uoXTBS&u)V
z5S#D&a=7>tg~th(3eOi_EWAN@i||q56T;VpZwY;T?y_CJNhF%j4Pa-{Ce8`y;i8Wg
z&J?Z?o+!LVc)jqu!XF5KB>ai+dErY!6aNJ5eJDB~KZdYhg+iMClV-4W;$gzWg=QZx
z@J(D4poxnDJX_^g3BN6*XCC!DAbei<l8`3dERPAfT|DVRVMn2fqXPaA(FX~q3h7zJ
zddCY_2rm&bEIG^RNk?QDa^e%hr-iQz=^M!Me+xs%lkOm-@iplo!h?jgMkk-4c8Ltu
zOKcEcBwQ=JQFyEH5#i&)*Mz?lGBh{!W#B=MNGDBVQb;!^(nE!lghvUN2$u^l60Q}}
zP@eUl68=*7yzmv_Yr@|P-xYeWr)T}JFjrV0Y$xm}>?Yh-*k3qESRouO949n!W6;jg
zqGt*h2#*u46q+#JkUv-Sg~D~h%Y`=yzbm{$c#rT2;nTt$!Z(EUDd6}&6~<zg&J~*Y
zG$?N;n(hXaUnE>5JVp2|;X2_B!drxo34bp9z3^RO4&9KTKVR5eSS~zLI9YhSaD{Na
z@CxCb!h40!3ttj`B>Ys^fuGlCe;?sN!V$vR!W!Ws;WFVF!gGXI3O5VCC%j$wi12aY
z3&NL$uM6K2z9;-Z_^Ht6=Pvr4EzA@45}M}<l#drZLAXS?Tu9du>iMzoQK9+#2me{o
zzZU+F@O9xk!uNz92|pEv`8f?eF=4*2P`Hl}fy0elxzIcxpq_a?0Gj6m;CPi!5Kb4)
z7S0zQE36k9Uw71BBl;}ig~CgOmkT!uzb(8@c&qR>;r+q~h0h3|6}}>TP567^yTT8I
z{}BFL7{Yg3&Rd0WwD54@MByCaeBp`0Q-y1V8-zCqZxQ}j_>l0I!smsr2wxNaN%$8b
z-7eVAu&_W_B<v{cEbJldB^)3eA{;5K6doy@ESw=cMp!FcC|n^tQFyNKLg5v{M&UKW
z>xFcY;&^^4d`h@Y_#5GGh4h}Hd~0DRVHaUfVQ=99!ofnulVSZ)!m+|5gj0pnh1J4&
z!sCQXg(nD45}qzRTX>Oht?&wAqwpHx^}_E8e;}l582kGxA@^M){ig68;d{alh5r<0
z;K7{oQDI!j{n5y$pBZtGaFp;6;Ss_~!s)`<!g<0v;Zk9}@Fd}BLb|ZAy{*C<gtrK9
z7v3d&K=@PP6T+v3^nRnhY++krd*QyqKEeUQA;OWuO5x$ciNe{!8sYK66~a@5YlP<u
zFBWbPUMbun{EqNu;rE1h3x6bhNcc11)57h-7lp3~-xU5{_<`^rLcZwbe1(NYLT=1L
zJ{<>%BZY?v4;M}qP8U`S=Lr`Jj~A{Io+3P3c)oC*@N(f*!fy-l7zsyM8;gkjVlw>~
zmg{>9UTJz6So7}tr`M<c#KjFYbAb4r#9*DvH6V_$*T?**)Mrk8y$y;+W}o2CTHp9k
zX<i4+3BGokcf5cm`&g33)S1*7e<_ErU?$O6E0|cu)Ex&-#ct*LLZ*4UL8B{tg)*rZ
z{^GIFt1uMeX!V1U8}e;&P=*KFtHj~@fUNf*I({-fw_S2&Bf$vjn}V0reX)S3kL$?k
zn}ocpgRFNT*3BR{8G*8Sfjs4w;~L^VkS;kL)nEkMJqs?)%kX){cFA|`)+6ugAnTQu
zd0vtkC0Di-bWq<1hoobD;W00z?;PY^9jX`weYh>Ak}Ep{oS?q&p=o`1tVrp*5_wmL
zN+v^JdtGy+UD*cYgZhe~kLQWw#Z;#BU5h;Ha6K?B?uq+8PlOW7czj>z<l@MjAQ^&_
zyI*-%bQa|JyN*j?W$pn6`&SYeZz0Mk$NoNn18aU6z@!JEk89E;w#!5eED!G;$W?<$
zw|OoH>MOv(Hr+LZtT!I(8BM2>(}!i$M6MTv_`b>|Cx<;W`wvQ{Qz}+kxr>t4ELPe9
z0|(emG<P2>ZOQ=CTC-SbjFZNAX*=$`;<nLsg@}{ZX8m_63)V6|*bO_puC3Oc;pJai
zw5~OxZgr@;va+!8#k$72oOOBY3rsw+r*~wn_e#C8jg?+$bbaQAQI#(xHdS`qF}Cv9
zaqlE%Rpc}_PRm~Zo5bshE?%~YJ{H}S+1R>x+=%G9%=Kdt!))_}aF-30S&grb_78-v
z{YGvh_v&eRjUOg9Pa9R~t)E=^X2M_J4{^_uUQdq^%ntJ&%#V$FI1yT(u{Pt%&_-{Q
z-`KkSg(KEhZcl6+8QL~(>`RFm6>BR;AzB;z6JOs21FEQ;SQ)GxSsz{--W<8=+IFXo
zcs+5;$ZNMBR++PD(zNV#+Y>juRn$19vc0#ta>nQ)FK5%7(S=^ly5hRrP4UK`Ca8tu
zSW`TG#5nY&cvP##uGRj-t=5N2H&^CwYTX#_=O6g`Xw2F=G`y|)t-{8cb&ZuXD%&&`
zT-oS7SM2rZxovu-*Cked(a1?7+IgA%W92!cayq}1UpQ)Hr%OkkKjN^F?MC+4HnXyH
z)XdDX?cKcDkUq21%$VQb?-zO|^yvDLAHPtrafbJj_eSx|(HD&Lw{@v&U!7<YzwD2R
z_<H<MTAF(qXM0v<PUBT?d8KG~hd*@3w8tle`+NI-wEYdnDqEe;?;B=`g#F(Gb8E1&
z&qanGu)%~7W7!adMdZP_v=OrGA>1(#vg{|gDnesW5*pHOA}V03RK|`9O-DX-c=0^4
z!jWevwGA~wN48sOSef;t&L@9C@daeXB78ZRj$y`2K6C>F!evEcnBRmN;a-K)nEw$j
zo^aoy<Cy0=(eU8H(~w6j4ZiUUZNZ;Nmv*m#g^lp=H~K?V_Cws}GukU}9;^L~?Byn(
zxgMpNh;7DOV=NrKJ~ROOv$mo?(HnE4%)bqd(VGg%_p%4!&lu!#D9=4rqu<Hm&fxK9
z@F#j*=A~d~U|Y-x72F&t1Q+2oywF4{xh2G^p(|MS{SLo|C}W$M7tMZ*VSn<O4@Dsx
zYink!;8h3}$M%oqV5IRs;ZLl*ka@Jx3Wis)erhosXLzAlzZ~0vSo~!w=~raQ-1tCN
z?bpGQW>3{v|D0AvQ4uEUI<%X;5r6oW+Kdf1JigH^iw%n11z!AnR4^pVjqhd1#)gUv
z#~&eipvYK!0LBs<CNej^hJ86mWI>!ycd>&-7R7I3-QgmO<J;L#g~*cl9M&BnGHJdQ
zBDPs<Y%Gj6;(YlT8<)*IXZ;##9-l?h?5Wzo;v>w!%$}-`lAb6UhUVF4qiqJ2GegFn
zs{C<ttsk2mtEP4{-^a9Op4xY?XH`)<1>yKJI5n}FEQXQ7c7t(#F2?3`;$&%0RVvOt
z0e^U?g-G}m5ZF`oU3N9LB6c&#_<Q&hJE0ZxZ0J;WbERttr-!Sqpbs?H#qNxiq9*rL
zjosB+6}YEr>~6ObxTk9D9#OG4pM_%gW*rPLd#Z9i?-OZbo5g<A>NL}GLHsZZ-><sG
z@n4dB*vu05RORDM?9q-7p?lm@^){+{tfP4mjM!#;F&uj`-kR@0OMAp`<(Ph+)!UGE
zPu18nYRK-X8vBI?VE0swZBx6$;(VtZ`(-QhY8ZQ}GWt*KxmKf$D!Zp@?0Kmg9iPsb
zd{K4B$LI4by_EeYGu{dD*VxHdT91Sf_f%a>;n#Axm0t$-R6Uj>dLxflF!xktn6}uP
zT5ODM#&gZ8ZOk98mNw_|5BWGRhodN;MQtabW{+^JIwQu}NzA2Q#5U9Al6aJpf!Jo(
znIVJ|KV~^%n^`)R_%j<uY%@#eCivq`46)5@{er|2(ui&L3Z6h1+w5A(Bet0>@0;jD
z8nMl|5n@K^0SSh?iXpa{Egzg1#92UWvnXG7mJUn&5QB&zwwb+^R3!LG5JPM;D?d6B
zXMMyrv*m{-{!SXP&2mls@rmJ_M#MI=@)HvGkw$DYP7e1}9ZDLp&CE;V(rF1^S24sk
z<E3QwRGmhJh;7De#O$d$oD9S^>x34}o~k(<5@MTGW6DCMJ0gkasROai_B9d+>x2zQ
z(TqJwZ$Ub6k_^etL1+W|6bbWZjw1hKaJWDNqGY-A`Bx*vdR(??A=EDh!`%J33eClg
z+Xt`9$&SY7$OKL!_EfzMgDK`-(YdiwKeh!D33D$&Y%>zL#uNNmDAvu_42BcebNq;H
zrWJt}Iq*oB>Wk_7lNTHA$NoT7PjhAv+l&NN@$oc<*k+cFCf=rM#5S9V-r<t>vYGi9
z!s>RrZLu}j)*MSEaRpT&wi!RosH%`OVw>6X7*6oxAcojx6y~0){IU>3Y%}v?W@%aC
zDfSw%%{XNlrH3Z?<53K;&3YPoLSjE)46)5_F<qUOD5X4No7oGlE|H`>Vw+idS)wE5
z5!=kts}hWk8bfTeBhWtY=m|WSGyGM-F@}NIX54BrhCNl;gHY*KKXD=@5ZjC@Ol&j$
zpczAKGt0o9svmGrh;3#Wh;3HF2}Eo&%fOzhtyu+os#*s2R9#64#5S|7JcZb17ehUJ
zW#$xns*+}>42?ZiNiT6U_f(B-%*fmbhS`rchS+8#IOiX74iMYyCPQOSRo>M}7**I)
zl_!T6lIZsD#ZJozy#huD-gRQwQ<W#TLr=~GVw<s5+y0+iCG4rnpYagejI0u$w*j-d
zvB0=RaU{$Oy~O9m=dOh^<RjtM_?yi&I20Mv0mLAC6Jv`Zwi)ky*i)4O=wgU%cBmn-
zr|Pd!j^{B3yX^Eam=T|+E$fVo=sIZGCl{>M$vo8Zk~lm+X?_FuI&wSpEbOT|A5z#;
zbq?e*F7XR*flU6l!OOfGz0BC)7d{M5BurK$%-@6B6=YnUpOe5>=fr^&*_vNu%m*;L
zzsF=|d^^AOgAik&vvMlE#?i6Fo0R{Kqp{g4H&e{GHb3$dD&$jTXa51P{K0$}#1)M^
zlm9;6Pjo?`vmrg0b8*f}`SY?rwAIg0dmhAQ;VAtc+Vl@>#V*_q`g-yfQ*K!6yOA%4
z;@&vQ*jNAH0?KhC=n3R;S7Lv-;W2>hyX5W1x)o+hXeDqQj<T_ot7ywP`8DWm<h=yt
zenn^UVo>ejD4S*K_9AZ-=n*)&n&4$4@_z{49MDIRw`^6p=Z`e)z5tpRI(YrSYs>ys
zLd{SdU6&mPRtZ@@1o<7qIsvTCWKF`rxk$=*R{T+Bv^zk*Odhv>_D36D44voi++{yT
zGydrIoRw+daZuep#Pnuk*e3aX{QRfD=pMz_mwQqCLmXZY%50+m|Lnlw@8{<mnU7Ka
zcgkR?l;LdlG<FqNXLRy81)+Ucc^O+WvN&{9YUOv$E6fSyb;z3<ZH3r&1*n)&=H=uZ
z3?`)8+NfG)J5zo;u_buZ5XncD5y+y25E+KvWJ=aV+rs=O{G1%S6RHoftauYm*}i{R
zA^AC-v0v=|=w@zV6Zv>helR+VUrBNxmfy|nFI!OPhw_5@TR}dx@hat88;MA|2Ze3C
z?&xMw8^3$5ZTlOvS8X4Ec&-U}hBMJUx0T=8uZSvST9+nU&f3Ulcua88=`d=FkY=~0
zwQ^k*AuY)3*3mC7oaEm#GG}UZTF&&y(K$R%-6LLkVTP^MBPGF(SQ)IdJ~$;d+8QS~
ziIcUjx~3(;6=%MI?=JQlZ#js)w#HoprXv6Fl{nmf36z1G?0B-3=-q5mFZ@NQEdmdC
z+1|gJ8Qx<uNiagq4iNM<PB9>mPAOfu9>GPl8v>P}(b2>sP&dx#R)`!{LY-Z<ki|Cg
zo3POqnKWb0ftN7FQL9U;1I?5`b(6%l;6F^zn5Q%;N2xk%pcsX=$`k@y^}U%V0jv}D
z6n<~#0cUH%vp7OtLwY_S&1w1AiV!}*!AJ&(qq2qh3`~8@(ij^lcFak*&auAfk@>@Z
zumgyU!uUYxPE1aBqCULEwJfo8>&G{1-Ox>1w-T;(gPIq+y~6=uVIB!HOm-UK92{JZ
z#Ahv=P{Lt?O|(-uZ3nXKo^Li5hYTf{+>B><eYa5M<v1X;1JHM8d2n`7<0w|-2SEg(
zDNgjdFl!YYg`CnH;36Chq@aXPkW}J}B=#ZOyBarXn@F$0fy>~^)y$lMBkE0BAD+BE
z%sd-0g`<&S+>59;VSRYw`mh^vP#fe;;y7@EP2RPNrNhR)g(GIifHOpjBV)h~jA{$>
zoYu4iDfYohxMraavL<1s?OFoWthF^@xth%H+<H(qhqw$!^CgdpEhaX`Hwjod1P;%x
z&6pc00twv1*e8sZ=*G$bE#%tK{sEO@PHGD&jyPD)%|N=In*%k5Ixg{g!vPIQLvgSp
zxIYo*;6O_V9m$y{#kGQ#z_G!HIQs>to0cM_{@8jL2WO14gnJ`+V6Z!kUVwH8ybf&7
za-mPjH}{NBtQ4;e-W5>6m4i}h59G~Bx3xK_g1hRWL<Uy@o4^i`y#vSwnRgn3h$ucF
z*Wth-zIHV;93`~4rDpgXBLjkfPv8&@-`!)_)15mFMM!L*8b{QdvOYX@eVF+<I1u+{
z?dreBdj2iiv&$AfvK8QPLMTrqKBc{g!(DdF@4%6bdkpJ)JxlofZc+*U+PT8Br4pyo
zrCG?Zao3*X6N7TyP(9@Bi<%jqHxPt%f<DZKaQKoT7Vrb~-mnm}1{=@3l)K)n7H7q}
za4lT8ylPQRL&L(kwN=OWFYkjm%T4w(#|hmjJOn-itd}i!O~-ksqo&QJc1;I2wQD-Q
zdAMEE!A|d!9ta3AjPW1}R=7wIt)q#E&qxpjo#D`LqCP}gGZp|s1%%p$9`l*?5!T@c
zrwtp12m!x9yaa?pFtHF2+948)`pHroO95F15@^$=$V7WcLVVvyPFW<YB(hJapdp+Q
z=@oh}BN^$EjPyz-!wAC=4Xr)ZkL-hb`C}s;5z~N?9TrCNpc9$$A_NWS!(a=G5Qib!
zw@u_gNRA&CIWQR+pNt^P1oHTMSTZtYegwO@=MO_0ouZ+?X3UR7+C&)Apf}p;9O*I)
zE%vc3UW68@=dfwbYQ2{+mbH4LtXF3Vt9$bqn!yB+C|PSFVsuDG5V-+=5g&m;7D}RR
z`a}>(BiGJEK6Ehr0e*Ig<P4AG4&l6T${6FJGC7u!6@KdVDKt?Q+Jf0N(zZhcQ4J8d
zp^cgENHq2&DkFYIYqpD_L@!pz21Zp#G(geFKA5p1km-vv6G6xao;Ng$zgZnJBKTlU
zdE~Yf5aCOOIDnVB9PsTn(C{kXb+Ci~M4W>Kb5|gOLe>9w(GK=F!h!W*|BuBrKuit9
zU06{2#UdQcU9@mn)$s%SS2Zl<t<Jci25)~0m&nbVg;+`h4{+Z5jEG<=?o@}O)_uNd
ztb}DJIREVb{h$eZ5>zBOZhPDRI!0NTZ?C64kF~JC&NhQr*saae5f^rjvQWkQg*nMz
z?|2K#j!UnlJqo;l6RMT_`NA)xZl8fL49i9{Fa~1^9A{!aGzm2GzZi?5s)eu%^X=K*
zW$=YmkQPKwSkiFfGTt}7;xG&hv4F@Z-<a?V#@~>Ue|<0Gl)T)yi2~@J>G?dr>-Y<6
z{1N*>()jUverIGO11I-B+>7RB9-ig54j1`t{6whOZ|Ar7J3&*^gr~|>3VZMWJ4GOa
za7jTDbkpkCE3#R6*lxL!;)cEU$TMu8O?b`>q_1QA1^yK0QUNmi;@~Xs9Hina?0lDQ
z8fRe<<1EnTwwWOGEW^S01a}DkA{>lHzRI`-BcPXlv6Vu;C?ZWWCE@}hUk#8xNw`{g
zv9M9NRd}oL9^oUxXNAuTe=q#A@Snm=jFatk6!sJzDP-ISmM;;WBwQ=pB)ne8pY$oe
zP53{;KMA|wys><L;laYgg|meGHHmU33C-_epsy5tgV6jI2mYg?pA)_z<gcvM(*~CY
zkw5(s`w98W6X^*;Zj(j&B4MNO2g0|79}3&x5~6&Wu)lDmkQP@guNH0=8h=pmjUOoR
z1@VplC+NS6j^JA%>lX=+5Spzx!KWn&%TE<vEWAqiUEu@5r-i>2zAOAx7>`<g9fiGx
z2MG@s&K52fo+i9RxK;QA;gn3Pw??>BxLSCL@KzzWPvf|r6uu~o;0-GI#-9<`RrCPi
z7~xc5t#F0#Y~f|X>x6d+jb9`5z98E8HG=+FwDD^MU4q}M*$?B_2s}~r`NBtp+l7A?
z9*AGTSZ}Owrf`mMf$${Z8sRy@i-hZi*9h+rJ})$WhG^$Q(V6(=hwT;%O`HPI{Ym58
z4-y_oM4cmqlY~bTAwNg7i&Jo%_$P>elF-E~xIpx`gzJgWbG7Jegg1zPyXd=wKNA0E
zqMsE0Li`s+zaljLi_rfk(SH$sNCclTW;i|<*PyNF_QHLIeS`-KM+zqjrwZo@>x7Gm
zXlIq^Q-r6Bf05|5!pp?pD*9UCcZoPJw-a$ZEdFD{?L?ISTKJ;yEtUUKX#5Y+A12D<
zwqg*)2KkvvK7TJEn)jT*GSNMRyNjnVPjYp_rNVmQDZ({E^Ld7LjL8o0cJc2LJ|O(5
z@Co75!X3glgdYh%73T5t26`Fih)C-OBJF31!-N&WdBQrOi^EVa+I;Sz-f5y~ghxFt
zPJ{V81ieB0tAyVcGCmUJZxx!)NziwTepvXJ@K?g$2x)b}`gkBUXl$WD=kfCm*hbh+
zXg+7b?<U&$FAWeqLP*PL)}JgiHZY)F+=o-eXFO!eac?~0CBpT>M&TBrixY9P=-Y)f
zOl5r<vk-qOq_qg?7lp40e<yrb_`Z;qB$Uq;(t?k4v2Y)u`Md|ek7)C`51Ljdls`mB
zixbkujuuE`S<)v7&lH|3TrZ>*HRZMnuNBhvj{G}>v|b_ovha1`Tf)ByKN3c8p;A6e
zm=Jalb{EnJhjO%pA&wQA=MK;=PDPFQwZeKKP0CpBOyRl0wZaWTn$=M5ZsCuG4+&iy
zi|wLc6}~C_tMEgid9H!JEF9F^PS{bnpKyO6ZFnemlyJ7NMz~Z+t9~;cAvd)oeVK5h
z@Ft;oK0=<Rqm=ux@KNCt!X3glgntzNSxDO<*3T8vgpqVYxQ~z<B$L0dkS4RFo5#<f
z-4Xe-gtfwj!ev6*mQ(Ij;pxKjgf7m;Wui9<&GQ-R(S(=vX~aZ)K=_34X<_sD8#HL5
z{J(_Rd_Du6Cj=YDclhm1_hW!5$LTkSB7^R8sQKs55MAd*l!H;bEC1sDmd(HW?e)9F
z)S85k6qCB+FV72ZK_(p_bl~Lrg26n`F%#v2zj5*$GxfrO$6l`j2h)SyJTD1si-R&e
z*xnI1oNi>j3Y_~w7}mMu%Ep2b)VBlrXi!ak?2FSk19?{mS#L7d54U7@$(1bv!{u2<
zA85vfamkg{fe~!?#@={upmxc3?VgOht3w@cW6>s=QF3J~K?n5}V*+`da2$9{P3ij<
z@~#fDUaXznje>b5S9SsNL47@-kLQT`IE}7<TakBlkoEdPAGb?($(3yeBdBj0^zl4V
zAEq*;?^fhlhix&<z{{Fwv-x8=ZDxXU)nzUFT|Oc?fJrYvZkQv0uB#6sAM9UsVE$kg
zm+Iek<gu2Q0Zc0DYS*Nr-FS(C<>6I8t^&*i_;@vB^zr<#O?Pb|>#f21qy33XP9K(0
z6S-yR->Xgt=;YvcIna7mCQaJC-{k>A`WeaH`(3__Hjz?(m&F*(dv_jP`HK85FTE|k
z_K-U7y!`dK#_RIr9a-x}dU@++kBzNgTRD5ISGu7xa%p5!?$usdQB{1?_PTX-=T~}t
zyzQHJcuBAGxJs|<?Unad!cXba@Ve0Yag{Tx8Y{z%GplA)&KUJ<;kE5YkMUj{JAU36
z@3)7IpF8TM!kME-fiq^@TyVyW3vHTIHDgp;@A-tc(cg4_yOTzEm-_3*R!*Mmm(Cp7
zSoz}U$(0!cy#1ct?p^6`3^it7o^!>Kl^ZMb8aGuwTU_dGA3YvDm{&DxRCL1|iOdbr
z&6!t~6(2rgVR%PQY*YnW+V9Y6w6yP`SsM%2#MZ<%MXvORX7tS{&lnV27g-DMntd<X
z9&fCw%WurxJk$HA*z46}o7ZJ<$J5~%S==$yKQt;QNx#TBoz{+AGooT-@yOC`2YNZ9
z8Z-CV4&T${HJv8K{C-bO^ZR}RkH)nlKl<fl*t?ux{FCC`O`Aq$K-Y!G9Jr=c6VJ$@
z9_Q}c@P?!><m1QuV^W6kh5X}N-WqyC;#$H5Yu94fe-9@xmoIF1BWRxB2x;EM__1ps
zVZ8N1gNjE%3{H`BKMY+6J#dOV%CIu$<AxQgMjlR)3juJ7{2rxlW9=i`neS)e%*mwY
zkiVe#5=zA)#=9$KoJ!KZk!&Y45DkQrg@c%1gF5h&<SjaM5|qGCayIgjhsoeeKsZbC
zLJToL9GoT3L>|WZi`djE{DHG1-*rdB5y%>MNI%496*x<>x1pz5xZLDpe8!`*<h9^s
z(OGg5>SQksLE^^TQsy6rMmS57@8$HxA6hZxQa<Fx=`48x=sbRA!CCSuuro@%ylg7C
zInozJ##xfLMmS5dYKUJ8;4Jx9h~|f*;hQPr$LL@fVLtRL<lrpHSuA)Pf9NdP1M2e_
z_YTgI%%crCOWGF0d9dH5v!o?sdH171I7?bGH}4cy?bpGQ&RLS~cW}MJL_LIdb7;NE
zSEy!eXq(Otbe8-jczKUe!H_Jgz{}(2ba0lmWH|3_RE4voC1ZI*If7v#bMqM24$hKl
zJnuD<2a7DqyNz{+i!9FLmp3>|TH%ts11UU0WYTNR&kf@&*%@u*jlo%kvn2DJ^)omJ
z<FiQ8wI+}58gQ26!00TQ_Z;boqVX*>=NgnSN}w4soF%V7YsOjfRBAW#eN1cSshxfm
zaF%pqX4FPFOP*;;V|k`yb2@RdjI(4kOvO3;ZpT9{M8g|Fz*+KqjtkC`kAckl3I4!Y
zl6f}7=WIAjsv(>nuDSy5#Ybn!3Jg-tlBytQNy*Du(o(TJ{wM%v$x#4!PUZ0f2+oq0
zOgT%MH`ApBc@rpnzgBT^-ist3&gLw^Su&5mBfwemf6zTROXl%w9h@c2(|T!H-apvu
zC*%9`p}n+6-pL%(&$GrFGUY638%jA#+5x1TC2gOF<>jLioFylix)pi+egS96YD1=+
zC9SH_d5m5NXGvRkeBP}*OD|>Tm_AR)<9A9pOIAS$UVM3nQ~0&q%T4LDyyH2dH}ZG|
z!&x$q0R!PIX;sl#k~vmwWBza++FZ*&<m0>?i=qgN+E$^ab(ZApB#xzCI7?bhUSb0$
z1J05UnIVJ|kFp%jl9rAo_|1pTl9tX*?BF2aENSZ(B<>&$XUTu!v4PH#bP=Jmq%H58
z;2U*1OSZ~p`2mSD*dClEZTa9t0cQculBK46SmJpMg3glmR#K6uq<%O{TKUn|TMW*U
zw){}*><MSdo~Hiz#6B1^oh7aOgv2J&aF*oc&{?uQX*f&%+Vpo?g4Y$DC3z_sXUW;@
zAe<$6jTmRi(PY3`lJB&Qvt)Y?3C@zIV#-2vmgL(4I!hj6B;YI=4f9g4CyAjN11HIl
z>>PxCfIdaTZ$e#>pFo}qG$2ZrJD&{jX!UW~riD;{02t=(&sAtHX52n_T`qGpdUrXe
z5zdlNV=%=bv}l|q?}tRf+)LmrNdnh+Vi9Ku&XRTp!-*9fKb$4CBG4iS9t~4{G4IO8
zSuzuk&WV>fGjNt9K~=wCRX9spI+}Q#s^KhYKCIy^nZry1!s@nlmYj)GlenI$;4FD9
zB&ezjX*f&T^B7Jn;DF#PNntume#~<KXG!x*8=NJ14boZCj^fb7Ypf4v$;*wt35k9{
zI!iuoMm;UjgYs~ev=>}mVt>lRS<=$W5@nQ!v!tb0CHTgM&XUKW{Scic`FucU$&(EO
z&XPZ(1e_(=1LG{Yh7xd=qzdCKc?8>pv!rFfS@I(e3eJ+20cXiSQUcDBmH}tU1Q~Fa
zv<x^)PT;uVENNSTvt-WAP|seOIc;ZYcFNG1mcG!@&ROy<FcSQ=lFpJOIOqJ9LubjK
z8G4nM!<!-rqpG8q!;`}cNwjsA{3jS4c-Nt`Bu{P!zWt)JBwMxZ=io{)m5RO0cOmLW
z!(^5CybYMujRlrKJ{snQUgGoObJxNM!`~l&bGQbNM#kuZvt%hp0B1?w`QR-13r-H4
zC2I`{XUQUz<9Tcyn(UN?KM}ttx<qHm??cNz??8Ta^0yeJm&D=u$*Wkw>)0Lzbe235
zQobLHf}4GTb(W0$7`)g>w2%$=$%j!ZMt{I;cuwvB5e>6E8vZ%{wkyb9pPw@VUw#v(
zQ{=MzB7SM)RNsR(voFtY{RfEAbFvlnUE%0h;t!O+($Ts2pu}0u-k2X@1n&q{cJ}`Q
zmOsRLPVzEg^7%^%Jtv3uVD2EWhTtf@2?K(cB;#|=13inpZ*i7}wPF|eJH_?n@rA2@
zQ0wQA?+2BAaFnsH@RFq5LeLY*JCP@`!tmOnt1%p9A5(5b{x-;61o|BErc-W2Tk`mB
z{7&*-gK~dFXYw*o<rDG-u-y^8$QuY=FC5l$a%BE*!Q=1LH<4#NCr6ofb5P||%Y*0S
zsJ86ih2Wix!+1`PDj|zMF~@LpT?Ws|QJswx$P;mt@vOj0lA~>hj^^ViGizsz;mrd*
zgS?B;j6bG5<?aD}BaW`z?#i#s=h+^NRoNE@PCI{K?8dhVu=nlcKa5PM`w2CRNcJYx
zy}qV_#DUb+qvzrpxJVuwDf|Vfp4<^C<2Xxz{t^z8)^RcF{3bJ<-(;+*-(*%(zsc;N
zA0#d|=Qo+_{3hc~{U)*DW7_kNevtXrZ*s50WJUCfk-2nb?DADROz!OXh;LiQ8&!^v
zJ@~lUQ@)m;*BO#`5jaD>jn&sQ6@ip9r1?PJg)<~SWZ?`+-~pePTURra3%&C1$uPT8
z^W!YVfIvF=C{gMHgr^Ka+U_^nJ_aN0$OxyQE?dZABWZ6)vP(0zkl7YT4&Ilgydlp3
zgFR@b1Uj0eKA_;iL(rh7G%2@46OYK&;PKw-dq)%QGTG^bCrx$|f&GC1J%gs0>_nO&
z@xa^>8gO7I+VoUGn*IHj6(R74*{Emz5Si!Kh?u1@YEta7lR%>;ffewRWIxyeIY6>y
z9%zhUJFzlji)&e8>DE^oKgo3KhHlcjm2j<7wRIy~0)$uL^?+?Q>rP3)*AVw+lQ^e5
z|MYpB4`k&W;}UwZ*J*gSk}YI3;6Pn|FMP&k@z*4)Ca7c%`15e!+!E~j-kC<&a9xhd
z`067E<7{A4C&ST=j5Rp0PyLOnqu6kJLq<heMYmKr%g(_8<%ElH>`IhnH(F8rH3=VG
zCXK{jE})<{B<X8#WO%0<<T#@qTqogO>839zk7AQB0fCFkY1Rs*Qn%$h^S9%0TfS#(
zA;rb(B-}!d!nc@vjdL~IZrB~|T{oZ{B_{Eclc$}D*sOgH$Z2Q(%eDV^X!sY7khi?a
z#RHZ}=s>D7>5fd|z<ILasA$jW7E<gA+!-wg%bGL?8^h4a?PBg^XHlm&iNFhGXCF$`
zu#KV=iOr73flHmhJBsg3C$JY-H3Y5<bOt-lyG`!Z8Ov$j8M8AzyT&Uz1S1F2v-3cp
z6#{#PRv_UL7-aGH$9^U^fxv5?u8%yAyv~_-*E<He0W98D=)S0g)2l>PeQ@ZGNp+|`
zg_w;x_$;_*H8boZ6u6~g_>eIP&txb||8eJt{ouSjZi;5OJ15z^RV~MXPm@EV^<K#q
z5*$YX8Tj9?q`YgXUtU&XCS}h?#V#;$J+VXF_Z+}S?F`&xiFr7}#=oCA4hkiwQJ$#;
zM~2C{E85PSVd)QN(k1TK5%P{il`rT&39pY)OPAN~zt@klskfuqsnBf@{-5wJ^_u#x
z?re`;KEQfa&RtxO%^R^lB77xrp8r#Bm9z(!lO?~A;CF|JS%{&7;A9CGJ@`--&>Jt{
zS804LTX!?ONT_}2ch<p@8)sj9+BD;1_#s>@;VT#_OokSdQBEhza^qRp#yM9;vIawl
zzLj*1oM3lXhC61Ls883)&Txbbg|3LfAF!yf5RQ-gL_=?^^dmj6*){g-hD1f75m}!W
zNkl_$Lj>NL5*ZQcjLzqw9adOqh9a*_AKOspgpS1y)@x0d+xICl>P}CqLyI4+L}zlb
zgY?))r}2?2Iw>wdPuoQDteYga;<k>FZQ#Zk@RFpP<S2SWh92?87McyFTXd1!DwoIM
zaF1*>?vbtSKGg7#ME^$N6qNJ{4KjOXcd_O2rlf~tCO#^fdq`GIo;+eovz?>&I!dNC
z6;1YDJa^fOgXUr%+}c&W7xx9-P`6_79H7~Exp&Q+g$LCyo!<aP&GNZ*2jL1iVPJjl
z#mU|a=B=z*KEHRrWbY&UCwtFdva~m1oG+Z)(7R^Q!kYSpOBR614T>AEhiPwk0TS!M
zW9;)3Z5;s3w$ROeG14xD<pbP?&R%-!TKcJ(eWIJ!J09XVj2BmM2kFo9uY~tj`9RkA
z^7}`BIX_G1RcAVzcAfmXxk-Ng9UfC>bWgUK{*SmmR@t4D|JyrGf0I2RKesood0hDN
zn^*63nEa3LSIy`5UHeOZz4oh4xGx$8t-s{v)c23{cN7+f@Fg~wLilbKOd)(V4W<yj
zB?l7%cLz!6%WFm#G^1NLqiJcDP9cP1>j;wF<(#+dA8D=|>mS+D$0_PYaeSG*ng_E!
zhEgdUC*;>^@{bWN67m;)@|~~aS)$hoHwteM-YUFD_=wQ#$q7BLivF|k1EKj=igLc{
zWP8QJGT~5RrErn(WZ{LvD}>(_-Yqmf9MHQ>G^1p)9Y$XwGP)_z?70aXFM6i%SfTN~
zK>2y1uMl1@<ZnaN^N8>{q4Ajj-}p!XeY|s^Tq~jTd8`n9r0^KwV&P^Xe@9|{{;WlO
zMreE!Ko{Y1Aitk*gpj|yl3yiUB0N=iuaH(+l>43VZ^AGxEAk74_-(+@CTJ@7$BCw$
z8Raez(xQR%&BFVHPYPcY{z3S$FdGY=^=Q68G`9J`p`sc8lYIWdMLbq`lJEjyqwrRt
zv89LnGop{j?Sb`A6J8|TEOfq)X0J!cJum)S!ViUAa9g3Ce!`K$Ny0h8<-#+BW-mw7
zyGHcw!iR*v6uu$+n=p!Br`cXY*h4r(I97PM@Ot5^LPq;#eG|4DI1RT!($3d$mFU&N
zvxHX&uM&Poc$4rp;ZKCyg|7&G{KUw1S_wM~%Y`F_W)Eh_%_faCQ6sD+Lf0zcDZ<l<
zkiSUuTH$5lZx!8qFXlVMzeo6h<R2IPlyJNFFN@wGd{cb0CnNgxf%s-`M)W6)j}!LS
z?8yj>lLo(7{1Rbj@q3BxE36QX7ETdP6FMKqMWVSk65CrX{FZQ?@CqW@zee=+!dt|@
zOZ0uhpNRjYXtU=c^qajFfv<`GC&}Tq-o&Q_Y(w)?ljo5yT8ZWzBd|<#4<Uc^XZZ->
zp~CUPdBQs3QsGzS)A*$HJtKTo_@?k<Az#$9pZWY80Tv2rcR+fe@F3v`A#D&?zF25p
zT7zCCdbRLOAzyw|-n{w+UM8A5a*)4O$Y%@EZZGQZi@ryAztDUhLeBX#J|q6K!dHZ^
z3EvZbAf&wn+o9nqv8%ABu&?j{;X%R?Li72GdJ{yO*aD!dMRPj?>Rm3REe7eeLi4!`
z+W9tKBfj|@2EVxv;}a@>TKJ04d@e)&_oAIIBW*g^UR0PTY%Odj>?owY2jyw1OB^RO
zpW~p96HQBKmN)ldyj=WELfVQ@?oJ`MhamlgaJ!Jk&E&r-d{aof67utfZH2T6BEOrE
zhSa173x^306^<896V4LW327wG`m|XgULw3)xJh`u@MhsXLfTcco_XE?J|+4E;mg9e
zg*0}eym=l0ek9t&U;tf=gXOfSBy#@;qIo_64iG&?c$n~L;Y{Hi;e6qR!b^mg3(a#4
z^4}JHo$yv6P59Zq^Id#M^s~ZW3!U%c+oInW{!RFakY50(kCr~fj>0lw4`E;70m5Oz
z3gIEbaY9-NQD2>KsjyynvT(KVJfZVpTrZm2MNkhdjEMIO9}zw-{DttB!k2_J_hr3z
zgzpJy)knVbWi)%pfNm?k+dI6oXj(H-ewdJZa*#emc%+aU7mz<&XkuW1Mzf#kBYBMO
z7e$nVsg(OX`&>Sdsr@FK_&?&k>0bXwOsh%wxG||a{^F4r-@|P>K<L29^#X%=o<Ana
z@iWmS+%8NSi@yQ3_X3Cm=#Z!6$|^zQ5!tH{e^xhZIoAd>mI=-OO}~x;x;n^uxmXk9
zutr>RWqe+7d6pfG*983T;gTzx2S%{naBt6h5QAd7oCnwLO5|M~WWC3+5R=R(xiUT%
z1@%4BpFb{JeRzCJ>AL`VR|i?+CmDRx;mXcISy10|0eyVdbN$<lysLw(_Yd?hmxW5M
z>`Kr<eQ!V?$I0>HF*T*{M&wziFAk<KUaGWdHh(PtA&#J2yRw%38XuG#z@)X18|Db0
z>+1c;2mAL<V7z?uLpk=BzED`B%K#=l1$|tTF1hg%1Ixqv2ju#K*%o}KkMqtp-I_<%
z>w)!G&Ww`N$G1&Exlho)-#Q_nlY?L5;Qq;U+MQqHkipIka`%3Xo4c3>Q+|!@a91q2
z^Wo}HV;H+8`fF-NpHY2*mvN=nnY$%sG|sIqc)-M%G1bC8-zDYJX@8tyH2njgx@#~9
zcy@&`*YKlbl!Z`FNM{Ub$Ez8e3x+TQp##V|ym&TQ;mBL46IzIw&N#9iPfA8O(}bUj
zMK(}dEb|O7)4p>LLNe5mf69suMoH)ss_a!bk@@%8V&9^9R1*s`x<sf7f5KhbJqcDM
zybXV&e}Ir5`Wg6<UU}?9h@06&mYaO$0`Q}7kGlv3v2f)25Mz5~O{esYxqkvPiw~%g
zn+nPIvisssZ{%_)&%FdA-^rQ^+U!{txi0f;uwjTD=hI8%=7<R#R*Jm@k3=UTw}e<V
z#3)^n?|1kyM7fvX3h*$A9Z(~m`4HdGWVSVvQ$V-G;>`VHe`On^Sx{ccJlddpTxLJD
z7>+-N7Bc(goNYP~i#MQRX1^j!=EnJ!CbM4$OB(mM%>Fqa8AaSn@M7e$Psg7uR5N44
z&4^J*$}$JR<Q{GFbzbI>EUUnaCnF$-iVVkTMxJ?~$XJ}-JDI~o=Emt1nR$@Ng7}#v
z4;EPzr;9}9aFNCFa*m@yWJ#Q_jWS1wgnQf*Xes7rj*Y#;Uhzvx=D2L;IqMj^mpML*
zB%LYZwBOG>!VC;_M*Kr|bE0Ut$7S=&9u39Kkl`NpLv(GepE)~rC^B}wk7><3wV%hH
zRYmO-gyZwrc1;$&FSwT=JC-@86DLc12~u%3Ul;OF3z6_V5O9w(Zhx68V(UQ0?_k{%
zS~1Utc)QMA=^Dc6;i@Z`f#&Nn?~LVOP;`&WysNb;&^<2mZnqNX9+!EKs92oe6S1e;
zAgJJ8f`4bP?-Oa=<1&BL$^>#LEr?I2@cpV=9Dn}*v3DkbRTXFZKPPv|4OvLSa#;dg
z2ulzXN!SsU&8P?p1P~C-dLhwlW?``kxV36q%ccc_My*=wR&8Bd+gi6;wF-4>)mlZZ
z)oN?4cCoeopJ(Pd_nrW*)vtcvp93eqd1s$FbJqLLI~4CRy~MQy`AV01-+*gyNH9Gv
zldB@8{%pV#MjV>?F1zQ!%y*4gkhz5i?x8f^3R3dz^tjYVRFIt>m-?t0V5i5W?o_!`
zGH+nHkLC0?X{Tn^GpomQMj6pgk4t?@S<TGkWQ^3Om3DR}ZT6%-)9p#q-np5>*q6`c
z9)M2cT7r$N^X`mF6u`9vIe9nrr7WJoTuZQxp)YH&ae5q&HIw!-e>hrt(biEf`s29p
z-K9H&dUJ|MK`^x<CBoi`^5rKL)8iNqM>I-9M5&k__jS{RV3Z%BA@{U$Bzl&W2U<BJ
zN&_>gm>y@-XGi-XpHxhbvr}k#Mmc3U71QHv_~_`@DPwxvv$#8PdfX4$5KND=;S-}5
zG91(6%*REnB{+}am>y>@B~znUvwTdCv+-v}Z(xsOdYlbEGWrtZV|tujt8jMoS;oio
zI2(U%w2(5U#~DLVm>$=c<zaf<Wu`uh&Dw^km>$Pd$xM&y%?vR;j^~J(9#_Q@F+DDf
zXCE^?j?<u1F+J``beWkRcP~9KJ&wzp1@d3#T7o<k>_Ot&i|-&Ak(EQF(~vF{yb%$4
zy1U`S0qToNFYkEroyX?KVVjJE^!&BTT>Uu;&B=_*2hYocJsGt-lFi2SxUFbipGn9p
zBNb~2eg!e2=Gu+vaTGWr*zi<LkFz}(j811#OpnuuK#6R4D9G&l@cAPv6>ACpl3DQ$
zJawv@OMzJ(ie5;?^f)Vrqvue@^f+@5#`L&ubnHfCRlD!bRIDX99ET>ln^7@6j(0O=
zHH$K)$Jyf;jB?UqDyGLVGN;F#gEpmNdK_;PDVQF&nXSO|xN}VUBcms?YM36k*2r_C
z{K%h*>2aG)RToEBG91(6><L#Jy_DgY9%tp|=pR`grpH-%b(DsEQZYSlJj&-4JvxyQ
zFg>o+cwl<mCe|3!<5&YTJ?<D*3De`4g_$15<DZJ@an=LV<M`z(71QIa2d2l3LfTYJ
zkFy?_9yggDm>y?6Fg<P{>y7Dgwv>mlmS8(_Wvxt~Vl6?+tdx<lmLTOtp3LcSsaQ+!
z40uGp#U@~S90m6Iv1}uz$89t+))M4Zor1{<YYFn;@I;c_@6A-KC3rtP`tz!jis^AY
zxcyt052nYlR9pU&ULvd|ScUpvEkSzaxx5UR(TxGN8}3k$C%V=cWE<hb-yiHsgWWg=
zhd?wHz%(|#XQg6#9It$s9>*^#shA!&+K8AQ_Z%94=dt1F=YgH@wA14-4Kqwbje~vx
zuXV97LY){dscy`CdvXRGh8AG%WBxISg|!5qMC;Np8LrdR=RA1!%}&Fbfwa~b<=m+>
ztQoi&f$YUxM#h?f7a@={-}rM<8rBT7awJOAr)gL-(8^dduoksQ!<vCRkYKP&3ux{b
z{^p5F@eek46Miz_q_?p{=o${M81{TKZEIWxOJ0h7KK)pnJ3gJccR*%XK8tiG7{6yB
zKaPDUtLaWOekmKBq4%)MCS_cUpp=clVZ6+5Wl`?jz(yxL+@0s*5)%rt#Uoso>t_A}
z6@~O4%;NH<Z|z_94j;=kRSh$mIIpU|rk-hnQyv%EqyGRcJZJn5%ivmp1A|yA?$C6u
zAZS;NW4u8HP9Q4}kD)Q+z>yrhuVwE(=`1cx#p1Gbc8NP2{9)&v>0$sBqr~Cop9!Pe
z-8N3=2q|({x35give7Y^xbZyW<PLMbSvTK{_t^N^OjEH28s`EchCPTGPIGw<?zQnV
z0Hy*EOrC<5Y_hL$w;9IZW(M>2nE~%>P}(PyLBy8<EjT4=Fn^yJ;H*OiWrQ-w@MVzU
z&!8-kK^|hWGgvcki+K*wFK<KSfWy1SC)T2`p1iENrD;V=WkZbX4YbAzR!<y1a@mT;
z_E=j}Q+;a;N+q#)Lsh({CSLRLR@hnAP+47D*BJjiw9c2cu4(-b^R2I|S_W<OJyr+$
zuj|X#HP*Eymm=CrOCHBIx%d#Suv&ZwuEgR)a3>ZY!npAkAA+~^;&E}NicoSXqA6AF
zb@gq9b&ZFbL6y{*pX7!DJ+Zb;cBp$nD3*^^iP~eKSRfrs69raL89YA}3-<|i=VC<=
z>`Fa>SPWY4R3vu?hca{UH^s$WvfQ_<f?bCop{g5ih_|eWH&(B~tN^GMJJ9ZKX=`ez
zLQ5;#;uKqr+$xVxxp<9P=feDHZ)~lD#%N6pI;PGM$1IG^D4q~Ahu$n5Ra{a$CRWfA
zua8%@#z)4E$1o|JSXc$k;_BL1OMGQrD-@w)CF3WIo-p==|GxfpebsWau7g>pqOv}2
z^rn~BV1PH2Yn7pfDs<qgYOh17c}>;iWRI{T)F*aXi*_z`QC@`(unOKrQM<gn6`oCv
z<?+=RrIjr!u%twFQ`5<HjMTcKzCCWUWNuI}u4FhSeN?Z;F~ykV$~fh!SnJ9<tQ=8Q
zf3m4MmBNksc1=@zRXuX6UfE_U(6oGcYaE$jEhEzcZwSDnr9R&1HAu^2K<m?69A``k
zyMaw&O|X845!-68Hd11VqVg4$4Gonh5?s_!ujFbL@z(bGHhi<9%C?hO%BIVhDaV+s
ztul?`Ja|?YwXu!w8qu!a(pcA2)#|j?LP<Z?H5>yReK~rsc{AR1z_y{XzT9+2Wh<2M
z8{$^56-6~s7pHvou``Y?U*N1lPqL|Y$r5u6N^l0X)bT{(abFX!Y;lq*?p+pt;ff+S
zz>L<=gpRY7gGXyk9gbcd^2Gr$<I7w!>Ke-%;tf1NW~u>t8dsb8I<A?rs@iu3qfX{{
zB${r<m|dX6DQ}EpU6<N&yK0r~BQt<ZZOy_$Qp7f$SYBRw)a=8}h~U-1RHn6ymz@KE
zY*(Wm4H!;|VN%yvjRDz+gN*LMnSz#8<0NlvZ+6O2x8`_t-SWD4jY1J~c@v^&#5Omz
z)~!Z{m8)0PV3gT)SG3rST?Yl{LOVyk?fm3K2ZUlY)ipG?x5Uev+b{r^BQw_Aw%ML>
zrq|6Wk~ka88a;L-W33Csw{5~Kjkczfv2dMPoCf9<aNZ@>c-d3?GdT%^i#1i&pz-Ak
zXE!yjaLQN2+i<;&vlhu_u8g<v@`lj*rYej(U$uS933;7T7mvpsjRACFdn<a6GcYtQ
ztgNZMr8<64DQ++E7ECB9)oha1gZ8dw;=WgI`j_2dW|eeN1}{%kud$)B9!C*}a{Smz
zdqUuBFXwy}^piPTY<<u)WMvmbvPU*~3RTxP@dDQ}b|OcL{}S0ej#m<%2poY46@2H2
z88arw3V6?0V4jPXH?_p3;o0bLJsZX5wlr18TU(o2T4NInOGX!eE_&E}cJ#Iw9MiI3
z8wd(M(?&t~f~--)r`P0`e1fIl7jaFRL8zCDJ%*h+))PT*%ckQ)hAb4XKPc2YJIwEM
ziM40&V#AN;DR>3r?{6f3uO!V|3Es$tQAVT#<v&K`Hy_43Oq?U~^`8C}Vq9z$PZiG)
zzaefBFBPv7e<1!u+$BCGz9{}lq=`qCpCe8Xjovl<7fI#^9>z2JY9QVVjcoMOAa_VM
zdS{T0o*DS0{Edx#$WgxMfc$zx8XNfFOvz<pm3WG{UNpAu5#QLh2d|g^o#MkHKOr;!
z_r!EONmK48juiRDkN*6jj^sCb@+^_&1}X0pe=E|45B>SuHrZb^`c;r8N#-|OhMz5N
z7H<;o68Wu-@tzak5dS5P$MZkKjUE%YP;y*s7x{IT@h%jv6mJpl6Q2-Y7T*y=c-dw8
zUg9uuoOrmnP^2kS#$P2GJt4^3BpZDk$Vc%LEqI)`LR=+o5ib|NC*Cc-A-*SO;#_2Y
z1H?k{5OI!pg4iIQE`D9)D&WlLyW(BqE^)W`7cq$MnT+2{tQ1cXuM_VOpAu;@jOj|m
z8R9JQSg}g16&uAi@k`?Q;<v@y#Gi>ziN6>BD*l_~vBtHE43ns1UvYpqghYJ{B^y0$
z#2YXFY4Sf@oF#vwzm0fH<bR_48$_eGjdD9AcZ#?infhS38=C7Z;_({JdJY#45R1ie
z;uLYJxKun*jEi;RDPp^Lx_E}j&#Ww$pLNKq#B0RwiMNVB7Vj4MNtWrJ7he(oApS-C
zoA|yM;Pn#eaQZkY80%j9AsT<Le`fQ#hIr<?6h4tb&Bn-|NFNO^%SHRtNlU!P{I6F`
z>yLgxmzw?rjD8sDZRkd`4aQ%_!)4uUV?_@P<2C|2E(ISM4<FX|DmMl{Z{u;~#^(f_
zF3wc!+=8eu^QT@A<8Y^3hTW?JoW=ypRXBIN%?mpg9{&6?kY5GH3G?Ha^71Q(+e-td
z^Dgol;dO>DjOU3z-e8QiUOo@c*?@Tda_eIly9i{t^!LhL54V>FPG>yy=3;bc^TJMp
z?9cDC!S-BWer&dv-)6YIG;lhLke_+(qkzo|`v%<p{J!SP50|+_epmX^!09YUei!ef
zUoJzKKffKw&pU2NlF08SxLF5|2W|m;jlQ1;LL0-l-zj?WevT7*rQ#4?yr0YM1x>|+
zXMrbx>=$nLVfWYXiowbL>wz$@|DJ>!W4;+MTP^bAnDjQ5%Z>DPgR=$ksJ|A4e-3u$
z$9`v--Z=!Pb8kQU%u6>nFF&U7$Gdqj=AM}t_Kz3uppxR^;-vao?0;H+ZPrKWujQf@
zNBb)7IibIH4H^N}t7`O3z|0>^*o6Nwz0SmG30<~DNC928Imie4YkxwTz$)}~Qh$x6
zZ(;j=2Xos~f9+9(1*q8;knQ(T^pNd${@k9_U*n8{zy|#3s=qb^k=#HbD&*;}#o^=W
zuTj-tZ~e9N;p^$I@j?5e_16w&o=N?+t0?;P*J%CT(_gE`*|E3&S{qVW{k1#c^7PlX
zqws|O+GYlPkp9|m1}62_&O}0={@P%a`APNHeu^wUNPmrXI(_<UcjEwku>RWH=uMyg
z8h?WI>8}lE)sp&a8_-i9qQABaB_;LOIEnQ`^w(}+Eq(fHMvdsh^w;>(lhj``{hicb
zdxbSi>aTGkk57M%75fDGYn(<B@$}a?hv_5r*X}@yPocl|cjlci@17ZA=XW*l{=xcd
zMu#Y=zjhN_oYY^VN~lkNt&E-h+32s`$~u2s{k1&SDyhFVgW?D3uXVD{N&U5-@{lI=
z*M7{<Po=+BgvR^y*BaOtKK->+R?4Tp_M(*&`fHo4oX}s}&3b)^{@TA8?$cl6BqG25
z+7QY<{k69#`}Egn{@t&?MpcUs(_cH9>3#ZZe_(u{{@THmefn#w8Q-VB#`CI+{#pe+
z{Q7H4cop#LuTjsri~bt4hQ8?fYu{$GJ^eLKSW4=znQMtpe~q7O{Q7H`G3m$CUmM54
z<<npLI%S{!+HI75=H0vT222$v=^y#@*Lt$oefn!$u+Fc)Mx*l|roU!1T7CL!53&^>
zqQCY8!#_lSZ6U*b`fEnF%dfvy#|ruN*Y0JF{rYRmI21orf9+_-_+<KPG$!y_>94)P
zCiwK%N_h-Eo&FlHI{yXzwIwVzslT?HqF;aQaP$`R*Emyl;4TF2p}+P%yw=6ImZ+z{
z7KIP=;<zlKPk)UwaItny5556~g3@1u<#waL_7r+C4VK%@=L_hsoq{scV7cAur%8Ve
zmfNiyiQdo5V7cAO&|jlni8NSlxB6>WBD;^Pzs927aTzR`A7S``d!PDiEOJl%HCEH7
zzs8S}A76hh6a6z58Q=@oe*HDP<Mr+V9kTRLQhzM!*FU4_^FAg<dNM{|*-Dqf+J5~t
z3|_PGGuwXsHFX9qObHjh^y56<ufO&&b?&~<`fHxi*Zuly`}Nm8(thZt*I)Cr#=bCm
zY}RUNLVxFT(Po2Ml1!aKrS89}&h|-dJKCRu%%$POG~tXs-ltS}+qV)1t<Qcons9sP
z4;9tM>UcR#*8az8a{u?#<Dg|4r^4B1t{C^R)#3i<G~PY~wY7wz>VEw-#~q9(!_fG$
z!Z}VjBXv%in;Y!u_Hv_vK5k#PpF0rGid{E+wMuM3=g<5ZJh27v$nD<(U4DV$Qzu?E
zeOmy(Lgo2n`>Rya<NuKUnrAq4?@JpMGI3dxcIRiNzec?}>VuSu{K<>*60t&zi>>0R
z;u#`;hh@6``fIiy_Uo_NerV@6E{uzF#0$kM#aqPt#3#g;#dpO0`fIiy_v^3Oe%P<S
zhJL`gaTTw-;QvqhYyTGvtL@icbN1`6;oRM?zxKaYe{Ia9Po%##dZLZ~(e~GBhhSjf
zb<66i7GMs_N84XJAIg*VB~13$s2KGD`fHct^$YrIG>HcLYlHC9T7YK6y4qjc!{%BI
zD)dQhuD!^dNB3OJq><oS6c;GPALyx3%Q_Ui9e=|#OXCKvhd=bx=D{aGEf46a(Va>&
zS=3Wo55d@3<Ghx%sf>Mf26Y@gJ8Sf}mUXDbn$GyLvvvsN%*UDMm8oms4YMDar=q#g
zQ+v^fu(NgqgRc!Rsb^=6H&)tNI{|*^tW2cnPIq7fT+maiL3qN>+A}O;1p|tE(2X)=
zXU&!v%=`&TfS#Ha6L!|Dn30)_pE#kXW<}4=+6yKl+F5Ids~as%{~5b!8_M?VtbG}W
z-Ltc1GjK9<S(V9YR!rDgvtlIkN|rW7p&6MQ(VNgyQ{kB>Q9M*)&&((zA11L+=18_<
zs>D2NV{4j3znwLjs`Bit(al~*kI~K=#Q^QBQBe|lYHS$fgq<}j)6UvLguH~<rpd6g
zMx)9`Pi-_Dw!crzrJK30XU)pPUYliS&De8J+F4^~$<7)x?#A)RT_uEqvmwCF+8AU;
zJ+)IIdUn?6W<i|706S|c2#1Hdz1j1Tf_iFy0cB@R31nwY@nvVtN*~kCnl%=eu(M{<
zChV-Smwa~CxV${=tW~4B&{Ly{8Q5IPG`dm`X6`m(LFSivSRYDz&xi>-Yqp?-oi*El
zgq<~8Zo<x50J=3P`BO6&FssLNdKfWbXU%4nu(M{<ChV-4X%+biJ8K-Tw6nI5b>5wE
zlxfl8Oxmu4o*K_!+F3iEp)YH&(ast(Wzt^e5Bs6lar{Gn9G3wI>dv6vKSM@VPmR43
z4a1LmYPM2IJ8SKx2}wI^R!-VkvvNk1i@H-!&8AP<S-SyR(kb~pqu*pW^wezl=;%3=
zVQ1}L6FxS2IU52!H5)$B+F^s98qF-F<WI5Ys$gf$UP_X7)@=Nl*8Uajtl97*qYp7Z
z=&4ydZb>_9Hh$918aoHw9L-^Upr>}8DQ|IfJJZ9?8c(GzcGh@~7&~jTc#NT^MiWq7
z?5uI6`9S{jp{QqP?OhYY*jeMLU=Px5NbWmGMr7r1kZMq;P;e_E^mHGD4+p3(D!shp
zd5?+2bR4$HNJ#&Cco@5C9EIj&mYubHPe%Qxvf0p6TaRY;p=z+vQ)@zusJV7SPmKc3
z@r0c<+k?UAWG024nnnalWWz&2W}mdP_5)`12%|zzjRLc(<Y0rInw7)RuTtLA&f0^B
ztZG|5wJdaFlpj5)r?wtVW>!YO@~o6xdmMw&Q9N$2v&P7@v&PAKw6n(Bgx}7ZZN-sM
zYOGUFt;OUwH~MwPhn=-AnW`?1auFHoso4{*Hp-KQcGj%i9Ho(Z>Zw_Ib#yAjp{F*`
z9CO%NqdhF@sTCOy*jd}k#zIexHRxhzjahWDvt~VfcGj$i&(50l@Yz|j9<Z}UqxjTQ
zv!&3^+6l;>wK9DQJ8P6#DI>$q8s$Sh*|W1&2ahOq;HjrZfqg!KZG@iM8Y9Eb8ZU|z
zOjfY7#)HEXNwT%Gb^|>6^QuEVH6GmlOPLSstg%#E{*S#xNjq!w%5!-cFrym->_NCg
zL7wQczs5Gghb9%R6}E01gWaI@V=4fBvbR_)^wfCegPpZoc?h7VMvMBc3p;CO2?E(!
z<7c>}o*E}94tfk;UG1#hhzybM2(*BDYU2?LcGjvOrfqX`3Lu7pr{FK_tbM0@`lE0~
zIo&qx+U`BSg37WNyCI9T>$>+|i$L00`z{k-@5!>Wc7rEFPwfTNBJI1~LtLk3u=^si
z+e=UFR6O!pJ8N_eM@cd4`79cGYAiXSr^e#k@!eT^2mGm8Cp&A#?^(!?V;{<Dx)Y5b
z?X3NrT{g*>Z1e1_t!Ght*jZzXVQ1~%h<!5(hqPZ$ZNHw{emiSsV&Z-~YoDDBxBuIA
z)|QVcDXQjA!~6Br_UoyAj(Tce82z-*S2Hc4zVcsIO#8gF%RVC|vj135Y@ezcxRyEl
z705oWWwlSGyJ&A0<^N^fv%QbLbPzcL_GOCgGf+(HqK{^5{aLGY|NAYgSvy?sV}p6(
z)3P!$jU5!cnVBtyzx!>gb+?_NzX4;VA?X!x@aE;)0%jGWq(=aj%?3flW0rYc{`j`l
z?D_UVw$*&Y{WH@|n~XYAcjz#2j<`TvBCZe{MPvI1>CTdTuITBeT`u|C;vM2o#D_%B
zw%Qw#{~-=S=doTz;-TU!u|hmaTq&A0K#}fJ$=?-!EWRajzCQEkTtRYxc%aB>$Ml~i
zE)i=*V`c*3Uy*#Fc!hYgc(3@fXbe&yomn#z%)!SDmJ<`r8kmrmNj_OTL%d!5nP}Fq
zM0^@TU_JqUM*?Zho*XQW7VAZRUT63=@oMol@qUrhY8me(aUedxP%ab?5$A{}i2RJo
zc&CeB7cUmC7k?!FLi~;RhWMVy35v{bfLJIVA|4}_i_PL0;?Pu^zF0g=G;13o-*U;P
ziRX*k#cRYT#Fxc)#1IVFuztP7Vd6OPaB-m+7u&@zi{BKl7Vi)r6rT}a7vB?)!naD6
zzeL<3a&-#&|3pm3mov)!#8IMWTWx}5&$ilJ$&18gVzt;JenadOzbl$Gtx?`i$!1M!
z$iJhEWBZ!;M-p{(@$HWciQP!V?<Lu@wKh=xBjxYus+Gw95czwy)=K4XY^))_8p<gD
zEct&$#O25MW4Igcx21-Dz!;}}BK8+I((9l90b6Rk?d`XvX1m_OZOd#U@E4~(6fo>&
z^;jeTUOfJ8PB$)tW@EgVb(+6Cj@<UNrS^P3n}2VFF%EZ@SBBlo8%|?O?E;)T-sXiJ
z3lE&e&Qt~b9{J71xM6;*i<e(H++G?+-Hp6HjxDvck7-M7Vhm#!1+ZM!$18U|-2QS0
z;*l=~KX3EGPJ@TP9Y+qf=K}L%v%UQIbBC7(PUleM$8*Npys&S;!=K+`Uw*hOCGxux
zZZ8e<I0pHB99wF&$dAW~^+S?GemB9*{5T%C{Q*YAxbCpGF^v12q8IO5AJdjvUf+*r
zORX98W52L|e2Vt^?@72ZmYV^y%|w15$Cg?%;(Z)jYL{aC@fp|K*j8@nhQv8Uc|Gd)
zJ36#^@nB1B{Dgh!qK%Hl@E@D~TReL7`0?XovEuO)i%X3EN9&^9dx$Bli!R!mw;WS?
zc<FPc$CU=1=Wp43<3J~SbN;!3p%+K;re<vDwq<H<`h_`LoFZpe<b||N2e?~Gt4oic
zUNJLs^S5AuBx_S>L-);*i$dEoI}kE+dueJ%|Jtpk868j8UQ(Oh5!@8M$QkAA>hXe;
zzo2w;>Gx2UySc1%L~Z}tiFtkVww7|$Q8%w3kDOn6eCeXvrKR!O`3OIwbY$M>yuhZE
z%{I=FChk$C&W5SRH7V~n!=Kc;d3Th?D!yHtvem@g#=p0hrshp6wQ1Zu$AmcB+zq2m
zNh8hQP@bC?Fd>tSTvqzK+TYeX8{!p{P_ix6Ri2?do7Xf`=JBQLOSjcBhGR;bQTnZl
z?ED?2tn<XY-7^_dY;rih^w+gv<2uTuWUNrf?<%s#x*J}cxnsJsbJZ*1?O7c;SdH~^
zq`$f}xV>^_)y(k5;HGXJ&Zy#@1DtS&Gqkj{qqMAa(30az`!AW4*C)|)UOmHkUazq1
zU`J|R-zByMw%%o>?jeKbolzPb>l8k{E4aP8De=bA%9+89yJrSFrk3_K?Xk5iE1h22
zuOh7@b-Q~{uq17B>ZV9XXuErGuq3iMv<XLaXXurTj>Wav9qHRToO}8>BeQp=I2mr=
zz5{A|Rh&?}u;Sv{3oCw8n?2@<itLhY)Bmyy*Ra0bwmCzbk>Q;=+jcB=C!IYvSmKQQ
z$F3eXPPubK={B_f+R`_F<m7KFJ@b{jO5ec)5ng4m1>IlcZwAed&;ab78*KRX!Sw}d
zeLHa3hYlny7zGaFYfxeh+EI)U4Bg6*YZ&WTqw)tG$c2<5Aui7eyL~~VO0GLQ1w{px
zFpbuoy%r~FQU`JZL+0U6R~<;cfVhDZQKF{<$xEH51KEzyy>%e-QM{)Exf40UR^LbH
zK=L)yrvrH-D(=^T`~x$T4rD*NzuW&R)WW9&`3zE69mw+#?&(18LL}PiqmDu*jYfQ+
z4&*^-h))OdUep@4`qm&lmlz$*q@Pd+l9mu@tIy~_wlafBQV(-7X`$Sw18EjZJy@ZU
z%;y<7sRLQWx+HZVU!$1Rf!xNdk~)y5F>O)@GMkZoI*`1z8C!iu2QnK+6}I|39mvzz
z2R<FhBN^<|fuwzHtTp?=I*@fJEvW-(`a7uu`Bl~|sRMa0Y64q*o(?1{23vg}R|oQE
zsA@t7vXw`CWscPdbTa3$ntSO$7NGb~p#w=%LcX<TZ(vb-tu^cEKpw@&cS?1xPv*}l
z-eWXHsRLO@@xB3`4rCP%O;QK)N33;H2l5~m^eJ^9A7@sN<#;-faf%<P138Tc{b|*C
zc4h^S(lgyW9Y|w6?73X3>re;sSVm6jKvu9tNgc?IEa+3|Kn_JppAO^_=Ihge<Ql8A
z)n_%_g3+59j<sf`@fM}>9pr&l&WLgp`E?-q@ri5AQuB#AkgFNrrvn+G?9+kdp!DlN
zQgep3`aB)TZ}FV-=|H|q8Eehj%f-y-?JUoy1G$FjeL9dM*p0B&XXDR}ZlMfYeVz{F
z5XwFsNS;?+bRYxF5VrafI*_liM86Is=P1%vUqT1cD0yS8*)OmTB)=IZbRZu=1ClzB
z=33&@fox>+u-2^Y!C;h2D}101B)?snwPuYD<YheAJ{`!jnAE2Oc{j8Ecsh_LGb^7C
zBtO2<R-dN>*`E#a=|J)WfL{laA1%4otZl`S(Qh+9pAO_Gj&q+5<Ri?_rvv#e^YiII
z4q$wr4&(%e`*k4scG5)$@)pMM>p(U!25j|N{lzQX=-Vt4Yt32@=s<E64BG0m9?*d_
z20XFWto48n<c}BwYt32@=s*tR`2CD@ApgK~&8GwT5c}-Y=|J+TlhA?8VNZOZ4&?U`
z6>H6YCOVMDglkd<@+o$XUkCDjv=DPrjzf_HA4jeB(1E1k&~-6RjBsMu9XB=){S6&R
zno9NQK+-s;rvurYDv(wYG8Ckyp;d=`8m=f;L-DIa)*~CLL!QMii%^H`iz-kZ(#nzO
z2F8avq?Mr#`3Mt09g?3iyEDtd?qA{MuCZ&+UWEAE+_&%uOr6M63+Upz+a&DyH=#Z5
zmwM5dU=8GD^g9=2x~KJG5xmx4ML(`~;+~$%4+eA4v?H(&WnJBMJsGb9@+$fr%0so@
z_<bKm^W}e7Wi^y{&gj8j=s*(wC@?gGY0or%w556&_MttDUw_8C9x`?1ht9ws_so3y
zO+vN!plEe5&m2X+3m~t?KCF3lvE!a)${mI(bjJ?A68QCF{eBCX_o-pcC&MddnuhO#
zS79I4yb@l+=yf2zLF8c{%A?|*ZCZOB<ZI|hMR4~V<M&I*572KKYkW>W_DVkPZc*$*
zXR*fTnwGUg<}x9}PDbU<vmF3&v++XR&Wo}Qk3oEtUMmsnd=u+05dUnv5bJysi+a2f
z?88=$ftTr|!4L--ud(nN#Ju<+d>nQRH(G_<uWou2KG*zjHH&!BbhB76o<{<a#B#mi
z+ooe2=XY7c*ZK|BqQZ7rU+XsvetV|Hu;3MoyIsT=A0_GTN%AWf+(SuTI|9z>Z^GGi
z8v+rw5eddgaW+o%MR0K)Fk319VmaTr0QZ2i@w#<%@MR#CLO4Iz$qO1YNq8Vaa!cez
zuhH1Cx-Y@3k>AZGKN`Hw#G1hKu`F;NvmMe&FBa3ii#Lj+Cx0zXcUriLa2`?(>7>V@
z*fUL~65d|b_Q)GW@3HZ-AhcNt+vY`tx`r*@b2B~U+6`eSS`8fniH29uy9Bcdp?A?y
z%!aQ+D2He^&ZR_~aV{W+Bd0WHBfj@s!CsgQk?qR1S%j1QQwra?*pVBt0DHh`4R+G8
z*b0$OI%qu@AsL-?R9GRqlMb4iNAh}LrF9bA!%i!DcStAQYq3YHjNYe2L;PM0uZLZu
zkdFp1%VfVKdxouGMZL~|lT}Se&Ku{3ONQnlbFc0`&tw~Xp2@cOJZ+o!s*;w-vy&p5
znTGB@#mQ?$o083)n{00L9?dm!m*(0Srh)i_y9T$!;6@SJsz4sduyYA+Bi8*ah_Sw9
z9UaeO$KW9N1A*%tNA$$bvw1GKz<AFkPBYFW1lN*4I^s?1ON3D}e2L!1xrAV6!`C}F
zUR_Y+UfT}%T#6mhi3f~x$?L$I*iEe;L^*sKLKNar<D5s>(ib7(J~z|?8-o{P$512e
zU|&pJWPBIi2;7XF?LPpy9%u@fOV~y)B(5{QiwRc9brvPtzlasFjb7|E+BJnDTmQBi
z0^iNi>%>oubKcVc4-I^Y$+n~$fv1i0ICy@@c0a-%!H)hR_|Xg(&3^+aCiz@~AMoHy
zu#K*>ki{HkoO6lg#<`f_7b0Xv*bZ34dhodyzJ%@fM77|9vP^F$Mx^6Z!P9q<In^Xz
zK%9m>;IuV&(qT(jK-ex`N^lQ5r{ZW0>7<+QfDtR>w4n4?Uktk6HFB#-Vce*XmqYTH
zEM-->A=JBiy2fq2(ZaoIZpY*TA{W7^d9ag?xmJjD(!q8iB%{;Uz|%VSXq6c;Y8Bo8
zS*yG=E#RD*ybJm+glti=X;qNy*k43&5k|!IDu@&9>UHdBj_t7XCDV;`+bSAa9nXXB
z#YlE+my<AAs^e57%AL=0?cqM&SMH^z+^11i#MyZ1x-btpC6?UH^HJISA|65A7;i`?
zC0m;oQ{QB5c!M)r2%q@vT@YDK4R1;5_Wt|*Iu*$2RNA~)IIVfhEJ4obk{j32F$Fs=
z9t6*E<L?z^1TPbiUv@aM%m98JEx?IJ@Ms5|cDK_E0h8fEUj9!t&UwUX*aOZfZYLeQ
z$KiDKa%Qf)Qu3rmj@ih~p08cHow3(rKMOk&6L#z_CLT7v#}RW)#g@QjHk4&@XSV17
zj%|CGd}laIzXCfNymg&Pg+D=)>~ib9BjN3uOBgRIDbAN7US!u)*<M=`4a-9)i)UWm
zc9He)MDrNr2@~-S6>ttfj1>2uS()Y>Mi?vp5t_bE_2gyEEln$0DjPn#Su+il)wOkv
z@y{ji|Fbi4thOf(+5gOB9NzjuW=I9zbKJ0dW@ymZSjY{WIwh1A9vtc!j*&gM_3F_h
z6zJV6?1s{c7SC!6g~H218DTdDM{y_uM}8<hkR1y}0uA)brytp?SF~p+oyh`grXaMf
z2(FA+ER-4!bSnyV3-=0T4S<jjryCjoj55-Iuv-+$iiNsOACNzsQM%;^R>c&z7q$>$
zATm7%Aj44B6r?*Wlm}nL&dU#FPC=SbCQ=sjuU7<_g-9NI<;OzlC~A`NVNDrgi{D3<
zso^=HUg2IvOw;YKP*&hnHYLB8sXkMthXbdg3d6l@LRpJLd5CChfa=9UnMI*q(?gkw
zr0mu7DWR;xSk?5vsYN!&DEdad5k-tdDg~QVsKg8;xpEy^5O~T#Q}VrRd-$t#`8pij
zP&lv~OY)|nw6M#zEmcp94)sR?v7%7_q7V)Zx-xo5C~FX63=W}aTjN7RnFHZ71kFd{
zbVNHOlsPn%l^04kF?*N_1=?aoMT=P!218HennvMJjur5*P^RJWy-<Z%5r$dd`L(er
zu}~l!__iDC5$eqp1)<)7)j0I@9^Ml}kV%(@at#mK7mE-fpGlFf$mEt0V>|sx)AK{Q
z1H5?sL+*IQzJF~S)NWljvB3T6rsg=-eQ#<kkFSR9&&rk+SOR@jbz4(IRXL^@aE6#!
zC>_hJH_AS9V!{b*Qe!3ds^zV9r*bX&`bws?tJ`B?buV?i62^cVs#@yfjmmMx<Yfz6
z<1MYrs_QEoDqBVuFT;ZBCy!Y+V@}yoW#!{6m(47jyA129pA@fdYh8vF*d3&XZEX~}
zyt%2hoNPpS)lE$&*P;07bt_mOF48`uctUJqQAts8j7zZ>mlThQ6=1E>cx7vRWbF7A
z)zyU)3#+hTeRXZDCBCwbE8oXT#!nbMVeAR9!iMVR_Cu<hTClKbVZ&(1ZME$URiK#x
zQCL}3cSvi~@-}!>wp7<1f{7U`$F~+X#0po`tg38TURV+<Ja$a1aCu`>VQX7UU3FVw
zWqn;`YhB|CcygioHWXLbidKQG@T;k8t4zpt`T12`e!jdV-r8Q@=5YE}a^gj8Q+rFo
zwz8>`v&YnohB_S2x`yWVmUww{8zMKxSGO%kc9o4aT=L##TYj>WoS@eAh*q|uZVmDB
zs&=F*Z!JA)_Td;3HLXr#dqY`U<%&3Zy*x3gti0StC|_QK)d?EPact^VV?Zrm-Wta-
ziZ{etR>T{t(H_nlLA$MEjcH<CBgDGK8mD>XjHWn}*xGWuw6?T0t*UPI24VTi%KCO3
z=H_vT1Al}fju+Zcl^k8wwUz846xLwMz{o9UznekGJiSC1+!*qso#pJHVv7=v<EHA9
zIlNFzEo#?P#Zgw@)QZx}TWjiSXwuwit8AXZ;g2!N{$5ep&`@cNn8W4kSq{l&bQ;g2
zDvUp5-x814*R>+4ol;c3aCTGU3S_PRYh77~^JP`FX`olt<#qKey&7Y<vAx-gT)q+~
z5k}EImZ8VVM+@cD8}&{_G-=OSL=0ZR)+0ysS6yoj>Q%+|mzh(#);pU`Z=xVGWMtre
zMRj{iOR-~sQf41J<LL4QX0#TMXZNjYsbi~cFFPOcM0U_Vs)kv*c2b}1#FlDXJS7|m
zj7?sX@Zf;+2Oc<BRX7gyO;xx|`G-I2z9w$Qgu1vc9!JH{%*y)YKyPnsZ-v?N=97~H
zaTSjH$~KHF^kL;{o&n|c<HuIo6QipBWP9C1{w6b>P+iU?L^7kK(Tt*1s5*P5rnRZO
z7H1=lY4c2u1lHwbQy9;=L=GCs$qT@WcpF+9=TSk&*3ig$t2s+om~+D$Lf)`Is13k{
zsIBSb^7=|M?5g}Hf$0Sf%SLnQXP3rnVzy+ARP^;eCRW-JJ%d-G<&AA?nt4Sqo#Cy0
zfU}<s_0J$P*B_@Gjcblq*DbG$*VrQv$N9g!iKiWI9~eh<t>x9LaX_sRd0w>41<ZC*
zWqq9aA`IQ-O*n0AsH{gbkT?6n!L4F)tbq4{1x-!$tufqNV$)h0Vuv?W#cOKNINVgK
z<E^btEv>PMg}g%)o-!6!^OKrdMt<7chJ#<h9RGZ>0`DaS<U7o?te$6w&Ix`w@RgJc
z+|sO}=cb((IY0HQ;b~dT&NTiuTp7om#c>D2`QNmE9`)7R{~ku~FQWZ(sI(@wY`8`w
zB>U^b*gfQFkny%*jtS?a?dy_=>kg)$m6w}CQobCQ>7>xwj*E;J!ZUCm*DV&g9(%VO
z$2phGwXe&RuakVM!ujQ|8-7*d$2x{TF8O)MzbBFYEy;f;5ucy&7(YTn?k9N&iTDRf
zE>ZXt$<rk-lDteZzaTKbddWYKd^d^w9+vz|g+D9#CCM2W<4m7RqCR2NGX<~vJTEwR
z1wn?r#J(gHFNcwcbfEmlh?7O?D>MBZae>J174%;rHj4Y_<k^1NKPOM)2H%J{PEHUT
z#M4Ep#4`M1@p|z`;xEMCh;NARiTmf|+5Y>Y&dJ-3&$>Lm*N8t59~7Sv&D=Z0`zvJ}
z+jqr(lhB>W!L^F?=HT_CjQGRk@6Ew0lK&+6dvoxn%YTmi=ZTBtUnw~*o+STv$!o;(
z#IK8+NRD60mx))&|0c<|h(D13eUg7JJ|h2LOa6`chWKaE#kJbZO%!{IeZ&#sC~-82
z`W-C!Fma~*kCj{|E|!0_<P~DQ{8vf-l6by&fq1canRugkvv`mAGx16BY4KI@4H37M
zE_40hZDc-caGdlJ&9`gFLnZV1kKt5}BBzN*inGNUu~wwc9^<!)r-|#uuZtVSo5kD3
zpNRK}4~sj+7sXe^e~El3V!1hDFR?)6^8~}Gu0_rh7mIw3pntWvLZm7e{X500#B0P`
z#5=^hM4I_zx`#ym!b_Rj_9TB4B3~8X5CeGrpg)%cC(Yb;kk2KQsm4hT5~;yKnMxZZ
zb+yPz;&ic8oFf`NJ;b9{1LH3f`6EAN{<2T<#~gC4c)oanNVPVGbBS>BZt;HcDUov`
z82-BWrsxK&KNp^7cyEz2D=1T$mMj#fh*QNQ#G}RIMB2b*I<5#!Hi%TYqfA9n@>=n`
zqM4fy|2rk$BbvGT@TY<y)BRF>T6|74bNLbes^m9CGq)f9|CIc`7{((!^Xn$k<SgZ0
zVxAZiM~I_DstYpyvEm|;CV}Z+DaJ*bE~S5qxJKj>*7QGHJXfUZA^oWtN!~8rDc&Rg
zOngNArTDb?ocOZ%s`#czO;YCnPw{<`CWz_ZO{8ip<z8Z*7!#=$$?!wOnc|TmXALmC
zOk66SD8|J)kt&spze(ICUMyZAUM+rC{J!`D@yFtQB28v8-<=|rYbie?{#N{*_?q}<
z@g4DBB41dTp6Z_DNRi9TQywcGEFLCuUJb)%i)A7;e(BH2R%DgfD7J{}#k0i?;ui5z
z@e1)q@n(^#sLcOG@ip;};ydC$M9yPp{IJ+vG*-3YpC>scjuZ>UvEoE=rg)^dNL(r|
z7f%vbil>TS7LBb5l)qW>H^rO9+r^)V_lOUQkBCo+&xo&xe-Qs6z9**P9hLo&DN<>d
z@@R2_c(6EKEESIx%fw32*tS4E#<m5xM*d$BzbYDA7YOf=Oa)<<f1^m{V9HO5zY$*$
zUlac*z9ara<g*&nheawDQywAGSTW@i@nG>Vu~eKT&J!1kCyG@fm6VyEF=Gs_mwdL^
zA$E#aiPwlXiMNP%ig$@rZ)W~aiO-3<Md~^;{BI%^ohfID)N-agOf<GWARjClr^$!f
zdhnhLdNN*C^7+pxYF*RNR#^q&TdQHM=fcknZBCK-OkGsf+G-6s(6eY?ACLamn|W})
zNNWyl#dDIk;g)E&1MwHb!<lL%=;Is!2c92$1B}BRr;l?Cc6cYYhmqGm_yVBK3!4SG
zOMauEYlDHr{5YPx{HSl{rGeAA4-+MO`ReC|)$bASX?#4Jh4JZaUc6d(_{+V$1Z{x_
z%cZ|p?w8>9(!l8q#mh>J4sBl8D#-r)uAXAQp)x<b{w4Ce0B$c0oX$+-$M+#`^TN)D
zhd;mDefi;)Fp=M-aC>RsbQU1LDL5y+%?sNB4}X3SAU_@_){k>ez4l%QH`9#9&TYeB
zyf5%TXk!@n+e9zkNd?e2Rvf~Mcdy)D(DR6gq7xg-<#rc#fBkkM68nYq!za;1{dU2P
z$Jb`SY<VN?_fJn|x!g$K@NkYqJZfw48$G|LvRvlRGLc_m+lukLFd^A|C^C&d-t(y6
z3;T!%I}ekrC5M>VipPyF89jDV$wYWsfBV<7^H4Hj%%t%q=11Fk$Xj6w42?CgYYx%Q
z!*Q_laCqtSx7=}K_U3>yV$<~6F&j3Oo>}YE4c(Npq0hO!Ylm%^zO|ooMrp@++h&%X
zn=;VZb<6HKNSFQdt+3gC@4SnrJI@~9-<|9n@XoF=+rLv<wto8d{=xnk9sP2)|DZIt
zcKD`_e$EqT?#|veefw8SH#wVUPT#&MGIG=OZQ0vrmo6+VFAYEMj@f}+`uBGy(H6i~
zXX+C7?r*|EK=$@OzcRApveIixe^^SJ5ohn-S~}w5>>YoL=GVq*e;qAx4t8kKU}Qyg
zZG}&+tN2#!r9SyP6))C4?~~p9<EQT^eSYSQ(pO=1A$y!N>d9RrI|jMg9nbb1(Xpd+
z#mqqd^zHqomTZdc%&&bX`s-+{c9c_M$|~uYRN)?6u$lE4wYv)byP_4fHmsmyO@%uu
zyz^4XKaGwu@$aY@+L5#E#M&_(N7XJpcY4S0jgR#^9zAmO%wgM7CJo!@jC6Lr{e1S;
zq1(<bjT8^vn6oWXoU?J{wlw!^Gb>8RZ5XljY*=I%yRl@OJE>sf^sU+3oC0Upeb4XJ
zcN3k0@Xqbd{3XGkeuI6tt!v-C`oh-I?2AX3zALD8Ha`<}H;+O+e;u`b_)s*mF>SN6
z)!i1^p4O4u=jdtGwL>aW5HGO#<l0(a?>!XlwlRHk%GSWPZrjsM%x~3JRRj?;wE5cF
ztGmR^*qFIFxHYsb1J*#8=Zm$MSA-EWb@Lx;f8Ql$*2eCevtWZFyft+jV<wN$?uzVj
z*<+nim+u<8W8B3huz=Buqw=?C4EYRJ8wzT@Rt(vgzj?^^{Epbx!6u)Ajv*D!sHHor
z(bfZyVw76r#XoRk;pPLk7j_)5b(G>);TTTe`7N}h2=Ncv%u)8!D971D(a{@=H;>+4
z+)=dkAQO8`$K@4E&*c#wSUbHVt@g2g!#CQaJ9O)?ZNbq)H{@(}Ck00j+nBQfM|$VL
zS2*r@%(GwE>j+}>r|mKN$8;<`_feb!9BqGl{%_H(r8kxSz#PZ?+Jf3#)UOA6U{>j`
zqh-dH$V1V78~bn0-P&VYzwP}KN3kd3^-{ZM!DfhUOWwu-n|p5UwJmS^fW%SkjhIm#
z#bnHZ8wYLfy*0XR;Pyd@qu2*A`|2oqG5c)q+mYow8r{_QOZzx}SK=Hyrj%#dj?z14
zR+naPw&xm;sI%*g=iiEMD9zqJqcjIc%Gu~_{kiG$ZqAh2hoUb>ujq5aw33b~I`?8b
z8FStqF;7dxEa*55M={gH+JIR0_;qvcOvJdeg1tIm=ZKDx+xpeIljb}9DwfvHca~Oc
z$KUN0Pvh^?71?8)k$>7XV*5zgvgz;cK&?k?F6mf0umBcMa(0f`Ua+kP&ZXm>9u+)x
zWyW1r;f@UK+-%&ND<*ZZW#YdI9zD}s2e&&1z~alxPJYSeS6^nGZrSzHD=wtnFOTSK
zer3$|vh_LJ?RE6Gk7svulsfq%H^1`Ah|cUC*S<VrNA|_-zq_k+4sJ;Ho)vW8!8Jak
z2rpXO;HWSc{Nx|lM&ayj*hcA3q=a6;?JUraw1I?e6u#sJPDYx*oIWQ2u#>{?83DeW
z2afH_8z}6gJWMZsZwajEa~8cKp`YV62b(E;SWntanaPZ<LcE}Cru+p7g9rAQ2mjEu
z415GP*Wl=$HFV#{v=e*qnFtejH!*uoq6rP@`wG0m!8h<XH3JoK1HZxF@PS#ZVc=H`
zY%%T#7AJC2v8dcu_@xEIR|O^`|88GJ-NILAq|;5iBH{1!pudwo8h>WNmBIJ{ype{#
zmDU0|>jnG?UzxfQ-YNM`Rvt6BCe#PMnA7V7_{l1KZGcGws~Ps){?8z4_h2}<iE-Qr
zKk|j>4)8Ntq_^q0Y__0J<e*44TAKB5{D~Czpc`dyQMpKoN(^RQifTqm(rpDIS!0aY
z(~22caV9P4Z$-1HTx3joZ<A3^bQHhzreA_T!{KGxhNqUFB8#Ds36USdFY6b~U{adb
zzCR&uWU|Cy)>9M@mKe#J%@$0Nn31&(jgK56F*~b<RXbE-&n$jjjvOYjPZmuqM5ap2
z%i_1a$TW#DCzsDv5jQd`l7=#}XdxwXbT_)$>;GiVv(qSYQMs(2G5DBnY#0}n%j$!1
z9+@Zk>=Y;ce1!BxY|~^cDo5iv8{EhVkvMZV{e5CC-OQaPQ6uGH+Xca_=UJ1=w3AI}
zB+FE+Y9KqyEGiccGUN0w;SYC}5Ds!KG!~UBWz{0>5q^`+;)m79${h2376t8O*eb6e
z93GCk>=Tf4ZRD0n0UF6g<s!G{DghUji`?do1THEUxm{8utA^FQBW(fz%Q{)(*`Hkv
zsziR6a~3L)lAoP*JR{$!w0*K(rg%>`_7V)LWSv9tz5(o2EGn1vU1s&O0dE;`XjUUT
z_rc64kdj}J^-Z?vp|lbs+C}9ekEkHKs9fYxHNY+^7ul(Dr(~VOtRBlT->>qgX1&Dz
zcs$2^zRI_Y%0-@1Rx`7{$AkW~($3DJB2VO*ZhtZDotwpPqmk!wj{sm$CF_2QyEE3B
z7A?*?jV*d9i)SzvmCMRzxi4$5aZx!QYbNbw{;(f<eT{$UkK-~QK_Le9z8+O92u3PW
zBJ7<gH5?)^sG`#)`h9i=45}FGteE4!li@2;dRjRWZDYYOsAA=e=pWe#EGlQyXGd?L
z41+2!;x&Q>RsO~vfk71;J~~QEFcBD3`G*M~8@+_(VNp37J~29lhYAK&j8)bADbf4U
zhzJa-*h|UO=t0aM232hQnbDz44}&T;{K)7_lwnXM2XDA3`LoSZUJ)2nvGM0dd$4>M
zRAJ|EQMt|RW*AhV{f3nM#ZjJD5iBalQ^_nU*Tf8AP=)7+SyXNjJz!8JA0?PY<@gac
z0)r}Xbd6b5u84WUpvple2Cm!TAWsE*kX}b@-$61WD~Cul*c1-_0ug$;@56@!)EAXr
z-tqjqiNtgqw#i6HKL8%)>d#SVPG(#_cwR2{WYlgwyAg}Z-GavSnS;zSBKdCQ3dD$-
zYY7ahP{73`N_#O87*w%67>v@sL<Eb<X+)qzHar|;_I=WkZ&u_mH}WTDRe(Q{sctR>
zX7xuVg+Uc7hojR_aKvX&C4CmE`9316+I@GTqNy`*XrlZQ9f3g=-p!cRO3G)Y<l5sH
zjLv0)U{HmTxu_g1Rz<L=9B&g`RPF~X8U|HtD~^o*h{qWQRn9m0&5cr1C<22jH=3$0
zj!tHL7*w$*Ty69$mIs3>R&I_CV|*A?vGVFDe{qPwph_9a=M_CVkrA+{T($AQqH_G^
zAAvy?)*z67sT=(&W5A#avoMRwRj^DLRIwf~s1l?H460ZU7*yf!O%WJWu^up}GLkW1
zP{n${pvp?dfI$^o%EPXcz6sg0R;Ew;TA7tHa;lYEJ(-KjMYg4+UILFOC&5KvP=x~f
zoR*v;FsNdUC9QVSc~z%ivKru|^WgAAlHBjj$l8>^i}2{rt4;)q%JJa#=URdh7*t`Y
zw*0?%iTXIH)rjJTgY?RCc^NRH8w2cp_=JNz(eqrMeBQY*67Fy?iofX`gNMOkDgeVL
ze@ELRFsQ;S9~PCH$AV!{WsVWCsGRw|HxhgjwHwIaTC72pv@=t}-$X8h8WC?@>|bc5
z6XT~LH)a%}oB=Q)>7-#%xswsgbt6ASyp(UaJ^0ucx(a@gCpql4xIG?#PdG@gaPa%)
zFXQy>newNcbSiQ1UhJg&Ij3hQi9Y6(?v%GYIVJiO3Qze<PVRk3Oq(m_mz1}2avw5s
zB-))tzvIQvh}NJLDSyrBxyyuSJCPpD@NYSxr{FQz{VF?mQW)KW`Itz`&FzKHT{OQk
zc?4b4;57+*{$J5Z_uw3sv=%bIW#y+Ldv{6>YjYRm+v)cQ#yiCLr6S{h!fz;zqPvIY
z-U&CBq#MRoxKp#4>`RDp0`_5Si90Qu+0zyPe>xxDyxMW6n`pU6!7rr4o7Xt*4CBRN
z(}aC^bCu)HG+q->okHxx?m|@eaO1~&@R`_0uq)isT=vAUd8mkcgsIQZFpR#1eHgqP
z_sCrK{4I!cJ>z|c6+J442PqYY=g;)(MZZ}l?d9;>f_>O?sE0eNAKP~vzTr}jW!T?Y
zhoigmV6Vfs{8iY8Lz&;5ZM=3t{64)n=fs`U{dPoq0Ns5Z_JVux2XBYk-1&hu_@X&-
zU^af~#C`$xkvaHt3-+5R1o7uL*q@;AHzZDkyau6f4j$aFkNho!1#lcg;g=B3g5z}T
z2e713qmcS$NY`N>H6FrSaJ+^cHR_Mpjc}ykvkaP56(~X7M{a=c=v)M2A9)sp1~^tw
zSm_U`gK#B$w=rZHgmiqc{2PU1{b{B{*ocs?VjnpH!eem!oWcPR^6;ZbF7^Xhfl(L3
z=VVC7V;^-jgx|uki^44sX7s{uF4*zqlNG1c#NF84?}V;IwF_D8LRPns)huN7OtsEI
zk~P>1S*=1=r;ybsWbs8_CZ_0LBi3WsP0=BIf(>9lh()7ASma6!l503n{u%hd;)Wtk
zAME=q&db0QcPe7FU^m5mACB*0S8=$K@XAqa)+4Bh4sZiz^q8OOE2Ehl?qg;<DOJ(*
zYf-rp^Amiv^)KNgeM*fD8N=BbDRG7T3MXvJatW7UB&V!U20uYZrqoI>iyhQOGdS?a
z);TFBN3-Z0XA~ytqnRvn+yl(3A)3XiIK^DSGi40xITJ&y#ME<avYz9V^LJS0_-K}i
zWa>FV^=!pdjg*Pe9<!MIR^~m)Uz^Fv+DuVxo@HK#*xI1Gc!r0Ax8d)9VsmJ?Lwh~p
z?oN6-9jQH>K-LtT_mSRkzywZclJQTAy6NfGB94n_-7;;cF?@p)!F7-7LH~@w$nGE<
z$IKpG;$z~m$<4%{hz{(|0`XGS!wqElGtNQ8g!LRo%r!AW$)bDoa;QJovzI#}!xjoP
zjsKr)4t23ZgdQ5U4<kgw_hE!+gg+iGb_3kv9`oJXr-v4X7pE^tKQ5gIaAe3S?vY|G
z86A-BF2v1d)YzogflQR+=DNugg-n49OFGtB&BaM|5ToPr(KRN{m?9i%JD^5n#7to&
zYKq1fKAD(fFLA8eAaR_kFOkFEd_<!W5}X)Ti5@1EFg6@q9pQKSP?FCBFsXDd<LtE!
zgbz$~5TlK=j2Lg6^9iPgv89=C?zJ5XA6N|_u0pgRts8aHMLiq@5KM0a_DT*9T>cPo
zK4ItS!{iJdZAvx2lP=o=1nnye`r#IYY|4l;aUp@lf!o*8;bl{1ve|;HOb{JAR6<!N
zT`J-Bwao3KH_j)?!;Y#GwjY)f%m7ANi1UqeDZ%F{7-1mz;tMMp#M{QXkT{pO7-uPQ
zg>fz<%#FucN>Eb{Ij}*jJ>s(3wx5?04;bHt1RH}0D9mmFq~+$KAhX5rmv`S3r!_+I
zki$GugtoD~!yk59jLb2>h8Yu2`NoTP&{@b6eR=LWI+kOHEv<8naV@XnCX|EW8tlH*
z_o{{_92uL9la0*=NiJ5_=aieV_x5#d3vWOmZ(HUd)A6toV0?v+XRQ$Fq~mofWOUNO
z=`paxlHEy1Z|ttKU?^~abrLhN8#69+EVV+Ula5*|WOTj;2VYD~>2##vjDvZv+t-FM
zbi;YHQbI49qUdhC;bTJ3?ewHEDI4I$&yN@jQ)?3ei4+;euGI~RfJBPyPI}&qJ(E^X
zSTJiar1MsIQC}3Jh~QH#%!>p&=_oKqvpv#Dhds3I8J!$=G%;x!M8^Zz_h=BksC~It
zgXq~0r{G=<qUX#+fUiOHq~hcrDY851$+LNn2JvJ54cJZf=-{&sh9O#u4yEvJ(j(GI
z0k*un7#W>ZI^;=Y($jId5inZ3>y`;YDzl-RK5&a6geM8kI)Z2a7wjT{qoFMZenuBb
z^r-J#^f^<su}JGox_AnBzPuv&<N88ug?(rAmUTR%xnl@oSo1iWbBbO(zcFs$%>l&_
z3<2+?-y<M-0oWrTc`>j7UJ3ch3xgSg%$`LJ=}cZEj!Rx7Rs}ng7l~E=i^Qrf7l|$F
zyo&@bH{ON8Tw}b80fgiQ07CMlhmbtckvw^FFG!x;7|F?#8#yIUZsg=UxwowIPHyDn
zozSKt-brjK;+?prBHqbrD#8<#XCsn(CnbizcS;5v^oVylLP(y95HdP>PIj}W;g)rD
zaL3J@$Tj}35l9DLIA9hq(n-faD`a%iG29B-opkUkEt2yoVzPA-(~WZ(!5wGzmUVRS
z13Io5IGPwR6i!TfL^>%fPkMB@W^7rPyk?+*KSs0%v74MR8qJ2`{gK-c#NbUg6BZAx
zv8jy?h8Dd_jCYIQn_jcAyUr5AUTGE*_Hkng@dFcK0bw6EmJl>~h9g9ri?a(k5cY9n
zfp^!2uQxIfH~F}+B>A|pgiXC0J0cLgp(7b_zx5^97w|<Dx@>&h_%dpMZu;6fFMA^-
zdlMm7AvH5JA&Crlk|Z8tJl9DGwrwvXzJ?v6#O<VG19prBViR_nfNXQ}I_bXJ2Azhw
z*gh&-ir%mtQ^tyMM_S@c>`c1`cW}CS=RnZ+fLpB-neAg^LpNZ@qcG8k0!)MG;BT<-
zCs>5>-vS4_!3dYb!EP{u@1f~yiKk!$A`fJ2H@d7~{fyit)W+_T0vB!g`tNPtB{vME
zhH%NSPF`M9OxBBuF!q46+U=wx&-(K+SYn*>i7D7=pOrk)c$X22u%j_s*U`ZzC!BX%
z*M*CV5|2?SPO*84dKZD{U*akra%VAd4R%v99lYSdpFdN*X`E$5Kik7w*U>Q$d!h&m
zM`C9YBp-58oYDTv;0|*cybA#+n^<lxX^V-Iu$!{!u$Q{Ux5IficEl#0$8MTO$4l4~
zWmDi)j%AZ!dsKI<qa%VHIS{<!A%`92Dwt*b=Mh7VKg_(*!Rs2v%`pIHRlrH`LKSjO
z!8>N+n#IyMP&ugBQs3a(VJ=;lAOIy39BZcTJheI2yo2wJJH*o{Lp;0jOy+$9=HCe0
zDNBf2WB^|dYkL(~<fY|t_3iNXNiN%;Z3=I7!o@>7>E?wWZ&^fd8x&*^-MkGTh{&@+
z5eCsc&;}7hY)}S+=swT}5k=VX3Uu0Za5i=r6U2Rh5h?LzfMyemvBMakxk)gX@`*N>
zs7VH!8c<$tgT00$rw{zctD4zqOcZYJI2h~K@_m3igmc&O9e_K84QqLi=MLfTYk7~i
zPxG*GSb#&p9U(WadjJmZ5bj#bdpUOq53J?AoI8Y_Yk4o{4&hg8dDrG1b{1?7F5DdC
zjhnkC^D&ycC;M7x?pHPNz{zheUDudSn7i*N#pX)^qnPs|5eXv%gM#<Dsn{{TiBjya
zba+}P9V`O=yg1qt=E1|;l$Nip0jDLUlMW`ph@KhFPe~N&$zD28Nqx6hThhX0N&fqp
zqVs`Y&;2&~amnb3ckmQlblI%2*m**dOw8UQ7huPDPNq(F93tT$o0Kz6tTMuOO6xk)
zDa)*XGIipFO);1E6!Y1i7k8F-Ci?Ddb9Ckt_8PI#xf$*sV`mg^V{(7uVsi_$DT+Ij
zDR6Dm#;V$TicQC-6O66f*V3_`Va_~)l`;OT4KG#j_pVsR-^<(xh-@~KJ6(x8*N2zF
zhXRuU9hWejGoRp&5pr559amWYs{qytQ9fCny7W=ld8;`CxiAa%lP7!4@nl3Xo7Z2-
zcHkX-ErRT0jd`TAwOZh1i6<*BH{V0nzB1bLQ<TkUVKSqo$&3=iHE8-an1-LzuzHzm
zhR$lZIc!N*jAMkf8O~#d+!=-ZfYEikqL6!zwA94&T`F##jVcG%U>5TUpX*o!JEY3k
zzP%sQ+z2xD+TuFLC!2B{({8~IU$2^7Mj#T}(FgEb7@r?a1UjC^j&V$IHy15Bp11z|
z`HHW7h;lEAc+eE%zkd1hWDhe-8-H#xzVE`o@?SFfCC+!&&U-B6uTSUNi~j9v>DYlC
zqnqGvP5?SCxBkgz|M{1rYP^~tw#m`=$IF!!WTy5VVqP-wykz1oZDT?kxr~voGleE9
zo`)jr*&R$2#t!l}UOX3LuhH(EBHlI6i^q|Z2!op=lzSWUT94fu8{WW2P-63!_X380
zz!`}uePYY8){faxjn(z-HJ^{I*Zp>68wwkn8smkuh_wtB0!>dFLrcr+TFP6SD_dIQ
z<)@4(hMgvyADlziP}x>nRLdc@ml;_ML~En34G}Q<Xlc#5%8lVN>xL<@n)q_KF^G)S
zGwZE<!x%(K!?B0L$|lx84Cl0kvImFULCL=XSP#vHQO?|9q3r&iAz5R+lSXBYqr0)m
zDI2q)Kop*Vb~iLA7Rrs;zrhsPVhy}r2&1wv=-H!psJpQOns1EC()8*aV+gi?EYy8?
zsDD@6r)lAXLOF;|v#c~nn;vLE#(~_TSkMg>1pYk_22Ww`v>+B57ehI)S$bwsQP@Qw
z%#r?ko*Np6L;)Br4I7T_#mWT!T?lie0sO4hqjwKu&a@BgqsBt^FU*j_=qb#j299-O
zi&1jmFxOO>hEr+bHZ43_bsDNVoy1lYhx#Be!<csMX(DD~RuO8F7I<@>tJ+;!G{vjk
z6Z70&eT-?;DX@1+d%Jy+enc$PH^#r+XTfjCr}ImngF@S8g}MjQOwM5!R)AsFbvb(_
z8%A|aX9Ut_8SAQj^HEZfN<zDfL*0#$RoVQ7b=(jRQJ2c49TCEDXPwiGtz23V?h>K<
z6cdW!K>MxZ5N`m=&NoJC$Hj2W>><-%hVTHf!5kcc@KDw9P^O<!1WUVzzJx=U9=ND*
zia91(XdPmH+GCO)xNW{0o5G&A7Jp&5c(ApCdq@xDoD&*=Ljb$PvCwdI$&|WKj<uX?
ztqboJXVzyJCzN>-8d^UqloQA?)k8ZW7lkqcIYps<gCOL@4nw_R!Ps=cK5J7I${D7%
z1y-}8V3!!NKeUw}kfwXGX9l2Wx)+&lLFrRMIqfV1`G&&7O#TyKKG}|*1K>L$7CIot
zzcMk6$V1Gz6T%UO`QRxSfq|RW@#IJkJYF~@HVZKV|H-kPVotd8%G?-@C3Aebp}fJN
zv_X*2PnoEHo;lg^cNmNp<H&X&h_E3h=04(}hMz?ooNL2iHyfQ+f+pkOcIUxG4N*VH
zMVABy^OUJW4SVqPz~yL<zeACHP-v*yf~#*D+JfA=oUE|9Y)v$Of=mtwbsxr>AVZE6
z9;$s*VxPr#Kgdg%fh%StFoVSh4uciw2rCzW{pUzvC0a8W{-`p2GnwXt+_pQ~U{88+
zEYO!Wp-0<PX#+!%A)(Ae;FG-QDC|Rh-Ec2csdrCbj!~8w4t%r7)s@~{?=fDw2VTW}
z1Q(sX?+(3iD}Y7r*erWTIe)%Oo7COHfmJ+gKX#`C9$Gt#jr_Y)gzVAyCl4&*eX+<U
zNZx|x=oU15??O;36oQ8FzJqj;z+1R;g>mia7I+W_!6O4=_?+pwuvWaFvKf|1J+r9)
zsj2Ilczxv>YZ!M=qt~!uDjUuF&0l{;=C7gbhNo=LT=hp=!L}BkKiu{;pA~)2kadkR
zlZ=N+ub@w37aO^>#gA&NiNo&o$2E+N=9R;;@QSut#~4aJb}xI`&BsFT6ys|ASem@0
z6=NFDK4ttEh^xHl#<+1;Q`*%ur2Rp5v^}%cpQAbLgaK_><6RzaF$eKOO=-8lLcDtK
z^RcGgqTb@+udZvUZm+LwnU6xPdF)SSYTIW``(xV7F6YI;97MnM><_Y+4c$pQ>=TBM
zIa1;<k?vX2rd&l+;(p`U)h(56)wM@8!q_;JFWJcHruUO3vthw{CNE&-g~{uM<7lJX
zc0<ylHjjrlzCK&y+OXvOv21GNeAJl#WR|rPSK<FD3){`O!`NQ^+-z-sZWgwiJwxZl
z(zgAsQHIq8s^bTh*44MgTd-t7sn#oKHTKzkmrncoZ48%x44d40Tz7f7{qLCR{!lyJ
z{6f^lPWRz{JKg7|OdEyo0ACP0-MtgvwdhEGRipGpwA0;}71Ndt4#$p<H|8^G!VdRd
z<I87;yPjsa_cf02l@|HX_VknD@5H}~{N<YA$B0#8H+(Om|5))vk@~ds-zlO)ja($|
z6yFtxqWew$;^pGQ;vdB@>hpQn#O7CA+E}d+<6^65zV9Ra%aXq?c8HgX*NHz8e=a^H
zJ}drFd|Tv!WceB55V1&HAR61Ch}SB4op_;WY=k2GTFJMIPl)^)&T{@Dj==Gu%;QJS
z5a)}PVzanTyg=k~(oA=qc&GTF_-pZ1@gE{p5SXq&oFJBp3&pcV&c9^*OT}BoH^hI5
z{MnZAMv4=~Bg93bu|<h^mr1@+d_??>__}B&a3Fp+T;G^~U$IQA5?e%mMQ6NCB0u?4
z{+@WZ_)BrO_?DQ0fzJ53;t;V!oG#86tHc(OGdG#u*gyoYlzgkW1oO}sZfpyJoZ(FQ
zY;lWtlW1%PBK%RwzZJXTha#ryCmtY97H5e|#goKS#q-7O;x*zA#fL>>vk&DM8-3vW
z^3TSv5G;SNXl(F7UMu+m@#o@`;@jfXZZ`d~VuiRutQXgb=ZIewH;P-uZ;N+`yT!M}
z6wGR2eRIVjVu?6IG`6h~ZwY0Li4(+15_NAASBs~Uh<~o+uZbJwzeDn+;+68hQS!~=
z9rAxbd`$jNiO<Ua70G`P-xdEYX5uGa)-y+pi9^MaB<ed>@<j0v`5z@NkiW5Mjr>lK
zf35tDO>6j{BLCCmzg|2?{u?B35x2?z3dvWC*USHQ$#;qmiI0lE6<-uzCvlwKBH0IM
z8`~ciyNf-<JTWGY6br@i;$(4#c!W4tTp%tXQErvw<zkcADy}6_&$CIy-y;95;$`BM
z;tk^W#2<=35g!mA7M~D*E$$Y7C;mzNi}){*b8^^UArke<lAJ5{7YB(2;(_7>674!z
zESG<^c$)mzi|5Jz>*7V?cJUe#`Q0EsBL82Ce~|y5#J|h`Ut$QeBiWubF^@!BM~O4U
zx#CIUD)DS_qxc>1R`Fi(G4T)L-^E-!AhNtc;sg<o8>U^jtr=pt8uEFP?d>C)Uz;Hh
zm0TcB6Au?>i*v=}L|Q6gepTXfk-t3C|4i{b@$2F@Me|&Rc$Z7QO1w+FSA0l(RQ#1_
zp0kktcamQdIaizI({vEYDQRSHagdlV7K+8<Wbsgus+&wdTjWG<%I3KY{IcZp#f_qQ
zUPJf}$(M@X7R~b;!oMf^R`EyTPsImB*gP=hJ|@!Q59{%qNX-h$d)j(`TmDAb9^vmx
z_H4lO`JU;rMB3V<+*jlzcFKo}rQ$4ck+@V`E}kT=5l<JtES@iZQ|u705U&<JoA0#i
z!+LNAJ=t3vB<70;ilfCz;vu4W{zQ7C0SlJN|2XkPu}Z8HJ=^Zo;b8fvif4&m5jTii
z#EZqt#G6IW2K+B1?-G9}z9xD$+yi`0MY(-M&u05UlE;XX#Y08&T#R&{4fh4|Uo6tT
z6Z8Eb+wJEl{5+BNy%?YGZ{%&_4@Fv<q5tEeXM_C>$y6R-cu>p~J)7$TB@Yn~5@}D1
z>86S^MH;=JKaF6JR0k%hnM%^U0{IQ`B5}KTnRummop_^on`n$-z<sym`^8^~yTo6K
z&x$XKuZVvX&3gdc|B!6f%7Ht`=XWq7b{A>khyMM<fg){1(BHGUK2x%1bKSf@AbgSh
z%f)K3K|Do#N&LO|XVJ5f9^rcd^2-nhi^Igp;-O-hc$`=-Hj8J8UlA`5H;El$r+Bq^
zop_6Qhj_PmzxWGrm-w{!oVcg$^S9;ycae&6Y;Q=+5VOUo*k2qf7Kp{-IPp-?vypzZ
zWY0$WBFW}`3guQyULiJ%ZQ|+T8KQaLLb?kiUnp)9FBPv4uNQ9;e<1!?{F(TW__+8h
z@weiO;_Kp@qGx0MJ;|Pp^=^1}V!!qfqvAkuh&WO#6vv7a#cAT<;(T$DNSi<`XNA}%
zt`^S_&k@c0B;s$9OuH&f|B(2cxLbTjG?u>*51R5Oeo#yoyNkWWe&U|C)(@2bXmNt*
z*<PP6xm27Z&J!1l%fxEYyzioZjgni$HR9>w+2Xn4H^j}NSt|<pTq2n^X4pUGeHgr3
z^8MnY;$z~o;`1Wy(J(!&L6GLX8SE{2keDwXAeuF#5O1>NL&d|zqr|!50`YjUTwE@i
zwWN^WO39~+XNc#Bmy2fYD8#>BvROk4vROL{{IUGa8d8wW8dBgd<^QDkTk%Elb@5G+
zc6it?$BSmIC&(vDZV^|C>%_A}v-T6>o3)?73*~R#k0F~ipuj8Tf1PO7go6Jal7A#V
zC_W;ZwV@EttPKUeApe&|@4fj=$^Q`F6N7v|M7oG*-lHL#_h`_(M}y`)8Z__EV6oy)
z5)Tm%7mpI>i;Kh)#7ePNtQXrwnkr(w){EwS8uC{qe?v6y)$rdT`8(qE;w|DG;@#r?
z;xEKq;?v@D;>+Tz;#=Zh#rH&4@2L?nLyU^%{TlVmmpno|NE{<h5vPhrh)0VH#KmHb
zSS!*-6#MNg@qF<D@j`K%c&T`WNP|*L|AhF0__FxA_@-#y#}Oa%pG~?{F<p#`v}VM7
zhls<)5^=nEh&W9=N}MAeFP4kTMe}}-{7;p<Ry;>MPuwQb@)PSrV_D?G;^X44#23Vu
z#XpK~iT@Pe7bE-*fc!GVUSeNyh&Wt4NE{<h5vPhriN<Cz@?9i(skmG`Nn9zOD$>#y
z>vNHKiFmn46JHF!L;R_DpGbRP41YoVz4*HLj`$Ce2K*U6DAH;e<pJVw@c?nWI9a4&
zF~(mkmW$QmNn)c&+hdIX74ZUblekU1Sfph##=l*>OT1TnSllT-B|an4m>JXmReVo$
zbFDwup=EfM*h}my(#{#f$BI+Lsp1jh(ITzNF#d5OO`}mhMO-7EE}kQvC(>XV<9|o|
zo_MSHBk`x=gW@CN6XLJM-Qw>=+F)b;-Nim)o|rF=5J!t+#e>De#3RMoVwrfHc%oP(
z)`<<`O7T>Ymf%>w3&kBI-YqVZe5H7u{BM$ci+HE}X+)0sJS9FS?iODa-w@vx|1Q2S
z2720jXorsZ#l#WfD6vEwFCHRJ6OR;Ui?m|L{F=m7;+Mp;#IJ}Kh?~Ui;w9ph;&;TG
z#9PE4i9Z!-IFIGOD845CQT&_uPca2%?-)NU=8C<=0peh>Ks->SZ9b+yLOe#CFD?;J
z5NpI*kw*HM{ycG$c#(Lqc$s*Oc!PM0c!zkGc&|v)e$4+j;>+Tz;+x{zBCY>1ews+D
zev}KuVsV@}MVu-gCC(8Sh>OK?v09`pK<2+z{IYnyxKX@N+#y~n(tIG(-zNT8yj#R)
z3v-^~wqW7`hWHF+h}Tg=Jcb&2@i07$yytiF0{I^(juyv?6U8awRB@(wq&QogD=rW#
z#2Rs;zIU4X;91A3&!=BQtE=LOU0|ywUe&$=s&~tqu=bX5S5{TE#8>)5F&W4&R<=|&
zu83=aE}Ld=pZdDSxR)bV_;QM>n;IJ8jsK6mHvz1oy4$#C?vi^iNgyPF%c>Uw$_@!z
z6ci*eDxk895=}xD5``otLD2dNZmn9iD%v7g<J!9Lw!YT3)LQpiw<=iMx>s?bwXLsP
ztJPM&=lRbw_f7)1RKNG_`+Xfa`JMmS=ggTibLY-I4-~%I>Q}0!hPIkjNOaJG!^hQh
zbhI@sU)_OXKkGIS3GpZ!zb^GQ9*5wD?z3$O{xTgNr`py%9pkv|3&%0>Y3X>}yVv_D
z#-YD)d~xGA!J`3ZCLFg841^m%3{QI#iRoD1;c$K%;I$o^&%vn8k2?%@u)IMBqih7Q
zJobTK9)F_k=YiLmj|A`foe_vTA>e1agYojwb{3}1FJlGlV7-+`pxsHYUWWVio&vw0
zheh;7N2Tb|=Et1`J6IlmADGsE!bje8c^AO%=V1|3P+luN+Wfe4VF%0WKzX+yjJtx5
zM(OhS^K3s4yv}z}-mA>0&5z^vQo-_uHF(E~<>3}PUEa;`GY^Wf?d$vFnFy}y{>C`E
zABldtk+blO!B3<(rn^smKk6!^<6Poz>}PIw!3Enl2JOp37~6+Se7b$x;Kx{Q1#Ei`
z<#9~<8|&mo28M?dFT*||5Qq2^^|MOLz4eq?1~<Pv+>WNtA%;&!`(C6+o1bocNl9@@
zDzkmMe%6EulPvkC>t|hxF@UX`e%1@n!8*9&2rP2_;twylC2`3$jae6Ms2F-q+zDNB
zOocOK{&C4o?uJV%im(u2ZAE?KzD?JiTUSoCn?rUqRGbebmwS%Ga?&M7FAPn%6be}R
z1Kk6iaqn!;+FVm{%=+Z!{78Pz69c9-J^{U`!X3%Y$2l&vbCR1I$~VU&8<LydjXyyt
zSueUJ%00~)9oshFIjqWEADZyhS#NK5H@>+uviZo08q?3}v*Wso8!84leK)$BoZ$<r
z-05@5!qp-8=9HCHM~r7yXMypOIc4`%=S^_NyuQ8f#=45LDk7T?t{C7xg%&I?zoO#e
zifU+NB{vn!jBZG7bB3OI-0X@uWd+sI&F-|YX=81FDO7atadRqWmmO0b-t3N!Y>O1#
z4g1itjn&I4LaBboWo=GwT6WH+0h=nmVtbh1KQ!d9S?5=THrJMKwDxXzF<wNipuU}v
zY0JugT5&mA;db_Sk1mg2{Iv7aifm_Dd2B;;^L-VpHMw~sw2eX=4ykZApHbnAk8NL;
z>6sa@t!MhL4^6z1J+m1-(>V|6ob4C9<ZkM_IdrKrtasI*#)HbPshD5hzd8h~Qr6Mc
z5m;Bqy1Y6I)^ldLGv=2+T^%pUo9K*xVSDI`SZ9256q-J>w>d*jIj(=>tg`be7L*UD
z4kK*lwh+RORv7walRIk4wg|#5SJ<ZNtj){L32m5DF{{EsAB8q=8c<s?Q2paVw`@~I
zbmFhdH&ukDJ&C`|Dz;-hoxL4n0s3J$`rG@x6dVoN+m3S9RrOjQD!!2WeEFL@z49O1
z8Toc~g)`RK?!4q)-glETEW4_(v8?R6irVr5?0I(8B3TQu=h;=4%G!WE&#rpXEcbxg
z@?TZQi}OmHu`g`zdwFE@`4}NjYlNH+tt1!6hNJy~7u_q|Y0mJPsy^tmEzmRTUCmL_
zYg-6mixoD%n%ZfRA+^UXE!)s|1xDCK)e+=hv@No^?-d&>5}j2?R2^Q__-w%sW;xGP
z&bfJ(^Zc?o%NwaS_e8<12s>)_O$b{uJ3mrTmVIMnXsMIEfm&DBD$kLY=ZHBw0(oXz
zp2I9p>EOuF>>Is2?CUE`BQ9@Je5y10Uhd(h^D7EW1*-3cUpa|QmsU^_DuKN`X0I?5
zp+;@%yLrm&fsO8lXA3sW8ujd?*&Ak!elD@8V0{?-F%YriW-n9hkY~prb|_*OBGw(9
zgV=p%Z$?WuU{4C1;fQsfFF-9D*5`K7kScKYLfo$qw|!@UGZ6mgES*=*v)gy>#LUsZ
z`&@zJu<cc-Ohq@$c#Xa4Y+JbV3Fu5kH%xu4@1{{07sssUO!MNCPLX?MWWyhJ_Qm{i
zc}4bXZfD=kmqBC7S^x3JA7ia7d%j@PVZ_}RlW)%PxGLO^fQ=TI`2(#f`%ce|Q;s=&
z3NAR2sr_&@z~U>>0Z{~9j_X8Zzy3=sD7H5)c41y#B8T^DVo)T??_|R(kvno^|5Gg}
z7KR0_Df_lM9;1X#Mr-OYBnk6<)M%<;D*dmc&gihh+4PS>#^{&=>P1C=%m7}cq7w>P
zBebS|gQVdd_><K|YpM*n+%T0pVq<!;RpB1k=UAKh<3)&#r?sYH(wce!9TJn))alrR
z*dDc}V$z!8yAiRB*3=9Z5YU?9SL88iO+CW6U9_fnarLyO`1O3Euk}_QUrp(kkk-@?
zWK49?nu3(i#oYNK$UUK%iHz3N@n)vArp`t45?!>W5}&Fy^*)LimXOxeUs*s#Yl^QB
zCo)=737Q$LsZKUDqc!zQ?odW+YBQUb(VE(cT}))Oree&S(VDuEc>`KggRr}CHzBR5
z2##tZqcv56gP90uO&!VTfY#Jiv_DB}DuJe5<R+vwW&NGen&RsviHz11-y%w6w5Hgw
z#Anx<`Y(>VgtVrLxsw^KDQbHpcF~$T9ev!G$Y@O^x@b)$x@b)$GFnp{@rj=#%50eA
z^z2|&x6AC=yJ~rZlgMaIRWor$YbwcI%xF!0hp`#0sdrdZMr-O(wmPFV#g|nQUA3kX
zUA3kXUA3kX8Lg?8SyV=Aith&`x@t`&GFnrA;Bd-lP2J9+n9-X03S%=`Q+%Z&k<ps^
zHuor_HMNly{Zm>~{g87+BvCD`DSq-v1hl5I*i`|oDg4fsc3Nxd3054?n(EEY3usOK
zjyo05np(&70j;UObKnQGrru)yfY#JmtUsVN#W%ka0j;TpEI*(%Md7<dKx=9$^9Qu1
z9%nZOw5IqbNg|*%#a{#^0$Ni%uM$D6se4&LP-}{EB#EHb)YB|7s5Mp3GXAx-rud>-
z!q=MGiXF&F_*zpomjtw?266WST2rrZ|M#RdH3#MPO!!(;6mCk)^tGj&<Uu?*0j((t
z@Fk!%Wf$e594DKekC91QLH)NS)=O)ujYS2tre0#!Gc#IK9o(US*3=Jp3<6qHxvV;%
zHT5Hw7tosG6R<=;YwB3;Wk74{4b~UXni|FQ0j;UuvA&?z)B#Ko)S5b<B?PsmwlGCd
zYl=E=iJ;chz6=OzP4PXqL{MvrT8W9E*3_L$@x`>J628{dboOaLYl?3lB|ewdRKnMq
z;;fVKwWjW6U+qzA>K-Khvb3fqa1SzCQ|GYapw`q7#N&SKI8?dUoj5+8)>IE)Yl^Sc
ztxFw=F7>shZe|8&@P!EKk<pqmJ*V^B0zRgRQfnw~FUUcCiZ_2<wWhWr+7mv3;?&=J
zXCI2^M!chPLLc=m<Z~G+PTB95KKAWUaun(dIr(YDDSMC1%}*;%*?WYceC5wcK8}3}
zh4Tw3Fa>2sCw@8$j^sz5N5ByGN<_QUvM{w`fimtLHunQOAfn>b^nK}@fuQ~1iYB2C
zpd>{}C_dlhMY`xf=0C8j;uN$u9CwC=VId{wZ%j9v>1Ot(=FGJSTLw4mHq_@Hl>Z>&
zLl;MebI+tD)q%0x2sfO22QevD`2=jPP--evo|e=%k%RAnnhI5g$x9uLdMKD@DpZG9
z5XH@|g&Y1lj+lF>h4n?b6zLnz?r{&xXYag+uvg)RbLxSj6x+pL|L~VU!{LW|R6dW&
zhp^va7=Oy;&h5<udw9Zeros&`W!T}C_YK(3Fsu*jIDEi^NOwEx;V*TD|AISvL>~L&
z$sB~k4Ijw7N17bfwRq&mH#4A6RqVJ6Opa<Wo}TxILs$vI3ORfZf_(tozBlAyO<7dn
zZSGOw8<2ZM7*Da95M2W|;;%?@4Ln!U_yddw;JKH^bAgzVkHZ*oKmPn4QLixi$1r+e
zAV6G4(o}gUmoFTQfEzs!2HzHFgX8mOq;7>r(o{`ht9&&=w<5tUa3dOF`~{x>rm-v-
za|8_PUJZd8aS;BjhijuT34hXg_J#2>9KTc_F$jN#pbc!th+Z(}!804qlcqWYA^cMN
zWVq26z<3j$9W*w<Sb(oz=fd%!BFv2#m-oWC{~3J}yFQZ59?9m8WHU#ydDbj`JIrs2
zN3vNX*_@GV#z<B_)-Pl<tG)}VehOz*zXZ?oaN}6DsyrW~@=lJ-x5I~^KlWH<3{OQr
zM&8|4=@(*E9*mR+z*&{+;o*0<s&f2z>^a~4&UUKN0vD@&UBja=2f^P*vK!$>90-Ho
zV{U{S#bgugErN>|72kxMKSFGYJ1?{bf9HoTUR2^PaQSV-L>A2ixwasqI|ZwdvDmFB
z<yJT=_F8;R$FBlMtqm5-kFM!rBVCKd6v>Hk(i)saq5COR#j!rwgtLC0%%*7F6bNcP
zkj&<ZIJp&*Pv{rPT%OUBpG3K#2fdgnSW3YOJ>=z>Y_DlQEaP5I<&UU<w{ZAFkILW_
z75Zf|hv)882x>i^>`8Cwu?*jq%w?6OF00(0%wbcUN&8_632kIMM`Gu_c3z%o=O&d*
z9pupFWKT<E?Yu(mG(oLzCvBdc`~fSvGT55VOlz)IYd&UK*LbZ#cX5)Mw1kcNt2@vQ
zH?SGQXujv>nDI2zzwhR72AO(N%}OWqft#R#%-o6n{u>Fx4bi<^?q8TkW(t!bXe>jf
zwAXadn8v=?e<~K6aKgt&3+{t8brlw637_B@c$?dGset+xVsH$htTeo5L3X(3z@Ce<
zdSlq+@t6+7JCg?@5H(4wOKMyZ#l&$b{kOcACpkrJs{zt5gMt*zfzl+Cpwu7=iZOg}
zP-tpK4#m*+ia@*Sz-&sSWs2K-gcI(`*Ar9b!EqWg&Yh9t>zwVILp`jSS>Kvvr4E(2
zl^r7qY!ylWDj0?V=a+C;K?sBDGs}DJR?llhK+g;J7gXl@jIv(7p4T`}&ue_w;-j8i
z*aXuCLo18VJ;TK?W%(uNo#8s69vAaX<%zrG!YQ_^5ZGkxv<}4-^_9%2U4_6(gU1Ia
zU9h;r3Or@8{rU5+Y2zFozOT*f>Gdd1CT=)K;XKhWoILawlDxD~G>qge9Yn*Pg17s|
zXFre(Bc_;l5y1>t4|XQJyV-^z3`^b;v&=h>;7`##Z7}*?ghROm3){137%mA&xPa(^
zgs62cxk;H8bke8x%tfNzZetLNrG<%MnC!8B@0NA+_@ykgQf@~{7Ddnfs$gL!eO?bC
zSD^TS1kP@~ULZ3BqJ4j$9Oq6LTwRx>L%$H5Hp5P9q?4X)o)Pb)hX)EVIi2*p;u(3J
z^t=v->~V|-J_^Qi(L@R^?3^6wq=#R3!iaa$!{7hG$mx6lo+seg4w4Q%M!X0Ik&Q?v
zJ#TnMypx{4dqz$tJ$bwuIPH0z^rYaBo#0XomYtqMJtN*p&r;9G>ExA_I<c&rq{A^M
zo`J)<#gR^We(xFaPI~y*7BM-U^z^W!+LqTz51(ctI}b2_9|tc{4re9Nv&1vvo%Gas
zMoxMVupRywKyD6zhv6(Y2d{=3`g+%`1VP?GTuh*L{9j7kjdo(KZ;m+@4zFJ@yneCp
z`enLVSs`XY*7U~GC&6L0YQj5wUkP>6(*_rIz7px=on@s}b~JGg9FB3wM8WJH(mC31
z1k#6WfP4D~gAMsToW;<?oeeBIz8mp2wx|1G-(8rCe#Z7aIChPlYMFtK<@+-O9S1x!
z(A%<Xpub>w+Txw`ybFgzlNspqG6TIe6d33@e>l)5S?9E7r3bpzo*CY#{Y514hBs=@
z3~$uV;mu!+VgSTD=@|fr+6ix@AC(#DYeJowkq)gOj&vRd=pSXJN4nLX8Q&*{0^|F{
zNML-Qm}TQTZbS6Mcqcu1aGYNO4s0vSAK}m;*#dc^P^Ul26%a{}bOmH}@~)L5(DM63
z5z`8KLWkXA(9yP`ru6pZ4RX|^jb(C|tWtV7MtNQM{F5{8VmTiDlB3vgbI7L*+*lDm
z+u$spOY*}A6s!n-!Y~CZdj8}Y@lJYp%|Rj}$Gi)PLi1J<bS#l9frI44TpkDdr@-0d
zLC?H&B);N@|M;|>)wve_v(k2`lYVxCS6F2C*E%RZV$ZzYh2NVXszJ1uSPy4AH518J
z!oi5!BvEI>xRN--M(C-Lz$8)0so)7XltXY-SUH(lp%O*grmpo(o1=K6kOLhvPv@!~
za!L#-g@fYS%&ek71OxdkEkve>H_Tf}a4tirKVQM?k5qX5xe8t+wGF#r8)rx6#b~-^
zouAtbKff7%31%oOjwAcUDrS%d(n@&Gqv<Rl&WFP>4N6ZfxCmjFz(GzkEj`8A4q1*s
zao1Uq3z|{-M%LggV8iI-<yWa*-l3iJ-{wW}+h2A*QlT*0{M`)N)i93pcbT3Bt8XE3
zsd<+Y=Udgw2tGB$Rr*JOcU@Sv=bqvS@U9E!(98(n!U(qE3`1ck-`o7|^FqwBIN#@m
zBZD;zf6<1(=3gT)@FUcv;$`A~I39ms2OPxc+)jG_<c0H6&=W3-&Yw7-liq%CRswAL
zDP4vAB}T#Fpx?HR9$p|YE#7AORQ_!dg=%<L6i3T&1`s)LI0M{Hdir_coa;-?yMUMl
zXXVnvsXtvVjU{j_m*h2p`Wg3<IBjv|C$ium)d|ThcsLCrd?v8KybB55vqbT575Y#9
z?F$R7LonwvRKIl{J)Y{=Lc*KAmX5(eoDF9!q=yqwx`qC1#KJi9T;ivsha)4Mk^}R0
zIJTeUIc3$-^8g%rnRwU>zil0dF9(f(Jn4TO4joJI9>enEP}&xSq)aFrjvyR~yv>W@
ziOrqkJsRolG1L#~;T&%Ah4jeq)DK_xV)8oa>0vc5A~bCqOJJjc4%Gqa*GvsN9-OIR
z=LBbJOV9pd7kT;P!I|1?H~!)=#x5IoXBHf;=R~V{D+zC|nNQs2g%UF{B9WHxrjvP`
zy*I+)wx12);Xnc&h=)C|KgS^y1=!}Im)KwYYBGeWie2@*=f`6dZwon*V46rEO^%<&
zC+BZ(FBTHja5z2@*1XLcv5<Jeyy<HO64}+jOI>Vto=n2w$2fmu;ni^1K^EwhGS81C
zGb!wn;H6l!`xJJk?WIWHX=B-GC1y!<9N1*Hor2KWC+`#Y5QoOfm<?jeCXRr^#bRA2
zJ=Jgs&+JQPR(Ek6Q8y1iXF&ELuLE3t0%sJ#!^_~OK%P|eBc*MgcvB{Gv0X&G9K|Ne
z>E+0DFRP<?lUL<>7&r^JtfS`~IM=Bp*c1zATUeYKehbV%3frte`aZQ#j%&+G&v%%^
znRf%g%HaJBRi&$77RW4J!eQy>^KHMCzKtZdb?qx$R{V_c`gwx46<sRBl$=SvIFmd*
zpiEN9#FXgc5jho(gNo!H^SF^W!Qs%dxEtV@gbW_$=M+wMKjdi@C6_8ntcZnTbP=EP
z7KLrl9Y<!D(qj{aVq^2YBecYCCe8`JWnG2>lXK%;7^f<Wq~~rp>@vSV+2(n9HQ>sG
z2=(%Kf0^?dOR<!=-@He4Pw|)qFJKw(TN#-qD=BYvI73<s=(!CJvmx(!9`?MPDtST%
z=19LDKR1sUGxKf<4Q1v>J#Qv+m*#u7T3+%6ndA$Y{L!v0#nV)5oRPWE&MeHxSu^&*
z+5qeO7LFd_I(-ZBdwjgEZ{b+;_xSkZ0UeP~NHBBQkWQAf9&QHi6TVPEEQFVdFQZX@
zmu9>E#TuvOtl-rI&zG_BQu95p&iE(nr*%ZmCnR7;upF*J^r;>3X$7$mUL(;FU${|z
zN94NPResp)-VuY41fvTZMv68LZ+{yD&jdLC(zhOdp7Z`y1zy`YC9H>IoIkzt1m1+Q
zu7LATdjE_^lx;jfbXUT$js8YI9lvL1yI+Un=i}fOZ0ACJwH@~Eb=?np=Gwg+((;`B
zl;x$JuCiL5g}-GjZS~`^9{Rt<wgQq^rQ=G*6{m%<YWJ^fZEIP9U!0{HnpW1gr$($T
zoieg=Mf2)ZM@!4f_7oOPPSvkkUJr$<y2{d2$%Nw4u_sO%yQ=2+mbOYn21;()lh{`A
z<Z-(Z+p1mF-qc>TqP7-lSr`_(Xm4T2Wwf_&*Cp*O_|n>2@Tax6aLep#Zy{LPTllJQ
z`tsFSk9=%X^MN+-GD=+cIFJ=FDXuf3c|)V_Ui_QCZ`2L1q3jjZoO%t5=1+wUp_lv-
z(Y)}<DaelW3cm~?qwL|(4#^8|oS%Z0$q<yoEiKkXqYw4D_Rb2oL(z-*Aj|a_wWmy$
ztB>h%L4RkNC&x7|D90tGp`rrQW!j@E7eq`<{e-etked27B(9<(pm0OIr*V+zLSS)M
zDXwRs#v&=MLKD!+rRdAyP(p!J4ivZ`uJTVQaH+wbVpm#->yr5{_Zu=TA7y01-kX;e
z;-UmkaWsh*XHSX_rxaNsx(A)fAn5n(*_!UfdHOYLpkI@k&K}5Z=q9#B`5G2hI4(L|
zr9&|Z0g3P_w&%OX`Vw0+c8!w076r}*q72BOdCFS&8|ds^Wwjcqb~GLOR}j`J-a=uV
z?C@FR#(BzG7-T5xb0}-=uCKGhzd>K8?C^QYW_`y+A#2u`$MXOa3;P@axkb^wgORZ~
z%f&e7$uMkIw1D0`mN%n&c{9+Y@G0Dh&lSbeqgfMee@02jsyJ#wRy;N{Ozy3#gq6D#
zB2wWy*QF@`lO6uyxN*|3`r^Gv&7nki^8$7wYTsqt9MF9{d|E(uQM8cST-J*T^y2jC
z;l3RRINVA?baHTTV6qo&V6s=d(;_fzXHYK+ee6g1rw6p>vhYg|%tTk8Ha$8h{Hn{=
zk1FUB2}i@>pT?1+5c5*FrxCq2Fnr$0m@fKacL!yKe{dT1my^<O5ETwTjzf~zAE(mL
z@g|&yQ}>6bxhm||Pb=(>({P<mm-WD|W!-fePIcSK6J|$3;orCv77X8Xn)^yBJe0?L
zg0=eFst8R?W`%zT@h51*C2@#3VXVOp=Yj`*X-Qe}1_(0t!OVV2M?;{F@a3nWotP-Y
ze;G%W!(QR9+jKAKs$FMOh$CX)VmggxkCTYijq|&RSX~1VtDUDU#m<EP=wSD4db}TM
zjZm>N{X%~t_oNj4`CB?xU24qDVr`VMqWo2_@TDeWMXA7e_#SAO_by6>vTzf%2O+E4
z#+o*#s-?NAer;1nRZZIpNL{U|?PyuG92Z>(5<$^uQYkLLO)HvfR#rib$64J>qrNT$
zofPMDs9ANBUC78L6;F12Jsj#M)j*_X)$%sT8mR?k`&TY*uWxIwtX)~Ns-|s1ab-hG
z+X)jZ%MM?7*utvG9xKZi&a0f))^dD(ZAW|MA!TI{JF+W&Q*+g-`c<{9C)-^_3)GOR
z8d_W0sSMN5jGe7*X*r<@yE&_A1$XF>BNnI1il?UR_Q-B?ic5+orbggr`Sp;?8JSv!
zJC(7eW0&JM{k4rLECtZi-qg~ZDw#5M!qiE}rpBVG)d$qJv~|?49lL4*?2g9OtCoWe
zD_d$h#zKwsfcBP#4g}P+)ixf0UO8z>``A^fu`BA<)U-8>ElK^4Nnf2<JlO<tYFk!g
z&#ir)L=@k(s%l!*y1K2tsuimfKyhbnM+0S~il;CK_PvgyqOHDt^~#R_Ww9%~K(-pk
zuYOg1+lu<;+LIlVysD~NxbUDw8O5vrL9MG#`INGY2#(zrd%|O;!G+VSssWNYb{cfF
ztf}?SM4XN|Nhe_7@*Wrm;$Kc13sXm1aPHt|2^@p;z^SUmS=79`6=4l^E1Q;AorLom
zr%!qUu<;0yvZi*vRk@t|>1pLPR(YCutqW`0N;FE5?{kP@eHI0*`Iw7X!)KPkGS#&z
zoJea+s+wxhu6Br~ael;ykpHjhU-=zGWx1-_lRCOw6uj$+>DNsx!O`Tb@9TsuK$ozu
zoT?S|9nb`;=P`vMSzX;OnmkNY)y|TuR@mw7%P;x^=6^slOP7t{9(YP;whIl-ru@vK
zeM-Gk*Rpy!hk8px1BY<4wS0B+>h}6Nn=PFxTsB+lYnvLH5Q1S%y(?Q*1}AgPigpZX
zd<d>xTjO*U)UwPr{h~jV4dp{@>jb-=SqC<+s#%FR)WK^11vRnwc&CddRz*+~YpHY4
zXnZFB7uCeVvM<h?Xur3mJ!bwZYGm;-AfA=klWl5ZjrSUEfAjda+kF@YGoH#oBWu`h
z&qAF9_`(IxW_sZ5)n~*k6h(apK8p?Y^wvTl@eaP(?6(jihm&|n%g2w5pD5aQX0R({
z&k>Inj}uplCyIQZlI46=yg=l-Gz`B=+#+rj9}<5nJ}15*zALixSWb>OR2(NR5>1B+
z=}d<TG`$1RbPd2xr86A^*jr_r4i)TIWSb5ZY}26v`E~&7HytX_bf~}@g|~{PLxpg@
zk-_w)Lj`V;eTT@eD;RI@=7Xj~1^!Lp18_VUZ#q<<=}>_c3O5}p*k{Q$9V*yY$^Mb}
zXVG-15I+E?3d=PeDzH@cA>tCz*40P6=}>{UD4dU_ncsA%Kz`dp+jOWv)1d-QhYB<u
zDsVZT`Y~Obc!qe1c#U|gc(3?`xI=tf#D^y<FJBxg^5^xeXO_4?TrReWXNsmnh4iLF
z1^!6krb7kWbf`enp#n{Z3N#%m&~&K4yZAE@&~&K4-^uO~_reE=qs0Bi+2S$c@gjeT
z#`4Y+H;FfirbC5z)1d-QhYB<uD$sPOK+~ZDO@|6J9V*ats6bmc95fv&&~&Ik)1d-q
z_VC(aI#jT$W!t*kuuX>wG#x7NY{i=n6>QU?0yiq$bf{q4y4&FI75=^$$2Vx)?|$M4
zu~fA6u@QfiY=1rMTG|*JD@c@O>tKVY$v#u*FO+?W_$`Io`q)Ts>tlmAEBr@FXX|4l
z{4Rw*tnkM~)1yMWb}0VO3V%!dtHNE(y=-4pEEM~R`--E*{lx>tG7|M1A$x&n>un=^
zx$Fkf*4sw7t+S1KPf@t7w~cUHXB*+R&NjG#@d&?C>8=sKtMFT8|496)!XJ=r>ujSO
z)1yK;w!Sv(7Zh*0R0w}V_S+(_MeG;Tr2_lP9v~KxIKHMwg*>)?HqzPp*<gjz%@!Am
zM~T&9o!BOxB(4+B6we`1&&9GY6R#An5&iYDe?S}Q?^F0M#BJh};`8E5;_KoY;(OwU
zVg!A~ezEnj!QQg_h<k}c#nGazkB#(`Xro>H)hNs1FG$JR;t}Fe;xe&;M1LPI+B(?C
zcZuR}R`~bDtqQ+G{JHp$_%w;~o)=yG3X$zFJt}Z7+KBhpxi&p2gpXIcQgOOCSLqj!
z*uPqZuMk_s4)J6X>Ap&$p6`nPsqouL)OV-&3-J+g8;ShSlgRJlrj6%Go;X6BEFLLV
zicR84;)UX7@kVj0xJ|Tmq*2d%vLn5{dIyOU#2MmTah3QJ@n<4#r>y<BY#XslMig)C
zC)(H6*w10IM~M7&IQPFyoGl(9^355>+x;TgE_;o5ns|nIu6Tj?Ez#~9k^dUm-x2Q?
z?-w5t9~bRD68WB${i^r}k?)SPeF-s7EEETeL&VYIc(GKRE>?)MMgH2I<@<VB-<SOZ
z@pkb}@fYGF;*;W2;!EPI;v3@I;@`x7h!NgDqJF;RO7<3geXPA?4;4p?<Hf1sG;x;b
z>t`J)o2#*~e0%v7td`v*t`biYPZ3WS&lc@I8Tl`f?dxfE%DzFg`)8!%8$Yaft9X}q
zpU5|P7{5)l`)k<G%YIGd;s8wdj`*JVk;pfA8J`ey#lE85pCi6VHW%z*dSAb5lI-c?
zOp&YBFx?z+k+@Xs5c#ez)2$QF6webc6fYAm7w!HZ`L2_Fv-o|HuY0iE--!0IDD0PH
z^ED90zahRSekg``zmIsX7DV<E3q<>Tf$+U#?<<ZLCyDmC1L?Rh49huK{HDm)S{Qz<
z_+8OHhajBqw=w=_;yohY$zr&DP62-_`&n^^_?qbJd%Y$51Mwp<hB8=Qwpb|k6NiYy
z#c^VZI8B@(9xBci7mG)W)nc7^g4iOi6;Bn<7S9zg5q-U|PTALr-F3o#qVS)IzCIXN
zN8*0}O61aQv|kW+h<_CSTl~Aocchs<SL`kBCEDjT#E+IeUMv--i(KG?<s2*4iH%~5
z*e;$To+h3xo-1A?+UGu$%hf_yKG!-UZx`<r9~2)Ie=Tz9C#HW{+$nOU5rz*Chl=}%
zW5r^zyYAQ_3ZEk`5SNI@iZx=R$o0oquYFDh*UGlftFX_JeX)3%c(r)FXrE`1-q$C)
zN8vvgw~N0Pxrz$w{ZOO^I_)g6mslVU5>w*7;%IS_SSrpC%S8LUjPj3=eU!LNw9n0m
zKTY;U;-%t^qOTuzo9wOPUE+P>!{TG&uf?au7sXdZt`@`nx6j{T9M9rt=ZJm8{-UoJ
zwvTMCEW`Bk#ie4UST8n-t)j0FwqEvG;@8D*h~E@9iC2r)i(AB7#5=^h#qPRdT=j<S
zeOvrc{8-GwJvHNdh`q%=;vg|4?kkQKOT;PS46#g{E6x*-7LOIV0uSrIQ+!x_O#HR@
zw75fjP5iU?miTv(>szqg95GK!iUY-AqCLkz`pL5Q6Au!7{ja&Qef_WQI@@)MZxma^
zcJWkky?B9mv3R-oZSi{XM)4NWbhpvopUJ*Qd{BH;wC5g3_gmTa`~&uDvfmKj7C#g}
z7PIgH#Kwncy4=X$NA_OgP;tCCQJf~u5DyjSibsp4&y8~HWjBd!qOU{tAF@vuyX%l`
zQn)=IL3!89zER}rPTZfT#23X^#6OE~i64j`i7|feNB(TFQ0yn}E&9(xM#~;AP7`N{
zbHpRXWnz_hg4iN{MYQK3Xvej(zbl&VHo{GJ8}#+Tex~^Q#RtX5#b1e^rW5w2(!DF%
za}d<?vFt28Kj<M27Kex<#j&D2??C>8Wgjli7r9&(`+JqxA+8mDUGB4Fe_i~Bc#ZfS
z@q6N}A{X6a`45ZTb;7vn7UO+=uy<s?CvqV!#`hHai2X$_%f)zK2kb!Ev&8N?V2c#K
zRP^=0?D+}G;mTetZ%;a4mni<5qOS*bwQMf>#r$`OrUwq&*9&`G;ieCc@MmTJPUM<j
z%>Oshp0mJ?^7#jtEA|$-dKkmUi>2apu}nNfoF^_4j}>b~E<nce&JwwT810M2jp7yJ
z^`bq$LAqOH-zNT4yi0sgd{lf{+$p|6;vV81+4kHA<$k1aF7d|p#KfK?(sM;Lh7T9V
zi1vI4;ZtQ#6S-&_)BCz%%VhhyVO%(h@xE@DuM_rlg>MkQC3cF}iZ_Yh6S=4q%e!5?
zSA0NxOngG*s%=dFuK1z&u^7+y;&a3TF)0>_`-<bl5^+EA0FevBvA!kZv0{zbD6SN{
z>xEsS@NbIW7Oxg>5Vwe2Cyw>qCwA8l<I-`Ae^vaG_@>C^;TZ4hh!x8Ab;S0TT_lbY
z$BA4tj`<H0=ZlNQO0im8A)X*|ojK+|OZ>X{4e^`eCXtKHG5rt34@F<!tGv*Q_w~7U
ztE+`^&ei2u&K+U|Uu@Hki-(KzMJ_<c`0t9QLxpniam~&foK_YO81b>+D^J8_*=#=@
zsx`a&bJ7tCA0ti>CyDmGI@&Q^_Dr!{JXD-3&J!1j)nc94D6SOOil>U}#k0h7#Ph|C
z;uYcvdhTWWhq>3^zb{9(3GWRB6qNq0+w{eBn}R>f;&|o8afgpw&P+INi!iV_X8Xc1
z4P6}Wa5y|FPH$r{Chy0b>TiDBVF(D8SBLWW8I9%f-0{ofbACS$yw00QFdNSb{mqX%
z0Rg_Bar+OzI+-{p{mqYCfq-DWXC2|4+pL%2e!X11+|L8A^Ox~xA3fUqxRYQ9%R9d|
z(=Yf4k}mH8`29RAq7P2s8|cyI$DIp1Sl$&Vj~UrM+@hw-;}75cJn%X{LwQFrqc%T|
z-*a>+ug*J8EDxt)y1bj=XC4$|TjBnAX9Uk&{EcyRKN9_P|2PQW{rZU%$8`6}??-ja
z`fR#Q*P(rR$i((x3QxCh8~ixzt$=N}pgfLAe`B58NK7^9?Kz~IiNGX6aA~vhSU&p%
z<)ybl<=(n=et=&dhi)+4ZD`+%ej?CM2i>NLo(@yWwolb<DxFYLYAHX1Zc~$080B1#
zH+G!<m_6V8;Sm)tK)30r3Qx5uxhVpTrZXCAD>hVwnzAmsxFU4U!Ho_SoX$Eoe{Eg)
zf?F%jfnLh?$vYnG=M+7%#4Wygu{-59=rv6lc+RZ9K&`1ba@>08z~nqMU=Fl;9)em^
zVn+ljMteE66`SLs4b>HqPN*~$pN~9=fo`cYB5T_TOQyBDQ}3Mh&h|*>TRTIhlT)}O
zvT?I>M#aX8ZRIg%W<}r2ouUtyEG)~ec8znYL&mRHhr!6yg=LRa=M`_A^~dd@&91Yz
z+jsM(ild;*R9z8<E>r$Cwsv9Jv}&p{aSyh?<fh_F=9R6jc1MS|oxAq1TW6Qu4mBos
z$nuJ#mrxmqYD{w~mPv2O*&ITyOJ0np)>mYeE-k;Oe0@b^<FfKID`Fea;>$X*`b*!<
zRppy2qMMhNyVK$qMK*>vEUY*a%0Jc6CUQm`x6S$Xc@@}qU!ltO{l+EzTV1Fyy|aB;
zh3)%g^G)yR;+Kx8=)2ju)JY9$%v*8|w4&yf_p5eOm1%2fbtrX3+S*thPCX|pQZldn
zsp`Cm-<tKi?WIn9vvY-W8FiQ{piVWo@r)%mL5a%OVVb_p9eQj!%+p~i*%lgl#**1(
zmp4+c$<twSH<Urei+$rlhl$6QN?iH<BSo7k!qc`xe<`+kTY1^R&bF`ZbiQ4SzM%rs
zs4fajJ+^&+Nvzd{8W)cA#<xs=$=&dTf5czn5%0U{zJAWIK8=y1wp7e5t1B<8c84ua
zTZ^E_bXnTEv^qTO*RmoL>dK$2&MP?+``mY9Xwz90`R?-ah*Xz;{i2gXnOAJ7NG)-v
z9a>gho+s5MH?_DiwPXwWx4L{D#zNM%P|?dvjyBb$n(~XQz0vsKi_l=$d`HE%oxWGp
zmw&v^=oi;R6KO}|#F<a@?(M8EE`DbH&;_&dvkJ<VH+mr@3dzqYD7!{s6D{oHA^DL+
zq{qyHvQmc{OOdJB8}cSmo9X+r_Sptar``jc^(BuzyKeMj&+lklSH$ur&Rk#o%V*b(
z`sMTMh6ZbS6k(5ASg@W)5c&v0AKKY>Q)u(06$7Qy<ZCkxg}&0jMrVUp(=gPOdTw+p
zb(#7gW?4EWg_wTNoq!m3bR02IWU{sme1>~}b8A;ErgcTn?PU1VJJ%I?d0yTAXAAMH
z7q-8)bKU5dpI=vWbL&e`VoUVT%nG#}^V{AuO{VFuS)Xq^c;{oL$u#M;ITaP_2R6Pn
z;1%dGMXn5O_#^f!e`n&`n|Ch7Idbu9k<0sbCSJRNpSf&qi(r9aJo9`5*7p#=o6g`C
z3gd1fGBP<CfnhhR7p_lXH_oqK!l9^r!^L$Mq{S2t#q7(GHYAo7Q#cYm4JCxWg&fji
z3P)n&m_Hun8;aq0j9)lQiwSXakU7NfzN3ZtBkAX2^wMGqEk?$m7E|b5CiJwJ!tqES
zR>kk{x@s{sBbOUG3T>AbQ|KcU>}xR{f!JNOnErxGkgvtWZ`jgWOuXIas{tl!5q5Ip
zz7|soyAjZ0I)Mdbw3tG7VP~bq6xzYKu3Aj!)o&uyw3tF|Nb74c6`-!P7SrKKvPUhZ
z5OyS>#dH~3ohT{1n0;83)AJlO@AGOgQKl-b#Wa+4XSA5cvAm2H6W>w@XfbVO;*1tk
z4%?E^V&Yel0WGFyv5NsMrisj((PHBFzd<dgy|6<WEv6WbYCwyLUn&N*m=0oeK#S=T
z+MlGw#BXymT1?j887-z+Y*|K&DU0pSXfd&2pF@l3HjX=Ai>Z=3nbBgJ&1MF*m^kY4
z)}xRA2`whxs0Xx|I$6~owV0MOaYl=Ys}~2fm^Lvsqs7Fp!~<GPce2$PEhd*0{gYZu
z{4z42#Y9n$J!>%)@}Ot5n0~^cn9*YT4jY-#Vj98387(HB9sw<;^H|Y8rNuN5IRjcu
z{L~)QVk%~51hkm`%J_g5)BUVCpv80mhgv|3=>_goK#S=_rVnT_eazhoXfefEUqFlL
zdfEXkra$q(2DF&?_Ipr^sh#x)w3wDNe?W`r1NLe_i|KUMAJAg@3*!S?Ogyi;XffT%
z3W8cp*E1lf#q=DD3~Di5#4`SOwU~Gw9*VA)s8KfUrM`{x`C4|Puf_CJ>_A3~$>x%P
z7Skczy?_=I-^bab7Sn8$o6%yrh6jIUMvG}B4^BXf>H94DvuQEav8aF+(<{t+W=4yt
zojVlJV&dB(K`kb}^%K-$qTWkTiwPfUyJ#_;%e@R}F}=n50$NP=)FYt9)PwOsEhfIM
z*hP!!8m0(pF<r$JK`kb}Db+=bX(0oGT1*#lFM?W3d|9iD7Sr#T;!DzE;xA5uT1=*4
z_s?lDan?y|G5wjxW{+A-KS0tiON)u`6b7`IOrR^R#e}6HM<5>eWAjkuUiaYmL|xuM
zrnQ*1p`q(ir=UxHEvB200a{GoM^HeEX)^MM&UW+p=p|}eOoLHa=+m{B68QlwrfgqJ
z$w^+oYI1x#lw6GZLb>^-bObre<R(_wGvAauLPhc9*U->VFF$=w@(EU-7tmt*1;$CJ
zx39(26UF;lOk75co4W%KeTGttX&?FyLePG2Ma?MMJ-~#K*1_i6v_(xQ-aXLtjeZ9E
zCk(4)x)~PsC)m$1Y&Fw)T1+=$9zPat*soDvK#Pfc=9cxM7{~=^<JoY-xp!`PFKRLU
z7WO@Go)(iO+kzZ*aGn;E1)Ya_&Vci@m@J5IP4P{t;rw}%d#HuYMY$9S8P4vJ7E=O`
zCf{M$QZ!gvOjja|Z|w|6kgvt`HtgRsjISF?i)juX6-|a4&Sg`j#q<j7rx-Sqb$D7#
zr(#D+;fDW%c|9$r)*Q#-n*z{Sq7)M~QO?Cvye7Eed{fh%*OLS3a2$$haGpHVLJQ-I
z;{3AHlV@63z;p-V$rZnVMA$^fUD%Idcf#K4g-t@(U`vM&RHbnHUWAAe>>hfDJGnIc
zN7Ovxj|ipy?N+!EFTi*o9)1xvVmpi!9+UNhGts7W3`LtN5z6ncMr?t>FQhJ{(Fx-=
zcy56k$!bQukC5kJJpnh0Unr*VBySL(<~jTR9=p^457sZlU-$U%b@(EB1ivLMM}h<4
zM(``tc6e6N;P<QPm?<#6i_lKSjD+!LcwVA0D42(;NoDw=;Q+W15g4b#^A#HJq4rzg
zxe0FM1T<jO@rd3D>uI=AlxN}>JTu@%QEll5@Z1Q8_Xw@w7}^)Xx!;Q>QPLPTdkmX9
zhRqzq=2^2oK$dsm#;{pq*qkwJ#u!#Vwn2qh)g$qovk1<rUINboxN)pnRW8M$`zi<b
z`{DCGsmfE4uLEwkRr-Zkm0OYORyeD2Cp<5~smk$59IZ<*F#9;wXo0&Q7CM@UpuTu~
zng=&x9~ckdyPJFAMl#8SnFxVuQ!!r{z7l?uayoUlnoAQ0<ID(+><29)4$MjIoX<w}
z>%nPZGBlS)_cP6<NfgHojp=8aOOyVHazkUin8~KOG|tO0X&#e}mvImJC^SI@*vst2
zGB_25O8VtIh}KSl=F+5ornxlr9EMNsXPQe>XR@p*{Y?JJnaCv~L;s-W5}x3wogXFB
z?flr&Pnu-!f;;_sS|V$wt9F{^QmCKJr<3+$+2LSoBAM1?sWqdyn=!97c=?%+<0qbp
zKcOihXf7RrW=w9KKh+6M4Q11q^c45EG?dLL#l)0C`-g&>OQn3^ozYz4k(nIST$&uz
zT-t9+P;+TYSIwpUU6(JBzKZg)F(h`Yxztr?DV&jD`nTqiRF(P{xY^kmk);3MYc6HG
ze0ny@bds`uJPZEO)I_2-)Y9yuvppFle0fOaq_Ll>xrBM>(-fD2a!4r?x`O_s2_Q*M
zX>wO}r72z2l_<8<(>s2ArJ*!foUg6~{VaU(`046OxFNvx??3p{Ob1s#`iGIcN!x?E
zlK15qmOJK0yzg*&axR`pZiPcI!R!o1id{Bl!;-arZcjyt`M+oR=M&7odwC^X$B~<_
zu=thC-KB;=zyM3Wkl2A~3ajaET}KaZu|1s*`uIx>i=yYMbQFDe_)+xSosOc<>mw8x
zs87qjqw{UmP@3?Dv@xOQ&G<rSjUURifo%)?=tYO5L$49H!G#?tuF!LbXT&?{x!*H#
zI_cTw8F^_@8f5=H!d{2t686B~EeZ5q=%E&Yscg{0--^M=>HH=<T*#R1AnCA@FmVf<
zi6qg(A9=xuchd8yXXJF!^MYsOb<*=19J0R-yy<xfJ|ne~=;`Mf@lJZ|^ODn^)5#l;
zZ^E%1Bpt>9aUGl~mC$pmXT&?{x!W^xI_Y`BGx9p=p)wP)b13lVQSjQYq;Tc4lK7LT
zLeGeI(!*!Gh{@^nhl{lXgMecMxe1P8(;D$l2Bz@`3jN);eGtG~Ff7gO7Yi?o@=m42
z55UV&hEP8**3sjLv0>$h;VvBB5pa-LBJxluw2<6RddfW`)XA#G*v>8`=D~%XwQeUp
zye)&|(`kU+;yFwG7Fjudo6O)Yv1Lf_H_*cU=ImZ=DR@4}&kTVR#`mMEZMzhIIo|Ee
z%nW=;S!4!2go`o*e@)m1{==3Bqne&);4s=V1Al&I;GgIQ20rABIPiN|Z=D!U4}5fK
zX525xjC-i4+=8^;xQ7x`X56=hZQS!`jW(F*;eh8L132I@O%mR?Z*@B};~q*z9QQmx
zkTnXY$GtZ_A=DfA^D+Y;*)szl*)szl**WleZ)loq^gIQJ+WmoV#ri`ZQW;yJ!{m1Q
z!(RcR^eLc#a3`M&aZp%(dN}4WDY>1Q(XlKuIs%iVe{}zu!H+ru8%yARSR3f!kp0pp
zb=)y?;|WJirnDlHchc>T-NC6nm;5Rmh8n>q3+QEnA4V`MoZ3kbe`<&%#QWx5OypbN
zK|Y0^F`g0Xq~}1-2zSnfXNhOHo%FPNMyQh>?l|;U!Ztf`!eEoUcH=9*pw<%7p+aoz
zyd`i@Nh8|eOl_|p_LD#OHMKo@xEc%+5woqcA<0LNH)9-~nK6#$5V#2rsfjIcHmTFY
z3C+sS3=h6eWgG73wXsnX;Buf7m{DM2h&N3x@+T#z9B|Ni)8rz5oCUNGR3O0la1<QQ
zK4La@2{$>`WxU$c?-xbCUl#r8jR)VHg=p?w4ujtc<FZPe0%s=xJ^bl6!in{8S<Z=A
z9)D0L{hZYhwGWEyV6o1E1JRqy;o#-|(IEkG8l0DRXea$V>k!2|ByZQ}qcGb-Y7~mG
z!#Ya4NphF7usc~Lg94W?Z?}2OxT`#1EOJj>U}r(53(yR<9WL#&I~_M2jySd@xcT#W
z6p9RxN8*(HSGXwNq=MEFy%84bEF?G=OE1X3AECwyZ%3~3QW2bvar)n~juU8>*M~$t
z9Kvr~M-S)Iv<eW7ec)Ia$%&Q%7GDK9r&?(r!Q%<mEhKmYptkt;0?f{P0-pDlB?q0i
z51iFX&ltFLtu%NpGaJv|W8f?$J^ThKosveQA4?C<?{qAUwQwwl<RD?|IWWA@JfV~1
zh_+_Ya}6AC*?{ZdP}m(1jT+QRgU6p591{m1fVa5!!yz&80Gt&<&!ccUaQ-pHu49AZ
zV|I2Po}qY~uIIkVvrluRk-zDN*il|5J$$-@bC#e(c%(C6#DhkT883Rt@;d49Ceua4
zn{a3~;mxa+1Rd|Y{5jUwN%E&zU-!sAI-Z@Ao^1W}JYwv5KRx~Ic|Se<?4RI09?k^&
z$94t(`L=%}k%y`GQuokdhwgKtvsXLb&q&`@AjZwaL=fZOVjw1ziHReI_u0J7KukCj
zlY<zBKIg@(>l(uwkdG{;wOb2#GV#R8b6UH#fM-w2i|N(^|9%8{GNrX~fBc)1E~T|`
zfBZWY#AHfq<Nn-@I(WB&n9TmPaeo-f1rHFD*&mDHUCiI%^6f4ry|2~=-q6^YtUH`c
zEZf18dH`IZ7u&5Z{!rePB?zKq8zydEHofV5KChI#Dq^DMq{4zVo%75@TK@z^sDI@_
zC}&@ufC%-^H-rW&ji%3_K@?k=x=(&0qqP!GORd<c#XAqAYTa`xo@hLaKDn%5{XK&9
zNA_GYPi@uTvFB8Q`ahwpVEw&<^~d*Ia-jaTdrlRo{}ajz)?XN`KWEP+2kJj{&#40S
ze?nP){TN8LamY=F!(>NzcW{-Q#c!~&vykv^!YVBT{xC1|F)=S3OwA<pBgi(6R}5iG
zHw(llB+B7%Q?ss<o<&}`pB+gMU>j@j^0HAT$LhBZbL31)iu$=M(vss3^Z6~qg}_e}
zxR2|aVsR!#`U9~iTg4Jt(j+)u5J@)S^YjyvTYj%omt^W<fNh=tR|EXKmx0n4Z_2#0
zy7Cryc@87gON@q?0GFSf-R-BR-_OwHFdzqaz|Vur@78t9wBAZyNU%N&_X{v1T_-((
zQg~}>3Fx_man4a}yte~KeZI20?2oTb=I@hl`_1xgRAyV(-oP>TGs5fV2_E?_mEj3U
zCi&t_@~*=GYva4PiFB?1R-#r81=71uuOz%3pU2Y9fMW_Wa1?F56$F#rj%bW0i8)G_
z@hEvE|1+Ne*n*4Ta2{p$Cw)qxXr7PQ*#2fX3}wP={}Q(OEX%!+@S4BGZ*rF*flS!=
z396Z`ca{+sns?zvz$Kp7OXmO0B(G$0-mc&S?cJ#AUaNJUpO9qYD=ozWrg*?oEC{Bc
zpPv}{Ima4D&#7=Ilvl}%Ja6VA*rj|gZ?&bVB)seELgwV_o9LRZm9Z)>%>t&m)Y8}`
z_V!)d)+ar$pYci8)wn5`?dhspI*iI*Lm;!YrxY`X#Xp`o3`zDp-5(0=FaPR+w(R-p
z&9?0M+UmDu&sV>6TlRc`Vq5%c)W1T%qz|y`9j^;<m*ESL`R(*=KkXoRaOkn&sB7bm
zy1(^<hhGiw%E95f2#%9Ir+zyBVu~Q!c*3{A`SS>G{7;4RPi6l+_EIApZDc#yKDyu*
zY{w&be<SQHLsLWl796XuY(Kf(`C@WlSlGW3DjD5m!TuKn$EJ?^m)0BWfZW#vXuo8K
zA02P1FTKLI&4WzXaA=L43@w;_heFQ<qGK6lv98);(Vmc)*_(=4J@<i9na2b~i^55i
zIyij&c<Ov5+=9NQE=83X6W)nId}uJ$X^Nu*sqj<;%^R38Xm0fYgGytNbZVpAP&nT-
z#-K1WFnq_n6pGIe-|saVQZ+w;npawLOfpzAx@wNyWo^ONtp$Axqq(TXQ^<jYlZ(AQ
zeV&UVAv$)!gz29{2`k0MYnRfhV{C0+%7ly1v<+#YF@*ojG?#qQq|dJ~24yYki%s8y
zzL;Nd7jZF9K`ay1MZhT)%?Of7S8POaG%*;}6nW}m<ESoXx?*0326V*=airYYOJ`G1
zY|2s_M=y`NXg0gC=NIlpNHSquzCF)Pjq~)x3Lq5KJK7@^9hBnV(e}6R5RRHJEoxlU
z3M}H-47WqSE}R$_Ef`{&W8+ZMjBYiJ$~1y~9)_gV=Swtd9QFkQY2%R(wNgn*N@T^+
zY|3^OeS#7hIv-kLKY<L{bnE=f$Nv*DWV;>0DNly%j`?nCHg%~W0XP7iA5TRGr1%$_
zbNE|01X1YxFDVL2dn}NhpFrnNPlX3iMC|Zx6`%##!=fVwrCZ>ScFb6iCF_<t(9$Am
zl;H@a6G5GjdvO3OWn2&R=fG8%XU0SaLV<BF{Dsul^l1K|=)e;AW=Hb}M+X+eNAbLH
z_{<Qx;Q;S!8Jd;KN{f|!{2!de!Y8pVPfP5!w3b--p*5~)hW#KD^ss__X)~yiJ))rh
z%B1=wf+(E!4_Crz`B~u)P}9JPXkw<x(dZfJ7B5wcXLmqQEu6PoZL_}8He+8mq1n4t
zHTztNsE^i^Rx(=(3sVZp?KKx(D#*!uc$S+LzU(wk=DAtnr^kERX5XF1Nlw~k-Dhnc
zVoHr+4EV}sKcCk{*=!4x&7Oy{8B4`PykR^ilF3=PXt4KoxoAM&jMWwCVj+REZq@p=
zdID#6;;aZibQ+F*_;pX;4E5kFgydN$gpY@N5IXY(q5dbN&ZG)7b?qb*1zNS-ms0z;
zxY_^9;$~2qD)lv_8e3Mk?V@%v6*@YfRqyQog3j6J6&vF%v1yI9*Vj7#gQ95Cg@Ux#
zs?R2J)=j1+BNvDx_|NN~1;v~^IVuzf?O?o?U$vrU)v6j3?}E=$7BhJ<$^y17^u!RC
zLjw@?Lt%Jj69metRzd#`{keE<OY;iQM9o%JwV%{f=d>N!(9m9w*xhTQePJcE;I2rQ
zYO0BsQ64RL9<2KEb<#eMMB2YK(KPl~<Di%(+OG0v|La<3Cr-tz>FZ?vTiPrr>50ci
zIdC6i!&?=n_RPt(w_5zCNqmyjMceG)e_d@e{1PRwq2Yn;Us219PYCf~+rHkXmKk3m
z@;7_uq1#2`L|)w>WwuMOKeUmVPk4Le^XVm?_r<+qOHG*Gv_bX}*`LJk9EOt^0IZwg
zrQ!^+LYyP=#VV#dPUIH|v`-ZIzB28viWi8cLxJ$CWN#6-iVumu6`vE|5Z@KqVJtsK
z94d|z7m21{hIFQ12Ch@M>6gLolzp?fRW$uF#G8H@X!>QK>6d~00-p7oei^txc8%C7
zntmDLFO+TiWw5u%zC(OiG<^lcn|>K+`eh)$;b(oOUj~|f8Caok(=UT<`emT$mw{I)
z-t^00|5>)_m%$!@(}U%jei>LQo2!E`e2HlKWw5W7&8N_eH(dbmdD(vwO}`A`re6m3
z$ID$zZ~A56a@lR-8KSMXkN9h3-zwfKJ|XT9-xj(22FuSEhl(X4e{sS11>$nCO*~Vy
zb?lMO^vgigF9S`#3^e^R(AI?qZ9RC<^vgh7?;SM#GSKwPK+`V+d*EDTI|hiO#QnwD
z;xXd!;wj>J;wJGX(e%quuIZP7re6k{ei>-%r-P<n2AX~uX!>QK>6d|~Uj~|f8EE=t
zpy`)^re6k{ei>-`WuWPofu>&untmB*`emT$mw~2V25#)(^@Hh`!8ZLe(Dci|_Z1(<
z+{FGe{W8$j{RU0H3^e^R(Dci|-RhU&n-9}315LjSH2pH9H~li$re6k{ei_0|zYMnN
zmw~2VhH%p_gKhd{py`((-1N&}n|>K+>v$vF*6#*QzYO7~Uj~|f8NyA!40aTAFLfqO
zzYH|}GSKwPK+`V+_gA_DMbj@sIi_ERc+)QfO}`A`%azXb%Mfn*WeB(RxnZB8c+)RK
zxUJ8PaMLdXO}`A`wmvuPYn0yf%Mfn*We7L@GSKwP5N`TquuZ=VH2pG!KcoCFh_-$=
z;%)tI@UIL<Iv0-p5f%H0{YBF)L;P6TrdtO4AldW9#o}=!<_gm*!<gz&_*(IF@oe!z
z@e*;f*eTv1ZV`Vd+WOsS$Gx&25Fa5?uj!T{{wal<ZW-)XW&7)O|5fR2eQw0t`rKdv
zemKQ`Ns1|vKd553t<wz_%ido+P&`DOBQ6q`iZx=r*ete*Ye?*et>cY)Y#nd#0>xh}
zZW6B)ZzR$G|0&wK-N^TA#lNBOx5W<?{;?RxkAb;=IpQD^<)y@Og&!)`D7;>5R(PBE
z6>**T4HD&DMq>Z2QTTVn?~6YWZC!4p`#Ejo`vZw%_P)rMRcQ|vr;6p`eDOHZbj*<c
zOxd<RHtefp^C#~t@8{z0#6O7<+}JU`pEyZeEM6^MFXA@J+KtP#5vQFI#Tj`|%Kfr$
zx4~huM~DZB2a9vXdE!!$?<ujIT5*MF_lF2SQ}%h{h2lo>3h`R;yCPR;V7d2*4~mb9
ze-hsm-xEI+`T95W^Sy5}U+gRHEf$Gm#bR-P@j&rVajwXfAz1Ezia!*8BHk_DFaA>8
zE<Pi^Anp|ZD01mFmjAwp4{c_Lc^`@J9wHaTpq&&4io-<y_Koqy;$-mv@gVU~ajv*n
zJX++dHY}$>Y!SJF4a4~w4!K_Zn)r3`5|OX?GM%qi#wC4d+x;?li)=14#qghrKNlYo
z`T8#7pA>z)vX^A@MPA0gA^Lh{AIgsKJ{j?Gv6omN+Wk1<_mb`FmD%sw5k5)brQ$*2
z!Q$cKd~vB*Db|Zk;)&vF@dDBA^HJYM*;k0yir*E#C*CS@2@>w#v*Hf%HSxd2cSQTV
zfb@LHh52G)wpb|k6ZaO2#8KinajG~?EEf+Ij}#Y*TSWWZf%<<U`)49w2V=V)7JnuB
zdSx%lensrAQ}({X|1NUnMcYp?PxST52FvDphfFt0^!3W{>uL+P#Sq}1DZ5-eT%0c+
zBOWKN5PiL}4%xn5**e*0isy+Jir*4#Z3+0VlYN8uU*ZqNJH>m&hs0lszY(7iUlw<Y
zZ;J1V{}5e%u7W=<=7@d7{^CC3C~>MdO*~YbEArR$EZ5gFv(Iy|8x+1uJW=FgI!u3|
zc$s*)c$Ijac(cgGyqM3|E88afY4Lf{*DL#@?03cY#Sngg#&WVmuH{L)KpZR%5xJ@l
z<GF|v$z{&SO0ia4AvTL`;#b6V;#Wm3vBz>Q7B3U86uGz=<8KzfFK!j@5Pki!hh#q?
z{zkOVyC~;n*<6u`<>rcoVn1<+I9wbjmWca_2Z$A-eO^Yn^JOm<E5&MYg?NJ4A+8lq
z7ta>CS`yoPjrc`%&A8GM%loVN57EUvEyELHuGn4I%s#Ip-EhTol_uspQd}Y)Bi4#5
z#AdNgw9os<e}?RH#S6qs#f@U8c&&Jo_&xD<@lNsQqCH1IJzPPG?ft#@rfAO<5bp5v
zJ{S>m#5}Q|=<AyelRZM@YE;a>UbN>8u)iUDlX#_gy?CQ|o5=NLSkB$z{UVp`V)*0Y
zQ{r>t%i>P)P4QjP#b*WPkBYfsZ?V5PSlmY(B^Ham-q}pq<>II5oHZ!j@!}fsE22FQ
zLHoWY`y%mD@oMpU@q6N}qCE#e{`+J<B0etqdS=hcep%cpzA3&dcGoq_!3PxfU!FKv
z93qYo$B2`~{Y0)z#{3=Psp5L^T=4?&QgNerwRpYwJ<*<jpj><I0p6wX2gOIlUx~jJ
z?fD1N?~wfm(bqHki|oIN_8bK16ZnkB{jldDpgj)(hb!Eki@=^Ndq44D@i5Vziy+<6
zvd<MS5WDM?`FdpcDE_zNv*KIgU&L&Ej_)N77kxdk8M4d7qs3#zcF~?Upq=)70kr1}
z;CB`8>!#l$`{&}b;_pOX|I3~$Ab)q=FD^;Pew{Ba6)Qzw&&%}Ck<Okcfc88AG(B|i
zKa~C~@f^{AzOX^|Ch<z~dhte)%i*y-_lmEGT$YXDJ@~mF>?v}oJleCwI<ZkaPc)r$
zq~kJrR=)U(_<OMjpA)cr@j!8wSSL1$=ZP1JTyKy0?-w5t9~XZkJ|n&)zAADdKIZ?s
z7{Pa0w0)f_uG&X?m^fM-FP4ha#WL{_k!$-gf3?^ot`bic|3myVJu0pU$nv&|-Sw!r
zJ|N>?6n`)JI#ln-eoy>J3}Nvl=1YjVB9|Cs_%Ly_I9@Cl4;7CT7mCM-$BA5kkmaor
z*NJC}-Sw!rEFsh1EZ!z=74H)76CV|~iCoE$`QH*h5I+*5g<gC@%o7X6f#Tlc2yu+a
z^$=P9A>t7v?nM{MK1w`J;kB|?h|LP;Qi?3+Z1H^YBJo?|W|6BcGW~7hPsO{$2gHX(
zuEogoe-z&l-xEI)L-@j$=@MeD*hlOyro>_57;%EwUC(Q&!Yjpku}N$dJH++kS>o5l
zZ;0O%H;G(PlI{Mnc&B);_>lNZ@k#M1@pt0OBA1$Ec^`?<zUmh-Pb?I<;3U(J6(@<M
z;ta7&<eHRBe~efo){9(slJV=sbHxk9OT~?1r+BT%)hL<&4)H$m7vf{$6CxL^Wcojf
zZ;O8w{~@|q|B&gpawR!Hyhi+vI1UeX8DAoDaZB0{i`z+@C%=*XjQEnm@p0DTahb4u
zfDw;PjQCh%#BGbwPlsV_Hi|L&&y`cMhlvx!Nn)uuU7RVFi-(GH#d+c)v0AJX8^x94
zTJcozcs>8K_Tt{bZ||3*+cx$8x@?;>5dDNl&GudiV83N1{SDn`+YtO^Iy^qKjmI;%
zF^=25a2zwAmX711d%eM5w{iS&8v}=rmd;E#Zgq!v<>NHrqf2wFkK@H}1HAZPhG)#U
z*YGz#j^is>-b$3m&!Q}k=K{-Qc}wB^Jn%YOkbuvC{mqX%9s$0eaWCQpoHsbgwE1xj
zu!HrUH6P!3qfFMzaKGM@;rH{v>pWKCI4OFx`EjdZ2g|!-1(&z*%EL#lbb05)@8^Nn
zc?0F0LytB;j$y&_9z}WE5XSc5BS5;mE8+L^!0Vhe5uc%%QJWvP33jl&D;hJ$4Y$1M
z@@|5kc{m=p9ee<uVaGf_|1ys5hoYY@buj8in7{ey?nMCo{<ab6IM?`_Kd$aXK(Kw+
zp?!Y;;g%)czQ^ImVQ=;GKZ)`<CjHH?i}cSGi>tssArRBFy`#l?Sw8Cw3?pX(#$PeQ
z{LL?qLpPZ2Hni_|ej?CM2i>;GlT(?^*KM1+Un(`hg1x`R6DCZVG9{HNo-ncWv+A~O
z8D<qmy>s2uZEO8u#JQ##YF<v{X7`ch>j$2bwQ0!uP5n|e*PcFtYXuCUo>YBx>(B14
z2<7;F5^;ZpqH_4N*|V+8u75&q7MGg|x$zn3r%))m90;Eqg@3>PvynCwip@oDgfC^#
z;r)(fP$aq^Iz0SS{0SY|p9d%uiH$|7P(1n=ON+<uK%lgc5SL&H{2nVjtnfg@g!!FC
zcuWD#L?_JW`{4<Nbu1<x`5BXb1Aihz`#+4JXk;7yX7S4aH~b#Lqhorq5#f~xiME+P
z_AP{G)w@Zaa`8y?JK@1-MS>Cy(HnB!KwzRT{Wlgc-03j^fA}qAHq(cloOtxw#A4XF
z`>@RGV`n2cROICTnC4AU`=S%yzJxcR)zO>7%o^sxHqq}7<Y4X@iAGi<44wED<mg3z
z_}B2o`da7Y@f)*#vGH-f`IgJC4`Rgy_7+@`)4S>fCsv{wBe~g(EXh9G8W7KY02yN?
zg`Sy{yFaGMSjj-o%<EmX)`?Bb{u^s9Dnv(J0AG*O@h5?7wr?2t{Pt~FY-;>UgysGm
zk+J;}UI9+-`Y6o(WkzyySlcw2@!UsP+jN;Zx%_%7c7V*h+#k?9P-bE73?`l-vtRB?
z^i*u7%t5*Q${==-%#@SQuTJA`Y<B!lY}NNz@0=d=v)8fjPHb+1X1Hj*n|l{qd4%m4
z>`?AuOg>-sSs|y#D(n?k60%+1+sS_gO}ogA9UDIs9<RTT%cq~E^GX-1%JRA(lKUeT
zR+BiwV&l1NSZw)T?5uFnIW9Vt1@|}((R8XI8mWU(;O4DEVe#1NIDagjo5j2*^`@T{
z;S6+QYy65(5=UL$mB`T;`(d01x_4Ep6Z=uVGW4!$b7DXCM?&waHBM}+ta$D$mi?2&
zR1^UXtlSx>BX+yYp1rG<H#o7M_HMA6^Kv)vDBq#H{c=Y#?|s%wp`t;#@6!DF;G1wr
zLPe?EEiCF6gMV%2u-pUL*$?M_VCINieuoo#B+&<#g;3F$-c_rYJF&-9(FB;-fycE2
zr7*Dv+f?uLTu#cdU-hQ4N2q9K?x`&5$=;*QEbCph5=H%1MV06B%kJ1S$~!lg-)YC5
z?eQDi-+8%J?8_JO?VG`(MY&h9%{y{xu%Dr#rMdj+f9#c>JcC0;mATh3_EinGI;YU(
zv1Zmj_J^aTPYeGr9LI(8PcKIGEx?}<kyv#o&fZD#i^ACQkQ(JA=d)3eKDxkmA(9--
ziXeUD+41DBz4*O6J16-IwhPinXQP@>QC^Za(lJOMJ%B3_&e-J3jED4*7e67noi?P8
zp0oH#$v?4tNFRCerOBrm59y;fEPi_ObjCya$eT)LCO=^PC;92ilMk@RA${b<ADZMB
z$uUSD*%t*xbCbiFAJRu&`SX%|!8QizBX&-xXi;(z(?j~`YO8N)lIK<I+E4*crEt-M
zp=1>UAbrGhBwX}pD9KkqV~{?|>cN2LqDj6B5rgy*rG~;qFGiDn835^{d`t1CDEgnL
zf_IP}NA|!$GLwx%qEpePXyg_oD0Fuqgab5?ltKRSeAW^%ABSxw5%OaZ7;pCHD72Fq
z(+AJXX}*otozLBd^by|!=yw<j%ZU}a@vk98(&lbRAJM=$p5!YCF-RYIJs3%Tm09<7
zHA3R3kvkrZuy_h%I6Y%C+&I7BOQx{bv6*hZecOkkuA~j=BhSuCZlew9BfAC{<v2a)
z*@2vDcK>a$^`Y24I5f$zXk!f0N4%P`RW~s!q>sGg7)f@pm5@GSVv51=3)|S)p(HO8
zp`u~QS9wgn8tQen<v%n@@tWAzLSs%ddtQ=X;Kt4g4cLI%alR$FCQA&`N8Sn7nB2;E
zNFRB2YmzTO#~^*=*=v)HjED5m6x7cdJ=w?xT@cEvuz+*i<nwGXq>tEwaM4w6@+vk7
z(nl;JTy&kA{1H5{i~N8sZt@#U0qG+z#cgh~9(iMsKJo(YaFZPj*x(1;?<S9CyC8k!
z)q*wndaOpNY?bwCf6r#4%#L|BzYa7z>GXdyc6lgvIs%eUau==$4Wz+7ui`#J`siY_
z*E&5otJAQogPk5cI6RSL4|p?nS}6Pg0tRx{iCq@T=D{6!2Fro;5o`78|BauipObY3
z+UrIm3>xHe8nDrg0k#AFXoM&FAeSefe=hL5zi8wG#P;AA917DK0Ewb%Ry!`7<jm)~
zgFmDR>7xl|h9Z$(=q=ojtwlfY^*REh?npE#enu$k6qK@eKQwe*iVOERsqeB`DSO|;
z8GIxn;unO9jzB8cjSWE71cZ({k+9df)*SEeH_gxB{)LJE?w!rol9LZI^;^9QHz1hZ
z`Ve|C@wRV=l82*FiFbPEZ$@V79C1QOyxTkfYO~|XlNkROKYdQJ5ADD9F0^-}i}IXU
zIV*Utcl1AzVTk*CHhfwZ{(3*xAl<jo5Ysu@m%e=vl!7Z_)7%5{*)o1YUBEC_?;hBj
zwO;`HY=*Ik?u_1S;iIr0U>KX>&MaUnTvYZqhOw#8IbwMSA#6XmqMj^oR{qTh<9*!8
zaKqSu_tB8y?!3@y{GIPk8163Ud2z&Bara`ZzgRMiN0}YCkL&XFkB`u8tZTQ58ySg>
za98n-pyEa^Cp(*J1z80S)`q~nOiXDdc@R%}q7>OsE<iGTmu4CVFqx}|>mF9X@a!SZ
zVFlySupEh4D1B})eJPsSlNDlw?1S{UO)7B1Jx%mN>3bu692yE%KGWx0il`UFnhN^Z
z3*Lo&+<kMry8A?}tiI`#($h$)Zrc-<)h}I}Qv9D(+&K3P7ss2T7sJmx1HU`#aq%qd
z+diMJDKQEI4C@Hz0o^t{w8N*}dBh0wE+Uwo%XZJ>x!Y|U3L6Wg5yRm^SfGpav&`R3
z7R(lwX#v5iLQZR(Q~~i|0Sk6h00t-OTu6AWT<o_p%2x8Vxm`D==K8OsS82PE7wM4G
zek$p8%*F8Sx+#AokUzq5l;5cQpHzQ5kl%J%`S~54UqAcBwn6yI`Ig=9Z>%G@1?}%6
zaoCxTzn^=VsxP*j6MjuMwz;Lber$cs@}|nB=Gv93>*_04)zmgNHP?T^rJ{CU_W#`_
zsJx%!ALjLu)BT5tP0dXmRVPj?9%su^Rn^ru)Zq8yRUId{*0+yq<Y@4Ii{1ePbN<Sf
z+7moqItfDYYjtEqIED>=hu*Bjt7<wL5g7F<m4%DP^yRCYR(6bSYUYy~UiY1-jk@r?
z4%RU##5y5)SU+lbw0Ag>!b(hSsd4c3^t@PHsy8CTC)yeveWH73VKu2}UU-eSW(OCI
z!rC2uqGPfUkV;{l5jU$Kn%g_-4hdn|Ww)xXy``$Lrnzn<el*|SbPE2q!J1U+e9mPH
z0v%UXzpB1%MSXMa$xc;WO-Icxzpr0Y+uqjEf;BhLmo**rPTBsIi`(nl+AC{U)~u>&
zn^0WY(9(9o#LBY67aq2-YO=@5@`dv%=e4yQUtinNUU^7aS>X5otDD=KRy5bwrMM8l
zAxA7ul@(7-*=lB~k_pA7#U;fPQzP2ySJq=~fRU+XSov&h>DcAi(b~pTTm4B*!5<T+
z#;&SuU41}pOIt_%+Oex9!0u>Vy=pm#MGa~?#^Mw^puMG`0|7N{wT%bh1UYF+``A^f
zu`BA<)U-8>ElGW`B{WtpZ}5&p6^2*M%6eNZL+ci-ZE3B?LI|stqXXB}s{hifMc85p
z=@k*wC-&R+ZojwnkCuZ6467TQDsRz*Dy;orOLBM%0(4!6rM9KzgeDA+s`eEtSJ!);
z&+f)j4>c>=ovNnxs@k<U)>^8e%R&oP%U7OYyTl*Z7f-<s)wQf%&LLNOQinC5MJq92
zP}rXNLxX#|vcB2h(T3)lHdfZqj6YSGpX+m1GmB2J4fSnpPSvcY71qSA>qb<y*&;7(
z_3b>hPe4H(tDG)Fs0u4WG%mM&X<3b3L@Ut<Z=bs+Y-r+MG&i*@Z+F@oF=kR-<1xI~
zHg!zkxwWFXW@VM_Y)yM@N7Jf$&+wXoMxaWkYVMI`bE+0OYtU>ScFr&AVXPTpi`H0k
zt4^-3Y4h5np0qRRu;#k@wP;TL+72949!{<-QROuP0qu27SVyA?1*5-hSlQIm)Leyy
z1-KH1jc})RQB7-k{mL4gznOJ3*3|Np)qz0sY@LMk&e|aJm*8lwU*l9YR^bpdx2RX_
zFt9-<b8Qhw*s1)gcIy%AzpAQ=!{#2$!EHNZ?Q8E6<V{Yte@qq_7`WzP2sYPQm*Jej
z&Zd{|KqFi0YnvLH>g)V7s;Rl51xa*LwYIc3q1(`^HFX$QHf1}w2(Sh1_4O!J3({11
z2P81=>g!L~^%8>SH`mtlGJ-a(YF*t{U)9=y;n;wRSf<x8f%R6nwuy~qJ2z}?5N{a@
zZ}AcyPYy<$87EY&tl_FARS*coS%?$CE=^8)Nu`=PHdm{itf=q61YFMw5vaXA2{UaI
zhsBDOEz2<^11((6@wU*e0)FbI`uckQHs97sS>3$49i7N41V$tKiidQKEf-_6f-0#>
z*U`MHW+e*6VVN?i#vAZB6RH|k^LRDevG)q~ifU@7Y@~OTGN(xG%9eKQYa6agtz|9s
zm@0VmgA-uuWVOYXu5oa6*grLb7lK7CEi2noxSXU8YFm{$c-8WHT$<}rxQ^7;x3{;n
zwWmtQ@)9xj#7UUWk8f!k`OjWA@R17_@8B8~fv-mG*7Bg9d1pn=4u3Utq3awp8i{NE
zANIZjKC9|}|K4|Jydje}OkYSq5CVjaf~@$83}q?^nuHJtWdswp101*qs|o}Sb=6g?
z)?Kx3tsREes#R-oYn|1$T5aq9dCq<A``!dlwA$L=pZm$pbH3km&i9Oa&Ry?wzlXPL
zmfeXL{ee?TCRm}&@PsrwH;``^*fD>h-NtTfcQp3`NRr&}keb{A)}KF53J73rDX$2*
zd3HbVT0EN{_bB{bJhi26b*cL<`kd&9da;$f^`_5>fk1aN4^?})*x{aTch3{aE1||X
z40Xo-b^K5CL_U7U*iU${aJX=SaI&yMSS_p<t`?puyhylNxI=h@@NVJHggb@L2wxGt
zFT@R|sb`LGkT4-US~y#{Qiz9KlMln!V1v;0JMoz0r-kM_KJ<tAeh=6cLy`SszS9Gi
zNuDA!-{C=jg5<SAzIkLm^IaYAN0RRm{!;jY@SnmA40Yyn{ZDk4Y`$xQex78$u4TH@
zg<FM9!aoZCDa^zaVfuDL^L-fPA(G8^V35y{%wI8?{$}C*!Y73<3f~o)_j*V_5Kjus
zcbIURuv)lGxK8+e;Z?%hgpUY+Cwxu#S78v(AS|aq*hM%%c$jdS(0r$a^eZHvEi~UF
zK|hqQt${}fj}e;heV9+O>v!UE$+rj}6uv9`r!a~KbK317ED@UTYM`GW`8eSs;mN`a
zgy#Dgr2nzx`-MA&FAF~s2Jkl5^pCJoc!KZ-;a$RKghlC2zP`fI!m&cv55;WBHNwTh
zrNR@1=L+u>J}!J#_@?j^q3eIbe4l~#9*FmSYzJQtk~h~+IEaWkj};y%oI*tU<0a1)
z&Xc}Q@^Yd19s}vmlzgu6A|mwLBwr@HLVEK(2Ff?zV*u}v{z0XCROo(}VZN_`z0Z{n
zr!~_aOdo^14zqo{77)7%4-%FN2MEcTVY(4QzHO#FOIRhGC#)5k^EJ|4Aek?&m~V@4
zyYNckHNu;Ow+eqLY!aIDHtakv`DNkjLcY;vIp#bLj7m1=bI5HZlY7B*U4-3*eEUuP
zVZsT*Nx~Vz<Al}1`9i)aXa04<3xpelTZNYjuM)c7mE&~rg*?o0Jb%M}KGWeHAMc|m
ze<M7`<n_K6-UsxWQ$2gxJUlnxX+Yu1*|YIRz{_>y?W-qoCGLLbRo8n}yK5Hmy_+oJ
zzTN6oRl8^rUIck_&8@3kghV4JPv}*-bZOoE*~^x~>{r;nOMFJ&`?wqDAvfwUoz1*5
zGTx`+lxlc(Ov9Zr?}so%l3N8rAx>g#ZrqWOz4rRU9={1DZ;xZjwRb$iZXN_J`j6qy
z;O^$eErG%fGwvjewYxkDH@FaS-f~~)<gD$>a;bOAU4yWj2SIB9PC#)6w7GF7LiXA_
zzsNaP(H>4|NqZX+cJm-;O@lrBB{w(jLTJ49wtMX1G?}z_CBkkV8mWe{pX{Mub|B7c
z?*`a&k6SCmx$V6PVcP41om*iZe4_9`Xk#4rp9<Y{?}9hFTxkeyy2llEqvn7^$1&t?
zESKBE*uC|;)ze;7Az8oQA?)|?8P~V4$8xz5J>6j4gLM1CXM6_}5ERbj=Gx1F2IVHV
zhf%-Rl9E#%MerF1_l>8vFXuD%??2ciuSj2W*!YB5QBrno{1oGsPt}{nCgLmb88Hhz
ze8#qzGftlb?5!}B`6IMwoUz&bANY*dp<qz)Cgb?{x!R0xP~m7K0=Mx3s*GE-A#IK}
zDu<bPDP}FWjq|Ar1m8z~{|aV2s?AA86*ev|B0>KA4sPRVP^P$zk0K=&y~DqF9{E}R
z9#j<Pk7al)OYE6v2#fSf0G{I#nv4W4Mg#og@ee%5m!S#<-o*b9ox0inbYuh1krnbU
zg9bcDhQm{lo;*ih(hbjX0Lo3H<2vvh`7?IfZ&5gSj?_EM7G6~|m|i?b(x0N^X!EMD
zxkCU|?S6{a1@jPvAJr}YeJuWZKePJRVFrQc_%tk#=V&gjcH|7?XvMJqMTEd}WJhIh
zL*e8(W&oo<Vnk^k!}uj%JV&R*K$OoC;5j;CBzhVWf#>LmnbFZG6Ff&pba{?B#t?aq
zynv_ks@@4I(>9d-0K()slF%1D50T(GItHvL>8#*6I$|LDAY%`a7>UyF0C<jW;qRe0
z!E;pM(IpfQm6#u;^91l5o!G+YCFm*e938QJbUR~5N(9ewCrUCr#{jHE`9TDDjtrwm
zcq$~%ks?_!Q4$Qmb7aFH`=azi1D>NJljpb&ihQItO$N`AY*@o{tU$o&@8feBruC0m
zv+|Hrvp}?tWml#-6v0T86$8(aoh6<l4W}>1Kkh04v?~bUIbH{2<T+jkF?tX4F3(|@
z1z~2A=cs~kcz9mT{yB1x=U9YBiRY*c;yEh4c#e(~iP8rTc#flCf;>kO%fNGV#3ax0
z6jO3`bOsaOqfuNK{UgPPOfQk=cr)`p(&0fI67n49BNKRz?;5c<TE)(OBAUx*xuR}S
z`X&U=vBZc;o}*JxlIQ3&Ajxxd>O3@Rs7b%g>1Xneh|(<vc#flunB+M+rplu2S*zz%
z=kd|e6rWFj&$M@9v<v(4#oSS-90+*PnXL26nXAw+@*E96@YO8NVDcO*8T*<B8+neb
z5VIDTe;h3ZXYn8PI4%<q)rwKAN%C}fj_jS-$q>nNbQ)yE!mJc{j#rr`1Y*xQa=s%+
zVstQs_>PX88T*h!4LnCDe|8MlE5mbq5m!a>9J6R2JVz(KPmC`V$a8dfi2Y-qvmxL)
zI`M;J0j3Afkwhk6(a_kTj0exrIhBlv-NEv~b9B;|#hzu4gXiePkBRlAeefKO;{)&<
zUuJsn9G&zNV~0=%&yk%&o+DYj<T;uLX7JlMugG)cR5Cor_Edo9$T?zojwiB2@Ekj$
zhKA?(227FXSb;7xJV&nZN}l6ECWYZSaw<3ni5^Zo2g!)691apMB*DPrNRV%T3JnLS
zCn;6#@%+dnVm=PrR3hXrgu?I|ISS2W7SC~tE2DOIu-V`_-h@^a(wV2>IW{6i%$&Qy
zbEJSd9^-nf<T*M$7>M!J5qXXp5h#%j4+dyH#dG`<O&!LA37#Vbn))GS@EjdE6#G48
z@Epzcm^?=YK1E_x+u=DLilG!6h&qzzXdY-`>L<(!o}+Ud1F=%p5<EvHCeQJQOb?zT
zFB9ZBUe4nVo}<%>F|p^^3h*4yMTx$miLrZ`9y~|mum$7bHO7PI=uEhp*b|Hg&(V>W
z#D+2+JV!@f8KZ+7@*Iyu`8=aL1Y7VNk2ebN9A9UR!E<B{49{^Es|21SO&Fddd9LI+
zItuU{$1w$Xj*bF6#~#Q_o};4x&+%X?z;kpI;5qU|A9;>WDdag`0IRH(=~M6=DYH^W
z2G5c5Vpn!~j$5IKy}>>O&yfNTpW$+X=XkA=!E@wEk%BP=o+A$qCz51`=lCKN?F_XX
zJVzefc61I)o+C?j%74$z1fC;b^@8U}mH3Q2Z()Fu$q2?U`lP+h$>+`m`Y;IwNGeX}
z7(5sOQvvWC=d;hjbEF0E90M#EJjXFc1kbTEdJFes^g`V6BPdfm$BnRZKqsVM6Q}Pt
zE6yIa;|C%U>`q4nd5&|D3OvUyNRf7~c#c1SE*NnB-)O>jAU}AH|H#ScgJ-JPPS{BM
zS5E%*P_tVvM=z#*?#jN{N>nP%%FX==GLz@X^E7^m$u+)RF|_GBI1MKxCx2$F8)biP
z{?AN$@EljuU?4a62o#;{3PjsOTkssyapfk@aoB+jb!7vw7qM#gp@xGv9WtMWi&#83
zjVzsSm)23oD%vA*Si@gJev~>^!ycK(TG;3-!*gU+#c3P~-4N_WG1?oQ`w;S+3YizU
zVpf1INxp#RSX#_(We0-i*c&!-V4G#_=Q-l4zMtnfH1n(xSq={sgNYlbEx3&a4|2lU
z)HmPoq6JT@`+1Jdd&NkYkm$S(`+1J|nSRz_L*GjNHs4~o%Kbb?!&umJuZX|*#XQH-
z0r*WE*Mk2t&+#GLd;HgUj{Dh)|1Gv6IAMnGw0G9xf0&(kLg@g|v%X!9BG-L#SYH31
zkQ8?#<GAd&(gAxTFn%rSu{oFh*Qk%XwURV)wDA8FC30WLkX}0Be!`<6IHm}X?y7kI
z*O-s{xsSYe_nTjD&0W0t=XZW`NGkjme?3iYe&a30EA!XO)aExIHF@O%>+5kJ&AD-J
z+((?HzIpEBU{sr&pM-FnaE6e-(KCLb@B|@$L#O^sA>V#bZV>Je-XOeF_^|LdLYMpa
zmSmUv_?hG|?s{q0aAbgn8v{H_`s0O*g{y_@h1-Nz3x6VP67shZ+J8^j84t#kdkYU0
zP7w0FB;ywdR}0S(ZV~=a$XD`A|A^466#)5F$#gow_yW9^A{Ghz3XM;H=qE~EBRpT&
zAiP=lrjW1dja|G5A{Gn#2}cPh3Hc(7>9z~67xL#S>Yo+9A^e*#$aj8-&leskJWjYs
z$e&V}?gF9tWf?MGs8fHh@K?e=2;UX{Qy9g|EvD}v<R|`=hY2SLj}tBuo+7+RxI=ie
za4O%z!%n5JR=7rZk?;oL-NGk?&k2JdV9-v1(D)jMJV5ecLgPam`fAC`gzJRg7hWa2
zUHF*rS>ap4PlXwH56tr03rmEngvJLq;vbg0Q~18{5WF>HewX_=Q?ko_oF|!|x-*^e
zg$+DY^7+C|!pntC!d*h+yBhg;DyE%mVO(f@QA0mm^5H~`fpNm4h^Vv6bu_-GAumvR
zm+R=R$+bp$m+N?;@^6yf<vLz2{ST#gxsJC>|5NE*uHzHZKPmlll3x_MKB)8XzKHFN
z3DI)X9!w*HP#fe+IJUE^@E~ESa6cE)>7NNaU!$M?KjK2-`tPAP?&m^cMu01g9j89r
z(>Yszp$ix$W+V54VVv&G#&kUuCU72dqYkGLYXo*~)4u{2vLh$4Hn-d(A$#prz}}r0
zx2>UPU05#b-;xV?3T*8Q7jiRR(ck4320LzWA;R8r3p?){7jgnlKyl=CH`m^YP<ZV<
zUW9WtbZiGsb;)+L<U%e&BBpaU*WQItc<nvwvB%4T+b>rl?B<~jdSloZF65iA$9`q~
zzK9Fi2e<O18MqtE;{H=%A4QP6v0Pz-o9=Oi-Kdt_MR#01j0E2He&A{E7jYrUapahE
zH@7c{xOGf!ZzA2ka3KpZ{`Q3n$;H@SOIlAIgWi4n^?@75<hBo7$i96{>M!R){t{(k
z+XpVB<JoarVTuW9*0MC&12*~knUnk=6dOhJe?B;`vwYoSypa0s&>tZA?MNk#liwFK
zUjoU;<Izmu3lD%DpL{&drz#LM&j?rY#@*pT`U7ElQS?WGPtsZ>d@0h22Z^{3net`K
zd4GOxcf|PU8%R7zA6+kr2kD!{G!75a9|@SRnRr{@oCi4;iELjRWD^h4w-6ea2YDCL
z@6Lm~9$J?N`8f(t@*szzIwUh1N`RLKIf^z@JV^O_ba{|IINY?vgY?}-gUxx6=uqSD
zk?aW{S95ZCkfekrd5~8!VsAXi5=N$Yko4H$;Xx)aW4|g7@?Drn@*sbVnt6DTYgt-~
z2l-dVrg)Igu(T8plAo7(c#yxNnBqZ>W8xGK@<Q~KhX;8vV?8{`04kN@L0-aE?wtqu
zFl*`ILH1?xFXBOlP<V<5Y5F_GgM5!QOYtE2(Vm9~$%=gi9wfO8NggD5!e7LL<fzNO
zA344T53&dAmEu8mW9RRc2f36LN%0_anK#9Qr1Mb^5AxSEmEu8?l<eU_(xKJY<w3s1
zYNU9O{0wjJJjkP1s}v8CYkYfnkR#A_9v<ZVtaFM7`8W@0iU;{9W4{&;asV3d;X%6o
z9?6>`Dd%8T%EN;Uu^{++ba{~XIq^vz<XfzlhX=`XFa14|{X`xlUm|#UkRLI<hX<KO
z*~5e6!rxvV<P|L6!-IT<<$HLLzhRGic#tER-@}8<Vtx+~vWEFRJV<&Z^YS1$ubS~7
z>G-i350bANn(-jp(xjIMX-LffT^=Oop_d0q*~^2xk<D~@ko>4L#e+2G5)Tiu7dybi
zgS>`W_r`-PK{>|Xqv1gg<-zyxAYFftE)SAl!|o#watM3f!-KqzSv@>Rep=w=LH>a0
zJv_)?^B{S6kcL<6;X&TP^d27M3v8u_2l+7LJv_*9jQ8*$monbVgFKfN^70_xVvW5#
zNWNEW#)I6!lZlrHNk4?mc#sLsE-w#q8Wmn1<cX};H^hVd8=K(aK`vk$za9^gXC3-`
zG(1Sd7T+rm@?`YFH^qajV6iD4WS9*|@*w?zKq-0)_hXgl=Z=3v+Mvzz7yUgN9%M1n
zuZfRDtQFtDYQ;Mu5qOX@5#ixM(pz)dIy<)!30v)z2bq@Z@F4jfG%dsBF<P;=(amX@
zuI!7|qEczmT*ERX5Aq%qmX?)kn24nKZee^YH+^Po5anzS4>A|kNXv0~kaP{;@*uk*
zhMP?vY=#Hfm7%Us#jzK$YAtz?EZ!cT-HZpxD%vBmoADr7jg~w}R<$J$vMuek;6WCn
z@GMlMIS(?^>+cZ<$7MnGg@rgQ<9*|vS&+?LJo;14ANPBE{QuJ1BZvK$dVAy~u&t>C
zrr(>l$GAy0iBN={-X4i=mapXPQ3fJj17G6p(W&J$x0e5=w@0UAc<;CShUtjbeK8AC
z`7sxF-<1Cgy*(;_#Le9v0iJEy{qDvz-pwoXr#QdGZ(H_zd!&;kP+;QKa<H@;b93SR
z*|XqwuLW1pxaf2JRel?OD))&6Ip}|e1lhB>v&U@5yJPTcczN87ujI0_1|=Op?k7fm
z3&cpU{{|b!cKhVdakryHR@oqjHn&GNkN;u9<hM(eOtPiEdrZl%#ZcsVX1^auIxqZR
z@&oxDAU&Qih^LG%boJ<-SN3~+{7-s({9@iCZx+9+J|FS3o@Yzl@KX6*^!eBU^}@RZ
z^Qc3gkKW(o&F{c_zEt9jyEoe7pd{-t4!d8+-=pEs;74Vb>o^>C$i+zr#|igy9-V&K
z&v|tEVL#{5>4*KCN2ee5a~{zT_{nZxIgdGbyTkKrfe@!z!`b6ijNCo*@(0N40%g9h
zBJSrrI{h#b7gF{I85+dz8s~8=U#X#9`8;mmp%v=*eS`iV|K}I8ZihbM{ZI%yH}Cxr
zW#>gETu~s*bbczawM@r2ZvPJ7(fd-=y_4(-o0!tp2<+TO;O%MzNZuUNaHl*8yIThY
zjnCEgoWR=LxCxNG_Qt^8p7@S*{O0DNiIuRmC%$8Ci*y(6h3~ik>AdAyo%hUlJf(%b
z!*TM7L+5U8omNBPwRaO<zw<oBe(~}h`C8n~gP=7JiI~pa+_(#%@Y=iIV-KguWItbl
zu$zZAR>0Wx?jZ5R@mEBzy(ZXmkDHh8_+#bi1LW2jWW$%-!3ddUalc#Wrt{;$V^4g?
z$CM6Wwv&*KW60gyarF=s-uij@onF4<Q%L9c_<p>mg*~?~h@Nh+o<h2P;X4K}{tj^~
z2XyV_IOQf|$QOMzDW%eZ@7V7vu4O&M@fG>ye8-!LO@aHscl`3Ttc~wSuC>UAnU))T
zKVFW8!}sGS=xg|Uq(^jr9H;KoTGpSUcl|x6O0H#1-(CLs(5Ke2ex6b!NM~HT`FrH2
zPW}%3r?sp<Kw<7$)^D=JKKXM{HTV>wD?R@({A<3J^-D-(`{{PeUCY{!3b|`pb4}6R
z*RmeO)LP5>VHE!5YgzvurFhn|<`+xewXDZ8T5DPJ>#p6`vd%>gXDw?|FWt4Q&qLbe
zTGod!VsC3%Ka3JQYgsQvM$cN-bTjl-*Rs9^CX#De%g5t7b~W4(#%M3Kmi65@be^@W
zxs<GDE$hwbP0w1^l@wEJSwBrvskN-TupOzjtQRn`XD#cWqomYY*2baN-q*4|nx;K#
zS%1uGe$iUim!h=PTGpn&Q)^kTW6e@)S<hh)r`ED&#lFH?)`MXzxt8^<%==|)Ss#NO
zUt=xn4`@5JmNf~hdtb|X1{0^&vVMkQYAtKy(Ji%>^|3rOskN;C%<f68Wql3Dz}H;M
z`bL(UTFd%yn%e7H*7<BvYAtK7FX36sx(f!ZXDw^GfCaa)5(Uu5V>#=bTFZJeW53o~
z)?DY@vzB!R2cBmwYs1U)tY!TRR?@SU_34hBT+4bb>*ZO?8rP*}YgzMyO7B|M=Ti2p
zWqlPJ;#tdjBjY`5S@&kVXD#b%SiWa1YvX&*vzGO<Oz&CCntpG+Ygw02_N-+cWqF>p
ztU0fmtz{jh!n>ArCmv((TGqzDD7cNuwX7fJp!jaDWqlZ%?XG3L3u7R)mbE#Tc-FH1
zh&|?6%X&Do?%P_{zhzR-TGoc)=2^>n9tYpPtz~V<-=4LsM=~q8jkRWe1Y(_em^^D)
zbCD14TGpG`3eQ^BHLRLvE$bgMy=N`!dd7R!vL?gJyO#CKEYGu+H9glgTg#fCL^NB=
z+OUYdYgr%3DtXtkc6~ffL!10X@bNf|DZFc0_u%aEu4R2N72dV1b6M|iXf5jt*aXj7
z)?9`7Yp!L@vrcj?Yks7>_qD9$<MA6=%lcy$n_A17F20+sW&Jo>i2E_F_|x%JM5cT^
znzgKd4Aq)=2(hk@M}GMMZsWfY;aSU?<lwZecFqW}?RHzs8r~gW&dJEdQ&X%Q+0tHh
zSE06Ir=j??*Id~bBe6Q|^_<pRBbuznTWR-=oYtgElGWIo@o&26Gh^iJr@fVvPvbtU
zVjT?dxhUL&+5VIh<g(J8Z2A^;xs3-Qnp<)$>tW5;vStOrZQO(;)3F;LkF10}ynuD!
zQ`|c2MXabjqJZ`MCFDn`V`ac?WL<0wVB_PF6$ZDF_V_l(_;|dEWsLs!*0Sd3@^_#-
zl)q<oV~WnWe=Y00{cBk}?^O4%Wxanb>v;(*>9`c@O4ffHJih&FS?_6u?|or6&h6J1
zKZ4^LvERqz{uQYg*Op*4s`*t|#CqZU%KG_>=fz9raxGR)+>&~%tj!4w9hdD+%2<!}
zTUe2LKUML6c;#tB;d2)2H9XY)i%?@3d${)erWc|94v-JOn0HwIA155{iRgukoV&jD
zzAZhyn-S69jiF}CQkxag&0^eNhx6-PefO_ty?;GxJgIa0#(X+DBWo|@Mh@d|-lrqq
ziII2X@*F2f=GzSFD}>d;df{r}sltndn}s`sHwf<*{!F-2==yYgMe_T?AntBievWYe
zde%;VoQ@Yc?3exPSv&nO059CwAN$v{cKV?JL<;uDe|tUaTky7#^>|SD8{x~s4~0Iy
zjYYcs>sg~8@S^r0p8tTQLb?y2JXAPB$T!Z^&k|M%=Lu_t=6sEG7f2=tiTSn&w+pWn
zUL(9oc&m_au9>e%XwKV^pO^fy@O2^IYBRk#j{~EU&G{U18_C93FXS$gjn7`ld;`w>
z-&H>2IQ-7R`sK5|-wL0R*ZciG9MQdI!*DR$zr$(V6ZecdFZZkuIAAU}4!_4FxpurC
za_hi~RAAqi^{fZO-hX2~>s_7p%xPSMdVAZkuj^T_FWNJwabpX6`?{X>4v#&Y{*(R8
z^N_cG`?{VrIhXEnYvr-W^BC>9Tt%*D{d?RqxEtfRxAfuo=QexhG(N8MZvL9Kd*(Dg
zj0E0sb*HDjs6w*6zeCvX;WTb;VbARgB7a(SxBHQ9UpS2)fK<FMJ{;+z^EKBv&@C67
z#(@q;F>bam^WoUHf1iEkH1<E%6xfW@_`z*QCSFV&mN+J{>$dZ5vNrj#*7T^F@cIpj
z(`u~w_Qul_g=e>}@vYC_($-p=XgFs}*_5+=9j%?Wy>wXOs6_V9w^(++hbLV+%6egD
zJNsbkpug@6Z@VTjWo`bpc7b-84Q-E2<ksAkXlQHw?wpsbt@+!|O>DF_mgR5T7zu35
z-)e0uOH4r7p<Q;r?Xc0Vojt_r9%|ZRjhJCSc*&@bc3Rv1{KnmhK;w?YwF#@Ywezf(
z{FhqW<29x2KmYh&pLeUMP^hM2heFp>>{7@c{$@pX|Lg%)@7H$*8V<0nh8NoS8@4Cr
zmHCVEx3wJ++E~!!S_(A`t~jovRbuTt>?POc$_l$A(B#^^vtmZVZaAXm_?mFTv1jKu
z{I=~(v}$yjZ>w*JZ-dp{+PP&HmigWiDYZ95I-Q?*rR<DEU~8Ivepy8#ZM}cX8HviW
z$cE5Xdq{9Y{uXPi)onr3Zml0|bqh6ZvnJ07Ja7?PzqNVmgD+W^`nPwl>0?@Nw~yDb
z7vdH3lbQ;nsi?R%so7yPJ1X8vYIYfoJ$zS1_JHjER_~{GMz*J28fvh59NE;;cCaB{
zVf7f*)Ut$NLq&z%V_;Lua>5NeDvmvyJ(X6|u_o0^_7>mPKp%U3Abv)|Mt{9hh8}BL
z{YL&a>!4*#IaXQ1+P3>hNNX_?*z-+qfJo4LVAHqL6V|ps!{$UgdwbdJgtgJXZF6FK
zSyjTnDYV_{*{R8D?9+aT={^6YcKdElKMw6yVfD;wT9xeI8l$hNuzN<D?n-K}G1_Y?
zGHx1r&-%pH#N~<W6Cd2`ofD(W%&b6<SWQb_2a#dZBd^=||KRK4ZBy2ACN;Eu{VA(q
zTf!;|Y<lkv|90!rqBs1F*7l2E_hq~1tAPDiO!G`S;wABzH?H0dd}Gqmz&Gwj@CE;Z
z%dWo)sr^IRj73VHFZ>6@_!l7TPx6i1;NHv6wQT)IwOPVcfiM@r1>g8ZoKC?vJ`fgC
z>&urh^Ubgv5Z{;|Sp<6KO@cm19*F<fIO7G9q~l9jiEHsM*tyM<hz<pKq7Jt~F54dp
zL(wyfpC$O8Wn`TRNB)iqgt4&v`Ou{WLRb4c!)E#p)F*UJ=0{MbABPm7YxAhLGI&Yq
zi%=%hV_lI*=!&#sA!ogWf1#_w>!1cHH>;Ee;GPazv#|UER4a77pIQB69ff|}?ja;?
z6$k~)iWYWc7PLWz{b@)WX>EEa`&}d|jP#ChdGM?}B#D&fF^n>}uzaMiN(^LiP2fo1
z45tE-tb`Hs9WgU&3VJrux1A%Jh2<mtGX7-@<)foEB9w6^%RoBQHrzS<8YYS(gCbWz
zm-QwM3`uhgSXqBZ+DMXgoJDqO<PgP1vPdhA43(IfwV4eXCNVo}1?)zWq~omHm^Vo}
z&iXqGN|KJV=$bL&AsxriArU(=Hu7iIip#S`#-%gNUXM^5pGJ|(5NCZr`N(uOj0?+W
zjl>{`Op<(t&&sGnjE%~gCSzgwS5Vq|J91oP0+ddFAD_#xvCdW{Nyk~cSd+@MDJC|O
zWhyqiBRk71EFTKca7GpWaaReUz<dZ;Sbhqt7Fia#1Y*`l_!n88!!Qf_JL6V_oW2g=
z@Nm>+^Xa7~a$6)D-N%LHBe&-&0~eN$+~JM{E-W9pQ&J>r4y&0Y9cR&HVdU<#LD2e&
zoQ35hKg}Vv8~m!QnM|A{9cR5p@u76~5*C)vVud1)bRd(^R}|0s6-_<X;W;A~XDwpq
zJ`w%gh~2VoV4HrC))rb{k+ZOT<ku?5Sy(>uq#EEXEFWo7orh+fK~ulYiJQD5vZ559
z%IRZ7XJPrsGcr|{^$7YSk|Z5x;jmhf=hMwIZqdZ7V;K8lZf^iqJkR<q#g{YZnifsZ
zI*BcMHH$MC3(IE>VL>fP$IMz_{;?kl=ySGU9rEG09E_+Sqgp?WR(A_TDtr<4PHY+N
zdPv8l;YC0?-e{T-h&3@Dq+>^p#Ohfv7M6G9%$T3)J)~ofst6pa{(^6c;82x46T!mr
ztcS0tPwZ|K8Ug9}B@^F2_7mp!kd7zuP=R#(k%=D~dlZd`fOPDfN=C%^RY$}_Iv&FO
zARRmLV`6`&4ASx6P5$w*>(S;29I86yPmIM`K1j#x94;(>HRC}#zS^Xp9^<^ic_fch
z$t)~?1`UFA%sFBfmgfkJfOMRJcT8qs`AcXLq~i%_s##c`gxCm3$1#%v3(JQBoC^6i
zEAbRkdk&HjsYjwyQKwMgHYCWm-++b#)RUAd_jv9yiI|VWHkAnZgHV{WKS!aN%s72;
zUXE~O)NV1m5u{^stP7XJSZ1Wij+~DaF>~$)>6ilMc<e(|J>nr9U(NP|bgU7964~%j
zfaVJeU^go=+>Sg$Q<Ly70@5)Bn)0)AK{|HiQ0zz)9PyBjGk8UQ1Bq4bHcgSWzHkp5
znphr9c}T~N%nH)6a~uOPdJ2eubj-x$XI{iw!=WlK6I@vSN!Hp!IzEQ>Jf!1(C^-Vs
z@fK6n>9M1j9;9Pu!qvoXV0mz;>c~rCU6>xEV@F;Y`zgzVL)Al2zFAm)FcZL`>Numo
z!tx_&!Am+mk10SprU|pK{4$mahpLVOq~kVJfOPCAu&_LrvyXsu>?p9X{Gm(%(y^n!
z!t&=ag_m@ku^Q%CE7PZKEF-g0Mh-jjOjqW@@{z5+@R?AUzKei#Oo4~*MD`gRs$Oj5
zl~xAN>J*Hr4ps(lH8_zZxBVb;iqHQGDBAI?6M;ij9^7{Hs~dqsRhH_M|Gb;25MMwb
zi5&`1)!yc5z>IDTus0A61vt^$+njvvT*yH<6!;vm861NLLNpZsIoQWh0n#zgd{|h1
z4hx1uRg&Lr8w<<RA2vwGoM;_S!as*}oCb%gYhdL7@{rfWbI_$$oR9x@d>Mxm9I8T<
zhK1#)AeC)L=w{pp((z#sgBRjoDB%1jE4NL)52WK5-bC}lYxz8+W4hn>c}U0apg(;e
z9q&Lkl8%o+b9^8jUv1<_tTXE4^N@}&K$U$U9n&~T$00*HjvPxhNXIuITPOQ&)YV=b
zLKQ8GXLoM)6L_gehpM#)GBgsZA=r!3*fC2ASROx5<!6^g`LJf6P{2Cf5BW~&{zaR0
zM(2m&&!8(lmAd-en-InWVi&f>UY5^nvyfyc_AYFXy*!`h$@At%I9->lwCoio*(VV1
zG^$mWz0#=eg3Si(U6;(Z>{Uj^58dWs?{XuO+N+K3WyssGAIJ`|Pt0Y1bm7gneUhoq
zl{k27v3G&WvQIW7==B&c=VI@2A1iuF4sX+c2l;2z9Yoz4lXoF1%O$6}yp00vHEr3x
z_aWa*U6kq8=J8<jv*D%KyRF0vqP{H1Z1y^T3En_;|1GrJ5PdQB?vFya7lFGd+y&t^
z1pYwb25(FwgigrZjs`YEn1#U66wZQh9s=vIAH;Hc?1JVVNVj6|@iv4{5%>^0YSe^7
zybuAO@r7e=_P-8&_rs8AFk<>(?>-p9G6ZTV^zg=XgzzJ1f54a=2(7SxMj?PeGSA1*
zY=GiC?A_mizy|-E!XF{D&$g^w><4vYT_;1m0MbnCJ&uF$M+A0K_#TAOIXGWo$D1!!
zd^rZrmDug)gEJtOu-YZ8ZV9Vd!s?l7oq;SXv6rw~C9F;ft5L$@d$~qT(a#{&PVA=W
zU@lB!@6Dpo87y)wM%JwyT}8HkujQ2>QxWz(mgib9<t;<1TI{C0D-dYJuJSNtJ7BPu
z9*9BitB7^5{bu-NVXXNoV^I#|e&a3Q>{tfJXW#MES2_B=^dat><HYovQ@_;mRV(Ig
zTAM53e6++jPX>O5p7hm7;EeUnk7eEj)BWdLz6G%?1_vBK{lZw3MGknL!lGCft74V*
zU<LZIo_|Mw^)>bEpQ`5oS?2N)zJakUlgQL_km^}qS7rGI$MQaB_NQojh_^Ner)o1)
zwK0!O!<^cnyEdU3p}_U{|L=Tn(A7Eu?@2?gtc(l>!g-cIYbYjQM825ecbNLLn4OVv
zaK<4SLo#fL=}{zeM8;;=_7Qp1XLf?Q-sqrcUbFOB-t?sYWA0=iS$3Z7&+;11LBfb@
zm<e-DieRefyaMY$)GxolJ}}cMv><5O&^nn?zLH}q)HLC{`@O-%qcYibxTK|8?hD;9
z3TN;l=#t$mU2!uVdZ<hP-4k_%F4>LBc%U~OPKF)q(!9y`ouh)&Len#5WE^7-Z1<p5
znx_m0W!U_Ps7L>lswXq$*tvEpM+tM_%#wkRUUD(1dNVoBAD)!KV{oWTd*M*yFyd$&
zm>D;P^;J_e#`>uTB=%PuBo0vZC34u~JkI@OgBTMG=M!=2Vz`*dE4|-3xe3ADw~kQR
z)<i-d6P!XAXo8ao=3^{t!*~RD+YW`swk8qyC_u;4lNuSi2RkAN%<n|(mK}=L#=>Mm
zHzf318}3=dz*^;++{h4Zn5aFOz!?-}O(AqdI`#(9wJ;@Vfie5K;YSY(Kd8a*WP;Ps
z83aCk+tx9JvrTXYfxlkc)-(cN+}PF(!Yw8^jj)jy5o-p)+^tyC2<Fma%^=)k5=<j3
zMfH)EEpR$=2H}3Aokn=j1ZNP~H7FS6IvXFtx!EYwY;pYOrPgQFM~FPUA%sIkfkyXG
zhpajy^LVq3X*k}YBBSEv@@Uiv-GA#E2F%(o6llP0gNfyVzYe=6H|xz>ns^vCn;(@k
z8zhC;Pp;0zlqMMoOW3Z)emiy^PvZU9{npYzBLh!3LZp#_ryL=(k%5;TA-j=*53s{!
z`o91`1_}AtjU@*7?i50#k%69$klD!lk6W>`a3Wty_^oAuMh2dBgh(R;e{zJ(Mh1|c
z$+8<6$i|LiM(F0~1C0!faD+%B15T$e%WUM};Mz4Tk=TUYl*qu#ju2^N;4hAl*~mb;
z>2{RJ0H+j6Bydp_nj((H9zvLhlHrP^9BE{@E-7a=ZbNtncIGAWXq&!rCpjbB4ds8q
z7DwFw%#1=avBk0P``HEeGO2;Rm!Q-%?n&#0ol@PAZq9ui>fAGVjtt?TwO?v=ZgeL=
zmeE4P2prD)k&;uOxjr>5n(I?D#L>%oQEIYeVzmHjS$5~f)Vw(+HE&h~8dLLTg?HYp
zNX;A56iyuOsirJLQ{3s~Q~??_#hqEr^{GkLT%Ve6siwddnu4KgrDM;umU)^&jWZ#q
zrY0m#CaDRDQ@{u$awg=`)Pyum;f&<oyeaNHZC<rNqdR4r>r=D0xjr?KTQ-Grn!~Yq
zQ{3roD(24buo)Ph2`)uyhD(u};wFD;j^ntxbKJyWRGE#ZwJ+N`BLS~6QL8?4voHPg
z&)aUWFn*}&Yt(gKHC4RPu&wC?=TbW@b*Y`sOD#t{&esH9W097?!2>P9xztWiU23Pg
zmno!m&!$MrgXCOlr>{j{vW-YUxX%Qq5}Zrzbi$*Kmf&1<Tl~VvtLqq)k50OCjcd^e
z?uFV2NabvNBgM-!{;=tSU4tN7i8~s?x!C<yz1_&bg^r%E9y_k$n3U}s8RnS+Sq_CQ
zr&FfTy^PZnQ&<=7NI<v{JM*r@oMV`0c0|#`(XCDp##(G_*F;m-NraU!ZW_bD*=&b3
zi9qv4&tBAp|IRh8Ej%zHC9=Ed1Wg~%w)SK!&Wq5(tl8X?VaUP|>f6Pf`Cdc}ZpH|^
zu=}kQb|VAtV27TksW5F=lL=Yau`b9MVn?H%M&R{5h;u?|ujHlPXO()c^czNSSpCD~
zIEKLAAWc~e@C1Ug2*uc00I|1GPazC-)MZ4TNzj6_5K3css);LYB=QX7v-)_h_!~xW
zkcP}rIff819gJ2o!1<1n2?^{hnK;X+rxGf#2Qf%c7=yf?vuUYod7s7|&|Qrkw+HS)
zgH3nDx}A-VG#e6{yGdu>9K9Cu<0kXbN<c$qYR`oNH8QrZGf5`yIZ3H`Vqg+hEtv*}
zc=&lr7=axFjF7<Yw@x^zkpUI~J!|ijFbN8GQ{I7){Z^f?kpX5vi*Rr2OBU+NZa$#0
zdd@^nNz+m#d8fXTA8K-%X9OqtF{$J;T<boz2^*W$A3F~>k(t?B#HrXZVpF+O9fw31
z4<=`sNi~I#z>br|8q+DW9DOSH6e!H*GgHZD-v3<<4a?*FUvG}iWWo;YRNn&RXkggg
znBAMX)SNt=9Hot^9I0c-syg%6$;T5p?-GfpFv^-laO!fhsf%+inv@!#CwuC$hx^Oq
z8R82|;F**K6Std!Clk11Y@F1{z~zqqN&qW_1CTm5etCVG^-ak7a9k#A&;a|#mEAsa
zWh611+fS)BU^1SBDCa_8u6j<Lrn)9^p>nMuC_88)wq#Xk0aH0;$ULb!hNh(q%}5za
z4%2|?*FYLxfLjbN1TM$U;YxHmbb~?1;3OL4&LqUWjH=s}gxGR~g_BpruoX6CIvwzJ
zu7s?DE^KVy?iV&YqBc2Y97}MTat!nGxY^dRscNPM9}*(Yna6xQ<^`9di?|IthBbk^
zIaM*R!_i+3aPCyhyAhsck=htc{!5wMU`#scC#Fu$-qV43C+?(}l1h=B^2VsC>ROBq
z-VU&$#H+FMB%`321{7{^^r_pV$;pbDK+4VrW5;=!F)5Y4S!<ZuNiijrB3Zlku!scM
z@W7;vR}**RNs?oGu6B1MyXQ7H9Y<#}4&k-1aXxl;47dZ_O;7Ze!=DQMR(Dk8E3d`n
zeAaoy;;Mzq=2Y+ZT~S?9T{(OHtZ#p1E~~{ixXuTSm|fH_s$5#rtA;~sH@6iS73EkE
z2n(Jd0Y=@z+NuRksC?<FCDrv#7%Apd&qWw_taa7ZZerODVff%{lb{*8{*Np>n3fl`
zLpe)>`JICH0jdA~P^Vx%R@ut!63lNGObd0&!xqeihG7%PD+=azaH4|#7*zfhcJP3B
zFgNb}5BP!|LjF5S;=!Ol&CY9WR_h9eit>XQAv+!nhbAE24z`O2TXhY#^RK3=s30$x
zZVKrg%mG3Zi~uwIbujGD?G+E$!EXMWCig<Vc(7YMI3SL4f+2rX$<UCENPh^ic5nbP
z`H?wfuzvw7<Nsxejk@6NbzbYdU=%Th@nAHr|EyWa9*Uxlvg6ZHvVXX3svHh=R-O8&
zPQ|Lz_gLl9U?D7J_F`T0O~Pm&R1H<ij=MEFYqDKXn2)})=Q5@!Sb!|iu?Tklf?&pk
zV6+31v%Av#OXFjEv3c1;O(_Vajit$?!DM=NFfyP=gQ4N60*a8@znbYwy-FOr0il9m
zT8H2Or08I}tsM+>>lGZp0-a7|Rh{M5idFofEPN<>(BJ<<bZ>_Ly`DqIvfr}Ce*J#q
z@y+nRHJKg7gU`Ng#iKF)i-XbO!B!oZgMF2Oz6xgg(|QF9C}h*ra5sO(kYKAKV>`q2
zhK?ZWjI?`>b80Ztbaj{DAaqtnhv1+h{^!9w2oZyNnIOk1#|y`9FjR~K5l5e-`G2~G
z!!*NxdC5@p82f1Y*YBgD=%Y0M%~Na+prT-Flog$h;J7aiW(;pOoL0npE%mo%zTs}Z
z)@C{+(|LwVvWy9PR@x!-G=}^=r_4n=qapumm};Kcg&Mc=H(=KKL&dw##R5z`bbfrS
zGk@=yY~zH1QN|NWnm=tQOv3i|lA%2B^l}oVCi!qp@~*oZ<|H>0jx!ti(*1Aa+z{yy
z_usQ79t?Ge`)u3|Enc>0YUPr8*O9`a@|Cqqsux@3wTsKES7PD0%DQ=oTv4^OcF}B{
zfh+0pqOSkoW=onaTU<YX-s0*xah#s5In@g*S529}8tIY_Wacicq!qZzSZbUqlvmf)
zEv~i77tMApR#(oUShuixu}T?z@T_U|)phl=suor*s;ui%I%{ri-GY9zMo*Y>#FX*@
z4$dl@GI7?#y4vr-iB0{i!$*%cSBctXTsUh<ZN0OA7D}$Ftz9r5H5xU49_x7ck<;R%
zO9#cx^)BAGPwC*&zNP)*-Ri0rR#(<ncaP7US5;LqxMX%+<>IQEcwP1K`StLT6Yo24
zP@h5lkBgTqs#>yaSXFJ^((08Zi~2xbTC;4?Y@l%*QG#pfu=?7$OQEQ&tEw4>i`(*n
z^(BkqCG+O2sH~e?(l`F^tun~9)K<)?TxEeXfSVW`lIr?p3zu44n$PKBrl_f1R)=1%
zs$GUQo0>WQQz;hB$Dy9TXvwm=>hdK^k$7?S%B6Eti$OYO!TmP=Ud+E{2fMto9^Qi%
zRhQ3RhFs<Ki6h1zhS4&o-ZBUFh{bcNS3;j$F|fScNl~ta5OIv=BSG!lx%Jf;I`vD-
zF#zT*t+7_r&0ku5l%w`6Nx9@G9NMqwlEb;hFurTx>&RN+T1~D;m-66JRa-q5?O-RE
z!CAMoc12aa2ISJpC8N=g<>kvO7cRqCS~9>)jCv%(ICkg8qS>h-Tvb!a{>PD6#AC%(
z0L$rj$&7TGb~9mCVXpPTpyhoHMlHH?ZgrhGvY2}{I7YRzIgA(9)}!R|`Z@D)D>Q#8
zZgMK;sFTgzkySpga?zqnv)&*=p2NmrzhsIte`jNiqb%GZEu0U|N%<lUo$~T&<7*es
z1M1k+FP}fhs#9<A_N;1tUDdLMm35O*XgNPVMb%8>-Db?4zmT=7!X#R}Y>8_r<(oy*
z-K>O(PH{X5&1RFG^F@t&UNBu&yV$9|ybP6(KWg;2@~LKsmkxxD-R~q(Ar2c01Qm82
zhg0=poL8LgHL_`XeGO)=Iaw{4QdL*Ew5sNa#poQ+TG+%<rth7y*=vg`SC;XdW(sus
z;20L<bV7MOh73=D=4iO1i@vnb12}lIaZnc4&aPb8Y@(UbS8c|J`g?wLHF^)dQMoWR
zrIsyTR$q-KEUsRG!@qnf1{aQ3<w{Pm@`VHYS2{Cq_QD1A=9CMw#)f8Wv&o7?W&kfX
zgJ}iYhF(mbFy_?Pme*7+o`XZUq>Q72Re`fA6w1k+w4_0uI@2`s1ynf)l`XGljuyvf
z{$iXG7FVg$=9wwv4z=Yt&*S`REy1P8>1)_<lE8D>(%J>(3oFe)o$Z}9rmHxR7n_Te
zu0c-y%-z4`9Oz`#c{G!bjc~|tjdBN9?cBK>mR=`7<v97HG0457x@!L1`PFlrgHw(3
z#avvx%tZ~8V19jh)yhh1$!MNDa8&B6dBB)iClWUs>?00cim8eVAWB<Qxe$#&8SF0$
zm#>54-FR*KPp)Rj7ha!Zvn}6AS(#DumY5IP-1x9PGAsX#;JUz>{<C}++J|KopPhD2
z<lOLip^;e=t&u&DsFIJ4mfZ=#;J_&*6Y$k@ctV<;8_55U`u}Oo3MaSJiwUZ}i)$OU
zN!As=V<OzOh1?G^o{P;f;M#{R=aX|;gDar&a&rXA=i)S;5;zfC%s`&9owZrgb1ds&
zgo(cvJ}V5MQ0fbXU4?fF?<eNsM{3Exk^F+>S0%qE`EQc*@z_nf?TN_WQ*wXFWs=8B
zeo*oglAn_Ng5=jFzbE+<$vD`?et#m$J5=(Kl8=@=NAg0+A++CzcZ-}4^f!X61`C8d
zUi3xMg@{BwrRQ;C`h$hTg%gC6g%!eTVZCs*@KoVN!p*`R!kdLZ6Y}`6+^2;v2;UU`
zMVOBMXS&uxvbZUa6V4RQ6P_$QOSnn6LwK+7m%`_Tt<e9p%i~MzAv{=kgmAiWo^ZKv
zop7`8O5rWS2ZTF?FA04(ek?Crc!02%aF~$Cndw#u&lX-L{GISsp$}7z>G|mZF)pMN
zZpw!WCkW3GZV}!td_-u7vdG7;lbHWQp^bM{l(|p<ajfuI;rE2Ah35)MmS_6wgm(*{
z5I!gTlkihvItDuPwG|#DJXknZXud!|x&@N?Z3Xk04;FxzN#<vc)E_CFC0r;xNw`(`
zL*X65$AljWIR|MkSJ+wDS2#*ISvXr*Cp=BKQFw*$R^cPUr-g3_KN0e`6VpG!xx(eb
zn}zoYUl4Xnck&Gqju9RuoGP3rTqLX)t`e>lUL?Fj_?Yk+;Tyt_g<+hVSnrO)p2Ge_
z9Q(n-p+waADB%?0bRzOsNuDQMDE$h_Ckod}f1c!vgqx+mLU^O}w+Qc${z1u)3V$d3
zz3@%pJHpR|p9=#x2eZDdh-goquu%G9VQ=aC2?t9*TJqt-@zNh7d8V*J`UR3}h5S&2
z<*$)^y6|l2H%Y!kxPyq}a5WKaxLx|Yg%1fI6E+E-67t&;w(}+7pM>uTKNfx_44`gI
z9}z~0D7Urbw!$Lefx^B-ju#@*kCA@7aGG$2aJF!+uvS<vJW04#c#iM_;l;vj!YhP7
z6y7A{S21kQT}0IDLCKE_pA`O9_=0ek@NFX6^}a9<6l>ax3Hc2T<NFJTNk39JR(PcF
zcp}oz7M?EsS;8ICUn%4VI4tjG;oZXfggc3-+b-cJ!XUn~p#A`1PvH<@LU_DzfpC@Z
zY~c>!kA#m2pAx<!#BGCV7cNf*F`NwY9+mAa6q+9aAs0*TCLAd|OgLW1Uq6}u7$Lv@
zHvK1@D<rdk`qPBx2rm#`B5V*|F1%WJzwlw<FN9ADd7n%B=6(tIy5v6z`7s>hNjxGN
z@)3|<2vBY-Bm;?ZHzAqElxGPmgyy~q`UR5fg#5Xf>COEX@KniX3(pst`!B>_BKa~Q
zf0AbYYlS}&@<(OrdB09Hp9=vWlFa*d>VGZ#o$&X<T|(Z+Gu_)l^MNE}-p^D2sSvaU
zBlBl9>bnXL6804i6pj)mgp-AaM1}m-lFd?qkn1Fy`$Wj6OFm1uUTE$c5znvJS&ttI
z`CLHxAHo3d?;uBnIl=;AM`34S4<VP%V!pw`p~BI^!-ag#V7ke|nZj~mjnLeWA|1aN
zW_oj93OrTvI^l)Fjlu?DqwpHx4Z_=mcM0zoJ}mr|aHsG&;fumIgl`M!E`s&@Sjb0F
z$^l_iXzr7tZ!5W@(0mpLeGkcfg#(4=J{s|(Bp)f9EIeK~Tew(QCtNK&MR=BwUs1E3
z{Qi`9uaN5{Qhr?cq>!s?QU9FqMd540w}c-E>4k>rKNEf~3_(YIx-dtGZ@rAZy)Z63
zP-s5OLl~bHnREk%!-OM+V}#~ALWHMCrtb-s%a3b`ON1+hCkf9Ko-2G=_`2|Y;YY$C
z@ADB(6Lt`C;Wp}xe^uZR$rFT=gw?|N!V`sSgl7uR6>bvJB?Im65MC+#k?>~W-NO5X
zO+tEQVE#9S?+C$AGWvk9P}p8*9Dg8Rf5{2qSRoxE(C#$h@j`y{PW=L5t#GB#JO?3u
zo#b<b4Z=p@PlV?A2<d+z`AOj`LVkwN@;(!OF3jO`4D<!UjzaSs1$}SH{e&ZgWx`3q
zX~N@$<~a-b7f7xZUMajr_*3D}gufA*=Pl&_gXEWlZwlWLekA-@_%9*vo!Bn(d<Kk4
z&KDL64-gg!4-)ng4iF9zju4g!=~sc}93?zjc&xBeSS?&ATq0Z{JW<Gx)M;<C@KWIq
zgx3jg6!HUhrvJTgm+)2LyTU&UKN0>z7~%6E@@ES3gfU@9VP|1?VTrK6ke{8>PMOd=
z&q6lOvq1VyU_3vrCoU1L5S}PJLwL5(Jl7)qCdu1{#$f{V?@Rtj__@%Jdw!OaF3b}0
zqh{*c2|EkB3QL5g!Xd(8!ZP6)p?MyLJ%0H~yX8XjTnu@E<XYi!;cDUO!n1@I3O5S3
z2`>{~CA?O6v+y?I1HwmyzY^{gn&)NI>kpD&6TT(<K=>EoKZQ1*6Ok_>%oOr7RO-!h
zH1Gh)MZ#XfzQTirhYAzIvBF8hX~J1T^IQ%4bh^OuP7<2uXvk+trpE=wUnVrq&ycT^
zOeYMCe?a(i;je`B%fR@zgdYh1BK)V&)^nkGUPgNS6k_txdjs=#5%v<g&&h{M9wnrM
z2d1wO&J!*W)(Mvj=>vl4FA|#PVaVor82AI}uM*Nj1k>Lyd|dcT;ZwqAg?|*jBBWCZ
z=Kq&4$mdMRX~JA#YhedrCn5b!F#S+rnQ)BoDB%?0Okuf@?k1RjmGD&II^hMv4MOwW
zjP&NY8F-iU_X-~tJ}#v92ikv1_`Hx#B&dHw__mO~FsRQHwiBA?ZRop7K1kSCI8ZoD
zI8r!Pc%*QeaE7o#I7eun*HKQb<Q2jbh4je5`h8!xorr7w4<uhDq}vhdZ<c(U@E+;u
z%!78G5xyvVS@@RlUEyDZp9tygf%*M-5kRCr5Mo?-ps<IquW+Dnm~f<UjBvb=-b84x
zR=7fVqVRO#S;7m28-?41mkF;DUMsv=c$@HE;R8ZCFk$(x2>&E}Px!I$GocSZ5HWp7
zm@8~8>>%tU>?Z6fq>mKlKU{dEaI$cQ@HpWdVU6$%;n~9V!p*`4VWaRG;SIu{2=5Ty
zCwx#y7b~pa^TJnzZwTKLeki0D7N$=VW()I$bhg6yQsEHcFkzW+jBt{0nsAn|LP(b^
zw6{uls&Jj~eBpW_y|ys@4}~`hZxQ10z|0>UUXu=B5RY{RaT{t7mkWb#x_rqk--~sV
zzNfH{u)lDyaHw#EuuM2cI9@niI7>KK?=wvKIG4HQTfOR6Em~SR8wl!z!5TLNni1$z
zhMLlAc746$J)X*5d-$pNf84cvJM<G?QQ;#VXJfy6H*}xbI^jRl;q`{uTBc(hw*#?r
z418HS9_N<jKJI2h9LEzkjtktfTO+V@TY8A|n>%?7Ov9b!O~CHf0YU2@uodFq)8@t<
z0oiNsd<?7z6tu@aaP9G1AvX_#mJb8yFK%ae;ud(qO!qe!dH{39-CP^<pzxNv`7q1+
z1nF2V^=`TRo!iZWpmj%g%Zf9g&5c_Q*=z57416}1_HgT(w08l*ZXN`!XJD^}0c~#F
zIgq{fw!_{I=x7hOKuLT2g3--`pf&s;Jp15!>TYfv-#dHl4Mm6YIME(1kx6^kBg{M;
z58O^K#aF>C>@og!?A~<IA<idT%)^aw+#eDG%ytIS@!a8V>}PJ|2YBmOhWfevmxnm_
zcr+o5p|k{Gw)<g^W76GNCO4vIcv$Zs-3Tb@2@j`!V~_S(re~O2Ju#jW(7Bsyk9oZ5
zrlNkk+(bY(oqI+)p<ijQ+TQVa(y#pBcpTptU~~SL_USWl;6TI=9@N*-RHUytY<$9e
zg(|x?SWT{7ss>|>Vr$`7{zdq8KN6nhcik2|`_h|kNNh>8-SqspvYM*02I~Op%EXy9
zZPv#&%qu%DF(Tpbv@ub*v0!uF#kt>aeF=S<k4~JLXt&<i!+N&jC4Z-G7IiZd(M?kl
zIUBlJ{!ZDOvP`;L6Qixd!nM{J@Y0>JX<Q=Gr`4v+&H3x24Uu@;8hfL?HEUZ=#f+Ls
z6%93;Dl*~y{n(l|HMtEHWv3;4>+Ov!;b$-9HCV-4;Z@t}8rl@zjFVHb)#bdz<B4Cy
ze4Bn73v3#lXjkLgx-~I9@qBD-BC?6KvD(ZZ8QC6au($cv`|-(fCsW5O5`J)A8rqyR
zGO{Uc^VCF_nlXv@V+UD>SThpL6>11?Z&x^eB+Hqam{SwjdPSlPXm5Ev*4gT3Z1}eM
z8*&TBjqGLxHU>8hv0Qy*Tbj|&Nc=n&*_gJ;w;{tiHWA0#HD1dj5^HN{{nSKe@x;WH
ziSdwMjTKq;`mu>_aB8@#tgA^M*dDyJpH*BqVdU6^Z|n3#`o**oxh$=5VBt|C?JemI
z51_4q4aWAiuqipTF}x|WXnP`~;pMU|hgnT^@ZX*Zf9X|azD*eoGvL)c2VUgIH;sj_
z@`$xQ@tfEt)OBWJlxaK5vbW4kJQ&NdM#-{o8%xWnnVEPzb{f(}tn(6+oSssdIa^t(
z-Mv%On8b)0d)ujr`(tYpfrc@OktW@-3EG{KaAjWuEl#f)n;4yVAhuiW8?v`$_RHM#
zYO4iS`_cIo`PPZn-&%DXeRM@=E4-{*kGCouU1VkUYqc%96=STyJ~*>9v)_)2RvV)m
zvNq8(`_9+f!7Ka}E4HnwY;&T)qNn)S#zNyMel|z3LIoRJ%X@t5P5w@8x3DJXB&_a(
znyjKNiM)n}L;*axk4j*yb+rzRHRN8}Fx}o{Z*ASMb>fsnyBWtOevh7;h*0hfYsT}Y
zCH643EzsX8d3Wcigj4gvhRY@fa7@M}UM|~JX7>m-*+p9uzj@>S1ZarErz8qC<u<ly
zu!kRCb8n<C$}ZT_24|q`z88<0F)|%vC%g3QQ8P!{o$^M1uj7VM8%Ita)ppd#Cco8h
z^vv+Eoqc(BDZVFhQ({Za@8QwEyvFX|y5g9M^%XlSvioKCy<yacJLe@5XiJH`J#hnO
z;qo>GoBTzGjEFWBY_ku^sj)YdR#-hkO_LBhp~CKAH*Ko<NkxZdUhwxc|9<~^U#q)S
z&`?-o56P~WUNf;`OU?R<XKS+iHC1FI>cgE6qmB1vy64k?-3uqB%oA}Yy4ReKn*W2t
z`Z8$X{yqcOZ@9m|2zRe=fB$`)!TrV~;E*<xn7|kAhy?yhh9?xxAq0X~GS#Kbaa5ZX
zMim|b$zKk=Z(iZKR7HX}qp#o!e<n`wa)s|dnHh`od4}}QV~(DAy!G^FB8|UKK5q;B
z_cJ^=&-_#y3Cw4XW%w89+~#FO2Lo^7e`qZ-+y28*wP4SzIn4GCM%I~dxB{^uxWexa
zT_g~^+CKn&k+vN530{*KV)#B-3|^Z@y_G%)|G3gq2Giq&6$xIEwg__c08}M-Rd@^3
z@NXOCuX(}if_aECuJAk2$n}0^^)F)FkJ~+sq*;Mr-~y(xBm5n&6~q1)5DK?8y_HSY
zV_~>=Bm?H7pW<J*G>>7FL09<UzA7;g%|}DReKVX2M54E#z;ItIm%+4|QT|F9?%U20
zjVt_czl<DXC?6el6^cpUihrG;GHt`fnyzh&!-FEXLl=FV28N`$?JJ>pu*5)=zM8{_
zNQ^{BvIRpWW=4-@U4}`_jy_BAP>K1`_fTwjxWvNfGc+|qV*6-MCLSp<ZsqcFAF;z@
zBmDg|>c>$Hk4rbdrJ~ns*$3m(DEi?FKU&J@BTd5~`=X~&o+SAUpOwB2W#=QcX);{l
zUx3oq+u`FP6|`>p`}kajc}&Ul43~$TE(k<PPz_h6%{8%+C@U78-I1MTT;T@;G@Q<n
z#9bu>11CX%EBw1r)kt_*gpMbokK$i=d5-a6fr3bZ3$Jhs!r|el%U%P^HR0PLaA{~<
z;fHU}RR+4k58vUA1iHcx-zg~)J(l&lEA3DK2ZGK1yj!B<3P1eQoKsK%c>RrX9*6Hy
z-oj`aoA{9FCAh+mUdz}=Iy{K#!4-b=OqzPE!@EW-j^4;xKM~Evy``_HTl6%x=@)4w
zMs!@^hkvbt99Q_^C)EJQ6@Iu$<qnNLLQ}uZ>1Xneh|;%r_^F)HMs!@^ho6zDvS?Qx
z^yid!eDp^=O3$aiXWBb4dM7LSV(us;f{*s-!A$&e<|;JIS2R6Z#}>Vs#Tg7&_|erY
z=rs+tIdJF3W6i7u<{w8(!CCxAJ&wx+M73g6>lku&3xq3t5%x}uXQwb+;cL3Y_+xn(
zuJEriO$fyP!g#pCcjQRyRu&9b_>P<zBdIhDSNKl;?AUFT;R^pn+}--%3cr%+;R@f0
z?-Tos&4MfZznJ*`v2$1+T;V(MgJWU#0$kyT_#;Nq&{%->;0oV4m5hi@q6}B~PWm$A
zEj$cY_)h$o*e_`huJFx|IYr}RnJf>k@SXG%V`ou@D|~hiUEzl*!xjErraseSoL6DE
z!sk>nuJGs3AY9>dju=<?<EVfueEuwCT;V@U6L5uJfiCkG?Fz<zL>q90e~?M>P7wXi
zso)%>H_#!TgJeWj4v99SPQk$ANRV%T3JnLSCn;6#@%+dnVm=PrR3hZ(&$H(2&rxV5
zGfp3zms4CBwWF`vFkIo^gvJy;fXZct;R>I>sK(5>1g`MS&#Q2NK7-AJD}1L112LW!
z!f=JJ5rGof@L+)E3&~l|3d0rtpJ-|$5B>-{mjcd9v8S08uJ9c>6uXV4;R@eel<{*(
zIs=~~v8vssDZJK)6EI9or75_=?~W8SwToF#_vJdrF%To^B@9>iOiWk!Bprm|3ZIt=
zy28JlMZ*=o(~2>%Ewl$$_#2G9i7}GW!*GRvy{YQ-7|APPxWacPTutm<mIqh(j_kO?
z55pC{Bd?5+q!5NH{3B65&*-tiGzeGt#~TG);d9BlFkIoY2L7TQcI?MY0ay4mVO-%)
zW0`P;?<n93AJ=Uw3|IJ$0<Q2sqynz+9R*zBlY0|}D||-*SNIdyZn(mCN&)3O{Q{V0
ztxTV`ab#A?$YDob?8<b7ABHRZtx&{BJPN}VJ_YvqJ?t~M!oSwYE3I^%)hQTL9jx^3
zXb~rp<hCD#;R^pnDBAI?6NW2%9^7^$euUu)pQSqGzvpHuv_e-PsT~YZ)!yc5z>IDT
zuuq{01~}2%+njvvTqs637|6x{bdJG;5ik{i%ld(A0bJqp%m-KaWR{2F3ZIM+;|l*k
zj*duR1d8nV7?eS~52}PE7eX6h<$#xweog#Uw9<8je;G4a9Z225ItN8_k;=Biy^%HT
zB0G<7Fk1Zpx-dESX`Ai5hoEVbnf5>+<1?sv<+ait3gq+E348QsFrD^rAeWK!eNRe9
z+9QEnJA-lr&7!qn;6~ca!GTPBG!VQWLMxJ&JK2L!5Bm__{K0n!!rbhi;(nQK?uW)1
z8U__!Kv+eMOgk)xruhnE7Ii1GBM!}B@g*=)fW2rm(+$tP1M!{F3VxkX%zD}*vzcxQ
zWPWi{%(~j6vT2WZ7PGMze*y#cXp`<n$Y)~jLSOe~Ml~9xb;90-j_nUKIWL3}UdxK#
zhDkfo>L)0nHx6P4?8T^oWgl*8vJ>*Juy?_CQ)7(gV@Q8ys?8|G9#g>jj=^gsvNnn*
zvt464P<Jv$4VeeUAFzaRri3mig}?3>|JCRUSSt5M>|Iv&vF!2YD9%CCreg21vJ|R3
z9*QR*K5SHdp^8z(B`g0%RTVN$Fd5fDMb<NpTs~qfxJ&Mmm6zeqYL_)Flw(h}v(aQ<
zG2CJw3MFR09B{+qHeGB76oZz4%j!7m4!O>{!_A#_N18k9PV+k7#)NR4b!WKFx-*+Q
z>juX;<#n0_hAhWfcPqzN_<o<=BSK%*XSdh&w!CZ8ZFfr--53@a17_ddsWo2@!hcaQ
zk@Ff(t+$v-4mr8?LI@762}}bIX5*7_jN-<Zc=+#bJiEaS6Jf0h&Lmuj9j-CA8%M_!
zHl`GjMhg6tOer!O3o+rkVMl>wMDB<z3(?IYg_YRh8rdk|j+5f~uBr|WN&}6(P~S4_
zNt-AmwV9f;(#<PB+-N2f)|%k4gdM0_6#f81D6c)+(7BPSYp}O6YN{BAVyV1k_lQU%
zm29Jv!!=X{XR%Q7#F1g0zy`HPIi0;7Fox~rsShm~V>*C>I>0EJcfgoX^A2cHbF`<$
zRtOm`D+y~&a5_Q9dm@6(Hs?q?{pTEZg^_9?_O;mI50t=8f&<GfYZ&0CV<?4?h58%4
zdzc|Op2~R);V6vo8z<2{YkW9}0qiCb1G(7I7x0~nhEr&tQbZal#8ZmQ<Up{kSsV{z
zv13RRCSr%Hzd$1cQyn4F$iQ?*$ZTX_mLp_0GQe&@Gtj!^HW;C`*lp`*f-{-m(;H!J
zriT#k&XYa&-cY1oiydy}2%IGtEF(f@#A$fBQ>R5lY6>|Kp5f*8F{aW8&r}-Gaw-``
z^N}<{BZ-$k9u73nJs1eOhr(|yPaOsbsY3uE)&09wEOjuBb`M4re(`u*+t-^Z>>ie8
z>eK;hrcNEIX6n>I%kbE4MAw=v5W-awrx|Q!EHmKqV*w*akEn~aoAFBFYU~(&Tg>RA
z@N4WCPz3I+td+*0dwVA7Toh@fvJl7KL{LX}@9i=1sXW7tpw7vW-ALv3-6QfFspS37
zZe>vE_)*>P!6^((#WX`LKRAVRgu<4TBGPy$4kmX@H8&WtR>QSvXA^Ziq9Trr+?4pz
z#!bO6C#X{NZ||95$+HD+j_@82o8?b-CVP*afv&uD4Fjw-94@+*hnIf0>V9jLQ|(!(
zHUw{#XQrxrVv8ypSyg5gLwGIEM!DAlQ!)xR8w%IvvuqA#bF5jfbn7zQ7dac{m$8Se
zsha}RHU${|06R>5a0)-$9g7{pC#T$i0Gr~bWcYGa-<92Jd#zJfV=8*|rob_q0&YdU
zX;4^lI~bw0*x}NWpi|9F$x{tlfi9=j>DZBqFbg|;+}n)|IA_@85(lUwl40|kL=2gu
z<|rxB;5C4ouxG&0@yFf!ecZj>$5ta1>>XTRZdwycs@<cB(Fb+E4vjpfS?C9xH3@v;
zLx0_{h5-%J8`gwM+b4%9J=b20>NuyIX*}gb*f47fAq%^4;><vyqbKmZA4L7&o!7kt
z&=7mH5B6qNr-G-S7FAE3k*4vCbR>4%$q@Lx1KdyAjSM)K0KP}qeKThfN1Xt0KH%Iy
zSZjha2)}W<;L0@&yoepXBMG`LUb)6SXQOnUvN_{0IS8j<H{NL(SZjn;YZ}i+;9NI`
z0Ul*cn>F5%e`Ru%peSt&xzo}+=FIFwT*z|9<tGf|IO4#ay=E!`b6nwm1e{T?l#p+P
zSvM#9pZ)5!uEJr>-Bcqe_Ewu>r@*yq_^H-uuJ9ZJf5INJCT|K%*%V-ywLv}Cu3=yz
zEE|C%?O0PUCndu?Cz?nGxVvV)sM2ngi8d;H8IawDV@2Q_G~1fV56}2R67GZutO~RQ
z{$zu+ggg_R=$4KIZox<ZJ7z-`T%UMJ_yKmGwK_snBi}iNvxo+eSs9Rq>CEOMvRW@;
zM_xRwxs{p5dC3|C%w?hvLWg2U$%K(6IFZ1fgLMKw|ALEWb5%JF;qy!sN4MEvFggB{
zVSlRlm8KenjIw4B4#DoTRtAV{A$p6zukA2v2yCaW3#_ZpT4n0&)M+|_R|u#B#N)9e
zBf;qt&={PpJpfv47>n9CkG-2${weMY{O0AvSN39Bb?~eub+z;ADi_7+d#OI&ZROyB
z-Dk~Pyez)7wsv8C93+Z(^`hC;aEm!-)?nl5tmK6L@JjZ*+PYbYELmK;SiV2!JHAk7
zEvl@lnZNkk@rhc$s{Y^fwYqTr>{;;5)}rp;zTeX3{$i7!RY*>$!Z_I7VJSuc{rte?
z5ZsYs?$Vi(6G}QPg*NH16yw8nSPHcqmg3HaESNpIFNJ?j$9riocTv#xuZjnA{BS;M
z`xl!~uVA*nmZ2PY7^SeJSJ3VVKZLnJrb+i707sp+zcL=o?hVg`or2kLrD*({`tx8q
z>F=}vL3qh@++X_PG1Ryy?GsGzh+KW>1{2;U@3)5b@*gu7R_8sA!e$Sp&%&Z!#<yZV
zJv9z<g7in&DHSZr%PS}-phMB#2bh?QP%IcZ3_-_HYB1to0f(P-<{9Z~@PJMw2hfFN
z{%OcZN1fqNV=yz66KvNzn0W~Qhv5pc9Tb^p*t}pnv^`EYtKrbhJS5BtrhhNkt~8i#
z{AJPtqn0@)#sxDEa7@fFifkxK9K{MKS_RW51T%XC(@T-1Qvo}oLs76@kyF8Trh;(I
z3LJt2h+)?ZH8o?MdpnA`2#zzIjaoT%bN(AIs`HU2!+%__x#$D`flH0MSY#Nk)@IZ7
zYY<LQ=>QhCX_d!KrqEc^hL&o2CN0e?KpXt4Xn)yQ9J36%2VF+jt)-6jq4D@U_JCW}
zZ1jR7xkZ@LoqEDrur&<Aw`EZ<lfFPp>CqO|f-6xTWDb}P@m{V-Z@2Jeno$~TbpnsC
z@q<gxt~=Jm$F84_vE+Z%x=h|x{b|$9zzT-exq~GgzCL@v3+~@ei3eNz&&6TOr`J(*
zOupp{*ag9`1FZ-wnuyW~@X70dQSMRd<z&D(W6D0kOhQM;Xs8bb*bEXop`p#%R%&`7
z&0p0Eo!Y^8+(g<me+BzD-YXs-8%OK9!Rst$QM+J47ykE$x~Q#mOiO>MktgV6xHU$Z
zY1nGG%SEb{ZjYq*Qo7EjM>5bI9h{Uj5QTw0PFFd;SiLG98u%#1WcuAHOLv=1Ls8Z5
zql;*OPLDIX2J;>7xsDU$Ach$ALSx>vZ)M!a6~Vr72crA#HgsPdK{{t?_{gk;W43SI
z$*4<QOgg+n@&5-sk2=mIM=z_RQ@wq4Kk7Kc{MMX~?z5*+k4sTpp$GPNT~g9P=m`V+
zx#BA0wi9<o@bb49{?w}QqX_<$@*h0^?b%Q0f5btk@hrJlx1g@8(r?En=r`i_)14)p
z9AD%D)Hn?`2grDzb^SHAbOtKVpRTJ<uZPdNs+2EJxRrFBb(a5kJanSH8eQKNKb`PS
zN_Vy`eR1yhz*!%M$LaV;JVG6&N2oYlO;=Ud*Voq7#|M|tZ*=l$s{7Y<Ce6n}{<yj~
zADnzt+?x;1QCVB;kv)+4JK}?r-#?_bfRzj33_Q;`TL3SU@x<+s-5BC`(MKnJKe}5s
z0!6L>r0o4xh;mtr_~e@vr9U2sheh*RubEFz=MDwVJd5c**YW4M3_hNhH<uRGrlJ|!
zQck8`NME4dQ>^o?NIHIw=PQ(SeDgDh2>C@Ks2rrm5%W<&;$R_{jibC+c$tuXhNyo+
zn2jf1%Edyy+MzsGxLnBP=BUrbIAA>{6CvX*h~>ji_M8ho43r$9@xKYV4P|_=(}kEN
z|C`YFQ#!t{X1<Zagm9{m?`If4Pq<LHTF6(HjOTYn#LdDT!W)El3Lh5!M)-{IE#dpZ
z&xB$06YX{ob{8HcJYL9tX1dkF^}=n!tA#%iHVOYId{5XJ{Y*Pt$d1V4L7X5oFS8&o
zki1%Wj*xG)nBMqN0^T9{5#dw9SA~BO7T|a?Uy-n{klbYICkodH`Tm%C<JSmiDCxjA
zr8j<uAQ#{~$aKZRe!@}0Nx}-@cH#BHp9`NAz9IaZ5Kni;KKa}%=Sbmk!bQT9g%=17
z#~$f_B>7(9uY`XPzAOBvFp2@sa*RJ6V2R{m!U@9Tgo}iy2rm-u5E_3turn1bBHFDK
z8b36U*GRrdc!Th6;S<8=gm@A*c8nhx<nJPRfbcM(@e_miYRSul>xADIUM0L;_?Yln
z;akE_g&ANuu^sJ&CBjw0bA%5IcM9JZ9)fcT^N$tI6wVeJKb(kPEqSf*OyT*$O~T8C
zw+eqDd|vprFanAc%QgN;fJKyX%nuayAYwmMI7)ap5$PvOK3X_a`ni(7Cp7*?Sbxc<
z2#x;{=#AeI=#1YH;3bTQ{&J<eT6n$mw@bcT_;aE0H-hjBl6MJ>pApzI{zafO{zZU)
zXFT-AKPSS*zX-53PV8)VTcPnQf^-K-Hhx7AZ~SyZZ~Tcs9;JBWrxW_gl8+V|Kb_Fe
zmHa*7D&fh(^M&h$jlwI0w+M}2PL#`y#|@_kgNQcB>pb=3un^7beqgcWZbC8@89!1u
zMmS!$M7UJQ&w!ZTT!(;XN<LS3iLgO<jqnEHT|$0JL_3cNe=dAl_?+-9;k&|r2zi6T
z{A5rPONG22pv)hliKB&w3y&3=>loteC9e>={tV6a4DtN*g?3#3g?CH7Pxz>i_ZLj}
zjL`U-hRomJs5jR;;6EkXybeJ&*FT`^kC0!^P+uw>EF3CaB3vpwQOM6fn2+}@#Pfxl
zgyf!6ze7mY5oLZ4LA+Ubr|=%3xsD?K=aTsYEz>_Od`0+%&|F^;|B2)vuaA(^gxNwe
z`>AgyJV3}_cd73w93UJb93@N$j}lH1k`>GR|Bt;hfsdlf_kDF&cc(k)G)n@VkO0}(
zNeBVi)r5qWO=K5E2?<+JHVK=KEGjxE-WighW<la8<DlZmxH698#eKaBj^nrwIw-Tb
z&A5-F@Ao_Pt8^1}ocr#3?{nXKQ=goC&;MU%t5c_{tE;Mi=N$1oajnQVWV!x!(bXUP
zrR?X#7erTI@IBc+ehwo)AH0(t#dMLs<f6ZqI8+=Vo+3^Xr;Gd%6!V=eR*C0`E5!BU
z_r$H@Ht|~VN8(;_pZM?ML*fgft0(x5><>gA+GMs@<m<$=PZ6hzGsP-#k=S16?^5|M
z7k7)-i}#4X5D$sZi+>Q!bqeAi%l=$U;&le%=EsO&hU{!HU+g0e5r>Q8#0lao@eFZ^
zX!OQWKHsHgef-r0*&?=zH;Ollt{&iBvRyqu^Q$T3e@gym#TUev#ka*jil2&Kh(TT#
zp`5VD_qu7DA4`GeS5n|9^7G|=u0LIzFD?|9i|2_O#f!v$6YInuiROnYDEDWw?-CD-
zzZPE=kBEH3ob7S-0=>M>f*lY$h-o6<KIi($;@M)AxJKL{n(IBJzg+eXai@5#_#^SB
z;_c$S;{D<y;uGQ_@p<vPbOc@fz`rTI&Fez6FG+Ou0?qX${Db5lB90QxPjIk)oa_nW
zbkWrZ<eT{{{~~dlc%|4NUL#&7?h$VhZxauQ_lXaQkBQHS&xx;yzZHKk{#pD;{7mF`
zZL|MH{)&LMs|Pqz_KD&I@l<iPc&4~OG}qNAr&hMB2Y89>?~D9}0_(d+d`vXg)$l(r
z`$h2$@h$NK@gwm|k=K|kH%06qy83`UW%m`0PCn8fr;iVtKbK%RHKMEcS1a4q`!m<w
zNO!6Hmy0{ZonnjFDw^wW<hxmRd)+_&HiPv)BfcQMEdEYBCh~_HOrI=v7R_}x{M}{e
ziUUNWkB{}kWV?EPWwOVKMjs#Prpj)w<Hui#u>Q-%I`JxTmw27HSKKGwA>JdJ-^ruA
z2W7X{_4~E_FNsIQqvD@MSMSg0<D)#Ij}PLsZuHpQ>v@=_{rGq`bgvU}i^}pMk$b)W
zU(;9O<BtE!g_Y1BSqQk?Hhl;jcOR5CE>X>ri~mfAOFXj-6<u&0mp%wMO@C*)Vx(zb
zZw+^t7B@N&HcoR^sr>1Kaea<>R|KYEV0|$Jw+)C|yl2Gm<}U8Kv2Y}ocPGl*fdRzw
zIF8)%rX%j=LDZUuo0$BGzPq^V7Q*4ixvm!XVUsCFq{Uq~A9iBB6(cN*-@jQe{cgRr
zh`V_ZwKnEh7XI26cil>O63Z*7aPDKXJQUkj-eripc@VX(&2iE(&c$7KG2)5k4NWMI
zo8z{xF(D74)~z|vDPqTIam(X9*TnKFP#*Ua+lR0CZRPDjoOw7NxGci};`N=oa2>;K
zqML4b5#Dfh6KNgO-KV&_YCqDAaSf2$!Q}u#V*4heeK<9k_F)&cweJbUG3HkRX8AM9
z<Ct_8*2#rT7#>!}Aj%*(zpQl2WBIJpJ%$jq_F{w1VML2t9`BharaKGmd&x}%y6M`U
z3=BTupVC$;89uxivP)RLTU%*njj6Dmwi0!fPLI6~ZKa3ykE^+?X7mngTVrf%Y)r%3
zlM1g|P%#$@OZ%XIGtgR6acyu!U0rNseZkeEb_~Df#H*~s^>17f>}CywN=rs*n&lbt
z3N&nb*Hy*tj0Hz8s2Bznr2#woT$5YZtD)~zy_>Dv8T0xyrEKx$q|KYO#fSf8d$(^1
z<o{}(FYl=>j_OfaOKx{xUfJFjqsUX%5**qb8`#osCkE00>u}AR1<+UWG+6l=4VgQ;
zHbi%JYslJ}-OzpK+*l7^R(emUI%WIj#(o~VBbF7;X~=Eq-%xgoFVEAIVU&u>uFcs!
z0O=ZIR1(TcpHbekxiI~l@|KK1!z<CGhCpLdQ+9KAqfj(0mR;Yy0q?stgwluj%6{6T
z&X+eKR%{i7v&*T#Q?}dFINbM(*y!--u~Fg9zO?dgzG%9qyM2u>uV;GMUhmaDqbpUm
z+ut(W*Q4>|^kM0%%D-2hmGM#(icWRG#!y>btZ8DbY;PxQJIfB{?TnQ*dz<QGXU5Xf
zlheOf-m`u+TKRG`rG9KIxxwG^M#YTs9?fj|%h7N{YJIpdwW(_}w11%Xl-!uov?b$=
zvazvzY->UKx#cs<voqg}cBqf+jI?yv)fH-4-5Rr+4rWx9`JfPWL3u68c{SRxq0`Qe
zEuD<26#I21)SL=@p>VP<Kg_M`oIbmpy;fQNNoG!6=W9NT`daMP8RZ+x-^ut>v`a(!
zRT<5hEopV>ja{19j?Rr~rX3kOGV45zxh=tB&yFT&J)Lk2%1TWwu>nwcvJPdxk=@k2
zd4}(qlpf_1C+!|<z1+i^K)%+)>eiCAtJ?QUN?Liv#9_W+;RdWtv&K#YUrV#Hd_BrB
zR&MImSY{Nby0%1>dIVD-<?yzY-NG3ynY*e`R!aHc3EQzY#VRHt&)n<UEbP6$9CtUB
z8AYz%&3#*fCB5tWKzAru(x*PRIe0>_q~ET-4Y~Ebu41dNd3!|jiO{R!h_8-~s4tXO
zQ(^sZ#fI09lxovR93Nwv(@N(anrrQXHdu44pk-9^?(7berUx5ikx9P#me_(=VYA(^
zGkZoX$GS7-ZMdX|x4Ahs0;9cU-tZ=9h)ur;Iekr@y1)^m$F$knf+y3sDLFlMXkJ0{
zbMwZQceQ>Kt%fx*wkLCA*>m%JL&lcp)jt=_ug`1BZ(f)&tIX5v8Re<B`X4=fuJ35d
z_*iy%#W?HbRg=#eXT7#^vbSYqv$y#9>2|Ysh_|76?0tuK#tK^&R1`Lh+C93(bJE#0
z`-1}yS$T!KI^l_HaLBb|r<J8ZSt&U9%CXa-`_!$xyhqd6ma@5H)5cndTaV;h1InSI
zf2jFLf26l^&#LKJ;~5;CKXZO?NU-Fhu^%5UY&nP?q2gL$Mj?7>NNMCyVUuUHm6JTL
z{}yXN(jhNm=WOu|@E-EzZJ&3`mh$7&o_MC<@iG_3N!hL}UvJ+qjQ6bc&gs==Oc&v(
z9@J3OIOw<|ZANT*th;YOTdHED8r)FaIJoTy>RKOdI5RdN+$CJ->y9zjzsaeG=Z?bk
z1?6kY&(8c)bVx(VRo$AiT1py+nDO4NKC7XurJE0$Tj9=Ojwv29S?M#;mfvLzMJ*>Z
z3~f50nImy-#>_IF!?wI_<@eud6%;hJKclUDyFWe`3R|o`uU2|Srf>0rGq?Egf9I9}
z{s)IVza<Fus&^01J?4&ufw(AkKDT_Hq4-b<^JdwdIPdRI{4|3NZK;)T**-t#UWKC7
zQaU|>W_(yfdx^SLzFElY8=f(TYrOt$xHR`&hdjQKndcf;(ydH&8REWEGd9uX^A|DI
zK>AP1tTV2pXX!f1vX*4*p)2VB3ZI3(V*Xp2*^l{Wp<I7X+GNK0UBzFJUdcG`b@>OT
ztw!AcEFGPhusHov#$RT9L>jMQeDj!aO!_T|Lulb$*7iC61@bbZ=!Srg4|kI~pj{r{
zYxtiuFv14=d~~li@!)$XA_(ED;aCy!CEaMBgO$nmqLoQ|!~AtZGH3Egx+#r*D`g!1
z@lkM?>1``Dm~=ykQ~yK;pjk;jPQsM{v=yw#1Qu|!e>_%E_{w)anw4~m&8)s3bKPxO
zDTsIQ1$+-OjVHJUUO(f${zx0@YC5tbe@&7R8Wb!=@sUg<2@OtT9Cc9mDpaBxeUTf`
z%uq>+(|}-Pk}=aAGaP9_o={1aV;bSB(2x`}=TCk*I_hOqlkyDy%|<%2ZMc$p7)2C>
zh6n$|y5D30BSY@?jifnBrZ193bF|E0<a{=CjLdN46>iXpGCM|=uxTgBOpknsYC|W>
z%!quzqDp0EM=0PGDw7G}EA!pN6Pg(0jq(WZMusLOGtOTBk|j?L(WFdD<T0+ElFSXG
z@KuEBHKA#;w|cD<KIP!9GMfzHtIjB3hbMG)@G6#`iGQJaof&88yp{`9;`L*izDStu
zt_qn4<@vz~8y2eW!Ok+mR{<XjPPqmD7*s>R#|P>VzT$n?U}$adw=g5TsUBL_iE&oM
zIa5OG-HNb##-Z$ve8N!^x+^#bZR}LJ$_m}xSs5sN6}rbA2^78x9gr1_@Bvon=OJ@E
z=Z7Pwv8sDzI>J|>Uv#>|)Z8(`tMSl%%9{}}q96|?vzH)z6}gUUAL;%Hng`*lND6!V
zvF>^3REXe2sLmRCGS%F0&F>p|6h(%f3RRo6j__6J8CB#6Uxl941~|f3p+l;7Ok^&L
z`c<bIleaW-l>PC1Co^?Rz9W1U`i+XJh*0Mz^s@3!jy%Be^Gb5QY4g;`G_HNU^LhY^
zOpzyOz8U_hSvx1fr+A^G5gx%1zKV2Yy>Dr-QTU4cnpwM;f9!`Y_wgV7*e@4jm7lA+
z^7eOMUueEJ$li(WV7U;!a>j}k{R2A#!dK>LKBQQ_;CcvOId(8QkrhMu%CW=Izi}fV
zeC6ct7=4yDgs;+gR}I2ftRw{CD`$PNBkcm=D|5Fne`u7mN`)YN<*XkOt>j*Z@RfNA
z58<n1mIvW0=TuS}<t$$z2wyqrE27hwAHrA8`ti|j%n#wKGE@KLXbZa$!dFiEsnM=%
z4}`DSITXISn(HBaMV%c8j751|g&=&zL&*qV?P3KGzTz=rgs(241HxA`P=gV^;sb~f
zgs-kb*Vq)kim?m`UsakE5WWidcqlkKiPHro>?C8daY*z8+7$5p9mS=41|iM?nvj$(
zcYpT9DyKXS+jt`6KNSvh_U9-x2Qy9|<50mi*T(UD3%e1*S8risGNz)&a0tRz&m)DA
z5(`22iUyAH=<m5T5WaGH&=)<(?T7G{Mg(f)h6j8sKI3eZ8wo-9swcjFN7>2{gs*6@
zr~>XB2wypNAX>qmgYcF4yoT^q3L~6nNX^bX6oT+oEp|<mPgg<^zT&4Di&{zh5^rZ`
zKl-AVaf2Xy#l#f8+RRo%_=+DB6ux?&t%mTGvlZi`MQj>`ulVuq&7T_OStkVHEA!L?
z<6sHXL-@)$;A*0r#Wn=tE5}|HoyhbMzH;mh(OXy_gs(0^{WybrqGvM!gs*t}o~PL;
zpJ#<2e8m<R;j0^&0>W1;!U$je8|#GdmE(Z$RZlt~eC0SGd{xR0gz%N)fbi99rhxF3
z<ACthb4&r@E2oyHJyyztD4wk{eVXamY?QH+9Qy{>rtnn=!dHAq5S_w4h47VmVt_uM
z&OU?i6{W1a`5UYhp4DlXqPklt+&MguWOsW%1mP>539@+B2|@UZJ2&eG>?;Ugu~w)4
ze55g%GN4(BT08+CUD+O<2F&Qj02_pOz{dkU+rxv;Jr>R|{!{Qjg=26fBBm?|RE^~p
zK=_JhJ_uiBqANlWzS?L^NGJ^9=m`4wNUz6i{PTNGLX(mqe8r~<J<mhB%{e9LQY(kI
zNIW^WGlSKg%B9H=zG^`#k0;oR-YYz5_aKe`1^9yZBc~TqSiC4SmnB}PVEq|JX4rd=
zFXhA(bT7Bw`*UCVLnOL46@_~5^>yY-s$k_{W4yocbuKq{5Zlh81HRv}f)kkOKA)dY
zE&LPkFW18d>7Fr;3Kk#Ia`8NcS81t&bz%-<e79sILViE?z)780H17d&u;wSD13V{p
zV)bR{D89du|4X#VQ`-3m*7LoJg9rs|Cls%kj_*jkPaoR~#VeL~7n;FKhk`G$0+Lru
z_Z944BN!E|amMukTELUDQNfCtoX?>F6jv+YD+-=dI`9b%zMom&M<`%#LGy|&IR%5L
z9HHPvrkh}V--o?~zBjmK6S^_o3gnrGP>{@YlTCSlh5Z_R9gMFF>-Z4iO@soz0^ymQ
zMc=Jx^|c5_2kX=hzlZCLFfPFmj1JbRX>=Wi$$5l&ZGaBesZqMVkNcMwAvii%S#&)J
zle5wGz7Y53u0+GIJy<+zlPAI3=ZEl~5WxdsguYzSZx=k?x|#j!VdUW}(*Vy@m;*f1
zylW7j?imWdDQp)aUX#hQA-T~lj5Fz+%EDM$TVdD1XjhoeEo>lLb`%Lb=Ko(9yC}>V
zZ%yl#qOc_hg-pVgZH2xM<G4b7b<b}MxW)DkqFAQ)Iw}KOBfU^cpTY2Q)?3ct)2BC#
zW<(khin3r>ZMg!FDM3TNA6dYJ%yk<goY%+XdK3{(;?sw@I9tz42u{E7og<IA>*}cs
z?`Ilz^81Lqi_rG~(zR{E7^HPKVI8`6n)m#8Cm-(Yytw4Ej<6{^BX6^?&*4q(fTIwh
z=sg&Hj^bY~EKdI8G+_#g<xs@mkHW*@HcjB<KSL3WtbAJ&7A7>o?B@V`F~4p1^ky?y
zAbvQ`|GOj0Ss<G+6%o!D6mP~7Sc?#>f$aUoNbfcO`5u*LPvkbNGJSa=A{Wr$9^fQF
zoG{4r<=u$fiJ$>%N@!&6pM<|)8usN=h&+MNmn+&fgofLf&VW5Xz7cE=KdyadidoOi
z5zh2unsN*U{SKjsO)*UviB-c9EVJpKBbV2lXgs$@=D=OVO*fld#GZFj4aCXFV+HyD
zo(O08aXJW*Da_KgpDuy55y9$xGO9Bd4i;bP^8C)vxqJG|h4(>34$_zcqd(65eHoal
zUkyAwIG=%`ZS~b1-Go6u%^ajUJXtoAq!@h%&ryE`N-$+JGL{C*=Bzq5BlMk`ST@Bq
z+<sh(9z3pO9;*j=4z{)+kLSVgb{58+@+cw?voNk`+bNGDty>s(iW<n>@eEdZ9UX#4
zA`h?_9%V-md7TD#$7hIqgy0;TW=xqkpDq5U+^6T!h>d+<a&|)`g9dXBMr05T9-pTm
zG7iBScr&ct=E&gxV#W@I&t$q^Vhv~Op;73r?Dr(R>~E$_+>B{H2->urY6kKUVG`T?
zH_C^<itJ>u94oa5=OM&L0jK%dhF}e1&iQPH`M;I1*CHm@&#~qngm|v!U_FDt&tbl3
zTWr4AuJGl0K84R_pAOz&c~|<vM_>;=-}0_fw07-s%X^+L%yiE4CvT;jjbnw`=Et*D
zC1$Huwvyp!ocCi-md9R)EJF%te&Pum!@LjpsVB@&oT2NgmRa7<Js}!sDnEmZM`KWV
zf9=Wk&}nlwI0d}m6yW4}QF)3V<Is52P5ok9>c>3h>cvU@gqu1C)!2*uJv`4c!re5O
zO@OPAp24+MYiNu<0^@|C%d0k6_BsBvS6~fYj$d`!=Q;-7Ch&L;;u7FbSc5iyr($GW
zBGPxfc%<J^ZVb4>kx8y_Wbk<5$k6e^k$9LI7lK3+T;a&DD;$}6yl`YBF+GJNF)JKj
zAo-VKWNF}<v0)E}O`ade#i*3gM%7bFkkEmSce8v2|D<AM@9v(#Y12Ii#`<Rk=A@jF
za(W7D>EpKsr>UgADIUHg*l#FZ*eCrjzu1G3#8caVD=zln*Ftq;;U3slP$y4kPrRtY
z6eQ-X?YLRYJcGU=9S)}=kJ$wO$do?e328Z|6@#^{a8kjvBr%PXVu-d}DTYcCQ|1Z0
z)jF)mIypQh{Qc61(?>WIxZsqI@O6<)T#(RTK=QI5BAM;)raKRsaq+<C;Z7Pz*dgAw
zP*4jC&Vl$o)8?In7{qpnWeCtA+P|3*-h6|0*6*R*=53{MVcg+srLi^c2(;43!O2Hi
zf~_lHG$WV-uS0|(XvDan3)xERVT5GYgIZ`)Gb?O-buVs&Zk@N4AA`HG&21&4rnZIK
zVYY?8(7_Tj_H=?9L46+-%Ga8qJQi$agugk0B3VNF?%eFQ2JM3Y9^1#Z;3|gggU7U`
zmA2aF`p`b4Yq#`(4V5s$X~Z0Y`-I|$h<<G`o6xpXu#2>~3FBrCT*V030%DJe&Lr+e
zu&p&4S{XTNjP)B@8R1h7^xlV?0wc0pY1ANKzkIkUp%b>6PPiUx&~&1!kI^#;-f%-l
zY~387AfmUGwmJencSq5~yFWpE-DKLlR$6@#kQY1C@$s8BU#mv_TQ}DuvePvfxgG&c
zMQ&6>gKtpF;cKOFd)yH)V}l>&ZCgi!lb4&0V1y&bw$Krb>_PBYGl_l1U+ZmU<aWpK
zwK8(RF#@fO@H;+q&VsFsa1Ww$(4%e32*jLyJloyJ*svpfu%pG@b=bw)!HGN9UF*D3
z;*@kc!6U8{<>>-E1oNn2myIrQ55%vniXW0+TNOVzwTfk#QlSc&Faq|O5pW%LJq`m@
z-0m=SJZMA0Van#|Fr}6q_bUdbyH^o)_bHCP`2K_u-<L3){m32k4GoO%w^{CfOSRUT
zA!6h?<9qNpcYI$S=Z^2y<J|H6o03p=+oA1mJ2cHsZL@H?mS89SS0dCSV1yA@BVZW%
zS{Y$cILi`yTt6fG9OJ@PM(##HX5y%co=)()E6!s?J%W*>WaJv-pGNQ-m+>>QiC-A3
zGxlLWa!=t9CK#xki38Z|z*k{YInz0yX&p)M_*!Xwf#BwG4=l9LJ*=P)i{_aHpTr!=
zh$Bl|m#{;)1?Grg<bB6@ej_9NLX6|qd<kx)!5`Vk5p1R5Y{^u2OH48DwqS@J*~HUP
z+t%PD<9IMc-R+6{;#*`+Pe_^9%5CECI_`+&MmS46=59!$cp$eY4@r>u;3j_W{sDq3
z+{ZXuZ&vc#r_Q(sH@O>=SQNMEOVihmwkN-JnJ33m6J(riHKn<YPAtG}G0C4gPe#C%
z0HG^^1Dg>yi_K55_~Ps~G}kQHh5HcUwqZ{k*c>S7)#|p`aSZNdI{afa7tMKoBO{$r
zBBUb;p6!jl1QF+SFqNl+Mg*KXiQNcBIFpgRj-TMkUBa2}d7i?V?)J8|Cw@Yhx(A(d
zGXjn*;-KjxsADqXoUErg+x7MTya&7t0p}=!7X@hd`<oakML=T-?YH;MC*^9#Ph5!L
zw^mz2y0tRO3mpg&mIh$E*DIztw_*%|01lFN%ayQ?A|&oh+C0{g{eTg6Jqn{c<YP+<
zN_(%hdLYt!gViJNlj2YMA;rhRetE4-@-{*y4(D%4!qvY=h`LGIm(c@F?9XOe(67We
zWL!h|z@~&Dd|(s5ch5#}2Rq{$o(DF$yDM>%+^t3@wOhWe0|IC%I$-Z6MtUP;S#?J@
z2GHiZ$2SGAiO%NlbvB>3j(8(FU`=iCO>6KmuBPuzZ2I0!yqD1<q3MjP>3jcS(=j&f
z#O8ln!+8S_4d1_sk=Y1n_^TV);<_WI{Z7O8I}JYveZ0){xzljQ)$sj^4d1_s&vw~R
zckle8Zg%<@MPWe;EZ#tNK7VEquNwDU;&l_9!Qplif)`gE<YEK}YZGeCiyMp809?V&
zbSqEL`b0rrTX=((-GGk_Vu6XyAowIJ3{B+HUKb#g7UZ__zTPkd9Ck!0LNdpEuk$eO
zb6aV%DPiNQJG3c4FK-_WL%=ai%twfrQcDX^Zb50U+*bM)n<O&`w!8yA^;l`$OccU2
zZo~1V5z&1JY#%;1`Dw}%0HW?eji{Ua>--B`9I$8)F%W^>Me^Mpb}##M6#}}K*kRmt
zGf94sd+}N@@7KM6fNmoOqRFNdkdv=4iMu43YYy(;0B*sDT{r0U(93OUzb1b7A8XQ%
z%j4q)Fkl29Y`cW@wz;ugSZS6(Fd^;UwzP5gH>OSKJ&%{egCnnf1APH{8O$lrtugLK
z$GA?v8DQ+x_8a4|Ip!G5;pk?FyAv+t<M+;w-*9AVx4-x~&z<2G7tfinX<jdraqxU?
z(~yt;`w@7q{+9C@SM!|q4^Mh-6MUvbCP(96+~~SJ77wZM2><X56i?3BKXDZDly&@3
z=oS(3@Kb`f!)J2%;DhPpPx|%#WcVjm=M-y8*Yp8>JyzGW&dFbG?wVd`;>llq)y??`
z`>vEc+P_{8x_1}u!?i6b9@fq;{AhvsZ1}EnO$*G)_`6ajwjf?l`xbc2O?w`}?Z>0n
z9M`<E``Q?5cfd2v@nei0esUpa{800@-JJjC#0dk^<8g1aql8b}4%YZxbhr;BxN*k-
zwI!Tc`HA2D%<A^Kb4Q(@Pbg)7TPYZi=7gMZ@@1NDJ^5xMJ$4=zY^)Yu!nw;9L@q|y
zhHwSKl?Xc#nh|)abC*Qljd1c5$Z#3T+LlnBd;0ni>v*ze$VTXaz{`4fanmKP!{9Y1
z_acx=M|UF}K;WUx@B)In^hcZ@08GobVcoOd7{vKm>n^kzUPt&C!8{IgI>aPl+EN7f
ztTr9-nFzebn1gU8!dVFO5qQ#aFD+J}jMWGiAn+5^UEFfWZz^k^$|^ygp$Mf2GZFZ%
z%{&Bm;i+yn!gUDz*t}1{U7xt_+xqHt<Z-vz&ByI``=CcceLO|EZ5o9*6&l*Njoa=n
zJSQ<ch`_UhyD-iWz}X^*5Jupcqd!6s!cc@^2=2lQfX5M@M&JSKE{Q%Kr-@7A_%&~m
zS$xO%KP}{ayu7qy;eYwc)r$sAaD=)4i^AFX$<M#UzW+H1bVqf2@zT|m=i&EJM&6r0
zn34=PcJG4awM%O&Aww=f?}dvNSFK&PrcKxzV<fKqjT4fzzY%Lof_R(uH@-Bw+TU=i
z8oXOFrh4ttWortTt~kkzIKRj8qjH>t4_a;F-yPTHQrEkCA6Ek$df%Ql<!{J-Q+qhq
z-zi{sfc|n3)PEu0+`(Rx<HS7n0?0|91O?$-sC+xR-&AUb-6c`>8)Dj&{k8*nMuj+R
zXBQQXF&foNc001eRQw(kS0FYb-+0H~wm<R~`8<#m-oDY%h3*>g82^XzUupbM0;d!>
z)@0j9yr`*5`ibdIosd*c9-M<RporbFk(smY*PJASkRqMMr`SK*n8RWN_HVs-cgjiK
zy3ykZXm_;7QAWHUw$(nJo8B*HbYbB>N`KoKV@!$9J0&hLm9jRh`iZG6*M21lm1mez
z;k|wX+mLI&825(l8;$d1`{kq@e=Ns8pvYf>|2g=d3tQ#=*d!_mm;$Htoa7&{*gpjl
z*#kNaLWN=b#~aKx*w1<)qdmaB(vN<yKfHjs!}iZMViVZn-ln||s|O&>>@@ZsHTLCr
zv(VT*rpn}i{fO6tq0qq;bw9d1nL6YwD%U=AT#j2!j%@o*rviULz-~rEur0RzHiXy*
zz(n(Cz-zbo8GlQSM9C;}fc+Y}!FU6M5<B!Uwec6GMt=#0)XC^0bWzV-bX8CE#-xj#
z&3Qo0_^H#3Ku%5$MC6kpQa!-F9Caq!pIl&iX`A0O$Y0XaKY%6pr}Xrfj6pGo7jZOv
zdI5yHof7{;mEYA?d9Hs-;Us^F-C?)C00m%Im7pEiG4^>y998JQ$4oPF?FXDpQvzw&
zvqe2~O;Z;;Y3|#A{ew+O=+b+f<OT3*5E!6rWC`29G&_2V{ZJBGS(2vW3UhZm1wLXb
z4F&8UVW+{BV&7oe9>TacV~GxSG#wM!QXCpbH+m?f&uGC!pN;OnGz2T1^8FD*WXQ6w
zfB?MR6<M+a_8*YNAG{ZS+ivngjC~Z3@Imh3a}1TToUPwg&L2(dY`f7L+{cpb-}9Ju
z#&YA=%Y7HsrUdeN+=c8PdgnOf`(5WeV07WN1}p5}U6?ax&Tj6?de0o4gzOMR%L7n%
z58L6Ki8!5MR)Vly3+Z{qc#2ES*#V*Wb9mBm<{_YhJS5XGbn^Y_6s*thlE%S_-^kDo
z+aZoBjBq3K9%yvL-_sold33DNke5z;kw2SS@F)6>PJ9vLJ^elcCqd&whHkVW+fG1%
z->jYNPc=lxlPCFmm0%S6139LrpAR~F44v33VDDXzQ+Ce9SUb22w%4xm6k%)86Mc&Q
z6Jqi#eQE#=_+KL?Z^Y^Ijh;LXkIy%)!M@728=RwbQaVo;I3js8I!7or1?hgTW3M@W
zT;RZu;fNdXwIlzC4!NdyT9oD<pvRpgjygvk_8X@{a88ULd(5XtU`(LcJ@PNx<eafv
z5=x98>=!#teA6ilACa6b!8tS5eRBp5SZv*TmKw6(^E!4N25{TQOJQLlh4ml6N!L~8
zPZ=5)*2jmSBi^scFsQ1pC_hN^u{vZ!U_S}ZTq-MPoI1H|a)tG6O8b>FW|YmeDp#(k
zT(n{7n#!uxOKRJ+U*jV5gHNy^+`VSy@@ib0RIP#H^Xj1^aGkPr$%?9FmDOt(TWeR)
zShO&Qzt#KaRrvo`>guB%xa3*7qH_77<qKAwZ!V)&u0?AWuUc74-R#9HYOTrzD_5So
z6dSN)*~)6Ped+R5YgaF-T(xHP|GzT(xKcH;;tN);#m-y2Y$aaQ`bT2>*u{f~F~{nv
z6$?2I90h;;!q3R8n}5fThpO5IYnCowWJU_K!DAC9kHdgkh}}`Swym^E$L(r~W2Y_M
zfRVX)aqXft7TzRVi@mmJ`J&ZJ7OhxtzJ+Z6lhXUp-yibr`ul8;DVQ@p@FIRgN#)Wi
zG*m5Ebpl$wenIVO9u2kb;jp}V*`gIP7SvQ>FjcO>Rlk`600&0p;<cOy0MkdTS-F0J
zn+XRJj=5qCOkU)pLldMGP{8^HHQy=HufuzezB6E0S1n&&We!Zl67~nS%5r91uqvyo
zYSER8@x5W$(pv0B=sk0X&zih)#S(DwLQIsjys~!PQV2$`Utl)WZ8B$yLX!ACTd-_V
z)rz&N+-#NW7Ok#bx^e}#)to7?RsZx%8|Dj>>A0n}3(>H+w10eGSd}%Ei&n2*u@W`1
zhglVy^IuW<pN7-hsu`;jr2f~hUb<#c;?A%AM&<vuv0~bC{vxyA)qP7BEkaLW$5!E-
z<PQC{E7sO7La(k^v>s=ob!#wa&{I_#%%QMs*w8BH2&rCnZtc<w7Fqw&`*%;}i&v~U
zf7K!!d8S|7i5zfl;Av<DKY%KozBT708nvqyEm*pE>7s?sK3If7vKWJA@v^EVwU~Yb
z-@zAbsIpd-uUv!^49Z=^{lXKPX6A6Sp?s`6*BoFNc&Kf8)iUf>)WK@4Q_9On<@7ye
z%B-B3X4bU-BeMT|Ec0!e|Gca8ZJPgOk^SDX0m%H{So8lt+g&wB^Pg`&IEynUz~k6H
z*LGv%f7dwxaHG<^Y(UNa+=K>qWIW-FkDEn~hJS+3()j-Yk|uX??qrjHmd(4xw0T#T
z+$lbZdp)%IV<z%p+*Km^u#n`d2K?0+#}W0(@NT~$RvBiJc$u^pi63PQl%Fq;FnyUg
zUOZKtE6x{Jh_&KH;$<T5#<RR8@h9Rw@qqZScu0Ihd`J9DG&=bxFN}U*xjn=Ju~_7t
zbgt)}ZE~KtRcsJ%5N{J75uX)b5&7l>%i%pXGF{9UPZt-8wc^EMop_yin|QzYAL6Ux
zpT*C`5cV_cr3L`mPn;;u5&4T&u3sl!D&8qRARZFm7Q18oFyBCNqIiZ_BN`oCq`OS^
zRpMdsi1?+Lit)&D`Sgk$AdV6zh?j`<;`Jim$7H?-#plE~#lMJN40xvNEar(N;#hII
zSS_v=FBa>?>%}|7hs9ruZ;O}XPAu!aTHGVvDLyQ|A-*SmB^q5-<R2Au%9$vhDV`%<
zAYLIhi#Ln+icg9!i+>Wo5L5B1NVd0!Xmm|sm&%?dR*OFs?-z|eDAEV;YCX#-5Lbzt
z#U0``;x6$v@h<Tf;sfI2;%~%1h#!loIH$4R?qZ=hQ9N5*L}F|#6_=AZ8Ez4`ibjtU
z<ry7LtZ$T`zY1kNdu8tvjSeUL_sKpeK0?BONcQvMOY$F;{d@5p`9GEYg_wdiu$>*m
z9%7!@heSOkvW+e$;-lq{$v;s%P5v`w&l4BOze4tEalQN(%f3w9F8|fCn?<9OkM`Uw
z`==s*FU#$CKs+QqFaAzECVnh_F5382D)(QA#OG8diFMt@JoyKaNH<lSE&pN?>CX{Y
z%6}n=^w)|vh(8hUA(8JF;z9Wz77vRbil38cUoryoMZ~C>CH5y#Z!w8bDu0E@U-B~l
zH1SMvo>)U7{|XXell&Kp-<N+UiF9{~zmWea66HTDz9zmQ{)t4s4@d+Lt_heP_csms
zLs<HwB+`u$$I3sQMEcp{La|0%O(Ne0k-tl&eWlj#5Szqn#T&(&MgC%y`R*mro+ssh
zM*NlhM@XdeU~G~}B->A-ompZ(u~6jCQJMZk66w#Dy+C#?iTvxuOU28@1`_$3NaVjs
z{#(Vn#e2nnCz0-H68YW}Ka$^%3pdsm5<81s#Viu}`O8)2pCFzle<g|h3&a}v*OExT
zL%dr48%d<+uT{xA#Ct^k_>}pc77vL>wEn30j`)H2x%j0R?Cg{i5j%@{B<k%g4v?Qe
zF=f4D#7c3IxKuo!ME;H9cJYT|6Nz$K#T&%iwEhn90r3%$KMCb|H-sO2kr0|RJWV`H
z+$io4ZxQboUlMzzJNf&GxV$y(!ex^oHo*{88D@y)Eg7`GKz3h|nh)HrGI6{(S*#V;
zi+oLo=`R+yi$4_kMh(|rC*CUlOuS!wP<&SWmH4W7M0{8Li|FO`G|J~&H)MvGEtZMn
z#L41R@pN&nxKOMSSBmaDBNxivBK|<+?<iP5-&`SY6dx6z6c3BP7GD*Qh`o88j{N<_
z!Qu%b-%{cFQgMQ4=G%hbDA<5!%D+TBS6m}*5HAuh6|WR`i0-^26k21wlma5n_YRP<
zRJ0!ve<l7#bmtYJei+kzD7y2Dc=){meu{XIoyD$VzSu|P+cZo!LL4VjaEbou;%u=}
zTp+shityJ;Out_Ip14)qCf12YEDh;*%jWOen4kJ3<j=)}BJV}ePc0MD=JyydS&WFi
z#C~F_SRu|8sdUBs>%<GhOT_Ps=6e*<HOan7yj5&Jf5?;a^Gzg{|7-Cj@lEk<@jdac
z;uoTYyv!dJv&1~Hw>VNfQJgBe^N&zOkL8>zZW1pRDFnmykBCo;yq87)OQM+%4e_J0
zsY}K6ABZ1`Uy5FS4?{d8ri$sJI}b@u+3q|fREK1~Vv)K{v`32+t)e|%JWZS-o+-`~
z&k<LMRFY!;En@rmN_NX{zGoucO|q$G$$Za=FNnVte<%J~d|#xV81s4fy%LOwoyAPC
zyVzUoFOCq$h?B*s;(T$TxLRB%Qo)Dywu-ljcZm0i2gRqwL*h%~YvSADAH~nbFU4ej
zpXGLn-NYVZA8~+4H6f;-Bu*D+i&Pfk`t4$)xJ$fAyj3*w)FHk3-VHt=zdJ9<GqRr(
zUlQGUNsh|?z4(Fnk!ZfJqg;x6vt4GsJFtUn>Ppd{CH55uibKTV;z{CIagunNNEIcP
zw^}sw=)rd9ExAnoE5thSDsi`Xy?B#&tJr?NlE>wLTBKqV>;FVd;`e>nDPp>qAsXdC
ztUp=yJh56d_aU(U64^f#8$@$I0_(4neUo^r_;c}>;-lh|BGshWzE8y<zrVu{i(SM_
zag=E0^+P&yzXF^h|LLNc&kz2EvTMXO;s)^|(VbW1R@v@6ArHtl_a#uCJ5R`S^8Z!*
zM6_|i$@V9S9mRC9{rn(>@(&g%o5lQRiwngXaiv%*ULbA~&3y*sze0BV`9XHef4yk#
zHz2*a-vCmhi}kzne!MFCh-mIJVEvzD|6TOxdwfs~i`in1SRxJ+PZZ0<S>hSud~u;j
z!7#ROyI3z?ExPw3ek7Y}Vod+2_#dKs|KTOsuZeGoe-Pgn-TM?@$i`dzrre+y7Slv?
z-vagal$|e9x{U1^DVqBi82eNqqko2I?pwf5F){j=i)%>usR%~DxnBWN6pZ$6k=kFh
z?+_{fMf*vS3ShK<D^l%?_J`u%NYrEQSHK_9eE`aKF<mc_5?!=MiDe}6QE7|*nc@=h
zT+zL6u|+l|wV2-Aw*aq`y+@?V7T25m6(AM0Xg@2yK%(Abvi~F|^ZP&2MMO$v(Kh!b
zz^Srlij=$J`tOTW#-d#>UN7D#J}5paQvHhQi^LO1w2LxU^p6**WJP<wXzmLjoqJ#4
zN%;?x@SFPrNN?^7fE1cy{=bVpey@h@-VdO*6zv}3VDSWz3R7G^Nu-h#?fD`lplGib
zDF8)#hj@+HB2xT`>whVl@A<G_ko}tYhKS27vt8&mlMgV&<+LF_z727DF?7@6Yre7D
ze~<4g|3I-=94b;?g6$h4mWmbPRB@&_M?6cMFD?{o#AV_J@j`KnxK-RHUMcPncZ!YT
zF7Y~XkGNOdCms;*6Ay|Hi;s&>i-*ML#UtWT@%Q4N#rMSzMN8k$ePU2F&kxbB9c8DB
z?e9b6$Zwu6B0Yck!~HQ(G|wAh50%a5wPt^brDBEX-oKbBdyaUPIA3gkKVzBvtHd?p
z2C@D9jji%;6R#8-#a-fc;vR9YxKBJF-X|Uu9~K`MpB4{^&x<dLuZl;+qvHGGhvKK=
z7b1oJ*q>psqiCML!k-~KTg(v)#J(bbHN<i#?q~Lo=-!X1kUdqLDb5kk66cHNIWNkq
zk-bc$Y6Z)8@7HXRy;a;My7y}uW$zNN6ZeSw#XCi}-gJ&{oI^9*ab8q={_-_d)tG;5
z&1#1=ZVWG>;T^4oRcorOqUzdOXNEC4ixOW%_}9E+=t{F-=$WMt{s$3oE66NEMHg<m
zVmKJ*X9E|e<9!Wx@hLJ8#Mc|ERQ8Bd@HvinR|KYEV0|$Jw`@c$9||t!4%gzY8w)$J
zylp6NKd$Fl9^2xUHyv>|52Du4Zq6^>80X@yTbK~1e@u6%D&TX^UEFl@;Yh4^#0)$q
z#dQnorQfZW_nh54h+3o2Q8|ogao4Scomk$HYMhthV|mz|w(>4R+|7fibtcL?h~vUt
z+;tbjkyzgQC~p-S#qw|&+*TexyWBj8THS_VK2}__xQn}PCmf08&0pf|CzglJZYysO
z;>?3)ndLm(l&?yX0dO6|ZK9j*xe7<^32w8v>G&DRxVwxW=UfN4Hv5?iKT{LiSA+Js
z{g;MyOviEc1OmqLD!?pTQ69&nySR0c3EgV#N4oiNM&ai$WO*!~b-Kp}qE<(YzrKuU
zam&ML>bP_p(7u=4M4+3l?QAsMOgok{_=I64#Y0Dy49DbR#rTDf`+sn8@vvdTa&iWb
zEFS9kzkA-X>v&M%b~TSpwlV`-^Zs3&b!>{6cdTK5Ma}nXBA9oqmlf-AXKYc$j##)p
zrLIGRXJ_D=PCHVsPQI!+XdT}6hMj*|Fr&0QwkKva+yS{KyY8jzDx|(IR#CB_B6xMu
z4)0aIx{me!ogvH+hFOf7el<H~l_&pKvnQ?c;{WzlHvW6^o?2z)dzzk_eZ}mi*wfj;
zmdiIxxE*sk9UlEgpvCHq8Jco1)6%t#u{UFrVo8{d>6X~6nAQ8Ir+2Yx%bQ|9udw>0
zSjSGU#VkOZ%8N5*$JT9VtXOyZ>hih@s8r`qEMHWyGxodLCDy$1eHFtpyuGHz#+`ma
z`O@;sEBaYGD$XzW=3R-{^|KFdm{op8dFk!9W(KTn6?X2t@~YXVl;4RPpySI+Gkv{I
ztGFpPyWBT)f5np(XN|k>a8qnCW^3CL8-W=Wk}!8xk3-FvX>C$0VBG}Y^=Q{)r(3<g
zSN?IvXlq9Ku8PstqSGgpuPpZrZK^m>f%(~rlQCP<_2d3{xY#-sWgYBfTU&-$uiSlP
zOHS!ntL5WP8LNgE&)y?jdar}$olf&s4KSYOBU^echv(W=<+0y(8f|>rk8J6)d92m!
zY5C16Ux`)kZMK_yCEj{pvu}v6#8>Zc_6_zl*mVtKtwY0(r8Hx1G0gT9Zmz0Gsq17V
zgVhz`y5xF0zXN8+%0I-u@3bq>;%`oFx+XKF*~+Ou{fb#u-Y;i2&GwWmEicX3Irh`T
z2RnJKEhSYiv(4e=9kV>c?i}~lVSn?2*v{B4%p~P+h_swpliJc0%sph~XIuVj`*y#0
z>{(?wR(kgzkDXg)myhpJ(c`+ZjIk3B4Y1NMLsjgsmEYI8+<JJ<^HY68n#O*9*xxce
zV^{1-Q<|Nh+LVHMsjOUoqi1y4>`tpVFO?^^Z1%KOoR`X*|IqA)RcXh~OSO5B_3G+l
zoBOOfwz<%Hb-}UCy{e9FF0x*ob!>C*8OJvFwO&2t*yfyZh+X^I=A4#eR(_zhF@{$H
zdqW8SSQ^^mZ=96@MZeRtS9$RNtW{q8-?hrde_!#dt9+Py>%GIb9P{s-f6UzfFvk{t
z<b(q{%onY0Hjd-}dCPJ7u=_<%fZO&2KEdat?FoJl@N&*~dw9laT;ug$gmm8XaUQZq
zX5s`6R}!`Bz5J$PpPI3j@cDNz)#WVYw9IYBmBd#d?Vz7ee(Ye<c$DCCCYZ8)NtH<A
zeFyFHrFZVfcoA3Uq?I#Hy?<Xp`fSE$pb+1{w55ofIiI||VD%NJo7#hBRw{25();r=
zze1XT55K>)l9nMCbWPCAz`zJw==}p%t~T-DWUNiX+)jJo3;6;!+I%@N`AoDkus58~
z_{}IWa1(S-ks@Ub{#7FuW_r%;6u2RD1?-3qZ4Uf6=~}okqd?>%nm7B4v5Ip$c{{L>
zTWn_aPGjM>W&IUNIk(fz@S(SJ;Po@^J&0JatLeFpUm{UPa8Qt!%#qjeFE}`jan!-N
zoq{E*(HG%EqhLvj(|}-vGG4)wbjJ)wc<CD~$#P6Hw^MLP3i}x|#h{}eM7=3@<KIbe
znQg--M=nY%2o4YOF=XUc7BDj8ZeM4bqh$Kb{7k{oGJ}y`+=4MO!;#5s%ZV~OM)+E6
z@Fbb(5kA!oo-8vXayLsZm6;vkGreG$Ow8@n1053d1SbY_QAfng%rz;QarXLL_QB*3
zP0j=o$-_<$PD$p5!S+V3qdiSFuKrW_gn2Mhn@z^tPMm^khbMS;a3f1M{XMTU<1C$z
zWrLLgrwe?M57?5b&?RPVFk%{3-GiN_xt&;WN(25esD^;A2?pkNx{*x{t_?m0GjcQj
z1=n?AoD~gVGuOKnVfS#<b>z31n&4f*Qsm^^PQkl7D+A|t3f|+61kUXgJRmFRjPjp{
zcmR7bx6@m!>Ry@7+)lw?baE!B>KIwZZMsi+Ga?_;d?=Z{#JQcWruj&B^Vkb>JFVuf
zd8~UfuBJG*)6;DAlc|G@**CJ76+IQ2XiR5rr{FWH$eG(I_^dX-ncFFNNcE11@PS(J
zSDnmruKd!-$uytuWFB{EZl~aHR8&QzGkfx7<((X9=3aUwnR33ET_&=JjeNaxB@%IN
zCq6n2z8SvSteq42H*V3<2#;XS?bOJM-qK*>+)mur%-Y5LV?T7+!+-Q+znp_rey-|j
zBWGV<aK1Ol-icnuaxu4)4wvX=b_V8ldeHQSFZu@8V{RwM4o3N85q1y94o7(f9mL#D
zPX3P3>uF<dr@!Iy4o7TsGt*;kCue<e^cXh_b31jym9iIeJ1u8@nA^!&KO*`OZOrY&
zsa?GJW1{@#AH>{F&Z(p{%ELa0xt*N!716)b#@tTM`ti~I%#XR9oVlYWM?Yn+Vs0lV
z{nThJ>&M(q>>SSR#3$N8%<c4oY44mUkE<Z&cH*IA=5`v-0x`D}j}bGs(;zx9w-cWs
z+4-;fqYtx4%<Z%hU1oD`Cq9J_Vs0l+H)H4jnR7ewP;hpV52+G%k}=shB>EZJ6!5);
z9!vK`5$6C+NJ^KxKRLITQyzzHJQ4Dr0EapIa}=6`8K(~(m#bVGt-~qB3Sw@j|G>s%
z+=|A9gP7Zik6EMUT!Ois%rjR^IWvx%hq;}c9`r@$bNey3lSTw;<c0@)EIxzcYmp%4
zc1prmhUk9o{8CS68aQ1<IT2wHb2~Y9Ao?Q~jk%qw(K;ORRth6gBv!LC4+Xb)ljdUA
zM8~lx%<Z(tB(<VXGb`qHa`vMyTFDK<+)hl)xt(6+KET{g950;P=`vQ0xt*M?7$3cx
z<za3oo+&uD6Mwl7#N1AgV=FkvR~pk}ZYSq}tBLXrgCOR1a_m)6e)9=pZYRgy5DjuY
z=5{(4_1m1=X$BKuZl~`V2j+I#$rPB|i7l}6uk%EAF$Ly!Vi9I;r;)4^b2~W>%<XiP
z8-=-@90%rhdVwi0x0B<*+)iFPFt?NAz}!xwxZRlB$*BeR)lzOo@obgpQ_Sr|n~gFy
z=60gJ-L*NlQxJ1I-3>>y539%APBggtUS^+RZl_0$jk%q8R;OW#!rV^WIXsYLcY8mG
zxt;z7M;6aILCo#MotyP1wh?nXu~w&kKBqOAFt^hKNQ$|g=*sr+G+;(I23QpFfR6{d
z=6vEd!oz9YoSC0eI0pG0+?0hmm^hPT5OX{6%!j$1e#VM1x6>kH+CE<x>+PU#Fskfv
z2b_KnFDx;KSb%Su_vGs_n{yt=R$4h|xaG;&jtnT5@AqKhu6#Zp#@tTbkw5uTPv={Z
z#(zJ2!7tIN$(rpc$hTsWHPKUMIQdpzN-x});P+uG`L_7nPB);?<o&)*T*<ke_OjHU
z`8o|SHs^L?(E;C6tl(s3zTM~lBMkpwq{#JjLu)-FdHHNvli6l09zK!e+)kr<GIk<d
zBN6hqGwtY(EP4a%v*_bXIG!;bSv~LjRwLvWGu?@uk6?WiMRr0cU^_i0cVN2n5G|vR
zZS|CPV0jNA3#WuC;LTi5nMs#}qThwj%<VMRxYBu`A(*+H%1zGOVeUpK;Lnph6&+r~
zw#`MqpNvp|7FeEfrX@KTH{B3=Ewwx`<CzR=B0|9iwk_6$?OhAIlD?C;U9s-;@l&A-
zLII~B^h_`{ybhbs=L?=UzAmhF6SiX+LcvSMmqj0+asLTEGuzX|2=~RW;CckX%=R>~
zGhM~#<-Q1Jwx@|*=~@Ak4|02L7-D%QcBAWOFmI)6K`~rC=z0U@vk2J1e9GUO!^7J)
zTSgzwlmWBwS-AUfrVJRPkHF~Lk27U>HB&}E&XnP8n<?X4CdW8_8Vp+#WZ>DSFFsd>
z|6h}1U_uJaxxkqtx@iUwnOU0ALo+gDck%Qw(^z!Z^c2R=`5ACpfy_wcq?8oQ^$;(v
zXJ5;X@Ew616T$AzE%KZkcBi}O6Xx6!|NAD#NStwkvr?FuG0glM+8|7hVW!4N^kJy+
z)W`6T=a=BA2lGq3Z!#qQ>k32jOE3*&2gfI_rjj%k-p|AT<Clph>olSo0ZM`QZDwQ{
z0)(A+LGItvN@I20;ccbCvzt=btu)?6*>d<=)3HH45KMsuh%i7J{JzbBb&v+9H3b1O
z;Eo5i(4J>ftux-d)+4mAL2aed=!lS*jdqX3M7*wKH$ZzDtx8-1TG$g%a`~pE1WqVs
z6H`od4pEK3y+dAx%n=KU(rkG)dnm7!zGj4u#!r`7iH)L{&+OW-fjB<Ae0tY@jonHw
zJJVUyR!e@oSFwjn*@a^e&^e{1Pie3ZLvkc^X%Yl(k;>`OKO)W7i>CL(wl(ohuv_W<
z@*CE8Tj@2sgoT@)a5vlCQ3-8v_fz}6i|?*E=-qb92-whrC72G|JvpA97lOwx9NuP#
z|D%aIc$*n7HX}f<mZ(PX<CwvmZ;bvKg<#n3+{_4{d!hjZhqUo0jO{&}xf>=UKy#na
zpx$GKdBPqDau2|p*SZ*~u0}vndp6&W$epgi$b$&jqezL&G@gz-ysb2zi#zPLBgC}J
z?Q}H7?QG-c(b3x+5VMGZ2sX5i+vZ$>;cYE}moI_Cuv-~9$uWGbjIh&jhKcw6OmtMj
z(jW0^1XN8h9je~DIiBJ4cxvZ#bo}{9K6JCQxM^q=BRGZ6B6v2!bQI9QKW@mmC#kQk
zil45&wkm$&(yDJd*svi7%x>nc4p`@5PdX>CBG^I4#?GRpy^p3LP5ZqMZ(eIPQgQF&
z9OLeLMBP1aTdU)H9Y%bQ!-((gZ)j`~J+3ojTkY;3_=e>1Au-(@5~(=FbKGUGGEL_w
z;g~qi9Umsgx#I)oICp&Lq$HHx8Xpt0uqVypPf9X}Ejq@FfMtt<8Nf8IK)`{q(;OHy
zu8cdptu*!{;D{cG0=O?Q6bXiawH^(~GrMRg?4V;~2hl1`Na1!F%0X#n!Sy!^<G@63
zB(#pznK91DSaX^<b2h+$LxtFYV2(6KE_VF!=FNyVueM$DjD1}5oD^>JOueYqEGQR?
zIh=5UWQ-qfj&}=ew$E!7x03fGpks&^P4tYTz^6`>UvT;&V2%>P*{0J8z7>OQBIcXu
z>~jEq>On4@aH3NQe#6Pa!_48mJBQ-p(!n-uX`?95O=p|PlMqn2yKQu%JqgP|#Ce+q
zi3pA#d=SixkE5w>VxJMpW}yi?(CHcG$HFycsmFiz2quS^$;mXhncQc%wAi<Kr<eNE
zZKrBnN$_C3*OWVhxF5kxmBGm4j-TKOT2p1X=W0%s;clB-84tfa1Qbm05X7nqw!>*%
z+kXu>$L3W@3;|~hq8b6&CNo<)D(-=R&nov5DS(N=)>+xDli{9%z>9#K3vn3G;QKRf
z0>;lWcCE?4_&fxBcu&T>87#v+y|`K8ea{b2vmk@$$o0GS7I+hf;1Sp!>n!4rCOV7o
znmuz?0HAaP62yn#S=={MjdwP&*hvr{f@g8uH985tM7?Y+2BzEVi6aVYu!;l7UA7>S
z*uLjrd#pJ}fRjv-a|kv8%K7dnL6n1q_2OtDc(VuI58JAr^-a~|n>woIh(vO{kmO#3
zZh@89h^Jv=xE}%DccNbaolPCH(}CVjb;UrbiB2V)R?Z=K5sA$pB4|?<uGhcyh&+M>
zy#D)#iI~9Y*g4;{WoRB2q(QCD*_zvf&LQqK(HT6~I8B^E@NpUvup{T0=!`YM1tvP(
ztpf>=%Pd%74hNq7UqHZN5P*-F5G5`&(P{C#ZKD&(ZSH%#d5iEd0*<|IZMmm0_g0g8
z7UAsJgo2LyD#4NW^~5Zki^sN|qt^UKQnP1|fL=^+L2_Rr?jg|*#yKd=k1qX4gU>2%
zSh`k`B~IKX*>}jYnH|SZ7EV0je!?KWnWb{cM&J&?-3RlZ|M<lyaY?iv$48xQ#gOHH
zQVIKC+Skx;I|~ZaXW^BZ1l{ftMI}Xp&szGwPZ3;7Z?5KeT-<0lw2d%A5~Z)Pdn?;Z
zUt>@}XKo?X+@Ot(!6NBv#M-2<5pR>e##zgizJ^=U*BCr}Q7A5ijeEYX^!15t%GVv*
zl&?G3&_&LM`m2$?hW6_uXr1QzJ5WUP+jOn7u@dParusE$>#Q+FbBc<n$Z6MH>?&G!
z&7pE^n@DGZUS~WSv^y0+;&Ua_IeOMzsmOa`Pv%R5ux%fI&_17Q2Y02+Ev#C~Qg6ud
z2m6BSbMm|Acc)xx=A15F{8<6d$&jU`<nv&E$3TWZtGmBrKK^&_O>Y+UYQy%LBE(=q
z);kNDtJ(gn0(c?&odkVbloAefr59EjN=(c3hkL*P0<cj;k-aX5{l^mFwbwFduBqN+
z3>TPkvrGvr!cO*}r9Dj^L{JEG$MaDq9Bpvw<VN_zxhMi<=TLb!Ood(4kOt-5uKuiS
ze{wH>n5E}-G3vf1k`l1XJ&VyLBiUPhjfnS{i4e-=Mxjh39pKMGVNRo+O^-LxgUSk7
zq>*Ljrl)nGTyS!CNGY$(8N)*DOh=!1hs2F>5AdCJXltO8KNb1b`cutrgTkwA{~(^`
zJ)}wHHXWDX%6Nhgl)xXj#N@pqzUr@T`GY3<!zcSwjRrAlTm!Awzik?WuDKMAbk$!!
z-2~y|IUJ!^deC#I6H!O_c#c0kAL-i38dK1?OS(TjV6T<BaKMhB%cwIPS250~nd8qP
zAfW76jy7>FE+XI!qy<V$(_f3L5qAjKtxzLQHCn|>(V1v+RnA05W4jLyJ=44)YUW_7
zGoyjQbx?IjgE}BSG~gM7EjY*B5-9dMiSo=LmNHo4%-9O7NJWlf_t^Uumj}Zj)xK`?
zn%T2w+a=J3wqM^g(I4!M$OSn)d-ik=;a_4a|AE?W{OC<j6yAk?^zKb#@UiRh{AW~m
zzd>NvedRGO#5){k$p2QNyEq$vyT<O=rAw$gN^!*U!NYUR2T)E)@!%1IO9l_g>AQLn
z#6xQr^~;%y539lvh1HN>Tu_s<deOS2)DX=n88*Cl_|UU+3L)pa_QVA%SL3bp!sW%V
z*VL?CUJV+p+QO>pr6<;|T)YO3s?`f>PDHn@8&+GmJg0EU!u3_F7Z;Y~6rMIDr*QF#
zm4$fged&TVg;mRzR@E+Du>?*^v#vpPg|&+eYvJSD@NKrEG`gNzu8x9g`P$VKId)WU
zEsB5+DS-|pID&GN)FrK1xpuYne}k@Wf}*ZzI6A@Eg7b}bEv^=zmAPV}1<~AM{u|7H
zCH(gfG<5$DNag->^0?+|;=iRRu6t;oha;K;roG~Ag3N8=xT4;z(N}gQP$!>OKB;o1
z8HA1|vyrZ~DjjWMtF{J5jnU*jUf>oY%-^VJ`%SXgY~H`LZFy-5Ddcl2msJ_f<myBv
zXCw1VP309vKwVPkju5oDM%9iuP8IvS;XGUXCzWmgX)$G9bN|0CgKP9lzfA|1-zmRc
z2X~cKHUQs1|C{LG;?aD<f^Rbki;Y`(iHnU}Xo-uB8_9`_jhlywi*0%-?y>RQFmbW*
z7%p+Kt<H%izKio08u7)(uRQ3%7drDjp1QWjf7OGGZNljd-^eU4niwYWOq_YiE@CE$
zXVkq&B<e3epSCgG$zp}bn<@13Q4YCCJV)FhZWOnRyyL?3P2x|)ec}P}VeydohWMWN
zp~!n9EH5l(hy~&(F(xh(zb9@NuMuw*?-3so`I-&u;d|-i7h($Ukib4!<PBEZbH#H+
zz9dioHqmH5!M;)UUE;&y^WvN02cieZ6U*T{LL?u{kfq{j;yiJ=xJ$fAJRm+JV(Jr9
zPP)jMp;>O3I8`)SN${_by;1zR$eGrd&uAKfAIbLN@S#6V%o7KTMw1BZFOYqO*eu>G
z-YY&SzAXMx{9H6YLqK`mFz{J#e{qyJQ9M&TN4!A1LTnNDiN6$|5zoVEfaPxzuM~HQ
z`@|>2--yS=PsBVNn=Ge994i_P9QdncuNE&B>&5HE+r<aPUx`M`2IUy-8Zdx&wpgFh
zr~!>O4LDMMzURgDSBp1_Z;0=TVVvfeZjQJ_+#ni_7p&hZ`x^0D@dnXoyCB_u+5avc
z7GD=X68$(=v0kI$0+z@gC!R`TEKCz;k!Z8gY61D)8SV2(<iAk%7V%Q~cgQx{vq;}0
z{~r1GibmT7<s6W0v}cjtXuQDxwERYU7XDw;hX08CMtc^1qxk|F%@;6$b1~bQEE>&O
z<m)EeXwPCj-s?5x70GY3XW=iET_H|Tx|y=)h(;3z<r*y*<Xa~Hc}jnw>@DJ@^6!wn
zQ*4rdkL<nTJ>oCKC&g#P*Tgr(_r(uIqcw|mC83S%k2Dg23->clGlocR$WK%HGemR$
z8+L*0z9Qe%WV$kOyf|4jpJP~mq3lb<?~6Oco#KzgAB(q(cZ&~+kBQHVFN$x7Z;AX>
z5Zm{OXtdQ~o8L2lnfx3AyNmtBB9YIlxZXS`08f)WL*x@$uD?<=n(MI5=OMUT{_90P
z+G6^jiVup9im!@C#E-?##rE0&{rS0u^7x#V<g4xEDDf0=l6a=bXOc{JuDDWkwH7az
z-74N7{#^W}*j`idZTb0xi{<kXBFR_4Nxq*;W{G@cOPh~vNzO`2n$KmB@9xrGD_$sW
z5x0v!6dOhJd5wI04Vd|VBJLNBRy_Q_l>LDCxcIdAs(3_vSNx0kH__En4D$0D<%Y#f
zvAft`ED}eHCyV1n{>F>t%n(l(=Zg!)bH$b72Ju4iQt@)JUc6dt6>kvv>pa%`Q<3jU
z(|$~RMtn|uMf|PEcc_`ZKr~wTh?_~>!I=CL#VT=;c%isOyhdyh_lSGNJH-RyqoTRK
zLEK#5fUnDs-?^Cfy)W{&nQZUhL@%#P5D$nQ#56Hm%n|#Eg<^Y6#X0hyCDw}T#ZBVH
z;#FdkXs(;k9{xy$?RrRjOng~<U3^dct7u+eN4^YRCxN+QFR?@%CYFn*h*QMr;u+%E
z;!<(B_&ss6xLy3A$hYU&j=RNw7atOz6rT})ExOu?Z_0MH6W@{jf%vKTg&5@Z8|n*-
z?KKqp%U>k&O@5}Y6qktSist$e>(|NNC|)FP6R#8-#B0ReqPgBgIqfwU@6`GO;=hXz
ziDvEt<a4zb-;@8Z;@`xtM01^r^vU?l=XUW|31opdKs0kC!0&1)j+URlSz!99B7d(y
z+tp6IRQBa!lX$JTN8BskCf*_5Cms|Z6Q2_KLmk%lviPR>w)hwEWAX2zhu68tXMSM^
z7Rnwfju0!v@#1MBXR>DgN^yZ`=74~IjqEL=xju*A%n1SRl;2#R!~TivJH&fLb6t-0
zZ_4H`WmxaKqPbp&{h4fw*SoNNVv5*7>?(E>b4C6RhWQ4H#o};rv^Z9biS54!%#r^r
zk-tG<xfhF9h(8do63ul#(p@LpT>rzqMfPpt-QvAsdyPl)JplR4_W<xWO81J$-@mXu
zuEwLe-iMtgzq#&*ZLa&lUh?-7i^ZX$nR5c^PL^%vo`5}3_B3&pc$PR{yht?H`^a~r
zY**XyXR_}S`C}cn|2N|6;+x_h#CJq<eUJ2?%Kl0;*Zc4%^Ew}lh+RZ8*983hB@ovS
z6-SFFi!pJcI8Ai5Ao;T)=3gzIFK!gKird5=iVb43xLf3Jj#%DZ;(g*lkv~A<`nSY)
z#1F*J#J`Jv+$LoDkeDuJh&f_`I8ZcmSRmgB*<(aAmj(ReW#ePk{6Nh8z68_Mhsz<u
zS-SpBr;R-B_bF&t{qtH@$Lm-Pcf_q0E~;L;#F-DS$ca}~SL3N;;#$t|mY{i6g-4T1
zF#lYF>+7CnOIIv{l9nkQ4-2fK1uK^?UxY`63Aq-pu3C;nWz$bBs#=3*k=1M0pxA$Q
z$wESWoxwYk&N5VVfi5#kF8(teF0swhJ{{L_>4SieyYEal5NX=ioA}Na_ZgQm1h;J3
z{H}2Z#*@3a>-gOlA2(L1R$Mq3ZvtbZcuyEZ#C)e_yG})L^B`)ygu%k^WA5UvtAxXi
zb6o*`(=`WU#$DWXoS!VQ-kBrN2DFd$vOaDHxdOq>gQ#_3u4UygqQzZz4(!D8c8=qZ
zTAcFmvC~%GMTon35VdyYI_Vha;;!R8>%{W*B$S8KQ(Jir33(8;_Mtqg9=MBJ-VfnO
zEbmT~$L-_xvU}X^ZAF}UiV?VM=xbSjXjdNB-;9u$u4>RXYg65$bbwi2M7lAq0lMSm
z4#X4NcVEKx@+pMdzK0RVP+A3;B^?drm~<C+d&z|1VU;3X4xIdH8lO9`yp9O0(>*p2
zwdP~|@ji{axaBcVV!Ef%KHfKR7dPFYk|868=ERrp(xxgIa>6jkR$=*WZK}R=Ol@u2
zRGByvzJJ#gs4Tq>eX1jOjjOq=#<%U-{f)tB-OgA>eP%=IRpG0%c6Qrg9scA^J8wac
zbgMO(UFthwL2O^FL&Ip#t_t6<YN#?TsOZwLphu@`I`2%oI{m7Yx~}z+9UU7|TEb0d
z)`V+z#8R8zibiXC)O;4rgY?u0>#I+`{Az-Ad8S>LXMGSIfYIW39?vYR@YR*Y{5zQL
ziD+qz{*;yp)(<iRSMRR*ZO!GGUgQ~oTuz>QW2eL>SkGoos|eOji#fTbnq1T2zdV-O
z^0SI=^E*L5$~yeno9WG=hQRK$7JuX8u{&bvR&(s4nCF`ESnrzr`7>hOYd(m+7wvD2
zR(tH0iLqTMr3%_o{<`t8!&t}m_?jnJJ7ZN9fx0tdOg$&|M3jDSi>J{^Pj6D)1I8O{
zoM3H5YWkAp^EOVx)2U#?1JTji@@=sfE6QWO#{QPK&1)m)<tCp~(gbT;Y=6b#n&7o}
zp#NvZDr27ApG6l}ES|r-W=`x~v~Gwg&5!=t6&oAt0DDQrVf12u%f5y!449UuSQD|w
zd<}=AL(q!xrniz>Cs_Bzk}Yp*b;S@U2YiOooc)xHHf@a!u}-rdh%TvMDHE_AN$?JV
z$CQe8PCz^Hqh)QMAD(T-<D|H;Ci&W*nKn;~d3R5+7FXOj|JIuA6>RfM(eWsq<=8D}
zs=tSzzvr~;?-Xl6MWCS^+wu~&$jK2jTbgWn8rkZk`UkX!CRk5ovOURlBdpJ~7ie=E
zSd*_^``FXl6WaS$%@k`2^vFEdPBN`tQgLklJ2fw9bT~cc^m0{&UB^A^j>karTqtvK
z%=qAcDLN<S?BOKS(y9tCMmN)!YRn{~=B>EUhoV~p{Z9Lm;H9;#BHqJiRCr8Hj;CYZ
z&KP@nJId!)ziIYN2(@@d-%)XSMW~_UP>lIQJKmlf3p7lEPFR<g2V%`JPixoRoz2nk
z?vWuijnGpYf{~wHQyzN@$0mDrfcAx7V>u5ad4St*&4ET|>+-CS@m^v^j~Dee#U@nb
zSpj%Ii#j8RBmW|EOkS?-;JDATew+CKj(P5fSJ6{fR#ai!=V9!)wfLLu#s;j(!#;6+
z9d~g=;Z%J%^^LVP>*x2kX2qh`vYNwDwwvb^zZv09KPOw|vFZxD{w1@{Ig5l^=R!M=
zdnV8FVRXHuHUyeIZQJB+YXe7gux^5B{dnywkJ+98+ByKorL!N{O4h!;!Wm~tji(up
zv)13(v1My)vUN(u!V1rT6Aqmk+h23n{8_PEYaWQkk5}6ql~-2G=W)7Yi1kJ^$MlYK
zp1HE38l&Bpa741Vsn=E=^VXk<b%!y^oHLViJW$Ck*wCTHZcb_HHs9CWaqyY*z0E0g
z&GUoJFVBxOcO2pw6{+vgfFX8h;9Jq=ZY?`wSvZ$h$D;Ka&5o{IMuVN737xvr4z*Y|
z^aVW)sV!N}Eiun1Z+*1I)4XfWT%0e%Eq{pitm$k04XP-OW+aryrdXrewqR~7dp=t`
zEOSDpHQ>ZUO)+1uxv|PK&X^W%`7Ap3j1kE7N^~s7B}c;y^i(m9q_M{G<j)<uEA~dk
zq}ZNJ9?!lLdShD8-yZg~WHdiN)rRVxr=el&fy3R8)1sS%Ef2JK8$vC<hNKp|;d{r@
zTGDqn$F{yb)H*(A%i%YU9gG<re)F;D^JL>gILw=_2i;HQ1bRIIO3isa!T<0BUO(^N
z+8c0<;2oJc5edECq(w+zZ)g0}jI#-!|Hn-A3Ui#6$%_uJFKIn2dp`W$B^j5{74+YO
zO9O8(=|q$!4LPLarK7!x`3urdVth9<4osWIIDb!V7pE^|d>^veBhuC*?hX3RVGd3M
z<jc!^6E45+_xK;UADKNir-$(mjIeR`S6sQ;#FKc7Hvq}FM)-n0|BdzuC_l6k&GPRJ
z^ZkSnAA<XDN~7OO#>J4u8M9KD9<PN2{WpY`!%p>}DgGZP)xqt}w^HAwd9yzatDsY2
z*?m~ZEjF{-i&^+>SuY@I#OL?@8`F4#oOiYZ<Mx|~C3Q8O){(y$$w(R$<eLhqoH{CL
za2n&NgOYJcC92VvItd$+RFdK}Aej0GRG3tf?wH}!rOaBA<(Nh?E@?;#6c$lXIy&md
zs3y4y|8n6n+lGt0Whk*AX?XB%_)_m=0V6~1_I02+N~SOM6J$*qEi;(PU&SSjkr__q
z<AbCVWp+&Mz?PmQGd-0Losv$LnUVSsOD>g}oyu1klFDR4GLDz5K~K`epbvGV@<o88
zNy&_}*QwH!G&w|*0z;`AxO$4&FxcMICumQTz13?$kOn`_L29$fkc|5QYTMySIy*R@
zrJMeq*O_saZho&_8F0G5m&%8ENmU{4O{giQvSCTpJ=j@BGS2T~!O5H^m_ar8eSC%l
z$+%C^)L_!uAl2eh`Mf7-T_?s_(M4?Ldbc9%9*(+>RVcY8>8@Zta#Aub>F&<TK*_kI
zd)$#g$+)BgvVy5w*{+|5h6B)#N=;&a-Ye6Qj7$1Or%k5jj;Y^c;`@|0BbD#vBt2w$
z36gQC`?&Uz?hm4Q-u#?Y&a9R6Soe2~S&;e>Tm58eXWskH@0-eb!;+o~6&ll#j7$0-
z?41dGRMpx4XEIwR%LEc&!s<XGn-EqJ5fDs>?6N9*2qA%JNH8IQOOvRGR#Dm12xzEV
z-P-zEcdeyr>sqVUYU@@Ps$I~!)mo+X|NA}ncV`J&Yu~r;^7;3|$@iS+o^$Tm@146m
z&r>>(qcSe^GgZJ*85eq5#~qu^=LDgjcN}49CuH-nMCiGW_H;lh<3cYetCH-c?DQ9v
zc6#;|96v8*yleHHl})o;p;vQ{LnP=j%RZHn-^e-*6@v<^>^-c}{s?C<RK{gfuTtnY
z8f;V<$G&FL&i03+rSp0GLpl0o26p9eSC?f-+20>po|ewmiC)Tlp)yX>CHgHk22{pf
zXEpLi`9K)qPEI&IN?m0L_j1BnQ5vfbL1mnizC-j|3`1qytN7JLm2uQ16oSe)XaCUX
zaSTIc+()*5Wb|wv4=UrF{iCDVYz3%{Go!*#8TS?{5rWD%XDOKw9l`veGR}!#68)HA
zsEl*=PmVsz{Gc+<UKlBu9xY}wLS>v2e^&Iz3`1oc8;2_6#xo3+aranx7DPF(LQomU
zsbnhSCNe{)jN=?Jm2v$kfXcXD_|0!B;|^n$pfYYbn#NSd?PnfP88^^k;89w@&#B;a
z(%Xog)JYa(;Sgyj$`tVPlekXaPa)v|O^Qm9+n;=H<>bd<n}~$;e1v7IKS!ZWW-K3^
zmvh}PN_P&M4JzaKoHsumnPr8bGL9CzqPCVmWt^Gsf}*gkY$2$Ob6U_J<s;@0RK{sU
z;E1evz|ZXSk3hbW5LCwfo>~108HXl#a~Z&L5#>|j5LCuF;b8PbW(}2bc5cS2B^mV4
zyqAjI_302)#?f9?lrKnypfZkUGiKF~;d9b*oqqI3=dnUi8OO*}8P|_lLuDLK6I2;@
z0}l<AaZW8JN2xC{1eI|YSbnpjlfe*F#@%d1T@cM;e5j0bCfw@iNXCcCI48W;RLq5-
zGR_HajLzlppfYYIj?Wc6%DYb?sEk`?0;r68i!q=wjwSF>WgOqx2tj2WvoMu$e3%cF
z(Goyq+$*dURK__mpfc_g#(>H=M*x*^pD_kh#yJA0j60rV4=UrFqde*LWL$*oSt@JO
zu1=VRvT(==)8v<hsWL7Em2p=<5an0hA*hUFfNjo^6@tn*Gw4;Y5jtv790n|DPfrFr
zhZ9NRZtsPlGVWCfx^vYDL1i2}xBDoz1XRZHsLt`<bra=#g1<*pZ@^Dc4=<Mi8{HUS
zpF$GwbE5a~a`L%zp%DInKNo*9I0nbSV+DX}w|v$BD&x5FL1i2*9fqJXZn6c_{QfZZ
z<9h5o9I{sge*)eCC=yf?2Dc-Z!@43~bL{u1r6<-Cf4s2^n84FBij1HSu%HUDyxve1
z;)S6T?q<Zv`4(g$zV{K{>CJlxl7OG0fd9Mr+chgZFefvFr!di4Mj4dTiMQj}x<AHY
z!h>^i_aPdt#G=ojJmI38+@DxD-FXo>JR~RZBm_CkqPO=Vr19c|DP-aK8{%{G(oQzD
z#2wk6zHtzlmbkqrvv*WSW>*i{GPr_!*bql`<ROcZ2^9|)jAOjfxxA~_fFkmZmqM1!
zJEjBUU54;>%2+;VonwAfPr%Cw(+D@#qVdY+MH8I@opTmzCNl0z$C`V`+Yt(>ui1O7
z`J3UbgDd>pWZhT-cFMbyea53ru*S_mCm%qta4JhRA<EW$6S7C(3hgHHgu^KNK5l;U
zxpLw4%x^+J%Gxl7Hoz68A+opB^4kUZX1K!H%&*k)8;RzP!4=L!A-tuQAMK^_y}QCN
z(;jbW&&$HQH*kdunD%%}I|!|w4_C;SS-r<w+Q$*Tm9p!Y-()8(Zpzld6_zpWWJ^0F
z2k%(H6|S;)miAGEX+sJ_s1pwVC2HUjdf$Ah8sU=Fz~y+Ty9~c0@}RSf8qGqAD_vpf
zQjM1BXiCHQan+bHRfg9)CC>{_W^d1wydfw{R-QLA6ROY@KRY=-A05Nw7N5N4IO^v*
z<UxH}a{P{npY9}|lE?VD79)_zF|V_yABx$DO4*!acMjm#xQ>a(MA2EMXtEkN=9M2m
znqqWSVHNzJQ3H3`ai(0ZPavu0X~DaAS%hnZL~Bb{C?#}g;3;{M9S&K%)g<ei91mlJ
z8)g~Yq59oAIr2i1iw5+&QISRJ#+&HS20<{6-}9k&7FQ~5uC64c^Cr?R!CvS%Ao$Bz
zx^w((3|yNKq_;8f-Gm^kjRC%Mq$C~M_~H=HxzM^&LefDw2yW;eXo5~71|NXSjEkVE
z>}d#i_K0V~z$fiv;Yg`lBw|`xlByD~(jdfyo(E!#d6y9Ur4OYi1gnZ7PA2&dRW@~c
zp_DzSHK<P;MQ_06n3y8&Ls2QDJ==CW(%UFxL$uqGmE0hcS^L}I&>%RPH3)-h5Q%UU
z3V4+t@-#4JpLh$kD<<2CD{4}H465l8`BA{p5YG>_PT7hOLdy`0N8M@3`(p@<f`if$
zf>EGWXiqcz@vRSh$H76F3ZXcy@i-XO>>hSmTAFnf{&J(p*{8f}L7wT*fy90|I~qNH
zM8z<H&N(y_1L;ibnMd3W=ku)dx6#vt;~|jVMi1{6AduBY4=-jB=+H*bM{r0^@VOHT
zPuvUVgT3cAdg{@u2&A{s!}s?P$ZF$<0w=?HJ&TEYYmzhkZS<^%3wqA*G(v$6{kOoS
zJ7JWXA$G1CgQNcqI6ELc?A3T38F1PXnWK=lvCyoyZRWSO4280-Wvz7?kuAwPW0>2-
zlW=Is)@FLtlCANU<SV>h&mw|aeSDtN{cZH{iW-6RHhLa+0$FYJP!TfroY_XtdvHk3
zmb5Dt&mv;AwHI=thqKCZqDKLzC0AShQ8Ieigs8t$G6t@PgFZ+I*rE)v4WWI>ktDTg
zI@+94XT~_Kii6X`MvUi*`hVfp7gA?2oJD+U1>Ux|nI4*O!jL4o!J#4dHgmNrH2GYj
z2rhuJJEB_~y`1i*bO~X1jk9F#v5~87XmTV(hz?g9xZ!E?xA4~nITcS0>jB+O483U0
zzHLi0J^QWM=MrpsWWS}Eo`Y~`GbY2)8TuO><~YF{v50wVGd=s@Fa?N{ad^mYXr`wY
z4h?ogb8uKu8w2byYN%qDTnz_xJH$<JKF?|1HhLa(<nEY8zHECAVihJuZI#s<8F2-`
zHH+2-tGbQdo8ZNid<(!YA{OnVrsv@Ky&EV&W$bFwGn-JoK5C*zmDyyK*^aVXa#n)Q
z0*OgH?_?B_6~N&V^_b_@1F<(XyEU<-tkOXzKEct2$~r~=g1_ukZ7tv?I7~`{J!(1f
z7CB$fN8n)777T!0HVYBRM{RfkZl!n{o>!f~M@_6&D;&=F1m7ZtIxHeyN6x78oq}@a
zI2{!4m4B!%Nak!P9rE{LSR`#*;CJp-qo{8opc)-)qQ_ZP7TyLg7Za$N;)2Yj1S@9`
zfNKXD{g(h=KF6RUxOP}WuqU~8AR#-H)j~V7x6Xt^8xj}71)K#o(Rs7o&O_3qt~=Po
zu5<cpwp)#$2ZzzdN`Bc^h#k(Q!%(|8x)ovQ$m7}Pb~x07=bn9zmw45@ClRbS>P+w}
zKTJj9Li5fdcydDZiI{ok6KohNwn72Z;E;@9v!Gr)KmEkKbBF`xJ&AD6TIdma&aqaT
zH69h`<i%;6rzK}7oRnye`EIp&hBkj1Hhag;IhVX;)m=bv8lr<fY2wq8gKl663cK72
zJe$yb{3LlkZn61z6G~*sljh?mO>U22&z9ur_DPdlvO|c8wG+b2;4l~n4ZlyCMxs>w
zz6H6pG+&DbrXfZP6rq8}!r5_t4-XAgAn-{O%k^DrtvLkM(PKgpnoyrKC5@%za#_3L
zXo$~^f04?$e!c~?1GD8+zLsWsHp5|1aF&$VNLa{Oa?rdBI7_~3t+|-9gv&bO5_6pL
zwlvej=U9+)%1pKLE_P407@BUAB0^HZTjG~x9v`yf=EDYL+Di3Z_?*tR#djx)hw{JI
zl#YV&-V6fgH`gQnIykgDq0W9UxwBiWv-hD?mYg0M>cAjQ>i74O`@JQ(-`|V(JC2#U
zp_mUsqQ-o$X*!Cy#3|;c<_8e{DW{m5noH3xDebk(X|FUCq(gGa9<-9pA^02;{Z6Rg
z-%IZIM7dA|95i_gcu`kukHWEZ=mTQCQ?>(5?D2Sevd?EZ1wGKjUf*l&xq!WXyLo35
zAHksk4>Zxk=a0ygy}kv`<ZSyfD69oI2v}-#x!e0Dcl#fSlM3udQf{E%lZ870+#ZB`
z7!FYhXDBQpnw)x^-#iqheGd*%wxCp7;n1yw2EzGvburuuvhZY;2?aU7+3kA`16@s>
z-|Uta%bi<Ri;u&mZYYCYCfOD3QwU%P5*iKXH?Kg9wN6R5Hb0M2z6OW9wl=Rub=mVc
zMn2FBu6>#Q;bJ(2Vquau3-5=7YbXvwtTgWe4gxkHE?v)uN@Du~I2t9J07vb>m|?hd
zWrz>I5o;@AnT+8UIGkY!o-Wex>xN|YlB2Ry_^gAPYn?+dG}QX%B!U)BkT`2E$N`1(
z2*FRXP+ShL2h4jC@iVwIj5&@jXHYFnw9iRyHzA$d1U*=D3m~O7o^6x2<nW*@_JDoo
z=lu+?aofcpOXBf<g&GY{#h4{)>+4qGW!+d+bxmbMtpCQ*qXsNlRofU_S65fl5QBn)
zSml}(l`B_Pu3R$Olo|~_btDuJom^MnPVb&H?k!nUUa^{Q2>&bcZaA&sKbi0UGM#}n
zcsshfqO$DN5yPO!1YLHBwm^)8gtkBoGHDBhFRm>R{<yY43>jBjAjHxSh>=H46$#ye
zxZUpw*ckJTj%y3-u&Q?;w;<r{4((vkSitM6js-e6dICF8n;CS)`SJqcyg;rK%FBo5
zGGFJY)RpxyWn~fH8_*`!-S?}eSRms2wl_u}33Y)`JLnrQ72;bR5rb9GV&?nHH)7E7
z<_!#_GPW#VLkzxb$43o*1EH?32XycuDzxr(?vfYChYGrWP_))%8ui;jSzunEA4K^v
zND-Ww2YqG{>?%ZHh!Y(O^!gnh$S-nYOtj;5>47*F3F_>E-oik?A&QZ86jD+_p%V{f
zVZP80$YRFx#KD{lGbaWtuRtb?iU@_KywJ&_bG`)z`)aDrhQ>X%Z8r3>MX1KGz%=EB
zf`<nNA>(dEfkDtlhlU=2+Ju5j^8yj*dFxgfi1c9P&^iOmkH6jEXWR*l6Vcvo$5PmB
ztg~ylv#VPHkEP`B9}$4W(vGmCJbFG3!`z1lA_I9m+l^N3##ZeW7|@4*yY+G8$FfCp
z7{A+iN+Rwq93Igi4+Z<=SshR#M93fF2$6fxi|%FTvhI<fZ>={l$k!P;ak!iUGGM-J
zUkAo=S_YY<v<!MUsn%A(0ruCa8tRB(D5w^2>fUV_+W~*Aa!XQjuw5xROiMI%eh+m)
zC|KxJ3l$0lhdRxJ+?-lM2W7m$*p__)kwI!R9P|qtCNkW&E(X<<_={$M_DpMr8nhV4
zeT2FrvwhIPIp}Z%OzmU=<{O8KJ4kF86d^c*_4!(3Wd<9<9Y(1QdPsAGf)m;4&LF`M
z9LUyj(mD;AKL}+&r*ptC+b^l`m&qf;1Nl9jLBe6d`q}U}6_bMP67iu?tcA>HjpB|C
z6eDSDL>6kOhk_WVoJUUYM8<L0$0veymhH896q%Ns%B_UWqX^an6o6w9jg-jHsfyFf
zUs839ka+x}M4KRux-G|=DF-8knmN&YPSyKRS!4`~INxlFO$`k3?edN-f__V1ITs;c
z-<T=;M1tvz?@T2q+;lvLt|M+2&tUdB9Fdr?S`N(bmIpav1b<~5G%Mp+4$d&Q1;RND
znps(+v5!EGSTo(`w92x<s9rTOR;;7qIR?57<p4sQc(Kp}@j@phPxM}<Z$%NN%wg&#
zuG?%P-$IU~@oc0(w)H)V)7e>RZOo*M95&zLq^hwXT-mHR@m=wPXoe>hGhUCs8wX2L
zKGtg_cP5UrSjPt$(z5ocvkA)$>pdo=+2Z3*<9i6k3kFDp&A=|;=_Nj*Qk!Jxp(mh%
zFE|0kC&d7?q53S|=s1EqF_LyWU5$P2Fu)*941o4iZAM-v``6hzED*JmVIVk797j6Z
zN2yPi>P|C*-l@>5`iE~|UO?CD6=}D)%2FM*uSKYTPwc}qse-mxOLeTN_+|Rxfq{^q
zaR%CjLi{gv7UTM1IQ6UcD_{hi*)u1M3UuM3YbW&hslT9er_Odh4+Uq~$fD|D77r(f
zq@jgQ#G*7H`Gjsu9L_P$M8P|0nZ6oc4Q1NI<*@K-1?)s07ynEiA9cZ1hSLJ$agpUK
zg_>Be?<_P;#P{>2bw?a=L}0LQAGG79A08Oo9T!kr)7WZgh<2%p@Jq_;b(NO6*PaQr
zt0RU%OJmhaTqCb3+gP`@ver{pS6f!Ov3gyZDg65a-L0!?D>tqi>M<a7lGauejqs%C
z0xYXpQPog=I#mePl&@;Q(Oj*fWtH{ywRN7dH7gp{L8+sss-m&J9=bQ{E6Z0>T3=IH
zi|b(SDju_BenVw_!;*@ca%e&wI&4W*UHvH|mK4vJJ7sR!kq(!X%$>DlR(;*c(01Ce
z<oM!ZyNdq*NQdhodRr3;Tg%ES>KgIArm2;6^m5YPURm{;wT<<aWoz+GXBoQ{sx$HR
z=gN_zT_v!1o7uE-+Mm>pEpLEU*)^4AD;klitf6$u^hutw4J#Ww&<#9yT{%B0Ei0oA
zSx0?mnG?YsY-{TpsyAY=RaG@qLRn<xn#%fBm9-V8QQ7RMk*>B`Ds4S=)Cf1&PIapl
z*#;2wS8k|i&}b<u``4*yt#SsxVVK7-+yO=|TDRg9E9-`e)o9$h6=;Hrnz{yz{<4OZ
z)ldLmozNiYPDcC?)bG9jE`6>Q&`w<2xE6)7nP0XZQww^6<5SUX?k`o{Y7>1p(nEnN
z6}Q@?wqE<MP~rL&w=jmZU(K9f(*O4rzpml}I288-8tTecV;0s_de)XuC2JYS6-Ltf
zb)0MQS?FkCwJBz5n#)#Iu7iH(N-nI>le-eDXjubOU=dwaSxn8&t7;lK7Pa8V`@O8e
z+3{bk2=?phfc+P!b+xm~Q0L@=3CkwNz{SlIYoyvW<u&{uzO0e$<iSZ}Osqe(de5_a
zVK~dgCgOhBB;5~-;q+2b+0al|-w+!;nEJlsx5ftivr546U=O$XzD(CE@A`e2uGf-C
zt9RlNNc_J<*J~6-No<KbnUwkPP(OJ)RJSW$R7~1@c-tv?^Evmf<02nk8cN;{)#ZxU
z<dU{Sb-#A@bW7Ub0sek)xF2WFIa74MCau)CWd|j&Wo6dnWi@LWYvLMVlVah41M<n}
zh^Lm~Uh#hMc`=`Nwh@nphRDg{GO=DfTWl3?5UE3z>G*V?^y3yE*-PXT2ZkqzbHo)Q
zAE$EvUXgFNGR&`P$o=96B6YS=o-2+Lr;97aGsW%V)#B|UUxi^l)Qw6G6ps@Zi2Qnt
z`%f3Qir0!yif@U36FcDsDAV;9$BNU%MPiG{Hvt&`R`GFhI)*Lfi$uN^!0=@vfS0PB
zIZWM&*kw8tsfU2!_BwzENj^g4D|U=`tT;oQBQ6&!#RhSsxLLeN+%4`E`4pA;-z`2Y
zJ}bT;{!aX(_?gJhshHk$A%X)GHl2qEbDVO2tw`%q3~v>8iPwwY7ddVj@7E%qh%?*=
z<BS|4ju&T$eA3JPr--MErkfD*R)xPU-X;E6baeo8Tr;1K#LgIx3>S#}Jb__;5kt-r
zn?*jpqkOmcAL4JtKZ~6)9vQDt93gU?Q$AZ<F76R;79SITDZVX!Eb`?i=ELz$&J_9i
z6~k-9Z-^I(SBl>ee<1!;d_{am{HvIa0ndDCIG!{eci=dMXNXJ1HDZ%^iMUt%4{;t|
zk70i0Vx4F@;~+O(aiFXF_g?LPTzpXsU@kJB&f?+Xk>VtAzE~+Xisy=#ir0yEijRoD
z6n`gvDrVv|#^d)82aBhPrV|bOA6EDo@sHv$c$u5&r;3Zk72+!Kbg@O`JN-<zMcg4?
zE#5A^AigdBSxm?2mg&2T1tj{spLhg`GSb33X*$8c;~7S}Ig+0!E|$DX;giKW$xm0<
zbcG?Gb0jw%VF+*6{>vr5TH))(JH&g$M@3gB@G}gfT(5|~)&2wG`;s42m=|HJSAayi
z4hnY?yGmZDaDQ>I<f9elcLvO7qU6&Ro+X-2FywE#zz}bx<kgD5PT`H>HzYq_;Vt4e
z$@eI{SG-R0TNS=tyhrkf6@FCwspP*@_+{~R$qy*}p7<xpc{#><`bC^BY`kDuG9sFh
z*Hs)x`Jz4PMz~Pn{vyBJVZ4drWO2I4mzues*Hz><#IwYU#qA<r`(?aqM80&!@a^J{
z#2<@46`v7b6ZeaM68|CwdA>q^86v+ZV)%G*rZ`7jC@vNGas%V97T1dFMElea`%RZV
zxL5LP#e2jbh|h}8i?51ri0_Mk5`#SNA>Rx!Ds~r(#NpyZagunVxJcyJQ_OFJ$T#*F
zK3lv@<olVF^V3=KI+53%4D&4{($3f5V+#9uK1DcP%n|cMz7@&+F>$asOdKta6(@;P
z#5v-LB0p1NeidSkxK`XC@_TB=<EOpkX3^C>yhGtV;$G2g1|a@-6y|j?)88%rNaV+8
zls_Z>LVQzvTl`S8>kh=ndr6j#Zz?f;N71fF5T2<pU-IJqh2m1NO62u7_iqr-5YHAj
zi<gKyM7xeby1feDD1Jx0Q{>B-%>PH?k40YBQ_eSc$zO@Dh`ipXoG&7hABuk#J&;ju
zHWI*&3ge3^lk*#8?&qho<Wb@=;uLX)c%sPP4UEt4_ej1aN?ssdEK-35<$SG}yjtYv
zc?^F~<Xe&q-z!or2E&huc0C6FuN1cHGWhweAminVF|kmz>oV*grtoNStT;)WBAz5J
z7FUQ>Vx8#fDn4CdyRO4=_*E&(!?%jbR&kGbt$2g@J@NbE{o+3H5%CG}S@C(1-$n8`
z5wWw_RqP}76^DqXya4IOC_G+tbsJAp*sezrZ-K&gU5ap}!nI<(c$)YPag%ty=;}J&
zp|IJqKz@4_zES*+c)NJF$ZtMb-?zng#Sg^K#Lva{I*vQ@`V{HAihabs;t+9!I7S>V
z+I2J1Pf>V|c%ryeEEiXcHKJW#BmHR#w}_iWe!t4{-6if59~OTqJ|o)oH{!pn@SEb>
z;=AGp;$OtSihf+X@ObHBN3pYL*YDULQ@Ee#>P8-}@F;PjI7w`;Bl#rB7mF*!)gr&u
zWqGa<Zx&tM$agAyulOVJ$KsRX)8Y%_OX3@%t0Vaxh2IxH5f6$!{w_dyLSjVZm*<ps
z6?=;OE}ioJ;t+9!$Pd-If4n$JoFdK<PZXDm<>G3wMr;r_i2SaZ`ClboCz=fu$Zu2l
zPSI?kK>m=zkBd)<_B#ptUs8C#_*?OP(bdKLH-*#qdjjd&>tN<L)|8JHj}?o>>EbML
zp}17E-%&_!zoWng$v22C;wJGz@e=VeahG_F_-&Ejd$WAci@z4%6zz8t_P?j_pT*Ba
z+P7l*pqMRo6!XO%A{1a)e17oEbVJ3F;(u1hGQU-4z88wy#mmGt@fz_K(SA1}o!M3a
z&9(|?zneh&-2^_P_`eXpN+<KjiubAL>S8wAE69)E(OWx+M~mac_Bxm6N`8{KTwE!h
zBG!o;#WTfo#Ph_9#qHv5u}$PR{Vd;8;xEKsiEoH+iGLJ76c372&dPj3Vy2iYb`cK~
z3&eq9k$9ANjM!cW^9hpA6_<$1#q-1q#qHu{;+5jJ#GAzLig$?ji2KBc#h;4Lh`$tH
z7JnoDPJB=NNc^kl#bXY(SGt%bQg;I7Bg8S{c=32~nmA8fAeM`jVvV>~JWc$DxJf);
zyhPj~Qf~vx^Q8E5@dfc!@eT0<@ng}C8wFNRF<<N<7Kr`CA>s(JSUg^wFD?|9iz~$%
zajm#PJVQKN+$>%sZWFH%uN1EpZxFvHeqY38tA}bh5VU#%M*Lhc9<ATG)Kl<J>ja0{
z;i441;K`4ql2mn9*H+cJ>b(E2C<sTpbce(3i};hok?<#PXhPe1<1gdkC$Vkq<8dFi
zesH)P{K|Mk5$BNOqA%TzeaLMP94?<c6X3WV91Fb%NZ18_#-Zc!X2Q8;fY&pU;{xlW
zySe+OLXe!_ekfr`M_lH|@#N;W2!1yWyq*#aqC&SZlJ?ak`5A9DGJ22$Qk$E{YJ`)I
zdtj2s6T^co9+z_WxM#rcrh(Tp5DglmN1MBE1H#GqW#LmQ9+vsx@*$qz#qhgn;Pp&J
zeo4iP@4Eo|lJo14lpmYXE#F@Flk;1I{CJ(=ZtlK45G3a}2>G#}SUxOI@%(OqpJ_NA
zxLtsUc>T~H?#6v|cZqJi|G-1O^=>5XW4wpucX#za=8JWS??Z&-@{LTYFQ0O|_2s=w
zjQO>IZ7Y!<$E3UQnB2&u;o;eectatKLeA%x%#ZEPW4dz)Ue7*^XGD!}ZhlOY9IpiB
zdp#a2(Fa3@j~sebEU|r+F7Xk=jy!s}MgMAD;w>BOfB|Q&_s4Tr>Jpz+I#asDOIDw|
zI%vAYJ8#=s+GTrmN9N9)OS@i{4_)F{z3J<dHZtnDwzQ$wRq2OK_|UVbB<;wIZROCl
zTv3t-9naZ29-7wSvMWj-nijcyS82yfb9Z*ymbEowm#6pKWof-<FU#EJiRCWKY4!Bo
zT-L#}ws>FOzWlVUlP7s!ykm0O*0k1Hlf19o4qs1CWAQtAH|0;A<azOXQ|C<byz<?t
zH<X@V@+e~7Jh`RxX~eq;Ot(B9%AbaK*G-#?c-KzL*yHc_o3dcPx63AU4Ore+O%7}g
zSl(B{*Wc1i%%6fZty5+r&E-?hDZQ`c3FN(V@;RkHN8UTYrs9wD)_0wWSQpPc5wR|w
znb{g@>Co!w?|EkPo8he;TXXmLwoWMZ?hNelZ}nd3>G#{RqL!A@(o$cm=kQ5oX|1)z
zn@T^<t11azHWPV&V{&k7&`NOzd|f>L_<kOv(T>qL^Ds|c@#lHRc0B>IwI`f}<E}j+
z-Lo1kwV)(qwK-*SXluywsfMqncz@oT`GFnNaD<i90y_e`=c4=-@cCPr>TGMnW!8pE
zr>5;;{E`y9f%xLW>GP2Lg6ZDYw1R!hHkB?YU0wX+yfyhVuy4+c`PesmhWCmYEtREs
zm$=}uWiyJ;FAZMtPTqy3H<v6fO|v6To|d*F&5l?K-=xw?^xAj2GKYzl!^9aAOJ^59
zmiI(gzr`Or&A-EM@yEb7p)|02L2+pJzP#O~3rZ#<)yT=SaNH4-CzhUoR=C&7KE%pi
zG<9O>O!UYo>yd%hS_5WIEDi3NjvB4B8WmcN3a5Lo2(|f9;=t~7XzgZBpV<iMVI!o+
zH18D`w)l4YdoNzLr?k8@efPBDv@2f9JHNEJ#A(Oecsq84ucEY~_@%to(i?2_Wln3g
z(U$>Ml=`n|D88`trM$(^aLyj^PYXhe@!UzFSJL3~zqYT`(}Fja@Imyd(v#S)`Rvyp
zS-<}11nAGkv453!vDN8*tJ8fm%S)@#V&SeFpLf~#ymQLR(zGipi_`bKlXp$&(h|1s
zt=7J`&hYLD7VKXZ+PSiHdAzr8v=+N@s<$<?=fRdht8dq)(qO@}%jQ{2rR|)KlI~^C
z*(hp*ufJy&Qu{o`&@Rt<ToLc5%i+uN1b5FX-c#zf^EPYeZPSNZDtGQ|nYP>J&V?ZB
z`heAHv(;+zOtcDGaiPt+v#eHUO(`y=Y;jl4-ZQOl&Yb3JO&{vxY%P8;FVwmT+Q7L6
zG+K?;O$}e^ZS{^z9~!>YyVWz;^K|iB{?@?GmeRb|;MPv9{;d(4o!wsdU+F3AUl!a`
z)Z*!TeOcO`(AH~9x!No*@!A|JpX}Z0wc3}#7xipFd5<q)-z>7eS#&}VPoQ-j=C51l
zc~<9n)14K^8LcPSXgy)_(o(Kg)mFEuR=25B0#{P@hkT#4=cH-A9X=cP#qdqC_|ED!
z-fA{}Y8v9dn-{wBmeQ&ct_P#7-A2!hT#5Q#in=~iidv-=yt6EHssGCAmf#gox@fcV
zoxCGFUZkriapvSe_Ux7Ou?qBu??}%Kl;eidyKVFqX!Q00JKLVYT?3cSK#%v}n735j
z;qzU|R5zENW2<6k^=v0_a<LEd)md?Ktj}_$aRy#(b2ZaylQETZ&guW4)gw65+d8@U
zN7kd|B~vB^Ui3`yz2?phuEF(F(p$a#$35-e6Z817dS25K-0d&yQI@v55+m=Oyj!3f
z-Kk$S>t}6Q312zpigRA5P~Db;f!$R|^>N<qNaf7w#ql}406xxyYpibbRkt}{+V1Q<
z-TcL+xmo%CwBqjDyWi;V6EltOf!+Q-`ToVFo~*9^^y2PYyWbe=NzLb3yEArqk4Yb%
zJ~C@Z#`f%;)ZBmG{?5Ddp_%<9oE=w`cHZ7an%TQRGkX-8*%v?U?Y-DD<+v@St)(95
zYM+ELzNa*E_cmx#&)Gffgx#e>W+L70E0)bI^`He7m&WkA&+cUlFn%ZG-+i3t#r~6T
zJ<jt=-^tT3d%AbM50b)Z--o34v^k|6Tc(zJ1|IYD^wPB6H<ZpPoxf~O>D)PsOBXL2
z=vh?!Y+i2uy@;Pb^)|%sJhj;7A9KjF96C<(j!heeYnnl?KQjqyW0&2F=A;$0mOfl^
z%cR@eX>9lI4(v?Zad+uCr7Pa<i20X``8OUWOy7K)>mB>{B>pzH%MHJG1}=iKE<@lo
zxLGDl{DF@4O?+PAO@9MFjeRA!u<{?3UyKOQ*Zxz4e0)90e{|OqO%%Euk$sKu`)A}=
zQ{)f4&RFjuwf}^!XPPLq1tI8Yr^XlPXg`xV_yc%r9??S!5XHxL`vS4Nqv*c_=>vtG
z_*25iXH9`Yc}w9B+(p4*j5xFtFBqX1^jka>pU(yRbbTA5p#L5G4gDOcygojU2@Q&{
zR6brShU(3qehc=dOHq5+AG+Q*20JtEMcG0(WYM5*Mh0SpZp@?HlQ|TBroxxi%8WeO
z>7i@Fe8n*`8bt}k6}3nBxqaxS0N;)@MeWo;5W3mNq&~iC75ZNHmykn_Kj`1iINo%=
zco?AHNAs%TF4kHdCP9!N9+KVx*+=>yN_bcv{b`P(_HbNLdt^C^8ICJzkMKRha9mM)
z<OZY(rzmO<kI3v|8FfNK-GswrUWGq>A+oyR3i>SMSQtJk{XWPdv^5`&D{7CFG8k9X
z9_i0uTv2<Zngxw3YLB$CEOABc5t>mA#}&0lvY9rns6Fy2gK<Uekp`wsQq<1hH0j>(
z)bucp5uqNS@U#s2(ISxtne+58gFdMBjqv5H@XQQW4B@m0Z(xLHE4(SqlX(I5P(!{|
z8H(EZ^meN^yfnR%xm$ZL%cY;WGuv=nQF~-G(uT{!r`X=~2n!Zo(Tj~`irRyIW}M0A
z>vTFo(0>*JP}H7{qNRr$)4zvc#K%gm??^unbT5mYP}ClD6t(jW*VW-W()mUx6}5-&
z%vAy^Y7eI<Y7fU1wMS}Mu6x4802H-H#`943D(EO`58v1E96NG{NF^i36}3mkv5F66
zu$7>wJ@O>?{<x<-+AN4gs3{`+NY4*YS}1Lf6tQt1&yE66)E@Z>vJ5|g0m`7Gs6G6Y
z4&*3m5C2RRa1^zN<BHlNi<s5VJC3%r6CzKsJ)Y}0*@DF#@kN#={DQJ7iPW>x<BHlN
zzvTFNDdR({?<`nCK=9Sv;{j+8k8Eb}jjSfC(Spck)@Xl(GZ>26BcJj>?G?2%X=nSx
zcIdo?f3_hVrp+Ae3UF7Ktw`D5A6}l8&en-?p$#V~YNtM@Fch`lWL5A-`y&&CJ2~O>
z=oD5MirSrUR+Mjxgp(AtWBK-kPfkmJ6F+Iwps4+I7Bopw`#Of9sQoXte`NHhOrNBv
zoo`Eop{PAGgXzac`L;|LirSr}WJ0u_;Uq=vd}}leMeWZ1$<Z*=Ls5H2OFuojfX$es
zsQpETp{SjWLq+X#8HS?v2dq2`qMTP@C~D_aGDYot{WJ_k?VKZ~sJ(##C~7aj5lm70
zY*q=1+WElRSMXXO`WNN_MeTet=PNi6K>KqlIEvK|Aa+tGSx}us`x8O`PZ6P$_jB|M
z2WV1MiroIB%1kFe4%<W|r0)rVt^OQ^Hkq+}@NB>b>{>C?A7nE^QTrXJOg`T*%?d+N
z`?ZJ>wY3C_+8Mwck6y<XN>bFmkM)P5c8v%ekrfa6nSK7r$Tt#(qV_*Bt6cmELs2^e
z%qou!14ZplI2cXGfx}SLZYO0tr^=*<&(&4zu1|+s(n7`Pn&@+knxv?GA;VDA?)0NS
zx`P#hqIO26qISN89)_ZJo+hZM{nspYlA`u}7A;9p`*0jN3`Om?T2U87Phxy1YIi2w
z>L}mN2t!f36J8rFWPB)UcfuQ^t9d*qYM+bab48C%Vgx8^uP^}=wSUGK$%@+fVt5#e
z+L?tZYX1h02}SLW0E*hF87B-y?T!G7+J~?Kp{U&vKv8=sV?a^6BY>jz^BE&qQG4cg
zWY1Drn|AeBn1!-%$O$*NVJd15Ls9!x5JVTVO`)ir0e0VPwiy()f7ikrJ(*n98L+H+
zI_l9mkreLsUKonn--Mt$SDi2vwX<{a^8f)TYUfd%<A3NT%J+l{5XBqxQ`E!DWxz%^
z2H5A21pS=oJ-nQJ?p&ae;h;Z?znL6^$HHR;fI{^XSOX|(=gJ2~?R+&U3`OlTEC@yI
z6F553{d^UsR{{PwirO=vsQq%}a##`KHOG3RNj)(*k2hv7$$5I(Hxp3QehOlFz3F^)
z&v$`0uMKem*F%<m22%Q<x}6t)K|e)7KaCG}&GN-^GP7_mHu@bV>XXyyW<+7@9z<jM
z3UYFPjA&HUo`Jgf3UhLwuyDF3o%%X`hvx*Ifgr#vdV3>C;~mB~Br&~tBNdx>AMVUj
zQTy=z^zn61Q`G)4s^J~ck=bp8Y#Cg^Q*4Nl9eK!8k;#0xf+og0GWSvJ=O+PU;0jqb
z?@=8XuN>i}l(Br?(H)rIxd@*HXNua7wrEcv$TtoTUkgR;V=NZT0C_$`Mtxax?=g0S
z!mC(<vF1M+UcU5I*a;Q&j_t-0e26e#$SUNWd+)fMyKywWm_!Y$g_p8a<D!)DWteQZ
zLSBk{#~nu5H_=2#!4=+z47}s|QFb?eQ1Ag{;W5mwI852&xbsX!=!JZ9&|BP*vP|4*
zeWe3rcn|<tSIYM0;^Par!sD2>#L^by0l;B=2yhM4mRQ<v;ER-LaE060k|mb**eJ>e
zS9l5Yn`CK!i8pocg)6*?X(w6Q-{LElyWt9FTRi8u-94TaaQ%LQ?&MR6Uf72e<=((*
zNc!`E@QB0k0vcR@J}sUP&s?|xj5g4o4{w`yL?5J_fvOMk&PrQ{zq8Y}%^T#M<K=za
z!OWTwd^XU%E4%^Awhp<hakJe9&n3(@mYgkL?}}&ZPt6vCzAHMQh_4R%KK6F^`e+z<
z$O{bq*_&m7*Dx4-pLny_!b9;jvB&qR*O~{3Io^ixxj<S~pqH0($;U$tXEcZgQ!>1v
z9KXk^0>^N;j2OD6e4{7r<Urm-2o2?j*J-CX0X+QidZ~Uhib0M-c{_R!kK|?gBHbhN
zgB{Th9k4I$A5wSksGSeGTJJ-y*8B8St@q(nt@p46ozTOMBDh-bvs|tB*{NFZp=>M>
ze>7Sm$I*KKZ*}(*f|vidsJrji(>pA0j`!~40`r3lG8YC;%A`dAT*?h|b><Jq^v=hy
z890(6bkPytJll(bH4M=PU4Rb>(=xUl2l3!TGQy-Ng4F_8B!Jm~epxZgd5ARiLquBy
zL#2>k!C}b>rsO$EhD+hU;*8*ZfRRP8mp(S@ya^F!{9q<<!#sog`+EC%4*4p*{fyII
zZ$GA!v*8#h0rVv&w&P4Tn^+D9b%ysh(^CZp1<ueRSdiAnz*7l<zm0+C5`thG1HXhb
zt?Bge@>c27+xU{`c3Z!YJ3VyJ>3n~4@JuM>W~dP5h9W{of<rRgKQ24f(+9Fq2;&BA
zB3}kr;pBukc4Bj?YJXAbAO=Hx;{!oy`Co3{1%$K8LPb11qu@{>e;YkV!$DIr!9~^N
z^prS(^fr1*;h<sItuIvJPhjQpokCBr+A_e}LGQi^k}7MW)ViWW_B6ZoM1wkcprk1q
z&k|6GNw7U=KOuR441ppz6pdgM<h!#O{`l4hK0BRy<`ar@Z9EP}5HfHF5>&-g;dW0+
z<GGv+AAgiu_Vkp%q1dp3fO;~(4??i_KodPd414T_E=%lX;N^tC-^RehIQuF_u#Ew}
zFfT!R+v5oA=lP22cj>tS7Zcd~iDk&ZPV~71{x$}9ik2YQ){4O6)@O@|7vZ2|KCO+O
zSK)%5)1g_jPaFLm&}!*U7=>ksJ?X~a*gOs{esBgfSe?qdooEMe8w_pewyKE`_ImU3
zdP?p_^RQjJI4yT=Gd*h8Yvb+uduQ)QP4w_95|rd4YX%0ccAAj_e;Whaoo1vU*v7z4
zIE-(Ct%?@?sEM9UXhZ~Bn(0~Tv}TJPl>xOT1^zY$k_1lk-VGs?$r4WUp5Zj_rx4JJ
z0h^b8r+F=$(!5TLq~>)Fp47Zf8zh<+2Z*;@J5OJPm&2i=1g9(N*4j)D-*m?uB38R{
zPULltoM?iRihg=IwV|TFBnTz>?%HJ8A#2;vV%X3h&c<(4dph1h>Ow4n(;emf?9kht
zhTqam4;vrKwuxuq6cdMHh@Zit62#R`2kmX9=O#ELA~vIYP@40b>DdB@0RhFa(8tdJ
z`-%Ga*(V&wSQ^|mMtZk(6UB4uK*lTN3OQ&!U3=Q{;L7X_@}R|@OR&Z;+=3Iz&a?@I
z6Z*DMK+UZv<9ki?41&wXcsSG3>)5^+aL{H;5r4jA<3~}Fn4-yW7*_<pHMU&n`8`}F
z%qXm5E^9HkDBv@KYzU!<KPa(1Hn3Klmj>){TJgOmden3Wn&{zGspaktZwqkccnXfn
zgMln-!dXNY^Ufi70z)sk4U2>an%t(fT--s6Nbz?23J>c0Wt+y<p}W^Z)C8A_*Kg|C
zE)8fG3O2*x*u?p8RwjD3!=*%~fFsmmoCwb%xNI2ASZ|$WYKAFVF7d{Mm?D172kpbe
zK~w;_v^3KLAKom2of-^GcDm(5A#YsfU@WBUpfJOBoSC|VLMmdw^d&mM;SdL#=%GgZ
z91Nb6oG9FfUbk30Z~PW68<km`C^tn1;Bp|=xN*uy;YV<2ID%iGBcB6J^k8{7Gy#S8
zJLBs>6FvO6i6gzyj%J#iDS8ynD(#F?o)-JGQTQ|*>P9>ZhoimMM9<4`ha{koUmIC0
zdiKI)V?H=XvnIYDA`WMZb3Hu#oIDd9VY7xyG6lE6p^^lb@09%%yyfgC-qn6P24@`w
zAKCsn1Xp;bkMF18zi6glP;s-Xyd;{C6>vA#=Q4Sp6Q>o}1s6m)>rn~%_rl>ik+>c%
zV%IXx5@rTvAmcZth{6-^2XLGg94Q#k8<7b`pID4}#NQ5$K@m^VSc8d&;W#?D1R@V!
zAyf3Y6N7mA&=?f)ypBAGTisFbl!Jr6PaB1ITAcaB{a+M^LS7EwBtY<yTMie_gH|8T
zgFbCnL3pjjnR64c5d#j@=k>t_a5i6bSc^{KR=B9u$Z0yYkCPvFUIvF1g4px-;&SH#
zj9$d$^~cF@HUltMxPaIJDO?NJ)ecyYrb8x2;qDeVEZ+pz`M(pJgZ*BO;8Qtg*P%}+
zcmS>=E@GS`#CK8rFdXJA!Ar|8h(+;!Cl+VJK{!qkTY@;WDB$~-ot&#A=NR$5+!KVu
zF$kV{zBnTH^l&1&Cn7YSdm2K=B~C(faX{P99RI*ph&apP(mX@k)`FZa$dAz39#_6j
zvD<jHKL-x$3Bhv(N<r|lA6n#zbo0(4c<m1(3dF1ColWou0M@MYo9W?`K@4|-7fFzB
zYIfIh9ER)ntr#sP=aoO#K@97w(5%nHA?d4tbMZ6ZZ5oT6XpwoSOMGKFP+;3!B9NAb
z7U*UtUtXqv42NMwuoYl+&3;6y9Vp_76g4Jz`GP}!(nQZJxJ+E>*dn|hBY*;aV2)A~
zOWN<J;CgF?`Mie7g5#x+EwWsCDCh)-F+y~KvxCtSgG-4_f!gsCyYlB$LotbY)^sOv
znmlOU1@6TVBDhTlV-AT?wE)$(4VC<RbQ{#`Tp3@FxHrLZ1?Fjp{@dVi7~<ZfUG#HQ
zVHd9}THv_y+Vu^80QPC4XtTvQk=Sx*42o{D20oFO1bm{CiE9Px08T*)hFSwJAo%fo
z%6<wSM7yC3JjtiS#V?!K0Te{w&@=><)1>UD;ALk&@s{mB)w!tJfb<l+Yx@@vAGhC6
z0ng<)K0gd*r@;I7I|R*U8>)^i`L7#t>Fo1(_95Pba6zn1ymF-fQ8)}Mf;WS3T8v-W
z^Yl;IgGi4k&jUO|+G!E}g5{IvR*Lpp3_Ee|vR;^TJ-`mhMDN?BC0E+-LU6n7KauCh
zv#mo;ycoDl9bzM%Q7Nzo1)kXiPlfET_<jm%tixt+1X|!Y3G8x}9Zms1<wv=RE$#PH
zu*5oK?plDSK6a?3XRRn`vi){GEVaIwGY8-lVy!mt{K3i1v)D4*e`2D;<|JlNd@=U;
zP-t}&JP9A<K2LXBc%FltOAA&CcZI=BKiI@I<^hw><6^NAjw_5!5)Lp5YT!^`f<}66
zg`j66TuNjLB4_}M5rbzC9Di2XiBG@SAQ}#b)s+~1Xbg(D&L9TC<;99h&vDis^SI8u
z24`}2rLjPwrRKRUWpcI)H&j)d>vI|3*KWn(&B_<yIJh|i=zjwaXAojPoE?Flcj4kA
zlaVQ46I%=}COhFWkxzqrl|aERIIIA~-uC+`piU6%=VDR<myH4I{H(H7j3R24Ll+S<
z;c&Q?W_nh_wTn*CPtdLwhwDoWjz4XzNW6~g(?(HWICKFq=+GDxadANm;%{)QxQ!dm
zGYT@Sv*r`Ia4GvK;EH4o^8q~iwQ;cNt9lSE$}NPYEJ20PR@j`siBs`MknwEG9^^TL
z{(}~8Hj#$-9a2uhT%ahu9}Z_~f^&rZW-Gs~aS%Li`{xo*!dYFonr%maS%4mP9%qTo
zYx~gv!Cp9A32`;si2i_=;KIe;;@L@y07d6p3|r3@pyPOD3viXPTNci*09K5mdW&I;
z*JSIT+4BG{N$g`?rn3SRt+W_(i7Ggh`J*N-TN9j~`KXB=&N=p-Rh<>!qBR{3rFJ{Z
zQo0ikO@?N5HoqUyoK1wp@9ANS5~r54D4j$MwMJRYRb(?<4jL`xX9a~@EY2)~jeAHO
z3Lmxhn#FbGI5@7~HeI-$Q83k-XfZLT{eB9#(BRGyK|`CE=v;63&JLvRYUB50eBNw#
z^;m7hNz{I^Dhz2#%@M7g#0~4>hGULz18|_Su=GdZa9D!3bvXv(m7##E3-<2?ZqR;P
zZO=e@3U0OivxwW^&{3P3>EWPeX7R`raBZ*{^iY!z&y6;xIVC8lhr?1taKxtUr(mA7
z?MYl7M#Ayj7e4|8W8lzO#Dw<yDd4(*{X`Eq`<aV-(3lM@0Y!xtV=*!4&=?ePIr%4h
z3JHTqt-o$Rsu!^bZG<iPFT?ByzJbfy+BE0VPeBj3JkPdk-CsHJo!rp}4s)5{gOD$b
z#~rhrc<diKcG?*{dvL~6kcA;%kR;5_^t5#8bOe%i$;-tc?b2zm`P&$=2iy^M<KOwc
z;pX(Ei8!I+GY!9<abV{hLE%+!{WwjNc6@10jC_M7z^#jaBmpDe_H~ZH$oGGpBQWx#
zU*`yn{Os2`0we$S>l}fRKlnOFVB~bnynnbKI8EKTYj+Fmx)egLn+2HguJB8Hl8YoK
zI#<@j<thZrZ1&sf={3j8InDDBr-nP$+9;R_hZ6-)PIo$9PF=3Ioby%$KAv)nx{t9L
zJ(p*rR>$j}c#uV6;XRR)ky|e>muWtt#qSQ>YRdTh^KKhG6AF9BAN(X@1U(;=;f0d;
z=JPV$7$@yPC+!(2X%jKpr|p4U&>h%Ndu@DB>Td4IBLlf-!F7S-(cF!Gx<a_Va6{o(
zlH=e?;3mUOg-hO&^FJJK+xYDLuC%Xf?#|IAkH5ur^_4@W)K=6quB^ms4ny$Y4gD+3
z*8STg-kQO+b+wg)E6Z0@FOi`@yb%YRbXC>$WpTv>!;XYTZLIbcYZ|H>%2riW6s_h^
zV?5ce!|Xl8LLP=;!a^RVnJnbN7q^fHf80VI=9X(A4`Stu@iulvV|C5C!PT{V@{ea2
zaSM4z{__^{0zTNt`yvZ@uw6$Rd9dJO#_^^WAy5S~d1Gm}<?5y?nXVZp4vU+xnGom$
z<1m5XIDcBe=i8hCf2X`Wzc+AL(D$cCn2jl-NxP}E8nXm46TrNU#XdU`I}1kl8oe<d
zZbF{z{98Dl6?Xo$(OX0-I@8<daWEy?=gPw|r-xFRMI74WvphdciG2QguT!u^?K6Ep
zCEf*ymsGHKQg&XvUIlZG@Q1`sG{DyNsBer7!1NQ%Ob-i#K5%UC9qy}H07E^#=sGKC
z&asY}q=IOmH=3#ty%Guzv7$ej$QV}YzK4u^!>Um%0Go6XW*-Wk=9J)(M8w`f-|bEb
z+Q(HJKa>*pZp7`t5n$OV$`4bb+#ipE9;H1%E8D$^I3eG|>%ETju7nf?fmmg=l#87>
zx2ME;B%V9#bF35PKT@JRo)TrE3?9uubNTALY7Lli>=;{z91d4226~T0TSDLryK56U
zqA6d97mP7(bq=~W5d}HFlyXot%$}4ezm7+->Me1yX-$dqCgMcKI;~K|8cuX#?MTE5
z`TpQG-`0c_MSxg+Q^aDbZ7xcQ^Df4z+BiAV1u2o<w@B8@7HNVtVQ<>FjKB<{ub~Kk
zafAXk=~_2KG--!e5r^vGfkKSTP;i<vNz>z#6w&{RxsVu>oLliB@|To|XKzq#FsEt7
z&hq+GN|eorg5jM!a4kP|(EBNoFL3j-k*j7skcblUZQr0#`MZP^C5AZAVXQmk)v9l$
zM7cC2Z$)`CB}(gtq<UM=I;~2JT!*$|p!d>14$bSqhN4Y!*3*WkGt*y4$@^L!-sU(`
zT<x^f&r@RD;1;kbHkK`}vG=o-NVgzTyXNEw)L4EZCGM@tuqejfIl(#RPg0`X5ieEJ
zOnoRN%H3|UtWVT#`%<FZmm0-6h5R5T$^#qRAvo5KL_>rNV1^8a2p0tU!4P4LW(du?
zSl^-)GlYS{;{rK71BI}&SL8e0hID7ADz_w#fcgJ36au5nY2)Oz>BdAfbmFtAWp#48
zJ|)U85akQnSXI9!CGIa%vQsy-r9^o-C5m#{lM?0E@hHg!zak~h8}T?vU3FPXl;5~f
ztc@p_@jJ9Lnt379jE8O5AdG(E>_ppgod0OBq!F9cplB&JsI}(Q<U)N(YuW-Z<I7sp
zIU7~su!`~}jhMWQ9NLKJlf+r_%iGZ=SyCH)K{K|G@@36Pv${?*rW$?Zg20C5@``5U
zpmgSZQVS-Aq+9N>oQ67KenB(3i^I8xv?8+Nm_%pAvqDZgoOoZ*lx|L&oft_i8S-JM
zIntyN81i9oInt!Y3i&Xe9BESfgnYk)ly)!!UHv{>Y+ma127Fy`q1Yqnd%MXCna{V|
z8>7JY8yIU2Oob@yy8^A`3-(zU^kNULMSo*ayZd$~CI79GV>PhkZzYnqI?01Y!69xA
ze`vzUMu53r>Yd6YnLY?(l0e{l_Dn1<u;+MX+EuCc9C4ED$rB+;QgxNB-+^Glo}+Uy
z411S-c)ja%?Hi%^DH2zNS8T**BJnFi&HGnVqFjk60~1l)i$=%FBZmTv;o2A)rm-~K
z9ZSyT&7+CjFdM(m+>%cBPRBf)66Y?&fpJLp!mpEAd!@0*nwYJu`7t{|-={=@40c;~
z(D#FlIPV35`~eX5mAW<{Gkrg3S{FFn_ZWUPq>q60$4k=2rr|E0H*VQWrX0)W&Yd{#
zf83&@^J{x<U1NPk<&aYR;;O8#u3c5ySPT1sb+rwL+H<oXh5wayAYr2rhpnzHTT{8F
zV(n@FHVjF_eXG$So>PY%Y1aP!QS*>-bB_NbW+G+RF<~syED+L2q<Pwzhx~$@4UUz|
z|8piIotqv1UFIR<eGJ=`|HXzP|4H+Zvxgn&Sv$AB!m&k4T_+prt6}I6qj%%*vg&dg
zI)o8Ynxe(cqVjbVzy#+C8a%99QC^c`=aggrw90arNObKWR##TSDk5$om1B``Et)pg
zHa1kkgko*w1~a_~YqS_Q<r`_?w5(>-$a2T<>57_D%)Bj(P|9qk<s`GIaa)ZnGoqRi
z##%EBx&b1jz+W@o_&;X+vHdJb*ak+Uqh0?smLc7RxT<#DX=`aI)*5kTUE_)xbOo%!
zvN3DTw5-z+W|tOr8fzQYR#sG3RadTbI;;}*gsWgh*sKe~vLo&yR%|SXF1)%*n3hGp
zmFz^WR<aiBCPV(%cZy>Y@_)5~$SmBO{4)EHyiNXp)jni5)N2WD?>d{`^iT2$tsCb4
zjktH~hNJMbB!#(uR{Sx9U-2CLZ?rebmjiIC+rBZQeaT@-CB|3XUv_sK_9hEge$kzC
zk0wzs+{(^C<M4Aml1)S#Rvb5JxqJuLA-?{$FuvsWq~U;vli0~m0vT_FI9e<fr-=*2
zWnztZs>pBVn9pYMB5}94SG+~MTYOA>L3~-{TSm-}FS?LyJTgn<BW8w+#Cc+c*dR8G
zmx^uT&EnnSFGRkc$9z8&`{98E!z0CFagIpk1Kht>Y!)vTuM}?)`FNJ``AR$aEAe;Y
zU&L;h3*6sdJW4DT=Zl-fZQ@>$FS|4SJK{mH8>R~714O=2!tn9piDIQl#bDfjtN4^?
zws;^vpzvp61|G67epiv&Y#3f4){AG0+eLoJ#dx=g4~qQcgYq}T4@CUrF*)C=;Ql`1
zaFK8LP(DXoA=ZoMh<r(!@val^6c=JXQC=nTQ#gh<i95yr5PvBCO#HQ&fi;Thx`_it
zv#|pCRD~CbCyS?x7l^yWo5cIXC&gDpvwebmKUcT|RFv@ey+yNKf^d_<7mJUH&x;?4
z6Ed9iCy2{Mvqgw}%q9oeEcv<Oh2l1`Rs6PikNC29Ks+dB<M}nq9TWSL==(w9P%`52
zm<<ikY!QOf75^mdH(P{|FPHoj$;}oa<m)7Fmi!#?e93nxe7U$sa<iR*^fya>ulRuY
zQ_*Y@BA(gSKz-hz9DGOn%@!f{e=NBd3peX!wg|xth7rHB<YtQy@?Me;klbt$LOxvb
zagt9IOC_JJu-PI+{6&&iN^Z6YA+MGEG|9~tA>?OEev#y6ix6_Nt$}iWOLDVC2>DHl
ze~08|ixBb$B!5hDvqcE`vy#6e`Rn3alE1I;pG32%f#U{n&SSfU#at5OC7;CkZh+*2
z#ZlrI@mLb^rjtmwMr@G0g+%_F#EZmj;$<Y#Uqd4OBP7c8y!fW*M;?^V66c9H!&y2k
zqefKEh%AlyqP>oR{0kNCFOCx@ij&3Z;zsdI@f`6yajUpf{FZo~c$;{q_>lOB__X+(
z_`3KT@m=u)(az_nho9$Ju#?DF%oyfdVkBRpB##!UR*zvS2O=BAGsPCMy$waalg#+7
z;<v=>#9KtZRLFSkZ7lvoa=sYL{m+PY-GJ~b3coJCD}Eq)d0t1nfY?dQ7ki6`i{r)P
z#3`cLLPkDz-2qlgUL)Fd2;}D~{7rGIxKpGyB$nrA;xEOQMY|rs{&y7qSo~BB@p=OL
zGsS$dhd4kSERGS!i^q%8#04UM6ENRuagBJo*d(4SepB2o@?!|5=SL4DKNTX|+gN;9
za=swO{l5@@CB7x{OKR??swlFbI8+=dP827J?QJZUNnRnY71xPpiRX%2#I52L;+5j{
z;!WaR;(g+y;*(-~8;bmBjP>CcW90kdpF}TYl$(udFi+vA*xrUBUxa1+(c&c0wWWBn
z!nI<fc$#>&xLLeN+$Qc4uM(*PkjJ}Gyj{Fod{}%`q}ndV|Fan2bsqd-(XJyA?xL{S
zxJJ0Q!b8LnB46KQ`tjoN;xy5&JF)*nh0DYWkso6+{W|eXk-u>%KTmXRDsET!GVyuw
zMUh%9neI2@$0F5oQtspRD9Eo0$ZjHkKQcT_JW?DhP7tYOlksMV%fuC8qj;LwBHHyb
z(p{wRHgT7DmH2J(X7P5BpP}-&c6|*#q%c1urJRZg$X|%R5?>Sdi|>f<i=T>r6J6Vd
zW)mFwt>^VKXxHK3SqhttaD*>bc)NIw_-*l4@pjQ{ha=q+3co78A(}05?0-k$kHt^L
z9A1xOf1cQ193*~~4Z?+rw^Xbb*Ne^KIpSsFF446`_<e<4TZB}u$Z|a*J|Vs)?ibtJ
z9Q5-#AL-IX*Op*!g<V^MgA_heJX)M7y0!z&Ryy)4le}JBFWT=D>_120oud6NfxJ!O
zYech|4mp*;v7A2?9}=Gve<}W2d{g{L{6zd*^zk|$`DKU^F)Er3cI+=y*!|r@)qzZR
zk$8o8rFgA)gLuEVPkcmtLVQ)U-y_KPcM99@5`@hrI_T$hHkc{qh<(JqqW%6rykQEL
zh?B(=#JS>Xu|{kVH;88I9Qkck_;PW#=-TQt8|R4U+UonE_WwkDT>Q28rifRvtzKrs
zob^*UM{IAC?<mQS5od|>MEjk9d^RZDB%UpPOT13JQ@mGvMs#iKy{zzS;-AIOME(|G
zzXZjo*j+qQJX)L}y0-F`DZE0g7T1XD#EoLJc#cT5l|26aqHFu^QH6gd{#@KI{#N{>
z_@Vfz_%|_t*S?v5SnMEn61$6siG9U^qH7!PD1}|yc*iO1+QvIU;S<G0VuiR$tQG6U
zud<Q1P4O-jsnV16c}o0+_$%>%_@4M@@iVc#jl8b-VaWV?iiKi-@n~_JSRzgqUE6p|
z6<#T>7Ecu$Mb{SI1q$yFFBh*8uNH3<za!o*-Yx!6d`Ns;d`hIcQ`Rp>>@FTA_7w+;
zqr@@dL~)Y1KwKhLh^xfY#U}Aw@tfi<@hb5;@ka4p@d5G2;$z~A;;Z6s#NUaZihmOW
zxJO{)U+gCK5)T&#h-1X@;v{j3I7^%-E*8r~s*>gLt`%<;Zx`<qe<=Q3d_jCwd_(+`
z_!kl1f?584F;mPDV`8Crgg8VTC5{oNi6@9Bii^Zk#5!@kc)EC@c!_wKxJ$fQ{GNEH
zc(3?`_%rc&@kQ}<@i*ef;-{jwlhYmnF-z<q7K_J=GsQXLVzErD5>FP-5Szu#;sxRk
z@pAD7@fPt8@gDI>@oDh|@g?zH@dNQM;$Oue9zbz?Wr!Wc&SEdIk9dSQL>wiK5vkIc
z`JE+RByJO1#XaJ6;*H|H;sfF%;uGS_;%nmD;vd9=A`Jzy93e4N>?QUQ2Z)2kQQ{bJ
zhB#YXBrX$A6&uAf#TIdgc)56$c(wR_@h<TJ@j>zD;tS$y;(qZR@qO_V@t{a`(rkxf
z@dR<MxJX<kt`j$k&Eh%YPO(*N6R#0(5pNam5q}^)B|a<uN_<7!FaB2iO#EC7;)bh@
zSFxkmS?n(k5=V$fiQ~oN#QEYvak;osTqB+;o-Q_tmxw#WUE)>Zx5b-9s`6&}Ul!jK
z-xl8$KM+HBFwFRwVy@UlJVG2IjuOX+)5H_R6U9a1DPo<tUOZhqOFUQHB5oCTiC2l&
zi8qQ=Q_k`q5I+$QiaxwB!2KaHU+f_ki2cOT;#jd*JYJk7&J!!eYO!8iFP<k}C~g-o
z6TdCqEZ!#GDLx`TAwDZUFTO4QLHt1cSPXY}>Ypuk67$6)#3AA+ag10ZP8LrP=Zbs9
zYsEXnd&FnO=fzjV*Tql8zli}n=wN?^#cpCR@py5Xc&6AQUMgN8{zQCS{ImF(*dH%w
z@OXp7h2m220`X$;KJka*0r5StXD=te-r`Jgj#weC61R#w#p}cy#aqSO#rwn`icgEr
zi7$!27T*$oFaA~Z9_ExYUCa{m#HiRy>?2aWKilglksAIPUMMan@mrhv`YCS^sj{Ep
zOT|4T;^8)>5tskAA28x}v=O(#jEHJ<<Kgnc!ZEQ>>@N-yhl(S`(c)Nff><KX66cBT
z^A$TDuHmq3+HpNa4X3SHSH1#VSMPAO>!UetnA+wmiA5_K8a!r&`-^RK<8`}#+vrA<
z+J;AFw)Mkb_B$TI*v7s~-rRWXTlzVMxG`SxC*&MM+&C6+JJK@&j$4np)RKdH{&0*#
z$K%a}bMuDRvjxJ%xG&*u?!KuIB<D8>`SE@=^J7`u{1(CQrh(V<HX`u3n!CCCY9Mg^
z-1i*LT{mKWxSP9gH3Z4W-OmGH-Q;m8caM7p{B9a}J>NLm<B8Fu&E2;F;gtLu6YYZA
zg7N$=hTl!YEUrX;%jwbP?z;ft<orHDep?}9`EdIxp5I>h-8Are{)+qt;C_d@x%>7&
zkeuJ9^-e!AKSp=!dkg$b!|}ka?-Y~|{o!uhM|YR##@jsWAG6VY5b?NPxEqhlZ6926
z`L>{Z9Ux=*uvEm$_YC|P%WDDKM$dM}q#JhYOC}8u&q~B=fe@FbmM4$P{CP}wZouo=
zKL^j>=+Wlphg%9M@%Es6ue*^zHy&(sj~E(DY;haiN5x`}-1$3f=+IH4M#W-Bj~Y7K
ziT%|!y7%_B1E$#MUVBGRw2imr?By45J?%~Fqm|3o{-BEYqAj}Ldj*)a520x$Nc{sF
zn^&XoumE`k+5~nr`P9`{gVRge(Oo$^)6zl%(L%lr6wSzAN|8VCHq-b+_UJl2U~dMb
zht9^nge^_JuIKB?KZTvfV~>x|e|>}U&=Ve*XS$A=^3k-vPuJTZ3i$8F-yp3yd4118
z9vBqi!F<CZ3DlcE)ChSH<}zEbBi$dk-Uponuw2L3H)K5zVfY>#FmPiY<(`b8_|qA_
z%occjP<9%)Cd{`Vvct^ty3lD5!%9<jK7%&}-n5|K<6DoC25$B-sjrS1ey{uW*avHV
z{-uziv6dl44*k9x;0tx>x)S?4v><MNXh`}?JjQw4F)WXM9HV2|DW1@99nqitE{+fy
zp6L`IJ-ZqSL&G~c!K`c_mcG#N?oO~n$Fhx{(1^^}Eu&6oD88_fQH?+E!&%*M>~ABB
z!q8FaREL#)A$Ek04!iZMU{S^>=+C~Fdyi2tJ)7_Eg~lqFm3=o_Gc-=Y4%vJwGBjSn
zPT92X7CKhJ{A_9-3r$e4NA_Iqov2{UllvHsl<o~pO@EH1TEbdR%b=gFju!KTriU5y
z!MIvBpHGKoTE!4f%l<QqIa}dPX`YPv5bQ^6t1`@G{s=|e>J2T0X=t~-m*vvW+`q??
zl?9z9@MlwFVW>Pj%J!ybvtXeWz1Uc0E;Ha~#u<Dylukzo_^CP%<}z0xv-D77I$xp4
zzMW~;ceK|jaG)$!V}pAjbPq>e2fmE3I&??+hak;mhVIN&0-DPV-Q|vij%6D>p}Q4I
z&wh`2-xEFxS-@Ooc268HbgzPrxy;ag9jU@Et)N5pLPow{Y4fvRVDKSpC78?1zMM7w
zaZh{dT@cH@fLT4#^9Sf5n9jo&^awtl{e}hmXRl$$JrVw^1s!vlp{H~p$6RLUXR3f>
zE;IDBjypE{yFBjCJKE#%f(hA^nALL~^Y~P_z%iE@dO=y0WOrhzUR2uY*+(+?QpN*T
z-&xs*vn^lE%|+p0$1(d%midjWDL6n{!Gi2>vP<`ySx}hE%%&2&&~G%@R^s(1_BE4s
zwm%##oloK)%F!=9u`7qWx_pd``uju6)6&^G(UTwx!Ca=MOZ0PA2<9^Ffjo@1ea1q<
zT&5FFk5UyK!o8euR+KN0gkUbyN#7xg-;16Q%w;+z^*TkVS1|;0na=*9(c2k@xy*-g
z_DL%k8GVcufw@d)|LExb+z)e^_97|FWtMS2%w;-D$%H6hhz`MArW3y;dI?(`<}#iA
zlcOInKFnplZ23=*`WS|}Oeg-V=wPOYxlA?=&1FvD@nA0Vn-+gTl=CVCbD5k<W-fCa
z1u&P%Ib!BAkKqwvF7sWaFmsu|W|P5OCRG#pXfE?%3SchtQ;TsRfcEE9a60KOBv0xj
z3$k#Cv=Zq8eyVfo<b50x4$!2i6uJHRkVRrT4%<W|r2j1hw)%4v+GNJ^!FfqLgjz8}
zb*whbWwxMp`MF4u6@t0UI>d<D+6{A=3}7*d7O(+eF4Jj2f3%uOVJ=f60!L)U1Ab<o
zkK6U0NC@UK?`2j#4z3B_Tn3mG%^HVbF4GAIqt`GDbD4Iog}KZOdiZLFirw|;5X@yp
z(2P;4)C|E~W(#64E56_pg1JnmAN|oeEG5ikGBV9&QcY|K<}!Jjpt;QR+3zry>C|F!
zbUSMSbD8y)->fKKqzS=X<{4Jh1yQ~z6@s};o-)%4R!7g`ewfR2!fVaAVF>0jo$$u!
zFz$!B%wE>#Fqg@tGz4>*MJ9l`Oe)q6!CWRw;49ecjm~6|U@ntcn7K^8gcyRkOh*87
znd2A(<}w`t%w-;dv>}+wbObP$Ifeq5%X9=Vm&q5%LNJ%<9OX%`Cu1pcWvQ%9yE<VO
z%EBQhJl+k{TxJO7GOHnonzd}0%VdCU-k)`Zxy;inywQ`vRh<FLs;4KT1*PFcQn=fD
zA(+ejE(G1V>V#k}lbze0FFA!^E|W)fj{kt0DBlxYf%19-eu{c{xeVCo#sGU9{(zqo
zy@&T*%2`K9_^x@t{|5eMa13T-r~ojRNmZ>On9JnK2h&SWF$i;+yyk&5CcpmxDuC;;
zzG&xOKY-9NmzfT8nJbXXVXs5f91CKvC$@&giv1e(K)(5?K|0K3jzTQ2H}qFX!!VAy
z0}*phg)HEA{x-qiH7h(YC-ZUmqPuap@SvPd=OG>&^k}9VoRe#Bm0+<w4cUf^a&o_k
z$QZ=9Zb1RULvjL_K+xNpf#|MrOx{4?<~<QtyM4?!CVhP&ioq4|P~H)_JkkO<T-tjI
zm_3YRGWUxRK9@2U!Fyy!mf%T*e*#y?n-ois+2Js(*oeQgy;wfb{)p4p>-{6j^b&GM
z=s#g{(6u!fbZrgd35aVxj<({`Q*906z3hbTKpfk(HJItz8q7+yHJF_oe>933acm9d
zIHnH&ZF2DIn;cA70z5p)5@6r2w#~<(3OjurfOZ>iia@m~!5_QOoJ=tOq4xM7#KugZ
z;E>=?<20z?CEX;m+YmTp<5em&^AbE%nrCe~sSMJSGnn%Q8E`)|NfS;f=ewm0;5)Bb
z{AuTGJpis1EWW$3WXW4{_zXn$dAP`bZQX?b);s8E2OM2Ayl7ZlN8rDpRodx$Jmg!-
z>e}jcW%z)*$W##?qHPd;o6t6hMN`@a;fre<gg>rr5aY(xHVCn_4Pw1b(rJh_{O{==
z^mPh&gHWi`VJI}DK)VvOe}F;UXMtuCZ!j;A-7(<po#w@9t88UMUD;}U-OSIX?Hg+Q
z)_LS;Pg#<d1m~0Z4Hfn4>ej44UCP%X_J)cE3pYqmJZ8!KhRXVeB^5R0Ys%|~4qH-H
zSAWWgCB-x5PMKSFq{Ag8b7w7?RbO{<WyQLNCC3*RJD=p+cl{|JyB|Mueyn)dQ8DY>
z*zlplMh_c4Y(%VoeI;}XG*k|VErznk!J`MSz^B<2t7G+*>#G}}4J0;v)KNo^8o4w!
z7>YU?$5qtT<7WBbHA4|zx4Lo73b3lCu6*5KsFfVoP*=4Mg7W%`)#K2*>qj*VUK1O<
zYUPIV`l`XhV}nl^5gS}pTQ?Xt<Etx>q^7#O0h&i3tdjDP!O$IHN=P7MBgMn`h<`<u
z)1FBmjJpa0q+Vss3N+w`3b#S2Sb(}HtTF5lzxt<Ag36V#iq+-NIM8Tcw68z|;M00n
z2Zy7)psu#8awEoJdHpJUwq8+JcS<!QIp5#Mb926PkALRwjLU>3gNF6h_}bmoNzjPn
z4;zIq>D}+@E7q^G0^s}lhDv+@zh(u800x3v1=I+74%|>xty7q)TKhnM6%-(#@heW@
zxA_?EmG!96an-9>%d%DFYu1#T1_t=>!F^>pKfAANXslU>J4dXnCuMv{LBrS84U;rg
zS%kVq92&Kva)v|4AXJTVS~&U^8dhU0#Zt?Fd4MJ#%9*pO7HT4_ampJoBwQ^JP7P3g
zsFU!NO+TS{TG>30R5x&7plYt>0aHm~HFeZW)Hbe}yRLi{lp9#d+&-wq6CvoTVDGP~
zLyJ0PfS_Sz^-5MRuKpldYYn^020o65)upDo0r56eB+chT^*A_-T3o|Kyy`X-*P?7(
z1x&rg>N50YZJozyBkNC=&(Wt+)?m$IN-N6BN~cVpWCMrEIS|SkQbZ}b7S=$ULwqzr
z2`t8KErx|@+Th@h>lZ=UzF4h;JLA^YHB@g*=-;pf)+3!8j*16NnMMvo^-7s^#h8wV
z6#XAn$O{EOw7sw{)>c5N$cSNBJgq&PNo!pNqupg?@d;Iiia2^Z%GO|nvl;Q64<i!O
z=@e+UW$(mQTa>Rvoy+D=ud7{!c~ZF!3r!^t0Abb2n(7s6%GP7q#p3tH>Pi&Hl$79$
zf19`|Ix$Qm2@APlWjS;kISM<RtP?rct|_lUyC<tI!JseWLYS&(1EoS%)eS3I2kWWC
zY^bQI<H}W!(@R{z#+nt$Yv9@=u~b-tu`C{(AjZV{^IR~muCAsbhBHcRV*Q%fq%|ul
zSFXgeh*L>LWkW+<eM4;YV4fugpE?pN`pI?m1OC}lhv_{?)|ZidxkmrQNQX`SbA6lB
zF7|pR^4EAdl@xotz2Oavnmc%gCzutQ5%%W#J9#^MqrQA^S8q3OFXyT-={gWUCgYpm
z^Zw`Y06aciZ6<F%T~xX<ny^XUe7M}?rDtMGTz*pazfqqBA4{^9Y*Xs97!A6c{ZKe`
zip8(9pw!~a_EN0{2f6)D$iU4gTrJ@TzI~41p<W9<%Odgmo$>#%cP8*vRCoKIo4aHo
zHwh%+1_*FN0<uOz5D`(fctt=Bix?J7AO?c6nXpMULELa{AZST~Mk`jU*t%P-TCLdH
zsufyoty+uLtuC!^i>+;K{Xfq+&)ho+;P&@@-}e15pU>Ry`JFlYoS8d!?r)yyLGq_A
zi600<6<;dy{tDBN6HgTRdz$f8;$m^Rh`%h&_6x*K;#TpS;?3d%;t#~9#9xW;i+>aQ
zV(?hM(XRlHl|4nQ63-OZh!=?0i{BObG8dL-o;L+~8<=(mf1H5)FN+*19xYB0=ZLl9
zTJaL`YH^2nkGM;GL;SOtgelJYx{6WpWYIk5iS1{}K40V?IL!BB@eOgG=*OYK?cKxz
z(L9fdc)l-&+rK87=O$s_BHKJC37faIneKVfJP!%G4=&ajKTJGEJW)JNTqd3;@^&Wk
zT`S%$J}f>X{ziOX{HGYkL}z~U+#&0ieT;aLXr3d)cJuro$lIFCSCnjNp5uc(PWH)S
zrFgD*nb<1cDn2j1A$}+ZaSXDaT(Q4+gm|2IidZAA7B3dRA>JZBApTT*NqkTIr+5PH
z4zhmp92>Y*_6_0>#4fm1#B@EyA>s(}NO6i-F3uL`i`Alejtu3s%Dz>6P<%@KwfHKD
zefoy@dlGFkx)z{=a~16%iE^`K=ZHNNZ=U}`I`jM&I85=Qm2Rv!fkb_L-vi657EzOl
z$MiPjy%VP6xtSaw4i-zqBSiW+Fx_~uLYyyFi;Kk-V!e2!xLMpLZWnimw}^L$_lQr6
zyG3&zMSEV7{hIiuh{M21!d!Lx2h+6Q?f*2Mmyn;gM)~X%zqe?AHU3-fFO&a#CoZ@V
zneTOuCzp{H@lOn+SqkupubB9iOy_jm#^o@qID|hl-EgE~9&f$eNAAM?$c5kUJdDO;
z<w8GPmd`tSOv9D-OssAj5Ok(tJrl=<ySUp<MufM#3Y5oZ*jXOi;+9v5u$u=#=RTCx
z-5m_iwzEB9rh6L4B){|B#VunQBE0oB;ezS|#Iat+yY+5B*v*5W^91H@lmRX7wsT>7
z%i9pO#{$b^x83rZ5q9$+=)8gQc+9wqyY1_U@RrvUO_YZ&#ml=1VK)zg&W9+E8d&b)
zZo2^y-tw-GCiYt<wz=)Q6Jh4zeBiRGD_+UuP72uE#`Pi5P1g;RWewuo#ZC7UL@?|w
zn~;uk$X!@3mnX1#+jmPe(cf%rbKCbzgmEdd5-`g>oyv3TB0a<4>_xiah@=k}x@5}Z
zxU)`_7hke4|9GwHE^c|u<4yOyC|;fFCIa1b@ZmZ_PFcn^>wnINYYNY)2lV0k7TT9i
zudE7BgWVu}xb8>e;g-ZpIsauCw4@{RCSf!Dxyl$d4msh^HQPj4udP7vW9A7YzsKY$
z!Ee(_N#>+Y_;5XmZT=gu#UIV4Pl|suBZ_jSu%MJcJBHIwZ<LNcTok_W`G1CZ*N3Yg
zVq71t*@)lYhifuZ%ZKZERPxzATz^ByJU(10tit2N#j9A?hifcm|NcH)CCFiYxNb(s
z_2Jr%%Huv<<=k*EA1+?+dVIJpL`IJf*Wa1-3;J+9jw0edT$I`I_;8J4c?ln`XSwyD
zK3sQUG(A3Cm(xu6aDBp}5<Xn?`1=$eu2)b~!iS4LYCgq>%Xpf3e7Mq?{L_56zK^CQ
ze7MYbCw#bWV#^XfTs$dye7M-KFW|#PSGBkgm+}AlEFZ45$nhn7xPolv1F4gEjKGKM
zUo;<-xt|Z$B6cF-!}T7`gb&x<%$xAxqEey9hbxQw@vHISdYtusULUSOY*oUCtDI)S
zhie4-?eXDS!!{>;xEi@j6FywV!|O}=aJ`3uJU(25ITjutF5_qB@!_H<lh=o9tF_}k
zT-UQ*pW?%1e6l<~T*l|i<HPkhyXo=ax{Kv`e7MGQyT^x%eyX45!$q$QuMZbpue?57
zlWBW=xJI!)j}I4*s}4R~d{KD^AFdHNDR%JT+Q&KI_2K$8BmTX8xN6vK*N2NjL<t`*
zb1w1ta0NI39v?2sNqtTqE_$wceYmD@vUz;CzDpZET;}_gK3ohO*oTWZExbNlvuR(D
z@Zl<DD?i1Di#LzFK3tpFv`_KjYUcJ&@!|Rl>+|?<8UH4)57%K#;Pv6^&*R(c!)2V8
zy*^x*a^84-xGLCauMgK~mf`i`I-U_;AFiX>?yty)>o#`5<HOaLGylu^aPh43IeoZR
zU=+S8AFl44B?%v{Cun+oxZXq$aXmHx<J^ZbUY&fnUO-f1v=_EI(e-Rr)ZDXkdS_xJ
zJU(0_kRtUmU-l(Pcpx9HsC>AtMs=zEGIRJ#h(270V^mTLJNa-Gd3?A6Owix;;W`c3
zKd%oLtAY;~YvQHvL4CN`gfHg9^(F>|l6APdbjXJbzt6g7`}`SQf@8WI9XzUw4-pah
zkHI`4oBm^YCPkM-iXL(}Q-+@MSCiSxn;#B~xxT~FS#Ix<9xu0X>0{F|Y4JvzjAOfW
zK}Ctu`wm39eEd?5ngD)+7Zm%(rMo_GhoyJ*b@Lta;X35Q)$uK<^AEi{_CW8BwVopG
zJ9`iE@1grT+5dw+Tpb(-4mouFPdaqDZdAsP$9&L5=6}(#%f7WK?v3KQ7XAObchRlI
zc#M5j{$2m;PFe@{GT^Ii{>{C&TyG>a_5YsdmR`&AMSZqD(=F>Wow2^0zoC60o$JD7
z{ki^4T({y5nckNr9rEEi<imx3Hq4bZespT_!%NG%_~Ai?zZ}i~M)=?6i}-Mv1LB}Q
zTsUQY)jnLj;X>brm^f9OBUXuv#pU85A1*s?hkUr~IGl)^CY(p7iOa<E#4E*X#oNV)
z#b?Cdi0_O46c71u+3`K(!)3?ekPjEe0msH}o{z!*1Rt*d3qo9ne7FwzaN&@14*78X
z$NF%M9%a0@?8j&Na2;`kl7F@i*U|#c4Ciy{aGivIE%>(^T%@cH7qwS-@!fez=x|Zt
z0DfD;0RKQ<7Io0!`h413Z=n{i_Esmotya_?3|x=T&^!F!%+=ePju?Lz)CpfLhU0o$
zt6&(tt@jad^|mP5le!Nz!B>m%R$=9z2y|h3>23AL|Bd0-Pz!vumLVGd7l!$!B=~AQ
zWlZR8okIIIKePI8Wr5%Abrr(Y+d2-};n>y_jml)$--Hl+wfJXX*7uQ?zFPEN3D4k$
zl5B=ihxE2=je+npr~$rO)=UYTf6+(eSTjBRF0+p4WldLai!MS*h1A=kdPv%Ie9$4n
z^bK{thPvsiwH$Qywrl}TxG&2alWNVl-j+2}!WZ-J=ds!v*V|I%uHKe4bHX36sBuc1
z7e12x7%wy5YAsEW8TIIGJ;YWS1*oZM40F^mV$|EBY4o->vgngc$Gm!5?5MvG-fU?U
zRCyYyO_#lTTYOWQ9q-e-G0f7hV#_K+w%vhnJMzI-i(V&C@o@FFI9Sr#V!>&}*vwTm
z1Op>sKyPaT3Zt*qLYS`J7Q?Ive-~13OBG@F(0?_n3OVSj^%5w(EoG42meNaa%UYjP
zZ_A2?#r3vq-niZtM~Qk{KWC4h=)E3$Hz}dFWnPL3y)Akx!dL63X6wK(pFx4%mU-1w
zVO(#^RutFUvK@%)ZP|L`dRy<BqQ-~$m<#l_{$b3x-j*#YuD50LP7CwhcJS5u7KSXT
zFs`@tcQnqUw^d?#R1vOan_ti15$w_1vPDsEiy>ysH6I*@+;RM1JoXFUdzQ&f-RW&$
zeYH3`5xxkGzFM{<C$6`3S~4q2=xtd$C1Skbptoi1^oY>`gRhp&pU~SfFI+0ji5Ry*
z_-fhh!z0EA2EJN5;VJCZ+p^n7N7~p=_-avZC&{C?WltsJBYd$ReYI@*GOL3Gy)C;v
zp|@rAyb^j_Hhp=74}{TIi-SYGt-h=ezFKFS`Vx9uJd`@<ZSfc}dRv9u$I#oN6i^4f
ztvn1_2fZyy0Qn1z-WCr9yOY|H-LsR7$;M$PO+%Z4felEI<GTwnoS>ehjB@wqZ6*=(
zaoQ#lA^&bf7=10yLUS-nZ>tO1r!!`<@iT?5RxP@jNB3Cct92?;M9jGxzFIVJjK}r1
z><9)TlR0A0+tQ3cjqG?Zz~U2nTi;|+FEc6hwrH@ZX`F2E)v|UdayjkJdRuoPv6^l5
zw)pO_$SX_=y)Ay5v8W2#@YS;WF`>6*UNi>1t#WjpdRzROpxzeUdFiWVdoek3Hk$@t
ztwpB1^2j2lhu&7TX=+8}TyBT2mObEVBlX-4y)A1e^tP<MF4BYB;j0xg``n|q)!jru
zZ)+P{3|}p_!02sV$|k{Ai$!$M+p-bR+cM&I@YS*r9=$Ca;nCZ&5zyNzV!Pq1Wox0{
z)^RAFtukW@y)D{ol(C_=MSFm2yLwyG5fRthqQNoGVjtnFwZPcW+u}))hA9eqTiiK3
zkYroEEuIN_@vK8%E$-Z2eCZ(dwpgpJ|66XRgx(gT@_jrFnAwd9b{E3I01tHOaIuew
zp|qY=<4WTk{1Z&m0O(?U!fN5G#WNrDw(jFDfUlMV?x(lKS1=}gwfI0?-=83=qu$md
zC<x{9SsMCk^`XO(FPRd2sV%;)Suiu_;3F8YpNkNN-qy&>E_Weh^|nT3=1|F)1Dc1@
zQjg5+eik<JWP29N8J*dkVqHdWs|F27Jt{M}77+!$QZ~CJgaN>j#t$sMV{uj6&**J2
zGyqXitghY`YvSdZ@zrASzLB{s{Yu1L#B^+e?}%Ks;Az-D!fN!k%1~G*y)AYDdRxCj
zD-P*x!FMV*=ujE#kgpcp#x5D3VST|cf4Jb(hV?u{PSrztTO1WE?s3cTA-%29qXx}i
zynJ<Zl~L4ye?zoJY8vxL8=<ARgvNY`i_C}2(tIQuwtU5M`I-HD=xr@39dSr+>yX}-
z^ta%S^M6lo>q|MC*yDntR{v&FUH|K@T>oAkTZf#oB&79OPFV-^z{4zun%6<3v-Zy+
zXE>AVKUG)D$hVb_Fq&!q;R;(;i|LTY7Jlz}7Qekk9gp!lR5eH}e)H77*Tyd)&+^sz
zXW8$NgZXFiDEg}Xv&Ntw^sAw60ePZ0OPnVz6qkr=MQT?t-(@2Ix1@c8c(Zu7_yh5I
z@l`PyKlGWeyEs4`Ax;)&h^LEZiJQc4h~E-l6wP~MQ2t+J^I2)u$H#TaLXl6R(dH9v
zB%d)RD@DGQh4y*k72<Yrr}&KclK77JH!+2ODxjPr#WHcGxJ0~O{I2+n__Fw}_;)dt
z_iRuuZ*`Ef#A=bR2Vs1Z*e-rYd{}&14B-X{)8qHQVSn)m@i_4mkvDOeezka!c(r(w
zc(3?`_`LXr_@NlYZ5&g-*k2qa9xqmiOT={E+C)2gh=++sipPs*h;`ydaf|q{_>A})
z@qO{1Vi@;rSzm8)n0SnMqIjCPTx=AZ#2duB#K*<w#5cqe-1uXC6U1{xz5#&oH;aE3
zlW;$a@!6uQvDH_$tFgt$?U?RZu}qvQ&J{O`Tf}dQcZ-jSKOwO%pAq+vXw&QB+v58q
z>itNztGVUFshaWWB=WhMTe*slD&F<i8bllQ9k1<EMVw|#Jf^iF|IA}L>bQ^t#KB^T
zct}&L{!6?Q(P(P%>*_!L#fblD{#ZkyL4;Gp=hD=gfn&p6@U>``lkthe%o%SiXo#Ua
zI)ikFjZ<q}OQ{lJHxH9uhq6A8rq(?;mOqcC)_gd)e}HmXFWbZ8mi^j*)m!iF(5#9g
z&RyJXoi(+lMeVW9^4M*+yk>;mJP10^pgf)v+{NA2*&l0uG*KS96ff^4gxx$W<2NYp
z^Jr=<jVAURuRh)O-H9;Eqpty%`Cakd%^jhI+qibt)OrtMRcqWtO2c$NQP|zYcUTW~
z4UqM6c>=3<9;}Kc`pc_dw|&1v7?&O^0kbr9Dvxz?A#v#wUmilb&!efucS7^p)Lq>2
zFbu3WzFZhRn5NbdB_qFpKh}uS5u>dJ*Jt}<Wu0oO@8FO1!M!KNj*Gn#J2kfV-s5U7
zt_^HzyJK5Q?&htr?pq?wX;)`l(_?F1le1^#YyN)KeR7=kl>G65BdTLNW9iLD`?i+_
zMlFop6RR%EZm#Z=`Hift-LC0+b?WAvEnS+z&8ck}EpuzrYd6QzT6@<<YNPo_<@3FZ
zgY@Y%MNR0a{E*=Zu|U&sg?!pJC_mZ6q_%B{U0XXke^CA_wYH3nF`N5@m`zcV?{6Ay
z(w5{W#d9-lT5D!oFu!}1GsM}m?6t0~$<5u`PL1U_8)I#;z;%VSEwP!g!m4?(-nA#h
z2AUF_7UnC-4>VcZXY2{F6xp^P{+5kOpJcWll^@jh2{GpPwS;7ssMHNge}dVb)N;OT
zzsWx@wz#&c>h#*9^6e-DOzhOy2{8xb;%{b|Dc9Q3n-KG9tfrf?LMY4T3YuKgV@cX>
z+cGGBqqf_+0xcV4+r9)_l2vO+ZMmuT`l{<{2PxK$$Wa&(TZ=m)LD{xPGh@?Ze#E4h
zw%SoSAr|V;5+6p*mSJml;w`s5ONzHFMJ;)wc5l@y@s`+8nPA3*BVzk|LVP@I|E6PB
z*jj9VLM`ri*zw}Nv)gUUgDq?~%d_K^Rk%H7$LM!ujJ0h`ZVTo6j!tgQ8i~2I`_(tI
z+fIqK#2$?0To-7{YUBKRXz$e6k+nxu<zp|}`DsTk&=S;~bVn{ETkW|vxoMDcB(?R(
zZ!>#!4)&rg#nwMP7E~H{hHcPMU`NG4uiRsbtq!*(=d)Gs?yaj`UDX_$5}Q>!M=9*M
z734cQYV0`8j1}bjn#yB#wk4ZAP=L8J-p*Lfz5*O!_Q<g9D98`yCvRhocJvGKH^f55
zw)?mMM{&^Db4)qmwm`mb$bj8bV|UixTXk)%j<S5mq+y%f7@tb<#be4%2@_)OvFFQA
zGHH^U(%YQY)RvxAzSgXgxm7b_tyM{_sheM{>e8B3>KoH#OM0_2*x7ye8@a7{ZChi#
zaQ0dl%iYqwb!%*US#_*?v%fIXnmzuc-EEGq*(vlDw8qlfPMFvd%V@g-XNsAz9<5IE
z!m^|-PHS%4_KK;oKDF~=eQQhd?OCV5%pQ(}dluq&OpPU7mtW-+AF(@7G&R<DPTur+
zv0ihI%FoN+X8K|G>&Doid^^IvW9^6qMxGLLir?5XJ?6A^Z{1VwYYmh-&CL@Z-P7xi
zu@5z2)_pT}TkL~}liONjp*CN0u+3?1c&l4m*Xvqh54?G6?6tQZjXjGW4fZ=M;7i39
zQF=bUh;NU71tkJ_xtY1o;0yf)mrn2^J)1}hHsD*+yw?@3wbPLtuehaj6kKbs<d#OJ
zI=RPL+!9DGq?Ho9f<Nq2l1HNAgghcM`%hq=qMYLx=8M_<!*h652AA6-xP`8akVkv~
zQNh3u@EKZ&5`F$!)ChUR3TAtc8|zFsc@nl#9`O>y8JF91l$lzA>LHK#8$_nwj1u8;
z%Xla4NPOfY)P?Ega$5#F{0Dr%<#q$2;r0>!6&eng+joo!m)nn7;B9_p^;1wBF1H*)
zy4>;=j2NsW#AY(=zaJsE+;Tv&e2AdS?Q3B8Q4|W7TZU1GTy8hmD#Cmr99(X#nSw)u
zW{x$}!&S^WqL(#Ym)o~ZL3Fw0YXH+$;^QN%rf;Y_4?{zj+bfYbd?O1uD%BR?g!zIx
zxZGMZ5PlumAdhIxlyEY8Fji)IcqrR)jLfX?V>FMInPYub$H~kK^HvgEZf#Nd;bbPB
zAQLXPyh=3kh`hxV{sWo_c|>!&38Oxp=Co9re!k*%26j4JZrL%|N#Pr5PnS)X+xgh?
zE>fE=!{wH5A~y1fyg_Bh`}A(+W)({RK3i59a{IgwErH7|U)D*NTQ&^xh#V}r+_K=b
z6S0}AY6u2+s|zl-+tF0I+)_n8d;>o4id&;7kBa88nQPsOuzNV`vZ(4sms>hI$>mlV
z<Z`Qq$>r8sDdELz*8{11B{by`c?S*hh}MkDBc6g-zT)<DCVnW{=FJQ9Ckx~eIZAZ7
zZK3%@?-n$VF1ItdYku5&mobaN&$87&4gcPl1H)&qqNh>=$xIw~xwRF=U2bg$;x4zg
z-mzi2H9{US&Ey>)UP1G@u04$zce%Aim4!38(_d7Zr-hp^OmMk<0&S(s?G0??E8Th^
z5nXP3Gx2Nb<)%k?#VvdEdIpbRy4<$0qBk_z=yJ;jF>9{*;5g*+7Hlr#v0sX?DU+MJ
zCn2YGx#j3YmSZzrZkdi=U~4!SkViCH_V5CGo!b{D<ybo<@(wG8%dNH3BlocraJjYl
zvm)DQ;}y5};>QV`<RcrI9xk_b`|t?GwfKtLr_A<|k+WDI<Pq)m(UI3^!{zojX8YL4
zFVG3fBid8R_{d<E50_h;zAW-v+HkqG+b2hEW`4Zl_ID=#w8)1XRlMTXrZ0~yVf}Eq
zHTS3Ca{B?d!{xTgq_2qZxS~8F4<+Mr%Xgep9+Ah0ak=GN7wB^PA#xa(+s9cX<Pmx6
z(zx7S!!jU`=)=7-x!m$lusi7y42WkZ8Iz5}PU5}tV1Q1zIleuJ;RN+0Wt6)=>5Xg4
z<FrjALjFHulR5iy7Mg<@rw<;NgIyb~ThC#G%k3rTOx{j(z_{G5L5heucf;kD24}=r
zb`SE18&CxO0#9fE;c}}Pfg0KIV1UKv^+UPl6}OMEsJqb=y4=!WQRbbgaJjX1DDn*!
z4VT;LrfA3`GO!1U)okl>n~Q;ttY%SgxxK_Bbs|qOD_m~vehfsWvO|zZWMZ7;BERN7
zfXgkvCg^f|9$O8U+YKiF<j4ao4=%Uo7`xoQJQgmu=KgYFMdU-42bWuWz|}^mlt-6a
zYp;y-Mn1|TT6<k2$n9{s?QdoUTyA;ZqCDaeCIT+EmoWugZZ}|qak*`03b@>|2;*|w
zi*1BFqK$yd?T^?9xZK(ZxZLvJ1<E7Z2)Nw7&J>VGv=MN*&1b*ia%*d$%k3E`o~<%t
z3YS~jY?QI#a!dO-*LGcQS0W<Pi-kiTkp_3)pEzc4x!quFxZLujNW&Bbms{=}9!RpS
z%k900=*6=RU2eH^d%evz!sV8=+WMbxGr{GSXKBbIGAiH4(}0=Xm|%Ml#;a`6+<f1M
zjAtJa^A8jMdwiyG4tB*+XBq(4*i7~SF1I}M!R3~JqR{1*kKw@OHYKnCb@jOmR?x>A
zIPrJeK81vh(I23DP86%-i=K~?P$1P;J-Ub=qcQZg9fULo(nW-?Enf^9sX^{k_}X5D
zbR5Z66hmKI_uaPipr@~G{N1*5&;a_{^4+$XETX`-n(a8pI^4d9CUfyUjZ0oS+^!$U
z&@qTQ3Tq+7KYd@zWpQ<|`DIyn8asV%E~^}mW=F9W@=Y(k^Sbe|uhnSc*;tF%HeX{7
z)A3|ZJ=`L;&$l6m<?$(@?_uq~a-HKl-z4LIWiOkkvmD<>lWHCcF2y>4J@;K;YA8B_
zEx6ExHz2qYYtfA+t|wd26_xyvanG~1i?Zn&OmF^=VHQ#T)OS%Y#=VNT$FUZ1m-#L#
zWZW*?d)$V#hzhK}i-s`nb<BvTu@=3|@-~_BE<yZitVLs3-X>FCw=O6LYY|V9zD=gQ
z@4~*Eald2UOHJOJF~V13Et<f*mzunD!;Ui%Yf*oW<fSHW8g41R!?-Oh?=qA3eZ)PF
zwTN=&zROJBYjGiV5!Rw9CY{N9Y8DPoteDonLNgBuQ2r-7HD5E)$XfObI{p->S9YOX
zW>V<>iI`IO@#xA`#^Z`4f9XxvA90=Y4)CVK9N~ha46Ai<#uQ~Zhs?2I<3-PthTl1_
z2?u`1h4<X?reT6<I=^1nXBQ;FNi&{vzR5J5I1_8Kvw3S{s4&n@V`m~FrJcri5)tX`
zH2B=7vShXM1>_^KCOMnSNUkXeht6|C{n}}L2Wy%egGwHS{Y$LzB51Jf-bART<C2Cq
zV{<`l$G+HG?05_EP;44wHqR&c9gde96YMA2H<{#r?_q>PXktFQ-LIWd&tc6p(Tw6Y
zw3LxA?!O_WosqBXzahPyksKadlv_h#Ry!m4S7;aKYz{>}8qm)>c9S_$*JH)lO}1l4
zOJiqa&?4IW%1d_YnXX@aFgtb09nwT;=z52x7#4<y;Mik$rg^tVVT{7+b50@b^xM3x
z5#jjK521-zea>t`X>N(9!Mx`Fvir^Kxg;A-wfoUKBRTWxO<6ODcd+^$)W<*)3c+OA
zW~L|&evjgn+5`^>zq2aP&OknDgptzDz_+ZC-p;^ioVl?jtDS)<JdHcEh}kAMoA?7(
zzq2OL&cH_OE*L583~+wHNN*p5fvUplbLJ3dV)Z-c;IKhpsWIvU?F{hSG31<scX;<}
zXSfw>inXy5X>sSeDIP`mXIM?`3~=xHow`7~yBqxu3dTs7g-zxFm<2IrPy>Nf&~8yW
z4(Up)c&j+^0#*#^EsYFlNN<S`=}P8x<`KLu^5Z>m?F?LOM)7MY?F<x|A^KW+I|FtU
z=Mg_=lbkuknP#jwCh>tgC&e6Lb`;OCqc{saM0JE6I8?{LCafXnYi8gWwgYGE4g+UX
zBnA!@x&w!qV!M?XJQR*TA8;9fSbH`sC*Cv7-@Lt%fxlqId4)(vTQGRr8+p3xjunRv
zQH(W+%e2y-?F{lD4&g`&!Di#w1e49J8@5?6vd9RFD=u?zx6;I;1vIc3NA9dpN&blb
z?X>vdFABP%k%94MxMva^eG|{X46MqA`f1I=ik1@mZH|<8G&1lv8&9maJ>JpC0Pmq<
z{B|^kN{ZWQaHl0XC1&4jK~r(46MO;@v(?wm!1Xqs{r#Z{&Lp@yP~VP5cfTY$q@Dt1
z7&woeV5*tW@lBk({I0?Iha++eQt~U37qE|D#Wx<ozA&0pM=mrS*=E{(o@u}B!+8#m
z-bJQ?vj{dFr6+nYmmT5B6|wA$dT?R92dv4RR7ewVYsUchre|qDcmr0nnBdN2Ir(4|
zD~4!8V==ly-#BCNLE5EQVO-dV?{nOlwprMxR;(zAaJ$80Xtrr}Il-d_jU%qGu>`y3
zbG$utcgsOLg$td7FQ`AUT!CN{R?~cU{u+b5-GCL-hS+F=<ph4*B6bduZhQW50|R_5
zCpt)6V}hp={4Il6B8s8$ITa%Sdj={eG`lyL+5H!jq@3Vc$mg8OxnX`*IpqY04qpIO
z7?kyPj0pZi5VR+0P6|5{${$6LV}<J7Av0Y|OoVcGBn~!WMM%JtOUStn6=UyW-GLPi
z<5yUU8H$<21{0ja?=lVs67ZXBqUp~mv(-<;@+;~C6FY<8mlV#X#N{S9{aCd44Abh_
z{QkM#1W#q<TzvLylZ3@Q&}**(x#zG;h=<Ss^m1Rr)2RMurX}TshIwCu=YZQ}4!B!U
zug!q~$JZF{;KA4wKa9*4Hsb&b4j%rR+>R9kPH+mD977QpZjGkKV>v8XvE{<Xbr^zk
zv6@=4P<MB?ezs~SR+L4=+vVAl`*?tU_Tu-O<9a7j-hmYb682lOf~doaSc2c1n4-kL
zY%IYqP{b0OOt74Yn!PxO=x2iE#1Bodf?uf5*;rzr>B(Gz^BUd#xPgJCCcd0t4>3Oo
zuDA@{*YKCXpbvwC`g|A|WG@$YnaMEM9Rsu}(S6k7S^R##lWh9UQ!y{aaAx8B_?HRJ
zB{)}EBk(iZS;BU9&dccGE4H(QJz!5I*fpGxJoD%ZGmrR29>lvHK+rRXu87Ye#G~$m
zFKF~b*!l=o>=eS&WKJnGc|0)DHko+O1m~WFcFw|TMt2ih$^QspT+zsJA8eXePN=2C
zBQ}<>JHRuzpWaUPAc?M*7(J}Jv7)`id^E?jfq^P(Y-(g9`5zz>5o^rY&L!5FU^(%z
zjZH_xGt4lT6P#0~Kn8Z%cw(+;d<8Mz_JgqfsBrf~x`Qe7VH##pvSyJzCsw$#$drs`
z+l60Qo>0I^No61J!D`Pkvx%2&uRdyc4-Ni<Z9nl%+tQC37~p>bxPm2KGr@Vp7*v2N
zKWboL3RX<a^#I#z;@yU0pcvHk+eZzYO+0m*M7D_s{4~3SSIRG9MInSvMISXxL&M8$
z<1cJnh!!uxiV`<9UWc|Ftob}?<19T2%{fr>JuP;pJW_kc_oD`HOMNH{P1tYonU=dh
zo6vH$dOTJfGHmxwtlhXbF?cvL^uaj<=-2)N;-lyWwuJ`aq-wTpBKozni=1PbW}D52
z$<VKzk(73_nN(nt&BR&wFRW++5i`A?OI&7xr`!eHV}j+xaEuG~B6sFA6D%h#wy^}i
z+LG{_%pE8@Cmqbmln!(96nD%}vpYQb2%r&IP>7ZnF%7(n*B*~i^gH~&D#`bcjIeuc
z%3=JB=NFyoG4of}tyo;QU|Dq0lBG5E(Shr}z{ANMA4*=byn5;CGinaK{G!97+8Pz-
zGhTjSpZCEo`=5F51^$L`_}~jB&Oh-VNNRS_7wQ_!SzHk8Rv7g43a0sUqCua3X*8HK
zHRul&1am@21^Tm@xSO@IbF;I9{@h3~4Yohj4=H@X4F5yE;$ScTUmKzbU+Rl8L>6NS
zX8H@JAo`a!isqtVFyy}(iPMp}hd%=We|;38unqZBqy9BfBr3?w%{7UFp`u{-5GqM8
z4t5_GOz(}2g^WQ4#Nd<3OPIDd;*SZY_ht5uDMsWYu1Mt-fVojy4x7>a@B`*4iKmDj
zAW4_;{!BJ`8EY>Jc0oC4S9W%GZk{pn{mUw*1d~Jl?#00jY)nQI!)$bNsDH2*BJvQ=
z1mlBwurl(4c}2mDv4|LFBYFq(3K@|%E|}39(S?l0AQv-Fj!olV9}VUWu-T5aQGJ4W
z{Y<uFgBg90v|l`1o`3z=V8#H%6(P>Q#unDg-wm<;b!=E6TL`LwsEiF%dxoGrXmT+V
zeyJwr?cbvPW4>e?KWh-<O=d4N?)#15e_sRl--n+oW;~~b-CcHPeXbVH_3n5xVKU?6
zoXG>Ji~sz_Xs{2?1!JR89Q?J#n7aNx#W`l;CWoeBe&%6LU~(nqM4_FuniHKSTXN{r
zBRGxb+4&it*6}vE)B5vtu8V&OXKTc?3<n#V>|ek+i{dbM!`QjzV98~3ad1RAWzA-D
zl(|Poyum}w;W8z-U*!jy=3jA>hkx2Qv*Boerz&we_#83Gp%Zg*a&WrF_yi;7pbmzn
zipPkDlic(DxZ9@$Q~fOs(J6~?X7|7AtI$c_pE{POd9=mfE4q`@q;{;%qT}M{=Mljk
z7<!!N(x)8Y3?0PT0u>D8DF$cAoLpMmCD>KwY-7%gu#4;r!?#H>_M6>pCvwu@d!#g&
z(F;k&@r%ivth(5537%bf&I)4EriT1ed}HxFb`+a?ZR4tFpP|8g|K5hN!IYw4em+jt
zZ~2OGU%}_Atkl~;)~#4sv)rj%vAnWo-I7(63+fivJC$pzSFKpK5b_BNR@FF_bt6YR
zi<j4|TQ%IG#Hr+)gcdBVq~3$sQkr<<3tu#pkj7ZFbO8&jsjFMQV!t<F@j0o=WeaUJ
zi>g=G)s>>QngwStwr*+7a<yR6nE9uC3Eh#n{Db@0|Dxq+O7)5rXDvamCN5dbrXGLN
zDbYzKM@Egrj1i+L8BtOi9avYhv}Qql&7kN!$k7ZNJ#1m!g5}k<(Yl&7OX`=bSRNfQ
z>d4_ojyx?oY+3cn)yGt?s9RODZrHNnuvgWtUbYZ4PtOlquyDyS^(z*wLd1f)>e^#)
z4Y_7i{jg=xVT;dLyP$5-uo2N=CznQtEn2=}SpBNHFaDCKN<5jr_KXGRaOCPKPr#Qf
zB_7(ZU9q|jFITBvu^OE<O|qYf6w8)i|1Vj#a&=uz<;qn^%w4?*#VuHV2KKy)tvt&~
zyi6*tBw=>;g8J%JOP1A`*-%+oA3I^%ahO79)H};pFPph)!QvW>dS(38PnDH6fja?L
zuBczK4ij+EqWT)loSJ1db&G43SEE1dS$$2l4V+`Th^tGqbvY&o8)+s_-KrI9tLxpl
zTDfMy($(0zD~~{>h{sk;Fn8;+g^5X3UAuq-gF2R(qA{f_7p-Rbn0qYK&4gnBN5*hx
zkv#+qN~|@)0<$*$QX5oSizcpE$f>q;MLpV5S%1coGx%U2j+<2oIF*YREL*m~97G6t
z#+Adl5<|wLZXsqL%B`!ZS-Pa2T{Y4Z?i+pF(W_sx1cR}*+Vs<HF@M^i+G@<;<*QdB
zWRCU9H8pjdx@Oc^M@L<Ug?ziz%q8oQvsTBeIka(znn6NFGXdOJcTGEa($vaXX13Y)
zZ>_Ccf_8tp5{4a1r@j`)OVswZuG*Gsrcz}+CLT{N_+7AI)dEzF;arFTTe@N)&Ntp!
z%0``2WA>p=WlL&m(0FuX!P3NhT)ljCeT|tfYq3MttilAq04!L?`B}Mi)W`*P+Adsr
zR=w#viZx|ux_6lANHmFOx8-K{u0@M6go}CJ8jkkXuc)lWA%me`S;ieE@fXSB#0%2A
zOB|&gUXy3v)Kt$CD^81xYfOEM&6IX`d3-lk*4qs@ZLC^xR^`$KW|}PY&RsJYoJPyd
ziM_)M;4rh$8M`aut>a$!j33d5cizSJw;bwNb<Rp2>t-O`X@cXL^UV9MCv#?TDpBXk
zn(8HsmeibKcUldO>_sbhEa5u?({4$9W%arR&dNzEYH)Huxi#F8JT2+yce9~<Y&**_
zUm-Y9xkqq>5-0}89KL?ggk=ksVmweWN7p%i(xfrbfjs@sGO}cgR@6l&K$`40Ns~p(
z>sD0P)Yq@5tB;NzHez_m=(tMRpfCGv!5^UMSiL$V0~x7>cR40x<XjlMC~&d=lBBDA
z$7K|4O1(7YvgFG{Wf@Jr2}6)@K@GlB9A5!~!BI1Z{cpWDD&jWUFmdOGrXPQ&co#qZ
z`t&Y-^S5du#!oLX&*J}Y&?V{VDL)J0!#dd`VdH*;@s#MsJ5dLo=8!0<tTelzauH6+
z34=%O0kW8X`O~`EXHwI;;cq0=L3<Mko4#x$|4(834%xgP%Xr=&XZ(+3^ZqmAdDD~e
zdu4Y+<7wxS*xpa}K-nW?kCx5b>P$ab_6*q-vKPv(mCZj-n0}q?jj}h%-X{Ax*}Rv@
z^!LbqMD{M({3n9jpOgKH?AK-U7CN`@lg+<rXa{f`hyBYSVduy$lFj>q+&)tF7};gA
zr^v35eY$K)Mzg%-vU#(fc7tsGAw>Hs+1q4aC;L0H?~(n8>|L^dCi^+rugHE~_8(;L
zll?E*0o;By{UzC7*>v-uJy<rq$7!D-d%5gYvKwSyD7#5Ey;52J4%xTL=51e=_n_=u
zvVSW3IoU7D=0Cbj&&QltUI>Q}?Q{}$PuWq~{F{c`N5~#4d!lUKVCHr{V#56V<Ae4>
z*-K^D$>x8@+}<R+RrWV!@05LyZ2lp{^gogv!?~CCG!pgk|9aZ<WuGg1qip_j&+S`f
z^Ng2-(;Uz5)a}3~!(6ckiPKzv5{ZT?zEm6|P7q__EYZ~?s*=52r1vuGJ6F6+{JPjC
zep}?fg-rjb$ny&ApNp@E`$V1;xqX0mgh)YY#`EO`<YMt`@jUS|@n-Qp@d@#7VhHn{
z<>ZPyo@tkg{72c;Csv8BE>VMQ9-mCNUA#@?qg#xBO631qwEr%qV&2lu6Au&l&pzX;
z#X6CHKQf-a?BvhH_r!mQX_#N!-b3U+m9+U@39???C|)mqSL8fpI=)YXd|7-~?2q}!
zc)B-{Wg=ZqXw%bxTqRy8a^5n2hj@>;OMFgzUEC)IFwvPWM=TOYie=&{A|=<EeyzAk
z90Esk#*Y?b;%sq|c!9WCyg|HEd|7-?{8&uKvB>iC#i8O@ahf<^Tq>R`UMXHDeph@{
z+#|jw{#gv*-znBxE>?+c;w|Ej#BOOeeSzre5gjR;66K~make;LtQPCUR`FKxLGdZ^
z74c0H`}7_04<y>;!#Ro!ifJVJV|0fQ-$U_z6mN8g5I;=uBNTs(><MB_@zZ6WBF<HO
zjqD}jI`LeQ4-K$gUl+HMXxH`PZHngu226L4;(s9faq&sT|3db!#FrKSmh5-M4;23o
z*`J63oWogvCW-p8#XQ9q%05gSs`w*iA1#ho{8ZT|i?bA8DZ5&%ReZhdwc@#ozeM)s
zVw2+AWVeeu6#re>cZ=Us{Nu8JEaL0H%om(?3=wU}YiZ7-Jkk7{3%f}6K#`BoFx>=k
zvN%nw6W566iRX(~iCaW^jk3HO#XCe^H#7b*@d@!6agX?0@ps~%#lMOHelMY%6mh&*
zCQcPk7H5ld#RX!GxJ)$Pk0|#-*}Q&cJ=cmih~|3|@ej&=R^)S=O#im{p7>AE$L}+2
zPZh%=pE+ZEU-59!e7_=oylh@4Gu^4;JduwvG5#EJgLt9H>tSv;-@7267N>o)_>lOh
z_+!z0A0u4~zb`?0#*o=!M2w0>Vu^T!I941lo*?qcYnEre$HBR>&G$L%#j;n5yk2Jd
zuZfM~#UdRfxV>5YhIqZm>u7GjUF4&gw7(}lBt9YjM5NOd)BRGUCk^d4#eL#OqVYV%
z_7q+RfL+C0v5(kK<bz{OS1B$M&lJsd2)3`4eWA$fYUca8$XEN&-Y%N!71-aFeY<#{
z_@Kx~{+aIy@o90l$mdGA{Ws#9;ydD>#lMRG5}Ai9U!q3xS#YwK$VU=s4--qoW5fv}
zpKoKjlf-#qrMN*f*G~xZtu{>mb&+nVwE0v&$>;CLo5edsbDf3o_htV;{HaI>8Rp}?
zAd;`dA^8v=nJe-IMYInShl}Pq4Dozh3Ac|ECyUd>x#H<!jc9Zvk*`kn8u2{weDN~z
zDv=M)vpzm$P2Mc>2}jy@iT8;=5FZ!$;5F0zOyskQw0|wWCcY{10Y+}m7YjwBcZvAJ
zWtWO$#A8Ksy@_;FWX}}M3y~0CDcig%2=-aBSBT~*Zp5#beZF{+c!k&`enV^%cZj!$
zcZm0hd>E7cdqXtWx3E8u{gG&{cM%`t^(UArb`!gceZ@j?h<La-N*p6j6l0>%@kII4
zWmkyi`Wf-nvKNa+=M(XDvd<CE6E6}k75Shk+yA6!uCHM~FZ&hITyG=(_p;v?_lX~g
zpNRAgX1VENmKYIxiT%U@;xN(ZjUxYO*<-~?;_;%n-bcDwvge7F;v(@(k#A69yH<-v
z#}xJk*_Viyi+sTn)3=H@h&PGmRcqLOhwKN$hebZL%lvPP`^1mLPei|d52T41Vy@Uj
zjEY6#5b<zvlsHD5ARZ@96U)U@#d+dFkuO(byZL}IdAVrxS7BcxyIs6dG{1ka{X4Sn
z7r!s=5}y?Jh|i1WcM|fyCi`9Sk0Kv#W_!Aey~P4?uvjb}DIP8I)l1AjSv0?kV4L4X
z;OUBAD4O3zh+igqjksPkzk9I#ZrKltkBCo*KM{9}&xtRIzZKsU-x2>y{80Q@<P9(O
zBU$Vsb`!gcy~P4?plE&<A%CfC^ZN+4`CSB-Dc<}(f^B{ufwL7qS6m^Q-$mHIUUq|c
zvv`|$mw2D}u=tqxq{zqr*}q?izY<>&UlV^XzAx?*KN3F?{rJtu^3ugDF(UR7`-ua@
z!^KjO56H8e)5RKbiMUc+C4Nn86fYJp6E}-ji`R+Y6mJv1E8ZtQC_W}WAwDhc7Jnta
zB=TW?wm(D66?=&N!~x>rVyQSrJXSnTJV7iMXNmK~N^y~RrdTho6&u8j;-%u1;#P5+
z*e>2E-YY&JJ}T}KDO|w*|CjiY_^}v-fC0CsidkZg*jp?R2Z}?*Qt?P}yjUhq6;Bo`
z#Q9>ixL8~%t`aG-!1moB-XiW4?-d^qe<=P)d{+F0__DZHd`o;+{FC?>@e|RH8xU+q
znwTNxiao@rSR_&qg8Al&3&lm^GVyHjQt?XhCh^<iBjOLm7sXe^H^kqIABg+Je~6!m
zA^d@0`XzQ1bH#iyDjp^d5lh7*#S_F6#aUv7h|6jx3D=aU-qZ^i;%AoOQTn}}LmP9{
zz2D;$*PpX&)q;f}{16Pkgl_i#3CV2d-$^t3Wz21N;XdRt6e}+Cobgz>OoOJ)+qj?5
z9bu;7ipyr_B&@id6kqsCP=5cpi@R+KBE02|#7(}vNXzm#pWO21BJAct(D@zyU*rEf
z?&5A+iU>E%ZOQoaY%%7iySUqG5#g;jrwsKX9qVPhTkqEpcJm<UEFa)FQ3kZQ+t$MN
zmbVYj5A!%+dAQ7pmv<GyZXN`kt56=(xr@8)GDLXG3(QWGhp)eQdDkQC=0VW84&{|G
zqZW4?eFMDZ<)A$7C$<l#!FYK)5oVs@Sh>7*IBXo#?!s+c?-$*4zZ-R6&Fo!D2bg94
zk&ZLgH9(Ftmq)RB+n4X@Z#K5M`(qEnm~JZpvus0ooRjY2_LuZb4`&zBjYnhz@th7U
zkK@idQC@rrU_MWdTZyq{9&fs#Xy2;`NO$;%BTA2qCYF*TMvWLg@~9C<j*3Qyn`rx4
zGJN=`QHUD>FHiu>XKQBf<R7{CnLg5Bpwk0qP_Jh8x9=#c?XzWLZTF_bnu|8~-O_Vw
z*`_|uj@a*~-jPyW)`qvyZjIHH_1{`}^?)X4ptA>0+!cNc8rs=TdTD-hsV}{>x-9RS
z-dhVcN3YIo?$^|7OF>)DTDX_AL|eO7&8eMU)l$2;>ZRIWR5{Jv+j_0bZSK)bMc<vT
z_G!y)jWqiTbDDd${Gw+Y+I2;&S6fxtoZ8;Cm&Mv@^IEc-d{;Zo&LC&cd9Q7aZFXil
zS)2Db-F($$8C&vOouaOrTcEtNIrdH@eanm(UMX=HRC}9~w+5PnTa%joTb;I_M_!6_
z+nll`t$7mEv3=X#jSP0uTdX#5Qk#E!ue@m!X2h6wpp(*OwS71AIA?;>n%)%NoYpqb
zv2lUxg6-2{qw-FkP*fYZCismvBc)D142RtsYE5oCF?M{cTi(<O%WAV)d{>`W5!#a6
z{72Mww3E_e6@Qaj{cTKvC)c<5o6}mjjS9Qztzi>i;-qXzZH_|X*Tx50gC;((CD`mk
zOMV?WG1k+$9DisXW%9As+iO|ktx!Pk+Rhr^pOe;NYqd(mZk;6#>r9lL(wb_@o)b&k
z(xutAjdiAPW^25)&Wz27y%ZUU`m7$dx1aCVvOeePZr7GL=go;ae~cWBma_!6PM_&#
zdW#$X{aD&{UD^jb9L0ID@|ab}cI$Jtv7e7eAZXV-*qLXvg;^i_$C@(Qw#Tvx_m*vs
zWwyOqHuX4XckWwxEj^u#wyBe{Tdpt)$l1-kp<z9FcS>`1TN4zIb6b4dE_Kp2Pl^Se
zdMvUnHZPVBE%!Gf{V)N&E#=tEjP=6^m&fcDw$a(fbdN<kkIGb&a<Wo}+LFyIa#}g_
z(%Q;n+hbdxQ=QWGyE5O=Da|+%hCH$-sm0$q(|I~G(vm+Zy(-=5e(ic^$hyB|wmID=
zonAg<U0_?VWs37?X4a&aoV@9S*M+tvx6E|f@*d5c;<PzglX|q|wB}7O>>X*InZJ2r
zX!qcCInB9S7QXpt3_gA1`m|n-qm&xZeVT`?>(Sh!wHNfEvr2n4&vg2<R+nv!wK?2c
z(AuXtYed18XluW=tPxQhL%yT4M&xhFZ0(2mOtjS5-S^F+)&X&K>7p%#MqPSgtZ++T
z=}h-+_V+uiEqlDPr|+x%x3xLvr(}&!Z|b`(&37R*>5EX`8K^O%xr=Y!#9lqAQJsZS
zQlQAsHaJ@|o1M0-)}L4Sw)k2yp$yHlLZCU#oE6&k_G#<c62e(wQ!LP$)Xek3wz3rL
z)pfhKVwUq5NA}n+oYvS(hv%o3Sl{j0K3{WT?cmy9M~2i!YhN;Zth$!_@Yj)fvAMB#
zD{ifLDN<#0_it1@=eCW%-o*b-@l&zyZ2Vpm?`z8%xg8qTEUl*O#)&`O(;KrhrFG^c
zwk&<SGc;#+ppESq;v5&-7Mm3FJvF#?TWm<}V>tJ4?)b(s?}=s3&=2-}&G}1apGl#%
zq}H^S@sEeh-t4uzXG{0iO|fq468#NeUtGMW@3rjj({DM2PEo#@Up%uhj%Tb*Z+iE;
z)7rN!Fv8iA0iEr>(Ajo&PkpO@d-pcqxa(>kP8qS=Da_c`1K)00Bd(b^2RFq^oUD>f
z6X#9Hp5*Jdq|ap&w@jEZvFF62cKe;uN%NAA*fWCPTtyGX?uc!x{dH}h+R9qr$nI6A
zRy9@asmdzN8gbLaKkZo@i$Pm_m~VS*C-&@`9vM&|KYDz4cLwHF*IH+D3Eo%`+C3ei
zv#WeVe7l=#@2(ouLH)aLTSoJ3Z;ikyKBFzK)^}7^RYh%i)wbHEsuyarN_SUfVbh=X
zJPj@IrTqPFzQY1O{zsZl(Y{+uM8}ULU+CBnzIPA9g=o@{JYF|I<N5(wNx|Fj74Dyn
zav%tfFJnX{PiNve44;^{ga`!r-;w{v%yDv$b4^q-<(&Mh5uda;@9T_83H|~NfKYgU
zl$H<*XLWx1xcT$4d70zq|5gwU=OwFuGYc7-eHz2RL?0j^&TA6?WhlZwI{N~Ip<&s`
z9DJ}DV&Z>CR4~Acr_im)?DJoU)<R624fVgpjddoRd>OV<One98jF|X|$dh^@8Uiu#
zJ`7X13}WJpchcC*(-7*y^b!-l2zL1Q_z2#Vd@Z7(YZ=~)mO)H>2x1`>>-Z<JklXys
z>gPX|5EK6cl2T0kCZ_SFbU|z;!~TCE1Tk?AVAjX@pqMz{`WF5PJ|HH}FzS$)xUDe|
zrb-FK#I2bUei9WzOx&93;pxmeqL(#YG4VmBAc~1UjC#}V#0P&hn!cfK{*y*Aae6|A
zx3GYtQf&cF_^(I{F>z}K!oQ_?w9J%n7JD#OW_p;ee-IN_<>8NL9xF2^yo-6q$;=Di
zz>3Dp%nzT$#1mwC#l-VbM|c$WD#XMY=BT%D45p>hG-Be*x%nj1F(W3<|F9q?&W`#E
z@ke;twFnJGYSU$iiQkCYjF>oOQ0#c0-i=|Feg|7t8FKslN9-DiiPKNhBPPzll9)IP
zPP+;pTvbCbuoVWx#ObC*G4UV54D&Y~#Kak9MRdJ_n7As!?%}M<Isqk9O#Eo%l$f|O
zNK9PmB_?jIl<*8T^MTY!0L8>H87U@i&A6EOHKyjQ@Ci)(kY;gScpuHj%_vb!d@Ic-
zdcTO~QB0iwC__v<$Un9Ui^A`+)jthWc{ZtVV3_}_LrnZQW5&hAZAEc0aod5on7D28
z*f0f~AtpZ6<Q*TroFzZkb)GTfV&b-_vT!+f`ipAwwD4N)rI+x;H=9u&{uvwjO1HU4
zL^1I*nE18y&1P#w_;U8>^$Z@t6cfLn6}_R!Mlo?Vh*@*Z2WLxeJ3knY{ZfNXncUQU
z3UXR8agI);n&m=F+;+%`Jj}s>n7DaKAEcw{%tA47Yo|m~*<px@TRS~MCrFBk+x%G(
zzL<$(;(x&}D2j<+$A&^o+-@HpDW(lE@pS&#Q8+Sk8|#CZxZOTFGKix9G4VcT``8Gb
zxhW=YPbK56z%j(cZThmv+pG^_;&%Jw$RAi9#Kg^?M}^ZOqd1HZ6SwKhBX`n<m^cRq
z!yMtC_7oGRQgISQq<LIXOq_?35fdNH0wE^OW5kGw_hkgc#7CipMohd5y96=ubr>3d
z;oe~6ah3rw@rfqIdqIpp4+XoEK0#{FPBJDNheUL24+eOfBgaRldrnYKQbxJ^vkNxa
z@;Gf1iI9IdBFx#Jv(OyOIDPQA<p0dZM(Y-E*dQkUBs!Bv2TUU-em_z~%()w4;xurK
zM=sz94e)6M0};BZP)uAi0yVPZkV402UN*`#V&X}-ix7F1BLgvU8Z7D~W`&rzwL_8L
zvS^5jo9}73wWTq@zn9f)D<(c0yC$-kML|q_2U4)8Y}ywjb+h|15E;u3K}?*9DJGu9
zq9G=3ZZ1Mhd>5;Rn7Ew>lOuEjpqThIro4ohI8}-{59lOMF>!mq)kdOB4>56TC&a|9
zy)Hs0Z;FZY&sd((BfK=AnD`nK0WtBPGX=!N*#aXb-pUjZ6K4@dOneaA2r+RR0WtAs
z*$9Y<+X#q>=Wu30Ox#95O#FSOfS9<AfS7nSQ$S4I*77vO#BW0JY?T>P{Pv>FMj0Do
z;<PVzZC6bEPDDf~Mn*Al8XWVk7#oU-KW1!*iSwjL!xRNEaqb)*NV2V%_+Jpwi)S5*
ziF4=n>dTRUm^f>-^@nhzm`o58=lqA5IHU4?JPnxHjS1Eb;b4FVdcKbbpL;BfHSvS-
znZ`Ld0|8SOw7+>hNilJr`5-3#5(fuj;#J1PD`ox*eaH0}Jy81m9g#ubAT)`Z;{21h
zFYl5!M)|yf6UFNIqI{ME<(49fn&J&e<?|)aLAunh`?4QLn#>0fm)wSQsat*7FCiuv
zU{o;hBYgHqPfg0`LXXyhX-;Y&qw8%*z_Hzip-c^Cbi3c!Ns%9;NvWZXtXGhU68^7p
zdvZqB3&u{tITi_1Q!;|DBO;Rp_VfK0NA4(opIE0D(#L=83L!T>W++3)APTp#oT7Wt
z16;zhcq*@+#<-g}EMvQ}iWMkiI@Thpn){CF_AIvZc^5wW(w}YdO*BoRPy88-V|#s*
zOmpd%_HC^F&tP1cNk<>`_ZjyGmUo<qOULFHP-TBQVEJMu?<(xT3atHmvX0|3>04Zi
zIYXb40eCiTvT4cfur9#bpN~%XCg-wsS0d#(So`0{oRfPqZUTlSg0=s<Om~9GyBK$y
z>G3+?Ovg9H#B7IkG1mU~q9eW&O`XSMtoVOu{|8N6F5B@T>^B(q0~6PaaZUKY;#{o#
zcbT{X#!bwGLMYY&>xMhNlgxa02PXf18nCVeQQ4diM`yuv4C{b(BM=o~)U_}-o2XJm
z^<otN!+DQU)hO#^Q`X_Q=Qs%KfNGR=vMH+)<{T4+vQ9Q-ZGm}}i9%T?o3b8+c^_6x
z#W5I^Lqg^MDMIC8#|VlCDMmgTlcHa-Z(O>oMSfU%S6nQN4@tS4D&?Kk$BPc2Tuznp
zj7|#YR4MPA7xRQ?Jg)mom1E*FzKEn39;C{jG-n^!@ns-F(BvX)n$1m(@r^ipnuWiA
zecr66n_Sb0GqFOR_Mx~|`SL_WN;{3ZL_~T!4c^CBmaO&|j15?+1x|9!F{0luG=xSL
z<!`>HF_dp~%ejT#l-&=s6-vb1_9WJL(KPsX*ugSfhCyk<%BtC{11_F^+Y!h?GAIxe
zO;{l@cSj=wbnu0-wUL2Gc$#x&5_{eFj}f5vF5-zI6P!=bXV#R%z<RV8#_k3NC>e|X
z>~5eEd_q5VCZ9rMe@#NS<ED0Yn$Pf<Ew3S<-Fk;-x1zOX8Gui;hL~uAvk7Lvkjz4`
z!xEnW7!pkk6Xi}4eDfo{of<QUcWlphG&1lWR@6m|x82>*$bGL~+|%gk#g0byf{jNn
z?rCJ;ZLG*n{K<`HfWKIf=z|9OvsSqV1Lj9Nw{Ylatiy`2WJF3kjdK$b>Fw@hFg0>k
zT!R%y2C*Hhk^5%gdTXS#GqA%N>Fo^MVvVeJ1~`gnaEB3u(Fbc3E2M4-9(PI3$^gkB
zgHUx7k0ge*<F5DYICrQq?(unf;9W6F1wy@#W$`G5@Mu|x2Wmg4)Kf~Ikvu><ZAcuo
zoi-$nUb_LMnBpL%?>UOgc${*@QH=UN<tW~NtLG@*uL@2H9nA;K_<?2vbdBA)fS@}Q
zjE=iI3t%K>0F1=m$Gk5~?EKm8&JW|&!kjqy^-e#u(VYezq7xIMLv&(lbcjw&k}jUI
z+p#yy5=??}d=fN)xgZ9sb~sdgys@5mo`i12iW$74k%669G2x*cjyBWqM5MIuLxdH~
zgit#JKf(&>{FHVEMx#a;>Fo^s&>C6o47`XHlElOZCOCtz!3u&;GW(r%fp!M|junRi
z!6zsoY<ml)2JeNM1C0TC`kU7UxGw+ZbpgD(?}-&gdOHKdt&!Evz!a=}T>voG1WzI6
zo8U~s1}g~uo-plUfGXo?53$|^D_Q}bdrW&UCh-ML=3<X81Z0~r=HTJvK-lr9aK{71
zT-eBAu-%<^hq{ZNyPd@`>2@{btcJ3Fzjn8`DX>b4RwJe-nluJ0V@mrlhSqqj6yyXv
zJzQ^NuLsx@R7LQB@yKmrr=kl!#~uGPhmSbgg)L*5A!l}T;MC>-!wnw06=4?X&Ew{c
zGk!*LV_2hi*#Kh`R*XNPZ_g{tx96jX2;)*A<&&O}Y{lux*Ul&oa2U@xd!iY|@6{~o
z|8DhpwlJ1IdNbl%>KzuuINo6hW3WvI8_g*E-2zV!Q>~3;#B*3Xm%+Hb9pX(h+podM
zU56EYA~?910Z%qCa4S}{^2r9<%13ejKx_Eb-Gmi2Xp60xaeSBrCq8@yc-qOx?N~ds
zlM%OIb;nGFb0^*BiPlguiqm2LF=Oo0SUb0dalDL3#BXL5@e>qw!hXwW#PG`ola9zi
z_i;WQPx5Ib3=zR^e@62w<0KnRRA9x)YF4Pu>Df+$Um^H9oW=Jxuv=^?^YM%N3j5_s
z@N6B==Qhce;T3to65oX5nQh^M5YLmGQRWR1c(H?f7~{P+I~%tqrG4^A&vqWoOR?{<
zV_#@sz#iH&d1&*B&CTl`mB{;cgYxnyU5OPZD`E{+oY8#k4A{eV77ttQO1Budv##x4
z=J2Z=oi)GPotea$SaDtAYiD2;Rtz!0i<=<s9N>i!?sX1d7?Jp5JB43tttP{C;#RDF
z=WJg)1NO>gItR#IMj}v#6}=#Ig*eUK><+F=8@~qNF>a~`d3a(7H#IWA;|Z;G4=e0J
zOjR5mS7AJP>@bsi3?b8_4Loc(>5<8u`zGEUEmN{Pn~}(!z$h6L7bV+9v4F(lp3>P&
z&I0fGjdl(an_AW&z$Z72@eTqXxyDkS>am8L8O?#2%>jlviA+ica%{IBZD1e|tDBPH
zz3xW08{QVU?L;B*h2ev>mVYz4XK;oG+BUx3a1{dEt?@zwuP3swqJeuGHX^`Ay4e`!
zEo9gJv}Pe$d_gv|9IR<nok4|9Hhc?#yIdn5*#=@YTUrtLCRTTN7-n<KMh1?xWA$VM
z0~1Xn?T|CP*WLJOEylcxFDTF~2WxSyZRG9-UJbqI8oU~!k_;NPyWt)Lp2q67m|?Ye
zcLM`_=G3HQU_RE6gBdcbIl!=5yu0DkTFfS*ZY;cZ<CMf%fS^ndihihp&)4z<Wef(A
zQ8v!NZmCF*<Yuu2;Xij{vA~}r3L4}D^>~n$SZGR^OVrxJh~-#$n}KB8kuOmPJw46B
zvVBgH9|=s8zXLKC+dK^$8D^6?JPea8ong|RTIUd~gwgJTmYIb`1z{xNy&%VeECMGc
z{wI)xEck6ss37G*Vs1%fU1y4zjqK<&v)c5t-1N3GUKX#$n(VBjuzjc>4L+HTOvDo=
zSnkcl>B2wpO_q<5g~qX_i5+$XXVPg{O}Y*EQAWddC7zDIrxA-KF>`tD^)6mJAGhrN
zPBF3^Qb=F1v_1-5u4s*P-R6%rDxYyNxA{w#ESwLG&-q9+Z25}iHN&W{Hs9!h&Ue+!
z{~L7U52la~1-_cPl`ED~pz-X|lHzL2vHy9M^kaO`l+8Ma+UQwDL0>+!Wr0veFl&U-
zN6*4$=%YgpodW5QMel<MpMN!l%%Mo0RvPTlD;O?@#`0?F=N1^{bSuQ`hq`u00rfsp
zqEY|j&dy+#|6=GeLt{4|LhL9I!rZ~oF*e9}tIOW4Q?M`>Dg5hw!7h;YW)A83CJzdY
zq8zzZQSTF#RC?M-=-@)xIqk5%1qH!yKUmOPhx%@gX;w0N#ZVSE<@ygB>#vRa^P>EO
z&N@|q5qma6M*aN3#$wn*%*J&835@@d6GfTdYn*cIu%XyCrh>w}^T(nc`DWBML-x08
zFn?+=qi-<(aBQ4oBM$Er(bYu6KQSh$p(Q9KBjjJ}3#N|@<`<&2wW!Plp$qRu<oi>L
zk$Ck%D(YNw*Tq2;-W3H6fLt(!hV`%-j48@CI@n+;1dGuFb`h1Tjtf4sj>RTLybjZi
zc?ao+TNOLfq#;TT9nNaU4hv=!aJ(>TiV9{_1iPBfFrq64H-9Wz#|gI-m2!rjh|jS9
z_-Jtj_OSn$RXIj18T*cj{Hrz^Dd(=55%~kS<4pfCr%)$kl$ma^E!zwcnh#C*czuW~
z=HNkM`@reevLPsTLNJqi3lh*6Moh{egvf*GL(n+9bO23*<nv&5U`lW>#+Fg&EFyBF
zjIf_QO;{V*KWyn);ih&YP*8EOCqARlIlmIeQ;Pp1%*cGoN1G!9ED5F{I~Ay*9)3}y
zuQ<BMNT6@<EyC2#38wc6rs2TogM(=}j|v`f7lk049*u5<PWJl^#TC&g-f$3|LbdE~
zKy=z3(NfDsM|%}x$f=f{GS(iyQ(%qDHR;SjT0j+S40kG|(f#$1&i3O42pEX<#ksj5
zf4vW<4n)|u8zhGYnjHt_Z5*rILm7U&Js>r7v)MBRX3rExg9zBqu16rnIUMWK9FxSm
zQAx~O1+XK(Y=R2xyOnH77V9~juMY4p#YmtJc@_Rt%scciql`y?FWbyw9%HE8exk9N
zqmbQ93CMdRHIFcqvYNZbpIIF2%PEM|DcDc`2eB)=;xq}xdhR&S4!pn73?y~!*HUP{
z5Jwl!#~lZ63I=aw)c+RLz`OY|U(@|{(P6`ejWs*|E$E-8htLuKEsY%I7cgV^P6-?&
zH=%Uw<li}C@kR-p!g~d~_vdHgJYI-oR3K0JDZdGFLYcvCEOdPcv&kP?=gy5Z?lGq8
zXJ$l~!eCBso00{Dv0=EKD$Lw5icRr_{4YBgBmZ>`tD?pJcTEe22l;LeocOzOR`45w
zb`Yln4^4T9PQ_T`lJJYGpL_MrJ4og3Cv*-8TZwOXlsxx-t1np&Y2W45=IcE!#!Q{<
z1(3HrBz(SnG1Snh#Jvh))x#hFPSzuiiqLTz!mD3c_}mIv|F_AVe;JW;%!^SYT_J9Y
zou56b)HORvo-e3|cL6?1_%VVXrC+@adj0BU(6ataE%eVT5$&D!_G0#cO6e5C9*u6V
ztcB?Lw3_9MS3yI4KlSug3sxFA?Efqg^|*R^CC?3JXMY|Y^~$eKDjlN!B@RBM<o*Rj
z(~W9BcMJr#KbL$u_OWK~7ZXv($k-PWeB~<Y?v$d2{A#M=ODz7sT}9pM_)p^77ykE^
z(OqHcPRHZFn>czpZfG1#8=dzz4yKJhA>+w^D{XW>2cB30=Fk48aWBd)0f*c92a{{N
zA@bi*JH5cuz$}D|vEr_Tx&PlmE4|bF!p)1KRZbBuYb2Szl#=NOn~c0$g<J1<V7RAP
zEKU>aL~05%-8aP_if@Yl67z5ejOj*-b4A{pXS~t$26xB~V4pC)k60{D7Wd-z8@Ka`
z6EX|`Ly!Z-Get~QCn*i?+9Vtb>CQ*yiakjBD3Te{g2wg|Z67Db#HpfrItuCduNuo+
zDxNJiiWiDo#1`>pk+*!A|9j#taku!g_>TBTk^h)6U$U4j_7#mbG`3HWZ8V`_^IsF@
zyI9;J-Xh*5J|aFPzAf_UAm%q3(cl>DFWSe8=0P&pHL_QU7l?e=i0Sz(5P6447g5^u
z;3j_~z9)Vxrepte`!Mlnaf&!cG&iu3&S*k{I~0GnXtW*?&)c{xFH;;QjuoehbHyd%
zI`JNnk1(*DSH%y+Ps9w&M{e&e4i)M3!1&eTMdH;WU5vT?UhxU>dGQVLLotX6&-6x{
z5bQ7e2=O@a6tPBJEnXz@-$<5Yv;)EK$^MDB6h6n?evWvFXted1PxdbH=i+PPpTyp9
zcwjlh#A8IGafkTRWG@qqW*y?MlzpvuyZEs9Gx4|L2ci%6<5^!fu}~Z-9w%-VZxCM=
ze=jEEoWgQuiVMYhalP0m8jUoh-zNJyaff)DXf&dc?rGWo6vJ>pW_?E63^ZD1AU(Dj
ze*%d)aH425%n&|<Hr85k8Hw~p(-~o-=?tE)_$x@PP2$yxH`>k!?@;`=6>qei5&oXy
zA6C54c1HMV#qUwP(RN07uj1cOywP?>c%S0`rg)?6jBpB0;A~fzMEi}lGwgiD4;G8X
zQl&dq_C)b`#m|s!w98P=JjE|k{F&l9(P%m&-T6v)h2o8-GvcpS{Pl`An$C#-w&L$m
zywP+<ywNyAKa92+Y@=-kzNB=&75^aqN%Y~nisKLzbHqIHFmZ@DMm$zLQJgMTiD!s7
zBX-alLbb-`wFc*xt2Jc)2ZLRt_<<symteXH;$(4}STC*>8^n#`*TrV>dU1z%r+BaU
zL-9xA&%~dL?};CX>HPje`?AE|Vu5&!Xuda*j?Z;4eZ9C|Y!ELIFBi9pd<P5jna8cb
z8)fs6HOAi|-Y<S%<n<G`^FK?nv(_|U2G01s;`^d`FbDB;g5dU#MZRj6cB<G->@K<*
z)aG$Oq%+^=Apag^zT-qbqDs45oF(#k7RH<Jb+ASDwc@wLTg5v?K03mDkBC1MT@7k;
z9f0jGDE?*f4e|FP|6XS~`^0~WK7P+5K26LJT@CAAvImMo#iPVyL~~t%a!!(csyI*N
zKk}?+k+?#v7ta+ph?k02isn&Q<ZqSjYE<7V`yugB@kx=tVOZ}A;>)6Ww*}&R^ST41
zFFQF<JVu-#&KAw}4brWUT`z7DuMoG2+r+y>I$g1zpNqc~&ATxW|3}%KwV}IX8}s!P
z3&j3nu{c8HbD>N>PMj=G6K9DPBA;|;`f8C*UbN}xMP4aVhk*7Dk=|dlJ8MJp87#(U
zi9N*L;$V?Z@J#nv+Rx@X4C&@5{X)^as{`>XWY>%9#Rkz_uOZ!~vguI9dbf(#iZ_V#
zgXi|0;@u*jk7oR%;x6$SagWGnpqcI!@hy>$h%<hl_>suRbs6vH^&XfeW{A0B4>2kh
ziNnMaakMyAoFpDE@_9Jc!$)k%M)3miGVv<0vljF>75^>qcG0}!1m%5C_Cw;6;?v@b
z;wxfjt?0ih{vV=wvKQrsczp_n#jawWm@o3#KBhZTJYJkCo+{20T@C27WSi?`<iAt)
z_r!<9C&ZtKFN=Fc^KKR7|EugUuZLlG75j^W#IfRdak_YlxI|ngo-bY`ULiJ#E#kG}
z-QxY?Q{uB?XRYPGDgK{g7O$_-{v7czafsMiD|wFMPZRkRCG&3<&GkL(?Xu1FJ?vX#
ze^<O)bTyEFAe+y;vb>*)zY<>(-xA*y|1ADh{FlgUM3!TIAArZn?yPNW-t~g*OSHXC
zbTy67lWl$<Al;R+H;XrjH;FsNJH!V>^Sc1~cgZ%t4`92R$1f=Ub@6TSkK&)jzl;A8
zKTGSlfY;5ar@uH%ED=YGW5r3L`JI4#<+9B?U|{oUSeAE|SSPL#`D`q=o8JN8EwXot
z_lggQkBYm*J>v7?Z^T!{cSQ5M0Ofxu`)?xeWwHK{m?>t9J;gpEpW9{nsp34bQmhq?
z))3OImVJ)6QFJwox5&OmY!`17cZzq24~dV8KM|i1`3y1J_ct*W_vmPcMOUM^w`^CV
zc(80&qxeYK<Ha(uvo>*+;?EHIyfW)^HHLS{zD2xKbTx(_k^MvQDe+nHCGof7+v0oT
zhvMJF&f3G>@SBnC=`KzbW8!RauJ~En!RIO6`Qnx0X0cVgPP|#XO}t<HzPL+#Qsjf&
zZ0{e$55>QUN%&#O?IAH!%ocl!eMCM5&h+ENm^ek8E}kOJ7pug@;#p$7xK?ZsH;R13
zob}xxx*Ef`%f459KzvMmLVQNtBfcQMEV`P*AIatoYStGJyNH=$cd@6)hufLn)fhfn
z_Bb&nP7(R!JJVN-E5%jf*ThDVkHs_nHR6rp%_5(X=k`a$r^IJPT>hDNa-n-B9bkx`
z1BS=w_gW5ZBy#UB{Qqegclz_gDaJeGi_fT8xO%aDv9ZDn7B0kF<h@(@R$@=$1$f0V
zUz+ZT+COILlI1myN`&yTQ(V1b*)qP+*^_Hg-GXIEG-1Yx#S2#9-SP`puR^h3VB!B%
z_(>0Ub-RodU0@i^Qh-mU!_PspbWX=@Tn@vEOSsQWHymj?*L#oK2yEki<T4a1E~%XH
zSh<uPjeA>QcdSgqmG#ZQ>b3zv=WUcleSCLux1EFtZ+Yos@wg$bnOPpIcgwR6H@Ug-
z%n~Nj0CzAD?UuLF6K3iL6!Z$_sJpo7mLkGi@7PJW2Ee>zy^MG3<^MZw9t55F105&I
zfEIV#*I;|gyJ9AOJ0gzd;SwfZ9{(S5^C0M)i}IMxUEFO~A;MeUc29X6Mz?)C5O(vh
zj4RkaX4K+tyB@Z;yqzeI`-$ztDLP)>9SAeeaI9Q*mY_WB4|m}<uHP5kbWh_6v^8!b
zZDYD86?Qk39d%$m<6TJLZQnhf{$^vF+u!FA#++a2mbU@raZb7m>*PXuriZf=>G((i
z^^D!}vJhsS?lFX*^YIwRi7}wXEss;kn{F4{_lBDYbkjl4c+|*fVu|Y+A9)Zx<B_GM
zpI6U#;5<{|LG_Gphn{g1dd88aLCpg;7i`Iwp7EPT&v>5nj1Sw||LTE8&$v{2#?8I^
zH2>KNLCv`5HGQ`hZtiz=x8~kkikb>ror0OC_iO30At{=D`qT{pd|tjGRQQY2pV|<C
za%qp|UPig}x35OqdbD<ja%o<3KJ<*|LCrYN=?y(&r{J{HlZtv&W;I<F3lz*d-FJ0M
z46>%sK)xNS#xtGl=IXL}PHyura09Drvs36*Fn%|Z0%h8lBAcO#+oyG^G>&temm)cv
z)1hhX^gpdKrG=`-zHL%9mdY^njG-nBec!ejMoX8f#_4StO_`gg#9ZBCsv1+9l#0eq
z;hU!qbp9L}0ZrqiX6lxD)pwKnS63bv%Wh9=dB4&JU1MtcT2*6LNqDkR5>BZ7X0&D+
z?cSu8j4heX!=W!c7}~|1wRC-LM>#J<dO9gherOT6wFVA*qtewi&at}2m6Kz(*7O#p
zN^9*R{o?d3VU?a_^o!kkecM=XN?d)|)fuMB@XXjz7{M7BhqQQ4L#p%JP?^nDox`PS
zoMh^Bb(*cNaiZk!$1<+VY)|MKr<v5=`lezJ_HfdTuJL3u2Hvsl+Li)^*=}unp)Tv}
z&Ux$qvG*qMRaEEu_{^QVCb^f8g&RnK3jsuhKmr0PY9QgtE)YOeBqZU6M6;O%f=hy1
zi%S&<DkRicx4Qi*ZC$9^mbO~A)<U(e)i3gOw=Pwy)}{WR=bU%$odj^}rvESV$>cfj
zd-iqa&b;TD0Y*i1z?NA>slsZU+A$cTWzNpc(f;5wo&i2%|3)z44mojIM>G|qbK$aI
zh4<z(o*yNv@jP%9A8I_Pcxc(vGn70%sx@{QPl&Qr9#p)@OLX~!)i`NOYUjn#^5WEu
z=FkOGHz{^)KT7Hv=f~)q7kw!DRMa^1&RyivUhe*La%h&jXzNtt=^P_v7Vy~|qhD8G
zW)5abt2?{({p6DjZ_(xO?`ODYUOv_TY(K-hTX7h-8*5>Kg9{Crko$G+NWOAGxNAV`
zEO%DXuV-yEHX}}!v11nS*({{F6Taj~&Tie2e4_EkEQZ@YYk`EjBOWe$%gzN^ovv~H
z6w|JIXSg$~BdxXn#?dcDI%f%Ia-@UvIJ+aeb0Bz+{o@9LH94YKlTT8t$+?}84u3)J
z#-W|Vy8H!0Hx2^3t-oN<#<b31(5ETZ<kw#u-Z>JnpFxcB=<tn0gf)4{#u37rJOZrA
z2P@X(@bd?4K1s1Ar>-Be`61(+=y}nN#UoUXp^k?Qn>9IY<M7TTVNLGau^>7hW29?Y
z-_8=$J-gN0k)qa}@9&Ou<!tdQ#$<1&8;r>(ftNT5Bj)s-C154)FwBm0V-{8zunU7Z
zd74^7hHN!*cP}$?U&GjWG(I|9(9MeW)VZNEyM7gZZCN6m7dn^H`NwPR$;BL9S5JF%
z*R1HmXp*oar+(iU9p35fItk^-HHsBGvJuHbzI)>Nx^lNh&7&B5cJc0FWAq!lqO)4v
z?<aeUu0)>?GKyvapB-fQJKbCQt#uXnH>PyX%DHfA_RgFwVa1x9sIwP+ao#S}4GhUU
z6l?OJy;zf%yu{wsT-1>c*U(MTAzdMikRcs=ipiQh^JP8K!(H7~2X$2xZ;5vKH%D`K
z9tCTv(AFU!<vsKUwTcZr^hUj64H;<b%%exreIxz-<Nb#jc`xk>brwbSxcDrq0<73p
z?#yU<VQ6P)i+Q9GNm_QqTH{dPP8VFKuQd;K?Q{>lXxZIsNB3Y!MhQE93Jzp@j@-fD
zlj<_)Ha`ZY{24z=c(a82j~)lOkiUl;NDCZKhC9xMd<P`UkDCei#H`~G9=ynW(_!(G
ztM0@5mn)U;Dn?umw|h=j3jn;x+z@Tu%e0Q`zfP%qE1A|ZrnNGwiz>h8C%8obFY+Nw
z&F#Uj6GZhD!O!CRB9HJQr^4G4Nmu$a5#KY6UzaefOOT*vRC+bso@c1|J?<(zV>8aA
z`!YtFlzu7PAm*!LahmbZJG6fop}cOs;Pm|vDVP?Y-TOv`SaRz*{PQ&`xBt8F^@AvR
z8*~A;?|SPL#7U|^$$U4Y97*>sr0Baboq8h~cj5+LgQhUNg(ud&YXUU?3eo1vcb)G>
zsKL+|`a4SIyU8;hT1AvRiizBeolJ<u-M7A5vy<WO<Mz7MTTjzJjEzCJ^(<V0eyT-N
z-$i;^fieC<q!)S&{{s2xbR!QEB?k&5M|X%XhXMu3x&ZzVzi%2S$k1X+h^9$_f^01+
zqU6B1<fuw00}b^w@=YdtD#NL|;SQW!0mA|l{jWn8;yca2;Q_mT?;&j92oc?($0;5u
zqCZ4#%D`k1Q$mYamZL;W4gHPc(IRGq`1Ut&jEGsGTbNOyh&dsCpFS`}#E6l`dvm`T
znCa)s$`IcG1!g6w7nf-D%h?9A0~ATC8RCnaz}zHO46-Z47cPPMBA@3nlJA1g41`uy
z22nEK^sP4oC;KmB>Z-k$rP0kky_+Q~_39>Yhh9QS0%d_N<?9czV1e>MY%E2T>~%BY
zWK!1hlpMTnzT^Z^@;DUDA87Ia55&;@_!n5!mu_an_fCP;c1GwPj=I#jNVzI-yPt3O
zNR%A7BTXWZC^>MaJrYQi9M~?BKXd}i^|OGQ*tsbo7u)kL5j9bA;O@T4GAuVWG>?Jr
zk+@l**D3xciLC^p<k0C9?;H35is#CWgwAJD_YWM3Mg>uFXbKzmp`dyhl{+$YF6;Dg
zpj`QCqU69Ml947#4*WqXpox+LJ0;)AAsSW%9_?GD;ueOUXL~%>SH0HC)kMjGCnTxj
z&>VL9(-L=f=uGy~GfBCs%=1DIvyjiFtwta)_=d_Dcu&fYl<$(zX{^x;A<keBC5M8{
z_eB|OBuZvqGis*#$9BlPhySQYznlXv554+rK@mr~1It~0wodpIrVFBEnJ(e2Yzz=3
zt2bmI=zN_1AWGJ<Kg^m!9;D@z@ExoKh>~^u)G!(010YIH=Nk?XCG$;V07S{!e{7hX
zqyZ2mAFTYxE85)vh?2Gcq;MKr0Yu41D*wr0ZWIrIC|NHhh2aR(2T`&PUmT_dK>$R_
z+JAcZ_mn}DtlkKLD0v*45k$#4{JijwD1#`OjYFbjzPS#7DEZ9*<t1Uxs{n|SIh7Pq
z@_Z%;qGZkyMU*^=3J@iipoEGj`9xL;M9G(-X)F>Y?_e4rN-k9){^CLVb1LXg;^%iA
zouot-4uKv-nY`{#kz9s325t^eM^LKl{u~J}ogRm6A`s%wfkLhR9EEB!WBK5`TxZLe
z&y{RO5GB8e%48KG$CN;>>3<9%!fGu6Q8ES0@$g!<5Qvg>3%bMAtUrj7WkeuHR^01m
z@>w(>4h4=e{rq}vcsNu65G7M!Qco}{h?2GJ4fkWqfhf5gr2{v*kxU1_uPepwzcaAb
z<!eIMg!u+L0HS1G&6pJ5zz0B-tozX&p27-&D4BstlpJKKL6pqP1m=AB8fFcmWL=Bt
z;X_$85G7x&(wm20kC4~72JD8O<A4?@0T3nY30D>78~y-@lC|6r9>(w&*>Y>Ri1~pi
z`CR0W72FI@WB?E)cPIsjlK;REAWCKltlX>2@LGldQ8JTMM9EW`Cy0`@0z}DAvr-^R
z)(Q|MzsnFHO4bSxC3~p=QL<KmD0w!=9*B~4E+9%y{xy<ksZ^Wx*D?#GWS^F=v1Jk^
z2e!C;k3bQoHBtaX$rRY;4Qw+IB|oR+RwJ3KIt7)~KqHx*!-*vFfVTr}E{iKcHdmbh
zh?3d4**R<p5G6BLoqsOEs7P6cZvt{Ly>6;<OfCazbYp<=L%CizCwh*_$!E_6zU=k7
zkH!CFj=_33R9YZ3{uFf&fGC+OABd8lWaEG+`79-ZDEUqJ<9_T>ly1-r{L@6qNgztT
zAE^wcS#W!VbHs??G|WgXa!0y3@JIqtau-6Grhhk*u`bj^$)3ld^DjmY7O0bXBj~4f
zl?B%14<UHn^!K{|7ytXGSRVwFkH-VXA+rtZ@4>#BCD{nCMvm4;K}F;1%5{YYqFUC+
z!BjtAr(#jwLH|#Jsp|DHzEADvN@0B(^n?(=!vu$#*{F`qn*280JWPH&Q?n-16=zMp
z2Gs#;GLvsYFvXgDHQQ)%UuHo@m$^8HO=Y;F(*A-l*{D+{&fzQzSd$s99x^S_hO@k2
zO=fy{JYuZFIs7h`r&xvi5Hc;JhSTf_tjUaf53;)u=Wv>2gEg6Phaee#++g@P1O{vJ
z-_T}zAamu>tjR11zo%V*bNCvTczPyv<jx+6b2yiAuqIRY7UT!1JAx&dp=$9da-j|D
z2*sMrPz5R4T6OpiR0OQa%#+rh_u(9VpVDPg$2X^Zn>zd<rOT!+A8pDvoWp4rXU-Wy
z-Ty-7TSZ|_X6IjuA3=PPC#=a-y$zA?;Dj}qs==ukAUH>~D%NDG=0coK74|iPHJPfl
z5L=Z>u_jY>55(<CrC5`xdI92YrBbZPRHfjNs2}G+<B=^{uuS#8nXW3+^9rgq@>qBk
zAk0{t2Qv(P4_OGUYs11rDe&8+qs(~_N15|o&2TR;`7Yz24^U+W0A&~c(+rBK&VqJi
zI^xVlihS2K(hGqvx9XUM9rTchWWjiL7A;78zRE~vF`5Nu0Q4{pv)c4*Ve%~Wg-C53
z&OG|W3%t&eniSY=7kCT{%m9{px5d;{L9a(DSL0L#eE^Q%GTAI9YZr2pBiR-t=qw~A
zI!(LB{uqPWdf&`8Ei!25lkm>^z)VpB?(PliLo?+S^h&|1vKq{MGe7~6IWxwo8}&b#
zIVP1>c|3u~bpkrhlM;ttu{B(ko<XMi4a(LV&qSdbP0jeGGW@Kq^c=~-epo?mS*zhX
z#gqOrq=H)P^mU!81;dzNnlwAR4?ZY`+1DH%N>8>z*`Y<=zUXFUS~tu{PCgn+l&hbS
zAYR7rXYs+j^o%gbNR6IO2GKKqP^Kd!4LST0MG-(_VGf(g$(p*^M6e{#L&uq%Q3TVR
zkxqTe5F|GSB?_kZ2p@8WC!KU3W{6)S>82HOCfrwer;}~o=`<C>lgK(f(>Ms_%g8hj
zO3|5SdQ=_y#Y3XZEDXLutqK|Eu+EC-CL#JuDMcJ0l@t-*u1>_q!owVy?m(fjR_Pv-
z!qyt(Mm>&BW*efU5`XYW#LvN8jVK4IJ49-yV*aODwGSF-=BF<(w@>wuyn9LV3Ah%q
zI@s=&pYHPBIThpS;A9M?G+a#%8BZlT>d*_$F`>&xz)=^T0}iaD4O5{W9ZzhLH<46c
zvPomiF?)GpmgS*^blV)15>XlBGbpx-L$5%Xz*Xa5W;r9wNY_!u3)8rSIgAfKCgd6H
zgzpxHRBC8ubztJ+X5jPr!+GfifB2I~rROmcBG|?VIt<uP6Cw7+S4`ifI89?dp%N!J
z`oQv?>*}UZlTf(3DKsV&Ud10?iFHS!_`7d`@B&U!LlSwW!|f$$_Bil|-vTz#(?Op~
z58kO~?!yyV(~EYr@q{Tv_aA;YyjWxAivsTZ@ZegGL$?}U7Q^Kv4!=QBpAJL8z}~jD
zosJPW!Cpv++WK-hPSJY8h03{<kcIRS^@esj9?`-BZFIbe6IFQt)Q7HazQktz5cGjI
zyP_&fR#5uw21mcCQsdtURpb)FROMVukZR9{v&Ru1941^m<$r>qItMD<_X`N~Pz4lY
zYdakaRJBS7*V}q_t`z*1c1OXtw%fgf=(n`97ISf;;RyUurSx?0f)8PLn|<X6RUEI-
zYn8s)-A%`Labi3Y^wkr3IxfeFYrnsn4q7oIGB+gOru0aZj$h+MQ}0$yP2qP5g}a-=
z9}^01w>@xF3E4)@V-SQ0PUJ)2w6f{J*<hdqJ&$b8bW68wc68f5r`tX|VgeG-9kGZ|
zi4)wg;0EVJ9E#bK<Cu-TeG=2Mw@+eziVqS}DS~m`o~WqzJ?)%~Ji!spO!qTYLEOK$
zuVb$6orygx_7`&rdP3hO9#2qrbjBjW#W*da#obLu2TrVN1l|`ZJsq31;P0m67M$P#
zw8w*K9B+>X%UJE|wnqYl#3+E!V+7n2@4c_e`0Y|Opf{l7(4bq}>DY!7197WbN+~!L
z?r#2UBi|v$v#Xm9{Hmsa!og9<+c(_hcGJQAF>2V;u^T6bBjFw8TtMK7j2~#DqZv1^
z@x_KhD}S#TC4_Tus(?vYk#JR_a7#NK+)behLkFLItHRLHpapL?9cOC6-%ZDQoG8p@
zzzy0-xJfxn2->-X@DNV$e!IHq;F<_tY|Nm<f`SH#A7sYHp=S`>sFga{u53As27+#k
zC4?2aVz0E-!69q)D{X1Whm}KKb{#QB>>85pdkwBdb|w9gG~G9AdLB+{G~M?)NUSHK
z6C4%Oby?_@x*#iiX+$Yisa1iwbl?k9h|7{ViDfA>O`GMF?#CRm-Ac|lcDixY>q=Z?
zL3<u+A+E!Tfk0S~6Me7gzF&c0Q&$T|HC1flUUc77@oI><-iz*=+Cy;mrs}3{EKU$<
zW3hA)X;V2KXAdH6DkkCVoeFjA)r4LXet!rZ$dy?u0-G1L+R;Ww3Qm-BhY)^m*M#5X
zZ+;&qQW76c_)XnEaPC!3DqZN@9_6GWgwt*{Nt`{O<4{XuQpL4!?^dIBEY9Agp^lFf
zQsSjN&G=%vZ+#7!M>rh~gO=FdP6u~#vEKpL+j?FAZqs_gFK}Yfn5_uEDe!urIIltY
zZ4YRb;BFLa4^AXV;Ds+95gDsPGkouZ@7u!cL{uF3e*>HxP{^j(3$}00V=iD|?7r4!
z`=-oA3)6~|ISZ#9+@6O{f^W{tU*p6yB|Lx=mkYC-4n0v9aiX&8>}2f9*>XAj^hK$J
za3M~7xq_fCKC8@bI`s8sF|Rk<Rge<GFK{Xja5^5)dcyB;3I{lyyagerHXFk}_=uwz
zCl*u!+ZA`SbgILi&o*jpD}YnkX7%PQL@%vtr-PFQy=2cF^pa-vej9pD5Js{m3cI$A
zbAuxrkqB%hrMH_%rECvb1hPk|A}iMgVr1um?o$T~$-Z_jVw6)59La8Lqho*;9%wrg
z4$_OjXJ^|xaG<Odo@{G|<8+)h%QM}(wdb}rItJ(q!L~L!NFic}q?=2K%FV8kvpC2_
z9Y`d8(7nH+4@0@^HJk1{UEtkVZ!{?ia@yUN!ZP7h0$*gYkaje>Z&GE{UwZhwVj)=k
zKs0siuV}@(DBIikrjPIKko)$wVTd*srxLDW);R6vp_|1~o^(W!p%UoeURXOM-O`ZT
z<G)|_)sSfH_<;n~vA+_R>q72m<L%ELTPQ>{zHC7`cC>N7@J^g|Ip~%W?@(ROOTP+9
zM}sP{CitdXO1$H9OUxqbyA7nRZrC_Rv6v7Vbg6D>dmxeVEh=NV{klcnekCI_T=`iB
z?f?ccx818q2g#_zR14uYxET&%2yM!FLLzva#~Y?22>O$F@DmtZFN-H7g7aOsI#5s?
zEHfW8xQu3lmKb~{h?VRkfJ9Zn@Q;;coJ0(~hk>FJCko9Ntd*NzQt;BH<1e)1GcNC8
z&%mh|wBG~MHigG<I%|z^>|gF!kCS*)n68SJXdQ$rgerzJ&fHC5cdu|RuF%amy~aC#
zw4b1`R0yZ^t?<Jtx{%1X#4h7BdaJ`_GA4g*AT~Fb#ShCxEq`+ED_!c><7B!-{x0d6
zE<^Ad(L3E7<iL`#DeZ&nynWcYGVbLLJ=5c9Uxetl+2POl&UCu*4$Lz6-P*6rJgzwf
z@xQ3PF*asKT}4gH3hZ9U8-qVv`Zw@!FRd-BsN!ade@EI)YnuMabpKoI<ojmn%0CR0
zUYIo%wN2GcrC?3ZtKzUCqgQQNa}^{^(b5&M%CeT4=F;Xh4Y4NZFyu-VX=5`4T<Edi
z<y7s82Z0tL5D|I|uf`a*vgja^F5Zz%E^n!>X&zl&ceEO{p#Jx$A#FLx$_MlyD<AL`
z$jZS~PO4s;sk}e<ViOFvLltvv$RblYSjuNy3Etk16alSuHE4O`T;*dD1h&FePVQNU
z6TH%-J^m^*<s-&`k9SQTczqQ^dHRr1aDsWAjLT$nCe1K-%4b^SDF<UUxvf(aTd++<
z4(8w^$wZ!43E%9z2)wtW)S1?3MNM7>#%0Ad9q@K5uI?{EO%BFz#Y_w`>VVh5=3V2-
z$@iojOD1yiVegyhJi$M{FK+N&)Z-v3j#H1L_^Uy;t=Y}@Vjka5cD<R$QK$s5`F>Il
zo%5y0$K#aWGr<E*R&Yf-o(E!RDy#`?9L4B-Ea;U%>3q~Vz4*r~Jt^ot(3I;A=sQ_)
zi91=%6$?2iplyzE;W-Btv<{12=*fVN0UDY)$J1vy3ZS_6^TEAOy735nf>t&Dr&t**
zqfI>Sc6lu8QV>>qGSbuCrl-Jby|GGBkry!Ea|d(0sX&(`0)eCZO$0&+aFgRdxXD%M
z$)19{JvpO21)wiaMEqVNB3l0~Mnpe?rd(Cb=iQ)^zqm)Jw{`Mhs+Qy(F-UBVF0$Um
z9ONAEdoiyD!nqf*`Q$v#Kx?hpj0uzB$yCJV`2V@Y<})WxCgt@NVBg+9uX&!H>zMr!
z&0?MZPqLeXEF4`^ccld;Yw&KTPu9%k=;1t%<}6n%^ERV-Z@o=quI44fV=W-#b}xON
zX9z|JY3;{kYRYmoG_z*zi?TcyWw0~vvj8KiCs{ehZjj%6P;BL@3$OCWhf!bfb>lk)
z2Sr$*$sYenp1$lMMLEx}Cit!2s@_wIe~!YO%-`0_<`PdPIO<7Z&c#hA%sIcnVIE<J
z+8pMo6CsTQow?~rVo#IjoK<1%MsjGlEex(V3|s;-Gfv>@p6#{zL+Y2|&GR1RH8D$&
z<6qiL74R=Qpf}>3)gvrIfnNV@70R;Kn_$fMj<F-ZrPS!>w+u644K*WpA^K_?FFIDz
zmG-bh>Ao&yx}spuO|Yh41=e(z4-Y`%6u7PR4Y4{<bC#4$S!k5j*OkUvtD8&98do+M
zrK>BN>ubw#)dmeQsL97qQl!vzWi_ScEtSSs<3I<ext-3xj^Z5Uz|BB)U1@EswxVH;
zy1}S#0aI~hLwyrDh%4(*jf(pEQ>#&dsnsiK|9<S;MUkTXi4pa27xfvK{DS;(k&)P_
z8w2z7!I6`2OEY@X=yL40t*DA%n{IUz$j2iE6DE$GIR50wXk^uLR7HJbbF6iA?O4do
zRV}sUz{;BXvgXnFaLiFn^_9&~lr>gV9fkX%RTG*<*G5LKT(P>Wv2t`lWb|?4KxJN6
zKN_2Mt1A$trn;=D`d`U;ep>!vii5eLz6DiQ1=D2dw1+6Iu5D;(jFo~8T9b!Y8fcjO
z35<bCuV6<v#+rEdb}H`EP%ibaXNQ+Hfs?&9riMakX;XB@>}eP=E70DGFj}Wps?|2%
zGJ2)D6{D=OvMJVVz=Wd(-4d&fHLi@+Rjgql{tZ0nq|`4(d$bmmR+pi4l5N9bYJ@j6
za*Q|GgS@u9CRQgxMO7KvhYa(zE6UawUy>F5+s17k?|E>o$I9wj8c=0Lk6jvP$Cjz9
z1{7MOx@kpIvr*0)_>$_=(Suc``a1{zI+pYK`G*+|C5;t&^l{d%Zmj0FkP_Y4RH;`Z
z{L;WD0Z{1G6;<UV_^vO<0_7Ot|L2&`^{?fU`j*Cu*qA65$XFxRmZ*G8p=r!Msh8D{
zy3(>0EB5!B4=vopW&gj%r7mmyH=a^G@nsJTV*cdC<iIjpTUJAghtd`{qH%0d(Gii6
zyc8|0=f}w^>l-6e@PV>v@`19*yvF*9SW{DdV^d_(=z_8Nlj7ehJNWBfx$uJ-Hdp)Q
zR_7C({d227`HkmR-+`wN`q13!w8ph%T2j0ce`1w*`bGb56W2QXh+OMYT`~1PmH+oY
zr@t)sItHuEFeK;4<DDd!C`AOv3oa0B6<jZPli&k_v_WTlKc3B~bOa|0mJ9Or3H{d#
z{z%Y|zN3Dq;CR8gf`xcgME`|?Rf7CXHTByC8_-@!*c*1b;CX`U1p$iFmh*xfFffEw
zm?_ww2usl6M3|k95`DhlF@nW{3j~iBj0v71*eb~HSTeth1lJ2*DR`aWPX)IN-Yd9M
z@Xvy82>xAAakC?RzSUwrg9Q1Wi1Jv$$%5=x>X!+gC)gpVIAq~}tH|8J#PEtE7Wj<F
zuL$y)9Q`u{6~`;&<3(N}*d%z4;0D2~1aB2oT&;-zdy)Svs5si8=PLr{7r^)+_7^-@
zP;se3zeMDff~y427ragISAshQUlLT@rbuTLmJsGMQ}6^qZi1zLwcvLIFB9Z$R{HN2
z{D&ZS_E4WAc&OkJf-?lq72GJu4GoO<6G6Uoru;|2J%Z}ZD)fA<O8+#$p@Id1Qw0|Y
zmJ2oto+G$X@M=LCRWn^~`6T{H@Fl?u@Z^^I%LT6$yiHJXwZs2;k>3*hOt6n%$3H@F
zrr?Q!rwE=dc%fjY;7x*e2|gtFwBYN4p9m^$Nt9<0-ej=cV+0EY6_+IR<s$z`@E3xL
z>k<B5*!(j7Fu?{v#mx@=dXcXXRNRfw-zxI$f_Dr4O7H<e#nFiHuZsM>;6Zqu#C#_T
z9xJ#+@KnJjBF4yS!83?h3@;JfD0l@C>0K@I^@2Bx{tl7v68xp;9}@Wy!AC{^oXC3w
zUl#p4BEK*AvFN=h6U&t(*oTPn3=nycAoklSz2ahrn>$|^Z=&d@iX0VG+=_575&2{y
z(ybD?M({MzpDFTM!ShA0xY*&|B>JlbuNS<Th;;7|`7Xg<ivA&y9}#?1^v{XBNAP9Q
zza#Sdf{K$J?f}f@SzpD;4x|}9WyQ%393!&gWQROeWW~u2d6CG9lO3|+U<9rf{TYH6
z3SJ_31rg)u`+`3Z{E7JAA$Ygwe<}Do!8Zio75qTZk83Z>pCXtksJIuQA4D1X4iy|D
zXmcwrri^nX5#di2Y!LlfM8v;RP;o56t+*8tUU4e|6}KW#aVrAvm-vrKybp=!Umxxf
zh#7*12~HPOoQUwhRpg%v;<ByEfy;qHWT6m26=n&lH@GP8Fp)<Je$%+`Uzc*dC78tf
z0+c%>m@TNj83X+hA|EYSC0HZaB)D2|t)RM3LHzHDyg_iY;8wxw1aB1FCU~3R-GaXq
z<b5p5OKSn*p9G&0B;N$}uL-^@_<<nbhtl6I$eo3hZO(i0#8Ey(FkkR6LGC)Fzq&sH
z@;;ezo8Wf^FB04+c)4J=;5CAzbzuB$f<F`dx!`XF9}?Up_$R^V1osGX`xeuCOYnU`
zbsq*j%}eOd&(9M>f@y*_2mWA@dvoD)b0p(U6f6`h7UTwY`Y#eJ7pxR)66B^+hU1P+
z;wC{w8v(gn<R1!>D}v$f6ueuIyF01>M9|`W8)ToL&3QjWWb$Uv|4704g5=_${!~Gm
z^S)JNa<9<;a=}i)I|T0%+$s2&AWiBR?>)hf1=Tlzp!edWzcRZ6ri&aF93(hYP~CsR
zJx1h7f|CWgGo0xiD>zqhf#6AkHU~a`pD}!mV2dEPw^DzP;10nD1%EI2wBU1suM55<
z_@Uq@f*#&?!W|Gy6YM8ASTI-c5J4IjGTvc=hYPCvV(7WIg#IOh#|thKRQJp9KUHL#
zLtoheL4T&`dvoWj`)T-JF8<wu*9g+ullg8Fv^n$d7WvnLzZE2h3B%jm`A>@cXTcW*
zUlrtY1%`i5kh_#Alk9*vN{~F5lqU)vDOfBxU2wkOBEhAC%LP{oo+`Ln@C-rqdja`;
zPvkDaZb6$P|0a=bj{Mt2wmI^5h<v}`!-Cv#&3e2f_`cvrf;K095`PaMTtC49g4~}?
z{c^$HT=&hQZxy^q@KV961+N#pM{tMWV}ef#z9INmK^K2#Ab+pm073P81^NP!CkP%T
zI7M)#;9S8Kf>nZN3a%BrOwi`Qze!~Ey9fFGO62<lpA=Nzu7dwNBEK(~#NR2<hXlE|
zopPZdi4Q2x5?m;_M35{b^sf-C5mdjgpkFQW8G`EsFBa_0m4BV+Zxq}nc$*;i*)zX)
z1wRwC`1=I<biuITAi<%6>YG^zS0M6K!Kh%5Z)YLgiK1U7*qbZAMf7U~&lkKvP<=xS
z>1-0YOR!t;20@!M|ED6~DfkP)Ukg4g_y@tq1)mmtQSenkauBdxOx(y4)i<<&DI%-i
zWsoO`tiF{6d8){>1dkJ3EO??|Z!Y{M(XSR%zt51~c_LpVc&XrK!L5SV394^qA>KBT
z)wi=Ct8Zfg)wi*LZ;AiAf}aRtLx!ra`W=RFL6Q3j+8p?~BCBs^A>25TCkhq{77MCx
zXCa*Wod!Hv^kssl2-XSO9Qd6g-z4}W!Mg;1A$Y&w!-9_qJ}LOT;ERHP6|_0>P5B+<
z5hQB_`~5J%X@WBZ7YM4~X9!m+a)n@xp!%H#|1(8iD|mt6_XIB&>=e9S@Fu~Z3f?J5
z1`C$&WkE6}Q2toZ&EI8^{epc3GX)0;4izNn0mByv9w~T?p!)p>|Jfoh5nL)56RZ{_
zod(nE5d0!8{M#hlcEMi>-Y57w!JUFn2tFf7t`6q+p5VuVp9$I=`APUe%5Ws|Am$1l
zBA6$5nBd`pWcgtD1%f9EE)$FiRtv5bJWudq!S#Yy2zCixCwQYE`9hfA4#D1B_%De5
z6~Vs={#}qvB8;CZI8bniAQ?pHKSA&)BCZMK08#Z6JW+6&;66F;5s%~^jCYCPWkl#n
z)j|DDf<F<wLy+tp^#7gUqeR5RZJa_>NBIL3;%9+E+(szGvZb*1^M#1$hY5}p93?nO
zaI#>7{QkqM7sG`z*y;TXx%BaV%E4-1T~}FeGv6QJ(#JbYeT)~h0gofpF&6*n=D6U&
zaJ=WY4~`2S>|flX8HG4`e25oZuK-D}$S^!PcKDvlP8&{x-^{uTYlVH-esiI4rnkEg
zI|+~g(_{8_dduLp<G^V=hXAQ|r5t_@4mZQSi5GOcG2ZOMPNN12XTDW4j4#Ed|Hz?+
z5wQ~k+UcFqE4}U5>%zIkdf-+kUXP7%+i~DD-b8xS>5#+ry9Bbcd=DVK<<K!bTw3Gl
zT?@Az2To%GI!G~$QNUsQT?Mx@y^+|u!+v6V>=wJ7x53Rg91lF6I!u43OiS92{&(Ya
zhFgLMjH~QG;z$1n#BF<lnAhN%U?0qv$Gte6<r|Cg+3g1olX&_51UI_90icc)Sow2I
z+6VLGLBx_1KPDj@_eYUSpKB2FW%|t1F^r5GFrMc?XCHQY974`;g(%;Pb|9b~4qW<&
z=fj5DKH^;Z6ZXxepFeioB+b3QJgI%!?5Ns!D(RXabg<K<>V{#;qX(CM!|iU=BM7!*
zvKSi&r|wFc;pw_K3SRuI<!dXK4{yMT8{*!qd?W6zYnC_s+!ZOD`Z4&4!Qg#NB*ktg
zw|N_qPvML7N|jH~f8ZwmISOM9huRhACcXmg2tHyyb+TT-WyW=Q|HTa8@(n>c7Pqpx
z=44e<<@SWoAr@ccyN>IBrc(J_2n7ye_14($`#zKj4q`r1wEAG(u!MuSn2KQ;GZD(V
zlsS${Kbh`Zkg+v3gJS};cJDA_ezMX%wErHcJnmQU-+LVbnHC?vc}9g;AnSf;JdMij
zyBguWpc&o_55L=Uy~S^o2lz11a|3Me;pPKP&yDHS8%Z3&)8I;Gc*{ufd#(x8LJoeP
zX<p~s05!M+gELWo&rP0mcqy7;lioL5jB4>K<DOfyA4kxT+v8Rbs7?Rl2+@abs|s;_
z{ZvDx{sdvOd}I8{z~DrB<fqe(JV-O_E07%BK|U|@6(s8d_=8;t<SWR~VoLBeMlHzJ
zqM{l0jZ5yU63ReB@gaE97W^9mm8u&i$y0C-^G)>M0SsObPv7AIyME6ww<AP!2l)`(
zcch5^;OXc)-((R}f*!QJ?<f&dgQQXP9W7!;@GTbY7!k9A_cCyyh&jQ-nbZ^!K{NaU
za`KzLnSM7?37(6h`DP{2%~nT?8ot>9iX^2BE@0AgRmC8?f`b@*zR2gfjHL6CS_VR^
zDuZS?gv{5QzLWjSnYwE4WodLXb-r=;m3nm(xPuolv9f@AuAJ)+vS7aQL2N8VGwg9Q
z;Ut<7@RS@pZtlDU&G4U)li%0k=N{W2Z6$oG`qIseFf$F`YC9uz4@X@pNdu~UxBGK}
zq#5?zktPvHGwi$59torw_H7r*9}KgYKMNEg32=@ESt#FKB5Imp-`#z=ztfeQ8f<1k
z?vc1z!GBQvjcO&(3<n=%Quhs1PZV<_!6%v2{R7`XBZG1@csrZtp<o(1%#}MbSi+8b
zI51j?nr7Jdh-9Q`hJAmK3TT>P-%iPQa*)ihzDN6xQ*jG}Bro+n)>nO1Q)q^LPe@Y5
z!6R9!rzP&};8KduB)zHXJ1;nfZTVc<R1^;Ux50;4<~=EEkO62<gBdLI3n9*6&<qD@
z)8Ttj1{-OH+1HGkss3@aWb)g}nbf0S=D@2Dz51Pve<R(#<t{&4N0FcUKr<}UCCryP
zKF|zbr)uO5b6YOt3@!V^+~N#*kd{-zhaov1XohwCRD5^?GH8a$KI#I^@O=7%W?1`=
z4fDgZKF|!mr~Jo<`*9M1W?1`A3iDyS4>ZHd=pc7;_+nNRG{br+DGZar(FdAg9lki+
z!WIY3u=bxGUdi-8Gn|4S5H8RR^JR_?G{ZXlyzoNGpcz&lo(9b@DI9#D8UC3n&yq0b
zl@Bz-oJxvjcoPc*nqdw{MKjFD%0AEx4?+%#X4uOlK{L$f!ir}2f6(wg&<r1<Lj1*p
z_UBa4okYG|M<*$fg+riCi05%XfB+fhN6>J9I)YMV_vgDR5aV&!CITUT78Gjr=O|Q@
z8OsOfCC9m}n7)r#P0$Q)L#?v@j>J-Ypc&?q>9AT$Kr^f!Q-fTV8~{Gh4C@wjhxvNO
z2by6S5y+7h_qdsSRvPjN`9L%L8k4$&ZC7ZfQNVH$PDMsO&<tzY8?K-XnqhT4hS@_B
z9ejK(#qPh;2b$rd(KX@685A_byqYnoqbQ&2O4I%54!5(Epc!Uh(hT!qz7I6RyiAa0
z_%3!5XohtyriTZzXrLLsP^C97d?LexX82}R)Ft7O^astbo^VxRKJ52_W?0J&;nUa(
zpc&S3YdB1Q&<yioG*|R6-`@E^GrUYGKr`IH5`$)#C9p^{+`=M(W|&D>x!0QED>!aI
zGprS$8K#Aq4>ZGC0h-|`;`%@{tQDXc=5}u%Xoj@{G{Ypc^nqqr=Ym(iN#8@NER|~0
z{#s_Cl<d=Toh_4Q*aw<nJ|hqRgH-^{uzFyQHh+~eXohcurz^MBNaCtaK_xZNNMh%3
zB8fcUZ69ccpMxTstBwye!|dE_evH@$nqlUu^MBKhlx29&LU~P(o2nd>%YYi)7+@bk
z<8gDM=a`&)_FSM{lE<Bf|4AH!N5G*906JiPe%c3`VXl0j8NP&F0Gi?HN(9aDacC{v
zkIg}vgSfR_(+vATGrSS0489qv_Q+`X8j*D@R^$}KM7sPevmZ3Wl?Y{;Lv*x2t7$z0
zMFhV`5c$tYyM6FT{BIk~SA1s;ZioBK!F+vs#^4*#bf+7>UjhPaP0tSy&$kYt0^lYl
z+i)LpisHUd{U={-|CE3$lzbe1s12Qs&rF2+lK6x(fz%!WPblqXCA-3<XoG+^l*-?9
z<Rrch`2~ET)Q^w|W(IE9Q22m9<nbavuK6=aW?_oSlJh83|Dj98#eG<bVNMxE*GQ-%
zIET#!sj$ks0#Yf?;U_VLB9;F-$mdbVLYT#US%x1&z7gjL7Q~#^SCwOfG2#b|7ESvN
zyj&aH2mLR_=^+;5HK=$)JaQEN^+V<doAay<hWB7|zB!hy!d5uMG#^2NN8?14e}V<o
zra$%C^rya_^r!xw^rv_#uDK@3Qi{B7`qN~a{xqd0{VATFC&H8WGo<NH`)Kyn|7$F$
zZnHO4>d@ZAsJVIOF)4PNk?57Qq=nwgrz!?ke0aw4Yf9J|Hgze!c5jD|>qhj@q1_J>
z>Q+TBE1ahz6AY&ZI~Yz6`C?kpLJUn%jPm!neOQ>w>cB|GkK%cR0_9vt;NvQ{@vb?q
zo328fU@5}?9tVFIfVPoPh?C*xbE5Y+bf5*!Knt9K;swzGO9;9ki=722aTJ6XUUir%
zBunUEUdw^VMUVxuk3!oa=#;NTV9S_-|6iFq<KMwuaex=2c642RU2Jp=+d7w4?~{*Y
zpPMhL>#&XXv~l^GDq}A;4D>Iz24QC#2re-Ag$)C)I2#7saW)K$9h(gUYGK2`C6C)a
zM8cHWFE_?-4QwgK{(sXO!bWWGT<lw(;N@2Dj71=_z)o`yc4TvtJ22A|r6b~<16qO%
zPanNY-eTl*6I;`(BQ7s4+@&j;>PxGzS+oWl0Gre{Kzr+GVne6i3Ob1!2h}D$e1x`i
z&Xk4IOG_3N6-_HC;TB`H|I*%mxw@j~e$1jHmM&_FH8w4+s42s4+Ohddu~F*OaZ8Kl
zl*}k8Jxt@$;*xnwv0v(xSVeQwQtYhS-=5WP{m$Q-@=D#*r5G<|H8Hg#Q*G9)EtQSj
zwdH8g)fIMwa`$ReO!iT#UA){(*;Ku<F18|~H@K<|X{F`Z`m8s*R$=2HH~V3KWsmLP
z_Qt=J%~gp#)ul}<xrsNPGIqa~aqBpUVJcd&D^rbeq$Y)IT2;NmC@rr!RaK+K-g~;D
zz6JYkk?N{u?vArJ2y@T4s*PiNZewD9E_Qe8ed=nLx7u|)u7FL#>S6CU=adp<3!d!%
zE?rqxTU(|A!Nr}<Whhg8zcV+n_S)MnTT4+FwYeOnL?LvYd+v#@tY$6hs_V;}jHW8=
z5Rdfm|2i8p9qWiHvTVLD?Xmq@7aq-wJ+MaU?Bj}Nl`b?^qjgdJ_?%lftz=<objpm`
zixx~%3kUb(x1g`sPHZl8TmfbzH`?lvuqMV0(Du$n)yH;E)x}zy(NSu1bUhjy3<2N`
zfTC$dHC8n`vCG?;{p@LTkHyTNwqU_=3lPq+bDw*`^$zuTSxaWjJ$BLTDF|4Jb+4ux
z`;AdI2OB{=<lHH9XUvUq>$vLsczdg{t@ny@kNfJxE@j;@oCd1+Yq+-?JKtCe+2R^c
ze9D4j7tNVAccEQs)v=|rsol9NTDHH7O7EgauB}MYxuYDP0LKo{>N<=!J%N#9eAhLK
z-Vm#(uB?u&u&1|r%Nd_MvU?t%H&EN`)dj)8B}R?$SPY5kUKq<%)xQ5y-M5@)GBaW^
zbhTr1bet(c@8EW9c_&XmVkdvRNlIp%IIVQfj1ny4Mbi-?o^&nf0`_wy#6YX7z~=37
z`Rocd3V08i>rXAMDPzalJMt^*6jzi{*HXK%tN{a)yOB#v7tIC(0XBBWnsE(@ajQ9$
zvYy1ZsPDb)+p$004qY9K#r9J~eX+*w+`5(~v_CIpxcch(p-By}kgn!X!47k>7WCR9
z&n8yaxta;%%QPnfR-w{LY`R9B)uN`8M$GsYdfm+l7KMtMdM?5w+Gr@MkAWqD!^gRt
zE7Afr=~$Hi&Msp7sO+(aILmQ2%RAXAq15x-=Ud-#U1Azj4uztO_fCd61WwO{lF@Sv
zZ;EeDz)W*zn3-nS$};<#157@(?|I<2dHir2fBh^jz+vGQ+j&@Wk8SHL-cvaa3wPfU
zhs?Y2T*!R3r;o(lIpuHSp5PHuQUZTFO~A=kD8$J<!6iWZP`|DAwI|qdIqA7E7_0WG
z+WLL({<kC9%cOd2U?ipKM;qL4%in9XN#)q!ew)66nSyvtZ*c$3a3X$FjS_vn;4y+x
z!C8WMEw0j|eE`#~5j;(>UGO`C-xKT-yh`vE!R><g3jR^>3Bgwd-xB;-Q0=Eh{`{mV
z%W<&aae`{!EcA6EpDwswuv3sP*ckt(f;$EI*qeIpn<ftB??2!e!J`HFw2gYc{~(?!
zsP>0IzCh&7f<F|zQ}8~)#{^#xd`~bF(}wBh3Kj@X5u7K;N5%}tR}4h8p909wYf^qi
z@B_h2OfTw(362w-Dya5Hz<;^OTLo_xd{FR7!IuT!7v!fkm_A?i5Y>JJ;K?G_3i2aq
z^#7h9U+7Z)e}X?3{Jr3_f^P_ZDj39oXS{)eqXqeBo%%U~CkxgJl3|nnmkM4b_+!C^
zc=kvCGQoPmcEL*pZxOsp@FBsc1wDS9PNv{+!NUZn2`&<h3APBHFL;^Yb%J*Y-Y=-^
z(^1}6MgB-I8EXOSks~--aE;&vg7*sU5`0VWNIZ06{F#C$36=}46g*vUt>AYAm7O=@
zcZmFB!8-+iF8CWkenXA<{Xy_gf`1lN`)lDp7*9_bZj9hDg7XBGy*B($p^ULoC)h|t
zTFOovsO+?XSBPHOXG6Y<GUBU!wUBQW|Jy{b_SHiF8__=?`X>Zm68x+9|4oqevMf)3
ztieowpdgkvrN=Z<2(?09KNx<b;3&ayf)fQ{cB8^g6`U<NPq0F8rC^<4qu@Hhiv>Fb
zuMp$|aF*kC!FvRE2;MLFu;8BrpAvjc@J&HXGrY9W*H5O)gJ{=(9@jz0xTGn*2j1JL
zaCuE@YMaZ-Vb6#=SA|u!3%`7tVTwo+qP+5^CT*oiW!~pqfWQ65jM-=#T&{Z96he$2
zXi9Yq!GDIsr9d5gK<Yf`$KxQJ=$bDKHx^-f=UWJ!eXuWiaLi&kF$!_=_#Ga_a$NVr
z$uK;b-|;x@GQbJ8YFwvM=+cMn$NMX1dVfZG<QZXl99MRF9P@S@I1TPKD6<>G;n(7D
zGu+=XFF&P24m%Cr>p1h>G!(X*&@o@??R?LJ+l~XL@jeXyB6P@M`>loSOz*thM7v;_
zh^NOnXvcxm=!eE*``L%>$2sdvZ<8ZEK0de0cO%?(9Hub>iQTY|cDW9I&h)NDdh93G
z*J;bhHG%1k#mVCl+>f4z>z{qlkLM0SJKO@;S*(K2KJ0M6hk|bVcmUxzhU|m&;PD_%
zXZdb%)HfY|c730Q+j7`4zSk=~J1?T68H@-f);uV~(4$H!J+?dZM0)X~0pst)xRfY+
zU+A3S?m_vu4%&yE@0fxK1><Z(M&N(nmT>`0)Ano2*uIx7<DHmwm3FNh2wTScP)Tbz
zbO~F=>(MXPt!QZ1#H{1!<MQyX(o(m0hxad6D&JVN9Bdi;A)Iw31IKL{`_jknxf3b7
zdfPI-!QftuJ=>O%7LQgWy$Fd~3+Op4V=>({Q%u-0K8z$S8awo~WxNuBOe-6Ovuzo<
zE!MVWJOknPwq>k^*0yD&-Od-=GG5L!6Sj<5XiTRqV}Rab%QzG@+uN4$4+x=c87CmF
zZOiy8WFEI=<Tl*>+A=D;hJ-ESjfm*5WxSeEzoISUD@bC0wv3OVv<_RwXVF3Xw`Kec
zt?963+)goJ%lJbUEn&;}C_3tMY#IN8oD#N-BslsUTgC{JcGxm1ld{jVW%MKSge{|L
z?}RPmRMt6R%eaMkCu|v6u&-dt_$+dY+cG}ExL;(;$RA^0!<La839u<sa}>6W{3!}s
zMlF7kEu*q0OV~0#$)pmtjQn-#ux0!ao9AC+%eaf}@nvlpi&(0JE#oN^_iM{|4a=Oc
zWh6nA!<LbzFkjD>@d6~|uw{IJ={jr~^H?Z{Eu+bd9JY)kkZ{^E9>w^dW6O8~{T;T9
z%2v@~%b3bZ<gjHtj^Q1)j4|f#uw{IX`G1ZrV;R$P*fItf-(kyG&iD>n#=9BbVav#Q
z)x(ythzU4t8EGrn!<Lcu?>%f8U*@3rX4^9Iw@uuZkq;pfwv1{mao92*%m#4SGJe7q
z`f|36>zRwgmhm&n4qL{2u6nR#Eax?twv2Sp+)ZrJ9JY+g49#K7n9Qi>CTtl=@b-DO
zjLN#%Vao{fm(R6j983Stv1MGxR&dxdhBzvmwv4k`Ag3+k(JZmkmQk6vf37WKBS+R(
zvt``Da{Y^J8J}Pk9JY+Vru_A68M*5G7i<}CW3~xf#-;26r!C_Qv=(d`PeMBnng!2Z
zwv20_YLAec$F^l`M1rtod><ZPWXt#h(rzC-6#v@>zk+CI4JNtEnS*IRdB)&#(3Y@e
z+zg1@GR{UufeX#_n~~qXY#BcY#%&q@9*o;EeuUK~@KG@BPBn?dmht0Y+?J7F*$aFU
zOxQ9$$2>m`iY+4<Y0N2~W6L;oFI&c<p0<n!qcO~4mH#@F;XIt$mT_87TSgYdjK*yl
zNs(e68@FZbqB!F#*)sA&z5K`=o{Jr@WyCMgZ^IYe57;suuw~2}vtN$#fAV`-c<{Qn
z)!u<`eC?}MdVO2%bIc>`&wl-vZ5i)BV9Q9`rT@dWjHtf)x`;AJi(4LkLu?xLhgbf+
zmW?#J(%)BsNusic`mdWdCQQ%R58o&w#eKhpvu)D&jfVfA7301OL+djZ<a13Nzou#9
zx6q~$7R$6|{ErziD$~XPzGb3qg!*M|5Wl`TvHsZ0S21CX8&e;!WjtWZ$hWYG!&26M
zPML2(6NjbVVmjqaV?;vyXKfkPSpKTEjQV3IH2MDb*)kR*ZQ9!4t)@cS8BmT1)(9T3
zWz_9*z?M<B!vR}H-3|wA8Ff1xuw_I$;Mwj0TSl}4ULbtaY#IOmK+Jf+mhpfsBW}lx
z1GbC_ThMQrE#qN_eKlLgaRn;;7xOYU597!%{-wN(iVs~SE4+-fOQ=+ep8xjE%Xl^3
zcEWz~K7jQUUq#1x8JFXwZZ9sz2Bhe6`_vYm{ctf3L@etAyhgR{7mHCGn~U)W$N)Br
zE0~Pm{V{{mC<!);4?*Q|@5Fy^Cjyz)At(@R78PwHKj{IRMY?_btO{)wFNUD_7rBor
z@O@}uv&idN;1IfROs8HmZjFX3nc;<haS`O;My7e4?|i6TpwQ!2I$*P?HfiO$4U2cq
zuvuhOn}6{a2ul9N7U*22|6zpaL$}2*c)(_njT7fz<X3!xL+O#9PB-!p{zaXmJ9rl2
zgMU$rasEXurUd`Us0G<twD}kRt`Z{uBH5&p&c?q0T36K#d1s;Gv{|IFsm;Hr6EK21
zJxK3}fEMHYi(2#tYiMdRS$tE1ihb=U5mSTQfd!jI9XKQS1dDczh*`luprc^3sC{!Z
z_udo{o&1aZzM{>)sJ^wB;9sPu_!qh72{wzYn3I1|%jbbWtrk9?*i{DqVi=h#o5krU
zqi*kIX>_wskM<z7Qm-yqoPUwu{R9D%&A-UT68=RdoU{zyJXNC(MpLhV0RF|NkP~ed
zH$t@e7wKk3Dd>6dFG@y;Gnqpn71`5fF&QZQixNTj7bU##FKTHo{>2jHu{ZysCXtNu
zFY35){zbMD`4|0+d*8sD(5f!*FFsH4{(<U)ir`<o3FU&#;z!DNWN;eCz{7z|fGao7
zzo;{c^DpWO#Q7I>zH$D=Y!$aKn9igg>q{C&SAu_0Cl%*k)N$kdi;ttpT)A=n#Y0dy
z@-IHhGVe(#Q#D!=%wm~e2yq6JfAJ~$z9@r@{EJMKQ8U#)wnJt;|51;AAx&Z*di6UW
z|Fq2_TPJ)kMA|H#uS#LW`4`nkW5C{(&x~NRsO1FzqLx#_hciBG7Ipjt|Ke|9X;1#e
zMf8WwqV^vfE}{&ZMfFjW-0|VToJ6o$)c%vgv*-_-MbfXiawmr`WB#yN)JsWWm><ES
z&7uxpta<Ukzo`AEhZ~q4Y!)@Y<LvO^3=f+{9X`Ro$i_i4hwo%~*ew1)<+mivc}1H=
zP9?>^sCe{Xv&cE3_!k50WAHDM8m<TbBEQ>X<?i-`ZT>}4!dbbBf00u`chVow>W)rQ
zA`6F3Ium8`xVIrdhPekC4p2u>s_g!JMg?L#4%<W^#5bT&e2W}~YBCG|BEK^vE2fX%
zOr^~tZKkrGM`Frm@w*5SR%<tG7AatkhfiP&!e&vopga5_qrzrUMg($X#XW8&pWt8o
zBa^xqwWiG?1tyh)jA*l{Wp8*c<=*^@dk|QPt!)-ZpliavU{KgB@@mGUMpA~&qV7j`
zcpXa#{zV2R|KbFsLjFZwCY=0>x)#&JLs&HMFSe=l=7nc7JopzoR8g0NN6{ZPi+aLU
zg-@VA_!qU@5I&Es0GmZEw}#2cN1H`{EQl+5nC!K*S&S+L_!mi2N1H{Kz;g00GKn7i
zi(28}U(^Z*|Dskn_!qST{EPRnT(DWxxsZRc1<A8is!hSaNSTFFGWZuMFSccyfAMT6
z!u&8BZ5Ao8&EH{_V6(VE$>3k)qDVm{1^z{L4kwbxnt$=PP-Jt}q0J&YH@iRE68wwI
zRp<Y>9Vx-TNL7x>Wk8K?46r?Ld)%Dp!pq1yLPM%m&CZy_F*p>WDgbN?w=rATEOO-o
z{~~P=X|qU!RMQ0i;u6%*=3gY4bi!tln_>sw2vtx1#X7`9x@1kI&Ei~y>cPLry|BW+
zxEpD=56;K`w!!56K5OtsxX&EC4FAs<{1Y@CY!)8?&}Q)h#PgBaHL%6(%MUp9*@=I+
zFI4}Z#eeWG21CgcvAK-=i+w_U`7=xP3K}Gk8cHJrn=989=4ZnKeM1?fZY2NWHslvb
z3uWw4GWZuiMqvW!A<vso<eC?wDzsT-$$1p2|ImGitjNDObrfAAp^o4r|6-BKy8==v
z&f)x?8*CPtf81t~g)paOvJBjQdLzyeEQlG+ROJBw;^`ERRkV%dUwoLU%m}d<uOaj+
zI2HfmKahEE{zbL|_!qf%=~$$KC<km7@k{f7%_2E5g<A0d{~~VJF^Np$0RLiHMOAfO
z?B8M!*|etVpG>!=x_s%%ii)K@?JXze73Af|xf1^ktdw8cX0dWyL0$!h5$FeFm1Q8P
zijyni)=G2J{YUs057;b5{*T)%ej{xa|Gid<ag(9XH&XoCR!n+w{|D(Czri++|49=@
z2eIA(d&O9cJd*!ed&Pa*kcvSoW(7zC$;J4eGicm*fne0C3e$sq@vGW6etn)r#VD#-
zFTd@Ki<(yt-}Cy+G+bwfQiAIHinu{mM<M<n;9SIWDD|5`w+a7SiY>+|lNlv(SO(v4
zCXRovoua;4eMLJ(&L5dE>QTXelyh-8n#O6b*d+4lf@cd}D!57TD#2R>?-Kl_;4Z-@
z1pim?EkO_N*O_l$!HI%V!Nr2*f~|t*2!eK0#qSc_E_lD-<AO<iyo!AI?JOd>Hi+Ek
zOXNFHVu>Ir11O&+xK{8|!EV9-CwPzG?*#uW_^Dtro}V#2ek6#<4fe!If-41^1<w`S
zBDhoVe*`}jOu=I%rb7Z5B45f94;P#+$j89ccL?(HH<Y<`oXB^C#ODOx5ah;x>L>7d
zB5;}@Uzbph3APCG`6>0630^07yWo9-e-eCA@Na@7B4GSX!Qp~@`>XO7TqIa2xLR<X
z;1<Ejc)rJYGX#$p<Y$VgUoE&v@M^)I2>x2|4Z%+ZgMJ-<px|i1qXg#&o-9}^c$VPz
z1g{jlRd9#kF2Oy5?+Uu{Y+1FBV42`)g0~3r>p~3ogkUb7JyI?ZEE2Ri7mpLUT(C;8
zPOw?<48bje-GbK%-YmF34#s=Mf0v*SPe@s=u;4+0lLVuJ3y2saiv>?4B8^(X(*)ZE
z&lOxpMEV^fUm>_v^gk5Y=3v|=dd0nnc#nwul!SX$a1RmXG4W=Z>3amRtSLRFjY6mu
zlGBUfM+%M-949zY@Bqi6k@qz?7J2Rb)_*Yi+h&(|!&l%~OyNY31D9lVl;A&>C!<hF
zut`LEH(-vC`wz>v;=;qSXH?*{<G^XGMOt5mWAS;+%P+&RxP0iB<5+wSTVWzBfE;$2
z)<SmHV_t5;t`5sYydGD;ZO4Jr_y^MCx?mr+Uk4P<^p-o)`#g?Ce9G)gaV$0<J+>>`
z8AXVfuQ$iy9UvrJh3lPtuzWms2#y8v7zM7wRobck+u?e1EMALnT=(pQYb1{caXRbU
z>Zorz{1}eqeHy3b;8@(*D?PjYh`8;FAD<xHm*H5P{UtdT*P(o`#Zyo8DL57<O^hUt
zFXC7%7&mspcoqDM?Gnc>RvGrNOMLtGxzTCS=c30)ci-N<t+*;<<2h9+>j!oW*pRs~
zbyM-WLB_Sw+h=X_R}^;{1C345SaJ5I{+H#f$3<w@mglY9>-{-}=|;-9w2pCR%D9T+
z(B<iy!W;Ts=IO{<-*;oUYe1E`(cIFnv+wc~s^%}>Qng|EGgXf+H#<_gvRjio`g9nF
z8oQ=FpV5`v8SF4~lR8qjJUXBYzg91f_U&3;+`npRRd-dWE3h8lTt&!Fp5GMhFuWa)
z;ya8b2Fv8{NH^UbMs8Qsb;Yu1X>?2Un&>&v&C#^)FNkJT9a?2>iR4%v{MvPX4*#DJ
z_2xvB>u~kowZ$j$lqmg&<gATa>g(7ul)ND7-EwNx!X;-%Pl!fxOh-ztEj?2jlH<$K
zF?CAjmbHk%H0_kmj`}vcwqz{1sVb7wp;Fgn8j|Ccn7T|%$y8;~DV-4Qosxgc+0lhd
zUaJ~{c&?3!+A$>^Gm+8~m6J}%)vHYIuGGV}Mm=3;NB0!pJk{8_;^hHGQPk?Fh=#T-
zjm|0xZ23v_;^@}mis-q~pG95WfsXVmjlANW$zA4_F2mhX5;Z$!MO__%u8nB<ZPAiw
z;lrKLS<!)2BUQ~!Db0`^bG@x`shS<0<BDr^s~wzUtsg6~beY{<Lvpr8&D@iwK3}{w
zy1Te2IyvXu=)@f3(1&)JU7b-^*B0bBJsRAS(wV$Gy|v3&GB3T=+WZVKt+mAH$~rOH
zWt=!Kd0<j!pDn?TlAH}wy*pDnlRDB`lQ%y262Etz(RmR@HEWom#$=z4KAnBLHbqm%
z^~DIw=&UH-gf!?M?#$>&EeLPy*O}FoTF`G}TBmtrYC+mYPiGeNo{bovJHPYNfX*Dm
z&NjCemq!O|?BB_>%cK1_W-3=jG_%7RI<PCf(Af3j?(EH7#@YVVLf`t#%}M6j(et7k
ziU+71{T<2XNmH{2Fm4i3@odm#40OzlCUtc!F+0pHfvzp{IE$<fFJ{r1J2Sf6m_e=%
ztIO5dJs`F7m#CMgb7iq{h_UOI-JQnz=+j0=bO5wR87HZ^V`A<c8|{o5BW{RhZaugv
zQk57<ub$w|S?-We!n}EP$yE-G*+tE6hbDErH)m1t52ih}t0=lXIv68q4oXl`)Mb2@
z<=bkE>a)}8>M}M*53e$R&z#I0>F>$joMVfPQSa<>qwL--g}=ebLSLnzuUzOWYh${x
z>187~t+NYba|=p*_e;)xa}V7V&Fu1by2oX9JYU>_aeV5_*_%_k%t>3T&iD7*nQI(u
z_&fVmnTHQrzPM`H^2@8PT>f}fYQb~MQ^y$xzq8BVHQL-7y#;-|qQAex%FQYa?(`!z
z*RG+<jgj7+C&E>}+#G4{?5etE`QUAn?^%!Wes%Qb=-WTf{Jt^b(wC8c$GtD_h|a>r
zRbMyUCOO4ZhT+O{mSdr}ov_m$iyIVc5Bw9Hvp3_`1$Nq%P+ID-LflTfh(AW%o)-H2
zjG>NGrpU0<UP8(5p*bsfX5Gl$?e_5P8T@FXY8?b0+fF-!@rPy1r2b}H<Pvt;yhK`j
z6wuR7dn-~mtyRc9Zl{g7ww-n>eD}7~&PIl|o%W?j@r&)We}SSn?6iN3N;vJbA7O%G
zr=3Rkt=YZowE3(=+i70_f7?!*PmahfOFODyCxYzPPI~|<;;_>`7o`Tb?D>cfe!<{a
zM*WI*+H;U%+)lfi2^=matVWPelpJ>2w^2M&eEq@a88~65%}-*0TUM7PHTY8&En%m<
zg>e&h+KTxvVW<5R<2vlLd8?+lWtE+_vMZdGWZP+9#5R~6h}&r|N2fdOv`P2qn=f|T
z`?AxfwO7JUTeWw>PWx=uDq*L6FG>P#S=&yV1p~M2m$lP=97T=WX)CMMRefoo2OF_q
zHH*2Io%Tp%|26EixfdJUvPA$6gdedz?-DW2Eo<9p&tTwt#CS9-$a_-XZ<IAV?X;^Y
zChW8avL6$6+Rw7o2|MjE%;;;{X}`y$9_^dW$4t3}!Lumt*G{{bo&L0xd3JCyd+C{^
z$5nmj1utMBpG%`jA?>smFmS?7dpT>Au+ydm;n%a%o{X3dJ8gc%$7!cc`($#<YAalK
z_%`}G?6mngV{*&dcG_pM5)M1<Wt2~G`DvX=JMHxh@37O3P<Gg9PhfryJMG&jJM6Tt
z;hb~WX_HCOX{W8YZXI^oYZ%{Qr=7-Tbl7QMLmAw%ww?B0*y;{DZO*G6cG>|Z=(N**
zn>BRWY4f`?<d%)wX}2*AaLay!?X(M73ENKlB~&0`r>)i!hn@Cmte(S8dk7n3e|FmZ
zXm`kWjOkZ)+P`9FJM6Uil-y~jy^BeIIXmrhnUup$TQT4|?6k94A%~sz!|Vfxo%V6e
z8r-tyV?4WZr-$!ndJa47LpjbJcG`bndJa47G=_KBX%A$0hn@CNR>f(j&0pI+?6lR6
z2&bKPJwt$7b`jc4*=ds--nZUXz)t%rD!?tPL%>eEo3+?zD`2Pn3x?>h6|mEOlOg^^
zcG|CVt~u<qUuPS9Jv(i#I&nMgr`b3AwbSNCEz{%vm)L2m9TN#VZIZk8u+#o6Y6v@R
z(wq*$ev009+CNA5_Q(b_sS&|xn2}@A-mugD1yl(;Z6D0x69(2ax%RmA|I6Xl2G(!G
zHKeD3bvrV28d&p-^)#^l0fN%Nx(1ohz`9GxFtGkBibDhIA41WG2@W;6oxptA^r8TU
z`mh$!oQ^x=T$otDVveHoDCiEyIgFcF%va4!=D;tUoJ{2vOyV^&li6%QI$Rlty@0&U
z*G*+by$W@1z&V@+GT$~;fgXT@!*e)GZT{6%rQVGIPvRWDn96r_NWRj_!8!a!=Kii$
z(zcslH5mRQD&N!5`2nrda1MVR37da2)7gl86Eh#@2z;gReO;hqac$|3bNDGN`uk?)
z&8Wxmcyw2Ub2#@>LOGDiWITF&o=Sd5!u&u-&qtGt#yR2?7^7=d6~uWshku7Tf2?yJ
zh3AneIEP=PmHk<q4BS1vL*;s{989H&CwVWzWB6rSIh@Leq5Lt<5v^kl^AnxqD!k>c
z!8xKepSrLL2l;18S3q4hbx}OZn}Bmf>p1FECO?IID|Hn}?^B)L6ObQOI;8ihPVWQA
ze^WZ7_o+@V1<&P@aE_=zdY|g_hCm+7=XD<Ur^xbvsrw8x#<#)LJ!n||Ba)Bw&?tQp
zdTwZ*c}$8G(yD_}`kHBGq4)BsDJJTZ>v04Y3-)2qN$9v$`|$C5>qbBq&q(58oNxi;
zd6q)HCxAPHh-pFhFd{$lXBlT*r4}a0@na-hrZJD8!)#dJ9{0qi7j^Ktwb?W3G8Jz=
z;S`)cW5Ye|-duM#g}Q{o-%X)0p-AbbP=G~2qNH}WLfD4WWo(#E<e3h)cf)&a-toh7
zHr&?k%~@j%?WV^~SfDcZ;fbv2wH;?XVG29<AATy@WIE3MBu6hc35$gy@B47HN}_!-
z5Y{vn5Z2?gj1Ak`=}<o}jSZXH>3EZClTkw8?|KB<)Sd?i@4%raELP5?gvW5Ibm+JQ
zb%OAA8y)H*N`b9Up%W((Ah1PLK)Y#FE^L;2Z6CG|8$u;+w}^^k*I)Ud^u3M|kdX~x
zs&XzSNP{hev&Ru{95k3cs1QHy#JdAS52*!&99`XO+vymD6FCtYZ9T_~)b6%+NA0d{
zw>urhzO9|LdlDz26ZphQ>FIb)3v1iycv}gL?ru8X(}KU7jt{kv(oF~LIV__wwVMw9
zmO(f71900e5?<R*2ezbe46ar4fdcoTiNfDaVSGZ7(#=Mfsdt-W>gnbi1c=}?jfDhG
zQ<u@;CbFHp2Bs@Io^DCwDn}Z2^P=_R1J%}1r4PhaAIN1Qrm={?S=`6iQ0(Qb9*U`$
z<CxmLJQ7p9mq%i%YY(KNlFRKe<%=Ct9{KHm%J1drnDTpNupRxw&d1!|SG?WuVz;AN
z?cNXKV|MJboJM0PQntrI4|QTh^iU_pMh~?fC8_A%WJlWF_IN?w_Gqz;W_PzeQXnKo
z2?RYtWTDzuW$cNHg{m0+rVfwGg`JNk|Er$oVx#Av%Yc>#!ogRC=Hhe%P7L8|+v&Io
zCr0eGY6w$sDE!@glXwVXT1Jbzn~r8J_`B)2M++(4bTAtPOYNqE&k`}f2y>Nl0YN)Y
zB&g4S8K=9u>EQDi%v%D@!%X8uu6;@9H8q9l;C-xWJ32;b!QV~C(OO99rem%aQoHG>
z!ilCQG%M#KLMu*H9XhzIqMVM^u;;`?Y2eR)>VSh99&9_d4z8$#p}O35g;DPF+F4J2
z%Fi@T_z7T#cJ4vdTq@h+39JuFU{}kFp9iaP0kmu8hm=381sYaw0ZwYh4Wfq9avhy@
zyh%BaCvZ-nU<5Azrg6MoLpV`db*OsTf<hEf4!ixm#+8V#`$Cs=F=3EObRK~PHI2oD
zv06)DVWA~V)mp+lttIHbnMYWswFKQA^9Z^&ixX8?Y*)c9lU-K9__F8F??bm1-s^B;
zyb<K8eX+V~vm=AJh4FtjV8c4B54onA0B@pQQjHB4w{J2XKGeR0GZgn}G8lup4{>6l
z!h)@$Xb&ne@~}jx9JG=OH_qOvP{*5vgkF`X`?t{j4kwCFkeh`M+vxZZXV7R;#ebzu
z6`v|jAG=nfriynBsMTNEbgjgP+ADD)U-8l9r0!ard)11{8*uih6&38jUfELhBZper
zm@4-3-fc|nJve)phB^-Hgnk3duP(4$BYU+1+I_#rB>3pd;XFbV4TjaVkhl;h+L^$+
z5vqAJvR11J7vjX?xzO8a4Cto7D;%!W3%%n8#BWj=kA<3v6Uh;H0guPCi-y}JIz1ks
ztT}P7_!`6{;%g6bn(ZwZ-fgcsNydg-+Bdn9KKpDyHy58<aGJ&v0v905Xf?YNE720J
zL>virGF5PMg+wx+v`I3Qzk?I&DB(h!Scc7RI`nK^$X;bf*~#pI`!$?c)d+7Y=X}CH
za9YM`W;Y%Bo@zd?k^FocmMg+goR-mGcGIDru^96RyqEGA4Mu)m{I<$v<i|VQ&f9J<
z;&`0JI8k(h+^^1tQyr>F;j&TG%0P#!0+T0lo?|&**G>ngCHl~wo#;c1VN7~Hmf{p-
zBqFB~BE8Z^2WJB!*^@%)?M726+ru1z?2(O>F`|*Oz3Qo0b{Tt@nR=8iez4qJ%<QF-
z?)PwFNhZ9nobw1rBPlM_fI{V*M_8w|gbTHn@JFpBJf^h-eW_nen28e?ZvsExha$hw
zMn{d(&m-)x^>lE7LwLI_?9!rG>OhEn98T@N>giTRJD$LYa~M~Ixmru0g%h-d&00(7
z)LOzGttGsmwS+umjH@R>SNR0OY^6Pcz!x&Am*{9y`gsJY@+)nLDxa{wDx*R6I*^1q
z_Ep&oRlX&Je!8fHWm-#EuC;_4w3cv_))M&M0BZ!{J*_3^8ZIGRf)myHOB)^QaiZ-A
z>^!C4UtKWjdmV_Sj(yeS5S94}ggjjiLY>wU8nl*hm(~(~t+fQdD%%MJUHo|ju6L$!
zQexSgm*|F*_E&V45-H-~-7sg5Y0M{#g;ovgBqTc(rxNHmS>-d|P7&b|Tpc<g<+ODF
zCK6r9L{CQu6p?V2axNeoq7pobuuVA^5_EOu6K+%5;|Y2q#aCjicsgr)RX}oX-5tz&
zCr*rH0<*{3$-93)-S;9Ss`N@5>&NC(LZTgyPqgFWL_0d}IeXk)GR2p0B9XteEktUJ
zg4G79`0*TEBUP;zE{TU&WP6+H*GIGVx0U)=2!C@pDyn~t<fshdwdb=2XmBJ3Bd-I_
z!zmx>XJI+TUFOH3pt|cvSmyKv8*=|i%7C6!0o8RCH7zS*2R_a8bwACdx0RvW{xb{*
zczb1d)Ht(VxA02Hld;BQW_vP*dCVM7zzgt(JQ)QZ%R9uA0q=l!NV>;L_XN_@(>;Tr
zFs+t|r@z%N;z=6k>7VTh=6MELEt45A6G5!7Cx}p%cep1>;ZXRPo{%+YW+Y<$#<<0k
zVST4P;_-N`oQTRHZ8C(Tw3B+BZ(1*BZYDxlr<<PS5gs374D}>?&6ytG!QKfdT4tsv
z1=$RWcu=qulx@5x#X220V#p9ra43XT5s%M1EJKybhe~Cra%NfwO}45cR!ScJP|7|t
z5%jM1yhD!~4Cz6G^|Izfbm{?bK5}6pGDa}@JYop{kMe{DvjJF%$d}cm9FsrL6B>wk
zxhOr`I^|GLM(&r5zIUc6$4GLjDRdDdOkT?Xm6^)wpD48_bZ9(LmK~}0VY&ag(ofCv
z1g)89JZmh=jCMtXu<Svvb*#C5^2|JRpLJA3cN;otawS5ebDGiLUNg@wlCCgXbFwFd
z@ztwmCVv^tF`hofC`W6ar_V?fs+!{hgM)R&KvUHXS~U@jJ+GCW=NaHNhYa>)4)F{a
z49yTvCJH`)gKdnegL0x6w)RAhTaQ22lWeVPk63>*7&O=8hmx4=wa#xh^H^U@k+o(s
z25g2WWsoNcgLn{hV>yC3InMXyd6FZMb36g-jkdfckw_#j4~4S4))lC{o_tn-1DMk<
zCogXaQ(WoCc!efyCZuCB^>m2Or^y~)wzn9=kux22){`k{C83e^3>qmNPz*&~WuA4q
z?uGQ3p8m`SP=wspup5SFP^acYe;JxXlnM=+=h<5|6LE&94zEGA(YRSNt$?YfX{Z=}
z6PX<1PL}>rc{s;O3!BjDgMLF%R14pQm8K6?oycB|d?y<@50!YeE#gVDFji8m#>n8o
zgY#6wzk;PD1q~dqeuyMetf$aT9&bL<4OrJggI0b4i$gyzmb+|Ezv29!So3mKqkFuw
zJ!y!66)TNv5tlZ~9*hhJGQV7va4R|!33K^^3|A6I9U}}?eU_Z-$r$KKQxV`1gvVIj
znR}~HSS;n%pA9sib$44c>d=4&vl{avc<5=GvMs;1w6(q=R%evf*OkUvvEje0ab;7l
z&sdc<j-LdEgv3|D;@`2NQEO>Ud1X`e=`o|UvZjo2@j0`)dN3H2gU_HD>c&_ZJ_S`<
z-dGc>17i<$MMo@M)D&xMT3S(4R$JCMHh*bledDR)mKMz^nNd=Dn8u~WCG(cfYpg#d
zR?*zF^w^>z#rIR+f-EZ=>YGZ5b;z%xzW&r|<Rf2D`__L}k6Z_<SCp+`%QcY(f+Q~q
z8icC)md5y(wG>5y(Tgadwi^9eUE9#o7%OdPM&P<wYjY)%E2~?<p47>fo@yj0ZF=@-
zSyM%Gb#1J)yalmJo1!yjPs5N{fwnG<6V8;DYPHP`fgY)D#W1R@<TrUrW3{oym9e@C
z)PnVCidAUG8dWjeG@^ucD~z%V*eT#&KK~W)-#DA~0^_H#xqfv;lZ=_t(p6<OE$HWl
z!%z_D;fpY~Z*6&EcvV!Dv5AmxEwgKCsU54vZ)s%<GsaM4!gfpyNDO?0h|}F5^(vIF
zzPw4b{Ui>xikkW+WM0~|qIyMjU3Ih3T-H#em_wQ&8>K7DYHQ2XB!SD(vYa9fC3+^5
zmobUT##pSTx(R7&l8@3wv+L_tBI(K%VB<ntt*XX+SzV#(XBV=vx`w$|)Wpi_S{m%Y
zrK>QBs_T)x%r=%Z!Ik0Qd8x9erD_$#P<_9mz6H%@l+He`XjbV$RayO2!qtt{n5JLw
zJ7UbfSVQ#ftPt%OO;z=c&5Ajyp`@`wXQ~#B(k2WoE-AR}Eo&}AsnO=;XvUiQa(sKx
zF?unA^9}q1DGJNJCZ_sU+NwGhL-A|sE6QpTBUXQX4Z%5BRp-^kR`2Jts7}t6idD@R
zLukvgRyEjbCX6prb6`L9G)l{BPSr~vN~Ve-bE?O5LLfCz>ePT*jWVH^8mcfBX2<GQ
zHe;l%XsR!*!sJ9(G!%1Sutuk1%&ltX6pW`P<2tb(tc*3I^<wN>qqJ-Vzqr@L7<TGx
zPfi(oXvK$1X_NM7YQ`u#wX~*84aailv`~$TxRrJ4lF;MhoEX6v*1B`!rAv(TBCb%C
zb<JxUVwkF`h3t`r^?_s5`3*X?E*Ygrry*8RU0EGlp*u8&6`~Rs5_MTY?^idKR<xEG
z4Mp`aEHX$}ePWP{n(*Y<(U3m;(0(>;Rb6da4XT4Y*f<6*B}YU?@;b4wzP_d@f@@D?
zN@HzgT5Wl3#fsR92rfDmv8JZ_#-_-m(FJ4kCyhRB{OH=UQ|cQJjwoup2$lH-`QsuZ
z8)KM~O|gR`CxJ$9^rX?{C{RUJq%pRtnlm#}Fk#}@iQ`W;X!_#he;MicUC*EOQ$iW%
zdCqr#$NH}85_4K;*t)<4{tJB<d8dS~GN&Ahz-6(ra#*(wfzvagWb_=vo8p@jFw@)_
zW~LdovdsSG0CSLjg5XFSKP=;i+xY8eaRCmCPYWD}B@ZBMm4y(_!@{Ep?q^OMZsY%B
z?>*qGsL%cXnNxPp*~V7RQun|Dq6pFil+MBdDN0ooWoZk$N|OaeET9oJR(2N^c2SH`
zuRY$_jV4%QY=PL4m>6SAkEY!ez48C~JoA}zW*4x<-@WGknb)3uf1huk?|f&@oSEl&
zzFi@Fm~K_+>0+5j87vdV^PAunHVe>9OxP?&gEF-80^9!!|1ca+e=9_wpD%!vhvUOh
z;xQ`bqnZ6&4B(}(wQHEAxVq!av%^-slqctYN_x+osCf5Vw3AcnJ@cmgp=3T3rkqD2
zozG1vcb3d2eUyht9wRv=dAj6dB`=V?R5G9DvHT{<7faqExmogcl5drKmt;PPWBF$!
zza;s`lKDuQ>A#lDr?!;;A^8N%AIghJ>>nS#Q(h~XPo^nT?~>_TByW>kfWyM{QWEK1
zCHIibx4cXrBAM@ZDNmBTUh*c%oTc<b!E-hQjZNrX8q35EBo#qP=&>ED_yOW*F(pnB
zX-2{N7Kk-sy|_U<SG+>pDqbhvE<PlFN8BU6D!wJYCz@X#?hnSD{V=~gAm<5X&JS{t
zXnuJhpC|cp(fslt-u&`_=9dS2Md^GX%X-W&4`_aQKr^5N%`XpVetAG1cjh<0Jm4nD
z=9dSu`Q-u4FAw;z(w`H5BAQ<wq?=zJ(ERd%=9dQ?hU*gBF~2<ETFJCHV7&R|0e4F_
zzdVr5FAtc9`N4eVmj^sVviaqK%=yIh^F{N^1KIrYfV&iLet96jF4_F@K>kqj5L|0m
z&jfLfSR<|zH;Y$_H;VU)Pl_*#?}&d9%`XqyF~2;Z`Q-u4FAv+tiNJoCUmno>@_^=-
z2Q<Gtp!wwi%`XpVetAIi%LAHU9?<;qfaaG6G`~Ec`Q-u4FAr#bc|h~a1LosVH~V3J
zdBDDs%`Xq+X_Cz^4`gbCGr#%e0WXtmet969UmkFm;>|A)Wb?}dnqMB!{PKWhG*bf2
zFAr#bc|h~a1DanR(ERd%=9dRFzdWG%<pIqv4`_aQK=aE3nqMB!{PKY2mj^VzJmAH+
z7P0+ZBK@*cenb3&7{S*i<MT-z<07$)#OGkKuQ-rI{!x<0i4zq+OER_QS^h-D*GgV4
znx7ujbGGDj#S2KpH%h)rY*D=V=|R~1^nm842l*dXzFp#zB;xl-ep&pn;@_40Yw_>m
ze~Tep$XULCL|n0$P<*B2gTzA>KTPrnaf*11IGaSh3nVWQ>lD9E@)_beioaO$<zkcK
zcS`=cc(-`J_+9Z?@ip;h;(Ows#4x_2xWCzALhK~=5f2kbi&Y}NHf$c@vSdWHM&1{3
zewB;%>I!lX$-PCIlrY~|agsPyq;(0?&k#3>=Zg*EmE!f{P2%0+{o)hi(<0v*vi_IE
z--&+^c|XPULXm4%QSK&=5P3hv_<3TrNJALLUn%Yod7s4iTf{rW`^1ODN5v<_7es0;
zu>6n2pNhPXV*D?~KZt)3|0&`DpXF;OmWUli{z_my2Z?>e!QwD+tT;hDTAV4)6RSnq
z0I}W;A}x$5Zx$~VdH=?Eng@~gJr2Go`Bm`^@okY7Kg|E0NG&zW{QW^j`MnL&8k6L!
zX0p9lAy$f9vW)3ea3_a~!^QC;&0U#3L!2Yd7Z-`Ah^s_uV6hxmV<GK61H4f37ICZi
zHStFAo8o=q<KlP4H^jHa--z#tG*oB1T=9+Mk}71bX!k3Sr%IkB9w#mrSBslP8X>cu
zYsKqDE@#B}Z;6kK-xc2w-xfa-!zjaYR6HiBTtyBQhl}IHlz6;&lDJx2D_$tlj-K^h
zD_$?&E#5DFTYOA>R{XyBL-8k~-A^I>E6EYwFCiQgX}?B!vd9(dC?6*-5o^VD;u+$3
z;sxRrVw1Q-yiTOOH|xJcyhnUM{Eqmz_>B01_^QbDomkJC;=AJS#6O6(h8gnxQ*t&9
z+#%<RrDD0rC1#l3Q|u=W6ps)`isMDvOtT!<bs^`7CyEP1ng%l6mQezmC0{GvDBdF4
zeJAqWC;1WaQSoW<Iq^mDRq=K4P4V~QA4NXiV1FWFvDjX;`&p!SliXW8R2(D@6-SBV
zM7z&L`BNp^{VwElC0`_7DmIB%i*`SZ{MSpqMZ812M|?p1j`+CvjQE21viKwM4e@R9
zH{yHZe~JGPUEXJ-KT(k;oRp`CGes`l#Q17)v3Q!eLEIv46>k>pz8&QsmHebgYhu>>
zW6_p@gZxLyTy%};IbxAmCUzCOi-(Ixh*QPs;!^Qs@f`6y@oLd*d(rOglJ6297r!h1
zSbSalv-meLkN3l<r%>!6_7?3vAL;WXFA|rEE5$Y98KT|yqugf6Ulq5ATg9)5H;Vr$
z-YY&LJ}N#fJ}1&pm;G-ib`mSZ!^A=2k>V(EqG<Q=sAs0+W5q?{Qt>o#gLtmES+x6i
z)YB+=yLgRwi+G24kNAN29r1DTIdQl6s%ZE5Xy;AI?}~Q6k9fP^2mhh?e~NM5$0I&p
zEE7A3v~gzo;o=B!j7WoLrY{%QitEL5#m(ZS;ui55@oVBO;vM3B;zQ!2;*;VF;t#~v
z#Gi@pioX{BDt;i+Hk<wLFOCq$h!e#r;!N>a@g#AfSSv0U>&4T>bHww+uZow6Tg7eS
zPVwvFt>T^H{o=R8$Hb?^?~5;rKNepXX@<`IFBf}=y~V@CLE@3(C~<;#lsH|SEzT3G
z#iioO;;G^~@howZc%gWS*eG5lUL$@@yj8qYyjOfsd`x^wd|uom(gL635fzKXGO@Fm
z6b};nhy%qT;z)6<I7yr;&JvFk=ZlNPI&p=#R$MQhD{dAq6}O1n#cM=56X5=RUwlpc
znfR{wYw-`_U&IeZKJaEe*<!9(EVdWBh~32A;-TUoai};-948(nP7`N~b45BrU_Um9
z=Zc%f%f&{qMcgUgB;G1MD}G;mMf|b&bMYPVx8nQaU&Rl^5F9A5e_3L_SR`^mQl@tn
zE5(CEI&fh6WO0T#M_ee@h%3c4;+f(`@dEK;u|d32+#y~k(pd!CzhB%XJ|WU^1k+y=
z-xS{!=|qC*ABc1yLAg+*^9ag4Mf^-~Lb#X0G_!cXh@XMRk@_8vS2#`xnf&KVPQUsy
zR;*pP2*mqpW33<hY<{KxPq>t}cd&TW<8VB=4fc@!k72Z}8~!sNe*W9mHXqZt9fS{V
z!9Ouyf8=S~?sObqf8%lFb|^kL%+45mxb;2~@9a>pJ;Kbx58IoGkKYFbo%2!GG5GHG
zH$UxYL<H-5054@@_>IN-I0k-wo^708T24>=!9cWM-|9e^x&Mv{HyCr&-~4>b5fN;6
z*Em?@V6L-W#{2Ekw%sp-pwqXv<0Ki-=BJ$rIapsIYzKHQus+=4rt51&*e`>iGY$1I
zpTGHOmm?xrUouc1htcof4G8;XSjS1IZ!`~pHb3n;$ie#hqdsP1|L_%>uJ0~{S*AZe
z+;$+qX951kG=9D%`uVOJx^JJ-Pb(i_TOJG@NB9EB{owWlKEeJC3+yispTEB^BaAt}
z8nA5=>f@aBH-CT0!1Qp|BHsc;CJ^t}SBNm%^v@v#otNMzX%++8{QB^<&??^~^zR)%
z6X@qVY~auVgQ2hMZ)u;>hbNQ$Ez<ixpnv}%Lxv=iM+_O}MI=Ajr}QtoS%a;7O0T{*
z;<%g6TaY!Wi*tS|($X8=W=|-`EbB(EuQdx+Ke8)D-@BLbca{~8xZA<JQ8*!|SVZf8
z@RfQ!b|&P;e#J+Np(x*sh6|88bVP^A$Que}^CfJ!AETy~(}fg#rTz_N!uD`D?JM=S
zXb-+px3aca_Ib#c@s-NQ!(ke@z(49Jq=bLYDi1B0!SE|=v480j)*OrQ32XRh{A=wi
zl`mS|@NJ0qeWlVnmhUT-9!&Q3mCA>`zOU4m(RkWdDra$D^fUKTw(sP{qF;~Cft=6B
zo6#HPvC+xrRV?T$bug3VE0s>7_V$$uYf<@1y&fUoSLzPrP5VkU|9S(o(7aOw<<0DY
zYB7?3J6Z_%O6BABfUneSoSC21SL)-aBJC^n66|EaS89}fJW}pYBl*uVHRCIF8(Yix
zO1%Q38Ss_5hGNE7Y92FZe5JPMeq?;5@-b=9S1Q#>GQLt*a4$2yQgKY2ps&<R*~_El
z8+B7CpQd&n>nn8|x|Z>kYU7>pmAZmG%lJxN$I3FkQrWT3;43wW%F@14`R*q><100f
zyAkx2%2`)98YMo5uT+=ad@zoyE?mXs<^Pl7LlXD$m3llolJS+wcT53asduw%##bue
zbOd~*{*1$u@s)Zi58UVUm3k-J&G<?^idF5`S87l8D&s3PMKR+mwI|0i<16(f_BrD#
zbt3zm@s+xmsqbi3FL6rU%_w~cCXp=wU$z3>Dx=f8GRDIj+TloQ$Mp91prU}U)W5Ud
zMIrxkkSJuQ0=`nItP=E<y491@zEW#hKHw|0BljZUE0xM6L0_qBC<lC{UdJ5?_)6Wt
z^nkC_F-#BmN;Ti8r}_OIpWw@d?0~P-?=gSCS1Mn|1%0KCq8#v*`cLK$_)6t@)yh{Y
zJtnpCl{%U&27RTz&p8nEmHILx{&#()@;vN=drrIhhnyVB!+jaO>&s#GeWkX?9%X!`
z+O;I$E0q@cL0_o{vFQGMrQ&uo=qr_31HMv+VFCtyrCviBzEbTw7-|hU4Dj`Yy4_)S
z_NGvFFWk^1{=uvPU#X{44){tP#9jt`r7q%83iwLBfyX`IE0vy7g1%DMGk?HW>O7_g
ze5Gz?dcarei)=68E0sz}t$d}@YkDhRskgGnL0_qS58cXF>RFsOL0_qSgWbwkY9EYG
zD_^PjsnXh4YMA~0f_$Z3#9avZN<EbO`1yRL@~V^em3j>8*{`ous`GtOzEa;|vl(Bh
zPxBBQ7Vgp?glDHn#9mRyB119GUHMuy>K=>%jhz?D+JKi36?|j5F-g5ZC&^2yo4f`U
z!dGf%>_Na+D&HW-uW(CtB4a!Hx`cn!M<cnfAe6Wgb;KW!lr|wPROux6mOK7Lq?n2H
zh)Va`@h2n2KQTGh%FSwa2Nr%R66GtEZtgwo!jV+3^_-ZIF5hN!hhNm;NrrkMDv3`e
zn{`JNv(>ry%w!y!az_@irAr`hW*ocYjw)hrz76>Se0sdbvZKvUYN)~KNu6n~W!B4`
z9$JV0GhAFvqLDXI<RI7m6EgG7KP0!v?O9Ng8!qTnFej_Xo#_^$!B7t;H+K{waTnSi
zcinL5m`g8@xcOBIezQf}Ars@WN|1#LOxen79w9N<2{$*_D@qrTcvTRrDaUn>Dq(zX
zH|MC5!_e2fl2-ZgN+FY<{v`|8AP!b9<i{OLi5o5m)?Xxll-5(`FSZ=fOb<%R9O_?{
zmbnMzd2N?Pt*(CuZ<}f7n%F<zx#rcLbItB@u4#KN2bq;}t{IH;9d3GY7@?kDJ<r7i
z7=YpIbum<MLpcrO5PeWTXLR0(ybH$^cn1J;i5pKT-`!?!FI>p@)*H&>S18{<+N6e0
zf+T{>A94QVPUq>?X5;M#97GUZ@Cm_Z9O)OCv5z8rTtE+mnIf@Zk(v7_!mh%j43V_p
z9D<ER*{@1m4!mt&UJ{rsxCP}+7?-f8cznQ10&HDigOIF|oy&>C%#I~(+;Sq!&rXCD
z%ZbR;cjc;;HGOGva-vzhoG3pJ|1W$;$j<C2&yz&Z!UFcFrw$qb(+XUn|7YAIj99d;
zZu#22bu0P6fnQ%vlxLO`9u0%sQdra$!k)Q1Y;$3!Z#KG>w6a|fgW%r%q60@n!^xx>
z-j+o3i=u9~5FWg^LHjPx8Y*py88DOd%;4IX{k1i7{G5if`!V$Vw>Ondn;r*DzkFLa
z*)_K@_M{0RjZrfrLbJ72#%*RKma*0G<{)hS%y^UKWr0fz#@1HTz9q7(>#Pk{?^{O8
zf{k`*G#T}K>KT0cwuEU5Ti;|(R)A^K+Pw^8TbWk-_IjRew3$G9w!@yWW!lEow~dq4
zbQ}9s8EvO6g=u=3u|u?dlEEhGF_UZ=Puf1WG6}5qOjkYY$9<R#%2d>|&|L}JPqR91
zWr8d_XtNPb8>`BYQl^r=k)UU|nz0nM{`ey)J7^xm6*QXlEPrV<=^OQOkj;kHE(3Kd
ztF?BwXJ;KS-93FVt&e4$i}A2APVcuFYWh~cG(N5N?Qb&%v0fj|9NIJ5^bC%DyXv4p
zuPm??<r#9z<}qmY40}nLRqJ%Xo}~?j_iJA1&q5h+`^K-Hi6^eU91hRa5|;MsIGep8
z&sd>)#+Ct--L!qa=L#TTj&0LEJ;O66naps}9IE$+)3cBM^hU_(Zwrl0E8|w*dfYcl
zUAb<>?1iggM(UZ($_BfYL9IVBX{*`2jgtcw)_!g?N!GN1QR}*T*t60|)wiI><nyfi
zgQmF|L+-S#YTEjkX40};51P$lpios^{Sun)wy}Vgu{!-Wq|Ielw6g9sBYHa#I0OH8
zOk(%4i7n?htv24ojV&lVKe9P|0W4yjFOv-{UKa+oh`lfBk&a2<t6I#L(dN~=r}yr!
zY17&#-FLlb%$%6%bILPrZJXd|qQlk>b<m~~KTz!*KObb%Hj?ke$TG15iNu~HUQ!;a
z_(9^4;%IT2$lu$nXMtEF){7g&bHyvft>Sg!?czh?cf>v7tKwVYd!pG+a({3u%6^#b
zBxtsipxI7>eAvQtvz-L-!_8!~orG+*lc3p7f@V7jn(ZWLwv(XQPJ(7T37YLBXttA}
z*-nCsaC^%3%ytsw4<5>9I|-WYBxtsi;KNEcn+wQ%9L@Y@I|=f&9c8nf1kH95G}}qg
zY$rjpodmz4{AN1|*=#34vz-LZb`s<pLe^`xlc3p7f@V7jnk@oowv(XQPJ(7T3GPyP
zvz>%&wv(XQPJ(7T37YLBH~~*l*xnqmMqDRu7Wr6*`EC^N6`vGe7T*#7BAV?a%9Zhn
z3~08KARk*&Hrq*Xj%2f)glx8xpxI7>W;+R*?IdWnlc3p7f@V7jn(ZWLwv(XQPJ*Vx
z4w~&GXttA}*-nD_F|R+SYYw@u<dNbu@g#ADXu9Ocf0<;{6^CrLli)7Jo9!fIvz-LZ
zb`mt(NziO3L9?9%&2|zr9c<8SCqc8F1kH95G}}qgY$rjpodnHx5?q957#wG_odnHx
z5;WUM&}=6`vz-KQQvUnIr^L5Jv!O)3zf;CB=4v;ji-%evgiFP8u?va(raO)FLlr+j
z@gpRU5ho~qy5!m7@rpN_O0;J-lkB(Rarv=+@LPrbvFj?xM<tYdiHC>-#KT4EQ83>a
zk<TtEpC~RCmx-%HyRIVNC6euW3i&F@&EoaqO(LIpvi`@!?}^WgFNr@CaeCkderA6l
zT6uqe?Rtm$_?=5zOWq@}{(n^`Oh4=T!GA};B{hrIE%UsMD7<jdB6#p{0;%*L5)c>S
zmTnomn*^fvj#*x}5>9ly+Ho`L^jo}Y#R_^(36xs8X5k8C8as1ZzlCepuBltJZY`?)
z^jjxn#aE1d@3Pcj{tIllyxZ0d|CtY$Yuno9V;Z-E@WJ8u#C-jcr)|5v5$A6_e%$!|
zPW_oN_;B0S(W{?N2bqT-wl@VIzYhr7{A|EE;BS7~L_`GZyAJhH2aWY{F8TExhp=A;
zLFad<i}sHG=BL#m!Vfd86zAS={7iwg8ia%GzFz_RYs9f##{2EAM>tsDN2o7}IDhlg
z)*>QU-|nP$4zND%wqM^R2>WFabSiKT@Z9$|KkY(91nYYvnW-<R3w90i`DIuKb->Tx
z$GA}cCs^P6$;@#>k#zrVL74S%K5)Cc2;WUS5Zai=&po1_Zw^l6)0Bts^F6AtpY$B^
zaSr(#$A#M?_yqg+w`692OOWP|-wOz1&aVb+`&*m(*e*9RFbqx)+^CL0Bz3{~4wm(C
z+}Wmo4k73)!TcM@fHuEA3`47Yv2M6$@iT#bKInoC`YgI&&<Q&nDq+|@Sr=?Ur8W2|
zbir_UEnP4tx%v_4f^B>Ulh7NFh<hul$$JbEzckuz&;|Pzb_Tj&4H%>Fc4P|;Ew4g0
z=!NkuWtcAsp%-?nMP*OJ=s_2Zm4`24=Cm%Dnc>EwW-T4dZbJ5qE?5pqg>OVV;baN*
zS;8Y&Uh8IWK?50GFy48FX<FM_7woIZ<c9es!Pf=54Kcnh7_}7k)&=7-3BE2^g5g_A
zXd~{u{oki9*tx7TqYD<snGn<k`!k!DF4!AP+iTtIhfsmHZgw}M`?_GaVQ<sAVDBT#
ze%H-j&cuPan>pB(vHT_!4CsPg#yUUay4kd<PV0iv#66%3_8qpC(FJ>vsTp0cVc8Hf
zx?tJZ`G79i%cwV?3)aZ4Wpu&5&CD5Hu)i`jux|F7Xepx$b|&|7|GHqgEF91UGnJf=
zTQ|E9jc0VhY`inNV12pI8C|fiu<eX47(4bEbitlROKDxO=UMiXbirse{W)~O;_PN-
z-Rv<O{Qa(*eKI?e(FHSooXon}e_>S_U9cBeRc77n?HrzrE?5!gz~|Hj<8R}DF4(Vl
z8276S)|b7?=z`IO`~G#ocCpVHU9fESIim~q6jMK!E*LG(1G-=|Fc0d2m9tX;T`*IH
z3ap#`buT@w3)Y+EKSmd9JktZ~W)Gws&;={!NfgipJCf-EU9j`GqXAv857>S{7i<s@
zUO*SDj`am}!FsWLVBPGgEFaJXyNUS&x?nu7TIqr<U<JW-vtQvc4(ftYXSkIv7@c8!
z$#uc_Od_odMkD=<E|^_Q0=i%+4nSbt>|e0xr_%*HlLs@P3-)WuW8LB(;Gl&nvl3LP
z`IPHs)8Rl+7wo@SRX`VP9eWwj1q*Rr1a!enJ2apRR><;!b+hRJAgBx0iRl4dFggSX
z>VnmC6au<n-(vrQ>t@%nLzjgLQ@9-qS6<{M4rY#^E|{qY2iMKMjPoX_3w9zWYjE9c
z{#0(I3pRxj!F985W52#2T`=BJ26e%{$vyadx?sHOq;<jGV?F!T1*^v>d{Me!JK1bT
z7i=OM4(fu<z#c+3e*(t2>kuTi(FLRTi;c+&q&mrS*sY}b@o>8E=R-ypteaOXzTOSf
z-aXj|`JD<r2HaS|hluA?yoi3BU2!hLXI0R3$(a>9F+Dao+4lnRO>UG5WZ6T|Q2b)I
zg!h&0b|VHVW%oyN`5Y%viWcJ!MoOufLY1<es3rbTq}U$vK&7k;=4bp{k>X0;6jxHE
zj1@#9KV`+gVJi<uqEz4N?mmgC+@tec_LZCeo7kn(s!FJp9g}3J7m||r^kCEO^kTL=
z7au<6?!o5V8AWXE63Ckw$1b@ui`XMRVtD|co+q&EEMKjx7u|%oa|*2GgSsNaYslQ&
zbj*7DI%aeMcChQNLDn&-5uH4sV}_rL{|-845qDHBb^5#|oT;3bS<~6n&W<YaR&|!*
z8I{bqGV}hG%(Ctuhk4Mml`<M;1ebJ9YZZ3JggGdqiPk%yiFWW8q>0uYQx%$M1kaW)
zjV7AcuQ`6d{zXkR{t`Q&iMDLzy5w5(x{Oze|7MzK0}lUEXrjG{FYs_lxB^S@WQ7;F
z&_@end5bn0X(u2i+$-5iC#@q^f>_UWCAw3Qt$i{C|IeRAIStRKtEY{fJ*j%uoT{n`
zvu5q(r2c@m+Nza(p<T8Xj=$@ZeV0<DFD(Za%8+`FDH_R<{l{yoK_kZe@_&-n+W(l6
z+NlE$NAJ^$Jida}7pkg8Js@v2f{)i#`)mqAb`t;lsJErhx!DtD&8|+3J!<NlnG?*D
zI9F0x2mK|yn1ZYOPow{qQQq*?tp*&PUL53;mEzJ}nL6R<iMR?(m^t&9nb1Por>a~!
z^Q@zeo;YXfSY*tsd(ldHE}iq}u}2?ubSk4|__>tm(zT79IdRUk2}jTNyJ?Fre7ThC
z{$HuprN>~_Q725Oo_5qMT(qku`OA$^36e`A1Qvey-`9=vC$qQ6%x6}S%gk)P*5$0u
z=**=xUjJ_?&ruH`xSj-FYo#~dMIX?e<Lx%zd}g+=d9et}d`p+v!shiMDD%x<W(z}$
z4X^v~W5xTW@+oxZ?CWM<x^tMMU%2kvF!YN$DJgM^c)YkktP$(Q4dS`t72;O$I`MY#
zA@P9joHyPFbmzQrIG{V{jl=&H-MQ^}7{u$zPVq+ZHt|2j`^87ZC&WGC??lt7Lw&YB
z0eA?WEwTP#;&>7db0>*YNtCS?7mKDVhjR6jPZ!T35r3iNOGNWSig;Uh0QK!u{0+)~
zx44T$`>#uWQ^e)2l};MJdzp{=AY?D`5OIKbKnKr^+WIZ3m!ce<we{QUW-Xu%XDfak
z(80s}p-voLEZDX`T|Mej@m>TEacyHh|9t}^@POYo>Q4oArJjb;AnT{D8T0T%c?v$P
z&)=x-^DCSK{^qAmL`1N@-KcLH&I8uRzWDXE)xn#96K5J8gZi6aUmYU+Fw+`wuKvc)
z6iBN<IM{A&w@;^ocQzE(lKZG{ZJYWg;ZZNoY3>Ji+ux5%5DxZ_eo2|n-~6--5fSX)
z+(3OFr-OF~>brU$<I+|KuNL+B#|=f&{ksKW_JQ+(+j!izj>9`7e`6Xy_lSPJ3!vk6
znx9E&%=f6me$t1?$2sJ092ahFb?{aP_7|@w(*1h@Va(;#EW@ogZlZ(ru}yAdU>Ka)
z$TtR&pQMAg74vVP)!_Z}>ualnw+a2*j}G49pG61nh#^CUnF`*g(82pjH|tXy9lS0W
zn@G!f3r^_jZkkz+b2jaXZ7&~eR0^6B*f~EKT7iVn!3loJU?KP0AcfsnM;x1QC^`}d
z(R-Wp?!uw${x|~RNVE$EIAlg4p59$Jl3m1<So9j!(8>oJ(tgM6m!YC?Y4O2mDMY&y
z>D`4~#`iZLY~fhMR<Ec>U9I)*{(-KzA)19q?=I90#eBWHGZDYH-rWl3zB%vrXfXZ{
zG?>=A<16~U=;vNO*#3xC0(y6g*u<^T57=X<{Do?m?CITw?qY?l_3kim{ZYd7?n0Xp
z^7ZZ>Mc%aD-7!qqpAWX5qJ@Co-K{7X(7XEsi+)DEyI-P;wB8*Z<OTHZ4rhHCy}QSm
zn$f#6Rl1Dc-8~r1fZpBJ6f-{9OxGi$cV}*~GJ1D2a6J#|-F<|XGJ1E7+{^vz-K}CT
z1A2F+qV;ilcaNZJ8NE9j?~L9ZR~rfF-8HlAjNTnP_8Ii<sGE@1yL*IXKSuA4v#yYf
zpnML!JKApr^zJG-`1{qnYvY40pJg+8cR!?<(YvFHYe4U=9S1w3cXtX8+~?H0yPxBc
z@xeBTRqa>rZZdn7(Yrf^;(mRwnZj8{?~V&E2K4UCJ<{jWyQ5p8fZpA~9E*StHX6?b
z_3m5_T|n>7e4s50rS<N%vtJ*hcL#r(t@Q4`PC1}=_ay5N=-rv#P(bglhUo#lyVu#j
zfZm;{=?3)fe$V^?y}LN&fZp9=mJjIN9mf6y^zL|GwbHw*Vnk5y&h)2(dUs{4GU$UX
zhhzG`>w}HwVbBK~<)9C?`P^;a2OIB1GkSM+EeYt|(X273cQ=<sKb_v)Z<#fqcXt#A
zCZKn>i86e!9cy1c@WIBwo46g@+Xvg*%o^~)HivRR?`|%88PK~sk!NB+@9uj%NCCY&
z>Ockc?x^My)VsTs=>fgFjZ6>tVEY@}3+UZdFg>VuH<cNJdUspd<DlLhZAn`BVB5@#
zNl@>uo;iYgcYQEEt@Q4WWJFN!ZZP}(1?k=0!CeUWV56_T&#8B3&d{z5<?`TmI)e4=
zSMP2SM&XOnyDQ_EXY}sANinT=7mh@Ji9N*q81);wehrCHm-mQiA8g-8)W#(3C!FMI
z>{jvx3@?1JWnm98dUx3;BVT;8YaY*hA8dEX2itn4eIuhV*Bdp&?~0h$Gx}hom23Pz
zBjy>+Q<$R;UNmwQ{%2<~^EZ7TY-5qt9q##H>x@2eOZ#9OQE@hYi1k8L5}!&o>yB)t
zELX{<+);(}!FCz)Y-T=o#~ocrA8gM-ehQx+H0X85_{wrU`MzZTKG=SW%&%e?QNh0T
z<61jj3uj!i9q_>h2Xj<T>mY}55<AM@oJ1@^X*y=|M%S5M-&m@Pbk8iFe$Ft5Bk(2H
zR`so-H_CU$kLsiaFiE<7xqPs3D#IUJ@G${mxbdA5e6SJteTyJ}<~q#3Kh3vN%Ql1H
zPht9CBmE-#^1<dA3d0K<2GCjzIjduAQWeC473|9+8=o`4BOBrMa*p52PoW3rpT{U{
zTTng=7oM<VOHCf|$o6mPk!|RgLJe*g)!^ijZQzh-L6_)2_+$%jFjcs+=s<dB!$X=@
z-q_sFrtk(ASJ0A3yLp0GZ*sl-J{|DJ_R0EfP~sZ)=@s2RtAg8S)BWPaJ>as9?&to0
z@3JlP63W+w8~QJ5o_!hJw|#<!Sv6f4es1q=o_n^B@wIm9P@ec7>u}A#I{Z8NUCT@z
zDw_@cKkkQ(w{BlnT{6C7%53<}7uddxe%JV35kI)?#+|xj{9WsB_Cuk~)WX*lRL9yx
zX4J;aCr%D->hTNMeCY6ApFY+2-is^~@%qjQ;U`j05}6KByy=S}-)PAxaf*1nxInBC
z>%|S?x#AV#R`ELVcJU$6^v2Nc9?7qYZ;9`T=5vkvgF)l|n9nuPe6E4!a}DIf6{efd
zHSj#i=5r0Q`CJ3d=Nf1}*Ff{R2Aa<`(0s0e=5r0?V`J89K8QfR`=V?<*Ff{R25wTk
z`CNl+uh+mk6#uYjKGzWc6UnAG2HAYBf#!1!G@omr`CJ3d=Nf1}*Ff{R2Aa<`kT2KR
zFY~zun$I=Re6E4!a}6|~YoPgD1I_0eXg=3K^SK6^&oyutPAS%FKG#6=xdxigHPC#n
zf#!1!oPeh$%+JS|WR18^<eN3dUn$-w-YY&SzAU~Y{zWvOYbb9%*Ff{R2Aa<`(0s0e
z=5q}+pKGA`Tm#ML8fZS(K=Zi<n$I=Re6E4!a}6|~YoPgD1Fy$(KK9>yu7Qt9HlJ&d
z&F31Jk6+Eq*G23rjufYfCy6UW(;Gv%%Oso6HOS_34cw)8^SK7ue6E4!a}6|~YoPgD
z1I_0eXg=3K^SK6^&o$6|u7Q<!%*Fni&o!`0viV$tY(CdO^SK6^&o$6|u7T!r4K$x?
zp!r+_&F30uKG#6=xdy(a`pxGW<bC>FgCd3bTm#ML8ffOY$ZtN^Ae+xM(0r~T-h8e>
z9)oKg*O@e*Ylt_WYmm+78fZS(5Z}t@8f5di26Cfb7r#+RyRL$~M*mOfdtIh>8pLhl
z4)F%@X7MhO`W@`wbK-8%uCIuHP4b)KyP|!6U@rUnhv-)OU&ZSc%JTsf_3QZTl=2th
zgKcQg8QQ<6`q!6gJ<i~xHvf+3P#h{uduI$j+|I(IJX}il(*K%_IDB=cx9JG&%Lg0p
z6N2@fkNT!#KJfmAbBXP;e!ln$*7tLqm;3U;R@)|D40G)7i1RnUjwOf)w);|r<GhbJ
zw##_G-O~~F%OL2uP?kzEpv_O?eN3>vCz9Sd!1~bDbbS{i?3Y2%>4y4vuK1gub^#)S
z^}UqL)W^$;-#?zmei;Ov0jQ7n5dP+;@w^Y#_jWRK+)yN4AFl%}(;pvh|A`wwx*hR1
zrtx#P=;xb;6ZtehlhT-Pm%@N;Paq%XkiT(1xIK(duz$ZzX7-o&=KlUZk1%dgRs*)Z
z-=;pc$&CyQgVPx|uKf|oXVtu?WqllXwu$=E+f>ZIzG*2lwk#9O_hHg;e!7o*@WD28
zkf+dP|37&>&Vip=|LdM^)?gd`uTQrg=Q@6mS#hn$c``;|N?-^4U}inepYv8Q6pbKb
zcoI&@*6VS$S%Y&4%7-G^pJ@%w4_I^m(zz_!dfm-$A}Shr0ROY-<}AJL<_yGy+oLbg
z`C>TRUw3m8gjghcQ<(Spajm=g3L@h#W3Qp}#dy!xS{XvQ%&&DfM?%i$i+JdKoq=dL
z?Z~I+Gw6K1Wn#n$AIjw0!Ymrrx|=s4tsoMOoP;<ytm}yq?HCSUj1Y9bmLR=w2O6i&
z*K2I!cqR-eVHj;_-A%8>NdBv60Xkov7|Y*`g3$T$#Jv3XSae_~Pb@5|UhiZN%Kf=j
zREmLGhfq!({`~<T+c&iRII5t|*9Bm{*4^|faPkjfeMiPUF}?1lC&uzG#`z9kYo3^w
zuXQ&)u`pljZhB&A{-0UZXk{+XFW`QRk=Qxk)?6GbG3gYi*WG-Hy;{M&oRY&ZM;#-^
zbvG%7D>u3M=8NWN+cC)LbvL=A;Yuh6<jg_nZRECHu5gO!dCzpdsG#VL_xxgpSv&Ri
zp!4PRJCeVSZ7+-uvD8?;*4^Y_(FqU+l@;gErxHJEAsV69LWx^QZ&=j%+5j>CNpu4`
zUktM$-r`~1O*Mp?c#SL^iW1cM`V&}Gz1qpXuUG|&s@FK#_iOG&imFd{vLBEX%l}mC
zZgRESP-S7hbiTZn%k#DFCPyh$**X7i?(vgdsL>ayOy+Cd%|}e^kssl4d?x=*6MN?`
z<{Wr7{@*4ZT2#Gmk(2#Gk=Iavh}ePeYX^ow#2)NcpGV|>hvV^LQJ6nzD#zpxU{x;_
zm6%vnRJ|Nky{f9l=l5i<eyp-n^HUUG%b{PIQ04Ueo*c{9i;K~@Q046Wldz-kwRV*4
z(cJveJfv?I@C*)Bo|wOwsqbjAaotT01dEp0KaNA$as0=49G5OgYR9DZKSM>H&KE}~
z(G_vj`SJ$RNw2%P&UPV^;E!(Ve0g##vDK5idU9T30s94=FRy%I0^cbP*WJ7m-!`Gj
z(!@8I4qt0tdjA9$uA|P^6P7+WaUFLAI$vJ;u*8i_htAh4mOdgehUw7x@-8J~68^fI
zUjFfk%^Y#)e0k}U65nHf=zRUe%1=#jYE$RS%RfEgue-^?!7wNOi}|7R^;OG1H^K9Y
zI$u1M!j(^l68^fItSDUhTqto6TZGQn?@=OL`IBhEUw5-VhAdq9Ml|s<>ZZ=uKP<;@
zqZogl3f@7wAH@R)$wYPznU<hjG{U8TOWkJ>!wDM5$|(PMK5m&<j?*@i3FUu@2wP{9
zv(Qdvt-D$2%jjKC4l{JVHeol*|A{$ZI$x`hBVpHW=zLMYIiB#>-SkE<lBi%&=zM8L
zphfO@G{Wl3`L4Vmd$b#Sh*iDItkC(Qz^Z0(vO(v|ld}?=DYspB^BH7Tx4m^Y3owj{
zH<=YWUz^YXtE#39oiFb=MiTzIo6HQ=nZ#_20(HLlH4&=pk+^~L06JgZUQ9~xAr5uE
z)>wVh6DKo2*4;eQx;i&8i|Nq$@=mx~Q_Z2ymnW}I`0H+Z^7=#<mWR$)S3BmL+=RdG
zW<QI7ueC<@7&>3<LAdfdH&M+l!PgqA2v^?VCj50by@=c0gum{l7jci9=!3G<`SKzj
zb`wW30y<w_#1n4f1I}OQe0i-r=Q=qjp?dbp#<YVcvr{H#d-5n>PB<Oj&)y!&u0uq^
zUw4xN$DB^LsPlD($?KgQUezgBRb8B%P3R3zB*`7$&psy<z7r9hc-5h=H6GkfLs<`W
zzSyeQ{<r-?<xZA#z8KZn<z>KTHzwFK2uCA4(L1}pXFT^2F@LuBH}OA*b1)}I9e{3@
zX<tI;i&s9^?Q$0n0d&5~O>DF7CjGKye68`JO~vzwYQ65})7THx8^In>=W7UZxo$R>
z;*D>2i+V$BcPjqDN!qiK+;1b4I2(1upO2JYh`w?V-@};2Ux>74B6Yr2vF!IF?alhn
zoTRaWXyhFH&mP3WyCc!BK<MUjk!N4$t2g%@n_GjsU9P)1BFRuML?!X5WV6uuVynFA
zoXI#g<&G+2OP4_2%s6((9bLxW_zu!~JkGLXOoPo|ck>k1-Fn^4XHW#|ZgP>%1M6<$
zcU#$kbvF;JyZI@!y!<m4XP<3B`CQ&)99Vbr-`CsO(m?~ibZTA)7Tz2(wExh-Cnfu?
zSiE}O$i=JHz@WPCivEz-)~;Kz2(*O?`(oMFk@c&Vu0_PcHH&LU;uZ2~L+bmkNcLT}
z<n)DWmi8T(?0d{0cqm)BsxLeN)h%Azcj5B7h4pnSmmzZLx|Qa_EbY4Ni*#kSe+{oz
z@3}Gk9Q=M=2L+V_3vZ^^m4vzs)J;xbT)T)KoDOJlr3dD7`3n02HMTyJ9-?<?l@mZ5
z&wp`^&QDPC`fU1LnUhd@adslwGP0g8z7^}1V-9{PorqywP58s3BfBqVfla%XdW+}&
z+b^|wV69EuqK56wk?vMa#*e|k7XDxN7v^0W_Tev#r{NdwFO1Jz_&(qCzrbmdXN$*+
z%fyx9I`J#wMWX3_p`Pm{|A+XXXnJ2re^#>TB|!e2<iCp*cs#&<^%F;llf?xhmnmUB
zTCtH|5w8=!A%0u@qexqE<}bjH6w-VmfQL#RF4DA_>Boz;;_2dr;*}yF%`yKy;uGRK
z;-5q~-nD#myukcP@fh($kx%=Xey;d{_+9ZG@y}wI&vcN#SnMYD7nh4?iZpX({+q@7
z#izuV#kWO1VrPD?fJ2THr->(tD?~oJVZO`6Ys5RmN5tpFpNhW||69z*;~v(-N0ZjR
zI8r=XtQJ>`=ZZbDy>bJ@(c&>;wRo0zvDhr$D!wefBmPB<#=QE=#Gc~e;skMySR<|z
zFA%R5Zx$aEpAlaZe=GjCcod!(a$JrVw~AjAza!@2K^OCN6#Iz&TAM>9o8A}lO_zME
zc%ryiTq9mCUMt=yJ}dr6{5gqZ`i}T35}yx6DqT>Hl4!qBvcL9b2gUbLyy<}<e_zF$
zA2G=O+M8n)Z~9+occtVtA}%-9A53o}Ujnj!)G;7?iHC>-M4HnweS|nhw3p(DKT+~x
zahbSEq}~b3Um{*1UL`h**NZoa_JR%N9+Uh%@p<tj@rNR&zv%`0`vcM1_4ju?uSclQ
z^t#%8p?Y2XzB=I7ivx}gUpKZLg#S2YaUbGsgGC>HKE8Wqn8%MB^Yyln_m9VqTU))Z
zwRmUA`l-LfJp53ef{$M}f;K<Tz&YS=e%eGt;8Nj?Q3CbE#$bN1KK8}0?>L10GR(>a
zP4=bNRo5ophtL-I4GU=V>!^VoZ1-X4b-jT&w##_G-Sr6jWe{|JfonvP0d0QTTFAlr
zb|k%Xn)PwF{rWCJ*e`>ilZ|tL=Ze4iX%`|QSl{i*Onum;bbZ$#?3Y2%NuWL|h4`DF
zwjB|{`W{YZjvI=k>$?SEmf?KhwgU=HTm4A^nQ8poBl`LJm+xDz>rv$cY`Yox_NCYL
z2vURndm@?H-=JRC3&@ALyxJ<mzn9w7$G&kR1H*u~N|;xOq+S=_v+{Uw+}WmoZXoE4
z!TcM@fHuEA3`47Y)U(@<U#}xRi(c1&VFQPGid~<)w&q1u)~Qx{UGLv}bZSECxYX;Z
zH}2hY*M!;&YNu>*F4~qlKQ*=KcT>h)xp;hwQ{mj6s!AQ|EE|7KY*Ir*>Zr!5t0r%m
zc=fa^ojvZGUx{^eCNzaB%g0PfjcqD%J34s-7mdFsHFE2w9%HU_dM+M6e#_{FQCE*>
zOf~h$8r{;d)@^jRk7_PjaD45I1>0*I7Q9wFVf%{<Mz(ZyI@ab5X-J(=+k!lJ1$MBr
zXUUsY+kcR_IOTN9X^1z(8nPRXO1+r+UgEVxs3Es8uW4SYV{LZJo<vcTQ(4eZ*fc4X
z>x8!FH-7Zje|}WhT-36u{P?lC&F;>U#x=D^Ufqx?-g!c*-PJ>DXV!j@h%`+}HKu-$
zh&KK>F)!6p8*2P!?Y7iwiL9m<6S=54eDz;zoep(li?99}`tw0zINB&{C~caVinbiN
ztz<jfC~YpYHk?Z4Y~Pe<$Z8pvYPT)VQrkBt0;%Oq9U6{wK1hVOMJ%<vxr3LAlGzPT
zx7fBLn@d_cZRyyMzpcP>bZqVvDBroMOGC6}X1eyy&0PYiU7ISbZNK)e%@u*vWK%b5
zJG6aLiv3PDcT2Y&L)-Cf?V9siDz|h`x81$DGElxpQ%`H#uf0ce&p>Lgrh}|)zxH0u
z2YIR8IV!yy54N`5ZMn8ry_*kCx1F;s+}vl2lZ>>)8xGl0uswepdv{24pFsIg%b|^Z
z8z!fs+oxOK4{h!nNbT1+CUsbY+nn2yWwrNfJ}i)0ysdxZV~GI`d5uNR@RlPT*51E)
zfaNH(W40qTqNQ+1PQzQ{uN~*?e&yX%%lKyJkomitQ^hTlQg@|VQlZAGROH!56Wda=
zQe&QNNHwRjTmG6DgxN6A8Q3)3>KxcS$ZOT=j5WL4vKtO>9NaX}8SXrqV5@_h54Rlg
zW{%0wMyK+GRIFi0)1Jg|TruX_o(*Xp8mMI$=4VcGyy1w(A0=3icjSgOA7Ob;NU@$!
zi@VJop3@L&avPsbIel)~<GukO>!Y(<#x~D$N*2UgMsJ_z%vum{DI74*X<CreGP+@&
z^WuWSfg@YSHjZj89E4EQsKzlZBbwdeg#*Vljc9cGIJ*ydcT)4TmaVBy?vC+`Qj;2w
zYTlY+=%~hV3XN-=XraZai8%YGHkXVUxx2;Lo^mR;rK(z5Qd3f)rg5opEl!WB@y)48
zEt9Wlnd>&W+b6bcpYBv{$5?hc{)E(zaOO=%sQCET63+1)r(;r1uT9-IbvR?JQ(2tF
z^Vc2u)l_7#)AyY{Q=GA>qnc+;k5ukRg<9SiUp3+RJ=@X7l=0)5Chwfm;*OqQ`$%ly
zZl`kGwhp*{7Y@8?-0@>`oB>YZfQ!b>8|!u}sXDo9!??z=GskrtHxfojgR16bAF*d3
zugyK~Nj;F-R{NvcuC>**?%?(dj$5#0!JY*ip&Q5janI7!M6}e`-I2O|{NmJU9mZj=
zhmXnMJr3hmRO>bjSm5-@+C2lIQx~{>+}%yJcQ2T6*NBI=q_(H7Pu-S!{}HEqRZC7|
zyfN08-T2(Q195p9*HT{V9#ObpZte61+iJHg_+f3~pxrn&&cT1&^Yky?!Ogw*9Tb5V
z0H_I38}JH!u>=8K+K%{+g?i|<xb=Z9?G4Bno{zE_UE03L5MGE<p=sqO5s~QK%ym0U
zq}Ma1&#CZ9hz~6*{|a-(qEti)#j@!LFSEAsc%+5-n;d=>M=^XF3m#fRW!doS=&SEz
zk?!`w!%9xKx+2S1q8|U?Z}Ck;L17C2v#vm4H+(F5=&y6kuW8@k;wq%l-{LmJneOf3
zs6Rdp-GaYGI^lta2g0|MFy7O?nt)I)^Go-Zekb#(jRf7>21G*_B%i(tp?h0`So&KG
z|BV&i7G}}#c!s~x=@n$9?(JpF<Hkx5+m7Mz-3a;q7XOA!)V<9`effLv54yJuqYdfa
zdM!rsvAP*`Z#^-V|0sG5-CIx0%jXjt=-zswuX|f$6;b#0Mzou=9sjx^%JvO6AmdRZ
zb#L!OT)uf1JR<H@;N+Wk!6PL`@_&J%@VDqUUd}xjAu%t1Hv2MCVqv~5={ZVbY5p#j
z9WAju{}%RijKt3Qe1rpki(bvpz2z;E`CFv&T7EH(Ds*od=BS^;F_;>sXu7v!n0&PD
znCad&P@W<Ad??RtM%$&xZMzKJ+e^@z>E142?Ka-?iy3C^53py|SzcEn`8<Bmy<KXl
zv3zz6{uVh{(!FKHIj7+tKWZTwIST@GZ@-7GQup>&i22vxA9QaSW<#cLe7fHd4iE2R
z3umBa>fZ7|OZQd<q<gE5N%z)27ALS@55|WAp~}4cAF`>3Bo-7^FIwtkf2-&mYq>Cg
z1~WgbSzMk^`zZKZ<S0@1_DqUTc6kh=NZngnNy6Xa?@a8G{|E>7nf&5xruNQ1o((-4
z?`vXO_ttADt$XY3Kw9_K>+^{Gmsr({MO<x{y0<4$e5t6)#I)|MSJn9Z!+FqutUgc8
z-^io%TF&onf2Zevmz{jQcpNfO_tt#Vy_t80?a|!)HQb}O3wQ=o_x7u7=p9Wq>fW+L
zELvv&I1XhO@*m@IT&5wZ9h2JkLP<~emZOt6h4n)B*4rT`Vd~~s=lDk3g-GHlrbGAE
zlVb@geM0W)$$1IWa)$1$SH3X82dmV*eI36DsC&x?depu3()%ZJC`0#_3Ui^#!3j=T
z>fU<k!xFDkhVE?^9tMRfM<i(IOWj-VQZgn{$@<}M(aS$R@jhkf-g@bi5?^O|=-%d8
z`Kbw8uNJzuUjFHct1t%ix5&Yv?k%kwsC#RMm6dZ7Jg=yG%YK>e?Qm8Ie~UavO!u}s
zBcOZR6)l+V?Jrmb{4FlPkeTl7!>j|kw})5`)4k=X;2or2U;qLK$wYPz2Z^3yqmieP
zq162cVmLtqSsCRY&p%lvmgBU|WI}na*lW7CoP~BWOZRq`FQa#L95(3Q-i4hh-;K_h
z?(I(GNZ7Rmy0;W?jwfoldsye#8^K6o7WW^zx0(@XkvkrZu=?^&sMmCFf6c1C#)A#r
zTMDe|4i<&(ttV$Co?z8&b#MQH%<8tMdrK9~gek~F_m<ygtjbI@pnK~b$4G(?#OQC4
znW=mG5sv|MZ}~Mr-P<$RG<0vhy_l5v4|WZ@w-;M|(-VV0>fYXFU7efAVt(k}dM8|M
z;zM>7y0@OZI?<E);cwBC*C+Zg9lEziqkUe{6T_GR{ubw31axojXAbDzvInMndoFW8
z_m)+d?(Ly$6aE&x2<YCv%AJD0MK1!nx29PR-CHjLy0?E}4(Q%`5zxJz!u^Kst=9^5
zZ!bgj?3IlvbZ;rMQzk?Amhwtp_H}Q!BO+1C%HeO30>}JWju~`sZ!sCVx4bA)u&SVY
z%Y(xcNwTMV`#K^z@v1}JTOQm_1sn<J-m+D%{onhApnLmGWQD&)Ms;?18L-)n2}V`+
zXoM$vXO}0Re=hVuI2tL&{~XT2BN4C;Ku0#lJ%H{luYAzGeTjnu-CLShxh`~X|Bii!
zEz~h+vg<2|%;?@WqLzw3ApgeXx3HH^l27B@<Z4uidg-T;y0=S_3%a+XP&9spTXGxn
zwEG(3a0NlkR=4DF#6S`E(MawGh~_u16MsD8eDNyO6MrI7%tR{U(!4$XWTe=|vo6p1
zB5R9A_*g#sEf#(%65R!%T{d!bbDPjXca-OWaR)lV&3zO1%hbjlon&YvqK?3)@=oR*
zQ^czIWx^-jl{B7m#}={q85j!QIabo7$Q@UFKhnQ~y*L}69_*((zL5D|gG}!TJ=j-w
zLLuu*qDW_adOU*)+?3_x8>=z+^jy8(aVJ_-Z<OE-de7C19CwnH<iV!BV~<BrrF)bO
z-my4{lkw?+9ysn~>j_WG|G=kbo#RfinB9<`VJ^OEbElNCza4OpK49EJ?$?wqjQca<
z-o~fLV{GAQYhf8?QZ+t3zH4!19AwU8zIEwAR}b#dof!8U$Zz4(bA5lT{%l1DAi5_%
z>jxmJgt_P+^Gu5xh^PdkevQxD7BvV_Ru|uZl;P8JG3%;eu89zb;)4Us_ayuASDA58
z8E);m@_@fed8GVO_^Z5XoO!|QzK^Aw@#UXcl{w@s-P|L%QnTWEBChSS&zKgx;_!2}
z5vMf6r6eArGu(sZ=^u8^=Fhp-8y}s+X(hotA*W${CWGs3$bjouCfXhhyUq+gA3h78
zY^P!C#;nT7P70ec5wV>V&d)^T?WDlB+A31Gb7}<NH~55|h6gs*BEV0KLe?6m`%X$5
z@X7IG&<f>mr{mT;-4RFmnRMK#7PlPxvjLxUTWCA8Y2Ub8wrhbMOj+Dag1hKC#}oX;
z(avdjcw-hj*O|NAeJ3N|z^BMdV4S6*ON{0>!CpzRos52eUrBj88O;GwsdP(~g*zGD
z8~d2=oNA-dnSJRV9KnZe1UWt!K_qenDe>a&#bC5{QquS#&tBt)xYpyh*G^+F+H74R
z!>K6Yjo4g56KYbM%qC{WoW2`1&ybP{CL#4_j5CLrZ^79F>yBcgV#+Z{x5Jn|mu_Sr
z2Oso=Ncr)BId+|m5Y4TTiMY>#ClDHw>-I4wi1WsT_Xve{E;U@Yk+0Br?|{ay+sFWY
zC1AE8H;zAr6EYF8ofPJ0BJy_n6Vy7-nYsxdoQ%W;_=KJM$W8|MMGPUflYz@UA#W!G
zG}%H*;Z6oP-q<Y+NqXabCdbHijwQUyK*J3i(;3nOjsucD1@?VFMx^UHj&<>5$1J@E
z=R<JX``3WIk}_9=y^=E51tkTiec<Tb6TCv8;Wk$YFQ)Ys0&#oIaKw2>^9MSb7#;su
zBIqB<uyb1GC_=~_K?s?nw~sDoj^(lbvCM}<22PC5^>%IYk7}#v%<*j%ojKC2qBF-l
zH&FLZ|HwwOvvC-4y$|u4f3ZF`)hKMm2U8U%4aSQ?b0#9T^E3<$FC4CO0>Mv~vjOgj
zz3a)XkYk>V(v+SF<UmEX;l?dJr*P@Aet13Eg#`5EhK&sHr?czK>jm(GCW(RggwgO$
z28LPuEP@wYWXW`JUZ#U*w&|eBtvcxC2%LABGl3VR5US?J0osL6$mze6?15<X_nx!a
zS1NIt;P-*K*om9*!FPpUJEKuHy&Z|rRD5uP6S_E#LC`i9b}{4NUCHX1L$J!Qv(DYg
z0LK^?L%)DM?M@3g)=c#_gm)mc3!f~fVNBM*o;%rdjw`-MZ{D~yl=IO?9d}ZG#@n0g
z&St<H+*$rb4vq1&NO_kPVk$nk+_*a#IM$0Ncxj6|_0E8P>8o7G8IZof`JKp|7jt-C
zoNpD(Ah_H>*g4hR$$)nqo8j%t-v37-Y7su@9>Hr7Zd<03RFK25*|w2^t~Oq?2z?c7
z+sKQ_bT6Kmk53docm{P$_tlD{D%)`C@D$qLgm}Ov#3pYDA2@qoM;>YE6L1%5YBQxC
zwi<5mYIt~`HK2>(kLklMtKn&{hF$xtfxCiXwT-9xRrtVzIPty(kLLvUPQK%biTGfe
zJ_mSHB0Z@wzfr>9a{0T&+j#l72_Mu;=#1HMHUmR!YR)8BJ4SfN*=_1xiT<G|!AW9S
zyo&iH!w6Q?+bTMa;Cx1|H_qmstCM~KaxkLD;DbtuHaSp1B$AU;Scsem+nHicw45`|
znU=c$oOPc9E;)o3oJ)+xC*+)&N3t`na~yYW2tFZP8cDCwW7!>Uo$=v;MBDbC|2Wly
zTTtf1(Xi>?gbp}V|2K1}zI0(de8>(O@IPs4hv!pH)FxQ?F~^O@;bteRC|bC#Th#3u
z?Q&4m4WE&W7KMwF2(416Fua<6)w@NDvcm1$XuE#VoN!*hXuI&*q!)6-i<8m9QPFr-
zw~}bM1htk#yTAoI<T6AgqV4F9Ju94t{1)ntBsZED?$oc}h-hJW;@W6-_$eoem|;l-
zCnb~7XjXXM+Gu-ZD;)u0q!(m-x3<CDaED~HG`x(7l_e!5Wo7N7F%*nu9Zz<vutHu;
zW&3C@l49Zd5!{Up$-Wg8(d?{nhx5wHvR;|S{TYECczedaoSsCtAy<auNfY{Y8Erun
z?-k9igwQWs&4K93?8n3Bd>J?EhyG))+aW89qmtTwljnx>CZkS_VmR+1FOc<4R(P%(
zE_?-p9WKnox5{t=7Q=WYye1hg*hhx&Nw0(}=Vo=w3ZLkP^R~39KV45W=SR`(F43F;
z(cJJv_WMZmyK`2h9hz($F$_?+%0<Ev9QfX)959SYR$ZBwWk58i3-%_O(+822S;^$&
z$x|v0>x+i(s5oqR8qxf$*D)aLNAQ@GL2}Vp7c`1#6~%zhwJDOHjCM&z@t?<)b0(jS
zwhi|4a#Tk1vY4|DT|%?bc=*F}l5^+I<=nc+y;hSe93R2y)enuAjEJ@mubvz&?T1nb
zqyFOXOXnmJdpo*g(WA@CN>MVr9uo%d^4+X(E{ZZ#Y9b~J8JproR#;>=C0U7XSp)rj
ziDr#1LnHC<!hZewv0DdCj+SNN1n3kk>&gG&te)y-rJV!Otk^S{D(G4}uR9yE+@;91
z-rt#=e#+O~x}RGaZQsSq$qMqZU;VxFfxFl`Dr(Cg;HZV~JZEh*)(e3R$%={!)EK@W
zyU(Jf=xuH<oIO}Nf#Xg&nsr!^R<Z5W`Xr1OTzBQV6|)zvrnS}5CClp;t*BnVYIV)Z
zw$AlWUmRRLVa?!Suv)BJwsPU}Y8rN?jrYu|arvU9^>rI+;4ggn!ey)&v7YT!&6+hU
zS2@)y7QrHIEi$aBS-6Dan&mYs|Fwk}(l(S!SFft~e3hf+#j94GQdbjjyX<?2A2h(J
z9#^-F-JN*!oMhF2p~+$W2KF0}9N2%rumJ-H3`+K1Q?tBgVSUZP$$85bFYY_6@1ive
zS1ztiuBkb#uD)*7%H+T=ive%iN^bQmj%wAqH8d?<Q&Ug#zIExbXSUi^@Dv3r#Z~K&
z#cbj{BfAxKIN)_FR<B!AQ@wgEvd}0H_PW^RB|Ow#W!0xR8I#}EhkRi@%#2sm*kq`#
zu1_5`b%G-sKK8(~H>~!e{dtB1Rkt4VZ0XYa8g#g3Ma`OJH7ggN;h?~f!M4x@x?Eqg
z*g18`AYVLV$-*<x)s<NNp>E|8XW?QzJ;%QR{5O#Q2Kg3^m}FSt1M7TfVpUh4ws846
zOuE&FV`j8n{{xdSGY8EC)vOO!SaX=^)wHCxsmeP2Dly#a>(=(?OkcJ56zd}_deOC2
zi#Yq1uc}9T)%8p2mej4RTkEV{xVnnR2KK%j@MQ~EtXOEL5ki5X<*f9MrEf94bWKgo
z^16By^=vk)=S*F-av7@DDO-P99nPaROPnmNTh7+gCaGTL>eFi0aQ>#xLVslI>X)E_
zMck2DJbOQ_9c<vfr@FRUXE-O@3O2%X-wvkD9GE#{n4RjW$5c(Jo^6xUn;NIDspIv)
z8_)Fl>R0X5*TOzN>5a>p#oka+!q{@z16+ulYFnS&x2RsWeAOacn}SoCT{@#?A?LqF
zt*)j9ZDNNPF3(Kfbt~7^*I+PL)|`$bc-mUb3Jlf4^=6Q|e8}L1-W*@F{1m&!;f7BG
zXf^2!X?1cSs~z=~HY-j?zfl7Jy-VVf`c>7nIL$CDtH<*QvqPs?)2*(onv<FHxz#!g
z3zwkF)%7e<z0790zmw_1U0v@bz)8T`Ri{)h$L%WTKyW(SP+&-wu3WeV7jBMg&61?o
zGG-tK+&d7hb}zju1daoyjem%7T617lT9>>*waW=y0j#WFU9-4uX<f|{8BSx8EXCJ?
zeO<s;KwW+H;`Ixi)m5u%aBaZxt>FRTwMfRwelgVVnMC7+!o)*sD;6%tPRQMWGqI}b
z$YgI`;AgK|g`X2kSFK5oU9%!NVa1}FB}=et)7Pw8TvK1aYE6A|SYKZH`<^-&eilw%
zwdUZ@`+b0)c6<{9T~jEUh0ZF-%Wq}x!C!l03rf$AZjM|KzA$vTJE5S*Me(o3F3!Fr
zYiz+ULu31(@WL8+eQ?}v2u6p@>O0NJ%FCV>cZ(yXZkd}1m%AO@j&4`)hb8j(8-A9i
zw}|tHkJ17H_@)nvkXsiIBPO_o@r$)I7y&r}`K5F=FP%Sly)E+#m-3f!&4!NZDZ$48
z2jRm};W6PF4trg9@KesS->t5;LsGpQm*2f|IX^@lIWVRefy&4eM6O{#xmo0z1(d16
zME+T9k3&IuusBnsZUN(|D@t;;Yw`t=s!o*0;~0=j#f!x|#mlj4Ovl3ov&rN948b^s
zPg%$^u>%Psn4TnFAs(vuK_VY#GXH3CnmAKjAl8WW;(GA{@iMVRyiUAbd_a6c{DJtY
z_$%=}@dGg%<H`PY5f2uR5$B65#SP*Xk;jSUZxZhocZ)w0e=l~&_%r`uBHcJro+h3s
zo+54#zbbAM|3kcAd{TT#d|UjpScc=ub}B_aFQ+_KoGxw@FBMzF{}lO7lI8v?mSLVy
z?ja5m$BA5Mo9PS09U_-RX8iZWABxnLW&D4M_(f)Nsd%(_lDI-VTf9uXM!Z9OM0{TS
zsrWnbzeTe(M*C)K3{usb{V`i(aGGQ)X)=C=c#e35c%As4;%sP?F#kf)oKiyGDESKU
zcF{abBAwbPEcas(KSfP8TVurclx()fkS9nsTVu#IlFil_@@C0biZ_b)iQg4}DE><P
zhnNdZ7WSvJ*jGG5{HkbfQIT(t<oCqkP+4JlvoQweNw&2mATN`=LEI!>AYLjqiPwww
zh-Pz)dR~+K8!?7w&}_GpSV`iTA0+l6@fjtK6RBRqax*0#E6!8=QpqQas}#RM@;M^c
znq@tgOKudeR{ZsnZxU}){C$!i62B)tFaAV)LwtusJMT;Wv-o$#M{ptMe#XT1Vn?xp
zMEOG`_Y(&xew5^K;zY%Bp;6X*tT<2cOC_Hyu2TF4$>)fdi4Ed);tk^6;{D=N;xpop
z#Gi_|ytlG-MzqQN4(D+%7wu^~<Q|fHi_~~yzOmvYajHn|H>RH^o-Lj$UM@C@e8<Q9
zUl;EZ?-3srpA=sZ?RyO6-jMvZ_-FBNVvOG}$d@N}7Ly`1^O!zIJW*UAE)!1?H;Lzq
zE#gk`KJg)OkNC3qTaiA6*)HErk=bIQNcB+0+xH^aOET|k7(Yy$Bu*9WdlKmjBvZ?f
z`KdZiUM})Ji1K#v8j%`^jQ^SVuJ~*54<dDAnUA-+B#kY|e9?S(KrWZuS?np=T24r}
z?_1Db{D32sZr{I<CrO?v^7S#>Ss<<!*NSJ0<{Je0c>l)ymy7nj4SA>J+r_)YN5n@(
zzSm{>7sQvvABk^@?}~J{%KU#4KNNXO%=oyNFD6C1Pe6Jf$%l!{#ns~JqWLO8{zl1H
ziFb&$Ru$5pmi(OfmT31ANPl1QpGEeOpDeMx*ik%0>?cw?m-)wuw5*^!O`I*x6{$SR
z^cs<`EGe%M&lER`SBcHy*Tfse2gHZP?~5;r?~1<`?S2Mfm-ina)n>^<MO!lqGMBAq
zd`g@w9w*Kd7m2o}7V@u=e42Q^c#%k*T-JM^_#Kg^AB=xSd_jC!{E_&k_^$Xn@ektP
z#1F+V?~hP#wpb!2#Gc~8;^E>EBK3t?{seK6xKy<JHKf-|HeWH2H%Y!oyi{xwuNKWD
z0QtWm`99I^^AJx>WVZj3_?q}L@t5LnMQSNCe;4s!(bgJ6{7A`T#mVB)qTL@N-|><c
zh)cv%#8u*Y@htHx;)P<Pc$H{tm!baaCEqE2Q#9W;NPk4~6XMgNt#O9*mnBmJoBR7W
z@gp(J`%1*yeJR*Za=B>tsfe$Xe2~~*94rnOM~joiqeW_avz=4Kdhv8|lX$*(nb;tj
zxdY1IA^BdBmJY1<G4Uz!`{IitwaA&z?xVrKO8!8M@IDvuF|kN26RC2}^uxsw;uvwF
zI7OT(n(rT!J4y0F(bj-N{Bp_EUuXT7iCe{OB30FyexrE1c$fH~_=xy~__X+a@kNo!
z@vQIn;$K96EjiwcGCfN)-$9UV4LQ(!2!ZB92(<fraEkKJ5|0xXh)cv%M7!Tdxzi-u
zeLv*$Bwrw2CUQM3_G`O%jfl&bty$;apF*^J__{I<(R~P?uZ57wzkmJL)?iCNEI;6@
zhXalcx2v`tg#Wn2@V3vk!J-d8Uw=d}%;U$6`GVRxJbv5`#RsRVGX@`S3sCT8usuG^
z!w=h=f{$M}g3fNtm0$74i#9)PBIICwu>n}$6rEsw?2BLDaR~cm5Of|a#<M%jC4ckN
z>JZ_Fnf3xE+U=N|{^qCEAR^fAuAz9wh;xtaGTv`@J;Ht&1f2~@$H8BE^V8NMCRpF<
zao%%Q*2m`k`Yu7(FN2`dob>WB%*{``5aD2bn*#NHoUfi+lUT>nKZt?)wzsKo3+m%>
zV*l_nIo-co5N01ZAGmeJ1p0BC`j~zXKEZr{>-*_^^{npa`5R;1+&C`W9>FKLzuN-)
zi^sR={_*!D=JIO5w%bu3=cK>+<41=4NbrZqHyx3Dj_=o3h%npq&kY2f-q`VB3~2M~
z^R)8(Sj>6!@AZtBK5mB%9EKO@neCI-U>i7WVE@6E{gZw5j6c~LjPl$>PvL&3+zI;X
z`I`Ca=_Fr0otu6*r3}7$=C$(GQx0D}9U6<T>bNCwbr<;Rnf-J6>M1o}JtdAi=rw1@
z`22>2se4kf;fu$&hqsZEEd^KSHsm$6yE4Do={9SA!S>uup=8PYDVrkrUvcv#o3bij
zoFD1_?51w!^`xSuTbD@pikq9wdr3u0Z1DC}X-nZ&co5kWezUm6fsd4EQ=}=YDZ2^&
zJ|Zsvm&VXirwF~NT%YQc7jMdKf%l$kBi#o$6*toZNX3q^sme&F(w5W-DYvCZX{XXz
zRk7xH-lD3O^6chmsjaDT@I|sXl_;H@x+oRjp50VZ8g9ysj7@c@x+oRtJ|m@iwjGk^
zMso9tBPCTGBV{l{4qe%ywBnAOE%64l)}=S}McLkPr{bD$bHB)t(!Ql9SJhi9^mej1
z#a?&lQgK_Pd%5jztkT`SBbBqQq9xqCJ(XMPmeyCr8tSU%l^>s4RCP?%cgiEpZ;s!Z
zS~mW*4w0rR^s^K8qquZ(Rea~-sw141@~q}ltG1>>&5OsMTs5;CGRDHq>lDescy!8R
zKZ{G}RE3&5mCmo4T{YY}AvLS&?eb{LogH?hmW&_N!MQey@rn(B1^iXb6P(?PesNx^
z{q~X;jQDQn=h-dCO@6JUX`J)p66e^-;7?1Otmc_Vp%-~SD7hH%InMN>z@O$op}3@~
z;+9DFyloXt9EC{Bq;%PdDjRL?6nUv++~iJqTT!;u89N#LX{nQUO^--rRc{{qTfEZw
z&FxxZ1M?dT;0+}<u%I!wId*t#VBwB-P4LomC42YsyXEj#v^B+9w<uNKSSCL*WsM1i
z5{(_?QKkdtXlHnonX<bhyx7c)?SNOAhE!Q|b82hnipiK)ja?^S+qo$<8NOBA#+j)Z
zsq&T^ySB_vG~b+>HPh+lR8CI0+a{z|&3A`Am^yC$wA8AqkIL)kZ%-{o_>`*1fY&-W
zy??)_A>}lC;}xGWZ-VpF_>>u`4$Yy#vu1|i#pbc`Z%){~r>tex__C&~H+H4)s&k{W
z$^JVXukF<0jykFKuGpcwo$h6Db5`lZ23<35#@Jl=b%_nQblgmMo9S3p)ph&0ma+53
zm5g)tocBhh)2FH>+u42g8;2mj)9u9CiduI-V!`YMu|ctc=Z^a?w6@FHkvbo9uWxx7
zMq$vHg571?-Qi9$XZ|6ZoIcsRLkOL`$?X%`9qE3_{M$BlYvp5xXCsg1tkld@#g0yq
zUYON9gNjQRX=WE~_viK$j9-^XpLANJx#DIoZDuOc)F-bjuWzJFRir!X>w|gRw{&sU
zx~h{pWVLucaI%^zS~^B>F6R|v277aNb`|DK>DE+z)m!B}gQ89MybC`*+l#jP*MXbg
zJp@<KvKHr{pH#a?lx_-vvo}TXf9s|!{ErQKX;TayaDKmM{V#T<Fp+g_kGNBCfzIO>
z8861ef>(0L@PV@u-(7Ii@<-f$gsB!E8CqV&lu-0-NMXKqiX745Sc}T0BZ=@`2uG%s
z*D)#*{Tp-fP9$<n2ip2zoyo7GF8ILt1sa17oC{b(Bub48q%|Q+csZh?$r9XAIAK1=
ziS{U+%<wZP7(KM)B!r{)GvZ)o>|e?+GZ<b!z^0zSzpU;Zeu1d0$nWq!`z@4m!w;eh
z*@qUeS7G`S&R%2T*yBiz$q`OGl6_P7NF?U)DOvW-dASUCLyqiQN*M3t;@i!k`{BH8
ztOzT7XMa7u26DkTbR|3O2&aH5@!7XV%aLS`aQOHt`?fHPhQH3VZ*+PMHMEOlMH-pM
zjjcg!l;LnE<c+tt(JHJ$M0xzM7$1`s&{;%$K#4sv^&H{E2l}2A3Qk8i<7r1Y1z5ZX
zqVEW&;F~BPZ{-LlJ}8&(j^S1V19dB!$-Nf;_}JC<4R=-BP(_dU(Ac-wHlKsW(~fWo
zrc+Ei!YLR?G3^Ma;B<C0?FgrUOXkJXj&KTwvukNbI0dx9kEb2s6#Ro?+7V8{1uPqI
zgfj!97IWj1V{x=mz^730DLD+or$E6ESo734MY>HW_&Sr1&f$*H5l+FMDbJ7$M>x3`
zBc%g!+b+Wq&QH+V7B_xUtcJDQc+W3pn6<Ooc-j$80qqmw3*+XTxiVJ3j>Q*s<zSg3
zoU8~d&OH<V_)!a4k#ixy5f0xg#^UQ@-+)*U<xZYf#4sDWo!!hh!pZU+;oORvYvcFE
zdSfT)2q%7Du?o-;PW*m<CeRU1`~gX^f?L?H2jf)$9N`p<VN(xD^c>;Dzg6@VYq_xC
zI%ZBg!YLTeU3@%;qXb7d1<x?`$u8eT_d=D)0=k8cf49pYP3%#S%!c?(zCCEG>|O8x
zs*FF23Chf#Bb@jPYRGeh6aT(;z;lEX->p86C>YABUMw1BWycik;&{ANG|5EI5l;M7
zRW-igt32pwM>qvP<otOp=TEl3(+lXbCH{KxL;xOI3a+8}X5KlrM{^4v<sQ9Vz%v+*
za0-6QhT1y9VbL=C$8jjTl>Zt~4yVmbBt@Cj{ydcI9f>ap#W*^NhgfgG5zZbC1{~qs
zYP%3g^g<<&OFcQ3=*1m|BOFi8vn2}S0Y^A|D-nky9QqHSBb*o6(SReI`IO-Z=kJz2
zIPo2}7jT5LkcSG6aB}erjgD~W$RrL&INqgXOyVrc0Y^B;usj^$c<GZ8xhxMyIQBHD
za%y4~hcVy?hfka1aD>Cbp(C7=DZ>%Yx2->O6FjftaD>BC$sFM{vjI55;W=WCaCln8
z;RvS^Jv2u+!?{avgj0i|F-JIstP_rK4znD;jbi+HDtL}?c;o^H$wVC_`uEC;JdX^e
zF4dYiK?7MC<sVNzO!n&Iw9RBf`7VgCt3PL<oy@p=@Y`UnFXMcEjKc^=IQL>_%6p))
zym+M>y8$^8b}fM;911wc6MTLj4>-d4CifqXa5N*(B6mD1!s^S{qTYfy7NLBPRYmYG
z4o5f?SQS+-;&6oH$yteVG#rN`9Q#tP%yV)X_z0QR?GC%+n?l)DI5df;m^I)Cr;74d
zLdD*3j3oG$EDlFF%uGi(T<<atM>zbNpd%b=aK!_TaB|qSfFqpq&~hA(aPG3M&Q0+6
z$KeRaJK<^*)7c&z;dt`uggpg-BOFg&pWs`OI2_^3Li^?j=R#HpM>vZu0*-KUSwqkf
z&Ti&_BOF#?j&Lqvn{b5VMZghGZ$`ioju!z(I0HC<aD?MUz!A=D=71v{F9MEmZeot0
zBb?kuRL@@7n09bXW~WTf_GCUAHkpoa;#h?8T0|sjIHqufLxG2{AIA)iaPBmDy_3tU
zIt44*#dANy6G?K%_v2WE@-0Mk;#DUOM>ssVofdJd;0TAUdhP$oFI4Vimm!Or6=76o
zmzM#X-I!n>Ato!r6TP#`lg~dF4n{aDlED95&cV?LSO?&+hF<kx>XP7<4~}qn7RKQS
zhp)iQ5ss~w5R35DPuD~6&vS&6b6zOxYSdCO0r@s2;U3U&lEd-OO@0p*qTW*wl><jO
zry!T>#zrvqVz-2^%%e9UF4l;WA-Klj&0mMS(EX8IJ{#gA2`BVmr1UltBl;H%VCbPp
zF%#(s$KDNnD^hIFfGcCzE!LJ5xtn!Xv(Uql=#vnlc_`7%HH*&?o+F$;vYXi4Gw{HS
zj&MdM85)VGBk-yG6VlyLMXdTX$p0UEX98bEb@u<6yJxu}B!L77a6`f(XjnzWC;{RX
z5NX&~C1DN9CX3=mP;seR1ws)LG^kXmQj69Fty<iwwbnwl)&-S{T573Mwbojz|KIPN
z-`sl>p!R*+zHi^pzXK=V^E`9*IcM(Nxiil*jk-5E5QAE>`Wj4=2?)h&nXWwNS?vES
z<Ub*lu$}IZY^EEFzIH_@VO!my*({HbUR{k)!uxbEn8S2jaJ)D*hHy?bs%@z4N(5sF
zCvI}yg+jiCP?CkD?rAM{qHnk3Ao9nl612c^hnbe}VW4vnO8Bd<JKX5*gS?))``L@(
zZJ$MQIuf`Np@h~N-I1m|+C-z>wUPp(YsES~MR*&bq`lF#qi!QweKmqHdvk`#+6DJ9
zX>!Dvy*VS7sqTch!Kh&N=8Sx*CgL{TXar;9<_uHTI*6+fx^%}knCs9m^aq=}JUt8A
zt|vnq%)+uq=*At#jDW_sc3k&$5OyQp10Fxuj_cu$_ANtvjLSPgrm)S3_)I2uMfy~)
zu#PCGJqu%LiNdx(XjWLjE9_XdY%dbH=I{HAU7C51SKx^#>;#14n1nkMg&u&=q)`7Q
zPRJ{@%LABlOzv|k@z-6Q^&6J>7PMng+GvEXFF`mPks5^3pFnUDxkAp>%ym^(XC`E>
zT0}0Pz+4*;Sx<qv?n30d2zFR_o#Nsq2>!0kT*5RQ<6Ve6hR}^W5<TdJv`u>8yD&M%
zwJ4ei0uDRsuFu-W!nQ&C8X~VCl->lP>pJ}T1EdcToG#482V-3)#=kdby$Q9+6~aB&
z075cXdr0kgC)ONK<_bDh%ymm<52#JU`ykQ_p&NH38a@ev*YM?N@@U_AiQ{R;&^#mK
zY-3?tv*xidj^Ri|Mo{1w&PJq~0>|)5L{=l%rYu7~pR<d(@5p?BX*h-rh-^aW#vO^K
zTn52wik+tyHf;(UfiYxZcV@kV{H1J4DVt!bz8|U|AlR|nfpjp~%hSjAvU0MKh9kZk
z`=4W0j(90Y+@^kqr8<1T#(gkrn3wuwL{3CVj`X>Z79coXeviC-U?<I4!Cd=;TcPfn
zhVI>r$VLiZAj$PDv04$jG1W1xv72j>rgYWUz}l;8G1*6(wW(FfvY8~qS;Mm534ZC7
zy&Xl}j$q2(jAZo)-Iyv-_U2^SzU3IfCM9!;^6?Yb*~OBd$UK#W@t|;--N(YXBXLlU
zMcUMZq6RW?AMElu{L0}zoplk5;o;bg@B)IF8NWs3T?DPkNvMWa8(ilz=GvY49CMum
zZ6-nlp&NG`vjQ=W(#6dxA01e`nPZjG2!34o%!5bnkFz4I*USkNa4dpp#A%2OrNHSq
z50SYD&at(SSb^XC<)bz3i&;Zh0_Vv}q`4R&dE{?|RL7h>nR5%%o4>sC;=Yk(ay^Cp
zPc+H(2BcS+3m>`s`L&mMMrdfD$bA+%KgY563ddIw$fVr+0>^i%qDz-AaC~tqIK3{!
zCz|hgFB|6vv-MAAJ0UgO0A=gr;&aURsoT!=m!J`SKR{c3e{wU8un$A+`^?Sc=S@Gn
z;^p{0che}Ksr<O@bs|2<e7|%HT`K)Nc(#C-Z2>mVE6UTWfo1>LOMPV`^)s%yP_e0h
z;-wzJ-p>hkaLv6e&amEW0#wIQ(|c+4G72YgRF3b5*N7bd*}>c=A@$=scm8v%K!XV`
z&EB=b`bC@Jv$%6sZiYXrUDo(eOH7n(j@#d5_^pdG9Ie2)H6w$Oa4tSd%kZfjk*zqG
zNTWV2-_6Jvm~m3Zi5V`$^k|AjGBm+;hv!nCS%l(xqD9f%Ch756owQ&!0OQ(%72<|d
zF5YQQEx08TCQO(yVU9@=Oje!S%IS*s<+XCVX4*<|--}Ibok%IOZuzRzbb)0RBx+NN
ze+$EJH~wo3zjbNv_RbyS?i>;vADWagIb)(Za9x8=?_8OS>z3h;$2>WvA5|Eh?%%x3
zmG|o&*WhExm%erg)W;?YYU$><$)b+SK;j%sKs+bc8{^;e2<fn#N^yj7^f2N)UNO^(
z-ZFA$jtowzscCEqIF0wR@!0m0Wjkd!o_A^cmpX$o%QCMj&$3esi-a4NH^Sexb;m1w
z*t+8<YtyYYMA^Dynx?kyu*+^pf@qVRlT60Z#C!zU9obpS2)`i6h?1|7!o^92wT8Dk
zsR%Vv*oqz~OQi852)x=h1;!9z2*HjH%u_Wo&YKJoD;N73DRoD%#_(vu%GXGlcbcv4
zLZhS1?;5G;`1#03DHC<0Es2f2H9h7_8D@(c%@~3mh1nN=0`EY8Iig4-BM%_J1W!sI
z9;s!U*&=Ifj=iA7Z{Jpf_BB#ci(zW+uolbwoR41;n{6E+%gUT>)FeWOa#*v(CN2Na
zPLd9-j;eQ{9Vdnay-Z4DV{WU7jw5(I?{}81Xk_F*bQJ@)u{JcIu#v(+1RS)DwJE*d
zZhGGfy~C&w^G$RTp`)?g8XogC(qif_5KzYU+D{Sr%o7;FM-{6>Y8+q+*-1s9kwWXF
zBGkx3%Ma{C3n}neoAxvE0)p#|BVIQ8rM^Z+co)wYnPcQ_D})*uIba2tDnx`Md<464
z_83g?jsg0zr51yw%^PHld15uC9tLl}efq(cHId*tl1(*OCzCnF<nlUfS8|~pwkx^h
zQjN5+)Z!+K?>=+rVi<Z%Q)?a0EI%za*^6tk*q}RX>L${yM@c-qm<Zm%MbtaASV76d
z3L$w&A=tyogLZ@_Cy(WL?^s5i<z}WByK>2++C&{_^p0;6b@E6zQ74aiMoQU<<rqvH
zO&q609P7d7lXM++tm95+9I*ibGcnM}2#bN`P-3g6XXH*RT-?YAmmD$^{E7+NO9Wq_
zG#23)xzy-K6FkowJtGBZ2-5S8V9H8lG~}!>r&Y$w5h7N`3ZpbKMH6VG#P=t?Jl=vr
zqtGU^;iJ`d7dOaICt8pk0DCLLo<XoC7&(Bz&n>bN?F=Dqj6@<n5dmXD@SCeKJIF``
z<=S+SM#eJ{j2S{k+9JSKVX~u>*)iMECCxf&<R%@p8r#tcrlU3w<F?}$m@>SMH(A?g
zT4GC$TP2S^drU)TWLwjvwV$ly*XHvOa3&$_5u8S_FR0;@mHg_dQ|l)yy{@q!@1P-X
zIhr^M0rs|tNhUg$V8ip!Y*;DmSGe9+UQ*s=xzpi%eB|&8)ffb1C+3*wG=d#8ReL@C
z8moQ!uqj8!%*HpPvDv9WGKT+VL)@Fro&`LwQ%3IH*>tSG=|UyJ9{HWcZX+Z7(7@%&
z2Ed+7DnCV(-?h*W^Oegq9@hALh-4x_Pw*2$*7&>+3tHpzy6Ckfc{Zu!*@RaAFb#?K
z5sWoHM(o*twEENxw8dx7-Qx*f6JR*k*D~@H0$N1qpsqKcm*#u2GnOboXV9EsAsFEE
zu24*VuNtHYVW}OqHJ@cXK_KIym5e-qkdNif8L-UhfJm2%oDQ9^7v^%gb0<P8Tvi=n
zH+Q}KxAJr6D+uTrp}Bh~b?zQoxenvD9s!An?It>n(1bg*(mNWd6Aq(s*w(zKye3Ca
z53FRQ146EIKCIStSo_Y(5IWlld(g`r*l{lc8bGL(2U1&kVC6!zXR&G8Sb~o<xXv^}
ztvqnVR${+DwWZBl$Xj)2;lY)RR3Nm1oj%jJwO_0ZnImzKZR9yE9RY15)W(CUZ9KU0
z0ksB+jx=I+xRBdysLL3>w4X9#iI))Yfk3=$qGLHjh9Thce;hdm0n3cwDcFZcDM>YF
zRW0wQuxh6Fnt&2f*ikp$W$liD<wS5CTxSwt&-G)8H3(VG+Py17<()5Z$~%{r6gBdW
z9bYI%Zwa;`ofEn9xtPpF#w_b)XbLVS2;Q&Bf~`U3MF}P4or@Z&yVE2YOR&K$99#U_
zaUq+=Yd5|GBFa+~+k$I+eu8qTBI>P1M7`vP^L?m3L%`=EaV)ZPl*pbYzSx-t&O$(w
zi3^Q-?KqOBejiq0AGC3xY4SK?76MBlITv|Aye({gB-jiw<b3obZZRY_pGz(K(tJ<y
z#y$4D+$2wc9bmw8{bVI*HeW)W`gtEoNqZoXHk42wF>T7|xjxPcPQK<141}m<FlR8Y
z8A&zfj;D0}oJ9;~g&nTO%<+^#la2@Au#TI<!Vl!89Y@Y)$IIU9UYoe=@g;Jmbj{~u
zGESbux@NRHY(=YTy_VVaO7*|=RP9xVdK|8-j}UUbbCEe|cEVW-XChv~@obcG481%l
ztI?dVQdXl^Jbp7nR$jYwL#W_X3JvO#li{pto!6tAi(6MY>0i~h&O6S;X?d5QL`P4-
zmClk%5z4VX{;`r+3U9mrbJ~^Yv*|C(#UY=bx~NRt<(^r#R(u{Ey{~38a14%~f}_Eb
z&PMp!(fHbuSPJiCU^M;-?eaz=!}OQsHXjYw{4l{Y+~I4G+De4O)?l*}BGd4M=+%a)
z>7ECj{k$Gc@G}a<Y))BW%*79QsFSBFw9r(UdX8nH)N?F;l2q1|C7%320p%S^oc?$j
zz`FTqqz|Qah&KOFO17LIPy9$nDF+j!aIH1_++v!eer^>aJ$u4m&b;lTWYk#&<z)z0
zBV2>P3zYQ;^$7fw@U~Rl?NHvS@CeF!ETuf}%zqI3zhq`Km=6;~5YiDc5wZ~q5cqY+
z+q`_KX>zciAx~*}1;>YTu1DC6z_TdBb_8$pJ~;Rh(I-VunPCUQBM6Tn>_T_~;l~Ki
zB0PuiJi-eI-d2XV7s?SIf)Ga-fiM!`eT0JuhY-F%_!7Z<$yEVfUgjBwz&w)>rXWm1
z2yh`F@T!jARkIMX5eg7^N#kv)dH4z9ZH%u*xCY@m1dh!b1aEA-bY2?n+nln0JK`J@
zZ)2R{5rnTBBVOKn8$UCSHWpqV`Jv!#{0LwegTND@w=vFe4Z?K@{AH6Ti@Oo-Mc9e(
zFoL)7+Ur<^UI;uFcw4G24*f6$u2paIbTgpi3g=0JtJB+<*4uYB;`0%>`ct>mb#y^G
z7wQzW?7wV)+S&^ozHsLJ<+D8NfzS<Iv}ATqPdjtqw8cvn&0SKxAV%wiOJm(u4CsH%
zw7CnH$CeojZPl>OHe1%&rVTLGI1?t>reWuC3l}Y%eH_iBO@j?c)--KF^~{=i3uin3
zin5npu=F1+7Zz2g!G377wi{ccUJw4k8jd(B&25?WJ|4ErFt?Ey#tfI$l-BTcI&;BN
z*xEz$AmY3}eb($b)i4@5ec1(zXD@{g6UEx9Tm}KZ6VNiDjU|#m3*&pp2tB^F8!Le}
ziK@ZlJ!LbN&zryOxOodtG1D$-vwD~FzizX-5H_plz(%fr?#<TlE)5p<OxoZz=BWd|
zpx^&TUugj5tNqtrVr}cf{IJn~BK>tnZ!K20!k$9^J|FC4x5_)228j`aW#shUF_eMY
z8ZKexLjM~!Nl&E6WAPdOTP}&Q*pUA%Uny!ZsT(hGjooG#*FLojc7Km4g`Mk%Vdy#J
zFDNtRykyInYpP-$*mZ}gqsV_x7=`4UvY`Fh3f5fYzdNbT^zSjsLH_TDW5IYV*rznu
z1CgR&kB-4Uu_6?g>EFGA?ds#-fh40kTHPB)H_Cq-bVxc18IDusw!|JGq-Q6*{G%Y3
zBC*TPQVGk{?8gw(i>GWaLZz`#Pna&Y-FQ&l_<pj%=mv5k3k*F!?X%_o5W}B70!4K(
z-TO|H)UTS<h5q|&1;LV#{{xiXgN^l?)`MLu!hv3UQOxQeGd1_X0K#B8)o2$EW}lG%
z4dhGr-)0k{HP5JxYfY_4ksBP;5hGcI;lsGZiYD2<98^2*R!3v8Sm^X1M(M3U40FJL
z>qQuR|C<4Hg>eiNt3oLqgFRRlMxF=66ln}n-+GbjjnmK6hHGsbMul=m*h)V#l@|Fo
z*c~O9izuuFMVj^<SH$CK3P<JUDDrQth=&M$JAh*ZchYFmq{Qf6mr@imp`AVP7p06k
zsi<QSEmE&TPex&o%}}D0KcEy?BCp_4OT)C+5Wj31o#wyO$05(~-)3e%6O5n&E9IR_
zV6q!cMzmx^z>foQMH-|$SlRYx8KT5?{%bD43Turlg(3fMFLBGTj3YVN<M(g!#e!)A
zv7$QlG(&}geuG+B((11(>3x=DO4;c9h=uzPaFv@C>fd;H!5^Tp8KGikN%P;}n`GzF
z2lmWB%j?X^J=o#je=)3`-^``H&YfgW5g}PS$E3`R(I$TsM)Un=uL<VGf~|SlDYa)N
z9E{>%UVA8tTjl1#ytn^+Oh_11?}wjrVctB{$(lFM3$`#K46&2Ft=K+j%$~zmJC(6u
zCQ*tPSeUaYSZIiYZq;oG3?Tu-@n&ZyRg)JgHv{=n#2yk1QHzj&8yZs(3$}=rPBPZU
zVMCo$q8dFyXS;6yFW69LpDRP|2xR<c*ibhn;)~%Vp%rKL=PQ@ta1{FM>}otckLLw0
zZ7dJF{t)L1(8@Z*X_${hZg3FKlQ`X(g=1C=rqdcT=MM#9T6ou9U{AFlCiA5(yp(KQ
zD~B-3s4vrh!v&>i)+qlUU=`ms;08=?y98m&-kjhH{hzw#!v(%RZJH}r+R9QIY1TIv
zWk>J)bA6(q<XV0&rFCX4^E8eI*?7mIGByGyJ1pRA|3o{1H~Ot|?IoTC`o}RvJmd8l
z{gM{wjmrnl0{MAJiSm=S7?r2_n^~g&uUVcpmo^ET&N5y<eeBr5<C@v9=e5tAc}rky
z*s}uP`*<47{x>&l4|~(NdYZRz`hwXDW-f;Db6jsNS`O34N3wMP|E*E`b9*0e>~R0R
zrtR^rs<k}+KWO4!_UDs^?v06g8n`!+|GsH^x>1;p5m?b@`n+lsri%Vg8M>c7_KcB(
zD<=IjEZ%#^)?4t_G7cB}f7=*-a)h13joklNOxveevLB5WEgqX{&fZwTPd$)J|6|>r
zX5Ihw*6r==qoa$XSh@F3zH=6uFUL3w|Hs&UKfJ}CiLdmq{BT5D_q?%mbX)h^+`&DN
z`QO;q{i?)I-qzMVpU$uwI+n8iyV|<veN7$%+P3FVdmCQDIO6>wYwP~7v!<p#ZptEC
zdY-+ZPQD}gSX4xLoVZftZA9ufirvr_$}2?NFTyj)b`H@_G2Wsu_KN>rd-Ma8J}#av
z^5<)oca}I`JXhpTCft9e_${$P+#+rlcZxp|e<kh}KM+3=d83WxXNsM~Qjz1t{WHa-
zVy*aX(b(rjy1OLr6pdY8=y|i6<$Nsi<wMHG-Yz&)GH*^(Uo9>cYsKqDV^0_9wo86Q
zd`^5-{H^$Bu`SjG%jc6$<OyP2951dG*NR)j2gKit=0PWv(-!lD<sBmq5Kj{)h_l68
z#2w-b;v3>Y@h@UJ-zq`*ZA88qO_^`ul1s$PMDyw@^tVdBSA0VJh4{Akk?6xjXL&hd
zC$Wz>L>wc|5SNITi|fVjh{hf(%AJgRtSsNyHwBkTUM;Q{?-73_{#<-ZOpn-d+KS!9
zfugZHit?vOK3lv{yhf}S?-YM1J}<r@ejpnApC~sQKdZAJMPeUurFgyg6Y*t{udp&-
zInE{IH^eG&u4wFAVt=jVE5vKXwc<wc4$;`NM84gU_lbwZD1HEEy)n_VLwPJ^%z<7c
z!cfuJr$l@tW#lt<DG@hz=)o%Kja^E_ja^D`ne??Jg0Vvn^3`0HQzyN#Ly!1o>F<#K
zE^&wSKa~6<@dfc0;;%(xhaU0wDWjf0N^k7YBmSlIX}B0*yP{$aiS+Fy7m0j#nEKw5
zj~53@f2!o+;wb4SOFmPaA^if$=ZdSu)nc7^qj<Z>7na%Hhr~xkV~-xk?Rm<0Nq4XG
z`^0yp|A<7oT%;k}kO;?+DEBzAkMx5`q^lC=h-ZrzlE}AGyj=RL#P#9>;v*!&^Ca@^
z7GD+L5D${5_al-4Z{RY0NNgeIiiKiK>`o$oFB197rLPc&OFw}`y7NW8oy_##B2nL3
zu~EED{2qyXKOm9*N$H;ve<{8y?kAD{w<Oa4S^B?<oLki6oiy8SvA^_j67AuezvNhP
zqF5!)5*L!FZyAYl`Cc&dT`hh~`g#)SekeXJ{p%#sza{=w`#;qFucY_m!i?$iNtDx`
zM199e-&-6c4i(QJk$x<R^fRTOD=rq7i5HMacO{8@-xa?v{f|hr<4N&(akuzO68YaI
zk>8ICH!_Wcz72`|?Zr;g_au>Sgjgwk6^Zn-#0BEH;wlpPt|U?Z2I=d?M(O!dG1L8A
z{H65ok|_VT;z#1A;#Z;{ucI<ultekXV!qf_`+JBdiYJSwk;r$3I9fbY`>Vx8;!<%H
zi8=6~_<{IWF&!_=aeoi-6mhaRU%X0uQT&yN%Tm)WT=p2^v}K6HXILPbhiuUP63N{}
z8p>e528+YQks@E;;r<K7OT{b1>&0~<AJS#|+r%B>ed6Qd)8a2gKF!N~Z;AWG55<o~
zK9J9J_@UX5FV#|RBO1R@kdKpmvN%|*5$B8M`W)%cm(1@sEblV$TJZ*PgIF)#Cf*_5
zFFqtbBmPu;U3^QVu@Tlszw{&@Kq2{{4Vf$Ei!?++{X~%uqEMb8&J!1i=ZP1Jp5KjY
zC9fCxJ&xtvB7R3S-xr|gD}vl_{8)jsqel6s;?Kob#J%FXqWNBd^q)%pTnzJj0rVLn
zUm>7eC>|poC-Sul?jI-)7EcxVrUmzp5vPjN#Ts$GxLmwI<b43<UnAZqdVV@yk-S&j
zFB)r!$oHjWAHRn{ZX>oA`-$fJ4)%XT@>p@2SS6ar`H*gjWIme5a<3FOi1i|$66gNA
z#rwsF#9iW3;?KlA;%nlYqUV?6cam8)gXfPUD!HXtBGTv()6tk9IY=BMP7vpb3q)GW
zVfyXj55xz>UE)*XPesqq#w(KditmcQ6%UD@h<_2k5+nTng?OfzE9Q$ak=DbQu7}uD
z>@N-!<D%!UW0K@);@P6H<B9T&5e3lrDFbOLi1mD5r0sCZkBCo+&x$XJuZVAn`$bw_
zWBx-T?HN(V>!yZjVpPl%3&f6MvDj1WD-IS<6~~Gb#hKz<(eu-BzGRv~Vtb68HSk`^
zo*xeL{TBKsrGHL*LHwoos`$3}o@k7)A^*pc{~~@RhWNb|`_sjiVk@ywjEUy^Gt!?T
z`BZVZSSgMZ&lIagns{P;7l^CG)gsM3asN)Sx&Muqq&I%xknSzX`^AIeA@NV*Uqm0j
zUn5^gjEXJAwqggdvv`c?`Q;cOxm>IeE5&i*RB^gEM?71kbu_le^VhLn@<y>yyiMFL
z?hqdoe<&LNb|~*z$<6(Byd^#DwXt5B%_6hK0<lo+EYkcM)5S&OClB&$$@4_x4-fil
zB%AvXkiRYYX7N_>F7f-~1LDKt<Kole3*s+Cn)qV7J{Nh-OWD{~16xSW6`S10!2T1Y
zKS`_*hl!)b@!~Ym+}A+<xspA<8|J<S^ed#NxiPlK+`j;~O5P^kBi=9W7GDxy7vB;O
zhzCV;{{rQj`xhX8#9(~^(cGVa++DJ{PXXE7rvPbAh3U&h<2MiT>5|8a6UDPcbH4)V
z&X&ATJYT#>yj;9WH1{cx?{3NWi{`!s^t&WKCH_?Wxwv2ajrf7+-M`>>Ds%kBs0iCF
zM&DU9_cc&oFUkExT6trB+FT=Nh~E8;1(MGdX#$SvHi$Qgw}{^rzbD==J|ylEpAyae
z50q!_e}Jz@zgOHZ(%>5F{ZRZ^q`f)n)5L5NYn`U!s4o`HeGuqr0gn2UMROkndfIWL
zexgWIZj={_wAe=Za*;;cDA$X$+eZ2O;x6$i@uwu}p}94tqa`(x#@5I`iZK3T<aCi{
z)wsV%qzN_3=6(oxGG&xYYiQJ0iZqBundZ{S#iF?n0{KeG*NC)-#&nJ1?Ig;jK{M(f
z5^21Q@=M|$#6ODJy04HY(tH`y4;H70XNfds#{J91i^WwU4ViKOt>QuPkl3H!|FM6d
zNLy!=*NK}*^uxQqutWOK#V^GQeqTqvVIu9CQQjinL82U5%cA~a@p0*CbBuagf+J~m
zjHH<?@)Pkhk=Dkj&ldB=c4Dd6N2CQYraxUAD^3*Wi3>y;4`cevM4Aqx+#ud6-Yz~R
zJ}c5_7}Nh+JRlwvaan1`1Bbz+0}Sys!Vs4qhB#drdg<^JqLG{5x9BGQv0^W=pJ;wB
zM0?64mx~o*r8rKUBu*2n#93mEIA2^WE)!RX7mHVm*NJPy_2Ncxv$#dvDsB_Ei#x>o
z#GT?J;x6$iaku!A_=>n!JRlwv4~d_MpNU_H=66nvXF&HSBBJ@-6Z&k)d16c~5xa@}
z{h0Hlm)K7nAoArS?k^WB#9`t{u~Ia@uOfYw<XK|#`#OuIUnZ^)FBVsctHrCu>%=wU
zdU2!37n9iDZQ^!uhj^d3OMFUvR(xLEExshaBJLFrhzG?(;wR!~;uoT$`zd^piS6SH
zT4bJBAQp--u|(t>s!V^Z*h@6OH$y)_a+x?x94S_c<HSkgG_gvYCDw@Z#TDYk;wo{q
zxJGP#ziPAeTg0v6HnI8rtNWziB|arSD?Ts2BJLIUiSLL9#Dn5z;uoT$`#_!_+KA*#
zvH5+jnDiy0`MsUTL-GKzO!V&a<#D}c<7GT=-IgxBV8OEL8Spo^Y>8!!7h5)a#WJUK
zR`s%Kr*y{BrH*kXM`h_@&xQQQ&m6{+8<v;Zy5esH0mE;$exe62T`wpY=jR_cru!sd
zqUMhmJr)u!7o2jV#rL7paBYToYXqiYV11_}cx5B%@V?rc_>A>7Zy&NZDeoW@HTX`%
z^4J!yyorc=c@T9%ZBUQbsg!;5QsPXPRfzIA*|d3O%!ZuWk8xwIVOiEoy;tuF#JxO-
zI{6r=7$e%eeaj%HmUnO_&SlWCJai{f-nEE(c@T9@KzYNC(2uLIFSWccP+ld*kmcbk
zLZZBz5Kk?ywl6F&<2$ssdHXg&ky_r!dG<K5JY3=?%KI+j%!6i`?F;<Sa&lM#z<mt&
ziC(%BPqik~pf;PA?r}(rd)p4AEAs@9<IL?*gw*zpL;Jk(<FxUP#|wyKxE2FuJBac)
zC%w(9i^M4{u@%HIeo*E^<CVwqS!c@dJ2jYpeG<8nZO7$wlXSDtzBiAME^$Wc+oyC<
z&sZ$sXRco?)(fvzd4GHN>eau0|5&Wg2`Bcm`mgshSB5&VeT|>F_VP2=p|14wJouSw
zNbxiGMx+pa=JMCIf}gq8H+F=dxi0&kgrB)Kb>ZTIa`=?18|$`p3j55cxGz4lqF_zS
zwb?gjt!r18^X(SvTQ;<<ao4$<vg=z`O|BVTwW(%p)vGmos@lwJSv`5)=;}@L)>gkh
zudwLF>K5=h)wZU(BD8Kw&DHSvRbS&<_gYPOUE6v7byMaA)-}w_TpO%wLqBMHzOmow
z+G_Jd@rUEL#WQX^r7-=*v>Q(@bob%$%|TP+g*8Lt?P@}sVucao_pEmz{ad-4GS|dR
zY_#!Z=i78y+{(j^9Nu)P<g`sp@86WB^yx+pYzh_H^v9S|f}4VpGtB<TrgWu0(d?fR
zA6GLZKDH)Y7^;gEx+YDg`Rm)1(WE8eW-akIYe^u{65Eqtvz8PU1`8t_*=F0)&|xiE
zkCv=MOMDm;cO6sOHiw(F#NVtXfo3fUHfu>yVMsOGF=0zWDJ^jmEtwX#qcSx9PR;9R
zNf<5hnWJM{;&0ZHK(m$vo3*5<Fl~+PvmFz*#MYc_iJQ_A-(f8o5-*vTGcR1|M@zyf
zV-jfAl3=rz6ct_?w>8^&!j{;YlP$3|CtKo6X-W97mJE&0nl}|K37{qZlraf5Ye`Yz
zWvbcEShmF0oNS4$IoT3hbFwAjl$Q7pYsrxK)_LpDk|0_VNEwr&!VHbJT{~=vtvT5e
zTXV7{wq~y-nQLs#$(Hz2S`ye4#fq3_)?r*T<(+w-q9sL`UqR!;(aw|PaZa|x)|_mK
ztvT5eTeDqzMTO~WY|Y7*1WZe!W^E?N+|Jin@#c6|!@i1e;r@!D@W%M_cQfnSHT)nR
ztt%}oz`3YqcLW|Joz6Sruf=~D4>yK3h3cXW(<Wy&#0t-vY|cA{m8M^AVjj7gslH7i
zod?{)VJ6LqIHL9(;})iwRwd6uZehC71QJKhEi5;=f}2()a%Gq_y>Yy}aweHHkp>q&
z1|xO8df$!ix<I|Z(Z4QOe|bD`d|+L0gVST{o>0S!@p!yG9xj{`Z_&_lQ><@`y4;3X
z@3vKA;!~<d#Otfl>d&fvtt!3#t?IVb8TBpK)>p^+=GJ95<kZLdX4hpkxC3K-bJk_m
zIo+MzzIO}jJHi*_RChCcK^CTXfXtIG$h>u}<qNVkK1Vvh7i7=f4bCR`f!r8x)leTV
zY-oU|(aG_l6&;<S@z(V}ndFr0sf3G`E)&tpwl|H9pE$WdBizfL;ZF_~2KqV2{bA3L
zcz(mf@r{)M9KC%NkDvP5p1g+BEAr~vZfxJ+4mh)Bb)@y~9!`;ySKqqEJ+VX8gqpLe
zHq_i)^>R&ipEs+r`#Q&bgd8RA=J;0nX>4OXsz!I`AvZtIx>q^fLc6CRc6OE9&E4Hl
zb5~VUFOB$oYRI@TT4z6-_(}D{_<Qfo<b7K6aU5`e4QBFzfh&xn=^ywy{4$8NZsan;
z7rYdgGXC*M?K`o}2&DD-!Yy&73!jE-xMvMheWT4R?g@muP>KY9fJ+qkG%P``q))>N
zB=OH<o{~ITG4THg*EjxNd6Sqm5*W`t)%X+W)aG8Of`Og*8(NAIT|a;34IY~{n%SP>
z&Lt)uj$>~KZVOjI7YPJ!_w#v`v=yj6xGnQ#DAV{ueek=v)H~_C`s0%<8LJTS!{KA_
zwlqGu5`7bYg5L>W05v@4MCsopcxQ0G5d-j_#6s@!Gpm0Q_kF+J?bw$U2nNoC4uf?H
zv@IC-zlm75wHc7?SCOb7+%v+bQKBzkG{U`e&66qCZDF{NY79ha8Y0{$!!{riy%`mT
z`{Y?MGs<uM;XduGnB8*v3Mbq*<JYViZVQ8f<%p%v!=FDOn7-j+lpfzo!Y4$oMBeB(
zS-^>Dwg4ykDbj@pN(@AK(<FS7#7J}~dr&4ZGdhxOIay+MlutB-Pm!1xy@h!PNi2x2
zV@2f>3!|k>JXm7P$>HT}#0`&#yu?<0%1)o2&NxSX2E~zS6zSwD%HRIOqfEyj`=ZM!
zkCwdJ=cJEE-Mmp?x(v647ofH^Zuray4WHWaJ}ZZDmd+<`!qY=`2m;aP(UNd=nt9Hp
zI1**U!ZSK>u#DTnV1Nau^YMEI)esDfgaEgN-$PR);pLGFAx59YpYVAt8D~Yuv6<(4
z72)u3)@2VvaW&!lBXpERw}s&ca+HB?3&Rh3Gl6ak!#gEKqBNKoekkn(0B#GTevaqE
z60O_9@DE#>hjEItqg)>0N0hf9x`*PEW|ZKzFnTV<r`xYX^We5H$|qgI&$NHkh$Ycm
z*y`t^ZyT{&l<ygYf137JBU-nG;TKeqbz2zzxjJCo7KV4L-m)m4oe00!(vPoUzT)!e
zV2Urb%r&BQTNwV8imHg_@Swk@yd$H0jw<|m`eUZQmC>zi<eNE61b=$b7!$vpIUL8`
zS3D_N!ydhp#T5*<h0z79=v_^=S+EtwW6i9s%pcB{Rx}~mih3NE_Sn^eyIQ9sXSYDO
z$`|42<X5v?xGmIj$-jw%0k?(AO&0?Bk8nTS7Fs!ye+Mgu+d?a6=JRG*7;Xz~{_Omf
zl;O6}x;D$pAIJ1?TWI(9%Kw1fg4;s#BYJVae7b52!)>A6KOjGiqX4&s=3#xfEqoB2
z2*YimJ(ZN_w`KWoTWHf)<hNsfxGl8%hvmOO8Ey;r;@hJSZVNwSd2m~3(^uwS$ok>7
zkb^_Fg`A^dxGnsqNk1u{>naSlg<ML;ZQ&di2)Bh?BgSpv8C1Y+;Rnd!FWwu>=kr2g
zxGn63A@djS3+8WP8E{+pxk&-Hg~0%;u?Oiv3`ojBG9nv?M7;4F3~WS#Joh<hI6+gA
zQso`bCru*e<FrjCLjD6#n6p1;p;^p0eQ;eCdoo&A#bJco!d2)@!F}jJW*BY@7a>Ky
zId{WtAqA}Qd_HCshTB3rf`R;%>_6NVYDS<&c03qh@dY_3H!BRcg%7i+E6|j1xtl|Q
zMe#|uFx(beIh4;Qv%+v&Xg+I;Go5rs`1p;Q-DY<fZVR(8jQOXrD7Y<Lg%m96MP`ND
zLVFwo`6sbMa9ha4bX&NW#{g~%`7uGag<DxQ+!oqi49mZk<-u*?5>sAfKJLvpVYn^4
z$TW3Qes89S+d{kGYV!B7KDaHk^5Xo?Ob@q(R$h@G;eNO+<U=hyqvsD`0=O+KH43;b
zY+wqwEo2M)#arC`^O*u}3t5D5TR4$*!fl~dz-=Kv9>Q>2Xccf<_z6?MZJ|}bZDEWG
zxGl5_xGfyYe#32{tpz^~q@Ri6*(x)pZLG{j898j_Q#_e&3&U_*I1h?^y6FwWZ6O7Y
zIUg7c!)@UOMqc5h^Q=z66xH5IUxglVAxUm~C=9oScSF&RXPq$I7V_Y><AZ-;xGiL@
zw*JSwOa)G81CqMI09A!9PXlIlV}d=0crd_)Ug&;6J^Kg^-{%Pi-p1c_&cXC_H304f
zze3_L+!pf82e*ayuwu9^EHI)k5O@#!aXr=-Rd#q7O6#^T0=I=TP)bL>5mp;}5508w
zaF*l7=3+=tZZ392;I^<oQn_xJzo?{ba$9zT*y3FLX_J}u(?G^!i1EYLN&8tK?<$ak
z_&7>Sdm+%8JL#$L64agc^FZsTj2uBvSU@na5`V*IpiODJ1HsE7w0I7GirinIE_Xc4
z_^{v==r1>y?}*S<;RH9vC?CN-5ux~6G}N8wwqogg-g+993)%fiZYwr{4<GY~tl|@y
za<ZFKhZMYEehZ<5jdiEGc}#gS;w=zL*kX5@n`g>IE*g<5;Y)|^nKtEfQ1IbV<FW88
ztNRR@_<*5tSvcKho`FL)5TWFD)a6#Wx$OCNgw+ToXourg+XnFwp6?-ap69qTtm+kr
ze3GYR1KT*mZN-N7%tRXzN(QitGu-x6!Vi#>hEQ@BtC?-9xgCo0sN7+dZCLjqJQ2aC
zCra+O%8pdhiP|SEpnTXWJ5w2M={Rp-N6C+@vIms|@k4t$LdjEB*_+BGxp>nRq2wo4
zc><N^;I{W51mhubj&0FJc#m}vf^m^J$IWNDUqSwv(ZNUJ9Jd{H-Em*I5TWymzSNmE
zZi0NR(e<OQnCU{8dY>EJ@ziytZU%Hy5IV2uPn~J?HpulxcLH@inXW|vh77?tVw`K+
zR|&Zc0dw<LNb-+3o$|a*g*<Ol;ilfEB2B$b;ov2`M`4IPZ&Mkbx2epg-lp(CQZhXq
zKV?~OQ!T8stN(AEP8lCe^x0G%+R)VLl<})1w@}5Yu9u`Mf&V3WaT@NqkLsN2lS%0?
zEqH!p_}d<sc;fmx4@^u0tF|Leq2`Y~!eqeT7&rcUfxpS^Y(!yEoj4Bx?rz{XuQ*^F
zFY)XrMWm6!%A_K*k-}w3MRp^FE0c=6Mhe#?6$OnHu1_io8!7PFY}FEL<R{rS1axB9
z4v--P_Y*7NaDs8ZkQ=cw8cFE`qq&GFprOR`W(3yzml(|q3<-xNQ3a|@Zgy1cU!Skp
z=){rEb;b~Om?jh5P&`b`!!He7EEICMIyF*PijZyf)Nv;oL~WlV?1?l|+y4lAG8?Ha
zJHnpqMrwx~VNYHowMW`hVD@l~o42hnG1#yhd|xd`_dNvbtcT-G>3ySFs<EWR(S;8z
zbie8NHXoAY7<;h}h`^FMVTW@Pp($JGrAjhonwp8LV}%6XQFELaBwnb)PBLN39p@b;
zbZmVsk4<+3R86cwF!~LMaH>JrW_o`w1SBGMndn4<kM=`La6sUsfH;7Fk=j-p;z&`_
zxIkma#fLeUj$n#sB-;o};Ft&zKG5%XmP8sEDX>CjBO`@Y$ZlkW4%RUP`vU`v9yKx&
zN5F(eWtd_VDwB#xBZYBEMP{S72H=PSgOu0?AZABwf_Eg)+U*H@*QncWM>u;N>0p#4
z%A3gYcs{|T+ku6WvLLACxup4?<Qb;<p5&>f`JUuCr}>`b$*1|A<XNcsp5*CBd%Wdc
zoIEdKe0G@0!sUVqfX;cRCZ2k*Fsvr!RAhB_QsAJONrCC=O$p;B3J0>#rtl_56LoT$
zG*KrfOcS-8I=xVp@inEg8@)+{y1gl6{A7942SRe{KuAuT!-oUM&unSlN+hYF<EGRN
zDqh2JA3x(9oMXL>9~bKpFr@2i8Mzq&lX|_G)D*TR6_G{?+medRMhe@LitI)TJCcgL
zMhZKVih@Q8dlB$~N9;prVJf6sxWbF@c~RI%<wCUA?tsqh!xW&B&wDk?QPN1|W$0J4
z9NikJ<da6tava-8C9lDo<>+Nx*v0TQpjnQ7ja2epb+a4;8ma7$EB9tO${ML0Vs>0)
zeVK7!*+JeEKMMileswJ)ys?U@e06PTInHI2_}Uewt<_*EQ|@3UJp7_T+o|zkNJl<N
z@<bWJ3Wvj}M#lG=d`3n|lz9I1QZUYilVMI~$ivk{1y83|iFLuUlIJkq$242IcYg9_
zA+#8BGutq_iP^@P#^Y^HZjA6y`eEunaZDjZ62}ojX5!dE$W9zD2ziNP1fd{tTp$!C
zjs=8RV*FiaYRZUTXGWZ(juD5?JdQXejkwh`A8}~yh(Ccr!3PjwKb9sEcErzbHsVIs
zh;uMQ@Mx4ej%F}07G}eE9AU#)YV-DcBN=k|6NDYrPe3?LBR)eg(~9r!^4(nst7{`D
zClkR4`~_fxC-C*s7=qbzJ0f>_LN650mo&{Dx((Qc0Ea>ZhZ7YNlT36fvBE^B5WHcD
zv_zpDF@hibI2fF{cEoHK7=O*|nm}-<kk^}SUPsZf#5NEyUST5{u>vPrT&|WQYBsbG
z`&`GXi2GQ{E2iY}1S`TB)@@AIINoMvsb;Vvym?|a@5D;t|HDvn4jYGKeLE+XGuG?Q
z+VwvA{xCD@bMzjg_t{ED(oKbMYQ{)w1YFS&T+}9!ceMg%E&O20LcmFq=zw6{mN8<l
zM@I9bqznNgKny`J4%QeMY4rrJLxOm?sds7Ol7uePl4HBJJcJ(DZZ`jW3KaI@WIQp=
zwscD^BXbaNSw!e^Zc8mM=jx4qEWs<gATC=^Xq%`H9ZmYu#1#D6Es+Mt;xeSR!=9Y^
z5pzVQ5a}jbNvyM4V!hQ8g(wV5m*`-km4vyA<4hs8SuMdE=}1fTG0{rmVXGw`v09?S
ztcxiGJr&@H5WEYA5{TVaOW1`og_wYV1O!h%m=44>2pFY9D;c@Y=qm|3eV|VsIy(y9
z5TYSpyP;!dy9|Guk7R)vsL4cIJ7&bKR!eNPTH;tUP?L#L6Rjj3uv%iL)e_}qpe7ST
zOtg}C&T5J0t(F*P25K@vvsV~N;!Ue1_E{}qM{+W;*$mTU;${=AB<#s%^3lc%MI2#6
zgZa5|#JScDJ;$N>V&&b4-0KMgkfjX4?0Eu_AA7<`^r#ZS?0FfH*F0esDxYJ!LVSQ=
z5;1bf>IwGE=oz`&6ByZnfYBi|F}^tJ#6X&_+0fvlc6xyA=c-yp1|pzZ;t3O-K=8?a
zXo-<13ZDzaC=;zDUbb4|6{{txFd9fp%rMbP;(e<n4q7d-*bK@9Vi^Jk<?7lm5yAO|
zRTCPlRke)lLO`NbwTwK0fJB4_YgO&hW(7`JU%R30iS07Pny;i`W<16dBka%+<_@?s
zo_NV>iD_m$#uGGPfo2l#SuJtEYKg^WJjN4C?9dROTP^X0)e@`CfQ=`vG|@^T%Z$W$
zBHIoM!2!cJ62hK{CJ?_c+DXJqCR$1G(+Y0e2)n)}9Bm}=!E=NS-8kx08;9}0L0etR
z$RsPQs^x<pZ+k)w^3O*w$Mz#cKJ|o)(dktPW={xxO-C@o8bsDx;kw!m=tInQhtQ;1
zZ6?h-P?-7|dCw*yG-*~Jb<!lR6OPbft3oTaT?RIvFuWFq+gD<ViB=MySuMeLTQD^U
zexX5H;z|>(Br?sBpGahzXeD8OV{j%C^;S#7Fcv6*C^6AWf?r~wCGNIbqMsRsi3EoV
zZ6KytEy1zD6&+!xMrCqpOg!4uutR~)VB?p}EeN=lAUHGu^L>!9#YlrAa%d$Rz)5KY
zM$SRN)sa_&&v>Xu4sFPXQP~RVb_A47d}&MDYf8h#8%x`}k`ddBL}^y9qAW~fF?ib`
z-id%B340{X_vHxVSEE+s-e;=#(l&VCN=AIB2AK%Wr@e_YHd^0o3YqFK{`@|Dx2=vy
zsV<Z89JC14eUdsppRDBg1Wa`k301c*wYp4XPT5c$^6<MlpX)+1iImE+8Q*Lxd&g83
zLcyr{ot2E(;Y%EDbSE3>6Pt@9_d#MID4Xblz9IVoQ<fTdAkjc1N@O+>H*C))yzqVm
z0oO_dOTslc?^YBrzQdM!FtyZ!D_MM71bo&Ix>`M$s1406KxVU<ad-A1{yqX)_}R)D
zj7&;)PH*UwPTp8>@*gF8SEB|IT*`A%e`KRv$;-@|9mnPSrHyjUUX6gXT&Owd1EO4=
z8*P+mFwsh`PP-1r@g9L)apO>-*$VL&Wnx1zZTx1Gx~0lrrn4)ZkmbMZ2J2tphUz~q
zu8!dN%W3Lx%(%9qdxtrA8^rj!I?SCF4rkJx6(*G2Ss|8iXN7peofW2v=gtahxwFFD
z;%g_8FyrxvffF=y%l|6;h@|0Z%}~o=-twZL+acJ#YtZ#y5DT{S=fn_Os92tV5j+aP
zB}U7TKN~JnO5tB4N_Q_yV>agct7E~uQ-W!sBDlH9MX9;L_H>mIDr!Z?H~Db00{0&w
zKb|TxzNO&sB@LQPe|Pw^@^5gTg$Ir;E9sKMUkukV*p)|j8z+12V-o&2m_)8Q7^V9v
zZmnA7e_hfPhaSc9&@-82F+IIV(bq(be;DK2ianoIc1*{PT{?E`*q&}zx{NS=3x|5Q
zLZn47r*|;DM=%FoZs-MNP%wubZf_K2!JI*iheO3w$C%`B%|9no`k>wz=L^|};#O)I
z#yAtcaWKB7Q5}OhMO5UR9L($pby2cWhiU#fnVL0<tw<TG|D9%~n?sU5q&<$9|3Z5C
z;&}brHZ9LK?bu*WCp*LbGiuFd^uOwW9==Tejz!Tl34CAWv=65DvokGy(9x&d;g$VQ
zYBKyEubhNNehVJ4upY2XGyI2ep3e5Ka!2rF=+7%Pr^CzO{0(P5?+j>&Q(t=G99J65
zj2(7@IsBCKuhc~SnPnqNW7yE6WoCiv(}SmAG&RFNH&zCBf9Mv{MB#M{=jdSQ3`F%Y
zfr$CINMWZA&=fIAF%#nh5K-ecsx>^Ql`Vt6s5L8NWwAN@{QJax#|#akX=VHfEL|4N
zD@L|5I7M^ea4d*Vk5=@G=wAWvWjX%+^u>m^JzTgcga0<;&a73imC@kigq#zM5T{tF
zgXi*0Nla!mueYhhw!0V}&fp=<UsY;6oOLVvIuB<f*}7mxm!zL8%KY3+q4{itn*Oma
zV`p)|?T5WT9sblzhEC>FI-@w)x_wa2&C)_ql+??9e48?mHmSmZ82@MK{--Zl7L0Vk
z$1W~VB3;21bmrBuqYqD-xC@sr7+1Y`DO~2vnFSxF3#QAl)}n>eXRnyIY<l&Qx!C!S
zIM15BWXZxs&h!N{;Eik9Y`R{lo<(uV{Mid}nMU2vfz!q>oxNn~w3+j(7gR6l)qC2U
zMN7`<J8kG0V~3BOe!S(him{c`Dwixed-lv_OQ)SSbm)IPWG!=+!v|8|KE@-~vIWy?
z7A;?rdVNesNQ;&)T;|M~zo=S&lc^WXTj)%mw_x$|C9|h5UIzC&3t|2Nj)?vTJ!MV*
z2Yh5z&z#xM!Jp&#r$7IkV7p-E+LC39&Y!td^Xu<+G-tk2{NMDeHKTed7S|knlbJtn
zDZIulfP-Hg|M4RiEu5QN-Am7#hsAgPObpM085$ip%bSm^|81XH|1?KgO?+fcpT6{e
z*(nyCwK>!I<q_W?7tW0>U$}JM+=a7e#jxg_8S~E>3QS)(Z_$jU&iPPb5qgFS5}pU~
z9Tnb|moA!KQ@wB&26=G>4~;Ez`pol|%~(FiNfbM?rW%WIdU8q6oxKbOT4qnj8T5a`
zH`Y;oVom>#Gpwca7A=hR>3>466W|Psw+@fy3yXJ`{;&AL!n5%yTLAu}@at4U6Ts6v
z_6DO>CGV(F{&)0+h3D-P8*jgMN=SUr4=))Y;0C05R)W5=66@98O0sUTrcbY?+xh8p
za010@lt9mP-s<L}HaACUum2Frqpz#aNyw~#GJk`ooGqEZBvXz_?k>5PWd5MY{pFJR
zdl_ZgS7CWmBv(mZCiz0it0i9}dA;O%$^6Zl<=rXyKFJSD=1-U0|D5EPB)=y49m(%Y
z<}V3MAHXd!wl9l>oF|#j6;Ljb%wNYT_mg~z<O<3Bk(B$#N#<{WlxIm^DEU0e{F#CK
zua~@0^39UBNxob1PRWl+epd1elKFEi%X?Gu0m&ao{!B6^zUeQ2cVK$j?qdHtN$w`O
zk7U~F;(q?(&-BA2kC8k{GJp8x{u;?kB(IQsndECE^QQ==zg6;f$@fZrMDi1opO^d#
z$$KTgE%~72k0gH~nYQcM{!9|}<w@qx7nF~c++T8;<hW$Mn9clrih=2A)1LAi$@3+j
zC;4K@S4zH4GJgVK{w<RELkHytB=3^^W68TEzbtv5<o6^WlKiP;{`$l6LL}P9Uxg{R
zmK>AZMKXUA;r_*vFO+<lWb?oZ_OF+Gv-aOEd57eklFd)^NdKJVm$aX@>)D?7B!3|J
zxsa{@7bNxr|B#P8K2Ap8BZI^<#Bt(eajv*fTrOTNUM;Q{Zx!zl9}<5g{#5*x_<Qls
zVn>{3*sfCX6mf*e^C9=2EuJS{E^ZOOFFq#n2Px*`i-u$t);HN+<byqw`FbijLYyqt
zi06yOmj=>(Tk=-%KJh8h_`pEAk0txC&RBj+F(!UPoF<+lUMlVspAp{``JySy<4gD?
ze@r8b#9kuT9rYK9eD#^~Ht|7`>xuebitmUWFb}CePCQxUi;vWwDJ~E%5x*tgBz{kP
zRQ#FvhWLB&uVNGvo#nR|X~=-`$>Jz+y0}=pR4l>u8PoR`2Z`Shr;8Vh*NFAvo#HRW
zcf~)7xTj>wH$DPTPiM);i>Hd?#o3~<{g3olO1@FtCO#xSC%!HkoBqi6SINWiS|<B9
zSu{5DA>ShTM`8wk`DD7bVh^#8c!Fqb*&|)0<O$+5ai+LLyk5Lnyj%RK_@?+9636s+
z;)f*O3iTt9VKI|L{RNT>#UkmCliXYEFZ~e7aq)ENkLH7KzS1ogmn;3HlCKcIEp8IO
zEAk~*w)<WZ?R`x06XG+{zbN@v;(Ma;xrg|Nl#%~0(tjlyoAuCV<I4x@$rIa<(07)6
zj94nY@wJEar$|3k`fo@!Htex~lJv8ruMv&UJ(Pce<V(cMNa(MZyiPQ}_n^N`@*U!X
z;txe*yB_r#+x6gE((e~P7XKuM@yajzoguapJBmHUzT!~vG|||uM}A|w9^}UPhtruM
zsxjpE1nT)b1Zkcq081oy6ZxVx_YW3_i6g}e#g*a};y1+&V!e2Wc$c_Sd_??-_%rb}
z@lEk};)miFqQlQOv@<HU6g?kV?Ikz&m35NzgTyn$(c*M*rr6vU)-BS1N8B#%5cz$B
z?Rr*xQ{;1Q)bmLZ(z9ty`xKO0i{|qgaxcko(R@xrUnQB}ADGYcd9_k<bKh5+q&L2C
zk)E%dGvD_`zAjGrNzr_cL-u@G9g_YN@h{?6B45I1{=p)@2T&d<jumN2g8C|PmS{fz
zp{Hdh?&tRc@?!A{@tfiralPpItZJ0Z_Z*o2PVpY`e(_1sTwfsFuOz=Nz9SwG{~-QR
zZ0`FigVzlxr-fJ`7K*f9#r<7HbDaXYpX9;fsp1%Mf;dy0D_$tB6t57!DLyB@Ae!qN
z)c3074@KI4VY|{0$f$^yt!;b7lf}W}L~*KkuDD#hR=h#{j`&^iUhx6Z^Ktd8<X1$`
zw-t=lnD!hJ|0MoJ%;NPA;yGex@ffj8EEmU$6U7>FzPMC8UtA@w7QZE~75O#<>%Up#
z8!nW;5b^7qkv*SNttGb=yNW%;0V3c0U^&CZGsG$4S>idOF^+@u=SjX$yg{rJw~5=u
z$Hk|`*TgqP&xh2XBxmw^4E1D-<~k7aF_JwWQ9~q86sL-d#bx3p;-%sZVx4%Kc!zku
zXs#Pk?=H!n&#0eD{<&zbCy~zc8TEVV{~(&{OYC=f{RrlWt;Mcl50NH9n9lR*v`Dh&
z)9GT#t3+C#Vft^08^n6i^YL_tWY5RbeUcv)9~WtJhUL8={z`mZq}3Vje^2~S{8)5#
zT^bZyiEYHLqPcEHIp(?<q+uDBd$KrKJVP8UP8ZGfGtw`Tyi}w$6_&F@d_>$OJ|mjz
zYNUHf@+;!6#dpOI#E-<kh+l~jTobWAbG;3=lH5k@Bz6(abvM$P>uzv>^kt&)ferm>
zl1GVS#L42B;w+JN%GnO%3maT2+4#bSY<yvZ*GPZ8Xs*klH`nDL4bQNg`^87ZT_UZ}
zaQ|NM9nte4Wv;`q|6}RD5IrAKG+4v@eZ@hdxxR+pTvvk=rLPjr^)>Y7x*9aTticu9
zf3bLl_)T$*xL#}!8^vwncJT+Ix$Z{!k4b()Z0<YiW$9lN-xYr={z3esNZUN@zqt+v
zJ4x;$n(J}s&Gk4qQ2J9ub6pPo>5|8Y6U1t9wn(!-tnW_I^Nszm<j2LQ#pb@EekJ|u
z;@jeT;_t;jh@XjHi2f{Fe^|^CbHp}cd$C09CiWEjiUY+{#8XA%V;lXflsrzHDoz*Y
zh@S7Mb0seqFBVscSBck(>&1<t@zsrbZ<D-T+#%A!6371&kv|Sm4u~0|=Zm|w<hG*c
zld7}iW5r(L3F1lO5YhPXMm=Xp9xYB1r-?JgxuWOGdx_)=#7jiu+Z*K?-`?O2($|Te
zkMEl$e@FbTxI?^8^n8K;Nb--x=fpkYFU7s$K9R<%IG(M=PGT3ar`T646U)WnqUR%g
zf@IH!mhlyi@{O->(D(`mjjwR<BBietuNJQp>%<$yE#g-3d*VIfPVo`(Y4Il_?QpTb
z8DhTJPAn0-i9N->qUXcw6v?NG!$sqB9OaLbJXM@7&JoWRjSq69UoQD#(ep`umE>zh
z&u5tNQI32!Nq>vDP4s+;-7oneahLd%_%m^j_?q~pXndQa9^=~_G``J2<J%mh2{Vr8
zDdGrmlsI0TELMrL#B)UBvmE7|C;3A0Qt=A$I&qD7qu3zcD&8)BPrOImDLx`TDLx~<
zApSypReVEyM?4^YD1Iz{E`BKn@!JZ=Cr$KxspU!be5rMm+(qmz_7;y9%fxb#*5X+H
zd7|e_?Mlfvh;`y-af|p}@q6L};=|&T;xpoI@g=dj54QKE|3Lhs_-E0F-;CJakk~@Z
z72Ap(#I9lwk%sV?f01~RSSwyBUL&p*zb$SSw}^L$cZv6k4~UP7kBiTW&x<dLzY^aR
z-xhx>{$Bh<{7n2x^y47{_A6b?5?hIF#F$tj_7HoD{l$UeVDVIOq*y6V6sL+bD#&)!
zidTx)i0j3T;w|EL#Jk0N#fQX4MH(n%`LBy_i|>gaiXV$#h;)|2d@%fHm?6@*A@!x=
z@#2Z%sp4>Pj5tA@F3uFs78i==ix-JBoXGla61R%m#QVgZ;^X4e;tS$0#8<^P#P`Ja
zMH*#fed%ILv6WaPb{0#;KH^E@ATchE5NY6%<<Aipi06tIiYvvd#A`(wgJk~g;t#|J
z#V5sQ#NFac;v3?x#RK9&@sHx4MH-r9eYs+x7!$jSJwzIzWcqR9RB^gEM?70RS6nXg
z1x4mxC0-?7E3Okah&PG1h}*>N;t#|JMcjt^n?5Rg>pm_{6V5-;#~L0b`akbp&1r`*
z!R>nU3<6;MoRQv!p)*?%{xThI5u2@_=z;sVbw$8!r>{-d3u&6yoBDPqZrz&gSp3Cp
z9jDw#_^qn~@4#XwmbUr*hv`^f9KmY?q7Lu<&BgaWZ}avIfg-iM1H<q;1k$oR&Lgk9
zF^GG45Os2K4sGQPM#{cfDRHLjhBfwM%u8?c%BX@OwcdhC++RdG)=Rxt?^49QJcv3U
z^mLpUBig)uiy)_#*R2NSLC5lNyCYHFm56(J5OuOJ@J#1z-oDGANG)$bN_iYcuYDU4
z_wule4k(Ym?RlHGZ#@*L<qbo55$M=Hd~HgUw-s^bK`~~F!41k|JP_KrkKy~Gm+sBM
z);yq+nKVqt-`q%V8;1j4<_RGC!EGl(YWpfv`isk~MEib%IOhCfz-((!9_OUDd3BK~
z)5CcL>8hZ_boiV8)e0-{oQhW%=#_`B4v96y-BoDctBh##()H{!pl@Hk-lOen{j2pI
z(5IJ4`}O|SO8DTA<23WH_GWxyd{q3@_`dsZ+7VsrI-_b@tSMNxswQtkbj8T4FOMIC
z-(O+Td_6q`ZH>QodfPShxi+<8Riwy)hoLo2H)qcmzlQDgNSpFv_@S9o(RzKWwJmSV
zt;^q#y(V+BQ&h}bQX3<EHx3!WpWM1c`feUF3bAnS;-MMklZTu>xX;k<Ik`ieJwN_+
zMyGQ+)DLl9eEioK{o=bjoELHXyM6u7`JcLZ$mg#_8@}gkj&Fyjn`m7oys$BrS=XYW
z-HHaMtuv)!eY}lRU2$E!m6HaaJvntVD_{?QZ5I9f?78>tjq%(Dr_<Dmj5?=_Q|xrj
z+jL9(&iJ(WwQ+bBs`IV$*TGa%U1&r2#;Ni4HN`a_=682uHLvEM<go8fz1xseaQa}T
z85^&J-?r|~tNBii-5aV8o4uiR;kwh~!<y~&)%(p})-g0*-fVB+rr^y}<Hr?@8XWj`
zaKo83GfmA^N3D6Psk!_pH8<Vcyym8Ro7Q|&&26UUEk~`n!PLC!C^a|T+q~wcdz;q$
zM$LXx^S-0j{JN=m*HLP2y0>}FP4}|q>|&1g=6FU!c0Z2!{))FNeqFJz;<h2qZs#|l
zo5PK1^$nOUEiv2D>#Hl$*0yxA>hl|BRIH6xSER4asA~m}TElkN$DNXlhDq`Elby-G
z%ikEE8gDn5vtp?6WR*H&(i*xu?IwrnUd<0}w0qMV`WJj-Fw>`MQ`>IlktxraZ1V)_
zgJvFazPiOzhis0&T`@KePf|U8xX1bw%&E_UFDqx0TR*en`4$cFu};hS!l8Lpc`$$c
zX^Rd+Csg@1`Rm6z&$cKSx}_?xDX4gM!@er_r0jm#buHIBJ)*l?G_+q4d#^jzVCJUi
z#-}E^1D~%9^mV%bc~9AU1@-MvM?3h-ni(&s^LJ|7kX!ETxqn}qO%2Y~k(T8J^?^0(
z;$tg9b$*-=((0zh9e5hctKSr#QQ=#gzOF?>=B5rS@F5c$8FxDIY%pZ-=@`jK-%Ud*
z250nI9bejE^QjGkI}M#WglC2Q`$pi=q1>V2PHk~~_U?;1%=d#1QzLF)w~zmM|I_tD
zK7TQD<M8<E_!Q@L=O+a-D>e*qcc<61t;%e80LSn?bDjt^+*3iHjL+<I>eJAJnH71?
z#yHLeUGr`#uIY}s*P|v@^Ljp4`^*|1omcbEsW}^(sv7EUlkTpXJE7ZRbo-_IUCsM7
z`;<4kAM<7(zva{y_oTx&m=AL$cXxX{xB_pFlc&UA&7aD1z~mgv8e5xtGIP))*zfl^
z^({EMD?V+};BbVUx{I6+L&wI;pRA9E8tUQM?X2JIkGE-T(clicx#rPG>293U;w_!*
zzBdmUJvhVZ?M#Yi_r7|_n89vQ+o9)l*fgYJFvoH1?y2#<L#Kwnv8N9VP&y@##COCu
z*1THNp=NrG+pl%i#Huw_d*D$lyU+F^AMKe74{OJ{cU7F%#$S9=d35)bcutLbQlBcP
zM;P%jHA|}89zK-VQ1gST_B+ZRSrgwBzcqeW{LrJD;0q0_q7G-+E`hq>dS9J?JuV~b
z-1W2G>x20;ES|Y3bv|7hKlV4s(WN2oG&o&1#^?Tq?Zc-I{GDZ2O{%G^+E}xu>Xn-8
zzPqck`_SLny}#KNpT^$;%*R>4{T-Ouh%12`jH2lu_$NCB*B|~~_`>4rQNU{lxZiq$
zk}r4_GWn;X9QZ1mz&*b3XeO>^{EUKmL?F0<sdh8RH`-imRAG7<^H)Icn_IwI;lqqi
zf5V4aca+x5huH+|@fYOsQpZ1oWtHTOV7#7%9GiP4<MhY@-)6in@!x<V`~z|?M;v}N
zMlr_}{DGgd&!Gwicu^7h0W!OO{=^SIXKbkd1@2s8;^8{%rJu8{&>25xd}b(Z1R4TA
zXB`;-4N8QcGwPjmjtX6zWH7z_oLvDq`T_m~zZ1R*YWUrV@<|)`IqLx}+-^92KG6z4
zXUyv7M?3tSeSoC&b7mekaw9bS)PiyU&k%#3GY(+(e*B@IvtpFz`8i`8b+nv*jsrhu
zw#Gp8G;{=h&a4=TzK#mv=gf+k(Fw={KWA3-{G1(Q3ZkF0M^SJ3J@|7XRHkpJn@@|=
z&l%q~h~CHoPE4}}I8i>~1V3k13`F^&1^k>@F%oUX9+XMUjGn}{oGdXr>awM$NX(1U
zmk0cu*}MhO+gVY$#KLHM<{d0Cmg48E5OqZR<EX;V8RH!FTUqkRG>U%uIa|oxqfEyj
z`=URhJX-Q<I4Zgcbsvk=rpxeiR*Tw<pEEwG<oP)>Pc5Nzy6J$QGq2At<Iup*866bC
z1(4_GjDsaVXDm4Vdi-Hf4Z#4PZGxXOJ|av%XMEKm`XK(m&l%(F1|Ls>pEFg2!^2sZ
zJqjh$&)G@HDL-e*AU|hHFF$8iO87Y&iX!OejIT<-&zThye$HsY$d~kUX7d(AUuPGe
zG^0d6XBSa?y8UZt9{rr1!$b27-ub6k68#-p{am!W5xYgtVnshqJJpB@KWDb0gr76p
zfrOtkTW?v^hfMHucDl)19yQ*RUTQhjhzUPuwy28eWFGX_v<^l_FXmBt9j~IZRh7|S
zvypG+(B>KaoGoDDw=;3|4slX+348QT7FRI+oIS`cysODZKWA(Zv$isSI9pmZ@(=Ym
zF0-+#1$VU`ft=RQ8Am7o9F_||XSPF5{&gG-_&IyjbRm%cWA2BaGb=~(|G<jj=gi8P
z`E(OQKW8?7c0T5+@pJYmzPZ6OVLl&7qMtLnzgK=KW%xPE<bx6Lb2gjx!Oxl9KOp}z
z%J6g6!R#-~e-WLapEG+ZDbJ6weE2!D=_~SoPZ@sB?EYc-k1{{}oRygTBdwP%_&Kxb
zEAt=bu)@z72Zw&n22zHfvpuH0lk&N)=;w?}$@n=NzyjgtjBCXBIqOIT{G9Po6yxVC
zgI$83Gu|69e$HNI8Sry9#H7HZW5EEIf;~uIA$7_@G9nv?M0|)d7}$pdd2mJohXyDx
zB`H<j@yx(3TOOxvG7<9gR*5<La~7J#jME3#C7;pK88bYG!v;TR&!RI0pP+HZ&)I`W
zk??ay0c$*;uiDVhnH|AEekJ=4KWCZ|sF58H23UMS0m?Og&V0C&kpFXzOu3swfkp9Y
zNBTLlawz`*i-w;w^Eq9N?{$piAhDWl{hUp}p~+v%qTuIjD^jqiT*{aGa_n&o<PT<t
z;OC5q>F2Bsi-w;weoWBMSskl}pEKKwVfnvge)u`tV9HDSIeXIddQ!fh>EY+hF1VWf
z7}LYgnU#}%&aAv5{~N3ie$Mzn7SHGjKWFC|1^k@7&J^%-#uoVL=j>8M=;w?@7(Zvn
zuuk|nvx*cyXI23}XZx7~e$K1{e$Hs2l77yt0)Ec=aPGm+nXQF>&c1`<*(x)p@N-6)
zjWRO)oKe2glRZCY_dt=~l7++183m5{pE(Bbb7md_D~6vlo)jsVqTuI@2Zswuvh{QJ
zDHQE^)}fy>9^7`_I1=!4##(LtA*>XW34YEv|KaD1szR5i0W-TX!Ez9XJ3Tb2(B<Ou
z)<T)lcgNp!&cQK=n6luHj26Y{=Zt4Q_&NK4g9ATjRYruLGde-V^%y;Ob@&|0q@S}p
zQA)=QsA^-sL@zx*XA4ju%H?Z&^mDcnso>{q2GXV7;O0Jwge@L|F1!Wl($>4V{9FnK
zs0s#tjK6Szc2+clPj?la;iOeXbMHa|jxFG%RY&t4G_o)M88j(vMl{E~&;fU7JJ5)<
znb92c09tXx3Ez*Vr_G86-$AJ@SYRjje57$tvL4VLKz?rSWL#Aj!vk8`F^uv3vl9_Y
z)}jaQ$t_v@HIUDyj&^_DQ(Cf$>rwiAgpzJdHz?=l*uMmQT8Pk@ZE*)@Gu=Iq>!@RU
z-67d5kJlL&B6OZb-B6Q`=b4)kx-4GN%W*4=j?e!77NN`H8IF6Z$$9}=a0Wsbriz=P
z{22<lAEC=ks&YA$m*XhUM(AujkDb<n59w85V)0?m&S<FP4l@lNhxs)Up$ojD4L6!i
zkoYKM=f!A?JG>RU)f>6f5ISGM?hkKI-4u)`zMndsm$3W8J5%=?$omn{h2D-k(sUt)
z$F)KT(7_Se$krT^G7NJJ0XjG$8(B!*Ogz?e8bTLlJ;U^iPsY?BbYadjOuy!5qrC`S
znDLB!c6AhPGWJ5~Z2YN>GF{EZZ|;7C&V1?39o356=kNb~Mxe9trZ%b_b@OqPbP{ir
z1_J}p?*BL@8;-$fo$LCuGJ*p$PJ(YQ7YaOSmvrGZ0K-;bQe-4kw2>DzWoRoWY!dN=
zUNS#UO|9InnJl+`s%x-8nPr$I9RjHPl#Gmw;kn7uJ9b0<Le3cz!GS75i4mJ%crIJi
zsni{m>3MGJn%Trt8NHG*amI-#)$>XwPi3jP&T3Aou8TaCrRp$Gc!p#6+n&mJf`O;9
zjW|g(-`YX}L%u|biH;_0hP7L35pTM|Qj#{>Oky;l!IXw(G_e%{c2PIi@*8Rg1S2rg
z1p)OD3?cj!uoNyg7%xSLSQ&0IDDjO4F9qYv5KKvo>_Tvz$$J3?x{v|(A;3FApphp?
zzEO-M{K9q~0-^+iS1RKx5t8*%x-umNdXn5y{F+dS{<}@b^f;p(LsXgQL}DM#U}*RD
zT1NPq2)ydR!3}yz!F+kLibx}cFOw-U8!2R)PA$o9WQ3y#o3I4O#FWd(5UU>saCqpj
zjofO+U<$Dv!S7rcXk>(MUBhxNVTWnT81$M$WlCgZJpz0ZpaV@d+sCoQ14t2YK6b}8
zHc0^?byzfN&~`#7LGU@}Mo5+co4s2x7LfvUv;zVfMetf4wxo9hdlBGGV+;IN!I@L1
zM#^uS-D3$mAXAfLFqLnZZ$Svb-vnnD<F=F2>e1pY2!3a2pplWSR)9YvMChafd*I6m
zk?mH1A0tHAQ?v~2H5<Ff&WuBVDPe*sFmyYQzGk#yQYMksPC2rVFeQy8wj!XUjj5|=
zV{LNvj7zSbbDOOmBR5$+HU$TV3&s?iTry*mO9sQiC9?~`Bx2-C1oW;8de+VKe*)3Z
zbo9JHBO~VKo^xKLk&z0!C$llR;zo0YG0<rsj|Jm)#d&Q_t~i^5(~gG;HDe&O;k080
zi?f7xVlq$|#@aZEYMh03E;MbOL@<Qle~{jF7{4ANVr2{srFAJOyc%G(*=|svHnXt(
zN6<0-dkC#D2h8ziWVI3Cz=)AAtq^HsWChBC|DnuAMj~iAgzQE}*bU5ZPV^y058Ks@
zFu)lR3|X@SlzxnW1z<Jk0%b0Y2)amZr^bUgwh?s7G>8$tly1C<G1A8haB+x8+zOe-
zQOz_fWH&OxVT9@b<Y-Ri=rM%w^F`CqG;)*Cv?)?fB0Fn&9_7(At>U<G^QHVVBhAr9
z;4qq3FHsXm@iqh>PGuZKV~W687U3B3o+0#^>}5Uz;-<Hq5XTB7dRTRU-R*DH1igSG
zb%Y}@!m5d}R-MU?^13o;r;2GT{-Ao!1usxW@ct!ReUWKBTaGbIcHp7_JHk#to$Sj+
z5%!7wfjZf(i!#~0Ppz7Veky|X!G`gtz~hcA$=)wFy|-OnZn|vyx!m;Ac5Zn}=ge_R
z>6{nE(AbR~wDG49V+Yfnn{l~rH_H7Hc+IgDG;gsY-T_&7^WEsd?Fb=fOkH4XU4U^;
zbM7N+6es5+c<C7DX^!c<(>deb>`rY52Y@p*<V>gwOsoqqzBxtqCSqzHZ$75#yncD?
zj>t#^e8du?Oms9c#zdzPJlEp`mI;oyT?6e_1RSX3Y5V`NcP8*vRCoKIo4aPYAwb}U
zJ!D}Ikc3S|$;K7gj4TRD2}uYfN)k-MW)*O)T5W-#LV}>ywQAj$T5a9yRtxT1Ek%o3
zmr}b~tM&gpXP&utl7d=W-`D<M=99_y{LVIK&YW59%sJ1Q%gZ)*3ySs}lW9M|9Lr1a
z>sSMrpRvj6yMt~%#iYPqxi&vH+moNu*L6ibmRC^jiAxyYeiSobCg6{w!i85e#&Q-|
zd*S8*#65R<pdfdLbM3*!<z8p5Dz-Yiksa^UyA$2HG9dcCwVK+BXU(}-v8x2%K$)4e
z=-_1*{tp87tz<55B_mDQXA`5b;(qJdLC2xCKf#-cA6IxxROQ@PI8l{zOr7#L$J4Rn
zcaFKdfowM!9z*;HtC=*54jw%`E;{wHKbF9A5mr2^5`2usMeJI0NA3*+7aD>`)A-Xd
z!S*NkEN1-qG*)i=6C9$8v$-5olJ?#~qXjEUUmhsz9osvT5F3pxW8mUTK@^5i<13Ga
z)8W+uCr&oL5ySEd*4MCVo&_Fx91enO*i3jAyNS|^mn}?Oi23a}&mwQHxWv<w7cM)%
ziJu+6y>&_vztwe05x?z)aX&E`aZ_2bW{5q%z<mouV5eK4?bG=dXfkmc2lkNr?pl0W
z;Dx&Jp~|tmiS-{?(GUn9b`YmLVOP_9S2b<Glc)2n;i@Kh@4uQ{@jF(NJ4J_Ta;Ml|
zH6gr1HEnQL69PL`lkL;FnoK6~YU+3b__d%eP)UBAvS!(f|NF3_!4r1f%yZQZpUU@B
zH}Kwn-MHd+tQ&WV4t3*BvA?=Oc)V`#8;=(-t^sR}d1#@VPfQ`(cGZd#gLQJOxhTvg
z8nB`%#^<I(Vk`&xZ`X?b=yHlR5iO|9G^W|ak;Ykm7GOWnoZ`C^?w=a(*~A0JSss5h
zI3+|ShY46w=>&zBaPG&S5>83^A-rz2V-Wm^h#1^cJuuiON&`GrVns&88sjV{&cTX(
zTp#<jVxJWU`tRPyHAaE2%H9K_#@>VYKCbamGw(G!2Jve<MtmRFg!ti+-;Yr=f?`q~
z_Hj)Lb?J86F^FgF7_NP^TlpE-6MhLpM#T4xvz*{vtiwLqjru_U*{JQKxY}9`_j*(4
z*~FQ~={kz5eN@f**p5MbYR8E0;p)&b6u8AMKS6n{4tuydWiPxwuwxK^uwyuT=(pSJ
z71#?(Q(*sy8;vt|@kf%_LifX1xg+jJ9NKfRn!0!pj;9@iQ`JquYKOq_1Xky1jBY+4
zm_Rx{!0J41IhPUlcASDBT5LfcS`JjQCc7~E*6xPmJ;yj63Hjj*8%GEnR3UUqMz>0~
zZ!I0$u$q{3T#40*NjIOsOdxO4x-;)v`*}Nncv`R_Ee9(8CcDHRt>vLlL40iLqqRI&
z&vA?Z3c*qathuc|Jgw4w4^|VC4mMP$#B{5~AFXwj_@mD)abJ|uE^EB(d`@sLZhIY`
z=e^c&Bsn<SPvf%YObD80*3?(kEM8o*c)^6sg3<XC@=hL;S6_KzW77hN!7o@^UA+L2
z@){Z&YVxRxx?sY{f|2<P>Kdw-tyo-ReGPLU9cZ?n#WmG+n2e{U;^e~o|D|bvCONbI
zwD{8onrVO1Mh)~A5BB#PfO#DtuFsi%ID?NpkxzGjZlHT6W&>K4>F+lL+WZ6I;qmvP
zsDG|^C6)a#3lHb`=>>003zU@W@72eTnSQ*1TulIwjYycSz}shPX6DFD?_-#17;`LK
zwl3438VF6qv<4gS%)&_yrlac!nC|asOiU_7az=(%Im=IXOjO|Ucf&R_M;*?27e--<
z1#cp}yel!GLDm4{WluGbjcF8;5j)A-H1E)?{&^F#^G0Bb3UB(<9_i`nJ^Z~9hMA0d
zXZpKL<bO`kk%Fm^x-2z*nX&(z`C`;p3d+aiN8K@rM8MnP@%Q#(k{>hg1YA@7UF;3~
zAKtW?foQ3j8HxwNUEyZNq^}S(5>t2-Pem<H;z7#~pyeccf4Xksypfsn(6$Rlns(Pc
z({35TzzOyNGEHHLzc;3|GNtHTGI(O9j4o&doE>RYyvU4=gUXG4PHF2nBM1u8V9%Hm
z!GtQX`(e7F;eJjw#A!pa&3swdd_PkaoKb{RX7xk%@TAH4w7RhTwlnzze-}F;8ad`H
zN%a05vyAwIoaX~)QMx@dN0vVwr^)DvW}c7ro_WrM9QNcRsHh0$-$DxSvNy30o{1rB
zz?^wc9PmWEo0(&VF3gbP51fRFx17_g`37X+O`C{GlUVflG4&>L3K?8JI5n0Nh~50x
z{E>&r0a+(|=QDYK&K81+$an$Zna<;>?42VSKHHvV3rzv3Fy{*rbj1;anUTp1@gIkv
zM?bh3m~U4zjy4ZTV!*p?9oi7)GI<X#9eV^K{%{|Ek6ixmd~x#!LQmjqN3~<-FD5@F
zfSFmmfg-2MU2~vtPO0R4&H!X@#h&eizJAOT=FEO#PpvY^%zl#S{R3w|!Gt=j$B;KM
z)42L)<>jGCde6gLG5a~}jEG6eIGGhDPD$pRDVVV>*&9ZyO7y;Jv6xwA8YxWe(v8vB
zy6kd{a??}?ipQy468K*I>z{6=A~qw)!HHM$jxNm1Thh>&*WA)nSKX3VxvZ|TxvpU;
zJeRC!sBVF%e_k`DlL4FIhshQyV>YzkF{8?=#g%Jf!tb$Xkl6eVco^Y?HqD%CBR+2f
z6Pl@5I!?c0GW=#ux`MVcZj3W~3~ItUd0e4muHmkuHC6K;)bFd&zXkvD`LBTg3J)~h
z%K!KTDy;emEO+&?#%4}s(!98Caa}`Qi`7!OoYQnT(*3a`Xbv1^faDZ7ODpT^D=Rp+
z2VC}4A7;J}WNIy+ZBJTM^$nU`rGlrpIc%nwiyK!|asHO+N0&~km}8n@{y0{~s-`;3
zt<<=prG#^s%&t2Hk?;hKS)Hur+Qz09Gmpvg4wJ5Y*@<%8^@ykOuW_yxGaZUKwhc9_
zaDZ2~VA?3mZd18>)nZIcwQSs&$_mb+Qh^Csnz@TOvTDKq+T1OuQ+sNp|N7}#>^579
zsh|!{+)~$J;ugFZKrg2Q&fUUy1qYtHWs9eHI1-x)K`hTeIQ`>h=gmO(y5NjNPd8t>
zr-vuv&G7W{^!D((V8;dTNn(r7`om{20}ebGxJ}p{lY8OgUc8nM<73^6&y2x;Di+NS
z=UWwfiN7DA{Y{*^rN2r_q+uP=$!4EW))J3Vhq+riU5avAtQ^d6rFmOc;5M)_W-a5C
zF8jR|;43cjPC~D^LD&fAQ{ZcClCOHn_2OmXPes1yWjJ4llD%>0NWQ`*`I?vH%TRK&
z$QRhO`I499t59+tjv2`}*CgNWl6(tFrsG8}IYgW&mWyYIsHU$pA4ERWq1WdmF)B_I
zIh>o}3&myP$s%8^GyE)Zleks9M!Z4f7<$HkSllV{3m*M{C;ndK*IoJt#qQz&ajaM@
zE)`db=ZJiR$$YLAZxwl5>Hnnow)j^ufaApQL&YOS9%uU3h&<l3&lER_my0)xMpqi~
zekuD`;(OvJVhWBw^UD(t6FIz&{_{oC%K-KzviUBU;kSv8i@1asf1}6Dd}U7*r->W{
z$n<sMYVmgQA(4ZF7;m5WnV5?9NdJD~2yuyM^pFwGJ}8WLk$9DOhxmy2y!c!3&!Qg<
zp6PptM&B6rSlN@sxnhmDLOff%SiDBOTYOwxhHl;5&KmJM;w9oW;=|%I;vVrsu^-+=
zGoL*1aB+tCEwNraO}tRNRJ>8VPkdT5I=;w%pKPPs3)|@Sg4yU~&h3v8CyN`!%f;8k
zcf??loo=>RB^upY<adhfb>b#*i@069QoLTgM|?{BR1BlPG0WLc94TVZvGG5OL>rhP
z9z$X^da|I=lLhPPk9;@;oZ+X6W_}0wUm$yfX!K;^f0^tnMKj+6{BM_iw|E~3|HouM
zCGL{H(V2yNxBT~se-gcTFk!iZVo$NR=*;VoC%b^e_70a_EJo#jjO@8$wYXGVMk4(x
z+20n|%m2Hwzb_iyS;RMbvnb~e<ZpClVH=%U@aOV(=685iwllxO2eLmDJz;yl{bIV9
zA@(D&-666^i23s8U<TG(kvLiY<+A69xP6#*g3FR2HgCvh4YnUXPm$)E5||@<h-mJI
z@Gq4;Rb(G2repUD(%c`x^JRZeyht?nL4;o+`)ctf@iy@u@u%Vw;?ttJKO&#qvfmT;
ziGLG66@9#aA$~~gBAWXr{QJtz6bFlD*fqinWRDX|#Hh$mt;~O($niO}&3zW!Dw_j8
z>3^kY?!T}(Vw(OOHAM1@E%~U(VV1OC6yFrh{Tcp$ko{-z6OoV7OqVEz#dI-4%oKA(
z^OX?kM#<*$9P{DFW3p5<_kY;@vQPh6q8Z>1yFzx8xKcb#JYD2CC8lSm2J$}f0r3~&
zF7YMtHSrDcE%C3SGY<vcKAL>_S(f>SMKkXd><roLpUdze;s~)&94{7$W#SC+81Z;<
zp}16Z=CN2S`wY>Ux8g$CkBR(E!}2^Uz9{Y%-xS{$op~relKqJo;`0ddNfFtRjW)kJ
zlfy)gz@R-|<bZqH{De+M#iPa9;sSAzxK!lGZl>cnEpnyEVZ5}@6fY1rh-N-6gkLKA
zO7U9JJbxklZrP8D&b$^J;>-MB5uJG~{wkY2Ng19Zb{9?OVz@icZ!uQkhlm^q$MmO(
z=ZNQv6oX*+CE{h`mEw)!Eh2|KGyYFS^SlT5<FcO-Ul89E-xfa-KM|Aoyasow7!mu3
zIU@V^GhV)Eo)=-W2PXYX#A)Ku;<4iKVx?%FE0OMG+2;8Y_L;K3Besf{h?j{RkiqS8
zR3W)bd|CXJ_*?NE@eksk#ZN^KpEr?@Gp|NicDk4$W{PHhG{he+dz3g{JWMPRqvA|)
zmdGKH+^%^(20PEM(Wdb2;?<&=Uk&kZk$s0~26MyTnTO*s`9CE-C%z>9T6{y?C;mzN
zyZD(H<a09ePZqn25pjTsk*y})aB-BlNL(yB^LDJ3y<R*^yg=L_ZV|VMX5KfH=LXrg
zi+79ni_Ux=J7qs7z9#M#-xke$ame=**%Ywjey50OVqY;+94(sP3y9C5t4udftPrck
z6U7E`g}6rKKv$-}RJ>BWR=i2PO}t0^srZQaxcI#IviPp(%<I8H-rU~DA_vvd9xFQY
zbWD~#SDY^{5*Lfh#TM}_@m%ryVyn1KyiB}CG{1jPj$38lDc&bOAU+{JEj};4EWRne
zE$$QlBx3B4*<YWSCZ>yh!~vo+&&M#?h2nUT1CUvN3&k3-PHYlail>R@_ZHH9(fl1(
zDE`&rjiNKJhnZgw`8+89r^RPP4u)p=-W5L-{~~f=G{bYm;i5CI$2i$${yfB+A=~_}
zg1tociQ+o(OmU02O}s_CLwrnpN_<{?S$s=;SNyy9nHc8p8kD1}XnqI5Hot?wFPdND
zTS`|cwur063&o9M=lM5&CjW=Tm&Dh^--~|~KM}1|yWE}U&&ZPhAaRU1LF52+?(b5u
zL2MG&h^L7gL}#9h>tx?3J}5pazAFA&bmqDENcI=aZ!rkJQCYrW;skM`I7OT;&K8do
zop~rOkiA*lBJL1>ApTJNk$9(gkNAN2i1?JaQ+!Eu=An2)_FLiy;)mkL;y*+`emHY~
z6U8(!T^uOpiX+6);&|~ek<tRp&zYBEwd_;HGsW+S-xD{9ZQ^$ED)Bn;X7P5>nU~^z
z**_Pb6rT}a5MLMfi0_E+i+>V768&9OKVq7gE;{pE43JG71@8YW@py5eSR>Yn%f%M)
zU!AXFyV6}DUMJot-Y(uPcAl@|N%{X$d_i>Pt>`>o#Xg1qNu)*u_ctOA7Ke*t#0g@t
zI9YV&wU{M)p;#q$p3maj@?R%*o{!=I`9C6do`2$1`TtsU=AC#?_DA9;V(0lLy5ZXr
z_qV5*B|7s=jFMd_cAj5?S{dg25Z8-mi5H3+#Wr!fc#U|yc$fGS@nP{X(V17`CE33b
ze=9okN_;3AKQ}&CKizyU!T#gZmGz&~Pj`R(`|lT0?}NI*Yb*4Mx0f-Z1H95P%Ru~R
zJiOX4OXqkD<1!d49`nC2-e|<>yj_0xa2C8WFv|%1$K$hAWGuYvo`~<4aQDQ@I9$2C
zqp><=fYW*pc`d^I-&vfnY4C98x8-nr`^E1u=Eu!D`JDi_lLk&}IvUX+r!rh&^)5H#
zH6bH@D|Hqpk2-j`w|i|F%7=E$?b6@b?x}D)Y2dU@9cEdXbZBwHR>OAZ7n)~(!)AVX
z+>GV-eYl-8a9Z1tA8r@1#R>Z^eBAkExbkB)I_0|@ZYK>hxdHi|$pfIp38U1OJHH{w
zkI`5@+|Fb9-3T|+usv`YRfu>v9?rrru6K)0yzz(Py_OS6VT|{P+)mKVh=(Q<Teu%w
z9>D4@-)PtV;;_WZ_YB-<^UDFVyodbQCY^=b<U+cdhm~;{jxRjFNJo7&3OCc_VE=RS
z!!3*3jV(ne-=3HiKL*fIA3HuXzI>sM`sfK`#+c||tfPL`46{MMeXb9&df|)3zB^tw
zD(c5Y&&6x_-FM8az3t|{8-_ziebB`zt7kw*eIQ~DyJ(|PhQ1;CqiI8}>ar880hT9w
za>!d$QI>bnh}I$ftz8SDrG6o_)Tc#zx4vs_jm|8)H(C+BEjr|)!5fFR_S*nO;DJTZ
zKlT|t_0nif)XMY~URpAxxHRe=INT_z&o53WU2JuQc5+`Rs#hCD^~i6a$eXnYO7EBV
zKPu$O|6rb{;8AEgpI`E~XZyBa3&r8Hq9<T`KQ5aQ&1xOezSz2~?8>q}7g<nD?y|=k
zXk{&oqNQecweG>z2W^9d)Wz1|y%o1at?ky}zf>F@U0a%P@n0g|ixakccdYNVrq~+%
zLB(yTl?sIT5CS3H?fxB`dVRY%LFp2dE`ZSB#njzqx&&9c5JD0!4sA~~>3mA(Q@SLC
zCSRPiJ=vu5xzeQ|Bz$qo_OMA8K)TQvmNcN0sR-|Kaq9LiCS?FALt~w?rXj5B#cA8S
znzWD}7-wDFZTs!eo<8R-s=p6yKMrcgw?%J__Gvr1Y-(AzO@pEEJaOmNXmvCj+VI_}
zc%7RArS~VGh<tZ6xAk~viMKC2KDsSh8f{-#6`fsre6+vy>qxhD?r-}-rko1jz82<w
zq0W4-lZ?*1$7p<e3-^?5i_VU|0rl#acV)Ntzj(kU+oCz`nVSb*)E>=k-xAG&BKOAV
zw6XzKuW3j5?oSStZYi-|fo}ga@K+i9<kQx>J!AcB-xJBbOVg&cA+)#Eh5S`-tM}G^
z?Nir#4om9SueJ9kYk2z3zU_TiKe0CpN1N^CorRu5ADES3)W6@^dw=w^&pumctvCOz
z;cY*OE{$%E=C#{u)x%pypf0RkKib{5y)2rs+RE-_9olbm$^7DysITCXk`s!PvwD@5
zqD5{ho>h{B7W(e)lIWqOn}XKPy}Qvu2cFS?R>)KE+j*Y+PtiIzqIJ%;Hd&Wv+>^1T
zBw?qO{p7;#>xZ@DoBOU;cb^b_-&)Yi%CrXlFnW1(P@9#zpyD#r{hW#`qh&ZVmX)S&
zelyZzbNV*u|MjXXPC)pT(FBBF7F~=zTUOc=;gQWfw?$02&xHG2;TZ_;wK-#3FB2X>
zc&PBoXaF%n1x_A=thXXOj$0@Hbl0Hv={U;ILAQHQt2cL8d%vQLorBt~tSh5iqR`;o
zSRLKAkZr(ocy%dTfYt8V*52#X;)DV!WLtS3?8?BY*0=rs<UXrUu-eO}`7%n2cocCo
zC+TPo$B`Viy>Gkch)Zj44h@q2cL>)2>VFTl7DPk&7fAoRG^YPO1!~>HOWT8GyM|H!
zd*FiF0kxj|$f7xmLWQA%(@Xxc>wfFZvb+p$c41K(G`_8Yvle;|8@ApWo(L-e)`{yq
z!@bDGm({-T`t^k!RKKy0Ic-rZyW2(F5AH+DUMmaNsokE#PG9)rS=hhff7@k_+s^E_
z7T}s?4QzOeCGp_l=(P&ZA?fQAz&Y!E_`i950RKaU&#ezZ@%w{ax4h-Fw{5uT+V>Nm
z=SU<?xdhkZcU?CC#|ho<6Y${TrT&OFru+SCTGT}Fj?dtu5j4QrTgH10^7J0ktIBu<
z&G_qc;P%eQSV1qJpM7b(R5$h>-RoTAh4Egnw$p!UMmxPieu`&71Dqcg;~L;~%;+Zw
z@ks-G0fRHUm(u@Ur1#~dA4~UL$j~>UJLCIbrAIGD9G%W*AMdMlPw39)7Kl*t)03Cq
zo%~t7BB+LduOI#gcOnOm_j2raU_>fQ?j6R!CgTp>jL;xN!EZ)DqAzf@_e2CH-Gq__
zu1z_N?j*zrT-TlcRx%$CPJt_h@x4|!6!<~n6|hqaP?W$`!Rz1+HOkb9%;1OqDF`y6
z;LA{~!1Z1x^<K@eoBAZf-NhI1nJ>wn&~o_t>Go0wJJi$EXxb!rWQ0bAijaM38lr^q
zyVH$rP!v2=pe_1RPed_81<7^+LaF~?CI#uXnUZ=1(u4~7*rpK$4;3ayO-AXcs8_I=
zWDY=PH!-tsc=9_NIp&1Mhu(!>D!<=`4oP(Ok7WoQD$|#mMe{J3q0|*D=tP+*sTZ*<
zhs#V$&0$H8keQwuWZFqGGg3dKStPS>>MEu!mYHdFV?WH0Cp0y52)2<r8%H%XEs1W{
z`p=m2^hBDJkWHnUbZBOh8CeZc@YL66A0rz=%gOg(mybehv&#?#e;Hfb;0b*zbP;nm
z^}Vng-OSwshAIMf75Gxw;~-R-*lt2Ysit66{aIN?6g=Q##>v;?A6IQ5;JXC|M8Wy}
zFBDo4`ZdhdAa`<QSGu_&DyD>1IUB;^VXI4PL(a9KJ1~;V76lL8*-Z&33Ld)4X$ces
z58W**l*$f|p&uuj6FWO4mEVa&_sFzG!9zdkYI@&gr={{KIdremW~7eiE<TjRT7oEe
z>Wd70q~BjryoBt`)JK@r&--QZ3srVbDxbtdPlS&&=8)8furr}26RV7Ai-L!q)`o0R
z@X#-{1GXr5Xs5P2F?9g5dbVq=Nn4ak-M7$lU8$0skZp^Chh9`xWvQp~pueKD(^DT~
z`*}4f+myK+s{1fs@3snnT6HQv|AzLY{K$mPOMRMq^kyp0V2FaJKF1CHR*j9K;5^n$
z+Qa-~J@mMj|LBk7at4C@4C=WQDTnw%ixNVtoyZ2}3sG>LE|J$*84v}3#q5GFl7&oQ
zr`vWYlFA*1D7bB>MA)k`1W|B1eOiRQa6>01gu3%<2}Hqv!h%8++zuZd;n&{~M8Sue
z@G+4mxIKu1+u;);vv{Z=3VxUgpJ;@MLl6bGFC|40sv?9S3U0?Qi?G*32%_M2_>@SP
z=^+YkzCvYBk5sW5AqsBCFOR%P8=~N>9EyT}i#9~TKS-oKFT(RG1W|CFN=6j?Qf>gE
z;5<i+DEL|QfG9Zo?HN&Ue)tYS6#ODojW>I@Kk_%`0a0+yOz+Kp&yV`&sbC+ZzKG>I
zNXBI05b1H0Dd6Mx=5)^}xY<BmQR(Fz&mjo1^JBA(M?(4;@Gw_@wnB3<<MP4t@?6J8
z>275;LKOVB*qMy3*kVd3+Y{oa--x-E<a)ZA@4%2NzK%5nQE<BkeUUr3{}2UNi@+AS
z;{hMD&sdCnQ$v$HA%5kJ@O4E9qTuF}FS3fTVjv1`+ZfBpaEO9ep>&uBz)Gfr-+@)^
zUOPkU6N1e+G!Y6fg&+#fyBV%L5h^}~&P?cLA4gy0LhcYm!5NvN;OxyEf+#p|6BGr1
zgQbQjxV;xsA|En6M8U5x`ISfTL(~eLo6vhV_JZx8n(-kDZl7?qk;54uqTsf@Ji=eg
zq3=5O>PQo}2T|}dv3*|ABi~|#3lq{>jR!=**{>o5QE-;POHuG&F$P4znWYg0=adW~
zh=SW55C!i^kByE8M8OMLfe;0^V?Y#q7GppZ-1dMdID5Z@APR181)|`|4<dV(%G7Bu
z+h(DR9klHqI5tJWLt7JqPs1ZJmvstJa2l-ho~WA;M8RJ-_G&AcS9KaDtA1884-QWx
z*}eCL)+Ts)CFsMeP6(plJh*+Pu_ho2&aK+p&qf@RD8mY}{d)pFdiBMx8ntdTuu*Ua
zd_2+ndU*0V=K?=02Yg53e=^%(BOE3#h<6{wJ%A`UuY3>%@5&8B6r5dcJRXRGABu21
zk5TQbKl`=VqTq>VBm{nrTn3Cpymgtms8UB1{KrgS^<y8UM2Ld7BbLV#8Uf#=^KDUZ
z{|oR7vD0}HM8Q8o(twX%0pA<=-zz0)b~t$|-eo})JZWyY`(22@x&@$#A5Q<Ju@fS1
zqBKdzg}eP7iSS$&;j5dZdEst<Hg*V)G)yo*?DrrqKQqko494N`jPV3;z;Odc*|~UT
z<C&YP;A1^Q>16lIL$Kz&iyS@UJYBhkbKr3zJ)dOFjQ4cqW==*v^Recf!I%>~-QGit
zf!Hxh59YE!o<lupjCmqFO6bW_dk*uYG0!TLW&zgR)9E?Uj`=t|sI3FVY|C@F?e`sQ
zvk|Ki2S372%m<5FtVSJtlBWx6@Esi7C$So3?Ma^Q^m_vB>0YcxGJKLJLccOJt6^Ak
z*I`4RB2O27$@gIWGd<aD&r@uBu7GDf*4$*<vj<~7kM$9(C?aIYOYAbT)AL-c@Pw>)
ziKi!byDkOlk63egZ}61b6?81>cskZxR2JmVZO_Z$u@x)j$tT-hpTT^Q@vdN%Pxka+
z?WT5ts#q#KpJ$GfJ^kp(51K2n=03$LpX|w{XG$6lKUTD><4~@_Y(NQ1{QW)Vr^k?$
zmCI=6(HhcR*+SzmrW-m81OBXp6aC%af;EhTXcJDd4cMNpp4`;#$==jHsdEEeJ+nM%
zI0gwhR&w$Y@Wf@Rr{#!KQ(@bu5F7yiAd5bME{ID<usdQ>2|J`D(9ouTq9nB;L`~`J
zBuQ!;U22@b9?wzT>7OzX*^R=Eg{8=?_^Iyr6wL0z4dR(IrsS=N_?jOV%VxxGF*R_-
zz#O83QNDDlc-tH8;Wzv6->n;tdOm<|xH$rybi>_#j&8Wy&(RHc`wbomZF5_+oHdt;
z>c<$WxQ;m*8GkVjljOKbinhfC*9fe(+Bh38-2BXKf6KB?%i$*mUbvt(zRz66V7r#y
za6<!&$T7}i2s?pGiwu5TjNtEn$c_`p<{08u<DADwarXc9Sn~+30c(X39H#qCtRdUZ
zPS`=~BUcQ%%Xz+9^EhURD{?26VTEjD!VWqprj}|gH<FwMIjgNKWW_OPy?OpybBMlJ
zDJ|Xv;a<A4uu@taHX_sF9m$D-qPrIg@Y%NCAFI1O_&~mqINmtt6DMMYdept^=r|X}
zH&Rk`T#Xe9lOL@OV1qQSHK9;<rh}4R3ia)H4hDDKq)o!k&BNu%<VweKtcZFqq`4Dz
zK#bE2w=+?>&y>?OQL+6Fi(OtL4$i~6e{papg{`;j(ay?3U>4RvSkY97D&stX_=|BK
zNBjlJpiWMFY@Ek&|Ifz?r8MFn#(5lZD|QA_%TEJ4Z71<MR;V#27|GS&*@kZi9Ut08
zAhzQk>o{k(kq`Ht&!;%*L>X47m?rF?W2$ZVcF@70hzJSnpyOEE2<@PQm4k9(Kg?oR
zK^EK#utNEoNH?W`>L{yUH4bBci*u^zr0Gzx3X4~7336D36+1<=8Rr7x2IHJd*e6!`
zW2ikg6pyulu+Oo%@pH_U?~k8j#zu>YpJR3mHZ)WP^C9fh?YQ{qHj7T4VP4E#vST&&
z+&*S=<Hu}n{Ftq9AF~ziW40pTIwy~dpOa12DxH(|Il8LTIcmZ?oTGM%_@SQb9O`6T
zNWN|Lg_t?wJBQrm89($c&v+AXdB&SUVl2-cs3)_a!V<K=MguX&F~L;QIi@C0Ah;%@
zJh;T5r3Cu!pvTo%jm9c{?28Y*9+kHfS5laJJI4;}px2)|dxv(=i>;CyG+RSXJ2-w|
z2v(d81lNFds;OVP&1)drMt#wm>54H(O&e#G_8a-cn<`rkOtgx)A5V7seDNBETV4!s
zExL9c9U~Fq#Sr5ibS$wA-wryq+eTmq9UOCmXi)u!;~!X2cp?KE#6^YRz;$H%+FCle
zLX-WqwE?J_?x3{<D|C=;AM6<0?m1XZN$9xR7--CNJZc-Zbo*Z0h}SaOe7tUPwRdXN
z<Q1>e)t&0p*d6NBj^VmmU%Sq!V3QYXlS{l^!QIKSFS2$$o@ND{di3M2k6VFLleXz&
zUGBzen*loaU`>E>HAy)~6I9UGsWYmpqYlqO9k5~&aE~S*wcQEiUfb;>-?QBTG70Sl
z@z;{6SaB_J8kpa1U{31_+Gastdv|eE>;)$BF?SK}R|3vDXaC@i?Ht@@&mOkp1W2|H
z_?y<iV~=~|OQto@Sc?_Pv(DDsZPo2|Z@I;_<rdeLTg;Z(EFo1NaGEFF?k(G`?i}pP
z)uw)$Ty@yws>3EzhdgT&tfqi-_QJh3UU8<)#4FC2@rpw^uxDI6u`7>T^OI%Z6(L}i
zxB8B0^*K$~vAG>HPzcS3w9kEL!p~{-IZe}@pV^ez8p~{1FJa|*?T$m6hr`(h-QPoG
z$9CGkI}MVUg?ZXJ8^;0j|H$NT%h%IwAO6z}%_}MF56L6%NO#iBn<O8QdB5W`72Tg#
z9!BYSHo`{Hoc+c<n!C$2**b-K#`aa79&EZ{cp4vs;8NhUW_mkuag}$@+77YfSHce7
z_BD}@RotMH_YUVdD;YP^m?vw6CpJn+aOK1s?rS6`-hhp=In{v3D7>@mN4WeIgmM3%
z<n8P`w8}qO8;EV!*?S0#!#lR4@%^_0ocOL9=#(N}2c1&H?+js7q{)bz$})3$a6fT9
zeaU@murCJgTZ8S>VaGW%Hol<paB^Usi4_lnL^soBHWrb51gGr1Q*oGapvZX&HU5b2
zUWULp0xRl`m}Q*D5DSfS0ihpT`<bQ&fo9<qi<!6=_-ux4KNQZ1KMBs^lONkU?pho-
zX+PJMJHMUmX_orNem<q(w~+k<igOyAg8j3f^2+&?_Yzjr0`Uq~GcN!gdu@M$&*qvJ
zz<Eq(MX*vb%mZ~f!KXfx+Ijp#u9@%~Vxr8BKhl-+k*>t}9z*aYznLX~4*LoH7<VnW
z-DNP!v7)jG{t&~@6@rh<XdP#*ql2GQuz7;jWc=yiAXNAhyi6E>=Q!I2a^j*{w&*m+
z#a8v_34l8ggx4{PgL4+*apVSP76&%bwOH{m(}esv#~(_{t8)QXI0;^m&14O9u(iS8
zDMT#yVW<mM8N*`BNVuk8#V$L3yw_rbSdftx)}ecG+k8XlwaQr+p1<R@klpN%qviPm
z?JWu8B35Z*Q_ZNOzCH=w1@)EHwRH_&i@fiG<~7a#rfl#xR+u<{?8s^!$?E#%y5<UK
zCy%UU+o)Jvv!oINffX%lme(}H53RDoNYAyvK(nDbo9&84fiGepA^g#rnrdnq6d4-G
zweUnUqL7g+yk5pf0E?4}qIun&;0P7_)0X-@5GT&^d-`Ykjasoc3BsM!D~9fGC%s~-
za2m;Cgj229W8`;py-@q~1`2JJVhEw;XZpka-~&xfC|e?rEX4L?LaDUZ#LP?x^m<>g
zG9e0@;{D;eOz&8ul6r@uSPY@nc~kMmhnmGlI8v!bs~CCp@Fp$scbf{4Vt==ZklRF2
z{Q>XEQ>kApZQ__{>dB1I<qRluo=kO9Z?};>pcqUE&J@b2PP3gG;GFT5119=Yn1RU)
z?iOZ-4J3PynFv|jF5aA}+)os-izB7_7@|zl_BIZP>E4=RF}YE+orfHnpd^Zf-S07y
zs{X*Yd<lN9_qrgIOw+q}_d&5X;C*(r$DfOMT_8`JJI&uE4=F~Oc-O|`<p#XZtw!xb
zkvX~5rEEJ9nxhx4>mY0k?ODHH!nWISs1W0Qyt(lQW}svgLN!Mv^rOy)#UF5_YyIgg
zbuP4PRqWB!kA>)~(MQEmNSg;CS+lqIu(H0$m<Y+?C5V_$HR|~usO_RohEMcDW!KiF
zU8NktGbs9+GI5?08M@Gj+I6Zw13Q(Q<Im{p?|~-Aqmg5(=zi|3U6rV!d)FAvYJcEz
zzqhwPEs*XH_vdMW|6VA$`VpB8+O%T`(q0x5q-BQX0nbzfPg1mewMEn<lEJ%^94&p(
zeBBDQE-w$Z9r9kXwgq(t$?y=hWx>Q8e^TE(DAK-fO@t^h<z;QPV1GKBSQZ6<O{Lpm
ztaVfAJj{EgM{9~RCay<ow#q6UXi93tb>%e0LphBuZ4h^%1L@LM%${95$Es*-sGx3S
zMP<`ch%T<GZfUHq!Zi$PlK-ry78gg&9}98RF%xjLgSKYnGNaSDqJc)uVk16Tv8-x|
z5pAqkvaFIhcNVYxf_vhqe-?8y7vYNfD!XvdX03!8Tzyp&R3la3(nA-_ZLVo*UQoTP
zvc9rubpC=RjZG&NE-0Nb`>5F!V{I-dn_a%3ys7a-sKYidII^_VT(Y612~EZ2jm=b;
zT+)C7S2s4ER0mznlDego3q5k?+|1Ja@tH;@-w5jG7vvXa4r!`cRs#jmp_wP(wvaa=
zud1oCp}ID+sb*ydfx^tZ`s(E?4zGqdXU*!o`q8jkYFE@(flHP(RzkqGs_yXS#w9KA
zsBEgPJskVLa$Iv>eP-U$#j7ftmgE&={)aSgKS$N}<ovNlVY9k%1$NmK3`Y){w+GO+
zMa9^Hq}b`jY!0?yF1ptl{ZjL<W3#Aih9+-)jV<h1(HuQ$`ed{^>U|nHP&>B@+q+`P
zVmuMlSKz4Btwu{-vZT2NN2jK~rfF$SL-iWV5lb~i{IVLi6%943kqg>UQ%mEj>gEGA
zcGLw5h3}Rt&<K`~ZMGmo3c=Z#g*;1`7C9&_GK)9D>e@=kbDBz{%x?3F`qAbzsh}>g
zX|UX^lhRggMGRDS^+~4kS5?<Sm$$L1*$BRVuJ|o-`5)A|jU8=>@zzu}tXPiSG>52S
zB~CghEt^{9r9(2U6?M&vn_EzEF_GHZ3Q1R+`eBN%Px1DfBwfq)a8R`NplEG}djg*5
z@xA|mnzj6K*+H}R$kd#36VD5sAN+2hBz506UbB{6j_k$OtmSJ0$L<5iqS%k=_z!G`
z|F>w^@{JOY(E&7T&Ev}cG;8<wWW)U)hLvL)@dME4-mz_PJT1qlkv+s-B>D>ElIVsr
zLjL(8J5(`#naCGrwE32jtP%NchxTd_FLsUnU2%iBUA#)XO}txtSllVTCcZBky*g|s
zhzjHOQpEmZjyPJJD9#cWif4(fqM3gV`Q0S@5%HJetD@17Lp=V5=JwOYZ1FgeT}2t*
zES@256fYBR5`QWh{WhfIt3#$|yC**u6Y*Anb}w<LI8~%BFvE?G8c2O$+GmTmiw}r9
zMSf0VJPvvwM~G9!`C_fe@c@i>j>xeEw0DWSMUH=<e;93><OgQbOvwu#D*Gt$Op&vr
zGTs&9t>S~C(fLC79@!s?325+4*G<e43&awUGn_GAmDnVnA#M_{5N{J77M~aQis#|o
z3iG>Iyi&YfG&-*c|BdY5i$+%p{$0?^jOh;*r;5jmCyJ+t=ZkIP55;@LC&X98cSWP;
zgzbdUTaer9FOCw6#AC!N@kioM#lMMxBs-rR(dZo^U!&^^Zjk>aqR}^k|4p**5Pu>X
z9V3K4Ci_M49kDn1W3k*uZwNe8_B7Gx48eaXZM2D##6}Vq!8670h(^y9@wdp{CSFd$
z-{=V;ozW8l@07pM6N3Gy;y)?>7iGUH?w0?1vW=cA(*0Tf9=KU9zt}_UB^o_fxQ(7G
zXmngbqvHx1ogr{8R_0S9viBzK1`_*mitM$b(I0}p(QSoatNe`~5&W-|eXaOo@jmfs
z@fq<&66xNMZFGs?eoy`%$^R2EIc%4&i)i#*kv>y)jyRNr|5(|Fh)2kOs_dEK@$$#*
z!W@5Gehjf$Lu6%`A(|KSXeT+chlu9B2meypQ$>D;V!Pt&ev+TH$#cZ>#f{=c;x_Rz
z@fz`Z@h<Tv;^X2k#Fs^OtLOIK6yFwqFaA;dMC6NR#!nYBM5BWae=|M@<nRl|D-?^x
z$s)T;Gkk@3s<>YKj`&@1v$#dPT)axWRlHODnfQ>nQ+!VRmG~R+cj5=)-^I_w5bu{L
zZ;HsC-L!MX5#nf(oxB;|Ag&PCi0j3(#P5pV7cUk$I*j>TE?y<xAl@wACH_QwP<&ME
ztmFEM{9hN}5;@L|+xwGfKA*w<OtzQzb=c-}JD4iFhiIN7;GZRXkT^<o^jtZRlKB*g
z>=aIWhFB#o5$na1MSf#rd`HjqaoN8RpA%ma&5%08e?#`~#1F(ji+>aOfrR;U0&6l^
zG`jV$`^X+38XbH1=gU4^EEcDT(?v(W^*GrJ#VXO!Z*7$A=(qASF3WSec((XGag*3C
z?hvmPZxC-2?-GrkKJxv!>}SOn#ovnWh<_G2dW+@Z=OR;IB6^1#yO+ohn+#`{Tym0F
zD$Wu4F__^T=0JW|G|z8vUo86?@p{qGZ+%eq^Ww`Q#+8};_K99TXTcp5GsM1Pwm4WU
z6vvB`#iPWz;(U=GT$%qCk>iwUUnO#c7VTR_j{KwjGx0I;DbYM1BHYnq-7Wt&#dpQu
ziyw)fh)H}tM0$=$B>RhIlqc-Yx~mfuK2e-39wj<@tH;W&5Ua%##RhSe_-)bAXZ^11
zt>UHPb>fZUo#H(rhqrJ)-WUHOek}U=e2VZyF<s0M9X-{-vK>9uLfJ=%CE^V67;(P%
zEwM(d6HgXbh^L9Ci|2_Kikn48kM#$#uMy4jH}=QOvjDyzfAc&JdynkB;s@e~;>Y4Y
z!~mbSkuFJ$h<!v33u5>bv0QZYR~N`$B-V<{#1?V2xL!O<H1j<m|BGZhdaP#t2l!tn
z{~N_S#2<?fh>jlXFJ$i$&HNF_XSZyQXyX3(#U5fWF;_GrZ4qy*>_fz2(a~u=M)q8B
zg}6pMPrOjvDqbpHC*CMNFTO0A-zO-?`?CKgek%I;ypQliv8&ia94O|Bd1AhJh<Lcj
zAzRGvWYNr50sB<h7m6E2GcN_gua*51@n@o=hx&r-cf|L_e~A1|!R>YzBVvCsOB^Yh
z`6m#+NOqZMexJa<UUrMPS~T-YAl&>u0nP6b(EJ_&&F>KK0mXkod`0}d_(w6o-vx+|
zAz60$#fX?In%^6UXMSgZhs&P>-<aO~z5pFP)EfEMizka~#M8vH#q&gtnPYxei8qKh
zi+71X5g!yE6*<6;={auA?3d{1rS_2BOUx8=#Npy7@i1|c$nitWcdocVTqHXBswc^A
z5m$@r#52Y3iJQbWal3ex=;*KBD*I0HKJfwZG4Uz!S@A{jb#agQuK0VAV-dN3-NasE
zKQTufBIb)@MMtl-NcK_U3~`P)PplMc#LhadTjhVLc%yiWc(-`3_>lN>@oDiH@m2BH
z;$HE0;$OwTiyU#u`f&7F@fc#}1#^Bc!!+S|d^B|CtKgWn1iVyseotE?o7dF0R91m4
zO*U&C7d}>_V>f3{wMJGoH`_vt^c=b0x7Z``HGJganyM8`@mX(4BT^c7WmOfvhr3lA
z@kP*WR^t2d(i&xNr}<}}W$d`798o@NWOZYGJ$g^MGg{JAS&vA?vu2E}Y{AU1RV!MM
z?U!HpT>?Kx%{zFe8pD6C1wYZuG7$e64?kth(m5W(xD3XM$AK@5HyUv|Z`a+qkjIeA
z2&}l>T18m73>jzV-xF@e;mYkDjnydwoYpq9lgn`ZaTX_R8a&+jjYfWau4R5~PfmUu
z%;Kbh)1rpy0;e)uVf8LI<88r5ivetqTAV!UV7s?F<Z$d0+BLUJe`mX=!tJDi)4D6y
zvNGw=;)L-VhC9F7={PUo$NX>`jOF)zxScd`S}!6$SMg$D-$j@^ztyh%SdC8kE{EHl
z-&@F!zek+K3A+>??)=V0emqVrA9g#I-;HoH4ch~kbvWR;c;0pvhH>S$7k9iX3%{IB
zV_!7XiB4u9_k+s=Sl#8@;M!jt>R9=nfg5dpIbfD~$PYz~Ei4lk($zeyvk-3)JUJ>n
z9V@rXdgnHsa|llB&9Qh-N{1FFKYjyq$GZ&W+v7w6op{h`oRE*Md(QGjI*s|G3nz>=
zk-u1{@yZ;t!45i&AKl@{H{9Tst~indtk3@XkI$^3U3Mi-Tef~rMzFnc(Y9z+*(NKn
z#e`%A+D9(Ge$hwwC1e(r{QWH`-c2&^h)uRW59>CCAA8O+9v%Nde~jO=yru9?i0O~r
zgnESL*fW6F{QN$o*RhO{5adfBubClbMn)aIeEv)v5bqWEmvD41o>vLJU^-$!XY3cq
z89HNpkr~$++sEkq4eXW97>9>=bJC|GmiHQNaYXlT(S19vE#A@TY!i^K;9w>%KVkW@
zdhLOi-}g5D2W~_pkM|G+`bVU)K;B=%$KPb!LB3)NKuT;20zy9j)!wlvQQ~s=`me>r
z^l*QQjr*_bPJb(jEtqdPlNsL&sTltc66;}yuVS881<jk>Y%83P())ktHxprH`z&ua
z24C-GQtxfd@TNX5AO|QN`7VTCf+zGkVsxR~%h_OpJxxWWJ&d>+!BL@PFx;O3`Q7P;
zP6nmKf(6>5FMK}I2Mdzz0))ahB2us*-8NIgd;<|I=wq8kN-S8I+|^{1j*8-o)+ElR
z#W$a3-*A%fZDCGueCSRv{4fH8ha@`t_Xf9is7zn@j|@FbW++^P>qc;*%#<)c69x~L
znHK&lDmQq9%=Ga6EZQWQ8R6F$xkzT;Fkfv1i)Ch7-4alkkS91b<U=mui(mz(CDDx<
zF?X5Z^hBBzo(UhqtY?}XgPjoO``h3#vhi{@>1>pnEz#^Uq{Iec;~PA|Z-o{ycT?XB
zyV1?ur*WSv0(KSn!k03$%0%-HGdmP!!Gcx&Sy@I(%<p5yNo<c?wFSTLR2YyF+lwuQ
zf-6Elgc*LH)wi-M-P}+LT1Ie{vmqQFwz@P<c3B&|Ba{txtypda@9d@oloAWx<+KD!
zi3RVL6$%e!xqh5jiY%Zj6y_`2;5{;JDY4*Bx|$cQ*=b=;tQNdiX*0rUO#6_jB}j>d
zsoWQQq~C+6RY-}2_c5!V_j})%IpO<QJx_$Y;eaJ%4+(S5pWu^;dB(J*#DY(2L$;Jy
z@R!;FTS_drQ`?;wev8F;wrinDTNLJNuHbWBOO0tui3ML&R%PKCEY&MYJ3Y*I^1)Y=
zJ}~=R9-hIve7#!<3I~m=@YO8yo|HA%0Hlq=xh(UWsXT)rB^JJcp}$pQqm&qrHIw!*
z|JYi3@Y_WX`s29FKu{M3_2e7OA->?Egb-`TNNWWlC8pCQGJ%DHl-N~f7km-6P}u3V
z9g5s*hxfPblt>iW1tBG7r%#LY=3YQb%$6HUH&R|fNQv3uqaz#?AB2?HpKw=8$Q~0J
z$&(0DVs`k12w%JgAth!$z-CX3a8ywcQeyU{q$u(mZXZ%&cKou)B9t=-DKR^IN`w=O
z1tBGt!WR^f5=&uvNQv3;%OhqOC#1y8haE_XJ<Rx!5;HG!AR)!`DhMeto=QeaEXoWZ
zCB}2aNQr&OV+<*={@8+%63bwbASK44cqt|JDJnh)DY0QD2JSh2A5R7QAiag;u7hMu
z77mg4amnxFE7x?-$M9hTbw#C@b3FfOA~7ACZ9EdvXTZZ;{n-l5$&AYf&&%14jnXBv
znjs~2GxjRu31pTMgp}A0#E6({38chm;2e*PU<E)*%&tLS1RdqAAf&|9BCtj7xZlU@
zGrD0rsX<7I{f=4fU{pwn(O^~?*iaBsVzwQKOr;GeF>^nLlvolSe08c~_u3hRl-Lny
zDv@g#6;finn=z{#+K>{nkE1Vg0!s-gF-E48SP$e9gp`>1Kn5wXr+APcC1&r%ln6fn
z1R*7MzR9mV!WYj$NQqr<iaIaCiQa;c60=XZ+6Z4X2O%Y9+sh;8v7JCl%(hoY-e!3q
zB{mb=H&S9pvp|p%TWCBWC3YNRKuU}y@KQ?bJ1i2U#F&MV61#)#22x_S2c*PSG6tl?
zY!66@Ek@cPq{M6wNQv=xTM$xWwg;rd9%s2AC1!60QesILB3G8m)M+o<W}%E7wCx7R
zrj%F^Qes=-5$VaiASFhFb?%`JDKYa>G<&s`#H%_DlT|+}i3f)#lI-65f{+q>9Ugsn
z)d@mMj0d+*0_ze|V%(~|{STZ(8CIYj<@NY|^y=&3Wx%v<G%(Ix<@fPK@9W{o=bQ`d
zqv7{;!~Z0<!9(FN1%Tw&L)<K+#CYX{l-LR$0!WEXF(#zMmST_aJjP%B{TCz9mJ)+x
zU4Rq!4q$JYb(xb8YGq!{Vr70CDUt6^1VAS)dkJEBJQyo96j2gad%Um0BXc$kYry-+
zd)<H{{9ilZuSj;<fJ@*$bwEA-e|rEsE}dcpDesxM-s8U<>4IAkEAjgtBQIw3ukc(5
zf4}d~_}?ofabY<5X#7yinqeg_3U{Yy1dmDy%92<aPQTvR36asLgT$(EH~yxh2-$tu
zUSf5)+sDWRXNDEbMa0C#VSfM-vOWC5;+d4<Vad4^ng8(Xhnss2B*=<}(lrF$nOJkV
zIZtsnZmk+?1=gGyP}l0p@|=tHEUdXKgr~GC%Ww<q>#z=DK|Ez$O*uANgU)3}le;~H
zpoERS!MD>qGL^;n9lZEJJY)p^;j&;2^^|)zT7jXSS*aM8>kDLM<9ESl-hv!f4y$CC
z$8#CdAB!y@{l6iI<tSkV93`w^M<uLKM<uL8x3U$s?I>X-J4#q79hI;!ZB<-~ivm}8
zUq>aZF18TY|207@pXZ2VDv#N^RFn|Qk^-2~pJD}Nk3{2i>Ws=&T|M1AMS+V;QW!l)
z5>`fuOe$G;QgY%S)m?srI`|>m!O*#)9F{xbkn_&)py}iz-=XK9;lX>tjU|XWY@{_Q
zWn#*Aic;+qXp>xcQE*hTifnfV;4D5gMYDwPA0uW7{Jw{CE-?-(b&|?=&{c%B!%$n;
zSg>(;^AnGW!T87UEbFjzg@u9GL=jd-n&plZD~KI&Hena!ICnv2y9yE;s-IwDvV>nS
z=9gP`FGVhcT|~Ur5%~WvkNK@Wbiwkb#-(^)nYpBHSxs~1kku2$4PCIbVMS(3W8<>s
zOuS&ttf{Z6!C2A73nrKmM|mfY!RVk98=Dp&Ft4Gpp(d{e<AxU0*&~Jzj_%!Gt!Q+$
zGpc%jquMb1?c~Dzk!FbRKaJ_d!L^6kaF{M`X&TcDS8Pl#+_5peI5(Uzz3|p3Uflfn
zzC1p{cVg9wx@9eSbqy3Y;Jw-OPDW#T#KL$*40rVeQZZDvAk**Z3-|*Z>^ClufziFE
zWWt#p=;2QrPKSRC!!j{gF$MayUHbTwvNcvT-S1^S=@>Wbt<6mE<8EHDxVf>S7Gt%R
zVN8=fJkJ@q6(3dgPjB|)!~P2MF<@r}#sQg8N#?TvUbR=uD4sK=V)oq9(#f-Db99s$
z9OaB~>O5HLD-O~-z<{#<`eAvoagr5iSe47{p;H?8wz_e7jTuyBMyfd#%Ar#n>=v&P
z91u%mFYVE1E2>s3u_~%CF3}!|R@=COW73-8*>Sw5Gsv-`c`3)anJk%`Gino~-K$qu
z>I6UzDp>Q%I*h%<fH>2J*dWZny~T|yFc1zyCs($Z0yrb~I*+yMIBFB4g6zSkX4s`^
zUWEl5LB?Hj4UEGnhQVX80htv`E9>hkO(eKD^pN90V*?P)h^vlc579DftIWQb(Vi$J
zM(x@A+%Y0A$W}#z8H3kciy@nt9m8XT_FSW1D>{s9w2OfXGlTi2A6+`FVve;6^@RP3
zoiTGJ&z@5eEk0`c+*y;&^?@T>S70b4FEKg<1-g9A#u2Qp85PA<qo%2@VQCbD30pAa
zuKAw_%GNc+u4fgin(8o+*NjG7Q^RqI4fU1F`0>pgY3F!xL?oI<Y)qcLfADBtT!-<6
zbvPC{l<uNWpFHzOob!`s%{qD(;+d;iT|-5EO+ANb+5<;p`#JllnMcl@UW|xKaA{mt
zharKe7uP`JSj?HlGmn}X<+x7M0%EmpTJ`eTW>hl9Z?3W`oPmV);W15?#b3iAmnb)z
zUo6++Sx3&DF?r@3r?}?0R%no^#uJ+niyDq9FEl1xDPzM$<0CxrZ4(1I>l)D9>~j`d
zjE#synU~j8*Da~5S?rwA=2K|w+|g)OsNR}kujXc9;r3%%d`%59#n598zpb#_0naX-
z4>dJt7IpQ@S2WdBEXNnn*nnkwP^D|+DO7Y_18QS6G5e_FCs)ikYBny|rBe_imUTT;
zEYLX2$XI^+Z9J)BStXB?GXQo;gVDIKVx!3`7qg^ur#Ch%wJMg@wBTk?!@-^K)I}mT
zD0Jzv#wv^vcNN?<BGidpS5s4Csr^)}XjsvV`eXg$&T5|&_8?&#<5lJuo9k8Q@u#s{
z)3R}6D(x}GI7Kz`w!vJJ?5t5r<YW&|wGUH#RC4vQMqW2LynT6TV+}?fANZMpBVOIZ
zc{xtlK95*P3!}>q%^bpe)Ex6nhvDd%#dxlptmnE+j6<)kX>M+8YR;UHS1>w%LhKQ5
z=vN(S{!e2H`??-ji{LI!%{Vh~mj7(uIo|Iie9vPQ4~J(ZA0#c$Ksf#5X6MbY0x7{6
ziJor0bWaaY#GB#i<>~F|k7uEd3tk+=7N7Np&te7~&^UCPusbIA@@dMoc=3SW&t>z0
zKNB|J@7as<yTi7=iQ@#bouY#LzG?p&v46gBoZ!q(;RkM6cpBZ$;KBOF#RpE}oIcnF
zy3ANfcwsq&Ot-(~C*U0uUO1SsgZ!n$F@*R$Z`g}OAm5)P;0q4lPB1)QoFqoYX`&fR
zfp}EnV*F*|$>KWk9PvW2UA#=ZLA+ahSmZZR=KG@fj`(}=?_v;5jq&=4L&c*-Glmf1
z4YE%WH;8Q_--I!r+e9;_0rszDo3RV9v-pz_93`5cfUx-)g#PRsL7pU@BAzF15w8)=
z*aF0VM7ELLgZ-v#Ggbh$83O=j<J4jP1!A#SE>dZp;TMQzsvX#zLWllui~I^my9Z7!
zGDj>FOT=TuMdCK`dXcYYnVw>2<XhrjM7~(3Kb6hMnIdO9p<OR>A_UqOikFJ~d`y3S
z-Xeb?{z`mb{8S9%jTz(h6Z1sQnnC{=;<v<lajp1$k#F7@{}yo$-u=<86dT2L;`hZH
zMAMfV@t=_WifH;y!@mdKoiM*#ajZC5oGY5X&xp4|_Sxb^;#K0E;?KpG#CJr~M;ZAf
z<66M&_7(HQHR5^V!=mZ)i}=5neHdQcF#S~V1hGn7DxM;)7tawd5L?At#Jj}%#D~Pk
z#b1i1FE6(LnrzdT7xn<WaAdit)K5+l%SAKR5dJ69Mq6nRn@Hq!ws@ZSJreP^%Dz;*
zUc5=XokTp-Hy8OlB>%_cZ^jrRe6Q?3DBO%GMEs9wqdbFf4Q4*WL|opCKTab<cpLKG
z!uUhP5n`b@UgYZq#w!u0i{)aqxKwNqo5XX)3&d9O67d%C4)I>`e(~qxlj8HDGdAvb
zvOf@Un&G2`eeYzsxscBOo9ioV+|tb0cfOW1@%}S?7@eO^?k<J@l^q%Tpk8pxvRI#7
z_#EP1a9c6UK>TMs+y>0jIUd8f491GX@`dq6BTnb-7QxS1cpSN~z2Z`06=CJ_6dqF9
zrh8&#9Io8n9IQ?m;DmH3o=H;ZvKJ?e?b)5*Ysl|zv=ipXI&kt^1h<n0PU|Y<Rq0fQ
zD~#>m9S_rpSf4V17AK77i+j79vn*>L{J35EJKH@SZYK?#mKQslNrx6E>@?W!{Ladb
z*9$HYvHUi}?WAEA*~kxnvBe4703UaLn_c;_qmEO)tKoLiFq1-L#&M6%;)GoR4|jf7
zB0nA{?ytKa<E^lnW;9kVZ*;?yI=J^a3&XhHCpz(Fp^wE%Cz8S#?+Lk`pvMr;Nkc#G
z2bV{&y32QiYk%?WBeuVMp7gr<F@A*n*e0EY+vGyJs=>;^iB%5I2>h{2CO=e_*(UOf
zEiGt&b7NM#Zu#8pj(0E0_tt*mjVd@K-|m-a_hgLqV=T<fwEgY>`J+dV8#gX9^M9fr
z<E#VsV_fI%$9OyTC#5G2_7c~QIZpIrd<6C9&4ow2A0wx)^8Nr7oe-Nxm7QI@PvR6#
zh|Qy#gPKD>#w5h^ZerwEKSn=8LjJpuGx{-JioE0f7}=}Fdj~E8PCrKKg?KezYLtPR
zFSQjLi}z#v8M5?JlA~ik#tRV1<K>W6ryt{w;N$dTY=r+m_hYPNZ1rRO02}<`evD@^
z&v-w^07~!f$M`eUjnj{D7sLLkA0wZW?S71=Gl}{!-hqwB`Z4|yQ4ZLTv5|rCevGD<
zUA!OT25j?R?Z-%UlvqDT{>*aqV|<WXi}z#X!0`k3V|)g+>FURL1I>6p#*0|Act1wd
zl_lPf(ez|-^<$)-f4m>#*(l=Y^kZaiT6aIj-i-cv{TN?G(c=9WO?}7vF^=Xw$NMo}
z$jsvX7+J7?p&w%_8bqug<BLrDMg17xMvAY{kFh(88JiL{9AV{moD$X5kFkXXiT7jV
ztTwKGjHcI8ydUFL%qrfGkpmW7{TNNRny=W8aTm86@5lHG590y*F^=aB#``fYq#5tW
zI0{!5S3kx}Smt;?#(k($S3gEh)cMu=F>-c5S3kx(Sr@K;jC}dv?#K9N+m7{PywSE}
z{TPQc{pa*!Jd)wAevD&jyZSM{!5wk+V?3PUu6~U38Sd)G_zbuIIsF*Nu%2A~7}>Ym
z-H(wS&4aFfj3+a`s~;oJs}B7b$J4{zkMZX`#_oQMreCnTALCnW6yNNAjCXUloqmiv
zut)KJjOJS6>c`lR72xW}cq@~Bxqggmc`#l582Ki}-H&kqtI{<kYEl)>f&KSmJe5&h
z{TTnotj>)0W1P-Xy81D)qo=zc<9$5tu6~RZK5+MAOvE#VyB}kJ=KneU7>{6jS3k!4
zxIK42#v&HT-H&kuW4QY<u40kg{TMG{yK(npG@WkU{TQRXM!5Si@;R_WKSl~o{HOXc
zKFM8h^<%t~_E+o2$g57QALDM;!~y#;o`zcZPxWKGf}4%^V>JC{-TfH*qPEbF@n{^0
z{v1lssUPD~c&*E1|9UI)Tox;H5i&$SM#?}OxF6$K#J2{tA@6kqC`__;zzaxr+5n1&
zoH`&2|GzzeBL>iqk?&Ar{TPd|p+wBAdOecwuOA~OQ+4_=Vlq{BR$@O!PUV`2$yDz$
zc7mC-IuVnpI{g?=#P$*~nQE*b;}i72WU6*QMjwjiDf*m#jKv-MF>-UBl5X5uHP#BO
z?8jKzu^%IKD$r-KLqA3q#4|b8kCCrOJ<(V{#`9=S`B(Ze2J>@p#GHPN?4wGR7rgK~
z*pCrENB<ip_B_~+@nAp3k)saS{p8=A@#A1W#xLEw^Go()bfzl#U+%~F=>L8{#)CZ-
z|FaVaeD$7+=w@X42YzFEEZXxNe7*e^*}2M|&fx!O$Ho8B&WHcAoen>zv$dIj;=o-J
z_mh(SKAFlr9mUtsSrNUD|3|wi{$J>v7@Pj%-{__IFHfmsf9`hX)j8OY5x<kM9PG!~
z!^*a+!u;p=%`sT<a>Xjb`mgk3JkTTvpVN;K7cg}L#<tKE=4<K4ScZJr&t{f*oLD0+
z6A$)dwCm|$KSsMA4)$ZT>)~KOM!Oyk_G3gn;C1f7evGIGyrus}^<%`H^uJw@@nAp3
zgZ&usC}wTI>h9Nfupc8nZlX?J#EQ?8%K@`|1N$)+9^!~Gf?uK^W5I+ksmHh+pBAzF
zNA(!ZTs|gSpU3oL9D&+hVmvzjLqEp*@PnvRKSs(TLXVMOZ@rWfMBl|@kq&x{>=}r@
zi|mKuXfX1i#Wfh&EAgNDE*cF+ie@=|7b#)pXfR%l4WPf`VrC=V#apoz^jBnWS-)>5
z{s$;i71Le(7JR%9zz6*m=?>n5`0THE0Su$N$njH&>{5sRioBOOx{LI;mA3NWN@jfN
zF3yD=zJz&R6+9c>_}m@tg%YE`q8Xe;-NhsZU+-m7M|bh3h)UhX74U=Z;!ecqLbrE3
z(n5EUl@rrlq_AO_ogmR)k#1~5x{LM}ec>~Z9{m+<Gp4&}n<?QRFlj*_+jMjn|7J3x
z?jlvBl1|6JMAWX?H*EV|xY=KEI~Z1fMLPp4%$YCHU(q&w;pdSQ{S|F96h4mKR3^%d
z=`Px#G2KPmOb=hnqD@ldjPP@4InZ6SL;KpAd&M%LyZ9!yWcn+<$5Kgmk#5#HYRrP}
zB2B7vg$FY0nP$geCxp8p0R0uYquy-lF4n{K2|Ud%yLA_*paIzRy|5eI%)Qi))D;1{
zWHH^vnI<$8X2H;3k(DLgMP{6|5W!rv1;1}G4CpStj@@K`#Z557zhv5#UFqhAQn(wd
zoDJddOk`8&fz7kOBE{XLyQl=xT~xuOyJ%aXa5DG#i*y&4m@TJ;)nCz0n-Tty<$B1}
zl1q2-hp1JT?&9;t%n9Fwa-qNC$Hp8IrbZNW7pc^ikR8)qv^NyfU9@)~rn_iwcVhT)
zZui-)eN5V-FsC0ue?>EUNOnwj(ax$Y%mIk#uV|;89xkW(YSIg+vV`pNu=*>SnPH&2
zxCc9m{)&~@0CgApvCMC#@(iZ#BF6-xzoMNLbr<Pk(jMj?TT72d{-ZyR3%dz+VNlQW
z@z3tB$l8fK4wL;A&o-s7BBrA(bQdo)dlc7QwC%X=qHU){j$nH9SG3c|br&DS6F@?C
zdgOS9qrajZJ~~3lGxk?B6H>Tz7wzx~wk{+3D^hkX0lJG<a!1i$(Y}<#br<dUWwst3
zbQkULxbC8@>loKvwBwgYrm)h{Uy+pqdCSPXJc-d?(M+`A(p}`KWONtLU;)ryk>`lf
zT{L}C(O;30a7K60^p!<_#VM#Vqr1ofsO+yuDL8Mo(Ou-JU>~GkqSjpp$(Sr04iYE*
z^80Q^gmljy_^^SxqSDJbp0AonOvh#$kA(CVJdDmFTcJ6brMq~TW21Cll!yHlw_xuw
zIO&e*ugF<wBIeqS{)%Qw8uW*%Wd)$WA~!}Iw@+DP=&z_2fh}^!{XS+N*Ij&uS#9K2
z&|i@TE*B9F?_qyM+YUquXm{3K+=Iv}wynE32u&fvL7wcd$h#S{N}-MZiuQ5zMNIcz
z^jBnL>MjP63;QebHj&`cU9|UNN(4$=roZA^lV5pcJmW)mvDFlHUL>F4=&xv>aJ7*#
zhC_GJw&S{sw!Jz+B|i379Ea`miXQncs}21Xqs9Zei<1}w{S{e)4!VoX!ssqK{S|Ew
zm+qqN0o}zY(z3sz?E&3Ir@x}@0o}z1cyyq<Xm5qOiz|>lOJ(X5x{I_~C}Tr+k@m5U
z?dUF^4v(1bA`RBLqq}G(tD){9FN!owR?uDK!QqJ{+tyut6drwe)nR`{9^5{^V@;sH
zBDZR9{{<%zbQjfMkzRd0ybPGujRv*{ZoiKwy7U;ikMN<ys;$bH#5R}((-Z*x3h&@%
z(O;2QKIks8iyU<q*`MFziR&&FqmlHVj=*?-MGl4?a0<NEWm3A+>95#~l*spP1hBv2
zOvLJ-yT~!HnRb6gP7&tlF1~|g9d#EUK-HnY;)?+LE1rjRK`Oc?ZuN96g3)Cs{^7aM
z{QnjHLwB(*oH!l>%c#3}Qn<Sr-if0!jH#A|)9wC?2@y_Fl~^C{Ny$c@uXmsvi4EbN
zdyEa;#d+AD#Ky4y19)V6IQWOUi!3>pBJ&@9oHEnaU8HLWyfd-pa&ypK<kqUOI{g((
zy0SdyVm%9ME(_r)?ZGl|*y(jx2eBZYvL2=!&|O^4j3yfaN9rzaqj_X1i}5?eejBUN
zT};NtKUa5=RRY~b$~Yd>T|`GkJbfK?u)ktQNyUS@i}uvy9_yg)Vr6wLC#U&3G##7Q
zH2<6VE~~3ru(Z0mlV;?Ekp(039p%V>a|`?J#rfs>D=sN4IH<e0w5Fk&vSl&(s)Ndk
zO-u3$GV_iu%*<QT(3l5FvbyS)yvk*DmCX>pgXa?I-{nCG(dgj8kF^%Fq0Lsc#Fn^p
zbl50o_Wzf%;(q#oK`yPKx~2l>75jlT8|BDmM>?{;s>vl|_s!H@{A#_J?CZ!kMYHi>
z*T-+T-r~V7j9;_9qLBc#Wh)P;w78$E7kaRoE7yKB7{7r^i?*H~_4=Wxerjq;*n;dw
zY$<~4pw^;Y9bWtMM67PSMlB|0;$sq(QR0i&!p}|D;x%e3aStz)3$x?qzoWHi-#Pvz
ztwlD`ufLCC6#K_Miqk|#YjKh68nIbCMLb>nzDTVg=5v{NgLselGjW&5Z_14ShWL9C
zBIU-vt2kbaipPpo;%X7o4VZM08a3o3D9rzE@#o?TBK2Ju9uWtLW5qIYwpb;eEUp*7
zFYXX2i@<#E6)8YL`!$g=1hkX!{*3G`4izVe6op}Ui+HBERop55TKrT@!MiG^>mv>m
zIVm3fr-)~X6!oD0E#m#+FGYStV>l;cAwLnv@qHrf$>LnGMqDADEnXyECEg)EB0ewv
zR{XQ*$J;S(r-zs;juj`1bHyd%Dv@v3n0~9s_j|OD68RmK_EOQzZx4I3>?_1u#RtXr
z#ZSdBI!Z8~eqx?@xHv;J^UNb&y=*g|JnRc)Zx?S8?-zH8W`20Y|D$Xl-Ys*xJ;X}!
zWbp=(vkEcZi()ojSJEyJOGQU(@o3pqVy)O9wus*r&AjNyZ-?xw#OuWaX)ivk@LggM
zFGX3dh&WiBAV$SmB-+Ta;_)Q%F!P^-X8v<<rQ)Bia7TNwRrV#~HpRO}wxhjxv;2+b
zBFgo&?3WeqSK=NL<w?a`UzWd{h|8Ms$7y2-Z^JZkh&Vzl6vvAPwH2+A|HAyxX0QqG
zoCo_Pq5)yS?anNN@gJ8A_Tw@O$6B}-C*Ejy(v8cdSs1U#cAEce$6VN6aVd#~U5kfO
zwrOhgF%DO5Zw^)`Z#a#%VlSQqTAZ+Q*zWx9Mt;}gd}4kqi<93XxScd`S{EX(FQcva
z0nW)!nLvw^M+0p4b{A!RIc>#vyI5AHlNspbcUq_X%CqD3f=fhfKlr@lq=C~)M&+^o
zoW%*-0FMskbLIDW+KPRU*_Y8)T#o#BoLJA;rC9koYb!npAwudAI}6Ll^*(X50!BdN
zaHZUY6YmMRouDfb&q+f+r(Hb?w|jqAyY`n)>rOl9+$Zrl<i|GYEKdEAc;t#NUs7AK
z9PN+asGY^hkG~+ijwg67%J-JbcH%)>ah%=9&~!A6_emVHe{IEr!ZBlPwZ$)<Bl_Co
z%mzF3N!)kGanaYKGozEEyYG1R=F*KGYi8}_4Kp{bubp~vc=hyi&xj7SGSHFX=*^rZ
z`pW2lY2_QL%i68kW$Qx&t)kXrHsDL?u0DJ4JwMc|DBH6wx}<FS=4l&`yyU3X85c)4
zly0#GV!yMBwuK6}l}s(hZVw6-ZYh}wS1{jOnp`x$WLj}S>5W$R5^L9Qf0LYbQvbFR
z>)GAELG5S%sQ=24XPl?d`-J!5+e$uu*0UQwXD5}m-)L=%-cVK@Ep07ow_Qc8liT~O
zZnt_{v&wo|o1>Lw7euGDR+sg&%37zlN37yasaDBGYq+)Ry**Rgt*kB4quS?0w?&^r
zE@NA*?7*gAt8bIPHDQyt)!O7~Esgf6Es3^AUy77Qi=!vhZmMmIz8cvW4YfWKd9pTf
zQ&#QEk)+n-jb3Y4WXy)+qnWj47VT`SEu}TQDWxskzCL4qv6Wp_yQns`wadm(`>x2W
zDC4BIby3(AwU^bVwRYW@h_I<9EUm4p!uHheuI<*^ePc4hlG>QATU&P%_C&<9>CoCS
z?GtLPjk_Ypn{-xoLR)%kk4@=qJ(T{G+SRo^TO+RR_H2tN?4H`YYcpDVxwf0p)=Oc1
zHvX+PsqLfM-mQ;ElH0l6-fewMSi;7~Bi@bq*z)Mw<D-v980KqB8`E!-mDP7s-?n~s
z4p{>>o?IJhUtZgP)8pFX{%r#kHgMxDwTbPS2$>qa+0<BO+dze7Z~Q}T)~4k4q_%yv
zcJ5hi*(S_~E&DeP#a73(4^fzv6==`dl-ruqmaFu&wSzVd-Z(27YJb3#ZBW}_g<M-Z
zWYf@%Q=^Fr8PYaXA#c|X+cbP*Qd_b@hP4ehAx}nvt!dfYqGQ_w8+VtbjZYhwHueW4
z*3LifEpBT=%jt^tSJGBlR=lyRRn|76y{c?ubPL*C$;N5z*6@Wp2Uw+ODaGwp&X#CN
zdppWh9_=@OcC^p@4<au|hFN%8o6q{Q+C7u<(E3KSj%dp>TjtR%i55k>&9^odqHS68
zhuJf?;|Pyz9kpp>+bG5JZaO|X5AhN@#q+g|Zq45`x-DPv{F|mmry!oMQ@lW1L2Kcr
zg0@2KabP3PfHBsnYj;g)D{J2ztuAYeT5X>8O&KQ?AGtMYQ9_&7xTh}iwfT+f{6&Gb
zpm9appIGEMEG<9UdL+)V@XpEY{Z@PS4#OE-w6%20!}C0cK2`23w1)j{SLWWCZO0(@
zKAvqj^Jcbsv&!4M7g@WW+kN!bcI(_w*P@wip$*)6VyhQdlcd(!QQxMiZ3(TVsO8pZ
zTQsn7a=Vq;fA#Drt}0tYg<DHXigAa`nHvoiURqLCoILuhXmkH<liQ24N>3=^RmJn0
zWGk38ytFrt;NN$LtvN_}TmKV6o<dK7_bKlqZMd=&Z8;`-R`hu5RqOGL>avSVJUf$W
zdoL<#zY|CLc9gWJHPn7<8LuCEcVi-ooP-_LX3s^3TT{0WueAoh94V|VsC_ju#J&o&
zkGo`i>$vvu+wRY(EIz6Bkc}@#nroX7URyii5+3&n?T47K>uV1~*lo49BJA4QLrvJB
z?T4ALcWVzv*dJ>@MA+N46HVB}_QOqB+PEhp)<#cj+SuDB|8$qN&2wo|TY@=eTcR&V
z189T2(FUzSrP22JQ=>0OrlCc(&)+ov)yR6g-DOYOd_?OJZIjHgM{gMG7ZKk$Yt-Id
z32l>kbXMo|sz>wXF-mClwI{ZvJ>+Y}b$MseTYI8M@0g5syS?_l(8!%uRw3Swl}FQX
zO+N<5;h1Pz{`X2|6?+EuE<LIL){^#O9)sCCXGaT5PY52ptH8o>%eg&zcXUhb%eDP$
zD{4JsdM-L{(S}947Nr%Y6<k&F;jSgoBcpkqAC|4`<;^~<D7<r4v|Fv`u!2R_@F3i?
zYMT~$h9@A$_S)MP&Axf!y&IxiqgO<)kM6q<S9Y9nR`zw#Kx=TbuhqXfq1C(DYV~X`
z*js?sSRO6f>TZo^M8j_}&DLl_yOoPG_$`(Xcf4B9A!&=|)s`>XQoCW%OSNf*I~S!D
zSVKSDb?aOAM;G7$%6>NRdEWhh?0pG*RMp+~y>sWz+$1we$l?SDI3xsFBqjkB1SOC#
zA|eI?vP#HGA|VM`Afgyls<^y1EGiIn&{FHxmbNZv)mm-Us<oiLYPDLlR;{mFtxIdI
ze$R8x|ISPRZGE?|-}mc<ljr>ZXaAq&-nsYO=i-za_%SXxc|+^q16$@tBckQCLAQaO
z<h~iWB=vrdYZ0&u&qQo&F7HKJ?8?6!O79Xx#;*K2hIsr-7`dAM({k1lymlXBUB?us
z54=>V{8J%$PhplTa;~MyvA=^8F81!1L-Mx4kNx@lIjBCmi~acv>2E|b>*&mt^uK7r
zUzEk2fnMI1vL<A1h9CR(D_LF@|Ktt)6e?`CL|otbNNjqqK>ffo%&K{xWMI4U`>PSk
zefztiQ~UN$Lz*ORuExIoq4aZO6nKWIH<D?GGvP~NeA&0p&!`9aITP&L=hYrI;{|_@
znqlAm7-+G}%fL=u$hTTd>RrOjzd!h0MCHEyZ!?bRjD|Lie(zK8Vc$MYmi{~ZA<u9=
z@(VtRKiIcVKgy7O`?^GLFdGfQzI`n^!JAQ_za&eGfuJG+Eg7suci%p#{;&%ehPn^s
zCjS6`CPJm!hO&A0i~IIjZ18IQ0nf0`zzBYZxY)O^MX%npK1oC;cnn)GS;RoFlyx~#
z#PlHVx`Ag{r_Bo9%B-e{m=nB_1(k}J8zg_Af2xSsw;zH*)V}>(lo2dNuYzZoep<ba
zHkg$}k-I#D-3*?s8V1=D`~~GXB6HvVwJ4kKrKl!j-#%{`DxTqP=C16$EQ5aLPR?iS
z+jraiENTLt;qz3e6J*7(Z=Y#o-##-=z5;*fqy&7v9Rl|4e}bxV-~NLTgZJVO_U+Tp
zg3f0(*SZCvdpPRSXCr6s+n<D#vTt7!$i984nC#ovk`r9adflBg2jIyM1V3R>_lTG}
zpsJ?90MGDMs^s(_V}WN_r_BkzNbw<MCGOilhvLtNaEmqf?YFUO9vNcu=3xHt;76?W
zW5Ll%92un5uy2355@Y-JbwROx`?>+KefzrH$-w{;Vc-6#Ds5@-O6L5`fF(+d?c3K`
zl?RVvr@tU|o)tWoz4T(T4?W9$``>3JU(Vo0cWfvR(s<ank6#WD7Y5teqSsP6gSl`2
zr!46AGT69ppA}-#Z1snuB|FML)T3YO5tPQDBjzEc-nUQdgt$_1-@a}Twp!B|*tdV5
zYJxZPFvC}Pvb5}k{>p+^c!p{@5aN$o?%UVt(?b}mhW{*&^D%xka^Jps*9H6bb$C%|
z0@GvPJ~!KXuy3CqEh5jb4xbR>jdSu0^MmNzxBoO6!F~IBDJczwnLl`jb^P+sJCw0+
zUx&{Kv7g8@%#Wyh@@IvDG~+pL{EE;f%GkG0<8a@;LmB(_)yHnIZ=dsuJi{CmYTy1`
zW{7?JoFi)A{zNLUZ~r)yp!V%&vq{*u-wl(gefzta2lnkxQ!&)OefFmAq%ROVp_7!z
z#-NjKL!E5z0Yu2cN1?GB6&WT(rONHk6a?w~IBesQke;uhsMVjNP)%kmA2U(FN>@hh
z6oW1H?LUgf<b00GseSu*Ax228CD^x50drixd4YZV+Tz~OS!_S{?aPQjiEOy-W%fBa
z=#EtX6w~1cT|&R6Ww39b0<(I8NwIHV%f65zxyHWzI@AtR-bkh=1CgcLdfz^`cZd3z
z7544#R#A=65X#uMulvy(n#ys2efx~eef#_v75DA)G{JrQ+gUVthIK1ugnrBP7kiE#
zrShu?@kTHA?LVYiy)dNMm9cMMPq;?4JDU6UwcHjeV0`clYq>k5-mAgB{RWiJ6+JY8
z5wLH6jZ$FW{>>a|*tgFbsD1nAGX{8unT6W7U&cCuXILw+Z=YWT^MhwtE3j{0y{?0O
z`&xm0`vE4|>MF2r|9G|=`}TDy+_(R2WY1bDn_}NSWmZbb*tbvlB3E|z?f(FZ&;S+>
zo?!~?J`1)X&+t!`jD7o@Y!p;h*tgHl;Y1Qy@7w<vioslUxNo1GJD48`<Gy{Cs>|m)
zFe(xD?Q>T@c!sIUHMtC^(TxGd*I;ZfCwi{Q$>+|6$x1&Of0H=|=fb1%!v1=jEx^8g
zu6)?HuU^u@zWwD&#J>HH(RN&qU5p}!dhy3Lk4Kf93p~DCkjs(3Mn!wVFQAo17!^0n
z@G4}8eEkUEzWwtM%f!?`eo5anGao{nw7a46??Sw!ZDuCVOSYFP+xsy7V)y;BV9Hqh
zuo{Nl_sfHdQ<%0zJR_+(&KAs1JS5cwGhRj_wfi2GNU9BHJg;QzzP|%iPpS*ruR)Q<
z4D-wnP^ftl&nI}01WWKR7vZWpzY<&XN6|M0s)=yJuR;sV(gDo=3dm<scP`B`bpVUt
z%a0eq4Ij&R(=vXA@QacCg>VITpe|;4I^#VI`6lXEUvqjo^V^ExZ^9L{P#010UV{81
zxDjpLMcAINbjc`=7wse3Y7BFRO8OnB&W0PoSf?mcI%vqd$Y?|@Rhcy9BT(H6S8xwX
zHfN?i4jmuVoeNihiW=srs=^h}&wv|&k6g}DnkylF1Fqmw)Ww{Y&1MzDb~ao=B?>lY
z4WX_bx3QPO6|80RXBANQ1?0cNp$Wx?dAe%C1ekOv9CRhn9YK>+q#DKqIOxVfmrLD(
zG?*T41d~>%cAb%K80Byyn6g5(>m`VfD-{w}gxJ*O1CSwH!B5!KIjX78LVlFGpDA57
zn?E1-gHMJl_=VC9rtTTY55r;Toq+cJefs6$MoP*_DHg2gJ;Jb3PmsOu$RG_Nd>O!(
z3H@Xk!7mZ)iAwK;%#;)z-$b;eV87(aCOVG#lwo+KfS+j#WcG_6OpHGPRZnGs7}q1z
zD+uYCrj?qQ{{X~y-0CrYhKgawYmk|39EECTWt&F@blLdT@&C%}4AMGfTedE*5VsQC
z{x~Wy02c?PzN@AMXwrN;!4w|fUDGgChC>(YJ<%16KU6mYx|kUy9>xh*IJ)%;VMY40
zh#1xM4<~Ygv5fV6Tm9ez_x|yFwt_HRdFK#xg3Y^o;O~F%1^M^^Nv&WpEr+ma%pvTC
zvy9Ex^i*J8E`?J9J#}y>lR)PKJwk_(7p1=$&e3wdH%h5JAqM@o!>OF;c^%F)785>H
z-uVPBRL~B>8bOEp5Qf58#%gbr9}yVO<<3~l^B3R1GL88JI=43Te+n0`4J8jO>Bfkg
zfsK|!l(34aEF<z*Mlt3RmMiZ9!cbHcZMm(79&R`BQ}ChX6voFDPL#q)aYZ0XVKy9^
zlpdvrmPJzuw3Eu0o()=m5#V+>kFj|Mk>4FcoL%eb;R{|Ud)InZHUw>-$|vEajZ|jz
zq^psHh^T$PLpQLJz`^4+{$y50`^A8eXpy+R@(?l{&SR{0h|I%hVDS0!og%FL$8r5P
zDhd32D!MHT_0NS%MwNSfoA>ni@}iWvLkBSl+8T@F23R~4)epn@jCM8L=-16$%J<=N
zRm(cOQF_8!aH8}K*Fqpl&qyt#N9kcpQ6B264mOXC(GPCVAjm}8`{ff!rclE8k;znw
z<TK$=0AV*Ax}i65I`#IjnR+_Si%+N32Tdm>_nS^S295JMoXR#nTPowT1?J#vnGB~Q
z(X$TDG|spIuv>cxe1q9C)_9}z+@l32O3wpY2t?zPZBBf$>6*kRn_JiTWYaM?@YHLI
z#u+d~?7(WI%;k=g6f}MF-X33WHx?9*m|1Wsc<VBzd<M(F%W73vNTBl>-FWbt7p0%?
z7&}^q#VDo2xiQ>wvFv%(0fkx+)nvy9wY^@yKN+V1YGVt)yO47*IAFrPJ@n)$q1zj!
z=V&cBQF@BB5Qx&l@2OcvcY2f_HpDa*at73BFM%`z$ac?qdgvSqzD~4;QaXAUlSFIK
z9?G0N4mJ}|n-}F<veV#H-RRK*Ix<0U5`};g`0+;ccY2f_+7v?~ZrVk0)1G~hX_eg1
zv^qw@QnR;*%d9Ll@u}mn)uH+Te#hZu2M&)iE=}n{vs{zH?{zH-ze9uaZY%r&eodNJ
z%~+8MH!E+2+hC8;rK~_1es6-_p`X{D&<FSltQ+7kLAl-HyUJU^mU9Q5tp|~+A^yb2
z3kpjZCrs`R2@jIQtKS`~KB^h7eRqJZ;4om9seWG%0jsy}WeV(KoYLYIUz5<FH3<z`
zlhB|w0XBxDHE0k)H)w9WL8_x-4N@NLt44GtF)YjHOX9CYH6ehH!Lez{>VhAF$hxQ2
z8+Rh?emGvea4#p@L_hHw@u#9CT;r&B*K+#ZVVjtDyt(UR%?+b3eV-J4GHQ*6q3ey0
zol#EslTpL-_;*BXWKaHzm>-VfFG_<O$p>|Lb$%L#Cgj3#vG6~cOTQ8vU4jO;g!_>@
zCm37rPBfn}Z>x9yR&O$vs9d#7Y1y4iiPmwaRHBZJN<2nGm<4AV^9Zw*cMf5$@-8Lt
zl!l84MmX$oDYU!cFaYCcr};cPu>&!d?*Z_%gB62knp`*^7KwHvH%k9dxB%oe=M@*^
zo5jO(6HXjw@I=9uARD)Eth)4KwN+1Mluw26l**Xy0m)s7ad|PzS5gq=P~$p@HS*q`
zZJuQGuUa=RfX*})5I6!YW33sbM^CH;?&x!~ar*<=+_YY@;j|&G2C^Zri&QrB@RS1m
zNdSE|ozJuBElOKSxDC!SI?O0NcWOO>=TjS}xZ=Xtsnuf?N8SE*>*MydE5}cs^LY*(
zqzpKRz}uF%f;6M_=*yWouDuS2)1X`qhs$>YFYU1m-J~u`7OFn2B(SHIo*sTq3rh-t
z*P=?#tI;d8p0EuLD_DiE-53<5a624oU*Q`!DAqca5QWB$@$gNCLuCjuFe_r=^l(+;
z0Wa1i3muB%Ex13!VH6R#NTE9jbU|bDHe6M@R}oZk$x2gdtk5b1XE1lE)&Xw({P>Cd
zpcL_w`avo53BD9{3*ro*GGYz#V#5<H-`10GhDYE*XLzkS_zbTyaR*1jltG($p~3@R
z*u@KT<8Y@3enuo1WBcKa0rlaHkr2PXF%nbsGe%;H_|;C_7zpoYjO{UF_>6OS&W~N}
zI9g6Hgc~DnhS&f{r}8p_hc<(aIor<+^ApU#UmAPm$}(Y0Kz(>KB*gD;hQt*8%#fJk
zaArVw+zh6%$Q=<r<LrZspyYl=&@tjhh;7h|&ks&b9&Y12#@d9-k+reQ5$F@Hrq%|s
zFo1I5Flq?Hl(&MFlM53)ICnxpW+#k80-w-h;;ItyCq5kc<B><a8n`w`SMg%bgT*9%
zQMV?c8fyYqpxo`c8ic<7)v)!zco3!X$p$Jx_*MT(#0P^O2=OX(B~+m+p$c6IRp<)P
zfI*$5+k9L1&0ElZs6yrv_`Ecs@v5q599oFutFD`{5^P^zg!pm+xP3i6KZ8>tJV)`Q
zs|5FYNeOPxAMW&z)X4E4EPmJeTjIs<QpLZmi{G_Aq4-_v6N=xp{;P^t^<@pz@poE(
z(|TSi=IIh|QpNMV9klVL#NuyCEdHjiEFQa6rEugU2Tvu5N22^Z77NQ@A9&2arUr50
zp?>J0@65mRYV`jEi^I}Y|Khe7+tS)nKeoQQrYXjkp?l(#mfGg7x_WHCZeLZ^(A17^
zZq+ues_w+=_thQv7R$Ke|4nWSJh3wPkPE}-LBq6@GHug0pwmttHq17M+Uds(v!@<q
z4>{6Kx6TgRmTwqhWZG6HA=57KWrl6jS{t^9jI@&wSl~15fmU*%U0|&#geISnL-s(Z
zgN1f-fjw}r9b`TQHnuGQ^AQOIPuAd>;c#Ktdem5G+dgYoPuNcNIg`V-zZa)JkJt3g
z!rlvDmVJa0!*&)ijMz>HRmsk@vyo8-3Jo7~qMb3+PRg@W%Izd;4dWc6iUDS4XW1!;
zm~6Gr3|~8TtnK$%S%ukISy|ckB%f&wEwpM-s_z(NnazB)HVmzm7PeM1Y*<2=wc3RK
zU}X)J62FKUPO`>^t;)%E5xn8a_J~4z>`Z%vl{Qmr>=DoxihnG^zh+3-9$RQno5_0H
zMLw(2L@D+(>u6+Y&0~?_|8kLq%o6ohEwE8XRosd3;)*6qjIj%){)Z&d&C=?yo0DsY
zLS+P~RX%Qe4qJem1QpVDQ&}R3Yqx()ty)lw!H{Cz-vj$uQ^GJ*iZyle<jD&$;Kvot
z<Y3G!R70j0)-8?=2~|zk8Y33k!4W8Y9r{5G!+ub`0DDb4(w;O-Hy2e@T_5YK|8kr{
zR4ZS#p@jq83KiM`pUH~n+e4to5aaNVd50bBO*zd@8=|6PUKEBgWBz&`hN!<7I!wAO
zI}5qkd3M%N8;vf+oV7NX3uXFRNt0y)hYAZPBZbxc0V-rpb{2NZ#9jQQ6L&9jKf-6i
z=(cZVc6P{}njH(#3&94qEIWR1sMVY7ay<q|G|<{bRuYCoOgEE*5F_CqQHR|j$HBG`
zrA<+GToks`tf5$Ud{!`QC1H3#?e{Io&enYz>-7s*e(*GV8uo?x^f>BNeK0`vft?e!
z17ZFhl5b~^fuDiJb{euvvZ7ex(yUhurQ|ATUDLw_(R$mMiKQ%L2M62P1^j#PVu=;+
zF)qGYzBI0Pwr`!!Y(T71w@<MAa#6K?d3FX{RBUJH4o>m~p)FEc+cyQVw5)m<vgymV
z9qYsOomd{RraM+rSo@Mj0M~`ba=o-JG1<|F3=Kw~siN7=2s`B{csn?of-rNE^`gO=
zN`*$)8JsINP8h5p$7cdEB1d$R)gAWWK8o4WwQ62<TgM?hJgqHN_1)lpsBT|@z_qoV
zt*dHW&YJe|6O5{krWGyK%~dsB4MyzyY~1i0C;4e;u4Y<(bx+ey)VH^{v?>mqPMndA
zs`mQoI*JJlIAtd+o!?R4-m$c{xq4M~dr|SyhSv6#<Cd14R(VQg)v+3vmRD9Rt!QsO
z3q(U5OHVE<Lv1?iTDwqqLtAS{6|n^+*S5B<Y(hEHnpUu8C(oWAE-OAhta!G<B}K&(
zic5;eg-5p6H`iBp)Q<`;0Vmhk31e&8!PnCmZm(a{)X~)15-vIJ_@d*-pBWyzs<y4`
z#M;(&yka?aRT1RQ#;#R0Kt-)F7FQ!DcC<EhLQ&mb+jt@_LH>I`_ek1~wRP2JA9``q
z)FLE9xWJ)ZJGz=X4RTk-`92z3yV}tiwXIz+g{m+lWVouS#i(jp)z;NsU)9!$C@uBf
zoejvOx}}c&tTU@xX~aJj*}uQ5J3#les$PwRsw(+9-r73$eC%_MRaKEwW=)4i$ez$k
zP2EOSYePdvJ$kEtReif=+(MO)8_y18)j%X=tUhj>E1u1!$3LD|U5h;@_*2Y3CHyl^
zSN<?8OI2&Co4YU)+K%lw)OhZdA%{8HnZVKHj`YOO_SH64(||OYst6`P6*;fe2u}P`
z8^$(fP7wxSb8GENRr|HIji`BRO^51~3DgOnN>xW)QypK#H9D)?$~b>8l-VUKs#mS5
zR<jJg1mklgw^iy1RD)rQV%qELo0~e2RDYJQYW}R&mKAYhcdTi`G+SG%n&!5wp{W^3
zQH%QOmaaB8a@88lJ&bu}LYCp$zNw=Q1=O%Xl}+oAvaw2LvoZ)%aGtBaQv(Ilv4$ng
zI=$@Fs(Gr}`qP_h+nX@=F<Ga@Gt(9`IvO#z!n%R&wYtreFsd*hx!@R8iifQVt!b=*
zjhb6)um&ZLURLMqdeu`h)|%?;Q4bVW-5ejMT`gUp+d<ATg146Xwdj;JonYfa>#Muf
z2yQ-Ze6=3fHO(s(br~j@*hJ+i)1u#uKvdO{Evm!Uq6J8Szj`j#b+lGBVs61WZRPAV
zR&Av!y5CwV!!16ESJZc+@%6O3QB_@6Cv1LS`W@(FzUn6sOv=(=K~4*ITE=?6szV2W
z<*l=IWmPkNJ8?)Pj&fyCq!r3C_D+3WSl1c@65Xb|v!7}7z%AoS)X>s-c3VAG31wDy
zxL`$~c@sams8%AQ3i-6*w_HP0eVxl5*VNL0(}_CGlwf*wRMmD@8*OE+^;lMrulgh=
zmoc@ZX+u{xt09drnB4seY|E<ZW;6$7&?W{>C?|wR@@z4$wY9k;j5APpYWu42^i?(W
zb@(`R7^j}v`i_p)_Kxs`u{@8AT|FLa{#mW<qyDoe7d`;dkDFZHqLB%ABX~1nYHHR-
z`y1YitcyKYnA1~-Z%VqvxzvA|Z))oMo~dIHxtc$R4RaX0_HmVCPcwW0|7l5PhBwR1
zHbYj9InW$r4s~z3#B$enptSfu^_|5%vC_Q85cqFTkYiqWEIa{7JS;r6PCP92wsTx#
z;X!}mVf`;~8WkrLh~0n&UoxT%*+={i<CmXbaOdGLoJJUzs^_Yjv3h@bVq-MQNXC}3
znJ6qd%P?95FBRltZR#Hsd|i;6C8%f56HgFaF39&BsOKG2;_ZUZ3UUh>^~tyaM_eb!
zJGzv4Q<cb@oWu&;NF}xlULkmk;0J>0`Ao7N_a1D%#Fj~em@PPv7{s1QVyb>$o#7`)
zIQPm@K230*pyFhLeuc=*g6jmiFNf*=O>m3gF2U~z-X^$L@MnVi1b-v=mf(AWyfw)D
z{eqc-M+zP*I8|_k;2Ob;1h)v@B=|!?_52+9KQ8i{f}aTb&|k_<f+q{|%`NKd1v>?~
zXPEjeg4YY~5#-iZhW|?NB|-I#6X-t^Ie`9Wys?6l1ZN5^66A*l81HI9jw8z4e@y&^
zAg2=LG(m24raW2jRKdl9O@iHme4fbo4+*{^_`cv5f~gpfjK^05h(`-H2zCj6L-0z$
zZwuZb_;bO37yP~8M}mr*3HkGV6qcj7nSjTNthkvV&lkB~uuJe8f>#NCN021-%#ZJ+
z5u33N5ziL9Snz7W?+E@(@F~Gp1wRl}+)T(vaWerGHxp2CGXWJh6Hsw80TnkBP;oN>
zuf@{MdVE*#KEWpie=GRDpoxtnjGrNxFF0Osy5MHP>jl*(Mv(3gBKxtXFrP|6#mNM@
zLu69^GrUJ|i{N&_>jZZTDo!TEzenUJ1pg)&#3_jR4G}C9<m=hgpF+eKI8AU45w1?K
zQE(Lz@w-JnSMYq%UoLX5;FY4^CGu{;n?--S$a@9v6aAwiKOwkZ^uH1LfZ+Rr9|~Hy
zKw-W8f=37r5*#HsR<MMK_M9m4RKbYo=ZHLCuvTz|U^5Zv*NS|O;0DoOCh|80w~0O~
z^0x$kBzTwLBZ7|$z9{%x!FL5e5HxWPV!Lg@EWsSXAw<-3q{v4L7K?te$fbhQMPDKE
zJVBg3zLNVYN5a*^D~zY%B99bQ=R@erM4l<gy*wO$eEdsP=SScbBCGQs<Q*cb*Qp`j
zDDo|WKN7r4@P5Gu1)mgrO7MW-Yl80!ekk}iL3O@Fc@EECz<{7SZ$b`<%y+06&IiN9
zQG#Oyj}tsWP@P{9Z@S2{1S<rW3N9Dq^%V1M7v%L6<y!>#Rx@S3*+aZn@Bu-7BZ~T8
z3ceutvfzIRz9+~xpBbM|B8ln~Ho&0Be8x^a-`OMbAv>`^@MuBxSQ7dPB2N~aE_jNd
zI{zcyVv(x_)%5`MEh4uI@_izfcbTBNK7f3c$b7em;g1PECCKYW>R%OnU68MWQvXN6
zKMShs2k6!H12CQEe_%*(upl1*Q$IpbU1vZp7WqWMse&^EX9><1RM#O$S0geX+cRJF
zIY3~C$ma@f5afGPjHj+!fY*t9gWyYouL$yGK*oPt@FT&$2zq$^fpDK-P;h|Y5W!)B
z#|VxSoFZ5zI7^Tlw3zP#!6ky+jz@i?;A+7x!E*(<VT<uD7Q9T5d$g$EE_l7*w*|i^
z_(Q?F1@9C5h2Sp*UljbU;C~3dCzy<~Sf08*10E?dUa3*~@q!ZsrwEn_o-U~N?!r%k
z2If~U$d}nD-zs>!Aa^%Y|5HJAT?hY@B0nYgqTp`@-xS0P#VY-u1o?tK^ZQ)T!|OEo
zQv}ll`N}Ny{6-+LSWsObLM{{eWWfqSzPriz{OS?0TJS8v7D2`FiSTno-YBRzKcVNR
zx0rsb;7-Bo1i49(;olRySMUMBCj|Ei^6g^Ae@T#U3R31f`NS;296`Q!LH%&SqXmlu
zCkQG|Qp770`DDS_f^!8I3oa9E5Ijq;U2u)yd4d-RULvSIfQIrE$0=~T=pPY$T<~eZ
z=LCN%_&dS31m6|>SnyLpzSzh1`vtQEa|DkR%oiLZc#Pojf|CTx1Wy(`U9eJcvEVYn
zdch_^#jT3^+#vD~1@9ERU+_V}#{|{&J<>fZ@(Y5m3cfD*uHXlPp9+31n9A#U<fDEM
z00)UYRIprdhTx@wR|vi>_`cwu1wRvXc>Rui71aSSN90_=qXmlu`MN6O&l6lCSS8pX
zc$VO5!7f3*+{*Mj1a}Fl-x<)W-x<K~i~deQ^}7T5pNjl*LB#<J{lAO+hTwk)ejxa<
zAYY_q`Ns;X-zSi#i#%U&k>GMc^*aUe)bA7EYSF9TDUj9g6yPS&tKTV*uMt`OK7p*b
zVu6Y)7N~xo0M+jkpyG@LJ|yWL6I2|s(Eq#0ic1!<%OU%^=-(0iqu^(Pys^r5JAwhh
z9Kl?{k%C7HjuSjy@Fc-$f~N|eF36XXS<V{4^@8UMUMhHn;FW?q1aA<$QSiHhKM=e}
z@P5Ic3;sgzS-}?sUl)8!kS|EHeinak0Fwo=pH0bpS(<wFdj(h~^2vg;1?LLZ3pNR!
zCwPJ2)q;J3djxM6{Dt5z1rG?mCisrv9|gY<v~Vww^~@9u2^I*B66A~Cj5kkkiC~pr
zyWkqZ%LKnExLfch!TSV%D)_A63xe+m{!#E#!OsPg@f(r#!OPPMa|OeKM++7S@}+df
zUm{o|*dTbe;CjI=f>#OND)@cDp9wxH_>$l&f*%V0S?~)%3pcr0k2Jwd!C`_0g2jTz
z3i1tlrdupnBiJC=BG@jtPVhXziv%wf+$?yd;5CA~1ivfz1Hrw5_X_g$eb(m{!9NJT
zBlwZvUj$9ukY;>aFeo@cFh?*~FkkQ}!4kpa1Wy#4DoE}C=3gh+EZ8R4EqJcrM!`*j
zy@J~WLC>i2iwfQ%_&vcp1n(9kPXWt+LGUfXcLhHY{HvfhL&tXn2MA^h4i(H393yy)
zAUP0N-Xg&!!Bv851lI{(D0s18ui!SpYXz?tyhZSPg5+0VdCv>JDfqVFM}mJ5^x)YF
z<AX#&VVYp3V6I?TaFpO!L0sk<9$Z^s_^9*%h4?w6aEkoi#iJ3!gGlcE9HX$~>{XrB
zH9$OURoLkIz6O_fY!k!3xV&k3{Y;K{6dW!o@oZ5a;{{#7Z5VYF;V=E{M;?qf9@pmX
z!G7d%G#t9wD23zkCSF9^2P7vn<Iu6Zd2nvt@Pcy9FqY#S<{oZX1r&+-?LASy2+RCf
z7dOA<@VjZ?H6F!48i6t89&T7W6t16P?;@k=7^CjthP6PESni|chVcOAI?JWrE%$u*
z-8AqT<3<}sm>xOYu=S7=^V@WWo(s$mmtwK}w!!bFf!C-+ewYri!wu_&CNaP53Hi~C
zZvAeA-%Z0zYLVY>*a335VK+cd%<m@T$7rk{PIa;Teh5F)6v6SBG7i5%62<|;=<XAA
z<ITZ?$u-cqha2xPDCl>OM-dN0CU&qLJRXKitlyr5_Okoj_C5zc#&R1#9o|WLOuDjL
z7BOLX7)6M;97=K-x%s8T&obS)0k6@E$}OZv4mUpxjehYSK>gluBLUrb;PRe$d^mm-
zAA4L$(fEla$B+9GF7Kj}63zYn_qn`tPgMoloSV4gZVbdK`u-i$!R5UGY~Ba%NJA|)
z@3DI?YAkIGZgF}8-KTBJF@_m|D|;1V^lg!rQ%4!K<x9YCYvxaPtkT=d)2>Y2I&!G7
z|K$VIBLC)C`PP=VjNZt=Ql~HZ%Cho4@T%^NOfpu0H9Ki@$`)Vm+{p6Cq#@hE_F5a6
z6Y-9VPCEs@<T7j6B*p8!Xlk7?0Q|ex97xHlRjl4uA29NbyycPWho0h?#XnzYmi!I8
zz?V+@%hPt>MzGG-8B2`qkv-+R%cl%1kNCGH_j$J&;M`sGijjXTZg}Sydm?v7oE^qd
zk5?HZzF$>Uc2ABm;yYF6lzAY5)NRCNO6O5JFLZ-*ydySMos4*1=(@{%&^?sngU%_Y
z)(5R~Y<HP6{(+oD)1TU(vLh1N6tN8N_R}M!<&pC9BhN>Yb{M0w_mxJ>-Widgu{VMn
z(7on%^Tg6+oy*G0u8(-GnOR=9%u~F)Y;cY-_K*8dj`+8GcWj7EEl)MFPkAcy(rLyE
z$wt;GKz!KR+VNs$@`kjTTcOP~Qi(5tt!QWE24A1I#GK^YYHcybWbCv1a=TA^BM;0u
z%OgKsW}fhuxgN!!-1G+C#O^URsJ}*SB)Ie5NN?mwBdxE`*j`>132sdV|L;1auZs-q
zu8j;DV&vx-S5I3w)niN;vT@pysVU*ivYA7Br)`*8IxPqNv*$o<WKvn5-`IC6`zL(q
z(76tJW}#X1d-P5(dS`c}(%54BB&Vi)$28AAW7s*%GB*VJ@LY3$^uRkt3F>$odZlxq
z5e_Xg3TD9059N5^_bC4ZIo|x|mU#<KML*@__~7@!@06TV<`fUk**5KW`<<Qjk!@gf
zuZcKYtZ-mwdT9!ng>R2I(Qhxidzm?*smxQdB*z%}3AlmnoiAo)bk8;J%sEMHc%s-a
zxD&OC+TbR>wsEg>lyDQ16`IV%qYNj;Ok5UYCZ4u$j4=*vKWV>W<sNohWNG7&Mzc73
z`Ml-MIH%<NX&>*ek33);moqj;vk@D^+LxJ=MsFY+u?POMHjs_joA;w-w{95FkB!*r
zyB@6IMxK%X((CL+;{bYb*-xb(mHqZry@45=zwr&0ZW<dSMmTqwIWcR42RLto7k{^H
z@ZqmB?wJh^7>M89zdUjmIEdZ;-^kyBY7Ow3=~#FIKZ10-QuO}=_TfsLM6Kz#u(QVG
zaNPw(?sJsNv7lPV=bTQJ$9|ep8*;HG4y;ise*+U<1iy7!P8U^P`&Gu`gMI7tft!@d
zPsU2H55LR1`i`F$d0rtt_WGNc_%4Kab253Fu=wo8i*ZOl@0WXrXJHjJtnVWe@6nlz
zZ~uylSJ5bMQP#Qeg8*+Qi@gzl?7V?rK;`q|y&}W^C{mdgzt!YBI+ZoF{=~p`<#$L>
z;TJ;UB(LvAYcA3x--_D!ZVKen{~2=h-JD6ikwVkdz!%ufjEtb;`&JUS7N!0be|+Ee
zUkf#u@KPr*gIjE}Q;?9@;^PG0trnA7d=%pQ{$SQ3&Fk~3CugS946RMSH4t%~Bb4RR
z`M58~ImQ_YlcWwq6sI_oew0B%Vy8q(^rkLFL!6QnT>&SR`!}4DEG-67S0as5GFXd>
zkk}cQQm8V@f}tKnF)5^-I0-7%He7A2M~=gt<DI9WOZ}7?OiXgy$H#Ea2_kw^`P9yt
zB%+hLniZWaVjy)h>vE!q>8VGsrYDJ*mAa2<r-+!7$~V!SQW0}gJD7H=h+!jRD6Hm~
z&P<2KNIez3>YSQPKdpWjbDot%(E@#C>V*uRoy>+o_M|>Td5*{+c}=+iA$&5XnhZkX
z$5C3Z>742C1zm0LWf}A{_Y9y@<<lncrv8;RsZP33g*vIKVl_i)EJaA{^D^TUJ`bal
z5`5kr5I{)G=NpdG<vap0)nX&p44|I{UCywzZb9fCj=J<(<lN}o;gq70BqVn3%#Z{m
zBzEp{M*<0noxLJCsocor+?}K*aDE__>{!k{B5Fcn=f?y3RLSY7yfSm{m9#mjyjpP{
zN~V=SNSwNhp+6r&)=^J>IQ1@O^~jK9T=jvRG!;ArhVxkP7$uHO{Ry&k9#5L7L`_KS
zJShcfLSpAv(g00J?Cg_rC#Qy()zbqiRNB(iU9`tD1C}dM6B0YmNmk{lE$s9cB<-x!
zTRAdcOiodCu1F<Kr}J_~6(WHtH}wKWel>8F3SF3bHCyyrDrYbViBtJ-#`(PrHWCuE
zubDJk{h=MQck>VR=$Eq)WHac9Dx@6gb(VV^S|`-Yd_hPo(<SsgjR8X92UQciq5ohw
z2#K}qgnVo;2#K{E2n87*gv2_1dgwhi3WUUe#bqc7iGRe3f{<8;7lruL%K;(rfMkY`
z4?WEEASBk|6GF3T1rQReFSLP>m`~ju5EAR9q%_1Y6gnUz*73_jrA!Y(VjVssl*IHP
zBp#*mpB0)%GlGy<$FB(eiZTd^X&e#~^Qoc(LgHsteHVr}uN)8(b1Er9V$K2wgv6X9
zija5%6(A&@gc1}XahOd4A@O>c#>zinhxp{v0U`0pDh8e(`n;S9x|6(!mC#8_WaSWv
zI}&`}-y^#$le;81Kog=;<@P7(Ky-c_w(&?ve=HPg_2(#5lNrkg=VhBKqju-ej36Zb
zB^r~Hgc1WzzKQvS5uw&@5E4_s91mSj3xSYWThJT&0oxBkVi^%Akq!5GnSIV!<eTb%
zkeE-sLa)&>rDleD1ct0KX&4X^YuOk28?y!>aSdumLgEy9LP#mq9=OlhfG-H3YeF|N
zs{}&gk(4j=WaxhMhPWHT0U<FXlaRQOS%Z+6rwI}g^GlHq2#IwoW`y2idJqy{rHZZy
z@fVT<LgGhNs~3i<7$1bhdcrk^_|(<`A+eU*LcD9>fRI?r-Jv>`2SVbNDBmI>@tKSO
zLgI6j0))ixGX@BWSpzG7ml?W|F+fPnEEFLzSyCMk5^DtriI1WJgv43_LSpV2a6m|`
z6(A&@%@`mg)(Q|3Z(<A(66;c)FpZR3kUeXqY&uZOtdx@dTE5JcNl5JM@c8e9BE%iW
z4hV@Ua3rL{HVz1hA69a=k-}A-g34-$rUB+e5_!=3&Uqf|uTTu;s^fr=n4LTLL|Oub
z#4J^ppMsg966F~Fj}X=Ld8x`ZxeTb$jR6*d-{<8-&ow#u+_^AS>5swR6pq0K@Tj~%
z9Gt-xfRLCg9|(yp77RjSZW%C55E5G)9gcSkiX6)4_O>|+RZ0ROF`wEU8AiOGFgI+t
zgv8e{fiZ*xIY}TSz7VlY)A<M{PQKL4<W?&Ce(0RFNSO?ZVqX0Dyj1zTkK^yaKyqa;
zr3Cj+KuDZCzds>y@)^ObhmgRN?+N_|wMkwO%=jG=k&yT^m^yi3FatlmAUn9ELB!-m
zLHiF-*vv4`ya1Im$D2OXMsMFHnv-yCoexIhW6e?Ya$DI%xZy9M4frb60G7bBz*$s2
zM9Um+4q!24s{S{);pZ{t1T*6RVw{FDxC5zx6*5mS(;2fD3T`(lV6DwbW;*k%MTBa&
zg0rcdtYh8+MK>JSdJXeLtveoN9to$2iBHmrBS@12r<jSSm}#`&kI=bS!YNkYDP|^h
zmt#Dg2dC(Yr<ft?(lM+)gs$Km6l9i~Y5Smj4a(=?3b+l)oT`;%d*$Qcf?Tc4X3TTp
z_?=Hw5fsSNbRGE+_GzsIrSLTK2sZmQSe?5r3#K!9nKsZXcr5oETmg(_nB`hI8ipSZ
zM{4BhTGb7aTLlYt(&W?4Y+APt&zAUnt6)EKoNf-G@>M9Fpz?n9!*sKN%5&4Oa~}@l
zY6_}w6z>9g8tkDaN1Qbhug6gwOKD_BH9p(YU{5*#Vbo~63T1fCvK3eMXud4yS*Znt
zngh&&)XWqsb#Ur@-vD#2Nt!E<5EY{eR)3;mZ=Ax|*4)89m%7;RQWrb@sf&~PQy1f*
zWt=+~6WFCL4!G3C!T!|6c(@sl&+bdp)W!eeEOt4IL1X+SoW+XZSa^qB&f-K}fp8Wl
z>Ris^MBPz^;D-kHGjwEo4rBO@6k22z4TFr=w4;UYSacX&7)r_=%5<Ee^}~sL?*vT8
zZ^C=<!AC6M+#w8C-Z=!F0Ia+4AMWt5R5`Rirb&kyoJWL4<y}B%Q{GC#PUT%n*rU7^
zkD_VMz?sHU0<TX|B?6sGEKL8aa4z+*CratVgc$UH3Wt0MGz}Qm2(y)UK_h?;v}OdZ
zuVA0^M6ZE;_`@7}0$;cAf#!+y%k*=Fb+nxCiBj5=5Ca7z9%SRxvdudX`WOQMxe|dl
zGr(9%pf$)DNZf|FpzGP)L(gq+Abum)uO~|385IhaW_mtU0z&C=R2vXN&--x9kmyxa
z1fd_Y=!KtcR0Ys;FWlkS3Uxgz2^<24=PO1a4ifzEi20y90`4t_8D|h?GSFB^n5VpF
zYy<G;7X}F78Pt;usQ_+)MZXbnla<;!05_h(OK67!wW=pd&$(LgM(Mdg3qIA%pFuzh
z!V^m0;fd1oloq^EdiaYBM1sC3Juhp)iPFPXbIizLswU+^g6ZO%s}dR;^O|i}+k+O-
zGIG)f6s2%y!J&x+J@6NB;B#1G+!5&9aYw%%?P?sN6XT;@k4*Od=Ws|&&_jGF$2A>B
z8$l28c26{bhH1mjj~jM=+^}7VhV4o;Y?m)#e$0!{4^2<L8~N(_q2zw^L&xA))4ej^
z?UfYpfvz!fF~1Ps?VSW=yq6M`@!m>M#(OO(mS+?ORtMVekpnVpq&m!_jB<gp(HR7~
z6x3(6kQhd(xB@N+r6RXO2r5d|PEosY!6rx5jR(i}MX9>|V6_va>R~t*=;j@L0t!7B
z<`L+8;I3=O`a}QAaO5V2jA~HgG;w2m5B8;vG3uq=@Ww|TVj>KU#}JNdIc}(<_F4Sp
zbX7x~9uGo5f9Z+RbA%SWQF=ye!55{6_csyEQLM}n2$<Ci0gcMLkkAZ=Y_I8|hYm!{
z*Yx;cy(py(a9{`38Z?dar7G5HrOk_S{IWY#-Q0drb#r?ILc9+k#4WGtb~_T&-l&^v
zWtEp}XH*FEg^89%g|sHY)(&h>ZC>J1y0^zQy~+`WQ%8Knp;&hS>Ja>O?Mpgk*Szq1
zT<elrnZ`W<4t^hzMuq=8*JQRHtgf~ES}e(R?c+ghUGu>2aYrcpUJlDWaPa$x_iF!n
zL~W-9?vS(fkaNeIUyCJN4b@@k1AdIYgog2hhI-t9RXU+zovL9csm65rh`M2&v4)Xs
zUyTm8X-SxrROQ7>?Kg(|kLZLttWK!I>V!J1R&`K!<}p-=9Jt`vPppF;kNxTZ73vT-
z@ahBuuTC)VYGq&!I^^kd2Oslyt%^44;pN&j$sJn>ZPW(FpfzKQmB%Pj3llpNXDGs*
z%3DFuU02B={+7~Kx?_{+Bs-*Iy|7OoP7Oqa5!nwoVGy=!uY1Lin3^f|akxA<fN|AE
zC{^A{!fdT2=t3$9w<vAp;R?Y}N?5Z|kVhBmRvD`tYfP5{T3B}-R?XnBi_xR%HQODD
zRJ(DpX1lYkU+nm*)=wQ@-&i0!FPG~V+rbHm3K8hY*UTVyo;q4iSlHYcZp#zaY&1wF
z6lW6}Z4t3Y9FDC8`?T9|Q1RX*w5u$RYPJ*nxlqSi8DGA2fLrr~<{y+IZh(VQ#7z+7
zgro^rRH6|UxkkW(s^@Ub3|LULCczL6^WnsfEvRT8+7Um{Aj2q!tAN9RC!}&bfd822
z<wya`vujG~uYr!ILh2Dc;TQowZ`gu<o4{L>JX-;H#fP*r;62>I<%V(N2jp##^d;Q9
zXAs0|HB_I#i!#ilEL3nd9LnHTSTmdtE$#rBcPh%$7h)B4@HWGtb%Yi;MQ=?H@902J
zI2TUnt?A|EE*r?k@@foaxEEz8`6g)YRNA?;gud{qAUvkDa|j3EaCS7K^yo|8Iq?Se
z_f3O18xEEuv?*@|fmg3M^X=)OhY#{lUjl8Q^z?kJ^#li2P<pq^lz@!XAw;WkRl<dx
zYIpR5^?C-W$=z9pF%_dG=g4bQ#mpycgtLq;GfEGyCQ$Qs6x|I6FPF#{l(&L#0M0`4
zC_NlgSi{`<xrP1^Y8n%%bzS+FcdH|Ch)<CR&y2_g2kt7#LF*<Si87y1TE=`N`P!VR
zn#mJ?%Uav(k8v42Yfo6(*510Jy?Rxc+(jMXk=+xH8?|&rOINs4(X@c>CR{HRElVdT
zey<oW%Tfd$${G4ECe_1PMR<i=yMGxaN%66TwHP2q?Wzti?|?b2u#p1<gsTnJU>~be
z>^{(8jA%-$P6!w~WINKnSQKbM#e;;<<NktT57JS<+}a2q#uCYlM8ZAY1Y*^_9<bRd
zVpTi6%QkTnK7AMn`-UZQsgltz-Dj;e742%CJ=IDEao~}50SFt%f~gO5tUjyL1hFbO
z1ufq=&8Z3=#^SIY90E<g(Ekm~Bl{ny2d#mV!(mXUrdiJ#4Ip+5SXHFfv+mI3su?7C
zTnH*Z#ix3b%hIT5Rl&ZOZ6!C@88bnriZs*7uS!nA3^MwmVnVB$AERt+pF9>JAe$s-
zBUn?(=NBNSqN4b-k|(2hFv2E=qWJ%0C^A!&t1Jb6l`U8rtvTjovQVa3!&zzauWI(j
z3s4fMJ9Vvs!|jaRQ|-W!Zt);%WN!J)p`C1mRwgn<{cYcwUXN{AH~Znw%FOhFP19#R
z-EET7F%9O+S!AajiD<)Aw43@xd!}2Fa5j-W5>~YSt;Z$RgsBznWsFp_H(aQAH{SvC
zBWW4QpDEqq+<S1p*uIC|^jYlA0`O)^ZHrhIa#F;L;I&Pk3ChY?M}SK6tA&LLmRzJb
z9<4D8N${!pFHe*7K}9DSH#){7Of~@4@R`GN?Q9G*T7S5*$pbWF%yjpjEjF<RVXSA_
zK@be*@vjADNE=aw518qlT``VJiWNR^j#@B|j#jKjBMBwRT?tangBUKURos|l){K)}
zipoUUj&=2Uop#a?+rh*E)8sHPTfS{54%57tfl1DphoPfQ%zA)S7&cZWCavY`iq^77
z*J6B})-qQ9FcqZA6)(v%WAv6uIMIF?y=7Hp<<xl~ApCNcOD;J52&Cg2i^a!+7V%#k
znE!V<Fu#K3a&_^silgrz<+=nnpXMg~pWwVaWE|-?H8_S`+P(g4nELYPYt#Cv^Kk-`
zW{g2odA^i8Q@HWKc?qUJ@L#(8kco_$n$U1I=rz9%L1stSDsW)_f5DO&8zBFUe3}1Z
z$^748$@~}7<v$zKCHC9k3Z9=<I~>;~e?)#6*JW91qcN2a@cxOpF5kp&B7JDCOWr7O
z<uE*N$9^=&e@HX@{}t{_Hiv!mRa}?qTy!|D%P&6};%y#0FUjJ)B-}Dc(PM<~N%FlT
zVz%HwVyfOSL*6akt6+Gs;1t1f!MTD91nULQ66_XSFL;^Y7D2^}h5WxG@@;~91%D>E
zPw*AN_XIx_<TfkTGa#5FI9yOY6hXMUXAk6^AI3jN@G`-x1-~nJm*7K!yi3J&?+7ZM
zDaa|j6$4c7p#o=#yhQLU!LtQ730^J8hbv5fhaf+1PMP=qiLVMOekaH##t8KT1WN=<
z1y2`TCb&wFxBi&!X2HFJPYT+YHVn@aED@Y4sQ8Z%UL|si;CeyDON8)8MSflIBSA0j
zKrsJI!92lY!IgsR1TPijzAUCA&nfX9!N&w&5PVDUQ^8~mc*Y+jI9l)o!I^@K1<w*(
zCwQq~pCG><$o%dT<ad}Tuf}Z?qT;y$UM})Ag0~6&LQwJ8Al@4ye<GOY=zK~9rwPs#
ztPyM%yg+b^;0=O56ns$dX~EY7KN9p|7ar>!5*#TwQE;Z<Rf0DPz9RUppyGK!J`0m|
zek%mK1r;A8!Z(V1wcxda-x9o8aF5_m1Qj0((sS)%eKQ2}1jh+R1WzYo3{(m(AmYTh
zQm|F9lZgB_h`dqo645IjNTk~#`s+l0i^$&-{E_Gt&kEuzo)w_tgGBz%NWA9-Uy}HL
z5Lxl7ApYM(HsNP|2MA^h76>XnNcbm;tau>dKTTxC{|NsXlu>?-=o<uAieB+Q!ms!r
zfr|eT@h_Kny@J;Zep~QPLB*Q_|4%3*o#K6j|5p<JjOY)D{F>mO1V0h{jEM9OHes^e
z0l@)8=oJqn^ut6yLi8mfA163X^f)c3{>QST5J?pxD}_0N>c%_9$#9WJ3aaxQ^kpK?
z6y$>pjw{~ICoU4~73A|B>iY!wFp2Vwg0~3%K=2O1dj%g5d_?eZ!KVcIRD=1wB>0Np
zJA!`{{6f&;c?$8<1YO?8K_U+oED&^gAB#jDFE~kXir@^vS%Q^<3j}Kg75_5I?-KcJ
zL2hSez4)nU;vT`<1%E8~6TwFW9~XQ^@Oi=C3;sdy13^ALV*a=oR;c!vLk{qK3QQMt
zc_4E|9w~UVAm4Oh{E33xc};na;6lNrg1v&<1o`zu#*YfB^F3sK`;Yn`2&(fxWVN{h
z_<-mi5qw<mU_MC28;$s{NcfwAZwr1T_!mJB&-aM$6HF7#6y!$%89r2yFF#NoBRF1g
zg5Xp^ZoX!`*@ANgx&NH{6@uLOMfrPzcL?4s_<$fEKQi9qg8aZF<rf9{CJE(t1pg@b
zH$juv9SC;>`E5hWeEEeK5*#X+CpbpX<%K*><P!wd^$^le7nyHLF~7NjE-$3IPJ*5<
zax%PGknbl_UMqN^pvwz+rN}!3T^`7rMcyN*c({?z&qe-);0uB;3%b0Ie-c?;hasH<
z$9izvKXH=aG{K1A0>LGMe0z@Z$wN>4hTtWF{FXcQy99qEc$XmGu4VWWf=>%RC-^(T
zHv|>WH~fDQ+2(Z@{Cr!A$X67I>Us{y_mU|u5L_-;C%8&*wV=A*L;UkZzF6=wLB5p2
z{1iVp@LG|t7raIA%lI2z-bTJk%6wiGd|mK8!9NLpCWy_vDt?k+P>`RUW<LDpG%;WB
zD8WL(62VD=Qv^>FoFiB*STEQixK?n3;6_2d{=stZ68wqaLxL`E<F7<k*Sm=SqR1|9
zqq_cu{yowEN$_()53f@Zo+g+nI9Sl-Z9Gb3m$z}8$S!Z=6p>xt##2Rhc^l6V+2w6K
zn6Htqwy++(g4+eJ5!@|!li(h~+Xe3xd_eF~!6yWNE%=fkUz=fhS%SHOVL^4Bj_{*J
zRy^*ICx~1s=<+zu61hU~Ou=fwHo;E8a|JgDZW6p)aGT(E!Civ81#c7FBY2<SPX+k~
z5Zm{r;QN9f3i3TQhJPXG<L>~-$%5*QRmj;QyS$QNktYaF7AzN>A$Yo=;;~0Qi$z{0
z$oGy|-Uh)<f|m<!6;!`t5brvXZxB?!W1#=8$hQmb6;!`#5dM(Je5Hxyy(j4MN`5MG
z3V#<MJWWvj?twf)<cWeO3RVct6I>yve*Yldxgx9IJ&-RJ`7*()1^WaQ?>*vuSLC||
z74JRteEW*^dsFZ|!9NN5czuuXWWgf^@t&#DPY|3esD8g7zT&S3o+bJg!Se;bA*g<@
zAfEcY0=!Q2HwgYvQ2lN}_|HUsRPYtS-wVDi_`cwu1=a5qr1$c722lN80j7(r`0F9_
z9W#a(3LYysQLt37T#zrIG5)!N7Ybf1c!l5=!5xCv3hoxXNzmni+$-`=1RoN7Oz=s;
z=LBCAd{yvuL6;};Ba#0mXyRU>vV&ki@L>MPp`y<dba^DliacI$g5Xra>4JP0kL5H9
zwhDF#t`j^@@M1xicXEr!R|!T1za@B!;P(XY68y0sU;AVEuM2)4_^}{fwNv3P59I)n
zvjv9=<_V4x94k0paDw0z!7{;Ff)#=X^H;7A{YpW;k;wXP5X9w#;lWzs{{Dri!f`pM
zuugs#;1;pr!A)WJ_wj!#e;%I7{)<14mgn9-eH;bADWChe)G=Pr1vg$16!fznc`#n$
zhCucskE7vm$}~#hcziZa=YItJj6=ur=E1pn!wV7$a13KkyN4TA0YzedUKIQ$D#83%
z7dOA<@VjZ?HTGZ(@wc#hxMA&3xPFEOvcQdwG3p*}SPK-1<-UzKtkV&X<x=mKdp`Vb
z8hDMqe8ULSBZnKt=MRbbeRhhT3(OCvs91j6;CIu&Yy24ban87h8`cX&Vt#>{@%(5;
zw|+Om@1|iMk0U?+wr~$O>;@<j^UFnk>?hWb=5h1;A^c3k@xWv5XxtmawX%CKjP5=`
zH(qP;KgOT;CgO3MvwN^y9uLDM)^B)1dovN{*6%s^F_zl^>KI<4$D}K}?Ik7*52FI{
zmP5%mr!gc{e(6A#iTq;69*pNxV^Z9<7;gRIjYs|7I83}_#ub$u7mgo)mp`ur^m;1#
z-{;SJX09sG#uUNf^5@M~{CU&CpLg{h|7O#e-I&yyv1LPJ>Q&^=J3lfEYi-ELyz+}r
zKL6sj$StR4_12d68K;(Sa7G!vt=YZEXn*A^R{nRLfu&>2Ya+>4pB`x_Prov4b8zc`
zt5SM*gAB~b_wDd+2lw3xzXZFQG5Rn2{e8Q^!neD;7L0ekKJD{uP3jxm-3R?3<KFU`
z^4>^wB(Sxtd<aM@()+B<M;KnP#2NdacqO%Ovaur)?0XcveD@*`d#jP(7r8W271<H_
zQN-Bl*;*DE+BmGSD3`UKsQy+){J8@~bBf{vToO4y;%bZ?j5(^&=+$XFN-m2mYpiZG
zMHkO!(INS`8l6v5EFV+yxemEpe@K0H9FmW#(fQnbNIow&zH*rQ{Q8i5T#e4>4+rIw
zo_|fm?n@u<={->XYWeTV(~teuG-F@g8>dFBo#xgc$b_$ncz0HpTbl>Ke<2v%oSpYX
zs?jHQ)VtZUB@JwQ$L|9*RG%??2lx>eM0Q5XB10BcMn>iiTtrKnxf7Jttv*<N(MaVt
zbIt7x^Y)p&aor5n7oI-!MJ(Pzr87^uFoN~GaR2^OBln<J13R6*ZIQW=+VUff<i0`6
z&7F&v8#{L{UmSU1dCJc8apnmrTavdLqrLl*z$5tJ>)2v2C1Ync(hN4Q!6>;qlCjmw
z%j(N4UAHfDN1w6D8Bm(B)9l?6sVw(wwJ>(QTTewfzP{9*+avxyF#kpDE!O6wzEZFX
z&Wa>s9RD6;_~$Z)H$<+Fn0=QRmy~ZR=eWG&fU(ny(rU}IjU#c(KJ~g$jYW-Y@i5i?
zrbcgWTY`Ku<UI-UA0WS<Ag3Se%}qb<`_o?BZ};^@EZ97aHZNEbIeXDUv2s{j_9Snv
z7Z)#o+;8kmVtYA@&|+h2WhDKfoe@u8<@CP&uS7DpC-s>Vu5H}tWbB(68Dk7Hj%YL|
z4qbjm<Fe&fHD0&;*~avemzSrHGe&)|f4F&l`PhM0eokp{->H$ojpl?g%Z-tK_?I-U
zTyBo^z}MG!>+(=P{=d{d&z0N3nhEC2t>)I9kw3f+X2vL_;n%%!0<X!{+T%4p1_t~%
z(eP#YgAefby@G2)>mjV#o)~XmJyhW8n**ga7x{Q54m<-XJs$su4Ds5_8PY-j=>xgI
zdq9^&$+6d9i3UI4Fr<p}^OYltH3cD-@bewb^ux2TG8>k91EeUcj@dZg92J5;-n@a2
zL1laQ;jfP$pE0dvXoY=r>X}UTYX-I}zdwvnA1L@PhtBcZH(En*{zw{!0_~du??Rch
z4msL4XHst@^Q<-&z7)o{K(S<hD``ID;EVWUf7|~JsKKifd=ibYZ?Q?!rYQJcXNI?0
zOlpm$|NDdQM_8)Y_Ns>(ro(&cY4lsyBiw(4GEO>ckmEnb`4h{y3sL;Vne?L!Qt<gp
zq(pC!_iFtmDY^nqkdM^;C0SYw1o@=FUou#Wih|ESF6A#OqbwNe-{4C=AAd-#r`m=K
z5k74n?mr&1J}CPlW-u|yZ6E94KS4xqa6iRKB09m(8F{jZfnXZza-xXoL4Kvkf0Bq<
z!8@6DiikPEZ!&GEh`B-DiuX?y5fpqpwL7MNro(3v!C%`5JvCW9pMcemqBtvwA_<#<
zGtlY&*{WfXJwfs?`sauY3clo3DEl+SR!s&4-zlhCujxP2;g_kjy_aREuT&v-+QDDt
z(<bl+UqMa$)k*3ZMZObc#r!ox8A(y_*<NOx%&il2QiAQRg8&M?UR2fbcY#$D1zm<e
z{xt*W=ir&cYOZw)LicdgrSoH9js82F6r>~tpa0GbNk9rd|6T4#AO)X)uSiaCG3#}A
zQW*ezT)~G~)IB0<3O@gj2Q;XX(}Qyu`Cdtz6MUWGL&{2^;0s<v@#jO-UF!UB@L2Za
zBSZcjwFMnl@aL@cW5G|AI5K!L3wk^$o3~)|H3gslNhwHE@cDlw4bT*P{(VyJ<RCeR
z{7(-UtkRYS>nT1nV2lzq1)u*p$*Mf~HmmW1q@5M)U@yIx{H$tkMX-~hFK3K~(ZCHC
z{FLIWfok--Cx2nEku7>Hl`|L=e8J5u==U<%NWsUxX3}i+hodFCm4B#5zZ{F8GzJ~<
z4*rbv`j>kgS|?P^d_lp-c<9m4avB2^eCk6*pnlrVa8U4R*$F+)f<eKj<v?f$8vzPF
zojyH8ZZ|(D_%uydR;ZitLBXfPi$eQRydM;N>O-5L;Nzh5gMv?oPY99Yzz+&Owb23;
zd=H=zeo*k~rKB_zV*a4u)A7qg{6L%^6nr{-MrbqBgMv@pSk0dmdWvQQ1)q*z5jvCQ
zgMyF7Aq5{lAm#@J-}SiihMhy4SAJ0NaVjYazG2J|6nvZ`ih|Ff0u+3_MXM<IzQ-&<
z!8ZfFt|<7Lm<K5MGE@vu@Y!BY1>H%%f<Y2GNr|i+BAtsm+1@>fkY&CK4F_mKRI1$m
zd{ISWIu6@-B&6pf6t((u6spOL<%9E*&qQR!^q)zyfr4*48k2K1Di`pBg70F)2&uIj
z6nqpoA_gMV4+=gOMl!I8Y(FUYWJI7uHr)0y`<yi7o9YJz-&4%$X4KLT3O)+Viu{>=
zQ1EHl7rKmDgMv?;cX4YpnVwe>S*ks7pC1%_BhWRWmCOnhd_0>mt2>z#6nwfLy`c$g
z5GeQ<nG}4tu@6AO$I}EU`1l~!4+=iriW#BrGe1!9ou~4v2;p~@;RglZR#nx7A+F4R
zQ1Iyq*BE+;<$;1v%Wa_o#s>wTmb*i*vOG}m9f$H21>Xcl00mz}DL}z@9&-Q%A8Vi}
z_}CObDEOF#qTtJ59YMjT6`<g|kCgxgpH_f^kMzHOQ1EF5DEMAv3{dcC1t|FV0YE<}
z_;e{xm_~9JvS+Q7O$Tb3l~S@_%V)SUDfs-L;5#3R5MM*}gMyC&ZT>WE1`0m)(cJuQ
zBblo@1(nqhBbhDYL=t(>`+iXHJq*QQt~!2D@Ue3T|Cn_I1s_Y*<v;5t$}xQRpcK>g
zQk83R8Bn7e1MF4!Z7(N!uF1*g&IRtpvb~=oG?`;C52C67sPed7(GLnfu6&^2JD&xE
zg0D!4py2x*!f`#ur=~-%g;G=Sf$Gt>4!In89pd+dxp&Z|;8XVvjUmrM1%Ac+*@$JD
ze(u6Z+F=eTg_w2;{@7mq_bT`Y29lbBN$<l4*1e>a!OX45j^+dyNzK75wPyybdwjN<
zv?_SS^@z%ewh@ISwFHmoQ?i3g57aQJHE4eaiZo`JXRbyb<{Dw$<HL3y=JB{PChOi>
za}>Q(pqmIcoKNY^ZZn%DY=Gh{D#y_nXPen9rV<U|mEZ8sP`0_w%(xXXDliOY!4<GV
z=DB7TV_pWuYARW4bG@0xJj)TG6t3VTD$mm~H$lNm2~BC&qm_KV-v_5?_crL%V^|S5
zMZ0&tnMo7!`Sn~lMX`6j8KREQke`Pu_!i1HFVGQ516l@GfC?Mtg}UZ1;+7J30+RV|
zqgL_5Z|QIai%=yfv)Mup@I_Q+unHT^AyjgU9v^!Z@EhS!7Eqa!g2fpQjR6(k#kw)v
ze0RK7mQXo}23i_`J>U=%wB#3?VJi7~t2uCrMR1d@IX@k>3~od>5@VfU6M1``x7<fC
z?Iv?DbvvQE2(I8JHv1Bt_&D4&8U$DHU9B9*n4d%OI+Z`v$|I@dmwR@?8MgOt5dSM|
zdoIl$K5k>B@(Gr|Kh2)gpJp#9kv0#L)TP-=acTAf{b}}siShYh6Cb(a^T0IC^7k*c
zz5hM7J&Y5qMamt@n}_j<u=Sv{*86<Go3{aL$HB)SDDdh(VYu=t-aM{VU^Up?(=WPE
zm_Vm|I=2j+iqH&)RA5OGL9-;0evX<>IL(qo!Ypr;@;W#Nd=lhN%8TwpV}@hqt4!!A
z;xb??BG8d4in-Cxy<Q}f(s@yumJox#li!6yVw8}0kO+fEOb1_rMD<uWP*4zf$pd0C
zLJb@VHi&ysQB?A#9(wMD0~-#AM9?S-55yHtlmhq9ON>C2!V_?y$VgX=S<gcN<pkk?
z(jzN+UekKQ`>y_DcxV__gm^%;aWUaFILlb)jnea`(pM6+85VP|e2wnbn|kPBADae$
z*7ZAd<0}b_aX9L{1lz@InTPnp;Xo1O5Sbpl6QurgMxfHi=@xA3xeXpN{b)87ux_B=
zDc=JJD-hUPQput6zk&0CSctt&zi!M@-jV0Elm#ZJC_TwqaH902Y9SD%CqoPAQF_8~
z=vmZF9c)M*+(I}|*brpoAH<P&*pZJka+D(BOqE9^LFU2s#Cfp2$Hz7#%mb}CcpgC8
zZys##VK?h}urNLkG$mbp9%#}!Z!|s+bd2~sSoksWq20j#kqh7+!vM&;&Ngzv8rBI$
z7iwrAGSF#lbU4Hja7aTafdeIpH%bprybzoyJ=3%h;MI~G=tN~U_C7bT#>j{^Z(|#|
z=kj(qbTomEoPk|168-$8Nv=xBFcGDF2{GbjNDn}PBGf!iq=$2Ln&#$t#KNrI+d~ic
z8e2xUH%d=~7Mv(O-_t@MN)MZWXz5XU*bERsaxBl(UILvDluDhbI{i1mIa)^5DRIoZ
zF=n6{ypf|SLQk6#)_9}zY|w%erKeX50mThOZXEDNrbp?a@i1WHHe3?7;W-D{P|5vl
zsAF(JIApYwsf+(Sv46jTt$wG>i}t}FV`vnk(|Z=ML;IZ{0@WUAqcgxJ)x&}4O*O4c
zRdo*A^9}7~v#!)$*7`m;TlX}Ii5+fDOoKI`$<bhP5z&|!kMVNW#LDp)YrJkj@H=iv
z@CV{Wsph-opyr1;P=p+ZhPz=`AO;7L&)^Rc?SB`D0ZsToc`FFVAroi`eDe#ZTf%u-
zOSnL52@h*6;W4cxl&Cf@AZSZ0j*r2`9CLL#0-;fPD+t<D3kZ5mUF?oNx6<wa1nm=t
zU%Tp-3Igp2E#U&KCD5YK68Q5HO(E>kT7n*#6@<sMmatEGD+qc8pXZJ~w<0i8zhg9{
zS#aoS!ffT8L*VKS`cVRhFV2LFaL`c)nQJZTO4zQvb4R26B2|?+gbL-I8$TH`Pjz4o
zA!0r8#(XM3Uny|WVcv>7OOF8%)PmN@?Uh7YCw33-=3@8~cEMpDn^Agn2b~e`6`c*O
z$MK46F7MgqN&e!CL26NaR8{y40<EgDiJSL~KSPHKqojERuky|z@C7<WltoWi>$$cc
zt-KY4LO4YrMb8ASCvbJQ@d&-RFt*T>wJY9#y2{Erhxs!Nx*9l)6augCu=3s3L(i*l
zI2#i<JeB@qcz81pmjVP2nuIH-3NTv^ic;X&5Z4tIzHx(89psXxKf^PhdGnqc3MI%e
zseso#4$IAV8$#KeU?L-M-2p}2<w8-{%}WrdxCnw*4r*u=ha47HD!C%+0HsA}z7wUA
z%i}>Q0#PbGXyHLA^ob^nfcW_mMdihY7OZr6562YOLR?@YkS88WJk_WnLrub|hnLBW
zmlv}bT8Ngo$6@*U_8?RnV{U>mdJk_5s1I+9g!ui9k(i>NF%nb6&$@AAAiSS3dJ~O-
zz=MpTH3u6*W#V2D_rD<Y%7Ny?oSZy3;>MVtU<~m7xjmgYGN3-ZF%shUH%4NLe#S^l
zaX4cjyq_^PB^qPXA;!>}gN*@g;>d_`!=d>!K|jX{@H?ejXS@&m2o8gZ!(U$*tn*HQ
z|3o;bIr#N8!a8RI{NK>(_~pX703W^nQmZ+H7r<e@>p|TBVI^F`XvOTuI?><7>vWFd
zkM!&8;&nR5I}@tYwK`s>bDS+u@f~Xv5U<lYffu0qtyU-0Nspv;s83J-I&p{`?BaFm
zGSZP%NM{$XQ<s+%fK^%@uTz(^3##vEb-Yep0a6XTr_~8{(j9sQ>a(?fogf`@xVkG4
z!cpv=dg+G=@P84(tGpEizE=k=fv?tKIVJRJEn%D168P>L;u3zNwFG^&vWU<PhsA4S
z4?X9?Av=OB{TqAS`RLY*)#Abab`Qjl9fxa22Fk=;5918rV)0)Gyg~eL0pEs0*#y>$
z(TQAB=_g(ehsF?kmA8VR&(@0wtTZEkS)KK=p{t6h>Ns3|`Qrmd+0;YN2rX>v;jfTp
zSKzM@KHFBdL!n~R3f6fSoM|i}=*m^Nm4o)n>XwVzAOVheEqRJeJQC$|apTr9#vsYp
zrg!`ok>l9<>YApd6ADWTi<dUF)HZk3)f@i<R{8rxj^j!+hvOlnjp)}nX(Q&EkT${>
zBW;8~M%svh;*vH(Ei{d|F;BXWIE5pg)fl!KWY(uK(#B3ZYZ&MkhuT@k46~;mMOMZv
z>uj<x_G56g3w)Vj+qBk#w{awB=Y~OH+5@fRLXb9s`!LCu4~|DGq?sGRAy;4z9Bc=f
zPl0eZlC2KBiPqqm;c%h#s1XiZdwat0kQmU~rHC6%8=H1CY2&Oz$N>$H*90dXVW^H&
zME_*|S?F5=N<9!cW@~c1q;TP|VM9sjm;_e4a<JL0A;TTogmBw;Om=pbqW(*^T057F
znKcx=gjQBq)f9A!Sy@@aCpgp2I5B}v5uAA-2Rw|*?>kWw5FTk~46_5If1Kjx#)|1c
zt1}E5Jx~ZD!eKHwjOy>^8&JfVI@AB#mF-`DS}Mhw3g$&?iej<!nIzb}zh|<YZjHNV
za(E$o#L5iop78swKiFVM3VZdpzaq5!M|Hs|c3=qUFVX2KR*Nbxgj^x2AS&|hAS=eP
z0T0K<L0GI<5lM*n*Ym=KVT@i3YU>iSLB=&%B=yJ+g%!o3)$C*>@?0K5KdJ`!K_eOU
zOP{GK*fANDjLIf6NyP{&k?u0=GF+mQSz>@wk&L5iXz5}3HT8bq5@nY~q){EJ=u?A*
z!YYcam*}ijC-gTYMlo42(G^G!x={2I{wi`zh7{9)%#JhOx~9hr7t&&H8;Iiz*}=hf
zb^-q$yfoOpS!$Z3jEHkhlHrqGl7K2_sFOf!2?ki?jPjGAfDg-&p5S>pr$e|ibv{!N
zD^8qAT2j-O4c5#L*T-2i*M`R)c_eh((Ug><;K8DpY^@82J-7?@rM#A3L1_6kDJ$#S
z+gn<VDi8y9R(IAPh6Q+B30N@etLqr2y}7<cm;=jBSUSI>zP)2<ZFBXi>h_}Ir46m^
zE5|J@JFW7R%Bo{EE-kODSX$BEdRBdHXUEc$%gWU0rnRfnsA>QkBH0@oS~`rX+Sb;U
zP4!0Aw5Ao{;4@C1JwIGle0*4)Iu*lnaY^yG@W}T1=KAW6`cdH};2|D6VQdYE9BUiH
z?e%M#I+|Kr!X?KYUv&KVGs9z7)wXq=Slim(S>OFn%U)T9R(GMX4b83i5S#itu0-)!
zcH(S`53p4=t!nFPudizBY&R5rV*@&(x}}bcr0w+`Bwt>MGj_|0u=>;00uIKO`noVJ
zSXJFo+u5|LzN)4Rsj506r_7oTTE{xrx~eNqbEwsa=coMo9Fx_xwIv4rfIzaPz8jVJ
zO18<bMKbyS2ft)3hHpz(o687VwFdJC<2E+?+}>~MsO#u7YIrqP*|ZMxqOnS*X%)u?
zQv83-DoG|&ql&H9?d&(QHAyK(SW|0Fhp`r8nO3XoXsv3*+-R;h+R9<ODxLfg9=aI0
zZv&UL+BKb=AF=#v8>=zZ)CAE}aYcP+9acqJA5*FhYhYD}no%p7yU;D}#EJD|Rfi7f
z=mg8^%BtpSR%KNU8CPAxRWz#_wZytt-M*s3kU6VMRu|VsM<W)laI8|C&R?G^R$cP9
zRdP))>q6xlS`<+`iCQtB>RP*MSc%q#23oI0wW+J6tE0Y7EipzFif^m0ZE9$OMpwD2
zsigrYiiYOu6&<i0$lz<ctBtm@*7}A9EGr%L^)L_DCz<?iGUSi2e>!r?0Dkg*88;<=
z0e=}c<<!&-=F~Ar{7=G7nUna_9lz=aL;j8ai4UI_?{w*{1v*;)pZfodT$Fh4C3d94
zcXUj`_AvOlUCuoyN8oUWMBV8B60S-$7Y;{LSyiPvv8rKJS2Jd_2%P7KEF4@f3_h4j
z#!H3=h*{XmMa<UE`zZfeWZplcoJ>S`mdJxd9w~C6$b2No_@yGx5_zu3OGT~`xlQCX
zB3~f#CXsnhj`{5rdAG>7h`d+i`$c|C<b5LZ?j6&=Dl%`EQT{;Wc^F@mmlDxFK5wMl
zCNgjBQQjyrZ=g}$E^-a-9#C#1B0ZluQtlR+Pa7$35}D5#ReF){5&1!peXu*<Dd(If
zS132r5s|gRfy5xT-4Rpum|}RbgmW7vWsW7{se;@;M0vSjy<mqRcQ7&he8F!DZWG)k
z$cIaecaPvt1osO*C-^(T_XKexMWq`cc)Valkas$nFUJM3Tae>{@)d%8g6wzd9}#?3
zFd6+qJ-6@^xov}}xW<6xB3BC52y&Y#<82V+dpDF7w-}IHA1U7}_=F(WC+hzun1X(!
zJV<bqAa}G-&n@D_PQeQWcL?&?GQ$-I7f^9-0Rvd>s2?miT5zJ^48e_p|A)OZ0k5h$
z*Z<yU$~l?H$O#bQAp?R85<o;n3?!UFK!pGS0fi92AfwEP5=6Atp#nh-Ini(}wNAB`
zYHO{vj%}@0gWA@q6mh^>Ypu1_T3i3`yY{<tb|Ox_z5m|(Jl)T;&ToC+8u!|3?dk0G
zttRo?;{D>2;sNpZ;)mi0yaQu7<HYIWLUFBlv3Rxkb@49o5%Cw|tKy$UV`~cK<fFs0
zyfTri(3|qb>Ea@By?Cj}IZTW{3U7DG3E~X#Y|+?ULijGpH;DVh2gToue-|_GWiRvX
zEe;Y-7Ecw=6qkt?h*yf&i{BFO7x#;Y#6O7vd@0Ow^Tj&xT+!G9LiqP3|4J;uxr6D3
zij`uuXl(Q#e7@uck?Vmo-5PO|c$s*=$o0b+@1XccF@SGpsm~yBjI+gj60W~ENaT9%
zj6YiPSn*5J8ylnW8ylnG9O)ZKxTWH`(qAC?Lh%ymcS^oSG`4q8?l&agD&8yJFSd)u
z#wh&877u7_@qq6u{6o>k3ES*H37xSq3U-&iSo*%=aiXy`ig=?HuUh)k#HrHHm0T}2
zNWVt%2JtK6m7=lPgZz!n9`HNTe^300Xl#rk`~}Is5&t0mNi;Tl(0;~N58@kJJs`fP
zHv8X$glue!g2mDsn>~<?ZBdXL`w31vhREKK_d(S2UXL{Y@_?n1`-$c{2YsdFYVkC2
zx@fL@h_^-ZHt}-tDzRB?6>kx57dbtZ^?6Wi7oQQk+75kP`Zq=1Pci+6BJZatXNtU^
zqRc<gNKTR<XNYHs=K2WzV#%C@$9SB8L%Oy=&2<y<CDJ#E{GXWdcppXHB;F-{Uwlyf
zvB*ES8J|;I$>+rb;%C_k{fFZ5TM?!=Q>MTS$=$`CBBwnwUYR&h93r|lLr<1GS>*j3
z(-|A#;9SX^N<zK4u7lS~c5R4$L-MWSo#Nf%PepUxNBXBF|4KX{9unUY-w|CKq2@jT
z=|jBEgQ=oxBQz>GCh|ie#v3G-i&f%y(by(Oys46TzsYo0h)v?P;vR9YxKHF_g-rKj
zk>6!eepcky%amUge=EK%zAJKIGakP@A^F)d*<CCa`8_W6gT!)?-)vFO@3zR(#2T?q
zTqyE6m+@AL8%1M79r{ZoUnX*H5aZu0-Yc5>B<O!4`7!ZV;tS$$MRWgz_?%b7{Eihl
z&7Sfoahy0otPyL)xnjMzR9q>p7dMGp#Y@DU;x*!4@h0(3@ow<}(cGuO|AgeH#23Wh
zh_8#7XlnM$+{eNHSIPJc!{`HIn%GV3B_1UX63fMt#WA95Q?x<yN^y;NzPLp+_k*a*
z6_R&}&Eg($uXwA-DVjV^-xWDAkn#iKBO>R6QU8YcNAb^MSKFdt-ajIKx|k;xh%vEL
z94HPEIn|8mFBHv0SjamhH;cv=KJ;Ic{0;GT(cIr6{QHuBC_XIyRCH~MJ}voq@qqZM
z_*?O9@m=w6;zweL_pvB9Rm>Li#X>PAcC|G+RQeI(STQb|`)=evMe<B>j#w|AEiM<0
zjen%uDB0YnL*6F&Qt>LWNo*0#eLUiSUGmLhSKFjNkp4#^X9==Bej~mnz9IfmG;0VT
z-iMNDtcmG3rI0KV%f$ZT5OKJ8l6Z>9$+%2!)*b-ObX)LZ>CJRo$X84Lx_Gnb+8n)8
za#!1<Kb8J*@mbMK!AHJtN_K6Mz9-qWNgCjD1mcCoZep(3Q!En8#Qvgr-a+~il1~=L
zh^~#&Ns_0FXNdE}1>y>EwP>D)kiS`T0p!F@)|b;{$=k(!;txdECh3nQ|4e*Z{FQh>
zJS4g{OaCPKBhin0XO_n~qGX|1A|5Srx+uflwHjtgK1(#uO$c8r`7-gV;@3p;oP>Dh
z`3N-6N8m3M{+#%x__p|0(X73I_-TB80K17@ZIzZwZ=Q<~Z;s@7;@P5EV*%ltC2tk4
z6%*ne;+^87;?KoH;%nkx#lMRoKDVHpRIxxT6bFh!#L=QzD*@>^376@YiEBjHCh6sp
zuM)f38vUX44~V}MpBMii{z(ksU7)G2*wt2One?uW&=Vw|EKU?p7dc^=`K=RO8=zYy
ze?`1fyjt8X?h*Hjw~2R%U2TCrB>hjsC&Z`3--s`ZU2TKr;F*;5?Jo8f`-q=q8?-|4
zs>F%n>0(#gp!20)B(4_Mi=0T!`dlyGDBdD|Tf9sBq4<FKQ}J=}8Sz>1H{#3U@5Dcd
ze-S?rQ}AHT`lN}R(@ptAF)mh%Q^e`w9C4m_wzx!GC9V@M5HA!j6|WGR#B0Ut#T&$%
z#czt=74H!r5FZhr5T6n`J)QeUyQ^fTm?QQSi^RU-G2&2hgm|(zMw}p?Doz*A5a)>t
z#3kYiah-UcxK+GF<V<?jd!Klp_@MZh_@wx(_@el#_*?NE@h{@vMLWkSCoHCmxnfi-
z5{pIL_F6t%!_my9o`4}9iwsZHb1(k-Fl)`Y?{ofDwr}wt*8g?0x90y%ycXf3li7xg
zF3^N#>w{m$!=ts?y2fJ|x1-^3+xVIBh9FMYa=l+l^B8g)2!}&#RlsrEa6JC^Lc;Fw
zGY%cgI~~rg1H9HA1n_$3Zf@8_D7^V);SbQ)vGdH2ZQ$lN8-6zpyw(BqRsN6TZf@8z
zC|p0o0_bcb&_CVH4O<L_x7_#f^6-A-$#SW8%RL`{Hx0bjiG3|AMvpc(Yy)I(es@oC
z#sTxgZBIvjSHbV5f!CUa{5W3R%?-O83U7Wt_2kE9bnEwD@VjZ4$2rJv3!b;!%?-N_
z3U7YTB0nA{)(@A1j{Lp}Khv;3aC>8rvxbHvIbjUH8_pZ=adg0SZX|^<{1N%xpsM4X
z`D?Ds{owWhoVR`lJ^PElq&w>O6#VG(D*>}@L4NF$?#42?k)G~h-G+GlUzx^l-2B+?
zEYlrB@LGlF&+KdN=H{0Tg*V>YsNW$s66nT*-P_}a#FE=*+Pyt)`0*o5^v||?+d9`2
z*v0Pcf%uI0Y4LHed)szL=Far(1x-Dz-D9n%ZaCDh<*}Z-;t8w1Dz_<6lF?L<u*+NH
zkM``fW5R@4MRiq|TbaAN?YshZK7Ft@YVH58mva+VUs~C;j!wkwlKrrkn%?R!gGJPe
zvi8~WnXsN&-0)nqq`_)<A!@9no;;%9^fA_;?k040!+eC+H&iH;VfLUf!uB+@G&~S}
z+N7a&ll7NwMU@ldMe{NezLr+lTuoR{_e{ilTXsohRZF~E;-#v}aTV=T<B71ff7Z*e
zdm2w~vHIp&^I=WbI@)e3X*dRD4QPm|tojD#`&@KM!#U8*GuB7HCf%(Kw?MbY=w6oY
zcMWee98}t@;Y^!#+@5hy@3#|Gu*KURf4OSwVcK2oY1PN4R_3<siqj5hF51vPz<M@(
zs8_4MPt0N)gsj5tzJb=W|2R}|oxe{%qx1I(SUt8o{@g^yb=`N|7VlxzRqc(}<7gzT
zoE_=Ads<h-!$ap+-5Jl?xytIjbAHto@oTKimPJ*xyc%s<V&z|xy`yJSMoSK?(<XZ6
zHDxElu^tVx8d~E$67#B3n=%tyVJ8?iiJMY(;T+Q!C;L*XtT}G)d^Gx0l=f|D?=-MG
z5wD295S<kdH?h7}kHurct-gfa64)NxF*DxB)Ob%EraG-ekMqZbn<BfW#mgFI#{UpK
z#yZIwV{F)l5-F{{3MP$VS<~VR8hpF=#3zAv^J~#!YnaI+&=O4K6igh`&+_f`H=O|c
z6OKL%TdvfPi9Z?*?~F7BcBENj<1u`nVA@YPPmXVCVD9$z@$j7hYrXeJLl|?j;!ZpI
zTK(4zvq}q29WyH)*j*7%yN0R5*GJmy79PKLye9W;PuuO-+zqv)m@-2<Q<~CYB{(&4
zsLDR+CA1nW+_tYe+#R-XtpU~T(U$Cnub^I+VnM@d<jXv(<1D2zZZ|vDlTGi~T^$cM
zRK{7Wtr!VYoL2Fa(mi1hC~l7??B>~Mo!w~hYK$M|H_PNVH9kJ>w56Nh#0I<Rxv1S-
z`LVo0%_+N=Sa~h4bStdPo7b~-leIU_5t9R3zD4tLt^2!GTUnI_^XjW|U{N}|C4E>{
zQ+^_SX!gz)*gt;twZh#QE!CA%twe#_bFV<(?VYHvDzyB4dKv4*m&dLC*8T)6UKh03
z!*_&xR^;NirMK8ScE(ffUGdD_d(mUR61Pvfp(?O5)MVq_(2TK{e_dwl0G$W=X#_3N
zsH(>q;Du;|8ELml_qB!_pu5TFeka|_4Tqq6-RSI+*<)Md2dgUM&M3?pZVh;1f56x~
zW_@us8gMjh^p5}7*(Y=zQ&@uvOz4r%KB)++#`!0K^Un*>ou)*l%4peS?J{ken<zp%
z=EA~oKF*S@@!4_o6j(vde94CO--{0K7{4vvuerWzTYPqbb1qF!WHx6urC9}tKYMKY
z_G~MoY4WSRP|v#dUWxSU6IM%nm^Bqvmva-%@dDU9o*K6?TA@97yfrmGnWOT_=b~1F
zb4Kh2gJig-59opO-DFrLUWGH;>W;JMY}0#u15y!M6ThR=p0J-TvDiy0<Apevj)uMK
zgH@-GOUF6a8t~Kom9SS#{qen9<D)HxytBWjWuqp&65g{~dSYr-dK0Z-Tl+6Q=r3tO
z&3EH0oIq<N!giCj|H6Yf_Bg|&|9?69cB0TuN84p4_EfdT7gSA0J$MZ&X&4)SE?SB9
z%R&E%IsK>O8dR^)*$p)ab*=$C*1QH)#&2k7MteVS#A^_)F1X?ZhNU+-z47HLwx8AB
zc=)JJR-tj^Tb*{e>u`EYFIcE{>{F*VEjXNxvvhvb>94ULSnVIY_R`_>R<>As{LEMG
zkN*SLk~jDs$y~w%_V2*-wUBs2*mZ;5=wjUb`t0zHd|dSf%@;eq6n+TfuS0C#sRg+I
zz>KZn4{!tJH-F@u-eZALrOZGYzgh3@?1J@Fg@gQ(40fZ_QC=6j(KHU}ADBB1@%%r;
zO^km?-c0&$MpXaE+$AP`;6j#iC4M^Fji&w14!hB;kpBt%z-~1CDg1lt<94HIK*hBi
z{R`ySVK<t0oP$sUV?xnuH=3XA1(SB8KS0gAcB8q1pldgJ4m1Cl-RJ?(I(DOJGYEF0
z7oe!Dm+{kKH~M8{`iXX<`9Ge=ZuFxl&|^1xB$IwYyU~-7V~5>nE=lRJ8_j>uJ$9q{
zXS>I4G>v<B>_#tVU6OXAx%!~TZuG58o3tB!KMP9QjppB|Uc1qJ3`p9I?uowUu^Y|*
z6#rXxqxq+5(r&bA@1))6Ct0(k-RNJUCLX)dtk@T@8%;~U9d@Jn?cAr?jb^XQ;s*r(
zyxnL#F~DqQdPW-C^PY$!ewN+n7r0MJyV08{ChbOF&8(7kqqzvS$8I#g7yW1LMsr=n
z&uusQWFGXS-RLuUl#+I%`PrbyZuAsJPTGxL#Xb60*o_{H8hh+U^Ni%R8_kauymq61
z%y5t0=!dw&9=p*$<4$<&MlYoNDR!fCnBHSInjd9)?M7#_6+CvM`O%EmZZtn`@!E~{
zF}=rbG%dP%?M9cd89jERucz#>8(l=%V>g=Ps*~Mle(ll8ZuE&%c<o02fmwL%MnB9v
z{=IgiIS##cqbYmsMt_OT=-Q2b7CVr%8*R=d9=p-}Ji==?dI|Uclk7%+fWwuv8~tBA
z*cGmwXe)Y<Nj-L>A7|FE8$BAe!;rU9>7i+1+5P<#yV374smE?~33te2H#&vk9=p-E
zvS^Rp=x?xU9=p*4P_ox<bP?lw>_+pW3$NYi-i+_D8%^uGpKdq$M~vaM8+{?O@Y;>$
z2S=UkM*o&O<+U6AA!B&$MrTmrwHwWkb^cX$qyNOQ=dm087~9~Vvm4E`PKVv-?re!q
zv>Uw-QU6tTqYrZrl6IqCWaD`4Mn8*i*KYIy)T)c!=)WR<V~lpltQeeS$7oRn_Ne)Z
zxW{gE97!Wr*~TKYu^XLo58_33*}1nOmDh-LANxy4YM&B9!IpKK-YnY1XHZ*_&A+%S
z5rDV0Rx#%-*kf|q;NJyz8FgHj*&b`+{RZ+csN>kSD^0wi$d=PZO8BjkU6p+k|I*%J
zmGTolyE=>6Ux;8@+9@4N-9)2%1M)%YR#G=9i^=#^UpZXa$_<u%s)@!A(AL3~t=wqY
zry12;?7@3DV5MAW+CJThhSX2Nm91X8%(5qUqrv3EX)xXcS9&gYYKo~WzklVou%+i4
zT@iQG#)BLGA1?i}(H%n_*PiSHS9XqN*O-*Qfb=9aOQ6YToGJLvG6Gkc!gMtS)D6zU
zH*s*Ki`f`8M^X1K<mahtWqqfb+^)^WHyLncu)1N{)3Tco@4Jw>7F_8wY>^peAAS${
zW$K<YI%8=2RJ;qXge&F8iS~?M+}H0w{u*4_h9Q<c)AWZict<)6u8h{EXBvyxH$rSR
zDwvC&X{<%tc)9)us_L207>m9fs`YTlJlihI%uVxW_R5?d%C>9lEHt~X6c&|7Ly2bv
z*=|ldA#DQk2q*+ErGx*m^L%33Nx>7+Y_v;H*|e6}OE#(@vegRn?W5Bft@m)4#CB3m
z$UP-}6uM+l!1ia3PD?|?WOhgOLp*-45HlY1@IHfGv(7jYN2h1oId(<pnz6{BIOybQ
zj*u_(y|FlexIHoDI68EmQWfltR0drbWqNh&66WcbwuR95oY_p)1$ijQLU(}9vFOZm
z3@keD!SFuPHV{gfI3ng_n9zvt<Tm;iaL`zjiEVJODYU(j9_Hu7>XKa$f!Lf3rw~Kn
zU@(gq4hOS>jV5bm4?V%>Adgiw#PV$XGX;SJvqKe{8@&~+F}a<GEKCqRZtZF~*pr)#
zvsqRQIv5Njm=jDwR<IgQjcSrLn!<`*2FDnPXf`%svKjf=JoE6ho@pdz(y30&29bzK
zIOHbMd1%E;&5=Q~UIveIm>`&v@I$+*&c=e6so6<-IvtOlPA<)j^zc(fv@D?vn>#YZ
ziIJOa_Q32)a$lSv?=Q}gSi#Tizu__Pqv448aHz{|jr3fCOkn?tI0R?(oB;Ti(N85_
zLCMhH(MY?(AMpHa)e!$M-l=?Uu6B0swnlpRG>@VP?KX;num%o?!*HDwhqwdI6iZJW
z4Gg=x#CYSKN=!4}ImA3T6PuoSrn$~o4)B0rKM1y-iQ+aR^w?9g!N{jJpX-wza7;yF
zub7n^3?H9al*&YQe>!qP40BkLk>o>SY$j|hJZkyvjSUdaVTd)2xD?J0OS^6K>~(~2
z8$I83g!H!O;d$Q(=wtM7R)k4IPq8C}jdjWqj*#9)Puvl*+US`Eha%?zI@sGAd9c}4
zVT+F@yaR0%ir~=Y3C_xc@o=I74h_4fk)G{vNCUfsNJD{7ZZM)*6&h8<oQg}b+Op6!
zdcvW@5ROr41hUJlgF|L_Hqt`}`>(_mMi0x=^z3nja2q{$IzoCIJx@78RvSHs;E<en
z#dxO@uN&_)B4qj)8knA9M?ho2!;jF>jOlHs!7~{SJ(s98-dTh?@tuu41E{xdZ=`3R
ziBwD6W4tqnpE+8BpNzvEF!3fF%(#Zz=<%6eye_>h51xT=Fd0kmHXD)7Z=;7N8|aDC
zjCU%r1`h4Ey^)^FjDW_X=Xys7x6#A9aM<jIjY)Xg9U-fY9)6~c#(EQY%XnuJ>1NQt
zNH#tF93k9B&xwwZ-ZmMY8aT8N!J%d<LXXaccQ(?)^C2P~@wCX^<_-?_#^jJO!^|CO
z{!U@8mXVR(%>o^+Qx0xsj58i?GJ|nAf%$N#?CYD8BX4$c<ZbefyiMMbw<$UD&}JNW
zbZOQm+5pEv2o<)ugE0e2qj5~Ky2FxcH!f^}a-?!xc8Z-Gs-4uyLCXT&yxZm>Isdyy
zg$NE(>{@eUa<rb|j@E3B$MRDA6b~&$6qx_4K&#Oq$-Ulzd~c_LjFC-6*bHF})#i?&
zieZktFm^+QwBqg#TNt>78X6OV(}FvMod7pJa&?DumlVmN-6chGm}kJ)xXH-b8xDC6
zaG1wM(J*h{M#&lZXCz1dM(@bq=pFeRosq9G-s~OY&7Ltni({O_*sQyd9M9)@$Mbp4
zcphm+)ht4Twb=|-3Tioa9JZW0hLi2U5VV{-p4ASDkCt=Cc9#^%ao#0Ga?G2SV@6KP
zCCC4?<oL%KGCBU&c*j4^kR1QIwl+5=udUNDAU?;|WkBls^ZI6b*!t+I6`>N^=<vH;
zmFHWY{mj7aavGfG=(jiWK7chtr0tDePEou+Fnae6!3gg8>IfxvIeY2e?Dfs`a9T9Z
zCWP+IUf=BQH%-_x)ZLO2&o?v#5VC5U0yCNd2jJ%!Bh}(G31_1`4@ulO=b#I7OnKu_
zu0VUZad`RR6~-HfatO^4vZgf!rZ)u&;2#R-jWZ82d!1KDnO6ljZ+4B**iBb<ThE)u
zJ^o&uyFcVuIG%KI>1X3HI=l?w#`ZBWP-B{P=aFWk(r+T*2dA~<=AQSV@#M?`G;&+b
z$mQPQ7`K{U;auHj6K})e*by^LO=c5xeruE6MvrqZIosV=SXE^|Q4eVK+@06ByKV|{
ztBAvcym+f0g9};bVj+{lHv0LDkpdaryU;xFeEgZoxvsHMxRHKyhK9f6zLI{1IkBAf
z=#-8<ZHq}ho!AD48vwhFo;`55To8NVf;fr7$~(Qh!K9V<L*VOhXeEMOGKe*MVCkNh
zm7&fB<I+ZYoIAp)74S}iLkeOu99rb=MtXE}cz0u{ys+cukj1bY{|pZI_(VG#*4(h$
z=yC4iX7a541|0GweCQg;_w~*6@NGZ#gD8g6e$Z<s6QTf)fp$2gCO9Y094Gg#i<MY}
zZm`bj5yVf8cP8-!oT(2z2OK>|16CYnxkMPwv@1QFng%`54^H)=_e40B#s0Js4)r0}
zr%<0)HoKh&dNj4!{5a}bjsVf!&GEUNo>}ryz`6d<B6tGzSwoD?{_&>WrV(es;l{SH
zjbn>v3&x3KUv%dDv@vqzvB3K|)0XtG{>(ACAG6#VcaXPjoi;vY?u5gm1<`K2wS==1
zJ0_clNwX7Es)5r`Z;V7@4jcw+V;enZ8DVu}8$I*f5bo)AIG#mF^AgpXN;nOG6Ah}(
zG0hru>_zgN<BVW;#Fm$$_qscPS3?+de5__LkHdWA>patzw~;K~Z$&=pNP_*+#)mA9
zBk$SLj4SBevo)9esDMKgzrFbicv>9c_08|Xa}cA-jp^nJ^=ITi9#P!0IQ_M7$bU=Y
zUU)cv+X$Rs{iey^xkkCULgn53pR^ZioQ&Sz{2)9}xk4$Dk2Sg0GzF$M1?ayF4n@Ad
znJ0+rJ%RM|0n!B0Ll?4~lx`)^A<*#La2o8WO~5?3vNdVX8z&apCo*%{u|yVGjjW(1
z_-7yvJx@{h!=bcSHoK*vpP9VP50de1fS+^jnY9+U3UCkkua3_;FHABglM6k}3Awl#
z8oiq(f}G*t4hlcB<qLXbWz7OBOzP<btBKvhv-NWLXa@(CCfIB!f%qC6YGt0k?}MMS
z(Qz^%9yQ*{1nbhN9w^9MM>zE4JT=*9YQzRaDam%+Xxfqcj<*NNCfI12z^V6aPrdQv
zz&&s(dxod7<{5((cUr3Btqd=l$Q&CFv9s}Zz`J>6&cySZHJbior+mfI)iKyFi!EF>
zf8l}!3m428X-udNI(PV>Wp(GQST$$q;`wu6Ky?lx4O+fp`NDsropRV{g;7_USUh)F
z`M=3X`NI}gX<b7z!MVW*jElpLHpmTjzWx3z8&-S$XWB4DTr!w;hfm4RFUWUnNcRq=
zmcW`aECTn51v5i-ADEnmed0|25?F7R_Z<4V!$A08=pn%3d9FXxhSg)55cY>o?n%$7
zy^;S0#PX-b;9Cn{zhH{LH#PMv)!&=Ot!bs0=9kmpO9_<*j{*y0!J}gO%`_h8Hw=r?
zv`S6G(*BK%KlD@Mr?G&pk&zWLcYaZj;sm<~d(!qY46g@6L)aEyK|SN6V7Yi0RVBG*
z_xzQtZ+R5?(ldnBh7oK3#=+H4(TXzKj5Y7b-`SDOj+!&PW9Jz06nCFKSIA&yo<=L_
z<;W<_e{PJnu7}WmHjY{L*8F_hp$?haoo>ub2Se*j<3{}Hqel6U8|<GL!*6&yn*HX+
zH84f(@5N?1(R7Z~P<HItV5B^ldICZUCkzUvjzu8MfYVld=(J#j%;%3WC*M8T+XTR<
zwBep$reT(&AL587x{?!Vk`iS(p|DiWG!2dxM&c>KTD}7($!rRF$~+^OPH~A7WvC++
zss^RX+^x~J&NZ6kh(%7UAxbo>Ba$gxkp^~-wBFQ#Kiw7GzaD1!sW{zH^mn9TPP$S@
zd7GPyX_+FGIK<K7I2rXKXRp;>$w;O;h@{5o+%zU-wK81nl#RG4tWmim_Eu;gM;pp>
z)UevmNX7h#g(~ul;r2-A)O;MzkR7Xzp#@M0^lym4%$deZ3*Z>NSQ)_l4knNWCi*kY
zXw2}hS_H)@P9|$ce_9qene>Kn^GsSDUyK}5Sa1&vqhL3Nz^-}>-L5zf+Sn*ZIJuaW
zF%eQieJ~nv4!EXq5u*8jXN@xA&PIDCMy3B9ysD;!b)H#fs`E!jVXO@HcZ>PYt%d=5
znr%nQGpk`RJ`&0bru7O&%FHiDG3@LkbrDW;u^{RKkMo-a3-?DM`mrXwQ^?6*JS6p$
zV1|EvbzfwNu^gkoo%Uy};Se^q^$`+`IaTQ>4RvyAhTn_<v=mRX@&5DB;Xf-jTl)x+
zoxSYX*9=<aFXtgiM}H|S3Z@t1SBGSXX;_?n%=Lox?Sq9QxI95Mj%S8{#3)o0?f#t$
zV0S+^w|g*~p{cQ8cE>Nx(BlLX>V`!fO8k+Se@!(E(KCym`38^Twc?J=>`49>?Cscl
zxBWZn=QKdZfMC%V+WAjvsw3__I~uP>T-YE5!+^ah1>*x<72R$=4$la56D*D4$F8A$
zQbGeUw478W9kHB~@{l#=!pQ67vH1nqF*Hbuzi1SjY2hOGQZicobR*C0{<Lb(g#>Mn
zlfLuY`9jhuq|=4u^M!<w#=o-KkE@=!pzt89j4fi#@_0e(d~q%b7D3}wg%@OuUsE&Y
z(s5ZvKjby{$T6J@7n@Mgc+Epqk&pAsi<@)N{`dtsh|7O!Z`7?M7&bLKR(+7m5TLu@
z(ro*8+11#Gzih@z3%n}xqPP+#2i}<AKu64w#xHJC@(Z8~`TukQ)P3POk2~LP503f&
zZ~;!L&Z-5+503fxe`<$e><uecE`)jW&swcu^{V=@lNgcKu<Mo@qxGHaU(a1Se~~d<
z?U<j2tzKBgc1(14S-;>vOBD>NTe`Sz^<pdwFlf=Dwac*#z>4LAR$~DMa5Z!=XkOPL
zqa|Tce*J>FjqaKP7MBM|E=16<g4V-3EmdHW{Ld{=uyVrkatlAOF+TTmu1~P?bgU@x
zd2FP2ecZsVju`G*-A5Z)=Z+ZWiW^O%@C!0@HdutN$2VN~Dd!LB_BmEKaMpMD|FO<N
z$5H|1$yEb}CcRjYp?>L#)wEc@dcooai<d8^QT8?PSaZ*=Tehsu3_SQOjKnb<iOFRp
zXnua~e5|?w)9<iPzjU!NX^+JxklFM}SbYLqv;dEk%jT|Lw-_ei*Vn`L{j&M4z57Lr
zX=onhf9BE$E2pkP>zdx>EPy~G+?|e?#VBLU@7N<OieSzP=6D`yd4##^S1n$%(8A&)
zW0MOj;K_3X8pAQU&s{Ys%|6dvjg>QaLc;0-7&55Xdd%KKgDqV#ALl6V;v5`98yD7b
zpr|PpFI<SdHiq+)%Wyab_StpTo3#h9m<m=0sM}zc<ybmmc%8Fa2Ua*R=Q=zQt1o`B
z#Sl<?XZ(J`q6q(YmOc0%TeaZ-*lGpoc<uE`YZdS<*e9=5u;+i(S_S#u*LQfcR{)u|
z?VT-P?6uGH$PB-!<E>xvO(5g{Z(O^em$M`0m;Vd&>mrZnB7X@ocbCVoW9@=YXFR+T
z>%4HmQtwg)YjG}Lhm(%8aDkDQt#B4E=#&eKJrB;<&=+qP1E>J?1>!)lLflN^!13=H
z@_G^<a1O@nS*D|HcyfVwskleHPkc@MP|U+iU#6QZ&J)iQ_lS3he2vZcBhU?4{#Fw5
zHR3Jeed7CKcl-y#ctgbd#RK98;+BvTZ<lzJc(3>mu@J|K`3)7JHny8NMtwNw_?+C3
zeVuX-5})suk(j7w{wsohn8HsK$B1!pn#fn;%;#)zsmS9={e>c@$x_}W?h$Vj?-73_
z?iYV0zAXMhG;0qaKeP4#cs!0f^XFHCWUV+~+#qfhzbcxw2N3^m$!6^V$iI|q)*gUt
z)*b-O+5@0jdjK?R4}fOv0dPM056d@e4}e=F8ym%t&DsN?S$hC9YY%|N1~F*X9srF^
zVbH8S0QN-xV!meW0g(S`Q#NZ4fc&$C@<pOqdjN8~WV7}FWV7}Fn2!F(_?%cm9wVM0
z@*i31w~1!$0mx=1GkCxBX6*sUX6*sc*v<t%RQL$=U*=<M<$}{CFBI2`7mHVmUl;EZ
z9}#~czAFA%G;0qa|9o_KmS@%;06FE_lrK&f`IkENX6*s+QpslR0m!2;ei&}n9steS
z1E5)Z05oe4fc(0K@yyx-;6BM_?E%PU?E%oNJpg8eo%p@QLE_1xv4M(sXG&fsULam6
z8k?nvXVxA7@0WhRXx1Kp-mE<UnzaW&v-SXJ)*b-O+5@0jdjK?R4}fOv0k9<1sjsoc
z3As|TS$hDoS$hC9YY%`83O8#HKsIX+fX3D)Xx1J8TNUrS;(a8J<%6QJt%;M?;|e!6
zH6g!189XTc?<5=Bn$W*1y|Jwc+1S<u!}te|$0?VD92JeNP3Q+Ge1!BTil<0lE%`Lj
z*x*DuV|x?%&6nQT;Dl^!aDv;Uzf`=EM7n0lt>SIs9pYUi;@vO#VewJv%^C*C|5@pO
zExlRG0D5D)6Z}Bo{}9um<Njxf`6SATNiG%pOFvxlNbzLp$4j0h8rz=m8{3}XLh6z4
zN`;#>4dCA>{Wj?@70ucPY!}I`;;rJh#QVet#r@(h#8<@EMO-dSzryLr5NbmdWypIt
z_B->BE?6qLpI9k=Njy#DmtjmdN1P{~EiMt)h#N$6{X@ED$^7<$`Fu^hMdbYt_1_bJ
zAU-JmSp1FnviOGhmiV6dH_==-k#B_8H!w%+E)Es>$uGlC7RQJa#8X9nq0e|TMJ^jp
zxn8_byjZ+K+%E1GuM=++ZxO#Ox@#HSC;36~G4V-}GYeV%TjG1--^2i~#|RIL*<!v}
zD8@v0t$}*UOT-o8I`KU5BJs=OSH+#8yEcKj4?sO`l>Qd+JL305-k-9*{D^^kRQ$R4
zOYwQ}CGl0U>zV~0NdFHp$om828xeEF?qYATkJwKfC=L^k7b`?gEoQzGMRzTOTFJA-
zdePj+ApYBu-xbaM3iLMbC%~|1?q4A1OYR{Si|!f($4VY1@_Q}jQz1?ePZev$Sz^6-
zwzyJUBW@BK#Y;tgNzQV1i`R*J#hb)$iQf_L70vw>(*IoYev$J;nD6W2AH+Y2=DrKz
z__WW&i-;Lwo>(CE5zEBE;!yD<@f2~q$jMTy$5e5K$nV>zpD%JMEahe5I*}9BsJ}@3
zvbbH`B__l+@ka3$@jK%8L_R+;--pG=#3#jHiqDHLiROM1e)HKS__p-!S_pra9O8W<
z{HbELXzn|qFOqER|3L09*<Bl9xMY58&wR#+<HXa%8gaHbS8NcMifhG<BA*kP?>6yr
z@hY)dY!$yQ-YjzV4b!`8C(v{W<p;!{iTvJ_`d^7Jh=;`2M9$Y{yn68*k)N4TZ|<YP
zO_H~Ymxx!1O``dX6Y=**zFGXHc&B)`_^9}E@u2vM_@3ylb&$#XXXKwFmWlnv6UEWu
zIB|klBi4%MJ|6kiN!}oyFJ3HuMZ89I*CzOe<Xgo%#k<AF#3#j9#Mi~Yi#7~pa=*HZ
z?%D&#N**S5T~lDD^mD{|@oaIWxJJA{bk`!dO!8O7YsG}PSG-C5miQg<Uh#hMQSs;E
zFU9A@m&8}ax5RhEAfFG=4iV8^d!ShI@#0D1WO16fSX?G<5x0q#i&u%wqIupyxnGxj
zv*@lZV4i~z?yfEHkiy><&2tUH|0da8JHR~GK%dV0d$8-80Yju8E}kTs=NiNxFL{zU
zT|7gaCoT||iSAkh=SkiyUM=nx_lSGNZ;Ia*?-t#)2xzx~`|&&RJ@Id1*EI)v@jf5%
z-L(gfl{`#5MXVI3iZjG|(OrvRz2r^e<>FPMyB0y4Wb=H2^3C%J_#^2b5`QDUEE*ef
zi1(Ic+Mi(kgQ8h;4RW?*+M;0i$zqi_UYsIM7ta#si=VY-L8IbbBwitI7q1l);tk@B
z;<v=_i1&#1iL{)-`adVWD*jgdi}-;^yBdr?U7RD%6Bmoi#5Lju@gnid;#Fdk*dksp
z-YkAo{H}P9_<;C`__)|EJ}3TKd_#Oo{EPU3XyYBLIo@KX=&p6pL$bTpL8;_^V!3#n
zI7)QaI{2b%9IQ}!cddg>k{iWK#LL7T;?<(N7QzjZZx+8P-YMQKx@#dkBH3LFp<VI|
zqPrHtVae`V2=7RC*FyM6vL6rhY**S~A%}|YS_q>hj}s?|pS32!V#Qk~t`#?mTg6Mn
zE5#jRv)C$rP5g#<ySPvMf%qfwC*orw?a6Te-WNX-{dloYeX8iLjnG|kPqB|!CJq#b
zh$o2d+6ZyU)#6lfhB#NO7taxwi(S`5xKR3wMcTq)y%Qqs;84Ctd{F$c_=NbBNE<nf
z|3}eX`v9L{8hy5yFLqt?V1V?;inOo8{HBO?;zIFUajm#n+$vr!UM12t5A*w;_!IFl
z@fq=1@g?z9@sHx4#eaxC*o<MmnPQIEOFT-XAt1&ZC!Q`&6=#WOiHpQ@#B;^9;`!nh
z@hjq$BCQOuyj#TYiuZ^Qia!>g6rUEK7Y~RuQN;X$VuqM47Knu+OpKfO$B5<PapEYk
zLYyQ{7H5dF#rfhQk@k^TpR2@c#e{f+c%yi`xKI4P_(Sm#@lml|d`3JV9uj{m{$Bj6
z_;(SHU6v2`h&U~ndIE-cJz#je-uocBSx3cv|M}0a;nDf8-2dwfc<?`RyehQVj@*Vj
z==eqRnXM0g84s_i%+@s?!?+y{hexo_j5h>vx|ZvmLB!+7Z6F*TWvmJ~ZllIH?_Tkj
zv&A@cEN>E=TL*Y8KKJsT)7{*#@lbg4+cg#n#ASYL12?~!@VjZ?wVpr+%5odS6LyZr
z&v*xrQM%{D3OA2M2<uet1iW)Wo-CJox7>~JyJ_IH-WXt6F?zJQVQV3K^V@coGX|I+
z9vwRJy8?bU4ZKz=8kA$j-Q2KCq44In%ab2&RXg&#9)33s^XQ5ExZaw(xnV6(c=Owf
z{CJ#LKitA}<aZ1FOvC=b?IxI`ectVikQqjIm*~dZIvP`ip>sDk-h)uk?{4oS-Y8c9
z+0NYVgY(w!Hq?*p!usJ<+)=+L;YXie37Bp8DNdhsWw$KS(><(th_?mGDD*hYCO_uS
zGTku*uXV7(N*X_c?B<8dd#8B!qJI4E!`<9?Sij@=@>p`~SifUvEat51;rx~l88Tu7
z7Vao7KVcYv?X%bKICzXHE$EE(e)v8pYQ25e0ke9?jQEy#f%O%v;&JgEnF-$siTH67
zBLxo?%(k8`@a-5sZt_#r@tmGDR#TN#?BCgnRUc?u97`-*V_&<w=cQw_pW896+jH^w
z6l>jC`{Ik@=blv?KerN}v*1DV=g|>8R*YdxduYqp!_QHBUf?fj-79-nUo+NvzPnXO
z{u&1PT1M=%kI8MH74N>qSG+U+bd|5TX6(+muf-nrOjXO+ho1^|vWM=(V~nS(etX#J
z<3~;JcrG;2w|ipMY^xG$byUYM#4=)b@dWGgD*w(KxTZ#<wZ;5eLvTKEj&Z<#2ThaC
zm)O_1N5n&zE;nmG+adFM)ef)371Yn^p8n$tsu2+;(#>MPzLbv`(g2nJ)Pe;J2?S>%
zSN~?}Pw%nbs8ae->O=k61(#734)VjCq;2$x%pnDp3&e8K<1IhmTL%W_@-!B_m5PVa
zV**3+me7AOBaY173_px>(jdA2c>Dy5dmM%;6!<-UQ|gd|?eB-N7#f(lfXRNrz*WW{
z9)r-7g?5zx>qP>g8~rCD|J2c_ROqJkH2PN|$I#8W)LUs7)mAlp>5T8kR{^1~MOH!1
z{55_;Ur*TqwXej={0V9nx+Tc3pL`_&%l~_3c&ndD{U!8&tJe#N+AR<Y@CztdoPP%?
zg7o{ZM|ilqX|k+05UC)1Y?!C)%scQCF3+VOWn|A?VugpQ#6TwhKnM>_b1D$dTx7&N
zM@-K=l}U&8a>T6cxf`tTur$s&_LbzJq4=*|8b86}XEJ8ra2Dx}rYQ{{AN~P!nO8D{
z6C&>Z{SI-%CrS)t{+!}T62qDAG4d#h>6rzr%gGY6GWi!vc(la4%zaFIio}A<R;I0x
zSeW@f8)J;bn3coxTG$R(hxx}><}0XTcw(yg6AZ0Bnc}1fMSsZ_J2M9dJ$za!cMP&G
zv!3!4$=iHZ+GPmof!Jo3kFs*&sM>Zrd}f%|@}2fRD~Em_(_2}yxgn<s0-0Q8K3o@}
zm1AE?IMY;Yei0kXUvjC9MrFonoA5)Y5<-CsA>`Uw{C^}IUK{=v#7r&_9$uGCKMU%`
zYOZ$+LQd>;S>up%L-?*R$58g%l~(w>IZBW{ca;_Xp4$_$=dQQHcS{Oq*0Gx3kC@R~
zlAiexi@HamV=O)VgY1h;$yu2kX5o94wjlEm#fMVaO1_f9%&in3>HQN_&sP%5JcY;c
zC%xY>Vrk}=S?ix=L~#@1E9sZXS@7Y<BK)4sS28er?%MfQ_z4v>1R{3eN$tQ$h}eU6
zl{+f)dS>->_DGYqBJ)^^&t#7`Vr4dFZCK%7DXXf?Ot$3nN;@fY6`CphLh7GTS6|8G
z%%!a4ft)WPlCNZ1W-%ilO5beuXl5qwQo^rfas>NI=4A3uoA9gZYzwSBo5z|-^UV+2
zA)kMQ=Tnd4QiGr%gSx+upMHVxJYSft6J5o8=lfJCE6Vi|!e{%^ZZW$Mi2j`6FqZDf
z;pmkt7{<~aIX%jMm%}iY?)0^+DF3An!&v&uxa?xYMrjc=yv)siNc2S%ABM5?znbvj
z(J3r%r5ipn`ZQ%2OHWH>`cct)u@m97KAlP`qWnrOyv~hZ73I1BVHityPBr7BUuF6Y
zzPxOcep2*ZwknLJJN26!ZD9E@mTtZhD47=JznftgOTW+5XJ(Y+D*QEHE{Br8<fpzU
zKZ^_R_2qDk_)8x5MQtizES=vi`Ac35M!(N2VJv+in#^BvFc__49x#@EtcigOQYgTo
z;2b2{PVpQhBkCaWONCJ2=ZKJJe}r~t2lYgy$~~U%n@CK@ZkvpR^u3`lXMgrWGnjGu
z;JBnoADuD7bJ%P!mVOs@rr-utE<IdghxZ~z)SSCvES&<zc=SZ>USC@+7>M$J_b`m5
zt4E+j?szD`><hXf-^}nScK8p>Y6%a1g`GozSv4~$jHNqrD0&UEhOzW1s2z=^r_sZ;
zz*X%Y?cpuHlu8_$D8I4`Z}k=MYR0S{U{V-McaCEq$~88^FqY29ILSr%FL)Tn(#_YD
zC8g1N77b(RY%*WT_~^OJ5605_8+mecC>Xxf*Ygfj)tOO#-4KScbZ5XdM4w=Jm$~xF
zXer~vSh^FwAsS%#6~3&gD4%EaDDFmSPdkf$XYn)}{R(5iSUPLqFWF;9`2Y}xv2<qP
zFWGBH`6Xs}yQ{d(j((SwfU$HZ#+`QbPR4+-bVqTo9esu|U@YBHJZwk1aldyt;}PA}
zw$gSYd)CUdX%9zcrHq{7$g5pBYV~+KyxW&@Jrq&idSM-~UKH5oSF_DvEd6#PZ?MvM
zR;OUH>TRX*;BX*G?)i3jv(NuB6uo%X3196?<H7B9n017)be8Ir|0g$5ft7MTO0h!$
zstRqM22Afp2m1(`P=Euy(B|NC#{w7g4h5q4O=BNC1s+oY7&U*FXAc-l=b6v8dv9dH
zFqVF*5q*Kcs|d&aSRWKwbQ6?8n@>BDt-jE;$mJ-0THP4C5qoLH;4C|4KGLyz{~D^u
zmA;ZCh-KU1Um+V@dve<lCwL=t;V3doh52;e2!^jgl~Z9k{ihH@0fvVH-@$Jmo8P$D
zqcK|^+lTzYX8%47rkwmJ+CC-wSwtHP<w&^VRg7Jcb1(etL|>*Z!gym$yk{Y|Q^&z>
zk2Ue~k##q?VwwoDE3;|Dd@|(Ga3wXUmtF76Vj=v>=>aNdP`SWS=CR^%rN->}LSMH>
z5OX;cw1ZN**s>S-Oey;y-bNM7nJ@D7WCagH{I!X-e4S;V?Zi6)J5UZ+x@N^1%WiO#
zyyu_^b*qd|slG+QBHP?P_gz=Fl;R*teOK45p>PuOKDr;~3|YQ&g1O&=)Q>aqd`lbw
z@_)mscwdVav$04tEn?$tI~SI$X(u}@L*z249g)Fp7_X*bZ7lYkG<c0pXxkHVsZZ~N
z?2g63%*eIV(i~&g)Mt9*k3@@hV}ZDD%7ry<Z$$h<mo$>ih&d)kFqu_uKGxg9<$^Z8
zokH`2W*@qD#FSO=sMjhu^D5{lO)+|?mJ<IxR>iL!YiyO{<|o;tu3d4j{c`DOTAXIY
z&4H1wY%rS9(XmltXxYBVt|J=y51*F$d6S~sa6^BEbBvGUEjayoBwr`c_&CX73O@(r
z5jOk>hZhQyi4n#-lXx7?F)&WwK{yy+BAD3`EswJdYz1&IeogE%-ZSn4UU9s{>&9C{
zylK3X@%yoDAT%&FNU#Ddv8Ii_Lrws}s-RZ*O>P{O=KTz;DDkP`H8|`Y@uu-|Zic%B
zafZR^&-_Zqiz>}qlh?q(f)cR@4tC3YZS*+%HJkfIhbY9);1FeV8$GNk^aP7#j-*rL
z+3+Pd8%NgIjrSY~r-Yfz_8B<rB=H%$ju<#k!JP<)-DlyybiBm#aA|l)wc08!FQtuD
zDh|M<TPrzHEydAN<5Y7he4dTDR>66#pDluX4qVv!bEyBH1O1EJC@qI`?Uli6Hq$pc
zYDb%M%#T%6O<5+@Cbm(#zGL7S3>UICqWXnx^z)jB?m>+31i5u&My%_3PBi?Q&2)}H
zz*K|D7>#5#aEPXnZ%R)(bt><uQvf<=V>9=KV-6&9L9h2@Hkp|{;iw5GuN@toy%0L5
zQIfebj(79QkD&5?i?15Ku(d2_mNkAWSFBoi?1bg@OV=(~Xw{!MXXUCDXRoST7UO*1
z)v<mXMvmw|=j`QcV{2A?rah|8cBnApnt9GyR#)G!c=`WK-m5pR{%_X#f2R$t^5YyE
zTJ_6TFJ3(tHogWouw%?!uy9cwrfkn$vvK9Z)zIPiJM+KSKtP}2glNat5d~Vz5Jy7j
zaZ<z7@8ycTtZq#Mlp%a`hY8w}aOa8JM=NN$q5mNZmaY740b@GrrA;(*<=+!nL_=B!
zH`%aJlj8qgAO-^zk8Xki8wAnDN0i>husK1)D}88%%kR&neGDcqmX#)0Qb`HH+)Zjp
zESTe8K-(1l;e!zcmPH~Z!E{(+fqe@YqzWE|SDUmp1@juPsuDc9I@kv$R|Y%3gM+;g
z?DL-o^D6YjXha0YQ^MCH{iy*TivE5O_B`@(bFmZMLjH$ff+L+4N=&k)qnz|Hlh#pk
zcX|w_X%PR$MJ9(IbjslYlS4JEarn<b-9!F5n>I9H-3kU?@}aPU*(Jdom<htJ&}>I4
z?SAxysTWuR%cgBGM-R(WG|=G-<JP-lzPSu-%$+)Q%(Va5+ZZ%*(EL?(%j+9rs}`<X
zyc&itVnat9Kjiq~XT}CCt6#bHWc;OyiT{I^4S~F-VePW{;G(4~>edXZo4@$v)hiaQ
zfue3zeZ$G<;_F7N9<(er=<EgS>sBoqG&DBo^kFcgv3$j#)oWHQu1Au8xxI~Z%a1cN
z{~ZGorecm=gio-#ff@hhBbWj^y<qrA*OUj|J16Zpbhf8bw;J|9mMwG)4$NKc*x8^R
zf`7vL21@_DMl?Q;)r|isdl_A<Nt7SwSag7Oj}`M*|N9MObR5IaV=BXAB;#LT5@YWF
zPb(N-&`gWDqRsu+Th5rf+#L4xXm$)7{Qk#e#sbG)$wHXBS+oMyUY6FKy&8sYa3fK_
z0p?FuFI))gE<D3%6uZ%J-a*(Bb4LMdOt5dVtZpgpC@lPyuoidqU#hG;G1l)(r%jJd
zGxvgvR;-GRfql|(vQHYDylO@L!qux+tXdr#IcVsR@{t{;O8dt~4jwwV+}JNIA6h;v
z)(_S~7s41#|JZEY-F)(S-gye*qX<kfo}ZbX(a9DA?}a<r%ov|pdTHb<;mcAk4~@wj
zX^k0x2*#*_W%uEY&4{UkPPIbmDW^v4oIswPZ%6$Fb`QI!O_RNyH$H*6Tfq9`N3NfA
zZF##o+)TJ$L)iQ7B0DxQl1j&B#@ii=<o!NXe%`5hHa|Z!@oawcMMP5J#{-ym!=ln&
z5&30yk+ZtUIbG!JE^?mbe(%FJKa!0LGr%1i7au=EBMojdEg#>HlBf<#Ao<A)*@Hx2
z8Ho=^21-9n<YOG;og$tpP80bI&+xOwr6M2qsBaXn6cgee@iy^?;-liP#23Z4#CJtJ
z;+g!@#bR-=Xy$#Qd^67z<O+|bKH}A4n|P~e>?|PuFC@Pra_LW|KN?+*94=Ohd>cxA
zow!nL6wN$KgkL9_FFYClUh!ulmr|tO*u)0^D%sdqfNbVBf@VG=7)O_9{ORI0afi4^
z{I1A9=oz02r;=PoitI0r6uBxV^=7^y$YoS1|Ce}&_=Nat@lEk>Vk(9d)AbO|d_2hW
zC9e{<inJ}y`21Ii+$TOLJ|!L!-w}Q2=#0<5!pUNBsK|d3sjm^|i>t(oMA|Q5JTvbM
zH1o{BGjJ-Pev!CF+$I`33kd(V<R6JoioX$4!%jXu#bZP>Zwu+GCC?Ji5ziAZ6I;Yv
z#2<){i@z4%5<e2Na4z6}^bv=On?*AZ3gKoR6KLiyf$u830;fEtH+B`kd6Lf-mx_(z
z#p31S4zXGMhWLHa*i}Hj2PMBw;uyavn)ycXf1vOnUeNM;(ukNzB7G0Zy~Seb2T3j$
zjXed#A0v63XzVFKZ{`~ze>2|*H1-srKS%MFi>pcK8zo;P?h=hX1*HFm<Xgpi#QVf2
z#izwrL}NDr>EEJ^a=5WwFw6{b3OD2xhI+pAB@4w;v7b0rjEm;Hj`&j~^Hna>&k+}i
z=ZNQu{H~Glc8FJtt>PZ>8{(}ZU#l|RcSUplhx~x#XGL@VhyG>Bhs8gNe-=L!&2<6s
z`PUWm?;*y-QgMKItjNE$7~i!QK)YI$=ZR;FOT;ze2C-4RNHpJ)Aic5U170h=vF8K%
z2Fb2Hf!ihT6CV>@y8*`D57Ip^{Y#?x4-)z}CBH4cC%Se8_-7pVr$9VPED?_p2aBhO
z=K6+o(<PrF@_#($$Inp6t>Pu(F0onUpL~qRKc&gfvKzpE02%LhB0sgF{5O%y+*1yT
zUF`xCNnb4T&qKyPSsW)$5cwqu!_9RRJX3O=$p0A`-Y9-qyj<KVUL*43Hpag}yjlFF
zh|3KAJ9fTdWjt=AJD&N81?4>I@z<t1p1;s{@OVkHX7I;v3;**CylHNpD$I5?esL&p
zzwT_qMHg;7-W$`;W5<p0c;0b09y@O1;oLNohd`j68h3NUs-VDS)v8dy@EGjn;F#w_
zW|v@otk*O+Hx0bj0^Fw`kN)9qZWzzeuAgBE^qU{LJLL(R55KqE^uCr^y@lnnJh$An
zo;2`UGx7Ixj2>-nS-ci_^LxC%)32EyE?FJ<T?)UO23~6e^7B3sxnbK7=FRU#PkwAh
zw|*_~yJ_IHE=7Ki9$|m4L6|qcH<2Irll9}J)Xnck_?h1jIBrv-Sl!D#*pL}U_ifRQ
z_vhY6{<fX}8G7rtwCKp+w%>zz-uk`k*<U^(y7hYue(c^#z-%`mKlVv?bIT$<-NSkY
z@z@8uL+|Ftc4wKM=CT4Y%NhioySe#gL(wVTF|c#xMgrY<__qB7e8%3feb%?_!$zJk
z-1*x5v%hVhv&$6tv2WXFn6KLp-gVs_89TGKcW>%x?H+4ARsC|`mdASTiq}`AH`yg=
zP2F4U@~K6a^(@$#(b9@3gLPHin*2Mg0rr0D?eG6BJz*EO#Qlk^=H2-2-QOp>qDT9r
zxK*}rhE*DvVV|(HvR4nQe>doC=xpeyvHOSGC&agG_{xTgeG~SLshnN#LUs>pOZl14
zZz-8Qc1k>LWm=*YxgM%Y^xTba@23_f;@uKWW2dywjwiy_{w*&jtk$@%$tuZeiCXik
z?49_er+8!SJ++ZQP9Tz=U3o>EnlZIoJ2bvxf9XB7qh{m;N&`9RzP`nk{?di<OJ)RS
zjDTiDdf&=Hf%L$jywbd-l?&sMyg_-3E9(j#E659!2O`jp$jix_RJp41hJr+a-4ZxH
zFyx-G5ADygd@Z};v*IsRZ8_XH;J<#|SkiX5r&S-HTA2=gYgK(by{UV`KfrqSTZak~
z&EcNgt^EZrcW?2RWLxRi_o%oto|d@SYPIrrWwqWEk73!T`l`M0imIHZrf|Z_+n&+<
zeBu16Z8#b|nkE)ScSLsfx;lGT<~6xZSZBG9FP5EXsXe2%pw>UEHJ*_;JI<q!(iCb6
zHYMV@0bf&Uz#s7K9v{z4pAe61sMs)JUnEem4<_T%?MfI1!=BkYM%H$(%t`NAX$5+v
z`zy1p-hrNZc1d98-)gP&o`I~&)FywRS6*`*U!vvtxBH;?#llS!;{~<&E+gPi$B~Lr
zs*hWNf=b41jSs_bePv7BPK?MqtFk^mC~rw+ZB<J=fSszWJgX{!SqZ6m->J$B*t<vM
zEvl@p+*c61zCOM$9*>_@=}**DRU&m=yte9^9=?{~HQm$0Eek7i0^KW_^F)M=$ctCn
zy90^Zs)?1M-M=rmEIz&J+#aDF{yrOPyQilGE<@^~%HwcEPpuqdVo$2{H`}|v*<(!Q
zf`XLYf#a`;FR1F@BV|XR&lT~=?w6{*Kh|n*I2=t_117gyB|Vx`TOO(n@19lJRF!H4
zTW3}7jqj?eiHBMj#`nf&Rqm=<6t{{~+9Iv@#)DUfuDPLhYGrHH+40;&%C**jW83YL
zhiY$&pHX>v)fD_*QI%~ijNfT|i{f@4Crw@L#Evxffc$n}$!+n6YA2iA=PPz_=lpnR
zr?2?l_zkr)D_KT;{GzIqrrGh|WS?Yh8D_ok!b@9@ZXBDLIBI1u;p!fjF0G|)S}1WK
zdzguN?@L?yt{a<^C|a44crm-g=)U>VmeK`d^LOX8T!Fs$%(TqJ{Hg*gXJ@1(I}sQf
z*_qceuPQJsb9;7E6WZsY*V3$>E#BVkFDYp0SrOW4?N1!+-kb$vUpL2h#e22(sHiX8
zUA3f;{h4+4H(i7tjb7RkXqsQu6i-j&UEdO)SmfIgYzibY+M45cRE<UNb;k0!wfj0o
zt}~XCquW=OUFk1gJ7Zt%AdL1w>G_oy+p&9UN7m*9EROBUdGU1k&^z<yRW86-F3qc}
z9D}i(73hy1Z((fb<c+U9r*f+^mPZ7R--ofh9dl`{V+t|D#_BVrc5FOnL$JAKUv*`o
z!0ML`t!=b58yub8FQt8K+y~vP_)h6w$nI%v8EU=I>m{DYYT~&#kDV58joT%Ms(3zo
zscPaltNqJ|(^^6aZyOf0WF>gU&1&+OwBSs)JD!zD#3!0_-QN#7=eoIQn~aw3pK`WK
zwwcpH7tFY)Qw!~@9r7<|p{n?-sw}G}J|Ui3(Y+lnKl?14F{ai&aWT%~)-f6FcA0H7
zl<i}J?Y=%foQH3yWjng<v-}|2C%uL3!`7LP*72S6GJerQ@${Y60IR+6aPLm@nff;S
zPTCfqUBK&7RwAQ0qbbemjw{scv02-*t+b|FUMaxHwf3KR7_Hg73orL@&a~1Jm!kdC
zTQb_Z@3#6+!??D}{#H9~MpfaG%5K+LgSw%<7tFXBSEtkB<7TX_oZZ9MA9XGpH^Ubj
zS=&(A3w18AwhS3;u1vG{<*tn32vm)Gc7Iw+K_Y9H_b7H_`R%<A-+(KD_2N~B8%wS{
z+&IvBaq?@8rKi2tIM{k|%xjH(PkF8JSnI{|*BXyL*7%Cyi@nx3pdHtaCrrviuQiq&
ze9bDUD*VaejMkYr?q51=mGr`1=QVxlHSXn=`&S;$YPL#d#Xov)+=l~jli}R6Xs#At
zF!IK&!h0tJ*|z`zf&S6s;P>01YTTds?Jz&E_VMfG!0`pAGsG9X5t84RvJeq`4NwJ6
zEm+KuK=5UR_&AjyaC(pPjVh%Pl0O{0AGbOFa7sUvskvJIK*~f!@p0x)FfRvpW_bOA
z;9xAbl78Cz3J%OY6aFB-C-rgOR&YojZ_@nXz&aL1Tg#zNbG3eiRJN}PRZAI|$y)h-
zfuEFB#vg7&Xt-mpR*L3o@f-9M&DHula!hgOYK=nDYLsd|TjpG?6wTG*yX%zXT&*`y
z?UdwPE#EL^;>^|Z(cE21=eb&F)&9_$xmvzg;EQxOt>w(sifFFZ)5tW^X|5Kg!tCH4
zl>{>RvNw{PtMx||7#Z3zS8E!RcABdd`OLXmTo$x6qPbc-m_c%`);rkUNOG>$GZd3^
zwFYw!l5@3|u`bEETKwWV(s`~{Bso`$Gom8Nxms0B`?0xN5zW=&o90MzuGa0$*)vz`
z0tS2LYSB<x<kRMAU60bX+Y!yxGVPt5t91`+)_Ja0r1M;@$mgG{MO$*=h~{cN!S+hd
z)w+b$^v=~{ugjW*;u|8#xmuA<bG0I!=4wSc&((^2Kf-~Ei5r>x3O#a<L}#v6r1M;@
zNawj)k<N3qBFVX0mocm4T&;Il>*QRm?cAr%bG0I!=W0bd&((?~=W0b#kTyA2tA#mt
zo~so}&edATgPxqLwUI|DIaljFRx&wPYa=6fo~so}&ei%c3;L(#YMq6Y{Q{ABp1E2P
z&s;6OnTm9os|C4Zt`;W=LGGBVbr*NSGgs?E%AUDe-(-BxT&)u+d**6g%kn&PwP+DD
z(q*nz#4}fm{|!exbG6=~?3t_e4D<8M)tbm=^vu=zF=fwOtvF@RTrG~Ph<C0QUjatE
zbG2y0JmQ_J73D5@=W6lauE@W4t`^6kcdiy??_4d;If=M)wfO2PJ>t&QGUpP{T&-rd
zkY}#eV($MZ&DH9Td^02NT&-WSWju4W4lt=_uGYKE8gsR3ogr_f(bH+JR>YmFwTD@G
z=4u^9*)vy*Z>A%jxmw3EYtLLQzG;nk=4!pj^q8x4nJL<ts}=Fg)hc9s&s?p6jNfIh
zR>U(`Yc|X4I#&zRd6ILr4l_pAxmpqLT&=Mz(>qs-fBQzfbG1HT4DVbmPVb6%=W5Mn
z-}~>))rz=twNhBTXRa1Me29FZxmpo-t`^Ta5qGZEXtu;B&eb}MsQ;?DTKu0QlANo>
z33ZW<xmx}}fd7x+e(VYqSro!g(B=(fsykP!58^k*xMsH%gR|_|IcO5h0mGzrD>XS+
zYXg${FSc{|9lA4D>i{#x>@EJW6<&^P{Fu1KJHgI#wOWv!J<6G@^*CCWoBeIPg)2TC
zCD<pMX;hU^o&Z;TH!5O}&iN_)eDB4sTRffdPBHO*1DQ9B&Rneu6K^Q$(GRZV9@N1e
zlf}7Oz8zL6|FE&Y)a_Y_S0b3-L6n|F-FTy`hWA9c(krN&(2dDHg!fLkvXvVwyV^vX
ziA>)@1<F=#wCssSbp~Fc(mHABXjW{J(Tz@n3|D5Re4T1$e2vB{+YhN<!JRtIRQ9iU
zGyO-n(({b2h&x)2#ux-wda=<RL*2QMr@)nAYS`%}<w<x>I1a9C2{ieP^G!%A;7a)y
zk$rjrb*u0ucobae4mQT=M^TrZk26jlb*%4XliN1vw!)Qhoick$HjmraAYTVp`XlBy
z&FsSg$nDfUY;^gY$#xlDr>=o3rO9i1S}*Em;f-+>T<H@=*N3`1{B`pIbzCyTo^JB%
zkI!!2gT6GteVra<yb<`+rvMIhDYxv}Zg)fXXd&L>!$CI`x;*Oc!Q0$R;L0`(vFsU{
zoDg_t3<j;>$~GY7j2x;WeehqIQ6b@s?o@4pY8hPFhG9_kr0NZb2dJuNUPV-$R*YSM
zE30Q-#Z+AfaW`CF_SbjNL^d3L+cOT~pNONMhxSJZ{vq7aPeOPGo~I~04B@x%9ENjJ
z=OL+W#hCg)Mhq|CP3mw7x(E|6bzUiMEa6P*Q{kBaXZ2&*oV^(^vl;CgJ8OoUd>bNc
zh3n7cCfROC*LEZuk7Srx!$KF>S(muUZbyXM++_V(SEm&Ir5UpBVDy!C)?IG&M-cU)
zBSdHJL1!w}Y&+{sH~Nc+`n((6RO(NV{s@;WCD$w)WPjPt>V?73pABi6AhirNfb&%9
zQd0{5rM9=*Sv81mTCNhYPJuJYcEEF0=VW|7uq~Kru<YG-)`e~<$(H&N;{O27snqKx
z`W=k^bvuhT5lty?BEoCTxTAq*^~I+_a89!O11#krli?}+JvZ5fh|maUDt8S$yC|@s
zZ-wV(I4Ai5ll*-q&+v5{!B${X{0tH9V+xk~%cIe!;7syv{V;zD&PjeK$a2{?>>a)g
z8bCD3<A_iNXOho`=L`xgeI-20;jClWsd!IhTm6{4&6i=4UWLGm7@H+0@XUWLoJsl&
zJne8;kfRpq{Kp0Q*gu8je;qLgZm|3#0_l_oZlsA8$IEk}f21SeWeq|x6}8CbxyC=x
zou*1@pgT>KISfA5ou>K_q+{J_suZvtd77#wnqp=tC!qREF)?&>njbwfAa595^*_^8
zo#~yNO#8oYnrf%1t2p;^jw<J)nq%tDQPt#AudZ)zyF9nXzI$wNdT3_a8EG@j<l>`)
zR(Y;c_3IoX=)~yH7#Im33q%j^Iu({JHn8(#*g;+6pyQ@tARqe~^JDopF6YOR=%4hL
zlDswYTNgAViz98vK#3`&#6Ao^XYwn3cbY*wncxc*zqRA0MtYdv5vRy%rm2(R6k@Q+
zdkS$PoZmXPv5i^NVLl<zZoD-JJ;H`t0mQ2zm>sIn+UTuljmhm{WMP8nacft@+sWjH
zX_3wr1289(U{079S&^(!O|nK)Sg~i|7y}W_h9>mkq~>?OnucE+ZYV771X_~#D$bv#
z!RVn;jR;#Wv}1gzxQ!wo3sDPVFPw?WvODbxOGkbLpGHljY4Dr{2Ymx@ldGqdjC)*x
zo(JI&iEugq%2!>nOUa5;$I7#G(}?u&m?JT9zoWmYk)BVgo=R?QOqN{ZDY><yWZar@
zvrS**uj^3U7uk4?=?ll1$7DY^v?oyuhaG8dq~|;qVa+1=^_XqVA-Ir?ZPgOLM2!%8
zPa{3g!i6z|c*m|r94AVAdP!w)$k9=L%fwn`m6u|!aT_HJ2gIU=F^k(M4~0uNISngv
zwA56?p<!!)ufmyn(!*|odJ@+=4c^>H&t5nT073_-xsjgx;JEK34-EF5co)v(Nl%sO
z0X6I~wZ=P@a5~Q%f*r`jre_sg=lW7}KAd;YD07(xZ<|ow4riK?o@O{ynz+GuXA$hG
z&=TydreL?%;<&gy$LQU@gC;@inhlMF&SExXW5aqJreB&6ABUv*F;UzQYL&oe*&MQN
zh^xloHz`aXOpb`rP<n>4`qNE~tjZiFuqG2L;r!N0yN#Z$j^Jyf=MqQox7`j;yAd$>
z=y8Pgb{jqKn2`0pHhLuZjW8B9^IPi!ZS?T#N!yyik0;q-(LOgd^2_xY9L}M{F>pAy
z+HLgAhfA?`T+tXRvD+x{^EoMeZNt%yTn`5whG2h0j<+?o!b68);d=enI=hX+{U*{n
zUmHCV{6@$$=dN{uHhQ|7K3q!_8vTwpH`7ChDgMMzqu*e+(ZiRAertoTjh<RZ@VBjk
z#~BT^JUbrgM0p?dbZ8>GjUL{uLh!ZGBf)Qkp=Lm!CF!YvLrcbi@y0uum<4B!BR%Ih
zg0GF9b&lX~dj=j2t(zL@@tM9nnMgI>X+#kma`Ls&Q|bu*HhPXR!Wv)OXm~jE(1(&^
zVzN67%&~O`0;0IX!06FQ%!bad4Wf-sP3HtT1Htc4O{Mjc<NyfZ5rT2ehJm0>sT^&`
z1rqIq+}P{UyOMqWjAWnR=<V|xoj$)E@%`4uWS>X%*~t&VrNOendaIZhz``~v=rW)*
z8ib&uQiW<7wHvp@hw0i$bw_N@;)W3(#qLl$!=(ml7U-(msNfjNv39(>IpnH0S%oN-
zgK8-pDodCbTD-@ght9UnaJ|?$yNv=LWg+<5=#hYK3n32!4IzOxdN@Rp+#RVIxQhr4
zEgM>j+;N47A(Rg1@JS@cX$XGrm~~`d8^`a19pQd6ggGqHD_R@f(S{Q;GT!n2W@Mfm
zbhDF#Zj*P=!O}-^&~0)Coin14OLBZnOOB5<c3X0Mpd%;8#~ObduT;7`wKjSNORHzF
z%y0*b8MVpbf>F!i;*5~>eltRN$-+Q&?{&<MCWp%mUP3rDjGmr{P5j9O?{(1Z=uO@Y
zv)XWcI&Bq@)X52*THoDF4^KL3(7ilbo)Z!Gj`c#>?{0Q0i0;EnD6f6qWR!UkG;!Ul
zp*MoNPbPxrB=GL$<Vj!(cTjh5?{0Q?0Ve_Ei%#L$KBq=0II?%b;X-gXz_CheAMS+-
zYF?7KL|`xLT&tqAqVM_Uw+QG9Mc<-g-u^H`0bCD7TFa2mQ5f74E^4ho;1MD)u+Zee
z2uCc2!NqW&S{Ft*25ua#&AaUJrQ`de+GQ(k*WahhUVKt4?HVm|ITzolyhY=XV+*-g
zMBZ{ibqKDP<y6{fr!KqC2(Q5PP$ceSmnaN=4K9j`SM)tX1O{^Tw;m?K5sP6k-zI-*
zT^QjnaN|^$^`3TG-?^Pk6+bClEyRgvGvUw_e2U>2ge~M=lA-3sIDjGZskLGR-phST
z3o$qh_lYgUz*Lh5oA8J&#NaHrPpu0h6u`MHw9eB)>yFSupA@bZ;vZkmZO2reR{2*4
zT7|a|0Ss$47C8_OYMu^w7NFW4_4H#LcG`G@S`CLJgmV@%H_-Pw84=6?x7BV!^ks|b
zc$&sVXFShiJgd;}#_4p5^xO});YTi)#p@Y%ZzDatXy6n~OfudnM2n*(c)2i_Q+oJl
zgV?MOZ;Ws%+}lVGPpHrnJl`8VJ!~N8J!i|k=Be}JyY4ojN$TzcIzRF%#BU5PgtOLa
z*j%EYZv#>w<2qevUMqb3%>?h1Sh};Zg^YvPIYbg7yK&8POamiYQ;4N-=8m17&5oYf
z3Kv8r$_JY#3Eoxttn#*d!3W`R#0j3HgVrW%XqmZ@D8_XFA;ej5IHXnN0!K}7CJmb5
z&PIClJaA`Y2&K3;7c7N03q^2vN+SltA<^5L=^1PElL_8A1aTrlYWF6BscEh8b`xtV
z!IMA`_hG0bdwz{M%r%60$!o2$+vr*3=n39Z1o;#_xa01E`Er2tbbEk%t6&O*@^;f3
zrV{KCDv(G1$4&^rey-+1!<h}uzztVW)9HDnq)J{@@zm(V>iFdVV0UNf`@lQl(C~zF
zp_rY#p`5)Gsd+QO5zI&bQE;hzxxm}tl0X|}K7Qe$`!?LUNy{q@AAy|rMX`;z#JW#J
zVHo>2(b~R>2)rjTJ^Q~k<aj1x1<6u0Qy9n9DTC5TI8|f~Dl!`4c(_zI67HbgTOd;v
z&$!)=c)aEDBzNzCJiB%SVsKC=i|sPRc_h83Ll~VyV}HWNw>*5yiQ6&4Y5X1LWy|?!
zR&;BEEsWZ3F*mCGkb$Q_@)bB7O~PrG9pl}z403eu$h;>^=S1S3ILb@Q3p>u$c>Y4C
z%0f*UY&s0`<?9;yNuKfiR^+3OB&f1yW9|94!M!K>ml*b*m=704XW;G38mkDNzIfCQ
z6%}v7L1N$nxO{ZABLp*O>8GW?6oJlLs@V-_d>%(nqa!c{n&ie4qG{=_bwv|@xS6%R
z49>kfL~VKN=+qYBxVL67|0g#)#NFu{;SL1ugTtE%VzP58`*1To>)>o_I<d{w({sP0
zC-jEn!_DsAn2NbOfC!y8^PJGN?VYDQbQyX$+cMu;i<{XZK5l7Ww(vROmk4?u4pkyv
zG~Ovh4GJ=yj-JhM*c;*!S5J>q>sn8(w={Zcy`|$VDtd4@+_~P)rRZZvLN(uJYW^2g
zB;VR#YR*St(`R;UW6c>9MimC*jP2eoSCnn+e8aN=d)y@*)1<@M)-)p1c&8A&0%4E0
zHPZ7{qn|<OQnbxniuhQI2R*{^P9=26wt07cTgT3O_B#;xf9$;pcvaQC_rK4WIV2?E
zg!yCu5l9FD5i!UVjtpT+KvB?;2~LD0m;?wjQdH_l2r48%9I$n&TBlm2m8!LB)q+~*
zDvDFpT55Z%b*TUEckS;^P7vDL+xPuH_dfUC&$G^Ft>2o*z4ktP?;obwKR@0<kauBl
z?j?Bh06Qas8qcvT5EEh2aSy4p_NzROJ)`4B971exq~iyy+UVFb+WB9pJx9+XZ0j8U
zSNu2(x|{eA1{Z)wH~7a7sJAlO>Hf_2CivJ?G|qtI2Q<Kwu7NPT|2lra8cg?$cDmU-
ziB|L0jecI<*z!9e<I~-!BJrHDE+lZ~gLEE|2$OEDjHu$uh$_;T-(p9Ih$^m(sNzBR
zJ`aOTh@-~3kl>dgkO`3wbK-WSFZaVIZbxUpA6rA`>~Z4ap{`wy?p<7tgIBewrrYNb
zBaQVeq7Wt>x9^-j#ie6J^U#-1gd;>m^DK{Oo_h4)I@6i639eh|xFhByw>l!>40HF?
z{*QhR;WlkqOeDdaxB=;F_tJ?5;yVa|jV*hL$TrquA`j-o{ZC)JYfjYvon3IEyq!kI
z2H58_rv{hXlaPd)^SDb1&j@)(2zxvG4t!&9m(Xr4b32ed6@#sYM09e_B9vOv+y-R7
zAe19=x(On6Q^(AV=~&x3Zrw%X$lluugHTRdbg~yCLecrIEz;W9PNx^sGO}EprMAc^
z#BOvlCut1M+o}+qyn_&tJe{1h2;~%lPIh`k^3E85$Vr~N?SpnGCwV$K79w(_^Qaxl
zNuEyjd_<1UK!C_e-s$;>9MK!*K-c>H=B(-V#CpAniOI<x9JZv>ufxVjyncBH2FW?C
zNT)j75k+*kCQ)REJEDjV*IbP3a3`%P=p^<qa&+2<PKlgQ5u(UY8Wv8D5yQfX7%?oI
zhUKt$ABLBdycN|>2bb<Be74sJB8G&MPQ;LKL=i*6DL}-Ka70PyMlK7epVJBvL&8Zb
zVn{fmh#}#m6)_|nQN)mNl6ThWj_O2=5ho1#)ExMpDTvAMb#_)>bJ4^0=G1Xx9FUwd
zu&?JH!QKy?>ue1W0sm+zJp=Q&16LOB(^vwYgTW1RTuEiQXy<kmD_}$p?uZ;Va8tru
z@CT!lnVo}^AJQ`apmpZRD&XRfhxcGd4zsz@dlLrb_K@smWK1v<WZ>jwXW(S#WN=J|
zh-M!cDV#&5f~<_%$uNk7k>5I!fBCsF#+<+Y>|Dwr<)yuoi*uPTcSkPn*jRJ#!et)j
zWox;yN|GGXu)CQDQ^Q`a$nPZUv;V4aQnj5OiF)ww6N{|mToK73A^UK7IK63b$t4-C
z!8?U>jwkGLJIe{c)A;}9`_xW5pc%~0CSps&Ti7Sw(i|HxVmE9@bWXI~XGZRZorqq4
z5;~nG;u0}Z$eShRh)?7SOk=Ks9I+pYh3s)+E)^WHFDfGR*Ss%gj!rT6HahV9lo@Cd
zJ1;KKC*FBE5wTjD6aK$@ecG8G^X0Vp=XtZMj=418Iudzl;3UhS_Jza$-OIPg{60ik
zK7+wk3&AV9&dZXHfF7QjXu8bcPGLtExgtUycLs9@{J;5sl#V8a<(R7h{>5_QtAS%9
zMqKRK5uI%$XK>`jUPnX^HvlwUI<Zq2(TSbH<8~s>HUF#s>gi}wTF@2|7he1q=)@OZ
z$3~2}n6@MSvt_ssQouCDfqA5Z_q?6MIjQnZnP?cEF!?{JbI|R`xbQoNpK~9^S>!{o
zb75Wt!*7)}!mNbZ0J90kIr_jJgvo@-hG86<<uF|D?}K>&<_VamVV;3`3C1~cVIK)I
z3T6z9bB_2F_M<R=f%y{VYZ%^uat<e-Es$RVvlZrAn4K`KFxSJ}2;&^*!tT_?DciAi
zicHIi$8=AW_7C893(Orbcf#Ba;~b9PLy#R?_tzrAIhPI}LUy7$Cq>lTS#r5_@ZVkM
zpxcpgIdBeVB6F1Tzs`<>cF8#MB9F-NbZs(E<3%Xl{~=u+_6NBCpXLsHRxYQuuC^+t
z3g7%+XudPOP`XF{P2C_}Q+Coc+A<<^xu1GmRUQ1;om6UI(0xa72L@TE;tq^5Dei!+
zLvaV}9f~_Jt{lZ35Fb}n$1g0G-_-~;8Us>%F;KZdy&Ez3ftm?gJ)R_^#AAWW=l2YN
zdJCU_Tv}Rsno+S4)faj=3XBepjG!;k@5<<(;fwL4K~F}a=K{(zQap*SG^4PBuAbCf
zF&`<dhK`SuNNBh47`+yr!Bm}rJ6V2DOs+2uwkUtL?<6o#;ENva8_?Gm#}HZY^Q@+C
zzT-Op;g9PT^qmy+L9GaW2SC?`9mdzgDChWNbccG6G{5J{RW4sba6WR+Gd1)1XN<M$
z2<03owCCQ9E~BU;phD)ch|n&An&d*{i7h~5QO^jPC^^VqDDoI%eiNDR@PF)$_vm~X
zp7&V)fZqj`BS>=BYS#%PB@gf=_C}yAgn;%F#Lo5{_6HF$*>gP_^*j078N6&V@MQzz
zg1#X^UnuCyhb4m+IANdJA6=Q9On+Mz$}m3YS$f$;`vE!t-B9Mrg)Wy^&jAaKkl<Mr
zoMy&Cug0`APYebObMw#g#T%YsIyJ_#*_FGv(R0Pd`G|O>Ya5zyNf4d>;RdD@4tkzK
zL!<T|ZU~w&i0(+v$mj=ACag&r8LTxDjQ2Fn&*|Ua7iB@si{I02zAuKhH2$P^*o-s9
z$ZUl$h?z&{K-=kA6Z9GHfwnl;b_H$Upe+pg3K*qBh|i7DWzz9<52EqMQQ~>khc=@v
z1FdBH{s0PQOmNi9E}%b)A?za2md2hp(T`AF3~kUni7Igv7#%jAz0e$^JWWA7F~=0e
zL|?^%WE<-{D98}nSde%lx?>H!jnMO=kKNcIw{scjR8l$F-X@lv=nGDwosoaOCbuKe
z$4sJjUGG7y?f95;rmCL!pd^i*62vvl<$1uD%R(|?(}{jh8~$E~<ao{W+IO2tk@lT9
z(xLB0vfK7)v~3=<DzKZlpldUrh<4vT;Pfpf2ZQI@ZHXykO3t5Q-xc+j$b{*v-H+^o
zMhs2{=o|^Z{BCJg#h=<Sk2}Ck8vHq4tKHd=q+MdngPEpO5f#8H5Gm>!z;>xZSPM)@
z^V3<c-<-GuZtl$Av>);}Er-R0iS+MM43oI&pA1{x-_Fl*F~+d2#iJ-EqEsCDb`QU9
z#;{4!bF(jaOp#xSEV3N~MYHESI^UGhv#&FnJpte7oRN0NWFf3Qi+6vwqNaw<NU`fX
zO!c)(e7fz5Y*oAVENrg%>1^b;sYi-3Tw&l>OF_r<b>{7NR~x4~e$P&5>S9zRYERe?
zk>;@#+4e70gz2frOjGA{snW5vVQ5n?7Qw9Go=?`8uF3U}PxU4EQ7tI$O6}q63u|s>
zKOat_F*pOjNh{8+{LRB}KM0MhJ6*o+wD&P#u^%y{W-U8Ng6G0q>`b6OEQV*!G-Twd
zW*{dgAM}p*?V4GxuWzO=v1=~>)%5M;S<XDWL`b%y*nM#>8VE1yBtunGQ@NpX3L0f^
zTCR`k*t7)vo;RAHnk;u3_aAwwW>d4fi~r#!G$Se-<!`pVcXjbT(&7C*+xyxs-tU{#
z5&1_v)xWf1v(M}I+~Jz$i%Rvo{26JKKDPmGoV*{v4$?l$dt#>PJU=wov+&(%o@}1h
z+2WoHp~0-H4X61j!2ptj9<<fdP*+bJw^1n&<l!`dQ!GX|&c5b1$qb1TdZ!HXC3&DE
z4L!@b=(!&wOM5A#`_x+QrSg#Q@lxe3>K|lkCwPlV(Ahg>JKLk<ZJ)*^``~YHuk5{5
ze&_ZHrTHy1;$i5OWBY{m^<)-sw}e5D!jJQ1aPTK%KQ)B<;86VpQz=H^EX8&dA$-XN
zzWxQ@_2LdRBhpI)=NFJmnH>hs!`Qxc3ohokG2IqB5Zfv2grGVvEhP;><2?6o#BLb6
z^|rV+o89{~Zr{_=S=<~X<@cPm_`6$S==H-+cs^S5zqAuh=Ef!w+ejp1?^pMEIyw<4
zzqXE@i0!WLcsp!%;y=jNPVicj;J@FAD9s1!I`+V9kE}+N+O$keftdlkROt^1#y&a`
zztLH~zL6I(=uKP~bPa=b3R@;!<tRWmBx0w4-_8KKj=77=w5_HP*D=o`P6B$?xsJhw
zQ*2-69GmTn?!(_0&rdeyVj@0j87+e;=HkqA-$q>Jd2Yfk2vvD!4L0y8DLu@U5Skj-
zXZA0zg<}2PJdMFDbd{%Z8n$)RVR(-xciJ>We0lwRTn7BuZEIaL!!+p2FtPh{QOoKW
z#AcYAL2UaTXOx?vj0w^)128Y<n~_27jIC^IyV{r-@0bh1Oblkzco@W7oyt+27|#e4
z(c`axEFDF_+)BXp$~0d$&#n#g=gpft-}4q+37)?5QIT<susS#B*|VP4Bv^^#Jh!?F
zf}Ts(8y~J<zp{cs{8{+_lrK_K*T1Bc>%X(|MQDH<ZFDX+)|7_pR@7Vnvve>npS1#N
z*h*3OhN_D1+-b6XR#%p-hB`NVC<s55R#^qUnS-C<{K@Cf2&is@!Ue0ero5rPv2ImG
z1MW3JHz1<pD<3Ps<)=VzZrzGnYRp@{qH(wlD2YQ@#6UbJMosy$s#-ZJ!e!73$HLW^
zA~aMlDP6pR<)|q)`8bhmJ%oAGJqLxfraM+ugr%XeoU)SYHC4l{4r_j=6@{-@R@cD7
zHdIzuR@YWjFI^)nR_T(mnwqjwWLpcH)lgqCp{S}hLN_Kl-zqJKS~=v5`(?|j8`ua?
zn2W^b71h-)0T)+7<u96dWi_<mt*S7!b;?bh#|VOCY&D$!85NGy+c+GN&??mpmB{b}
ziX0;cW=)++U0JsR?Q4}5&6+g5bS}zMUyW|6ThTbtX(a2rN*(`2&5OK0Y1D_B)+udR
zjOIiO;+|w#Bh&$+4Z`JU+GTa+Wy?ydYnHF5uPR;MsE%G;Wx8CAR$Wzv!lGzp%R04=
z{-4+BSiWrOB=+S0Y}JmXB{Pa96jFyPG%i~WVW_GNc2VAX;i;S%i))QCXLib(D$5xV
zb&D6%vzCe%r8U#2Y^0-Mc~wRA;_9mZJ$fGbKS~!pkCP+yJnnQ&7=nLY{+sA|#E0D?
z4sV2=|Nr3beZ=wKL9Zh|2#3G1?e~3-r`M6o2h=(qqrB%-{^ey+Z;*MS3}0Wv-&;m+
zBR)=Nh!4wIZair|fJ7kkMhC);mj5`hP%IYt7Bcleo-guUFS;)j`A9q6mxx!2ZQ}Lf
z9U|Y;W%#GWm&G^4PsP88Yz&5v7c<3Najt0eIU=0V=Lj0TTcFYB2pWBk;Oz?kplI|t
zLjJDYMxP_xC-I*_kpJP5M&A`!EVt3;2si(8rT<3pD$(e3gq;7O(tp3m|BC76hdoK7
z&k_8a+<e!b@<F1}=LmO5Zli|^?k#c~eU5NnFZToDA4H?i5&lM>BWUzFf<~VsX!JRP
zXJKkEU!%_vH2NGtK8a5`pVuUfK1a~#a|De(N09%`(%<NF1dTpNuv~J!07n1K;&$;y
z@gDI}kq_rH{5#@jq8kI9^6nxZG@zRg<&zV|VzFGT7mYqggxevv(dP*F19BUEj&Lu=
z8pre+#Vz6v(dcu8ztQIi8hwtS(dP)pVlFa%FLAIqMw}*|D_$V35ib*4#oI)q&k^Yw
zeU6~f=Li~oj-b)!2pWBkpwZ_D8hwtS(dP&neU6~f=Li~oj-b)!2#$}n%Ww2K!o5gt
zqt6j;qt6jE`W(TF<!|&k!fo_9f<~VsX!JRPMxP`2gu)*dkE_oyM*18P-iNh|`f80n
zN6_eVgxu(JgxlzI1Tz^9a-+`?Zlli;H2NGNH~Jjmo~-nYK1axn9!IcJ@~~K=^qS;e
zCtf7^6>@JA+r^v2d&CFChe_n~gxpVyuZeGpM@WP-dL2>T&m{j`a<1WQ55E{kB76_I
zdx?X@q2d^kUteYXNhIRUl)G3wTk>+b7mG_JUn%z*@iOr$v4upsd*!}S{GsIc$o+u$
zu;fq3{j~TS$zPNEP4S52pUVB2__^fF+q93^L+m9E7IVe1;skNFI9IF?mxwFHHRAWh
zE5+U7_2R80*08%s^x-3tKPEmS9u!{{e<yxGBK{vp#Q#QeS0dc#$5=5@42ZqO0VLuN
zArZeo^6}zKu~=M4B78ZC@C}l$5-*p3v;1$A{0HJg@;@N|Lz4eiJR*J|{)t3>pOeTh
z0pG)9y^_Ts3IBm4{7;qqbg@vJBA!hm{COn8H%Y!uyhQ$2$bXOIH;8wM_liFwk=|n@
z(tA<zSH!o)_ry=d&&01u#CPL$TE<TyQNMr~6thKs@tFR@#nVZ|pFkphvE*lorDBD+
zOk6ImArXHQiTGDa-Ym9?d&M7$w~P0X7<0cDu{|^CVOwB`X=ey;!*tO+*N1$w<sKwX
z63-N8ie}%5@O(Uz<y|B$5toXMVw1Q-+$pw;H;K22cZ&S3D${>hd{lfwd`mncek6V>
zelC6`;;%oGUX0jX<U{?;Ctu|A>2!}3Cx}zU8KT+OBHVnrOGUHKg`D5)W;)FxUlyl(
zw|KL7t7!JS@ZT@@W8$wwz74|oFN(ht-xfa<`A!7G{fGEB(c=CUa<7;mCX2nqe&PV}
zWO14}Q#@N-AeM`Z#X7M;<fHS<f0KBrc)7Sk<a3k^*Dl^9@;OY(aZzZ<XEN#LbK_)+
z7!ZSEwm3u_CXN!vh!aFdzwAu8i^WA^rPwGoiI<3%iLK&Z@ow=x@nP{1@k#L+@dfc^
z@v!)=__6p$@e9#hPoO=#ydD6fMe0~G?IiXQgW^fz5RqS#VE9quSaE{Lx6J52Q(Pog
zij88ExK+GDyhhw5UN7zwZx`<p9}piB9}|Bin(H5w=Xtqb7vB>32_cqup;#d<5toZp
zRK##=MJkx0d#iYbc#XJAyixptc$avuxL-UVJ|#XYz9haT9uYqfKNZb&7VKZi{jKQd
z^%3m+01=rYQuPVld{UeoB%UIkCXN>i#TnupalW`vH0rsKUbWoj`VH=ta`Qbp=4Y<w
zz$@h5CSE7DiTlJ`#Jj|M#r@&|@hS0H@g?y!@on)v@e}c=_&4zz(a-Bfl#?HgBU8kH
z7!>)*68h(e!^P2JfjCJ#Q=BdGTPBQuo>(ScAl8bj#I@pP@e=V$u~}>t_liFhZx`<q
z9~8}XG0O3n+)s<oi7$(<i|>f<i_{`v>LFH&VX;nZ5Z8&D#P5q&ir0$fdK%@rLGGKy
z2gHZOXT?L}yW)r9SE9MzMta?`S7Uj5h$o3d#7W|r;!LqvTp*T;i^U7X262_RN!%h{
zDK?9(;$HD)@m6uactCtod`5gld_(+D{6zdh{95$!Iv(|p5qpY##cXkqI9xnMJVTr)
zP8ZGn2c$b+?uBB7XzoYAf4SU^;(GBS@iOr$@j9_h+$Y{5-X-2E?iUY;Pl?ZpFNv>-
zZ;S7VpNgM}e-pnE{n(SU{bI#rF-@cf75YyUr;0Pgv&3`73&dJ+g}7SWEM6jBDK?8Y
zh&PLOispU>%JHb&<~|18zmfX|@eT2?_<{JbXzo9-KD=HBr;0PgdEz<ZBC%4uSp2?t
zi+G3ll=!UpiFi~@*7bCnxJaZ9b(UwTSSPL$*NU6POT-_Fw~J4U&xs$4e-zDiI`Zkx
z>s@e!c&fNrq*fC8Un!dFZMb*Iy+_<9-XcCFJ}XlH2-7(#n(J%0&Gj{yr|Z*^;ym#j
zai4gLXs(YD&s-ma4@v%W@d@#1@sRji@pq!RZbp1+{$csP5xu<5ggaX7CYtMJ$a~4%
zPc+xbke?#=SkYWBLw=#$R0G0v*NNtO8175uzFgcP?iAa_o5b71JH`9OpNfx)Pl(To
zheRqeVL9Fu-xJOCHRPYk{a5iD(S<*D7%x^#6w}0>Vo=N$sUL~)#);F#S>i%*kx1=H
z4F6;CL2<wMOYtf3p!lNrmUu+`Sp1{-SMf{H*WJ!9Mobb@#Xe$CJV_iPjuc0Wlf|jx
z9C4nwP+TNdi#1}S*d%^Wyi~keY!O?<z2dFnkHq`L2gP5AzZ9Pl4~nmgZ;2m>AB%qx
zzYs0FL(cy4ig98$v6t9S93Y-7QZp9guM{_ko5k;oSBg8tonpIqlX$y$m-vYInD|@q
zRq;dd6Y)#&?_w1G$YuHB#O`7bv9FjR4iblor--MC<HbU;NSrO6FP4iJiYvs6#qW#T
z#cRbq;tk^6;(g*{;;+Qtim!@?#dpO|#G@j$ma#q3#6DtB93&1EM~J72<HbU;NSrO6
zEiMo%#3f>_ST9mz8q2d)q_#A=e<<E1-YY&VJ|a?+8pFRMek6V>{)hNCu}2R(d@u17
z@ig%)@m#S?tP-iEjrm<AUMoTgxsl%_{!n~Ed|LcK{8;=<{Hyq_=)oWQ%qLb%6a!*!
zF;g5U4iiU+)F8)n&KDPp7l;kwDsj7bt++?LLA*u0L%d)7sdzwqTzpnMB)%fPA-*U6
zUZi$AmN#7tirHe0I9x0eXNz0Jt>V>Ui`Xje6@Mt+F5V+PAU+~KCO$1bC;nD^ReVQ$
zU!-O})+a|CDUKG$iIc=>;!JUwxLmwS+%E1C_lWz%Tg1D>d&S4ZUy09&&x?n}cg4Sm
zUx@L&?D`~$0kOB3DGn5K#NpyBu|&L3Tp_L#H;I>umy6rQYsLG-2gR4f*Thf7&qQiP
zWPgkiCy0~9B5}4@E7ptK#2sRr*e?D|{Dt_W_>B01__FvP;@`vo{`g?|dW)IjKru%g
zF3u85#0$k0A~ilTy=TQY#KYnr#XpPgzIJ%Om?riV2Z=+))5US(OtDxj6RX5Vu}QpC
zyj*M*_liFfe=Hsl9~WN`Ul!jNKN9~Yej~>Bv+I{6_7}6nd~uXGS)3})7Z-|4#X6DN
zG}+!i7oQamiHF5^#XpOmi~jz0{8+K4*jF4X=85CPNn){hmRKcLi%sG>@pAEMaj$rz
zc$avuctCtyd_jC!d|&)X{G0fV7#~#oi~YqcF<%@dP8O$%^TmbYQn60lAZ`|~7F)#o
z#0SMk#V5q)#OKA=#5cwF#NUh5i^~2^5POP!#cXkqm?w@D3&io_nc{SDo_LP9R@^9F
zB3>qL7q1ofh&PD0h<At&h!2TRh);_jiJyvp6~7eSnRfmCVxrhx>>~!np<<p$^{{Ne
zV)0z@d~vaOf!H9f5;u#Nh<n5v#9PH5iI0eniPSC2{9h4&FaANKDp~r+i#g(Oake;D
zyii;r?htp1KNWu_QadfvPZ#@(St1qI(tnOPUtB0sS1tXwiqup~_a2c-Y3aU4{H6Gm
zNVT%`KP>)P{9L5!So$Z5X<|=tl6a=LSiC@N7OxQ>5g!wu7M~NT8kYGT72^il?r!2F
z@l275V;TN@u}Z8KFA^^nsWz73TgBVOyF@C9rT=r{AH_e5-A}Updx#^%Q^m8ybH%md
zM)4)_HSulnJ&~$tnSYAdOYA373oZSpi3`M1k-BK<-zZY`EZr^Qed2@S%i`<e7vk4q
z@00EL{l)QOp-64EOut?Hfq0up1-JBnMSM#<BKj@(N8!0c65)7|UNKt4?N=jr!r^k(
zxPu~wt8t^)hC{{CVu3hbEEK1RMdEC6t~g&@C@vB!#pPn7*d(qKH;G%st>P8pHgSiz
zQ`{|HFYXiX7Vi@u6!(h<#K*-a#b?BW;)~)d;v3?J;wR!!@h{>R;@6^i&YJz@vfG{C
z*kb>g=dQtYx%-GgF<TrY4i)pnk>Y5vKpZa?inGOIpL<y-`697W42#Re<zl1QB(4*;
zidTr+#2w;JakqHAxKF%Wyia^k+%Fyw9~Yk#pAip=FN%l7cf}9IPsA_8uf=1ZuSs&-
z{gW!Di+#jF;!rV9G|#i6KgY{mC_2yCq;fpqKZ0~;T;w*au4ybQw{jaA>urV|TO;3U
z%Qf#U<(4-zSh*DBe&^MM-1@3zxs_GrE0*9@uElkTVeDn)<@Hr7tq5Pd$rR}<t1qiv
zQiWtY<9}DOth%<!NfG6;ax3a;YWRjvM6AX2Wi<#ip?F4aSz}{;b@_@$B>SH~a7kyO
z8_YWvj5U%!5eJ&k92xj!IFIf8PB{AUz$pUXqWtIKh9b<d`9^-j%nN@WXTmsX8vzm@
zhWqNy;rLC0AO>c<JO)+R|C{2Lnt2n3>9JfTFisp;tzo!l5cv%_$FJ&`aBrcZVg@sY
zeK_ID;Ec?7XARC1nbhN8=jY_x2)7f5DSSBDvVyeeaQv3T9hu%OSKH?uriZ^%%{hnl
zxD>{T1FIDsg6a*Yvm*Sy2YY0C4<bE2PsQ}&VVv^qiiiWNHGc~BAIE9uYv31|Ubw}s
zC)2~!>PYWq*jc_j7#^RUV_DsB4s{Ot(cCRM;ap|7PwxbhAH)4jcE_s;;R+lF=!}=2
z!X8<^<tSegWGo;4PUtA#)3Bo%mILOv59x7CItTOQK}IyIbr|7-5aJf7c@K&CGJWQW
z^g53UTj{YQaMELwMuyvj^1bE+0-bQfMhqXGAM8AapE4>xZ{%tDr$U%##P;v-yu4AP
zMg@cUr;QkCOBTg$oLm&b$GkgIbwT}drwiYAtTkRfd#(?H_Lp?)=>2bo&JN8CO%5Ht
ze_PSbg)_GoZClmS%i1;3^}KcTmtSAi`s-dhLTy$>;j9*K){K@_ZLZ<FLr?YE)O^X*
zbNiJQUT)3YRkHnxP(@*n7JR(&kacv}H?!KT?6y#kwxT^dL$0jWkSD7+lrnx-==6h=
zLgPcd!-K=G28M*K@autZKmYr;uFT?zJ3>}g@{XjIw+oZ@Cbv%ujY^+20lhpp^Wa3p
zC=QPg9|~L$e!+ydvQn<=-qL+<N=G=?;6#MGCA>ZSi+~d*?Yh*K)V8$U2hz(X#9IqO
zl~$icGunEz?hcipHZSzr8R~DjvPuefg-Y6v6qZb$b#Qv9Et=(j;p?K--mcbAid9nB
z!@{kZ>=EHHDDmmxJe3$44|iDGtu~iQy&>#rel@T*?B4!*U`=>=n00cud5oWxd2iSU
z--p9q_&yZA+xU9heDeKsI10XBh5hjTGJMqd`rD$6Z_=oEE9unxCq8oMVByoDg&*{?
zDnccbX0`4J?Jlec%|cIjhPYm_jz)jIscmQUMcY{R+OIuXv-YmqbzkVR=$_+ev^8zt
z4aH0qg)4Vdv=r@5arLtHh2rze3yZhAUFC&k+h?|}Zr*{uTh=nY-=ZDm*VeQwYU>r=
z6>bT=5<WM)J2bOxQ)pMHsVzP@p~cD?*K$V7*p`Bp1)<ji<6B+`EGq2Y^6S9)A^-NI
z=FK6i<*|_e@F(AV%VS&#`nfGMJ=7;$(DrtqCt_z>=`E>v6eG_Xzl&{@-rBQmQ~Eg*
z{H;lQ$80YS^|<z|@U&3(J;mW(*USrT3q2q3ZvQMWe*10V8KF}2+K<BD2He;EF);DE
zmjm6edn-IWl!RaZ_OAkykb2+dJ}nbN-nKD2dzsYxwDvWrTUmpxel7i*KMwTRX&Ik>
zt^MVb(Hv|UV|^8H@0uTCiGr;eZQawSPp~q^?kwCsxg~4cnAXhZpjFV)t1Z>U&1}t5
z+#Wl#TLv_H+a`wWRI^(LbmTX%<s{_iq&l$mB>9}&JjmpiXZ^{H<Uy?`E59>#_S)VX
zZQG;OY8$d`F!HqX8{9fXadVo7n)*4Z4sFe`eKJ1|<Zd6<JQ(e2r<&V3Og_V#^UykD
zEdS2#ru2EO!%coYwg=FYNjuLC;UAH0<952+Mr^Z!sk`#G1ueEie(MN3h3r$B^Q}Jz
z#)rJSM(&``$hK4Lk(+&Lv%j@_+aPP=u2IHk)b3OFSUsyJSlOpFC!rRjtx3B^8=uj;
zPur7}nVmjk!j8~{wsF_EPM^^7PT|{y))4F9$M3IhyEg>ep(BTvwOJ?i4$lw08Q2x-
zg)uV1lx1@3{OiuyKEL%GQ}XV+Qn#mJ1WpT$K&`f#UhCa<?sW@V&TU;_huEHicEs4&
zH7yivU5?&yw~VkZGa&<Q3$Ht`Wnt@iCS>u>WGgD%%Q~awE9B^H_H7?wxm!nDQ$yB3
z*0uDS^RGR>t#o(q^r8thd#o1Mj&VDz9P7|khnMa4@2m_@2)!4`M9~>Gt*!Ffs+P*u
zDwA>&R@O`_X<Kr0LCgHm5NnRfJ*9Q=wM(`yZe3!+1TFveD3o-JH9d5)Nh5r%Z*TRr
z;nr&7pKSGlrgoMp6wX8$t?VJ_-#p8%v#afb9ZOp>tqa<gs(kJi56b7t8Fz5m?&Mwj
z!nNC3y1M2e*8Gs2e{E}>-K)W<)`I5c+b-NbJv7D&T6XTsTQ9VIPx7^nZEn~;DU@&g
z>aSz{>RTI(Z}HAEnm31sSk`v@XSOrbl-twRc-@MY#<mq^WQ=PrXe)1BV5KY?+csk-
zIQxvYid_q=xJBdI@H>0u&P8ooLgj_!+lyP1MkM7IZ!c>tD_qo4(cCi8I{3(Y9&6UF
zi(0S1N@uTfE!IUXo~%u+y~d|*w+=mexM<I+U3Y{o+PxL)TSXt9mv)3I3kUbLT5hu1
z(z~~KTv)YQy)EU1&7oOs{%u%;`Xx2HTl{Thds=ap*%_L-dq_AF>v>jqkk<1v(c_zX
zuAX3JT@XIA`B0!d9BK*cY!hld({7in+rm@fcVl=;%PsPo(mGXs(^@_bPsd7rB>WE2
z{Lrl9(^{t+Usu+GiMvDZ6qbaxhLTQ68fgvr`5|v>SsT~g)=*L#9-bO94ria<;o{J%
zfs)V^*t#PX%cNput-WSV%bMM5_izTeTW<+jg9ja)9U32=8hR`+J2WvoB{UW1$ES2|
zTz}2FmUX+=cZ7BgPCi&1+J=?YK0A`^Q7dcXH5*zsv~4uKwly><bZ&^fHlwXO&XE?*
ziDfO`5mrkpdS%fEGg?#IBF{ZVt(#E(Hj8~!g#Ky8S+p&*0B6vhA?wh9w|UkqYM;6H
z^l&~}dPI11$C)!`NA&jSwiuJ^+Hf4&tRWnWvtNC<$&@R$EzVwHG9L~n!1vy8Jbdp7
zKWKd8+Y;paRk#~`{~S()?`PpJjBjFFH{<IX%QI)vC@bgZhbD#kx{BI%;Y@aG;qFis
zdf{B`MRtY?4h}(^yc%G;v$Y4A6r8=toE@`U4j0beJEwhO$6h4s;056@_94@-A9=z2
z+U+>+y16ZL_s;7G$=%2_wD@fiyOFc6JFDfawzEy?;;k92v(S3nk#JX4)aD&g)MAg4
zBZUjN8Xi37gNw7;tUZMV`?ulzdt>PK(9xfTrfdmawX>pdOK3s5y&o%To4IplOPsX|
zJF^87i?$_OGg`j=Jol?jZCp`De6XplXm6X<inWsaoLOx<L#xnBB{);hY->eto!ZwL
za>~I|t&-5}koPyeu_Jp``=^rD1Pc!}4jyojehb3&@M*v(vv+J(R_|+iwe;HEd(XKc
zj!JyAaBvbv*>>!2UI-M2ei3lS*y-1dX&KXYx~X>@b|Mo)9ARfzyF-TyXHEXup>mA0
z*3hP|W2>#Cu&AYkbvStF{WTw;mV0)Etn3Wf%38j7kF{$)RQo~E9xMB4tgHvW{5$p=
z=GjNHz4f|22IF(E+r~A|cMiA9KO8sq+^*=oxMkpW`)<Wn-tCU!L;RjH1b5F!pF?<k
z_rk|>2Sd&3S!qO3v*7a7F~*YgRTM@0%-bi?QSrE1@Opjx0*c!kRR}-NN(LU9GMV<D
zVI%IzOPx>q3Iz3xPFZT=dsj1;i}B;l?8&PWpZ6es{Z}Kh%Tt3=`GzL4K%VF5S#Ru7
zb@269xdK-}7VY)@z|$A$$JC+DzFXoyg)rt>r0Bafg>ox44?j7u#WB3cijVf)6f+O*
z1m42&-5hl>#O^FB;nygc?>668#_6>@r!bM*@fkP7TFk`n>iu*0C3=0{6_BA3`HoRH
z+C4|%AJxM&RMHUyN{<>A%`Xom+=n1h!&7KS9?7Lkt*CtE=uOB%MWXWK>;gn5`~n$9
z<)_-t_=M4nn%~=YCMB0PSy3b6%<EZMsc0y^Fcy0eeqs>L)D0J9g-9_w>eT4HkR_~V
z0;k2;30MhlB5c$cIlT!_(0RI?(Fs&F8&x1@e8OUuWvrY@2_MjThMcJhw=?cIInxua
zU`FHR?2`~;;0baDt?u2>AknU<Y0;msR41cXqo&8w&Q{-m5=Rxq(1}x>E8%Q<&omW-
z+nvDoJEG>ujSt_))*x>-ys2`3tNRVeZJR6Vyyz*Yf!*Hccc-1Hw;^Cuso!n_Z^BC`
zNmN;kc~>hdnvcv{QRV&ESe`80Q1p43a4dBr(I^L>m+x?;xRMT|sL@d?qNyz@;Whk3
ztxTq!87*QlS2-CWC62lz-lPjh-5(u?n8~Hft*8gOD?)N<y%qHnXCx$-uCk&Ylq)*n
zT$bynF{c9VtoVd9w&z1~CMK7bFSeo{PUetwXC)<YdPMD4-1LOk>3qzzk~^zU!dg0i
z+4nXS&z%)axROczs_$=&GdtlKmip<0FO73h!fw{-*D-0hW#P^mnq0b~+=_Zm8Rfx=
z3j9VD7!4<Ca8UUcBphK<FC_OiamOb#()nWY5aXPbT)GTNy{x1P6HZ~LzoxiF3Fonw
zUXNw(xU*&_@D;77H@go;Aa~Z>gsBYtPJ9{q-JLZ*p`JB*H<2^gowYFGdS>*V23sXm
zMqCVkMolw694%>e{GlBE!mPW|tH)Tx9OR8!<c?<R1h^tamAh3aD{v<pV~IP?yf~BP
z4Lm{rCGJ$)9UXX{88317v)%E5YgvhEcQo@szXYo2zQ7&*1n!c!vr+?>GJK7beqJDh
z?pk*b^Fl_}$iPj^Z@J??I?$V~Q16cY)Wk0c+>c5`t#E5886R*n{gqDm!oUl3uX6mS
z1P(L3CU>g&07O<%pf~CqwbltgJ8&)C>)bJH95i#F2i@)Ns2fav^8=h$Q8&3$IF&qE
zPr3tqGcszQyF2HIC+it^AdZ4t-0^<gqw{3F;S2noN&Lv2GzGox$vW%{>}MKxxnsMV
z5TE$a{+tSSC;bKu5Yb7-c`+Iffq0YO=e-*NQeE#r!T}l)lp?1;UpIjmkHfYz5aL@9
znAM-7&`f45ADow`J8qQjOg3A8SFfF@Ogdkli;v23MPG^#0kd`wa3#}$IUb-cyQqOK
zjSz2O1?zv3OCuy2IkMtDFOyII5>-fy8t00Bo=LGPQR7|R>0nYHG3o@z?GL=pq$j$%
zpMlb0%3HCtyo10hcF%)Ro7_<Y(KUfJOlq?`oo6#9#TWUazUS_4_oFwE#R_e4Co!-)
zD?0Ek``}`CfTsy}R(9ZiW_^jf8=K6XH6_3gr9@ro9=gG}X9tFWQCr=;T1-*r2mZ+P
zzVGf~Pq=V^FA7Fo=D3#!u-&zyE_d8bfg!BQ74D=_$e$~EU^D|<=}rn6!B$t`Ifl5(
zE`cZOdRO2ghPc{J!jrYn6-Z+lw>g44Tmfn)iE4HP_qhUo)@r*W*zXFw$q+4$;Bi;r
zJcig|&qoYbmlex1HA`jMw5RQ6p^Q7qcAw?A16I$YQM=qx7eNr<={st-yEh$d^Vir0
zd)(>f<*ckGE0(J|9VV&1RxCS*6G`q~N24~lJx@T;o2yRLHSRceZf~l$joRyuW3G1o
zFFBFYE&neN)aCP1)W^kTz>IDTuy<hhd0D7FE>1pYF2uv`^L`26SdPI=I86cER^Ja;
zgIrI5E1%2N_eD0&Fb}>AO{d%IeFgsRXfIXX_xl5cKG(@8QuJoGe+^RU|0jgs800&{
zRuIN=1<iZiR^I{eh`!RDH4~v+uBbB*HRftp3U2UP-M$YQMj9kLTq(Ch;`37E^InVJ
z4A)PX_XK>M8^@E7@Ni|$L4vM{$#+6934+sLG9O32u1Ve7Vc!9B8D(cPT%if~7Tmw3
zjC0#H*@WZk`Ga7xE@LjCWb+zWvz0v-#c@qZV)EQOaY$rOq-?5@{SNLIC|ge1v?NAb
z2x~UXfaOh=Yq|+G7nvVKp$05pZMlk!Xf^(z@WEt{XTfF|*_?RGIu&L>!-^WqHPbZ6
z2wd_;!DL_09A>7nMW*9V1imkneY27EqU;N}-=*v}BMVY?H8w1(VY2TsvVoNGyAr)&
z1~lbau309FAH&JlTLv@@hbV=i`0r7Fm;p`s5CtgO2Pc*03}_kwQE!R@__KiTZ4AH{
zFI}_xQ?wsWz5<cGmVGeWwC$!8ylw-N&3D*cv-`1MZiIU;W&D1XYxZEuUW5Blm;o19
zt~n;=%2dl*4l`gWBxwu-MHJTUkYvBYD$Pl!jE_pE!DN@Q@8<NU>}|MzL)i{CZ?Q?O
z1pjHyff>MWb-GHDTM(`u?qx6tl<XRim=fnn?43BzpX@4jC1Gs4v#q$eGa$s;)Wh;5
zj)^-x?zFh6D5O_D?8a^gM43MYK?=};Q3~s`!$t>OadCE3C=sw?61t=m>vBy^p*$|b
znwl~!4yTlqF5wd*!;eNICo)4!n1Kk7U1N&NlNgykF7G_iPDvTQy9wdzEI~?|brOo1
zn&vtw-p)JCXVU7?5fVjbnF7k&)P!lJcjTrJJylpad#SE+_Ku8?^@lk!-M%C3HZbXq
zi)W+tgQ}0jGve5kD5>K2AB1pyF#dzaf?8+fy2iyjJ#kWeva7pmy#HFhMwsb~XjixY
zC;SvxRu>t{pRJ5dH!9Eo$T}KKG7bszr<U7VZ-@-Q^{FH#3+?<?i&=_1*7^rA&W?BF
zLFlq(6SrZZ^;&;+&2Fdd4j6b4eCHOrBfnTr3zs%K)G^6Hi3txo!8yc87-*3sM#Ffl
z3pbjinLOmgbH-W>-{Tw{_s|?qFga?q+z?sNVw2jVNWys0;*_qKldSXbI<?P+3|jaI
zCAn`S%V8I(xU)!eSh5%Gr1x!fQo>S-==Ko=n1))f5Hrm*64U5XCZ>Ww#7;Dx33LZ6
zEUR(Y>9NbOXqY32U#4T~MN5}1xW|sTX#*_}!Jsh-CAf)OA9G;s;^8ty#=nU;Y)MBY
z<U9sgAk81CZmZca7jCo~Q3-=mZP`Ezl>$R6DZvx2%UVbzap|+pBF@DSN9cnaXyK>s
zsN%Bu>-GN3cDgQrfj&;ShiBJYneB8pb;w5aql|9u5#vp`5&e)DVpFmX2E&8k*Aq-W
zcfj(Y?bxz`mQm;y6p`3$H|UlPwD7%jREbbSZ`nYLdG8$6CVy^+A-D-K)uv^;Y4Z8R
z4r47LZZy_~1bf$nriGn^mT~&Z$erGbROyOtvJW<&%k72=WG~tn>o>);csxEIZcAaF
zQDZR=6M!w>5uTS(N{3Nk_wWqX;qQ2w1dYE5ZL5wCL7)!)V*N5WY8k?sM_do%u~vB7
zX?fCiM7PuOzU_!_=iVn9237oGJuNgC369lct@O4>IHDsR@y5Z&n-DCiotE3|=mZCo
zNtTv$m?*3H$qmr?&`w9FQxM%w$NWw~d^;WI!*qkzWvn3nK8%@}72i&w?Lmq0T5UNV
zn@tRQKxX{1lG-V3?eOS`k=jn-9UUGWG1A*9T!U`vX3E<Uqfa}9Ta3psrK0dM7*u!L
z23kg<!%^LBrn+?S+mjMRx6@IKfu3kJ-?Gs^GTW|Pdiz$$w!>hM6Ph7UZr}|03k;Hf
zW&<rW=wruf`Z&T7-5%kHH;(1lj3Zc5J1v`F5S`d;tR=)&V?CF60LFthXs6{}+Y#MP
zOEe}WeB#^tz|s!}WhH_}-u&cRTC}b{vw;>G1R~CdF(ZN&8kcppWA#|8yzLQ==tu|p
z9id+{(N`t4({j{~{sr)*v7SQ=HFJKox1APV(s-=Z(e1P}+K%}4t*~4MgEA3XNxoRm
zwO&ic7wc*1V-|t4h@i2aO-zHqXpe5EWtr`WZ|4;XPZXFrM60ou5Z^gtU}khoXik>S
zX^tg=%Y@f!FC(4Hg11Y!PC1vDi1=DVoD+s|+NYBu<arkJwMvLe81%#S>pItq`JL-U
zQ{;Nl6uDkBb*>laIcHUfvzqYeP$t$7f1i%kApt@ofe&W96P98pY*y!5(j|1~s?tSl
zuP;A9m6@TFb~{&^hu99**#s93RBh7+X9aOt=WxB?DuA)z?N|=Xz;KoTIO02|Jse3L
zQytNr$&Is_JzKFJWwvvcYs!BSIpx1NcFI%GIpwhiP=I0BIj1*u%;^NP*kO|U`>eou
z)S1Oth>#~F#s|&W)x!yoY`S`M#OPcD?4&wkbgl;p)(WmJSZPi5xHfPlh&EaCq)wN;
zM4Z#PM4&-Cmk7+X&Lsj3$|ZvH*7S!nwN*t9mQ_gA5!>a0#B?mG*ww>G;fpGE_2`Jv
zxkRXn$^mBpXSqnQR@vjmu43oXF|Tv!z{#?6=~xlDbgZzK4y_lPHbkr!n>KL0@R~_~
zF2RMute>4L#+t|#1M4SOj4gHy;vo|Q1*3&)2F5dHY2=}uVWjAod95?<_3LQig4^9{
z-nY@8#V3M1`Pp{0Bi7_11mSXM*5qT>#hs2kVh?=%x?>hMZJNGV?`)dPs={s4eWnT}
zgjT@o*F}~b>lU0egxDdlrTlG$c@hTALA-0MbBXtjbxthea&>WAdF^{adjm3u`$$d(
ziurx2Z7|q!6MobhXFq~xGf3GE999hc3TU5O=J56<PaVjcs5jQR1WzW2=bR-NkEe;j
zrqXi=o*j@0QEaRw#09pL;Hd*iI9pF9;dDLisGK=ETE-FB^s<M!#4)V1)S>YoTt5)Q
zWDvKHRta$@mMJ5r<slfziMiN<7&$GKFpv|Ajdc#eU5W`p%V)M@_c~g<Xjqh;;5Nnt
za>|D?9ebRpu>03vg%a|<B{C-t+J)V}o|aea!V*n(=KI&vvIPd=3EoaY=KI&v5`;ma
z2o-AodZ#2v`@6@9igjT9mk7_hyU2$45(e2o4vXK;o=7s*VqzzZ2|^41vPM)Q*Dm3K
z^|Xw!OGv1M2RcfKl)E0sEgeQwJwk4>3-tJUS_Ycj<`JWebuRG)3<~u4dRpEz@?v7P
zU7*L;)521q$+~2$TLScOxzf>_ePD3OM(~C!E`JD~PqEn{UWRdFvq+j-W7b(jI}9$N
ziNnUaAQ$;>fI+zqujL(hJO2d{`SbFL`x_Xy*SRV{?i}JgS(~V|DAQ<?=^77O&bJ*~
z*U`dEP++3Fsq5Ly($1C}p^k%*%;BAa1eu%PzF3Klm|R=e@yb9s$4BJ6bsclIGdr75
z4o+q$+>`tl)Epi(mQzO~@N$0=hQZ}PmunhsFW7uub0J|NU0z9GH6kX%pp51UV;}6C
zr05Xh_nltRBT?ToOx25t3C22`VBxwHjJ;?%n@@X5*20WM$m_HNvS)c$!?<yAM%rUx
zF2SyW*z0VpV2|!>wAH53SS_RyQ9JC2SkGuvg>wkj5QRIqHlnI#XT@sYX2Q)S?l;!r
zh+3QN7F)pXgSl#TgAjfzVKAVaOM6(I5L{{*f@gT#MVZ1AAJ1L1J7G{g=jc3XK@yQN
zGvEmY#ow`k7W?vK0r7Vj<Vb8Yr;r5%jmKK+YNv(gT?|=f&U1rF#W_hp9&w`G5pgf6
z*g1EY@J<oYrbr-&-)tB^6l^qD*rLPEn_$s!b9>Oo+>$%qT|Hhwur!?q?VO{=z}`7b
zIzu`Qqu3?|rNQfs<&0*P5ZjFP9AY;NHr}pwS{}FM#FH>SjI-gn9rrEV*6{X3B$#ee
zE+M!9V5s~7=45y-x(QhjD^Xaq$usL|*$e|Y!A-r9a~SdiuaFa*$dKOw#e0}IW^~OX
zIIAK5dIK#SZrI3wy}^%S(ZR9CVsXd8uVT8aa|v!dunlyX9SC>SkaO>RnX#4-_rM_C
zt?Ouc)X0m8!?yh3T3WcPMt%p^GCyaF&HRcnkhpO{;fa@wbsoWO46gTGW<T?;E$4>!
zYhx`T`k0Y6pBMz=v6@`%wD9whE^9u)ZI2IETgcYAhGw?h>kKmcmtrF1j8pD*xUXRt
zj@f-MC>p_Wi$tAa3Mo3)93HN`@Z-}z_JPhchcl^|9Pd-vmwD$9-2QOu<J>#M94+Gg
zLT+x+od0OzMNBa6-<ZmF6z)WmjU{H7&XVJeniCyQt7yClkD>4+45mBrqOmR{xHUx?
zcdp|cf5Q}^c?$U^3>t>8OV&KaneIr?S+OFQBYSe^p*T^P%)_&X_vzR;#v?74dG&_g
zY(lPU`(bD&nZ3t~`L-iU9}|#u!$i=*1u*i6bT7yMfF3J{UE%sFF#-9RsgE{r{SyUd
zR>hcw%j@fw;3c{sHL^7X2Q`fzb@IX`wJU;+b#==cf_URESXEPARase8xo~ul3Jh~D
z9GO#7c0pbJLU`uX*40+!RF#!iFT`JO%T`oYEvzZ42=mRo{~KvHtcEtdf2+(;Nw;uG
zMa3~?ADx?@JKU+kznQ~vTg9?_VyfLnP@z>{Q(941kJlfe!LM|2Swmy#g(HUN;?GM9
z>f)*vmqC?YsZm#!8^%bHUcN>+Fg>ZU&bD;~ffSni5D{{W8lwr#4pLLr7={h2BlDCC
zLm&6XEgw?G*m=To`CXf-t~SLNlj8HFKrd_zen?Ni=kj~%T+r>A4Ar7O|BSS>^faUA
zG^(#JHftJHg?h4rRK1)5eZpz5d6q(fsH_*z)&u%@sYV(OX5vY786B!FxW@LRiqQpq
zk^X9gI;n%OWKvHv6~q=vJ#4n`WPgfpV9<ARP`~NMV*f&OYxZbg^myNpKEAlYz9HGZ
zI3@u2J<!Y?<<CEE^ju$dj&BGw(4II7(npT=FLGCS=ygWoz8<D<Q1=Qov_2@@j`h2~
z51puIQj0TG9s8g++twIc$f^uaQ=Re|Z9b|@J<e1D9PH7fhcDglS>a;cIx@4XYG;`~
z%a`5Xm!84Wz;bd1Lk^kh%brQ$zv>ldbi<;7<2*G%6n0oaF8eZhb6Og;EBj5;FOZh%
zGfXXGJg-;<o(DGO=6asCg0z6q-4VGbwb_2Pf$4;y4AvE7owjcbVhowllGhJ{3|}|&
zUo2Jg4)etfhYIDUf}H;SeX-XWPqZAE<%bg5WY1}68>8pk@0kuwxVR3%0|NL-<xdaa
zSOVb(k-4@rXuE<G1-ptI*D(4mmge>%I!t<YqQ+@!VfTAh8intfl=bu3D&nEl*Vb;|
z6tpFSlu))E(=Jnz0@bSs9_U!Nqd{UP)XVW|ME^6c-%f$n9wsegQzbpiU3LN^?dT(I
zdA3qr?4*jZU`pWWNY#}7*b3T7n-W1MwM%h&<th()E5(6MMyAw#9G6|0l}>JG71Ifx
zMe2qEpIX@#Crz^>I=y4Na_vC#71s%LOx)sWb}&zFt^yVx)7MVgi7dAVE0o=ynYP^T
znQgi;XeU!}Om6?FBK@ZV{eyCwl4%5Ed9Viw%4L^D)lqXyJEnlgB<r-&zg8qu0B6i+
z+TDzqV~>^D&ftXNc)P!5AGd|o{_6Daw5L64Op;2cqu0$~aJtW_f!zP4KxS2__L*w+
zwbzI&=AUbRd<he|_Vi12)WfG@vEV|1q6aYm7W;-3_{J9b68quAa|XRo77VijU*a@J
z5=1|kaQQ{PVf}phnf%2xjzRzB`!PKbd2Alyp{Y<^bRLw?doG-YQyjFGLnS>IJt*0(
zHu~x90x(TxgDU4CK9zf8Fd%n30hOs!>>Gs6N9cTp<}Y$GWzO^sV(+2fSR?(i4AjYe
zf-($`Yy`V0RQO?-foP1OrZ^_yT$B=3D>^nilpfi^3yq?Jpe>vtaDt)?YDH+4$9b-Y
zuP*{57!~aJjq+!v9xKT>p@gUI4F5ELR+=BDR?n9k3Lx-Y>MBS>nsJ`LZa{<LlykLf
zo6b=7CLv~`r^mF$#hwf1bJr0IrRzAuu96K2oF7c<fx0I8;!XoRu?4BAslHzR1U3qm
z<ss+|=XYR^FDKVGFwfTu=h^=Jg)c0Fj0M4Ra(n}e{+aKv&bS>Z=bY|~or&IRm}bi7
z&*qqd)0{NBH=3bq#*uG`KgB5#N@tg`<9FcczMKMI!kJm9NjAqDbh^ht;e0QgWQXLk
zI)j3_->K3+is6JFIMt-g36afyOtJeBWwHCwG<lq79!?Y<G)nA1a1BeJrLCbq1Kq@a
zn{M`pf3)sMLt17QqDN2z{9^M51@q{WEN+ZEi>5hSqw(5ntTtU9SMdM$#wdEGFRl*?
zX1XQLv&<f8Jr_e1xf{)j*iK@*HZYf)Hk^c`$3^TzhxmqMMeIY-Ls96V&TTBC6!@~I
znjPrz1E-@qPd15T+lTaz-G0XUQ+;v$e6g9n<bDyGP;NGT(d-4Ef0*eO+Qy+9JlKi4
zJmbv#X<N4~EiEObhcB5SaW2P3R=>F>g;;+#Y$&oYP(6*)Jn`7s$9djx7fcJH%l2$o
zjA8pRt{r0hGcZ;&G(tOOkv(P;2KxqKeD*h^sdJcOY%}~Zf$b=qdl;xgd^uUZ1TKn^
z<C_t&U$G-9yge1nfJG;9W1e7`XNGDNE?cl7;X<Iym0Q4F?(jx4AUO($VH9F)vSP8Q
z7B=L$sM{Osb0Ik5DhPUhx4wW<E+Y8U1fCpnxjM9)H`OhNV)W9w+S00~>c-Nt`Xvoi
zc23Rij;{0ik)x?WeIhle8-?J|{!MMuT~t)#wV1_5FEuo|moW|MMjw$+)znq>^|f_I
z#k{RrzP_pq3e}+qzEfZPq%jNUHB{9%EUZ{oR#R4=H+<pZy85Lf7EYQ`GPR`i6q^eR
zOJ*;eU0-)WRYhaN!ZRmLGFO#QfezK!%j+6!71_wSqONXfHMEaUtX{&`_|BX;FF0xV
zsX=p%Z0-OI&mTS_I0)CSRZswba&Q5zr*lT<l;aCN72zO0{8QafT~`~-A9ZTpsUyz|
z=G0UyUojRJyZD4qPE8)%jo}qF<sfv{mo?_#-oe<0y2XtUl+{;+$Ko<|<*0_7nqbb7
z%2j3ci*xdWIkQFta~9Xu<=`_w)fI@cth%hBx^@YKi&xZEG$Om42Gj~{fQ+9l>Tuf%
z<5yLdt)_zT2CArE(b2TjB_FQC>r17m^$Jwh6v>WKQ;qJ5)Y4vyPar`@II3BR9#vv^
zjnAljH$Po_w5$Oos;M%4U0T`@np!j&L!+|6T0XUQIDhhyku5Ei+IMtAbrVL@;>8VB
z?D?9i`XyDh6|1e~v(QZ__NbBUCKem@wJsbr!f~!P73Aa37&w(ySp^>4#?Ns6<nw0)
zbe!{}P8c{1^^J9_DjJ;eS-P@p*$VXc@>6hg#k2wjFvB3E6Q-uTbFfu}ji!2(p~hqi
z9rvZ|1~Vp^vJ(lnHZUjhbnl}C?OahcEL6R$v8o=O7gEnP3_Ib?5X=SK>M&JYRS`zb
z>dG6ea>`1e!hLwBHNVq}dR8o}Ye0QU8!D?St81%KXWScMZ!RgTsVOs45H`-q37nIi
z{m0>6T8=@D8G&0U%c>jLUK}!|rSppFYL|fOsfLx+n1rh;OfxwZ<~=k7slddj#Vc|O
zT)Gl76GPK9J*O}#w7jGqePcSZx}g%;P%y##PP9tH&YWjQ*Dxkm1Jn1Wu#WEfqFIxs
zm(E2o>Z=>8EX?GIPTN?ecH>(OVNARrD`sMv8kRO-7^ByauKB`ODe4g}NAoPJE63Ut
zIp$e_)m5gyRq^VoD%27Alr8HV-79KWG*qEIYO7YE`Bye#u%NbOO&sl|%SMeXvnN6M
zvZZE?!>uljTa%KeP?y<*pp)1ewWiNkq1=dpUwcWcY^W;@V;-Wpmlv{=SfHgQ>n<y+
zhHA%zKmJHV&8r&G5>;$=v|J@>Qrf_T&?KB0PN#QtWNCx#!Ox}DEiGM!`*-Z!$iZ(~
zhy$tCoD<mGRh2=zK<4(Gx~5C55!&4JWB077vYdX#dcgLoHAS-9+AKp>DPk|Ls;FLE
zT~%rKNtOK}Hv24s1*W>8v;rTC!g9g>;o7BTzzL3Y;fJ=v95L0ettnfE!Xs^FXW=|C
zCOC*Efw|_6FitGN3AigfS$BnlIHOclH8j-KHv~uLbh$x%@_+T5!AF*%?-~cL-q$6@
zC*TWCod@rIPe@GN;=9;;iRV)HRj$d2*;`}2AAMQW<^G9@4|?$;K5lmMp0wr4fYmpu
zBxeS+DM!tSadr2my3$+$Pr9q8tCy>vx&PUjGVl9$9$xED-*&oqk3G_t?yk}C4@zWk
zxV-p!N#x<>ca$Q&Q)c_~FJ1ev{U7hR*WY>npZ*^Fbr^Yg@YiAFfj<!<od}P2Dk2V#
zg_kWN4iBEJjXXT&i(Z`)4;7C@93JyGMyJ4ouZjgbo#xev9Jtv^?4$0y6Mg&{ha275
zjaD}2ndzv~WmsiT5Z2-|`LTF0=uYu@F%KD0UMwybuM$_HUFrX#_^B9;ZlZj!SSa#E
zZ_1lQ>fxlDdN;}E#1F+JRL`U%7K-PKyTzZ2ABsJ2FP`xxii^cd#Cyc|MLyrd@R=eX
zAfOw6HW~I2sYj6Vv&7xv)8b!5>Z514D@5v_r~64U7Q=|{0&$Vp9eql9o;Y9RsHEOu
z&RKVo{arYc-<%_Rl8JaZi^Px{D)|U;j5t9IiE~B%(Z_U_h|9z^;zi=s;tuh8@ec7J
z@e%Qm__BCJ{G({}{<1z8Pt5;RF(jTPmWxf|W|8BN@!G@(#b1dpiLn@$3>Odwil>O?
zJD%__k-J>HP~0S5EgJo|2>&Cw_lwVnZ;0QBe0iJs_YzMQM~h3uM)7;%E|IT4GX7iQ
zH)1@-JLP<Rog6HlCQcFg3;_LG#2<?X#NUW-ihmHl7WteN<MWvma-LWvt`IL4uMuw+
z`S1$k{Zjm`_@4M5q7MU|;nKtbqS1%S{N<h}@(o&sUnOo8cZo*dC;X>kUNYR-;u3L{
zxI?^A<Rc0U&*u}!KZxIm37E%}_Z4%*vEmHzJh4VxFJ39`74H%ch(>QF(tk(pKZ{<h
z6U;YFEE6vj?+||~zAR>89bvqDagxZ#7$`S-BEfRG!(y%2D6SPR6L*Ubh(9OMmye21
zkXW>yk^jqbzb+n@{A0QQDE>wAZ{_x2?PEI8B+8j0cR=hT`4DlG<YUBfl24O+rdT5R
z`Er+w7m7yjBl6uM_g2y9dqg>Q%Dr2>L%dtOpG3F=az8FUCHaeTzasul@(<<yMEsNF
zU(3xC0o$XSm?CD11I1Is)5Ixak+?uC6^(vKl($aq2C<2R{Cjd=DqbP^b#k|fw~9X!
z9~K`GA19ICZ{&VKd`0pja(^Hi{gVj)x!hlgaoBE|b`Wt|G2;)*mLY-}BB~)@*5vp!
z&wqf~at{(GiD!y4MLs#lcnifv;u3MG*eEuM<~)gbJLTpBC`{)j@ivkBF3Nu*J}f>e
zJ|Vs(9uYqhKNUY0zY@*)73s$CJP39ddx(5-pYl=SSaE_lO`Iv3&r%@#IdU%&E5(b%
zi^XHV7rsmKJtE(6Vg9#?KNjy7e=a^M@{0is|F-y%_^J50_?778`4{1%#cpDXxKLaq
z^4U~|UnVw)t3<O8fImKsWWrr8ntcJ}{45RQn}<We8|3Dv1}MK%yhl7BJ}z<}&2X=X
zABvxde;3_6|07(Cm>~8L%{~MES#qBw=8E~^>EbvsBu*1c#Iwaxu|m8+tQA*@{C)w;
zw^`)33+TR5<aZ0`=67I7ehZ1bS-e%eTjcct{eLF@Lgc3*D4#EuiB;k<ak<DZpfUV<
z@e+}bMpAC}N8ojGUoY+xkJWq6_tqJYpWY#VDLy4WFTNzcB_0t!5<e9`7rzqufH2dI
z7ki3*#la#U;bgc;;+f(?agn$}TrFNDZWn(j-Yy;x9~WO0e<$+#iTQpcelC6`Msptq
zd%PGFv&A9eFmbe4Ae#Li;!l;EkMc9Ux#D?ZnaEeP>0c|FeIeXy<=!HieIn#n%iSWj
zihISI#aqRDM1IDH`8*;%CO#t`6kitk-6V#8SLB0{bpJ{G5Akb}*PZl_5fj8zF<s0M
z2Z*_1zQ_;LFr9JY6tPGw5zW3B;m()4TwE&FiA~}<@nZ4&B40XUer7)n?veWj@iy^J
z@qY2A;sNn-@mcYZ_?q~p_@4NC@u<k_aF&DLi6PCt8{8uIR<T*UM%*o4FWxHtNPIwi
zNPJBEmH3?aym&<XK;)D0EDs-xCzH892hDyS<U`4H^Tj-JoH$9GE6x`kefJe|FB6xG
zj=uY~a&Hm&1{~8jpHu>`k$bOrqj<Y`m-vAAkob&vP<&PVo%oT+?<q0Auf%V~c<%2Z
zPZE#Sd(ZnI^dBis6=#U%dIkQA<u=zRaBq}*hsc-tn9l8@qo4j~a{of)JvD|i*DK&}
z<$hIsM|@v2*DDD3XSu%?d0UX_nCleKT&I9TCC?Kli;g~ea~*<k<~jsiCI7YJRpNGW
zm$*m#fq0vEulN(uT!$cCa~%RcEBPVuHStaHJ@NPAXX0PQZ$%IH<47-FOcDcPZ!udO
zB=Vb0jOXa9Unut?v0AJVFBToW_1om$A?^`x5RcVsf4}5E6(1F!5FLH@hva@ud{Z>n
zBPj33a(^cNRpj@kSf5kHGsKDFRB?tlSDY^{5-Y`}Vx723Tq|xCFA=X4o5h{tZgHP@
zi+GoKulSJobMcqrQ{qAKMez;su=s)avG|$zSMeLsg?p83r)V)=Oc4WOe=$qsx4Rf`
zmUy<fK&%wQVx8C^t`j$jmx`B*JH(x0yLgj$n|P=A6Y*j3aq&s<H{uH-zca@2e=T}(
zuhz7Km@KA=eZ-)6vX~=|6i15_#K~fjI9ohNJWs3?!y><V#`3g?ZDPB4i+G24ulN)3
zfcUuhYw<VYOX6$d5%B}@Q}HwLEAd;=j|+L0FIMFD*ytWEo+geJ3&kno9C4nwP+TM~
z5toXMVw1R0{GND)xJ~58;8>pf#r@&|@mJ!n#plJB#5cuv#NUg55dR{6A$}`*@M$^b
z8!sk_{1P4IBg8S{8RD7Zbg@J{TU;boiZ$YeVw1Q|{GNEJxKF%Ayia^k{Dt^S@mcYZ
z_?q~p_@4NC@u>J0k>Au~eS3?;#1Z0Hae_ESEE4C73&jd?iP#{n5;usO#qWz(iu|A-
z%X2{dmH2D%1@UF^P4OM^Bk@!5ui}@Y8-E`%eSAC5FhNWfdyD<Wf#P6sgm|hrNjy`W
zDHe<8i06sbVvWd;6|y{A#LLC2#T&&Rh<A$ji2R5l<G(4sC;ndiO#G|(jfhtaOuT3@
zUQ7`KVo=N$hls<((PDu(Njy`WEzT7eh@~PwxybUb5ib!h6L*TcMShTx;eBGfm?Q?o
z-eR^mNE{}P5YG@NiqpiI;ym#ju~H0+bz+0KPTVA3Dqb$`5O<30;!WZm;@#p;#D~Sl
z#V5tzim!@qi|>h_h)2c0iQkCc9vTN?H!(%*BL>Bj#3ABHakMyDoGQ){=ZOo&MdA{1
zsn{qsi5tc5iI<62iPwm`#2dvQh(8j4EbbQ%h);^oh%bmQi-*N`#ZSbe;^*R5qB~%>
zr(fj9LOEVXh^LF=#E>{mEEdla&lk(ZrDC19Qd}cmBwj3DA#M|Qio3;|#aqR@#rwql
zBD4{idhkQ1tj~MmC*o1@bMY(DjXw|=-Y<3&Q^ek4e{rBVSj-nkiDShHB0sXq^v@Rg
zfmOO!iW|hu;$`AhB5og9Zd`+6TVUb=hPa(*SfKmISbi)w&Y6g2hx=FbR8pbjadcHW
zZ&*g^j{Kjfv9dSX1b-iNJP9-s_Q(TGXpRj0G8}G2o8#DU^y6_73~u-Q({OnRb8No6
zAK@JALmoq6aQnm>55wc&bj!LP5iw=?G>|dOZw`!823RfLn@Gd;mvcCNGa!geZ#e{m
zaQ}?yaXc|irgt8U69-l+8H0x}r#pw^R|kP(r(Xsh&}!#E)8Y6ng*!6eopT|;gDlLK
zawlIto8-iS)jE)GSwUKKIDULqrAvA>_B>#ExJ}WKUNh`Y99XTxNRRWyIUK($A&5-x
zmWcEc;OCU@CfJ=gOyelhYsB@6b2xtd?=LdF2az7zmE~h_C%wC1XB>_P9+eaEofCG1
z4*JpXS)0gkGo~J2ujQ{44lu{#2v^`ZK<3NiF__5m9f+tewpktJdl7bw`Q?CpOtZ(N
z<7An5kP*Yf8j5g>AjDE?rNS^@wmb85<`Asb6&TNjwCHfs!*bOn+(DG@T_+Iego9qo
z5u<~h$3N3+Idar#(u4WW^;*uq*JS9k=lXZ`THbVb;`aD$9;4OLdVchgp+=`A^&)m_
zac3p8c%;*^SMyAx({j3%xT}ZJY3Y?t%RhY8t<9C;YVjJ)mhsS8<jIU3KLpy5tYGi+
z=ZCBTlS|XB-l^e9IjKu0xyC$}{%*Q8xHtUW#^2q=pT4fa@$mI#ww}Kr<V6_9o;|61
zYRM$}CbYVsA?n=}Z)=}T6@{*r>Cjl|X@xGcK1tBXHSJ(qv~}o*N8;OGx5hx1QhA}3
zy)ATJ$lY?9<;~2vg?gzn+D<n1T}Jm@M%!t9TalaXcXD6aGWIfDNvNk6I<UMksl8LD
zPnr{oPMsQxNu4k$qjf=gpPtFy5%Nh+%}<>+Df-kllrH*|GbcZF$ldm6XgBoi9Vu-3
z;6MnEtZu9boinLh+wRa6&<fVA#WUD?<=S_8we5=T-)tS4a>SF>ZFf@ZzR<S+kG(em
zud2G+zV|+JMgmDlfB+{0$QTG9q9RkmQ4x?)5s;9PpiCwK!cd@!ib@p{R7k*}qEd@3
zT2!jmd1~cRu+&nuib|DQs<aM|wGQunuYK>FlYo7m_kG^)y1wtazI|oox7L5H^<U#&
zd+oLN*(=m}R8mui`bO*rRaTU_DZSx2D|u^1{d(+cSsKZz?`*A)gw81~>QbNBn6|ln
zedn&7>KnU;2B&W6THmdq{SIGFZ_6o%FXyLOD93h|qfgh(k!0-OSRcu3jH|bDg7txV
zf4#3h#}{9plhzRF?CX-2P#<cT+)@kKO&3P8e7>A6Y1zBCnp(OjlD%VFmRn2tzCLNw
zBiT*f`p&)-)K2fN_9psyu*cSS-_MMUj>I?RK|ZdqtZ-;rQ|2Jcw{28pV<fxTyX`z*
z|Fn^5D+;eDEGwFl*_0W=j&x%R{aX{T_g$B?vO>?+rcArB&iHqLzaKjmcIuk_Gha@o
z*;6mO$(O_3Gq*wJNM=MrxmMbC?Amn=c0~1Vt1KK{xGXcU?Y*KINV7NIHH&ZPl2%uE
zSz%>ST;{S&ds}wn_`=bVl(fKY9etk0gxkgy?#c`{hO)U|-p0t#w55gT7k=95{Z7I9
zxW>>X`<%G?_lvAP*1?4zb!xO5wnW-Dl@(=K9hz+HC06vl2mil&&)fI%L%y7>ZR%sD
zhh^_@`din=M#R|?=>%y>k=qNicX#%6NZS<YoVGdArLlceVqRKtx5fcJ?taIRj5{l0
zH;zo}pSH5_%EHjL-(~t5*A#BSM_o!$drg_X27hCMwIwnpa%Ev@;b)nY`5UH2y7`8p
z_OC2lQ}|_O0KM*_NEyohS!ST2Fj8E2QRMQ%VAGE}ZAS}M6m?0PUD&r%5a(}d<6Ehz
z>-<eg+uljN1UJxu#^BaBQqvn>NbR_8`jm`q+{w1ID77KIKCP*JqkV2@P+CL#dhSK`
z%!dh9yKUWD_9pzj)vlqzO2mGw6-C~h&fD6L@@>BAV9M4xS?fb7qY@jJA<vbl>ARqD
zmgO1Ll<7sT-?Ew_$xW9=W)*FXv}^Kg+8!zFwk^_&V}I^rk>qXmt=1XO7F#_oF1CkX
zTKKO_PtNsoJUzx0Ut0KmrZ4x|Ildkj70)buy;C6fr8xoELjzY8h6<W8t$yzxvUhkI
zFO6J|R_u)ZaINggbF6TmIpYeOGRI-pz!b<lka=2UcAvmOoI`W4Z)&)M30E3n?Ibmw
ziCyEoO`f5Li+(v~@1dkdA9iSKr=4fpH6%86Mmx_kyZ<FNbkxp&c7t{3FGrIbvHw9N
zv9UYef}Mzd>7Gs5O$E>ybva{@J31AZ5y?3Ve`rMFcvKk4ZtUbs)tEFo(jhGl=bt^&
z8I?jqtpP6_vYQec-?9#7CL_OPMc(Y0k@ll{9JG3jL9NayPPaOs=MPP*F0{|SKXX^6
z)jQ*$2Y#Mbe)O?>#~<`%&zj@Q9y6yCM(4?9bbiH*&h5<T%&{4@(c~GN*k=E}Wgq44
zjorI%0ru|er@i}}>rP@*^48>r1j~yn(5x|u*t;*O;jv?#&CY$(KkAG!6l3eI-*?&*
z`BkLdwylxm9p2{dN3C$*Iabe2#aprp3p;MLdbK;~>AAc3>WBxjOCn1OyJUI>_z(KR
zDRX>1?=K#MmVYa?%R>q4a;(us<zqt!tpR^JWaVzjawT7)Z9BJaTbxM;Fn+UL+3VYV
zwC$thro^pQ-en)1{><-+v)VnI-O(7kp8D*@E;y&F3TGB}$n<TUQ@B2|1>?J~KGc}K
z?TW%jGW}?ueUSJuMt4ZdOPg7^pfIgd0McEM2I}J>omv=dj7!@RnNT>Z({|)4*wFRE
zE*KlLaRmtVxV)I7htFIquQdCGVytLdRJa{_%OZhBKSr@olj9R;$ZqPA#xY@gWRKDG
z)t?i0Sh?9BnmRu?_M;vjCF1Ii9XYXAZpt^<Q*iBc+;li|C7=BbrWlFu;->EwSaxF~
z9(!O<!TEegzz+QiA-wG{iSnM6S%@ImU+@9Au)iQ*a`2Ww<eiYoNjvrze3ao{VvLJB
zapH!31FwJ!dkQ{^sh1}d9EjB0>?zohqHyY2RJ0j^ef?5-OW}PL6D{Asv~sEm`S>P{
z_Xhm)x7t(ienhan`;e1Bzhq{@%U9O|)y5vY5x&8eJp}{WQ*b7-640K4e33u!gL?`F
zw5Q++WF-*YQ}9#dI1sa^;9x4zo`RF9{FFTf!;m_A3Lb+k)X`K<%IC;xW=MMq{uW9@
zt@acQMfVis_tHYqJq7vt4~Fq;SvA;7j&GNRTJ0$q`Y-nsEQZFskoFYZMg`G51;0jd
zL(x42|3GJSPr)86L3B^STIMCXryy4mLeV`1pJ3eRo`QEVq3E81{Fz1QlsyGQ+Eb7(
z+k~Qf3T~t3m^}sg?o23VPr*;={&#x{-h<RO*&*#IXzDw<r{IIkS#(dqk5ILt)_V$u
z{`-3hW-==w?J3CLnuMZz3f@P*Q}z^`hUBY4(LDu2t@acQwc1lK)Ot_B(68bO)e+)Y
zpO4Au>?s&(y{BL(x~Jd?7P0l7f}!Z1f}5!-x~E_&#)nXJPr>V1rq+83hFb3_7;3$z
zU?{q$U>~ZA?kV^<>!bCaf}!Z1f|J<j(LDu!%vOr-Dfm7!8QoK`oPk^KDHw|GDfkf+
z`t$$Eo`OF@%wE3G+?YKDLos^_^2ZaQm^}smz>1w0-BYj=3mmhjAiv%jirG`}2D)SR
z6nvE#joDN1GP+~-6ug<~#q25AiM0^3r{Ie`=VJC0<d0B7F?$OBC*3i73Ld7um^}sg
zBaBeYo`Mh39kZuk0o^fs3i7-P#qKG10TssXDL8<F*gXY@vPiLe3O-F8|L@*Y@Jd#j
zyQg4x6d*C=?kQ--l9)XOuVD?v>?t^x<^Q2Q1^LUx<dD0k;D54aV)hh#hf!np6yzJp
zA?zuLMGlVrRy-~5qlalvxK0N{?w*3rP*u#Hg8Z>r=$h!Bg4`rA6tkybXXZL)Pr;o`
zI%ZG7ZyCSMo`Rv6Jq1%4K4wqBix|Gmo`Rv6Jq067ukD_K*mf?uryxHB8fv?zU?_G^
z!LylW?4E)LS*X}O1;1v9*gXaLPID-BPr)nM_x@*l3WnT01^ME4C}vMVzBn2B-`Z0!
z<nAfRQ77c?DcGAe@q>E`hLFnttvv<3EJ1Wn!B1H^v3m-Bjt+?V*aOI2H~wtO*;6pi
z-BXZn5U&lNKpk6Q7|RY<Lm~Dm%!Q)3=$?WfQq7IAdkS8Lm>%ph$o0$CdkVgSsP@PJ
zVqnFNOPM(ARaoxL;d|NksMh-m{sL*+qdWWzfwsWh2$M6D;hg;k--DYYbPm@&vHu{$
zodeZ<U~>68GP|f{U%?V&-Hw=D|M-i)JurEdl$~#6X|VDae|cLdyTI%#$i0bY!8p4E
zUf8ZF-m*3z_3<!yk1*VYX_T>J@U7dt$BnErWv|2i7-dfzS(vhGQQj+I@?J2qo|K)7
zrOe(iX79prCM#z`{GbtG??PugL;g;46Bdy3MzHYCeuhJ_xS0uK_7$99GRIdL+QFE8
z1t+9Z{~S2^rh?g5a6$$}e}wap5n*4!30)}agvHu+FlJxD3Ee5GhI1xNUM1ULqN!Ux
z0#Am?yUNJAvA&PPeT=fzM%IV296VZ$hv|WR1ur%+pN4BcCD>Q+;&g_Yfi-LoOx`!F
zjEgfVyAMnL*TdwkX4_rdow94NyuT18Z!3#F$!P0<{*nUY>?=6AJ-b-}+<jqsK7@aj
z5TJqi|4`C&RNNVFL0S$o2j+}}_;)AFPw037|1QV9)cJgf)AKKIeaU#{x9#>b>31>q
zH;|@eq3|%hdcnJQ9Phq1PwT^EE`q(UJqgaf_GHg;*r(V-TxIbHU|XZ8@|iO~b(Qs@
zA{u(MC`&#?+0xd^(h$IJ&84#E(ubo{n4DoD%o;;w^k`9*b&9g(zLuP^lBmqKHc;6!
zNh_(0l{5#6X2Y0Ds)6MyI#@{?V7U&)siYZ*?X`9@_H$>x<Yr|D{F`8U(W50R+~>1(
zB`s~86)KCfju>T0UqD$uW~Cq7$t3+KR6fk4`*%fMFGElBSSK0!YCHKtJP0{sAjAg{
z;I~YhKE2OV1Mz1ht<nx{-m*5ZxhRn1R)*2ZUyGzTAI)yClW&F2e$?436FF<qwdeG@
zE@-3c2;u}RmdS2sC-QwYlfS<rZ+~I_=+mO}7#ywg=ZUtt$r*20Jr;jOj}0>u`PQ1z
z=HoXDV0zJ~Mcc_!wRzlf=Cf~S;%xJn|9L#`y4uOtQzJWgPiV`78Ne{~ZE3$8I9lg%
zWlO*8&#uJK9^8;YW7tl4k{a27qo8dBjOk0WV3`inkA2B$Nd9yxU>#?)o^~={L^DO(
zfKb=L^rBBo(T1Foi51aIuv<`Dq7}w}ySJS@)77>EnwqGMJ}uhDoT{y*qD+yft%G#|
zwe_=8ehh8VKB*$GK9?Xsz}moIgY4wjm?-OV9};|siPEQ~9_PZ*rXE|)1CuDVdCV`l
z>;ZPlm#0gV)y=$loPA7k?Ub$<%TLK0gRM5fIAOKVv{QH$Fu_b~97N_0z^Et;UT=bL
zVDMpf%Bohu|Bj%aMuW4u_nP4RwUvFYo%|aFH;tFj4MP-6FZ#4p_mc?Ry5uXOC8sv?
zYc}g;Y8zoEXW+tPw2gwMVbn&S7Hymuw$T=Fd%3AcA3}Sr<J30BP8k7hr>&qw1i;tJ
zd0`oAr|^ZeXfQMGtVYr+VXXdaYc4j~)?5Z(Z6`m$JhH9p5nvPZNS~IrE=S;2dGu}`
z70o1zyuhShM|ErMWPZZI6nPI+-A{G&X({rOw(2~!(caJ2W4n1QbCJB(P8m&YJO!VD
zrl(*`qaT6g4Vail=eQT|>?X6pPN_n)Xce>xhDzsU`8qr0mVXy4U=3uj>oE?r3T7(w
zZ%F;GFjoIn$Q%>Tu(&Q@-)^UT!94GRIKDdqz?`uSj?J*#0@LqiI4sk;2TW19+l{@|
zPT~7)(SE%LLGNd9XOv+oM@{gZ48F}ynT6mcl~)kz1sIdc&@g^50;5zI?Hd#AX+~?b
zQySf9QxWQ77!&OpSbj_gGj|6p+hLr}avdXDNBRFePx^62Hv<C#JOtB=J}sSP6CABN
zOYB8}UGFxd?JGyynL{yeGTL5+rUTSQpB8O*oT6=6w69RxZUpdKT-mZmdeYas+Kxlh
zhtx)&7H!<9r%m3Xr!IRQwPA)sZRdHCo})JQJWsZTsWBY9if6!*P6wN%A1r-foQitH
zM4#bg=FIjPD%xlS7zxvhJ}sGf?3BzbYn_=ljka};wxkQ7E!sCOhq}vPOeWUBvKq$e
zQYnmJ?d1RQo}}xU36^0O0^GqEEW^97{0ALoGL(ZUGK_N}n}(Ub?QCc;-%fsm(K&lK
zHy8V(!}NNYWjGHKP8s=wxmFc=%E(ZO5FYC&bF;us&clq@sGA8@GpLR}E$Xglt1fnA
z;5f6=XyeZV?ZtL-ovUpzG%chy`m|_U(^lK5(<Qd~9SDZ)6{xeuPT{LMryVvJENG2l
zuv$CiRVK}9y&1`FgfSC5=S<C~);$R5G5`4y4ST7b5{H?;iE<Bu-|a>*E${?fkHJ_b
zDkFHzw>OS3>M}b84{)8RhY;wsR#88O>qAC06RZzS)VYi{+fJ@$G&WvB9_FMlz39_Y
zKOe)<s_|lK+hl|Rd=~$I1!K>(Q~txvNEq6>!I<837A$AN#0;{G;Ia67NxQ^O@u5OY
z(WfBPBsbc8Sms5eaiHQ>ZJ2y9TB)6KE~9Z2U5`*#Ga5(HZLr+VXl4{0$Y>o*H2%+l
zvCHff6Kx+tJ>*7v1(x5?!Dt`CatsFdS}%B!WT7wH<{g@sO*g2{@)Y?J=^nJg@{E<W
zX6Zu96LB0?!BX^F&zWvCjzo+$G#c%!*l5GtXz$_5<N3XvW%It&n}N0&e6bIrH|#_@
zhTubqmgk5aM{g`Q>;?*WE%v<V#$k&&abB_$=<me&jpCeX+qWZYFCsep{{MaHF|+yq
z>b~^1k1@O5=d{{|{(rbLeb26TLFyEH{}})Dz>I{;5-v@!IrsBh1*zJ*zE^_H&kOY)
zLJ_)9pBt{W(TxfatnZEZ@RTQh^B9QxF$zbWR{H#ozWf$xd%J^;bR-{;08RV|$H3DB
zKu^!Ny~*b!oa;Y3;f%x!Q^O{2gHZgCBfJm^4pwa-44p%UwDLVO-x`@XJn{Nb$wpBE
z&H^4d>0o|jh@UFbo<`#Coc27DD|lY(M|+XG(;a;66npa!H=}xd)@SylX4*Evz=PNe
zgZ+Nit)+$foKS7l`Egmt;V7I;41~e%e8dnKuXWX0qnhd=C+>Gtzr6<jr#UcDLC7ft
z6(SQG*2ZRaiqUtkqh!NcTHO3iX>Oy>hvBB>2*ZY*iU=+RK=IpaXknhPQ5Cky&9!6l
zI)!q6B>>qb_(OXWhn76lNJ|_#m<8ht?dD+JyY-LN1=W$MbUv>~*mY}}LaT!CV+3db
zVvLjAy0x6dNc+0Aj&8Oz`vDK?rXDEVU=+4$xjs&|Hms#(2n-5CNa2PSg+`b2&o<eP
z{SUcYl$da>tn7BZV6f4XVISC0*~DBJ<Zk0yT3&S=hu6?@5C(yWn~?wl9bQ9ABMf%3
zC)hx?HI3+o#zc_qYia2P6SAtU&Fj}<Ut_xZz{DGOK_0jMrF%$>tOhc=hquTEccYB%
zQ83sk8M+2{Ljur937?%Kd&D9blQwr`)Apnr*V1x{nc2?f=Q;Sv3R6&87Qi4fq2}3W
znun8FRuXxa6NY#L#>Ay%7@8anMVw=-Qwe?n4YfkBPngiOu=|<3(ZY5{Ah)?qpqK_f
z+;Y-k?=nQggdygDM907L!-_3Jy$FMbc?b9shP#cC&g$hfq6-Z+?;Djjs^<#xAN6gl
zJ-g-9qUIT(p9!=wHV_;PuRshi5T+CM3Tx5RItab_`J)UIglTkZ9e|!gj1DKE(*&V+
z1g4AS1W|@t>zR!JwJ<0*o1R<JvfSih7&JF=)L1ViP8#bJ;vCaYrY-__56XC?bC))a
z;Fnt5<egeG#W0yQ^~C^B#soTT9vR?Sn154W^yX(^ez3mi`J&PBgY`x4H(=ZhpEfW5
zK!6bXGwLfDD0i&v;qSw+3dnfVucvkd_+tf%ImEJS)9&_O+R?$x;SPR|3#sVfFySnv
z4s0g5B8OAp=o&7fZG}M-5nSOga;{k%gn^vUX?}DK6K{kufq1)gFAUBrg7*VPPRrLu
zK9%^+SZ5PDC6Bh8ZP1NAV2qnr!ym}-u{B)A<EN#NF+v$Ww&o}_z3*h0P==404D&t>
z89TOy7Jionmr>#gW1UU#ro;rHCEkn`Qwe4GSWAYPTO9Ced$i3m7e}G;_?krIC)s4}
z5<*!%zJ@C{-x>K-LRmg;vdsHK6PXr%Dh635UNzR)1aE~*5L(h;P$dL6YDbF@%Kh<{
z+@nXZ0EyAO|3I!!tm%g=<(u41A(ZPAYdS)KvU<W~^$7BUe4JQA%bO;DQwiRt896P?
z3G(Nr%gqnW;o+zO;~pMV8VzRj*uu(4O$aA6{S?vW5FK+Zme`5Hcog8j^hML4b~C(>
zL7=%X$m6=T<*-!3U{6otIwN1{X{KeD<M1`p@}%PkG`|502X+&k7R1Hhr39zHUTe9p
znHG-bxM&eGTsbYyfO#pwMlgD4`O0x@Sxd{u$gOQ%MmUSaE9#nQnZ(jtml6E17zPr8
zjf6`*9~kZ9#hPxm7cSwhEH_{-;o~61JPp!ZY-JCJc}#6hA=J8C*7BOpF&rCJ6OMHf
z@iL4T4-=Yc;n)s`uh|{s;RrNynE%-E2{qI54GiXR1XlB?lt_cY)~23jT6#GSUo$O3
z9Y>&<(?S~bAA(m0Q(3fdB@&v5yNrCPubCEJ5>V*`7X*=lubGz59Y?5{7H0^a&LKDj
z2AL!J!I-kq5^)^9W?E)DjzIGgSgK)=BSQ0-b!$04)r4i;T3XDSm^Fns4ufVQ_z5hp
zRqbo01<gQ5pqUoFP2sg_(Q$YJ!Qiwf@{GKCO*1Wh962$@Sf>$1#yXYYRRSY`d$BN;
z#esXJkxwHybjS7-x_SP__7q<;Ph&0(u?GS?iLtHqUd#sb*mZKynJ6oQF^TXj;DL_Y
za)LVoN~|DsIH$LBI>zH36E^l=9j>o&8aZQ_&~6B$Nin?6P=O#9z)WFKYbr4p201#q
zrW}?^7;LsoTxaB~V$bVUvFG(F=e#~*VoW7?W+O7e$KB{_L^l}Ir)W9D$R`ssTsbXs
z97m{`7UyiAPVmdlP)YDwjC^ibOG}P9*Jl!ZClh-O`<iJfHuA}Yb4`JqmZ7L11PV3N
z!sj;_ya=B03E1X30KI{nAz9{x=UHn~a?j)>CL6$wMIdVl=A7<X-Oh+1F+RD`Gu-iT
z!{<iN_BJu1XMUR)(NQ1?zpOKgOa`0X5g}xfUWLqXU~tBW8PPGKE_RHliyb5C0?ij7
zh6aWWYiZ#_1?-?s?1k}S@91V)_)a+n27-(8Mo!C@jw94ei!(4>5*-+(MhAu(Pjhr&
zsBs2{aX62?R*f?-Xf)UmI~r_=84aepqk$RrqT>NZD2@lt5U@00h5+aMo=)%tHVsIN
zb2*(!a2jaj?tBnk3$+(}pii9cXmidSL4Smzqvqb918s`A_aAjpURFV#(^4@bG3V<X
z1`%W3+BW0iI#<r|ka;(1|C@sp%XDhWl=9xqXriSb3{G~U$dyM6iK5^*p)(A_E+6Rf
zRY}}oP9xujK}8Y&FxHl-iKE0(;MjQ`PICegd})$u$ZTU@VjTqMqM9iu&BsI0%h^^l
zVJIgrH})lFn)JTpr1`iX!nZy6l$0M3MM;UD!QkBrGkPCDG<0Nw!!%QfiJgXrlkn!N
zCv{GIg7X0k67IBsaaJNOKLw6Da)<afs$#Szx5LXJ2y2@+DEgt$Yyu$P)Wha!<X~f8
zVjkzOhaGbwf-j&^Gx=*{uQ895ojgq^9P2cq1BR=hRcpn6|9$6XK402k@;IFjKWH!x
z6PalGptaNq7R_jE>$%b~u*`+Q74=QvC`<tBBsEr6GwmP4n01p)YXe!$baAN0CGzbx
zfz3un_c9na7VTSMqOs`WSri+Kr@)gi(NJzzj!M{{dG;b}?nxZ=L{7{By%x)$;bp%W
zUexvXw=7qoV%@{J#>y2_`neGC?8T|Hdo3*-+i)%rX~sH*sB@$Qjn`UbH`BtC8=+Y)
zPB4rXccuY3d%RB6-7$-6Ed?{--7KP!ad^#IT^P0i7An{vwCBN~cM)9W48e<Sk!4mQ
zPq$R+!ND$u109G5YQQ)-b&%VULNO19=YJ=j6Uy<S97j0}@14*v#MLmEs@cu7?1X`w
z*ahQ9Un<CNrj@q{+?M?)cpL_$AUK7<lpB3%P>*JgDZJ*l2<RAse4~CoUqj0X80aT1
zaOJdccJ9O)+`0MZaPZ3AqK1y=VQ@MVTwuX`(r%{3nSf7oFSjj9c!~AEAT=Tx2Dv!0
zh8E7sG5aGr8tW7y$B`18sr#)JEW0~tXW45Z=4BXVCq6OOO9`%h;NHk?jxK^+$_s6t
z=~t79UNBf7x0`7h<H!ll!Tsn5NXwm$Gc8WExn6>ShWHA`^fFqUsrK?UEtghCa930i
zfjxI34Dw0nB74}}*z!besU)75Ltzk*;EC5#>1bGUpmk*7CO>wI)9q7Z;5!$Fd2q)d
z=sOA#2Nz^|(^_|wft&*jCy7Q*3&$3&_VB*!W*CGq%d4hF|Lw^fbJDW5sAL$5d%6>t
zrDkDcmzYcrkjsB_aCw^f!zGE}JI9E%b1f~GIC&*>Z@JUlTe9~eygNi9{Qk8ZE1!lz
z*$C#=$lY0wQOZ1WkU?a3>@<Pg{5c~Ehm9b+OI|@%%L*A@RK{SyRe5@|B{-n&grS{e
zcCZQ3_bpMlB5a$x2%h&iv#tYnI@VnP&v!`i-yA4Cj@bXsEl4$_an>qpi-!xp&2+9b
z0jCpG9plR+>K&0s5$J4$!KIJb34;i(FEg^&5&0B>&V4YbO5zb?okTFli0cM~%N$Og
z-MqW3gx>;~IAm9v>0AcGP72f+>m<S{MoT~zV<QaWx*4VOHW<Vuwi@dsVkb;YK$hr!
zN91Od&iybLsR*YSD_vhm%we0MmM<~~tbe@fJ|A@aC{1&G-i!6|dnlc8x;S3?(8RQ{
z6(fw!9Aku+DKGfF0+mW}t0Y54%B6GMr?dn&Q#MZfoI5z)We<w>-hesBIIl&2-_q);
zPvNIV*<|7?69(%lQO&%><iVg;T4lszqyymtrO~BXxN$JT4@~qJgR@ch2*h()nFd!3
zSD2XM3cc2fXl?@LR+evko|+ryP0;m5kC{4hkveu#>M`$r?mb1yG%4K&gVcP@v~aG8
zae{c>mAjdP+Z^<G+3^fC)AAY&A`x7AgR($#%o^O9m|ErPF4sz9Gl)4hBnx0pEghwt
zmdErak9ixC)7~}>z<xk6PI))Wfe;0baHcE73tT$r@d!+NOh=Ymc&@b6>Xw5>#bO}E
z`(aYey>}Z=db}L#xhf_mJ$?&=Q<gaJL*d*^WSIOhSj!aN_41h5M^Ep?K=e8WlcDEL
z$S0pQnPMDgG3farOgcuOQ9V!brWY61e=vSDCrpY#Pm@W<gKOpOF}fj<6;5@WU=ETY
z<{C>(t9Xo}RyQrtbeIOix9%aF7TpGO>KH}oZpWw9dFnUPM@|>V%kVTYy~>Ia#*9(X
zkS*N@T?SG4Dq`F2%0f_n+^C*HaM~7I5;w>@CdgERL2PS=TLaGZleZU~&mo6gKXImY
z)7*JnOujL2;fVdusF^TvxH-@jh|Vw!hE9TtV|<yw5J%)*cIX@qg9rqZM+DcG+2A4$
zMDEpu&M7eH^u#n{og6KbV{@|UX4k!iio>X=jPh10%fy{RbTiiJgp=o%fXwqi7{qmR
zMdvUWT<(Z-jCDHUWWOaKvp*3Aaoz0Gc?k^S60=+TMvK9D74NU33x>m@mm81q;u1kj
z`*_ScG8c?bdx;8~)rmdu#$XnGZWet{65{9sDMzdY2sc;J7b6k&#G0rWPjI34fXR<p
z`QVauY-jY?TorJZtf#s0qOUi$8eXH~Q&tc>=2>RTGeK8TRD7Bk49zETsPJfbS9qH6
z?wgElib(NkS2a9FJD;V+7MO3j-~xpM1B?#do47|MEURHyiC4p12eT7q7YwIQ?(roo
z9(3jq4ChGh5i3i9oDZ}(7jlnS8Gpf*1Cs~iPI}yM?i`9gtr`V028OQ{xJPW<*f6dh
zPLsHd?jDRA>*vZ}h5R7QVVE~ysxkJ~!tjdAtEqc1%<Bqs1f<`MFt@>Mh2hh*J79Lg
z?16DFx^8^N;ZLDHhT+W1Jz`~FK~BSOTDV6Z8jFTMjPC{02gY4M<9uo^j5}dk1p5-0
zYM5G>WiWLxD`7Uk+z8_y|4!!+gc}Mo493;%#*6hE1OE$P#+@b{{UY)kALH-lkqfEE
zVNSq&0`oP@H!$wOxYRubW*W>TFf(Ch!?4UOCk@NSSz#vXyfaKUm@v!`n4vK4!91K!
zm#fD@SpM4D2NQzfgZC7e4luF0U43r7xOIFp^lyUU)bkFQoiKO7?1s4?#y#A&VV*a@
zuuWp)y5Xqjhji_QpL@{$G|aOw&&SAPWd|X5%jU+T>~)yKFmJ#dfq5I|W0+Ig1a-iA
zp^1k{gmDknl`D&_GqyoL7`_TH5XL<?&n<_!0%k#sJXRKa4!ZGpzR{fS9OGQ{F_<S|
zo`!iA=0%v7Vcdh~>J}LHyyP4!9z$Rv4CiO=;rhF}4j|m?Fo$8@fH?y5HjI0?;g3T0
z5121uzB-M+o5$F^QMY^0{zGX|w|mguHZ7LLJ!o%RHqIs8gR{tbm@P1zH@ZixY$xRR
z!f@v29<j2YL%t7&lR!@0K8JA+cecn!WN*aCW8={82n;8RjQb^wdoYgccLH{I1<>{9
zj421kUG{UQhVH!34aaH99GG$#PFLI`R(1vCbugT-xJRsP4dmNlICXIk%J@@+dYDES
z`o;Rk`nhpAw{efRVdn!JciQ2~zk<wz>#z@olK}UKmGM#^d&FM1*Qas*bS}<bkNvOY
zB&=DPC2U+t?EL%z_?x<TX?0n}fXMs>wH4L#7tM<-T~t;(fAOLk%kjT(QQ3l}<rP-h
zIkT5kFP>LjvM^jZe?dh}xL4h<p}l9%TeLJ>Yj$GC*4p6;?ZQ5LSh&^J>$Bn6f6?Ma
z75%vn`t13R&e;n~%Btos`hP}u&5D};VV)PvFP%NFtgKDmhvg5-FK|onKTP4YwQ~AR
z$_viKCgo@~ZeYH!q_!%*%0inKmseDlEL~7rT)SdPMGa&)%ZqDj%jYkug#)Meg2iQ5
zI<}S|kRk*kLXH!ux}w4jEWJ33hL<iyf9OAd(FoJ8ur;P1si7x5Z`potYN|gj)o%yd
z`Qrk0bkfbk@AanG@bH$~{(v`Yc-Zd`j7(3@O!vnJY=5w;KR!1<KkWAgyt!e2a=^~^
zr+Cw0^IjPayVfgc>lpUO<wFjKH;|p`O}5k1kr>hroY#pKZ}kjsau|uMKuB*qZOdRg
z0||OF^8G;s^#=y}6PRou&*$-Hdyi3;;qL+r9qu1A+}}6bKd8Gug8yNk?GJgktq3FF
zMDK@za5g2u07N!)c=10N81!Fi@lWjjzY&oMcQ=^`w~6TQi26$NCw243=lDB!3;UB;
zkvXOk{egl2i+m|X-ah%JYH80!wRk77*ahh-e;&&}j-gkuO1$yoP=qY+77yw%Jq^!d
z*eYJM%E+)kE8wj&;sLHW?2kv=WCy%QP#6A;fbCSt4J&M;rQXqUQJ_5n7C=qDf28*)
z!sO-qBl-TmVN@$Cw{O0GP`*Fjd)F!y)B7hM>efH9y+040;h0bip3k0f*D4#iYROJ&
z8eA=z@J~diQQO>PGJ-<i>ai(G@P6<kn`NC*X}Z|CmFel;ICMlPKsWR!8jdi1BF_6V
zW+3P1hr`~p!`|~NQI(g!fw*s5>`A-UvLkrCf3$}~Z@l-GHTlN<cRQT#RKk;MY;^Z@
zQxT8arrxRoDgO8o%G>j6oJxAw@f(Pm9!@V`!27})bf$FVB`)kw^e)fu-@SXSKWKS;
zIBin${c*J6)3E+5TD<$IfVOo0OXI)5aPxnF5%}Yc1J5UYrV>o_fcH6*em14vTUl<}
zG8|0-@8(suf28sI)Q74vw#{gsh_RjYg-O?A(<(=Ki?5tcH2I=|87Ie4*3F-1G=1uu
z;qOaZwi0PZA|{}>25oP`e1aU9&^Q$+FlonxH!_7iiW+p1-3dib{P%q5HAWMZljv^7
z`5pqBApM=3JB5N!RrD9reVi()Z>b_iH9cLSPB^{YXxw>fTR08EGehCub{gJ<-|^oF
z|87h}-Owf%PWEl5JSL;Db;RzZM8AkB%5`m&L_>WQQ<S?;%~~q+oaUcsY5?b{(#1(j
z3C1cyF1HnNP8(@7ks~qXS=W*kCvqUw>2(-$O{`eGw0Boh#vbeG$lE6MZA_`Z^|$nK
zlTRdNvaMd?YIbV0yUOAuVZyZ%ojxy=^6XcguUl!(a7w*5om!g#C%5!Aw!nDzOm$BY
z=Y%l<qFVnR(|tCaMr(dl;Rsq$!|rLsP8gufyM85yFGv23pZz3O?wp$c@~di0zrx_l
znC8sxPg}NAecg?{jRNQNf?~Idji9@87CXgu5|>u>T&EjRp`+DFvb)BEhG<VRXLG>&
z4~&zht~tsY9p2B{wzA1EE-}>VX2;m0HF~3ICnx^NXna!(_!^gqXbO<(4nxM(ssfyR
zcsb~pQs6R&iz?$nhD)8Xy$hL%YO0`BeEORUhY7gR<j9HixoI9V`g=E;W^>eTv7MGi
zIULUuYfN6p1&W=^Gp^<x$C>LlY^lSIEiO=CE=Yg0FifVW1%?L(qy@Z-cm?ZVu0FU{
z-nG`bFuml2;e`o-InglVNx=KC0+@*&l!ODz7)HMPjc>MhFKZIl6X#lz=jC;zZ+HN*
zo9KOQrE|4>#tJi5qW38i$?JW_;uOJLa&QR>SNaEePx7pfIMXfU?iHu8yuUE&opCte
z{SQfh-b(taqz|-`9$aZ>n5(CEu&D&h9(Z9rAAQO6Bkvw3=Ys;?YRn`svBae0s<4@g
zO~ijrDkplY^XX%<k6gW`ly*2#Ct`5H)Mg@@yL&c9mT)#_2?+O&!rkwL%VQF(7N`xI
za8#df)FT-)mIS<q6zQii`9h3|`Q6d4l^aZsVYQu9H3RwmO55KRZPzaB?;7U+U?3;0
ztt8vuF3=u6x%9~GY69o_+jWH~I}LuE)@Gxh6r`u7`;#!QjL-5X<wgG|c>k~_JT9Lz
z&4=teG=m!N%%FOrQ+XFva%$K4YD}H#&<Ts6&s&zC-VvJPviu2MSuOG7{O#e+M#v%l
z?%tJVIvW?rcBS3(Iluk4g5mxo%#2Wsq=0w1?M)eubk4y9naKnS{5j~K{`UEPOdyRW
z6Atwghgsjh^JBJh5Dn^?fn0yEqp6fEw?a*c+xJ8tMy?aQGdW}H$*FWMD-1UVlk8fa
z1jnu6&g}_eVp`|?$E`|wCMzV9^H1-Un5sLsC8IP2T`}CBa7N4IJYl#wdAF`L{WfND
zj$5Uc+3-a%lk<YGzhz$RPR_4g?VR4XIa*@p@(A9d26FUHUgJk%_`-Z0eHnc$n-h0T
z)_EJ_&ufpCy?Yh<UP~&7gc$77F)@r&cTm@_cJ83Q^0wSTU2k%PZm?~wb3!F}-@({}
z3Q69i`f#S?s8kO0-oJRw&|+@WOm5oVrfpFoe~l)xWwp6YLz4&182InC#N2KDV8o#)
zX&00H>2K2*vCVB-o4YiBh`rJu7|?QuHWGb|cWAbE@Hke$?W=3k(^FGB@<hO?hc4Xm
zpQl^_#@%+_+HkHnE}ZYJ&G#mvEfTz+c=B;e7w~@nqe|-A=$U~Avf2H+4>z3{=ZN~g
zkq`It1Zz2cj8{S1b1#=Uz>Tswr7)79<J0YS^HSTNG!$;0%RK2$7s9!(A5d#f1mx7|
z{<u|VrsJKv&~U)}sJWNQ^8TsiA~mq(#tFq~*5&6-U7zT;Ocx*b+Vuzb+J!;<6ZT=u
z-q<5!##s!v+2j0!c<HN07e*kQrFY|`&{g1BGupZrn8!2*KjV(Um_2sS&eyQ+`abOr
z>zH$y3kF8%XsE}f<EhwCX2ixg?p!VKzq`3spdz1SJD33lnc%(VS5}zmC3-h7mw~~~
zMeJj@8q8H}Q?vlTcakyJA{LfQ2@~B5(Y?yc;WmMAQOoyMyO*{56zaX0P-wS_CLd^u
zM)@Cg{QCw{%_uQ3Y$^t2*s;>~rt<#U`_DBP_j;n8|7GLK`O1&Raa2RQo6#+dcR_8t
zxVW+$3u+6C>lQDmSY#D1UQ}FBH@~*Hq<UVBRlK~ccJabetX!4UR#?T=Lxx#3)n#MG
zGhog9d5cOG6qhcow3aTSqoO>F<t?jtL1|^p{FMk^xuAqPiXk05s2DyK)zym@Tg3}Y
zU40cL<#bjrs92;l3eTB6y{4kNW_H<vl7%JJ0}EzXF0Q_E@a)0~Q!kuae5S+MMN=ou
zo>aZ~ii)z@n%U<U79tU|FgAZt@xqFQWlL6=#kR#uk!IzR#WhU35(}rrWs4VIIUhM2
zGk+eldj7=e;lhHm!e;5vEQ}TmDi|E@h0WnAN@^;4hi74#vH!6CrPU>i%BsTE70c$=
zU<EcjXy{o3&l+-hxIdCwdS2P$YV0J}f8jv5Ypa$nECnkUEH0_-k0sUfY8F@4LQqm&
zR&^fM2$v15>Ax`Ce_r|WlIqI-gTnnU9vtppxoC0!n%e65Wr(t1en|~hdm*gUf^YvC
z6q5_Tkd>FzmbAE0>e_|H%gakp-0F%NEH_$9Tk4u#Raio{ic8ANt*Z*oWF?>imZIDy
zcTVhu^U;*^7cN;^T~WNG7NHka)YVp6P*X6JF;Mbyw7T>cUx|fFWX}9+-RdPZ$mGHb
z(;te9Ya$npAB*l&USln}a8UvO4MKvB)a`L-nfZ0-ag~)d6-cULVMX=4ibZ8BtR)w-
z<yZm~-Lb4NrNsI)a=WP9Dk&=)$bSX=H;DfRJ6SiqtGaga^0FHBsA_bwVwAsbQ1Sc{
zD8t8jmZA$RITOp!rZ&*YYY+py((UI9OQRjKtf~aH!n`arSwK%OX3Lm<%XHjGI74vW
z3}m;*+ODbX<z-dK?&8uKtCX^-I4cUG)<ID#GGDe}aSgInTvI+DtHkqBezRO`70)YK
zxUj^WZLsn58_m-%+6?T-#l=%6j2~Sz!zwOCzeN_Xc)VbK4LlaIR}>ddACG1Ob*|Se
zn~xK3d6_A;TL3;iK#-QEN0ur|7A;-kMk`*1^Ai2gR51qxlyS+_YP5l=p7}N9NN~yI
zf-{YDwD~^<%h+!9Tg6rG2w<ucnoKFm7cWJ9TgBrqF1)CC8nRVAAA=1}-Z5^ap%0tN
zwQ8zxu9;EB#B_>YQ|SywW(giABhFrC&e_TlxhdvJgFK=&N>QB)7MEh!itX~u&58=s
z%&MRH6&1)3k}p{h?bJ&bEv>0QwJoYxj^<ici#~#?D5+y7FJ3ToNQu+;OBY;ehQF%@
z7nn{^yU=LTnbYc|LC`|B-XhaSmZLa`f&b2ESzfcaxC*Bq>Sjq1+mac&(j?t#&{YqO
zp8E4DYEk40R<@oM{ou2t0eoz6YMtSc26`e>L4EOTaXU^+7bvcAJTPq4F21sOL5b;X
zrLiZ3sXoN5Tx6~#x<n|qroVDn!9xx;Ypbephw;iq<_QX07?%{ct6<1r-7YdYblSy?
zR8}#REU74)Upc>`+-biGbm&T4bj-yFW6=DX;<7q)hnfnuC5JaN<T<rlvVfhMeyC@h
zf2_gcMGH$7pe)eM<Sbln&I$M8rDK|TyoT#jcr+fdjnyNzFfL4G6*V=Bt82o;`nP)8
z*8BhTN@IS{k3HkQ$6~|k<isTNp&3gDpDK<{PFwH4)_0xvde6=F*yOwoaW{l+4BiwN
zoxIl`-4_8%_<YZ@vtjiQo!Wnb6-W$Dh_gHR((H6Q1Ghq*?9MiS@YedUW1K$g@88Eb
z@klGymrpZWNB8ofSIptXbFa=ZZVPUF!PR_8*bzJawJmBL|4}VZQGKmqd#yklcS}Gc
z$1DDA{A1q-XMXYV>zKo9cCd^Jym&P<_VD7x+StR3&+*0{Uc9jyhJe{;n{+_=&WZ_;
zLi-P%Z+W#=9<FPrJsmBb4R})kD)=FDzQILiihLuB?xP~#SfZOPN)8l9h<q!D^2fvj
z;#@Qt<qO2C#ogjYJeZ_^qsX@h=zc_;iKpUp^9er5C-o$so|9}b51Jv7M1`=1Nq8CJ
z%Y+ucE#HIWH?JihEDjSR;slXz<WbLDu|lj7SBgItZxOeMJH<WXW8zcdA@L952jZt9
z9>hB35zi9&78~<*iC8MuiC2sKaSg*YiTlNuM84@p|9G?$nIZBmGrG?di^Qp7sd$yR
zPP|2I79S9w5ZNE7mv0!6---$72XynzEwZ;bOq?gyir0wT#)jb!itmcwihQew{$0dA
z;@RQ_;(D<`d{BH^d`)~u{F}(1#8LlH^iy)II9;p|mx|Ylw~F_O4~s8|zZd^3ej#FI
z-=vc+ax)92d!{&6<VX4_uN0Sy8^mqmaGXC3ccFNxI8R(IZV~Si`Q9z#@vU0&Z{oLN
z62>XYyNdnA^TY|_<>Er|N8(S!JH%gzPm71d_r=ddABJY8n=Y1!SBZPXUx|MZbK{+O
zgTz8{oOrQVDprY$#9DEcc%!&od_;VbL|Z;9zDQ!wIw=3Q<bGE?Ci$mwe<pq<xff#|
z;|Ik=66Md3yNei>e1Le4<RipF$tTJ^MZ8q<Qn@R|W#US4Es1n*l>258TPqs*9dh3#
z-Y5A(az7$IF8Pac|5p5?_$Tp%cvAd=MEbk{us(cZs+b}66#Iy0i|2{s#YtkZSSD7H
zNT){b<>G3|ub2BKag*dtayN?)h!2WSiO-2IlSt=xa{obmTk?<O{;POW@_)(wz1R*@
z5!Oelm_?%h<&d}@4w8JRI8rPW$BUE1nIz)RB@us#<h9}o$*&_3?mqDW$$w2EKhKCS
zO8z?%;XfC@mOLJ5FnqF@O2ULmgdZ)QFZrb;!p{=R#VYYCajCeLgq~|jm|G>^Cf*_W
z&q#zjAigg72@>g@6u*`~r+n1co`iq8*je&3Na&j=PLsS+tdYD?+$s5kB=kKjJ|_7~
zB=j8@Kau=<65+k*OJs;dzS2pAA1V$PM~Rb3gr6?XlzfhOrMOY7C!zOl67lX6_lo<(
z=SZac8xrB)l>8m>1IbU42-hAHIWmJp_+BLR_Y(^wA3-8qu~;Gbb#iZ%dk2a5cZ&B)
z{!0?^4~uU~{x7+0Ov#yk4vBER<Q_pn-xzVS{4bUNLdmZZ*UA4n`QI*ilekmz2S}vz
zs(4uPKa)uBFXAVX|BFQUEZj<vIVAF1C^x@`OLsYm_*Eh|KVtYg`QIS<PsDo3n@NOw
zMtn)~BP8^_ExsrDCnUnR!`rB2I*Igqk_g{N94wwCMo5GoPa^z6xohO!B6p+Q50lXM
zEAct`|3?0AO8$=ck@#2fYZB@4MuF*dB%!af*qem^0QrxSyhxlNP8R2q2wzD;-*U-U
ziR;A;;%4zyv6)2tdq~88MDoYPrzAf>BHZ7^&m{MCgdF(~iAf~%bS4r0TyeDI{3tNP
zUn0(uyoyBl8^l{A-$^3;F7W~JLGdy1N%3V8dR`@wk9Q^iKs+w_7bL=U#1B%*EE3@d
zkw|Z-I8rPWCy)p~l|=Y*$*aVx#HHdI@oI4+iTL#-;@>U#ec~R;e?=nPTjG0?|AR#S
zz7+o@c_`Bf-&-6&LjNcd;furzCBKA({vV0gNWM$%`{jO|MEs}3-^u@v;-AD%<o^#5
zA1^iWd}1<*^wPvkvA6vDi|2|X#S2NqyO>0I=1N{J&X;@{iEy`zJH$K1he(v;5%DSU
zIq`K8@sE&5=P#1~P5e^)T8zU25W}}45k5>pf1cQ1<mPFVk0KF1B90R;mH#ZUT&xnW
z5|@grNnERbDSj+|D|W;8_~~CDP86qz7<o)Sa2sietQjJTA)3$7{8|tB&6B&ASSX$^
zP86qzv&FgMJn>4gR;&}Zh+9SeT%GlFw|Kw!bMaB}aq(I4Me#lH&*BO3r1($qTQSJ>
z2&9)F^4EWKb3KYYM;sxJ6)zO0h-O^`;mhQnCoU4J#TDX@#OuTx#oI-*egb`F{RDhM
z^5;aeo&q_49mst0SA^uB#P>vQ^hG(>(a0~ve~M{b4}m;WG@l8ByNBHQ;vmud&IA4<
z<>s&D7=N7DB%1XY$nTT;XW~QRBjQuybD~+VK|J%zG4KzPza<_MkBgs*pNaf6AM^8_
z805MP+-AK8>?C(rvA<X#juyv?)5XigE5*g)GI6D7)`^e~_kL!&o5U?*lh`bBJ(A(}
zh`$ugPVkUFE%);xf2qarX8j5LgWPY4$He2}r{ZVg*W!1gpX*7`!%eYCei(o>UjYES
z%gv2RDL3m`V7}aEiRX$N#Eqg^-$MA?<!%=57Vj5-E}C^Og#Vq~pNn6K8SrC1x`@NX
z;o>ZjJGV33I&r;tlX#1GyVxY&CGuBjjQ@bh?Vah~FFqkYC%z=UCjL(3FU=T_9~&UQ
z7rk5$gPp%7Bl#11@_doo0@Gb3E)Z`LZxQ#3`$TRO&UjCWFN(hvUl-pH|0KRA{zd$o
z_=WgSkvp<de-E+0SRkGwju6L+X1x#brpSGXXg)Itd5PTo6&&?163u!b+^giiTD(rY
zMQjlH%Q(j8FXPC2#Gi_<i*JbUi2P+7!~a$MRQyu>TJ&<=58;AhvdCY^QQk%DF7^`n
z^+);-7S9q#h-1Wy#EZpC#F^r?;tk?v@mA5SUm~5m<o>DnfcS{`nD~tNg7~WVy7-p(
zuK1z&vG{lK3-LSA!*x#NBTh^b)5J`XyYw>LNb!8}B5|5HLo61{#0BCKafSFJ@jCHF
zakF@<c!zkG$Ss1IpR+}7E<<-joFGmXXNq&gdE%9#S*Jz(I=O!=UMp@CH;LQC9pWyL
zTPrai4~h?qPl!*8zY+gKd_#Owd{6wd_=)%r@t@+iqL1sGNH-*Aidka5I7l2Rn)O}8
z8z;9}=Y`v>?}D==H|xA`n{{4rq2yPIX1y2kHF94s-Xv}jw~BX)_lSGMz2c*yS@(tB
z=jDD`JS6^Jd`Em={EPTE@k{Y*(Z+<D_2n0n#SUU8v8!m-hY{Ya4}*gxKT8}Tju9^u
zCy1AbGexs*3_bJYULw|ttHib9263Z!tGG?vDee+~CjLU)FFql@ApS;tU3^3QllY$a
zvG|Gjh4@dAkG5H#J~2Tw>&%dMl)JN-E1n_di)P&!;m61w5od_A#WHc8xJq0r@?MYm
z35ZEzd$F_FP3$4|76*w##gSs6I9{A2n)PL*XV#a&QpqdDg`!z!hCg?kX8zWQW}O-C
z8|1DRZxfrvyT$v(pNkKRzY?DnUljjCJS4s;z9arw{EPSx@k{Z0(W`ajcrjV*F6N5;
z#DQX=c)mDWoGUIBSBN)@_2PZv&%`IiXT^i!Veu{TUC~|tJ|XuP;y*>+i<|x;wi8pu
z&SE$546&~`NOafDN6K9&ju$71mx{B*Qn6B8EY^st#dYEh;!nie#75Dqx1&Fq^>*;*
zl0PIqE<Po`EFKVlFaA+HDjpO6CjMRgO8iFjYkfRU94ek8juyv?6U8ZFmAF8x5tobW
z#P#A$;w|D<al3er_)~GOxKDgsd`f&-JRrU=ekgt_ekOh`ekW#V-Mx$GJ|E~QcfL4C
zJX<_ZoFkTs^F{OA0PVR{?iJ#X#cRc%h?~W2;tug1@u%X0;=|&v#b?AnihmN1iO0p0
z;^(6K+~Iq<J89j&tC%PD5(kKb#dF1xVniG#y3Z$;$^9eo$D(;&fqF8}E5KVN-zM%9
zcZqw%z2bh6dt7r|cuq9WH{gC%?$^b4#Sg@fMfZ8f7jpko%+vFQUg7}JJokY9k#ZM`
zlf~&`g*abaDy|T(7jF`q#AfjU@j>w^(S1(xTe)8qkBcY7FT{U}IeOmEQ|vDmi06nS
z#IfRq;v{jJ$W5wQ@5N%3xInBC&2tolTPL@9jso{ha^E6u6}O9bi}#67i_eP(#lzxT
z;=7{zeC6+Q&(L#<*<zVEPh29_imSx6;*H|X;%#E1c&B)e_>lOB_?-BXcu+hnz9pLH
zET|vzd<8rq`9H;P#dtoifPb=>E_M=g#GYb*u|OOlju9^u-RClw$URdm5i7(6;u3MW
zxJtZEyiqjIX^`LB<lZ6PDee}{a~p(vSZ??E&C_x}FTNtaCLR&r7C#U_63z1-=rzxK
z!0#mY@Hq?Iabl9#QS2<{if4%Cxe($FmiruWgg90-&xsIjirnt=qB6PXiHpQ)@jmfq
z;xENV#V5sQ#aG1F#5cq@#Sg@f#81V~#IMEg#2}x~Am0gM2eG5rRm>K9iT%VO;xKWv
zI941lP7-H`v&Cz~>&2TzZhp;tHHppQz2g1iFU3d2C&g#QSH#!EH^eu^55$kelj7&%
zzr^pw4t#Eee03Df^D4N{l>0n!w0NO7K{U^+5Z*km0vAhOBd!$Jh<A$ji2KC-;#1;t
z;_KoY;-5usam{?66h9Zee9i@VQ0ypn7PG}3Vn31lk~7}rVu`p!tQA*@YsKrt8^vwn
z4snmTSA0}_Tzpo1QT)C5NAb9LLi|kpPca1#>X`2|u?vZ{n?7>qi)Tt+B=-g4#gfmF
zyHu<Zmx~+3jp7dRPH{JhbRU)baq)n7Q2eX-sp!Lt^UQxpY$v9QJ;gp^0f}@*$z3GQ
z5{t!3@d~k8TqbT1H;OyNJH>tCe(@<1=^m8(u=tkvuK0KH3o)UaQ@(a$rkEw>if4$U
z#3FHmI9Z$_&K4`g`QmDEomem4Chj0njy-bk6`v7b5RZs&i+>aUF2;9v%9Skk5POSb
z#E4idmWfx0i^R?1t>PYWulS1ins`DyDJFzf&*D(=9C506sklh27OxSn7w-`768DMw
z#ivNr<EwJNF8)#S<8q%6Ka<>(?c_5cW{6$He&RrJv^Z8APa@sR<t`Dc#0BCyalLqx
zc#F78+%5h>{H6Gq_@wx*_<{Hj@k{Yr(av$omm;Q#x#AgOzBou6EshnZi8I7vu}s_`
zZWNouX7OI}e(^!^VextKW$_Q<TjKlThvMJFzl&C`Q%;|lDrSh?#2oQlailm?oFgt4
zYs8zydhs6dr{WXh)8ZlV_u|LmC*l|4KgEPRC;#olu$U*FC7vrz5ib$viwni|;s$Y>
zxI^40?iXJXUlTtRKNj)0(e!gH`<UwkVCWO^n8~=YOl;_e!)>E+V>)Pv%Zy<!v7b0l
z93qYqi^L1W@!}+LnmAW17puet;u5h|tP@v@8^n#`CUJ|nRopJ_7WasI#eL#_@d@#1
z@p<uO@ql<ld|Ny!9urTBpNn6K--wp&)T>YA*SL8dPZZtvXR_oDi~M~T!|}`6WIu7B
zI7A#K4i`s>MdAhGcyWd}TbwJFi%UfQCXeaXiL1qR;(BqDxJBG5ZWnioyTsk%9&xX@
zPuwp)AwDfWFTN}u5D$un#UtX|;&JhWcvAda{7U>rv^-9^ePT#V6jMa^eW0-1d15cI
zpEyt)BJzvftk>b<1>$&dk~mGAA@cWoj5k*-7puet;u5h|tP@v@8^n#`CUJ|nRopJ_
z6nBZc#XaI)ai6$fd_sI$d|rH6JRlws-xiOG$He2}3Gt-(x%id%jc9q*equ;W6jQ`B
zF;mPEdx`zTf#ML+{O*nIC-*3^NW4HCFHRDtiF3tru}WMZE)i?RI&rnQLEI>A61Rw3
z#qHuwahJGP+$ZiApAcUb4~PfF!{QO~ZSlBxLOdycE`B9`BjP8rrXTynkZ67nh<Z(t
zJ59_Kv&68NCk_;ch{MF;;wZ65G`}lEI^*S@Bu*3OisfRJxInBESBvY!_2LF`qqtSv
zF76a}iMz!;;$Cr|xL<rid|G^7d|5mo9ueObkBY~{<KhYNr1-hW4-s>m@rfZZQA`oj
z#7r?u42yZ<KyirJ_C2&wk{5}S#A)ITk-OrV@lPxltHcFjow!<T`(E1y$@#lx>f0o4
z5qFBaME>5H;r57o#eL$_;`8Fm;sNoXcvw6t9utp?C&aJBZ$$op+O&rl5)(!4nnQo?
zL_>zfw(raFE9~^=1~eo$&ml*NMdAhGcyWfv-DVhmu2?R%eeZ6G<h9~DalN=f+$e4m
zw}?B%UE*$WkJ$D-zWtIvA-*gg5D$un#iQae@wj+GJSl!IVk;?AZlB1#oLLWvVv3k1
zhQ&Owm)K7nC=L-viQMF!dM^;ii<87@;#`qm&1d*3ae>IM<x{>|Tqmv<`SpAHo8JwC
zTjl1L@G0Ld?h)PhmD4z%#k18+cV3%cvtnUwNvW034}ut0xi);drPj(fA7RNat-<H(
z@qw0n3iE&9YX>Gkc}3~cdCs>x@*R6gX(_(I<V1HQ{3=IG;1YbzV_t<4a6+6aS-|hw
zOCxe<<(Dm9xR4(qiBVLEkLe@O=qVHOOKS05rqZRgQ2XCKu*7I#`e>ocm}7|O0#g%n
zWaB@>;ZkUhw&Cc<;|!P(%zqVbAi}gwm*1gq4-Dz%=!gG!ZO<BIT=-4cRhIQM?0D2<
zF$@i(O@?vv0IO98;bknG4%cr2+_Cz$SL1!(6h|NHz}0s->~0*YIFySrxrK`HTO4C&
zxWhfM+e{v9&f)5~63*Ckr(J{on&YHPxts19*xfkP@ajdD6{bap>$ei_Sbg8z!+pvf
zeRxf+Mc-!F-8isXpFrP!oFDGt`uzlgSbd52S{8q=%zDOaQ7!uJhTV+=t99>G?3}_A
zOo!{&40o))*$+AGM16Q|rbXW`U}qfm2OjxVu(!z{{U3vg4L1iBzl;%d(2wRNQDW;b
z!VPyFAnTdOb1<>_D@Xp^`b&kM+a8BuN3$;h%#i{c`=om?O&+9suFyRk;pRe!M|l>j
zhx(|WX+mGiu^s(+M2pMOLuY%K*l@MT-?7t#8!)(F=#X&qC^&QIpn*fq9(2~AaCo2*
zJO2v?4jejkXgEB0;F&`m$=vw0W5-9d7q!uB<4Zkmc_^rJh7rGWuJ^*vy)vzn55E(+
zG%_(VHgfdg+xPl51?rn3+s0V0_x~W=_)6z3ktVCGD6zqp>u;DDu?ueOoLV1foE6y;
zshnV+dwJ0VR=b9ZBCD@;=-LnZcHb6BY_fVbM(o@yYgWY9Y&Cdub4P8B<Q+V_s#n$b
z|M}hbcGkcw!`xY8wnvT@6-EMCR^POPE2^qm`BQH94ITVx)&5rUK-Sbqx4HhN36brQ
zvaF_v)%1SRtg*um&WbdJtV8F2;A`w+Z^i2&g+*yrcWXk#>e;(0Y%~;@bmvzEvgXFP
ze+u``824Y`J{sdr84}1!IrF|TZyg#NnNZ|2xt<+)uc-c`S&_5`tEn{76v?%w7A7`s
ziEJ+_izGJ8ig^24NA7$-wP|Z8eUo+Q%lEyxiFc%J+ZVYp)M=Ez$+u&>H4Al`(2#1k
zukUQ_iKJ}7w}`hU4k|4wFIpcdD@tm(s9T54!TPu@p<Cl`OKu1?1-5stx}(ajpIMbS
z*sAYb)zxa><f->ISh-D+t&zS~apca(FVTXLNMpo*^yvsb)iiQyq)U~j;i5=ZmAy6F
zl)bn4pPhw01h%pboEpi_3S`ZQ(0#V?_iPJhg^g{rkzN#;T{Sf_t7=^&8}aN0hKy=*
zVn#K2jAloZ-A2>6$d;-pk$R(PM#QRbt;vZQ)nvzLvf606Fmj-3a^yGAbW_B0O6i=K
zQB6*1ojhF@X<fRMoGlS=)4GU#uD9X+qW9R750-q?q3OZM{gFA5{gG=TR^QbJlbVA~
z!%aPQHGRX*nq=xGJL~F*qutKBK$0Iv)WfqzNwO}|%hac>dQRR3t-U87TwN7xWSu76
ze(5P%T^)|r-dR76IBjCbXdQNnR=ao4gGo&Tv$j_`E$-&CH}dJmcQl@TipF5$y2$1#
zH<Z(^*F>g7;+sZAI?o*!@o$?sDWNfC?u^K!Nh#YlMoNnk>Vu7CMJa>g(L>Q&8&d{{
z8XCq}2k-qb!Ajhg-ncO`wa_^y8mx4T1gVXkM+NJxL+g+Fc5I34j-+i%-@XCo1kPit
zyr@sttwncRO_`nsuf09uZ3r|bHkB4_i(J&L9_N^~$=+<85w|0--MS-NV~NwEB~`&J
zXY6p?cf!5f)TiTq5ANeJZhJ%!XLQOCEC0<y-p075EjZ({EW63-n|p9-B)ck8ZQ<1J
zEc6$vZ%6o)RLwZW$L<>kpPg0PTKNRCE{b%=7_~i87>UEk`CifXh^Gl--Pj$6{Efk;
z*wMn*n2H=US*#}?>WCv~Q>0x}V`M5uw5<{A(CbI>@a_yBO8$SZ+=Y=W+t<{sQvi7^
zFPea~x{m68us|cFou!_29?IT7_25-i&WP#CgIRX}(7`*a_O>bYES1{V^g)qtu&=>3
zqviWWQ*jR6ekfz_@FzA!wngrW{48?v*Wt!<F4_{ARWvJ8*O#V1V*sClxeRU1QPx-Q
zZ+P)oDq6)lRP#}4lW%*IwGAWfMMYa9fu_Xf#z>!|QzJdC%qq{T97n8d{%_ZWv8_#O
zIp^N2h(F8IrnMX&f0n=Lyt&&WL#%m4k+BK5l30BY9r8C>J+?=Bc0F&dBmeABX(Y9E
z%Qan8<ZEch93IU1=$4NH+kJOfXUzD>*A&;V;X~&9?nCQ8!Zonx2gkm{czgnLFK0gC
zv;T@~aUvI|ZZVhX*8e<qAQcl=j~y~UbMyGks*ESt6GCqZ!g?lTa&qkP`5(e0#A`kd
zb#bS1BMM%C+a^!Qe<zfCLcxwm(dYB?OO+m9un0lCixI%vFLf;KzsBUiJ1}hqqlSE3
zP4aT-$d}UzlM~DD+mHW&4TxZSFGlMAe#uPO`zk%FjXhWe-#~?(u@173&wsC%-y)0S
z0;GR;;u{dgaWTmMQ)~<cNBltiONT9C9V}ieG338H?mW1YxODEnC%6J)Pp*~pM`YZ8
zzyAZ{^jY2!RPr+~qk7M!@?Uhpd=^{r`F)o|hRWiug6(Mcz5rXWqp6S-D##2D2)zZ5
zq-UWtSddCP(rAy*$p!~0MPE`53KATY;A9|_^fVF-4oY*JiAiG^bx;?_nbN+v&I%4r
zc+V(GLq#oxEq*@!{T;@X4U@z3pfN9aR_Hp!P1;NaXUDna<CB2kIdb}vUZnF}IYUY9
zSc2hlCMGRrUe1#<CFw&tN649$^fSgCDQ9L<BNG}WXI9e13_M!Su+^a*DkNkF$Au0v
zR|#m<;6?GYv(}fh4#vmP>CIhdC!J02iKbw1dy;OXd$Qc?Jy!g5q|L=~Q{?Vehn+}m
zlO4P~G!P|l>U&NH+Nu4g2pB95I91?FV&@2!#0@pRC^Ma<-B?-P+zmD=m5Spd@TO4;
ze&2XFQtgyyk=0OeX^21JP5K4?1(&rqKj%e4+`Txs+)W6Y*y~cxfx4>T!=cZR$M(fb
ztl%RZ6rp`_wH18S?FsFRms`R8a)pv+GGD)nI}7mSCMJE%q#lzqxqWeIr4@X<{X|GT
zxhY9JJ%UdtZf4S3bUtTl$&;Ivw2ICby4E9mp4@QKMmEh$U4Lzyc}YKKu78{KzH#<S
zx{3+C68Eif_G^#Ne_Fv;mC!&qQGnM}fMIZ=1P7Jw@T3>0>UZtExb5=fj!L?O&cp3f
zjkB;lK9Ow&{~%RGNkiD^Zz}Hiq!nzXx8k2P<(-uDA~X3;hYkqj$(@!ohJoKtG(V)z
zosm?{5*<tC8SKfOopd!5`m;J)IX3cTTQh39`N!UpekuP^j&|t^uXgn6*c~x@`GRvj
zA=XaDmDF46QKqbnYgifcJPAup5qudh(tn;O&2fh^_A%jko^FmiF=H1CG2at%`dUiH
zkLkX`6Z$#s);zgs8S@!_p{svj27lNaT;%Eayzw8BQOER_xc<X3@>mPip7=M6|L}~5
zQHbDDkA{*_8Hv=t%ne_Z@gCjFUH=O*9;UuJPukli{`ic}tj1Mt_(>W3VRLY`Cytea
zYR*WfyV(=G!GxcY!SgD3w<ndSk~jBdPsSiB+~w)ObHtl_z>~qB$Om_O5<fu<Z|>Xv
z46f}4AMm8`-rJjd)SvM<b^O8;|FsE$C0@Uer-IW+kD>x%8p$}-NPHOU_iaUhH2b%x
zcXrU2pcJ|7`J4&Fc<i>(K#0$!O*8tl7n+k9!w1jHT-S}<O=h)qw>z&xVKRS%0we}=
z?a*R`$S`Af54$}b7)&xsSiGLLdWbJ$9Ls-(tsW9WiY&O_NA;OL=uHlev_p?k6?<54
zl-+?2s(Ol1N4xGo#;>V*jNO5E@i^tJcv^moz{+-~gTZy4U^1#PgA38Yt38?POi(L>
z3+TaXJRO{N^kwvCf!2Fc7}%2=%J`0LaIGhUmkCd9UIw?B4PNJI=k(JHGFZ#O>plH=
zUU_mSW%LDu8$6xO52<r!Wbi|n!5cgsofEDqgCBeh-srlQWZ?ZZD|nOZuFL2{|BarM
zZl=xG*%`wa;3uAxd?VOkXYdh1@Mb3m-rSvb#*Z1|7Dt6QcbA=!%RFv!1$*oaJ~a()
zb_M(F41UHSSnmp+urv64G}zz@p0_h9S?(>)`H1dnTk*V7GgqcgJ2`G<%D97$dxY!G
zusWR#Zu11^Ly++;Vg|Q+y3oPq<6?VohbPngh&Z>-isz_Khf&qlieHBk@kEll^U2^E
zkN4*gbm6EIyw#Jy#_f{Cnz+N0z*L>|pL8Q-T7kO}6dUzXlx1@mFufZc?6<J{eVkKd
z*`H9Z)8=y{e;@zj*$3nC`j^Ro$Lh+~59WI_IP%$cSAI1iIKbOA(>OgopLuN{<huY#
zcH^fB{C00-DRi|bPzo*G`IKyJ_&-oeD-2`V;TfoJ=;h}fLO=234n-*24!(nA;<nlC
zd%@Z6D*W^Nod0WJ&$j0wl06rjUE$!uJr6r)CUn>(={F$ASP0IB$>HZy?a~enu-^-_
zm9n`ES7yTTD=gnr#?#p@H{tljlwz3NYgnj?^lPBcv)Rf!pNU?XM)mz*4a4M(r)+_d
z-3aR%$~IEAFpbeVAay>F@3ExLvKN_P-y-qlFg>u<g1y*?*mw40i8${<W^9R(Wn!K4
z8%(=<)GS?S*;l2q^jq-LMgGh)ZxRbtZ8AF-YjYRC<jpd&ZY*ez4yYrTyh<bML)qnU
zkA>-Rg=N>6nEXN0XOvtCNjk$koQls(!Q_3&64Yc;HVkW|SulAsSs69mDf<fUW0W;8
zzqLl&GOR7u!t~%q1NPGP*CX7maNh!x_jBs2OJW(0!Tl^{zceyau2(bhSP&+U?>yLb
zofvL^C;S8gChylq)}69lc;$K>Opm&Omc7ELyB@3R%VB!d6+qOUp}vFjq!A5*D4nA6
zEPVe9rbpdih>ZT{;QSRuWz^M`p}JuNO5-SG+3oEf$*Bq6<Sxn61MTf8b_%+)C(lYq
z7y%)!NgXY3@;U#Dy*Gicsyg@n_c{BV!%1=y0!c_1J&-V{5C|ZmMrMwT8VMjmG-M=^
z448pQB#IMtWU2*%hFYs$v{tRwu~w~B>r|}sSc^E+p;c=qYwP>_t@Ya{CsC{Sz5o7i
z-}|{6cE0O**4k@cYY%7d^`sn=a#RYJoeRhZO&IKnK-7gY5Tp<d*h681Hf%WCmy%)+
z^&wbNYL}RjeZJWl)Taz~W@m6I(?~{_@TrO6CnD4MY&8YJdJaQ)TqtJv+_c2_dm((-
z%PGV6HX(wYImpOzh9jGqS-#;Bn>J41jH^#PB(lytWh-q{62_GiPfa2EDzg&%sjL$F
zCmxSp#S|Iu!11;YOuUmLth7O}Lzgxwg;j~1>i9!OARL$Xj2Z_@JviStIpVd%@JKIT
zZ{L*A<@|CTcSN3kc7{K6`!qCQZWkT$pQnUPGb+$f=;9S79lM0N|Mfd(8X^Jk%uEv9
zf$lt#Q<3YOd6t=%Ab(*y6&jyYM65=R0?r?NMIChQ!440C3zb+8x=zK;BLK#3J-Wmj
z#K4Si`EdE16A32bI;Xdp_?ZUu#Cqc_CU`aBbCwY{11EY(ngippc5`6Z;IIY6Vc1<~
z>&`Yhydo_yNv<`KFCh3EwFyOsSBwSxRi^6}z<lzBZ4fj*r<h=okYC~|)G?cbWV$_^
zt@pHra(xM<Ev9}8b`+f8FXM=au%%r_nBT_{5m|&9jz>g+)xlJ}YGL9~u?SRq8{6A!
zbIebsR?ujylZ(+hDEgK*W~NI$*gPyCCLul(h-unRgd@DzF##eqyD|2J>Sv^;V(H)o
zn2CiB=GgdjW_^K|b)#2=9(*SMG^K7`(0e8Ff+Ui?eHeDXv(<0}+^AcEt%DS9YNO*+
zMB;On5~mqw3BgA5Ig5#5XmW(Uu8oe7*uze<vvo&XXh;X8G1!xhT#(o74C$aeC9WGc
zh&swMut!X|af1*Uj;1Dt9l0WEu$y#N!NE14Ocv?b$P=4$GO^P()=h16)Swp8-mKa4
zv9qM)W}_}9?!s=Op<^N{+~=G`9BrJ%#4O`1A=tKv&+Aq`r^IU-6NlG0s4di+*#fu{
zvYX#?8GVpSx_myr*{qvdl!vK!!Qt}r{AoAia$$VJZYF}blLvB>C&K#uCY5PWs!g}F
zRYIs{DCZ>NeC#eRXFBM((hA`YI&QK;q~ifNUN-`|G#wusp(W5khaWj~otAJ19lfm(
z>7XNOh4c<OMq>9l3nv2XG^nsGZFJm#9RqeRMt-1!!Y!SOa0dlmk19l@g95KCdphel
zXN3mv$RW9r4k`~A4{D6pI)@%q9)`N;X%d0X_~oW|P}vgqh#!&JLFK)1kN6Qe9aN^_
zg3Lx0KVm=!l{v<vTdtx|9)=yo-P1<L2J9%z9#dQj&vh!o9TWzk1Ee}zXN1P**|Ozy
z91qoE>=+1y2EyJp4g~WM*4cV>8y(zz&LZML?5@)q=%C{nD}+1fIB11P2OWR1LV5=s
zAv2B^5n<yjCL+eUkQjy?Z5`;KV~Q2R9ds<TLZpK)qn(D`=PV&Kd0yQ{2X~Z#*oWQp
z0Xpt60`f}7<5mcF(D8~DA{})6&I;)rbofK2s9_-4I2RK`u)EIcKnEQYtq|^@V~!Of
z9ZTUT!H$d&nt!*naTeEfu%(TTdrhE)!~@2;nAmT%#4}b){0_Sr1a$Z@O+birMBo@=
z=8S~|--CjFLkAr^VPHHEQ;f5i_`;dP=Z$6#WDRV%IJCJZj(xi6gDIp-*o5f=-76su
z&uNa5kIT@`4D6gR(3dKKYU?D<$8Ne69d^2CO`I-TJEsdA{5k@0PjOl>UWZ`FhX!;|
z!HFXkN~7U8?VL-f_QK|N&MI9(cg`<e)SWX86ZGQl;G9#$DsdJOoI=p`cD8wQ2~HiH
zJvbk@&bmN+Vt^2iPX-Vo@d*GzdVJ91@F*%a4||HnEheTR9aL~fTDP{*!6yS4`?s30
zPvP87MYw~)`PeZThdb!lpXf`0GlPzgm^ndXe`kE`W8Og0m<&P#T5($S<^jxCP(x#U
zP}km^U_HF>sBLe4=ypWsT+!`_&Uqu%Y2_@03E32$b4Ubx*d*PA%uwQvvm;@rlJ$vG
z$@;{pWWAkAG*9eoql3GO$ezR^decW|hUtSMdQ*uqtnet}<A{W_Nw*_9r<iU>bWS&>
zh>XY<v2*HK*g5rJZtR?Ta8m4?dN3bw>WN?PCCoQF6Xu(xoNqX#xDG0(b8bQ9bj~fP
z9L_Cv4p~Z^irsW-Iyj4<vtx`UZs<W@+!97Q2RzTny>M9^%B8_AcWj<5D%BUG&eF{#
z`jk0&Lp&d9xnnlv6&Firrgb_JX4x7~&r<U`{Yw&|nnn3yBGhtrL?Q&Qzf2<Dh1i!w
z=3SVf8oV0$l2BfKpm^Tq&7z(xCWPqbL-C8g2^u>qf5}mtS~r=a7ZVp6XA!a6YKg0?
zmf!^$uDJ>8EFvDVTH<x=A?Hd=6V}aH76%ZY7-tdTN8X?%%!$G&B6z_DEs<%QMZ^%R
zCF})U5hv4XtL3FPrx-6uZ@R&iB`27Nu;Uhr;IslQ@toBXy#9cec*|;uPpp<OPbi%t
z0#5@NmKbTAMMR<15;Lrp;I#<C686rZh+UI2g_l!r)<7uE6Zc|APKn2j^CaR)t0g#J
zAT05k)e`SpE#XJsMGTx01{vo`1b;J!mKblfM4{CZyeL7ugmo4X94yd!Lj|qE%Mo62
zc=@OMB@?QMc-J@=5g%JE!OIYIe<IyDi--}}y=c698c+7d6H@dBjpv1a6W`D>U)ZKW
zGY>n4D8ab|L-d}u2jF-FdkFW0XE*~o=w=t{!AXV+3S2PT3qbd@!~hho!XD-kTZ?c3
z;Z;nh#>;r8hU0&UDRnWy;+Xt+<%*||{Fn_XI4lI`XWS^xV<MbK>9!&0j&EHCb+^Ln
z9`qh_51MQmWGT_hIE#sLt0lN&uJ?7&VViy_6KCU?EPJhl6Q@^BqwiKkX4dGvJlbZm
zvpyd>48k6APDeuw=%9NDb~G2k#~k!xgRlbDV}}><#Rp6X+qv24l9kt4JGO2DNZ;(H
z*1Tzzer7jO*pQuZboF&A5vU$JvO;V$&LzYq>@GgY?4ZNWmP?2$u?L;CPC<VB7S`_+
zbUX_6udpK`;&tpn6n5;;_zh;rLDz!JYr>b9N2i!bM)jdmFK(lw4|eE@L7tutUfY@D
z$MrK8eIp<v9I+ZZdeAKLETcY=;1^|x_Kr3>be(rcTL`)KuJf4d&iU2mjq~fr*fBf_
z&XBm*@paI_>n-TL%PucF5vbFQS24lq6X~AYM#l)NCpdxP!3M#bIo1vGLMJCt=H*I|
zvnI+#ylb3`2~K||8+3eT^_&L>m_D?K;9Q8C244pqb|zdz@Zu<l>qeyIT_-WEyP&=Y
zJJKTT9oI7AIjbc&*_rN6hrRu3-Wb0`Vl>`thk|tup<-_WK;-BJW;3=r`B262p*ie^
zwl~`}{5=&rBYXhlY=j62-b<iui%3pTerHUF_h<_Gg&R>97n{n#JjglW%cp{bA<u#{
z7CwRcs^QQ4GfZbWmYIxx#UDPl!|N=_a}i<lxpg7)c_DT@112sv&Ju#14)wan+z<1T
zj1wSv4R%x-Ve`3lo;MvKa_@SJp}nlQ#^NdGmL8Z}3i1jD#Ge<35tq+Ac&9fjm($Mq
z*y$$sV22UY&*O(6_g}NIa2&thIg4(7+l-SS@h9UfA}0BbmY8CkMZ{*SCHPAqN=5w2
zY6-rX1T8TJJq7U+Q;c&dG0ixOh|8^(*lD!{KM}<|PP}Wi1Rv-mJTye~U$cE#N%@um
zW&k2&oJGX(R!bCFEwR&T3BIs}G7$%?mN;m&!~m1e#l!;RJegQ%oJGWSR!i)&TH;fy
zB|fuS!j|-8uXxaW&Guy_%`}-iiQpTC$USkY)e_6CmblJpiG5Z}d~CJECss=gGx<D;
zs5H(cM741i5qDWFagWs!5z~50h;-vDB5X;Qc*TR}Yqu{eD<4dtfZp>7JXJdkIi-aS
zXo(i%Ttck1TH;=-B_6O^B4qPVjI{YDcy7X!M$qCd;w5-yf|lU-&d?Hk1OY9PXPiaE
zLaQZgv5UHwRS&8He8797DbfPsChUG(kdPd$0rQNOg&l+Jnllwou*{kf=wOcc%MEF>
zvzV~XZuh+Q*}6Z#$H=#0$8<+9DMrDB)*~Uhy>#gIlEHB5Ol47LDkpix!|`@=xiOU|
zvEwk}K2!0_hzE`HL?Vi8qXr2kgRq^cE$U3IYZB%<=>X#VE%r21NxU&1z$a%B&Ozs!
zs1^~=8Rtm^-;BYP03SAo(@;klrk(hfV0^<l5C2#pwx=y*DtRWm3)#~etdrgA4(nu}
zvaP((i-kXDL5mFuXyfH*;+7~+j<7vP;1Iv>Z)vIKnIys@WnX^&X#D?5lkHB$(Iu;z
z8du;O#b|YHT~%{*#M+4y4lP;H&>C$q7Rm8hWwc7x$V(<hyO<y^f#;}(#)hg<GzeaT
z_Z;e4E2~QC%PMO4VdTFe?&fvP|HXLgYRgMjR8(}!`^5aQ`2}7H{);JmX{|W6C1%??
z`hxB5abxrGk_g_isjR9lYprW3HJ0k}wH+Fj#^dqMHw5%Qe5Sh6y5d2gMF<=SJvvNN
z6}~{VLF&s|YT&}P62Fd>gbM+@gX9EF4|Csid_gxmBbbC&x<l?d2%!xb6uAZ6tPD5Z
zN1s!C!H}C<7z~CcXJzGN1(QR*V2^>p<lOxHD2{OlM}ujhjQn7do0T6-b5D!H)h8NE
zhnhk<1-SANc5sH9=F7?oCLsz)ed#ES77TQoqIf|BDY!@G2YbL1uH?dC3R4Q@1v5jw
zIl+`@Fg!V!;;x&M2W2iindcs%vGmRlrW8*63O&Ni4+i^~*n*)kCja5wVDiA>$msQL
z`N3qo2p>g~xfv#F?saX<KtVPR^il5)i1Oe$2wqwZrJEOJn!%Jg!A#_6AXK?jAXNT0
z(ahliJl;J$Y9cKx1W}W3I4xOOZW8L-RKW?sh@qQmt0Kw$wlCkkt1Um@eF(GPU2U7H
zk@sIa)yUY2DDwH}#zH7+qVC(s3-bBw#weQ7eGm<eMw>JUy1{fs={q<p*fZ1<jg=eh
zIgo!N?(J>SQG=?3z1>Z|B?#j9@jaV+JX)5nEErXw!e_<M7)pJDnNp^as1RaO&`5(6
za)=j*e&`DXD(YVl(&TV5BOYUuIaFE5rOu?-nPU_9Fq@COe`T(|c}f3==f7JI!oX&;
z;LSz+jha9I9?f8S{!*J43>xNa2>;}pKf%;#(I}^>L7W6qF@iz`9H~Rl-$Ur@A<TD?
z0dSj%D~Ne569dBY<N)|)npF4nLQI?-qL`X8vVy50w-%$%re@OO{E&&+DB`Y<4*8d-
zm^sWO#FR0LFmngfFcJQz%Z9qcaY>>1EK`ph6w7ynyN*-RkW3129P2qo#~q>SP(fA*
zQ>=UUMl-oR<SWeLN#OR4IE8SQe!{oKn=q4by5K~$+#O!Hgp*|263mfv3*F)7(1p=#
zw=d@3kXw#GQ_Te5hiy40*yq?_>LJM7;2;#yU~2w1(j-p~reY4|td3*cH71p`mVPXb
z?H`OSKbTs0R4#+DDc9Sk{AV6G0Otpsy?XRf#h8v3OdijMC`3i&W@Tg{<0<YfZP9$5
zVciRSo9y`&=ielA7RFyUbZk}*g1bkWQ|r8Hb8cg$_47_GWsHue`Txq9&77gl`H<yK
zaaTpFnMfAnHYq20Cv|hejGxr)DHQF2O6h_AjXdy-4)=Vv(wAtvpU(?$K1Wiy!LUha
zw7E=Sx0s9ybob$m?sIQMk40{-U5~SDMn)fVA<!!tOpXTmmwt#P)YEN==DJDI{Ad&|
zH^OopaP#Nz1bfSwEsX9(f1&9fY|;Gx>lTfK(7Aa|9%8y}4_sbhK-f;1Isq*lL1np(
z9NoxYkI+c<0S2ecwzt7e!;i7;&c+^%#>SNub3TL@7-jj$`^OtlrS6md!l?V<hC*J;
zME!iJs<gDa5?99crE42kRW&%JjSZz$YinCd%bHd+JEdzXS{m!iaUELLQstC3ji2Z=
zH&slV$AHbXD;mn`O3PcToz?~lRh3bGpoq_ss+()qBY1UP8RNk6D=p*3mcpm1si~pS
zDXlN};;SmFq}Wtf)u1${A6>GjxvHtTq@u2@zN~3XK}mIE)5>ur)8`k@E-pR7vSdba
zQAtr#<7rhDEzKpzO`mSAlp9--MD?o1W+qkLfRrm58&}pMBhzYEFlWadzbHDr;K-=C
z<Tp1o1!D`wMMq#InX0npszam8aC<On;;3@0_fk<4#WFFq&9#jU(XkVb9CPIOQ=+5l
zD^|50ThZ8rWoJg!kAd7$(^_8+R@XI_wT!~8(6P;p)h$qzHC5Cci%aj-6PicWM@Oxw
zTvOImJ!))p)CuFFqpBMkM`6*J+6o*}S6kLx+pq%4>ehye79=;S8KnZ7q2qElaTzt)
zQeV2JvTPk%qN*A93QlXhYUx$eh|kALQR-F{)?~^4wUy5h^|ffY+WJ+kO;x3<uxw3f
z0~XM!Ms#Hjm1tW<iw`R68j&aSr)%4mH6w5JRi@QTOPgb}=gmYXscd#u&2A{*pRve*
z)q4F34N|+-+=ig$P}S&3rPbpQuCcnhxr)7_zN%?ORYS!(XVnR8LS__oU>)mBarq)W
zx>2Q5R)Kfa@uz@)#`4cNTL{yunpzsyR5W|NwRCk^T`O9D)e*RJG<AaR+>9{je_ojS
z^3JYTQB%h1V>OvX(Wgt<D5i%pX73=B03&1!J2>vi*xL|s4KmnR-t3f9SB(B&(CHl8
z=|pxb>KdDot<vVoTHM{$;&5}D=ajA}tFJFJ;|eYgw5c3uolRjzS2=nrQpUYrU2QXt
zt!F<dEnPGZEe2{ZH?OY6$XZijO6%pD_xZXT{mSP8qj|sBrJ-<piav!A(tvLjl|bog
z3{mt^Q|p`?PzkGwo6sz#{%V^mku@r&n!nSW(i(5@oBG9(rdXAYt!MzJblwTm=aw!+
zhMQ_J&tM==^J>v4wYBXu*I?Y43C0|0>Y}t6eV0=Y?w&DHkT}|*92HsDSdOVFv7<BD
zbycQ;RYkQ`RY)1>l+|^1>DGqU<|@=&L)98I)an-W4wSKMExUMW-GuRFw&$1Et+Z1d
zqBU`7#B>=f2sEAZVT0)xYmj5qQhdNxHaC{mVA!Gft7fnvnU$3$(JoV}dS&NGUs2V9
z!d9_9Q8|^!Y-ux(K&jc=y&e#6q0(mS!G*LMSC-b5nO;+#*r81&uvayhSznX6P1!tD
zQ0;dq9zvT(6>I^__FhwBRC7c$m@L`qG}DVyilbLmRn%73R#n<+ud)ks+4BS@gxcoP
zinVCP<|;M;=Oi;f*{Uh4V<)2@DhUI|6u+UqtPYt++)U2Fnc(Q?2u|}0%_A(FI-*nY
z7;B~;V?}Y!sHkdgZft6fP8`+ciPoY2w`T=Dn!{5#hp+kIPG&<|Bo(XmbZ&fHH#IHu
z+~9eE^W6*lm-=R=<!w&-R`|jm7lo##o#mU#Zv)Ht7|rnwhBG*!c+`9+6zMTP$=5rO
z>C5tEyE(qTzJ9(z=DAI0%;q^?TnsoLeI6I!;ID9ro2v(lp3eMM=Lw*TCrB`RlduKM
zx@^zHqp|*c!f7|_&o$#b*>jOD9+)O>F5Wvx-0+iBqKNSLh$Ufj&FWU23K#F0C2lU>
zd`jG02cOR*Y_8KgL1KQg9DE5C-_qeqY$wV`U}y2zX1)1D?aL;^ycQ>qgU+;BX*K5G
zPJzSm3&-F!Uc{N4i3fBfD)~am+azBld7tEilHZlgmyLM*r;_=a5#?kO@nuTxC;2VO
z?@Q({bqvq-h#8*0XHkxjkol_*<pGlUn*rqslBY<HN#-wK^j|D_x#Vie{3(F`XGy+L
z@)pVbjg0<#CG(dg$~Q^o<9*7HN`6N2OOg*tepm7*l0TKq2l+gHB8l?xXGF?#B=g5M
z$|aJkB{xXs(|`J3Dw#hxQr;_>Kg&_RMKXW9qWqxb7bL$f`CZ8$Oa4qU-|Arg_%j!e
z&yoCN$y}e6{trohTr%JJVtB5{N`JoXMfrWne9wzAKToIsNXg?R$0Q#w`9{gNO1@X}
zgOZ<={ETG2v&HxiN>0O2r`(4`dc!2=OD>c=L-GTXACdf$<O7mFk^Grt!0}^x;5<v4
zjvV<Uk}|}%kq&Kx4ka;7jFf(yc(gcGjEM_H{*21_R)`H^t9XvMS==FBC0;AuDgIP^
zOnhGaK>VwC2*xAR%@-$$bHwE$zY}7()#5qgUh#+Gz2e6rPDtjsG>i)#KTzZ+yOfU+
z=ZGhZHR2la0`c48)#9xp$1CG|Q~ZPIM?a^&mlzdK5IO$nzfwF~yhD6gd{g{HbkWaw
zTyJr(I7X}!&k%Qs*NL}_99N9zS@EDa2>qJ+Q6g7>p*&waMXVRk6fY645Pu;4M0`Sg
zRs2BwyO@fO&U6Nfqr_vy<Hb^Om3X$u&mnlcu?G)MmVAO(Dw=g%;eVmz-Qqs+S@BKr
zk75v~aK@h{4i%3OXNrr&DzQ~OU;K`Eop`7CsA%k-Bc1mp|6QDoO9rNYvbaP1uJ}_i
zCE14SCmt@26^|6>h(+RJu|%v8o5ZbRcRS(Vr5=;hwer73@{h&4rGH5Bqv9{6H}=7C
z{A<#`A-%B=4!yAt4*psC5avSGLoX8gEU};TLnR+78av?#f0X27#d%_pSSnVCH6)H}
zmb^wZcEFLYu>%fnQMh*bcZgR@|3k??67P`yXObTljooj=_oC#t#rMPyN#y5ml0O#%
zIEMP3B=!t3M|v#&Vf6gCoBqbWH+YQXDI|`cEBOR*q4cGajeT#pYou?MevP<6`U@mq
zB<>ck6n`MzEZ!$RC_XJdFTN!jd);tz^JC7ybY(~tWfZ{>>jxN`*9oA{lRQG4Db5y)
zL~}kwc=MhfST237$ahDX&KmIyag%tyc#XJEyji?WyjOfc{Dt_0_>B01_-pYE@m=wE
zB3G_pzIuv%L|zY5pDPX*3&bPDLUD>{mPNvG^Cfc?490V&c&^A70ja-C+%C3@9U@=W
zVL0=a4tTrdyTu2@hr}nur$qCb4UY5dj~tZ#9r2IiUqv6!zX;D?`bl2rlj)*4|3e-l
z`AE@R4?sUd@+^_-`SAEfVu{G>e(Gz*dhtT>Qqf#DAlxp=SBck%KNPtR2IIR&yia^s
zd`#@k>i~r7Bl49a%0t9M#Zlq}@n~_XI8&S_7KtZ`Tt|fQ^6fRUMqDkf7cUffzrb);
zidTuZisrfo{#>bu;eICaZ6(V4#TUg_#e*W>c4WAZ#6OC>pP-%-0vQ(hCLLwIu0&>w
zQIW5lQGd8NTAUyrElw3@iu1%G@g#AXSSj-DCdSWoUPvEyGFeO$xl9)IeZ?W-Fmbdv
zPUP#=3_nGjEzTDgi(IFL;VQ%x;wrI4JX1Vd+${2?V;=u)ahG_FxKF%Yyjy%kd|dpE
z_@?-&_z%&n6A5=Vuj9ax;uvwJI9ohb<cAInzeYSmJXhQ-ep}on^3`J=w@>_uc)!T|
zGWtI*J}bT`@;;6JZ;2m>ABmre{}6ld`Vrw%M9;24j^x4OP;sO<Mm$nHMw}+bM00(M
z_=_c%h|9%Vv0iKu*NSJ0=ZP1KTf|-B72-9bxn4%PKazaAc%S&7_=NbB_=5O~_=fnl
z_@VfT_;=CA>tLjpET)O(dK~(`l81=H#L?n7@n~_9Xs+9F{A|fZ;zDtmSSr?tb)vbx
z$MNeVpCz6vULtN4cZz$&?}^unTm*{c94j6r9xKieXNf0@i^NmKa&e{DD6SUQix-KP
ziC2l&h<A!V5%-JFh;NJUiJysBuEUh0hiL9gP_9hLIpQH=t~gR0BOWClE5<}~|AP36
zC7&doDsq`I)?>4{Mm$SAS2XuE2={HtSBck%KNNo?-X}gNJ|#XYn)?{UcR=zV#lMPa
zyl#hoZ*jPIxHv_eA)YLrBCZl!#7*M);w9o%akqG-c&&K7c&ljcOOUVoCI4J}L3~C0
zNc^Li%<FR;mnNF~4anwx1LQJJ^f&hzV6o(r#8bs`ai!QOt`*Jw1&%*Y^0&lo;^kt8
z_&sr-c%yi`c(-WoI}q<9lAjWv6<-lw7k?{$Aaa2=mX8Zkk-6e<agsPqTq2f;72*nU
zmDnPlA-0K|#f!!7iPwrh5$_it5g!+y6<-uT6h9IFCVnn*u{oA&r`REWPuwToDBdRC
zDc&bOC_X0sQhZK)N&JoYrudQgNAWX}KZ!73J;W4|s{>QtM;s^)7DtF9#c|@1;v{jJ
zI9r@AE)<uDm12$9C^n1h#f{>5;<v;t;tsK0>=3UJ_lY-)w~6<N_lXaSkBPq$pA%md
ze<QvlzAyek{ImEEk<SQNuW4d$v9CB#%o9h5qs4LJ(c&a=rZ`(H5*Lcg#8R<ZJWV`Z
zY!x?%XNebx7m3@%%f&0i?~2!nH;6wHZx`<s9}u4ue<i*szA7FR-w}T={z3dy{D&CC
z1Af+Xl9(m-6^Dw4ietp_;&QQ4Tq!n+YsC%XX7OTimw1KvAL0+hyTp6N$Ho2PYvKX%
zL-7;wZ{p`-7(Z3Ayb+O$R#HAxED(<nxqv18%fuS7PHYv|iD!xDiWiBOiI<DJ#qWvN
ziZ_b4h<A%W6(15G6`vNL7he+(h+J-y`FHV?E!k7d5c`RP#KXjV@d)uKaf&!Y<l>!-
z_fGLX@j>x1@t5KY;w$1C;@jfK;-AESi2h8QPLh}^=7<Bt5#mU3oOq--MVukd6;BYC
zh$Ui;SSL1%Ys5D39PvW&Qt>-tyLg>=gLtcWhxnlQi1<tKY4H{Db@6TSJ@L=t-$Xxt
zxMTZ-#GWG7-!%Gu;vjLTc&IpDoG4BaXNYsf6U4>hQn5l@AvTCj;yUq6@qF<@ajW=k
zaj$r_c!PM8c)NJF_<;D3_=NbB_>%aV__p|-_y_UN;y*+`7NTXnCW)yc7p|qgP@Eyo
z5>F6|#bsitxI$bhHj8V-v&3`7i^R*s%f;Q|cg63EKM-#g?-K77e=hz)d`f&)<RZK*
z-)EwmZRH+fPccL6Ck_&aiie70#R=jhahf<=oG&gCPZpPpl_D1eX8zWTTnw1<F7dnK
z_r)KGH;Y^-nBm_MKN0^TelEIr@Xv6`Vw#vG_7$UIo_M%8TAUyrElw3@iu1%G@g#AX
zST0tJ_2TK`T5*GTj(CB1sklwtC0-$Nkz|(hSK@2p0r9uu2jVB<U&PNv7cUN&`V!N`
zEU~W`74yWy#nIvf@n~_XI8&S_7KtZ`%fxcATC5jO7uSj##B;<8L@p4`a@-?6B0erY
zEj};4CLR!fD}Eq;BK}4ETy*=XzQi;!OYAE~#XRwFakMx=JX)M8&J^c~MdC@~GO=8&
z7VE{+MJ|rb`nXQKRlGy|srWPTQSnLfS@A{jb@8D1p7?w5PvWPd4=<WA{h$~T)5UDD
zzc@r3CXNyd#ED{|I9)tWJYHNN(!M6sKSit*YecRTPXCL<ZQ|wPmEu+64dPAWo#Ic#
zhr~z4Uy09&uZq7Bxhy%;_u~gjGD%Dov&6n4tgD%DL&Z^IfjCht6sL>FiCpuX>C}jg
zVzanj+$f$WeoNdU?hxC>4)GdspU4H(ncl<V%i^!ax5RhFkHkNUKCHaX<AWksW2Zbs
zJX9Pdju$72lf~)c9PxM&kL4Xdp2gvI%ft&9;%6E|@Ap7lt~q|(qhPwU;r_p{&x=?8
z6O826HdHryhIId5G0kh<BgIdx@i$z@!=1R{XG*gT#$SfR&vRz$9*%z8hGWO0@2?Fv
z24T9Vo46bR+mG8w?05w2Ou^1=|7^IC30xkTcLo@a>CMCL<pEBI_L@J$Gd*wf{ANLs
z7+?B)^c{p{eC$hJd`sZ=j)Bv;7#)beIeVMucN!F)n|^x`(JAPg-sbsLLy?$nbRo(y
z$firZm+m^ay<-^1U&lF4ln!m4Un}Iq_?9=>F~D-*QEoiGi{bW;fz#=WhT~ZAHqUP}
z6p8VzN{A1S4&(7%3Ac9)<2V%YP5+X5-VMLR_|8InY$xUqkD%i5?Sq@~u|IIDo8mZ+
zu_3h4kNa(+7w*X8@D8EE5MH<k<o3L7LbyUt0KI<2_cjvqw>hD_xFwF~@0W0+yR8Du
z_CDep=?Ngy<whoS4<`p5Z55Qboc*V^c{k6-yZ($on-?FZs`wb9*G}Y*?~Ztz7tX$-
z-LSg!^l=6GjiaMqXPbBI_#=*h*<Ng4Z=2UCF{uU7#Mr)Qo44bpOeeCXpX1xUYg*t}
zu&}wK7wXNo-Pi6b*c1Cjzdl=M&t5vHY{o^-p4io}Ojr?1-Ilf;3(Gxq=^G<pl^1qu
z2huXHGaNQ1uW)nc#4=!+ci8^in!{>d%sw2pA79R<4Ml6Uk(PNU<eV_oIXr8B?jbof
zD{Jo0emVOzWAV}Y&^m9p@Vc5I@Oj!C$?#`5f9g4C`ZCz)_2uq~`PzRoV_|IW%-H_9
zux9Ds?mRXBjmYjru`RJoyzJ`?@9&EoyK_cv&AZ6Kd+{7p)G($Ov#+n&hdf!^li!nW
zWzA{OS&O}INOw3&@VauJKAy*>AG>$v(@*)^XTr{9acn^U0P^z2i~}>ydE45?of`}6
z?zeqMY(#s-j1j0oTI~J&H+}ZFgQE`XAmsGl;vea}@WFw8ah*Fj=wxiM{<q@D$e#4=
z&CbB>6*FMHGuC_SV5e-x4Y6KZ({>Hmz7qC*FOG$e%Gw$pywBO!Z<|vNnN~i_Vv%t<
z+cOTy-qv$R=GMNj9~qAJtyx;LCzjRj<n4lu$>lSWw>!C;VxjFlcCe1{64ubovB$Cl
z+n>(%ZKFls_L{)1_Slrz%h^j~VPlWi>03KByvN_}+a1^v+`1$-*py;#3<egR_P!gY
zhPNl}SQr~xvn2NW?8BU69BbJ()ZSxH|D1VKnbN{oWsQH=-q<|QxAU#+A<j4xM__lb
zy?4&ssUsZP8$Jq47FvB6mQ$&p8v8|dcpI#o;wQ6dv8YpE>rXKk#m=f>?7l6tVouFb
z&N;FB@T!9AERBsY;rx5tE5<o_IrFD3jRkg1iKSf5+7Dlu)ZyFBcHEzhuTQq5?6THq
zL$IC7G(+2ZY>(tdhU|$gn08>s4p^xD%?#f$s5MyPY<#<Cd*-fw4(-!!jrHC=CFUG9
zcYn^V-LZ>f*}D$RNUGV49A6Y;ZUeiR+O!zcUl#N2^c$J!&W<J3OpARhwhUos#R6MR
zpGZi(cf0TK=>ER#zMZhKjJ9A)>@?PX=a|?6?Mq^|j*HDG%Bfizn;yI0jFQAsr0-to
z9PBw@dgk&>EcnNfvv_%ESC8Gr&Lcf@ruS^`wR`XK$hgS(p4-!R(6a8^Zw=Tz0`_A2
z!|pD6@AiS{zXKe1a35nU8TOS9b)LHDH*Rjf-M;Z#!;zi+ri^I6+SwgD7nV~iW(2nS
zwx{^gb|r6rtlzF!@t~ftO}lK`+!^h$Fc>*%?u^j3@YeM00n8RVW6tniSA_Q*UUL9r
z^9@+swX?%Yjk)jDTm_A_yL-KK_=FBRYkT)S>2fhYyqs<A?{=M8V1u{NIsD0|l6Uu#
z4c-uJrVhtUF$<QfhalD58b_)2yn?ObjLLy^)+O*Qhi^sPmwvuc$@|mW_tx~sY?QJ+
zWw*^OeMYqZsb^r^i0x-MgQnAVxUap}_P{vb_7SkLixC6+vLC<h%k^(R=j}d7zhr-(
z_7NTJsI$QKNPBqj&RAOeT{HR}vM06`wvcB}!~7caZ`&Ok_j(LgbBmCdz>_a#J2iF&
zOl=SF>!ZU5pcMVlgI>&@j?yfvS%7jl)>>{mdz=68l>O6VJ8PE3mLeQy*51aKezr&W
z+tVMuDR%d?<o&cv{K!+W7}kVp4@|JyPo4_w9)bBQg7%MWPelmlsdHXuiCkC&Pi=1x
z?}FvvvtLImVg^au6S*Q%_^)rtxv_!12rLT2=D07dy=umQ{>x&iyZ?1(nc~=#pY28+
z1jexre8;4k8KCX$L%LWRX6acAcf1|h-6w8qIkJ7l+ptxi*K2#}TWoh{zyIw6Z`+V>
zA2jdLn)9%1^&W|<lFN*u>mS(ar3qD-pWTGpEWbZ^2`+j3{vLTyx@8F4X{+};@Nu^=
zRNPiCUrTeB^N1BWYZy2jyd4R_ZZBWF>}I!@@1%W+-Cnm9LEVWNE6wqN)0oO?{DBSM
zN1+M^_Tz7;83+5^`N-9m+3+ofFKzhp^3~Yz9f%8_qyl6GHhg~vWzx-v5jK3Ow^kcR
z!Ii@Bvf)e9o}LZg^Pq-dzSM`1GuZI`n-O8dH_Aw^cX_Bgf|38QKQ9bv!?zVWRN|j;
zL{GY1V^Xl24c|X74ZiXT8@_ZS4cYLuDF#w|pdhf}YsGNt_mLoM_*yZNI+2Ht?QccT
zhOc?`HJ3JgFF};aXX8&2!kMz+;+<==(uVJq(50Tq2#!j!5jd$_uMIYQtr)lAYsGNt
zXAE2@-$*K7b%YIH>zkhX7{y5v<2HP)Z%*pPJa&qF2c#a!z*8kg6Kwdt&s@1^RoL*Q
zo3&mZgg7sWqDvdTN7DOvQ!vQ>RKD8>8@?>4n|m&daMr`c%$g#@hVOYu&Dijrg*LMF
zeQIyI8GAbd!iKNSXxxVH@y0i9!<UsM8@`M<`BZpwR|>%Z-;0F}-@A}i+VI^5G1XXY
zUfqjsCNzcFT;nB#=Hb0aI$u1d4c`<TDI2~zKsJ1pG1>67(id#_@_yrsHhlRpUxE!^
zdu-f>FKa2mhOc=85;lA{GOC9Mnim~&^HOhMt{+V`?=j|%NWB12!iH~F4;~x0;cF9$
z+wipoh}-bB=@zE`j8Q$^tG_vRO6o$2&-6Onh;bXfHmVt^d;u0VeC@IGQcqzky`21<
z8F@vi*E5r^^*#)NXv23D10RT#nG(fq_;Li(hVNNS=uLGt+VEwhJT%MvVLfCu@(=ZB
zmm}cSlU{xJ^^vvV%i4+C@MSo(Xf~}#(uVIPrU;!je61YLzJ&?HhOd<)*_X2ru;FWu
zPtUHR3>&@=;ZD*I8@?+T9yWZf|CsE*ArG|SYi;a~&*n?jwBc+0CuWCO3$Wo!Bc1--
zP8+^<Dw&e)XZ*0?Ys1gTev&e5_*(y2*^e<k*zl!cPk-*b?9Uk=Z1~#nMcM0_K5Y21
za%jW%Q~JY(uldLbwp%%_Xv3F7$=L8cgb~7qFUN?n;Txg?Hhe>P#Aa;xzQ8D9!*>>{
z%-HbV%Q#@ex3>xLK5h7NDA-2&B`PGLk&MX9A<zcoDHym30Wy6DpkW712uhXLo-dm~
zJdWMAGZ2o)D#CX5XD>8^SvGw6eywKA9<=aD8@~MZHRpb0&e-t103ou?+zlJP6xbu?
z!Iw6CnV3H}kj>YaX~S1N0x7cK!2qMr`4mMkHhh1@sJ1XDZ1_@ORL`>NV8hqSq3r7z
zb$1)S2M}1<wl;i+p((SMGAh{c<=Ko;z0O0=@%Ogv7|70LfndXzfoa3{4YmPn`0_MC
z8@_v)G;H|VQq0P}obkbi??w|}rw!ljCaX)b`SCGr_}T$ill=kHgAHFRciQl^^4jd4
z^oI@K2}qwadfbL@%qU>Px1Awi!<RX56K(i13S+}Joq2=}U#ox(-`ki8*zmOq*zo12
z0kq+36|mv^B16E2uT{W?FKuAahObTKaoF%}MfA*-sZ-eSrOZqj88&<=FZN{5hVR)>
zWOGc>hA#!y`CY6t*znzIWZ3ZKq)5R;1slF>91bMO)`ssxQ1s`lLmR$q-2PmZoi==#
zs!jhn?;zOl{VsyShA&mJ)ysJc9gJ3bVGSFZ8sOvL^Tt91?qGlhvy<5ehd?wLfUVuP
zSpwMbWel+4dj}JS4c{?F?6lz<Lz06YhO*O!?|Q^?2)`U{i@t$UI#KM7FM2$?lQWQ?
zbkm0K@dyPQzC&<m(q+Dk?FiG8R&&wQpxNQexE`8dfU02Na{L|a`vKFQjAik#@eOru
zz9G{Pp>ImB8xdqG6h~nn@<XKSo7%er?sKr8LES8dn`Xk@5BW~&c+T}rH{rNsz^BwT
zFqIj-u0wq1L$?Wg?y<;|Z%#VX;3rGhP&bXbxkmQ^WEx1$T}9ozbRK&JoTb?FXw`SV
z2{r&RUyWSk(W>w9Ms+rxV)nwG%P&oQCm7x7c;Z@xJ-5K<a+oSV1mw%NdB)OjQO|bh
z(j!=LoZ)zq^qpu*5ystF0DJD~MmLBxFaq*0>NXhNVbslrd@S~%u=KmY9GM3TzYDVH
z_a5}S82)LNW<d^heDUu+?71^pI|~k>ZgM*A1hMDtWw=EqPftMp8Fk+`x-8~%6rMij
za^Gik{i)jy`5f$dw9>oSG(3$FXJF5xmEOe}Z1_zOHy9PH^e)b(>K=%E>ng8;2ll6G
z7@n|Z@+s^8n&kbTX_EI#Eb!)ii3Q%Fi8^)%Z0K>=|G7b4P9-qNyB7oai`!DDurfJO
zjd0eqE?ujz!-HT1Ut)7tkwr}mClYzaSxk&D&J&4|*uT=0E}kPJnFYiU<6KBE1}s;;
zrHu|R`2`%5U%BBIR76xv*la8yxE41eI=GPz&U~=`2D_>-kxPNgR2W}6CSZ^I9*-i^
zK15tW!B!+9>z;{fL=LkJrUn^^?yej2!o@L6p%^*8R5C(B#GTe|5!%<axfsD!R67fa
zTd>0rVz}cTIA$Oyj2{rQu!o%Wu-!MHgKqw)f<p+_079|cdpOBC3z;;V8d`!mhZYf<
zt@}Dco<4!hV`n~j{T<)<%N08ntHR48-Cib9u}-K3=I5BpBJ415OT~co&{1B39mZ@u
z-S`0=)SQZ)(U6tcld!Z-K^{U4>7ZDHJp>gk;?lhayGe=W^C++qk{IjO4>#f%t|QS0
zdnRqy*m!WLF?$HRr}P=X5S_lpi_5{&E-L+oV9!8$)}tsi#Pg)bFzkpLsTrGh3BJ5?
zKHjuKF~LS*u}FTK7|%0XiXRQam=(eA292p%I(nl&K~H3wt_2gcbkIZ$^u!SC#+I-t
zEhYB!gbHA%&#_&A7=qnc&7)(O(H9dFjC1J>fSnf|#_Kx?ad~}+1@X2{>%CYc-)_bW
z6@wC+4&&!yA&k=t02h4{gEIg(=tL_pOs6ZsZwj>RerAZ3!%>MH)<%f)jUKjA>DX(9
za0eZBRKWn}LlE9FK4>{QJ~IML6Vj26gv{WhBhLzv4m!qLA-#i+8Q3wN*ljfpZE2%}
zi!q^rtpQsKnJleSL`>l&jFVsqWx+IP78tFu8p1D(5rB9dJ1iO8&=x8jWP4qDM=~mw
z-4-(;!48Nj*we-ZQZ`xP>NYyKqdth8MvwZS;|42)JLtI23Xu*vUb8}a2OYn|j>Cx$
zjkB1b86}jM;7UZOqd*58`Bn&b&_Vlh@QHLRfnzCl<drBfdd#kLa3CP#SGUo@L0}q^
zjw`Xlh6ll~abdzL&_TytM!%SN#p=Tym<yZ$b{cg7xJnTYB{&yDON=niVqzY4lMo%{
zMnJXDvDyk@V`S$-D?~czxXudc9dz&!2&&}~;8E)&-p6h%zS0rG_<<1apo3!$LZss`
zIQa1^>Vn`PGZ{%ZRb1W1a|Xv90)6ROBiK1+(5pOwPDEw~iiQ;>yTMC3JCeMkTz0e0
zFvi7r7z=jzVw-}UgA7ex4pdqvaXxmm@rHyU*0R<Nv8$|4O9ve~i*1OHH}vecpyzI?
zg$_IPP+^@z4~^mtJ=8V_-qF}`#D)$!rda_!3=W=~kwFfwJY?Hgq^099D{SbXV~XcP
zhk0yj##PcMgRJ#Vs?1{_8swvc;}2u_p0*H9Ox|F$iira{ya8sqdFK$r>AG`>VQ6?m
z4B6uVdmX!}G&(r4%;9u!K*4G&Ch?>Xl_RR`a67qkxUJieFx=LyO&D(LTFeEHM$*o<
z&XKf~BZ;F1^Ztg8&f&9ut+5#WiS=nQW66%1rG$pc&Ne!%fFVtX9XBXz=eR*xIe<7^
zP*!3ec2ib5`0&7#wR7Aod=$F(y+CyQ&I)UdfwGT{(7d684m+aIzvu{?k<-%BL5Ce)
z=!P6#8dE#t!w3UxXInLVc#UfW?_w93M92HW)@`<6q-KzI8@xPO8ohVAG(y7Q?Ti?m
z(oA*VAaCA5G&aL(^tMi^9I78<4>^ms2Ts}^cogopuqQiL;tt$ylzGMFg;|Ym#15Jm
zhVm>lyBCIi<;U0)!%+T<3A1o}VA1vfr`LYi6T?h^%np&LqkJEBFK)K@0MwT!dsUWr
zjMplOI<GwB6zp~yTHv)N?kMQP&1d}A+BUhP%__~T=Q$H2U_4`N*d1+j*ejo6f{~*s
zcf|V)Qt|R;^zjJk;FQ_Doj9xFKm8IyXikl{sqswkhm%cPO_ftjY%tCx#3t-<Gmd+#
zp4f|BW*q6{OiR0P`@sX)5fSkgc4YmXjhr6yP42dCZli-Mryvk9#nW@*JJskH5Eonh
zb!~KLLc9(p7&|9KrpVs(9Cn;|39ejd@=J%kide!4>`&N{9+8HAg-rcrBOT`PoU@3?
z$1Yokbn-fa33%NThaB9<et8deL`CrVyJ;FaUcrtj`ryXU*a7jmjWKwg*Tldj3y;T+
z7>K>bxrDd|yU98o_gOvr@8iZ<OdPOU;vMWJG#!3)9aI3pNlFbvC#NXp!Rz=)*6UMn
zqIt~5HCnk%!OkwqBY0xt<s?lRHlS#%2hXe_qo5l>6SppRX#7cGGj?2g5{wF0M7&U(
zWZL3Hg4bxMmUlMNQHLEB_|8VQF_Yx23ViQqqhmF8WSL-AjNZFTKpNiAG<q*nNK+e=
zXD3V?<dkXRD&*KnhHkD*iYPwZxCxFeR(NM4AIZOkUg(ANVuku^;-7>d-sD5~JnV@7
ztTrxH$_IKzz+dM>6Th8Wy;z}2+}y7!#c4L8zigxhutz+h9}XX6VqLI3P`o`rH-B|O
zl7HFA0d+%yC*7}mo^)^zIrc~|6YM339UG>Ycy3@54mTUD%_-Q?4^IWo#_orKbaFAG
zf|{r>&LR$JrFL+mmzvKx*~E=MJlOANX?|_v36neunLoJEJ3QeCc-hT#LS|;TJ<?cJ
zw0Ag*2<E`=taJD@_gw5g=R|__f#`^vu_Nowqu|p<T@;TTf!L8d_s*2og_$DD4(oB9
zRj|%fflRY?mS~+R8K*piCYUeOBrf^rve{YUWd}Cm%(bAGj{$HXA#7|CyYU>9xFyOT
z;yJJD@RzFpwddAY*Br%*x?gRB?%&Fun_ecaKsWjS-;^6He1&{1g)sdw)Yx-#X~B(#
z+_GTEEytJ>OLk#TCFHik(uoW6J0Z8J(|DV2a5R4u4nD`4XX^(ODoN48T(@x!ERP&c
zn<)cnaKu`0v8Hus@@x<^FpV|{7LB5G*uUWdm>F3=Cl?366*u0(z-jrNfm2{N<x4_%
z(IHY=U89+$0vc}{K#MRig=B5C^nv-3*)-gCB#gohfO4?4+!kXNI}NvuLHa0)yRO<8
zw@HTKA)967^bnJP{hNl2(gaO`@$cdz`)=RRC*Ne6i4`CrW8W>BKW9!fpH1UVio#-x
z%)7B9Q)%}FmfvWU&So@HSm+*+@6L_lZ!qG|%|_LK4;Jbo?yI=$fqkBzw85eq8Z|l8
z>)2pqVle3l_^m6<A2lkNT!#QKK;*zs6--ZAn{5<i_H3Z>Ky?`Iwbrdd=|Q8HxwNA_
z$p)HdMFcW7+oHkVJhsMa^Q{!M5{wO*c$e{SrXo+Z2ESI?AY-ir%UC94o+9^hbZ*xi
z&9mYl8)}RWl2I<?$Ye!<Ms^Lf#^iy2`Y29!jn5{2f>j)9rE&H+8GpOMi=~V4x-nLZ
z<}_+p$795*FVDi=7^_7fQ=6)&c-5FAVTi|+yVj;{8%nnILdO~}7(XHtY>iQz6Dl!Q
zuxLnXa%ON~XbK$ppf7)pjBg>6%pi<hp)2)fHqbgq9vLxzX>2PCotqXDQ{8453`9(Q
zcu-517<!|AX{bz*;BcgafsJg2YH6*jPp}taKO~w@lS#BD*iAeHzA5Ok)xlowt1zla
zD@Ewzut;P)cC|$d^9zj?ruWdHW!^ApiMoGwp?i9?5Ejqe(_1jO2ekw-`y{z7n}Sg{
zV*3B`Xm%#@k{(RyA50o*{u)b>>4+Xv25erzwjmt$Z~AC!%xiRz{#|@z=IcM>LnB}A
znmNOeK1O$^ov+juj_J6iuc*yRJT>IW<_v#R52yLBf&}wl|1>nKy?bC=#BK$JnKFh%
z^9%~XHk~nOg*iyJI!)~(KPm1!7_4%~&!HhGOz=Dl+_7;ED)(s=C*=NMBP!0glR|d|
zqcAdMYciggElTR)!9ibAjD*nf^6CI%A}g^Vra8>X0NIL14>OmhYT43xJashqf<0aI
zVD=)ItAwT!6+HpDU%LcK7rnD5YP*Yfk~@axuvj5DW6%~>hBbzTS=k+wkIB}p%J<Bl
zO;X2OXU-2POA^ixD1$w>@x<2U{Lsax%lYA(`4}svtLC_{9B9rHY?xKiIXn-znaoJn
z^K9NfJI`8UsOCH?W2iXKnlmx-V$a7Z#x82NAoQ~#Y@WYxqGd%HV`@B6!I~QC8S{^O
zTt4imz3k91*$;8Ihf}MuJ=VmQGZzCeHirt6$+?UiC`0bw&xB?;95C{i;ywZ!rk|dP
zsR|-~^7&r_WdE}bkXd_L|7~W+zRJiL%rH$DPkTbN3q@mNr%xE?iT~W>m`oDEhS-0v
zwXv_U?=3rC@!OJrce7;w2@_+qD+X&(Y`Je@Xw29jG>!dFOpg6qTN%Sws_L8n?Y71e
zznn!A{3{KQ8LMfqNC=ze|7(8iD~(d(<(RLwJ;p~%Uu}DA@4uDpF}zKgum$iojpHoD
z!xXy(%=h>FA=i^V7y0jKYm9F`c^k`?>j@y`f^PDpZt@A;<Wk5iKHD_GHd%av?`oE;
zF3~JmE9^|JjvFcKA{ejw#!h=?^rhTopszx@$!L&m;y&?X5jV5OpY|3Qj`obm7839D
z@rMO+2Z@Tw!vjwGA1y8wH;VjZg#NdRuZSOu$$0Wg|K;K;akF@%c(2HH^%?#!JcVWY
zmy(dL5`Qc{DhBYw1^xNfHd!d%AU-L+FD?n$aCPEY;tugS@h@UJ+K}-=H0!W%4AX8E
z-V`>(a&CrwNxr^JV$D~+LdkIB#G}QjVoc=E)(pqz^yCV$PFydZEnX(>5ci5Vh<AxU
z6`vBH7vB(nF9y-hraa=2VoY2tmWyk}P2#1Zv7>?f-y!*7@i{RW{ekIZi^IetL}SMS
z{>75Z#nZ*J#LL7E@dx5P;^QLwA=CT2n1X&qnZMwW#_j|-QSu70MLb93CsYj2eo6jX
z{JR)IKcv3D$bL)tD3R~@Q$APRF7oqE>hBYODe_e<>OT-a6DOemQqQ;D$wgw7*eaeU
z8aoIG_kGE?i9Z*g72g#9C<f8d8Gn{IR6Ig7_6?Z6<Z98_HGqDzWMjVoav{bK<C`s>
zB(4zGh&#lq#9PD%#1BNXzCPkh#S0RQcc3^*JXV}9o+8$ZXNs4Ie9?mO{7}44d`dhZ
z{y_}j%M?>TVwrflc!Oxxp+~&WOE&ApLmrEtjd=WY(X0y(`2@-3VvX1!wuonl7m9mC
zW4{XV+)Ej4`GEKkiBB>fSGeaTzbw8k{d<ysFMcBZ=aOB-!Fa+X(#epVEe??0tPc;j
zSsxx8BmFTX_Q|4IFP`O=Tr4gjp*MD|;9ep9YH_{zEzztW5BE08IPMDRzbjrN{mqhZ
z6U}<@aQ{N`lO&Ee_N?H3Rr&+ce<0bcCl5D2b76QNP6#X)9u*r76bFmLNQ5hpe1v$k
z^fM*T7LS+yWXY$9X1#gDQ!n{+aWx73*^<u_cZfU1YsKruyTp6NCq%QJJj%n3{Rq>K
zA-oNFJw&~?&Y1bx6mp*QBgCoVOmUuAB${_3aNMbqtHfII9PtA2Qjym+On;Yng?P1i
zop`_abMbL;zi7^fi05U=2gP?petgAr(!?yWuNW2iDkH;<5<PoWlO#_Q=ZYtYCE{|?
zeC&*PPM3VXc%isWyj<*Vr|M4We<D64J}UBqFy`|k@h>9ZW~Sb=KV?3#gv_<TsOOLI
zWK`t!Amziw(IVgSpq|%><WzB{$hS18FB17N8s+bb{~?<5IrRKmlKyv!T-ku~qvA{A
zYvPCECnCS_Wq90h81@u1M1BcO|6Fm5I9{AC9w(NGRpQy=c_LpcV0@k(se2^fCq69l
zlV*nFTM*>);z98p@%Q2%#O`*ZdSGDk_!Kcy%n=U}b47l+$M8ppGemQJ0{sb+i^URg
zxwt}HDK?3##WTgT#Vz6vaRAa_`cd&vkzdABKVF<DP8Da0$BPTZWn!sVBl3+W#@8yY
z6E}(Hi<gPpMe{Be+<PToD_$?&D&8TQ>nON?A$h;}jQFznYw<1dUGXE)TzA3!nPlE*
zF#r54gv=2S5p%_nqGxyND9Oi)GsIcqiK4k~L%iMXQmvGKqqtVwAf6*$AYLkN6V3G=
z;=MvL-?(G``L;0mBk^|eKJh`3YvM5+KcOdI5ML4B6n`u7HDZSQllXVh$LmDslf^XA
zEC>O8U&%wnVd5y!*keVwiIUCrE9B{tj}!U+FVk5dE)$L2R_JRa*NLs-I&qVDzId5v
zK3T`{#?C8vrS#ty|3fs_$MFBL<e!Q^6CW4%i_eQMiwDJb#E-;3il2%27|E2Ap9QnL
z=ZP1KTSQ|g7XIy$uNIBnSm<w-e4BW$_<;DB_)GCQ@g?yM@on)#@e}dyqL0_xNG~i#
z#4NF|I7Bo{3?Td{$pzxk;w14najv*fTq1V2TeVjD4dS=NOT^vcmEyJH_2RAK9pe4s
z&&9_@&%V`*l3x|y65kd7F8X*q&-xMhy*=eDv9HJv@2MXqjuyv>h2j+PIB~AHP+TIG
ziB+PxuR;7xlGll6isy^wJ_q5pOa6|ySG-#Mfq1ichj@?pbMY7Auf*rXSH<6m?~1<@
z|1ADZ4Dk9N`7-xIU@ytWzAxlKl81<%y{yraCyIsQOmVijKwK>H6MUxEDsB+Z63zV(
z{5^YGJEY$!n)@O6e_!&A;w>US=V$zniO-0hJ+0qJepBS9{tTZfM#VgFyf{&uA<hz)
zh$W)2(~J1(BzyL=&XRnwxJBG6UM=1#-XV6kll6@BFNp7m?~7cffaQsZ8Dh4`B@5_3
zQsi<4l;?{JMbBPVndB<5PW0?$t&@DFc&@lv<dO%B|M%jb#7{*Zo-xuN?>ZT#iM_?X
z;y`hPI8q!hP827L)5UpWk$AFridZSuh^LFK;s)_7@mu00;%@Ou@fy*y&vmn8&py|^
zk{=L%AwD5KBfcPZx6Adu^dE|U6F(Qb+vUo{JvHk$M?6H#6+L@gV<aCdP8GY`;aV*H
zQn5^|66?fO;yUq6@mz7Uc$v6e+$~-yUMpTN-Xi{3ykGpe_=NbB_=5O~*xk<7=hC})
zAi#P`5qpZ+Vt<iKb1>X=agKPrxJW!%TrO6M^`d7#Yop{%qGvDbGRdC3tlg5oCtfSw
zDBdD+nGojhDe*Vro8m{}A4Sjp71vxh<rjO3Tw;X!0&%K1Q#?^zB%Ugki{0&Dad{HP
z_Z{(C@p|!A@ec8R@#o@G;<I9RyH~%H{$sJb-7Btz!t{rVqs4LJ(c&aACe9I06c>pl
z;&QQ8tQWb^3e!7Zyj0vKwu>DiS7BlJ`@~1Y$Hne;u6`~38{)g-@5Dcfe-(ZB4T$jv
zMK19|`7m*;I6*vCoGNl16o#KKE)<uD%f(7@rPwI06VDXS6*r5x{c-%b#zXfs=>Uef
z{Wct{=OOrM&+#LW_x#TJFW3pNKWP3xZzAB|%0@uqCnjt=ZX>ayX`Lz9xqX5kp!xec
zf462B?zsJNj>8Uhe7gbnaL?oV#@jr<=};ubH*X5Ql|lz%eC$VFe8q5k$H3{(Mp+vA
zk+*q%RZw_t`fWu-d(bbv&GRdRA~D@UWcVh8W4hFP>9)Y_9RsH`>M+NN(xJ`sTLn2W
zzW4D^nf;&f;W9NI-vw}c$H3{#M|=$DZJysbP$b6pSweic?25<7XV2a-jN=r<$KOl5
z&GY*<6p8Ugmf3b<{&4z?$M=1>dCVB>+)g|K&z0B^+UUpqCeaJmuMpqxDGcF-`-$A1
z*A|4s|M<pw=5{Cc#QbF<f2<egkIm<`$D?rLG2|-1Y>y){_DOGJy4=Ww?&16e;kH0Y
z8v$N?jGt*DzWBBo{kbkK*?1`8RMaJ09`g6nmxSwl0ixiDE;a%RqR}x?ZuW1%m@yM3
zOo&Dc#!Q@GHD7Nd;D%u)!MKfp9F*q6+m6Rd<uhZi#ZHR#b>_xizinC01vmMQIV%>#
zddRc(?}#}=)0~w9+OaOP6LkhVhabAXB=*=$=f!ze&PBCs9qrr_8|H95_D}n5o7wZl
zsj=m;rOvlbUFs~Dw&~P4(=(lCvz=YO-AR2<o9b-!ZS#%$(X`(_?d<gJ^6zlJy*PHP
zGdFNwO3w7i+<Ir{H0PxpCwVUTYL1iMzNFZnyE_(aKPC3ejAb+Le5yy6^_iWsKL7l4
zd{^zm++f=);QJWGjGToN)a3~k>^ZUK@&R~Zx!@xKmn$Z_N9Ih2H`ZS+L^r|u%Y2aO
z)<EUX&pCxYfnW?iE+62!C-i0K@dtYRo~oYwvm)mls=~n<#D?{k2O}q)>o3n`L_MgA
zW*kX3mt+i#%s3J5;Pq5Ih>jH)lUYgkc?>u)V-4K?aG)=vABsQ0A${M5Dirtte|vCU
zVV}!2c0wc5m_zqjdNvt%I1Jw&Sde)qbV-5GH7=K>NFIs2g|3UF(7hZnhW;aidM9NJ
z{>*_Z!tgGBjShV;sR?r0tN0W8evhqC`*WSNhmo_;zF-ctSZ>oUvK+eJ<)JQrdI<fn
zKYxMh83+Z;FFd|5Uz`cj?ede%a3521>F**?PIz>fKg*=ugg@be47!m97i12PRf>VM
zpCOy!u_-nK;k1QD%(P-8Z9Wej+uw?2LFVwdls+b+OjOi9q?>Xj{_yn-Q#Q;92N6YH
z_{i|x(4}3%2#!kf%J&|^hL4sQNPB|fF%rXRTwFR_C^3@8<zU0dN=#2%PjQmO%(Pp0
z>|}{KX?u9=6o~`U_^ohwszfZv%sDFT3(pBB!6WS@v|e~_GTp58Y>M-eD7sj_GcAlp
z4<Db*f<gADolN;e$>;i=lnde07okm&u^{t!WNnKtd`g%<_t^SAwYT}{2eDtzoRx-b
z6$H{=WlqYHR+_ZKX(nUkgIHN+LFQ0^5vQDiKiri<D8L_(upo0evl?y<bA8CP)%X)$
z-HUD(qZhNe#!Cpz!(NxpU({;Cw}siCxgc}+$Gvp`7i13K?)3yN$Q-^yQaG)Q*}OAp
zI^fTZr16W~@LdwqdX<(}JK?)~onul?Pg}yk_vqN1v;!1>mdskhg3M`~DE@rl!^oaL
zH<~tz?fCFO^F%&3FYQd``q9*ETzvR*N2KuuoA6^vV~uDRWDY;6gzSRM;a{o%c0uOw
zex+NO#+S0fPxms<;&Z2@@m-YgGreY+sO*Bw;pY|Aj5MzA8GcE}&P!`THHBYJ{(~uR
zQQA`azSjFVR2o(aPWvsz1CfoUL`%}vu|x;cID)Yta~gjv3BRe%#s!(#);u)J{9!$0
zUCck!qh0u;RFGbMeuqCJ0^#NUFl#5fiSd^El_@8C4l4r-GVe1*2xLD&{}ujBD~GfB
zD+}a7R*qy}!$M#|X4}`&v)5C`g3NE=6za!<%o7<N3o={(G1<RD@?k8<{8!^YK6^6L
z!-CA#e`5Cil(8Ul3a(bTAoD#aM7Y(jsboqv-_8nSL1r6%M)of$V?ky+)y&G~7v5nk
z$lS{uKQH@kRwEW<w&9DiM>Bma$jr*&g3NqdFN_75?=|^ZlFe}y#)8ZoN@hW3zK#{f
zg3KHvW<h2j6<Cm&@5`74nSaPAu^@95s?5!OJ($g3D#KWinNOtMT)fv83UDacMtUC=
zlF&#-WabcP7xEMeJb?h2zR#gy2Tce{mDiqsF@bm-yKQG696t~WGyAg_n!$|egX40E
zCnI+ytTrsjd>aarQ;W<+!nwZi)d-Po=58#=OaWs&+sEQzL1tTnf$Xs?KNe(Gk3fnn
zcqqW=b9y4)wD4qK`1g#ejE#>4nJF-;^LZ#1WVUiB`xHiv1)1j{cNp?c3LT##u(I8E
zfA}nakLhTd?86xq7G&nxj8WarL$M&UZO1_NL>34OGBYq2WbR-aU_oZ{79SR5K9Nad
zL1tTuS!SW|FcxIK(8O1iJr)da_V>HVWOYgQn~V<&GTQ-Hll>sm!-C9KUX`84@E3XV
z+U&=e9u{OSM*5u5vnMmaCI0jZqrig9MT`LpGBXD*7i8Yd5SQ5~%!14*%p(?LW*TlT
z7G(Z0Gl2z}tpW=&^SApj7G$;xEXe!}LtsH>tH6THeCsca1(|IskNcdIZHSGzGIiS5
z%FL9Jdsw;Iler*sc$dEifAq=br57v+^*6r&q0TR28(=}^8{z5CUF)Q9R;OU18tA03
zaX649_xmus(eJ(iMSspZVJyhZ#_fM2>k11pGgX`ZAH0Kduo^p3@r43Z4e)UqFufZc
z>~m;B0S@#5J`O%_EF21VD3Fc6DeQxj;V>D%!pWbY>|rd(%$W}hGV>LIFcxH<Z$vD}
z{3iTyJ;pW02Q@-z7i3P_<PY&zoI|!Ed|Pw}O6f$gJHBWIQb)XxL6w9BnO7o|&li3k
z(cs*Z(Sb0*YoH7BCCOwg(aa0Muz3R+t1~|WArzp0DDWfv9qi*fm%d3M9F8SC_y?Qs
zUfdZD`3NcaCii*)!Pt|I!aig<byIrZ19vO-mDK&2x~V4I-H>mmj+djpX(rq|aK3^)
zH<v}8-pl-`wAIO5fO5dNQ99#42FV|RJ?|tccUk31C{|z}Y8Fr4?eEE-r+BNx0XMYP
z@wNL+0=&rO8?{5RC~~_$i+RgHG`+Ap!*~nnuMQ6Knd{-<tIO&rj-oWYxvYi4F+5_#
zq4i~J9sg;;4CepPdVJyKUugx%zFxkeX&EVQTK}{~p<ccPzH~H~KhH@?nFJ+<N*~8f
zJ38f<l%rDk3@ad?Fxq06LrthB!qU+r10f4>PZ8E3L3>D2wl5{c#=xg&$*El;O!4_<
zXHXv*jOh6DSZYR>@M($RC!(HuGC^DjW%%5*#E5$#VA#tk1NJr{f}KgjX!&sDFEh(G
zJYo~g3Ys$XiHAg<nHl`-V@hp`z_@basVPKX<x*ll6;fjV#N#ofm?GmHsFj0FyptoW
ztw8~lV^Rw15INQHhm1h_1MtuxY8)u;;C$cYh}ROsBfWgReN#f;nPy@g5=^L4f9UpU
zXhL*JFZApTKT5y_irJ7RX$A5YC{EN3%SV1}IMz}WX%9zStXUHb9g6ouFpQX}Lr>z^
z<$k6io}1F0N%EQ)?mUtM5o;UY2Xx<tL4kFLh+B<w3Bd!tdM#s|5KYh%iSfpHGBM3K
ziwPUo$%%2D$hoA;X476kcnN;>>c!~@g@uy{d)$e{JfmGqY&OoN#4T1!co7$OOT8cb
zY&>6IcGSGn8UCN-m)9gk*b|p$qRc$8jl2zWWPI}?=0a4=5W{1+M(;2zQOl#ZSuJq`
zcGo$ht%D9*(nWA->pZU5Qw@NFy@XBbZLF5WEm1DV1nfGqaL9jpl^y%lCH_utY^oYP
zyP=}4wX({oIJ#t2Q{#%JvifLsZCzD!bi~?;6Amp|(a;)gY5dxCZ1ALMR6}D!)u^hn
z^4gMG8)r#<Sw&54!@nl(=5@{g#XSGpt-XVXbY|_Hiu&f-=F$}v75O#n6Qz|^)n%=9
zEu}5%R#i1aho&!WZmGogzYx$}>KZFnT30*>v<QI%p~orMe1T|#)R(o?z!h@L=TVYy
z{ep`S^R6qp)z2JX&~={)_=3KWd&3#{DBgW3(1Ne#uQ>ys#={+zdsu=Si^Dt%53JY|
zbhCoP@YTGFb$SZ1`av%&kdWl!`}!WC@m$a#2}|n)BL%^vfm{J$JQjk%`YEBwW*v^<
zW~~n_%mK&X!XTDY=#Qskes_I!Fi1y~e?o4`rhq>PdyMe8Gl;bY=;9hN{tWX6InSjd
z<o;|u)?c6#aS>4~Vcj4~ZsQHXQATb3jFN@xlOM&I;fvq(mlhXKUFeiHHk4Mat!*hS
zYg*Cll&-00X{;|ti<GrgIi*eGCpyhd71QQbHK3JhS2UE>m6o?wJFN{Asw$&sHhcnG
zUfo=~9>J^Y${0r}wByF|3)!lsriMnR6yIhmzN#{O*;ZfPR9DrYG^QV2vZ%SLskx-0
zuB^VSX-q*$bz{@YaV68|7tby(J;JhNMsZO|QB&h-RTVAGCC5#lZu(4PE0U;Q)!59W
zsvD4UMPuX2T4ZEe?F#1XxZ@W^rxzR<otQs1zaTnxOu@v0u?7FrKJP!h;0Tr<Wp721
ztLqwZQTWe3@<+uKOyChsWet^RUwqNq%mKL)L$6^))con%zGcl7Ew%MkrseU8acuUy
zndm5$&CaUX4F&wekH4+9w7L>AQGF>IrFJd)R&{lA6_To|uWDLR)ljj{LF(W1JO6L;
zVL$pSKl?`q^SW$(d1v3Ms3~hwT~wB>Gd;Mpy0xLgbitO!H5J}L=<FB*W7vZ+{g~=p
zQ&HoT+E1P<>KdETsY;tG@iAsYEy`miET?ouS$%z(85eMIpiJdJ>8wWf!P4?F9$bxC
ztFE>gGCl;w-_k|%P}`s?ta)`UM#h>7Qy4E>Ja-{Tyv0f@>Z-~bT3308m9ECXscppA
z)Ce;<|9AcjKk-K#uM}7{psEVxMAetob#}DYhSugP)Ja3t8Vu~!EofGhvurIpUTNKg
z@nyC@me;K`lg~H!Ccm`7wC5VsCn^em?Icy%+*n$Jv4FZ>HG?h0oUAlycA4wcn_A-s
zuBd9MM9<+Y=aiOJ@|)d%_Wk`gUm(JqI}zE6x>nRna|=4f%F?<r(|gJj`>m-m_O1pq
zduvj*8U5c6^_StQW7JoFsE^Bp2zLBR_Bj@5+mMEr0!JiVq4EN?%eVTo((*PZeJgxn
zkBdUn(xy054@ZD9ULrca!EgpA6pxzkgd#oWC;55@GJRRTY&XZ(*VoTC$X*L4#Leq_
zZwojdeeStQEWwi~LhgFF%S)z&jcd@RC&;|$#yzNWUtHID5l)rMYp8_Hb$G$lxw+;o
zgG3p(l?fYdUng#^xi{<7xZQH&;_LXt%{9OHc4}Oh;@~YKOU*j(_AR{`3-(+3E|Z6O
zhk@_HFgN@byO)?H_9fvtl*B#uNa@Fk6UCS~UtAzA7puf(ajkg1c!}69?iFtke<J=u
zd|u=uCFc8g;wK_2g8GO!MC3R8)N>66vO;VY+r)2+9pd#OpD^*bXT^h}F~bPGS@sni
z&)YC?y2!^|l*`0bVw-rWXukDAxEmzjBbslypr_qC#`9b8ucG-@8~PFG*7QG8jERfH
zbH%OVUh&7`2cr3g3i0$qw`Y8ZiW9}-#KmHj_+9ZP@k#Mj@qO`cVlsvi<EM#GlE!{X
z{?<n}iJQc2;{RdqP2j93?zR8!(`TKH*<gnK%$xyPM+Oj4i4M%zDxk7CAaIpM5EK+y
zbU>UTipGT)W(Ey22R%kfqQ)eKxNmWb8ue8)+{7)3E1JX@lbGl=CV8Ky`ss6e5Hz{D
z+yDRG{(S0u>-Vd@x~jUmPgmFV;x6%Fk^ky2-0R}+#Srdps4o?(#nB=k1JQkkxJcwP
zVCv199*}>tQU1Dkhj=o&KlS_&G`UvXESfdj(0@;|S%U)kS;@Z;^Wt9kKH@O(aB;FY
zS3E=9AYLwZi8qV)icgC_6W<g6CKh8XVE(Jb(PE2urT8O}yA{&E*>)7H$1q3PtkDJ+
zNIqR$A-0Mai&uzk;&$<y;@#q7;;Z62B+l`>B0n|ECwL!|NI!x{a+DKd5ea>7$^AvM
z_5k{klIz5AB=i#{o3#gsZ?g0!i%aCbTs%v9vj!XfTcrPr*dbmonzh&PXVzSUcT4{R
z66y0`Iniwl&3Fx&*DUHQMf1=Ia*gC6A|Kt;UxPSVJVE56D7v34^07W;{@Y7#5;u!i
zh+h$}7Q4i+iC-7_mjL7Wf%usCr1*~buJ{M>L-DU-h~q8dNr;7FxoF-Vf%`zoDUp9I
zFx*k1D^3=tizkWv*Ma`cHml&dk~fI_1A^}S_6xaFyiw%85!62+?iTlm+;EcazYzC|
zzY>2Z{!#p^$nT3Y9RJ!N%{M|o3`6+;DAyh!8h5|F@E;ZWFQ*>=hWPE}A9|-1_jhY+
zyUibJS1(ynd)ksk>rTi0)zY&q*%vNaw0g<8!M9y8#}0}Maoc?Qk~Klqr!_11pinVl
z`fk-OK6~X#em5(S>QX$Ngr|u!j;~#~cJ1ori`K10w15B67hX}drv4aeEPnzAs?8i#
z_@zHw9?h|@Kf3Wa2nMI&bNz81wQsslK<6JkZ#>vv{kSQA0>keo_=oSt{*9s7s+Yr_
z{@A<;=bQ65z>FKr*NHHG7+5VEb2>gU_7C4}A>Di>$Tb@L2ire<w|{{mnC`}uW!Aql
zU8cu!kgH()FtA!@W1^X)MThUU0&+0E9fQ0!&G;}ZX5+gEc0UZP)>jZ;aQ^PQwZbhJ
z-z|aoSdD)Eu7ceU1FMxmd`tb49dK)dJs978h>zuC{y0qg@qG<;#y1LvM+6?a*hzKJ
zjpi27_m@F~JXd}Q-{0M``%aY@=qLCB=(m^KVGri-(Li~52jS<B<1dQG(_)TUh;M{1
zfJ~PM8943MCioi#CGR!-_*m~uGf-XDt!RHK=={Tv57pYu-yY=eC%z}p_m>-G4&`gA
z$+|<vjUF}ju+fLs`ERIpe@}JHVPop>x+;#(e@}G}Pc}}8*N2B-EaZEtd_(mFys7%?
z?de<dw}#r&Zs(-%^ZC}vZraUn4{e?6&U5X$%lnkIhq~+|N~|63!p7o`!ZvHT_1w*G
zggWiiWp4PeNZZM-Rb8_qf4e;)yv=EIYWmgp-F+P1ay@>wRW-56p0K=OMx`~PWVb!&
zICtfw<7eB@QfH5d!C&aGP0fks`d!EEnh4$VB_-CTx&<$7s-7_^-1+3JP*<Bfw_k_r
zbagh)J$laWd2Tx1<yz03^+qI}-!-qX(wgaRb<@`N#s;?n|G(QE_-jA4zUj|RiE!U=
zqM&!f7T2i?r6x8#lGTJ#PR*a2Cd}>|t_k-oum`6atePe6C9}h`$3Zi$U~t38a6x!v
zc}@9>h9z#Id}R6ZhJ}@vSN03ng%i+@EALxAwP8)e8<o#j+UfA2;qmuQdgM9g<T&Ky
zsXm>kxAWg_9d_-{TB~=wJ=d*lce*;<nyzi`j>g4qO~*Xf8E(DM`FdG;d%X8n>pA<4
z{2fm9#nz2((%R`(cGfpu5ihB)=_=V;(B5SgZg)m6YD~1Jt%nCZ(x*rJ<N@U!J=^CF
z2pv({*88fWZN1tnI#BMaP_ii9)pT-GWs@^zhub54y4&emsaQv}Bhry}%fg|Kys#4v
zbsp;$6&&aOsCiTKak~=X`dt=k$!@Tc1t^={HomD>Luo;u1`9RgG?ZBV!+px_RJi@m
zO;$mlaB)LkhZF8wzTL%pK;;hF%%7X=WV~aFTiH}oZiStK9e9VC(qh*NS2ob^4tETG
z7dLddc6wa-DGiI=k>zJLG&Od);j~rW&~Qp)+Wm23UitSMi^6v2xbme9lN)wbMy_4#
z?s8rClm;g~qp<;@7rIT2SN9HeMXv5u5bs*jP#W&lz?i4NZCttAV0VVoO^s6;qMg5~
zyxcvh@toe#Hm7QRQ?G*j@Z|_Spy3dl)8iW^8sAeJ9K0+2?cNg`POFS{h7aB1p4K?D
zcdRX3b=;&aZld$G#=9q3yH9_+G;Ix^vAaB-*VVT<-Z^jA+=h<EJS(z&Zo_7GTjLBj
zx?_R6)1BL}t#Ju@0p8u&ahn_28olcJrk<IZ4Lcf_y0NRRgX?zpN^f@iHqYC2a>Esk
z)7_IBwlpquBW)$tEyljYwX1G(qgO3#nxZiF!4<owxfN-KnbUAlqo3j;*9#G8U*tyH
zL)Evr*Ecbp#cmAk>K7$PSewRJFF*3yrh{516{H8QillwrZPJ~(Dw_Uz$r$7B>#uDZ
zd@lT5yDFA`r6gr^SHHHY=Cnx#T}A0VtHPrT+7n&jG2zjP_L8omjt<nx6MK7i)ugw%
ziyLb?oa(a9l6t)G^j!MY%IziBUKB5`@7;BgyUi`O7B+_3I<0)mX)Ek(bDtd0qrIl<
zsXnEB@G3L<_T0uuN4v{b9Bq$vIO!gl?e49Olh9)AcJ$!tbDDOczm}qHmUun5dVSM9
z(u4+;G&t4kX76em2_GX1dN$bAR`Q;v@lDwOHC$Q{YFOan%WGk@$npgZr=bVelrL<U
zSou_Cad;?NxrH8GT7GQ984VX!rYr5P@VM|%yU>HTx^rD?SpVHtRitZr(<HaFdB(2E
z4e81m(3V0QHQE_jtvxKZdy*Tfn%)%a^8LPC(#P5~+Il(vwN0scla6!4T{CCdsU2>9
z`nAR>jRUMuy7Opj_a$$~vvpY3m2YY@zoRDI<vOXfJJSty6vI9fV;%bNbH91D5M$jh
z229aN*US3vt*3HpvRl~MZe8BzWOtft*H`Yw!?NT_vy)BsVapo&R$4=QKr?N?(X;Jj
zvWXgdXmod|Ds*^h^TH;tPQ7}X{}O8{)K#`BKW&f6@30~5aA)>=y)o1=)5UdW_r|yT
zc3YiLhW=<hxBTt=?Pd7*-WIgN{#Idngmo%f(%tS3_f(9t*1^+}eqs9P*?pTQ_M5ls
z%!cA?tdTu-AMaX&zcbq&boA_X4fA@34o03}U*KA}`Y@L-msDDtMh!E0nzyTLRot>i
ze{IrFpDW9rtKu|Xoky;QzWx2TTZdo&v)0sgZ?}%HUO9blYt53qt+m!GbN03lZra;=
zu=UDuds`1W#@G&rZT#NW;d|i!d4#iG`TgG3)cbp_)Wm*Iy<OOqzr#wM{C0l2q@!ss
z%eVEp%_yH$J<px<=7VlICJ^3yBy97Zu%H|>n(JYy56)5`hxqlt@X(4wV0Y{&zxm?W
z@%tli$)n4mm7EGYp~w@EoKS2QJcQOl6+XUlIbFh$=iw513L(NL_TFezv9lmK@yNZH
z>NxQjAM$A(h7*oWftS#Wn7~BJONY|l2hNdXSp)4?Az)-g8K=vUJE`CeVPsS}CtyxI
z{B<V9?;J+Et;6^ZLfN4Uk+s-}BIYXe8h&D{jXi!PT;thw7%{EGI0bo&X&nZiw#EE)
z7@RKhcGtX;$aNSot;2X9%2;k4246Uh<<?<@_<5t4w+<u3$B41+>o8EOHPD)M7$JW0
zG11G^R`H*ZUS&e-FrGoAiEisK@R~a((^%?JGzkSs<kn%liUbp*v+FPxFle`R7>Una
zhp`wj)+DqJgU?hGxpf%4l}_Z=VZ2H)w+@3JyG-QPVeDXDa_can%xP{N#sdtSTZh3{
z&=a|J7;6~zQ|mAiT8B}Gvzo}Q!?=bq2i9TmqpOL)I*j`%f7UvT2a(!VJE3(LroMCQ
zF!+hEL~b3%FH!M{?&~lTfB!m+caYV1LhCSo#QMsu!&t{`2G?P*)fLY{^2-vrbr^|m
z>o5}C)?p;Nufs^(onS}hI*c&u^B#%bI*dg3br^}<I*j*N#N0ZJD=FsIVcgBAa_cZ&
zW3F@SFs@*ky061XbYF*&=)Mjkkz0qs_u&({br_dX?7j{okz0o`izhv|4&!2;rQAA<
zz07289mX<x&aK0^m?g@s!?>LZ{kzs-9FLGg!ifc1hta}#1M4uZVPyo?VZ2E9z&eb#
znQ&ko2H)CG1lD126;vXy4r2%X2i9Q>r5sp?(a!V&>o6v<76R)q_(UxcScfr;@dwsn
z{DyL19mcbaFR%{da8_er9megH1M4sjp&VF;!G4tpuEUth2!rb|#!wMlhY@9wg6l9|
zW*q;$>oC|4gX=IT2iIYo&1&=4Vf+?#P>}G~VVJQbunyx(tf9a<jMG^D1FgfTM!ZD{
ze;vjTSu=rk7%wttU>(LAj2i1OnvgrQ4uh6%>o5}jI*hL{s=zvoBFcev7*klFz&eZp
zj5@FmV<(diti#|})e`%x!$<_yVN}q6U>!zZ`rl_AMk25dV=~j*cO3>^)z7WN_z8Uk
z*I{f!VH3f17++wT!F3p1WswN3!}ue81lM6isR*vaxSVb8pIe8K@YiARsdFN*4&%41
zgMVlpM#5i*!BHpSufrJ0nmFJ(jGw^kf7Ch*u9HpV)?xgCm6KhE;e^8<VRXTK?0h6S
z;E%{v#O4Gt&tHd83{`9LZPc-qgt6@8xrh+!Fs34+yxcmB(-Gde*e=b$kGBqk5B43b
z%=i{G@qa-y4i;r_CfI!)#xiK^BfNDO-@t!@JZyfLrMd+v*b~e;iHT4i22=fgWW@eL
z=@YPD1am%h-bxPR?|#U9aOkbWILi3@0P@eNy9s%)>x;P#<IBj~WiY8FD2(m)cmcW}
zK>jv$XHa*H(XmVMW2LF>)E(P{Vfn}OHkg`K&6a(f@wNv!T?A9JYQ1GoHmZ?$MtUcT
zlj6b`dy3JWi@&y(!lYIjT?JEpAM%?pHD<BLRI}FOYCNZ%1(Q01r9Ix1VlisuIGEHr
zqZ_~)7>`?naWJV(MmLPQm5`5z;i8ZeOvsuuVe3h^3-J7spJqvM8L@prC3TmTTh<bo
z)F#%>2?MFSy(d1Q3zNEs{-&EeeWMpPvxQ0h!038%P09>Bahm{>derFpQa2d?vlPIj
zeq?l2)cpzaE7W~N-3$|7K3*q(u{U&oGr9`;OZLOxn0OpqvmEaS+B19H1>MmD@Rtt^
zbfcjwr*2#lEfA)rd6Z?(D&nf1QPoHqrluJoXO&WQF~swX3IS*JqUuA4zci{bQ1zi|
zX$o5~!_+KhTmz_j65@kK#ki`e>R*Eg-Y|pNFh52Wp`GyedxcNo?}URMfp#{WPl7q<
zE(j}NIfKHtA$$>*Rv0gIKLoX{Bt!q8Fo7rNCiHc1-^Kt8%}4e(!kEx+!SWi6HH2yN
z4l8VpXXrY+xZV%mZ!nx-hBCMbRtM=|7%v!K#whUql4!7t&-R14@X+W78_K+T-Z#Q~
z)cc~uiFPr+!euh~FYr2VKi(O8#CnIBI@~V)SKs?ucwOy#H<`Ku(q%BYRLU&=e`znZ
zi^KT8Whg7sRKfM|buGi@GSzNUnMUtt+r>w~yUEnc@byy|6Kp8{jXDS>5X`hqZ)fag
zyZ8)0m0V5DhX0u`UZzafux@24o9*JS`KfG%hZaVht>E87dM_L7fiMDCuQJ$+c8^#6
zV7-T+^}?9U)xt7@0?X6@%S0G2)mKb#4#oCfyT?G*0;^&XJTx%`Q#}i}*k{0);NOJh
z1{g2+-Uw6Y@;rNKsPGg&_|M_t6^3B&Kfv-k3QRpd3?~@I8pcKyjxzWV245R0G$|hh
z$G$Ko=$PSXOE4zr3RsrG;49BZBb;+cxXOM4lEaT<jcB%<ap3~WBi7?H5VCS?bH;lD
zp2Wb_EKTFZz!~8$O`|lzUz)}kY7h38rac1bV1H>E1swZdn$~?inv+|p_P<Nhw0P`)
z{L(b7L^DeYwGxf1)3S^A_F0{#rH6z2+jV6#?7JpKPKwUSKRJK4S*eG$X?0}^Fr>SW
zi05M{eV`wF$`S2*-?eUBqc@`aYPXU5`a!eh0=R>fV=am^Ef)O?6DMy09Io!Pmy;MT
zX|EwU1HuBht%%~&#|)^j1dg~G{=9W>wDCK@a3C1LffvN#0t=7RiE3k=NnnJbmKY7=
zSm(5I8rSW>wF!P^5PlK|UILd3$wgyW3`gK14(mL^OM5yo$I}v6F^#m_K53zaubIWH
zwp&}HDLX^q0S-2FrDZEhnRTVWS}?A;>X_$OhtVVcZijiT#cDGFS)dT?*~3N#!eRa*
z%lu_dFU25>sCKl{vK1zeLX;cDS7#{mO+A#A;0LgcUs~E>kXiUeQ7Bvu1CPX5FW);_
zX{m?7X(YUMfH2HL_k(#+RejXLnxTIr_EF0!Sekv|LRc>K1y+%w{HVo`F1Onjix@I$
zQ)J%F<BE=Q?B~EJZ%!I3>}uHWf<fu5=o+g!Ltz2pNKkRURbAIFL$Mhq>xTksAJu0?
z+onb7=~BqsVQgzY!QwIg8eA4fz!X_)=((D8*e?~&P<N!!d+B=maE7`@m|_z(J-6M6
zvy%#Ec(<|zhOzSeT@OP$*@EJl`lIDK7-aRM7QfxS1O<JPNmL^`0WsKA?P@zi%Lq@;
zb2!deXA<==3`z1qL^fLgJRvIoEWyf?#q(scLJONRD#UNmjLL7)f%-*_n<I>tY7T_4
z@#Q7#7B7czC{$2jUZV=>mkzA$tUu}%9HH^pG3%03d$D;*82fnqvfrA9J|C7-V9<Vv
z)keR{&d_p+CxkMzZ1DsqvkR6NjDXWeizl3CXK3Lh+p*3IWoVJ$7=cgp;S$c!vVg^~
zW-kNOCw8>{2?7oD1ShlbZ)a$c5HiA>o{N*ArN~jVv<!wpaDrcX!r(}7`v(k;c7~R-
zU~opanO;qSABd15lo^Y*#@2{#?l($Q(~YfuJA`msD;s2&@zg}nIC$?aL(2o65X#UZ
z!7)Msnk>A9GqjY$*j5wK$LQNWXrYD1w&oC{jK0~<(BgVRC__t=Cpekau&`Ie%_y}V
z9hrkzU_5)+_{4dl#S@TES~&GYZbBJaBsfMGi}q*oNlPOP@;MopYOJ$}Q(zqIE|;NY
zl_!KUw0M1Tt&`#F$AR&Zz0kBbTHb*{dn0~ttka3G=|ihR8CptVio9{!iuPM=Ri~Ux
z4Rq|22%77D)7bq!HR?u!&7a+c1`X13aI!-o$H~j%*9LOkhrQ7EmDAerozr`9G8S`f
zVM`74DyYZ9%z;5cKWfQ!tdnycYkg~=W36v79gBmpW39g++p%oxWcH+A8T~3JLyLrv
z5eksBW1*AMLW3G1rh59;3@tM}!O5_Xaok3<#M3Ys!ZA?tB3+&FdmXai1ci_hyneSn
z*9j2|bxG6=LbPURVRtjZ{eFitH!V7PP~wvTZ9AC;J0T5*!g`Y3E(&`Tmk_@T8hLcT
z47=m=zWbPdrc>QwI@Nhjh877SBRuW7*cn=A(EEuZ)4b1X&CtSLhLOa{_}y*a{P{f(
zCvJ1A-}f*kY;I)^{r=}EkVU@_dJ5!`Jx*P1r|D{Y{1j=C5X#W<f#+gpXrV!diE-!w
z$YX1U7WO)m;atC)k?VJ>TTQ>?i~o+bx+O!)QX{Nt&CufYNVw3l*0`*`AVbT!p3rK#
zC;J~tytCEsh$s(E7fS4RM^Awg`(4sgpu~P(G~wABbp_nn>R$naZOp$E8sGl45G@G}
z+dKS8o5X!avA=s(cB5CK9j)VYLj^|+Ud53%rhvJe=B8*Nv`hckUk_n!6vNKeRfs`z
zwVkd1Si$`?aHU3e(8L4B->FdujxF0^F#EUz;Ap|GJCMBOLQM=nq<yV(tooYz!5hu*
z0AMf_g9lV&NX^hg5~jC2t)okKFLdULqzY>-9QWgajx{C@df0C=bRGutnR%gy(J)6_
ztDJ52u{FmIMz#m73i<Y`eM)g4Un&~knqL5es@Q_zfLCVLkbi~7<(=2&S7G{EUZ%Zz
z3KXC7VtRNTrnfw?jQe<@^P4agcuZG6ct0NK$UjJX8xQ+UhR*N8d}dzg;RBeXm6!7Z
z^>kkMdNNr&kUMIKMT?_V&oSfA%<BOTU#uaL(*e{F5l4^u%v{k!9?WOd5S<HP4p>8U
zEHZJh3in$>bS{Va%)HP;KbZfZ8XASDy!p>ej>DT^P%E6kybHt1BFix#K<y6&RQn?w
z?dXTuqkEV4)#G7lgh3?49All&S@xqaQB29txB6vhUw{UUsop0oxJBz{uIpz&<NKg}
zRW~1$c)7=22g2Zz+%J1a9#HuMc0k4Pdb?LHg5|*t4RJk;pCIj=dF8T%JetEcQz6aD
z?#tc_=Z0D13%4uXkNwvKD}*f+1Ng12w0y&Bp2SphPUaHRjCC5p%Ybdoy#wHdzyzel
zn>^0+uL$tMVV&0m<Hf%?K=0Ry(I2=rRKi=cB}7&^C1mondI;md^fn}==j8hdgb0LW
zXv^X-e+G<g%_7c%F|%%3F7))oB`^_;&vmug`DDnd%iIU`!^YQ4;ss-!`w|l7ln>J_
zPSG;{l+DOv`k1L&EgC9XBf)>NPziUn(!%ZVFkK-yON&_NF-?EM#x(u0){ng$=ZNzu
zKX%&r_cn%QVwkbcBRI)I#S>$Vbp}!IX$co5Vr^iGwDKN^Dc%U0m(Q%31cxt7EZAS0
zOe>g9%!M&GfV8ae^aSTe5nTKbC#}4BVVr&!M_J#6%JLfsEu0BqYSxmS5-|WfKU)t1
z5LX)OOo9yw`C-@D>1heJ8x$5%n?p;!(Mm$T3ht(zWM%dZ_5>!!v0;H}K=U}cXE(<K
zI)c*|OtPo>(-@9GHE4VzVDk7dW}gQ!IbH4{OabqAqn^*OIitMAL?PIpST&54tVStf
z7@qJfr(cG`V3>pycw|PAPgt^k{JB$B(F|AC9U}LuFzd#eW3>ebRFpDXA>A$B-JNuN
zDs{D~lxf7RUZu>Mib_}ngQo%n+bWv&)>fA50T>APwbJq^4B9`zavD7?ob;l0@bv3G
z+|{hc7)%X|S%^|6&66&=WJ})NvtRt~TEF1kwJbfy9o*RkCeOK{6h#Ug9OT)lSyv?g
z*h5_rD_|<HP>0i}wblSw2IEmfbU-zp@@43F7EDhxjr};&>D<o>-www{Q={{aMP^yR
zz$t=b3>xp?5NMA5<rOu&xs|!y2IJ30ky}nxz1;FvtU5#It6@xmSe$)5@Q?5NVDQL-
zn2%A)#7&DgdQBr9^!2nn41@8AU|EcRzcfZr#^G|HW8X4uMA`^?X)7%c!t}(~Cz0K@
zP3Tyr_Th%|yb32i!@}p-h`q)-oj3)FnHXrf5(Zufepu7!X?fJs6OS3|4B`o6olmGd
zm$nAVb7}Tsg~G<;`xeQZrvsE{izyH5p{Lbs%EM`eSDq~_51mS3YVj<=pSaf#THk$g
z+KhVGCmh4{g29E3s5I8;gswkZ%=Kr7(Kiu1i>QY!t+eoQ0nRw#S!WU|{FY$hw`2<+
zD0i6KzJ30|M=<ZgVE7;k(9bX_B91iHnZ#t6N<99|l|DBOugX68gpZbhk5=DamEn5=
zUhi!pJnQsFVdcARC?xTF81MGFe$Z;GDnt1b&zazt72+6>>IbcXBPH&Gn`bl|Fc4H_
zD6@L-9As;2ls8(Q{ub!?rCAh_c-mO!6Mr?<lL$V(ti-tBXS#mSx!IFlWgc#x;rR#@
z@!UWW_rR4elpzt~17n>}3^wELNyJ!~11CaP&dlNC0Ezewe%})MSDXWf+_xc=?yKk~
z^FG^qGh{k3!L)=XVybBgtL$7gt-=~?@5Z(&`-HC2S{3oNxZMr=_A2wB`x0|frx6_4
zDzV7j_pm+?ag}+#?7fRHoxr39)jNaW^Di{Ffba9Naa5V7W8B0SJ_6Y|FOUtoCSm$_
z^KlNQe)xOF&rDT@UPgarM06eZ`4Q2J*M1I^qrLDE#>q$fA%+<13}PJ2fy+u)uhASR
z=3L`AkPrXdW2zpBcu#>tPGK?rpTQGmI0p1tAKuiPqelX@=2e+_jLWu@$Ug2c|B-Ms
zfiLwf^L&@>2)=XzvkeC-ow4kgk;sm^rt$FF6G)L_yHWW~Cqt3#D&ULad!EWqkzx@B
zj6l99F7j0Bf7!>h3CuNAMvf+Y%7TCzAWS>uZ~|X`87Z=n!k3>SMYaK`{4#Q0&w(Ql
zJw>*KK=c$jkOZQq$TJ^^-fswj=>0PvQ2D1Cr#2cj)60;P7Y-K{m6SL*JWb9mYhyUx
zYw3jhWumAP?w6dRPPkt`6m`P=TBOKl`8eU~Z^0Ap$29{dX+I}iDnAnx_v1^=!cQ^K
zEc}3hX5pvEX7N5u4EIkQ)iM-#QHkLu%_#V=jcovD!;dG>B>Z^TLewPuS_m`=KTm-s
z;nzZ-N%+wRnuH&Hph@`A2bzQ*eV|GB(fe1BY;gi@#P@>}XbybC6GZ0^KaDfR8F<*-
zM6s^fS3+ppexHH;g50EKu0Lr(0Q@DX_zd`p2?v%?n4jW!0S0%`xHC)Hv@;QmfPoZ3
zffQPDx9fBL#Jm*z^bnW%3pAG^i-5<{Ji`7{0^ELZV)_mY^6ij3%}AJFBDjt9)AADV
zlk*eUCqV@B4xD!OAyYsWM)hRq{a19}Mw0*8hS0|R|8Bih&VrT?9{f~jXG)T@sf6<Q
zDO8>rroq|@VU#4<q+z%H|D!OQtdIK9M!Y|#{8)`Rx}TqQhyNYo2t*lTlu2X&Q5x>`
z?BS)lFM=K=_72-&*Qen{T1QYheSb<m4KfD`l07)-_<#91zh4oolYJ&&{0jinD~%22
z-vo7cPJ#Cg7?{I*0sV_G1NzsmV8C#+4^BBv;FdS2Z1R&RDB|c$WA5C1brgH5_%Al#
zM#fi1VgcWq_oGJV^ZnwzHq)j9^F$8b2c9ST0dY|@lYxKsemfT*(`A?X{Iq$h_PL?q
z7!$mq@uQ_z?{<fGmj8J-ox${ekGy;WgL^H4_oKO+sjNqbmn|ARC)%Gfdy4FU&;9mb
z&e#86{vRq^d$8<t@4~;R4m_XVH{f5**)X@LUO<0}$sQcMMa>3uI60u{b`o>Sz)8$0
z_j?j~Bf@{eKJ)J>diek8UuD@Ug=L?cvQa4Y-**xjFz^V#3;1~_kr!ojQ>JTv`SXqJ
zQ%CPA%PVaW#*$(fUL^QGvwu+bbsYHpqnLdk#vkOT!Onr1i;S9KT3|N8TnckJjDHM<
zeHhFLm|7Tyq1gb#@%{mr2Vr)@?1A|S%&Rc|F&_3KVd`NTVf<?Zm*9L1^H-QK#-u1r
zDU5&k>0Al-tuXB{*TGy5vlHfK7=EhLKTd<)FN>eIeajS#%MZtR4;1&UaN7lQ2h3eC
z_rUmv@AfEk`<DI9fIt7X;`h)UsLcHW<@U#64jue=+&?J$It~Z^;df*<HvU)aAC!F^
zTVC)8wx{3XJzB>)2D$qW+PlL0O!WWmWP$H!1$N;upYZqh;`k@`%IF@m_V>UCZdb3w
zNA$Vf^`ZOSx`OW7Vgl{$QyW>JeR<!7=SCK2VEl-<XUlG60d0083p6QzBMYeayLH8b
zmL0X%Mx5xNGHgW=amuhA1-7Ip>q(1K$qg+|w<A%fckKl1PT}MyQ}FAQB_l=AvVm2}
zBWfXjq0A|=d-m)T#kLel_-&rREh}If4CYTBp2Yjb&PZ-&fd^PoCs7;8hb<OOMFxUB
zCPd<Ok^cQ7`AMV8k2=_cA{MRlTqj5R!~cGrY9j-&Jw=kg{gb|*NH6Ym;d~{5w93oM
zu(L%))cMW1NGCZ5sn=omjM2!}-L19E%cE9p&z{&!!?~lCd8?~nCYj$+%p;1NaMmw{
z&dHmM`Y1tmYm*V|wt-(HdARv4V&>{T+qov}M5>(4F(gtEwUH@A`Ej#-z(6H~B1L`S
zDFq+32;f9&oWDhr2w38Las7VM_Y(LMYq%m(100o%pyJ(RWHc;Qv_ORY1e~=<O$psS
zom*vG238p-FKb^~Z=?LqLc2D}bGd#Fb|v{j?d0Ty$vpd&$)06B9aM0X$wg0$6c`?9
zPHV!s(4H{a+0vSHKCmWiMVsl3%}bmWh-WA&{Oy)nNY|o{Q3Ic})S9M-b5c@OH2|t=
zSc|KwSaQT!;55$}IdEVkW`)9Nh&|>+614T?4|gx|Y)0fhCU$vbAc2sh$ibe-rf8f8
zd+J(GLc5`-q^C?qCU}yR#Q`^`G>H>%6gAGr5!4%PRj4VGigWRX+KBP)EJJ&tTQtRA
zFH5xb<k_di+02@v4V(5cqlm;L===pWt~5<X9Q34aSuw%SV@7I>^`a=wC~eG0fl*zt
zfzC$h{4v7DlGS^04fYGElssn>%8T>^l+J|D1-@oOZ8p+3O{88~+fZsRJUXW-s#B1Z
zW^GP`u%^14pGIn#Nk;6|k@N9-d=h{E)%0iWQ4^>p1-b}t85|(c?>`;LtJ|9}o{VCs
z30@UX=w1!TqIYh8>YrP55PGjwT|`DxO7iF6Ppbw>W&Gqyx5dk7pmEYet|jdKbZ%9|
z?Ow?JHgFRMfA-h7p3O$-<rr=41e2>k0WcB-Roy*!k_v?J!1y#jxpIByz$f6bT>7T|
zkiMxo3^0sjV7F|T$j$kw^7I3}^n8gS4(^^kszwHK#g^}#;d@LQHc>i{Ma-EBG_*T|
zS@uF8YhHiH$v1g)ewYj9b-;VkYSd5Eso~e_#rJ=@pkA+03BB?j>`NwJM|e`OR=v`*
zRJG<OSIG||ZPU4;rnPG*$aY`9-+p?u@rx7XHcyO{)!=p5#}Vhg1^M1TR1n6eGiHi3
zvRje%Elsvu%z_!gou@W<1&!91M+$kJO+@R;dqw)gnyelWDZ*A)xB@_o;F^l-D}P7f
zcL0<|Dy0-DrM;i=TLixhQwkP3=fJ;%2?6|Ie=JO5kczXMK9o$P2r(fcT#TaC<w&WR
ziS|E|Ap$83$i``u%oZ-h`-u$~BqYvE7>`GK@Pb3jY<PL|a_uFdti`;E%0rwJcoUW0
zQRm)fT;Xdc*Wv<ru$jj^*v<Jq;|#}(jN=cwIo{vh@quoR5BQE9J)`#INWSv|F2uM5
z-(=VJ<fVR3i_Phgb1Mc(?{e-W;EmNg4l|cgD2g*J>C_~b;)>qmo=DY63_WFXMLE3W
zJL@N-s80R_OjpXFfOkw0@r$V$CQ<k;HYfXl&SgU)#ZEK*q}a=xSI}lOQ$oDgpU;`n
zC`7!!SUE@fj6}T%pEVKsGou=R^0U9m(NQH4xO<Z)Z{{>QH#tIXzJm?k(5@C?a>P2Q
zp1`RPnlmzgRHTY+If5DDKy099%0s{GdY|XW$t8Ah%Y{<|c?bGj1KEaoLJ3Yn4AJpC
z<<&(B`a?>gdFDlna4PO?tu?c>3vogdJl9UNs%Kdx{KlM-X42cV)SKpVo?FdxjDld2
zx0a>J<0<@i&2vjQWhrvbW2Jbr(Py3PNkq)w-N=)O$t-IJDWWq3=FdEdpOLH=;X@|E
zfBqyQH}`GK&T!f6Q!G4ki@TEvrq!bi-u;JZy%<yCsqXhEI1e%0N#G8q7Pl6rIG70W
zrUt!9jy(|NK)4;?9_2-jzS(<}8_-Dndz3h1jo`dR5JeJw%ekwS+wA?yV%L4SW$ok%
z=p^}QVy!sGb*AR3OtY&>n!6(Oqwei4Qi7&cyKj?JNCfd)E0W_TgEeM+d4yHsWv~aX
zD5g}Yo>dq@kc-oBYk-@9QC`otopsnF(6ltRI@~WjguIqG>6Xc}XV0GFya=h#={pAj
zzhG`D&;p{)br;~i&AC1_A?a+rz^IeSBsMYluiHp4a6^u*wX)l8{qLrNBTpQY9J%zY
zvqxfYf#r+Wj$F86`NB2Jv3cLfrQF_bEw+RkxdvM$f@`3|CS?n=GHMbV#GPmM!}E6j
zv$8vyp^C@*TgWXtd);d5|66+tt~!w$Lb7-$yk}W&%85rj*vs#%)2xMy@pT~l)bVFD
zf5vcwxn^$5w}=}FVmm>9^Sx8?J(G3VTW!@L*qhbtt+@QGRqNK)VdFReTOR%wY(2P$
z50PeKZ_PR@YaN}lBJ=-K_9p!MH@D-%HSAXT`8ye|nz<S$ioe`n^7D2z47S~s*b>p~
z!g$)*>#!Z9b?Vd;8>XB(3#V-La&BwtZTD!cS$6j7wPp)b;~6m^oi$6%K9SgKklh9f
zYy`OoTRpBgdl5E2UA}VFy46cgU4=b8OqSL!SxB2Uar`gZ#}Hc{HZZUMz1tc7v-=aC
zI`jCc6C1hxC^ts&&PBI<N6$HwW6{#H%uc~PDcEAxKcU!Il#XX{gT_<6og&SCrWDq!
zTC#Zg(&bA|^LCV6;_dI^ZBC1pgx!c2H{-;vS+WE>HgXeGjR3xP#0xiU0EuU{W^2c@
zRxVt@U0_aK$K)(*KYMs`2=|tqW%iQBeznPot5+tEUb$!qb}2qBiH&L(FIltZ?A2?M
z<41DW*^%dr9l3Jh8E3B^`tRL}7XLo*^`8UnRmeXiy6shXbZ)Q0iA7uO|4Dll@~cs~
zBb>9s_CIlNLcZ_I{{dOY`|M4~p$uCS2Inb!;|PBR;Wc{mx)wevS3()YclZqPtvoA)
z_k{+L@H9+%F6g1Zqr^s$F9cD~#nB``9zd=T&k^}%2=$kUUl!Bib>c1JUE+_#pNg-D
z?}_~EBI9KxkbEVP<U(K4>`MsFl5F-RglzUD1Y4yy`w~LVNH+TtLcU9~*_ROVo084G
zgpkd?gy2~I#Ri&v3BehX7mBMyvo9gs`DZ2ln|%pE{@F?SKJiJ>>`Mr}*_RMB`x1g?
zUqX=Y%QKwWmk@L%n|%o(Z<cKKC4_vPWV0_J<ljjCMC^km&-l!~grM1%5H$M|f@WVr
zaEbhxeF-6(eF;IcFCl35B?RA<KeI0(<UIVH#Q4p=grM1%5L_hvYVksmtJ&%QdU2Qd
zu=u?Ay7+rBgoe&=rDC->TAU=#5cyRC`d=-YeF-6NlWg`SgnWl&vo9g!rRaAIw^rON
zZWGPEgmC|XWV0_J<X=e6LtkY0KH@O(aB;FYS3E=9AYLwZi8qU8UqZxd_9X<(zJ#FJ
zmk>1j5`t!5LeT6>2%3EfL9;I*X!a!p&Ax=7*_RMB`x1ind0zg_zJ!n$NIqRO`w~KL
z_9X-_mfq}32-)mQ2yU1Do1)p55c<a?zbfu`U%~`lHjum7mk_eqmk>1j5+WY6FCk>J
zFCl35C4}DWO9<KQO9+~M38A0J@2x;K`x1g?Uqa|llHTl32>mIPp*Q;zLS8BN)zV)e
z`HSKu(zi*zO57>lDBdaFD?Ugfou?!}EAEm07n0u){~&%SenKLA3}ZUWl`j^P(D#)*
zP^^*uV98^|DdLGDKOoESr%GNdE|Y$Z<nzRh(tk<v72;Ou(~>jdPU*iZ`TOEs(mx{k
zaq(&Ce=7N9@m1-6E%~?N-$VyxV7-)y72;rVn0T1@1#zl4O*~axEUp&M6)zSq6Wd9Q
zS=&jRqZ_5aMZ8_STYOl2Ox#T({7*=P-z)vE#6O51idaNt${7}mNQ5sZ5q^;LL&ZbI
zBgCUg_@6?;|9t5eh->A(LGD*b{}u5Dx!)xBd!&Crd|KQszC<FuS4pJzC+R;H6PU2k
zy$1>RB#HA_Bl0t#l<UNL68>Eh{ufHWL_AyW>*Rik^p}g<#U0`|NW^ywiTLi9{vq*6
z@fq=_;>+S&B*OoiMEFmn=caqicS0-_dx?F-8WQ1$kqCc;^hb%uic`gt#FNFvB*HHz
z5&m51H;5OBUlO;9+r%`9w)MP-nV5+WmwiKYFGDyRR*L3DIHX%6d5AbsJX)M8P7~*f
zW}b=gOC&EBFA~2bUMaSVo#Hj(PVq*OpY~>bJS09LJ}sL0Cfq-g{5R3zyb$_4kuUI3
z?kV;blOn$|L-&zloyZrvsh=cH5l<B7iwnf%;!1I?*evoB<czOP>=dsN`8jgBKO%BP
z2<6@4tD>3rLjP;YzZE|cKM@n0x58hcST0tIRpKC#FCNnWD3PB+r+lI~N1QM6OX_rA
zF0K~O70vt_?iWcm^JvJ=NahQS4F8h&w)kt2FD=rYFD{b#oEL*V#DQW;946L^<HW<o
z6T}(fQjx1r81E+0%+n!nk-SyhE^-wy{eNA&Ni_3#=<kvIu=tqxf5hj+m&BioZ;8JY
z-xog+&3ysl=liNmzfdd@E5&|dN<2s$CGty!41a`plxXfNpr0ankNAT4n)sGz?kC{?
zeaZhO{zZ(!jp>;C46sacg_sm;MDCD4|8?Tw;*sJp;uLX~$Zrub+^HfrMxwkzTqT|-
zo-b||`H>3xZxgwX73FKi>&0)0-xco=?-3soe<(g9n)@Qye<7J0fH3~|MXoBN{AclR
zBH#L^zCi3L_7;<3jW|-|u1gGexOk*^j5tM{CC(8~6&H*A&I#jLC7vgqFK!ku72CwC
z#B0Ut#aqSO#Cydbh);-5i~lOVD84T46}dA9^Y;hw6A|kOjh>&7pnJZ^FGEu9B@Pr*
zBEL97_fg_u;upk5k?Z^DZ@PGrIA2^Ko-Up#n)_0O<8nZT-y-sh9hAQ+rp4<;K2M@M
zH<%#nL~~yX`AEq}i^qvG#3u1nak02U#I|=P-t)xs#m(ZSVw-rCc&&K7c$4^T@ec7G
z@e%QH@fq=X@pW;p_*?N0;wK`Og_`^(#6q!LtQ5_CH0o!N<XX|(S3~bgo-ED~o5V%p
zQgO9-u6Ut%iTD+<L);-=C*CA}Tf9xYOMFQDq4<pWytr5VmG}qoLov+zZj>u7_7r=I
zgT-Ou81YciJU>AAM#;yE)5W>sDdG}wxwu+9S2WKV5Z^_TFBh*AzbdB1o#Kt+_r%-9
z2gHZPr^IK)7sOY@x5QtHe-h2}3FIq=IX3Ide9slEl-y4oBn}lvi{`lm{JWCP^9aZ@
zCC?VQ`3vLUAe!e6kS~^erPwZJ#2dt$#qWsbIRwI+=Mdn-(my7e=Md2USTZ-7Vfr74
zVcuUuj*BH?PjP@)Ee;pWa|eVwN^*n9O=}omm-sdD>*BY??}_F)0sP-5`Dfy5BEE%W
z;tPva;vlh6JXTyTt`zSQ?-L&p9~Yk$e=NQv{#^W<=<t3P`K%TPiw)v2;!^Pp(cE7n
zoVmXS{rlyg%l$3!m*VflKZ>7-mhMBV#6e=Cc&updlabDH$(M>-#BYn=6V3fB{G0n(
zFvj~tFkdVc&3!HO10+|AL&cHeA>v`8fB$;A<g>)p;(GA{@iOttqPc%Xx*5se62B|n
zFFqvh7Was6h;NI35<eDg{K3NVM#KWKSnMYzMQ*l4{}V)Rv_$zFv02<GUL<}=+$wGp
z(_%*ahIq61J@Iz&KJh{EN8<kx_lPfuzYyOL-xc2%KNSBghVh3L%M%xSh-G3Qae&Cp
zr0D;P;-%si@hY)XyiVLHepmdyc(3>a@iFm9@j3Bd#n;5Q#NUa36h9FyEN*5#6JnuQ
zE>?;u@gVVFag2DB*dU%L&J^d0r-)0$<>D%Ft$4oJDqbR9E?y;eieD4IF5V*ED&8sH
zD?ThfCO#|vSbRzRx%f-*H{u_~e-kZi62^KAi-lr|*hd^74i<-rb>bo71hHN`Mw}wf
z5Sv79RL1nbEM6scir0xd#czq<74H=96(12F7k?_gEdE;jt%!vwCjE$5AQp?2Vn1=H
zI8vM-){DoB)5TN7MdEUCrMN+C5ib!h7rAL0>*sFqLGe-XX>qssQ}Jc-P4OM^cj6z#
zPeiMimrg<~6bFhaah!O#I8~e`E)tiD&EiJ!BJoQiH=twrZWecmcZm0k4~ah)Ul;!(
zV*QDUXMk8O4i!g=+}w`oHHoK)i^Ma<v&AdLcJaI7_r-g}2gJw4r^M&QpNPK@-w=N#
zz9)Vt{#hK12e{1dFmbdvPCQC%5Kj>oiOa>6;##p;{GxcVxJBG5c8b@CJH;Et?~30S
z?-3sm9~YkzxoIHF^RXDh3lNl}Vh^!QtQAL#OT{z9bHsJxMsbsPnfPUKo48&4n)r3`
z7V%c`PVrvxQSk|p8y+(MJ;YvOAF)atB#sbAi6@9N#8u*2@qDpWyhOZQY!j~%zb@V+
z-YVWEJ}f>a{zQC9d{6wn_;2E0#4t8;WO?Ia53x+F6Auw*inGO2#6{wAaizFcY!<H;
zyTrT1`^4Si9+8_(GJiGVaPeSqoOrl6N1QKi5L?8H#mmHRir*4<iFb(iiw}vv5Z@5(
z{$Bnf;t+9!I9WVFJV#t7c8FgUuNAKsZxX*PJ|#XY{zm+rc=P}-KgWr4#QEZx;@M)0
zc%j%PUM21nZxrto?-idEpAmm1z9zmeejqvnz5K<*USc0{s5nxbAl8c~iZjJU;!<&)
zxL&+e+#;sMjQAaKm-vwQLvfGzg7~)hYjIrCE6?HLapLjfd~tzzwzx*TP`pIEO6(MG
z6mJpl6@MT;BR(&_CcY(pAbupqs=WN>i+#ia;&Aa`ae`Pco+!=~7l}*7b>e#QQgMrz
z7Bk{^#9iV;;t$0=;tS&2;;+Sz#lMRA)n55}h@-@@;*sJcak6-V*d)#s7m7>7i^a>t
ztHe(6I&r6Xi+HPemw2D}i1@hpocOQehvJ{bP|7PG7CM`8u}CZxdyD<W8gYm?S{x@%
z5?zrS?Q*<5LtHJME4GLiikFL5ird8<;*H`hB6sa&{LhF#5nmEt7x#+475^aqRSea5
z@$?s~#G&Fy@euJaaiVy%$o+tspLrs;1g5-7{GxcV$Q^*`zEk|6_#^Qh@m(=7$n#$)
zju1zQ)5ViSZYs?9Zx!zp?-jYvFx`JCzAt_ta*JWQC&fDP5YZJUi`*=j{uhee4VZGX
zc!l^Ckvsm<{Tt%9#qWtPi@y;6Duxd7!VMKiinGOe;v#XW$Q^x|-lgIV;y1;Y#b1cr
z@0b4nB>qLThj@B!^-K5uB6s_xJX++2zm$&=7l}*7FNs%(H;dm9pAw%H-xGf?mJRjd
zuMoLiFw<Ktt`{#5zbSr8+$G*2a`Rw@e_i~8_@T%xgy~)&a>roG!^NrMH1TY4jks0Z
zCVpSMQ+z>uMdT*LjQ>#aNO6+LeTnJ5N<2?IUyNFCkD14v#veq(uoxHd_}S?3n9vZn
z|At8s-OtFVcEb_kcyWSQFE)zDic`gD;w*8FIA2^Ko+hpm*NV;JMsbt4S-e!-B5oD8
ziQB~;;&tLq@mBFR@h<T`@j>xX@d@#1akscfd_jCgd`Em&d|&)P{7C#nv}~`w!(v=C
z@0H`cS4!qbxY!PoqW?b65XmFNQQ}x}yf{Iu7aPTCqIq8(@z0UG?|VO|NzWZMn2#0W
zDskWUfHq3c%_iu7i?~(XCT<sZh}Vfb#aqSO#Jj}%#0SMk#V5q4#ogi_@m29n@g4D9
z@gwmQ(F*DOh{fW*?-})zeu%j5dq!iWuNND|Cb69D0soCu`t722&H9yV7cR1Dv8vJI
zGT*kAOY~~Zf~?v_Yt~q`RMZC7UDU2#vZD61C5zUb?k)F`ec_@-tCyT>1zfq1Cm=4w
z0-)2EAjVwyPis~zKWhn+H?bp2R_)@mSFYr$r9h~qs~4_>r-?I;uU)tn%Q6?OTZ?G_
zfdjX*7EXa#Kf+*R`4c!$ZRV)LFa0^5_$hyM<AKW>K2-Vn{zkyhzUkhG@zp=VvP=T~
zxT$&tek$>wgMavLM?#T+sh7i}i@kT&@z{}{#o}vDCSNCjei&G-56}?4;}<gEwjf}K
z)w&)P^)*}z{KJo9J`}-pYtDiKb3vxddhpXd8+JbotX9J@mX)MMhwpYK<Zkh`dDk4q
zmj~m=cOmS47+9^vh;Q0{%FzP1V0>c{->o=_jIRL3k8d07!T7#^9NvW~hEj*`wiR+P
zzBdt&<z#&5R@wNjgPmbU!SMLTT)cb7i>MB|(R@qv{q0<ccU9$w@crE-yYJL*5&lc_
z1(4<7aT`o9fA1oHEC%z3zjU(s`yuS8hE;$$<{&<{N&jHFJjg(`TASf72_+r}n>AKU
zm+>=A#FssGF2;YJS;>osBAaf|-zUi5zwXE1!DH&iAA+Ut{!w?xxY47=9ya>Wx@2;c
zQF_01qehJzH!hhRJ+AJs(MG=@ul4AuF1|ILjn&2$?K#P^u(Fg#WURpuY;{v<y?^^`
z_XPK7_vh}bx8HDU?X`v0ZEi_hZ)@a^vj&{jSkZBtn?idztueZ_!YXL*ef15K>=&)~
zi$1w&QsjlH1A1>O*c$z6#Z@J3R&`~2MOVip`)6H!VCx*Y{fm>VSAP7)$gYy@&o^v#
zORN#w7dCEoM|OqV+O2Jk3*6$Z)==w}m);oJY1duuMmx8-iyH0r-iX6`@%}ezJ1e`k
zxFfeOLYPI3U44Gs@Nz|;`fywSc7%Fv%d5rdv>Q&(Yz%eGbkp%p*Lv=&uWfg&!PY_c
zj)H3nCJbNp`mz@*-dHwd*~=Aw`|z)SJ9F8%$`dEPSaHL$>!De;jJj`0hb6br-Dq^b
zmM*od8oGCk&Q8snw8MS1vB6~=#fKD6u!cYL+!VLJU69`4PI3F$c6v!;zrIdthFey@
z-5tC;wQLwtAHFQ9)Vs%E4ez--HL!Bonadukc)8*XlZF?!Jv_cUKH)~B{ZPe^O}?4p
z`PQF$3}~3=)<2SV?R0pI-C?J8xS{mxja^4uyIbBa?h2>3xoK-h<6^hCV`RFdtDrO8
zr(aui4{9)Nk4g7QTZ<d}bzE{>$&M{JpV7|6ja!WWC2rwW&Is#8`?daQYk1S{wAJO7
zq>D555!>Cu^gWGz2JUd%+<4Utx65sCkDFw7^h+;nyuuB&Z+FMM>bf)CX>Q+T;b&f~
zu$FoGMgI5-#_)c-C%dJ~j&+}_nB>k_Mpu%xZl`N1kDq7{&)?nPZeKRfor@S)52ePH
zZf9C=_UP9TN*6zVt9$RHyxk?p+Y`^Zu2mCChsSx^51uRTs6a_sx`M8>)#0Wai_^Wk
zy4=e2^L;|?)^O{&OJ1Gl+8w>qKSu8TR&vejUMnfwVgHx45?igL@V~s3u-&qq%tSl6
z;B70Jx^=>RTis6gdiPuI`}eb_u*Y1#_dyqHeUEag`fukMiVhgK)q1Ytb*Cz6QFf|g
zR{2)Xew$mI?zf|~1AF^)EN(=bbIaPQtc8vDxyg?6(aMV2Zb5sw$GWFayR}HIY@u5)
zCjN!K9c2UiwD;K7^QvBL13G%7<H_F3<}Tae_Dowfoo;!0L1SKrmAcT4cEq+ZS6E6g
z=u-Eoig3q|E9~}A#}qfcEZmuP>)n?t=DP6?=FIB7d}4e@C~bFzw?^9LxK$><*J06Q
zftBvPabmn9v2B(+XxSY1w-v*zBdm$8DPKCaqi^NZiA-shd)l&4=XLH>(B8hcqS_i`
z;s|#|(xsJCCJwPe?M}yGmamU@C5(Qe`=g3@d!i$Zg<q50q*Z4^MHTZjchfS)Zf`x-
zwU!-bUF1Gk5ykjF*BxT~g?2dCjIr3(=eps}dN==S<|}?}B4c;4$M3GdrhHrTJLh=$
z?TVQ+qwTSdf>c5E4tK_+*BiIFdFj_0?ITcY!>!$CzuhC<tFw>AQMAo1>#BFHVN-VZ
z?d)>5xP3ZbZ%iz^6gj>EubWLmicD>i%k<Ghwug+&bdPfr%O<&(x%1%nSU22eYAcX>
zS=t_++&v&|Z|{p*OPe#X-Q;nyi7lL-<9c;G(~Oms%jRO-c*u-o(Lg+<U0xqAUr>(i
zMLD`PEr@o;x@KBW^r&p;kuK`GZb8AAg0Ve1O1I&9u>0-3$*y9IaRa*+quj+ERcVZ8
zmfv1OZM-IY_?DBxcrdmt-lx7ey%Qr@zcls{ba!G@v^(<c!p?ZdQ++z!nFD%sgfXH|
zX-vCu!_tm<?o;R$1&8Ie=eI@E)?kbg2NhkDzvDmuDiZH1Lb+I)JdAP&?Vjh(!FX7W
zt49i>rg!b?aShLnHL`N|6!%!TE`sagtSjB@k$JmI)7LHINE+@4cX{FH;??d<cfbNW
zUEEdF!K(*G(b2{2?XHb6a{gO(D%7$0?JaI)S81O`jg{?#-VA%!-cI)4+_krVd*hoN
zHQ6_Jyj9sb64&RT>%(vMLr*U181uHBte^Cww;puo@Lf1F*9hCCn1~eIjv4tKM$!Ez
z6pqb;CS*rn!BjD1#}^QxNHP3}LNUIh?VLjo$5+lF!V&J|>6}GhC-&yl88JlZ>kZ7y
zLZ?@9_8W>v%wmRk>?C9&9FFjd8_sz88c{YC9vt4II-|-@rJd`so$+O>O~CMP5RJp7
z2;u79PeK(5@5XO*Is)5HWekcDMa+rwM>?)H_831N9$jMdNtzW8N50|oNBoI<G3$%m
zSnwW{iQ|#$$W3L`TX~1#XC!R-^p6269=RcL668YeOA`5dYzx$Qx?aeYCy|>Ye>P&+
za=wUcMZV=QsI!Z1-|hPV+={}H@H*&Fd*?&jgLY>E{Kk5j8Y<>WrpnmCajtYPOu<X6
zuFR}@Pgy0Wo@vEKE5&f(4ajC}biS8?c;Q4NmV07B;TMs;*yz5VSX^>yvlSbY|8Gn=
zRgQ}KGHiKY#1B^vnX+M`%vA|Bu|wn6LRa`ZMsQfdFCXvtV~0x&7ybr8V@F7g7j9xk
zCrB(Pe2E46g2dv&)0wp+C6*UH&#*^HtSsb&J612TU*Yu(J5gfND#aU(R@{zFj=#%X
z?ZMfLP06F3wO&tgYJ#GZ+GH2<8DQ)LQ!vP(!kLt(OWqu^@>U}4PvF}Wd7xFwuYPZ}
zWB(FA7P;{1`;=1J89P@W#ZHZSRS+)x3vv=$m@sRLQt?7&EVgI>E6YjY0Z$~%i1SWC
zAR46*37-a`%r3qHS&hfm#oHkk4rU?GEuozWaoIxbJU=1C#8y|l9?>m}-5$?J9!pML
zWyS6&Re+LHS6i_={gzO2>Umb|E=lpiGnlWt6GsA}R6*fFCUuX*qLNb=Ewy6zmY4-m
zsp7(g^n9PfRu<w@URLZ8Q%j)~&IMh6*#Bl^J(Nlo+B}bs_cx0*QZ<F=G1pHPer#Na
z6uyJP#GXp@gf^5KQGySnSg~i6&?tx~z_TjAc!(&$Zlyb+kh|c<eq7Smgsm^+a*f!Y
zlHo>dC^>ZnqWY<#YAk%0*?37|rxtz#)f9U<?<c0b(+atCDE9NxVL&J~tB{XQVy_o0
zM8QI-Ifb1p(VIo=!J*Xr!YNGXEj6~&ta6*@nn8P-AGVgBXY+@8oR>r3)PqjF-a))W
z!m$ORIBTcke8#&dq)b^AAG0z}59NQ^6d_#k8@it!D);1g#RW|G^w0oLE~v<(|K*{$
z*Vc+F_|PMEMkxLm?p)DhD@N1*N<aQl6<jzIJ1f-d72`g(;<pUH%6A`MaXQcX>QLT$
z#(hG?D=0*4T}VSoeFYc%#m@EpH&#qy`15@CV=G25d~>MWd~hH&wIYo&$IkctPpjZU
zqS(ezf|Y}6uDF`+nNaL&CcQZo>{qcHLS^hqPU?wJ#SKhgXQ-5Y#7R9Js<@nr8$$(A
zJU4MtuS6<tVwB$w6?4svlX^8$F@bS>H<VXueBi7{!t4s(NqQE(11HIdI!POmr%0Gf
zkjm}XQSWS^0k2f~=ksObiQ(96bDj{MON-3t&sJzUGlmcL%OiXlx!cNW9BB99dcn$e
zL{<<>+3_#IM@5R|8)TPIKp(Fd2-nzPTP-A9@eth)veiQ3NRb7Pgc*Hh1L7@;9c9O#
zXH@g>6RWpNDKM&WJUJ76Ia+ZEqn>1!9*x|g%UgN0ybjOGcJJM>O`+IeoSKS3jOxNr
z<xu0*s`ws*UKA?z&SSV@1q-w}R7}sIRJ@{<=iuT{g;`*ls;RJ<^d+GlUOPRuVj<)E
zQfS1*CcbGEM}V<QLw!0-R_9cl#Zq1t>g9E~Wfc!Fy~}-hRmDj9zrvTBE4c73wk1?N
z4(W45uQ-+-z8orcjp9<fVm)KH(#wI9y3Ve+kv_iSMd74&+7;aO7H7t!>7;JKrJjm5
zUvZmVF@vRO_Z9cq75_pX9lqjGyW%<e*yi;|G*{co<CU7ZGIiS9lbI<a$2_^omn*E^
z@5eeru`fbVF@bfuBh;4yPv6C?vui??ZANak@;ItfFj4il@`j>B>`0RPydP@`Igdfn
zm!nSXs!%>pZr>|eSJ#H}nW~rmPy9fYR&)it*pV<*{cH{crgfu%y$*XM%sE9ro1M?^
z3k9%8!XLvmk8Q9TqRBwW>ff6ssC6nh^4WHOuEvZV?BG+s6hq-~9^6Cma0!A9*p4hl
z>`};4{K8Ol17aC?4*azy8&RcJ62`KVUu6KR|2a^_zZ^=P0AIFU<poPL+s-3UBrl}j
zfp^1C>%e1BMJ)rleEEWbcxTDlI534s&mZ^zG#jkghbT>AlO4GX;bMP;OX4ebSqJ>}
z*i8+W7bmvaWqh28Ng`B{@XzpDZSR4LeOQ6b1bNKm(^4FE>f1=yKD^|QaF__iVKAv;
z>W(PQz`hw~19ji0Zi4amQ^=1~SC1e23&!7M<g6a1W-98%KC<Muh!1x{HC(}IA7#9R
z+QK#48B4vy_@GOeEw`A7a|t<TYlE(!?ii!H7xMS1yPLXWiy0}Gc(WP?uWGjJ<BT`1
zYOaA9ylTB=Pd2KpNVXJaP&*TxVsvlfl(U%(x&?miDV0oh9!vww;5F-3TK3c)ufyIe
zA9E-0pffD{c$3w^XTsK#)xi&s<iQNu!g!Cbr0#V*aee}3P$kQH{6Om3F>AUIW)M$~
zef&YxaZ$=&sC%60pHM<4e&}E$%%JCuu0M5LgmEs+pr0AtQ0l${`3jgJyfWJ-mh(Ke
z4l1XI879+QS+R?OdK+C&7Nj2@HJ8E+8envNsk;#JYM8;zqbz%-X*R`WI8`u%o9mz|
zW3xF2;+aM@8mbDaz6J3bs_+#_duCs%dX{7Gf<Y!q>_J6k`A$*aqLZQ}_6)liRe_gK
z^7D^`625v_PSN4{N8}%te;ncn%LR=v(gU8Ti<ZI51XOKIej}dWc!iyx?*+xj<*fwf
z(SexqZ2Pz}>hr6t<H`=knJXyk=D#rLe>^f>#01e{2E#ulpJldF6pX(F{^Nd5>A%$Y
zh~#om*3&u&*(~pAA5`F_-7{k1>Xr40tTRve%8SXXDGB4M%%&zEy_H#seN<M7eS_g~
zI+-Hl?LRgU?@<M;v;o+|q3FnbRwZ((@B@dyUq9UTCXEH9#+T{$^;BJJA64L2DN9s>
zyW{%k)sqk_#vb40xUx|6&Ph0{SlS-Yp-_XA8*^^uX)tuzT9odfpbjlL7>t=T2Rb(f
z%nQtoIx;|eIf*tzdkx94%dsxtf5o3Z@CT2DjXH^0@E5lJU{A}?#wEjWAiN0L-r;@u
zeh&N>2cOf4V~zDB;yv^sY*~0qE5BL52#r7sqr;B$@N>XpGF-5|CGoJa&L+6wJTo{W
zLtCwhW;QWC>p<I7&w=oZG{Y3hOLzui+Rsq~9ky~Kjy2Zlgi5h3Sc+|}xl&ArpX?C`
zuqhZ|Q)||XEcAIF&K>IHofcM5GloYa_$4y}OQWjGRldXji1?I&2kkUD4edIT;4YYu
z)n<4X?AQs|8eP+7MXNKcQocxlEhvfaz&O_V;S4RijD9A;+j4l}Y^4jvwq_IN_SQNt
zoS|ixrzdWMaj2(-MTGx%fG0VmTJwlKFeV{dUNHKZ#Jk2ikJVAYtA#c1V@w=aA!rJI
zy|66)DTfdLd{gb8725p+aiM<9k+XRfCS?e*@6V4PgQ^-uU_SiFVB;ysM$Kww_2RT`
zYJC`%7kq)1_l&SEoS}vH(vGz*o}s0eClq988S4qf8Cv-18T67_K$B-Bnqd$)oS~)N
z6XF?KcnaZCkhudEo->n`Baum$8MT@SzE5FWbBMW~me>g6Sk3Xwb+GI-!nxiFyvG-w
zhGj1ds+{<%(YNhsp@mmflP6k+ctSiw%LGp-$j~y^6N)pm@Zkqaw*lDbS&3_5OiZ-g
z<q7c&Eo?WYbg#hja~O10f^7x`-D5ftTa76-CowmhCNz!s3FiRTT;c^|ok6@~tS1v=
zIT5kuUI*M_tTT!GU=ZDw*2iEOfTjrH(pFk%kb7dR(c^^BVs24+YH8uOAWW8N+29Gq
z8CoufL2!Z}fIv|Qegnd`W)a_kajdoIim*KC3GoaquX;j3#_t2B@Mu-$Kv57!wo!Uk
zPsh0F=t=aFvl+Vy<>?p)Z9I&PCmsjCs${(32Tsz`!FcuiK%O_mywjpFMqOb~3oV|o
zwjh)17i;5zet|;!{Q{N2UNH^^m9a5Hi|YvmnOwh^)dZc_FW`w5Y!kx}%^6x+jId^7
zh8C~Kz=f7=#%1l=3@u*wK?HX|xC;hng-}o0)57k~F%Tz?V8=p}A=rf+Ys1D&t}kt9
z&ahK$^IX=Nj&&adgdo&?Hn-B^38)cTyuO4Q$@L}Fh~Jk`BkW1@O`}I%X<6Y31({r5
znza!+uP?z9E!TOTnlrTQGy-ab7O$6~MrgUmxS&R8@wyx$cm;y4gPYA|P5o?73oU1u
zes&VUzJ~U=xs?`v634OD$1}7%=m{G$w6Gr<7g~M}Q)sna*BVWHFaSZ(W~ib;RCl$~
z!tNQP5FOhuL*d-4Vtl_0d#!rs=4|i8=`YCS`X?$h*FRCAe*Z*;vUhIudez1ZE$o&i
zI4$gr$R65q;(cY0DzC53%k|asHwOCZ`OSg8dj8sse;G4%6X>{`Tm3l-8kOlnrdOdE
zWRGhh{9Pk5Pm&o6XxZNY8Ax|eb|Q!KwBO@EU74N3r1E$6l0cjPyIK&h@_$z?As^^W
z-r?Il`C%wIw&Yp-IE{Buo(kuv)zlH5-4W*CabrN9fLi7?F&KvOc9^I&t0R0;N0?`U
zm&2eRPHfm~gF4EqaSr^n*e#z4$e+N@eiIDC&l0h*26dF*gz@9?&tK4wUp_;B%;pHq
z$}zvj=6T!K-LF4S?;u+avW}1@yiY{%1e7n)!J0{oFmcWyM#Es@U}tDy1!Hc(x}9UJ
zGl{c2EwL8H_@?DbPfu_xj#$lBU2S$E6SC?u{z*Z5*w)IkaRv<XKs3Xcc1X)c7z_`4
zTB3-70*773;GZ%R!+TI73}YZ>80#Ej4vfhcEj)E71<zWGvCbs6d0L_i#`vb?HcwA*
z{8TAu<><*g_@^7m-iWi#krCs`w$|u}L&tnLwC{&jhN?%s;qIdrTAqf1cfuPg+dgXX
zhf0(aVaN10gCxHihN&@8jX@B_+|f#l#>*Y8(YoAt$;|le%!_68ATvU)Mk7Os34WH!
zl#Lb+f6)7*pi=IW;h@)U+-4Ft!yx64T4;I9=uaY^go#+|cvflU#D!V#n=wy=4xShu
z-b~!Hd%ylLgv;i`(C|VJD>2ttXArzXL+f9kL)NIweTb5M)5|j|fx<?d5%?oE8S4zf
zyXlylJ56)hIe9zAh;q4|>krjb`*}pl-Vug>9C0Kw0S0#<jr{jI34?oRf-zze&Z*=c
z7~C%tyfUEjUTC2uYzDtItr=RPFv$K3Xw>~Oe%gr3OOFu*k7FU+41-!FIM&9kws5p9
zj_WDQ#(_1bp)?o<-U;4B<s2zBdX5C|s&bCOL<4qzY_ZltxfurKBeuh!e6P09au*D0
zCQd%=JJ7-tT0~#b4OTzox;kZN{FChIS7-G+;}7h|KXsqhhceW$h3p%@f5P|Gm!r5m
z>n7K^yUW};_im|K26R3AW{)C-Du#(#tF4Vzb%u7v7Vw6A=wNeT#}AI?l({3df5oBw
zX&950N_6tUFs8L^f@LF`kMGlu6;1DR;^zk){VNLXuY2*o-@<41^<Mn%w_FVi|2*=2
z`mv%R1rO&yr9j7LM&D^U0hUvI;Z|5~gNa%*I>IwM!nD^S72}g*79W@Sj<j={XB=sv
z@g4n4AoFNZJaEm*<|fR0wkT`!ComYoJ^;)YC#?-(l7AFKP5hg&PUEPl)b_Oaso7>5
z1rt3I357x|%{rKnwINP26!N#H#Sb0`k*zB8q=uQf9|j?<y`XpRc@n`Kgsk=E>3bhU
zh@L~RJ`f#YKH7+Y3t(Sv)Y(x0`O04A(YRpGrL;cI6j^rMwCAc|y{Q5g1(V-giPoEv
zakdTL1oMTO#H5=xFFSMm>_jyiH<g2*elXsNKyo_xv@Li9<&*G?(y@lKTJ1j<75Z}y
z7U6R?2l~(0&U^mKg^QPQ*~a3-=dW6Q_UTxikzBfb#gaA2A<g5*4V{1bS?iK(&Gs!=
zMUq^ity|`gPj=g{Wj-7On~-a(@cC=jV@s%iD&7^#7tKF?@#1~r|Igp#y!+<zxt&W^
zEnK~JIrcX?XG|UTG{HIh)b{2$uet5b(G#@2Ic(YO&0)`OZ;m$OZ*LB@wl_zk<C+~w
zX!iK`(2AHw<~(R|Z|E|o*IMkQcLw&Tbb2MTwp!Y_rQJR|p<^rbh|?=Ff+3TU5hg$_
z_O9zSncD^CO^#r*zDU9GsYsj~O+!^#TNarcwUc-~4ZAOLx94#5;K({d?#UX))_z9#
zLS&eyl$?nyHu7ZtPL50k?4_Q)j;J#G6eGBilAeUEHR;BURl`;MNt%G+5sK94$~;fV
zsF$)+$lQgUVv`^4Q5-fu+*LT-JCaXCjT?7upI2eF^ovE0G}~Naw@>b$>g3Id6eGp~
z$U!nvm88Y{Ev}0c_BZ<y(!HC@QUAD09>O^1Oy=&=*y<4VYBqYEJQ*2t%9s&u#K_G`
zy)8IX+=5eiLB71);TIca7CIXyr%b;5EjjDx+0Vb{yYR66cu@(n<t*fuuyv7GugC!I
z)L4Q|7rFCe9wWoftv$IlCwDeHE{Q$N56x~1>6#rTpTOsVxyNncSnO7dCQ~@rYdYNh
zoMphyqlIi+V|$uyZSyB{!&~ev>HS8cUod;Gv(=&8_t+E6Ub;x9XilX180<b7FO5`V
zb8zfCS#1L07j}fkZ;#=TBzLH+!^V=_m6Wz>#DoHPo?(&CWA^pOJ$9>W_l>s)_shg-
zVU5%v|IS(5qaJZ!3rcJh$vrHgJPkWSj>8FP=ANWZDXI*S?c>AjO<J4m$vTao)HrD<
zbp+LEb}!9e$~`($e@9#VzwDg}cvRK-|L>hUGnq+3APXdHVX}aLB#@wpiV{c|0Rb^U
zKtLgcuxQwlu(=RKwC-ioLV^a@R;AS<Dq6L!b*mQleP6Kd`_Ec!|KIPq-<z2PaB2H{
z+W+tAJkOoadCz{&J?GwYm-D{ZPo#DKTld9QA+7r2j|=&UeK9`}!LGP<*{d(E9G#CA
zK(93BLc_2nipZufqAu!-gZB}IVQvh!&Of#<j)c8-XK+hj9D$RTGjs?}dIxhv-Fa#~
z`s+$#6Zj2lPM|9)o)Da8I%JZQTv+HFTId`V!GGwjKuS;a*ye^pn0tNQGUtL@8zL}}
zoQ{5<dPE>)a3JYmgsmJ>SWpm1uHk_;XA>Jegy$BhNAvzLg6QTEH{52<R5lDV8~*{W
zc$g=-k;W)d2RBsK=I6P-g#lw59escqq7RvTr}4j|GH1_Ep+}7yso0geDQ>>9_v*B^
zb)CkzVzwJ=fD%n@iDZgbq<*a<EjP8`Unj3B%T$%|u7`6nT9pwFa#QBJ-rK!=j4khM
zl{vumMdKOoIqsgT&0>*Eh1e09uNteRc}z-Jm1S6PzFW3?unOgQqzS@sC3E@bTJff9
zbZ~lxu~CbYz|ahg+!8nn%~^5uk%11VLlBi@1!4IWPTFbC#t||j)csEij)m>w4rUaz
zck1StoXm-}zEuwCXkj-$lL__%<zS?sn!)+VA>7I2o`W+OG7blG+KRj`v_rQ=Gojmh
zC#VR{FDBrkhRBe@A-vu>A6tbQ08V&{hCt>JXGz3qkN+tcIN6s5au39SslN>+IW>iu
z8K^~vK)bGiq@L!VmXyuu8-o-l!#p!)-T$=yf%ZKRy}t=>6>`K+4@n*hTf56g_d<r|
z;s}Ae=CrG)S!$XOW{7)|H&+ByNT>SPMWOAf-dqy)7n=><_WFTcjKA2pmz?%)OdJ@T
z+00Q%J_tu(ytxJx4C$EeHvAY|mYjozpkACK+0LCX3T);+@-V%P7lNYnKv6I?fRk1c
zCO<s%IoLVpZ^pFn&wX^SG&8WjoH`^uFceWcj7E%*^H-WpJ^&5`Cp)jLg6&~gE`Hy^
ztRQIPwb9<@h8HcIQN3b*{fx@mxpfxSThACfY~sin<A#kJH7-i4to4f)%<_!5)*dw2
zs;jLUKBgK5J?rMrU5Gg@jX1V4G>LDH=NRjfu8m08^Tfi0fyFd1>Dn4@DP+Q=($WzV
zCRkPTs;gii5;kM&VM~-YEGuD4a>1<Hn(Bory7aK=lj^E#>!w%LR4%Bj9Z)nKb|Oz2
zIK6c2gi#Y_9PDy>*@W@aVJ`AS80)Q@epG3xnPV@a8QVFF7uB%_a~9UY%Il&<C(TDW
z!{^WCnhDyTEG;_ZA2lW!DOgaoc<B*Uuzp&-qF})Q$o2D<E|>+*saaGBd&0BkA5phx
zPCYy-YpdoRfl2$aL3ITSA_a42FR!efQ&1fF-!egLtg0H@!@N^q^Df2yqXCv;zfJ92
z!>bGC<ABClV~ri6QBz0E7&~eLIz{P7*SIfCgwo6>x&jVV-O`$REUqvXU(H|Zu25MA
zv&jppO(%hc)99!%BhaU2*IA24Erc=JQ448{*7fzQzT!a5Ut!IFNz%G%c9{j$wR5W%
zR;{#*J>r&%O&l>{;*999QDY{RkJ#sp7Yqy64?2j)+%sXkWY9oQ{C-2mKgNb}OGU<v
z7<Uu~%!u;xW6J;4R*Yq>7YC~9BvW-*&&6?CG^;LVwfH~Qmhq3UN$mDR*D~?Kr3=O{
z!ZBn2+^2QomKGmYe$=F~BgRei+I*hQD<&O{6`M1TIrjgU+2WRxCX5<))TA-P%5fvE
zkyH2Yv1j}Pk9_)bbXP4}xNJu2Cl51V+t{3n@gPE7-=bY!4cJy=b)ROC=ghCIs~@#+
zcJ&GlC-)>iyKd2pc{l;U67=G-I*u=s<BY0h^{uW2Rr8E7=N5D5Gv-#;L+3~}j~0wZ
z&&DZ!MxC)ZJl9wT_f7!IaGHmyb%weDR9mv>q!~4pENsCnnicmhNGQ3I7OCefG?y=4
zl3+2|EqT9|kpF80`H%sJ9CSQhvf`1^{%j!gS>*n0Am8vGWdk`Y{voR6x1iDl3lu$1
zztM@qcUJDN#bHDTkIdtL4qoNN{~V(MBj)2+_~<q6=ip^!{Li6bg1Db!G-Jd(94cOq
z`#DB?N6f>4Mvv^6XmoHK*hc0T_1+I(dRtLX04YyyBhQ7*7b`rbt!*y1K3(M3TlpN7
zmDQNC%&1wgw5CN^I)C>3Wi3)G!2~T>6idiZ%KJJgS#O~piD-ha#bi{BazvaZt`)b6
zWAI#)@fM2bi-~w1O8;!JSi}-}<A1hztw?)gjL!uLi5*cci7(Fkkx+he8;S7UBJFlj
z&cM@FvY$9wtQF4|w~1egL3A&s%NEPTiQ*jbE;18K=<u48@sAYC#W~_O@lNqM5y>rI
zqC2L2=z{og-y*S#hMh@t)t)52dG06wf#PA}Fma?fR-7iz6c>th;_2eq;wEvMxLv$W
z{Jr?N$Q2;0@0;SsA|7cQ|5Wi1k)OFSKHq|p>^I~JagE5&C+OcK@{2Xf4~Wl*W+4vz
zGtsXY-b*}KEE6Y)v&1FhYVqe{v-oR~FWi|gKNBTi62B9T-9GqtLH}epS6-2W#kpd=
zc!sz|+%3K;ekbz0$9%eqeZ@n?k>Xl$qxf6#F7Z#|D<W5rGv9B;LFn(4M~IWeYSFwE
zMEIGKFA}d3ZxZhppBCR1zZ3)L=q#tB*i$@M93f5;IldU**kuEa9X4=_{D)xtFnp9a
zSu}RZm`?I0@p5s8c#rs@_?_4e=UV35T{L#dARi%lta!Y*Ks-&nKs5HlknVcPcZrXS
z#vT~Ljr}jskL5_FeZ)#}iMU<7ReV;=!?}a$ibXDAqC8qO_Oc<*k~~jbDAtRoh+D*F
z@hb5;(b%m*ez!=zL%dIXTzpgfPBeD1(HGj`GEBXIsU)^c68Ysy?j;^5|3Q)u6Nk#*
z*rkGdocxV_D&%AAWW#Tk{O6MJUnZU@ZW4`MD!7eZD$v-)M*JHYj?LJm0&k}b{|Dr6
z>|?|Ig5+1k55-T#uSle`F==Cd0g+3`=x^*(!N0To`-lbN2yv7+jzqfSBp)x%lK%q9
zOT=aJKV9;f;<@s_Nb(l(Qu$va`PbqO`QIV=Zt)NDe^Pu!{%?qT<o}uEuf)H~KZt7^
z+a*!#EOr<Bi37x;VyRdzR*1O#nEr*+n<0uZ<ot^Lj&n}Zyw?ZwCHEGGi6g`@B0o%E
zx~bv`VzoG5Tq~X}{#@KBHj0;uzZ9<%cZ&QBhvk{;EBK=1H^g_u55-T#zlwhs@u1w~
zLoFN3FGI`{dx&{rfmkGRH7C=J6V0+_$j3>ZDb5zDK!EX=i2P8U@+y&wJ1JizUMgNL
za-k=~J$u1z^?E+7@aM%h#CJq43T1jOoFxmyBC$j?^8$oZEdb-~&kk^v!sm*d$1=WW
z4|t{I)5NpHbH(-IMIt|YX8Oy;YeX~OfIk-(F?^SJw|Kv3<{=2*E%{mTMez-hYgw4j
zhvKK=Uqmy1LAamu4KO5j5HrN{#dV^Yw;=u{lCKsyPiH<iinoY&iT8>Btes#pKSDWN
zme2AM#S}49H1j5e=S%J__7?|=hlxjuBg9c+xmY325Ua!*ak02uJVi9~Gt}d3$?L_7
z#7jjgf#LpKCtfe^5^opp6(0~E6Q2-Y6kiqJ6+aNa6sbgr<?(|y(l53XQ$;E?VtBUL
zQ|u%1>pF%XBpxmf6{8~WyBP0SagsP)oGH#17l_Nmlf~1;GsO$V4I<Tcu$*S`SK@Zj
z%va&QRq|aTKTl@5N5nsg&xkLGo_*szl0Ol@5Wf>`&Qsy$@^f;Nc%}F&k?JTIev?Rb
z5tQ!{9}%hUgZ|HnMj;jCHzn^8KM}tWzY}fFZxKHvCW}US4g5Px&J}x!{l$TznRg?8
ziDWbXhCEhsg*a8Dx(t?EEiM#m#g!t}!!X`j@oaIuc#(LiXy)^Xf1Tv(#hb<3#CydD
z#NFak;>+Ue;(Ovp;+NuIL?7qxD3@O`lkLTHv5S~39v~hl9whPuT&5o;diIUSN%rg;
zPm}D~H=ZZCMqDbc6xWDniROL;<#_gu8|82APvHMc$=8WH#a-gv;{D=t;!EP&;-AH@
z#Bam|-lw3PB=M)(F+N=BhKf``!u&>y6U52lOmVijTs%emXYCr_tbA@0?-d^qsak^d
zdsqBa{8Idz$Y(x`7Z%%zoy0C;j@VNy6wUn}(o<~(^O+$o66?fM#ns}^#Ph^W;%3p@
z_aVP4Bws83Ml|<*2>+dAbKeK~LCJp-pA<cN#ji>B>=l0~nJP9||1M%*u~0PkeF#5N
zvS*Lj-1ouX-0y+reh*xzc(vjh@htITu~EEQ^z0GeEcrI^Vev81+~=X3Hza=~ekM{a
z2=}K(tP_`utHd?pdE(E-AF?~VUGZ)ZZxzjb8Ops+@`IweFN6QHl3x|y6h9C@5&uUt
z_h(4w*((n5{t9wO(cGs&ZfnQ5P~pYmq2du@TRX?c%72nLU7RV-6;Bdt#bsiHc!qec
zc%isOyhOZ8yhgl1+$nnYlpm4&l=z(Zs`#e(f%u8|ooM4(E!!(3CW{@#&Z1|3xv%76
zagf;7F7r6~my6TH8Dd+z&CBI~invBROZ4nHZ<O39UMgNA{#v|Ayj7&i8}8>j;)kMV
z|M_dlp8aPB&n_50L4*<(BU9@k{kw?S;(=m+agcbJI7}QNjuFR;lf`Lbl{i;iDAtNp
z*TZ^TEM6*JE?y&g_NRAB-X;ECyjT3AxLbT)d|7-?{7CfdRkz0j3)aK4SKUQ&Z?T_v
zn0TZ(LL4Pd7N?1`#5p3>4zZlgqGzA_3d!5W8^m4W?c)97L*mQg>*AN<U&MBJ!NKxU
z#hzjx@d$C4I7vKCoF&c?+uEt7dL-t*QS|IlUm>}z-Ra%(_v}r-CiyM#L-AAb8}V-<
zH7l{ah&VtzNGuV{#IfSB;#Bbjky@FU-&x|tVxxG4_)GByai@5fc%S&F=-HcoS+Zwu
z`aQ`XiADt!%J=L^XXBj~>ys<?5evkF#Y4psu}nN#^z2Jdkvv_bekta^R6I>QT|8I3
zP^9uH#=l<tAv@8JDc%#}^Ww|mTjIOoC*l_(HCwT~&SH+(Q|u=W5C@Ax#8UAn@fdM}
zI8{7BoF~?Zb>eanw{w;cb4Uy)Q!l^}xATUF>G=+#TRueco_E5Y%#XJ#Ln|<?ZOg>H
zaE>?kGJoNmMV?8R|9_0k@H+!ME^PUN;2^l;e`rGU%fUb6;n9`(wT;Ix{tm!~+npbb
zHvn<kmOGsZ_2V(*uOBuXVygrjfA^KT3(slegK@Yq*)iC>I>2eIgD2-t-p>m=8Xoca
zbsGWOEV!R#e(X<PetcK#rGeA>0573Oc#RPkwjj>Uctz-B=dr`-=jAaUa(uZpV=U`6
z#ACVi_sTsLZZ8d-*6nD32p#%)VJjfV=QpO(9S6)0)9;r2eh#;n22SfG<j3*i{k*XA
z;1QqS^tk-kj9&dNgWF5PJU&2veE;J8ys%5)5uaZT^5b!0{cw42$?w;2GY$I#e<Sc=
z2;WnBKZbGRJAn9j&zImm7W}-Q7w>*}(Cz)k55r<@PXM_e{N0T$zJB$UvG&91uBCoY
zz>Pk?7%;!{kso%s<!8%9#&r*C7vimhCq9QTU(2vuwmZx8#t@v=Nc3kObMNQnhf8X!
zcxx+hpXEgYy?Ffx77sWy68p8-q8YGnTQo&Q#e)W$=s#?WrmVLqu*DWl7WU?on?}GE
z%`4H#(bdr`>$RKCyrKOi9h%OG+K0ZM70x<u_^9XRTjxdX!>5)x8#hI-8-D1M*z<^$
z1G`J>?Dg+;*)%-;`7I+-pC1;TYMpyRWpo2rKK$Ghj*X5k?PNWhX>G9^&*^;fFlfHq
zU=O@x_}fodo9!(}`|nDE&4Hsg54T>(vQo&GvtX$qrO7^cbGa|CG3qouRd(HQ-;*a<
zP0>HVibkNd6%A;+|8kGD8efV*OIri_t9z{cb~+j|xgDfi;u_a;LfQQ<`OMG`9SArp
zu`A9YSvX=?Cme|2N(jaGw=smH(HWbC@6qs0e1M8lokQt=OlNi+D88pED(7>ipPO|C
zy+Q%=6+<ZDT9hrt_lU>Sjzhh|{z&>EbUVn#-!J`GxC7VG;~P}iKOkc^-F?xM{Dae%
z!wm(j-!c0z3JT<Q-UF|o|3myIbVCld!)K$xekrV>^A!VYjXU%y;wL~M{$}`v{lTl9
z!;pXC9%LN+RdN#D6^IeMCY}CP5{D^YgC#RQz8eb#uL##dPT@PF;8h9h;SDXfDb!aK
zyf$FotmQ!={w1he@H&S{9qO$KUf=aaL~ZX6`ZvH2E&OZv2IzLiA#SLXX}J!pK~|`L
zhzjUaCLv0wD4lMUL529CVwLDm;Y00EagtksPzs;1hl(>?F*)TKqzM&wbw#5PKQu6@
zlgTIp4RtMwN#g4_ellbB4Wso@WRV{_B=kG@rSO}q(4k>(|Bh#Vhe`COP^U`haEYOm
z9gI9gVsgrR+@T{Rc1T&wsvRjYBjrgH8yYGxD`gndmPqWDvV&=dNsL%&Jb#Al(CAPY
z@lu*`R6|E6(#=*+qBtf@(SiEplt(F#OXQA0_N8Rw#2PwQ@>-vjbS^@u8rAGF6yj6=
zz&bm0e5jhaoAy2-jc(>X9t_P0x=r9u`5S9e89vE`hEhz$W@WRnj6(dNpBX37&H*=-
z5cHo80SfUeShdj7(De{g26HEurP9rUo?+N>uOJ*A_PP#_A?JCan?k)&M=Hb*-JGTb
zREQtC#p?-Fh#%S|DU`B=)x0%a3P3w{N*#;3O`@w1KlHoQGfc@HQsy!8?Mj=KLRDy?
zdlT78P>7#$1w-%e{s5}y%ZsG&wNU7R?w=VkKV>)@_u+P#fG@9i$~VX|^hmhah^|8X
z&|@mdRfr$@lXk#Wh#%Uma)+cG$E==A9c<E;q`b%Wcq*0ZtbBQ{Lj2IP%Bn2oPFCXu
zr5%%Ev)mUGKR5e3K4m;ZUrD20d}wM<d4l2_$>t4o-jo!+fe*cv!VwIG_$i%O?%V2Y
zREW=G&7>X8AKRhh`TV0lj!QX$0u1VOBdXZjADZb4v2`-nFkdLdcl(N!$uGD<P>6r6
z*#&>*M+}ETd{+)-a@QbdyK-{o(cB3r#COwo$YhTWK_UK|xP1Dc5T9>yLQshBh7ZX6
z1!XA2|BDGf$S5igK_R{yJ~;CXmJfyaNqo|pHzf0A>_i9(@!eBNN#-_=Uns<P<CkUf
z3$+jw;=AD^Gx<g|1cmsiCjFSqE7^=ti0{T9pP9$<p%9;qLxuQ!;|A4_33r<MOv&W9
z3PB-0hmui<|1=ALLVS)9qY(dgdO#sQzhN>8@#~o-6yoz`kwb;}BbWyi;`cW(pw=Sj
z=TLAD(g%ngcaV(8$|2Gg)G6rasUXAVmk{iraZ%~z9nY^#B&K7xjYUHG?(i^Ye;z6`
zm~r~xxSZn2sNLIaMkvI;2|JT@JTglTK_UK?h>>Z|B~XY@0b@M#J?;$@;=3&f6A9dZ
zD8yHfK#AP(pr6@iQA1Zs2nz8(W>$P17b>ySC@?F2{uhEmd{+);(gI8f3h_syc2tO;
zM91F|S=H{mI|POJr8qR1d_xFD<ypL%F)OND37z3fbB`m`^mB)x5TB8$5T9SjhM*AN
zd|3&F_~|Sf3h~{&fZ+sI4GQtkHTjLt91ez{5dQ{K)hU_VxR+3f?+&<mndh)PD8zT=
z#hJXT3PB;hE3e3;@{|x1;`7Z8&*+)F&4JGJ4pqhj3i0_ZZU_qTSp$a(@vmVFD8y$L
zMj`$mSSA$WyB<)8KaCzxi0^tpA^vRc1r*}D9#Dw?bH;!|eAfdC@n2^QD8zS5`J-(m
zZ9w*{m1)z?uFOgqIl-0dJedmdLr{o+DLgXIVVgoBJ_WWp@4iA%i2oZSudtGMR;OUH
z>TV_R;BX*G?(#_p3i02BM^~P8LQsg$gWL5NY%3_lXQ^)apL>b2tb{`l#SZ%E)y?K<
z!1Qi(u)o76=;uK1W^?d)W1$b+L4PLxlh_A`!eJ@^#r1Qz2T+L5GanS<AJ2lJ5Pz%@
zp^ITM!Z9D?Yw7GN`~~bjs8SdT@qd9_dhqpqLxdkuSP^WN9r=I>tnL@UD-4DBCn1(m
zh|gq+P>9bLMv-$Ex5q<>)6iojnrKxIes^<Pk9>Ha+G8LxJ*5Y~R5{rS@q?bk)pp=&
zqznC(!nt;OGvWpKswwmU;wC~xKIfC6!;vHr+VLNRfEgpggZ^*upKHI3Lu?<OY_oL!
z?sH+;RIQyywKLFs-vc+BB?uUdEiadTN2J{jH>TMZ=cRf4NCTSh8IS%q)9)z!LH#}D
zFR;CfEg!bmEW0GNGvZN0{?}~GVI~SS<o}Af43`+{$uE5DyL=s(>ljqC3|r6F=y|v6
zc@8|zz~*YOzsJ`;88L5x$4&H{Z`t?yOlFTle1u-mYJab<BWuL3s9wX?^K-O}eV;Fb
z`%m5aUt+Tk;LWRVP9WR94i2aHvdS8Y1(bT%Rn}8DoZ0m0yP$G~<vTHu&O3{~T%G7U
z$rT{~6RP1|741P!Lwtg#AwJYvLwvZkhIo8a7*kM=KJ96UPxds#w`;8-9_o5x@u{V~
zy{jSqzpCN)qZ<Af!;KdDpQIcf8tGd!$a~7+<NXdOg#LP0b3Jv?N6?3H$u~OWO*Hf}
z-XQgr4te>Zd+~I_%~cuS!F6Ylc(hIbeDXfm&7r&353i~$D54{-HO?snN3W|qo-U?`
zhAsT>_3Hv3>bL^j<j2J)KejoR{J6c+T76C8a>6UHJT67~-YHz4PA1(1f)`R$pSapM
zClX$66HIQq+&BdHg!?stC&^YnKHB;R+JdJFTrjZx_?<Ztu~|zVw%9Kh&R=1RQyz;i
z0N}C0cuv5-evHLEjME?34I+C2_s;uqU*muA@+_S49Am5cCu{6-mv`d7bWv?}|4|F8
zYL?Fa-_f=8Up-#?&_HJWpdPQHgIzsdRSW9o*Uf;cvBG)m8+)nsLKnc&)Y(`oiwNj8
zTp8=STGV>Mw?(ZNuG5}cFL=ikd2!{OBut;;)Oy`x*#XD-&Tj|opmWA45Q5I%{Br`~
z^mM51>PX*jPqwKS#951nY&Ik)@-l8$qgN1NhYW)LAt<aE8b~P$BvF0ULDb?Dp#Ch|
z=r}U^M0!B)NF>n5`_CH^Xg@m89dUfl$#Vh;bVT?UbdpB<eE}GBMabC!SMioFgCf<j
z_|j3^o^Hf1PNt?UsIN#R3Io));&T>V>dH<kR9d(`L!i8(V?FjRAG-w2Wy#J7b0WSV
zW_B~YWx^{KEw1Jw;RzFlO@z9Df4>%s|LU(;xTpYYwdYqs<wec>%DVXr=SB+V%vrh+
zIv^G;EU1H44zLb>SO#9%BI6ihz5nvrl`B1k64u@;M~e=&VhhO`-zc^C>C58HKxXzW
zEBaj>1plxu3=H+6L0nt^zpoQxNzuV9Xm8CJE&2*tDaAm|eyskB{}_cAP#LqgstfN>
zRn;u2!&?6tb+fU;c;S3Bg*nw)Gv-z<SWs#7(ZEFoHN&W&CZ>}FEn&@=RmsG2aK5dX
zZxjhYa|tq=G-lDlx!|1HP$G$Lv1~pTGB2-!#(|jH8)~{ll$Jw1<435r_>Wd+fj0d2
z=&|@I3MpnRG>T4^quJ5z|Eq~&Avz{Bb}X*0nm=cL^=xY0fbI+QN_;xus#=0F9n4Ou
zR#akSR97Q9&q*5FUUZI{>S}0P!q_p2I2JCbtU*@Do4PnGXiYjS(wi!gCK`RNP_q;n
z2A!@Wq|-G5{Yq8Ub#;qs>mq{-TB&#K^N(s!;*6Tp{r%~p;4Hh9E{da4^3M*R6FN8H
zyx_2u!Pc+?5y2=eu<RT-1A`_MjJ1Nv31h={nm@ztXlFWEc4xbbo$XHO5y$(vHyf_x
zw?5?)-Ikw&+kyBWra18;X8V}$#r+&i`Lg0<-Z^xI%tspT53{_upJQPH82585&h}!z
zy>(F}#scAjQSCM|@3vw;r`6XAjL$pQ*l%y$6d6YM1oxV4z8_r?<{IkiirD9c+I$Pb
zZ;Mzv>KaHDjV=PnMi&7Bd(s~tNc2<qKyk1b6~~Iad1Zbx#cHum<Xs)Z&k`>Xo5XG6
zcJU7JA@N!9CGjJX&)JwSy91dl=8A<P4LdNrN~{wbM6*^A;mwk-6L*PbO(MeIlKi=N
z0J<IXJxDAS%f(7@vDhG9C|)9N7mY3g<oB@T=fyvZW^EtBjV=O^#&uZ!AtH5aQ099H
za;>;t+$P>E^8EzkQKLNB1;c>sBk~m{<)cKiMh<ed<jcexM6*^6;V(-zYtkV9RdOPR
z74z#XP7r5_)Y-xCHKJMb1^IHxJH&g$C&V|z&qUmin0#m!l=<a~#o}<WT%0A=if4#s
zO&8K%CHZENuQHi0b$^icqFLJn+2|wye=Gmri+>Vd6%#{ldb6eo@%u_XOdKsv6;BjT
z7S9zM#cRdiiGLJd7C#dIE_T4Vfc4K2i^Wyqh2ldZO{y}!F`*5X;Iv2C=pX=RN}em$
zhz;VIqFI}Q`0FK`wJDHqmVCQ-k7(AOAp9}OPl+#xuZtgv{8)_jGP(%B10)Y5(MJvu
z4=0gkgu=&5o+utC|Jjn~i3{YvLh`BN>GD5c@;dP%`Clm--2<rCJ(A7Z6V&4g#eY`*
zZ%W=Hel310CgEJo`nMOe#a!_K66Fk(e2932{Bh<q?SbKG2ya94Y!&UqYbM*vJaGf_
zCHEFf#4_<{kuUU^u0otD&KBp1e4oO2XNc#D7m62&Tf{5GUy8hbGyPrS1L7m%)8g}@
zxn3at*OED@V0wNMK_-eRVn?yFm?s_}n(GVF6-(w@8|E`!oGeZgXNhyf#UiZ=F&$s<
zkQa!X#LeR6;?*MG{V=|_rk*c;C_gUptq)~y?L1%jQ2wik(;43Bx!>^7pFh&;4>Ne(
zft*2qyd(1Z!%zCwct776<H128KSQ2fJ!|P)cd{(^f4?)v<=FiAq(A<L!)AW{@J~07
zAAgK@pK-Z=JbwIfJbGy;v)`Y=L9U+{b`)fs+N~1#ck6*Zfy_BCWVc{`=q5&gnU@Bl
zbqeN){AkSkd13S6;kg<19QqFRIC(!WtQsEi<@W0d55!}+EYB-<1>9a5IITA@agETS
zpBGjSxmA7#xP6=X;WXKj-+6F*Y2dVcn11t|=l#5}pTQ$Ozaeq?u^GMkT>`h4hI!Bu
z_Z;sa#)a`b7N6f3<j4JF{cxIY$?qDtnco0x{H;KQ840eN{|w`{Q}p6Jixc%S_<27s
z-rew^+xw00zVGjcIq#0I-^956<sFK*zmLI<-COMCcRuoCpY(oSS!CQ{w{{`k0C;wS
zzn34|on^)~m-TKou37N&eqMgOUx|-58})m|iv)V{@cr<>fw9krBR};0@W4Y4I<)vl
zem}hSVpCw7?}sPj`{5Dzg7~$Yns4aaoMPP`?Q_ZU?CP@A^>A6;t?IIbbtxOVSsgcK
z{^FY9_Vd;!S>Ns)9(*p{s?N^5C}my3#*P=KZnE;yHg;^<GTeUokuGpG_Sw8<xb;%)
zn|+%4Y<;0LwW;^!t<g<oRnaS>Gs}V-+pn_@v|qA5dFQWrmOXGwG;?!8Q&rjN!>#9M
zyxDha+U6@!hnZ#D5jWK3?$U=cLnXmYUDn}1J^qW=f?FE1MwK}m`ZW61_ukUf#Xi)3
zxPN_MqtkSBSyS}rXj7;$YCV49n}Md3#-q!6SQDb_qD|K3vQF0UsFi1LuyX9&B^5g=
z!u~XWI61ZS{HT-T%UxM<TZ@k`*NN<?7*LVsxBO|zc28fa6`379ZSvrX0{9dp2TJq(
zA%A{`l`*q)b~K!kpHW#lEbEc14*ov=FnkL#(lSPto>;mjt0~KF^bhh6-7);$$5XBH
z=#=ONYfYDpQ71Aw+M%TD?x|5LKV!0$dv1k2cvfjsmeo6Tx1B#VI(vA=WE;NpvwJ5X
zp6{@8R-~;MwWEB;X!yOD+QnL3Y`ysW8>{oC4IdTtH%^#n=WUJpnqDv4GQ!%uVo$KK
zebc6BRayIueVS4mQ_xPG)(4(CKia3s9@x~Ss;tw-%%%h!lhiFU%aYf1X>$5l&prFb
z)=>9N*5mnaI=P)Lx!T$u?PuK(Juj46(!Q~*ENMfd<rL2<3vXz$?#aHlONR}kv$HmK
z-Y_-WcX-D7?iZ(TYIjlB4c#{4OO+g7q+L^E#c>r`70$q|(GE>>qg&AS2^)hO0~?#7
z>3-kFM8D(rZ5bI&Ngfq_XvJ#mS=e8)1FFW7ZM1eW+R<J=xS~^OT5^|C%ilHGDNVJy
z`@3Y=dHxN5t+0~2_&by)Zgl)zGd4%@)lvpN(uThs32i(&npJ^g<9Cv`My&{?s;K49
zDrMZQ(Si7{Ds7C~O@lH{D6NVXWSmr5QPvpsH(42_r6-^VJz18RabsDE-`+APV@~Pl
z(j8fWORJ(gqS5FHrA||MSt(LiMk~rL?(Ay}T-+%+)L31b=I>O>oR3D>pp0m#y~W>D
zQFe4`aLb2T=SC-$E$JLw@8qnk=#-q~KNqR9OAq!JWQ;8xW@3*ib?{C7uR9Mbot>4i
z#ec~8(b;8vIw!36=ZqSDel)!0^|D)sTf67($!M|;EZ?2gl-SsHMQF>k9aBp;mL*z&
z%~MO)Vr-R1gIi}}d`&IgR8}3ea`AQ7)}7J7y5L2ZS9ETkP`b5jPBh_StAEk%u1#yB
zT~|!oaa`$nWyeO3D?PugG8$N)isMapb=1z;84X@kS#h+|*!?qikB@e1Vwx$XXOwv*
z&WgGz0vl#UgByIgJENCZu$-!B!p3RQS5ptSRu8mZY<hk50S&{GntCh_G<kmK%WuZw
zVACt915LcsUSHj78RA{KIHBpK)I8(2@b%UCvxg@&wrhH7vA;NJL%7jD&|e(hklxsC
z<3_Z}gYR^2>E}*vmo2F!_$2P}rq@z8r(b$Ts6$Ej#xtUuq8+TtGT-_wxV3WDCvRCF
zeK@<rhW3p(Pj$h^?z!c|r<MgaV%-D!ad1Nd&LbU~H%D(M`*CLrU(eK1CwJ-O9XL0n
z;oQ)%)Xudcw^a<**~3>lGm5WmfAZO4T@>erzTJ0QIf2GwD~3nYR=6X-9KLDr4I1C_
z7GJw>!tUWwU(T@=35{M{?=11^Ypu@`op6>ox(xO#ns}}_Yfq@94Ljmo!Sh2(<A!Ks
zSsMDA_4wJZb++0!ZH+cXGn*>Qs>+=8{*6;HUYff2Ha3MYt{=bUwdAIX=&RW{_gWLm
zHb?)xE!V*s9ZlY{!8*5#lkeM-Q<AkC4+ZllP4-W=53MQf+S%&U9zGMZt0&v}{>k*Q
z`viCUa(suStr%7je}3)t0^4nBG<`A8txnUMWp9*CLyI+FJxh;P>sdBM)0(>CteUp*
ztha*h^=s?QGG6Pv>sOa`m%r6;;BzlG<UO;e;Xv!9{I?tOa^G&~XT9|EcN+39c&DMz
zdTI4L4ZT*q)6m~~X~{bc2P`tKS#ZsKhbgl6G~{*Lld{Fid-bj4#_>3xUbu(HCx1_;
zEnA}@Yi3!%N^MHsJU#oUY~SEpqidu6t<BM%R{O@%=(ujyfsx%fuQr7$IEqV4t%B6u
zBcs-ek{xTJc4T5SR57!(YnEMrmWYHZDx+bXk%yH|!<DA9wYsRCX^Ck&(iaz5cJZCV
zpMJbcOP_fQwfhwN_3@sx#ypGHoQJzSS^8pTmy#|U?s}_JQ~JiDcWkWpsosNAjOJ8+
zJUPcR&rdMJ;>4{aex?Q4*9%j3f1k{Q;dbmGzY2Ej5Wm3oU4x07|Bx)+raQjCG{kd!
z2|X~u^l_%`ADcCwA^t!$LVRnG!hcNXQ;k;w4g5Kwz*OYmgc43dnOf)Lxa)j;U!YEb
zjI=(8?mHI2fk=8O-D8k2&@cUXxC8un(Dyzg4#?mn(h2zovnVva6>PQ6ry8kjA9W8U
z^h;r_eBa_Pq1L!Vhaoi7vd$+#>wKs|EJ5phHY3LbZ=KH&BpuBr+srbt&L=_ZeE6Yk
zLTsJSLS_(K=i_@6JDcFH^YMMbu-5B*(5iR9*R1pLtwP*zC(~LTQc+e`SnGTyBTBf{
zIv*^fSkFDm^QU}-YKCL$e9kvw%Q~N5pnBm}>wLmLxX!0NnkGN2bw0gVc5IywU$%r}
z>wNe$ARJrgLq*Kt*gBv7tV?X24<EsXW9xjLXWH00pZ-i6Tj%o;8)L6^K4Go%c^6d-
z$JY5wq!_o(haWeG<JS35VO040*7@*h@;W=Lbv~xOW9xj5WX)pheEh6;>vcZiAHUAW
ztWXMTozFb(WNe*J39A{u&WF9O1GNv&3&+;^gj=oi3AbA36K=iECwyzzJWs<qpDS3@
zZ4%veKH=8ue8RDHK4I=+Y@N?Fs75%p&SwmdV{DzzcGfz!&WFqR!mZc&gj=uk3AbM7
z6OOI(p+c^3Y@N?UimliAgk$S`_y{8$Tjz5RduD8%&jwa9w$3Mmkz?z8wsDVQ>wH$T
zpnqtcj~^*}`@=Ki*7=0v*7*!!W5liV`GV!ft@GKzg5%ct9Lla1x6X%ebHZ`!e5k=V
z9JkKrHSSj2I-eqz7q`ymM#^#PeBR`Nja%o#w@l%<bw0~je%v~rg-jo}&gUJrYTP=X
z8kQfo&gXT8$F1|>xC+Ow^Ld*E#IN)DBR%5R`P{)Q<JbB8jCuTf*ZFW9#;^0C9KX)z
zYBr;{&gW|EKyuhy=VQ(#aqD~ra`)oa`8aIh{jKvk4*8~py>&k8c<|%a`K(~lxOF~_
z%o^)_Do{JK&WDb_Bazl=blx5I*7;BaAJ$*Atn;~_N#oY}tl<vDt@C-9#~^N<PbrIz
zTjz5z^J}xtCmgrV=LR0-xOF~Hu)H?we8O?-e7<6NZP)o=DM)Oc&jrjOex1+t*x7LW
zI-h4)X8byz<LME<&Sw+%B7U7uGh@WB^Xbld{B!Gk!rnTc(QMPWbw1QW82(A?e8S#3
zAD(r>-a4P>S;zgZ^SKOB|5fXJ_|7^UTj#??ec_gMK91j?g>cNrq9`(ZJC0Al<^(d)
zTjz5-;x|OjLZe#|Y?d7{ifyg#Tso5&zs`rre682{;44zB^Wn<bRXqlx9B-Y^LinH3
z;|2I&olgMpt=2jpv(ofTJFOX+x$At)J94c2xeh*|Fe>Q7q90BuTd(s;Vv`*jTjxV{
ziu~D`m_O%HIjVh_S!pv2o`+(~qas-Q@U#cvUW@Hy`u&}LLrlC!AwNLBqwt6IK#b?$
zO#Bxxe<tc-AKAfM=QE7rP!omgeBNR%B@#nDw_*qFXnQX6;cPUDt><O*JIeSigIq(u
zr|CDcJv03jG8HEGTD-!tN113JqZQA@)@$)f%N}jKsPgkd6y5U`7I?Jrqx$y~vGx22
zaqXisS?be}Z^Y)VBN}6t5m9aV{Rle%Ylg;}s`fewu8!QzZ}IqkJGP$BG2gLS^h?L{
z+t1OIJ^OKA$M&G#$MAa_ThB%a_SggHcSJhWhhXa&X4-M7JW@A9-iobvhVko8zn(pe
zyARzvGc4-{Y<*UvU)aZ(wMq>=OSuE(rm}A%@L6m<M;gD5TnDut&&W@~)^n`!>q@`s
zPIw1`t!KIM%c0-FnOIhbttUT<uqT-OMrUE7j;-fr<Cn>JGrFK(VCyv>2GQ(^?f;Gj
zTiXrqG_k?27=9V_TZ(7Z!?5*QF~G7XrEsm;q6mt{)@ub)PD-QKeGqRpUPw5p6TJrI
zparn?S}_n_UFdZc#4YryVqV$w3g_bVZ@idSF1@D1Ya+J3?8+H7_QK-NzOVgAyhJ##
z1ilv|coVh*4~B3Z9M@3j3*jy}?!@M%9%NESnEHwK)EH+{zl!iDnSiO^&$FyO*i7pD
zd<=VRRzH@#&4;@`vq;V!W2fEWC7*@}$6+gAa+7Q^q=hZXo<p)^^YXwx!A|?YOLitA
zoZ%%aU|ro(d^jdS>ju{GL_4i3`k|@hRzz*wM|9>MFstwENp@Pf7yU*={jC?>RO(?!
z4`Pdzl5SD8gMGT4b~=(3upvzoypC8eGi|I=S*TRNyyvygwbQ5@&Qz*PPrTf~W|GZ=
zV-B{sWTTPHw$5fL8|}0`UMaDbx)|{{U~?<A!bHD;(VOkGY`iKlrQC}McQE6Y1}^Fa
z37eaYx6!s)?q`2)rylPmn}P@x*i7XXz;O}<?$a7LR%3IM&oarsHeJJ)y46d586sT7
z6fE`E2cS=3Gs)k9;|*+X@>M~W&Rc5xbYJ@yz2x0{W87gg$&29_K!K$n1;+?%Rv|mp
zR+GFplmFb;-t6xj1WsjamRyS`3k$KCq}RdmOKg_a|68Q<9qiAsAB5zLL(BnKsW`}=
zOnJac%Xf&JbxRjmzQL|w72yzA4p%<%#N!O$%14L=lm>9+BZR}5L-9bad~~q#@m@#+
zx$@D$%0~+L?R({;)-EP-K^!vAw~~^MOmfiQ{c?uTiT=Ct(OnB@qlvm`c_-HVQS7Sa
znpy(bt)qQ_S&rBpO9Qona8&xxWUk!JhSAoPBa@QQ(y{D%^hUgHct;&E4xH3;{C3+&
z|H74z=0N*`xA5~aZ{=gW-vOw12-Q=E=&jw5*e70Ot^0Pji_**OUBd&Df>V-?OPXvN
z<-h>0rz)gh>lgtyMge1BH0>3LQPOtpC7XFb>(!S<ZR4Qxb3x`n)qZ~qGWkLrtNb!Z
z^l`fLNzS|+>$GjiV(;HncwuQDF$eM7WtenP4K@M@H-q)xuG%{}eInSfDw7y#oE602
z1eUsfX9Fj)%+LsQFgx3PnuKWazbO!GtDNxaQr;X(Q63*R=H_jrZA~Cpu5C>uRQ#3k
z#b4PF%WMMTwEW@{Y>rQ`ncqjX`7tg(FU9VByNdf(<L>CUtN0P(Do>zp25L$-(e8wU
zMH|7(&#`qtXb8>w#k*ZUPTBSA2X4pav(_8#fI9*1;8H8Mc{c<qVCi73_Xi{J%w1{a
z!kODl-_@-`Y867?n_Go=Y3Ta|Hj_O(n<+f!c`Shkh1am9TI;tq1mUy(>s3J(*sYn~
z{PHQ$s<RkCzaz1e)XszBOHe0_ZA~KzO)H&ZH`6i52(@;z*RtGKwlEvlu@K8^<(8Ux
zExq@Sv;B8rLzx7R0?K>~D8#{lFL97LE+~<X!(9I|V2tY|W@2MKyxv2%_rnAM&&PeR
zOwFTcyFbLnQ+b~+IoSu74?pwIG-wvPB|iO?#NIm>L^UZ8gXEFt5l1K5+`yy#nJ3WU
z3d`(fIyfhFtYyAtIwUwonC*u6o9W<<4hG_>0Q(5WFtGuf1M4!)bnrtr2)<@Iw!4DU
z{4g9mz@{pvVkfxS)?|XSMaNohH`5`(XM_{o5T}`rO|IZ?reixcBqylk3Kb!4!)7W%
zhk5L8tzX*^%(I&*^!A(HNe^H1Z4mCmhVuaNFgDa}Q^ON*q+tL-*xo=##7wO!2ySR3
zyO|Eo*i4JjA;D>;gO5NF;%}y-5gS^J*k=6KzqN`EZdkKU+-&?;*v)kO(G`5nbiCvW
zPIEVOm8oVdOeMIPiqOHyo2dvL5}al_{^*AIo9Uny5LDz1;4R}EPke>Vu@>9SbcE2)
zA^4i<;6Q`mG!KA-=SJI_>J1!o6ggJh0W$RiIKMSfDu^`ne$xet;h<3kluK}s;7Fmn
znICqJKXz_z#_0_QbQKN&$4N{~!XzNp?fDiUmLleFvp==TiFufjU~*$FEkh?ZIM4w&
zG@f8wYXZUXfKgAdG;~d;nGOj)BlL1Z>}EQ+p*Iq9T>pk<IyhWR^4Nfx78@|9G{g;<
zQ&yP)!?P$(TBo%Pm=G@-JXtmev4^~j;1Wx4<ls20Yw$*sW36<W;{=}(-0`$BHn?o-
zIQm^}hRVu@W;!^GOmc5LwYSz^*$^!58U8jKCE$v{(ZvlXvJ#TxDF}D4s9Vd}GIDXZ
zW{$Hd*o-`|n;B{m)02@G9mPgKtI{FCXM}P$#BQd88(Njv<oY)>)4{Q1TGbm=d)1bs
ziW}PJ3p3g{vT*wUVioJ_4KvpR750Xj>wy|m>5DtYP-8l3%rHTX>5$+v!uf89-Ao5J
z)R=h8^>1jVgJaLsI5zsqW23LO!Hm9dOr+XX&2;?D2=xukbhzUZA#@~TbFA9an(0V!
zg@%?vYI=k>OwozGL2CRtTHO&lp5Ul8{@(D#{^MYyg}g!RdZ2|kq9fQ`53~?RHixrG
z&#N7;ba4tFFm~`m7qxim(&?iH1@dByGl^F(I0qo*{!bF<N8Zny{dltIUFG&3$nMo@
z8o^PAq4dG3Ag3mjR=4<IZqrPO*Qi(=?~1kG0mz*)yYKCm5xmJpETdJ3$0K5bzwgjI
zY?@{~!8yeKnijQmF#6(tm<jB|Z|_)c5^o~lvj((W`q6g0=nux$6%(+M{E}X$n*VH|
z7d(1p=hmT_7=a2nJ1bH>Ls~~+@DOa7cwAJ{YabC9c%;dL5%yUOgUhgeZ(SIHU+<5=
z`FWE)GJj+*RJ-SLpXbhLvlsh|rCpnetlSPWfoJPo*w89zI1})c#l|9eeTO$O2U}O@
z%w;idleK9HMwo}Kvm))IEf{<vw*59118YnkY^;42!{AzM-&+?(I2qdr)n$K;fqgN1
zvA=LN7A<_ef(=b^B*r&Sk!&H76AyS3+pv9atr+2QY~RyD489WEep`rveD&Aa^tXMs
z5QDd4``)@R!cJ`eq854(S-DfL2|Vd%nXx^A!=I;KHWu$HzLuNJHD}OPcbOQloU!m9
zZHk{CKm7Y#$vq*OaCc~Xu_d`s4$nY(2^)?L;ZAa<va6qKy83wHLTqL_NXO-_KXEm-
z02;Wcuw|Cwvx=H$Y94~if|)Kfd-Dg^V_+9EZ`g^m6-p&O!G`nN4GnbUV^?ssBsgUV
zKu;U;_ht{w-y3}``FmIVmi)J&6JBXLVmWbxaZV$6mFI;9xXn1ri9fi$1h4u5yfZ?X
z-UNVU4#&|Ni48R-*rhRL;xYWlIFBVh!)9(Y=-^vHOlt{VpaVEJB2RA)%{+P7cbZre
z2wwbj4ZPj;CEP3XaqJenAmiqM_{2CT5bPxIB~naZnMCl?9I%$MNbf4mBHd%}UV`c7
zr5Fb>=0P`pv8(5C-tz$Lu6KdN9q($S;+-3Oy%{KbFAq(MX^`WHLD<}bg6RWK2_+_M
z0x<v;#zB8~RosR0-Iiw`$oFbQaNFcKZ(d;Hvqjh(ERQn;-fJgYwdV0bxAi0OjKG_D
zFowH7@&9Sq=?FGF;33SCUu*qD-r~J$`rfew_XNeQZtyZgbT1dvViHDzS7O7VCI+Ko
zxXAm1>qD3y^Wnp6YzQQH{f-5CPXrL?l@SY6?rq_YZR5KP|7)<JM-m&bp}t?QqGJa(
z%*jLK!(M=QAX69%6P|8-sDqne@2I-|wJrXuv73Ba(>6Z+V*X27;?s{^qHX+g>^YCI
zshu|wY8#1Tfk(Nmzt>1@59Jud9fvK5M?<G#3PLvvLTg}u%@0+H`*}A<%;;1ccD`N0
zOqlo#TPBv<@RD6`Wy8@6x8uR=+*6P-1HZu55e4ldm_gruUwXb@;$sAq#VH><HJo0>
zkTL;2?vE#N^V?Tl(RyF3Vr{u(JT}qF<}A#uE$?G;n;F~<o7o}mPTL422po<Lci+St
z*i7DZxaZ#SL=>Cxr(+~G40=M3M7~(%?Tv|~iX+ATer@;3=a&05KB7Qj*gE2Dh3c;V
zWK~f6!{>m_a}dPmJWw!4)EMWn#9P=<_}8oGFfX93NkkWH#-EPS*pQSMW1Qs#b-3Hs
zbVB>{b^QK(-SU7M5keTWt$*e??Pq_!HT!cGYSa-b@VGy?xzPULjy<=TL3}w~i2HJH
zPFm7)W$XFrioMe@%~otU4H1_b=dpyYp5Lyb!{|7*DhM7$w8OWn=-{0<jyT~uClK2C
zZ{v4<pHJugemrjZ;UAxc1hL_iM)Wey>BJP{EGK4T%fds&*xoN|X^EVc=ZT21DlSHY
z=gw)~hC$$t-U`BX9y=O4KhZQw1;H1tiM+Z5OM2E?In9*UxWUA4u!V5VDCt>;KuXl4
zkZ62P#)%-OnKGLPC#2O4LEb~S{>8X19E1(KNR%7rbYiV>P9ip7+y5>y^b<G6es-}2
z*T;qCQh6-FCkN=R#GS@DiTES7{TISe&NTPmj@|%nyN5hQ@pQcZlx;ggT3e4+GH)RV
znZti9QDK~uh&kA@@QBwtwzyBTJa<mZqcX$@c)p0?_uM(=VQ?~z6P_>-CD^j8l`UDU
zjLSI3JcD&#h#yOwg$<`Pf=`e3Uk!#{?#9?pH5hs|w(hMex&#x~+`PEjGRm&+&4{7=
zEb9j{VidRk?5|;Xo3#}iIw^6Nah4O0VcY+{GSuxf`^!1jIrbOBJNCH22n5W0#r8Sv
zI`HL%E5-a<T<(nr&mLi1hus5go~N?!gj??9&6@|FO%O|`5A&dv{RpvixLZ07ymZ7`
z&KcpBvu?|41;p}7<fSMJ8)A8RQDnc0i$$^C_3~m-+~j(B^`iK$>!m?%o)i@0*v0K5
z#WLgN-CCP|TJFa3@}kIY7`KlU*$3kGk@qAu*y6IM$i9GBI>nkd0Oz~0yzD9R$j4>x
zb%eO=y(1sz<sE7q+F;N;s`ojGet$|zYN~^u>k|uWaWUOz*mS_XR-~u{?p2MV4!E}i
z6m`J8<3@2AHdIaHE&hOedGSKQBaB#HLW=V8DiP-uA4}cB^NQ;hUc$I;;g!g4!Ed+|
zaPP+_QOy*1QAxlJrtyg25UNXf`NVYzFCX?0bqTK(;<|)ar?@WRwL)B%@UoBV5?=P~
zA?gxd_HkXp%Ra74c-ebbke1zv>myzqua7|OD4aMc_`R8vpD)&eY;TSgAIC4qF$4E$
zu}RBRZ_<JUcuVJHNG4<BiN)uiiri1YhPMmIG|#4+(|nu(<4W+wm0+ezECu)6USVzt
zUU|riZw1k@ydN^eoXY(CGh0d+&xt9Q8lm0}$-|6-3C_t-fcId-Ex;?zE1*q*rWBTh
z%5e;t9puiaoebUAF3V3P`Cik9KIXmObW8aHzP*u!R|?%MNpedmzQjcHgvj=@4AcK{
zmL%DweK;3-uXZq-ED3tq2Hf{NUam$g?#62K=kWa;esNjiy&bNTZkC2M+&^oje=8;%
z>^XFsMEJ8E4t;L%cXV-{E$<8CV@_{L?m0kCI{1Y8dmkG!!vE1n*j`g$4^3OdO~7Wt
zZ~wD_wh80r@NPoyBFx!w{2bm(=nrl~kKz`0%Ny@m;l)f&@uu?T&du`<hD>)vpD{Nw
zo_8Q2F7_8KH)}C(3_dR|K8rGaI&PlGllT7TiC#jSbIoMnpS|CX<>y^Aez<HNsx~(?
zJjcY}(0JK0s(ZWhzkAaeU)~DTWeqmmP!hZ!jonPOM09xB;?`;e$2?mOksTLvpCg#_
z^*PwS_enh?{2zU<($b`Gw7GZTE0-TPf|+nFHara>+=M?gf^CPB18%JjV$3t{AjUlR
zc@TLcvJKn!9z;gqyPf}ouYTeWVw;;Xz7_g$2ayTy#D;@NxCwvgAo8N@UhP{hujboH
zuSVXLwl~fteX;R^$ycb}kFw`CGtU2FWV%%+c%I~+!NwEwC)oam&5!d!5L*hi4%oaO
zm1N$4Z3niU*u0ZDPV(kdT?R(6RbZQnZ929&*u3AJNOK>yKVajMOz#@83UO9rTZ`>n
zZ0BR!jLrLb<z&FG6E>cYdtvL1tuM9#*ov`vzxR;0w=Z7Z+U`?)US2xpyT7~#A#5<V
zA=tQ*xdfZ{^TK%MZ@ce2{d>Q9xR+sDfo*^Le0f}a@080k0N?g{KgymTPY2%58_4Wz
zeD~@7D0_bFdGWuRxTmC(@jS?}Xmax(G}Gak=WvzJ<Nv=#JEp@T#&qZcE?Br|VRb=u
z<*fPB2NxC>7EPc3zh}zC+J}{ZLtHBz)JiP#892=GHapPo_OjW5(@xB02RfQ;cEHtQ
zvjgrHn;qy{p3M$;@6$@hU6u`V8tG0}JuGm{g8>aEi?%rCjfN=>xLivdkPBhp;+S+8
z?+7@w-$5fD=^c$Fk52f|7RE4wPU7f5C<vn*$whgAkON~L@XIPp4@?cxl7>CS7|ieo
z`v;an^czoqgigdXK1T%lx*?K(9jG$0i8LiJ27+BkpE-ddA}27ED0HQWD@6hwjHijf
zzlcfb@25<2=$GzB!k)V&JMByvP6yW1-?8P7MnU|Y14)Ei;URS17DxyV&4e)$I|A2$
zKs)YslCyFRyqv@#XrFXsJ-{>{{(D3ML(G4N2qF}He{eqRljJy`vTB(@8}>+$<pnG4
z{U%E98R*azk@65@0225D`OXKy2ok0{n^s0xi`M141-xkr2;>7pBY^`WfoLR93`Y(f
z5aAxzBPSBbPi4647tJvtJ#tKtTeZfOHg?~sv<ul3P9B@UrYk&z&BBTWa@kI)g@MGP
zK%{%19UCE!iB4v45rYG%qXV$^vhSe6KrWI;_#cUQaS}TD9hjH-HiUM{NT=PF&OvAO
za^w_&!I$9B^p3_(Op<eJLm^DEJb<r^5>RSV(7Cz69x|GJ^Evo+N7?NT3Up_8ZP&}~
zwh6&pQ+2dLyCH~pP)8)Q5e6yAsbjzH-_Z%%fs|loAk-E44ug|BZF&OYtg#EHIOjJ+
zoG+}%8kF97bRfm4LFzupWzVW1kS;}&;K+Wvs?ZE1R5mpyCmUY5aCXSaVH+XO6lcYh
zf*w5rVRSnf%xOQx^hKLJ)TY@Q*JVWZRXZcV{>>p>O!jg`?wyI#%k?gFrHC7fgUz@R
zW8wxdIYa_!uBQoe(jw?s9BsDqDvb3+>B7n(H>I=f<U%((&mbHub}*0sZk6cj$X-o{
z^JiJzu`^9P_HZ{~GrEJyq^%v>3Ad?=@m$V|<QwO^sK|kIu_7tP>*|vkY&@M80vrS_
z{%$F~yq#1@Zm>z^X8OFBX)N)slM7oieaK{L5<A<m*KYbGHLsH#kxzZh2Wd@nIkyK2
zSxIK>wvls@u`#sIW_oS!W>TU{_n+w5y%V`@dmq}?9LOPV6Ax+K45*@eY;X6DEe1a8
zTIjZ=*F)&le{ZiI@@lhpzjP}a*Ety>))OAtySCcJ8{L%q?BFI3{_U%C?QF@?-Cc}>
zai&)4;&kH-7w^?Nf-7l<aGo<U&0p-OJ+%J=a9yl?(|+DK#EFxc^k`KLlX(yN=eYho
z-10n$A^lrdk6s0FwPMeAkMPr`51TBV>jJ!*#dowP;;ZbYK-J7J<A5<;!?`w=%pHKw
z#73lhVDb>xE$;HYchu~m*Hhg6?XUfHYkasX#kZ=v_pEH8`HMC3izqvVe(vN!r-GK@
zYl3)MQ^gq5?GWDX1f5F*HoZCC+yVOr@@%^!7yqOkVSYMdrl|{B?NZylVQjNstb#d%
zJMWxqJPLy)8G-h^EG7kuGCBo%z!}NS4s?L2Gh6{61~6B^b({YK@ShD&BV|wuWYFEs
z#O;8%Op^h&ca|W&)852P!bK2Q!S+FCK4YkuKnLW6f^abk=4POz4lK0Ck*1_r3E3@q
znqpZkOfdG58!kvFoRu&Uk96TChc9=~t(#kGcPCV}uzL-^I-%tn-ZkhvvjQ`h!qJ7e
z0QNVR_^Vn4KWl;!c!mkQvQ^-7tpl%U75KatxUpl<9vx`sJhzI4IM>*P9XT6$YLz{t
z5EpUh22AGM>$wv~Jhty3Ose{0Uz}qjP97#0$xi#*0{N4ee9Y)fHhnv1<!J1yJNrWc
zoIrIn)2JL=SkZlPK{ZDk)3kjDckCTVb5<~p8D`Es=ro!FBH!Cj;S{hK8Sg7sPX6|t
zt0~mY@FtU?H|5LsW_76OUbDWTsR4w$vqCqpI5z7;Z61U<KXj}r&ic>>IYT%dLVrf(
zhq3_7({SgI3p0FXe;Aiz?}q|8YtA1Mmrgz8G5BkihaU19OgYnW5W>ig$0@lekV4CV
zd1lU+f<tk8L*ZyM#rwMz=@`gny(k{hF+B^Fuph)x9@{c~H<LZ=2j=f{%-$qoO7@RU
z;L|y0>EJA9HtsZgr_*u}(M}Ja%7chmI$LKz+le_3;`iJ)xEWq;GW_QcB5L#Osja8(
z^{930se8UVH^-4Q6Y#{m*7J89hj6f%aSAc*j-Q=lI4Lj{S>_^aKlArHdHQXczu$>Y
zk{X$U!&4MU<Wb|13?w@DSsa)-9XSzqZfd|Gcm8Az!ENfn5py$XJL^uVckd77;huJJ
z%!|?kMM2!d3<(tB1`$W65F;_wxyC=*x#!f;xJP>4o-%pzWZVo)LC4v88qR0V%1Fd{
z4L1kvoVR?YU!eXtFZ{kClEKpfhkr_8AisMcIgkJC8&IvW=Fnl#;K<@X*PJn1`hAf(
zVCkdTkQ^A1wgaQcO^#a~Z_Hp2O)=eww>j6KG1N?{LFY-+ws{!vXcL6Ab7n^h5gYe3
zPo6qDJunnI++lPM?lsQCU3apxdlha!VSV#8e}v8I!^iIb!L})@=2ch0=GTH*w511I
zcD2=&Fb}q1R&7o7LSqWC+A2M4`lPz*+PdjgHI)l0YX=lfhv~1A22L*>J7Ls>83((Z
zUN&L;bXWj85w;xbro&d4d33U9DXfakS-hx@<_YI4tg~iREn0Nae3UbM{#+X0qdBqC
zqC@^s`(TlR1yzfe9#OTZ7DgTl77Tz~KX2)RS)j4oSbzskN7OBvQxA{I+Nya+-~rIG
zL3ITSA_a42FR!efQ&1c!IA$OWPyWj+RJItS#O@8|ZnxN^<ijV=Vj<dLDR%$=YvYoO
zkHOL1w}r`{Zhn&w=uA_=7^v%5Y3zRDIU#J<!NOf-6?78euZVxe{2OTf<JKwXFI>E|
zzQ{6walGYKb;hn^ow_^*K&<~)&8w_+tF*vWsc!z<8MIw$hDrUR<yBrH44@VB>jzki
zC)A>b`?Od&i_Z`z%s;uh$ZByG$DG)u|F3LWy1khDTV(w!>{`Z;nFWhvsdM(Cr8pYa
zj4{WQ9zA0s4p!}ao~hi{w(90#@JDzqF=jpKXz7y^MvXga(wJf8ct%@UzZ7Sm{~xSd
z&Z;@76g%;M$H?W331i0$E90f58vDhwVAZ09%VsRDtgWA4Su<nFAv%UIVL5;9!s^-P
zU@kety=2s{TwIL<SBD{Ec^v_EZW*|cW+`F#a%mlGUeciD|6MDX{9tT<HZb`LtCbDR
z5%D%Kx7ouEMB+-mda>*rIRBkCFroG??&ptl^VJ*Pn#BG76Kq~W{hq})$86*M*u3P0
z3nnl3)vfu>nq|?xmHFTg8kJHhgHRJ_*qOu^XFW+o>MQ@j;!v?nEEkUxPY`RwB_j3q
zu$;5R3q)h@68_sHZx?ro4~fr;FNq(CUx;iJ=ASI)ipCxp{3lAT5{<n}_#1ndps{xe
z8he+Zv3CjXQha0Y67pM;jlE0A#@;1p7QcbU-X+LyGg%*MA|@A$#@;1lWA73)_AWtV
z?-IOS@yzRZ$j06!XzX2r#@;2!kExh1U%8XU-X$27Z0ub^UMtzyyM(+=^3CFh;<qA~
z`Y^vf;$YF(yM({7cL`R@-`Kl^Z0ucvkICQIyM+9KWMl6Vaw3Kl^EdV`L1XU{<m+?#
z*NSVz4dUhE4)GrG3Gof_Gtq~R&ivBET(MXjE|!b4#9GnVyF~g;l8wDf$Tv$i_AVjM
z;pdhhm*bIZ#Z98IcM1RBOE&f{A-^g)5o3|*x`=&6uEnJPXmP4|qIj}+uGlDED;j&3
zNdHI4#@;35k0cv=mynIUOE4$wmS^l;LN@j;L1XU{H1;k*WA73)_AbE^Xy0T#jlD~7
zretI960)&(2^xEsps{xe8he+Zv3Cg?dzYZGcL^GMm!PqC2^xEsps{xe8he+Zv3Cg?
zdzYZGcL`cJhp}G9-X&=4U4r|xcZq!;q4>t$C1hjo5;XQMk#07_Asc&_ps{xee`D_w
zvaxpw8he-UKVR{Uy-WBTdzbLPQso$XmynIUOYl*}e_VV<@m`nww)md>zm)tJF@$rq
zv12TD6?=&JB+BV8+1S5Cy#~v_RQ^Yalf`Lbow!^)l|+6&lYE}IPX0}jo5d^Tf4$@z
z#a;5hSMmemALaj?_@?~#h#$!RFQOlH;r@rjb|khe$<!Xm@ErN~lRQ8?SpFrF%fwOg
zpD1~Xc)a}QNv;u36<3Sv#7*KA;xEOU#oNS(#7D)K#Mi`+#m`0BGUa{+#r7o5fgMTo
zjh^!FBNmH;#GzuTIF>~E2_({2$$zf6SgaRM6Hgb<BawbRiS(Dt|7vlkxJ$f;MEnOy
z#D8A?FN>cl{C^Z4f_75V&&3Fd^u0)=KSchAi=)J`;$#x>k0%koPX5cqvlM>5!Y`5k
zW#YBsZ^S!D<aaNL{9cj&8{!8F|4iXd2gJkiN)S7Woy9y7`Sl@@-(m7UQanmLTAV0O
z5oeJ|KaWKEmGVDLJWD)R+$jD+yo^NpUy?|_Oa8Zu_lpmSPl(TmuaQXq4vF-i%m05w
zPB^*$ezBdHDrS-B+sBAFlbif7jWEP;H$--ZS)%zg6XoVh?kx@zM~Gv@@gmi1vc6{C
z3RX*=FRm5O7Jn{o6dT1$#b1ioi91CzpGE$UN`72?PBimcguf&CJ(2p<S-%7^MNAVt
zJG|W`_Y(Q}Dbo!U4-rR;<HX6LXODN8WV|po>CX^<Cax1ViI<3%iPwt15vit~_4rc!
zPNY6L`lpC#BDEaTzn?f<jEd96nc@O*iMUE!BW@ARJRA8M)%@UZ<-bcb^KSUxEBOI&
zxA>I!viQ1a=H*EDq2#Z`Z^Q)7s}Y_g=7>GTej-1aWjr&F2M?D#Tr~4~_#Y#Ag2>N$
zneGI!TAVK~5toY8k<a*_i)P*r+2TAM42$i=PNKOlKzN?y1H=L1LE;hOFma?vWdY28
zf;d^6Db5xbh)cwiMH-P}`k#sCi5tX=#b)seal2^lPmumr$+XSD{Qe+vF(Kv0#izxW
z#Mi_>iyw;Lh<_84kO%W=FLn~Uh<V}x;sEg=@o;gdI8q!VP7;q3XNg?2!EzUgbs|4g
zrvECDR%a-mCz|^!xG$DW;};CSLfkIiAl@q8A>JoGC_XMeEmDgW^Ls;lU;J34DnN#R
zD>}Ttf;&M>5zT!Z{JTo-A@&ygi3f{^iX~#1I95DXoFYyatHinDVzFL4Mdb2H)-##+
zabO2AQ|v0{ioL`Fu}C~jJW@PLJX)M6P7!B_RU-Alu>8g1O7S$&+>avsY{~1zi^NOC
z%f;)&>%}|7yTu2^KZ;L_&x>z}?}#6ZpNmv|$ogWPlVO6GBxZ<NVvg8TH21|wf28E7
zXzr8YUm@AtFGHr@M3!gno55w0&HXdvGbH~^TqkZ4FA*;j&HXjf{YLUl;;rI6;vd96
ziBF2}iXVtyihmJ<m>aRaiDIVMRqQSH6Au;-6^Dya@fdM}I9;46&J|A*>%|q~>EfB<
z`Qkcpi+G86wRo*~qj-yWmw2D}sQ9?}g7}KKM|@xWO#DjxyXf$_1KUkZ5i`ZEVsEjZ
zc&K=UI9ePhP8O$$G#<lpR*2@g2IMm&pDSJ{UL<Z2w~1GZG(5xno)=#e-xA*!KNi0d
zzY#;2V>3PNvyffHY_Xp>Ks-_$E{+n%iWTBiu}YjPE)`dbYs9m}3&izeqj;%!m3WP~
zL%dlG@O~cq5f)R$j$$`4A`TNrh_l6c;+f((;;+Q*;-li@qIph$@*}*z1`iMq6pO_{
z;*sKT(L66ey0MZMinZc;@gi}DXr2Qg-P4kv7rznzCXUkmuy>z6QSuaVrZ`(XNn9kZ
z6E}%BinoYQiO-4Vz8m%WtK@FFpY`s$Pm;VyTqd3@(rgUd@l5doalN=jH22wvN5e{t
z53Tuz<~|v6lH@e8lh|F%5&MdT;=$sfVwpHn950&tXp~baxmv6hmx<;+8u3n-Z0@5W
zUnuz^af^7R_$%=Sai@5<Xzr_#kGY=)&HXg^vcg{%-xWU)&HXjvnfq(-Z}Ru?{uy#u
zH22w%&HXjlP5${}Z?V5PP&`aLQXC<U63fL3@p!RPtPvNBE5uX9GsK^X7m6FiE#f8O
zmEy0&>%|+z+r&G?`^AUE-QrW?tKyp?jd-!$GR15$SL`DehzE&-#i3%Uc(izoSRqao
z=ZYtZwc;|dK|Dh|UtA~tLTnN*7q1qt7jG1QC;nc1Tzp!j!7}du=i)cw-^3u)05CjJ
zOcgtd*<!9pV`q#%OdKhW5vPhLh}GhJak+SkxJEonq~SE?f17x>c)$3V_=Na^_=>nk
zd|&*#=)jg5^UV~yiv7ib;!)z!;ta7$tPvNBYsIt0t>QM3hTd52F7ZC`LGf+z&*G=z
zm*Te~U+6NQ?qZHOL@W`H7c0eiVvR@}a?Ix<@e=Ve@mldW;-li@;z#0V;$Ot?#2{?Z
zG5<s{RqQBci@9PSu|OOo9wySh9rK$nE)kcCtHd?pCE{h`uf*-*jp8lhUE+P>BjTUL
z=fs!9H^n{TN8)GVU&QakAU;Si?IF@OALT>EVd4mJoLDX{5SNHoiPwlXh&#pKiN6;g
z6#pnbDLyN{CcY)UFMce3C4M71ctFegCy2BwNO_z%Njy%RDb5y85*LXVi0j4c#T&)j
z#5=|N#fQY*;#1;V;=AI<;^(4`4<cCKfY?#&EEb4G;$U%zSSlVRjuXqp#bUj<LA+SJ
zM7&J=mAGBJQM^TbT6|voAMvkZdwf8`{Ye*T(~)wOc%ryaTq>><e<3!Bw~BX&_lXaR
z?}+b-pNe0K--=dOw;tJIu2>?LiF3u1#B;<8#2dt&;uGRC;>+Ue;=AGpVj^B7usu@5
ze&PU;_AVKIw)hLNNxWA4jd+K6x42t;N_<n?BYq`*BZj-X<+T&Li4n2CI8YoeM#V|u
zapF9&Mm$Aq5HA!rh?j|1i95wz;sfF%;tS#{;)mj=qLuCLk6%m|GsRwFUy-&%+1@L~
zv&HkpCb3!kjkrU+TfAR<N_<Y-Bfc+wBmPZn*TXG8Rg8%F;z02bF)EH0j}wm<PZSr5
zr-%*Wh2jSBGVv;Lr?^XeKzu}eL3~C0Q2bQ1B5HpzUCb1FiG9UG#UsSg;y7`USSOw)
zo-UpvULam1ZV|VMSBm$E4~kET&xx;!Z;J1WAB+DZ{#EqlxceIvJBS$~P0q4^9VQMF
zM~Gv^W5p@rbg@dDD=rb2il>WbidTu(h`$wY67LZ279SEH6`vJf6!(bli!_eQ{b?t5
z6g!JKVo$M9EEbOthl#YT%lu}F^TZmlUR)ur7T1b2yUX;AA}#MyzFxdbyia^pd{gx2
zx$#5d0pfw;NO6pKlDJ4*CvFno7e5xi62B4i^WE}#i~Yrc;xuuFNISmVpL+33@f?vh
zc^SS<yivSGq{&@|KPJ8|zAb(rej?JGF5_p5M~K5jTG(ZHjY#XclpDp%#H+-6#RtSU
z#COCly;Pn^v%1XhU~!08BGRHR!>5Z2#3dr_>N5N+@iOr$@eks|;-AG2#l!>L^eJM2
zSR|H<72>bO--^4$+r@Xp_ry=dFGbquWqor*n(3uHNIXhBTBKoKhMy>&C;nXgjkrVn
zllY|gnfR5M*~iVVt4LeF%zv49ns~ZM^S=zgUc6bnO$=HHPcV<yOgxB&elaBCaj5af
z<0M1eRvJb`bVnnjnuh(v!Qv3HL@X0Wietp_;zV(ZI9;46&K4Jo_2LTgRB^SqRy<og
zUtA|{5;u$gkGeO3ud2G*#`n2XZpc6;xS4=UZW6+f5C{f@FeV&E84^GQBqSjal*xp7
zR#B;<O>#k#dxNo+wpwj#)v8t7;!yQf+k#q0v=nh@Yg=nu>sz&c&$G`u_uc?@c;D~;
z`~AQ3%f8RrYp=cb+T+>h<eam*1aA{ODtM3J{elk(J}P)j@JYdE1fLf?F8Gq*tAZy5
z-xvHq@I%4B2!0~?nV>SP_I3$+1@&{!==V&C=L-4-^9A{7GLDa7f~A6^1jh(g2u>2L
z5}YTvKyb0(GQkysD+QYb*9vYF+$6Y7aF^f#!GnUWf`<e<1iJ)p6Fe$-kKp}+4+%ah
zcuep~!Dj@Y7d$TblHe)9GlK66ejxaX;Aeu$A^jtmBA6kVDVQsG_VX^K!q?A}qn{>8
zyh?DnU<Stn?#XA`<D#Tx`?^ha^{S+0Q?rFlHiehKHmQ=8b(`u`NqtL;Dj}ofeD4R8
zG&im-S=m^>c{Sc}TeSh1G+kF;-`u!G#iZh;vDj!GUUpfHw_;)>&gHCKv%b;R2-8$a
z!-jS1_ySH$u2s!->mY>prAq2HZE9Xqzj+hX{s#vx;}p6=zvsYgqxchZp!xJM5Wkdj
zTG4aln8pLA0sgD{U&;-G%-QAg9S!?%2{99B>n7_q$Q;JKXZx_zOfcdRCP~8cjd;c$
z|MSCbGlgNn$91$_i-2|>km>?lPyfZPWK3F93{APgxE?!&bAo-?I#z-aTkfunO3fQ+
zmCNeb<!%LS=b?`HX-fG?$YH0k^J4Wq-)5bASPxVuqVIapb{>#wF!aqkPd%<hTCBd4
z(030yk@^x5Z2P#L$LiZYL#d^>hixBrS_c@h`VJnp+Lih+y(0SV0L?t52s~a|if7_+
z9<>jqG2AC;%N=RJx!M+zG|C+l8laC1G<<~}0kR%E9z}???-1-u0gv{vI(B`31{%$P
z-m;E)(8n=pA1spxF{WA7F39=8><d1JA@xx|%e3bPNY#b$S3*J#TOaep${mG$Z`wjY
zTW)yS$P3E-(PP8~<s(Z+T{v=dso#%39M<oM($eyB2$q$WmX6W<6}|ROoo#A2ZIQBz
zB6`W1cZE)HTXVe#-#pD!AO2vfImdj<yx2VTgQsU-X?~+>eCy2}Nov2jtSw6&?rQ44
zvTAd1zZt-&Sy|O;&S{_7dixaPHTB`cpWitp?$s&gbaQt9nTO`Ij&I+5cv+ju+tR){
z6r5tb8OjFLdAQ@sDaJ|l;g-)2hn97`P`TesRfjt2s`i_QLltf9>QL1Rv$j<Yrp(o!
zAMP|pl(&uVJZRQeCAQC`9+Xu3`OTeMLI=&m9regpUlq!JvGNUH_N0ooeeG(nI`QzS
z^3K}uK{IStgzBqCx0i>*-jJzI{O#8rrV4bLiCuG!BvuS<I^Fb|@9n0drZ;?F{OuoK
z%rcFj3aFq88R31ImrPcH%bJ{RCwyOTas->2Ueq#<kW<oJ!MmE=ZLj$nn(C4NjwWhw
zh1@#zcTK(3Yra5J9#Y=dDMn!FlrB>ho~qiHwS97>`4uzef|Lq1^wAS@LN#WqnPYTR
z)tHH)9OK38km(GRhtemd1ScJ@Hq)BsnJ0WxfC@GcS<+0ice~0<Zcpy&eI!5gqRA=Y
zJ56I;N>B|gJU+#oZ&o)Y49L{-kNK)~4waXFIITUcD?KVdH05}u+0j&EddFoqJ?67&
zsPcS=`?mKD`?`*0)=mD3Im=vPE>+&g6T?B%RhAem504HRW#z%(6m`7%z1mPk_>dV^
zT~!TcZSZh-S!hmYID2QC=Oy$`*eDBUhgCz>&S3fUWu5!Y1T{X?P-V%lF!zP$wmJu^
z*UEmahAuxIRv~j)xb}!KuEU%g{&rRNfG)Gm^bV{xLuREpV~Psy4A)iNV0M^}_GRHJ
zQw=pvs1KVyt1;)9uIF>mI<MI^2=(SmEJKQp&oU>OIZacLQi)Ny6f#y%tH6b~j0ujp
z^}_D*%(;_QXq+;Jq@vwgo0gz`*%CyyvkHv6Wo&S4Xq@iX1h~!e{?rk^&Ae;MqbHoF
zUizGGa(*$fHn<rzXKm+%!YXKnt7^kDLm_iZ_=Rj&yBexa+;eKF`J$<UGxbQM<;kB}
zV{vYmI`3GF!&vkLJ)yYBSd7<W(Hj|y-cY=x^}<+8IBP8S3MKr<V^PJ7#krBOI1^*h
z@lVI%MHq{-+h=!Oq{o&+k448n9gFi1&ugF8H9so<C1bJXaCLiixaO>}sPtH5Yq~<l
zxS4t^&VNt&ZwQ3dk*bPETg^`M>*ihNhd)XThs-%)tEFq+?egwFq)ybo?F`)L&6-pj
z?xmIo1IEs-F0-X=pt>elS2fhQwC%C%#4$~+iT?d&7uKRpttmoflx=M@#_kFx4Depq
ze0bKO9j$BHcL%R*n-$J(>TGH=Uu{~_)MYk>ufiB@4k!92q6fzZD}rN#V}i5HH+&O<
zFZxzgB?q7LCAOEhU5(K&$8=y^<TP=FpKKZv{<W_U^5m(EU<w`sDpeCYIR-OAeRNMI
zhRSap-HwrY^P;9HX7Z8troM+S#T<FT=W74RH=+I8O;fRIFE!USec^N5@<-pKTVC-c
z-}0-bO0)cy0ZobRpZX?4dsbU!aHi=BkM8KJwP%L1WE2fi*}<H)-}%xylupSG<w#1u
zw%p)Y^{LO%InSg;xuJgHw9HwP)xfbGQ`#$o16oIi`nUPjm|)*<iq6|VG(hsEb@+n=
z+g#z9rlr*%8W<@rFBm|1w${8*KvD|Y@^yKo>Q8#r%?}kwc@-Uf+kI%!w2%r9YAr;W
zR(XY?L6UcHTam7xt+gmL*h<O!oo`6{(6%9HS4-=V&`?P!ZX1Ty8LJXIlC|~2LdCkg
zwDxrLUwKEhdCaF;$9Fiw!&{X<rL&~fuh<SHq2ZQ>{1I&<)t`OSO;=~>A*PguN9ZxD
z^2^#1L&@PHHK}u?P8r!%c0^^ZnXK|JXe&o8#;D1iqjbust_zN&<Q+2oW4WTgjdgNj
zc>G~w+{ECiDy$*LfAj9F@TSge#dD!gwS>NJ;w9q~@1EMx*<l_uw{}i96PhM;zU2#<
z*{V#Ps-hj0;f3h)1;GWOg}O$G9VzXp7?0IvnX>At0>03q;Kl8WLKj<Y-05m}qlGC^
z-f@HO@AUA*rc0n_ad2_y5-s(KFI8QMaw>w3HfMX8sy4@{892YO%%z8y+`J^bv@0ib
z_GA?_4vjywrVCrD6K$tvb?rLxb@Og>_mRYoVNJ=M@A&divD4bp)bNU%>w+snby|N4
z_9A&Iu{Eh}4BCIFx<uRI4%Oe>&|V*E&@z5ySvpqDG6(DaSb4Ma*2bGxh8lIciJe8Z
zDsQ5N6~R38y2>Al-anvq8R1ojR)f1Lyt;>_#<20nuk1?d$Zxu=o%UVcIuz|-m48|2
za;v}n?$DUFwXN&gXPIM_A6pLAdu?c)l{&~78r!y^z0w@1)7Ia@)b*haI<?wNX{u;r
zy&uzK+X!#G<%;0O@D+NzjBgtgULIPi(pQWPFI6=wD)1XzF&@7!u9y{08M(au(ojm-
zEWP4A{?0X_TAY0ws%nG#!(p{Q=nU)&WlvHk9z3(NYgy+}^MGFE+Hq#xA5Lz?`3dLg
zbTv0rQ&k>x8i~Odv%}`B{;uFs(={$5=*1poX;oju(t<VSug%1<DQ!*dj$m^5(j(YC
z1;S=i*V%ifrRG$Oi>hE%XsT6r?3t$N^OPAmPnn@<k~SUZsTpUTr>2Ky=+rOYGo99Z
zrW*5x$et-Nbg8a)hnW(_<9$OX98U{R!8(dPQjq6*>;^jQGyV3%+k)G=w(B#ED|8p;
z%%J0w%t=idolp2Cneo^is5aH{U%D?;VDI5Q!987jBhto@6umF#8+y!_hW(UkXJ4wo
z)rYSNUKPGt_t_0ta~<e2@8kH8V*5<<(stL#HnThw!VYN#9+UavZ-4yspt&WKmR(=9
z1^KW3dxf=o?X0ijT()<w`;d0~-(91=_}kAuos099lJnO1Gg~?jW4GH=a>l1S!<Po#
z?-~9{Q?5F5%-qZ89QAhIW$>M*L>I0|9@C7TKMuq5JKW547~Ty8hkFq&iye-*e<0@M
z1%czD%=rYDdj(RQyD2p{3zs`!#r2`oVCGnz$xB&>*S#DCIlOTzP`b<I=2u%Fw*YC*
zX%rroK9%$zVUx2oV=-yIi|-the!0%?Dq|^pZNrt9^(<I!*Kz!MRv@$C9E3|n_poFd
z<m9!ByIIq5d|koQX!s5y!RvB=)5$u=AIBAy`;NpvfEgczM)#fR<f~q#_$daJKzXN1
z^tx}4Ux;{85=?P_Bkmfo9RZcZw}jl^c7Lj)F6De0b#ve4WLD?XO#5EWkCB$_a=SKz
zhem7#w>N3$RgjJAs~ak%4;Yzo!@d04K@z{VA2%XhfB7JwQfn_)aU-QfSJH1_X57dG
z%K&c@Uo(jtnPEi}lMceXxRE(lG$plmn~Ez-_-~dR$UsBg2&&hW_=$&{t{W~wd!cFa
z<3@XL1uw~9*%!uJ3RF@K^^KLND~UJZ;>JnTn{=4M6%tLvN2L)RFVU2w?=U(+q8UkV
zGVer*W+tUD?<9%lCcV$bm@HAhO2gBs%4@{U^nO6A-iC>BvwD%%t<LD|ct){=8A++=
z^td^?Vu(AE>KUIe@%;|fYaPn|4AQ#F160}^nAU2<UFw|<E3Ecjo<^G52hg%wkJSXO
zBrol*i=U%Yy-74IuD(AT%Nf8;RJV(Yd-1g}1}VYqT8T)ykrINb-nh-)c0`ltJ}PcY
zDrpv!O*6OJ1wj)>T?*_~O>sZ)@&%{V+Knpifi%gGTHCDR9<)b7YVB4P_mITANte;C
zAI6UcI0A`D-(pb@OEfvPwtkh0dn9$0E;%Ksj>3;h-pr&VR`ChlN{&Eo(s!8p(|+HE
z>5hOuX&U?S>3+Y|(fp)qY4x*7f7j8Xq|c!;?z#9r;5q`sQfoKYtGJ&_L8XYI0>6+7
zj6oDNI4<Q@Bpsou7gO~sJb_6`C5*n5I#jEwOs!oDRj-Jus-#b8#_N)Ib`sw!jC-Tk
z%eubvl5S+`TWLc8j=+MX-mot2bYdMU<_IiKI?5WIN#+c81ePT&VL|W6U|R{FUDqI;
zS^MZ8j+Q<f_(MMW<pL!2W>Vk3L2r=@YnPX;<J(ES^$syg`6jW|S344J)Kzf#K4JQ5
zM}`&m`VO+-)sFsFJkiIGi^Q#Qcv+4kkm7rhmAcH~eF}GlFk^j_DZkFvU+Q~<)mrc9
zds3&5@^w=GMmv3s?>j8N+0p9{I=#a89x4&H*&$2GB;O+H-(t&G`7UPpTkZ7ezGmj%
z=E%?=oe0eK{Tg+S+iA<s^YLY^xLuBTHV&HEcarJdj<~Ps@)r9zui|cZq;o1c1J5{o
z53zuwjx^2@XW)5<ubYfJ9El#>lXM17x_u8(<#!w@(@|At;FQ~U6?J^i(JM_$eBeg=
zb1GP!^b1JGbdru<gGPW5|FPkA-2;IP<1{!NpfRFk+5O38wDfV<Mum_cjt;HWpQBJu
zW-K3^m*ea>tP8Ul2N>BMs7&V9pe!*iV0f>Cgio*C1x6|(nB%?@q{bB*GD2Lwms$To
zhKvv|N@T^|E~?L*1HH*{6AkYRRCO7C;wBksj8N4scFtrw?(rR_>M2Ir1XzbDuX>R<
z4Ph}m>v-HgM_eJg#y5(pu5x7ZY(`bbnDuH$n$?dk-&R&=zaxdhj)2$qQ})3%4j)ew
zjzGR|8jHTx(VI=}2u%0!CAhfj9K-hL_&nb@VB7&mc2JwT*mpH+`4vZBYr-}8e#Y{y
zx8oaq#gxCnj&Jk*iRB%1q?Dt4uIRq$6u8lmVrs?#!*_rhZn7+J25vKay#E{bRZE34
zaMbYK$ue7Q#@&W*0vT;K<9@@}!CJK2j7JS$GbMsH<4MEkqaBB=`H10as9ro%(<<Gj
zSyr4z>3EzKUu4I9D(l0zPDk98VECr7O}iX9jIho5p_;fOj?6Y4-==zTRcA!2>Zf|K
zb2yPCp8a7QJaaz<Mh;h<xWkSFc5co~wDDF)0!y{Zf7#BIsXRL&Vz^yo<r-WD^ytO_
zI}O_H;+`Vc;N-LCLLz9l>+eYI#W9$Ns5Zc%`sK3*B~Bk#KEvo2V!^|m{rD!WVZb{_
zAC3;M%a3gRzXcQB#$cG_y~^R)0WAX_gxp^L^=NeEM^J|U>&&3~JqVWfMn{0Jei_C<
zD_i_F!}$al{;McE;0ws?9Y8-ydj{}db-M@P|0rtLfHhFMbHLl+>`-wIK>R+#{T1Yk
zbHRf6uNvt=$n`!>PA}w+KV+oe1r9ceV7Xmy;y2IuAu<{lCK@b|2VaWfVFdn+a*eU6
ze?`I!FfK$0@Ka32xU_E2{4c@1<o!2!6<V%0+Vl(ZCgH~zujQ@+ZyQ4XQdnh7NY!tZ
zwW<6HMki_!N1H4EEozx0QEx#T&6<+J!v71Ie~M6WGkKMo$Ikm5d2f+dl|rSLf*g)e
zxN(~@rfRW|QSDs_g&Vgk!_=(H(M9i}=z>>S;55zq3v$1UQ1BRJjcJ)I^>Vbse1yW5
z&FhpgT{q*zL=0wxL6<3GhBmeEa!`HP96?+}3`Qt;fqG|Tl2@Ce6hEF(z>Y9x3?MH#
z6+Z|CgINC=h2-6U_+Ii(vizB;6#pFY-;np7=Jg}*LHzgS2M7fpY2IM+evbIF2t_+N
z7H4I!ANLmIQ(%rZIzC;gKQYr_&FjO?=Nk;SArzEoUJiN7@bBFz2nA)DH;}wE{>ulU
za9gP|=4y2}Bf4L+Mu3&BrSOj&K2u+~Z6sJevMxuoL9@!h()#a3^e9;k)HQ%o1M$Fi
z0s?GJH42i`6P(F8$qPNHMzxWG)^X&kgoFuTVkPXWoXKMo#wA>sFavhGBnAH+bmNY-
z=6TW~Qi0xy6Ir(<>-8B43077ES>uy>XzFDcGt$XV7^r5X4@ZY5ruUG?M}49tkAcz2
zED-am5c1fgrW?-WSpBJx_u7_HK21xwqZXw1QG;M+MjvBPqE&Vux7O7+A_>!JlTXUl
zHKDG|NNFOGCB{lLTk0y&oY?$W?N}o9_8Vo@N$Z`M$VTfA=O@V%64;cmRPqlff*jvY
z^lJjOhVzHBh4M;_iTF6RRX^4!)krfYd2XHptpRsT<2gJJ@(XDBJ$R^8fmoyaR)h+{
zi?pKf2F3C);A6AVNPS@bV_n^?ujgR^=?o$!0O@=pmpG@|eH;_@%MXlHTr|%kyrjuX
z2#b)_rT%Qp>n61i!BCeF4n-13ecMVP+!IM4#iEe|n$C0d2M^9q3G+0$knkwXgag(6
zd-<6=>d=v>vW1ZO(xVzFhN>o5wOAZmi|UwKERL;3b$7HDi(_k1-5o8MO3!l)0T2Er
z305uU$JFAsJu$VoZBJC${8&vf8Q$L=li~f{u~MWdIST6)+T^H~9Env>N7z4nL0Csv
z8)>?u5gkqgClH=Dap0G+NSsyBaq{$0h~Hxf4&3u1K7|mE|9y|lZ&RMUZZ>NQwWy^8
zK62w!J6+u*xOqS)5GpjebQ9nx0*t$R4+%flT(yvpr>nEs)lGtR1D}`ET|BR-rG%q;
zNI*LYeq{vO2@h*>DO>EMMV<mklia=MaqMjLr36d0$1m%{u4h}JBm!FtCD}uO680F-
z2HU;H1p9!2$Yj7xw3BzwK*|A4R)jkBaULlvK{=gnH|~R>3#D7wFFIc|4^wQ_I@>Y)
zvNK@X`@7i<zqKPI7*H*nbSgA#OvD=-Nz{?cU?#*;x=HM(^=jeufSWYAnD97)Q*Co~
zllX%b@phA7-y<cl+Yf@Bt*yET!~+P1T0nS4lZy$@TU-La-h-^(?n3Ezr`qJ|<~Mk_
z^+SIUI1n(o2y`L|?f2{?!2mmLQdcu3;?>UU$v{e?j(luIQo2c`=+Ux}AKuB<<YK}c
z1YJ!MJFJMen*;};t|mWq^IZhkM0i;9Vbjk+a0u$^Z$yV~;qF8&C2;es=LU&;t%$dq
z1V8M8l*Dcl*JGoGNJ=+}I}nha@NG?26Q0%N#e_}R3K(iJ!G&QCukGIi+@r}F!lMYV
z=Hzb9g8sd9<mes}3}`!>)NL0N@pi{V5_RNOogG7j#CNUignKkuL*O?hVGn_yRnW~y
zA`Np(_cDo5RwS{z3IzVej~vwm&P~{QbdNn7bw6Vy>jP~A$+M=K#lr}s5_^JJ(eq2{
zG>SWL`C?7l=+ts)9rk37@~t%znT{cF()F@dz@xim3H&X1F!t0=5>{lBHLWBPJK-?A
zZ86LYl50^ehW)N?5}bR8Bz8w<-;(I;+p$Z}zGt=2j&0o}ey$@eyShnmIyx0nNLcf7
z$0j{5^Yo;vA;=UxwR1fpT!?YXCve7M3=udtp=Vcjbdo|TXKQ~wg`m`)vB<#%+nQ%>
zAM7S!MNo^FNbGb(BiJcu1d^X<wP*wqoSC{2qH}XebZ){b&P`sG>8g@gq9bSo5<Bb^
z64tDRy_~g=>J%6mGgVLR<ec?jfT0-(oVn=E4|dyASWo)sB*tnLoy1rV?MaN0&nbK}
zCMI(1>L$UttFx217a>WteX_?B|6zaV$M7MG0p%UsOJW)3avUR`QMuiWaAI4GF}dB0
z?29lea=SU-Ia9U0(J70TkBP)iX0*JWf|e)A52fhgM}iYtw>$~XW7zxt&Zxa)F`&Fp
zcG~kC=6$l0_S$pZV!&Q|zFQ2~%Q-I-{e#`nGw_m_Isd_K`@D<(!1T}u242izZxUeX
zKRa2l$6@F_JHKqfjw$sX-pbVnGJVN$4E*!Wf1dVG&Z(Uw{*8HN?Qis~`L_n-|D?e%
z{dovjbd(pR?7f3Sm3B9QZJqn)KLC<n48$pdz?B4>bS@G+fm4|Hvc)EFX)x5q1P^8~
zPK|_IO<qjkx&amTNt`PF0+w|Wo<9Yx9zsBQ1WsBA+q0Cy+{1CWlI{ZXd&LkTjMOKQ
zg#?~lz_qva6xMaOe<Eu+&K8u^znY@N*{M1gQmw;Eb>YCQL_H~Q@p@`euOsO+lT{62
zh1S2Az!t`GVCbgi7a*}_aG}3dlQjfBKaaum;Z71<-=T%@TboaUt2^e@hdVtZN+L_W
zLyhRRdk7kC+rut;2>~Zq!p8`DI*?#TLBl;-gT1a(1OIQeUiVcE;R8)BCa}A-@gy9&
zhZb{z9-_$_!gK@_@z72ZT$f=yVT;Wt!BrVWKctJcmuMEv?mmuyOay&TNi898g+`VG
zyFDWdx|?K;2IICpWN@8sMnFCSZ?wXQyLXe|XV<_dSZgu(_F8NyD9hHX@Kai_ny>)N
zE);yWhr~au$V+=j$YT7`9=5x^7}IonbVh9AP(7rF=n?`)EKXL29=g`%X^FkWM$F)P
z`jF03LpY`Lpp!{_r1{l^WQ=i`cWfsKuCP#WOgE;z+|nXWfddGrJmGpxE+Oy|2U%X#
zjfwH84-5xE46T^s7-+fBIG`^yimXv|U^j`82q=Icn~DRw?M(&eUO7ezXS`L#5xL!r
z+>g$L{jcsO@h}23*fSmc1H0MVBhiu65VJ(T8aXk<PV1iL@`Uja0#p*Xyn0oe%hTq?
z$(Dt1Esb&*+kyab0$V1U$k=UGB7qlx(L^ZMM{M!Dz};cB2!V4E^|@!SeLad+xMwd1
zEO+BCA#h>>IC!iyj79t87ZJ8giej`({{N*F0ZSg?n+PcJw%sJyYq(hT61mFj1QP7H
z6iRtGp>okWc>$x_?#^VL(xPm>-M8oFu>0)X6n?{<<4+gKW@M#eJ1x4GMiaoK$gvE9
z%Mm=PS?yAJ-K424Ml4$UNG=jCju@^4EGN2iYir#-!K2h91avatEzEEj*1DU-Z}qIN
zA#k&$`6RAIFw`Q#&6=zsbZBxuAs_vwrAd_QzMN0s?o9J-<IvdW9$#i`$L?>!LjG$R
z#u6~%sIFr-i9}s|4MB|U*iC|;N`$e52Q*njm||Jdv71CS0tN{|EQCrqFeT4_e3_NE
z?M_2`^|zXiP>AAS<!!r3lv^ec#%QvdAO_#24L+v%iwMsm=&U48X?_i1g=PJ1yGg9I
ztS5-|w?(YSobGv?*J|u5T487x0!ll&o5UPl+Csu2O)emOf}ll6&}jpP9)W%uG@k^m
zKy&sen0IjW!Cl2zL?$30GlAm~cR&febU<ej^ru;Izl``e3<8_*GfmDT4AXX9!t)Tn
zmx=OE?c{k#TH!#X6;Lp@B@P^}RZwRYSWUPWL1!c(MS6*Hnme^K<}`O;H&t8JTO{=X
zP=(V;ZM+PEwgbC)sUzAFW3(OEZQF<1*a{*ej2G2f#XjVAsGa&|1}o}NTU911wg~~-
zNWxYGhuWrI0P<7|eFXh|PW<z4CFl*B9l1!LJetA28HX&qpJ`hSwKTp>m%J^JX!XSc
z0viXVd5NqVXjim~+jLdAZ-5qFrqO1XzDy&<!Hvsc0<HGQ^_y+36(5spHwOu8S%?na
z2e8P+9<lLtDQxpnWN{duCMVh3PAr7RzwoxF8pbZ$*t}siUiR~^TC=vX#b2~-O!?qt
ztJiP#Z`!b7ZHpf-C;A)L)i<tO*|>7q82`x95o3z47zLM!mu+ZXhQ#9a8`d`#(}mPB
z_~To<d1d3Wb#)C*e8cen3*9Z-TmF}N*RH8wwz{F=EZfJFj4T;p*WiCy!g*UoSv@hs
zY9oB!@N8datLj=d)m~9H0zRYAakVQOSJiD^yQx+?IV)-6cz`d#m3SHw5zH4l3$&<+
z2)K|yM({Ckv`;llWL@2+CQul*ELLJXd%!WbTaPs7F$D+Tt#HE%KgEV~J-nmFQYGY7
zz;)@sba#BZ+nEjzx$*c(?}JER_b~WAg*Vk<I%^5MpQcsN2WqdGZZA?2Ctd^(sBjSu
zR%S`Mdx^*J<N5%upWOhLXSjA9>!N2>9bfGpqS20byBl<TCVv;ZX9J8?7CnM6&^?h*
z;?^-Zmu1ZFPSH#)U@@4{HB1Vj_jFgfB@`*ynMA`}&J_A9clC+<(4o02%T1T%Fq6L(
z?szy`rZd|5nc9Id$O)E<YUg%1d4*TsUNigl?d#6=I5!*aBELIZyKx2qXU_O7EOr;q
zbQjKXXAg824&X2NAc`~rf#PDFIy{;h$y+?mojvzF{9Y5?g=5^k^4-O`a7BAX3H^`5
z|1p{y(RJFLuhVy~bKw#0p`LViQ3)-8l_2;FYi7{IUUS?@xm2Sa0mHjCbxuUR(nWqK
zobp;3q-NvX#TD+PX#t(dc0fGB$^qRKF)aYOnOZEauXdXagW**hzwmI}yC2##pi7PO
z4DaJkL^mZktNieziw34=V)!7Q48OV<RzHK&;C@I?8s+ZCk(N|wjkq}YJg47qScZb!
zo>6_=X;d@QO?TXW`Av4F!Amd)y&Haf=|P*r7Jd7IQK20TSD;K7RXokz`wu8}jk_4N
zAL4iCg6AiJU(g`%6yT72ckcm^0%+&U@c3@apCxQ%v3`q+-NWH=7_HVbXD&)AE^+6U
zNJ&LAv>aWWqhod3(X%t0ZfoD^t4TVuEl27N#wIq-@TlwU{<_v~G-rAy+hG-5JO|Dh
zz%&2f8o(p}qX7)h?(v>U|9SwM`MPy6fZ?y6?zQ!h|6dQ_N)F)hkpVo3KD3{t5A8xs
z(r0(IVm86?HQj7G-vgU|)#E&+vb4OUN}Lbx^*f(Z{xisz^{_kHxt3%12XN2rbuOju
z{cr*fuI|Eb?}ZC>?Ty_i?T<<fbf;oGB@Te+?cweOxNCQAt0*2Yz@7LNoyaMMk%ZrL
zXE_G}mO8`ZoP!cbaX~aP_|sP}vN&V7xm2S-uDMudbWAVq)-oJn*#cam;kR3>^XQda
z>(f7$diN-bc${0g&Ki0A>F-V^(5Jgj<Qk+ogG5n2lQYDo6cK6>6R@a9IhLYKJ83f-
zn|VE!29oDi(s_kpDHvsyT4oiLFIt<#7-!%dt=jstE676nT6sOrOAJdHPK;6plSN~J
zU68gq*N$0j0N?hy(b+1x*`4*$4e+o|C98zpd!{95_l^~_&X!m`t-Q9-S$P-Ev~)R#
zmWbfOv-;ZB&9klH#5!xWXP(9PIBRq_`YkmTXO;GEne=Z7{S&*jWio<sI?#<qyDVFz
zI?^07&ob~VwRS80XC`R_>@lAwJ#Y7WjXgMdZqRL5bKVw~_LojSr#-Dv6FUndy{-p?
z-F<cqB>q1UVo_IFOGBRCKVg3Ag+h<^5^V{8Dm3L;mVxsiMs$MbBFs?Fq{Zk8530zu
z1Fa4VX1i1RgExUZ*o8JfmpRitD$hNnzk5W5d(>?Ai2jV?H-&m(g(t;55uYuf#)<lO
zM2S0v=g5g%{cs*$qb-<73+8}*Riyk1lvN4?XcYzrEU@xdoNE`XMQ2&1GYfKPo86<3
z1s#L(K}q>D&n}<FWMJK7y)7wQ7CA;>9-<kBX(NU}WMT<s9vY)36Xn2Mh-0ycq)_9i
zNWCkpas#Y)d|&rKB&Pb^1F_)qgfP%zlzb@}=z|PN&TIEpP{#SG!rlRAz^nEe6(uG5
zq;wTeFA&1{DIVK5PzhDe^ok1Sx)Pjx0uQ^3hvIzH0(2&69ZUVb4Ad*doirNY>{XGG
zk>SquB)PFzVDE$W24Vej6ExFZG~1m!&|Nfuzu<!ystJe<FV?BUqp6X+!^gREFFFrD
zaiY6uj5{&kJv`Ul+qt!b>!sd1VYBAMIRdpz-NZegjM9ncZr0Eb*n#Oz{#V;HEfm@2
zp`$JOUuUCSg<ItG?vCB(v%1eG-8a$N1;=CmW^L-H`Df~jC&T&r?h5P5$Zs*Md5G=b
z#B}!vPpW$&rj;IWDJ27OC6M5}+Nj`V!5t1X2lpG;D88|)A{_%X6+;LE#_QaN(?g>3
zjXk{ZbKZmttX>|&!Mj(rwX0U*I(l90whbE_*Q?qM>uc%WzP7G;bxYL6`kcvgX3R0+
zl)YiohIRG0dWBndxcVM7Mzu6IOqtD$^y&>i-}Khq!^JmV?OCP$de^R6TL+!B_zKdd
zvXQlL?cLbiynaKpkeY>+l~ZeKR6|o^!{zkizH$vNlGi|RUA<jmV;%f|ud8of+qhn=
zs2sa&VM}9k%d&>Gb?fSyOGhkQwW0a)vSpPQ)y$}=y}-g{RW<XL&1>FpS!2VdmSxi_
zEA<ulhRx8uYU73$8nbFWY-`xC;qo=8*_1V_`Lg1)ISc)jBS!o6Ed_nUWW>l3W&R?3
z(W$YnrE#!-DQ-U$k14LlhnX6h{P>>JnwB*i*84}6k1icO>QaC4x`vIL$2Y)redD&`
zb)|@JYTCT69=K}lhPq9~xYaVgWy7jXVAM4?G>yk4{g(2U;&uMw)hoBwHLofj=`WsJ
z<}Y5genT<7?zE->S=O$pYgw~?HJGb5uW#6d;)+{PD_{$F{2)~%jyBx1u6FCny6tq!
z-hz7&YICIVnbfoaFKO{U0-JX;`=(*TX4G3-XXReE27S9`-Nwz$jkO!`fhl}Ns`jGE
z3#QlB%vdtD_M#azh*VC8n|6Hu3Vzz@pdF(^io@%SYd64F{nK+))V09ob&YzwpsURp
zv!`Nst!z;nXRIH=pOGlv;@Tq=9kpf~M(C<lEsf`K#ckhp!MIx2*u1)NeZzLOaW1+z
zV)BBiH4AFZ$unjzte&dS5apxT@oWgRpt_>G%#Lo?O@^CbsQUVqs;;4-ls_Z*Gm<}L
zR)zJ*Y~HkCYeS1YCu+CUt=)_fwDE$N=`(xkoM~vXsnykUt2v2UkOyPh&a<vQI-DDt
z>YAnHwGo(Bwd`m;>RFPV2{RD$v{Y@ZX@*UhT)2y*?cdta1hY5Px2SsZYS!#%91$f)
zMoCnnVeN(%d>X7|IR0ud7#bRfn`_o?YHY>`Gi7+S4F6|0xL^(@sj6LFw{BgXUIajK
zRhZ0GA=>+#PPO%zG%yvnv(~O@L3|yDWNq!j*%%~1S&3S<tidGT+MpZBt}btBLZkr`
zZ#`Z#6ye$}nE4p`x+AzKp#`iV%w`#()^A=nZv%?v&_*|}X<3P4nKW7dPKl0<$<@;q
zUNm*i0=tu%WOdT{*0BVxTYALkO0C?m8NH@zXV0yiRl5M@Hm~85X!VL}X~LZMv(8$W
zL}V1!%$PH6;q1xPxWgxtt_2f^%O`FX@_TZ%sC!dAnsn`kdaS51lTRD7y-|-4X{<Gk
zjVKl!UAHzmpEj@G+|r0PT;I4AeY|B8h8J3>ZX4%U?b`BDb=I`2UwgS;nQ^O9M!wc0
zleWivg=i&vaJ?Q_TTvn8Shc3PWz&rHD;u|QHd$->%9ahaO;`lbHXEzh$FvQrIjrb$
zYLIarU5{2bZbI!F+3aY>m9W0Hg*ng+oKN=Ph;(>ui<Q6+@@=@hb}jC?aumc)5#1`t
zyK22Yo3V)-SNg4z^(|HDryezhw7yZxF4@tj?0&|o!!}y4O|sfoFLtUHxi>a8tXZ|D
zai!G{jn;Smtn(eF=9-q;hHdE9mPYmoS4h2DT1`{8mSdJ_Xe7)fUH$dz>ej+|=w@*W
z=c}>)BA$#E=o|Ss!TBfSX8u&UneWG$t)a1{WkYj|e@t<Y`}%|br{^yIgM#lB@FPaJ
z?%S1|n52rxl!O1Yn4Fxk-+hhiTIY3+n~bT+`3K^^;=MlZ22W-3ao6Ob5Uk@r6O=I!
zq`SPP_#)*=jJqh_NONTveGH#7)5tQijsDjEM{LEw*nj)F)SteHNy7c|*i`<rq-S;~
z@2JNdPTW857Zd0Ia{P!7i-=k2d{E0eaKAm~aN=J)v4>OPzdkXCQ{f*|F^5z2{O^tv
zkJZH<PQ|y%qlc64O2r&bh4)ut4yS&zBg$~%b)`Tws=q5&ia1+^eUiri7yPpYJAaeP
z=j76TQ@a*R@Ry52=f?>2OOuTPh+_n+1-~xHZ+kMG-|Qs*7~MiVCCC@_7{5yJn}SaY
zz9m=!^C`DN@POb=_>Twqcu82J2i?NBUyyI!FixM7#4UoYg7*qOFZiw?p2pDfMS@cV
zmkDkW<TKd1e8Ch91I8x^^52+@cL+Wtct$W2!-VO4aDcc#kpJjrd<Y&4A<hw8D|oHo
zvx1)p`q9^vM>UiKJpC>Zh89PY1Bf@+G-eU`+8z-vnhg_vnc!H#$%3Zf0ztmYLw&0S
z*9z_syi)M1f`<fe6TDmSVZomWo)COR@NL0A3gX{cy4+O3(SoMnBEfn=zJW<QuM)gT
zFf90x;M0OH3--eJWImr@q2L9ARf08w^@3Lj?i2i~V7H+5i447uN}LZ@vz(KHp9^Xq
z#^Cew08Hmgj6}X%PFyXxNszBwliw-G&zdm)D?xsvf$>Dl8)A+iAK7F4LP0*Y$M}B1
zpy2lfj|u)lkgu;&Ui;_;ekSp9%t!L43Tj`vh&M`nv*0y?hXubO_yfV83jR{?9l^f}
zx-rmM4nHzOED+?!UUd0_3k6pRZWZK9<&^6btiU{Ge1_n~f~y6$3i821%6(msPXsW|
zr#Fbd7yMi>3G<!&euBk<;{`7gyi{<V;BLVi1#cDnp5QUT6N0A&|18J{5Lj*>!8*Y!
z1n(C7q2Mcm0jwR&H&U=tQ2Xozf3C#q1)Bud3u@n;klQJ7?UNJnZi#<G@Gimc3qC0L
zBf%#HPYAv(__<&_);oS<J4rB=h~OilygZ2)3Jw*1xx~i`P89x3iO&(N5k8+nquzQ!
z?V}U=w@CUmf_&7C<#vnQ?Sgj*|2~O7DEO%GpO*M@g0Bm{CHQ;6KM8(JL^%c)c-p0X
zc>;Se4!-u`iFlTz4;CyI)IL0sK11Sjh{$(|#4i=B7ydelUm>_f_*Y6?`~HN!>xF+<
z_??2c3ja=te@F0M;r~eDj|n~{{1*k^68>qy_k{nE#6K4NRQMj8+t@C>1bY)vzif&3
z7c3SWAvj5}O0Y)oV!>5{mkDkc+%1UHlpc>*1~tMQjd*@XW2T^f00`qYU*biAGXyUZ
z)aP5sEtYt#V1wW~!7Bu}3GNcSR`7bkHo?P!d^Vo*=XSwI1&;|nE%=<^3xY2T{z~v|
z!4CvK6y%o?s6Snh`$fk43l<0t7AzCg=XJ<UkoXkA*@E)~FBV)X*eJM0P@ngq=UR#L
z^H(gtO|V0-OYj?lcM9Gs$hRSwj~`_q{!CEs7Z874;`~4Z)Bh&O%Mix-wg8bI4<n`u
zW()FahkSm_fmkQFMsS_rE<wG&fZTNwzd`VjV27aIcR=oTiGN%0yMhl2J|g(I;8TLX
z5aefxXxHn4{Qd;v?+E@z@FPLKV8C>}p8@itVvKtQ69v-+eS&^Le#n9H#eyRQFBBXv
zSS6^x+y!}ljg9$g1eXfd3N{I@75rH6?}AS5UywgekT0h&o*}6BO^6SWc#+^R!3zZS
zehPAYtA+VZ!MTDpf=dMT7x5t1DDgFd{2UYW^Q{TuUcsvc4+^#lb_yO5JSupH;P(XY
z6Xe79)ca$>rv;xAd`XaB4WZnx1m70?t>7O7|0ejUAoDQrtvX_F!F0h~LBF8>P9W%F
ziR*nN=&=%?EI3tgw%|O$O9U?!<dd*0_cFm2!L5RO1g{djLGY`B9fDngw+ntt@E*bY
z1%D*?nBcR5KNoyO@D0J!g6|6cUXY(dqTQbeekSPTJ{5GFV6tGEV3uG%!9u|yf@OlE
z1^Hw=_3=8HI7@J@;9@~uKQp~iaE)NIAg`;Lu0Q<<yi($Ne~tJ-i3bI55xh<CsNi=5
zzc2W(;Ex4=D)?W5F9^OY$j{u+jtzo)1+Nz5=hv9dN5P4mg8U90<KGngw%~n&4+{QR
zQ1A00|D42sA^57`Nx`=T-xK^$@GpY;`T%+i?$?361d|1Qf;ocuf<=PE1<M301Sbhj
z6PzVjEy(BGSzfJRgCPBAkiSuIyP&=f0e`>54+ypi9v0NsCy@KP#P1T+*DK)j{s;9x
zD)@xp(}KqZUlM#%@YjOx3w|K@SHb@lbnyBG`aOcZ1=9s{1^t491&alFABOqI3RVhE
z6PzQ+*C;5rRIpaCNs#w%n7&zXyWmxV*9zV!s6Pn?`H;kK75tXqU4lOrd|dE3!CwgK
z&jLcvDT)7H@K1vO5ahif+Ls{MTQE~FSFk{Eu%NykM80x~j~ARQsIL!^&ihr=f3e_F
zL4AD)ezU~&^&#SWC4Nw_Rq%-5*95;Sc(33if<F;_N|5)(SpJKGuL$y!SLE}48PUKs
z0uc{2X-pJM5!Ba_NY9aYzF?6cznsMUWr7uglLYxWEv9b}+$(ss;6cGw!CM5wf=31Q
z^&|9rPvZJI67h#6{$oLX9SOd^js(6W{8t5kCHS`B2ZA38{!Q>xK^L#5pvNo7Pk}LB
zDL6}TuHYiUC4zN=je=_hHwtbO+$DIm;B|sG3APLB>q(S<MB+yU?-2Z+;C+IR2>wJ+
zUsodkvl2fc_)Ec)f~N%E7yLl*FM^*4ej(`O^&j-=>rEiu(a`Zef?0z6TpHzW5xiCK
z>w<R*en;>D!G{GO6a1;*^Mc0(UlV*&@QmR5f`1bHt03?F(jJdsvS6BEj^F^nLct+|
zWrCvxs|2SD&J$c9xKyxKaFyU?f-Qnu1@{PECHNJ=8wGC`3<-Ws@Ed~P6}(sQCxTB1
zJ}3AK!IuSJ7yPy0JAxkxek|z3Jq5O3oFKlErsMp2G5I-y0|W~NhX|GljuxyEoGv(5
zutsp1;0nPtg6jl#2<{QQR`7bkTLi;`Ul;tQ;P(XY6MR_k$AZrZ{zC9&!Pf=f7JN_e
z4}u>Fek%BdU?Ogeu$@u_GX--61A>DDO9V#>@>7G%-ypbFaHHUM!QF!U1rG?e2_6<a
zBKS4I?+V^4_=w<71fLRoR`5l^R|J10__p8&f*%U<vxu}mO)yKapWslz;ez7@Cksv&
zoGrLSaJgWk;2J@Ga*^eIRq$rPkl^it-x9oE@FBsU2tFZrT<|49e!h|VjWi3rf{B8C
z1hWJO3Kj^K2#yq-E;w6oh2ToT9fErV4+(Y%eogQjg8Y;u?R!L!pOIwz1;MujPYd!Z
zl1xt$>?4>Zm?u~$SS&a~aID}2!Ks4$h9dP=3oa78RIpC4NpP)Ti{MtleS-T1ZxH;d
zAisFYavm0h!vP(CO7ItgFABac_?94?5or0}34SE_vEUbi&J0VgmteABAHgiaJi$W2
zV!;uD%LG>lHVLj3+$^|VaG&6Q!5anJ1Um$~1aBAomf$^t_X|EE_!Gfr1fLgtQScSP
zQ-Ws%e<%1yL4HY;?cZ0hzhIu=V8LR+a>22JlLe;=&K8^}c!}Vpf-41^1g{X>EXdE8
z(w>mu*95;Ic(>p^f)5HlBKU;h(}F)2d_nLv!8ZlZ2)-})C&9l8ruCKf5$q>8P;iJ~
ziD0?lSiwrcX@dN4CF{39kRN1ae1qUN!Civ;1rG?e2_6>Y*ISwY0l^;&J}&sI;Linr
zDfpV;uLa)`{6O$S!A}G~6Xd61SzdwQFu_v6F@hC>m4ed*=L*&cE)}d5TrGIHV6)&B
z!F_`J1#b}is$f{KTM)Nh6tB5)I@5LoG~)K3#))zt7}G&HAY}jl1HM!LeIKgylzM(Y
zs*#5~WBi)_Kj}?12knD@8AP5c8U;G`Kr`xNAbu%_+tvCwTaIZw1|i^<$iI{;h0NLI
zK7?yO`(Quv7>0muR+A8T6wOiUHe|%G<&#A^u)GBbwhbT^uP?90wT6AzY4gB{)%VO?
zd@URI#Hf#BiaM!p1%jOiq}qT7SEkyH5tG&&LsRa4H0XU8qxNCzSPw>Qxsxtd>O%}l
zmP@`}?v<eJJRsHTGNt?^<gnBD`Gr`0r5mleKz(dRTi+qjb{>%GI_Sf6h#YoWD>$+G
zCdKGuGuryT3EIv>CAUD|6)_6!w67yAR^L46W4qEmY{4V??gh;}r3gH{RrsF~`olh$
z#_%ISTkft|_}_#rBx#g;R%kmZe>T1kWJiFk2al%^V(nWD`%=K8eb`z=?0W??#ynE3
zV+HhaOxg#_<Ux!X9_k?E_`gC91zR8WvrKyqfmA0iQfej%Ic$B{&i0UNf(7r{LO@#%
zK3B(F;Ex{v%IE3@Bg@MFU7xFWJfjQ5Yh^rapQ{(c=jv2=T|M=KZ`@Og+X(lYec)|%
zc-MM(TlEF+7jLVcR-fwKo_Mq6Z}sn=-8sem>g@iBhkCbqZt)%N17E92?LP6f3aWEB
ze66aJ!`>bq@^l`r>=P>KIs`9TE2@r~!$ZS6t5vYd7*Ssp*OuI_is*0k{?8JTTfLU`
zc2cOcqi^Q$&>?eGRVc^uuA1HM98B-4cYmgeYToP}PVR~eIa)7)f6lR|YD`sdX|3`n
zEdOf%4tU+Xyi#QpXH2bJnq|O8UEJH=0awFMr=wshWF{^zQrjx`nG+$gyK-vP(kusL
z{(8FFbQLVDU1F+1uhb4v#Th#)CnCK%>&47B(gXV%Oy^Mb+Cy(U!ZXZz6RkHi^>|Hg
zmw7{Or|AfPGuIfGe6u5{hWzk^Bb>L-mihgO;o&}^-tbA9)#ipz(ztLqdnr7UW(9va
zqYr#)r7KTo1H5o8)gDYc`=<p{+p@#XA?nrHZ+Ce6wbE1Pl+T=jL*DF3PpB?4y*)WJ
zFj$Wq8SST4&6F;9h&*U!b$ZJhs#4lg`}GfIw)Gm<*3Ub#@1dO5+_nKhe|yRiSKeS1
zxPzX<TzPlq2JQ%Sksi{o%}j;Q!*;W8C>|a(<Jvv#?sivuo~u`TUPjQ&cI9Lww0nc|
zO;?_kdxoY0N0@t-8R+WFwNnPU@-h~ffv~eZ+m(_ra6sVhoD8GYmFHKEAf=Z;x+Eiz
z(P8!q7rTlxaxyNfY^e-qPJze5eAhwK*_od)F{7?>M`c4*b!Irz6-<E3TuW+_8P0Tv
zwpJc84R~*zQt9YeQJDrAH@sSA^$XnP%FERL?*d_09{kCfo#0uVOH6MdKBEi%(QZHq
zzph$Sxi{0(xfm@r+01eE3g%?2sJx^y5L#UopSeBL)0XP$osrO%nqh=yS1ziI3whhT
z0}q*wju}&?R&L3fim`am++8^=Yh+ejdwl40l`$6WHbfm?_g-em2p)nrxQ41+l^!<W
zadp;d2Y%hBokK4@;mXVDv|4bWVvAWV7zpQv=t1s~nFVfLl_e1f2kyvrrDe34*%|HT
zfKW<U<!99TLnRsXv`0y{=TfuSWrT_|nkz4_^me|O>C)}fOVy+O*m~|zf;wc*#5}04
z{4|q1cd*hN;F^e*zr1p5<rkTraF<zQHdL;z`ZUvnmRw$0V_sSr7v7T9g??OBm6Nfo
zvMehu=nA_-$w!u|7t+&QIf?0&fjeD!MJk|s)e|b}SEJ%WIf*Z&=eq)xsN0=Z%21UO
z@|Jl=rnF~-lC`(MN8ZhX*G~H0?H3$~cIu~`dD-FgNiE0wbS_l~ys4A2LSgfe`GiUf
zIf7597qdNM`*l0pjlAnkWAtA2XjPo5o>E<vajPrXW`_E^#@$!tZubO>cqRxug#I-S
zJ5C)l@hJITHR$nLPr=+;qvB%J-jR3Ra#z93TJMDyqu#E-<I8&$%&J{d`9hW_@bq#o
zXm9CGj72r<^a)338oVJ_o5qo;Rcc7~aaTwUoWET8hb*573HT6&KR&nSIU+n`i03%w
z)pAcr`O~!A8|h{H907O=E^joSth#UN-6xis89^Ub0{ZCf4PSlq(VGZgyhc!+m~%QQ
z40ntt-#e8Nb_5OhT3lM?1cG<s`ctW)SK(tdWUBnhXV1f1IT9+t#VoiZ&~431#0J<S
z?81yP*F?<Xi5cY?vnuysq=&O|vIe^{GSXb}8EIJmW>+q(T$z=dW%-AWFFRe;Wu}Zf
zg<p7JgxAj}PZ;5}(5vbVwYciVZ0EqlQ0k;X$5p|UT2*+Ywy#RdSYKI;xolkcK<3db
zH8|_I18GP4tHSTZq%zGIoN(MVP7PeT+%<5@@+_5;F~2e`qo(q?%rlve&NJyZ<R<QO
z3_NHicD`K&S1N5uoyLVpZO+acrVc&s2(pDPJ}xbGeA9br;l*f?2i`kqCTYKhN$t;{
zNeZ2P#)u2!oH10r`u-UMUL~DDhxUT~cGa7wxT0shlcDtveX~|M!x^`BnQ8Eu+-BZm
zK3bL7jfa_s_c^`*ew#1E1(aiq3cS1Ak$3fS<HBs%-dtIp(Ng(h=I=8dqtxI(p7?!w
z@x7I1KlFOoe7(w;_-fVZsc)W8{(^gAy#b$p9mvHTx92u`POr_2&7m1aCs)cQtWfcp
zu8vxGDnD3NXS&+Foq-TnGB>=EKMIb!Z6JCxKjV_hwUvok9&nF>%him1JPSR1X;vI&
z``z%79T)8TZhx$ko^b<lM&LP<qXu4#VZr5<^rDTmBfO!q3z{2DPsoi`%^S8-Ji$OX
zC*#t}SKs5v{P0v-=W>+{-@v^GEbD)B)(_!zc#s+e@32{&mFA7PYG}^!22=TSmaD=8
zwRjnFc<S-g4pq3X_A1i>&LVSTWlp9s9COF-T~6PvU#Xp3xfJKxoO{#vIYtgvho-!K
zBI8iQy9QRL8?XvHgV?T|Ty!Qm?8FLDiL;>>v!uQ%?8R9N^XU3hy+f~I_Ws|TE2*ww
z8O3PFVzlJ!%F8N`X8yCe(!0|IukV+buVcPE2j8akRnCD%IBU}2<I11De6iktWMcF*
zVa{BRIr9X@z8ai;+@Vtyb|=wPrWu11kGlddEQfzjJ#)^QHK8-<SoJzG&{~dmcgQHc
zA=hZV!3<9E9(M+vD(pq8V6OBIsr-lE^M;c3C`-o5{ew@FI*0f0=$Q@QpWps8I!BDQ
zx2vYTmmJOr-u@1`m%W=D&N`A2%zwv#zt7;i$IQ8S;l<h;yNp@bxF*s++LPE)^22hm
z2mF1S*!#m(<xP-q(xsepbY>+);QLcQQR9fKgMf1{Sk8+wFJ+3$y%F~<oL$T@H;Wr}
z`1Blw82o)Mga-KgycwlO{e9LmGoNR3`O`;}=Cj$ZVd?Wp_anbFV<pviU6s^47eDSE
z{yz62gW+t0C7xl)G{TvIYI&M99k&3faS?x?9`X0dkBfW6-zUHH=J`^8pC0k|IS!_H
zqW(U&QbCNr&l9MdNBn*Mk!k1n`+Nx8sJ~BdU)?w<l`u8aEB-#KA>!@f@6#Lg_vuAN
zyitFj--OlPsJ~A>vFGjK@6-D){e2FG#(b~%`y9x!qy9c;P+!#FCtrN<M*V&Mh{92S
zpL{IK8};}3Jfl&6p9#zx_4hf1d87V5KSINK&++%^6@Q--(5v34zt8n-gBX9GbaLj6
z@%Q;W<NwUx=W>|VYIw!pr*7}4zfV3@=#BdO%thCDd;0tI{`>wue@IikG5$WiQGcKN
zY34cpJ|9LqHF=}{KD|BseR_NN`}9Wreezjf?+@cEIY-3br}trrTK+!0QGcHsC>-_o
zIgV9~`un_xsZoEQ7qcIu{yzE8k~iw_vw$7f)8D7Jr@v2cPk*1@sK3uREH&P!zt0Y8
z?&<H-8};{@&6bS%`}{qJQ`Fz*-83@l@3Vx$QGcJ`VvVByKA&Vk|092&^b}g;@~#kn
zpI@Qg7=NFm*%&eYJ`>rnG5$V3X2CK3KKVkSH^$%Rr>s<rzt6iUALH+{obeccpM22N
z8{_X&d(w;X_eqa@-WY$M2N{p?_qmtlpXKk<8{_Yjci+4*{ywi|JjUNAeXx3C{C#p>
zd1L*3o?-#9{yymh*&FNc^A)O$_4oNT>iGY+zt0nFM%&-#F;pPYYy11uYe|g1&x=^S
z7=NGtVEw<$-{*elP4?RUK3`&IPqO`cTK+!0G5$X9r)v27<ee(*?~}x7WD<XkS;xJ$
zzt3B#D#qXEubB1fsJ~CXh~|y)_j!hW5aaK20>@d5zt7jHFUH^J49<fXf1h`;mNEW5
zKVW$={yxW1KE~fC9o>0j{e3Q?K&-z{`jhm=`ulu<60!b1Pq55bf1iuVINRT+H`d>0
zh!U~>K1Z<L|2u!5UfbX2X0~aJzt4ZL&Hf{QpI+PFCs!S>?eFu?wDC**eZB+H|6Be(
zt677nzt11C;8=g3l}N{a?0OX0|0(p3IPSFleZCC&p8h^xWd_ynF^s18v;BQKY=57v
z=vXx%i<t-PM+fa0upHTJf1d}y-#LIUM8e;v{sitm@%Q;2m0ut0?=t|K9Pj|j*IIh|
z`y7aM*%%Y`_sIttc^E0VxEaBJxfvH~U!Ie}#Py>JTm+kqv1xaK-jBdHTLWIojni_x
zBmFda_)my3Dzw~86fy}Re+TR^#z%a9S}s7f2z`FOPt6l0>MeL0)i5S&kDPohg|Da-
z@V!v+1Ns=^_mSs86TlBBeSY!_`)mr!OJ`N@)8Ng5)&zut36!hKAa4{pDi@)kQuDIO
z<9OjGiwpS9gi+-u?`E8q_aGEpq<MwpjmJH5J{B9}S9BQIcW73`uP7fF+l2p26r5(I
zEWe^<czA*jbQJuC+AP1K^woJ2f_AAnT^n4V0k1s>h1=j#b9y?<yc5w|Gz%^@r~Amt
z$A5}*5em1#rRMY;viMK#C1m0IE5`HzWZj1-|A$?uU6iuVa`7*O41_}Ms+1i5&zAoe
zE}(Y-xGE*@KKwsvGeUvM9-A?MylVXKXbM8X*AOvg3?lDE#D7X2zp)Khr5s@O7&*9k
zs0w;(UO)1t;2NtOp&(oH29tLy;_V27^v9;fRcX;Q<or2O(X;&he(&edii0<T`#EI)
zhA_Ahkr8l<I0#|z5=3qV(Tbpk_>jH}t?R%AHgbQ<Nb#d11`h$d&j9?Z17RprhK&Zt
z(YB!YAcUuaE-~gIT4KzPZ#%Hp)ArC_4;)!m8>4Kc4?`|Rd)+Y}G*Z_>>2N9?Ixkk)
zy=N=)YGu>U()AYV7H4@U7-b~$5j;y5=X=C3Iy32Em}4`HjIrn=2sqRo$YYcn$^5UC
zu4Xx^IFi+5N<`bo=W26Av^|0*)Gu18XQ-{xNSQ-zKL>j;G%cbwrVM)n95xy~BJ{Lv
zM^D?DA>dJ`sBN~9(q-G$3{4xUjVTe^MxCQ=dsG{jA-%XMFREaeM%s(ib|Ki;LDMw|
zgG&&(6+{=p@Bkv#IG_=U`oCPpTq9**iZsxDkorEtQ2zfbV#Jhljfgf7ji9zP?YS78
zkTxCKhSP}QEL;j@J05_TM?FJZ7aJ)zvrx9<vncQx7Rr=JJM!&#yB#;7&hs5Rc13!H
zg;JYC`SEKkG}3-_zCvxWB(;%ZOO3QMUna&XV8l>thLM(l|KXie1!~jp$|;_qjO9k!
z$n%MDnmweo@xOpZosqH+VtV|&k6NB)O_>sDUcNVH*Hlk4$97kwrqrfi_*a?Kw$e!X
zxvj0A9}^d0C{rTZXxmxZJP~cI0?T&lj{+D?M%rJ`R|Sgcx9-$77J9jnHVn(K9#~6J
z;Kc~KZwGTgeHF1A5v+l=f*I5u{Qa7dvWwZc7JLH&w<8Q?O2pR75b0s7tL^^1QEOTE
zW{5b{G3q;Nr0|TO^*sq)k5eC0BKqhOu7^GcM~<uutkg{qaHv!GHNFkkyZG;}uGDML
z^a_HWEgypT1A+`(X5#|aOZmAxf5%8GLbme`4vIOnHzVUNBW><K6Z61P0JPn0r0wY;
zrd!lK5Iux|e?v&&K1DC|#v?}B4{V$BAdrcmZN3x4w-Cf;o+n<=#vEg|M=|bM%0{sD
z3F1kJK2C9-Agof})#7@W@gpNG2j^4WGH*lbO$1%aoIIswBgC`}9XdIb-s1e&NaLAV
zXS*Cys}XdzFo;e@I9eV6aX*3@vIntToxO-Vq$iB{A253e?B^lyEOX!nv-%5&j}V4Z
zY}mKJ;W9f0Iqk0I;y+)Xp`@#+ngUKWovNQS;!|***Q%2PSojdM>T(dH5Qb7LqPjX(
zHD+QD)xUvi-c2)96MyR+naipAGqC4D(;RAJ%CLA0UK+}`{cJ<6*}W|~Cb=p;q_yp{
zw2k4zbb3|144Rs#jVX~;@zHa%#hedl+fxv5tJ|op(UJLg+qV7CbQQHRC1M-jG(5|;
z=*q*fM{S0BmB00l-WOscq`UW4XzD`H-FqL1?=!;geFnr+2x<tc_L9!d_Yq;tnCqCG
z3;vrBcmrW5QzBJkDLswZ-gCkKt=3k`O;@9%H=nB0vrrrH-%$5g1Z_liKBfkO8p4U7
zGpOmzw#Cu=a~i>kPzHfw1U(^|K`dj06Jl}!Ohd4;=VRNe)IMfE;^@t1=ydkKK;R<;
zoxOJ<HZ2G``z0W15UlmE3E2(R;lb}sM#@2E=X!Vu0__MxnG#vQnjzey3C>*)cR<9U
z?xDUmBjt5l-+j>aed=RMMBkpX^~J7-TwQO{+KyA(AtPlt9%|CoJp)ZoQ5#bt+S<?7
zcAo7Z2hF{ZbE*%iw8KbS1f}O)Eh!eKQt)eZ8fn+CY;GFfL%HuD#B3f)sr48HaU#I)
z%ghoo(vI0#{sHmN>@0c&^cjTxEP~QmnZcp6eZZ_?BkfZ=>ktSPAw*ASm55D5u)6QF
zIA$%yuW_Z3G6TDQ-9RfLP>(Q_DUk-^Q&K&;FQ&OmITR`2(!YFH)40Y++fR)gj@zMa
zD}o+RtsrhfkoB2a^~;@VUL3MrYotA5XS)khcOvL)kApad5VNf3q8x|PgYY^d?IUJm
zBfkl$H<*n(w2wf1$ZUFhs9Q|GDysNfN<$AAX%}Qm)}$g_G9u`#`5^F|fHmzVf*6mW
zintKb0gs{f#o_n0%&VB2Yve+t*B}gKLS!8}3E7?v7hNNZxRCJESC~aw*_dBY8P|~w
zP_&N9m=IY<__}9LWzi*4TlNtI-0C4Jdm}R!7iikDuRzgtRK|peWgnlTY+Gc7EaI@F
zGDCf+E$h96%GkcQL($g|bR#_k;sHk3zCQ!;9D>sI;xlE2O7YT^G2dct*6TFVPazCt
zLZn{&EYDf>imZ>?l)hTobgiuSn@|>A9{&Mte@D<J3>b`W3L&Tw99Z=_*9zwPptl~1
zV~~b_%&OtMmefnyX2j|cz;D3#byT_r8oa`FQbE}^<*0HcGG4Y_Ii?EPvU#0ym{vrM
ztVRPlF0ixl{LF0S(QKn*vyG8#qqe(|?PDXyaQ*;UF8G{<|IJ9$k-s_+`NT-%rF=O)
zm8u+nH{uz=T^!!;7+DO`@s5#ekm=-@v=qE+DX{XqFL_3;aYFi+wlo(<OZw$l=~r#(
zWE%FAEzNGRq@OktShl76zeIYpVQfPEKZQL=Gg6I$<n#n*a!&F>Pbzk&DIVy`R|yFd
zz=WlJl{0y4!nlMB6Zpo5OH$B5?%oh0&yx<3ibSlRBI~wfy*?u$!OF_LZG2J>O}z|b
zMmqTk1J#UlzJ;2Y-a|eqR(=dj#hYmf5X0$>rKY4C&g5AAsgU>DmQp@VOSq#Jr1w#S
zU}i=iV^E@1b|1Ia)i)vu(`l1W%GNcZuFObjB9SG=N;F&QD$$(S{Ji^v5~;V}D60*$
z-ie89wEl2OkUSxQO$kdS|9~RM<>GdVUlXYHK$mg05N>-+Otd?PHA=-r#3auxQ*==Q
zcT96TJP-2w2>CsDs8)g4qkC6`3c-uCqwogB%F(W(e#VIOYU80P?uDMk36~^XteXwr
zz8H}%S%&nKa9a{X6AXUHY}hCY!hqthTxDPg@@1ov>+z`@N3XUiU=ODvEcX!|tQyJ@
zEh8d)yL3#j611b$f@}-FHmD30W?gi9V|N`ZV@X^fO(GKIQhAAvE>Y~I>n0^z?Tk6Y
z19Kf=w?=d!=?o&~3+a3!Z_hf_ZhoHc++zt?@C;4h9Z8q^voWumR0#qS2$q7jQ+v+M
zP7d}AkepALuE~W2-gT#kzr8%kQlXBJpgMREgv^&7Gm!#ke}u<1c`@N(^cM}R?k4pS
z0{q7jK8m*!NM&mM7ZdC%RqHBQ1y@7Uc@FGyp{|Bt)na~3ExKZB(X}^Pi}|sdVlwQH
z&9HxOR0^wU<e)t7>(QU!o-J58SuJ=fZG~IYTwTXcz|g5A*rJhC?my@iSErK5M~I{{
zB5fY+HK)O{v;l^Jd#^plgJC%6;15UaZ^Tq(_(9)+04Jy#?+4wB&R|F6w<)-TWe24}
z0sNp7h9SVAxTBlI7|mZqn4`%BglYsWLSmWbFXA=kVg#q!oY+lbg^skix=CDyfIcFK
z59ED&uSLu7izna{?nOYG9N)vXJc&SiiKh`_?bYK3JlIRpYH8R@;_sSYlYs{3!#i**
zO;~^ckIjy55{oVVJaj`V0tPGL5P}o8{klo;`yJpD?$CT_KZEi40Yai`+lO1m@9%-P
zSVuQG9Jx-_;^-#fMgP%oBFAy8;q2E^Nk^NX_dsLH!8W$W9KAP2kDh#X-bn;{dnH;O
zSwrZHkOO~`lkz7OZq~p35g}RFKd%K&WhsyuBh(xf0x3ci;P=V~iKZQ{Lk?<W(E1__
z$v|O0LK)mzMnxl1%oa%~jIbp$Gv*^)@#UF!h}J6v`{$isoh>)1(3WJCb~wbQ!YlUJ
zRR6q<Xbp~Wj%Bta{Uy`&HfiDq2pFb>Pc(Tk!Gnp9VM3_ZWX;WhZz3=s@hQz-Ksbqz
zgSSN3ZtMoO9Y`=>)h3irfwvH{R10|L6>(s67wHkcfDd}?x5)1TIA>TWC&XVgThD<!
zjCHb!cn%rXF66jhi9j~-CInRNQ2;M+$R=7>0SgFT4C{YtIR$zl{1eMdkh}x|b9M#b
zVT*hjz<I?&?ExOU%<`(nKDgXk|F$UYCi3<+mWx->i}=qS0xCh^ElbVk?ZTH4z$eJE
z^XeX+)xL|Mg?P#Sux^-T1YVPBK8X|rWF};2av7l%L5tXiVIbg72b-nwOAJ1_hqu!C
zuoH9>#Nd;Ac*F92%V2^Sd{P^H%rf}o9ukjhgXa^DYjPQZ7sfE`<Q@`!1n4J-!6zeo
z0BKVs^*qitnE#G|!c%*^u!f(g##VtK2A|r)Tc!FxfvSce2A|Rf^A3g1OyX5-<$S`s
znp{RGf(2TH#1I4+OrXJrT4o!E(aiSc-bf!`V&<7We5j~gn^{c|GtcbdEm^VcjJA#U
zOi=KdJtY314XPnXOPz_d6qV`2;lLPG_{Gt;FRT+j&$teUB||3pl)<ksbsOq@!YAOM
zE}Ygaam_h9C$-_Y1L1K57`%Tk2?jXXC7jm$9gc1i9>_b@4p%n`uAzu{x=C1P=q3LE
z`M!ghFCicuf7`cplUT&6s!Ir8*W>~Mn-C{3{)_Yu{EM`kakeJTfi^GT>D~nn7fCEG
z1dE(U;CGRo_)k?g2`-+9xVr6C6cJB1*HJ!qfCwI_0?`)%yH`TCCKnP)5U{gwbd#83
zMO@t^=2;O>_c9Qx5MTy(WL$m?wUodc*4POU9!J1Vz|~FSzchb7f%lCypF|pl93tLs
zF0!S1HJwM8t@)@9i6$%J>L$UPsk%C?Ah;HzWNux!9P5tz7zFnx=(y-MWhr+n+^Rt2
zr9C9LPD6xXkqZbD5cGD7gte_%!24#_PG$)gG~V{a+DhP(7TalzpGJu7G*>sryV4Ww
zlEr`~O)eztL2#-oT-|&eBBUc|cM{wWA;r;cZ;W8-9pLeNp=(KkcfQcrgg<CL8k+>a
zQHBMCz*|tdu}Mt8`mY<C=LPH5O*LVk=3_%fqRWc7x=Gw-MLgZlg0MDUm>TwmOB-Tu
ztI-XprasWG)?rV&=uVn*(VBg|usee_dh+UDonlR8z0zR{S+Y?rWZ)4XodU`}H09J&
zTx7wC%yC<acn8A$2nn($KZUKO-jx3wOf(tcT}@v6f4F<|z$&Wy{eR|8=H9FjNJ3Zw
zTnL*A0RkdwWQ|uuppiuZ(U6ryNrG7r5CbYzYtgdV0-?sON?Yr`przK2wQAKWTB}s8
zT32eVMN3=i`hA{rp1HY+*iV1oZ~M=0;N*4Q@3Ze`mODcnFxC=+BOOHy27DT}P1s4S
zbn+(TnSpP&@@TM*t^6WxbGU6s!~~6LQ(Ejqv1lW#n_w^>6F)N6B?RYQRPd&C!6Y0%
zZ{d<Wg0<x=Cg#Fm{#n~j3t!`k<cKQ*JuMSa)9|#aotB-fc4zTY%m<u0Oe(>2f((Yu
zKFm%i=$o|g)}F~aEp~P}KQ&=?IX}5Qm_^dCc}+Pyfahm}+c}@mAc_60!Q_I1>~H1C
zTQI>`#rVAVBx4n*Sxz*ZVN4c-sU}_#oN)HSU^XT88IP;iw$sA*UZNrh-W$T~ySAN{
z-k1l>RLoh11~pIE38$&mOgM9mrzTV>EN2*@rL~<FI~Bo&mUE3u)0%c#>aEb)z6lo2
zOYv+5Csv(09nZ85m>?Inw$t*y5fC#ioXimZh1M`?C794m0|ZlAJobc%ZPU7riER;Q
zGdqEmbWC82IDy$ke=(u;pWxJFsyUdWAZ%P0%u+~hqdDQ`l(iAYDv&!)U3RuYlLxbv
z$tvfoz1AxVg7)T|bpVE|BJdfEX%}O`1cUbS0A8y$dRmIDu*%FpuR(w(?qfL_!5U0O
zo$8h+gF5Zsv@V#R;uRL0_9yInFuu)!fr5kmObbg;+Zg!?^=uaqEeTstiX%_mLCOg;
zBSud!FL91DN0Qy^1TNCrtVl4}jlV~nySVQ_RS^I2S%~#udd0u&#3*4x7jEs+h0*ft
z&+Nv?=2v>Nu7Pbb7lYUnO?tG<fk7(~U*E&HG9knZt+eng2Ln1d*)e+dmIGE#*i{S@
z^}p;oNH%Cblbs`W8dNxrj{#1}*b_VkJP(7b67$KojruI&@5VaMgoyvK5m=F1#=h1Q
zF$9Luki(6Ag?VzQ8gn=Gq`B*WR}^qi*TYaxo^R|c%zpc@^yHV)$J3XE54K!u)`WS)
zoiHIp%iRoLD~t1Pf*TvAkPtdM8-i<|3v9LF32t4nEeUq848zURV<xKk+zGL9yF`WC
z1$g`n0bTP{nt9~PS<r~6?laLXV01R-`9yCFp9q%V)Gxp6+r9=-?=;ab;5}CwY)y#*
zq!e*ltha=m8|zvO^h;pSV~AZaXzZt3+44~s=n1yH(Z|DwaG(S*IFK10$heU^?N-ca
z$3;UOox(vEjC_XXypY%*<ky~r@NyHIf$_i-uAZ%Hr-hI1L1=BKrKb_rUer#Doe9>i
zHP>3^LxJFg-FGZuZ)2y$thfvF`cQM8UxcEdpdYl-!WW$*3^6Cr)56m`8){tN_{E!e
zG~7nK41>WygiVz;yX~}ahX6gntw1~y3VFtDE-}Jb7ZcndV6h;^80%c3$ZCmcFut?e
z8CwwFJA|CE?carZ7mR5&T5g9yYZ4>OG_;uK8^v};B4)r~(Q?~qskC~c2FAx;4++r9
zlMg1q>p=W%1mYw#OFo@&VsR$d-vZMSPbZ3COaipnb@}vQF^<<n33@A+UyL4Nv9Zo0
zc=-rgVvVt$NpLatvEM@OXyv-h+;Otx`;c*^bZt8=T!}pgo#9bfUV%Zr3457nF;53p
znHlnQVl9lxDlOZsp5O_A>Vnq$V3^v=Am>=b$?nO+ba-A-^*k(dxMq%j_Amp7ddWn5
zcu2P!<U$wbCOzLZ`*Zeh^hUy-Z?9cvw%y!fW3KMlY0u^6nub{;)#16(=1!W|zjzkC
z7Y5y9@49OA3HBG;2xGCKfv^pY3fIG}w0zez^y!2e`fzKo90qyhcJ5u{Zyv$*4&mQ!
z?O6Ecb}W32uDO7&)6v7G*Vx^}nVcEf3z*HI8Bwu8BciBm%coJ@rf<_?H$^1`o5AQi
zc1R_`G8g1D*c>s1V2O*DJy_-vuM(<N0NYSIQHu}3;K~8PN=2G`*RfVFfkAeOD`1kH
z&3CK|H#&XWDY43t5;T}Of`TIG9qWQT86n66;t!HW5(&o)*l&Pgy#Q<zB$O21oXqPc
zkY0d+Bf-r@ha(4^xpNTrPU#C6cqe$<pu>AYnzY&-Tf$#kA1mPWT^Qt-V9&+cmi!3#
zC=3Rn+fEDnEsDRdm3=zctXTzm9p~$rwkr3v(!#!L!gh4xd5@t)>`_Q6=veU>gYFfN
zk==)#C9a^r{WwFTtn3(U=b(cy)5zvmj@{5a2!r8Aa6FlI3NE@p&&+VEZ1hamZnDs_
zLFDihM2zt9gTre(4D$F{YZ%o)VHXTGio{(oi1f48hhcdHChRmiYjFjicGd>s4fg29
zUp!`5T=R1Wu9+<6yL3X@Xlb6r_q0|j6OWECDVX)Qg?Qh<1U(2}DVS=dqIehv_f`o;
zi~zdLVJ-_Yft2{ImH0JxdbS7LO$PUa*sT!EYYKk&laTHQR;61h?G!(OK>)(08{B9y
z>86`>gPT3=6m41K_mV?q!^TY?&YEU~d3|v(_UMd`2YdC$2=zA@Gz0MkjJYIeJQzRR
zJn-iOVdvwS@$1EK38ywfOM`{G!#llFiALHVzvhc(fl6Dwz;AkH5CP5sL-AaN(|8$!
zrfZ5&;oz12y)X!r)K1GUVUT@-kH8y!kOpLP&|#l-#6=HSUV=d&;y|FM1;H6ZYdkyD
z@mhT^m>ljI!z-Nu9NR6<fWeseF%$9E=e$ntI%n9_ShWm8W#aDFb(TWItuERFXW3|z
zy!_;Zr0B%o-eB|85fj^w8{sZBO0{;(f!}a)$KH8ipv1GEI_S6;rU!-=3ekk!GKzpJ
zG=tlzeh4NjC}E-_9iB;ayf7go9r#H=j5dNdh~kkX`U^6VYsx}z@lAc;6f&WC$L0u5
z^hBrkVRD^Sy3aQN7TkPAG0X)%I(`6?!~3eZ4cNt*PQ1VJwc$H*!ldZ+h&iD{7^Vj{
zq)23qtq#){_%)wAm`;6x{yUw<bfiNk`cLd8A(xtoFxln;+T>w8_rXo5@MPQ}9@Noa
z;{GsFevW66;s<`XfzZ6{hZs;ZiUB$797Bh{t}(dgTK^vGkl=D$;<&euqCaL`I?V{a
zxi!nDxxW&|qko!&p6w(k&+N#0htK$EvX6-K!EQv{DM<#S{*Z}!E)l|FkyxA7!zac=
zd}ic673ZJu%F_U3idO~g*}(i@`=5|i%!)Yd-wrbPM3@xZT-HQRaS9A(ZGw>}xH6Hs
zRuwED6wffKmLLv_=fEHig1JH*K>+5CS0SNVt3-o~k_jpC8s$nDj7nmavBsay=~@sg
zvpC~nQgB5;F;gruVdoP3qz^haVM`YG$dZ-7AZ)OJQCtjzg_~GntY;9mL~)NSQ6mh(
z>M@9RifdpHmRR4})ij3r!>8_fnuV(BP+A+EM#3cIh+?7fJ&zb~taAy*k>Ig&T#RXi
z@z5O93&jaAs0_jekGlrJ@#7CT@{+~ZO!su+1(SrH7BUK6kU8R#9WmEx9)>ekgO0n;
zq4*Q;P<K4yWYxjt7-h>o;?8S4@Y``)mg^jEE58bZYA3p02MW2LL5pp3VumrtK+z4R
z)B4n*{>nv}knx>oLnM}gkx+ev5LAzVLC%8O4H>^w9>G7=Jn`sKM5>Q?p$I>ARfxo?
z!!>u|-iFIpCN%S``N!6!(~RVsr##S`z8c1(f0~5$b`q2clVFF>gh`N*_OcOoN|H4~
z{V*6*5Wz=75=&w|M2&~|P_dIB?+fz$ADLPY*vkO(gY*7`tR89BVBl()6l^IpXHZ-L
zgQ<sTG}aP=sU&!0Y8$L7m@_C|4TG@6CSxrjm@R}2JTiONSyeD+P`m>sp^N09V%V?k
z!w$w`9=Ei%jtg$@Qi0+HrwiOhM}y+RX&>y*!|aE78HPW1Tm!?c8n<D=K|e3Ryb8m!
zWx8#G*#&bg3~&G61amXYT`<9JEeOvr@53B~;l?~T5_R06)2Lv^OK_jC0EOj7J2*zb
z9_aWJ;R!GkVS;^k;E!Qw%3&&Ds$ptimcs;o*TBwKYPG_whq(l1Bh1w>!I7B8H0Wo*
z%!CQz2>j74CbwA$?w7%S1<Xw_H^aOQ^DfK*m=9qN!h8&aVeN!qf`f4}trD2|FbiRp
zz?=h<SSH3z(-&d$V4^UCVYq=G2{QqPw@rhCc{@^^K|Go8+Y=@mrZ-GtoWmfGfMMLh
zQG@tcr$?&GpzJ}N@(HZq2<nfzYhkW~3F>G!?ELiRtuVnse~Eq*{p?BbNBa{nPr^K%
zpik88hyDw?C6t4@mtkIoc@5?b7`9bn8^yyQ9NUWLL%~6N*Scey1a-!?;JH(9EQS4C
zm=!RM3Hn4`;+PD=as1I7Y0UAY=3$seVIG5d0_JI$XJCSZV|OP^FiyEy&xGj-!;OA$
z1nxmxJiFNs^D@k<Ft5S92@@QF|97D~4D%Vx7e{ap@|c)6#vL5Ae_dLPJ2+_Xnik6v
z9JF^W8&5%kgLaxI%wU+2Fg(Es4%%r>fGL8R0W%*aIBv$~`wp1<V0cOq9ErNU&_4>p
z?SF72>i7)N^DsQUNXC9J6(${~8%!olPnh5cP9gXhzyTPZA$$lE9Eouy`bmr{8}apm
z>75WS;|b#8X-05x=R6Ij7=|0;U^mRoJvY1D;nHxU&b@4K1bfurwn3ohwy_ar6%6-?
z!I7xrk2W{LaQ_$_iMlP&-vPs|WN=V-6U@ypx53aY(LK>E2+O@@a2$mFW0*rQyv-PF
z2LpF*;CjRKh2f4ZI1+W-X9dUeu)hlPCJc93!I7vt0R2H2?uddTQOC!fzMvbH{_!vq
zU?#$x08<1r2_`s#T~!iv*)ZHR^-XY3j4RPkVq8<;e;Q12LO8|~#KoOgaBz3D5@r<)
zH$UrPxRD8VFE_z{A57xGUu6Wx5L~<QoJp8jL++>e?pwk$PXz^|@qb=JOJhaV=veLY
z=Bmcp`em_}`ikb-hWaMQx}REKvAm_S%BeVE$%@8?WsPNZ(dydeRZY<mt0qo3YRR(t
zmS}TB!}6wRSz}$as;<1Mva+gj$;4>kn6VQ_oj-n5UD>$}jZ5G-s=lGVYE)HOdF_%~
z8|RX`vWlA8`u|ScO{<&!AM?DtwtUI5ii$3IpIA^>Fg7T`|6>YAtQ9<$)mT?r(NMp#
zbVXTXb8Xr3Qu`s1vBwrvIM}w)xvs3arl5u!xYEk1>av#Q&85w&S5!4Yhl#qhskySY
zz8L~$(B%yk=UH3a3$*ZofY4(;YOJaXJS$#IFh%7p=n|u9>nEA6<l|X7q=wEk*$umX
zme;M>cfH0aZPB=`fVLvv3lGZjQ?jyrFAINQp*6=J$$(LRr14+ihrMnyef&+G=_kV_
zeRjT|?5&AX)w>|eUmSL$SW;a00g}R_{T4&qI!{U}kn$w|XseWbsb68_P5vwpVaHND
z%}7ZD<!KOgS=K4s!=Fqs>Sq!~{A1ja58A_ChS7PMCfywB%%3dUyfhcz=A<{*?=#b1
z?9D1D@>9az!_Lg4kl!!teJkQd{RvPG3TOC!u0H`DV}ty{f&6<+)Gv(sa|T9}Tn74N
zmFs7Oy)_gjhh0Q4DC}*Bps2Zs%EaRr7WlD~;sFOK<UbQbG8}@r3Bigw5{UGIdtunS
z1RjnFGGcOJA{*d+j<|Y6{YW@JD<{WK3wsqP8j9%7<ezFk!%Nu&S1+}|?-TawT)(@A
zHnrZF$v$2Mavb*F#SQuXC~fjWI1Wa^kY3c!D1zJg9KR>Tw3&X-sGk<qUq5_Wj+f&4
z-NNVx{Sjy~tS&gl1Wxmwc8a`HqTcb*qHEDn+Sj4Uyj^ZH%Hw%?tcf)5U~7R9H@O9n
zGrh{FTvbu8x4Jp#jI4t^yb9h$ugtCqXZop=<l&F4toJ-`lXV;8r-qB<^nR<`i@A>a
z-Mp59Q3D4y`zfrFu-CJ|bOP5zOO<y6gVV;Y;$|Cf>_%>Qbcez_$MsVwdV`IdDT49j
z{mx{A{m}J3_tBKJ<=QC2-lZ2R;3TUV;197rlNS2N&^E~Gz3VTGDus%ub@4t!PdB~?
zT18Y|Z@AD5w!qu#Nk$yl;i~YjW9XTZF><C=;1`<2Uq^-8(%ghpV@CH15;GYpGJ_2H
zGJ2a58;rif-ugABvzs8F#7k@3+zwwGjITWF%lS(E+DcCFf5|%2l*a!*{tf@%H2!U!
zf7B%xwiK={s_`<=pTn3jf-Q_R$QBc0x|5qNw2fn+ap@@4RS9MPuuG~PzBVP4{i?6_
zEzU*iWeFAVVL~T55Rcks7{BXA5Ea4}hzeul&{4}=laRZ2I-)Rbim_nIj(N<+Wu=68
z3rv*OSCG^ZCF{>r+9+e^pM-2|PbmI7Uv0{;?NAI9UTixdGG}_}04olrTf+GIUP9k^
z^9T`|oSRs~lT5UjyhscmR&Y0C-?fIbi`BpFGxkKi9g=VP8Udze)myqoVFwVRu>Hn#
z5lqb{&z-u`Ks$78ac#<qQhm}6z;9|SceLa7buMGeL4J)-@0E_mG}W&DKu^X)Lgn9(
z&<FN+1T*DBHJkElP6^7YMvli8Z+v++^QMO>$Cl1}4fBMG+u>wug-#}i0|OsMGMS9p
z2^bNnD|){Ve48qYm&8VT6AQvTd0#lT3X@zTVx}Mq_-AIgG}}){xv(JT%nWQ<MaGsE
z9&1*Iq3B&X+2Nw_nE2X(h4M_hbPP6*TsdGt{~K)jUD#V}od?>m(eO(8klWdG8|3X^
z^<tX0Q~VI`bIza9(QJ%v-n*t9xYU`h=2bEbMC=HRM-S^lwAwH9zJT}1s8H@P6#tvH
z4ZZCq0qiX>!o%L%(tfX#_8n=z+e!Q08n>5SHoKbwWCxL)XM2@*h0S|m*d2rx8;Jgk
zR>xlm1yPe_r1)3G{ZC{71)UT25F5Q9yWaUxuX_}K{W;iD4#M8jbV6)ZF0{3CnN48`
zcNxb-88uQM3y=i2I7r}cO5mIE+`z+}0%Ql9k2z5URC<h?doJU@pEnML>IGFa?44@s
z^?3S-V#DF5a4+X!-{Gg6fVLSt+7umuPod9#USUVrnKtZ1R(sT&fe;H#*om->><F9g
zogOW~PU_{>0%qbyw;(4ghkL&lTU~CKyxXzSvYVetcJni=!0U-1={IAOvnuN6f5T7D
z_wyGpboIg<voFc>Gy1a%QZMnd(Dm}+dp!CSHq_m*%L)$)w1bMeDhj$P<Rjnj9`-J9
zz08G3=Y(uXtmCnMK3gEGz#pW5#vit=Y1p#;D>r2;$UwfI(hC)C&IwY&`8hsD6cQSg
z1677M7sbUk@*Srj#~;9iXZi!oZqW~q#vYD4?+Da>coNce{hR`BLa)#1#ri5jEv=r(
z%1PrCo#*|v)pXiL+1Sowo8mPUMg6>RUykC@(A6PCDz>pvA3N?B(RO}r(8k|i%O=gk
z&eFs{-x<bt6MV;`@MB@`6@(iS^(UjN#dr7Ucc~usLkSV1)4PNGA@K55zZf>`ImmbW
zT4WP>2>B_<JUe%)cNJy}D@VP|sJ9{ta3p7Vf5l}rx?Hu+3^XcOJ6`uodLc4eZ8t(K
z!`~q9=bjmUIH|z73CB;unSe>^p|y-~j`u%aG|16I$Wd^1!dWme77mpG-d<Bx6TC+~
zjOI>paz0SOzAhTZ5bhL3Ka(?@CSf9B{xE(!#S-a-5U5#uvSOy&^g=&152YQHW2Wl}
z`f3mKRrZX*=q281=(lD^Zui?zpJh7?`pce+I3k}2p^tg1qvl-G_1e}J*b_-9%o4#f
z)Uh~y<f&tUpIL<YF3lSa8%8y|YzEsUC&zSAc1@^;6lF908Sb#Cmu~XoWuZUAF@CDW
zF_q>$i@M9$$Nu~ITG+fxA*c0Yk4Rx3LWc-@+o7|kglIiheX94asro{1C!CI4WACix
zX?q5WR)k_>T$s_!8sa(?37-^H83r&?uZa5T9>%vjjQM`?BA#XCc@xbT=(_F|+YxfC
zaWpI9N;WpanF%t_OprO*V|dz${gWTVQf~S_MnHTH=VCF_$5fi?ZNPZ3;b&-V`EjSE
z=sC^tKMLmfEcT3G1qfV!7+)>yVu7KU;OlwCvHR<Nq0WEHNzFS8Cz@s`dfxLGXgsgH
zZ5_vlk=X#<pkRRu?F#uz?kG`UGl!rW?p>#H++kCj6V3`&M;2R4*Hg;U?Oi-Yy>10q
z3{@ph%h%onU+7SCqKf6`a{sAyKPHTm^Fq7+qS=3Wp_^?MlzcA@TN+H){r&X(W}L%g
znMe!IPMp5ea2}5N-^}Y~&iBz}IpyPQx06%XX`MYeB|L;f56s7O9_5I{<WcDs6qs54
zfs4$5z(g7eUyuV|9HLX0Geq8b>i&$UJ2~0^7gP7v)wW}PVq^GEP2Jd9VK2c6+|Kl<
z-$7<0!WKfOxn_08)cv_@r|wHz?F9X~+jZ)G|03)1-H@j4_b)P2ceh)QJazvHl^P%X
zeqqs9rtW)I+o}7haD3{%2RZ6Ib^oha5~kUI70}N4cbPh#;5`%m7qc~^!EDX`fF(RN
z-%m&9;3SKyMw})VV5{PdhD)cp+fGE-8Aigh*+p0_h4C&DRZqHQT~U@l8B=lQOfwJX
zFZ9wmk^d=Fjh-|X>wJdy9;WtW?>t&_IIsP%6`KWYvfsh>8na&r4>7o<rPY<V;9FO^
zs$oS{y;IsyUs|=Qwz;&daaofyb?)ra*;D7wD4jEP&Z%=^xL{gVS$h81V^<ZHR+c%X
z7gRJi)Rp6+Ygu!ZQ`$IwqSMq^F>My3X{udTj|;fvE!9p-J%y^uD6Y&prOV5!n`+m<
zd-d`%q)=K4?YP2HxKuSZ);Dw{Id8%A=_k*d=Ty{GRh;LP)|CgzAP*E9msiy*>FFmd
zS<qC~*tDc#d0Aaq<Cw8asv8>58@FWo?0KioD?Qe7N%6drB_)jw=T=oTH!V2@A5tqt
z_He1Uw!XBks;*+iYIFIxp#@o~UeVCRELG!fz}H@sc5tn_;k;TDWm@ermhF@|3!>A<
z9v3xN%FTU%v4vyDMMvO6*;QptRYyh7!d3NA6GxRdmep6(L>sGC);8gWL$q+habu1f
ze|B^fGSPBUMMERLsy(W14CLmTmb!AVdU-=x^C;XwIH{?jx*3YH#)_Jgkh7H&nnu+{
zM=h(opscZaRAF?~H^xOrRo6F+YHDt*tw50FwPj7XxdCOh?r)50LIv<X2XvKX&1G>J
z_0e2cdO>9wDx$Hf376KLmU!dPsRnmUOm(m&TG)0K4J|0Q$(;>dSBti<ty|I3SXH{B
zxiO(NPhEU+>FiVIp*KyR;gr@_t!l1z5c}8(tY=h6C3=sNEj<s{?vZEnr*rQqYeL@Z
zs!YEsEp3XOI_qR~!^$RS#i{jU`KJ*1u-c$sqbX}wIq0-ZsG+*LsjAt*y9`^<ZdG+v
zjmxU)D^@!zzJX?s_xAZG&zoNwn|kW31#=NSi;g<8mer<ua32T7tgm#+D)6xb{29wX
zh5R$l7S43o#^#0#Dw@<u6UI(0#!jj7u;SQ+VK(dJIj3N>ojiB$H|BD9H6aFc{9uID
zm3Q>{ikh-Uo25FFC5*9BHnABROg9LGv5E0K##u415jn)L!)*~(1){G(AsWh?oO0^s
zVN{OouoiY$QKX9H4Na)9(x%E<++e9iaC4`{DP2}pS6606J8T^OQ#t%Qnvdh6v~=F=
zSyPJ_I;G_p2FL>LyDYD5f<qlUS!wBlS!ixhGf~sZT8!`uDoo*nV({J@yu`Z<vQ$-8
z-?AbIR=N@s0J^oQcuq(tqwSt7_*kdDrLLp_q1kQGptVhv$iRxz#~y1cW~%u+En$M|
z=nYfnp0Z%}$#doh%~GS8%EVKL6isO>8(PphPU);~Oh2u3KC<6f%SqAJzSC5LQEetb
z<C(Q$JZLgShlqE+d8f`fWx=eeb8)9iqpYdg&ZoHLh4G5~qvgs`^~)Q|F~uf~Hj|^(
zRi<O8E^Di*kPEbL878`5;I!1YG*zLB>#Ht6)2?hruR^tzt>Qo`T|QxanH^u{%g-}Y
z_4(t*nhw)kXJXRm>@+apbvj$R-t?ynP(FmHu5D~;KDEBGY86Mio#ZQ<8cJ(0+EG<2
zirEF2H%#xyMW?kw-MeD~T2|GJ(pRzWQLB~6eQ6Uzpc*)ogT52*1*J{a0TW?!!+E94
z%S?YOPZ$~h%WdG%Upw*RZltYIq+4BY7D}yf%C+h4oXv21QBB{ewu0rRy58KoWb0x@
z40;geC{}m9DV=R9GeJ6~h-5`oMQwF$Ri!e3@lf5sL5;N(gS)n=v|<%{NK+M?m$Ryw
zX>Bc+E$5h^8|oXw*VJTvUD<N90ODqH4wl6eq9eGF%{TY9v5rQk;{Nu@y1yO80$Nek
z)YQ<}6rDJ#)2;5K{%_Yk+*{={^7!8Hm$)3cwp)6J`FaXe=HN~Jsok<S_}@&r%)2~v
zwR>{6Ay=e)EBVUEx5HDr?Qy3b18-%#z3$)=uH*O<=8c-|gwrFlQ{0|O*=~-T>-Bc~
zxP9FL=02{C)&6x8ge2#qFB3%EPEK^?!vvj!d%WSCaCo@qjF;3V97#?T($l!<Y!B<s
zAO8k&U?V*|^qP2hd^R}Y@c5KQ!r|d5=fuNv@Cws}!{awu5)KbPxkx-b{MID#@bG<+
z#KXfcLGqzsEwBxGqI@SMc*vyvUyYF=&CU?4kY9IC-_a;|7YU?h+lMyEA*g1O4^@(U
zgo8Xsd_;UftVT1?y-~bEyiFXB`lkCFksm0e%!jE+KJY~H;V7~m59g44c!=afLL?v9
zA@`$MNIrB!^1&FA%|o&k`4(9A=@6QLwNB=UctN-mLQ@ST@lw^1(vK4-iZOAv$cMKX
z&r-2UY!cUq7mME!w~5z@w~7ynKNp`9UlQLE|03c+2wNWUI58%kA(o4)M7#jkgu7a7
z6ZeRZi!X|)XjhgqR~#lDD;A6ML_VZS|L2SA#qWsiB0sH1fBe}S$%i&cK8Q(vF7lIR
zl>3TDi4(<TVzYRuxI^40zAk<)rlbEc-hSfI;_)IM{G<B@ajSTz_^|k_$Ttqr|DVOr
z#0luf)SoOa5Ua!%@tfi`;t#}o#b1iQ72gs6Ci>{;OeaSiDjqAIEb`UJ^j9rjAYLKv
z5Q{Lr=<ihVOmUfbfw)b)LF7Yt4EKomXYq3}1LKqK{l!t@N#bnrY_U$fNW4nqFLoKv
z?c&4Yb0Qzaqx)Y)J_JWOM=TT17jG3G5ML7WF?TQ==Uj5SI8*$FST5Fx^<uMlp}0eA
z7k?oBSiDobU;LT)sQ8@tmiW1tg5@WKzK|jIAYuBE$oDYGM~i$LI`t<=o+M6}evah1
z;+fKyORg5rlYWi(EpfYeBMEbhc&qgHOa7_&u=Gz!epY;4d`mn)BHw?N{15Rn=_8ov
znO>ThNy2|W$pgh9(vOxrPMjvj#0BCa@f;HI)k>}t8>PQU^2OpNahrIfc#C+S_@MYJ
z@z>(3;v3?J;>RMl87yy-h*#j7{AEk-E%ujwgyfOpSm}!-PZ3X+zC`kTagp?ul54~|
z=~qc!D_$)9783n)I|;L!M80no?-d^q9}yoD_mK$yA_?=J^nVf$O8+?te?zgBlgE(I
zog~hb{(SKQ>Axj@SNi+KpGp4=iTpk<z9jwIB+|jB3JlXoq?bp+e^eYQeIW_|^Tb8c
zpG(4jz1SrEdJ_Jx7jKb%4+;N!#b1iQ68Dn`_Zo@({6+e|iif4g^M=OXFmWUa|Fb2}
zlUzw6y&ADj`ZXldX%nxP{t?MfNdBYbzevu+MvUQlkx1`2$tOvkLn6Jo;+fJ{k_h)r
z@!QhxBH{l!@dwi1MZ*7Y#NSE(iDYiGnSKuv;d8`%akw~^L_Eil@IOQPS>ox^pF_gm
z#p31CZzmD|F7bNlZzJLVS@E~hze~dZ`{G~4e~5Te#)L~Jk)KhL$4Q<qd9mac67j7T
zFO~bZ<i1n-YsFi{ABzu?$mhc((tA<*m&HHI{V#II&$Uf@Nn(cBLyVG$Zy1UAj+6dG
zu~?iTo-QsBOG$*UA`yP2^lQXR#mmKwB>e3l5$-|pVd<YEQ9r*GUlZRH-y;$J5Q*?P
zIDsJhk<gDM5q^w#tn|}J_^S|WrC&qBf2(+@^qWZdzf-(l`X@;Ee_DJ_`qxPK|5EgO
zK}LS?8e-$Wub3|m7srU>#YrUMDJBtqf%J>SbEH3ygujjA7U_4B$ltBvz2XDnFGz&@
z6^Zy?mi{&IJ@HTCA@Q&n!Vd@-KAA-LJ|xoXFAfur7RQOliBn00KZQj2h0-q(%cQR-
z;cv6}J?VFoET4F%^be8n|GM~&^nWMe{}b^`>C<~#|Kr6INaW`%$z_roNrYc1UMcrY
z;x_RIa{r-tzxY$}mn8D{l=!UphTPv4KNkNk;%)6FT$n`ua!KT;pBR;X6p8rfi1WpT
zVl9bqb>d2Kjrc7R;lD#7o$I8(N&Ja;r}!`l|BsRI|C02th;NGr#D9?R|GDV)wQ^4q
z`RXMO6!XQA;u!G+67ftSk#33f^TkEdSCjB}xp<ZI-zSmY_2SLa-%Y~*3*yVtzfZ#d
zhvHwQ$E)^@|3Tt#68Slfg#Q!8VsVCey0}0rC6R6wiSRAbuNGUS|27GKw~BX3|2T>C
zo)TXW_ls|m2zP)){D-7JEQaxmW`<7{dyv?Z%n;X!SBq`pUh!G+eerX#H!k`yo@2xr
z;w%xDPfWgWdTxkqv>~=7hUor=h|X|`I6|B%o-EE1OT@+EIbxMqD{c_45WgdC6?cl)
zinoYA7Vi=Fh%bq+h;NGTihmYA5<eArah2`EABvNyVz$^@94O|Cqr|b|Op)JxVLS`O
zMdDJiQmhlt7uSfbB0uiVc&-tz6>kv#NBpJujQG6xy7-p(fyf`CGv3cdzTnc7TkIzG
z69<a*B7e9{|NOx-*(zQwZV`8g-xqHd`NL+0yHmVZG}phNe^~Ob#9xcNuF7!yp)&ag
z@g0#rRHmLkCMW+Xn(Jqf!@S-Friwkp9C3iiACJ=?f8<RTh?B%=;;G_n@eFaXSSD79
z%SHa+nena`FA_J1yiQE_?}%H)UE+1(E#i;Gd&E8BlOlio%=lgsUlHFD-xL2Kekz{E
z>vjnD4e?CzEU{dy7B3gSE#4~LA^u+cgUA<$GX4Rgx!wo+4$0Sx=K3G(KaqT=$m`?`
z&mR<%zYrf6pAq>3W4ixN{Jm(d8^Zoa$p=OAz9HDn^+T`^uLFX74G_tf=8)6HQ^YwU
ze;`bEz95I>`+mqOu~s}^Y!TOr>qT=N65%#V-YR}iY!`17e<a=}J}dr4{8;?E__^rv
zdL+_G7Slz(Lx=i_;uNu1oGqR%@*SA;zeKDOYsD2}vv`qsv3RA(`x=br8gYkcuB$@N
zA3D?hC*qyr9&xYuj`&CMBk^zI7h;IlMG;?$m?8EO`NL<r4-$upeCG`Hh2n|gWHBbr
z6i*iyi06pqVy$Sd^CDipnw|0Q6mJl37R~iuxZf@LLGdB+aq%hfdGST@b@46n1Cc+>
zX1f0nKNUl~4h(%*>@H@B{LwYt2Z$$$Q^ixo+2R@EV$ocOM))ep^&;Og!+0+g*NIn%
z8^x{S_e8!8l;O;W#K7YvpClHGGsM%y1>!lPxt@*i=Sgl5SBh)Ii^Xq>SBqOjbG;k!
zd|&cS;%;$|xL15ed|v#W_<Qkf@qqY|_&4zjk$X$l13%|Ub{Bh#d1AgeTr3a^#S_KJ
z;tX+?xIkPaE)^?9bA24?H%MM7n(O7zUn==>@oI64*e14%yG3&y9pUemY_6w6HrLU?
zN2UL@_?-B%_?q~R_($<$@$cg2qRZ>eh&NeG7jwiuVpKHO*Wv#d$>usc<cX5`T~fw3
zT|7mcBhD4gb$9qXTe7*{4*7h^mx`B*SBqQ39pd-Jo5dfAcZ>In4~vhAPl?Zp`$cnI
z9{G4n@_XVz@sRkb_@$VPb0L-+k5w4vh<(JUI7A#Jn(OokcY@?e;wj>3qPb2Fe+wm-
ziB)1ZU9avb=8MC{0<lm$UNqOw5pS{N8R9p@d19qlBL>&mTO_X)*Nc~n-xjxt+r@VA
zM)61DZQ{M+1L7m%W8!Z_bG;t<e@*h6;-AF7h<_J95j|cfN4SWXDQ1iP#DU@nain;x
zc)U1GjEUb6gZlwXBrg?f#X7N7yhQxA_#JVVc%AqY@lNp}@e%PU@mcXz@eT1k@lWC*
z(cC{ky?iOz)AjvyF;na#_7{hUBgC=dvEn3gns}P{4RN8kM642P#YS<Zc&T`~xLw>O
z{y_Ypc$ave_zUrIai92t_y_SF@k8-r@t@-7Vv_DVB#Yg}EU~XRKpZL_B^HVk#L41x
zu|%9NmWfqjz1S#TD6SJXikrmmiEZLd;%@PF@osUi_^|jZ@z>%D;(qaU@h$O?cvy6K
zzXScu7ki4m#BrjzF9Uy*Bu^7h6=#cQh>OKCu}Z8L8^sI7b>fraGve#wTcWvNgM54_
z+1#&z{Hf%S?vn)fZ!#qJ5c`S)#G&F*;uvwfc%nF2oFUE<&lbzX8gaR3?h7G*=DrYk
zne<nRo5gEHbAJf_Zjfy54?(_N@*Z)o_zUrIai92t_<QjW;``!<;@`x7iXq*935({w
z64E#KmB7Bz4-iL-<HQrhN#ZHuX=1rpE!K(Wi>t+p#0}yV;t$22i1&zlM039h`FvFJ
z)8amHzxb;7ws=51C<gbTK9kG`+Bi;<#dL9qI6@pPjuTH5CyOz0rdTP~hz(+sXzpVn
zU2`7`yiEEl#m(Y1;@zUTuLb`PNq$89mH2D%1#!Rlj`&CMpm<39R1EHi<?;Rz(us=Z
z{ukt9B%AwRkS9u>EKV065g!wOEj}lj`&bBX?qh-GJ{D;1V}a&A7HIBcfiCX@fxeh7
zW{SCDKXHUOQan~XUYsHpi?hYk#dE}Ru|aGS*NCm+<>I%+E#h~@8^v41+r+!X2gIL=
zkBU!-&x*ehUlv~z|0w=h{G0esF~s{*sK2n7A@&e^i+N(cI9wbf2KV1ilss9SDb5kk
z5EqN){v6V;l3XvE`*qN-mVA-8LA*lTEM6n-60Z|~BHk(P5%-F}5FZzx5uX=-C;nbM
zAbubo5)X^6?u+5&N~T`Bi9N+WVt;XnI6@pPjuVT-DdH*OY2q2;VzFGT7Vj4C7k?o>
zE<PhZFPi&)sQ1?;zbn2kekA@)?0O$CnfKKYK3&Wfdy9j_p<<ypL7Xg37iWrd#52XS
z#AV`nVxzcHTqj;CUMXHJeot%@ZxVNlw~N7j#h*(4x%im)r1+fpTk$pVP4SQ7pT)n6
zpNKB+=b`?5v4@x=_7{Wul?9Ru#kt}c;@M)Ec&=D4n){R-XOb@$gZq@*CGQe{ApTG^
z_b(CtKFPlkUlLyvgZq~UC7b(~2=}SvFU1VrcZA;DzXS(L&KHjs3&e7<TC5Y#7gviH
ziI<62ir*8>{ZOR0Tk@^qz2XDnBjRJ?uf^xY{o<?QAH_e5pNL<GX}ph$bi0ea#J=KS
zahNzwjES?w)5XQ&IbxMqD>jNN#dYGP;<e%p;_c$y;)CKt;^X2|;!ENy;+x{T;^(3}
zz?M5j%n-B1-r`vCSg}}~A)YCoC6<fTVvD$1yjHwH{Gs?0aj*EW_^kLF@n!Kf@z3H%
zqBGEzD@n`|`-l_76U3?F$>KtBiC976T6Cl2mEz^%x5aD48^pWC`^6{4XT;x<i1&cx
z55&KT{}i35$|Lp{2Z=|E1>&*d@!~WwCY~jhifhDH@jK#H@dx4$#Ye>_#NUa(7Y~Yu
zM7$WwjIR`NusBRSNt`M!7S9nc5HA!j5ib*eDE>rzRD42wOMFjE8f^2EEar>D#W~_!
z@jS6XyiB}OY!lnX`@{#ur^S8ZA@Q*IC5e8}E#Ky=r#L}8L7Ym$Uy0=T;#tz4E4f~5
zk$!{ZE5z?ef34&j#Jk1&#V5q4#ovp65D$>Z&p#!9E+!4J<wzF$iUY)P;&I|6ahiCl
zI9qHKSBl>hza?%Gw~053w}|(N4~oAMe=WWs?ib$^|0I4Qej#QIwdLy}_7?NRsp84v
zd~u;zDprW+iuK|};>F@7ahupCwu?85KN24he<nUH?h{`UUl9+9hsEy0Z27Xp!QwD+
zlsHzLC>Du}#Iwca;tKHs@j`K%xLv$kykC4md|G@@{FC^F7#eQ#og?-Uj}{BW>EbEk
z9C5B#Db|Rq#f!vE;x_Te;_c!i;$!0P#XpE2i+>k0MyNlDL&Oo{WO2H<KwKm)B{2>g
zBsYm`r2m%WtHf>6-zfPOagVrH{I&R;_@?--_-7L7ejzz@lr2Y!m>~`n^Tml`kvLsE
zMVuqf6<fsB;uYdXajW<}@mlc)@lNqx@lo*!@mcXV;>+S|;-AHjMCWK*&LlDH*m}U_
zaI?+<hDl<wh}&gGANa#%E+gZ#)ezfJLsX~XNO6ofUYsZviBrU4u|%9NE)<uDOT|jD
zMqDng5SztS;#zUNxIx?`ZWFhQyTsk%t>PWxJ>nj5ulR)cw75@vL3~4eTRb3sARZJC
ziHF6{M1H-N`+a_sk;MC_4ZA)km?wQy93qYoM~Y*_@!~|WNSq=TizVWGaiO?GTq*|7
z7uHB#F0K;SitEJ<;uYdXag(@B+%E1CuM=+)cZ;`*cZm0hd&Irs6XMh2KJf){zxb;7
zhWNI4K>R>FC>|0Ii=T=7nLOJKuN*Z@7SqK{F<Xp^{M|RhjSxqQ{2e&;<Hd<$kvK&(
zzYB)H8Ios-{0I%h&leYpOT?vOrMN<D7FUUD#r5I_@d|OHxJle5ZWninyTx0@JH&g$
zJ>p*RVewJ%3Gr!hzxb;7hWNI4K>R>FC>|0W&(=?pm@KA?y~R8+Dh?4xh$BVwJ89H+
zk>n|2u{cAVC6<Wu#f9P$aj94-)`-D#o~tCU71xU!#4E&&B0o&S{;*BlF76U{i?@n*
zh{1E84@-Vjd_sI$+$X*uz9GIX9uPke4~mDx!{TQmKV`uDCW*<S`8_%G{HPAy`B5D*
zDh?4xh$F=@BHxQZ|NQt2$&b&FGsIb9iO7%A(0!q}L|iIXiZ$YLah14MTrX}AuMjti
z+r?etb>dCpZt+$zc<%Kc$q$Q<icg47i~GbE#Qox{;sNmk@t}A}JS=`DCZkSRFX>{Y
zm@W1e^TZM2NO6ofUYsZvi8I7mVu?6kTqrIPYsBT^3b9#SFK!U85I2gO#BJhr;!Wai
z@mBE;@g8xHxL15wd{lfwd|KQuzAC;UzAYXQKM)U#pNS4Oc&z^<F<DF(`GF(4^P@y0
zKT1UAiBWNg$PW_Ho!{>yyFQORL;6`_i8x<eC@v9~iu{-n<Es&uiz~!talN=f?D~B2
zcIkJC*NHcYcZm0hd&Irs!{VdjKJf){zxb;7hWNI4P&_0a7C#f6h%IN5m?>t9y~R8+
zDh?6Hh+UtHE|R|M^U)>J&leYpOGJJUiuJx+?D~B4dg(WaSBU&T6vJ&7cZt`DH;KE&
zTg5%%Uh!e^QSk}!X>p(Ug1BFNReVEyTRbQp5)X@?iF|Dk^PMDSirFGRC`EUEWQvT6
zLqvXLiu#e_7;(HfQ7jT?h_l2JalW`ztQ2d+<>CslSzINq71xU!#7*Khaklm`**t&9
z#Q4^Egj3M8x~{pb9K<WY3~K@#UWwQ26qvWE6_hvOi%)n(V*!-~U;nxy<EOH!yk(hv
z=~jWYmz9^}MUFNGtKsXk5<HjTHC)T8l!o>3Rn2mK4N5U0lTJZJLtP!;9+nVMH9kQF
zPk2#WL0L0i?^xc_jA;Mu1GkSHY|$MIQ*(?L1E3nsF$jO@58DrOboEC!9>ZbK1plkQ
zG4Rth-SK#4IykV5nqwsXroc=w66VQu_;@Jnc<jNU9~!1NA125HtPbCQG7tAmf+KJ%
zfg&-!iR-af!ZT5fk982lw-oju46M#iQLwQ=;S<~%6YTW&0j@7(!30MTM?DmY>CV{V
zIO`E7)1^L0_hQ(CFt9pbqF_;4bOde}K~9YCi3d;)=olX!m5#@^4fY@mtj@p%j&mI=
zOh@3h336h5`w<`Cb;0<6czid*9)y9_`T5y6H^Va#!4bIK07YVayC1jh#Q5;2W<0*T
zU}u;yFg)ICMtWWHNB5t>B>FqF7Qabm03CFrc~X?xS&oV-3Ive#%;Pbb#QfcX`~~%g
zN4(<sdkJ<l`wGAuyAdDzWN<J|9%L|9D8B%IB~Y?zg7_Fe(@f|_&JgtHV(5Y+h!2k)
zcJlWy^7mfg2@L#=9yf06c)ZX$IL013p>WLj;|nJoAB~PNO8a;0m@yM3Oo&Dcj~{<5
zfMaRux|3(c@BzGdtS;WL*CC-@8;p}b-e82&2eatGd(Vu`iJcsKE%wH}-@jwTwHeMm
zvEjSw2UHdhhb_;kERJjrZ3=Jc<795_@!eadIltTY)(@wJ_h&h?2K3k#-W1xJc}-+<
zCLSATpXU62@mo&*2~N(|%pJqGUp&o!bz>~2tzX}Y;+(CY^c~(7+5XD(4Y5AXu<d2V
z8)C!T+|6yyuHvP!)J@J&&Z|4$8ot9F`>j}L$Ca_2#XZ^(-~N-{a(4`G+Zd}Te!lN-
zroWQgcS`RqscmgBx9zlIXX|OPw&d+G=ec2T&5z-><M8nJ(~JI4Got3pe|+)f@p=4v
zeN7~<CP6NPygNZ21o=RM>`sd0WgeSZ<P^O8-1Jy~H{7->Ha(W-&WlwQ=k@c3ofaD~
zWzfE(YN95Ln>W#<!ch2*!@m51wKcsvxkU2Zf|Py9MT2T=szHcI-dVBrzi5jk<?o7l
zC%##{E9SKQp?Js1*F2ZH({0-pW4%<wQn#Ycc7}Jf_08TKeqkePY+PI4Hm9OEd+Uf9
zksTXiX-;ToMX~k2G}gP#-{c+T?ElG|yOR5EbDlf=rk8(Ja-S)wZK+Pm)_ga6*REK%
z&4ZkNTg!@%ag#UyPv7*3X`9lc8)9sQ?wc}Yb5H2GIekm^xYU8k$7fuVv@L5>uPwP-
z`)p2XOWW1A=Gq!}%i@~!an6>$HT|88w$K)DtCQar+a5c{DUDqpyBobJ7TXz1dIPU|
zoIEequO@_+dbP&gKFHM8QReTUJU`Fb&Ndn=Ih?mJ*3ojI9g)1KahYngr^R;F%!{2>
zvpzNm;oPnC*%6Zs*%4F7#BBS3+a;!%vH3M~V_Qs23uDff&N11L9Wl8HF*#jgIyIJF
zb9(Goi0Rw0&{s-lLw3YuOKbDADAu`jnS-~*q9?qGmh{@z$J`UWt$!$Xj&b&tzSn(6
z($0;sET`L!J7YhJofF#=yA-1V<K?+a-^kjY<7|la+~ICduNhb~D6guRWpVRLOpOi7
zyCi1Qbn|9Nb8&2psZ%#^iZttE>cgu2^tMZ5&M^!2<?iUUYh!FkP14RmdF92ZaZ^u;
zaR)KkxR1}fIA+@`h<g-rv_3XM>Dd-y?Cvqc_VsBSla~kg#QYwQ{01@DIFI^DobJx`
zu^u&nFB|8jvAMC7w!TYe#uhJ~7TdXWaqQ)#Njo#grEE=Z%PdUVvU8fV@A`N9?M%hE
zswhs~+PAIE>ATg-@7+Fdiu2sXZ)9(eAlA*veKAgc?(B^9#k_=Z=4>xM(V2%?247;?
z;cb1Y?~d5K0ZChv^3R%fT5($}8B9O^wBpc~w9P47o#DyfPut~Q`=6VAyq(D=zxW_r
zn{&+IeW%3+b(vd|zK>aFRL;J$Vr5-iFzbv;*_YCGT}_`Zv(Y@vIy*6=C8HdibKWSP
zck*@5rEbl{Jj1yqytB>O9NSTx+SX&|PR!lU_jQh`+1I1Z+0qs}%gnaR_suqQt-tF(
zJ=f;Be%ov_%bxWgn`LczSyunVKbTqet>U(mcRc4r``=NtcT;Rf?1tEnV+VisY2Tc!
zH@)renjLe7KlI-GSor(S@W?yQ_xsKC5j(i*xSM-#!I<0k@Y~0}gK_y>^?U73q%HMY
z_r&cnzwIA=`VQP2OCG!{Hg{Ti@lRu0V%hD(-#E$f+d{v#>wz<fJ$-sCDGv__qb*m*
zTg>)ly12)r?3)+c6K^x?l9ZSE*l6eOlau#F&<|dC&KYu2f2;ZXbEUD=?+toyI9e%K
z8{d69yDfR^rgz=wlxbJJx0t`pGHZR3dnz^p>9qgZC_4WMxnXntz)dc~o;eiqkHVQ@
zC=_`LlD8XvL$iCIP9*u`;Ns1suW$6JG^)s(^qlOUh^<&CIr3ekn3Ux6-PfU{$hYCe
z%VsnqvreX+??Ld!WG`gU<fJfT>xn-}gZpsj=qK?$RCp8uxE?P(_#?Y9VQ(a|?>8EI
zgx{48SGl?C;gFo<-|X?7r75pr7v}Fye-X-*YQ*UOFpGL8l{?WK*wWU+;yLNb{*5Uo
zLC!cHS@C}mSq*h4-^n<e5&X!1%ZN#i$19Qkk39zUeoMF8``rw;Zb^R9+0cdD<ZGer
zPP<nMzmZ<1LNcd9(K|9a`4uoD1}~AZS+paK9(d<{q);g)W$@Zrq%h59AUR{P5woqB
zp798>7b)y##mpY1tDMNVv_F`LvQbeju%*`G&qpw(Y}oL=geZnYj!V7_VKewDhRE?L
zLHSN+d?!du${0fNM2X26H_~&F#Pp2MS)h|7W@fBs)+R~J&PZX{$r5{K@Ldm)DH8KC
ze#x*?B}Sc|G1OYJ8=0B>0&~R+SCP|FX=knHQJj@R(aT@&X1qpujwu-AP)2bC^68Rs
zGbVKbip!fGrpN=Go`aCJO>X4u<T1#Ft?zSs($3gNF=wS=TLnoO;}JGemNLP(CTB2X
zk@5koEH587?EEA~oXR$%Q3`(2EC^X{<}ze0Int8624cpkEab`_v@@ainC%OKgb)*Z
zUFL&`t|oGC@?YV(N9hVDa$ipc=uz6}MD7oILXXl5oX8$Y$r;x(Uk{`l2ZZv|Gk6I-
z@}R_SJxa@~oybpn%rPlvW^AYDy$ahq<9HVF7p9g%`FR<?qw6pGZ$b7#`Oyr%B_i^8
z|DPFgNCq#OMV`!f(}*K7(wNXwDdtrM`6GMaW#LZb86`9ZA`0-V3NR5OO0ZAq7G<ns
zRKMxr0ipaU8K1H~Ug(i!#OXcoJrF1IlA<ck;L9W;FDvY<jQ3DYkylb5GUYAFSW4H|
zdU9F_<<HOH730X8>72kq`3p1lu|#io;|LDrFUcrky6>p7RXW)&+nPah%pdlaoHO}{
zdbCS_ICZB}FJ2iPkrY`PN@nfka{7sshm<KNw?8XmStzZ=6d@^h2qJ-;ZRO<LdM3Oq
zG{DN~xg*dXk=jtQ?Q5C2e_^4{4JF@(GsIASc5XiX*9Gy9$=%Hwst@&g)VPn&?aB03
z1nv`aucX`<N`29|7v*L#zLt=tk}0{o5gAz-_%F`oi%}vM1nx6(`J$1?s!;Z;Cj6{i
zUbv5382B&A9nbXFhEiBLsOH?;>E0fSe9QP>n9Fe$xiOT*q2%R15z2jx3EULw$uZ*P
zKOM^b2^G6T=^rA5m;b7t`%OmqlThXu6xGXr!_Qs7IBpN6eqwy!(!QU>p<o;7e)vvk
zBqOSkDv>8YX*)b*ySxCv4w~SVs-Qi8VLUM$yKRRjgg*d<nf=)d&0xm#!Ewo^(2N;*
zj@3BO?Yka@>0OTy>5+UlxdA?M&D=fI?Lh%!Joi(UW|*rUl9bC^eUag=dPp)-WWoI;
zM&BD#mD4RU*-d_sQO&}i$P~9H1xB@qjWacn!@1>1I5N%cISIMLkatpPc@mzL?LPY=
z>qC)lsK#8rU?g%$sP}r~)ychzK`#yUwC$Lb%NJlrHiR<iIh3EAyPdiIW+<1-L@0kq
z?hqz@S*W}1r!#WrGQP`0BO6V8CAnneicsGRO;#7?Ze}UJ73yUNTutsyrgvo^ugI;W
z|8EEKs$AXxifjyJ^2HUL(Q|P@#ED!L$}BL7E8N@#jNxjV126wNH}`e=_>PUj%fHFZ
zy`O1r3KX}xxtxJ<9l~V7%fH9XZDA?41d6@b4A95cK=G)X%Nu!-ZFW4OySh#)S8C?U
z)M+0pGgC&6Sb0()=Q@23Ms|cEwNT_<#5&y->PLaiw~}@C{ZQ}KMqcHla#p8cqU!IY
zu1ASDkR<m#7-<c8w?Wa5vrgoiP#PPz-z}`GYeQ*F)u#VY5U95kJ{w+KKZ&Y5m(zgh
z-RNLX!tN(=Pm$+-NWF&5A)|j2e^c29Q&W|JkkfxLOHknDa^`d0{&h@vwAa745%Gcd
zsc^@B?9a&EfM)#h-J_7D<V!+fzOZB9mGHMNx(rq7M7b=vQS&^4(|;RO$ybH)C%~8M
z4zj^gR=FPEI~{!hUY&uw<+^U*xu~Mnfz?RoqJg*u>Z~1Dgh($O_$4%JkT)P@z3ZQk
zaFJ6e>~MRGfY6<9^1!~({QV{V4tBe-VoK6oron^vP<XicyzA?pp0f`QCqr>OO#V3P
z=JwnQ`;9Q)qwYoO<{5wgfcz147vPUO-}vLp$ns%^j6hYm3v!-Be4)+GkQ9n%7%!pC
zNke|hSk9D~JoIto+C4j)iSzAaD`1B5@eTJJqx%))pHue<b*0&ibQ-MPV1}(&<+w|Y
zw@*+{SHKLzm#W+{qne8H{TxXTy_X4=8{I<)eFx0YXW`c^&ts~iaG`h*%&?}GI>)WZ
zVx9d7@<lMi&vo2NlhtA8!Is17cpC2_sD~MPJL9eFP2H3pC^pQ{L+l!r1F8EQ@<-G?
z$ttQGP95JzI|pXy`%J&8$K}u+g#0pfe>1xN)crCG?~;NU$}6yL)lt;F3K<s=oe^`G
zMs+sZaox~D2C6lg9+-^_<qUM3(e+_L_=8mbcy(xz(G8^T75pgk0hpmvjczD)d?DzK
zFvC`jaolrFbXVs(&U%<(tHwf=OJ9c}zHd~8Q1zqg9NbbWff=@H98@O$pFzBvDt!LQ
zJvX1e()*wQG>+TD9oj7`&Fj{$+k$Wpcdna>CJGI~n_(tFiOH{*<8?bB?ZmX>(@sTM
z@Ibb4!L@L_(>cxP!ddXbH<m=?*SCI?bKSHw8`MQmyn8z_rc~EGHH-SRLC&dJeBpX}
zRww@%iT)=d)7_XLhSD(j$F?-f^|~d--vj=WgPhWTPvgVy$U#<)GaT8>&T)sQ+q83h
z6IZXePh_2W%2nE?B#f(fJT>{~qs&U|tFlV$mlz%s98+Yx{m0unF!4@KXQd5DLOCX-
zu_}>Mg&#Nq{_=3*8#NY`dQg(v)zjbtcXE1Ar7Teox2HQL{9V4JJ>O5L>`?grX=v3U
zopdPFQ02z7tvn5bE?$e$4Nuge!zTt~Ce4BIkJI#v%&9suKzlZcK1BNvl2e@LT(lkY
z$B~c4P`geE5r*F+=dW%_J8kJOa3EfcJJ7~E&~PAZ?3)j^9yxBjz0bscIuSG01q7c7
z@SM%N*L9>bH%Q0mnGEB09o(hrdd!5vb><R5#^$zngqYjazm-ogq2>`bC#NUmWP`~G
z<3REo)^$X7dJtJh{f&&rP?8YC`otL4n;8C8J+bNR(GlHTMmG{J$iu<bplXbejhrcW
z2U|OG7cVMiv5<`t-)v;Ol57%KVA)5gOSs9ygzutPXS1^xT!nzHa~81{#&a%A!q=8D
z0UG^0g73bBmzM$MbJMynFg?dG9V4Hc)`i1pau_4f!n1PMSxmfX^lOsZX?fS^=Mj7n
z9=rtQWp>yXSY)V)JYzkJI2wjN$U>M@XLC}xaL8sSJh+|mVi=P+EjPfp&KU%s#_*h#
zN$s@UWA(&+fu5E}te!AWT_7D&6~8IoEtr9h12@iiKw&M$?z$m!Kx=C~i5`%fxTl~!
zOd#u~@buSVg@o3Xim|b+crJ@#u3tyXn?`6s#lrHj6_VR&2_ZetX-RLVCEE&_?X(Pl
z!Qd(ccx?k#VipYiC$-bUb14YP?X<90n3yhuh26lUz7%CUm*sO76L-OQ4qBL&&#aK#
zP7BY7;F8`>%hguMY^UWm7zDo$c*a=g5mB!B&H{qp!9ijlv^K)BHW1!~<$V~;0|Xzs
zgQvr-?2X(UK)7NZEoP_SEFgG!z?6;_KK5oxN6UIEq_@+u#R{42wA=uLj1V^&>pX(b
zxVg@J;t?3nX-;aV<z*`*x6|^W71G=JMA|1Xt}~C|7%|!F1q&~my3QhEj?ts?X*tIV
z$?df8?9x;|E$gk2*-p!qFvuQHczJpSD{&W$DJU&ZS|Pce7LG#`(+99{7Dn0~gKbeT
z*pR*T>w+O>ge4dUOU>|DK&&v<Gl^!aC9a0?oC}iMZ-(VZMnG{mvi1f7I%RMq^l@XQ
zp2Nug=kTyTphgd}c8;QiaB;l}CkGP^?D6=F%|XrE36S3477QbFJ`N%~qMFm&J4RG<
za>9s03kM?#Ezj}P3kEH}ww;z?R!DE}7*X>(Mie}8MDdlx2(hZ27G7ZToTjzywAir*
z7h0-~OLKEOEq34`f?(h=ztEdHaY_h|LNwB6t+enw$#Yhxx6@(=<m%*v0l7LUJ|NNd
z9F99-5MpgREw@@By`2McFHDBBdDpsd%E1AMA9E~KG)V7`b+q)xfQwKFkI!qTurjWg
znAc9>(YT^0ubtzTW6|W77Av6MY2m;`1tquBVn-<IJs6>=caBd!cxvjM77k1Z>Fu;|
zJR-jzw07i|Dmz*ib&OV&wPUodUX?IfS2vr{%He2oNQ)JaM8_aS4m$=Zau^I!<d8%3
z5)&M4M$1Mkq_=kr()k^O6rMOp@3Ed%wbSxbBcNx{Vuvq!1}#q;7xWBT>{vzw!B{pq
z4o0&Pg7J(#6O86GEtuF~*cFqjCU$cK2e}DH3kNhB7Ojqk4Mw+BpkX=Gxvp9T8kR$z
z3#SPmteS|IqcHJELXWj;nB7b)<}CR2Gtt-OoXhzCI>W@%?J{7P+*d0r*ghcB+&uiN
z!f^a`J`yyTT@s|u-i-8B*9487w>pIiW~#7rEk=)>s@?=$=S<>lV=W;#LqSU%vRZ<Z
z6|{tzKb;byr_~Z8jkSbR*9@yA=2|VW)M|-yt(LGG#xn_PEg@{Pp2;mChjftXV0a@V
z9NgtFsAz)28(N~#Y6*^XXo*X#me^#q#BEkfJY==R6IM&SXtl&^R!e+nwFDPp<l$(5
zLp#W6FwBuU2YHG0MR1ryODwfof+HSUVujTbtyW8Hv09G*+pLz@W3|L%R!i)&TH-aU
zC9JiCu)F0mIn485f=si=ay1TQ+SkCKe8iQ;I-l5LwFCz+rYwSE34RH#)j>4qJsn4|
zq>_AFy*;cp2|d#oqt_B^mTJb!qf=<fCMFCuh+KBDK_W64zjFq`-id9y+fIw^re_qw
z8iRosf?d^kp=GJn6I@AsJQ+B)AijYOIb++4kU_4Kn7DA#S2(ntLOBc)C-`$8%ngTH
zY1s_}J;C+R=!1pPMli0gSrYkUAJ;jZ$VN@T<8|w383ls~2yS1Y-@c9(Et1>Ug^|5r
zk!1FQVH3~Z9CXyHO`ko3V9z(DrR4^zC%Cx9b41}s#%&(Kae<T%w$frp#R7txRNrY~
z4F&sEW?>9^8OH$fO{_K6Gl*6glQ=E5SD(RNeJc!FgJ91#UTCrX`V4}rms*2X_GG3N
zbYr9y^kC$4!#Z}~m8MJ1BW(9wNO0ltomI?qum&-rpyQg*=tBud2zf(ah#zQV9Gq0`
zna?8PL>Od(uoKuKt{FVZ4LM`lgL7P*_?3i_bxs+!w#VkRQ?Q%wvxw_q5EEg?>RG{(
zj5Fts1$oiYC<vFFFc;)}H-7fY^n&%1c9YwLKggED6YvjVFn9@@&CMmuW+oaHvk}3*
zgxF_<(Mf~F4JDWn#E#HGyo@yQh(TZtAtvH53X{xyZcfIoAvjZqW6*vbj+~U37#s<%
zq8*Num^vJTOmsLVrXRQ4Spy=kFkKCUQAXSagSP&ll@^=R(}O1MX10K<ojhcCFlshv
zU#oA5>)F^FVY>RK?yLGxJ9X?FUHu1*+EpJ^1?oIGD0$}=4f+7iVo{9vQ3+c$OxS61
z&UXg4(|#@tx)uJK1KIeR!@96baApf8a@yCz;0%%A$3igO6OUOf!Jm#oOJte}Z2{5K
zSWAe-R!c0gTH;}=CHO22wrs>3##%z0fPM+>65wiUB{msr3Bl8McnC^_^uOk?E=MZd
zMw9n5h^vjYgm}?v3Ep=?;fSco+8G4DG6F5Z`%IX{h~-vG++nrEL1SG+d~B>G#4MBd
zMJ(KP)=J!9tR;jk+@hdF2=c!iM=IVfllwD?Yi&V@cdeG-&v;P~VvNb$nM9$nmJn;K
zmRM`G#FJJ_giMwf5?sj<8L`xAiE^tY?y_3qKC2~cNf!pigXUizM=EEvEe64pSJzoc
z+-J4KXI4u%wipD@W8s&WX|)7@!V4|&kkt}gmpK&!BaF3#;HnHQvBqkNN3E8yh3j%Y
zqe~P?6Of&WCTDXAjy5wpu^f8>fjbB74nAn5g^BU{J!w-qgRs^!JJ+4PoES<fLTr;@
zFl7)-iBT}25aOpjNQd?y8FcK9RL<;3C4PB5KB0I#n94#J1S4jc+B=Kj4Ry@H#64C^
zFd6vmNbSsy)H)|&CUjmbJRc^68@RmO$H9X&fmmy-3y6zhlFVFw4{Q$@hxqk))(+Qo
z=9`sZJI;K@d@BsrHg=r9TPu6Z6qDQe>>_z4s`*jCwrYGG%tLJOivw;tUd4iycqGa%
z<93VZ9D^Vs_tS0}+VC<{Zb89l{GZp*(pXV7I##>9xvH_Yep#%gzM{Fdp}xtfIAO_(
z#)f71(N?s&c6n7(bi}HO6OLN4tiC1M+|aPRDT<$(MXTz{t12t2Dwj-*7LFM^an$+a
zN7a>`+t9cKj-%=u>Z?Xom6g{nsjaVA-cnh$q^_)@hQAd1Z^YfS`u{c0%WKP*EUT#K
zlJ|)Pg#}}S68txE?%0+%)z*>YeDx=M;|dEZ*k+}bRn=uJ%bQD^SFfmQDyU&sC~a!4
z#3QK?&~fn7z4NRs?gd)-KtSlxXBw;Ut32zauB^ERHf+L}q9kmj@Q8%tn@;Av<hWti
z&+>XT`>uCxl(wipav_DHnZ6eun&qct`Ce8Qi6aL>FFzcP`hM6;E%KAYZjqlpHs4S7
z))-yyf-HY=*e&pVOy^1AWqykxZvP}D72pqCW)V^2;2ISI8c(DBqYYij?S6%kXY%h%
z8*U*IJ}t|i9PZ&~&Kxw;kA%H~g}HtTN)ZW9@-x6RZ}m(ln7v*QGiLg|Ci@xvp~|Ns
z>Sq-ETbk4$lnLXVADwBE%PLZ8UP_TkPw~$5GopSx3|zc5E_{yldm|IQq6GzXPYKWd
zs*9h&C};bTUVe90T?83TWuoar{M0;%gL3?IQ?OH^^Nx!eA8BDP#(EBWPdLqff0lH-
z-=EEpG0ZkcBs|z;@EE9O!sGZHzbB)a>GzEKX;J;{=JhN<oz=7X2IY7uE*ljoO!d1N
zjxlkhc`x7tXb-N7dXG8L>P^T-pKJYY-tw6UdhfadBzRU7@<FEnMe%;Lu85t5xt=rt
zib1ro^rLh99^vjtJ>T!qpMSe~tD>U@RHNhlk24cK(9~|&n}ZzDmg9Fb3S`=F4FC4R
z2VLpQ^)pE{FEPnV1LSjX;E8Tg>xO3kFZeV$oXm*F*kq1U7V@df=AVun8_!4Ed<^+-
z=IY-s>Hp93-=zl)>C`XSIRDko@ozT+bJA?P|KOk}o53)cE(JED-PaUEqa0uZvN==u
zY2nEjRv33tzt=DfC5-(vjCqdRUPE9-hvz84Jc!YOkpVX|0sfns?%w%Dex}Fa8qVi%
z?jH7Pnd(@?+70QZg~ynrijb*H<iVuU3;D;GOt52&7s2n4>}({T-8Cm)pNcI=N5L?R
zxZK23`u|cMo5Qs5Y?dRX7iJ+&&L@eZyKrm{oHM-3))krQ>{BP2!)g1Hb#74<Dl9se
zVCuE=W3UXQ6?@%_ioEj+FgFf((C>Q;X2#}A{JvhgiDPLrH=A*+Mg>j{4>hYo_nCh0
zll<-jQ8|OCi2B_N{w+=VWWPJ6&v3p8<6Xe1)yrt+<c)s8hB3<y3f;Zv_<VX~+hIMD
zLlN|_&+e>+Z%pUV#_MOYU3fTeGujMqR+I~g_a|1!0MrrIk^xALYscuEEUt8E3sF61
zby|_(!CP%A;Xl75b1n3auq0!ghp{wtU6N7zDdEB+Ey<l-{{1C+2AAZC@g@0W7vkgs
zY@m*f`inViy^k*ZKkU5;d==H*|37n=a6=YC5=ejm*?_QwU1SNeBwQBROh6HY5JEyw
zHVK<T0CB@T$puaB1>-JNYi(;SF12dimlj;9T18x2wOX~-YOTM|=genrE&=QFJiq>5
z&-45Le)pA=_xYZE&YUxI=H8k4tV0K!kCB_?y}@HTgI&3&j;CGp3(sOc?<t()z8tg4
z@%3;5a~*4d)<Zc=k>*69r=3NUH!0iX$CuTJ?G*i&Mqd|mD)J#Qdg;fWX&ixUVDdD7
z*U8w`_n{}gcaVH<#IfTf55t426pZhs7=k1GNhfkdVl+GR?5KFNX1Tep2wM`@aS&Dx
z-&pg|ro&r{va#ay{?m(PRGf_;i|ik|gc<ZbE9vs`>ZMrguPooRdQH_Tt9<pU@~TbC
z*OgbST~=%1^%UhZCd`>qK6Ap%sWXFC`Nqn1t5+_;GP`13l~ulW_(-dEZRN!2%vig8
z*{X^a<xAFATkBWRs9KuM$HVYYNOkS<bCJAyMFq+%#~U}+4I5gHn5wmFSFLWXq-<_+
z@uadctFor5@+_--<r24=s*0sF*RH5qrK*cZpE0+#YHjTql`AS%R;(R7<c#XoYtI^X
zM)8cYsb%FSI6R}IZ1x$m*RDRZs&ZZJ8Iy~P&Go_R^{Bae&FWgVpc>b9<&~>fpS2wA
zo49-#8$5aD-0b2ZCuW;#9dji&WayA#*#&s5NL58`Rp0CdxGpLjS-1pm{-~_U#tTE1
z*Ww~Ed+3N02cI~6VRqrl$~Ei9R<2%)caRjW91MG1&H9x~!0HvNE7ld_8gOjw>gsg}
zs90NBGZs5$!-(3#mDz>MmTs(ATU|IbyKvU9?853*s|)e^kmZ%gvSN8fEiOnASgmW)
z!dh$<uT2rgcb`OUbnv>B<r|k)oP!-yRf{VmYkjoG8C8R;TyvGf?p@CvQn`9Pw%fGM
z`S0u=CSJK5yLS1?HS5<_m9N3OOrj&AZ0h_;<uj(1VR#fzvC3EBeJj<duwvCx3<_0@
z=ipYXMyt)gqX$JrEn2^_$_$tC^4j3k>60+JmeyKprmh;oe?!qOC)6FF*k#K%VSrXw
z*H&@xtgKqQtZG%|Io6t4*rm~i&6!j-r#v`e>h!s#D3aTNo^m|rm`=g<H#TY2Qmdj8
zH~iw?5dIs=f5V&&F=KD-y44#iYu%w<zM*2pdW?}ZC&bK(>62zo#^jh(S~{zgbE6h{
zFlyaAE0?qm*vguUwN4{ennqxPlyg^_am||COqf`heuJ$wWoywU%o$w8a-^d88Z>+L
zl3HsC!^$wFhO~NzwtBG<l`B@)qOs+*OPAw%csa703uCK%S;fkg6=tf!$GJO!bGLOT
znF+fDqZ~Ek>UhQSTI5~HF;reYcRKbZsN+TLhUJ)*8!OE=yRGM!BS=z-nX(EGk|}Zd
z2253qRnxCLbYO#=F~_YOVy#-ga`tLe&9R96wY+vIs%6v!^M7LN&Ye&?dG3r!Gv~N{
zUZZ1($+r?Um`z!_dOf<{DxW^9_~i0AXyn@EJX|?lYt`0ZYMMinNz6@-4xX~9GbhiT
zKA{v}6KHPKVpQ{JhVL6N%g{jVhb8F96|0xvXcsdxOcTzjGP_w_w7jYc)nac|tY{tV
z>sPI>twPVOs@jMhwP78`2>PXB69<3!iV?#roH?;%#aYf#6Fp+e&|Erd8X-|J53#Gv
zxY&qILC;n%Ut7Cw>Z+wxn=Ax4Q+a9a>hc=QP4vo|67EyB3ddN~f7Ah6!?g8)v8-wx
zw!4bmj1F9ic9+*O2ReY$!5s|I9b8`PMDXQItIsN5QDFwqlGqV$`U82ZSDAB+P8Ckg
z<{KI9p`*4Gsm=F1+!;8RxO*4}15S=rrb$lEnq$y$zc;eVQRJGc%H`F|tCl*urOJ8z
zlXGgqbX#6qUbzW-xweYCh(|MXWOMqfVg&~-<Ir=MP^M2-t*lsqEkfCBgN3uq=<EWX
zLgtw71#w!+o`CNLC+WMvY@ClOt7>akudU4<S$Ndfgnj?3XB>P>g>N=3yocjEENr$U
zLmadq<~vY+1v()){R01mzKgsUd#<!6CFk#qza(&JyUXGxBsbX;`Xg}#znZk{9C-aB
z$_i&#af$6_#M`O9bi0$C;mx$W*j?=&&bO^GW%CPN_v5qv@}27^z5JFg=Hu0uwQi7?
zU(&^Vy!c8EPhrG-d=}qxbw;#SCw_5^9g`TP#l@PiV_ryv7_WJYPiqpdg~tYBK3?<2
zq}Bkh)uGjZ&uih~n3#{(ydkJHz-y(p8t{1`s@5YWBn5tUwfmtx5{|vZeU!?tB)?~s
zmcP!*=iD>9sk|CT<W_^T@_5-;&x>&F@m$5LWV&<v5$!+8{zCCz%jUgCjBigO{Ycs4
zW%K?b#?P0{JBw(qmAwl4hW0uV`M1jEbCR_AGauu3$-Y+hO|tp(3*#S@&0jZZ|5o-P
z*>A|^FKCSavuysVLOVdBzEs(nviZ{?;|pZ-w>H`%W%HL3+NHAjiz)3TvRBAnE1SQ{
zF@A?^{yswcW!Z;ie<1ra*<Z`{VV5&~B8m3${%P7nWf#dVkv&uPsj~U=9@C#Gd#mh=
zWb^l0#y82nLH2F3`9mP%ACz5+FTiQfBhj8EvTJ1XW-rEXlFi$^Xz!GLr|f%VKPmfw
z?8CA@kUbt#midDu>YFY5RN0GVSIb@_dxPw2W#1y3H)yfEhh!g+eMt5a%rnOGk$Bd}
z+pTEtkiARx9@)rddD=V2R}T&cJOYq-8qJW8h<WgYPcITr@bEDW#t#$u01NF2Vo;nT
z@`q-|FB4aZ>&5fMo#HO>2Ju$$Uh&uBGvX^EUkAc^{x0^!e5E~5JV~4;E*3eznQnu4
zzIdJZ6Y)XuGZ7~ulP?+blKH!f{1ut@7;&0-x>zG_6fYKci#$#+|J~xF;=AJKB98-1
z*HO$CXNjEGj6X{}Puwp)A-*eqA$l=Sm@ie#5eJJa#LZ%}xKI40__+9z_>R~E^Md6U
zietqY;zE&6_A*_ac!juE{IU2e@j3Ai;>Y5*ViE>A%j+%{ietr@V!6n9$n@ul`Is-X
zhlu0ESz@`kMdZz4Odl3`M;Psw#COHNihi8R8Q)3lC7vKo66cCl;(GBS@fvZTc(3@h
z_?q~U_^mh<Pg}G8)5Trl_2RF^1RN`vuB+Hz94ekDP7`N~r;2BYmEw8g#o`rWNNg5c
z#GA!C#Cyd<;yWbv`3K@hB$h#+DgIm8Ho_PlM`C+A%I+j~Rd_GieZ_$aA0>ONI8ouJ
zh>OM5;<+T;R`Gm=Un#p$yhh<S$i7AVg?O*{r1-3Oki>SpF8i?fuEIZ+{e|emf|~6K
zh}mMk*q20k!)1>Y$0~e^?CIhu3O_^kVzEl$Yh<qz&r$dVvUiGCD7;Db9`SmG-zna!
z@L!3KDEv9u2gR2a{+8@_#Xl+hud@Fx25_!pzu*$X5YO=%_7n$-L&XW=Byo;7PsHiS
zj7J>)3{j0C*Tx*DydEIUtsY>$>;iF;I922wKTL1VuizrtOT^{kN^zsOS==FBB;F|A
zD&8sbMn=|S&b#2RWIrxGEglqK65kMyh<_8m5qaA`%Z(FxTQ%);k*_SEJw)XCoOY2|
zEKU|@i*rQ29E0gAM83g*_Ezyi@e;97yjpA#ZxnA6?-cp=1D5xk_@a17d`o;+<PEV*
zZ`KXqH?qz80ro_m&%vNLQ!EwDx&iSEWt%&zVDru*<}>##f$L>&5x0w%h*yYLi(&Cb
z@mBFpk+&<c{QJdUi;s&>i+t}4)4e4AL3~T(^$X)a63zMr_TOalwHb`}a{U3Oi5a3<
z*C0G!c7Jh@$m<&BD-w&v$>MBrj<`T97ng}<orH4M$=)RLI)>%{Q*6g|3~at*isU_J
zWTt4=OR#&%9w_p9hw04Q<-l>WgW@#t6mhP&NaS@8^PeTI7B`8!LyhqlikFDIK4SPT
zaj$s2$m=A=-zl2)8*IK4gyFn5k9<=6o%n+Is`!TZuJ}jsGx1CDJJE|WS#EnVS<Dc-
ziFjp!Nmn2a68Zi<=I6^-$noM-afW!RIA5$3mx-%HUiYz_bHqCF0+H8$jBgNki`R-b
zh_{PB5qX`+eD{gJ5uXr$D?Ts2CcY{1I+FQaJ&C`{{=4Ym`V@XX2SA#2F4$3arkEx6
z68nln#S!8-u~?iYn)NZt<x7uP&*|b4k=L&bUoF;(=ZbtrgYkT~7I}$SFYXfeihN*!
z>24GG00(WpLx!9rP8Vm3r;B{)5YttQXNtArMscgi>tm+BOuR~L5_!GM_#4Gr#k<72
z#b1dJi%*Nc6<-lw6W<X(5dR{Y>jKpG583>xkM*|`6U21U)k(;aZLS}XexU53;uvw9
z7!;?8W#Vb#V$sz@*eH9m=;|Eol)YPQ7H<)66Mre*FFq<hDIOGG65kMyh#!idh+m3d
zi(X!*u%E;fF<tB<_7{hWBgAoHu{d3vEt=~il)q4RwRomjD{d6Gix-Gjhz(+sxJSHM
z{E_%G@gDJ4;=>}}p~da}t@w)gn)r_Rf%q5kui`&Neh0*I%=I1EL3XB?CH4~gii1UJ
zBryLZajIyp{}4V$_Cm2jTqUj*w~6PA_2MpZuXw%4_eZhbN5rSZ=foF9bA5<(Z_0jK
z{FC@+@jKDW>m;O46jMaLn~LE>#F1i=I7yr;mWro}3&jfYOmUUS_gu03PsDG;@5DG>
zry#z)*iq~xW{Ku{4(a;H?k^4%M~LQn4(TSyHrI8q&2=4Erts6mMdA{1xwuj^*LTRb
zN%l7JeDPB8N^!T?EM6zxB;F<7E#5EwT6|o5S~S;vsQ)F|uZxGp_r(vz&%`gqZ$+Ee
zZz#uH4}#`;5KL1z-VbHsdx*JWU$IaeE{+t(iN)eHai(bAb&Prz$*vNYi)+Mn;%0H1
zc#(Li*dXo}_lVbtw~DumKNIf}e<eOFJ}Evcz97CLz9AkF|0sSeej$D(ekbxxW9;t^
zVw%`f%oF>G1H}`>QQ~;9L_ArXC7vqI7y0fu)_XvFMSM*>BEBbnB7QD@E&fx)JJC#e
z@nWjjS?n(6hy%pI;z+SboGQ)`=ZN#f3b9IDA+8b65$nWD#Vf_#VzYRIc#HUB@u%W_
z;)CKd;_t*)#Mi_R#E-<!#lMLZH(~$##00T}m?dV5eZ>CaaB-wKPAnE@ilyRwagkUh
zE*IB`>%=<oJaMOZxfl|!5w8<(5^ooOBHkxHC_XMeEglqK65kMyh<_A67QYa`6215V
zhyB@3>>#Fzd@my7OT?4KS>mbUe6d2T5?6|6i|2@S;-%u1;%>27yiUAHyj}c>c#n9W
z_^|kxcu;&v{Db(G$ag$)`)vGFO$Nk7F<s0Qdy0ADAaR&DMjR*deUU78iMU)`DQ*_G
zi5H2NicR7k@ka4h@fYH~;zQ!2BHvBP`o9pr5x)}y_^preiDH_VA@&ysiN)e%ae-Ja
z)`}a&%fze18^v42pNKyf`QA*n=P8lz%%pu-{7C#%<SR27pC=9yhl!)blf+5lRB^UA
zM_eG5i`C+p;@RSQaf`TJyjZ+UY!t5+_lnnx`@}oMpNqc~9~2)EpAw%F{~_`RShF9+
z6fr~WCgzI0#X@n2I8rPUi^a*}OtDlvU0f(G6>G%RVy$?txK+GRyhN-QcZm_PMZ874
zP2{Ukx!rGyABvxdUy5IgHeQj+^mvlP=`S%w%n-YYxnggzP#hwT6pO@Sak4m5EEP`|
z7m7>88gaE)E1oNE6)zMo5$nZW;%~$!#23U@#5cqv;vdD2#V^FK#P39JhSOi|#bmLQ
z*hS11^Tqz+AaR5^TAUzG5~qu^#nZ$E;u5i1Tq&L{@}0Nbzl~zExL3SIyiNSM_)GC2
z@lo+v@qqY>_?pNU>axCnh+h0aL%W^WK}-|7i9N+WVt;X{I6@pNP7wLFUY5T^TrRE@
z*NL0NZQ}XjrQ((1Zn0UsPP|FvtAJVG!{SrobK;BQA@NP|ZSiCAFCyO~%<@vi46&P-
zEA|!(#UbKIu}CZyCyV&n&+_0q3M_9-J%Ay;Mm8L+-w$xuv^+?JW;yBpO?sNchQ^9o
zE?-r>+7-V1KSoN^++&EJoh<exKf@hF|Dy}dCkOwT4nK96Pup~i<EIZCzHa-$bc2zm
zZN0DK`%L%4eaO!MIP79;JRCm*rofLz;80~Ad}lh=Hw(^f1H4uW0(qV6e%!c|5fEG6
z3Ir@hy)2J?;Fh-lem4)i)+(G+Cb^vv6Sp$P&vZP-oQm=3e%vyaBOtckXG^gixWSY4
zGTg0q3;b>#c&+#$mX%G9K5pD5*s<j$u5#u9%fr_}(ekc>-^~NB)feS)zPKMZ?lJ_#
zmX{S%9=p+P-}Ugjd056Ml=lX{7jZvs++GC4mNx+9aX+zrxV(#&_ha~(hvR{tjFa#?
zK+HH`9Nm7=O}A$f?#n`$`*G7fh5-8APkIo)1Gxss?cnEOxY+g$kJ(-<H>2%)9)1kB
zHGuidMtK~Q?#Hc*j2Rx*7NlE@Kn#a}sipb)WXqc276!WI;ZlY5Mn5HJ-;t=*nhsi;
z!$xMeetuX>bI7ovCixF*X}-h3jpdUw*Ig~mH-e6u=HXw2r-y<!mjvs(TB)JtiE+<+
z@miAz^cp)_!TQutYQ!G0C-_v?a~m3_&hJrCa+x(Yw4h{i<D!t&&pv2<I^^5>NOEXF
z&^N3o6pS<n?Yx;GE3XL}Y|lWm%$qkeoHjljoCqbcZZ-3Rzt30@oC05J4bH}n;#+Pp
zw8%P!b_K1xBPA)Jlsz5ymIm`PXH3`^wEFcvFfEwYbAGTCDr7HY%nv@CQEGBod7XBr
zhtl_Sil(*ur5u<atgo3C42({#c{t;R4C<I!d0lpAhB6~v_B@nXF<~e4<dVY+thB{N
zk<@T=a3)kLXNJNP7aWKL!a;7$Z~qYtceAk}C01V1-UGqJu>+v9*9p>cM{0hb@ir7Y
zUo+*F1#N7l6|$g#xjpmr30B^jHQt7U88<*dvIZ?>-JUQM5>1>hbbF1z;rAJM>H_&4
zeNA83Z(={J>0tdnBd;d6<^%RgZ|2<I<(vsACtMm#DY|{q!v`M;mIaH@su#NMM2{v%
ze8ZAMMfhJ7n)UwJaJ|vqtH*xw_O}mNpMLYrxsm3;js|Yc;(xIJgL~_t7+4>vt*?PX
z;GW?5p}v;aPRypVDb+OBN7XbJ?I~|~t84nOb&VSu5{vB7n?niE)tt3^`L2!iYa6$Q
zwl&O(bggNwX$T&wnP0OfxID5W*c7adBxX-QZ;T6_6dD^E4F%2DGRB8q$XJZM`AkM~
zV^PETK`S&f*zWK{!FRsp9sb{qTYxb@b-&kZMn~St$UyE~t8*x|Apu8_@y+am&fyHx
zKgr>uYezQD52jyzYR$x8%HGDB%-suv4Z-I#e2t%FjBmWHW)ep7g5b)U?=n2se3CKo
znpZMXu6eVjI9PN|&zj`MZ!(HedbftIp=m*1WMosODZOjBoAymVD=XB!;lqsdCd<TR
zg}W=JXG4$BXzQB{PqU*^*(2ODlA3w)1S@B3Q%U2bP)_~GaCSqsH5%h9)#S|%=O}M_
zQ*I~^Dx}kbPN})!yl8#-p<bxZEj2&fOEG;KdYk$NTYoX*r+2uI>N}|^v#|^MHa%=b
z`qmeqPN%+ta9`!^-_Xx&pId6baDOKz_rr_<jfD;U(63IZ1Hy%h8PqTky))WMZb~t&
z9~d5F>Pv6zggsf*R2sy}x_(@fCo-ho%1&(_T%T=m&kPO^aZ1P^)-criJY!1G*F1C=
zV}?eCnR#aApU{vTPKgv)6Pt&dnBjX)*lTrJKEcXAv7rcCG14k-9${ie>^X6-qbbTc
z|2A|*Cq%~Ww#Q5e9X7h6e|&FNWPNj2>+;}|k_>BI_@_83SO?!bys^0{czJL`^ORsh
z&G_awGN6WuJC+X{UC~LA)3DD^4V@Z3&1_L}Q)*)xMrLVnnB{CMjtk*=q0<}Zg->_-
zxY^g}M-MYaQPX8cakNupT+ITMGe0yxyuhUTDx;%y9_l$M<Z19W4zo&wBdw`HXU;C%
zea6*iL>BJpmN|Wb6|#4Y+qHHNPB8}?4$s=NdG8IuJAzyHCN~YJNojsJBNxw595F3T
zi!8pnBD6SMVaiW|Tt}{zT;HK#H2S|k-j>W>^@o>SUD>!KTxrr|TTV+yTPFwmn*Fi#
zYVWmGS1%1$nfPF^qt(?KQNtFV6w1Y3xAOaA@9#8a*^%m9%Me-}S$0%Q?EzyCY}?bJ
zDZl2-Mz-&)`u^w#r~Wg;XF2;j+aDg?u%dot<H^C%RyIT?*}4_sl}>CQZ+L9O>c-;W
zP!qT68pf^)uQsuz!IYYl8o1pLo3U+2)?9OTXiem7GhW6ujE>Zp<MP<Z0;_ECN%$XH
zJP!X~SUd~Ls5On{P)VH?3PB(BSMQ!5J?8CzKI#tWqn;b?3Vqba4hQ$lY`!VD6FS26
zkwzT1cSMrwsgGJ&(hObNMd7lNqL9~44ZYAc5<D3SsW@wm=^Uay>VlF?Sm~j%VB+YM
zhUJZ(P;#VvZy4vKNO1X{wnzU3!KoM*Q$kb1Q=M(c(f?#~^q&?z`cDg=thnho`p;-{
z^q(G{VPad4{;y>?>drP=vj=19ND0pZWzg$2D$o5NIG7qPH^=&>U`hmQx&9{|NRLc3
z=Ta;5`;21vtS0B|WaXW+dsArBo^$qcPWi&OW6tzBFg`fGrgQUeGR6nvYbMq}QK0E5
zvoEZ?y4_nsTlUmNQ}bLp5$Dp(@WUCYIGZ`j!&csTySIn7N6s_*>@pm4J=kY~NATo%
z<FsITqi<*f&QoFRqs8ynHwMG!qP31XbTCvO31ck~2~LhUI@n2Xb;k`~i>?i}B%U;;
z<};jIKd%|7bE}oxZdY7mT%?_;XLC(F`tIj7fyUP|epa)|oc#llc;`5idw)#=Vry&K
zBX(`geiPds+Rr@OTe;uVBq4TKO(J54)_i4R6C+6`*2d4GDJQ0!WEDPmFc>bz8Ks-u
zTtX%7MUjQw76d0_-O>~sd!Rp76u-~l>V<2T0#k;aTRM^Jl~Z=j#!+hawWqX9435a0
zH32Kse)(9jl-Bg`$@R*#nDt88HKn1_Ys;c3?S37QGBCEjreDlzW$ra|LUST>O$!sP
zvfxrH<u~DA5NG>fXmZ3JGdYAQbYQ{z7w1K+y(O`_u;)T^)jBxs{c|IMoQM?(da#J8
zZ)plHirf!1*{(gOPHYHPl*|ua8XSvQt1&fF0`=s{(Bz#L^gWBQgMHwvTPBC0!GkR+
zFl)An*!p6u*%s84a(!a9-^v?x&B)NmYe%(kt5d^cEKk3VX2g^RowXOq`ETWoxn^`|
zba;#z?Fkmf%VSpLy5Q{-A3W#@*JITej8v9z+qhjHzSsD^Z}`XW2P2F2HV3WzG4Pd#
zlHcRDH6FYG7Fv$A<#&JE^36lRulYN!S=##SZ^6V*VO?(mj{XPD*z7o@wF8t=fMzU3
zq@Wo)41wNSq;1uV<vZWJKVzz>W-OHfy*rp=S>{G24)}kMB|Y?Gd!W8n{n%3x=iS1@
z(vSTeE&`+<i$@mWADMQR$?v<IweWE!Xvsc}AiwVb{>Sl#GuwLxTIFiV9%iJpWY;5>
zTC$fT%xKAWNBQx5cneyxe@0+DZ`gyDEW;i3K;CJa!1U6R<%|E5j^LmF=5`k%7y@xg
zyqgnRvgYR9JZQ;IWFfbEnblj%!hh23K_sP??0STu6DK0H1O47_;d8ZQ|B6J^lKmVJ
zNxX#=TC((`4r$3cHTsgM*b6OL#|$JrfePCVO?S-1BtA_8Em_BOwPgQp3Zj<m74Wq`
z5C16aYPJm*!qZS9wPg7uUeZ-8U{t(QfR*$q(n3qtF?~tAi5FV3ju}YeJ*3c*b<D)1
zbJ&)#GE<U1rg@Ug^rT-g?>L#6NvsW8vQFNtq|=#rf=sN?czJBJWO-j~5^vIjmaMr)
z7QN1U4xuGW(@QPcAfsoR4TJ4Tx`y^Cvhm<y`<1AhFBLSK3@zDPQJc|{<tq}M{$7+y
zKliB-RxFQmTINgo04;%*>`W6INMggFCClbZOO^$<Uxa8n)!_Fng#j(u-=V40l5K>U
z^gjMUOO}3CG>gsL=vIW?GZ<y3@P=n<$tEDDv}Bb*TC!@Gv}7GCkhFsBYSog>Wq%%{
zC0lK3PD!d{;s-Q}Gm}21`5V(q)RMh|=40K>orTbny^cja(fuW~7P^v2R5^f_?AOLD
zNcs`C>6!RW_`1T=swL}G6xEV-HXy1c>$JHj>3J6QLdR|<@A#xjnlE<jZ_KEctW#7;
z(irpyv}B#U)00-Co1i88GTQ3No1OF=8~H|RKO~}->?|fel30QLPA%CBxJB<Ia|TmO
z_9|BNt_B;mWLYS)b~67sS~{)fKZaw!oPekfjOsi9IUOxo_D)6}%Y~LK(_xQh+|SN{
zmh2T~6MPwm7!NI3#|~sX%!;8U>)44I`?wL%l6CT@WbmOkYRNv1Z)H5tlHI`c(2{lH
z2WO<vhL)_O^*TJ`F4hMvStovE2H%WIEm?|1dh&`gp1?*>OV&A*jL%4C`OuPe(wAiL
zp*d>FI`LC7K4y8)lBK|;CvUo=4GS$<C;jY<J$}SPOO~BOE!iyE(2_L|LFLWM;Jl)i
zET@vul0B0JLQ9r&#AwN$!T@N=#^E+Hqb2(>i-4Bw6m*%FTC$I@3~0%wniNJ$mQ%sm
zNxwq}#Ox$vUWiV{PNMde-**=hq}xXj!T}nSltJ$Pe9a_cJ`UT~M97c#ggZxnjzTk;
zr6oJYwb430b3iTGCTvXR%V?a@lD!xyGR(0XTCy}aB6#~WwPabDC(oC`$AqaRs}X@3
zx#4~vi_c6%xkgL&c^1`zR#Hor28;R|vqDSOvEwqHX3=f6WRD=Rn(b)G_QtNvSk9uL
zCCjrJi~1|Gp6^L@_M<Q31a1(tWSN*+vUppP(URq9f?BeVuxe<@I$JR%<7SozE!nN6
zyxAH3L2Ai{OjGA&oWS(Zl659rO$Kkmrk1Q@ugSpj)o95&_NI&>tPfhUyvdYD^o(gt
z04>>|34oR?A7iAJEL-5EmTZVApe4&9jFv1PT%eY$696sQXSq?(l63;0C7Z^P1ua=8
z09vwqW`bI>P5`uI*DwXNWSv@`g_i7k6wg+fK82PnZ8pl-(2}Kns%yJivgaWngYOKb
zmMjhS`BUrzXvvxzTl1hL%Yz~fQxvphxpO#?WII~2k0YQPk2=(n<<9Mv&YpmlENgY@
zf7#6hEm@9#Xvs22nz1}?VSrIB7OKo>ZkEl-=gx&h`29W#H@D{)%!O$h04-Ur8>l7A
z5}+l^CmE<EJJ^_bU)G-x4=q{V@!sQg1h#6)o{Lg?{tfB3Wn)TNRyLevXD{Y(vbyt8
z4{FKIL@L{ESAwkZSJ`RYqa7|mSi2^qi{E9Z-Hs5yk3oLl)%c%d^9*U@HGY7(qm{IC
zm!d#>e8)SHWC8+4!Q~!A@7fbm`9A*baQvwtm(R%C6HPj<%I;y<MEtXhO*%h{<w7jC
zo?BSbaUaUth_G6?yjf_I9ZX>zd<5zmhRtEvWE1vB*sn2c2g9bMFmD6A{JA8bqOVg;
zGCr-a1TLSVuhUG>FVXdr;qqp%btjuJKBUJRIP=O(SSD-b19ko2@{Q>0bkkG38F43E
z9-l_Cr>C>4ew}Ptx5DN9(u8$o7;kzz6)x`q6PC@e)D*l<nPCr`u-*)N5@Gki<x^92
zhN)sYzJwnQmrqUA8EGaJ%m+*mG*xG0FenFi*K~o)r>5$RZVak{IiEq5EUPDjUV-^A
zT;5LZoSCN6x8a9|<#2f+6V`(}jQ6Y*!{uFT!um0c_od8->jiz=Ste&b^lfK#Vq91J
zE_Dyn|B0J2E0bZj<41>U;PUt&i#@9+!%oV??-p<f_<x$NSk0tSAC~H`(p3E)sOfsN
zfNP9=Ywl4}t&V(aUaah@E9n}m%&IV|x<(aTIUMl8$bmanoE5{B;rS%*p@%r@LztAu
zezFmSm+%w$##=`8Gu{ORb31aaFpl~3MhITiPB?kWh=EQhF%-^goxP0%`It{<gy0qP
zM6U5JAe@3`6K>_D$IXre=F<cJp;|#Wc}t0r=o`Eqf9Do@HsJ?MXsNtjM-i0gaooDL
zy<&OD<AKT~rRN?v+d6}AdJaXHYGVF9k7FhTH%vw*qQC8@9|G2(S`>V!j#cuR2V;cc
zQT>PNSikBy#D%%}p!nDi%)8-``K~&8?tzQ5)<U==tA+mi;LrgCHx`n6tnXDgc-;+z
z*WD&~-QwH6?8x%_sjEa~Q8x*Qf?XTZYS9=Q;V~Z`qiWzxZy<_IrQdCG2l(UGLK)?*
zy13k0NRGH|Ph<ooQy9_0&3GKngi>I|gg%Lo190(7+i*7%(tHsPn@(`kSshuAvpbYh
zkn&JnTvo$Bn4Dova49C7K_)WKXGHV(MwYfQffk0|bex#P7KZX_%E=S0B`>9gp;Xvw
z8<TBx_Z~n@GWHzWrutJ_81@icDnrpRPNSzoS0<%};g7<lw{8t0%oZV*F;BvwYq3El
zAMzuDfzQIVZA3~7FJE)H;zfaE3C5^X_!MZ|W|=b1v2vlu$C!C=rdd$<iHU7t_~PT_
zY<Pf@e~eiImxe(alhKJ}1SbX?z<GI#8K?7!JK&7AD?N9a@G{~d<DJh@?ZJFuPLc~Y
zXw48?;EWn6Jv*In;&S6HBRK7t)17|E$yvzx0a+NL?Ns(*p{EbhU`lwsKIbTECJAcv
z`u+Ge5a()lQg}Qj0Y_ytJ>#Oqz{fILW8ElZ!G}}INo!30n+R6}XO10f;8_bt6%pVz
z6Ale!dibpZ1eF6V^nB$Qi7i}q4u&(?>7m26yI#|4F-D*z#z-{AO(y&LloooNgUwvd
zN6s`;EIs4laEQe)#Ehb`qBS7ULSuVt07P(MTm**=A#Q^+V$k$F;uwJzdR}yl#1?wO
z=sF}zX`yF7`_WoJ+-JO{#H+@88o_VeAk9LgW7K0W6FN3r4l&VuXC7s?+=Fn=G#p9@
z&KzvmKk7JH24a%Hcwj3%bm%<SYdSB+2(-i)iN?6oWJl-G^PrQRc*uCmh{uh09`Oa7
z*V^Q3p(hu!14f{Q9?nJ>i7j*B;q=2%oX|Pufvxn=VH=3c;mppVhYs2&t{3{bzLppx
z5NjkFBY?SvWGOB5WSjYSS^?0{cuyzJfP<#1uZ5nA93#*|59hMchrJt~d*IL}f|J&?
ziJtaw*gHgu3CC8`)7ym4A^3Qq=>U2*!Qq&WLoJSyS?h6_OKjmewGj^G6P((ne0uhn
z@HqtMIjSN!$4wH<5BC!@88M|fnenn_Gu0vMW<ER;xYIvoI&+~P4R?~VOlK04&WB}2
zKQZ(1uDaH#2I<!rBX$x(`qhnr;0(R{%zT6>D?OZ#Mx2&2k_!`z3xabJNB^%dA9?$Q
zcW6G2>d|RuMpEm<!x(Fwc-Rl_#6zcX+TDW5gdAI1=;3@b+4-Fp9lEn=8$By9(QpWW
z;2_Q(G&tRyfRR}(?%Z<%pyt{-Rj~0fM(iZQ#=9}tczXG0wo&G#hZD(cJUyI0Q0Dz=
zvr*>V&l3@Y=+MOaE$;k61M0W1iS8V80?<Tvo;d+%V$4L^zqNJ3Y;fiX1E50~J9{Ah
z?k0m&5xworT-dOsg&s~M<Vb93ol0|Cr_%Z@W-2W)iPmpwp{Lpy(CMXza|?%@O=gl^
z>KN-<=y7Ho3gC>>G~2(mb($^UG~<-Q(Q`{n>)hJBsl}aJh*{UN9Z5K;a9kxcq4sa3
z$C*V7+><8ybpKYKHo0m(cBHv$X_M?YD^H{U6`d7r4qn^}WIR;Y<^aNlfC>M;i67Ir
z*5x$Cfcg3UX~F8bDgT*miniUE@aQu0X<Za6zzOC5o8Z2L!wH1oDH<0~DM-gzP1U|z
zK<5N|3fE>F?+m^J<QJ$&O-wXL^SK1i3JB#oii3@b<IqRW0sE9w;pLdYp`W<Pc;^rt
zFUZFMk_*Rt<UlwC6C4)EM=UnpGGc=hO7M7$v>X}iIu_yXX8N&l<`dfsZW!p}@o768
z(~>+Gq5JpM@i!~J-v!5X;?K?zW?vmWU&A4s;PJ(zr{`)o%s1i|<1Hih8Sg2?aOaG^
zuZ|x6@`jcZTnv~}+@_%w$9}%Av3J)|2JJqlu|x{0LUDK3(Zk;v&{#r^y}OPczBB}l
zB_224GNROJ$=!AI@ckQTA)yxD9lbb2HOK#aUn}?5<)Xj%${MtW7=h~0%Kdfp1f3=j
zQ;fHiP=oiI1|KltrxLHinXL4DYQoEiHBRgI*U_`ZX+5FV?~k?~)gS#iZmTgvu0zT@
z;85EGb@VJUwaq1}jdu<aa4LSFj-G5&aVc@78%_^ff$lu2Vy@cFhav>yvD-`F@NERa
z@rctX!P6pk7GYj$WNr45&!a&ICjMZ&vxy?puG5zS*TJFbUu{lS{V?u|_5v#ARRHz&
zeD2a1b+bZe@r#V~sLBAzQca2UuvAkbH_h3+Q?)$+Q+mBDO|$B*I-bT=T4GFTch$M=
z!`8S3L`N8xI;Mzvcs$l-v$*DldaR9B0czpW8V3pDVmJ@Ju|5LwRFCqA{%};_TL*44
z!L!|J7=dokMHP+{ICR>k@7Zb|vw-VO&6^TQXJ5>5S1PD2;4W0)_qA@~CbOx|^}%Ue
znXt`J`NPVDJ`QeN3=nKJ<ZI26#ci%*kIZUq=kbnV6A@hlhuxNl_*6LeI~n@3-~zn-
z#R4p=g%;Om?fHdNoD)X-X*f3*{rK?)xtNCE?a<<3GB%g{%}#8XdlHTfb5Fl$o_kbo
zZH~KTw#BV@1V?X-rG4AnU{o3X#B3(F_CB09koNUDdU!U*A%$RdCj2<{n(%0W^l(|s
ztmY#yl(r8a{5NfI(m64$Ih=H@rI?u3@^COhG3(&aHloRR=M%TU;R^=4g`Ve~aN=b+
zKSn78pXue9nS#&hD7A+vxs2djXEAOFp0KevUWI0Ehr@yq`x!#tG<LwDYT_nr3O4`I
zI(qJeLpb5Ap%G3G2dGm3G?Zz)42S(jXwuhji<$I0w{gyLv?A9|qwY<EM*%k4T{uMB
z#8t#iX7w<i;9|n`0X@zI>3nzj9Bl^I%1^?fy~L+**pBU6=<#5of#wlC;1GUbGd;O*
zDB!?m>W$Oj;)E^Q3UYOV!U&%kHggHCRj{D7&7vjC3Fp#yfbo_Q(~Wl?F%J$`9(D^o
zJDhNWYa7XR)62CDt92JQXyDE*T-^+SL&J&L?s%n#YaDjvmbjr=(d95p;M(RoI5eE#
zJi|`seA@4X5}ZC56&Nz+6Fqoh7-Nu_&qVyMfn%BO!2)ISIKiU;8u(QmJ)H0eC%9HM
z;q>qzz;#m0cXv}-zYH7P!iKR`v1>4s*{S|`|9MLo(xbXl2&aaIDXifgICK-iv4o!4
zw~g}N?x6=I@7u<2mw7`6noF>+O}Kk3Lb>jtz=XSP;87Lz;e*kw4|_276Kj8l9|gTu
z0XyLTiJ$(EVC(-h@zZL^Xq2BlY{-9;^68^gKCK@J#i^V&8mE451{6+he|v92Q69w3
z)<WqH{%m;H8-=QzY)Zf7WDhJv?qzA-WV=(RuE-Fd?Ol6^x1-Uw>PZ<iXmrI*hs+k`
zxAOdb<I=MIy|ev&v;CRI6Z=0f&Yz#<59GJ~5ADu`{{H^ZaHH%TMg6EC*ADt_D9)cb
z(BBt|ac;3FJb#S8KcwA`pCuDnn7)W@VB$iPn6jq%et&0w8d?g)G&B?c{b(|kK;ykL
zvmw$olp&D#f;1OA<0$VnnZ6;NklSV?8)s9)6QX9-2=unk?%cUE6vn*kZPtcnI@PvT
zKFyy$)1R5+&+p0q2#2S)@gRNwLK8cvH5P$R-u`3!nX`@#AE>;@l~BYDLOT<@kT%X9
zSe;GPL`aK`&F++D6i%^w+2R>SR@D#PSni{E?;*TX^d3l@K5aO#8lHEs>$^bW*1KXL
z_WzYoI&JU02vTkcFw%3kY#V5lPSGucd!X7JNb05e+xLW&-ynbd5Tx5wRM@kpzx^d9
zlD&tqfd3u6qv}zD1%<dc@5xZdqmS}!u4L#~6J`4g$bo)iW;<3kgR+kfa;-s(tCo<e
zk=iv9q>c_L<I?>@i8${DD#qDHU$Tckk$&tkClaEpPDp_Y%6D=)ZAww1wQ7PF`je(i
zOcfQ>)s0%`YPvcluo$C>DP2^jK<^scDPXvheYmqR`6{*AEfxFUWbj5yHLY*Efu<5C
zZ=Cm3TY0(;R2_^~iM`#5%;smgma{P%+}hA9W+!+TYc~}6)yqyW?l(Sa?>N>#C(%6R
zbrZG8TRP22=7m16Q(9@8eeITQbXvUw-TusV!sEQN&2G$giYaPSn>%3sWt09xiT*{q
zP0KWbAu+0bI{WCMtL~WArh#pWb$jVQ*Cf*bcg*K%&%675wmUcnySs7raeG+(ubqBO
ze>$Tkc0Wh=x)}`a?sK<5_J1W2tJ>il8X%BNtGg`v2bz}fUy<>}oncfRF)rd}r2EIl
zjh{!UO>80#G6m>$v|zeFnJUaDF%0cOpC21I%|A5PU(mxpsK`Hbx_?j)n)r{Y9d9IM
zQ~YBG<3xxO$D03xpnpo4?Qs-Th3?~W%qduG!Ay8|MC*r+_}IZ{09%E@ffhLVi;is<
zT8o|K)Xpr(VcP7+$)^B22KB?I`lq$6-&Eh(sn<#6rbUiHn1|?w0j3cJ=$f$uG4s$F
zM+c%FG#ANnu!zR6Cx=G2yU3~62;xGqyC)){kjn!;PY5|q08iG(_fiTIC#D^gmc=>p
zJ1VK-r2fyXcF{l_18|bL82gBF-_i5ZL~myZ%bv+oPtPa){rlrgb?zPh{==ESBD+&(
zY*Vs7VH5z(^K_`}c8yD7f8ijE<pVs<|K5fE!fF2A)BRm@{JnefKf>WDFdif;EHtr$
zT4SSm3&;4o&Nxmu^v-*a^taFV7iK}ybmKs8JVyb}y;L}@HD}1wb<y!T&fgy=$7rFb
z9tUNNC^Qs-Y#%gIC+D#QN##;My({wccN4{KQ0r#>>ugL{<QC5{n@_2A?g#9$PTFyh
zx^+&@l)A+Znt}0wCBw%SH^}y90onTRjT`G|-L~`QnLW06pjiZAkB!$#;v6nPyb05O
zXaQ7o)H(*MpT5{P*kMzTvoQLPL<MI06Q~$(_CNyGDD@msT{zT^S&YW4Mcp+dSD_>Q
zf${$SS^s(s=`LZN<=77|I^ES@bPd>c=}BE$v+j&8Jn4a4ywNj`_fDmx?r5xRy_asQ
zpXTrHP2_q!yp`VfD6M-BcGC=Ze8rA@XK*F;^A})H^=vb?%y=BgiQpuQ{oi}czaEb!
z8^`Tblg<n*Yz5cSXf&8-X7)0Ay<IUxFwHBu%pAhSC=Z92=w73nOn)|(&Iwq7VW3eJ
zIL`aN5eR<OF7p1d&RJGxd-z*(RG{#9>b8(_Y^!D))lqY=xc&|Lw*ODa_Ww&E+oRQM
z9Uag%nzjG^;<V7=95I~Qk**x=*&~Lz=D$gl*3nZPIB*dD%AoLDSv4rQe8sw|wU7-C
zN;9~&RRr1{-}puW)8OAJT>JlD$y!IOR>Hi;7pg5kMv&IXU7MZ%Uz4VV-s*p|0xiCG
z(pde^>Cpb)D?a;wr_L<DZT>!;+2Z7fd=vPb*#8inSv)cl^Ko=#H#uLYBiv{79k<8W
zF^TaldR(jt8^6WGeEvIhX7L)e=m$^m82w-VFu{Ftw61K-f&XYx*%cI(J$C(LSr?%k
zYGghjz9SZ)0){UZsUbx>Eb<{~+U5yqurq$qp*>hE6<tl$i)3FX^07mve_i}iOu-Kx
z3?C_$iqu|Y_(dY`T&4XFF&jTo)1E2v$9CGht%ZD2{6Z|iZe}=dZy}e8yd8t~X#A!_
zE)uD2Nc(E>RWX3!!SKOilX#zaNTgPWDHlHjkt@VTF%$dJ#EVNsG{^jGgeS&~CLNy5
zGUOPiMjc<p_wUpwU7>Q%70(l|5_gH$iFb(iiN6*Pim!-oi=T*mAdl_uD4r+=#Z$#4
z;wEv2c%>K-_ltZin&rMMw&!nRurtKoA|H!oIB#Sj%fuz3(H28Ej}wgN%M-{Jk#7>9
z&8O~2K9NekE`BQ}U|ci2tJqgG+Fb}Y8eE{!-U828e6x5!d{g9`C0Je}#y#0h>?e*A
zr-&DbA@Qf;L!!~NLODjm3gnv|ST5%k$(x_ZN#b0wO61Eo7=NL-TfABPh4`5GlK8Ip
zSJ97w&T=}5y~Gp5Ng|&}Wx8r{qqtLS7K<=HnQp3hnz&3f8c2xWCHn^PXW}E`$KtnQ
z66P_>?JgFIW5pTbLUE;7Cte|5EB-`$NHiKiDF2A;&qW`O6Q+N}3h`|54)I>mXyKro
zJRC=uZ>U%-P7`N|OT-#+mAFpaEM6+|hH;i_eozM=q>X*aa}xPDnSgnrbg#&MO+2jd
z4`qKMexY!qMT7iaIHT1`qMkI_8Df^g`^fGu4p#UW+2h0#h0l^*CeBlMrR-(m2GP|p
zy+rmEqR}ozyY|YyUNqXJ2>+>USHtu%*-weTC6Vs;vi~3+QTWHQ{~~^=a2qEC_6vR|
zGBlbvD932wAiRsh3&a897;&69Q!EuL#46F%EH#=oD7TK`sK?bTy<F)U6uw8c(Xv7M
zn-y-fY+xHL8}M1BJ0Kd(8kB3aY7qa9!vCoJU&#JS#A(EgGaRN25p2ly5yxMqXzrwd
zoiDpUoFGmTr;EJrj`>d$`JP<bOT=n%yLf?knRu0WwHOw!7jG8%kUGnKM0`qoPJB^3
zB)%!WEt>Nu^2hT$2lD=Ck~d?K-Nc?^fjB@MC5{!%c^CPn$u1L56Bmi*e2jE_c%Joa
z7L9f|?2BddL3+l!TB3KzzDvAU<g0_2?s1X#_tEA<_vFXom*UrA9M7+aH|KY-qwG#%
zmY6N}5&Mfn#StPO=x2Gm#l51rvl8Jyl5NiWupg2AxOhl3=YPciS@vh5&GR<G{bHh+
zB4&zNBG=JOKU|z9ns*f;obMoFe2utO<V#2x&i9v)d&HlKycL__Pm8}5-xL2N;=U}C
zE+BRnbHo!xSJSgt_GGa_tP<<Q^TdeQBJvhLw(9}$QStk<H(yu$Vex(OL-8}w)!zK4
zY}P>+FD8kd#jawG*h?HB4i-m>yqTHh6^oNaUWYKeRQy2vNHpsn_+2eaUUo9QPi(7Y
z*;U~^#6F_Aa~S!C%N{AV)v}zf@Y$lPVYyJYSx=#yGiAFPmS%m0@U05pAzmi(eM@Zj
z9`QQy$Kp@L2gOH3zA}aRo)cddUlrdL-xog>zYxC_ZLZ5uPC!f))5Hw1hsb;Nn7*%A
zC=M4#iqpl}qFFy8-vZf7#TxN!alOdvMb@)jyhJoF2SPZnBN-nSe@I*Nex>`h$XidD
z-__VWDElSx4e^Nhq4<gTmG}?Q%XKEob2T<oWV;%h-DLL^3&a89F!4ljyjUWdbur36
zMfQAgk+@7eOI#~%5Y74-`OlMmsd%M$jTjMc68DK_osIlIm;Hcf*4+qyLiRJ_iz2Vz
z*)MO3Z;Ky^pNeLEj&ytwl<7N&X(DgiWjLQXB7aDWldq0py8FdP#V5ss;!ENi;t}yf
z@e}b&@oUk`bvDXxC#Hz$VmGm;c!D@eoG1oGa~*;5%4DA*E*6)GXNl&z0_pjD6x(s0
zc%gWu$Ol##-y+^9-X-2GJ}f>a{#JZmG}j#{=S|rkh#!fci+>aOqEFWA6O+V_V!l`)
z4iQffCyIDoyeY?AXP~^(WG@wK#Iwcq;#P5oc$s*W*d*=|ZxnA8?-K78e<eOFJ}Evc
zz9gFK5VX@=e}L~P+|}g#T=qXiynw=NU%Z$kb{4yed7`VyIZ(E%$!V@jP@lOj0o!VE
z&Q<!;#l_-M(beEQTehpgxkdJc;w55>c%yiS=xT2AHBH?AuBPT8*{_T5ist$R={}Wh
zu2W$Dkd|gAyxNK7cM<stDB2^$>EdkhbaA0rD{d73v)Yv}D&HaTP4R8<L-7;wOYv*b
z#vSKuFK){+OcYbZOfgGzH7xtcb~P-A%62s@$I5m!ET_nxEzS`ah~;9nc&2!^xL({M
zZWk{WFB3!JH6mZN#qIlz_>A~F@sRks__p}I_^J4X_>K6T7{IkI%TE;3#0;^Am@D=b
z3&j!QXmNr#No=cyxk=$$#0$ks#Cma;xL3Sh+$Y{4{zAN0d`Ns$Y^#lVNa3%GZ;S7X
zd}SH?qqEpU%oSbD%R#b7h@(YU^K!E6w%V7cD}13?EuJZ!Ev^^0iaW$h#4E(B#jtq2
zc(cgYt#Nyv6<-t&iEoN;iyw)fihmQo5k2_gpXJ4gZM7}CD!hl-N9-^1U2n`kTRcr%
zATANB#UIkTyg=!8idTstF)Usy-YUA9mru%mR(wHxMLaCNBYq@)D*jz`H80~*o$YHc
z@~w5;-d^HBai}<2JV~4^o-Fbecg(*+TqkZ4w~H5umx))2*N74E2Jsg0PVr|V-=D|&
zUK5Xq?}>jFKNJ5hek=O%n-cTKiyg&IVs|k|ED#5XBgE0-1aXphia1x~yZu<-`QoMG
zm10=DR=h*JOMFOtR6HQQC>{~t6TcL{7Tc#g^(Tux#9XnjSSYsD%KRZM%&p3|L%c-1
zLUc7S!?Ils%$sHNy@l+b9%3)CuQ*s7E{+u^h*QMr;%VXnu~J+nQooD!trgD^>%<Gh
zo#Jk>S-eiXN&K<+Q*poefcTjBl=!mvs`!@puJ~v1Gw~boJ2A1d(|%XGGE;Vz*jIEl
zD~HQ=H7h5`o+M5eXN#^zWrb{4qjH7p_2N0=cJTu73b8@FR=h#HO}tb5g?O*{koc(h
zoOn<?B)%@bExs@QS^P}=MszhT<M2LA?tfR)vaOb7j^cZX1I3}@C~>S96sL)8wJR$X
zzD!&tt`*M_>%<Ghog&}i$@cz4bTupQm;H$NxcEB}nj0qHtKu8t`{IY<=i=YQ??f+t
z7+}2#qN{0{A=}lo<oiUKZlX9<oFUE?PZt-9OU1Lr_2O1>hj@v2g?P0X7Oxj?7V&l0
zztn;}QQtG;@MC$fW<WO6e(Qfv3(~!z<o|dfNZvz(pAMpT_Y8+W_Ji&-pB(&WI(!Xo
zK5f%6j-Nho`0D2e(+x(Nw)H-W?-<+<zLqwh0r-!vW~}kX!tYfl<DqI~#5A{<hK}`3
zhjZHiuk{tm`X{bE-H#hL1p%?;J&KH(_^yxTaV)vz&4b^~1F!WZ=1H>K88LBZ#`u}e
z*A>70a**lcmQf8mw%*svaBYlqte4?#z30I1=7HC`Z>VKu)1!|Yw;pzEdC#ukYm}Vw
z@D)U~yvyNt^T2Dpit?Dw{kU;E5fEG6>oMiw(l%P&weY)nSjL}F-j}#`b3bkzf8UEO
z?<17Q{lx9XrA@TF+u&y&jt71YPq3^*+!6XPj_wztn{GdL<OZc7+;oq~??w%tdVC#7
z{>~WNzAs|77fY#V`+f&M#{3$$ycH;KfNOxPmme}_cvwwHhX?O|PzUmZX}G7#l;Hex
z%fm80I)@nJTZ!-JoFwMIn+`gVCyc`5tM2EAbRbU{GU|j8Ch-sJKqfw6s%oPHIWtHl
z$VtJ&zqs+PIB1V$Ssg<Inwls2o=>on8*}i|-j1P;d+i~21W)ePC3MrtD|%FxK$j~s
zHRKtSv@0b<jk62hPQKR4nX|~ssa<qlR(eAhyyLy1I6u9z_?gVt(!AU8z+55q2;=`@
z<^5%mC-22Yo?f-(R`1>Aaoy9e?t#>+iVM@vD*iGv!HP$&eB@q``DNypX~FH@LCpEl
zH_6SuyqA&pxkXmqvy1ixJ$bJz^5s1R>!n5KcTW!$2R9e*fui8J^ls^!i~Csl=^Kkj
zq*oUwqQn&_eR=VNT`Ef|AO*P~vt!F^Y3FYr)ib4gsC!(4r{3yo9o%);7xLxVp`6<z
z!St}V(F0}22B<|w0`<W#w21tn2|-`(JfosE)%bF*rNU7${9U@w3+A-YI+<2aSbJ%W
zN+0GM=j)a}E`3D$$;DfXbHb4>-MV!24M;Ea#itjhr>0LYKC}3y%&abs>R0@*BhYF}
z8FLu_%Ytt~|L)O)$zgByuAo2S3IE=D&3d7$9j+)z8Q=SW)oWV0r`MwLPF8CAdTi<1
zVteFmnb3eP$UNXdoOM(jW9)*21D-Ly+)J^a7A)dEI;A)@y$t*4olI}o*ZfXe`gYGy
zJK}A;G|Si6F>DX>G}utbv<_@~KRp}=HLnHMo{~zaq;-M9WX}fc;PSV<c^#WNHS7pv
zj!&ykY0CN01<)(YXnfu(o4BWBY4C#J?}N!rfngoHSC(|BPjAW!Wj3@Q)6hLIwCk?U
z_1zk}hk7)2*z3#fYfUlz>dXC6)|6n*9`;?o?v23|=qcKb8R7Pgc%MjPyT-Uie`BsM
zp)of-6zqzAO>B%0*@y8$!)<m1{f<(o4fW6OPQhM4Ic6V}p}giS+KkDG<fi)?nb(UE
zlak)0r>CBAc8Ia_gMEBCdj_WGr8fl=B89#}jHNS+Yl|b96NCQdeBb3zI?Tu3tSCOW
zxU!@)Gm_~KB}U@IPO9<2NM>AkWAQHNqE(hmEcP}nE>1<7IH<~TjJPfE<wme~rv#h3
zv(D3lfxP(iJy27-45c3_Szf#?vt9E%Xd6xlcJn2Kx}`5JJ{==xSxJ26IhpMmI{G@K
zCpLJSI;MNVlZsC*-q2-IFc7Xot<#IEO9pfq+9l9v?`a<nK)*A-p?#yh3opVxu<HHH
zuno1X4p7_5veF_pw8DPzmIwb2z2)t{@SrcZE0h#X4?&d5?Yo>vw{R2k><V^4Xhn&;
z1yj)b9n-s}HwL?hJ47(m%6o)84ZDJsB}~Us76b>T+hO+L+Tyc{<C|Z|^qZb(Z!JO3
zvESmt36`gM7k*edt9VKAH<=8L!#?Th;|xBlcw_N*ne8GoF{jIdmBq_SzR7Hdeq2}_
zh-~PxCzundF6owjM)9yNfsj8E7w)`wf%SY^s;^sOS}|v5ft6$SXdv7!@?zQoD<3g=
z#RJf~g6>m;PF$x*hp;^+Fg!4{Q>gQ<4vkbG`{jE*BY&`3tn|p9;2mbHC&O1&;?3<6
zNgKcFK*#0<*3Ll3@i;C7>w~|sQp29mZ!jz4Mtd9W+)IP@iQBCGCGD)ziKQj!*ZM*Y
z!Eg`Xn4g#U8{<L+R4~qaAn0wjcUyfPDUa(ltK2R+4cqR?y?Buib2c#QG;Fmm?~z6A
zd!1Z9zxeqsad}TH3cw#2ycwg=8gK-vY0HAUf~7%wZ&iuauj>I{*vdI&k(J$V(KMu(
z2Bp801AY_ciH6zz;tpVLEs6_6$J3;HEp6C#Pu`xOX9SM?B|o2Z*FmZuc8Qc*$<SC!
zf@WMKV27-O32&w2ILMjr8B<x}4cQS7`|04thf~6bpqa-bBae$Y`?%NH^EvxskBhKk
zj*GDV#c{E(FFidK$Hi0}8K)P|EneE?UmX{1DEJ=25piD03thcAN#Ty;`{0;3vCVPM
z9%YV+eY@b8II(<h53Bc`F-J^uRP38@z&D0RL|@LtHb+HI_65PDCQq|HGO6C%^iJAk
zS&7@<F4;NJI=K0;CzJ$Lx<n`kqn{3Jd_OfZ4}Ed(`&}aG^&Cl8AI`fgR-Z2mN2s_l
zIXFgHy%v_UxBRAO&no6I74spo8e{zd_}hi!FjM0rPE5NHW??$Vy)z;Mp^M%-{%q}r
zx#-S8_b56q*gxHF<~*#yQ6xUo-&9_FLGbdDilDzCzBwn%qfK1%<*2tJ7}t=4-p@}z
zy?8}&VwZLZy$PW_;&7jwj6Jfj%l+@Co9(VYkQzycy5IxBq?U!j66l~>y*)*cuUO>C
zsa#}_j6J)2ndv#fD){7JW$??i9vF4dh#vP$$+IQaptlaLK!4#PqyLx#=(ljWl^S`e
zOJ+~@dUEr2jING*?hWQ1E`uH>hGw7Nmha4}Ee-~)fgKN|Tx<3Dvi#>kPw%VB7X`N#
zN4j_hV3ha1vb-W_^?9oNY^)$&OY8QtG@jF}-4g=`tO2hcgm6ce8}jABS;6$(M~(Lb
z7r%Ga`^kH)K5_3o6nq9Z)j4ZGpWPk{w8Up{p}ZGssIR#4jrl-da5L7pkjDECDZGQR
z`1hWeS&S6W8hip4v<9z60`F=Bd1quUWQ@;$km+~>jCWQSE=WDTc3Y4i`htgecT%9;
zDAeAnFIdXVJsFgpb|U>ZBC&5k+9~wEj`sNmr!QqO0pCq5`7ZqPAEht&05aI#$5CV4
zfMhlTPdmfE*7)1)L2SFIzF^!fUg`+OZ$?w%q%X)fZN`1CzF^#q@l+v7`YZm$wdxE0
z6D^L5(HES<LZmOamW3aqFE|0Aj=mt3cLJSF=cIU0Y-T|Eg1<+hfur;V14CVbs-)T2
zkU*=x;GbDYtG-|rvmT`{7#NoD1Nwqzqs07x^aZJS7HHKM^wMnA7kn4Z47BPC2C*%H
zR((O<4i;$D7o-qUpjBUxHw6Y-^#y;*l3Vo!&tl$V^aTUc0v{n=5^rP*wCW4q&XQyF
z1+lcZ0x|l6yq_rWuk;0fjoRw%z`_89(2`7lx9ST%#Fn+{3;q?OC~&mCVBkNlFW8Sw
z3rJt^6ZTiDzTmx#J4Rn{A*!zlwCW26?n$K*6(p*tFBtfxI})fb7}zf>kW|BF-Wy*G
zc=8gH_$Wc(KAFiK%a>GJf%`i;T74-=<xJeFFZeahR(-)sXtwGL@~*x>tG-|_c5bV_
z;685C(fWdc->M=<Uoh}HZGfXM7&xFd7bWrj{y?j~Aa5fJ9IY=Hctu5(BrV}iZ`BvP
zlzXXFU+@byvQ=Mj0~5FE3vTBYwdxE0ofZ9;^aXjRT!AmJ*b|`kMFzhB3B>3N^2NA;
z7=6Ka86TrBNYOgjQGLPtxe+n?f=#qz^aT&Ip)vY`XVH$)7yJq9i_sSx&0dJn7o=E7
zAVyzs5X+Cz7mQ>67=6LN(vHy=oWgF5(HHy;?HGN*V%jnKf}B@@Sbf3eEHGAIa5e*C
z^#!MJlVbG+|Hv}_XX^{DV>i0`f<v$YiGe&jVDtseu_Q)ca5sA>MqlteZvXe`3-bQv
z<iI#Pz*k>q#B;F3=nH<wtTFn6e7Yt8eL;LF!zpjIr-!!+N*}Jvfxvc8yWaTXDB}et
zjnNn64Wxk>eZkq>pcs8Y-Y6Tm(39cn3qH)MWAp_(uxT;+f}=RjWAp`i!*d`;UywJb
z24eID`!oGzj<BC6Z&SuR))%WU7-WK2eZfqY5UVeE6;s6O3(jYqvHF5<a-(AP1^Jj&
zAXZ;6k6B{%1sj>-e@|a9(ClePNx_UvRv)7;IE;PvpVAi$Z1s2_M^W8))Csuyg49`s
z7V!7z3wA{<|1N#OL~cQ=zM##DWAz2U#nA=pv0tNgJx;_wM_(|0hbQjb_RtsXf%Mz5
zlhCDBHk@T=Z$^R87c4<ge5=0TCoJaDSbf2>kkbRj!4~8?T3@gu_L!?L*cDyFk9|3Q
z7s%a=LZvZSj6jaaTt0UPjltXDZ-m>)Fy6Z^jltJozr?VU@DCb;OvgtV`8Y=2FVP0O
z#Apn98m#;?(R9fRPDS)&xO__7N?!0x*nGMo|3-#6@`7K$<`WUUj3D6D4iR)p9a_{4
zF8?v6o0`tBN%+dT5H9~|6V{bsyi@B9hW*ZjWiyPTfmgxh^X<>})ZPr6iLa+mg6l;I
zLr1Uh<P^)|4L!XmVd%&e-h>~N_}hAZIX8Z~kuV&K@AFTD%jeDg_H-j*xC(YPTrWpn
zkQMwI<}Xc<kr!mpKVg1hf{eT%gQj-DgXM6&9C<+oT>^6(gDQ=@AcGFUd>StQV(yoj
zroT_dPY|Qv^0~&bXZGMecoX&?7`E4h^<!8Z_VE`8>t*Bx8FD^CHpBHYGJ^~`0hcsS
zAtayAYeHs_VSnv`^5F8X<o=x1lVR8P#5;B2djAHA@zuP(7q@Rrnt(3v^ASR;v!P}P
z*XJ!5SvmL_0<O=?F!sT7HJsJE3e}k>aje-a<C)G^GWRBgo}7y=fh%A{-wS!A)i9^u
z2pj5(@b|Z8dp6_$DV|OEUuyH$sop0d;v^)nEiUBjXGXln!log#3I$cNFh=w}O@&Q7
zrm%Bb3uDWsBZ1!xdHcD}1sFD_W!q3t9Sh@Jh_;O1{kLhEFWNHBE*55651E!F@h-hS
zzd&d+3c3ca&uuX7gy#+#Eiirq&%<!ecFi}r4>R|3BYw`@+^$22e;KZT5z+19Bs#h&
z=WIEuDQiq&nf(7;(jQUS05-)m;R}@ZDV%9Sr#w7o2<PnO`%JFE{QpK$AIuK3mj@!g
z0M6{?mGGQKgL`>$zGV%8vkF6K>Jm(m6!R3leZAeG7TE{fg5ZM1D6j9&;p6U|heU46
zxi3x$G(dO>nqawZ`%PK-NaiuRHg>(8{3M&gvb?>}G`NC&v1JZ#TV}i|^MP$`3f<x1
z%Zm?i^SaxKy#3A;nu`LnStw(o4ZRYHk7}rAeRSxUCSHvM9_s^^*3(X0>XtSJC7sC9
z7!xfmd~9i+=mv9CKWRz};J@A9PQII^arZAoNefsSW1_qN<+i2y8eZHQ7cGxFBioCk
zftAhjhTF-!rOs^YMwGRl<uNAOx+87N^PJndtsL2JAc4o4!qNuXDWg~#$J6B~=~6f|
zu5N_qdbj}`+RlhzBN8oY1=uIr$rrng*pF2Az!fki+K5kK9NppPwssL4!O~K#yI9(2
zJLOK4W(M^D&MQ^QWFwFaY4G13Yp1+)ykzWfCW~`)MaJ97d8z8~-=SU4v29#}M>{+j
z#?fut6rFE{Zly`)Ni@6IPML<%j@veFg2yr^+#z<#+25CJqDjUdEbXA3(saCJ+{flR
z6&G4aHq}n%?Q>=ye~jk8&rM)Vw0rqI%h8)~ZuID7#`7jq>3Ehl-A*2kUre3Z(Hl?n
z!xb<lS{k3dYg1b5_+y9Mh6G+~F-x0mrz}8e$L)}xnM$u?vNAiRk(F{_Ek=cBz?pq(
z4ph5fHNrUqi;wEr)?xm?)K2CNbf&GhA;CVl0>(t!nhN8nw)z_OZ)<HWd$KE%c&x8j
z-W7K8U@QVmc~7CNCs-b1qUH5yTb^g#(X(ZQDJ|2F(n5C1GM2`TdIKfB4rgY|U*Y*2
zE@t5J_}Sj#H&^!6cFL8=cHAywGLN;B$#&T(zxY?l;;e_5Y`2~A&QZxskGAiFg({q7
z1~5y_u=wbneY2g?t&`f^2MM~vIVUf8?toL9xh^=@G$thu*>1tON45bUA=sQMo<h<m
zn4G5yr<Qt?d_0riYNwp%*75;T9f32olojC7DY%%Pp+bVkTFh+w>=fRgXL`mYUxlPA
z;LJ8%0?);8R^ivE(>z#dZD+P0+wIbDpF*F`*x4;eu$MXFVLSoPV{ipb);A9!JWFx>
zxI>1A{Zl-x>jqOa6L_ubSoEECyH#${Z=s|&-J;|B;&cO7z+};)`L>B@(U^fp70o3{
z2@5qMp7u0P=Lc9cS4(*)DTk#!$<o}_(o7g`X$^CZUM&^!Fn6jc?J)mO^NipvbLPA<
z7A1{gX^e>;=H?$$TFhp%ZG3eMhDbY<HpA0-9!q1}PD4p^SsG)aZL2w^v`wu?93CTB
znr-nhM6@l5GS_CFoQ;xJ!<pTC5j+>r;8`UCPcxilHf^oRKF?{)h<Dvhy9){Kgezc7
zbkjB*)0oy3lbHZJO=<N`X-QdFxwnq7XHndfaHbI-!}B4WRmchOTa#@cvn}!@EkHK2
zW{T^F1aM{|OoC?+4Nipg{<t<^taH#sMvrxv+0V3-f5hxu=RAQ#kHHl%CVJrEgO={j
zHfyJt1J6J<h6#M;|D`N(73RI$px05_t8k`4pTqMPIL%CEWd@uz1IV@-^B>nAW;>E`
zV@x8P$<_;=Jh+$%-DI+5GTRzErIguts2h(|Covn(&2!-?V>Yue7|1<;lgY;ax53$G
z+bO%<tZR^Rm7DcqcrK*DtT(`O9h`G0$w!@#w_wc|*eTDt+4m#CJ#ejOj)SnCGue2g
zzlZf%Q<!a|ot%YhCDY-bA;G6`1&oPy_(Mp1REHmX=6DiGaA;zA=i13<y5)5&#P1hy
z1&oQ7_iWqpVs@Yz4zHWiwzIT4JNegcX}wWWK1*Xvv^0*5qgr>IWiLD1LM9xmSm=3n
z%6lmExaSonYiB*gWIODXPRM9><s{Tw3>UM^GP^Jt2|f584lQGr^X-(`Zk98Ue7>8-
z?7CW5XTw>8IM!w&gJm6NwjG`%GtPD*@*+4h&TfP!LWA?=V|d<&!~JCMaj{VB%du~V
z<z-1jHd&q$Un1=x=UARe^75+$PtY-}!53qSdQNb&@x;JvBU-ba7@KXRvJHKeC!H_t
zZnk#_#?7z|H2-EN8lw?Y#q*V&$m{jt8!A><p0DkA8u%iHf+vH!!|Qq1&axTk<)PCl
z;60}RC(j4UGnh+X&r5D<4pS%f%dx2sxv4K^OCEPqa|Af4pRf~Hw^R00N_~QD{|MXv
zBHDvEyQAGJIW57P+%0)-Tt{40^UUqZw-ORgLLge&+43fjP8gFgDq$)XRX)XFPx(6_
z5yRrrkfbOPV?}BGPTD|*osi&UwUI17>8O(0+xFBnh9~4$Q_}_|;HZ*zRQjaY^dr&K
zWLAht)Ent>U72QklVi*8i1Y!srA(h{Qute2kk-lK6PW3p>^_N3-JSfVtj^JtXgb@J
zp}NhMu&m5zZA#Hajg{F|+bXkLY<_$Z!Wvm__u)<-m~zJ@veSA%a3T4m1a>7_s{B0*
zkS;69va*c_Tb(n|9+&9ui9U%P?Nobw+%*$Tsk#1`p7q52aw2wN-ce!Lf_znNcBB&Z
zLRhrR6xO@DJtVEv-apYlH*Q|S=?SNq4(a2!hNLM)L4wT}QS}|pAe7wik{vdN(GYB3
z|4Vm3hoF4}ACSg(;S4G~x;(#A-oR)mw*>Vld{8vp)Q(V0oq^~fr*F95vQ2}AVEfo~
z)023^Q*0V1#W3}NQViF&$~<8pp0+JYym)-F)2WyZ{9xL_)fr;v(4S6XCeWWx^7~V-
zRd*Mz=8yNm`4#7r*~B#CJ(VcMq1k7BZqII^?+iGo-w`a$i9o93d~y*6r6i)a@s<(&
zoKRvWoYy*gTeM(fAh69RA2u|b2$lfJrJdX8aT`#|Z;g-n;447nDkGfg=MV#(P{Qer
zhF#m>*T*f@RN)4aI9i+kOklo=vPy}raFCEXyftn_Rtw+tkqd_aNbW&xtF^yMci^yd
zB~KDoX?t{AI$SiFDcY27LD&#A*=GMZ|J}&gP!of-v=KF=>ieniZ-;}ppB0zqX`%n|
z|Ha<B2S!!g{r~6e*-Ne%AR!15HWv{^A_SyJBcjF?5iwjvKtl)#iG~o800C)26%`c~
zf%*VJmr}IUT8kE~wbWXx)_d_%Yn575s?=gjTiaT-`g^};-e<E3X#0Ko^uOPMPhK;h
znfc6p&N*{-&nEoAINdC&4G+h;d9)uZuleyRI`}Nr{M<JkA44z<2wvbDJso`43Op%s
zItKIZ3cuKlaWK{liK)Z{2#mhk)>-xP%b+Vk)lFt}j5O^qwG5~?&N;+Ni07;f#OYvj
zxz3zB0lrZUtwy{9@tmeWoQ@Byp5W(KjGm4Fnila<<NxTuuk*1haG1{UT?t*Mc09tE
z9e<yUoCWENpXeJ`G;UC{`8xm}ItL9Xh%<CfQjEo&G2mnjhF%I8EF1h4yo~``qZnIB
zDyCrU8pufeBx7gHq)1Gc2pW_Wz|@UM*$QF#$yE@){706Kp=%(+oF(0BXv=Rau7m}M
z<ky_3u1`w2w0q5uOo=EgAych|lqpYEpfJ!`Q`07&mwT7Uv_?xCA>~K3*1u)5Yda>A
z&@!#w`tMn`qoK<nDfj}*w7Lm0_g|N}Ywy||l5`vjUz8Jb*$%1y;+&fN=I=I|5_;tG
z|B&ll$nil4#~}GIq%Xce!4Yq(Fo0tLPPQ{cxugxl54AFe9f?UXx+E+>Bt~IMrg|AN
zUMXAc80;FKaqVcbhW)YJSpr%_Qd*?7eUNEbmo_G5>HpGh!h~;~mf!ed>$V97n3?u@
zrDl22>wW=!>$JQdGXL|--n|dMsBMzs9xXTK^cJM?Xt^~7I~y;_jv1|=muDhP@<=;c
z&dl{4$n5{KoV&H;Ql}u!3=Tpr{@-O{I<RxJAJJLNg67|YRQ+dJuzd@Y+WW|n!OWP^
zA;^ON_skYMNlOgs^zUWJ%>Dpr{(sG|i+RlS|4ru1_!G#Q|9a+r!~d&6%j-4!ta(_R
zv=3yb5%VDZwK|%qZPx&<PXh{C(07b5A95@jbKIb#Mp=Vkeqj*TaP_#9YlWB#0C1zZ
zw3|w7GtP^MdyI1m@sV*(EeYEVUZ&$luiXNjMy!B*VF?+5@9h495^h8A6A+Z}S%5$E
z3ug@A#U(SHn1a;=g8LC(Dei_)O_~iEXX+t1Kb0E2YYux==ld*CA@j?|_Q~b2I2lDm
zT(cf%;}fhh2yP|_K3y<+J}+p4Ku_?B*ywq|dp*Q>=vWIuB*N^;I&+9mASMbot5P7i
z;3agee4x!QB5dQo5npA<tN5c7_+T5KrSS!m$dgck54Q1%1wZcuJ)r_0Y-54B`H9jT
zY@=f<1d#}CiWxl}S*Dbei2=qrhfskJCJM~f#DSo$NB08ru_bIDYU7i$-KM~k2^IKI
z8=sZ%W8WwXp#mQ=1?GmUNleF`w!p+a#yN-JW}b;c#~=vqMhO-ejqMi>gA2y_Ml5@L
zPB9O+y@Im6W{Nq5P%#g;@!5>ZcG#3{H!?@Yhui3|yR=gYwbbE6O9fpw5a6AL{p)%B
zQSij=pY>p(1}Nxl3hu-DnDRoW2qrWU88NzBFv)Op$<)?H^3A0(WScn7ILLSiiod3v
zjv5GVRm~-LoF3jUm{9-5Arab&knNq(gK>IzX=kGQ*LaEO{)L_tL33Tls!9=#)5EpT
zq^E-)sKJj^6XT7(H5jMkLZhEdl>2%*Hd#+f{6RSECqgC@uNeK}K%9=l))S1=@i*%U
z$LUBx!)0&@2#+XQ=@b-(<56fhK1_+|*ls;*+v!+u2FEPIJ~Lj?8mHq^t0%^r;XIAt
z_`$E*^CKg>@bQi~{Txcj(bpkI-g$>HqtGbO7N*4M;b_B6ZZW`>+jXWB)>%$m1M!^3
zK%5S)<nRRJ{*n$)IL<}=E*p{(r{iG=?)!;HjdMEj3IuokXev0~vz}m_jt{LT91mg!
zapMEU@XraZGn=ObKGH*f5pyB<ee+<Pjs-?Pnc$N(qo;!(>xU;L&K2K2jw&bKGkR2q
zj<A_ss16-`L8z$?-vr7N19J8^A5154aa(EhvxvJOJ)B$a#*cm%u|e6XoSOSglxYMP
zuH=59pEEbPUxIOJcmhIxgmq3QY9Xe@=vV<kyAW3z=WK$fD^of;?lbzy#6!kePV9wX
zKP(tO2*)9-Cq6RH$%NhNDEBv%P!jGdX<KVeVp}U@mj=7I*c~QR(kvd9{yIWm0GaxW
zLt2_23l=cEwZvdRCKec@lNG`o2=zi39DWL{uR&)VyyK~IrVup{?Af#>Eh*U8@s|`t
z@)r{mX**)ug`_DM_ZJeg<>N0RNbxWtam6qx=m<k_>L7SEg|Y2lRH5x(ZR3J+meF5K
z%z${#@|AHqE;0Ja1V5i<^mN>AJ+1Nk;NVK)In9B%zoa0uSD>>CN^_f8Q2uNqt&G$0
zk@d92>EP;uq4;WB*sd^nBlFDqGKx*@Oy;Tm6$r}uavL21EFV|}@aZT-q$krXE0c+S
z5KNqvaXNTjO+=*UKteG(FYd1t7+hiFv1<iJ8XfD*q{hlfhg~=przI^Mi&NtM0+EiJ
z=+qAfaI>=@&ZUBa((Z5b*9{Z`Tcg+s_16xoK=J+c!zzxpdCKL3&+uL6Vxj?JdV!85
zMn9S0vv8xQ;{oewjdRVQphF0|e4s<<I1E9rt&G#b_Yz~Sw#DhN3kyQ%NP!^QiZ~q^
z*3*{Q(nU2lwU5LcEQ1&i9d;3zNvwe2a+R?2ekMW5a<JtbF2uLIKZ^`6YQp6@wOSE2
zwRf%vv-}kS_SdyPgh*Ty&|>S%?lL`ZBot^<E);f2m_=||FeUTX2c)$7(wHYn2bXLu
zoLtjvX=nS1u&DTPF$D2$nvl~E3Am~n<9-t3`Qj>aaWc_-gKQxlx56?<JKC!WBb8s6
z2sq0PZ-N^|AhsFj)Xv0ya-Mk~Hp!<Fzko3Lm5ARHYZcur?iCQax!Rl8F~i;c;HRC+
zxW3_1AGk=#c?LKMf<=a4ooOlQ$j(L}t~ilkkWEkUjE>Wve`04E{~Sa&Pd3@c?6f3P
zcv^^$h?*6aA5|P+sy&^b>Y8iJO{Y0)c^dHuB!a!-w9h{47jK103a<zNp6w#oH8o*;
zynoP!C1n@HVZ10m=I=PTCqd8`L=6Oewz{2;?GOwij9yG>dV)w}6(jQE^z?&Z=^_eH
zcAP~KnJZRaoc@y`DMr`q<i+XZT9+KlKXoH}*f)pkj01I6+nqS8At5?JM}V$zkffrY
zgsPgN`&S0Wlav7mg{JT7b~;*3UtC0R-g@}8gm~u!zKEk+#aNvvh6>>D1@D6(7&!zd
z74mzzjgB#po@U`jLxv03CV7Q!ya(n3=LC}YR&<rm>IBT;2hal@#sUuv4pz9^$(KWh
zr)eIFFCYEXnn7j$BI<Z3>~o9Z=D7vWy}W()&%ptwB=I~T;0!kpm3Zo99RCy?a7HBd
zYZ;%X;3rI+;faS%jL%c;sVtr|mEhI5>&zmaH_me6MF=kC+&CSFte)WMG=$rZ;l<{J
z%F`yxvmNBBp%Hn!xoLk3ErfReu#JvGX6j5K{^slH;MKE+ZNIp``;joi^W&8e3_*e$
z9-h<U#_6z^$kY5YV8RGbc#lD_KoEP4a~8ofA5LM!tHwEnIAFB|&x9c?2B@8XQe^Eo
zZZ3eJ#R$6*GK-hRZyD`m;vEQ1<8GXefSKBp37)?~&SKj1uaRjp2K7V}YbwF1V8$pX
z0@t)eb$9}s3BeT;Q3Ej@Lx(*-loRG<?&w{fvbgC2V;kG);JFIx9<j$bXAsX?Euj;c
zT}k{C8H;!bf!we$rZAAq!E09BAzP1Gt+-;1gVaEnjNESAC1zpb)gQ+u$;Bw(jEwt>
zlBse5ta1H8^ZLt>(Q`ez62d|2FBNpNx~wMM{zW$3$n$d#bgVf_VXxfeHJPyHZ<$D@
zAP(}~(N0G;1mz((LXDnxcq6Tz7z4oqy1PBx<n)Wv$Ki{9gJwj(M2V4fce~%K#*W`z
zCWQUA7J|$O*30PqieUx!E9D{*ZU`WrGagE=udH|HBJuA$G~{xzODX*e_W#D?9b{pS
zqm?=}@jxq4c&N0IpIGRUV)=!JN_)16r7kI<zv3k&OfCgmmJQAJvr8^pFx~8@*e4#Q
zG%ekgRPYW6T|umbWNH&e$*5WdK_~hp?PAt%XIu%ejE_QO!LJQfPZ$e{?hcskma&*I
zVdu~MjjN=C+KD#g&E$}f(at(r8jtZQNvCrsNqJGie3FtMX3#;Sjn;6NEE!DwDr0&I
z!Ts!jbA_K$5muN8(|s++g==oxc#1)xc(=w=44gd6@YIr2RA_J{|E2#SC?18R;?7Tf
zK`&o+fQ@K^#*;#s$s1Os$MbP|-+>?j!6G1mAIhTq*{a%<1HB)0jYaRL5DWkUwTE*u
z!D?hD-&mI9$qdWSgYkKEC2RIDBo(I)C7|~S2u^Iolg2rnu$4?iWF=pNAg$jj^u7f_
zTH=6lPA6=A6A@Y8zd?}JADi?BOpT@xtWmF|jW|D=tp)4OD{o%CV-AcDn~fb@qx!)S
zv*_|R1MA${#I+mz=H6p79B4XXyNQF{E<b6&Tx0M;95bTJAPlEPF{dfGl<ADls8k}S
z&Mo|a`PPvx<^8xBS-t_!S<#teIGwlbl<qmgG7j$U*P9Gh1mkophM@QazxM)T!KC8b
z+!)Yi1H*ATc$0-h1h*@ZC>&4Pw`}WT;XcH81d?M0)lz4`E&JNSe9(q1ZruCxJ3y~M
zFq&;{>=34*GWkZyb@*i$-pZhxa2JcN%EOLkXCel%CzB>&z;r8bbh@=Dds}xzzJYK`
z=e^NPUy0As>tNt~NKc#!P>E*T7@-Q--7SbyT?6TDF4MaOGJqeMO$1(%l#&6h5KKdY
z4~32z&o4x-xp!l<#7&zY6fmjzl;$WwjKrXgkX)P__`wI1lOIDc)i}gzFz{AL4nN;;
zWH5uae^L6*k}xYiemP1>sP1yp*_nz#k3o_<J>XKaAA&UrjeW)--i_i(6I|np@;iG!
z5f9^jM)DcPbD5eO;jn;u$^yn-R|}o-x?6C~H&JHbDj6Z&&TG{2nPvCc7BbqVqowf}
zpOQ3Aog`(_d95>MVs7AV-$=^uXmrn#4N3iaV|og)4T6vOP4nB>M%ZK`bUUwcr;9fN
zC=~a(?ESzr{{|qbs90NZ*uR}*@>d{9Cn9>^fM8-1G@cadZ>B-zpQijRwNy+Hok6&<
z_KCGYuvAG2SUPU7LA6o|{Qb71oVfj#4Z$2E`WR>8qNRI9te@3+5t52KM_H!#H3&{f
z#6IJkPS~0yBC=+GfFP}ZGNboH2+|TC8RvAu)+iB?HOhh@t$&uHx34Ml6oQW|l0yBS
z4Y=H~;r>ukS9N{^rpxNrsZQ+fB+Qs+&zoQdDLS9Y1`_I{q+o15Mn&a1&G^cr#P`4K
zf*d-ZWd@9iyI|%EQgm4u%mZ59cy_a6pWJ@IhMQ|P@wlJ$Ip+}uad$1LB?CsmoxIPv
zL|{<jX?JHcP*r5hc&M$b`iQ-|Nr=aL<fId!pMpU%AgNA^KcwiLV`5JwE;Y`{1Z^Zm
z^lezu(i9URF~{hg3qk)8HhCh{Po4*dy@bF@s)PGk{xKd7_CFV@c@X~|k2fHzAgdv_
zL;TGj{|>{y1$r7`e}nkP$(V?vApA}Gv363Lpk&=y&`*F&ObSodl|w%hG7G}r4qpdZ
z57`L06|xE9AGATa6w&}`gtS2XBiUARoMc;D5PvJ=_M~*Q<J;nGhJQQ+_p=ax@9Gt}
z4?zw~c+JiWSO1s`_dLi_$O_0R$d!;$=#J5lvmj*<J{z6@nFyH)@vmuoJ1s~<8!I7g
zkSO95K#Cx=<sY=oZ~kwD@Y>ful6Ab^rR+!we-iFjApA{KUd{SPvhFSD4?y05L~)fz
z@eih<@QdbIkZedF2p>)PaR<YF669n^F=QBI45Sp|AIW*}_gMY3emHf1gD{U?5I=k*
z+`N3A0+|Nk!-I8@^^i@FEfD^`Dxb{X4e<}!`ULVR#DSi>tw9KFQ67Xm1la?54Dtlz
zNyyWXXCco+_CoyQXtvlUEGyf@xBCj*uR>mf?1OOYl27dXqYvEuAV+I6zpi5t&bB)X
z;var{P&W}W3F5cO47g`PW<mUe@si^v$Kg$ff6(0mSqf=Q(kJV#gnlQ4ZR{V^t%h6!
zSp&Hq!oJxA*#cpo_-XvUxeq%3p!-3{Ly&*f2d^N`8<71F|KPm`zdzp>!W#|$NY*9K
zB|n^Vijq7Rc}q|WsfRQ`8X+x^r4aw%oE``9=dwSKw?VfZ!i(hxArC?JK>Wjx=iBDJ
z0zY833UVc6HRKw|8pv9RfB5Nm>F(#T1MZ!WyN(jiuS0U#nU{ai{jc(7Uj9KhB{@&l
z(Ld<!UgyV>!s(_w33(dwGGsr*Kj^0X0m7Ss0Jc7Z+z^GNLHwf(7iE(m(;&RK_m5=V
zEa>M!czNz0$vS=*r4iBuxf8Mzau?)o$UTr<5dZKm@s~n(4TM+lYm>s0Z6(J^wsjxk
z?}j{(l#X_MTf7bMkLTgu5AmM>_*bjE`1W`I{p)I8Yx+k$+zpUMNDIWj-1Nh*hi)U}
zRtPWt{3BV%D?k6>rQU7`uZ~7S{DTizAAvjp;f0ugB<r4q{xt|M()=S?w;%dX8J1+1
zx<5lcfPCVIC50!4`DuCe<{$ngnEyz_*OSTDK^OPo@;?e^fq?sQk4*n58_wo#aq%hm
zKXuWPrmE^wVs-T`)lGE`3t~$es#@w6H8eXm{Je&$`X%$LovJZ&8k-g^XsTQot*NW8
zZjKIa9X;yAISU$=L|Yaus&9@~HZ6=+FPv9Be}47+IisT`!-kI@x_IQ!g_V~rYMO(<
zp$&@~s)trr&a0bKXKl_|SXotD*YMx5-MqZ{KP+>7-Ml#qs;at`eROe2@o>Ke|6vYC
zZ579Xx}s`P!_o@-%QwSMEv|CVVN@@yY^g1-<&|&6{OX#@CG{;8Ez29Lo1w$Wp`y8E
zeqBQgJXlfc7gb$uU5O~rA_fvdk2R*Ly4sH{yO?yP^Oj&J46SPzYlc+Fbwa#^aJ<JH
zH|(~Ayzu$GL#e%chrHhS0|#8WAvf$Tc0*zBm}n@?OD~0M30*y+a5Y7d$jgt0dW7Bl
zXz@_^mh|>|xH&mq226%>qoGLH%P0*7LiyhMh#Ly!hWbN4DjMovTpV;6dZ-oZKB2U*
zi&!Pzx=3+oNPehfU?_&a(a@xUh?eIaZjFXef>5}ycTP?yH|$lJ#2GV>Fr8%gm@f+a
z;!K%!*J9+Ga{Tdg$}!=HtXRbfi7FmhlxS!Dj|@zz#1Z8@JrqOPqA20O<RW(QpxL6Q
zAoF9qf3y~(`Ih>v7dj?<Y$*K%1fcIi;e0gaG3XF4d_pMQuppEgcGt0?bI?0(D0Oit
zQV4HRDAEUY%=4}fAbL*r#o1vm)5Sn&E{%rr!u_Z_1-gZ9DU`jV(NKQadj&;6XSuc+
zu3pYA&hyq-3yhs<VmBjp!bB(*_FhMVqG;%h{Lm0H4p`fP`LMg=ie$r~Nf>saGfZm~
z*@*ayxcLJ^lcM=io9(sB-B5}dU8&v;fl??_yuW@WilWdT^{~C&7zJ3$bZ?(Rb_AkK
zPX$Jr*Q*q5(AdW`NhmzlG*$#(PvOA+C7Q_}*u|leF5}nacIR^DHp%-{I8mrOQK<B=
zw}PX1_`kG*?(}Q(c?pqGUfA1Vnz+BWFB}bxGG*Z`vO|M&DcK4p9lE|Sly{tF7Up0P
z+GO$sH1sJLFnMNxaAtBiU|e{U+?ky4k2o`Pdgpkl(C36QOt5W{RPSlrCY>AgPK(;V
z6TEYaQ9IAu>DHixsopK^Q8fSQR~lsrTbMd75T5r(+#<4bCb6|Vuf%i!R*0wC+#D=M
zInd^L-*V0Hs|{y`(#EQXUu?4j>zg)g7>ZoVpkUa0sSPch!*Lu9Wq8YqhYlRr5{fv1
zAeObPnW0p=%($k*dx!?;%Hf}E{#lZ6g}qBL-s$xUN(obXI>O#hObPN$;Mdq7bmdxG
zVehIdlyI!o46tTqg@%{}p9G_!BD#iJMZS&Yef<gyB@^Qf#4zRZwqFsY218x}DzG0g
zGgM*%euL^8n*&wkJFbX^VkYSIpfOQuO}L>msLi*5);N2G%CL9Pj3-;K^@)0!Fisc6
zI%FrdvA+JuCN%A676HY7&-RyzfAhZ)|NW%ay{=m+{92f5n}TBQ(=wI;3**Bwk>pE+
znHEuF4m1%uYxUQpx?j^R*UnfUCe{6pBkR(eMvrKKSCT5UDq-3d7%%%k5>>)hhzjH4
zDMM}e&!p1*Gn5!{W>~<YZ4TQw1LaGyTWm~Py`R-leKwwH!l6ei#;O%&>M_Xsr*p*Y
z37Y|Ba>Jr&CJzc{hO#C>0h1=pq|cJZ#z#jnXl7n`7*oNLKY=(H!=@0cS8(-^K19RG
zdNU=wk3;Hm)2JE@-A&ke^a-Mx+MCgVwbT^1%Lp52CtC8nlt~RoyJlRinTryc`iH$$
z?dnagY$mSvm(HFvxoR*l)9wS{deibY+2PJ)riOmYXkGD(W1B@jTOnHhoC#y9+I4WK
zEo@bpv}b3@?7+l2#D+90toL4<Im<GRcdO~-WWDX94@@6f{aVv^W`Hw3)3F2nL@pH*
z!WG%(l!OyQADpRBRk(WNq64l}b1u#EO3}tS*|QSo2%Ngc*;B-6CWL1QI4}eY%+L#a
zXWQUWCO8}oFJ%mc#Tb_F?P4QiO}FcLk@rt5%0r_09AVzx74|e|&sjWCA_-1mSins@
z59fer4K8m#Mf4aZq`A0>nKK*;_l)gJ@4F@oyHtj~=cK)-i}rbGztgEjkzT-+L~0*<
zg?7BDL^jQYz3I@K@#Woa5`;>4sm@CQUKdQlUwDe6eo1~U>o?oTlW^US#RQi}xCfZT
zdw>#eaTLT~_<Kb2aUE$^C0xiW=~kPx2<^xAG1sZM8bfwS(%a_8t1#62H%ijs7p*s<
zL{T(c@J(WB6WhO1K44<^_nzXi&<7R<guU;z+m`;h!%__J?#1;*gcswU_j4y2N*#m#
zDmcZoD2B<sCU$@C$s`NAF$*I#CdKnkv^11Dpi7bm+i~%c6UxMRNy`gm79nD)_Y-ra
zlIHyoxgAB7?!DF)oxtmB@4L8`?sA1RsMzZjEe@q^f*IUP<X;#{D-7jN=OC_`nbU`Z
zI4_ib99t)CLZ~PF`G`F-G|*dtyilWXzONlv+FeoHU7;9-D8IMN<rPmPJSN-J26H8p
z&pzr|92%&ECLTvp_>3<MQ?dL46yn|ho#BRh@_r9D4n4!AaOCs4E8Uxd>SBbx<KRYw
z)hiB#Jmi_`E#lo{J}&LNbj&OSdEsHm8oL+p)tR<PXNP#pC$M?axtQd6H=w`%m-inl
z?Id4gE&N~IfAG%Z$a|H}Ywc@SCf$GFQrFynU;vr>kM{2OAFnIqj&?I8)4kU*Rxyx{
zx$<*vK0LE3nY-$v-+ZiOR=D}_I&VHuqHZ@I2`ijNdEO4wRHM9o9;RTI8=B;sh|e)Y
z3%C_YGSUBwZbe`Pw<0NF+=-T;v&$zS{}XYWXK(j;>xTO0=VWtAOmai!@@RrNH$Z<u
zP9NTj6=Py}%cB@=KWr}!WqHr9r29UU-o?+pVGM=6=fBdzZ3?u7=e=j<Zx8R*cD9Z0
z&wwA}GCaaAqx-l><YW)C>*(z~S=)v5Xa3rV#mp|D{HrBxx0bXgx<!h5J&Lhb>XdT7
zV!f0U3ss&Jm6e?ef6;~y31eZzDjb^R7BdEB!^51WxN$}K^RU#JqINmqeaEbIdET>r
zHE_eURN3!Rm|00tMVu78PhdCc%#^fjqjD2MC0PHw)wumeG|XnKq<(WeYRYJqSTyrP
zD)~=r$xFh$IbuwylR_V{p*Tm_Qv{a$q*y<cjUOK^R<Wsrch5?<bf$M+)EiUG=D_XU
zK-0PTI47Xn6ZhjB&nezBW-yj`_ao@&cf?Px<n?4a2N7mlda>CS$?Gx-F+5Z3JuzaY
zdNpSA>)NlB>RuQ#>V4OpfL_YSS{2Hij-gb?Wi-^YG=!xx75C6shPy1U2*A?ILDv~J
zy!-lI$W=Omdvos8aDBz~Nq!Dz@O(FvIf~WCsp2SsX5Br7)-i>?c+Ex4U-=5x+NNkA
zfUV?;ikkV@C0$t2x~Q?b!Kql(P*L4l*HTg0v;Z%@sIHt}v3U5YttA!nE1imERV|Aa
z&chC6WlObF(KK?j)7(^b)<h<2u3OMhSzj@4NsY6lfu8F5QEX#674`FKn(I~|dQE*L
zELK!NJEEilA=OPy4U3$Lh4XxS$c)~m`sxPdarT%w)0?ZCn&(v2S1zn<8a8}R&7!8u
zN6b0<f~n_CtvJ<kPTAD*Ips}@E~~C;X`XZL*=HjYvjJMyP_eLjVHJLaf}5&~mLSiX
z#zoD{y9RsX*q>c=c^yi2R^0*?_1sC*qh}BQQq=4Yo4xPhCBsKV2RBvMS64PypBSBu
zo#dgTht6xNY^bV@HdQaJYsMyfv}DwmhJ9(|CDEbCYRTzUi<(-hTZb+j27gQKl7;iY
zn)*eREkm(uetPqwnieQ3o2qJ0$6oN#QO!daMu#q#zpS#UW@t%t=!GMqLu(oq4Q*~|
zs;feh`nt+yZ0JK-qdonh&8Q~#_Mw|!*;1MCqt-18E0)c#M0K00o3X9zEJ?IAgKF`V
zz(HrS{;2yBRM`~FCR|vDUaVW#xTLANqOqmPsc5KfZK-i!VfZMfK&9uS!)3bSa_mi`
zT;@;L4zFxR`4(22p-@rL96N8~IT$(fo1Mn<8iw;v2{N==f9Ro8>RK`MYHFIRTO7Rd
za|wE-dSP|bg6f8<<xb;;>^fEfb+?Y?rkZ#LfigGDcPgv!6Ce09oPSFAXN0YQ8D32-
zi<VV2Ye*#x={gMQ3gy;#DjqeMHaTMFp5wk5HZV~Ap}%lm=NPT3twd|FbPG+PF!(Fj
zS!O6RXFm}p4JOtw&ID}hn_gH}Rf`HNn%C^iqi!lD%J5ESNv9Llsj6SpjAp55o?nLt
z1a)W;^Q6G3SWvleVWpXXaB)VS$r;(%JsjH=6;m&mcxKs5r(zz4GKzrb2K9B#2w2F0
zQc*E|BDxdQV$i&_4s&r?m8rI00X{QAl*Eugk*X^jmNfdwDwblZVrZI1=Nf@JHco9q
zukbIs9gS4iJRjLMP9A=$(Vl7ko|UxHI2E=2(qI}D_Do$cfzj$t#l#EGKEGlb3fEM}
zRmirg(_D*rXI2~&nRPZ1w0fDYZmzNG6rQ_a;-ENa{&{G>`bG1wbR~~{X1u)G^s5@A
zuDTkTp_3}>J4g4Dh9%9_Xs3qiW$2%!Ef^H2du1y}dqw@Ik(G85%&WiLEP;zh3^%>r
zvd~!46zVd25cO<!SA!W8%TNuZz+by!&Tn2+QHyzqW@s#9=dnPSo2<F;{)>l!ryMb|
z@k}a_yM}S+lChw=1<h2=zCbI_M>Q*&nG4#B)6*X*i9WArwgFhWS{7YiQD13B*SzEz
zV44qUYZ}biMW+enYz8RT7d+5XcP0wQ?(~=Png;W<j9rP-ia#o_cCc+5ObKnjm?g`p
zfRV=Ps=AuG>iM?+sxg9VaN;p1B#g?s=8CFT42R}w_9fRjv-a86t*qxLW*FKT6V9|o
z!@|mX)CIPgor6=(nCM`hKBk$cs5nPO&%~3|bMz!Nijz}Sb#wEgrsnAAp<N!Tp7_5#
z+u&)Qc|i=nwT<nPl|3>t@q)(AgU^r8?2)}Xban6=@7lmk?m0b*)}&sSa((26@R>b!
zxn~YR+)6&lb+F;&IH6HfhhE@>Ga?tHy1jzgZjPJl^>vSR`?&+mqr*<i{8V4(5p@3a
zS*MTBsgpzL@0#3x@2E3{hsT`w$$_LJh!^eQa~FwZHk_XUvq#W(7<x{)n?LCRJ3>5s
zZZY}r@M+8B!^4-5k`K?pcb$_C4<F7?K0F66;!Qd{d<`V|@KBrnP_Px)2fa`~^MY+f
z$|8?85sO-!BAm#&KQ{J<eF+SvW!uj!lKfmDIZNbkQPO{__@c<qy-|NiOv58)`Wr-k
z^@9E$XjZbHI82--?h`*0C!pCGe}>4<oY2qDr;z+C2f0V&=Pu~y=PO7=bNI$%zT_x?
zCTA;?91A2~Iqw9}HOG@Z@VPwcM~I`vn0SF`zCeuhbLFoVo5dC4SH+vfjp8=(Zt)@U
z$Kng(FU7aTKZ<zPZtEj{NsNgz#Cc+?c%{hCl(POEBEOPM|Ib8zrj!0O^e34s4iZll
z%fzYTJaMte&w4Wb&0<{qj<`pBR@^84Q{?ZPF?~PrL~*pZK;&oe81E`^v&hdSQvVzA
zpJE2a7xn$clf=`+@#1Q6gLtp_i1>5y4e@=^d`=7YM}=%Y=ZMqAYH^8pwa6dQWV!AT
z?-w5ze<A)>{HutE5++@a$Y0E)om0hg#OY#<xJ=~dtr&l^Sc>^W|9Rp?;sSA*$j?YI
z-gfam@lo-8@t<NQmQBV#P8=$pE?yvBA}$oaBHk$8E`C>hM0`PfOZ<x%#2U$bbHqw<
zv3R%m1M!z)A=VD2D-q8YCx{n{^Tb-QL2MDP5U&@viVuhnljzGw#V1IdLiQ^Bb@_iI
z9+3Wz^8ZErP<jt(nLZ+Bkf=wl{QbqK^n9B?!^cQJRy<q!N%Bt-`IdLapC^BfxKvyr
zwv&i=z5F+c8>GKo{_Wy7rN2-92gDyr|AhQci@y?oEgljNi+?4NKTiN`kD!=JLeE#l
zQ{PwQuMN;YL>wcI6)zAci*v>KVzanRTuCCIYvsQ|Tqk{p{Bd!I^xu{Ld*V;T$HkY#
zUyA!k<nyllzZVZn|FQg^i77bealGMUe&+l)fJD6u#3AA-;%Ko{jFCt`k%Y{Vey&(8
zeG`dz8^q1he~UzZ-x2SV{>LQZ?-$>Zp1%^x_#cU%NuPmpHscQ!N010Rn?(F`#d2|)
zc!^jkUQWW!ViM`UD*e^s_0s<jiFgl+4@>_NiTr*k?iUY;e;|?W0}}Rw=qtug5qpX`
z;sCKgJefrL5)$dl#L3dPifz*0Ov3&Kag+3Skg)Td_>%MoNW?!VzAybpB;xnS1tpnJ
zBL5N+@kfbYmVP{mcy;0;=~t16zgoOb`ddlF|AF{p>GzU||FZZi>E9s{KY|N6GLuAk
z29StfAPx~v5yz5<Uq&MSbm=b^FO~js67klG>!tsm{6CQYHTn0;|0fdp|5f}*`Uo!D
zX>YJtOd|ga<)1G9Qu$ZPf1CW@kbgG``wxmglKyED_J1$_N%{b89~d9c`wi1c<lC1-
z{L{oUq@OE)jr_|<q`yMEPP|e49};$MBVqR*>F*Q2Fa2XA;=L=rFa4(^><4g-PDV)B
z!TY34{8Pm*OFxlBymIkk@e;9~L_SR<>}-&Kv-}Uq|A_prld$(2@plUUqr!QE!0@1$
zDfSejB=Q?XBEM4U$B7pze7eGGq`ypT7MF?Fkg&IwguU(3-zk1q{GRwD67hdZBL2(L
zzbd{d{#JaCM7+O~NY@vi^(F_9(4Ru0z9Ym^ah!M#iFi{;q-z$JOMg9y^f!qcq~As&
z{!hf8N&hN|`1`~+rT+to_{ZSe>tqgzd<T(;f0B5L^ra-?T_RRV-$EjOtN2y%YVjs<
zy||Txo$Vy@`=0dQ7xzg26p486iHD^RV>5yIrHQ@8Trr<Sx)Vs)A1!^Uc#e3UI7OTx
z&Lxqazgf-n%cQ?TTqXUDB;ws8?iL>upCVDt=fqdU*TmnENdHF?`S1pr@q=Qf*i(#>
zh(Cx#{4YuWWwA^gFJ43<{v~3i*rf2KB7aYt`CcWi71xPdNZ8p%BHw$ZzhC^R_%rbZ
z67hdYBK|??4~c)0{!<e1^7~nyKqCHV66Gls&y;==iTI1eCDLC*BL4N_&C+ir5&tpq
zY3YA2|DWU!U~`A*`D5T@KN9JpVv%^N!cP;=70(x^lSnt4L_KPyuNRky%f&0jYs4E#
zTmw8Nek`WpOSRPJilfEz#Ts$BxKaG3_?Y;lh>>Q>iQ8vGT&5c0bZ>~^Xo%>BMdD!b
zZ1G%ik~l@YSiD4BAYLvuiA%-x;;rIs;@8EU;@#r+#P5rbh>wY{i@y=y5#JO4BK}?M
z$^94fTaK6~M#U4vAtLwf7=M&_o_K+HnaJ-4Gu{$$xp<9uz4$+(*&jmu?egC#en-4l
z{6PFr<aR9c35r=_wip$Q#9`t{@pSP_ae_EWoGxB0ntdnaS0n!-v03Ezj#-{I@oMop
zalOcWO~$)T{JMCTc#n9$_yh3~k^9L^|D5=O_^N33w-Ele{O^i~#Sg@f#m~eP?pq;U
zhWHiHyfYN~>*T*t{I>XA@j3AY@iWomeihQ6E}ki#Cte_4E-n)95Wgk<MtoZw3Y)Zx
zAAK{tR=h!cQ#AWnaG%e8C-6e?C*tGcbK(o)AH~0jCvtxY>4%EurKj+>%l|9!*W#DB
zFNE+fi+70M5(jes2jPX{YH^MDuK0U#8uwigf2R1j_>_1S)^LW$#Fxca#r@&|@%Q2%
z#Vp>pBfZ(L07uCGCDH6pK!29}6U0g4bn#-*>{}qd*|z{Mmwu7BR9qomDPAMqDBdF8
zCq5wlLj0AuUpye1{R!mzNBRFQntclBd9Gr8!=l-zfWMdg$BM^^=ZNQtlf~)crQ$rX
zPFyH16<3H~6|WX=64#3zVqCmayi2@SykC4+d{lf&d`>j`8>pYz-(dZ<Ul10L5qpdM
z!~x<7;t;V!93`G1ntc)2pD4fC7lHpG`Dcss#aeNZ*etFP+r)2*-xj|oeqVe<d`x^s
z{JHq5xKDgrd{;ayn*9@$_n-2++Mh7{D9~rf-&@QTqhgUbL_9^DBu)`$iI<8C#LLAd
zajDoYUL~#-*NL0O+r%B>PVs#0Yg{PK6z7Qke#%1mmx?RIYsDMHP2yJZ4)I&!1L8yC
z&%|fMSH*qeZ^hq<hs6)Xe~S13znQlwVuqL_9xIxC8uZs7`G<<b#WAA4Z*#8v=Zn+C
znc`()gSbq*LR>Ab5pNbZh+D;N;y1-_i}#5Sh);-5i~B^gAB1|nFTdFrg8xJLKM_6d
z(?IX<5A~40m)Kt%DEj+HC(D1Tc$#>Y7!xlLCyO)1IbyX~CpL-xK2*E>SBck)H;G>p
zH;dcE9pZPydquNvh5GK1|8emt@kQ|!@z>&;;(OvB#J`Ili$U%u!G4N(jM!Vu6Qkk@
z;t<j7gCYId@=p*aiI<A=#1^qtY!|N*uNQ9;{r$2I`L~OAir*3M6(15G79SU%68DNP
zi@z4%6c37r#J`At7tQ_~>TCAjz*OyjWr{n*o#J=J?}>Xvv!90aPs#tB__Fw__@?+<
z@eksk#gE0$#IW|M(nS0awCUemae!DLo+u6#M~P#^GsSbnN#YdoV(}8u?AM`QX1@+J
z`*on%uLD;p-fHm%@n&(8xK+GE{FZp1_<;Dd_`LWF@mJzo;ydDBM1Mc;Q~3khKTG%b
z(ZoD4Dh?Hgi(|yG;<@7a;xuulSSePE4Pujcm3XbVPTVMdUA#lQPkcc9sc7~K(cUl1
zZ}tu0|Bd`_i-*L+;@`!O#h~`<QpBF3*<XacJo%&IiQ-UklsHB_TRc}R7pIB-eq^Qm
zmx&GHGVuy=wYWySS==CQ5pNgo5Wgk<Sp2E@thiVFrTDsdKs+e^Rs4r&_A}8gW<L|`
zseQp5ae!DLo-Up#ju$72Q^kwK2C+#r`<Te5UH&!VT5-F0r}$&>r{dG%^P<_;ggvvb
z3BD=)Z^ci=fcE=RMYF$&_&M?)E9Q&Gi$lfX;(6i);xuulI9Hr6UM?;YuM=++H;S9Y
zxcCk6+v0b{?~6YaUlsR>Z;S7We-QsH{zLqyn5O;69%7DotT;$KNjzV?P@Eyo605`o
zVvE=+UM*fHt`j$kJH(yh1L8xX*+)gcJum-n#J5GWkBaa#?q7mE#T;>fSRf7&PZ39n
zW5lyXv)>APljNTwn*CPjE99>cFB7j4uN7|+*NYuuTzo)$NIaGMrm%mSc&2!cc!4-s
zyjZ+MtQPCU#o`k2E8<th>%<$yuZf$*uZwqxcZ<8k?~6Ya9~GYve=fcxz9zmQ{!V;f
z{Hyp6F?^hDk2JBjm@5tt3&bJfDPpNOPP{;zEY1|?h}B}9*eJG$Ulp$w*NW@J{}DUH
z?c$x{cf@<e2gN<&&%|fMm&9L+Z-{S+zZ2gVKM+3@-2t}!LSlxPCH5BwiYJIe#1e6o
zc!qekST0TzXNwhLtynKMi_64z@hWkxxK8{Zu|wQ0-YI@ZyjOf!d{lf|d|v#k_z%$?
zsP+*v#h&7^;&I~f;)!C3I7&QSJX4$?P7-H`v&4B~jo2VIiMNZ}#czq<5$_j&AU-NS
zAwDO*AigHPA^ukUo%nb0V=*Oa+b2WJ5swuM#6jXI;s|k!I95DYJYTF4FB6-@rDB_S
zrMOMpA>J+S5}y}e6!Y?J`J>_~;t269F(ytIFBWUXdhrUeUEC?&E&fRSiTI-Uiuh~s
zP4NTqL-8}wE3oCx7W;|=#X@nEI7U2QyilA$VlTT|{yMQy`gZxR60etjv;4P-_lWn2
zKNWu_zAEk$-zJgo2l9U?ekOW_wthL{v0|}UBAzCmE|!Vo#f9Qxah14Qyg|HKyj|Qb
z-YecO?hzjme=fcxz9qgR{#E>k=oHy{1;upn81Y>3d~ud|saP%6iH%~5c$Ijqc&oTY
z{JMCDc(=Gq{IU2`@kQ|!@z>&;qIbNlPed#b2Z>)6&k$qc1o0BFQmiF0E|$rEg}7E+
zCw@cxrud+^NBp_?lK2`4yYI{YC-EckQ!zBi)+bdg5C@5;h$F-?;#l!q@qBTvIA3fR
zuM#(ko5Z`sd&H;2=fpR}x5U4S{}9tou;uR|o*)hp&k|!|g;*u76jzDYiZ_V&i1&$4
ziO-1##Y1B1U|XI{aj<x@I90qzY!I8o>%<$yxcCk6XW}#BizNE_P5FN-rk<#Bh}k6K
z70Q2tSS<bN@}DV=m;NI8XN&WsUo8I;@fz`Zu|tfDyTsk%56M)#S6TkO;xEP5#rMTO
ziQ$uMz0$;<Vvd+6M#Xc)^Te6r9I;AVATAYGh}VfXid)5P;y1-_iw}tpi_eKKi2KC@
z;_t;jirGVK{rZY0h(p8@ag=zv$nT%=KB-)sCRT|H#0IfRTrPe^Tq~{<<Kj2OyTp6M
zpNY?i`^5d?U&OzQJx;de>?IyAo+yqJ%f#v8#bTq_B3>)rAZ{1$6dx4#h%bo05ci4u
z#XpOG6MGJ|<;@WXi6@EYi06rO#JOU#xJ+Clt`)x_ep7rvd`SF>__+A2xL15%{FCSu
z+wum*bnzH5>>xZ9?^Gu-UU-l}F-6P}{dm}}Hu12XWQf~Q!>EYUqw!<;F+}qj4iiU;
zqs3BjoLDB7i_^rJ;vBJ7tQQ-_7O_=aDXtOMitEIU;wEvcxJ}$4?iBA9cZs{jN5sd(
zC&g#Qz2eK_e(`{KP&_0a7C#U_6h9Fi*S0HvjFtVCB4&tv#qOV@Dw2MfI8q!fmWt!V
zGI6}f??;;TMVuzi73Yh!V!g=URbaXnu~l3tt`b*^Ys9tUI&q`8N!%*#6z>*yiMz!I
z#XaI9;$z}o@n!K<ai4flJR}|#KM+3@KN0zR5Ug*8_^&<>HdyiaBb7|o{qtd?r7so7
zixb6iahf<&oFmQ^=Zm#sz1S$Wh^^vEah14QTqkZ6H;G%tZQ>4bm$+MeP~0PS|2)}~
z(myNi6<-!#759nz#RK9&@sM~}{6NGPm`yte#qOUs%aT4@>?`JpQL#uIES@Y56Gw`p
z#ZqycSSFT>)5MwL9C5BVU#u1D#YVA3Y!z3EtHjmf8gZ?-N!%)K6L*L^#k<8_;%@Ol
zagX?j_?Wm?d|7-|+$ZiA4~PfFL*ila1Cb{x&Xb^+BAV~HLZ2mnw%Aw969<bYi~L?T
z?Tr-2iDjbsek{T#%3m(>d)!PnSDY`_iuGcn*dn%yE5%jfYH^LYR$M1;6t{^x#GT^Z
z;x2Kw$lsq}IroT<h>wX+iqDFB#h1nX;sNoXcu3^;*J=L~k?&BapTFBc^0ynv46(16
zCq~60kw1*f_$Q0QME*D~^`pg7ahzBtmW$KGnc^IAt~g(;75Ou}wBIPUh^^vEagDfE
zTqkZ6H;G%tZQ>4br+BxxOWZ9!B0eTQDLyOi6<-!#759k;#Y5s@@dNQg@e`3R4q&~5
zVwRXK_7(HQs8}Qp7Ecz3i6g~vVwpHzoG6xy)5N*re6d!n7aPSEah14QTqCX(*NGd&
zZQ>4br+BxxOWZ9!DDDxT6rUCMiZ6@%#RK9&@sM~}{6KUfYJV|B%n<q0a_paMv9FjX
zM#Um=uz0dKS~TBthn;cqmx<%WiQ-IgjyPAGFV>3nB7bXy<!cf7o(lR`imSxc;yTfM
zpC0ix$-h<HDc&va5_gLaihIOI#K*)Z#b?F6;>+TG@ql<xJR}|#KM?u*BxZhyDPo4$
zSIiTmB7ZZ5>4u5?{S^8~i>2ataiUl*P7~*f^Tk@RUThRw#8u*IagDfETqkZ6w~0H%
zo#Nf%E^)W`i1?WJr1-43SA1FAFCGvNiigAx#ZSa@be)#X`<*O&f6u?~DQ;fAu%&XI
zQ_S}v8P@tPya%ksDK_t*DxTMjA8ElG=8CB-KJxW1CTxE7yd?|lTZ@XVyK>$<ynoK7
zv>LvTC@FF!-ea_&TDEPBBQ^E>;TBm$;hf^CMGF`5^-D>HYVd0@h;-(Z3yLdS@K(Bc
zOIl#|-#+kI+`+AegXO~<BSjx*K6B*bFXQ2|$sFC|F^tCv5H$V2j5iE%y62mReFXo&
z>E9eD<1f|Yj1TL;D!khPZhSn+VH^tcn+WmC0H;%qM0_^xAAZ<)D3a|>{3?E{37;*c
zJ+^^wZzkM+8aSPSgYY|$e&v(GE=zJV-bp9ov$@zC@ekid4HU`wez4wgRu$QNsrU0;
z4!56%Hp(w@oG2YS{IDhPC);cJzTJaiJ<=h*y|r-rY2b7kVK0RVb@*Xx;7_)<8ur%p
zu;t4{m~ZcPxcxLV(K;93No1xv{ID(XC)>+@!uAuR;-lLMdw0RjG#n2+ez6qa#lTwW
z9}J`1FZ%Iv+wj|Iek6r4-lKB+LF*8&)c1g_2aks#$>qyK`Ldv6`S4NCMEQOWH@dwM
zFvqj7$1&+2%##P{&lUPVM7(k+bK&;w(LVD`8b;3eRk&Ax&Ody67?NG$os9DR#*YO0
z@j6$e5hcZoPKgdbbyUf)k*Af6IxQL<hL?%^e}@knHfq$UXtZQ>$*9prKR2!YoQW~l
z^)1on;DlXfwVHz)uO74I8;q~C_H_>5|3>Vh*reDwvHkaN-W6Pz?R3O8pA~#D9W8co
ztRog&KRf0QpEcl_emyswaen&x*<~Hh*4U0RcSBVyyumrid12Ap1s$_uTVjRBZH~Ex
z&LE_T<EIvnpB+1HT>jqEYNNHE{r%I=+`M6VhNp+~oS`{;3kNQ*?b{_JoaYWr-J4RH
zU;AJ;{nXfixo+XsnA7og*~HlFb4vHlj&-DLia9Tw`gXA6g4otro^y8088pz%IDJ9c
z@08<kli#;$!+CR!J?pQ7e_N9OMELh7`Ljlb^RiC==2@@5aCR)uJwKM$KZu;)Dtoi+
zYwzOKZ)c!2w&ZMZIyRzh3OcIF3O3A+c|)96H@?-gV{=NMTbvgTyyX?<Yzf}BE~VeN
zf{u)JDI3z=t+Ct<Cpw;+5v?p+9ot$qH`ZfaR@Az}TQk>3ZgI!F+3%QJGD_3dXOBo5
zm~vX^YpENv*7aK7dqegup^nt8{c7X2$2so$S+yA*8K-(1oWhRSrr4MBE{#>hz8?EF
z+W(xGv;O?pzS`Nb{<Zme?xw&7w)csq74q{!dCn&KZ7byGh4ac|^q*$J1DhjxQR6z(
zXeY!r*3ODetz8w%M>@BgC7ZI-QovZYmfRyOO@pQN#!@*-*tJYHWv3-K$&%B}(s{9r
z+KXdP!P51yto*gHz^44Xx68WPv*|nS**e>jO^$V~V^+bGvo^-Oj#V-D%ie}J%bX$3
z-b>%@u{pG5ZLGJGx%t7^y_gwS#qNq#l{qImFI=@h3m;})9Xn>TyD6h~0NS|P<nF2^
z^YgBZ+5FtR@un5?^S&AzZCcgM8z;@GnC3y=OruHbxGLrhnZCF8=3ZOZ#)@h~Tk`Yf
zm7&c|OC{U(Em_;cVcYhYZ+j?8v??}O`E^=%hYZ@A-7z{Z58-Sr-{x?X*SBD8o_K^!
zcgw0+&ssm0wRu%+N-U+L-`okYS#!^dZJ9eO_S)RgmaGve8zLQ9C870O&T{tN@lNiR
z0?ZN4k3Jn8PM-~4Vb3l7#yKy1b$@Vc&gQSj)}$PZ*|FZ)6zkLBu5(9pIGf9QJK-&7
zmpL0e*W2(?zb&!z2ZS~R3um7-wX7qS0%nYvS{Aq^b$!YP=Y+^@saxIK->e;M=C1AG
zuh&NMYLonx@b66W=fi(6$?uMh<Yk?jRq7PK_JX%1V#=H61Uj4{1$(E)@)PTmZTZk`
z5wmj5j#YLGiP)8^V_WU9#=4tlQ$+I4j;;FXrr7zh2<pN0>&>#W&)N1u!G_?Lo?Jnk
ztz}iQ;D&;ZO);-<ODw&kBgU0&Ggh`A?H_=PukhC3Z5gHiceOk}cAOjR*oqS6x#5oL
zvb_E?kmCTX(<dg@X^k_qjZ@5Zy6(u@7Ta~&wr%&?20MZyf*V})*VfqEWwSB5H@<M}
zuF^g0Vw+>zu~HrWQBSlm=F_`9I|^>^zzA?QggbVX^&5CgETv#;Y|2^l%7XFru@m;6
z?u0u6&)Kttlh3i6-Vw}mhV<EceysECVMpieSTHXzBo+PkV4@dnNH8z!iBp_i=cM4Q
z;S72C1*hor<E-XySmT{71sgWTf>_Ce8`4>>y<d9woA0vSof8`04R%B}eEl7kcjpUR
z-^F=t(BBU{68lkxe{B$S-@^$tV==BmZZhZAu73h<*zB*kDJ{6Q3j{(75HS#lcwrz2
z6|M=cWXOfb^7=FojF_(rr-W|8B}E`5l7lOdU@*kDu_EjOM(1-1Z&>z3Mo$Tr!Jb!+
zKf!`yd4(1VZo}VjHEg=x$;c&ia*uPM@t$K~lW|8bKxnwy&251$B^bKXdmoO};m9(y
zGs9d*@#TJ@Z}q0$N#hmTKOyOi?>QMMp>L!fk5Xj*9DhQ0L>59FD0DKPKw(37g`P3q
zpyLH;<lFe|BBUBj<KOMiHtG=!1<ygsfSdAnq&S9d@5cy_^f8T)^%f%ajhvG5Q|9qq
zM2QUVO*iuBiPvC9N|a+TGlGglO44lsQZo5f>_|zr^=4%98}pHp{??n-v!d0Bj7WdV
z7|KRNT>@9yWc>LR#MBKJj0Lb*6!}t01JY*lEAo-kQvLe9i+GVS@&+>>r}xY9reuD?
z$ffdTWPX`tIbGhY%xCBwD{pq@T}*q1ynQpTW!iD_=4J9#jFB_tjXJ&hqCryJ$b=L=
z6UpQTUgZ2V^LzxYK8@aqsq}h<tK7^!==8`WQ!)4hnG5KjEI%I7q@9ku`S8S4d7#s)
z0=cboBbTJ~MIYGqzO)zJ>{Gr4AW{*wO%Tld1xgaBOdViCQ!-hw$h-k;EUyp`=0ZUl
zPAf(*MLC3mBjM@oX2ns|l*p2ldGKa_3x6U@d(zE}2C|sT{ET3Uqb}<-n5&K4pYl4&
z*t4S1i9FCt33^sEIg#)CBcW%-GAHt&d?}e#EY}ZGzXSvdGcx(;Ao7sBJ$hEmt8pSf
z>^aKhoRv9?k@qNV-^|zO{i$iCKw)0y3VI(uZUu@LD2!&#WY_%cxI2uuDDwuE`svK4
zjdyV7rOfD=)ZZHK$vyG5Vkh#vG8zUiD)4hvU^Kj_!CvKCnz@~(Uh4UKlXhI@2zp=c
z`LXey-4k#1cOt)(sj|#t+3Bw-?ZiyJ>ml-b+MTAp<(c1RA>Zir5fCVxmU#jrzm+i@
z{T?WsnYoxXI?#hNI8Znzvw|7@R)cN6lkKvvnKZ}z;b_S@gMX+;zl31z7zXv>4)Ne%
zWNsjZt&_`pi^#ly3gzVT!Bb>GApH_<lobYZA7}W2K(_U#<le%J7X$`ae@5;ttVCTP
z#g4VCT#l;9Wr37iafcNs%+8H5{zBjWu-yHuRzskVd0}PY$lPk?*XW0j&V7&mra;=m
zCVgoxANWR=1hkZl%T1^KrGEUf+~?_E=7*2Z<qIPst%2;vO!|qrpRrZ1@Z*=~)-(T=
zfmAjQnmLzk5{U;Q=0%!?GjlnwBHsw~=2Y?upA6&<q`@75UYsLd;j;n!)G8D^0~xO%
z2d{8nDECJ+`JF&kUo@FlxIdJ;jW)g;NPEk~z?OX|$f;mEDUJq7>LlY;Crw0|Lcvvt
zknP@wcIN<1ib|E=pWil-n2y7?GZNBs>)NdT9ED~wWBK5`Oh@^&Vn)i@Yy;hXwWv(r
zJ5hm*NTHj;x1{EpwflItr+H;+p_3b9^#-{bA;H`)vHmBx8X+mjkrfXGX}+%qyFDUj
zxGCFdY7t5h8Rzz*2g^n7518~!-yhE1Lepoty~d(+nDR~<9ef3=ihb<f$f`i(Z`fGM
zJ&mTW4D{vMjHVuE(yIc!Y(EBbPiBQy2eKGBP?(a-7kNak4&?GQ5hyImUB;}h2^?d`
z>G<3ww0CXb<QikIJeN1uku`ySRi>yjbKj%A>jHi3gsaVck@;Qk`x|oyG5!s{zcu$5
zhOZ4|g-xHYa&ymQgc}1{eT-s_n|mW;++<7O6>f8LS24!T)`VBM!_CcN8Q1xWyWL#A
zr6qEUuh{M8{(>>q`-(ko?yneQgRgkZ%`IWQH`@7#;p#eRJX5n&rcIBveiq93Bi292
z_vbpt9*%4dL?%O#%MU+9wg&ps!#3Z{HoGm**SvhTu+>T9s!oqFb)1vN&f!Fozu)0V
zTfpN=(4VVL<ZFR+c5eSavy8U~(wVEx|4u(qUnk7*kDn@~D$nIIU`96v*nMz^g1n~4
zb2<6^xv<aZpT^%bj=?{}VG0m%j^oEVBE_DW<*s`ipPEKa@s4v)8rKa3gTF*LuE&l?
zmILmFGUT3!BBfjz2=fKG1Al?|?a`m1mQEB_9XEOr+8cKH*gECLK;Zzya^1+UVJ3C6
z+cOK^V=l&@P|*IZfji&jLwI*y7?JSeNtBR>TQCU5-Kw0$h;k+rr$Gv?Va)lxu7LY$
z2w8A4<5in@&%*yCb&TxRn0O(WeV@9ytki;>%VF;h=)MjqjG?&h!ffX84E&E%cRqCu
zMwbTXN7OB+Zc#SV{sd0G{ko{J)o~k5v|Ka~uL6qj6EW^$qq-T*!FS9Q9>dZ#86Dpd
zdj+I0$LR8y>+A6I9j`^rOBOnAb8j|Fb0)4#8Siw~w#C$9C^qFzfE125x&f^DEcp2z
ziNdKycamup`1wxG<1cgEB_?Ij<#6RNY#ui2dO!+aVr`c6rEU>6{i-2_XRvja45W_V
zMgJak9gNp%%Eb3Do(?J8W^~80oc!)}KS<#nMmLbUW3e&G?<^Pcg-UMg@zi|=9pC>~
z)H=*@mm70G!hYkukfPS%P~|dKUtD%&K#E#Rpz2RmBfRsCY6Miq{$ubyL=}Fh#a&*=
zSiSI-#uNzh>**ffqj$R3qkoU-;hydkHwzsTD00%%$3lsdPantYF(&=X>8GWihx*~O
z`6dJ_V(1t+sSEc;lu|T)L~%nlZc473o^F%6h?bh!#ZsE<p4XfD^nB;M-h9_`M(-~1
zGn3<wMxlE!LrjK2h>t76-mcdp*?v#NPw`92_`OVwP-hA7h4~Xu%<LTZgbbT^PRQ8m
zlZc6;vrM_l+th@%`X+KyjAK<;dHboZ^7c<okF|w4((Z91Z5tT7XJoL^2H<x)dyGwI
zQ=+6wKX5SO<zY-mjRUpLFLuw!@O$EfjGk^UcU<^ZzS;;kD!%@_-huG<&q4<lDj(Bp
z(iK6MXdmg0Pu6ib;J_e+e8mvv>E;`j91I4!i%70Gp7Rx4=pW^n37zYd6Gey@bpGO&
z$LTs5f&hXBY`{?rK!qI-M4e0&80S=Ckkt~j?m3Iw6NZfk$}Y!X_*`cS;paFd-X+H8
zc>0-yQ;Dc?&L(V8CKJ=Fmaz4mLhL|;u<ghe^h3nCWk-9s(2dix62d@o0P3Fzq=)Up
zz|MA>?Y9%v-H)?OMz@&gtXaUhrCSshay1qx&$(qyJG0L~G~;1*wgVB8lq%_QfvqZ@
zW1;n?5j!BB(~=V33C93r?m8C}1(2|_+-Y(0;&k(~nMgvg4G@c2Z-qeXXACE-n4|k|
zmOvQ_;lTxtKtOQ_*y{9mb#*B=mRr*wY!APvbo*sRn>*nar@$2UBv?(eioE5}(LW55
z(Wx7m7pJBaLNnwzh%wWIB=nR)TxTl5Ix`+Q5@)O)w1id;=iRclJzNl{ZVV*L=&3S+
zg~2$rV~-M&5~ud8ql9F{sf{H<61fy+#i`|9kj<wvBpRodx2`>$CYC|@XT_<T1?fdC
zYGw;PEnEO=)X#-vch&|0rbY;5$b85#4mBoSv%_Rm)<U`$A}ihi?E?@t6?rMfsWo06
zE-A`0Hqaqxe1<eaOtEh15*nwTn`zxs-m;NR&5)&#-cGZVl+Xq;U>$@7ASapuI+G}e
zcus3DPRBH(pGxr8AzWvsKb)D8!<rx7ah(~&I}p!V8jRENH>)Q;^!0QEG5HXmNHNZ-
zL^gyLNzM{v<WCl={UeAALmj@$28F{^!vxe$&~?$KG~!3%s5D_FF@s!e$@!L&qgit{
z$hghy8V09baM3lF!ZR1*Iu{YG5YJf_jMK5sdQ#$a?697UIBzmvG#(_U<ACwB1mkpk
zU_B{uI)W%F)|rer9lfk4D^7=9bf$4Oa(0=Oj1GC$w$rf-g1L!th$%(S^PP&6I6Vct
z?sH}j0>&EWRAQZRPA9fNVEmJ|x8UGMOO1yPP3WEN;gLml@b`^RK}&Ob;3PwExFi1B
zc8>6et!HC99TeA@PVjS+p0gwvr(?hMq{QhsY&{uqI`|PFM9YfP(F=m)M7D8GCHflY
zG@=B8h6~2&m|#6AaXL7KOq15a!8wCPnb65$V>=xbtYO3sh;3as9xxu1m5wK@CnZkD
zE7p?{r-M6@rmS@Q8G^EgG1^lga1v37sWly=ttTZ;2WK5ZGU7Agm<2&W2u?3k5ISx*
z`iltekC_oi#{)(`o!}+~^eJ&VI3cn6V(G(rmbVlOQbwE~usZ}niHMJk^CE)hMres1
z#yOQZ;v^aBoHH0ozK2dc(Dgh!q3E-&#1vzU&iRL-q^XxMV$)FXhf!lbIl*~{6K3bE
zn>H63JL_6jCe6B*Rx|5(wnlfi#Oc^!Ju4Ga5Pi=HNHI-L#{ug}Nt%u5aDO(US%N54
z9|%&cjMKq0y-Cj5$V(9vkduqzIm<K5OpBt%@TA1)xXgNjaXR<`e-wn^Z(<?R$~Ya|
zOg70+hJ%9M-`!5f8VKg~ZcM$rI6dzq6r=Ov^l)<87^Qh}f5Mqz-#O)Q`O-P%Fjf31
zhthMx1<fEvo6^CVW|Gsv36{w<A)I=6z%A=|dZEfrzgeBrZ^g=_>9?XaY5J{bi6_mi
zb?uyF6q5xVcA}w#of8cu^d}lh$Z7VTO|ddg$4Aza5$~L6(>f;_s=<j?06`wDaXL;k
zp5~QtI_wlg2pwZg2nG!uc0R%Y=OZT^x?x>A9h_xoWHbP}!Jl$gfo|}pomHS4INx|0
zGwJ;cTjTLBZBZ`_K6~Jd<R5G*idH0+1IgC3(=iL81)|2+cbm7$v-9E>1I^ewdSU!r
zF?juh^V4@H@o2iv;3GqmG)J|^w4B&25L^@xZN^znthHL=R;wj;SS?|l<-`M4OK?hu
zo!f(eaUTGAg#x@|oaF?kH?+jxtd`(R=hX?ottH&75!qHtaOOknpM?>Z*KeF+ewO}p
z!{q@d+lvq+AUNHiCEl`Hf-?_Vf_r#~OPJj>=OSW&83^S>v2k8RjJ8^Wo5`?1OtM;n
zr#)zirB=%eJx(>hr2e!+EKa%yZ7hP*4qD<#t0g!Cp(S3mTH+n6C14p5$~hnNjPoL5
zkkt|+t(F*TwFKuI>=M>lPH=ET%j?aR#yNwh!TTV7`RU$cg35_!jdL3Dvegpy`g9s`
z$ZCmCA-<VDn4z2)zMpPRR`jhuP5mHLG3nq{;dltHeF&bYFiUr|`!gMSsLbJ-Q<=`E
zdlEODoR>!)-R!d4j9of5n%165aIM3Y9C3_sP9<!!&1SQ)VkV(qL&Wwg*S(;AO^rUO
zNOmE>pl4qC!-dKS{bpV##WJUGqc<~!E(w#{>D~n5v`TQw<4lST0yyl1pHA@lIpi#H
zh8HI;r323J_#UVqg<t_BIMs2hz|(FD&VeZW>UKK#pb1e3Ug#P<PosSLid_|AwbkF<
zPRDIVKb7EBFXC@&r$cAiZS7%{!#~Ti9Gv8zn%O#o;55aZj~l0hCrpf;zCb_YoJw%c
z!tSbeI$}mYo!}L!D(YXXGJ{*8=KMr0hy%tsgWyCnd3DaX8DaExKQjhq5P1+2g^rO{
zPw-3^!beL{89FCInAcWt8w7a~oK_eq#Di8#a9W}KJKE{6SDMXjiBlfU`11;BI|tlU
ze_+8l+Q}UJ-BmM~64!T3&dVs?!UUXQ$@j<Q9LX#p^&Gu4NVjk8NS4D&Jp?^XSfjU;
z^Oj_l>9Z*W*KM4s_q2yc^h<0{p@w_fS0cAI2#QQFbEEg?4($3<-01xh9Q~ZhP?Q1(
z3&Nr5uO@WA2f<Vz4jE@TF%k;{w8SXmEGPIO3}}f}R!i_<Ewsd5t0jh+5j~xlWSp~z
za^ox~?y}lvflsZIa7_D@6TFpkomr;j_!Ict6F73iakR?uF$iV?!N*=WH4tT{lrsqP
zD8(r!Zn9cpopF{EZ&)p{-)f05roc0ZxyE@hG0!;534X&87uc*^mZ`?YL@(nkCv4>|
zHYLX&+`0J9&*9Ok$0t2FLlGIaaKtpLC1zMHal6$L+pL!OgVhp;t(J(I(qBY08Rtx*
z#W>4}y;e)SXthLvsoqS&JO*>h30qU1o6Lc|5#M<f9<7#9Q?Qvtku4*^+Ze38M1$25
zyRDYsr*P2WM9>zO;Adf=CAjWlsUS94Ex}b6T7sWiKwN@1H_#HcKIO@U$I#>v<bKC}
z5S(|3LC6~O^OH870+@~Q&_V0mR3@$IiwNtSkuZ&>3fLpasY-!qq7kNPz_(1dZx|z@
z)9#E;yVHHUNYBILL1Pb?mYPNI8{b%6h$55?(~qEKSnbSUMrQ_Ht(wk#5jOWhP~BDS
z+}z<bz%(Qd8RvB3PmrLwrz=9;Pc$t&*%pm|UGonE43_$tVol=^m~Wlz_j|09oxRqW
zowg3J{WHxs#ILC!0uE%LgO@?cN3#E6JnHeBLL>>eAL9oe*s+KUasS0n%sW+M<}@}f
zT7d5iMQiHntDB>PTSt#Nan6E<CD9i1+vxZ{L9|-Gi#}&`w9Aj7&q3hOhD8n4L;1Vp
zbLtwZ>X*!~p0lvBs+M0=`fu27Uf%p4+O4mfH)larRkyN_E-on^?$_Wy%;Bi5;@F-z
z&$baht&sTPaC}drihWfvzq+P!NqtL2%kswR=Hglo0sewLKD`MKMhU(#cDZ#WqCkrn
zNC-W~N>eqy3}&M&tZb=;3)el&Nj{vE@yP-wWCoY_uH%N?mXH@dvv(-9cgXAAo9x{?
z2kyQh><)+0@Q5}P_L`zmIMbtu>h+0+dW7Blf%#vCFTc0f!_CRTA4E=VDJ}NuOTFCa
zkPs4$Ee=JXg)6Nzlnz%UTo}p*(`SZK&IqL+XB6pSZv}&fhx#BWJ6aq{FNOC4r1+eG
zP@hnyu{%7J7VZ;D^}dO#!!++#PBfH~hwSomazd$LZ$~@x9^MDW+$c*?1k+)+6bWWd
zfYKW>!IlO{lm^9%hSH1w9Sv<1vNqo0=!D`4rO}ziY@RcsIlXhdRF}<Xvh7(K$}q(p
zYZ@WdyVWiB{?ZopZgfk*;u<&}Livv^4rO@tH7Mw#ZFD}2qN0=s+e+CZ-edSAN?O<*
zdoq;ybfF$UY>$RAP8&J^sh`0!4FouWpo=CUazYsdBN`5~VOH5Alud7mjdPOq6@_|G
ziP{rmt#5#m7g#NB>=A|`@ZXDRN_YnC53|{vs3H_nXUf*cFU<d6{{Q=)`WNlrZCK^|
zemgEq_Y_&TF_fpyD@t_Pe{tyi`vW(^BG&pt-1rKpDz-(>Tu~aunimNV$To{j>i@^y
zo4`j^o&W!LGD{}QBq0kERtEwIN|3NCLBe9h2nwPS6&*qr5+REuEK&vBcMAj+2{zPy
z7hCtDrDD~(;!<1p<%?^pU)Ne&+x|bFb3S+GCSvXO|9#unt2eL7`#k5K{hoX0-aF@c
zp3r2R&N$m*!TcdOIakGSi5X~4?EFCp;+(;WhHGU$P8*yu*k>*!e`8F<e^O~M%b(3s
zi*UB1PJaVV+)xQh%|yLvp^*sX4=Tm=F$--lwd4;BX5r%H31|9O;`$aEl%J34^Sig?
z+iS5MNp=k97q66wn*N^t*cPURX0acs(O@<jo*J4Y?$?ba1=yY8-?_S!-xj#&#R_=k
z|LJO9X$(=g8a|8*lD&ZX)9m+1+BE;j(o+9yUiBy67cATtm%_HwgN6P~Q$|^=r@sh=
zhWy812+KnLAu;pa5~&FGoD_`gg#jACh*&T(;%|ycpB#+zLoQtHk;lJ+^THo#<3%1{
zL_9d=%L^Tkl<r@|ggk!uR@07B#3MYbYb;V%nAp^w8k5Nd=DMC5+RqNk&1*)CFyAQ`
znM!=Y9Ml!le}8CFL0*(&>)+puQ$>aSsxx0Y{qQXo!oa2Z<EFKP|GDqF<o7lEo8fPX
zRaEfU6!0sGU$fKAcUx)*XL-n15yYKBmv8u!IR!?!-|+YzW~0nkeAhkhcfb9LXSa%i
zVOAN$m~fOZ0RCInlm>nNFC0t;|1+!GDq=YD85L;FwWo3typ+Ntf+HK^8NBBs@~wyJ
zn+K(+V1SvCH8|Mgf*Ip^?6XJch$VM&s7Lbt2mubf9}UinG8|(&2eIMt5oqM+r=a`(
zr&CJ(pPqu_@5duz3hvjJG&e1ZQB5ZvudBfwYGZt5b4zWL6K`&c*RE`6i&rgO)at}n
zRJS!ZF2qe?Ra>nSUpi)j)4H^J>P#kVZCKP)wIsf9S)H@2i9&6SEpW-gy4HqONM5(3
zie=O;UE0*_#2Xj7rPNl{P+YpCwn-&VJ7E4%t+h*A=T|SOYOGp1vSfZ;^U}qm=TDn8
z_mH{qv6l0v&z(Jg_R{7PYpdH@=N~+6nz>nRUWPu@wKTWJ$tKiS-Q2vm0o6}!Si}w<
zeArR3X(i)h=7!rmPLzx)866u6lM1y}t+m5q$KmF@ctY_)SU;$)kHKg{Lu*5GQ*6|@
z@gv8NIX+h0SlzO0Qg!oE*k34a90|Ftep%x}ux?3nRa-G0L?*R1*R>&{YH4--B;5Tj
zAJ<yk7%N^>v!ZHgUGb<`@!_Lm#dS^1#W11JP>n208md|wZ~%(y>XtQCx1qY?R`d#N
zMI7xuBxD?*w#N91nyQmA{<W>RU3ZqDTcby@zuZ;d484pvdc6#tHBGYrlPMY-aJU*8
zTb3=YjkmyvL%a!=B<fIHRZ|U)sEUQAl9?3dU)LjA)rz(?)|z7-kGGZ|GV>rzjha@c
z<&dTl{u_k`*jRTq;ea%(#B8doYpq2?Ya45qE~;&+KG|tGoCk~zM~`jbWYal3%%PP{
zHBMDER)FGP3IC1aztOhIW)3ZFYhF>^>dwgc@~S1vaI9O#;wjCH0H$m!(qOi^X&M(M
zCt7uV6$cBoH=0T@Z{s`!W<IiHHxuSN&VrGg#CQlYW4)rf9t~_>*y=1~++57@l4NjH
zGKl6@FKKQ?v*N8a4S1YtK#$FHl@ni7)!0~N&K-n!GEL#hlpJ`@SnrdX6JLl)ie}(R
zYe_>Z3TosOh{unbi8C0~+1t9j0VmapYSVSM6MVo%l4?x!Cg}1gaeO(>G)y%!oIJ77
zyOz02G2Z;oLy6&OXstnIjF@8nPj%w;?wM?c5BW{2Ynqo~e4Y5r!>1h@KN3w?+Q3VN
z9Y3eF9_Nj@EPTg%f&ILl#^Wi54l|UO6+EWmd_V-oe<22NN%KNncD&P>?K!#D99WG;
zLv1bEfTL8kBsp=HH7#qc#UM4+uD}6W-iBF$A*fo(i5y=tZcLS(-wT&4wwEsyYs%1h
z(dCptqG`N%HktXb0!NKgq^7kwUXPOs<Iysm$BIo@Y%1$=nba&yp2v%7+tA5c4lstU
z291ojG6#Cg+3g<W#DR;q+8wkP)4Vvoq{>W;h29BlI*+_{P3B6j3$(4-JhkiCbm<mS
zn|A>md0fHWV~ewx-D@&UvcqUD9!?y&TWYHt>KbZm>~PmwBQ*BfkGa&)8n0f7qt{x?
zq30FHTz%}&R4w7$<30=$P7u@mrpBrzXgtbhbq=oc2gHW*B7UTKJ%lfY*c7}XI!LdG
zV)#a=u5E2?UfLR)P~7Eh(XfB?nvbQGSlf;b51*%GWkz6?BDwKB*p#gNGlORZ&i0>^
za<T8AtU>3dofkeo^@7lptaE*|TkKTv{gmSyfM9Uk+~QeIC^L0dnlCqy?<?>{{e`|>
zzTUq6_LW<*Xugz5Yysz!za#_%y01a?>y4e8#?Lo4o{hiX<alJh+r!#!XLzC#yPrRj
z+b#L-kFp=XfOt2*v2v4)@f%AbUKuY1J)0kEQM{YqSY1iR_#G%Lcs9RjT{6Ot)s)`N
z?-Ur@C~h44R^$pG<&pTXJ3L0Yd_UFgsxqj}8N`#z9G-X`E~QC<r=2%Big9Z2Nynfq
zA@l9B2g+wlzEt~vAo&H!uSkAJ@^2+`@dERIEt$&}C})x=pD%<dza^Q!GEx3iGJlw%
z%w>{H&tEbq=St?wbjnl-<Nk4yOC|Fs9PXbfnZJ2Zo-dhi%qcIIyjJqrlGjPTRPt8I
z*Gk?Y`C-YsB)=f}4ax6F{#f$wB=bEu>n|tKe*OeTxl-~%$tOzY&n(=3ie#>eq<p31
zn<d{N`2oofOXd$UO#hPPk0k$2GN%ythe@=DKT1*VEtx;vP#z)qLCKFwepd3YCBG&4
zJ;|R+{=H<b9$|SyNYpn$a+&1Wk}D-&FZou<_eg#~GS`E!yr(4pTJmd>GjWP@e?E!&
zxcbBNM>5xaP%f8zwd5NmZ<qX#<QF8rCK+&2pqIkyX$p)k@r);-Mr26co)lar29wa(
z7_Ruy;sN3mkqbDOf0lThxKL~mSBR&G=ZoJLe<)rj{#g8}_)GCkF%{<>>*cCKa)>xe
zoFN_|o**t3se!_Lmx<SkFNxID=l<V`d|ysEUo^k8KprKTmIAncwip+i#Z$!##Vz8^
zqVaK${4Y!XK>SMN>I{}og;#RANOd&I4dPbO_^L<zlah@sT*$wX{0A`&^PKq$#UsUP
z@icLr*eTvB-Y**4t|%vjdCc;lAZ0jM94j6q9wpX_%fz$9OT=r$JH?-izZBmVzYv3%
z;HG|&+LV;Xi3f|7VuP58?<c0~CGIVb7Y`O|#HHft;s)`4@k#Mj@k8-XVkB(q>n9eA
zlf+r#@nVy>Ml?1S(cT|Q{*ky-G`113|82=7(2r#QriiDA=ZV*epNYIiFnylbTii<=
zB~r(Y=?)a9i-(HGiYJSwkvLXoiRY2HP5Hj|Z<hQ6@hZjND)~p^-HLxu^26feihn`!
zOXBN_|3LCb;%AEgvt+h~pHve4%9Y$x?4$T0lJ^n!7bl4`#o6LfB+6SLxkhYIe4FHz
z;<@65;(8MKw@BV9UZePJlJ5}jRs2Je9~IvacZ=_nDED*8zZd_c_%OaGI3Af|4-)D7
zN{)$x6+cq)7;%5aPnSGHoTd0m$@9g<VzanfJY8HbULsyCUN7D){zSyrg_&=-Oc^5D
zkoTsXhlQf~y&du($wS2{;z8m}akj{HJ}l=1u~uvl&l1lQ*NGd&4w1{USkATLjiUJ;
zMEu>7pAdJ6zY<>-se#RM(!?B*Yj7FgN8C#^-<yc13LEzu6CdDM$)#eMXuemmf2QPP
z#N)+Uu|Zret`bid&lWEd*NfMPH;A{3cZ$>;XFF*)i0tl5;cdmgFQ)VR6X~)<nnR-8
zOB^T;5sSqVagu1h-;uAoZ-lwpZ*=jo{{+bk#h-~k7tQxP(mf-YHWS#MS4H!^5BVd>
ze-=~teU12hkxMiw$3(7op-dA@<XEv(EE8vlGsOjBjkro&Ep8OK#)#$KD*i}(RD43@
z3LB<-M>O{tkpC>XC+`;^^M0M=Iv;X^I7^%(E)o}ut>OxCy?BXui%9cRESFZ3$frf#
z=TmlV%YQDJ_xp^ei5Ak251A?Eh*7bRI8fyC0n>ApDmhBrUz{YCi(IqHbaTX`L@qmL
z{6euoY!utXmEv0QOz{Ho`y$OHu)IFvAaSU;pGadtOjjzFiHC@@#G^%OQ!stCNE=a<
zTSTrtrF^P*ns~l=v3Qx-AyPGq`K}dj6Mro7`G)&<h);^oh<wiB{<p;U#Sg{L#ovp6
z5&gU`Lq2mK2<AvO_k)o8NiGq`ilt(ic!)SlJX$<ftP*R*CehqaqMq+bUL&3>UMOB7
zUM_AGuNH3-Zxinl?-O^5kBHrEmz(=lwBt?f?{2&N3&npW@)Z=vEg+ivTF5;l_ZIt$
zdyD&uV?@_x`4q_qi8IC7;ym#<u|}*HPZF1jtHsmB^Tdn9OU2Eixt~V+uaSJKXzs5O
zf3M{G#fQbm#Mi{P#P`Jy#m`08Ci!0^`+47u^3%mEk+w}3-!5(ze;{5X-XPL04b$Hx
z{#4v4J|XTBUld;zcZ=_dpNL<Ge-_R20qV)%eKVLX_7u(Y0^*A#?=6lL$A}Zf$>I!g
zrg)S{<0GtRp-5vklp96bccHvWTrHj>ULbB1H;LDXH;8wM_lb{)=D7mpKQH;$;+x{z
zqIs@Bx=$s4CH_ea@xB`S)5Sb7Dw^jB>>nX{tZ1Gu5I<FNxp=rZSDY`J=M1Db&lg~$
z;+Ko7#52Tm#C76Eu|w<>uNQ9??-b4R2I|=%**teZep2!?;!EOd;=AH+MDrYieC9a>
z^zl9(#2O>REHPK?Bkm;*7tM1B@=cOFMLbMALOf24i}m6Xk#>Yw{{`X(@lvr<yh^-L
zyj3*MBgk)_N5BUa|FHP7_`3L>_*;?oiCF&%akY55c%FEXxKZ3Bc8XVtH;T84cZ&Cl
zJH&^?UE=fN%i`<eJK_i8C*l|4*CKSPO+Qk_3^7;iDfSZwh(pEU;%ITaI88iQJWM=7
zJVrcTtP$(QX0cUVC9W3F63-K9|DMNVqu3#Kir0!ainoh*ird8<;v?eY;<Mrl;;Z7D
z;)miV;_t<;ML(X+*}hZ}wvUXQEA|rmiG#$U;(p?2@c{8a@gVUKakhA*c$^p)>%<eq
zlf-4>DdJl39Pt8igLtWUh4@497V&oR9&x+4Q+z~xN_<v)QG8Y0ExspyF8*E&;Kc#Q
zH!Nn0c_M9xaes+8K`a#y5)Tn+SB&XT5YH0N6W56w#Vf=gir0%bi$50c79S8F6n`N;
zDZU`SB)%!WEq)|^Dt;yYNnD5@5ZL}Yu~9rpTqUj+&l1lQH;S9Yt>V?<P2z3hUE+P>
zPVo`(De+nHW$|_K9q|M4Gx1CD&teLG>SVt%#B8yz7!!wz!^P3!c(F{JE*>f#E*>o&
zD^`n(#3pg6c&d1sc%FEXxKZ3Bc8XVtH;dcEyTzY~4~h?qPm9lqFNv>-?~5ObUx;6c
z{0W)k7!WhWY_X@<TPzay7DtL>#8R<LJXkzbJVHELq|H6n-zt7jTqB+%ULdxMmx-O?
zRU+;6vAkc1yTs?kSHw5Ocg5d`zZbt2u_oG-mnP<j`C>nDfH+hfF49&Y+fyYriYJLH
z#Z$yH#B;=p#SP-+;uYf6;`QQf;*Z7q#0SKmi@y+eiO-8Ki?56Ch#!cbh+l|bi~NC-
z{Y(`zMA}7U{DESHc$j#Uc#OC}tPvNB&Ej%#m3W$XmUyAKPP|O)5U&)k6>kx57w-|b
zi#x?f#HYk(#TUg_#ogk2B5gpj|NX>aVzD?zoFGmXr->EfVd7EZG2#NTMqDg5i_67T
z;%VYp;)UWm@iMVPyi&YYyhXfSyhq$F?i3#ppAw%HY5$Vr;g4Eoi+N&ivA;N2943ww
z$A}Zf$zr)!A<hwx66cEx#6{v_ajCdmJXJhRJXgF>Y!@#Re;{5d(zqx4`!n%T@d@#l
z;)~*2;ydC;;-}(Q;-5rX3T63y#UgQUaX)diI8mG|mWvhQ9PucTW=C0moA^C(jd-?r
zzPMhzMBE~76|WO-5^2Mf<v%JuBmPo+MSMeiSNx6mh4__71E?&or`S&%APyCWi=)Ny
z;(_8+5w9Qrs;_jjz5w;%GU%k>o(s(|^}|QqKjo`#^eC^xxQ3>>X4k3Qe~g<trw_&g
zKl3;oLvCX%694hjiP;9=KhxnS2(xuh$9>%P#s{zCzBAoOr0HJo7`zX4H~fTPw&D1X
z*JVzbk)Xgn9bq&Amnbe{G9T7=Fg|V@5QMt|oX>dvcQ<$6G(>pIdjlCiM(0@`$AD$B
zyt(+ec@T7lVe;_zFL!hI)gr<TbKiIrGzat2-Q0aui160C>oD}Cx2>1)ZoO>?yLni~
zx%)Xzi~()#z81*d@>&|~T0!;$uYnTforAEO2SMk0l!sFwvAO%sK#aG%wVv|u`XN!?
z<p{fZSjasn??G0m&E0niWN&%vP#(vX?ZabWqP%MmW**K5ZmTAujqYTG%zgZ96Ww$J
zr(!)H;@r(mcRwN+cDGGPSLzBN$C=x`_;}m5$<trlRwml_7{ZutEr8jcM|qr+?&j7-
zdZvftV4^KRB)$U73Q*RYgAeOOd5LYobi7|nNXfS25vohN>(RcK_K<GB(W57fgo=*4
zCH&M)a6Q!7y{@0S{l|@mw>oa$?Wb<{08?QXKXom4_QTltT25c^7_Xzo8&K_nmiz1Y
z?$IO<_^tvo$3Z&E(_l9UUpzNsT>OI(k+N?gj}2VV%*6P>FHf^Us__XD2!6tJwABs2
zJT*)gNR49bQo_L>U=RHAT!_d(!Y|KfNa>%5x#KU)<23P)#x);4dMcSU9C#2}{U_re
zeDwSXQNh4H_#YaML_R-%QiYG6Im~t#V&J2P;ndTRo<4fkLNGphf~YyI6|wNq^8zB%
zc$DCyhw)B2dsBc=###jAqld0LB7<1wHK`{fnr>G3OCx;r{ErdgqvtYKf0LhC{db`o
z@X>QE_R&X=Srp(4ACDZ_4Ev3bg`Q?Wavnii`sjI?b)1AG@X^CC>X45fTVo)S&7Gq%
ztQd}LLq_=Mv0|q6Rx_%P6<r@aZ<>PWqh}dH>0FJ#BVzi7$;@BZ>7(atFmefYz(<cQ
zz=<qmZ3jpUL>}Vai4svcjuCwHxRvwgZTRR><q;Y}f{z|6=12IWD}3}=u`qHnMhZT9
ztk^fw%)L`2#+=;eP?Pb|^E_L%iM>2DonekTMwC8!DEjH6=R&sfFw-%}DG?u&&yjp4
zoNOG0(sm=#bQwN+{HWac=oyJN+VMUimtmH^i!F<XY|8?Xtt_l6&APV<N7yj<=;2_=
zM-K~5=aOK4R6{VpH3jg|a|Q~dj~*^1h&;f&%X^q*1*nMMYVgscig0*1>vFC{4*KZ%
z43v)^Wsr{^rI(K$D}^Jpj{_e)(@+F`^bA9N@X=$%gpZ!X5Svnz6RBq6?V81f5l#^J
z=;0{QN6%~Q@z48hz#*ZJo=aKOBmM3-;vnd5LVPS@ep4<Q8aa;#?(wugnY{@gJ+`8R
zj~?5BgpVHE=F-SLtoOMd=I7?3vdBCZ^?Z*!eB-ASC4BVQqNYcvjsPD$Ht)>HeQeds
z=?|Fx&W`NIv3xC;X0zy{=Unc6EAtT3qsqvQJfyp`cm~r)&&AyPwk8{W^srE7EinH$
z4h8f0kMTGz{je*WyLxiPgZ0tF(TN@nkv@8Cqnv0O+Xx>$%S;yn(NtChA3atMM}KPf
z_qTFp)VQ&Nj~<&pCyM(B<D=(Re7mH;N6))#H+=Ni{Uf7vdqE#P)`!lRXa;5Y=&}1J
zL|>&0A3b!!ky2C|UCjF7qsLxK%A%aA^wDF}Pmj`B4Sn?3{WGFmfI=TVblj0rG&7pb
z{P59Z)6b5MV1D@M;o#6mPZiU{M~_)J2_HQ?ujr$Pr;_o}a|jE7j~-TReDrYX1by^;
zgc^*G9<EKIkDiejGCzIv(3%Z>^!&l3_$__(@Kmq|>275A93&&MaY$5ye8IpbB*^#i
z%bpX|lax{J@!V+=F(0RGG7<8>hX`}^=PWcQGcF%IFN<6mt>gM%`si7U-W76Dt?|**
zj1*CG?S_vY3b>d=_u~M-M~@xBK=gcOg^wQ12-L`q2Lmj=5U&ZXj~*^ih;p?(ee{^s
z3MgtZW%%f^awvKUW%%f+KrZ8>hk?hCQ_Z$MdidLUG!1Q}kDj$AsS{nntY@U;+T$3A
zp1@YZN00fT9X@(iF+F_r@N0rTdY<NShmRiHiy6@$vlsBuv(%I~JGzeP;iJba*uXrX
zWjp%lu_s)8^a}2Wj~*+xL=WVC_~^0n%IGxihmW5A=9t4r&k<}8eDsVk5%AG-C0h(1
zJ#2xWK6=h)li;I=MHnAFTtr77JvIV9dgwZZK6-2feDsV(Ui#><5%AG7oe}WSV<X_B
zr;hD{j~-jg6Y$Y<JW6G&%$UMQ4`nvW$neoa`9N28ee^USBKjG-03SURI1_HC3?Drw
z8yP-&cu}Naih_@xwP+1bB+1rC&#j2)!>bN`^zh*JIi6z$A3dzq*8hN;2|jw3pgr)>
z!zlUU;dKiWj9z%)?Fzg5`aVL~Jr_PV@pOol&N-N#t_HxD&Qw+lA3ZDqK6-XggpZy=
zBf>`y)k<(bwl~JP|80m&`sm@pguOmT)S6fh_Byc@Y*x%c49eXXJ)n=CaYzLpJ+%<&
zqh~0@Y%X002JC+>Tj-UUc3oD+V+cjB!+53Lkd=213gmzui|W&E%<6dtcG4l*B`oKr
zte$2Sby3(!eTo@w&I)ol^#I><Z1w{oG{n9*Abm&UZg=2Z$M@5b3=Kh444)!a<=fGN
zHSwnN2*$B^-_HtI`bCh>VjP>`d$52lcmndn_zc4HrNe~>gMG78mf`;#AMRl>{zx+f
z{uoe7Kjeb+U#Bs6KKoB~8gtoH<BDb=+{Scw2UD~MS2BanJKcxlU4kADJ|D||Q_|N@
z<%AgF(0|Q2Wm(qw45kh@o-(usN8;IxVLozp+wdbdo{(n~d>DrnXoBg#%_j^Cfn_*?
zkH#r5oJzV`=IqfNCht;Vv5sI>DNak6Q~_ac0ekWa!~L*<N!V8MrMjsyNS8K6I2Y{J
z7hs3ke0O8Zyqi}(4~hNGLHPe)BX7-1T4PWS{dU82|3*gM7B-x;tg0qn4XX`RHMQ}Y
zx=}|$DH|p|>i*vvek)zLtYJx8aYNIAW`^OppK5KGQxE!lL4SVG7lM76oRKhHQbY@H
zhO|HA$14|DxbcPZf{`9U-+&YtIrMpT>#cHn!hA*2wnRKmmHG+PDYrHQy4geMZW`hr
zG&_>C*3d<H{y*N(NWyT7tIAIc23@Vgz-o)v$N()b(2PfNL}<UFi>(2p#V;ckOfGXJ
ztuSuT)zpk@wnerLOpz?jH6xR-BtQd&$%a|O7p~C;*J1(8JJ5Q--(qy)J5CqctucM}
z*c0(su5s-vSkp6R{#nB-)^tU}dWdV?Kt^f0*#UtGmMWS@F!o(wh=nFNx>?nc`3sa|
zEZ)d|g&CzTvoLOreptg4*8E1-{Rzt^Y@rPJ#JgB{k(n7|aU)^a!?kf?Em|1UJ}~bf
zYacwY#sWvvvc|b>Rf}q2Q6pi;K{jAaQ+0f(XTRrhhmD}7>RMi^XsE-OsbS%bG*=><
zB3`R1vP=QX9k|pqG{qZh8)<LGn!)iHP3dCCC@~(!8b%8m+y+A##w>_y<0NUf#8^YI
z7HVXZ!<hVV?cK<#5idEeVVtC)qolP9uMHYpjAiLY=NYmlOtheFdp4-yo`^E6<Jv8;
zraWX`Lq>pPb|h(D#2VP}noMyGCRy7|9;-M!wXB61jy|n&cr1*#)^-wBLaeD0nWE`p
z#KdiG!eq%e?Y4aTB(UFA$#dM8bJ3xN$q|}yk^K>4yM+_P8c6b*OG%iyNqi?HZM<OW
z%j}QWrb&0ZN!A9AJxED2GBWK$TUagAnrmU;h=z2$S4A2lO4=Cuzp-F~S0?zX_1ZA;
z-r6xdB`fF5z*+vYVZp?ivM(b3O>CA7LQ|4k@>Z2`|Bg0E_C~w-%*!#Q&5;?PyP1cI
z@0#bZb_Ba5-<8VI{5QXirQ<~wo^$bXz#eDXP~h)iB$nzJ_9FS1Oky$&SA2;$Su7W4
ziARdZh>OG~ahZ6Ac&@lnyi&YQyjL`~70|xNCI3qNQ2a_Xx}r!o0)xu_94J<Z3&aye
zqw|S$XGq>E-X`)l0hU7>DkO~h81gr2%Kb#zOrbnctPqb8>%|q~IpQVa)#4rEL*m;a
ze{^H{DR}ik_7G#@;o^Leua=pPKdh1Wi1f)!`EBuYk*|gsPa7rV0CA+aMEst3xp=*J
zxA?HgSK%yYx5&4pl#4~9V+eVcWd82P{YG~XJXP{V;uYd8;{D>2;;Z6^;-AC_COXUQ
zCl-s7#KXk6*diJoK;)wn2<A7sbl_ykhl_FX6!Cm<vv{NUOYv>-3o(dukmVPMgT=9;
z(JjONqa@dgMrRE1XG^|Jyk0cAU)XPSy}*|h|6B1-;vsmm$oh{FH;O+LjZPN!8{H|;
z=t_b6;`Ipg8QTirc*zywZ1HGuzE~|T6*r4Fibj_S<ry6&@I}RU*Ijy_@o3}MA{S#&
z4wA^1BROB}rT9UThl<6DpCGwZoI+v_#kId$#AU|BV_F;Xdy?sRttN+v`-tXxiFm%;
z=6?QGL6(V?;(W1MTqHJ&t>Q)EdU2DuMZ8+PUfd?$AwD7Q63ulK?QwPT-%|WLB2EV<
z1#{KyA4JoBxBo}-x`h0Etx6j_{2rtHkFWXK^PRnJ>PEos=7^fwh07LMOK}SScO4im
z<7OKpy1>_!*+$|&!#tkcn2yKF-FQ5?@p~Spk(r;AFT`)2xKx;zgG|E@<>T;i%SO<d
ziO-2RN8HWbHxCis@;0Kp378*z%gDC4<#E2dc@T8&LRmdAx7^L$cQPW}F!w!ybDiJ)
z?&j{}eTKK*C-%bnGsLl8#=G^Ni?EvqLFea~!!ZW5x%<w9>@9D5%$^f0kKK05>p<Ae
zgP`*^%Hz4?ZtlLz5aBKFiCD5cbSY8ZEeN}L5Olskc^B<rTyDTVZ+Wl8lE*C@``q^N
zev0LBK5#o7H-7iIlL9jL@$-=ArYpr{S&le&bJIP82!`G54y5B8ayQn??MZyR?b{to
z_Lnc8-S)kPFy?X#V7529mFLz)dWONt?1erdGKzR~$&|-&XPxf3fuK{0`FA)2+T8M(
z$D8i+80=cOi9k2qext{fjKeENcl)k&U?mgA??1{U{_b^PYY#FNc3B7Z@tud2A5{KY
z`MmNs?!0PS&-J}G^mJ0bcSU$k-`K#6^+)#h)u(UlwcbCVS6PPBfBlqt-^9Z8r`7ju
zkFGCrhWSQ17na8+E|}h@J+Du{OZHkHTQ{IR+R?lInEFliuh#c(DC}@H%&*_8{)gpT
z>R+x8tj}rh*Wp{2a*6-a%*%osoqe5W3f_7)8r<+$G_>KtXzGUi_79?ejD|O4wSO8t
zv^;G?&&@AKH<b6@oZa4Dp40JCbX|Ex`HSTp<&h0@%X`)TPxQ&Cv$>!>XMM0E><n{y
zT=JJM|NNK0<`4`hWILIgvM#6W+dQuD@F}Sskxkh~PBC)0Bj&sr<$k}B(>f~4r<7A>
z>WNOq6*rX?I_Vv+m5rQsSoz2WN0%?Je=z!GbZvQid9cITJkr_U$-Ol1GS!IsLLE7q
zdUUDLZGl^3S@|)h2DiqTQ()5D8q+u5RQ5vI%<}%z>J}VXesz7uCGSSDqHuE%Egj}W
zHfAS!7r+vz+)a6^Yf#}V^v<pO%P8fP&EXEV(DsipX&r9ul!iJPmphx!Ela;V*zrVJ
zY}(B7t*CQ%{Tbz%8)MGy=l~~cqwN{%3MIzQx7pU_)=sIid<RB_HM%3{H>uJREnupB
zQDe@)3sB?6@+ZprPCK;xl?C}7Z%y}2%x`~lI%dMIf_INA-)nPD`^NG}N9+fem-p-l
zZmgc(v%P-@=gHk~q-^qCz9Sl5*K^Y^qE5Zju@?2Ft`DvAU!J+?_2@66JEMUs($;6U
z_i}<Azm2{WZ7(l!_HiPY*`7?q8H?-Q=CbmT8MnjB*(%@W)Q+#BGt5y*F|7`F1UK2E
z#Qiy&(mH+?^>5}_^yy#>+VaxHZ|vvnHKlLI_yufP`x`ww0-KMkFDt*i{N?E8@;^p<
zw1+Ow>R=vcGi!}>%qX8@>Tt&|GcgxgX1HU5^Oc#4X{HV=4OAQ4IvZXd?({{CIUCy+
z`1Wnw)e|#tOMRr{&1lTY^c<<IZ`9=W*Y<`->1SPPn&8+u>(*3mY6@<=V?kj@=H}iD
zD$0*t5Zt_ZLC)rv7UYaB#M#|zbN=XPd+!e40lhZ#Y{wAq3cgdct#tc3^#988o60}F
ze_yN~AF#Q-EPeB@%J!P3aoV-`-C#%XvYhtJj?2rZm1nj;_3pk(^*rW-+qd=49EyE8
z9X~4%w&z^7y-S)OzuWr<U%s=Wd<+hxy*3AYwCR-D4_DSZJQq_ph^3{*c2OX;0Z~}7
zN{f;Hez-lriq#4e6~2p7O7JFpL8PRl&S8SHxo1}4Vj>W{4}1I%G1cL{R-35Q1(5u!
znPXAmdPaqVKSL9=gw?+uVXR%{4@>^FOgcO-&hT4kE7q}c)r@~LI^ds>cb3T=IG1&7
z#6PTQeG5@oh=l*4t;p>2b2Sduw6Zz=&$x4`38$Wny<F4EuTZn5bu7wHI}4R#O)D2V
zq&<%kv8I*rPCEO05JDMDuQjcWkRxB<AJ(*PLNwM@L}>jKYg+RVi)9s#pG$hNrj=R!
zv}B4ktuG)c*R&dgRlYFoFJ&|APet0)o@SVG!ieCS)(n&v`8ob!O)JBwLu*=Xje*D*
zbOdW!tr(6x%0fovTQM_oJhP7KV?}pOYY$Tp*R)=PYSJ&qzX6CceZv<&EeLT<E7#yg
zu4DoGr`ZCWh@avC5(AOnAS>3ix|PpG*RZD5t$Z2VGD%`i<Rgj)O3aV!V&2IT3nRC)
z<T8nUBlDPeibSkwEkMy`O=|$-6`>JEtZ8MKqkb;OU}hRcv!=C%yALxRGizG!q&!FR
znOKx|7V4$}EYoGIX}t=ynKi8oSh^YS6LJ}5={wl6c*yoD5cwlJS(R32_J$*D7}m6M
zu(YO?1*b2^KYmn0Fu<daHLZLF!Zoe*{up@y|FEW&VOG@0X0C86!r|ep%Q*@qb4@Fj
zM!0KQl|gG-)iAATb&tgww(H)sIRMwR4(E8@Co!?6)fnf(npWOCVoj^fTL`Cb5O<nU
z;+od2-23x>52ATo)4GL4J<{((BMyqZ$yPrW$>lo}tZBWReR@2t*ocWWt+t}XnpWF^
z#F|!HZ)t?Kl(43Cw8>i*;cFhOX`N=o#F|!H)bt1qU|~(G%{w!4I*-!J>AWpWDViO5
zij90NcPbKbP3y5t{8r}4=vYcoWrR2QSkuZgm}^>ZVMT9ivT;o-3uV><^N+Ko;2i#A
zJdVpO?8@e@o)ySx*R*nUqU%^L*0kD2InkRq7+BMKjp;%l`Wx=YnpP`^qwlifMJfHQ
zoEiNIJApN=Hh+#?sCQyY_%+-qb4}|;rpKCAyMJVK1ZAvg<wCTSqA}5}tPg8i?fwbT
zQ5*%VX$_@we`%CPX}PA=UP{WMTz<witv3DiD3`NyO{?8MBl-%<!<yDilYeHEdIDV2
zYSYh-(l{~Kv~qB`rgd-1Skrp1X-{R8=M~qq@>DWwTB$U^HLW~H%$n9?8G$ve{ZWHi
z)0)99VNL4-44GNex|3yKP3t};g;~?eQ^6i24xr~C8Ig^{LE4Bm1p|*FLB8(~h~WhF
zBxRI)JU=sun2*yonF#p{5n-<WoQ39O#^s{|Dd)N}TDOG5hBd9*(3wIm-7{-iJCP!4
zt|eI0N&)A1bSXy&Yg+9H2BH_R|5($i8G#zv@nC?(7w&~}vr;Gf!XKETI5Jq%N`XcB
zI51e#YUNP$6&8&(t(9n<S<}kEACOqhwrg4s#G#3v!=kXJmEUG8DvvVOwA$ksh|)MA
z*R(Qm3f8pJ7%$hf@@s-?T4}V8Yg%nDW<(!neynL7X3Co#Jq+ZUR%1l0s4|+t^jOns
zPq_MMjOnqa)ygf=GN#9xRx7WJnsxG6(|Q={=M_DAJQH9|>j@?TYg(UXi?F7ZEih|Z
zuVo6XX=M>+O=}J7#F|zcfi<m<vr|~pY9p|wm1_yPrqxDZP3s?+0&7}r1lF|j#X8rt
z+FH1#^&%9{R+%xynpVnel##Kfm2#6SyK7o6M?|!cg=0-C1&;auatyGh^#&tjO)D>o
z6iiWA)5?Rx6G^gN)A|}B`tYj5HLX0jeF``dSkuZ{ZT%m)nXsny1ti6qRz~&p@iJg$
zHzpXDhzA2a(fj&%^10{2AcTW~T>MYx96SI4(*UeJ&14U-rj=JdtZ99jgM&4#GmMBe
zt$#w_v8J^ZRrdb_B7?s1Xj1s}l+Xs0vKK8Qu8C#izr*A2_+qUn5apI4ifdZykP2&B
z4@cIt@B8v@LYnL!A};kNq)XfA%iD>VV1QA<0PXnp%1LVsX3*kQlx8y1nuGawBMC?M
zX$)psOE7l_l5v6S{ireRq+ssDMh-_`Vfv-PyiSuo(@8BtAgwhRd;$rwS>yoUJ1E09
z(XM*^5u1(8SAzTJfmrogI+P(iW8z5>t6A^Fe&3`XEWQTv35@IDz#Q0vP2dFDz_^7>
zH#wKhd;}l%Xb`;YIKC-4%**>e-n|ayPfxz7In2w6^Eu)NvroQhCaw}eTHqYae)*=G
zystuj2A@H2tK;|%%KkC(a*^#+d<HEX>G;acXmWTD!e`LJ5=7;3G&e!qV4_ALD$1x|
zK-|fwDyHhgC>~N?+y+%K)n1I^4>nxGKd2JUf_w*?^3Q}^Z{v{e;C!Y#5;JKOK7)=i
z>3T7)B#hy}2XRc-pK;efra?WF=lEur;^LU6v^72WI#lgD#Ee`oBrU*aFn@USRhYO*
zkoRZYMy5N|#I1pRJmWB;i0jQ!r(NVGd<MVEbcdNbXk%<U<K8rJJ=qlg$WGf~m}>l4
z;=e1755b$j|I`)7m;RkAj>kCPSeZN+aajjsOw8Cn<B+_R(A`rp#m$B(h>MtAaEv*_
za6XB5!3+-~dG+u+r*6Yp+;uC1h;_&W(|p_F<K8CO9O4Lk;8^<lH4M0U_O$xAr^#~!
z!KCm%?dCxCd-!<JW#fBctTiUwQs?sGXg0RnmjXB6DW<pd35|uG$=>8*zo(7&Ks0S+
zfQ}UW&Z<Bs1D9GM+{pmd8?Yy{lYzBX$mwK&Po40+P26bW(O(9p<MNiu&WDNuofPg$
zMua;l^u{PEMP?@-dX6+hj}9|%N^)<Ylfu?yM7Waz-4P`6Q?Q2)RiZ22&5nT&-N364
zvjx#WZTaAy$6rHp&l-1VB0Lx&cB$_wXP_A*-nnL*XvCO3=q)2TPTh8d&ET#4=8nux
zMshH14!4G)<OoNcRc0*vvIPS>Ioeb{!%QKr#>ek04|Fn+g^_>|?qq;t4B=bG*W_`>
z*5q-=)#UMvX>t;xZ}4$!HZy`8zcPHVU_L<F8rN@I!$1rl9HMPz5>TM~bVY<aDGW_U
zWOh;*fsfy5&FN%d6h4^ggbwbu#KFZ7`29Mxo<@Y(2%bKe)i;|nZy^NKd9!H*g{EXg
zxRXL#G9t5+f_cccS#lC*7UJ#3ndE*D(-Y!A4vTYidthFBfNn<CdF0<A96)PB&XMhb
zquK*p!m`{W^9b_e?q_%*J`v}Oz_9hdUmf~#<d?&Sm}AT1>n3BE_o3aA@u>6TCSy1s
zpKi%`ik<z<XdZuRk#<Y%_B=_B<C*wCWrCQ2JiM}!I*oU&X5d!sAbALpK3NDu9Dkl*
zP}m@t4oB{d)yWKeFXGvFd~Al<o(#`>GR*d*Mvw>7W;n`|;n$uFM|I7BJC8(`qdi$(
zF<G{mUK~xZLm^F*Zbj%qlM*zS9PM0{D0Uu;-HeHWzOG%vz+L!2w}m(blLPT*u3_Ln
z9AcA*0Y1$6oJxYHm(Mwd&?&dpTsNuPXVNopu}M@(Y&OAT2p(jUgaM8-%1I9QJhvxk
z2``w~&8C?R_gqHOfA;4NMmfh2>=TYJVZTYx1qSFp09PtPUE5^3#;cg=Cj;yr%5i&X
z+L!ESrQ1&=;k2qWt)54)pNJ)v<6|;1!0Q^uieUduJOj4FmB|htgZ3u2Kp^1YjW7Q5
zD$eUNT28QyI6iLse9k<!j^ATpXPL8p`<l>@&SWExOpg9MR=NQn<aVn;(aFv4H%{YF
zl5+|^96n4cUNbY@q4YV&aUc)C2e%*uzhBThBHsjO6Sk4Zx#NjGuUnHG#CaS!Hq6AY
zLV$w<VfX6fz|3<8#%+V!&@OFuBXQ4dgKX(D_@v;Aili?zQw;-LfIz)1fb0Cw1%j<a
zlC^8LBk+KYC#VUJt`W0Ma4zwX2_8dm?H$S>=z;(x6C8X~9DC_G_?sbOeh}=MNn+b<
z|Mv$5;)4qip|6gw`4dQD8-x&dpejP&MZZs^L95MX#wds(F(3Qi4p8#Qe&(AyYH%mV
z3$M4?oULmZxELRN)e#z)t!o(Iy;KM)WOGON?qv8re2|XdTugD+&mgDcgCjO0RMOYn
zZSkmMUzs~ev9BytG9q!~mEx3iy3>JWa9Z#cid%+z+OQ0F0tcN|2SvD74Hl7{EVf%3
z2M>lIJQN=cFHwdMZWRov9*zFrv4#OQ1{V)P!+S^Ks~)OH=Fk16#VP52$s*`}zvAGy
zU#$qD9<!yOI{q>5NPKYOGA}K%AjrIf%!nSvyc}>}(hN*rlz<p)Xq7fL&bxW#m3Ywb
zJLac2-ygH^ZXO%bva0XUfpMx2nBTIrdC}6U#u!ycT4O_3P8c_A{-UO3u{Psz6DyOy
zUGEJ$i<_F8YK!Ucay~R0mMp8Oo!?khUEk1D`~OSXttZ3P??2V%e`j62lK4rZORypw
zM=oAdTUP~Vzj5P|bwoWUgmoj_1_5UoRdH-6kp!{O5JE=8W4aja5Syg2s;wR&Tobs`
zToNBo@q}g{O8k?3AzvFki3ihQr6-gFZ{kHke;y=m!M@PV%Y<@XFxS5zHo&^I&qZAC
z0l{1=^)@L!c4G8*?k}R_@#e}>WZJT(65-u&p`I4<pSA{m%L{_R0=in?Z@_>7!8CYX
z_n#bt*L8$Lz4l^U*bl$=HljE3M&RMyzu3kgo7rPoM5pJJ(NG)kXZZ5zAHE{o2Jh)5
z1;Jj3pEn}dE2jU&ZNXk6g2f|(Q!9dd#e!2u1m{%-$C$lKDuai_f=kf!O6JWg2#!SN
z{uRNY@WEab>@`M33}y3DLq!Dz!Ffo~3trbpR06T!2ozWuMBr~IHWq{r_x>@KJhUH+
zbN#%_y?qI4_pd<l{xp`n4$U?dOsil8(@eX^+IH9NsolsoA~=#wMI|gG*q_2sQ)7Bb
zaHxOP2-AyTIy%An(?i+8UPZBBaRrBqLsY3D8dJ%xFIl&zdN@9%p7xK!xJBTWo-^Q%
zHL(gzfgMf-4w65o&Y$K}?`EOS^ok0T4~GcVl?LaXZmO;e7NfzQ+UM2j03A|kj!pxI
z3x_r%l<i+p8O-))@^B2rJY}4}j=h;|dR2^0^$Xhn?4hY?p6Oe!3RHu7%n|$6iEv!9
zsu3{`pDG*IrLq!JSuax=|L^a1i-X8{fev*a%fvDBR8bo2fmx93Ot7b!6T#3ValdXH
zRZtL$1=B|a)BLMSgXu%a5kddZpzpvKhX2^Q5qlmWRK!8c@V6oNWE`m>mEY1iOq3p+
zNa@^<5Hjsw>Hoo+5iz5h3zfY^9w*f+n_K8uyNhyXSLK!(=p>h5^>1q%FLqEOtfs$q
z*J(KwtCHGN#s#>v6cc)TMlCd<t!i`;kp;0<_0lS}QE}61_F3ghsIDgc!2g4qzr6e!
z^-EWOuC58HUasb<bUXj!^?;N5bkYP(Y7%mnG<d6<mq9yMnwCaKle&XmB}3_N(&;yk
zX+pa-sV&^~h;~szb+sv};pfpRjh7!X^Pr?=ptK>SVj54Xg0~#Ltj)oU7&peKW}?~D
zQ$A_jXjil<ok>+ptM1rc*%#%v&8=^!qk8A^D&vfu+I>qD*Il6;b1pf@j8^4$+<h6h
z_up7A@7@G(@=H&#o8omsi8rBOO#NUCfAhjtC!z2tRmFH~O#^hM8;m-qQJ!8@)!0~N
zPA!DGX>YswunVhN={_E}5K9{1UcT!oTx~52n1;FvqjBkhx~iX6GrOA#zST}n>bu&+
z30+P1q;-#yRl!`yJDs`oNFR3<bnO*_TERT;%~AF$7{_NGKJC!>kqHH5sSYRAdRyi$
zmD;+wn8c}%ZdJCe<p8N$e^YDK>I2tSElo~Bqn_GbP1LHXB2nUK7zJbLZQ}-PrO{nY
z>ZH0V?6@SV_YTWkY!6S@GsS9mOC>vT-K%MBj@RR4TT<(^RyDQ&Ez@!2Ty<d0S*gY+
z3Y7A1@*MA?$7{TzS69dD9sFPzr@Qo4D%QunnzoI}!zbnau4=<wwPVqzDm2Yioadm|
z*2HWptTywWwAK?U$E}<OuA0Bpzr9MlQVd4-_N+(kYOc$iKthEVI?~j@PpWK7Ih)7A
z>QB2W{0YT&W7^>VO1<|R`n`O{bvHg5PRYtYGk8|uZ2vjX@I5GN(79>nh0jmDAT%Xw
zn-7bH|84Yr`4%L(b$!PDchvVCkZi2c3mE~K&)OVw>i_<gE2Y)+jmM3qb$ki*?Egw)
zR`V1-={+3hHSr_y&teuT=KeBqwzxoS5!Z@0i`zvkR<Y%aABny3sL68o5f2b&iwnfv
z;^$%r&!5cKQye040T<&>6ls}_^7-Osk?+_T|Gc<c{9MG#QL~@Vt^bJb^JwP7ii`uq
z$>J=L?{2uCx>4i;kv|nsZWT`x&lWd|Tg972zH4K?hs0;aUy1LF|0{CYDAT9nIFS9s
zVdCN931XADN?a%MwLbG-EB;vACB825cr)EV96xeD@j!8wIA2^Wt`cb?iupE)*NJzF
zT-e6_&x@QdlsR9>0vuPeNE{_j5&8O+``3sUiXGzZ;(OwkVgcp}^9>S5i(KWxc;oLC
zTp)RiXx6AB{uh#eEz(RV^ZicbOIFJHA`Kx^K3;4TPZci`uMlq$?-!pGUll(T|0G5*
z;aUE-=|IoY{^P|)akcn;ajST{$R#%{*Z2tqjZsZ-jpDyA-Ygo+nArcA<d?)CmgBIT
ze^dwhEaksM<Psm2cbE8x_-oPlxy1fINY238AExgs7K<l~wED>X#;hy&jO70njbBK_
zySmTEVQml78~=~sBFU@7wc^?0g<`vSrFe(<EAd_NOVRj!NBM<VJjD9;6-Sde_T$Bg
zB-(nIc!W5QWIH7r+u}&KSn<mhZ~QMJevRVKSNz4|55z0Q>qwOQBgxd|Wc@!;{KJwT
z6Q5SR@wbR{#@{0Nk@kNo`mpB3=y;1<14Fq`+*{mNJU~29G=AKXevafSu~u9ro-Cdx
zUL;;2{!rW|-XY#gqTdfmepGx?@xPY*iuk7DjsHZn>tn@#p?Lh7ZTc4w(@1>sC1Vx6
z+22p`LnRLv@pWM40WLd+DAq7XEELVp1(+{`Bo7t2@{sdria0}@Db|SfVs~A2{&vLt
zYsF3C7V#?aI`LNVN8%&m<D&WgLwPSq4)gm5a;9ihVjxE)$HYNmu~;JV_ekb9HbTII
zB_AptDOQSck><IXZ;8nJB+93Xr->Jf8^liWDv|e7%(qRvU;LT)l=!S@zIT!Se<T<3
zdk}J8u}I{Sd&Z9tUB4{GHVNV<EB*-aXwiH>V}G+`{=CO>&K0i^e<<E1@;5!E>+Uc9
z*NT5dd|P~9{8ap%_!kksE1U8%#T>DhNOdyS$NNKaA91ueUgQc^?l(43z#7T*;z{B%
z@pSQQv0c1Oyjr|oH1`iE_fE;%#T_D7%d-AA#rMSz#ovj45UHKT^fVhz7K(kvVPdg(
ztayTWqSz#^5{)Jt%A;{>mdoEoN&d7<{y^jc8p`}}l>C|abMYC`*mlAG_ay&T{Jr?K
zn2j_nCr=zA?js&9&K0Ra!}P9S`8vrbimf8eV>8_v@eGk`j2XX0yh`M<UdC?|?-02F
znepcS34C7iuSG7^<^H!tu1==>XEDh8AcSeYo6Hq^id?$P_!4n~==!ZcNb(`#Z1G5u
z%bc12T+!TzL2j44MKt$ih`&xU&Bim|9pXLW&%~dLPl&t3Ux_b^yG0sZXL+B9Ux;6e
zSfyt6r-~V3zDNZZ=HE-CA#2L!{t>K{92cv_6GhkW{0hmg-}%!epDmjEO_bLzd5gGJ
zyiRoe&fg*V9`UE*PSM<_qP(Xh8yh~5UzGfYxLf>C{6ze{__b*6bCExd_nlylm@jg<
zI^)NRrDB<Quz09=gm|>r-M@UZ;#<X4qU&eg+$W>H8x()1==zP{A^9Qkaq(&K1@R^E
zP4R8f*cw9lA4~p9G`5EjAHY2i`x_Q}hy`MQaiBO%H23Go$94P6Uo9>co5hvlDdHL8
zIpW3Q2C+lz6t5L;6mJ*r6t{~z#7D%(#b-t1?g8y|{no#!_zy&C&afY@-}<j4JG{?F
zd_bg50_A=p^=K&5GCN8A1agWvLv;PqQ&)lejYW2lhSw>Z=MHd-<gMa$;!UD?9znW$
zBtIlRDn2bfC%!DcF8)URU(r0rpu9gyHqSGVGkCubcK0{Gm*R`W{Y3Y9$2{jC-(<yC
zh~~Km@kdKOR-~Q=>p4a2?qB}<if<RUh+9SToP+!~Np}6nKPuTg*I@s1lDqqpe_QeI
zi+m}|_5{QXF<a~@_7(?-gGF49|EjH~GTmS0GhG($FLWRMFSONUf71C6x6;%H<APgk
ztSPhG7|{iW(QE_opXqS>X14C>xR2Z3_~6p_o$08J*S+35a4+R<Zg4mvaEWlrw4((X
z3z3oP08GOV>*MlZw+#rI`?U#pHgq?4-yB4E%R9FOY0-I>$1!lrt3ue#gP;@3#XB2!
zFg*MCp3|FdEGFC-%u#o9_wjkrTW`w*d{^LHV7-iY>pdM|HxGhNLkx8@pv~RKWsTnQ
z7EH%?EaF%micOSv3Bqn31fBC@HXXy<+<og2_LkS;DUZYGw(mMm9t54sW4NZclgG2~
zDulh|twnh}PHbN`K5ltGMwo5jeBf4q3H0Y~<#GQ5_;}Ohjj)TxnTH$q@$<L{nC(KO
zD|H2s^>TXzA8-54Mf=?G%fmjmeZNK+bG`*I+oLFtbJE>dCpXeFJ)F;xZX_b3h{tPs
zQy$A_o$fh=pfd;^KZF5oZh6e(O}7c{d(TY-y6Iq}Y0TecqiOVnaU)~gzS~Aq%_vi0
z!bVdedgHaxblJ9o_ROOE4cP;C9{pTzXJAhI=|^uV&)YDyetr4r^|4s)hO()>omkO=
z>1)e7diQA0?I_sd#Co5Qxgmi6kqsgI&)N{i{|)8o13OO0Za=i#i4~r3Xn6{xj`Bmx
z1AD(7KeRjqX-l~?eBQ47E7CV+TvGVPK2Gl`;}6|D)p@D6Gmd<<x0A6Yy(9NW1K0W{
zri@8%&)Aq!az^>~a%bPNT~W@iqNh&C>}Z|lw7(qnwMROfExs$JO-q5~Z%^6m@5t@7
zc*^|ptSgpG3vApS4Q>o<30}dtBg;>j7D7zw#?Y2j6H`;3jZ|U8rELsvNxS0e!sDk*
zLp^uAw2#xHV{=)ale78xvVl(TX}7$40In%}IhE+i=C$F08_WBz&D~tN_Vu-S9hswi
z6Z2qgD0f5t<+M1|@@}+?-5O^tED~dJ?JB<CGKV4H`xwkTA77dqO+?p!urEWqtp0@S
zLe8qd1k7XquxJIsFgddiPAoV^q+_VSZ!o+3;|puJCndN7>0okZ5)uUJ5apj$$SVv?
z&YX=s0X}{D5AVf`1RN#~Wc~`4yr}SMMumfyptQi_n3RG1+yfC6;F9t{EU%K`sZ2jS
zZz;mTos4*p2}kCi#V|E<0~7K#Aq-__E-el$z`x+YUVlMUC_uHi)P*R)7dQj03k}a=
z!vfE7=TZ|6PsH9-7@rxBxU@j%TK^HqlU{`;g|5#mVt6Y`4Be2&cqd~H{w+i(lj;3V
zBpkXb?R>~tZ{c6)np8{{C#A^A`Wh_@-5BIqOye^Fs#=F`@-u6IuUkU5_4y1*vjd^P
zjZEVU?~T|X!+{+Lg?pL-%i(ET7~U^D6y;^@z`t-w9>b`E#%IE#RAV5EKbnL`S^e;$
zaMng6=G*pUW>qrls6JLS#%IE#Gt7IhqI?V#2Q}j^{Nqnjrf;~S(OuJ^@c8g^h|A(T
zt?>S7ZvVKhI(&e{Ko;M;g(pf3XANf$N+o7yO<`LmNzBQ*kK%z6^YJ@5#K{s1vu<WZ
zWfJ>l^=9HJ5@Sv--@%4`;fnA8)R8q1M>TwCI>Q|G3bZ&pGmRom6=d-Tn($%i>==#D
zWIaH6j%2*G%eWGIN|4%g8OCSm?{giTTZT_%>1Mo7$Yq$N(;`SX9<oCa$a<MAsY*M;
z><wp`hAr&R!7|2YLID<>!FOZ)sD@C0Mp<Bd<_R`6yev#5hb*djg_rkWm=!H&Ggr73
z;qY+Q<?vVG`tY6MGUTK~#qeFZ%0S~Y;k(_LK;tvvdnARk;%w%<X*B>WQDo7cari!o
z*7!{LCq2wBeMLE0M>Fwu<t@y5gW}F~juMQ|WUZz6^M0?Rc`!bcRnJ57NWb({ii5H~
zV5=XC>}SNGS&gjd@w5sfTH`a}r&N(OJ`;Xg9k9k{!n;&&X_gO}!q4@XZSt07ozIe=
z@3Fv$*7!{LS1M|HR+uCClJd^XI+aK1<@5~G=Gj?%cNcywH;zQGijviriQme+)a<Ry
zTEQOe&f*yi<1<-zv7)y%*=T%*$C_CS%s-Ap!PWf7cpMkLa0_x*&vD2(G!R~p66WYc
zTUaiP&)B)*MET2V7{+HFG+hWpd8Yw6-^$_W$E+B}XRMqV<s0KLjL+EoInlEy!}!b}
zaSK4>GgmM@jL+EpBcr`3!}v@OJ|V*ROdIQi@fo{+Li7vDFg{ac_LoNQLnp#8K4UK>
zWl{bz9ft84n|^vU!1ORaWB1R9Zlet2Gs8^&nbD6psxUrd)6b4Ja9Ck{hJ!=nGw*Xh
zjL%pHj+IfKS78{R;i+Vd&(I8a7{+IKju_)J;}`+sGZRsRF+TGFi-hr+Q!!+II#m2V
z%YgBjgG~w;p9uwcD%gV*Kq}8cG9nv?M7N_&p}^Z1p?n{I@!$mYBxRI)Jae$imd9zE
zOoaSn5n-<WoQ39O#^r<OWs57Lb&EKRFh27nI#WnTZJFUBAI>Mt2y-og@fiv@$D?D|
zJs6*{BN&J-V*g=$Ml%96vg4rui!bCtk*qL`&!pluIQkS1c9}1i0*ktjSz&y}%Ax2Z
zEE>jV7Nd1EK9j*f6p7XBUc16;Q&Nw^R5A_^VHBj0-)1c8FU)#IO0GSQf#@`L2*zia
zn8s(G<uQQq8MAT$#%K5o037aS+g{9wKF_9kjL%F!xnUTedDQf}GTNKzVSL7(aP`ql
zribwvE4M`VVR{&!vGU63pIIM_&+v_vpT=kSQyc7)<b2OW!1&CkY%z?_um#5W%-Ku<
z<1;M67@sL)oiILQBVc^yVRj0}XKVzF&%D4CFg{}=V0<Qx5imYuBVc@HKehwLXKXE4
z&y#T@if60LnD(+V8)f8FD_`KsG(Ho)JSFumL_}%lB@E*;6gcLzv=xT&nTL(M(#hae
zoq{Q<pOe9Z!xKqz?~lW)Q~ZBKL?2#t!Z1F=gWKm#wh_i>SgWl+180iKROqDgvg8W|
z7}eLu%Yd2Pm|#(aLjj)XeSJLn+;f31$3lVq@IQlda2^7tEEtLT3;G_0@flwEV0`8}
zRt)1awMK;TnGdiZ_hWpt>;EDmgT4whDGkPFZbK=1J%sdYVvnMiuJM^B)Xs7dl?LN8
zeDCJ-g<nB2>F4|M?nc7k1BeUvKw;@HN3#<#;cJm89hPX`fDj6Be<<)c{`bmBUl`1o
zl7XQ<o=Iwgxi=vRhx#g1kX{?i{Q${miRNLnFug9A`>~P3QU1`DzQ|3V>4f=9LwbEM
z_&X#Bvd96xUm=ZaiKYcD<o0crXih^<VTp#tFGR8v@F_Z;qjX>oHsKt|XE1Is(@oBO
z9^o7DxfUO5i6+aJ!_2=##4qp}ypEM;`*N6jI4b8aw#J@JjxU=dPzSlj#K8tkjxUdK
z{I&IaCJwe;a(q$7QTKHN<7iSQ$Jd8(H$lF^#F=z^F>VKBdUmizWqR03`19&7Z6s3m
z@Z~clCs2QUtXY{JzFv&v52U;%TDvkmeEk`D3nH#!Bn`{t+9E%O{9DEudpUW&>{pSn
zFOF6gK7&6-Wxjl0kDVMF3>ELl2lH6^3hYq4frwp<<N@{dw1dWhJ`|t9^lpqRzZqU$
zF5Y7#iehAMjyZj_kHrTQh_6706d;&V7wqq2h5o&<BAsF}rM+9L+9*t9zM;dgzSv1Q
zF_`x>q+yL%nV+)Q3Xs3kFXkY;z&$X-k8?NB(__#CGi``N3ooH;Bw!#l54%h8VkoS1
zK^i{6xf1ndWLP^WK8Wd&E~RAne23&QK63zy<2&F;UYGPxU`(1(nScS$W`(%Z%=7uP
zyao3_!i0B7Cd@S{g2}4$3LGvf$uIEjooOqDDXjlwD>Z+wUrbr4F$YE#X<REc-nbzn
zFtivp#Brcv8122~dQ-=AC~sVcd5gnT;)b&WpTBO~hSww5wpj~w-T2lC8r1~T?Af*r
zUv)u?mv9q()0hq4!9k6eU?Qjw&qlDzhPRzaGM7-2Bi;S%1TO9TXQIwFp*h6O`1qZZ
zQaTy9$Ho&QkkZ66Fb*Fyk=S$XDaO`MKJu|;><Y_f*v-!Hp7WO@B};|Ma?%Qkwb-xd
zq{gyU7gu!Bc#8G2JKwbOSQMv?7k;JPj`uR2EsV3@SShn3F`KZRH-;%vOi8l|wjavS
zZZ~i=J;mS}f$wN%2|l)<<B|m#D;l<-<B|m>#sj7Yx)cO~FI%?a1N~{jw#S%#7-JeS
zkFba02<%U8X}tBI(Fog!xx`)gpdc1v8!<oGh<VB0%*Fo1mTdgd+Yza*CwAL_&ld_I
z#I)z)a{!Dhlnp8yvdrmEdn#X~3>yfI_%Fx9v<m(?xf#ydp85L@^}%pfZu(!=^vo|d
zVW#b5{%!co=~~A6bJzSXjAGUqoaz{1la2dZi+&izzJd==T|*3A$T^}tFt<Ixf#4@!
z)zZjBqVb*F(;uJGJ?;IQyT%eYesjB*@~`L|`sLaBBRmElocjb%K3pjX&V8JBWeA!L
zqBZT4VlD^{bMo3m8$+a>TgMP(OzWJS(#gPdE5P1VQV1DghS}2^?qp!LO&0ECz@Cf=
z8z81aYd(wG`?wZ)Di5>rQTU+U1lx{w&mhb3F~$>$QaTw<$^j$KOzaPJGR!l>rVn>A
zT$zy5I~nHtM7uw;6QbD=r7d|99eFmQuEz(LrR&!)V9&?71dptVPo7ALYb|zT8-&jg
ze9$A}Fl0cFW|BNAI97-?TVMRQhXZ#~+L*+<dF4Oi2F&l6HF1BhF$AlwhyT->m)7og
zh&5;MPnsL}uZe`3+M4+jVxvZuOej8SOmSn?iOoyr?{QS*u+<&+Z`F<|84Fb!%z)~~
zR_Jjps;-7*1I&<bSWLh~NLoz5<e@&DwTzIkn1I-X#RS}byA~4=owSia-A76MGV@wY
z2>Sg`!OER6nBc#CH9{f(E?=85nBWWfZ$`{s{^xzMpbuecPcsZv^B%Ea@1kIjen>yS
z+E@s}dO|782=wyrTM7dSA^$um%o`gC(9zDL`GZE9KbVw9vk44*3n$AA!X)v~Zt`qn
z8v#1${=5pRe`i3U{j6Z52*Fjxq(Q<40W|naslh*ggug$vziYW0%HqaUz^Gs$m_hRa
zlZ}A|lmmtR465_bv=Md5AdM-^EC{4vxULPO_4#>u0jTKvUt8g$X^CDT|56lI7wk2w
z0{ZJUr}r=FPiq0AW3aD~9r6u40MY=|2gP_}=>c&;|G*dqD$TzPqs3nM%3>+$xQE-b
zK6-ra+$qop?V^^xC(U!}BmP(4d|BhdSaG9K?k<L5mr1S7b!~{KT3TH{31`FdajnIT
zvEoHFE2@^(6_1J)A3i!(T-VfG40o{&)osO9OB$+L8=4j&vTj*Zbz4JoQ!(_f$yUTs
z#Wo>Br8MEcwY$DKR9lTV?}Xa<NhM>Aa;#VRyjA+yD1{HYdr(0~F(u=e?>|`;ofn}!
zX^NMOb-qPQ9n+hxtD)2G+E)06dU{tw3;%$wIW)POsVDv~(J`0j;lD?bJaK6M6)NT4
z>1I4m|C{TU{~v3V$G=OJ{2w)bV7}ht*17cGq;B3tWxb2b>VJXmdDj!qYrF)f9@N;4
zc_vy9_^)C*E%0aJ<Mlf|)N`B8yYz3@OJDnMt(QIk{ishobtIoe*ge04TSw34cX*$e
z-27&hm{-QTO3wyoK^}?aWp$Hty2-iS<R0DReDi$8=5oycs$RM|+u(tEP|aVt-{vDB
zp2F}Ng)QaUQ`ShDchVr-_c`=4%@^3zaT~7vM%NnqCrh3s@^O&)`2b8V5}U+U@idW7
zn@qP+yj;9ayjkSaC(}J7@+S()Z;JmbelF5<Klf*fT!%@SzhIC?#|$i&yhP+L7u<h=
zc$s*Mc(=Gy+$DY}el7A>H<n{`y1<!|j}uQ6PZrM=FBAD|6Z79GJ|r5QYs9}L`4iEH
zha#r$AsU@)$Yqj^A8N=aNak`0rr#poAl@TBB?fUyFkQYlN}M9j7UQDPaYFi2CEqJP
zD!wCrAqH@Yv3#S81aiF=<q~nRxJu-bGVb3j-YDKDJ|?~-@@IXf|AUy02~U|T7)Z0s
z3_L(`g?OxZqPR*tUxceflmBM%evv<xv)q$#sUTO27m7yr1@T7r8vKRge<i*vekl$N
z+j2&UQ$?d=g8U05FBMN0H;7k?KN24lpA&bBUx*=G3)t?cI8@wUtPn31uN95%1o9c3
z3DCF=0xNMzWO+u{8eA#a=sZ9^Q}Siv72;Lm4dOQOr{Xi>YoZT7ZLppm;sCKkoGKnA
z9#3LUREf1D$}+kKpwT@5PgD8}wSS#>iQ<jU0n%Nq_!|^|hva+2Ux-hN&yr}b(WyrM
zw-j%5sv-YQatPO6wkusUItGyYOCBMP5~qsg;ym#<af#R>o+h3pUMg-DZxnA8e=6=2
zjV?9%@w{ZCOO5uuN*VF*EB-_AQ^o&TGQU&Uzf=<G^CU;bzKS<G)JSJ^s6nomXL@ct
zj<}o{qF6(IvogL=G;bRr50X4o{4QPUg-TZ^Hi{>S=ZF`G8^lY+8^v42JH>lN^F4-k
zy(sw&aku!P_=)&?@oSMwPT9{iF-Oc7`Kvwmj}#|}r6S*Kb3fl>le5JmMgGFi_!GtM
zy3`vLze(h;`b>YDxI=tM?5-<q)@~sEN7_%Pip>9&$QOW=1ETp}g`6$ftQdpL^~6j!
zS{yH$l|zW1D)|u6*g!%2k&?M!mHAyA>sHCeCJN$LOXkWrrZYBDK(3IWyiw$81IqMi
zNZuoE7k7$}h);>niZ6<<id?C{a*S;i@Q;#Roop^z;QpAnKy-Dge<Jy(qFKU;^p8va
zmH4vAm3u7jD{&&fry)-kxgLV@jpFShogguOySPJqL)<O8I>{eP{!;v-XzmA44p&*S
zJTAc@>FSE?FAfy<755YA!<^~pMvUaD46;h(%0bGFVw<>9Tq~X_t`j$kTg9uz?z+o6
z6#tO8OLTRZxgdn~|4uZvU=a54z5z@Zv%~_im&g^!OgBX2S`x~W#d6Wy#~}U)$w!L-
z)=F9Z5$5AYV)zYfHNWyHL;1zMe*Rs$Xl=DC+eUPKz^+c17R2NAfA!Ef?EI<2Y<uHB
z4hfzQ?KVbq;iemo2!?qKxiMXfyAxp^LvC~M@kBdULs*UPOLuek%|Zlj-<&e-s2uD#
zJ5V^E{WvvP9^1v|e>V?;&OpqILorX>&E40G2sg}qjd+->bsOv1w-{k>y@lx5NL0vr
zS)W_)YEK>nooAzt6JtP|TNi)4^p-cH#LjP)hg*e2dFv5&^C0Mait@Zq;O@SQu+Ljw
zrKddJU%2hN3Sl=7f=&uf7Op9DH+LU@Z}pZ}kMh`0wvV?kZh5yM%seCU;pW3li&<x3
zMYE6l@8dpv+;rihJ?ob}qI7`S)*@Z0D}bz*+fIDE?Q8M$mv1E8_C1d<y4M1jZ9B^2
zoOCz0zoch+IPW1H??1SR$1RWJ&N@+EVk^Y_<NE}6bIa?22yeQzXy0x(5$L9ae%bhO
zR2S1$GIrdkkz@8BHEu#IX7$MI|B{g-$Bje6{r4YZBmM^cvfmCg6(;n{dg030a%Vq`
zP2i?JD}4)&`;ou(^abg@p;)s?59YNCTJFD(_wXiL!1q63COdzLiRk(-#k^G*79ERd
zzb|C&foc(kx9u4wD!dfOz@HMl#30ptxnGVm2Hv(Cm>>{502QVDnEwv%b&82fJqTmw
z4+r1H@c6^2Pax8Dv>iw_8Z3N9_UGpg!=995aGt{VHm66*iL7OK9#8uees99}HjlYK
z955Eyu0y$9{cRtMM81?Lvccar8<cViV&HF^;ndrZp8mEsK}h=B{vl#rf7>G%cKvO$
z#|NR!#;>*4-}VtK^P1H4EFUhDw^K~|+fKQk)mwktDSTVf&EK})7rp>FjKA%aXAy$G
zZ4Ok<FOfFkZ~F%B=<aXZ))<J4<<3zVRt!fTKt}l6wqj;v3`P+CwypSG{<b+5sGE0h
z34hzKq0{iUZ3}QByz_v+Z7T*M5!N<QVmQM04Dh$@R?fu{@VBkXBfPtVzilh#NA_pp
z$r1}Aofs+j+qQfAMyRR=f7@21$`fiz`rGD<D38BwHrwlOoA)_hf7=yIzDIxC>@rlI
zXzVfRZ`+J_(%&|f%HVI?HYE_bm4zk!ZL?v2&EK}IA>nWP1{9X?x1GwoNq^hCjKkly
zDuSa&&bl1Fr24D=wv}G~wyhM7P-_8xj}J!?(0_=`<KW*X@f-fOui{bOu320dp)F32
zzipaU^7z|+h+@*;_K6(qq`z%y<@~+=wr!hBBR<xf^tZi?MSZKkZLX<?zipd$W@HV;
zq`z%`?R)%f-^Dg3{cUrdbZXMy_IB=lTa%3{Pb_pQ`jvFOZ2fIB9>--Cc3FShlMwRw
z+vW{A{cYPuIng87D38DGv8>4BZ~IBRKjClt6SfN~Pd0x}^hox?<8M2{@}cr%_m7P7
z0mbWYJCib0p6vb!Q9sjr{B0X&=pKLDxoi(qo^1N*(Vud}J^r?jV0j*Y+mo0cDo-~3
z?C1)%-{Wul9H#g9+va)I#ozV{7U1=_y_hw6{cVq8kzRk>QAX^^-!>az9Bi8-brz;@
zfe{&xgT$8r-{o&xNk2m)>_OkNzipm})9~)oT>as1o3in@ZLgTAcd?tUzwK!#Ea`9C
zTuVIuwvXokK;_AfU?94US-;KS_H-P+q`&Q%JeW{<`T#94iX4<Z{<dkEivG5bM(e2Z
zl+J+hx6NjzI39o7dvnyG@?>^EC*(F}h04=87&GdG(D<p>-}c2!@A0?I7XkFQZF?~z
z`XYM)m8bJf)w82lGrh;(HXpRT{<dip)a!41KKFb4ZC7!>*WdP9HpuI5`%ShODo<>I
zQF+?LCVBmBKh0~J*WdOzOyTvny$pG~_}e~{5ng}W7qVSYd9t-U;q|x8q4WCNrtI~%
zO}UG|Z5kH#`rCe;@*e$dGb{XU6UN`Rl|BBpdDThy+x{NM>YM(ynF;>3Z^kJ6ZT_~|
zN1QOU6V%<`Hp_x)QVXk1`rD?ST+-jRKM<gT81BbfFwXry!p@+N_l^mF+q8JLCUy+=
zI<XyWR?OIVbNbPwnaAID90}-en<`Jn9r8C_Y^UQUHu_5pAYE+lL^_@iYf(L2Y}3y)
zC-Ds^mM*sMHF7xm5M{X7zR9GAi|w(@02kYQeLuiQ)f-<qf1*SC_z#=!MpQ)a+6ND1
zXb7TW_!O~f-;5qCi6_|+jAM1aLwc~bHIP>@j!p7a^k9n~fP4?**bLvH#^dHEkbi^E
zpuYIG4HXRb%}!Z{|8uBx8w{|ULwvp%a`Z<@C}q$3G+i}k{L-nxQ(PdaUK4Z`X+o|d
zO=?#~ns8S|8rTm_D#oC0SCJ;eRiw%6sz?*@rl)>PmQ|$5wt77O)u$;7{k{4$=bi4u
z@h-{3yg2`KAAXToKNaITWP~$0vo!OZvMhUiFm<@`v~pErVm8dj*=`%3cA+&vaLG4Z
z$PqDo_N)$5XcEmK+(h40hrv!P-)Ct@5G)*v*rBHdg-jD}3zIQ?Sj!Q7_0Vk#L&h>}
z!nW%uw_QQxm<{U@-`JQItGLZe3k(awt>(o_O!0u(cy4iUSh>5!+<@qn`O@6)OvnF}
zzjsOZKj$kB?<W82-|k<!c$<!B{$D$}D_yv(VM$wYL(_p~ZY39RKaTHVe?FbvVdZts
zKrFj1f)EMj3^u_mE;B|{35j<_p%U!P3r2bbeFLBc<MYKmK3D7tuzzsPn`cx!UW{B{
zFbN+r);Uc#pE})_dH#dWt-i%A(|^1>tAwL4k4G0S?6fP3>uTT*vN0~NW!>B?aosWf
zMkR*^`J65;Ym5_^_(J0>DX~l$%VFUor|VjC*GrgO<d`B^T3r6i<dDYdD_}vb8fLvH
zxz2%H$2VGe8Fw9Db@y8ZKS~~NXRfau5bny1M<VMf&3Zga_>giv+{lqxysMk2Z~2+V
zow;=IRYey%wXJkox!A1hb`oxeOjqSq$@QWpXGmr!x+b)4qO6;vJ-Gu)_`mWj*N=Dc
zAEu?`aaQ^NvG*nLRa9sDGk5Nq<c4f;0|dN~fUJSAs|aE7$}X#-q9H&aR5nRi+yK|A
zwU!XHkf7jNt9-4sF4WqVs%_ocV%2Khm%6oXRokl7`hT7?&)hqSAZqn%`~R3<CeL}#
zdCz;+S?@c~vApG=v|^IGu9DmF1JY|mar92%!cM;B#=NzDOclM(*ScoZH(tV8T*~hQ
zt%ZrI%z0<=vZ|#uOY3U9)zVsaq~D>GtKp?r+-muC0{YL4S-PLhib>vLUB(mGTN^90
z%9XoV)q?6%=%8)ZZ88glRcRG9t&nFt>g(Kv)fClYB_zMsI1ZfoaIs&8f%X=1%6MMy
zbI~PlGHbauZ}BU4xu>*OzPkhymeb?Ha^9*{Uc0pjlYf0VZxKFsy+5sE<$VRfBix<j
zSY`+2-1XgB_y&6`x}{xsU5{gT88c)zCx{lV#a=sB*Q~6=w+vhcYxz8UE#j}0r(;$H
z)3{f;tAS~4DzoqxXU`flGXABs(kp4D&-j@I!Z6k4pzmMr${c1@?mB7ikkl_;T7!v)
z6OerKxuRlvovW4((Ok^V|MdWSkCpm2t!l-Wt$yEO-r{;&5`j^<dFKSrb<V?zR@SKA
zh%hTDS#}o$Lqlftoot13B9miwL9hr63<;;$Zf|$6$^OuCvwdRF`pd^Y5x1HCRNi*B
z%x;!U_hoQ!3tQ@w{kOD?{!d)PiqFh!WfD7mgHu3nGY=>&Pf_Wg<h^q}zP^LQ@P3pm
zO@0{WIA-BDEj%+Dp8}3E{kigmZH4WLeB>rVsh8r135^dH@=cV?XMEZ@R(PUtiST40
zpZ%$Kp75K(X5kLuPT?-$-NN4q9~HhTd{g)jVFaDZaykhQtlQ-F2VY&XUz&wK5Sm{J
z5&w6|ZSgcny)xl}b(`G&*ntCw{c>R4Cbu8H>UEp$!@CRi_v1oC%LMrY$%fw?a(kSs
zsAqhL@p82rWnfQY3_cXXO5qVi=ueeAQ+TZ67f7xZE>*noHHJOoYYa5L#;{|2jUgLf
zW1#UhM)^NfzT1R2J+<)NGUs3D@m$aPb{CrSE#wNxd{xYJ^J71-Qu5Kl<Al}18lgGg
zLjP>Z7YZ*HUMg%7UMaj*_*3DX!h40k7Sg|j^?FRmcea%OD*Q-j^E`}r&*wER8HdxS
z@~qFmC7=2D=8V3>yna#sT)u59YnGIMntz*jG5v3MaznT9O(MG1T;Bo4-;C&O=uWeB
z!GG%EbZ@pnLJye6?X&v1;f4Gs%1zRMHt*$PAILa7tV+cXLWTLNl5az)!<{ncvsVWM
zt(n+=iet#zyfn^#zrEqGN54?o<J|J>EkxMMgP>J_1FxOe8NRf&zA*KAV9xO#!rQ!H
zJtF+&-kiiSj6{~pc(2^ABkbit&^n@xWhEKV=B4rY^xM0;i+fI>JvQ63$K%w?gP>Id
zd;S;MUfQKd^V@saXAh^Vv_0Nud3g}DR>2;BEA%!m?K(vG?fnt<ym3R8v_0OhF%Rbh
zw>a)KALBr1V;c9ngr44uIIveshv4b$QP@kGgBw%MA#Y>9aC-o|zkaWE$@Cw7AxPKn
zDTFcSR{+d*ek*${mmAU74c5)jqdy$n56!(Y%gw{iGQDF6LF<nlENe0Y+B|!_zxL~W
z*u}D5_mqI1UcZ5ZD=Iu^IAGczZs@-J;f4-y)%VZ0o>OWH+?PMx3fCX*KC1^VqkHp*
zy9(KJcB2)ud=>YCfi-ACAngzL6H48XnDK`@9(@+rgiZ|%Ej}J8@QveYS`H{;VH5sv
zWcmr5$$x2oIDQ%je>i@b0DriPkSpU4_c}En#If%A!;y*6^N0Hmb0iCoVhu)9C+!b+
zGfW2R@UNvm97(?I09h72e>l3Kd;V~zLI0EfaQq<8^N0HYwb{Qv+(6pQ_{05>qR$_W
zp8B3Y+!D0rlm2i^ki+$dyB8tPAMR=tp7w{^!GwMJ!_gPt=MQ%gGWz`CdZWzG>ksz|
zOr-tcE=RZf{NYY!X&HYwGD7a#A1;Q*`~2a)jn4J?!}Vv?GX8MqQ+eP1aDPNe8GpEX
zwsK-t5Eki$h&j>1AMVGj<&><goHC#Qj~7t=)BNEIP<X~4&h&T2AMP2}EaMM%I*n!g
z;aIWH;SaY7#?t<9#${uF{&4)b;|uu1@f#iZ!|}MJKU^t0|8|L=@Q0hvMr8cq-llk0
z7F~=$0Um#hrhd`sP7GL}G#TGWQyG6a(rtc8{&4rQ+|TL{*N?Tz_`^-6nDK|}$0_l2
z0nZfRrjB#<LZ3ezKZy1D!=2C6FXRtLj}D(d9NBRF{&3`Q_WQ%xEXd~%x6MsY`@=oX
zding}aP4W~4`*C6eg1I9&j=LY@8YUO3UCtV`~Bhgp^x7mu7>6N{NbKv`JdtsH-`Cr
z{&3_-_WQ#f!TdgdxE0j*`NQ$JYT*wzh6eopaPxQ;@cYAkz&YUehvUa;|Ka{{#+TRg
zhvP@g8Gkr)F7f%p^<)S5{Nc8;hxX+Uhg&V5KU`l<E}uVK6J?)2obdvNKioX`khiiJ
z*t<VmXZE_!AMRS3^7+GYwTe&khug_<_xZ!!$yR)dKisdG4hrz4=8RICXzdR-ndv@%
zxY?|q-yd!gE9Ccw<1&;j{NWa|N`8O1Z*kuE{o!U&!|xBrNAMQ@aAO(a_lH}>dVNX$
zZ~@u^1^8BTtXhd1*rYG!56834XY_|7rNWox4>yg)X8hs!^;`>oxWmyx_`{7rKX>M`
zpsoDjVi?r*$u3B>k{ej9q*(*i>QspYpFi9%XkdMnefq<J=-c?i@#BRUh`#AwLw~r%
zC_V<F?-u@WAo_0M4+o-eS0DaxT-zfCqHot9?o`y+K5`%aaN}C~!?9@izTJS5XJhBP
za@QYjg7Js@CggJ&$12$qjXxZpXMV{z;}18<_``h+`F-sB@rO&GfBL`@-jE&ehr_d9
zyEGFu_>)O?jqlVwhUM{v^u;Sqvsp`{y`1+Xc98F%#E$;_;2<ZXHSKl+C9{~D#~0EG
zjedzBa~_dRj&7IInR*BHfF3`RPnrN8@4J-SBXc}|!h>`2!Fm2)=?~|=p9A|cp5{I0
zHiJpXbZ$G~9k+bd%K0_@QgDK*SqWaglt}sN4p5uc^sNEG;hbUR1IjDrz`0?`ss%M)
zMX!8DYE$>6u*Yxu2|`m`3^IhKIKPX~6rnVsDZ*(&Q=E@ILQ_PG!W5Sf{&Jh4H{GXq
z+yl5Of4SaqX<v_;r8O%T)hwG&&y=*U!vXKM&rhEDC3v^N)y2?b{>ON^xh$WayVaNK
z>qfUAmkadsIJ^0Mv`G5*f5g-6U-D&jNgV%GU%7p`!~K8g2KQyUzkRA}4rlQHe@<~}
zFV_EWz2or81~;?^{NsE-$f7^6)+zpHHpi^Q?3ei~SY~r9JPi3Z$1qJ~A{?-7bccwC
ze=CXo^ZUnngqr(12)}y&xT&Z={Y^Z-xEjezgeMD)zXtTqll)C#vv7xSr;xw5((c{D
z1O9Pte;Dp9^h;aZZL@#)g9g!XYyw9~o+?}~Jm4Sa_ETTHL}Gs(E}SepLC9runZ8c=
zE#U$GIJaLO<ZD~>&jJ59w;%pp{&9TYN`J9A!ui5Q!sWs`;Wvd1!Y#sW!mEY!hoRjY
zg*OWy5bhBgKV|4WA^CaXOG3WWr5y(sIU<*KBeoGHgdK%A%>GmS<^KCg;n0^Iv7>AM
zYy9QLqQaiv72YYO{hGe0zuY9)`?CGzdb2~ddBN8Ha(5?jPlv?)`OD3Ka~V|An`iHA
z#L)MuQYrLDqd(UE{N?Ikk9ywb*=y}D_pZ+#PUGo*=6#o!hc?cJz0cw=7wnoDH)KiM
z<NX`$^~cVw<7f1jd#Cub`O7V7<=@6R!;R-DfB)s6eqR6auAF+DXRZC^wzRV6^#w72
z-P`W|jQ(=(enx+}64dW?&p6O47yfdChI}4>xgi6kzJGtYJGz(x_u?;S&n0ghh9K=H
zw-Ap)Zu^7wRmhf8iZk_I{p4&zI^uML5`5!~KervV(cghU$b4-Ph#11yVCXMsq+>|u
zk7~bw>cPm9C?gOJ(akE*!XFN4yO8F*iE9UZ;5eO}S6~!=Z?l;-8sr_WGXnqM_jVJa
zLP5^G@N-bIo$nzYes9y5jjTxUdt*3~LOlK6Hb5{ua3Pc&8%FKxa(<7<*e_5j{N5OE
zWwAAF5z5|xfOy~zha4vZ4*cFuK{S4QjUU1yt`EIn#GvI&V)6|RvpT2I;P*RTi?rNe
zD0l+m0(P_jIodGn9EA}4-WDJ|kM3*qdwYUqn4h^T3K>Qj`S|WNGC(B;<9DM3_`SIm
zh{jhTBmCZ6F(*z&dicG$qQ?XGoH0~{j#`CK)?)nQh?usaY!dg;@9jKb{1PO<@6Bsp
zg7yxTh{BnAn8axOT1*Y_z<GslLT|$FO@+tjQ5+$$C~mliMoKJ>m$My}5=-Kw>I4s*
zn-@HA51}OE_x3Pr#kH;B_r@@L9X&?BH;P;+JwA%HoMIYg{N4<|*fh!KfXHbUto;$%
zrpe%e<3~fr?~M+dZhxOxz%Z?!%bHb%-KqrRH7vV2HpHYx<E$9`-q=}A>G?J~m4>r8
zzqqS}P>`M*g?8RB7^C0YsSx8oW!}~K46~pdHe-!f5G--l<sE|@^m}^;m|wNRiriYD
z4Ea?nt;lWOOb`#8Tg_<P_z(RkHU=i>_x1*BeY?c8-`f;Za$a11Z*Jb=I421F-q=g@
zd*g!D@O#^YA)(*f@yG<fH?zn<X<6KGm)#eC-lX=3ujjzsAN$CNee$bT&9frE$#)Ct
z4-pOctr{>4B3iIVEf^l(#d06YcMQ>0Wjvdv9?mZ`;+XuZB{21<OpT56lS}x$xpkft
zA42hoEc01M>C|{X_T|$BJi6%jHkoyPK4-jX(d>8?hxCuRJc0wIbK*0Y`l2QqdEjW2
zS=*X_?1#3;@E_wbE}f9nhDq%nfFalKjlGk|MjZX#+)82H0#*t<aH~ucf{6!QxyY5H
z3Cu;NcXs6*LuEw2H#dJ?!t;Ckp7E6_N^E1j;rHgI_fK3%8GdhfoAg0ujd%LJx#`0a
z^s=Pi+wV>K@C2tc{odSDNoC@@EFXSvuKw7>73^{Fz`5z;60cGpes52j{F4$q!sz$r
z>Q7CSQ-<FgI|tpIXvgy4_jZBNpPk@wMZY(e>y+LTNaQjCes4TRoYDsZ37aLt?~O|}
zIHga960gD({oeYc%be0@Ly6xo0z7aZ7>(CL=zksx?jYTU?7l%VA}a@_1;`f)Zh=CP
zeIH^tL4B%>^2YNnqr`liwizYle+3cd?9W+f4rZJ_cwClxGHQ1On+?CW4QO5Qk1z*}
z-`jF%B+R)Res2_Tj3?e@kHPQF?ZIGTB(uWrO)~-|vf-g1%@^aA$@P1?ou(e5D*WCk
z&{UF>4SsK~98OH248OMt$Ypro7`PA0s<z7mmy2#pTt-#+y=^e6R-zAO_`SK~7)+FM
zn9d30Q8`c=O{_pKkOz*Ji9l&tVl!I-zc;rP;}W&38vNc?8hcX{=TRR#aHpB7&Q8=Z
z9e!`_0au%7Wcr1kydv=q%Y)yWo4z*jch(1fZ=KDUZ?F>yD!}ip+(evjCyt>8c;HwA
zr*wy%IEqz*-y2OhrB~aD^Ehwd_vS|Iv=j8lqTibvakFh0Zt3^tM%-a1#=;o=-rR`0
z?L<e`8-8zYDdd4W0ajTn)2HBpqs&Sf89Z>5M|iTw1Gg9viEpq8@Oz`c;ag1^es8B3
zd99VjvpNN13OsNdP#Yddl3gCS?;)Zi&pPyb<KTA8XJ3K`j-|Tg|J2I_9ys~EF{;Go
zX~4{GOtAY94h4Cjm)LJGo^3=7U1&qW=kY&_b1*AQ6#x$$>GA3J#xtL7cUr|E=;w4Q
zHew(cd;tx>{n)|i=gtcd8M1rABzfTG!OB7BBWisz52;pi4a&8Xx4<Cm{tOB9dm92R
z+m4W3KDO1)?*XyR$@muvy8qW9+&(9^Hk8eeClgChT<p|PQ6mhpL)*Yw?6gq3vyn(1
zxNp$T>7jNP7&&T1ZefNqLZNRVqKo}oR$IJpxZyRMeKhWNUEVi_x+5})y_7|P_wDNl
zAB}xF<7nO<-<H<-Zrkv_u?qHtwyXg!M7$3zE5g4yFxHCWjZFZ@+oh<*?_eF$-hJ9K
zq;5`2y0-%yZ~rHK+Bj9g_vU}pM+`T7(1)kTsRX_(0LL4F`g`YiqX~Gl5j>^6d$IAp
z6dZ2^8Yjmakx$bBt3FEf4D5~Ljp^WcBe?aN<<+Yd$6JXph=1lGo#+~NL+*bT<ZWE0
z>;PliqGhX+^~;wpsY~L=z+}zRc{L06wiq@jsODf5>sE_m|3~?xEgU!itRJ{C{F{B!
z?#uY3h4T7;QI@s?erR9zBF=mDLpwmO29hzXIZuYIPxm+bzv5D6c(_1KwSV%omfjOS
z4?LWSkbketY6rZ<#CZl^G7#|jX~{m7EbWVVgH`>TxY1h9jF#k7oE&L?;{9@`nFa0*
zOWeQW>gZk?&6NIEc-S&)vHzRc*FN39j5l`&_}6$-+s3=cHRu>-hD_Aw@h@Yaes2FV
zce?F|e~rgM#=ne@5nqIVtq=0ipQJ)KQkW7>7S0qND_kU8CR`;vTX?>3v+zpccZ5F@
z{!Dnk(Bog@Z*r{H`@(~8UrM=LI6^o<I9F)ari9*V$!8092+8<BJAC&~<TvKTkA=B-
zsG;0R*hhGnkZam7oqYPlS|OL@pv=_{h?fYj7TzqpTlk{z9bo`3A(+ps*$hldHfuFQ
zo+J4r;h93SMl;gQT8_XM70+c4XwTt09w0w~CUz0_7cLQ=Cgg{})Vof2oA8&yM}++3
zn|fvqMj*cmrpz@Gh?9jRyP&*Oc!uzsLcR)R`u_-jBK)=RDdFqFkA!i&{$ajO!q$Fe
zQxsn%<SSI_pD8TE%Qeas!jZzGgjK@Rg%=8&gx3on5xyw=t1yHgxoN+xu$yqO@Ce~7
zVU2K=@I2wSh1UsxB)m`fgzz=tN5b)VgUIra6>b(@A^e#z8*jd-*Fo4@I6yd5I6*j7
zc(ibiaK3P*ut|8m@OI(-!aoR~BVtTn6uwGC-98kOq=<5eh<fHpE)shDY-N&r2>TMD
zKTNX6(>97S%BxcPd?8LVCLYt;Am6r7kLOilcVRD~IbR~4A8#|Azex})g+~kNKg0NH
zVU3XQEE#{c@Iv9m!b^os!YhT>3O_G@8m9e!h<_KaTmR*Yexfh`ll;5<FXcFYx$(M=
z!^X@<%Jujy6Q>6A3XnS7DRX|}(wE*QA@nsI6W->faX$O)oeq1$Fn{?jk#ozlw-8}3
z4}#XMu=QE^&>q0C`e$a)=GkcN-*xjrmh~)jST5`1mHTysy*vn7x8W6Ok^yaA8jm-B
zJ2ofXW1RNbY|kE#J1-A{)}ye;bAh*cX_q3xZ|~}4#vYoKwzm^uFAsv&%dkf;6L0g<
zu0w?1-p$F(xbd#ktKTk!nWsN?Zgu(a8RbA|V;c9ngq~h0Cd+E+5Ins-3VTW0pvO7n
zZ7i4D1K9obyCa!tFJCcx^=s|lbx$jMESDS6*A3RY(EBWWXl0mxlZ^%UpJxx<fcy8%
z_CRu<{$0a94<A~^(4hkc8Go?-`*+P8Wy){i-}Tll$E2pDjz~S7diIt_ZyeN6xv8xc
zIBi4sX(dkAP=j6Dp>kxy*665)7(V2mvFV}|t}_RZt=&*NZ>)XTh|PmH&T5#sX?o+3
z@ZjbSwa3<OseP)p<6?W0)i|O#&`?tAY>aQ7QyaYG%G9>nCu+B(Mm1Z#tp_iE{@z5m
z;lYH}9BKG@BHHk3BG&MSM7()a(-Vo@#u=$65^WmCq@GIjwgzmfY}%S?Obu$vYG`Zq
zu6-`?cp|$oXH&R2&@`|iz9n}ndE2nCQu|Xz*-d$k`3;fg>@7JaHm@nac|-BBquf-d
zsi3j2A=*4O)yAY2G!^<%gH1(^Z5v|EN$a@;EfzJk^`*9J%xbop5)GB9@u{X1)7v#A
zOghVrTA`*$^Tx^zsoL7nsWVfvQ-QhTQo9qjwI|Vjqun$vRosxNWuU1;W5<SYx|SW9
zI{Hd-no1fwp_X3DN}4+PQiDyM8xKM)D^u-F8#*@~<V#JW=d7kK4M}U@)~rUBm~8H{
zZFh0?DAqE^)N*s>^|hN)$E9Y@ot}Cy@qA+7rl~2rsg19GT^maq0!`s&)Y_EMwW-us
zhSOBm*bVjb`nasAn=duk)V=XwUoUoVI@p(LHT7uh*^rg4eUGM|CY7}dZHY9WS$Tfy
z*wpCME43HSwVQsPh;PjG)hp1{tFbrwt<Bb{W(0aQ_4e8B)7ZDcX^N(6-KVK<+O}2N
zuVGZGyz$;du!((lfyrOq)X$f{e`5t|hC{MxplNmg<_dq$Z8<)5PUVwx^Gdg+1~lgl
zwhwz@?0`nh<UO~%G^=S)^XAn2v4a|CHg8SMF!MY3T%g(B`gkI|$!WSL5!v`iBDf`b
ziFMgsiCE*G6IqReFuomY?@T<Ecs7x}sm;a?R!(CS<|12jFX6bcN33o`%{aujWN#f}
zVuv&hO}FWghG{9b_uj<R)G(7etm%++YOv`rjl!WO?a-#fOxoxaEoU_!j+u<3uW7hR
z9o}?!I%gcSWPIw9%IRC;b3u#v;E$gjgt<Mf)^55mb#LMusaF%l4O1~nnfW}raZE!_
zQ*Lu$OW5?>=%z8ontRlZZ9Kw^3tPcFW1EifrKTE>Y~YymuwFGsU8?CwU+TEV@fs8N
zh#l8FK0PL(ZPT}0Q8_7feyVz|je0J7cF-2PX+v$Kne!&yhh-B@AF{?1HZyiY^Tf0b
zt8B8Vxw9p@b&^S))I2$zTA8xSjxx3Td18u5ozi?%I@Kzh)?hVdq2|R~r<&BM&C}AU
z+33Z_$`Wg0YTMiq&GDvfb35R8J8tgi)Z=sW299VP+&r?WXyD++%4Yk}k(&lJf^2@z
zi7y^=<M2B+rnaW8Ox=)r>nHK%9XQwIH21OMjZeNjBNcDVY0j~(L);@TS7N5!`_k^z
zdpX`UDrl3KCx;LH*JrLV=}^E9bLC$rj2okj5AH5XfzW1L8UumIkyJPxS+HL734~zi
zDx^5Sq}EaGSD2{Ccu3A7=2%p09ucCUU*NI^-`u_^TU?d!&8>pEa|u#B-`oqBu}|SN
z#y^I-!cTXB2_u^`tdMRJ@DVwgC7ywQEx9VWYNqY*Q5inFteo>I{=sLL;mACsev+&5
z0u=6XRhng&y|tV9M05md@QJmX|BOf<S7jLuWVkAw!KjwFDxD2X`+mpY!xVjXzlogi
z+2uPC!&T|Lg%Esp*=c$I#J@CGrNe}MaaDFgLwsD7WH$71Rr1Zw=jEy#0gGv_%4caH
zvvxDzEcv)9jdN#a?dF-RXlCu^6Iqwc+Rcwr%&gt~OPb1XRldoBGF+9FRQ9di+!h^@
z;i~L|QT1_EHn0yS#YkOge0GmxvX86s2FjntRe2Fg%Wzei{?2e!{*yJ!a8>>VHSuv(
zvSOcutMUa@HO*D|IQuKZRXLy4^sn8_S(i5r#eV^=%2lja#%H%J`|}e%yX#PaKxtll
z36(Qkm4Bm{;i}|gfsd=w_%LU<Dj#L7eQP(fP4~yR2yUP>?X&9^l=j)Z-jtj6*=;}p
zfzsjeH)txuRk?=ZKG$yU$3f3<Rqo~}Ww<K&s?Wz&IflxawVS`m7G>6MzKR8XA+Ac&
ztogVq&!b)6+Ra=co<6(RnBE8`o@2U?tMVxp44+*$Jty%#8{y-syoa)H?dA)q@8ha0
zqwM3Vyqe|t)^0XFhrYF&_wbnWaaESmzK^T25A*xhZhn@skE^mRyV19H^No~!T$Op0
zeO#41u3B(aeq!zB6Ip_vtI{~}`nf81(#F4c?PeZ_V=#o?+Rc>xYd2rdZuGb+|Aaos
za8;UfiI1!Dc=nKwtMXfH|Gu~?JHl>e?dBhIuzg&We_~c2SLM?*-P&jOgG{x3Yd4=k
zQ$DUr(g^ywD#x-x@Y$swD1CO{<QVwYZZ=Dy`?xB9&ip>E$|;=ZzO|c2v#LI>%68O;
z&#uc|xgt?XeIHk4H#Wu3RXKwSey&PVTDRb;+(r#QS7j~B^mA1jqE$avWtgpk&n|1>
zl)`7Xf?51rm9wbvC2>_2u}^(ml`panz8F^}&pK(Y%73zs`&_&E0jPdiT$NF_Aj4H@
zz7~Sd?l=sEZNq2x9rPpa#}=c=&Tk<y<FmUd3qHI2h-!WEJ@m1ago<S+e*lB<+3kh|
zKUXEPa_#0Dpkvl<j=T!J*k-%%F2sCtA?E~MbtO)u3Knv{4JvfteF(*HA?MvFnGU=^
zM2TF;`IknHCOR-33psB$`XH_>MSu%AKLCX`G}*;o%!ZBNO|oU(jxaa-ueg7vSMSIk
z3>}WBL$H@#jyBkp`82-(@`;SQn)yfNvkF@vZ(`g;>Wwa7HGhSjEh<|vewk&D&0}8P
z_q~F>+e2uNeMBDf{tOkk275QQ$xfNLQ<2OY_ik*LeWb~ogJj;TlvU4%=i4~bb(;})
zI`*=8{o!D2qI#kR{Nb!@UIn5GuRsZ3gE-Gb4M0?aQ8z%mhEdhj>d2_4A^zS(QR^T^
z9fTIP$6hvj8Pp~i`}Ef4GV_Ro-h?9R6{D5`>}AIqz4nab_Z3&Tan$R~xT!c>4a1JS
zmOas!`y0e3v3GkPU0_c#{GeChW$$I!yIqEI?8&A#pMm^y#-aBR*MU9E--T}B3qCAK
z&iA1QyrS_|^S_np^U~3VKeTJea-yIK%{~Nlp@HyiqcMd_5l2o@e_R=OMqBH36ZfcJ
z57UAtA?{}w#8J&~5fSgT87?F84B%L2Y{1dfavKH_zS0Eh?A<{cKS~<4X@qgu9jjr_
zItIKvd-IoWXYx!ZP}R0(c{z}M1AlgFvGsuj?`VQ&bp}sxW;3TTJaM`kTg;801^H^W
z6QZdZ1N_hqMG}t2ZsHk8;v^7Z^~0sX?G*0GL`1h!n2UapM$UE$TTJJn$_!kaNeynN
zaC0Uix}AdC*C+wCXt4!CX0uTXZTuu+@7<)fY*?RZ%kgXrKP<DYV+p&lJJu<|?F`I8
z!4RU`8DOO$?4$OMb+TLY?-{lF=ynEJb7R2Qgv=nB{tpJ({anKX8>`M)11I<((H-KM
z1h@Ex_tr5`iygiBp6PE2T;D<w(d`s`5jiGeB_bWGE^j*ntFdER5Y(~nr90NtB;d^o
zUyY)f8ck)5xMK!9Z079I5Kw`KO^qnb$wZ+4Ak57~pbsG|%tRQTW{5QC+uR9i{<9t|
zFktoHJ{mD|u;cTBT#Ql?b_5Ch%op?XR=^!@EQj%TZjkV>3C^C0hI34jjc}p~&LFUN
z@oj@QDPhc;j?nd0%>>!bi?QSL1p;SP(DVUA?$|e+bA~te&_Z;Jjs3C~J8Tn}Ev!!T
znK<8PqE#K{Di_W+z6=-nGE9X=i;dmB4Lh1f@Rgb4GqKTUVwRWR9S<6~2;IcfBhfpO
z&tQPli3#4Ovr04?Fq>-ui8R9E&|jFv484mqOsAXAVBl}q(O-l?m=d;i9DxU@QOO*s
z4L6?Q9jQ>t9H+43jUjT}cm_xDChSlmXmD;$x6-W#s?lN#>)hx@)&jnU9rJ@Qz|`@$
z>42FgIF-OpFmW#Ns*Cb`mAyG#SyL&mx=><eFUM}0$AD^hW4eY=a;xF~j|8!y|ICCo
zQLNLSOhsnC1>lQE)HG9(nO;RO@~sXF_gI+yd5(q5te)wwmcn?*bsUoOa9f6*?=W%3
zAxtuLoK2Wwf>Q|>n|_;3*l2>&2&}Sg%_i(J!I_!So|Wmo+3db;*wJ7DD~DEQ>Np$a
znhhnjKnRNB9J~vAz*=RHtA=1ScAmk&6{bp43A|vKQR0QK5j&<1E_@92LKV%xGSJ7=
zcN)Px>l{bmD^DD(1f9`8<3u&J*1yicBzBxO2s(vtP9JqG8fhDe{}s*QU}M7|7N0So
z+jfQzbsKfhItIpK$5;{6*n8G_mwc0HV2AB&JlC&)9)U}u1gwTh#3Xi{#U_O-O3b~$
zAjoJkfh$-*Z5)wz1yCCot|(96Aq1?7?cQPQnefiPA<QADdSmL<9+hvkl|k-~9lb-~
zRSVZsgJ)r0V1Pbc#{dh$IfkGf{4jkHEHRnz52NdCRPt|rxe;lOMV5eo{g2!@o_<ZY
zv(xwEnEh2yb<bH^J->GGvaf^&d`{gd|0?PFfA+^>3#;qut4<zR@xS@87+#E6Axs`j
zqB|}82v?8K!uo|`poa<Pg<|2-kW&bWTc~~54n>@9$xyy?d@_{dTxv7;r*%o_bqRGq
zYL0UW;yO5gMqG~5A(?dkVU;J5>09fE4-dtiE0G#;o?f>Qg*YcBL!q{zXxQ%8rAwER
zPzW}n;kKbzX(;NPiZsZva3U1#s9-y!n{Zpy2!*){esr?Si$d99J2_!zeJBz>H_;Yb
z*jZzDhr#krPORKnlbqbC;wRo;efV7JqfXi7p=@UrY8S3BG4aw+b|*-sp*ZXz&~2n^
z>{L4mBgcCdU@DaTGFz3M^eiANZNgHK@>Y0xoi*hxv;F}&bC|Q<ExRb(HW|w56e=nW
zMY@NwpwCJah7%)AiGSF*m<2wa3>9@pCUg@pr%Nb~NaqAoPZq_77oz5ELpkY2K;awf
zld~}{Z(GCBd4rvpt%^=ggi+{&p-2yuxE5A=bPAWkM7Rw~=#J*j9$u0B!^>!E_zxya
z8z-0jwUPz)z|?4qSm$^<)P}Qzod$6>yI^D}i(Szzl-1GuAMO@T$~t>8={C$A64$)5
zIO%`{0)?<+e1)_z-MVk<JyBvewm<CD+vOE6zx;CeWi@fSsU-}!^$VegLXi4*Hq(fP
zL*agfj2a$t`iEl9Dj>%cp>j85AI|C=xv)Hxg(^5j=rU(XlKoIL+zm7RAM29vIJfP(
z`szhB_|~fBXMD?-Rn@FrTwhhaa#5XGNnqaMlUG$QsG470=le<vrvR&J&HVc1OXuO!
zx9WP>SvhDJK7(7lXj%0Ve7?2NN^^LFlidP=%)+|Gr$TMvl4=;PB2&BhG^eU&<;rEt
zL0LV|vr|*Ofa1y}HOpjs%%O8;)zz%5n=^k&_0sB<{VV1yT)y(8fpf-8o-uw#)nFIr
zjGZxc&eWC5zg9E9zHZKuW5$?|@|Lec;ojF#3zwnf`OBA|v=|i`y?7C8cI1><$uSi}
zljd{W<beJa!zu<;3{3XG`o1;Qbu~Sc$K%u8zQg*?TUotqer<AP&FaN<i<d7;4j3}D
z|Ik4vB>OI%zhc$l^Ovv0V!(Zu_J>?wyK3n?p!xi$FP5J;yl(lzdPG#OoL_r5K5tq*
zq^|GMWZy*#)>N-t*mpp(?@<GjeHSiU-nXuP<>y}_fZy7!Sx}9o7FO2Oty)rVK9F*|
zmPxf(90c7xfB7mj)>O%=t6jVhy<$GnTfD60hh$=OM`IUoJYAEZy~?Z}&~jX>>*m)l
zURq;DysD}$HGa|&m>3J{tYxc~&fo;A)6y6-_O(b!zkPi0<-62WRk?P(sk&l$-Qu-Y
z)$)Z4>uS)D%xV)Wj>2$bREG@WH<@f;UCn&!<RJq+@f6chSO^5IUWRGL=9;;;vVQrR
z`E{CauwOqzowT}o$tuj26@xK#paDJ1RBz5NotK%U^J}Zw(I|7NDFlZ?)k3VqV&*cf
zdzo;w-~j8-LqQ*p!f-7rw0vG&=IgfkOP1H6+^V_-ix+U&5UmViRV}Jsy0qFHXbAbn
zg_C&&x}3-2Jj`6!$Lb(U7T2+XoEKG9vnDNHwg{*rzHaqmbitbWrcGY$7A{`GV&`M_
zF9Tzgl&e<b@WZq>eZ?}o4s}0?o5z;SFvoYTcR-t-U=AMYW<bmw^45KrbkvxMRWnii
z%Ehd)+bNiuIFOQVQ&!G*TSp1~fX_;KcEK0w)%DegK%dP+Z!B3p4<{V|w~#FOlo~S_
zYUtvc8We##Rxim+)>X?^)zzT=nFUIg)vUqkVRb#m6z!~D%V}Jd`O0wKl9S9S4Cg+z
z-q_T!(ekiZW(IQ&st(otOmI$E_jp}Ux4fzrM;=C?u6pSTz>2XPK2{wcd}^tTbV-_V
z{2<cJ-{OnS>IH0E9Z$vRCC*`Q+|y%ORp%z)yi>pYq^c#jx#Ix)C#&f+<XyPTTo5<{
zH4Bn%$!75x4OzNUX0#SAt3PE04t<Om&iUSu<9KDq`5FApm-<!}a<8bFzj)!|ng#AK
z)nL*r#8tsuE$~6`;<~E&YpbmlW0u$8poiTW4js=@I)uG!u<w2y>wS>DY-#lpGy-L?
zC;nr;z3kz8SmLwNsNAA+Lgxn0bG{z9*ghh+?EKgT(F-Hr2#?C$;Ed`G<!UZuWZ7L1
z3=Nslcd`}EiA;{!1;HY_t(|a+?e=yDyR*4X_L;^rTxJVefB85g@tMq@O1Wiryr%H0
zLke1@En+gye~fnU$m-u5^OZp+#xdUGewn{AWj5z4;`;YW$U|TtcD9;*&TljKcW~lC
z2j5~=RhjOuT7nbl{&HB>ZrIPt$FG0FcZCHgnDKl!MqDU7UDzZf7a!B<!$%BbScoOU
zLxr=2tA&>f`Mn|ae<$QyH_8PVPU1%4wZglF&kFx39D?ql{v;uP_oRHj@LC~X-7x-7
z!YKNda(CfaA!kP*>VAjJ@3Wv{zSC+eY){0L=tj(Ozd@j0h0;d~Q^LtYzB#7eTw#r{
zPRO^%Og~TfO<}Wehmh}jsJBaaxA1quM}>5Zq~4pte+VNOFUEHg_7ol^JW;qzc&c!t
zkmJw%*9w0qq#F|BpAo(x?22(^JeMIRju3JkV#;%bCkgp0IO8u6l4F?icZ9bIe<6HW
zNX9_waUKy5tbgG4!@v5S>VfqS+<q*f+Z5(iU!kGpgG>fK#v6)F;Q!Y82RFmDg5^Fc
zd|CK+VFc$WrWXr)3kMQ$t{W;mjEFW&5l$B#Lqz_0k`2!@^iERzYQ>)_T(9^GC0{JO
zTzIAMJ4D#MNix5`WBET;{4XWnC;YAAAD8^J@D1VHLL28|^Bt~`zx7it79K3@Ej&~>
zLO5ACO;|0g5v~%RBD_HOP2pw2D}*-+Zx;TDh<4vC`5xh~75|vzCxy=`{x!*O32_=X
z<A=+bK|~wmeFMj}SZLmVLoSoddpV}lyNNhTI8Hc8xIkDdTrM=%Ddam{@&@4+A%BUa
z-K&J(5q?j2lkiu<`-SGZg?zjZVg7##1H67fjtS$!cES$AF2ZiYav|?un17^jjBu)u
zzw|M^T391A*FD6ql)PSOcp4CIu7kkMil-+R?c622Pxu?*Bf>ujpBKI)d|ha$Q(@;l
z$sY>&QrYx_ut3OfRvCYgkZ!+}4Ic!szvM%NhYM3e!xI6$8Iq3?n(Hs(*GVREHSJy~
zY!Dj$2*mS#j_Fqlzb_<9IOBH<4X*^`2PHoud|LRtkbZ&8_qvcCaFp|e#ljL{sqkPS
zsf4M|UrmXlghvRc3;FXG)8`8p2{#M32zLmt7TzGF8#wddD!g6zbD{Yf2I&t--XnZe
z_=NCz;Y-5Tg?|ygC;U)o_%dKOf)fDCr~d@e@Mi$&3P`!HkU!c{Cb2kiv@j(+N;pHv
z`)BGc6Rr}TBIK6>Ous<5NqDJ{PKHeXzVKGz?ZUf+zY@{|k^0XIUlqPCd|&vHFbrMl
zX9?-9NE!ZO273$nDFNe$35N^m%E);7+z{zZL!>7SalP<t;f2DBg_j7o3a=DiEBwCj
zheAHX(e6)$zY^Xrd|3FH@EPF?!q<d!zNH=Gb_p!Og9_zR;laXk;Q-+w!o!7Qh2w-r
z31<lB2<Hmv`O9+5x>vw@$!mpY3eOc@EHrHJ(5Fi%^V8Fvc&G4}!e0v?6h0<=Quu=K
zWg)*Op`Evd?+ZT?2H{uA^r*0n(6GcKzJuh>!fwKzLb|Im|4iZWLc_O$_=S?cCOlba
z2)dDO_*j4&6#sSMH-wvnmkKWvULm|rxKsE;;cdd73hxx&EBv*PzO}4BKN2AFS(X?U
zwh<NzI|w@q4;J<o8a^20KSc6qVM;hzI88WPI7c{NxJbA{ST8(7c&6}t;YC9F1+)Iw
z2zLr^6w*hS=`RT16uu+;P{`Lh)QbqSg+;<*VVSUpu%B?C@G#*>;Y8t4!lQ-93FiqH
z3RenO3)czH5?(CaB)m*$cyUmF!;1sFOY!9CX1jhPG*teOAD8@s@MR&nys7`T5QojD
z@~#}A>oDE-0=b#{ORK!@l%@66^MH6UYp~V};kSc&tK7T-FP~S3A6M`@RXHQe_xG0h
z0PhOA*=)G|Guy%Vk134zmhLu4=z*u#9}x_5Jh@Tt4ve$6;qqy=KKPHJw<?W<=Yw*L
zDKfT$OdaklkFIK-Z3Hb|e?H{HhBhzlXvlth!~0p*4pf5nSQpRULWI3M2wJZd;2jO-
zmbZCnd=KV@nP%g~n}cUsZ}ZaX5#cZQ$-(&40D3H!@m{%KN7&1QpcOpGvXTsF^U}_S
z?6=paGQ%5!N6fUnCWO5_2wG*Z$7e5Z^U^Lwgx}uq%8Wfc2Bz)pMA*xNpfw2gzU><~
zFYP*{`Rz@rbjOM9{WRW{`^)f7%$pR@r9JL<2{~`L{jB$A<6Rks2{hczV*azAxjlg0
zU%#1^nfBrfg>-wLLKt&-1;A|eu!q0&=CzmTn;zB<DD_8V0`Yt&%W~Q8EYmwS5VZF6
z#WM{9+B|#A<JVhIxi8+8Ar(WCnXO{*kOBP%9fDudlga)j+WlYAzyFXSP#l1DxZIfi
z^RDE~HkE3{yYh6(WnOvqmaR9&8b;OTZ^~*Yvd*l{>6+8frpsAJU(msBu)5e?M;+av
zGP~i}=r^owslrV~ja{uvC(aw&oGNH&yD4W|uxl49aUHo05|?%96zrO~F3+$!Aa;AS
zBG@%&P~y7WZ!<k-bJn)R<y|c5w7JyeXm)eN8@3uohk~t%ZB|d~!FQhR9qd>XZtPtY
zX*>*}VB=v$p~is-1sVqyIgR<vvF%$@hgqXjZLBS+=%!IA+N8xG7%~!<Jv+8%FuQ15
zYGSH5SQ>0f#d3np_86;Z_LzyO(B&PA>c%Wg?Jf>C_d+Ogd0ElXV}6jDICgjOj8wp+
zI+xdvDQRyv2iup7nsbEp_;HhtpSW$b^;C&9Bb5wVImKhLgIiM$EKf|86a|}OMRUf4
znysQ^$5a=Gw?&#~j+vJ_Zp@6-)x{l(0?j$?j~nAO&mLnp=M|R~yB1TEQfZ6P%gcft
zb4tgc4d3l=B@A=QKr1*f+Bh-QH>dX)uzIA*a_o^MW2}A`JXi$2ip{CETjr0AH5P*H
zqs@a8Q(2cWZx7{VIKCxeSRr~_W1fvQcMn=!n@^mO$`9r>bqXeeBa3#X4!06TCyeP>
zR5d2I>CN_q!FW-}qLaq7Et-%jD4I2<P16a8Ti?E8(O|@u6}2r|GNxnukBjZ*gGN=M
zN7^0LZsK<I$U)ZpRMxf*Igt(dV@3uO4J<opjm+U#j4&-iP0U!ATG4@7joHoiVcB3V
z3GTrdHa_!G{+4Yow{O8aVQs)F-|O*wjDy!b4udwY6FE=e$h!ga_*wta2|2(;T!KB#
zsws{g{yNS%4%T-A1ki3PIJEdEXgPt<b&#Au<VvRSEFPR(yqGD$5Iz0_Z4e(ksy*K`
zIl%~By`5-?PtQ&?G81KrTLNjvKqbHr6hlP?JsIY2PN8Js7>0j`jG;b-Cm<Z+cVhuM
zR)_i*@x<dqgXS@|0p*3ewtpE>;o$4|A9)+O?7*9-LZnYFYZc({CXtmU9OW}x6pO;~
zomVUvxz;%pHnaG~AaY#}7ckB04~@uo3mI=^^E5dDp&aVtcf)Apsu*7@<z}Itk!vCi
zhz^umx&3J1`Ve~;pEX*638+@&28US#W>uK)cYFe>ZGz$8Cd8pvk3)_S!-0Pw6l-UC
zD=!Zb#j$=-E}@dklU=N$kYSX;Md4xtRAMmqJXA9_Alt1#G`Gx%MXs2Wy8(G(13J2*
zSrjfdFx$LuDlI}sU5{e2FUP;`&@*krnfN;}Q5G8-{V~gafd<k96S<u!9vXA)1#>?@
z)>xWgBDabaO%qJyo{q-H(gYK^6Iiu0!9?z3%$p{d$bF5L(*zT_{IoabBbX>buSM<H
zgeX4~&gIHuv58p>v)3P|<w-G$B$&wk1Cys@v0+>kF1HsRpkmV`pA)dMFGNavXqzTu
zQMer_ZKEAKAzDN0roT@tV3^kb!J4HBCUPCtyE<mbQA?w_tXOPbXLgoZ6fPX3;q24!
zkGo0;2hW6nMd5~^YSGxLDBn5dzKDOZ)%oWA6AF5s)y@!1gxy8q*1~da?3QQ`G?I(L
z#cnN71}+L0yUm*kTof+0OHwp<DeLv47!Ope5S5E_tQEUmqPr+u?8o_MqXHn9$X!6?
zG{Hn}luf)Vi@k(J;c~yt)L(S^6{?3t;c`ja8v9iz^VD8imU}ci_r7=n5Gd`DyMt}I
z9}|?KOE3}pjS6xJCSt!;16+cM*dEn+c<xe~dMKZtm<CEKbN|NvcsPHY5#2@MVvowy
z*j&1b$I=87x%?3^_C(e@roB^hdolItf+GP~tt@vZ#piR@nHJ5?y_hZfW3G8ITskMW
zE6Z(7Fu|;C%|G@-+l%;*^B#xIbR>nC)UFv->=BI34Mf>H3A(Jud;}AGlNbZRgkf;S
zXU?o0<RVv&Cg!kU5KOpoPU3HDgpXi?pBcwMFkznjN{bRP>iY;LNWl>U!NmKxbqbUY
zN_>aq`3NS+yc+|-gkfGS9iHGD>lg?o+*3(qf^UvvK7xs%%nyPIH+@{<&y+zhk<VYE
zN+%`Ou^W8^6Yo<7!2~;pi^82k83YqtgDOxuJHg{BhDG6cD49j!&Z0pq3ddu_EDE=n
z5g?c-MG0n6xS4Dc2qtRKRELYg@vUGC1QY#?2Hv5CgFF<9a3_UF4`}-a$%q=Ht*BEt
z$ahjj_Qz1=1of#h${Wx3j1u#4+GdoHzY`+N*`Kq}9LzX<@M<vIlW{!rMR^Pa6I^ww
zm~ZEDVx@NUYG@?Pxda3g6mT+0+|Abb2qv1?eh^G(MxaDCJRGF?;?c018yjgy-=wKS
z@h?_s7f_(7zcMQbCR{n3I2Z-TKrnGMYR5(4vKjao%BptzJ+Tde$QTSw;zO$X2qyTZ
zFm`sJz#Ye6g1_L$KrlgN5=_ivt<Mc4c$wg$aC|c!^ASu`vT8npi4;nXfnefBQ`Omt
z$<znIgnPi%Cio^Y27(D!UXd6^eGp8z^4bL7(8fS8F$3lEjGmZC1rSWkHxXDAt^+M#
zQ8*5o!$sjPqXq~jXu>QCSI06zFyTgEQMfQ8KrrD(U{Sby&Q1_axDg<j7)}ikOt=wP
z6pnAuV}62(>`gGwTA4m=ZyA}DGIGR~>pYo@!o{`*B9|i~F_3)<f(Z&7z6I<v5KMf}
z$ZM@^p4BNBQ=MEk6COyCJG>QJ7jRxcL`R-=VptT8gWK_B_7w;wSgKq8J6@(@D>4x(
zb~wnW5}T(1GrKXtK1NJ9$OFB^=E3J33q27I2NU?8%{e#{0aF1GL2$J<d@zvUnGcJ?
z4Q0U~n3!xtCm7`KS-2nLI*Ogg;9tnbgS?f6Md7{;D+kSl-ufhe^zaBKZbb&zJrq${
zSQPFgXxVl&$k+>Af{D<zh>Ko<oB>cy@a8WZWK=l#L;P=_7nm2yF2OT>;#_805GvRX
z7547a=*&P(sNfe+Bf*5Z9xV(N7*1%+=x$73<mu;F(OXdAKy4`WAToq#vWxvK*tCbc
z1QR<D=4QW`?-EQL-h(0j1ZxN;NN8k_$fx-Qh&vH`DS5>0k@>6wZyPr;ZZ7pI3+_Sq
zSJ>~u?h;Il&STyWAisjW8-Gi)$K)~Zw=m^S!QPE+0ucq{1|XU4S>4z!5K%DiW03E}
z?h;I-+U!EyMaZ%mdl~$$?ITT8Tjb!I^fJ1tgNK4@$3f-^PCOKh;!EK1*bNWG1f$ge
z@d8GXbYemwwH}0cFZOQdqSBy*U|d_wtQhugebA-$#P*C^47rMN#i$@?A~=$ye)s|7
zUSdB@HhuCU<VP5XbkaoJ1K^5+v$1!74)2*#h=2)f_Vg@#+hra6E@Hof<ZH0^U_wvO
znp%N|nZ2e%I2PgF_Ed<y?P<Y=>(+;R+tY2nQ8VV|AP_J=wA-_?syuT)hpC^@T(RHW
zTnH`9g=wxd*uvm4W3Uqc?b%s3dIq0>F|v^NU_!cnD<SN~V6=t74N&42b1-;(-bbFn
zzrxr%G{}Us!E+$AFo=h;w6PzepEep}oQ(E~`IB<dd%r|%8_f1N_8v^=`4D2*dz)Ju
z3pVWZ_1>Q``=5r2W8By5y7(D17enTrFm*8Ze?nyh0>iOe-P<CG$5Oz03!=R${$pks
zf!J9{pTP_RA*?}Q6@?xUE<%7_D4E=0^XAB26aNcx_hD|6>nbQ+;pN(e0DV!czML_9
zn`N8-tggKx2X8psSwnx6Ut=$)3KP>E`FjX0J92HNBPYS=2sFgDYWe@-_!=7g8e(6C
zv6rzQTm|8u2z-d$tvfS>EG!yr*&E}xFazt}HU|#{*i9P_L0~8awtNZ#ld!wFM<ZXr
zx{<jz#ozIAFGBi!W?;Y3`Q&~I%>6t9&tkW_uZCnwwO(QFt&t=0&~KX%d+@pV_db;V
zj=cv{du~Szhn^2kUh`L@;nU3Fqr-+4?}LJ4@#0~>8Tu(K9!!gcn4S5Yp|so!f$rFQ
zP|LI2?{Qha0(p2?u4-Yu*F5NY1#{|tqG0BCtV$OAR_HLyFH`VLlr!Bc_#^}tv0!SY
z3#N|-Eten<3f5fC*zdI>Q}ibiH46LyK48sd;rGW+Vc{IZOHfuL3+E_2gTPZ1I129~
z@HTd<I}et(k=u4Zr@kwGJ#+J5$;LE}@j&3g(hGqe*scCNSePMX-N@qZjhmuIA#Eg;
zS=7l0ET_Pt&O_iF?7TAa_^Y@HC;h+~!7et>pbpIqSZf8=1#>75IK>LAcY{_17w8QP
z_B1)UsW~L0IaI;ARZFeFFfZFLa3Kp6df7NBn5`(2t*tZ%{)U==vpd?(|3GWdO%(rb
z=NRGFXkFkvJBQbZ!T9vW3VdM4D4-p@&Q<h6Fz}*XVl&d=@$4FS$u;2Sc}00DxOQ;h
z5l_1f#@p5Yy<ht=Pn&+g&caY<n^z-;vtt0OfT+HV8BkYUPvJ0j*^t5bK*Msr7BVbX
zgO}oZ>YU^XIBISCcj(3Ep@+WTJB?Ax6<wXoTCYI`qZsY()_Bw++{VfVdk)?l6@oZt
zI1bOKa$^}(#>WzNcD75X!)sku+{dqjD%jwSVth^)nCpic#S2^L<Fc9I;~9p2ZNmcb
z=BLnha{Y#JFlR`5s90b$LYblq+gkL-D{5;WoZ}V>4nkJ(zm>-5+g}ZhQTI-EMd5UN
z*XYo!@a*hkvyaK<0395%Dm;>;9@+LR%%Prx7=^Cxb-`ISW>N*zdS7^!Z3VI#MkBfp
zv*5~>wwG@g*cprE*~n9X6GuNUJIm>x*7i!rkyVbt#z109ap;n!LIcF!q<J>buj6VA
z5|@)S28+f?;t;+$9a@gJ)x&eXUYYC8G8`4$aHM1ZbP}f>Py&e)FIX)%-u8jEfIyvn
zkvQS>0JUiZs)Ai$+j@VVy^%Qa1s<3O2yQ7ey&TAX2VR@E+<5B<o&|zela?e-j*Z#}
zz_(}e72*E_*iBU!xErY;(IB{2QB;wEKVdfoG9Y2wdIqMV!C>>*hI`Gxb_(?4GpY>G
zna>z!!0o@i)S7j10?@GWS+BX@-FvfD)jQTRaJ5^dE$bP$7CYKaVBJyVmi1mEFf#Wc
zPPM+n)Os8Xv!)VQXUAIMR{j%JL`HYBv9W?i;+=N~>=;b~hlD&##EY?`_#NvRXv7X3
z0&iFmzjHkU?u`PJ7*NG_nu_rr!(?Y*wJYpg&j8=FqKO36a!1SIck8Aaq7bVy_9S-H
zfS_7NiPN#8nCsRvz&9}%Li4z=okA6MWFpMPo=&5%FcT5oPT^$iP$ty-(<rPqX)_6`
z^K~ujj0D3=Lo^%jCC6efv+AtM?hWU!4|hJ9fr}96db-uHnb@##eR!qSx$Aanri}I}
zpFx|N<FF6I0}D)^15=*GOc|!w4gONnrn_!u?kW4Ta4L=O%L4DxxDT-!cC8OrmQ{8~
zf%xCqh!nb`eK#VhJIhrV3alYo%)F%1oa*LxGqf_*wc%#wuXpn^jQp$jV$EO9c3R~R
zD05|*hxFzEvwF2d&=&~_wfiC^v6QaZkNMmsW!m8{m%W7)w})0)UANPC`Tt5&SW18F
zCw}gxV0hGhnMSo}NQ=Q?8GNg9+~+B06%NSHQHFO2VuoSk6X$gZf*Xmq`kWm&`<SVR
zV758qyVGO4(dWNh+~8_+Lt*6Po{OV-wbhwNuQ_h{yg3(po~1+CI}W!qb|LlxP%B}&
z;XqFxquUw31Us0U2)qvOO^xvvyJ}v|OWbZlPw(YuGc$i28r3JQ)oPl%$EGimM<R3Z
zXJQ-kxYfq@HoQck?+Cgg?pp6%5fSgZ9`5?YDRCJx?Kb(3At?WizWm4d^56K0{2P$T
zE&pg=`8WIWAMMM3vp+v>wy~l2HUiws*9-zj5nN>io&arY+D^dtOmGH)mr*EWns_V?
zWi}+6_l!9v%S_GyQK8+8Ade#qD~+&Ev#d2%*2f=rSZ#ILp0PMHV+~KO5PD!oO$fTY
zWN4XK9xvBGhm(<SkJuT84635rc7|^<bvcH>N;uXUdpiTXbHK0?cyV^KblA=?Ye?!T
z;z|?lpRS>28kSpa{UHy)j>-~FXQix$tJgDd7Iqw21P+Rc_eKZto~3}fesgApt+yY-
z^H6#V7y?DknNOxLcEes%7|St6o}aa}##r`N>lDYF6Woa~3+ZOdM55xEnH&gGk9+Gw
z-^-ZMz^wUXB&=oTbr_^Wt~JaNPd5_@-OL=eZH_F@Ua0@K{VlT{PCD*5{yZz0$QJbv
z89m;NeDW0KWzFbdSU(xrq6HXO>#MxA@rn<aQc|XkQ$HEmvZu@$^lIp$r*81~lw;qA
zSl*lZ#s;o7>1c0i@F<vv-IKi%9g~^Ii*LaA0ljy>>t$eO-rRb!XCM&#S8tR)X~|cW
zjQN&5;_!mOeXrLyJDuEWt}qAd`{|b%uSOwL0`+~pn~7{OZ}=R9?!o3hurb6_owubB
z;1O{gcAgu&%^x=xk@K)Gz`g`K&k5c(7lGDk^@!sg`&#Vluy4TbZF@^QABh)Z=Xt~1
z{BfHRc`0_DQ@rhR1g^u*<MfZ%|A`&l0ZKf~1?^ctUM&i+dmHoIgq?X_!TtvJx3IsB
zeQ!3Hx5$^DdGEx|ysu$zT^4n_VlTtq-IvchbIeBEJnRdwFKm_0<2!|YI`)~^srxnT
zyjStI);fM$p6*KM*JEGn%g1{f?iXUe2>T}NJaT`E{ch~ub|1n##wK8nOv26slshk~
z`~dz$>^$bY%{v|$$9(~I9*^Gk8f?9R-8&k2>z>5k6?+->?%0Q5_qMm8%bogJh|j^E
z+bX?v+TLt>_K5!Z-Y3c{<YHL-+~kQax#IX`^OvkzP$L>9#En_LvZkLGJO9u*D^@OF
zw6c0>lFUDK$sTKm4e2>&(Xv&^`sK@))Fts*L9%A)yqX0IY8K2HW(czSo;(O-R$p7b
zat;#vE?d5=rZ34!=73g-B^@AG+*_~ghiRl@FqlR#h4>Z6((3x!@>-q+=P#`T^9=~d
zAmWy;YC+AyYEU^<8Fn4S1rZ0L8*uJGz^}IC335Ye6~saV84(}G9b8R~r>tV|GxP9y
zs}?V*@4I-}2r~;ae2cp+!?)O>G-P)IAtLAw3&ElY=EY7P@nT2t()Btx)X_P`a4eFA
z5j>3fj0N=~<NAqr@g<AAi%sjvyXX&hN`i#(UL+PeGlwH>K4|U2PE9$e7lVONiF3AN
zhn%)Wi;4_UpVJ9Mb`{AW+3=kAPPdK923MtDQMe76?~Kk!>HI@F9|eq=eqF<DV4*FP
zLRp^9Kc(}5bWl<e81>@i!^2LU&2nYz%ro2qzwQ-?dVomqW0OD2Inzl>@uSmi!}Eyh
zl{uG0hlhG6`ysSzeYqRzOPGM%h0X({GYmV6XPc(H=vLua!ygHs*H~xtM%S<nRVZC*
z%J1S_7)ATrg+`*AQ_0Xs=SS<yWorVg3~+9aupare4LL<QG$0vDbus@Lc7BN-pMs1K
zoL?cF>cT82<DE5ZV;5(41Z5<=l7F(+js0nh*xiVA&{J=Ks4-MjSV#*_(`vhrwFo;O
zMC>lGj8bg37&|njuX8)fOdXW2Nf*Q+U)<SkDm%sbxv6~I`58K<(1~Lj)rSi4pFEQX
zo2s45O0@H;_P(lijj0+tg`I(xJf?)J(g|jGkn)7;{g790bW+&)%^9qw+f4^`LC-=$
zjZsw)S9UqbG^Hzh?F6KxoKl<0QxH8Mzl&+X<7>-NzbVc&k)#*Fu{{rw9i68*vhASP
zIqYmV<LEdq1lZ}Foy*REMKn8rzC>Iob|^<3B&Q&IblY<M85mCtH#>qh`*~9QV2m>k
zKJ*Qz;!oCdoMKLcGn+YaklcEP?eS<r>N~tG537#gnPPR!G{Y*iv2mtA)1}aQ$JDQ*
zbDmMc!JrC-)w6e^HaIF^Xr%LxFx!yjoNFpE0C8QM+gl9KJsOACQ2$WEH$V-ixRdHn
zCczue&4}fsYRU{wS=hN`otf)pNgO$x^yvEDn9c{elR9Y*E)15L%VlO>LkX&`9y5UE
zwJbk01wCDcah_5b>W$1sA=O2iQx0;+t??AlkVe9jLj_?cn{{-Y9cHKsoM+F#2)I0~
zAm1!(j~2D)QS?P#*m)iuRM-U>W6ot5PYfpF3&YNHXAC#iwg-~oetYk2DCUQq7c@hl
znC|=}dmp3oH@Ej;w*PSOdH#J}dB}Dyw9CPrWbcF3vuehSQ8U4q=qLAF38KxalPd<V
z9RNx_@&JB$Y@UY76BKS~x<E2XR)ewaOQH1y*(5Gki<ea`tpWKah%a%0`@hWdiOc^m
zkB`yNePU3J{P{>fVWwgT^L?4*pP%|wYQ<nMt9=@^r^q*35qzeJJx$=VQF{6&`(p42
z{`&|%!K~Su*t2TJ<XNM}>Q3%|i{LXo+Fu6Mr+)@61?T7IWBQzid9Y$eOS(_fC9^HV
z4yuzB#%(`z@t;m5Yi_Z>LL$+xiar#b`xViHx~FM#>ikNHLNUQ7af0uYFtp`a!p}2}
zso|aF50HxbiKp?TmV+H%5`K(V{-@{W#9eP&^91L<LfAK_==t`j-cU58mX_TG!T%&q
zQU1`eCH)Eo&$zzrKapd!C+desck|kYoTB4>_040r<@BCky`ZLQ!NQ6vm*Lu+mcTJu
zwqSpH-jOf`CbJ6N*Pleb-Xv}i^0g%8-wB)eY6|l2h0hE5YK-wqgm^t*c-=U!$VZVc
zq+cFo!_SFCI)jsMt(W452}cUY3a1PCV+Zq}C|n|>0|n#xYaH=B;WvebpA+#rB<~dN
z65cC(RQROu4dJ^&4i4?})he;8uw2MjmyDk;tP>i3GQ?jZdAsli;Vz-!A%or@C7Xpk
zA@lnT+8rbuBb+X*7OoJk7hWv9Ot@2chwwh(AB2Y23+22oxdUDmvD_X)enmz(C7dNZ
zN7x|TAvC;O&^LTpK*Ns(H0#&^4G$L3@LmCr#34%iM+<9&R|szu8pl)U@iS-Yzb5>L
z(C|(nzCGSqF@1)RUprA=DLhNKNqD93CgGjJ-wB@=zAX%3qSIc1u&Z!@aI|o`aGr3b
z@ND5`;Wffrg~#HR8tofCBVfJcbA+3PKM?**_*>yK!YsV{r5(c~1nedGP~imOal)?&
zPZeG$Y!Y5C{IT!>;ZwplgdYp@@Zkr`?;;!^TqnF(c(2g#<3Rsi$(8VrWd5UsbA^k9
zON8r%=L)|eY!Ge{@~aZs`;qWT;cLPVg*o_Tk9wVi{e{Dbm;?O&fmlgI9)9aUG`yU^
zIh2uqk>U+6C*oHq{xroKUQWcHqxf$rzEQ}JAZXX{asqcs?>5C7UQWdCR{Z^n=XVgy
z_psuhk^F-29pT@FVVskxpC#-d>@4gntPoZT#|mc%j}guxvi*`z60T7EX_D6q&r$rh
zBsU7TDE=zR-x2Oq{B4qdEHwO`7?=AfV}D%nPYYjAyy5GF9=~tkIJPGuttS!v&{sG>
z@gs@QTOj<J;!h<)f1U7b#cw1+{}$no6@Nbw`o9%EtoY}M&}W|!qeRrFm<at6VHd@h
z6QMUvc#Pr~5utyQuwJ-Ucoq@)&L_hD7R7H9UL*Xj@FwA{!resV|0NOmpHTcW!dHZ^
z3I9ff{)a-6;ZV*aqMk*<_KNQ$>?NEioJK@>)kNg05iS$16rN6m{j-SB-=z3Uh1-Q!
z33m!_6y8om{@q06-=p}4g-;2e6aGo~hVVTi^8b^F{DruAV|^3C5+dSz5}`LiI92g;
ziO^plTq-<SxSELkXA_bCO5t6?dzJnNBJ4aRd`b8x;hRL*`H%=Zop7T@tQ4k*NI#kg
zJI4v<3l|Aj2<wIGh_G`G5&1VOev9x5;WfhV6QO?#5&Az@{4a#R5&lm2gzy>RYedYg
zb_Fg@7OoMVCu|hnEc})5dEsA$dAOIQy*a|ULfi(Ldg3<2AgXE*-Dj{^Xj~7_o-)Zj
zg#4(K?HnZ>C!8c)AgmQG7uE?+7j6*JEr9m639k}<NBBMAO~PLZ?-%|~_<JEgQl&k*
z0}u@lJ&?}-lnaFIga-*rg?)tNfTI2(!o!6Vgj0ma2#*)iHGuhQh5SI4a-)#XACxZ_
zUL*Xj@FwA{!k-E667na0=KqcGQQ;FpKF=`yCE=Swb03cQ4<!Fn7~y>~;<JTxGo{R*
z^@$#z?<mRRg@#uj=|@XGPH67q5nm&Dnb3I4A^tSU=Kdb?`I0XZdVIfIC0{ALR`@@{
z9|#{4J}G=b__FX#;XA?)h5QMb?TZWZg{^sidn&%K@KE6h;Ss{|LXYqFILXyQvP`f%
ze)LS-D7;<xQ{gMZ*Mz<JJOKT2;S%8r;ZC7>u7F-^-r5z2WBz*KgThCIhw(lg;gQ0t
zgx?YJi)^O17bb;e!rsDuLVm4H{S$>Ng{y@Z2{#J&$3tqK17PnV=|3)fT1XN>mKPKb
z5t`=$#Cv?9vlQ>~h0c|{Sh!T^@rACH%<sx+{}SOg;SS+<h5sYGS-4BckI<R_5#f`<
zXN9i{Ul+bBd{4*^)|tP(Fe&u-Lwig1_(O+CK2$hLc!Y40aH^0WztjFwVZCszaJ}$s
z;e|r;yn}p(F#>p{;`!k`?fpo&TWHoTKs-O9XZowczX}aY4C3MZYtn<lxX`e?AiY>}
ziLi&Tk8qHXUj(uo^V|g-D|w!9p>V12WZ|j8bwcwThWr;u-Xy$KXr9B6euLzjh!{J5
zrqA;Ep(ybI#q(=>%FhU2QanGJXZ-s@_#hfPZHS036n0QNKcr=RUm?F`r#xE7@75_F
zD_kQq&ufV1*XvB*C^XM!kj?WMkl(2@{SKjd4ukxVWV22J+R4w#srR~&UzStmJrI#!
zkrUes4-p<N<hSHZpDr}dS&+?h7Vr|qZxxz#3=sdI<mZJi3EvlfBn<L-1oiZuj}m%5
z;V0lMw_G?_dWT9LAv{9y{EVCWvxWSUoAPquY9h)xP4ar-d5Y(k*wo)D<j2^QUl8(p
zY|8Hm`Rz63HbQ=WP1$>1;^)?sj}Y>UYs#yH{OFqUg+iRpP5r$4JcuS8mk)!ex<PcC
z!PfVINyV25dkFgo`wIsND}`f)<AjrhQ-w2yvxRenbA=0pD}?pJwZhi-ljkV@eBnjH
z*7un^6o0kwI^j;?F5w-*-NL(t_Xr;l?h!sLd`$SH@LAy>g>MPp6}~6@P-x!MV*G--
zPm2o8dt1blgpcD(msMi1utb;?mI=N4*+G(r35N?Sg=2-|gp-6*h35S*%9|~Dj?lZ`
zT_SmfuwJ-Uc)IX>;YGrY!p*`h!fnDG!mEWh3U3zf65b))ExcQJkMIHE9^u2n$AnJ`
zUlG10d`tMQ@IB#&LV75291KAaFi&!kuvl0kObY2n%X~eAeT4mm=6yNRD<zK=^7|v^
zn<S*0FJ-#=66XpR2y2B)gyuav^y($^!&2ruUARGbj&P%Jvyi_@QGc6ohwy6Qjl!FS
zyM%WLcMI<p-XnZKxJUS~@LAy>g<gG&c)Z{pMX`6>eEEFg_}TRUUpTtgY?$t5I~f0?
z*zuTRwn0J<JiY#iV3^k*Zq(yk@wT7>eSo+Xv??X%;6=l1gxg`K4tJKvPaQnl2wI#U
zi|}s4+q|@+5#hJD0QMfky%p`TE}p%G2zz-Dv<`zpq1Py1+FD<jdQ<QNU^A|*-sah;
zM})uJ;p1>kM+D1dyjSkm5%%&RXuXOKO){X(OFJ8~-`=3<{3yw_hg+?*y(WacJP2B`
z9{4oE*Uw(srA)(KiJjY6*xQXtv3|JqNZaFe(946M^?omW>dFDo=A~T+*>5k1&mpNs
zdpIo9_I4r6Je&{QdJcpyHlE?UjcMHP5_)>u4s}0AX|1<MdR~0dVfZb>6M*bzZoEGG
z>z9N2dHu&}<Bi8t2xHh+0L(TO_BbcK&1)~w*R9s+(5pmb0`UddX^-|<rf(Wqcc5}p
z5$A25J-qg7p;v<Xz3wRiJ-vPdhYYTOceuChk1xDp=-{C)zxe+7!gp7i0$cHgACYny
z!=JsS;l{RB)+VQGxWTUN02<t_(VT`DxI5yTE=u*X#@24Aoj2A#EV4PeF}I=3rtHRO
zbB9`M({Z)-rl#7!rpIeLE_OBr8zYF_Ub`{%bnS7qIn9kJtGD&wy63`|Wo`RWD%5yn
z>c&*NlHRr8_TJKD*ukfzHl(aAWR^ap<m{AfLUze)lU9M4K#Q31sc?y-nEoZqHOgov
z=blu%AvGRWn~i)d^jxdcQfH>Ejx%Y8l$@Ei>c)&pMbcJ>8LJiM|J=D}roLzD%91Kd
zBC>fb>g?6D(%57xyqdZ(;}PT4)QvgB*c_kQF?R#%NsDjRo|!sCHY-ZbO52>OHk_5V
z>Bfvoot3uf#*8<bq2_1j+J~Kq{>>YlHwZnxXY$LrO<^#K&mS9ZY}5S1R8uOI+J#oe
z!7Xk**zjz)c~q)Ht-Yne<VU}$7IsO})bd!wc<pgx4k-zy`^b%{C<$I3EOAG{%Qroh
zH#fT}R02nd2TwsM_LgI7zkzXKYptz8jjN}PS<tGKo}Va%<+^2bF*Tc+%5EB3GIwsc
z#O^hDPq^9I(p=lVWQ!@m{zM6ES<7}f&}ms`mg$bVSFai9sV#Fyr!bf29+%oa_qe%F
z&&?Yc!HkbJ6@kG$tJyv@wkh0*R_;0NrTi95=Oaq)LhgG~&%FE?u)O5{)Z;H_H8-V3
zy=<Ow%^?`H`Tjbm7-tcl_*-uQJN!KExdL`{At4Yt0g8b@<gb*1A-)@Q%!|IG+Vk2O
z2u94ZRngG#I28q=k#0D1iPs!yqoLyPe%R?>G>Pib;78DNVlWfz+MZXGP;dwShmV1M
z+v$w!W~fi@5r}bkx(ux};Ru($3WKhkm%eB)bgjelSBwj#g|5r_DZ^L6V(7bt=De2G
zA2A<c&!)a(<wQeQ#k!#u@n`TabWLO_q64K?{7zIhbbaW4BL*$!ej2>NVOFOz!{6_C
zF~YgQQ1A%kM5k~qw>Atr=OI1P&U8ZF+fXWw^o#Nhdi(~cL@El++jN(%JTgEf2IE`<
zEHWV5tw1#XZ6g-BVorP-vkvI!iiWN{GBEpImJGV`Q1AqVvZmo5SKu>k!-b#-T~ihr
z8s%H?I9*vHhs3=0{T+IdLnQ{|bexGCCNUa+o65r_=EUD+gASLN7yk*XHbP=i{C4IY
zDX}>IZRV|%SQ7s|^Ny03v<m3L6tyE0qP!Q6lb<{?G0WVSqt{1LoD`!-a@%+mgC3b;
z8b-SE__36yNyfuL7JnGwO}l9_=*mfszR`}H5apY6x4%y;FmKgiop13YRbjUag7Fto
zlSp-pqX{P8I4c&J*O{GV=*mMu8qO+5GIx~_3UbXo(3Ll!s?o@*=sbw=75EofozE~Q
zPd=-;#w!TJ!&#TdA1`Vnw?v;n9Z6RnxwSwUNLL=Y&6^3NE064w6piy(iu@=x6aenx
z_zf)Tc8M-sdF03WLrlqe@uR4Ghw>K3|3vXF(@UT$kMrlS$S*pbis}VQlX0^AMt;@F
zIL(xn#m{A}?~C7OQhUS)vY`88FB;LME06p}1-W$Pk>9ETE?s$KkIEe$-$qjp<^S2_
zt&Df0_;CI|jOfypM;?`_vGHsU`s2zwDb7zoBTr;qYuY<Cei<wIbioGz@My>Bkra78
zrvl>+8twQ(w&;(!Jc0wIbK=uj(2JUE3-Ee^W6i8>%|FhTwj=qE@fa5{K3Q#;)b0(0
zdITeL15x%)qKbAwSFXb)!5>;8pesKCH;p9CeT3<tD|h8+;u|a&bmgv`lemJ70A0D8
zKQFP4GU&=L#hn?B*u*gEgRb07@1LN9R0MS8J5Bna1b^s>fUew4AC~w5WzdzA^*8{!
za=uuIfUev<l~g7=(mv?QUH!2MI;KTHSMH{dORQ#o(3P7P;h-!33wsrG<*xqJ#EC2)
zbmi<E(v{O8ECRanlTCTE6FjaWpeyI0Wa!G<(je%{d5jpk@()=e=*sDOWa!GdMqmVV
z<;CbSLs!m46eFN3f8J<-t~?avq2LbEc65kukc`O6L1_}|6bf#DLXmwFVmLv4s*Li+
z^9G~De4Mr!CFI|O2y^!5EHno*P9Hojvr#{tF){q8BIwF%(Yj*N=;uU0SAGmM66V|u
zx^fCQ#uF869_Y&59t<Y<6I}#!<(d&Fkqr+8X}-7+c5@@3E5DMa$nhPiv<oQE)COh+
zUAZfV6Bp4m=*mZ+cBCuMV&EnytJ>}NL_k;mH$3Phdeao>%6T=TsoR+K>_CA#j={um
zHVAa(R3=^dBOC+JmGd$|y7K?W-j~2fRo!jho0-W>mKg#8CP2V}gdHNgAW_2NhygTg
z3W8=K35h_6Bq$;R?n|`-ae)Mlb*ojY)_pH^U)qXG)rz&aVq2@W`dVw>*6(@FeeTSi
z2-x-ge810|-_3LW|Fds*oAZCpOlA$ba;Fy4qbr#n=*nwNdS%g(z#!<#mzbh1i0)>3
zpeuJKT%93p4}z}TksG503=g_;M_v=PSsu`pr<*?CXh+8}0O-oQ8wKdfH!uX~%2@&*
z>B?6#1nA0{grO@>XBk0P?kGT4&R<`HpeuJ2pex_b5TGk}6rd}Ajv+u-?kGT4PP+ae
z=*pd3@Ys=g7?NkHOq=#_WERTEK}R0o%A_j~g06fv6wz!Z4!Uv*Y;)3t20>R|Y2-Cl
zCa>xgOj5nAOm+?@lH{Hr2SHcPD?u+_b%LNPXXo~MhkXOOa^~vff4v(i&r0WI$qx9b
z%C~tLFrym->~^>Veopj!o0HF-3$GhJch1Y?801!XrU0N7=R0H&bmhGAfv)^UW(>M=
z3#GAb@bm5A=m`0v$g<CsPzLP5C{pN*wDeMZ#5mwdgx?VRE^6u0l`lntNcRD#LZB<}
zgHW~|<gULN+w9Ic5IZfzzkuKQ&!4|~WM`}iWbp^9D1XJzSR3eiDiUOanw<|$4Rl`y
zPhM;*QI3ptf$rv4vVssUd?-N1X@S7W2+)a1^tJCtTze91q=D9Q77d5JB^zsu=UR4&
zJ&4XjpqqfRU@0p;+3v;^tD!ia$~mn56uTR<-3rAPD&Is>_EftI%k~7$M{qi{<cHZ^
z89jg;_dwbIeAL2@+g%ym2lt!s=+COyhdasx;qHyIKkH*pccOE@fIDzH)Z|Clxon|B
zP`r^i4e5BPqq`XLxkg8daXZRz&p~Eq6jqI*t`~Jt)S?qkhl<=jfVy(Xe2OltG~o)U
z`#$7$>J~I0!5K~_HcGa~Q6l6FJC7mngYpWTg$tdKy{TM}Ayt7BN)xglm1Vff@G}k4
zwCtHqlKnC6!Z`cSK)UuUrzL*|#gC{&!%^9j&ASyTd>1E%2`R?+!4{jOhxMfr$9maf
zU7FZ*mnJrtN)sDOrHRe((!OH8xHPd@E=_E9Dot$I8=k-QMjV>hP7X`$|F>+hhB1{a
zt0n1|rLx5u7Sy!#d$^z*n;5(Nsz<mSuZ3Q=RE6sgop@Li;V>+CrQx}MzEoZUz?b^I
ziQxTL1Oe=u1cuocUuvESHk-f?dxjW?4mZx;_)@!?ICBUL3Z^GFMw+#`1e%ni5E3}H
z2yUXObg6clIpCj00#NXinu{CcE;#v#Gf}FOT!D_C8)3D-oeo-9_^j2Tb~@HLLUubH
zFE~O@J01Li3FRg5w<VJ>9W+b<1t-V>3;gXAb|e*{b_)4uM1{z19|FPbJ&yVk7biXa
z?G$R03NUy=aQex^w}m8mI5oCWghcJ-V`{(mre^Kg)NU(e!=28;=aZSyZH@@FP#6zX
z%WaudeaJKt7rLeDv)id-n;E^EdV$l9??9go`aq*bHvQV!qzh1V+d7tDUTv+l{&qTg
zq5*u?+E6<kY)A-uZ$x+`8_;JpCmYW@w2%TGYSP(uX-;c#q;RN{A(rTj%XtJRKd_h4
z(GMqj5zLls5D2tbks{Pi!K27FieXUttfriHI!55cU?!+XldNdCL7@N|!?veHp=625
zSR$SndG~IhV+u|b07RuI5rueC5o)JUnp9-BQ{WeFMagN0JN3ZrhaFIb6Z4<IF2JBC
z@P|NX3G55oI@;|LXgQKOR^d!d(kbOMC_$4<h$9rQOhm>)ZMJTpgN;IujtA>89Vg-w
zIB?TdX}Xy!(%8O%4yNIH!Y}1u_4ySI=@2~Wggoh7)iE91t5XkF@MxS!hu}#k+mp_<
z9n-<HRq8PZ;yj!f69i8>Ii7TG=$KAUYATkG^~b@{Bd=qDd|X2b3C+g2fRKqGU`{Lq
zaEhW23C@-6nB+8E;7&s@pt0*Y{B3Iyf!ziMYPa{$*ra;RcdulKuoxk#od^VW2_hhK
z@4>mpOE>3XLSF?JtB!IL?ljJ$Ujn>hoO20Ixfc=m(?6;}a4sK<lI32IEce1>xfi9D
zyV#WbSf_*pmK_x(a5$kh1g8q@FLNXdZ1Lj=Pkgfts3NSyDx7F$!h6QKkQdNFrnqH<
zGmLX#vhmB3jepGFH3eBG)Scis%LuF<GES}KcvDNKK4r=J;CC$NKv$$3e#`GOJmk_Q
zyX9zh%Q-mFp}bYRV4P)ygH4SV@UFSmILinhI$A;rvO$3fha2Z?*7IKDJSN#$^OMy$
zI<*>OOf?obH6$!H&Z7xV<>n_VcQlH$_XEAfV?EB(abornHkyJSOVDiK2o0Fh%^}np
z=RyKkYJgIbz;8$xF9dEz0WE=5Knv}APB_I)%n1ZH2Qufq$vIWdDyZ1%hP-rC|8}}}
zA|Nh#H*cWh4V<V1fh9M3I{0W}B8~3ZPWKl$5stuy$31Z-aT!j`Hv&5W>S@FsI5D@U
zrH?F1Ji?GyHCd-QZo3CC+!4xcd$*t{XNMynavz*%C4%m`28+=IDEWgM=wKcw5`i<%
z=-s5428xEm+%k=efxL%Teg)0wvqrLJ_Fu4dg|0Vji?5+)u)ZambBOZB7mX?!>C)x>
zCt5{B87|4+J`Kx9k18^(b6+8rL+>Vu<v3~_VmY`H#By*ah~+SHTw*z>MJ$JL;$gGH
z9OPFEPJE1?NAa_s-3(qNa9n{e&X-Fdb6j@1?|lpJ9KMUe64uj~LAJQ}EjqUv=D6M<
zi+k280zFgM2PP*UNXFLJf+{Wm!d!489YT!3(Kp4>_W)M~EFkGstY06a%1H0p2OLUW
zz_R3PFcEWo5r@0&j2I}O3JmMqG{8_JO+z+dBAaGtxOx|pj0=o((bB+>;y^S;(!0Xa
zz(K_U@KhZX3ydrcWEBTGO+pTtF<+BO(3fckrlofaWbGxvJ|@9Fu|S?lFmFEz_GWRI
zRu)Rca-w8K$)b5v8d@AcO5nokZ;IC6Q?zNm9F&hG%St4O!hs>rQ#w?!^zW)@*w=}v
zHOJ67*+|lNqN#Du+-`v|nw**kHlXXWeG`gH+1S3En9EH@wk=SK1$v{Yd+R@|)!S)s
zG%}icKkYoNI53j^0!FNu)8Z!=4Pe9c#IQnZgJF;DG|7`mFnuJGN6JO)#IH|3#(sA@
z^khf_0-Xxfa;e#jG}&}Eb#eZ)E+la4jZXTyF~hnzd6k-~n63$QG95k0R0rgL6gl95
z&hXBas<2zPbaY@5M)ca^K;{5qQNTASU>_R8aPiHn9fKxjZ*WwzQ*PQ2OY`AE4nCNr
zHK1gwtzKSVwW55@%ElT{c%_hr{Yx}qHLF%Nto)B~g6)f8WAv#1@7ci&NtU4nD=+sF
zg4HfxSt(+n@@9~ZlC7<NMdRvKHRX-XtE}>dnl;U}|6Ve%{gZu_{~Kt&%F9I=);P9_
zly*(4NNU%Fds$^OM)r!T<uwfwmef_EmZs{}l_Zg?Us_(fx?zbSscT+&@)9=^Vy>xg
z9$}TE#g;5H#A+umsY7F}tU?}NrSmd`tp8IqUQ3qOR5q+`bSG{3Nj0m;5|o%^E-zet
zQ*~3bRmB?2tzV0#s4LfOG%c`y&aSU{uG=T=mU+A=ciPWts$03LIR-MT4qRWUQ`f`&
zRLjX*-h?rTu0f5eE1N-6h)%7mLhCMHSyj0_Wx%o`r_`8E)dj4+rUo@dohv~XxS|HU
zfk<q1!|J9QP!ax}bX^=FCXHndtJ&%XmZqlK)TF$@41$wUD>ig>)5`L?%7*IYHC9vQ
zibg==G_-m-i?9qs<)mhoAd!Mb;OYdy*V3A1RI-LWW0hA{qmchmTCRQ4ag~2dwbg-Y
zYrkAud^_4V*H)c1c_<!vzad;(d`(Oq$u~agzKPsgeUpVXYmE7d>mK}Who#7Pvvpo;
z$-TAzR~^u7m6w~ID6d_ydU;adWJ|peElIF+;WFfW+{nbj<@4YsZV__DU}hJ~x>oYd
zlJA!Mu;j;t{Pf27ZwTKPek}hlB&VTLOgEc|@LeVM6!Mc7^`nHv!fEn9Qu5J~D<s!R
zZV>X564N<HxJkHG{#Q%BQ8I0h82&-Yj|ll~hk7nkAa*69{Cy-3kUT>2c*)Zw&y>th
zK#Wh@dE#2>vFy&s7fQZN@|BWrkbH||em`P-+DZ^#m;OD;A4>jQG6ugXZzd7pyGTw)
zf6&H}-<rvJ1}}qLw@2A<qQNMkKV<|OCOww=8~=lalZDfTvxJL;Rl<7V$-;HQ3xpR7
zzbE{@@DAaRg<LAe^1UfEoDh%=2Lx~c`i=e^Kg8+6Il|+G%Y^3%FBe`fd`)N;Zy=q|
zB=bF=>2e$p3xtMi0kYv%0G3H#E?g-*P00Rc{O!V<h5RT;{Vw5eg@ywS`Vjh${)YPu
zI8E|gA(u$d|0?0F!k-CW7jg*?!+jy-LSf2Wu1uUKTp~POxJlS9yhX@Wtc>?lq2Vro
zjBQ$tzQ1s+@G#+gVU2LL@ND6w!s~>02_F~!Lin!mzk~q{aF(Z=kc%cMj}sm)Tp;8s
zGWus@6$a68Bmf6WK1g`Duv%z15fJVS$y<aE34bR1mGJk%zY4>cgUqkDaJcXg;Vj{C
z!Uo|6;U?ktgtrSH6}}{VS2z;uM3|r95&*7~e7^Ae!cT<c*<tuxVNc-!!cju5+hDju
zg~mo7@(jtx3eOO35ne64L->U7IU@S<Md2$%l<9ZEkA$BRk&m&lhrb`!EQZS<Lf=ht
z4`Cnahe$3GP7+QPPA4M%Jjn}$$4Or=d4+J5^y?*`AvBz6D9`1RjZHpe?$X3^8m=@T
zckZHWZ1aJ}HXr!5^m~Mc8x8uuNY2K!nelRjeTDsn<AetbX9$lHmJ62%>xig#v*b0x
z)1*IN@<l?lyy+)QdxKCL<TDKWk4rv?=4(8#Q1T!l7m?9_vT(X^rm$LAC*-1QhHny@
z`v~NXlD7)C3$GD=UwDh~cHtAkXN1oS&3y*xa+L`4%Mf-En)?m(2S_du4ik<LcH|t2
zOJ6FSD?CPM?oUX!O0v06L0&0&op7V@BH?D?l|nw>u-tsUA>JZ<K=@<fPlY>$Tx-Yh
zE|*Y5au;C_VQ*o7;b7rJ;UwW);W0w~dc^e2{SbJj<a32>!gis{4Rn`e^UD+B@mD9N
z^R&?1HzB_)`8DC&!ac&T;}FW={SfJdg<NJxnd|q76NQt6abc;@+=mhF7|HxyoAK&|
ztA(cs&k<fAY!O~Ayi$0zkSiRS-s3`ZUx)m><X45}J`er7l7A!oOla==@DF0*GQBLJ
zx&K4Xm(0bJ^q(x8E}SWxD?CPcys%1GFI*vP7OoL;Atuvr5w;4i6kadns#=D-LwJvn
zi#Dl$QTUqh4dHKv9}52@G~BF+#|55@-%Hp}I6yc`I8I2L8it=L<YG|DON1u~8-#0x
z>xJhEza#v<@FwBy!n=i!2%iu>Cwx)JHKxqpJnsOrCFcma>X`n$g#CmAgu{g+g*2sL
z_+sHyp?O|{{z%D&Ll!b^h#3AjVYRSM*eqNl+#obuvxs+r<nIc(JeKJ_Bz#Qxl<+y>
zi^A80ZwP6r!1%urek}Y{Xsl-7|E1(~K8Hch6m}N6Tv_>&W5Qv=5km7^i1-sFPZ7q2
zvxKvST<OdF%=04fe90FH4TmoDTP3#(uMyrTyhV7I@IK)V;bX#Qg)aBj%aUF0tv4mV
zEBrwCvG7mAzX<ux$nvKPy9m1r&2udL`%2~_W`>_9TqG<P)(Q>BFT$NDd9`qzaHH^C
z;dg{vgqI1g5Sr&<q<4eln}v4>?-4#Md_?%P@Mpqb3V$VhNBF+*BjG2)FNA*+a=|w1
zKUg?II7T>8I7t{6mI{qo1me$^yjWNvTq;~9TqQh7c$)BZ;d#Ofg)PF%g&jG-xVD_-
ze_r@2;hVzW3O^Kf<N!184~U=6=X78fVRvC~VPD~3;c(&Cae$R6+&tl8q2Xjkeuk47
zNIL@Nf0EGU2IDe$>bDE85xQJpw@NneCkXeT<Q>8%h0h9cS+UYESKQ}ch$em9b_|y2
zIixG)Nb>pE`nPhO;M3m!a+;G~XdgV1Vr7wYj1jtkW;91%{AV~k)|jJXIQsDzh!a!t
zYr~B|n2z~+R|&Bnc?`peA#au7<WU9%*G_eZn_+k|zxg=bGQerR%aH%fJzT%pP<Ydu
zjt|1qQF*4vHgMCcgxie+r!@fst()5z9zVVxdBYuvZ<eoPjJk*G$M-33zMIg1Ie52Z
zzSO(<o&mQT2Tp59Z_A3&p~LlC580dERg;{#!1R!8BE3uDcH_Wll_EXP8TWAgHbdb}
z?>0|*eC>D3_kFnCI85VMq_+$6)jeFlYoPF^w*%?1pIE+5INkL4-H~xP9(ar`u&k@y
z!3ddtJoz2m8}60C&LTXh&EbZ7782d=Q8vU`q3z1dm&cPhz2$q#Q{P<px#fEmZjAXx
zfH^KidK{DP;pRp33=ivGge!qE3O&F1GCj6C^K|DBoYv<<ou$ik^KjE+9B;T+QNH(0
z2<M+04jd=rN5+yzg5zXdEH=WZo&O_8j2Jf#x>2LXP8enMU(a!}V4lgV1INjcafjt(
z_g#<PHf*!KX8e}!R@$kfH^=(U%TK!`yI1cCJxZ<!P1>AgO|G*ij@o>B-3V*==E3%b
z@dFO7m=?O^&`V1;Pu?`4C1cCrONN8rWMSRby4S&X65O&aKB_ISxp#e^y6~mP)wkFA
zFTJ9ESAF`X*7%`q_9dMz>wJ0SQZjBVc>9HD=9XuoSz89RJQ5w>mc6Ak-WLBPn$z-^
zXup=Z@fV`LEyG&hjlLeu1*ycV@%ixG5+D8MC~LgcT9Vc_aLd+`(N<_%TI<hCT1qCz
z)2Bu%A}xW|thR!!h1<xk5w;e_OY8hr|1CMz3(?NjfGwGA!B+aDw-)Bjnw;I%X={!N
znU2vsuE)yB1Fx`KKZwqaN48phJ6*z%&qlj%j<(pXbK`@oz7{pzw@0sF>}z|RHraP&
zX?(O5MriuvZGJl1V>31Wt({G}d96L#Hs&pyoYBS@sP$_Hzu6Z%^rW?JE7?>M-dq4z
zXj@CkPfNfq(()bhs!W|(k!Srf+PP&&ORzPwt>5OMo0)b1uX<rCtF8am0Zxfk1Glbj
z4Z^B{A7v^~4SH_wl~RMA+k17W0qe_L@==4{rUnDIb~5?oxAs;ItRD5I2G8#fSXY!}
zq2w*NJ*RCCZM(X}Z~YWKkU#apiiPoK>mplz8O^ggwG^5f<ZK?O8nBF6ZJoFFQw_%D
z9fdw{Yh<@lcG{k0`5@W{r8!`;x9$719$-pS8fREv8*9n1&qQOJ`)={ImBzzc3ry;<
z*1k@;O{&(A6}v`a+@!T_F4<b*-#prsJ`DDfH%g{r<bcbhV0(N}+itM=3~G6Mnl*Ig
z&PDOOx?t<0(H>SI*i8yHIlbW2Au(=D>e-1p`P*2oUFbcQ+8r0qM7wOx-7+_Bx4Pq^
zOKWaQJ>2$xCfap#H`JrARf_S(9J{u4+rA^O5+jHyV+8G5{~qfxxRs;-#S-7tfi0(Y
z(D+-viw~dyQ^&!rzbNTFb;ur!ITNSA#0j_j<h_#C8{?P6hqX<<a>=w|Et3oj&agL!
zwa$unsS9pzi3i%!w|x|~uh<=ZA-XI2bhQ7btd?wS67ze^q=GFA;{7b&rB0hTBQx11
z&fIeQ*>A@FYtc<{Uz^?Pwn-8C_CWM4`_SPlDr!AYZNm5yEw@dcjgG|CU<5|xFQaAg
ziKbOXw2pLoH!-h1-Q5pYg`r?;;<)T*g|?<`d#vPwlKiO?+B$C;Q^70Fr@Mz?{x7P_
zvxc<nisoBGTl!l4+q`vH5O+pT$Lm9;$!AxzQw!_R8Kcf&YI-I*X7gCnvzeMNV_L_i
z)WWUrv(a&z4{9kz`Q7@CYdxq#9okffv~64B-|0|?$d={`8+EwZ)S(S^C^U5#_?0>g
z**Y}k3gOntHg)J}wV@x_whlkgQ_+c=%HjuaJ~loz{*x%%;^5YaDK%hised+Fy!jAQ
z1Glclt%s!4VE!(r57M^zx3K(a+b$>xZwa-&gkHF_VpLmUYtM>-t;bdjX>F|-+WJ~W
zxV2}czxCM4NNa25ocL>%vC*SihPRCdpV07@@!%60y=9o;6Z-i(Q&aeahGJw7##OVQ
z^-M|6shL}Xdr~!9;uU*3wGC;>X&c(IC|=l7&^E9o+!kr^gL9~JTNtz1-*QifIQ}iy
z?-|lo*fJDh7sZDl&d`<!!p_BYxijLDujq<BygLnqTzDBrP`{R;E#t4Od~ZkmExemJ
z&kcT?ra;+;;NgcK&v$xm_H<&wGruwUeu*au-_X2bqY7P&M=x+1Erk-CMnf22BYb?b
z@{VHwf8ZnrzXG9rNA=)C3^<G?P&%0UrFmyk6$;QQ9$ZIUl%M1}TEc{mhmSumcLd!F
z5z#*^mygiC*HKpgh_2Oiw=&xJT=SE2$UluKm*HQaUyrxo9q{wHCH)jcwtbhOgz3W~
zES&H6RIf7bAg$Pg;6vii3L$^`^}ex4KZEuL={IDj)6E}5(|?dly_Lz@9|l(z!;=pw
z{hEvwki(?zProk6r&-wKhxu!L`i+5HXkn6X`ToWPZ}Ks!?+ChY?e#K(k`Kvz;I|C}
zPba#4_rX8Z-85QG8Wee<14CIzFZ?+Eg+}JmjXXM+FSA0Ul%qfVF^U-)mE{y56h6y{
zT^%tyd>o^W>g9-r4=FS{tFuXnd`Q<Jo6K$a*B2^NH#{^Jp=k<32Zip2E_^i;n2_Pt
zkG~>>4weXRAVdvKlo$%rY(G>iF*{7#{Lmp1bHe=68#+{C*YGopJ4s?*n7;>vz*}b;
zGC!Qlz>_5=_>e-SAwTj6cS5g*W@OUMR<A^fLo+id`pAd0k={p|ia|~bKTmnKWGu|c
zJR5m;MQBrH@FA5Ww@r5FxKIUCH|>3V7rL4H4wkGu-6@$r{9h<xs4|1LE-oKZsHzVe
zOMFO7IFn2=Je5PhzYYTUkodVb6j~j+5n}in{0p7bnQmruK8ty>n-RK)qb_GYQmzZ#
z6@opu;X?}D-9-_|hZMTU9SP(^3f(Iy6h4K;yf0&_Y0vEN8_eo{i4Gr9=z-4bP0l%C
zPSntYiklbanx4?3rj^Kt#3e(a$9q45;-!HPX#u<D$=<&=Vqy5NEcG+tE<ySZ3bS28
z&t?oaqQi$2`nfW4_>e-+sR9lkQfR00Ee>}@q|l3<N1M1M;VYQ(OP!}0(cwc1y`rS1
zg%4m$zNWY{!)LIUc4dBO>RT4RfQ5Xc%M=76AJS+Bek=PF^gH>G*q5PqBAmhGLwcGS
zy{o}SJ|y}xYB%$bqov!q{6{_dWfr_T(W`p_Vh-|$D$+u1o#+Kj7ko(0Sh1pO*cjkL
zy3SO=AAOhp;6rlcP}Ii?gAd7(v!f5N65vB};^#y!pbS2wH}DomKBU`NQ1Br+{v)D6
z%HTsX8<-W0iLPLN;6rl!$4B3x3_c|Dkq&%FBvKB656QWdltc$IeefYU;ipBp$S4Fp
zB*%Yx^aqR&KBVkS=07v~K3f%hNKW{&D1Y<_fe(p|Lq4Rp=?^|6v#~(If+*)z2z*GK
zN`?=qgb9KViF3s8A(4SD1U@8kp%^}-cbFvjkSfqLh7V~2(*PgR5EH`iA#o}=owNrH
z;OQhIvT*36OHihOpFb~jHH3W}pq`){<8FU`VgfN9hix(t;**`oT>Uu;&1A;qgY$B(
zE8{-0oXrM4q}x!Lyq}?P*&*;D@e6;{TuZ=*WIp$Uw1xB@A@CtNE$ENZh%p2{B#j8<
z$chL2Og`@bq#Fr=59zl|>P>bw_>d^zauL0QQNf4g$mvn8pb3EwsT8F%d`NVBfxs$u
zkDVd#AsvdL6y*jY;Hk+oKdK`sw5k<4Gp&o$kN)U%RtS7Z3`{<xN7x78L*i|Md`KIZ
zHTaO6T1=0!-9z9*y1-=Z@F9i3hjf!E>Vjw%!-EgWnQ(Q{KQlk@Avv<chZF)Ik|VE)
ze$M>Bhjb+J=M_DA3=#%qPR{X00Y0P~m;(5aSOOpUkgj3~@F6h?!-q7Id4dngQGgHW
zSyl>sNR9%0NY60@_>de0_>jI}2=E~}3h*HfVmZKv<m7^%)H5$a@+_5UQ}7{CW}%D>
zJ|xNwu1r28y!8jSK@rVk;^0G~!0sd4PzZcTKQJ=*ka$(6V3GnK5<7<zNpjDRL*PSt
z1Bza}>V&|D#Ln&YJj)0^B<AYm|DhWRd`N#pQ1Bs9m2dMhU`96v*cZ@%b_<2dw>kOT
zxljmqz|XJwnH+-$!(j>l-lA;Q0DMTi@_`TOa%K!Zr0GTkAJU&tckm%yj4b=`XH16=
zDFb{+ToiP`od~}n#^1SJKBOijh;%=MDg%5-wFm`1q(O+9cCnp%69RVn9(2K*8151~
z_fcp9eyRfgTkyX}PTGb@RurEfqg4!YdL*|ULD;(6k!IQ%kuLNkInpmtsI)U9U7kQR
zj%Y5gOgqaBpN$0hLqKpGqn{lKa3_#X+>WuYoyO|j%11)<JX(Z@eIK5p$(VH8FuD$b
z$`B@<h$`AY>dfB|s-Zg`X92lB?c0rxJ-UUuJ`8t9mwVuT5-02BuqEA<!?;{K%V*gB
z+-S+Z+vpnMJQ`<z*37;qhZW<+Gm5i6YiHk^!^+(P`6`?aQ__8%SS@_?u$ZMoVsyW0
zRQ`Uw04H={Cc3{XTa~}%&co?Y7(HO(E=83W;dB^`9_Y&SegpXx>Z(Rq_Jbxl{yfL+
zcM7XOlk{LNQ{yf=FB=sycrZ#88IFQD2UIdtFRBJq()R#54Ik1&COJ;2@i_bc6-{A3
z-1#Q7Mmd5k!r6ZXTlB}K^?m?(19k9+t|wcRE3AHov;Pi;+hNk{$}jUc``>SL-I?9B
zkT0NaBXvJ9=}p0>XYMM}{}Z<SBSu#XxeDjNAET@DSRV7A3zzNAcBBGcgMJCGK|jYo
zClnW_+GdGrBVAqX2)7vN7>Y|#ZHxcYncG-9a`Rq7Wzx^$e=bF}$J>z?QbP@9x%f(i
zgmBo$*pdHsLkwY=&V$7KEfewy6Ecq>kF_IxSny=&hcYd`g4yN+x&2{e(q01a?G4pq
z5`T!)xdBXG*CL;*6M3!TIJYVou*HsSNeQ_Fp&n+)Va)St6Ot3ezSNGG5}EW~M~K%L
z3Nw^T`-YqKtWTu%u{jWZMQg0IC(|<ME;_|Zdnzr1J&Qy-+x;WCS-wcG$o%xq_8i+R
zoA{O#%R?2#g`Ii1wl9*Eb#T^1Fi(Lj-0C3)FNr-x04A}Q2)ztV6>c2e?19;g)!R!!
zH7UCold6v&DIc1Zm32gJGW7!nA^&{zX3RLyoqdb!N!f<JDr-X4!0f$}V!<atY=tL3
zH*`Yhl45zoxujTL-2jni8675SZ+m3!9Q)oW0p_|OYhmCR(*(Hvj6|IVC%osUCq0MI
zQ^Z?CQ$u7q(TAmKkthaj5gNm3hJo2f<i?=FOSUiMsE**zKRhroaqge6i+3OpcHPFX
zDF^RdVBR4x%)SV_@M|H0%_ba)6T}J|H_+k6*&AV(xmH+n2n-4a4>ty)-?jm&lw%kq
zuuKr#R8ttc$iHCoTIF1?7}sSzO088__&kWy6q1ftjc}^JosR8@?z2t}wbOAdVnWDn
zrz3{T6NH?0IttCTY7t?lqxZMd@s=axwA1lNN62oc!;edmNtli<=DM_q(9`JAUUcvY
z6(mX<4et_#2XPaTBGgWS3#6pTZl~}tPSap?>`eNiJP_VWDnjiP{OH9*4ivg471`|+
z#wQh_b_&kmK%vk)DTmv>sGW}Pz`ggYTKu*RbU4*tKp@vGnRWoTp?W^+B!4>{++-X=
zsGSbh6T&_!jOeT?D`TS5!E&4Eo(d$#6uQ>$PYf96*Ie_A2BI#alONcl=va>vEw&YX
z5^AS#PEwK6PJxTj6e6#k!d9GM=Zdw{K{{p(T!LD1YoaC1$V{+vvGr7p5RpbRm{kPL
zs<X_jS_}p9JIjm`3ROu(sGUM{Qh`Q;ur{gK3p*D)_kOUm_ysrJI=aPwOpE_RxcRJ-
zZp~})&u{V5&8HIApYAOl|9jy!Pa+CWH=jA&@O0Az%1w{%Y9p7m_-D8H*TS8R;pK)u
z6mHHeS9WJvy5)p-Cz_ky91JUdU2x^@7+E*tbY(K2H=<))nRAG<#FgC%;>sObiPm1Y
z%$Nf;^B(IUu=OxF2?OAbS$g66YvK42PFz$8T~Hb5FIi8Ab0t9_I#?Cs!|TP*ahm9K
zY(b$x4MdoSvO@p)dO9>}cdvJ^1PJ6_156-y{zLCp4Eo*cIqUnG34@e4VP@h)!3oZ_
zmZLveJCvJ;x!Rila5;kG;g|_JwLgXz)pv2GS*Q9x0Dg)S96W?CjkAoPc6i6MLzP=~
zwu5us-2BdZPdi+)p6zfj8o)FP9c&F#89M%k6P5Hd%IAqjF)`d`K_ItLjNa2MpPOc3
zYaoz&6#)Yl3adlS0O?xfcPGw}wfVgDE&gL${9KRA7lm|dj*;nJjwVcoaI;Ek*bU=w
zx^d`c#v!J$dG~2t^XwdE*coRU__XNYI+~3*lc}-!pGs;lS^4>;0;j@2(+BO#Hco2X
zn^RK5i!@t1nX=ogNzLC-Gu9`QBN=7=9A*7#{ZN>cV=<)jaAGtNSYW@os?o)Yqf0(G
zE!p&Qp!OV9a5E&Xke&$dcp}X9gocyXK_^0)C&K%l2xX}ek{t{e2e>(tVVKJMP@|l$
zudhYR^2-AzHi1tDW=PRttnaK-4Qi6VZYDXeUnUf1yGHu!W~8&(jSn9SX5d8A;IV)%
zJ{Mq25;~b7<~%RZ%_juJ`g}bd{8$2}Ej~<y=>GRyAClF#tQdrTIBjblLASS8PlMYW
zs8r%WJ2?&L{5N94(~Ms>r_1q0H%BKb^YMB*oCmJC1hv!0rk%1)W6UL}$v$3B2b;|$
zDWiJ;PTYkFf5b_WG9nuhZ8S4|WPUr{U*JSA0;e#tzjFf}Y|j9!h(Jf?K82CA%)Qbw
zIro}k;<#58H*I$|FcRl^9!{l4CkHw1=pZ~q2JVP=+rn)nr^#XvZ@_#*HrqGQ!7^Y9
z5!3<O6VDfnf@`z+ql+gm3cRQDu?g^kan3ytp1gCTD|wyZO&BAY=A*p-BJ6H732&tc
zK%k)na^;neH&kc|w;1OfUg>ySg%+vr`(S~rmvMG6IUmhu?z^2rEI<LSH-(s&lj#1V
z+4T{V^U(x$begqh9iJX)L5lncoC#^*w&Qc;Gme_TIRLfaeWFBYx0~Q(udwAkWk$YM
z3}-)_P!ql~#G$jM&;uvJcwS*XPD}&a{Itw(Dap$!<MFV4{OrMVZ+>5($UKvmS|=9c
z@!JN^ulnU95HiC7ZyhYSdt3s~%W$$pJDh;Vi|$8o@>|YtJ$n9{Kn}~}ah`|MJ?Opw
zCrf|3N534|HsD-^b34uvsKF?l<8W5t{1oSBI9ano3={WYSQ_%MR!`w%*lL`0I4@LK
z8lrH001ZpLhqr!J_{8V44nht7VQM~y;>9J5`<AHhe~PGYU#t_ON39t*ru@XwBZ~|{
zpNB{fz55lqK8(R6T^|Mz`DTjhI13VVeQ+n}`Y@zix<05y*T-=cu&sa@|GqnHL(tdL
z2R1d^w;J?#>3wqpc6tsR1xdcX+(02{$a?k-bOF0rKKu?OiC-7!vVHg4G2gG(7x}(t
z$BIA*Hz8J96zJl+XnisKdXOUSH5+7Yz8|j#Ia#`|4192g#qYqref#DcZoUv$@-hkn
zA>Ueu(Jv#tN1uMf`-0lfx28z!eLau@sOCbx6($TK7+SQxF6M$FuPX#!GpWzAW2L@m
zXcKtg>bn_ExRdPw80g4>20FK-%h1;iacI}TTt^zYC@JKY+rF-`qS8PFtZxoMUL+lr
z=vg$&VSyVN=!wu-3rKr6$)6VJ<GafTmbUIt=LSX`z=q=gL->DeQDDR&f#MoJ3-;u?
zQbZYPqTKF88G)3>HhaSSY+Wf!G?I*e#c-rlp~zc>0#NX=Rk{`ihWJi#XbiiicMoLc
zqt)Ho2Ga|pq~#-DUKr7f0zHv5c<{(n$7=Lg<W{POsT4eBnF4P9`|9*NPo2KIk2?Lq
zQzxW<wzpTjRq8r2pzi33vap2Y3IxF*M^-M_?($jg!oAc7YSSx;%Ajhf#R%VLX$wr#
zUvL_uI!*skn&~Yzeb0q~u?IM<9~e<;LSEzv`9U(|*ae<WYB??0NoOG4S*TGg-9}#&
zq}E^%NC~krDi9tS$W9D2R{7oarabB!)DNSx*!%|zCVOb_HS+EDIrX_}U9vu}dU|Sj
zU~Fw_eXjL{{Dr53y!E-!(?P|)-&mW@@EsrXEk0utCh;4VA#oh*p>Q;%t_@^e=?<x5
z16h4g;1L{AUbjEZcfUH|3Dc}2%+R{SX;w2`zFOd?Jt2RT(g8gWG`-a~&@&bo5epO_
zVLI&9(@GuE&2bI|Bu7q*cZhvu;t%2U;PAp^KgRa;29+cyQZRiWHD!iDGC6BNWr@kt
zbLPKPM@?~eknOvU$*aZx^?G6Y+^61q($gpEJxre>4z^^c;8KT98UC-<@ga9Ifo7GR
zL<&rHO`tnGC<M|M3TJq6LBKZxESRf{13uo*;KD7(+}RGrgj?LaDG>3k*c1p)hqR{D
z*SoX`6VA76Q!EfUlv6Ud=!}@}f%ThWSVw68lPsC3>{8{`wIj=&dwhLE6Yuj5%N;1~
zQYhj`msh^Ls<z2+_SG)0Tnfs;@&sYre~wU-j}t3bBlFtEl}+Tft8F0J;mVcE>OrYD
zrG6<(cKDI=V^c>S6f=Cru~8#NjvqN{<mlL-RW)EGY^oU?TeNh^lHucrSFNgSSW*{T
zRdZ6kmsc$|e8rN+)rTwrFJR4@;VVW!ZmwIsq6%opDTh~9)gRKdvbGtD%2iA14nZ59
zG_Gm*irDa_)hAc3svSNmHvFj3vEj81D~C5Vuc}|tJiKywePvU9!%`?o=GY7_#Nkaf
z2AiNGhhRcROM)`+WW)Zrs-|i6@@6Z^#YeBbux2*Z)z^|l>>J6Li9W$Yql$-GTPKbi
z?TV+EYSuS^-?F~J&>yZrKyYJ%Arm~ABD+LqH_ufSJxrR*rTZTs)MO8gXQ99O#F}7`
z1A!`@)1C3~^%R?C=9(T_z7j(e6AXN$R{6}Mrp_pz2fET#^&~0%8otc`ASGsbqVe}n
zj=9fknYoTtEnj9XR}eJ#{!aeP#AR*&JesRD82@oP&B`T9%IhrtC-q+wue2Z%U5z$(
zDUTEMspU<M2QDkkE0>iouOyG>iYhNJtl<?!+}ei9Rk$pR7Stj2+$Xi>KS`zPeI5Lk
zoipVwViqD<U*fQ>v~`i}Fs$s72S1POo162tw8=ve_8Y>@S(q#~TzE709N$E4&Viot
z<-k1#Cq81DZ-x8g;`9z?4<qMtGIH+s(t@<#!byI{{}#IZnEaiQ`tia!!fGLTo#_9t
z@aIDQj6wYuLc?1Lc>q3xP|tOO#ErsD!mEUL3V$kmLpTPXWEgLnaGvl4A?+9Fe~IvV
z;dFF6^$Ub`!u3L$(a`?};e*0#eAA&mUpP!SO?b4Bd^-%cQMgmMTllds9iM|3E>Ac@
zI7JA+;#6nukp~Sy4If%J;l6k=N6LSaFfN=W<ZoR}uR>TOY!a>!o+G?S*e1M6c(d?c
z;bTI6^=JC82!A8|Ncb0F5aWU2dJ6{&j}p54nB-AqxV6Gf!dBt+!aIb9KMdi2E%`%X
zKa3lubD;20;Vj`|;W8l?2rxYN|0He|eqVTxkPGJN|B~<>;ip3Gs7(I?;V9u`VVRIi
z)EVwVVVjU!L{tC1@K3^S7?;!+3P%g42xki`g!}}~@HYvc7QQOnBm7Jlz&K@i?lw<6
zQh1z@i(08aO?Z)zrgYT*Q23DWXTo0ze=q#2FpL4uc)f+gg*5l0ewOe!;R@k;Ay;uT
z+*QIK3FqPdM17@jrEr7rV&Tog`-RU44L=d$2QU|zPB&qH;aK5e!ui4);cDU8!b^qM
z3GWs@DSTD<8=>LxLB3h|>4Ev@3x^9&5xTsYW-D-nGdwxKkK{iQ%O@G1Tm2HbGMQK<
zH2gG>4Id3~qx9zpFBG;2UB1jaB^zE$#M>kJPr@J;4>BK@?{cK%2}Jb$A;QT-lyzS`
zmv!=AE<BNlbk|AVC_G#GO_DDWUMsvo_(LM%-z)h+;ZLOhspOr)Ur4`O@;ky$g`W#U
z*-kxNKFoZ{G2sZ|7~wSGbm1|=MZyz=4MM|ziFP_&^7X<Sg|`w>ulprGEPPb@pG$s0
z_=@yzNq$fGJLx}@{DtsK=`)cB`wJUX8O$Z(>?66KaG>;~B##qLBBK8f6CNR~5iS$1
z6n;mzS$L`NN5XrA4+vio{)&jc`Gkn_{z+&@ocx1C_!meXEP0ybQpx2+#9ty@A^#@%
zpD+DI!pr4<h5T=o{tn>|BFe&p?SRX!K{T&HKJQV_MUO=D(<`u0@*p8?Ip{xGI9)hX
zSS_p*{=0cgpH#Zf3eEi=<>8O-EEjD<Og)5sh5dy^!coGB!bw6d{A2u?!ui65!U`du
zLm7^?P{b33=D7j#ddbFQ4Dxp*)9jAnw+h>Z*9dPG-X?rV_!A+Ya~b~yp?U6r{I=u|
zgdYoOAj0rApAUc?c};0UM}2{Cgm8>-vhXk=pPw1NS$L{&gYX>T1;Q5L<wEkiGyc`W
z9|(Uaq@ghV?-xEQd{VemXr6x%?pKoE6uvL~K=@xm!y}IHX?&gmrVD8!M0u#t<vTSi
zouDs~p3nUZH(NMg$R&Q%*9x12Ckr<U&k}w|c(L#nA(tI6o%@9k3thg`rzO82d|CLm
zaF6g);pf5tpRbUvu?qo~NS-DnF#!Dy?>W#szX7YIZxp)xr5h!mCFJ`H<6k1YN_egC
zHX*Is7;cB~G2u?(OTyj4cZ44cKNVuJkx9od%n_RBMz~{=3x!;=!F<OEON4xnqJFK=
z<taT|^7%rp!eqG1gywk@?(a#yQOE^D40n(40pVl9r-aW74Sze_uS?!7{Eg5&ufomc
zB}|t~Oo$zMPa}NpguaWghtNFNLeFI;^yg9&;%MPP!b63852QbB+=%OhE??=nlFf53
z{97cq3a=DiC;Wl%cH!N^9}6E9{#3|CXUx|aA_9LU`90xpg|tOxxIYR1CQRe=GxRhY
zC3X^WQ5t2J&$K|Y;kSq0<ue^4{UO51!s$XTA!a(X_aiP7o+3O=*pb(?O?sEl^oNpv
zBz#Et6CrH}nf~vEF8}D4lEZvXhks|`0m1^|NTGR8K)9)r4;PyE1?U$_UMgHBJXL6T
z_7U#ucty?o1j5~~c#jIr`vvs0a%6dT3-<_rC;U|SxsWE1rhdXap?MEMIvsgMX$i^j
zRYI2!bfsjM4|J{MGll00FBZCdpxY&1B{b&8NdJeD?-t%Kd{p?P(B%vLh2+<TyM-SJ
zKNkL3_*Y>D-(!$pSm^SF_LSUL*k4#A93`9}JVY25n)fiIODj>PzeIR~ut7+RQTqQ-
zc%Segp)nAK|1*-G7yd%{hVU)nZ-l=WekS}vn9lbYq?ak|EHwKUKu;rM`u7zM7n=7v
z=*LSg79J)%LTKLa5YFsl0IZO{T4>(ypl_6Xitsey`NE5YmkPHD&3hi=oA*56UDDqt
zH2WDq|B7VuJ_p&n&jEiY{YOGt;<CPZ!UKc_!Xd&U;aK4WVTsVZ=OG=l?*Y*4djLFI
z{>KU{g*C$E!baiA!c&E`3TF9k5SsTt$ahFK?}3obdm!*}>7N$v6uu<fCH%E;kI=ji
zBK{vGoA*M<f0N928I~hM7#4OD_7KK|g~Fl21BFwBap5fCY$2_ina>Hr6NRgVG#;k^
zg+dzmn)VUWjF<9bLK^H+-YvxKYrnj?xGb9RsJ6k5?`JXT3xy+u{C3ZL#tVyu(}gpI
zWkRlRX7~zWwXjaOT-YdV7OoMl6K)iqB|J}fp>V5kyYMREwZa>OHw$kQ-YL9S_@Hoy
z@G;>|;Y-4}p8va2#yfDH^#2atVb7uu{!seAoOu{r8E6~4F2at$ImQTGKvSBdFa9$e
zUNOwkF&zDP48$42`E}t&AWX-6%kaG89)3B70dbqON+f>@gF-I%?+%$^crrhlHo0Yh
z(>e=jy@$Sc57%!l6yEgKVUoO$uuP9_;HI|(ZZ{5`)(HqeJ}&og{Z>Qay6M*oKbm}o
zdF~#r--%Fo^R1o+dM$)wzSO(<o&~oX2TrRq8Z<_S4%crZWN&((&UUzMnI3K{iS#aq
z+l>RKH4^FVrbCD8*8<s_o*zHrl);nfu{v(~egL-{2TrT=AiM`Nq7K*ZI>_Gi=Aq%)
zPfX9tJ$x5r#^HG2aWZ~f>WThv5Bl-kA#}rS9=~_);h!lSz#Jivkf4hb2kXJ(X`J5j
zEk^lrpkw)Rak}+=4Q`C(Mu0h{Aw7;s_i*b=^b8NH5#dHa8HK(xPNv87nWsB9;Iyv7
zct+PH4mUl<@rGND^8GduD%l4Ijy?#Bx01)#aSwxoc+?mZ{Oh@gOA1VeDcr-2clAbH
z{5SPlV>kMm&ZsE0F#rt1WKBimLp$P6@|ng&^V>fFW|!gyv&d6$*9k7g2T@tyP$<$8
zT#EhCPT*4HFR0*B%tZ_M%-eW^OOfBSd}rWaT7pZFKZE&JA+59om*OpyLcuLaJISTU
z&qzN0rsETrVsGT)6PIEa6w@az#fKOs!KHXP3vo35`BS(Qvk<}d@e@oyT#Cb?35ZLP
z)+Xr*F2#Vj6!}A3KwOIah!xl;mtsI%iaw^9<WeM`Rlvig*oYbg#HGluZh^0GDHbD!
z!=?BvTtRUuUW>4KL2)TwO^*~V#bA<4@qOeFOmZn+gowdW2`)u`X$YopDF(lmOOc#Y
zg+XyCUWbkfCb<+RvnWX}#h2)t<Wi);Q!vS;_$*p8nB-DiOEJl%IFx~tT#9p8k0h7k
z<@EJ%De_Zl$PS82aW!k1<Wl624SKi~`Fmr~!=*^_$l(6C6kkHoHrc`B94<xE-bpUS
zAFyOeF2&QBSdvST1q=TDT#Ad4SSTniMSeF9Cb<-|S&gr7DV~ZLb-^T;VlahEF_^-o
z7))|0()b;mc2kiih}FXUv>Ht1QVb@!6zf@#B$whJC?>fS$?z9Uaw+m_YB0&A$jyp^
zNiIeH<{C`pQVgbYDF#!y6oW}F#iy8Wl1q`?lEG9i#bA<4v52Kgaw+neGMMC29Lu&$
zaw*oZ%t<cAGufp{F2!Z^{inDT`6YCaKUg6y#j$J)50@f0C<}VH6uB?}a)L{7yCWyK
z6#0QR=;2a~u@)XK#U1qba4FtG*~6vyIxFJgQoNh~9xlb{^!IQn{)G8^xD;Pxi+i{f
z`Jp=K;Zo!W{Gf+Rkqan-9xla$8Q#OC$axj?aw!g=!po&d%m1L4OYzSf170r0H>mh#
zb1Bxd+Af#kSkx#x=yEBVYl(+Tk@l`Z50~N+M%@>eBHxQ5L6=MMuMFzpQrynL=HXH#
zO>1z!T#7-LOOYR>gB~u$8yMBYrO1utf*vl#s~O(IrFb*@-NU7LA&chWQoNVpJzR>U
z-3xlS6d$L*hfA>&{XJZYtLg9MQsmBeK`)mg&258TF2!;d$;+j98OM#6OYumC@Ny|m
z<m~ctDV9><<x-r)a{X&uib0o4@fuda!=*^O*5E(Hr5JR%6nWJNx?GC<_#fOSm*P6K
z!oQ14u`k;^$))%Qie4_oFHs|KDbh5y4}UswxD>(J>2N9fQP2&s7<{c5e}T1Qr0E8i
z;zW3WDAVOq<gR!bDO`$O5G5nQrRcCIW`ISJ-zB5`5ii5TqR2&18DLQ~A1%S6xB?kw
zfJKocg=A5D6}e@6l|_+EmKk7C<hRtm_6!8F4|50<`yh87_C3gs1d8!tbPa$ihO>YL
zun+It4)+3_crUXGn5jM85GY;*`E2S~F#CwkEZ0vVKS3P}W0#t^Br5qc&cdGf_Yea0
zx69I2<Ns_M?^FSQlzG}Ve^dGpIii@~62{?0u)Cpy3nU5KqF%zcZ!Tfn<x>m|T|aTE
zc}d^)N*H(k88-TxEN}fUI0K8YGdEAc5ExKok-P5Pl88ewhoQrRbIfIB<M4%>@3tKd
zetrWD10mly=MflwUrcO#`355jp$E=1u$~azD0?Gf!>^zw(i{S_O0yb6L?saNCNPJS
zsKddJ5+KbWIHjELmNH;{VwV+QR&_iW7Ni;Gdj=W_?k3I`Q%>sLg9)*zSYh{YXZzk{
zu9xsxrTG63oBn@m?EgPy?4L@q&|$6nlFI5D&llqQhWh5D{r^`i{?XA%i+@~mW$_PJ
z!r~w9gvCDwk!$e}wJiQ|ALMfTr2T(!)$01?&BN;(4mCq8$p-KYZq&Z6H2;qk2Xgws
zUcVra1A9v%EZ_}}B;xB3%&l!$yN5dm?7qfcvfN|NQ|?#>Ic90F3alP8-YTzIQL}1k
zO~aB?V26{iK%%7{Orn;+{ANX!tkWRUTn$ERQcOK~@%*NmRZWYREU$!#;E0inYgevX
zHhS^YS#yt=TRzso#na}NEiPNN@&uRxHZ4AU>QppV!_t`fx4J=QJO59ZGbRj0X(1|0
zK*vhS7-H2{FR!m!QNCtnV@(5%nT+M1+qAT3q{(2iZP+9!Mop`Y!BiD2I~{{JnMXFk
zifUy;dCeLOSYrv5FcXy#l}VDRmCJy&zNvi48uTuPXFW>d8ecV?R1d>M*L=*ij+2>J
z`O4bbrW#{}m1?rciY%{bP(2!_uB<`8gjJSfw`zvf=uvD1)`$fGLxvHXt6@Z&uxKq`
zTDf9Hr3nO=RlcgG5=C;1L$Of^?LMuPF;k8)SyyGMV$5YxS`@}<#ngbc^|bYCs9#wH
zTd_LWyv9=f9kag?P6=fPTwd7()72F<#wb|DKp~K2!fNnjG%PE^3aNodB}@s~si)Lb
zuCf|dubA6hxwHli)3Bm)IRZOHbQ`&$W=(T#hYM25#Yi^F#_n|`8c;@xu%fH3M<>>!
z1n3|$%*;ikzM*_Y%?fsyG37<caQ#_cPb<2Umw2W$N^kll(H6#jt`UW$DWow&tSfiS
zoSjB9<H*#@7_`cY&$McJdHjf(hZ&<*MmL3NN>QOJam_)pj_qr5*kHoAhOy3sK`SqT
z5p%=pMyniUYphvPUt3>O&1SA#UW4GZE0Y5kR<reMkZ<LhldI9fj`5$&ADe1wFoG~8
zR&xS4-ITO4hA(=pensQzRW;>}%@~NTy|q(k$C}WzI%dkhWIX7(p?ECFX~W8PW`m^I
zI+n})x3;1Altzx5%4*hQ{!CmuVKrIPj0<!PdnVZo3FFD7%U4!m1beIH&hh%1ni@+Z
z0}Z>n32n+g!LVS{v8Ikew%0DR+)a6()?seti~+YXA6`CgOr<kzFyqT<3yx}<3z(Cu
zlb2(&>-1`JqRI4l6>d%#Zq9`?)%LS-Y?I}+m8Lm3$D@VY%fYchG>o6Oa^>=-816^0
z$*Wex4qH)GQ(awC9m9=iNljDJ%2iFV@xy5{Km5coFmFF$<*LE|tQ|dX*8D*0wSnaK
z8Ta6G<K#%rS^l$q=cIktwk8jS;u~V~IM^+u!Q`_p#c!g`BY(fc2LkiFP8-J~Sx_D3
zJtlRC?)#w*hL5R1Q!cm8v!6RrkUrmQGVz{*S8RO9_}1>O0iD1#J>S~hIqmSR-JR18
z-`d?d?eI;pyEE%OF;CybM-I-{KL~AnGNha*93U(r;>C27a2yc}AI$np;4H~=h=_lj
z<Vs<!^e0MQEnF+TvA;t)W}PPRyV9HWnUJqg_^XL1#}4^FCgi1_dfussyzdfu?I#Wp
z4iSzN@<%`V7Yj>-{47iTV&M|uQej7XsEefMmm<d7D%>u-R(ON(HsPH@e%@ugokC*=
z4SAR3w}kHr`RSM8eZ1ZRvxJ?5QDHBkxj$hIj@urHZsNJ^wUA$^kdFD>_Mcl{mv|oh
z-@eH1o3zF*#?I8?KB@6}2-C(Yk-iZH<~L40uP_Wx${gPqB8g)jT+d=oxrgh=`QS}&
z4bt0)@xt^tw%qjU;CAD{X>r|icZ@CfaQ)Uo;kxNJ7GrLxN8vh8f}c0v&tsMqgD3N)
z-p%)XxZOB#S`}E37NbLl>vuL}Z+dzCl550RZ8ts6TQ?4q*ogEvcihAE<2?7KH^`G7
zE`y2mZh_m4!!$M_y|%ry%Z>2!rZ*nxx&4MHiS+J=o9T_f$zv#<K|f$e=%63Z$AxY<
zY@Q7w;^g6mdqLq`pG^qIG2|X>7al*y=`CN0r@r1bcE3hAe9>%V93BsLNRRpQAbOg?
zdLQBbo;7xP7=QCk3eG<_y^d?_%22+K_7V<j?8c5yF0qS!?Hao=6UIB?zkZF~wc|{N
zDQoOLzU!Fy8}TFKhsAf_b@pv(Ep4GQ;@E$4i?79c{@&ewD`IuCw#BbLDtq^-CBLh*
z3l>e;9)EM%jCgEJ&bZiE3;Rr8zI$|CtZr+3SF|l&P&Wm8Z!d~FyFl;gbc7X}`be~8
zioNsHl00ir#S-IRQMa!Ubrnr@S1GM)_M6rX6>l5=-TO@I{fay4V)ZIl{eH_;xy1Na
z)bF!gm7mmIrL?ZuZ(280zHR(>?<Fm3=i)u@S1#UTZ}YWX7(dqTWpAIhByP7@ZCj>o
zk6!|})#58mYs)XOo<DQ9-BuRwT{k!0tM0?-FQY@O(O5h6)pngYeL;!UHpI%Sm>VyP
zFRCl4`(<>r+4=n0sJHz`ns9dUf(mQc{GCkuIHcW{NPFX6(k@imTTR-#>UQiS?Vcvw
zs}=UJK_=zxEOq_6D0M#!5UW15)U6l|5fh`Il~*}8zMy`n<?JV(EHT3bOqd0gfs`G+
z@y%jG6RzFP-1OUTV@PM0KspzW5_h&~Vqx9qN4OWH*`X#vT7WD$SnHXF3zBak0%70m
z*#PXDT?HTC=?H~=v#X6NIGEB<>X+u7OjRh*ic1I9dUis7$+e!vOsEWju~+tCbl-(y
zV6SZ6ntXRL==j`aCcb|xQ=5!`*em-Pr~>|-_@7>l$hMEG2(ec-3*>u(>Q%-aJOaMl
zEBiv|%wE~#m@yk5W3TKFq0Cr^6tPz}^;RaYsKepPVtDP9O)K;8i};7Vvd@MZTQr7k
z)CGHG|HX)Y%jaVvH~ARVcO3n0?e#GHxL5XS=+KD6pzTDrkJiK3E4v#0IlJ(Wdu4wD
zkMM3(7kg#XjXbnhwv(ej{0VZvUfGTq3UfheXjE56%nnav)KR@0(cLSXOQ^8(E*gqE
zduE=Fe;Ej8>V~{&mCL=dY4sg`hzU%{a1yY>Zz3%A%63G5_+g3@C5FOgd(vWw+2MXH
z%OMhT!k1AzRASfgHH<q+VqTcsP1q~jNjX1Ef_?0j?T9g}3vY)Z8+&DQiCK700Md+1
zy4mX7^AUSxQ{>L7;cn=3?3K-mK~4+TQl2gOENpg50)YQUXj5hEm0gD1%wE}C0Oz##
z@m=U<>bnpSdu2OC@rQX+#9rA)8sAXZ6s)Qb8%uj-GvQ3GALgkX0{&_U*em-=78QGC
zZ-E%T0spX9Hr>pq4~u!Sn-RK)qb_GOlH*?4T(8`@ywSp5*@~dOvQ;qcmF-BO@EjKN
zzKnwaT;KUNv$|hmVz2C4lXFh^2nK#oqc|`8BE?5dD{-&vCW?>uz7fUaUfD;mYo6@=
z3nLbWFJP&k34dY4LE%-*=-G^Jc>PE#NbHsEWR%z|+o?ceuWYBx#o_NUsTVu<GI2}7
zqbR=Ad8iQ+du2OGO$(EJ2zzBaac73Nu$OjazHI7S7CwoEe51<{1ma%VSTe!AvMbT=
z+$;M8*65uGXE685KAsu9tHH*-vY9BOb~FDtTDq;|KkCshT*ldnUfutKf6iXnY@O&5
zri=BR42K>yYmc~B_C=-&{wU`@_sVwUP;?VB#$MTuoE?3cmB9K=Cw@-U?An0!oloE?
zjC*At#_(9*>G+R`{u<eHuWVzmioLQ=VdG<cr{h09`Wwnv-^s0V(+Y~CKSU+CSGIF0
zDT$J2o_l3G;ipA27#{089slW35*=`_Y-ca-nbF^|Rk6O)311dn#{99qla0f@vfraW
z)^~o-<hLNodBwf5IhD*_+4Gnn)^~D_n7y*Ol8}34r)N^}dLa5Blf?Q?+Hm^{b_b%%
zm<HB&a{FFi!3P1fKc|AzNzb7{Je_1j77l^9vMu1h4FS5^Z$ZNW>Iq7f+n>8kAjadc
zO$I`IY>eVu{W%KFWX9!#^Kzmq<36&E&4~4#TTz+3>rgneSN6FG5jEFttnZ}25ite6
z+$)=zaSz|+tUuOwYD6GMRy^Qm@_FO|F?(gdz@!>bO74|Sfl1xVs94|W$m!8-Od9Ju
z4>d_=TbXpcg}^Gdvsd;2bWL<TlfwE=-p!a42@kkew$qRP=m1s->pK~kYvP_`A7Fha
zZxh@rn}itLE8D5X^e8v?;a=J6O?qWfJfK+IE4#%MbwTt1hR6C&XTsG*pJ#qp-|5JW
z(cTP?^_`BqCi)lVhxMJ~kUy{JQMNeu%8nZa_R7AHDPVmkOW@;P*{3iB)^{=qvsd<E
z%oFQ79R>Evevg&H`c6lIy|TIbn0sYA3hb2~p#tkW9R>Ev?!j_keW#PlPqAg~Y9!B6
znKs2<*_2r*BV(^@%167hyI1z<P((k25BJKZz&78?HpBYP%|^yv*}N!HFiByrY<3PO
zl4NJE>?fe;#j6hY%4X;GdV^)e`cCHR<o~i8343L8{WR8hQk8G>GGInG2H0D02mGAq
z+C!UlgeDu)%-KmhlVh+SL{k8)!~894fc2fc@?o!RE|TY7*<|amZS0l33;tN&$xT)I
z+yrHEuWS;A9q<!`-w=BOwX|Z)%Z{DN;bisx1S;;8eI!C*uj~k-a<A+bgz0oXbipSW
z4(mH_f+panD&W5i|NGikAx(R%vkvo4gyLb77OP(mmTFvQE(Sdw%JDe+-OJDi86B_b
z?B;%dLM(fH=Nl025IA#j_M@GFJ)sL1o4tavy@<15BGa2_blmRgGw2HOYp`8xig-Iz
zWK-$SypKgZ=dh2;ugb#rND_28eicaCslUA}e|@UoIuoe`|LwB;)>OaijUS(W?FIRF
zr}{l*{2J-EF#m;Azdstk^XONZ|6!^hX_qYPD*9FBXQGInavo~@?xo)e`2$k@Za02A
z>33fKl!V_v*8Mf(7s7x0{Cp=pYtVIQ)U+$HzcIVcHyHaHx2I*a!HrOzzunaMf9)F8
z%aUtUxfO8A8dYtd?A7gcQ{&XFg|*@E0B67A<aWkpzhZdeY3r-|4&$BjpW1hr7YwX?
z<)tBca6eS<37-_%jPD`TT4jWTar&(0SUVlljD8-W!O{EM>Dc55p>{g%cZBSAI$n2#
zoOU{R9Yb1O+vynO2zl*v%yESLb~>6JA=XaECY;#%i`ERJJGHH23D4m4S!@06bnwmt
zA=FL>Z|xAW+vzBCgq(IdHabGrb~;G)g<yFd7Th}9)*=~PsGS2&%W00;1oPf*os`o~
zhtnKK6Py;n_PTU9mB#kEbU5|I_PTU9RYUY-)sA+n#%=CcH`c=JY**knHDcKvIb`a=
zqC0YShteary&SAf;xK|!pE+*#W@G>A^tD!gv(>L4+0U6++zchW`n9u$$KuRPhHR(2
z4yQM^znvOh%e~rAJ2kwDd$rl^)bRT4)#kKQ(-p<^YP+^m!)vxzo7YZFMF(wuJ2h-y
zZ&+tAod>PAUX(e&vQSs7rFJUI{@^Wu3&@GQ<fpUZ=nuNdR_Dl}cDlzU<m`63>k@KK
zJKYy1<gV>>JN?J>I*vYft@zw7Xai^VZZ3m!ZwE&wMrlv@Io&yz;Ec$Hgg8#D8z-<a
zY-=H5jd9K;I5TS@tNXFh&LjL0C+4W#PRC3X7n6^`Q5ZloVGBh%SqW~ph}3m33D1dm
zNjX`x1uPoBqHzmBBIk>3Eg)RysQpCF9H<F@aMU3p=MdC{LvSLIY@$<@1)M$H_ZPc2
z&P=C+Q^~gG6T+ta&=>gWWF6o`Seo#`tEy8o)ESwXBOm{v#o;&q`Oke4qk8~OR*%zR
zG0rNS%W=8~{f6PJKpCoV*5Pc#=^pFg;A_QMIKS&Eft)fo;JgJVA5+|elja$mJ8{0|
zDuJ9fpW^%ir{9x4Cr)>q`8Wr7^qe{+IO90WJbI4!J8|BR^D&$p;W;?F<BZ|th&};l
zBTn)|y9Z~+>p0)SNxnzU1a3G@6Upf~Ir6`Y^Aeo=nB+aY?OBn|{u_Z1`?oQex^hM1
z@|rcXDx2%#+JmJ@YZt%WU=WMGhBvHisQI6=IWVitmY_q{lyj{oS2QnA+7)mKn%4iL
zTfbsufHw_ik#@7Qn;;h%|7-gSPOt+R*dfptg^_^o6uUW)IS~5`VvoAasjwpG$8Gzt
z5!f)_ul=<}*u$%f@99&yv0ouJdxL#JhHqYJ5#^(L1g50hvB2=sz!dzC;Xn5eOZPqJ
zFXldic}T_%<oj+pHAau&z8CyOfnj}%oHT!UDz}R28yJoxQ=|XfU+Rs1s~i1!6P??@
zbwQepjST@&g23<v9a4BAwE*|HDLm~-;qHCr|9EQt_qws4^2EMpzxh9un*R<rg&m$0
ze!S28A56{vCvNN?dt&d{Z~k|t=8x`kI^Z5p3Qz4b|2tCif5we{w~1Y>5n&e<oq^FZ
z$7}+Ky(2S<wcX=rGb{qbivv@NyrbeW{{nBf?s1dd<|)*BDAW{eWO=|>hK4t#OH-@&
zzMIlkPfB}`QdVK03wN<B<ld7jIbgmyWecQ_`cIWArPVJ*n|S8pKHG}rvD3R@nU`%R
zj6r0jl4@9zVmeUH_1VT$<J(=+zHz&z(cq+#j{#iN?-)PG5X3cRNHGs^>`#m(06R5d
zaFet~N*IV31CSKEm~t6;(1IYvL}G6bA_wx8xA*&@Yd_-JD#)zEH9Sh1sV!Mv-&k(;
zR$FPd?n@X6ux|g{zH3u?hn`0B7}xNECI(+Ic!RN1(rCqF9Aa!?l7<c)Y`Yv|9hep+
z%$^(*BFAdxpW0}x+%W@7TJ<=FB(8mk+k}ouR|hLT#}X=OU*iN$7<r(MO$qxQG^lJe
zTr(hN?>*WeC9K@cC~-}hzHT?Qq%~SOE!P}-Fvr@EtpZ!Fy_v6|9LA7pAEU==oV#kt
z96VZ~R5G(OmM$GFOI+KN{qL`quz~Yzp~ei%Alc_;YA~FeN*g1`#7uT!7@CgVo7V`_
zu|g{U$2U;>zqD!Ee{9DyOjcTFd5prG4l}l6j%^lf6pfLSYc^MItRTNJc0PkVFKc{P
z+xK2)<G)dMKUh}hIsC?+=C;JUXYzfXfxd}$Kz%)>&w;xLCtj`1_lLyZXM4ZR!1AY%
zrgX*vt30vm*<J!8y`yo`?q`kgYT;wT4~03%oZ$`@E*6r_j{28{<ldq@N?0vCPl#81
zv)&%Rrx^az&cbfO9z=NdCt~3#zn_pN6|30{9xR+Jj0^eEhT+WjCE!xY%Y|!&rwcC@
zULw3oc(d?+;g5yS3(b0Vr2n>LuE}J+uw^&cS$L3;-&p8>w2<F{DDx{E@eCo%=8W7X
zyjS?7knPLxY+qtj$WPsr#|ozj=L)NYCki(TFBY~7e<*xV_*3EQ!oLc$@XF5odI|>%
z#|xJVn}ufzw+VL&e=Yp0kUu;!-Cn{W!U;mdx(NTXB)15EB-|n7&-qM;KOGZ)FZ^%e
zxPYTSOgLXyBU~*!TX?DPI^kWy$A!NTzAOAMVE_Z2`E$J%vA=Mv@G#+gA=hy++{wc8
zgxiG0Ty6mWBZS8Y4gWvmNxnpQweWV~Bf{Sc|0*>6{fOT?<fK1bc!+S8@HpWL;c3E)
zgjWi0748r|FMLb*iO`SV=uP_wD}^TtZx-Gsd_`E0>BKYq@+kLI$%aoJ@==njgmuCO
zVYBd5;RV9&!n=hJ6VaEC2o29X+&ksJi-_~r!gr+qNb)Db&!zX__dSL;`+)(oDWklk
zHln_lFed#_$p;D#6;2V(AfkM;iMU=amApdonUaki68zgGUnl<uB>zP6E0TXD`4h>1
zmfQ(xFu!g@oI@p#lzh14S&|nMQ9mAxhv{b!YJ<F|QJ*I?-`XJ;N**NS0tbex64nb>
z2x$XAe{+2Yo-X-p;dg~wgl$6pdck-%2yYhNCA?4gi0}#Fb3(2oWc=5KyM@0I{$9xM
z@(lO6@Jpd<@088!I{bNmCH4?<Z7yYgw<it}jux8x3-tVsPycB`F8-i=qR`xDAaltW
z^=Avu7j6<>BD_NQJ>iW)-sc(r9^nH*{!T#sQ^MzjFAB}V8Th;VLj6wqkA!~_ektTa
z6{a^?$lnhr^LHrX@j`Q7gS<-eNy2l47YMftuM*xayj%E`(A@8k-W!tN5`HTDT$suG
z6~b{n6)`3(6pj-fEG!k8HMIy|E_sQN{F_W?rSMeY1|gTD(cj&l$?S^>xn263gtrPG
z5dK)mMLvwbOZb-XJ)ybp!as-iM_^QF?!%D#Ngf~^E*vQwFDw>L6&@};Qb>+lroT{l
zoUm4Sg78G)YT-tqx$h%BS0gbU(t8pg5^@C=<)?)|6T162nSDOtzgzlugk1K?cpnML
zz(<+O^oZ`6F1K011vfdF>BqHL#NI+I?=UhKl2JcWI96C9oF<$hJW6=1@OU9^|5$j2
z{?T;<VA4hL48qG`$LnfW>0`n|p?h5&CV7N#jIcyFO*maRQ@B9L-#b~q3SqUdQP?cx
zdj-Ssw@%`D!V86)gqH}f5?(93L3p$9Ug3kn9m2<iJB2R^Uln$|PQN4l`@#=|9}7Pf
zelGlPVMy1hj@NDe*2?<j3Hh5V<(RNg$e*vNA0`|j93$*_J)flOPFLoS1^Ia@$3MSc
z#NOTm|F>JQ;`s^ff+oc34CfdlbOFt1j=uQMaJc-LqhmPw@fe6Rg!AjdjX;==`FelT
z_QRjYFr0XVwMuaE@DFl~3cJ&-lljfT>6QUb>wOfQd)~N*>vtp+-t?N0-p3eMOpk5A
zG?^ZspWHZbTICo+^W4Vp_%(Xm40i`!%vT^i_i)o#4uv=0>LS!h`BLxZy8&)D4%3K5
zanhl~^*a@^H@$1|qMrjD>w!nlM0$LFbK}5il_0$`kHU5GdC!~Pok;Ivcrrb&9qYA_
z-8gVsn=rAe-NEDWy9#b^de_3xp6$x?(3FYt-3B+)<9OilX&=k_euwnv{{T*JxVHX#
zw_|-u;Q;37I$-a6MLY&yZ~1OU`P}x)g`e9WzknNKxzQwse`QFIW70j`wjg?jhqVsj
zN}xn@8#YU($Ml(}J2&989>j!+)1kvnkKcDv!l8Wcx`BXhIM}g{9~(;^Uu(xYVf?5O
zCivIevEF=y$uMEZnupqaeAi*HV?73zth?`Ojh}g2Tj;F#dGT(Ry`?Q~4Xxd|abPBB
zI%{Y6tx0Ly;_18X2_K#w8kI9PXN)y?)=sP7<>Reb!SPK~cjZ1X#d?16jG-ITARj;V
zv)qRvFF3McV;aKvJz?g~xM^d$C(Kbtez?((Fd<Kv(iuZf&-8?eAK7qvI>Kao!c3lV
z)9H~!nA@M95w|D&E>X50J-;a4)81umoo2UPGHqLYGi-0|7GJ@fcy7t;om1jg-#N!u
z#y1vPv5eyj(`HY7I`?~1j@)T)wKrDA)1WJzy0PyIxfy8}OqsmX-eylM-DnLRi+E{@
z=l8@LgLtPSUV2Krp@{d)Mtf+_om1ofer?BB#Y2d@vG1`{Gtyqjy#TF~Q)+L^JiRKO
z3H{uu8~g3b?UL34edY|ib?)iD6#LCU=>vQGN8GZ<cf?bB(h!d+zwrDAd%na4=A(!^
zR{i#G(Z$(^Vs!EXP~jcHkYU&P9<EU^Njw4IyA}h|cTnC``lJPhA`)yo|4g3>s9@uH
z8~`?+#`<y%^@;sFVoW9!FuSdWf`!N@Y1hg0eEdG=kL4aj_u&W(8_(Hr2l&3}dk~`?
zhMv`M!<Zn1jD21455}E*txWfGk_HzcmhJ184uv-F_!&K&%{xN8*1E=>8UFO^ef^MT
zW?$3@#+{!aVCHv_B8)q!x3YLS8U<JOg>d++a47wnjAJ23cH>{txHH1felYIjbcE@S
z<$H<=-sEFcUmo4J_Iea4bn>VB*D{P9+JhJYx_!nnOPhDRg+Mg!{2U$;@&drPlWtgr
zq#Acdev4uzjXNV7jOZG7M#>nqqjBfoOhR4JP+Q>2I)`~6oT(eGN?B+c8h2g;U1U8I
zNEmlUK1A50acAUliV5S+$OjCZFz$?ei3%r;J0sVzXbI!a2;Yd4#+{LK88>0v8KFUi
z*SM4S31i&(2bSs$6cNUqbfZNgeCUU9Cq<e9MY7T9Fz#f<Ag4u+qdZ$Oj61Vd!H0IZ
zrphqxL|0(}WazliEGV7!KE4axO#L#JEMeRk;oyRC=Un3(ikN~`^<iTf<IZ$H6VBp$
zDNp5)?yrXc<IYQ2R2X-1$C(HNz_^ocX2frt9^=k*$GDSk?lkVqK};EUD#HGZJ0tvn
z597|M02p^hu4GoJn|FjB=xpAa3vwc544g3TjJ!ti(M+}yj5{OzCIsWoTT#5Uf><P<
z{rF_>*Nj*gIi00`Cj6xl2StW6qh~X?zmvzf)5$1d-04)Hqj6`%*gL)0IcDOPL<TeE
zmpYrRTniG$ola8IBK#7aH13QnV=wK>+-2%p7CD=~Z*(~jjRvd3NKZEVTiLayMhhY*
zvPSPjID=u_8R5s{uNZeSYB%$b?a-~6|IS7{Oq+w@6`)u5KjNQb+{xC7p1^cH#+{Sc
z7%=YKVrt}%K2CoacRF$?%H4Nq-08^K(ao%c$GEeJGK@Q)#bW}EJBu0KW8C>NvZrz9
zo5p`kbPV(J7<U@uOc-~5V*HDvccKzB?sP6CCDEQt-(%eQ7-blDI{wq69JDm<G`pD=
z%#6OpR`nQnRxy7Vcd~J4-1#f|!?^Q$liz|U=M{}RIhBlYXD22I<4(>IW8C=}bA)kc
z7QWpY<IX#nB#b*}p~-wS?p(_>VB8rsAz<8@?&nl+j5}XKgLpd0h-W*UbUMnE?!OBG
zy4ri7;sEsorONHk-6jy@ao8pUA$|Y~bM@yaG?N*Z58e$*Tp6XC&q~0!^9s}|k9%qu
z<IW2aB5JPPFz%#)IUbz=U$1fJKsE@BJ2fJZBP*WnXYzSnkghTAe1%EXpp-Q3q`;(_
z7!}5yj+`Fd#H2l&cVv~Kn0pXd#deH4hoWnu2Qn#-apwb!3gb?vAN^6o2>|0x2BvZ6
z6YK*Rck(tt<IXs<_850AV|pIr&QZvj#+_SDQ5QsCV*|ms)0uE}QSO>e<4#9zj21FH
zj5{59P4th<55}Dnkw35KQ9cLIxO0Y4z_{~Frr<U1+{h3x?qm|ixRZ~|H12d1Fz);w
z3jyO!M*-tbehZ{=r=x&z=hF-U<4#8b<IXo2!fV`_wHC><RHjXPSVm@{j2v|2MXu}`
zcb)@9)W^hO+)3g8u=gf_QC0W%_?yg3W)d<nKwts{7!p8K2>T+Uf`kzekWB?alK=^c
zvYD_dDsFYRf=dysgS%DRs#R;Pwc4t6FRrz2#jW-0R@>TYt=9iJ_ntfRW(ZQX?N9sX
z!Ogj!&%N(+*SF3)_ru})Hv0_Z&Wnw_+H1p;A_ZfrtEE)(K$2|9osU4#g=Za-J2|*r
zo?%~s+{sdH`7gMg%HWv?r3CUrRFwyK8ZfgP6YLL&=ZAQpmj`(8xnrR%;`yP^klKcG
z5V!BP0w7_2h|DB+^2`Tv=LQxGawlKO8FJ^FNXPwH7Zlm;3Mez=&J$s!JE@f?CQd>t
zy##_6NX$i-z%E(JBzMk0u0SBlSKozaS#oFiJm{if7%K$blQ)0)A*%92<OcQ#`~kZ<
zawlJ*a|_&v``HSfBS7x_5wbNvIRc^Lho}L_oz(phnb#v!@I^Mro%D;m1yO#JU-1kQ
zK<>N=`z*jNvk)o=(cV5r_XuSEUMg}Y>$4uI#~}1#*%Ps!*#h4x=kG<mAB1uydSyC7
z@1H_A3Xw*H-JgMgHx6E(XAvP0_jrUpuR);qvWpO8^Kiz-BLq$_|IpdwHRt;X#^(Kq
z(EIuxw8`wX2*xh2)btW!?EV>%_Yq`w31hVgfwRgF#`_Ud*Fp?@6v5c#)wmmivCHhs
z5sclT&<;j0c6r)52tjtq$1op51kNtM*4eE``g{aq_c%o8W!>0i_EQmz-SeS655d^I
z4v}jRWS8$REaBz6^3R;zdysxNg0cH7B2Ob2yUe~3!PtEpTKZu(c7u5P5I~UKD;T>D
zA@J?;!|;N`^g|b<cS10B>4CjJg0ai&*C80YNocDPjNKy<nTsI1w=;GRLSRGr51rkW
zNMDX%?4E<jSqR21v-6d#v3ohRDFkEpCy4wQL3STt>^X$M1?3S8xT!CHB>pvmu}hEa
zZy*@E%>FQfvHJ<MA0rsMr8v^tA;@ka52E)G0ymV;adrnGeNO~qcQqnMA(**ai|oec
zAEDtX#n>E<BceY7_Tur-jW+M#F?D0Pspm;ZTZLfk{Th+`5sbYu9Dc?g*PARxF!t!g
zn+rx_+lw!Y@*2Y30_I7uFIK;%*pE`*mb&E>_ThosuL{e2dwEBN4JEv4F^JfCM_U1@
zUx8EH+nazFLixLSZQ3vrY3~J#M`0#LJ0fCz$WUJp5434x8Lt6|g>orl$gViI1_Be>
zQ(x2r=J?}utbJDgVt;<RpxKQD;_1xzs__|ai;PjntYyY_X>T?ti$%2W;O&n3m39d1
zUStdH5H@Z2AMktgl{v+29Br6AWjMuo`9D4Y=f~aKz*7z%4EhZ52DX=S4=URR+F>s5
z=~&5W3z(eS6Oa356Oa3GUCt^HpE+dVz0C~5bmV1_;dp}>EXL_F-u_<Y9pAGAaq}Co
zcl-cEGn=1?%s5iECnLM;+!dr`!bk*=6iW;#c|W6{NtkZ+c_~KbSs|2SWTh4IQ;dAe
z3eglJo2*cnV&r-&6r~us+X}@gMxM1oNs5u@5x^1r0Pr^xol9WP2EDa;DMqTS5K1vJ
z(F*w~Miy8hnqq{Xeqo=&6eF9gP?Wk3ksGZLN-=Vi74lMy@IeUs<fj;6ze0%e9FnzJ
z`Z7{+TVgkt+?zUY8o~DIbiy!%pw}EtF=G34I>B~hbDrr&+jGq!({r}7n)6L(J?VC5
z#P-khO#jSc|JW{BooBkl_QL9r=>^;H)%m93wyns<h;1ISVgH?OY;0>=PbdT4bb@X0
zA#M^CdFyB9ueH?Y%xoe>7)m5nq}T;h5ehRoQ<Q5F{Cnr6sNwB}UmHqM!<z%YHa|rT
zFYSJ9G)2vIIoiS$HN33)^A@G3c{oQ~oTBF09BpRG`rE~^DMp8Zbv~2W69KI9nfaA@
zDaMm&Ih10Y-+J2g{1oFHKPyMm)79<oW-M*H32W0rX3pN8-ZwwRI0xC;LbY1m+Cd9C
zGl6pn>i`fwGSTUTOJM|B0uLX$@S0(2M(apGmduuiQ<gd1n1h4qkjjzX2LZ(p2ASwI
z!VrWYKBq}B^0?I#wmLl{?^!)NmOt>)3Sdu!pw|*eF;Z*w1omGTe!0M>W|T(&`P8iX
zoe0>Qz`83J%$f}vq_!TIffIH*LY~)ba2DbL?@)IVggS2}RBNr;odKZ^@dUWVs@>@i
z>ioN*y3eZF<vh9N;qI8&836~DJH<hb*Yhaes@X1{)}Rg%&ob&6nc1=0oY#03<DRgs
zZ6c7zSe`f9cicNIy2fRMGcsijd4->yn9dyX>Dzeg()!G^MYd^9j#>ot6aJbln0^e&
zHSIEo@Y|%{^b+j193k7Z(`MD$DRWI{^x39QfLWe0vQ0Z}R;`^f*K|goZF&RD^1PF6
z+G(?D?UcEuGx}`PSHLV!UfHIdHmlZ7nQJ<u&o+HK%<>GFZQ5zGYVDM{rZf6%(+|Mx
z!`qp5+N@eTWv=OrKHD^`Vk^Xaw`bnbsRIz_*_G{B4Lm_{9wYX+@E-wofBV;2!G+uz
zLDbp6K}i!oK!BFO^Kdba`U~?$_Z;23+3U7{Z*zgY#bzO}Kx7H|v$!IIIEe*)mA6fH
zC0ofAZY9@*+|CJ^pQBy%?Lm~W!w$>Xp_H-HT4&k^w4SIryO1B)^Wwz#dBBSm=UJ6@
zsAnsA(P7-RE`xmBqcwD(Glr<Mg^5K|*V_!v5;8aguA4H|vdwq4tmMpD$yLru&Zw1~
zU3OZ?2(E&*<1%*HIT^c@GIl9t?E1Trm%Kb<*IH+k*BrMc5b24~8({zfPq!}c4DGfA
zBDwke={#q;P>Z<Rc*1jm=T5irY~{kKP6_0x#s!|W+{W{S3q0kxjR(04JYTqtN2m)t
z*xmL|M$rBcLOuegsSCx34?`G%FbZKm1WsHRcpNW7Xhv9$uo8h&*##ckZZdyfc{?g+
zNA_E@%L{Wk0%wa0oYuTD&qUz7ae)WSSqSGKa0a<>G2(6xx!L3D?YEz6H`m_h*`YoE
zd>fX}yCwc4@ugS)06BN;(&qa9yH)`Kjr6~|3W%jeyMAwdO^|^@tLF0no4>dP4jLEE
zpI_C;6VQKZQ4lg|we$$yosyu%C1Ekg+!7(dq5u~OX%2)7gT*Ifm5^qv5)v$)=vyZw
z8oZ*=tm#n@e0c>I4xu8E;5r>`f;X(hY8_?`hCqHGfwe<^bRyOx$PeyQ)jm8DOLz3D
z3XiM`mnZDPA=?TPba5Ik#p)!{{6JO0tTnL-Hn>tqFXZ=S{#|xvyDr6MleeNZ<1e<B
z|FYI?ztCFV)Q)XG*INE7TDSe1*79DtW7|)+mj9a8Z9kQr*RHg3E%K(9!bp!o6^1bQ
zgm>9?>v!}j<;Wy3G-fRCE#N5h3jTa02Pqo7w}4hhQcjQCPg^VY=cbDN?XZn9``%-0
zl?U%Jwy;vno!L9uF}#QMtqiy8iczoRA{i^p(jBH+;a=9#|C?Hc;a7J@^<mvjulRbc
zT)l>t=5&#5>6hptyZjBih?T*L9d=aiENDpB%^Wf=-BcEzQg6SeN6m~GV`k?1jNP@g
z$B-iu{T9z(wqoD;a1L9)y5Hgfke4@p?Uwd9X5dh`R{c^7d|)+#fy3yR)wzED@(X?Z
z%ZqiG^&+?^hl#8)D`hk-ao%2?E7)wG!pqD`3;+LGjw3xbUv^=RR+q*YIMnw0Vl3G4
z<(BFAk}JBHyBVxk@x_<;*tL`g*H&q<4tTSC0%!Zcb&ir7mKd+!Tu7yULBcLdV_hJ(
z=H@!>PuO^ZcZ;^jceLL@uiOIf(D}0QB@S2DX=mc!sHHsk8=T)?FW+jrjZa-WTF2vn
z;sIa#bv*7t{q2@{b3r+X_vQXA=<&usvjq)v!!H+R1jOL{CPyyLkxO#qb~!TH4w)?o
zFN8fHvbyZ^9k1JAP9}EUjvbxlU;_`xUuo@(5!@e5N(v_n`3j5rT4BAgMR=_6B;mJ(
z7YersZx;Ssc%SfD;fumIg&zp{mWAba6!HxV<%5KCgbRho3r`nbAlxGSneb7e;UL2v
z-7wK^xo|JxNZ|zGEFqVKWq!jg2A(GQLg7_H!zo7ky^^00z9P)S+f&*p5q1|=3HKG!
zVFvT@gL>i_LVg2H`5EEs!aPiW>e~tv!u~?iA(%c{c&2cp&~Rvxe!pbHm4*D8WPZ)a
z{R23xi1ZUcoG3J0Rmdb&P=BoOEa4_0cm*c?PT|AC=Y?+xKNc2ZqSIby;hw^g!imDe
zh5U+>`PT~16<#JBgVO-hrwHc?7YWx2FA-iV{IT#?!aobi$ECe?!V2La;Q_+w!g<1G
z;mN`c!YhTh3hx&_E94hZEbk*>0lrtF+*#NlTq(R+c(>5F&_Vt_INfnSe&$3RFLY~W
z%#^%PxLDXCTq9g3{I>9N;ZKFXBw{RoC47X4@C*^<Zj)@*%s~AAr2jyAvt|b3pGqIa
z_e0#@teF99OBr^`r8jG4K;KLH0n!f<jujp#oJvIf4k6-{UoU-=uvxfLcp?$`&X9bL
z@FJn{?ThlSq71v=BO?D#l>Rf}1Hy-ePZ5#dt-Y~L`qzc;3jZYhgoykB*rxrqM3igR
z<N$V)Tp@I8bo8f;{YFU7ufDk7IN=20Od|5lCL%ORzgW0Zc&zXgBJ!UuJYV_?h2Irk
zF1(S5{5KO3?v?(2;p4(5g)b11|98SSrGH2GSK;4<A$+IE`~^hlIuX&%uEO5JJ%xjb
z$Uj^-TKa0?WZ^X7Tq5$<5n=xr=~oC(5S}bNn~4117H*XOQsLFY?+I@uBL7c_u>X+s
zj|ra@J}-QYi2Q#LzAya;!cT<(94qGdAtHZUBJB5&zL&5{I7qk;5&5bmj~7l89wMwI
z!frj0{UZGe;R(W%g=Z6y??TBNg_jGj7Ji?Iz>W5CIWmY{4f1Y``ZA&UMGJCI$$f+k
z!lQ&_(Qv;NLjKxB`DEdl!gGZe3pWX`6kaR5NqDR9XTp1h4+|d`{zhmxKPdNg$!`k(
zB>b!J6CrOTS<i@&-{es)6_yEm2zv>ugoA|p2=^C`7fuq=c@XW+7S0nk2$u?5glmQC
zg#1RG`~OJDuURPHEhPJn@<YNWh0h9K622mQOZc9U-}7^Sw{}d3_gRpm!nVQ=LUX@|
z^n~Qyh35Vb`XQ1>2;JH<<0MZJP8ZG*)(E!<&HW(k-5~jgLbuk;os!*JGg~EZ6TU9|
zK=_gHi>^5{iT8)7$5i1wVS{kBaINq>p>bV^{m75y{`BEUB+r3(m+(FzNut!#*%<LT
zp}9YW{HEj&gdYh*ystz$39v+RV2Ncya~})2r{n>`A;QtZYT*K5qj0IPMMx$V?Vlhd
z$BweO9|oQ;`9k4k!YhQ22!AbnR`|T|72zAg_k`yD8TS7!`BPy&bS%G6*j9+on~lC)
zm=MyjEc5ph4iSzJjunz`%zOt6X9y1$x;14;`d~hCI*H#EUM{>&c%$%E;T^)C3x6qm
zMEGkV*?qKY?(c!GN;Vv9#NU<tCn2fV%>St{#QS!{qrwtlsgOh+rgs<aE~G<T>gimQ
z$X}F+`w97ZG-Xm+h_i%bwNR!PLL&Jr#8ZT%v{2qGBz=YQkA!5fP<}{A-U{WHg`}=f
z{+p0A70SgzGF2$|6q27pd2b;pDwL-QNk^gFBqSq+@`*z7P$-+V0D+{UP`*(}+6m?R
zgk+vjeqKnv3FSWuNjae$5t3d)xx0`I6Usw{<dsmKC?vInvUv^yl14)LSRt7tl+PEE
zKSKFxAt@x3e<n0*3POHHvUxs&{I+EBM3|q8R1irOA(jbA3!ywrxS#L<;Y8sS;i1CA
zg=CU&|FyzXgr^J76K)V*BK)rKD&cj)yM*@$e<dVmj^&V}LNshx;HQ!UxVNRAG&tgJ
z!cM}jLi4<b^nE0c6HXA4zsCI!6V?gqg`~YO{WRgZ!u7&Sgx?ijE&QJFX5no@GG}P-
zDdF?NmxXT#&2u60y)W53A42|z<j;iU+|ZtR9t8H5yr<AS2SPtWvROkBa#FH;9-Jwe
zv>n=8E~GC*$|noW^B?5%CDWfF(=QWVC%jRJ!yf!XaUzh98}s9GU=T?LbMI?QrO&;;
z?IV3(;Q-+fp?S{-`=ca}7fupR70wja3Ks|)g^Pr%g=>ZDgr^G67hWjbD7;j7o$y9s
z?)~yT(%&b1Q240uIpK@KZNk@u?+ZT=ekA-v=<b_Cx^IjMi-aY@-23Qq=@Y`9!al;j
z!U4h|LVhL2@ip%;fuki?3v=(cr%FFlSSws0Y!ogM@=G(?UoPZVW|VX9!%vm|4B<J#
z^Mw}*HwrHmZV_H3yiRzd@DAZ!!h3}G2_F<bD%>i3TKJssMd3E#>%upM?+D))ejxlv
z_=(WdeRA$|K#}xi!rbS8p3?Ub_7x5g<~|pUl76(XTF8|y*#DD+T)c$xOku5XK@OI3
zeu5WR=H_Wt%bLZ@>*ir?x8=<i8(j=P*f000j2nTfc`fimK}FS$ek|Cvo*TN<Y?vZu
z+Z}(S2zUfB+Yq4xm#;4rjPsn$jrlmQ-4;@03eczaI4A$2cNNUy(k3E~%e6Nef!mt{
z?0eh}h+~SFYXIxTFJ#?5h<b0Ac;2~~FK%;bJSV$2(^iB2cQ>vxZgXjkQ25K;wzucq
zgX<;BWqE7|k?XIyeGv7Ab@#jkBidZrD#(6&TdM8#jP_tQZSOq9-9CtVhr%AY>27mr
zXF=h&cN6T<2<;WwsHxu;#N9rKdJpsf1<(zSFOAolEPLZ^`)H5D;@W$o_Q5dNtq-o-
zIrdoIj}eG2-(^*nNN9JmX-vOQ`JBGAf9vbC-GdDN`rU#0VTet8`75HU-xG*qjxGb3
zZ7S?>PP&a{awGb>)mw{v1EA~(y|YLAEYr<-M7<l)AWVhy=IphF#-Hy&)bEvauFM$p
zA3S2<Ap13z`Mc9~+6L}DaG1%t^L5&;+S3%6UZ<@S&W!Khb{N)ao01%db=p$VQ*Jsr
zd3JJr(z_t=9k2g>Tf-RJQg3i$pT<t*8<U@X_|MN0wT+EqOsuxHrSZD7eoO6}(r>H%
zQDdK`bpE==CgrdDOXGEE{g%2nr4Q`Ctu8UNWLRQ|*Z-j>0-FyHbO~&z-dw%DI@r_O
zTt0fp);Y<pjWd#al$SNK1_vd}YAMZ<6c{zD*6Z5?xsEWoHcG$I<a$ohbG3oKyCKh|
z$kU^|tVx#YD9w^It1f$OG_$6->9SCO^SX$iTOa8gG#ADCXXct2h?-X_dEwERZdmiI
z1|yDj&ba1s(7dENxYI1`lNXANW=b?{-n>O47eSd>=d2uQ!4OVf!2zX{m^~Wes{X+%
z@F!H!iEl~6p)L5E&letnAeYk$_bna=O|Uz53pbm1<a+4y>jUxSNQj2Q*96~1q~KEK
zzOLwQ#_3!j{Jr+ndxe;|-lqs{m>)mYN5fYZ@C|3|uP7yab!0KrSf3<z2#dHr{D={;
zlo{U&g>MLQ*Wj<v((n(v@FZ0n3WvsFcPwRAg*|p-Ja{x>k&dPlN}faBvPl2vFImO`
zOc>anag@QO%p!wSVkou^B}4|bu@#8M_%m>1P^lG*VtiW?8Pvs!C2ea~dy&Cy%&X7J
zQgqZ2Fj+Vae}0Q#+J+ND91ZUo8IC2AP&QwKM)odn?Hf#cBPE7nB`j?piP6|XoXaAk
zBo@V9gQ3X25=&waP~1;qY3x3l+FxQ>Y$Dq+T4H&O&h8^)BqqFe-BD6B5SbXgi?#Y5
z%RQ)&arQcT)Qe0ipvZ-9Vn@*Q6w@#+Wfq&v?9(Kln&%bni&pVPsA)2mGJ6MAJ3kOP
zB3g!s?e8PoF;453vt~8<whKbBn`x}BpqojJ##ph)yl(6)vy@plM8k#rd7VKeghO0q
z3QL*Igt2I3MU<~aV_dH<va+ptMT&xo*o;-KAPf&@T?t<#Hb!oXz5wJ>W|7<5X$LN4
z7WuK832kdud67FLMPo_Y{z(DX0K!scvFRu;a;L=Nwl(t_yvR@6ngzovOJa*S%6Dns
zvRFUv`%BYHd6ng{KT^EE>#-OTEM*q^IZgel>(xf=8H=&AAC5h2#6B^;?}|K9@P-ll
zwuMI_FY>qwvP+poeys-BrOYB*Rqm)*hy^{>_HDE8=onX|i#*--A4arGnMHmhQ`NDf
znE83_J1KTD#TN>%G3}ii!xhtuyxi_%bQ;#!irvgQzgjd9?aZs36*~^<$m_*Cg0YlY
z?8i)fLz8U*e$wDrbJq^$4`)jU{$A06dW;K~*4d3o9pA*CKA}i$UX;BP-<^GdrOfPH
z@!}+uM6i_E5qz0d8Hx{JL0HPn%F*~%o8HaJMe$2nFDzwd_b-W8vK3g$j4K>*DKoAH
z6v0wvHhn<+8p>G8%s8y591`ct?g*ALv*{z^KVUkRGBZEMSB{Eb$aE}aW=|!f<9}uO
zSjx=iua3`Sk7Fq_n?63y1==H6%IrQ<{-pQ_?vJI+Z2qb7W4S+;GBZEsU@5af%#Wqa
zj3bT8S#cg$5iDiKL&+><)=UMKGUG8~mNLs@iCD_)S(IRwG8;;hSjwynT^8h0W}T_P
zQf9B39PfnD|2!1zAf>RoZ;*`0$|2Jv3|Kg{4jD=Vw?M-Q>dQ)%8_yd|Cho^+o5_Uz
zw?bjg{+xy8V8-c#$7LJTPiM?X9h;4%%o@?Uvd1w8iXxSP=wZkaH|K6FWkvxfllUxl
zK<|KhFchD|U9pszW&}!P!^0t(FXO#bab*8M^a`5#BeP;DGYT{{ijxgXnOQkM-ar{k
zneB(YaL9XwjNF3Es&=QXk#%{IzeQo{7G}j#X1tow)OgBR%FK>qD1JI?iKWb#nM;}V
zN8=+{%8Zu@E@ifjV}hm3>^vABKb2L(Qf3Xt-qiRw=EqWIT(=0vTm0Kh$5LkYfNPBN
zC3pl&nOS*Ryd%@Gl$n)R$N7>zf~Cyz&6r~;GkPY7U@5bXMuDZwT9^Y%nXv}J$}Iu2
zW?TeInbCw<%8WnkMX;2aRbVMIdS!@UDKo3UQfBO*2$nLl3M^$dnF=grW))b<Y&h$M
zrOa$8c%@J{4pvz!)2E%R%t{$KV&&dW=2B*nOY$PqpoqW7CSWNu3heXO*#azOW}MGd
zuJ#IfR;OT0b@d84I6ROfcYZ%|LSB$(f-XGkM6i?@2e(T*_9d1wW2v_MYurv{UjACt
zHxLd{RUY7Jz|3w;uv-uhhj^fu2YB$gV}al6ghLPGZz1R4pAj(?z>;I_Sz|0^#xoz5
zGUG2f5iDiKM@h4kSw8f*ALIIq-PS>AmomeWdHHmZ)BP%_PBhDxd5P0mt;7@D!Rz`o
z60lBPWjEvs1R|Z$pn^*RZA&2THXDD!A^W!h@g9NCU_LOOBuQ4Ce<4>4;ok`zjzN~W
zh>k$0=uF*2qdOcK$z!bG=Uah;IvkCByxP1>-G^+zq;`B7<>ARoW#tMa1g03>1&~ic
zFe{fG+@5uz!-`L!LY}sPUd8R(1dF?1LCm&+=>hY5QBN#8v>%k1idx`EOBjWeg5xUe
z7DLK+iy=j_7ek6>FNTB<OUzP9vQ+36Lu%s|Ln_K%3@PT%&oz#U?P5r~*|nH<t%)=`
z|KbC1%T<BJhQ92INSp!YNqA?g5OJa+4=)^UbF1Sxgx*ChGGk9_y{Ux0CVB{A5JJ#f
z5lS&qZG~uxk%?9)N-@F%0oh7YjLfq_X^Ij16tkkttP*pqO({<?a)uQWDMt8SBj6o!
z1>iapJ)A&ZbI?0Blw#y@D@0R_yl91@6eEAOLP?4dzB0f*r71>=tx)Ep!K>xWn2D<O
z)7bh^2tjXUD8<N3D@0R_EV4pTijlLdP?BQgQUt7<!0KORqH_ojBLuzULMcYxvqCh*
zh^^OgMZS8atK+X$juLySre>ud4p4!&22P>MS9ldEH(qVhs>;l``IMRQ^C>gq=u>9K
z)2Gagt52C3U!O8F&OW6b?~U12r^r4mMAiQim};7nnG3Tsb775tF0Ap-g*E=Uu*N?Z
z*7)bb8vk5CiDu)lW8niri9LJ_+CypmRGZ2C4ItUh9Q@^3|5S?JVT5lX1ie*(6eFxX
z^o09NbSB{e1gz>6NHOx3)e|@;!Z=p2RF0b-Tq+0J9c=-QHeQCIkZFW!6P-mk&}s>D
zt(H(@wFDlM0dE$8?>k|EVCV2G_BD?q9E}9dRICGrnAytlH_yaER)N3n(&!X^`Ep#k
zg5Ch^@+H{r^GD8I*1U9KbKT+ueI2(X`m7!?Y>&AMm#j!EU%GTrO9H<OB<dH>t6#97
ze!<)ki9rJfj_7yHkbaBnj#}D07l}S@IH+oiRxGHWySQ$CW7Cp)?>}L?WlhUhw7aNj
z-dr%obLu{#YEad{xoW{zETPq2k-P8D<+V2q9%Om#+Y#9@xHWL^3*sA??ig<nnvS-y
zn&oSj)wkF<axAECKpYdt(3-4T)OFk!@kbs>`It)KG?D#L+*THVP96;QFiiF%$Yif<
z0F(WQ1gY$mX(~GiwMUS39_~>Qj`oFA5$*x09r@}#Y;>a0nmj$i(SDhPFP$fmwv)&%
ztIcE)pz{N$XF;$j(Llm>mnz5CE*u3aGFiaAOr^v518f~<LDk<yTcJ^ZPVOvv^G@=S
zd5ni*5R3gztqq^d5lb^1zKqxQ8uRO%&yRMFTk=)&NdkrQaZHN3<@Mg!k#i4esc&wX
zJAYB#;=1Mm1Lrm@Z9aPN+_95qOqfwK)Z*Og8B^y@ZC-j*{ru%Ea}OLl*0LN8)iKLu
z{ee>sNsJvhJYkLrbHooEG;naDPjmgE`ns0-JrZ+p{PY{qZyu<z^BWV*^(&iNnwBm}
z3>r3k!0@jFHF(jy2GhmP&A87~wsU#Ddg-$IB|0W&EM3t&zaHy-z_ES(>dAG>8<Q)R
z%wLWswe;r^lk4Wn9;Wd9jxks@Uqg`Q?wbBIe{i&VSyV&gk6Z5OYv8865e1XK2;%3`
zB{lV{o0iuYeqzo1rAv=)s!vlJ)7EMXlh8*b<S7B!<j38*ut%%22#fNaUIXG{OFan9
zm^P;3Zt}1pi|UuSc8DVhN9HZCyaJ7|UfHep`39bONQ-vP#t&#($adB&tXsUe&bX*Y
z46Nz;I(jRwZ&|TuIbLz^pc_%Z^2J`(<g1Zqd)QyP0(Mb*RL)M-?2No#IT!M+(Km5m
zphpLws-Sz;EvlKf0{vXqf`MIJZv|UDRASZqMz3bl!DA1qnd!+Jy&TUw>gKBECLCv$
zmt9}ioJ|lWGaI%!q$Cg5*pi`WS<r+5YC<zCYZSeQ^?7R=aB^PM)Ph*nQUdAbSz_vv
z`c+;{V+~xoFIno@2AZB`F_s%%(_-4xv~(VaDmh`&I5WCDC2)vpTC!AG&f^!)^9^~1
zWA2Eu8DcdmwXA-AQ$thz0(TfSEooQ^>zZ`SmbNslM!9vXS1mv_ES*-~>M@a5aB|qr
z^v$LE`lB(67cX1UTwk+nISzsbm|>l5Yi$RZ{^a~#j7fx%=64I2cbL3K*DR`I_tjwS
z;}sZ|G*h>30o|1!GHL0Og_x4{%W)p9r_D@tSK>5@BO9rUmd?Yh@K?e$sj0pmMprCZ
z(Sk;k|Br!U+gPDhhLvv_$2NaW+T@bOb&Jr0Ud^ImL+Z>F^DjMsX;{;M6AM~mhRxdd
z%$%@?80|N;EMUvbKxAg>{6$M!P^IP}BRn7BKbz#dY^bWZm{s&}f*+aa!*lseb0dc<
zLShVV=Emt}E`dwI{Q8!brOhpg5&g36>-PAvr+)K$`;NH6yl4HUa)sS}H!+z0qQh#p
z=K|v`n{Nvm?{gVN(Eh}gRs@arx3mcR`~^L;1wDM2;oE}dSNV)0h+qD@WkmBWz+RB~
z7{xx{Ay?R5$G{b?si~{4o7Ys+fCFuZr)u-cq7YRZ2D?N)2N9<T`2<9{LC9wx$|nea
zAiPWXwD48oM?$^~<bJ$E<+qMS#29`q6Y@I@%AJV#UZocinfSCu{b1op;TYj~;bh?)
z;XGlJkPm9KvsQSP@Y}-6h1UvyB>cJX8R09!2--t?hLa5JE!l8rAdi<kU3jGMXyF;c
z?+C9EJ}>-(@NYt{O~vv`g_XiVLc>Wx`c%n=djff><l}|s2rm`hD11!#g77Wj--S^;
zpRoMl!fK&$7X>{%>M(ta(D)mM{Fr3ET4(y(!jFXoc&ee^a65qf@s;v?;YmWn!GJy`
znLnE`-_L}P3JrGxdc&0f_QC@a^9>b_6Y?tn>g$Cogr^BF5?(F5O?bcX8Q~kkzY4>c
z;I!L8*h^@*2GAcU*>DRWH%TtSi+t|aNw~XkxbQ&X0%5c8WZ?$k&xDT&UlP76{8Sjj
zG05_|3i}E76;2i&AzUInQE0x!$NuJ9eBdq8|5Et0@D1TWoIY9J7@_$#9`c!zuN9ha
z*r6vMk@?#TI}5uD2MPJsocZ<>Rtpaj9xhxX%>7pVOzKg#;VQ$<Cdroxuhf1&kbH~q
z$I|~o@&iJ{Wrm$+C7W;8VgGl^|CaRc2@QuC=>eScSPyReHWbs@pgB)ME|FX&H1Ct3
z?<u*DkmqaeUn^WFJX+W+Tq!(Jc#7~G;rYT#gx?ijBfMT{&XXwb$CB?6-Y0xa_=NCz
z;mg7|g#RaeU-*HLpXIPUe1AwZYe4|{dW~{i*hSb=*hgqSCqTZTlKCqW_cP~XV7=rf
zVY6_h@I>J$!gGY@3oj9VS9q21I$<u?@h<7_5ju|JW0Luc7whM^ie^m;$nB-C5cU=h
z7t*s8_nRa%*8#|NlIw+LtqSP*Spf5&E&R4{i|{JpZNi@j9~M3?d`b9<@J~X1wm|!z
z2yp{s<N{$#*iqP7SSh6cFz(OKF^K#&hiKNq0FIH&UjwP1E1WM}C|oL}Q!(b_FNH)p
zr6QWOGk{k}zCmcNU(nw!`A*@z!uy4f3!fDJR``<8aUA)X1<T{llEhMB7h!i{Z{eQ8
zfkOHk<$j}t<_kT@2TDFjI9+(C@Cad@&~YFaNp>8_Rg!Tz^73$vaOWF{rd%W&++X8a
zO1T)<ZR!7g{>E_w>+SkJ9o=d+oEFTsJO1KQ%EQQPLxc`oz5!4$&T-_%e0*MT8^@6w
z@2h#a8I8bgd3XC!aYw|Nhk@lyNAT@#d}>E<t#X@7<MV>w-s`ZJ!2F~=*2UR75^=W=
zqTXS+z<uUZxahK+e1~GLealtem$nFTf4QMvp0^J9ST6OhTwdp#ZA85n+o67pXme@&
z!oY9u)IIF6KznSqv$p|pw-2J;C$Pt3#%(U`JShD3F7(;MZ9>}KRfxNNXrl;^hgZA7
z_N8q>+;8tH*yA{{e!C&K`rU*$?QuSEyBQgdagzcv(-?j#bonZ}w*DRagUSam+eYLY
z<pdzh<#r!}zkWCR+KVQo>&NFQG;bNeY)``;=cL<QUl4K1$!vHi=6CFIX!z{Na!U|c
zrmwra0hoVdp>vzF$9??y?n3?EaG8KEAHHKBytnx--Tv9>ckDw4j2K|D?)*D;Z@4Ki
z=R0=mZJgh+pM6vGg3ZzV^CRoS8wxJ)o_KBB*~yT%0e-qG8)qjsCSQurNiJ-h(Acf<
z%;d-MhvI*Uhc<ZY2YI8Ddw9VM@-E`H;ojzn$;l-nyuZgOO-)WHS=`y%9Il<1%)4Z?
z`Tjk$d89YFWPlgEggIs~N7)gzSEft&L*qk@mwiqN6O-QN+!9WMeQ)z<ltG)VmGDw+
zWmCEhO%s~BHD%f`I>}aK+R$1F;W~c_BfSvnkkf{`D^bEr@r}tj$v-qb)O4Az1Z#hE
z()AMi$lILVOQ+?OFu5eO*_Du}n325D^wdjrfz62_fqeoOyjJ~cwYQhIb-*9;Hx+EY
zFgYi1Y4yBh{)Wh=3zLjRHiS)VeliR{>(Nb}N1vbco=9!W-`utF$i}zg>ywd92PNZ;
zGaLUNKRfxS_*uzU;@<i_@qN^6Gfv}626=(=XCxEeD`qSM8z+>E=^WlT(hJniNe=L)
znOu8%Q%Vj(9?$grgp!qIfgTeMI48NSdQ39BF<I;F(Xcgtb7a$Z8^6=|fAKSuEbHaQ
zryDcn9h7t>PGE`aeI;%Vqs-ZzPpTd1eO`$y>4Dn79s^BD-I|VQqV>a?N}Jw}zY@PB
z`H%SK<QX8<R^Y5;Ykg3OcL8no@g|s7V1}BK0(GsGWO*3Ov9c^#*Cxvk{0crlnZqg+
zcnw%oii^+bMv?soTnF>)9*E9H4)}L3#wi3`hc_VwXCrUk<g#gmP?+x|f(x1J;7$vS
zDsn4Tuiyldx3J8-Qi_Jnn~-RPH|iM<1W%2@516@c`*Dolh7$|;5VII>Le}7j_U4f+
z8sZy~;D`7FZp6b##s{tVo6m2y1Hra9WrG{R3I!ivVzY@yo`z|1BhG=&a3i|HenAPW
zfE)21lm-0G7u*Qy?bopV5NpHy;zn>4m)KMI18&4=P~(Hg7*{3%H{u^g1UKUQG<ZXh
zy9OhS|FFy5NFz6bU*CZn@htY(jqxDAtOYk>0n$rez#noW{(^+qg~$SK1mh?}+z4A@
zD0T*_32uZHqcPt8f*WDQq8OiQz>Tn?<3{}57$P^~T*L}b!k+@<Gi^iJ--8KqBQAq3
zb_@-q-Mm|>#K;0yI2W7&H^LRpcVFN}xWb=fgZ7nJ5}U-TrQN*8uH?S^E43`Pj{BzF
zyvOd~zGIXMZUisQh8yt?YxP(dsRtD@&R(a-Z*U_h2FZ>12a~6mhC$AYO~NDqH-Zff
zR-THFn-?R-2P@NLa3k_zz;GkRqgdPDN48^}*7;-yZiH=BDE2sN0&c_<lNyb&V&F!w
zv&4;{;ld-4%%Bp&p#>1YjW`umBR66LL`zs$*_Lq@#AP|ajZi@t9^O-w42C&!Bidk3
zaU-;YxDm=PZiJPhG2VCjxDn@~jP1D*X2BY8BPK9&+Rc0HDT==|y+m$A3&s1pUXSXL
z8$r4exDn47v1e=<YyEKSV<Yy7l{58`f({X8PIDt{L1}J;Z9tkEVe339Mz81KMszXz
zj*gX4e7fykMoe=ftf}hQCJy@ZI`SsP4&^AlQ1~qBnpZhB)|aU-x7!n)Ms9>53A|cV
zhjAx2;wZN0^<o~u<VIAppf@zx$c<oyxN8UVhqI*v*JSEIJ;r4yl6GTK$5-&jawFI~
z@%gmtbMsDi47m~KnkIzeJod?ruyQoMk_E%fyOoRV=i5Fv??<vx;6^-vyEAelxBv^e
z5v)gE<$yR}rji@M51RA9ji_XKJ~!`tSSL5)J(E5v{(Urp+z5Lr86D?KadIQ9z3TXn
zD1#ee)5qH{`N56&!0bOMzK*@>bMrop<%1hx7OVm{!f;N&jkw(8pB3kEMQ#KSCBu#Q
zCkp^Kg2#yAM!Z1<xDokyooBcaSI{K55#!NiL2@H{&<3~>?Mx2Cjo_hR2kF=75Z@pf
zk&VG1twmeIp_`DQH1H}koS?p}RJrkd!DQlooVJ-v*q<xh8ZHE9p*fhvjo8P@sNHBb
z0^Ep=XlB{jsGQ+OoQ@oEbM6K=f&z~5_+xAhxDhOjY#F}3AvZ!Z0wuEH;SkN2eTpU+
zZp4!`We5e}Mo^$BeoIeogq8E-C!*l(xDl@+v#M>m5&VQc-VF^VH-c9)n!295o|4zj
zj$<g!mt*8cFf+Lk3s`G#BY2r0H)1G@_PKdKoc4Tf-uHrCaw9G<Rh?!0r;{6D54gto
zk69kL5msIn$Fqy!Mp$`uoIh5O8!-&!^Nb$nnULIwq)~ty(M$_|H}Cju*CRKACJZ;?
zk8A_D5mo_i#3m}hjj#%EBTir|z>Tm9a3k(u4sau^0^EpSGl$>Jd*KS0XRS=1f*V1Z
zl`=B85tI*gvg1aa1Vx-bM3Eaofqi}g`wZNO^+pCaf+s}^#uT^_92_1<k}Wsl0Vulg
ztV3=D2e%7fK#?24Qf>Lqx}Cs{s7EQ_Mo?8A;Az0jZcH#zjlv-w=;Z+(eC}8%LOdM$
z7^#JvgB1`>1;Ak-S(V%fp83Fy*qa4|8!^C$d7+S51~?ijM3LRrLz&@591APm`9|%;
z#4@zfOCWfG#DSbnUf1tJMQ+3t<N`P1O5`hmQ}+vyXE*-55aGMlf(rx2VRJY{RXB7p
z{`LrvCFR__kEUg8fr?)u1{d%A$zcu@dm~glMBQ+sI|l8Tj8G9}%}2Do4*C9uBA!I3
zcn}G2@t(py<SiYBQ278$*~jS4L-bgLo^@Vel&RfbFtQs$&w0?aW97)Tc!3&t;~CX~
zn)}fu-$UrR0Gcvt)}wD%Ai(f0b_Fh^Y2VcFeN2zbaWOlLD`fsgRhIT|tsI?11(DcU
zOcIG*{QG-eIelEyZdbTiPCMh?zlbZfb_)f9#rw6P*KX^3nfbc+LB4XlU`m(>9*%lc
z1@<p;EQ;NW=<NAF&91;JI~*U!_at(52fgF@Xydjlcg}g3yf}LNI_B$5tv8jxfKR|f
zDMrq)Ley{|BorCpEt^u3Vnjlz5y&=#fwB}M63UHmyG=<LkF&q$5#-H$5AbIMII0~_
zWPl^u@%i8eFunj4wlcgmBc73qjLaWMY<fwG@r+z*<U!~Vo1XPyeJ~gb`2!je@XILK
z^~yBYD{Z{>lk!os^5q~iIAx4VD5yu3U8fnf@>XWLFDrMZBeQa6x-=_yrgO7$XSz8n
zcc#O$a@($d60K{4uk2Yr)V?C+8-z)|L70>?2#~V|0dm$LK+YNj$XSB`IcpHY;Q+oa
z4xly;aS`(Ae1kCE^*08gI%^ObF;Hk@wQmrp;$+QI+d+6RS6!5%DvF}Aa+jp2+A~*O
zYJ3QDQfKA1gK$o+x;#Y{XT8borb8=(P@O#p)f|Ljc4k*|5E$3YhinJonsj<mit#to
za!HDDzNNs-NB+_j<2n)`XAJ^cZ<i_o!2~bY%^3s-<5Z*1{X^~#MvKG}4hVK3aADb?
zxBk`>88KHzZw7&fxY2WdeT)D%orJ?tJMcRQwFp7@XG}4|A3dQb@GuU;#W4scjI!>2
z!U=8p0`^MFreX)9R(Y7=M9u_QCERS)Q6kS-P!rl?cjN{S(4MfM<`DBH4eBzYJzLG<
zxO75&(5mtIjBrrEL?Q4e-mp1yMHywakwV~)v^J%L(F7Xfb7Bh(&&n>KNET~CfW51>
zgfeY8%-5EpOj{1~wWT!Emcx8)DbKX!FxM7avk+TTjeweEx2A}#x!tB@x2BY>;n1L+
zsHoW>1$_ZMm6m<2InFmShh|!HoNr_f&9vq?-^d)AY0YuIkvY`01|u`cH!_F$+Je)M
zZ)6VhwS_0HOj~BUw%`UX<O}=}#L51)_(o>7uPwfjneA(fZ)9fs+Tt6T*{&@Z8Pv>-
z44Z+gWp-=K$k=%{GrKjukvYt@#(c_R1hhljXbg{k^UKHJ-Zbb9M8UhLQU3y+>+4C4
zvh<5%1`n(<K0p8K+$iVdGfo$uYXZx|g}Z|nwFb1PvCh9I$V5lCZ{NN&+yz{t{S)CX
z^a~jtnqa(_`J0ZXBl|B8?^(qRv5Dd8M0g-__6Wzi!<6;mx&N%(^jHFk6)30uS1ZTZ
zQ6UXqwGi7p{%zgVzpEVeBs$IXXKa=_EvGRyu_0Vt#U3?@mEksUl3E3J*b!B;X3Zi$
zZ1-7?A676?{IJ33)()m$hgM<y?6{5M=t17UisQNGEDo0~f1t1Y{nO*NKZd`TNx^=|
zjw*m#RuDX9VmKBo;_w;In8%QimMIW<IbqV%#>@)N6I*ISR;g%`oh@p(DH82925gZ9
z!R2WB&dNgpD3xWPiDqw2O*C{l^#dE&e_4gmw=BoGl_994m(9Eg?qSl*5X-U3p*CeP
zUJRkZ&(BFyU<}j6@wgoAsU}TEvNRD=nGF9;bfYXH)0gDLk=SI2M~;zVcu<azCAQNy
zo*|cEvWNqf;pQ;O5YznJ6%l#FUt*TUB<A?ZGa^C#7u{uIHVhkLh)$>v-DVy$Y_Jpm
zHRqXW0+Hd)<gzL;y)q;zA0^2!fHG{J93Ehrc9y2fS$dgeX^F_=V}@bAu`9FrbJ-+9
zQ3f-#F-wSYJSRt6vh=?ks;FhjW%yjVoFyGXuHP*Eh|JS59{(PYp`c~>Z9EQ5&zovG
z$B5$3)rcx55?qG3mSHh|8CRF-vx+5W<?y4#r2<C`oH<bj)0DI{8>_}qBXKjK1{<c;
z(XG%69d~qz88?vvb7+j|I}<N`V)D^^mszK*sOiyPoM@Uhjhh}eh>WrH$x(ALbIfKj
z-7E*rQUm=wwZ$2t+Af!w|5+N`=knnAfU+YV+?e92Un`%PeBjD#nTIawzK%RNe9D*J
zN)YRdfcG8djZkYmIR9bhBf>3eg$S3<$^s@KkfV0EaEWlO@CU-XgnXIJ{4Wc+1PbMD
z!a>5(!e-$*A=g)D{wstX@kmRVKVK3@2`38A5N;IyKzNt%&%!*+MebiF>@CbkJ^!8D
zyCm)5HwM0!AeyhIfD0ur5*{l&N%(Eyg~Bbu8-;fYe=dAN_#5GC!aoYJ;)N-{t#G(7
zDLhnY{8XWSt0kW-JWse;c!%&;!e@nr=wG%oF61~-9xALB&JfNM@*^bXTPHMJ3&<(S
z-xqQmneS2Ii^5NZZ7_~ZH(UuIm%pVvLTES-ke5q7MR<vDtMGTiPlZJ|1<;P+A^;8d
z0LWiRsUI&qRd|8$X5l?T<NpZxUzYr?kl#1a&M>^VA&wIsBCHp#5S}KyNO-mIHsSrk
zXM}GE|0)b)qO+V_4&G4d#|aM+HV9V<&k$ZB9EBe`X>WqiEEEZOq2yIU<4*_rD<t0{
z{Dtsc;g{v$EsolH94|aqc$x5r!h3|q4-V?{s^q^2L-=*v^pCJk$dwGKH%pZQe<Jxe
z!pcIM?znejC3ERO?su?op0H84M7UgdobW8+rNY~VcM~y|hFb@8+`31V{u?6d^n%d%
z3q|>FOa7zK_=AD|Gs$K>Z0u+Jg+kw+-;6?z3ypsm=y#XAmvC?4zQTiq2Mdo7)(Mvi
zTZA}GWpQYVB=cIvb~+A?c@YY^r}TY<{0M;gYJ?5Kql7I&^Fb=|t&@DJ@Lb_~;U?i_
z!fS;$2yYeMA-q?3zwmM4lfvH$UlP6{{6FDeg?|^C^EK*O!1F4wgRqmZmv9f^P~qM}
zegMJ!_?rQdpGpyVT_vs;UL?Fuc%$&=LbHS}@|*KJ@OkOq75+&W;`tZpj+56#a(AKO
zU?ZJBhB4m+A=k8~%+KJ6=6V1;O7apRzYk&h3Bt34=Lt6nFB4ub<n^EX-6_0V_&4Fl
z!T`_n$QKsoa_;&`KTv4CXhweX1u1Zj^fkg};Y#6|LVl#la<&Ms5_0Wk>VGQC<;=Y%
z{U3yX6#hlXFE+V<kk=95Zo>9L$DON`++R3YxW90$kRQg-PK~fZc$API$uNC`@Dky7
zh1UqL7n<uJ^4});Zs9M44+;749PRSsZQ^snSA@<#;5(Av7yd)|nUJ6CaR2_o;X>no
z8}S1qCxugl(}m{4cf`2{JMGj9n}o}R%Y|!&>x8EZ`KciHzfibQm=azo{DF{58Z-Y-
zgg+BLD121N50IFT-$4_Dybc2+!eSwp)uo=R(Gt4}dkOat4iuW}Kk|)|JX$zj$nUIa
zXNK@F;XI+aPeA%&$>dWpzws*$Tql{|0aJgr@M7U6AwQ>Ly7LG4gyd(0FABE_-xR(h
z{EP5I;b+1i?=N6C*MDF~={pO12zv>ugoA|6ui(Ct`AH}3P7=-#n)@K==Sgl5^5Zb(
zzexC9;pM_ye}lJ5e~0kr!e0s>5&l}3>yPkN>3=UY_gN_aPm(_ok|@V|IX{JMBzF{c
z7WNSK5)Kd!5u&?4mm@n`=iO4~!^cnV`u=a>$Y!2czwsp5F6bXzVm<aJw;>kNf6<L*
z>w&+_hs%K3a`Q2b+wKS$qMha&fIPY7j&{b8hSRLs`r<Ec553Vwf}dLyunlo?Et!Xb
z<;_5FbwJcSf33m2pW9p-Ka}v>+t>%sqL`1g$3AfOc%SF?LDYK}bEq|r>@hj{-oXv!
zSXM}zv#}Vmzub~4&)bS)g5^^0%3X)J+Xqpve<#mNFrv++@qLKj-nOCms0TXQW3!#T
z3lMkvAnF|qd(7uHm&W%2etYlx?BRAiZSQKt-9EHY1A8mbe{OSWmqX#V$Hk4<Ev(;e
z2(ErNBhGy|AGkf;4L-HpWQ5E#2EOm{=d0`0I!E>)<pY@QIpiDV1R%@hc0Yo@eo@rV
z^&h_7OxN#O#4#<G0nAp~`(NY8jz+$Jg(JHR^Ld;z4rCj-wMFn94qh4R_j{9K|G0eM
z$POEx$ZTnj?9fDFfKl7O0|yKkHVjUl1`ZiGWQ5W0oFjYcU{h9_BU=W>@B6o9II<g(
zr`)tDdJ?=n!PnD<<F<zJc6LV6OYCuEVB{IV9!DOSJSUmgqw&bR-j~-jBv*|s_L5^y
zEL~Z8cb9JKlF4JnHYAsgolrWuw4iMEx)Am|BN@_O`PeIeyS*;U+3UCKqGqqC_A10)
zh1>1b?WCNtPAW2c6=|<x>{YzoUYF(U_1lw5hL#K|8SL$O?h}tD1Dm^mWBN*RbM>a`
zV5PUI{piEDf)(52kRxX&y`Duid5N}1_V><6&Q2zid5MA}7mhtAIc4m$q-}lix-rQ~
zW9yQWp;=J6xO73Mz&?}Kd3%l68Zs6_u#oSwkiVUU^R~0_=(@mOWm}__&mK7^8SQmM
zO=0C$#0o1mAK4cxdQDG`8M}OJ%h<-T3rZ)H&Ox8ob?#Eu_M{mnW&5kzj>9<xSAf%f
z6VFAnIh;ZBUTb*SSR{kbxd4Y*4xjS~ri8*vkmC59JgDHusxS<QhEKwD&x=O7qP!dq
zXAr7jqWy4W4-Q0T@HwY3ej5$~@HrRIOf=MomWSX^HivT}c1UwLS&85S_yZ0n;}P-@
zw&!q8MpYb#ljO*qb2xvCs`xmZ{KV4F;rxIG#o^?W-S!;L_Rv}mCs!N*hm)O?&Eb3k
zMt8{J<oiA!hjXnF(;QAd4S!J%C!ciE9L`&5Aj9G0%4qO!bsFjj22w1C!^wBvJ`QJh
z)+NK?yn^BmIh;RZK^YDwA3OhL4(Hw&%&)}Z<ilx(!)f|E!{Ou`;r|SW^V@9X&N!T7
zQ2dwYaE>)2RTO)eMcr9o#k7Ab%ZL1e98Ru+vtthDY!>w2;BfK*-N)g)oTHTCaGuQ6
z42Lts8S>xfa30Oh_yQbGy1=7<D|>vE#J@-R3vf7VS)Px>`8?&%;c#+cD?f+xeab!#
z=SAG#$KiaIz4|#E&L^1e<8bo0%HnYDLxX+}X9X3X%i-kWNMCafC%=W>0f*C^OMD#8
zN=`%{hjRwozatK38`#}3hcm@pTj6j{w1>P`$Os?L#liam9L^zZkdMQ8C&$3Y;p9um
zFT&x>XZ|n1;ru<z`-&XSzAV$v;rtC7<>zqnm1q`+lV5vhaX34&9{(l|=O?^${s%am
ze8KtO;c&js7GyY_#%Y<K!}$u*aX+>r4(E-i=!uE%qtm?vf)_|^K!1b7`8rfS4kt+>
z1!ws=oPWojWOb&nS2l-}E3XBH<YN!K9WZ|(R}@k^)bKU=Il%~o3a<SoUS}OL^5=|-
zaX1*k>m-Mh>p$FwQ1Lht0wdb-=NK9vhfrD0d?StSTaZ^Gki)r;;c&J=;vcC2hjSmp
z;iQMVTM@|N+{bV@&&r2`2?TOD_c0vKSvW5DLxAC398SC)_=a*gzw=-7kj2@Z?IFug
z*F>CCX*&vM1-0H(0t38V<)s+mVPQOEF(M&9#mM<KC7NPHLZK1(_=J6mj2j>c#YXt2
zO({t+Qpy9!JESv!Yu^RD*#w55w<a&eNUaq@DMlpZ8)1u0iKZBlP-uiFZAzB&DL*%p
zag@$&d(NiqhH0)F3gB6NjdefeRBh6#%1jUWlp)hO>>!^q(_=nmrssUhOb_~$nV$41
zGd=24+MeYnPQI#BY==;Ysyp{nlsN!xycI_Gm%y}&RAwmVWQO86|4_i&7l(lXuD|?4
zah!iBj`I&iwjVIl@7O)y3mgi+27)6MPA93*j>_SLkq8BF38qn@$h(&|X%$9=3O*eB
zl%W(A>#~*kDJrhXRz_1)+@7s0G%ng+%vM^DT<>Hni&Io^dizTEk4n1g92Jg0A*$|1
zg#$1OA>bWO7>@vFZ+R(3POw5K#mHG!$WJkHs}-UtMz&g^FvW;H7LLt27Em>Awohje
zo<>gk-6L)@@htu(M~b6kMyxZUcp;7&PA7bV5cHY@DMreW5qdV_a1)(Dn2QkfS^_CX
zF132X7KE_ZLXIY*tm;lUnlR1+aNP!Skn=Eki9FiCx+JVafI39vNeOBK#}n!(k!K{R
z2^=e^i-@JP?9D0%u)Fgx#fVdl`jA=x`x@#Haf4NF0kET?j=B!dCTAjv$>|`XrmqQk
zYywwO!ui+Ng#2|-onh6!CKR#>cU!fu3B_!}2UhKCLLQsIx}#+TH6fq4#i|KvLLv4y
z8}75RXqX(qbO>bXzTDUSb2D{c9$JU&w)^L1>b~69{c|&QUv9cTYHBl=U`OK6Of!x%
zBSE?&NQ{|g9A`#?-vvUQX~uEBkvIhPFdI+#If0h}1Yc{+NK8Ra_>A+l#*D<NR_$wz
z8Hqcs+SeL067O5JuL-`9nCokTZzSgWnvfoeau~`(u(dal^!=-qGWWBTPe-G6(JudG
zFM3~V+U3BZRr4_wz5hDxa)dn6iFO$-JhK(n<-uU>S=MEnU?=eQf(tE^ZKB9?ps|5u
zxjlz1SDj&1_8Ju)`c2xqGCx4acSlr>nwT)uM(|QWcVx5x3D);rn%l_Mfz+7hrlO^w
zI)dg0N?%ql8CqdgIA%HziI&M2>k8r`2#xu{TnZyBep$PQ$hc#pWGId@JXym!>;+$d
zWMOt^efR8PYTZ3ez>Jyp8ZM&z?m2SQE;8cR)?MGfLPk7h;7~BOz7!=9+^m7aNcZ~c
z)WoW){`mg|`~~V09CH$N9@^ZDl;bq#me1$?ksU%lqjfiD=!O{=ZPpFic24}9E42T4
zCS!Uy|E-+He}T!^I{9zlP@iwU{{f2Q&X|n5$cXSkSYJ=)mT(Lxr-aTkB2F?$gKI;O
zdX3k?v`0YW`t$4OlW!aD>~_ROJfL{MH;9XfH`u-{=$W_GY0dUN`qB?KCJz?6PUmGL
z=;1>;-xkdJ8jb0EC6w8=_t{tKbw@I~*E}hG4)@Sp8^Ar>;prtGHogiMk3T4obCVQK
z7V>GI`dVSVutj*R@FXF>y<`3hg<FI-3i%Yu^q&i#5bomQ*?!r@#k2jei;HLbVHX$A
z_QU@w7mqLR$RRjVXwI*Yn<O_2R|-!Qo+3O)$hUp8bBXY~!fS-r3x6d1vG5+@eZt3t
z=DZAh&q?Ml3bg;4@DD=1KBS&6bcvq|`3jzLp|DuEGyi&Z%IEy(Et0%UnCn09Lg_aO
zzbE9<?ku05^AUd`d`kEm;hVyDgj{2s`2%>BNo*%1m!9(O!o7qeh5HHli7E3<7tR+h
z6fO}q3y%|?C?qGJ`=2AcNO+0x3LzK5WWFB?xl}!6{^(ESXHUcrh5rze%TGN&Um<o7
zb`tI><Wl`i-(NUZI8!)F*d$ym<RaqS?_?pD+^6jP<6S5DM&Zwd&JUjX_7?e{mYyF{
zaQ`=jxm><aq~|Mh<}?0ZficPa+=cqiLdWUbUGe}SKelB)=lAYl$%hIL7tRwl2>I~@
z_d83tUU-r4G9kYdWj=ZnA%0(YtMCrty~6v2j|#U6Ul9II$WJwBk4tV7<H9b&3Sn<y
zm2i-d-<fj1eTDpfgz^O8RN+kFTw$$nq3~#7i*S|j1mVfTvxMgfFA`oNyj*y-kRP6~
zK2Hjt7rrcfL->EfKM4(YAMsBllMq8YQDKp=y)Z89F02&pDXbD2zq_zAQt}w#IN@aB
zG@<d!i~MsX^RpS&<2+$5m+x}vuNHn^c(d>h;a$S}gbxbo@`3iB64I9g<=+W^FMLb*
zC*fa(p9%wbG&21qH2#EPr&My8u)DBQXuOjkUw_H`D2R6E3XQ*E$c>Vh3R{H72~QM$
zOL&%WgYaTuE*J27(tlr=%LTkg`ul{rT)^K*|AH`=3yALd&vW&b*RNh)wZlifT|7OE
z0XJN#&9*!KMiFo+FxwEJ1DCHa6pV8WxiKH#ZMY4mRI`y+=TjRW>8<ha4njUZ?}|?5
z$-nCWJ;3~m%X)FW1;4#>@%-Bw|88+kzH>k>`y1w=+nf#F8~V##y(g~s$j5S79@{}&
zi{SP_)H^xuc?m|exwO@g{q`CMS^gO9@ePQx$7g%D52D@`uvfx}HkWobWWT-DK6`wF
z;_O|HxZ8&&Zh^hC-5~hVcrWX>cLwaSeXJkfz&Lx~N1XNsAaL6kKS{U7zq<oz{(KKt
zw9db~U-@W@+vv*H`FHms&0oLseeG?BG*`bT5yu=|1~A)N*yEgZo9hcAZr9S=b;y^1
zvLiI)($OCKon^vadV8>^{V>!ioIUR2&$k8jd(~wEx_sc@?L9P+*>=vq8$1v+JZwAX
z--YZ!ndaYh0*l$tzdQY=5PVeTogZ8u*bs(~%I|H<$71rOaIieMaaH3b$-NrK!&Bwa
zjboCVjAy@T$y1Ue%IOs{P(DkVMD2JJ8<RXKon|$)wLfb75LRw5R^I+xD_eGGWn1mw
zrd3U-OOvTf)92QuZijWL`%%+}uyTX3^7iLi*|I|`-sWv}fqlFS62lTh6GP}P@~A)L
zZ3?ITMdob?%3ow~LqPr_0~Z8)hBlXvZr+-=IWX#Q`1?FR8Qe6mJl=RnqwP!fTp#tS
zt$*N>XzdvF=D_kuxl2{wUoyVd>pKzlf}2u}7dLKg99X^%xnFAJ$h2ndjL)_9U~Qmp
zC9HL8n%flIJfOU5Q%%zzrapVaZbCJ){zg%=y1mN>7~LM_`Q<LvY66#xuZv`Pbi5}y
zqK!MQLV=E$^hJAN^7Dmc?gl>K4{-vAJHo+)yznF(a^L{|f>J2VXM*4u#t-f^3;Tli
zXO`HAhR?xa2HxK!9K9Ld-x_2I@;MXyzDdj;4edb-bioaN-zKQSp)L5E-xD?i!ME`j
zJ{reC6Z|_9n@v1Y1U>nE%b_zq8s9~vfDdBe_whTcf@QD>ejoMLOBbKU+c3X;G;$@J
zSUze8ejl$kd2qA$JjLt7j~Ed?8vjazHw3wB@L<M&*yTLLi{Ybj9Ck;iaNU>P7!Tfr
z82Ekcgc3gC(?=s$!HNA6M#1khE8?VmG};nFu?J91@cXP7jgeppAB|Qlimm3ZgSuGJ
z`Diq5?JG;sQAfah;WYdqP0_RsWpl+7^85I79pj@h_<h!Z7wblGq{L8+i}1ilqbt0S
zEf^)SD3)Md_LW!?<5L~@eKvDxj0^j~N23+XVtn=nzt4(rj>F7jBqn@58o3Tz>{^T-
zd^DOh+0g6lDNZV&7_5YkM!xTak482Oa$c-AZc^Z*(aNX7$=be1c@()#li{PW8l@S2
z9~p|azmIIkILDML_kiDLYZi(HSns-mZYDMDqmi8@AB{9z$VYw#l@JaMfdC(kN1|%<
z(KrucY!m)~-^Vx$;$s+mG^!vB53ju?%V3WDK0d6<N27L-k4EK}k47s+W4yoc`DlEG
zMcr929NN6fG{0|{DY+!}EoQz;v$zbObU^&2=_UGTyoRawcRd!pNFR;+a%g_l)jU*H
z_KZzr=RO>J*rfJ}Enq>96ue=?w2wwxP})bMZ9v*bqpkC(SRGA0)%I<(@95Z{*&k20
z{f80LJ{qm5>KGU30l&}gJ1KSnN9l#aYfJ;D#*Sj@%k4e}&`0C%DZW}X5DlY`M&1O$
zM<b75`e@|ZG?6zn+32H@M!9PT^M|vg!~Xn3J;o)BitWavjz2}r`e<bD#4n~@_-M41
z^5R^CiTu7J_y7cte1Bp(d^B1)8lTF7;iJ*YMe(1o5#aaP{Y&DTDTCj4G44+2qcP0<
z@X=_~2gJFU4}CP6Md9G1(eMeu@3ZM6;xDj#@cZsI`;UrmLnG*;(Vj|1#}A-=_-M5G
ztK+Xy2EWgykB@KR{^0lBXZD{I=i*7^_u2eY<9o4u_-JJ3pqt}AVLJGIX0f`;S#cg$
z<oEGVGCmsn(IEJJJVuO<#!@Q4@1qkr<D-%58PP{0pNWH&@X=U98}QLcr*gr{cf#m@
z9tw7lQs@xhAQ_RBLneMV8V;>PhSI<-&~SqKvQp*7^9GZN`*GT4GGYI%P#7PLoQ39K
zmXF3ZsGrW5k>lBI@X^?a#+22g0meroSKx`8b2s>XW;q^s=Ht{Mzt8qyC{91F<o9Vt
zphPx29HRL$z7IA0zAI>oZ%rcb(MSQOi}>~275qLc=f`K$^Z|i(`=K3ql|^15BV6WC
z)wcY;zu{&-{t>gnM<cIhG)2#`^wDU?F%;*ER`UCpnLZl%!j1esUMA?H@pu*uAC0yZ
z<KshEHTY<3F!rX#8-euEINwxtR{SH{1HaE6aE)<#@S~4LD`$K(T6uN+ah3;uU%nZ0
z_-JH7^wHSSDBz=U5-q?-BNKv^TLSSLnFBr=X~Otu<O!PmKC6I_#)nu5@cXO+J{lij
z4)|!a3ixRJ19QMfqgB91W1RH>zt5KPXuvBR2lK3z=~MV<q|8bg89o{*_ja=L(Kro?
z_+T0bzmEd@oG-KJqtPtzSP37EJSkEzrr@KIgTn(!vh~r(GeH-gb?Bp!gWH7*oRQzh
zQf>LyxSimmaetHoAB|L%2Y4DVvl|oa7R19L9_Zx(9(?Xtpu5*_=wbXV<Q)7nBBlc1
z;qi4n`F%X|!AGMZ-h$u9$8!*iLZM=$<9_UQ$ldq~GaT3hRf?XRm(N8gyI+XiPE6c^
zR(c5pFOa~c7|&*1-++qzzHZ0`AC0BZ7F-f&TLN*n+4vI<*}n~l_XzO(A2`rb`gqml
z7N}^$I*spe46^VI!QKcJZK<1JbjP5b#w}xaR(4{Cqmhp*@jZ!9@ed>h4r+HC_L+lS
z4nwH?C-<FPOx-z%9*aOq-xO1!jxfSj_XMSHN;_7LHzePo24C(@=|D|)4le>JeN)P)
zxfc@8G%&o2()Z1!^j-WPrS$O?jC0Fq?kT<F@8OiuMmmmfgVrY@%51%<wQd>tLL>-2
zYKoCXR*0q;X|_U9iV<E5k*y@f2w&(xC`~c)krm2PjQrCI<%Y(WL|Mp|NHNmPBgi|H
zYd0T@K(~xUuHkImD27suKb)4MDaOe^vFSyIw^W9s(aI$$#>>-kX^QdMw4CLPE-x>O
z*9fDoSD2F3E5<D&J0tCuaV6X`QZWbt4)-SILqVT=@SjIjvr|)tB)HL|YPD0l+(jv>
z?r>_CyTtS&pC_|ym!_y<e;T#RU1oYVga%~gE>BU#e$L8myZ%V1+juK8ZW%cUry^hw
zCK1W`L8sCun4yimn3kg{#xpXQZIJnhXY-e&81I>uOH+(%5MVEB5KKq={-A9}3I?Tw
zLQ``(XXprov|C0F0u|E{(8g-tAW(Het~#2cYGbatC`HwMx$2S>RWIkNOH)+wH}$L{
z%TiSJ%vG1CsL~)<XOf%_tqejn+%j?y&OyK+R1>d5K&KkFjEt+(jax>>|CUZKN-@sW
z%WeLW6yv;6w{mHUaSg)G+%obEf+|c!J99UV3WlgN^!9{doHABJM@}GdCeytc1Rmd1
zvsvUJf_O!E00B;011Uy$*@m9LV>b*(is1M$%F6mVez{e#G7rKk1Qbb_YofDxu<=F+
zTEZ1pdk28;nxG}TX|?|ZKt(N~%0y@L#KRK}&QFH#hROuI!+1KGVxos~FKz+-vyvBJ
zh4^|Ixmk<bZInfSVxuh2p7{<t6$O0D6f&LgoQckIhZE?|Jd)TC=ppR2gAIEj#~}O}
z!iYD6u-Zgt5stN5!rfL&xW`0i5JI+GLcWR4AlN$2;)&o^qdklj`<;nSBd{~jJ?`lC
zIc9{-oQ+vWK(`M9YDhT2L=PvNWVHkyb0D-5er2@;9$V0wqs~NU!~nL2hx15b)ldNf
zCq4*_1lx6o!GPKDTLfklw~+bEKki=8Df}{j$lpbe`=6l4H4Gl~|A-#<2>lGh6JRj7
zSAdQQXV5WWuwMcsxf!5<1^bQiJ0}cB@&i4LZ^8DAhTBz!Bjj@Ruu?@h(hX8YxE<2U
ztHSLP;qpW{J~7;GU+0q0q>Rd>#73DNa_!2J>;kMq!~b2oZT1g~6-O_FmWsEXm%+kO
zj)`abyG^h#5sm~`C2Z$#K+;3eGaM;TOC;O1+VTCv<s8L{93~7FM#_wb&$}QCs^Fk<
zDBAbXh;!V#Pzhg$xnp81^tWn^yqf~88HR=arX^pv+NRL$t$zvMfnSn~Wsle|=y-6K
zyTN`34^H%JShBQV%kt)?`OEv&Eo!Q3X<D)n%7zt7<}Ytrx}+Z{Ys41l7St`TOUstW
zw#x9>zJ$9$<8*NFAm^d(Yv6d$@bbP!1ie<jC&EPc;5ZZB=S<J7n%@Y2jZ5dXz@6Np
zr7iUsl$Hfea6Q;W($Y812jRcK*ZW#}9^};dVm=3JcHmNQ7ZLB9M#RIjKoP=c*aBYO
z+Tx;^S;fZxh_E9r-k9Ri-ykktzH5@f?YVb&i|^Zlc=O`lf_MYs--2c(_KaqGt{qoG
z&urUs^EwzVp3A}StN1kSHp+ZM?>5Rw1U&PZ$G9DH_w2od&u?G@{RY<5)YaF`YpQ8z
zSurmo&@1N-&(r4p6aDZVfHH{_iS4YvJjzE(-#|oj`E*PD8N&04$iGSQRl*yI$j|3q
z=6_uHED`y)Nq$TCXCm_RiJ19Ih2=!#?=5+Na0C(gx&96FZxn7JBL9t&Zx@oY!Tfxn
zX8zv`-y<Ub$C5*Mo@ROx5&8Q_9wg*%k<6czJXJW0i2R&^UxhO{lKW#CjuDO*P8QA)
z&J#8XR|(e&&l2+c2im(_c&+e9LdThWM)E7d2>OHjbriDyDGw5k7fu)Q{VUUt7M>ye
zj_?}c^FpqW&HQ}JM+~F?h<tBGtQ4}}DUT7dzbV%UmkRmYGxg^PFBRS>d`$R)@Garr
zg;D&R#{Gv2xe7UDE<8&#oD|>|$v+f6CVWx&w(w)2;f`RxGQ6RooteV<!jpvO3sb@$
z2!AFtoDJ-sk5@Rf(?QrvI8-=Jc!-cc!!!R1;c3E)gjWl16W%X;M)-#CuR?x$VagZw
z5*iKz$~jQ7;V3|El5D>9hukS*_upMOTzH_+e9Mn~&5}<Rns4->|C!{+gf9uds^7vT
zQCqJQh35+|7v3WLrSNIt8^VFOw6I^s2-gbF6kaR*i!cwrgff47VP|1?q4QrjLh^pX
zYT-e`!-Z>vClN7LrwPv_qRekAeUs$NgjY)c1If1te=PkkBs>3xk4XQl^v?@_C;eNJ
z-xGc!<fWGNC>FL8CWJkOgM`C`I31bx;4m=A`xv&5*GgiU(7XzT+*5KNp*dedUn99e
zc$Bb3XwIL=w@&h@!gGb|g}lzO+{=X53U3hJD!fB@ukd~$uY=tGN#SpWFA3ie{-5x#
zLVmQ#{lYw70(bc(wEb`_&)?{e6NJ0`659Uw3$H)u7dnU_25|rpcN6}n{1Wmj5td`F
zXTa}B-YmRQc&*S}=aBCf$#)9*i5=}Y&f-IopA<eTd`ZZ!b(!CMG!1-TGQUxwzO%50
zu$Qo}aDZ^Qa3A3T!lZDraGG$I&~X^&OLiQ_C6b$kYlO!O`N<jUcZQH(&``cXc#H6M
zq4P(0ujE|6gilHT8=>PgzAD*q8sC-tfsmiVv0Q$yL);Np(fKFbTlq!{tAz&%4;CIO
zJX}~OtQT^*Z<e=AX#5*PK2Gw<!fy%5y<z_K!i~a9h4%{Y7d|TF2aMeBH$ul@d{wgJ
zFup6<aTq_6{E5){FO2ZM1NMrA?S$t32Kug&dkXsq9fxtSWSITWbN`y_7gg<;|Ht=r
zyZC<?2X45$nr(Od#jPEFF0~tfg7$AN-vB5X=Qwg>K7Ok1Hk^jc#^-+A{&=H}<arBv
z*~N7`LS`NYmNx^z*+$g63bsb!UdU}O?O-VU_HOMBdzg2$$GSLsyzg=QAnI+yJttlQ
zr8gHn1{xP<;_r6DI|0m5x4E>%Q25IYp<&xlAj_rRmAejcw-2ITkGSV07}4g^_`K@3
z_xd1vZ%2D<wzGEu;%*;Ay)m%IdqB6jG(PY8?S0_0ho-0PU5&Wghc>3c9{KHVb7_}D
z;kOqWY{!Z9Ll>p(-HbT*;e6n>2sfk)-K2obG={r`F5goXt@8vQQa*s$CRMi16TBa(
z{`wW6e(V?4uRVh6zh@E0TwVq++ZnLOIq5dmjT_N7eZ5<eZz`1Np3mh8hI-k1Y}(-F
z?BP{P`WT|V9QFG>BidZP{)6`(G#IQux9yZCIB@U12bs(}=Lx>QrztFlCwN$LN^)HC
z<>a>8z7sv=rgh0PlUUaJJ6`{qts%SztZb}k{B3-GV~MvZ`9geivW-Xf+4SU`<dl-B
z@LES{LdnXqs@f|XuRzY%cA9fZZDmtM6Kpo^%;pbjuWY&kIbYi@=aiB;Nq^~q{okui
z3@I7v^}ptcz@{02jn(Y~msAIPdSK*LZylTL);Oo}!}xFGW0QwBw!yq$t@rUJmkh!@
z-P=e9B`1_DE(?t63eMeL*yFOs7qrLopS#BqwSm6vk-x0zh^Bkvc{o;S`@Q%iIsnAm
z<$-DI3(797&Gw-;o6mM;NJ4?vfJIy&<#bI5KY%mGuc$!}Gq+V~zj+@*8Jvxrd6Ubg
z5klb>O!VL}%zSXC1x6JqWv=1S=PfK-MO8F>4GsZt>FD%4!=)RAv>@;I;5Tm^<MNv~
zi}8DrH8`UE(Psb97?v^_f3kh(aUqL9FoDAz96MGh_yGQZW5;-82vWEAp-109&WGN)
zu()#{dR%74=R+?>1J{TD!J1(Ok|6Kwoew>}t=is)-Uw)|4?W}NtfT3uY#)037<`95
z^j<>=J|B8~bp?*yX{G{2u{GRvP!}sYj@{o;XE1i~?fSWh6`q7Y1;}SyE#X8}fUZgV
z&@;q@j1Rq6kax#E^!7ztd_MH5SeJ|sJw9FR*oWS8tZBxFUT0<=BWHbnj@>)R7kd#^
z1jmkXlGDagoK!$DNRC}01|1wbHVkrJY!2mVl1~LmW-(GeL2lDzaO~!yw2Tiu)882%
zdWLyXlW+Sl6ywVRaO|d_t)QR8c)f|t>vowb8!uSHAsQ|ucZNYFghS+>fn#?8s!ERC
z28gj+@yF*wk4uz*W2b^(iPxi&V_@#f`_LP%iNNJ_w&&P2K$}<j1%2op!lC(9*Jn^$
z@NHrzvepmBJ~m>X*a<A?OZw2`8Y$q|b>VGz<>=V%6rXOpml4w(J6q@K*vG8K^AX!y
zlVU$WH~D<%ozB#Z54~b^`;L9+&0s-qXtI%GN2Bzz*}?qbZ0WF+f2hZ}3`NpzOzQYP
z{#cIP^{^42k7RP}n2$V~^Vu1n<3sN>77UKvxu%IlmgDC0p?5nQ<@2F8lKH{0v-StX
zpGNWI*pV2M2aeroEYIgdj}+g}^PxAE_QA2U_NwC@nBV6^?@r1-A9^IW`F-fkVfo<L
zv2)0=;|l=44?P}NSw8e?Y0&RO??5X2KJ;#;NpS4wJKk{Y*3t$zcJ1)eQXIQB$YTeI
ztKj$s$%t$W25Bwo6b{{l45firq2UDeWu?lEC!ag5y$&cflL`BKP#BIKXQ7<Y8F?Qk
zqjnqFjo{dAL}SV}p>l>}cRF&!&AG(qL$4p3=kuYrn(g0_550Y0H{(NZK59vh-IK7(
z$#oxh_4&}_N=w^u>|S-%%=3Ic^!m{hICkft6KLuu+!Y)<JC33F0yfC!L+|Gt1D_8)
zF7oB~p~oK-$g$%Ok$IKiUINLnyTDX+R(vn!_xaF!faQT>cZiuc8IGNmSI6IGd7tY;
z?<86P$L=(gWH@$fSR^=hG+{V)(^#h8haS(%Sw8f(F$Xwyb{BB$xF+ZS$KIR3S5e*V
z<8yPD+$8rxfWQqB;6gxA771%a#IQv`KxDBfNC;U-BqW$czztk$tyZ>H!6j<zQnl5(
zRPAdmb$?N-RI664TGVQ_YFo8GYir;C^L)=UH#aPbwSBAapUG$PobNf`^F7O)nYlCb
ze9vjOhF*Wx<6pFf9zUw3uc616CiJmeZ|5$2?08F{V51B^c04#&waL!M?jc0<;8lk{
zc09N}%pVaxcE=#a%Wgp_beS_F@Ud$~De$plR6*cf{I}7KflZgyaOi!g7X%_Wwfu7-
zhHyCaF;cTR#QQ?ju<!X6ThO+K9)0FA)7Q{@0qO9u>y9FOU5P5T`PiKdE4}FqxF-2a
zw9-pr_X5dQ91-}~@pWk08hSxw<%)S5p<}DmWzrKaYg3@hjfe?{`1K?l`VRj03GfZG
zzlI)9cy58d^(blQHS~^xRji@M_41B_qOGC#2m*o8om-LVH3VP6UdZ{=0*6>!Zy4{0
zz3@ZY8)J3Z0-00y719?tFveEM>xcTsu=nE+5Us4&?@t!CbVTlRs>99lE4ohJ=XR>=
zFec~FoI`S^@=>1~MgsQJ3}Y^wN8~F3`qL3PcoF6=K5cumL|ziQaHk`1hrdgxm4Rta
zh}ybi5@IGayOi8k1|;N}z>jAzkl)IHgaQ*Db1BJI242JtN0A+X*DN@nz&+@#3biso
zdIE%KD+3Z@CX~9ATyxBmkY_@@OWCd47K_n_pqHfV9Zg_&!6Aci9QM?zfM+`)+RDHW
zoe*nffWO|MmfOmJYs);g<z4Jp?vIePs;ov&A~4?x(N+drC0Flm?XslhpG{Z+O&)Hd
zJFM-ToC1h;4Z?qZDSd>Z_cg*c>_Km3pp^ku3-N?p<UywsI%7A#CI%+BcmjJ<eoYLr
zs_A}Bz5@}WSpn=x*d2*I1H*tr#6HG)%~1}DZ@Bne4ujiVIG;z>K6t|GhsXm9#~i{y
z>=`)VL>7){g5Ax%Rk={MEdyF<JF@W43nY=MnuLg~4g7G@DivepSTRJW)i00rWE~Nm
zR@DMl*&W;C(rO(_t7<H*etE1X`zy`2r~npFHEbdK&wu{?#g9mryF)GL880UAw+?X|
zuh65>&t#^16=N2zXlz*8SiU@2U0YYxlpL_Cc+_4y#DGRNxW1vjYA|VL3$ZdtT}x%v
z!sX=^HMR9s{}$U#tDC-{-7nu7SLI8~noevfZ>*{;J8^i?f5?kxv@LQ4FP;Q_cvc0%
z+4XSXS%o#3vL~ha@63dwPd7Mx6eh#nlIGK4QtxoLK9I(R3nLwq2Zsj^4j1+b51bax
z>&qpb;Lo$?Y)n2F`EuLk!#Ya;8~J)$J?Dq>`h;@|<vtS$(068utzp#{u1shxm$333
zXZpFO9PB)1*n0ZLpxssBfqlY-y~FW^;eiF=ynbyKxlC0P^@i<r-nONvc9XF%(ka~S
zNGo?>qyw7}uMH3E8O}o!*lYV%ohllh9Dt9URpm`p2PPLRt*97WJoqcU>eN5A-qdGa
z{tr&$0q=4Z`WLKHwMX+{BbQE{J{eG5i3{@bvOO+Ag;jt?jqp8g=;?CesNuf2y8VJw
z<rNh}J^U;3v>49+f0w4Jz|gO6S>g9@*-2H6O>l_v%Frdv<;_)o57stSHo@zrrc8ci
zT<>c+^~(Hy|6J}ZE9Nv-c>npOry8ruL4IFSx2&o5<SGyMR5kbWxx0Mf^`~l=moN3o
zmR2>x2d#=d?3Iyw4|k^}E!9Y<YoYIxPJq-ADr<5HaBpjFSXNe7&I7c3Npr)>3V27s
zlC`3|4p?1Z-ng{MYpPvZUsai`s3}JYja60k%~}YorCv#B3bmV8uc(68mGw$xL(3A{
zz@l&LoqDTMOMOcdeuZ#7DX$E<S5#HhR@Wj1&RZxEgQB{Du3Y6yo8Zz_+f-Jus{H?$
z?+brf@5%S&%eD?xPycbiu<dDqVlc%(aY|nX-<PDTiv8!4*<kGGZhN}f*|%kv+fkZx
zOC6nC_Iz)#Icw;%Q3Bh<g~Ahr=L$CoZxP-r{ELwDMKJ#W;V2<}92mbuh?kCd`G^;B
zM3735WY|^MorrJT{fST-r1;^&oqaq?6+c&atZ=EYPI$8L3?aELET8QnUMaju_!HsJ
zgxiJB3SSkzCp2y`+k<w}-e@5oU@0FXWIs?|B|KC3E#alYyMzx5pAlyB$sGAX8!+U|
z7L-Q{Ckf{Wmk9ZJl6q@}7YXg%F5-V6`5xh8!WV^~2y^fPm3H_Jo_L^;-^VF06*ddc
z5^fgSdLqz!S@I{s7*0v%?;$)$c!+R{@ND5mA>URr-&Wxh!k2{a2>&h|h4;bKpDdgw
ztP-{e&k=rGc#ZH5;e*0o311g}C=6quvz)HN{zBt`vV6(&gw;aha3cLY$(w~^`H2Sc
zQ-wAeB;=)%R|+=?uNK}ayifQ=eLa@r++{sZ6J99Xw=S0Jmw(r~SVM75WWOIu#8;og
zg_9INONh&naceQ$4RHxI<UNF(+t2d(;QLwXEfQ7<YlV%%lZ0!8X9+J5t`lw+a=KjF
zy;gXG&|X_2{!YnTg%1cH7uxj~de2GbdqdiLRrrSRkHQaxp9uLjmHPCNBz6!cggu1)
zguIVYj~}6kbA-nU&1VnsRg!Ckjlz?JYlLSBZALHTTPJz5@N(hzgx3pi7TzYjN4QmJ
z6LG`d<C6J-jP-p}_@0no5E=hBA$hEn`SFZsK7+u6Bo7ge7V;Z6^*D1Fkv^P6(!q#F
z3y%{n5>^Roh0VfMLVl=YeiCzt*9vbC-YO);g6a1P?-Onl{zCYS@Oj~Hg|7?W5%Rkq
z?R_NVS7*xnNJtzY94Z_kJXGkf!$o2Q^^X+J79JxcxrpgDT{X~rA%V*k-y&QsTq`_V
zXfxPDpA;3^A$NgznecnU>xH;od@3j2d_j>vk9r;2t_R+brq#=v%a;K0FlAWdhe&_-
zhH!QeZ^)9SCP#SRnG@gsN9b3c6yF2=gHt5+WH18Z^bNzswm$ezJ#@cqJL@rx+X2{d
ztNcv8q0rg6-1ILPysmQ_gdMj5uLQeoNk>p7cbPieS>9aiejO0>Zh>$-?iK##r_Dk{
zy1f-i&s&UfLVFxjzP-f=`*{%b;<zW#|J&dEAny}?m}!|H;N9tWQd(L)!s+Ec*&h)o
zjO8-kFZT?D)9u~c+4GW!^EW^3G(@zsccA-#OM7g#Z*LRAejWt9mtZfK0d0QTI>_nv
zUP-furl;)jzUJqliFaYICkxZ&r(F#>-QFKzkH?AiBS+D%->nEU561(yoCMB!9tdqr
z<Ni~juXkO~-E-o%Ne^IKve)i8@ed(2y?!61wYLk>{QB`Z2#0fp8N<JYu*Wg!Z+?4;
z{<*@m^Po2rk!a4Ra^mmm4S#56(B|9Y^J3aC@}dWM9`F7B=IenIKXO>IZA)?DM<kO&
zE!zDr8ai~;s8Pve(ePn=&50l6Iy=RQ&qr(0*Us4(U2mNDjaVDU8@TexF5Wae2Hp?$
z`6H#9OTA5jZ+G0_6>eLU(J!ZL_QVAfGd6@a{xb1GBD^uUA#_>z@{BFPOFMU8Ha^dL
zA-E*A-^7Wf`>hQ@KO+6ehN$UhZOq&dy)5hU$d=5V^p9H`g?_g5vp2*{KfW<%L+rBn
z<=I<ucGBOnHU|9;(#Ij%@XJJC!^;V8OW@KC-A_rY$@8#$S!tj+x9F8g-hfNDcf9nu
z(nry%Ii)?opr2Fvf(H(L-vy=nm5c+!-RrYp(fHDgezCFz6Dubsz27DZyx%1H<<A)Z
zcCa#5F!9LJz?g!y-a!MP8#3KUGHcO-iBl)$;|;;%VBdS)YsWttEQ#eqcmCSILFCOx
z`y9JyVrh22g0iWwn(ZaMM-#tIbk09=d?)nSH1yb!rCZi^YPZ_VxA^<m21zKu--NMo
z7|B=pqb3c(oBunmd*IEV0th~c!Im*Pe<C!n?hHweSa+r)PDGzWe>_t{VXl)E{01`~
z)tx5=)}Wz#WRMexgF}B7qoQFh<^T>oe^l+nq3?;PV6w|-=mqC6<Df1_GyDVwG}fu9
zWOzMwio2{dTOmFv2M@qM@acCTDja$f|08wC90(SphTzk)a=}-a*l6KQ&UsHh{UwOA
zHETw~e%1t33w-(r!`Hwf`1Fi-jLOLf<xpR1){tf!=g&#->DMC~#Kib-P&4r9yCBy1
z^uMRU8-vUmJcQw!dprYGu32*-bplb&8PSp9;1-0iW(_+n_e1>Snl(AF7k>!<z^7*z
zWppZA28z5&48{M3YJyMiDiDotHZjkMv3Lcu4(s7WpHJV(43STN4a&{tFYi8xvbLdY
zdbg5K&tIBxF7JvpYy9>FD2|aBia&>}ShL12oZbZB)BA--S(n2k=EjYbIZk3;{HM%&
zxWxSU^|V|fu^|2dO^uhB&ZiF{A^riX2tGZ->~*8{PS2tkB%i)74m$YsY#8K>coXHL
zC6iBo4pQ=<ZA}KBeiUkIeEP+-ZvDNeGsCogCu>#~ajgo)Ik>>5ceL&lpPrqiHEU=%
zn**G?N&vkV0{HZF$t9nj3r@t(#y{}s8D>EPS<RJxK{!0Tyyh-|W%B6@kyC5dD1+9l
zQN^@ojejg=vzm8jO$1;8i}=r2)K4U))~q4<J&jNA^5)0iVcz?#m$+ulg%ls`c^|5m
zfi-Im=3#xfr#ZQTPk%9My)ACOtAzvN^fLgTesCt0Q)||^f>LYNxCW%wta0UzjsK9Q
zp6X<7t>Dvhy#?^;Cz`1gpWd086z|M2@Vw50>G9KflwQatAqtG%cq=RUQs)U!;+i#N
zNoMYdt;TWZnl*f>i#2O_26N4tWi04*4L0)WSs`ZaYX3M|x_+Ji7?0yJ14$j3)QzjQ
zIzBynCs9GW;M2PXc?k|7^69U!CWI1vXosBV<Y?k@77RYUlVb@!<Z;a!mp?agE@klP
zU&1dDc)%oPQy+YKmp(M{2Q~|Q`VTC9L}DJx1E1cd7bl*ej5TXWn9V30o8U`Su36(Q
zB_)Z$v=2VL)1Q>!!y)<fE`3VkeC7wAo+R6h!s&_k*{fKy#_7*WG_ic}>Df8t)4$7f
ztXXrn)n|T!=N0+%><3%3hEI{?)AJm$HER-#0H2=gRoI#}|4ozN(=SGs8K2&0yWrCw
zWEyC3IK)%I9i%tVA!!H6L{<(;n^324h|ACB1wKX$2WXlqqx|Ffz9}&uhi#h@@^b|l
z<Ii&x+R3anYv%Yes$0Wu1E2mDG$x<U_Qt1gg+{`zCE(Ljz&W0n%;tel?|Lwln8Nmh
zPp=Vy64~%@i01SA!>;k^-=e8gc<{ler$AGim=%0_Cr1+3(lpkrnTB@Qnl%i33}sc@
z@#)9m&?NZMm3(^M&1h;nvw~0Wj$<e>lMMo&p2}Ra=2;#`@acJ*;F>jjxlKO3YsHkr
z8MFsJ{rP6EjZc50Rds&iZ?p$Ky*uG*61F-Q`1DS0<I_8NRf3di^66)yd|uHLyb^NF
znnf0YHET9g1AKbc!1(kVsR2GcO&FiP59<g%y^Fw_HGGp#KD~>;nl(IJ<kPzd@af;8
z2G*=`5m>W^OmFh(T`7-Y&6*2gp0%<*#hNvgSt*mTW)0<fU-s9m*^G!pHyX#9H5AzA
z*RapPr~kgm;M4P>NWn~jPtSwH6G^h;)4zm>9=z(1PtSwf!<OR$pPr?<^569{flq${
zRKcfblz8*JZef6tF^{E@P^p3dPd@)#=!bAPMCX-kj=?bqSOvg)&t?n2r>6z1S#uKy
z1^Dz+OvIWs_DU@pDngOH?m}c6pMC?Z^ycgvYm!%^m0l9N7f9N?TVBs!BZ_?bYG`52
znjPrEtn&k1TA|bND#T&VU&Mf6e<NZtuSP9MuD>5bIK=dDh!YR>2{a)lFq}W$@EObg
zL+*PniVckD^b}P1EASBPeL1lP2=|X8t_+GtVDHNpg@I9>??iegiufzU!g16qwm8<c
z40~amapSCFuR-Q}w!%#o*Oisw{jUUjAwM7m4)1sy;+}!bqg(iMi|fj`xyUjIJCyd3
z?QtjlijwUwo`4SveZyWbMWWA$+&KYfK;ej8<9M{~;p?;5^&GuH?==3@Y}@vRV81`q
zwO$P`nV_8$xCgxxGg=u~?1WG&0}>)8taB;RRt6+wo3PcT#9A4U(7}X1yOi8k24Xyg
zyraqV=G2Q=Z-BrZ^!kie21=X|YGpt|#Do)EO0<;$3E3uWa49>{*wZNXX+f_q>VY~C
z*xG<Mn^0`Q`GgwmRviX-jWs_21|D%jq?LgWoDgkg;P2Sc8a6D69mIRWbgS3uj8+Et
zog?Uhh0lPi@#+XKVSCt;h)3lJuAXxUh@y3Z>%j$tZWcR-u*rf82v=ecdG7~i?^+5w
z1cvfq5brQxZ4SYea~#1Psab5$7;1X631hJbv4BJ?1Jy2`z@rhy@;z9Cgh94$_gsCl
z_Gx}G_6+Yt!*wnkB5rlzDDf>9j<JC(4}^Rh5G)YkP+Li>qENNXG4TEWX(eSWM!HIh
zq?MGt74a&mLt050B`8HDMbb*bh57SuBameb_6WMD(d*U9@C5AWRYE29ptt_YH4L19
z-PdEd5j*q<d=m@3Th=hJ1-q}u@YUF%M|c1`7NRL3Zo}@YG5kyHP$TdV^E$I1urKzA
z2i6yA$M7)h7!(9{eP?w2ri_w)CHwo>%bZ+hBF)dnFu(O78-aa?Y$0V6_G(>$cv3nd
zIQl1|G=@p-z$r;M*MhdL3r7(wL}fwPYuCYywtUKF3#g2Rf?rXFCt*iL2|UZutJkk#
zpbopQ$8a-t=n>qNVEtWd7`P0(ugCEButSf)YXf?J3h^=Qz8b?jutSaDPOxK=Xe7U+
zMo?5Ux`W|^u){fqzzYX1*MwQv{Z3<ez9k(^;1vZK2q$CrZ86MFL=p<LtpNWsEEIAP
z_<to-(zkTEE7bP6f$X*G%9q;>q-f-S$PHu^-9Yl;29i%VkVd$H1Upp25u}lhAi)l)
zrCi1)lSANX5bQP|E)7^18R3J4L*X*fu}`>r-|+s)aQ7ts3&KO1!yUO;%g|l&9E?18
zS=qhM|4yF$Q55Qr`VFa0hC8w)!@@a{A*g9q@TlapA@ukdS-p$zM=&Sps!lHpzrBY;
ztph4v819Z$S7;Len>qc$9l3x?Ke~S`V-E#$hNN1K<!r3il)HPOwcORo<!7DtKBx8b
zkTA2di-+OxbxmeO@DP@w7_VwrQ3YyuLw#A*s@mo<;|`attY~gnzQku1H;yPKKX_?<
zd0iP9!R;BubxW#^JM0+1jwJ4u!`NwAl09%Ui$;>4Tn=vW@+FORRrM-$;+Tc=nm|xr
zSW#ELyu5K}(ZcG6#%047PMk4k>YTEX4i`?EGi%|j#)cEHv`5pzBPLEnJ)1#dCb1dL
z1LQDQ*K<jUhK6Oe;5ARET}syT5i{o{Cl-xP77rOVq$oLTXi;&|u>W(;Atx4%MEn0K
z7ZLPP(I|EvIo~|^Zdnw3moOT?{cAr6%A2sZ%JM239-y*2H;$E+==yyw9m~t@<XKw2
zJgxhTe7^*qNEo4D=hxL5p}(aLonAI?dP6;Y1bioerju%Ma;&TX^S|w!q+g~x*W8i9
zsww}A&K>`>50Tx%+EzZ<=Nf`z*n+WO7tDRGA?7x+%r4^Q8B@Q!ybfL_a693B$HN7F
zOmYCP-g6ro>Y9?cBP7Q+E>BKgzND(M65cMj6;xC;H8nIgC5s31x<2^C5rdbPpU}{F
z;6Hn@|I{^6_)~k&ejznqsx?u1ravPXyQM86h^PPbEy!7h(zadwM6%OT`G^tQNe1CA
zZ40(z98te>S}NsEJIQ%o5;1(TVIO~*ABbI2;0LnjpBH?h!edhu4{bz{nOGWeZ+$U}
zrC%zXA)GB-EUXgpMK$fO5}qr(P<W~EO5shyyMzx2`It{T&kBDp^nEdGT0f*`qK~N8
zQ+S~8D4}t9kzOyEPnOhQC)^^uR(PB6N#V=FcZGfN49ffm3&#nKBa8Tjl9vfj7Jfs>
z`Kg%yIw8NnQ+`nRw2<%L8UKNh(}7Vg6b=)P7tRu{5gMly`j<-nk?>97{}b{tnRfdL
zhYKeNj}|T#UM9RzX!DLE|8tVx5dK9N#_2`-dBT~(<AuwGHs3e&E|h$^@CQPh*Bj}N
zOa6`U9pNX!I0ih+>nY^)T9gkH&JZ3iTrNCac#-f*;g5uK`MD2v%7qQWHNuO8Hwk|t
z+$MZp7{<9sJ6(nSg(HQNh4X|}!WQ8<!fy+&5&l^Cu<$wI?}Z-=bMS49<rfGC3s(#M
z^*A1oyj}R7@K9X-n17mZfpCd%sgTo5QE#pAT;T=6jl!#iw+nwRd_njs5y$ooq3?U~
zC#CPaenyxaFqE51M4j`5-4*YzqcK47gB4#anR7`q-+0AOmu$Wlh@YqU#fq;K)+)YP
z@+#qJia$^C1wvfTtX()w4DI@icIHaX7ustt#P^dtKxmXS#FtC15!MOqI*fE9k^$E$
z{%qleLVo^b|MEpF@e1K}!W)IR3+*}$y`M{dQ1}a>UAK|`g5;NlzZ1SC{F9JuFqZod
zVFs_WkaL6`h55n)VSk}r@1f84z05aC$ZwyND};OzPTB4Qz!u3yn}NJm^4UUu?56&D
zq1`7SUm^KA;f=!Eg?9;mCcIy`P52Apv%(jIJNtC-J1xsMx(cwfWPWOAJh_BKqb&fr
z4j1J?!r?;F5E*axDc}UjQ-!{7hkdU`dXwVqz6F`wBj!IxX!kM5>m+XyUMe(SL!^`Q
z#(XykZxh=64)OO%CW(Z4cE1C@Dfy2=yZ<5H_uaq`CetUkkoh>-8<DIVV!kjb>?a%~
zBuj^SHfJo*_vJWF@xCvIao~`Cg5n#6#_mMCQMG_)DxP#A+WnUBJ3=xa8PD(J#OH;-
z6TT(<lkh{~KZF^$KrmkiVP_#{IbuBd=fwSm=2Hoo^d!cQ5prf`%9Dkhq?xka-+{+V
zE*I7a>x9k1RYLR8M85MRUnDf2O~l*p1K`by|1Tk#k}UTj;Wpt8;qQch7TWI!=zk(P
zfH3n%g)t#H2aNaE8>y6BBWw_o)<r$e8Ax0!yg;~4c(L$O;rE2s3vU;a3_?3U6W%X;
zRQQDO1>wuW-wEFm{z+)Qr3eT3y8{>&#)P@Tgs_K@6ZBG_L`&i@;V7Z~{z3eB$@V)4
z^3jq3UIu=n`1c=(W(VDFI9}&t9%Ve@`1hyJ<x})&{zP~g`c+?K<3Ht3GziB8w-I~R
z1K1iHe0KCV9z$-ku%|_PPea&%-y{C!r%gu$e(HE7N_ev`z9C|)@R<?d(H?$I+B^b&
z9*ABwes{f{7U2i$k>-b~cQl+}7IVO9^V3d%oL=r){McCsJ(kPz{Blo2*w2HY_ai7I
z8PMjZt%jU#FZW<KzG)9XA5-@DQQgmjptl_gJP-WMPrCpS>GqOo_F_o$>vuK6ejeKR
zE$s1n?Qeb>e`}@N8wz`DC+o+z2)?}^BFsEPv2**lyXW1$Q~xpjZtUrLKTPi4Pv{}(
z0c`8nXZL<W_aQaCe#L3+<y#EDeorBc+tms)hJTA;k7Lr`SSN183=6q`7eFtGNcu(b
zy#(#C-&rQ?rM8<e{zyFVH{Txfr0Y#V{a*EzfW995go=yW+=P;!=_gb)VklgQuzmL0
z8Q;Sg#g_6D>W(YpAMa>eJ7c4*opF9?U<15@22QoLGkSS_YL?bS3%DZ0Aq8iZ7F#G#
zFyB_q7_j)Nnm6{CTC=zhzU1sF@AZqXs(oXRsey5Cy45g-+`IkA(gpD4IT9W{Td*ER
z0PA6lhS$xpH9b}Gfd!F*0jk$f!#SmavH6R=L50xUT=Sbx(VM?GFen#V`IrMSV0rr#
zgbR|g=B&;sy=13VFSeG3_-tg|84BD6jB(EADvN0U5B@v$yE+iH*BKe%5ES9FV=qTS
z;V6s*FT_9i>C8t?`01ECMKpW|h6H?b$a`q>&3S?9{{su~!QrJ3^Cpvj9OO?x_}%cy
zC>**H|05qkDG<CL@$kEujF@0=To2)Q!*FIj;^}uo%7yveyn{g2VrpL>yO&}9xP{*h
z;~n$*69jUoFTWc;)x^0p8~kpTBN}Ad_&gSIL-<h>v5rLrlWz<%Yw!vhyt&7>5T@VF
zWHv7l9fBMk84fN(2!1#0gxs5<OTQcTTzmo(in>@Yru=SPiJ|xlC;@&qPK?I+$_ndP
zI1%m^%sQ-x6MerMb5Sp(-_7wbpM5m`{TjQq4P}!_O23<WVEiT|!0*Nx@Z!U1Z;V6~
z&eTICM&nCxorB+vU-)(CP59lY@Hl^UV;u`8=EWbNslz4a$N8HXem5?)Al{Fr#!F0k
zo!>%9(Lm<3DCw;6wQS{)*$lJS(PLc4f};7|98c3TtzqVOlTY=dCDZTbFjylE+nNl&
z8#1uX?}kq#uD=&`wx<(V=UX)R-ME^C;^)y=c~&oIavcj+4C`31v*dR}!`VZS%v~jf
zLn9!-?<OC{=yyZ+^Z2ir_oPk?vl+ZC!S6-|;qdStlFLcC>372eEx#LOkl&5;<#*$x
zXq?Vf@P8N$6ZE_3hB9_t$6}O~oEvXqMeflk&X0dY@qX(i`rVlCz=J(c#v!5K%~>?{
za8L5axsC;Y+{5o?n~4MB6M5hs&3fI$l;4djDCKwK8j$k4adjRWr*9qnZr--MC2{_Y
zhTqNKOicORI8&42W7)vxRp;sPV=2CneXX^3R=hv^@}<sP?1FwbEv)m7SP=@K-_1#g
z&U~!{&tUr9oWj)CHQ4BP!wNBLSNq4&()DouV?2%v-;;J^Qa7$5<NR*eJBb6>7x24r
z4e}C6RtkPM$Mc0^VJN`|WcuAWIhx>$W%}JXIhNo8lk~fB`EwKdu@&&U`3~-~^t-u@
z>F~R8=|dA&QHI~mO_n|)aTgl`zZ;icocKP|;dgVdrH@U_XFB|D+@++%xgx;t#_3N=
z@I@>AZe045#FNyA-;KRsgx}5ISzq|wIQ?0PqbbAhhMhydo4-&Wem5stdGnoT1N?4y
zDw*F64<7w)c#fFg4OkxLcf*PH&F_Xc75d%K;U!r3N;vU4Y;zq8PQ0&mEO;uogVc)b
zX$Q$fRt^V=WVUc<Efn$sw<3lEG)<LJ{_(ugl$ejhwoM87xzwWh-Eb7z$t=H{9Mn%&
z%uLSpM8BIFv@ZV_7z5^a!x@3hM<Ek_H#R*Gye$gY0r0zVJs3*#<`IJ5jYb4YWW(VQ
zf&cmZ-DZ9_SJTv6RE6IS1zau?V>#I1cjM$pqM9=NZpI;(`Q0$U>4sEo=XdiL{Af+k
zH;8^WyqnR~6w2_samO)~;N%(fyP-1uZVpD{>37511pRLKVu*e>t`$=fYgje--Bg>s
zS&3=X$2t}jR@M25^O+968+XFhB#vS_{BE4QBEc6encwu~RSAA5px;fzjye2pIJ*b^
zZn{|n{BF$S3w}4OL9p=3K%$XVg5M2In%~Xk95?X0aS`ylDW?YfZd?TXZYCoy{cc<Y
z{BGtl0)96x0)97tW3lkNaiu&4znjUh%34{U!taJMD`hhLZYb~X%f8>u(TGS~Nn7x{
zp};=pVqo;UDK{B@H@qlPFjMfm;lbgFB-#1h@Ji6b)~<rz4G(UQ&g@J0-LO<w{<VH4
z_}!d^`oQmoQ3U~B25fX=fZd94IK&gZAi$H)KNq+pPB^p;|Fby;|BQfD0Dd<eSY!Cz
z@X80joAngocf-fbKmdL>+t2{~9-D@K?zI+?ZGJcW0MVOoW!5AQK&qGg7ORzf42EF$
zX(Z6^hVDP`yV(y7%Gw<0lnb%rvG^Abx&QRb=@S@;{DCPE7;rC;iGjZF!E9h^*At;~
z93qOb_npkRX<e5gj$arL!QPjvtp$$kd<xQcKz<2(;i>o+m|<~Um<4;`I8-7qvkMFU
zHsr4}j?3-_W_D-X|AWjT5wXu}24}!m)NAH*Em6Uv&ASu!PhXS5K5KmTniO=7$jIP-
zj6V!b?BHM%xMQt?P%8r^PKdTLAR%VLBA1fe%7BDC6Haw0`K=5{C@|p)my)yvDsF)Q
z*7lD9cUf>g;a=?Ki^9MwPKdTLAR%S~&p@c<wla|IguGS;I8_%?_P8d+E{!%Xnf*}!
zRuUjg!ftC)FtEf4(N+f5Iw97|z?DwOZDqi<WggqYdShh+!tbyLy^}+&48*KnCr4Wu
zaFslHCubgL^~Da?1%f+}>v>yf+uYG|N6kE2T!uLWK7L{m2Lc~kgP_c}GT<tA3@i6M
zcJw*nMeMdD1q1w+hIj%yR7+AY$eQlX%>~y=<YTeCByu^565v!9jxGW&b>ZAof#<kz
zzJE~B)vqAxZHrzN<#FqT9U~Ai+GyVk@QAnue2tm!XPkGm-=VPMcjsp~0I)aHw{-aq
z+&cC-0Q}!@0KgL5{~-r}NAXi93oP|uaCm?&07udV095!u@JMq37@2Yb0Ly$~mvGle
zmvFXQ3!y6r?fu7wyC%c^li{Az!f_JO`~EMe<Q(2^>4s&tbVK(uefoZOYUu`x>EAD$
zO<sPVuHpWuao4e|E-LM6oLUBg-1`={XoF?zS{TmmiEM>v@^0E$)TVFh^bg?D5ucI)
z4E>BuT!G3en;Ob$z`rKX*AeV}Hg?tWs>Y>N^%bkVGMlPy_slmg*uFDscx6SCv51?#
z7|DJQEby;9t=@NKz$Eb#IXSvN!#RVRkzMW*a8*d3dz~}na~XoRjv>Fh-4yJ`U@dcu
zZ>rZcv|wWPvL?*=-ro1Z_f^o8?`G22;x@y2+63#(m9?CcUlnsKak1_FS?*U%0<GMi
z)V<=QW}D9)le;%np-H<egwW3a!k<UpIZ(8bl#R>I>E0VEmeEB3{uV~nm1{*AXzpo*
zcX@WC{0GX=^qu@iFh*;Zc*X=zId7n<@C0$)+1}B>@!soe8<xP?v8JK1IoUqF9A8&!
zn}_n0N%^akwewDJbwS6WT(4~UQ4^0Wo9nGa53@CF6&vT~vR~O)%bE3gxK>wT9(_9&
zes|Vmu1Fj_Cfec%u4F_sRo3Fj)WVvZMju^O4xx?a-_E-xRed*8e|^=;wv`v!i1Mxu
zwz7p53a}pdXL<PUPSS4O2l;GhDG2BKky<gM%`FGB{ezBO%cTI^^#5pZ%Jl$k+5O@G
z{vg$Y9?Q#DnQw?&mH=l?70kg&r^P?%mU$^sJX3K<YL~BQX{;(+(cI`cn!NAd<D86K
z=h?B~Nr9>0(c?Tq9H41SCX}62ZVN1=mOXH5FUaGf-Kq?Jol|QtEUjx;0uQLPnxsy?
z+NvsylXeRwIOi7(j+J)Q(${rpTX-YIZ?79QqTHNk(*1QXgv+X1*x%_3F?cqfoQD+~
ztkpW~Xrz2_++r6Mbq#bdG5@Xhi$$y$N!J_>UDobDL#)S7R=$}3A8Y|H<J1nZI97yj
z+xRPX&)oW<Um<RNq^(g1?aHOco1nBUXtQ^=MFibvm{dg2X3tECu*WaJZClXm(k39Z
zE7!iOmrT>hMR@Q|@)*c`sNga96z;vdjHIo>P|Y<M%F4>Q@>^Lo&#gWGHsP`6dI`gX
zEHfJ~W=kdWaf#{k6<;ZtJPO92r1&!>Um)D1_^pz+34f{hHzogB__5+Upsln^jwLZk
zM16SlzKHJt+eI$!c;OV`4B-Od5@D^-IIGCVXH4clUwD!5D&ciPek-Ql&xF4c{#NMw
z2y{ccsJFk+IHQoKNS-b9eFm0EK2LbD@LJ*X!Z(C}5r#8dIeEfD;V|KN;VdEN-eJ9r
zg9$uM@&&@ngf|Hv7xKe3^Kot`;$MZvjf6a!FHeD!gmZ*8KQ-d7lzg-Bap8-?w}l@I
zvqH`uKRD9vTp_<mQ$9nuPS`5^q41|ddq)fX2wr|NUsqv&;YcAT6k|HSfD@~PEy8nz
z-xgjYyhHe)@K?gug&zuyTgUP-&}qNF&^U9DkB~fH$fdQZ7t3_mU3h?SwD1UFrLa+W
zrf`Gsr^3gDzY)G8{6rX!y7GDo2MZ4q&JZ3itQW2kt`lA*yj6I=@M+=e!XjLj+0OC8
zQ-!{7z;%+}7iQq?HTAm)_Y?LO4igp&#|bA1j}#s!TrE6<h+}n*kgH9Tn}3ngw@AK1
z_+7<w$}H;LD!fzi_ep+8_^9Hak^H>yWyQZG`CZ}rivNdXu3^J+xUrrX-iExlQ|A4J
zm@h04_7e^e9w+4cHR@LhYlV$MUiX>4MtGKx*MG*Z6K)n>F1%KFgV3&*(7#jiR^bD}
z$A#O4&k60FBJ#Z|`3>P8g&zn>O<{fbGLgs^fkfVChzVg2A!iO@yuFnKn(r2Hj^d9K
z+I1Q6Rg!Ckjlz?JYlQqzMY|UW&F2g9X36}V$Mo+BuNU4dG+!{J-y?ae(8w-`e_S%Z
z`q0krgzpIdB;*$$rYD5Ggyu_z_yZ*m7LF2*5!(F%di?lAJJW@B|A0)M0^^StRtjr`
zO~REzetn`oC%`3MCA>!X1L2Q^cME?id{Fq`!Y74K3ttqzBIK7XmcywMi5a|~03*V<
zu#?bOGDzo#ZPVj;!nM#ppCDSif4=$slgD@vC;jv7b8(ZgJm!#3;V1K*(msANd*1y%
zCLVwtw+#HwcH0P{4;cQo4aI+kar?B5dc}Ss!aR=L24Uyrv;;f1xxL^=0_=vJI^0>_
zT<mGty*da{T#Nn9Pn(5^bbEh?y#W|kw8y&m_7)@T=RweG#sz$LJZ4^p)Ah<Q)&}~G
zPfO$P^z?H3_4B;N&||rb_scyaEf0d;`TXt8fHuFZ(;%nYI~yI(bAk5QY~S7{g#A1S
zdN;rx_596GTZf2rdz;ei;WnPK$NPq#hc<o!dw1`qy;mbG-QM?LkH?Ai>xkX2->nGK
z-can^nm}}}^9KcFrg8tN(ARsp$L@K|+oT7uZ9Z<WV|@Y0a=AT(J-vQ6rL~t&jDG!|
zMHtOn0kCZo>~T!`o8K2iT*^}0R_K)=GJzO$k=e@yvdpyZvI*-rcKyw_$2{qJ_n>}n
z_)0)u@8A(bi-soKw$J7<k1F0<9`ij1T7f(9m}i#0RQk2j$)&H{u`zniErE64D9zXq
z+~^H#HXd_tudt?X&94&`HM!m;r7tA5l;(KkG*7@v0W)(;N{==^^OW47`3GA3cWbVO
z_N&m|0_{sn2ll)~IcAqGK#p0Z$EI?Ow@_hi-&)wO^>aiEcc0_>Ni4<X`EKpi$n$C{
zPb@9Z%-jW7p~02n=LsCnIwwcuj`R-x&i26O;Fb$Y=L9aBR8bn(*d>6K4))Kuv{y;;
z$-j8Fmd-2<Tz<o(fi(xA9m~|}&8b#T&pooVq;#s<FuG@vm&}ijr1f#$4U=Ep9&Wc<
z!Pe5p`1{eiJrwAUgB%+OfrEeN4SZ+wBML;#eL5q26oxGL&O2~13))lhjQpdK32PKA
zLP~HU;=z5cw5Uv@Huq(YrTO+~9Sw7KcJQG2gQATG&C6SGf0`WBWirFO27(jK*APMa
z^<iCtWi%NL4Pq(9_y>M8&q9#e@IP`mG6#Y=IHkdlW`%-(XJVs;Gs%@EKbk*RjUU|;
z_Os}?4u15zh|F3Ai{M8y-ZA6`Ba}mZ@uTNKj%T4N;76Z>Xpo-bZ&SP>{5KQ9kA8;+
zZwxYP@Cb%)?!j-&<VUw44*ckDi0#O5@Op&6kFG>|E<aV1AN@Ws&Yv>iM>C8vv@U@w
zF%<s=stJCy6Qgmu$bld2#8~`9W*yeUi9SF2uV#q+=nE0bJ_G;Q3~L+8{s1P(k0zfx
zZVb*tvYY`g&R>n-M>{bT{{UIRk9J}--h(X|D=`+Qn+f>QDm=b{;y8(U@n19V;S%%X
zKc?jpi3RbGXllGf@S}O@Hh%OUSgVJ_NIf!}VfH#X=HN$D402rpK2w7q&4xkFh?imz
zfFJE-@}rj{g<MZ-GWgL)plZgCo`Pase=q9HFs<_!Ciu~=8KHQH^)AnvX{o7o3D{ZU
zN7HaNT{pR_gm9=50{GFVqiW<wZ-5x*Kk%aoEa)Gs_Da7X93I|ta%*9Z{OBB{iXW{E
z;zz4u;zv6v8b1$t)A-SRow6%GnqCE5mw*p(;77Z>`SC0^@qX(i@}s}c)CYUsfL<g&
zx`fB^;hw)Tv0wZIcJ8+L$0iPlFJwWFW_8V^a*7}A3QF;#T?115Xjkso_(qy~s#6ck
zTM{?s-_xB2nwa88J5!V5ud^D@tIpHo7w{;(ko^qm%5@1Enfg-agTfT&#{WujN30wT
zBR~2|w&=AEJcG%PCK(R=XjcvLqZwk>uJ(_krE3HKF&@WdB$7HZsT(~h9Y31Ali<TH
z`O(zF5lzqwgZ$_VtqI^qGadYBCr1-!vS9F|og7PSWh20kcKLG?n<#@H{SfZn<VW+R
z5c$zAeQ3hmAHa_$sWGE)M52P_fgkPCixW>#20xn9l5<^xSJ4Raqur&XBylM1gCFhm
zCnese41TmrpOUzQ`N5BN>mE!`&{3BBXs16bQ5uE}el$CW{OF%E9sKC4ti1UNo>yF#
zfTxo2qsP%8_|ZH^j33>f5m=WXg4Y<vkG_m1!H=GTE;D}gQrZANnp35VAI($29i%7F
zA!!H6L{<(5iLA$P=oTpC1$H2Y12j#QQU39K!IYSf!?sNc`8flR@uN8k?PL}|`cPj+
z?M`C1fgjE8%0CB{Gk)~fp^>m_H~7&MI3n_qN`5p8BV+y;wjcaxjR=&;hKEBmpFbRS
zjUW9>nwp7Pk{?ZhrmkjI@S~j^Nvx*no%zu_psZ>;el%&ciF}#@Kbm(lnj&?T{AhO^
zLy3iK5cttlCO`TH9s}^Bd7B_V+T0Dmk9Mt?l9)?-;76Zs_GTr@f#gSTw5rZeWU;E?
zN4pcQCh;Sd2Y$4Z+twv;@~Xr$ED!wXQ7E5R^h7lcf*)OK5#UGH(E|9<tby^PZ>9$L
z(KKQF=!01%_|Yx`{AjMwNPe`706+R(YJeZ@BEXOSh#KHWy9n^3gRBSm(XN!oz>jW$
zdDhDM6#Qt)tdz;%M^iq=mwkTp8Hh*>qH*w}DX`DaXP<!|z20Q-qj^!JV5Y#2=E32K
zB-!z!A3{VAUUj%G0S|7EyIDu@qgkpe{~13M_|au31^j466$E%0u+fbHwgcgCh$p(%
zD_|QD!zD=Ess-5`gMA@d1;ArYvIXEr^U4Q)w2|V$j~;3w_|ct^j^AS;6xr*Wh-~9W
zpA0L#>1VViNmnE<$+7}T`?lcq{0*YWkDduF@T1>_9#<jQ2%V06&6;@&409=h8xa!@
zF)AGT4*vHEtYGs-kVWWbO(q7m;-_riV_^kL5AgLXA9ISa_Z`EUj_Pzh;(8-X4)(tP
zz`wxg&aFtl3PHYxE9^wQLo5!*+}p~yS7>jH)n|WHrvQ7QEpITUD=Tz5<P)&>+lGIE
zLrt&W6Bf4g{<Ba3E7pX4|G?21EqKL$rsBS?xK)VzvEnXGi~ED(Zf=V^U>YkX`6Q$d
z2n1rNBKNFdBDRmWJrz&WUt!*M0M+lim+Kw$OJ4&4W9S=a20+^{>Ovd)pMNGk>u0Z@
zfI)hIpMc>q#5+7THum+B4z{8~_z(;w+c0GD9Qf%3aC`UdoyK!Y+iuoO@DQiezQEm4
zzj;o8ARKLFKtjv}o*78VZDl}0o(ViZkdoiZfP?}Q_|%4!WGe%_B!I6Q1Mo{SW)h!H
z<ZjGs21=a}wK>>lK>*hmS^bR^Xl{_XyUjJ_Xu>e;$U#_)-OMtu!3oh;1|D)ktd)U3
zIw7}}0arsK7qc>0jet;M!D9%nMqh(!yUo>LHo+Z-_3XK}%_@wRBF3p2bNfw*0q<)B
zUQL4D%0Mdvt`=WoKjpfj39LyNv)B*ckJm-pxa5HQqt(&a$;f8WwJsbz6L_f$=kmZj
z;llYe#s}aG57#_x84%NUq`BJ4Ziq<RSPUYqh!~4vF<`$FR9YU9B_cYl-~v{_wePsJ
zI)qpk*SGVbU>n|<Sry#tG8f0rP2bXG{`3mErK<yf>k!9X%O56z&*Xx66=N2zXlz*8
zSiU?-8eLOzz^dX=drgf7lVfmwLw(g?k~<cH23FTnS+#I^c|}caebv9kcGK#nFKG8m
zIiLH9!;6MgV90>ITUA{SrdnC^>J?Q@Luxn@NPz?w5dw}h*@!NbQb8;<kP-2?;~Im`
zsVpyVu0aUDAjr9qgkLH6HROdk%)Q`fV{wDVogj&O6-eCmpm47ug?kbvH}4C!GP%hM
z!SwEiP+>CMjdPm!aZ>Maw?2>#4;Mx{Bo7V`92_p}6COA%40-yVbJ(Qlkw7wB*z2&g
zJbgZAp74?3fgqHBj%>YIz3{OvTR5jE9PSw@iUfLMGWSa3f*0OoTx?A0o@HEcPWV1^
z&kad$y4fB$A5Bk=h0%_%c~TNxnL8xIxZ6H=@UtgZ|ID-Y;PwnEH+USSFOA}wVv!nC
z*yk~S=9KLFCSD(0URPV*R9n9^Ik=i!%jVjK`oW-b6Ppl6f_+MMlu1YE6pgrzr%E=Z
zk-F0<oFcV~0-WNfrgKQeBlgMtDXMfEm%RPKZAWI_H`Tf^e2od;o_XHZeRfKG@u}8R
zEN6Few~=^7nI?TajgMPX=9tMmeVa~fY%ar@E6QyHY5S<vs1eB1j#Dl+dYOplqLjDM
z!1v9Uj-E@Ma{J~>$Ik__<9E45*w2VB%?#>zIe=dud*XTX=k1<(-o;-ko;N<#r)~KC
zm9_<qP0<$dW#D=9S<K&Z5$KPdPZ#WS^1Au7<8MsgbtK`JY8t=0j{NRjM_apV+z6N<
ze|my&IuY*!swFoI`O22@mq@-=c&p+cll;7pPmt6<2z96ZVj&-<8PA`(|4N>ADeZv>
z!k2i&V}(nFb;6T{X9zD6ZW3N8yh->I;m?HIh0h9K6}~6L&vz@IUuId4(L%PH@-f0C
z!c{`NeX(@T2tmC|g?9-b7Cs})#xnx-jGqVO%SOtagM~OrI7hfd$S=K2Un{&wXmj8q
z-gtDtdldhe@I~P#!W=x>(9V9s1BJ!HrNU<6S;EaiPN~EEFAF~r^2H?Mdk7B_9wM9~
zw7FcNXLGj#f28=W!Y70;3EvU^T{sF)UMy#_aGtPA*dpX-8tQ#pc#ZH5;e*0o311g}
zDBKfYdn8T(D_=NISS?&BJWse;IF_GEP@kznn@|VxQpqcYn}k;jZx!Ard`I}t^0k*o
zT|G_{UMRdmc(ZV;aJz7a@O@zj-xt`PuEKI5XMAD2P3Z*W%FC3W6&B(>C1szdJyEhh
z$NN!|mk4Ww^}=T1DZ=xGmkEC?yqAb$X*_J8&%=IF={Dy(>SX+D;A@J1j|kcL*T9by
zAH)k(#%Bs+M6@FzxrZ>R_<@oS7LHK-;gTl`rzn1|a4`|}wYlAaHkUi_GR5B_ykGhc
z3vn5<d^k-EV?y3<Xpi?OqP+?O_LDq7XxCrF^PL&>%7hg{yAC6Mg=Dz1nI8Fq)IV2v
zzHp=PV&Rp-?+Je({E^VE*RVtS4DCHEd{p>L;WNUQggb<93+;N2{2xgsDTwy?L5Nr=
z<o%8E5aCGSA;JklyZ%G(D9Lk#3x$h?K0lmf0@`gB+I<4@&OGt+m2US9r1Rqx^Iapn
zNqCEpAF7!Cq;Tgs-FGPdcf$9C_NgEFK9>9sA>UQeo_+EK+I<LkkmAjM2(r%)AE)>U
z!f8S-aZfwP2#*u;gBjz`6rL~qmhiK9;WtT--v(*tE}`AuAm1<fVIjZ8QST`szXnr&
zN%%YATS8oxKb7Zwi1hNP*P-qF`B(6~`HZ@c-;IvNhT&-20r-zw3*X1uHbUrwuQwDC
z4D<MLqaM#ef8+I!+aT<?Tze(hxmEUd>jZT}m^$29-gN9~*==FyCvi>nH$QC(BGT=>
z2z#8Tn)X;1-yW}@ejWt9O57txU@ZBYpLPNw{4mol>F9jwcGjy#M0&Z+{lRHQC$U_{
z`{nX_oNjM@XU|I_&fokrexpgZ$2o<0kDxs^+qZWC!hRkEy&u6I_596GI}Z`*_HIwJ
zho-0OU4gKlhc<o=d)N90J1uPs!s+%NfW0W<SU+@8%H9nK(;mkIx1~_vZ!Ldg8uvSd
zzMj`}_x$erqzABV74*jX0+9W}jrXVY`aPD`UOXP9>h}b~Xx<8dZMVZ7$E3gceL+kc
z9^Na^D?wxe@p$|)d+c|Xnbuui660?Y;{46G$2{qJFQR@g`$|Ax5B%=oMaj19Gx^=a
zMvicN@Xwy7I&ZKQxD&toC2+erS2g+F7vHkB^qZx*8#;mC?QLKCN(e0NZ<Ko930&+I
z?pT!3r()6Ui3=uXYzS@qW#WZIa6@=wXiNCgj7x%>*XAEP{?TAbEPvwEQtwvsokNAc
zT@>m2-9=N8BeFia@xPHHYh&j6=;c{gL@vqPT+;o-@zY9~Cu3OtMD&m4iXvCGa%HcN
zS+4lTob|EG<5y%~l9QGzl$I-oTpg6lTi?NQ1=e@m*x{0no53x)qOGj_iIHL6t(}aE
z9w=Ne;j+@K;X5W>2DW<ch~G}~2A;qDfznP}x`6xrO6gPHrIUjFb1&^#()Y<pr9beh
zy5CTGT<OG8ug|fICYEL-dsy4n6+E6eqqG;!h6BBq6KlJ#RzLVH3Kd>f`pTqfrT0z#
z?e;`F_IDuWkFikTLmZk|9YzSbj5}}Oe*YEMG|-k;0fM$p$msluP|L^&uf{0=9yn*U
z4K8EUjQryXp)l9w2%gJ~M|J0b#~j!PGXG)Bu{8fIMn%K?s0tqV!5HmrJn)%F3wA|R
zFxiE#NrJPOaZs0|8RoMyIN_BHe}g*3T~;Ct4ibrn!8!N`PWTQ)g+p)Rf20<f13^Bb
zffLTk1)pPLqlGi4B9)x*OAu$AaQ^1YGTQd_u?WLg!y-80jCZWS$q408Uz~9Mx{H&l
z4o>)bM1$xR-+`Ke6W#@}VEmyqG;(8*S%c(5f)oA>RLKdykUD{A9I+i44nBksIN|KH
z+;{MgoN%tf6Mq!{zzJs<Wr!2*N({w6LJ8o6J24vnj){3rjKvo)>#!b9^f}?i-Lg5e
z`2#b1Gye5~p0y2S_d?f@6Hb<Pd_4^ulI09|@xMYBoNy<G;`{*$PPh}J@y=|)Sc$Rt
z2-f8=iMjE6D2|hu7r%pf50{u9zmf%&NGymasXSgHIN^QJA;t;kgzE7>p^D&yGt6F}
zPjPw{#UMH1y>ZaN31`C~XT-@I11H?cXM@yv4pO*qk2M*b@Dov*al#kVy7l*>&J5G~
z&8%5j#BcK}s0ldXj+z{evtpPto1G<2I1Oi?gn!&s0w}5wzzM$|RV63<28eO;<G=}L
zm<0`BHCOrtVH^*I?OeY6At$^LImHQA264hwF>%8EV^PU^-JLZNz&W$&QV&kJ6FYP&
zTT<<1{#U2dt>oPJ0xI95QJf!to#Or0OXP%~L-E0$_n~^^gfHNsdAR30CiaVOVy(Bu
zJM&#c;ea@O{lN(zY+{NN?g~nA!d(MWoN!m?v2o5_3{LoP%Ucp3OY!MW6HQEU!kwu}
z@s8*ZaKc^Q>G6|zlwQatABdcAo9O(d&J&<SPB=Rcobc5+?&O4@$`-xW!Jf~+39n&6
zuWPW86HcSd+SUGXv~>MC|1loNWd@QuGN~Ki3^`6XdndskROE!aN_mMYb_O`%*H{xm
zi6@y3PPmh!i7hM`oNy<{5;w3B;Do#Uxd}cvkrVzB?)Vwtgxg%h;Do#Mp^4wKS>S{_
z&i07JaV!s<aF<@}=KKXGoQ!L7!heQFkQ44MB_)aev=2_W)1Q>!0}(mlE`3Vk$Fv7d
zIEkVem@}Iz1dtQ%^k*ejuzYaB**WBdzs+=T!tF&*;rs;8D{{hlDj6qyBn^TS&U3^#
z;dHenC%hL*Fi!YGGzm`lVsx2t!q?LVIN=AG#vj7ye;!SDklsKCrX3^`Sve?eLY=~)
zN1%`w_!u!9plPa%@{i~Hro?<4wrxtt&l#+Z6V6d+C$l)=b9@=KTg+|)C!FVV{>`YI
zal%`nk+5qCIN=m<j=MRu!3lRg7)s1w`@sp<h(L*KcsNA!`8{FRIN@*6)G7`ZaKb6j
z)K+E%C)~-A#CO?q;Dk>@J8aHu20n(es_i)8<1myG6KD#YaNf;mit~Jv6Yh><C{fA=
zffG(;a>AeHF#so=w+V8>mrw>L+_hp#f{R#^6Mnwgo0T{WNKW{TR@M0lk5vUH+?{YW
z2_rRw6Yk^{iG!(+IkTO-DnUvOIpH%=KCkGB2~+?le33<f6aF1)fD_Id7$^Lj)Bq=(
zCX5rlKg$Fs+(m#BzMYK%C)`DV6aFGKzzKH|;Do<N4RFF;1UTUX*-mi6T`73&l6@h}
zvsTup;Dl3VrA!7VoN~P{`<(F2h)8sxad5&Zu+Oh%pMewpeUrfn=S7i%nF1%A2Ztw;
zWXB1A2@ySb)gdRG2iHxY4Nf>qb>+Y7X96eu8&Cx&oKfO_^SXrr_Az2GH9IO*5a7w@
zp9}pE4u|M~k<BqU1_7%8IN=#=0XX5b08Y3~$PZ39CtSBVv+ea#G&BT7_TsDcHct2k
zSm{lNk~PU+pp{+{4}4xAxfBLr7oHc!39p70IN_Y#ChPn_msaR>yb5udbfh3l{6@rN
zZb2pz#P5d?4lz9(BJ;ZsvLXL){&>R_KK38-hj@_fdlpIvjOg?f)aD`a5bS*`S?!UX
z9!Fe?ApQz+1x9tg6X|>hX9V#>saI@qk05R<_QGt&jqAX|vr!#1!Yf>Fae0iJ51H@6
z3U9~1z~LQkLmb~#UB)<0Y7jU)k8$^-FRsDf?>N|CMX$%+AB1r{!1r6HxO@D#46olq
zisMTO(+he1_)?R3U-RQ4-v0bB#W>SB9c17@;9eBVJu7z~VLa@8l?me)Pl$ak!njWa
zXQuvX4DtQ_1dNX_!Vu@F7W7VA3-Gs3r-<V%ga?W^fjfBI8LbTPEPxPdWk5p21fB~>
ziMBEzA=?C=5lC^IYY82UfE}}HfmY5y5<4j3`vW-n7O2Jq?wH&=qm_XgCxluVsK*W^
z822~Qez_sKZF4O-nlKbQc-@30*n{5cj8+ER1LNvYD+9l9DUntNI#_|LqpfYVTEL1-
zv9f0qrdx0p!PV$k<ZHLN8q6l}IDq?J(k>lBK6bus3V3q}Nwawz3ms&^c?1@`M;17(
zvt+Wsd0Z}X;Si6+gDxCp-~Y{pV>DKdJ;PRGN2JAPK;~bXwTv`tku+=BY1TTVS;O^f
z?>07c81{(Qh`(N~43EK%$<PUlum`>M=dEF&5_`lu5r4f}8Lq>QNx=!5utV>XH4JRQ
z?&~ppHFoF`wqb|f^=lY-61%U*@N?LqM@U+yoMuFd5`=v<hG$}j8ey&lXA#(qozab(
zGD`ZD?C)bQ-W&H~8wwr16pw)4--PBd%omv$3IvW%RD0bT2CA|9dJNZNhaQ1L7kXE&
zVc;_Cz8=Hh!wx-y8{X@0S;N3DvHN-qKaU-Hgd`dTdv~oFhX6mW`FaeKTme0T8}r8?
zhiwJ;pJAbpi@<;XKJQ1Q%lF{cx{tZP*WLzSPUe2m$o~*?e-xSf;b=a%`}ySVH*x~@
z4xE6!(I#N;kUjx>u-loSvB!<ef3UC!T=x!r!Ucul1Cv;Vu<d_Qb2vQK$oTCuaH8^D
zWayJp_49?R!$n~A53&Ere|J_@Hr#B*jg2e}=dfYL;hcWqZ~=(-vr(7ekRdJvGXJP`
z?P>j-Z$6kaHq|4CsYecXJrXWt31RlgkYu=MEL#?t83`1_U_%leobNdOJF(udP;YAX
z-_K_G@8j!Nts1<1XmarK=9-q}OMu3R9}G{T!<rhZn-NjoSW$BrI{BngO@o&w2QRH$
zS>9MZcvy1qQNuyQuWuNPd7Nu2n*R-a{S%8uf`|Q2vGzgYE*eGR_m`c$-^S47z;zR2
z?=t_pKRLEd4!!eI0hlbjZ5Hsf>9%cl>$aJycbXVKH61&Sx0^5CO}lQhmt*2^o1Z#u
z#&q+3@;<jyj9r)i<&6K-(QTXI{PS`D+a`zKE4qJs2ZpkJ?0+s-kaB*}nA^wxPg|A3
z&5e(f<}1SW=MUmNbN$x_#t+0#XPZ6T3-m!SJZjG18D1ooIU_63Ig}UZikUI;F-zEf
zfnM&nxBp8U2-B%8<o)S?QUU_OcBz!xXAdGKeG7u!&^0{*a{BgV<@&P^*vI7dACy+%
zT!we~1>?B=yF{C!b6LX8!s8PU=Rv<fc%SeiA$<w{74xJQ!yb97rNSA)*}}!bDq)jw
zmGE5Qg+lYuhP^8#-z2<C_<)d)gT@0E{$BW=(B31!PA1w(J<iKUJWy!-OUUd8#`8Im
zc(QPvaEtI-;cY_WO+x==$?ppLVu;cXX$iz}!WqJa!ezpfh2$ep{}Lf5QlosQ@IfIb
z2x9ze!ViR9aVjvrP&iCDUN}p*MtFhnQsIw;ZwmjPkn986?I#>AoFF_}xLC-KrqsVt
z_}{|kgl`D{A`Ih|H}&&`Hc234u363a<-*g17YZ*I{y_Ls;p4*J2;UKYB8*3z-JZh1
z!o!3!gk1X9$`|tU6y=MAR|<b5oXgKtNG}&Q2-gTN65b^IiEx|nd0{x}>~t0O7mgH8
z7S0n^30s8c2)`}7M)+gl!@}o;zZZTi%)vJuwxd8eSh!l~&!cWjAVY7v;@=Y<if<Ck
z@AK~$NcQ>nOC@uPAL^|Yo-4dSxKVhu@OI(Pg~qo>{#PmE*uEirn~1u6C_R!8DTjnv
zMC8kpoG<LD_yLj!35ygzR&t4Ovf^h+HoiT|IacwNimwqaSNtl;rwY$d`~{NN3BOH5
zyS^{{sc^gSb>T-uwCC?aT>dN{PA|ilkoOYW%NN><Fv$HR4-oR(7WM31EpV~qO5t+h
ziNceG_(Ej)zApTxkZ(O{?-Jov!fS*-6y7TQFX7LGj|d+VJ|%os_>ypk@NJ>p2T<-u
zlK(E`cRJSRtIFGdMD>46_>|D+@4qD3=kNbs@;gF)Yh?TRDVf+!xS!DOUx@el`$H7(
z^Y_O{w)-0N_??n=?7jx9l<d#nzCv=d@KoVi;d#Ofg!c%y3eE2fcAu2|tndY)-3O8W
zrewPxLjFkd{|JM;pCLXb%oUP6!uX`{0O3I42%-72L2r^|o9z?wQIc(a637cAmkE~%
z8-yfuvAmOoX9&*`@_R1R9~N>-M#|3$UlQ&Rl9a{t_k>)coAUn%BfQT-&K7nNCWK%Z
zTKWOPA;Mw8LxqP6j}+Q0zOZ|Y<l}@DLQccTa+`!Jg{KS86yo;zpYxl*59NJ+6F30a
zaCxxp0Q|>Kfz*=~Klh|>z8*gdG0fw~je6-HPH=c_8-)M3EqWy;;k#5H_r(_UdV4yf
z9?P4K-M5XPcMF6tZ(iE`v?-9&?VSpHPhy<W9_!-Un~$)c2SM)++#^X<^EW^31Vs2@
zraj*gvnu+PPfM#tIKABI=%`zu$8s6(mkZiOJA2FWJTHkjfAh;~K}5Q}zYlc&5VVI|
zdCJ}e2>W>u^u7su_FPB-o1b<b!s+&6=y>YU9-5xAcLl<J9t6EhVQ(w075?U@@#|!|
zy#m<daiTqRQOe#82s01I1GfeEfx+Lz{>C)!cL;sGSns{_n>ZVKV|`;l|IplvaC-gv
zrL`9%g;f2XKp4$i0kCZ=>_IiP`Ryg94G-@R&>M=#1mZhkXSwW8mYLRFUO^u>yBVTw
z^X)NDy50yB`m%Hgz8?H0Mh;81ZJ+5kF=E*8QKtUceiOG3w*q(ao1o9cWXz3EzlpQp
zH}Q?qz=kcQ-oOT%7r&R+r)FtQw1A!vhZLMuT5O>}!F-z;-s_WTGCsg>Kl>GzHem5p
zHE--yj%MYkS=^^~Y3*m1aqN?>gzFbyRr|(X=#P{Bn~MYEY)<?kmu#O?x*%}Lq&cNM
zI2(Td0DL0)Jn0oqDm|)nbLl(qjObHSt-2Q#tSud?)|RNX5w&)|CtXVM;^>Ib=xZjt
zx;@y=Bf={jxcHPeyu!B^{~Z5sTzoD5FI)W0H;yblbn)wNJQnlER>)|iv8yoBcp_eJ
z$EWQdCPn=O0|Rao<^~>!l2i#-iAOQ|;3`3mG2A1bhZKAfDZ!(<mmxFUBfd_(X!sS3
zIJiX2hWR#^i0M!X^5<e`Xx<#EM?=@s!tMAM?%Vw;M1@1w;eUkFLkEKEQA%V`2g~*w
zMmJhG^E#wv!rkE%#6?4qYl9ykkaZJ^j9edkkl_e4BH!=AcrSZ2{&DW}9O~2EA@bcU
zvP9w^;$P&N%w|MqfU#ag12=^2eGYz%1gD}}ksE`|8vHKPZtn4IsM6hGI^y8&(1_TM
z3<pEdjdrt6$o(^v@}mbww;>_U*$ARVT^L3gba#jjQ;DHCR~U#6%W)Nm#y_T!VR=rB
z#ZO1)MThlpqPaUnhv(Sa9&>l7gvspr`1cBSYa6Z$r@~^t=;&w*^2RwcLiCU<zkP9v
zV<d*+ze2X?p%SC<m8|GkiLv;Ftjl2%bK^<YbezPz_)nPkaEbZx2=kUmEQpsg?|6xD
zci>ez8i-Dd(zP|t_Zrb7vl(Wu|B#laXHhhFhf|n5(;8;(4v$ejS~A@oCZTNl!djEz
z?r=X!TNj8PAMK4=xc*+$nPFPz%cy8s#C1W)d;y~6S)98YOyIaxY)LP6mfRg^IC~_L
zxvK=sX$=AH4xHvb8f}Sk<-hp5_!m8?ldS@Xg3e|&SNa8E9COs=lE+^Yy(78<b)>sP
z^v9i*f$k2`JN=PBcZcX*lA`e??6AAD#sTQ=a3K5hClZ~zL-fBo9fk^U3Vc2vNAFSI
z{P<fG@3&r}yTkbuAMAMss+R$G2fD39AMSaRiT&b#WUaTwx0^U1eiz&HXx1N0bnXt(
zU#KAG?ht)K4RG!b(I-{z*m!0p@;=q+&z83&ehDo<-6;dH8HLW>A^NOLO^P?MC!bf|
z>2WTh6@4N52iD$MaT2DZFLe$8=<aX^#T~I?9Cx}qoWT~o)`4d*r@()J1--7pMt27u
zYi8|g|2SH@mhvCtaa>|Z>d2&S<;Xc86kVJVW$z?vX&3GeI$aXm*cotlu=NKq;rXwa
z4tED9M-zWx!EkqQaxB5;xG3BmT>jhypAVyOceork>I}F$&>tiUcL$d~G%=Yn+#PPS
z^bv`lF+bcLTzYZhU>+*CJ3MIVV-pXc5jd}PDJe-zp?$bJIQ>b9Lzo}#4(?JjCGi1e
zxH~**`KKr5vK!&<;PhuD=$jCQy8}Ci?hZ#$hP%Tm)1RN<c@>4b15YJ$ci2LMaChK2
zV(t!nVvNGw;Wx-(?hbv~B)B{D#!(Lzz7kG+NE>i>_`PYEy8}-JcaW}ycG^KQk(I+i
znu9upLtlqNUf^!TaDb+%GRi-mx0(|3aoDygA^)?8u&X~up`FaQeDJ)a_k^yPa1=ll
z;qJi4;(T(^W6{DubP+TXcI}3{0|i`65?8W^;O^jhFqF8J?T5RAMg&S^!@)Pl|NIiz
z?GQaY5dA()Jq^Rrl0at)H1!W=g}Z~3BMCYuM&a%-8MQNa2L|qjvZ~$v$>`dQ%un#U
zH*p0`!QFv(GnzVxGTa^9aSSDD*&w((P?_!y#WW3f2i_*=?y#Lj!`;EPVoKt9=7+n3
zy-zEgl{gf3qi}aP!Kymn+<u~PcW@_MO=2|l;qKt%6^X&rhr5H5S0zYAkHXy{ZpR$%
z4kc88yF*WlfV%_6fft3l18Wd0yfTnjM-8|;(1f`=e3NyAyMv2>yF-!@aCdMKaCg{`
zBMa^hE&}cjbEyG$2NwZ%2hPV6g}Z|*<uSNBOow^a%K8-U4wP9bli}__nQxg*rn^IQ
zb4KQTL?k$8LKN-}6zuS^58&=lV=~+wcvYuhS>f)$gToU^@_v7eo}Llpm7oW&I#IYg
z@Zk11f;|Cu2bSu}|AC(g?hda*748m<DhTj0V51uYjE)rH5Kr`i08c*uTzJ*u`64`<
zWALvCSOwsgz_)8rxI6I52X}`!3x>Nxriu6=#!3Bq<=|g9zz3tOGczK5ao+nND6C0x
z4kRy$-3uhohb0)~^ha5k`=0I=fj}RZEn`(6$oJ(*d&=ou2c0#&$Dwad@6FeFr}gd$
z6Q}lm74fI^egiQldztp#YHc8VEb?UrX?$~_(}B?IcqL-OA@~0W2=@)pAv7>0f`+?!
zNQi-r_)%N<E2d2CdKc6dA+i{I;ZNAOX<ctcTnn<y!(R9n{soTgd?wN-qpb1R`)#J)
zj2PqUA@jvyzk0^ajI(gQ2)vbXZ&+Lx#$}^Te5&ft!Y3eXTj0X*20SwFe=8#C3pEw{
z{?|e{5dpq`J76~SwjyFcU{>(MOtjJraEN+I?1A;+r+fofK%bXfGeCFRtu$~pw01Rc
zEn>YA?168G^I+a;@ILhUGR_Qe_9}isJK%O`?P}l|#CnUd2R4W2`35+%)g<g@U<Cpv
z(7<cZYG>d;_5q(zy|pxOYuHM^9J-saTjrl5@L$*uAV)TpIl`lS&|Ji4{JLA800&Nx
zi34lvy^QC(S?3Shfu7HJp<72DMa;$>D8Lxyo>d>{uy3t^uZrtOC@?N3CueGxF*%1~
z#(wko7!o)<W>fg*9FlWDtW%(Kpd|7g=M4gvNIzw2myF1r6L7rSEft`+{yni)!0f<X
z6LRK7=I0!n^EI=)f7mPXbEPjFkmfCN;4T?45QhZ(6$K86P3@92TLV#(sH-%)dXOrH
zHc%Y=MLbPx9wqNIUTw9((Iki`Nq<Ky7C;E%4Blz$Ybmn`+|A2`fw@kIwlW|gX2Q8H
zCAXCU33(>`*rn`dRf4x%O0ty!ezbziNd`{eT<q{BA#k_S86e#qLbR0u=k_s|y!VBE
zJOfLdkZfh3#tHc;ClzGRZ6*JKePgyz>~1!s?q+k{Vk;a>Kr&W1AT(pQ6%H7<)(O#8
z26)XwO01QEKR6-R))sKBotJ@fV%XscLl|nouMzlEft3hCtqi!feyy#oEuq%7wzlM^
zwH1Z2(QG10j;6I0worq1n`_T(f*ULAc}#cO@RHL80h|n|=xTlpYu*7n`hdX06Y<v1
zjbK@X-MAtIP#OMZm?gaaMX1>Z5NDb|ILaY&kqg@j2|sh;d>ZbKo%*|O`y+~n0LwS<
zB{)?OJRiXBNAM>Ac0Pi6u;M!S7(}=YQOwR(qal9(BB*qNbS7JH7Qv~f4hL*g&o(Ht
z5^RkPiL_(UuKT685_)j$A}|Xq`5AUH%I5qSyB*WEk&Oe4NPmM->U|$Oj1rgymi!Dm
z8D+=(4!aG}wDA<%$td-HZI)&cm<5*n3_BTR7nfj1w11wZYcRnM!*J7?MR4lJw5cD1
z5^O8L{|pP^7OssW)!+F3q6E8t5d9<Qr}IZ*BX<9o_`U0=UyZ=`u>0NXca)#bH+4^A
z_j}53v!5P9T{uDqVIP9sZ@k|WUyqnxZ~6lN)2=p-dpy-GZ}A0}p8&OP-;x;%i<85K
z78MUZaRf;ICp0uJ+-<MyOi#p0<IdHF^h7OYfw8*Fk{P(Wwk?@~<E|w$5K1kXfpBWc
z3_Jn&OJ*Q?w~J&v>IK5VE?t5n19Y^RN=KW~bhMdjjy9vy9c>nN3Fk+;hO>LZ#iS6y
zKzP8|aDFm808S*+LK)#`@X0}AL-1A!-ZCc%xlbhc*dU~J3r8b?A>qtOu+!LZM`VkS
zg-{p?P&X31VordDyM(i`;ssXU*q!0WWcYU9@FRO+`0Bkd{D=(S<r{urC&NQ_Q{!v*
z!tet!e2;H<>s}bXaZZ5#KIr<aV6Cm%(c?_ty(imN?XYgXZBTMrGU<A6yQ|Bm9+n$b
zmtXmHxo$7&^1z$`YJ!Ti&@HIL5R{A~_|rkn=1`OwIXIGxboxAD+~os-PxT@iKYK>m
zjPY})l+7GJbLz}e56%<K4a=8c#KSoNUMC}pG5Twl)|c0nwd2a$k_S7l0^-&qNST~7
zZ{ozsbLMz(?C{N1l~+=1Y;*LOIA-CzrmDuKg%x$>aM2lBw6MCNaoO;N6KBksI;U);
z!-bRP%vw0BvEc+Po6)rJh=~*Jlx%2$UrhCih9>&QRM$6oSPP?JSuLtP0pINEo4q4u
z&Pz@#8l5a2GHghZT_cKy6%9`gXsoKMDsQSfFu7o9MaAIa!Asy=Q&E#_tU9T-39E7>
zhm9INbo7Yh;WJdRqUErPhQ{VEv2zhGU+mtNragNYnJ?7vVeF^ftq{_7#HJoMxopPN
zIT#TWr#LU3>VLoM(dTu>aaZoLs^wLUORMTDR(mUs!bnIpV(#QQbIVG{Pn|w*_GH&y
zthV9;tId}PD@%EBm%&Kf3pb^d+3AyK9)a^@^6c41&E{#+)W{R1$v;#67oC^N+Pm@m
z%e|8JVjU72bX;=;$HH}OZBu1a+CdmU`-pinCeNJf_m{s|Ny=e~7Alsns9S}5?@}}K
z1=cA^9i%x^XC5(c`gk0mvL=jNUb%2b#|k@$SXoiC#4B4`*RTW^v-I_GcuK6UDsO~N
zbtT+_mzUL6RpBavJAHXwbM5jfyY!W{)VDNM*`Qg8E6qvGxQ5|cR=#RwC9XVmqehgQ
zT4PmtomaM`Zdp_9$*=+2W@wpPh9%`|#LE+uCIZUp%~x$DqIiN<HZ_#hl-F0*Re38W
zp-anHk7ZV3yDRX&#9N6@80e?6rloZ)s4YAon;Vvu)s?f{<x83yR#y1q+d2a()%E3#
zOW|IRo~^1(x=Pp&9?vZz)2@Zkww1?tB+wg`4J~l-^U4~ktJ%_ewnyD+{*4rxR#a8g
zR@YWl`c6o-_0<h1wyu0>6NXxCQ(46-98LHo;ZV>iQYW#m4!d79pCvw7?Ad2&=)Uzy
z^cWU2c2nCkS<u59wzMq>ucY)X2oEd1{qVP31p4~|kn*sd<nfSkIP7V!GniClq4*p1
zck*#^x1zN5ORBkkNm-eBn3YwRS7MO*0<LyTt9H%rxpNSv2Vm#ABdil~3=vJ@(=pc{
znMv&G=89o@rS$5g$ERfKttCS50wVOjBP5N7_V~0+y<3RTyGQ8{2|1kw_4w3Gy;q3P
z>xPb@y`*pe5qf-TrrsDL^divzSFV#Xh4w%UJW4oMxI|bhTp>JNc$RRzko`bA*9(o$
z51B8S7|-?-UlhJ6?0|ML-uKHIEcp<j@1J$7<SJpK@FL+A!XF5KD|}aId@7U^!(%AR
z>mfWyX!Eiop5OJE{xxB>kX#bRg9Br@QTScqZ9?BKYlq}N3Gqt9@^uvQvmEUmDLhWN
zLU^5!(<V~yY2mBFKMMnR5N3L=u(yyiYcif6jfk8}mw2)8THzhS2ZT=v`H7PH1wy=g
zH+igZx{xF)>eUHJfuekY@G{{|!h3{|311ZcLHKuJ3<KTD7Y-8o{#jhrp6OhuoXB}u
ziCy^J9GDai5snki6fP647JfsxS@?kPY2j<a4}_tpD<@CbPdGw2NjO(nDfIob&Xs(z
z@Ot6h!fnDAgntkgXSs5x2+tC(6aG-hIr-QRS@>{A+)vnBI80b994DM4JW^OIY!J2x
zPZ6FW{JQW$;U*#Huw(gKg^v(%j2{!)x+$pZ^Gbi62>JKIcNPCv$)5-_@S&D=<3#9p
z5_VI3AIbfN2PuA}WG-CIeB%^9Rq_nsF+|jJ0TKH$#Wx6d>%Rs4i<u6*jEMav>E9x}
zTWEe<DE~gn(0@+&8zT01h)DmF@MGaWgh70%WxnphUPPn~AtK)};i1C+kG(GejH<l8
zf0LOBA<2Xg0uxBUAqk7hzJrKiaYQzQD1sm%gg~O~0YytSxUUrnRUv5Ht^3lt)UCFz
zRjc6Iy4R)J)~#x7>r(&c-0!@Z7sP6}U+up>csbv_-@d#zZ{FPV-Mxeph{$)au!@L$
zhbex!aIJ8ia6J+EHW4xIKNQ|0d_aiXx~0Qy#1Lvje!eq5pBaeu_8M3&xwnw!1B_oF
ztQRg79xgmec%1Mg;RfL*;d#Ofg;xrFzS%93Zx`Mxd{DSu_>|B-ztFyyCBGs3z3@Zf
zpM@cQ{vdr+$e*$(^UXNXe!l_Q=O3`A^t%c98vxS{7gh-Q(--wLtsovLY!n_ZJWXhy
zlSp^2<gLO>g;xk~6y7ZSiSQnw*|(vbM<vsamG%Eh__FXdq0cw_gXBL8KNUv#`H1|!
zznB8aw3wlO7h##Ok8psHW+Y6vudq^hfRH97j9(=@Qutk=eV!x!WXWd=?eiUa^MeMo
z&w1dEytD_E-sh*;=ReZ@Qu>#LuL<80z9*z93)`0`q{%Gh&ccMST)4Zizi^mvl#qrm
z%s*W?OE_0ZTNuW#5v~(93QrQ!28`)w2Sc=7_JLPPzD`Kf7{=3HlSunE;#0!sg)a+f
z7Q=Ysl>_lLz+{?mQ%_47qCLj|drCIHZ;%H{9x9}j4AV~$9w?kGq~Q$XR|~%*JVtn;
z@KhlUXPEv%Ax-2dUoE694dwfUj|f4UF#R*a=Y)7H`J22pe5_l(9q*Hc(kF!FLjOM5
zNAdvS5MhOIf^ed6im+06fN;KWp|DQ4M7Tn@TG%K&UU;(bbm5No-*ctkD*S=)YN0)M
zV?3?DdFjuGe}z9JzCZhx*N1_|f!nPez3?{+CoV%fxNd@npN{K_VXj{uOc(r>Hey=G
zp~B;aS0TB)hvz+ra3`Eh!;|%K{rP1h==}h~wp@nX;m1vc7%cBCly?Cd!SdJ^zr0xp
z`*{%b)?)2!!adbL{J2A*@WYJD#dqxA`Hc_6EkZb0@9BN;8I5(xda3v8Ju;97LGL4c
zCr>b-!>?-%<Y0MQ2fBA6EDw)csq#)o*w2HY*9i%3Wk81?cQWK)c~`SMM6x_Qj-|@u
zdk8-dg5IM@aLrEoy9IH<^6nVq=85HznBn)A&r2+i>w(92icw!17v^8a@w`dsr#rdy
z>+$-$vaiSMyBF=tM;&Y*UWcUG_ZY%h%PRnOj7E8wy42y11u?KZygH<t4`m#BED0-*
z<#S9>Ug~(T-0gwjEBx}9Cz$R@wC^Q95ztQuUf=M+X<A?6D|vmxMhyMByuSDLv<jo{
z8t(0N#?$qCH@#@ykoE?z@0#m(Yii2swW0S}yKdaQ$=lxaO3x-daF=;Ky<SnTw5e>9
zch>H8-qy{@=i<%Dvbu@MbCa_X9+%u=ytmUL$L4eye_Dr(jp3$@E#c;koxd}7QC<1Q
z9!-CW5Ayc#CL*=Bi44KhB8@pkNEz7>Z7SVdwk6UW-TL#Q1!E7ZD?O`h<L2Z5@45J-
z<Vdes<+{{unld+(Z|TuYZ%PGSP8(a1WZBb`lag~%>8`6|xmg?9TDe)xZLQo-;$SLn
zW!ab2jqpA|Yo>$87i>vRQ}zb>TVnYIMU%&}<X4gQ+~joYVe<|x&)pDf%59EqW$W4U
zcdg~0#7B7*=%qg%uHEp<w1J+PtZcM<fXCAJO^)(rq}tHGp6$-x(B9ge-`swOcK58`
zdAmC_71)>*oZDfu-|iZu{jzo!Zs=$=6gGFX8kW~{RCeC(cvB}UyVJRG8}FU9o2@R|
z(7CCoxpQhPuB!Lf$i-Irxygw(hC7Z+aZ{HKUCu2|jrnit|JGV5+0eDAq`7OV7PkBM
z^#i=kSSMU9ZmpD`-=oD}UEMb9($uYam#veMA9cALt7Q)6(#^SBr-_Z-n-b04QziCn
z_O^!hNDN`gJ)06ky-n~6w(W%9^xCp}^Cs{?w@z4)?6tA?mQBg66KayZo5E$gZs}67
zG3jl8_vK#AC3UaF&r0^*GCA3?uGD)o-k9v|jkWqtjciIDn=?O&D`PybiQb!eg-k=L
zKgB0wt&cSCT&LseDaB}(o?B+##d<Y^D0kM}x;;FWo4}jseXX?bA>AOPOL!UQhg<ed
z-rS{S>~7w8_3ZeZlJRGBz}L3TUg!F;q4I^}E=j&J;ecf6hO)D8quag(E$zK|Yu)Sd
zE0Sl_O-}wUz5(ql{hKX)^lP>B`G2aVu7#mKleYEV+^adezNCIb^6~h_<m<S*%s}sV
zwK4kQNO~JXP1EWV7)jn?T&mL|9ED!ZXLOiT&(YkREH9cmmTQD#?beAuiWN!k{7}nu
z8^!c}<Xp^Gh0Rw%=flR9ZY;BFX1C^U^Q-0$YwkS%;Q4)b;PK)<+0*Wjy*~Jjy}Pkn
zEo@Y9W6xcQCy|YTo4p?dVV8tTa8m~nGNR+~F$%)&Pa%b8BNcp`O(#U6{Js*dV5<E(
zFEmw~H>n~^0KUy=^#~&GT71NS$U6|9TxlZjXvBrvvB*9h_Gb7Qv<d#q_(&8!4N2k8
z>@dq8;kT$TJ&(Yj*+Wo8Biry7)=v0<3jYp&;m?c>3U6oRDhs#Cf}Z}&_-JDO%=m7i
zEjK)g{vh`qDBCVViSTDez4K_pxAr+qFMnnvdl<nN{>)B*8myhzFVHghGyB9u5PW~l
z0<Q`)YnT*I_%pi;aU}TKON~$#_iky&aCj@?;m>R#;`2YlANn)<fOXuAB=Bd(FzS#$
zGgo88c?lbo<HW4k!Dw}xL4{7tjUB?QgNmK#`!oBC6;z0UIs>8X_4v~k>8x+4`vnw1
ze`e=H7vn1e_%m|_c(E|WQ4%Aumys3z%>2s928KT~zw%tRWlxFuu||qxBo@Z*W8S?a
z7R4@N-U^8&v9~xFV<n~tzHKID@!dk~vM6FFXWM%QjC!2nl(rO&;QJ)yY1T0#`1Zh3
zhCefQG+c(4A=yh2`V^_H%OLoULetEj8F#vI<2|pycD+IAH?U<@nXXrn*n5~7_%oY^
zls>^1{>(U7BKWf4?0JahsT!h@g%CjSJp@goKeLSxV<+Md{FyP##lvmf;Ll7IVR{B|
zDIAF6=+7(%vGQl84Dx5D^zvusq^#KfZ03*K4hN9n`%_kRo5Ykqvqe^Oer#VRzC)|H
zDE3E+_t+?r;M+j)zOGkd6f;2Z<*s<}XZDnd<*@@exDUlXHnDe%d+))YSw}oRXOyM<
znYoHm{>)qlQvS?bn@7hEV^L4EFSfiD&THM1?RPgZ<<HC&H6ivWoAIpLJSDc4v-Di{
z)7Ib0*nGymSU_$W3BII+ws|GD8uLzqFTXIspBb-U5`4KoUYpmo*huhYgP66W{o!iq
zxSW5e$Gi+hR69m>BLB<zGvnyQYgjG_zD$Q1jW6I}fZ%(Ebs-Y}Ipaa_b#hkxU{(x*
zuak4*SF;l!_`3Z0@kYuZ_}-5v_6!hwBTNs1uZtfLKOfc8pV{*kKO}w->jS~p#gB+{
zW2H7A_|lyb{h2+6PSBs3yOmVLd$D{Fd|mnp@uw(*;OpWi#<_7K{h2v`X;b3dMuGm!
zT>8p5$AJFKI5;HuUdMP4d@r>6X2p43(VrPFB_sGISRe?#yhe=R+lC4deCct`2)^H8
zks$a^#E^wa@a4-c`ZFuA6!-}ZUYL-^P10i+kiaCF$i^YjI<zSoxgH4$L$5%?1sX_7
zl|P@)St91+vP~yKeh&)sXU0`%7qk4C?cvL4-2x692)^f{Gesn)nm@CXkRopPZV-Ga
za7B<D*#-n(RtArk@k#7I2)<eosF5AVegODe#P`DH&+Ks)H3F@qKQjs}>TG5O!Pm)|
zar5d3g6|kBI@il);1wiRvz<S)o|u~WpV$fzeEDg{qK=~sg0Gv$h!MZ(&y0yl@I9Av
z0D><+CP?rl7nT0ZTrVcZ$FON2_#SQLRmOJ*(w|wAHFZ|}_Z%P)eBA|C7vI48K=5_)
zig;J12f^3LYvcT(mj29!p?==c<Gd5npIOorAoxyZ2_X2g1xD~ao+&`^Wf4a3ZO=A>
z;Oi71`0}kb{h2uh2);Km1qi-Q0fO(dOaX$gQ-I(bW;;Oeb+tSKg6|p>&sN!(g5XP;
zjWQVoU&=Fm+4pC*9*TGo3kSiMg54W9W+3>UWikl9yeU$!qCoKF<nTh0?EIPC4@EKW
zI`n78$t}K|Z3MxWwYvJB_A`OtyDw@1!I!F%5N`vvy0O4sK{y)Wg)Tp5>?1UEUFf`>
zWpfRdLbL{ekDJRLfZ)rk9t7W|tQZ8}0Vev}xnxCNh1~5>{7L&W;|7?!@a^+4iA&H+
zFTuJ(iFy=>a``$P?Cr8?NCkgpe7j8VWlc!a?iA=SYS6%i*;UX)BWFVujWpwL_mHtt
zMme@FcOT#pD&>3k&>ro7fFy@NF%oC#XVi^0T_ZYuFwRnA>h4)Uw#)mdg3k}7_U>y;
zdwNLY&8h@v8TU;M?Pa=*v%K<;(ZJAH%XT25_rh5|2!BH3+Obt!G%r!NtLeH@Hy&-{
zQ%aBO0bXdl_3C02%IybwETF1@9bJO~rxUpzHB@z^ia)7O#MxsZRYg<{<t*Yvh3!K<
z@;c;%^NRBh%xoXpKa`L1GRnQ2oH0<MC7l8!M?4=Z2E|3&Arbk7nH`X1bS?&2X~jFt
ziidJ?z)A#jl2ppJu~sEzheG>ypgyNNT!Zz`!5yzdtMsv8dj9;L#|kl@J<XL^eg{~m
z2g`4d^dv!|x_vt^eSxKjrd!aVqt^?~EbJH}b&_>={O@*41|lk!+fHbxWvz4=i=FaP
zhXe*pTvaX!d;gc=eb*2b0KZGRwuj}wa5<4z3Otbg64!u#?8E~Zd=zG+PM40iVKB=G
zJdNSTz#~q`YGFV^t_l2!7RmBk7?4nC!f0G=h$(7eKthQLyyg&-XklP9FCy<ielxQN
za__7OM4sRqPRJ~av@raBO3rFwI4$Rzyb%|rOP}Aua9S=jxi^Ny#TT_C5#|t~r|6D<
z_?%fEp%3|Cq6U-00k>2Ho;luG6Eo4wk~Lmwi?57P2?h0NKh+#GQ!8y*dMsO|PLFD<
z)amhUl{!7rtx~7QyjAM-=(kGk=7Bf39B&PWyacT;Z3)cC#K4S9++ju_x0(^it!4yr
zs~LgZYDORjXM|tmcQ`nF@KZ+M%)zDGl=KYpYf!7B01}w21kN#1SGJ1xg%IY`rnCz*
z<v5Xvz-o}`03vs9p$9o)Z=6U%;F6`9BgC(XXdGcJmR-m@n84K+#m*E1`=u6NhBwd_
zo_PoLW)RfA15lG4DB}x<R$VJSo0jdJkK4REC{Mwe>CJ449MlwHco9x>DRv10Kl25&
z503+iISPTJab|k^H$`SNMHqh4k1WJRJIJnJxFuVSz(!yA9ReHyzc!A-!hp>1Q8-ci
z^+(^2KpqCePt0&RPK)Hv+Sdjm88#C>+}?6AKBI8@8T}a#_8Yyj19g1iKtH~CNV&7|
z+l16?)G@qJ-}40;u1<49a{V#9yYUx4OZFxLnQlm~KZbX=g}!hX0{7$0^rkmOFtQ96
zX*`Z$zzv>@<lvp^M>22$PTt-h1@aw<Rc1Fk8>q^r2r_0OJOrmjGB61zb8+o`&yV0D
z<S+l3p3B8Be>JpR47hvZ0Zowun<5N5*)4{@HQwkt7t&5oj_qWe8Mu`Y&$e{4IjWyK
zbrx|F@`E+ZA-x4BQs*0Dtf1z2HsFN1h<LB5XY(#p<Hlq{CIkHXiY)~=JTdeqYM&Qb
z3=YGI7!Cn{ICL@j4F1x^pbd7QWYojDbW#kQUMSF`$OgplM@QTU2<#P@{ejNqvSaL3
z>&_LjboQ!s=SuE|ipDo6kKjHFQ~h+Uj?il5@tyTFm+xQKx&E~7Y2nMzzGX2p2%K3o
z6wS2*g@pqrRs>gtJN@qB`N7NN47yIvN_TR#&7kY#%=8Sdwi$GtoSB}%)i#5!XR`t`
zIMHVCX;h0(|G*65^T1}1Zxay{=oddpID_<l9PmX74ef4P{iW=meutv$P+4R_s!KBi
zUCQl-IiuMcW`f{)H!IM)!l$8r(WM}`j?M~nwB&o3LYhv6yqSJSF@<P$WF5NsBkStS
z)?Lk|Y0x~J$kV#3h4({i-$cy)2|MWQ4K2jZxq}}f!6PWYhPbfv-VypFFNQB){M18T
zUg#?+b>H&NYx~y1Iow?1hRy{gaLJm5wf~M$k*_hI?;jw5EL^_2YQ?JM3#(QR9_Xm(
zUm%}jxq*PS5Y(`Kb-ac}K1V1;K1Vo3KF7N8$>&gue2!HTpt$2JCcfEwv}wfZ*^6Eu
z;kYmyCl!5dXmvEZH>k&J6VdDm(QsyIv@N*fUBhcZBJUUNYJWi=&rTpuVYC2o@N8I+
zh?dX=;#tvBu#@33vSe~JZ<lCEf9Q_$bp?y5E9mcMK(>D77BREGpQOZ+Shj<${L;+u
zk)de8&}eD+$V4=6QnX-cw4`4&k5b9dVCf~tB_=_h?HARmw$ZGo6#39Ht0IazOGuB8
zW{&xnSH!~oaoBl>&<=LQAGn=$$In=LEL+WC42-qQ=>N^@=l88YM_7G}md;|%ocd_q
zKF|$JQQQwq%$kLX4fmhrlib@*vPq6+4)7<{1}vJ{lIn+*T+$!=3S_RK5|c4HT41xB
zo>8=87UpG7&3&LP(afpHg$0DR=1c{>y<rk2F`Gp9!_$)x=;7#DsA=-Qqk7cXx^CBL
ztOi@g{-73c2)L&A{9+?YSNDq+bdQ!|HFwvVR$u)dXu<7#FiIz39JpAgM#G)3(Lsm4
zn2tSd$Ai$G30!N}9J449ZHEy4_QQk4R}lFBDZ)OT20B`}qwep()F+p9|JsH%ON<Tr
zuP5!NIl#eN;r}p~{~vM@`VDmr`gO?l|6&?_J*ngkYnI|e5EO3)z#INMyn=oMi1o&g
zcU<}vGgj4%_4s$3SM>${eAU--`1u77pGLAL`TRddkWX>r@zkRYDgHi&eCnPRV9I}8
zl6=+T+SS+&ptj1~Svq=dgVE3(0p8yL;Bf3nf}KGA3z_k}2K;;WKT4AS%5M+-cYf!_
zL#&6*Sw<y#bLW)<mM>q@kic#(iLtAeCiY&spmyQH+Jy;h<5E-G(6D?}Lt;eVR{J*X
z`j2kZf+yKroS);seu(Sxa%0A&<`XUterNhJe*M_IUw)%}g7S4``bd8dr0$#O6O=#w
z`bRzjyW!-QP>wnI^I!gTCqSBCLel)smlVsMh?BhYRl*B|4+=jOau+wIn<Z=%{z&+m
zFdyH2m~Mn{g^)%-)ITC5|B3Q^e3v4gD7;okJ`wfV=q7Q1aF&pK9_p_Yl7B<_Lm_SV
zDf27YzmhMXWO*>S=bL9DUkni!3zrCw60R58{*6e-m!(X9f$(bKZNi@jw+o*UzAAiI
zNIOK9(_T1Sm=toiKgM&{KH^&8vBK{On}xRu9}x1D4fC0wIA9#}MY*SNsBnUChH!y!
zrLa+GygKAJJ{|BH>F*G7U9kM;g|wHWoP%{hwBHke{Nb4L2;pMkYT<Fh&BAR${_4zp
z{H>cv13aSf&49Z}=EmC8PZS<6Y!coeyj%E~@I~R<!cT?6unt+?-ogWgwZb*R6NKLv
zUMjpvc%Seo;p@Ub3Zq!)tf!-pc72qG3ilS8LmB87Nj^e&vT(C-G=6Jm{(Xf92^R~G
z5N;A)B)n1hGvV99&xA4j^ultx3i}H86iyW$B3vr`uJ8;Yf5Kro*9q?yZWq2H{6H9i
zRRGh|I)GR$Tq(R-$j#ju|BSE<KQdGH`SRl>`+iOLlkEF7t&_Y=xLWA*<xiEoRd}=T
zE+XdgXTtl5XoK<O*&fNy3122c@B2A@SNad7|6FnymIW*)i-`0cB*%p%((f)DCjBVk
zUeZsJJWV)5`gxKU2v-W%2#*(@EHr*R+S4rgO5wFa+}>;)aQW<%7g;2IiLhMQTS%i8
zj$^g3PH6XK=*i1sJZ)Ks#|lpr+I<@OCdoc;@dC+L2(J;|EVTPK^4%l(0pT{`lfvhO
zFA3ie{$BVep_xgeJo8%(%;EhQ7#9``dkJ?J+UEe$?IC#|;bb8{w^<Hf&l7j#hhHH5
zB|`gY3F&T^?DM`Km;AcW_b=-6y7@~G%kLnx&kxA9-wLpw^kaoSk9(Hnxx%GF`#eFu
z9r@d*DE<uLX5o3lD}?rWgZw|1e5df|!e0n~C450h<0tmxBcXjRK@RbA1lU#>6DEY^
z!X5eAw2ETB*+M@5Q07m+#3e%82L|$5$^03F@%H%!^m*E6O5Y^hBJ_FNmrA}u$e&VJ
z&aJ|`h4%^{7Ct7V#TL`I5ypi+PrH|7k_?!RKdBN&2*(Qd7ETlHFXRt6Ous;Qm~gp}
zKg%+nzts^>5S}9ZzL3ri7=Njdy9iUhQFycPXF~o&#CZGs2HL(iz?Y<dRrq`1yTVU|
zp9^Wd#&Y%%9weM2q{%De>x3(XYlKG&j}@LKJX3hC(Du<m*q#f3S4eNq2MGUI^3R0#
z3m+FgEqqBxOGLKo_riCDe-_$4JP2p;c>rkp@c`}l0@zvl?m~OsfWDvPK|-3pGC!RN
z5GM=w6V4IZK0b)2ojcPl7t$1v^5w$ogg+GCCcH~{zwjZUIoCq|rzF21{I&2+;akEF
zg?|=)E)4Ve1?A)l^M!Gt8RjFtr{vv)1BF9{6~YNZ+BLFV+lL6aUh)aT(}f#^=LnmH
z7Yi>JUMsZcFqCKh<$-ref1mK@!tKJRgwG3K7QP|;z3?O9$HEYwuTXwem@l+_k)SV@
zyo+!*VL#ze;YgwFlZ1SAl2;0C-z4bQNp2LLEIeJ<B(!~%kiJFo#lkCv*9vbI-X{F1
z@IK+A!pDWb622gOQ)v4$p+0-w1pY~SK6`O|GKI8Ir94tNL1_CqLBF5m8NxZjD&ZpG
zp+b9pMZPtXzbiCTYUodve7dknc#g0|c(L$Gq3t7u{PsKyyi@vng%1j!5Zd!H(!D5|
zHq`9r+rmExaXJ0X{V>MpbGDG_V36rQ@BOp;LA3f2<iC7V2vG3tJrKu|#}EgpzZgP0
zy5lb%&pdpT+p%Lh#_{Nd6U+50)6pD+d4lx@Z6@%MXh$FX#dLcWCgIrzikA^4cb{o^
zvcBm!{Wc)zos9MJBYY3=4?k`y6v6T)^u_*)NXzor7QZ|``}=ti^hV?T58p@mhaa~b
z3O~%aDX^G^RbcAy;|_x+Snr2}&<`kBFZF)Cq;~ju5cH<t#a)5{9ey0&2?fi05=>6M
z*JF9?wqM>^2>W>u^p>DJrt=R!?hGh`<-HatFNQe3yo(X`^RSF{DDO>-pMUsqEl>o@
z`w-=Ep4h&2IQ{ajLzsEE9(XJ)!~Qt_qJYdep8QS}Oqajg&i90PK<NN>oQ!m+I(4vK
z9{1o3w(rwGe>sJI`}kc8Ykmd5j(bra*Q9^2O+1K!<>9@DbTnIxLyx6n<#F6uC(275
z2^2OqCAo4aGEXpF?w+3a+D_78Pl%Bt6X_$hCj>T%7+`Amci?~l!-fq@BnA!{JZOaJ
zzuMRH2zQaE_Jk-xZ-RS5oSk*~^~WYp$4(2)$sT8W{k-ib{W^oIFX45EEpLxsC%vZd
z#_*QV7_aP!d0UfSv)AjTs+#0?#z&f-i$|LxTcXXE6df|wYtATbo_B7tCJ8?G_)NrM
zH-{~4nj4E|j}33hu)O1w3lNuuxVBAMTiP~X(&fCdHOZ>+pTx7z!Tt<ea+Ervnj)$x
z7dfyS!<Lw8$_&($hdAuNu%(^yW(I1?M_l`+{4MPRH5HtL9Tm28Q0gqzl%<*qk)vZ%
z;g*i7DLYV8C&XdLge`I9%?{L5ggESxu%&aLrY`4T|AQ^XN}Y?;=VJ77QPX&gUI}tw
zzk@AZRZ|{n+M0AD)D3ai*<i~q%A03--N+^ohg}V}bhnzu+vt^^1OED!GNtyK^9SV*
z4sXOOi+<j=?r%Jj?9p5t+A?A5gm7tjbC(Kl`w1`4NP0b+t2Se{yq@P*4fdub=Z(KU
znZ#VzB>xn@r1N*jW+0y08{ifETrl+i6mRT&q-m3ub~92>X4>LA$9m__8$a0V=Dif3
z(T%A#!)y4AZ8MS)jUI7a^5F5Eyl1TJ1*~aP==+)F1yu(mXQJlJ9t*3I$qSMT#$$(u
z^ITm_&9%fDSoY*3%MR_{6D7O($|~J5uY>oU@#iMb!m4{B&UILm<eW{zxQz0)CO?UD
z{mn>bYks$41s**fDY5bfVV@AjUX^)C+mi8fl8tRk=AV{XG=4yH(fnSm+5fs0=Dl%u
z@+n*z?j9lTe+91aD*_j_9|ZS5gnJ;k|0m$q8qUYfC}Vihctm3#0Q;7j(WVdy!n`eE
zAAmy$k!TCjg`1EA`v6!>q|F}8U&s85i;iQetSBkU*au)Qv?RR`zzoENdq5RVbRd^G
zynq?|bePWYGq{goPk@CC^PLFx1ULd=_?leB8jr>w><RD+RME(r_?vk+GKa$4UKM)+
zuyJ9ku_pk-ZTNMTdjgyb!S)0git^i@fo5S(0CLRQ{um`<PXOv2D|By!a+qFw0+1>k
z`viZmCjdX;GC=Eo4lTo;03D#sD8rrre0zXB0hl#>JPW_B_-Q2No&e<IV{kK}ZO3r<
zb%d}d00%9#CqNF$i_zp6djc?wI<zN%t1%Mez6osx<v1}bMx$8l3E;%s*kQ~%sMv}A
zo&fEwAnplpDeBGMj6dC>vc92ia{Ra_0O_o;3t7O(wyprUJEb^EVrowSzjFSzfjt5I
z%B$FxJtgMH_(lSI0=U@Jo&ZiPie1l=D->H2+lz_EO2nQ3Juxa-A?yhdK^?Kbu+x*X
z8Rn>yfQUT-D3U=M>xD_jo&f9^<c!!_%F`tu4^r<5h$%#B>oWEPI0LoWo&fV%x{dd|
z0)|=oPuQ}mOxMuVo&bw1HY>)4VNU=Kmi7c-!P$r74^PzqiZTT33BboZ?g?-u#2DX6
zVNU>tS<wJC^9a8pOwRx=g&LI1Jpn)!^Y;W$2JH!;hG|a#CuPOz*{&bA9S`810Q}hz
zdjdEywI{&QR&#!AJ`>-eRh-%rfTQF){l=aEKST4lC%}m;>Vd9rn^+#>iwx`uP{8lc
zWxZqkoeFyb^ffWHCxELcwI_h<Kx$6_*XGeNzVpDI0D~=WMQj4aC)<xVF|{XvD{4Zl
zJ16~FwRuYHM9$K4+3#3?D`P)oBVQ~SheX^HU?>y6l6$1}$T|JSo&dapxhKF1R`j|S
z8}|fYgP66W{oy!tJc)m($Gl8MR69m>iXo@l6M&-==L0eK1aKYl;#YAnuqVK!)`dv?
zWyWJq04Ha~uVKa56Tr#2@!Qx5><QrV=f`P9&OHI_ODOgPIEd-7CxD9|5dQ<ag*^cr
zXMafi0@jB;0bKkDb8E~!0m!%y?g`*-B^7c0=*c|+T>1&|S1Dsp02e<o&P^}5Cjg1U
z8D&%AZCD@n1aRpq<KLx>Jpnj4+!G*!GWG<pFWF_Y;=Hc7Cjc)c+Y_K43&frPyhdzK
zfR0pPPXPM;wLJkIWf9mDU_OS-_5>hRg?j?*W+`k>0A31ilHS081SZKuHV%`t32ll-
z9z=q|(8thlfd-ON<<I8_mWcVdY}1L5zX%H36M(DGE@tfsK<=*Ym>6+15qkn$kIod`
zg2vgN04+!nw|fcp1fYOx+}x&fPXIT9kvLy-b58)R2-L`q!(}=C7WGBBwkN>vSk!5p
zeC!E8fkp8bVD1Uv<jnY0969U>FbVxIr{4_lwU(Og_5>J%hyVB_7KJ?l_-V$X_%fAy
z0=RjM#AmWY*b{(>xhDW$8gowoeoSyrfE!sg_5^Ufm>55c<zY{NQ?0zp_&6Z<1h~qY
zIxGGcmWMq7+yz$`=gV5|3E<=vaX#a7PXH&cjgvmjJprbne%{gJ`!E6a1ej+E><M7I
zVPH=Hw!roTXl4rR3BV$3Pk>$6M(hdT6xb8sAvOYg0yqWs1o(t0uqS|1U{8QInF4zP
zI0g0un8|))PXJd7_XIct#j{m5rq~mJG8<(w_5`53%$NN=0X9Ps@5aKhCjbSG`Ar-%
z><Ms%$=DNsH$@6o6!rw*<nTh0?DhnB5sG5ob+{)0C%2fq5bg=UT3!9`_?fULz*Z#1
zo&Z#d`_KCp78v(a$L<<vR7r>zpMNcsBMhJO_?yi&I0^x40J!@F>;d)!U<ue0;BHoo
zJpm?~h&=(qh{yBTFjU#?PAJoR0&GMnyKt|eV-jzpmtF#=7fKw#3|?1~0J$f?BBa8e
z0A%X7JvG#U-`?ACyY)8Qgn+vQTm?;=E0KvC1l$858X<Q-8u=mqb`S9@eP|>f-q3DV
zgCkTr38jZdwf_Z@R6{WmXK5vMdzkJTBwvrS^ga9ujV`za@k5ZAcdF72EMd>~ParQp
z@8{txYvhQIF&#Gu;AcUo!m@D-;q!2oe+Pd;W82-0Y<*Evcbw(JP1lvW3nBC89orya
zoOO{~h5UgkZV)i8fW1Bmsv~gP1_9$bQpMjYKBtNs1dJ=9iXS`fRmHa(1mKlPr_@#g
z@(Uf;<^;CY0XG{cN^M7=6rHu3fy6G_3_)UXFh8ypZb`rm3A%!lpXYmW-Yb{8Ds+or
zqk|p&Qt#3m=}PeODq#V9`RcwiPu1uA-)<0)k9Exr0*Jg)K=8X8%RhYtw*x>J5ul5G
zVT%C#I>Z>Sl7M%K2<}hd*~UBTk)t!qGFm8{pH@U#C<GLlrpQ9|%97PWA)v@M#j13Q
z+!hJ}MV={MNvFtfq3~y%XwqK+>;nkd1fF5<sEif{7C9l(!hnQK6Yh2~SuG4m$TlI*
zM(n8EmH`M1;&ts+5;&5m1Kmp>!CeCwwwP9X38d2YMhLqJ5ZqYK@W(O-)*VNAB^=OF
z8&5{W0?NQJw^FAEyOlaU<gL`{fp4Ww4}U9ldJ<Zx-BkPrL*7cA-$K<#INQ2*ufiS)
z6gfxPP<;@pETJwvS##5qwJtbW>w=TDE;w21f|Iq*P1f&h8rQkW;*A|cOmLGmH#PdH
zKq*34Gz88sHw_@V^!ulh1p?)kV+NtzDwsoHrU<$<!<LE5&Nm$X5kkj#5b?hYg2O0!
zGYQW_74{AfwJ^Xjfu67c-9hUJbrzgKpwS^Xy#%h*D8>`p4KT>H%IyZyU6_f|?LdqN
z2d|Rcq6<>$xyU#>nVzGCvwB`3zRd8+I7v3Y5m<l%{W!n6V0nH;R<8us5loY=)A7_<
zCwcNdZ~bqTOGYaWl;{F1i}#s`-H90DJp~(o@V*pbn0FA#SqyWDO3r1Nz0dGgt@Cdb
z8Mq4BYYr^J5uzL5qq0!E9U1OG*a9KH6)HDlhjwJ{(2ndK+L0G%$I*dyWCYrg8E6MS
z;oK2+hY1#BDAgKcbo)&a8`^J)6Kz1=!~i%km%;aKJQ~&!IW`tGq$J&}b%EhoXT!tG
zF9Sbv6S1JVj0qgI00}+f4r{ChE#wcKYe8z{oR}IoC)&8Bo0}JC?$NE9J1E%Pz$mV>
zQB-rYiQFOz6mY_)7EIkNO3*xLaJc(9L%hI)M^NU&-nZQAUFR-dwkEOKh#s)tPt=O!
z@dc0E@Txf%zIJ!;%>9kvUJo1!+6q?w|2g-1%nsb^X!bIrUW0qRzt6p%MDjI!Q-cpm
z-t{b_=(Y!2H78u2h_(;UO+<@FNAr#~zHBk{dFNY@Ns7UAC3$#q)FQ~Kos!DW$Zuk<
zshOeC{Xh%`Pr0A*lrb9U3mD67%^5d3;V8SVhiB~)&EwGYw?4LC6D>|DEJ430{GS&m
zx~H@pikvyoJUUc2Ry66zEWt|c5N%I(Glz6_v>3GKzWm!BrSD>Y`$pS$M{%sPxNo3l
zOX;`5Sk1<7W)*ES!wvMg9%wa6-{7}-OgBib2iD-xqg%HXlxda%em<PHqc@3YS!uL=
zH(MXjMBDd^hCs~j8otWWhBLzWs7(2>UAue*oYd}&Su=1b+^{aIs$E;Zy2>27{x|c8
ztNv%5f3F-k6dcNbh&Buw<-lPiVA6>$-Mp_drgxP*6&q2swKL!9hMKfD<f?|`zEk#w
zBW!v<u5w|YJqefW^=r+|Z$m9ANIU9Aox_HR^a(e;HQvf$gMINI@Xh`2q7VOL{73sB
zS@q3i9;YU|>T5Xn{+5HhOzy2QY&-YTjR?1I!nYjcMPKyJ{jcC4|A&agc<J}0JYqio
ze;JQ>T;ARPMLgp48v=g63F9?g@CchlU0M^y_xa!fV~L=M{M?l^eS}+C0<!#qbR<Gw
z^y6LVb%h=e;r5;DOL@a~hXrr=OCD(O-W)$x;HNqw-p{rdb`*9d;&p8gA`<nHez0(a
zFe#iW++R3fSSxH0t`(jrJVVIeuh@<YgjWl172Yd+T=<Oex59UY#<M~>Z7@JA&-`!#
zca^-KaGr3PkUKy!{RZI{;bp=f3bzSg622oW#TR1c?=LjFXUJ0}&lS=lh3SqGo+3O~
zc)9Qv;eA4GrpA1)2|pC_2W0BYgnSW8d91Kfc#M$y1Twx^c!Tgwq4{w{y!kBw^2aHr
zA1oXvoGzR%+$y|E_;Vrm7-ar8gdYj{;*I)3;WQzgMo_<0$e-9LpCLR?c#V)hv@!k{
z!WV>Z3qKR`H$$eQ{{v!QAq}J`PZb^_Tq-<Tc&6|I;SItAa64fBYT<I>F~T#2R|}25
zf%FeaepYCF3+OxInq+xBgvO_Uytm{7g|$NCQ6T;V$=?@VDl|R>;vbOwOW|*Y9}9Ev
zdnoHI5%v`xDLh4Jd;z4}F8N*I9=Po>zt5wcBiZNCE|$#g(V4DMc%txhVUzG8;g5tr
z6&ha_`Cp}sxqU<E^Jf2`be|H@Hk!f`qeSG(ms}|9EPc7;-on1pkB~fCI9B>fq4|?W
z`BjQvD827jx<PvLFOB+-lYEl!Y~dE+6~b$TcL?tmJ|=uZh#uNF;IcBb`#HwNe&PZa
zNpJ7$AeT$-Evy#S3YQ312+hb4`Mx9hWZ~(;&BF79R|>Bc-Y&F#5Kzt|lD7$85dK<d
z224ozzU0q^Vcut<&lcthI|@4sONBj!{e^>tqlFd1eT7qnw$B3U;imbluSU37XrC9*
z^F1}=`TIHX2H~y3JB0TL9}xah$lo=X?_D9i6Hw0NeI1xB>?$<V6X=IX=6)PZH(9u!
zaDkBT#~FX5@Vmkd!cD@9h4#6F^!B*}yj}XA3GWv^CVWEpyzph=Z-s9QeV*;dlEeI*
zLHTrsLd+M^B8qackmf6t`CApy_J;uOC3(DXvT#44*(D;~p^{e$*9d*yZKLE<h2Im>
zh=KL}P<Wg0F5v^hhlP&|xqB<~y&(Lx&^}k8=LW`%-_c)k20ss>&lKhf3xqVFV7%`q
zd8}lge`}w^h^OlqrmGg#3YQ933co8{FT7Cb^K5UDO!Hrscc0Kc&mli0`By?(ZZMsF
zo&#x*OSyw^7a?udsP8WvEZj>tUN~8}pKwS1ZH@Gcg)|dkxjxVK9LdeX%Z0QKW4c>}
zw+kN-J}i7f_>AzY__aIoXG{59fV@401BF9{6+#+!GM&$xogsNg{_LUBFB2XvJW6=1
z@I>MFgd2sn{|D+hPcjW=Sg+5k-7fhl;mg9;gzpMzBglMz6=v|c1#-49PuN-5RoFwg
zt8hpD?4Ht(71AXT%bg-bb^m^T;p*D8tNVS)7o~5xg_r^NeUsP=CmtE`z0@6F#zE|Z
zXndr3oIf5+H`>pHFm4}qOvPWO^N$rs^D8{t_=g|2FBE*7t5C$+p4cuN>xAD|0ahN{
zH5;d&2SIONSjFv(GkDkz>1N{#@Eoi;|M1IL3`MZs3UrLu2<v5i><95EoPHhzy&vJh
zE5U#cKkjhI!SWLLLd|D2mWM~yRC#A0?B_wydlKa_oqzaor$7-bZ$O~DT*Ue9qcx$Q
zhh@Bm^3L-oArQy!;lc7MP#*io_VLYyU*1&+v%CQ~d924viF^IYhRisgHw*oAdzbH=
zGkA~E0qnQ~=|=kk&~GZABZKXm80atGocQhAhA@`W3V<DdMtNM5{^5@W5sxORqr8Xb
zC7|pC4d02dynLLjGq8NU30Qx@weOe5Ji&Cc(7u<U^AA5={~-eh4NatvujC949Xeu&
zCI4#9;GaiWZ7I&+j(((1x;_Fw(xD9*XN5OL;YWJxufa9L2XrocuWnB6Ue~K`OR}bJ
zWJx8MWAw-C{MwF9u1{8)Jlp;*t2-_^HaVb#DMBR^O*gXSSZQ3EtLiSV+njtADMuoO
zE6w@%9h*EBUWb|2rF^GueV{Z~Pr5YMg5B$T)r0d^|J9`}tN-fKuByKrrM>z!N_z)s
z(mnOtw!T$Qz2@VRp*=i!B~A>XSK>Kugutxyy%L8uX2>gXMpL*v++0#|)V5G_Xmppl
zd376-8C%A}C-Fgby=^Shqdmf8H$DSP8k0`;$9iDN`lQR@yci#s^!n_#En`cl`TKR7
zQPzuf&(xi4Bm9q-80ym#?d(=Rw?3nJKuOp7s`_06Z5)X<x%qc(99fcClF)jnu$p&8
z8=YpL>5qdi@JMr)`3EQS@wZKDmR=cG-*RyD>^rk9;YjE;U~U$!(3AZuD1hMT-GiGy
zXk_~kGNQH{O-38r93>Lv-h$x+8M9yKS;&?VY4Z+L;NRKPepZ_UQEr-l$J<T#W?Z1)
z*-c^ctjO*xVL1MPTek(OXygL?%^ZO;Lt&aCgIl*ZG~ovrxyr(A@}MWTZZ&kqt$Q1R
zwg=;`0B+q~43n}4ZXNZGUGW(LIZQ8ZT@SP(Mh7(D)-8n^2J<nJQ^2iz*hFya_@)lr
zI%W+|XZX6}?;%WX-QLKFL7|mVJBGtIA_Q(72O<A?{Gq>Helv}6n?7*s>|1JzTjy$w
z#2!R5!L4&*R&0@pg-*<kt!LIj#ZL6Obw6j#W#rZ!f>8E!{P`75>l^CkE<EJcEkoYe
zbu3_HTUUS=dkg8nt#e`|_7jSGNX&|LU=K!1%#D?@EqhALkDX3&jKsniH@kwrT~}05
z>{eD(A+aRJuUz2Pxma-PXg6=%x;xk^elY;Ij$w{^ABt1jQZ#PeZz)f+jv2RZ6h8C7
ztz$=>zui3%;;34e!L3W8HsjXOj?azvyaI+<`U6M^Zk^xf$Iue^+wEqtSur*Y+&T`H
zxOFTzyC0%?s)lHU-;u$sTZN{PTSrf<v90(6ZXLs{=zTW(2)`ms4?mCd`Er2Vy64bF
z`P)?naqHADaqFD)1%JEGu&OWk+Z|>#r~K`@yhX7m*{6H5IZEW#)l<B$t9_dRx6Wvf
z4|Kg0g9@Hate%7WP|WuJ0k@9d?ZK^k-C|SRI#*GOTjx5E;?}u(N5>jj)D!K0Z+R<X
znG~OF|A~nyZk;P?LhM<tkY{z}O^I#gEIpTf8QPjrRvBBu*cS^(JR!I4O^UDN4zwQ4
zip^(_Ud!VZOl}?bO#-*hHG|wbhM2XZ{oy!t+>3vx$Gq@+bUQ|MdJG}Qt>fs#`Cv<K
zoh!+UujOEXTXzT^TEVrA^TCMRIwxnvm$PDU>zte$=ZhS2>s<c)_$8FVtvee}HuSg4
z4WP)abMXV>Kjex5x6U?FEE^JE%KE^qbMYhMe9=K}-CdS{bo^R$g8p{ht)wE(7gOZc
zx%3m9UsQ1GT>QlNMa&OwoxM;7x9)BZBe-=gePx_42FR`B;E-E)JLAEvvkh{}X2p43
zkz2=0$+&f#JaX%JjTpDCD;40@(IKdD>o%}RaO+5F3)9~&UzU(t$IWfRWyY=JrQjy1
z1p^Y8Boo;<OwtszDH`FDDh%BS4Hsx2DOLV_US)}xkIOcl2>G``Vca^dLc5s7t;<3C
zbjNISB8L&&x;k{G=ty+HxOLpUGj8{8aO)`G8h7kOaO>O%M&k3?e{k!xB2Xhc4$>3;
z7L7-_#;v=EMe)}Ua_cCtsH>S3+&U*`#+P#BcJ#N)EveLO$F2JaUliiGEDGE@ewwi;
zZg@s+otwu<d<i=QZXFYoTXzZP0Ngr$Opsg0AF9yncCHr_<9snfZrvg)FYRx)#+o`S
z&W-!Xt#cP#UHnqk2X38{)Bbjyyf)5_g~_es22Qwxr~U1AG6lGG^H~D8b!<Vn?1GS^
zwSrs6B8*$ti*<rq=M>=9J<d*nTjvzu);-7+;MO?>xOML_1-Nxi0d8GqwgcQcR|~my
zd!u-^%ElDjI?8O6$>7#e?&-@uw{AKV@em6Kw~hkGoSVRsTW6c1mVsNxn<51(3fwwQ
z4lg9hj$6k&K{4+-<koR=i;YDLZXIiN^<U;^0=I4+Y5}*7s*(_I1Gc)cz-~l18sUXr
z65_?@Ukh~I9gRGMzu8=a?;~Ih00-`mNK9@W?|k6a9m&A~w~k-!LA;4X>~(ooguB^w
zI|hH!+&cc?w9DB@e@ue!YP|$bFO)a~LxOVOfQsBYQvATJBP*uu=1}{5i0x+MPc-8G
zl6%)Z)REP}s**)qi2`_pN@Hx(w2mv0<Pa!E;w<ez-F~KPL~{OGP|9bYP-OvsDd8@Y
zZ{aLm&Jw0~JPdggXi5prvT+=@{Y^&(o%Qhm%XT25`GUKABL0L9?7+4ap{AFqV?^k{
za_Y$boQKmGbTchkIR=z_*cpRvW+$fN#k++ny4aoBnX1<yK1~%FbTdn+;tz}5tPO>K
z>tgr6mqGU*bg|1Tg$z2bAsxm*N%Q5Pb(|FcuS>QY^<E``kE1CUyNyoBYGFV^t_hF2
znEVz7BovxZf{V{w>@pysq=kV)T}+~dfm3n9l^(4;HsS=kX##O8PB2u=#V*67PdGWN
zg<-NioSfUj@F;ZI$@wh|)7rzyg)Iz|7v$ukmWvSP5TU1Nw12ds6N+N!1}q%5QF000
z5KSi>fU}j0T`G9Ca%>xEq3R-Eop!NHRZ8tU<jrlN>b)IP=eJOmQv0b3O+5zvZ{;+%
zsD-MO+D~0#Y7Tm<)NURcp>E}3movhV$BaxQUW5}PNRNRn3~L7H647QLExQ@1$newW
zw=kSc$%QQpYetYiI3v^1%^eOm;`<Xgb7;?$^bGF5Lt-=50!fB%9y!NI9h_u8H7Aq{
z00(()r8tp^PzNOmWW>WQ%?tvUDb*a6vrT;ffle91-s(^b1H(`s{CX0&1f$++lHM3}
zth9l)^7xpKx(I3@*M}YWJV9wZzW5jA|ILHLlj)t0&n9dEjWdZ8geI1Ks0$L7Sg?|?
z$$|%81h~}&3Ab6WlJJVta?$Yv7(`M+mIW&b1DuxY>;M-e%(P%7!Cl+4Ic7gH?QFu$
z7OW&Z?X-knIxQj7MrbyH@0oC!5_&r=VK=8Ga5rmolW?%p5{|OqEW$dcC7f-++5Y13
zM+^P4!;QHw?F`YjogG|CI(D1|avMY59KyjCtRysAa1P;k3sw>?vEUrS51f|pkOgP+
z*7~^965hAq9KuIVODM82oLvG)Sg?{%VZk|s2~JB`=(GekO_iLcd!3eWzXdA^uUT*w
zfz&lj2%(b==Nv+j1uF?${cwOvnBcU8It$Jr9O|@$lPx%t;DVKevrRjPz^MYc^vh-p
zT}CwjrH=s!4l=#5mEGDuxDgsRzBZC>_-vru%AL(S-1*kG{RwUyX7QfJ4YfegC3Ldp
z%;M)sodr3sI;<5TUT$tUXR^c(E$>Vg!%W~BRsdXIQ&+v~0g~Vb<5>wuAq;1{7Xco0
zL0*KNtgwT4xw$G1;%%7bj`;jcx3rQibyXaQTy|ujX#T^E#VR-vAxsi0c+v$~L8%or
zD_y~?OQ8A4v<I;QSL#7XYKK`cStue+`XSv{T**px9E=C#Z&`=`AFvJ=4IcC#VjVv2
z`Lx6EPZ5OI*E^1(+t={DUIO&PJB~?Mc(l(zjFv+;IuY$acbMV(kti!ORN4(fcZ3R~
zg{9G~KKu)&TA?}rEQDLk(b25oOwysSLo^RGHKr~kfekS(l{Dbe^^0bWDeYDk%_~N-
z(hf-1>3^ljoV^?qv5fv%`z0LjaR>jb**@<P15NT`I0sV@UPDeJ2iTN_Wzj4$8aX8#
z>{1T)&c}Mk(cjs8&^c*}x5!!Uh6yk15zQ(owOZ)>*DCO*JUE&ENCj+jf3@B9;os0B
zbGJ$=Y1-RrdHB7f;cc};BIDodXZ1hgUG;yL75SxnNO%LS7ICX;_0p=P_3-dmzjVc#
zRkc+sR<H8RW$7Y0?4GfF&8nK({^OS~U9qHg?bPbkb;&i$K!9AntYK&F58WO8|B_5;
zG(D0iE$|JZPkuu=kpD{Nqp@QbE?=`?Nv&5kWxw&0s}2Aac2)gqh}AH?t6%Lk)Gc4N
zIza~EH^}EIm&)JgZFMImgjnj>Eump~RUMea9Dpi1+4ZVw4qr`IswvWNO<gsvsj4+8
zvgEhUSF4xQlJ5-1tQfC`)eFrH?XsoSOE7|7)fx`pe}?#&i*FcT=0BC+K)#IkI5w}s
z8@oF)SJzfAsP{tM5sVI-(RZqsncHS++fYHIFw`*=4;O_xhq{Ei1-{F;uQd2hlsY2b
zA3jeB2w*FNpa{8j_OM>^_=&=>Z0q6+hUsrr6#rZNr}|yUM_{-w04Yzv$x-2)d>K#D
zeG~=!t1hB{)v79+qN+vC>#>A}H4An|r{pE>jX*v0PdbKJ;CT}zPm|0SF^pe8?BHIF
zQC_8Zen+N!y5zGZZ<WlKGmO8Ui2S!nzMF{p_{Ey>&q{tx^6w<`g$?8XN<@CXQKL*A
z4fFHcIOX1w2T2|wd4gpA^v(P;CC^p-Ws<L!e6!>`B=f}%%YT%J{J)g^qT>05-`XcR
z3v*`eBcgqL*+V%&ME>0*4^aFh$(54%UXJPKOFmTcDkAdp4ISf;ReUDK<)7ihj$-~8
zu6-frpYl}U9N_|Cz0mkoNViV%slqdb7YZ*I{!mDB50?Lw@Yh10_sZ8djPEJrd{Uk$
z++R3Pc$n~H;W<LiEAu@od_&0hG}K2ie#AmynQ)MBtdR4<bXCITLgOVtf4XGa+A!VK
z!e0ovvpn^`6LL#k%2{}iO62~c#0kO~!g}EaLgV)!-7h3RFZ{jmV_{p|4p|<5ekC3t
ztPvW22Ko(>x$i&IT`Rm(_=qqQZ=)E`pO}d~gxr~%^4>x-SA<+Ed5!P{;rE4?3U3nL
zCwxlyy6}&}C>FTYFYF=YZnf0!Bb+6q=@s?n9}Q@{4qz|*dQAOr;XcBJ!d1d!g&T!;
z3V$JdLHN)5lU<hO+H;I>gYZJ(jlz3`PYPcb4ulZ``!iO!PU!PpFPHp*FeBTg?;z|V
z+(qd7mE~TmEO(4>f^f3%VBwL%^+e3o3Bpr|sPjz4Z;^by@M7t?0Wj0uD7-~_^E(Uu
z{n9@y{nL`46}}|>JHo$6|Cx|`0I(l1BFbwo>?D16$vuQagg$R}AIX!22Mc{avr8rW
zer9nSvvI&>W5{PMjtf7}iA6$t8w|Nza&I9mG?=bhSSMT}Tq8VEc&zY5q1|_pzezGb
ze_7rI!YhQ=2yYhh^O))G5k4T?CgkTc<DV10Bz!~od*Ppip9t-Kj(j=1-vZ;pVqq`g
z?!w{1J%sxRCkq>e#|uvro+-RQ$anFq?-t?hLVkWz|G4mV;ctbX3i<fSbl>`mb>q;V
zpDP#-n)ndEuD{qLl%9KPGv9H-lZ0l;4*f>Swyy)^7Ri?h&E*92H%b1n&^*yVf1l(>
zgxiGn`G@!tevScq3;PIdUkK=FB+vLU!g0cVg;Rz0If`_&&1ZT#Ng>+jD)3Or%Y<u$
zv<PFmM&a?o(}ZUVX$i)3TZ9)1FBM)byk2;VkmjY#_cP)B!e0ot3x6qmUPy~}=Cl1R
zfJQI?zAyb>gr5l`h-3OJVLPGEm+d0Co3Mv)S0TOAF#izY9zvSSQlAt~64F$R`iq3u
z3U3tper9bS4e0Kbp4>X-qdg$e=fyrN`9+~UXCO?wc&2+#_@VF<A;}Vqr{Og*Ti9Oc
z^Jq&XCxpF(y9<3kwD#PBa%}$&;8?{^6iyNPyjr>rVZAh3BrXuza}H$N?*q76diu;^
zx?_aL2~QRJJlpR}_Ib7!NWMf!`(KuGo$zMiZNi@l?-M>Eq;W9wJtKTh_=@m1!ncKg
z5c+;@Kb1_oK$g>6*k5Q)W}qJ>d5myx;l9F3q3v^m^yEmgyei=$;i1BnLf;SWI?0W~
zlZ2-U&B7SvT_*V&;SIuDg?9+=5k4TKMI+nurtn?i2f~kqe-%dg+=ujSg<s|0wx`nh
zer{<l$^82YD}@IL=LoBWi-d;?zsmnDrtRO)cV1Pyq~Diup7}Q8Th23P!M!^o_QHwj
zOT9rGLS^8<Baa;e@RwoEArGeG_gMeHM}QrD@E4ELUWG}pjY0)?BV#AXOv97)O~>h%
zjiC23$~pqi%l_fVO@$&@-T}M9cmivb<*_Y(d3-kZ^C0LQl!xc)K>PeSGg@W>9gFes
zeI^^E!%ue@<Y2we_j3x?OTAz3(Fpr_5cEF6Lwte(9e&(VkXx097kYf|XL;<lU*1^=
z`*{%bI(2sG80O)}oq=$$yte}7;VVt5yo&>Q5cGPYJepVghhJU`6v6U7MR^<+wyzyd
zzkSys%sgBVJdW??c_;dd0y5)x@;gH?U3QP1bE6+nI)ELGNH^LSfUK9tJvf8yi{PcC
zKYn=Sm1-Zqi{SBY1;CCwP#)K$f3QtFh=Jwdy@_;{P{yIht1~N)<+DzdmpVpZJ@b8+
zfB5AwPcU5}+V`5D2<WE+H+ty6G&MT$mE7n7AX9%$ZuDE_R$+=8O@FGJlJDKLF>CK_
zjXiVGzPL9mv-stu<7(%hS9j_B7wT>rm)N#+-0SnZ*7vABq~1xj)#ue;TK$5g&|a@s
zCkBJ}+dr|bYh91|hak_3+j~q+m+<2D?o-nxytuvF)N~0iZtpTRUBZjo_YXA|ol+Do
ztx0yN*kxN|dAP1TGiUzzx{Jqk-Zp1kXw>BS-fkVBKMwlS=HCN-JLn&tAKEQzTVrXs
zz92KFdVGD;xJ+m#SHE{>c=Bs+WK4eNjnL%D)qi>ezgryhIltT6FhoL|fw}yWG1(NY
z|A1d>-~ZsI5o-+m+ERly+_WcL9))UZ5pPoPd&%#8VOl_fYrD`?ZT>(hD|!WD;Op{O
zDAQcq2N4(kD~svVVQ<8Q-$KdY-OggxtjM*D;VV4wZf}Gt8o3pJGhaudP?*d!@NQXg
zxD6Ts-Yvsz=0H#0Z6gHZ-9}M!+o??bgWRW~Z2J^y1@D%6$Gqb1Q8`R6-Yw~Pu@_Ja
zc(?Y30MtoRi^02n6{*0p^TKqf1l}#PhEHRG*A-ueIPz`}feyUePRP-Y;qV~{fp@zQ
z@%enSN#5;qtb>p5;N3C|!j61ex*8)feg^^X)`?lM6Oa);EuEMfyMb8;6+6-A-TvAN
zBJXw$LfQ5B^9P*PH`IL(iXiXyL}2U!M1Xhe3h-jZEN_&=NbE7j?jbQN#`l5X-TIaD
z>mqo!syy}~#W4~KV>h#?y(AXJ_#F|vTbH;bX3Vg$62ZIWtAFF&KFL-sWiKaZGmH`8
z?U}q=iezcU_G8i0tYeTfV!2E{UGniD&K-!-UW3xQ4BqWSXqxeE2O!|adtL#<Ed4mP
ztSZyBED~G8!m8Uk`e#;*4Fm6%gC*WA3(ig=Gf&k38XyGlZik^T@@|iU7$XS?yjzA@
z5no?{cdLppJ^W0_=Vndh-F^TR?^YSayH$GeZk?1B<GXhF7R09x%Fd02QO6f~x6`cV
z{Mc+Z<PNRkBFC=2$3}^~+aI#1`?}gLLEzo4U{Mcry%Up7-t8YbJP*a}y9Ri-J-G%R
zZu^<Vrg*omq7?7ebs)vNb!{FUBMS_?+i)9}ToL;#r}4@59ZXE|Ze39mV!N_c&#KK+
zVo8e6W#47}t&H{HSiV?LfFj7dC8rI%+kH_%M%k>`A#C$&dAx$jyCq)|yj#}{@@^So
z){gdvtEJ;X{6jtFr7NP^F{;x;D9G_{IXZEEK_~ClmE^_wLkD@c_5}yL+h04m(8*cx
zO-}CS<lHzt^OAS#^5@69uovLnUW-pn@^1N}g1lQ7KOlZGW$<ntFLp?r8;p^6>*7bm
z`GW&_w<Ollr{&&^2k+M1N-E+%X8qvZy7Utqe-gY~7e6unJEjNkmSjBowB&|u<lVaT
zm2p}QlXuI(A@8=3^?`S5FT}yS<#k2gEiWbG-Ih@S-Yu^Y<K6PBKY6!wx@Wvw+9i{B
zI{>pDChwM9Px5Z*gipL%UJ7oKZo#MrCdouL4wJMH`J$0?k)Sa25Hwt%fuvOV^LdXY
zVm>b0bRy(`6AI(qauwReEZ%LIFQawi*=_J{8_~O>yU`=#-Ew!&xZS(KyQP3@Jl>WA
z0N$+|!AN{hW(Dt7D*`pL<IxC<FTzimj(2+-i+YAh!MmlvqWW>@z`J#FW_%Xq9eKCh
zI#kVeyxTksWBd{(1@E>I6|ksLl)<}o^B9SbU@O79Wn%Jf;}`|<Zuv1m-t8rvckpgq
zFDAwpv1#DluCnqf<9(SPJ}tjvO`R3zhH~WHx(lu@zBl8+yLIx4_(sk#d|EnrZTuy+
z2fW*EHs_6@cpo+hJ}vv10=(N=rU37jEeMl$%ijv=(~?CP@Af#B3Er(!fOk8MDZsmR
z3h-`sM_%%7odUeuQB;6;>l6Xrt*eE++e1()TV-Pk-YsP|%4G0vDUb1GpLbgiMf^5)
z0lZrZ9CPy{3f`@4no8a+Z;BMGDDZ9@(HdSzk{$2%S}2Nn*CFqglUp3&Sb}%UT3!8j
z`I*4G<%c_Xw^WH=%lj4<7@4)v2ru-K&^rkG*8<(+Mk6G-XLAi^<MGcL0DkNztQNdm
zmH^)EahwA1Zi`F=@Afrx0MBE?G0xpqL7C>=a%0zB&W7rkL@{E$#A-Gx@k11da_>h3
zdAGxm3cOpsJ*5ZBlaR0-iL}v(`+GFP-9vn-7aEd@0vzj%7%F`p#fFBq=PzM{ph(~>
z<<H8YVeOBD?smwRQ^!}2q2UGm#fBex+=`=Y0se$Wnywi^x+N`#0b^*C)sDDtxvu!A
z`~S{cq`Xq*jLg}$Lq_H;<FKyEq054&O4DJ9@W5)sBK@x6doEl^y*s#caN>_0rerjT
zND}}_oMEpa(ZawK)6X~&aI&vwV3X5t0q_?@WW65nBb;GxMOMrG2t4G3{FdJ#z*Zop
zh_4uQ7*QwK2GhHSOy_NF49*;HCBDa(G<c<DiI#OxH14QOH(~l^h;vO?nbpFlD%XUS
z`7KXEcphiiTUpfdA_A{CA*+Rf-#7t23=wcGMKXlHaAZOQ1{J||doJMu)6O6;cgUNI
zzdDS_1Qq`=o9o~H9B4PT2c3xECY+!srTenKKb)xTenhe-Q5aK!0qGBChBqM9#u7y1
z&Vhqd?+!L4cm(BlaoY=fyCX|R=##vdEd`|I%J@ouCtl5{xhqyJU%aY%X<||RlG=tu
z@3kX_eQh2NY)JbqTfVHeFKq<p)-S7BvSwlJ+@;kub@j_?|1D)V9NF+smivwKSXQ%q
z*`ZY{2M_!Y@rH&QZHSJjKp8qR6wMx*VhF{;*`%%<K00clzWt&xdbBEw#*B>O6FbUH
z{wHH|P)Z33FV76I&VyOe;GI@P63fmS@OSF_MZZv`IVRg}^cNhH^+0{`;vS?i`9z#l
zpHqd9ShI?J7q<G#Qrq~I|2;`VnH@3uM<)8wU)Z3`P=@&d3mR!R)E@;?ZQt2b+9y-h
z!s^x4FkY`&wR-u|1u#m6{W`@4lN+QMKWgrQ4YjKp=GH8!URu3sz`(hSmajT&@Z9lJ
zXY4zpYN*4x6J}J-tz5PI(At{S4RiMyKi-+Xf6<lHKGP0Nj2}2WVGaNjg9Z#7F>uhp
z!HM4Z5vR7gp?25A95@T?JEHFbG`FTMv8wj)`UVg$5`%^fA258#A&I_AYgVk;vjztC
zwQKt>9RPWC-I}EffX49Xi`&ee4a*m;hN5~^P2HZj0UbW9q3_Z}-^B}$s9v?G@1R8A
z{RSucE?Ty{Z^P<U^);*eRxhcqZm3_j7|KQBdGrOj!uTH0agb6nEa(?3vhiH7<goFu
z@HY#1*>?L*u$=F;s-+7sjz`p_$2B<0B%zSOVI!2H3CQ`7GoLq`@TvtE71V;{b)cmn
z)Uaqr|7|tPmmgNoL=B6Vtf>u<4i+t`UJM^y^$k@uYcbKVIw$SLZ)U^c^$Wc!^uzkI
zVnV}e&*wGBp1*4OqDAJ%Yv}^639JmiGw9or+GW19Xqj^)XU^CHR{!jdSA~hGIm~R|
zW%WL;elf`rRg0^aF0HO&B82FLtQze}`64sILW)sf8L&3%7I-UWtb)ZnI<tHY3PDrR
z64&Y0srhjQVo&|@1r4HPw2pUdjR7bMEvQ~nMHBq0R-VpWTQFj%H%0b10!?9W9P`13
z7^Dct0Qt&~(*S=ca96ka_s4!2wr@s5jHR?3!zWS+W_Mvd<`4W5P77LK3m(I}s<w7X
zJtohx99awIg-^Rk_17(^Wwl3mRdrR4l9nc^xO@w%k3<O#HV8IkzH2wkJ#P%`vhVp#
zDtAvY>Xe7o9#|0gpvSUXhUvs8;p#xv6bA>5T2Wh5zo@=;p<<DeuB7~RDIao6tJj)`
zIdl(;1s{L5glcP1XjRSfHU71Cn3ramIC4dh*0l(QF`w(RXemDb3-yW;1}k|a;>dGh
zVW}ThwWQjH^zdq4QXtf=K5|7Zt|ezef8dnm%NAn+*RIChp_Zkmn}0a&mAGRecFFPu
zSXRO2_+6~8two`0maS>PAn?YF1!Ugz(6l3LChSVqkW{6LOz}mQ3>#8y3pPl2!#b|w
z9Sl9OX>{eIWhk}2VIlit(~)-NSF>a}?=Gw01Tf9^@fRlNG<XABF_ixPICyN~e}=4r
z$5y_C4)Rs_H0&RI>K&I?czpDP$cf>TGQP(zKHnsc3V&No9}%xJgtt<P^wT_5VSEJ$
z9^V9CT^wtUDaUyS4vN2O@Q@1rN%_K^Ehzg=M7vwgVFrG$=WnP)?#E5!c+fvr4<ddw
z=_CDMA-^ax-B@8#cz|%WaItWi(ClQ9?>Nc)Qp<AqO^kSvkZ)ip|5*4F;lsjbgl`M~
zBHRUo!hHRNV}z50^M!{B4;S(kAoE=yyiRzR@O|Ou!aRP5LwfV00_-Ds4<UIYjGry6
z6CNQvN%(ysUz0NZkA(LMUl)EL#51L(YcEU)_Y=+)9wuBbyj5s^Mo`b|lKD#;>kVVc
z6U{#eu)E{|!X?7*2saCVAT)bN<TLw5p!xFvzNYwYxP(}KU*Vp@sY3pu$$0JvN&K$x
z4B>ggYlL?Se<6H9__pvfVJy>?*Hy^Z%`AUU;WS~DaD{Na(Cplh-uz1d_iE$v?<X{S
zHR#PA4S1^bTZC5%pAx<<{G-t9#*nXLmMgc1aH!Di!VrI;<XYhx;fca?gg+4eSoo0e
zIpJHv&xHHp9>DRKE!-r$Q1}yJPPR*Dyac4*U9#~KAP<*pe!3u6N}eg4E36T&5}qa8
zOvId>C%lk|^Kv4}GadrMH%ouJ^u|L#_#x>Zliqj;2)`)(tI``E0pa(h$8E#v#WFRt
z`ytwqFPU$M*{)&2J%wY1lZ4ZR2MX=}hkOepFA^>lt`x2nt`nXhJVm%sc(#ylr`aC6
z9|G@}{E+ZD;Y&h(J}~`<!cT;s3(41Ge6En@2b4Pt$={=Fd@o>s$zSI8if_u9o<D97
z`O_M)PPkmyAUsNVw2*JrnZ8A6JTb^uO1?pOlaM?>roUVGfbe0V&nI|VvKcfWz0WVe
zWsV;r((?_`%JbL5DBgFGzL5HMX`YDJui?n0tE(3P@sw&<=Z9zl>GiX(^!*kzG<ZAO
zMEW1l-`YcRwB2(Iu@_EE1)jIuF+}JCrqB*Pi!jW&<H2-X=l;RD<FPMJKM&<{2w@uh
z>G0$BhK$>sS0Vj2JY3O^p3g!6d$-GW@!IzDAn5hN&En&L!VfOqAzgRezy9b)2I6WE
z4%Yk2?oeR8v0m24eh?4G8OZK+!p$iGoqzao{7JP{d1Y>0vpn4HQste3u%8D(Zy3tM
z|J32fod8X+yf*{o@jmIduNh%K4+}}6F#03&4?pf4D1znv8RfBmY#)XwRo>+YGtU5=
zJVxT;Ti{PNWXAElQRt^@?y_?`N8T&_HX!H~7N^Um?5~&G5e~MGBruK(+gG4;Z0{pD
z(Y+M_J0_q!u1Wv!>mp)0Q^yL{3njmM_~o&D))^Qs?*gp9{;6E)w(}W1m@XgfdwwVB
zVCOh|u-PrTKVNC*IB3Y=uWRSH&2_Yuo#T5qJ(}Dn*_73I(*}6j@OB@%Ejfw)iT6ux
zN=}&Om7X`RM`H&5-ZX9@EFSybSlbwZbZKLz>1s^(dSe#Tt<N^y0+()mF4L{gGu;U2
zV9&Tde{eo5BA?hkIoU-PjpJd_*khYl9<Iu1%)sAXQ!XAi9#)FQH^Qp1(c2Asb3=Pt
zV<!G45I5Z79&QZnmc1>j^tgFBsP(vcT_!b+>tivK*XQ2Bp1gPGf@El~S5)Ku+k!pW
zvOPAnbw8T7XH9M0i>=!uQ@6emo_ss(Bp;xi<od_o`1}}5SmWoPn;%e{JK0K(!~*{k
zTS@!O3uV2Cxi`zejNwJ&krj56A48Rq(S~0J!k=Op!*0@uijgRJ)V|#$7b<*|yw8ua
ztmwsv`GVc#&k+~qXKy&sfp%cwr&(m54m5xa-;0uAL%EQ}WJQi;%mMfV8%jQPV8eO*
z&AbzdLg5>rhYckg5q=38*ibUuhF?o)LwPy`v!U#Yy4un{3pSMRK-u<bv;a1g)H^Gh
zz6j+oy=*9HS{1vAWnS8bcP1D{#CE~$88(!km<St6+L6MBl3Bz2`5rcu{5_I3lxv`a
z4JCP0?HCRZMLcXMIXL;}p>o<#e!x0%88NT}!>B_xlqa|<VrEt~D94E@8%ihU#!g|@
zLB&q=Z7Ba@1<{6*<^tL4@uw~7v%aBje$%53<@vyvS+|UA>k9B<v|fS@r4u902yhRH
zSuuWBfeodL&5eB@qX`>IRUR`(4r3%1#=aLt>|PR!ViA^HA+aRJ&r<j<ad{J70k=^w
z8_KuXD%nsn%u&Zs(1wzt*--Xk(bKGBW<$v>PhmsJjym5ZOA-1MO6xLgD9=Yr&4!Zu
zk-PDpSHLh!pTm|_WxA%MY$%;6Usj9_gAFAIOE#1&IC~y4^HdEm>4E?o$~+WC8%oj`
zoz39k?TylywxLu-n4SS#3Vo4-Hk3K&lx!%KK{k|1FB?iHWySbj05+84ZJFf8BB&2G
zlupcRU$tP7*XH*2i=fRYOW9DmyhX9!Fz-Ft93|RN@)ZDVD6hnnWWa`UC5w8Xt2t7H
z4dpL5JP*Y_w%FdWE}XcB+jivF$+DCUrK>1qL+Lt@vY~YKj*i{QdY@=tY<Vl3FPA6V
z?`~qshSC)^Ay&p#J*z7(WkdP2^*3chxm%RYI3QNTHouZvZ9SS58_G7nmd7iYHk8~u
z0XCGb8ML8fh*>+@AC5yueoyE~J?4d1YCA@Cx(Ee18%mB&oa9K_P%<5sPMj}gXhV61
zbs-Xe#mR+E&WiJ83w@V3IX6C&`C&up@~3Sm@5d)HZ7Atai8hojen5OaW!O+U8^<B>
z%h(avP`daL@jAxChLT27w4qEg9yXNjR#FkajrGHZ(xsmeAHvCl4W)~p7{80@VM9s7
zD%wzTQwrKpy7XxqO8XK88_Kts9yXNrWgRw@ysl_N$xF#>D9fpU4JEG;v!Q$>3I%K^
zGx0oVHk9vRoM}Tz|CnY&`2-cPp)9ZzZ$&ZwycFCdJ%$DcCdouL4vE$wUo>((5)_7B
zfrbk-kd!KaKFK+B<#E}j6Cu9`h1pPY723rt8_GR=8LcbkFvEuOT=cGpen8BIk_^DO
z-Me8!X>>rWh-?l3Y$(}Cdb8=stgxZfia?F*cr?P|(>9ckv#9Hs6gHF;xVX5}25l&v
zoEax$mNt}=tms@Xn}Ju5Sj~1elyq?sU&o}dq2#9-i=tH=Z7AJ5M&cvcO4v{`F>NSw
zFhI1S<i`YUC@%%lhVlf<KQT@+G;Ju4Hn}q1o#|mi*<?+f6(>2GHk9sytBaeVHEbxI
zyux`AfeodT*T(6*mNt~bP(SbJ@xE*jY$%hafDPrIOaU88wxE>_C5vcfL+KO&8%n1L
z*ibq}z=qN(U_<!_Rtw)Ht`^!*u0io^m5nKEC@Hg1Cc}o3@=Ra$Z7A165&s^`f(<1F
zjyVa+^j&h6$*`g1O_72X1sh6E4lg9h&W7@SD2jR4p$#P`x0tR%XhX?bUHwn{nbJ0t
zRLNG7_bn_iT1iGDywFQRy!iZUAs69jga*smT!W<$tpTuge1g@&hLR<~hH?%oh7Bdx
zo%t@YSGuyHoCIashVm$svdc24j!AUH((!F5jnnRRJs%OYp`3<Pu%YCe>$azcI?&Fs
z9gQN}T!D&dRoP-Krz#pb8-KfpXo%_?R1QI3c!Ww{KnXCY<dz}(L(vDPZ&3LI=y*S;
zHGSz%nR|G_Rfumw7QO;6lR+hQ{BH9ybTFtKNQ=s5<ozRb+(G~uzqPFVU$m^0wIx@8
zeV3+rCDw?&&p@~kYsBM9L>S+i{R8HW?k$1r933E*0Y4G28&zH<p&Td7FEd&g;1Y%q
zX_=1zzac=#Z(+c_i<xmef+ylcW&-aWFtf~PVc;Ssz`q0nKX5{33j=pJA*+RfpE)7B
zg@MPNklXSs0<V~W3K@74Cmbyh_&v#*$iPQVh_rO$rG*pqM_L%*t6B(IEevpMAms8|
z)&UI;8wd`Dou)9o|Hlo@bOJ{sU=W(oQU?VGBcM!=PTQ2}XiIvOrgM~NW(iBsj1~qi
za)KMBo1Ku^!hjnkn36KE&BbK5FyKaMWqOoaHNYROKm#~x9H>CLjKF}QDd_=QnP~&o
z+Xif9b_)Y;^iUzn2p$<3lK5H}rlJJ59A*(tHSG)nn~Xi`37p!9_d#fXn`9P^2<U=`
zTb*u|B7seg{pI_yPE>d^2yS*}6PB3vAi^@7Veg1g3j;?xJ?CJn1@|YMk2CD83bimm
z@*`SL;8@Ghl|i;Q!y9NVeGy?8$r4`1X%#TQg$F%>D-8t^cEib>M0a7P&1I44?>c%T
zH5XqSZ;e+`UeU8<G=z$vq7uRZLB&D{hXxfC4#$~=GIp^-Hb6Spk~FwdDR4<<c@0WJ
zi38LY*Yu_g%XKxxAK`3+M5dr{GtP7_N*qh%%2clVAwG&Tm5TzGaypm4u#qcUxwul^
zvRvx-`w%_~Dk2zN{&bTXnNAS81Qnc?gelZs3S8}hK2hXL@l@+5a1sMOpvX%hm4*T*
zH_%?R%#ITLbyr428n*^g0s>qU{*jGj-<m^zZ4>Tqs5$h&p|CW;tX3_oT~rP8ttvCn
z>Q~35K;uBzc0s^H9PRX6D3t_Sq(DaKu^7z4%q3Zh&At)BBO~phBxPddfMp%EMHcqW
zp~KncLt!-xqQkkP;Xq+^f({gN69Mb!@_x{@4bM%$Lbsd-%YCBxu#Aq;RJS{K{s;D_
zt+E;Kmj3G_qd725rde{2%n(~LIbkNuBPZ>|g!v0C8^o4PN?Sn(tdhSZExQ;rUjCcO
zV7QE-2p@tPc5Eby377W!vf*GYUpiKQGcugOgy3K^VJRKOCta)UtiQFC{w7#T)5egt
z(YS;M4ukdPH^xSK<-nn6&cDx6ng*%XW8T2bsPz9|Q|Yv|^1sOX`G}f;eZ6nl`>h4^
z|E2}>j@HZrhX!~E|A2M$PE4Wyep`QgWciO<Q0L-lCTKsM@Slr;d`xb&-~WWXl9St<
zlKD-yq3)A<yib1xV7I=>Hq;#Jo!U^_GTFHeHJ0%|Z9_c*<3iiUq;RTmf8l&#t*}9O
zlyJT9OyMTs1wwvhW%;)We<Iv2^lhkLmHe)d`xr4_d*N_lQaDq%K)6<TtdPe3%x|`Q
zz*{AoZ60K^#RF#JF`nt-!k)sR!U@6|!Ue*W!bahl!WQ8*!aIbI2%i^zCd|RN57ysB
zxT|o4aItW;@HpXS;Wpt*!q0@cSo$oNzf%!+6OI&46xv?1h;Nd7gYa(QWB-r6FM*G$
zI@`ZDGdDBIBtsy98At*{!Y)e^*#!w85fqd~T+tz9fk+le!Xhr<`YCPQs%>4dR&8C{
zTGYBL*4n!7*19j%s%_P(wbd^Af1Y!mJGqHy{kr@=`+eSDCeL}#dC&Hq<=(k-&U1v%
z3*Qu)l^%#U5nqm&{v6>_Aqg+&zfO3f@ND6w!s~>037-(YDtuq);cFMuGhC{`p^_&E
zNzuXZrNTzx2I0v<!(|G+Y5bWAXt+Ru2S{Ei+#ozlc(HK1@F&7Ig?|&~M{T;L!ZE_>
z!Ue)Zg)PFPg<lh1DEy&thwu^M%fk1BVf=by>?5odt`%M-yixe1usqkss}jx@`fI57
zl}t(uroT$qD(n;<DcmYNUuf1!Bi?P4(Uw0E`fH}|m)?^^e4Y`$DF5F|ep~nl`5T@$
zxVe^+@uEcJQz$th94_2Ni0P%<+FIWKSgrzLQfOWy!Qae-!2RWKmNr4Im3+9cRk%TT
zr0@jc$wD(vB0hiVV!nLKN93D6;&+8t3i*bQ{(PrLyhC`G@Ij$@S&HyyB)=ehUC38?
zjQ_sS>{WrxmnQV*%RFMf(9FA#`96>Se3eJ+$;obBufl(_!p#B_$ZI8=c^NW)nrHm4
z3C|E-EWAv3o$yBC4&hIQ4+tL-J}rD+_?qyy!aoQ<5W1XqQ4YSoA(}ljz&?_>#KhE7
zI8o@Y!QNZ)zQO~A%Y+TWCSkj9z3}V8Zwk4Hi1}SCyj*DRAMiJOaez0-|90V>!Uu$p
z2>FhS>2dK7(cE8vy(IS&n)?m>2TL9*94o96a#;Y=nJ(NzXjV$Wf01OL``zsQf&X&(
zuNJlmdvd;WB_Gp2NqCy@>%wz|TvkH8ONEyUx!8~XKKDC+tfl;+(2zSq=4)R1Cxqs{
z2zi8L^7%2`+#i7?x}v<da9`mvA(!DW+~;!VG9Ajt3QrWCDfGG9FOh8aEJ5GwSpwcH
z|GS0v3!fI6`!Dp&{TKL-{67*hZ+=MWM)Wz?Q<4p%CES&gCkST=eQx!ok`EF#3J(_^
zAv{{RRmi1%%on#=EYR$lPaztA6w{zTj*2Mv`d98{z|-)T+|D#Nr*v}-$A2^hrv!72
z7y97qjfMx^Y&%}m<Gk))Y&%}_@CkUE{WO)hulkoCHU}Pfyl|=&FnTc7oTG1W4Lg7@
z*-g2Y0{u8}I_KbK%r%Vu<vUlx!*?_6Te#2j`O&}pusV1I^IbL!^N{kT9sGRP!|lgm
z8q?7kQ*`L^!`dMS)4OFC+pk#<JaS~xI|Xh(4xG-RNRQ7G{^f_A2#;WT_XpDBbBJHQ
z^WgU5FpU<Z$3>+6<%jj$%kV7HV?9|um?)DTpD7rp0v}#S;vr{~-`J2D#?N-4ulN4I
z&$pMMd64Zhh;A;ws5e6j*7ub_efuEHukZbEqmQmJk@4>$q{lw#Uw(awxXop*`=R%F
z_A>l6_4)QP`~l^AHj{c+8(=TPlnLgS0{idp?q#T$ST)|LF3;UOXMRm^y@%_J=+?G7
zhMEj}>}B{_4faxA=ZqWqa2V?bc6WxZa(6FX-mvO>HCu*`$-b)Q#XaWK9J>6{RTnIO
z6@HYSTRya@w6>wiN{7~7+H^tft4*o#3I&I=GxnKBHoH6e-_t)-KA^fESeA!mUs4lV
z<xV97bKM?$FLy@89zK2*d6(<<Am?)U;ZPI#mJwDP#%_e)-@2pbS#*5c24VMCD0<%R
z_;+@|XucEt%4SKa8|{sD#y$ZqYQ{bR63c>9c`_0S{TTniseB;fU~d2y{9$i^*%cR!
zuv2t#D)VtB#Csn00L-U)G<++)__%;Q0DOw}!WZFx_HUr%hPWyfdjRIZC&cxb*aJX!
z<eTv49)L~=W)A@OZs(jr?eFE?Mt5(zFE6COT?P6#IAYY-9)O|fhWRfe7wiFOfj1WR
z<?}9zJplI^5qkiZGWg06qlSKtN@5Sdsc>@-z#K%!9sn{E_o6#wcrg1JBNY4+y4(YB
zC-WEw73=|^8+m9CfXy*%mta@LtQgI|0};WaY{k6%s~EMa*oyuh0MhqjMKKJ;jgh&F
z@b4*nOx-YHeT*cy2cQ+0|11K)qihp!Ktlv^s>E=9jJfS5F`B;@<`V1y@H6Kt3G4w-
z=K0r9++AXkrFfnpF_}LJmckwYt6Y-LBU7*kz>3%dFaSB3Jpg=<lFx@@@F<&iDqVX3
zD00PUJ{KTj4*)9$IV*oI)fY)V0gHI2BZMzvOqH<*;3*W%>;Xu^VeNfbAG+D5r?O<}
zY+ICY{*RbgZO%Xw8qH_Hum^y~(jEXNoXf{&ew2e39uEO~0A?aF?g3Z<(Q+NH?@c!|
z%0tfpkFqjC^KkwxSdJLn1Mmz`djJ$cdjO=bJpfjU=JQO#0FUwv<nc)!WlIKKkk4&6
z;8C`5lldbU_fBIa?g4n4;$5Y@Q*aN!RZQyVrI#9UNdBK`o_q7}HR6bTo?(MM0IwP`
zvj@Otl-UDdE0Ea(VDp`3_boiu`?n@;b^eEJ#>adA#fX_b05+*T^7#b|djM?Q`T56D
zd?xoYm@KP&Vg6*=^7%e29QOd2#po~RRid8cQC`I|zY^yN<{p4cSff|f*|-OQi85+m
z^N+oy?+pH<Kib7Z!Fn;M-xK&}_W;m3i6WL5djM>qoCFVq<Q{-SBg`nAC}l<~vx=-7
zO+0MF2U<BVaSF?YJpeX-L1GMR0UqUV;O@yi06gG{djM>BMS?HuxCg+z)F~gIc!}v_
z4}cAyoH&o+*aJWsRqg>G0R#5{*r}vC@jmm%9ssMqhvm1$9snCYH^DDY+yh{Fn&&6@
z<&b*-tp38pCdLPkGL1tX<w493djQPKChP&=xZ)lF4kfb(AWaYK0pJ)hdjQ_1#jpo}
zi<HeCfC?swJpf6V%<KW^OAqV;;G$*mD03*-M%o6e2O7zUEF2nXKFZ{Uw?LuD<pT{n
zXh4--etYu#BAXt&ZI=?_KMW7E2Y|iM3})>Ch@pI%F(do1+SmiI3bjk#j2f9e0DO~}
zFmpHd0GQW`SouAN2EZNwYr$}0E~8=(fO-USWW}+~0soUjQO0;=h8yKe#{^H~;vN7B
zm@X0{X*%oyuyS@{3FV$V%6v_!V%t3cf5d}fVjESl2Y`1oCdDs-+yh|SF`VE_X6^x?
zGWP)Rz$)$m;BA6?0A6I9U=M(;#azpij6DF2CcT9Ta@}$dK%FV-fr+D7bnF4J18!Af
z62q|vz{+b9B>W(cvXwU`cmNmo0A!ms#~uJ$mU{sD84v6MSWXS>0bmKt9)R;$B=9IR
z39|=)FNnyaY(20CU@JAiqij8}2VfoIl1JHkU=P3v^Z<{t^}rs0AuJd60N7l(2Vf3T
zWvPr!u?K)M3uR>N0iZn0m;F5ei{O#ChgHBH01CAEBdh`T0GJoF<Wc6NNWmn9JpgPR
z4kXET4*+L^V$M3;1Hi^D{+Q`t4*+wu`CsNo!XAKYP#*9o)2qbgG+=r+I@or&y)Xy5
z_?1~l_;5RsWm(Q;AAA?0DFF5WILrxq066nu55O@Lu?K+OW)A?jS>t)E19l$R0?)2J
z0DOr&=nQymP91<yCv_W(mAVZHAzd!T=N^E8(83;o2s%g3Id1O)h`kQNKQC<mH^M#G
z<rfBbZZ;CIFHMPV8D|)GUSAR}?*k8hYbfJA+1;z}YWVR{U<^KGuduLt_u*UF(-Hht
ze9Et4VHOxazD?r|9v)vV@&7-v#GkEgzRLK^`T5nE%lV1swY+mQz9{<_*Fy&`cn2gn
zsb~7Avyi};A*VCEjgApkh;E~UeH0;i+vu2Rg@SE#OtnJMHahmOLUJ1&bFEOajgI+N
zNNuBIIX<qlUp;`cF!llv+VL@K@##3q3egOQvRRA21-@HtNWnHb_yq+aMce2&%L+jz
z<nGlq_5D;6Eb>jDMem*9aPBfiz_ZIF0naYe1U$P;6!7daRlu{$WC71E(*-=O2@gYE
zwO$|P+(vOZKDpRK@SeM{gnnJ-UDRdXwc%}D=EYV4+Ib5;*j|vgjSg#GP*8W7cWuzT
zJ0Y58Mp(p7U>CGY_2KBcY)@ljKoe7@I^6-Zct3nxXMe(e_=KGG?lwA>;{$)D%9kw2
zfUprCvkae(ldM01rPVTgI@uMtm>ys*^UIiVh2_&VA^RRIyMGPC6#eA_>;Lct);Kxw
ze`taAeRz(^DfB|2GPA(?P%f}8=d$H85>Ow4z|c^x;60Sflf767?<(>`9rPJ&e7x)v
zgl1_q{15&tnQO5ZAfcR4Yicj#66%L#+>qhQ9g8K;T%%2X=fd4GE1~^-W^hIH2A|S7
zvzQwZb{5hLNf~<QO4Oro*3M~~dn{bz`IVo_-2C5Ofo9wEOTy>>KZMWzGUhML^5uWu
z!sY)%6wm+Ob<6*Y)+=KP|G$u{`F}M-vtjbywTeX5pNp$`C##YF$Cnj<f|ohvKMn%<
zbl7cO@$7h#>+`<I>xu)#$I~p{CIqf80vB_Cl!xERXxp8wBepkttRvpZBL%-jaLq;@
zF<(5)K>m(QnQ3Rmu;!8orP1;?Jj@86DtV@mUs4%wf$$LF3SpDbtd)Zvzc^8!-!_P5
zjU4dXlD{jwMtHmM3E@k^2n@jZ+=ogWCae<96)qMYCR{B%S@=z%S(Aoz%o;PGSz8AD
zqr%M^GRQ@EbHx12+A$yx@}kV&Vu<`XfXFl7h;727g?t-D|MP`c3C-Fr_&+0=R6NxC
zP#DEGE6S6EW^ESaC6b$j7YTnTd_efD@V7$4<c9b;_+rO&lfwOkbwabo3E@1hk$T&N
zKM<0Jjs9j06OgPml=}*Y3e6fM_|K7S)*eA_ki1TKqVR0trNZlkcL|>mzAAiQ=%Is~
z{Dnh>6NP&Uc^)kFnuK|LjSacKaJX=ia8F^quw8hZ@J!*Y!Uu%U3C-GJr2jX``51%D
zuT(fjI9<3vc&M;dxLJ6*@Y}-e!aIeJ3ttsh;w3Nhn<+d>$W#32|6SpGLawu=f1%Lu
zFhd?B*{mUkJX!MY!aan03lA0^Av~6dwmMNrwwEmAd78q{m3*P_JMt&l3-z`Oub01B
zV+?<@#u#{?{C^?6r-hg{x~)w!^B>AlAb-BPW4X*54<O$#Q(i3e`IY@O!Hx1iTxj-6
zK;K^zyhZ*e2)`ygL&&+C>0c=PuJB6XwZa>OcL?ti-Y<Mu_@wX|;VZ(|h3^R87k(tn
z;{1kk#Du+sNnweQZ`Y}}RJcsIT)0-aPI!`VtFR}}^40RcR(O}tEL=c7J=glat#Gr>
z1mR)Mi@>PR?CF5aGaTt}&O8H-liYJ{?`-++DKzso^!Jl|sIXRexR5_MF#Qd}BZd5>
zf&OO+`CAobvquETUmYlOg$VIM;iJN*gyc42_^*ZLJ^=Y0$^1E&;eQq40maBU!hB(o
z(5!HPe!1k~LQH#37Um+q|3ftCU^+M0ZS7{<zT;-T|1=LZ-)nric9Z5d&v3-y_+Xl5
zQ<`hM&<AvVbMaY>ZnhmS>YZ;~_8;4h*F1duIFva@aF2z5`C)V5fhp6eR=_2g{60V;
zd=_L=Gd-4TDL#H2IGwBUe8@HT{^dJY!oznn>^$5b_`Kp@epnqmg880582u1>%$NE3
z`L2iCj{~RkC^~D34qbj2-^>ToyK0E-*G!Mq_R~8BZa)s3&bvsD{olX*uoK}COz)OJ
zdc1G=>756+ABSmV^~T<-oz%DI+Rgis9_z{SVQ6L2<2``sRp7&GbP?twzp)`RjGyg7
zUvJBR&$o8-1Ly_&7VE+5W_*J6eLPTK{?y>tm-if0Zw<g)ql@kL17G%SLB#ZwxekP0
z3ZDF}0wyx)(eBJMU@m7P`XBqafBES#PEhX^l<!$z3Fzzb>rTho_D*wRV%xaX-(9;o
z>GQAM{C%~_Ftc{EKYsQ5{dEV_%&B?4W}liDuiIL4{MFt-=h<^!{P<5FeLQQRTi)C0
zU%jQqJ<~bEdE~?wLr&Ii7gUdM7`kKdDIW2H!F%joU634bkCEteXX3n?)dlC&WI2b_
z98?oF+Vh+pz1~hlXYW<Bn{!9P#2-e#AA8Z+6$8qkX?^E8Kkbz_`x56@i83dJ?{VkV
zP?ws)xK{qOc>NLc^T%V#TO5{Zlqsomo=qL5+9m#od)^@h$(c)PlFOY`=;~>P;rim5
zE3vZl?CMRg&92GX?de{RC8_hf*PL=U6<c0C>o>2xaL}amjD+8R!Y<d2=DmZ7<ojr4
zKBNUN9PGRt9U~O>u<M`8N}oX}7Ng#UQ5wDmLqD`ja*^?hZo-@uF2|?~O-k0&E6aNU
z{V&XQJ)tT6&0||u<W)u_;ZSHnax1mM-W$~VCSr&7?SFysicDf!T*eVvnY@}_QIE?s
zKyv*jlqSq=hT&u(XV);leuYzo2hz<)?C_AH)o^>ipvM7BXLR8)bn|{4t|&T#ZXQq_
zo?Lhd+*oUI45MwsKd-DmcV=aW4TaKbM0Ue_!7|yS<1A}94pU{f8+UXeLL*rFItc+e
z;q1#od_K$F6(!65UfwLa_lJ41FE6CO6Qhxig)5KxAtyhY{hgf4A;%9yv9d3XaHhe6
zmiR)<M%h<*`yvQy-JI}2FlhFbAw~_8);Ify#eLxJ70wQu2RS$TAYyoQhkuLkXg_1a
zf(jHh866kp(^vdKR5w~#Xr9FE+Sh26aty~GK{2CMF<XFWe3%i7te6)^84y}*MYHxb
zx@&9!66M<0?C?v-H}(Yn@oCP~4HJF|Ofw`pDf%w+-o(78<oNaD&ZOv6iQzamMn!j%
z7>z%Mx<sc*%!?n0Hi=G`SP);sqU|oRDE<MGkIs;ojGxJjswI}hzY4=eXG+A{*G?EX
z>PGj9RwK*!t>}i)y>scN)zc_(bbb!S5Z1oNN1@T9`{c4>kh9`<QC=h&YhPn`AY>u5
zO_j0sm23M>ccX_!&u8k!-iP&}o2h@BB}->p6NKaaSnk@Ki%n=WZVI+yAdO|#zGjD+
zaBMsN@uM8F!#6;{+Sm74)abhCuOY^H22pf<Z@QV$bQW`ipAnjey{@1bO}Hw0T{Mki
zaP4dK$9)umYhR<+`#phcU!yljipKf9C3<5{z3G^Faej@C-XziTUq^55eUr(#AkGbt
z(OVQZ8RvI|=$*N=64t)P&tXz`m41ZQ%_>jDuV%CUymTZAk9BbILAXOl@6F%Gh$G@F
zSf~4Pnv7`IzD6HZMt1FM^dVKiu6>O@tbC`%Co-wWdbgRl)$zk<kH>p&Hlkho8huhp
z?GewXC7)K@`Ef2AjXsk*%9MFwoW~tSpYOx<Sy+@AA57(!^R6?Y2gXlljb4d!1Y_-M
z{CmvkRdqJ5ePvrSYG3n@cIeAhVtwh4b|I_0$Dn?Xpd*e5N0(<sX`KW&;zzOeRl_B5
zK8=C3uP>P@gcE;aIM%*eIhq*C3WNXJ%6W<Nk!BQYUv2z?#9vt{tbH{v7qIqqEendZ
zuQt3QaUI72*1lGtwpm#FN~=e)_SJ?@PRwAdW9{oK6Fx10Usjzc*1p=Qq&o2&WvqR*
z`g<fAIDoPC)rQYaJj3*`_I0j_KR<B~t%|j;R)1lloo2<_SG!hrzr?K!$J*ET(M7Pv
zIKgoh#oAX6CA0SRkIVpTUpYq1+SljkfwixE4Pw^5*04%g`%2T9wXcJjCf2@k<(pai
znjPj)u#Hp>tw19gk%dDeJq%lChr>`Pawo#g4jNFUm*1Y_j1uF~fL%(6zaKoz?9X0k
z1~aA)j?2@08Kpaj&4jhD+-Q;fD{PV%Eq9|dUc$^JSo=x=V>~gB7Q@<CYe6tg!#|3(
zuj&!VkrmGlGx_8bNG~46+Sg%d$HWtCe5`$?z@&I`Srltut(={Bj7ekdtGQK|=Q%Mt
zCPG=o?*DLfOIBnPnj}%rq_FmtcQYncPorb)t8K?{BF+k7?JJeJ_LUphqgeZDzVu`5
z>vxzn*1p<Wpr0^3tbM)Sq_;3}9WaWuudhLm{on?+GS<G@0k<l#mib}rtCiOzzDs?q
zeYNt&#8b=<YhSk_f6nNMhp2$Hujd*MtbP3%D~q+SEP+}3x{X5%YhRg!S^N4L^TgU$
z>w&eeFL7{T?W^^`+SfQo2iCq?53GItE~8-WtM$Oz*KA}L#oAY!3)a5I?m_Y_m9c4m
zE3;5Wj#&8$U*_7^=s8)DC*YCb-5`p!uM}wWF&z6?`}(SpH##xS>J&^;rA~~E!+|7u
z!0)5SWQ8~r6m!;zV(lv%xA;oh3Tt1PtIdBDd`zUI6Zth-#?21XtHk9rV0t$?*hILq
z!yM=(E(f1K7M2@-Qc=g)2iL=4(!v^5?k|dB?JH+KtbIKcK~b!IJ;8{05Sxv>2J$x%
z&)pqm$vG}7`{&RZv<d$<r`|(qPO2LJ+*Bv}7ZRL@^5<aD>v>Rc-N80m?nXCMfYwc|
zfvKHAZ$W4Cprg?;#|%0T1vq-paqvEB5EtbhIf#rKo1EwZ1mtdUy<f0M$0PAv@Mqr(
zJ+GAgq#yp}f<OB;`i!H`R}nAwEVuAu_(U5S8;fm6GI$>ZXNRd2dl~WuILg=(ALECv
zMhN9kA^F(QVg|Tw>=3}Y_!t`va=finITj_4jVz(RRBrWEW;ovWsq!&Z#+1-sDlhsf
zn;q|As_>-4SY-+Qr4oW|O-3I(-g{Ibp+js!3H_zQBd~0FUB~MOp?m;L7n@ST0O{<V
z(LtT2QYQj)#HN=pKss$1orvQdMxEDTgxJgy21w`Y8J%8^cN}#VvB+~u7$BYNGdeKN
zWz?AlYsco5FaSE!P=lx8G}THt-n~?rj%JMQlcc{?{^qNUbG$dHat2#ragzR0Nul?d
zRML)D0C)M}toZ&(`b&i!)TrF<c)L>N>r^>7Nq?!Vgwxn>GwioNbvjw6!;%b;&R2XL
z>=N@fQRi1I@QNe@r1Qg!4i0R%kUD45evL^6NawMPPR#LsLLKgni5;F~fOP(p(SdO|
zn9Di)#9EUKfX*n`ZvbWz-+sApm#?Nudy@WAneMB=ew=v9Ut#}SpQOK3misEO-$JVF
zMiXyJ(qAga`zo+s2UV6+<(MS>rSe@kGxqxib#7wcIxfio>D=e*(0(^j=Q8S?lw^Q(
z-p=U2e$P|q12lDPYmx!dDa4j}+t*<~?w>Eei8ekp$pGn0%ILs;!>F@^?RjRB0j^ul
zuX?d>XsDLI&ib6IQCU8Uz2ia+!1AkM@Yux~Yvq+J&1D)@<=0}8id~`cQ%+ig*bg*P
z%KyZ^vE3gNoKx;a)~3A*QGFI^A0~EVG5t|&s=Vo|puL`>$|%<Cwqp8ArJz8mOv1ZJ
zxXahD^W0fXf2r*1t32d*<y0wTDt8ytUn&Q{X>52s`g;v^%Gh}xC}x0kj`VeIhtA>D
zxsU~Zw3q?X+2-p+FkhTXogZ*+da{@S(z(;uc_Hq2+o@AeyFFXX0O`Eu>)hT8F9E2t
zjAeeQm;uts?X8-l+5b!xp0yf#qnQ3u8RM&<)l1<n53?2CDyBbL{g*7;dqGnj=0|A5
zEr1dJ$}agqG5wY1vA)XNj<=R7TiGN2R!o1XTneYL<_oaYSrAGKX{ju?m?2WSH=~5<
z_eLshrc%T$W{8yD_LXjjJ)fu26t+vATg(vLeRJ4xd%LnrDW|hoUsuy==?r%Ae!ggC
z*_n7#X-CT-$E$!)%AZtY1KcD-kRpGvj}`l(nOW8a<J2?G{Vc^GH^~sh;jhH8R7T8a
zDTcTjB&E+YgQ2cQP-!m~YNV@SQp%MGu~DwZQ0cyG=drE^O6d%yJkAZ?Z$jw4wgxjC
z?_HMWaW>Mf$PXbX&1g3A_)M)iH%>%|8EYS7_`_Ygm{BIXNd~~y)H&GK+3a|GQKuIx
zImJyfKsuY@w0Wb^TB&q0`_ObZ$q*@Bl2JnQf1OI)TpZioO)^AE_hgjN!*8I{Q8d#m
zH^~qwy_Hcy^FK$W1j{|!O)^AEg?Rm)u}2n!(wjK*?CB;M0(+cHgU|I_$Mk|4g!uND
z$SAjQ)|l@m8Gv+oKR(>ofjthU&Il&Ez)dnhI;X*zvBxn~x|d3e+$2M!bZtfn_V^B!
z(8joJyGe#f>8Xqo>~S}hUSpB=casc}(nlF3*yBwqoy@jAz)dnlO6B;yAY+d{5K2F0
zCpyGUG6eSE*~_tI-Fo=`2r>3Rm#SfuTH3kZO)@~~ZVKoePM!Yj=BwN!1E9laz-@4v
zyzyM?ol2!&a!|LpB@9tQKMg8fL#6B4)7H94hCqqE@r|I;FRA3R*z4RRLtJ-=y9n94
zRe3I-l6f77PR7d}n!viGrdG$@HHQzdHSn8^&oJ`bxZ`8X;ddqEZ{stZ2Qj%5jov$u
z-=rVc3b>Pu-!4dVFh0ZQGw!6`Os^I4;q;q|0=bit^g9#sSLyez(Hls=M<L%!zZ;py
zq>=P1z~sW8qK97$!JVAX$L#r#=i-wScBh2i!H*xg53pvt#TX&?cqTZl7Zsi1ccCHO
z>E1(7Itnp1;xmG^<u4}43IF!!J#sueND*~4KKP+&7bK81F+9+{4N_>Ar(kM`W8P!n
z-{0Cc#EHdrkA+ava6cy$pBmdOHYGL>gU=i05VCtgfsRNaf~TReqtf%NUQWV|#cVVe
zYPtE{Qi-|lyh8ft4MuXTaDHJo{diEHi%5DgLm0Bq4aI{A_l9EBFCG>97!9v0>%zX~
zWZa^@?(jUDX<yIOp<hN5WoBU#%G6YWX(cncNu$3?DRF=*DX};hAKxsQBhxJ%Z!2%o
zosmat4Gg0myT@ollvMEtjes5wKXg*Yf$9zpyFHc4jK$En<x15wj7@dOSa(LA-&(9~
zZ?}(Io&AkjrWixLfT?tl%`o_7T33F<g9*!TM5$X@xY)g6R%~hZfw6;P{A~iek1Gom
zK58uLV{5{EQwT-}^u5?o%*C$h@3Dgw=q@7SF^29TM2=^;E8zT;%Pw$SNT|Zcb(Rt)
zBOW(NE!;-eRD2LX*eer2*FGj-A%QtTXXm-tOcoJF8@+=GekO}dCQQ$D4kp;N7WrwR
zeN5Tr0t<1}$Db<xH1ZE4agT5+27Wl{PtG<5EWii5^zh$Y803K~P)VErQs!-QT>9A+
zp_OToQKooHr**~i)5pw&%P&I#r~qy0w(K(yC3Ut9KolE$VOQ)-LH$&Q!NHdU*hEHP
zge>Qb{a8-Mg0~-;-hM2En2ROk4__Y4Q#ouKormFr6J-cC_k;WdT<0Konk$6UZWx!P
z@72S!J2Pw8bu;>Xd+3{{_<GnkM95i4J_UQRoSa|-4KV~_pu^zzXjGV2CQ{~ZL|?|n
zZ|Y7NK8zZ?*kAmsKca`6!;n;#`xnf7c1Is_a&Y{^IQ%VXTi0IKFs`PyqjLeyp{QBc
zTG!ds){3LtO)&n?ZfkECH?Os>d0l;jQ#W<ln)bGp?X@kb#-`?mj?{>alP7-eU1#{2
zd`xRwYr~j^+7(U9nrxcOT59W7HMRbG((X8-<DV?^7w9OG%nAc@2uWQ_M^i_7WnJA^
zd;UnzGf6NIyUrv*H_(|RaAnRUfje_138oeQOcHo^okGH;4U+KCYu0tQwY0RgraNm_
zpaURtc;m$+UKFs?g~nqSTOqDwU+$diaF4^W8fFJtML5eF7<xB?@KDU{$Ng?&!>-pW
z^f7j`^)E+gZs?=Pv{c5=%P#l&WB*z-<wdf`dpJ$Ri*w`LkfOdtg+<<g?0m2HG;eSy
zcQ3D3u{Sd1_2PcKvcjUi-r($BUhXunUnSCP9h>r|g!<wTlHAZHIEQ&N$9f~jQPrCX
zy?H5b)EIBxV6So)Z_*I2a+LXB;+3bo%CY=kUFGFY_WBL;rj&dArXU_%h=)|>O;glK
z<Gjkr!5GM_Bp78lqQpNt3Nslx+>0LKjVWc}S^X&L9LcUgeOxb(bswe!Tq?Xgc)6jR
z6pa(Qb#tQ^&vuP_V#+H+*zmDl-ZUBnIwn$HnHL)fxr|Y>!k7x`+B(vWwK&3{y<^d?
zmFWqURczl`O`VGy*3WCLZ`imWo4B%S^3J@uNif}5kKxgh-q^OLq18E{p=sr+&W?0d
z#rU1Z7+*1EqLW6?Y1r7*nXYYL+2PDwydb?`=6-Y2`^?;D-aa)>=Z2>G`sRk&Z4Hg-
z%8IJ-Tu<X*?_l7Rg>*Yo59%?yG)~DtZ*N-JTHBmnv98g{>}lfijG#7Cb<)i%8tt(w
zjm@<v#!hOTZfx4vP@lGC<{24gt4zRR#$3Ua+Z!7@)3gc>(P(XR0;-E}ga?hAsqK=b
zvuDp)vZQ;#V4Ic|9i6qE4cL9zP+L#2y}6+kgP4A^r!HIC(a_$ptggAXrMA7Ia#>?r
z`|4en&0er%-jehLi_7*{vT)hL_O`<t>N-1??KyjPw=7TvYp2fowsqaj!gBkkHZ)@P
zPuI1zt!`?-lu+Bu)|iD3;-qyl$e#NwP0g;Hl$t!YYHVeys-kjoWmV;_sS)iB%?-63
z4I@*BU{)G4dCZFT+Sa;NsrH8TO&z$Wq^c%Ps+ctX(A1cgx;5*j*R{2GHf$WzQUSSh
z)w-4yK(i@n3~mn7JK7pM;ZfUOw`w|?XZ^&Ef8i-H-0-xazV-+jx&!ApIV+mbZ`ap0
zS32wbrVci(?P9b5W3Iw2vzuK_C*jP<mRbkn!Fub^?@Vp%f75$*(#<BKGcwH<e7Q_F
zwX9j!-jH6?*&gUB^A4VqUNCP7M#=2CPP(;WV`rnYs<ye&A8s7E9HJ<<J;nt_ug4Hk
z)zYhjie_kb?G5cVO479*xb?R*nDLWNcht<AKL=y49yieL^8|AXT4y4LDTiO0wzFkO
zo5(>WM3R=~j5Tc?O&c9V<PNm9#>S3@o;}hG{$LtrgqbR6s^P$zTsfsGSjBF$n3=%3
z71pFdt2eYXw6APvtvjMyFk=U+iwsPL>GbUR2Rm!_#jweY;{E0<*)Lr)bKd-=i|06<
z4J~UbGvz=uO`D4w>YCP=VxX{WBv=a-W}EZ4A=5?B@tn02clG^`Fg+7bN9Yl)^*xJc
ztQfRP)r5)Gvg{jv39MN-p|p3lZK&(eB*GaI^Lt0-XH0oLn-}SKD}%8hl>&D1jf9%4
z3r-sB7HcMSbc@gKf}xZ#<NP`M?1?+ToW+axUEEF4bQumhlpnP~T~rHHt7~4Q;p^I3
z*E@BqYTGrKi~&*CbR!;T%{)pY_^~mY;s#XVn~DP{*on+kokqjdtwxIkEo}zthPqW~
zm$nrhU2~(EG$!{@w%w+#xvc~9dAg&%38%v~bx+T<94Z(vWTr=>u!!KKSJt+))S5dR
zTs=;u3YLv?knIL5Fa={W$HQE6QwO@5-Nl+-I=`)TB}$^<*Rj5--sxy+HC@w2+)!t%
z?3;<t_t5vpw0|d<$veUN+ICKcb(rs4*RAnWO|QrO2@`$hMh27YWX|h3f;GS}BAPnt
zQR1CM(cQRmXFZWO^q>X(<_!3m!I<fAGZ*i<bitf`_EVQjuiE(?TLZY~;}D0#r<bs+
zE_g(?)-wY>*i@JzG40v5#Elqzxmz!@Ey;dAf8W`Ar}s0x%TB8s+MDns(A8>Gvb{Oe
z8E0~uvBR)q74EPpw4cq2j*JbK%-d(rrSoSl{*0=a2fU6(`&bpUupKQuYs9kD*LK#T
z(ikEu&~uyHR^VwYa8on0-VqIEn5r8#H8kLhU-$cqwIRk|ZFATCXkF{N4zsnJHyMsK
z+zK~1t$1u`z^JcV--#Ik{jPQ+Z&>N(iQ{X{eJof?%<VhBrPznO70s*7Ga)7?CXX2!
z>0lD*);R1G=Kk6J*4b(%gbgSfqT;{ZS6$!HmR^Osu^C4uDHgQb<Efdn0(Udsf9#Fa
zB*DpzQ&DZ_PG@ZUFuSs$6NYbKFGhE$um6lTH8WTTOMvFVOr4ny{E_?VJ)0#9TGQMH
zY;ikGT04n~@rv05v&!mpGhQ%oUI<LYJBi?rbB^hq1e@$k$KVXtYQ947mex?8va`SW
z2HQ12xZ}r;f^N+ftcLxTfidHMd(p5D+_%}Y8(Ym$pIyU@!(vl|qw&iJ7(3ae{V(b0
zpvKO&;~G8{CyipP!2>~K6TVv5dSHHSY};8~WeQF==mGeavJ>;0K)eK~+gR%~w%6A2
zK|&M=d<ryAi)drz)TwtmpZ3aU94wwG{#e{ML8h>p4QP)AY;CD+MoOpz>*e6f#njXY
zeihiSt*yBug>NINne8p9IT(>R=CnSAuOW2}9Ub^`nVLL?UlPWw9ghe4!`s?N{-fU<
zKC$0_g#Vrk$k$%o_WRF?4>>vKl<3yTSF&ftE51<s{`oSx>k8vNF814GUfbdQOW+D+
zc3oM|klDf0r4TZ^S%Na&kOwX-st-tf9f+k4fh%No#&mgvOlg90pDqEe5Oxpo^`n2W
zE}%%yT$FdoNcIIhe=PGahR^W@AmzpQu=;Gn46lGclF$|H$z*)s*woR)8M2md5YtUn
zn8@UA#B)xUP}Q_4BQ!H4*thNL(_B<*Jo3zi@uv~-d*@!leTeu`a0L;S?G$bmUL?F)
z_!HqTg|7?$EX+f_m=52=b1$*^fdcDou;Resc|yp_AYTY)A#f-W%{E&8Q-w2yHA24m
zW_-TECax4V3pWWj3%@2jQ+Sc^QsFhin}mh~0qNc+`AH$`$Nc^vWaCke3k!uqh5XTz
z;gf{3g$D^6gkKS!E4)JZW8wY6UkG0onmxKmKaVfEfm~-#93?a_z#*@eOlo0<pCbI0
z@Vi1o8ISP0BtI_vmGC{Gi<hiSr$CqzRtU|xH3%m&G4)!7M+?6yyjgg+@JZpDLQ=&t
z{;tABLM{`df1B_a;n#%c3x6qmP3YlmFXNF?npiHZ63!GZ6q@r_pm&bs%Y`=z?-4#F
zd_(x5Fb5r<`Scf#6iyM&6CNaN5*{HuMR<<za^X$F`-IO5-xQvXchk)G0^yayn}zoY
zUl;ySm>sq8`Uz(W7YS>HYlX)O&k%lF_#@#R!bgNJ3Evfl_!BzHStJ}PoG9E=$c;bL
zYZ6{3yi4fdmt}_M3wIH25S}FbrqDk>?T3=D6W%PmLwL9F*TUZk-xYo!{74waEr{jF
z74{Ym6jlgl3HKEqExbs0r|{Rp9L$YOcZ_h6aGj86yD*&Fn20Y5Lzqh`4-?K4wg}G<
zUMGA?_%~q+aT$NMuu*u5@cY6?gzpRc<5tUf(}jBr4-&2vt`i<FJVUrm_<iBS!uN#z
zaPwsPQ-p^Kj}=}jyhr$^umCq6#@kgmQ&=zjFX5HKhlTG8!?<@cexa~TxTkP`;gQ0v
z!gGY*6J9U;neYkWE5aPyo0(5iI8C@*c%twM;X}ed2>aun&iEsQ^Mz}KXA5r<z90<a
zhRk>)g_DKLgj<A{3hx!ZE&Ny*!#$te1-*oYM2wN)!d-+FMC7-d<Qc*}<iD@vCBg&c
zUnhB`uvz{aBp)f<BLA;QK23O*{I^N|j_`Z(zee))!dvA3bIJD!pOXKp!gqy#Q@D!-
zM67o%k@g^BY!=IZkZ>3gc9<Z<<Au@3ZOb5{7(_QVm=v0y%aQI7$s>d{!o7rxgiD27
z0?YC&7alHb6|NH=Av|9AU&2#`X9}+r{!sX1p?RJ{K6gmIOZbrRG2zp~=Y{VG-xr$a
zE2P7%t}M5Ct^$se%)M9i=h_tFOyL~ieBnaj0m4Ist-^NU5yGQ|T$ILizahLzc(o8~
zolW@7LM~XNzIk2)J}3Dl;Tys?g?|u!AmrjU#xD{M5^_Z?{mt_oaIEAB!YM*7grnX<
zA&>Q-?4O&+C2y3s2+tGx+$mi2#_$`2w+rtS;xWS^r<va$AsT(Zzaq%Ue!uP6Ut5$8
zrk#KMoI3pMHWsh6JI8kWj`JVRbb`47HbFPYeES^_ckqJg%rzMQsfR~pbM@3?7_Z^@
zus!~sUIlb|<{Mm6!?xu$8Xr7%Io0^^>fF_mU1Q2Ki*~5T{Px7hF9V!rQRi&TZ~o<n
z&4x!Xz270d3V1L*_A@`dC2;$3;B+2Br|R^L5eRDtxT!ZA1|{c@fB9+D!Xub($#loL
z2ztzy{(iolaQkuKbovf-oD?0p{IE5UgX!He!;TN8hsU@~dYnW3IB+@>klqM7bopVN
zbA##KkM!6^Ob?G|ne@(q+m8dMb12d)^&2Y?b~fC>^!|$U*iK9jk5!rUE`^)vF)v=5
z%J7~5_a^^h7(Z7FeZ3#UvEElw81-(I+YcIDY2Q2evR~92;SnrfxVp=Jg$VQ8<6gMY
zm)8KywF>F6Px=@0<V6fLyK@%ww!o8J5RX|Vy#gTf^v4FAP7(TFnhsrldc7fc)2qft
zGhYel>vhdWI9xu+iBgqHRit>?|CJRL6DLkgr79;?Ral?Df1cf3v>C2$oG2e$7iRm7
zSo|E>N8Dk(C!e@|Z1o-wuO4`Q^^ol;!xQqN_)oqzxV#7dN!Ip4XGdzu>}LvV3yQbz
zJ$sA$OyQja4xasJ;h9b!gfWEvUA~3e2RIDxvwhL*dkSX`VAy$1@%B2Sc?ew2*ytl;
zwzm}QGSf-zw&jCcuR=L)dd;0qpZ6{E$d>9^@4mL9hTJ0q`OIUg6?SLAk@pZrJ#VNz
zFK~|>js^ga$lGW$aF4tS4WEg`&3+j-oA8}@*a8K~fe67da9c6%!n4uIK|#W98a@!6
zsEd1qZ<@kY$f=8a<U^z!{w|_*agXc?349}uMhFoXDTKMH8+;@4nIvCXfNz97CVVSn
zi*JP8G`x}p5Z?&THWS|nwzi%{Rep^H$4EAckR9f`vdEE$;D)(1(B~LQ!X!S&$Z~{s
z;~3$4q}(Ma4LC-)ywmJy2geBgofxgq1ee*4AdZnUAjf$q4md`3M>sYP$LGV~;24>N
zAj2_o1S|%Q5k?K~#>9VE{AZ|=W8_EFaicu;$)h_QgRajpLIyK(jF15?elH#$z%gRj
z;4&N|Hpg)MB{UN_Mywc(bL()ls>q6Y@iDM5I7Y1KbBvfr9K$hk5Au!Oihpz1TPC4o
zm?%cWG~^h0nt30^yr<;Y1f2Nks4h50tQd}SzbH6HtQd{+Sri;2R?LfUM4NzP#EJ#+
zEiBsZ5{u%7?_h?+Wc*ZSR4uV2eie-|Q(`K>F){*K#<}|x93yno>TM`7I7TRPM|ylu
zG&(p&STV?1akD#rkz{g=T#k^*&^A>D$H>ztso@wofvFpNAJ&I%rhWlSmd^I;oPt@v
zF|yT!W;jM@EOCr5;TVsD=0`bXhcAKvjuDR~2gk^R5aaKoM}T95Zf0~ai@m|m2>qD7
zu3#vdkQ^g>q8Q>BQ3P>}s9@q4u~Ib7F#wJcj@7L4y!dq5^CpQIjuA_gQV<VO`4;u!
zWPB*AcxNuHM2?Z~F!Zj{U!$jHfn(%nY}TKb_D12!F%rQI4ICpAjW{BH9P4yn4tE=8
zm1j6cY(^Q55nF)_$A~TSwD>?K^_b2gtB$wQ9*_54X_CrtjM$|1h@0KxPpi!H<6IgI
zj*&j5%nReo+1Z}&(+H!HV}z&wf@9<Y6MA5rFNeV~!Vyf4ksFxNtLkjz7-4}JwXgX{
zJM_Jh|LBi)S&JZ#LH*uBb6SoOS|_ob>4Ia#R>(=*LSukq<Q`LnaKfcw!7*axXd<5#
z2FHk%^Ag`en&cR<@e2~!l)*8=FTP*}N*v3Af@8#nS0o-~Zvw|i(u9vsoWlITF=E3f
zC(>+naEy>*famMwp{J2!#7-sE3GU`1$B5P6BT<V=kYmJ#&rSS=>49U!a+u7w+z;Rw
zvHA-W$I-0d7@=`^zTN}0Iygq2Ll+^p1jiLQMmUrV$4EaW2#yhs5yLU^H|7YAky(go
zI7aqomB2A_0yGWBNF~z*#|UW;#4*C5U>hk0tw19gk%dDe-GDM>hku9ki(FDqv4aLw
z>E*X)0zo!CcH1r`#GeKaGyAg_n!$|egX408FQati8z#rd<ET|K4;3&RBX>e0VdfHW
zj8MQBPaH&xfn&s4Fq}9D{^S@@k3f#Bcy^e{CtpB%hGT?m7>QTe_~00!z@$7jE;vT4
zoSpa;lkUkeG7w5Cw&fUEfhI|GGN}N^$gwo~@mYOrJBAY^R3^s=mB}%3725zDBfL%U
zd_C5N93!?Ca}&R1df*tj5{AL)mKlzbhoHxPa4lOI93ytXtxBBA{J=3{<t~m9D{oA^
z!Ti86(vJK&qbHt1!sHk^&Uk=h<QJ?gI7V0k!!g1^N{$gGVK_#x+1YT6SPyWFJjcNV
zjuGntj*+o6AUH;>2RKH)!(xJC#Cm{ZWEip|$B514esGNZ2+6Zl#-`vHq0B-V85|>&
z&-7)VV}uVgiCfT^<QSpA=IhI`4~~%sj0}zuPKp#vQsNllK$2`ZMmQ4`bJiip2phMU
zFWSj5!dz|sec)pvfn(&4Xc=&f(5uAdG+=r+Iv5YL1D6IGRNN!1BYa3FWEn_e?1P6v
zG--hn<Q&!j93!0huw%0YLF5=|HX<IxmLso$eNZ;forAQ<F~VO325rT^&8b2Z*5?>8
zKQcL`P4FVe$nj7x93zZIjuHMCklF-OI)mb<*5*O{73Y{im!beZ#|RB^<e+Ng4UUlm
z5I~NR+u#}HFIVIkxed`h&x|+xBgY6C_PhjrxF0`5D>4#3*<otNegTceaAda6&V*3@
zE2Ico5e8r*=tRIee2iHJIbH)*zJkJnR)qdi`IfJO-K*S>T%H44gI0w8Qn}ez!Diko
zsj>$w4q6fVOXYcA<zvTtkSde#540lmmkQs4+VWxt#XHpL2Wx>=gaOhSmeIi$>An!k
zd&6>|6=8sM_R8pBAMX_EybEi9R)hi4Y0c<hL-3*0S<52NDPe$g&dlh*IGkC^YhZ2A
ziZB2=Lr_GLV;TE_1K?7sEI`YFR)qdi;T~P1GS2btrpkG2g~dtwOXV-VO4{*$OO-}e
zeE%f<r7{qG(xh^`<6-lXQ+^s%4o=cvDzo4;_9LxGC3VhXoeoPfKst@S4rwu#Qs+Gu
zctw%{(jn!5Z3oa|96=qv(*>;v1ElkVj1Kq_E}#xMjX^8I0O>rM(SdR9pw2}Y1E3XQ
z0Cf7me(%HS+mH8!@?)veo}|B2l9*q7`$gd{e~VpoeUkoC+09ph{dS?s9GZAjlKxUT
z%vXW^_Myt*R5>O|f2kY?XU2YOsq<s@t>cmmkj`bk4()d~buOmPNl6As=iZDC>~|w|
z`l2?V6=8sM-pc5}e$P>d@5MnY!T{;?!B=?O4zQmKq5MU*=b1?cfM8-i?eGl^)$(^)
zpK~=T%ZIUdT&Mw9zJvK+tg%);6TJ$wB6d`jlcOHAB6j?g^F#sAirA4-9zhF%Rzzch
zbIPU2+B61eMb2iCRx`01i|LPIQ{`@71^xX7s*GaIZY!q0RDSELOme(usIrNj=gwmK
zOC^r?Feami9PcBl@O=+xMd&Y;DmaaO@Mgdp4554$JI@2f43N(Lz7A<c=1}Km7WmO(
z21sX<uR~gqChFYAdOumr0O?%l>yTFDYt%V`c6+v%0n+)2uR~gqA5n+Dseo350n&LD
zPE##3`x8{Tp2@sXOn<3F@m9&Gpw&O1N)bosTgCK8tG~{&y%#jq6hA_n<Bf#7`~!B$
z4~prpG?)1*Z#&+6s+`Ln@wa07OJxh3#+sxRX@gJ-dN)HW!VoESagSj7HQXcTQwg*p
z;vQiK$Z(I4R>W|R9K?13t%&6wDdmzF(u!ESlrCghKr3RW)zUOOIcP-!vup`o&e@SL
z$njzjN_jE^X+;=<Tlg5>l0YkBMKiN3491zkI4`plpcP>V;*ivtv?3Bmu@s;cu{WgB
zkC*{yMeHrCbQ}u>S`j-;O1WW{v?6v4WoSk0Kq=jgDT7udaKCvzQ<@o$_W(=tFdGT9
zA`C%krm>MhE23I+ZtRUNZ#u%q82)gVE@KqXiZB2TLY)b|&Su9ON}X}6Bxpq#ARRJ{
zSnHwDxJkT}w{Fskh<k(yb#afN`3?8TO4bpyBH|vQQWy6Kdbr^pIiF?%t%$fssB}*z
zJ2b!H9vRGXgI0tgDpMEt2<&0FM}Eqg2ecxVd!+PxG&pEQZ0neN?O^;g<lCb++@)M1
zL|PFBAYI;%=lD9X#{}wBF<H=xFhDwF7|Gb<ASyjhCD4k9dxQyfagV?rhI<4(8@KHY
z_Xw4`xJO_Q!#(m2iv(H`agR``i+cq2Fx(^GVq1e&MBF1(>f#=OJ>F!Q2GIbZ6|vkS
zrN5z}K`RpI;gx-54@4OZcj;={8MGn{P+gY>bmmZJBD*<gMHm1bJ_C|r#MlGxT)ieL
zz0W}nS`l%Nuz;WB9^oTCX+^|6!lwTu_sC!t8?+*pdt``9mN(Lh@WGhZ4)Y&=VZ8Dc
ztq31rN5DUY&#>K4C(w%Q2ES&=EASaknr6_7@Bw%`<R8%QQ6vaj5yt&J<d^BUKjTj7
zO~1wH%=_Ro{9qIav?BC71~U2ohQDR>2GVbTOeFk;boiajW70_aoe23@`fY~*S`j{G
z{}A$(_!wG|`}^S`{5cpFv?452?ukrrS}!U(!|%Xs09uhNp!5P_JcG{&)|M7<`44w|
zLoHGW&%VgE5Fh-WI{}FpY7y2kw2KQhQj5ICz%QvqIFEfvErJ2^-=-EJTgktOTx17&
zB1lA%?2$b$3<n3a8-%Ozv78}vU26jfJMggqaQGL9C;ZE%K`J8WB79uu0K&!iFxH}N
zbTLT;5Ox^nBK$WO#*Z@)pYiw<V%>5VJIG|q4#I#b`1E84!JN=_1?s`XY;ozj2p=2-
z&N5tvj}4&9mT14fTUWAY2NL>TS5&ynWhMgagsxxQ0Fg+|z(4H{B9XnIvp+s1m{cm-
zaTxi)8N;fFR1aHAM~M-uhHT^0DCf}6)@p~wQNC7()6qRGBO)zo9EZ<9=GX~lk$@)i
z^z}}M&PDiuZ=|b!OW+Z>ir_vMA8>xqm{(XQ;VOJW&N_D+&|Gf7WFDFnj3$1v5`9hb
zm-vm}t4HH+^DP-@c=DI{`h9!oi@(H=)q}sppTZ-EMWbg5TY|D=neyQALe~!8u@m_*
zH20STCI1Ym$`_8H1V8uxClQpSNKis<jZYyc=^r|7qw5VSg+^r;AIUJoN0LZ+adK>Y
zPD+wILrDS}5ioq<|ICy(a<F0K7zJ_=Fp$6-3?yR=_ek{+Z*I!#SBCHm-^i#z)S3jv
zo+=rBk)5gxMUG=Vu&_*EVM!}OrVv9blJfHCHw>g8MLs_Wcw2H@5|4maB;_SQCK69|
zqZVN##@acxh=*tF9$PxOaS!W3dhVtDlr6Sq=jj)VTEuWP_}j|ABpLaVWJEk!V?g3y
z__9)C8oB#9BV+d&Hne|9GO{w&ZR_oqBqLxp;%pe4ApgZABcCJ}u^aEdq!qEeQe>jx
zp6>q!t%xPV`y3mm&9e{bI=-YH`I35s#A^Rj)Fa(E4*u<gBVSUDG<GA$zzqK-)d(Je
z{(V#<BB}s!$IiZ2{2${T`2tdnSPG&qAce>$I7Ily%D;BNF*BY#KKlgk#PCU>|H?Ym
z{lfEx+~OA=Z)1bk|5n}*zNp@TPY<3D^W^mp@q`37svupy+9WqfiijUvMiBA3cA{`9
z5kDAa1GDgRAb#94dseYvz#xJQ_9r56C=oBzN6UX#A=BYr*SW$4!b611h0VfE!p*|3
z3C|Q>B>b+BzYsG0YlOE8?-M>Nd|miQ;a`OLFf`-)TpoiY?;@NjTp;Wa9w$6gc%krG
z;cdcug-;62-cRHg!s}z^+ee5aiH*EOxI(yAxJ7uH@IvADg|`Ur6Y{r6rvHZU17Q?z
zqUoO$P7&@Y++Wxr>=b@Sc(w3$A<r0OdU+U@L>@OvoFbenJV4keTqit1xI_4m@J%6)
zuw;5M{NzI%AOv^5ktYk=g~tld5Pn<uBjFvwM}#j4-x0d#@XV*TaImmaI8(StSSwsB
zJXUyy@M7UL!k-GC5N^a;0Ooh1@aw|w2(J-7EPP)0mhdCt$f!+cijZgHF<qV@OyoLN
zB6s@`PZ6FYyj*yr@E+mQ!ru!2D$K{6z;p%*xj2P#wQ!N}0^#?CuM2rHA@vI}5fRhE
zR^evh2|}OC;{wUw5ne95TKJ&wapBX#7loh3?eU?)v+=_|%aauHNEONl3Xc?CD7-`X
ziZF_~kou#A3x%D+Zwa|pje5@uUCf=7hY05in}w$fuND4M_!lAfr7-?XVZHEV;Z?$i
zg?|txu>g<pc(xgFyl|Fqq3|$avv8B}WZ{*<2ZiqliwbPIlZDHKTZESg?-u@67{`r<
z<tY))5UvoOB<#uE@q+x{68=r-b9YqYp2u{3?v4h@ox<aVX9~Y9yjpm>(C6-WPjUkH
zP^P<^@bhwagmBMgyy3#Vg`bzZ1BbJi_>+W(2tSRx<7tKenus~?H^R4w90OR(Ld+H#
zZV!~NpX33;K}7hEk~~(ptNeGDJWIHz{1;2!UwDZ88zmnuY?J>c$;Swfm;b4f&lG-B
z{ufKWOn9yQcL*O4{!-!33Js?R?Lis%mhjIC|48UzB@gReB*bHc(Z_AdAcnI+bYp`f
zgrkM#xd`b`k~~v5M>t=&P}nS7BitZ7Qh1#3B;o18vxMgf`O`J)wO#mQ;X}g5gufU5
zL1><n5btBjIed<RY@VBdMUs=kGT|`c7-6MwvXILxnGRQP5%(7!Dy$W9B^SfZ^A_-1
zlFt{K=PdaDL^2Pir2gx|Tt4?ejti@V6NS@-Glg6wM*V|@wZaBrvv7@&E6AvCIM#q?
zNj6+-khz+S;nxW77Tz!9x-o|TO8AkGTTkiFRb#~dLOeEnCKt!Qi)#a~Aim_<fbDsq
zYnf{}{^M~d!xJ#xdT0LodKK`Yn{CI7dOPUQ#kqqQ=LkF&Io0^^I;zTkFT>PhzV%X%
z`R$31pEjI^pRf$`k$?GNv*8g;?-Hb!f(O%MS^V^t!0pF@)9Hs*U+d8i{mTz)fQRp9
z*jERDlLr0Lzx=RTcm(tP>26q!iS(E+{r!A9;r8Re>D+|#{Ze%3^20dy1=Ab9dly#(
z9=kH>{TJMR947HJ(kq}tmmhXK<Y0Px1k%IfR3^Q1;P&G%iQgbS5&-y@A9gl8g6Zvt
z^w>_UFCK$3>0Jsp<FG&Qx??b&_i!)qFNX1Rwb0jlb=>FU+E|7NejKLh_p2M>4wi3O
zpuTuq$&~M2xKX_|0CRm6iLp=m7t6+r80a3(4bbCiTXsP_4w>`{fXp*sE@uS#-(vXr
zm!BRU(Yon1qkK>MN<d%FyuxT|<vV9mZKNtEOazPel&XoJ#<eki%EZYjUVoo!<MfFp
z!){y~z4!k8bw8{5R?Ug|vudvL!o^!sS32h&Sf7Q#bKPSJQ1=Wb2gmFhcf$9b*AMLF
z{3=oA+>xN4Gi+jV-<cbo@GYm;{GOC3j^RWzS%lr8Fkar<_{WzAJ+CY`o7;0iyTF~w
zp}YD0Zc=hK)If!?6ebPriFVDJ(tm&B72y|+&_E=VwIJC<udtV<)^GSQw{QQWj8}yF
z8$-WGr_5TJJdIva?*OJ8jr;~J6b^gjO$W)weFzKffLAD0$VZe=Inx?av=`jo_4K%c
zDUB{Xly1XjP*KDV6Iz6uRA_SH@o;0G<)4vNs2Fj>W&Qc+fW3<-VuYI?-Ow2*vNt-;
z(uUrHx7TjmQGTb(Zg3NqARs5~T^8cQLGFu~s=V*zmD7C_QuHpzIeO5Dq1QPp;L4*u
z2`{|w<ZOi;Uy1U2mqsptH+HecOPIhFUIl_kcoF&#75A<TF>2^;hW)VkJ*blK!Z5MA
z(IZU^hLc(|($842pcE~ZjEswp0LCvtbt9F9bR&=6IDjNlr5wZYA*e{CDrO51jq}Lu
zNL7&)^Wy!`evztTD;mO!$gVNN?Nwd`L-9!__GA3p9ci1oVHRscibEokqK`4}gP8Y}
z9KU{Nqq>o)62o!sWQ^=4F&f{3x<sZ)%!|K<hKWp<SP*}lMcZ9sQT$aTADJOB8DGVW
zswI}hM>FnBi7B7(BC=O>FtUt?(W;TXbLpnlx6=mmb0~6qbbKv?_sM0&AZNutro2cp
z2`?^2NF}sQl|gt>jiR0IMh=aVM%LQ<us()T7O8Jw$<o=@1mQT}rbTLVjyHK*!i&g?
zfi#u~FPL!b>-fiya>x#Iw=f7VcxY`jvM%~_i1AHq@%6pwW;IS=F*o=bp?TQr3gT$O
zRgvqW)hGrDFCstgqX;Cth+OaY1QK3EZjcm>zl*q$8*^rxj+qz#3A4IMq9weD+}!&-
zlXF4*4JzNFxXE~wRlGBoRwCgApNk`RmA-)1%>v=YXtv|eOLLJT2`|cV8;jhV&#g^a
z<s;(UXCApPXD=gK!i&g*%E%I4L>^KFEa64uVdXn5K9xy5)_b9eTOH^7i^$`>mmAR%
zUPPW$QhOLmi^$W8J3oFJd-^lEF;nJ+@oQPg=li5#G!kBPvWL8!_YD(zV0;~G^h%r~
zn1mNEGox44*+_W7wr146<{$0Q_Y(f2KicJR1bGbVmqg4F;mGo=D6Ny=UdjjvFEm^d
zGieMEUeNlO4-(HZ9E2BEjwVL3!XUh`a$bUO79$|Mu<;8Ld>W5{@ZvA14GAx<WI;iA
zVZ$pDe?@PKfbgO>s+UzhJ`rbrAiS{QlM^pc2H{1y37?ku3-brzg`G;O6Az>PBOtu6
z`g<h!<}m`o3mZN+v4!zLcrnt%pPwk989{hq^%o}Yq71?d8i#}z3CbY6_=PF&feDVQ
z2na7YlnmhoDFq@Ryx<rygcn=s0m6&j5YrG|e2rBC;l<I&+7Mox$TUEBv8U1aod^4K
zDA+~{Lo3ioMr7fjMCyU;@T*9_$W6e_4jNFUm*1WR2(sz1+jc1-{sefK*`K}83}#Fp
z9G7c+8RK~|`yL1{9zd;<vr&P(NVy9F8T1G<cZ2YP0>*fP{J;?qURVo;6XZ#Wfbc>+
z0y(nc*<mK1<j%BsWQH4!U^Yxd*jYe$L4iqag-Qg37go+r44~yecwuhV*mW7BBLQU<
zyZ^(HEm@I6V9vya>_;HHxC9zZio5M2AiS{c2x1mi2!t0@CgBBt!ij+Jg0~40Ud(0I
zAiS`(n492X>JboLe8Z%-FmWj`a&p!H^F#r{i&oYWgco+etxDX${6KhN<u!?KQvWNy
zyfMMk(IX(dSdIKcB)s5HEfEl29BDj2c#+Q(KzP9t7{ZGa(4G+xUNA{RcySi<Jl*#I
z;l=eFOd!0l8X&yj`|bz`FRTX$FAilC5MEdh5MG?kyATL3Y%V0cxB|(uRK}(tyr9fN
z85x8Zl)vK3B)o{6lNI?fJQ7!+F(V+npg@~*YkdTS7vvAhDhJ^OXLSlDDG*+;aX649
z5BPoLn5@uW;8Dz3Cj!C?Hg0h*+6sgh%+=-}gO7;>!iyww0pSI`N?c9@rgx)*aj0g8
zInYa74nBV@%rySv@IS^rcmNzGEf8K@$Qpp~f-@iXn%;p7BOttJFd{hA+7OQCv8^cG
zz<FpN&mD;(fmp@zUOW%|&8cr8QJ?ps1>Fqkz5y?=nTYoyT8m`xa8-CE6fK2C6AF<7
z!iu};^Du<y3gnq{mRtBDe4^_Z;T*U3I)r#{<6rDfcylM=VA}9w>{oRml)ZrLa)%Z(
z0DBhy3dIR<n%WJ*zE`R=qWN-1me5}+d>L<4usw1vRbHXWm=gL+h41N&%4Ww~O_fK`
zk8&$Z=r0w%!Z#`(JKm{O*@WD4CzQ}%DnEhKmKR$^e?*;MqmsE(N*Ev=vUX?c^aOSC
zsWZKV0n*8Z`K=B%ihf9)U&08vGfNmCov|4m>^LojQ1(X_c}@ufq_a4q1LJVBf7wFV
zId@(O1EBL9YOoGYQ!Q*VZ=lMz(Z;#^B<U{|-o%Z{ILAAgD&J%)EKbs2D*S!IsH7c_
zcet{NEX@8%`b&jBT^N<y!TUiK^4sSgoTR^0_=~Wq_h#7d9qRN)zsfx<$pGn)t=!rM
zdsIoMP)35d+!aX%NN2B%4tN))Q0F+>uQAC0>5z)crh^Umhf;?(wA{m!43N&5866mh
zOjTvsG)`-h0noV*IbR2-Z@){aaukizo}|B2_~VOjzq_e&5BuNxB>knr-(`IJk$R|X
zJX6_}q`y@7lZ|h`INW6iQRSE<{iQMs&W!yksdGB})^SM&NQW%#8T&1z4hivcPf9XC
zI$JY3<o%$|3^YdW)+7U@^Mi~Ic|WLg1#Nt4k^$0rG@}Fi-9eoOw&$5i2Dok+-|psq
zLqoOfE!O8;jmok=vQ!sp0G9oR`CqKDR<;pCBKI<ls<J~ch2~zN@l$pMQ~7~LO4(lQ
z8{7Rc!8xS?uUL#3!CSEu?y|F)*p0>XN3p5GAF2HI+DMgAtl4eF^p^^MzcMP59Pd1;
zY-Z=VvzY!;;ZIve<snRgRN=dm+`EhEFO_%UG;KlNikGOvvk`J1C}x0k$YyVJZikKs
zq3l%__|akpNN1|AL*9y!)OnxvezKSW(mBl6A#cS3>V%osv&9UM&T+mDc`MdZXBo@<
zQZWOhb19srT4?sOsWOSlyirVlsqn`+qk>kyfhwywYThcQKU#ed%l}@`R3G{g+8pl<
zM!1`e|3NYRl_r1KGiko<czJM_{ggf8Z^iVNN;RCuQZK+#;~<nC%$%~^VunbmA)|y_
z%6?S(8I{0W!4N5J^_9q5aRim_W+lN}!4TXxKcrc}TVd@|x`|~0Z-t#!OUcld3*L&r
zEc>jV;>VbY?_-Lj49x{^1w)Wx0q)|t;H|KtnOO?(a?FlY#QB(U=F*PftzZb^3}HUt
zt&q4MO99>rdqXNckwpe?g}sH9-a=*YR@mE2=?D%z@K)G6li{t%9qVeKl*XtG-ipBe
z=E6*AW`OquLg^K3B=A-+1f@Bhg#&MeYR$Rv5rmjV`xwKYQ7Rb)ycG<9t*P_Aud~_l
zUZu{3EH`*77$BVi7&_JxXtW#%rO&W`gSUbqQks!bLi3NM(h}AYycG<QQhi1VJ$wn3
zN|+sZD;OfBQ!+|u{*6>BWx2sy!4N6^Afp6(TtKBAoO!@o!4TME3>z4{6}ENEz4j%9
z`1W{&QGUc(1H2UsK)SpidqvWLJ>I9zU?vOR3I<4L6r34*@HmIkhp7bK3Wi8&-;5IM
zu{)K}X>r?jlMInkXGRJ3sH4);EE0Gt7$T)}GD@(=$yE9s+ZwzT43W}p870```&7D$
zod~=Y41qn?($L_o2=wrG5Mu0sC@(PzzZK?!w}Jsmw=aHa_H{hCOP8~ogSUbK(BU)S
zR5*=2@F?o>c#6_NR03}WLzGZDsI(82c4aNVTfq=0u{WL&RO+D8Wo$<9RxkvlJ8lW=
z<5osoKEv{wZ^3bgY;@eJ9C}y4YcxJX_d}K4@y2f$fAMrD#O{Xw0r)J!XLzjx@(RW{
z4bp$%GhzjN^5`>+E2BVTK{pqr@c|GXz1^Yl!dNI?9ABE<+g<Dyz{XiaoLFpkc;Z`A
zKPMEQ3XY5^G14N06@p@T!yNi#_ku1RkwR!rgO#F+;@K!U2{#tADUfL<H@{ngG1r|}
zNdLUSNNyZv&iuk|`thLtWR$%ZGsG*fLN^o-Cfpl}QNN^A>|->%uB@?CVK~ZH)Yl!J
zXEW{VnL7L@kUbdlpfi_^57=);9t~bT)}4{(w-T#H8iwlZZ_Gm25O6qTtdf;|{VX)^
z&|nhi7(r1g!{OI6+K8Z^={)EUz%1uzgC*8oM4WHkpI~pm42)k>780oP34#Xrq2-)W
z_+ZOEVKhG2r@wg{9gLF=dWMBHL%E*7To?uBVqQb>ah=5k#*H}ZoGOeW^SH(M@YrlT
zD9pkq*CuBCAZ9Km#&D1@5SVYAswV52Ath6WWb(JwhJrBy(dt{5{m=ORbr<f-A!joF
zXSsht?{;w^jDz{J_dhvxQ~#L_?D+9&Olw<f!x*0Fw+!cAH?OO2Sk_Wox2mZXhr|9G
z((X6{hnoLW>3)$m-RpNhv*$it-_Tf#6YbOHxYDt!Fb2#Cp7;?90_Jm^;JMnmGAi)J
z8J~y<e+(OQhN@L*sqI_^7X~+fV3dS$N~x}`1xFmGJ8N-%aR-#(jTaY=hYZn;s$4Hr
zh^sGli6=cb)Pe2d+-08#ZAy6|Y(XEH-5<gcX8(L@xaXC4BZqi7^gw7~Uqnn{PrMsy
zOL-$hy;EKanDTa?4o$!iZ&=E!fFtD%+shl1^4uz~PjAm1j91WKgw5yOc3<HzTYtkL
zPciq;*KQv_x!ay09(!yKhBl{t<K$!>v)XO*Y|m72KJki1a}2FLA$Dh5VRVeFIpP?n
z$v14ot{ne>;=mqMvnMr}zB%5P8}V_faBEx7?W)|t8r0@Nzc`=06UPucX`B>ZPqDr0
zkoMVAmo4qU;o!^anrmBX+bb%U;kek<yDpo(V9C5C=?NB>?Xl#a-&fw=(1GsH1AB1{
zbX{B9>Zag%^xXD2t7#>F(&fpuvnwb4qes!E#<bL}SvS27M{GB29Me((xpNgxqXwGu
zn#W)+o8HmZ*a?r?_PSNmF=p0J>=@IM8nd!~Lv4HGn5xv6eRsvS@z%C6I3u~Ku5(On
zb5ku2_g)E49$e3T<(d8DpRvFEvnOYJs&8hF;Lt@LrbF^5ZF|i0hNgO)Qf;=!+HOcg
zaRd9Rwsq~@TH16Z9A9pZ$gXQ!2TPjz+W#gsWYLr8!JIpd<XW0=NO$l=@K&5#)aakR
zjFaWfc1aY=o_Eeej4?{kqu8kUCD}hI8;a(XaB~#*PR`@5?SS=K8q5&FF0`6?^XFi{
zFHQ#MDaoDPdb9Ej_GX;e&I8)*Io!4+X_G`y3EUOZ5>v&RwvMKa-E5_U-g!85M?+_~
zAQ*~!kb?=D5oc=U*AiBqTsfsGSnF;?8vAkX{bU+6c0)@;`^tvax+A&;f7-_LK!%?@
z{u-7*gP2q7Gds)IPTW;zq^FPg_iZcRNk{Sz2*)w(LEG^l?4WFH$*KgWIAhy%+U`ul
zB-PCRK5G$Mdd-B6Zt>XzdNhw|Zw`yk+%|5HA@9Z(^8afmc(DGqs&&n69X#W`qrR!W
zskNzl4}{4~9Rn7EDQt)1ncp0#D{EU?YR&BkE_?318El+CgV}LXu!CVmEpu$dGemQf
zIq=;~#_6T=+gewmBpNCm>znGkPH8t|Z9^T7iSN2OHa4MWn>&>me|~Gt#1sMVy5@%3
z)^%(A1k?WM_5MA`9>v~s66!g&)E_V{HFeaZu%FT0CbG2q*EV;nwe4g)sy=8#%qM2h
z2K>yVmR_~<Td4-zCkl%m{pkhjDmtFQtewmNHLasF=|9;(wB7uDXYZZf&*9W>XSNOP
zO}J^JdS*5;T_TO!_(pV>E~{gV>|~4gr<cz#_;lcKZZILV2F+t_6D%4hNfwOkDX7VY
zx>YOC@tWIK;0Y*rr{I`6qM^3kZ*;U;Lj%4Zv~{E#F{fjzJ^F^dE7$|?yKVsMTGw?n
z;E|-YVFR8C)_3B$1kWe68+k)WH%}a2Ywi=lLj4Es-`+`MRI+cTS2lFQwhiokPP(?f
z{xiCjxlRB3_H6g;<9uqwqfcks>U49hnJrdywr!}>1M*HP<j?-B*G__Yd$VoNIjFU^
zeI*F`&;c9jQ+8f9Uv0YjdLz22?be_9m~Cb@-6G9UM%IfP>YCP=5o2bg##Zxvt82ut
z=Wl9oG!*#+!24w@AL-M!JEr+?L!o00(rRpKs8`YPc;48yv+Ak#yw}<1{qE1;_W6N<
zO&#gFjTlTF4ea&I2VH+7^7nIq6Je`q{d&_aT3c$H@y!s$VF{f*XV0FR8o?*z{o2}^
zJ5qR9Pt9y^NzG|l(SR?C^{IvJZFLPD9T;?}$z!T2DkqOwJ08!uhqtwl{6`<CKd~=6
z#V?Y&_?lu?yr^qe_WXGAWPIbCxeEen`QE^B2gB)2Try^Xlbsh?kmL3V7rA}iL@4R@
zcL%rw&G%9zXTX0wLm}+E!?l>1E5x@Rfh)xC(Sa+(uhM}lgcR^QR^SSo^}cg6K71e5
zb$t={X5*!A=E9FrP8mM50&UN|)?<PG#c*~}|EmND|NO1jrZv*dE$f<t3SEPalf6ls
zd#ooS86xeJg%{y`iSW<tsh-UEcsX1n+*^2%@GxPsaIJ8&@C4zRLauXXdfydZCA>j+
zkMIfMOTxE>e-QFyJEoH-<QsCzLxkqMUY1*Ov+zhE4=ADjH-+C9;>T3uf2Z(a;hVz0
z3S;QLj6XwY&c%g%h~&eCM+i?Aep7gv@H*j7g^vqg7QQ2NF+7-GZ()_NTDY(9Fky@E
zeBtH78-(V_F{I~V7%|-<A&Jf@&lD~criHD-qlGsL?-u@A_`WcVS6xi6P*^79k9qVb
z**I~NaI5fKA%7=i_)Wrlg-;8ABmA>47agAZ1B9c5Q-ym84;CIS+$7v8JWt5qp_tyS
z!Uu&s=Y{^q2)`;kUwD<!9ApK(Cndio{FAT@Kd&&ID&Z{QV&Mv5yYM*SnZk>O+l4<7
zJ|=uc_`Z;9P?%prI6^o@xR>x7!pnp&3EvXt;oUvcIZ(J#xKa3z?y0_A@gEWXO89$W
z62AvA-`#|V36B+CBD`DpJ7GbdjW=F+pzuf`S41-1JA|(YqgX>j|ItD+QB&rTVZ?6<
zZx%i;G(77F=bjtt%@sBaPZwS*{H5^MLVwS67H)!!UmzSP94(wGoGV-{JXQE3;p4&&
zgeAD)Fx_flz3^n=mBI&w&k8>lmSIT&<JSmR3r`nr6aGMWtMFyvJHmdrS23NT!tuh{
z!o|W`;Tqv);U&Urgii|pB23};My5YUc)0L1;kCj$g|7)?xOXyMg>b2GlW?2xr^3gC
ze-aks=Fj-m!Uo}1;km-gh?u*s5dMIOzJ9Cl4&l#;NbgbMbMk*l__pvpq1jsv{rrA5
zz1~9HK23g@o(-a#8$`1j<gZ~YkNK$!SRr}55Zmia_zWR`j;8)0!WF_sVVkf+c$)C*
z!gGZe3a=FYP<V@Qhwxe9i^A80zZGJ7#u`+N7s&uqKEJ+u@_vf)qM80x=fmsW?|=N3
z)i2cf@blSly4ZHSM&pCqk5i2guTFTdzoKj7Y1)3!^yXO=k7=1}3tR~*>GH#7K@O((
zRisyd1gOe>#59@SVto8Ka5~)ozZ?3IfB9kc@bKLXdlZF>1U!7_a)br*Js*SXMffpa
z`uq8E%=mHObe`((I4L@G`C%Mm!Ss%rVEaGQ!|gAV-brx#ao}`5M0y-2{^f@q2ajNS
zUk#*(+gm2RZ^7-yVH!EuqkGRz>~a>v@Tta!*ZD|~c4hf`;p5l$61bTj=Nw*-ViKxm
zhPoKW59fxUUY}7r-?PfOgL?jTGW0l)`4{u$bpt-Z@?8?BFK!2!^4$YB9-r3$%ykRW
zW1sXdKQCgy49@G&TL{kt{Bc_{>Cx`Y6X|8H$w-XztAF|F;a1sA?^=}aDPIZb>t((^
z+T-Cr$DY+mRiAgy>P5&CSGPT@TLvGO^L2N}fQsv?v!e4u+ZW=O@tiET>Yf3Mow>97
zq@BDavz_pcq*GK4GKh*>nZO_W`nCzXBVnYx>(CP}^lLy3UD%uY2R^&G(d%+i{jc$P
zIkPu)I!qTDfcER!n_83yuTe;-Yj5hF)Z&RgU3*j8DMh^!rWTF-KlZ)^K8h;ex;p7j
zI$IkyyQLFs5)e?95RgR?!xj}mS$(LCAwVDuOCSLRXJk=iTyRH3#cf0#ac5j`#9hY)
zTye$?6<kIg9nnEYapODZ-g7IJ$b7?l?|bj*_fo%K_qqRj&)siTbywA?{{tBPdOhkZ
zs5zaQJ*P*_VSedRd0tAth%J#G^;<MP-Re=Hd3XoCNKXeJ8dRQ=GQxkucjgVq5K3Q&
zra2AjZnV&8P|rasHK^Q=j0Tl|TC=amp$8gN3fZ!MixQzhWxQ1#4MixId}&Z?VaE<Z
zo1sCy5YZ5p#Q2&iXi&{RVrozyL}#HvW!Cg_S@`YAH$bHZm7-vba2aD6P9F=d)1bCR
z52-=r)1|R#C=?o0hEaz!sJ6y%jDH58LA7QyMu)J_pjtCG_7R!~4XQPr26bOk5H+Y&
z%;azd9Dpd(Hyo8HJD~>ke%6f#n>=VxZ2?}an&llLGaTdFDxg7il@CE*ph0z&({Va9
zsH!}+kxlC_vt^8LEQ1EsrY2%tSW%hGg4pLAi~%xJ0S#&vs*LfU1vID(bJQ>A7!1pz
zNySp^cuYDpsO%W*wAcr<N6MxK^=zcD?WW7npz@!X(V+5mXm-3$YHnVQhSK}7Wfd8=
zq2X92+g+J8-PG-CP&ruApt9hcU*U@%)sPWh3IiHcI^v=R^>&!C!`aFC%@}4kX0Vwj
zyNWP9JQ(M1M=CX_9nlPFP?bR%R5eT*RBJ_JKOk>FgZdj*^&<`H>89rV*q0=4)GAKI
za@obl;JB9UDlk$_Xi%TT>{5f;lJodv;optfE|!C{1T?5|R6q^tX0CxvS*6DGHK?{C
zUxR8p;A>EAoBPFzSk#tgeN5i6*b<J%%grcwODpy@sJ5uVF?t7v2G!;r7MqA85;Ukg
z(G$3Rj;&!M-)c_x+|;0sC;6RRs%hZ_I<^!D4J!9wYEYkHMel2|QG?1tnYESq;yAQg
z!7s*RUPd7)!lZq9o!4qmIXdxiEEgJ7+bA!dfu>V~y3TYV9Ov6=s6n-MG>(TUjRw`)
zx$)j8lNwZ;KR^B_b_yEQchMVaP%mafp+U9jC2_uuj2hHkCcS5T3kM$>RGZ!>zLxbv
zgPMcx)9Lz7PAoL2_E1t5zYg<H4XWi2j#Ilq4XRB)GCqX)p+U78*J1H6hY=c7%O4TH
zl{Pe}92{y;cXQOCL4DA)XIz~76*Z{bm5c_pnhk^omHUX%pdQNzXizDSGaA%+>=HDn
z6r30h>P(ga4Ju`Ea=Ol4!A=sN*bhvSG1)jw(q(8<M)+9}T84NzoC`ESWt5xGuMLU$
zxNPf5$X|#EqdDa&G&{32sN<ZC{kc7-2^!S9(W}Hk=z!6na`5Bk*bNOTjWj3^`JOv!
zQ0)kY<2SSa(4cBXphk8)Bh2Cxl!zM*>JApQgOd*pDh(EOERY&hYiGpMIC70OsJlT@
zv#kbo5Qa0poJB!{%Ci}Zx|mr{Pit=HF&wA&cxq5drUvyx&H*&2JWWu8n#Zc4LAAX&
zGEQ%U)S#Yi%B$C)-eH<LF5ZK^ga*~_aMkf^SRXW~)~?r}T6;m9{!*zy9gTX826Yn(
zrUrGAiGT)`IvHwE*#e_My@0zGG^i}XXi$%5ozS4#2xw3#m!byMMnHqQfW3eQ)kZ*r
zTEr~SpxOv%Q0Z!r8dO`$W@u0^Lh)>s8B=IbX|qwrh6a^(owJ<=^(sWfsl%oQl?KOr
zKkoa`px$O|Xi#}jq+yDJ29=Y;9Z9y;puUTUB#%1OpmK7PUm=DXRMu+i-{~?zgX*Cc
zXiynd5aMCLtZpnY?y4DK?&#8{vX6+N+}tWubGQZ%hiMuBt>_%~02)*t`JfB92_;a2
zI^3AhpbkVjevj3nb#1z1hU+z`m!g#Ysjpp}`UMJg8q_lWiu4L^LliZr)4>XbqCHUz
zHK<pE7~!wD=tz7~gUUY@kqwMFk{rlRe*q)%48C&iMcUsGXv<-v>~t%PqV=c&vQs8N
zDDVm(9}P1d+8<AXB3#7DhU}E_qV#YSs2hq&`HYk<1&kNvI7eCRMaoH8g{1@8DdR<1
z=qS74l9QB)s2#FX#*1<#g0{VQ)N}<oH)AXzJ7t16eDS2;r#r~m#y%ZZzyxt9EVCTw
zJYFW}Jq!Y5r%Vth3$tQ55R80H&i!oikOC%%)5Ygta0*})6=R$sJ7oemeB}UNbZN#9
z8nH4`&cd`pcFK5B>KvsTq$#A(Q8#3#j2C5<qf~ei9*l~<Wyg<8FkY1V9OWVW3@0VV
z_MVVnyeMxXX!=Ci>1J}?BIl$86U5;QH*LQmG5L&~Hk^lv2_}fs-seCz*%F46oiah3
zqkInZbA8AOb8LQ@V1hU^eGUd^JUO4@00P-56TtaBYUT?*-S{mb<ya0*ZG!Ql{N7P8
ze%F!mC$7Kw3C4@^XGg*K{gISRmU2ph@uKW<6pY_Tq;w`_QG)TJ6yhSKKYqC|ipFvp
zPD?OB9KLAOAHNcE29UEn!31%td=AEM3^^2lKz7OmanABN7{3MN+`~0`UV;hY-0E{M
zerw1%5QhfHPMH7!;$V)$D($L8kFY<NYp*Q2pRKw|J7CdEtpB&#*NP@!xkGkp_o|{4
z=VYDspCaB&gY4AqDMh7R8|&RZ!DC7pu9BGfg6y;e;i6Mn*nLUHquHcPaum$hXi^Sj
z&mK%NUX<mI(%Xy7CuI~D&tpl(i*l2rJnuy=BZZegAUkEeD9<8j=7O@*jpWQ{U!F}e
zK^(r2)o>^~-A2x{Z177-CWzAtS3nGhvePh(A_~|bJ7t16eI19g(~jiub{b@-Oc3W6
zjzih$FmlGT&D)bq5N8R3X8bVivq|}m#e9@xyeQW>3TFLcQbzEQ@@bOsn030ahwL;k
zR4=;>HD2U#W;mCV|8<h_D)TEx+2KV#AmtXWi0_k(7bV%uv!g)SX*P_)fvgF#Q>KVy
zw5dF$yp2<e(Wc%;5@e^+rg8xoZ7NBWof>WGxttfsPOUbzkT1oe?9`4+;Y79tvQv9l
zExeNlEyzv-N7;K_+bBD|fo;2#!v@(YQ*iQai4!+vr`9w_mXCvZUT2;Xjw58JOhKNH
zI7*P6%A}@=vQv9PDjdotLw0IUVTF9bHD#yvG*j4<J%H@g?nA!p)Sf(yCv?hA1LvEC
zxY}lq8;5(5Y8ZtztRAvcrl2(o*f_{e)oUIbZ$XM#E4#7#GYjuvQ+CP(Ob9tIIL=}(
z@-R7**lx&9nIH}osJ3oQ8sFes_!!qWWT(=mvLK^PH9r<G{aM)A3M<%0$WEnACCO-0
z4GAmUXj8Xy9w0lFHkBl!O*JG;ztN_C#)ArEr_!d9bQWsx$HQn-FD41HQ>I`%_<x$R
zQ#(86T)Pn|Zai*b3zzYz0of@N&{v+1w>b{R;{|fQAP2HjCWu1?sy`lIkaQjEhU`?@
zR2F2ksct-sHWdrn$WEnACCO-0-FO&n>aDB}vQueONiy10Hy%ct%GZxkb}DTuNk*G$
zNLU|6n>vRB0NJV4rWW?%yh3&wSmB$|4>KOfvJv4zKG{IoDHGJ!&jOrn<Q&Om4%sOa
zz~OH|Dp1XM;MZp)45KiUB*;#sO=Sa(HkAz|$!JrP>;+_}(x!4&jW*Shj5c*T*9T;$
zR-0NJT89ECJLL~qZapn{lASWT9imeBwBHY1hU}Da2k>DU$WHl__b7aZ;M2j#PMJC#
z)-=W#*(qa|z*>aQ0iR+%AU|aspZB>KA4D|CPjRuv7pg)sOD$|%npdNsrIa<{i(SRo
zPa;{Ft);P*nGEK~|0oJxS#F_}o~B%@9c>eajJAIcCA<*ID*yf+p)oDM&#{yV;JniI
z-!DJCbRd@Q|3mqySuYq1tol=pNR$f}Vbs!a!&>#AF(r`lV~r^eG3FK_l%fd)3-C$z
zY8Ufwoi;|b!6)Fv8H0fc7Km*4HXC*YY%Gtp#c&s>3|^XRy<SEk$~acA50#_A1XpW)
z!eW~PWV5k;oJX;-Y`eMrb5Hg?AUA1BXU$8^H4oC_o>!_$57CbAlWOqf?D(IWrquay
z{^@B-3o_EPLy(WoH)>IeMdKOi3+bj9icv(Cq-R5KS{%u32Q_J1YEaYR!nu7rYDXi5
zk%D4=!zptAw$zdKhln&q5$WJmq<L{9)D3SK|2c_B12<9|=u;>Xv8o(C1m7em9W<!H
z@KAzB?H8VbubJ0S&qVpk6zKW*%>Mr(A*pnhMjX_n3$<F*pem?I7aG*PaNnUQ3m&j-
zph*cj6MEcPk}owWL7SAI|Lsc9y?qsc`DxcA7R3)F2?m?QqD^AaCb8(xM=XkK4ZOUv
z8(YXr`*kcg&s@+5UV<1B%Uza!20i%x^mU>ouHk{pDvbK6>O?uFyzE0=Xj?W^8*UW^
zbfE#4yutsd_3s+MPe^Gta19XGvj0c5pUYW4?wXz}yh3=5@D?E-3?}bs;VZ(e!cT=?
z2yt1?@N<Pl!mh$G!bw8sM|ZL8ON3VoZx(J4@>Vz7^PZ4?V`z84r8i<v;UM8CVWn`k
zaIx?_;g!N$gwBudGqPV3@~KqTvrE_-m(yv}1rD*dklt5lj}`LH4DAbr*9h+s{!RFu
z&^$m5ekWXcWWGK^<Mapiak8s~*9z|tJ|}!r_=)gaVK(lJu-yHGqlFWN&X4YCvM&<;
zR=8gHsPHA>JHo#U)3DH4Pjew3p`u+X94H(moG7dno-U-v0OsQp*u;B;$K!Si?J2^!
z!ezph!aIey18ext3*Q!I<0>)BX)QcZc!-d9Kbg)azKFjRo+3P3c)4($@P6TD;hRD}
z_`z~^3-fXBh<00Hsc@0-JmJ$qIv*ha3t<^9$<sboI6>&NpEG1T?dKV?`J6lRT_{{F
zyis_caFcMSa9`YwV7|V>@xsNz>x54VKNjwT6B+aM5FRJwbNGy3BYa5su8<Bkn0}D(
zSYe%TmGC~{R^e`8G4eA15yI)h^M$_`J|cWx_@?k<;Vxk&o|a&Ft%SwGa^W=L3gPX-
zEyAyaNt{Gj&f&sI!sWu7g!c+x7k)2ni(B{1-&pH;isH`_t`<72=VsYX>q+qo%h^ZR
zM%YEzPk6NO1fkP<o+o>~@Xx}%)p}lqb0X`1RQMO+-fBH>YiaYpB>ac)pJ_ek;jS+0
zTS~;S>I~soM6B`E!ZpHciQwNV+@Sc4!e@lf3AYNj3Ew9o|7Wtl5aP7iKm&>8Zfs1i
z!FIxq!fwJI!lQ)4g=2){gwusJ!X?6GLf!*r|LH}Ac&G4g;WNVLggETt8BVKBBcB@)
zrxk<$MH){0c52dan!&~we)5>D1HLg8_}y%`o<awXSAqzJId|O13vxMk+&bff(}`Dx
z54X(++489cB!?f?SB{S>8$qucpKq|9-R9B;A|hDc%PbECuspWKl{X4umj^*_A_$%F
z`^s%DZ89QUm}%$X2JXj>6iAzZaIoI3*jesC9P4GgtG5o}V0jCnxlAF>Z7z-bPO!Wc
z7(DKuEH4KiSKe}jT^<Cz%TOM9ZgXj;AtG2FHKwjSoUZ)xRwL~4u#B5f-XHcbE-R51
zEbkVS$9ZD=aGLSUTZ=HuE5V1`B;4Qb$O^SFji1|vj(1L{z0+`p4{WHp<hXF#fKRY}
zcLn;3!@S?VrxC_lo((WtNu%=ISP%ol;Ee~b43Tlf<FsSS<9M=8w{IZmt-<>1%78Xk
z9!`Y~c#orfuQ?LX@!a1!yh&^C{Ei;nvsX`e9Zl_p-_a#~Ooa_JoL}Evd=$Nih6{`@
z(Y6sUWkQ46tRB#%bw`h}p#mFsX4|JDv@;B2-=mkUUo)`q)s#3TCbp^|qu_^B_ktyc
z89R2ZxBYnLxz+pV_;7*cxbnV!;LNrq1-8sk`-}pw-S!Vo-&NEf7a+{G4;Gi5gK&rr
zF>}XbkEXbx@rLLAyI>O1<yth9@d0)j=o<NSRM@<UrFUW^GQq29H%wUAy!58;ev?g9
zCZD?sw?VN`j-Je@aKyX~C7d}K`Joo=$=~nM%-^93xh)MZVs)t&LqHFIkNp5L(Qybz
zZeRrUHIRu;XIatk%SaCM^(&Bu{uxmjVg9ep<d5J`m~uNvLs@ND?nxPro{CgTLobG5
zq@kVAzHGjP2GY=P5ShIa9f35I@m@}UeDy^rmwZV>D`Cglqn(h3axa74Beof5QAk56
zN~e3$@SErvq@m0jHoDW>lh1%kY3NdNLeYa*CBxyF;6fV82fXrIVKyiY<xIuKpioFd
z8ActFhT0m#u^-S(NJFg|jZHRYOKaxFjK-%lX-y{$<qNMNG{ZnqK9zGWzF42>8|pp^
zLqlokI>g2HVcmVRYyn<uG`b6Es5QeeJ{=Efs5PUp67&VqP;2JKHepU64Yg)|jItL<
zL#^2|_9lvlG}M}jSb`Om$t;NRH35)@+SH&l^lP^2Z7e@XLmB3%uRx0-4W((Mp~Eog
zkcP5jMjHA$?UAx64PA(oDB5ni3~6X<G|fmu#~{*<_esqeX6YT+vWg7blyJ<rc&yAi
z!KC`qP!5))p)5G(m-ymGHNf8>3`j%cXgQ^!boCbdH_rI{W(>2U3O4g(R}rR%t1f>t
zQYj6MqZyKhDubk<YM7*<*7Dtxn!U0(H%3PpkcL{*cTZYtYWCfe+PsMv4+@Zma+Ct@
zNzK1?NJIICBS=HHW3uU<^ar;3nLMf>DGhy(YhY7WTVwjtP+O5N4YeKcrJ=Uoela=>
zgEX{*$y*kqlmyby-p2H$p|+^Ou|qiNuWQd678{Ne6{Ml>m>qFMjDNKu4ef<Nqcrpw
zlHbXlX?o<lC*>YYY3Kv2=zT3VN<-NoW^HA@I1a7&Ub9w=$GlJ+5n<B4J29PB8p_e}
z-ILl5dGR)AI;EkPnJ(13C$)Ao9%hH(p48g8@gkH-X{gPgAAgvgf;99c^oG(<Bk6-Q
z)TWojU*UcLX(*+8bWi#*2OrW<o8Bk>80&{L^c$1jFa7~17Sd3AC@G7dhxw;8)ba<%
zx3hjoLv8wzaq74z4dpX}X~o0h|KO-X8fy6?;#YH6Aq_PzeS<XgbEZQYdaJ2#T%7wA
zrJ>xFj5KsK8whDA_Yorv<!i$z4Q-B+j5M^GU4k@p45~KLP&&Y-G?a=SNkh3S*hzW=
z*#nbgOg0XabS5S&BTUCiEkmC&1_cJFjB@k&fgv#;mu)=>`EwCrj{aPQW@pCXgZt$X
z&c^<n&uM}*bS-+7XoC(IY3RjZ#LclA(oh=M$K&%kVvvT~5e&y4WB(xy)rvrk?080)
z#V3}dJR=Q#i$%S|RSIb+4Hh*ONNK3GGpt$?(ol2OrF&8aJ_Sk5w$e~ulZx{~4W*$x
zo3W_n9CS!S?L3C#520d8L(K&&NJC%e96%b%(*&iV?O8RXp|%%C#y@0vkcO@><<(0=
zuQp8`7jMH}LK<p!xN0j!g*4RK_0mvlFNkMwlpqZqh<c4Q^dS^XY3L{u0cq%mWI!6q
z7Ni$n6N)dxbW<A2B8)V2FzbXg)J8xWI+cqX(oh=#Y3K#)1*D-i0@BbtW`Q)+MnD?6
zkY^!CLv1aThAu_%Y?T>PNJD9}QO1Tel=ehtJ89^-h=^BnOd$=W!7<1EA0rLD(%6uO
z@}Nk=6a{H0Cx<(dY%2|Y2@y#ibtnzx<R(8t45gv0)z<%x%LHlYPRtCXp^PdB@i1Uk
zHx}5Z2ty!><`#sw^SON?fpA8c6Oh9-*cAcO07y8;vj>od^2i4*!xboj(onuSAr!(7
zF*>Mh!*?G<LcP%z`X%L+%KbNhxHvTrr8!OLLD*qX;IoLLCUi7d(1h-f@~H{sE2|>s
zAuc)yU(|%&%b05z(}NsnLOU^LJz{d!BlIT(+H$<834I(!(UqtHnouS{5AYD+YkW*k
z_V*%OJ<b&=<3&kw*JUw~9?&n6b4AK{QTjW|Vn{_uxeaRuno!1zQt2qWy~s#X#-Ijh
zLK!d083@|;LY6X@oK+Y^XhNAF&P_fCeOgV<CidyD0w#z<)t4;?qLhu~yo%OC6Uqc}
zKKD6Lw`?PaFA#txlnLUr!pzxnFgRftMKO#sG@(oYhpzzWgP<842)H_uLa)5ggfd=~
z6CI_S7de`gv25|E1mi_n<R}$hWELsL2kUVO#*1>TqdeqAE+l0a$L53t<3)J_LDSyF
z7{9y7`3L)SQi2KMeB?O0A?<jToP5s1!~_$>p<89!Z)h67Bj+@Z-;@Ls#GxBu%YnEp
z1*2#Oj)KsHGC`cNJ_my{n4E1mazGQx1aPiE%?l88<5x|}Asn3A1mi`y!cj1O=a3>-
zq>LBkK}W&(-A2maIZ>x17%$3pN5S~LNJ^X)ElMz6lt|30AHOfiDdQNQmSBQ7og9bb
zhu?(ImXfnP!31%J`y7m4KXO`Q5TOZWf;e-04#sZ+IqNva=OvgR&Lutv<F|~QfjBfk
z6Uqdr1N-1G1x={kRf}$6e=aYudu7oLY}HlT0gJc*pb546TG41MacDyAUR88B=VYDs
zpQ37(a+~&)qIO&x>)k%VV@gL{buse=O=tq)qS-9$z9i$(Y*LPP6wKG5q#VeeJ(y&?
zD6<@;w--5yl*2e*k0lu|%7u>dycbzYN(+|qRFd(c+>M}FgVcnsCFc_M<=G??#Cgqe
z9s=hnavo-bUrI7TobMec6UU2B$e{;2XhNAFPTPFdMNMcvjG_-Y7h97|5NC+vP!rmd
zobhb)_9PR;sYcL@AEtdADM>c@qa@=+Imb~j>%SspAP*^@CK-=e|AuYb862vOE<=qM
zxrG@PaPq%SGG1lA?I=6E$n&IJ%@y%|lJTOX<64m!&9^a9e@A@b!5k@QLYX2`N1uel
zZyZM9wIo3k$`p}?I}$aa{Yc{Lkf;e|3eJ(cI4sbF+Holy%eFuhY7eW0PxGJ!O=#dK
z%h!6^qs{&}2eQO_IQr0pG6f|@dGLWI)SBkVvL%@3QRXS)I6@Q36y$lCqXbQ;%x-K2
zG@*7UDV)Y8LlbIGVTG5mQP70i(~R$m)b2yRCe)rh3XLEen$W=chA$GeJviKpjDS&i
z0;`86lqqP<FWER~Le*;?8&@L5td-r^{h4J4cTQ+RnSik-XM^J`_9DL{=QOq(nouT)
z^Cp6}ZcN%{k{;n2f+mzHBBf#fvLsCZ=Oj5-q)ZX1gHOT=-xo$9uf|dn$`p}?`6NvL
zp(MS*c0&`&6p`lmB#g%dk`|E!O(;_^9@(5=XhQAmm~-t~q`2`|$t*QIYCsdp1eDA3
z@l%e2@z_8P#LGq#$^>!#hM+$lTS+>Pbwd-%6p@;@bR>*N2!`*9lqn+h_DL9z14vrU
z>Yxc_ib&&q62{|blK46hYC@SJ(o&y<@t950SzK|@gfa!=F_r@jO=w_+--Q%29>}tm
zS$<$Qpb2Gy%6&D!d5WAvxy+#nWdb<-4fs8RW<2ogGx7;Z-*BgfCX^{Es0epKd{Q$Q
zg?a1+G@(oZiL3F5AgLEgr*j&i31tdhk@Dty=!l#Uf249-W5F|;&?EC0-40PHeA@Rx
zmqSBMT>IBBuA!l=n0^2}+JuG{FgP5vBk<|Kx6Xx*&b<NQ<@hYY=Kx4XhndXlVco$P
zNJfX{GvAZ2o?r}08g5=>unpGh_;lc(v(PanUo#Y%g%2YBm58+7X=%8jJJTi~ru5AE
z6Bd#FdwiHS_E$<DroQW1`8DNo;gv#sPBq9Cj&OqU!42ySw_ipONP*MQ^e??m0f{K~
z7hYlFYm7)Fv@yXk1YT{)@xBaqn&*90@>QpTMj4qr#<CXy_<^TUf^APpfIk_rQw?Dx
zzO~H&*5MQK0+CF^slmL)7)`>_L2s!Y%aYH=2R>Et-C*klt1mvtK(MVkju}>%*y9Ln
z6$tn?TLHc~h`0e@zWGH;a0}Xh2DwR|`m>a$@|NRI%H`=(o_wCR*f$c&NIy9Q)oE6$
zpYe7Y$$-_Js#E$t&BzF)N)Re*70JukCz3HVl6^SL<0Dy?mgUo~Li7R9x3-Ej2Qe}x
zk}QRS^`J<H;z%+T>44H9bPbh-sBoQ~Y7xoJ2u(@hVU(Yfd^M=BYm%(~zwm+jzfiLJ
z<3(f~1wx+K<iXVX`TO7P!L&)KYTRqqNt_Btng0o;>Rzf0?HStnmUVtHog+QttPie(
zCryXSKDhfDCxmbV2|so<6YG4JdIKAftOLxSuY=Pm^2Occ=k(v<=d?+%`v09^HShpo
zy{~&Cop;9#_$20`0>mG=4{dU9+T`B!XXD=VM|xFWt8g2yNeqZ3PS2?KaOw>>2$4Tw
z-=-J1#s{voFzTnOS#{0DEh?|b89>_I8rl6D*+U!I|JKN^YGl_ovKPbV6=BXZHM8e5
zO7~r*+TTnKeW^~NFV%_)>sWP4>9kYojY%_S&!Asln>MW!-h~~nZXWz-JEL@7AlJMG
zJb8pRo?KCTy`xqdyoyHuth}C>jhh_2a+i&-6cLx^I}-8Sa|sbVUbD-Nd){CoE?o{&
z`Uyf_G9+)dZ~<{Y&s(PS)xfkQuWABupCFfryVkh#W)M{xL>4a%iS3EF!r58zhX@A<
z%Z0pn$a0Ps^0FoE8NyS9OND0&&lj!|I!*A6vNs6-DBL7`Q~0iMhwxh=ZxOKmLg66c
zDB(omEFquABA;S*;^o2{g^vrj2;UJJzct_&<2onvl?n$4M+hr~vxKJ#R|u~V-YmRN
z_>}Nf;fF%wW(M`ear=e!9w0neI9OOGTp~PQc)f6|@MB>X79`6{2s;RS35N*B2rm#`
zEqp+@S;#w#Ebp(vUBW1CvNC?4aHOzOI7hftc%krG;hn-qgf9xW3qKczu+UjgGhtg{
zci{lxNMWV$Uul7j0~nM`2T3e{lCVz5+iQ%!Mo51Gv>y~cC)_2>!YwtX^L4AlPQt#z
zqlCu`c^8~KKJrIAOL&>^KdS|viDLuHJypnu;%Gl1q|XQ1^ngO_FLYX9K19ZNrv;uV
zyH2=JxI}oq@LD0I8qEKO@CRXA+yG_#VBu8ZIl|k8TZCT;lQ@={b_y$n%Y-)yHwo$3
zg!~pb_7QsvPZTZ^UMqZD_<=A7d6=)8aJ2Ab;T6K0g!c-c5N;7}7w!;#FU-LcFf6~T
zaHMdq@KWLZ!ncL#I2kiv2jS7eS;7m2R|_8%zAwzeiNe$?94(wEoFiN!yk2;h@HOFw
z!morGIA^ikR>F3|9>Rgbslxff%Y_dL-xWr2E@gRLgrkHf3zrMm37-@06ee&EX8yy3
z6NSGKt`h!1_?9poCs5|=C>$>Qg>V`X$EKOWIYg}OCBkJwqX|Yim(T{@toYl7cPaiM
z*^dcd6#hy0uJ8llm%?4bABZSF3%@bg4(A^hr_lx)TkH<T#xgM2PS{b{P1r*?TsTrV
zPB>mTNjO!wTzIzdLg6Js{;uP=T_apCyhr$?aFcMG@IB$j!X3hY2)_}U-wP<e70>Iy
z0%1znL3og`RM<<1(+0#{_O~wcb0gw(XYjv9qs(8BO&Vo0*!aR!n5_f8F%|fqWVfC|
z2aZ>Q2!=U#+{oiPa~tQ5TW5T5y7S8L;kLF59*+fLmof889_uT|$CZts_X0jGNYdug
z2Eq=OSJ2h-QYe5_w#Ah<3SpNALGN7<_C}+;4}QE431oD^2`D32Z@*snUx7r{%Xn9B
z9l|aTg5H?cXdeUGTv`q6V0km}7(I^<EDxt$zr5uLyF3Vbb5S07ZgXj;AtG4buLI@b
zwCb0~|1d5O%UFi;UdQiZx4E>HhzORq0_Aa@*gl*N{qoi#%sgBV+)lz1Wq6OezcG!U
z+l7v|@W8#(D1Qc?%fmuB&fNIlCfL4}f&St&<hSo>gt3-q1I(5>$gW9eyZ#ab!{7}A
z?_os75s%ZNDK8($I^Dj3pqGpF%rSMFD-WmU2E4Us-)oKpbUa>SoP>Az&gs#8?=;Fi
z`|h<yc?H%ewgwvICB>iJ{m1evBHrDPC({0OO>r{g@x=9cH%H!Uz0c80Qme}cmf!4M
zK5lZFm$4-d$7F4(Hy%_TI`~%a!*Tm~@5YO~N8*h04(OFQcEAEJyzzqa&mMS~yRVnT
z;;>^Vf3&;t1AUJg<4{H}e<OyX&*HS1eluwG{%DWE5I6Ei+Zp6^sfwqeBB+Wf6-)ms
za@YH#J)32HghiS*HE}*!(a0ezxv_8BO-O6to3?;u$v5r2OkBs3e(akzoz7F!`?NUS
z6dvA*s?zB^6Jq4uh{_1lEllQv$Q(+inqg0VYOg~o#mL-mj2M}Js<SB#gBZD(;Xj~6
zh>;m@Jr(lrb}so6Bh!7Q^HXbH0|GtiZnO+yWFC<yMo!;~jzf&htm$+~2tTzuQ3A!t
z>&OX3Phu>?>HOQ(*iUUo%wy~~C=_C3hM{7T7}?esj`1mah>@)sjh&5F!%wX>eLuC<
zbYkSLrXY%uA4R=6_u#8PqD<d#RI5RW6eDk8-4q}|jBE?={nT31_fu=lXlxSt0x_~R
zb7R{uF%TnLGe1UWB@iQ9)Av(r%|z@_R#c|cf>>wf9UwCm@Kf6sdwq<08HkY?#)!oD
z)Fs5oG$~z+&0+E}+3XnXwAgOiBV|*J{9B}S2itTRVq|LLjTo8E1nqdA)SO|KK9nu1
z$gmCd{nVarQhhNp2TNjP7Mw$$%lxPY=)Pe<jNA_=6^fCcgc&nh&-u+5W<~rT2QjiL
z!u0Tf>-(vtTts4IWsn$Ie2I~*<%^LAp@=kyk+0|C`jMYnI>JmV_Ql9HukWXpqZAM$
zzm3_YpW61E$0yA*)D$BZ<17O)ayRbc5F`JUYhY8>P-FUHWLuFhMz$UB#mKhaez8MX
z)Rty^Y%#64EVi2C@p7{X#`ML=wy43e37quTGi_eqPc2<c(@*VPY~)+bD==sjBhMxI
zo!nI>)fXdk52hH|$UNWIVxt(Dg)(a^^Tly!wU%Fu$GrR!Nf9RPn?Mt-7@4Evi;-=k
zym&h_onquiO&99@)LJ_l@5By6jBM@P_z;vyF|y5H@2B=#^oC;On>iv7Bir<n_;*-M
z6eBl7_b5jGoP!TBvQ6(3XSoz37n}5YKehHyQtzkM@(0ITGC#z~HvPyruLx0$Oy`vp
zBNuQOAx5_R5pnwSp%|HiLqD}~+7Kg~x2zS9i*vuC7@5105hE{W1rQ^1A2DL&nT&uK
z`B3CEV&rq#C5VwvMb$=(d<M&a82Jdp_#}ey=dNHUDGXL%l8nj5fpjO@lo5U(<+lvQ
z5#|C7P#NXsGapH|JTBXM67nC62=k@~u0pdj<M6@#a<;RvKexxPA&QZoMXwTr&;cVx
z-UvqA9J?V#rh$DtzJ?<NF|r-OaGZJ+ijlP<P$N5zcNgHh-cM~Nj)rl*%8g=V8Z64Z
zyaHlmYiGn;bL1NPsf~lIW?M1xi5SlKRa{39BlB#=qHbnZh>`6)*88a?nSN?{X`f<b
zo+c<pJ_xO&7}@sX$T+oo6eF)P<<*OkpEA837w45pijnOOR~_HL`XENOcD)$c+6&^H
zSs%p6(@}pqj_C1+P%y>F6hQJY8_#125F@h%4aCSS!ibSiW}Oft+X#q}FXzq$F|v(-
z7<m<Y0Wq?TfEc-qSs+HX5fCGv$FmT`$hH=Wk=LPkw#tkt#K^SSC}Ts6O#2*XJ2CP-
zi17W?(%_g=%Sb=9)N7;_LyXLWA`Md%#K@c+?ntt&82MX7Bze@K7@3os+=pWYF*0kl
z_0t`#$pkTS0<}Pl%qaPz<#7uOjJs+^m^*qwh&!L#7Y3O4ZurjO8vHi|Oj!XxwJZUm
zkw;J=#mH60toKuUHd@!_D9lg2pW53|%KmSGzc}?P6zVj|W!P^}?q)<$lYBZ@0Y9}j
zgBanjxac%|QIq@>V<?}C9*jD(R)$(^LyYgVb{<k9JMfkB7^0h_1#LNo6ex#aIH$Et
zfTZL*5Gg`4z1!c5v?pZ>rVmbQ886B>M}ZFJNK)jqmhqze%25`3k?Ew|g>?jhGUG+L
z%29ShVn)g-s2u`j#*6YOg0{WT1l>u_)954w%1jXFFFpr-`V%?ZFoX~&GeMke48JW0
zilANOyoy19K$!{RboDuq78SxMdW}sUQosapM)@2J&H!?Xu|OeEW&${LZ8;A?Gk#DL
zQi@)5E#?>kWyXublenRD^CD-GBB!;C7v+9Osqi8^!xinv#vGSmyeMxu%0ph{IZ`^4
zazcXfqVNu%={E(+pOf<)IVUBUAkG1fLxC+{eNxnm^Dr^N1aXG?90+Xtl5-lzZ%Tp*
z;>_|nP+I<i9KMzZ0%azMbCJ)%;4CGF?<|EtnF-+V&7gN9=*I7QQslIj@uIxyC>Xz|
zNa34&;k1_VqI~Np7{8B6k<(hni_!*{M@>Z-zZk;KX)WVL8Hk`ie%;Bb<N7--!31%p
zI1a~eEIB+DK%mS7anANR7{7(&9FEC=K$!{R+~#vIepiySj$?dYf(hch<a027e7$H9
z?^i*f%!GP@vfWjk(^|V%7QMz+U8Nnc=&!8*x7yc=7GRfvK-un9MPoQ8>$Lwkr?qxZ
zDH_VPvEJ<yJf>9Pl8YHe2$aVnTyzNwyD!OjG@Fz&9R>5XfRqE-vj>xm7v*M0>Fq_X
zAY~L6&tpl(i}IYKJdZ;lDZG{ffimMo`8$GUz9>-MP7d#vL7>b8arVWf62qZDIRc~T
zeKz=|Boo9r#BnH4?nDlKz(b(S1aVGs914_&lk)-RVr!BK;+*C<6e!Ojhu6s=P-cQS
z*CS}g57T}LDZSa`kCKcR<tazOtZyKtnunB6lZ?l#@6Yz{3=Y*Um!Zase8ddK*Z0>+
z#;eQ%Tm>@K?(ibH2p2uh74dzN@uJY{tQjc^l#M^y6Ic@j%1jZ-_@m`11-eh`kM@rw
zL7;5?(V7KtwkwGO<%KW`A7LjUP-Y6wo4YtH5GdPmDLjR3fk4?FRtul!K??%qz)^Oq
zE0IoXH?hRKIr<PNGX*6&r?u8JN0xkCEHnLKp54qdfa3^(GE<Nzll4HLEOQK70fDkT
zAr&rSlOa&Hr?A4SNrph#o@RW3vfYP#fwDb$6n@H`4+7=D`Q|FWHHUkVb72%3&%zKW
zGX<@=fQ^GdS-s}5@kOMVN!yLxpIMyKS|(sZ$f4U=!&&S_-Y4f$wi^Ov`J*Mr_@i~d
z1B^df-jAg~S^j8AGX7`{3Da-<(K>;${Lzv`ud{YcvBHf%+GE*O2$Y$kCK-RUrX)<i
z@ki^N)>?nGrro#sC1E_Sgi+|6)-na-!G9zaDBIaF=i2Q^apUnKvn=CL0|I3xpmLs%
z>2}tQ$Cu=MK@ObO${#H`#viR4595#4IjxmHT9S-ES~niXA1xNGaat>Xv?LjSw1$N7
zF#c$7WpxlJ%O5RC#viR4595#a6V5dR%GMvPY4?L@w;frG$E`35&*zGRK$$5Rk6&_L
zAy5vi@XuXek!3rxIH$Et(0H`Mok24m;6xBEoWNxcfie@o;cr0WkCqL@Pf_cSc7Ku}
zP?kSh_QLq1btL1DwljMHfwJ{SYi5=AJxwoIQXQ*1i_-{!GE*o}=F3Isw3feNx$y|e
z%?OlBvlv|pvok*J$Dsl^t!3N+MuB{A&Qpl5!lx3S4#sIMQ_q2Q24jrVTE;vI>tTGH
z(^|&80{c(+pwNG%H*P304%f?%oAk#2AL)%7Ym2EjZmdBz>m`hDXpGIR7c3-(TN1f=
z5l#T?mVtfN-=w$2zUXCovzK5?yP5{>bK$1T7@vm#?`8Ed(PIgR;FIpnt9NLNod#P+
ze0tym|Fr}%Grf6UX}bkpk;{gN#U=uY+WG;Hz$c*pwPlSkk$yu8VB*g(Hul$UZui`i
z{W8c+qTrvMDA?WO`$>s{OQi{J)q<*Dc&A;Eie&T>c7$xVB+?4;&;rASEwR{O3@YE^
zNUB{VQV{9nzO&L78h^Jf=<qg`5sP$6MN%n#_dg6oK)c8RsYr?SXgf3lkG7%GNb_cq
zP}{T&oTNBFQz|FTt*NaW2{qO~Q&p7q*^}4;k8)I0OqmQH#WO1w)Xc7$<vAgjkz(yZ
zp3$?UZ!fQ+W>!Vjf@yOrDr=|KHBfNT-x%-7dKD+5Ni!!pWm+wKvIXT}O_JarNrD4+
zv>OanlSkXR(`shbVWC3zd-CMUh45!qRW}b$$j_TLYi^TA+a`~;?w~ais<Q6(KsTyt
z(zMxQDxrr(q=$6^FTa#j$g}O7UOk-I$iHnspk@w%!Gji#t;V@@Fs}6AUe@9Ctf~cb
zT|=ygP{?uXpwB&dlGEqz;c!|pW!i$O$)?qfN^NiqsGTxpt|0}E_7zqwTQR?K#=NR}
zK`r}RG5g?#hh_RW#z8q)1qR9;sM$)i)g7z<Qz~LNeoew)GpKG%|H~A?d!gE{{|RN*
z|FpWvb#wRhW5BJ&UJcfXU3wH{2G$;bY4qvdw=@`M)@Ma^MOAI>teRj#V7F{6_Qc-v
ze`$#pIQH3@HM6kuy50D{MKO%t9#=WTGj*Zj|4TE?kEl9`wCbi!ofYi39ij$19S#=!
zaWuJdZY4SdJv`)GQ)kpntejCXZRYHGwN(|f=hoWe)WWJthV<)fT2)n5ux!qN9UqA8
zD`zx$x^41w+vMr?XXNP?mn<9jxlOri7C>Ic7#M3=uNoc{OPq;oH9vLj@HoE@^_OHA
z^>fh<^STwso?70nY`8Yun8G#OzyrsVyoOrd8PxIy2=#JX9_@V{?O+r`oh-*G4cFFq
z`RzZVhvnro>SuTrjaV)`TIlq!C&`{6oFk-enfaCpFA`oRyis_IaD(t^Aumfa|90UH
z;TOUT3?$Q?Z(Lptr`=9?h_GBZLugzpfOn4UONF-zapTmK^O*1j;opSc33G6%kM$ic
z940(b_)FnJ;hDlqg*OQA7CtWIB}A6{j_`9~2zOB!-%MC4EE66pJV`iHxJG!BaD(tU
zp>Yv~a$90|V)>=Q0m2c&3gIl_slxk&PYM4b{8GppbS#%QVu(e;?!xK9Q-o&=`Cu0L
z>x6$0J|lcx_*daK!fY&f=4&lHP)G+Sj2|jILHJAIDZ;abR|szr(j^u1KPQ}nyEwEL
z30DZ$2#q%`q(3eD6(R4DGv8OjBHYBHT`C+X93`A6tQDRnyh!+4;d<et!Y#u0gmlcs
zdgwKX7#DUF8c$$|A1Zs5@CM;_A^lY_e=e@}6UPai9(I9jdYoYTGU27dD}{X4p6NFU
z?-26!z>I%U_^$9XVFEYTnSQA7B;iuwTH#Z|PlWk688Tl_;W**1gnasu>5mBC6Grj8
z4C6Zs`BqfgbA_vg_Y2<=hQJ}Oo$yHE4B-XByM(U_|04WCn1%;8SWdpMjj*%u5aE%+
z>B94bcM4w?el0A(35VsD2`3BB6y7X+PPkRLTUdn02bjOHuiOh1&$mW1{WhWVmHUot
z=PP$#oU6!dFYGBCBpfB=OUucdEp)ze*UJ9A@D<_S`pUfvcf?ulW5N%Fd+RIrahzkB
ze~a)d;Xm`0dp7R+l7G4I1|p7K>x8!vvDP0DJ|g@h5&2#czNz@_!X3h$!VvX7C?_K1
zyEd4=mF)e5IGvjMakw^!Wp5DEY%n1-x5CiQQrW$PhY1G=j}eX%RtcvGXA9>F&k>$4
zTqV3*c%$%U;iJMo3V92g<M)OThv)xhy{ayKH0f0_@^-^dB(rtEH%>eFZEm-oLI;jl
zf(V8=cihMe-e%?6<klG<oPNAAe7Ma<1lK2)vbjM^9_uT|$CZtscL6^8lcde14TK#m
z?@W}JLII?*Ev`JSWtRs*?{*OOMz8t?8uwRb(B{gR06SRk@6h2F5XX8M@9M2X*yTac
zdtyJdj{$8itp;|myafka9V*Mi>CZ23Il?Xvg5LWmFP{NzF6}hf!Sc=wl!w!sU*2kj
zT^<(kCCcObT-@f;Rw5!;-fEP`d1Cu;I`Yd~i!k$WJ#c##2c0rjsEuj-+%9yyyaV@6
zueuDp;2PvObK8JVuzlAA`is+n-@d02##){YFxv){$2I9T*I!~_7`*qu8-d6;;&FO1
z<#F6ur`tCW^m?MOLmANK%EKwM0q+j9?=?pPI-dXUu=~M#saNgYw=~6VLiXYz!^%T=
z|GV2lc($V6^1N-R6I&y_>XP+WgdR&I*O%Pw9hClh-qCByCk#$szohNuSr>$Ih9z5{
zm^Q*ouJ<ak(n6(Aw;tskIjDJsmpgip7k)V5wJh_z^(EA&UbCATP46GA+_*`j`faY~
zT@`EvS=iD-8Bg+eT_}2HHiqV0{+8~Y7{rvcNEU{*kw%qna?=k)LGXM#jjV8lE)mnO
zNA7x!>JVDdNC8W0tV`u-rhzW?6)a$<OXayKy^1aQu`U(<*lr{Bd3-^O`T?jJ;lJTK
zlW&R%rPD|1p0ubZA(dKG?qf!a%0IN(#&_-Saw%xbo`)Vli^_PbJ{pQpF8R`;*1~pL
z)C&;}fk}+75rP)g{9C3Lm9OoA7L{4k&&4qhT2!7%sYRtY7$aQ9SccR2N}$GC)O@V-
z*fbOhEh@vPLt0c@V>tFUnh7ncHKVa1#%yU#UyEu@r$sgIo-&Scshr8-3OE2|o4(<Q
zbs&a@TGablH)X%jqS^v{EvhwrEvhw9Ir;)Esx_g1#GF8jYR&xE`D|K$nZ6d)rY2%t
zSW%f$3u2#hFb2qk7Ig_mEgH%k8s!VDVh>@#L5pf$W`$AbOM;+9rAg&djGAd^QQ0xr
zX|X@h9x0nz)U%PYAK0eL(4u~UmKrT;6-zhceNuCVIj3~|2Q8{?sINtxZc?K$HY{^u
z8xEGVs4O_=SNP&bHNX!t3}{imLQ|<ly&Y!kaCUNjGlp3apV@~NRTW_!^8oB?Q9Gg;
z(xNJZw5Z}si)yWC><6~%zN|q2YEgf~s(z$JJ>ArtAN!KzjhQyDuSMl3QHx5<e4_A4
z%r3R4+c>RH7XICs?P8RJK#Lkj1=ON$<{H?PRccIMi)t(KwWziOz82Ni+b{Mdi`vqx
zkI7pW8%^`&X6BVy#l9BR7Bx7Q<fOl@Hv3xCou<DdVl`ZBZ#6#xgGMbXwN=ofE;2nD
z7hB36y%*yiOfBk_tmu6$HfmAXAZBf4zS#d(EBM8D%*!YwMVPcNUl(Pys2rX6IF>sx
zO^x#6bjC_8>N?Y-dM&E8qjCNVrWV!Ox$)j8lUh_eAoW^Q^VTeAQKyg(Evii~iQmip
z09w>t=q<IVba_ZEs!i_`U(5QTMa@C?(~A4WcVd;&F|Iw7)N4^Ke{lRCtRGrbn|@?`
z2=haWYPGJz;;(R2p+&X)5plkSi&|6;4z;Ls+et0zgQh*>;@q#OMdhw!w5Zi=Ahf95
zM~oKrSVlmLT8xs67L|H0YEi3Dwb7!Mu}o-DIfZhJ%U!`v(kI9sm?UGeahN1J{muwK
z3qs2fPk&sX0V<>1e12_6%*SP0PeT4eL>TQUSE1RNr9~a*Z0yfYi+VSDmEar4j24xH
zA2-JmXi;fkACFVpM=h!y!El@}D4-TqD*`pL;~8NVU#~^o!J;1J<d=n-(_m4@0_hmn
z+8J>=0sWB{m9L>tv#l0&5QZ~;Jd1)Bm1i>+HHCwIdRlWkkM&wqlBq?#pK|~$Do+#C
zqUNz`Xi;r1j*LIW@}NaM+mtsVekU;V%(T{bn5K@4_h2ufMYTIzb-a%CL5phb+41Yh
zKgZb%;vcX+Xi-N4jTUti3DBZWG7-?CKE=*Li^>+H(=qM^-1XoXmqi*a>hY`-T2vbW
zE$XkixS>V05zwM8U@xFWwGq&w7BLI7s5Syx)X`kO(4yK}HbaYg5sGK4%$P!pN}G)`
zHnga;>zwVhs8=Dv*P_zkn18}CgBJBRV?&F|gCY%66tt+E9PUW6trqoNL?n6Cp%#^s
zn|uZ_)S|LhTmMd%30l-Gs0CV7Miqp37%;0F3v4%HGQ!-^rBP)c5kuLzRjTH24IU2D
zG$5cw<&h8ifM25oYEg$9vtElj1XZ>PqlxueR9>Cj|1$6wr}+K_FEtEbp;Q_EA)s8o
z<B(d^>0kx4s8@p%xdCxezHftC)QybUz?dU3R`iei3mB1S@MU~{{SAS(95%{Nx59Ap
zQzk%q@CqOw4Kp3u-;40yTM;K4@>9l((!)`pU??U<@>9l(a-5?q_9Eq^tisZP{FL#c
zEOeCJUSt|62cve#PZ=-Dl?dAQLIJaa9HXP^TfhWy9`QNo(;eh&!>B=i$^>yJFtg=A
z|MD_9?_m%iKV^bAS(p{efpFw&a_(o7hZHbDoGv~GgHr&*$xoR8&J*at2n5aeK`T~9
z%6LpG<fn`mg%0fvr5hwFq)2|scu`h4N`)7pxA&rNv4|i)WxOc&Im$!$8BR)!?L8sE
zcv0R&(DaG&)6L|(Mb1eHCWsTlA6(mS2t+<3hu+&EKV^bA?R^g9lPzHsoyYN;l3;>3
zNBJD+==zW&`6&~`ndx&dIOECr0}ddNpE3a)zMS#`1l{;8Aw}|2#*6ZMN5S}AM~dX9
zj2Gq4j)L*~BPo)fGG3Hjj)L*~h?LG;H;WRC7o`vvEdBAzg;6w?({NgX3E~WJ9Li5i
z$QeM+@&psasq#4(zcJ((e}iWym>|wsJ_qBsfSh|c#^)uNAkM8m2jjPfoC9%afc%sR
z5F!rduDVLQs*|7Ey|T!-=)6ihVA1uMXvk0PzE(sE<fnG8D%y{8vQGPtlb_l>r6|IE
zbiLar?nMjBa0SK87v!fU2p5fDVfQ5&k7koH$x$$0qe<z-o;{dkyeP{ZrMDNEPm1KH
zj2Go5M|s|hTt*5njX-|Ncu}53(99R*ryI$sVPBq2GC`cr9f$JMZRA|T2EUYKf;g>k
zb;OiI`DqwN5pNGce#!)K`Z^Bfrya@Rtv1L{nIO(D9EbALVdPY^&D)bq5N8R3X8bVi
zvq|}m#e9@xyeQW>3TFLcQi{2Uewt)FX8m=xZD%qtR4=;>HE@H@3`W`bb&~Na^D9T$
z;YB_mWieO8_esW!l5FPLQK0-Z8%AL(juhmlOcBXwRC!9F{M2Yvc_)nWQ)yJW0E|YJ
zB+5_6u%zXj7syYoMzxSH$D;hyj!WUeYzyS4_OM!bCl6YXp9YSy_qw)GN_qoJyp+QR
z`6*Ly@^$i4Ynmg=$H6?WGtYNy1>~npL7tDe<3fHab04+>@>9E$6b>R8@>6>XD_qJ(
zL4ImaGlf0bg9Ag_hYC;RJa-LgM=5-PB}0B1INvP9l{kCcJ=}{_!zipF3G!2>pfyKx
zk|94;uX${|1u15&?8ffTEKYvP1WX7yFF4L(FY+)s<JoS=PnjSNm8iCEOxk-St>PMj
z{8SoM7GyN4=Enl2-)K}T*vJ09MwKL^Q8gs2aHCP(&Ut|RR2o&1j7HUvF#SfO>g1==
zsFGwfs)mH|Fd9`SKeZZF^M9K1Q#(86T)Pp605=}DAneOenSj3Xe7wzZFdi?E<K(AI
z5Qj=se>}b*$;nTpQDs3!qw2=PXjC!BMt&-dDoIA8>c+!pRGs`(8dZ{vM%9gn(Wu_Y
zxrY2y8dZ{vM%9gn(WuVhii7;rYE%omab6)m4Xp6Z=!Y2(4B<wEefcR9)Ys1foNeSJ
zxy&IyWdb<-4M-)b84vvWjD%qnzRsN*@>6M4*+8RFWdlj-MA8Rr5#*=RsB%_~M%9sw
zMs+&Z2jr(#qgos~5Cu?v${(`aMp*D9KV>v2DSX<uz%W66%D4mgpiSuD9RB2;htC{*
zIvDvWQ!j;e31f`>lrgu!T8EF5pEB+d*bm`@f|}%~xLDI7lpf28)O)Xu=UH#BaAtc{
zi#`~zgkc2qru(%B<pj*u@dhT|^=Z7tn*8`5)hg5>H^jY5USv)D;ko^=0NaF7cmJFm
zR8(L8{vDCO06)i4CV(Z_wyk$mi*7hh76l#A+9Ha(h7Qkl-f27J9@U~*sClR?<I;gB
z9#?69q$6z~ECLH7Xv($iKb4=NNUZu(jh6>5ScDn1hYh3VLFP%oaTdYRgnjXeK!N(O
zcQu0vnUJG0ScDIV`1Uv4i87DtL1@|)!BTwEz1n&?s*UQ2=mwfn{?KCkkPY8v3wbPy
zRm9-#wya&*0kvMQb_IRg@$aPBn2x`_*zki`o7*e*WWNG(lj`*6sXE1-x}T=%G|~d1
z(#%w(1@xp{p)PGp&$J8Ri`JK(rXrb4XcsBSNY4&M;_35^#*`A%ct-j{c$O`W#0n`Y
zMIg5w%V-s85AiAVrf_FlP|WZ4#gYDPsXgtV;x~k+gHw^_#gS0Aw12no)V`}1(xg3T
zpqfOegKDa#R2ZQR$6}8H8tQr*DoH%*%jQ<jt)d>Xax%@@diRfm4jDhTuBx_f{G=I`
zGb?LLx{seyQ#-xK_(8)*A2qt-V2k5_Bti{V(Ih-=5}qD4YzU;>lk2=Gwa}P179de<
z8C)@x8B%^&L1k`}gIbP+1g9p@NNO4!xh82T)pHe7=FOU94rG+gI_)G5ad_82i4)gS
z`DV0-?o|amG*<kt^*IaG<_w$yD2_CH9L@zZcs?0`aYFQ@8C8|D=FLXP2nj3Z<D39F
zy?^q640;czWTPx}QeLR4>y?;4SM_L<X4JkPq)9V6|EO7$s}`7d12kzyn>3^U5zXk{
zitf!nNbiV2gAPe`JmQ$KsWCM*GwM?KA)XpgJ2N$8=ESPWldC4DM%30!s;aBQ8+=lI
zx|Ei5@6%;Y&n`17e_2!8Db=TIY1i&4Ms_dl-Xqnqwh9OIx~fj86Q@p^)TK|CiM5rp
zCRL|utL9JRaXnSqt9ME7p1&|xUv^^)d1=3n<>r~oD8UO9<+0pl>1U+T_2f@pS9+vt
zc;KQ7qkgKoQjRGv3Q<SemJQXGPYgZ?>~y4oxPWvNzob2H7(QvZE{N;f|D#&b<*Xlf
zQqL7$A-qO-i|_&A)52GTTZNwrzYyZ`n<+O}SS0K!93z}0tP?I4ULw3&c(ZVWkhj0t
z?)QW{g&lBVj`2N(gM_1mmBQJ=#lrK1R|;<tZWKNvd`<X~aF?((9zJ2c9fiGx<-)N-
zzATiy3x(GR?-Bk@_?@sdu1AvJN!Uktgzz|FmGD~O9m3~?ZwfyVek;tzg=Ln%pK!Er
zqOewYn(!jwZ-wiHj|yKBz9am*5SNxrJ<WxDtcvxP3I_^D2`36`g{KQw3i(tv^WP&p
z9=BL%PZ7=)E)%X4-YLXgS;K!`__i<`_j6cIYvF;yLxe+xCkXjMRPs*|o-MpwxK4P#
zaI^4D;ip2rlbq$`<8}|Rt*}(MNO+#`X(1gGkpG3S3|HN0A1j<7bXw6FvYl4+4B6)h
zFBGm8-YC3JxJkHExG(Ndu)e;+@xsNz>x4!-0N%&4d83*6dI*mbE)=d2J|uisNaq{O
zcaZQ{VV!W5@IK*I;cj6u@-qJs!s){Eg})a*B79!>rto9oE@38~pkR5egvG*g;WXh2
z;qAgL!mor$oJ3g8;lfG6<-(hU_X=MZelKi`+xg7jSQ~nZ;?EMU7CLR{X4y^~$~!hJ
zXCGl3VHaUP;nBhqgiafJp6vC)KMVI(8+sMaiLC!o;a`M%s|~#kcXXNmCE-7W|4bV?
z4>xhiUrNNW>I|XrnTj>Onl^Ba@LD4Hw+c5XexvXi;d8>R!fnF$iOBz%>@S2kZJPRV
zST=~|ZV=OJ@IYZ#;laYb!ZP7t;jzNeLi5fD^lzf<dBTOlCBkJw-c9CsnBN1yTV&rM
zd_?$!5QpLa2@NQIOEvi{#n77#KY`5F0pB>C;CHm$dI}vlUI`)?=G<{3Z-fciFRn#y
zo$<lx#Vf;y+jj@q@_8GV9DZ0|IX<pz1kHO$zQOu-n@byrh+uhPR1if0ERSt*<&8qv
z<w4L}1j62EK-b}h@^)s>=E|4=J6LZnI{Yx=STEyUy>$q?JP3N{Kx3I=K$}aefgLPw
zGs@%s%JOiU^UGU~u*-v>cQeW(&uuR4G(-f;+Zrejr!T)eK3n4Qu#Edr-WzEQ+0CV`
zgc&UF6O_k!V*7B~@ylC_F!OLda9f4D;T>6_Hm31&yU_6-?6h|p(4IJWaSgeR<IHUX
zKEd{V5$G=t`+obLMi^^(Ho$BX8kOhzOAHKyw*tH}M8*-1(~v2T<IXzWzJZ{(8S9zH
zRkykFaB6J83*(^snj--n&;8AV2jzwu(C(>J36!4hyL(AVuU@@UsqP2&?9<c4|7#8C
z%08yT1{%<>?{0q-eU5(9_N)joTwpwqwvBix6B^WJ^?)v|J9>-_71+2l+dgf$8HTa%
z(aYAa8CdvgN}LiCTUC%z@I$J5!4kua9lO@semu*#)%)o9aDnBx^1goH%(f*3w#-ob
zi~_IS_76_qRn#9BCd{@E7MY!kaHtT0+_BmJ#P?}9+y#@79**#Bd{CKEI0_BqE#QY2
z^H+KA#7GngmFc%wykYb5oWA=_Hc^?Gxrl0mI-xQ>nNi_LE~YmvoH+>jp)AGItW=i%
z4pks>6DZ+DtS;4J2*XdKNJvV@Aso4Z5oaMAB&E|4hK%$Y*7yj&iuU_6qB6q#znjSy
zs)WKbP&Z_xtTxQQpOIP<j-G~8%1AFpf{~GSLSps>II_W|={JbXo{A<yM#^|Er$4^>
zB9u$MWTcg_W9`w-$n}}r+n^1JZN^y`GSW;W(WPmaIvU7GnKitCh2Nfh22{#Omy#2T
z9>iFN!)4$?M!E>;`K>S;iOg<M&Qxp+3Wbc6VbmcRsjV>_dlAiqjMSRZSZ`ytv}SJX
zWi&6dG-*vIBaNVNI7q}mQEHWQF1}cw=^N@Uz|c@ex(;!%eOPzjEL(sV8_n_#kr|Hh
zN&3t~WkzEq=nG_|u5$Vpfs9m@$Ck2b{bja{y@}#850{yUC0J3J%!1gv9E<@nAtRlO
zQ86;oui2`%vHTz-WtgMR|3i?G(lj#CVVHEtNZBzXBYmCrNZFK;E<{QcZ8u$pjPx&P
zsgaS6L8Kk;lbSQk(mSwa6&bc0;n=sxn^~E4f=TsVnsTrtBW1xkzr+_mssTO<VL(P2
zN6RTAy$WWG56MGD$}lUcU^7p46=8a~>hd=uwL0_eXdKOuj8qvUBUQsBBej<A($wsg
zkdZEARe#8`W~^Do#3^3p{mp7k&Av-hn>P{TK_T<8Y>raErK$NB4;kr8oYp4`w_~#D
z()0(m`k6c`CMhGmmup~CR$F8GGE!TSFC(=b@MWa7-hMGU8H0?pgUMSKqwEAS(%#1O
zWu&&K!Ld9}`s>>BhQ)^Cgq8V5_B$9dx-_liVtcE3FAN%Gq-{xlCwHdlk?+!!doX3B
z53r*5wb&>lWrLWtmHFa0wBq~GS}`8;LLo(jN&D`^bXplHN5^+*YCGgv7o(7oUS_%w
zj&DUFkd3yqb~GMlhan@ic5b`~Wl~0J^XJDOW~Y9c7NtCsE={Spp^Vg~m&9M;egGNi
zhbFye{6P*rWTZB|k9FDz8R<7By<hwTPAp`k_E1t5KM(VtIp6UI$G5Y7$VhGak?|6=
zn=(=l!$+5<yr4lDsV#p*d@Y9+GE(#MILJsJXF6o0x0?FK#kpTmM#^2u$Vf-Cfsm1M
zA2BjgzJ81{(&i}1$VjW%CCEs}plTx{<;4}sNZS~OacRn3!A{Z}$R3y^W3q9Wq%$$r
z8R3l}v<!X97!(+wGRn>82ZqFaT(<Qj<j+NfIr?)Inw=Sk5AK&oI2-$OKBoyTP1mAV
zi8knfk&#{uM%)~`AtR-MeLPOJ8fBz*1jBL4&nP3+ia?F*ct)7TCzhkUSmxoO=vyr6
z9Zo)Eq%>F*{e)9SYVC~pr<@G9G&N`4;#@C>flonFv#pGj!x`rV9Lh*}He*rC*(%6L
z?L3C#5251BWoh~5!WLwtoKMO~d77Y%l)78WNNq2UjDN`TAR}F2%By#2dbMflxOf}#
zAtSXrTy^|n)(07>wd-A)T6;nKHP#0i=|G^7k@9J1%1B3<2*^mcv$K$qvIXgskuKw|
z1sN%eFf!7?tP?U)8vz;VR4#7FNNogUq{d+{WTZ9%GSWO|fsE8fKt?)*>lZRoTMK2R
zOHn*qWyTaTQrc{ku^}U+J<-`tMtUwH;?*3}HEBs29CO?kGBVODjSU$o4~jHQQIL^x
zayam^t&H>~L?n6Cp^TK1o7{*P%1BwOt^XaD2{O{1m>I}O8C4MCVZf|zEHJ*W4q{R?
zw;;rw&+Q8dgfqe!_|D-P?23SC0OX$I*@Ld>aUS`g1DS;qC?n--7D6HX5UWC6ZQ7x2
zkx*~6C3;#~2Crc5PiL!(Q`BKQU#16Phe3hYAd33Y(O^M8x<AU#Iy=;Yuegewhq&mz
z_@aLFUdCL*m>%RnKiY{gbY-5i9w92I+j6|9AAKA~(UqtnyM2-g&<^nBd0*pWda}P4
z`H&R3FJ-(aNwnQiAXCUexQI6{vbz*8UX=chvKX=wQjFZDdjaD`sdSXxUSuRG9Z&=G
zql_2j3<Pa^Az_(I&MFKd+?O&zoSS?O`m~yyP3+TQ1xyg<S)T&|%SLiu#UMaG$^>yf
z_c>6)Y$N9eEOY2bnIKLp%$#ix1}6-oD28!{`%)%=b1Qn#2SGD95PNkb<rqvW^rMUy
z<wQs6=0%PsWh`4fD#3VB7CB0V7nw!MU)b^E5{wt+T1R=vi(E*`E>ccNFkX}=5H#&w
zjPbjR9J+>vev}E~eB?OPKfX#1CD_o9GC>@=Vz&K;{_#6<PUHAZNiabix*oP12;ovN
zigw^A2=}E-5NE8<!Qc!g=N23}pdV!dI9Fi&79i-xubPxYI5@Ql#*1==qhS2bA%!l`
z;J%dcqCDs*7{A*{`8y}-lmz2N+3qM9zZXe~v!X=_#)}e(dG+J>1vzCL<I@sM5T}#l
zaQyI_5IR(HmM54X&TyZD@#{xUYYZaXmoh<|IX(yDH-VgW9OLs6Oc3W1pM&vRMoudn
z8lWF#0+fV(I1Z}{?5<jL3;T1q_R69g*s80v0~T=sKtF2twW85j;?R%Uy{agObFxnR
zPf;~XxlMaY(N|m>>)k%VV@gL{eKGR|{b&N=qS-9$z9i$(Y*LPP6wKG5q#VeeJ(y&?
zD6<@;w--5yl*2e*k0lu|%7u>dycbzYN(+|qRFd(c+>M}FgVc|%C8v^oc{a%eab9zr
zhroG?oQK)qmy%2n=X=M=#PQ-2a-PP@gnpC>;<U|IUDS`}!zj9+bFnqa1aXEq4)vow
z$r;Z!Z%;BooN5Hk_+i?|k;1bT^rMUy<s3)BtpAFXR-A=TlZ?l#^Y#_=qk*B?=rYuJ
zkz1Hy0Vn_KB;!@)+m5osi#$)t)m#zZCmAnFI<6U+(R>>t^>@S<(l0Lcqf8O0qff%&
zHx8rlT9Tk2Wr|3{9SL_TBmGEPz<Ggwlqonz?&7dOKWfLNa4g#b{ir>x7Ovqz3;NN(
zQI@X<wMU!%aSmjO#w{ZBqf9}GQ67Af&NN4sEx|mGG7oQ9Qa{QR<awE+1pTPYZfphg
zqjo1LJeXwYN9`%Ba0VL%{ir?7`0h*XKIFSEwI`24Bi@F7G;qG*3rTGc4)-D>U=*If
z>Y*QH3R-g*CmH%t^_s`Vl}IsbWjA(zX4%1=vrj0&1dKH~8ysh`7x^7I$FSYdk1|1=
zHxaaTW70O0^arjX=tr3%5})X>BuxM3B#q|b1^Q8@h}6L+VTJDtqi_qCFZ82K5owrD
z!t@_X(i?2|piqJ-BF*th7>@}gEh6cNP=YBKk2g8s(2v^LG3VN~NO9w_l38ka)PVa^
zCZJrNkDqcJjK>CYAapkFOPL_f-w^c2V=GDLvF?$f1XDz6-qMjU9w8WoShPkz$`p}$
z`y`CV0VJ(vb#PzG6p_aJB#g(=B=OZD)Q>Vnq@_Ly<1w40@f-l?N11~0Xv=wpe$*~_
zGxv8P#f%5CtYwxT*p11d1QS&5s{zha<Q&Rn4*e(-z~OJe?-4ZPfnT4IPe?NFJAi(a
zDJrN4cSC$qGZ=-hu|?32G6f{A#v_8HUL+mI^#T1TQ|P|5H&~$~azgx(%5AL$&*(>w
z%wu#rM5XX)AHgt%hMKtcuVGw6Lt8QZfN8T3EMRarXh-1Ffp4e_9i4jv!prelg3kev
zmku+T*TcGlF_4!I%V)kPVLibZlr-GD^k5sT*YW94iw1{|G5MOI&@6lq@vj7@^$t$M
z4PBo$`8)lI3r<)4I|QeVeVbBn+SmswmkX~H;&ZA&uJ8svPD#Lqb%xt8BM78qcstX-
z^g8*nPNs&;y&vp3BoYoV!7+q#d~&=m!=2`NUzL2-si09tCiB+^{G=`i@S~t@Pf373
z1Bo?;FcRO|<^q3(Psj^IGOaZ}xXZ>S5l%3{v8>=C8^m{mjn{<+;DZbV+p6Q3VWo*Z
zj=)xdfN!(0WDX*30GMxnkrLd3Hs2%LBx;>CFE!UZ&x_l7sVY6oJHC&3R@Z-kcRXBc
zj>nU_<3Z{&t7cYJm#WH%)5e>pddE+jHEG7Y$#Cm*$oSc{HB)OVXQn9Ts7rNR(5F|Y
z@l*G%hK41(GVLSEN2vz?sZ-v1{7H#gpYr5OwZ*<vv7Q`?WT$7rn`%F3Qcr{@Rj69K
zQ;bR<s_?a%DnY2MRU|KCpGd~gNcQ0{kB?+oT9!|{3eg8Z?b<5R9K^_&NU{{d)`KD)
ziX+KXq(iD-Bs&!el|cuakv==sB9faCnvzP3;vm2`hBvuWweko#gflK*r%^OvWk$y3
zW?-C*&)J}utx3tc=ZErBU1m<2J@2qdHMLN*b(vWLdv5i-nG=DKuT{?Nf<wb$bv0Aw
zBBHW(QuSfjwdeP$>oPOdW$NUUD{H58DNS`bwnwVVlvy=h>gLu?n}jSgrd8HWn>7`Y
z6wgty+NG|_U>)M<XwJ7WeT`kH2B(eEAnTrvwCb99wGG6bW*I=<3B?#>Wi|6~7v8km
zew#&s_BQtL*Q=+kbtZmCHgIuAf0<K)nm&q2ortXh12`EjgXQV9VtSBhBuqxnWxnRk
zqTfBpDEM4JMP(iOKC`M~;ygIytEek)60jO^IW>}jU6w8x%`gTuetYzs+9Y6Y@{Kz8
zM~4Bc@}3AC5`?$4RaG;l!J}veoS^a0Fm_nYtf@dbuB@9sZE{0V3*24?eWOm%sijHB
zI&JQ#s(?CCr(dhs<RO_}P@8nDKS>=c&V1$-C-{ABr>MbMX)pDH_Q(0jIFI2Ri*IvI
zt(aU_Q&El6p;39m+3R$#V$%G%JiqyMOsa;f*ubHjNBcdTi~mD%*ICnQCerzOojIdU
zrLSp!-*#g1J=CSe%a#OxW0;?YMzCK|XUf_`*6zLFN_Q>}5z{MXRGI_J#K7wS_K-n!
zneOc&*;Hq|<nnMetFm@#lj`+9qI&(G5whYU1TLaB@RiEz6>j5oi2<?1=^6FjQh)M#
z*43`@f$J@d`l;$!U2}1p%DfycXm@i4km>yz*+)0B|E-ZdxshGl$X*PaSA{vx)YG2R
zD812@jfQ?%r_e8JMMWjAx!_;@WV|HF8Ku)ssW&FgoNa!(SmLx&{&i5Mx_R)>?TpfS
zfn4**!{Nq1?&EKmd8<GLPXb}IlfGWLcC&G#13@nv7x=k$vvGB?BN5L&mk{H4w1Ef`
zuis@SJfr)~#`F4Pls-|&%ZKDG5H2C2{1rr$a}6*p$t#>dT+(O#)Dht>oIzgLq>ZAz
zG$ghs;_iEA#UCQ%#Y6JSg=`1y<Aqa&GlZuImkQ4mo-bS_bh_aiWp5DvQMgI?rtn?i
z4&k>#-Y#H!3WbA&ql6QMvxIy$i+l>+iI)p+6h1E8B78?^{M~?GjBB3ES1KGJ93iX_
z&Jvy~Tp_$dc(d?6;Zs6hQ)T%d3XOXj*m2y7Vf+EYgN1{Ib;2dW^M%(7w+cTNW?^Bn
zyo9iWu$OR%aE$N*;nl(igqwxD+sN|%D%>TE;)W~Z2MR|DD}{4}ONAE-uNB@Yd_?%7
zaJ%qxVF(MI^)wT<6?PX65RMd93jdW}*f@?sxpb_=^7)`1u}*lpkk5}Xo_+|3blOCG
zPPj{$h5L7m=L^J%orHabM+uJ?P7^K^o+Z3Y_@C7a&&08T?KoAqLHLA_4=OR8o>PeZ
zg-$O#Mz+%n&y-y!qz5hLTOvGPc&+gF!Z(EUd_sO(JmEkbESxGlM|it%i|{KU-_&c`
zDXbJO6W%D?B-|lvfny)@^%kBeTqL|!__*)`VGi;zUpL`s;mN`)gf|KA6+R){BHS+A
zA^cvLvyUymt8k=nuJBUf{ld3}={O0qT^)o+3ug&06kaWSRQSFy3nvQZ?<yQEoG6?l
zTq3+)c$e@s;fKPngc&$zvD{X|cETRQfx@Z6`NGSE4+`HEMsdz#d0m8~geMD^3)cys
z6Ydlya4u&4!-NxszY(qy{z3SbFdZjQ=IbaNF8qaX8WG2)nZh|ltnDSjWkRDHMmd+z
z2Hvdr+l6;2{vp|q311ZcN%*et1L2p#UBVxTC_jrjE3_j|h|{QPCl1#Ju{#*VGBDUq
z*iqO`*h4s6I8r!HI9@nOI90e@c((9D;U&T~!fS-<h4%=b6mAl36TT<>Shz#@58*dL
z^LqjF(u(JGV1Y0t>>xZySSsu##AyRUFZ&yp`MD9@_#MIXHf$^tkA9)?6VBLP*Sdu>
z=T=Sx;xDbiY8S#?fVo~*UZVH9POPi53S~xi4gRcb(k*kWxnU~I)&bv`3jANPTTh__
z$16bu!<;*A<gGO!`^CBA))^n1?z}R5xZTkO`zsK;ikV;XSYJ6lu51LoSMg~<k~Wt%
z5O%P<lCIuf`L6vKW$le_IgTIiLtJI3%LOMis&_;${J%gVo5=RKe$*lC@*wDqZ;kdb
zpv|S#zz+6fNpHLUSsqTietF!tT^<CzU!y!8N8IMpPD4bnybA*5;k4?Pw;ExWhh?ll
zd0Vl6xy_}mL`1N>Yfv8NiS5HK=$E$^Vdmj_;8u;N%kchne`6Xyw+kKb^aJ-!xBMM=
zE)NUkICI;8Pq2Nz3-lMKA-{c3BaF2?8(_B12Q}0|yZ#ab!{Chr?_os75s%ZNDK8($
zI^Dj3pqIdU=9s$8m4{Pv1KtL-?=?pPIv$Tk_#e!BgL|i2?$P()(iFFUty_M$)Kuu}
zmJ{gBXLr9<KBWBL%8x1EcK5}1G`skU=(6(s3!~lz<yVw@2hDk*nK!9C%^O$ltqNUQ
zQ0=XJFCJRivN{czzB28q^sBu!p)1!W9~f|L`CsC<4NQOGllaKtRb@Ao4=c}|Fupnr
zUS#E%>I`7!%8aWruMV$?G~y2tf7paI)lu-WR<5kh2Ij2HzAESH=$foX{J!F^n6R}v
z7reZcFIUHa`>c#zwa?YLYw`@Atw}>`x(uID7V5KkLVjs}_xv7S$2BkJUw&fwh2_c6
zWrK&7uNj<w(dxnJ?V4RtP<Gf0mF3yh`Il{pXH|O_daECaH*bB;fM(tc@zp3PdDI*6
z<I4t>hx+X|!Ry=s+@Xeh)E>C`;vPRC)VcW!lgclv&h|FN^DkRbo$|IfC^bXO%O<qA
zqu<60$}cPbZTZdRpTQR}UMIJ>HTE032E(DhV(N0w#!CAQ0{-eX^9fQkGY3QnwV%gn
z5h`Qz#;CN&DC`|+X_@aJGMyI_(uXI;0U*d8kCgOE#vi-ibQ6_HA1>+b89z0#h*8nV
z2-Fvr2t1t0%T4JAfferDVi?04v1r33Eh`wFhx)^PTGX11;chJEP<%y-_In0Vk?;%n
z&KQi$q4XS_BQiS2*pl==GP>4;GvOS;%Y;UI1>&ONj2qH<y&<arZOHgt?x%>%nvW7Q
zZfe1JFB?0M*9D;*^3%QCXvTF}V`1k#kFSjDGtWRYgjad@qGcKDBIaTSUHyK*0&h-d
z*7Oz(-=2IB)EHFk^ALy8dj~o8VK{v*(xdyD5z2oDq(rn^l(O=?Ye0#1Z^1C?phi1d
zsv5(2{J$P8&9M!L=FzKKw6vu)bMtyLYiZJ&Mx!0=k+aJb)Di<l6?67dd}V=W`i2Ai
z-%v!mXz%D%h|A;Uj%eR3*S|NxjUFO1oc9FHLuE$uC;^T3lbM@Wz_uJFGe3`49HRYY
zw#-|{yobw7<nek+v`l6}9;GMI0Wwowa~}4iq3F=)Cv4S|5m-lOGt5!%L33CZO)C2G
zzNCGO=@{&^ymBmp=t$YnXv3)sUSa~a=`u9hL(#MgLeXCs7lL-YPilT7n!wU|g(q5(
zVTT}`_Z(YNnRSdwjpmt#O>D!#G8*kjm<4B_gk*kHLnJ&I1~l4>*tF=p=tVH|NQlmF
z#xN`TfoUhZiZDG~b@|;;Ty^yBXbw`T(T?8JTp6g*j^6850yWyv4YHznqu9**vUu4M
zu72~LWL1BVX*Jr>`<qQMHRtCYMe;`FP2_E%`Is3cXteYAvm*LL;W~^WT>a(^;ygZC
z_<z`Y6TqsfYkmCO`DVD65QZC>ypVt(gJDKR4FMxED3gkcga8SN0trb_Kr1-lY^!3e
zQ;qXntJbM%TkF_rt!N!uQERQ%+N!lq&kjES-?#R6?mdaL+V=JT?C*Kt<lAfQz1JSj
zKIficeS1G+Vnyn3cJ8C8Kbtr-HIxNCRzQwTxZH8HlRs5Kj-#D?LJe>n?c`RKJ2`b6
zP5rEUU&~vSDy8^z_u(cwj&|}nnVOb*iPd;sd1s|Kzh81&;j`A>IjI)LzErw1It?7{
z)Vma4DXznD50@`Y9nKcLn&ue{j&^EK7WA418#&sW5znl>><>pvuV((C9>--oqPj7v
z_cr_)8ci+<C)qohWweW>ewhwOG_xB!0~~EzEWJFM;kggFr<0SJ78VSSwv&r9=dlss
zXuJF+nL{Xpqx~>``N`29%=F-ByZFk?4^Vs(9PJk@eq3f3mIscui=UKvoH97tBxG`_
z-`miLBskjcQc{%((LOlZF8#F34=979?c%3rIB1jLXxrp+;AlU{ZUjf$rJs|T$@0O`
zX6JCJ-ybj@9PP`jyoDK_S4nWRc`6x4yO0LK(dIc~9PK}{L~yi83N?=Q#WV?yHs8}3
zN4uUjz|k(X6yRvbqC6GcL3#om5;#aEvT{gt4C)k%-i!o2L$5%?0UAh3m47@*?RNG!
zZ1ahbpAN=$_2($GlNpx}o|n7(GJZ!Uvk~BEleSQ{8I>zemWPrjBSprp-QZ|b;E3qY
z=7FQlN@5m|%pi6MINBN!D3J}1MQOf_7wU8p9POuQYCqI6363@enp(}Q;AlHJo>@=R
z;Arn{ri($tMBo)9R<(E7n%opl48ftvl+hG8+Wa-6sVkZFgm9@lj;IwI1dcWnbE)5J
zc?`hO=FbE<+EZ9GINF;n|MbiP+5<;>n8|Z8xPSGMSnAg?(-&r*p*?W4-3iy2xrOC{
zqwVCD3|S#bEcNT;b(yDG9yr<)P(H8dnMx)AN4v%p;ApR;1#q-k1LJ6~X9{q%X~H<#
ze_@&6XgdWs+E-Hnj<!>PqkR`!0gkp)fTR5&Q-GuG6yRw0U_HRmcBO!$4H5=sZ$Kri
zPj_%KD`j%R$p`u}Ioin!!U@h!l6e<7li+AmV4ri!mL!(?J=^4UU?ieC6wFkAuaF0a
zCz9ko?<9{6M;?ZvFRwaDaI|@F``*bqf}_n+UHQ-YnaaF)ElLT+qEz(@@iJhe8v~52
z?U+ql(=Wu6&p#K65spR4<}TzI90buS07~_5*aC30dF2C_<|`~19PLUIvDEK#hzC_W
ziXsP`4rR>dx+nludjqWOcp=hn%pQYQdRgpVC~I@Gdi|e+ssL2&{g5gYO1zGAVGy&o
zAWb(;$Aj4bpgA|x;|6GAHbYM=%EkKzhCV{t(D*nC#teP-7qSs@6O5VA{U#*aACbFa
zAC#hQqUk<@{1SD0vG$X?UyF1f!vJq^27QbQg?25ab3X{G9!FAnZ>HPbbYl=b0DA=s
z8i7QJN8~=;PAI~6w-2HG4q|V?KKS<#evANreuwaL+;k=_!yX<L%?$1i&94ykB6hsm
zr9Hl93-Qk>4D8!&n{TremFHv-W^*V4L$D8}&2>m=f0!j_w+hjdvCHlm2!#0OE(T_H
z<Gh<z*H)zAucg^N1%Z>Wo84=X(&Hay$=SUW(HCQv-Fp!T@z1La%<gu&Z}%yr*^1rl
z{uY7XU^lxzM@oCg@+vTAm$a+DV#g;G_5<e)w(%2M+Rf_O4+nq;!R&EK+WoOxpJsXB
z=LBt?jHu(VW7~NfBX*8vLmW>L_Sf)rUU+!a=0F&}-V2X#L2pDohuJ0J0U?_Mim5un
z1teslCZ9!J>daS)=9x^fZXOqS!>xZ0FOuf6ZwaN<3UNuTA6K+%5!Z<;(E4!@nX51q
z+P4SwMYakY21BuypHq6U$@A=)NvLd^1>(#Zf>q-%Vsfk3DLsZ<epNW8FU_rhrxZPU
zc{`z+J-Kq7E4x?BZ2c#!mDhPayxeMd?7=};53eiFsC+xzql*5a(LLsc?y4?2Ail8Z
z;G%=<xD1YYqkCwHydj-a#12A#@08QA(0sn3UG<iFSWfGgfsr~2%K^HD0NL?bD|WaR
z@zY=#(KQVRCpKPze5w?V9m73|_&~sL1(Dasi1(Fu5X^7kkZn-7K#1p(U7)}tDnoDt
zqr61~UX>zVTeO3LGn|m@V1Va8Vv0K$;L|gNk`4ww#ExbC3SrjHXm1gLocoA(Otgam
ze$j`J>|lU1>p&<D5UXGTjo5xg2buY~grOFkLvVGTN8n!QojoUhjMuLXgl)>KesNw`
zo^Mc4n{QcAn{Q%Jn{R6&))z!kC~#1R-{>&P@>?BexhT<ZxRdj3cXF5JcWyin6<T0_
zEii<FH;>?2KG$z~0e%*`G`uLM3bZ?*%r`rr%(ptA%r`nvjNj&vx6p5L#9Qau>yA3c
z4+B+ppxcri47ee%&UJ$m5W~Q7m#nyh0XI0-b?F^6n=eT*$_O0g=<o#y1~<RUh@pOn
zslbjb1lMVY5`JUaIfUP0k9aMi4hEvkh7~OV{D1@!Ac5;2N4)k>2Lp?pp1_L7ymoK&
zsN9$id!uthI&38_gxRpicUW!<YTJCJ;dK1v<9ys(uqArHmMFu_odP%V!{o5D&)<l@
zdFmq0Rz#kH9p>!^6+u)vuWid|8M6-i@z{Oy3^RAyJNr^vKKt6P_Rm1<UD#ni39v0>
zR|KbR%V`;PE%sZn`}P@TI@rJ2?BCVZ{=JCh%^B<$18fV~MaF5{a$0vEL9K6H$<bc^
z;~3<M0}-Bf9CnA;p|Nw2N9n|zn5%N<jA5KVem;bwekO!-Ib4xhm|{_JZ{C*Z{4LR0
z2(vU_J`!OT=gWRYIT*tx<d2GfD@*lI>>Qfh7h?A}Uq2m+px$q?Uu(a{em=jRe*OG<
z`SHYH`L(E4#N!iTIP{lv%6=!11T6`5a(}J{U1{0uy7tBz(UtJsbJQ;Q?{gLZ4Q$9o
ztLm0DHm&}*FfA9gt#A7m8Jz!H98vRL^grwvE0kY)R^ix;YUEg}U0&Z%2U16E`}&sp
zHt6v90nhB^a7~AR<4tdL7s@4p7AcSsdfZuq9O5UI-8cqC46{7gSjMcRSUx=#$&mZG
zA=Dl#91;sfHjtk=1QgCeWOh!@W~1TQh{(&)?5L<QHm^E51Wh*b>jcE!v7NyF95W-9
znGqWhkGykCLoC)SRt_B&EFCd0HfU6AM0PSVrXt7(!e^!B{nbC1_nJW7U;cx6uM6aT
z@o(oHi8}igMtzGSHyu4Hmg<ixvo!^g*2yy#av9f1X*N~}4MGKzjr$sl54J}AC}4aP
zXs$7^Uj1$v)ume|qg%4pE%%{%Mdd09_PCU6EI#&Mv`F6W-?D{@P5zt}qnS{=7hG3D
zp&ajEU2{u4=!DIyYq>IDt$Fl=Rn*?RYN@|yU@O^!BnH;4G%jF{D`70bl}j7inl_LQ
zu(A$p09!rJu`S%<tN)IrRe9z#uLVP@p#>ac;%bz<thxD!CQ>Tq&Oe~qtF3NY!3uJ*
zsHvkT{<Et;eF2H4ToKguaE@HsnMG<$!@t22{WKl)AEtlS);cPvPfNowXab+PxuK!0
z9>=17RekG<`qj(Ud&^cfwbZVeFt)b6*~qY{H<mReu}w>PTAUNREa+KFPOGh~2=dBN
z%i8?0SbJoh(Pmo4<A6i|KS(Let$SGu!;N6r8d+!A%4SmYYTK4K;bPr{I@wj*t6fpI
zYE_+`76>__lJ%sW6iYuppYJn%(RT@Y3}8Xe&V)bEb&SjOIhLlhPIpUAF6EESe4ex|
z^IMlqvA;NB8ns-q8$Mjvk}F}_5erh~YG>^~b!P1XRHe0vD<-=&MZLC0aIuXzobQI(
zHn{)u%7NcMx@K9=f&{Q)W%E*8Oqy1;tZl8YZE0`S7^nyLDtBdSs;`H2BOB#u$ZJ=x
zZL0_OV0Hab#@)gy%@`$h>$t9N?aB$`>Kt2n>B=MQq69Y!jW@G&MDS;NJLEECn@Z-h
zBWnE}_E^g_lBrm^zeOQ)3-`LybVYqTnqSZEMRzSHb>i<)z!2-WVSk&s<+=sk^LIE{
zc04*?s~c9^?FWwu4n8iSOF4RQ;<A%g8!OFquw5m*TI6o2U)I#nRKHv$Vnj4F>spVc
zVw>7(m#xEbZL8-&A=6wZuAdxs5r<B~S!2y#y{c{{x(&8j+!uxi#anxS<E{9Vbk7rG
zo1-U1PR6=^d#5W-DL6HGTH^Hhlyu7%pA&`pyDk5CLm88(N$((HQ~Bgo5%c&8%Jw2Q
zr+^biF3dp0-gV_wkxrg!j4#bcT6%g(<+lhtJmFHy=NfzbAtxz#f?{?R$3Y5Q0-2k)
zz5fg!XDsvKwcKvPDMCKZQ9oOFsBnpJwUDm}nC>{?*M#()qyAFijl#QyKM+1Cd`|dl
z;U9#!l{Y&+A7`TE8sULLK3=lCb;9F?J|E{I$#)4K5k4y{<bx&hXM{t9<Au|N^My-=
zYlNGGUlVo+za_j^_!Hp^!jFYTc=loW{`!5xBu^5q5Yjt`=}r({AlxeC40(*_w<BUP
zh7Yl?aA)DJ!s)^jg<FKT2=5a<A*8zl?a@1j$WJB22{?_2dkgtxgmS%bt&pFkssFn0
zD&g(IhlI}vUlV>HjA5WNe=i|j5h#xr?kzk(*dRPgc#7}>;beZrM*e+;2MJdQj}rRp
z_FXRdR^k1^w}c-HQ%PsHzi^~*58-U#VZv3yuL#c+ULyRq@IK*_!dHav38VO8YW*Xu
z6Rr{7DEzMQIbk_2Ys@!BXv>yBo*~)i<t&v9_dZL%TG%c;T6mi9V&NUa?-Ow>?-xEy
z#J-h?@{F&8@Gqr*Rr)_j=7gzC&v|m0K7wx^loP^YBJ^B@f_lztP0UI^T=Fi$Nkr6V
z4<at*v!&;(*35T^aIw(%LP)=oGSaV?{wu;$h=@N^c(#x;tJ2<8!kdJ*3hyBz-+jUd
zg-<H}8R5&)zb1S`_$S4GER3UWEU!@5g9!U&!hXVGiXSPQB>f)3DZ;sm=k%_$yI8nX
zcmxslTZHYx;}pMHc$V~ECt|-$`m2OD32znNLu9`Yu|F>TlfqvRIS%kamB@|haal4%
zv|)*`OlYq=k*-4WP$56kGyi<yA;QJNdSR2WRd}Ruqwoab8N#!K7YM&8yi$0r@Y}-g
z2>A}$+AsXE@NwZs!oLb5{5?bcZFwGGT5_py2VsBVNa1Lq@m!H_AIS#`4-=Ye4&vJ+
zZx)^^yg>L(;Z?%xgtrU7D||@EX~0?UkA-vzqs+O0iN(SmLi?SD-hQWnJ4?U2a4(_p
zXA!?ZvVB~K+$4E}@L1uQ!n1|v3ojO4CA>~}tMCpXUDsIO2ZZ)}4|%I(TelZ7mj+_G
z-w1yvq@xG*5&nJy>8VEKWc5TkeGn%IIoCF2x<V1nTNF4;@_gYz!X-kw)G_@LLe9QR
z`AFdgq1|Udf3oDS3eEQu`fp0UOh}g#+PPCmuM^620VLARg!r29kHQaxrM#a&d~YE=
zOel{KRtcvG=Ln5YjCB0c#PoEVCeo9Hc!uy&;g!Ohg|`Wx5<V-W#|ZPkDWrP{Wq+qT
z2*X+7FyTnyBq3LjV7dc@2Mg(sPJO*_m2i!aE+mYnBNOo(!i$902yYPLwg%2maJbO*
z0ATr0Z9_yE`q#y-*TbyhD}<Foa+_HGB;jOXm2jGHj*uTdnSP;gk#LD{xv)jpE*!1#
z-;;7T`6$88Kg4s(aoqIr;mfr-(SdHm<<+*G@Rwr&r=4v)zQN5;Hv&qAIj*=dUGTFU
z#}&6~?0z1~TOka<Z?eDnaeG36TTZV^5y`=*2kx2q%*(?}d#u-f*!?^RdT-;mo!4N0
z^W&C4;fEP_8Xl+Vj_hxK9LHa<+!8hn=~yny^UG~U*w2HYw{OPtvJ7bR<Bovb$=+yp
z&e0xjk8<{oN7&DUpw|R@n;6jM#~lkfXfF$UH$z8zJXihtor|!a2SM)**jvU(ZGPNY
zkc0NN!XDd6d%R8Z?Olp6^HgHzHme`5_5Q(z%sB2h2>o<F8?=4y+FeQqux(a(=Q&&a
zs@{g!VEuj`=s&(8@$2^x!Wg41W(<E$fju5NfAiZ*3=9wNHl*{piN3uOq+yw`m)l;g
z@VtRJDc`r<p$n$_E$a8ocGBfu!;BvP`M7IiD#uR9a{FxV+O*+T;HS82WUlQE?%IVl
z7bQ=)`NW!2!0jS)t$J$=?6$Nwea61~!p*S!&Bb1J?BZAZoKfvPKW)~z)!vKMvnFo}
zLm$rR_cZ<FS;uUOLLbfPCz*c2ta~@bp^xYEV@zK;D|FFcH-&Z&Z2>`NLUOz}{E;UQ
zt=Z;XJnj5x7fg$k&#UQCHFoRL8gJmd#Zzj$Y{BAreJb`nt$NJ1f%rS}g?(#6yBBWq
zh7UxVu%!uGn!bn~zO4*@2O-UjO`+i>;F3iLU9`BmCW>?y^(mdP1+D4fbtAsm!<$jF
zWmBXRkF3yp;`Kr=0UM9K_z^<R&bB9ik8l{;r(S&jb#TpiqrT~rPmba9l6ABAW{=~d
z@YTS9_JbgrosB3^rFsD(oChT`v1}@$u_9;|!xf}6`maZpKn2p-VE~ZM_`W4lPW}En
za1dkh&xe^f8LNT?kl1!W>3O~x?M1j^RW#dUBEx*o0`A#dgk$vF@d;?l5r&g9U-Lvb
z=L$$?Pe2uqa*!tCC@>WH3;u$1#+pR<ya3V}!%2F;`lPc0lFkO9z`|mf0_p5Mq$uRw
z6-Z~)d$#T--HeLQfE4jkB%RTtB>fEj<Vk1gYtRyq&Um@t!l02K(BKUbW{vQ67NoNW
zV1WyRZeSYl36LYkaKsoMy{(5zUO^&~&OSm!`Ya>?>5SoUSJGLUuH1RjS$dL*JvSpi
zxJK!{nYAnF?7z(r7Y02Cp`w#m2GUvEa0R~yCP+HF0=je?4dh5?>0cvlo^+PxlS`g-
zmVS<jbELEM`)F{Ube3Mss^v&$>Fb#{M><O%!@N1tS^81t4Uo>rH#XAQA6ctYaa2J%
zV;DV>{(zQe6;LEaA$=#K_bX(>AcxZva4`qz%*h~~6}2KJgc7XDAf0ih9wVL2hSK%-
z;!=ib{dCqWM><P$aDjAY4;AIfv{h{B0CtuZ2BqPmW%$EgCB&mm5I{PsV%0!8`v$}`
ziEAL8G0cMQV_cqe7LW3WreqITCh4pMu_B!*!`~yFrOEpQ>1-;11L0H_b+^PE>CB#d
z%1hF7m^eo|OFvKXfkO5YNN4E{6d&sUZS-Oo3xjrNZ$Hxic@rzrhp=-WO?_hG&~zCK
zdaR%i-vQ=HXRe?e>C82tE9oq~hNgbjJ!^TZ(qW2EcjxMq;qn~m%$b^&zLC|)k<QXf
zc$Bsknu|FW2HlgfFO}|sPUFI$_fdSMxWQVqFujH?dNs{6m<xlBVnJO=XUy8m{;(f<
zwe!zr<ilyR8=_*2>itdpailZ$PUdjh4Uo=uW@mtOc8)b6nt6!vAe}imnOVYuK{|7C
zafa-QAnB};GDv5S;U}A<GrsW+lFsN@Ptw`1EPh;ON0t{LopFXLlFr_<_&n*%T}rAl
z-Dp2RI{P+dkj`8@$VAK!(%GLZ|E$b8?8X4;EXDFcI%DUMbap1=K{~tI(l5;Lydvq0
zr;?G*{>%bEI^#KFq_ba90n%9!ZWxVpwwNYCI-89yGt${u+5qV+V<|v7i${4XIFi`Y
z=#aocGI6szNXMa0@#yVH&@=QpR2-mzq*VFG^JPoKd>pp<M93e5!mj=tg?2LI^1<`6
z%9l~Q8EgbdXM7P*wht<2q_Z=SB4gKXkj^OJ9MAlctqG9MO4-98ooPg%L^eEbt3;P2
zVAn`z&(V}oBSAW&KvPCp1?kMm@yzZhn545As2xsuuZV%ykyzDsq_g2TG?^qC93-7J
zFe^xB?l?v>m2415XG~1e8Q&z3bjF_vlFml6)&bJlG};5{jCb%@mNzp7NYdH)R@H@>
zhiDI^Gk3x@X4+UDNM}xN$y6{sNM}x7m${tffpoSz%I6h5!}|b|&Sshdq_a`95G0*#
zVhWJXXu?Qmzh{{sojC<aXU6CR>C7oWI^+8tlFpn0q_f+Y1*9{l0O{=aOc5lV6>Wfd
z*2?-63xiT-rA)@cpp*~wWuJ6*5)>JpQ%R7{DDdz#vd=&|JI`b+49bfl1v7<(L3yje
z6G^foojnFcUtV=cI^)6ZyP16j(iuy2<!|#dVPVkyQ3@6YrK(?umjN5y7+|j>9FMY6
z{X#tX{Bxl@!dNgAu|*u>J3+JxfOPgITL97-uY4e#&1AtKosBmUq_Y<hkNdHQArF|1
zKe5m-REeasjj*y~Bhqiou0$)nEOsxHoy+0m_5U_hB%RGiDy$Fs1k4m-eb6mP<JJeg
z9XSg@L*va~Jo;6uA;~}kL;UpTlg{QKAGgr1xSt)wkANVZaSk;8y78UOAii(|>5MwQ
z6Mmbz5NkiFJD1wx%~D_NgPvi!T}y99JP*q0*vo&8I)HRW-CrTUiruTg%NZ}+5E~G(
z+tR`CL83U4(%`nbb_%;Q$B>=iisFS2j~Q=nC%RyTk8lEF{{=>qV;04IVpGB=HYGa~
zn+iG;n+k(OB^+p<*i`Hjn^K*LO>i~N({)Hx>gI?|Uox7i;@_w){)ZS%pJojW?#wG1
zQiP$&g_yWFlek70Bs^2NyET~jI>aXy@zI{dA|lTLgewu$CN2@AAghRxJ5%S)Ayi|J
zcx%HQ4DfRgglGo?txkw{FmRp|k{t|Oi9O^Ua6RBg3oasT#SYR?xPyUroe=F{peL$^
zn0N=DsQ6mKk}<$aLx}RU$!}e%+eH+|XzoyCa1A+-z+DuWwV)VLWRpadfvP;;#(*;4
z)_^kK=77?*{nF0GP`n&_AqX7rh352Q(UjRmMc!J|y%(B0sN;GlTxTuJch<UKXMvxS
z@2qvf&O)+$XCWC(<+qqN)4;VDS5EBiFM2n>4M9)@C3a58JBYx&z*|p(Qs-{-Rh_ym
zrwn#mP8saBoHE#LzOv&|l*%qDM9F@)<$LJhd=IU6J><sL8Yeu9j1g~5w1WXR(AK-Y
za{^)*_-~gi-obzyg6o653e)V>-E0WL00WavfB^>F;6x1aZ+9z!7VIU0JG6%oZZhpW
zLT^|Jd4~`<^rL9&d^-tf8WBj+b>m=X9RJ$-WbRnaC!B?ytSaKg*iklt9Z5Ai@KL8G
z`~*7~fT0cs_=AV!1olk~1Uc}c7-Y|o7sU!ru%hP^*a1rA_XYAJy={0+icH+1_LqOy
zrr;Ko-@tEX#Isra{yF*zTw<p-x7L42WBDR1b!Oj{@W$6jEz4H5!Q~T+u#Nh+vRe42
zSsWMKn|_+(5-ALk<+7G5oE5c$=CU>m9!I2zE1en9CDtuc0)j^YRwU!PWF@4%L?UM+
zTdZe~9-wOM7?1oO*~g5E;Sr-76Rou*XLU;Q=Jt|&ty7Y>wwL6qoszsAOj2}stXn@6
zR}m|Uhen}>O_L{&GAasIQ|n4a8ESR<pdeW7laCC6^MQI#X1$Bn`Q|_nX-B&Fgze`s
znuukI#ZMxe<nt!JoScy?I&^(QJIq(Pyy&!{@QwL2k)(G1{3#3m-{O<}Um}uhZ&9+p
zM<)S6VDtofkAG^Fv40<}Bu5{y!2em|$lsuX_(vr0wGMoPe-A<A{~20{HKY?);{PNS
z<a2Y8?0(??B5|Y`w<DOl6Q3=^$E1r>_IT>w2lF2IZ}CQ^rYpbjypid-d;0u+KHK(1
z=8dq=JM%_tXm;U^j2_Q+;1%h=#2YbxuylSMm)W!jd7f~IuwK|E+#ozo_%$K@TbTb+
z;Vr@+2p<&k$(QL~5dK#9zK~O7FrH7IL_We1X9^D$t`L4jc(QPd@KWLTgg+5(6Y?t(
z?e-H67w#t9SGZ8PLU^Qbv+!Kul|u6?h20-Yep1M9Ml3Ik=SgCTkYB$jj}q=7<SS?D
z*9%V(ULxe{UdHpCE-{Q@PUMG9qIos|IlC=oep@8Y7M?0RUwDV`At9&GWBOkU-xc!J
zGxhv%L!2QzM0mJxgYY!rg+lllSiZZ3j|!g`{!aL3VIc-O%jqNBS-6{UhLB%$neGVT
zF~T#2mk6iu>kiWGCtM_4DLh7af$$pPox(?i?+WR&NqeQjLBcV@YT-QLQXywPVZP&q
z=LoM5-X?rV_^j}C;YY#(eDt85KEej!k-}Sq-xu0cpGZHn(B+#boG$eFBLC_-F89dZ
z14JClM}&_Nu|GpZJzkb<d=Z4-kp6w?jW2@m$I>V1_k*zUMS$HY!%jcxv%<mBS4tiy
z+)a91ZmeDy)`t8oWIg#xj94bL_eGE^Bo7tN5iSrK&kpHoB{vFJ3fBrb&m`?1FFZ+T
z*HP&C0g3S!3NH~}CA>~}tMCq?U1yQ+0m*!IMmt-DzYxAC{49P!1+SCHKU8S^J;=LD
z=JYR&=WiCVPFOEIQpj(Mj6YrYHQ^<~%Z0ZJ?+`vBd`$S1@LAz6g>>$reSYU7z9amT
z(B~z@dHqGa@dbhWZbsRz^T0WheZIk=l52&weizcUN<Kk&val=P!1#kme~aSp7d|ZH
zl%_1-=M}sm`7Po5!jFV>K4AKo(B~EKTRioBh4y;_ne!-9KSDTOxT~;QSR>qD=<^O1
zNnRqPD-i9i5_aVqn0E}~FH-#F!mEYf5^`Eg+TrA>#CwGg2szUw^-l`zcMdYYUsBK4
zwnWa)Nh}g_s#VGv;Q-+vq46gXKT7g=q46o9ua;aRwBJeS=Sp5ATq5L$VV1X2$T_hn
zA0<3qc#;r5Klsj^zrH}U^oTY*P{+9^WqhLbuRs5S|2%FKzg#1R{mc!Q1KW1OUmONJ
z2e@sV&<8)=2q+llapT5xyw>>}j~lmY>;bh+(X|P`G5+Sq?Fj{bg1st5oR~!z<E0m5
zfPIZ%z4pWI=Rwem!WX|BW5eJ4xFt~dVaDx*G4pl5Qh~Td2nWl3aIl-MmF2QLW+66X
z58Au8hv#LX^EW^42q=Q~#_jCJH0|N%IA`y8g#A1SdN05pe_Q>{k2@BMpuK4Ud;CrI
z>vt}~ejeI*6ZYQn4`LwhEQEvh7Qi0c$NJ$mA!qMWglVr5JGWoJAD>)fe`6f?8-#wk
zIRieQ|NM`TZnAF-=pUNf5DwOFQJ}r0O2_&>gdNRm0oWGZ@$>o5S0Y^{D&8Bpe0wDb
zv&=wuc}uczMS;%W*j8@cu?N$wME#zz8286dmwO{O(cI^=qsLFcg5<l7nJ_w=t;}+B
ze@9nVPM844`O#y>jG1Km&-R~>^5ny5;m*yWxE6BlmxpUEuJLZaD7nwpi*O`k-uX4p
zl?{7&Q^oS?o-LvBP{n%(jyUMmKIPt~vEH@@(=TWVmxlxTgPv#Vb6X<ik$|>`X`gP1
zj)_i)j{in=&#k!GD<5&tdj~pek8j&J;_(+ZRy_9l#u2{<=2QOe$=$rFX;a`gzr3cr
zYB2K+jvh4opyhoBdz;1&N4}k22<_gp#T%a48mb5d;szsbzzYjnLc<HUhRaV~_rQVs
z-g;=C9lTAW2Ry&2{LtzxEm5qn^3L}*j<^OTUWJmq7rycO#)_|Ff97?z;wglf|Cdj`
zVKT$Nc=Fe;Zyf&eiyO<gw7djg`Ez-%Yh4))eE=+;j3Y}TYu7Ej6NYDGSY|vTBBA&r
zxFAJB$(exgPmu-w^7}I;?3Q8)C+uO3R|5FUHxZ(-23QD_90z~-V@#Fc6a$fDY$Gis
z6MVpyzkDQ`;AJkn6@w|-vve54-5H(jF_mGu-NSdDKJT$Rso>2Z7H{Fn5J^VuCwp%g
zhwuFBP{pHf;ctRWy-=85g7BSZt-?QNWUGaf<onTg{(R`ncb*^33poupeCO%CQn(2g
z;X6;gSHx3y213P5FW-5()TUp@ANbCn4K*C%(p;_;zVl_!(sw@mE)CugVb*XjhQHmH
z-o5mlKL<MW>Z`~RV>o;T;;~>0d#i*kpznMMV$+x74}9ktMj2YL#g!OMli&#7c_${*
z?I!kgVsZK)W*yVliT;8uz0DAP=jp#*#9QwnP+8kh_8(z_zVr7$m*#s7_|7{6@KQ%w
z_|7{qntqPr?h=z}-n7DZ-Y>k8b=gB=iSzQ`Q)16F8N~3NcZti=UuE7ZiT%<fM8J36
z#b&+If#?wPoi9K{+7_yqS;#PZ9kUwKcb=m8&c91}zd|<5eCMZP5Wsid$@HB+4KX_)
zwKW;O^JJZx?|eP2TYoPuWti5#$(q&1{WibMn$#6I7w%-*Dz<b0J4?RvG+cBv{%}_b
z@#t|7;5&aLs|MeB`U|Gd#2@(1Gt7d>^MLQX3c}&xs4LkYmgze`6tVK1R|fgcE4>zM
zaZ)n9oYnkp0Z&x=&i{x--7PWaJAZ<eT$1L~DtzZ%-m>&-6d!>9BJ=i3Z>IQA|3}b^
z^quFeFns6VHL)VSf}Q(lD#I5b<wMivF8)}-7!z{~wzz_FzVogDIp29#?&S2bH1)IY
zlPqslx*Nr(yK@DLfbYCBH7!j>FMQ`+-dSlrh{1RMJ!|ir^ajShR7yu?`p$ny@s;9Z
ztwjsdJjdWW&oh|5^SiU4*EHC;U<-{hYcKo5e&}@u|4@(PG7nKPM)m#~{y5)x_D*Ik
z?ZS87Rm#ioDT%)G*IN^!nXQb6@4S<fnN=(pzVl8l&hV*`zVj}BNoE6O_|DrZyYQVK
z#PnFO#l=@<j3ffzdFR_c&iORMcizQM%KV(=!*`y}v0Sj_2WSKrY;l*8s?0#zhwr>g
zKP|(zl=Pi<@zXO~m><6Lbf^tu!Iq!08{s?e($C3EMf2%9&(5Lm{ErzA-+6nxRK767
z^NPOnJeACMp5!F@&hs2G-}(1gB7EmLZ;AQNpG%YQov%liMao}}WtwRNzVo|S3iF-k
zso)OMo9K|hK{An*!$G<Lb&5wHM}nTAPoUud4J4(?Kb{|1BIe_;%_l<s{!rM}pQF%D
zW?VjaUM}=y)NT<Q0pI!C(W<hqpmOFre<f06>{<ffc?vkkGbEkSci#12G*iJ2f$zLV
z1WIJX<58L~Bd5%K=l?)cGkNggJ5Pb8=&8>ITbvxvtf6W6&L4={neRLUpCGZS?R@8_
z;?B=;FtA_?f6Zv>VrGT!ygQE3Of?$>-+3mc@BFPi2JoHd&jfwvTUa!F=UpqNXSixM
zedkXzdvh{-0O>n_vsHCr#z<B0op&c(W9B-R2j6)ow`6u<dic&ed0plumIvSY`6%Cf
z=c}0jzVpjW0pI!Mv;g0E*1#5QIh`rsJ5LklJO44;0N;71fbaaZRKR!MDd0Q*UA6+g
z^G*TZdA^LH@4QpMcb;zz=sWL9`ANttItS)iE9+DE&QoTkOos0~<u+gTedjNMBEvUL
z^qr@`K3~f|gYW!JCc}507exwY3cm9^I6RRgJKy<VL(!L49s17m;P(9?>j>X@mg>rX
z&(8$k`9&xNzVlScN1oR$3^01fgN1@h^$YRj^UsB02*;x&suXby?uCF=06y;jjkeKu
zo)+Lce=-Y(?>yb)L!n4C`Uk}0ek_C{2b=(9EW{f~`p$m?R(9l64I8sJpp{-0yBEqX
zL+P;l3RLu+KLV-XJO3847H$sN+9<KBp-cV>hUrbuhp%{)s(6$R@B>5LXh#dSj6o`H
zA<p?Ts1&7zCY12~@*F7n2r-CMp3p?oEka`6+6|h>+D|HZ2<gZiIu-k%B-8C$`Xl7&
zh9KW9m8Y3*chemPc`A0Vq7VL<?>uiyBRSuBN;%(oTFLv)KL9D`J5K@I_I>9&F98zK
z5+HbHjRsZ&`O<gZIhfOZy^jb2@HeN3m0SJwFSv3^KdwJQeSfXdVQ%Sr6>|xd0Z}ZK
zv1bt%R>_;&aVYZl!|Rr;1u&)t{!gq1@;~D{&sPHUohNeKBV5Lzq|G^+LvW{r6GKk$
z(*#%Lz{?3d)vOJ5FfhRh;SL67IU&-)K%*0)9Sp3*4&QmgiB2EtVBj1lL^~Kb4?7ZF
z4!F{Sa|rigx3v%$c-{%&4hG(FLZstE1peEEwGs1sPNMea-p@d(30O>l0e+HzwQvUm
z><kE4+%>=Xy`c_JZ{*_<V&{dtxde7Wk+%k~TIfe!p6`=@GT%1=WxkIB%6wlH<ZO2M
zeHKWU@4J99--m(B`M#W+@5?ozj{8t=*O%}vXW%95@Gj5yWx#U2PXo$uN4{@iFyFT@
z2wVQ<-1I3q|9lUgncUFx!OeB)Jikke;W9q&Q+*oL<~ud0&G%|hoA1^_a1&q_#s^uy
zvTqCXW##%hm^<IuL2bUbgEsTsJulzgt-<bY4G!Jbe0K+J=leUT4R$z8<~tlF^Me^C
zgZ=7<@q>jSOTL*-twpTg)uvrQ;Hlu2>41>iIQpr#zYJj&Iz;kaD6A29#A2XPj2UbM
zkh@(B;a=?Kh|j>YPEX)ylZ!orJc;Ru&(TD`4cI00!>&{e(oG*R1h!Q%4Dx*?^Ap*K
zuveMufqrHie{ye7T^efqjd}cyw*e8a2EXe6<Z=^V`s@F1Ej!^H_Wb2O@{{LI9Q8$V
z*VmF1vBEjNe?HvDm%y2P5A#+3X5L%AG9LLQyyg36W0hI{g=c)X><p~85FcnsFYc7|
z<xeF=!WEYAqD~2awY`Lg+e#2?CL@pYnZG2Tr++;167sl8;IGx=D5Ts^nMRG`nh`xd
z?Xu6+BO;N_olO1Lr%c6)4vlrQ<tREW?C?1<#^O!?Ocwa?!-ap@<b5M$3m2jt{(=(S
zra;(B7EPEP4~2Q@%gw{?R*1-dynr|Hmp=Y*cVE_+ZLL4DsjaDbb#}~ziIo$_9ri_D
zECPPvlQb88ZDaG=R_{w!e{Wf%EjWPHC{``6ThD3nSJXCOEhR2IVe3x#%TBm84k|hE
zJ*ND(Zv1;|M0{>PYF?-Rrx%p?3|_$hI2Rx|uvTH!i2qbl0NEs3CF1`a9bnBwj_EI#
zhu}rr<{%9E_-FkaWgzdHJNfueO_y<=^(n&<Syx}Tw8;w%L@+jC{>a&0yf`ttAXFOd
z8R`|vM9M-tg!+UA;6A(a7PuA19s3_Y3C2cn{~z2UxYG}A5!|^4w+Jlo0VTiT=031}
z5q<f)qke29`?j+$KQE7P<qzC@psUR%teA)wPs~f~CES6C_fUh0NVK!`lZ1N-rwQi?
z4;C&K@)4PK*9bQXPZFLfyhwPd@J8WX!XFEt6TTpPTll_^9l-L6g?!|rJW9AgxJ+ns
zQX_t&<gW`mgf|H95_0}J+Iv;_o^U5V^+7*QI8``LSSM@|ZWQuUH1qMpFY!j<y~0O@
z=BtT#^VJ0YNqSrR0kZjA0w-b^(~kL80uPXUqVR0trNTReZwbxU5&8OHxYN!s;UwWc
z!UKi%!pnp<H!||^>mBpID73kdA^$~kAzpDaeh1-v;Zk9%@Oa@l!pnuX3hx&_C45Er
zu8?!0v7AyNziLt*BdiwA6D}3D3QrK8E4)g0hwxy2b%MPHVY~1|p{)Ud_**3ZK=_34
zm%>84U8S8q!kvY?31<io5gsnwAUsWYq40X)J;I*|UlhJA{6tuSPc$rlpm2=vSm9TN
zKNdbKd|z0F7dy;vKK#HXl2-^<3OTb8(`^=>E<9U!zVI61cZEL_+FB1dwzk#-@YmF%
z4sR*meD)##Rr(OFVJy#l_MtDK4D2Pn`Rqfkkbao-=CcpIt@Qx3wH{z+y3)-O&Qp3^
zemeQo+I1E6E0LZry26m{of44Wi6}1+{=0qnuTeQS2<Z#R^6mNx{DI^LgpUe;Dzxh^
z($S-c`Cb+NR`^HZ2SUD2XF5Cr8`8~*ayOxQEkWknIqC-shY9)3jQS<Q6~ZHg#|SqG
z&lcMC8~Lu5Os^x_xkpH^1j;`ZJ|*;h`RQZD_>Y8t6&CS&3%zl-facc(>?1w>WEpS2
z1Hekj_Im(%56M%6_PYSR?|W?=FUUtIzFoLZ$nS-;{~h7o!tV>W3ZEAKM)*77UxmEQ
zp&j3MzqjNeLb}v2emCKs!Z||DaLD)u;o(Bg4M+X4!p*`{h35#*6Ltu%5Z)-fS$Mzj
zVIjRsX#WM_Yr;2#bbe#}heCc!rR@9W+wU1<-#34-;_dehdisws{Wu}NyHc(bcJ;aU
zeeI7{d{>|QuSvf}$Z2P3?-Jp4!fy#VWgFwaE4)wmpzsOd&xFql>Ak>wZwTKKejxml
z5I<L57{4|C^$4QnL$u)m8Xr9=<Hpy&Ui}LkfQkR<6o9_y3!MI){O}>>HguV71M!#X
zF!XF2C-i}F+;+l_pWDw&Hv(z8mOIWjf;b*CZd0%a)LtWm^YMG+Z+;v-WbhN_RVgAl
z5WhbdGrZRam_62OHg-P`f?TD2yZ-;RUDB1qGopZowD~spn-(m0;SkTe6qRSWERXFV
zuEy@?LC_n4L6~Jgn;&;L<e<Hec6Q^L_V9C`vv(ZAejWt9S+K`(?{9wGSD*;mOAgQ5
z<L|d$zby#+d1zx1?Dh5!LLlyI2nX$z!5-Vk`r(wy+3P@<_A0S+YsJZSB2Q3ljN^X2
z&`<XvJ{KRUGz32#T|gN2x0O3O&WJDjRs9YW!TMzb?e+cjS>Fe-V=TA$`7eb%j!A#>
z%Od*c0ONjwbXh2SBh2SXmdk!;nf|$fp!a6h-3Kwu&9}!q!E}|V-_w@D{qfWJkFgD7
z$9%r|^D8Hf{=D<&bBtok`Ty^LE8#o0zf|MTpMS#5p)D6BkFPl$^XH#mGiYlZCrM9l
zM{ihTW#cFR_1~XlmozoDSZK+T>l$yi(4|Y>Xne;)p}k&SQZk`re91U(m)D-0TGKal
z;k1i5`+Y^|qJCBVwjNruL*x9KGD|zNCN#Nhi8rD<v<E}GP}+q{LL(B;T>#zr(w)Dg
z^L+OA)x3if!X2Avh;H}A{m`>Bt!<tEV2*lQXDO7VClcnRuP{i^!5MSWzl~0h*iFd(
zJ1j&_%tddv6v@~{h{0U+$3vN)i=JL>5qir;Dtpdi@?`W{7>e-rAUbG=3!#cdFU8;Z
zuaGDdc@Fy6i1gmjL?XC^#9A$!I3D^qT;|&mk&MQ!j=Y6H0T(iiU0eKphJS{VV%PPc
z-Yeu8@-g-zrpNM{$=DSIyrWG00;R;RO00q!esHN>S;Y0R$4ta@^RpOzLxfo)^u~&P
zyYE*KPDf+Wz1h4_vJ^SGF&x<+p+s-%gpv!9wk)wr@&T4Hgb|~AFpM(jGM^Zu5~C^p
zekaBhxe6pxCm>^DOiw2kr@qCkWBNMLT;>yFi)>k|@}B6Z!(g&-F8=%iyR{7`6#Zr^
z5)(0vHOf8*5s6(3{PtyNZ#Rk2)DIcEyToLw3fGv#WQoP8d(fMSJtUT-E}^)m#GWZW
zU?=vHSe7DpF;OM4Un)UUQzT}+Qqn1sp~Q?N-&>@36PuV>Xzwu4>*!H0F{^+g9V}B*
zXnH?u7+vO5^z}>3l?<2p!abniB3RaBxXeF@s+|=|9F{CY!1edyQigd<H?wB7an}XW
z6er+M)D;Y{*kp<oODrA0&N7$zSd@kfIpqO&l@N=Lg8-L#zUD|K)+U!iO!1i^ab$Of
zSrC5`5=Z$3;qY+Ol^lc|jfvZn+kkYLPux+e40M@K-06=5y38l;l9WvS7j1vHU?NPw
ze>TP2^Tgc}oy&aUp6(N@<dW3EOnk5MmZe^z_<;2iT;@}x`6eFfzX69NT%Jvl4V!qR
zzrCm^uSk($k$5!qsKpLV4dj7)tl%{hoy&aUrz*&~%qN~u1DwlzVynuXoFa=N@w4u~
zx4c!UKkzU<-Tf~ny6NT<&&kxZ6ek8wJg>a7Qj;idE4<p;J0~@mefd)9pHVsZa;Nx|
zka(qdGztipFHF_4&ab9<2E%1O^)<%6rol#+c^+$K?PY&BT6*opKh)#6&{e1#qk8`Y
ze}+aAOTtO^PNs-8hReJgD_$nfO2K9RFusH-k7k~Ca!)5GGv_#YfRl?en^-Tn%)9(0
znLca<T;|=B)IBp7GafGUF1|8z8fCc5+X9;9<1#;CL*O#+;wRbk@Cmrg)AN=t^D7w-
zmw9(7smk2R^5HV?(of5fJCK0Oyo;Zn;RGBBxXeFj`DbNbVS2dCyYzExTJi*3=Gi%P
zndePQ0xt8muqRyRd0r*pGS5@VT;^v`0hf86Bjz&y8hZ>b^L*W7F7v;EsRUf+%g|-!
zGXEGAaG8I_Qov<C7Uikn4pIjy95_fOvT{f?3;ANvO-Rr)bSpF*pn;@R`N#7HOT>H}
zw)sTJkKbQ+_2($GlNpx}o|i?apRSmRz1eKI%r~NSW%r^*#fkDz@*t$h*tHuj^AvE7
zXTt0NxXimAjAr&?R=CV-M4&`AJQk(-GTt+#6MKb{m(vuV%o0_hQVKMcW!J%F-pTRI
z49aks-xIm$GGEBRtw^kD@31woDV+EaH(;4dnG`Pb{57Mg5tQLF?~Y?MQ_EVyWuA%Y
zGS8Qr3AoJjXM!&CBmyMhGVfY3J;R6B1YG7D%-)>LP^O2={4%TR!b}_E;WF<|xW>##
z#=~Xa$t{_;Ssq;GoxCoyjrD=ceB6#Xrkf{oKLMBd-ll-d{6S0smwDD8QhsSDa~P`x
zmwB2nm-!PoZs0QS6mXfJ#T0OvcM7=7<L=K(z-8Vk;4;4(6>yn%3b@SoWxe4t?@EEo
zeBs`(%34{U?%-rr%H)KThxjsG<`Wl$6LX=++{PxrWu5~2oG+9UaGAHoaLd<ug}ka$
zFjM`#LLMBRNRs=!lQ=dU;gz5-uR001%=6&({eX7hGS5<7`B(dy%Di|J>Klqhsp=Qv
zWxz%^2H33#$D%yZ`-OP&`R4-XP>Dq!#ot1X!FLg`3c$7fzgR3>=6U6V%lujv43~Ki
z7z$y!`IpcD+>Z@IKMx?K!A&=hWewt7uy@CEpxT&CA=b;bvszhuC*k$K9}(a~ln+3v
zP$=;+#DWV#-Af>LI~adrQTMk2;ejE3KnU#-hXIUk{=pU+R0Xr4J$tP|65bY0!aj(O
za-qFU_dCd2sjHx_su#WUe+LtMJ2&VQ6d0OPdNksB@AEzE<x5$?siu1u^2^wv=pGuJ
z?okv;_e~!V?;e^LD#17o=bhOjo!#7{0pE6iLio5pA$+3qgz(AE6T%k+CwRx9@F#>X
z@+X8Z?mQuUDwv)V!l&JY@ZFqG{g?B?SH;h(#{JbGOzobATYS;3aE}ki@8s8+a{15)
zbv)YkcmrQ_L*ARwN1ez=ZG<a`9DxY)7eQOzBU>RGsTGLD-0p-?*dtgAw1WW-R0zoq
z2CAJ<+`+&cCzNzBuoQd9JFpROxCIX(Y{DM#HbgrZIM)fu4hF7tLNVV2_*<|#&;><T
zySW7J1>Vu#2Cv_dm^Gau>sgdjmFFuSQ05yDQ05yFP`U;!?pzGTCD;p53}+r^(UjTl
zBD|BJ&L(Wn_rRg~9ymJK14jpY;OM{I1D|gHynOrDf4cp?s#E)O%3%9*%3%9*%3%9_
zWe3~Ow)!)#v;Fy|9-MC~<~`qpbnalU4>omur=}teztMBl%qO^UdiDaUa~s{J-9W%!
z-fOZ0kb%IfC?=yP?1w$#9Tn<ez>UO%Sh)?@L*4?yG1wzsd#Hnfvz(s5dd9qV&T8%t
zOFBbCYny$nvQSi-{59QIu;%{uewf7!!ry<`0eabPi&|QnSG3lx$~H8utZ&N>T{mgM
zuth6Yug$hMH?M5V;-ycve$~?Y<;&}rFPfAcQ#pFl$Tj0euBtn{xwXsm-c75Qtz5gj
ze$lGBWsOa%>%D)6?Y8x8|DxS5n5#2irkSsE?ehADy0t6YYunei)VFDV^0xNna8HAP
zUw3-$xlk?%v`B%B&||2y*4O)qHTyVz!ui%t60YjF`|x5IC>St5#2rvU4><c)*kt5~
zhT1U&`QR*OBR`arkq^#KMjneF7V87Y;nWN`+Yb6W!J^r*lz9cmL!7+4brj|>hnsO}
z&ds=RGF){z%lBYsr6E>St}J=4U_UDF<r|BS4JzRb98Ta$UAw%kxwf%x_41YV^nKib
zzy37N^{eVzSJbaw2B*m7b?tRtSEs_GmbJk_a@Eo{c}Py(ZP5X3^{s7-maVK?Ro7ZM
zdQn4j>k(rYO`Sb|-}$xU9WI(Sf6k&gt<8tmFKcgGw9nM3&R6i$-gf)!cR+UP=!w}$
zqsELHZRgDBF{8(3hql(QtgmaUAC^57Q_zo`G;-+|)eU#$(gy2Ke-`0d48FRR_2xL*
zupFn*s#@n(-PO?)K8Uq#^~(YsgYoOZFLibO@~m@LUAuH`gIBv0{QysFBsXW?+S)cK
zn^)J?uWM?rt!rJ;=G881Za$)kiP~1ITwCu<(i)st>llxj{Fkl6p|z6)$yBknBb%1P
z{>me)1ufIs+P&q?YnO72EIYE@3U6*`Xsd7cTIRPdn__>f=`qU@fpOvc%)*6sW&LVj
zYFO<m)vy{R*RDl9#*SfkuxSCeTGXY!wbiTDoa?nK>Q=3)vqT7Cc-GgUZmsogJkgJ^
z_IsVCZLY;YZCq+?YF-QTs4*(x+TJ-KFV|k}>ZazUZC+brb8CCHQ~c+3;dR%a+B&Sm
z-P8^TVYa7kWvz8nUE8wurd9P$aFs@t&2f0v{!?exF7S>*Kd={gZPIZWgLAF5sa*$m
zeLXysJ9*Tuu3y)VL(L;kZ(EfNMceWwT<n@)4TlFt;i`<KscIW=Ra@DFgNTB8#_E6s
zK1Sqw&<(KF^+$QNjkP!qtDDs|Hf&g=n{B<e&Dv*uS6f@N@2tJ;__w1MY>2mYQn{;2
zEi2AsfkA;^JPgCtIHd0UKr3<+mE&l%)GuplXsTcCpFK^h8=8?s<Fuu@t!W($)~!2g
zImVP-ywU&l^)QFAzm_B2b!=d?)z_n+n^v`~ZLP0uX~#fofEm`=wKm`oj<vgLS7Df8
zj9A6n+A+M3s9jmduB^opU^u1n9<z1JS?U3^npdyzYFE^^<Dywln^3B{N8;)TssLhF
zHZR2p2~=V!5C43-{`#q#>g!>C?dr8{Xg)8>IDBj+kHJyqt8VACtk>p@uU=KR64ub6
z6UNoKftPn`Uu{Rt8Fj<Mor5&m)V7=rv*VB-w98gD^D@&qZW50iPjCNxZW*uInCHBQ
zi}`NZp}cM{u-hJ7{j*bW>$A6ReX_XhFRO2BYi@1JP8!+iE@;?4dzt62Fdv+PzPdxH
z)W%!9PQJQ(rz=h=I5l}%;`I2GFZg`iejA99+?RZ(jo8=Oe2R#DsSL_Rc>$q_`;?K>
zMLbRkkl!Nq)iWrA0v^~RcE_JrMDS&pH~;=tf&f0D;-=l*W_R-8b=OBY@z&Owdvt9B
z7L>_(^dc5-x{<FCA5jrBoGh#nwhB)XUM%G880UxN7@)5lzrzyw-J00d7kGs9V}*P#
z$8=MK(}lBzhYI;@!gNi-qlA1Yq5d=>zoS#WOn8lu-><3vf$$mOuY?J79OFp<B@PkN
zADZ%X;XL7Dq4|^{{uIgI5SkAe^v_E+-!RA@O6L75?e-Lw3&#k}*9-A;B-?zhkeelc
zMR<nrV&RR#$A#O3_Td%zec#_CZo65&@AErNvdyCkeUs!%g*Fos^p8t6Un<C4wUc)K
zEG)n+JY`N{LFCLj#AU+cgl7pmgf|JlC**rj=8NO*pUC-Wh=YaWg?kGR5Y`L%29xPG
z3%@SBN_e~QA>lK^*MuJkV;JC8zHqRR%Un~xk8q)|Nm$I+<A~ouxRY?Aa3A4vVXN?X
z;W@(Z2_F}}D11x!u`q>mkmdCkjuh@8oGm;|xLUYTc$V-o;jO|4gii}!6OP8qW0p5X
zc#QB=;Wa`|=)!cI`<mE8*hjddaEy>IIGJuw;WXh);UU8H!sCcIR^}57Je4xa{F>q~
zlzfTs3h8f>e5>$I>F<~Pu#oezus+X9eqLxk#L)jv^4mgOPCEI<*>w^1;`N#JEEC%6
z5y%yihYDv2=LioH+I0}=mrHIGt`V*k9xFUvc)HN8i^zYT<O_wD39k~~B)nC4kI=50
z$p1UZZwo&V{z;hR^$qEaLjmkBd7#j)r_fK3ypM3Eu&eKGv-HNbKt6u@q5YGE=L;_u
zULm|jc(d>};rE1eZ=fB1DIn5Uh4_K+Pr@XxpU@Wz`wIsO?Rt&)36l2_&J->ZE)m-G
z8|mq4K)WXhPZk=d1A2ZwX8c9M4k0IpqTa6aKz`Mr{E+Y`Lf@yCUpN^5q3~m&KQFia
z4j{gm*KZ&ve<X6^Gh$X)AsjB;ML0<~SvXa=k8qywKp`%Vf7h3EwCdNB>C*Z0<sb4T
z#Vd+Ycou9Q6@0+@a!zS<scjhAw(W$!xSZqO)NSL0KKSV>p<tNDjvLe6W+C?nKh?JJ
z-VT>uugWC&TjL_fZy)sOV;b%(uLiqs8$s{4*tu?kzxi?1Pz3Gu?2qdx#w6{rF222a
z2>W>u^j^TN_wNG=Ke)V0x<_#RrZ2j``RSHG5iGZ2kUI}pF7<x7Z3z2$5cEdk<~PfL
zHb1Tza?swi!S45f_V|?G+dBziKM#W5Y}n)PhQIl7$3qdcw;*5-P0HCjA7MWaZ5#%B
zAB7omn;&;B#Gt+9u*c)X`td2nuiupjGY`iDw*z`&vRQvnKxQ2GZwvi&9euX%dwQ?Z
z0c<PlyZyPR??P;_ek%j*<x`ShzaJxv!`WiS@Mi(+aZLJ~-(F&%8@x?O$2nXw(4&jY
z9{ZhT28M@sGsg39=={yM$2`Gw$Dn?{@Dl<3bapjrY-(t)T{CtxyiY%K?&)#kE8T3=
zpFQ{Vt2`<3X54{4_w-9O`_=3X|I_npE=s<9`w2DY)?85I4fCEq;bm|5#H}$rG4}SB
z%^1;G?wwv$hDjPPtqyN}HB;`*uNu2#<#x1fOK!|*Pt2wL&XP9++S#zMpenT2`%B=f
zI>FoJi6>{mSM{Q47h}HZ>Y5%^6Sp2xlg*YkR#iWpNtJoe9Qkrj@5ZXrs-DeU4U2ot
zcr~-MYDrCK_wW*L_&}tc*Z6eC8@Xs(Fx3R5s$LQr-VOe&7d1YQGz+)&@vg5rz3La4
zvteoE%%?K*tCrSmSuz=OQeRMWdCd)&nL4!Bd#abW_4wCsdEFacwv|4(VQ+SI@5azx
zqoxd5a$w`ADGf``!{4iyJlj|@X4I75ETPx!+g)1n6lz!6xNmjg6u-Vdw)z%MVZ9!(
zdKFFi-s{;RCEk&J-l;mHDmwL>oum_9&u061Rec^r`v*<E40B)OJ<7(P;-cWjXEgK{
z4r=jYjPR2Y$YKv}Vb1uMpa1&981k6|?eMbcNQYUQH$a8?uWOhtoG8G_8a|jYx%saT
zKunlk68ZVBIZJVP2j*B&#@j~Bg}nm98*^dzLap+1VNXU}_(vGr{#@96mW-D5F#S9j
z(OlSJ@}@Kmb{H<2UUX8A6U=V3oTcxAKbR8x&rrppJXzvLAaf{8nx#J__QQzOl-P-x
zh~<>nS3;MJ#;=adMxFxRm|#lm0Sxn@5>sMR?-jBq4nwGj>FM7azoK9><P<%gFeUak
zp@!2=itfjl5_>qbHYN5}8oVLGtl>cnf4eVldg<SL6?Ev_KO#prhQp^L-k%ctH6-Gc
z*nFZ-k$QzGvF+(THzl?!F`D`W)x?z8PE4k@nAp>a#VNi4z?9fd^ryt815ViddwC;U
zcnkjQ3YE1DKNeYZ4X4EZDRikbXkga@XTVFnj<lE(+lkTC6BKusm`w5h5L06Ng_p1{
zdq^xvky(`7Q)185x0rV?iDfC?qhd;Im$zSP8#`l)MELjeC&Z@2rW<+cZB#Kivyfr-
z`XLl&6;O=OzqcO_I;O;C!yt!KHuLaY$@K62CSpb)wKW<3y?df+HYN5tTDSgQT*@%5
zU(cG=#{D+`oHeN{IM!m5DXZAh0qiXK_tJ3TSMi6tN{B_zg#iEFt5{V`iG4rB)LQ((
zl-LZjAifsBl-Mc=<CvqagolPxVsp_kO^K}xni5;-H6^x_k}2NL<fp_=k=FL<DY4J9
zl1oziGV#3{#bv1%DL!DmME_piqF_qw=TW^d{Cg+zI6l%p#+L@=6{)jX>qk>Nn>aMJ
z7Yll<U~dz1Q)0V<a#Lcv2IQv1c6FYdx|XJX)_tbstxD}m@#*e|n&|v{lh1W`rlzI3
zvnQWdooA)^jD#t%<2bV6@;RvsSjm@4IWp+qJD7=IDL&g`7p4wpi(XCh45oi?JqvnG
zgN^>ZtPr#IvOgRxy*l`ZdK{N}M0I0S?=W(@DY4l*nPs#K|6bQ1FEf{&0smfm0R#Wu
z?=v1#VmmpR`34Kdl-N!#&RoStz`xh!FUc&Y4FBE_aTkFzHZzOq;os}xD>J`gv*6!b
z%ohjn@2z2Z@b7i;lQMTuhJP<T=jh*iCmO*ivE8MlDpN%J@b7i$r)4;bIVHA>pPu2Q
z?wk_4!t&3`(8G^YV!QNnGOa8h{=MuR`uD!ec=-1|Y4u&0;d#X=v3V+)e=na1IVCpF
z5%cfmJrAeEo`4d}zxM%}gn#ck9Ch>W{VHw1zqi^_n13%%1$U4>L5Bnml8LMw4$_UN
zQ!M&267&p}BFq6ANJ^D|Jn6{j>~YxU6Cr;k6n6FJD72Fqmk*woNBA;+N9ah%DY1Wq
z#+2QN%Gs3IcOpf`t|jpArGRrhGmXuIf3NGosGGzb{=FIzD3J}1MQOe)0=qUPHeZgr
zIh5hwOM#}yaOITPPL7+?Zg5KM!UIvwQY2Qj-IUk|;?QLF;y8kT@0CbFQ;)G$@b7iU
zF`5~{2Eo6ViRs__B##07dwDIQfA2yT4gX%(3XBulgMaUNW^ayp&T>lZ2dvc#Gq2Jf
z{CnLA*O>V^%Y%QflUp+Vk&jbiJ9%9u!Fc%hHlTc7(KCDs;FQ=$ngag4TbKg=y{v)x
z_pWCO`1jI;`S%vGj_~hw3i$Wl&Pu?)*D2uNdl^%}zt<_?-%Cmlr^I#&`1iiU6!7nL
zrO?0kDwt=jtWV+JOPQ528UDSLPx57dO6*&p$dJg*DX}TA&*_WKDY1WOGW>gaQKVp|
z;NQ!G!xKren-cp&DEjiM!zr<OaQnW@V*~$Qmg>rn<4mzk@b5hdN#Wm1Rlg7~12(!b
zz)BI0MR}t43-RRh&xOgR-x+@kIR@t;V7B1j`wm+G|6X4C;NN>S3x<F15)&~c_OB3+
zDY1v6$N{%PnV%B-dRW=<0i@rU<t+PN7P}Y9&PM65dmmJs68l)Bf`4xxWDS2U)Z+o9
z>Goad;K~fmxuG80povAPibeTubztaE$Qr8QMISQ>*k8zZ;MRB09F!K?r~6AtM&~&`
z!VUT<{)DEN+yLOKJzm!bHL&*kcK<oj@ip9=)cuB5XOupHbo5N;XNU4Vm~NKoq6j`q
z9p_L9&F+3D($S-R0QL%eZ4S*XU>!MQ$MICre<3tCMO`_%G=hCF>v$9L*%ta{_aP5K
z0fw%<+Pfq?AjH&>q3gVGN4S9Rk5STgy^A}$6i4#T#$S3DYi{fv<O(hEKV#->_#7v@
z_#qGO9~#|bUg)msq66X!iw-V22qR`l%o~lj7dw4=qHQc2VHRxWZw?=97_Qiz!!qAZ
zAl#G4GY8=c1hvWem68j7hMv(wnb?~{*b_VEua0&wu)qn)4h9Z)LU9KJ$2*~<gMm}9
zWA^N`0PdaBp@avqM?5(2GVog`Bs&<0qSA;d?&yg?9~0J=bTGi>J7I~yH!`RbVG{O;
z*Bb3$U{5C`I~bVegyIec_>C6HN;()g1bfJvM`*O*p#+i>tWFGUaze6$fm57N+`+(k
zehdRwIw9J@0Q=jjj%I9U<3lXw=O(aiQFu4cwN|=1%q6e@7r_t>B1gcMJ8EGb@lS0b
zq;{JQv&o%~v!8$m6CFU{6L|p~d5^ZK!aFGP8KWqtg5xt4jh&TA^HW~eSy|jc1&?|l
zdwv)Mis5kJbrN$s6Wnk(#tnz3puqI!(GCWlHUTjVaC}6(W86Ub(1ezxO|$-yAHzTt
z4M#FJgxJ-A+T_PoK$#z3fhtxYBWL$QKM~xJTR`B>gqX6s6%O0}D5OEBLYMiYF`&$k
z%78LIIs?l5C=C>oAFYcxQru`o$K*#VI%X4MIC8A{44h#CI+Fo6bdkp&y6Aom+^b!p
zWCsIo6vGyJGPrdbbZNxEW1Mil1s4)7wBS5K5|%>VLV`co=i6X6hK;w7u-wwjBe;>i
z5E=8E8_yiSG=-gia_ID?;JauyqURHiWg71w!Y1tI!p;E49Q3@I{k{d~6Yj%q^MNz)
zDt0uBz_F(JycuLe=)%s%^u`WDgfi?_00SH`&=cHfnNJw!w1ipMEj0t~B6QFa1Xp86
zv4j@vRviY8aeBfg?5YlfJhZG1@k;E-O<*?$9qn<$6WDm=iDSmRf=zuo{HsucS0O6c
zutw~D0)}Zlmw*E8`w0Suy99TJJPA8U0)#!WhcUx_6>vZ7P!ssG0d@31;Bu!X@CO9y
z<VxTMrzUK|4s|iB>H3-Z|Nf={GYYA8!;U^8@Cuheb>eHh3cK7@yEwu$>|yXuh;y8p
z!0R8fL@f&i4pf*U9D*HLqQnNLCNyG4mZW8&u-e5DTCgKalDN*P2^+8%fi$uIkYc{+
z-Km3$P1uXk?s!g{?}7P<v#lTghAk9z3jF1v^0%81xEnjKp)X_q2zxXT53y5v67(Wo
z1x)_Ke2dN#p8q=-5?`_}R*hWUyt;lQCo^3nPKu*JwB<e^8RLTAl*Ej{q5Ks80v883
zi;91NBTgq*$Fs=sFQ7#V$G^bSk<Y(?db^B^M~!g-%0=&9u~0m6R0uSSf(8&Sj>?j8
zQNTIb%VTj6B#QQorIy4J@%}Nq+5--Z6&dal>kTX%1+v60u`Gfq<YaU=iyjnA?jrtw
zOrPk1Ds@MdDmXWMB3>R3Wn)E=rCFP6e(VgZ9Oxh*ffU7iBEjI;KvcVXHa0Mu`-|!4
z2gD=CMH^zVUa^sg9x*UBXmV^sHX6bN@P9cv8%veTJgh|4v3JHgJCkSlnX`X0a{@ER
zfBtN)&{K|KA)|4~dNUB2+7L@|I{Hp+oE$07F0?ioQ)Wo4Ph<lp|A%UzaaX#H+D;Jb
z2rvbD3LUl9$TB4jo%$)#EfnhmR!$;5%9+`I2e8m?lW8i@JSw|K+GdPe*q()B*Qe&h
z@4~m}<X`W6rUPt%PV9nOpCICMG2jI+LWFZfC!K=s^z>`5gY$PMGQ~ehw&B@mqzL)E
z+v!~0)DA~(V`cb!5pgg6<4HJqUwLsaay$TZcIUb9eZqh^6U@1a1b~2(zR>_cyzm)P
zITDJoGd|5>s_n%7s1+r`Iq^GsgzxJwB7;aZwR!5*vXxCOwQDAft!;1SXM3Xod8qq@
zamKPhB}o;s1dbWt*co|Ng-^NY!p!m63+BV$mC4nKp%LIi{0kH0v)`@1MJEVQRqO`>
zoQO^|pL~xZqfd3p^H>}!!zWw#z36C5M=dj2n$J>jB%eH~#3jztC3Keg-RVdW0Xl}y
zg6ZTwfxh+|WCMky4r=VMSlxZTlvqAKp~sPg0+bpOsPeq5&qX;3`~*ABmm^R)lAg#<
zpJtdCZ)82WL^(c+W0-W|dx#t22wHZ?j0_|eRgP<uCztp%F$_<2qR332J|TQAoTFTc
z`GjtB9FzbR(I{u4?)a3m+|^SfGIuI>Cfhg~j$<bU2{Nnlhg@tpjF14Ir!%+3I>p#M
z##v(z*Zb@{M>E<EVJy!DGTxj&1RNKuHb}h@pXYB9oQ$3a8d#2>XOt#hcSJ?<`A|4F
zKz9P631^XUjdJWC;|Tt5k#dT0yC3A_RPg>^8y_1wadP$vaB_wt(HCS6efm}9w<zYy
zgWqB9kp?%Yf$fVpr#}73SY7sao{tl_cz}^pvE1=+d@Y+4$4(!19z*)TvLA@XsR8al
z8IgmDaQNf1IO8V?_Ylq$@@baw^!y<%7V`0%@*3er;fca?gck^}5#A`gOZcF0tMCQk
z?}UF4@>!kbC4@bMI||1OrwCUFj})FHJV$t~@K)jXg^vk;E987>ESFPu5qA@suQucZ
zCD#jW{$%J+kZiu#kS~*bv+xJPCxkBw-xU5;Xuj3RKN3%4EPr<)XUw8}u#j_1QRXac
z#4Cm05&l@{Vdyiyn{cFXvT&yG5Mh&Wo$xjxzv|J>uY~Ui>6b)3my#v+7jh~o%KYv|
zTr1ox{JM~iGK{}n_>k}!;cLPVgvPN!`d%3L%x4@M;CRV<3l9*|=flbuZWf*=yheDJ
z@W;ZH_<F~D>xCx^zahLv_@MA9;VZ&-g~qXg9pl&ljbj5ejt$T_Ho#R$SKe2IX9~Y5
z{Fd;0!k-F%DSSs5!nJ_)E)|vw#|ifqo-Mpg$oZa_?+sz1(8*kjk@}^=HsJ=L&9jgA
zb0nWHyhM1V@CM=C!k-9#BQ#D7j`6#cfgcjF;|-XVUqpo5P1sZV9VM3whe|(I@<ice
z>GzR5Q#eQZLnYS=mrLI)xlMSy@Fd}R!V8605K;eYiMa0GNkso}qaLS=A)*XRgk?f|
zb%%6z-32a{zDc-Bc%+c;1ZnpK;mN|Ygy#zB+Q4*|39l8}^%?r_Najawrn^u0pzv|w
zlfvhPF9}~4{$BX5@I&FpLc6ZRej%^3z_c(U>?`CuUB(X;juzT=ANt9XtAzUqeQwYK
z$qR*b!g?X!t<!$1@Mz&iA>VE@o}WpGbR;0&Ahh2R$ahG-PxzqFepe7r*GcBHDf56Y
zN~RM6^*$G956Sf8q~5rkzy*@+_Xcv4<PE}Og<lhH5nd_uIY6A^k#_G9-Y=vlEA{rf
z1f*{a<rjo63*QjFCG<H$f0i8K?+x-LgeAhB!v4a6!ZE@LLZ1UPQ}Q9g#lm`FldwhD
zE<8bavhaN2#lmk1ZxNbnBI^6F<mZHRNM$>IC*+ibls^#C6NPe^zk9&A(0*Sb_mJFA
zm=z8a+V3yYO_02saEfqm;eNt-LOQ6hyrYE23Xd0_Dm+touJC-Jac7bL3d!FR-Xgq9
zc(2fY?~(oy$#jNc`AK0nVGp5s^B_Dx@=ii?5Jz~7<OxFh+0Y*6=p}O2O5%RP1B3?)
zmkS$(Ey8x;(ZY>Fx~bFN8A3XeQT~ST65-{->x7&snd$Bj-Yxv0(C$wV{)uD|BP{(d
zgf9wT75-NEp76hfp9mwo-$1xfm=@B}i24!2Ny5p(eTB1y2MZ4q9xhxhv~`7G?|jL0
zOQZcOgq-`7^0$Sy?hxd=CEqW6SopZ`N#QSqFA853{#N*o@O>dYq*$JDoq?kyj}h)A
zoGP3l+)sF*@DO30uwK|IJW}`-;c>!Kg=Y$F{Up@me92b{uM^%ZyiIto@IK)q!pDR!
z2wxW3{UGdrC>h;gb0PS@{}8P|aJm`dcFwTteFC3r*>724g>bB{!xj%`b^m_iAL2sh
zd62nB%>Q&IB<Nc9T+ROGHqJrrFS^aPf%uD`W_;#!Ti0}q<F*ra9-GffHv(yxCs=Oq
z6D*H2w`tgY+mzpg@D%PD{mqZ7f&#bZ9+BIdgK>|Ealq$%fZbQJUURVfc@Xrzk7xcp
z{YD1jmIlI1_g9RW7!7FiZSX!cSnj#Q!Bs#ymdoU92a)du{5%MHAq>DQ1KRvJ-oFOz
zT{+hA7HN;S`@X#s5%%*S=naIuN(Qv~aho6q?cD}@RnXBM&mG?$y*&Ip2zqm2k4zPR
z^W*p)BWUk^*kk)>kGJu@y~`119=}e7{o%mmA8f@j{##wr-BrGQej`7}`*lFjtE_PE
zXc*?^SM?5rgZ2Asp#Mshj`e*6JH}`Wz_v!%<Cyd}zbs;4czEX`9lca~L+{%wL6~Lw
zV;({8L5x5A&uzXvzJCg)E5?cRTrO3<je!^RqsIsNjg{Ff{$q20M^{!(m@pxm9X)pJ
z*fFO6Y<}YccTl?U8=tM&zorJ<zKfFg-F{-tSv41e-FU<{Z}@opgqNYc2k(FI46ppn
z#b;EVTkSo6;H-PAy%!hE8n-E&)6F&A{<GRQMRU4YrkgSAwoUPzZXeU_Ju5Wn{Y}a7
z$qC-jr=FZ&v(3AB+WFu$&H%4*=dDX?ylm;>J*J;lbv#N7d%I2t;-yd(*^HaK;X5Ej
z7%9eCiUYQdM*N%?s%ok?g@zYxT~-qvbkX9GGfuDCQaxwe&NH@D@B2b^&6Z95#9n;o
zd*1MVTT8qF-qM;`)n55Ci$i-3o)SY_o>@G2%HF6yaWm@t%;Myj!BZaEl&thd{jN(b
zpHnT#TJ-Dnxaw6^1Lh*?@{sCMT~jn=%ck$Y9`<g;9!G7jeet8$dw8tXcYq<(@mnu`
z`1&V&ak%M|PwwM$v5kvph|hY(e31QqV4(QH@FWcVJa6$WT<pTXq$<Z-Ttn6GG3X)_
z%ML|0a2QuHK{&yyZ+Hn+v&+^JqOoHT6Xs1KIE<&5Dlv#sGR7wb@D>k2t@6CZsYnw3
z1oiWIi+mpOd5cv{n(eVa)9ec);4n5J9D9O_51Fa5=P?MwS$+nKJrI9DUi<{Acr=Fi
z#8Tu6g@>V<ATP3pVLm5=yvT5}8nHfkv4G^odB{`9SrR~AENA#USOj^Idar0Y{?LuC
z_(}vKUW(+!(;%mNqn>&4Vw#U|ATRPPH}WDMT|i!B*6_YG{_Vc+!9uraJbFEJATO3d
z8)G<pA3`86vgb<rK|%83P}oa9i$5SQG7Q!O7bi)M@!2ow4^cv%yqM;41<5f!c`<zw
zvvwsfjxs|%(NXuKm?A!A^JmQ3hO#s08j=_JxSIYh4dlp+Y5FPU$%|>e$<31&(|i!k
zlNZx`?#h!F(>GJhkr&giqS!onG0lhOJb5wQhlvB^MP4(FyvT>#G~Zl;yl4-+<z9L&
z#aRUuNp(s0z(EIjkqv_!PA{iCSMrHrujq2bj7Dl}GRTYdD9y-=U!isD@5QAIqrcNn
zvSvB*Vw$TTg1l%C#pTJgRcz@1c9xMB<53zeB1eO}N{B}<fB^F1#jGmGi;qA|UynZ^
zFEY%6jB}YMFUB2tk#8YLUaUe+kr$QW?~xbN{Kx?EB2QYZRFLLcdmt}5(JfAryr=s`
zR&q&t4io3di)p&OfxO6G0(migJ!2p0|4W|n<=He@&>$}s@@~7lB7F)w_tDfYCJs&W
zr2)u`_DoTpBQLswa^ywVfUe}lwDEa<)_snds!CVV^3&ayn3y9kI#biqN%mxpyqM-k
z0gxAqtj=@NXR(qmmDVB=Sas=sO#Djmc^11c%{wZP7kLJQyqI3Zg1V9ynYEYwVL$Y`
zl7IN752wxHh>9_)_n+{`kr&xJnZs!}KwdnFodNRV{nmtN<^#rqyy)a)=Bq3i<V7bJ
zXE<w2ki2*uWsn#Df?EWV7pF3PfV{{jVv-lT<Mxi^#iLnXfV{{zD<m(LTm0nA+h_#I
zi|$fVmEoJPAbIfv${;Vg_~{v=yn?(q%<|95yv<$>kQbX+KFEvg9FiB`U_8i+&su#K
zW_VtayvS3@$ct615Xg%>M~u9<6BQsY?v4_SyvUaVBro!zGE)9>EVG$5KwjL(QoI>M
z|MOIEWWy*@1rCylI!L#mPVwk#=&_z5z5(R`4J4(?Kb|Fsa`rfE^NEmuJQQ~I=P0z3
z8J7?K8npN_YIi!j4dg{m%2sv-Dre+HKE`J3S_1N-J=21+M&4zRyl6B)kQX%~P$C;1
zkJ5bEbl5fWVj>AsD|zriUZjA_MdogH9mtDLj%WD#h2+Jhs2xsuuZV#R606#dym%-M
zO@_0k1<8x|Gb_l8?l?v>YuF%=7nzvk#UJq)fV{|`36dAjWYPa0dtU-rRdscJ-~2MX
z5XQ$OJQ606FbgQ4VK6EpBA}vBLjnl_5)zXzSu0en16u1`huS#Ts#WVebhK()wHD{E
zPPJ;QwQ8-}R;|^4t$o&g@4kRT?d11=T)0_h?=#+W&b{vrdz~F1FVfR;ki0mK^Bm;G
zpW!Ir3@Ba1^dK*~6RsisOV$VSqLW+FgP9)WMJI1af57@cUR;g(BP1_QVgisCzi0}O
z7q_s4AbIh6rT}@7MHqRJQ;g(ArvQ18uU$!AbPA9cA7=`X7o7s+MZRz)dC@6AUL4JK
z1j&m<SD|>e%KEgAXEGaQa>B_c`?617yafs)ev-UMfy2kIWF#-%Yw`xKh!;f)R@6?8
zGRPB2vLi444T^re>X5w1!R_}1+X(U^YjyP(;Y_hiy}iVjP)jHtrK*33mjRpIm|$sy
z<58aI{X;zY{BvQt=||&l5$E6`2v}Jl8CI}+KwjjP59GxQSux0qbtZzmH~{guA1gzZ
z1NhD_M_#-Rr3}0S={IFa@bxm-y->zJ=z2SS2o=eT$0AiIlq^Ltg<BkXG4=!KlH{ou
zg3idBzj&0Yc=Ue!9TciZ*3hnT3<`h1`4{q+aQ|Dzm${*dU0*;lK4<g!tc>@Cp-Dzw
zyd1#`u$O&-t)JZW8Kh%pyh7a&=H0E^bI8LPFc5qB1g4u}x*tJ4gSwlLAvD#<i@YOw
z3cEKL5BpxYJ~kl4)<%Y4aa@WOl!mln5n>2ao`W!S7*^}`!mDD&$s9%#yYOl!AoibN
zDms58ao-(E!gq&~%y)-UknawqFzDU{gYUaTDfZo=r1IUNlmydrwZJaU9m)<rD3$TA
z&nOOc=Y0Ego=^sFOFbNtPdyyU+nQk_G=3Bvk*`olM<nuGKsbY7b|Z@i8)X;Te$e7w
zrVNvM^9VyNco1QC>|iE_I~bVjglN`r1!CeIwb1gR6GGCc6(>RfpOA2x1(y(Rzz+6Q
zxPyTQoe=F{;CD`lcf5hXU$CPYg!e7Dgus&?EW>aI1N_u!%tQuyIU(M`0H34~lk8w%
z6n1gU$XWy?i!d9zHG=_Cg&;&bd=40dct-=Y>--o7j&ef0<7fof+m;N?a+~XB2|O53
z3kf_N$2nxkwc$VlD{v7EvA}#XVoV!yVT<8P!<~PT6q`oW36e~2u^PVl96s&^;KCf`
zNQe|UkVRQld2VC_%G?MCl(~@(DBXx3pI;3{j(#Dkp{JR(AoJyB!=l`5*x+V^n;I=n
zxD6SNrO1GrCmY;6aRMlJxk=OFCe3?DilHXBNi&bYT?bD(p+Aq*dZ=*l{(K53qaFUd
z3Mg~)E1-1qY$V1ZPz^;+J^$cYHDx#ciwJHG;^1?05QmtXgByZ#5HYzqh~qsP1-Ll~
z0Y@0z!uXBKZhUJCE){`29`X()oMFNFgx@(WffJN7a)F(L6Hx_{6DC`5KEcgXK5FK+
z+!cm7xaDa~Wg31?8OmsH0b!j5=Mgqw$9RW~;_5CP^G=2C8cVW(aIGb23w1DXpVJdK
z55(PLkOxAN9uLM%g9U`J9m2tc40d>j3Ux5xt`7%KKyVgzw2V-N-FSiw9PIQ2j*jYL
zupT?>BJv~-dt<WK4V1JFDqc01gvdc-5`XaWxP;qWKYS*jKQdXWAdid_$WOp9YtJU|
zuP1&2q_?d<{<^t=TN!N}&)^o6zm8-PZ(n5jj6^k<bkA&VtsA|sbM5m_y57M{?ro`A
zJKP0ruUEW$qF~U_72gMpzP7BX4HnjLBr~dklj7gSUkkA0@N9tx1mAzqZgd|+|3L-j
zKWHu4Y(<N}W?O4)wxR%=ZOm+Nw+0%C2^6hJ<U?eM_2}LmoUT6c$lsB*E16JaNF8bk
zKFCY(fu8{JYc2lodGQ}^6aRi*{N{D4AeLGc>(U>k4339LO*;&fEfCTk_ks?J#7(n$
zZp|y_o^{9t9v2vEplzkTvJDSy`*}#ra#<4b^*MUhCnS!fNGB8PtSEB*rbScPKkUYC
z;B}>T1;cD(mSIL!U$MysS%OZ|RL3;Kf#;5Um;A#f)vTLQ&8B`F)r?i)i2ADTAmOZY
z6jMf8GVPHR$9}BD?NZUI7c7{*u(JoCe+wh+AE2q&skVc`R==jX0(6s=%i1ey8duh|
ztz5GrQ&C^Pb`9JEHLs}viHq0<9cesS*>Sp@x0g?3upKdWS0ms!$2XtMV*~MK>_q1H
z5AxX@Rf(J_^41(D$!KMtTgF=6XJvSka_(^c<NUSkVEyw<wr#m<{{&-g2Lp{~P@cP|
z9SpQa(C6T~ioT})I}9{F>U|XdjCc2W{IjZ(%!$d95?kWX!xriD%s)FZ`=pY4df}7H
z=b3-T{_e~_v%7+A_-A8x<*{HG{-yl0c`UCa$2+T&yh_N&ZpME}c(RZ$2B`l>`DedT
zzCQ}z7RJ#JEU#GDTR2#_yO59DOxGwh9s%T&C4XJWWssTfR^d;CTZOL)-xqSpR;J%m
zI7hfxxJtNDc%ty@!YhPa4U^^EEqqk?ypZcsGd_fm6vVDVv(JZIDfs}Q+2cdsB-!li
zA%9!)ZNdkIF-(1y+e0``X!h>VbNxofR}0q&za*rM9^?6SkN7*`pM_?Z4!zl-1MxoF
z(v1~zd2r@CQpj&|l+PDlB{Vy4=<k#Kr0^BtdqT6*M!LS3_$+6HaChNs;bFp6!Xt%S
zgck^}5q@9zpzsKOl|=bR3r`V#LwJqw=fWq1FA4uDEK9m_#tCN#=L>6vt-@o3X9zD5
z-XOe7_=xaD;h%+ZeBooe)577x-GsA+=LoM5{zmw^(3UzzIg9YshUKjgZV>vsv*RRx
zU3j7JQsK9S*9(6rd`S2Q;afzE@n401BVv!yP7U>!5+NJ!4A@8d!O|P=4EhS`CrfX<
zGw7#FKSz4wok4$)^h>2T-Wl{OrEiyhgYanSahbCA;xsViZz$VeD(o$^H)zoF`y%6O
zg)4=$$EChqXxCTBUzYq8;i*Eq&LaK-$$XW|{8tM3-jni;LZ44Y(?06&65cQ5Cr9f4
zNBFexx5D2G`3jNg?D`D+n`9c(QJ>^>6KL0KU{A??gk{2^!qLL<Lc5+LA74$foV|qm
z3Ta|TJ>RJktA)#icKwIGMe;`BmxRX)w+Q)dm*sq0c)jo@;SYp&34bp9h42aCQ$l_h
zW_euFndtKYCP}Um&KBD52+~zcZV?)v8TzkCK1q1K@SDQ#2)`@*vG5)tt%TT)t-@ak
zjrR=w?<AYALC9}O{;Lo-NtQn<ObPAx3F-Sv9v~bd+*vqAI6*j5xVMltEo|Qsq5Ymg
zK0@*_LRv>Lo$;)JX4wU#SseA(3V$H<d1XJB{0kxNIGFxP;S0i-gl`Dn7XDor;_n>t
z6$(p){N_*nc%jcD<5KL@?<L$<Xuq@2FO<AkXurGAuar#7S>|sS8V?-uCdtPNX<xu}
zcMI<q{!;k3@JZnd!k2`!(qeutB~N@;_;+C(I_e9BG_RoCQ<xDB78>6i;W3gY32Dp3
zd^3bq!UKd0gog<a7uE@BJ;wZ80-v}}_$A?&g+9;hG|A@*X-mm`mkG()pnRS1M&X^p
z9}0ge<dW@7|6Aejg~o?Rm}WMNkMq6(SSaizwEGn3he_tD-Iku$P5fs2zZVcqkM1{I
zr1Ov;z`|W%=Oz6=#V5ie!wx<XIuaW$+qMnEUkn2;ceYIs`rxM<2?fI#KHHd%&uae0
zapN`%dqC~o4dHIwGx(byR|y4fwLBuXQ_As46Z51e!T@|#b?xHwn4bqh??mv4$}u<m
z&5x^v!Vfd<YRs8E{l*63cpnn1H@Y+0fOM>v{ovQznNRcz5@ZnXZ+=~!`9!luyE)DB
za2u5^?>L10JS?NImrKVmH$QGO!ol_}43x)vEWdr{1o9y0^+kCXFjAXe9`Bce<t;~f
zJWjR`x0TuQE<u=i#$e}mb6?N9yi@-%zB8ZbutA@WPqY>3CR@qwkKfc=AO_pl7&zW;
zi1Uy4rwC(?wz%9lhO$q`Cz^nCW6*GP&&TqKmSg@6@e2p?Sh;oP6CH*2eFC3o66i#k
ztiLqSh#Zs1{mt=-kRrqFllerKp-ya__(UB^58ly^e$E@caO?MQ&Rka2tIwe4HV<At
zqen|<@W?|>sT}5Qo;3VPY8JMHvznbvb5=_vs~KUMM_Z!fqPw0mW0$R7Hs*<^HjRAZ
znN5R(B|Z+_<In}md<?qBpbM7zD0GiP=a>7)L*u-qvm%4bD+i*6DB3r~+q`REt2;EM
zM~k;h_pPC<esAQS`Sik;&@RcX;qspxd~#(UZ}Zq0Pi@*|+S6yYyz%`_BVR<>&%fl2
z?z=S#;?7M~`_DM1k2mb4Lq<<ew}cE2X$c#Cy(I#SP8dD?2^`}&Gyafm$&=QSeP<L;
zcP)6>T2MTl^*&(rf>qS=)0Z|4zWpWk<1H_3DnGO3hc9g|Up(W?mOJ4CEyyF{vq3Q*
z*!i&1dF$l=%=q2cVs__vM7twrm<G!^9uZf`0gveCj9H2jb37tjH)kK{b3CFyFmW=r
znk6I?Bf>a&qA`340PQF-6Pd$Y3&Q6SO+hN3M?_;%pGVXUMdtB{?q#MdkEjpo2-Ea4
zpGQQNeJDH>*9)IV^b1tz^N5NNyDg81URiw}Q5{PBWFFD)(3Aj==sq+%$Rm1|1&T*B
zl;Lf7L^R!ZJfg25-scg$il%0HL^mSINAig7K{Eq9qC-v0@`w&*)_;&k^c;%F@`(7X
z6W|fOjl&J_h#seyb%Iu6cGy`bXeFg=OV$Zm32&DJJR&~T1$acXDGu<6e$USMNFLF(
z7`*_Gs4v9;kLWj)13aP{OoET)5lukTay%mI?;MZF7%Dj)(XTNypPfg<d+02WXd@3Y
z$0O>)W^ThHnv0J4=Xpdov8qqYBYKgCnBx&0NioMGs^B>0ctl)1D!?P+L*-}X5q*P2
z<#<FD6hD$jWcKqp9+6QWay%kF!v%Omzoqz*JR&X>@!5DpcVRd`hDUS|J0rj&x`#a(
z;1Qk7iUT~NZ}21tI6>o^>>!VbcZES7(G{Fc0Ui-oL<{nW?xq~z5%CR5kVlkZ`2i<r
z4^s~Ch&C~QfJgLwc4L4?#1%|}JR+``666u_yvpMd?Zg6uJR-i!$m0<m%OZn3B0ime
z&Ur+9ag^l|HR1qrJR-Z61b9SzHy`8??aJf-C>~L7l$+xbt>oYbctj^LYk)_zltq6!
z9?^If6>x%fGP4GFL|kzx$RnZ+VUS0}H$*`mQ8UX6I6)i7c^=>qz0C3gJR-gc_&6TX
zFIeBl@`(73B9BM3nN<dPL?vuvkVj;c*dUMSa;6CKh@N0GgFK=SnBrf=BPw9w0Uptr
z?6c3tBjQyj%Okpief5z%B7S4}SMiAc&Z|d`N7TrQgFK?w5f2{GKvX$^?}j?@h)zQK
zO&Pv4^fK7JP^K1L0)7&|iv@T@Pa|vLS3=#cMjFQ>dJYBq%%XfA5kKjLCdCmC-*fgC
zvhj$jP+MqnDS1Tm5t+eW_89(zb~7H)#YlWM_OhX<Ewp<nc|_z_^9HAkFC4`g8iQhn
zV=w1RxX`q2&!LFZ5L`taD9K)E591M?h+>YyzJo{9JrpS^Dsm3I$foHE!co?r7YRq*
zEJZArqI*wo7~UiF=ouPTyl;2r!5hte0ll&*<-ja0@{&<$SXS?BZA$UK(&O2`hDXHt
zPaY8_p}&Pf9{$;1pJ~FVZD>TML{e;gsR_~!VE}e8fkGV&jBrA@V+I0qoe=F<f&kxt
zSTY8VazeP{Tm&w2LbT&H1o*WJ1rr`OJ$M2P@KFb(fp7-{A2=b>!N&0WmC*?p=!G5G
z2?I>uj&>n1)Cu7Z2FL@5c<m8mX-sfJw1a^e*x^)%FxP_f2#c^=4Gb)ILb!v0HBN|h
zFtEXoVSpR}<cSyo;5c7EySKaX`5TNN0uRYig&1<JIFP_9T!dd4a<D3nsB+{A2Y-nF
zz#s~Sw#O%O!|ZBCN&eW*_s6yvERp%}#syAKd2Wz{+HeQoy-md))JC#%AgFbdffJ%I
zS8jHK1XG4O{FxHehC7Z!-qW_J%b!TWw80rQKR2UVgEI;Yv)qho4bCVe%gw0yoKf8U
zR=0!X<Igg`PUzS}NX1ze)aK@0P@9{8L2Yg(7UJ77Iv(9$){&c%^Enwf6Ty26bui$j
zB#tCEC2=JFEHM^cZb~BNXykEIk_Wt<?R(IH(?VbuIGzwgRoD?h@MqnE{1P~uYz|wo
zlAwW(`Vb29XV@Vue=B3W1%!vO8xe<rmz|!#@evWnA1Y(hpggt-xpU)m2%E+)&d?GT
zVz)9GSnBiy_LRzG(7r)~xkF^Xk-6jdA4>9jZ+qk(b|m#g_6f71!M5=xCb;qZ_K7<F
zxt?Y6pviW+`w2MAY(qAI-ylB$Tg4i)3H+-1BY=AjZ0u~eF=22E%J%xr+Xq>8aDQ5B
znlf~y(Uuv$Ve-VCm#kQ`Hq+kR+}M_Zfpn&>skRPIoR%+{oEbM}?Bt3gCR8-ltZHsu
z(zvpA3HUWj@_9>>M~xdbHtSgG-{8XQW4J$)Mtv@*KU20x{mBHqS9OhaZ3pFJnvq<#
z6lUo@nRw()uyw|eL_>E)F2PB83EtW^!HIbZ-VP?HG)7B<abvoUvieTWOZ_K5HL7#$
zp^s_LepbN8w8tg*nD)%|+XG_J?m3@Vqd@#IpI27FLpfd%dgN;GldMN#sl~Cb=2of`
zP3R-ilOYt~-+WxrVCzIuvn@URSivn+BMDIRso_w4B7Z2KTa?EpYT(F6cFI3iM<zn)
zj!U#Xr(MB114oh97JA0&3JTF8HlHLSUqP8;4mr&G+^k=i4b3febZGM*;}h-R2kqbo
zt*BeGY@_pUWwfA=;s*uzIFmei!+{Scc=CZ8E8pqU|2g+oJLo~5?4XL%>i?>1sv{<m
zrc}SCePc^qo9>PlG_P%4RyTSE*oe#auW4_n5*x8?bnqO*?Nassb$3>_?r)G!#3u=V
z;}b(3p9m43CmvC$-%!KclMltuBX0<AF8Ro3k8quNL%ewhZ74WD&3=t`hsDT4e^j*Z
zA<`a-*oO#vwIM_#;;T67Ckv+u_Y=+&9xkjCt`cq#8ea(IoGkeaq49;F|CZ!ygtrOr
z7V^=a?f8xGk3v2GQy)hs5Y7G^*jw^oq1l&1UnSX|)gc>S2xxpEpz(!(#uow_UkGS?
zA>dZ!H@*;L;|l?eF9bBc5YYHSK(q4(uHths(D*_?;|l?eF9hVr1;!g+2xxpEpz(!(
z#uow_UkGS?A)wh~1C1{Pti;;_mScP&;Ng;+gvJ+w{@ap`F9g~6LckcNJoEPu8ea&q
z@r8i%q&K@|$i^1}8ea%_yW)*61ljmPK;sJmjV}Z=z7VhsZx>mg@r8h^B_Ao=B0OJs
zmGBPXeZnV&G(Tc_?+MKw7qZ#m0!QG35#x6k&K4dfTqWeUET-EcG`<jI;|l?eF9bBc
z5YYHSK;sJmjV}Z=z7Wv(LO|mS0gW#NG`<kf_(H%koSUq7oN$J4zOYu<Dm+GbhVT;M
z4Z^#G#uq}l#uow_UkGS?A)xVvfW{XB8ea%#d?BFmg@DEv0vcZkXnY}{@r8iK7Xlhz
z2xxpEpz(!(#uow_UkGS?A)xVvfW{XB8ea%#d?BFmg@DEv0&bTt1Vc*W3nAY4LXeFw
z1T?-7^u`y0Y<wZ0@r9r_z7S;N3jvKU1ikTvARAu@XnY~)jV}b*_(DMA3qfyuA;`uT
z0vcZkdTzA)#_3^b*I&r|y`i4p4T%Q}zaXp;+VvFiYb381eo=Uw@I>M1!n1|n6ka0a
z2T#^_o$wan9m1aoX?MzWcKroDD)|}VZ-lQ1Ul;ya_^uGo%vO$Fr%?`9NM^a_R}k1=
zaz?nbutLc1Doj6FxTkQYaE@@E@KE6wg!RHz!ZzW0;bx(|h($dYOZIs}*GRrzc!%%@
z!h3{1Pv{ZJPY9nCJ}<QOwNa1nhiW%o{~=Ek9w1yG?CgK)i_&iro-RCFc)9S~!aIdO
z6h0(;Oo&C}t^Pj<|1PxO8MG_O-wUAmM+Eki+(%d@q~Rgc(Yld1UN}`~zfaKnJRslS
z)MCX~3w<8YTFEB}PZnM%yjW;{7g6r5l7A|^U-+=l=K=j%vd;s0RkF_mdRMZ~1B&x^
z4dwehAm7haT6%uFXFRQth*N}n3Vj~X{*q~F#B_^<{LWALEFo>#DR&5Ic|rLq;f=yu
zg+CD9C8Sjg(?2BqmGBwii^7+Me-yqYd{4+#c3DmWJCU}mMB2#`dkF^#hX^Z#_PdVo
zZjz@7X9;P-%W~!k7YdgMmkJw%w0L5A+CUI}-cM(~57(AuyzfuycFErt+I<7U4@$QC
z2ZW!MjGuikoXB0DAzFFp4#Puqe)OPR;yy;PzJH3JGwFXlJ;&>ZF2E(uo-+XdRewJx
zvLV_yZro;K52(HGLD(KYXHTTV&$m~Jom*r1_W3ynATC(mX8hJ~kDpW1Dcz-Aa1X=z
zqRlUZzx%;@UmT8mA*AE;8E)n5{(;zn-Oq!dcMcL{7|`a&H9`)Sch)F3r&(ShcJ>R)
zI~Kd22SM)^B;dV?zxi>Spa_<CS)e@L)A;3`jj*4GW!#JMc#ZKlKaTe)!SZfGd2A2c
zhtn!s-o*$r&lv37$j`ZiC#g2Zap&`6Fx?@8w$IPGUFiU}k)Pw2O@-gon-LDS?|Xsc
z?WS~W@4eXZlfhweTiK`M=Zr+U3>w@Ex%e#3dfD%+6Xj*MIhcQ$td#3p<_V^I0PUlt
zi@%|0+w3L4vYN)aYIvUiH2!{e-EEv>?0hmmXP@1ziYz~;4-9+WxOr~XURBRl9a8n&
z&BtEvomqTAXxs(Kg*SY;D&>XF#8TT&Uj3Z6%i&wkulnkK_oYv(^5ECuf~w-@7FYc|
zeQ4#oOG99oe5305SqrL4CzVe0cA36)e8ULuSLrbgGpj!Q>jxhed6!o9^~$DinGxQ~
zJo{BnS=wePT0Szx7nj~>DX#C7;`D48cP@R)QoONEiW?sK+tQm}^3D%ka8^~n&^KnC
zH)~lHoOcW@zF<J*o?G{;+NY{t!ynVXN{{fSz=S^7LYBU8KeiCL_vpUV8#T<*FSeR0
z8>V=jQ}3hH3zmjPbw%29k#dUn<8&|`k9!ZLJ9BB|`l<3fbafSd4^?ixKYf1HvKi-A
zh4A2dLDkHvi>mMzu48<|m<G0Sf%V~_>ARuNTJkg-(MQ+kX>LcKyb;j2k$GX(py`XN
z-d$Qcv2>ER%fk=l_spzp-+VXFHy)04gdOej8H1){Y4tt&pf@hsIvc$=A8`+*D{-Ve
zO2!_Fqdx<2ry=IYXtS?BZ|Mo(9pU}rCiC@cQ!g4Cgo$3f3xs=2k^d*$52sal=k%^n
zM?&!@a6N@r9o}ldSJ7dJ1INf-9DE%K!u$8;MHs${jFVl9RN({q@Wcj>2xd@Tn52a8
zir&Xkm5k9e8hj((u;=(jN3tNk8;bPkwll*cS=q?$2QvH?^<#Q0XZTuVi%jm$$2pj@
zPGZS3@h4i==Xt1N(U<Wzz85lw!t_`Z8(CschEWs|YqfBKw_NeMP@2X|$!P3~2z~Sx
zkPZ;LvY5|X1tg8fzTKUAuW%~<?1fMf(??)F9=o)l334ihro=8!@QNHR_fl_Ayeei7
zXys8a{3Z*$I>M~sISgOdj~AMfXe|0w=+L44pzXqN_&W$CdReEHas`OqiP1^EAxr%V
ze-dN6+uJhdrYJE^HAYjsM@@_?at%nP)|=SFiNz^C@g&Ceb7E=N>J46Ed{I{@;q(L@
zbvddjJP&^cL1o8=3n}kn2PY;aZ-FkwKZ)H6{NrP~#O@NKsR+d>5|gP6k6^0A;?!Wa
zWtzm&)P)rHkk}*j8&sRvQ)2HF*I-CgO6;HFBSd1l#EjPszx*&cO3Y4@kC399i^P6~
z471niLLf1xfFhk*r2bBMt{oWUaB40lLE=EkunC6oGG1~ZwH-3t6wOD|P75WzkX*{r
zt-lZN#xP6g+r&h5+;u@T#h0atnu2<ZO{UneMC}0flesC1MOkp+I{e|T8e-9-Aiz!0
z@n~8yu{O!27*aH~POR%{%QB!M(%}>9{faO=oOPvbD7hhVbFv&c>82=gOE+bpo1(<6
z{!Hjvz1~aQCMlUZjqSR<U?u=QOHzE4OWYyRxhYEA+4X2>!{w!^6PWmW%G*2Dm52Bf
z>!omc|I~LGd(TehO|?9eB8xEb)16*JYvHmaMHeNB`%>L--ybd?o~mI*_ZL){=-d<~
z9#lonO;O^PIsoUUD6v)bPEDP}q8{lw-ttza`1&#NXjk*5TJGEwC7w`Gvr;sjN<68&
zb5iGUl%6Vl-Hvx&imz4^&vu)EPJ{oP)Q1$GFSZ3v$`_@s<Pp7C!ZR3dic(dq=(n0|
z%i*zxW6i8R?GI;5&lC8EdW_5di0Z<qUN7L!@MvObILY2gU(9mhrpV0|FWtt@0KLc@
zvzABG?=v3sA}1%)8(1;uMNTeG)1h?&^dgtPG|h!e5^z)WEbeURrig^A1l$z4_%UfN
zxR3z7=xvLikZxdoa8u;sC#V01GU!Ed+_i?wr>6gagGj(lk-L;sruSm`pclFHv(oQS
z2EE9|?~~>Wg9PYB_M)<UPMQzK3DApN`g!R&tRHTQ*g14l^Z?`Grs#HS&!RNXs|4H>
z@l-N5MKf6-=tVq7%uUe<D&VGQ09t5nin!)P0`wxf1u{29tt<m>ibhz9S7BNk<*DEX
z=_PbXV315?<B;eqv?&(-84~mey$1~^Xdo$7{&>D+iI|VmHkSzbdqZJYf6hWXnQ{5x
zdAY!s(Ynp-Hn=IGSEt@zMdOMS<)LH;Ql#x#0(ubzTujn*HJun5QV&Mce1($$y+|_x
zHS)k?Q5N5u@3l%2dxny)u&9GM_@Eb2U{T*<R?v%_98Vv~qCqd3jn>gkQ6U5GA+eg>
zXDb?t3owexuqe=r_-n?Zu3=Wti`+Oy)Ac+cxG7>{x+%JuV*ocry!_Km(UGhgZi?JI
z*e6XtUkT8Qwpe-d(u;u!(2K6NrY=g8>XQJy$enNvX}(xUz)g{pThco*J=_#Ic|-a)
ztPk{}xv1aV6s=(bxG6f^6mV12#1i19h%JbeUldB;$`qg%u?TZhG=X)3UgQ*TQ}k;d
z6zD}x0XIcIVG7WToC0o&`2H>ddXZDWO;I<t1N0(S%L5^=@T(}Et+GDt<776<<b;#g
z_%huTCC&>c&VwR7k%fa^M1g(2nSBO&(YH<B;1%+!PQi-W$t&dG@I;c__l?BS;mEU4
z^y5`00XIb)+<silCINa8YjyR%?q}-l#aEz~P%KJS{}3+&HoGyw-h(C<<%!-u#FNiI
z7X~97i+01`Le9b65wHe;21Isv0`wwY`QWB#3o8b_h;O4pA-E~(iFn+P6{E@lXF}=d
zMWC_8&p;^yzlHRhGB@KWy$p6QlsN$zQ10_k!3R}&JyL~2iMNri08WYcw!O>6&?Wf(
zwcso{E{akWi(ZSrgF;JL&P3j?dERoQ;ub1fjuPOG=w2jQ4#i~bWnW`QOt$ilNAjbv
zm-Ryq(2Zy`jIs58MqMS3X7|z`A@4v$zXn}-lI2b5#wiv)-5X3lj$j&5Oe5xxX#Nm5
z84B%TrSFZ{6!sy_Yulmg&gT9ZmGfiR;7!cBr`5Os1F$dl!F<~ssx(~(<g>9u(KR%r
zq<c}Mq+iKF@vfoyp;BZI%h6ELZbf9@L<W0BMSCC(ZhaNRQ+3SuPZan46D9Kf6D9Ng
z6BPvg4Pn%M|3pQ;f1=`i|3s-^dQyB!oPVM&&OOo&H$|24b7tVJPTBUH6y@pAcZ1=2
zsKgPi_U#^y-#P=MJVfq@Y?P(rl)$ON{Y!>?ZA2~+5#!JBU?NWfgvTHl*hmJzMvV(0
zm<{+rOV4u!EFQvK>~P>wY95IAsV(FkOlWudXa@u5I3d}=z->+_HaZcXb1XXpzr&8~
zguhtuPy+cH5pQGEh#U0J0wHORT4-<&q1YUHoWs_7^9Wa(eqFSK0e((G4ap7$cmhKx
z?qJ{*CzN(DKu0a8n~<^Kp#-iuXLU0`1AMES0d}F)jTUZab3Jq*p#`PG`4WNG6UPK%
z$hG)D0!u@h&IR!mIK1c(n1Wg7XUPkeIBXWPZj_ML58!az=1Po4DOs3r*1(t`uyLFz
zMDE21$2WTY*MTNe+(AucCv9m5hqe`aVJ>Y4<+D1ajCN3SODAozgPMmsX^T6kdAyUh
zw1e}Y2RessB+kGdXT9Z7quZ>?%E=CfIUQVlZbmRKJNPo}!8TLA1$*$AqaD=n`X1CK
zJE(cGleV~n8cv*GS~r#Wa-t9pb<mY)EZiJHX73k4N9RkX^d}k{$eFeWcK_fQJ~%5U
zI~eBp`v-@9>AZ2^Ik0Zaoy43I#sD0N7>qlCJst86BRuJ}1b6Zs_9}w3@WHu2=!+dE
zOsIo_DyJvR#va4*j2)Fd6Mgc{F_vlpfjuAgPG3lT-qec;FJq6uKB$8Mc0|ZqoCFND
z;K799*sWd$W;s29r=IF%a0zzSOJolP$vrG~+kIP&pDLV9&#BM5ckuV-1FEryajZ*$
zd|3r`JK)RMp^hE{Jj1Ea0bJ_T$;*H@IrVLTdz`xXUZ5L*1OI{`pY<>-2J8$>nlP{%
zc2vVlpDpK!%ikD;E1jC1e+YJ@PA&pAI5m6uQd6(9`F@2{UkSL`siU0Ww>kA4fS)>b
z@@K&NoSGNLUpaL#r}&Fbok8c8VMn8QDYS3tXcT8^rBib_4#Lhxal&$$J*39*xy{W<
zU-~qt9B2Tx++W;C<;ff^?&wB;;EKE>yaR?7^G)Wk4&L0Yaq$F>AQ@Wi-e9|Ot#eU?
zFJljT>%HTFd^3U)2^?HM2d`@9x+sDh?DbK;D!9R^2^@Dn$1Moo;i3p`9;{E^hw$T0
z9mlbiVn=lZj=i6mm%WUOB5*E5cm<q*z#dLdsKoAPnSt;e7e(MaiMfmB5(MjA41u%8
z&$J3*UOv$TUKu%aT-4AGhOf1#0|{;>t+$IOXOf?c;UBqV1UIwRNBx=QC*v%8*d-&l
znYKRZ&on<7XPvt+9GJm8;>`1-80J$F<`#i7(YnN+ihjCEM9g#P2%MVg2Y+_@DLGSl
z@yMI47#iDp<FD(Ph5XGv%i6w>;M%u{z&3)GOkhD#Os;|1-|5`M_sfbSzF>1-yKP}f
zzU-G8hYL2w`$hZle)$QO&jf0t*B=4Yiw#d2+Srib7L+f*14hIfj1>Pcq43{8lH1`n
z>{Gi9%YJ4w?%+0l!Z4s<o-79m1CGRSorL>~)h<+R2KO$E6wB-C5yoU`t*i4BH^KBC
zN=yxY(UcU&6pCg2ggLTc_gE<2r5!H93No>Qkt5-GYG|yKSP&l+i=+`7Sx*mQ1#}x$
z7K@Wbw?`}$DVWM6k)HLjME6)K-Zcj2VjzNb8AR?E++Z2o?(o^<5{_qrP^`Blz~4lC
zKhWqxz|pZ@z`{`|X|$zrg(OgQ7fVp~dCi)Lk6{x>u~#C)>SKjyE<y!UjZT;vs-sQB
zEBqrMDQ;Tl<1WH+^GM6kbL<#*+<BzDHg;6!E<{gnzazI_ApMmU#Up{DEI){PR?6s4
z*DUAtEYc%HhT_ee>ZhKDmJRWbkE8F})E&ijbu(c*<M+?Srs6$gMOBei=&wkcJqDg3
zn^T`ThW$TqYTihot+DJ_^yXZw>kij=YF=J9gN*ty-JH#%p3F-<DtqYDg6TkjjN*p9
zGXb)BO?BOdmF?9vtt;BR>O4<spUMMT;HpvGI$^S-E%-{ZYF4bNX{@G~oV9Bx)Gg0&
zamVV$+InN$RM$7wu;yxL$B!d{r>?biO|w@GzFT`udmTJ?)zvJg*xFdPM%=fVyDvGY
zt**6g$+E_prkd6<W0%x7x2_()Waj=0_FYiDtHUL;7R*~RueEs<{EoFP*?Z<pyMFPV
zSap3%bDQG|q2^`H&8t_Uo*64wuw{GCJt#AC?4*qGw~gsNcHG$Unc=N<jde9`bvtJk
zgX>)}xuO;x#g;W>TI<%WY=c{~%(#h@#!Q;<g-k`$vX-^emNmDw*KMe18Uwk#VQo__
z(7csZ)YPt=*4A9#4n<AtvW986Ag-I(R?(EHSh0M4O>2F{xJ<<X<KZOjKj2NR8VA1?
z$L##5wKc4)N9WLS8C{lFuWV{r+gexM(%$Mgi1q(@FKQT&i4!<dzBjcaCXV;Tjh|1S
zYX3FwY0EG_*Q{+pU)3+ik_6T3aDrfBX3r$Q-&VFQZ)^8z`TM<K<&l{94gM*|b8xbs
ztch8vu>tsedQV$Zw;t#3x^`R{aF{h4)-T8T+&FPUja_i6Ya3VFH3qg*I;#IVHFEU=
zon&piBv!9zT#Es41J;xqvFbJ#0dI=!&8w>$YcOEA0+RmgvwtysFbgBy(XQOOv@UC?
z!O3bjUS3-Ru0fgntFBLu{M@h|+jtaJtu@Qq|4Uxf_>wK(kJ|9SlMNqi@_3JXl?*<y
z;H2c1#L4mLC1XBU9LTPLcJpDa2jr#M2esV88<R!wTo~LUX1$ryM9h*gC>P}fgd(2E
zG15jnTA}2&h*?DjWilRfTf|m156V5gbWSu|%E6HF0BcXZIgX@%Yca}5l7n$)P+e1p
z-_+{HrnQZo?mqAi5BUqbfzKnnNO+g<1K~(i#B>XV7YT0=-YtAw*cbiE^t%h^3)!pi
zTWfQQ_T?NCBJE;{#?!=v8$uafI70f#!aapm!u^Hwg-eBX!ZzUs;qk(+3NH{|B)mp=
zoA7So!@?(ozZd>d_%~q!$Is)~Noaf@$OlM1T*$W?On0R4G~xL|zW8DMjl!+MUkhIs
z@`Vi3jTZ7n4CVcW_Kp_vYRN|mxh6H!oh$s7@Kzyhy%_KNb$e0r+d|{XAif+Ax=d$0
zP2hCN^MqXemhq<uFA#oL__FY?!k#z{nVyDeMDs%foFVx@;Zor@gjWlHF8m*%`GrCL
zzeqMiN60<!q|Nf@3cnzv(E{~f64F$J@`b|h2){4<h42~SYr?+^Q<(6~zmt&WL6oNn
z_ZNOa*d#n!$Zz6If06LJ!i6;3fWAi9EZijgn$Y*>c8BEqgii`%_#Dl0dJ2aKcNOj>
zJV;n4Tr2#F@ND7b!drwt75<O#_rmvtMYtBQ{{F%W;YQ&}!n=hJ3I8aZf-khpKU=t1
zSS$4XyB#Tcv+#J~DZ(>_mk4hXJ}7*gh%tRq_$(3oi$v7_N6E(DMED))BluZhx`eQp
zi1ca6{e&6mcac0=I6?ZE!nxAV7uE>tglmNxg}z_6lO%stcm@&exKQ%NLR`l3_(1&a
z=W&+``4*M3z4QbQmONazT-YFN7TR?f>5r1US$Kl*WZ_xDbA=ZRFBe`byg_)U@Q1>C
zh4%>`5<Vt;R`|T|4???+qkZp4eqR{jbryQNt^@gvfN~F^UFRVWk~~5<N;pY4MaT~X
z%wHwkUwEMKFrocUAl(YdtA)o4w+K%co-O=_kiXBY=PKc~Li>UM{q2(Z#fj<c_XX(l
zI(`3dG_YYjxj#f27!iG*C%*zv=I=bw)&~Ictv}^jA<fk&uM^tu5ad%NpC-ISc!lsb
z;rE0O3c1QU%X?Dztnd}#>%#Yh9|#NiJA-^QcO&)^`hMSN>`476VWn`E@L=I#!bV|>
z@ED=*-|Za9=L@eEUMKW<op(y^%<p_c`lp1nW@7uy@*h|xd8p8A_@N&wd9simN0^UB
z_{6=1bA>bmrGBx{)<J+=FPUpKGk&dbqwveZuLw^O`n=C`CEM>b@?R>MmS!yPdf`pN
zJB2?K-YdLM_=xZc;j_Z$g|7+!Bz#x+cOgx`Snqzq`ND&RzMr;Q$-bYqCdq4s8-<&N
z#|cjn`u^I!E}0*FSns96ZwcvzgZdkUo%x*iNN=uU5Z)^JQ6U%lX8z}dFA4u3Bo~kI
ze-(Zp4D&t$;X+}Fu&0oIG#EcfI7B#7I7T>GI8``PxVP{C;R2zpM}cw=ms}_0!u+i7
z2;o}cQNqo_6NRS;X|~6F?+QKM*FcU6dkXsqGs3~bF~SMLDZ)L4dkgmy&KDjmtQFP^
zn}oJ*2HLSv@|T3i2~QNBB|KMXM##u_sbn+Hg?ydlTZDE$2mOyF-y?iT_?Yl%;d8>@
z3ttnyEqq59<$W2-O$xgRy9);h%Y-`%D}=iVrwL~X_Yp1>E)rG?mkC!3n}uH#ZW10Z
z+#<B~LD1fFB-=V6kgt&Z9pQI{w+p{7{JHQK!bgR6zlw5fT@m2R(*IHTmhgQcUk9+?
ziiM>@TYm)lev*d@M+hehcNfy+l;s>Eq~S8<TH#7zldxU5LAXhHtdQoa%zvryI^m7N
z9}0gW{H5>_;je`+2yvQuVH~r6KM2vv$K};<ynbi-Zsjxkcf^;3QTRB}J}Qsh`M;h-
z-Vc3(+pX-Ir3nZJH*}qCgYcK>@RM&_=X8wYHViw4;uF)2L7L9>1`QH8cHBl{$1r=9
z*tyY%VhgYr!`fNjKG^*>AZYIpzJ=!pfAiyJK@lvk9pznwxybT3k60$lTZrAygP^x3
zo=Zyo&IrWS2f|Eu04Cu(tU#MzMlIxEy*);IUIx!#te1Mf-n9t(c@XsW?u&E`X!GNa
zfE+Au!ftN<vpgQQU*3rb`*{%bR-indC;sNg9S23Qyjg+r_}0)b?|g*)JS<~9%IiS?
z`I{ei4iv%i7NR`%E8EuvyI<ZF2s01o1Gioo_^anYXk#4r?+X2N*ALx3*Zc=c2e558
zCgfCK0J2_gcVG{;Z%N>I`PS2K-~9+<&bI(;TaNNLC;iPoUSeQ+c&8y<C6s(WidT+S
z9{Zhj`sWaW-qzuGPsM;XzdXK!45n*D`=0U>0sVA=tI^n9KMmJ>?5>~M7v%Dtt->tV
zyf=;}$TjaW^t`Hq3vTIqLGrk&bvK+_<?S+U>;6?y@BFG62h7;d%ak2Hd*-<5=g;t-
z+;jFFGrVV}&K|Kj9MJA&+DWrlZH@-C6HGgH_EnqX0qrQ$j-36<=1|%E8D~~KIct7Z
za@XVpZ^V5M&8&LLBTGC|UT}W*%8ISERbHms;bn7J`z13fo*FRck{QFF-lr-wCA`_&
zWhcak5#Lww!=LJf_<@L@u{pF$$<}36(XtB;KXhid{l-o|4{h(`mFx$6rjNH@)p?tP
z-0w2)(U;1=AiZS9)@R;9$d&NyL$4wng7&dz-hS!BP3XhTAAWc%PD(dFq9H!d7n9ce
z4eQ_hKjGe(dXX%D`d2u&K=-vr0j{qDe~kwq1Gv;nm@b?Ev&{>yp=$r$D+$rqYQ%(>
zGvfh$_-+GS>I9`^jBHZyrzfB#IsWv4ND}56O1{6wzKqUvpGo~FWQ31K5}{+aQbBt?
z_-Nz_0n*M0Ry7fS;G^*+sN&Jr@HfFHnoyYc?eNjaR)slt;iHk^<S@k2M<d^-6hz}!
zM0Q7+g~QM`_-HI*m``r-(MY{l#M5^+Ld8svZy3q=r3I~!OJ2br_-H&GYA~Zp?n1NS
zqp>%%VUnmxuz`<8W(^Nu__}^<MVDwidIogp)z^?C#&Gx|#KT7;d#m&f{GpFVUhYe-
z#vk}-WEgdHtzHeci#`jl<S8^0J{nyEk|lipOpfzO)Fn%qHIGD{9ADJS3hIH5x(f9c
zeG`9%LS@H>y5C0;^wD@HbS0;<fGml+<O8IIk49HpwB$*OSrT>0n@pS~QI`y2Te2kT
z5-x27AB`?=j}qEu!bhVMdzWxwMEGcQV*ir&*cky5^<Z>JGL)R1EI>rbLl`~yXk?hZ
zK9S;_0*a*Em3&BfZXpkhB<hlRm;~_A=;Y(VUeOlBa3w1{WRR%2I+OWmtYhic--mZ&
zn5AFAmSsuQB`>fgH3h3JHd$f~s~y13G7@z>%7Tl&h(Fv_Lp=Ir2p~~&9V7Z^<a>^i
zE%*Z;jrPt16(!ls9Em#aNYsl^GJP}-M^2KclectJ29l_gc_iv&mPB2$g3Y|WfF~*#
zl_mGEsyie)5_R&<uE#<P5_QSpOq?ZAm%L2zC-92J*#0H_{f3XmpQ3r;@=OU`-or=Z
zn<fq}X=khNOQjQx9bUo(z~G~CoQaM^oqSLgITCg9mpTAPqE2Q>)FtM!@R6>QEpKH>
zf0q1c*L_TMB<kc7Dr!~<-)JPWB<hkca+IDbe9Mk^o^uHLY&Tv6!0s&xvD=?7KH83G
zQ3)@I$rnp_27^RhvJWfjOrmDip7w|R(DM}j;q1g|!<Qp5M)mqF{x~0v?49%mmKz{Z
z@5RmliTWx#glPH^#)Cxd<Yf9tRtyrglZ(?A^B@8w>SHN`L~TzQAW@HI`T&WVZ$Idx
z@!bL*$b|IntS>;KevC3m)J1&j4ifcUI0*V^beEFKG~Zg%N25FIW~J|=3=*}A-zR+<
z^Mgd))$-3t^DPs7G`jTj()>z9AC2rBlBgeKJV?|(u=XrU^Sq*uMxIJWqUPr@`e@`i
zVkGMKStCf)<*30()K{=bkf`g>Ws&mdV(E640TT6SOM#!7c$BAtBT>JK4hamBi5jHy
z(586w7f8?}^db746Eu*NDt|oRu|&+rX`4%g{5wHmSAWhzJDG9$;IF|VUq<Wdcn}~_
zlOWprYiOMLXuJ$5(snHYiJAf~CNT9w(g2CNf*k@9wPplr<blVdEWS5CVw#V}KeDJr
z9Q?{qHwr9@uTJTs(aG^NUBuBx<H2YhNz_FQe2BzqcAu?Dkf>*3XwqdYDnO#<+cx@W
zbmJIJ@5ciIiJFN?qP~@501`ESCP<>*i*kTO&9_$c(YVE`o|mo!(nsU<*3?Dm=U5&{
z)b509NZ-l&K%#bXOPY6|Nsy?WydnJp%Lj>?PyI%s-irx9qF!bSkf@tkLXbp#DpP<&
z%_59M9cTA|MC}wHQGb_>0EyZuK%%~dDL|rj3XrI|h5>yvIt577UD%EwiMr?v6wg*!
zpZ4)gW}{3_IJwQ2Nuo}IMEy-D(%o4&NYoTKe8;fQK%&0Z<PBaCuj&-6sGS^jnJ1Fu
zzHcN!qJ9C2e!S|?M<WNfAKwJiM<Z)>^}pq3>Wvi{Pz!uCQq@1i%Ye;pOt253iAQ;&
z_Yd*p^UsBy5spXG_*=v|xF-VE0Fa#%JOYrYdF2C%ny<9!qj7%|L85+>U7w8dmFa-9
zq0ISc<m#^jzm4>pGFRd#y$p6QlxakPD3@z9(nsTJqzZ+Sq*>4-<JCwLy8^l-KT;Qh
zR?VBgc$BJm^hW$06yjr?PokcTeB44@leLU5=s~2uAIWAx$>*iA)7cr5yRZQM#63^l
zJIEy>HSgN^{i<vRk7)POdyuXM@^0A6V=Qk<x1S*oiPU|VWSWWB;wa9?KKRSj?O|+a
z{tAxfkq+Vd0O9)BfDjuW8M>~fkzxg<p=~wo6sEAyVZ&jD=7m?qy8i^yaN1FZS33dn
zKf$SX+~&AXtxovV>SR8(x*(rgT^OWFV=nmA>SCW-oyw<Hmju(3THVD_t9Nj!E8}0E
zQB22^WqAy0N0`QPAOR9Jx^26x>TP{E4n;mXzBFf*m^^%987}g*beJ_fySQ)5yXLt9
z{a{OEf5_FuhOi6d2tp&M^X3sMvBL*qxPt-yyg-O{Fwp3Pcn1TgIU(7>z&EgihI9$w
zG7Byt+>Jfr9To0i;CUxRI~d?=1;oTViV^7Rgs?F^*=WQ>JD4hedj%qxQUqpmbY_N_
zCrF`EHg`<(2~4pa4l`XKa<dF@FNJH7g?(p;Dv0k@z)vH%G7lwiF92)uD6c<V{!y&N
zUX)dp=ejVU%ynfznd{Pk(seCggaxXh$lfkQHKg>i>Rh)Un(OwBuG`%hz&j=b_hE<Y
z$!G@yZa~0pXTS-FVZe<}OK@~h8i#2xc4MV8Fw_L(VZe<WN@M=O=H^=n6AsG$*x66$
zOoE#=hh2i8d!4p`@FVQzn2&*Hu_HBsEt6wDzmX*1asp(qBNc&dQ7XS#h(T7jg)!Y2
zvJ403CJ(2#ZEPYEVT;;d{^79&x1juI`~XC}eUarKCbT&Q1^&)#Zmk==@0w+eYnRt~
zJ7{hdwAfto-|>*=3`p^Y^Yi2)FBC70^>2uU27uZI=2ibl8<=nOWEP4Xk%^U-kxT^1
z(YngOPYZ!?1aD`txN~Lqw>(F2Uv`e-K!56z8HF^5n#Z^I^3og=NP{HK<K4S?NsirK
zl6Ufw9G9PDgE6-XB8SeNx`<8Q#cwj1Xl!&WKE&Gcd|oN%qm(XFV`Gf5g~Kme8SAnW
z(v~AnWCL@J{}j1m@%5jWevEmfvyMTjXM#@HlRbH4eLKWGU3R#z8v+~NZKzUt@5f<w
z{QraJIM4_FZ!@5d7`v-cL;f)y6j(81Co&&6V9P;z1LLA?ZDTuL=^9VQ{^S!cYTA~y
zuWYJwyp-y;s(t6|1-2dOD%CFRb3njMTe-ojZmzFyt3w5KO?9o#Yh0EBWr6=~<fngt
zOK6woTtA|(z3N&p@4$5dv88dPabeKg=(>aEG_P3!G{RF;b=$g?-~+5*2GUGZtxuGp
zLsulp4jK4a|8ky`wRU;)+FDjM=YW~}RWC$4T33?3xT2=1sm6Ga2zk|@G=gp^at@EJ
zWkKsQH*M@ltJ^>eBAdsnUS88)gO;yf)=*2PP;)JaltE4&IdL27NcizPU}aq$YBXw4
zZnmvmv$m}c{j!5BwSz2W4vTmGtlU;SmEk5i=p$}$;HH`P%pb{>+64)Xr{jeNAsCyu
zpkjY7UYyv!Ak;0|Bh)jLj`R-o3H1#PaJS}xa)Y<#QSVQD<D1<gyv+}65#8DQstE4f
zgIfgm{9S_z$h74dlPxCqOu%HHN8fR2w2RGUe|P3Z*|ihS<G_o`zg<CkyfyomaFb@S
z9N4hT7al4+T*y}kj6XuSNqD^Q({hu3uJlg`pBBC@d|SxQV10blBbEuxMjbLaUDPiV
zwh1>0&9)rz9g?pW-X?rZ$QPO{=PltdJ`qCZCvf6SA-Q0bYlJPrO+tQ)W&DN0YlLP4
z4n4o#FrEvy5`QmzSJ)R*n)>0wNx~}OLBivNrwcC<@_jk;zb1TN*cVfu`kjSlTMgN4
zseuPeUnjg+Xg1D>=T{@<H(xctS0(>VScn%djORO7;sRl<uvK`B@C@N4LbD-8zPltp
zEPP)0rqFDEk**siJnP|C65=@F4B>oXt*}*itne)1<-%Kphw^I($}^i-V7p|qeT8f`
zufXq0|3l#~g})XSCS5swg(HN!3ug-t6Rr{-DcmAFUwD=9PT>Q>XN0c{KNOk`C)zm(
zpAf8nghvZc75-fKxX_k*M!w2Im+t`KQlZaDYLsj~<dFU=l1~<%E<9KGE#d9LM}$ui
zF}A-JzCgtO8WH6h7YX6_r4P|Q272QnL1#YYfIX!*E)rz(DF@tHdgCHNHlK39Y0{f7
zIh1z@W#|_Rmnwd><Yu99l#req+l}dO$lp%NrNZ7qdmjb;EXn%_?VCUJe6_`VON2{>
zD}_zMb;2Ws#|lpno+>;;c%JY=;T6KGgf|NLjf3_7NO-sK7s7{xFAHB4z9sytknaas
z4wn2e>@DmsEEf(F)(Go_jlve;dZGCOMY(3@06bNCyPiX~W$S=9NpIJ6$iC0FUr7I~
z@Oj~%gnt&sc>P7b0-=3fhulN*PC{Fv8hU<}XZlgXNx~_@Swb#u$8-k@ZJ|5JhfDT3
zMyn+^3pWUl5`IN!+*jo12Q8L+gYb6Y_l0*0e<tK-Q>K4J__Xjj;Y-3l2>&AVIY?pt
zjvzn3*b-C1uEPGpjF2DKn9hE`fO|-uA;jhOV{Ne)seazSeP&zi&UV;icimx!jsE0@
zX>Z#w{KZd3_D*_&Q)mDB=|)1sFvpD>)A1hF-*_G5#_L=_?eV<66W30E^W!R^z)y}x
z<aXIW7|&v!kV_A+>nhtd54)cSL2p>f-IFoQ&5x@MgsESQug(WzuKAmvj`y*_dV35(
z8<39mvOXRMk@vTL9t6E>@bxIefHpsl*XLk)3x~Vk0G5ZJlWcj%A?)Wt(0c&o@wdX?
z{J70f1j}0<D38A}e*4Zr*w2HY_cY3*e?))t<M?|JEUz8q@%Y$2{*3wMU4k(4jKR+B
zv0nJT;}14u#&Q3S&`);+zMb>8$>02RcR<0gzrBoflYIfmdb!<#J=ngZ0>_I(%C_&P
z2;=Zt0JdcYd^-E;IY`InKOD}-+E*Wi`G={H-Tb!mc{0$g-YIAwpIQ9PPZxL~n*{Uf
z%-CHgjvF&!w{a84WHR`V&HWuaX3WHi6Em5yV<%0VVERw?<uzf1)z-<rIx+N?zOnPy
z-EektkF8gspU$f4=sozk&9Hjz+Y&0f<X~Dg_w+XJy7)=z4r>Vqbo-m`{FX>S*VS}S
zwnWEACv?o{w$%&7J@VA15sy5xsqCSbHjQ`<=%;%1p()<dS&_2Xg*_|FkmDGuwTHKP
z!cgQWdpb0&Z;Myab89FNGYBz#pFXT5R8g=s4E=#K$4)QwHjnG~<mN&9&N#2-jqh(7
z@m<t$9qPIic=1c9?<F3?69_Ti3$UDa#}uk~=Aqxcv}xxTp4l|$yq4d<2UXC1`W19r
z@h-TU@aCxV7XCekHD^CfYgJhKb_0aJ!I-T5^Z-m%*iXO6n58HsXFqLxRT_)s?5BUi
z#L3wHEFqboDOS#YdL}Z5@4<xe?Wc<wE&J(LkTK7G`g=^6wV(bQ3JfQZCf|NKg33c-
zJ`4Hw)4Xr<?Wbv>wXOX$&H8-%X+HgZvi<baXiC6-`X)3xXg~cU7AX7aQiiv&pZ+y+
zIQ!`%5bxVhKaZwn?Wg&?{E_z4bnO(dpPpi3)_$6g<o~Gs^ld02Yd^i21?23f-@xGp
z?57`~n6saLk%@Em)AYa<u%E7B({lFHS21tSewsIL0sCp%=?Cqnd5y~1Pn+Fn&VKq$
zmK?C3ejh_0w4df;93N{x-3tZe?5C~2bN18cvSm5@>BrcToc**l?9<y%Z)Vec`{~6z
z$ejIjjLqD}etI^l{|xrid^r`cpC(`ZqwS~XF>%g*`bmm8`)NK`1?;EIs4!<gO=fSv
zetHNi`i%C|BmpOL_S57lf3*GdbsY4Z{d5yYDQ7=Dov}Il>F-m_*-!HhCSX6k7c2Tq
z_S0M*CSX6kisc6Er+J4Tw4c6*@d5kk^{hBxKYb<-B49tgmU6&;nk?<0{q&DHn*#RJ
zBUxX-e)<Z^0sCn_2?p(_`?LIj{WRai1?{KlQ7mXbeKxx>U_Z?_TS5D2t_~2ipXPa$
zXFr`_fkFG}*I8rGe)^j%GH5?Nk!5_o?WgHnIcq<C0uCT&KW*2Nfc^B-Jeq+0^gwpV
zN7+yF0Xt_ueGmsfU_VU;N6>zH1$*w(*-sB-Q33mDGg=SWPfz0k1?;Ddl@qX^<`Zks
zetI#>3)oMO<2(=8Pe07^0`}84vZ(?4>A_4Nu%Eu1y%e;cp2P$}`{~12LePGCGgAcZ
zr{7_nLHp@TsR-InpTMIC+E4$ODT4OX&oRZn$bOn{QG)i<o7iWc&3>9!ovi)ziR`P7
zw4bg=E&nR}>34bc$k|VGiIF_}X?`bw{d5tk9Pm{%v6KBYDRrAN8_}g+2D=x^*oz)-
zr|Y2#*iUmw3phaR)`2w6e%cnFlSOsD{d61B`u5YkP(3$iKRq0^1?;CYh$uUioiVwD
z_R|xQnBPgtUcn#PPq!n;cWh;JA}{;tJ0bHsN%`YwWWav<F(z^L)4L$1JNChiY>cy?
zegN{%uzN#j;l0Ct+WA?c6>(P>TGR5^TrAPhx?A^9q@*a8OVPcjHw=&SJ$i<Q74O@f
zd3we?I^F7(O$ifW>eDjXHj81F)!R}OIm2S6=p!p{W#}s-af$tc`C-Dz8kuV+xrVZG
z_bi@@)(nWEm3tHw!TVRP^nt@+{oEgKT{0HHtDHfjLVFhb7SY3syN0@jJ~#H$JU?JF
z&9{dB=1ip_A&P&snUMX%*Y&WUCg6nup7`5C9SrayZ^qONR5>Bi!NB28h;}egiyijU
zgbhv~>R{kFCqz3KI1xJ%odGz@g7XO1Vuwv{sDpufoe=I|fOn{fiFEMW=!+(_M>-gI
z)d}Ga2L56K3SfYrNs%XPX0_}LD*zGOY!5&KqiX`och=Ypu?R#ESb&RwK5yeIB>0yi
z_=)oTOXcjcbJp3^p}^qgx_yD)?Zx=~x}e4EvCDJ)AJm3B{DBB+b0ZSe=7y#aZZA+Q
z3NP#67;!Jm)nz&kS1@;O0E61xNCwNy4e5g1khTSfv@JNKZMh*0mYo~hpf)(jC^9$5
zDAFGzm|I8qOOo4yX4@eSXvnNPTz?<L_Fjn{j>8C7VUKugLmdp<<@5wj!kD*~uA2P$
zNQ-Swy7ycv0!r~yF&JlU-a!O5Px%?_ft~q@?mQinYjoJXF6Equ11Zi!CP9!jaO;m9
ziLgcOFaIz}a0|-x@EkF(Pdf~|TWgv!w3KVh4Bs$$;?7G}tXZ3BZ*FdE%iy(Trmm^B
z4t_nBFPUr$;#V9o0gKnKYHnSEb;g%qIs7F^RI#RcP2GRruzS+y&aS&(8BDq1RHQVr
zE<>Z}Lf<Ibx8v?n598x$X5oBNA*`KybnhMw#WL~8Tkz{JW>jns+Hp^%A@?9lbYfnj
zw*!fgWQ8R;Auq|F^OLNCA$CEejs-?~IQ#J}dFkH_q+gFzbCtooiwqnU@M#gW>Hbrm
zP4~&pGTho8D_XpLgYJ*X5{s|wWX=5viDk;YEVFN<_iS3mk5&FI(;>*VJ7&WE@P$FX
zO4e?2LvssPkl$g_{r`hgiybE2GJST=0L-0-xypc5adrLLHOtJIO3;^pvq>HU18X{k
zFnf3y9m4@gb1m5cjm<Q^u5Met65gL+yNu!y=xo{i|BuD?=iWq{41oWzCyRf;exJX<
z)hp`SVZL5R&mypSU%uRv<BQ-&P|m6Uh8K(@CUJ`IaD~yya}jToi?IjoyLn6PZ@hKR
zv+qX4^j+}hb7I$B>NnId_Xt4o^JvG7H!OS_vPYE8cHBINV8)$yw#1Q^Yg2NJ=sSXT
z2SnOw5c?4E@?{7SiAG32S-7WgmT<n%?6;AhZz)(#qmW;RC~p!TFZ`<T0^vo%YlOE6
ze=ejg1k2$Q8}W7F+d_5%^?U#%n*BD=?6-jnr8oO+$Y#F{H2ZBJ-%B!|+4}*_ej8|Z
ze!#~RZ}!`e&3+qb_S-<S-v*lfHqh+1fo8uAH2ZC!*>3~QejCVd8m!msw}Jd>MA_`O
zfo8uAH2ZC!*>3~Qej8}^+d#8_1DgFd(CoK?X1@(I`)%MwcwA-qX1@)5O|sc<LpJ+u
zpxJK&&3+rmFZj%7_S-<S-v*lfHqh+1fo8uAH2ZC!*>3~Qej8}^+d#A52Acgguomxo
zS$?bV7~vVhON2KF?-D*Nd|vpbFpP=L@@TU_EEA3s&JfNQ)(TsNX1|SmX1@(I`)#1v
zZv)MK8))|1K(pTln*BD=?6-ktzYR3|ZJ^n21I>OLScr3x?dvNXA>3U!TX>jomGDU6
z7UB8AtAu91jdIO?8))|1K(pTln*BD=?6-ktzYQD*BPq7W?6-ktzYR3|ZJ^n21I>OL
zScx~qOmFtvz@?JSejBpcZv)MK8))|1K(pTln*BD=?6-ktzYR3|ZJ^n21Gj6xjkcQo
zHsZ~G8?xDN1I>OLdb8h#Z1&qgv)_i^?6)DC{Wj3-x1l%tZOCT74K(|0=*@l`X!hIC
zoBcM>?6;ve`)$Z(zYR3|ZRoj$F(>&;LbU5HkiRpO?K%qFNAkbhUfZs>sE=>NSpStm
zyY521QSz<A9|-Rf-Y@*6@PCAMT}J-jO8&j@O(EYWvc3<65nfLr+w~e)D!Gr)_Zcx!
zGM8Rt`su>Ggyu5{`UR2?6CN()cPQrDAhhc}<YOiCn-t@JD7;sApO7|5jDJqZb&V+h
zMVRFE8ZvFHh-97-xm*`<oY40HQ6-s{D2!hsTq<l8`aU3zm%K%Iy6|k_H-(o7uNGb>
zyiI7oE2!^5$^44U`e|lFd|CJ>;h%*c2z|S3exPG|E@(uYDCBB$l+CvhkgMHMo-3R$
zJXH7vVS~{35z#JrgV1~<p&VPC5O}KeX9&*|UMRd$c#ZHT;cY^GOk}&Z3ZD=@CB)?)
z25`Ca6QZT}&tIA+Fn<r~OYoIU@!qJmjZN(}wLrMrGi>lfG!OSi84-6>ZCjhS&AQ!_
z{@0s}d;QQ4I3@DzwjpLWbenC1@R#Y(-L_2-`oK7D|BStOZ@&<f!*Sy_6MH~y4(PXM
zFV6d0T)w?Z?A)T6?c0m<Ivp%8fonbQ0sYO7tLc<(3cg{#;vak<?h6P9>un!`dn%;k
zeK~&8?Kp@uO!mu0&>MmWfD8lL{5al!2g@70vzyZ_4?oe_@{UE=&x4@17s?Ah1Nm{h
ze-D;7Ay6KF)7Z~!-`UvxJP3LRp}dek2!XiM5e}9&3*|9C+lSLCTi(S8v%E3bxgDJL
zyz_XHYGWLC{(c41{qZC0#cx+SfNc!}a%EHDH}z(OgYBCWINokb$M)Wf9mB+7vF%)x
zH_{h?Y!f$PV0w6WBV7i{UeNOyjP<hLS!ZB+crOk_I_Uh(FOPYG>6V~<kNb&$e!ASl
zU;X%TpJqMoF}sd&7UZ97FWw(>6kFC_ybrF1@7z4M>e;G8s`je7pz4C;b2lGTRnq_T
zDz3#n5N=s|cmuuR4P*O%_}33U%q(qCXz9``6}o8Y%L;||d~Rv!uB8*a(Z9ob+WkW3
zb3N_Bi>vxq_Sw3iYHa`B4J>27s?gNlOTCd@Ot(n7MN2~?<EA-Rnsb-t*2#Y7`)}|b
z)tVj+bpVUIV?rHhiu^y}Xw-f`Lh+l>pW#sQVRU&o9DCg$ks?H6H06n`M}gr3`c$KU
za5O<nyl^sh1#=}6CqgOnY{cDzxX29{@5q=Q3z$3^JsJf?=HXAYtk1<z#iHNB-#GpC
zg(Ba9J~pys4m6QpKoe`VaAFbkajaVXMMNZ{u`42c6fT&})K?bY!!Up2W8dyhy;n%9
zuPEA6#PktZ)x|C?7zsIbDa*V((GE41qD;}$J9bs<VH2ZXgl31at0T-BIgtfk*N^9T
zNi-In106brW_Vo~j_{!_(aSoa^gN{Pofw_uja2FlBuR|zZZ}nK)#}7J)fi2k%E)m=
zt^vu^G02!0*Tad$sjslias8ZF+O>Lvml$8Pl{J_5Ku0Y{sBjVfJcr$m4d>C1P{iQG
zBv@yn?h6r-*sZ`nzTdF6-6cj-4={F$#AJ%Dc@k447N_{soR}uDG{u{f#2ylRq_(hW
zdrIt`dWW%<68ooq&DiM@GhR1(3rmI)vy(qzt5)$S_bX(Wy^bFB5_1YDa*fke5i`%V
z1LLaIDbfWK2TDFJ>=n*JY2?`1A!F5QE&zL4DDj0PjUZirAKr~&mVN+_xjOE;Ae!Pm
zW}>Em*2P%RHN}P{Y6q~hY}M*mlm!>=ifHbtAr_qi0jpMrQCKpuHn|dFinq&&bzK=|
zMZ7X5*83G<csT1y2O&p8;^yS@K(1PyxTTviaMkL>t^Q2tTD{&&+$JfR3bUEF7wmx|
zu!Jqliy+=1(XCpYxU=gttGP5)&4zqWd3&dRPw^+#OIWo!bv=u^XQwY?bi?JDR1=H(
z=}y;}I5>4DyXU^tLnaPSz01D8zkurphs)in)rkjHkz2Jo@k<?mTeUi|RrO9y{fPBG
z()CTtTbcSPi+Z#xZz#j%Zq@3<6Dn#}inNWylgc|MHIw2~h2OE`otNTE(ZsXeLMQ^u
zDW|I0=I4tiqk?exq7>iHBwj4x8H`n{Q(ROz@mo!{<uHNZSTk!+`@`ANvx<MH$G8+D
zstcofor8jgM-xlKN%l^fws;9xUF&p7cV(lnYV~qEglPI%C--o2GR@}^#1C+Cae6lM
z!|K}QFHL7qT>@6u7vhHvXKb2Fu_mx;wTmBPt3oGWb$z47Pe@<F1A*1Gi=Uic!t}7Z
zzQ^LHrpfC}VAX1ODXC1~!unx#?b6RmH{c)>Shd>4?~}fR>9K0{{g!`D`gcqZt815j
zUYb1G1XitP=Wx~P=a?R=R-3P&@<q0=assPX^Hj1`t20aht81PkwrchF(TfRKT|a{w
zY}M*Nu?euc9*8cBaMkL^sesk>?=1yZt&T-`D!4(q0=*s>Boo;<B;qq|EP4VG^a%03
zg%dQ8lq!EbZ?HtnXUkq^2OasJK$KnmIScJ%#^r<OWj9|&>&Qb$VAbko99{3Ta74w4
z@=)?{q)6Mf8&=m8aE_<R%uT@R+Vx;GUBIlcy4H+9jXdyJl*RYv<55Xs&rtH)EQ<V^
z1gx$puqcv|5?Hm`$?-HD&L&`Wy%%zE)#^e9ZbxD@yU*6d=5XTgxbI4DU{Y9J^Vf_;
z{e?xr>e`KCG|ekl0#?^d%vGyjVR~3y^JjvqR$t6<$EwxtDE3K@V}4j&H(7b}(tMCf
z!0LLHHFZ&X8slMg?M}FcH2Eb7SY120C4D#RgVnW@H>7Emoq*MK%Eo+iD7`Zi!0LJ@
zQ()EVK}-RwYqlU#eo-jRR{;rFU9$*VwVE9C1gx%|0;^W<#}u%-b_%RoJr;Qru)1~%
ztXf@31+1=}0;^X4mes=Q+ST$v$Sa(KQrRl&(>_jSqfAaXxx$yZYIOpuRxg4gO&0|T
ztXfTheSQ^>09MxxCU5Wxc~z%iMeXDja&UMeN$&eb0;^W@O3;s2odi~`=HT}G1<Qfe
zHEVVCf5*?%+l%uJPAC?os(*-=0XqdS!EQ%57UhZFKg5&IKNq+xb}ULKxP_d9To2zG
zfYqgc%xYnE&GQ4RR&%xL1Xit1n1~xOKEVx`3Mm%i0|(6d<8+!ka1~UWGQAP&W%vdu
zl-Y!mP~iE9fGvIb0Hg|q5|2SFI4{(7XC&-$D0H!?`&*Cjpb(vxgyzIifM@I95<_Kt
z#UI+g#}P<U2?d`X%8D5?w>vZ6hv41Rjb^$7dT?cIzAbx)x}_{}UbkZqehs=8u$MRC
zPiTHIb<>fB*`Vke8dB1|C{og|<e+%h(ELy-CUAJLS5&kIl$dZ@0oqK7ai^#loINpr
zwdlCNT67|RwdiF2YS9HU1Xf9f{%X-h{%X<1`Kv{zg6U~^T;f)X?&21!-mz$OW&E5O
zm=9%n%R_6)Xc<>qUx%HJqiv5j{#ws`tVFms@iG@44$zh}Q&tGG2bE!moic&*5muYg
z4hAMVA=$w|r4x!f7?|sX(hdfeV25#LEnv9?4<l^A9`TNhn#uAOCnP%<IM)fqd>ZpN
z-u_`@6JRDxU@BN@5_lYO@2$w6Lpula1P=k{quY>FrOan3+__NlkzW6`SQMEekBkc{
zJ5_n^Py@=`AqSMXLk}oj7aW#f4Mp~fzaBHIu7&Kn=g?gDU}<Fblk1+1!S30Z*F8vs
zM^XN@_a#`on6FJ-af=D{*r6r3j$7<^98Ikk1iK9hZPeLc2=_)7b_;S7W?S$O!W`@o
zZ+)nP0XN8p@F-fb!{nS`KQuIJXW)3JC-8t`h=q|agKP_pbOE;Y$6t3eQE76QNMCW8
z9{}?Gbi^BszyGk=?T(d`|LX>}d>3UaCs!}8tFPgrr|lbC>e@y%a1J=juyzQzouDn5
z3uTi)3)?YdgdURx%XzL*;-;GR1}O2H$k$$y;+QSq1CTO?DYF&#5|QqaObDy?Myf+F
zsvT61^^vPHu&0d-nhMieXHXl9e<9Wf7OSb*u=_0gm|)TVv6L+{91mq+5Zj9NlwqFR
z%{R}D6lT{fW+53CSX8boIoniMLD1k7%M}NeG)xW0ah_H$Z)>h@z>2Y0CA4i>4c7{7
zTX`h@`m4wW7JGGTe|B2Rbp5h6TiUcu27WVlUvf}eU2EHtWsNmWHLYXDE~#&BT|Iuu
z%>5VayP$ekhf8KHn73qJYxAnQW$kTC_MSQOqt>Y1d+tG*nPVq?*2N(+6-~=p)=pd2
z+=`DT6-{Fxw>PY9ss+NVu%^8NOMXvlYp!pHqNa6O!!!)^x`}NSO__=n%h%Vm)>n+n
zR2(oqQ&GRBxdPu`RxU%9#+5Z~E7z=ml7@@zE1TC;wBa~_ZP2lkvN8<fYU^Epw(Q#G
z)i$o4$(3W>YN&N))Tm`*W$oKki_ToXOnsSMUN_&4kt?y*EzdYp%C%;#=GLO6S!F}>
zS}wlI6<eFvRC8U|>YCOSfd!ST+g3ELtqZK~THjd1_?2zd%Qj$bR~b_J%eT7qYteE$
zjFwqg>DFIVcG<ditK44~xT%&?0TaS+K8~ibZjCS1uW=2r<(;e7VrAL!<JbjmVcD#i
zC+ar?y%{T4*y6LD)~ao-tHHXl*|m+$>@a^>W4Ac1En&-pX<myu&{VX<9dv$bw-oOh
zGb?Rtz(mR9$7k(O*-R{UYe$^7a<Xd+`rPbOwbJf-w4DdX3l42q(Z%Dk%kO3v$<14%
zcMZPlVbshvwi%|ZGWiS|xuU00s7>AA%ERlI1r`_1Hs8$;TVc0>HjitX11tPmHEzLX
z89X|}TCMzyp=_tABqysDhL*}*8L)6KK0;PEVR7N?_^w<78_ShzFgmu_FU@na%NnCm
zEp^LQ)~~Ev?oa-eYwDYkMDt%uOv6!)EkJEoVN8uWE)rbr7Q(jEX0;cXICXXC+u-WM
z^(cmIc1IhqHKu8BldaF}8qRO2&8w>$Yq)T8H9Y6wjL2DE(l#`^kaN&#H1G3AuJP+|
zy~F9hy#<kLIRO^f71cjfw;-}x0og9I{-WDBd)J#$w4I>pn(A!fYno~rQ5w2;;)EJE
z4|CSjYiwR>S!J6b?&RWZTG_UohiRjdTY_08)U8}9ys0*D)%o;hweEM<%~&?v!<BsZ
z%y3?`7aC6om;TIjaCP<)S0{sO{<6BZw&vEh%;bu3W5!O-(sn-k0>H)iAr9Jy2A)Rj
z#(sK9?_=Y~#l8|fK5|0%)X?4~!%r+csbEX;WIWAJ{~Xzh@*7-k%iXt97s-AJcPS$F
zbu*VbVqf}#GK?+*Tf}`6$Z8_yr8q01{QTM@9zL`Nwur4ll~Y9UWwl36v~P`rAoIST
z_tl+jN8Ln$@o06m8Rk~k<75n2k|G{HRFJO_&ETsN;_kv(!d1efg{KL5NA{1{pz`sI
zHfH06tcUV+;XXpMoq~R$<XYiMVT+LMVg6%<rwh*!UMaj*c!%&_;nTvGg(c`jmS;9g
zzzWIq6-K?;C;<<ZTqmS!ImUlY_)Xz=gufBKF8sUDY>kkwAD@1JBZRvN_Ys<{3gYV}
zn@tg9d_S^$X9_PB-Y9%j_`J|;f{>5*<E*cX(AHXnyr1O5ge}5v34L4BM<u@?d{apK
z0G3-S94K5YTqWe{3{3ZR;T6K0g?9_-nUd*Jcn~1=7mgJ21t0ZugiC~t!lQ(z2)`k`
zM)*D91Hz|;uL|E67Gt7Y{lbyLX~Ma}YGI48JKs5@eHq~>;U2=d!qvi!!jpvO3GWs@
zDtuA+wlJD>_4E)97ETb(5-t=j7p@f^FZ{ajO5yFo`-D#kUlmTq8(ALTKEh*#rwPpq
zBI4hZTu|uJ_Z1EljuY~wA<NrCI7_&n@G#*<;g^XRBeO*Xo<tdSeNFM_Oa7+tQt7Xi
ze1q^->F<(!uke29AD8^3(AFMCJ71Cfx)5hpo{brQAK5;>up{z)4AI_^04pWW67DCo
z>mTA5N#+Y0=BpE~6!J9<_3MP2gvScE2u~IAdq2~kC%i;>h44Dzjl%nc4+<X>{z~|q
z@I|3-``LrnH`LQlI8bOd{Lqh+JX5&0ke~mVZ;6mEz$qUgJVtoD&}{t?f1c!T3+=iK
zy%~D|Z<GGV!h3`d3Lh4}Cgg`d*87g|ePM*xQRoxG5@9!CAK^~I>B7B)bA<DRz767H
z$;*We!e(Kc@JQj&!V`oi3(pXqBfMC6xe%A7kF|*$uXMb>_{=tut#yr^?IL-TF^c--
zb+v0(;7J9~9}3sh*0$EI3&!$BJCL{ruR~VU!PYXDe_KuC$~AR<iFm;9MlEY@YQo#3
zV6J+Q+L37b{QXDOwBv<B?b>z}`>D5nNQr5Xy&Ig+DJQzlwn6yIbofcMt#dlYaT|sm
zm(fp5$9uBQ^<D;@zu_m+Hr`v|(&ts0gx?%oWF{m0|JXYd_^7J0|KB@vXUQ@{fWQO@
zFeG79Kz0zLhAjmIL>56sLJ|T*NeBrD;zAU0uNAfK8h5Q)wN~7>x>v1&;!;J6h^6|f
z^{=+IR_p)wd(LxaZUQ3Ox0SvhZa#N@=Q;a1cbR+deD9O?Seb__+Z%_~_5nfXb*!J`
z{ACxLHU<&?`evcN9PIn7kNc6WkJo6n41&({xcvPeUxW?LZ;|gFoIlsuN%N&uAnb2<
zVK>LQ3i;SB<88akd}R=H7U3kDWIz|&?h@Gk`l3bVe9ZcIrEcpx9bsDrLFa7L$Md#b
zY}zS^@Yk2;s}Dm;)psevwhZgI9F_fj2jjgEY5w|pp+0UW_78|@sy?2hSzmvwTz-z*
z1iEmv3)8s%O4a7u(qYH`b|2P!5Lsq*bev*qKshg5c+KqZUw_|t(S=n1o<kV>d>urV
z3s4{TNxRs&p!%l4c@+8jBN901PWj1CZ~*ROD}&nlaJ!N^hL~J}{=Lb7E;ipjg9qYi
zW_q#yc8Bb1J?$D=GUab~;DG+aCHr^tlV|TOjfKpy-V5LJ3Fnh_Z-bqjSvt9N^SZN2
ze|pCy(Njv#EzLYXYweWvbMSK4*l~YLWUS3!=v=Th;a=ce?p|?ShZ9C#UHVSq7o!5}
zKTM1%xw>?GY3sR%Eex#vZ6df9PG)zQ<B++REcB2gwAQ;kw8I>0=l*_S7&#(q!<R=S
z2itI^jf_h+&UN9*G-qJWAgA{|8?r9z<X%4J;xWN)nU{4a8L)nC>Fm<L!uJv{C)#v4
zdSs6CYT`=tuKl<-6SGQ2m%97r&2@TrL9S5?o9BpY4iKEZ<LfI+FIkxBJeRmG@5qsb
z&X&Z@s3UaH2Z?DVqe{=88@nUTbbj&>o+qpd;=;-7BcA&yrZ$^56sIA;6PkYkli3y-
z18(>QoSJ|zPNf7wvyeX!h`a+Uco+)61+QF7d7%YJ3G&BwxZph+Dd0E>N(RG>Uyvtv
zl+h3wtu*M#!y>pBa>3v3M24ThP6b!HWelHy_Pyb4<x(u_y^Mmvk*Eu9cX{;`^48-s
zJQ{`FU?vV%xZPz>g1nT1+g*kug-E5_-Lqjtz3>e|-hXEB1r4~}{TPuMC!t2T-DSK%
ze)=Mm#ry<7!`EiafE{}cA8@<72GO88Vo#xGaJ%~tF#&+m^%~snvS_e?;oCd$BtQUk
z8R9T|ygzKkaBwx!;dYlZl=A^T=ysQHO2+s)3f%6>TayL=jSkcnz1VB$Cfx3t4n$+i
z#LP8jcI-eF9oWg30)R#bW&NEk3jq34gfdUU2N6jb8`}N?RnYD3m57U-%?kF-u;Y6V
zdEs`~m|pC6H1|_88v83V7ps{aqjw*;-POipm$7RHsF@qPlVuN7GcR@-%a*7K0F-4%
zstEv;r)6=w`yqSvR0!5VnGAE*2hyCFK~n(G&uLGVfe8RAZdDIan*eAH+Wrc;Wyk<P
zr=V-%c6S__HS;~E4a2PcW@LohT{8?X_7;0mo+0n%005PaRdnHGDFDifGv}Z%S8V~T
zEerslC$MX9yUSN_1f_)AU3nb`4SmhD<+dU0#{z&3Lv?h!ORALsX!PzjT7Up(^d7q>
z5CDzdt5!5NmEBAOpnSClZg&qrY@pBppwS0f&qr*aFef&inIF`$d9f`tAD3Ao0Lm*i
zxZS-OhY|tM@!XD2cYa08qF6N)Zg;;FvsX+!%|4gWj<?AQfJR@?h7152eNhKs0MO`q
zZMQhq$f{m$-AT%p#9Gtb*m`d<4FDQ_O{*Fcd!OBSL(5K#9gb;&+uc`XfKy_}G4<^>
zJcAGb{hH>M>~d^(0-#56L|fxLf(d}~nF8GIu930?KpA4ucJjf!rQKqFFdo}w2$EVc
zsr?)HFm87_JBdmp)9o(vVb@8F=d1$&{izJWOZ<-M3j(>ujwTkfVE~}U&Q9>Afo^wA
z`J6-rZ2+K8;c9>YXc6-R05$3T6Az<#y4~F*>4Ot|s6@BBCVhC~HrfC{KbG|3#Df?F
z-R_!GNlAi-J>Bk_{9_V)!HsTrP5QV*1Iq&dl^0eECnjFxGy(uM`KKf%uzdiaoE!q6
z&oUhV=+)BRtOSoMy4~fWBmgM=n$ztrj}ZYtc^yHwyJ1`o3jlf<s{{Z#4pSxoXdUYS
z0NO@!;4x9i<Dp<S(u<f7-$oLXokOPM(Wj7i2QuWkTM)w?)R&b}c6+`lnOKgyZ8{Um
zJBSeAlY5~Y%nE?+XKj3sjN!Ba0KFK4$vXv|6SupkAxA>a-2gyoaF57GD&6j~u|T1h
z7{KuZ0M$JLEpp)C#qpWvqF!;k`x2`X=ivZAX|SpjSQG%LvBN@j((Ue8sagThEy%3h
z?yx=z0JH}-O(KB-)9o(5%~;j7>=gh|vmLzzABxiLE;ADV{WZ4%08s8P1VH(^1>NqN
zQH)DWV|@TXdrN&&61+B}+uie}tFsbYSswsUbHFW3+`;w$fEv3lf%lEX?XIy`B>uqm
z0Dulf`#hs3cx6quyQLBV0Q6|q005Ld5CHU8<^TZ7Dg*${WFG;5ng{@(yz`;kT@wKS
zl&?S1?XHOc0Qxd>001=+06;%y4gjF06#}5kP(6Dka|!^IHajIY08rY8TAKi96aeT+
zh)8^i6uRA|!8sR~+W<h<iVXmiXLTA<6#!6f93Dt&cl;y@0Q4zDbmCcuZg;tHJ3Yp^
z0szWZP5ZCfLI6PLV9NjiWmLY)(}3*V*ul0S9P)Ue=es=k?6HuIaLD7+!%Xgj1u&%p
z;5GRuoo;t|<^upK{(b>~_7@Yc`}_gv;6Q_Dvdfu>G#qFKIM9`-rR(+R=&Iyd7^RcM
z>bOZFxv2MEMA7Z;WaI(|N+<e(pSf+%N1j%Eya?76F&DUPZ$V7RV^qky5TD&#xuY6l
zpwMD8&&B<pEcCkqwYWoD^ReT>h};)z!5Y-#4wE|n1p95q9l+iXZ+#Q;jY9={VJ+Z0
zhVH)N_m>w?#M}$v`qhEkT{2g-u;*YcVnag_A&Wa9aVYHWU*h8pq`r#P>A@_#;FOQ~
zP<Kk=1e=Y!D2Z^BZ6&kuLvD)?O<ZTQ@!b)At(t6?GaEl{!0OIUJZG~Vg)9r1ttT7Z
zh=4r&beAQhPp2d4WF|Yk=%PMwWuS}8sSNgB;RKoj8J8i93iqI{_*(xz=-+n-uxn9g
zcR<^z?!BY3W`t*D9hNmyd>MBSIRn}%4%;J@gARn#d3vVeZAt7^{ot6`xFn{#<RtdN
z-k@&jVp-f5bML~!qr$?q*(RJz%`xF3Dv#u#bHeKgrk6kpNHqah4)+3NP}a7G1gBBP
zVTHd{uZe-9j1g^OfG1U?WH&Kzr!jJx7`PWJpv@;BeD>}-vnd~94LZkr;!rhP`gMF%
ze7f>Xft2mIQWW6Q1}o58$|eaOLCHfQu%47Y5<G&!@$T4#FN$D6vVRfNjCLx8r=Sb~
z!pA%L4IpD_@|2U6iUO3&2%cMfk<lhb@J!;1%x+=?=ffA7o*-W{oG6}TTxS-=Ow<Z9
zQJ*40=AVJTih&dc%oMILQy9lckS*H80Ous=AcX-lxhuAx+$8G2R-$m$0?yhg2sU51
ze;`*!#F|+;gmN2JWS>ZV6e~6khww)er0_c-h#x+h7>Ke8=MW0}9Kt^v1AWUN`{t)_
zky$oD2{i0XKi`{izQ^zwteMUU&R?Uw{}S$9kfL=FE!(F8YV$KZA8VGg_KsCMD!@&3
zimw2}r<(%z?w|lS;x)eP2>KRouPs=^&eZe0Y3F;~Fdjx_ZEk@cVw=&}qWK5}#PDpC
zYz1p15$J)Hdmu+|7u%j~$JTGtsrK8OVR<m*bVpO)n@=`4&-mKPMa$+@IeTd3{}in(
zc#A<J%a#lpU;t$wNQ`Z{9j=Uv5yM}SK*k<Lc+7-SxH4i>xH2xlEUt{`9RkYx!mV!G
zP%uG0c_sMd(?KV%1Wi23qRDX0+b6i$D^B)<e_uG?z3DhN)DxsKUcC&2x`cxpJs`{N
zLWPLxn+)~o7Aoi$>LZzBk~b6{+${eKJIQ|=>Ta3;nVsanYX|usGx__XKejXIcvkS?
z;{ZeFqxzyyRv52FWdtkw!9OwJ=>mbL#m#XB;!&_?FXWqGx}7w`{DlYC!@gnm3!zw_
zWD<49f-j>VSw*(`jBs!%$1&7YP`u*`LIuUm%7?-O$!DiaCPRtuQ53*-5|GpO{(+lA
zzRgI`GGY6C+-eF96|gpiCMy7pUqqG2HTWc`K!HF>+m-`}Y)13`K+K!_fBKk^on81`
z3vLP<T)BAh(beEFl>q*)XTZr|8n9DQ;WWa^Bqg>D<f?41K){4n{dB7W!j{ZWG0<r`
zy!i%hMk!m2SMXY;d@Yfx@U7*z)5w42qUyS`B|`_5EnUoWn1elJ=wJZ0HYd9Y_T7;z
zfcsz?rZ~+4TTr+K8g7|eV(|c{o4-TQj4Sq0y#I|JgHs5!nd~&qn?|ggQQ(|I1MK?H
zVaso);cy<TvMF|j)=eLA_!cTtLcMHxef3ftWr~>__MImNA?Kw}w9KmnhS4`KfEd2M
zY{8<%72x6hJE&~`s&c-6pjfwIom-H{N-2XOU!EfK@p_FRzteEDedho>o^a^@asR^G
zI}FBT2xsjFv}@9vR9~&YSGbQZZ^l-q(0F|rg7cbsmBT>qJ9-IWxAP19<B;CC@xZn4
zx3S*5UT)?Kcx=4r^o%p2XGYEnkHT-9Blkw(-NY|&8(!3>7Ek<C4M+dYf{QudvOD?-
z&O`s$UCw!m^=@{W0qk8guf;Vm@27AFgD0unj%2&YO;FpZ0uyoQC%8KmAWI*OAEY`$
zb)+hvX0ZGu)gx5rs@AIV2Rr6FN%d!{7pPvPdaLUFs*k8{P<>7HUDZFU;*CHv9@Sy0
zrK*RjR;aE}6_ybFI!EoxRPR-NT9rOO*#Au40YVe1JyeIN@^=@ePgCX3Wwe*5Hmd$i
zwMq4tst>9@uewR~Yt<~=p|HM=s&qp^d${TXRk}7}{AyM4s|b6&+Waw_>HI;QnvGqa
z+DUaU)qPdRsh*;GzUr@3A64bgajfTU)sIxaQXPt0CZ>;7ouOK#x=eMA>d#fLS6!$2
zr0OfG@2UPpmHs@~PCM1^szX%y`#aNTsLogAPaurvzgwl!HyyQ@KN~^EtIkwipt@XD
z`~)N4HEQ3f`k3lRs$Z+dqNd)?s(n@WSDmDKq-u@o393I;y;Ajd)kjq~sBTgHOx43V
zfa7VWTCTc8^;T6n<zT+oR15J)p0=>s(9vqstp?-8Z!ok%Z2&(KU#q%Q^*GftRWDb)
zTlHZowxzJxP+_qVw_elVq+%5Y8@g5F|E%$!sfr(A^e2dCzsw&|6+gm=PpI8VHAzMM
z-fHioD*l7f5Ah$2^W!9qKSWjh2P1thZRkAJrJBA%^<<4dP4z6*%QU@7^%oj{o9dma
zk7@c-s_QlW6)O7mj>f;I`XLqL;lh65Fcd{rQF+FVcz&NSU7n{wi`4F=${(zlK27y-
z)j6tFs@1CXs>i6VQeCZjw(7a6m#AK$dY$S`s<*5DTJ=HIM^%5TN}PfH{FCa3s-LO;
zP4%Cu0iM^9KSMR9YT0!@7i2nrh@(zaou)cdb-wCRs>i9)y9~>nt9pUz^{SRtzhCW#
zRez_tLG^XjO{%1xSnvC)pQ`><^&3^os%P{21Nn1QTQchMJ%)7t%+7rLk&!xDb%N?-
zRsP_}bo!p79;-?Yjy8YSq@JOAuIdG<WUH7i-+$1X)V@{q*Q)oZKBh{Vjpg`rCiQLA
z4^%%^<?onGkE_b}CG0M0^9M|(AE+wtJi$I#ZT@n}^jcN^R7v}6RdN-yFIT-u^;T7U
zZ8&&blzQg_rsTKBACknj$6?FkFRAG*kHbD1KU}p~m7b2+pIq9l(#P`;^JAR8ko2ST
z|Bb+YC(H*91-b5pID`4&TQF_1bi*g}Ve`q-G9S~p^u)?-_g(q8om#f*|2={G0hh5@
zZQZo%U_`i6=wj1G!p2vyQ=;)tB=KGfwl}ZaA#z@4zYf7_%OL11$2I(sc96cbN?(}y
zHe#Q7)DFs*R)(;@-3NQ1kI2V%*&fG1<@w&<?gecfCy6+_*tA+i`0MMlmpMjQAHJSb
z^{qkJmO;?D3-yg-Ko^^K5^R5c#i(yC;#eQ2(f02mgl!oFov%<|rrij>wDS@6*LOMU
z<M>z~zea6+*CNdN`eWr1#sPdP4|-jg#`QK;oA2x{JLd2o(0mYCyso(Bv<B36^&W)%
z{kzULf4rx){d)#sY^FMhEG4Lq`=nj$Tu^<xhqDOz$l<p~ysa+>VYZ3-Qp@E@b1c{h
zTVG2K|1R|Jb(;xl^MS)3G$ff`zLUcrFnI7_$^P9O{^z}<!4@3;tEC5*mX=-uFUF6q
zBZGe_d>9W|AHtPSd#Cu|;t5XShjZrTT`<adW8aAnj&j}_HgRxcAQd-Q;s#D!+UTX?
z_K~>06Ypvar{eaKxLy<8;h#4~heU@uy<XZdt@KStX!^nlrEN?0T3=D>B-_kMj+>fy
z@~FMu>^$z|QQbF{l)C!`8lAm6AvJ*1JW1{GW;>*IM(U_WckdVodavNJIfv!7KIjtk
zvx5_-zSY4QU3y7l{)6XYbk~%A@=(BeZCk*JpybPMeSwfEy?Mh&2)l@V?XAzZeX|O4
z)cDOe$MgD7rpt5rD{}To7%xaf^AEuFa?j;P$K!kx<iGq54$B*jOaSfakQSi*>rA-{
zQ2_0aWQrG>gOuP*#vj~)J0n2*FPS+S;(wS2xPKU0Pc!zbS(w)zUb5{lhUrxiygg5A
zp(aLrg-!yxpNBBOu0E`u|I-Gb{fmeSd#~U#G6JRCpo`-XpgnsM<aHfDdxoPOk!nHv
z41)FrNX(pu{s6T93^_7aphkf9jCZnl=<-#??6VOFIx&Lw{I?YGcIamsw2$-B1E4*3
zabT2A@Jm*BOOQo_6Bxd|)8nY2l^6C_GLIW2dKzLlcnd-R?Kwj^Y?Yw>7tr`?s1%?*
z!yxopmmLju-jbSe{&Su*XdhoBX6_nP0&kmfUV?20+W%83%Ed&Thfvn3Yy<gZY-sz>
zsDhyVwTO$~&k9nYeY}un3bc=hXr@5>I4`WypnV(@-~;XB=g~}o_VEwUY#OwWKhCOB
zpnV*OYctTkI|d}6Jzq?S(?2UfdwGey(1`=+A!tvNSZ4fxXiv`Mz+eaB#n=g=ho}wE
zKC2!nE;=hi258U!ge0K-Bt)9|p3{b5%y;}H_ACY3$J?>r<r&;nz@WyZV-;OESpwRJ
z@sH3ksg?NPsx5>)`q2bvzm#1AXnzsR_|NeH(4Jv7B<}~LLHn@By)K7W(**5vP*OpA
zEwD4tKF*sdfcB$xN8mFbfcC~rf%ZpB%Q^9LnK=d8$2)R}k7sh00NTg-91fuU?U=<t
zVKQFAP4jf;H^eN8&*kJk8~aAgUU9xJ6MZhDBcE-gL3`6s3bZ!^XbIZKg*|<_wY(!=
zSQ3x2=8diUOI0b*-c&UvzM0)ff%fsMxRu__d{f3dC0@_ex7+N4Ndo~M|D5KQY`H@#
zoE85SN3=E0BN(84d@vho3EH!0JNe)|v|GxLH7JL}hNqSgliF{<hXL(5JBgcFuMf0e
z!pQ(=f1V7%0{|d)uCb#DK5-&wZ|v;E?>Gn_XwN$$g7(JKac-g$^ZP)1J_#de{|>&I
z1BHVVd~w1L+Ha-}(Ec+?FHU^U_5s?PQ%OnUVAk&g?d44wfc7SRT;ej82WU@!s{w%a
zPjMQ3p#4a;573^IL(u*=Ob2LxgXEu;;BiIJo`;fv_WV~e1nqf@2x#An5diJ8G8wTc
zlsJ!70<@omDGSomGGEgoXrGWA0PVvb4+R6-Z^VT7Hj<cY%tks1eF}T)kRjLIhA8f!
zzO0P0+jFyIVma=%=}ageLWG?Cxfja8jME2?%Mxp&cV}`M0oq@I!Q>r>&IxFLHgY87
z+zrs429EJWTcr9y`@=YXfcCmaphXTm?6La1pP*g=?O$V6W6;YeKzkaj>UtIhXm9Lr
zVlk@*Xg>kHqo?I82DTxycH4mVdt=ii;;hOC+F#0|0PW3o^b&O(5I}ooCTM>%w*f$V
zeoYXxU%{q*p#22a2hjdRX?jY6cLD_MFP5&(N@O!XKznn*Elk|V_5j)&yDl+^`Qd5V
z*eepRvOR$I`=NcF(G$y=0igXs5&_V@f;IR-`$w4rpgpS)(0(A>1ZZy}0NTIBK>@Tk
z5diIf!yEwZO$0#ue=r9?dlLcBp8q+o8EBui64kR;GN&CJvDqoHBgQ_$+7`4w6%mQy
ztQ?>{4Q{?#&KW@a3&mdHWbvd(L#pa*@OB<ZY8%l0IYe~gS%;uKH*Tl<*hhf&Y}K^?
zrY)4`MEGpm4SS5rcX=9+y&F5&HiW|-5A=MO2cJC_S|c3xzCmgh_rabpr2_!s`)~vR
z?Rn+{Xis;^QGoVC!~|&H8R@tl`x17SlkgF8d!tJP?N_0eu9qYKs^qURN+*dsO~*~H
zWdW!22Z$nQKMlEDH`)rZnP(c%K6DP^qI{<+6X-oJ{=y!k!XCNsZs<LVC}^K27VLd-
zJzH=X$^f+gHL{f=6YqNp_&^DuJuCPN>_0P3dOy7NFA+!I6Rfg;@0bF#zXRzfp~y0<
zh1neCeiHXb*e_spif|+61m=gj$iEy3c83cyntj>N?hWNjY3#>Zdi2CE>rUXPki09<
zvj$K};AmqY^<RM7jX&kEb>|$h?wq5|-8pA8cjuhxch8IsZQVI%TX)W}=I)&1{`~aJ
z(#p7V-s8u)Bz)1RY!}ZF3U<+xbJ6xVdiUlydXFsZf<3{-?+j7rV+i2txm51=2qzIt
zEo6<cz%~I1N@_mioGFw73C^GpjfF$#fKb{KjNvsgFvl3-CI<K<AK9W!44i@$4x!J4
z@U94CI^|}p;Lih13_N8FuZe*z#s~|u{-rSjO$=}ZDC6<CX|eD&6udL#L#zfzXNYBx
zfRJ56x`+)n5GNq4{Ny~O7BlLp6t0SnTes1i2t~{hRhXU-Uu1e>e39u1@<p17I=Oi>
zG&y&f0O3D#r-;Yu^d!zoPvQzQiDpLYjKQ->(5ds97%<Zdgq;CnASFH5b^f_VZJcWY
z)!^B^CLycEK$$QCW-A~Cx%^8YpjI{%kUNE)be+Q}=SXlWWs8ZWe2CTfq-Mx$tiupW
zFJ_lCd#Q`v6e)agU4RvhP|WkhDU_vHF>K?3+U$5!IA_;kMQ+LslBL0IV&E|oPvLZg
zoCad@c4mmlvs)<2(iBdB=CX6a6kT|<1SIU)C>c}AK!9Vk%ggvi3p(<9iTe+nJ?*iG
z=Dq_Jb4)ruM=!3g+Gh_j4p_Bs?c&<1{}eH9=HJeHGj?Xc5RiM=%9S+@@YB1Xva+A?
zZQat}H8%eL20-q^)Nvu^^LMQ{c`#cXUN_L;b!--p@&<8u9V2fo4zDMKS_LzbfTa6@
zjt&Md%*07Cw{2U{)Lp~DKQ04a-Y?WD3FJC_m}K~Qvkcp82Ba^O^b4A$|7pAQ^P8o=
zpGwa<D%47#@UTmF+I7aAc5cd@c7}DQ-AkJJGQ;1`laE26R{cT=d?rJws?r$uj?08v
z6>E`Dc*S>SP8759Q1}`U`t4jy+p)8j!YnZbF-yI`OS!HeoE|VF4Opt*=(1_kMow?(
z@wpic{v8MZKFu4z-nJXk<J`6P;No=fy=1@;VPba`8VAWcU?@xc2jTISkoX=v+~=jc
z%=jHA#%(rC+E@0sgW@uS-wlU1<H`5X-ej)fCtSVNr(TiJ_X^VQV)z|>ml+q}duVU@
z_X0l-?VXJ)4?pW&WG``{yy9)fdY8tNr$^6-oEb*^-pH^UbKW_rtM&91J%_eCbKacq
z?Kp3_DBYg(#^s5F&G0XA-oh8f&GR$zgO=}}%6ehXRjpEOP+h5dlIqV?FHpTomA}HU
zo<~%lP<>T(lj@&TKUdAfJg{7QRWdcS4^llsb%E*$s;8-*uX>g0L#ofKzNyLwk*qgg
zb#K)Xs^e8>sV-1GMpgJXlo#F&dY#7Ksrnn$4XW>`25<wxc5_s_s`gXeUv-h{v8uwS
zq1=^fzoNQTHGo~6^|n?`s_vtDfa)aGGgL2Dy<7E3)s3p}s)~mc)bHZ43)|UGb%N^Q
zsz<4=R6SFbze2Daem@tzU-enlH&j1R{Zcg(J37mCRNYH;gerfXVEW;zN2?yM`cu^_
zRY&qy3*;A{+|b!-FH${TReW+I{YJI#QGHtVQ&lp6tgnq~f$BijQL0l_D^%-MPgXro
z^;*@tRG(CRRdt){7pfU}m@o6AI$!k|)nBPTtSWB1(BEE}rra>qajKT@p04%+)f&|X
zRq@S@dK%RhU)->-R{H_f$EnzsPpgWrZG>OZ^vzVP!goX8*LeD>WxVj+(62Q<N}dH_
z;k%)&X`|hIjZdm}*ZBTw4^|za@i^T`zp#6Y^1G1z%uxmICAK^rLVT&(6IA(dlKE$-
z&Q_hPTCG~6%7?1VFXvC_YPC;OJy%uEqe#C@Z9cGLxf@h(R{gaqc`>Fxs``Yg<)k;L
z{f6q>s{D<F<^Hb9XCJir<d91D7}PeZ{QZQsoQI)P)t2{eU{|SKt;*lhnEymo`JV}}
z<@^l2PUCM<y-!un*GQN1HFUkkZ&ux^O5ek*|Ieyls1hGyJn0pxxDSK2QM<irS5-nU
z%*WrqsQp#<Ro!2;RMm3Q^8OF<&(!$2s`FG&QkCxs<U3n!%Sm6Pw&kR+QTql}d0z<S
zex>#Us*kAhcPjSRa?#{tX#Yi(-tK7QqDM4CHKv-Ynx`t?L&#sKb|2OLs>4(*S6!+$
z!6&veRrOHSBUQ^)<@*fz$d)ocPRIB?F@3zjlz4kQ5*uT_T*l)UMSDE{YrHeAoO}+(
z_wdgD8t?3XD$ec3Wh_=4f~ke?Q#9h7YZsd~5)t@Ha!NFzs4K$Q-tAyR@cROO8^+4>
ztSy6}^E^(}JZ9};(<%{R!%X`#z7tkqU$cu%D?^08-FZdmAM&wXwrATlzfaiGcu$~>
z<0R8&s;yeY`Rm)-)9ll%4_{BI`qm(9`+%Tx4(j7~ja_WoNr>>*_qne=en;8<U4*bL
z!#b`+eXs3cyyqj$U!T{@jFbJt6s79B7Gc)cA1jw-?H%U?9;CW3jq7cyHs7cCg5-Cb
zU2MLVyz|1&&D}b499;PQ<?mlM`p0=;|1hLf|DHh@!>fbHauw?9V+|<V<wEuC9?tW~
zw=2B!SNORfQ=M9DeXSAWn^q?u{o4`m?0>pDtl#2&c7b;uHZ;lQyLso_-qNiWymM1@
z`uYcPtXx;xzC*XojYacD<<_}HeP+(f>*+KO>-7d>rq=~hF})?`g1TTTW-p1^SmzD&
zhFmym@AXb9<+V3g^?B{BRYm?9Uq#%ji1XL^3gTWtoWItMh}(!bTkp#o20C-c1d9qw
zx}pUS{p;>D4#`KZyiM+YxpmIoZP&Z0_&mh7-ZZ_=-8;HIQ26+vhvj8Cjf2|0(b#SL
zsI_&UJhZB4>o$(;oo(!iyZ471J{OzeKW_MV+p6CG^VX_vYwO<M_Gsw^yw;Pc^V|=h
z*>7M=o+A;>KLWk5I|h3vh9DYL@$YZ~3cArlAc0#@1RV6iObLXJWWGRTGgIa=YEoV`
z#S4+m4V1Cq!5xm5s0hElg3-`y))0*((G%sMgI;7bvIL&QPUhvd;nod=nVf7Z@kCz1
zM3ZF>$@SfX%-A1O#hSbkY^oF=V4}AnD(roP&&Vj0as#Blz(liG0bT=wiDo!jfK)Qk
z7sC)HdIajsB%uc;np8sOsi+Z5G~=DDVth<MD4Y3}i6$x;--Hh^(Q6S6&`HQ%Fwy)b
zAQK&Ukrmz&WYGXGDZoUN+9VTw9^x>oq^Ls-2YA{A6V2Jm*@6!;(K$$s^BplT(F~&v
zWui@sUVIa}2`1W@(fCR+bB&oDpU9#EI~mhDAD3%BI3EvtH>2Gw{@bn|$R}e%+kZn9
zWTJVA73X`~V4_V0jsclRsOiOdRSG8BHvSni7ps{aAHcrsuVzmCDw+qVnHy)@V4_Xg
zy!gc|TcT!uobRf@`M60<I&E<JHB2-w+~Oqj!9>eN9A<q0&50Q_g^A{iLSUjfFkzy{
zV<!L;ZEP~pXCj3#x(pdi^bE8nOmr1%m-(L4hGA~g8`-n6u<42ye}z3M&oF3iG%g*h
z=)%cTCYlvz9fuFD+Ctbn2?m(x<JmPZ(YM2l^QAj5(G0U8^80W;t_@-HaIec5gPO@i
z_d-c!qP2iB(VAbKj~go*Cx8GZng=T3cmXKyS2M*#ua=f`;!~LULEVe<;=DNm6U|v7
z6U}=xFwsw=dt{;~bJINC`BO2A;x+8`v#~^kslDQZIi}|_28!9Ib=k5C2hPV$Ln$WO
z3?Risn?4uEPhnLrw;nEKOXBTlZfs3&%z?rb6K$#*6aSdqctiU<F-~v|O!Q|m-YM}$
zroP?gCzv!c(R>{rOtjp6fr(zi5p9k02qqIfk`2A5I~$#kvqLP}PChsf?at;0<FQ@%
z?-oK#YX5tD7$%ytlQ@d?f{8W*auU2NAQOGF48co0$#gg$H+D49z=pv@8#_C}yB;#p
zrhHC<JUp4`cQe@0+(a+t2NP}5`zPex05H*pSst9=-3XazlRiALjy9NRLXUyM;>2AT
z1es`aDk(|uOh6{u<R6oGjy9NRlRhrNyAv|e1SQEt^C=jaXp?_Rg0IGqiRR>xiKaIM
zGSTvMrEpe)#}%1q9!kPQw`YZ5qIrx66a6(?1QX5o?1hQugE2DERhTkiqUGNyfQjBm
zatIU6L&0pM4>2LWjU*;JhmFMljurNPhYY#yH;Ca5>dVR~yFI^<Of1LUHk}FOJ0n8Q
z{@e@YV8-c#$K@<*qq}7s1ej<}ciw7rPMGNHkRu`I5-`y;aEvE9ad>b(Zf4L+@Hr=$
zXx$^wA_pG!SbZK5WMQKJ%&HFI#s?EkgH^3$Q83ZQ4kwngYB14<qIbeXGw=;EYqt#(
zJsP``Ve7#}^V^J7UBjYaqRn>n62mwkFwx9RCi-4(M=;U+njjNR#+^*G8O6B7Om+=S
z^qErMl*B+Nndm#DtFsb(+Dj(d9B>O0x3fJk(Z;Sz6fr-TXk)KPY-M|3qNkyKVWNjI
z1DNPai2xIQ6l(wz%^ryJ@kZtV6U{1wiH@+3V4_U~m}owVCKGKUz(ilj9AKhN1eoac
z%mF6aM1YCre{v)fZCb&%UDkQ1p1qPe1rtr1oe~>NH0=g!TPFHSL?rlzI+<u1ob%&2
zXJDe`zXcY8iRMX>hExS6nj41)lG=ueeisp)c-A2k&5hgXY4#CJG+Q<8e`X7TiLO8^
zV4@kN>@&|>*uh9W<Lv^BIN#;LXOD&62!}nsfRM#~@IVBl17MfwshmtSYXB4dQ#K4H
zdXkty&*QTwT#rT2WS27#8FG06NhbOt)Y6q;{i-A%+&f9Ej+>m1)=}>xh$0hxG;)E7
z{tQJk*SO;6J9Go$qI5<>O8OR*3VVzSdxV|4xrd+z%S6lDYpj<(Dhl{2g*!Bd&sTZ4
zCb1Tr&fLS|tl*!p|H`=i+56!+Pa^JcG&3A)K|7Y+w+-*H&Os5r@=%z|eEUh<)39&H
z>J;HY47uknE-y>dOf;<&6U|!EO!VWhQcN@rEIVeRm1@q~H*0)bR9@s{WgU<e#67B~
z!6;^U4-;*CTN6v}sNgqTUDNEOAh&wH&Tr@T6neR{y5W}i1G9_q6rl^=V~Zb<m4%s3
zSJ$<d6O8A_u<J+w`&74n?t$6jU>h5yXEyzD|5!{k_jNMSW(P8R5x`O$KKe-t6M5{y
zM+hLHDZF3>*X%YiP+*Ke(+C7gjo~#-M_{2b+$IK=8Y9qjE&`Vu!)v+=fxEGyV#*5=
z4{nu#t;Ps6G4NMo1e?A<Ab@TO-pT-PlwbtJ<1_~aBiMvo+btg;1`ITXwHP>>Ay$C|
z3M<&oi8sJ#{sE2F5QsZ2$ZHofJ5%lKWCK;6TIUc}E=*68KQ_?R3uOmm^~VNNv*?dC
z)5$5#OxK&5Vt>x`T>E1KO~<3`>D#qsH-$g1f16BAZ<BieHmUb-lY0L)LALZZK{h+3
zK?m8;ezS!eAJj0#PW!axnamz&aA)p|SaDvJr&+EulLenKbx@wg3P0p-69b#EqHYRz
zA7z#8o<yRV8=mYka#6CeYAy!bm=p@fpeYO{v9dgs-3~bYQ=QI7ojj{^AF>Pc_!qxD
z6xo7~{4l-;d@ip^5-@8>_F6G~Xz$qzYL_LKE?&H-A&Ccp$*P))s(JIO=FJ|S9N2%r
z@V-k1_pK>EYH|JSMb#Cv!4}U(rria69=7{(&-5rQuyd$YEr{Lyg$DMK&YcbE+?}Lz
zaVmq4bVde}&Mh+dP-kQy>YU0@0^ijc!6n3|he~S~rLkw^eb44ay1}M*(wl>%f}Qln
zWY|e>CfnY?$9CHZp-h+vsf+DUxVtp)&oohu9{v+O?92HGWgQV})fxRPB<H*W-vQx4
zJIx;oSAUP3K&e4euLSKK3J=h7twzE)&~Ho%y8)gLQ{HNK8K&ODMpv!qThl+;w`S?W
zWi=I0@mt-uyrO#lhQ;%jBBH#$a^e0sksLF$p>IvH?}B;D%j@U&9hmHU@StSh`L&Dt
z!bxs*<<h?8i>k{Ts%sY@a{jW~%B9tdYx}~bG_?V7bUB=|jfd$SyV3?oJ6zoa8;{yQ
zA|l=F*A{fTbo|7zX=MLfy>0ISrqye7!!gzHH^00RUX*Jp0R6*7wey33>F@K>1HWm$
z3$XU@WHpOx@&6gH<KmTsibd$)e;aAd!8!(xmT{!WXpGW<^X<{}{#{$WxT3*Xjwl>l
z_#8Bl2id%a#bpc2Yv*Cubz>S3@!!T+FB!&R>~X8zf7oFDjwim#{H!%EzU{(`>}ISr
z5_TuXy0z`7X!>S>=I+Q;=b~S{kKw#-$5ity1f;t8HwbR7ke@sf84LQw=9sDE5U3rf
zcqY=FicEWH{BYF+RmZ4KRprl8EYCNrsf$#XsIF2yRrRN;!v7)vRcha=davqlRbNxx
zr24Vy=c=3tw#(Z@D(8gSPj$L#rD}t!_%%hopR3)ZdW-74s;{UDmxug(X3F||;?9yP
zek-A))t;(au3D$MN|nzaS?&r|{+>Wv{ANR+Rr~j<@2mb@wIiObGCzOWrV6(P6<!TG
zL*q|TU8{PP>fNdzseYwOZy~I&x9V`!pQs+HTBUlm>K&?d<;C)EseY*X57kUOv0-`#
z)oH2~s`aWTtJ0MY^YfPs>Yb{OslKGTMfFqF0CsfdZ=+hEI#6|#>QvPV)q2&{su!qU
zuX?xYVf+OI_0Lybs(Om5_|HcAuhf1-^+nY`sAl3=WIY{K_fj39Izjbt)uU8bs-CHO
zsp`$D52!w``j+a)s^6&Q;O7Fi-%WL(>WQl7sQy-!|Lv6d<=+-VOEQfuJT>gOY70*d
zdy(4op2Bi#RL@dft9r5OjjH#lzN{*KvaxN&Pd4;j#-lGEX}a*!u)orH7w0gxC;T+x
zb7(``X}s{$u!}Ulx5f)Ujd<~s4HZAxsArt!o2WWf^W*f>jOUc|D*DG~jsa+~YKiJk
zR1Z>}t~yJ#T(wHIR<&OBI8`~HqW;s>K3nzYs+Xu<rFxy}FI9h~dcW$!s!yvvr@B$~
zb=7xN-&5u9EgUEAe??pRpH66eCsjEwBYzLI`P&T3&rxm3SGV*(y;k$d`5NVJR9nv1
zuq{{p8;!Sqr{(;O^lch%x$3Xgc6nY!dRx_mYH!uPs@6X-Js~mwNY$~blU3#XkMtwd
z=1<AYzfg6ND)9!!AFC?g3$V{q`w~_8o<KZ*qhfykqECHE^;OlkRNqmx-1Nt4TW(su
zM^N75c^?{8mG^aETW-3O##?TBFSX@89^@OM_P(lPRL7}KQJt=e)29=_xz8RSFr|Hb
zJ&4MCNNk^W9M5?*{$JyvhyAzX&`u}J19nxpeuMm|{-2B35nZ_5xQxN-i*{zgxESY1
zyV$f6MBudQP`RAa)p4d^d-M7eB9G|t)#OaUYRe$#e1a3}j(F&b7WvxZr`vhh*X&~J
z;B~3L-Hk=yWs#5VvOSK2%Ij5I20>>z;M^nwy4bWD*#7#+8*`s#efSDW)prWQwhV&K
zMW~PY>|)az5#g^d*H<6EQ*8e(MA()=(76%y5tOuxO*;<}{`!hgAIHc3;jl{8cMZZU
z(;q9BciQ83aUP_)FpVp}H~jgI25)?f=Aqbp{61mWE?dbZTLWsl${(@({p;f!FNT!r
zAHR>Vnd%_2<aXIL9=ZhilIRGABlkFLm-EgxeY=M<7yDlU;_PDk&if*NzGC!`_aJt$
z`QZO~$e?6;`A#0X|BwL#CHr^t(7n1#YbhSO1I~tDteaf=cInL0v89*61N7!~Czr<a
z*Op!kAJARbhj7;H>hxMTApe`c{qvjT+=UvNJNG6HT{ZVl8gdWZJU3@Z&R}PsKW-RZ
z+R43i%q3u#k0{MA>9BrU>45yag{<SCQnxs7uG6QL#Ld#US##Y!VTrj|V=kUstX`XM
zDgEN1Pk0R`UH4pGhh!Jw$mRu4%LV@Set}7bOJ@1^5pMKpT7l5JA`y9q)C+x#xem(r
z<-r}wPz78szl-YOdigS>!1eOUh)la)rnlc9U-Jz1&z;8XQLh2@1;^sUE9h`FqC(z{
z_zd5UOm6TR#E1ICCn6@e0WqO^2}dR&J`9qWS6opqbVHE0ni&T&_f6SPGR*Jd&@b9D
z-pL$>4-fsxV*VgVvCy>{ePG9KWS!SXmLeK>P%MtQ2;CfdNlXv_&xOgi1X(nA0xP_|
z)6bC>_d?!8#KF7rX5?taaBv37M%v3H<nTfvFS1YcS++sfu#o|68Acl<i6aBGMK4C5
z#gTzorUTK~aukdV%r$0q?ANSwU?*b=NgNrJC2ymFBo2A=P-P}h=9{s~*l--JLls4l
zVIU6CHp!^Sz8Q9W@3FNJYI-qVheh^NGa4(!sU=dZW_IjU%w}YNHFILsG!IZSH+C<(
zcA%PhG2W_1O4Q7c#aPuyH9-=y&rvrrA^JFb#p|ueL75D5)-j__WMT$Qa%Zvjta`Ex
zj3jaFpX}x#YJ()s9D|6Lkz0lglK5w6{9HG3WRw>|X1?dNk&7bKK8<583!5qMVhh-I
zc}92S1Y{Ru$08M7I9WmxhdfrC$tx$W+Cs=9<O!1aZ;)tYS(K9zdw^w+Y0WT)!Eb`d
za@!C#5BIv9_Go@#WL<O%lq7NF?lxM0Byr>(yC;w&j@+wOH1;>veP6}_r~+7Fj8}${
z`_(igapZy4@}72KPV6vdeo)Ki#ong*xXcnr;@I^p`()>nut@@i$yf!t8+p3(tzs6%
z9^v#n8`~geuUJoRxaTs+bXxDqkr%WfLlQ?`)BzZhII>>bEsm{YyDzu?RLYjb{=&_;
zu{AF!ElC`CO{*Fc>%?BYp=Bq=c*!1lGgIz>3a7-nb1vU*BQJUvPLJ^dHL@jpI2s5P
z&Wd$mpSQ+&1cM}w9nRGEbY~+;%x%r0?c{@dOS@8jFdo~5o;F)Csr{v>sFxR+8;Ejt
z62E7?Ac^&GN$`D$2uR|2G6XNdT?2Nmv7?DojoroA*$G105s<{Dd`_YxM*))f3VgAV
zBtDAiAc;+S|HLfXAc=o1>4Os&aUdXxP5SV}T&9C0ep1ql6MT*o0ZD95B_)Yl*gi;N
zlYdNtNOc4xu}L47Alw)MNlc%vB#GZ-evrf_|CB_3+8~KJIV6c+VSbRrD<uD{1dpo-
zNMasJLK3%Q1V~~|gpkB^gdPD&{1!?GN&H7t6#+@y6;mc8@pFs-N&LR#07)G3cqo{S
zbOSo<+el)vbI3Fe<wD+R$dK#ahZydlzO0P0+w)Gz#Bzcnr#3puzlJ0^`*SapgBhm}
z9+z#bjox{jW{|{-F}l3RFrw^8p&Olp90@shgCwSbV_Y2gMnDpq8T1nW<b;4E);$6(
za^NA4)#ve2DIPh{jsAjF@nKv9Bry$EMU*}QlGxbcL|0BFNaC?5MUps^f%}kIyWL@Z
zq%jcr8rO-58<-U&F~7}N)t9UaB(d3!UV`_55s<{pOp-Vcvk(DE%&!TO#20eAgCsVi
z7?<eD@*s(M-5e;KlIX|$Ac>EXuFgt~WI9M<bHFW33}QM+Vq@1O?qho(iH*G?@ecb3
zk~k*Y9Nv}bw?6`sxU)onBtDWkKoYYD!NRND1ewwZNMcqYB=KtQHz0{k1W4i%<^V}-
zB0v)Fjj|Dt#3lkHF>$&GNMaKKl9;brML-gpR-SjA%!#O#y^=ZYU~G0u?1-`ZTAL(s
z<dQ&S79tX>SQkiQ8k}?f8;S@>;)P<ba58yTry*5!b~3qfcp$0W@sr4jfgsNWop{!X
zfF$O|?eq`U1Cp4nn)ZKb3*|XszRB)}JVxcaJPpVpfE|qgGB4!uK+ku1@Y!R5sB*~L
zfX__sgM3FpIsoGLNj3|Tn8yc5V!9EJfFzEHi3>44P3c0!JLK}F0PefP{D*s8FGkd=
zWDKcJlK#8h<Z9G}3ZFp&`0&Cm$mP0`AohxkOWfAIk+Icbhzoh<b3Ve|+<_?M9vDUi
zj&mJ9u($;;pjx-2-4bLeK|~*{1=6FDZCUtP*iSI7i1|jfBdwf+D!yRcIqdo9HYX$e
z5#rv(T3CS(cdW$m>CZk`5z*T19&Zbdw^MvZxV1ag%|TZKX}CAo9Q*Zrtgm%^9JY>+
zBh4KjN1Ho7&hR@j#x}5ykF%`f<Lu^+k7NG)bbK5)j*nXz#(0na<C5@&qi|tWu#4W0
zxwYl?2Ar-aZz~bbqjIl97&nV{AuWjorU^(;ZaIP179g7YBe-3!iGiWUh>8#65@TdH
zF)-N}IZX`A#tOH^6_9xnJe;xuYtUKgH8F6eF``WjTx^W&Ca7K1B`&)F%$CAju5&1b
z;|M#S1^?pq_LuPwVF%-x%38Q)ILE>Rh<F92$&qEHq6*VP^+l$K?2Akf-4|)5;PB?n
z(B!OSq8aOuxB|ABp2O19bF6=Qj`dH^vCXCjWpOLYPkCMfAeE0zOm#<4=3_-H#Z250
zcH)fBV8o{vv(?Rx;N~Ho(}L2J2@;%1nTR#$EO(n2FdKO$M^TT}b*59~i^f@Mya=Ca
z;wjwBA*8}Zu-)PWVi7A#K0eK8JdH`8B5lNVHURwsnS)Mud<MQR1Y0>`c3u7A1@%7+
z9c_+`R@YW8S~jn0c1?NZ!s^;8=igCx!?6wjV!gW`?mB<aK>YrXvrbt{$G+I2X~({}
zo}f=d_y9(zZ0WIeRShN#|EMU4F!mPtZ}KL(rhMr_gz%+Eu0X9Yb{A0hA=$lxkK<w@
zqb*$Zb`#IObLiQ(U_Lzi&JoYP1;r`YH55KF)B&t#Yyx=7f}I4jCWT^xc!pj2-mN#j
zciW_V?`B%xyWLqyk`-nZYLPVSX&Uf@oIpkWk#w6I2;;Qor;^GVs#gNZvffUsYO3lN
zRMl1<i-`qLxE))zys|-9vj&CDMvs_1qoJz4VRq%Ba*&Mu2h5(oxc=xtvqw*wHhx;!
z5TmolOq()$O8w%aKr1%P{>kXk1_#@orTWR_8OhNDh9!sh8`y7vAlCy14j7c|RbREJ
zs=T49ck&28*L{cgtw47x7bfegj;U?{{+Jv%bQt*@z?7AB%l5BaT)*^3qAnLz%$NDJ
zP#9^i@<mmGTPm`r=xj{|=5cwYW%fXrl>z4TO$^zxhUx{iRr8X@0jD^aEUUmg82WA@
z-P@LxHOz16&A4*$;-jmXsbRsQWmTq1)>bxuQTc)frwo3vD_3CC;uygHxJWU*h9yML
zWduU2Szu2+f|gnCvZjK20rmykeT-&NRjsw=*Ou3_q4~A=C`<bd<#5;w9Fd$6v|m+^
zA&jbCAl+L~UQ<(!{c%ApLf9p%%E30)S2ZkKv=k5g1j1`Z-jxA-Tv*}MO{)iwXdND-
ztLTXtbo1QCkF3G;8Wv(7Nj6UhJGr8IX@69O9+WRCt5}AaEpGr|TT^8W(--sv?WQP3
zCH|D_lPMmE!=}EPC?+@Su~p^urayK%YpYf)Mcqs!8(C&rMnuEBYHX5f%nfE5QzWb~
zW(;SjMb)GSn>ngZb>HkCwN=ZVvV~=s(%Qw28K6w7^kH5(j_5MurBy&h%i3a7k{Xpg
zw87xF8f8ujW$dh<vcj3yDXRg;ncCd=4#Q4Wi;ZRWb~IFp<F$5Kol}NB)>Tzj&#$hU
zXO9K()|A@ol<~#CURgd5dyAZlu?ecGP+ggE+N{i^Z$GN4!v0WQQ@5<Xs;q7)cA@#G
zhC?ueSBJHnUhd#E*nz-java!Au;U(Gwx}GlY4_$b{7V=dCuzu$E^WUD5Np1R%F1R;
z1mx<JHS>;ZTol)o9fNZu&QwTUw73F0m#^~`JRYXWS=i>TuBt+Rmenq6z_jtyj4jXE
z;ifcDw;b6ziRsE~Yswd)Hf)HYgUii6i=DZQxHu+2c4$+n*|Q9y%1Vu^WV40R`+Mc0
z#XQ;64<61f?mu1C4bk4zaL4*_yx!s&6TX=JET-?SL@w}0#`9K(PYJE@P7R(GILG}-
zyw~ZOXJniiJqvgByAzkmhg|6;ef`R~VColflOrg<a;9?!<rhD{?fX$$%FAy9sSH7f
z@BXHjp!|C1xA6+9ZwZR`rgTIQzp(N*R=e<~umCG>0C|1glG8K?2SClTGVwHAHlIhA
zkJ{w<1WOOBnfOtXk4>n25JerMdX(yks^_Zm;_UnIp1f5fH#JC=?a&^nI!;ymk05@!
z+7+tRs&%UD56iDsU8{Pb>P@P*sot;pl<FqcKdFkpM%33C6Uut~s_v_LuquDAV7l-`
z(0aASKO^ib)&8aGJF5J#k>!L7f@b5YmNtJ&pzfu*uj)9}nX2;YJMtZ)HhxQza_6gF
ztNLrzjjCHz#lIoS^Mai1wNgDm^&nOLAi?xH)f-hU*SS&ccU3=Cb#eHx9REESm7Wl&
zN2v1m1KOvnUZi@1>N?dYR9{w&;huoy@>Tn&7OPHFovpe^m40(r?rhb|Rc}>&Q1yA$
zO{yQNex;g?9bMX2?W4NC>SWb2)jHL-eEy8~ldAnx4^S2Vxkx`+?PFEXP`yO;3Du3N
zTU9?-^`fSoT-74g!K!0ar>o9WU8Z`f>P4zIsotmhtm>PpAF2+=(^-yhoa$=Tb5+Gl
z1=7D%J0sKN@2J{Ub)YIAAhNy#RL7_uq<XmOv8pFgv5kcLgq}egZHXUU)N`rYSE^o1
zMf`1Q->G_!#y_U^Q>yd>!ThhP{f4S=qKN-M?T=M)WHsZ>_#Mgq@jOlCvl*&9FM*b*
zJw}xn1JmXF2c4xhAJ#CwO0`;*k8Bu!jOr@Y)v9Nzo}<d&{+XZL1oax#8&q#s{k7_|
zsxPR%qWXK)&8k~f`DB~*=Bjp5?W!ugJkkfMJzCZJ#U%>B^0QTIRF|lpta_@d<uvKF
zhvfwHfXaCnO3y`%zgP7)s!yuEp!$;PN2>o%^$XRnRD(Q^qP~b~T(ymA2i4B1BUQ($
zPE?(uD(7|7XF1M!8gDty#cDUGu2ely^)%J9R4vzeq1sogUayMN(oXqE%b(^lAD&3s
z{q=kCk$7Iv4|j7*`?a{v*yA%6vudu@s6DabG|I1HSq7_G!7e8YugMtZw&TKl*Gb5H
z;44xVUR&YR=ah(r$Kp823`dxZ8uM^vd*iX%x)BsVob(fJ7n?Q~5&rt-p}rjKtE`WG
zvGvVB*p@-ic^;R*<e%+gg9{L0!%Vve=TD+OcCl%di14?&w438xg?wz6@wQ!_^K2Oe
zokcjwCK=Ghrtuu<uP?XAoR3)_uhwmSXCQ3LAn2Tp`gq>9i%naD2!DM=zWOkvRDG8r
zY|F5Y%TXEqN!!JyU4#gKeS=XSw-fuvy9L|78xdxi{#dzOj9Y~%cBg>NG_H55+I)ZN
zuw$0;5zPmYWo}3FK7qB_E|&+e`ukVx8!zuxZ2z7|82fS^M3&1@ANNVS*zr<*)8IUV
zeEkubKs;_aq&`fQv}unGn9diS9A^Lny4d<y#-DE@`nSnug4%pwDTfV6rkC$zDF+N2
zI9RfOH%pnlmoykM$8ay4Hxte$>z*n-rPNs$b<Qna8|}8fu}5X8hb`J~!q9N%h3iI*
zU0*Y*``jZnR5kYs4P8I?Erj|a)jjaNxjBOjMVaBAJ*FftSTMS@V@dw{%F@Peofc+<
z&l=Tl{Sl+w5y836Uacke2#M{E*wJ&{y&{Y&xNKpY@cE-UBX0Fv4<zL$54i_!(VAac
z&%WHZA!Cy1%Y7TdlT2Uk+u%*QcU$nF7q<ltdVQOF(CWFHx8Z(&RRjl(*?!7jlGfsd
zOUoq<UUHiPyv!Gg48qn5cEOn>Fe&d46bg8uuBb35FCiS<VV*=q<Q0K$fiVAv*}q^l
zecJLg75pP=29PP2OHuDSrW}J00GT`*Lf*aj4F3U{+#vt)B!Emd93)5pAd}(9iHIkV
z*$6{`O#JBJWbg(kbW`@Lh|J)RRsb>??_~1mYKKr(BLWI!?hiZm8d?F6iRUt;EMg<s
z#Lc01#RQN!hRL@CSu}VXE4;na4M-!9c_iWhWbz!_is9f)gaBmDLwe35$V(veO}5dG
z2?N?Pj5ZX=G%b3u2hjq6Ok+l4H=!VaOk-xp*0JcoPR6uA<~vdmfy`wHWs=$86_AV#
zZT}Hf5XdAgW`RsoffH-T`bK0JGX-QCGa8$O^AmtfV`j(h!E6G^G-gihQkn;-nH%Fj
zGXaokQuAUxIF1rE^JBTJYNVQeAd~mFv2!`fgEHlQHw|Rc6d;oxCjn$~U;<>4ssNB_
zYyz1xkg^q#GGqXmkD_Y=WRl`H^F5~x!`!APuxDjq(@`&WF)J(27%HhLAd{1&Kqf2B
z<g1fhwFU6EFaTusM`Z*uSHiSFCc|uqw+{d^wIOUC?sYi_qXdD>&!7rqY5@f@HNOIx
z#)`&zv77g0kR2nC*#m6=$TVgO$eb)Kr+`dTHZRtSWgnMWB9Qqi%_lpbhfP8t^L$qI
zbmxb}EQ<Y^)AMX>i<rG){kY+t%lKMM<JuKKrfDbzWSRk_fK1bF3djudHn*@O7G_l&
zTgzRwx^@MSX{s6%<Ha?AOjCAZteWPVnGef&Q$S`L><J(RV{6#wE!pF--3esQWS_Uj
zc?1*4Jd3IC>CQ$Vla;b)JNe+=(rzX{7?17J8A+{})Sgc+43Np$Nn{|7K&I)GBQ7!t
zWG<5tc?pjV0mw9VG;t3*4cD&5&Q7dgzW`*K@@XK`xPQz|T)=bynI^q|;$+$YGM~UV
zcA#)@;u+QtAk(A|Pn^kg0GaZlWnpn*A=3e5no~(hViVg3kZJOdNsQx+1IRS#;}V;h
zA3&!30~`RE*|Y&<n*37|<tz^%laoUrGtTw^WS$}YnU&yiMIe)hk^q@JBnV{k7!e@z
zBhDCr%#Tq*fXoD|1d!PuQx+`T97<RqlMfYwg?LmG@^~nijdTw>?Au6UvUA8p*gWK2
zj10LhZ)~}P`m!?0ZqLUh6U%Y8O=m*+KOsWS{@e@YV8-c#$7P|l(cS$yYyg>!7+u~I
z7?A*(i;)BWP!>r5GHKu#PxRpg0LU~m2q&s63LsPW2(-w7hdfrF1~TtwReYa-Kqd`V
zMF+P8GL0QhOr;GVQyFY0lYwWES-Wk3%s8eoaTBuw$ZSLoRyCM5fK0O;y~GjhC4fw3
zCXm?`vp^tIZj=FJ@?`}AnPwE@4EPHmQyx$N$Q;7_05Xr0uFgsv&8`E;GzZ+m1pg5g
zflOo9B|cz#05XleBJnQ!10b`DY;ypa2QveJ%zhF9Ad_C>31qSd0%V@dE&<4770rN5
z69FJ|33C9*G!Z@^(?s}yOcMbhvn~4#Ak(x$AoEC6&tA!#0?4GzPKga5llB4Dwm@bz
zA`*9S2mmr^aL)P9y9i_+D>i^ko)l?FRRA)%ad;r9ZGg<%5YdTe9Riu$xSja0l0YU~
zHSIra3#EZfM&-La4anY&9qd_zLmm(GeD`C<bBu`LyVyXU@tMheFcY_m(gE<3e_^u#
zGI{0$ka+?J03b6@OuT;c1_l5w^Ki^_mqmySxxG;(xy%aG(v?n|S0xWXs^v0&i3(Bg
zvq&J9ITX3TWj=@4jGwt}PeaC51T90J`8*NfZtmaM++f3HzK$$h+=6dVtvjSOp9oGs
z1n)!&W-xAO>(z+sjd5mSEjX8@hqXB$=^c^GCpv|~VD2k%Yhd$@iz57%>5h=rNm(C=
z73KC|nfS_U3pc1)p|lIsgx`fKpXlaEj;wT!4$6?K&($Bz1uHiHE@GKQaQ_;`0K~6u
zAbig#9AmOz*T5cYP)**oBg}{J@>GS`rex9&IB`SBM>)E*?ShFy`V<PDv>-T}Qh*g6
zE<JG)I?fn5O$<!N3dZkn$ZQGDrtpLtbdL9$7&z4!(Iy5iG)8vQ<p^9OMng^$12<ts
zO_bYAyw~&;0?&$px)^xD7*X-l%EJt;Y=<-=T8HEx8DcHwct{*Ujte8DaCjMbW^lZd
z-{2GoipsHNrJ@ScgZ1U(ppU|eS}2WJ;R4ocV&DQ}M4K2egRV;tx>?N}JV)%S*^V1E
zr$>#NIsEll(M+_70W$@t8DamTR42|Rh;^N*6mA&TnMIi+!D$rs4Y8EVv6AbYDjSDY
zBLSc3#q27Icp}=`f{$`0LD^EqNN^^l6szE#3`{rioVZ02oJy(13O}uG69Xrkc*?0*
zL)e#qdosu_68B^`ufz&Rtdy&;N&^f$g%$A>&J{*Zc?l~^QaLQY=Tw;AzHGPu;41{V
zi?9Msru4$<Im?``;#IewNuUf&B``GHBosqNnINSUYrtv9rcTCcDyl%p>{in#wO9k#
zHCI3zvEmq^aDou+oekwahG@I1Av(&*;_5jK=o_c(4#_m*F39~R_%P%N6Xb+FBf)7D
z?sROE`n-vzykMd|D)&CLNioxVd=x=hxCaCz<e3P3a@zfi-@X=KV|zH<|30^~wN(p<
zjV&28;78(chY`aChnonw;o!0E1kkcQQ|N8qU<OIr<;5X}lHhOiLs6i(p>R>CZ`kb@
ziZQP6hs9+Tg<|=vD(te6Imv!>=h~w<<=8ci>$1(hMWLu<XUn0i$y%7;ZiBdUm0mQ@
zCCG5mu4Ez98_Eh+7PsgV`ZwqY4KEq&mgHil2xG)s>U)skf1jh)-2oZi71*)a0S_{B
z4`aMNzpk!V{|_<7Ac%z${SUIn|8BS#Us*z*|8FA3z@OFO>$kziWjmydcXw!*{6zY|
zZ@~}?j{M(94rk+H)XxnkeHW*^Hf`p^b#y%M^f2P~MuHHmj@u2v(9mgpCpqEl$fOLn
zjhE}Ta}&Wlw}ac!?P4x}eRcZpBs}N;ed9~QwXZ*w*TT(<2NC06g1D-0<Bxz%9(Q9Z
zE`8n2sNK=8YaaT=QFE?Syl{Fq!v!UH;UYr`r=tz?LAH+Dk8BWscc*gv)DBc6cBcY_
z=%ew2R7a?eROPJ~%S~53Om%^3t?Dw>)vBkf@}7(3uTi~G^*&Yd4NQMd^)=OxRR69j
zY#Q<jn+81qlf!ZoROhN5rFx7i-|uI>t5k1SeOUEV)o)aV6+?bu!=QbztFioksuNTX
zQxygb>C4p?)(iH})xJ*kF4ZSg-&6fe6<3hbPHWYqDxaXUeg0=vs{Ct8DF5Xo?R!<l
zYZC1D)c#yGh+Uoe+NgF@<qw*Sm;dDoJx=XQRBuwfNA)SyS5&vE3L${<eer;n_3>YB
zQ75U=0|V_ERX%;D{ZrK|RDY@Zkm~PL-%|ZZ^=nmn{$V|xRr{*$uR2*(SYPB5))y-7
zX`n@TNY3&DR1Z`=ShY;`c-1piFIBx+^%d3kRR5wH!reaWZ>QQ_b%^R%)fuW)s>@V`
z^+kDMeWAkoLWT8(3hN6M))y+QFI0SSK*!@8!1fPQy+HM9)kjpbGEF{VeUX1}wT1PC
zJxp!7XkdMO@<}~Zb+&4yYQ3uXbVa^PXk(jQp?WnHtN3_Dy0E>l@7DMSsE8M~7vX0$
z{zZ)!win^IHU3?V7q%DSPc>eAzaktW2Lt88eqgs1mGdL)9JP7AWx70@flg3+vMTvG
zrpx&cI#=y^sx_)hR9C8=sJce=4Apa0<@|{Hu2B1G)tgmsQ@ux(oEQ7?gz7V@FRH$*
zx=D4j>iep4UPbx8s{N%Ze`#U8eN_jm4p%);)v~}-)jm{pf$Gt!D^*WaU88!2>UpXc
zsy3-!t9q;I9jd=kwM_6vwO?2LgX+7gAF6($`ghf@RrxCt$IB}bYIjxZ>y<u>7(ZB5
z&i}9vRJ&AFz7G&TUF}(_YgErrCHlhpE>OKpwMmr#5Yul}m3Kp66E$G`!>W&|KBxMk
zDq#=idqY*eUtqtlw!BjUn;yQHkBlRgmrm3S)tIV)U5L+9Til$%E>wGO)qPa?a~tcS
zn?0(aB2WTbv`<$(Ta`2l<LQfvdbR5Hs<*20=U1i^N}@iX`nalm?;(DJ+Vm~Oe4A7^
ztNuy#L)Fhz|EBtls(fFfd?vr&phP36^sh$ks9L1T|EA9PeN+djj!->7b*$=m)hVje
zRcEWtRb8OUpWs=4gX(hC6IF?lFdbia@{X51pTU%PB#YYpIG1)SY*&r{Ud(uk7x!Ip
z?%~BTljd5T+7m0j!g*N9GFa6LPCv5nx|?BcH!jS_Ykj+LyKxzd)s~^14I>NRX?C$`
zBN2hGbf-iUysp^B*e`h950URZ_KOsyErXzwz!xE}eeGg{m58umrnSd+GMz};#io@Z
z!ryLw5!^%~AKPVnEJCfvYRe$#+=LsnBm=tGv|8By`o8LAzN1+mzs7BSYY?_&5OkhF
zecbo$V$)7SgulM*-s$>y4PfiL2w_`>b-a%H_&%LoY#Ip!e|`C=kK<$iFh!~Qu0@z-
z`eWs?s=edPv>O{X)41~c-JkDOT!0*dIJ?+<{N88SE)(HX*S~LZ99(#v;O}3NZ@d^%
zs(;TQjN#QmWNAcw+$Zf~+oIyDBDLI#eB{6}9J$A4yPS8n>6<QR6MhHev0xWlAMZ!~
z`39qZ{{7zO0|!2QUwO!GK6Zfv-({b=@()dLSeW^<9QaR4UjPZ-xXzH^z19z(U`X(_
zr9&q>1y{^jH|h}3-hJ=v-WU*Tida>Ro>&Kqb$w%4tO14#Z;TF#!n^JtHvHB(JH>@}
z1?}y0J7P|^@n?-13fjBVogl*-oxR#3K7ja6i0>ouqZ{45qKNehE}PSC!ug{LC3baV
zw)olo<e>?rAjGwe->o-&{N;wsNw$Z#ZHP>={kt8U`0e1tp8+TS5;^h4H@AJW3LB&G
zn{T#b#fg9)WVf78!HWM18wmI_Z!?4PKGU$g(Z~UAT;3`TMC1n63;h-Of-8BEkz&O^
zr3II`tf8gD-rpiEcp1wi+YUp0!M~ylX;yqKo2$e}b5@)Ts~db2@s<^DjdPu4#d)i|
zJu7}Bb1N&(i>B{p#kZjqA1luPknLy14`;Hn;=DWEo)u3b*0AD7B4k-{g7hg?Tu8oe
zW5r)W3qDqymzF+O`~lYaJy~%+h4?mBygTblv*N$SMuGF*W4V#x$hHM5PKe*fil0U^
z&5A$Ds?w}D-5l?P73ZbAIPcwv-o<J-%5P`I4`$UqRy@q?J7dLviLRwtahdNlD}FwE
zmS)A5v9dHP&W^!(@2;}q?NC{Y6@Q#%k7+HJ!{5q^SE0lYV8!{p4OV=#Y?|ztP|EkK
z`CY8|A6Yidir>W%r&;kvZpSn${tc(+e}@%+i0!`Ide>O-LiQ@niu0c9+gb5?_BqXp
z*RaoNR(u6he-JDF1}gHg;{2yYepZ|h4E?P57GtMaaXtw2v*PElUpryNZ)UoW6~CCa
zj}>3Xf%sVQtC;R%#b+?x$BN(2_IJXH|Bm^6tT_K!h@TZF_~~cGdE?|~#d%ycW5tUY
z;b+A^<Ba)P@sGI=_*wCn83E_LyD=+1jniydagwiTR$R^{K2|)F6X0XTC$Z?RvEuJA
ztB(~I4Bf|y&*D^q6_=+|bl%Irj#=^BnAOLMkD%>i#mBLiJ7LAI=XUq8;>WOSJ7L97
zV){;4@z>a%j}?EP{qeKn#mwMm#jBXZ&x)6^OFL!7Co{+QW5xM`+W!_Seg*6DvErLK
zf*;0;^Q`kDu;L;1IL(T$rs-$J<#9{Y8-{uAQjf$ItoT)kT9s^vRLhD#j&Xn$UylSI
zE6!h4GS2)~R=h9f(H&}7@vl%97q{Ro6mo|(XT=9HZg_K6{6e(l8ZMkq`O>WTe%rI+
z#lni$puIh;IBsG?&iJ;tx7)*tD=W??4rIlt+z}DR{ds!XIV;ZR3m}v!q+-E}Q+i+p
zD;^L$e3mhyO$^Mz3S{&s$RY{OrksKm6nCJBflH0yH8F6jF~UuEA@HCW4bdhB9>a>7
zD9@VsK+_))_&^NQ#lXkL@R}Il=+H{I3EE=8mopa?WAKx={ot7?W_VNV@O-596r^%&
zKB7B4SYJL4`gp9EFUkd20dWTe55L(MUK0am&~@oSH>;V0e-^8+W;<@w`~gzTs8KTm
zpI{XvodGiis2O4Zl48Yk5es6PVz$pLO0C3Bqp)v4!YSM&h81UsRqrw@o}SP{IHA*}
z>`cm`SOw)~V4jIT3UZ<Zr&1cR3M<aQg;>#H3ilUf#qF*`;+vhjS8~my+>ccnV1N?`
zR-D4QLPeBMv9ctU!`fw59C@2B1u*e+4;9bo4;gBL2SCP{;6%t&6Qs<+Y6$RpgjPzz
zG|KUkK#rTCMyzDB&xD?b6~_VP0;~r1W{6XQOo6MQH(^C4%FS3!CWg2jk;&sEJ&zR~
zeF^fq3BC>4YJ!}iKS^*J<pZqj0rf)@P2udZO)B>{v`P8YM0*ff^6`nUEi9=hnP`d9
z4^F&Y<k`p`FU_^fl1mpaUeu5TkCm*dsi=bU;(4=&i-+94O9uC?DL-m){p{VyOSAnA
zWx$YrKaQ8?eU%OmW{8*OW$rBS;lZqAiV%+lV_=*!f(>B75d<#XS8?fmLNO5H0*x2^
zfT&OlJbb>v!@GP79?q7f#TGuDm#5M2P<VfK34}Y5bztM)nkF!KELe%UnltM2SvHv6
zulaZo*J6a*#{@f?XVh#PEO=-S3qF50X2F4>4j2l$RnTPlpbKC+H2#s?NG};M1l{@f
zIg=)MD<j@ry-E8C+5toU&pVg?K5r7pmqXbP@J9XbCdB_U?x+7diSV@h_GbR1|4*{u
zyb^83f{%&kpB_0Qyt}jDpWDl4-&HoFc4roxbG;o4E@z1CS#X?34HJYP=Ce_bOy&1w
z!G~+PQq@VS(^Z9qM7;~tu2o&8x?1&gRo-~9AJ?efsCu93BdU8?aNS;bEXnyws_tRI
z&3x=(!OcAEVZkvEnR{69CwSh(j~>sc?qR{reC%Pt%{=_4S#bWG#{F@LD%lI#$E&VZ
zB`w7Gb5ze$y+oBir!t)!CiNE8J5}ZX93cKtwVzOZUUj`He|l#5H&x{wDcJ9;{r^<|
zqWYC8FAZ7lyI62}rwaMHYyLi}@{Sea=`4=*?58?PwN!Po>QvRkRF7089>nt1s&%SM
zRl_{)qvi)0=Ho&|vgp5u{l*pM9`;-2+Ws=u6BafD?jg)FSk;Qn*9Q>{bGvb2KK~Pa
zZZ|GtvDz}U$=&V>`yK7NYwY)axG~rj_Im`bK~J%r^7W|<VRFAESh*yN;PwXj$U<`-
zScF=S)jy7h+aNFE>|)b+|KP9hlU`|78(;IO`qm(9%dn2OQ6GOavx`kT2@(GKoZjjB
zcu!>e*OLAI81?<!Zbam>^|fTbb5I}0_g(Dw>h`<Fe!r2wYwY)wU1Y!WeB;HCQsaFF
zVGOShBFibe$bR3ki|qI2F1yBl_d@^pW13y;Jo}#q4(qpgpA`E&Jelk-kJ`=Wfd2i5
z4jr0I4j3?K_+W|uZXe+HVxPj&g8jZQ+I#(7_>KCy(p5b}9h@R>W)G)v=!Et2M$Nl3
zzs^;Ayx6nr0&0&F`|`S=+Pz?V{WsNlgVv1Nw4s+%J|<X5Kj2Q`<A>%uje`e*-#!Ag
zcUB$!fV&#oTVfBYqaW}9;yOBw1G`DwS#_U0<n{l9)c4wY+pD`atSU<PX&tO|kM4$b
z_qJ7q&trWB>sfVgZF{tIJHERSzc22P?_P>c5a^x2vje!@4&MnY=tlVpR4@?QOC+)%
z_MD&>`WthSlU2Su=tc6G5)EC)QqA~oq{(Z}75GjH=C;9BcLE=?HscFC81>|BFTN_)
zobM)i?FRU@t$cTYo_a0ceJbL&=ev2aVfk+E<te_q7|pgr-^4AZ-xoMNj{ErT1KC8{
z7kGf*%F1^K?#6&y@ZFdozGowRci?b@EZ<FMt0}&_4->wP?|v37`1tNSP|(MBKf<El
zlkff*RTNoY;Kb@9`zpch;J>KCO!M9R-|jxXTU-gJeStrM8T9ep*U(J!-SnC3<GTlQ
z9BE(Rt?>Qk_XYlYw3Oz%`QrRe`0k0U+Q)ZCn0;q__cQ2Pn(vnRPV?Pov1e(%yN;Em
z`EGXXd+^<Sr7y*IKf$s);k&ul<?ur82k_m*0DOFRKTiIx^4;6muQcENHmgeW-IuYd
zG~fL<PEVTe?#&JN1AT$huY!;7c3IW8`T{RvuhM+?NSfd33;d_-bDHnwMX`_X=KG{S
zjPK^#6+XV3Z;<%;ZgHya^97#GhJ3!jA7Q6`zQ9jqzjnfRU&C}C-+eA^AK%TJ7C+xD
z{I`$qu4B57@7~JxeSG(5&bZGP_+Odd$9MC^UO(T>e`4q7yZP>qpYP^z)r{|^Bll)}
zH$D3{<GcUNeZbFm^JVQHneXOt==TLqn~sv@+W@^gh{Lvg_X`+Nn(vl#iI49d%n9)E
z-D6pF*ZA(=Gpmp9?!l?^@!d0M?;78IC$swa?t!#@d^g{g^7GvtxnKBvf%C<2Ki^%;
zuKD=x{><<51%52keSEk03itT}=hda3@8(0=W_<TdcF50nS2Ks7?>?Me^7GwibH6#)
zy8ebQ@bS#?{rGO)od0j}-S=_`KE8V^NASb=Zh5E6`T~z|uKy#xz`y2fr1|dCIDi!2
z9rV0UFhX395v%TU3=%^wuLV=Sz^_Bps$_elI>{5Taopqss1SVjMkM(7ZoVUzvBqt4
z8Zz#{7x)&mVts)VqvPThL>N0HhrYmhbSAMD^hHzd(45tX%RzgeGL8<()fadclKJ1>
z3Vpu7XTlzf)%XIB(+BxKVA5d%%I(k>czY)pw{D|RVG-`K56BAQuGiBb?(#yd5KB5b
z+!ncuasL?6V(^d6_-Mk-qW5e#pLStpsDEwoMU7`jt~<Uh<FmSfvEB!7aA&J~ZOtF^
z=chmJI2*+D^$;dIC*_@6^S4I+l&@>%Z<C_7HAmZaPET|*x1HNF+qAuh@5U~`{Qw-d
zD0e>c-4I=NPIU7r12|$zN31}H-KG)*CL6<RV&G7$$TSBs*90lYV3qs~oN0_e69bnT
zBbajBEJX5^h`j+TYNFg>GP&Z_dZRTM;2ktd1ezG&fM5h$GR&w(78PTdPctULxH+aw
zJQrBv6ny4R$#0qfn<L6b93v24m>wf@YHSk+TZ<JuIOP<qL1&38%=*Q~2sANZ2D>CZ
z*yeTHQTyw*!}s@WJ*wj1(O!BE&>rXD4XkK9(8Pe55VVKzb_;tAteJ8-*0gVLR*wV<
zD=-NNq?cwszHtsz8van$RfiR&DfL(d$7bME6HnoGR~*~!0)(pBAcug`lucL}O=UlR
zIBSj50LtfMb)D%&kUl0j7*cG4V;~bvkixy#bCv?Co`=vPNtj0A_BD(&LmXECBVGwT
z87rV>$|+b)CWbg-WOC1eUWgT$DBK@RCWg3YAXDIS=uKGB(VHQ6n&7>VM@{f4$O|UO
z`Fcr$(<s~(*cs}pCYr*jWb;(+6KI~oS!II|SvWh!@HEEEddfh6Tfr`T(hzib4-;_z
z5s%5g3_uzVG50$VFQ;<E?7I5J3+l^jlJlz<RW&4gtr$ME_v~GCagFC=eQOujR`sna
zuc)3~U0b<m*}SURHRY8Ht81(NEp;~>+wd>eyBmVn!+s?0+Ir<qan~)W>&yutiJPI;
z#oMFS-zN$ls)2D=8_K#<zmya1ejugEP<L16c@P=u;^hBl?@Qq1s;czgtEH=YrL&Og
zkcA@MApw$*jU+%ID-8(&Lc$Utq|)hhr<?RfcV`2XW*tOC5JUmTjtGc=g2*PKg93sq
z8U)1wWFmq=Kqmq^peX<EJNLU)ubUt^&I0r2{eHK;d(J)g+~wW(>eZ`r&MjC*(~`O~
zYGrK_W@T-Wx8Jo4R@R7)jkw>??psGTUTo&o<nE@n`q@{b^>=XMBlGsvjJ1ug=rFgs
zt3B6L*S5N)f%c-O;Ik9d)EPmpp|zoNO+#D#rXaVvuDdSCZK&_;Zf{)$>sLf$C)s6m
zml*T*TYhv`Luc3W`j)!Zy3UD{mN&L{uAQ=c-eF4@EY0oXaQXbDi<d9%Y(J@?zPoGr
z!Sm)t%!l)Fe`!a2@Zm>i=S`ZPoiSnZgh}RnFlq9nDcP~uZnvSXt6`7q32W->$IlqQ
z3f--5%62xaZ|-VtZ_7@eHhtpssV8Q~x7K&8JD|S36S0=Yw@w7z-L$TC6|k|Ty{>ya
zuJ{AG+W(jAt1-YCj0>D=T#f6wHMg<7qoFN;sVOFOL%pBiTz4z1L+c|m^uKIi{oi0(
z{T?^?z5D)!QSWS;gMwjbSNH0M&dwk=w|NaGC%2}qwY3flc}*K~Sj!D{tNGcruBAJ-
z78Bmx8uVFaIV|I*RYAwnPU`Mn-M$V=>eqL-;C%ewh`HTo1_N9Cn7_`3hL+|ojCDhO
z<eJV;O?^`xCbg|$Ly&9AVS?M*gRUlAOIe#_F3e4<>u_Vpb*)<07<^<`ee!f(&W&x|
zn>rf0f?VBdth(IMi`v`P1pZoI)6k9EXai@naN)1V{StRAtlO6MRdp@7=GKmNoejB;
z?#^IUOMCs=rFKX5w~6M42HbbowXN%FSZ%jyoW9j)j^|^8osTsw>mcFeb9v=$t#vKX
z7UWu{O|8q>8N(HlYh2d`-v15LYO~Fa#@XgWs6Y6y*~hk;^j`S*fW+9QJ#pbEJT#N{
zLA0ahPaysP=Dfbcj+#${Fr)5!+mQ`5UjLM#4&!B;4K<Me`I8<>#A}+-L<sFE{tV$P
zVXe??s8R1I(Pl#pdW~rQrlQ_;!n1_u2`?31CH#ueY^YK1UqnAFd{X#Z;hVx;F%fLX
z;%Ngdo;J|pX#-cP+~R42ws_jWv&7#lw0PR!TRd%`#nT4Tu7vs-eSv84w1E~+8))%V
zffhd%Xz{dx7Ec?vLG>)2HfV;?p`NRS3|K_^KB3vTfwn)Iffi32H~>G=D3=wQ4K?WH
zq8TKN<rYsH$XC3iEzkwfY{h^UPaA0QL4gCY+$m?aUqG|<0$Mz6;HfINc-o*Xo;J|p
zX#;<ta*L-8`gze7PaE`jyyT?*1B8bO89|KvR^i8lpA!DF@N2^F2p<*xLik(ZUxXG<
z8+t9CHrp>!`$CJS4Zg+G23kCApvBV$T0Cu_#nT2_JZ+%G(*{~RZJ@=|23kCApvBV$
zT0Cu_#nT2_JZ+%G(*`DS4RYK&3r7q05gsHwTG$|5C$xClsBiJKffi32Xg1V9i>D2=
zc-laVrwz1t+CYn^4YYXLK#Qjhw0PP;i>D2=c-laVrwz1t+CYn^4YYXLK#Qjhw0PP;
zi>D2=c-laVrwz1t+CYn^4cuWo?PAzSmbm$`c-o*Xo;J|pX``OS(*|wvw1E~+8+?nW
z4cg*q11+95_!dtaw8hf~T0Cu_#nT4zh}sz1{Sj-aQv8|1*}{W`hYIcf2l-{9>x2zL
zzG<R<zC<H#5S}VLTX>%EV&P|nUld*?yg_)A@OI%{!h3}e2>E7-?LHy=h47a`{u{ya
z!NOreyRU-3x9BOtgM<r&#|cjqa@%9-YZ9I;TqpE#w9gd%N#Uo3UlLv;yiNEmA;b7l
z|D(eG@w0y^{tH6J=%T#c&w>1>g*5*TC-OfaA|vb&?KK#1tmwUkQ-u6ihH@teR|y-1
z4EM)!?)FPOMfh>yIYJ*#`%=-|)}8X3h4%db`UcTA3GWboTgbnJSnq9N5%2q;8N7>V
z-y6W4Mbo&6eES{&juE|=a3A5m!r8+4LjG&c`b&hz3s(pmgw4V(;RfO9LT@{LzUT{u
zpBH{Xc(w34;Z4GC3hxqrS9rhhheB^V{e)<5JN<8>w+UYszAB`-0mu1QVT|8vpo@j&
zLVT?Ru~gxH0n+49Z0Og`VA2(^q!Rxhi&s7U!)~%148uI&((Ge93^IRUIoq)tJ}HOO
zV8>LU2bS>|gM_ch_mmq4nf~o=1<xNmZ#?EBdEKOWf83GH@@$mxYlO&yv4eILuX-`c
zqWX5l7Y&~+{o%8#`pJ#Nni=6c6)9VRe6-!BYV-kee4gh#unO^HB(EFUVE=(ZkYz@P
zFKY!I)ps2xl;45Whp*(kzO#|{b&w5CfIiCk!<Y4d5!H8RL?6FnegF9XiLZlfuon7G
z^Cvq}_8H`(`W}Qnj*tDr6y^0@g*^35MB=dx0!w(2>R=hu*MwefU;JQQFByWD<M%4_
z{<s-(z7BaD2M>M^NBg%WGF}WR-@gZt$M8A;c5H<{u1SCRwut^3U|AV#ma||EL7u<e
z*lr~f+l)+CFb?Z)6nOsd`dB9_w-x>4Zz_LyxxJ@OnK<3Ornb-bv{{}wafY*Ees7!Q
z&DGXgKbz$r)Z$t8wqWnwU~*p?92ksl3J<)lwrBMCq8n?s&OfMj#L9-I>nwNT%4?MS
z=anxsRZex>U#zU05={8jW3$40hW>CUEtM;`^wiW8U0oY*3iqp@U%E1YMe@9+`uT^h
z4EKy}ISaW@u1p~I^!D%EQ~L~`H?3QV@F8H?e)u@e7=1qwGx{k^5@JTDF!zWPU2Tw>
zf?16vlDk4loS~3mM{Li6i4-l=5GVQ()=H<o33Z7?k}vRLiPXy!r&%y;hZms)`_}Ut
zExsNfupPbvtYl&{K8v<OD2&t61h&Hmfddm}<U1{&qOCD)hr3abP9(35{}!2I+Sb8#
z_`A%%ftFx9Ony+pmHQW@Qp(GAcr^M~{&Tbf+hN`XVhHa$gH2qYv>)FXXPj1LupMUA
z_}8iMrePN%Uy(>A4sw%1bHkmOj~|X4Y==1sl{6}(?J%PUms>#QNrRY28w2n@I5k-<
zCd%(c3$Pt_9Y~jR8xhzJJF=|&M(UhA%#oD?avOuxlu~;XtR9Ss;=^ajk@%nmtc?wA
z{~9W2JKP2=XQQwk_Tw8uefx<_l=I;bw!^;hS-4-MW{NB;{{dzbw!><?{0fo>iX2@2
z4XT<YvZ{PM$1z*v@bV(6nj<nB3=Gj3vmL&hz2asnupMTevyK@HQj3a7#;be6^4U~<
zxD5<+tenrHupQ<=<JD)!f|3J}djw1y@~*+aAERq#J6wf~o9`6^nWuJozQA_a4I@#`
z2Ts@ykF?TsIXed1VNO=O`n(X6O2s7;P|Tzjk_j3O4hk#j3P#)ERUpe>;q<K^z&sn`
z?LD=@Hv~;wb(P1U25pC*1`fz|1gYBxs=|O=XOOzXuY>`)4MFNoQR#9%hr@PwI#k4}
z%gT308?YUAWIi_ZG;6uC{CsxgZq=<S=QBQRhdE2J>fz;#k`CM9Q*cUR)!Fh(sOo_c
z*BDt-zMa$aQ29efjxEpf#64X6f|26}<kqbUQa>8t8kz_a1NgB9Fasn;utn|8EVr1{
zj}Lg+>dr3z9Z%yE1O9B}yaBlusCrVW=9e#GubxufMdi&TpDwx9#=E$DH0Sc!fqz2h
zV%0~LpTj;sS2oE;w5)su`}}+bui#kq^72oz^aU-p)p%s#xn|X!?Su2M^DKUlkMqJH
zsXMV~$iw(>w!@sAObL6uDyB{and$5lY==)wv7tmJ!G>Tv?C5lcKT2pj?C7%0>FgJ5
zhuvDM%<RHZoD@r6hHtA__2A5vEQjr|E1#J81Zmg~-)QAiGZtePv7uf0jLgL>hwbop
zt$b#tiS5I7*xgEIXP#mEupM^t^E3Nl5VRe3<%eYco$|09zR&6}%9!o*sa}3@rjGSb
zixqQnFwGf8KBw*Q$tJ%n!|RH+!@QK@)epupwPYYRG_R3(^&_#2Sx_Q2^v_TuUj0lm
zlc7r34p(8y;?-M|nYW;uw!_bv#4Ab6KQ9G$l6ukM$VoDigMrW@)JrCMATT(*1spEW
zh$vb9eBNL}tjA?r5JLSeVA$QCtI#fH+&*|+mZE>UW2WYF*svYu^j0w(zu68S3yF-~
zyJ0&_0@rwE947#_!*0eC8Tt~?c33L{Epp(=1l3pZ`KKZ^D@<QSRc0{?+hGz^wJR4J
zY=<3PlvzL;w!;Ua7B2aqgqd3)tZon8lIn@2{)mUaOfN-YJIrr0s@jV*Y=_->Ok_@A
zFA*D>!U+1G8Gymlc9>rivFe%(U0Y~7>_%}&W(`LH+u=sjw>UF~@~|DQx2`VBbg~?_
z!|sA>%8X+<Y=<4)k$IEtAvUz5H)ft<e-InG$j*6Bm^p$1upJ&^jPt_GF_eJqFnbWM
z-W+DmWS3w&Ocn9!tHaE#TsN>Cb`01K^UVTnhaKbAFtZoxrat2tcZZp^WL)AI_l22V
z*zZf-^@!yf1|<hUD|=;gI@HnZl+h_i@9ybLFm!wB@>uFfFf!&z1KVK|ob$&x0@x1M
z8ND$m;a#1CsTvWK@Z|7961~gz)W>6S-U){BuEW^SJh{VOrykf2vsKsrwZ2kSP;>?Q
z8zvKE4G(!6u+@zPb_?>!1TXaAAum3EEj(lVhwxd#HTWtr)&bb~a!U@{4)e|zh9kP!
zFl>im#|AQ%NSHfyIzcP$k@a8}Vng#~=dKrnb$XWJ<b&)r>{j+xD1zSap@6o-BOw)r
zskcBDUmgyq1i903_(&$)XCv~vg?zCQ9_V62e;m4agroQxC!Do2jeTc>!CwZWjwWyR
z&TGMY2K0U8(cn3pGmvi)zllEZ-;3%?*qM38<2MlBjDfL3L*asDaJ;Y0@JEKiu!5#}
z^H5nei`+#<(ISV*$XO=S!)cn#S|g^yrW&@>#-CM2>*|q-FkW$BDQ&J@0p)fb3%TLt
zSV5L4#e$d+&MNcP+hfWGgagCbMW34s1*4Kqrx{?!itd<;n@+XbiSl^1?Wc@43g*va
z8U+)%!jR|NCml5W!~x1>ENfdK!BUrZ>>8wa(4FXIW`ZNqz0AyTL|HF0GaXUc%gkaV
z*gGBtIL5Mz2~9|53(QQXBhtOhY;;6f)T%YwogMV;NcN4X81FVZg5ll4s9uunWoe!T
z^IqTW2(!@r2(vJZ2-6Mc@V?EE<Ooa93=M|abYZAR7KVCqqPH;AlcPgDxzA9c%g04t
zLPb1FJG9ZIoI6`|MAKP1mc!=zfG{|QFdr$7KRA1tacANfYF&v0LtMgYBs1e>rVR;v
zLMM{Uc$wvCp}j7^j^X&^{f@o!hreg-h~5U__(!39+dibBd>f}s{$DaF{T{yLiw7m+
z@!c$x?}`v6rK2WTAm6YkzMR&dH8iX|kw%xv(s(hAGdGa4-Z;sk<D)nM1&5i<XlHgI
zw8RG@GB9Z5N(wfkrs}XH9Ey`glV~Zr(OHU;pDdac;p_yC#Sfm8gkfk5`?>!E2AqF~
z>76?vA6b0DRBJpeGP{9Y+3}4ui_O!pu3FV-7PPBc*3P3XVh%P}buA4a8G26U6woH~
z|5L-wh%FSZBxhF&OVd@fxo&IN*bNIxn((#K5U>vR%FSFnU8|c{H@7j{-q?r<{K#^1
zid#nw4KU=57)s_EJKDRr!knF|GhMa$Y^F^$EPvfB)4mt>)oXJtbu@g<t*<j<$sHPP
z<~|hGnzkg|tZ=-|U8^}TyX$l}w>CIS&-#}3F08Xon)J7>irSZV>?7OJR@#mRFvj06
zJC=6$M_K%TSnp@&U=M(Uv<E;IX8ZLGU0v;+UD+AqCr_L-BflNM9{*W0eP<6CwcE`4
z=Q$uB@%q?p&a0?856_<;B->3s0~e0M<0*L`MB7dNU&$X`oZJ4ko9=7Aukj{tSbXGX
zTr|E|r|lU3%QG7?;ZP!eLyjgwXq@;{g#1g3@^gfT2oDpUAY3JE7MiUR>YXO~eBq~s
zUlM*r_)Vd=-TbNOUkXzgIQua~xVvz&@DSk=;R@keA^w)I`kxbCE42URpqH^isGobb
z5|j8DLL4mQHjJd{6;7NZTrA89+l3z!ULgE}@J8XI!l#AYa*%r86sGZthxBxz+0cMq
zD%xyhKyMa(lkidDGeWaXf!v=&n+*!+DlB*Ex4qYa^`g%ZG9(Afdxc*Yen<F-um~@c
zC<nJ{L%!@Ky^ru9A)`8w-ymEkJV*Fh;WfhBg!c=7Dttls2VoKm+}an87ETi$EL<jR
z7MAg~Ec!E4I7T>Kc(8D_uv2)Z@H4{i2p<*xLik(ZUxekj2HD;S;dtQz!o!3o3fqLI
z3ojCWNqCF!Uf~nM7lf1W(vt1X5uPUegzziE*My8AOZh=UZ@amxXm7hoFMG-zD4Z`m
zRCv5_lkf~8&eb_WMmC6{%}=ZR3ejH_ep&pli}tphcZmOe@x3kQ!{Yx;d~eH%+eRN-
zD!c!oAC=-)3GMX+__IaN7al4+Lby!0T-YFN7V^~x$GKj3y6`OF`N9i@pA}v%yh?bj
z(A#L*eGz(}5r3<2oA71fpM-xE?!@~T>J1Xs2*(Qd71|%1kULzo-9JIsiEa>j8_Z3j
zdxU2TKP9|a$d~SH|BFJtX(oM#&}`*Fe_u4;I<x#G;qQfi5b`fDmh)W_u~=9xwEHyp
zRibHAK{>l`1ILM;DCFOgEZ<+qeRWBjEj|#piN9%^H&yb3DOZ7ZHShnBZ63d{KZ+-c
znRL%N#4$*?rQvzZ9aDuKuq^E0a|`o4Z#*d1!;B7mUD<IEK7AcBZbjOPdxt-K*&Hx%
zn+j&DU>S@K-+&T6gJF5t%S`s`NF-ke+2B$<OT8Rn_-uVYxzlkE<-bJ!@NzjYqU|ou
zq7RT`yKIl+Ao70W>mVEa>rO$CWk!cD;~UzjzKce=dm#03*k0c`$oo3T25&+i@0I@W
zWoLj9)wemKkM~%w?{moeI@D1NWi(v!hcCN?Wk|DCa5MCAeC!`CtGvE1BhNY$k$Ak0
zhxY~kWP@fI)7OPw?f^XC@}BGuFZXRQnD@u6kc+M@j)TV?NYVb?85u8sKlt%Jh&<M4
z2f&UOp^t0QAHFSOWEz6Ouy4qM$(QhaHm5#Jm9^>DJjh@w)?W=XI=nvCiOM~Q{{7qw
z0lggGWAOKM?&K+x5Kc7vp0;_@rtUM@toYvBHgEY%YcOw{Hxzfn?YBK!du;9DwFlL1
zz3r@<gG;VVpIQ6K+KX$$OAg=CGiC@3mJ-3|Yu`@py>&q_X=Q!WNlpKnS=+R->FLbd
z|MAzizcqL2mIcAdE5F=yJ@_{?ZO-#|2mc!@f7SF7_%AnY&GR$h|9)jyeZt%?z}|0O
zZRNDeeJZC0dkx&OSJNoSRyU2!%ijOkxCQrZ+w0KRR{nb19t)n_Hg>@ew}n>@3$K`e
z<^0R%$7_NshtJ-3%L%o^nwHf5Yi4QfGUNuLcF@GW^;AEdynOCNw0CH2ICJRAU|cn1
zPsqz62ie&X+2JO8+{$oV1tdS;w6yk$rtf7Qw~;z+<tB0Y%J|JQVOw~4?Nzlmz``)L
z;L&a2f?sY67Hr@4*SFt3eJbu5ZtWz(p*XR;-fY3A{aLp20HLsme<;J=@E}4gxfshT
z7E3WgRlEm6@x!Wk<AUws@hFKeCI5(_tBsZ7f823c?gjBRRrWJ3oupMQ>=5@u>jgW+
zdMX-$s)=!f4njW3YdOxFUqV4mzeM>NgVs`SIzjWc_`di^jvD%7u!<5t#b;_7G=y>b
zU=@w4V6Wo8Wnrh~(`Ic4BgG5AD^3($8y^MzC5NCtMc0+R24)E(fERsr5cxqVFMIwZ
zETeopC{GuCx%ha{6@SG?(KV@az=q{P#jnt_qU*6s9Z47|(#5UlhB&LnXEA@%uzMl8
zQ=%ww3S|%h7ThHB@y*DkhuCaY4gjMny?6QzU<ECD(vt=;k2Ywen4YW_6BP__nx0(h
zI*_htGIFpZ%PQyslAb)wk!GZro>Iy_!{iAQ^%>+!&t)5sv$5eW@iJ7@q^GC93|_@o
zsbJq?KfW@O`-x0cypF2r{Y9oL25|&4MV3|U!oD0Jva;erk_U<$TtS1E^emB86?ane
zY>~q&7%VM4M<k3Cr(xF8VR~Wu_w3cTlAsPPVV<)-n&hHll5rR*R%|1EcnJpvI#w|Q
zH}v$8qG6<1+KG}7E!dD@q<9Frc2Sr<F?|@AZoXFxWS-h-k(169xhY6gB-rn|V*9~d
zovyHsts2S6G9$$z{I`xtt;YwGS}02Jhc%28JJ_}Ky7cEjR?yKTy?y}mY-l^nHu#2c
zdbsK;S3q-9`nGf>N@=8+zI~u7&`2?ThhGUaQcT||DqXRO6P7npte_7{y04L9`r8B6
zTFaFc{CY{>t-4he#T??jC7dM~DOOy;()&l;gjtMLXDjCLJU%euDI;qtmUD6+Du3I^
zu@y(Lp@)li;qTLGXQY_^ks5MFis>I~0M1A;y+!TLtmvYu#|LDs?(B*L$tMO(G}0L<
zrk|9m`4!Kw8&9e3qKY$kmYyzo8hwpbFRoz7#q_fS_r|2bdai<&l<DWn8f`?&DlX=T
zp0D5)3?sz~#$!yspv6Wb#dA>3syo{U=V9k=evpszvLA|)EE@7CKE@`}D`RQSPKLk6
z(lAn_9L{K_k&^)<Mf+6`BgGe34kJZJr!%YAFpLx(U6%Pi2LU5RSHCjz3DPi9d>D@k
zG*Zk^9!83;d}8JsNzgD-{H2voHRG~0j1*n@jLgGqA4ZDyYrJ}9=2sX*8b*rlRx&%o
zUoB}EDLVQ289qs+VWjBF56N7_`Y=*_)ATROe4o<@BSj~_ICB8ohmj&DhenEgi<5?t
zB5k5#)yp!xu5ce2#7oJH6ltuQhLIw#5i?R8K?aNzOYzWXMv50wC5#jg!&x^YMZQ5w
z!$>h>5-?IMO7K!}C+P`HNaQ3L$<9IO4D_ieaT^2%hugs60*#20<<I9<6Jk9s+kz14
zC&940KUbk$%(#8<x}5E4^lmMu4MvLGRHJGGI#-si4$~JvB4hV%7%7tAir5LIX&5Q8
zF`BI&&hf)YQ7Zy1a^OV?s;{D<aYY(NiceD2Z1ge>BSjKaMWgRDj1(PRlvzvF5hKOY
z1JTAd2&>yex1?dDxED@Mri7|sq{weGs=AC-VWjBJV<K}T2LvNU3e!mOTAl+KDe`NA
zMvAR$8b*q46o+JLsSieqe1nXuFS7)ghLPgut*gs2Jl$y+DY^@;Df4Bv2O~vCcVy;M
z9!83e-e~riX&5Q)kM?;-&m2nu7%3iV3>Yb{pavKzvIl0QxS0|#QlttqQluAQ8b*qa
z0VBnqa8NK(bPO0N-cAV^DLMv>6t`0XMv9IBBgFw6H;fcrD=<<lJq7C7E1T1yj%KHf
zPC5DnPt!;-4I{;K!N}}J<uFnt!8t#Pa|R<tnjOZfHwLA=tCKKQBZ5+%99~GGciEnX
zk>bN(4C7rV4I@RK++nw|k1$eXtFHa0eWfax=A)IcC_&cnkhcL_-B@7TkS|K`LLVOT
z;`7(S0OX4jZ=<x7Yj6xm>i~=icjgFSq{urTj1=jHpN5g*K1RYwu?XdO9{VHcksrf{
zGg2%*GgfpuwCu`g%cp0r!zhF7AMg=oJ6RzZ@l&vhVWhYeQel{W0dggu4hQkEFL@z&
z>02OIa%ni|W^jrUWECZ@#OH1yT~)(<iZBYia<)&<zb~VO8nlGd27D7@e780OX;dkB
z(~Z{#;aa3oli2$i1HJ~izd+ezNTdFY4u$&;yc%^*MiuT2Q=O*V{>I~7kTC~p7#S#>
zxf45dDvIlnMze8#VOnRx1*Mzu!+m!IAPt7#ObkTYolX_B2Is5fF}r{m3-Pfq-wXIv
z$`{IG$AaL$T4y6kCoksk5Plq1`nuP73(CKaWIBI_%ukR^=VC~j&Nsk$9m#Yuk^sM5
zrSll7YvRX|rH7#3*3ZLHz7WZDb|TY;WIFkjU^*`a=OQH2c@HvoBS|M;420+L<LJ`O
zUgwJ_|22~7{3|kVA??AjQ=IP{Oz)sH9&wONFW+SEg@m{toYSX}2{-ejrPTVl2xaq;
zOebGspN(Yw+zKhv_Z&D+A(_6(SkikU;n-_$e8d`)BSZUXF%EzGk{nNJTvr{up&FC>
zUkzgXgx0!^LF}aDAljWxXvM$Bv9*o>{SVl&y1=tVKJIPG$GuJWjeA?%H|}joG>$DU
zP#^cU%*VYg?;H0PffK#?=7K?d!@iS?d;3wq+u22z%{A-TQSZ}|wFcI$`H;Y}cpW_=
zoHS@jc<0>Gql=c69#?v-S?MC~_@qIS7*h&~qj~jBEim^Wlg6}IkMGcc#W?}Sxy~$?
zv4yj^*2kffY+R<j<4aL>f;uD~mLu<_OfLK`E*a(r6Zygm`5GeclF0KB#vjhQ6_nkx
zjN8ZH)i`@v`C`HZB(uV0rq&VZUS?J}qRe8}p6iIpUS`fmf)y^|D#uUsGIO0HDtno^
z(Gg|6%<yK9R?@x9+=Ybd_W-_c+2aYnLy8BdBzl>tLhnJOdzqQ$h_c@K$nZa06Jv(H
zD<;MaCj&$u16V&B&iELL-SKWSa-^S;(%@7?YNY`#41N8~M3{vciZBZ^6=4=;tT?aJ
zq8W3-B65Wpj4%r`8DSP?G{ST<dpmSSnjv{7QVCl2_Qa%l0!k6Gmb}-(BS-b#1BN>l
zClpS_snJt$YV=f`8a)*dE1U|56;1`jpw}NU9XLyP&1Brrq5ouw4xR^?4im;96$hJi
zI(kXYM=H&;aE8d>gF%Fu?j?iYMiFM28HKO!%dE_wjz}{+J4}5llfk7OVMfo8?_+g3
zzvd&737h5TQ9TTfBe(^>$<6Y1FycX1qL&%QOo<05Va8nwo80{GVkKSaUS=jcv2-sp
z?jqS#I5TLaa9*IRa9*GbjlAO+2o56t5@tXl?>$6bbg|&##YEk2-ceNyURKnBV;3ZM
z5|<LrM+$>wgbOUYl)#$-xP)6Am*8#>%kDw;MdKbtcnJx2kg%7T!Pd-C1Wr#9YkAUy
z{Jnyf<?Jm-jQflqc+}t=I^N~j6MU{Q1kC1B8dnywe7NFzLbeUi>9SV<HoGjB#q}<G
zBjD>U`xL;P@gw<I%hL%BV*xy6$g-P!az&OWYoW`s$NaAqTqw{H+I+HWvEYbaHqGV8
zyaWIR8B~q*t{{=fYbgrKV3##3ugTK|*<@Ze8O&Z-vuj>dq?bfb;a2bFiv8gP@SH~b
z7L`HYB69>mI}-TxT6|x;CQnP${#^62>WmlNLErqzV}E#_DB8boUIu-OoJ!vw`{pHl
zU%Vzyds+N$$jhoTUi2M(^J}SZZ#*}0`V;wQ>vuNi#owVl#CmYg+FXNd!!JVS{VHU>
zaBUY>6Kk_RkN>)LoWNf?oK3IM56Ab+)4q3}_C55pbqgPGbG6mr^=T5kI+0$RNUyBl
zj17mrm?>rt-N8GaKUiLav^&x`Bwk=X@mlo9j^v`{T)95YN1p5PE?*hQmF5#~I)3?h
z5uR|Lcqj4)=fJ1uk>@1%#9I$%!6)8-{4_-C`+8n}M{<;p&I@BZ#DhaHb$@q!cju#k
z&w1^g4SO$e5!(O32<rG3^P{Nm%V$_j?Ysr=@*U1f;O5`Yy9M>k{{dXj%fG(0tGO$O
zP}~!mcx~iXH#FAqA7TrH3m#ssFsw47j)1^AU{G6^%Zq>u2~-3hH%CM!_QI`o-A!N?
z;cW~5d3F?DCg5e0*;Zm%?Mr_hIP7HL5EI`Nb|*{5B*XY7xY^7zuN}l?PsEbx_*YA^
z33~55xo)ASCy;|s>d&r&Q;oUWj7pXPM`V*_+2pQSX5448Xm3;+8Na*)t~-O1$-!tb
zT@-o+&%JL2pY5w)rt843-*^3s`_`Y}>c5n)KM6ib7(sFTq=gK9KP9=V8xMwoA-RF!
z(~sw$`>D%nMx@Xt>avoV_7DC9D}>|H@6nokn2KlS<KA0C6F6VdhFm^bbbw9YpNjiT
z-!j+xGuFH5FRgYSP}THz0#Dudr{O=VRxVXhg;2HY1ohKT#oz85l`s;&&B&X@jW#3Z
ze)WEws3KQPF1K{)oTK2<(Uzl|N3O1O4Q%lH#Nc+8`t+7TJZQ#h&IjeT*xTO82qDnx
zST_f*a{+Mf53uo9e0~@E95Lk)%UmJl|C1s5^MTR5r-ctlt+@4#ZRkjSd;8jEI2tGt
z`-eV$e<7&03m+e>%g;26n%WU_C5KV3gR7T(bMj6nQSTHv`1oBF^0DYGy8I48%-40n
zzsx&t<hp7XEIP=C`F43f`S5ya-e}%IT@7&iC~VhYH%po6F#Pzmspf))PIEVblc!Db
zq>JH>eNW&|(}sxU>?)l^xUU0tchI8Ad&-!<NdH|QAYNEs5#JjNM_!0B-fwFI=jAjp
z;t$3+{63JpTvj43Q1%tlKe~Tm2JOmNg>50AFdy08dHyI0dw#2huJz3rX}_&3xOWUs
zCbpJnLu8$I1W?yC<>$>g+7tq`bN7HbwuivnLcIKfOBXLuI|tTb@A$Roh<S(Ra4Xo*
z+05NE<o8vGvTwpRuv`}$#GLyaJr2=5+p}N?G2^YxO%06Q?^lV78Q;$*$c2#S2}gi`
z?RJ3g*NqlUz7QlHj*RBe2y-tD-Mov|?qFvG@AKH!+`g(S*nobc20q=bDYD6k?IB^V
zk?`U|(|zu6T0ey=t&ba)i>mK-9Eb+GZ!JW+&vm(iKAv8Ey`G#?CKgJY-F!K(4Xd-R
zWqbC}P6vH&yLm4$n-G5voo8O35c-PCkJ=p#_05gVh}7>|#42cP=Yq#=doosfSFU~|
z&Sh6a19zyvo-4Ziyg05zlwp#v_HECAd=&q6oU{KWcP+CQi~4Jg^}i1E(BH>j>!6C7
z^NK%_K0o!zqB#{4KTv*Km63kKz$_R9dNCeo-GOJ)$PwowXyk~Sb!mYSH%rSXjraJG
z12$w4ia&;67#lg_X0=&h#H}|`dSHP-E)L7qArTJ8QjNs!^M_a7uPgH80k5taZc1TW
z9^_h3(&uSD*bj9}(99CyNy5v7KNH5FpK>)q&J2Aq%7_*64Fl5lmNZOQ%_nR$5!1jQ
z#^g^CvR%@1gtfw>gvSZj2wQ}w2+t6HT6n4O8sRsD|029k$nmh<XM`^bUl*2Od@MI#
zG2l$mhYC*+t`UAr_)kIx!(si+!tV$l5k4(sj5x{-7w#pbnI!oOgv*3$gzJUp2>ItY
z<t=VAkbk3-{+^Kkb(8+35Kpg0R|<C(GT0vF4iL5oHwn)Zeo@H(^C|zlFosKqG_5I!
zS>fKo1BHhP8G4O!G#DV>F1%m(gz#6wSA`*dDpG!b;X)yIjwk;l;VHuNg;xl#7v3d&
zNcfcSCE=fhw4$NjU4(lI`R6|Q3x&rE*9uP)eoFX7;T-&qWj+1_Ph2i+5n6nI@Glqr
z72zGi2ZXN*>7PkG1BIi6lZA7ION6V0ox(GPpAmjpc&qS!;m?HIgl`CoaSveoy9gVF
z>xJJCS_nPJF+LXM$Cfy>c>bUd5q*U4DB&7mtFTLGK4PfXBiekzKz~WJ#q9@uFKL|1
z2ZZMHh5Sz?x0Q(Wyzn>Tzb^U>;a|j0;}%c(GT{Is+8Hi7D;zEUMA1`)^M!{9k0hdh
z#}IKdZ500`VV7`&u!jh_Pl*1M@G{{Q!fS}odp!~IcZvU9;RC{lg-;M6_Y2X#6uu<<
zo$yT}^!}9y`3fY?$3WpQA>&MwKbD9zN%TI#1BG*ihY_K72@z?P_>IDLVVCeUBIJ97
zpAi33!pnqL2(KY>K8Q%Si+`8!Uf~16EkvY$75xk0uZ1rOUnS!F^Pqm*rVPP0<aadr
zRYJZ5CS4;OE947Z@>dGi2-ga`g&T!u2+t8-DEy4@N+JIRqTXwT*9*TXq>l>A?-AZ7
zd{p?DkS~xa_pI;*;ctZ7h4wuPIfm?|JpcJ4+V?83LUcyx_kG}V1?Bi6nrNX$f%}N2
zEf@KnLhnmx-@o8rDE?=JUlx8vc&G4gq2I^hG0|Iv&kMcp;G3dL`2C4?%sLX--$&5<
z^v#gm!NNm@CkV~g8}&OxcMDGyo-RC3c!ALN??JuGMPDVnR(O-}o5H(=_XuhC#{Sbv
zlW0ETK!zkGJxplN1E430X53wtA0%8LJYKj$*e>i6o+&(6Xy)wDbEW7Tg*OYoC!`HK
z+xwaDDd8`Lbhcpm?}UEe1e)`a|F$sA=LOJZLWWi)JybYKxVzAvQ&2ud^i1Jw;laW~
zh35MX`DLPMLrDGWgr^C6gy#t_5MC;@=O5JjzUUta9~C|(<ew?jPm6e>Jr@DDiT<6?
zo|C|TQ}kbi3Gi5tCXPhfC=&+>hYPd9F+zqmr5rtNi2DiW3TuUj36B)gR+93k3(pnW
z^BD3Mi~g+e3&PF9uLy4t-XgqR_#L77Dk1-%=tqQ)3!fA|D|}A)8{uz-3<Jvkz9D>D
z80T{v@<W9790+=p=-q|(JP7`Qq7M?%&ye+L_DNhRY!TW%P~g)Nl;sx)KPS9WNGnj5
z-!A;F@cY7_37-=FQuu<9CZeqWmN3odN6;3_0BHM90mq6zML1n(&#Ne3BKmmY3L%Y1
zsc*gTW5P3pG$&=bS&IX&7JZ$N7N#t}Pxxcu<3d`Oviubx4NOVL_#6tPSt&6i950+C
zq$MfK7YmmOmkU=5n}i+0ZlT3cK>bTaUn%SrUMsv__zmH0!n=j{2p<qWEPPJ*YvHRx
z3n7el`CFU)FA@$E4iVDwmF3ff7P|rTL82E6j}qpD^+GHQn@j(^0@C#1_F;(b81{dz
z87zMP=bN$Oj}uN5P8H4&&J-RZTqIm9JW9As=%16CM7Ib#gxx~_oOGJ#^Mn@&FA`oV
z+$_9Wc%AS@;myKZg?9??7TzPgPxzql5#bi$6T+>+=Y=l{UlDE>zAk)2_?9rO=aMqv
zvHE@=%yPVDs*>E_6;lA4EKfijvhE3e{z~|eM-{-c4dw#Vlz*Ey75V6ask37@d{PdN
z5O(yJV;PSzNNJ?^lA8#b{_RE$BzSG{7>9(*Fqn<RWAh%)mx1s4D8t0|4o32QKsGoJ
z#Ei%*Mqf4$Wl?=UhrUYOFR72$x!1Q8d0z+F;2!*r`IMiGNLfQ9Pr1Ve;6Bd=ba)+g
zprh@+hza2Rj_s1~+wDf)*FiS8cb6c@GNZ$nb%2iQyKY~M13c=(&(FNRe?s2ZK{ogm
z^wIv$A3l2)7*Tz9Lf_3Oq&`lg@89Lf`#Q)5f5rmhbC*AS*=NCs>TBBHohRz!n_jQ)
z8su4r>w(9U*&x`&6QP4;Og9U?++r-W^^zfYx$h|Ni?}DzOiuuPSHFdPw0|AwpPxUz
z_xAmJ2zjjK4uBnrv2IOzn(gu+MwUk~5puJ^%z%$q!={h=*`~iXkPSNaD2$!7*N0`)
zN3I9`<L^v=c)7yeXwp9KEB?Sf6Q@qK|LWg6{y<{7wU&=RP=(QKzs*G-coy*oK2dwt
z&6lTpYA>z5qBgvE&X!EjGiuJEhvTt#VC>4;qOIY+Z}p_7!IOHQV2|-zf||W@L3Zkj
z<@25&bm`pSvFVFu_QbM#t%yZ<lNX)VlK?Lf;f-H(cTW*`MS0#&9y_5n-1pCU-H$yM
zUitH&XZ{)U&z>KzUQ#<~_TF0-)&{#Bxngc@kR7;U;k=&Reln;ycK+Nwx75{!`<L_t
zdyRxd%p_ucB!)p^VNbYM#g;>B6QizJF|RhU+X*X{&g&WV^q_&UOVID)Ls!*a($hDh
zKw{xfw$;_f7P97Zk8R&}Pwm^M<9QJmj$0Fn@Fh%T8TYE-%Lx9Ej~<9Ca4Vii;0@1B
ze&XMSSbTcbJcuC1z&tEP#29#hB`d)~jDZsYh%vzT#c}?~K#Tz{Q0!s!8w#hB_KP!}
z8j98naRsO^{x+IUWC!ug#_2|i7z0NlpX9rcI9~uD#=vUi;m4Mx`f>Q^8&_Zt)XK*d
zU{B(FAA-07%%_V{ntDfE0sfNqaRt^u<9o*y_$j&)i7W6Gj3gRY;5jN(T!A?A?}#fv
zZ$}qb;1ZN0t^jAK@;Q9u;|g2^k#~(NV6MD{xB@4j*XhZF&p~}`fKhP}tNxvF1)hb9
zd|ZJpDk#JiFvsLVT!H&B`bb=XCn;QrE0AGd3ULL_AX$hja6Ri5;tHI`x`ns`zvW~^
z;tKG7T!<@hBhFqVt^ha9`-kER?2oP$;tJS&7vc(hl07TL6=2YcNL&Hy*!zzwP|vRV
zxB?&JAm1ylzyWCfKM_~pICk?}#q+cf?qpMUiFBJEMdAu9rf?yy0B_)txB{n;EW{O<
z%JcZHaRm-$L;n+T1%AwK6ygf3<XI}j6{urrA+7*lwM60yoXipZSHu;#2d6U<SKuV-
zjl>l=j*}6ID{w!{|3+Mab2*4eT!ALie<QBI)m%-HxB}*-9*HaPAlr|`6}XkxTqLdl
z|G|vL72q4lXk3A_SU(b1z<ih^aRnx_{YYGan>o#qxB|Sc`otCZ6B~%e72toGec}q7
zL6y<C0^I!T10Gj^LF4jq1x~^M3ULMOUJ{8bz~A@LxB>$?!|xVXAO*ee9#`N~tQv_c
zV6OIvE3goYjGG^oGV}i83VedSio_L|$N@#-3UCMaXk3AnZ2E7+6`0I*9*HY(KlMf8
z3RoP2NL+y$%17b~@E_zpaRvAs&?l|{-%<97E6_uUXk3Ap*=97Zz-44a;|hG0qlm^8
zxRnyoxB?aI$A3{=fj4;V{nx}5;9VylSAZVw|1)s~Uf~D|aRn@NOEj*)FHr8|3Ur{0
z{o)FI5*<A~%Rdi-EK(3=8NLE>1%3inB(A`Zp{C^gXj}olIA^2*KK%8KE5N_}eO!TY
zsK+CGp$zYKY0RLw0!M*418EfhP*7X}KHBpCtWh=8;Nl9*Lw6YcVbmMw5aJ5lj5=KD
z43$&;XV%@{c>I6kYe+S0s1`zYge{p1@QZeIh^OgQ5MGHi`gKTbL}oqG?r`%CvXC9K
z6EdFyhchyUTlrjr%$Jd*^LXai<FGaJyw}MGy>BC#&c~7A-wI=?lj19pOz(@}{u;^j
z1{mC5K}c^KbNsFk+cMl=$ok5Mry)qDcLFl-Vs?5d&foc_cOJNNkWB9h$Q*|xy=OAl
zgcP=CF7<l5P<}F!>E#XPpOCD-6h9Zq^nMXs{&8S>`Og4<VIb%L=k_k<dXU0%GS*iH
zFyp@irn3q^zsrzpUbjNZ^nDDRbx5Y~eq_Fbgkw+snzvX2_7h?+A4`DLUOtup&-l3U
zK9;}@pvL=H0wi#J6iWba9fk~o>w9UkuqRa}x~CNb7*v@=X+h$HvL_aI&>HoAV+p*&
z>z}m|#4H~-V0RxkU`!-#z}Q0EfIZ%!0Sob+aRcxNT{LdMIK~Ya|98X<sKml#+yEl)
zg8kwKaM`+}kb{&v#*r5+CQL($2kX+k%<O0UqX~yQeyo?7RgOsXGPB+hMZL_>Y{9BC
za~V<?9DOa|I?FC2JcJYvHpY6HdC3t8bNl7HaFi7F(rC}QLPLxh4hSU)UZ~MSLqe$^
z9kX`uMHW0P32u1D`Qg!Ndt)$s9i0CQ!=!JxWA^&tM&t^^jxY<uk1z|<5Mic!{d7c{
zDNM_8g=yIoofdd?bAH^kY>G|`#0t{_F&ps?Kl1YtDa|4e?|Xuqnqv!7b6Vf2Sp=D4
z1n}3?kX(sWnrBtVddc8dM1+~>CF9(_%pwae!I_9iMyDp<45#KEq%c@ca4Y6CH#J+p
zhzBRfdYO672$V46*3xN-{PIC{&eBMvcmN@0+)Ba*YpAfpV-&b>lP9=EdpzNK<1Qia
zi6IP*Cvcr|zqO^-BvqpTBK~0H0~*folL(L7&|K#ykQE$Bn23b&guTq1@A!lZJf9g(
z2;>R(S#~Mm2S^Ai5cV?jYsV+Ngp>@r=rhkO*AJcJ+1sr3Vkv>$l@x?@)B<^uW5Mjm
z40&!C@G;7cxIOexG!c}%eR^Iv5#g5xJ$ZiN38k-UPS;ALKB_&lzv=?Nuj)1^;DYO`
z+H?D;_RRjO3;e#S&xG1@-=W%b`>6KJ{;CW7zN(=W$6ZMGAhGYy0H0Hye-I{cipb}g
z<Kpc*J_zXWI&e{Y707xGSj|+xe^S6D@TwS$Yx>gI?3&rTZxW82wY%L_*b)T2@;KHQ
z9(3~^b;I-RILbHWDBs=w6X9ILeP<K64fN!P?5KhsmKF3wCvG_U60^?PL#^ewmi;jj
znQ=&5v_5g2`XgE%<#TcQw9*R$xiWm>BJ&4Nt4~}Z{<s~PJCQg}pYB2a=SWW>aprvD
z$$kUrPe>fQPdxD)Jx|ndB%Ts~MD^bTW>jx~eSb?2^+o6H5=`euZr=MX@91n_(^=P=
zrBhi~cI?I()Am@t=0mp?qjMd>|7;%|H*ajqSZdocc5_?CvNPf6-3>?Yc-hQ8uHILd
zz*m{h#ij9oqHpnVxDwZd<`#YQOyuJ=6Ovhw(<UUROh{(v)H|{${wHkZ*x$FiJl<n|
z!@KQ3{>{GfbmcCO)0a6}v?K91b|il0yNdruUvWBmm&eb7cxjCWr14CciEbCg_r^Sc
zgIvTXds<PLO=dC5ndY~=t(flJnfT@FHRNCRZNv@XayAlm#nxt&P?pTj{QGtF-O}>!
z)3VTp%^vk}!2Ts2uzisqTAl$}b0OatPQdFMY>??aA?2+6f5QX&|67;qlPB$CzNqil
z@ftp;lcur8|DXf5x#7~++WF&}EA$7>%liFCF0d~FI7iz)g8$=A+4&Rr-{hYCkyCa<
z@ZogIj+z6}pW9;2&{O`DhT#8O5A8BMmA{*RHlNnt%|CnYhrmCZ|F^iK@XL+#2XUXx
zA?O#o%Q^4ok8Sr;=a1cI2?s@x|3`eOXRv;S`_)Q3Of-LrlU^xo5OxVq5uPFJ?@PT|
z{BH>VMaXwZ)cZ3bf0dGcQTV!$ue!+RFH+)6;YYsIZazNprFQdRzB5=KANf+d`S{3}
z8uL&R1X=ujO?)?B>H}Dge{|;(@dda<^5#p8dO6Yc!WPM`6TL}zrtn<h#YE^epK9p6
zR($iNhTd<AzC(DA<nI$cD*j`_r-aW6e?x?R^Qne@^QDGfj)CJX749UgB0_$+aJ2Y)
z2qz1t3Fi<YUrR(fM*QQ2^};p64kF~cg&!0D4B`303x$^xA^$}plKE7l-(Oex9l~!5
z?;|2TD*7?uQ^IG3=39;X01xWtw>=TXhLyr9;c#J%aIEks;WA-PSTAf5b_h2JPZgdm
zJWqJBkoNvIZsAqJ8-zCr`KFa}e2Yu`p74I*kAy!FJ}vw=p?!~{-YcU2AbeBE=OOCl
zGX`;raJuk7;auTT;jzL-;Yq?%g{KQI5?(62M)+0XUBd4Q`}<P=T>NK*F9?4ld{y{I
zA?>v}j(E%=Hy|TjDWq);>4Sxb3zrCw6P_q+6Lt#E5L(O>=%Fze^<5#nLFj#`?-6~U
z@TbCm6}~8ZMfjTVKZN|-gZdM~a^V2sF2a#Q?qWmvy@Zp6+(?OhZYoEdCtN99EnF+~
zKG^F;pCUX%c#iM_A$NYF-YbOmJObMLVE<73Ey5>+zYuz#>=#A9BK(8!O(8F2wv!N+
z3U?A#35N@-g=2)1h0}x<O9uMpie4bJ*fQYLf{N`m3TZ?|+WTbFe2VnNLRwIf{;H7H
zQl!5pq`?&FCxtYVBK?YxmQtj>k2S5LNPC}Z8b*<xETlOU>4Sx|h$5X6()x)scbOv6
z0E+l2A<dphUnTTD(RYcar4!44F5D`7UigY|yYLO+TS6K~vHoyjwQ!7Zf^f2MU*Q45
z`NBhltAve0npsi*8NyErKP|jm_|L+x2yYP5GK=+pD12P_q_Ds5^S_J#nh@|0`MPFx
zAFlEDW8pZV{T@UAW{RFIoG)A~?EgKrT>K_s|L-aOi^y^J2+tP!@2Lw!UnIO#_<7+M
zgqwv|3$GL2D7;yCtME?Y-NJi>_X!^qJ|f&Ad_uTY_`L8%;VZ)J!q<gw2;UO&2Q|lS
ze`^EHFacO5K7&%Te6WyzRg>mFpv3;)m;WWcvi<yIC++iL-+lXk&rfz7&NEJxy$1o<
zUdnv7@kc_LdB6xeSP5brY*_u_%VvQQ^?ST}cRWkL|8-~Zu^jBVG7UTe$=5+PxB$<d
zoA4d(4_{UXhR?GsIRFXz{Nc;!92RZ&*711vf}0K7WqTY4u>;B1K{hC<3W6*%I(%6R
z=%~KIQ=R`N_2F?lukS46eH~<jJ)v(#gyFNNqb#Zq`yB<_QAmAdNWOocMc&szHdr+@
z2tMaeLZpn(#Zi5Or@8S_A0OkrzAvfHL?DkhN9@@D^+uGjT`$*Jvt$2P`n5*;_afwG
zg69w4)!V>`_HQ`)R|y{bHxSA9?+3`^QH7_)j+)U}SDpa+wuq7C5iEw>L@<Yd@AXkX
z+l0RS(S!9@ou>-=u#Ec1jYI!_wgb7s+rsH|e|_)$x2NtqdB*$nf4vB8;^^o9dT{NJ
zYA>kmx$X0{m#3$0Ila0O9+;Qcej+%w3InNm`IxE4!ozhy&$!^RaOU8SusZC=JE|jA
z9qY%tv?E>}kMO2!d7>jRIWaA<&*$bo{@8xO?5Ydk**d4TboMCtrv^1;#|FF2Ii_yj
z4+r$@vHO;A{{bDrUOUsb6(wQ5WZ0G?JHow+x75Sa^|)hV)%PBA=)9)~^z1cw%OxFU
zwjcKP?;KkDc)q1z%Rg^>a9g<V&yZO2xyN4K7VdvZ$BXc1osD~mJHPT}y$omZLd*`o
zkfKLy1eQ*GkIX(`#>1i?;-(T0)3k7p-G?ghYvrva9!oBvTrBkrOIDI~SXDD2kz9_F
z*b%IF#L&}>m15|gcsfZZxOh61MNj0{8c(F=K_o_x$;9A+doW+b;_M*f4}}`|xbpUs
zyn}^zQ*h#7F6ekVVWExaO$8s<ZD188ev8i(pGLzN;~Qe{Z1yVlC<{9+pB{)(`nY}`
zJli{aKj<vs=FjkPrHye3-4fvAN`6qv%WolaWt7+6*$mZH!QX)JakZb&*#7wI=r(*@
z?Hd}8`7!=<fR8Jy#!8sKX&8SEbMI_M^1`h0M_1CKdhurtd|WwOc^_B)M6CE6KH%eO
zKNs_RXS)^?6_22s*gM;i>57w#9PG%libbqCd6*;p-q}OI#7?}JsO!;((l6p;cd%@1
zXqzFI=;Qir@G4HBf_;mff}r9h$YSqoN1}0(`-@ChJWJu3BFidvXI~BwSy^!r$pb|W
zu3+2nadoPyD$Ziv*&>HmyvE6xBQhHd<UPoIT#Hdq!Kg^^ab+IckXGzQa#1l!+dKPp
z(ubFDV77PmL0AOXJKNFRJNtZ;4284}8GC0hMAyv6wSn4gzE=!np4vadp5==Cn19Ni
z)D_#0QtX{=9a}Y$lcl}0skro1d@!j6Y~>3AduO+>Yw&Ts31r35_<)Zq^K6LwykqZd
zHH6c{RaZG5n(5;@7Ny!dTNSi-w&b;UwxiM&@^R&bN@r*O7KV?jBlAA4XIaaY6^l8h
zyS0j|Drk-eA6L#2_s-`3DDZK80J9jw-r4hb9v>L-s*yDn&79na$}@Oih*giRV1PCF
zxK1`QzjwB4D8F~M8$f>VY}e<R6+Kk-_<$K!cXq`9l1~gc#K`>K*-q8`3c6y$$JNzc
zRI!F<>FJW!Y`lvrI#~MbK>G=by|ejK7Cx>Yw-GI?IGH1QzJgaU_s-@IJM5k9RB`WY
z=2&%S``|q6d;vem$9Y+Tq9luk{1hL~$Ca~_If;7V<LWd8nMs@s__$tgLr7%qXE}Ua
z9i7g!vtjI=?dY-$qm$6b)zz=ew3CL9>#y*Yiz_x$LwW3-?aC)+Y!7+(xVpWqr)G9%
zd+>2}<ufurA`Kr`ZjKwPo|*AJuI^ScJHtBxeO#UV{LJm7v3IsBKg8|D4Ifu-s2i(Z
zl(~=72p?A`zc{lmhEE??P7e3Z{uh?R$JL^tV()BTSM+h^rDS_&hwKo1TzQSy-r0QD
zL?72`v|xK@Gk_X>TpKWD@#?L~Oapab@9e!z0>ABx61)`LNqPkn5;;jmvU3o+9DOQE
zJPLuq;oIPFfks5h^5>Jm!<;@Y+kz14j{w8&{#=E2G2`~Z>vEZ=(L4I;(Z}^RjH-%n
zH_XSCA;2<rFM*G%#RJ2R$)y|~_Re-Qn8<J<=;NvtffhONq6F1fRY0%#xc)m;9mbPC
zI~+&?w~GuXl|HVHF3PN-YWTPwgWj2sD>H9HSlxDeXV1e@a(l32?`(dXQPpQy6+W)+
zJSH;JIUxABQkZ*Zn;#|i&gRzy_s*Wdrs3o2MsY}HDZ7Tfv(Gnui!+mf^l`n}y1LBm
zAPyf_cfmDfdf6U)Tpit!si8c4TphhJ!|2HLab1e`ZSQRF<H~Seyv=5grv~hu%^t+7
zH;0)Xs(_CxRoLFyuW}6Vadiyro&C>bz{k}wuy;0Z$@Fn`4D6lFn>c-39Rqu34`x5$
z<LX+$w_WLHpq{<5ImO=Dq}eH>v3EA<E>HWtv%d&NhHruC<4S^azJYUwy|ce=H1^Ks
zO_7AD!rs|DIlPcWyS=l21;#Mmb?D>DlRNAV_7Qt$vsKsrYrYcp&R&65uy;0D+9R9y
zEi5qZj*VUDG2-DNFFt=Q?16kyf*aMBat+Qx#yS9B)Ymuy__$I7_Rjto8-|Z7LnDS^
zJdt=F<#--rNWqbtz)XgGfaKoUpM#cNuYmmNSq9JyvPeOgwcy{uh@XQ+AJ?^z!rs~c
zj;bZ+gadmale`wZ^v|G}Ua$Nkq9{RDQG%Od?-qWIZENrBKcbXJ_!s=xbN;N;Dj5%X
zA(;HVGm0+D;dJBe4VC3cqsCLijLQ2V*NDkD1ZmV?(INP_K8QM-kZnb(=F3m`xRUn_
z=pP`}u%WSF*byEz<ZAr!HF_wXvia>p7vRxlAkIbRY^2?H2a$#Bm@&v)2@YMy$4mur
z3o?ukAf3FwI3L%ehrH!={t)F4Aeqj8L*^GqW2uwkbCFE%>)`T9+w}5oQ;a0N{F-+@
zuEz{H3VpY}jzW1B$@I=ZW*U;|r8w^)rk7{=P$bj48kto{(z}|uCZzD#Avb!xjF8Dy
zV0te`=F>=~m*SK*z1M<!HInIN)XQ%p!N-+zdl7RzNMY*`>nnd~`~=B#@-=N1$>x>k
z#q{wd>p4iK?>S_Cj)bG&<I0~9@w|^Ksl1OXwG@0@?**0jaV3Fc$3Cvw@w#;1(glN{
zye23uJ+L&6cLWJ#(^$$M?U!9}dEG^uf@9}r`i)}ac)wpXCvf=A;TYT5dITIjwU6|I
zL9@!}mpw88|JnmfOEJ?0b-Rv*9G%6pmcb>n+k|jdncp~kOc}STo?Z00zjMFrcX+6N
zfP7qWzrv6Cj}0dB&WHSPfR32+00reT&fCtHVuo1~EGA4uf@`XCw43jUST8fn91-tj
zro$15US_(H;KAAhIMcF=312{p2OVKAGq*Y-*2@g9E0n~|Ig!6E&|spMndgw8iSTRV
zqdGI&9TBsQfjK^_4lEq8_ZlSM(ZM^A;KsY0z(m*04s&(wCCMqE@1<i^7p5Y@EKEs+
zS(us#voJ-GW_r+so2uo7sX8q>RdB>COx0<Hsp_NIPgz8BVd|i+Fm+JJIdoG8b;$4F
zz&GGK4mVdz2osP>;K;c|lSO(iQdxnA*&>JE6H#ugmz<`4+;}fJTtQLU!i1Fs>v$5-
z;HcgnNL`8qmpj7Ok>UuC-pdRp3WRfZ<(%|Y=VvLZ&QBB6agtti8p2*?++u?|<fBI{
zCW>!AwMX=smR&|T+p<Rz9&}v779{8V${gn(dp+Ybdhnto-#$ZonY;_iu~-S5`6S#B
zCy%yCxXenH68K1Ho~_K>?Dz!EhkRC<WjE;A$}zu$gsu~|BT0(c*O4eiWH)2M#K;7U
z1&60Q7R=ZIw~vFT7sdWTQHR$8yEy9aIulCgzC*F+_EGGa{S+72eH1T-(qrDC*mL_R
z_RM~Y3+z6MS3_yjI~03vAH|;8PjP|WM=^BTaS=W*MdDmv59AVO{`<fmD9>~GqVn5;
zuPP7N!QnMxMR|qDdVN?ARQEg*xCCAj=56h-4e)&{kVdH;-sjalnz73^P~U_Rz7ZpQ
zuZ{2ujgUrMD$e~isuGh_Pzj=-5=22Ih=NKGUgdCPVn!r9%NDpNDv_ZK7pPBM>i&q9
zNBLZLKF#&Qz{Qco1?Uf+b)UF?{BaR7K5-5?R-bt4Ib5H3`kzDMso##o)9w%I@b!JY
zza`IlywLs8jp>OytE2GG2$tjSN>~y>_#R#~+CUdlA8lZ~9J>Vf+h%yigvk>oEr)AV
z%evJK{~g;pzxxKp(?2MVt#srpIuyRG*c}&p7_SfE${8=ASLZ11u512{*Op|n3+dqq
z@6{Kv|1Nji-N$w(#^>a0a<)7=Kf`*34T_ydCo9k?_1!96yrW9Ld5=mL?Whv>4gOm#
zeY$TY=hgbMRjT1M#MjQ8Fo902Loo+n^mS*&+Y8&cck+b%c>6iwQekQQZ1{_ok0`i-
zA~z+8%E?`4CjWL_@4zen(f>?E>=H~@-PPQFd9uc&Q@9ZS#G2Qt^Ac7gR(LixS&kMJ
zh1h2ABiGgJSOlVPz_zY?WKY1&WBiQqtKh|1-<0iaSl`^$+}@U*JZ<{K=~GY4j&H5+
zSa(2udnc@M#<xxc-QBdVbrsOI<{e+Rs`-Gf_Qq~7>N@M24!}R@>!)>%Z_SQhvwA~a
zXXE(E+3`nA$&PPqYafrjL!0Zn$Jezq*L5|wtpT%fT^sh~ZEqV7pH5;Ic-)CKPdi7?
z4d&?Cf45-xFU~NJRljNQM;@$!_IbsOw0`*Z34V{S{Jo=A8gv2vZ*yRcuB_JfHn%IU
zcYOR1Z7)nO=@0+L!jaQ%gQ;ubZq$FzCc`IB=Y8TMKUUt+@uH%yA8Xb>j05>>-p7x1
ze#P+fQlBWAvlj|%gWDk74cX+hrQ;6^ipo-l6^8>8gTtM}OuQ-_8txK~jG?&C5q-gv
z2!8)|v@p&`{m2p5uO`oO@r^vi-wKI-JNy=YUs39V=&$PD+_<^z=da2~Ww@(G7dZY{
z!Z^6+63-L&^&KFjO&w{N3I;L$B}0VJp5o6C&JxZSE)mikgY{PkTZAVIPZypm{FLxY
z;b!5D!aIdO6h0|@M)*77>q4GtwqGV3C7d8UN?0%K5}MBp>U~ypukZ%pokGU?r+)qi
zNaTNo#4%Wr#Hm8_bpgFZbe*t6X!`@A{6f+E)0Xvb6xzOjpdS)V^C_19M);=Cd{Dq2
zi~s3ZK3!NVr0EU$XA3VDZWi7y{H^dU;VxM6tha}7hVWqFF+y4`Q0_}Y{<}x|M?(I2
zN7{TWfDEBax&;4j5r+zw3i)pv`JKWuh5YB9{Huhw2){4nzhx|cPWY-YhJ{Z4K;bB%
z`8<F>SM(C$Dq*MaEa9cXYlOCc8|oj&fBu1u!fxT&LfbD5<=+tfFGAZF4g7x-U4m<o
zdUg@+Dcn!EP<XuXB;hH-^MzLkuNQt>_=xZq!ruws7FObKa<;#l(Doq%{c+J33V$g4
znecVt>=IYs_Web@m7>=OTZE?z&k=r7c(L&F!mkLwC45}?G!f_a--N#+q7T1S`5U6&
z5{9^kaa^{~FXSpo19ukRd{aT!h`)#Uw$Cs4GsHI^Rp_z(e!*WP{?SDA=XfHL?e~lF
zHkI3czo1VQeYWImzhCgpM-^!M{Q|!zxvvtT_v@1XuK3><+J3)~|FP(w6CwYM@CEVB
zM-_6fivFW8#66wzMMUt15FxjV5V7Np9wVGcg#1+D0piaQE)*UvJdOzY6-4N76Tee<
zs_=B-c|^!xApETO=A(*!T_yTj;Ws3AI}!T7Fa8gNKNdbNe1-@)hLq+we<QSge?k9I
z^k0cM&pg;4+^!74Hmnp@3Hg4Natnor3y&7s_aVwxiEb3O3%i7;344T}5PnL?_n&Ns
ze~1wI5}5d9;f=zZh2Ii>NB9HbL&C>}_I(OHem~&n#D7`%@4`2PZwYBv!uF>KX+BK)
zK;c2c1;S;*<-%6s$-*;*=L$b3yi$0h@Mht^2=5g>B>a)^N#WB%`@Tm1UKIU%;U9!W
z{60mw-ye9W=n=x*g?kF82x&padX2)9geMEv3BAwiCq!Q<>=k}Pc$@G6;lsjT2)S1V
z+xxxn55l*EcsR9kGZ}_lx#%H6@3T5i^hDuo;e6qt!Xt#sgv*7r7h*rSeGSo`FM#KX
z{<M%A8nL{;Z|XJTe^vNR;T=NS9<kn5;WpvR!aoZCBn<gn0r{kmCQzgY3jKb;BSeoC
zjuTE5+H(%-%@R!`VCp$sxI}ooaD|YTP?Y0;4MZA45ziOW42pEGkd{!SZx_<)iS(mF
z8a|Q!m5}C6q~8$I;)(Q5!coHAg*0$t`Ai|rnn)ihq-7K7CLyhuNc(+$X~;y{@9RtR
zCDPXm`|sOpt`R8Ps`3|w-ba<D>a6d5RQUshbVA4={-i5~f3I)q5voTEP3k#bNV`DN
zYlLfs_IwBadeJneqTD6IF9<gazbgEi(C^=Sm*{(iG>@j9=Y+o&{=3louKN9Z13v#j
zzF1f;93tFBi0VNMdH?+b(&}M37~(O`u>beeVDYoU8sS*sIN=Q8OyO+deBol@QNm@y
z<-#Umi?Bo3E$k7VEj&+nf$$<>|L?gkh`(8QweULOjl!FSw+inR-YtAk_=s?e@Co71
zh0h4L3ZECgD11fuhVU)nF}nW_CS3uWX7T^7eOvqaqE7$tyQ2QD?b$jG^N+7~d(Qzd
zUsRqme<YNd3#6Ps#(|ix=Rfj%*@4L8F)^5p#AEU9L6F7u$oD0<eC;_g4dnBmuY+vR
zfwiy+Yr`MDY$X^z&$8cC!aNiD{Nc-%gAr}FV?6#-$IXE4vOSK2$mdC42iagS7GRbc
z9lmTW=%_wU44O85_{o&lcP8?_4zj^i=%c^3KYaG%U_|v*Lf=IwWdF*LeE%**-q%4k
zn28rmjOXAFUv?1~QGJ{DapR*tOl4l*X5?9CA`*{V;fs1MZ<0D##&m<w%k5XQV_(!e
zB?qwMX2@YE`NMbhR&b*IyAJ*H^T&5^l;ioh9|?~p9RNF?hd!=JfB5kdBg-SG935DY
z{vqJ=ogDR1Kih=9{4o*hZ)Bb-%q{Cg<?clPe!2s>{M*3BDU;vVUaS*mOrD5;K(pER
z-iviP`i3Lv=5H+CC01cC)@N(oZme5xJL~4~k}K0^)_$_~;@Z#Gj@nX$U3&)yy9RqS
zO>BDmKmPi5c4c!@hvinT{A$z9mfO7YH%;3u7tY$cvT|DGK3Hjczwp?++F{`p^RJwL
z`TTfIc;)cf!?!H09olq4ZI#I$S{u%+S{aNRu;ql><C>P%E)#dz%5Yo?yvxD+ym+5q
z*>|7Rduq4y9fA!d5nc-{`!>$TGGp}pz@DhL<3wUlRPObOeNbswk9|-_5E98hqbz;_
zG{ue>%Ietr^sl7S$?I4vo%%GGg}qOoLRtJJG!>sXcoD_Zi3_19z7ijaQA4i)E1B4g
z&!TCN4CCJcKRK@AAaLSI+>4T(mQOW-Uj*0BZWN>w$!p`kMW*<8N?%v@UFNr;e)6k>
z$PY?*h5QAnl=5-7_9VYtJR1Eg|0cSUye8EOHvBot_h%E=Cm%L45ya{Jn7kp*s&T%>
zOx`r?LgXtF$%Op~4AX;AV<+b0eELicu}P?;3u#qq?=*kGmDAHHHEEFjnsct7smW?F
zQT|1=keXcTI*=}>t5It5U`Ljf-^8kuhdI(*KT}gme+Z>?{Y)lKM6TpWeEchtjSUwR
zBLUT<reoVgw9Qw&seOz6`1nRLwV%jDIe$>5_7|Bh=ljCcOp#^fU&3sr4iH&c&R;>P
z14Rxlzm=+HiL5G5a~!ip4lggJsyQOz`pK=+(qU?0n(uzg`GPogXo<ZC#;jvTgVds8
zl5`X*XY85O;WjY3ewLR~{7BJo{VX{E+8zPZh78xw>(RA~!qkcBDrDSzuNcTY&uNZ5
z%N4mPNR<B*mDLrGw9<4rJC<5Cl9OewpUDIjmrOu0lUhh7rh<U$Cx3FKQ|r>JK$btq
zy6Xop&xZJwklNrI!s+3vtDJ-yO{v?`PXp=tnYw+TD$w;ab%$RGbp1@-DJor_U^l;2
zJRK_F2UcE*Hd1$qbgrMNZx5JeEmxK^SXSz8)vYRjndH4TOK|-x=jMc|`$wFDQv%n|
za{j7KJut#v_Ey)FzsBi#sQe)-9a~<_6ZdfO3r0HE&(x39kaPV^{a6EVuAiwbYIkP&
z_u1~_175bev&(<a)A+=IKO5;>KT}Ui)%^0Y?A24MyQq8-$)`)Mwec=4pUk;@cHp1T
zIrt=&x3kaBl}$nevFc^z`?Al^SMUmk>u32omcF3HM%PcCYgXOaKDb(Tp2ZLHab9>M
z*@;C%uEodLL~3O$&DqJ6v&V4#bZaHZ3}UC?`gtOMs8lC1zjO3pN2fE_I(np|%QDBa
zUvT|&^(!+p1Wv*A^D=zH(e-mZ%i;Rz$|q)4lZNZ(jaEK2a|;Io*H2eIBh$iixPH=u
zjIN(cSdQ&Y-K}JHhA&W3aQ$@h^E32;O~Likl^>FMi1Kj#ywB<{%KVY?aQ$@hi!<{{
z!}XJsL)Xvkl!xo*$tJ%n!|N&q*H2zb=K9GuDk->r@)|MM&uyGBxPJ1Lxw(GwKcf^}
zKdUfh=KA?_GT{38oJrs(b27n8!JVXDbU1R7jAZ8^v<UT*i5>_H4sQX63p651mOr12
zx#aY5*%pLQAK$<3?$1?d7c*`jye>=8Kix4?yK<W0`pGYqs_$Y%WvS{geJmt0cJGGk
zCkZ<I@l{g_uAgoO;rhv{aQ)PZK#LrBGC}oKd}gXh%?i_3QPtNd3fE5(R5glI2iH$W
z7iAWahU+Jv#_9T5!ptoYR=0<4N%h21f5Zb=<|>N9^^@ObRK?(3DY$;R^O(pS#9qSn
zlfrcU9E`!I;QGn03A%pLMK}f5PdAD~GIQBAxPCU8zQvh6DG%4rdh6=441<=X;QHw<
zxTehBEQjl-qdPJTx|V|Lr=vG!e!>30^|Q#%c~6+xmja)PRSq!*TtAPa1YAGagE(D3
z`A#tf*H5Z2*H1oZr{MbO7;ybuNeQ@qItE-nXP|BhuAhzp*Uy8=fa|AY!1ePFY!<Gc
zu9Zi^pyVKEWv^^bhdP>_GCJkx-91g$&(!6y)RACh_>wOL*H03h^Cvh0xPI0dy)h`^
zU7duf8WEK6<nTfgz03C0$76Bc35M~mlY;9fPwue)pdPq>vQ^jqwZ2kSP_!QX4U-A7
zhKIZj*y_dty9N1Vf*1PmkQbl77M?NwL-;J=8hjNQ>i}Fo-(<6J{p6hwuAhwDmV)ai
zf8vE<ERnbm1Hkjx0hs5JjbOU%P1A7wT!@FoT`vXe^z1Gu4YFsjTiH)T5%k`N0_<H|
zJrYu3n0gyz@#W!wN{~AphmT~!eKsP$TR0l^!vl(-0IQoHIKoj!L2Y>8&L=~JkA*z7
zqmCzUmhoN!y@k9<<jvlhUZyWW#ZQn%(c3(nGw@WDe-FjqL8@+N2j^9gM<3#?NMH;I
zM^_AjPv5YLql*TFOG0}gS8();_jLh``u*($Z$Nsr6%B%u8eP~@l7;gd`DyvW!F!PY
zWySJ^lQUsS7%mt@e(7$(f<b$i;tn$?EamQzk}r?S&%od+*dXT5`5RW|cbk;_0LZ6Z
z^#y|{KQO;zr6dOJ9Psb0!Sup&ZSR~!+xX7QOUiHWL$bH!Wpgnc+%vsD;DSN1qC5D+
zS}p%Vn``lSw(aK)Jn9Tl7x=NkME=x9zJ|yZh&;a$bkKkv2Pl`ZY*0fwSWK9J6vu|Q
zz07c-f=Kr=GuIJiz053jL}f2CtB}Irm?pqUmOY-(gA@-=N%S&vsUy<8%v|k=GX4|h
zk7#$mi;}K)M-rHdgHwZ3g5m3fQN1MD&(b`ry3p|mvoL@NvoMed(+y}v-)2azL@Gfu
zuZ4@PY0?~bDR$8$@3rvAQRX`4X5fUv44fLBfm5S1aO%6yz&ppkq%i(X?;O8p^%;Mj
z86AI~86AI~86Cf8_Hz6jYYBGR^y4p_?BfbU#eSAOkaH({Q*@}C`V18^xTuljvF6t4
z#YY+6f4HT|iGUoRH8}yOKv-niV+n^N#e)rDetXj}IF_9|#YB!GoMs~3VJ|ZmIX;2?
zOu|zXyDj=<NpCZ7?HG>FnB@|Vflq%=_lzjbKlI{3H9lj1ud_=1KeTxn-Uy9vYj0~9
z-vDcC@6@rpwXVLYx$VEjxnp_Prmla`X{4oj)d$Kgg)h@=!?oP%hQ_*eE!{cW)MP>v
zmq4zodo^r+LEs^xrM-Tw%jHGDg#;>skG0a-(BOqz>$;o3#CN#8wsRD2>v;SKlD4?w
z-@_wNauD25YRnDggs>ZKD5JC3W9<Ywq>Rq*u?EM66O+5ZwV|9o4x|1?w)8OhVHAZ~
zICpeTSY~^b4a_@tl+2`u3$%=OS{iq_^O&{O2&qYsj%z!z2oo+Bu@r9Axz%0mxu&|d
z)ik`dO<?kSJ~gy9bgpS=tKU>GV#G`bIU4Z?xefK5-R-TbFuir%sJfxP%jhmK=Iyuq
z=&pv&uI2SDb?_dTIB9ufd*|9I%jX@obivZxJ`R`9U%Ght;?DMy;33ep{NQ=>oHe#>
zF0`(#t9eaZ!|E(fUU2Z?M`!0vnw~Y+r|jg3lV(hsJZZ{@$kU-^RijPrs+P6$FrHiv
zD-pKN=Hk$}8W&V+PCKo&uEIQSsQ2><EAJdP#j-iE56*|C#(4y+TeYq+$gP6Mhx4dt
zYG2ohTo;(_ZMlYx&E2`W&NW>@uD-o}Z8L?s*0ii^a4M-S*Vt0W^5(8w{YIQxyJ8@w
zj&-eXUJd;%Yi$J4U5~ukeEs@v>qC2EV^>3W(6O|$evW<44RWokxG=Ch{D?5XmWDP@
z$<`YN+~`1V9lA4RGG~P&WXEv98ri+Np%bH;+q}klyr!<Twa$c)!!~6Nb?BmVBFU|V
zBG|_FSwJ}~(56*3wDxsSj~=5FZVLJeas$dB*Vf#=sw?Pff^ST=Z#h;wW^|(KVO>kk
z242?%7njxsN644OnhbJsDcFE+b08d$CLEX2hR$YQJUq#p8tOV-fBdYrHEit0Ib<On
z6>_d+FuGPZ<CfM8ZJ2N<HE$g##l5SgxeM$K^^r?6-+i}Q+8Q<lxuzUuv#nhNv>CNN
zm|sb*%f@6gkjvFBSagt`MPBC|L9VM0%k2@DV`nKAIkkn&+uUMD)p|H4wXN$2a_Ce?
zLw$2&bHi$XDKxh=wnIdVuA{xHc_S3oZQQULE5mNfnDd4PoM$ZLby&9V+oi;PKSb76
zLj%r1b8E-C&W2n^H<nc+n&a5qtVA4bnlbO()DtVh1_(E&?)J60mO4&zZhalEqk{86
z-Rl3x-gm%PRi6K!yONu6Lm+`0B;X|pLm>!Zicy&n8Ol&ZMM8i;A|sfDWgV!+iFJTh
zg&MW4R;$+5s;yeBRa-|3b+i?=xN2>ywXL<Sb^O2I=l!00Pa@7P`}=e9Ir+ZN^S<x%
zjx+8V-{(2(-QiQ4RxI&qm(;i7Oj%ExnPIKQDG|O<$X(X70DDiM6AQR&%;IOb(v#3w
zUk_>3id8L`CVq+!o0hY|ZRPx?>_Are+O+W%%j=fG8uqpk!|L2liQ}o39$6TOZCz*7
z?K<v=qtV8eMI4xIugngukJvR28^tXgJUgu%uHKkOl7}<+=v056tPg8yTGo=nDL*x~
zd3kE$@&)zyiCvV!xqe}NOG{I8OKMalPve!x4TE#pu}#f;eb#gP2Yep-``356<ZI{i
zFtMQG%$&30XJ?<2HTHA<?XJKuaOuM9j?4ld_l$s4#NJe9R1w_U1eb_=m629OI(S+{
z?5$@y8}@KN9#|rF#h+0`@TNIfq7Ydrth_npWp#UB2zUI!8KSn<{7h;W<B)29QGq(#
zZn=1oS|zL&)(D%0X9~9pIWwQer(z(>C%~Z;juws;P7+QN9xYrTY!t2$^2UVr&KB~u
zBIPTE*9pHR{JxOyhgt4<VKyd@ayMaLVU=)_aHepcaH;T2p>a52=UT~63tthwCFCV6
z+bb5@%@5=%$zz4ng|$LPjbyzOg&T!ig*OTx6YdcHR_Oas#Q9JUc6{Fn<3K{5C4Hmt
z3Lyj7vHW8~<0?WnZX(b)iNG9O#j{+A@G#**;VHuNg~km;`I{u)Eqqj%g&P3c!&555
zKEmO`iNeE$^}<!c4Z@3r*9dPDJ|KKj__FXX!WedNYhTz$I6`=kaE_1>Q&~PA4_S%b
zh5dvhg$D^237dtd3NIAiEqqM)tnfAAyTSxcNo=pDuu{0caGLNK;R@l&!t;e!3U3wO
zFMLAyvTz6<AhW%(!V`pN39l0}I3dgN+fc+J;U2<0g;hd6v}CyhgcF2QghvV22~Qzn
zTbXYK@GQz`^E~BWCi!yVSEav6@~y(#rT>BC2Zf9=$o@Pf`Dvl~VnF{}$*&7>I%&sI
z<by@_kLPG&iO?RAK(3J7U&seDEH_<vgwW1|&@YnQAT%E{=vPTTNqDO89HE^TQSM^N
zmkF;FUL(9o$lnq6<9k9oZ$kd9<ky9N5&m5m=lKog@`XKxy@hr@Mg9oM2MMPLeXjg`
z$$Vf>d*-tSJWcW$!b^l(g<ln3C-k}VjE+k?cMI<m@@)b2uM2%{{NE+VdEP{RzObjT
zx6sbl$R{m@<qi@~5zZCP7uxw7<ys`4CM5lU^}i&%P}q?(f4%f}o=17U*<d}s%qKo7
z+$Q8(4(j=em-wzQ#Pc|0`yBx0OYSOU>{{lhgcZU8!hM9Jgw?|FLPmmTeZHC|&KBbI
z_>r7me?E&@t{`)~d@4>ULNE+!&nxAllR;E3s$Z~b3H;k}x1)63f(3}p5X|Mpd!TR~
zuKkzPw**xm)GXrzLs`UaiZ^Is)AHqbm=&zGxVdgQ3XPpPZBSh+A~q~o)e5tpeCdIr
z*e%mnqr*B>#iq5TH~zC6rref}<(S8%A6A^sKepUpl<C;+x1sYF{8Zb*Ydf5Jy)h=?
z?HW#UeE&gSAIorMdk10l`+%gyKYA1APk-_A#zPUbR|39cA@(KO<9_7Zn}xJr2TAh>
zBiF@W{A4{8ewuj?;rzYWpQJ!u9n!&e`<Hok9I##L{dQXeb&&Kbas8ZPLW|$lO2|Qb
zllr*d1KQ)Af^Y8(r2RTbdedN!zZ?GI=bZ*c(B7PYJq#&r?^2}wI<#>N?D6`~U;Mm_
zpa|M)fIV&}_OBCGzkk;t%{ts4xXdob`vh(XEzIM3i_kB3)gHU%pWdx<09#71gID_k
zknM7zUsteyD+A*#LZ08hhmpqSTnVt{FxcZh=`a3xiGgYG)}!2DD3j1*ip*XikZlHb
z5APQ2&y~>mi*Jv0g5}nue^2{`fPT4sh7GM6p2{pkhL5NkjPIQcAC*cuo~ipkWboh-
zBSzp`DMPA;Aq&gL^H1abt-%lFpPq9|eAA}*X*F3FWM7!G$=iO*&Qog6tho%|D)IVE
zsp-)$uI87?@imi>>e8?y=@~!toam`}dyGG)$h$DK$-6AH<?51S#!jg@I$ieYhM6ck
zrd`?ag^^9+%OWbfC0%w)!-XijzFpbqg|SW1%VH|KBVBe!!_QFmUX?vPuh;lc`O)LH
z)^r~F!i23gvue&Oy1M&`W1pX}bAmVEitSmK<!spuM(kEFVi(qAZHn~G-qLH#h;3P0
zLI>>8;9a;qc~ni82Je!`4av1V591n*adAA}px!8Xl*-LixtZ2>uv}<RV%t$QSzFF;
zxUAv6<l{-&`4a3@$xeJr>HK5n=iO3m-)*_7=7yR#?&jRyj&HM!#X;`&w`hp($nvj?
z!6_-QgZN2sYVX9(0#5Dw*q^|u?SWkzoLV}rMS7xAcv=bTfnWO`%0=wr;Lz@iOqETy
zw}@RYEh(|v<9O@_T8n3&i2@m}E#2uOe`Vo;MH7(|c^R#McRPpa={TMvql%W&WIXy6
zGl_rT;PU7KaSH#l_<4p<<WcCs!DWXmIs`blOlPlwo*dkb5R8M%Yrq`dP=bTY>&6^j
zjDUkny<=TfB9+JT;@}<*Iq?))0S9*j)F9R*#$f#5;QqrzaB%6R1`aN(MtC&@4(>h3
zBL{aCbeKf?iFIN+G8-vya2FxJ@NSeP2bYYrL?ttZ6fuo9I^*dzIJg^J6A4nE!NGN6
zJYlT9s$wVRC!S{2svb`CIk<M&XdK*gVKVm={L4XmHa4{V64K=0UJguLg-md8odGXF
z#xOXzPK+kDGj~6U@dSOhz`=F7`H5RFo8aI&u`of8LvV1NSe*D(4B~+jOA>uJjxiET
z6UO2iD-j&rooLB8xW8wwcmWCyF4LTKOa(c(6eHx|PNL~UY+#VXi2@d%A(<RpI=Q|B
zr41Pz+&j@V<KRw0!p--*E=<!pziJ5%uIqO+aWRe6<s4$U@dP^t4lXB499$aCori3$
zY9SU~1OXgeek+I^+zTNl9%0?potb7s`5eX?zai|${B0_vgCjY(bSxAHR~5v;Rma4^
zby7T$&2DBmxcn;02RXRBun3nICTiJ{yR=W0BzT_z4lZYj9NZ^p>VckL$JPylgS(NY
z9_sm|i4}?0IXw?2-Zrs+VgmPpM{>IImcKmB!F3I#Ik;{BX%4RIb9LeYw)=SJ9#(fu
zf}h6(2bbPA;qo*G*O{7-7{FdVtv*jpjHkFG_bE(SxO{qI0O#_#E_-9r$iY2{eSRUo
z&PFsR!5|sn;PMD22ltE2eOWsjIk@Z)t9G@2oQJMFXLY3>+hsViIx(x;{V?P>xSXA2
z96EAvSq@v&K5s$}?zuLEXp%QJkc*uhPtvIvaxW+6C)coF;NZIYg~=4`kc0ame&xx*
z-Nbxwa9#f3Bp+0fgG=IExO`ahJ`MyNT$ev8c^31*!F}EGtCMxi2M5=kO2#DV(LfHa
zD?cI04~UY3>+&Zhf64OT;94*Ve10WH85~?!etL30)&~dIPUzs^CfFW0xK~<xbCNu+
z$id~IWE@<6X_p*a9wWxV?ZOtp!Og;@wQ+Fy?2#N?e(of~&#%x?oE+RPR>C;AJQUnU
z`YEahHj;_#95&Jks27Xgf&#^%7ogz|8YoJYzdd(YA=cw=n<<3)bOSZcE%!n@n8m@}
z&zI4=Y7QG5+)FUJl2_3=<KUiw63I$P+2G((;2zP3695h_8zU=w1gnCBt33iOa^SHj
z&6n^wjB#*(MpN5Z6dYU%G}Vu$!NGNMR&oaAjvU+<P*~k|99&X0lc#XIfrHCmGnyL8
zs^H+d?HElS#$JMh%fjT~4#xzMgUg=@a&V264-T#y#iXRUDS(4(4|d9@C#SGHIJldv
zt8<davg_dBx&y8u$p?|-;5vC_@<p}>4z82eCgaQp2X_S8=NUc89f%y<8dHFSJC8jE
z2bVoC4lbWnkb_GT#=+gh{RSLdrvL|c0ZV{`>lEPN4nbXVaGe4i+%Z&ugX<LF;L>A)
z99-85Ik>A}mA$e#1qYWhJ7qFBxRhu6vd_Ui1&Smc>dC>Sz&R(?lpNd(Oa=#+Cq)Wo
z3LIQ+93DuL9S8S8D0=X$Lk=!CZjUm~6*#zT)wTbWUkM!Cb?6T`xKx#fcp9+18#@>&
z?Xf5i^wJOyKL1$AM>-aL8@ajM2g@K@2f&r3t2;TkJoABrdjbal4(?zR!NGkT1Hknd
zBQ5n>3T1|adpxY{c_~yUr}%8jOMQ{uO5F&9u=@vOkb`>&N`Zs>Ftj=6g^D(zU?)B*
z&F+F!&Sv-dm00v*sAADA_}@FkCs?6<9U=F0*yIu_`y)CM8r}JN6qyFazF5onj0@j5
zr0x~S+o?N`J+HR!ynG9lzk#)ke(0h7JM+=&^N^p#THb(vp#!ZPUxn~GxuRv&axXNd
z6T87H+zY7RP161UhNO#6yJkqtpO(1GJvHK;$lDZu5hE1)zgwK1_sd}J5)Q)}@j$_3
zV!adMZA{$gg#0!pb~>T3?HwfE!y59ACiJ%^K~`mAx)b7UOe}Lke%pE^*fTVU3jUJr
zP&#2bu4gj{Tywn(CS`rWD_sZLuHW1Ij1Ih2zuQ4=rvE{0W*|XrW<+7w^@o(jHelT!
zm6J0Ab8>KOy!-30xUtM6a1LO9YGy8Gb|@SqwsN*mIyhaJJzF?ioJtRml`KXdsI7Y=
z`2^OGchqx$-&)c>jPRDza+`&%+H67vR`9b!ZA?scdIGmv48&v*Tm214Vr!<)eAZ|S
z&Vzo3ka8R9^0>=$GF#5_4%-wxd{dOox5BnBGfksmuf>qV&Gj<%eLHyK#8V;`oVm5I
zY;Xz6-$b_}E->G2CM`HH;Ety1#ebPQ%D9VZ(#zb>5tDXNQ)}(Y=B7op#|<6wUt-hl
zk7(vaVACcU(tRDdwEe)OT?gjtct5avtW#v&9I#p=`GaDKtWYY}D-}zmVkt`m|L+Z!
zEa|UPSuEBIrT+t^@(!Fs%5EyQcO(zw-4yA!>?C!QCo?j8mqELT(VjvN^U7nXp0Px=
zx{6`#Jvo*`vT%^V%aULayWxCD8IBh-;l`UD_1=SgYmsiTJQNA-pTcC$SR6*2)?KiG
zj~g+RggBDUNc+lgfp^n?KSQAN572)>xg0Uf*p$Y#`(Gpi`!v-K<X>{-gXfY@$OCRi
za@<V{CJFT4NeXrpZR~}{{ro>f5yr0<536=WVPo4b^*%EJn8D~BNA|x=1^y(A=isr2
z-|>GnVc2%dkEIExPj4Tj3#Zxfq_vZ8{@-B@<1rqtVBg0Q^1>$+;7h8!fc6(&(0({?
zc)B;1PoO_1G1H6vP8((}(kXr(dBc3i?JtE$RAA-(1m`@>8}6_d2e`w_eC}|t2<=s4
zC4aa<xLJ6wuo(84Uo9lhi!vSw;lY;MAIP(V$|H6ab|>QfX&)kXnt{>}6^<5;71juO
zPfR;U3YQ3%36B?^BJ_E~>^JLOA-qxeU7^n(-Y)s)!WV^q5W-8%>~t266xIl53l|92
z3QrY&Nw`ILhwvfcQ$mZ~ivA{Xm&kti6%H3Nln3>*gnUv<nQ;|}>xJhDEjBCk-;jKl
z@KND2LgSI4Tpn&XX=e}NUP9xALBB+DtMD}8rNV8(UkTq8=HpPJU3&u#+*>k3yih+$
z$d4~m=Ia~cH-+~Ke=6iFYv#Wud`HL+B2zz6c(|}$xJtM|c#-fL;cdbPgii`z7XC%}
zVLW0!{<rpphYR_-h<biWoOq`2Qeib7AX9&^&;pS_ULtvo(2vD_mE>E6KM=kq{H#3U
z<v4cPj}wLG3i&95`kRIK3bzYi5dK*h#Zz&X?<%YlGExTh777P=r{tdt%khwy`96Pm
zykv%^px%$ozCdz=aD}i{_yytF!mYyZ2=5_cTN*zY=<|agRsPS3=##~22kw;qchdhs
zNS+(}^}gf?&TXt0CqiE&IVmiazMtd)!u^B?3US)8{$aN^#HrGd=Xmz}<9Nr@RBncl
zWDwSyE36kb3h58R{MEvfg{KKO3eOjQS-3@bweWi3H-)ze?-Bk$_=@m%!aoW5kd6Jw
z;`tDmD=ZbJgdKUulceWEKh`sU4xpWnfyYX}LU_FJB;naYJ5QthWs)x!@}&pu-Y&dH
z_ygg?!k-BFLWJdC7XDuNhS2;(kYB>{FK|zx`HevKV{{La-p>Ef?<;wX(0&h~_xZ_(
zN<T-)cR94bP`E_cEL<%-NqDNTBTxBe>AxlXzVLqGPlb;QcL;wa#A)s$dBP)9j@MuR
z8lG^wE1CfPcQ;oUQ~XbHh0nx3>@Pe&aT$mer#){BRxVfc+BH{r3i1Ngy}KYx#5vDj
z{Jevp2-^Dv?2)U~4SMcNY!^Q@-Vs>+I!JmUo{IwtKgsi)pJq7{VgHJK&R_hzdMJYJ
zrYaDT2<6x=^?ti+k@o8#>HQTKx+x~K_<606gZAF&>o~x)$6@>S&OzF*gQS<li(H=T
z{l(8a1B#$MZb+7+Jq$f<?<+|Ab&&M>!QO4S7V{TB?@}m&_6lK-^GbU`uJG3&v(8|w
zT%N%N{R!L<TA0W6+d{wG9K7*Ztuh3^+<i*>S=&&K_Z<GhdEr7%aj<_Sf$;{p!aqSd
z3~wdtaLEU^ocpA|uw5?1z-ISGq1<37c^`#MX!FPUWSfEM@*1%J4TsKOe0!`DEY~0X
zd(JNe^vi)OJZzU-;gKK46&^CYD#hjFxx(AfCYCf;xCEnl<F-R;Ce|=s?atfItU2eF
z3*x8LWM3HHlyiZ%{fj%p-o~2oHD1c=?QITS<n=kM_Nz5spSiVH)y%Cqyk^<>@aC72
zk<H<)k*|2&8^?w%KOD%9B0sh{x;19`QOl18^80$PB(tDh-+kTKuhwKCCtl^-_E0yp
z+1nbjx}l0i<F2ZCV#1=D_)u@)o!fJ^?C>s~aLI&7S@xDa#`M{SURIRWPC@UEt__V|
zIKI?-7F3bOvEJTE<b^FSjJ!-vXz$!@Q);4RTjq_ciB=TX&K+Ooy_j5Ia^%?fmXi5L
zcI5P84t@kq?_wN`Zod$xw-j4-hRtjHf8g}qhm8t4YB~1N$W^Em9$7LTg~0DU5GwF{
z=^PUoi?bE@y~i*o8p}et2$>IvpUa&T@pGdrWi+BCC8tppkJ(j5M}9B1mKP!OH<BtE
ziE<I%LxJnd-bHfI3b?+Dm_7o>Be=e6%vSUvn&)j9xV|qy6^s4`|Fd{85Q@A7J-EK?
zT%-aTaDAE1z7l$JeJ_DvT;JhnH-~goaD91Amh&2V1FkRij_oxOsXUe!*OwH)1Y^&E
z>w5vzAn+vkr3P?)i;x8-mls*W>>DDi8rcKA2G{o~6eZX9T$TyNNwez2bmVxX!1d*%
z6@D9ylk1xYOc;r4ND<R$LtJ0iVl?q9v;eNJ6XS`kD1>;sPRvjIf;OvqIML_&b~Zzd
zw|foR&Ak-==oMyTL)*NfA=mdiK%eXD40s8CsRCSICq@&$L{)HoofuE7!wA9kbs~ty
zm`!kfomiM)=wonwomiZ(n2HBVEJ+;9ag32znixV;V<m#?`x~@mTwm@?3Gj8v^<|o~
zju|7@*Y-1VeV4J9huFZt6bmQ1vG@$h<oa%awPIAZA%pAtBGSh7olomF-}AaKP3u>%
zXSG?b-_gWI8mr53l+$>E9Rt^wlO?V%4d<@LKdx#4)I$j1`p$wea(x+zH1Rm=uI|h<
z8{(}GxV~x#n`bb0g=W+s*S8#l64zH1#PwBqaebW>Pjq58@5~tw6O6ap4Q+ty>%?@t
zT~c5JTwhnWBw>8Z`)!uU^?ih<9_aZ4Y?3gzzTcs#hkCwdVnw10C;Q<<mu%+tPZ-Vb
zk(^2s(_CNIP@3!O29W0Zx^}A*k8wU8?>yA%j&Y%TpXfZ^#5C8}nVOIo%3eLKBX4SA
z2E`q@=H8j%`i?{A$o0LReSRUI%s0l{J)WENr2-zo<oe#k+?Tbpk?YG2v1(WQ$GxR1
z{WiN&kL@xIS)G{G?G+euTwl&kav*f%`nmym$zJRfxW3oe5TeO9om}kXc=ARk_i}Q6
zatr$fuCJ?~;rc#@UuklEZ)ZNZzAk@o@*2wE`Z_M|u;lMJ5O956{wNos6<lAE`515a
z9Oi@T>rN$OlH1unxW2CZgyeD_b>RBC{7K0O?Stz}0$><i-*;FZTwhmydh%e(;QE?V
zE4aRl4Nb1EJ?to-<2an)`tndRt}mS_$o1thVq9NFtR&Z$u{MqC`yS?*T;KVaGUNKb
zNCmjQds_+P`tne48|f8P4{Rh8**R>a&8QcP{s;w%LvKUF9W+psDt~+OJ1@>2ciT)M
z)MxZt<N9(hw1Zh(-&wwl-p%K*!S$tcLkS}Y8`rlDB^&`4Twe+}#*>F~0>JfkGZ=Ld
zmcjMa9)T7)@K}`QGhE-_(v(px!S$s;Q&YIJf$Qt!tmG=n;QCI+$SmG26K|uiy6w2W
z2Vhr9KEk5l`tsL|rjDQtuCLpU(WFu1!S!Wfa(%10mB95i=V5St@8Wg`*Vm0=Qt~uT
z0Jy$qo4x7DnJf>k?+w<~Ims_EA6#E|z%?XmnGde7lUF*9IJmw}UYpEfKDfSzpnaUd
zL&;`N8@RsnOaZR%sq8VhzU+Z<eOI$f;QG=;JFc%&fa_b&65#qeMS$z;6alWUQ-JGh
zOl)v{T`P}*>w7NDvsX5!;QCT#r%VRdm+}f<_PM^7LXjjBmRw&7obz`%0&so5W-_?G
zJSkEzQ{eh?<M2R|?6|(qLD7R}9ddoSaeM5=xdPXht-AJK_bX+%zEp|R%kvg?FtT|O
z)){kB8sfp{9}5*o$D$<G=W-t$jf8aooZJ%j7+hak0N3{lis1V4Zq?%L+9U9IbR2B<
zB8@h~^}P^Q_PiUalT&?=>vMg{UWeV+kU_5RVw3{cw;CmK&JGpP<E+z_&}Gw|gzVoN
zph**d@3&!)lN*cPi~qet{QPHV6ffQoBh>ywE;|zDLi=`p3`NL++ZStDEp?+!$M-vb
zqwZTA#(rIHM>>M+ccCw%^HQj~GrwoapPNdoj`(|km1}~03|2?{J+KqI!FVMvU`55<
z(RuL;`9B(+_sgFqI`5|@{_@6~5qpW;Q#%lUvG2Hrdr>9{3Gd0Mvo9LiZGXs{$-Dol
zSR-C@xQ&TrPKdTKakdk(+L*Y|3Gp^2?!}7g4+4H<$s-9bVFjl++{VOvPKdTK!6OAZ
zSw^hg8v?pP-~dAQz7mDBwCi;{L0s7xcub=K%o(U;j<*)!W=osF7p7_|*1WW;JTta{
zGBd`2GBehI(vA5Z*bFp7@m{RCXog{K*>q+;=49q$ZE!x;2Ipg~n-4b$b6~5(l7fs`
zCiKTdkw{E*<!3_MVX1(ukhdy7JyV`1u;9X(WpONfVC|1J<QW0`UQ5p9V0goc9uRh7
z#cmR6V}e&e&=a_MV_q}a!~T{gdzcLmv<7An*k|<rFch{0zgMnpAU9Z$2Tb{1tXbal
zP0<;fqU;FG`LaKzU>y{(1y9J(4i}vFwXp5r5|nGuk=@+kB`a2?S}lIw{~mXE$ngIX
zceuJecQ}@NR!8b^HMzrsz>EcZxNuOc7#!Gs)iH$V%?DMu8rmrzuPfdsmQ#tM`?#Vh
z)K8`BA7Z@PoXE<_t)%)Erz7^lx{KJ`Kh_Ve7FWme#>D!R#`3`o9t3Mu4AI-lkiH}Q
z0_@f<as!=C=cf6*7~hoER4N?8Pt6Cz`tBz5wp1=pRW4byrmlH$WmT&3(4ncy#VeXB
z5i6&0VQXdGvc|fW#uZDTWSq=aMCq(V;9X)1bPRf&mJuPdV?5t9<IN9e%4mn5D6%hV
z4jBQ?;^!v9?{PzhqdOl$@BP=s_9d&*2F`fH|H<IKpN>UoXSDxI@qjVyyGg$vANBWh
zL;C$!$Nx>o)NU6D_+QWKZSM#$1g|3hE8&4ZlIP2d&ky7Ijw|?I;`!p4M_`F~c;XXS
zJ{T_;4>$q~UW5fCUW6m?U0{i{d$Z4c-t}dc55^BJw)fM#*5@4Wg4b*3Rq%R0u$yF|
z&OgJ)9mV>1lT;&|Cgd#|_49@G!WQ9L;pxJ2g~k^{y(=W&D7-`XL*dVaKNr3#^!d0J
zHVAgIF(2#)V-FGc5*{j?CtM*k-WST9FWGorkgt_&Z(t#Bll&{;>%ubJfw7%^ga-(x
z3Fiuz3Xd0_CA>s<o$z)c!$i>T6T+8-d^JM7#c>3d<ED;sm2j+Zy6|KnBhRqh79kx;
zDgQ>ucu{5-_mad4;ZWf?;S3?4<+I#Y;SItc3x6TxGgy{;OBlnUM48c$h=&M|5iS>=
zC_GpA72!98d`imtj|ra@z9xKEn7|Itay^BWLVhxl`f0*rgv*5|3C|N=A^fKBFq{Hd
zzfRaBJXv_2@J8Wxg%1m#7RKVvPFG<c;c($Z;o-u1;VR(<;YGr0gx?W9B>aW&RpHyh
zJUrj#I7)?;!gWGF-miU166Ll_{|DiIIMuPf&&NGlvd_m|BAH<<SZ=-Wbm2zfCgD}W
zZwv1e8t)eMU!;s}`-;%#-~LhM-XWrIBvTP%MAR#kTrBJ^eTC%y!b<5!Nv;-Jj5pYs
zDtWqazHpHcEnEMvyBqS%&;Ht@Okjy*dw2u6LUMm0A6>Eh5yE-G1;R$*av`}?EPuT4
zG~pS-^M#v*UlCp@yk2PMUD)}SWIo@g-Ft;U6h0>0E__<}obYAgt3o~vrJWMtp2Bh=
zpNuk}zhlJxg=2*lj~#mRrvNUIeyQ*T;d<c(!i$7g3$GWNp9SoYXUO*M7d|Ak^E~uV
zNM;ZdmU~|KTcMr*q31gg<}+p(k@3=qU4;B@B4xhfCi49Vaiq|GFCg=65cQLVhY0!Z
zg!&et{eD0`N%97v{hmO7zU0lquL!Rcc8o7<zc;A&J>~oS-G?OqMEEly-`lW1uM6K3
z!qM6E1;Q@EUcxdVPM`mN-fucKaE9}XE9BjrU(7uh?83J6!+-n?;Cj<7!-PKg<px5*
zG`AfWmLo^fUwE$LauC*l+FJzSSezIA#m^fL1y9jqlu_La*NxbxKq1BBb@w=%{o=XM
zuY;ub6P!$U#pSK<Q0_5YUXS(%709bYI@s>ka?j%avR$^vaS&Uv2HWMk)D(37;^(b|
zB53cfzV19vd-xej+vB;|uY;s<Z~1%RFMi%>Pz3Eg8nDOT5x;-r==ybNV<h@Fc^Bio
z2zfz!&%hqX$NupS#J6`1(zG`iE0<GHV6(rmAv2HbEkeIsSNw?a_s3uSa(6?)w7+ab
zxoTek`uoeBNC*4(QeeCoQo4T+BaPv$1laN;*yBFwFMeA@oQ~4Vn<$rpvKus=v9jGl
ztZXwdU0yNvzy8qqi*Jv0g5};s|M+|7FMc_2c}EOSWtMc@-w)&R4j#2{l@<SZE-&{1
zEFHMK57un0@ow7`AG>V}XnmJ}6Z=q!SMK$_fA&pB%tJKYVckPYhs#HF4_Dkjd*Bgs
z$4APq?H;jobnx8q(cxEjKV#gB+edk0Cq&Bk7}ISVoG{C$9dZBc(CDS(Un=qTPHYSH
z37Lj+Xz$pza9Ozg)Y*^Bo&|YfP3in7qTw<Q?sKmM`Lf(U^RsazPqDtY{}*n>w1xLd
z4u?7t%K9#(NGSd)<~eLWCL>D@WllJT0D^#Q@@~WX!Wg)-jm(M0cn%1k%^#jayPsgH
zY`QB(;;|cPEuMWUl!}KNiDv(jB~ONhNO70FkQ3%L0l2f{nSLJT!JQ@9HB4VZaA&!n
zMdHzO*>ElXwdc$J2!%r7yPyYOmK_TJ78>wnna-v=<Olh(N3yi|vcE=e(tKGS6(qeH
zbtK4_y_YsKeA&6^eSj|;u4K03%Z7X5NbSIv#f0*s&&HPx+xMQk*+do6>od)lJs3t2
z8`qK8I`U<WGMC}YUWAGPzU(us`YHLcypv7yW$E^c*tjGNf#j2T54{cWWq-!p3}1Ew
zMi}7BUV+&R@MTY<nBmJl&#q<ovYlu-!<V&ai~+tZFY7XV*%LX+59iA^(sY0?YuwR~
z;>$8_VTLbj^PS<#E@sa%d|6(|1^BY;*r(vj@_Y1YzAOk>AIX>HURO8@H9iAhmfy<&
zZ;{6+`Ldlj`QMfJ0lw^!?8sdr@s%Y0KrzFY{UJ?d__AdF2KcgkfDquz9?E^-GxB90
zWV;!@Y(JX%P`>Oy_A0}d<@I=gFWU#>Mr_=1*b~T?UBNzQ__AZz=L}z#KGE5qi7)#N
z7z*%Z|3te1zHE}63h-sg!Dnn-pD%ljlhb_JI@S;HW%uAH5F3{)Ir3#sWPX4zyOeT(
zFUyBTLB4DY^8<X@8O#sxWglky0lq9hniS;A{+Q(heA&OSe1I>@o1q|ImJg?bd|4h>
zjEy@VXna|It)v}awwNsj`LciIJ`m)~K10QSmoLlXFvyps9OTRP<uv<z+23K8%kX9G
zToT~R@^N60FPmc3597=7+R9?%8ejIiEE?d;j^|k}z?W^N48H7a)H1#-6T9Zi{**-n
zeAz=O2l%oR*vkN4b_};tfG>L+w|jsuYt9Y<zU*w45AbFA@v$IZ_Gsn@__D?&4e(`i
znIGiKGKxVvzU=AjagZ;|`|oyq*^S(95F6K#U%{81#}Yxl>;TLUW8=CK;LDDt0<m$O
z0({wb*zCWEFH4V}AYV4bF@83_EYCV=zHBA!d?;VG5wn2Uxc?HqEJHU0__9}X6QudF
zk!bXOj1bpj`(d7YZ9--&#B0a+so^Z+%iago$*Eq*^-?FYTd9j-5PaD`A|t?;rO#2$
zhLDA#b$nU+P?JG>1Gmq&QHkVPKKP17gM8T)m<gXR%g1P3LS-{iIkayf`Lg4n;QdG$
zovcHnP4_#<d`4DwJDLSw_I{-KOz9_B%lL3veAy_f@TR4lj_IKTtXvgjzE=qHWp9AY
zXE`XeOTKJ3FH$f%Z@;{K^B6}qQsL$09gr8nU0zg4-1x;hLCfr{B9yMiEoHW<#ay*`
zGL)C+tb|Z3C(+JmZYXqc5%qb!y@QMP$;0`ms9pI)uslEXR=@^v9oiS=amisE*MR-b
zC?EGb&GKE+ELe<#Efsb3`k|Y}T|@oyUE5t_W@|TJ7Q9%y+2svA(#1sXok;T;vlekm
zA+=|h@|GC9R6+&Th_@1<Qjy@TJ%n%@6Z}1b5NTs#f)k=`Oiag$>ii{`<C279v6>|&
zj(0-1jfvBp5NSIf3HB0|@!wzC^{t&?_wL|ovZGvc@f6@VuZ$$rHox=v&`|+>d1e&U
zsw6nE{&0e2Gvf+s-2e|!Te90mnLW;d)ioZQYRe3MMrQEGh1xQMKQ1`<<AQ^q0aG0o
zngh+0z)6Z?NHYV|HM2u;d%y$&ERGsY=-dt^IFB@GCHc4qr3suil31(y*bo+2&P>8$
ztVVlfVztu~xCKRf^*1JIuk5DVma~wu1!rno(5e=;7WM|)#^Oc@d4~}uTXHsmBZGD}
z;B1#9&^UwV`i;;ARJN4jznuy(Oa9`Yn0F=5;tz<6oU}V=?*C-a+>!rf-fJWmAzh6{
znj6VysM#`dP6vS#+DeLPq<m1UE4ZiqQ?afo{_l%K?^w>B$m<>JkDSk>Mo?K=uONYS
zL1<8lyw|b}?-kjw9Lwq-XaViyRmA$1#w<Lp)fDwL(+iYA|2|Nl;{a5^C&2cO<#mpQ
zdSl3UoLn6a?~(<(JD}~qiT@f1V+(@eC<|@7oBrCoq{XXUyaNAf1JOqtm#l!|zeRuD
z&1GGO*>72}YOz<_*tCG#rsm+O6TRBy3tC$1T3smSmUb!^2fKDf{aUcPmoHdWzXF_P
z6or8m2(j9@Vi6eOO$+OmF>LR`W%YF{R;~2F+iY1`zp!y}WBnqZ6mF56(!B7MO)ZUU
zVX$uPnnmbFb3MP-`fmte`{@YJ{3Wx!^OJ?VJ#HkA^~Eb%*R8~-WNYgdVJ>P9pW3uy
ziRYgPmejX`K3`vJByXP-zq-D;1>AbCcFD4)1$E168<($K)m&doV(tRW<<eP=$8$Dy
z4r#2fhtw`ew9OfVB(Gr<S(sUsE?=8AzG8XZGFZdr88NJ`*0y;|<C0o3{LyK)!`^=e
zCM<S?)}}QJ{rzC&@Rklt#*yCVB+@PJPTR$~P5Bp~Kwgu!<G+qCC}Et(u>+9tIf-wJ
zo9w`nxt^xdzWNx*{XFnqc|XCs3(oB>c&|LXK0tdNiL#jXPsMxPo8`gx8YMhX$h%+a
zdDlWbQfNFa$jc-jC$zYU(4Q{(T;XostDC>wyjM35%kh|y`_qZSbA?|KenWV-@G;@D
z!q<fF3KQ7jX|Jb{k8>&SFPtVkMz~zKoA>JGX*cf`^MKcb|1RF^IGzWwuhs~s3HfA<
z`lEz)UWL3w@={@|aINqZ;RfMGp*=@J{Vz-Ytnq1or~2k^0DEsqep{G}A0_s?K$sF%
z2uBD<3#SUF3;npXizTlXntuZ9o+X)qQ`pXC;U&T=g$z~3{F{Wg3cn}(zL4)CSne0X
zUkMpTi2B!re-!dP1@(OYPbBw&SR~{-3(6ye`wPbkrwXSFj}RU$TqJA|cI3VKeAiQz
zZ}cCu_a(`EKf?BJ7Ix&d{y_Q%g^vjt+KKgkA$&&oqVN^rAB2Av;&l0uJXXG2qTOPa
z!(-PH?I+%#mUYWp>lOf8n;kazDbiNGLG*?71}$i5@doXJ$2#(VpT_F-z+7OrYR4yq
zm|ie-w)Dn-mh+z~4|D4Df97%dXLzi<j`SD*>X+vv-!}7pgmqUu)^X6|6zPq@%B7*F
zw@V(Yd&2F?@P8F<8g|8FU4*<~yF;+wMEt=A^5!EQZ1+cHp7#bOjl5322I4q~Em(v0
zhIRJ56m<UL=QTkQw0B3JUGrE^M>)R^Z5#%Bg-mGi^G<~vwD+TcJ>D<*{ksHdzYa|-
zg1sYlF<x$?puJzf9>>S=@{NXX?`ouJZ!lIa-^0O2{~do}9@m?Ne!0omAy@l_l*e*+
zDeY(7i*mtzknM8018cB<I|JkGf;_)}KSmnETM4k`P1qag3qZEXg^10WUQ&4Bk%E%<
zKA0l2$9ZR)f$8$bVE^k2oxk|@SSMKS4fOAqej%V=4m{RT!%~^$V|lDYhJIom>m~iI
z!I+!B{$6*S5#P9t@n{*BcIRzdYEHXl6JpYyT@$+SlA79WG5Ab^mfNp)L;r^N|N7qh
z`<C*5T|;(hLqNU~^7R4vdC0#B$e{zWOACh=4)X>*y?uO5kI<zPE}Iak2yH1vB-tr7
z-5X}rlvwFd=_s=ws?IL;1}2erB=Y98%gZhe4b0s(tLD;%DK(dL$T_-Z&-syCs=<c6
zwC1Xs8_0?6_wXxGy!&?BF&Z*XEO}g00u%2i5kvNC*a!%7%2=R?8~c_)wmJDlWArtN
zd=Zwwcb$Veh!y)5rFhJ~9@38Qiafe%M9As^mvt(O$D^miUStmbfy;UsRI%t4_@DJH
z6beOdgC1PgiO@uzga%wzrnBcmPcCaK1dILp8WK4(S^E0?dzfZ0cW_y$chUdeMIw*o
z#bxb-o+s!U2rlb#sLAy_AO`X4u}4fq?AKn*z9GV@k&9^X<{n={nz3I=jm4zAgc6;Y
zjvR)%i2ce*D7+SB$z`PnPhtQwh7_4MPdfIiYcZN29|W;qofuD?hl=2`Ix#<SE2~!Z
zaH1dk^~Y?vyciR83{tr>@Q*=UZER?pR}bW}t^g)3L<YF5&VZMAm934I7){*A-2EiR
z6H{?M0+-cq+}Jz&ODs$n2l4=k#R+mpz-4uXOA<Wr!DV$~X(FGd#!5_iUFf=GTvmo1
zOswH3r{prtS;veq_A5n33QW|{^dUAdi~VZxBxgv*zLrZztVdDWhK$&+S7Eywm$d{5
zH{bKRFiq=6uxGVdu4mE2$!xnW$9#Xv<Dij4T+oY?rP!}DoI41WxvGU&bQlE0e$9n3
za#<HZOz^rDv0s^HL;U$b>{m5}&BJqe;a;dgF6$1UV!x__V!x`qV!t{mo-j_}ojH6w
zL@sL_ZGg+_#59+6gtc6l5SP`}ElE7be%)`g#MrNQbHoqyJRX}QjM%TMXzHP!*O*w5
zxS!MWaN=PT`zQKx!#$GovWe-~udbnV>{mB{bnI8xZgt`|w)=SJ-&x%;i8r|!pXmG#
z6VtI@ov8_l9_-cAI`XC_CQ#gwd##OkdZG{K^0_Vy%}g#Usq5gf4nYHq{c15vUn<}c
z%-FBXnftPKHpYHshgh|%{o~%!^+5ik9@~X}zMYuW?Q;BcTvpCb@>z)Fvbq6zNe03u
zm-U!zHWW>gA5Si;ljF(Do!raG`N^5A4=$^#Uzps3qX3unV*DDC%esR3;Ig{>!O6Ll
z!DY1%%#;sHGJGVttS*04auM^vWxdDhS10L6LoTa3m5fQ!A&y*DSAIg$IE#q=>hdQg
zf57tKvYLY|V!zTcj$Bq(etNQ+GGf1Saxl$FI$V>>Y9GEq?ANO(gUiZ8$+)cjsX**k
z9wQd}^|#!{;Ii^V^cMT|*DyscD}%0D?AJ%A0GIUzD`Bx;c__Gz)P`9PY$OxeIcy}}
zgvO%lQJ^?<D>U3e14XIwx91I3i1oPJW(uMHHYhCiEB8V>m=*gq5B<{_Gdsy?2A8z~
zqbnh0&$z7os!`I;-Qcp?Cyo&DlP-khvbq_JCOfk#xUAYE&>{zppq%($!s{#JvR*|~
z=CuGWD+Qb`l6^RJ;IcY7D`|vOa9IyPE#tB>!A~Zs+b;I&Te!GPUc;*3vhvrAriM@k
zm(^{@XmWq{5?odmX6)A_22U<4e<s3+{dyC(JGiWF6qAypISO!D7n{B5Nj{Jxmvy0a
zbxv|3^AY>i9dHfFD&~XB>g1KlN7){@tWI8=+{ylc%bI1|9I;=AumEDeb~6QHztU-h
zTvqnLV!t-BONjkS6BhgRH10RxvN{F0tRyg!%jy(}{W<`3$z^ql0GHJ%z-4`n&4SD7
zT7m09?nGE+uWU{c`;{^~Win#FQts=^e(cv7P$Vy;EyRAMz&ZapM*uFXeJrXRv0r&o
zq+q5H`;{Aq2a;qL`;}*c9z5%i%gT-0<89gjmzAx$_OJCTA@-}dtW=eTcp9+18#~yo
zNXMc)&`U!+`21tx8Ph+E|GC@;|Ad5f0Gv~XKOmQtXFkM!wOIAwvVuMZF&vH3ZwS|8
z6`1E<bSKHgex(Ebo?nLQ<WvH=UW$HFq0|{L1iKF*gIrdIphfK0Fm{fdOGBLtA$B?v
z|6)=1pRr+khX%kv=zuI3aIp-Dp)x*#2_4w=I21Vqicwe{i*=0Y{tEe7>iFn6G`7nZ
zklq0kPhu^bhz3LBx-Las_AZ9C+!(79tlZ&{`J~4&Rwov*Gk=3jpC44*C1W*1QH``G
zukL27f{sh}Yj@FWCGH`1uEZW<+lsqeN{%dR^&I9{yQV)dpETcI(NLt|fIO0aLAO=?
zJ^Q0vX##tiC2+6Odr;`We4j?#FTZoBOK42i#s9GguRF1;fW7M9m2<~&OD1J|w4<zo
zL0W-~5m+PMs%RS%HBN}PF)`Z-`Nnc=a6(}l6RWX?yu(iboMg!(3A`^t+}3Ct6W?}1
zyp4&6osi%53=%uBeq#12dkFR_fol$^l!)BA3hYt8?|Ered1ed&Wo9e^WoAqPr5hX1
zh=FD(a=5u@hFn%Qof-F0nQ<Q<9QX0TaUUNX_YBzTu(&bKByfHh`7|?6GdmPEk-ym>
zqY}1R@@N7pL7S<2G!&U7WZRxQ1dCZ5SJ(0^!Xm68Z#H2u)`+({)W(F{)U!`Oax+%&
zObHibjd-o0HYRRydcwD{#^C;q_^wQHyOZde>C!A{Y{6-~!=hc2TGv&}XWz0s{usGE
zU<5Ga9YNsv7dsMxyDPMWNlr_c?X(2m@S-e%qe9ut;HGnM7dtKCDoai$xS<_ExXWn?
z92P7PTyi>Lo6{0FUUF}VJF)r$K+={{{I?UkJ&AI<oet9fgK}TY*6zTw|HFZ27Z0rh
zuL65`?V|d{b*q-O)*2saPy=@Z2ABjF2?91VIX^CyE&?q|pd$1*4vdH8iY%{dZ9oc_
z8w^t>DGR$$EM!+0*lT_OFQc5IqF5wSX$;&Mp;&HYpHmTib_R&Bk$tMci6zT56f24x
zI+;}55vf=bV$S4P@_<-QFR03>0O57eC(`5{7|ZF2TIE(J(wv$@+HIFK?KamBH`~Xx
z(;7?HAWwHK8M#B5HQB|zo%SJGpI5t23SGbU<i)!wwJlAHTT_+G>zWrf?2jE{^@x9K
zNLlQuU=)6GChg}YfUH8twu|hC1JtWsxVqIScuk8Jx74?K|GHSRX(r!)IF#)FB`z)K
zsvsuUFG?+JsA~o%vVM(M+d$6diYBk6p{cnwg>xtvnP6P5GsflTmqT0IQeRIR>cXZ~
z)@7day#N8bzJ4iKyBWf1?P5@Id7!z`x(VPwmp88PJ{5b`{SMXQ8}+1>8ef?2&YPCj
zE~{(d?5(adp6V|7vbCRAqHH^UERMB07eV-w#f;qrQ}%PhjKw29{FJ|sCFF%qD9BH=
zi?PG&!*<-*i3JsB=A0EjJNulhaRq}vR~*@5^fj~CwR~EP;OaQId@vR)o(=_;2m=!a
zmWX>blh#D+E30V{*HnCan^__rZt(-l2V=!{wb-zJkwPSR6XGwFhhXLH%1*2w<j}f<
z3?$mxTH`3!F2?be5lBJ*z;BO>pOlNP4uZ{G+}ZKAhB6<pQsxZ}Wj=YL%v%}C^CX`x
znXmqs&)XN~e_b+fTqyrgGH3mtiDNsO_3`jytdRYqJWa@(Ps$5~jlwm;6NG0A&l6rL
zyiWKn;rE443ZEDH@oKwagRs56!Ybh;;Y^_)zt-X(qWqcCe_42~@M+;I!ncHca>sUx
zh2=uyZ$WQ-EuitVfcyj$%NrjH$PhV{Hww23ZxkA@3i&%E|5o^SAz!kw{zxH1LQtlU
zCb3a?h45zKW5Q>I{DdFNzb(wcVM)0}$j}g!7Ya`io-b?@-Xy$R_^2=ocO|S3e{(~=
zNuWGjI8k`GuwJ-IxIuW4@EYN5!Uu#;3SSofMHs^lZtV;E2uBDH63!7a#0tyjXFKdJ
z>?a&4JV>}m*epC%c%kra;bX#Qg|7+U6(-`Yy`I8K;r_yD!efLhgeMEn7hWm6Rd~Pf
z3E|7aAvm3KoMVM22z|cpb&~%q4ClJ?MZ!IVdkU+B3_n1-2M8w!rwES{t`nX@#J1WX
zJd21n&r|+ok}ns2ReA=NV7Xg`w@d#6$qx!2k^U*kPYZt~{ck0|E__cI#?K4wb7B9m
zI~(%1m@?1*#1f%B%Yj@WxxbL-X_lKQG(QK($4Fi*JXY8uwDTj%t(W{o;km*KgqH}n
z3co76PI!xu&*9jQyM^}&9~S;Z$hQ|P_YYy1=R3%J2}0~D>@MsWch+9(q1<@oA10h5
z<VzyjVGI{y$GEfSOYie?jhTaTZPNSkXK$3u_xQAPr|<{D2Zem|!u($ee=YRm&;CiW
zo!3#0Z)I4%v#>;1Dzx)F^7~01B=mW^e1pUK{0ty*zHpInsnC80kiS;)3BuEaX9&L}
zyimAB*d`=<hwXe_c$@G};eEmfgnXOC^6v=kcLZ`i&;P(8VN%#J?(AODR|?5BVZBkp
z1BK&-qyaGh5aHoMhVr9+zHpInsjx}7T6nzh6yXM;#bbw^^Cf>-Xz|&hCoO>OTr2#B
zkfFG!zf;JsMN`J<|0DUxJ};ZsvY(lc++4qG7o221eApdZ7xT&mhovq3@E<=}9yX6H
z!-PKg<px8+G`AlYmfOjM7M{Pk48+RQ`WURX^m0VfZV*_8E8Clb)whi#h#k-eZaMtC
zgOC@rw-WYJ*pFzBeevxbfwW%-Nv{+?B)FkVFMhHS8b8g<9tDVh<PScOSC4eC-Sf-A
zT}C;!OTFLj+CUv7z2D>7KgEO=zpYltL3`^l@%)XWJr3KqcMj5i9VESc++(nuzxa7)
zKoPWee!w0s57PF&g0x?UHcDY{?_G?Syw9M$D`1b?iT&$@)$iZekfuHE4_s<MZf3YM
ze_<ZiZwvi$TYK!9yL_L@0c<J84}G;S0NE}V{;mf5cYR>Iywmji$KP2DZzaH%>9EIr
z(qGs&E<~K7)5{4cHwMZiG}we@kMqtp1JmW*)zih%g4!0}9_s|l-GTl+r!oY;9B)Z+
zYg!8j??Fxbq*5QtT^_pch+!!%pCATrl{J{=E|*|5<StJ%_VUi#Hr>*B)0X%bYYH!j
zd*|0|sqqFJx2?0cuqN!ysqrojeYv#3+x${8w7Iy!yFAnuMmn-NyfyNbtGk~#_R5-H
zCvO@T+4lS7jA`{_zE(4}CV&3ihA7I!HXqiI1<c-@b$NDMbZe|b`H3n&b^g|dILhU0
z-rSH2%-fuMd0tz5Yfgvq`>OoL`Oh@uqg-P16AcBxPMZrZ@6?vRHDTr1n=pD)Ic?dP
z(5Oe}7giMxDIDtc-@3i<vZHG*Fb?(PnynKGFT4ay>ds(N@4u~ZOMOj`hP@j~yk920
zO^+wLluQ}h+1r-91eSUnyd!z!nDI5C>hANsf&I2E1gpAm%YDhC8@x^4W$nurs_c>T
zLj$|O>ZJ|2-XqDnnvD%9@A-CCvsCiZ`9<wm*Z0=oans3r;6QczU^Mh1HeEhL^qql3
zdhfOEi9+%0D6&AmX5>OJjb{<UG16JX;p`V6MR?&GnO4H*72#;C4mpuJ>JRO{)Ku9~
zO1-FGQgRYi@z@&dv5G$oJ~j`#2uW_yfkji9=CxmRaB(fuypN8KDr&Zh(f%|u4F6(f
z-FbxzavlC>O+e*PBoC*9tbqmWN#sGQn=PGPf!u8Hv^PQ*k7ivP=?VKeL(zw<>+@fS
zGUp4hnDw<H>b=~N_*aQk9?O%bo%Pk6!yzYrgnwDrWN&~P<g3I_(6g+s$LxZ-96arv
zG<XBv!=V<>bXhm|xCcea(_RG~W{>yyotTdBDkk2|W~gun3YEn7iT@cH3A$y)hZHf5
zHagcX_2N}(F`C$pZpN$fTnFNbCKHRDn4cKTs#QIlXguxs(7eB!A@a1(MJo3c{L4W(
z8yimWB-~fTN5)AaP4JTl@qKgr@jZpI@zD~aiF+vSCo!IQkA<rx<|n$cFZ)X@Ok70q
z0Exwkud?oe5=#<aW!*6nOA~xl5g#iNJZ+x#<DvNE`0v>(V|Go+Wty`-G=|KnITR!0
zY4dqN{16)$<Zz+}J3)Mg<S&9~$r}=06x)!&(>@ekJ3kaZCO!$xy7`{hg=t#96$Rt9
zS#AoV37*vBbvbs83!b)hY(XzhmU!AUoI4MdxvGU&l-IoAX`jTd#aG42+Dq`dHom$u
z(`@KH=B@D?!sg*#SJ)rs8sfLb^N>rPcKkbCRDnG0`0f6lK%RE|4oUIEOm_3moC5&l
zY2VAHzAMr3wBz6Fyx3YUOdQO@cd2ek;&F=i+bof%&D+%Y13kZvSqy`xUCr(IP|qh#
ztVkTo$$dESwu$`{hq9qZa=K=-u;XdRf1-vQPdolo4Z!iV<J;73b>bA7dc1QFt2-vq
zh2j&P2bk!1+VP*u)P%%~?8eioJ2f$dTWLq`Q#Rh|iB-&fuFKw-H1f3HqxeF89kx4p
z+Pndezf`~@m^|$R*wD+`*~ru0fP7Z%YX7*mbZz24>akshBdZg$y6wQf{?YjSaGbM~
zTu8g%X|o)*XtIuz0iO1`HiT%B$3Em@C&!a3+3=EZFDK_GzrjI(r|s$&CTCFwPy0dq
z@{^~{2U>CPv|aw-<oD4${3*JTTp0#Wdp6qxPut~>N<K&#JZ**?4VPCZzkxx-!P9o9
zk}=7*DTAl&%1=l>#rD9{cKMT%=deC_+HYF@sYx<5<KSt#^3#)3*gkmLoE-ABf5?3B
zw6C=CbCNu+;^1lXP%@r&ZyE$oo5zUpw0TP!2TwaImx^a%$*nXAp7tb6nenubr48`3
zyI2Y1Y4cEU8|kN*kibSVk)6Xv;=_hm^cEB-4!r;kchEpls{HM_!wRt;ciT)M)c2sU
zvp@GjJD73$;BmR1FXMM)IHwIf?MpD2k`3rwe!M&sKLaI_cJ2mGn*#TUp2&@Zr_IL5
z+~1eu2Txmj1X|?4V^Nwf;q!`u_<^DL&uHop^fC^fHU*lxh*iPUc5+s79ZiF$J<&|(
zgR_go3n;8^ci$FYAI>J7H(5ec;A!*MjHa$;Rq(Xkc8n(J0}%&Ln}x~KW{}%Bc-s7#
zAWyr2O@pVs!Rk*+9!7iMY42t7bYnor!PDMkU7eHUnK=%gwmaY&lHX)|;AuN~WfIr1
zUK~7aC$CNZlI?+~Jp%3XjGi3K0^n)am;yZQWwZdEHhW+^?R6{xo;FPwPrD2I2%ff6
zfTvA&lQ?+VP63`a9}C36({>8*wE6r!j+nzv0iJd~`vIP|YlS@RRWQ$9*_?u>O_`lC
z89Z&uvwfL7?f9kP>{Fmf{th{D@U$s#&ew9zz|+3KWbm|kR;OU5z|-c&;ejN1k2m5c
zg(D9_(Sv85IC$FJxIOM-AHmaRtFHa0{7T?y*P<1~9Hy!?#M6N7-PpnC_7IEmKrapP
z;Pa1#e57O1w~?F6eXtCobpU*7K30o^r_D1Tc-p73VeqsEn+TpZU6#Ppj-tt4=Rg??
zakJ$h=J4^bvM1jjoSgb9M(L%ndZAP`cPFpsHmGvI(>?^Hz|;Oc%7qbBcoWKW;v-_P
z*`e9&Vh+cmRK=nf<A3kac$5td=krQ@RnPuI{zX3e&6}psh|YX;d?+&a#afm{-AL2@
z4f1o;9mw8~>U=%Qy$b`+Vl8_M9SZGhL66@@)BnI)-i_t<GhG$3`KYXd4Gn}5<RkN-
zPN(7KxzAfrehazWyZZbN0t2@{gtadpl}}>P60AJ<`yiOF_dK$m#fry_v^N)t5dWRY
z#KE0*_%^$s^MzQ=Ca-xJ>AXK}u0=`v$0}*NW01|CYT4b0M2P?HU}8$Ap=itc+Ke(Q
zv6|g8kvJWz*}WbmJ^o{rwB0L^y%nqM-i1Vn|6XEZTBmb-yFWvjZCK6jZ;<#kR<rvH
zl=S%TC9G+?{E2=CD?UHTdC13xu>B{rpp*5p6dQmW!R#H51pQKMPE*|Q(}T9oK-MW(
zvF!a<*bMI(O@+8WML1sr)_UPoG>`ItbzZo)OL_zCapvXWULo#b5teET=WIb5J=x91
z$LyygO^Xem46^C@GN>dSty(2M7i|15k28*cSu7BlJDhd<IGm@-#rwAq;L=s}3=Juo
z8M<R!-r-qu@{Y_q!u$&Q#JnLzD$%!niP#Z1M*F38bOFfJ>)%mtrT0o}{Wh?t4uZph
zb2VV#?vyn<0G(#IZ*xq**`{L|?wnY72J(Yj<KSVsn1~08Oji(jevEi0zJX+B3GdQd
zpaca#ohA&l<Xi&JN)fLm+Q!62C&b&B;PH=~{5B?d_Y9%1jfuCgGU77Ywj<h`OBiKc
zIU(A{1YKex-U;zGCirR|LVg?S1()!yJ6eV^@D(8Rx8!t!>+?(k*Ie&{=~*Xur7hs`
zQ)c(`GdlPX_yY=RGb0OXGeZn&Gh@vK1sqMG!Ll}g&|vpZ_eY(@cG03ga3^QR?&J=`
zZ$Eg97?b4wTcR%oZzjQwe1<>r9Q-VF7<gV<6&QCwnHhFKnHhCJnHhAT8Gp<nZ;n6Y
zh_}{_*KKv|KTI&D5B8FH8xw99SnH<23CLlBpTn~~iwU=LtnDy67&e|Gb1x%sFQ+>N
zlEKBFGGeF{ITct@h2SRbXu_{eJDu<wtQMG^i72ai(>XelOyCkh7>3ncBA6h_1bPBH
zE|&-<*=@Q+z>Y0pYjF<JVT2U-m!Ot++?iz(lDwVI@($Y+J$zG?Y1U477hH1kTk*Y4
z^zg4NZ9Zf>_?ajG^Y(*^B)Z0(+-dnKn#{5m$y2fV=9y->0`Gz=X#Rrh`9ElXBXaM+
z3j1+@Eg?H2IBiQ>%dG3M-ip<?&os-y{w-$zj*j;4LM|`PU_T#VOUO<#PTP{!y6XsP
zed{WY@$!%R;2^9K9(LUAj=~yq#~?S&7t><8%k3+Mas2r8kdFG5kWSZdO{QRqO=WpA
zH$`V{GCyIq=F6**W^=ymca%G0*o4eh@h@em?vItbCf7Mw{l(W$f+DE*hwS&-@3CLc
z@8?wXh5hsU<>wQF?Jq;OBKB#G@TUy~?|7;QuUNQj)uMWD;pn+5o12z2*DX&iZd_L1
zlIp*9)QG+2enJ-yysM~O(X^tzvc7IX<6H!}rOmm^>lQXNuK4%ZZdupzPxg6P<AS+M
z7A~CIzVD+3RSg>AkKmtdp}l3zigOL|U+kC<3g7g|R|Nao2Ru@6`;qZT!S<F%3Q}p0
z6r|H0DY&xsJyM|Fr4P!!bU}$ll8gX<e5f^++ZXO9$ET{9P$c;3R4N*d4UFuJrUpgn
z0TQ|93n6GykzZs(>=x?>my{~Fq@-e1a6_q%^~#F;;{^DtbdAB!BvzS<4eT8&8x$Lu
zsz&t$Ys1K3v+z`V3zJ>l#UEPtx<K70K4smn1?v9n!|PU}&whu|-@M38Ul<fi$ZIB+
z6KSrVJjbHdXWV9T(rz<0sJor<Dj4dAIZ65dt2sqBIf#7UZgQ$IIVqc*d(p|fa<!N7
zt_j-3bO)>^HD@1fGL|)D*T&FE^bbAz#AZTSUBNpGh0+0**EX%JM=<856}9zi8(VAZ
zEOPmpg{@7?7x*!bn}?0Ujtd_FL~EuSN7`Y)`~sFOSlnVEn-?#uW7KoTH+K=F9jV?A
zugy5ubs*<2U(lS1qdk7~+{0TC5PI&yWp!|`89Zd};-==ML+6g4HtXP7wZk3GoiJ<q
z-096t$JQ@wZJB$}`0;iaHLU^<*yrzCsP%<SO-maQ3wm7R687w%Lk>@kA2Kp!XM$AK
z;31=iR1F!L>JO?&eO*iaUa6yT)~Fm+xuCgj#lnVEbN%W@2BuC`jTkw2<gjDl@3U~_
zs{I$j0iu3w<?_LhTN_p_UjQ^Fd?n71`~O=VgEBF$#hcG~GBB&5X%*Zx<m+Hvf+XLC
zc1{j-M?lPT4092;q%(&1TN%Hh_FJ^BWnpXM@_H9FyH*j=UDRzC9o-MktvKfL>Zz??
zUf;Z=e#OFdpU8D0bLPax8Zpe=ozVN1`i0(cBZm5-^Ek;wTlYh;x4^ez&B7Lc7xmpM
z7>>IZdgLOiyPq43+#c}pFlUxbRB-H=!N}fq*zAq1g9FjRVYoq|;}<S#Tv=<~Y~p);
zcsMO<YGD}imPL(lIc&tPX}*UDPhPitd7T|SNCl?cj-3VA577Wl^UE6PCF0yi6h%FK
zh_<Y5#BsA`p$*C(6Mx*f_5GmpZkuERpa+B6V_F+q7NLPmfc17RSiZN9+kF_Dod>aP
z6Wd4R*Ht_9(D74h4?|a)8xaGazjoS)2>))g74R3biZ;mF7VLaHec%_70VHcVj|+Ac
z|K0f*)zb^f-^E<~ck_tL?2|4Wyj+#wTZZ#VCYpXG;QNAQOYO|0$oe=oV0XsY2@@=6
zzxMxjyFO}+r{mBH`#!)LbRYX6{=4(pqL!xG1{_3~_>~jPsmJ__eDAijCGBFFqqUuT
z52g&=aGxOv#;#wU*><%pE~A|XQTw>_HY413R@fQ4od=iuo`7@RN_WaOMcVtw=EdKv
zIDUD!1)Y8DWbqMSGO%+!9QztuY8S4>CUt&SJj2NO$^Y;H>>>|dSH6Q@Ixzn#{*-t)
zn~zTQ=c)RzrY3v<2&ezl*yiP_iOUz%!!vhL3g`WW^(`$;%`K@>l{|@89ybi0n8!9X
z@AX;F?6~yit<8t||M0T>!~B277OebS`Ty{}cxH*(E&3(szguwG7+5}!G4mNGlilT<
zr~Q30zYK8osc=3${)q-<v#^p!&TUA(D0x^!+9Gx*BC`(>52ATXNBvNt`PV=mE19=;
z%%3JaS~y?0LdeGjEO(0VJmF^H6~Y^Z-xYpexLx>j;fumQ2;o|8_B#tl3TuS3g}l{d
zKh_FQ6@E!*{BGpmA^9O8StYEOi+dAdQrK6>_p8)T5c0J+<psjygzJS2R>*wgO#}H_
zo$_76M}^M_-xcQJK8WS^5E}m(vhkgPjP}O-R^e$v1|+1OFS3Zg622?sYeedM2=^B5
zE1V?!qHvS&o5FjAKNUVFd`-yLCbT~SH)h0%LcS%TTrXTD<ST0GFA`oOyiNFk@JZpz
z!oLX3&j$6oVuz<4^Rof+L*drG@NnT`;Tj>o=fQH93aj~=81lhF3u*>=iR3lH&BCjM
zw+eqCd`)P6HmGlYHbC>U0h*r;(EMzG=4S&mKO5lkxa-G>!gGa}3vU+QE8H%8LHK83
z6z2err>n3|$f#S?TUb5dosxepEXOMp=9_;FaJ*!OxuX71;Q}G3ex_d`Y!!Y%c(!n>
z@H@hLh}f3qKLa%X8R)hte+Ln(`ON@dlKv0U|5^Aq=_7dm!SdO{d?Narl-xs@l74_>
zeh!uOMiJ4E{fRg~PLqCy@F?Lt;SwUsFC(J-I_Xaoo~itEg%=2~RQ@%>n}oLtzej}K
zdxbv~Zdd-3!kyB;EPPe?cjdn;%tGHdzFc7u5%x=j<b_k-OZk<;QPS@(94nlm{KJLw
zgbRdAiLkd)*eX0l`5T1iOMej&>y^@9BfLp?tMGe7&I=LiW72OI{*s989l>uJkqgV?
zv}A~E!$M(+&>nrFT!rNRLcXwP{aM1Jg!6>;!bV}UaJBGc;c3E+!t;ff3du)jJ68*@
z7v3!VmXOb*ZT!L?3m+5yP56#5!rwF4H9u8gf#fbi-=B)yQkJU}S{PBtzCYDL(jO^2
zMrbr0lxvZ^L3oz%QsGyG*9gBRyiItg@B!hEh3^VO{9Qyl{`U*=CHvnmu-|Fq+wU}R
zZ{_bNJWyzUvB*D6a=nnT6>0x?;Yq@Cg%=1f5pES;BmA0>3{Bekj_~`!`-S#<kNj<t
ze<^%c_-mp0-J%>xAG8<Y?>8`4$RL}PNdO^Q$XFo5T2dY>H0CJesgli47xEF3=L<in
zACz5Zp#B-E_az}2Lu~ge!YhTOpHP3hkPH;c<_`=c<%IIf!aoZCBJ9HJ3FLPZl5IkH
zppeuO$`gdsh2}pDJ>NPpf3=XT63QEeq>xa)T6l|)pA)D4XTqn1WRFn)dm*VJl>L>|
z5T@yiL)=SPDI6uN79K7<Qb=w(>(vXF3y%|$PQrYWnuv@zN!%j5PI!Y5mo*?lfv%(T
z0l><m+lI(8^v{bO&xa}HR|p3ShY3dstA%5P6NJ-+d<n{a&JoTP&KE8ct`xQkhiLyV
zrrb$<CD{3F-{J6YkpAc0-9A^};0V5=<9@|u99EpV(+dfCz3`jtFMi$uP~ei&8>5Wk
zJ~+qY+L`yM+|0Dcee@8lejOye*YVrVbFjbodGn$0)66>?H@>7M`-`8){V&*V=|Ct@
zj_tBNzuhLJ{W?f`2PZu*#e^0=Zz<$<_J+7)j`ncbm9}>((taHzy++tu&x95~?<B}U
zdjnzb7U*b?$Ex4I%}D!okn~=KJyPiW#m_q*ilDt`V2|UZJzggH_O3vhbp~VQa%3sa
z^*o7aVIJ2Tgnqf5WxMucyF=vww#+F970?%eepkPZbg+Lf1?I1d%CWx>V8u_vN`Nh!
zVUL^6U;ObB1G|TJFUk#ul74%>y+WkfChVn`H!8s8OiP)$?F?P8+?(j%le;LFe%?D|
z_$TvYs~S9XM2gGD`>{<JU=4o2kInxE$7MBJ;-}s6#hNqW=S45Jaob|>bSv;CO+NTw
zP!7v~KhH}Io%d47#&O=$6Q*t+=RG@aYW4as^x?Gr0Ml1bJz;$m`e<4|%Jd_q-nBjp
z`mD6R%JhS$hPJ%3KD1wG6P$HM#D{wW9@>6%%?@wtgi9t|Iw4X%v!-aw&~4*tyxueC
z)zx^ZoOv@#Dh@t-T-A==_+R<V!8M`%a@TtUdZSF(%7m><59AKmQG)+vC^LC|Xh0!6
z(4u8q=8da~qTH5}E|WK5G(}z~;<H8G<eE+E+keR;*Zb)!xn4GGJo4<{kaBi*Z2uk7
zVQ7E$?3=H^?~E7f>)(I>1l}*%G)F^!2j*|U9?FaJjtiX5cwT|q)ObMT>)1IWBTL4k
z7#z^{K_xh#{fs$0gTMjp80JJ{e9jV?LH(iKxf8>`>`fMq$LOsBhc^1yWPHzNvT^}c
zsiKig_dr$nq0K-#Mw(58vE$*4wg_nup80qu!Wb%WK>I0FSyAq!*~3sP6!{1K!vT#w
zi9Ey1W=qG5q4yooa_E3o2AjD(&>uLU{TT&wXTc&I(5UzFc*v7-l)n*)2%c=f0gdd9
zf|u|w<A7GcOJF#l@pJ)Ztrz(T4c-u8)kqhnZ|-qFEOd%yMUQ8hQ2cq+h%p^$K|UPN
zI75Yh#6LQq{S6rfe2xYOG^WEH9ncDXgl=XW&<YMRv3LXO!|$kom;4`aKzq*&6=R|<
zL@Muewt;dsHnjaJOwa+1E@1_y(m>h)t>8~6n{hxZc!FZu0j+=+@)-xTf(ZMPc0emw
zPBHC(R=~TTj00N1Ijoy@Kr8qqCnMm1#&eiCp#71(x*c0DJ|&lF%t%2w#i=<I>8?<~
z2WD_U<G>(?3mAX~4roq>16p1)azbdqh71R^e(0JxpiP6)&G)=6Ow;;h>{;3Yt>7j0
zq%Oy9D$3&p*0BY>I9cX^mW8<0nAC;%$5kz4MH?Z&0c{1l1_w08PAE7A|KNbeG#h%I
zc^L<^Ecc<1sjy53v_j;{0ZkP?$^osQf!(|_XS{ZVtJ&0dC8izFmRie&1+^@kc0en5
zmE!%moFzD*6`V!!fu1+>abbC?AjR$YP|v4LtSC5&llySueG~f^^kYMh<m|y`ff)xh
z*HGF4%?+TV16sjxH1&Arl+_(m5T^J<=fNhX9nhSq2?bBH8)*l$0tWej0~$Ry!{yTp
zrZM-qF8g58;2Bl$I>i_A7u$&D6s+fnUMk=b3<tD=L2Rg_0~)J#wSSz4uC4sH0rha$
zj7C<BS=}DNKj(nP*-5UW-GBp{xfj6!?Lr$uH2DPc;eh7kcyc})h69?D^OF~G5CI3Y
zHI(6i_6UBm>43&3zCj1Ho6$TS(4M#aVaY+9{D1@6w<*H`%_0lI0quSaf(~fzR5B*n
zi}nK!X!lTt1Dea9l;j>v2eiMN{i(@&IgJ4awEfsV9MCv9bU^za^WlJYt(BjX<Z(p@
zG#*OkfR;mpa6scRVh(6;uthka<>7+S9MCq>BplGDVam(_Z5(aD0WE1I;DDAD<)Ppl
z(4N4A1U8b18{9@Z1%1kj-i89jp;w^d4jL#*mA^fAS|QfsZks8D`Y|Z%?9aW>4rZJ_
z_-io6m(e>0prHdA9|V-FLg&l@Z6it~?c5CqGzvJzlL_Po9ngAnLg0X=JpwIq;8{_c
zFX;xm=79Ednld-ZF`+ILXlgmD!U4_6SxJ7IfevVs(K~)9B#((#P*~k|4rl|gX_9da
zIOu@3nN{I{=C)%rc_0S_2Q(I@16ma<(E*J=6Ldfu!=?icXcK4;4rsiB$I+J@%kpqQ
zyTrOWC;0^J!2!)3a1F^T*&ZCwoV+qw!SZlGbMo3G9ardpwjbK(89iCU0&qZ^VhVjI
zq@4rWc`N}3G@396w71zN9MGHs4rqLAMF%vefCJiD90eTEoB|GLd|*WfG^c<A8Y8u}
zb3n^G9_HCAo73)|$?TNL*-k#%mwgAc)1gRa(>NT^C~)&NaL(X>cCpE8y*!>2DVV9A
z&h3i_l4R$A_6QU`c-El<8aHl_Z*i{RfW}r``#bzfC0_QSXeE>trK&W<(}3;W*uh>w
zIxETpy)?vw&p#GABb^m}AGvwl2m3*^4!}|DA1F)*G@kk3fOZrch6CDg6XAgNd*tJK
zjNf<a^#%NM9}1xZ+R3o8=NgnhIrRmM(o13WLaF(f64<>5DmtLeLa9(F{v6EYp6wja
zVqbzTPG93(xTNvoFDpt_R+NrGy+d^Q^c~QqqaK&gzPO$(d!0EWI)4krrbEeRHf3*8
zH_~)`Cj2^eHkeVJzkzZS(H**8mc7Js`*yhn`P?YyU@d2GJvg9I_YPzh@hUpuUwCn>
zSI90)`yiAn#Y#$jTIyOU?8h2?`z^17Khv?XBHlyxV-VT!QYS$EC%l{bdIuL_HadCy
zP6n=Mi*V)4uV=*dc@p`p<mfXT@U!9PHge@SWNtUu(4o-5Mbzi_hB>|!O6V&dDqj#R
zPe-FpY!H`<X@4UXghQRV%a~yn?2`6bQi-CjUO)7&m|y;IjdqRM82*3pZu+1HQJ?lc
zMt$?JYxaX<RKV{DI|+{zt|uB|3Yj)1Bi`E6$%x2f0O`R<YH<!mJT#PI(w4pPA5Im7
zaai$1l5iUneBEQ8Ct;%530ZAST<nCneS_j^2>2q&*8w+LaxP&TRyYua+nD&16QXTQ
z6r*9}WVP{*ijO6%7!&L?geVW2%+jH|9YpyX&FGH`ZXmM>T;&eK&xTOskmNQ4Re5HN
z0cEt!A8SCF8FN7C#(qWnW++~TH5bl3{ufIqbBgl3Ri^uMXhvDv*P(EeH77G!YlD*o
zU!BZktqo2Vie)AX#b7G4#I%?OJZzkNvAX}5-OSP#NjWQVa_~(J0@oaT<^|45?WfIG
zwVSrIGB|B%WpLWk%HXv5%C;-eDyJwHE&J1!nV};yGqldlklVM8bHY=o81asawlU#$
zG<*k#2`3<jiT7NwtTraxF1Ri@t1!)39c{ZH3@}k`0t_(Wc24A={w|k7XyM63aGUlh
z!cC@~N$3VEA@3*xcl{{FI?E0MnnnhSbX>TzGmro6voUU4%_5wSl^#~atys}EffGqJ
zC-7mXCOnE24qTx&CisJg;snl349;@+Yz&i}8Tv@EgCnfzSp-giO8Ikv`Y3NpDgK8o
z6?F>y=a_;^P<|D^nGx?GRQZgqEO2NU-_%^c&u*6%JaP@V<NW(wTH3o3Wf;DA;%g2r
z3zxTm@d?`eAoqQhj^A9tmUp~oescwT%V+d(;ge?hyWrXs7nokmcEE`IT_U;m#g$e3
z;!0jCTwYeC_{o(#esZM@o)V#0r$`~(JaQr{Q}lQ#qzg<WasjHvii?Wis<CHQ<aek}
zkC#EQPAs&_ik#oB$nSSm<h*u8UfWfXFSRT3day{|v9V62Xs#lbmlYa>9yV524>E_8
z9_jD6q#aWFTc7@tlkRp^R^*J;p;T;7^VC7V^Va(2@PU_BdghGSb)DFr@DizZLp`0&
zB)cw*c|ilQs!ZXl;9Jx+g$Z4^xE1EdxVo6M{@~nv(2t~c)~vB$h<}tjNe43bZts%M
zuXo9DLx!6phWnnz$NQLoWIkjBYy1a&P0VS4UL($Xz??chcm5*(asQCO%Q`p-IA4+U
z*7-MijeLZ!$iLS=<db}<#rP5SJ68KoxR02_hmEtHW5sU25l!m<&weAk2L3R=k@26i
z@5b<nR%UU2Ba_nC^qK2?miavUjd0G}`;FKk-obBV$Z(DWk4XP1zY*hu6}V4gl7H*_
zi_D~5$n%Bu!WQB2!c&BNgw68gw-B!oepC2;;SYtp^JO`{*Czf(_@<EIGN|XBCy}>s
z#3{m~g-e7d3eOO35?&#^TllDOhp-dx=wP>0I6ydBc(8DeaEWlWaD$M+PHE?Aq47!~
z-zRyykgv>HE{wYhVxe$PA>V>gzrS#qaGmf>;pM_7g?y%KcCniiI}7>3ld>@!fCotC
zJ4Wiy5?&(wj_?8D6GA@5X8At}LwH0(nQzgElZ8hKj}`KZ+{`~)c$pA91Ji$3_^|M4
z;cta+3v;of)6O2ky@jKNlZAYv%W_MFCkW3KUM?KVw>v0zh;XiOneYVRrNZlkw+kN<
z{z*vAChc_*mI<qb<AgJX3xte<!g{9)FBE=N_-)|>!l#6<2>&L`!AlR?*+aNkxLWv4
zA-}iIau)Uz*gx0FBZZUxUwdByUsZK=f8UfBlDrTmUl@Impr}AY7>md(4uB${Vg*A8
zfkZNyL2!gR)oN?4TD4XUTBlZ9{b(Jlt#zt(D%PQOz*-e)ZM9VGT-*Oz`>gZc4LG13
z^!tC@-|xP4_CDwAGu(6UyTjV&2))0^Ldh$Ijlwpet<M5G>m=KHERe5|{5|2lL>$W>
z32nU<gr8FUi$v_^F9Q6v^lwXV{vrs!BR%KXXL|D&0rsGbatBDC5e}8ULh=~lMCoz4
zv3g-x8x{%qN{sa_725kE$mNoU3FiqH3eC?B>8d2x2^)kRLVj(h{ZoWz2<<uw{rQqF
z5ne95TKEm&2H`D2yUrs2y^{IrjOA<;J|o;D{2>2=a$YBqf0)qx_aN^rnNz_qp8r|I
zYGJMLSRubXGX8AgmxPxKuM}<&-Xi>wkhCf0|Ech4p<l1%Wy$s(59zi_{)^E2CFJq?
zi+J-F1oFEXWxLJ;xAiwTQt?&7CSj}aRH0voWm|s(^B;uW|53VogbxUx5_-RaUrT;n
z__olm$3pS}>zfc33rWzTo-8n;{ht7bNggg7D<r#v>81;3360eTz4tp<Ed5d;sX)xf
z5BS7w*IhAo4D_6lobeyDuF7pncc<`PA!og0{>O#(KL?rLFRAB?IAT&*DC{Ln3kL~@
z2+e;I`9?|}D>Q#f=*ifi-C08WpM-pf<i*0J!a8AtuuaGh#<X*akTYXa#@`RVGvj|>
z=O4iIh&DV-$GbOW+|c^#&%eN*$Bp7n{yh7c8!iX7?T%j@20RD2ZH&-^Pd6M2hI!n$
zF&(dUe&ccDHXVCNZPRtF!+(t5eB5Lx@E06RRm5o-gfTAqKn8GFzbk(}4laHf#)jX#
zy`@n2FynT|nBi>se)DmQp$M0I-%!UpXSwVLUv4wPJ`aMyo%pn#VL+RYTLn36Z_J)<
zOw%6zj<fboLD=U(FnAvJIQISK<4%SmY;R`B9{-bl{VqV*=b???!rtrtAco@3ML2A4
zA?&f8tRHR@vi8;^OnVjBxnV_(fWF3lV;uMEg+AT9K|98ue-P;=d1F9-XugYZxPFU6
z?d_>_tndBU(YzLbZSh@qj6Yw2bQP%hF39EWl_1PAL){fD&47vmo!{72ZauJv(>0)e
zPg#un@#(U!<i;C){)5+nsjRG=km2^h{P{RfKAaZr+#H5$A=iO<VAiFxf}6jVzu(5M
z;YcQei)a0;bdML;l`o&(yCqT<DSzv*;fKFcS{AGu9Xz+f^b1>}WzmrS@MoF&f|giW
zETrva+9zA$mGN=$u@_D6y%9HiWy24D>o8~S(dX6<e{|E@@`tyq9sV0&F6C>FPYkBc
zoCe<f@>yk5hce&LqQmz+e0krY!Md?~A>Z!LNA~XB66}@U7%7j0;)Wt_(DMshB6}5V
zjFx?V&Ao>mu;IwkzQMXtgPvVicI5Q)TjF<~J8SD*YlmNp60b(d!SfewSzG=U>`!fB
zD}IU)^Z(-UUz^PEGmpQ#W$j)sZdzM*e#;Bs%3r{HUF*tt<TYSX1f%dAQ*`}_{tkyc
zwnus_)Uin3k8nYXMe=6@q8Bn|eCffAi6;1O7>g$DVQnc@b4%+9@x+mciPAX^eEAbi
zmE;ryvHZk-w2+_7peEwW$KuHuND`$FX}ovOJs9Tw8MyPNCp8+}dGg;Aw=(ihCage5
z(o)?1!Y9Hwxbs_}%8S2_-y}WtB2lsg!JTKVqK`7N)x!Do_ak@yV(5%J&yVH>y-+uB
z=gD3vSO<&X&Ql*0^3**Lp(3Uicb=5m;^*-L?);ab1|hEa+o(3U^QF*|J0HD+2Ct7X
zYm_da;LelXOYZ!6(4kj(!<S$<N>VVm^X#pXm+(XGd<kNUFTxMF^9-X5E#Bfvj2F|v
z5!`tv<`=h{*xQLk#Ux&XJMTolcnc|+VB(^qzKL=RdF#C!RMs|>{d<@ocm8|O6(3In
zpYG-i1jVl*Ex7Yej2H7Q3b^x5%rAa{i6==cD*iJYw2#D+;!9Yy$r5`PvutqZUEb1S
z-avyp@5BMc_cQM_iJ71$uV2QUC;PUT9vtA#Gt6G!i{hMa6pcIoCgp<)*f8VH&%hu6
zcize5&Yy*tzDR9N26z4dRL!{awX|;ieN<0|Y5hFbtSZm9nO8q>=N*MR%bjOui91ij
zg`@~_R|$FX&q4rq{#aHG-1!?J79WZqaOW9jLG<$gcU}eI@Nm?X%!Flf=Z7Iy+<9dX
zcV6kWc#D(ri;rM6Z|}wvl};4rvZy;GX1VjHTFE8F^O*QfjpEYcXDQwb{vz`ZDCRpp
zaOZ!7UW|e}Z)D~l4SdtY^5T{3+=o(Wz5pp3R?G(uaJ?%{%r4&I3d(ZlT?4Y*c~|F2
z#V6C$6Fnwa-l@giDL&bQt64<LvfO!RYGyG#dcmD{dFK@Kg&er^Z&`ci6(7&o7kci8
zP9t~zj}%`jI@wyZsQ4JR=#^rg!Q{^G&4M;-uyOGg8fDf#_QQVY^9BA;kK-~QQ3*!v
z@&tYycb>hIKALvHop+TA(xccJ;Ld;3nh;Ol&v<a>ot&R;WWnIhJGm%LuXS?gUH+1^
zIRt<^|1$or$(<j<^jN&b#aE=whXmYt$88^z-i_sfJMZErq}Njhcb?=}F5dE8G=kiD
zcPW{g=9Pfld6#}>`WDLI&b#>i(?>Etxbq~`M$6`;A7eLyJMYrZOVfpl+<A5mx${3}
zJh=1rcByPpn&%a{^E{P|JI}{fa_4!D7<c|xED_v!&Rb&Kd82WIJ70?~i<P~YNH^04
zxbvT~6vmzBso)OMZ_y#4gJdErhlBK0)G06iC=&FJ{1X}u&`?sU{PFy=C1O4f+gu{#
z9|(nA{W%KlWX9!#=j9?Vqjra|5#Y|>j8>JNgvuFr{wkzM+qDGTc?vkk(_o4kci#12
zJk5?EcU~g`C9>gpahfkBRo%GrzoV(yJow<wQ=ln!D!KDc&PyLd)8Nh@hT0i-o`HWN
zv8wI3^D{7%oDT*TZ{fcgO<l^Y;Lf|_7*CI9gTS3<Vshs<@ECwQ&%X(B=Q*1Zx$~|S
z`=<|K)xe!U%k0f_TzhcmZ?dW`N^|xEa_8L%SC{?<%L8}b$vN)4lh>p<I}y3_3sAms
z=jlU7?tG0Yz@1-C3s}5`HL%57)-eUR^E6@H`8Qc6xbsc{?mU+OA$Q&>z@6tMncR7&
z0C%1jadPLK0^IpmnF5QqxKi+MS9l)GvsTup;LcNKrA!8Qo^qR)J$L?cDAHWLliYa<
z?DG!x8MyP`HW}P`UKA;qDRAd`aCjm~cHH@wq3F-64!QF@xcz^~z5;iirMmLp@|nP$
zUyM?~ou^71d0w|Lz{rk=7YbTDAi|T+p9^~+oEN8~N+HMK6a=gS;J9<87joxm0o?h|
zv0!lL=b9Lc$LU9i`>_a$9CRv_i3o2X$(_FlR(9o74Qn&>5DYTdgGk0crUV1&gGuiE
zDx?B;{&i$6I6Y$Pq$I9^E}t*?$foDRS6-Z|yf{hmgComf({tx5k&0V{bN&o@7DglE
zO89=6|89JQ81f=@<4w01iFs=`WISs>q2zv~yAhr7dF(?t2^YBY4<b)@6u@^&WyMUl
zx9OHZo`F5Yo#$<7EX$pzl;zITN{%~!FQhDYo&vUa=gy1$ZZvclF9%zFa$yY5tZ@bL
zSeV$!op%dckon(F4gy*?q<?s25sY%O^_gs-*6T30f+<DxG#CVb$KuI_^gqa%+jSWH
z5C-6NOU42iQ-eoFrWD!w8aODs7jcn}sd*oEWsrXlcb=~V$eky0+#_7dp`^_b%^|o`
z!if<l_%!xPQ7d%d<piE;IwGA6jB`S?lYu!-h;=eh=Y)7C0}a^0ohO{;^pQ>m&T~S%
zlYtAdBhi(Bt1LK=a5r{a7l8rZY(j{3GO*PNvCcmt@DCF@V#a&UN9~Q?&p=NTS|Xhc
z@RNiYV1S(gA=Zh!e)GMd4p49SSVMLm76Bo!3kri{@T!G8^0Hi?gp|3y2`O`Z6jJ8;
zs$14(r|+{+x?JCdl({|(WzO~GA-TRhCenE~>h1ax>~aQPzz%kKt}jEDbA1|8MmuwT
z3xm17g+bWzo1^Jda{T-N%uH_R`S9ktbiVJ>B2dQXZ`Y?`ZLU+p+FY-OwYhFBfNuiK
z!uSyDSN3f|uB>cdhjZsTJFLz1cGzaFyXWV+yEWY1t>K~Dn(OYc?OcC{wc!qj$y|rS
zWNt9SWVl~_7=Kt8vh+98skNB(yT-H&2|N|tk{uAT8%IC&_RA1fq(da%g~A$vM=Sw1
ziprs#Z2TQAhHxi#BjPjgw9^wf+C;HukS8&T_#92USYZnY1F$O<gQV%BL;~BY7zX*i
zlKF{jL^P<#_P_wMji2lrRF{StzcG*Bdd6AhSy5Q|XiHD*<m-Q2OHjNQUw`~3imtEa
zDG~+qJU<`w@ueV>?_*r`%W`b_QF*anfGs~LlNg1y7BY!Xfq0%d5Q`(^4Ys70c1il;
zc1e+Nr6v4YmxRB3w}eN-O`u!sm`TXvIP;h1@?e>V7m&wQ0>4&|)kt}eGL0OGro?(}
zPuU-8#h;!tRgo9_6HE=vBq}oe1=*jx{Ua0IZBdFY>pH|@ADA(bSO4Bw2D-9bLHKoL
zF$*~SpzzmBIv`fMXc5}s*OTZz4Z;*zG+}ODB+5%)b_RAW5U~Tq{+&$zPa2aSjPD6X
z;P=Z#>?HIDnw_5uW&8^ZK>XJU{r_<ie|W4kVhxBLCe`!L=A%*nb6-TcBErYKN(9|U
z{;w_!am;vLC3db3!F7MOTN@(dZ<K+&Z|=hJpHW<TCSK-E+Y6D^Tr@3+3`Q_9Zo!DT
zL0(aEZnsF!c<)G`NIF&;=^N=6;aogjx6rLP?%03-&v0xE_y6H7hCBW67Q>x;c#FXT
zA5d}|Ztg?dCy~qF1NCDo*|%M}{JgS&${)H+psS4&Rz$>$C*~#g5%wkGJ=9Pl674Dd
z1mP6nOyPVXKLygxQ9?c<Q$9wxR(OW+i^8u7*9&hD-X{F9@Mps3g>MMo7P13aUXhTG
ze3VBD7Yb{HHYYXW*Gm41uv2)w@HXL7LcV{dUB0I#?#`z^;27Zy;e27Wutm65c#e=C
z44D50;hn;VgvQlGym2*wf04c)hAs0M=Mp$xvT-XR^RqAGPZNGwxL$aRkbEYlGp-}B
zABH>SJ%kg4`w0&d)(Wo>+T6&<$FFzHze#9wAw&L~<O00nW_(}a0^u@YtMC-zdBQ7&
z8-(`=e=2-Q_@<C^qOqKwLVnexTq&F`oG)A^Y!#j=yg+!h@D||_{OSaID}?RB(}cDL
z1mgck@(+YR5&lA0fVZo((@(gkaH8-);b(+L3y&9`CA>uVP2u;1j|evj-w^&&Sb|S9
zEPt@DQh2iP9N~|JPYd4`PQ{BI<~I&MaH(YD@I!8p%$bdt?sVbV!Y>Oi7G5j7UHF91
z)_TCPwY46AFH?^?ysmiT>_h&$^buUcSe|kAp)a8f>?6H#_92%`zlZe3*@xcNdH~v5
z53sYp(#;XhS9)B2x^Qakx{CUhNY58tQONdA3CQn6lotyB(;WV5RnGN7asgSsU0;De
zkbJN3A>m^}yY3<#8AZ(Zitty$-wXdB<ok4{!y~XEX-<^83yrk|nQ!N)A1d5K$ZuxU
zFBO{4735WtPZX{bepzVOZ=}0MGMPWL^F84YgpUb-D)e0bEt3B%{JXG_*IU>z-z}i=
znt=VJCr_5~_CElukZk`4koS>1O=$lM&>tq5loIA&C2SY25%PN><G&-kL&zBjsoyAk
zQuwOSuMzNf$-K>Bde7b8MKakO)bA;rD4Z;uCtN68Av{`myzpe<>B7$o&l8f<$8tJ_
zUl-mWyh(VE@B!h^h0hB&3x6$qQ}{<AzooJq&&{|0GsvEsKUDGd{|0@9<S{~icV+%+
z;kKN6&$T~6@!N9lza;(nLK4zw?{eWcgx?b0EWBNKx9~pUPlQhhpB0k5K)b&dzApTO
z@GnCAT?JA6*ZAuZM9YV0!$UPbdQ--YufJaX3qAnj|F^pU^haOd^zXvMhnU^aWws5*
zFVkV@*)~S#fpOe+$Bw_-4@@^4X|^qQj5mTf9y4y!u!qz^9fXVVf8;kGw+|Hf3k#+y
zB7ZRce=ufvuMaSLtk+!ZJ`aLivHe~7|5e+hD+B+(8x3jmHu#?wE_cyxL9iZ`XSpno
z?I1Q`_jwQuhGP(B7|`b9j)okz_vby`c&0u4-DmB67Ga+U!C(&TaoqdO$DIU4*k1l#
zIeYy7_Vqg-VV{RK7Q@~y{vd?nzJzetUMcLceXJi&sjR(DglVq=JGWMxY^U)A)y6pP
z-xT_Ef5hkFW0i*B(~$zgu-_VXbv`3r_Er536yf@1Lhbc@eb)Cr>=?@}KL2{y<CyfD
zFN^5U0meOobQvgjL72~zESLSxGX1%MVDQ_FyANWRo43b2;dB+K-;<WY{rGhLF?Pl1
z${m|Ozhc6u9i2a)V-#DK|KAr^!mT&IFw4)Mf9g$<^S_pV%B-_7fBwa@hHT8kNzyym
zHQ1xBqVAu6`o}*rOY7@eEVOj#H|lP((E6pnuG?y%$dnhCmW(SITQVm2)aJ)$%<3Px
zWaig6`+a%jYXhbZ*tlR;-?}4bm0H@_vm%p9mj=UoY&>$-5p@e@Es}Q8(#Y^6bYF$;
zV(Bhk+I2qryJv013E_@SJn~gEsHhFnY-?NBAIwp2>nug`^KrZ|FMYW|(jFw^i8s*c
zv1^bwdT`%G$cee=OL2@a7yZ`|gSqHWfigE2{o6<xBU?6B(R&V)=f^pxa*VeJ@gaRL
zfhrMSkKepsB2gsvGW3bz#rr}Ni{TQIXti+i6zKCnnQuo#emrqa>~#dXwKMf~Mc-$b
z?9RkDdQl$~@C<nedm+=uK#5Fzy&LZ+Q_rB3#MQ}0sKJ9veVRplGx4yAm~MU!qpy!K
zYwT83J#l0Ia}X|$C*u3Ed6E2{$kCnQ*ue-Tcd<?=c@Sw!lb_1Jmu2k6h*7;5Mj52c
zCo5HAJjMU-WM!eNKz@oYnaRrDPAp1&i&-oCJJBff$<c+jtQ9EpiTDzjEI0%|&tSK<
z;e`4fOq3_bV;XCeeI6o`pYG<{m!`dm662{KGIno?`KhV6#v~_6EK1ScF}aV#k`$S7
z$;lFXr}%)KoFcI_MaPHaREYypNt&7_F%$IMh?4Rn$piEG-Xg`D*yQX2dxwEuM~?={
zIo&9dV40dm(+63@NSROlgVj7lGAQ!}`#?b&r!^Urd2-~=jU<=kbLhGLKB}h;Ls&nZ
zHLJ>VT@X)Q!LqBn4MIw=NmHy?a@inumQm&taT+e*ln2~ZLLxo}0x0u*&5@t%$X^CA
z#b<`(u{{{(;Nf3Fa<wlAhliuC<Z$GuOWvIS9FUax<Sjjwft2~=t$rksGM~InQhw@B
zw0(QG@h}1YY>Kzt$vY%E%6#&BJ;qtdC8;Br_)g_5O}#+zUh5@L=2O35i|-$JJPrvc
z^Qo`X)Q<+*i;A-H6g@1G52YTm*kP%`Ja7+p+iaqv%qJgHL5?z?{D~UiDD%mUDtA)q
zW|sRzkKb6{sj1)bFh1GiZzej*eDY^9H8a(pwR%>0=cFc3e6HXcYwx_&Q1;~uJ^zZz
zfy<rZQ$q5kB3n?dY*DI;b$+FoXD}%9Df;y$H*2twGS6eptbOc<qovOj{!owOLaI=A
zM(y$leul-9OQZShopd2<49dJ4D?vJsl>%jc317mL#nbsL2$Xpz=cn&>@q?UPlwQYr
zfimy%m!$i#6`;(!DXDv>FJ(L^^De$3eHLX<=4}DZvN7qO(>^HkE`CD#JjR1EPv$Kt
z^PG4i3Cg^?luS);X8EAZyYw^D^c_foGVkK|Pj6*<Q0DKm{BzPJltGzy>F1^S5Sj#K
zo}EL=Ja1Z(pv>FCo}kS0yh?&H&r``L^9ND^$~?~zqs(t+kAX7J*F8p=e-);Zpv;$|
z%ZxJrFcqN8zho&unNP%dD!7Bxi3*1fl8LMw63s!rM0_0*^p0$Rh66N|lq!EbueU_Z
z$6=dGg#7sbbyt6mLOYpp`QUk3i2CV@ncSDn24%hutt-6~Eh<WuMe+|vinLw3L7At3
zb39$a4%jWC9>m1%%nHi9Mg&S^!xM3uFXcT`adJu||4N$TlUZ_Vq$dTM%CPG|nRjwt
z`asH{%uhxxQsxU7*nq^UcHfQ3b<yM>aRZiK&!nKt^WTi7hEoP*-W|tyx{9>~WuA#i
zndi&RBq;Ozn;>PLF9VXG%)4>0f0_@kNl@ljn7w)FVN4Ioe2rCgQM!%spv=1yt}Z=-
z@u18*xy7b+Phz@xC$C9A$NGRWpJ&G$)6LU!KMBhGE~Wrw{&1!MWu7&Nm93AYm#|8p
z%+rKX=1=9g0cGAPK$)Mz6rjvI1t{~l`wNnw%sT}r^Ao86W!@=3neWefgEH?*0cE~m
zUsz?WtWWzonUyj*>EzwKOv-%ntI^~kP^9l>6F`}#z&_^-<s>Ncwis^NnxKGJbqZ!`
zU{Jt=!xKqzzpcrWqcL6y`tz!j1ZAEFxBnk#2b6i1>dL>yXDSWy>QUcFB2LwS2rmOR
zx-q~uAe@NvL?000$>+}n&Y_ZsKZM@`j=?t(unK@O|0fm;$~>=ppv-r$U{K}*U?hU+
z=3heta6h&O`gsst8r*dASk@qq3-<1M9#m^HDZ~buc2+B6?<9hO_aFlP5M_gqDiTS)
z1F_pzBRxtWc0U3?iMab+f$-qSmrzP%pF9}A=;jZ$$dIWp8=2ha7$o6s;RNhMNR*3A
zG2LsBH&Rzl-PAs0=f4IMd^<PfOcWTI*7F3!{}9o4VJ}<83eGSceJ@_b4n>d1(BfX;
zt@kfJG_OZwexwBBIGQ7~$GXzo;~{RlpAbIJPY9pvIw5?1*9qafg(rB&q3{#J7y1d|
zi@Ht-p9-hvJnzMBLip~EQ@?Xw_^EjpPRIS#5KQe}3|hQ7B1H3U<=2@qap=Q39&LNP
z0T<nn_h#g%6Zxo(a5<495Mll!Xv;CO6|#|9j#%*12_vz`uoh@1101Lj@;e!r?u4RF
z2Ie`Tq?3VV*dxJVb%3KS_!+`F?6KhZcqaoFI3d52fvcQQ#5Vzc3s(oau;^-c2!VUI
z;Dq4#V8F4Mu$?07S(sIo<tiRh<{A)E<{A=Gx&|H9wHS&^u@|5i&OFYdDYM;$cqc)f
zP1v66fg^K0a6-5TP6+qF3Gdwl+qZvyuKmYt-+r&^(*CS6-2SXG-2SXG+<vd@Wc%4x
zKl3`<pKIz7xu#;?^L0q)4)$^3rXJU&sYt_b^c*z{2yUEyc_G!=jkIYu5b(=;O?Ch>
z5O@{EWb}lCu*ZVckxmBONIaaCJ05!^SV%Y#dn{;=bTV+R(-T<FM9|Jz&Hb<>85&yK
z>|>RM;?m@<>0ZH_`^}#IgCS9zb03xfT{CfUOKbDW*6PL#Cs}RF3|li{+#ZWpHg#m$
zo0}WjGI;5escl?VyL@@=^2HM}l@+5Vj5ub@h{o!pn_CwnGBmw6CarDgSYErhvAU+N
zzNt3&PuOlduI*p6`w62u^JSV%O<uL_T;w>Mxw**k@2<JX5vpoGuBEmOGn6CT){Y~y
z!p&CRT3g%1iOZqZ?Bn<g=UY2TxT@ps!_P(jL)-y%>xF5>%WX39BO~pYf_!KOvymUk
z$;gN1CL>SeElKnPaX57#$hL#uCs;T)kup|rUWAjEcZ|dw=AapaFI<4^2o+2MRhP4T
z4|P^nBnr!vCC3W(Q8|`xB5!n92{Ldri7R#0^0wxxy6UFo4Yla1`s4BI=WVWStZiLc
z+f;L0P_?|ey*j8`UDMj$+_(%qTHTIxt83a!Zj)lh#KniU)wZ@Ru4$-ltZuCswRlBy
z>#EU<XUtu2z=Eo=4j0c{FmLg^*5;#YYueiu?>A$HqYZ99o$h`I9h#XjYJA2fyti{^
zROP7AnPIK94Yk#6wR>ca#1!-+CX85y>ekd{T5FH3Z>w)^%2bXUPX<?JL}N`$$38X9
zt?jiR4<ol>*$V4VKQC~V&3RsHRNNKIaSAn7iB{dX4E?ye#`h~Yh*g}++WN$PK+6o;
z>Q^?^F3&jTYR9q;FeR6vAKZ-Bb<G{EqEB|6b-kv!c~w0VwXJOEsC6c3t!hO>^~$!O
z3N!iFtihqhDS(BFvV8BhW9yg0e#0tjLCegx_F#E)$1;wQnq%9o@a7dO+G^W_mIbXf
z)9iP8P}R7MBLd^XHw7(gsBQAnil*vT6uP6NQg>Q|k%)R$b)eRxE7^JM2-d&3W|fKU
z%WGTF`04d4tzj#x8yl-F5keTuwbf`zYi(OcLpxq?8o{&6w9Qo*$92oB2bw!z9_>Sw
zT~BpQ=w{Gvs&8J_7PQr2U}d_-<D^(q-(KNrSlv)%-BjIH(_Y_L>jYN~R02f?RdWuW
zF}rGEuo~57Lu^{<(Dwlyqe`4;t@S+LI4+K>t!{O7^T(s9c1=6R0wc-T^^<Jlh%c|l
zF|CJX94Zu`ncG+33fEAN1Byz7&gN`W+yHB;T^&@_RiS5_n$=kAU8{pprmNblebyUQ
zRkIG5v#%Y0UK-e%s<tjFcU7rkWtl8AD00)ZyYmBCYjB1)b+iPSPr9w8wx)hXeeH68
z_S846Xhss9KrPK}^=n|Tdd=$P7$tV`M*r8=;+R*t3G1s|$A-pFZ7s$@ePc^UYi(6a
zJBH2*m|>k=YeU>{o)V21IDsnO){f!5s;Z%y-B*Prz;H_C7_*pN9NI(YG&ijbs#eyv
z<Dywho4M*9i>o89QHX75UWO48s>CuL{sngZ^^L2qt%Z3vQMu;SwpQ{OthQrd=d?Pb
zDr>x{vAO})FrvndsdfVo=S<a#jwa}u?5Jt>a~l%wtfJBSw&iS?9f#bYt!ZfHWyTyk
z8kdDHR4rq9W^&-MHUTc?6Enkj-Ck(7J-GU3rs39SU)}m-aM`b^ZEI_8ZOcp;(d8~^
zkB@qp=j|IGoc@U|5=2idE=t*QQPgweEnXL{?!Lw4XLkF1{#nVh^QL{m=i{~p=qHx_
zlJ68T`#PIT5wkCqVYx6TAQW?-GP1f@fDhlHEoNUmbBb617x2&)vpfErB8D%+y!rQA
z2?F?piko)V=Uq6w?m`X{Z&j7iqpMc%R0&_|?3fkcBWfk`6DJ9030s9{3NID%c8v2w
zatx3w$M3L2ezzuW%LN`T{b(WI%Q4+F;r_z8!Xt%zHetGY;c6itN~k|e$nWTsuMl1<
z<o9dpe;|BH_)B3D9mjY&fD(5Tk`GOJf8l)LQ9|RCA^uFs7YU6+2K}>=jT;8}kCM5T
z4(;|9mI*6`#`Qw{JjphnE97R$CkekGyi|CD@KND&LgR8Fzvuq)a|O%yoZp#}Z5~zV
z>m{!j+Du5$KPuU{RFHoo`LDumc-o^~t`SaLD6A2FR(P(kQ}}J+T|&MGW&S+e{S!GK
z4RNS&tZ-l9p~6}r-(WKR>B6rFuNK}cykGc~aI^3a!UP7ml`kAB<TBUP?<ZU&tQQvX
z^*G}D3U?Qd7w#uqE^HN^B0Nucm+(>HCgJPCcZ4aNgDh{LaD;Fl;auSoVUuvJ@Lb^)
z!VSWEg-;4M3rFGQG0U4KJW=?0;k80e=)!cI`<mEG*iX2tuu{kuoJ==aI8!)V_!;4G
z!p{<Mtc(*3{5)lpY4du+&LxsB7k-@x{kJ7=5Z)^NJ(3>~a$Xjue_HahLgNra|C;1C
zgt(k^;l|l@5%uErne{9c+UpU><&uX9=LqKs4;R{X5b2jot`i<3>=2$TJVki6(5{Qf
zf1%_{gjWc!7JggE|83UydqTTzLViv18^S*b|02xi^$qFFhXOcI@?fD|PoW<tc|YN7
z;kMk}X6en>0{QsqhxR`wyjXat@aw{Bg*OQ~qZsquB_zFpGQSiM$yFi#LHHM8KChq9
z7YPRn2Mg_bjrehr_Y=+*E*35o+VvahNvWaTQ-z-snokGx=SlvWuv2)Q(5~}H$FCZ+
zbHDHrq387S3kT!>D11jq3Jmr3KL9L}+(*dyz8IeomJ9b1eo8n&I7v7|$k{WQf4=ZA
zAuf;a%OxG9`t@eI;@tW2p}3@YMKKc3g6$*2w>UfJlt!1@hM{fS?)b&!oUht!8zc1K
z(^WvhFpnKKru(ji+z<Y$ZR5QiF1^82lQ4HOE^_?#K~5jjaA$e5uzTAG+FB}HH^FZ{
zZaNfUd%XwZI*Ktxd#sDMHy>f22f^TZ+<N~er0~Jz+obyuuHWRM`^~3Y3Prfw@*(a#
zV7b)$a@!F0c@PXn;N~~OfHoi33^{CX=1}*4Kzn>j@b=C?*ylkom<xOS-|(A{I|Yic
zy@errXj0bR#R&U6w6O&CI4{57eB1?4gzYVdJsv04k54JSepeyPJRA?)4(*M}X8oXm
z%sB2h3VpiHe(%mby;JD`ww3mO_qnHULu|Ny4Wah(DaqIG#|YzawwN*eEQCFdNx%8_
z5<}e(tV24^;gW_PU1avy?<_MkJc64rp7(;zZ{8mBgwvgf`aR<l0ew2V8ZB$9I%f2!
z9pj!>j;*N3aQoo7r+bgE0<+vx&OLp>tgSbnm%sPMb-Twg&UOi=<n?%Q;L_T<U_^S;
zlBHJz`)#^x>1N=-O_9l)mX?eu86AwwY#a*BYtP>`eayzj=`Q^iNTVUST(3ad6OzmO
zOGtwu<t)7Lc+beX($AO1hSbdJH??GAtS;DVmraq0g-e4yyKS5Ssn4d_OCx*6HlB)b
z>87)nZoRAL-2d6qWA691l+3+(OZT}qVs7a2ysuC1weiU5FDYDzFmt`~_?9i}hV;xk
ze|jD?XD@wmOKkSfwnS$?wk0zA?4{3O{%E|4SewL&<&Lp9tYsLevqJ~P2Xh?O=Wq<c
zVf~XqG75;92gKacLy$NsK5GN4g3r3#RLPeqy$7F_ZZ@$eXl8h?eUUu&Lkv`KTNg2F
zew-5w#`eVzxUIa~O2j$N^X@>RNbE}J!EI&1vFD)yx0T`KT<FPdT?fIqt@soYbeqD|
z*A+btWw#%pRB&6VcWkCU2o*BDxUHnTr8rS0xUG0;M8ZmnvrL2A`m%}Ow(iR4>toCs
z<C7-1t=Axq+}0(~f!q2Ur0C9YtP**_ZC#G|65hR#+xi^KAgv$VR)$fAxUH_lc<LhL
z2e;LU`Ki^&2yUwri&Ez@Yh`~YdT#44%@Db*9S9YW{_=b5);5%VGfa@%dIr#QTb+R*
zwUwn!?B>KQx7CUHslFH*;I=xkD0K#U6WmrOmZbP33~s9vd#Ap_s!fqtnu^f!REYyp
zFEVzT#4xv&zEvqc#Dm+)Fnb+6Ms6#`7`d(G%zThF404v+%7(_u$Zb6op;wUFnhb6$
z`7*|BCH2hp_fb6=ru9XvSyi5^cRWQWF>qTQEi}t*WoL=oO2Y-SkeRzm0M!lxxUF2S
zgxpqgu|2od+_q2<A928KRY5pByzZB9;SzFN-vWx;stn?`D!sU^PTG#!`Ulo}J8tVi
zs716a%WZXev)oqp61lBcGw=Na&%@D;g4;?C7Pzf<nOL5Bh~4v0>LnA0rMPYvxUKJ)
znB}&*g0kFJ*MKay)s>s&w#N7<UN$vl?5`(#^fEEaZFQ!y+*X%2%WeHWx-43j<+k=j
zZOCn<#~iq=2Uv?1r7BtHSBiNCliT_k#%|VNBe#`CnYEAoupjyy&L8S=Tm~YlJEL~t
zTNlS|W$&b4p<QrWU8Qo|)(&ezJpBZF65LiN=chSpAP;hKQF;OMgWKxz=eVtI%GlmE
zH8Q!aF1{j72RU+E9rtuh`XV+2+*TJqAzjOOa9c@UBe#_=smN`0my)UJ>sdaytuFn{
zbZ<0*+*TLAf0{3=$ZfSn!!R8*UxJa_>eA=9t?V3fTj>Z$ZmYe#0JoLr6}hcEm5kfU
zry_D&d5##j^+EI^xvg)YhF!R=73i`q+}6KZ3gfo&RB#9BR#Z52kW6IdaFCXxPKo%%
zNYFd-5HuX1p`=v#<9V+oVm=PrTq5NE6%@v0<tVh1S=`n#FQfi^M@Me!I<&5|6D=}s
zYco=$?b;1)D+OFk(tl$Qg4^nPFrMzotl+k4M4&`AJQ1h)9Jlojn!15W!EL2LQ*_lJ
zx7Epc=@FE-<+eVA#HzOAwicrs)10iA+}3qyGEH@-3~sACj`6fH;lXWXVscx5!+3C8
z`8Pps>xFCuxUH@g`=|G2)xd4#%Wa%}Y0d~tZtDqF)kSG8szh$9JK^fmd5j0Q)yXaC
z+c_-2ZFTaR^!HgFxUGZin1kC&PXcmVN16iM)`?63ZYygLBe#`Pa+BLi6J5BiP62M~
zRHgv8)hR;UR;LJYTb%;j);CxzxUH@fa$A?cJZoir3T`W9R?1{>TPaWWvgfweLy=xf
zTi~`*V4vU27J%D&oXOy}@}fw=Oo7|VgToU^vg5XX8;btC>X6&YgWLb-v;%G{OLgUc
z-)G8kTd5L<mDeo{FtS&{5=V6hMBYHyp9`EzAQ2~#ynth{0FRSa0dQM4vRH6iX#w2U
zMJyQH)>0F}ZT$us;JK}wGCId?T?Q+=c0kpY+j=Gp!tT|GAh&fKQi0og4Yb|96zTOj
z)U!Lus)@M!JsIJ_5qiu-#yD>4-;sn{WXNMUxRJ3v_||eJ6dCM}$2zXZsnC4}?c^J?
zA*)!~@jcH+{B6i`6ZSIWv3}Zg^vM1#bmjP98kuON?~m&I18U^kNo~bnUN20YT$spB
zo16|$yUe%FrIw;Fm!hwDxSFT=W1F^l$EmI5pu6U8LxJT8uqRs5T`?vC4nERdsn-_4
zT!R?G`Ze~XkIEr4faXfzivdsq<DCrPp_oE`=WYn_aT`L3ab9ORA>PTr94F*=E<>Qs
z2_>CpAaEvj7$#h3`j&Vn16MjB-)49HrW1-fZ$RKC6Hxx02t4Rw;++gU>x6upSol{?
zDC%V3w?2k}txkw{GQbYORLt9RETIo=I1S%rbG>p1fgPb)irX<EbG(y^@~+B!W8Dt#
zsx0cHqOz;9q>~C>6f~zYY<5zd(=}bZb3PQG>8i}{Tna^9S7lLW6BO-Tl_i~29FILz
z43Ek=*fG;I;Zp3FpgG>jfIBM3<Yx~=DBqok=TSgD!cVbVJ_g*8LB8C<fJJ{WkOOJ9
z+w!1^1oH`JT5vJpEDJ6m{M~8so7*ssF_<ZHB-4PCz0Tepy5lyVFp}}XVFW(8fU+Iw
zWT3_A39Vkwz&h+m&rUkmg7XRIVUGov9hrg4ou0t{O27bUvJ7$@lO}ruklh7CgeNUH
zpTLe%1_ocn&J09$9VZzkZpDtSA-rwsQJq9~NO&G%h#$0BSA9?-+>Rm%&-W;XP$_T#
zc1)R`0dSBbI1Ip%jNn872P=YvS=gD6xIgwdCd1yflcD+8k%(|uHiDt0*bzZkj@{*8
zs0lkF2*+n5I2O*ahy?^5gD4K*#lTCQn!w`$b^IzI4+QwoJPzNs;Gu+@u(P7X4Nm=C
zz%4Gw7c_Uc;GKX6EVzL1Aa)i={HaqDo^<Lskq0v#w4vP$y@DOZ6JEuRy!pgmVRwlb
zdJQ`g5qP4o>clskn!v-)a*1y`HQ{Zi&Ij1WV->Yf+$r$;_iV@o!txJs;}F|P#@;ak
z`6r2tt+&e`4;gzrx!53Mr!muU?6^pxV62~NIx#ucjb!T8lUyjp*`&)7`9`BIPYfh4
zdxunol?lA8Oyrg4MQHD+48o(k*qJ;sk>YgHU9EpeZQ;~yim{odcbnuX;N5Z*@NgTl
zwIdI_jTG^&b+a~>zkehriJlxgFq4V(!G4_fVHvQ{Q=Bx~XGf1tk_Npuc|ZnRBE|kd
z-$dj1@7u{NhlfXNP2E2D?sDw7wh@h)5i6Iku5Mj1qB1k$;L({8E1H@|fKggs(>|iQ
zp}xAUzG)?tq-nN;Bsu~VaAF&Dq~B*{5H$Z!Fw1w4P5xivhm+_2Ng;_l^8SB`7#{j+
z7<dl;|3_qTd<-S^``=0#uk!u$|228snBV^zWqgM`L9+K09~Z&A2sfx<emU=E{l>f2
z>BYTIOPn4*BlfxIIeeIz#*g%$ka?iH`-&RIjkEpdtS)yqPSq!IUTE^T*{AI19H%@x
zB)};z7n9uSkj$R1$-(4tBZsSpkhUoIB_eVt5nn-vOFvpTQ8-OFOSn*Ygm9&>NoX8M
z*gsYBnZgT%eEw$n*9vbJ8n+Sphb8|^_`2{f!d=l3%s)~%S$Lpusqkpwu|nf4BHwz+
zHwwQmd{YPq3bS8~M>UpXTtnb+$$JYA6dob06Y?WE^BI>A_!Y@l3BN16Pq<n5mXMSO
z=I<fQ2oDx67TS`+NcUOEw+Z=*oB3^iP2k&-V;JVt^P>@Qu&_edAUr|%RpE8QTZIn@
zpAz!3CG8Eu%W)#VBoX%!&J`{ZHVRJ?eo=Ut@LR&WgpUe0311h!BTVJF@&*by^@)`)
zJV;n2Y!QA|SdI@BOg~CEMR>5VN_e91Ea4?WTZ<L>pOU;;_y=JE&;PXFM>teCR=BV5
zP+_gGLwJVpBH?wy+l3DapA-I8_>S-ZTmxAC5yA_ER|tO~EG%&8j1!LZdr3A<IOOq?
zIn@a5%@ZCbTr8{+whC=tXr%utWgN51gjW!;+dR>THx4-DTcrOU5qjf*Bm9u`Kat)z
z;0V7U{marD2OQxyrMLN`5l)bc1mwngVAvYk^$~K3<e9?#g$D~42p0>N3hRZ9!efQU
z3r`h(PI#`+u7~Uo$yW%k6W$=aS!mZuq`yb<1HzvOpAbGTd{Ovop<PFj|BsUYDva@Z
z2YpglBJ3?3C>$*0*D$6x-y2}9WD;bkKVEpU@Jqt;g;xo$6W%VoONbApW{2~>(cUkG
zn}z1P1N~nm7xKCZxw|kUEEkRza+PAHn=G6z^c?YnB`*?s&iE?Ho-=-|<l}|ga>vh=
z{sQ4;!YhRQa>#nzDZE!m${6+h7)ku8(AEuryh$>@GBSP_;XvVF;V|KF;aK6Pg;Ry*
zYXmzav(erm!bL*+pMkzc@=9TgkW)D_AJ?rX@)I@jEa5rA3x$^muMl1>yg_)A@O#1^
z2<`t2b|02ZE+5PJneYYSOG29@3Gw{=&UE|)OPnJ#Unt0AW>H@yG~X!5M@w!Jb_kCX
zt`nXn{DRPYsgVB?$$p;bt0nvSqQ4{A{!fwq`;zYwJ|g4?b8DxNbFxw1EcEk5Z<YME
z@b5x=zOeL3A*aq`{$4`PG)dY1w}C?>?;#u^94q9^n@m4dI8!)Vc(Cv=;b(-^!dhXY
zkPDF0-WuVF!qbGDG>Y-(2`?1deFDN)NdAWKTf$p~-xJ;=d_ee^@TbCOgm!;{@Mg)s
z7H$>3EyQgDhzhy?3y4-vbh}{}-w8Z;@GA}5@u7Sta()xKq2K8@fgZFCmwnrI$1e^8
zp4Z$qM(Dw(<8uweJZ{{Wj?Ynk<8k9Q9lOs%nOyWj+%x#i$4!O;w@krQMck0VF~;%b
za}^IW?Xg}5VfT3u4EDy22A?hb=7US2@L|SH#63^kS2h&K`;KtA_YFlIkdEcDJYQ~e
zC=Y_c<laG$VL+QNYZc_My*N6G_dvAA+az!A6oh>q1cReskLmp8<4%SmY_E679-5xD
zcLBma4{bET-u?a{hT?di6t-6mdu%7`hc3$6TaPg9Rbb~f8YkQ#+w>pfug4xvciNzL
z_lMx;#c=)pj&$BOqO4rvcd>`-H$2qdo=V61-j5y4YXR6c91h}0n%#U^MEu2Pw?#<D
zF}Mpf-d+j9EHl(y!I>F6%R%QiZ;#LW;dGNw=u<us(5K73*&H>tt3SlJOvd>=xZhC~
z730Q1H>z^%=t_L%$n1bW#F!CQU>ARgtv5d~>kG4jo6nu~<@|l|Cs#A8IGBEL?-vKI
ziw?Q^s9?l^O-t6rEtJ`G*}6OnmD4j~UH+JSct#A{7?|!=cs$I2$HRyXKIco&Of`+S
z@B%brP2(*+3k|&{Mr_DgeERVp2UAPGFf&#*9i9@qYzzj^I4am{;HK(X@RnE??3vma
zHBCQgX0MCvnb;T~aw<{`+O%xe`Rn3$o;z#nUA^XBzNP2f>)}0d6}%@d+fsbM+0%Q&
zGot^7=e86goVT%h7A5BY#pADRNzVTHmc)VQPmf!gXW>2ZBY00d4Zn$C9X%&-KhEbB
z>puBT@P=x3=m7d4d?)?~2NUi9B{*keXCqT|eCZ5C!;fM(RMBYCZW7}O-aE(a#x?6Z
zVXldoZJQRhoeTWOFcte6^JIFBhrJl@HFCZaccMbErTFRUJHZ>1NQ^G&-gknx9^QAN
z4*KnVCrG09z7tQQ)DQNZ_$5jS`A%>~>agzw@AACw#Ge?qo$o|HXr1rG;Rt!(3Er(|
zeJ4gT;=Oz)c%K&Xoj4sCL%tJ6(EO0T6MQ4|UcM8%vMM>>i67&jU|#U!c#ttiHvQj2
zz7sz|Z-#s)PNSIfow$Rha=sJe*p8g<L@`Z;d?$X6l5AdZI!L4%*~<6!oj8D|L%tJv
zOn!)bDNcJA--(~2YB}Et>+hWJ#1~n!obN;jjpckNSTW2CzN5YqQ(-LYJ8>`b9@~SY
zS+Hr}!*_xY1|Pw9g8%WD7kq{tnxa&koqvbK?7ZLyS;^b^PQ1#z_nL<ZeJA*;FyuRN
z5>4fNC+HRx@}00Lfj^?}1fRVzFSz%e;Jp&&1%D6Ui89veS&`7^q-IfkuHgID-tBxR
znpx+Z@5D;hIp;gk!Pt-FJMkn8g?uOYP!sl@;LBV1Mu-_7Pru~ktnUP0%7%R>NG5(i
z--)XjAM%|zk8;R&;zc$j<U7HKz_9NG9k9c`6L+xuknhBF_ISv5;?GPU@}1zsAz|MM
zzQo|X;NEv)5X%esPVl_y;yXbniY~qre2v=0cY?n6oEJRnJMjb+m>2vL>^m`+&Gx<%
z_n}2O-wC^xgnTCo*a0EmiT#*$$9yOF<Q?{%7{;y(`A*EI4Bv?Z-6<awF!1ia6W1|m
z$ai84<&f_LJrOxCcrots=sRIfaUtJ{t9jf*z7s91TF7_eQyfPj-wD3V5BpAxVSLDU
z0u+@lz7sFAK4ISpzBTINJ5j|HVc!XJr+Z)DiGx__59d2k#(Mpmd?y}c6GFZd&$0y{
z&3A%VoviPK`Jwz*d?)_NVspL|C$Rxx--$QTLikSb4d<W+L~i3daS2pwGkp;2=LNU<
zeS(1xAtK~E!7p6h&U#PZ34W0Bz7xZ6ZQvFe!q<}Wo!}EMpKOLyQs;apmLTD$un(a#
zseC71MD)+GhkYmZhVeA^knhAYw7MU5<lE^xf#<;g)4mfJE_fPpQ-$-Xn!Xc64n&0c
zlFe_C5B8&AayUB>`eBE!M3mDb1VfzQCg2|Dg#6Cw2rP6$w37k8iZRcNH3+P8LVo9Z
z1g^vm!vww`fI~yHlY#r35btDQqZ9HvpGM$W6HxxE2#_^wc^D`_(;&n<8Q8@Md7TXO
za{}s&0DAz*@;Z^_eK(|gkF5xLaQ_LeXBHFK8HJd5x+NGuPl{+K6+FK~%D6dAu%|-G
zyiO`6byenfQZXNUx2#QbnqX&!GDka?L($Y#8Sgw6igjI;d7WoMaZXodekT<dU=J0u
z9^yB#M}ox!cVtd<N9Hyt;2sg}WZ+H{5W|2wW+%q8hbd&yA1qkpq56l<#{j*{%;ACo
zcMxIGA2;Mc8ox!O3b}rtPvG!~1d9k9AaTsiKHuuVBaH~?avKIaNT!s#x>+bi?vNfr
z(-W93IE*k6yE$1faF){(zTou?T;lZW0pGUZe8NrG&B=m+yRpLqg1`=w&jf>P0DUId
z2=*5WCIFd%zz$Ld-&ct7!<~6^y*A&Eb*gFR-?_1G`eCQj0bcjn(1&-!Fa$Z^5v&Ao
zR3kVGFwX@E9MaA&f}w@jX=M>`8Fr*U8qn^7Cj!oJ!D|2<jPNWVuq)|8a2t?=4{E~Q
z*rAR-2z&%P)CAYHEpc}3&rN+O;aTh~ocO#`zW{jA1z!TZ;)1UN-mu^T!dC3g-+>_x
zXjX;zckC#Wz@hCDF$AqujK?h>I}#Ci>{wr7Pp2mETe8c`5DzL6#fhcZk(a;&%yNkX
zoSMK<&(tiG+W_qDtjVe@jYaB*dHlxjk2}36c5oX0Pns76-bsHVyeJM#6zraLqe#WN
z9T@hLfHy>5<bxH7tYbo6WIMMBXJZmQ2fWY3hf*a9%Ri*Egle75x1B>owpo?$7X?oV
zxQ)aPoV2a01e_<}Es=GVfI|qpPcj*(u|@Onf3?#!;uGr{0qXXsabSdhVkX}|X4F_z
z=l!PO|JNKPNLIHNa}9uh$4vSk#Zw~mDegZuwf=j0P3$lW-LA<tFm_J9kJT%7PQH(6
z@!e$oJ2?4%cF~G1v+(~L94S67*NE-r-p}}(Pay9_yUe{mqqy|UyidM=L?(L=ox9Iw
zvp&iG5$x-({t<Su+QvU()L6Cyhrs5jE+Q6xc>jnA$~Q|mS7=Xwuy=&ymBJ=rhwxM(
zUt+NQ3xrn+uN4~a7x6!k{IGDRe}wC|44&`Ue>?pnTtD!`9{Xdbe}wCYo&FK%hk_vZ
zclk$@^7?}@X76Eu2TA7JFY4{O2V5d~g^;ho7~dvbEnFu&P54FOmxX)>$$Xa!?Yan=
zd_L+o2yYSEbrSk}CG&k5)7d*S;4_jp311byCVWfyC!xLRLcTcuTWBXG>>;$*R?rWU
z%r9O{S1qg)HVFM3`l}_MDg1))GT{}%4Z>T5KN3DHd{+2^@OQ$ugmJtqV}1M_`h6u2
z6pj?~qaD*t6YeXVBeXS85O4l&z$MbJ5FRb`bLyKP9MY|m9`qlxf4=Y{;pM_Bh1Uyj
z6mIJ;aliB=r?I{-3SSZaM)*6SpL74Ol1a$1{t)uZBV|tCOXS3>!~=!iFXB+iM+rHT
zDbv{+Ex<;}#|n*H1iks^0Z*6y3&L}SUlm>^yh?bT@H@g=h2AgXUday$9}_+$d`9?+
z@K?g$3EvX_P54h?9&Y#8t^y%H!%|)$^nMYolD%KVNs_%^1SvJl_a))^!fpK{%)b!n
zZczMpg|`WRAiP(|DPw8(F`@Y(LViZ_i$e2Dg#NdZ$z5c=KMDUP<V={<dq0U{$(*Q=
zdh!H`-cMqvWbY?2O0xHpm?U|skdqlQzxR_MTZFRrlUO3z`$?>l+$>xzJVAJh@C+e8
ztkd2F!b^qgh1UwN7k)?R{UkVDCiCATd_=fW_;ca&LQ+JSev9yT!ncHf75+nL_u2XX
zReuTG;P3R8z~7f`_#3cocl_co;Q7sMV}u@jy5UeT%;Uz5>G)jbH=H)MO~-FY9dON<
z9r2gAGqYp<5-agwwj=%$D{!w%(yHHlofbn8=I1{-6rb&oj{XDe2eyN_t-nNj?;yxP
z?>BF66%=86^hYRxj`nbSm9=*Y!afgz!3D6#bbj-3CqogoHzs5cP0!l90AZhpHm-ub
zOZ-6$#hr_A*xpRoWBXV?bWzscdW31O0z0?KxS`t-e~B**+A)8L{9WCcan@bA41X7U
zxPEg&?d^#;e?0C-7|m+|*ft6FkTkpbz98Z+J-gK*-H!N6T%6f4e~HB?^r@`%+%d?$
zq#bYW5}8qB$5mF0`E=#j_w<*joG^ypJa)ief<7A9w(*y^5PlN3fFp5w-(D{cXo-}^
z4-bY9*tEDMYN5fKE^UcfXtz!AisxJ6qfei{*T%p!Tb|!NST}z1#^uwOZ}2%^GTlVe
zc^jKdH_~+8+Rsfl#B|>76ORuIKHoQ1)^BRBjX~MHhjHBq_(-$_dlqhtn7qrT*)5Sh
z;~S%jJ-cP=U2Ds~zGZFsP1wJI{mLx^f^}o)8*$`@7cE?5Vdi@ot4j0>)>S4=b9T#%
zTh^96jr|eqXSY1FCF~RN06MB@FZ`@wmu<5}?e2Mx^jPR)k-T4Eu*4$y?_gZTqKUp3
zYO!c?0;PDOocD!x^XYsdV)0~O#^fg+XRiF@jj$1qC-8v)$&*`|d@=spV!eCrftctf
zT6613#PZ!V#wQ?uSD%Qdkth-+D_1@d(LY1ueIibUetVw?lB2y(#5*W8>k}~v#r8qn
z;G2S?gCclublV4Vinl}|p9p$vhI}HT(-`g6lZbwY2D|!1po4hNV?Ghlg$Q|{i2IN>
z>l3jXBi_p=;&zk}@`?BsGKPF2ZfDjH=@Y@b`EtLW#Di#L^3(Eq2vTX<%lSn7iLp7K
z2%}Wz){~&KO2{XolVZ*%f;T}Sp9rI$=6oW$;cp}C6G69zoKJ*t$=};2Virw@d?LoM
zQ{K-fg3fR`p9t&koKM8@?BSeG#AP&=^NC=^K7>!i2pG%yMEsuJ_dY%m9CamgkmDox
zM2uj)ay}7zvGd>4C*llN<WBh)l%{$!Z_X#eRuRapCvh=N<$NMuW%uOPli+eQA9X#6
z->@1vpNPNlFutcxgiRoy^NDC;o!`?Z;w;uV=MzC!rI1eqp9?>lPs9&lDC84CudA?6
z#3WWK<P*`21%=j=;DiKWp9ng>zn@RUml+@OiC9ZH<P-5I?T36KKF9dbdJ=qK4*Nv>
zlI4edBKG0I3;9HBX8Mp%1o_Bep9sE)2>V2EwUn?=1kbB3J`uC22(Kscd-hm(J&6G{
z8TN^YQ1S8lMDRQeuO~q{yq?5FHrx9|aD|MVPlR1dLOv0r*a0D*h%wB%V?GfNGHGZ%
zi440g<P*W!0CvzP;sz!S`9ut-9P)`+%36keB5a+JkWa)TJSHKZh$XCA$R}b?j-!xI
zL>=Qp>q(f;M93$CFG#}cN$^3pi%*2D2NPaTqJ}BLJ`tSzsmpp2oa7{Vu3tU^>q&4H
zkuE+Fi*Oi|=lK*^PlDf#lIME`){`h<z5h)<5jV4qA)kmB*n*Gd6Tz!a)+fT&?s!k1
zhzrpRkwpC8vYrHA>x6tFKFbDVeIjD<_%F~x+>g;aWl#$u6A|7E=ARPHv-Kn{hiYwR
z24aKEH(9OBH(?O#Nj!##kWU2tO1qsN>G?S%e3$hk0z^l~kpzkJ%zhyc;VZ_-_>wN`
zNqh!HMJAMRJqbQ3S7IN+S2hv1b_8d6c^rEgr^|`#ZR<&V3TAp?H=l?}#azc?PgIgG
z^pNIVeIj-VV#R*x0kppyPvnyeV|e_FD~Kn;M0aQp=!IL(UPwKu2py+vSYv_u{B)#{
zD=-v(x-bH<o7QN6$k>8N<bYn(7Y+^%==G^WG+awGD19oNo@+W3vp{s;Zb*-Ni0ldv
zO5X$Nv+E@=eb20?gHrVB6YP#^_U;qey~vf_Ct<dB`b2o22o65_L~v+mi+r#jgnKgp
zhXuYM;7bZP5=1%~;8z~=L?}mqPo?IGKnC=IPKb0ez>hwbtQCRdo#57uxEKNq6Rvam
zNGAjQOk+71xZ4S_&U+AezzLDgpCa&r7Z}*;gs3eP@ee1&IvI$f*=CIao`w)2oeZ!;
zAjCS6>U}q)dzXzJ0+$E^yP^p1Bi@S48*mI9AtIgB4B1ATbB_q8jhTPM$ZgW*{7VXQ
zcFk#Gf25=i<*>Ny<oscqk<P_PwPG8a(N4ZG;UNg8jdh*|%^BNh<F?|*Inaj7zYy|z
z>}WROChTxyh;%aGjvBlq{DBHr(jPBm<k9+-&&Yr~bjX-HS}^I47IGlXb{lH~M*srL
za~=>3u_Qzgczj(1gz)D5ATa#1o)OuXOYlL+M`9jUIv!LG&8~3*vsXfU6?XG&U|<7w
z=n3oqxhgPtH+DKAuqLlzM=Anat5gjB9XnGIt^HUvg2?fS90W(0A7ws1?i{Z8z!3`z
z%)f&h+ggI1)OubXICvw$!a;x`E;tOpQykiffLSg`*dKcw4h3$N2%hk?auDz{*pYr2
zpveV~1)So7mjc#XZ~=i`$$U2eZ^90~KY`r}b>t4<-PobN2XLPS7ZM)8&Wywdo%$ib
zBQE$DV51B2Fg$C)1%&6ZJ9h(yUcgQ(#8<JS9Kx@#yF?7}=&>?efq%x1M1;R$cZnF{
zaYUjhk0DYp5rLzbd5Qc=3^jp=m*o=kotof|cuSNvxDCMWgt*E4;YbK?Vfh05{l|jA
z$P$hGtvDsWAFIv>P&k8{iHloWn^(40H)dAUH`KOehOL<}ZjZ$~=o^3+pCg)@n`%eY
zRxhhxT;EjF(6PLBabtB&U42vSf5dj%ac%#i-A|f7!}yQMo#E5lE(($LW-wlUc&Uag
z?Z2xZ!gh`c#_h+V2ivUwVA)q}@5gZ94ywXt-Fgorv+F&Kgd+mia~P_%CakQSTg7|3
zDfs0Ya!WyETUm}}GWyVgVY{^+ps`B(%<x~B<P=;eV*p<0W330b&;!@)`Vig>A8?+2
zD)fl~v+b|0X>D(ATn1u#bvvlGt83a!Zj)lh#KniU)wZ@Ru4$;oN(&XE7O!Y-T{U{~
zjJXRASWq?A;o_MK<}IGr+I%!tQ)pYf-;5a{W`A}Xd%oe`@1R37Ge(WiOc+@?a#W_W
zV$_6Dm7_*yhPBo<)K<6E?vXiiWlhb92_u%ZRyWnuWm;>Gt#8Bf44KMt<15CGS&|vi
zSkuz6Pfc?xX0RL4SOK}cuA^}o5Uk&7Eb*|cexJ7H741;`_g95L11E5rd&gF8tXk9D
zQri^3aR42<y2f{KReK{Q!mkPS5Id%=eq~eb@=Q%#b!$-7v8-c7P_+yl0%J&C*W3YZ
zRU4GeO;xpP>f5WTTUWLPRW;4ctLmAkZDm78tusk$j)fmo)wfmEtf{sY6|iVvwqk9^
z)-Q+shE;9#$JhP`y&kem?2pmup{)*sCDUaPR$-u{4=d0w==JJ`D(mj*Hmn5FSnGt=
z+P01c9?I1<bwSmfgJ;aHS{STG*Yfx_G}o+B7yp-*hsajnjgO|<)j?HV75qq=n&ru1
zN1bEkxaHNyaX?s`>YJBglvK?+V9vfAhjxnF2yN@43aW6rEw5^-U4zy&E^DZ5@`DwB
z!x%+P7%gaYbpwZ54bIf2juwp4rnZ*an)(&>waXQYlq;H%WW{p)G5(uf7jhS^Kn-_&
z!8SK?a5vfkb8WzaFYV2%sv4@>cnpuN=E-r)c(!~+Q~Pl(wdj=U<!DsZp>vv>R&vD+
zJ8@Umwqp^PTH4RG;#ge#a0v>kRyH&*!(gdzZ0TsNt!im+4VG~vEZ{kmZF7BXEu@a7
zjyCiPdlgsI<va$c=4v}McBU%*4tg~F|Ki9{gqzOyTH}HDpk4eJkailszkWj2c;ItR
zZp+<EQ};>qS>XJPyv=97cJ*1{O(I+tLMK!n(s9mN9v`mNz`R6qJBWRWc*Qo9h(voz
zKS4M}I7>KJxKL=EUD)9}XWHW<9kD}rs_;zV1;Q(Z*9vbJ{y_M!(0mnO?{&$45$=k%
zvm9H?0XSLmfx@N2qlL!`Z7m0+UoZJa;rE4a3dtX$eNG2PG|nr~)^Y&aS`I*4%K>QI
zR-mor05lFO(AIJQ@>4JETqWcLZIt<ioVZ!|meAI6fS#YK7@rZEuL5M7V;i_idgF>h
zzD=^teGQqPzL?+Easb9KyeZpS4#2^ZD})U~PXEMoUlkhH60*%b4SYa)<4{62&LnUU
zUQ9FJ2;n}$xkBSCBEC`bNy0A*FB5)Cc$e@|;U?kh!gqwWmILhCS`I891E2Nar$FLC
zLR-rLvaRI+w6z?7ww43X)^Y&aS`I*4%K>O>IRI@f2cWIx0JOCnfVP$c(AIJQ+FA}k
zTgw5Mz&Xfz*jf(2p^|Ma2gv(MwzV7}*Gjgv93b0T4nSMW0cdME0BtP?p!q5QZ7m0&
zt>pl;wH$!9mIKh%asb*|4nSMW0cdME0BtP?psnQqw6z?7ww43X)^Y&aS`I*4%K>O>
zIRI@f2cWIx0JOCnfVP$c@Lkt(0J+Q7azMPT<p9~%asb*|4$#|L4v=jv2cWIx0KKi{
z0NK`Z0Gh7?^tP4*WLwJtXlpqDZ7l~NH*!%ij1BGj2)RV^OyT~*gM|x(i-k*t^}<FW
z-)YhQ@xoJu{2E04xk9@hLjK>jmIJ>;u^o1u1+J95N_dj+v%>R*7YV;1{Fd+sLe8&A
zyPQIh_%q=aA-NUQza!*lb;`YjY2hA1@<$jyMab`VlotpO7ak>CCR`=-Yd5Tse4_9R
zLceCiMUuZJwCg;|xlZ!`2yYgCUwDs@U-4M4O~O}%zY^MHyNLHb38Zx~eT3I{Aiww#
zM++wkCkqb{&K2@YG}A8<Rtsx|4Z;>7iD^u~R`@yL*~0ULe$9p}BwsE3mhgXsw+rtQ
z-Y4Xgdn{+8@JS&*Us69($hl`Jle0i1LyfqvkaQ!;^Mr>Bj}&g}o6sVCyYNKeIw2`2
zw0E|U(|A(8P<WZ}3gL(KO?X)Oej+68kM^Gx{!+ME_`2}-LXrZR-ml^CLB0unk(TKP
z3U?RoB^)grFPto#E}SErCtM^XzmaxHY#^=_`ZXImB%dVY*LSA#Yc_mAviC{2SaPTE
z>q767aHHf~gm(z>cOOKPx$8MZD+k?VSfTTW-!<s-$Zs30$G@=F!ubE~t^@tid|Xz$
z@b@8RH*}e8gYnCBI5lk>BlN&HZo6a0ZOjLz8;&&FmK*+V!DGg48g_4+@>B@#<~Ohp
z;`kRo6+5>H86006TR!vf5Yry(H5Yr>-fY|i@V?(~K3KI)x&tv@I02^Le7Yl{2$wr=
zD16LRF3a=f@)^nJp^e@cgc%03`M9GYhwWA1nVI(|Y)1ihZ|}1R`#cB+V_=Wz{O03M
zf+B2hYRDe%f4sf(5%zg#V<zm8E$KHO_a!L8_U6GJ+sXQ&i?a6kS(14wuycDp9RzcD
zf@)(N_iqY)x?%Xz$onY2`E<8J!LZ-fBc0Df9oxa}JJ`eZTNG+<PsI85-iI)n*8;F@
zBkXZZ`puU`^ydKMxV}RM%3ToVb2aUiU}u@3?g|EE+_yTYZS(e+C!DSh^?Ooj2tJ*E
zoL@1za>v$LsHmviQNMw@GAnQ!zk!SL`)!QFZ(wpTv@SBaF=)&mxU{y8xMb<ohL<hf
zTvsxNnoUbfu(rZ$k57r*-S@}F@GsdItBXuLGB`57aA~k-w~aIE7@oZ}vS)1LsTMwa
z>DIgMp7lHivFlH*Q*aGVmf4{W@IkCoVE2oW{O8eMSexL_21$EJjwd+(bgTiEq6ha~
zggnuB@?}c-39dk}-P#14K|6LQ4i>ogbC^6oej@C}_Qeml_m@DGh_A<Q-pxo9iCqsp
zxcB=)6Z;u7;NCNw<gFCB_w5k!<B4lxuOrZH3R7QK^nHf8Fc-M@)CUC|q3>WXWO{M$
zhoXL|Z_(z}Nqcg@l=3Nb0=V}NBUKb^@>qt^*T<MOb`lNV*#8`ai{pv-zHDA3pVZ~<
z49Cil7u<VxLdiKuOYS}Is8fGM5^(SB?z$}KQMC$mdX*SYUChYJLRW$O6klC{d+)@e
zl=0&#`#Z6uN7b4jIl7Rm2t><zqobA}RB#A>p22QyL)pB`CHJ0e=G1wJ0QcUv?>8)M
zqQrRWhm74@Vt(q=xGrEl0$=!-(3{}itMC*(X2HF8V(-)$Z0;0^rKu<_Pn9?z#s4vI
z?_J_d(38u;8TX!a<&;f6J-dKmPUMds3zBoXQH+(Xi=;pkBln&SgB(r$gVj7l@@ZI)
zU>_*RAGId$8ua7^(zy4f2)O<}swcy=egtb)mFKDwPpw2gaPJ3MY<`Lr1NWYt6)QV4
zf=;F3f{}>kt`ZXQF%Wu1N{V2N+<Uqar@qI$$M!In;@o-!DhQT1>Pq%P4s!3G1NNwD
z36i(;RE8c^twHiuKN5OWtqzj6Ny<-|Tg2_%#=}IktSI#d*7^>K+4Ts<p%&4y?0N*Q
z<kA#<%E7&7FL6DBtC{!yfyd*JM9VTMmJaUy)h3pw?q~NrlzPa-VX1yRa1VFeY~t`9
z_+}O)AM4=?s(^?F{6r0y01++Ns5(zd-OO^I=<yrNJ2mwy9>yno{LRD}J+Sh7ko=iU
z%}n)Yt)5lhIjIR0pDVb=+M8XEfTvEhY+;H|OyJ&+vKB2$jb@!+Ddrg*EnA%W3}ZKI
zur0^5mFx&+?PEXehdxvILp_d50u}4ds9o0M$8qo3JLzB0?y{&V6{O8E1Kj&1xS7TE
zApHa@3GTg<^V4TId61Kf(&iITAI*0Mq9ol9#U+o9=3j_^C7iKoKIo8p@8T=cM^Og%
z{sxO5lU~n;fP3%aC!|*}9^89UZ=+?C(&HK55!Iz+YMM^><lejVGt)LtJh=DnQnP>h
zHl_#n{yxh;Cv9FBC;0U9(!3ET_nw`DZce|(^jMGJ7)!q>&GU-fd!9<MvInE-K2(5v
z&vPVJ_DD2s3}kTcpGJ;Y+4G6?t1w0GeJQ#uR`y~d{V)~a-oIoiew#r5^HgvLsS~{(
zI!Gq6F-SBA`4aJUNYFb%&JhP_C@EF`cwTRbn2*CYmk9YcLSa{bjzT+`arxkRS%~`S
zikYNm8M*g$XkF>K7#zmEKO8C293@F`?<wG7lKvZe4BUIy<MDJa#)EsW5rGof@I;*E
zOL?DDoSYKLzmle|Wm0hODbUp0l)=4sa$cHmZ^^x%j9fV7g8~LNAhD|5cVlv0H2Fu|
z<fYr06x@6Mo6!{StjWE1$1$GXlZOf1dnV?31chjP65M<KO+?Ge(-*Q8;NH7d?4O>*
zs(^dH!tBjU4`zCB?`y28i_-fs9^89(!qugBV?4O`PHsux!}8Ad@|yIMtPj>B$g^X<
zE|TWemg^DhVu~{(X+G+bd(Rrg%GO8H=8A*$2xu}^c2y*OD#s1D_f7%s{Zv*O>k&A`
zcVPp0$-Q?9aPKEl0q(t1fP4Qt77OmZE9H?$P_QqovR2loeVxoonVfX;ZeC6YeYYmR
z8ciMoMfyzI0{5N*`@D@ZxcAj2uL%lxU8P{A1_lK@I6RRg_uHC0IU3`Ypg*rV<lgh(
z_J4yt0q#9Zb>&~<GnEE;^{6kn_f!pt@G@Yd8v|?u!ihLf^Z^l`eEwW`-t-UQw}4~t
zO$4k0;K=he2f6ng(~-zPTlELrdk&sRBpQ!zKm%|;#<zEaCP0~6kAN?ncU=M1+Dr<u
zem#QE!w~FVhzN4;2O(7?lKdmYZeNY`D1q4h2>c}C?so;kgCl&o6q!PHonyliBSRj8
z*~rvBB+HM1B7=QMId#+etb%SM<lCs@D~`zYo+luDElhkJd)YGlL}r?fv#QYD5Q=vt
z+UJ<{v96r^_)em|a~tR@uK+j|&|9FNoC+lNmy>{84hE3g&twC~z$XE|2d1A=MDK(_
z@kp$Aav^;dTm;kYIt=M>cNk<WP>2CBGBTyedq3=6)FaX}GBxj_=`b)P;cS`%Lp1MJ
zdWM#%oUo2Z+a6^+sot()T}bsL7h~hF(8fF{1CM$02z-jPr2!bglO=`xP6l>!LQy9J
zdpe<{lYvRt!KIxFm~O#&gn8IOV2^h)zz-D=@{Rhv+zCZ|BKKRkI`2|9o7<oD>jrAM
zo6x`0SGO>$DvNjeYKN4$>W7rMW`vZkIlOp=ilN9B7N8h%+Od{E=Tyk9sfXm6dQ7;f
z$Ap`DOqZr2ZxBqy4hl7aN9kRd;C7U(E07Y`7agU;+3XVRpn?-Bu-iQN47ek4*i-~(
zVMhUkIoOR8&H$gvpeOL4i0#cF4@-D*`T-{62etDX>l)s|GAAtBIZ^ozl94}Q#9qGC
z`FJKOzX$*7-FhWrvB42ASz|{<5(Tj#ne1HUiM)do-N9Ea#N^wF?y=RGM2e)<3R9*y
zY5BH65Q3Rvlu>(IGY7&{tY^k^a0_xATr*pi=sr*xNWWb}dhY0)@lo%t1mzZF`47dJ
z-ARLOsIP9TZ(5ldv0_C>6R42QO(Q^4CAL8aUR-rn1{-kM3geD~Lpp<eQ%?Y7Q0%{*
z>{qe_$vOPL#D1-6YOHQR!yOm--#mkN=pA>klM?$8d9d$Jfvx)ZxUW0vuHgOzs~X0Q
zsdgl7u(zvttqQ8T5M<30V05MNoWZ)SZ(B|lu<@631n-)LX0q#B$4nsOIn2**87sPO
zBk8)Im^r_ByXQCF)_sz>vfX_}4Rg1r6hDbvS-$_`Ll^tC3s=?+xe!?v3Z%)y{$cpC
z!<ilrlcR-vW}!SyxW90&kl%<Izf4#!TrE6Nc$SdgSegC`;kCl=2t8l+DapSSCedi-
z<4Q@y-GrPyfb#yr`NE@w#@|9bK0{bK<7+{_MzYNr3)%Qsz&}c#z#|Cla?TxMnb78j
zg*;92JRv{7FrD$Mfc&yW`3u5Jg*ONv74r2l({Wi_;$MXMd~pPsucwJKg$soIazy=l
z;f=yah4x_)@xPJ$S7A2{apo%(^7T698sTS!=L$Q8-xl5_d_<Usmq*Oc?@L6R6BIaB
z^1i}Dg|)&C;pxJ!2(K32EWBU%lyI}~55fcnxRoy)DjX-|df<#-B&-(}@ii>;eTBOV
z#|!rpE*G{6PZ6Fcyi53~aFg(L;XA?<UmK&mfx;2OeS~v`ON33rwZe0SR|q!<?-f2N
z+$<c0my|4Tn(##7=Y`h_-x6|OY^Lue^nBS}C40UsXQg1e$-<e!*}~5Vj}v~Dh+}oS
zkTZcqQRbHve~IMFg<qHc+mbzh_Ezcdk>2xXAC~@U={<iImyIs`D8B1pJ@}%7$Ty<I
z3BoDD8A86`VEjDc5yB<H6~d#1Z9=>5A>YZ8PZ54z_(kD`!b^l-7hWseD11`*obVUI
zH-v8rW4vymT)R#Jxr`iTt{X=jA+*nZkf%$YB|KDkgpe=EnXggUE?gt@JlNAEpCjbQ
zapvQjWa9P04Z>T5+s@U!S^8fKw+i1Dz9aPfSU-n%5wDjhXIs8(MtZ*RX8c~lPYEXq
zCkt^|cwc_qD5dMobRYwjs^334zmEUUJLl#_H`<27YuoPl#U%{)UT))g8s2<5-ls6k
z<Hn8Y>MZ1b@b_ffbo}}}R9uSvMO-WV=HvKb5SOK3sv;`-WA+0W*_LB>5aN9vCOr}F
z+sWbfn-4C9!iO2R64%UwFoyi*;}$~^E_YZ4FJh67<+2~x4q`KQp9jI<X56@D7|`b9
zRzVKiTQtO7^JtIF_V!Le*ylkocnbD-ZS<Ru<8>@-uP$Vd*Hmxs0)%}Y+Sm+xZ=oH2
z^Ks`w5w^Dm_Sinw52sbu-g<<Yrvf{-pX0`NhCkSl8OQy4p-<Pp@4IvCZc{pdZ5JS&
z&qD><!R@=)!}VJiYA^4-eS7am7-O^rVB3AL$1&+Q-(F&<8-lG!mw}RB7v7I!SAy}!
WZzX>7_O|8Nos0TC<r4vYy8j2d9CU{O

literal 0
HcmV?d00001

diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Lib/IAR/iar_cortexM0b_math.a b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Lib/IAR/iar_cortexM0b_math.a
new file mode 100644
index 0000000000000000000000000000000000000000..a99996fe208af53b6a5df3f70154495a780362d7
GIT binary patch
literal 3260800
zcmeEv31Ah~)&HHD_g-FJ_Kk#)z#{}?4M_+AtV<w3!3Eg_tJDy(kZ3lOpnw+8s<kbx
z0Z{|uQnePXwP@8^r3#`J6)jqA{nRS8YAr6MernZP{r}EgX70>;2?>jT>zA9%oO_mg
z?lSk@nK}2oJA;p@Y^|z0E;Kgm4n^Zji%Lq1#}^id!-bqB&ZQ+K94jg;9bd#_i$jbV
zI~e=MY{q5>8C$x9u~jXMUAcv^+jlXx`+dgV+s2H<SC}z;A2Vis#Ef&!WX6^$%y=@L
z8LzKl#^(!|nKhl6lj50q#w*PH{&mcJU<osy+r`ZH`Y|ha5wj-voTKVEX3=rc8s~WY
zBW9`NlMT$0hi}9S%sv)f$9(58=36(A`F?(!bG*8i`Q+j6x0u;SYZmkWa1-<2{66zP
zIKw^yr{2r#<AypGc;Q?Yc<+7|6Ijb)28LP8v6r%#(}Ayek;PndG>f_0$6}tE&0^lz
z#9}_bp9Qn#vf%ha7Cgnrf@kex!Hb?|!Joayf{)kr9Y?qg(pyW|*X_s{w2x)XWh|rP
zGM4eT&8%PQr>x)HDXic6<5<64XR^$=be37`W0_axv&{d=W?4DASk|PMSyt0WEbF#-
zmi5RhEbGJdtpDgcSpO-2RduZYin*-+)k|3a$Dd}|rpdDB<g@Gx=CbU2j$zsV{G1I)
zp2Y@~{g@3{eg_-S@fsU&OCcNZz=LeS|IB6sK0JZtq-<t6V_s)DCzi6Dx;-rC!k1aj
zrWq{f&J8T*anN45l;!-pj^!qAXSt(0S?>HCmiwJsSne&)vfPJ%z;a(XiRFG8U<32-
zX9G{#zy@A0kPW;a_^UYn^(h;aI+6_<HINOOn#u+>+`tB1_D448r~TNV9kbY=|14tR
zp%1d~+;kQ`JDY_s9?8Pj7PG+#Ic)I6*Vy3mZeW8qZDNBTxr+_{=pvSvyqV>V+|Kf*
z?q+#szRB`#*v0am*~*5b6|x}{X0aisUd)E90Df&58*=X+He}CPY{=g~WBGB9u>4Ui
zEdQjJS$@ramcRN2mcMZ-%is1G%m3qXEPwxJY-rq8Hgwi=Z0PC$8~U3~Z0M`+v7w)A
zXTx&mvSCvKY*@`cHthO-Y}jL;vtcj2$%gHJfgR=F#f}=gjU9EyRqUwc*Ri9n9>$LP
z?YZozS4!DY|ITN_GdkJuN$c701z|S4`BOIhinVO`ePwL;vjH~z{X5u*_!c%I|6DfW
zn1O7>JixQF*og10VIyw%n2oq^I~(!bBW%Pwd)Y|eWo+aCz;PF`ktf{FMxM2wjr`G8
zHu4wmu#t}pV<TT`VIwhpkBTi}qXys0Mxnf;DrT`!t2^1K&P&;-J5OSxo_e2+dLxyM
z`s`UYI_(2Cdh~iWy1a>vKK(&9x@A8b{ryrl`j%a6^tRX8=;z*NqxXHp#>70$#)QLc
zOzAOf%$)a~<C0P~MjiKVV`C0*6ePaJ3Py}%1ylF1g2nC5(P6Rzb?m&G73_uFXRT~(
zrjLysdjT6eC!39JyqS%?JfDrdvxSY_a~d1_{spWsX&5UUGldmSt7V0!cd)|dk67XN
zUt@(gU&jg`zLyogdKoMHWHu{GZe>M<n_1D^I#$%WmK9w-kQHqSR<<@)R4!?&s2x|#
zRQ#Nx@lJePkrSUFqSe)oIO4WA#g#b4h4_;CbCy+BS5#HDRaDm&Rg5cMURqL7-&Egj
z3rCeunjB_TWpxc#p~@PKRoMo;vix20Wg(;RdAYjLFUsAu{x0fe7rmRJby?x!`F3+h
zl$dy>CH%5P<8@yhBo+eEHMF(YwAM7E#k($mF5=0ny|w1tn%1_;2CeW8&1naXW?vSE
zR#YnM=8$AZt*WhUw^ehbwX(W?`NSnFildWD++<Y(Cus>Kt#6`I*Vui?!*-=oSIi@0
ztC02aup?7B1?E*Ku2{0H9c^FRu);2K1Vd$_`l^!&)d7R6ONOfoQZG*ttzb&H%lx|(
zPz=3bDu=GM$tH^sP$?a4&gJC7C0#X|&gi<)<ct*AXlkmGLtf9ni$*K4`%Xl`RQ{@M
zA_Npe&qh@}LfF=(H=15uSIUV|8mOwVrD1tRRddr>PIqxgc40J<>e8H4-P~T$(%S6Y
z4TL_M>{j5AT}m1&mwGZMiaRN%M5JoNeWkU=n>)!WPNWu_<JPvUp}j&B-tGashK&xx
zqf28%s%ov#rahsTYvS}MiUb{c7S_}+t!r<aQ#8J!sCc4|78jPd@bN{(I(uT#BnKZ?
z<Vp?Hl^VF78mOLHPwGmiClV>}yfCG{eQwRUGn=Ywmd~$T(oj=WSj_K65p>ihnmC`{
zy~4b-QKXB<M->-01h0~k!bwr3sp?U5i(8;qNkwh_a`dpSYNgoGE2p?oiy@g^RaLR0
z*I06+S6ni?s=s7+(F~HSw+6qi)MRsOs_I)fhW_axpzl^S<0-PTs=c|@?!O)qudIhg
z<?xVrZ`5hBKYK_K+GM}>h<UZ~{;kP~KCTlyMG}3ThG=<nP3>f6$EXz?1TCPDDNan6
znKB15ZS_sO3Hh97Bj-SsgFvkPy!z_uh8oII^gb_v&ybNsZ&LJ3mr(J<$b>}mrYm(P
zD~(JAk|z<rAbM^@h)5`i-lXW~u9V{=bHwP6$Pyz!Pd2VNB0C~^GUFpdPez1@go5Zv
zN?k)w2|OYpr+Lz0Jn6~s0z_BbOY$UYr6*iI_2`0v>bb6*7}5TM>S<a|^t2nNMKlYi
zdTY#y@_m6nrL@hZu3XVj)1+p}3NKwuj}c@(FM6rG5}0fv=wc@HlEoD0rShsoQ9_l8
zLiSV#mnLd;6x~xDMRr$5QX{IP=$`6GvZp$d8c`id_f|)ez16|I813p{Sa7<xI+E<E
zj-W<XN7B935oB+51U0fcf*w&FL6+6w9j}&N@1yj%s7zV0Xgs?fQJJzb(Ri{((O7o1
zqA^w7qVe<!qHgjk+M|gl(dc@$9J0Gc8eOl9L)PozP~BB<=&sT`<md(GH(VNJcEQDU
zjI5BPdn+W!krk43Z-oTeTOmP>tdO8bR7jA$6%tgtLU>U+*Lhdr2=&M27RTfyM06vR
zM#22fXCF!#k%$w7#f&Fuscdbp*Iy$jl}(JAuZxRr<mBe&=;ctHi1N4?QOXrnKiz8W
zDk=@q4#;ceO68KarCJ=TM^!TrCkY{T285_$wYJtYRJPY>*T$wqHk6CyD0h?XY!unu
zJ}#=a6p=ceQmce^(H+YxJ%Tz(5tn7Cu4;E|9UO7lcN~gJtWk6oF1D@Q`wH*8rOW=~
z5R@{NMAo6UzQM8aaYW@L5SdIMqOEG{TPv#ZHqoeGG&fNnLQy!jQcaPoSzKv^rAAgL
z3MZO2rxIEgs@X_~vJ~*Rx48U9rAtQ?E}~3=pcO?BoEEEZf>E%g+11l2bDbU~8z)he
zEWJ!u_6}2T3_Ux&hA3BieU&o^sc4E8Q7jij*Y0L$#ZioC!g?`uzKiZOWE*BCn0WOI
zC`l3J)aklr7hNl*iyo0<6b*V2Wnwk18k#HHE83gwNukyzs0?j_$f;gyaaB2;=Bix;
zLlrKPA+ysN(S%i18XBERjpD9sZGzI^5M(w)XllmugQ|i}h)~4EI91oCQN1c7#Pl-j
zOhv~GRZ*#}cPU)S+PKV#aLwSSs^B5(sWoXmQ&(LnxvQEELCaU!gY`^pntZgOgxnOV
z3kiZgg*jrJs%64u_3{gXCec<^+29N=(j+K)B1zFxEn8w=aGnOZD+S@2e0ytUlhe&8
zg`ntZB*jj(T+3m(rX6ujMh?Hmn#v|eo)B9#M^p-qi1F80ucbiTPC#)bPjM+uHe~xc
z5Mn3bh)Tf`k))|+sea3ps7j_#nNXo3X>)CDTaA;SL{(CS%A^VvNn7fx-GkUBsN@bo
zDj-5@jh>-H(Gv+7)i^E9=hZkjR)N{loadI54G9sNC;9xyA3r5Q2`g0822_u<AgGKa
zU+JFU5$3opD==AU@p32MMA}*!unHHARIjgG3IQ5r)Ds$OT9?*1iQ3vLb<}>TqE{){
zT9L>#O>kXUH|UB*uT)*~U|s7%Bdj}JaOm}_D;{34x?;in)rG<?$dR>l&4#?*f}&pu
zb&<3y;UV!Wp=ex->N0v7sZ)|f8kLWBt7}Ev)<toZ&NUyp=R)^9C^6AZ+v@6J{!<Di
zrc?@^6vT|e&DW~qN!-pKxSC~PV|G+hTq!)KRm+Pbiqq~au(cs>7l`6YMw`3aw0WDy
zH5oai&aHIDIK`Dp9*1~ntjDqQKz^MiC56JlGrTxNV<f^8!s~TX&^)$#LDZ}p8MJ11
zTzMlsph&lQs4m})7BvPADAH|4X#H*!bk`8Y^Qm8TnV8t6CEc+PSVyQ3GF|G?9Z<S1
zj4l<KsqI?gl+`BL)pJ(lF|9eZ*2!MY5j?G_BYDn6(s^AZ(JqT4jafBX!K4R6cf6>%
z$aGy~)kTu1(zxkp1#`R!qEmIvj;yXY!udd5IPom)SS*~b?d52#Ef)HP7lK=nbVP_k
zjFw!v7DUv_<B<@lPNj^fBY(CQMUT`<kA;F4(PCP<=sIboGV-GEWSkXUqhM)uZ*FXC
zZmMXfh5t6YTFp&(E@^9TT~^hu6Ja@}iBa0oG-=7uv$RdCdg(Q*sVlWGoVrNL@~Agj
zSLV~`2|aVT+ak-EdNXL2*=Y4s#p$M`-rB1q-UhJg6P$7@o1&|>HZf|WyST2r-5kA=
ziW5;o7b8l!qUv{5OldgBPVLw*wOTnuO{GS3N^4I6dTQHl=}Zf@oK_r%W|xLcS-QPa
zwY{6}=`&H7P61s^?~Nmpsns_MvkSFdCDQ6j%J{JK$O@WUZ?sZ!nkTKGMM>*iUCLHB
zBWhR4%Zi?>W0{Oz0x#cN8iyZIc#Y*wr3{ds!YXpKg1UH~oZP(VS#^=ba{;B<&{Hnm
z64?#QlZBotdN!iLT|-0JEuC>iS5Z;jRZ~<)fo;UplG`*bu}!m+>IO-ziaObQRU&v=
z{Udo!?mDlFBwBOXHchQmHcd<J(43rXYo{lzW7X`E;nD1*@Dz<Rq6uqqWKolbPc_>q
zl9tjYIprskcr4+M6Ix+C9FH0;ji(siYe;%TFLZj0LvxqJwtqSgph8r5d225yM2=Qs
zLG#S*j<Dxhz-D-A$F+FsC0_SE4P@H~^j5dc1TLa@>-Lg78OwKYUCK6{MiM=VZ3C*3
zbnK5Fik48B9i0o|m>yLsWnXkIprSabY@4FiLN-my&!M@~+U7@<smlTxh3F)QcH8Qw
z1SL(ohKNQ=*|tPGont^$B$v%ElIZR4j(JOK35TdPg+_ELLpC32A5wWKl2#e{8z4x8
z!_wYTQc@cIceLY+<qv9MZ&^L<r0IrfFgqA*IN};1=>tD8OIR4^;Vc)tg0?!mAmF_L
zu@#L1O1uj16g5rwSyX*xYe8#!V{>&)11qSmS+Z<tMMHg4jf&Sd)i$$&_L}8FwBp>_
znu@v_{6eTzB!%g;>g;80u%8M%QbTQPWh0ny9gylZ0%fjim^}C70xWN~*5j8MHEpU4
z4b4?5TDfEie($1d69p96wk%uHgv^l8$<3h&nMy2ZEOm?6Bq7mQStXP@N<@ngP9@gr
zNG<LS_BHXbFa8PU0vwXY@dlN^Vhq2DW^Edti1<Yc2PFO_3Wt0w;#VmgknoKP2R{w*
zTQxit@q0Bq2JxL59*_7l8XkxEUo|`dajF9k&>ukLbBQwG{ZX|f;8ed8kXewGAHC?*
zHvF__QF~o;BWCU9MYCI*&#J*o>Z0<K=gpi~F<!t$Q|HZIG_QGCYgNsnDV1&YRVP=r
z*G*s6RMlROH`_&IUsPkIid9sg-7DHwz`)elmY<K_x~u_xin`@Q)irpxDk@?55j}Mh
z%db{aq5~C8QaJink*$I*`vjYVQ2;+i&lN8!QhX9F8mBPoA*BkDJ*e3Ec^_sJ#%4~Q
z8=gFC-pp|M*z!@M!sX44E%gmGt>Fa|3rY$LiVBL0ipMS-R~)WwZVh83urama`8AC#
zi>57{UOv5~puMprJp4#BZ+Og9%CF+&$@6E>Y3|I^D#~X}D?ic2n0v~pv!>3R^-UM?
zq*G3red?^ar<`<>i#%oKH!G$=dh)FBnC5V=%53)*wAP}zH4QbDZ8awsPMNmolqF|{
z$Bf})53r`Gy1ugM*d_H#fmF3DJGQ*J72RRX$%WxDH6Yc3G^@FZqSX!cOX$ZpwUEu5
zdi0{omX@|f(;Ao5R9DwjhZi=tp1q`|sj4n4t^)PEMfFWpi>ek)JqZcRdBTcWSShb;
zD5%Q|kHPipO&`}QG`66C{%1B-H7u*HS#&sbK^>}IbGUUnMLeahjmp`>mg8f55tV3>
zQo)<7SIKE=uv3q~=%2?&J}yUVW$Ow?*9Am=UFrD}69y~A1Z1AZOq}N$2J?rQfj~1=
zk1v*9=$@z2%G$d`UCw>17k!kms>ZhZHgs<>mlV`7W6g~ZzvaKi6pZ?+Ds*U@{74K<
ztay5^1IfIQBzH`5&$Sk(t~a9fe&)OH)64(nPvE?%HMNy6j<!LQApgn7>FDs)FiP6w
zR-H-~%lf9JHghg#3YQx!V=rs5Ir|Jwwec0AD)@O_eM5VFlTH7<C95L}acKgU&tUYh
z`7autET1-3RMpi~oo!2uTG3X&vc^d<V8ywW4NkQl!F`Ugz060zXY{x~_2vfG+gk(O
zw|THEu^jL7QSqMf-)zt=`Wb6kQ(OJgCd_YW3g(N6TLy>)=5}_ckuY$`$T*&g6Rt6=
zjaEv3c6V~{ialv{K2{y9UL0RHmBW+jF6MA;-6I4GlNawUN*;K|Gj9*EreyC4mZjC1
zY;JIFE?XSRjRpN*+mgSD{aqOI8_e+0_&Z-c`!EB8ll_dCa}4%;e+Zb&zdWU31Ri>5
zu!6wh^D|5~6uU}XTWg$R1TCM>+W02R7#WJO@&bVo11ziX!4s#@U*(w4`Bv-Dn2^s(
z%-?Rsop=){tE}ZiV`4*XR?L8hkkxH8C9p<3IUmfF(CsB;+y}yWNHOHVLFFk=G=X(o
zqTjLxrulKs!iG4b09%u+L?XoH5w<)DQZZ?$ElpNNqU>bmSE`epK(&z}&cY+4k)ll*
z%s4)f%x79Daze0WUTYOI$}+M*xz(5*Y?<2D&Wy<%zulM<y97^NXV1f!W5$%!YzXbZ
zF*>xQ;p}qsR%2>vrljFT<_iRinHMCcCa@S5W5k#-R?rvp2Lr*FU@#aP3<cw2;)C?y
zoPk4y6DFsvzSyWrV~>DRh;d7oq=YexUm8FXM5&Y6WJD%b)>JO3=RLKcyttsKkooQB
z2^NTtIXTuyFj9<EUzX9|$hLB<f#ztca(_IQ@>D6N=`(_6$V@cSi9x|+=63{SYzE>q
zKxg1MLDGq*LMb!mB2ITPt+iwQ%nBZz^o^uRN&99c%}h4YE<rC1jT}f~Gx6l_2S6L3
zpjL2bFfA@QvpjQN|95BMq25$9R3ea^`R1(5zs*XPyf|#46r7o1=Yz({2PH1)I3)B9
z<Emo{3?oe|%klALnNWqQhDzLJ6g9#m6r`5kAzS=W3D-;bTfDju{|`_=@UIenEa7K@
zZ(yF|{7sC-k=%8R#S^?y(g*V44T6D}5B4*?TLPzmk|a=yEFsA!aiVL@Y|9`w%e0u!
z%C)R}O~cAbutG^bD=x(v8L*D>`>f&^%(Fi0SkwB68Aq`lW+E4fPqyNcfF}iUdf1HT
z#DrKNJIxRw2$ZX87qmknl?v~2Nd#BQb^)LFP`p#|Qd1f|pa(|{)aQ7YmR!gg)lnqr
z{f_dJ!RUlsG7w5jkODz^kJR*;TOgN1Oivg9T=jQEtw(T7^vDpJk3*9S;QF#*#PEb7
z;F?@a9*VojBSYx1Zn@Z1z+WeZC(Hy+`p~WvLQ8Pcue@rDQ$W}94c!jhheHJwuK+=p
z+X`IjR-zm>d*tXHe6>qLAfEchjR*OTC~}_q#$mkh9`6;UJhbw~e+Yb<R|xo89ArC?
zA>n95=(<yT&{Rr+Y!BDs(B-J@lw1gL3M7Y(a`gU^a5`u-p?Sj&5VZ0oP&?B#@`l|Y
z=yFt#UwegszlcLCUn1$N!$I{R+XV$G-##3gzNB>Ec{se`QxG(LNi-o-deVofl?ULs
zQM>gW2RzF7FmgfH^-;U1_M@8|1=3dtsF&|7;3Vq}p86&|0s-6rc=^b-LxJ=i52)w+
zvY>OhcoIS&IqLVi9E~AWKAI~i*n1ZV3uq7QmXnGm;Asb;Cw9x!EBox0Ut7E7TcQi`
zG4w+jr-_34+-8LX5`MkH!KeGrFEyO*?%On+`ugJ<PJQ}M8cu!p?;1{X!M`*dbGD)8
zbSe+oF=>3$7<>nr9d<h=jh$ZGG4rbnU^gTSq-J;j3Rp8ynM1N>PMuJEM68*-kzIz!
zK5J&5HPdBq?XzYca8X8DUjN&znPSEj*366hteMJ4E3BDsA0ca|X!Jv{X13K~9fz5I
zx;gKW*33O#Yi0<>%%V~lGp{icvhqiUkSmZKhV=t0Ei>dXb+WrZz+-Q4BMbiM#0g{A
zp3?G{Sqd9DlvT{ixun2&(Ld$7XACxMuQBC3cHEjk*gP{aXG;XVV5qMP`M{ZpMZst(
z2F`tEHwz86HnXz$J!8uM9P^jw69%(07v!vGF**0yITRr0b6Db<<ASw&vcaF9bKz(z
z)n=4xG<ZwdF>8D%ReEk}&Sept_<`p>^ZHg}+x~C1eDTE^G@3BIaw8Nr*5(8}*3kP)
zPfV|uLGoN!BiGj&Ckfl@kGbs?X1_pS>Zz8sswFVE^o~HqRVPQnsV4@`xN27DJnKx@
zWc{H8E3f$5mj9exmXUU8VDQuvL$QG~ZhG5lE52D!pa=3+Tjp7|#0sLshH6KBf&%a4
zuPaB`b}M?Uu-#sa_Ofla<H&Yv<&y2TH0yZ!%Pm9v%p@x>%kme2ZY1VT1EnpU$Fqpr
z783L_zmaMBg;96d5i;r?+E{x>b`1i;s5?Sg&!CtYC2phcJJP5-K80SLZ^bcDnsrM#
zg<iZHf|_A>0ypfw0`hLydxc?l5;yD;?ZepmCT1L+MDLn=&_C(<zIVo6{q6mo$!X_b
z?7PIe)cl@do|AULWSD&)ee8G8i1+HQEWasVj^+1tSbM3-=*{{~#Hq$_;&>;D6*$0*
z*<g`Dsh=<i_d|3QGv;tWiMW{<m>rOYxRj<qBria8Ix|k?fH7>RPfE|kv0PA>Bl?J-
zK7uIr-X{%oS)iX}^#J{3$RYh}nYpfkLz2|PS|GPGV?GC7W;Un=%(viLsybqf6;p(t
zr`z=DppbP*oX@oBRPJg{r}J`~PL<fo>2!XC`Q{7#R3oi$5$1AOT@KA$9y%m*Id;p|
z%;>_TPqje%a)bB|*wJXRj$$z9hHx0nxgi`cyBvQ*;&|ER_-6vAiJx#X?vlKLF39n)
z#Pg;6CTUQ=P8ytVl=>XQ`bem<4eK;D$bb@a6Smi|t~EZ@ip#`Pt&X%|owwh5X;6n@
zJ(=2ZrEE`>L>bn3iBv5VEKv~;q=tljzz&e>v0*)oRFpPFrl$VyHLTwUeR-0v1FvBn
zhQFQ|)?;WQ9i}Ui@ghK~iwrRnVKZE$Fb#SP&9NK6`-jF?(V2*lKC~-^(06gtue^_w
z86yLumTz1$aK$4L6|eBfwE>s9Nz4wEUe~t*_;#D?L_GD4p9B`&5WK-tU$PS!)Z@Lu
zV^~il8JZWpVJ!%;4l(fp#Ob<IU+l)Po=EAGTnKRrFwlAp>xr8|i<a*W(6x3+d=Dtb
zLPXf@mP=j({HGC85r*}Yp^)joLG|dyu%2=c_|f|Fr=V-?l0wEhsvqggz(Iiw($q#;
zJyKo;o<mG`@EX=r{tdorKTPpFkiJ61G<~UL7(89DU1y9hy?m)Pz_V~r`N-Hvf%F{@
zsMRC&JA%&T;z<aB<fz~4a+d&C<+Baz{KwJcKp-51dth0gSRy{G(=*HZOg|N;&m-9F
z?%U@POskPR;O<17d#6O{ZbhB=84ah-`d1C7!T(PUr%C#A4JS)_5^x%HFXL`>_$}#h
zx$m_l{VQlg#|{jK;t@P``t&1XL#O8Lv!VBS1jAt;c0B2^+-F1YojLsLVngS1ZJ!N2
zsz>nOkCY9aH~Jyi(7DSmx1c}mzmfX`KON12F1>#fa>;^Dzo%ml8P?@43;Hj)v#@4C
zAF?Je05<euVMDJ=%=O!LY-vGX9H^U>J3N9~Q1|1gvQHN!N0Wx_e2;BAAIWX!@pb)j
zQ&~*zL|eDCoG&KJc~)I|uHm(gFZR{VFAnAgBj{u`e^Xe^>CuIpl@G;Y-qfANd~HHt
z(1?^kB`oF<5Ek%ncWE&nRC)(2=HJ#V=9C`tw#A$zRuJXOwV3n%*}cX58)?VWAGe9S
zEaq97#XL>3m_rg4bL$9O%nxZ~y-Zz22Cu~&4|86N`O7Yg`OlEhZ85(MlqeQ+%EfCj
zCz@_Ce;SY1c(g|7jeE5ITK=+bF+aP97V|I3SNa8MF@FK|dr?}<>Gk~O?k(n7!ca{w
z?XYvt;eZnL&|*GS*v6+K-RZ&#PG$mlcat5x703O8dOxDi3jNO_3jMPI^q^VHFO?Sa
zOTpK>4`W2RSy;?(j$mek0%QIH4)`JlVr0ocA&E$ZoQ^}BQCuQYamiRN&L}t$so+}1
z|3%jDUb&CMn#8TYZ%C{5-zEN;!0BC-_+$;|R`7I*hb5jb<u^&|H>}}ZxS5mP&#{Kn
zJDdo34UXz&t~EZ{Gr0_2v5&kpoVVY4X@9?}&&^z2C=TheX;#5rxtYJ~(j<_XQXj4`
zh0xhJ=~teth!n^wsO1~?P2fIa$e`k0Yxs%aOWjJ8L$5WQX1(n$34wU(8=nI5@1n?g
ztl{yPf_r2Qr~1u}qHir|niVv0K5%6P?amrrt;uy~4R42Bw0w7fuC;UGV?dig^M>6Z
zXmZIVz<=r$0{$Wntscq$1H1zV)w?@ucs=-eIK1Ig5Hx)$KLie|@d2&jS3o8QhbKf>
z!+!|@)y~~m!&4rD9Njm(!BgK<81;H&4X1vl>OqD?3el|Lv>KzzM+Qa;LB|?SI}gEo
z+}<Ap-sIv7^Wv<&Ge3UfM0-Ed1MiQK+TLdk|4RCq(*u?qgnWMtnml=cHJUmTJ;U$-
zoF<J6B}#z!7b_fm8dO&*9FXu%g@aGauUj-c74dsCoUGvwYdCe{JsM7(^)(Hr!M|U_
zX_EerhLbg%%1rfp6PX=;Yxsn(g)w}>A=$#GO`LjUY~g6!K2vy~Dg0|;3SUT17v>z}
z;C>1Je|~ce?5bJCgeCmaK5ufjH~D)<$`Vd(eh7wexdld5T_wyR0eZQ5&VMU6h(8z2
zAU+W$@J&WSTK<U8IoM5(J!V*!Sg9F~L;1ZC=J3_!FTor>UO1F5oRu?88K;M>-pd`z
zTLNKYL1Io_1ifIW*@e8dATc*KS_<J%zLCYOO}cr{XyH!2U_s7YxRWn;>4!Uci*zSn
zFh6IqGJoe&ncz;|;zOCzbJpj~h~Q}M<n$ENm0|oAV$SJ)7Y}kJZ-ZfcgY8P*5#dTc
zgd4z54n#n>l7B1GFkU^1JBknCuH@g+4C9m@^0r}|Bvueb8O9&xuT~95b{h~rMF_k2
zrFh`8J;}#+>q$OZc#Lay@kmc{X&29z<IFtF+k^0eAM7}Lllp=T!YqE2?MOa>8Kr?F
z`Ebu=-jr7H3CZ**eg_U^6`#l{cY@-wicjKx<bMI#v5J3#`;ik(SjCS?B#)El@R&`{
z^9OGge^a-Lw|up%;;%`oIK6$4PdU9lzm9`^$^l#f7U<a^(91}4Kk_%3G1rxXgb&J(
z{9%z5y)(fSK8FJ;RCiYKA4seC4<N1g9>$1ro3M)C7QxI0h5M1yOCMqpe&n1!9rP1O
zfS<V^Ij56poXkq%%>BqYeK{!94aNCk@+0STs*zT>|2E4xEIZuad8dTyBzyqx#CQ%Q
z7ccHF{=CHhD)GNb92P3hhiezNoZ}^yTh1}SI6hF~c~X9(w47fnE$2Ux>2vwSiwuq7
zINhSn3_vNMlSVb1Yi)1K;BEX%GMuBixSKd^34DK+6|(tITIEL0OD*c)oXLO~EzlGQ
z^Mf5A*JC$w8tIglAO(Und20Ij{wy>;yus^6j$UoyT{|M=gF<DLA@B(z!xW~$BE&Vh
zm_c}@I78#BsK<~TyAq7|6;p#V5hs0UR|=s9ob)SCU6q2@a89!qJ<qA2;$Fi!t$|71
zN|Zyd;d~LO+g%a@@zgh-jIWPHk@M6y{xwvKI=nZm20?4T#1L@rOiXFk;?NAliBvwi
z?$jO_iagLXh2iFsqxMsBq?-cCdG=@FZt2nT-2qv>d`|;iPf9#tH*ifZc`@)F7|v73
z1lxgw>d~FyoNRc5ad-o!CB42W_X4N-k-iKZ6oA_{H$h=34<gbN!}*JlQ|;HC;d~$D
zPM6AcK<TyXmO2$Utw>Y($hJs<%6B}VE=Si_)gzvS5J-;ty)IV`T$Rr@obyRld_2>=
zuXLAo^HO0*@0k~QiOX(25ZAqLU+JY4N7jp+Z(z-L-KL)44fe?UKeWR%Z-Z2R<~xy5
z8yx<fTI4ADFZM65sNj1U;&U_A)nbE6`B~jw8&b6Gr>7TBKKurD)z*C$_C5>y*TTZy
zxBWD>R6fY<r`2R2P3-IXOzdtG``#mAVz(RpU~PY_hucp(CUmj=bSQHB>3crjdJ*cF
z$TEW0?>RH(<LCR;4X!Kv*B4)WzIb?DWnBx8)z$r^ZYz&%sryUaeja<PG`S>sd~$I0
zp7OeIUC}xw(=6^V>RLM3Mnk5&0r*xM-%__1_<kFgS}4zsL((vC^)nBIt?SLQm_4yh
z4RT9!^K-|5_u*FSxBKZShD_^WdM#i-vEQU%G4I(nElpyVmTPK_*|bZG-@01tkR3|1
zh6Mr@m(QGP8QH5(dxic&34!y^PqUWMt}EHAYtO&%o(t~@oPX0kYZ>jkq9~zdL<{*!
z{%r+j{FCURRg^9^w3P3~@*sbOIg)#^*qu>W(AVJs&$gf+OBVFOM}@hmJU>5wJkVug
z+m#XH#!V$mY`h|{EGv-5MaPp<x!hZO<dHC*+l4;Z5%doA02ze!e2n%w$Bbj6ZNoB|
z8OLS7wM6a1g6+1a;GNPYEs$HYh#k0ZhhV$DHOpjs&+Ya0)-2`rp4+exBJ{?wJj_#w
z6SiVmd9nWz-=)^~%pV(*)0UfUY3GAg2zw3nZWz9}0S!@Zzrs~cp_DMvd`a%*J{ZjD
zm7GjQ`w$OvNV^w^jaq=(0bh}r4TLNy*cxTNO&1Yx=Qvz4HR%Cdvarasr|K+DHs(q0
zb1;Y3A^sc=y*n^QuRC!0UdVxq`QK)a-XSmhqY}cV#Jj<7Vcwu_fx2^Z^9vG(8Jgp7
zOC0t{j{isC5suvXf^Q6$@|zCm$X$S3g(J5Z!$5gJM~rHZ)~}3`iKki|>1|DV<;dL+
z!-#rZSi+GKV%Tx|2@=9~#qqNwTq)sN2{%i4yM)^$#P#9nL|Zv$=#LsOymdP@4gaW)
zxMa)XH$$PtxDj$;#1CZmei(8iAm<HUyEpn#kG4-40!72T%7A<9z%esXT(a4DgU1dW
zOE%Hhy+Xi|p5OJ+lPH9~kCWcRR9krM-pe3I6PF4q?zMYky~4IPDp`VFyZ0K<sEpp=
zsc-yH2%xPaf~UUm7`FzEEN}4Iy~$QfGpjeC|LOM5#2VnqIH*0kvwKs!C_5|le+pzz
z_1e9E1RBlC-hlbZehNc0@l~AA*CWDiP^eGKko0RrqP3sL4xCJVr2_}mqZ_+-GWCHx
z9NzFL2(b<^h1!DZNBXEODFBbKdt*N6k=?r(a;lxXvwKg09OjOQ;Hhs4<`4UNbYu5U
zxf^n-9`RBu)x%@=PQm<Rm(R9)L#_&Ry<O<~)Zw6ZA-xpD{^gkEX~R6%cNe>`k54R`
zFb?kL2tC=qd_abua#6di3_}0tvyUHX`#80@H`wFy|ASRL9fi476$m#idUB(+DIS2+
z7}zOMx~b9n?K2uqeV^tW9>AwQ{!fXLJk1$jXgKa0^lcOoz|RJr3yj*}17v=9{mkXq
zIs8`f;zISw#IC=?$iK7be6R7)zsgu@o5lHVcD;Rb)6L?OCms>AI89W2j^}+}Wu%X$
zqI>?A@4?dNcz#G`aXuMHv-m3hwM5S+N!kC|k21oQo4)`Z-j6ccce~!+8JrukrEg>Y
zvfRe}Wv|b<<!sclFWtSRc{;8-JkXyKTbdJ-@7A)zpxs*1BX&67AKbj>SnOy%Z5XTg
zasOZ3RWRkAJ-*C$%ipu!jX$@1{F;oRCU|C4-l^ExeA+NyRNj@jm*i}L&R+}*MB^6)
z*F0Yw99aF#j(n>uXV18pzdoNlgq^t)B{{kO8F%GQ`8i7QQu&{)m*N}CN9C-^`Tm-;
zob|z~Jp=PuMW7<Sf5}}#r`!&i*UR6qUWd%+HR<_gg})-H|2tkzF3XKwGe0*KADP@s
zyPeac582S^(}U(P`=t!lUf6Z$bPY)yz(;)xEbc3j<ceBjnlPkaE`8MF`KKlm11Y8V
z1q1P>KXlqw|GAg14hEvf+V=U+4J^57CpJH?mz$qw;**sA1wXcYfy@D`M7mHcN!_{F
zYKJl2rk|Kb)XTnawZkB<Q9~<)H1}bjV<bO60^8VI7P|)K?Q~fE4eRQxj8_5)11`YF
z5d8x-1<p?#5gR(+zcT66ImYN-Nzdq&bX~8cuQGZiet+-8pX-e{o{xXcUk!hAkUs=C
z_+LSF{k32HX%s(q5g+AU)y3C)wKWm`tAZH%lxSj>&%_eQPXAGUf1E!fKF%K#=QF^#
zXXOOWc{qY|ujK5A;QU&0w$m2(E^QC2oQz!RldQ}%i;`KsM6Ug35jvh*IUSPiv_NCa
zU_r*E?YWf`NQRbex{;agEZ|tj9iasraf3bB$^HYHW@O+CIM!sffCI(M81G)d`GEia
z0Sh>#DP*_dUq=<oHxndbj$FK%DE8Gi=IWnI6~Bfc?_B3|sp8iVM4O4%Mxz}On)~j@
z@dVwH?!r+^FOb_|H8R=|c^U_26QLEz9~2=8kr(LnCJxf}Fd%6o<4{;>TVZS40WxXh
zY|^$J2x;R4uQrpYq-`{gW0bbFN}EaYq>Zzo&BVdAaYBSPa_J{+GjN=yv|Vp&`!>j=
zjk8G`8R4jGoDiYyc5p~r9ggKn+g-M{pMy-=IGeQH286V6LWH)Dz#(l{;kbpAIGR2L
zMw&Q_G*K5KO`PD>WR-zKnx4b)x=WLFJV>O8v!Dq>L}=m!mnJZJx2QLWrx2$PCZ}Cs
ze_vtwSLovk?_<r5`qcY4@RgVEXl3TnwT!Q_t>tW;NtC<9iXIIQx&lt%L&Lq?$GfxG
z3rfk2M&uYbiFYhFiT4gS>4UH6Lo3zsUlkSe=1rc@%xeP!!c^0JW(q!rPWVWw@V=C`
z%67sg9u4f1RGdDd(}!t|mCKp=lRySpk9Vat;`1KnjS>Te!Smbo-2<3yJ(R9KZk*s}
zMJQT40g_3L!>5R0q9;(4EIvYfXkT<lkNBcPT&||v>c!WPlOw*9JTp0rc{I)Q*#|87
zcqml0q!M0LYA+c0qV0fXjKwI&)2%U1!dVi|m9Rp>DhV+pxcr3@!Z6SA8zlUNgm+5#
zq=dhhaG!+lN%(IGVT>d_W`7A`eB}5<36GI*ri3R;xKzTkCA?I^A4qt$gqZQTzI!D6
zjf8t7#0<yzf06JF31zwPn9TWBwuJb-63JVmB$VyQ)(f2d79A3Ndm$S7_<}PgYk~$A
zl{myK8}0W`2K4gpY@q%eqW)ZNvcyl2@C*qtFL1d=30Fvn_TY512Ty;w#5*N~k(u-F
zmGA)xe<vZ@h4Zm^#nb;;;<%r4`o9D;@!m|hiNzBR@i4++o`l0hdQ;ZRERpnS5~9Cx
z`Gpdqzj3@p!giTn*2}y|(yx#Z{g2E4R6_JWj^l?K9PX5Gw}i4D=01u4LqhaNlDC2q
z;s(j_ei9xfp)9{ON#Jag{GHl$a=HITdA;rLo>)`R8*B#wdX$qPfVl@bVtI?s&T8xj
zl21U%#8dD3QXB*@j(LCGCgBqjz9!**3DMvA58Cjo!M~4!k}3xS7yU6gF2JX8!;)mJ
z(`EZ<mE}>iZ`5Fbim_-1$o2S#Z(*dOv?($*?g9}%e7g_&MoPX81^}VFWw6i=J#qlR
ze9<EZfHI67jOB=MEGSyOvDW|%MMy<D0AL)ro<exv0__yHzPOFR)uKP5b{zA*o^RZ>
zz;W#&LNh2@`QmOuJ)*T=ky|d|DI|L!LK|bA`X*h5cAgSNZnaxqD*7j{n^$x#2$+*p
zNb8RnU3Y2^%)LBdtb2d>mNo)3C8ye(<U9@lX&C=KaR5mBA><y#;SHYprq71J$6g`e
zn78zH&X@soOcc2nLDTBnZyDNeIcQX0%w;@KJ@(<yu3P_if#-3q`}8SLO<y*~t-ZjG
zIgtnG^EwJ-<LRR(jsn?u?y%cAOQ<9LMj_%_`LfG_pDy`2@YFY(`e_*ssxO}Ec%b@v
z<^BvB<wtTcI4DrQ#{=s1#r@i@FJ@mJNRGylF83ecN?)81Q#;U+{TCYr_sCOV{G?v|
zk}jv#PdO=1fx&37K2L$KiKl>p2R<IC^U~zO1MXhb={8H00O8jw9DF=@_3BIKG)VrW
zrN<4Ky`kaM>Hk;5(YX!Y?TCi_Fsab%lL)|ZlQ6;p<9ysW4LSK6WvMin4(Dbga%}b5
zlc0xRLN6}rtv>;I7ieAxhwfc4!LjEa+818Nl^z-20@?$;?<aSCKe_AkEm(B$%Q;_%
z@4MJ@vDnqFq0hHKdQ$LDq~j)egnSDQ=_3^Q#hv3d@RIzz%S#cS1r5zjOT%<xL4T6+
z9>CYq;XRNfzV)(OeCs92_9YPCdLiM`68<figgg>19S7tS!`grk!?3$Q-uhiMO9IOb
zcJ4We9oNBfC)5qje1gT*jmX@U_4wr3nNLjV*kfhxIALnp34394SX`WYTwNuXsP{;G
zLrNSC9Y5g`w|XSTX*&MGCH^iX#^Wb{c1|Odo=!Hftb;vs51SCSuCvMld#1$fe?IkU
zmV3OrjJacS^Lc7B^WmA<Wpg^&Vk6kHXB0b*#aw0PmevhHZC>bLR~VVQHZi+aB%KIp
zbFpz1gH&Z*U57!XnhrUV8XqhP+IoFLFMjg({8k@1EUf<Gi!bOoi~sNsuS({7_6rlY
zun4CGdcT3q;DDYBH^Fn^21B?mjB~p#;7jclms{2;A8^M7Gw&Gxs`s9Rhd`IHz>1gw
zH^6hDwQMr~Y<nVoww?Cc<9-X~*#Cjw!m7ZE4_mC|C%@uQ6^(vIXiKgjYRrgZrPD(C
z^FvIQ1Z(X7lvuuF;j~~`&zHbyVc39Gv7zsvfR;bhRyN1Tdp;M=4L*y#P-OWgK+d$D
zE6R8!HnhrT1i}NpGsh_Hp{A(^)O1=8HPs$a(@N5m(tYiIymF4Q);OT5`-~oxigZ1}
zbp^U>syBP8>*E9KT5I;8j<?=D$GFj?I(AboyjR@CU*GRONau^G^JXtP%=caWS>5)%
zXrT4`#>)0Oa@)J`#)seX?|{|F{w*r^yD-WB!OG+Q4}T&jj5whGxnK+;@XOh9zVN$v
zK7w<b<oqFmbGzg`<8USjZNEI9JSAHD!_UL=i`^o5zT0B5RK8O3k@JfoxqKkXW(ePm
zE@i~eWxaYPiyTQ0emLvrUt=<Fk~hM`y6dF<@NtlS7e*OPk}`0=3sY<^Clq`AE{rm_
z-^I_6aw;d`hqJ=-f=EkTz8ANFvPS>mtnj}0JIHU_Kb#fb7oZvGusiY}q|p5RCgMIa
zEZs$?2Z^-=5n_EzEP73U01>=u6K|8`tpwccPDU1AO173*D%nht>>0^B4e(rdvOSVj
zODvVFk|#6CMnNh|am;rmGs(6_tf|CO$ySJDWNRZHnH-AU$;k15Sb4-!$<~Qvt&(>i
z;2+(|&XKGq6zc(z<fnp8KXEV$+(~YhEaW6uNWw#Jez81MrU5X@v`s(h_sW}kxbJ5g
zn~dZW`EEP>PF_%6Tu@ZV{CKOt&P`)ZE@XlDn3H3T1OtoIzAU4^k!|Hz1I^K7C+%Nf
zi9LxCNij{I5i~<)qWA<INSGysD+4_Y(9e~r!SOI^Ohi1)Av2Cf90qSdR6)u^%nr^^
zm%;Alr_01W)lMZM+E15L#m|pn2*PFOpOm7)lnN^KpVI`Ddf-Yyr9QkxP`4oZnxMYM
z%gHr>Xa{694+zEpyIXDxdN-G}B{+wxS%9ceqciz%Vu9IL_~u-}pV%dHE#T%TbUq-W
z(0PxKLPtkq#Zl<H<g{oU5&PIdPKz+%(W=3d6%}(PPo2uF>w{t5*LRzV%b9gUFpdV(
z?!*<$`iYDKr<D%ga);lK`VilBs4lyz8tPjr_<Kk*8RnUFoqynHD)mdeQrG)qVN*3Q
zrzLtkN?^S7P{_$5&f`yVXucy!5xyg#gY_Lr=)!j-Hj1YRRUejHTH<FraM1}qDxfi5
zLOiq(opvzbaK3~M61GVAJqdp(;Y||ahRD-lNuI-pC45oBS0u!e3+I0#pqU~eEZamk
zajiHklyHWGCrMZ(;Zh0DmvFU&S4p@@K;317FL^&Fm!x07G(zq0H;KP3ag>W(0_eLe
z+=T<PCgBDqGLGj<e7MAmglm9-dm4QN&M21<<)xhgjBiQ!Z7E+T`O754{KwOMSITur
zxIxOp`p@~dOL(V*_e;6oN%*9c|D)vpRl>I<{HK)rTtM=Cr}~%}G^F3mmT-`Ss2`Qz
zME~Fr{e#P6;^XpjB*Zk!@d_!|AmMqEezAn#mk=%mTp#L1kX$RcgT!^x)!;_i{<dp{
ziJqmoR=7T*$DI;9t`$ZZ<W)eg=Q8os8;-PV1s`Ac%JT1&5cN%=dZJ&Z5>(^x7m|<b
z$ot!42axybQR5i;XuOci1+OXkDP0fNU$!rzu2AB_9E6@OEC=O#FH~!|iqb8C^vhs$
zqK}sWp|onH2xBI~^#bFK#z;gM01D+TgRdV{l`2ew7<al{48~WFTrXNt+%q&iDtfG2
zU+hy*Ps`fgfM;i(FWQ+x=yjlFJSt8;8K)&<tse1IUd1C36~{Pn$zhyPpNI&}py>Jv
zP>=T`q$2j3ND3nv`d~!x)HnH$&_^T78&-p$<(u{$;HP?pfUm`YJE;n3&mu<Go%%+1
zt{1Oqa`YTWA&A54dO>xaOH5DL0bDCz`c$B|dSnRo)HmZ@&~_hKuHSDU^LP|FN~`6Y
zc@gk;qR71nn$|8^O=yy>pi#SEuH}L1yAOw^Z@@s{d7SG$eF{|5H=qnSr6+x=zXJEV
zXbhMEehv;#FmgfA^;H8`*9~(952UXUF}-~4z)u%!*V$9w0Z)TF90!#Ta}f{F=XKE-
z@DXT~2g#{<BZ^$kFz~aaTnr!uD&O&dT0L@TZlUy~FCGU4lJmH7<V*)WjDzH8E~DV=
z`Ow2}2~I339p8&RAK;XXpgcMH_I#+WS+eY_;K@Prn(X68{9A%F7Pe3~pn#iYD!@G)
z5jgejhc%qW#2yW&KK+V@Q{UaM;WW2=uHm?+7^;6$e%ZijKA`#@nLQtl#J2@CXN%^l
zqKV31gZwZi=t$8K+VWund@m=@4NsmmZ)UiBZ272B;qvCjmimU8*6@Of1to<AMFqu0
z#bXzaD-PE-w}vOrJ()Q>K9r9;GCmo7-x+K@yKlRPug7)|3+P5{&NlkKGw8p@?BZv<
z+6t5Sz3+}m_K!xL?+iBfd1SaeGGdREmGZEEW^k|k%;4S##|+1L<6YX-!TIE1I{)P0
zv*MG3_J$9Sc{Y4dUm%nlJ}ktB4-09-hbFb*gYj-6HhgHw7;1oLMCF}|FArifh^V|P
za~{p9gU(+Jv!d~HV_Tlb77W<%A?BK-Yp~(N%g-n0vxUB)Y~jiMtM95&n>iS-Ct@>)
zoU)vmE$KOPgJ;l&4+{eeX~PGPOiOycvCzMeHhl1KXuF7(`8n%*vf;xm^z6Tho|SsO
z;X_G;*TjecRv?flH++c2h7afQ4IiS$u;Igbff~Ny!#Q%pha|b-gAqvM?hr@^$BFX-
zwRcun%W3yzMaPB@pk8*FwVYfh94a<^;L?2?K6JCOMQ=BJxR<{d-gl5b2M6yV*pm$(
zXx<U?e`6OniU_|0+V3GC_Iub9vG2kbxp%|wBRIE8&eIW`+a%|yi2WY!;QKwClVl~y
z{T`%G!LK89?Bx4BEEgMcbDx4=`@Q=;?Bx4BEZ6)FqRHs{Jscya`@`;ca46IL2Q<mZ
zAhvrr-nny=*MaM6m(Fev$@I2(hcVmsIgkW<w+Hd{%V@hje1??X-5!X>cYA0>geJcG
zaq!(9u$mxtdw2*oJL4Q+u!B0gJ+uIMRuN!fW`Cm78#wT4X>121ZOJ(JZV#l5@Akm8
zJp_!jaW<)c5D01G1g|!}djn}3jf3y@K-&0j52TIODY!PyCIY<>lQvF>(6$I1(l!GJ
z-|d04@!cM{HnIp)**KfDoeqSwaYBT)+rS}hbvXEL52TIn(ZIFc3XHUIHfh@egtT!&
zgf{9Gr0pskw@|(Aq!ZWlzle|~&LU0k10hYE;MK%;a3D?3;o!SH*qSV|f08E7f+p)2
zAf$;CT$(`a+wFlj0za+A8M{5q<G}qpOF1;$9umAeyWJvqpLCOEKpngvbW=L-9d6S9
zel;Ijsfr(YH+y*3z1hRNuFW1kOGT0o>GXkXvxlc#n>|nm?c3}Dzehhh=^IItlJ?C?
znu(_F;bsq*U-`=4P63TE5*A5#l7zD*{I-OZ63Ufx11mnHhrG%-yiUTOOZZC(AD0jp
zjmy0y;X4w3BH@1oB<~55GqJ+QVX1^iOZZI*Pn57m!g>iWmhdtOuat13gujyT*AhN0
zAtpJV->VY-RYF-V3l>n~TUb@#Fh{}>63TXD>jX}YcYI|RdT9lmK_7>hs|k`X35W4Q
zj;yR44@(?+xd#F2&mrp1H(NMf;xi=tmV~tuo-N^d5~4kLdb9^m|09Xx*1+jMlkjc{
ze<LA0Jvblb=kSj*{Yw&mUBV9qB+menBj-L2(<DTFIG!)ko3dVJv80zvi2laqFx7F0
z{>EXGgsn2Yte3e)($U^r4*ieAn<Pa4<M=iScS!hzgt8vyTM~a)Li9&UXTcKAAs$&c
zOqXz|gtGkB1c5X3FTR3)tz1F>iM-zS$BC^nran$g{-a1I0y6pv?)7lHEIzt1@3xOi
z_!kNPAt9Qd@9BVH=GyDQOGkI2VMB}79O6-e*IG8KY785e*fDp+0BUI@$Q|~*9)@fB
zRdfI%l(!7lUKC@z!Ze6(uFJ(_03W9DRkX+>_YDl4(-l*L$GYWW(auJK##hmqQV#7)
zA#@{7AMmI+QQK2E1&3CTI7|b!lL7I4bV8`Wq03>K?}@`f+zqJ5NXUAFr@jdohQ|F~
zA>f|+CS8nnE{h_E+mBwp)JK3*-MnEf2(b<^4bu{Tlc4s%^DPfSoH1-&azlXA^9#v^
za8MvQufxGO(B=};6LtXC+Ar-A;1~lD!BgM#6Cm-g2&u@u9wtLQZaER*MNqW*_QUjP
zEeDP2q52KgV;>H!eEr`9J{X5Ld<uf5FB{Xly<px?3PYdQk$~?Bfm@n4cpV9{M?pfh
zGcDLtAbo{^TKTduK6>Ivkd5)d%5YG9=~`2u`g+<W`+3lM;2@BV+k#zR+^Tt?@=;&Y
z+vP*xN*`_+JOo2y<<1Ra)ju3A8edveQd(S6(#2OHN=pkT_S{1teUG2=Q62(eG+5tW
z4@cTVpm$$QZo&1D-I)6dT*^BJPPm6rxBQWY({!|1;ef=yUg40Z?zUCofQ0`_;o##|
z>iYgeD)2oTpN8(AHJpaW+Zs;Y8&5wXKp(oX%NGFChtXf-<5pt~)9`HI_EQaI4*Z*R
z!Vw03aJxKAuWx9tX{~QsI(=DFReODNQ`;gkhApW-XIW)+MO9^6Rb_QeMRjda#kk_-
z_*H3rQ++$%Tcy|gKNR5S5*6px)>PEhKxOMBmS3%$1uB;;X{|Z;|C3vR`r2}1O=DF<
zYYG27nN$5JRX-H(gQD?82k(Ax@YkwuvxvUUBEA-zMVv!V9_HEqRh|iv!<J1wdQoLd
zOWUGpjZ12(t81#m3!A(0o?%R^D^*Dsr-S|wg)^shJ*A6nB+l$}T5vfn{P|GqzmZqJ
z$2ZvCI=QI_XlyXCtf{SjX%jkDRUQ3EF=*+#N#G^axK-{!fk#}UIq<4Mv|n52HrH2U
zy)y8Q;b`FQ4l#IoGUg=1tYFMBnwB-rYp+~d)5gppEcp+H(E_x+2AD7TbztSqHMO<G
z3<~*{=C<~Eb@jE_b$CcTOQG#5$Z6spBO!grh!kM_!x%4cKZz8vwZ&f3x*WSzq*TnS
zUs==6{$-^6uaTRV(gqAE|6?Ynre;z~zRv|bEU?c-irD93lg0PBNO3>KxNhTZ{5NRd
zGp$Q<{rT*k!mStL0_RSzyI_0E;I{DM8;zN4IRD~w%~s>L^rj@fQbF%L_yVAMZ6cE#
z+d-#$h;aa~g<=y19FyHtYh;kqLcqG7zEXimpmB6w!{DqyzY)o_*+cqyf%>V}$A*><
z*fz&VeSWaXu-^jv-<%XHk$*4ZA36TmjDPtr2m}Y5fbAEi;fWTTQ&K5@e~|0r^qYLS
z(jD1XdpA?L+q~;(M*JjSOf$1vo2!>qwO6#Y(^DvBH}k$vFaMh#Fa7q<^&i8}0<Dp$
zsj1jfq7AFh^koFgild+I`>oaxFvE&VL+j$Uz+gE?UxuaSpw^rtTi}R~)-aV;2J!jm
zi`?z#>bv6Un;Fvr!&FD4wBg`9W=tPF8qvSum>BDfQRAB_c&#wz_~u+2WI;7JjTtGK
z5PTiSVk~I$@oUUXA)CV=aC|4|3|iv^p#bEc!d7EkhzNCgdI!m-m+>d*^d~y~6$e6Z
ze#cFgKNZ50)4p@DbqW9K^aUsLU%6oTb@kC{{tkq<q?9l3SKKtiQt!g=;P|HX0}&4+
zZqK~3Ch_8<(?re@>yl)w2}`a6@Y8H`bl#GYOemQLrc`n&qLE67naq5%acOzXo5{QX
zb+<06(SE#(wPD&1&KNq9die)tLd8^I<H&6NK|)12;@>z1@fQ**W+6Tu@4?1eSl~Rr
z6~;@kheGRL5xdsIuq1y`oRq+3rWMCo!HJ+H1IbW`F9{sjXaO>iS&Cr=hX&K)k~7OQ
z=k<Sg7COJFXxJ(skevDEtjxd7N|wCDG;Bs6hr1yLm=&CvVXrL0`q{;Ajs3%ThA|Pp
zC@#ws8|KGHaKt|KXcjUh^DUwO2}=mw8$J}!sF$!&(r=d#W;nij1yR0AhCa@5v=+z5
zNC-1Cr%#snG>M-k@kJ7^5vw*vtAyuCc!7Y}CqS&`+$UFawu$txwNYsijPK&K<G}ME
z7v}Yiy2uljd;(|_E`tts<bQR_TmLaxD@>?-k>^zj-<A-q&lh)Kb#g84c<C?8tArXv
zUEIN>ouZ8BT7~J?qEQ14DHx#a0J$E2(VHHJC~b;NoeYR^q3biBg}$>SUk9E=9^WxY
zHb)nb@q9okqYN=WLS&f2G>G2llKT|~;WCY{qMk*7&~POCi(+bUCgPMY+L=N;SpdTn
zlR@@P?;=n92=M8ypn{5f7J1?^itLS#l`O$#99n(j>AGzoh9`LH8@~(5)FO*6>ZxzS
zA0bEM$s0V2JW1bzz=>WV;A?SETgZ@fGa_`|sXbKwbpN>)hc0(FaLl7zPW4Zc^DOct
z?FNl*gWj+M1g%|?>2CX|R|vSLzR7<D?VnNPC?8E<%5y;FwRTB+7Bf-_$4tfRksu|h
z9{X@;`qI_|pD6h{_!NlNE@@8yr}Wf*-7NC(U+?BX#uL1YJZbMiKwS@NZwk=wUF1po
z9Q4yU*M0KTH~loQsUB258ru}8yk5Bu&?rBWBkMN>%J+Cct-k471f9#plMn*QodT%K
zZ3V9M(bFUalB)vL<#q`=*9Sfi!LcPpY8i+_do2hnK4O_joJ&heIDb;<M7es@lP`o1
z4&z1HSqmD7>)y8(^wnAmIvdwVjz+!~bRq8-IN^3hz2q_tr&;T2g#!|QlfofSz3t};
z2PFIsg@aF{;z12hMf^z(r_u0&hEuP9Q^Touf2`q{Rh*d!`Y|iHcKD_jIJztHKtmlk
z-3@q<_;El`f8XaQ%$KtkL|g11{$(KTSEF72y0qcYH~AjV)WT0gLtBG`G%joCdI^a3
zE;@wYo)%4+{^hOy@T=3e@YA>O^R-y`X{5WoxfB*YKlYnLpsBCN+qND2Z-5SEx6(*s
zV(-kUM|$B$%->?o=LxHC(Z{vub4YswMqc^u&B)?P9Le>b4cdCo(!h)KJrU!^z-xTn
zXQ_9w2ahMl%w#;Y7&G0AJqb_ii#-Xix)ytcykj?}#hyg9*t3-{_9Uvso<H!#o<!6e
z%Q-KI#U3upmxBIbBn%ufl7#vC4nCQV^_@hqzH^CK-%0GoHYC<}zQFHr`TEZOt=F!L
zSs$pITzAR&zMR^t{L5KR^#&_HJmBUHzL?EPH*d%cZr+f#zTXvDn_@Nx)+Jt<+>zRu
zT*o@%a4zcz;k>3J7U%69W@mCe>o7W#3)4H2I}>+V>sV)EVQ`nl;sBF(S-(hs)Iux^
zv3SJNhO=kbU#{y+>quE2vmtOra7+5G?VT~uofKw+S^48-lWt3Y*xHzsx$By^%ol0Z
z34VmWjSP55;QeP#Ud(Ah&|=**XtS;{WjZ5syOL!^nfn!8(YD0zikErzzs8761HOgb
zwzeytO1H^RrMfNtVT%pl=quZ`(JEV8?&}OJ_MskS9YJ01ZP~Ievg~%bW!;ocUO#VL
zvZL3<E|;vQ(!uK<r5?QQlCES$9k3l+0A*f-_f~gJrn;^LwY`2VsNKESg07dh{Jpsr
zRM#kFx9b|U{86sK#i-Brj-<|*!sL#agYHFo&xq2S>{1<;E8uDSM><(YursNHbp}v}
zKxYa*0FbhWz1cux@fwVm?c2lF#;mg7o|T=Mk)x<HCYK$2&DC{RV}<&^>NAIP45>P9
ziQm4Rg`M8$X$y=h)JC?!Gd~u!-_&n<I*pfW6Cbr$|I8PzNgNm4Y4P5lI4&76j9bvM
zcGA2P?nvxRMGL0xVQ*Z!HTSps=`jhPD=;rJOhyOh^!e&FnQ<Jp_XDn8-+;x{FMK%t
zXsL0vDSmbT{lC!yw&{-v_)Gto_fY<ChooEPQH_4%m?1;=jZCl%|M@SjJ@#htSO5EC
zZ~o>#PJ1O(Yz5B12MBI?-!jTR$yky8dpgYWPyT-TE1BmFXbUtZj=FFOcsJX;$u_Sc
zaa7qUmT}RNjQsSK8BZhK@iwnLan!2&>-X5Hj@3DqZ&k|Jy9$4G%x9t5)*Gwvjf4~o
zzjK?c;4Rl$22w3gf0_<_v*7rT-i73%ae=z?d3l->M_JaEV?yUxv&$x1g)=ti?HE>f
z;^YOTsLLIzFMKXGbkl18s=0M&*Kyn+b<q)7hWEUZdY0D3<AYdLe*)$Md*%F>MxsAC
zBRM(QpJJJ5{_JdjYDxxeE&r`-gi+ap@~yy8{us-cW*NB&2*GW`a2~I)y9mp*j8e|q
z!g-^4{5pzTzS4}$9O!#vRev;S5i|v%X>>e-<qO`Lk&!uy#H?wMncd$i%u7ujl%Ma9
zEAbmc<$AsOd$~mUrL5N<(u0<d45%uI4eOun@-YNCG2@p;V6e1FQ99q}v`oL%u-EA)
z@!yg&<4z+b9egq<FOd7!-{p|n^bPEPWu#`Kv(Y-o`q-A4P0YB*NGAIeCB8GZ<&<UZ
z*lW_@zeNYhFk;o}{;!Q>EM3yq=8ZYAwjaQKMl#u;u{LF#6I)qT#f;w=Nh!dv0%5F+
zJ*^4VxL;6~;tgy7D8)p<7q^)~l-04{BAEy5R8|Toka<AJK#z4#?2<xeY%`KztD;1{
z{;^AtW}A_QYI8zC>=Go|W@N$u%n9YOm0V%~Ea04QT5Khk7!;O-Mihk^zjc&e6x+tV
zjEo136x7r>4H^AD)K=Np(on;Uhm2G#XBx|5+sJo`@a%zvL+JGoDqhimAI}>}Fzp#j
zIgU?9Y&ZH*V=s+eCj6I-9a0I#m=)U~i4QwOlpdis{tttB3V!l^PW#yVFY#S!eUJM<
zoN1XCq@535Aqq)zcL~~(AOeOtN+x^<$oh_!#o{V0%uPn*%iPo6_ZhRka~X<)2)a1j
zA#hP$0o%^c1_5N(5E3#0bVtNs@{Gd7F7<Q4EES5^krq9GJrB5I<AU1(`arkVZJ<>y
z2w=}?u4+A+?qNwsgjp|eIso%2IwDjUF0T}liJ0_tX!_=JwL%}!l|In9zDK0I?-8Mo
z<W&eEg5p!vMe(h5TS>JFWHJW-R1T;#*1G#NzEOs&e>w}yzruGa?U|1_GXcff%y&45
zGZO_6XY&<}^9ss&DRJm*-QaK#XTFPxLucPz4hM1Xbz02xwAOvRN@kAhj2O<=%_udI
z5n<LABGcJ-nIt2^d~1nJXWwo`-VNk)BHN)3F<d~p*tmeGytS?qt-)JiF-aLXqZWe9
ztAi{-qKxUXlC-)!(84dz#gfkJh@v1@D$sUC-VWrCJW~K~iCQ7P9-ljy!6CJMV8Io>
zg>)_GI`Ew{_!)(<IlN#UNWm<eQ67gQx+2%d3)kWBe312Rrc`uB`Rr7PGv8iO3P5ie
zFOW^OMK#q4q{P4(9l}~iWa=3vZVBRymJnp#B)p(J^ZkmvKO&D~IK^6bGnCn3iX`5k
z6VXz<8*kQ$vm|kiPDEeklAodL*r8LF`ff<_QseH17|!TZ);c0n=dxZWGM&+<1etd(
zcYjKiIjq&QrGAScH=6@0fw`^>aTPGP^HN=`r%_|~GMgC9<tSeFD@r(genoN0uP8CX
zugJ=Wr%_zeakwQM(3Qx$w*eNsy8d7RcWrqKO>ClJ-jVQU5~A73L5LQ&xXa6D0;eB3
zaYrJ!Kye46ffCP?IGU03kCr(43dc{9_!$zfka&y4+a-?qi_8B&;^-_K$9UoS-6run
zB)(1J+a-<>z~!Hn_+E+2`WXL|_=kdzXICz71|*&)aXevAel+KjK6ALl$4h*Y#HUOA
z1c{@^bNMqR4wn#)qgQeGT}i(};x|cnw}kge{^JsVO5pTaV)}VK{g93SeE!#h&&Kk1
z6)?;{;IysVr&tJ3Kvns-0X#eVV@Nnb$;4B4IMO@&^Nxs)$Gy6KE`6ykmmLu$QNB{V
z)VE6?DO`B&E44>LTwso)qY^YQ$T=*La0;HRh`wCnmr00@#pSk2xLd-#5`HWobr4E#
zPLw!0Hl;HcNr;ZjajDmodd>SJ{V|#TeSuS*NZ#rvVX=gmM>&0ogexV4UdrEkN8+-c
zzGQ*>hD%r`p)8kA*4MW|q<1c{jG=v^20R9eM^nj#T(5o0P&OV2Vqod|Obk#1WsC@3
z-?9QEJ1IhnF$_%G{DEi;+NnprWjElOoda2K@c15uQlK7vAtKBKh1v%FfkND$`OQQi
zbf!T{;S?MsCqwc}i1-wy#W4}O<X#0HugR$>CK8w2+dxlKObr&f<x<NbH$mg8sHeVZ
zXg@xMD87Q2xb%GcoeX@AVrp<L;^bW+L%-_~q3cfVktm5lz-w{na(4g^;~+WoZyrd_
z<6GA6Y0%~hw(GnDnAXmjVcaIixFiHZ*HV+qp?bU+MUH4%`Erj!vR$B2`4Xf&m2V#o
zP2a$O03Rp$I`|Zbrf*Ola7s`5GH_4;?%fz*&`8j8IM;RZ`iu>l4z_A%+_ZQgeT9f=
z<r}mB`00Y}I(zCnXe+o`IH-Jh8|8uY9gmn^k6pk)=W?pQk{tDWU2YF>RX#jC@IZ1^
zi0N{BK`R4|@+G|#f@3FO0{|@?$QNwl1lloxLQj0ba?kJc1zWbHsj?A20OLQ`|1!QD
z(7SyBYS0U0FXp~rWJBS>620Ui4X0UVox%aB7vZia0_3T;{Z!$Agl|ze_;iQD-C6|T
zsfazQ;WQd>*AfAI>h*giO1C!Z-S2BSW(#Kkf{#0fvn361@&&`=vj~(K@KFMj)*xm~
zBqHvBqrpGYzF@WEioXtCV6~Oi)wUN{ZKM~NZE{C_55)(pc*^82!v~CCl|JvUKJTxu
zh4<G|y1$#1MxXaruRll-<!Aq5#uk2G|LF7ks&n~$%@eO%2lpM-p8I`?Yj8L`zThRr
zd@)vSLvtk}KD;a%gYbZA3<~VxUS36kJ@|z<Gm_%*q+ukv9lGLo>JDA;Pq`erSOR%(
zagVIqxJOn3&x8~1H>{0TO8*46<*1tfR=K{Zt-XS7lP?(7e?tB+yJ!E_EAZTt0T--G
z>sZY7Ne^9}9K8PO#Pvy6q^t{G73xUn48bKT2In%kKZM|-<Hvb>hp#gPcPpzi1b3@Y
zXAm+5&Sh}J3PRI%IAtZ0gVo-jcP4hkT_0N)1|?==EIBN7u#JIEgJK(*#QmM7j(7T4
zkqfujBnM|Pi^tY2?l3pT$kc&Ou2<9M(hhA}YPhplx^@;=+*Ef%hoNb6m1U#ft^I&y
z`(@qUj@Xi9O`oeY(C5;Bz|y@pKDpCCyT+o0<KRFNw}<_0;nlHly-8jdw=tzGh*sXz
z85gtt`O$Sp<>q(Bh}!nPl{Z>?O&1T(9kbC`XI^bw6$|IAxM10yr5oa}jN5EnYhE9V
z^2F0MSGDX6u))q1LL2+p2nT0=)oOwYTwYO$$8^Rmj)BH9q>L{NcEqEv@V>$Ps;}57
z{URrc`&9c$s!v^AS)RDXGd9K*1=q!0Yi!07d#8yOG@rR)gK?#Kb!?}xF}OI`Y2rMi
zGr0KD&RE2Dbq3+?6x^INeQ0L_q!Zxsbivj%$6;r&$?%U6d%XQRz}<E3rAPe(Y&P*j
z*r%_uaJsh6__-n6bvC{w+;!ptv9`O8k^g<T>9hq_-n3IW>ePORVudmAkO_^0V@S)Y
zKz`{j0%w}(A9h-SysW?wj-^FngLek<r=9>w;`s{hg&R#Q+-4qF4R@PRD93t~9sjB2
z-*kOiq10&0<vo;lRwykm)2d(h58~=t(wArCr9YLv(yGrqi+GKLRSpY(l$VkBQ2JA$
z=Df^h_lr_jKcBZ_a8{^%@>#K=2jG_zST*7pG+{b74_xr2dgh1;Uijqv1Fvm<x|ndq
zvK}%M{ps8%C)+aUTM))H;f#}=VTH2D8K)@oF)NUkxkH_Dc38fwj7*3=u)06mG1u~!
z`C}3w0CIA2Dj4+>K;Uw5ad8Pm2!SvP5=SK`$3dbfJ3C`^YN|hOfZynco`FXxW;V)u
z-4S-ZIi!1?HJaK@2H|wm;=bv)-pq`L%)lV${TZ*o<Z`p!96lT>p2wkFZg!X%WUqP(
zhjO`jSdeyt<Z`*$X>ymFB+#YH&7&r{zwpG$<>oOno$P3o_$Axr=67Z~Ue}3e_#Ky<
zU1oZ=NNwZ`mz&4UG#K@aK{(2}tIQK7_lzOJV(u#QgvmW)h_H;i$~<9m&ln>7fV;{(
zVGardA;R_CRptqE2&~<laJTT|dD6+|apA}Fq?v`Hkc@e{@Z)*X%q0~>d0Y7LJZa`h
zJytPyx!G+O&bl>Lxz{{pa`zfElJ#fhV)K;AU2KT<Z&di89b>G~9><tE%ebOPjxjKv
zkQI@PHebGDj5QLDF?*3aBIt-w9AomtYI7cEQ#tkEIL5fffDl2-xrm9B<~r|^2-x#9
zcD1G#O=2F+HzfgJRt{FVXLCqJgmb79U<o71Q#oK3Ha%H)5+q@KB1w?#fagmTg*&sT
z5|!CZVe$f-Y{`l}!(p43A%pjrv5*7Otp|)-P^@*^R%_G(Nz^@JxN{Uqk|%&2sER~%
z`PRVr&55_`lBgPf4IvyE_|GD!Qna}eGj3Dl+knu@13#O2l8gvn@fBw@nNUK_Ywi^-
zy;sytoK3hEp`8JkrE)~XTXVX;_d*xBX&{1SS{(dr+$hP2Q0WlpY-UR`B8&<p&b&a}
z*MkalnYf_T=I?L`oT)%`m8n1>sRI#jfpGoIVf-=z@U?Amrb-fTFOL0OC(c$PCjxlY
zoDLCe^R#X%hwvrjm!7t(M!7kemmgVxLKz(`sj~RgPehj?f%kBr_(Y`QOAUbDY#Y!>
zbA=`vItCSkpK(Qbu5@MHozHk0S}Aw*4L}dq?#uR=iRStdr@MZTAIM?aQYNHaKN1ef
z_2WQ}9(z%16Akscgg=q+Wz4BW$CV}r1=<XqJ6hmLhj0T{Z;tnqIIaiB3nUI3D#yzt
zj?Tbw%vwA>t|!OqB#x`c@l_JPNa7t5-ym_6kEj2s#P5<g#t%=ATQTSVPU6o=`~``>
zA@RRU{9h8s{fp9@xRFqL`tlLS2S|L7#K%Y+>#3Z7oW!R{T-MK&^)r`B{@H@hZj}xj
zzmN_acM3im!yjSM(0mp8-fo_NAVVP#-Ce`g!IexrUDPkdT?3bgyKCU`@U3sYFS`>;
z!n+wB6}Y=bi*QF^D<xcm`#2^f_5+FIvU7Zs#BY!|W<hd;ppBe4|3QiGk`M!$({Z`E
z+$$1)OXBZI{9}oKE^q@aMDhl@Glw~nj_HZxqa|J{@na-DUE(K6e38U!C2WxNb0vO(
z#4nZjT8UpJ@y!zdqr~@0_@<=qm-t5lM^EMDv)xdVCEic+(JiU`Cd$VlCPr!>+dXB8
z#8FPpZ<RR8$?=OMj&gDQ771^c^m`?~P2!J9e7D49J<OK{j^esQi5s;sdcwz4V+Y6`
zb~lsxwst3i;cmZ<BkCK5VoZ0~b}Zj57lZcek(<eSv^}PRh~RO%i2V<Wfhi;+%mjtn
zCLlO*sDo?7Q-`2%3J#K!A#n{NK80!V3dD7}i-DtmM1*Egbh#e`Esv054AY`6m-Gx!
zdJXdiPkodBE+;;(96cIo`KFx?e2!NL_*xvX4n6JXh+{19Ni|W@gMc14le7mw3*(@6
zQ}re}kDE!_OQ2!wM1&onXyr@C?EyQ<MFxxqT`ubw;Fz-_!i%72_2`dlW^{l?<-;wB
z2P)q_99q8F8-P>Wd&8$7X!^1r1y1QnAKplL0Pb}&$$ko)9Ld*!*Ucmw*UfI{OeskE
z3K7@K_X%*icHZEr?*MwKq5eYU!y^U{r0;mdw0aDnF{J7dFT@D<x|s}U15fpXI8Ck!
zab4eckrwv^o-gU8fbUNf6}lWv4&-N2G;Y$QVsbO-k)KInou9H%-=7$c2J72%=&QBo
z&{?=XvKw<hlQnd~DB#{i-Q;^55jagVS1BBj_#4rqE|WCEua|L3Pu*{;!T|~YmBPWN
zVX#xfQxV^z;WRw{tl?>hzpdfvh|{p+0s1i9>8ahu@rYokDS*m@;cE=h_!w5s9z@_{
z_&8HOa7;(sAi$FV$1TY?Q%gS(INdgQpuz)RMJKe$2H;2BZ>18eROb|p@4fR%esuvB
zw+{S0ixTyHi-s;YGOBN?ZFV+1BFy;;2FHq&4vryL;cUgRaSA*1?U2S5+P*LJ9gLP0
zUH#y+R<_!qxWJ5?FyTvafw3=epC3%0AI#Un52k@0K+IY!-t_H)WOnhrbux`KR<_sC
zR`M6#`0!i)9h17Ume>;n6V5Q78hx7}F(2Q5{}J4=neioUAFggHxD_9QM~v%>7XhoS
zuDKOoobb~tQX8J6jkdsU?hx~2;JJv;Tgcs!0>3ltZ(w|6#C&7~E;K3Wh4e7AAekP4
z7PuW~vVNyK&}2R1a-b3N?j4c(!=;A4e(_5qAuWFdVMV1tA2brO@<;Z^^9YdFP3s5v
z`UNq$v&}nvx1|1Jx1<X#{%MT<^3xbEi%(<pw_SB!=B_&Z<)<>Pv*=S9{oNx#bJIbF
zY^`a%CEawcUhk`$UU%`(q@&^&{%*j#R~kdv!m^k@C%t=Rdhpv<rmRo9B4Zuf5bTJ_
z^KA@n;Vvef!Ce1lGtb9H2t0R8r`cg~obMczI~@DF_&Z3VXp5kfUh8+TL8VuvUgz&j
z;f_34boj6LZ3sX++u|eFj!uRhQP^hejIz<%Wcr4r54a-PXW^XWi^Dn5mxeRGBXUK2
zI`(Ty4|asoli>uE;44axEuXP5HodrfPS)hkMBm8t)biPzLg}N*PtRJD72KG#DH)vq
z$KIC!R#jbVpW#lqH^a?DAOsB|AfRFxL{!u;h=583tokfZ2qcgoQ<<s=7%dK^)&@jO
z5Qq9(YkgX&wQ5@jv}zG;MO&@4leLN#?R!?O^{KW0_pQCoz2}}AAjnYlWheKnv({dF
zpFN&ouVL4=B{t*=v`55xHaj^ZFaNDQcIr!!aZ^WL{-RUa9I;-)!bnNKyS{enl-k~-
z@=6BY^|etkC?<v4@<I;soVX#U#2PiS>(|=7hRHi2*BaAmkBHn=GxE}Hp|bZzz2&}_
zTRSRp*QU16_!Dd6qnx!lRiW?ZSi@NB9w(Iay{kFYdlXb!N-UfW9TjN}Lro+MwVVal
zgf>Ph?Y2_*#F?<6q}6Iei}kY3`DsP-#>l$xMt5CkqqEKmRhJwR8d6d{YSx(hH(Djt
zB}a`~K4w<8;p@<v5_g!!g%Edy#GSCw>h>DA!-%ggIoQyMmsE!iE;+%Zzrh|c{H{Yr
z-j7<mGU_$=mD~$Q4R6k^_*%)~cikE4G3vOI!FOF7>NDz~gC;$5H~d~%_=T=U?|;{6
zEs`EB>JeHmxK$~2?b8}X&7x3%`PHVf2i|(fy6|6?^{;<5<HwHzDot4S0)Fv_p7Xx8
ztO)U+@Nj2)2hew?By$P0AhtR<Y?ujm7Dh>Cy==;&K5a^?#HWqhcTU(o;~Xl=+<T{N
z(b96!JF!TK9>1|R774p0H-uL#-iTN?94fgXUh2le%U2%nI_EuUQmnqZPf^w8sxn|9
z=b(=qH}TXL&RiY2VDyb$D@%Kk9^H7a>qH`#9}kvr$yeOO4}N>{8<F{wj*HKAAD|9R
zuKQDK!U#9EqQZ4XOc*?+=0A_PTe9o%k+bq7Hy*Kve(#jp$o$ba#+SNh^^Usz4t}iW
zoQN~@4wK`>Q&H%zM3&868lOP@m=i@k=Gck$Vb2}nSTWbNzFA|(3b4zJ<9@vcu6^uC
zxcf?^MXJ+Z&WT@8a~FAgIu>+PtUp(j=#DghtO(~~N1F3>N1Dk;Pqc@3Fvnh{<n2g~
zr!dEyj+OD04&`_bbBydhN0#xN4&^w9IYvXSbwjEhuiaTY&goE&tL+X}`}i+Rw87kw
zmTY#OJJ!KY8LoA0SGR!OZM)ZWE&W3zulw>ahI01}kqh$s#hvi7f-mO8myQ2N+!<7g
z{fLfj&53_y`0*3%SDfeiVZ4|OA|*S?0ON%@Otjy1p6l&cxe?degl6G1bKTp~EZt9P
zoRS_~%MPlaXg9kZs=;lcJu1M9Ar>IkP64V<_7&hTY;5(rP=^YzLvoDnE=N}B&5q=V
z<)ZibVsB6Vgc@p}P4}jm?<8q0uI#t+c3$b_MLlcpDD&<*X(wL>J|(>2^ox}czgRB(
zVpUTOZ#?#svfYbZY&MmLLHft#velG>t){MX4+*(od1-kZJg$4a+ZCHmh28g;7f70q
zq0+beG{utU!{sHC=EDx9G1vK6)4boIH0C-NtuSS~#H-KK>H6HE_1UKN`JUG2pUVqy
zZ+8Yt0sq{gi}gUIqVD<?1%-u0p%B{U#_<1QhpupGZXz5_gmWsxxn06J-NWGuVf_8F
zg6gW=T*G=v`06w(ZbR=c8zfhL5m(MhV9PJ`!UO42KcuC85T)it->`~>eVdan_#G<_
zIs~2a0CXgOYE^+DHq>=`bnQ|m<$5agZpOvFcfla2TOM466lWE<{ff)VB(qEP+J(Eg
zw)=g%t1z#2^4$yKQr2Da-))<cUM3|?xc^wuEo_%UmjEB~R(SaV(!xy7t55img_p{7
zz$Qs3`-Qui#FjlgQtcD;IO}qtj(MDDWBvx29Sv2<h449cy!bzZG|)ODXTj)2aA9_W
zP<{r=qMYeiKs}c`0a|vgsAAp$^4hp~KN~5|&zSQ2apU}Kl=wbl%D==t-)E!6^%-dP
zfOyLF*@@!$3`y-7iMkmm#TapX))H@mU$K+KS6K@puZ_>APqnco5`_B_^kz2BFeIkK
zP1$%or^~YOqPf`;hnum*4cIT)vQIAH=OeS)p;XE6<Ze9;*@?#0aoH*2x9lRU@eEIR
zij}8|UgaH3Nw;OEib^FKz?p~@cxMHwc_)6W@!N<cckAbrGeDf~%w+U(AYSx3MnA^G
zGdw^xK#m8MgG=+XGcve<(GU2d8{5r*FX_C*Dfpd}k--LL@UbuYjP^2cYn6jC&r>oo
zxDy$;C-|brw3`9iOG<DU;P8wL9%Tm2zUZOtX7Gq|%mG}Mk-=}6!Nb1jrR`-9qU;83
z;6NVaoJWqWJp6`T@fVQZM=qhL^57y)`?*X|4hTXW>57b8+&t!Ts`5+$&&+nq!bys<
z*o*PIBC9NJ6?3^td78nqy4_q}*6Z}gb&e?j@;DmeD6;-4i46XP6R<cEO~Okcyyg)K
zfxO8B#ml%}xCW4As%N>p+{Sykg^xfqax>A$Ej$1O<Yow2xlu~Q+yLxyFSq|p<;E$&
z+!)=Jxp5LOHz8!?2FfQ^N_N%-l#=URyLNX<$sz-XB&^E;_tNLUwbzQbP+gorz}Aj3
zGIV-RL;PV9&4%%ZkP+r#F)iaMU|5in$`2-GwlXrJC;Or?2vPz0A(_Ytk=ni=%BOUs
zhZD;=L&^idORD2NFCq0?R)Z)G#&GYmZ#PP$w`(S(OD1Pa<_@P6Gs$pB##y^ev{b2Q
zhRN%!IZGfWvC+^yPm+n^vUlY;PEg|01y~l9eMPtU7!YtVsL@i9K`!RkIkq1Gaf~zs
zK%fz2u3j%Cv9CuY^OB=8!IT4chCs8=0cDEO+U2dl|75l-40s!5M9TqK$kJ3?@}47f
zhv_pDl?X*0Cb9qwNG?^$(3D1dTN{Io$>+x$5XBE%cJ8Mj`W!DB=MskFcnXMg&X)?f
zq%}N9M24u9=8o!RmR)LdULXy1*wCk$x!cWXk1Ig*D~X%CnCVk3hPm^YvEh*b?Q%0m
zlw`fGuWojSccR$kZo50%Bw(Mck5k0{#=?fWdJ4VI8#J}4&T^k~EBdlpEl%-*iC77C
zpLcV4LwzT)v<{v5f}2CBev4H1wa-{xcc>scHmvXAy!C(V6mt{NVMC81Qap7s&QBVP
z>V=BAiRiFNxJTK1-LXE?-CB=seKpvv+cUcLb$_@1{WH|9R7ZLLD+`<OUY#Dp@44Ok
zTHg5mhgP&0<9A5|)>YhGyaCuPW;}o3tGFHe3{@O+*G^2GI(hPl(=F$^NcT!Kgng02
zS`zP%d!~I+@gf+20~?0NhkXZb=XRWjoW$I^^DO6Eky47IqKUcqBynz14Eb2afjx4e
zY80Sw*IewaI}lA-KtQ}Cfh}#JJV!7vX||*-^V>Rf-FLPQT|8TdZdtYtxx3ju7rW?U
z)RboJm0O7$TP%y}?X6ps6=U|+O$6LxLMb#rVbc^2k*3NgAkKgn7TN>wb3hc`|7xIf
zqQY?s@p8m?r%~ah3h~Sp`nMH+SK-eTKB;iK!W{<kBc18oT!n`yJXE1x*F9Bny{?M~
zuB6lJx>qW$*LCkuT(9dst@!^ae8<2LUbmS~2%RACNQFl$JX7J96kebZZv?`Box*P^
zykFsFg+EvLjKVh*YB``LA^C*!6?Rv6utF_I_&CM!0?6xz@$w+BN#R@rty>hns&*Og
ztG&iY2B*0g9d1%#R_shF6t7f#u;NE4K3Z`+h=d>SY?2=Dkb=)ve4gTH7m5F>;&?U-
zzER<gN=N?){rigJ!6x_<3ZGMm?;@e2-Q;@sTqh2(nBWfjPjK`f<DK4$4^cQw=_Bx=
z$M^{f@h}w}{VVCF8N&{k9E*X6vryqz6ke?S-&D9xVXLM`|I;wU`JTcbD7;VMPnCb0
zLex*Lk3}ZA{>#dTaUuD<tMGpfr1>5BUDQ_~R%`^8oAhok<*QMMam;*N+-n759t%Id
zg9M`90x_<6eHZgu_`a-gsX~l*p<|xYFvh(~A?htS`c=|n-V5Jd3hz~Tze3yxXi($+
zN+Iek_#YI$tofjyC7<^d{?kBumnS`xXZS;?H`9kOPXtyg>}&D~4OIT)6^>GfaV+_u
z|0NyzU0{PkjAy}hJcqRZL#s61*A!l<unmtGmIL!n;B9*SI~7O&3mxNH;PVQ9s}SQ`
z=;&{Os5jd)gnAPXM--MRL_LMxPa*nQ@R16~nDpV36+c}e>L+{{*8)*5LJQ-ykP!V=
zM0k&xH`X9gB?lqgjKfcMw~PuN29&m#xdeRhW_%5KJaWh1-$q^XOnX@Cgt^Cig@rLE
z@I3=*Oe^>;cxzxh`mmG`C6)A>HU8%cF?NOj)!n4qqVX>%+`f<baSzET$2+^pKTtng
zpP{TLpC#CS%Jg1|xi`?0pBTd(q+<p57|sm~bBuEcW5ntb2OOzzlEQk07;6%bX8@sn
zse#UPg<d?e$OuC+ury-h)J>x_sP3>)RkNn;qUn=>#Y$6>TZQ~?P{a@LOqRttrG+q_
zT+FYmfVt`Ci(!O!#HcEUc61hG<z`uU=KJ%D-vsn;?eL9LKJ+6)F7DA8GY;ch!WVF4
z8)_)PyO#OJP=d!d6}X@8P~cJJ@q_sRKGY+GxsercFZSnGl0f@?l*N@*->$f3xVarZ
zykq$D>v0+IiS6)R0a{L)-UIV6WlWQ=^cdiE`1$!>2i_Gw2S1K)2J!`rsxU1&WK?y~
zB-FP9{oC^q<o6~s4TQirsKPxvZ7Jd74e<5Cv#BHbRbK+W|MlhLod)vjy%NpNF&zv~
zf#4f2eO3dV9%KUkB7VMhJ_L1*a2~Rq@m!a{cHV)XFTcY%R)$J!=HUaNzWfGY{7FAC
zKfE7EKz>2vumQ&)rb6R=AZQ#m;0#21<@5NNUk&KK@(q{?{A^!F-sy`t@t1Ei@LK#>
zK0MDQu)YDlBN#CZKl0&TETKI<@~|xA<GqZbJ-$ZJJ-$-mYM-yw$LHNA+skhY_`Lby
z-50<YG;%xQCGasl%jb<7^6@_8YnLNl2kzAu_XY{%n}IVQUri<OvG_4R#7l@BF>r`6
zS)<t+!tQL`h7CJ%u;J{GFXdOmyo_h#b`bi#)5h&{XX9pu5?(Dh+HNzL9EsoI;fUuf
zd%%Ym;e4wP=WO`359g@ITcQa_&(Zx4AC9{oRlZF?Jf7e-^OOJ_Z(w#W59h52xZZt2
zeZY8NY|sV|+;bbW-CCcet;%+8eYW>@V}p)N*^SNFmCt0+J;9E6d#vAo_{_@F8|E&U
za^jgojvRd8tj5?SomOL=R%4x3V^cnx%B4mHbjJL-3!3IMEQBqX-Ar4sYxkAanB23C
z)!400r`4F{w;F@(37@2)10ofdj`)NMjreYKm&{YUF&JCXkFo$U8ao|t4)*DhCw<0Z
zGaBm_S~lE#S@y!nE8Nx09-72Uh&?^iDlG4Dzg1Y?whXH<@(;B$t-|tYzD2XJU)nHc
z>X+|Xemx|XU-`!J>oG?xzl2xp!eB#oP_O>^nTv;h<1RdL-?ZI#Jmap$6B{qRAX;(Z
zHLiMLE`b;3A{upFomgMcQrKDmZ@bux8y<3_I5xu<a{;_8hg%Eag*nt(058l1tqJht
z;W!%c4&df%iw@-`_fxJdx+=LQzBcE&JQ)4ZpL1?ov}}uYXxR>$`BYiGnj_u2erd!=
ztIHu)8#h(Y)y?dm7_k6vZce4uvpJH}^@$OuS&_B~QuZo)nJK#=-k-WHjI`cX<iWTQ
z;;eMOzH}w6ZtW`ZFrD9;GY#fz;LJCiKCUh-^KMI~b!x9<J1sR!)^4d$u8Y??;`KTY
zUV?L`jlChS>|>VCI@TJL*>*j#=j0mrLr#}{gVoDoo2BcZJZM3$9y{gnwd78DP;S)e
zMV2F*N6OCL-VATb7Rr7(e03*V;{N_km&_{ZZONF>dU30De=K|5>yyklsJ3>Ie)sxz
zTwqN2TQ?)lwC;7eDBIT79F#4mH3@UGB+SijZ;NlpxjL`a>g8TnT6^fW+1Hj_Wpe~y
zpSLdm2FDx4t#Ozj?yg3I%ifl;iW&vRawu4<ta$W-b!^!OJ5BE&(-|$cKL7gMYp~XV
zI$nk`9c|4)N#SoA^|PP3aedy#{A(QaO7WQZwRzVirX6~1V%n5zosEfU{|{#`v?kCR
ziPl1J7os&R8sG80oiewxk4-JZ*jy9%31fHTdipX*4zJ=)@f&B_+tsSBHPfoDtg=^0
zkB1^T-B)t2`1Tx7*F@of`Vcot2h^?q1w*vZ=#xv&$FA>Bmpq;SoHOjh*N(jvRA=b-
zeAJ^peC@aoU3=tB*cpBqdBJ(ohii{N?U?U?*ByOwmtNR0zU-snB~JrCKmV}aP0?+|
zy&pV$Dz=6HlKXYq*cG^cx0)_+V?SsCi#@lBN%-d+{oY77RQOAJoUWRE{0C<q6<_3@
zRXf7%cgE3G5BJ(kkJ-oF442bq{WB;2eQpRp3pe>nSxLF*6B_mGQd7*@wSNwIC>r0>
zx1#4#zNe2DvzJ6NT!0<n^SK{<+WmBCsT&pd)3v($dtU643fJz+?cVcZ%{Y}E;`3tL
zD&V*p=g;N2c7D;VMWx&U{_C*1_`7u&tuDr62Y5-d+70Dn@A-;8w6W;s_B*7gsJyg1
zoai04t1&`stnp!8-n=U~2SS5xZ{8K?>Ma$FAL>P!58i+U6Zd~VKEwDS)Q7&PPY~mW
zzaTHq6?LtcI&1^Q^F%#DD361Z;fQ*q7(Yx0S^ZFt7UKt|^xROND8>&=`EJS!^%yaJ
z0L>nmc0zrU7(XDXJ>B@AHueptgK&|!pf>gm#D5?jsK<$21Mw~5fO?!bq$d7*@jpFI
z{81BsTij2NJGc_(z@4b^K0RIxC`hO<&Zo!A9`YpIYJ5+R?*>s2lej&M>*?_aX&!Eq
zc%D94>@3Les<+p>F_}0KubW4twt6=v6Vp96)W&22%@!JscKO5#-=RKP3g1q0cM9Ky
zykLau+#_&uK(}SDR)z0SHEQ0c9fj{|qs(feSx$dQD|}~+e8Ym2lW?XPXL+AS^kiRj
zy)WMo&S4Tmand|=V+B-k>BJc)mODh~02E&-9kK~rU--RTm<6tYQNRK)H<rcAP4<D-
z+(4JyxOuwJKQ_6M-wWs)=JrJayjH-~G#A1VPgw=7#&)DPU@y>o1|}|4oCgr~3v+Z|
zl41ccjX(4kO28v^jS@5TtRa(;@`wXyFN@(y%-C-mtM<Z~q24|LNucT{ewNWX_Ki|Y
z0L#9Gx$)?1HVl9&`o*d!dxH(4ogz6%J7P0*w1fLRelIWw9^DTN@dFegWHRF(G=WN^
z#clXAN1p+xl#8-1w4ZEwF71diNQq=5aFTN*{K_y;v4s~lM_knGl+LThBwyO#1TM<5
zLOsvy{m#5z6e9ru%Y8|*!ja`aQ-Br9S7w|9^Ew;+7-{Hdjx<z44HZxu>fxib)Hj#$
zOalgQJcD0rVfdvQxIV}%#Rr-VPOMN@$sQnh?ZuM0Y(_3h?R)@Ol=7pmgerYjOR9?_
zdc{!DJAoE4^>Wu_Y{6bFY|a|g!G!kQSby$zFvkN}lrsLR5R*ahS0SZv&<^h#MIQ?{
zAmUW)qv8;Sor2>QBY36agB3qY@zIK7Y6?FFqwr%O2|inKj3&V`Xe9otinl1fPVpNR
zzgh83ir=mHX2l;>e4FCGQv4;wUs3#TivQi<cpsDNcX&thA<92Y)1RdH$%=nTajmDL
z^`t_SDAnAhN-*~rzO+J=v)J05LKFoFCSdxBs!Tv3Dr4AtJh<H)ATQS#OQP6wn=15N
zsbdQz@f3li)XVW+fN@2)kOI*b0-sg*-v-h{F6k6a2|P{V9EF!FyiXzeT=+1C2_1}8
zfwc;kDr`}ByTYvsw;SkU>@uA@UE#$FZ&LV(f!Y^ofU(hTpirOpDldSq!wN=~NW`>B
zO-x8}p)WrN<;i$cP*y9bV1#rXQ80?0gADq3nfM@wAM2tax(aQ)z{7knpx}}7E|RtS
z;=R*xIAMMm9}I~r0yl2Q(1Tu^3owVw=aa^V6ix;7m9GHfszVA!5WR|$fo78ef%+zK
zPqeF3vFVdQeTyp5E{oIAsWaT`{N*cI2Yg~GHhqG2@GB^k;NC3#&-TbyHazx&3PvTk
zr==7qFn%SFFQ8ylN~IXQnPi2BLGiU;DcUo1Ru-3KJ(bDV?Ox#Wa1Zd3Mp3th@-@hw
z<AC*G85mf;9r*dKThR~rQ2c@cZwvnXD%jsl&-_a9V*nmh%&EYlL`M{JD)0<SwR0IW
zLtuV2fd2Ab1su<_tPrSg1)i~~{-6k-f%%;P=xdiASXWQgBbQ7F<O?XY^kAED{<FTj
zP-yAV1Mypw5BW%-*XGRa!FQ+8GIYq0VI9|KDXC#CQW`ClXs}L=mjAmNEhQKWxUHIi
zXH^l-@R&{EoDRSC;e4d=HYWl6oCfbG%4Z!#PBOqq1CFUcGb|H;;}K$48cgELf%En)
zffolpf(QJ{f$wh(m!^45vKQ!n&~Qn6O5VAK3;iVfG+~<NH4HSKo7Io9XuxFnSRR<+
zRe7lAVtH=e4Dq=<G^OuC^U^sBhwN-2)~op5sJt9G_{0OD^5PY>Q|0B{>76Psp9__j
zbNO!IG(g1A=_q;cRbJ9J2z8YFrB02P42_qY&1cyD)_C#t!#>n_@$VeI0Phy|g2>Np
zd`j9Er<G$=@g?OP`3+kYW%&LvBo`lJ_M}V|n1U^S6_|o&GgM%#q^IxlqUgIM)tT{~
z#+k9i`ZQdU>dg434xJe%)4PyAWOgA>W(wkb8Zg|2{GZ+~<TaZvLO=DG)^plTc8=AT
z^7d&Bo9qYpStC+!vDmY&Onu{UQB0l8l4Uod?;5z(M2eed+J(lO?2RJ#b|aCAZ};pP
zDesqryGaKwSQ|#)kP|<@`~4H`T>6`Yr#b7Lib8d#`ac!n9Jo_muI^M%+=!-i<xA&@
z{US&neaw`)1q&8UIdSgvhWh%3`pPrsFWkvvaHm3N-?%hFXLEnZa?j|9YjJ#Wrv%cE
zTkxD%SyTj{vrEO@q74^<u_}1i3%g6`=FfIx#VRYdr|K-*&$41)Z9eHN!&`SMh^*M2
zo;gHQvSROIa6XqIE4IohD?TZ;ZSk<!yd`rd(*@ijxS}hh;`$I=Vp=Ta&2C&Nm${zB
zuQ}$qy&GT3lJFDwI(%o_bvU^bKYmn{aAD*z9-iUh_xK_7{TBj;+w%OPJS-VS?WhBZ
zekcadu(4<?7R!mnV~J>PjH@raoEOSR6t7t2UgBJ7k0@R~zIX-bm{qhY#+R^J^u#H?
zPf!Z;5yUT*1GptGtIXvwEEKQc(m_}Juvh2`Z<zt81PGH(!wFXlx)>Q_7o7V0Q`lg)
z7MggStSPYdvg31&RFc_eN8%!r5uq1>qz%^!@*N;|JKp%)E7$v6gQ2^fMGcFs*x26v
z`EmJ<lS_9yV+V7XzLPt36wZ$wj`R0&>27E27zhmP=@^RvUn6Li0EI3z;>P<(zTd$}
z!M<}alIJ-Xfl`DU8&`Tv!LbEL7wni&fc2@}I2g(D6yo_1No2(sA0lW1j{O+t#$R-9
zV1bN+0ehUnQ<Z*;LaYc-NR%a%Lit2!gcSf0B4JTh@V<%<QylFs@h2ML3kBvB!cg!j
zaEgHx&d_TCt<^<9frVq{mln>5&DhSY)xEKV1QJk75rYJTGZ_=Y<H1BZK*E{LTBn~Y
z{Eb4ivD6i9E>_sLVU3Y>M+v2`g7oLLZxHVZb)>df@eu(R?lRmGGb?aDv==yO<OZpc
z;Onq(1ov7=Tc~MyhvTY{FFyxQ2F|yv5EPE!x*ZaZa1p;xR&H5aJVw8b53%{}@Er#l
z>#RY172WD#K8QIXd}wEe#Qiw<Z>j7fhA-gf%P)ccG4BhEMBv?@fs5sSz88Uei_(nu
z0?X{@`xEfBUZf9lb<M|@y9j7|`335mw+wtUeEE2%Y*$}?`Ft`%sG1e700j?qFBD+T
zrxwL`Asi{dJt4Ii?~PABi2}lr0zL+DpU4UigW@Y+!A-y)%i_wiHc!q1&l~OVJq4OC
zzd~N~?RNOsPrmvVjRw96KlVSqLL{&rJMi=6SM)CMp%R;U_yDLczvBMDnV$J|!H)rW
zP>51I2=oex%{T<Dn~NtPn)8tP@oj^F`PBgW%2!Mw<JpW1gg||Z??XKMj`?wJGqAit
zzPCW*^~mRqLtZx^Y$;({{>aDI6bABf9{Jj(gmv)p<Aa`od>p%ezP^So`7vLH*b##U
z?veHI&?EQ6dbp%5%&U0T!<A^)PFYK*tc7EOkG>*+t%4Ywv*AF?T554k&h{!4=77jr
z;281qDr?!Ls0H=jD^bhQqYs#<MY^cdy0}x+(kW``v@V7}<{5R1GS>smJ=|CqPwN!5
zWQbaxHXm{aMATyX;gc=`!?<`CTT)((S6BODY)OglQu~gbOImh#l9n`!u~f!49=4<`
z;4xG3lFZnWGMTw0rQy#sJ}y+-W3we?p(mR8jfiF#>D!^Q5N!f8<#)^um4zy|`N+s^
z3RO<iBAZSYW-fXAq%z1Oz3HS%WyYLaS$sy<1w9v4PP@r^V&~GCmej`+!~%ODof+i7
z5u;;$d!}7V=}g4^mPltpk;t+qs^&mG(<LRJX`+1QJj!QEIwqfi-2;m9DVNWf!EEF+
z=BCmC`OFr|XO1Wm0nL|F0-8J{pjlu9G<hij%~y189tZ)=-p$P_^p_WmfM!|dXwAAI
zLl~1OpsAvOW~>Nkeub=t<@f|N<3vDHFCv1pgl2ppR<dC#Z&7RmS<Yf?=W}u)*BX9?
z--=jzR@$c|@yRVlN8iR8jeS1i@5HYJzY2bYKgPo|JaBmk;gbq(s{DeR37=xYO{EHM
zDpA?0b_6&1MsUNGFL)6<T>v?Qp~MJg*pk_i$Ye4iG!qJD4$9(VWRVp*%}9UvjhUIx
zffU^A-6RmN;8}v3x1GGS;O6bTwBY9Nd1=AT4Onvvh-vVB8=z2dljTYt<2s?P<o&{&
z<h~Q;<a@##Os#-0C;mx=Ik}%em{W&E2nUn5!9WWF1Q8UxidF%Ar^1}xMi625Gko^Z
ziemv;ggB=ujxjFye;R><JzL>?g^LaBfKcZGlxCMg9X_x%U>Uw$p^kqNcs!p!p$<mx
zr%tGYah4T=LY=`Fdnadc83S71VsvyRc>1)%7Z7qpZ^pVY##vUt7)`yO;WUngYWtU2
zTv(`4K8zHG#C9C~BZ%{Z;S2cr%9qQ9Wlxa9c<($Q)XC+7wzv3AJ}<D${`^orYn>PA
zgMs?yeh10CMQtBj(1mc`o#5ka3Wk7Cr+~tS_WI)r(0z;Q1xtW)0iNx_2M+_waUFhs
zzDt06i}ZM5kU+kmP>1Ozndpq;!@zv)Qt&^(AIsn{NT7d{cZ2*!JA6-p=F6`T&kNYh
zW`}_AqUhUTxeq_qcNapP;{QZ^M}#_8fsgIL{B|YOxfbyq5$fCvKCeI6-VDe;OQ^#a
zx(*0+N_v8C7=A1t$07sE8)%o3{{YSFUvFIVx+j3{8wVv{*7VGebAW+-oJW2>zEFDk
z@hy^pd_kek8bg=zv0MzWpcypeC}R<0j=Qy>IdWLd9$3)a9p+^^r8-dc8nCcoj+!bg
zSTcQH-CWY@8>TOrHMMSG-8^c8`B+jU!=W|{eh%6@7`&-&q0a`w&=xnGhnI$SLTW09
ztbhFt@p#qnrnlhDUK&VUI7}|{;k<3F_i#YQw|O}DIV^AUa6saBcsSxqaQ=V~|1?N-
zMxZ=wlLIH!5!W?Sv1!}Fsf*5Ev>3Wp)zx$7*Dsla?qs(O^M=LDg%~6Qhgj8%t=;;F
z{R~*p!1LYSh;@e6j685+9rjVDSf^90(<#>J6zjAr){&dI5$jCt6zgP&b)G+vVx7J5
z1BVakpd`lUGxmJEy4vTr=QEaKp1Xqrp{4Vi>R}BLdEdszj(utp?@IRiOleL*hAY{E
zOjokx|5Ct}Y*M8;f3fq5tNW!4ZH!}CMv7sLaV(oOj%9Zk$Fd!?!nsVOJ3F_z;UoL2
zj(VNVknT(q>CUcfZ}w8U1KS&w?ikyf|3lIp8Pi6(W9}^-kna4<C*4_?lJ4Xh>CTsp
zbSF0@-C24dr8|2yMXS8e1wbR+Ie(YZ9lB}^nBRzW$C%%|f?V1$zxfi#e)Ag<?ra0m
zXMQ8XoyS4D&M(|KS%f>Mg8UdhcI@+Tf^{P!+~MNQKC{aCKPTKtrmS+fNaG&{KoLG)
z!k@jGBbLi`pMcelZTYNrY|Cf0^N`PK=ax>Z9TDXG)d+O#X$tWu7dqOfLxLVG_=y0g
zS_L|N6~}_0Sn&*39E*2?PgZ=23V50n&QrL^zzzs}mZ9r+E%3>3vDPW@L3?F}A(?0j
z<EjuAtx^Ge|L3fDxOg25<3M2Bs1P9W-#GW*pB+uWg=+F?;O^}yArEOGjR*>SxJu|P
zj4O+P`8fLXqhM^EpFz*D%9O!}2Xco5J`f1loK3+H6!<XzjtG2~gU=H%;O$-lS4=6m
z;mW9n0t$+}1^itJd~OC`M+83af$vq#+z)~RpWh;~BLW}3^t|oQNY4X;jiUQN-;5vo
zAKyR{Sl=D^`TDJxFG(E{_<Rq1OwaswCGfci@f{KPJPSUrKiJ+3$UjTq^D^jXOKj#L
zP~Q^V(>o;aSqwg}f4y<d>jnir90y)~cO~%QnD_GAmB8nAUw+J&0aiT2+PC64y0X#;
zcFYl;(nQQNZ15n&Fmz-O!0un`l=q}$JD*N@PXk7Q&PI{<Tp;5D2bK3+?8AB2TI1n>
z97U-+uF8A9?ThDK?N$$0dCz@5obsN>d^l$VXQc%2Q*8Q@!K6H#1$??lKs-i!`bGkr
zD=prgmF341$>vkR<1Yt(n1^%f1BVI@GqDeZyvOKtea=KZbLti?+?n}~C>QOil687t
zz@bNtI1nNp>6T9EPN#I|b0OWC#TO)}&hGS&wlB5>G`DOc*m<LKH^9aW$<8lz*?2$i
z259<VPah-REAy^xb!OoO)t(jk89lGs-;X@)+Yu1*6z&>0Xa2ldl{`QRTE#)+U4oYr
zdwjBl$4s$K=_7vkXr)hOxJNVmX>$OlSFY7X#X7f%ScjNc<^0Ib>ssBv3u+ImoEMB$
z4kJa#^RDb3*o6i?g8y3f3uN@rAz**a&Z}bDp@V^}bKP}raaotlh4O&WPP5~_uA2#7
zi5ID|o(0vpXNJ1xtO+%aXk69DI<t9g?o|n^{~BwZgN?|Xp4K@ddWFu}j7<fdUJ<}3
zU<@z<7zYfuIyJf2Mi86Wo%3if=bXpE{TMl~O&n@%8+UEuDtB#sP2QNMW^61srs;C0
zd24IDq8Zz<<+a*(S))djZM70@F{=`1TV(4%Y$Vtg9ra}&7P0zf#D-h#5~dXX4I#RL
zyDK*GqHUqFCq`{?pUABpWm|nV+ILltncaM~mDhZ9#Y3$wHc4}zd4MT5<c=w8vzl}9
zn}FXp@Y~XA)x@w}Tn@N$p84vg{Pad@r|?4*w^{EMRE(DHAyIUmcH>g6&33TeAJVkV
zv~PEeSGlXjZs}<|9F2sBK40|^b}EbZ>oV!cUL|2CV)q*=8>-D;_U5s-bb0c)n@=8b
z@`%Od+@B0vswG`#V2*2l<DRc{Ej_>F7yRqmlTPWJE+09tiCVery{gihDTD6pwfWHd
z;tSm=*x{`AG5_KYXH1VArg4L_Gs7!K|9qmo&3>+*W5wXT?%J+yqy$D)wtG$2(mzD<
zx-W;nuyFSckqh$s<-{)tFDrm41wLI_?N4eY^~txPojiZZ!Wj)y#x%`Y+_11|-mEc8
z=FM2#G=CnJOEU+1%I3%1OPq_iW9%C{bD!z+Vs|XIRdcu6U9qW}YZr%;)yZ&ql3S|{
zEl-pmd~i)U_EvLbZ?$6w=H=$*=E1+6>%QPV6AmZBrMZc4G=aAJ&hkOY($b<bB%IRC
z?cJlOsI;_Hc1x?m2*4P!oX7QEx}OcK_Uc}0SD}}^U^Ys7V(0B_*~dl>_9h2X*&=uw
zo-(WQ_DDNUc0_v$9Nr#j#|z~VP%`#NJ3;nHTLrT2k#;4VMgn6}Z<DldV&5*HOuJq7
zI%{!cW3gEv{I6_w*5b%+XCT<!Ww)~yN47g7;RxC8ti_T2&PW&~`<=Bo2Uh|i;Y_pP
z*&0W7JR{{?v*XzsN47j8<^P#2&(=7y=NT!#HG7_|aSqaaoMPGZY;CG=PJ`L1?JAS;
z|HFt_<?VyE&M7QKCQul6Zb|L@cC{m0zoDYekJDSft#@SaH?)ZJVrtK{Yn&pO>)6PT
zP6jRe8mAn#Pc|CT`2e5L&K9%{Z&};$dx?+Dhw-%ye{7cZG`^;tpW)>9_(?PgTmXF8
zBNX7|H6H$spM*WJSF6-C05(LL7pw|j61vpAOq>nQb*|jq7HsT&e&ruPZ-aP%bEevr
z*n*7%4<{%(tkxLe57^r5G~j(C+8@DlY?w7s0MiBoQceQRq;%HQ2jUSu*%v*{7mcPs
zGTHGAsjbB(qs2J=*m7hqw~wVblE0S@t2ihG9mb`?VK~Ff&&2Cwkp$^k!!?bmc)E=<
zw9|dGW0b~fdts!~PVoqUh?o4v`e<k1{ADY2y161p*LI1;5oXj%7lZ1|_Ts|qHY;?7
zNw-aMVM649MSi7oxj)d(=YVI275bt{$0g}EnT$tlUZ!+zV-`p^9Xx26(^4&itDF7o
zWPUIsv%>9dbH`n#>@HpkoCR~d7zwr`j~`R6!0KjJ@Fh^+vLdHl6`FVz#vRUs9GC>s
zoTCxz1rA0G1dcHb1Vo!%^1NtSKSw-!&x^mG*Y|=UI&04I2!L$dmoj$Yf%jS#X}@m=
zzE=+|+{=<^g2>dVlP8Zj-Eyvrbgx92?Ilj((z-ds`yWQMa8cc2V#7F$SFusUJcQzN
z>&~;BZ$(OR54Apw&uzlSdp9Wtid7gejl{BOfI?$Qm{bl#G2jw&V3K%I!sg}<`2+)#
zg?14hlqG(vN$g-Vu5?hsjSa)veyG422kr;}p9F<)o!dKBoJf|9Dx2KxuM>C^_h`r}
zk}TUkq3pE@NsTM^tR}l;SxqKBsnuk1Csvbj?8+BQ`PdwXD(3_!tbM@{X$>}C1nuPj
z{t^8|_-6y1uPVGu;Y|u}QTPLe_Znz@OCh9Kl)Q7DSbRRdt&(++MAD7{E0THit>BoD
zg7;JWaK(>R`~<}(C_YK?sfy1~e1YP)SxSBvDSnCKYZYIwIG*rw{qHFLL&bljIG(x^
z|D@u-Q5;WV$^Q+-|3`7$X2{Q~Gv2|2T5!};@G8YIvjsm&anw`rQx(T8L-6T}FI2cx
z>9|YK2c~m{!WN}pt@!l{A!QZ5`xWAyLVRa_7n1<#X$K;HNWX9Lw+@%0Bf{B=!#%rr
ztwb~f22Oj*3%J*%gU5sW_yKZ3it4i2Ep(ee?KbOgivLR?hO4+D{WfHf<VQ(m8U*Rj
z>##<=Ob@(iWw;`J>QiX7`o(kyq|PXYu~V28It29@lg3kL)tP+Jxxo9RV$&xB1AJFu
z;GCO|PMrmW+&O&z`E@EbeKHQGEFapLA@Lkg|43pVF?<0(Up;dF0bHJej70FxaeK(%
z`w)1P41q8oxGz6WiS#BwKHflm^O2W5$`|jQ2I^ZdUMG|n??Fss|8<M_!f=`w>4TW&
ze&vLsdf>RJ%VfnZMgrchf=UcUxDBR+(s9Ek;=+K{Y7z6tEj24V42rK^ivED{(ld)I
z%N1!U=2yEeS}{-j`IVuc?cwd@_abN%TWaV!5>;jW*#CJ-B+eH-U-`<>&KCP97(M{O
zmtXk>z`gwN=#c<C=!&!)kH3y6F_hl`KCeHh1i--jY5@J^!|k{uN(|ju)>`~nU%YWh
zV0i=W(w*~#*CU@du6f-Pfcxs(y$(3jlP?!P2J&$p`T3fFd-)~Egg`z#UNiVEGIYt0
z`7*$2b?{Dnk?u^3Vc4GdBJJ@i7JSoItMEb6>5CLrs-GsS)duvB4)^`8#lUHC9|r`3
zYkZMDW-!4y9iH{!9QH5ya1QUceK>9_>6wcBcx&=*HO#*o@Pj;l&UN622Jm4d;_CH9
zoHnD5nexR&4GR}dS==~(Zr!5A^QXXKV0Oa{$TvrwI(gjWsYe<(W%T6JrtEYLb;{1(
z!9+QEUu!Y=wsM<4V_?eWl{>Q?<r%=rmTr5u$=i{sP2NOrVd~VnhPvrZQ|HWGGH0ht
z#(QU{dQ{C(2Ska1z0#?~(5b}Gsl?D}q8cz!h1nh)M;j%Ef7qSosToQPKRQ5bn0sl`
zvkS}ADR@1#r$iq2=`QG|Zj87l@<%&Ei2?5)_VG!)mDsa06&Laz_A4&rJ(;1nK>p(c
z_Ne)uKha-^Khb<o8R5sGoRDuUP=9VLP=!}i6`<yDP_O=E_Ngl58&!o598p!s&wTap
zt194O{I0DQsDInEzHxNpB^N|0mafn5Q+Y#v_xIL^uJ6(~G<rk9L)VnVZn&msZShs5
zYn-*=b&0DB))%%GG+Hfj93jldu^Gw>1&vf)C}^^vxKL12(o)cxXtdfAjpNqj;rNZl
zCpHxIhhxV-<!vZho7|YU#%*&NbJpZq(Xz+e;$>T|%`JP8Y6dM3=C|dPZLyBE1`*$2
zU29WmLFh5idl|kAdKC0S%XVb(N06_Z$#2E44b{HbmS21MsAP-V>b8ZaLGc3h$dgj!
zWtPG#RmRm=ia_bC0xQynQg~PE_QZ$<LPH6>k_pX!b*t6F)yLxM%`NtraM_zIfpw@=
z#d=6;w8OPpqEwE!x>u?cjaRlz$x}36-LtN2>U}w`ytyS8>Ltk*$KMCuwY{=P`aCPt
z#%p`!88>1YKIB6gwf1PdwpSj~q}EorHNW<fQKhZnX^*vran0~XyEV5hdC<5u$!*s5
zf2_-EbF18IOKZ!wP25njHhDwX3SEzJf>K&6We+Q}l&O)@tL){ho@XBo&g^;N--D52
z)Ly0?-QxtPy5wH%T6wKWD6b@+xyPzpkFst^OiQ-r;dokWV%jD6J=~f=trD%pP}V7i
z+D;+33sJMiO=T%%7iWQE;UD*aBT^qLP+-AAEk8tdqw4Y@IPY?es>^-0U)9Ainl7bP
zWtF{3pzUJ!>weU2r{3>|!;2!zp4xES&E{|Bikc|(T;e_4Xz$ssy|R1cDQooj$T;Va
zzqgkBy!?sC{JBeyn;3c05PP;qJUC4p{t=ST?TO?)(nL3O<~OQJtLDTT+`BKV9T88s
zPg$p4<Hp)7!+igR`G-1vKickw4$BAML%oX*o*(~;I}>^|<>OB@<vVj&%{c>p7#}-g
zc24}k3&SfTEBj%MN%weMzF+ou+{H%=9{I*-{2%x-Ol`|Zg_hDpA{j1%K1+GH{9x#$
zgikL=IJC69)QuL0qfl<Ch}9(WYAPyXMFRfG<Du{1=!OnS79q*q7j{DfRe?EHduU$l
zNH^3qnUt8B-Q4mjWOYbcSvb)>Y<KZAT-x+OyT3JD_U1wBa(&YaM#E)e=CdfRNkr4~
zObr*eo{oc!hRZ9+B~!!YNl>Q87K~m5vAof6c^H%nW7Dz6`MHyumO(SaXt>M<`TCp%
z<K|&McTsR*$_H{5d|?SvjuibCru=<M7i5&Ef`De1rd2^kizWz?+D97Ik`qN`<!d0E
zE}Ai8L@{Ox@IQ!R%ox#&A^wi&#f%ZP7~oD!)MCbnRt)hTq7^gd;7afkA7qqbPLd0d
zaFWr9IZ0GvNcf3Si8)C$VnA?DG8!=_9i(}<-xh_Kv0j-%N98P;+}Jb|H6AD0D`=F^
zMLBbnHa<nWI;G}vvY~leE+>nU3zOXzubVMr>Kx0SP=K`?dy1fqK)aNi3ZOCfL}{fb
z_%*ooBZ`;#l~(Fq`_7JPt;kvq7C{f7_6nC+A);`nLwn^doZ|$GM(t>?gpBqIc)3HM
zsD2C*R;_pnfN>%aW?G*jdMAU70*Xm#6i~b<LPSp%AZ5r<bTJne4H}c$UDJA@FRjM&
z(ujAihl0b+h{uWLo*~LC0L<3VQz<Fm!DXrV;N_d4_`o$~#8ZUjmHHH%d*Mx-eBjf@
z!16ww^O_^vJ*4zB==#BaMPhKY-}c44jbct?43EydbPUcdw}LS|x_#3zI1e^2R{W%P
z_xW4pcqQKLCyrL)CO>h!5^whty%xLGPdpptdDDyr)Sg;n=IAU#+pYsAPOz&i$vmP5
z*lW@e&?-VhyH)sAGoD9xs38u;=`q3z5UkuZFfYZhL(u`{`s^`YUj%eKqV<G9S`kG6
zg#}qH*#oc$hJj<ELR_v(yP`NCuuv!ptIVR*8eYI)S?Y1o*)k&7)8f)Yj<~M7riJyN
zh9A1l99^S-1;8FekiHu&8MvrVV3y1T$5JzeOhw%_8`=71pfUXixacdm6v-S>7)uB|
zqLPNJwdF*VcCS#nR2K!oRau;&9+?%MAQuG)mI!@_%Q$Ol&E=dB)ANYl6{_^|Z9>Hn
zeJWJx+j>${0rElA)>$()MG?bY8MZgFl3ws;8v9s6dm1#ke(jjNeWx9h@U&y{v$SJS
zCpVTTI38cj;Xa~)6U|b4@%Du6nBog-7r_#}1NcWY58<B`eoNtRA@L&pzg1NLJx$yO
zi7EwDf)l(*@h*z@Q~YqnF|C9jHwEE8MRCkd!KW#XP7{2I;^!-Vsp6PQ62D&Y4T|5Q
zI0k{l-=p}C6@Ogut%^Ud_=}3aruZ9*zpwa526ymeWceM)LYTi(uJ}QU_g8#?;;5(a
zk5qh;;%6v6Q*o`QqxEzySNb&uTHjSol{-{Z<@-ucYp7g@uGp!DN``w4QE>@ulACb{
zh^QJ&E;}FUbZ!sVy~nZLiaa-75ONcRZvTjTNI2vUiiQx};~e)}PJ(9-JNd$rn{*Qe
zzzbqHJmTaEF)s(mPn|ds1e7;5>@dtkgXG()f$}vSb|{IbVIrkQvxq<RR)w1sZc+G>
zfi`A2`6!|iI8@;Th0_(bD7;bO-3m27`*#L+&=SnYsZdy>aJ0g+6yBxq5rr65k`B{_
z(8W(+R|v>)o)v~<Q4E3e3{tmL0N)<F`ABMNLW&E0`8m%bztoK`brrMcI<KuE)CbAN
zc$g1X<J`v=odX=aSz#b3e!jJ6({r=9vNR}i{)uD{w8J+}^TRk{NMM?0jATqv2>}h6
z0*nhw2B5}!=Tm|E%2!YYyuE%3Xvh>ChGc^^FFy#>H;Me))dUG>$P~^*yKq7W10PVn
z@|Ca;@qo<=SAc?Bl^06bx9oSe2j+%^7>>M#pRXQxC4S`d>P^0YhD^yS&?ey*3=f0g
zFCT8Np$CIZz@N(G>$VO!=1Nu|%~!tidC2}g&{#fC9L@6Wz|VKx3XVOteK33gf-k>{
zGl4Tb^DD)V0XXj;8ToNsVD1M)a1-7NYSMV^T&CR2uLkG-@_iln*&6Q$f%;awib&im
zq<p*3XsP%oc)WV#YKFXSK%=Dx*4|U)!wZB2^3A}RuU&euEw<suc458@)My#9M}9d5
z4jg*qKzQZom|u>*zhvoBe%L!TT8vlqPm@LqZcE-U7LAtW>@Wu0hd4~WDu}^3g>ZXM
z1;$_PVc_R*yT!u+iGSC_5zj}|k9>F$&L8*ToDRSA;T-mV^5Gob@Az=sE@;zc0`iXl
z_ilxrM$5roJTHd$!vgrxBto~$LHz#JXc=_+)R}_^?T4Lp54cLp%)0velzz+1ovO5$
z3h#~Y^`k})-v2r+UcYoIwR9@Ad@ht)8u^TOrsLKaj^hStZjl|<)%)aD(&OgMn6sq5
zVIQdlTBDDdQnz5iqA4fNo!(Gi-%ww9=KO`{PH%UNTGouYi<%ZqoiTszf~GkQ3kP7;
zy_u%h*Y3>pn!=X3b&DIpX^gZVKDu4`i+6KSt(LEcI<;Cdv|5&%Z?65jmu{*P_QE&E
zl6e_B>BiidbLPVkPZllgTD+#(wUMpjonunuS)Yar)JNc*10POy&s@BJ*gZ3KS#lrq
z>$2oNouSKO<#~!L|0Rkmf{Jd+i=vy7CuI=A{kGfY7Iw?q*&uA12cznFGaC2`VPQkx
z+k1rjT0eYi(;6$c@x;bU&$FTj7o2cSLC(R~<gLxWD!JCaI%j<hY5_4Q2SjkJg}^-q
zMT!uPo1xedgCdI4n$s9YjMW;0LQ1SPuP+o(UjANdUQ2vk^m?l`+8An$SUpAEqMsbY
ztzpFn3La?<DIRKdEW=~?L#_6-FmgBvIUG%1T*Xxmlh$svQh5r8=EOV=9?Ua}JWoWP
ztGrU}G|xz?oF=DeMmf#(O*!GoW7?(2^U;hv4TnkVl{1~Espqcqe7rT<lxjUG=U(So
z7eSt*_iZ`r#vsqk_T2k&qCK1TaeLOGJ!kLZ_MDFPoW1Am8Q$qw!kC|q_MClL#+Wzl
zX~v8<mN<|6V?LA`^YChuF-s!I^AhCwvy43bGtJ90l*-dwk>xbkV4h~Qn;7Q#XlwM`
zXhxp?dH#v=oDo8vne%<`^Bj#lGuw0T^IU~Ie^yfqbv*yQsbl%N+LERRcG<==9&NR8
z6}vSKMW^^S>(w(hM%P=F1#JauqHW3A*fZ8kSGGo@o1Z(hu}_a`l*K<%qUcS*+q}D^
ztG$`Nve%oA#t4pkjXe!_N~nX`t<hNRwkh;PbamneC?q!4u+D8!-gny)a#v1Ft884*
zVh@dhZkzjY8}8e3ruWV^w^eup*AE;17OM^YF8t9p$Iq!HkEZVXk{=YnLV6{5a?-J`
zSDMx^BxYLcneSegxCY*k@C>oqa-am51Mf&V8}rveB@V5byUluK&8EV%+Spl+g?~Jr
zpYj$nEKwV~mtXt4Q5$Q8IO3uxw1<8)%f3xLB>nI;tF*uCgcFe*I!H2VW7S`SW2D8A
z3%)<iQy4pLVomgjAH?6WTzkX>H@tGepiLL$Hs4cHUHX;B7S<FGI^)AN9(Kf!KAYI7
zEg!Ba{>5M4WsS~wIsVNH-S4hE;k9@?Ug7@QKJ{;Ic*70FUuCsDrg-rgFS`p@P4cL0
zjFR&!=eY~ZW*2|8_SER2`NhA8-rLL!<MRh3W^Jj74*ziYM^z8^>>B^`$`Q$&_-|K+
zS438bPTRL-y>i6?)M-n-Y#ODuuS1TIQfm9HogXeKO+u@!oL-tDu05U_Z55?mT)Rg&
z=7xuM88SFGacVeT7S8EX_h~(?tV>KuoZ1KF|L)3eP_6s5UFC*r!#RmALrg@}T{y^~
zxry8&aA0efoJ99kiR%)lmW88-m3FTvDhlWNweC*V4}txvb(iX!Pxv7a<vqd+M(u9G
z&fd8BqHX`yj#Q>r7`aMF#k=3xHC+7vHGZDv-S6#EuIWFGpXXfa4~Fy@NEzOx{%DJP
zDdwQ=rT%17e@zm5?xkL~ODJn#;=iTT@BVC;bTdS|Ut0g}6}zO|q_)RW0T0@OuiC}P
z(5}UAmZ;!uw?*fUgrA5G-gaA*?nroAl<>COqIE~YE24$B-9ESy2nqiyYIxi2Ue$)+
z<QqM_*X&{l70BZB%Bjb7Ur$}ey&$I^&G&lhGU5I?i|Xbsz+RK~Uu;pJLjy$q?kUmz
z#TG3((4t%<{=|B6Q77QsX}0UG{1ofSm7uD)!C>LrUGW0WxdM(sn(gHYDo&>%u1cbD
zk`W?Cu?NfF83Ww#Amt>SnUv0&X&EU=7u`57y3rSn{H$|~5cwS31n-85&1ivEq(;a9
zR^)9_ZUW%NGbGMTkL)STMD}2I*H8^iQoU<3cvn&xdg{s)D<It$O*%Hmnp0AdMu>^%
zGknowebEasB+HE+73PKeW21ZZW3+R=Pywv)EpmAPD}pMSW8@xO2vSwRU_15|is&Du
zt~5Z4o}tz^M2Q*Na>pn!LtCy^i5c2*(~<i|(}){!db3=N$G42%thaFbz7TP=q3ng?
z0$8@R507|r7h)?;ZzLy=HuUPq`6hnv3K2)AR)_$WBkjkdv(6CL;gltiqw~5Uz7CWn
zkfS?XhyWJV&CJoo=4-eRfaRhD=IFj+^dw&aiV~P(XqXTItWYh9Jch0?#4B)$5}0G?
zB}04(C`w?C;UPi<u)?(@@)$<bohcyLe=OiaGomm&tc&q8$H&b$dK~EULd21y2ZIa1
zvip<BBUCe(H#Icul|sbPe#8(T!RfO?#L?*@L;%a_Ln4n3H2aVoK(q(V(Rt7i9|Zaf
z;l$A`5+Z=;4w|Do(-3C@T}n<KIkYiH04#T_5OL%nM-On2hYli<$Ix^$@-e(ZtiK#X
z_ZZ?mKv{n|a={pR0$5?x-yFjxIe-<GrsFaEJHz=qoPH#nIAUruIRNLCnN4VW&M0$?
zyrk5ZfMZ;c8RG(T+#fg`&%xb7^h3`9a<S<qUVNi4^7y>eRQgRurG+E9O1h~(PTA>Z
zcC3^OvEMK~NaXBz))3KSoEPSZu40j-$7)G*YVliUh|6#)qmoB-m~f)UFg*}>gt8}z
zqVqYNM425>yCji4hIwI*=rEZm=rK$W5^+RVao|ahVP4>jvjgLnMD!b`2Z@{=X56yh
zFg-}b5gkTO_8aGgIijnC$R3lX;}N%VA>NHs`j2BfvlAm-n2bmCpdm|FE|*4)EC+p?
zaNvlZWJ?2BksTiMj$l`Yw;;L(eU8pxR)LPL5{l3LTYCzb3BN)nwKMmTyRx{akeRnv
z3YqQs9g{|aJekA#Wppm#c7-=7`~&3Uq`!?P8sU2e=MuE2Q$lzy>W*C%uTUJVDDmiG
zi65!>7{xKxB>q1XpRM>j#hVphrTA5fU!(ZVir=dE4;6>tUap5RC;4OO3jS-wRh`tv
zJdk)yDvAF<@sADeU=f}1PJ!a6m*AC(L&rz(BNabU@o@&XZd0|%?^(vd*Ig#w8X#Ya
zXh??|GWYK4wI1;d5!Hzd=uKvfQI98=y>>wKCT~)`$y-!!a<z^Zlq5rMa;DKcwB|tl
zCyv@IRUETa@JkhMQMg{|=vV41T4*<c_bGj|!mUcj9G84vR2(-b;oqV3j|@%~dD7{_
zlKgOQZQwyluU343;<%>?|M5ycP4Tl8PE&fLLfrU-|2)MnR{RQuYn6_1D|{Fi0&#Pb
z^4zcRaiu?{`16Xtq;R{^-#0kcgCrj(X6Q~*A#ShC->Fo*zv7sWLO(|7rzn1g!YN9x
zSBUv2{EHP|srcmzuT=Vtir=PilhU={oJW+tMd{Bf{yT*)EB#%?F%NlNH)QCp_M6*9
z=@m-vqj-(Np-LaC_#}mADP8-`ovri*N?)e<Dut_+zESa86yC0M?Kk&9r9Z0lUnu^9
z!apeeEyX`D5Y>`?4{5)Jij>|}=~ap!rf`tbM=L%-;ps}(ehbZ1`W&S%RlHf@rAlvA
z{3eCBDqZ_6^kb!OR{B=Of2Ht6rN628dkQ}?^e`&OaUIS#^l*vd2PxiH;Q*y;y~0|r
zu+}TA^$Kgf!dkDe)+@YR)1zJ-FX0x2>y^Gu@#htPN%8H9Yrlk1ewH_aeqlZl`~)VI
zK1}iB6+cb!vlUKL`fSA)D2{SUzRgNst#F;f4H|!=!rPR-NpbCm$fHW%YUn6tW*Cx*
zrZ6rGxhafFj{9DJ`wU<H-f4H7@Y)(e=x_HV5A(rlocs8q^MUvA#e1jJsrB<+je8r$
zLRJXqGsls}ZqDL@wijs3j~$MXxG3<}=NNj>!(q`^LC4rm1@D}Cy1w!iT?Ra!;!2;e
zety0+K)0o%Q)hwtmeheSrKFhR%F<Wwf@{i~g^xu}@$T%uZdbf_bwq!=E5>6=Zx?e}
z0`6Hs{q3$8r&c9?Y&Wmo<O}F;cYP5w+>^7y!=U)urQ2cXk3+J!vh=qrCxd58JAAwj
z-c7yG6XVgwoRsqILVvsJ>)^q?HY<DpiZ8#a2Y|DFtZylP48Vi>+f`f}t&rG^Lr{Oa
z>Q9JH;>Y~Tl$H6_;M~_PReuA1w#NHGpuW9MMkJmkl3!FAncoRG_tm4<4B%cpa(#S!
zJN5IO3*0Lo-i;+NKc@HdK@UBA7HF&o^JSp^_ECeOjGYPtj~qI1$k0JUhU~;6;lM#d
zhnbxgJF>6hVK3loq*H&pZf?UOYrv;-U&Wc|A05V@Sby8Q-E&ys_8(itPDfBYzSy9G
ze^1Z(?Bno!$io4NKjPtt=TiQ&KD-F$fAry;K5zPPP7~e^Bp^Me13xQLIQ6~DeK;O5
zcIs9Jen>}byiS<Fivh>yqX~*nA`y4e<-qs9zW2}}d#>+oJRa7~n>T-P9XFY&uAaUS
zs$Y%PfTp^IQ<u(cnA+G-SKqMkXsf#3^H^9nefq+Nr3YLQyxy+}UcXC4@S%7=+Eb}r
zdWXhgBgY&VMR0alry_W}O14wlQ+=(fJbYYbhjokT2Q=j(6r<sY0R#B2io;X(MPA5`
z8qE7T&vX&L(71@@tm>G0viL#Ga1=O2nrx4fv)Q}?RP}@9#pLrBEpC{5N)v7j3(vRM
zFCf;>X_`KDDcrH*o?#8eZ4Qp1@UqaU2)@r0!R2ml+#CMHZErTHYIL5&jc%A(w`9)Z
zMNlyh-S@#aUkm@*D34<T)GwK_I7MD4+)ACgXfZb!OGQqSNYN9Xx~O6Ck_D-l9kx(Y
z`1wsUX2_!F66{jeG%rPe+EqPwQ;19R7A>xaQgbT)MLTfGU)bl*Xl$5qZi?g3^B2Ku
zP&!5T^Rb~xx>}Fo$;(}%<b!ShD}qZW?CFyv{T7k-Z>YWt-TL`Urb90QX6>lP(Rkst
zPmVm<t_FCyXn>aoG{7Iv&;TbkYJS7anTwzm5!<;2_%D4L;NqVU8sOKvMdcmP0LP>B
z&$hc+HNbE1>3>&1|GUfDva5Qmao0Lm7q2gBDQzv<;@*~g#BD9AiQz0?&XPFGm9wrm
zi_2Lh&SE$#-cr+AEW8n+_iZU^?E=kk`z`CE{MIflCDsvEpH_EE&8^7AbAjhM{G)5U
zTl3TO+ag<YsT+73^13xQO{Z(TTTz}=I?t^i=&jD?&8@DKAcRybYsln67j?JB)2Y1N
z>3&c&5cTRFf2wr68m{iqB_H3_z4R<4-2KJm`f}Y}U*F5$OE0xT?Y--G<&#!v@A_J6
zFTGwrxw!`QXV2`c{$6YO+$>7{S<k({epk6Z$HTwp`jvA1zW=uC_m%6{{M)WyBiA4H
zZ@d1m%{3d`ImtN_|2_R*AF4kQ*Ke8g%)jaStLh)y;Lc6X{WsOWA=H5S&uy9eZ>oR8
zss_}5UUJ^Qss1xVGg1F}E%W|O^`E(FCh9*wIse~O|5>3~sQ>(y`BHy837T8le+qt*
zrvRUxfpmNJbegql)?;`^Hp6<X1e*9I+wkQ5@O|qzYX~eGD%OPBdWdDii>)D8HjKi1
zf;(n5o~n4BOD%H8G;VR_S>=_&JhM~u)H9RMGT*a4Rcd{fkD2XzC)nw;98YpQ&r#M;
ztQPhb-~4XmiOsNqL#b{n*JpdV$;Y2R-az;SMy|JYm9oPXvb=|M^<6W6OYW`ZS{Ho|
zOG~!X!v5#GJfHpf@V&q*1KWai@!F=n=R5LGwUNi?z29iQQVy10-@a0BS<FAO#ogcx
z;+vj0Hf{}}7em{u*B0LzL2DInt`Ux6;V6c~-s09W*bA1S4NJjU%KrY~xlISBZ7*7E
z2eu|$mbU-qEk#;_-wWFAtS=sbQp1CBNZVhVY2TsN7k`%hsa<1z;W_Pv^@S5&5?TJ>
zKTjTU)*s~W>ow7{R;R2lu9!7w)4k32_NT!?^tjWGnD(X1U~7=Vhkx{W!&jYSY$+Da
zmkQTkNb8JSJ?o4Y>@N)w>x|zoefZvHm|Q5EvCmlgrQ+Y8x`T9MpD`c-`;27q?^m7U
z6w~0t>Hgsw$u&Oz!XGV3prMZ({*ibc_M2!7{S7*OmWU({w26j%1{xEMpWp*DWuoyl
znrL*P<6$w;h`P=f4z8}Q?o-;ECK_=!d~BDoC*>v<bnU&0pkhCQA*&Lr5(^H6`NXX&
zySXpehtS9(o;YGG$$e;5aX8S*u?ZMiz^Z~q7V*T8&573&3yus&2bT7(fNNtKS#-zr
zu(4?E955q`z4^$FLvtV%c4uUPZ&~|mnMM}z<utNbZHz3oAt%qs;_Jqu;&G5XBa182
zqzogAZx|zseqdE2ixy*K!Ni`C#TsK|LDDlRBa5}h$bv*zUg(#+eU&k?0M#y3Ba3y$
z$l_>_28xlz)yDdPgcV|Baka62AYrW-SzK+5EJ*l{7+G9xj4VjFUyLlSHbxdCJY$S3
z)*B-WQnrhc#WktRxOHM=aZTzn;l(K<i&kS~fd+`4?ipFM8Y2tR7NL69Cv`>~Umh^B
zn1WfgJ0lAb<wD>?nGgj#CDsU>43lk<<f$=W)Sv+aYpgI<Zx=V5clfC_RwOriYL1<U
zZD@-^UF~jmxm)2L<Qzt6S2u`4Bvql~gzT6Tck=BLMljHR!a!;i7+VUg?Zn|oc0~)A
za02<yE{!ZQ#;|0HoID4_?L<QHmx84#lW~T*0#hTJ;&d;%o-_?yHAD170W6lg=A)Hf
zB%sEh?u&olA0LqjY8Y$w?wSmX1j_J`KQ&3r<#iWn;1bqhV6C+xXIvFJllwm7+=?x?
zBBx&!`XX_hTREbJ!ecz1j=?#L>ks{f;;zZCX@J~EYL(&a7s@_D%y7>-R*4x7n9;1l
zNe{TGz{~zBT@;*)o~=2eC)_p7U}u-u)0v1zD10mVSs*V98Ar$C#);(!H;-_iXt?P|
z(GhMQU5^_lmMh#mx*j)9ELXUB40+r*u|mSlW60yii4_uV9>X3tPAn?hn`7AH#)%ac
zZXP2ZH%_dGaPt`PxN%}dgqz2x$Bh#!D%?CqJ#L&>(bsuN9%Bo%@;C|hF~<V@PkZA7
z=a#iDJ$`U*S-0aSN4p3aUCyp3!Vkm49Bm9ZF9V!g_H7b_qf?a53g?z1X?S#egB0hM
zBWZYaeQ9uRxsrxQ*Ovz8mMdv^4EfUF+zLq=9z(t~IEPnvmW{`-FAdJEu%zKJ>`Q}l
zD=cYvjQG;v+=@sV9wWXqIJY8_hR3Kc4bH8oq~S5@OM`PODrtC(bxpS$&aD{ck~zk%
z@WosK+T-cA$GH`IPdIVJ1W)yfPIg4eG(SBZ6F)s`NK6CU?b^}O_neNLpzQKgmh66e
z5+is-m+Qzt>FsBQj3av5kfqCo+rbgttYmOI!p$T4*pQ{Oh1<mu9js(<yTZ*Qde@Mp
zn}s`sBf3_};0_5lkLXuJmJSx~FplU{C4)OG+&rR34OzNYxFa~CJCzJ>&Pa1aUmCJ>
zs&GefL`Nza+)?4?5q)XM>{QN3b414}nSFN<$vo!J`!=T>POO}}(w&cUD?W&9JjPE;
z$Kc$G)82;3a1xmEu^Tm4-cy-t;I3aK6fyB&?kHV5`_g}QjW}dCaoj>h`F^{?n-u;*
zjS${eQv!4acO9n@2b~++(1;NnQ&R8>#cLEFqWDO~$0&}+x$yso;<FW>r+BmCs}#RV
zaTsyP^=?-DR>gm)_>UCF#FzZHDh?wK!C}N9>G2Q{{7uE7l_U7a2B#4RaT;-u-$A_u
zuT&gLmVzItIJ9sCA7^k216-U#Lz_spC&$=ie20xVs7+!*1ln^<88G6=7^5B!q=5V1
zh(pH9O;9Rkscx~XBEr==UQiMlM`$-GHTth4j(FUdiwQR>j{Xz;Zp9x}_>|IjD2{$%
zdK=duzm1<jXh{jZN^#71!AB|_uk_i9<BeG2FIM_$g&UN9lj7(n;d?~kR;BMyT+8D)
zhVH}_YI&S0#kD-nNR!SPuk_i9Yk8cDmA+b`mdCkCaV?MYh^E`B^c{+8dD!M`7Z*Q)
zS{}DbaV?KK(xh|8D}A=&S|0aerLR_~<#BIPT+8D=qUp9OeTU*&o{(ecp}0aVPpC?9
zEl+5qNf#Qg^x2AQc|sQ}eYHX@Pv|DawLGCmG~HIE?@(OJ6Lt(e99O9230Enu<q3~8
z>B8fcK3j1uPxxY`uU4q#3E!l+mM8p(rrWCY9g1stB95U);tI7qkt)TtJdu$mU1Yq{
zXDhDdiCnDo)e5ydk((6P@<bldbX%3aLvbxn)G_pET%ndHTBW#_Cpyxki;h?NY{j)a
z(TkP7TA`LFdXwT>p6DZ*ZmZJYGI$KP2+qG4PB@NZNrjb4@2fbpAce11aXjG#pQf-;
z>Gvr9pyIz!{CUN<EB@b#<NnWla`F{+G4z}<ice5{q2j2o@UK?7);CA%n{%7ef2@34
z6~3tOWsTpV@B>4qfgtN2FH*cpVShtMGi8R<<06wRO9)h7@dEfd?1X<B5;3i;XaJ%w
z<lL7Z?>jaP6M`XV#PMZhbyAQCcr||BvIb70_u<e7zhJ=gHiHlEB^@&27>{J<2QveX
z=d|R9=M_WZr-8RV)Jp=D*?r~fasu#>iISstJ~hBM3OJs|S%Gck&ky<Af6wAFj^KTK
zT}OlO+;;c^Ml0R!M7yxe!GJeg|8=`#oOi^Cqk?&{-`O6R6B0N{ufq@TeqN|x{VVY!
zAI7Z&@&$}IDp-z5COYHzFfd<zE1tnvxGaOiAb3CU^HrY(d`mlgm|y<#^{zy+1)#Bf
zyD;MD(}MUx_yq&zr9Zzuj{s-=m|rP=48Vg%9DTNej(5jk2pVzp!F?#z&bu(;=!5s~
zju>$qavJ#XPA=ucqND_t?*yFr`t6WL;9fnv@k&1SyPuD3m&A|t#k;Wt^3A}RpRXAo
zjqDThF<*w*5kqQ*qzpK4vO61&p+h{M{T;F4DCv)nk+cm*CC0~qMUBw;TU<9CXXno~
zP;q$Bo!bDHr_?ncuyFC*`SlHRJSFovP4gPO^QL(-=UW4?P-|FyYUw5^yp_&4cgdo<
zSxCXGjN^NM4l@_Rtio?q;Uh4GKZg;MP90FU7@CpOmn^0!hUPYZhIeZ8-~G9n0tWr<
ze>!bAc<0jDEjAn%vBMbfDB&o%To8lvE`zVURABrD4+B3(+kbgDAo1^cIO0oij;Fl|
z!0`mNp7i0I4KMg`KHWI`B!Hi@;9W&oK8$vnfSUlEHX6K!1mK9Xd;0Kl;Hf(ZFAjVp
z5BQY>-|sdVP4k)-?<Yt6gKE6-h^;mU4)YKW#iRU)&rSnVYT%&Y6d5=$gL|-tarzAP
zkhyg;nDL;YDNp=!8|KcKvv5fJTeZS<npg9^F~m4}^w9^z5W_3$fKF?S_FbNLT4U5V
zz+mJvWQ{SGPkm<=1o`;P?sUsffBj7}X24_th6cu4|D#bFFm%u@fBFugzWIM?cba6V
zrHL`gxXyfv?RS$5Ur+2yy9~dB{yLgv)J2}Q@j+=Xa+l6;s>hpj<af3!{`tdcs}AF@
zA8$$ak+}stW?E|`xB9I$lE2Ed)+qG+^=}e?{e@GxUG`$@zwN?z>>gExG=rJC*m~4S
z78R8hrk(dcY@GKO?#$;<hV%Z9J?H&3n=V2J^;pnz+D+CIR$nSbPHWg?KTyMWqOfh*
zvO;WK>Af0S4!;`i=V23BcH`E##=(-hV{M!T{fU?x3cIc1)7XtfCcfRXYoxqiG8V~o
zO1=_l7=1%d{QU0sPqcHN>*-)?NY{F&qR`DpBHR6+if~TpKf=o+vF_t@;ww(X0yTsh
zEW?xg#V2patm>NP&6qO7+U<)@YG-=AHDuXXIbxSJ3C+zKq0!w3p+4qT78QjY_v4lE
za5xdN!>-$GSA`txM*q*1ao{%aVl*vPvY`EjA&Etg{q6U5A51d5dZ&WuW!bZLK4Q&F
zvSmMLM|$(!+zaJY&Uz^A0e4u=yd`rdFUE)7BFo-v7k1;E3r)N(22rJ_J@v3%$_1}q
z;WsU|0L+Ww2KEuVlm+4nzzQsh*iAU$xaJ2&3BD?<$9Z^`2dri>?8)Bgyq*`zM-;DE
z<zC`kX^$vgKE9Z`L6~D)gQwFLuF)~zTLq;sA4L3WIe@#Rv&tMrkYTMz3dFY%&b<`}
zkR-&66Ig!o!O7(50>~K*xkk{=<k^wPgt|zY$ro{oMce@2>z}132dnu8zI|XG30ZmX
z{v55ZIC)b?0~?GEwqD7bItu5<4#)Xxc~d9gd<+&_*$jCBQ8n5nKyk3#loO<3=_mpJ
z{OGF!zjMOmzH?5P?>Q$d%yLc`?_t};1C!8-LrwQ&>*(C9O{K>rD>=UqFyO^o;hQ=k
z-ZGGSX|jloaUv7tI|^S%t8n6cg!N27wz+uwD^dJVg-0m8R`Jn_pNbY_y0aBxfmCoj
z)<uANrwWRHpn~ChO?qpvJbQ38S?;}mxA!k_GN5`QZw^R_Glsp#gYmTgrNq+M4{N1<
zq3}h8+ZCd*MLPapSX^Xddz}=dW4%T?2k`>&-Xpa|XGmjWoYLi1R^a4lFR(Y|cBqly
z>#$U$M$;B*T3kCQ6`|^mjgHO=L8-`46yuaEu578u#o+1F4qs3zax1>SzT6I9KuQqj
zGwfUK@QnkFZG(1Z;MT+$BZz&(@CE$Hry=nxobdkc1@D|v0Y4wt-J%|o56%zp{So+D
zU%Yo3sBbRnYJ02s9uHxlzIiLbcdnm7&o2b@l`sD<z)x<6?+Vbk&Zwb)<BI*x_TYLY
z1D`hmsYt<S&~PgiK5u-IFCY~um;xGJ(z3$Cp!mvHz;(`VXK`iKH_7K8Zgg4UDNua*
z6`lZ8`#OUc^VDD8B51c*7+X>guf1819r*e3EBY(&qwouc4?ys>UvV{Xrf2){;miO$
zC_O1Y4D<?#%{T<5C&gnC?ez!Sn}PXpuKLPXd=~Jt85szH`WD}X_+j|5e8tMk@&@@>
zf3JVNan0+ZUH$bfVLnVxn2R3+`8bb!?LtX%D!&Ao5Xgs5fegMXLzn!RF9W13LyY4q
z6}5O$mLowm5#|W#if{}aGVmzF+94@RVW*U3$@F=jW=~nX!|7=6l(OujO**IS`UOnP
zh>Sn0MdGq%QFS#$ic8>bLu7|35sAqD1`e^Rv&4znUame9QkK1QcQs<jQ3p`U!d~k1
zdDZFj>T|LA@f<$&otaph>y)zWgUyf4vZLI`jpM5`I)yA5LYDOhbg67_>~irjofea{
z>-_3$e3;sEJn2gKxt&Q@@Qq^+$fb;BK&Eu1;7Px9MKGT)tYoHiC8^St*Nk)}snV4P
zM7oj`>54eUf^>zBv64G~)qtvyY>kYE?ms-oSU%|r1Qz>Cx^lxzPr7og@ma9<(iK>&
z;zf1qr(L=tBhlF3n_EH$gewnQDdEZmDcOo^L@UdTWW`MhR;KI3IxvEjy_#6%{J_+Z
zaIs=wH|%_{Qm{g+_YncPN)&RHk+QMiHe@v{<`b)o5~<1nk*Y*fQkBsnRCyB2)1sbG
z<wTLGkhTIJ&a%k12?#%`<?H!zenLOXL#Ipyjezhum8tC2c(z=wt^{Q&zjt!eGL_%w
zre!KG<)&pSr(m!Jq$OC>3{WUj$&#~Rp(t)-D*1ky3I!~|4WGgVpka6y+HS0OtT>S@
z8&x*B+g~T3)Q(4kcqEc6+diS}wFya$%kyL^$t;;l&Q4@1kt~r(ZJ80gB(h?%g(+|7
zdi?(w$o=_5m~xuZv5qh6^{-+1iZ}fablv}BgWH7$r;lq9vK*@PV-?3bnh0ISs_+Ct
zn)ZY$)}6Z*rp(0EcOy*6FuD623sZiror2qVr!WP>!V3Z6LiAQlwgq0K4+ew_am;Ib
zgD>7Y9fuPx$LRulf{V)j2Pr260~djPi`0pyfO`TI#(U>e1AKgndW+8F^TK?b`13=5
zcSxAhgk;`gvX>WOpuTw&x^OxL!-XLDuA9&6o*ZNXeg%HMMel+t;7R=09=j5z3_`rO
z*v<z$1Irr}ri=%zBf^x8;OmGmWd!)%#4i}wPrmvV9uE9pK_=iY;^(Vx(P6+bwxqth
z5~fh7b`*ZWfSag4zhXQTq#f9PyAq~QkkJug$`Ro6`h)GwfOgIjrr_q>Az?}z_=e%f
z^6g5P@(kj={`JN+ugmNB+OPO8z}fH2FBd-s@^K#d`Thpn%a3iuK)#?bg=xI}2pO>N
z$dIFksvt$c?xZOL2i2(2N=KwA{m;&jreI&pPMeh_v!*UcNmz_sOC9!wpx%{lYmyYn
zaHx@hpTpST&=4kQmqVIZ^q5Z0Jf@~{$P($vTtq8P@UMF8P#oYeS?$Al+u|_y0^@mm
zkpO-Uu{#tcAil}N5zlF{*@qY5{O3NL(}A}U3E=0je_c^3GH`hFwjcpGZY$|qIdD9J
zY`jmV;wk^{<Kes*@WBDRmP91og82PuvjRu|3mfK7t)B@44s1!k=i7;V`gRSO>EAVE
z=1z7E3DkRUY*t2$9J;@yDS^^<%2Uqmv|5?*xsa#K=Zl2X)G1GSJ$&un$y2iK5o)(`
zozp2&$q=cm-v1(%?7rAvmMbUWP1Zgs@(f)<+5ZvwP1eRDcsa5A=Hivb?wcu0$$QE#
zOv!sb(^Mtj6Q<lHrYeFC9t7)@Kgq@-`DyEvpBn3w{C1Y4{mqbJr1Cf0y{AX`2<wM$
zZMsVL7nxdc;WdS^KVDO?HhEPM_7};yI=(*9lHZzWv|3^~*0w}(Y;K9*xVa_VnrO1%
zX*=F%wZ$7xZd~2?#Ky#sl68rV1&3MBSTEnbv0z;;Uc3&5L2_QJi#!}0Yg_ELSgRxc
z!3WAQ0^IEF(NpkHYtFO?exuu>hOfnH#i}9W+AQHXn#UFk@g`jq@g}XrSp9@6+!oR6
zL|a29y=CH~h%qT6h%qU(EGQxUp1Y`Ds+@Y&P^z4oKgzfYzsEAlDY@;UoF=U)hgW}p
zIsNqrrOL?~_)|t(U9>&Q+2m_ay=pjBPOnZmb>Y^Wx-l8$l-x9hT+`Q{A+NnNT9u_S
z{T3_@TiTX3&uVFuP};L8yFJ_K_qt0_&POxK>F;+bv#*@tRKNS%X6OAL$tb74rO}?V
zr9Ee7w`V*3J{@Cp`iU9kl-#sErOdu^Mo>;uLenFr_gR{Bd-_YW%YL6N?KwNUJ=^K`
z>6f6Kk7tzg!1Q~h)je0*^W5zAjHbq?sWaMgMijry`7Ujw?YX;tH?5lPch2hI46{??
zGoz(ZPHE3`(Vo~3pti+D>7-Zm+Ue4o9>h$VaT$J(wdR03C!=lsWj1AsAYQI4_pq$C
zw^DNo@ml8p&)$~+R#ja6-{sx6Wqa8d2zl8cAYfPxD9R>^1w=rlN+BVOFUS&;fPg5G
zS_;-`;InOlxKypB)>8Bn#T9Yass*>Nwf$S_UaQqw+gfYu|98%u``&%`JtUx5{5~eR
zGjq<InLB5eGxyD$nTftv`V@yaV_IFQIHf;zxAyuhY;rnQE7ST{_^!?xJ8<_on=`LW
z-5luDv_3eJCBrFm)$I&6Z<^l4lC(1|S{JH}16^sgVaT-F;eMMl&FZ$g(zx_g3AkG~
zg$Eqrs^lHD(e07=c9}$_1wvFz700JI+jD)FhFu^7v{9Rb$W5?z0-iN^c69}DTS2f3
zcQxP%bfu#l(sygGZQYg~yQ`qq(D0A3cC9^m!Dr{G6ERNHwHFGp@6yn$<(UinlYRql
z(*_FWg=ewl?=>&1&L;g$UG1s7j92}QgqsR<>wND;_y23mjq-O>wXfP&wxD!Z@Hx%Y
z$4xUm-Jg!Raoi6t-hNR-wa;sfyyZ_<|M72+Ji2qm;elPS+|Jp&Z>pSmSM96_{(QCh
z@kL|D1=Gy6dSs93`|(L*Zd|b9iWwI*5)%`@2GYMj@+gxo#ppB6%s=xLaPF`69UYMC
z11?`Z_KrYs?P_c(UDf|M6!B=Dsl4Qn=sP6aA?p0*Q4=aki{Wati|97cp}0gKH+qRc
zz|>DIg6W-`8_J|>1X4`T*rHy;hUey;J!i_a&*d9{R4OSID}b^sM8OV3^1c&`j;a}v
zTYUC6IH0-E%<q?*mzzg70;J(afIQiLYFu{cwImV?>>$6Dy^q^-XmHiV09WkiqZAc{
z<6^x1qO*@Q<3>ABhaE$6|D?oV-wrT5mu9nH#A9C$FoH2p0TXvOz{sp3G&_neR|C}K
z(7FJ{v~LC&m6H#MV#Y287@dP@LBi?2*u4P9<{&MKs`uq<0qQjUxNOALPr`E|qviuu
z)JLI=6uv27Om>dId-$S&G5N?kMKNCIdjiJv!a@YYAM-T<V@kpbHZ%B^fHCFRAwuD1
z1zi$=mmZ%D78o;%FnH(jg_4FRglhvpazZvOnIn?tO<Ws5hyp4HAgoV8fhZ>wmnekK
z0tF$;<URhBU|Zdy7N~9OW3!08W9&Nx#xiRt%s?gz;=uOkmU0ZXypOxC6o{B+-Ttl=
z;F(#>-O_3d%^81*J9bfj)bYHJ;!1(N@WX?Ki7mSn;521w%WfG5I|IlcyHX&oYbY|r
zoB^MTX>6!f*r<)*nU3H{G(fG0BKWjuu({!u)rsM=RJiq$#%DLf)x3A}wqiKU&4!7N
zSSV;@#=dBPnB8!)BiOHk&tONzp5h2z1OJEW8iEheeg;qw+4^RFBOK=`;1l^h23~Kh
zBucW4cQ`s6%|xLn+q{ya!_mwq8425S97l(vd0Gicw&yiXKa(BJ3KNoStBa9vGz&@>
z%J#N`H53k9;=^e+BA4kZ!}N79n!?D|@8CDWao#L2S7mrE@_s2%k`3)J+PF<hV&+gn
zl5K9~=x{XiB}T&boWarIXdWs(wmtvm=x{Wvnvi5$w{dhhnwOSZ*!EtgsuixAiz>z#
z8^#i?n8A#5-5oJpkUN~M2kfF$%ni3Ykz)lJck{zSr2Qc%`R0cYQ8YR9GO|(K3eEL?
zFQZ|j!WEipzJbsNY*e|RsqRw=O*SfBp}F>NXEbb7yFzpQ&mpu2HtJu{uc5>|geDtR
zuh85E_A(ka>RzFfG=f&-KOMn0q5x=1p1P8rY}CJ?sUbW_iIHv4+3G|Mk7g_&G}&ka
z3eAlni_j))v;sj>bGVz)u+a__nj6G?LVIANB?y|D1WQ7)(H0b%8ij>oQ#KldLMLez
z6G79Yq*W8VYgA`l125-+Y;;(216|p{J(u&K!^ZLbf_@g91rdX7bXtYx-iv$y4I7<T
zp{W;}XAzogbYDR~39bx6lZ~#c(A<Y_W;ARoENFN%3&pBz>tW6{91Y@3pUw_-ZIuS~
zac>O~lkKHONZi1qd9Pz~IPTs;LJs9Z!j{Sf5)xvB%j842d>9@IfskAlNDDsLC<yB5
zR36lvm5l-*2}<Qaf=t<9pYCVjQn-?kCTuWI(YXwcBP2KHn>o4%C4lx!NZ4SXqEjhQ
zBUUz*1hQn81ai;vy@pAd`&J_5<_!^y_*@D%GNaxb6H4I}5Tg`kutN$neEh^lfG^=;
z8-kE{V|loSa5`-L6;2!u-R%Iw7du?4isn*)&oUA=1R+IddAO30CTtV6NJWE}c*+P#
zHpC$p4U+df$w=4`gcP0S;YEbBU{fie5baVx?zt2o!a+*1(mR_-$p-t3q_(hy8HM9+
z3sXRhQlOEQ+5$3%bf^S)Yp#+8$Q*Layx)O95(>mL)dus9YJv|oSZ5^hj^RMrV49H3
zJNiF-u)#DTnRlcOA8fErFQO8l;Xv77ni(eEZzCl4f0P0h&BM$-<(^AnHYduwUq+-X
z6Hp3x6Ssw1m{IR738jE4;NhRkj$$V0a^_<V-l@cymPCoudvHpeDYg=4dV&(?ft-aA
z9Il!E(HX~PjLLX>TE=9E%zz6+N~&Z~HGEjZd#DQo@L$CJiMW46RKlYUSV<FpR?0+@
z4Ce@pQe(KUz@r3){utArBJebU=LlRYaErk00)I>3^#Y^obNXn&oZe3b{<*;S2)t9^
zUkLn5fqx_L?*s;4oF4e*^!_RErwTTpL_y&OzWXWMC=s|^;A(+~3p`HX69q<R<oIaA
z9KT-Ra|AwL;I-mjs_@#aO378*E=sL;sc>xs&m*8Bj80hh_uz*m$jG3A`R)nV*&uPB
zel|@iRl12YvWiXf4nsG4r<uVFkC~Eb4)B`&ERQ+V=YcWD80HU+6!Psd(wQVRWTs>Q
z&cHqM=7UBmBhvx^9x{Riz({VmxuJQnk}dRN_zaK@(%g^}TP>Ayy-d#bScTs~K_r0U
z;<G-`r5V0PU<fnDL!2=Fc5&|){Nv(2BlzdVeOd5tiTfwPf23ecmT|hIPebYIeFUx$
zc(A}|1{^*~;OXL``WcVr&Tf<7(cCG&I{0I}@P~;zg-0cG`1d9JI)QH%cbniJ75FKE
zUljPa0)rn;$L8nX3U8n?=)Fd|3O5SG1%Hee{tV&IsFCpFCH!Q8(ab4*W47QI3*0X7
zMFL+UF!*75;m5d1@DRiN-a91x0dc_}<Apy%_%rrO_!|=bzQ7+V*VGi=%oDh`z<mWC
zC@}b;{FuUzIZg1h#GNbQ5plsE<;N8MOySR5C*hY%c$dJ}i@Qbe_Y3^6z|RQ$yujdx
z^CSG2e-r#C%Jq0vxF;ko_@n%Igg=k)=c$(PkrF;u;8Vn%F8C&a7Ye*g;8g;HAIgtM
z`0-pL_#4IDD&afC1%I3$;m;%dd446~FH87a0)HUxM+$G{DA+0zxI*9o0*@DXinwTh
z^gcRuoZb0?2S1c=t5xvJ#a$!#%f#I%_{{>}B<?MOmwK=ye{^#PrR(*pa4*W8VJUa-
zK*0|c_c#fkB<>W!OTN8x1TXdAT`1vF58e(5U#swF*70U|JQ#&&Mv*#!Z9sRxXB?r8
zu^~4bk0U+$uI24liXvwBg4Z#d=|TIWK9yiluTDDOC4f<e31$c|j`VytL)Nq<P$j6T
z2a6F6Z8yP828Pn}s*n_XM#PPTs9!dx!gjnji{9x`L2TRpc`iB(>l)fef>{ELGrfxe
zUYbCaaPtG56sRAcgwCawp9{YD!@y0tI{v-+zXp7on+Wh_cmgqe!2tNF-l;s&1&=oG
zKI5ohG;m=&L}&9&bS}00g0p}_n@=#ifN_*d!7a!}WdfC&tai|q?g7n9N$3dY;G+!n
zt8W30@`q14Hk7}&@i@|}m<br4tO@30U>xaHP&rY2N-q}=8NmDl$(i1jz(Y2;jr;7P
zify2<%UQn2IlXG&o#{OQn99&?T>MrRfuH~n<<BR?l)n?;ckodO`4r_N)j>z?-bpta
zu$@1&MK+WkK4;_TPJyho>8O0j_>UejB<al$`#h6qM0JhQy6=e=ea=FQ-ZESZ!>)pT
zM2mj@VWvgjikgvD%v$v80JFhRLapQq0cmI<DTA+zsG;y5+7QC2Ro-U9a0$kbBxMke
zF9+=r2b=}}vksVg!|xn0jcD&WVCn_<5vUB(Bgtz^49Xw;I*o2@0AmEvs~j+To*tDT
z^m4$H$-;A}Z+>vDVLDFI{l9ZGQL+N~JUaE`#|`;1b?RevcI2R<BL@}zuTZRSqfZcH
z(GkV^FI2HUCMZO^{>XVnkvQf0pQ>MJhw@U0WMd8XtsSJ+5Plyg9$VzR8zO?QTs`7_
zk?)3BX`f!?eRW@_7vVcfKaTH)I4)k{KD5WFa3A_jyuy9-ZiqYM?uPhl{M``0aNiB_
z_`dIkh%YDm5F=<jeajH-`-3~g=pp)Tb0?l2UJ-E!4lzpM-&cDMiBjL^y&@vM*rS($
z9m=zeTBOq*!n2I_!PUWbI{KMx8+BJi+kRG5Y{^R}8x54-G@Jt87%@JouNQY=ggV*i
zIM;m<>SUweAa?A!2z9a%&1&#%5v}l06Q>^~d|SlR^yB;2WWA0D=E!XkN|}RxCLY?`
zBHsH74k^@bK5$(c@ki&S5r1@C8u2H`r4eW0hpy{5Bm7i%Vg8R@8u1T|(KP1#OSwAA
zh+uuL;J1qVS4>I}9!-*$mQe`|mk2yUT+9+M9<u{XH&x&>)Y31_t?@ZW5pfqOSGz-&
zgzuIW-TPI1O{th8gL*rxhk7c=KuZSm7>D6;M~@3{FNphlao-geWzOryw_$pc>IPi!
zy0RPpveXU2?R9157PCc%?cEV1{N2XAt}+q)(44i~Q~==^oqRt4+}BM6*uAcDAAYQz
zpM=h}&H%j<P5*fkI(w!I<xD2!RankJmg<NM%`ZFhmx4aklXaC;iet}b!y7eA;B%yx
zO2fg%XlTsi;x}~@qGiN_qdphEX+HrS^(wb<t*c}dgWzj!BEXm73B>Rj=+n{pbbP6^
zp*&xW$4Q6v%IG})XRNDabb@XM9=F*Agri(CUIF|gHxXbLzoBmf_m?DePXXshFLNb8
zsp~lEmjF5V$m#&R1rOCfW>DD>zpnL{>?+`nSHW@i$ABE^Wj6t)_>^8A9x{O4>o3`h
zf$zckOZKIpv)3(X-GmIKR}I&}Z#LRXPu5?uKLlM39?BohFq5JDy2>SIAaFfcr^!J-
zkMfK0gbn47`jMkta;5;b)1$9MGDL^5B#y2@;W>YlFEUuC86kH;sMVMKo^~{3=*Xc=
z+LLvf@;v;4jjhv+Lb)Efq5F`Zc0{Ki;o5<7)J5U;c}P(V)ri|f+q;~BbQTB%$E!Cj
zb_A?`P}_-)7l28Yt+m79Quum27?0Tyyg~f5nu76HyAH|E7953d5kG|&!cRYd*Z`)s
z{<whT5c~@pMmWB)H2Ouw1~B#gw*;j0XzalEnKFRUmvlH$7=0%0j3me^z1$HF`OY$d
zQHYoYI4Z9IX9Aw?phw@Q??Yt}-Uslx4mcn13I_~Xrhmr)qc7{-4j8glzsUg~4VcP@
z>Srr5gYwf+9{Se-w+l?GT|dWjGs6=`&pExVv9)bZdt}L?y0-Qub8w{bf<`*VWx~{%
zlV{Ewq1-tWXHK6pbIH=y`o=l4Z~|9b(~{Ojla?;7Z*N|*xJ_=vXm4#?hP3Jy9>jr7
zbOzVF=%wF$H3r>z!RX=k_1_9Tg0Bvrx2&mgUZk<Ep|Lgbx{P7b%fxXh`OxT%8*!JC
z)0toga1A-q8D-~#qaxM#!^DQ{>%Q|P^}}M9q~ona!DoEbp|}oR9bU%Qn@1T=cKP}6
zV`PVCw7BVvtOVS7Lq;UxP%Z~NB{`@mJgae0%bXL>oKRhT@atbaX*EaIxsI%J{jXT(
zT27x*M(bB<ohz|}Y6mpyT)&8JH?Lo^sHJ&fV{7z&^Upj$3e=01ES}e1H-BMc8=@E&
zU;p4+*2f0TRwTU=Ju34s#HhPDUO#dJdi-M7S)XTSGO-aP8QTwbejSTi&NZyB#g@3*
zB1>A^H3Mg+<42o!r@e~h0XQf|rLH+Qg_w3S>RKw0Lq_5Vs8{v$f{FpD81?}CS@&FO
zX6L8Uc~KntGd;bqd;k&ic~Ot)>BU4mYzT<2F+5k;#2osZp56z<vD2ik)ji!N?jyMU
z{cUTt)Kbmgs15AB=(eBr)%yJS2Oe$4M)OMRd&b_Q#$WzYf9->UHIW?c>B18uN7v@p
z4lFjb4-2y*ImMRt%ffdRZj(`PoA&HRohYw13a4uCeou?hZ`Kw4wVF-OX<m7?RXACD
zqJYx<LG8fE^Tk#{b0n?yh1%40g`3QRt9svY+Z~%c<8OQRo^9TH-#@8^a$Bi=&*Pum
zdrGISy-~Qf&lNu~kz445c6l~fS9-ejy_Ms?^=x@0s6Bio_U~P*7rqwhSDR5=7CB|J
zR$L+Qsep%W_7r-w*Bn&G0Nd)IIv?<*n=O2!Kd@OVs6aYb0P`eK6oez5+NWxbbp_!3
zs@^{v85$DWWRAc2*$0y3)YNX`oEpff9?hw_HxoI{hy*ul+P9;*9Ev=93Ln#UGKO-5
zd|zu7KA?5*JE!nFb$+LRh<}rTcm77b6Q96*;d~YDHrH?rnX-Yr$^LnxPD%MG5$@-d
zlr}><(=fD)oAqPW5h?$AOUoT#`o{iu)m_6pfnd7#!v2lHv^7P;c8>kqN$*wcoc_kl
zQI*YJ@1hd#%0=xJJ3ad3uCvyedhZOcXX44VFP1Izru0wuu9|qY_rhL}_stHTYo2Kp
z4u3unY`~72I&agAT;%Fb{=t6U=U;G4?Dh6N^G<oI77Jg;j|+<?GU(>`{^{8MV-$yS
z^DW<SE0|wYl2uZX)qikSNu}j8_3WblS)r1wEUU^qGY91T`e7dt21PoG2E7-Pd<V5S
zn3&x!P)OOoO(}b75pcblJC7Cxe{Spjy#?|!m?*WaxZ}OGUegEg`5RmG>4B!E_L<Eq
zaeBm2S@gS&ehW_w%x`X=(YS0<U48qKR!tw6MZX{^q}AUto`Yu9&4<j(0bYAppBY3V
zQyLeKUx9t1N2j6AnRsIi-7*9L1!WR&d$1WlNU`xy(Y+X405F7^EROb0uz9hj4@t)i
zr~WlOMR>=7Eg4pF3}tP_z4DiMzGbd8zKtv9ml-p&SB=Zo9)9G}#}JN*GTzRNiD8~#
z2MRxT@lKh4!w*;d^AB+R2Ie2$_^ry5fyB9X^MUul^9}8E!_XgZ)<>&8`0yX74|<2?
zjku-q9O{Fsdp#aZd-SMbJ1g&Pd9-3@RYvWL)CbYeR<7GheK5Q$QmOi2|MbOeb|0KE
zTJ=HI1A_~!^G0732-c$?F83}ONz)7W{Kxy@`?zGtW9kLDp)AWc6&*1&I4gv{SCbVQ
zz#Wm`3cDj_7E)g<w)^6@58J+YGqnXVsxMyZ?u!`0HN7RiFWwwbeet|ZnoxQM&qV5t
z=t!F0%15~z3tYXcGqy!LV@F(PY){r1mvLvLWUh<vjLWz)Qov5?jLRy~XLJHzrp~ym
zs!G5=b7wq1m;!hZ9@VuDWc}XR8E<xV#?xG#(MJLsoso7bX*fOvHW}K;sP$xkt24CG
zhGAT>0GFTnO^;=M=WXg-hGlruM!sko-c{)V)y@3e&3um@H8j5>`^*vjva9Y|^n|JR
znO~LB@@UDDzS(9Y4P?PK)s4<I3!~j=`+vL}-KnQrDY-PHrQ1EJAXJeZ8f^C=8p#@S
zEbc&s(GGO|VcUV)xtf)wI?#_2IuPcG^gH$V9@Ne~Xvj!S-=SyHipo29Vx8zNeV@JP
zZhar!=pNnfM=7dz-lwO~$oC9)g!^^7CpbHlrtj3F9qrBdj<!>`dz$X0p7wyw;~u)2
zUP)c;0i6dvf@`<{4y12Ya13R&$M>yeuC7Ik_SCif#yEIt>Kg0jBRB94o-lOqkZR4E
zfS)#v%Lh%Z*1V~{sR2C=S2$&P3iLv~$n0(QF<5V?5c7c?E7LGMy59&I>3WXcO%0r}
zM0ue%;ikL`F`#pcyBU7S6O5Lcc8lO|fq$#e!y7eT4f;kDkq6#X%`;0unDUNJ$47~^
zu;!Ve!ovyS6a(QBUxgbR76NM<dJQN}ccu`3m{S-OTXCX;qOjx9CjibtmVDA894)XZ
z8`Oel6s!SwaHZTVb~Noc#*=-rLY@pS1uDBiAsYaytdhN4A(z8@5guh<rjVBbyqu9_
z<IE&Vs|(LoMmnv1)z3{*KQu+ZMe1h@{8Vqw_~h@aRtoy6;0?1~;X!o(N05VEVTfzj
zmWu8Srx-~4G<NvaaaEP7f{8c#)e-n@qi}rShmE32>WgERh>U`9^v85|XkZ~jHoo5o
zX`6xY;C!kX?AS}X#{-(8kW=8DhDX`>04B=$c&NIRjov}XRy^&5WBU??yaeD{Mv}cz
zAveN%Gb5eWzN)H4s;ULVI11}RYQpMWpIKFyv-qs4QaN?LKfbEs!>N>TRt>R95^FTa
zBl{GEJOy4VDP_-5$T<MxlX2BJWpN?LQdTM)G>BR3P+V1&HU(8_yE@{<M!9SJELFK@
zA$%^=kc~Le8V@AV3`@`!D}W5cX((6{JIF&(Qa{&OC@HR!PoP2M!Z^-CNhQhqwEULY
zBkuRbeF8sQC>#rGtVHyIxPMc49R*H!9Zibpbc`(wj}mu`;8E|4KSSU;fg1%z)8uf}
zHmB1eFj_yq{~A$#x?WStPdBM>>a55ejD9JspSs6?T00Ws#fl}-x()@2lXx}_xZ+=S
zfbG)Zk4uyeyC@xYQ94<ard>L(3Ji4;;zs+sf@xD7bC)SFzHS*t`)3!@g3_TQsTe*}
z;Q0bK34ETwO9j4I;BP6IHWOykd#}f8Gr2dZa7QV92iSyCqMsRJz;Q0cbeED-*w{2E
zB`yWPTuRT-cLL%*D=tcj;U}TDLU@!8ai_g0@J9lFqF^1pg}KK<G12P-1x6cU{3+r>
zm~!}hftv(gC2)tpmkHb{@MeLpQ!tfQKIP|nuuJYuD%??8z$7Uxd{c@6=Y<s0U0P0=
zWz(Rv{P<C7nZ+J;&<swI3E`lbEOUU*?B~TnGdM>EhsW?iGpXd;Wn?f(YNnYI0-Ql-
z%RFe{fEvV03j%n^NFe~eK4$c=8LkVIeG%nslcx0|_o7&fwv__8Hvn(fA-kA9;ra)j
z>kheR7kF^0<7W~Q!^0CEun-PW2O@IaX1E(6unw0K5Eyhi4RdaTpO1F;rXYO>p7-IQ
zxV;Gj1Ht1yslnU=x(_)t-s%OA-Yv#LgD~mWtJ^?`IqCfW1Gul72r%^;M|%E$A-iaV
z2?h<=Ntdz$;M@c%EM5y87b-dx-m5?5prf)Ub1ELkd(&?Kj5>%K+dmH&C*6+$XGN)E
zo+U22y8t^oyiMuiH=`Z__t=3B*TrwB53+HoBi#0`hR2b=Ow^lpx*h0n(UF}RU70B7
zs0LfQ&`|@tI-V{IVwWcCxD5s2k|8=5zgd*utrX}oE`GEAi13{*8UkJXW~1z4nk^1`
z7r(hAM|!|-E|nd%bE^LwJY<sak&DjGAMs4!uv~oP(U?ee>^3ew^1yFQ1IIz^;-g>#
z!e%+bZLh1|3SLKm%}1dS5g+c8GyV$P3<-BSy8t-aOW{cXuX7TJ-$hr10Z0Go{^@#e
z1l__UbkqkO?=Ai};9n%6dkHww(h}1Lp9k6lc&Of}Es`OA-^SxeuVg*o0eIZzV;~&q
zmHangicjg4;voZ==f9olQJ=KsBNHi0FNW((kK~$NALT+w>AUzSLHV&J8od{TG@B%R
zgny2Z9`F(VHRx<UY`L0*kMQq7*8@Jn{{o%OM-}{JD18?nrBnyI@em*QLT5vCuKFnb
zf57#Ck1`+VC_bfk6dp2w-SttH0elbmD5ErNJ_b=@FqB?3Tu1$u(U_HN{BZGG)(tx1
zlk!J-B}3_*0N2qD%5GJ7rb{Iv7@|8Bu9J>rhMm6@B7#Yl-V+MX>Dl8=vh?<V&Q33r
z5`#&W9<>ADIX!$FvPqWS9}r@vm*=3PamrbK{{U=BxWm!U1K{MB`ng?x#|R-bhY#$Y
z)MG{sAHs^m;hty?7gTb_>=RxFBHu?ehrbG%!)K#?NE>6#VQNckOx1RmJ7D@|`L+$i
zrM7)39{jLjLomi7We}gn{2w}CYNNN=FkFJS+c4-0;eW&dQ=fU(0h28Fodc#m|E>e3
zzWu2KhTM!h7Y2Po)>lD<_o0vLRStUeWqq^*#+ad>?11ro8=G}Qe0*>71=}QVW+5@~
z&zizip3@jUG@85zbNA{#RCzJO{h2zuL!sBJbYMwmH>wK!Idyj9RB4CwTxS<*x+CrU
z$c4hgMkXlKVui##pF-0q2dW_DP_Z39;ZUmBqB@W0*dEcbJ)&bf2di?8b0#mYU%0fP
zQ9B^nc~Ft|xpm@j*0Ckwuas=-kKER(d3Jn!#hcc{7>qUT&uTL1;0~18zxo;#{DF=k
z_OBA>$uUY{mgc%%i)qn1bZxcgy^qleGTQSgQBB$HtSQSdE5lyL%CMyRx<*SW#jmv8
z#gi6xl&{P7Z(cXkf0cIQm3pBkQmI{4@Mz?i+J3boial5Bg$<F)VsF7;B7JK6))x0(
zUz|1R+;zRicR%;)HbYcX*Hl8kZg;8X*{Dy7bm&^7TR$t{U%yH3z45G&zeAf`Fn?XP
zHnyPex??)>JBIbXzF@|>%-%N?6s$8lvODzNKfCQ`lOpT1@!$H*?^T*qFQmj-z^a_A
zoY!W5Zz@ffTZm*os+?mDtsiD^JDQOWG+jLAC#1?5Ofk)IKbtqE+IQ5BDc_s?Zh79+
z6DCh6$qAlso@W^&o(lxq%rtAIcf~~dh`pYFhJ87DnbcI2VrD(qr=PK;m)S4fGJ9Lz
z%G~@CXk?aHR;HC<o<}N}X=S$B*K}#ahe!qU^R!|6E1$SgYAZ97d}irY-hBBzL4?{g
zQNip__kwBLpn|EiEm`kt09}BlJ%(puz^Q6^R5ndJJcXw{i2K0?(WS)NYj`#UNf9%H
zCMF2nN;)Qkvhb<R;4gyhi&}ulr5_Fy{xY5eQ>Luo7|NO!r(?3R-lb!*FI`IhrH`Kq
z_~+>h{zbp&z#IK&LmL3y$s3}L{#w?ZG>3<RLCe$cGHdlYTfR1K(g(+XL{0yM>nBeL
zE-%SJqpznoUi%+!?oUGf(ag6pGA!?al2Rxk7jcu<2iR?W#^Kx6owLHKt)K30>!gSE
zwfMF^OH>@Ea9jT+YQfem=GHzn+S=#Gwf1Sz)_w`K_UYW(pGWK)sI^b$)=uC<)Y_+W
zYbWqk)!L_XYbOLv4;_4KpB3NQn_R6urmQ#)FZoh6s!oCG2Tf<4f@g}TflPsa8vJnL
zOuR-_Nb}58+DtUP26|SIaYhI!g$)(#49Ecx)>tDW46jr8smZk}brTcKAH)Z$v{<<Z
zVQj*%2dKFNnxDmwQL&+aLklU#;fYU#2==8GGhNDKI%sA{dCY)+R+93_QW_v6A!jLW
z;ES3p&DP&i1c~K?_>{CAyf7M7of%RUO@PW_mLpWd6@9dd<(aN3pgJL(<m0TULYf_w
z(is}9wxNJ(IEd`=(YK8U<apbcquY}5xpZ4TLz9J$7D~`$`2nV=2>%2|TXHe+#Vh0=
ziu;kmlO_w{Nt1<-BI+e@iNI)Z96ng!Q38(<7`=+a(f;^7*J?_0<p$9z_^}GtDtSOb
zMz~Mh;ueQ-3M+ixk6XFG*}zfvOoPnZ3M+OY@N)hhS>8t>FpNUrvxDqHcvaxPN#;IQ
zFs)!PGia|wPb)_Z;}e<TfdZp7GK>`o4nINQDFUNw@%vC1tZsn9V1=2)!Z-sZl28~J
z8^nN7)@*SXhNJP)hXT`}FuY%irUe%@ik5Y4u8L_+*i~U`T5uIzBvpW1+L{)~Ei@{?
zAs&+$g@xcmGdvN+82Uiuh!PIE9xGCGNL>2JA%k|Gphy8>p?{Y{<1O@!=yw>r9!xfy
zBzxV4z5*$aV*KRqYeNoq2>edEekhVvj&R$HzUHJ0qB+HmxUh-fP8K>T%#<#`*E_<g
z%*oJ%v*W#~G->Uj05P_I9$+Wk@qp3F63h}{oOCqOo}WOKpg5Ac3p6(+p>y$@b`Fwv
zws<?rYIq#)O}__lGP=uvr^Ny>{6$3dPUV3v&jyq4ZbgcW65zskh%ShS4AHsx%{T$L
z=)wmPiE-6$#x~%o?%c-3Z)hgiBEjG`E`BqA0)ig!8>cvuBZ(3pE(HWu9HHUbZK$3c
z<(xGSAeEonxahJ`PCAu=+dKt?BfXsK0N>>%0{jvlN4@2K9q<-BR3BKJVMBbpjmME*
z9{KxoXuJh6?@TXm0APww=~3S%1K7Qg&59%Ri_&G>iUoNzMA_{MLkAm5-^EAXT;QlJ
z(0e~au^^w?W)JwtKL&I*A7S{(B;g~U+G!8?$Uhr&HXmh_7!0LX4cAf5`R4*AUfjmT
zZ~hY?D8NJf`h=L$qx?APH~;s5Z9Z%{Lv$psoOFKxZ0GMY7Uc8k7mb}BeS(rnk{(Yh
z+395}GN!AC-@$JIh1s%E$jEUopcmu<X{SeRjEp}>pFH*0vPN4?2QN7~96fsr>*UqE
zRIcoi!_`$PLu!T&8^-vate_v?KW+tmG%|i<1^tk(pwnqvv^1*D{)wKsHTa-T;W`t|
zM4B6~r7z-!0}J0e)QsC5Fo}k5+Av%SUyB}Qe>oC-xgC!9B=)Zc+4F*<@E<wC3*o=r
z0aJIw=S|cQ{J0Gvy%P9;<$y`7yzYRhn}6Vd(Vb&G3GvZwb-POvf3(&fcF;q7(iTc(
z5Dr@2amfh4=!*JOM>wsulh|T|@IHVe4mcn1G6#&$KYg78hIrDy?||_MrQhIyj|Lnq
zAC+-^mmMzfGcNcyF8D1MO!|IoRD8qlf=f|fFW|jv5RNdqp^*yF7%A|H@I&-_uVMIr
z*1Pt(bj6$Qqf)9~JJ5?|_Ms=h=;*Tjkt4qrH!Z=DU-Rbi&cb<3bqx(MprLtL3|O>u
zVGL+nIzI|5Z64Z`OizJEnbx|7=H)f><}Yn;Z)|N^xFUL%m|d|PkpV?If5p&v8XG;F
z(FeS471Mo~IDFg}uKQqfaYXOo-1$fJ9{yM8JuIbfV`GV~YZi8e!q8CAV~Ku5?}4OV
zlC#BPl0tMI{^~iR^x#x_(EnQ&(exfSw*4O(>L~RuLgB&IZHPN(Y^`-CUz5{h?bPX8
zt&6O+F@=bzmW1AA{a%mZ>m#%$-%p>P93$1_PtP+$_@LICbU9JPDAzLX#jQEB&TnpL
zSlFl;<(`a(0Y{JXVVqyZi7rT=(~iUL%2Txv>0Q*|5VAk$={e>78RP@YHnSQA!>op}
zht)7bu`|iGsx!$#(VvRViygP=tTjA)GjSHz_CIg?KE7So6kM?>FEV3e_C|9<?hkVO
zV>?rELRNagab2nYjy>AmziMfnX_2bVtVpCYGqR;K6nU#NBU00u5?S6EjO^$PL_X^D
zN2)v1BQ2dqWLu{mdB0POggbqa+D>oex=t&yx6{*=)t&P9Pe1*4ZB=(>SCD;??od~N
zeOtOSy8P^WYedMV>`dv(>}JZ&U{|P{DLVsQ8Qo0T>F-YO@^PH%ZllY~zLsv(68pAw
z;}kRYy+1P4<?Bu-f2Xg@+ikGV+huj@?6bN&-5UEmU1mh<G+>YI)Vou<6s6W3>|#nq
zRa*nt4oOiVXf>Qd?ecD)!gOlgUPToR3j?FxsDX-8kQ8h2#twe(1D$%8Ssm&$y93d8
z_~YKbquU=13Ao<=(J`TJEBX$P>;2btd!k`h-23+q4|S#W8QYn*TYEF5+}M=eoqF5)
zu3RdUa-%CRGM?cag16=0_dZ(9O<L+Y%|BMVxS+9M0ZyvJsc~0Uey?JazOj6hv9YXV
zz{ZSCdP&yC^i2kAf5B-R(z^RbCT}R+kcHNj*@ergBK@$SHbj-X?bA?tD0?%~Bq3P1
z>o$o-Lun$!hZgA7MiHi)>%KD;cnvMAs?&_pN*h4?!NGh?%WVR!2({vf8_;T;Fy3ye
z_jWVA=0%CAx7)2M+^t0-oFAR?L%!NtEnMyIG`mu3tGZHZBU%-pP*<>9ul08YV4vKj
z0|WY6)OzitE(4I!l?B@eJJjigUC?QDW%lXtkKLpF{`SqGYmLr4l!S$L;l<Kre|k@+
zC+f>a*og?66vfa2CsSz_`eYXRU8pO&JH)(ZaqLv|S0mCFm)>%jqgARlj4~3Q6-;I1
zj2E!eK@62riJgY@q(1Q}berH?i`3CuBP%!uCd$ABzh;-eMC&XDUziZ@?Csz!n*Yvl
zmml?++l5;XI&-?Y4MKLL0m|-5hn>}(&HUtdhuQ7bm4>uJNHZO-5%G3OEa6j?T@e;A
z6yFLiM9W}qB(;JrJH33HJI(6K?dCQw<)0HDr#plA>^33+<}oC0Z(uWO{GAzHzK9i>
z#I>9%DQI0OQr1dZgaNDkXkDq2KU<R24)=EzDI88Y>?O4;q21|tOD~Dx1s$g%X&VSj
zM-I}vyqp7SVZrEo0z$<(P;E3C7L*k2x5V0Rfubqx@CL@7jQkY3DE)Y6f#AFdRr%4i
zYA%~%g!+*qf0xBMqSjs#eQO_Qj%sVV`b0xY;@?uc{1|^%j=~`i`Sx3s?Cnm&Tk@lM
z$dOR4_3jYD(vX9+t~|)OyxrOxr(PNQfq{NRGT%a-mvU?J*gg%ia^HQ7Wl>sJ2olM!
zVs@u-e3C|9;C)DkrIh5BdYKcZUdE%C#0zL)CyY<2xcF#`aq+2-VSK~;xqOYtWOk{a
z`5;+OvRe~MDMh5Es&6U>X@iicsgftVo<fN4<@nMP5I+zXpJiIKjDxQD)Ltx#uZ8Ve
zviVRWT{qe$Fsdh7pi*U`YgLMm+LOyYn@YPgG5S;zrrguj7o!is6)w2k1(y-Ltsh3G
zkFW%srsc02ezd-)Z*kQ?ZTA%44>Q*9_C<{H4sWlqXVpRi_nExs@BSa|&Wqt9-z@9!
zW{sU$`^{#dt23GfSNF~8Fk-x=g=<2)bMX|^gm?F<8M`~9rek+jDb!Jm#_rB$+sn3}
z?cm-Fth#U?*oz)0KC4`hv}&b_=Sh*}4^(NpJ(1hi->NXk^&Bls+-Q3E-&P0v27`;!
zd_T_ExjPdQeu$#1t&W_he5zm8wv6=mS-s~yt;&Dn?$Mx=F(Db<XQgql@%l9Ed1RY@
z-~0576RNhJ7DJ2v6TA%v$~hn4d^k5E@gE=1xzR~pUf<usKVvE3{V3@E7Vo%<4q3Qr
zf!;zYy1MxTI*iWpdi^7xFJ0)hM&i6VYngZP#N}lRN*4{CQ|$|$P`0aSZMBd8{K_4o
zAYZi&-#Ytc`fFOH+^;h<`{l+96@2=4$J}_rsX0&c-^xcGd+r|P&t3jp{X^|zZj4k)
z*osFU{rwrSF!N`tt@Ia%1}7Z5#(Yk*&i59KT$^UhUguA(_U2ajJx!J53j}Xn?L7?x
z99>XBYhQ~G-KnmQ-&{&__^()~imDFp#2I)QxtUgOu4S5fStu(%H_NgH<mTq)IiHG(
ziUD{kZMUd*N=i!F)LF1oPn%jafZQo(GGz5a8BDiw3X$M*T0ym?4@33QyoHe=KPkUR
z9b^Z42l<mSx-vq|k##bStmw}yd%9E2g6a?H-d@qBOB3$?nHrEIX>sK-Jfr+{MC(KP
ziIV`(V)pz14!wFrC&dC@W#|aBOjxoIG>_^Tw7^R=KVjTZ!WGbJ3E>_Kv`lSoV7k&u
z!M)BnrW-&r{zUgtpaqD>^bA^61VT><w4bl(kL$Tu$I$KtqEE0L$vmN_;Ww%Faj+fa
zPv|+c5D8!y0lny@0C2q86M9)W0Z3#9LH&<H3TyEU17<Q|23HHFIk>1=)1TyY^|ir8
zc*&D`CKenBz)POwED(T~JgFBJamYekQKFL`s;s#j$T5AT$e9>p<hbmWmssEOtTn%F
zT#gfI8*m(I_5}z<_V%SeT|trY+n(5^Rb#9KvDON8Lk$(g3)(10knl1RmAi)JA*Syo
z^dM$>6cf`UQC^(^F_j!`ljrwfiHhSRKfK^SOyZ-Zgo$pHoLF$2N=JX<AO&P6bgF*o
zg*x|l&(;5|D+#&&k0c@e-i(Ro4XPvghod`J9krosLD_<8-;lGbePeDs{symi<SpKo
ziPsDXkn}1HU%Y+x%NK7yd)<!y&ox}U{o*_5xnjo7XR3X(UmkN~(*<yUH|EAMHwGWm
z#!mfa?iDj;zkJ1vv%kHg|BeBQl*o4+^~j^M*Kd9=zw}oD-@sG~nEmpjk6tmuyX>h4
zDIdrG(;+u!+j8^w+Q-LN`^t6>@!6rz)%(ixCAi#Iw!jx&98UnT>xgdt*J>-rSGXy7
z&uR$X_cZIg$!(Iub&ou%a;S27;|bNi@}05Q>@_|c_LjVPQ=$NmiSn2)5d8f`-c!@j
zv-IKrS)qQbk#1!c<wK@hrcn?IL6R30<%J6%vWHa+>wD6SVZ(<FubGxxQPe-TvZ$z+
z<r`5`QB!%+$-oY;nLMRpOzLUp4jW!EwPsc>&iiKJ{&lj?n4cTUV<{gYyYU<Wr>Ib?
z9Q82I>RpKUzNeKT&AwBRCQ_Z4o5|76bh)#uM~sLK5N5?;IY4-?p$;pC2MDuY!T_Px
z!}RS&+yLRdh6af3hHHS>Zp04|cN&?rY`qNc_<=n@>@YG(NRyD?We*TLj6xD7g!>)i
zAX;}A(E;LLjDr~8Vf3dZavBeM1zJvAOasXdgOBMV+$hFDM(;32jS;$OjN|miohZ0^
z#&LR+X-S>pF2_KCn0Fa@q_=Y~Fy93R@$NEulRzcREx;hwT}By+Lc;ulhpD>_8Xq{B
zw*xJRb59gu3=Fg&%Dpkf*LbM9&)|_w4ORCUc@W1kRNZG3)B9woy3eTSi}zrtGS;Y}
z>OR9Byi9+fWk_Aiuz47-?l&^1gM!Yy9N0D+TY$6}`+?A+#O^mr`zfsFSfOR?02u;3
z*YXg!ld~v8;7%hO3KcR0?lkgAdq53=I}I9V0bmGxz(}VV;$^}1^QSIpKyf}`(7C%d
z0wwc+QAjxw3Y5$PMkz5!P2|9~VmL-k?=`MbbCzjNu}96=J`B9(yV22zzZAF7H>$Gu
z>xV7M$bP=wAHkR3E;=J^<0AbSb(Hkw@2aDuJzi@@D41_u6u#={oS+rV4VIOjYkAI|
zZC#Xe+L<GQ7X~xU3#~xkn#t`7Lr}q0+1mc0;CU)0QVj&tOw(!`@TRGI`}o#1r5Q)x
zsy@I2-n#Vu-f;iSG}A^|jOq)N=afGZmG|uQ{z1?1>E4o&+taKu(+C$V_SU9{hc&Fq
z3VMS@WeY4b@>gqh?#E}Zy&yBVDwu1oviyBtY1nGx6pU;O&HmuvB1I7h?pTeiw|Xz=
ze>^JW=>P19a<?blN-MEU{5HrBS()XQFSWudFfYuoGW*#6pp_ZipFaaX3d{lw5BhgX
zvP-i2(>^W>KRqffD{n-|3RO`8!>oLBRfY@Tr0tM>0y<KcUmJSeVL6!SYpCCdQ9HmI
zqJs&Y&Z*z+@n%Ll7^;2^4I%e<N~t5ifoCB9#<<tRU-&c>%<?y5b!yVWx^p!BK2Iiz
zoHK!5<yY%ZxTCL81>Wz;B%wlqH`DKu2RwX;Hp!INSS)#ZlZaXtXkNSw!Mi+Z_!=gu
zsOz!;ZI_2Hyr6-Azk(0w3VQwy#=BtjHF1*2*lA0l|G@d$G>&;NZs0)J3*Uzy9@3UG
zE`%VDGaj|&iD(CFyrYQ}ui}0_D*A!y1m=Mp7(3VnfnGdCDjED9;$+6M>rMvmHu~Tt
z4eYu@F;;Ng+N5z&$H<g^2Hs_xutLqUVYoqsqQ+nw49<vXZrHrq#-OI~F6hIV8@hlb
z#W?+P3MAVI3K||)4s~ir6zfVm)+UYxn`03=F&4koy*W*)$GaKTvkm<M9w@dYsUEK?
zR}``L`>J~25~<sO@HF5+2<B+}0P$!c{SCjph&}E|U{4#bQXkK$E54E>kIZ_TRJFl%
zr-Lf@E<<Q7yY5g_n|Ccj=dkMz#g9#9Yc{*?(7wQ40|qX0)SQO)$H;X~<WNDr4_2dQ
zq#!SGQ0k|kEUrhI?@*y!&lJ%JD6{FnzJlPlDEO6x;4^?JL-1<|hR2;@`uwTjJ&JJX
zup@IrCtePZ=6RAU1&(I@R`Bq+Q$S<&_D1mY^a3<DS4E>rIn`ew*iIE~ol^DAK{Ud{
z<BDbuz=z=$&KDh;YTiN|lkI`p^y%zqp5qBgw&z}jycapW4mi!aj`K`ik8*77)nLd*
z1_{ae3=`4|8?R?%VlME3Nx47_&c#-WVZx?d00~F)j3p%5lnX*qF0Lme*?2w4dCtWv
zjD$_O0FrZ2Mo6w0<bse1x!@BgKS5FLMNw&=pct1^9I_3nSwh2uiw_A+wn+kk(C}!U
z-x8W^YptN+ah11*w_+0n4@oZ}?KKpKYy*j~9D+ylyg_KPEp@Oz9Ctzs5f9raH|)mi
zS!P{Hadg<mXhFlH87u<HHv0-19?kO+zX3MO0ZIfO_dAw>=xr`++E}7r!*76XV6!h8
z2OQ0qOGvVfm(iEeN#JVy5zV&M&ZKbMiE}*JXbYzG4)_b$r2<JDjr>X=(d3hA0Q^G>
zMdvc0BWXu;FY>$La1kfa;aUNrV$z2-&zTB(cwf{rW7M~S)pHT^HavIG&RkCCj)a(K
z7CN-pQ2KD(nRp(NUr|iG!hvxkC(4%cj{=qaQ=3;N1zK_0bhLcJsq^{R#g&Fr=ZB`4
z{u&f!27p`}po8cU$$~>a2{U!mU+K?I3FS}7pIP|sG$;ZYHV#*KctiPbOv`_BT1dju
zvhmUs%o>IgHt*ufz@rg>*$mU4l5so|^7Q3b`3577=^veOY{saJx2I*CkUBOWNn=oR
z@8QM#<bKYle+Dn0zVWQM|0V8|vdb2&j?WfHQSy25?+N@Dfj?C+U4TvD&a=iD#xGw!
zV;mE}3?D1-2?C!g@JxYg1xC+g`tt-{D)1VCuMii#i_`y!xOa+skI+9M@Y4cAIxzj4
z;(n-HteY_2NK>wMm23dM7BxfVbA#aflSm<Bpw6`|(NFI934W$P*OcA4uFbW^NC_v$
zrb(582TVJD=>jU=&Weg*7Zt-UDu#FZIx2=?N5wGgs2GBs6~nNjVi<N*48x9!VYpru
zfPRj8zka^J7YO_vfl)C`kAmZZM!_+BtH9d@en{ZQ1b#u_Ukm((z;6rucY*(@VA{(-
z=^H3FO5Z3HxUaaw#2qItCZm`R4UOZSDR8sEiv(UR@HYkip1|D#|5V_g3w*D@($EY@
zMNa=!aiv~NR4L)jOmWMUOAU=TSEIamyYmf#k2W;33Q-dqnkddA3<ixR+3f;x-!e80
z3XB^PU~Xs-%zP64<Km*BG5mm><_~#F8K=!SeA~e50{=naPZW#}q;3z8ilDuVe49Xj
z2_GczD1lEFcZ%T87I>b5sbKgP0Tc}1B48IxiQNPBM!YgsF!5JX;81<q5=gfC{SH@s
z77zvo>@y9D<4e3g0ENrf2mC;;54a%K>sbtEh{VXjat`Gk;dW)Qi*T-JM>tm&xM3IJ
z%oW1<TmV!C)Ay0|%CTHT>9$}w3PY#1Qrt_#y<FT)Se~Nr8^y&(Bf~qyeNgD05*MwW
z)7vZVJ3{w2<x=CI_%vLz8^$sg!2`stR`KX`Q^rpe7mb7I&k(p)+=$@uwaE0V#9brl
zTqE!nagl$@AKi4o^vFNEPf9w-Kf}mByKf2p1A)=V32&h6C>?{!lib1L%6pB=R6Jv|
z(A^|3-plds7Z_5V_%bjYG5$4y-xl{naX(hB=@A!kh~7l~vRfqh3V{cTJ5t=S;-Vaw
z{x+e1Sm0*_2Hzb1hQLy9=D!u*<5zf3y0``6q8x}1PnEb*kMzre((~Z`9Da(x`0ir-
z9C7E1dx^N03;p#1-ytx{jpO}F;FraHP4IsbSjx?VeA9dBwr6%F-<IUtDib{NP3c-g
z#jO!{lDN~vU7+fpzPG6zSStmOd^3!Ev-^EX7x`!S7IAME`~w0%Dei7b=N*Aj?i>&8
zjq>G1xfATo5?AWmi+X1KapF!?>3dPWj6X|UlrQn`y-477;v&DCewV<KU+>LAk8<a9
zB){Ir1^>L@QT`k*<?l;X>G|>$olnZuhjOL&`=mU5Qv{wXZiB>IEHKKK>5*S{QNHXV
zzwBNq^w)@cqu{p+jB+Nvd=HBIq`1FT`SqcFQ@(vDZ>IZ5!6Z8g@5e*$@%I+Eued00
zqW7bHFx_}@PZ9b#0yl}fQ0SKnyhhwhg?_V=8~$6wy;t0)lp8=g6?k8u1<U{BqC806
z1UezV$=!tIe{#WpF}ZiE^aBrz`--^li2HBl2Bkd((T<3ZV1>9N#YKMw{t#YAgNjTr
z_+?{{=@h0v2(T6&`es5!unED=#zQzUo-)vV!-gDgFZgN15#z-tor#J|Fks$E7q}BJ
zDm=jq0mhMD;Q!&hD-x(QZA?5}>KTYeX}Zm1ASgYr3cycGEeP7EF~oN&T*rG0>H&MA
zR53rknBwU0iOzX(kg|7)i|$55!v{iwaq(MtA1Kg}5{!%AqMx8#sE*tQ<?qa2Z!~u8
zG&d38%kTtZ_+pex^pt~i!J`4YPf;l@25t);DmOH0Hbm#*xA+lc<7o+ZIxc=oHi9l$
zdvWm_eiH4f%9)V(UHq1R0DKSlt(X8hYUjj94jwW|_^6nP{B2Odakh((%GW?QERI3}
zE<XC@gO0wX-Nwa7)hZB7brS)0)mzmQz}bA*?Th$uod#3&Yv5+!ahqL0INCk0zhCPn
z0_>t2fco%!vVXdxA4T$125$2d5RUf_AzAabn+WhrcpU9?$h(L}?S<-%+AJC3m*P6o
z8&(N;5FWSr7zjst!>CLsKBZTRhYVo%sWHRO0^XL7Or$LLsWHQr0dLnwxe!wNE<T2>
z#VhUi+WnYd7at=?hWCJv5%+-3PS2LBfZcqIcnEYo;A6z^Kxgw&1wR=|-^Is>_ki1h
zhsv)24;i9!@iFqpz}e+NG`4Zo$H*rUK=CO(%ww?u?B-+Svk2({A0z(+I-3u>94WnO
z;2rH{BnEA5E*`gW@q5f15D=e~Kc5g&dMCi|XjjMJ<0{HWs)LTk87JK;z;=2xHj_z~
z9zMpR>18pMqI0LW8DVyMnGQO4{_yb@O%F1O4ZYW$-n|H+vLb%-m`c639)2eu?_h`x
z14nd7hYh8-2tG$SA5UdrsbHtA<Hxr%z2hnGHXk)Y={R-gydficbn4E~Awx%n$@JvZ
zoxZ1W&g^?@uyAwa)SadO=T6<>&l_rS)QqE_(5CuKxEihbVY@lP{gL?TTbYJm>Q-z3
zQ}=j8KynCv+=dZe0{^cZaBuiucfcfGK5)S3I<cOF_z)Lg`BQfuv-wjpO@AvMrlkUA
zdJDo)9|k^6b(E>zTVN9DKZ(L$^tN}BGDl9$Su$jlea{Z={TWsr1#klo-2#MbgY0X8
z2s6|Ur+a~hMvn<vnB=}5oSH+6I?#D)ZCnPOr@Dpna9S#%c!_7Y<Io$ZH<41*JXA??
z0z06d4rPl2R9bW@jyn;ijRjMz&v81=i8aFx&FMJE*We?!0v$OWr~ZG%={R4fZ$x9J
ze&lo<>nfvuQCoA{yyp6P2))4(Xpmh0;9J(iJ`#cZIsu2Jft-NzlyT$)oVXKkex@ev
zzR+ub>=ES)y7DJ_0*-iS-9&GY6L4B_0uI3&t;hICn}&qLZej>^Dh_=GP72YtVXNc7
zn>5#fH)%-@yisuy4!lXX54?F^Ps4#X>39vFce7PbE2tQdj^>BMa9%LXOU>+jrj^rh
z(hAE5FwCdnysoG90Za{<%P)HN4Gpq?)y@0)?3)%;SGrcbu5^IDrwlXxq1`#Mvpa;H
z-8tCVom$qR%_!>FozAw!wx8@h1F?sDzU=4j8}*eQU@8GeDyE&vAleOn{rVrO)bDHA
z{`YN{_;KdK?&ENFjpr&2S1CPt74{6y^IU0G7_bfabLXXp+Cxivy%t&)T2#0+w5TI(
z(xP=|bZo6O=1mJNy;jdTA+);JyUGnME4)9ntYg|W=7gr4k=Gg%mgJmJ__vNcz)N!m
zU1LmW&#CA&uwzznR&k(M>vQ&=$8jc%*FI0j_HVYdhC+>Yr*~mX|L$Y1_4pomAtP+e
ztts`)T~X$pd-u9ywX-{p)y8%#*G}%(p-u1j2<JCw{;|7DOO3e~g6e`&@7xvZMr$)V
zMr#W?R%&N;+^tRS_(y4Q?yAz%xhqT4=U%jals5U|QCi)_E40%tzDqmr;(zoRdrYWG
z+w=dn`LNgjODUUPuCgioN|X)#n86Nv3tCOif1vbggF?uGc`N$Ejuj8oPJ0S*`-pfy
z`**I=4Q&?I&bKz{!_@Yjo8M5|cTBGb+joN2>hOEmW|K9z&@{dMd@G+wGt@SjKrr1q
zJH5YYczZjy*aW?e*iwUiIi_BYojKkxMe*2CEblyyl8Y#o+Lhy7NLz3U0=xysYZEqk
zr_er2?N**5I@Fuz)gY-h&p(Bd6m3r3+>MKfQn4#0)AHt7e$!lAVH(*bme<s?9iW*`
zTU_)C{Qksuil+CMVdV?o1+VgXkh|ccGZoY<)V`E~QGrWxR-YcXEk)Zx+fq&|Ed}{g
zc*49ZWd?8X`z7F$9h*{S@}87Qz_ujpNtwl4QYfsGwxpcFd&AcNydTej?R2xJ9x2|I
z=%quK)6ag)I__&%IL(~UiXJgS(<)(dF`Us13hfFnCKodVeaOY^I!Jl?hUqa)!}ubZ
zsKg3pn8IOEJgm~`1j3L8igZB&_tWwAqT^kT)m;6}CcTb&p2vKZdtS!K`e3TrYtWs`
zpE>@cnwz~vy;>vBoVD)S@gBXU)uXRTHCwEJ_nZrAg3Bf^F|(~z-omOsq#0^I8|_tY
zdysdwos&Kwm=QcGYo+CBKE+y{hodfNqxir&wKKY4>6jY{4i@9ayFm5e$xHT4qbRce
zxo?VKqoN4}cdkZnz@9d~IPd-cZ0}u%qc2P|rNHb}V0n)&>Xq8Ra?H^qu=lKGsFl$N
zLD|_yjY_dHsw{763eLlz4a`N@Q=Ly&>wzE{Hkb^no9Sh!e(wBt9hRM6=f+O$5=M3Y
zd!wB{eojMQAAbaf-dpbByHwB2L2T;#HGVlQQU8vfMT?ZwpX>ZM`J%B&(=XF`V>2xV
zTuK*@U9Qv3WBQuFVr+i9LeD}U;|Tv9Y{7=zPCnW~ZwS)C8l5`tt_1+nPMvqx0>FOR
zPCmr~WD9YwnVld`U)Q@OKHjz`u!0dP4Ius;s9(}{MjfJb>-i`Gy#Y^VpsjhaAWJF)
zc{HdGOc;eZ23vaXaoNkAhgGy2-?8_*`A94bhg5<4xuu2i<T-k+k`|A?N#pcqNsGrk
z`o;5ET0|VuqBN<rnD-x(7HNlzwD{wfCoOPkr$~!kUlnQba1v?ZoFLWT(Y@vNP>2>E
zl^X9RlNx_YA~oJ~NsT|-ot&h`2X3kH7pK(ti&JX+#VIxZ;*c8uv=bz$@rhe%d?INe
z?=h+INiwPNiGJv%#+STHb_=#2(Ym+OIJO^M&pUdw>k+)gNy2`|_9M`dwp4Pubj{v=
zgk_ne>EOmitlFp#t<7}3A48iHsDr>vRGXeA!g~rHWlvMcX#i(2lI%+r@=|y^8A<k)
z3V9{Gi5$5%sD?pB(=0_OC46VXMe~L~2Y9E6Z6DUQV!u=^!nQK0lZgBvJdGVq!#-Eq
z0t}bZbQ=)Pa1ch45>hEWk7TB^>rQ4cuq!psEOnRS%7oWUQQ@cWE1WX55~<H&*PVKq
zgw9SH3M9S&jSH1ad>a>r0URkz6hdNEd`4j=+xV91-1vrl{$JF_w-kHhTYAFAH}jD0
zczXz1dj?7d%e?IVm$*CC4l&vZ$NODg6!;Z^-w^mCfj?2Oj{ZsXdV#>@0{0VoOwI8<
zh1Wvqhu(XG#E<P`p#|gEJ{J0sEC#<3c^8LkA4{Atv1#yAli2~>qy1yQmuz5lpY}y*
ze-rp)1=CIqW(#7J_isTQF$}iYg(4K=YXm+~Tu2fQpC|6Q;w~3=mBd>w@OK4<XySO+
z3;f>#->KmJ?~~H+iz~+XpBu3PO}0-eP9~xNnFa-FZ@u9HMSI{aHZO^bcEd2*3-62i
zgUYb>uE75m22i-X4=PLGJb}vu#%}^<e3;<J3OrTZv&20|+%|DL#Jxn~Z4ek6*7$ul
z34F7__Xv!3&iO^VOuD~n2>+Z$fss;!qg}=d)cHjQ5;7>Xq&u#9tKc{q6fEty@|eY@
zd558!z0=HKhR00FGzWOiewN1^>hr*uV+`|$Mhf|M8R<-t8ZuKd0B87NJ!qsdGA#h$
zAtOitjO2!^3{}+A-B!ia2QUr8TwpGy55efl+!U%XjYIGSu_oc(jm7i`=O%&DU>DOq
z_HHare<G%H(68t!WzycqM+0l&<2!-1`stH~b{XK@H^%FelxtwjrFh1Cb`JyX{4g?a
z;<2kY1b?>R;E*w2L53j|5=<{(9G~!B2$UXa=R=_MNIU;qc<(n7-m1B^^HY#N{njLO
zlO=zsL^5e;M8;nBD$5Z6sc;>9gwQYPlOt+uKjqs=cRt|KC{@g}#6{Ny_?=jA)Hfua
zF7pz=+oPc|&zN|+tWn4YjWlkv8VE=JvYP;(<R$`q86M1Q+9vyF@KL=}d0>!WLm!D(
z<8jiFSf)=(qN7GnhUi@U=2RjZ#T*)Mx%kZ;kKhmENf>hRn>P~a(YxKo#c%#!KtLb0
zZsX#&U;+qielg~=Ny10L%%1U4*n$*#z(-L7(tAYS=X6|r^zM(q9`Mn71?X%(An@1_
zA1>|u-s^$GV4h%h0pn;dy?+A`9|sA>MOXY+&|yqVFfO_h)NfL{rx4Te-tZNGF%~Bn
z!a3SsX*1wXJk<Wu@Q@*X-^Sxeuk;^)A@CE-$G|w!D<hdl@hQDhJY)d7wZZw!LR&s6
zDz@F)`DJ5)w(G-wKc(;Dqm1hIeLVEuY&>L=@KHV%_+<Uu#Yg!fiBIYE#X}|uALUDd
z?*Sj>`2L9UQALTtB;lj{hrru>;G3CE5<V&@y%7@bbX<H?Jc>YyPki8`lnr2aeN;Sy
zkRI?+LG8k>54#*Gy=vec?WKb9aTXr8c?k$dd#RiSnE0gp`S6gT^iF{5q+6))OqWVT
zFhob=jFYY%a19<x4~iCSlBIVGLV#yFe0#D<mfr0MvGbSdpmXPs`k$Siy+oEQz2_b2
z;aist(bdD}<l`N{C*vVLC|xo{NA1#4&V7diwkR;(xV7{9VtkA8LFGfnshvM;NYAwM
zhmIN<CetJB{Es+iN3`=B+cdtCwxMzU5$$}{_ROeuz9FBI+{}NZLizidhF|J_Y(P)l
z!#UIw{J08b`V#nm<$y_?z3zZXynNt*Ax2_73F$*ze08<+NhTxzyKMfHOw&o+un`!a
z8BUnA^SKagZGHUwFi=kVT+l<@7^4yXlPLU!YwJVm9MRT4q}uxS9k&bVCR<uRa;om*
zAXGxBxr=0~`@@DLCpb?6l%k~*NHPzSJeZRB9IE@1MpPdn)qQG{;XxC_<7P~qH+9^s
zlgXMfdG@>sC!aXsYjFWHPCb3v#L3f6ibGC0_0;L7Pn&V-lqqrO@sm%QcOt0AO$!fN
z5<Z}gG`)4nf=1CKpEILzVPjoe<J9W$C(b!_{(|tJK|H9yZCu>YT(@}4{N{52)VC}h
zgKJ4~@AIIk)!{*nKs5n1ZOLNtHY{wOKd*kt;wI3RO&mR^uBD}I&WVfWH#RghHiXYy
z(t6}#Tf4xI9z0n7CoisFxU`{hPI%C%k+$%l$vrK(2~%fIo;k;PN9>%k1CCC&e%cu*
z>yKNgXRc^#Z(KB`d46kM>k5r@%7Ns1rCm48OBQSRg|8V$RQIDg`Uj`F&m)w1F)8`~
zTR)<@AE&ziQ#GS^2vqmE)DKq2QZr*3_fge-R=sD%{Z?x`E9}p-?qj#pdW04CTVt{0
zmf9F1rno<m758U475DFszo|Cu!Ni+t=~Hv2zHi0-XO-eU>G3;t^8vDIJ{0+jNs)ip
z5GeA$YM58piu@e<>OK|sF~t5wH-GsRQ`}z%#eHLUV^^@#-0bf*v?mH0y9``sX-0f}
znQ2w1BT^b#UliQvE%4WdBN4!L3|j?bYislW-R;ePTsu}9N^16H8eLykaQ3+IVQs<#
zrP|m~r?x@ww(=jp%9sBVQEbAzR>2eFrpG9?>9}qe6p3l{)h7I{pEfp+-eAWsT0L%U
zSfk723ZEF)qK&PMjPT<cN_BOo2Nx%L_WTg)|3O^0%a<40{>=gHM%fBrU@O4UUEtOC
z#0#mBagjBVhaw)Wq1K~Kt{tbHR(rAb_1az4p>D%Jd3UeKq{t<a2P39-cCD$k)lSgr
zYrm<@sC}^c#O7}|Kh$h!GwKX&LEU(5W!)O>thxvLOs)?1*Y>=+ErnJ8{{y94boRJ4
zs)VSVQ9=h$x>TldHFFr3F8#7fzInhHYiRgKp!h)fmD)m3;@Uz`%UcL?99sw$9R^zn
zc-T-|2>y+q_7+W^q0kSzEd-xyc-uluiAmT(0Ezz@TL_*+H0KtArvWE!A(#m4zP1oh
zm}3h;2f+LB9GKRwJwHnEdcK7qOyrm=DkB$jKc(biVC7Y@46FqcjA;v+26Ap8V0z3Y
z@$5D%4o4(RZ*U||r(D7@)lcc@eWFuC2ezf)b=}Z@E?WvlJGT^gv85n1==Ll9L(V=b
z&0E;3wdsQ4o~8@D?fn~ap3Z$L=jqUeM%E{z%|%wg_wdAE>*`l~wy$8>n`%b@T|3w3
z;m_Vzkc=jNUqLd8*uH{$ocjts;Hl|DzAI>7U0UrcFbZ-l@2K3o)c$$>dF#O4*f_B0
zIxAynY-hnB+AR<Y@zrRqodpS4-dW(rI(HUaE1$ey{I;UcBNOzw)Rx64nQ(m)U16GX
zN!VF1H-2XUiG)$^odq30&UfuBxEr|dICd6v(58UP_1s+ao(|_O1B!fmfb@N3mq9BK
z&+;w-*=azC_oKT6u;T!|R0mQ|kM0uaRQkSzJc@TLY*4zxt-NDlgVGzObPh}sg*gUW
z`drukffnPIr27XxuV^rCI7c6)M8mbbe_;Qj;n}EYc<8;TXxQ&2f-hM##5NK9hegA~
zyoumT5)H9!1V8?&h=!Y!h=!=r8i@$}9*)~aV2g-H)i#275%HMXM$myy6crJVt8D~P
z5%HwDjFv^jlj@pYB_eQ3Z5qi7L{=i=DLnu!80!2YBA!xL-x4AwBA(LuB0rJ_F%j{U
z&X@TSQi+JCB`p>aPsh?ZBqHL-W`V<SvjDCjy6^$C9DNR+xlnx10pK*T-2(V-<J|&q
ziPUWzy9KbJl6MP0OCveq3`F+eA;Ji|ZbE!|>SYK$nO%42V8nSCp|ja_haNAXvyz6=
z$Ll(E)6cqu{Lz;%C5+O5>rNO*e9|S~C~%}8sdS>|GYay^CIOVvvr3to?hvADYP44b
zena4o1pY+9U;HKkjACN&gYmH2B!C~8woW^{$B0rteq1vQvA~-LP8ay=0xuAFvB0YZ
z{-(g40$;7%9&8G@0i_h%TM=8k<;7W5f+)bGn*y9N(x$<$@h@dl03;+A)Uo28AWHmG
z1fDMNHw3N|7~cjQZ<)Z~7Wg{?cL@wF6r$VbB`dK_06*PF0Xn~@R5|W*6M(BAStT9?
zdH8JtU?qM`q}ZDPN~nl1abj-*U?u(wVokuk34rMlzOPLHoId&h9lcMR0O%-x+5|vX
z4$vk5I^v%;0q`b)4>4f_m@c7Xw?^DE#9gc6>8MhQZ(vX+I-_0O?~8l8xUZ@A8h>N=
zFxW&;4Q5R|_$|yP1e+9F2`9$<Krv>+QMVU-nE$km7lqoRO$4hD1Hvi6kTi9q7eFQS
zXcNJwi1zb@)S&hu=|OIgN!yD2H7GyZ)Ue2qa;M|HeC&ybLzHFv=eg+6D71bKI@`O%
zMK=cUJ9ePMb@7|kA7R@a;kK9JJMx$HGQdH0pu>frcGBgLV(LkbaNBzsJeb+EO%57u
zRM|FNu=sX#Zz9N<58QG*RBqHs$Pk^2-yA64;=41^xcJS*xJ*0V5{!%AJhVTZh7h-L
z@mugc5I`m;7#F_<q^(EoocPEQ>Lh#={IzF%6wyR;5BTUszd=coyN!#F-aA0h13ro=
z&o&>V#Yl#5u1y5R1;9}qyUi{j9PO%j0l*?R5nvZxpG!bTeamfJbS3x&pOo$?M0C8j
zl=>0cOoAbtqn(z%54aN#)f>u^4e|Rn9!Gj*9e^=lB$$tZaimv9ZHnSkdZl>C0Cp>_
zmr<SB@{x&@m9UB6G2rd`u-{MVyZ9*kAK>=lq4$2)CW1Q=o~)m{_$Yr3bT%KhTus79
zImw_N@KHf&*?d&NPlj+VJ}RhP?ZrcUke>|Ex$2|hBj83*pv$=Us3cw~KBae*&;oYX
zM<u1z13oHG1D(x>U5=DqHSmu1QdtN1EIe-G;<xf15D=e~Kc5g&dMCi|Xjhfb0k-)_
zb<oi`<D~ly;2J!X9?5DlNz&^}ZNyG5i>VZyE4{un9^3iLbkMo-*LRpBJ(68y=)Lar
zjs@OMkNPMXqN|7N;G^$M!0Yf3ACylrM7Id8qn!H^zZM0?n}kgSdl7EGm&%8X|L762
zB>=ku$P5`Va>($JLx+zT5)M~0M%g2W4_DzsM-8iCUr+WB^k2ytJF<u1tGkDQe&9%J
z`}EK7;}cvNQ?<$q958+5Tx!E`snvcL&vAkyn7$_1AU=I1+=%3z;kQUIeJa!FdyfOA
z-a(_BZ3zCQ4S>D`{@*!Zl4c~G*&v*x%RdC9^dUubTjCH5X%V|L3UC_Weh&I#z{4Fd
zq=r7;0Yf^_#m&kfJ|v7j-vRdlyu<-RO6V6lU`PY~3I~kds$cDZ@x`s*?0}C394#Lu
z!t}@OaDiWN!LPVr`og06Jr4A!A0r4qz7%y@j3>Apeu6Jy_<&TOXD(UVTHiQlR%_kj
zwx%VmizY2yT;C4m*0wqEYZyc4;eOL2TM3%Jl&u6!bqx(rHm+-|o8LUIiS`vlfwrad
z6E+#p&9g~rE4Hy<sAK1WP0UkK&H#Hth3~OFP|eUmP2pLMi(2NKc;=Amq2mwDz5&TG
zx5GHi|0CN6S{Kb}UR*z?eoiv|Y1V~5Afe#g50RjoKl$MIR>V~ONm>7BTiu>?^*?X^
zu!$g++*fG(KrMYb8fWQ8PX0f*lmDGUK`sDz(M;A0M6W)L!zMO1)h%7v-iECUo*f@w
z@uu}Z9>$~LH!Q7hkD^<h*m-U3t<8(ii3ZN#z@~*u>e}bEHMTEpiH5wbGd2pZP?s4%
z3O6roZ(bb5|I(BT4OAx9rnR*<KqEaG{*vx`<um$<`bcB_xlxLvR<t#*Y>dU|wPIP_
z!Wdf*;{!)C0-`seA5bSd&@Y1n9WwA?r%bZV1WOmUHJ`H>Tczxc0$iXPpRc38VEvN!
z6>PWuhut@=-|_x}7m{r!xG9IeAh$cV6A*lp-i)(dCoQZy2VYNy!l=yybfb>o&9vuT
z8xMY)eB;4(z5V>=209jY>XL@$rsl?0q{=5iZ<j3zlj`c*mk>6c-t~fxU1IZB$mz01
zc}R<1FtFXVPvHhV{tkh6)K&y84&IyasBU(fnT4@i1*AtrFBhQk{1e^0EYk{W+pD)-
zjK+|*t~4@#{SC{ntJ3#a&EZbyYmlD)UPHOd_YyvG!}?d&l`70O{l4n$?{C|Hxc>h7
zug~9@vBB#fU#Wf1xH{u|`j!4k3opK5qi>TQ$+}99oPCY4*{}Vzu;FU|wZ6i?Yo8Xr
zyCJ>P+L-oVso(cRsyb65;m%-p3cXSDMk1YoNNuOq9bnkk9q8i2`+*5|F->i_ORKHz
zO4EiAMW@!4s*NIFH`CQtA%tPghY+U0hj9&2)JD2I-Po~!oeh@uK*6Ab3c%^(*FAS{
zm$k|0J!7M>NuPA?`m40x6g<08-(+0n8^7tf&71v`BJ0<5`Lvmvy#5&*y#w@Lt>2aj
z&3>DI^Eu+*$NZb%-?%a`Y2lh1Hu^Ui;NJlMCUzbW|AA}$!oRoEvoZa@(!Q^Q|5Wgw
z(w)lu68}NwKgh5TT-*GobTN(apC0Ak<`*k3%w<(qdb9+jloSm9^==RN*SkEzzuxU-
z{ym#a@NaH1CY^h!;@{Y0Ugc;01Ct_`uIciFe;@ew4KSZwU#4x;{o}P~3vTMK?H;`W
z+-Q}N>P{2f7~Ll2qSFE=TI77miKh!nj>3`A#S}QuI8Wub+Y(=OSDseNxCneqU)vIw
z=aB`208^eHqdFjg0Tq7}2id8A0%jYU`i}!Zd6oU6SRI=FbBwf_vZ7Nn`#Hb->jn<u
zGPEBy=>?=uXqs2k>E%I>se3)A{oSK4T$^Ti^fA){L61MxqgQ)9x@i=*rkNhSEJtC2
zp1cL#qKRKm^Qgni1Hm@$WV&)$yOw8-mf}2p3s+vl0H=L1A{xh3+n0>Q4UkH6|3!=n
zQO*5bIQ-uewtPpK#z4zcZ25Xy`cdGSv-6RR9ACIHZd|SocI2?9B&gh2Cs+Gt61Fvc
zg0~=A;UGPZPW+$Pm!^wp`nX2ab5G2siM}`S)Z#fX6}Da+Ls`d-%f9du^IOK{I?nDt
zJDcVXFzdRnWBbDt33CRe<YKO*j9iQnG)+Qt8wkQuxrAe`f~HI8($QjaG53P$3LG-0
zrg1c6gX4#V4)X#`2UeNxrf7#CB`odd6n8&8pv}-aNZbCGP5O^?>I0Vf3qHaB&)WDo
z<qrgVTY>zOtd%GA$y*j)n6q--f}z&nK*oR<d-pmo=jlu4UcB9V(Tro2(tOS{XAK>4
z>m!doy&%{+?Uwc53N9R%@xtZ7CUdrxRyisVtTp>vi@Zx_<RVv392R}!&(t@}ceLUx
zD>rEQ!YQFND>x!IH_b|$nUXSmSS6jMUy(OuhLu%f1#7H~BFlH0)!Uq%fh{rp`$;b{
zjyjxsk+Wy0UStfWUL-wq{?hjL#@42VD`@^l)6er3J0j?s^qtmRnzW|A6Vq&O<0JDQ
z0dBFa*xsH?vxU#&>GCIhG3iUQ&<XVI2)#3a^YoWzVK$3T9{XEh0YKJ!M{;^f;9P(O
zH1S4YnAGBz_d?s(9|<gma_tH}dY^($U@iF-c{GPd@Pc4-9m0zgEh)^e<U{l^|E6Ed
z`tmFJEPjITjjGG9>=gz~xL-%L<yV$h3GO3SmcKxy!-}vMs5JO+{|kDd!|E^a+5Q)l
za5}*{TnDg9(Ff{~-&OWI4YeXs^(l<08LQH>(l8zB(|v}|^n3i4-|P4J{r-SI=uh#b
z`e`N?DcVNY#${jNJf44nabYs`dhPcIE(LxDdGR2rZ2bKk{XP~0Uh^-kTK}hgih-lQ
z;a#16)V>A5bM-r)4z`|p#=74?5ZvW8f4vu?;7lv6<OH+IYVod^k(;+Hr!tsfdA^}r
zt53hXS1SpW_JWzCl{m?+ykf>#!)Cu6Y{QnGw6lK}2u?F|AV6AgtwoW%c~}ULO$G^&
zxArGMPMhiwATuC9&IH$HRlk%pD^zazDpOO24`x|YQ(1w~Mdc7LIj7j-rT(xMFPGTu
z6D|+ZMpIJp;+%feyA5xpQ_fr>a%Pi}M9^GiL?z8~TheSc{y%$P0$5dX^?%owyqE1|
zB^!{0ummuYfGpO9U80D};(|yLl3-$!fFw|Gfw&gCXoA`%5iKIM*78}}qFp|%NUhbn
z;aat}Mzn5KKec?epY6Z>|IV3n@4N552L=>t+e~ur%$YfJ?ks1{oj2#68CTTY5l7VA
zXt=WG(M0cWG5sbZ6R%7j?a3sCZZ;e-q!*DGy4i5$&`~6ZZZ=#&bRr3&n+=a7+G@C>
zsEI|<R>PG=H?u6-YIuavEru(N`dAv>Vz{Cq%N0kr7>+zLX1ns}7Q+!pMgt3^Z9<DB
z(l(*PB59l9kxAPOk5Kxy<YB4w?Z~rL7apoux;#cK-Rp>@=ui45@_IK5r?E3C%PYod
zw!6WK7D!GwIjE=T>3W8htLN$Y<`82nu}B_{+T}dy2BzYPM#xCjvmD;>e{GG46%Ur9
z@fCI$;iGXKgD}N=o##}52})f=DkblHQ(=2f1pwY6M8?PSmm>?97OuZ*=EctuslS8g
zuu>EA`FsGzrbwn)V2LUSP4MWu_c`oSu82AdQRHT;jrV6G_!uy2*k?@oEWqo+YUh14
z1wEZVy7wlRXgI8Z+KH!??`dY&&J6(G!}S53bHGU-aApUQkjdfUAZd2}gfch|W#`Bp
z-bg60@Tmefo>PvgP6kfm3Z06es*u@rH)Vf}X>sc~*hDEqH5jH2)L`@3Qw=r~VU(O2
zjEFhzbOd&)6CHMPs*^zea+P=ndz97dMgTxl(=$|U)p!36%4n5LUkEtKXF6%{SK?Za
z2D*(Zvp(j@gt;HC(JvLQK>#|xgW{UGAWMw^zFNp05%4=7|4c<XwKh5l`~#04+C|Y`
z=iw!ksUN(=-H5{Yc<FMN=^W|-d7=Z8PfdC`ns2+8m59G6lDX8u_VE{$jab2Ps1Ehw
zsq9fjg=eM4h?g4sc=^E0HV5QTHEL&~plaYel6)WA6;YgCgli!RKrO@l6Wuq<fdf``
zxN$N-O~+kt<Vbk_-W&l8RL)^hs(TIP66a%4N?zim!C#3hibcyQQO6x-Ib6P_(NFx3
zFwJ-ZV$DE1;0FQwz2ZNL-|H0LC!e;zD)0vae<<))IgjC1h&{r`#{&E*{0N@0B0~Ec
zuJ6ZN$)H3ya8q213-9~M!NHr2O9|LHMS#B=e*t9Z=_oz>Pbv!s?3tlT^R~b!3xCiL
zRJNE%6BtVo3?CtIg}^8S<4+a%B!N#6c(K6X9M0b)@M`hbN&FQ8UnTJM0^cnDw<Z1u
z0^cbxe&+G>9}@U^fqy6Pn*#r@^0D~F_y(3*D4&5JsO%3Hzf9$$ui`VQz0hk}<U74K
z#_2T!A9|=>i~GwNiR91?acw<Rs=7Nk=sNBir|VwADi1yS74gw^4F6WyR?yCyRCM|t
zmk(e_P_T|KW*Ek=UT&J90v|2#aRTFo!0C8PF@C+k5GxF~3%pif2q(thDDZUxd%B48
z{ZQiX61-msyhr?}CH`fB{~$2x!Sp{;uz`9IY=8xcu2Cp3x`^W^ia$eq2wsjqNBmlq
zkGhf%o<LXTQhPaFIo|Eca}mn}Fs3WLzfyoi4&B4{8oonPqTZ_x4!ZO+vN{2C@X-@D
zX<7kQ^3sSLV0nN>WEqkrr3c?LV-CU6qu@Kt$3E~m9dzPam*iu<6~c2$uvAI@1kfS>
zYs%_F+bljBovcK(9pe8SOOymZC_Y}hoc^4^d&PfC<=2ItF7$Mvrwct@=+P%uL{|rs
zk+qBdg20f<91nVIt#Z0bH^A%+w+aj<XShS*8($G0OiuX?v@867AuE<yXk@>GMDR{(
z1CzicQ~gMQOQZ3EUjjTL4jx_tUV6bB(NJjE7<X(mUa}562;dl3C3qM<<Wf_Cw~K@7
zMvO}C6kMR;xG<PVt%*pCC4M!0FCJcc{jp*R{~z$aB{aOAufFNsNW8_1AYos9GroZM
zzs14ZfH+V2GSMFzUZ61!gTVV0awZ0)`?WXPh+QJ?X#Xg@O@P7JEa$+)><DiKF3)qb
zDD8GmjlTKno3#_knD)dtUwyML!6T21!O}EeeFtF>_s9Apmq>+iQU61Lv5QlWT*ATI
zB*yvbLDnwXA7ijI`o_}RE_r=;B)uE_&R37Z6M%549|^Fp-wMBpIHw*E!0f0VJ}Z{O
z?;tK7z55XF>9@i^1Kx<s?|gWJQC<UY%NXaw8;VJl@sk)V^?k4Bxg{;Yfq;#16c>!d
z4x@Id!A1S%jCZQ<Tev**hEaV-<MO+Y5aFfw1YpWf^ontj1MIh&81_8kF<bCEzZJ_c
z;sd8Yh6y&&_tm4+#xu@DJUtf^VRmuqG5j2)#N&HkJ%$rsIQ4MkYMgou$IGWb^%%Yb
zcuqY=Axw_w`|2@#7wXZ7c&Y~vD)@xw>yME{gJhB4`RXyU8VHo1=#3F%!2bRic`nlW
z(H|o(1D;clBRurRA?)Fok=FuVEa_g)SKpEEAd%`x<x3DmD&O%4d-!S;`q!;TvImde
zGhRI6VQL$qhuJB+c=V1!3gQ_rL!lAuw>lX`^2Vuex(Cl+zLSyW&>Q5z^OtXthhB~c
zuMS~vJsJT21sBzW=#r!IwZQkZa~bh7wT;jDtys#I0l{hK$%34C<iv_8MIQHYRxA@I
zPEqD8{W=LFdkq)Nv0|Yuq{`bG@%dbP?J|VcwJ2ZUx)m)g4Xy23ITnx0SGBjSsBdW2
z%GKc!%}uQhPPnOc`3kKZdweU@>NU$7sv8?>>+yjXXKib*t^4BYw%T)%gGj|vSiY*Z
z1&ON~nkCT_K{>n>upfGPZ96_PgwmCaQH0uxIwx4WY}u-YHC}3}fC_Qt>Se8X*gxeY
z3?D}@=yHywu~iCjoy0M`&dFpduIuo?G>f^$f#DNZ((L6Ci6gjM!ekXf-27b!hEMQz
z2Sz$c>AO8JjsAx`FpbJ*Jur>>S3NL|?hidMMm~Lds2u2HhN?Rwmdb;-xnAO=s|3Bm
z2Tun~?XeFJPyCcV{E4yJXliY0KQz;g()w~}{E4kSY(GUSt&ir$iYX3Eyg11Lnpf0S
zOm+bbsR~8QVQPx0aMCGf#drsz0XWeCT59Vkwel$XqG@_l`}~GA3u~7(H)!<zKz(xq
zeRNqpVce97F<(46HUA`MAXJQ-HTkd_GdP7DI1pjrK!ksj0}(EvX@qg1erTUHdQWjU
zIGHHs9|xCdzaP142XSbJrq#8yHMQZqkCv59%?+#Yb-vy~=NTOEKm?kDtZ1#qyrj8-
zzSuYT2!xLeTKE^U02OuL6u&MYA~nS1;g<skCpeZI%H-jPYW?TaKR7{FggrfQs9&#Y
z2W$6Wthb-0Nr%yDzepNIqtlEsk_dz_pV<1Qu3LXGOf$(nU1!0f88c=rSb(1>Zq&5-
zCoDR7*1Uz)v*yn~Wxlo{k}`MJyc2LDkBVO(iC<8)cvkhvRSRHiH)D==aU@~hw0TwY
zW@{HkViw@Qo<(z~&DSoB#4Vh)U}5#_X;pI<&7Xxc;W523=4N3MWwd$>GYGDZGR#mh
zv4$C`&qo_(q`n+$n4zf0d}av443(m&Mhr73c72RtMjDMhOw!v|w`qUTtq#*pO`}63
zCgYrlpXsSt!^#-sGbL`*Q}c$6PK(%PJgi$}o53{rASai5K(V#1fxoHTYFccYu`{e$
zMOsI3)wr74m0MT7vaxtdc+Xs1Go}>nIeN;}Jrz?r_KYg&(B|h~wP!HjGx;8*`xDcO
z^-FHP<mIZ8nwyJX>zh<;Ff<g<8-3%7ErtdIdaJLjIFX@zKyUYz6o(ng1@vxTL2(g7
z*?`{b%POAAP$r-c`cjHJ7zzX0*B2=6(5e_t0sNtTRc&z}&VRT&e8S3morx~_cp1>_
zn2+ck0{=K%>v8=Z%!-S@=hrRFgR#++{5rt0I^t<@@#DTu-V4kN@EzRdCjFue{y4e&
zO?;qlnzkLtnE0%Hap8#py(~Psenex)4h2Igq4ZF8C@(ZPR2&*n_$$*)_)<yv&VXH(
z77P`SS!S9?{1{+}z`<qprdgisfO*kic3?ds^dpnXe+2Z@U?@Fsaao-=A|-GkN8IUP
z1XaYikP~4C))L0JoyVL?GzbcY%t?!2T#!(f9#~iKKrnRLpcb^ki`<GAd^VN>9?_=E
z1%8Qcv8hLBqyPKyNpxzCZDwQ)%E+*>2l$ma={csE>%Z%{+2L$6-aS8@op0)yVcSf>
z2d|hWX!<;n)`!c?z*D6|mDc;H{^HdB->2>GtqkLWWZK==nCoPKzmJR#W|fp6NWUw`
zx*LGcPR7qeqZM%r6J47${e&d^C^Tq2tv%5v{`5IXSX<$=>w+Sg^pjHY3zr|r!$v!p
zkM*3DAv{dmH!X9+<+@RqN!ynm$ZjE1n+Al*kx%x@`|-(Mq4Uw+ApEN2(ViChXpbHb
z=l$sEL44apzp@|1wGUxR_qxdDvf6I`AO#*_`dy-Cou)okqjiJW^i=wojgnYO#im0t
zFHq^UIv1TzvTdJcovPA_h8D7PJ+mr1DedUAFQiRLduv`Ae&E}hndrh*VfxlPB}J>s
ztV}W!C!<4Q5>%D#0D&~5V7$T0#`s9r&BWn}nMvV6GX^clduJY2BMc`FA4CSigI=3A
z==FJFNlVVe^ONw<v>ZIND%*W5)O)3fNlH5o6s!^ajHFSBDa6Y!p&Yq9WjsE)Dm--%
z$b*%G6JkqGHAUt58_t(RyZnmy-xB{fXbh4ZcpN4tnubpmk_diR;y+L@$$P@1Sq-J@
zXb*<5NX+mAfhP+*M_`OFrU!)qf8Fvu`Nrn^Djkc^^fWmB1ZwAgN324k>d+ShSi9tG
z#Cq(!J?`LO3S%0kW}Aa8^DaX-3scQd*fNtc%+U$v$be;5Cc;|PGLJRPn~h`&-DjjR
zN^-iH6b76Y#BH~c!jUN<0KYJj2ta6vY4OvY21bLXQJHSR0x|htmIg+;qt54&KO&#2
z>=E_;)8aoT{)^)GiT|qjZ;1c4`0t6&)%V=c5pf-OgqFQr2Rxl*n%{vDoGzgxeJif1
z2vA;U{fx#Kt=D<z8GC`Z1aW@n(_mYeU6`}{NPtUmQ5nT0T!z312lDu|M(4%Dnxb)q
zC*29sO1%d!R1UnmoJ5abC3xs3a>;1#DEYyijJQ*9dFZ8}zxt!WPC<Y2><V6#TLH*R
zkJ>Lk3PS<D`lkL3(S337eDzJkb9qSlQ8ysM^W1c_3w^2?<GzL%TB8-0-i`qEJMng^
zM3O+h5tkS5a=;EAOBBF_=hK*`Ux&C;arxbSi13z=`s3GrB)}L)Uc8Ju0KXmw&!=I^
zydF4Pa8W%VQ`u4Z-ooX1ZWd{Tj^xzn+eZLB_06gWO!<i(-URFb`!#A=%}6PfbdTrP
zaAs{pqSJm}&Cxi-d&}1ic&Uew6ZF+Li`K+*aZ&ja1c}ObJi?xOWK*9y^+@*M5#M|9
zXfEQEk7NZoqE`psi$`OZ`j?(dbjd-(G+~lQ!Su2Fq)nVyd6dHM&pv6{6*fI(K*RL!
ztzp_moeW1@MWcWnUPZ)x-xZKNg10*`(&>$Lw+E)t@Q?@oXK0v6^3te&<gja)&aXJ?
z;5P^R7t=6RqmuEpOqB2mPTH=hm^kt9Ynix<2KLQrXsv53np{3%TzLg4O9%GN`q$hy
zYe38N*=U)RU{}X;-!-6Riq<mS_E~6|R1X~Lx@G^gOmc{~ZDB^;C|ag9qGh`BUs}sF
zDNK5uH9jrVi7{HH6J?_=@AhB))iSM#yZx7Xu3yWf^+TcLoKgO;o|;=aIt>f}Wz+MP
z^%WdS9;0oFUDFcX60&K~Eo}|kMVhNy8sX6`9RuCcQP3@wL$@>%x}~BLrCS=rTBS6;
zC$Mg*Ty#sheIrG$lmoqy(kW&44HkV;W?!!8k}~=-MUNEjOBEebT3=A~M=5<)v7<Xm
zs=3+G8aZ=i`1GqTfQx=L4#9<0o&D&HV1j`(a{bmBJqyg`&>7v>q&F*_QBRD{C{PwA
z1<#0cLslpu6oTF;9Lfykkmd+lBZIX@!B8G4j!Y}Cp=^2i&R{5q6i22JxB%dff}u=O
z>O{b>fETLNl<3q@G?);LY(-L)t_XUfKtox5L{GGs^+Zo_%YBx5A|;%Zp6D)gg{vp}
zrK=~(Nhdv#0X>mvK}}@h*vRmKZu#LHr5u7j5EMTf<<KV+vb0*{xC1GNXh`a_lyYd2
zlL7uCq#T+ZM>%u?D~Hwq#j6~e!^)u(5gV%<s$%63rA3rOb6Gh=58R3C;C8m61sTUZ
zqLf3Yem;~#TSYmv6~%kxz{;V`N;$NdF`e2tezbDP+m#9<S~(P(9<3aTPA4Ju$bfQ4
z=_p>o+B`}2e<kG*jaYH$%ecxRZ;v}T$yC+PopK0ETV!*s-6qPN?c(ncAJTzsLVqGY
zma`b%CI0>5KPbM_GLApN3HW?^MPr4`b-?@7l|wZy^+>?49Gc!w<<OTwVnl?D8}cbj
z68;M_mHsG)DuIW#j&W6pp|&9@0hj!H+`Qa`**H7Da_Dx%I%$O9gsTxIdgAENFNd}h
z$G%@Vgnnm*LKG4JUwu<|BkmbL5@5e_=$oK7KMtNxITU^qIJ4v6eGPH6yecl86eW&Q
zfTo1xXnEGJ93rKIgBKzsIKuNQhp0VCdEj^VA;Qys=@3-?QVul%uRqEmdgc~fGzJf#
z9LjtT=~QRG^DBpj0)gsB^bVvP8j1A&D2HYM&uPB{DTfvSuRqG69{{f(%Au@>falaB
z8DVmO{pL|wPaxhY-vN|ESuX>R+M3#h=#one9XWB5XnT~-$F)DIjDLy_v_qmz>X&wC
z{D5}oKfwNIo8l&Bs{!p$KTeI|Pw#Np?SFuF2uC8vF2=z6ijVp|*!4TlfhrZVCVU3k
zA?l(5?a+XBsJ(3ocr|iT%fIBQDg)Y~&qzDOf?a8cel(yRiq;O@`k82lxCajQ?c&U`
z`==d(K0>otH?+onk}Z(VuwS5Wb&bp8=!Uku{;y(zbQJ4`&hY7m=EUfR=ETzt{l;g3
z^iq5aq%-!b8#*KAXqYJ7(1*I!A7dl*4IcvoUD06D6^*ZeuIP2kx`uQ`vC|PpH-x#$
z7SsC8zqM{C+5Iu!Z{5&yq8oxe(Rur`CsMkh23Qou(+%lSx*;Q;ZV0L((hWJPB7meD
zN`u)?lx|3O6iG@q<bp~!<RUBG5T|-|Loh7zYloit?6pHIoRoIxM_5^LwL^X@BAv8D
zhSCl>A+jA}1EQ!KtcM)qq0dx5^ohi*cTw+v`XLNU$9TwHcg8PH)(<J;p}he8#zSWy
z&Z{3%#zS)u8>=5u#zT}A(GMx(A$lNI0^ttTcxXUB6uo}SjfoX2uknzV71ZkNfPRRS
zC1|UEN&OH;tT@bv2J}O$FM4o5KSVrnQ2HU#>G)k0B1j+M=!afJ*egFAy$|U#2v1zf
zZ3sAN6z7Di5%%J32Q0J+&2=jf^5XpvAg#OmT|E8JZ~RDr{raIE(Cd$W=#R)dI}W|C
zA<nBGqH;KTfdlD>rg`uVq#rsBc%(n@yZaE~X_xey0sq>M1ep5BgO~9|!2Qt=QJZYR
zMZ)kv`k@by-XHx?G4K+F-huQ(Wx(l=erOi(oOV8terOT!`lBEE5%Bt>A9@&gPCb$l
zCI>i1KlBvho$?(>KZF-eJpIt5apU7!5A8=kR55;hrP|Q0Kl-6DdX#?XXfVjY{&eS7
zNA|2!d)U?D9Qt#k4UF6<g&`Y)c{jmRJND5Qd;UH6D9+uzuN+(NovSv?b8y`lVky6K
zhp_BlM=ULIynkK0lL6m05PM$efk_N~#ev~d`qyz)N*ux0OPIcm$U+#pC1a*1oy0Rc
zq+>rh?Y{*id=h^oW*kTG;|_pyQVqZ4foXWZ?ST^z{yz_lVWm?XJLJdk(dn5E3~{8B
z8rgvd1D@c4GXPKb!0CV&dSF;b>B~Iu5Ww`BVTb2Ioah&OV0?C_U*mxxCUjEwvjaX}
zTe|zo1PpPgyX}L*!0FT;)L)f=NnE^w_Js)3-%zkYuf_3*qXV7}+x~m%!@}xn+D5N!
zU0ZuYOIv9v_M2RdE$o;z-A(d%W5|jLS}FFLB%ZByH^k$V%5f4s!Py#5MIZI?Tl8U$
z>TJ8WqOQ_?VDx@{2e(BZ=(zj-(eR_a{-Ot8g}W6X@9r1DUQst5Rgt|dk+l-_jLuq#
ztpZg#Z~f<1INrv96DG0J4WC(KXH0y&UE3VjOpCtbqSdhdZs@;X1pWf-VAoeY+Pli5
zDi5pnju~t~aW|m2`?pZs)zIYESd0(9ZG75)uxBFw=WHJMF&hN3P>{U=e_+p?+qA5D
z#){VEP3Kn6Td}I8wi((%>n9&w^SYhFX)_y^*RF1Er(FnD^lvPVKXnyeRCVoc^eS&G
zc12s&)OxO)IG+=F^Rw!<hW6Df-ITX<j&<R6O?7o7jF+u$YHn|8b>km5rCO>GSEjVJ
z*F(SIroW*39{HHQuCB46?u#zQn00MU7c@k26s%iQ+Z?GD?+vK`<1p*xRO27)D+4ny
z<@&WPpvPcK|Gxb=DdqHg?BB5eJNqS4&gtJbSGURrfvmwxph;a<n5KI7cywL_cSY&E
zRE%%iDPx$K@^rM$E9J#lotL5>Z`VDQ5@QdQ>g=X>r=Eh{^iok&-c0WSJq5;3sc1|n
zw6>Tg89y;Dr{1EcV5>cbS^f34o-zdR{uN$$|Nl)l*%<21aXT&n3#4o;Zd`WNEo--o
z(w{K3QFIJ_pP~H5Tdvx>u~>z7==Y4<`M*29f;|g!6YGk#E^I2a=bWBUm)#T6dULPp
zP1<D5KCh$mTC*#$+bY(U&L}pP&g#{0$bI7Utxr~7XIz_bePEcj^!}xfhQAnIUT{OW
zC0w63HeBD4TxwKX!;R{b!>!?S3qB0jhg<UM5kGfx!i*(Zr8fp<tj;<jufD?qygX|H
z;4fws<iFA};|3%5N$rN*UAYh4U`+3QYR~M#Zmn=?r`B!FZrXU2c2(}wPOCd{u-2K_
zZR2itYdz-ljZb}lcH_p58%%9_V$CS?soKsUYIL^LXra{T#=NQ<ldiXBw{+Z2HR`cS
zw54A!F_vC^18UTpIQ^C<%dRu7PxwZlRIARePAzEvVQJp#a7#xD>T!DYDFyfZ@QAz*
z!)rR`-9%-c_^rT<6<NpUeb|u$7`3@6Frz)Iv|wz<!rTJw^1O_^;AUg`El)kyqZL+l
zX+3DkjhnPhxmR^rJ&A*Zc)pFh-J|uI)4QJf3Ce#d%0It5m^igFILdtTro=O;{G+rz
z<57McJ#uO8Ra!}>*+q5MH`~)YpUm52pbp<&dUe67ywx2kvs*SUzqFiM{aaSn@dfYZ
zz0+}WM@h%>++FC+ZRk&9dgoKGNqef+!!9bFy0qa_JCg5y?}U|#BNCStX`MK!V$ag<
z5L!H>b>&X&N$N6ZH+6h<QvzDw1V2peG0}cszd`FoozQ;Zh|a+Ec9FI;d1-dI5ggIs
zazqw5A{k{{<l~5in*%duf+K8d!vb&)VB!dSMq`$iThuY9+dzAE<OXvyx{c|Vfg>!b
z0m>pAVG2iBs0~tk62K96phYk1P0-GEIU<}mpIQ`kB95@oqSrG=nBa)-ZAw6om>!O>
zT#g8Q!~R%~pfXSV77leqyAww+f8S&iN965~BTSbgOyLL%9ASYY5`-hT{1J}O(u=ek
zLW%RiMK_Ms_7q%aX!+V0lx=WzPC+|3AR8R8w1YTc(YG|=fJGgJ9ZPekYG2DM$jbmn
zZh7i8)z2i7ZCx|5>6ZEjpikA+9cfoND*~EDt9IXy+}zcJ({$~bJmfModu@7i8CC{p
zUV{kspE<$6@nMFxWx1ZFV+Tvq-257Lunbwy-<qd=5ICY`bc#`u6%1L4$>Rb=`6*^e
z7KJiarC2BakwU>xd*I|$`oZ7JD~GE;n{6W1TTbbAe}J_uSGT(hmVaiEZI3Ro%|cr*
zL*-CgI$(l+aHE}O9KB>w8-A)SX>VN7Qrp(PVhQFM=ke~>GfrMmwV?W_CG0Pmx!}|#
z``w^9W~cj4_S&tavWa6At@c;{%LEU=B1a(C?OC8#lI7lvQKJxi71v}rr+Q{OE$Gmi
zZw;=4)2NcwisLG$WnO%_d4+McJ}vX2(=%y>WE?die5}5()(k<ce}JiQAQ}01^Aj)7
z3K14rU{xY(yI8?N65G^rI#y(85sFrx2v4taIhntf_&%k54C`KxuDuF}!s~Y~*MDRX
z_uA$Uh<nZZ^;5o;c|p#aqUKOIXV`0JANQ9d&q>=53fk7RU)k#yH3Y&1=QkHE+H2`;
zd6vHT_m+NHO=z9jW~T<)E}U$x`|8V~RWFsBgY1g}<^|sjtS@*llw+rqzG|<Y^jvAC
zqWXs)9KSW1YQgzSFFX3SfL?v6r62QGq1o=xT=^ZQnWJcin$2oEqv#EAYI9&Uoi(qh
z-u*((!&#+~vK~FA;QV=S92vZFM_@%+{jhsc%GGx2@T<+WMDObzp?f!&*+lZRUBS@L
zHw2neOVF5uKNlnMH#8E>d-am!q;QIDpOK%PVyEZfJo%)u;pHQavIm=OmG&TW-6T70
z5fBGeWZ1cBwp|bgb^>E(=GnpFNu>p)1xMLK&Gt$=&s=weoxTVLy*U+#sZK+_qLEB~
zPExWWUyw93XM9dN$gfTV`L##bX_J7KU1IC0Fp48#puhEb76t|u1YM`T*LWxH;t@-P
zGXjG>62Zt25pbp}0%o~;y`IGf)jtZ_t<FL9i_=Ln^E9p(<D64}c1AH8>mH>3l@6ot
zF_LK(4FY;C9Y)_{q@@Y`6*`Q*M;%sA={M0~^gZgZ`bUGU_^zbappCCN^F4eReXkLw
zWm>}iEgweTYh<A?`lCS{ccb561fe6-AqR}{d>H)=Mhd;VDB?2rF!~#ebXuyV$fw-H
z=x;FcXnhxvW*UlqaN=(S=ir->F)j0g%dIQSD~&Hh0IoE3JM*Gxus;6f1HS?SBw>O`
zLOP;Shjf;_{gz;tK!WX~LmdCusBaSq_WBzn!TwvHZbVD4V?K&Vg}4$dNhDZ%e<fI~
zT=Yt?W4{dvMl?x+ts<HSmSCls8IR{bm{aUXuXA*gwDF}^Ff`pvwOa#iEvKO2(mof`
z>gy<xY2Kv|cBEDQVUkwiq+}9RX~S%LxQMC(5>>jHTH(m2KYyO(lm13zjA%+eeH2$d
zIj7aKocg*M814)Z<k#O2L3OnmM^as5#)_&=)0I^Z#F159rYo%eK*H)*7AaO(yc|iw
z>Q`1aOBckQOv36{RxW9ESeTKp`ju6HsSl(N39ARK3`|fsv4e%xgH{gdh?Hn+swIqk
zg-*iiAuA1vUy?Zbn=GszvNAETVYxKL6;=;fgP;fF$g5mo^^i5RR3d-L&3Z6jzYULc
zg#Jdfurl8B$tvC`8MC%TV;XWD>dx7DP?fNpOONcFo#k|^ckgTqTO#0P!F)UpVYClP
zOlTlgJc6!E<WuT-J~&$G?M5TbJ0(`Az@u*?Xx<3CMeN1H^Ou8^{FwY3shWB5E`$-#
zjIb&ce5l|MMtqcu6iVNTgXtU5Njn)e3JZXzRMS=Iry~~ILv+nyU(>TV8XhSjIT}8Z
z<3sF0Ro}&5q`=ek4+P@_ept+hDtOv_ekhl^s~KUh!)_7_B3q4*qP-ue<@uPv$3S@|
z!jIwF<EHEZ^bu`9&Umo#)vs1~@aY*&3eeb121ZB~mtN36)AR-G5w3o!g9U$-YS^x+
zp13Cweomo1C&~4m<QG7xmy_W!LC|&`9tWcIIJY`;5vJ;Vq@tbDBbrK&Q<}MOn-N4~
zqj1uNMi*st+&lz2-FE8)7XNagJ37c($SuQN^&n-Tvz_(5PP-sP1@*e+06_0_)uKeN
zoRaBI^cF?vy~y#n>#sWa2>Izz?&)s%z+4z_M%NPdiMbq#;4k82N^xDK%B!9UDs*g|
z(RC*KoL7~Sc$4!YCCcq*D4~>UC{c0s*VIsg53wF+C<RoH<M$uV%T`0_Rz{6_6aXO7
z00$z9N-a($?$1!#p@z~9RRA7%$mlxIr9ndlK>1<@%?P(~M*zz^OfWEHI616^0mQ8J
zhMVF%g$Bm0is4l4qDBKK^RuTq=<uUQ11I}O12~x2b~ESZ#&Pl|A}~VL%PBQ={A0K<
z8mPKXk%?2T#)ZNmnvN{Tqr7e&05GhGiUSRRpHMa(cl}9sV4xO0ddn5Pehh#|m>%x>
z)9wIxI)>g@U||4A`J4d&R;3qD^Z?*SM2hPw5kg+y003*Tt^$K6G5|O)F&(>jCnn$*
zOytA_IzHi3Ix!*1IWZx%A15Zn9+co5lMwP9lYmtiUkn}lKrVoV83X<kvWoMJ_>j81
zs)Kn>3Z?g9!G?T{a)v(;_(OrW%DDjGDLxnAc1a(>Q+j0NbH=|PZz+os;ZPF(XxD${
z0ri{X9Gqk+om2W}k)2BSg7_#s!{A8XXa-!)rGH!CzbTlwhSKrFgVXg)fsYWlLf~Ts
zo+j|g0z*b|{&NJb6}Uy<3&dY9@n04A8i6sIsa*PZ#s4pf|Czu)7x;03pAs0o!1+)w
zt{+-Ilj@Jw&m!Mx{m8Ks?;@64Kjy;|nv;t|b7oU^Ul&BZ)f^mj0XMPJ1^CD-k@Di>
zCic+<?EhBNawy)zFa*;_UR(v}0vW~}nqjO7GJLea#|eC*zz|WKzF6R;0-q;vtH2is
z{AKac^qj9-U^G3$PSf8d@jsLJUkUuMz%L5iC-D0M|F44aZqf!(J<$cZ<U3t3-WdS;
zUlAL>3%oy%fJ6?>nnz@OT@fW;9UOE;B7QGg=3xA6r4vAKl1Ca&07*AT2h5Q+P5?=W
zoB)!fP5{9nAwWqEn@MSO0tk)>!3iMA9GODLf&9V<5dbHpVJXq8Y57#Dn>4L}{7WO_
zkfjC25s%?4DLua2V}=@nwO_$^n1+4eb2{iSv!F)oBc5xIC7mH5JO}xQl0O=BFy+KL
z2>@KY;EWsc@x-29g)weIOpJ=4(a!`V9eDJ1jB(&lrw=Jj-z^~JEu<K@FfIrWFFlj+
zQ1BQBPUrWPB-nk(HdO$xR|<g2C@xrpzz7HO_z+T2c(d``dQZ9&gb?%MC4oc1HL<Qr
z@VHSS-XWB%u^u$EJG)bG_mnUFdBDsqD%lNJ`|y4T*!`qaaLHSN%S#Wh7XDO~(!9=B
z-;B$U2!@PtzWQbs1LJQoSemv0ah~U94F-Ht9K5d~4$2J2Wi=v1{Z8$XDzU_XH{$Z*
ztpz*>7vT{TlOsG|eY19<7<jS7IA48pQh-Nw@jG9A2bBZwT|W|FUw!k4hfj}#=c{kt
zD&RQv#Q<j)ryhBi;<-~K-Rt@4k^kSoqcP)mzIqfq20W6Te&?&l;D>-fO96i8tH%%;
zlTJMxKBRj1cIO&`_S5G3i2=S3mxo`5bO7Fn%kO-6L-7nV9$)$JN)`amL*FI)2tuCt
z;R^x3;HE|b6zAc;5mb*FT*QCi9d=aTw{Usrjkp>x1Z<4^2r*uIKLJeniC!@-a)A9u
z!Hn32ct<`W=s4)4qUpT|*y)d9f<^TG^>`c4C_+3v*WsHu^%#|m^doWkov$9Fz5oQL
z9*$g%Q;$(IfY*<Dj3PPb)MJ!9oap=NF$&{eFG4)kBNrDr!t?b<*)@opM2SA<t4G-b
zNT>WnZ;apq_V-5_#!-LjQAXu(>T!gJ-Z+Fk{8C2cSS;yY&sX2k#HUnGDj#Nj?5KRl
zBjn+$(anIJdQcydBfL}Kd-2)<kHSUt=-o^%9=**fp7AmmD?Yt#NOS6&?!ohyZ>NWz
z{CbL8zPmm2Fo9u5<*P%;TaQNoJMDsWc7)f0kf)tTzX}-NHTa!=A!5Ar-URH>n=IJa
zZEjNK#3GOTxZUO|#!s1~GW5rq=!lJ6vI$xd9ym%n8U-J)CK|9NV(v2|)<h)Y$q}1x
z=MZj4r`Ip00m=a;cBWzBID#K{0HhB^_$3caV)<<kOycGLJa95bk|T2Hc@P)>y4FM_
zqfq__o%#v<tOF|<hc6nG_;9R^{tij`J6zk5j`laG4adX3o#Dgv4HR!vF<@<U7_E(}
ztNF~^>gJZ!&6)$OZmMru6KjYB!>gE;H;Ic`4{{eH_J{CEw-FqF)Xc+ch(x?MV2Cte
zh%{h`v}C{#N#vW_`BiNY_=Le0LIZ|KuiMHH>Hn#<I!iySvw_2Fh{Tpfv^OBkj~-=}
z-c9y1?ElvO9h)KD6VD9k8a6|^$!CUiO^g}RHF37yOL@{~hV(*wGo+j1ZoNly)0<+q
z-t(IwkyVn{(g+|M8o?|H`|PEvefI7!P1<KKVutkA$C)AF<^GXw^1gcqZ-#W|KXzP`
zIHxnvX>_N<gu{T@OYP<~?Y`UwnD|(YT4xA%7{)Y?3Quh;4p-%eHkrAJ;i)x6jg5$@
zMNC@mRKPWZ{@!B_dhmwOpclyOsYDyr5h%z#d)oA3ZIjleYg4pwHw0B$uQp7}eQ4UL
z5uBRQoF0=`%NYqXBT$u``5UHPS)>(r1cG@FO<P&h*lm3`qwuPYLG2+jPdX}b0*sS}
zOzpIvxcRn>!j6rac0zXmCOukT&t{`DSsRg9596A|u~3orZR}3#Oz2M2Ue29`ng_bW
zS_PH6Glg<?B)}jksXNf9^#mHLHmCF^Y_e`l`i9*Z>OxEOSdBra9eS*q#KuO%P&=Sq
z0MGenw8W75Zd==xdqj_wo7jmp{wKb76O6@Rz?Ik?@U&5&J84{EXHs_p?g`zAJq8SR
zzRGQtu-VWybSJ|IDj9}c+Ut$i8QlhWz(_<7c89?i$8@J{GJ1{NuV_zh(sD0t%+wyq
zvm49v|NKoe_fIur2Ael(d1p5c9vsM<&^WSSecr`2!#A5XSv5m?Z8Cv6#C&0x<lMg_
z^Pcy>sb3dPO>;Rl<?wTA{@K$mRXj&LTQjPEoJ#!Z;qUXnsp0)_YM427rf_O+FL7#m
z;(Tyw!f4{utGZLriz(VuxxWC<2D(%KD_r<r9b-2c*CzD_8Z&MPG@iXV;l{-4!J*SH
zfAXx()Gm8d=-N-6Pd}x0uyaczeA=Bl{qm=7hY?^x;rvYry@BtA3vbw1p#3)Y$xVUY
zq{_riNxg}<C-x?=QR0_7Q*WczvU&}z-ovZsZu0VKD)VZ}KY>?MnOD>Ad5?a_`%S!z
z8biZBnR%T_>z&#+-KD`pwewo!+Igk>?Yykh{%q-AyfVeGbg}fZ^l<@8H}#U;DJDfG
zCR0oxt)Rhc^))v&A4S{DE3KcE)t6^S&nM6_Hn$Ewo!$jo6RXHh7>z>P*5J?5?&}k6
z%~?skD{g;wUwCOB!0u}=a!1>J{Q)sGO!HvAB`)9`>UMB;U$nGDx_H(KVePJnV9aw^
z3l7y2Ym`$Z9V#4JzSFQoP8uQFd54w<X$iZCd_+<@)C4+#aQ(KX_$s~+c!uo3e!N`2
zSeb+Uh|R%*6YeEjiZ9$6O3xW~-8si^g)PN;WdnBfZLt6Pa^Rv#M%JU*k7PX>*pNCp
z;hAK!*$yUbZVsJ)*BNG(ebKOYtNtfc$QEF07M#l#U^zL%63%(E(mwJWWEqn?v~2?!
zPt2JW&`<kA;G&r~MUhMR=Dy5zp|;`Am<_hx`Dm#5?T5_*`=ZOHgqE9&?eq~}H;0oM
zSj#CDJIaIkLtp|n48|Vmwl(7G_J&12D>(m-@oWONvaG)12ZL8u1PWGpV?yVfjVRnT
z!O)L3n7MXKVAcF=v|IY;Vq`u~BNIn2CMUt5B4J8?esWS-L1|%9Qd07*cCOjnWrt@2
zAuF@k&P#)F7+HUXF38SKNwQPMC6yKpEn?J7Np?oqE-)J=*_n&&1hZhGU1Tm!L(bt9
z+1bfSNhx-ivL{W4@mEfIb~5{Rq1i~56}cn98#*}32*{6~!)6BhNyLG1yJC61vp6t<
zaV;xoF-|`#+VbmmF{oI~_7o%prnr`0XR|rQ!-%VMEWehpHN}&Nx-^b8#W`$DLEl&0
zOvV&7_}EdYD*s5f6g6R5g{CFvzmq9NO(rR30qPlKNl}wS`meWwEePh(T0f;!uw6wh
z*>EvDlg%n>)3F@Q@I`C_R-3J|l2OI75UtzagX?*=saTepreNb(*Q8<@*9$mCk84q}
zEFS`i@)?hXR*r)LPSFXiM3dDyH1O1e5st;c7iZi)E%Qs4+gDgunqOwa*hW*IpGjJ|
zaXy2v6AoU4T?;mS79z~}@wxh15n->BJ=iA`VVPthI_k~9`kCJf<wuFJEQqm@t4WMO
z;H22rDfRY-x-$+S%0jEn^X-&`Z)KV5ZoMzm3PHwJve!QmYBZPH=|$I?#h;ESyVEPm
zGBtY9|Fb6<&+GjXWtmZ;Y&k@koioHv866R3c8Pg@7lhfmX-b$4`T~U6QW9px2PMqX
zKi9%+yEA0qD`A!uSD1NK5Bl?Zl$n^ZU8LFzdK|I#TRm2;y{Nl_ZAToz_B-8`Y>$&<
z>(d?4rst7p>(d?CrcWZ-)~CC|?IaRzeY!|DG821Qcjei6EYDunU4gch1=`EHN22Z3
zU6J+=7HNBRM;;k<u1wpjDn$b9URS8?)m^E!kEPlxLW{-PD=r;0^`XkO?LN77o~bWz
z<l29*@mMLE6zhw|ZLoOhLl^<gxE)q5SpdAwQdTa63xhYZ!huhyQFb7d1DL0=$Ar3S
zD9+=MJRcwt!gIRnJxLU_T+0(+Xnnvqk9|!q)T}d<aS^7_MzTtQPjn=O2#_=I=@S)=
z${`Nf)dQzGG4Scv#oMX|Z%gv2kz~D6QK4^r9QQ6>zLlDOI(wS_qGopO+yLN3pcZjF
zJbI9dce3#}l5ZpOHXxIBAH`vtD^(R0&vjAp2E~^OJ_6L()NIn`LdT&#0fC<bc{>sR
zIfx%aDRhToT}30H8M7&x?#42SMnE&xb2RQouM^!1;C703-AsfwYWf-MY5H7Bpu4__
zBjI6ZIf|q^KGmfrqAzw0B&fRqYafc-j4PUU2{3++{+z?UrWe82^deknYIKNnghD_P
zyHU7PCMp=!8I7dwlnEX0W+DWy^Ba9pMvKd2Ui=)wR5)Y%frkL>Jb4HZhiq32<b6bB
z2*7^F=&C_!FrIYuA=L)s2K=I;Uj%_vj%Kq>JeIJdoM*sLa(z_dfd&lBf5f^E4+nW3
zO7a*<acEKNVa1zR5+2vdJ9a2PJ$t5u58pR-DEUlJG7S{empVe#*X+9687L(jZ=l;j
zRmHnGLkQ78+2ITnn3v865mf~h&vh802E-5$86o&Q?9uzcH!6iV({ZRzK!64c4OwQI
zqbWtlU4KBL5zq``M81QA6*jYS2S?)$9+qfg=Is>iI%*@&Ksk{Tblmk$HBdT{V+lpl
z-B_;1#Bv0$<4D|%n^fdY2u9O(1`4={i;ram5XPOFnpz1>jVwkNAvn$%C^TegpcGO9
z-6_)oPbNZOH((rwX6RG4FrT_{7=GJ|3w(}^!;TS4psAWN20KY$e7DNRVG#0c*|b#P
zCV|_<Un}vK3%pTaus7%H7I>S$JH+29@w)`RU*M+&eoo*w1b$oKzbKftohJHZxpZLT
zF@pq6e9I;N76_?u=%TpBW4Ej1D4b-V)1#4x?TTK)+8@EMh~F#zZ^gLk11ai<Vtj>f
z`nYMZF2F`ySh8ezsKAg?3?C;jWD3Lc1om_Z=RZ%<TP6Jhfxj&NS0x@@!E`nY{9S?X
z68~os|0{tX7WhSh`viVpU@;yeb0(r|U|oa!k2fYWu&lSAF7f_|0unhib39|RD2eId
zpld$=#$-dNkuHreQGboeiinekU;&!^(PCV7rA9_&-01A@78spIunr~~On#@p+r@uG
z{MVFk;)O!^=3Mcc#TWY4WCdFb#cvn?YW6<|Mr}oC1QS;wE^=X9w4O(C;>^9^(kTw)
z@kwdmtkWYH0Blb6q&vY<1Uz`bvjLBA5<NaielOl7cy7HX-3cBWjhBSgPHa0E>#77V
zppsJ1X*L9{>xiMqL1=rQn+b_PGhWv@;cCQqo|Cx>Fc>Swtw4+y4@{)p5QC*@zWQd3
z0nU~<c)t2(LBjOMs4W{3sXs<-IT^sCey8?G#YHX=*NwQK(Q#Z(2|_iv2#*F2Il}YR
zH|J7Re+H*U-+c8Q^h@B8O!GTmeRE&HBc11YacP$7Y3KY`0iWhYknq>wd+Jee6kw;m
zS%MR%9tE>N{v=8FdcJxTqJMSAIK+$RtH<E)pdRt+>#N7myFsKM^(dlMd8Zz<(oT-*
z;WKJ08jLv1eq-Eyi1D;v5%uH77_1oMx1v8|oO|Sho5M$M*hj!Cb5kP$2vP5IM-Bsw
zK8|q|=jpeR{||5tF5*9`J2|TFTev*+7<CTd(YX8$<?+%Rg*QFtCwj$#40?Ves!`V<
z&5@6SMxNiOZPfP=>GTKHi5!*BSC3Kujl5G4PtPS;OD;}5%KnP@BRMtt=BvkOsw?Fu
zdX8L;Q;*S=Nbg5IM$ZGDQ;$&ylOy`RdW>F*dW=InJvSE@Il}Yx#~8fq`eW2K2J*nI
z2gyQmaq2PVQN;J79%J4Fo>Pw_h!`BvqcVH=Wei!5ET%-C^VN4Oehj+CRtbVj^o~c^
z!>41v2$<S|+9eqmIl?;yz89|z@F-k_mxPO4JbLu*aOjb&CKr$1Er@sOo6cDA>HSFM
z=jS?dD;_=YsY@@%L$3~DZ#^CcyagB4gUU&c=(WK2wDS?vE;c1bJHJue5i5~S{6zFH
zfnt|<<fIAez$>w9b8XsiZq_)CQ}>AzCNNYvenO>+>5om@{AMoLfK6NU@mK$8CuAMt
za2x#VB}`Lcnk8%l^ZwkEzTJ~fZ(kZM?0`?BgWhtEBlvL#K>ARGU-G~t&EEFFBwa`<
zu>(G&$iI(Gn-XEP;;x*)&-mcIJ{ao&EKQC9KBNoJ2r<L5FBNzg!uR6Z&G2FQs(nKB
z^6{1Bb+Ej`Mu-C^YAsuRZgumgexjCR*0#L1zTUNQTkbV@Ti&*MS&Y3Kdd6q(#=XUH
zY!5O4N4~VTH>_ITypFmteuA@*LI~Qy8ZUSb-kLCd;$gIR6FwZUcN?&G8?bj9uy<1j
z3py_+W$(5lIAHIlsiVBu-pvTACB4IB@8&fA!M-vuu~V*J2XFC7W*YC$ravPGZ`~;e
zZ@n%DZ#@&w;_cQfnnB*_vv|8T#^UYPcouK{Jb3HQ{aU=;8DsHArFlkQ(b}+V-SXw_
za~oPUV^~=GI5Rjhi}N11#mymxab}O1p65G)YeIEXYg>D5Yh44s@Nop!chc=5&9Qx>
z1GqL8^ATKjQ&A^=i+hjZTHA-CxorPoTzCF`$JXzbkbO?#RhyD;7<O$Eu25&<_R_*_
z8%wo@ys_G=*A;XcU3!<<mC>EiqvKGf#KvG(8tzqH2|XFwL$Gj~zbU^lV^eCcF*qal
zw5~j)!#;`Qa~lUq?4ZU}%B}6{F>-@lIgKej#^4}qwlW(nSffp08#LJXXk{F-yA#AN
z&4L9`F~@1$NwCWc;y$%A%gLi9IC(TTj}~z9XjV_4+os$-i8VNYt6P)s9Q+bjRMYXP
zt9oWacc6!H$pWy4F*_{>55sMgDiNNO+!#O^!rh_91o&w<o-C+Jh$m$66V!9^`I%0d
zt<p3cf5kX?HHqEnQcD~m)gAWa%te~CfEMUUS84dYFphBs)g)>~s?AW>G*x~@sV4_%
zu+<_wlr&A%5;>V0dNM)Rgr%T)TPayz^@Ms0a6nk7CrLNpC-o%5Mk%o~xjPYda*5p;
zu%pZ9HepwU^LM(9@0PM9*HyQd6mHs>k+|u5*&X?}XK&0HZ9l2KJYiE#uf8dzS5Mru
zNiWehnZ3g{CF4rM73$T8%->XeduidOj`W`7#$a!9<NO<v8Vjxs;(qq#P-E$hp~jY*
z%x@%WALd=zX<VDtHDpuxy200{eIpgtdV21(Zap`#H?=XV5%yBTbA^rB!dnH6slso>
zhp>`z`49(}xjdH(zDyUc8`PMf74=xuN}ZY7sGf8V6?G>_zh{6e6i*KAwuDmx=q;B!
zUH)+JwC>EFp-d$m<D`f~E=OsW!%^rH!9&j#^<)s9mf&(}s)tKcYvyzZUEa@9&sNXv
zDMUX8rQg9<zFsaM&gvP$v@O($IZNU6fF}{-q@_!mu5pQbh$jaNpS$ByauQDt7S5tH
zwi^X!shr?R^i&G$Q4_mUds5gk6@90q%k+&;YOm*a8$BkDrZW{E^@g;Qa?fU)w@`1A
zo&?*sq~2uYJFP3Zr<f0^(_VYS;kn)%@Kw%e`zh_UhrgS>F-5Z)M>N)SCNys8Ol|Dz
zOlca~RMV+7ZRt#J>g&Wfk=_fqp-hZ09(S;zbbGlcwOjSP-ILO-bDwD_J;#w0>EXCY
z|I~nI6qTA9M_SZuar(BVuRBvcx3;J|L$yzBjT^Vcjq96GG^FK;n|2I`b>}CPz%JiA
zV<E3G*_Fz<jXAFL4R%G#-!xbLYMm*L4C#!t7fDkkAuY60inL9%1m@9zHBf17w3y@}
zsocYP4j_R?3H@})Smq^I=Ejr2f(HpKc>R&Uu9OAWqR)IXSVj@?Y>WhUbMi<LE|17y
zE-8(ZI1<>A&+%n2x7L6J?xzGE>Tng_K>e4%EKfVryN7;^1Xgl4;NV3@c+ba5V3$AQ
z%V5>Z@g=Y$E91*x9&P)Pz)sHiGFavO=Sg545;!$V0;jmW7m+A&BrxVSx+{SrQbrdE
z>`IZ&4Cf7r)*nr>C?bj77*`^@F|K5GV<4gBohx)|i=2`=IJGrBnca#%9Goo<P7go3
zmgP6*MC(a{(+?iM&9iwM3_YET5}h#laM$wEFNF@(1o|{X8-j1Hwl3GRl?n7s>Zr>A
z44?zYwv0<Lj-4k5UE=i1iwhod4!aClfn}+Mf&7_gMa-Yu0#&J`f&Lcjs6G?RB<B~V
zI`nb}GzzZy^KLS-9BL<wG4-*wRcI&R<jXN)@_3j}zH~};sK0w1g$wm;TnlJ^fTquk
zKKb$(I{9)|%*mItvq^3EI<6XA2WJdZz&X_I81KoKXMfzumqnBb-xw8>kA5j3AHQ%(
z$wS{M@aISPu7=a0Nn+JC3QC`45Wt@h0btcB0M1`3c%uYwtir>ID>`L^<AL#g3Y~V~
zLtb}aoA&!`SVsSPx&FGT><S-X)96f?Mz70Wcj7m*OR`E$^B+}Nj~=@%x9Iqjzwo!!
z_tihO_{(QZTz%i^d(V7{{!ZVU^YHP1{=#hvI;Wy>c>QREk2>?Ev#vVxrG>9lE*|rf
zoQEqHAGtK^QRgq?$*jknzl=RjY}TW>#n1fY_urRmacW0sMowkIt1lJr4n3&ZX_sGa
zx6gcJ+z*aDC3DYj9>{uh&}vvlFFpR`@}=-=(#lNzziv2o+qi_>BEZ#D%Er?Ar!HH1
z#w1m?Gry|*B`-$Gch*&nrM1sSO3<H@1ulN!oY35P+wa{LnmXgh371R`{cMBz(Rw>;
z#9s3X-EIn8RQ<zo38p@5M9F#M66jC)l}pY#>dddwb!H##eP?|o>oNMvUaS1@s55^b
z^*1q8U2<74^vHViea*gj^d@v}+vh^Eyv^p@skuohLz9wWcWu@s<tOJCl#edO8J@$3
z4<C_~Ur65QF}TBJ4@%0;fyH)GQfdl0SZ2eeEI5<?VA%~D)9o2{L8YBgoDGBU(88po
z?CkvP>_N$PimA`a&rZ(HDIH!mdOQ;cLGt0sMl+#UqG#9{L+#L9J1yT%*k}(!?~onk
z75dn0lvd9SXJ=>Q8Z<&&vba*^M%c+=*oVK5(;Jk5xLq!*gonpK{1Zw``%)V1;#gYR
z6|POCU%jO_M;VCQmx?K6iz_1|2I8%3NO>nHU+EZ#ugE5y_S3j-i(^N*lFcY7!>?eu
z2wTWinc1|YhbtWsurXPcn=cWw5HTJRgCP$Y<9ygPQkD|PIF9%>A}GtqGKqK*5tL<Y
zxr#6{VNQuGZ5a@s`Y!<hy=@Rm$N*5=3L!Z4Uk00Cv(e6{_u*qA<HR66sGSe*Be*(9
z&uQng`v`{FIr6p-p_2WQP1IMrdGBD8&ed+-Uyyz1>U^pdWqpOrLst)m*e1|4gKKN6
zS~Y!LCO(v*N}0og>r@Qwwa+ol!L`d6XDB2*$NV(7PQ?s|n5P)a3a+hVoH0^$>y+R+
z6;m-maJqwQ>ltU#(Gv4YaGi=dcB+c8%Y$duu54c2R;TF~WKuhUxc#Nznad~=)@K(K
zN*V0?gJ-#z!^bGhKzi^j7qeWR8(0dOElsV8=%nKW^?M-7u|##+9Etr9R9)PY=BwC*
z<3QHIy)cMRm8e(=SAjxB<&5eTt6}$lQ6^r*9Q_24Bhf?fVH-s!CIru{i$s^<TTG5V
zHh7jNdIIJZ9DRQ9%=!rS@h3?1w}WSSqED3aCH^KvB~b;rIFlJTM1_!;!OXBBdcMSr
z<X#HVqa~&SA1vw5gy^Xf^M&agLl2agS#v2SxUzi}xO06LeS(EKOEAc$y&L%K$Y<EH
zcLQ@D!r<Bsd8#}s!Lb_(iSH0U0pX!VDvT3oH<aKb2*lT76m;l9hz3rFE|h5Cbm&5=
z7Nk0Kp;Zf79l8*!1+fm@p*E3#;oJeC+DQbAl97s%AELpred)B!wcd>sPB)F8I|j#5
zC+mKA@H3v>nDM-f8IN(#dHUlP&3FRlPv4@Q6td&ac#3Jp<IE#4^Vy*04>2>I5uaqn
z^U9(pGSv0ta%{ISBkS0NSI6vU#zXU{BX%DD=OcDjE*=*QtWU+xMu&6G6DeEZ;zxGv
zZ_ab&f#y8t9C*%?IXp7=qEPyi*DUb<;jrN|imnWX?q6^2*6oWY<GWXU7ifUN{@K5-
z`YhV_AuVbSl#*XS)0A?W_BeB(F$bOl@f2u5ik+PNDb9hI==`{IpeucIpj`hPh-Xxo
zoJ~>gC_6bFbD`b(U}r9L%jbG7v>UA9I5ii#HSS!<`$dobk`=YTguPoPMSWJBS<%Z@
z?6hdFb-;PiD^_G;l;~A&>aSXvEVIGZG(&<+e$8^{OvBZj={3upG@Yd;O|Mz*tmz6h
zYkJLcr%gXq)27!fci!}#nm4^>xf7?6YU1>|<()abZh5CpuUnqE(;MpOW18VC<;l|<
z>gZ#NXye(_8|vs|is<C&(;Jp&{`6)f|8AZ@y&1{>8=67AX}MFVKhqTIP0O7_4U#$3
zJC-|%nk18`cPw`n)giN}cPw`r^{7mv-m%<yRF2G}-m%<?RIN;;-m%=7)a^2pddG67
zQvWMcsdp@QE;ThWmwMN7CsSXIOs3wo+}YG~k=fL{mOGsq9+^(PYq|5ORi63OyOukl
zy4N$Ide?GhR0$!^jOty>ol?#BOsW3Ia_3aN-Z|BKmOH8XgLhK(p5@M}3cRzb_bhi>
zb((it^`7O<tFG|QtKPHRiPcZN6RY<ucV_iR&&=w5D`sl-z7;dKdf$qfT)l6_%&y+I
zVy0K`TT%0?4=i_rHJB$@e^RG&s~Ogx6nm;E)}JiT9P3Y(XOi_N%QMURlO+?Qm6#a)
z$&!iDN=%IYWT}Y}Pr&v$&!Gv}KIb_!0o&(1hbCbAoafL4Y@hQSnt<(do>PnG>~o$&
z6R>^q9F~8FIsw}qI|2K>GXaa<@ns?(I>6Jgu`?>mE5>Oy_84z(SbN0D<Fr6>!pT8B
zMNii=tXw@$&o_q{V`+`*kPZt!8v9D%cL5HS(X?X_#xh!zOH`Xl&{7$iYax4t>36^*
z3o5}|v|l{`W*0@kwD41@1N*()hFTziFO1`Cc2TYhg89FJQ&zkB)^k8JwyDi3wt>t_
ziAO-Q?&f%SM9%N9smp2Vyl8qh9@n+Zhhp*m1za>ru8&D}PAUcg6i97lfgf&0yF(fw
z&ALscz^BJJ4;5m(&%@7nZv`Cetr=@6p6*mBv?e@NxKlk(--#C*8msGXXaEE>gKI~3
zJU~S|*!py!>{Giu>;vXkD1q)oe<6E{K7JlKjtp^87_+N;0|zwYB1)n=<-!j)DV4%-
zvS}zk7mN0j;bL9M*>I<9FywKw@s2Z+PoE9!eR$e+l#R-GHD|+}vVo1<Y=q%BH}WrN
z1jq3<DZ5m|?c&yOQplfx>mtQMRFyj@j_$?>ihn-v=P*!JZqcuK9?aH7;6!5ea!G&D
zQwEB(sP$e&BmzW%YT-Bo^)=?HW}GMaqc#MgVR*l^2LhV$L&{2b6OToo!PBgtQzYFj
zY!-And-No)n+o7L5ZXtjdk!S-qExz@(<K@K&Du@TbhnYh*a-NEp{UwpNbaPjcnoBA
z!RNa<nd=8nvmT&Gy4ynp7Xd%1#lYE%WNy{HAo6R<MR%BVQ(efi+u}&N+oJ>*0Y9mF
zWV~PP07NbIEEB>VO=NbxfqHXWJwnkI?$lOiu;(Y#3XJFY;oMRv70BVvE%h7`nvQ&X
zD4OovQWPDhrD(7`rn;Qk30$S_Xdts|Gn$WE>S>C$aOaky=r}EPC2;m~pVQVh#@{Fp
z-Km{W4{j%PEC}Jw?L?dyr=2=6v~uzI_mGSLH;cNP*GV)2n#J{|yFFW?5%9NFuMm6N
zA%>m@G2EFLMH4YQMA39-ViX;R*ftO=!Lz8d5a4!JcXNwGBcNFy5;3~lr%E&e{*v7x
z#HeSO7)v#3CML%H2x4{?5u-a3<9>`K28PndD#<w(1Ok+Y?&f+FU>o%#o&t`7qr2TI
z(Fpj<1wPO*pMVsAr<q|Ug}b>C?}jtk=k7<wA-L8uBf|63c}~$eUFhU99o#|3?Ak&_
z+K4<9s~B^wM8_e8KBn3&WKT0onH27*l+lG)svI$rx}#3SaIsa>Ef64SM;uIVFcXDS
zcPmSx5%5)ntbI8bi6+if!?|$hTofHAS1yn{K$ID;15Y`RbK!2jpd{l9F;4<ZaUSL`
z%G1tyaHl-z5qSR6p}XmwiB_QZ5w(Q6TM*l*9z1^z^eW|`4yGLF1$Cz!ByeJK$fSgx
z5#{zbH`?XQjdtPLyFcBz(e9`c5D+~#!s8A!H=^WvABm_P^Njw@jdp9kxe?F2h`NV(
zzvfGn2jkgwJJBs2;F~z}rQH(k;Pz|2MD*u6IY9e3TpvGQqDRq;%5@kmT&x4nmnhpI
z%$F!z%zTL=|HAC73gMqGMRURgAYGv5OBdk1a|h+|&zGWd@O+7$aiIAUr5|{{v|GJA
zRS`A+e2MaZTJxo-(rZ)k#7{6^iY8VAVweSxG<*!rwhR8p%$E4oJ%oohAv>-afxW0R
zPrUYm$ge5oz_TU7<yk;<nNCDT%$8^}dOt`!%Y<<6$80H@5J@e}mXycyB#=Yd`ZZgM
zCI!x-c7l-Pb~?D(QZ%V6L4#V#omci_zC^fjTB;L6^Wf%7OYvZuUD-=xdazfB^?$xZ
z#CX0GOKcm6l_0tQ^CkL8OxX6yn37>gGqL{9mxvh8mtu*5rD#S$??AjjKYqS+D@f5a
z%Dy$GTo^GlU&7$&*L>+NH95H}hK|gaz+6lx9}J?IxbwUV-0Pbzfes#N$I=07?{Bgs
z^Db)N$ZUzKM$@s_s`Y!m6vf*8o-ak`>fd}RI!_6z+94c+z<%aS(RunaUy9B#5l{KJ
z`BGF4o-g6WKq80Tz<!WuhCbQG?p1vAW&not<ZbOf6nLwqrBOUaSeX3VC4GcO5IGW&
zyyIXUY{EP?jhu)Ze($6cZm!B<Iq}Ch0S`_xxP@?$hc_F17D0kv5Fc`o;V0Gph}s)c
znzsc;S$NYwWa0fB(*({G7~9EkdWFEp2|QikQv}9J6X&lHxL)A%1zs)ir2=0m@U;Se
zQ{Zg^|3Lhoi;ovDmjhCYpM&}_{Ck1l68K$#KT<Fb!eBhwM1k@dIRfVkJX~Pt`8j=p
zz>@`@E%1o~pDFMXfzK1TRp5&R?hyEDfj0@fMPSsEpZ7z7?-KZafgcq3d4Yc?FzQG3
zrWFp#Puo)wY$gZ{@xySTz~us03OrNbIRY;hc&Wg6#c=+1fxj&9R|URF;H?7RDezAP
zenj9s0>2_KzWd<vO23$YSFjaU=~jvO(*BmTyCv;yNjqC>1rO~^^sJ2nUnjn_ueDv^
zpNKE*YCRz^_=f6f{ZahCDBrfl&k%p8_+yo?q234HPt-<Bdp581f31c@a$w7N`-$3@
zs^ln~WEsN9^O@`?x=>YBN7M8Eq00qE7ceYcprZ>I{)(i7)fwI_@D_pZ5cr1z?-CeY
z!uU@L+$X-Uxc*mx|Do_`S9Iz!11v-N45*nIE*4l=-S~pUA20E91wK{aB?8w7+$``)
zfiZ_*x|a#ON#Jh?{B421E3mMbaksz^OZwvi3#-vwoy+~cr2nsiO-sRMqQDSM^n7!O
zz~cnQ(4hRL3=Q){fu%mC)W>WS{4Ytm^p7e1W8N(3s0Y)N@|#kAbC0AyE$MFv{I-Ho
zTrQu50OhxG1uhg=%4<n^Er=SbkA;3<{Az($iGPLo-Qs^w{GW^esQ4JVoc|Dqu02K3
zq4iKIkBwIr`)D`zTg1OWd=Y*2bplJfkq8)s{Pcp)CI5Dnj&tV;g0sJaTVzXNuL$sd
zq`|l>3gYcwiv_2M3&<X~$<Xu}re>LgP4g~8Hw#nDP?}{XrJJJz=16?KQ<(sxdCNT3
zFmE=JD0H8Z$|%WUGbs&lS|V<{jbx5Y2?F?q5h4JNo`)x~km=R5e5%e(npQymrC>br
zk<LEm2|P#1l9J)mOBQHg+M$Ba^A6y%4}4As9o`HX@$4g>YY(O`34wlz>|YD!8A|X2
zFb^OfOv(NW;=d~XN18SS=`_V>KUI7%CBvY{``kh}uz$4pGbMeV_-Bg0One9h#=jC~
z2}HkBd<X%K-zxBS@pnqTT>}4Fd?`2f`B!va6aQVoNBN09?N`k{!bG3uDGV2hKT6@7
z$A~{${8PnWEPlPpZ?=lRR{TrF|C;!y2eps6Mf}^vmwK2Od{hqeLGhm!zfYCNd`tZI
zB>ry-wgTd(DtcDFz@_4kR`}LLfv1WOAwlJ_77Dyne5ntqmZ?3g3&cl#2;W9OQ#tJt
zfyW9A`kW5>oPMJCpwIE3&wiuCLl`mMMG}9d_?;5pEATe)?@;jpl$-Je=8L~X{N>^c
zy@1dQfF3<JAoK#D$N6`Nf48JRAn+c6Ul9LQi5LD!NL1~SkRg7)!b=z-@Hp|&9`u}q
z=>pFcU)m#~M&R?rUn%$~Kec-T%Fq7QLLcR480BaGc7>k^zM=XhJ}CZ^;=d^VYl8Ql
z_#Y`hXo)X;6O?`pO1}otuS7Q}^$4P089q_+oi6?|Ri0q8`0aw%A@Enk?-cya0^ce=
z`jzSaOyK*)|Fz&hD{!CqZwUTAf&Z@jkkluHcA|C<p`D0s2=p2LiNL!BenfoGXFSkn
z|1F9CK<NHW!AYP`?Vcp<m6RiJk;<1eO5jR?j}~~Q<d^<Wl6Fgy@dhhyer{4L<9`nJ
z?FIwW#)R%Zs9}UNB@P}r6OCicQsJmOnY!tbn7}09PL05Bs1zX&UJx@UcYj$I34sb9
z-i>%}y%#~k$428NgSG+txENO@cmb7?iq1^x@L(AdJ_Wv~e0f&`1_QXx31emzg|`VX
ze!$1L6^QZDyB9EifX6sree=OA+AT3yn&zu-{{I07j2h!Gv-Uo>05jnJ?Au*96?oL|
z)E;Ofc8R#7{k{9M7M=<iFFeM>;9y61zWNqEh+@1U>0ZxQ-yu7IN4(&7zWNr8#0v-m
zEynrkJNztQoEC$nX<tKJFcLrfc7&b!W=VXUdJKn<(m#sib3?v*jNA!4DvRIw>QOcx
z^`N<{-}&lM{sIvCQI8|X0MDrhCW!2)9=?6MkHjxFjrz{-?n8u!Pmla6;EjGHz&^Zj
zkPpGakH?#GB=E+?!GkdNK6iRGV5+m<QJkmWW=sKGgNyjo8ShkI2yrjH89jhU<MKP|
zOE0}&0H*vzuNW6Oz_c<QMekw2aq8>ew|mCxz;pUz7{cU;zP}!ShMep`JUy3WEx9=L
zIDy6n+AzlX>Tv>Iu5LX>2zH!$oNx!y`caP)ehoaQ9-|`k{Pj2i^)k00o$7%J1-m%)
zIOzhUOp<i3=c~s_KR_boCwj!&<l@xhq@N<bAN4rt8Q?kfaO5=6BcAl|{YifSycn0?
zp?+R|nR`57swb5%0T(%<NAVuMntO(dXS`%Wf+M_B;Cu0i??>SxdP%s*#iRFS70-AX
zj1`~WHAr*no9@B$m+xC1dV@T8{_=gtLk|-mc2vGPguM0mG2~h|;;0@-XGeG~2zlCh
zKGC;TviI)aw|o9Vq&n?9SunA0_oT`qkNdcNyC+VVq_*uY>d(I2S>ND-Is10w&@-*P
zt+B0rReS9+gx0kvU*NhGEiDbL?OHju?=4@|-m;>;p;;@hZ{Uq=n_3&3a8v8@6<Rqy
za8{_*YnC@uH#XGPH>^@wv8i0$7gx8{o{JnrDwe|XRkbZhT-DGliJl0`;iWKb{>kOF
z?d_|Yus<zrzb({O)H%W0Wy@AItnpG)1yqQUJ-Q=Li^M6M+Eul!=SFYs?M5k#mfAW+
zG(x1ATZCYL9Vw1m$IA{**yS8c`^Wo;B(9S<hSxcWrsBE|4@?rAMuX#sD`~dYArS-<
z$Ff6y;^yxPNFKr49T@2(rSJB@H2NR%z%(kK^}sahU-iH=x<B;5cze;3igKWj87dB1
zkHC3=OB`4w=oLPAI$&xKY;J{7cbN96Zfb36KeWxNOY6(A_c3+3hwZ0mrS;L=STV(c
ziESo10JejMjfTU*V4w;`%NtYSq*Km{@eV}nHqilu9V?HbZJMVywa;%@v#@qqbA#6Y
zrKbA&=7t$78kSd27&m2N%%0Cq%|Frh%@ZfiIIP<@JB2K-8`#5nU=Qbii#?n#p=pG1
zp{~<s);b)Cy?#qK*b_A@scNljUR~eN|6DT{oO)=P7OYsks;*(lLcA8+makaVGJADv
zU3=4t);4YC(MxJqu54Q}t7Tb3eSJfH(HSdNeQ{Y_9>uGzrLC#08ncR(P0bCf${X>y
z%GTX)*f$s|p{cG8(#ws$KY<KXX%4cYwHou1=7u(;8JAF&j|@s{scmm`qwbr+=$>yO
zB2q(Bn>=sU2R3=uyqi4#P_6$QwoRTrJ#eTyUg6t>)vaw!=eB~k+8SX-rx^*6n7YQ=
zRT?%d@a*(#thb-0Nr%yDzo=uvVRV|3T_FcTm``kdQ`fD(7^azo*<|&}(-zLDUa)A!
zj9Cj7;3tY3HEsS0i%y<3Z(;SU`SVYiuWg8=%$+sw1msci>m%_Csus_xKDlZED9)Ip
zT^vc6H*H?kyxH1Ck(dQl^G;YaciMdI!bsf0Sqm0c&z@E_chUS=_<k4DD`RdJCQ(MK
zXDe!gtE0A}Rx!)?wcoI+tzmX^?YWvU%uIb=*H<o7GXTI=>dSz=vjbyTqM}aI1ezn9
zyrRBoc@yUC#;|0SqNvWUt!rOFv9yhwu|8%i>NFaAn54I_ZqxpvTOFpInnv4CPp)p)
zex|2p4J%`?Vj|$%^whjzqthb0Q9rC(v>P?k@P5k_wHx(T)8gHzcZM~qNb4xB8eCJm
za_h=hHWp6_?-?;=+@8TxcJ0Y3*`;mDziLmA?oSLa)-SpFl9#KpYHlumt*@ZiVkjNZ
zTYXu@VTRHGz1x>kJe8qjKp*r4iaWF_hJ%1Vw6Cfy?$c)Mx;uQr%6mylI}XgH4Z*b@
z4E1-4#72C&MS}ccX9ln7^kWeVXCJ%k*f)VW7h4HzZqgTIU<VG{?0%DW;4p1FkTLOD
z`{KeA1A19_bp43NkR1w!QbOsWoWft3=Cdv3I|FuES}>G8W|?Uo@ne7?0#nNBO{2WF
z{6_#&gP~yH;<7qZKQhUQumcxT#JJEgrxHeBZCPC~WKLRy?feqT(gW)X9tehN2eqK+
z_w!HQ3vg)Up}ec;t+W3Z$bKiJI5$S^-M1MnYEv_!ea-u^!&YjJZDwQ)%E+*7(_EO7
zo@1K1bT@Lbd6lWlJwKeCPg`2qW(v-XrT42oPsE+k@AvEh%f93QFPuXackZt>RF}7D
z&`;anQ?Scl@-S4(m`iOVuA6uID=7g;Kg`A^%6{?s>}34DGFlP0FtG`dEF<(2lJKj_
zpaq)tM4$Z7=Okfqg43=G%FxzNO2tn^ejxMoLG5Ofji)%Sds^m(%k_&h>0@^6eW`Y-
zoPc#U?q~Rfh`MEJ(-4>(F{m!@he36rV^Tc`zsh(drWppdwJ}0QDrmAZV248idfr6{
z<AnjAel4qb1YKt-LkdD!qdsF@gP^yk6l$Vt1rznV+ohALS@UnCB-TE}=7(fkpwek|
zD>|KIO}A#9s?v#u7P53bvno3&?dY^Gq)kbCYhD_DAlsUm=)zTD1M6NXDOy!#Ws;dV
z8T|?QU6t(sfi$FGSiwW*z$D#F9G;k&6dp8V(1N^o=Hb`8;l#mQJrExB+Pp!p&kIXh
zaweXigomc(;GtF7?qkt?rHDyNI}Q}A5&R5j63xUyygU-hk;_xY<CCkxQwM=OdL{_d
zaDVBkrl>qy*uNwU@{0Ia;A4jQ4H|<w5|6{nUDJMxAi?iS{09mqSxk5|E1-0;reqk4
ztPFzz8J;Zg9Dy;wm>w1i`Ky-i$v3*+SLs;9rKiD>fwi`CzXO(WxH|NuP|Sz9-X2F0
z83$7U6QAnX=3q;Gs)O%v!uV7t!yKJpjtt;a9ejy{&u{oson#8#XQVMoa=Mum2AoD;
z=j=A{i4XFngaG`)NFo5CA*TDe4mU6wls`JY1q-ZHLafMg1EVzTqqDhG9qO}5?Q;2i
zXQTLE6TegZ>%^CeyB-=kuA|Y(Ltj#Xr<2I?J9M<u<dmdu#WfWH%ImBz(HNrjEDt^U
zc1~Y{IKT60c&+1*ZI&Mia49ZFf*_c18EzwR`5mocdGWC3W?bP%0_@YAh01|<R~)=5
zp@)7Tm;5SjUTz`LMD7$^p68~JM03(8-3gPx_u_Q`7TO3!+zJG}cvk{`Jd*5&eDzIT
zgp>!})JVWr-?YIXPeaD<HXy?D+%T0RUVnh!yestKoq(y|iFZ?Rkt2b7BQ9F&6c@f9
z0SAvI24KSTX%xdxBkojOes>=tJmpI-1x(r`zk37`UOWgS-fq{A=hMJskVa<<E~*D)
zCOazMTev**GFJmWl2fB^K8;i6HY8Jiq6bOO4zOPXn7JJ(5Qcu|*8pZd2n?tFyqcA9
zi1(K7IlxQ()ByYHn>7(}xwxo&wB}5X%6B|`Prqf&Q}K+KOh|BqcM5zj-symy@{z0{
zM|gGcy?Dz3Q<>?xNN1OL<m7RpQBi7`kJrFdPEwft(!hMtrpF9uV4~G4|85$XM#W6b
zRj#DQtBAPoyOKs8!8GdFA)Ve>cMC|buFr!8W;V)0qq+mX6%MZk=KPAI4*s~%e=!YA
zH7XhZM=vFOl0!5n&YX7mwJ_X816r84E8I)sEiac89Z^+uPzw&Hu3B+kLtT`XLzeoN
zd>XXM%a0`W!I7Ub%?P<u8r!IxCH>P4%s6>L)q<!)DVK1Q9aMIYW@AZ78IHkSu&%AW
zp=EB<vQ@RK)@jr)h^%jJT2{RVE2L0eXf)?A2DC7)y5+EHVU%E3T9~c@ElgvS7Unit
zmedbQO6+$@HU6@s>VZRDmel&Cg%SOXjh~rDqiA8)h!*C`e`zhuq%i3{*7&qAC&p-D
zPK<LPXn(aZYvLXVs-ElD!f5?axIq2F`j&_F)ZEh1X<z^-U!J$Dub7#GVze=_YgSnD
zrISFBO@r>`p0Hh{xw@A@9^K0j=w1dv_Yy8qx|amjz2uATCABY8^e)MLsiJd9>I;g#
zCD>;bJGz#HnwuRhi!=X)AHX#P*LqAr|4#9)j^&r`FU@}ISh|2Y6*`uin)KO9$I|Q5
zu~Y>DWod!+W%VP@4OyXtP>A#_(6Sh$Wr0eC6fLF^*ig2-{71o1i1a1^FH~THfEOsx
zilizH3$!bNhO+vIc4awhSMK4TpP!|6MacrCUFpKi-qo%=AljAm^qh3kt{Bj+uv#VR
zmLJYhYL(Q_P_6RG<W~o=j<^G<RfyZ6Dq*$CBqsy>4pOU}P*U>$+4~Z}DypmhnK#SZ
zvXhXP1qdM`yCG~*_5@K}Pyu%&1PCU|RuU|rLck3aH4%gtmVipFwb~*st#zq;rFF%n
zb*Wml+PYM0En2nu|DAKsOy<oCn)ucJ+wbEhZ_Yi-J@=lw&diy)gXo+1wYgP}WVgyW
zpn2UYli00t6sXB=m800LLcBJ&%CYQLp$zE`7M_;<3c<j(ooQLAxC9L9K{&lbX2=TJ
zp<pN!3Wp-0XfP#2_qd$<Ih3xE-71U!Gu$e3#jQd&SsK6Ituj-&Rc5jz4hbRAt<spl
zBP7wSlFUzZt0eMidTBi1R#A8N-@sjOx)TO30K@+Vw+and324i9-71Za0H7m-n}`2_
zZWY`#qTML8dEz!%B(Oo?Qh~Uw&u>k84CClfKS6N1d4qdNZh+js+^sUx)!r8IyHzSs
zjP`EhmmrDfws8<{rw+MQZpJy;MQz!+F`t_uQU*EqCYvjTdo74lzBCIUq`ZPdBgG_`
z0_pa$r+le1fIB=AapHcr$}I3iH;K7{+!<bdbhB`e%WaGJ-719N-^O-hK6}$Xg8GiQ
zRVF|~d+o6fbh<GqA!98f&h7NCbF0t`Nse4Z64PyUzgy);pdBxKFCg1I^^)-q;J@|?
zNc^!xxy%QFzuk_U&&`l^BV=~qM`P^k+$yv<cf_qikLHtoq|aG~fhW0DR)OCUw+gwb
zocjAZw+i}whukXU`sj#Tr5EHJJ5ms*Kz8`uD*Zus%J+3{6?ze`6hEpL(n}!}Ii$R-
zT=_{l>{l7q3BO96McEwis~qsFP(PsQ%boJE_Wd9Cs|*?Zf55LYWbl6cDq#Fi{3;`c
zmH!+3D%3;={3-|hDhYlc_-YRLRi>X<51-BShT4VmtLqyUPIvud>^iC%HeI=pJU*b#
zy%MwEJL&)VZ?}ApCwApmx%_}%CDE^Py}B^_Zr^TEE%4p?Rd6R?Guf+hj<uKHZ8_O`
zk>72(upO_;j<^3?-fbDiUX_!5UX>%0yedbw=T-Tw@7<PH+kdy^<o$Y8P8O|g@3tg(
zRrcv-M_yw=+YBj#V+CH8ZscVdG8o9)rg<fKS@!Q$!70fO!~E<2Ca=o2I=xbPRa!de
zRne2ZDsZxpS0x=Up(J=!bUVST!d$OcW%hr7SB2+d<yE;Hw=rC=%ELadimtpWaIMh0
zD$W7#tNefPs&JXV?d;V^S6ULj)~kZvt{<+vD(>xCq+_qjME0t@4z$gyas+!-P6o~E
zRXLKqDo28v>{Xe>UKQfCc~y>KuL@;&z^j5vNDK$OD$YAI2VPc5eCZN9VPF+=dW+*R
z@$Vwv=m-EhGPrkmz^me^7Zs&DrF17$LZ@C<ndzkR!2cw#3f)onhe;sNU3|x@@-pI$
z_&LGxmiWCY(;?vSNY;t_y(%-o>xfrnF68#$=MR3b3f<|y-!BB*?^XE_W_84?Qh~G`
z@v4xQ%ekBWbzYTC9=QnO6zHzH->dRN(2ggjFOY529uhJ>LFCsC=7D~%3Z?6aSLFuC
z?ZA)v_}6(=XmRd{SLOSVBl}3-*LhV|g5MFZ$`;5u^_+`11?bmH0X_B7<;TFuv*!;!
zFH$z$TJDHfr6=SZJHF1V(id`0`M%Dpawz1e%v3L=mjZcJh7E7mt1`5xNWI3Qj>Ct7
zfH0(dM5%JCbmVQ7%b!m0s*FN~9oR4I%&LFa+bX=17`8$?vu&?2+FQ(}s7{c0bi1_d
zCq`XbXuO{o9wtx$UJ>d>=X!9OhAwq*K;mDHU%Ai-zgpt-L_s#<J24yY^YFc1mpst#
z^2pQBp=rhmgg@yZ&{u@`s~((&_j?{Zh&VZgIY1u6N++6wWBBNlr-NfU(hv6F-GJla
z2NjUMJ8+t=IRMWBe!K_I1U}1y!;7RZ^58vypYOpjz37*D@UFngsmlTSF>UBH%{Vxg
zG5zNr9K&1R<KQR^g8q9t;8zYD^{@XG^^GaqzE|M^62sIW_;>UOv3mNhs*1KbtLI1S
z>q|<oAK(&fF~(clxto~r#(jf_Y9-hUkoLT*ayKkvPFbmthdNuADe|yy-a?JGS#$UL
zD|0hU+)u4@Tc|CZU6!yf+YppavLHpsgNB=j;%?l=d$GA`v5gzfm_34JusShmnOk~F
zTIQPH-ZpMS%h{2Ihkmh-A#QzF&ujOkA$s<S?l3K`o>RB9z0X7JSAd_I>g-kjz_~@!
zYUVGRe)!3QM@$(0oqEK$yB%<b9dL&IuW*LVq*J!QY5KR@KIi|=R&U?1of}UIvXfhL
zT6?eB$y+t4%$ra%w|dFE2HG=DZF%-vlj-mt&RH_M!6h&DQn82C;<^QAy38re<gKcz
z>T4R7EOI&T=uCC-Woq}js##0w<~7tUaOqDPVwNhz#i{iTbKo;@`7i3eET7Pq&91GP
zeYPvne_4Iq@|w031<TH<p4Vp9LpZO{0{QB4`8)G<smkx{l7aIx6*~L+kbal-BsseD
zJ=Sj-erml+4ln(#w!PojD;6|d=a~Kiot|yWz)7jT$Kz8Xd|QG~Nl|?J9bvz;oM#h#
zN;xkl`;?US_V!CtoTN8(x;p!y-L9u%AGEG0FTa-ah@Ohqa=M~o;V`<%FzB@$mSygB
zdMY+aBVqO~eW9nqyTok9-_ujOgS~(M5>5@)1Pp#_=l0TFtI#`A*Iu`#XYH(|JNoEP
z8(N=FzWVCR*8&PIeGN3L_PVvNuj#2MyYzcXZ{N3Tb7*aI=GKA@Vf;e)nazPFOPd~h
zQ`@;At4UiQY}T8N%~m|nqQ@$Wv>6#0jXeW1PRLlNwQSR3^RLe6tySHe@sn*@;mxtS
z=JbQKs!17Zn<IG_?e1G~`BP@@`;~t--cOlSnc5PGRqsx(xD&KJl}{RbQdU+TTF|)L
zuGj_2eU*<G_obXuS=t&Y*txrR#ciOyS^1XnCTK%9M79RB>$hr!JM(sKNIO`odNX6^
zc0KPUZOeLVi&nU0yOsCS`c%+g%Gfe-;RPeNXiQ1jqUCK_A4U1LWNc|o0e@e{9eG=J
zcdxh=+Fz=C#drzYhqT(+!}F5z%vg|7mA9|4YsTb^GXYP^e|LAciXU^j-y_}p%Kio6
z-6<8<fU>9ZF<3LFvgg(ite>+j)H_ghb8A%Px6y7*qkOR`ckjv>+98$4<?YKJzCGGF
zrt+A|GYYD+!&}lC^IB4SX*2d@tleVoF4&qvS~7MP6z=X-v6buL4b;Qwm4#cZ-39q)
z`0KTxa(7<EWn8isP_jvt(UwSFcz0UGEnK!IP_}a_2j`93ZB^U=%6*j&qo(Iq_Gz-?
zkpgYES+Rqu4}m(TvS@3VZ3vSM+Mvpb+wDr&j}m8~#1rCn<>3W0v$d`1jYV;@M61%a
zng<1{=4c019;?}vGxBcE9@v`FIIQx>%IO8TbZkj&48@J^<C=`P*^(6-*JQ>+EkSJ$
zVxf2#v9*YWyJf`#h2xq6aib5u-u2d=7HxAdu4`9q$?R|K)&4NPS!>eQXT)`+)<ca=
zdXWZw1x*qB!uW;aT2nNxBbU5*{#C)2NU=6!?dC|Yz>K|H!YE?_Y(g0~q$ISDu|2xU
zuDJLa?X`EB^4G_jbFb>UA?NDsjREfI6Jj-SyQemz0)2fP#={LQS}fe$1+DZ%i&nTc
z7HY}@w=%D3w_dS^>+gQl-=xY=ixu0G)XT5h-L+yjr1n-mZ|p^Dl(ky<fAjZ4jJHhc
z<E@$K<>~0PJ6rX<o3)#-wrFg%T6s5LoknA=m3sHSjj4c{fEN1MCll{(rT)Kf;+c8(
z?jBKbFY?+~`H8U)V{A-b&F%peKLF+Z%J(o5=Tsh)(U37N&(1h!yWKb@V}8b@yvZD2
zQJ@t}+G=t8Q~o!%#?byL(qpa0F~BFcq*RX2Uxb!TN6V(64#vk*A={W=<nKxOb^h^@
zaZJXPg3OG=GfvMtB`>Ss^sTv-)3$Z3JR@&TcFDFbjRSyB-_o^mYX0llSzEFi^EYQ#
zR&2?sJUX@)cq;Im%8Gb)<&pWA|69_Kf1t%g{|UtH7L$9D4N88+n!VcFg%d+9M&YDp
zqb1rc+#GEQZ4PQvW1F?BVr!d2En#4L5ev6O5F=WoC2zA)(fo||)~ikV@u0Rko`Ig0
z(Z>Sifffz@?t)_Ns(=>Rnx9{?A+=dsPrZ@m#Bs5SsD%@0PHeWcTefJi)7Pg^uUl`^
z+!Q;tIZ9)DiyeD+cVWeKXor_7U&c6{Q`u{)6`QmB;EKCJd$aOwjPaF~qqf@x@9#dO
z;vR0V571sKD@Sj)@|XGhl-7v;uN5|KkL2Cg6h_<M*JQ=@SSjcR(OZqY#-`B31#5yA
zjEHND1py<V8q{8`LFzAg7w;~uxEOiutNakXWn85lx3=5aWApCY9jy2{==W9r3jKOz
zWqHOqXtnK)xf$a!=EM$eJh@;?eo34(T^#4!w;PQkw}cxDw}fDO;TF>VQgR<po^POU
zUhE*6Gcr!kn3Vr`YqW7#e$m!oV^QqUmXN27O|3DO6;EvmRIGVMdwcw@!h1eEuzLOb
zSFZwR^*W>Sn7qFK^VKV_oz)8~t8euxXm|C>``Xp3)vlb2_4WuZF;*|&ODZSi^=W7I
zvMSHO>O8r?S-qxL9vLe-uzJZk+JE`##qCe4S4!o?cnmFD`t4V*JYKyDPASOBb62kd
zXZ7k@Ic;-p<!P~NW%bIbJZejJWo5pzdSzE0)sj;=K6d<p)$4!L>Xq-VUNK(1V!V3g
zf8**!SIyYzz`!n?>YuhfxKP&xfZOaib=2OuKgBI3O&weZ&<VQsTprQ|G;3+*yuNVm
z(02wvVEEi|0j&_5A^do*o`W6KO~d%%Ti9?qV%o+DAK3%u_fHKJXNMzZD5cak^rHM!
zqd1%55SX3T)6SbPE!8~gU7~~|_4d(e<XYX%&dDYJo{gf_EeYAh0LHn`+x-U5+ZjD9
ztG}TaTSlQ}6<T_KSPIiM?Nhl?@?Gr#{Xe@=;yBt+P__ND_PPHW9~o%+v3AUDW{8&4
z_5_pr^g;AZMi)(8jP0|J%fvki_TkS2?A*2j^puGc%Exy(|3c%Uz!m!VF6W)vg*;yH
zRGHM}hSDQHN{;SBQKy7c4elsSD<TLFADm?Dsq01%9yzdhcg`Y$C?Gi%$<a@8p)9vs
zqrs#{Uq=Gp(3xLAX<oGh0sXIY_1!l0XUlk>`m^yPV`xp6WjV_Zsmgvbd#Mrp@`LQh
zNAENOdFPD%WaPAS&R&@wvQq-Z16O?%vJd(7s@9P0#0|Y^WNy*rfv&%KIxA$q_8>`&
zKGV=InQ-g|`}_$zSn{uQT)l1Vwd1eN>4m3OSEda(?d2nnxZqYpuUXmkH%ERDvg=<`
zDKB|HWLsA8DC^u+uT$)h7p!wvAL`JqT<Or3zdQEYihVh~?DNz5UvO)~!m-zm`xMxD
zY5gv^wdR?OzL8(9%-&>J!JF^wIY08KW~Ci;sMRpjF1=;cXI+c`c*fXIM(-T^$&r5<
z`^jO`(w~itu&jzg>-?6bqjwgcmAe#1Ppy5TW`$FDnEbc4c;gNjtmhW}s3~OsW#%e2
z&Inw*Is5VS6}3;y?NfYKpUj*RdwJS`v7Z?F$S*Gp8TyL5a*Ia&Fk~NXD)|eJ7`=1!
z^(;w+9&lmkk{}nq|AnE*(Z;5gR>ta=jK#0+ij1?C2Iu_9_(ZeLUA#T=i<QQgE3E9^
zuN!N1>nwZ8^7nGSZ|J?|HHB5l%T60P^_;V7p5bOf$yCX4<ap!Jxka0|<re*HRmgs(
zH_?tZRZ~saUVK)M2f4h{%1#@22TJ>STWLw=^udOH(iLMriJWZwY^9Yqa%nj7%N536
z&6;hWdCSZb^y$y_4QL_5(6`16I~#pVH{!9JSM1b+^ROd_Rj}DUH?40ta;~*J{lpXW
zMV*pft#?X%W9P&_?wt6gfld|Xrp}4q+d1)8qf>>st#jg!bWZ%m&WXR*Iq}tIr%Zjo
z?v(iRofH34=fuD0ocOcBPL=(w&WS%3>Xi0ZIw$^@NT;-~j&@3XW9P(g?40=Olui|9
zbLYfg>zw#Uoe{^G#*g^C@_}!8Uis}ksQZ62FzHQWb>64GPSu>YpATAjPEyzFI7u~j
z8nI|<ZfX>JZ3SmX^Nm1Sez!rx%m7%o>Rl`=YUQLvtzgvDA@RtHGUnW($9$YU!ud&3
zn%@ZLrld4atr!s<8J)@+TlG_Y8efuhTlH=}&TA{mdK7c2tCDhiOHwr_asIrbEWa?t
z(9=qahZy>RXc24pyEfRT{lb;X#=mL)d@m8shnl}$)(GbV&0jB<3Fp0}H0xH5;1ax>
zl;+BnRMONTr8uSx>7QyvQ_vdL<}52O9oG~&`6*WLl>Ges9{Gi-R(75h9+#hymS5Pn
zKkLg)EL_;AR`zsFELzx@qv&1y@->Q{<(IE3iyjs|ob#||Bve}1s8?xBzpiCv(UiXZ
zGqO_C@FkpXsQ2N~Le?;|yH7)GIMb_Op{L7*je_C%g&A2XX+wsgMy#GVc`LJujm0Ng
zS?8leeuC!fiIcW;RM1)|$LDq|Yb2^8r*M#}j%_Qm6Es@JOPb1RYZB)b;j|=iUKLI}
ziSvdwJUS*ii3@-E%Hw@`y({U~txUAnGCtIX_vo3CN!5~*8!h1Ue_P>~x=2@L{RkF%
z>%}rI)rXfD`oZ~DZ=5ma;k!h8wWH(;Gy2c}<SR`3Ub>i)!0&9OwEqklUuLe??QWjy
zO#9vtU04ntuIU@}Og!Ak*OrI6-x#`D&!Q(F{{+U`&?5St7>RDwGwI&Iv-rIhN^+d*
zn{;@~RHCoKQ%W`cXJ&c^2zYK(KQ=rCZ;t)U?1IZgA_Q{6Q&}RHo}?tg@557Bq5zMI
z62Z7GJdGuK6e)sP7oNrvy-F0pYKol55(ndQS-&fMB6Ir>P+a?qaOFZ!er~4I!=KO?
zyed4kjw#vnI44magG?F8<P|7N$c7A4x=Xg9agZ58GQAEGnfZ`mN}qm0`C(+?k_J{i
zke>X!i%`}wWH_PW1>oIjX3=8}sMF9N!VAE?)9fmh98QbW;VS=5GoOm_r*Iw2y3_1V
z52ZppTo<Nd-)R>262jUrmGMrqHy(*)iMt|HpgYZe{W<+v6dyE5F(ZNS*@O?q>k=d!
z$;HF9Mqe}{F2{`u{HD;;9lro)1U>ctDDJ?(Ma$m@R%{~B!?!Ov^65Zcqr+eDBW>RY
zByA_*H`md2l&kF=u%CC>q-_ZZq>bg1v^^}^Y9X=I(RPNb?IF>|Y|{3iXk&t3n@JnS
zP}$DIZ=IuUk)zF|r*5fi%!W1-y@kuhgd}a%q78!pt~?-AZx^`QW`aW6m`&QMKp;z*
zkfiOW;8NM%!f&6WZKJF0C!&qnr0r(W#)Kqo|5Vz{V<0)*(e@)(+ZRfkVw1Mdl{Q82
zYqO3PZ8IRbz|nTMqs=->v@sjntVyDc2}#;ols0PtBv&}vo^-Xvl{UpDZJU%fMM%>2
zwrE=o$*UY~ue;h%J=6*ovq{?@MH>_R+U#MXZ6hSFceMT8(Pj@7ZOn!?dx&UbLXx%%
zMB9zf_6yM#rLQyc$g)ucE*rB++bYq<gd}ZGD{XcFl39+n0$1BpN}FPnwkMS~Meu72
z(w#Z<H#;A{evY<5j<#TT(Z+0O3(}oF^j;;Oq;0-vn+b_Uj<)fxwt1qB*`)1k5J(#n
zlC<3gE|qODeybgA(_C#BXH;*BP1^1hZ7lEC7Q*dH(xy$vZ=R#=Oh;QN1TwTKHnfF;
zKu|VCNYZvPIHYY6evOW{<*v4qKqhU>CT%AIA#F@Z()I&zNE>wpr}suLceU*VnY1yR
zw2>@nV?vU)zkx#%8}V~`Z*+&N?IVy$8?#B<UxAP|Ciu05$Ad%KKE`5UI+ot*XbX=6
zi?lHt+QMUjkTxbHX}b~}XwxJ3<vZFQakX6mHnb@=X}er$Q-maKzZY!-kYtpj?FCoc
z%c70hq>ajjpUwoown%@`HU<)t9c}M9+9Lf#8?&J;LMtX|V?vU)WumPW5<hXYedTIf
zD%zM$+GxcjZA?hg_AAkL8zdeQZ7JA6Sj{1kM?@R5NgJ)0q>TxFZBg8k=T<;6{dq^*
zL5{X)wrFEEv_)yfByCJc(l%SPy$FeS9Bt*UwppT$*`$qDOwz`LByG2dw)Y_Mg`@3g
zSKBVp#%$8|Q_;qRByC?QZRBwXIJ0HS3|HHiN}FPnHd--JHbqF#21e)HEIl~|AMAU_
zcUg9!b&+|oaS6LxstjX#mvg}@#k_^Gk+X$n=upbHbdo$HPLjZH=j(BCl05T1IZ3Yd
zI!TtfP7<A+B)IGDI!V-hcQ``eB;mNBU-_2u89a3lJ4rzGI7zlUl5mo29s9}nW3r#X
zO@LLW4?bcW`3`DU<`x~fg<T|^?vhQ8JEYA;vg!?o*5)EPcih-dD)wbR0T)TX3q$pb
zp!rw_t6AZ=NNnXId88c|$*9l99y=)x7s;1!kqm3sMe?jubhsEi29u+KT_kUMTqL?}
zt*NYi!d_bSLh)G#-;JWc@!_~g*g^6|o6BMKM~;Ie`*HH|kb{H^PY#k}jU8<ck_zP@
z`A}mA$=xfBi&nCO<RaHW((7!Gdt{2wJ%Unq&^_|dH@HUvKKID|D~zX-+#`WbxkoxC
z?Yc)gChodNIwtPAM>;0%x<@)D?z%@hChodNIwtPAM>;0%x<@)D?z%@hChodNIwtPA
zM>;0%x<@)D?z%@hChodNIwtPAM>;0%x<@)D?z%@hChodNIwtPAM>;0%x<@)D?z%@h
zChodNIwtPAM>;0%x<@)D?z%@hChodNIwtPAM>;0%x<@)9j_d4O|M$5^{t+bi$TsC3
zNpajGI&QR!d*p@X{(G|9Ep@l{cgy|voUaki^GRv070z=>X?|#p#0_`l9(i>6iN5>4
zyCmJOmgo66w_CWg%=eS;P0H;TlIor$&fV7V`~r`AL}|Eo`9Poc=S9OcN%{UxINOtS
zzaX5}BpY86&eo(fFIywohAl~HUPVdCF_P#WvA@whGJy3xvMjOH!p3e}wc5kW5?d{7
z+$Nj{lhWKSoClK9+-VO-t4-j%?pStOLhXf(2PEC?Ng97;4<|=SigJ`VZj$xO5<LQ8
z<By`@sw546ve{J<O?6x)I}%(aAF`|DqLt(-fm<Ppuj{a*q(B@cPc2O}-!g6ps)~6s
ziF2cH9#7)@SU8U*aef+XbCle_)bA+ynWVdKX`;cFad(g$C0PlMlIxSC_DcF6EKO`)
z%lK^&j*@`KQSy}QC`qyY%N!-4Z+zKa|3}b1NcUdSxek-hg6%j=J`c9%F!>_*wGNYi
z27L~bjZvS&WMkClFxeROIZQT2eGZe2(H=#(mc9$CiE@~1jQSiV8>0vJAqjSvY>fIH
zCYz#uhsma>-(j*T>UWrIiguT59f!%LsNZ3-DVpRk*%VE1m~4uA947Io&tVde`Wz<l
zsK;RvkNO-Y@u<&X5|8>ECh=&S!z3O}beP1Wi4K#&=nS}(wLgamuI%YnR-41*5D;){
zK@k#eEkr?GDcVj#e6HN~h_pFOR){uc<3@#XzG!1YlD5Z18#_Q8ZEX&d$3z>mN!xEk
z8x#E6%mUHI4iHCMo5Lhuv@sjn%skP?gd}ZsqU~Aa+m6EoMc{g4HfcLkv@sz`+s{PX
zThP{y!{iRp#%$7dyJ%yAUz=qqZOQ@SSn4`VXrEpxn_@$oWhiZmkfd#@Xq$l~?Kn)P
zh&E=Ewi84f6Oy!DqqObMVX{MMYjc=vSK9XDF!?~Vtwz4iE$2v^!{jfbjoDPT_eC2M
z{AII8i?)rByxys|HiyY5(Z+0Ovqy?HCM0RQOti5BM6`JvCYOpfW|OwHqKyej+FnrF
z_UAD9ozm9kF!`<0wjYPd!J-YFzCDLYZ_&nVlr4CWXk&uEY{4a>Z6>s}<1lFuZOkTZ
z^&nslv6+yh?LlxcBkj*&@&MTAy=@MY`$b#(4wFo!ZGR4v45h8jVM4`0+4kcwsS<6A
z0NZhxpvzO)+8icl03mHG@3%B`GdQqxe-4wIz#?tvtlCwmx6qFfA#F@Z()Kwxqz%2X
zJ%`C>Ad@y`leT{VA#F_XYYR^ThqQf+CAA%g$&p}@HfBRx_y{1RjR{HGHh}|e`*WC3
z5umNjVRE(7wjYPdA4S^$Bx%QC@}_8GHkIuS(Z&RS*&;(k+ZbqT$6-<?+L#S(5n3@}
z>3$q0t3+EXB-(M9G>SH6lQvp0NgETA%J!sayA2ZUI82@pZOkTZv|^GrCit~QyNR|(
zAkmJ)q)@am8``1;qKyej+RhejFG5>84wJJ)8?#9pt(a6cCM0RQQ?$JYiFO<&KNoGx
zCT+B0k~SvzwWS1=w*5FvQf#Hob(r8xpSArv9VX!b@*IkB7#NR8d38<otU7j^45};}
zG`Li=@Kh-FCmVQdsb;4Hj}7aodZwOb#`HWr-zYS?2L|X!mxoQfI8|mKVCtbjB#@?O
z6N5rPK59uhnTV$_)U@G<)5JF%zjC1?>V}Y}9}gsiAD-Bm#(*UK0dln1i`<F(mGhT_
zIvP$w?7MLScp(al2)2hqL9%^0^iu`t2UE6cM)MadI6~jbqm1d3c~(E6BcfSjm<~Yd
zlzf6lQxzC_2cFde&2t!PMmA>ypqVc#GN5L~m<&LQSz0tF=ww@X-&HaRRy5POpEtk?
zI)`$sh-1jZ94Z1O1E8#oW}<Uu`6}OhR+q4&>pXP$0h)Q@HflZP|D}xdQTVOV%&CgL
z1{lrFd<@KS=!oH&D5BF5o;LG%mPbr8Ng*H2F)kg|Xf`k%NAq6IJVD9di*lkR)X^?;
z^dqL(D2Y1SlU@2`HiQ^XXhhkNkJ6_mQex?lBs+vocD%!M9LWwvXFKK+-N4br*Hxul
zm=^f4Cq9xLLMJ<xlRO>C4zZi;xQgg>v=7tFX>1>2nvFE-XistJsI`Qr6E*E92(8x4
zlQ^APmMNVEeVCXeAD*JVBr<&<Ixq@Ny@9#_s>&EjWI7ty1WKtv43CE~9Y-{PIYm`F
zHNtsBr=!{G(pzD`45HJ~+9>J~(X8v4jHA8I={1P?tvC%*lx!!hMM$RIK*{Kc`B0J7
z#7I=y&Jjfy+t`S4L^p86!)DS4)njK&M}DYxp>qqYAi9Yo8KL?tVw!ap(dlU2=(HVT
zc-n~RINBQ>I%0k+hC>Q%q1u+(LdSSiM;bFSHU@x#aiES^bX8lZ)tAXXVXLJpkl98t
z(dkHSq}qbp=uM{MXksX-wnI!aF<+>od5qI_5Yx=*OvjO`L%QH{m`9z6k7zO(+SGV9
zDq0<Bh$;O%#3nEuN1Q)9^qIgGF&#&$CS`6r)ierH;H$3At<BX-&->wQOX%vni}dOF
z_+cn1dBik*9@BBeS%%TvgieD9PEVMOBlUclq25EK^&vVP(I=ERcMdc-NI2plLD8-r
z7i9WA)Di}^QiGUgb|*R=%^5Cz2CxN8$B{;g40wzb>v*Em5nV`S%YEqyCgX@_zZ6+L
z1V&`LAAXnyRNEk?+1xgC#N~!VUkq$D%i~A`OXSx9yO-#0cpjAzK{hnpxk{UerQ?Vi
zlfqKn8ThFqRfaN}D#PTarXv|G#=&R{JauF%NIhF|3XyFbskAbgQE3xO6+r)_0j&5m
zfCDd5Iyzzrlx%1*<i(725+4%XRZ3MrPWc+saio+oHk_2xh^K;%I8E%*i`GC7n?OfO
zsd}rMCyx|Kd74To9g0%^g*bFX`Hbe9Xws4pr~m`&glZ64CjuW6i;k3y%HGX}yNF5}
zI8vpQN}-gWaY`I1rL;-5RLU_b6-(?wOVCNkIuyh?34vxgRZw(SJcJld2k5K`osCaw
z8j+4q2XIn@bnZzF(OKUBbviJBb<&xHtC~cdU?75$>L)Q!b#tMYpASZ>rlTcj)LGoM
z=x9Bm^wXF~=qS9G_w(x91wGj)q^#(O?yBQtk9w^&k%)9epQOC0Yx>mCsG^oy<0(yG
z2U|+kkipEq+rwA47r9`R0R@9Bo2%+hQD{P@rP6zfBnuCpa5+-XLh4N}olxY#WVXT~
z$rQ~ezCy#GqxpqfOGxTAl&TYlgjoP55LB^FkhPa8$qBNMd3C8<GYRFAxyV}xb(16^
zM|JBXp>oviiUfnSMaa7`q4cyW;@rfmo>zeD6H2cx;S+M?$qT2Y9vkKC(_7KJI!sQ;
zQ5M#Ogy=R{EWDMYp2$ng@kL0zlc?)GkiJMLJ+03;AxSXk3%ayG!|C7YPSf9hqsa^u
z?yIV*sZ+;K(*oP<f+FDh3xQ1RnMrs*jC1{k%=+pE!paW=_9r?M_>vC)jLffIss*mG
zb8<m9BJ=AOXn|`51K$Y;F1QX{a5;T}VI#T=&f?T5gp5-#4qR}d5@Z#j*iy_J4bF)S
zVh1j`oIcaemBet=*ntZ!y6ie|!G%*GoV%*yfeWt06W{|ET-khvA86(-Lfr&sZ3iy6
z4qR~2Ju&aO`+*BCH8^l$7Qyeo;espE(u~ky=_A#*DktIMCgh_8aH*1NX@kLnn{99g
z;aO2#?}9zn2n^1ETMJI0>{M-1m$Il4D#s0~93VLkVyA<HwFMvt)sm?jp@TwQq8YiB
zxl{ArpB%+(;?SVV&d7aha_-xcGlbWr3o?nqL)f(|iaIIBEi9af-8}gxe`PZ`2yBma
zV^hZEs<LJzaVBLHp&XH+{@MupC}e&5P_7MXYa5k<Ygp}RoO}{|PT*#N@aLuy{WVk;
z!8Zl}Nbr4vUkk0ozaC#|BY30md-H?WAZTCU_tW;a>LVrsN|H$_{h!e+XRbOpGAU9z
zr}V!?a!Lz-EWrRu$?#7K8n`z_xB;&$Ls}0AM?*6#6NocP#&LU$A?}|roF#Csz(#==
z3fwLbPZ+TLE`hkyz&Opcl;2)~cnXN|zY6?PLArZSbQAZu7#0Z}DR8X7V+3M7W4W^g
zE)a+(d6<5=K(r>~xbMdB=K}8*DD`Jb{h3m4CT@6;yoGvZh)IFrK?3^<lzOvpvw->2
z1fC+WUf}lyO1)WY1ix0`^#bn~_^?2!H|u%9KNR?}f*7BiuZ=-U`P))&c8TC)1Xc*d
zQ!y-8El}!>?`u)|bwY0vi058d{-*+^-t7AXe^KBo0`X)E%l}ispwwG1P4GSf2M9bu
z;L!r5-h$HwKS$tlfmaJ`5h(Q*#HgcugAWOOR3M%|VfxzwrQU*{Dja)CGC$N+;9!Bn
z1WLVyCJH`N;2eRtaZ36_7YLMk3vCemCjxg1#H_;dm~|LRy@g&E{0jxcn!o~qJp@X<
zg-ZoLO5kLHc+!LPhUW{EdJC@*JT7pnz@G`cOQ6(S_%XrX68MgS5lbKnNclvh-Xi&e
z4;5H0aH_zQ1xmd|Y6V{{@M3}22>gLSskg`-f<GnjS%Du2{F{PU2)JBPQ($+2#R5kQ
z94}DnEjmT;c>)&+yiDMg0;S%fI|ToQz<UM0An^ABrQV`{QMk5Q;4@f>QGeQdvRZto
zaN35JRvR7lOng08aP$MlhYNm~;21wFkMYBNj334^ei%o8U>yB{@#TV}KQIpam=F6H
zhkcC0KE`hr9Ck7tb}}9PgK@M6<F5$*y5O*f`514+r@O_32W-K!1&;~dTkw8@A1e5f
z0<j)(`cs8JSMak0$Nb9t3k9wbI_3+eW4_>WTrc>If}{U4|3QJj5<1$4>Aw~HHBIY6
z<$qrw)-Tq#Pw=l4G%^Hs6Id*8kid}wv7S+SV}jtv3Y;PEY=Mgeo+ogvz{@55Rf2C3
zc$2_81){yE+{Uj3!XCz7lJsJi@n@lbrl1)Vm?9AEMCr_f1ol<wO|i=yA#}7C%b~p(
zo+c3O#dy8I?@M~I%e+YF8wKKgg5_@zc$>ic1wJh4#V!-=#qw_oMEfu<?L+%N6OI#E
z1-q#9^w1B}dkQQQi1uN+v=7~4Vf+k%)skN9vK9)xQ6Sof<)wYBR>6NP@TZbq?6U3=
z`V#`tKAc|K$HF|p_&)^xQ>CXlnCNy?V4*;?57VW6$fM3U<_m^LOM0=(#<*fS#uG!d
z4?}4m8{>&_j3<UNo@}wp{-Mx+E)ea*a?(Eb^MYeNX8PNbzu0B}UD1QKK(r6Z1*Lt0
zC4yspX8JIdJ}7ntD}_EyAlirJq<w;m1z#!f0!c4+1)GI_tw6L7r<e8#-Y59u0-u)j
zVps50p?@e4?L+B9_%TcqSRk;6N{^48DE>f!V+5joIGwalXu9Ba0_RJ5u`6`0(ANn>
z`*3<`pU{nh|4iUrl3wfz?GgHm0?|I4UfL)0slvmSz_3am7Q4c^LhmCG?L+Cq(mvsd
zf=?BAvZNQg!ZkuaM<CjV(@Xn=Hwb=>z#m9@u`7J5&>s?r_Tlu>KH=8||3Kj1B)!-b
z(G@+CB@pdH=_ArUky61&3mmV~N5rnkaYCOd5beY1rF|kR1iwt+m6BfUifj}5PXwZU
zIK8w_<T1ft5cqpZFLp)V75WznM$tZ$J}T`K%@_P&f&EqbsMr-fROm+uMEh`hX`g7V
z;7bH9lk{R&^b(=R1)_a8y|hpC4#6K3_$x^-c152P`db3gKAc|KN4pkxDPRv>W#<rt
zURs~E{?1i)3R+NIWhZ^|mbNRDVB=l{CG%ZsC)_o5WK!f*4LIK@z!0b5ti7RN07HZD
z0ERq4BPuXmV4=Vwffx!bhat}JRDov*JWJpLf#~`yw@%;>1^!sz&jsEs5M7<+F@zcZ
zUEn_yG+_tP&4@sBZN@QV8CD8BLLjD6rk^4ZU72wVQHGc@8D1^$T7lOKyiXv8B+E(t
znNokI)SLOS;#=sdBxhj=GQ^a~aIiqBH>*N$bWP^Z6o@I1@s$Fl-mE6U(PfyAA;u6>
z9>d24O1)XH2#&7D{4W%=F~t#X7YLMkvj+%1QQ%PmF{QD5oj|EKd%55k`pl0D#1zK(
z&jd=n*^dhTy1=&-45Gu6e9#go^%m?ZIEFU!hYG|L#rRZ#Qg6XIf@3H%f3-kNNsM13
zQ0gtXTkyvOJ|z%S5X*lcQ0gtDDLj-fu)9D^IV2w%El}z$G+FRkf%61niedT71WLVy
zwhDfSz+VW&l)~~a2$XsYy`%83DG&uDxo|Im2Md&X3zrK%Mc_#Szb9~sK&iLz#e(k;
zxKrRS1wJTH>Mi`N;C~VLk%Ey_ftdoO-td(|E^lO%z;Oak7g!}w>MgQJ@Jj_=A@D~6
zZx$%^7P(jO-wAwK;3on<S1>B|7EKYnx4?b^4;MH|pwwIRG{GALE)}?5;3k1mZ_yhB
ze?Z_P0{<ZJj{>FMqWct1m)g{>bZa!1;K#CLe5!CgtZ*ImOnkkE;OGa8j}g2=aEu>X
za_F%u=Fb!y<A-td2j-(cFuq!F^asXaAM;@!<FJo$*vI(of<GV-b}}9PgXPd3jK3u~
z`Z43Mhxr(9ga;xD52OiRD0q?Jg9I-Ve7xYt3&eUv`U2I$Um*Bm!7;xwf1SW4p<}*a
zI_3*5$4>;`Ejao=^M51oNui^CnEtBZe^N_-;O_#lezCqU6;8LZ>C}L3VKY2PAo?BS
z!v$6f#Ck^Qjbj8qQQ%yG^#Yd)yij1Xz^f%a`V;HFPT*|<?-z*nV*Xx%u!r$CB)!;W
z{8iEEmN)Uubb;9d(N0VsC~&Y!Z;D;!SfQi6SPt#QaF#%{7vtv&Tq)_rF7tAsw+h7h
z1k3Ldc(=ek0w0(3Vi(;iXZiO8qJ0>b_Oa0a2)A+t7O3==*k$z<`e6dmJ}fWoW1S*+
zjleodFLqhq7y253Xdg~5?L%)~Fn+7RpGkVL%X(Po&kIERu)MU7g?WN-TNh}l^tRYV
zx7wLsA`tDvxU`R5Avop>rcaghVwa6^#dM4(hG-v#(mpoE6XO_93}rmoVwe3>q2DJE
z?Za}?KK3huV?Ad22a>;I*FP1VZpjlri1uM9?GqdzIM!#Tk5=h}Vps5Jp-&fx_F*|`
zpWt%AFA;c|q!+t_EkeIhAlir1OZx;L75q7YFGzZ^EBLn1KUEM;Pfj0__Muz(q%YJ<
z;K3?=NbCv?6Z%AfXdjlB_6f}q{CfhINP4l0ZuPVL27zcF#-)8iy9NKHzy~G0*cEzO
z=&uVz`*3<`pRlIzaH_yel|C$Xg?k9SR3O@i(ubve!jlC*U0{`@7rV$c!15~uqJ0>b
z_6ctl{6_+Bmh@s*_%5M8CJ^nz>7{+b?+E^hz|U2BG!M%~U?9np%YY%;hoQ7jq+IaB
z1x}LmVprs3q1OsT`*3<`pUB06uNSyU(u-Y@9|-*pfoLC2FYOa~R`5Rv{G+57yCQ#6
zbaF9Jx+vO*p|nr5Snxvx4pHf&Vpnv$(5DDQ`*3<`pXegN&lk8#(u-ZuD}}y8Alir1
zOZ!Cc75p~>pOo}sSM>Kn|BFDh52a6$_MuDd7;w7O&LeoETA#Hc?xi+$QFdr2U24}Y
zIHzWDeN9#3C3ill`G!kwmO&Xp0Yfv5?uKzkKsO3gjYzs_L^F+kwsEj!8f8Hf!5AGd
zt_egbc7Gs^MN%@1Xgcup5DpInQka+;2J&DaLI?s1;d=dV7o#2$xK|(=nNCLVDL@4`
zYgz%}tr|Xv=t=LVuf_?6@EN9yPd{7J*s?si@z7n<x{(|jh3?%_c^E>TZ%ja*8iV+J
z@(Mmf@L7+;M`!CnBMSP82x2nm7SZ$oIa;Wl3;;SHJx(#8grGkR^%Dfw0a=0IkkhYd
zM>Yx?<tIUZ0B8mfO506{gm)2|kmzB607iRKC;)}>mSBAeRpT7Y14|J1$c4uM@9p6`
z(ZN2sImj2kq<|UJt1pU~fL^#t3Ydvljw=<9f4qg?Z5}D7E{+p9VHKdWs5c{ofcD^k
zk?+m7pcOdPfj=w+!DDa1oxrd53jz1pTZkExH<Iv+`s^+ID+Ipq3jtq=pC{jL?*l)&
z9l3R&(VQTmJ7zkK+MVhnO^DP1x8diNI}$kkNRB!&1(NgG+r0^7boiv;v$yy4sAkND
zNx^4t|EZYmJa)PAK6^(@1Lp*n+ZOTJI|3_;Yj3uQwPVK!OgbT|7k}{CG4^5DfwQ8d
z;Im`Gd9cG%pRT;mj^i%^rvr8z|2*WJcEg0lf$X?tQNnz1Jo>$c)hj974~nN=PoRFV
zCP_-u{Brlfj_<W2=d*VP>dB+NErCy873A90_ZX6R6r6o6&{1t_+}MkVdFplEE5K*s
zNBuMvKMGVYSS-By=F>dX4?lnS3<Qt9`L)0)J?SgPj{<O=#)_wW^HJ?uAu$t!-VL}{
zAN5D4-Dqy4K>B@l%-@Pf)tr23PNqP(&yMqUf_4ZoeZgnPdC!3F=)+kY2jG4?&U*=*
z4%l%X&KO-g`YLtp*>Qf*V@J#*=d)v7I(Q?5?*%?P)=dP{v15P;wqwUSnom1m$GWp1
z=d{NlkG@jGJ?*=0Iq=hj?*%Uc@wD%{XMvBykNS(VE>U@Xa+lNGL-j#&s3Q(!$5_NX
z`YtCM9eY!h7~%SHKDnX5``}0VXsxHvp1$dd&T?5SrR4njXzg{%m+6u7m+w4}zFd!-
zU*Cluea`wo<(mz<*WRrjIq*4<+<e45?Q!{Sz%9l09`$p9dG*oy>)3IaNQNSZl#e*H
z$P)$+8$NjG@Uo%9h87i-GF=^q4+Q~X@S&x{%Q!YOvhwg_ChGWvp&N9rcn@LxTrSyA
ztq3xGw8K#FLG`uu4T~G9XCbz1zJh|!UO0b#&4LDP5ca4Uw76mZ!Z|hbv_W%fW-U3h
zYF^!f8Yf=2VD3U~5caxJqE+Y2t*NT5sh(4_SS77*sGfcHlKSd1k%CkuYnZ#ZdOnzo
zYvu{lL!cC14dbUAJE*#$VR7B8B@H$8P8sGcob5!bXU$q%bB<S=Dxk`C(UMsUkQoxT
z<<>@1GS!Q#7o3?W;*yla{OZ|CX`2#NBZT{HB$``0gJ9a3ZD~o?rML~}iMXw2YG3^o
z^cnaGjqwIY7U#><EvcJv08UH6rGgS5{^j_U6M{gvdkP478v2;FtukUF5dS8Q;Q&4@
z=XZH<>ducjI3VFqIymHeApWWcr)lp!4^Gp|KRh_55#5<`C_hXWx^oIaIF?QQV2?bO
zFrB6s4&Y<j&?`JRriZpSm%+z!rO)#4F%9YqJvgQb{d^CO=|I2IgJZbr+dQ}p{6-Ic
z2ynN4Xzm97sKZxtn*K5o@hb<8`qe)~eGkE@+Gh$6(3Ezli+@+|Ko1!_Xtq{Wh2B?H
zzpTEYW`2E13C8!5c^HM%Rm+{h!~=2gP^|=Gn;2C?5;$e0LLQn(9>ycxGZP%DmCSKO
z)Bqha*ugP&%iIiUXpC?<m}Lf+`DYDmfGX1j2@iHlM0yT&STr05Lu=w-9PFy*q;1j*
zXAglXZ8K9Dv?eAkLpc<ml9ss!Q%1ubmdp!7N1$?fN3g1S^Owxy4<OE}YrwRG8ynU0
zs=f!~lb+=l+Wv2c>`#ESX`Owcec;@pX*Kf~O+WnP!Q)4a7}PL-QBj}ovbPltoKS?R
zyXx5S(~hLWlu4&lRUUbG<<SX@DaV~SdBUX0M<fuBIqtaQPn<mExMPk<AXiK}qUvx+
zkDpvLaA8rW%6|Ofg=f{wZm6G*TAMzlW?oHoea*3@6^BnhZq`{v0|#<51J*2<Q&+uU
z^sKrwfy`dCWVE}bThYK8kmiCkdEo+z&Y4#?t7`Vb1#=-=JmIkE)r%I@Pd|MAteQD<
zYUUK3ym0Z^vuYO1t}QAbG_-Wk;OS`m>2(WcPoF(~!ZAo#$qB0_FI+sodfuSg;-Z0*
zzP&+*3>rlLlNQXLw`5Mu^nZmesH1Nj|EqPj74f**dMalJYp(LxsgtHo_kMMGI#*ez
zl24d={B)-P#eFeer}9LI=2%?4c$r4+0wT97joP|}3$)>wn*%fH3^j0?u4`~o=?EZd
z9qxVJLU%lsr>vbzwEyo*ccPDKn)=!_&IcFO&8t~Fs8-V(uYKT8)|SA2K0{4&+x+T=
zT1cu7R^NYUJJTJOAY&Ejxyx>E6lmtpKfCg6E0uW@YUWlinb%Mcjf(tRlj#`AbC%3*
zaLJ3k)GD0W)-5>GWlmw{+<6PD8>;GS8kQ__Iq&F9b@63&vu9I@XDz9l*HE{>r9Wwi
zS*j2hr`9*jsaw#N{foLU%O~_@vukT+pY3YszpTD)c}-i2f@Rn^q|K~{aGIj&&KG{a
zvprCF{qO9OfzvY;3}eZH`noe0U}meY#V(gxAlOEkU0aPEEkg#XMKfuyYW*JTah+hR
z^&G>Otl#T&>U2+AA{GwP`QDWobQajE&z;+FObvEN=|w&T{Yt$Kgo*R2&jcl)C|FRZ
z@Pb++bR%`It}mMQ{kl1Ga2^xrWv0Feyn@B1RnKA?K5a(YlfDuh=#`>4O6$bx*$oR9
zLr0pHwgiPMuWHb4*Hg25^<{MMaNyVJsd>HnrGY!74Co_zYPXVpX;_Sb{KPP>G`i%n
zFmvD0Q@cahKMLv=;L>KnZ1_5`hJU6Tf6cIpwA)K}t-`I|)V0^G=~+8#>5e}7(}vdP
zldrz|^0k11OJ4)cs=aRQ>uY){$}at$(%bj#+8$cl9NSv7AqBrEev#%-ldVmUy{Wyq
zA-73iA8ZaZoAFRfAU0n6O<a%N*VMHZ?+wOn9L?B{{A;hWHV0yBwLP2l*p#cXH;1&n
zTlLt^4e7NdnI+q@YX@cy%$u`K?=~>@?)seCg3NAP?Ap^ayXVyxEV<gqvs&$$!wRf8
z?k&Z}HFaUw*pvp{T1%JOaAr6*E|$01o_RuktSL3_q34fl%8IA6TsFx8&x}WFgSF$D
z!nyC|eyR1<inNhh8P!3P){>h0=$3Hqi-c{~Vj0@Fmh_n+qB=70SRjQXlV1vnw3(r}
z)shuE9J;Nz(UJ+6N)RPA;whY0#(wh3NXV;eyLpKW=aqxJBCIieo7Ij^1LaRo(3uUL
zp!&)$GOV);bei4AHJR~9OD@VBiAP(4I%>2j8c%5nYI_h%iQA=U?|7(iToa`GXisTx
zhvGW8Yd6RGS$nlV^l8$s%8dtLc_7r-6e!Z5uL$Xiprr^p^`^9V0J(IJ_h=5bq|}Bt
zr_@f_60I%R8m*nPA-pwGTe2-uJHOT37-~)1Xt#zcE`COP?YB)m)^}?zyeeZu!PV*9
zyDDN+wcoYqv2b&KZAyz>o0`|RV88}ztKO|7R@9VNYof;;p4SI7V`~84Y<LO1?9B~b
zrMKlEm#($wX?dv`H*=p#Z_&GjV|$vj8Ln+cZ`zz)n-yCdtH`)&i#_wS{KMm2YPA;h
z9_~vyh<D|9CfEO=TIrT<s>Yi%Z{MK)lQFIZEyh%l!RVtD(#P_PAVKv{{pSd`{~S&|
z$JJh#pxx7BkTzemi;QS@dJJjLn;F^$UE3}6b;`LQL7S(qKo<Rv%PKOW&FL$o4ZR7i
zkc#q!;&w|a_YL%lmL3&r_G)hrniy&^3nw+3Eop;8&1o%>%|UHyY_qmEwzfIa65Sls
zQLoL>mK4y5meSIFvsuynjP};PrXKO2wkn>BzLVR>0_BCcz9m+x*H+YCxWTA>XhWdR
z+@RM@*r3&2Sod(Nk$1&*J#Sy$@R@dNAaCP#4e@hkPHZ&_m|ie^=Ebdn0;U(7GxHJ1
zfL^e#;GAk3GN2bAZS_RRtZmf`*5*yBUe#j6PS~vFuPq2y-(OnP{q(2r+tu@)5C3n@
zeEHuv^Tj+fUq1C$p7{WI=0i{J@XW_~eeKN0d39>$W1U|+^RdnYGv9YK^W}fz%op>_
zeECPX{fE}jZ=Cs9``6BVti6LXA8Y&CnUA&o*Uo%2BVxAWnU7{l%z`}g<?+l{z%ySy
z&wP0aGasFhTe@as1Zd+3`~%VBdK(14*|}j%J00Vpo3;aAyON3%bnUr3q(r)<ne+PM
z#xY&lg23>(;{teaC7}IiuAYN4d($v}@D@Jm8!>I;gpce2^ZTa;inGHJGn7(l8+uWG
zs!^OxaR|&#>uKjrn3ifD^)6Auk$U^+G;+smXGhNxxGTQRWi(w7@BiAiy?bl8*wp1>
z6E#LvfT}X~X!r_X56kLr=*5;%Xjz4p-XE6oRsE+}S`o}Zhp+Cxwpeu2r)oAXW2)p9
zAI|wvs&9K0=G?@mB1Y+XX6^HKGSKv+?U>ul5GoH%)%0Wf^g;A>Mi)(8jH)>{lWzY1
z5x<%Eb?y_>1)M@1%Exy(|3c#;{=D>gr*@&c>2O$bzr&q+eyRy1y2zzY$$m&&3KkI#
z?*Tas=z0$~_W5o<SnS0pB8UQ#13}ACjtLES=UE;^qU#U3-5lK*-JE2<p<iE#0{znr
z1oRK)>h}exYg@*<)U}Q5p*3BW<t#nqjGW@^62tiGl<dbx?=%8-*Mf$vAC`u{x?<~x
z_WZszhfcGL`lj0rkKI2aU>6O)dBq%i-nm_Je?54YsoQD8Z#MPd*w5_K|K2kC2c_Yo
zD<=Ork#WY~TM}fC-DIEr_m=dPku$P48KK}^C-s~k8Dym$bg0!ZrLOdr(Z}UH@kS*3
z@!TbYcMX~`c-P3!2k$BkrT2{#Sk`fOTIaVc9lf*oEIUxpu<DMXKV5Z4|Ji%zPWYRh
z(Kq9^-`UG2Y^PZD^C($pe$RxGjs5|M-KDsu{*QOSJ$-28Oyf>`D%xK7_j`=RukMPR
zral(^oW>uEo@Q)U--><*d%oM}&p)pCEF+M8QSn*D^GbuIVfx`q)mhn3W}ct@<lJ-5
zTAKZM#xuz<a^~VI!;v*B4a-{5?`<?=#ec-a(5%zvLDOT=l$<Di9n_c+%{KyRV{&JW
z$t}p7T9`X@STrYh@$7=!q9TGozCSzFf~;YLwr5#+_)cN(ocvTPcuF*ylarI5(>2A)
z?rw$0<!7V~%^jLMwJ7Vzo>~3+lZpZ;IM3>d+OD#Sjm0NgS?43m=lF|`+xd%*?_kFv
zkOFBLSvk2mxfxlhsi}SYMcaN>v=q~s6_dHkc;P>J?lM24u_=M)F5_jIyOLZVbXP=g
z*6nVd8O;2QKY6I>SLyDYb!bR#7wPMD{@~$np#0*{qRNFe*l~J;o{2d_+l${bp`<%M
z`qesr?vRpv6kdP~H|hL=KM?eB;RR(x;1B!};lxN?HH+k9&e4AZjQKr!3O0nKOL`L)
zuEWPyHtBu)5rW^6a2=-{h^IN2aA~-X6T`!$2tSO}ar$An(TwzGQSw9K3}opS!e<jc
zYLwvr2sc1oT<1?S-h*4xv2X*_#dZEPBN3K{7qbL^nvn><3om8~{xl;9#!=yVmgrFg
zr9@~9*RuqFnvn?m!m}5$$iaP;h&cchmKi{HK*pR23d$YV;fhm~4dHsSHLefGD#bF7
zg2Jgrjuy&Spm3^j6^df@4==6O^v$kC)~xW-SwwIwvQ~zdVy)V&I~G~3;iYqk;8<kc
z6J7=#TiSHI7+wY)TiSGd5?%%!TU;G>*YGmv*y8H2heeiFS1nx9py^xnbgVl1J&~oe
z96~O&I|#EKLXQ$fnBx!*9>9cUqGOw*W0~mKri+ecqGOvbI+lr!ZMxDCUerJ>xLwbH
z=b9F0dkSFZ7H4!!Czzj&@3QPd>mu`F;}Tw=Pcs6`yU+szSfYcpW@3q^2Z`|vt~1~|
zyp&!cOKISZIvr14^HTcipJ^%0N?1xwwUpXfY9S5gE%B|S_o<ci{0w^$R??!f)7n<j
z<83UMvXYMVGCm_lf^5P{YPPqME`6iwTdbt%zLhlWtfZ%@lKEEB&o*EsJ?&Dgq`zoe
zNl$WC(q}d6yu}|!rWx1#i&oMrcqKJuCB;XN(5C;tPq8mDX(df{S5gxzsk4qw`Py~V
zY+FZDzGfZGOj<{Ov9gL*(M(!JpXF8bnvSlbhhP;o-Bt7t|7EM_o9(Wm?)wz9nqFik
zd_dS;O)oavSxql7lULI<=GU&KYfay3dYS24O)oS3tLbH?cQw7t^sc6tnV!}3GSj!3
zUS|4M)5}cXYI>R3wwhjMCa$KJnZDI@o#|Um*O|`RBdh5;(^-3DHC<;qYmcm^>rCHj
zy3X{krt3`qYP!z!ucqrv|7yC<^slDtO#f=S&h)LOm%A3pYI?bAk*ubdyB5i6dbw+n
ztfp7A=}@cb6>U1yYI=pMLsru(Tpga(^h(pWnqF!8R?{m@-)efL>03>k939ST+T`eP
zR?{X&hqIbCi4Iv!uQLA)tLcG{1Dc;|#`$raMj(Qx+uHd!U>~)2Fz!SI=vz+jt>B0j
zP;>yzJV)q=XeK@sb36l5=MSd()Cg|a1di9#mjNLhxR}!bXl6e}2GmSk6p*U9_@QL<
z9l?YEWpttiWz4QkVA6xL{M8hv;PjOqSU?%m=V1Uyv(Zd+&H|515DjXe&ie%!dVdKd
zqj@Vt-4H?ySwIy%zRUa%Q8!KqEEZzI_juMJ<Gt#8gnOCqh!ez#x`slKMie4&1<~k8
zDW)=@Y`lRoUW$T!ii{EAf<w{?^kNgW6KaXui7Ih|!vsVwcxQv3y<CInz0AT<rw=Xd
zg0YBD?g(@Yyv(uynh_x)9gVX@77>5(c0%SST&n<@_5`J&qkb6D&=;i;@q9Zf@TF>*
zFQFB8jnvU-5Lrb0`f)`<<wvXWt0zc)BBDsH<H}AQbzGf+2%rU8iAYB>gt`D3f^S)#
z%s?~H&k)1W*s6$IlX9F0Rn8|b5y4ksSSOCgJ18f8ITI0oInRR->VaAY^`I9)lDZNi
znqH<M&{1FKkg1dGCNdqVQeYqemld|4$eOW;_;jSQ5;3`~jnMfTbbgFNA)*EDpfq&k
zvJyGDtU8oaouN*+&Zco19BGVFon6e<1)5JGhJ?L<C??WS<p-t{nU0i(I<Aw38N`J0
zCj9PI`P>VUxkRKRrBT^YEe4vo0K|km+M8?X2C6)&B`yRVDb*APl*(u(2{$|s=^_y6
z(_x5cfms>?9a)yhPS7_%ger|b(ujx_K*v!>$^sQF#>i(JC7rn(y58gp0`N7z*$B!<
z(h!LF*%*3Aq-NH3QeVNTsZQESd!Ay#^mdpRf=Y^MT53lzDv*oyCt@cT3k`%sWO6%c
zWv)41?03L^K8SQ+kvXu)&^SJ@$Q)Q?XsS4{$Q)Q?c*!t3waB#h$%_>4=PXkHb)U0{
zI-j#hOZuEeXTD(3u`g9nUD)ub1^}PNSsB6S1a21iI6SRHe@!;4z-b2KSh#r;i+zG$
z`z=3FftyYeP?CSuCn}P*K*zZ;m-a7eOHl1Ah3oJ%(-ztMwGx7O^nmd);SU$QQt%@L
z$Erg5besaR{9M5s1g;i{*TYzDy~ynl99Jlu?iRss7yJRiak0Yb_6q$K!Cx2r1Hu2M
za1@2*1E%1ag69ZcEO>9hhX_7G@Ckw+Dfmf(pC)*%;PV8>c_)=GfKxcKBY<-{#xbrK
zZx#Gn!FLIMo8b2g{;=S%lhfmrnbW@^I6S_Le=PW?3ODecD#;soD1i8M*~WOj;0Fud
zU+{9lM+ttc;4=g+6xb-RSs=>KdT$l@kicgI{#NOu{cLzkmFr~-*&7wVZR=R$_h_Q_
z_p>1{rUVQD-g(xyk4?hWw<D8+u?y4P0sJbSdmtQD#}EUU;Y+gXi)X;nE->^aC7Gs2
z6<^0=8jSZ4{4l}C2!6ES#|e&$Dwdxq_yWOkX~6VL1#S|!MdWS}{3gNg6dbNXF4wOG
zM^|7yFADuF!7-Fs?i0a3S9l<#aC-Wm_yN2bO6ddL1n(#KAi+lpK34E!1jn@nr<bll
zmurkK5<Z4F<EsU~Snv&k#|6J$@EZmHx!`vTzDICOu&fVua(Q17{9VB@)S3T<!ZBkp
zZs2WKk~c8aiEnflyjbu<1jkTk{y4!g)EUPG7N?&p@cRPS2y79E^0VAs0v{9jl0fu3
z(nmvpwm_sUop@^}N!PZelR=LUwLb*BE(i!wuw`ecZx{-^dlZ`d-?XI@1{H6S)GAvx
ztwzO@(I_p$^tLUTxMb*rJfP7yyd@Llok8nt$;5ond9XqcL+Ii3nAh6bf{DHzrWHmo
zc>4$(BM_aK=@$z`r(_(B!4RF0AvznwKMDL&K^i<nH%=2+D{zItbpl0?@rd9r3w%dG
z+6S8SnArmR2`pF87P?(5xI>>Pc%#581nv~LTi~+-Ul;hPf<ehQG)>{5Spt^|yjY;<
z3Ed|+CL1bm=uHK&tT0Yn&l5ddBCw3%f6x|Kg(xY74E(y_N7I7@-U15?U{WXm#c|*x
zYW)+*#wAH<8jSYJg+~ML-HseBUmkto*_d_bv?E99J#x`sLC%A_DJF>=8k0imqu9A=
zfQs`mAo1e>J?V2l25t(EfD^Am+$)F9;%*&Aa!y!?h(|7llc%=*4;&#tpS`ggLA%bw
zccMOf^KjCkVHQscD?#z(n@{#*wM_~beBLcW@;3mdcBlG4N97R0aT|WrgC*qeMC26w
zNDiHu1IhX9%}3dEv`JF%*<1J^<R&IbX`0X8?kEGF_V`78_V#=W0w?%|fcxw%9s!zT
zZ??#{V@L53DBmOP==0f8f)$i*?Is1E9S5PG@!I7V^x4sOC<HoSN8gJe=h%S-f&<y%
z+XAca)u2sL?1ba}z&!n>@7uuFBuFU4C)W?{ZP$FWT<Np>k$VhjJ^79}6gU==q(C%J
z|0}0?X(oQu|4`=~$liDG^XMzD2i}jliHFaCdi7ENru3w*Cw>%w`?rKD{{iUE{K!J;
z;NRM+oa)JGk6t23`u%o1jVyP7PWh5e6xy+4<o7^7gt>_apB*E2fbH1PTSVKjW8@9s
zb-<314?)hcqfeVYza1mdzOEfHkDRYP#x#IOW6mFZc8vKk1ROh@^`;#=#@q_I4%ji~
zNys^N43x}CUn%0A{xarO;HL@S3w-T1mij5#N$nOCLDDxCaZkS*OJmouBgG?!@t+`f
zD)2t|k-jK?6x!3bO3_&^i=~vDU*B5r9D6f8a{ltQc=Y9Z<ox=s@#w<|BnK+rY{b0w
z-U3=2G_r&2ra*G@0X_9ReiCqtn2Eu^W!3n};5+qPF0!FR4lPw1P!*}*?pQT!KRZ?p
zEh|@BTy<o}sv$kOV9t(J-BIoXJ64@p_3zrTDzQT-%<Vb<x*e&E-#NVr@KUVCFMIIy
z=(IE=QJ`LYIXby>=12HV#GqiP-hYq6_(-GSJ_iS%X7#5$IE~uhdvKaPXqMyvd733Y
z6_oU2Hqav;9IKs9BZ33?Ht>TycpmWK4z8vMz0!vt@59dkjyew0XGKH*qU}C>?;e#`
z%^gzK`5mB2<_sEACfi0;FIcd!p}GOvqLh?i#}w>s^UYg64fgK0M4L0U?Wg4K%f$OO
zb$rXGb~axs8|H4lG`D)roHm4ZVsf@+np?kQ7QZIO?;Mn4qmPD$n#FVHEu)(GAMK`8
zIlS^a+)YVZE@3021G_05*i9*6!>0qgDb260Z&*0p-R6rojH((oU2Pooziu}rXF6BA
zDQyezHb=fa#bn#0|BJgRMdT^|?`Ah8r}Dq;d%T)q@ZM9J`nbU7ZJQ!Fdn?fy@aOh}
zdK*W!OQM~Lcq^h?cq^hP;k?_>Z+N$%DC=dyb-K}FWaeqNf4pnA7MVD2)$EC9ugZJ<
zSJ(h1tw^WMcqZ1ZorD+sfotRAS}YnXj2#r~)0(F3+i10xZMRO{x3QbH2b+eJwVJ1{
zZ7$SaXf|5Pwiu`EX)e(Iu%+yj)7R%~?`|zS<;@Lw+C$sQP91o4Y@3!hPJ1|BcIvpM
z+;~|xt<^fUv8gM^OvG|HW+0YLu~WvilywWAvS&+Kw}Mj(ww84(Id#sq)K*>lAaCDQ
zM$_Qt()EXI7<6@bV|qM{Z9pc(W@0NK17)`97&|;x*KBF`VIv_O+q8^p>R)SPOQ9e(
zI~~m128G<1sr{*`2vS9m>Q`%NuVM2Wy(J2)Z>^1Yq56_M`i#V|Jr3#Z0hu0<=~HXP
zaZ-s5igeyQ=-{?AP4p%er)~;jvlx^La@`@<9qD?bJT~wQ;2FRVYAYKqzMN9hHZ2;L
z*K%SwsVow$niJ#F^&~mk`UtslTy43;)|a4^>9rG`@_4L4{dCjV_Fj;oI9XoIrBRmK
zD2=iL^#VRw-BV;~yQHEv*`|T6Eb0TYWN8nPB`dpoWJ9iOhE~)vkZU;@AE?TXIw)-k
zshW?6RGVowYF=4}&38o3#HBg6C@eqHiBk=#dP5p)psIAY<j1>EtVxRxRu(Clmj2iv
zCtp!Ct7Wi~!bvx8vei-oZlRRLiswjKxJFtICZ15h6DcQU5x6nOp7<eB4wbSG^Hj+!
z@YpUl&z|67qa-Trq!cc_<>IPVY;5?H!F-eXK^NCv)5i`o|3*~wWK--iofx)w3aS!g
zYbYlcjAyCRp>8CmS@F!4DC@S}SP)vc%(S7D#7y);HKtPBn5Fe;336J>P4y!yt|^PC
zO(Yg<=@w^ukZ)I22ht{eQ3KtaHg4&vq)<Oaq_w3O+}svrxfvfMIj9lPn|Q9(gG9<n
z*#q3X7FDNayj0pwrR+yMp@1h+PRd^37PMGmRkpOIN_i0Rgkr|CMaoIp9o%qB1pPl8
zPj49jh&c;0Y?wA+`s4P^Mm!Z;bfs1_0UICJY3|kbU`9SQ^mH$6eYi<)Hm-_bR{pwq
zE*tYmHZ*5pUP*16OPXkusn(%+4x6yGbb(a2gn6#8ZO-z{3~HWp=CuNhVw&gDp&=a_
z^4rq1JI|#-E)8;dzIiUzR<`!%xt36zXS{Ei=Th6|xt1){FU>Y&e=f?I`ZY5hS>F{h
z&P<o%v7?JKKhg>SeKfmeqx=*nn?37?r|fE`BU{r%mS(z8o1IPF-8R5XCq2`h#WgeD
zrKLOfDyyYST*ZQr<8juKidoHx=fX})rKe5A+;{=ig^U}_|7a&QBhvOa&MY!fa=@l=
z6q{7Rc-yQohH<+k8dtN*VT`xU8dk#mq2>UZKU9q756%;_h7-fAA>%jb#z>zUF@-3b
z6UU}MutnM1%@dEYT|AG_mTb;!MVt3weqlRk`!lSgYEBIy?u@et`s#pqDvvgd9A~t>
zHGQ+uFZ7K5$ycAR-8JN%4}YoATuHZFXxp6E@P4!N!+p|p%r`24-mxu2UczGm7lyIz
z!ew*y4|Vn4^Ci562zG<8y9|Fm9JxTZmfGj01&l|vx#fqPVd%C!{GKU?mDCoWRT{*8
z8Tjk^SVL^?xpU7wdOZD|`Q$0D(BJ5t^f%(ihJN#w(K}0n^rJKd-+N~EDX#=egE$;L
z9*4Q-PB}~^nO-`(uN|sd{qQ5Fyz&KT>Sr%?_#}14h1JgyJatI+<Mfx;{h8S>|Fr%1
ztASOw)87x@RQmUK?1(OJ9xnwWn^#W0Y3JFIRV&A*8$VvLZa~*_issc_+F?8Ao;z>J
z{;WLXLaI#lH|Kn1!OGOcvU_Dna^~vDgvmEW?p^WZ)#1pUD~u-na6B}Cd*IX){w*(2
zJ695FpQ3HZ*WIURV49U}gkqM77opLO2IN=~LywhYWaMOIWTXu0+qXxL9(_wnO7ipb
z3#?Q_KRh2hj%4ISPbfL7q@iR5I3*>0OO7d-$$yLjFDZ#4oN$u&IAq9>3dL_bdikFC
z$yQbmD^h8t=c7<RUNIt?VMPYCmvLWj#(g;;n;}jHiqf~AmEOY&PQeS<O?q*_;yswm
zo3K71d`EjQIW_(*uie6qQ-zAi`<R$*k3aeEDe40gwlN8ZWE+z~>2zP1Zeq9XVsc0d
zxry)qmbS>*#H2I__mZ_o@mt@{9wviR=$Q{nush5flnhBt2l6g{uY!P`H-=<oD}o*c
z0UK`&$t8u5(EETe6okU=LO2|RVIcJEC4^ZZ3<sfiA0e#7#wQ~{=uhsucX?xzp{ewU
z0_oez`<e{RB)bT|B}^NA49y`|72$7$>yX{hynKZR^1^k<ZD=>iK5$&P4w((@SuFfj
z;X33s^dNGfB7NZ2NL@K_dKH}Vo}=l*oV){n<{eyyJGc?z4P1shWif`)t}4TG=*bVL
zGA`#WQp(e)vOWiXE$@(0PH(IeZk`@qjG~v*3+s$O9bSy0m*-P$gKrHBFGkVJyY~=$
zMR+laUS3QUNBrBui&6CQ-Uln(&J8a{(aZbw7yMY>#N|*YfBP2R!{tyX|6qUKpye=!
zAH>EgXv@P~{^#L(l<zR7e4$?9dX(=lr+gvo=YsMb=9DkAJzS6S9p;oT^lrEw<vYwN
zUwC}D9_2gCDPQ>V$Rg|+FjD0oS%kbts=OnMknc#9Z)6ej9I5hDo5PGs%TNY}-&cFX
zjOs!)jv9#sK!EtD7_~kTazQ{DM|G1rjL-%%DCDT(5|J1W0!lfGUYh45CxL)sj-q$w
znQ*q+U1qeCZ3K2xpBwFFdo>8icC?%AjUXV~(QdZC1OeHOcC&p21Y|qf&Gw%lAluPS
zw$Z{!WjU&6Og8oG2l0d3_$vfM3!Imhl?q>UP!D2n?2s9<LUt$^3WdU<NGKXi3DH>T
z$tm~{4vp`!+`Bc)k%qa#*_vg4yQi^>7#=Gc*yNd_D%Q}GyK3VRDd+D`@CnVJ%CbR&
zOEt^=e1T@C1dk2tsd}cKWybV8J>Muax(5c(*-sumd%>wP0|8SH1tNhoJ=-}g^1p`{
zLjp|DaI+cbzXl=lw_#QcoX=$f;)D$KHZ8h^wS(S*#Pf!TXx2|O1Ue#>A``(48Jc;*
zHtI{{KWC8}kTM~dnmz>tDg`obu1#Q4I&-S4!J@oxl)NGC4OHS{uzyDx(9}cSkB^)$
zlbM18%|u7>TbTfquQ$-Nbdq{0_oO7|05E5$H=}1HF{wMx<u@Y%{Ax?VT&`+yc@pyx
zrWnl+d28n}%(VkJF96I%P{2n#oJnte(leUAqCbTcGf@XSpav1m`Z=e;(LPehi1<^{
zX;K{QpHnJai&*z^Dje-bAtT~X^&*76Q1*O*G!JkZ94)*XdOQPv3OI$yo)Z~p)<c{E
zN3sXRcI<ggN_Lx5vPU@$j$AS#w^OoW2rU<L5%CuTJ<+0m^e9pzLcN!IpxcRw?gj{J
zkEkAsHnP?r-A$Bk4SqXRx*dpK3o$;DGCZb2%0l}@7!fK1cXN`XfPu%|@>y?Ys7L({
zB)ShoL^S<1O-C05&;q}pRCF|Ei3B2=LFXNOH1=^N0%+zaBGS>kTVxTThC!gC-6~{6
zH2c?_34ms^1RaCBxr+g4!H*~z9YdI2(M|xqDy8m8Wksi?vKoD$p0<NPgj-b|DI@B(
z$S6qF%E#blkwt`aJ(+<<&U0jiV+g|yl>p$+btbZ->f+vh2ax+H4IKl25i%mw^%3aE
zc9S&QeFKwm48AVXi1_osaL`e1>a$cqjhqHY8x=%-b~lpO5|NH<OnfCr{EBR}26c#C
z$Q}{RLdn!Ibg7UL@uxyn8`OqRQEj3P%?MWpfM#NlsiRdY5{PJacOugf&#9|~^uT)P
zD1N0Lz@NogQ1buS`x3yaigW+7+$}fzMj$L+RzVOG2w`(c*aR0u7PUYjAp{d8YynGM
z5v^4pZ6neOxFcF0+7^AZwLV)>aV@sds%>d&skLf-+R{F2E%k5zzuz}=ZswdDAOS<w
zmr2gdeBXSto;h>R`F>}<vjmcluwhG(b-EM)KlZR@BNEKDMK_FVhBS<s<X%6t7P-hq
z#EPIx%9qxVEv=~_I|e`YqLxM^SO?~|vkS?*%n=cb2ADv!XyCrX0_cZk%dA2GGnQHy
z5i7ER67-|bX*MDjKLD@%*cQ!3Bv7-nUR8#<DCQFin1`>*OW!zw*f-Qd%Lc40dMPF7
zM_-c@guvoE?#f5s<ibhq;(qiDb{Zgwz;gD890JRcOOd_{^LLp42rPFuOQavdi&Ur^
zffZUvCVgDwEQ!~;|98O|pvp!uEE|_4o5QO!AcvEVc8F~SY0o_@+JTSZmqzYF4^JeM
zepDGgKww3igb5#m%)&X=fx>wfw`0t?x*-xw4x#0}kStaQ*e|u9@mh(<wL%}OfRf;H
zfN9B*Nu8Yzu7l7pNbW{eh=>Uk<>L}z9$qQYVret{SRXBmh!w-#6Gjn1u!VDVsjqvb
zPEsdf63W7%eB^U)pacuR6)k05pHkMf82{HGxfha%Soqij9DPn`w2%`ziXxOREu^fp
zu#W5)d`w+VgVY&poh&uFH*COalys+QW|PT8UGht0TD!33X{KqTM&HvY!#K$@v0_N}
zHD;L?YbMQ}B;D1T`GLv&s%E}tGO_4NnWots>oydGU*c&JFx_wWXRAuaZ!e@&auwp9
z+lB~o&yYYR<8&q+rX!Pi#d^8V^AcOzT^!1`rr;Sff}jvT4Y{@(>mSQc&nX&TG^5+Q
zQ*krzcs$&qM{<hZm|FDa)Eu3b-o<ibQwqmqkIf#P{q|Jc^1J=ONzXnR8N&ml=;%<}
z&Ua%;nNu<<icl2p(c8au_!U&(pgVhXxLJoU>aD?VS+awS-*(KT+=q(hLj!3W4df0p
zZo(BBN&}%wHGQ(C$7%X3O=Gl0zDm;zHN9NZt2Dh<)7NPFMor(OX`EZB4`)fj9h$#W
z)4Md?tm&6Dy;sw(YkHri-%~WYB;`3FP3LI3K+_3L<2Qr#a#>-29ISmpS7`bSO;6MG
z98J&H^o5#Us_9EKjY~$#`wvZjP184P`gTp<r|Iu#`oA^(sHT6c>7Q!)SDOB<rvFFN
zf7bLrHT^F|yXlH{vo+ma)5mCfu%=JY^jJ-wqUqB$eU_%@XnMY;FVyr>O<$tvD>VHd
zn#TF&xVm@g@H;wuM29=I{PUWALDR2l`ZZ1eS=0ZkXq;XtH>A&VC|A?CbUFT^KAIk&
z>EW6lsp$!to~&v7zOkL5&uMy*rZ3R+7c`B2O8M7ndYz^>X&U<^Bpr(r%i|8sY=-yX
zv6rF8A8e6=3vGvYU=^jvU{z{;pFWn%7U#)ia4B%DklWLBVfNMSk?F>>LvDJmdtAgl
zHXL$?Me$xs$UVt%?{v}`d(6oak&GNSJsWg(4Bq2ThA=bJKs@2ZNx-o_)Fk!`u;_3n
zIM;F6iM>`YLP(dzDO<PteJDiYSZpBLh2a2A<Kh!~wx$<qdcCG^(eyn!#862&4{Lgt
zrhlTtJ(`cjK;%ABw3AS@bDXAeaWmb)?<DJYR%;sV7aAv3!f$B)9h%;z=^Z-!k>)?6
z>6bK($t(Ha()_<d5yX112s7l^uzoj7(_M9lb~2wkMAPLu#Ns6KlQlhEhZr}JU!>_}
zI=o2Bqd!s~`Xk{6EwB6IVqAr<$JPCwrgv(&r!?KH%loya-_Ys%G=IOMIXT$Q5c<V-
zh0rgd`)C^d5*q!IutM`s)AUSD&(mR@=C9E7rJBA*wIkG|!*6K*7ERx;L!2jR2l~T)
zhMv=*?oUYfCxre;`k%Bs`a_yu%99Xrwl~~G(+M38RPy06O`oj830i)drg5I6oCR7Q
z^FzwR{9yYc7%$QhjF-^kG<}AqFV^(cn*OQ|H)=lmE&0%IDF^3K!pAjV*B8<CMRk9o
z1u8wN&qq|Bk0{#7{L#fa{URN%(fsQ*y+PBr>2RCo>-wX*{^(CMe~*^a^C$X_8kgw%
zn*X7qV-Y3K4+C=CVqH{vtcRut==2iJAERkK?y;$wK2N8kKOCPJ`on(3&>socYCgtO
z=*^nGM~4q;{*N^MoT9Cu!})L3alvzq6v)|24BCsPBjR`jWVYZ~1Dbhpj>P4_&&Oeu
z=k|ddewb2RcW_v@b|L&YxfLE|g#8dV<f6X>jj>H}xGD6>{R_=qm?D+388u#mY+0?y
zP0{7yJkzD)=F#^{7E*lcEQCh;3cd*1OQVPv$4!Y(?lRCEub^8BhFRWM&<~Dj&;|P2
z<ql-SjZKO>2^^!muE(HB+f$@0i+K&X9zO+rb}Mr0z@xfeyPgR|*bmMPZyaNY<0iu=
zR{|Pqk;q|wi=$j%b8Amr4{h1p+H)Ju$yim4&)*Ho=*Pf6fd0NuLJ_#m&Grqt1@rG2
z@Ys(`C1SCCZ{sk^JDzju1f6aM`#~7va{P^;nV;q1hEE)5nQLZwHzNgWM$q9^B7b@8
zgE!7aTAJl?T+Q;H20dG+n?azzLwh3;Yq_)!V30VLcM4)gKZcG5?ezm|ojA&I-kWlj
zpuP5St)QbEt}mY)=2WN|JdO*?rHjQ+7(ER8{#x9jb_0$mFDp^fZP^W&yN2&V<1+;b
z_ye)WzjHU>f>j;88;~O&bjgXT_W;g^fad+{FNovGTsi!LaB^H~&|F;b#FlhS|Efnp
zo|Ex*k48v(i$^1!izt39l>?oJ*rNu`i-3!VIHYs3^P&+4nv?n+P4X9xiv%xvaiH--
zLEA}5x*KR-VC>&(sO<3e<c-J2vlrK{J`-QXp0sL74L8m;s$F^DujZ%YFF3qSc|(EM
z&cA3;?fkmh>V>r{MqB+BdK>Gi7c5v&d(lzbbtj)6^Y!M4HquQTHvI56(zSWGJ9pC6
zV((^R)X=h$p{1OVbL*GX%&nQ*+8&}liQ}gv+VwHK<PI#nVRZubsQI?39eG(O4(~M7
zo-k!e&Ei!HYv+C(?ejJ9Q?!$=n!m)(9Q*J-sK{ZQtB0|DdyWq)lm2#NYgef?Va(j>
zWy>1pPHb3EyKo`CF@NsT6&EgOb(UIIO+#aSBUaCbW%Y||R}8Jgv&@#q-wNOCsD%2O
z8cgXVdsmceR0GyvupIdu<YS{#mo4m!R$J-rv|GCjtk6UIzxHPM|KL_S>yPR&D0Em`
z=~_G6t^Wib=KGkq^Y`tg+Y|nl&Bwkyt?rzYjd2eLcgk(mJLPtiY`-#gWAmKouU{^z
z3sq&*P3XTSa(u<&sx#`Yu3A^O3$fkxq3VqK2^EX0&#1q;dR;wu)w@d)rHR;_=2PlI
z8!YD9V724}2RS!bD(?o1xk)iUD3l<Sl+lu3)!ClB_$>CLecg)u=6Ib`6|WoDZ%w3M
z#e%BSN@Arkq`kM@ex&5oWxT=R*J3kxW3$7%eY51v_w7tP#K$w&Kyo==e7|RrJ&W(X
zhukglRoL|SF>c>TwEUsTe|GJ{tMQilZ}IB--Rg)J&ibmmWY|`woV0b(r6+AYeVjUK
z2D?j&E>L`r$1vVdGdLa|G0lyP`Ijm$e%Z2T(&DoR{{wA&S)M;GI`YrRwl+B}^&wf`
zElu(}vUg(GlJ93f&F{#%$8=5Li&J)1VgJJJ_!|J$k^<orA6J~f-(Yg$ibGmBUEN4e
zl?|V8EP^r}OSonC)mNI+uHV~(tg9dImG&AZh<5Vkvppbn9kuMqks{76&%LJKd7e_p
z8|nw`X|ZJ!8dqBOX+nS3K09s6s)iZWyi;z(muvH=TY?_Unh;;G_`>l^AbBP~NF}^#
zgm?&S$NQGYNDk$_R+)eK)y|h}e6H4M$iKWY-`e#gQcCbp%LiI0&jeIJ6i)<l@1Jw@
z-m2si5!Fqv;zde6y+EaE?M0mYy*OS&9D&aPeVz`+Q#j0XqaJ@M6mnhRPfQB~G)@A<
zQ*s;(Z3<Y86GfC74_)C70INgo1*_RcIxOpa5h%r~HMB5t;sEibG5z<zyBYqk3T-@0
zlD6^C$8>6Egzl~7@51vT<-e&>r~7pN{<6*>!9Et=_EzRP*mP(ZF*&GY=qI&?zLVm~
z;M{gRcqYSyVG)E7&((quUZsZ#E%CrJX*HW{y7nlWsZa|#K5NT3s06+pYUd!%i;5u~
zLq5}!r=4>z<c4^Z5pqE=78HEl&vGk`bT8V^FBhfaZh)6)gaPGibS#=%YovS8lMpfL
zO}hj1yI!IZPC=Y<7+1RZSKz%SQRR7KL8Y5fUiwndyy89Q#pi=z$~A)4WqYC$GQTND
z<@G~82}K0@n?d@Qt;hxXn+Zj)O#Gne6<`?kX0bf>E$G&PK|PLkS!)pCdFOZ>MA@9x
zWXPcn;<yS1l+9UpfXC%8=pF;ZY~No&Umg?!z1uIBy$tjZT9FGVUvmaQhO+DjmK1Sp
z-`hBhdUG~`rfkqr?_`Wi&f}n&pXD7y*_`tn(%YbH&UpiJ-Z&pb*_;DVtS!ps+-Z>G
zPdD2a#X*Pm29?dZb&4-?86u_RI5&*`=5p-3_HnJCgGITrkqN^cN{3utGJKR0Z;K8&
zKdV!RylTOc>IU3m4P8;YSR3K$Sc`J%%=-Q0_3<(4koW2;cnxjvs>2Tp=iJ>Mjga)c
z9*uPV{v_8+&`|SQydM+?nsfa{P4b6|b9%2qbMA6&5r=fF1<CGF9&0vlIg;t!K=%Sg
zp|?<3$LW-pmyS4GLvNp0%`*CQWSZs5(vH<E%b<5^mRr@?b!wJHQQfIo?ob<Tt*UeW
z&6;Jk6l)`Gotou3tw-O5-$x>>^32n5nq@WmN1$2O=Gge6p0!tNmiGoV%dVJa3#WUQ
z*|yr5UHcuEj>_k+v|g~?>)re!CW`X;IXkl_6Ni@~@lUq<H6|vFxGB}Nwd1|mhSSPV
zA34No9(HYbO=gel`aAO{_4vxT+g`A(qP^C*FRaPF_R2Mbdi-bqNRWS>E&O;2pYq@8
zoi%S#NluUdG)g+5*TNTe_s6ECiXqKIqknigLu&j=Z)e`5o|a!Swy?Qpe{24vHCfW4
ziAewIxLb9bmafU}ZOxmwW<-zgww4#Q{0>U!eWxya6oYvMba-nJDs{B%HQt@PeQL8h
zdLtxPLLI$+kzK3Q(O(sHbheuji4N-SCe9r<_Mefi<@ZGz8de=BHeoWXv(z+vA>Qbo
z-ai_T#B<yc{R`c2%_~$rGuMRE<LQ)eS12X+l#S#mj#6JMPW%hxrN!s}8`RWls%tYM
zxW!DWsfSZb9m|KdIdN=p;R*V`*tJW+KRw$Wk?)3wDD`wtvQ{YV^)ZT2ifa;3Q)53W
zO18`OW!qtD>La^s-;!yiJf)@%!hI;;vdjEx>bJC-dPHskvO-OrrqtBsLVp*$Q9ecW
zNGhuNoh@ruQc*pcifZA#8?RpiD*<D&b0P5mz*LHi_GqsAAgAZvs?5LS>d=?mYn(6J
z&f@$_MRonu(?~8ku<|<h=qRuEKrziBqnhN`i1X3@*Ers4MPc1f?Vs<5<l|(^9|Frd
zQE^X1be!UjLv*I%&O~&H;x0k-YQ?=8(T$1=^&%eQxPe-p=61?XIBO@!mz2Ouh`yx+
z5KB5oDbK0ZxE%Y!7E4G;(@}4v_F5tcCgQDO7!2UXI|P<B6o>NBAu`#aN#u!-{*cN3
zRN+uQdPXLDwv9aT(VJO_^4ZjA&8J**FPixmwCed~9p0?N=e5TD_gWJV&An*k|E@Ll
zxXeg%Q<-S)kI{5rP2(z%^fFz}U0Rd>O|6)}PnXxC(I11s4QlkcENF*kchQ{(HTuT+
z;Pbu6Krhho8hsf)43}u~Z-)Yn^Y$t|d}xWM(U%r^z3@T|ORJ8W2-iq~oW0PXy(m{X
z)~B6~OU_P!U|ue8biC|?8hy-Qdzhs9J*=F`-+Dy(;dr;wFCrALDz;I(=wL(!c$5*A
zB5ulIEohTQ|9i;R!zjm#PSNFIT<PM}0-0w%By6SiHtJ1(7<?~{B3^tx;-=h>K<lz8
zmUKal{w}06CsSJ@f&OM}KvG*Y`VD9XCw|af0fy1OEL=9NYS!0*Z)kF}{sEfjopa+L
z8vShM@#NGGp=gGK8vSf&$Xc!UG4PG{WnT#L67Yg<HyDPTXu^LG6avkkDx)8{xSp(Q
zaj+kr#x909=A~I)-m#zu;Rw3@U>N1)O#{vREUyp;9q8ce<9X+S-^%<8zCNC}5^~=7
z9Ymv_cQxc@;|RJyfAe02Kvx`WUsMaTeWxI9_TzofUO%wPiKARVqo4N?QoQzYt)PQO
zzg&ItMQimBrO_WTdSrRqHTrqYof`emtVX|CO(B_kT-(Iq$A)wBld92wsbe+z!%IJV
z8hw5uxxKoX;}<1n);27gJMrAoNy8>~utuMQ-l@^=)ab8loZIp)d*{32|F_>2hvqi<
zuK0DG8hxKeA9%Pt^K_s_Uq-*ZzZ%}nE8Z1Xx_Y+q=i&S0P4S-x_4!F%JrwyZy835=
zy84IYHFBk^AJ%tGq&u|rL+ip-nLS~ezUQD84SUrIbzc(hQ+{r}$kqpB>qWNysgi_W
z8v65Qt)(9n{lm-YUQH!2zZ`V*-6SooZX(jMTJ-Z(*>!eRY0nXLlY)6r_8&amJT>#Y
z;o@uJqL+tpF4Ayq*2{kbk{2kw{MmlJd{p%E?!w=Wy(f}6C^z!OhKrzK&(N_J9%AL+
zjw}_e{A{h2A7E(ZB^_FMNO)R#mZ<W$E0k7VaiEoll&6*dnLPCzt(V8uVxhG1*I^j_
zT6vdRd3Q*0eu@6?N(KDvY<ED5PF`4ACts`x{W3WS=;R|xCqJUYb@E4a;k~3LkoZa`
zKPvD#Ek-IuC;yU9C%-+Qlm9Q2){0Kv`UCiT{5pB^Y!^Cts^s~k`g70;gzbBoypQBi
z-b<!Re&HueCI6gO$v=mt?$#=K>PB8_MI~RLG~)$GhAx|W=YBY#ore-lwDV&WcMQl1
z#jQYen&M7F6n1YZOFcHWVzGoe9G5FD73fWh+l1)-ihDnzFowx258~LR1a=_`ojnUP
zouQ~-trhjFk#0^Y%OYokGRDRyMt@=#a12HL5RjHdAAMsR*tc;wl#i~F$*w773Vrm9
zO!mwuyHh8BV4eI4S|>le%{uwf7~B+{JRcI3gT}N~oxE{AI(71&1)aS0zIV!va0=qQ
z5Ak&JTtdt<FZZ3`Q8($`uOOPf2A-FOXfi$@aZ~PU&~4GlUk|yT;0QWSQ=_~L>UQxf
zlj4GJ+2b;?Iq`$;3NVcFvbge04+?=^hr`g>W<3m=zi`y;9z-Xf#oq=`E{-@Ibh|;F
zeAXWDTC4Xl@QwCmV>z`i1uy7!gJH<!+zYxbI{9kIU5kVLIEYR@_m4;)gd^zogJFzI
z9@KM5UG~9r^2LyAi%z~Aa^CnIOea4Ha<g#+9mmyd-yNXaqLY6Jay(BQmkb<qpi^}6
zJHhwbXXxZdmuhvq1c%bej~qR+9dFqeU+mM#!`yJ^ciTJMQj5IKzp{4qN=}3nm%Q@y
z`}Q@E&^)o(@<lHPwCkKzYYdvJ$Jaa>A=B4;wARMo<<ST^oA2>xq!SJPo<Z{pe8QlK
zJT)6MXETv0amdeEyHAt+S>q}|q)8lTtk&|bjYoF_oxE~c8R+E7plM#U;xs)T1jfU8
z26TtKkH2u~%K6JyEM53%xAT(xhWequu3jU1r_GKZnVNsx5qw*{wO4|TP0?l}J5~J$
zFu2kA^8Tmo<^5XT9XRvtPO~tFZ5GDAGHBB<f9zEE`_=vLYOP~On1%_Qfg@1)o1a>L
zHT*!zH`V#r_i8-(4*m~BuODyukovvehtxmXe!UgK=hJO`$T&T=<^^l-1GmO+vyZi!
zLUoBIx2~$msT<g2)zvlG8(sZrYW2a?$R=kaK1YgAjN4X;{s^n1K7q>*n(H+6aa8qT
z+-Th$C~+@JycZ?D)nr3Tr5tvN^=M-~+E|Y^)}xIdLy2f(J=$27s7EX7(aI5tBQJGh
zs8>Z3>`cBn^Xu_%*f&`TcT;+WjnB}hSHv*pH*E|>cfLHhZUDyHEsJf8*M;jUnw*XC
zl2}t5FGQ=)#H!JbqBV{l_fZUaX7tB-!y6s_30*a=k`HG#6su^iwff%{zumsY!Z{e&
zl!h~kkI|OI>Pl~j)-AswVwIN0>YVlAx^e46_#j}cE{5|oxyiP&%43^QuGD00O53PD
zk1glbisGZk@;O_~0cne#A<<2t<lGQGBtyCk2c=0*aJKMi++?|4ISF#~M}b9dlj?0~
zql+<gU%2BYdxNzpZ)3)0y9)EIDz-iIhjLHN58+OBEcK6jV0?O0-54v7X9tNx*aCV1
zAkXU#P@el1*&F36xDof8@)g`rI3CHI&=^h|@w0ee_vG;Tk;}T@dHJ#ue7&|LIxNDk
z&VD%NojVRq^TV*G+@<8-{vbZzomEj8r>&vEbFOnE-+VLwmwhgv%<SJNnRwybAGnQI
zPtX5l2|kir5<Rnm{DS9m2fB?#7x=l+568qCqHlljrEMkAwD?0;L@pilIduB}$&>ZP
z9dBGHu)Zmb=#MxHNsQ<xFff$gJ>0JVpwP*Hitq``!Y=9QRdZ9q;==CWe;#tPy19do
zbt4nQ;f$Q(!v31uI1F^*F@*_y$u$#Fjew9e{oMz{Zh2wYF2sq%4TEJruh;aB*xeE6
z^I@*(&NF(dGEitza|@be)&bi=k?!8ahOqODAWD^%Jykxf%E!~u!otRbvy!aUG1DZ`
zG%-m;o!?JmD{8A3Pp@rUwRk0Pio#ytJ&WUmSbanF`5u3|$G3;1c_xfziU}i>Vb4lq
z8S@)gH6Wf(Z4;h(?Zz~gpt=19YwqJ|)%^5Oeu1K$+_VLx<qMq1<t$IDAuS(OCH+F$
zLef2YDtUJV!uBCty(Ncu&NG$ytIf|-E^+PZLw%l-&-{Ear{;+Yfn0`ou+KX>dr?9F
zxDu!l3SZ|be4dgM1reNgjfjCxIv}UhKv0c<&qmFZz~WT^2n&Jb6pH`?<`-ZqnOE`&
zQpKBx9)P8)B(&_+B8h;d3LBy2WZ}F>U^xQ>;zA(Bg6nf=)pRh}s;?sdLJ27ubP$}O
z1f549Scl>s!Ld^{dZ(0b=0S-f2%ZQ6bOX}n><S8^TGjN)5(cZLuDAz2LiGq0)KIsu
z!{~$Vu;NRP@nNxZbyYjHJQ^1)j!GXE_mEK>vL%Zn-zyHMNVi<cr?%ZnptvO%jR_K3
z)(V8m->JDfL8H&gxAPPip=Ea=lfDf*kt_jWu(|yp!tyI5w5*E|Dxc+7AifiaI$7|g
zd~l_F(M?f9CFPTwTK+)f=7;rUIF^987>DvXh{E0p#%^-yqh!UFDiY+{2`O5$Q|lN4
z8Toi0hn#g>jzjt0iIQG43md-F!SgM33?SQvkLK&s9jGJ4o*4AwM`lkfez1>U9nzjy
zTA7t%^NgK{K<7s_`Y*BlgyC;=c)Jc?#u7&UI~u{<r|Eww+J+8N?1`a!vMUMOT7(9q
zBlK`hpQ`E8H9beu^EJI()2lT7WljHwrf<^p&6@tErtj1A_ci_Bntoc-KUOsDn#pb|
z$jeuCzN69so3M9q_6zWK9N;HZBxJB!vvKBIm@uFslfeP(=nn+Rsl%xfO!zLnGYUf|
zrxGpkc0@^wO7K&}m8%>-O$;kEJsCeuq_N~m`dl3@&~ljBBEMGiuhsN=O>fruw`%&^
zI>i06<a=0$FKPZBO~0;bOf9MZeMR$Dh3(*bY0Ph9Bqcmf^U)8X$7p(-%5R^c>2q|5
zeu$jzhkdW+qkX~$iX`>y)cK#&v~H)Z+iCAr^8Bz7<()DeqJEa+V3ia;>SsS3jHB@N
zI64b8AIpr$;b&1oJ)X`wO>fZoHtX;X9p0lt42$2P9j!VJATG<KgIt?Gh*E)E%$uWg
zGtAdK&2nBtdANL2Tz7C-w{{_*yzWGgGQxg{8*)*MLz{NA;ru!EMmb(IfF{Rzzx5X{
z(Fms?&U!Jg=(rsCu3XUK&Vp~WFY`IjA(bS)7st}&lluv152ZE4t)&6EUm+WA3sYRF
zUoPu)$QkWO$_M(J&G)*vcm>@RU>NyxzX$s4pb%)xKOYJk1<mu$@yNnK7sGKY4x`<2
zH$M<O%3<D%qg=p7UEV3+;hIQskAY*fFYgA-mrW^BDK_f590!@ZTam-{YPPS-Pj&HZ
zpLbr^zPE80^%g<SIvz*R?FYl?Z_$UKnV;nq;-CW^+|kyR^P`8P`n=$dwyp^zd*h6s
zPjM`-1Tmw1T}jVY$v!{O->%mqwJQ#`kLQq%<#GItestZU_#&4<Avnr$-kWmUKzr>=
zrw|<FY7m-o4}-T8Jl2bJaj_FhOG-^+c85gS%S!e4Q`%z7uIth;tLgk6$|ud19p{Fg
zyPsKX9sRRE%Hv$`029?o&5g4EF@HY4a?<$4#+9`Vjs5yHEM2&2aji9!?>da~zIL)`
z1#B9YmRbE)TAxJAb!Lx_1Oy*eGGcUx?R7I7*$IMog5b3^pNai$ognxTe;dWWGH4Kd
zb0-My1HtV{>Itbs_Phnoz+nO=c(`y)OLl*01q9a{<M4oJXSs`)E;&Cz58nnznzg&v
zG;8--z^vV~=2p3X1-Hs6NS!5>m%;4a%XVfT+Q2Ix4&r{t-2fYS){cGKuiTNb{W{#g
zXC<uOR$r@+b$?`+yD?3W_S>35H@OLGTjaTt&2C?7-p~6w^Ilx<^s(kWxZa-k*Y(z<
z{PC9*?ddkBa=|V3`16ZC?0Q+{1gN+Yw>r02<7<oF={}|M4#aK7yS`gF6QzVuN<>Nt
z9YHBEloFRxVn<L)21?0dDVyD4IqTg%8D3fCIqmLQsMqxM#Lq9d-Njp!&b^VHCBV?r
zD(vPH;m4Y2nrg(op`97exVK}J=iSrCnYU%V)3YDq+t%Blwyn2%9?!g+tntf>p6U8*
z<+N>)$K88F&$t%eWEelGXkXXmmD6r^He2Io6zwT~wz6qk2<ee$GWe#$_)3+h*A*}P
zbX(}T44%hZayG`(ZjRhAKD~-^ZrXK`wc~TEdT-C5O+Y@<aK~W<@1TF?-AA__jJ_RU
z^uKJtHa9J@KhG_P5%)%oMMol$hSS24X<5Lco$!*uH>}G%X)FKAK3DMkd9ObC)Pli>
zrWaju($>oNm3-Az9un;izUT=z`uGr{%_nU=>&AlTzc&3(w_ftY_!r#9{!usU;tNh6
zmli)G(lGydbZf6XCLT>_S=~r0Xn8Y6HVG|{$qHv57w*{$Sg_MI93ER-T-+tS-x<fH
zgoBE^gU@f+5Lqt8e#Ping~t>p(nrl1K_EHX%_>cV?LporY@XGNVTYo}s#}M-7}_6k
zu4$*x<K3;OzG)219_>Sq?T<Y4cuX#pAXF-S-b0VaCRw-o(Bl)uP9Sw6Px;W}lX8o}
zYsT?sA9{SU$G7_?(c=oSE7&96f*e<7cfmqE7RMR!7Ua0HXFtu|7Ow^pJWlpH{sroZ
zTjE5H$K_F<3EJ%uCvrTl5TyvcK2GF#T-R=j4k=wmd(0IMMo#VQk1F#o^~@Dwn`CAF
z7c29ZIsa(mCds4t(H*LIsIrP^c$n(Z7~(u#RQK!$hP)GTL@fJ5Bp?GqJOd*RzRzVS
zJeg`GY@a+=0?VEUT<{F!n1=&UDcFK-;zh8TzTAY#1yDwQ3ZBy<I4f0<Iz=U@AY#JJ
z=Db!pP~r?N_&S<V2O%m}-;stQ2<Bml6hs~o{6N9tAEXEtK;k$nGX2KTj2k(AP)nkN
zk!d%E&L*upn@pD;v*2mE;CEW`w$cnL@{WV_d8%aVG%GUm#?UOO=``?`wd6*e`%7EW
zn?QfhNar>Bijn>b=nsu_p3HtN>4@XYR4wU<OV7Oeb<d=2(yOgTueU-LTWr~GgdD<_
z5qTZ-2RbcvJWJ53g;wa?TXPUW%mkLVCHYiJK0*QU_a*uJP&O5i;@c;Ce8lvYEN;xQ
zcUhrxq<qAJC%zn+m!Wl&CG<Ysi(D8>#pO6Yjzjsl6hxMzCu(x~7%Sn*m|aa#8@`MP
z%9RoEPtg-0!dfRtXjyBSM|{>wE^B>;Oz~MOxvZ5lP<*KsT&eYX;lh_%$>n+Q*IEIY
zg(yjdmURvDh`&v9InKL<OMjo{a+JAbi;uCD5@d|m3l}~{R&jUvYyJ2E@$`=s5C?|w
z35CcTG?cv@YIjU=`zlR;S<^Ra`X)`^rRi^K`oA>&eN8{1>8BOl256i&ZmmJ%yg$$m
zzZ$JU<Gy+4$zX~7ghAt8FTAkKiv&X6n7alKa&0yi%4LmtWqH$KzUCpIbM8fXt<@cX
zR^4BtsJ1|>y;0}@DcbLqf@EK`i=K+Q>pjW{15jhyc4RxvNcW;s5Mg;Z!*p@pDwr#d
ztjtIt#AMW)fnNc2uZ)l`qyj4dt!7}g^UBr|Dp-oZC{JeK&wUb#2=q4-Z@XBpw;~tl
zZ`Kb{JSTt91)$X&uDNr9LZH{-Frcy=K($Fo?I6%<&fg5VIO23M906!Gmnax-gM#ic
zFpP1@#T{4Z@}LlCuI+|g;me@0Or*Fy;28br!hZ4G@w{f@pkw>q#$l9KbT#PXaReRa
zhgn|H1E86o<rU(f1094`i+%up4@vcTL1?vz{or-R@`|)5%PT?LY#-0ZY@Kcff&O+S
zgxVDc%ZqA3mKTIpG0w?;V3iX`xgfO4`R%nY39ZI~nU)Ptw75fJrlU*RvopDjvn7d{
zcJ54GSi7KeXR=ID{x0PqhC72K&1v3j(45Y%8Z@WvK7-~mkX-Un9)1cAyfc||AL)bW
z;iqgRD(_%4RV+7sYSC10=kel(Rf~;pGq-5QkIandu#!n5j{>yHbI@r@w9}MmC$u_u
z{L&S*bEhn+S-fgtZTns$Ijl?v`8>My@B28IxqKzfiEiqIR{hXwLOm6AFtmC^mJNL-
zMc)d4CuMiB4@~8qL1EIqC=k^a`=Y-Lf~Mb>eaK1B^l1|`y+(tk-~Dj=*KlW^PQdh7
zJnr6-9ozbX^}Ey7yEi%;Vw>H%y!8?I)7OVLJBWwiPhTI!b4zGbr0AJR`9*uUfi(TP
z5TLmHHQlCER&9$v?%o<MdWY#ZhXU!(RxY!$aeD(;_2#HQt@w({Ywpe1x%1vQAVN>3
zmHcSUdTG;((x&y&rk9J}VIJ0L4YvCD+JrjUrrSeBAKeSUvdOx^7P+z3FjH=`b+b*F
zQqsez<uJW?PUTv(F#~NZ*+iK@8SMXNw_e7qUd9Y@j9LAxquxGO&e4I}cvC&c&mERn
z@1lJ&ir_>yJK#7)A2GKz+A0a2CG!k>qbYKMGv$qD@=UgNwsEF8+A<pskbiRwP;{)>
zdgBM1-J6|$?ycDs{hQB&KV(CUbJRCO-C^LF^Ax>_t#`cHda%A6)@*Ha`(L>4<}RCa
z9^d(dyFE9#ecC>cPsDf*@E)o~2fu^7Lu{OW1d<QCz^XScvgatQdP56VJw2xdtIj!h
z+0PU<9kC}&DR}-*w??0QDssh}`#om){oG3J6n;1+a>eeQt#RMnUlKj<)swbH?1lto
zvF$l>akTq0EfDsZ@3_(bc<7|9gt(Oys@b+qNdd^NsB|+={%4;H2xMQ{{SowUuP6hK
zDv&K}v;wj>VZf6>_E-Sf2@Patg~O!)u)C+vxpS@n*;UU@*Wuj4e#OV7SAF+<4P^Hr
zkUh3|5SVjrBD1lZo7pobZ0B$TC@Qdz4v>8$KRxbB&Nb~00%X&$?ie4C?XL8IY=v5L
z(k8b-pC~{!S(o~N?2}|0^!wmH>I1SBVEq#KZ~1`iQv}Ec-|mqFvMXid#QO%2Jx+jZ
z=)LTT29P~YfNXNF5+HlL0NHOr2~{dU_ILrZN#7$t_ILrZLA$*L$R001HtAc?uEX8}
z?XCoLZEk_Sz_q`Bs4dXBtPsERM-j%RS`g}EcLm_;Um%VM6bl;DW^+6j6XaLabkKoO
zd)f<Q_-)I*VF%Q@h*-`};Ui!Pitpu?5JjAgNDK#xm?42GV!KfU_{k#3_c;{7s!;@F
z1i#j@J}Hrq3Lxk%hG3n9mJ2J+$d7<cG@U019x_<&GHD=!pdfWH>#fK+H-^r=F(h%z
zxfC^=hbCPL=_M^`tyII@=d@tEV)^(%<emopgE-zc(x4SaV-@m^M%&l7q#>?0S|guq
zaURu@=8Qs1?ojy<T5hN%4ROn@QfUa;%_Pp;N?-d~?5n~%*CYNA4)O6FPlZ+j{k73^
z<=d}l?kk|Fs}>*ak=@*E)>CBCcTZHJ2!jKB97NV*`p7PE*7_r6qL0zgyM{R&^T-uY
z{e6#(6~^H?5g%tmN%OQgFA5tzYE<l2sxE=hgGiRW(hq{z#a#5!VZAAuJzhvIee_tf
z(Pbx2Hhm1cVsreRUkDq%Tcz2E1bdBQWvC}eXhPR-EBgU&qc+T9<>UO*r~s#d(}hg>
zG7XVm`un<Y;mb&a8|-c;undIbu=ZXz=zPlo#^65glLRdLEMB(;Ec;eH{L+XFbkv_P
zV0j#V19>$q(Bb7e+@eEVZIb?x3hiDx)cNd-G<};6f26}VROs~6;Tbx_iZ6SQ*XeMd
z3f&wX4$+~O=e6Z?Wj?Bf;Qc+pYtKQh&3lRy$i%#8gE)pk;QMiuSE<v@AOL)aP)?hG
z@5v}+fLV}^mm*|ew2R{RvrWMF&yfvdo#KMP_dn4-^Y_@%IRe0U7J=)KQJNPgFle+d
zs}Xe6kn^Ge;5+MLB)sP(8eyQn+30UufbSgsE<JCQ<3)KJW3(^t7|^^G3OdX`6X4BT
z2Ab!c<B^4f4tFXkdy3b9*A)llc-_!ZE&zPzZ3GW(OmUBaW3~@JHX(1`nZmpMa$Wc%
z|9w+H#{)pH0M#ELjqM}iMaTA`9<$!A{|Wkd96`r=3?RKLu7AnT@^Gs!4&?=b@2;;R
zg?G3C7X-e$vV3ox@v|U~<&_|2j7v9;?QE6o^8@|uwh*b_`S9i;%R2>pqaWRHXOiqk
zhAxqE0pPpa)kyQ&mju2cR}(021L!+&a9mK1IPNL-eNHopkK>z}B?6l(zr3tWs8MC3
zR3y=sJ;gox`S9@s#%pL}UE|6XE2|eE_QeJjYPx1=LqqKnwc~Q=ij~-yS-aTVkh!>i
z3HE3zc)5PbqNQrTW^i++&_f$nR@Yp(s<HZf<iJ)>oy#miws%@$;#w7HFqp$Ep>q0}
zL#tP=Tv5MZ)ympNuMLZr)_BqC1q)WxUSyW08W_aFSJW=nO<9)w!lsg`UQxZ|e3soJ
zl4L1~hUywsXp4mE59weZ$!oLa?s=F8dKSy>;^az;p9Rj6OVmV>pBt_+*LyTVrhmnw
zA<x;1U)7`|eWynuy#VnC3_1^S{Q4?~bY2ZVHfa8$@wFmxNat1XrY8CG$Jzc5gU0G%
zdsh_GaSx+j=%ftjV$l6Pd9{S$-d#I32I=E9Dd0WmX#x5i3gN#G<U0gkr@gjC!-uv1
zvz&+As64F1o3fa_rOCa{oLD2h6cVMQJ&JRzbXf2zDlPTWMS8eLQM%kC^o$)=Zh1g^
z&7u`F;a!_#EK0HY-MD<k%0&hkugBtuwm6qo4(~7=K6$P>A^1)R{xbo=SMm11nGIES
zI1Yt1Rn}J9!SqfDe(~!0$wfhLY<{E@efOj9JJe%ZhoJ8*gMXOY_;91(8iu{?yTkX}
zypOm$_%%<rvHtuewF?t9b=50iSS=eeYoE1k_XEdub8yo*|IEsnljqNvHGcfW8Bkld
zuqvmYI_u1dQ)kYfIDPtA)2%C7QqGt-^;G0h{L5STGp5X*IRDHkGf?9A$<}2p2~#Vl
zPMJE%y0nEeW6IQ1XPr?w-MXZOH*?~Qne!)APB~-N^ocP1n9E&>xWiq!s?qv|?XGdd
zS-Alt<+&|J%J1@wl)txqEzVnJ>>JIC>JoL;z-LduR$gU9+S+7KinW-G?k$F|f8ml-
zHEOR_HM;JOy5F@gM}4BcopsdTQI9&x676YMuZv#TH~^-+D@vMs!jGt)mBrdw#_zYg
zN&GgHaIEA%CdFRw_8NLLtfk+fcbC57J|v|3Wk9+&aQpE+i|l3Ui>F%%>BjTjk&)=x
ze|4SXi~3v;$u0j@ERx|oxh%5m+V2Q`Uo3JUYQkhmyWraG@uhA(zJVHbi|_^1cuhHT
zPB<-@dWpNLKTKFJbmQG0J=-4g@^HsWb6xAk*>=xku@l;LzqZFJd?_9-E_2h)_<N>X
zaC<DHB$5`t*me7l>(wJIzIssB+4j7{%-3WeX2xBIoAFxbuxi9P{;51v|L_Qmdw=Y&
zprzhL<B7t#atpp(@rcb8prLwY-OxHqVc(C9Hn8ufVISOehZD<oy5<yx98f<Va#lE;
z9*(+ceO$L^e#l1R<{8;Yi@LublI78bBK&kK!nbMR-)dpdO8ALZgtutnUuj{`#ZvO4
ztq6Zp3%?@5n3XfK-6DPgH$Eh%hvd4am0UY@t{>`LJ7#2u@hR7Q52yc!{*mg44d+Mv
zBW3sDZJBloqW`dEuemPXvL{EnBo`XY(msODTlSPfs-O5EJ}S0sLL*F$pC+6g;GE;b
z=1-SR=3fVYWfE&YGb0yeeO<72%buEv=V<$GNZcwoJ2?4W6vxiO^SON?lI}uC%~dfU
z;CCW&H6za>awnhR?XM{rLDXLHWS;e8-VmAp(lSj5w`dtBOUpQeMFtvW)@4zrvCNa1
z;mIr$8EBJ5W(dNQJ(-Q3%y+?sYtIJtgyay<?o*k6v5D)icD{NjSYI@hxWT}niULK{
z5NHl{A9za&I+IF7%ByRu7u3ry$&m5GhL)CCVccs&$#eXfB~~OOdS;rPY3JH`p{{l}
zyV&jJ4B?6I2F;M<$#tBN9dqJNmiqKI%XaiubN(KM5a*nL%G^#Mo{$hT=Ac+Vl2bOD
zx4`&JorN+@*MiVnZvf-1L)sgt%ACzgmpw!&UU-r!qyYN!6q9Fng)r$iDJG}IR$<bI
z4RY#jcHwwSnD8+J$&`ucuaHAN1kG6}p=C{wEcCg_o?KRWk#OlZX)f#BCS3a5qf6Oc
zIQ}GD_^3^|skI6xM>Q!2g3wL1I7#fHcJ=dW;<*tYVqyWn6J=$)RcCi2`ijSwkclrU
z`4<s=NtpCs@fX5=Y*dA8M0AVDc^(sQQ}VYVdWZ1oZ}AtxAzGvgS%l~^94(HCi<SIh
zM3+bkeY{C=t`N%O`7Tq1lp%Vuk(B(fGUdnMI8hSmpX@JWk6yVu;^RR_ymI650$NJz
zH*yaSZ5LI2mix=&d$a5IS|<zN5_k6;pP2>f?yO~Jt-{MPzdAmfQxwZ{cF4B#rxd1V
zkI5dJJv#gCsaPPg!hS2{P)i0l4p57XuvMDF$dMUL&rR7Mp57BpD$T*#gB8c^hqk0=
zpNvIaTTjm!2u=@lIXV<_hPm`pGAfExrp%O-DLDz05Hzn2^y(11$$yF#I2fs)sgRdD
zX)aO{uGHab9b&c%{}vrSqQjj!+^fUaRcLM2;g8Wc*7G|B_VX+7LjSL(|E_56)smM8
zaF*m{03drpAFsnw%?I)$eCVD<?hIu~+5VgkKd<=<G>r>P<ZzME;<A024zJYwYcvgA
zy~u6Q^qo4y&$aNeY)SraYx*HgKdHlKHUB4?#wsHDey!<0>hN97|Es3oS2R}=F${l?
zewP6Cv7h*6I(<0%|H1oC>Ya-uivGT}FLV2TFCw@CSXu_p%~7!p|KGY77#-=&FLa36
zk<FH1nap8`mWeI-Apbc%i;ym}mDe!k3)JXY-4G?+6*mEKgne{4P}w}UhAP|USSYOm
zrk|$MXX<damaEcoi?rOOI{g|QuG4bswH&SnDQ~+@e^`e*wcJx$Znu_uPp5yRLOZ17
zY_y5C*zFuGhbH<Q+TE(d`azH;=^)qU_aUl~i+SZP3L)waz7HW+dOi3-*BuPjtzGCs
z6jk9-M%WK=LoRwB=mAE$7sXZWlY0U8S_{2IBRt737axIaxB^q$6fGA~De1V{d{+SH
z3f);ajP_+>Ua4O~Cc@$Th?@`Jl;fQy$1CWTf?>+_1^IeV2y~#o*+AfItiUNQ(BGUr
zkmL0qbXS03)SLHn(9?oKpfP_<ygdI{(Ci1t13#bQV(@Rpk)}xc`6J<#;Gi6@A3Dkf
z-iOFPAH3G;eGGh~efi%<QNIB%=mP!ivH=3G28BT5dNRu^S^=`46*-KT*^jQcj_vK>
zu^;$>6~}(Ojl*bPaXDzL9Vu=<IL5dX&jZc;EDtxG;y?%An<!p{lpZ?W2!iiT6t6|1
zcRsL|iDP*jd$WC5f7<fiMDaV2V_vq8bC!<n4U9{7wvF{s&O?J)FMegs{&wd&#Qc=Y
zz(GejUPs2bbUzVv0te;ri!P3GHHevVb3s3YgK{jFj_+5DR&P+q>l2AXy<bs2Y!u$S
zpli$f75T4*S&L`09WPFIzF+YPvp>MAO3(HVf4_oP#RHrWboe>UL+~RZ6wRyQ#|F(=
z|4W1B?EW8v=Bn}!gT^lqu@L1@KJHZPB9CTep!Kh$&B{CM{Rm~K@l$JhAo=h|V^99O
zUorpGUg+xhMTwcU4a??EJa^bI?EG2Tuq-jK1MKMY;a5h!^KFODw;ej)cIY%XuuQ-0
zpq67-z@;snZ#($kb|~s#b)*{n_WopeH@pE0?!Q%UJ6OL>dD{Ut)~!&B(e}GcqwUQH
zGur-c(Eflj+HQS!-}bAlFz&pIVn1p=Ct=MyF5%1@Xyw!HH(tZkmcBElxQ~y|#hpa&
z2j!)L9$OP3NJiQu8G~fJO_CXq%$hfFM9!h>$14N(4sgefZ0=EUGFm;bw=?eoz6ik<
z%eM90@n;u3<85?LZ9npxuM5}-J}=<4R_~Dr03>u`9(AZa-`~ay0&Dn!zzvJ+3)Kq(
zUy&CCj&ZXh(fMC<3yv=;iI#n<;Q2^;_r^@;XPLz4BX!-MPI8yWLWky#J55SxkzLUJ
z*?5gR6|WD(-C=lrAm`K%OQKq;F&2vUDUgaNw%War?-9&$3%WmwzC9&RNUM$jEI*j(
zmDKww;NA-4-hx3*ZtxyPj5~fTVB&(Vg@x&v)$r1_SDc<+gVd?n?l9uWIeiL?(=)#S
z&V|H?3z8UdwZ61F3L`$EOFKD(IK31`yfF1%(;n`}h%Jo~m*r9g!G{SCBOW1~9pLye
z;&Q==sYq$Th)0QG@wmo_PtM9k>Thw}qA}u=3;5Uo4)$<Y*U)76DI)VBDQqi0MbbZn
z3{)5Yg2UGVF3rlz#PfXAjyh2{7K(*qkytbqi>1ZlvGiz0j4Gc5Gbm?Uun_LYVlO)s
z7RzQ*ZF>~ASaX!An4{tEgoIoOoXf~J9bU$q2AX<R{0DJWq@LZ9I@8Q3Y;2BIx-I~t
z=OVgGiZR9b^ft^2O;?tphk>HnL-}))e5yF8{!#ulN&Yq9Gzp*ngGv5_pr{g2{$H)o
zG*$jzQ|hO}3H9rA)?a}``KVv>S^ovXr;qwIpY?x3`1Db~=Cgi)7urYtx_^QCTLa9F
z3@1C<c9egL=Y9TeK<_HyW*y>bpNLI|Ayt@lf?Um4ArT)UO4dCZ`PruVEr?GoQUiz&
zmN_uRMKn^>RemGX@`?oCTIR{%7Un1+J{V0wXl~O8&ssgYXo-j5$X;1ow1WI#`pOPe
zOjil7(IKXz(3pM_>P{zvvSiF3VfUeKNjk{285v0+7xU)m+zhEFGRkuvM|mT4x)}tJ
z5f{23x55<Aajo<5Qlg^~8{kn!Sc<rDDx;V+Z9zuTo<KIXCFrJr!SZk(=;E*XidULg
zCQzem)SC{u<kVt17hpQH$0zq1XitO8bk7Blk@P<zA*na>gb)V$oADBO&l%}nG=LOj
zVxHN&PJ-?VFpPd=^BhhK3V~jS!_Z7;&j8Ky&MWgE$Vhe#(ml<29C12ovIEFS_9fs=
zXJWuT2HI@j^B`{t$dKIam&>gO{e30`TtKs*mq7ZxIM|PaARc-A$r*?v==OtQj7#1=
z(Ci<}E5tzuI*54WeE@zBN%eU_#3LWqe{!68gG0yiN)Q_3lF#d9HWLFb(BJ&ak?x%j
zZyvI|Q@}U+k<TAJuOHrn9pwT@Mn2|MvOMZ~=_tqZZkG2w&;xOBTv#q0kPJ8lO^AO;
zB%`df9Y{t&RVR{>+!flg$@Bl}PEr0sJs|TA9+tU01V1w94n;D!RN|`ORVt2^gVw9L
zJpgpaAsb@3>r;ztczZpQMwPjvbN+Ie9tk{p(ilm5byg<KQ8}q&VGf>#PMD(;=IDeu
zI$@3^%pq&Df;rZ9!W=%B17G`-r>G9w)QR5^D018Tli}SB1LjZw1{?WGc$>V&@JbNm
zNE%QEy3t}l`RO2lp$sTn-^Gr|*!t#0O?aqUZ*R2foVtmy=bKy9Y-#()Ij7Qwt!H^S
zr?Ts6tCV{pdzM3bZQYY?m#%l}+fjD?+WIF;5=~Z{%eQ+~G}$lQx)G18ePB<wBEPve
z{9-&<XRo*GhSjYqj|IxAyutGIZQLfS>$TQs>D?(CRe7%&yCR*0!(EYZze_#}wGZjI
z7f8pAL^{?lvQJY;$5%Dd5sO62A99^pe=3Pa;)AjZp3fba>HPC`0uVixCwT*6p+oT|
zOh(?M9IVnl1B|1(q7oR#F%@UIY3nkvMKWG~A8P={al!+FaZqeE?b#CJ$oMy49CB$W
zjAJdHGm{v{aAF)Ge23L_jxEed&s+vCU3<VdmLs*gn|n-82&9e80SIylIE~$aabz4l
zjN?eIYunT^wT^M%M$<0yV;loC#-R|6?_f@P7)QBa91nui;M)f`Qf$<|4*s3VeQ=}2
z=IrYl;}|1bG+u$ka~k6qBYWz=vBzqRW2}<V7{^#I9eEBH;~0>#->m6S7>7K}Kw%~i
zIe6&LwJOnoQ7!w+hPGjUS&t*yVFqRJWeN3wg%g;Hbz~{5gPJND4Xu)pJGle`c?&rQ
z$ahS^Z*j<UHYk;eUpbY{P{>2B&O_+KbRjYLDnDFrp`tpZDM?d^16HmC%Mq=RH2Mn_
zb0MNjgh_wBVy;J2X};(Kb(t=KdO25oyy8nH-}Lp(V!SjDQB+8bhZT;)p?p+GCM#S<
zp7^McOjfvsJn>N>nY(cOi9GtO5X@kOo!AF7VS-^~LkWgoDEk;qAFo3^sR|!jH<25!
zX-uq-0sG*CuyVL4TeHgPn;o7E?rT1I*hel#kA|NG+ZdulOkwT@vChym^q!KASuFgE
zHGQoPF_DFTzosA7A?C91p^IgH?vRuaSBvoVASQ#dWXvC-9u^9vq=Q_Wv6K>>SJqC%
z83wVG7g64XWa%vt;uox2yHJ-lVkze!gZV4x6~Jj@lo!1e>ROCxiVI*1X?r2@w-hNT
zW58p1m|=ABmqD8K^4!u<r)<=l{!h>$CTQoy=Yuxo{sr2@6g*jmOK})-8Pr4nfe8T@
z=x+wswdVpdBm@1;d<ez21xx9Pywh4KZyk7sZaljIG|xN7BMS!|=3;P{N%m#nC2&yA
z>o?_sSjw&7;dda#JqC_3F4=zuiEARo?e@#%-VC}eSPJXB7YEySFf3(1(g)%QI`WNi
z$?pT2{bPBBIOsqJv6TGd!0#ccJ}(7JnS^9-oDYVj@cNkTD@qZ25SZ=T4!SK^$}^Dj
z`jMfEl74XBo8>hd<sA%5c?)u@ad2E%E*-Iy;ltX4rId~ssl?l~E9CQ?Sjs0HOId_j
zps#M(6@t}UIs7znmRx1fTxIa9m~>44x<^5tv+^E~Mo9WUJsRo!h5CU(=OO--K@&^)
znL%^b|IVN}yZ_gqv0B*4l?mlX^i?h*pt&mq_fX2QGSEX5rGOmJd_#a`>_B>lVJVHv
zS5>d5UD!d^Gz}}62ehX7G1$)>aS(HveoV#a?h#=t!-r4kP;A9$XD7yT;et+#<uie?
z)bSVIS%8(X({N_^W~Zj1vA%JBeN7G4C|Vg?L&IacqFk}G;W1^4?6J`YT*RR6S6ItK
zomh(>YuVSqSc`9kJ`&8uFr;byF1$lfm)`|Zmw3|n<YV$>%6N<M$@@&>lTj-p_Vwnm
zb))Mpx5U_F6ZeA)pt4E!hEyf$eo*((0n)1KN7o-H-yQWosQ+kW;s81KmgV$nc;ShJ
zd#h6sZq8->BVz}UP4w&s*>_t7K5qB!_$(k9`XTLX+j_a1O-6Wi?&3kX)uYW_FeH3=
zv182!;sN82i%sK?+3pC#_+xlbR^*Zgt^qR9YOMUe$f`&C#T&T^BOY-Ju~#E9`Idqb
z%9npDekoJa;`M|7fi^uVk13Zqhqs7Lm@#c`JGN%{XPJU89>Psw624G&2urmc!ko!D
z>c4QR?8I;j^W6y2vT};1hV3E@6Yol4Ge<NKp^n;<;cxZf;*mQr*q&3k#oPm~gS6w<
zD|y3>TswSr{CI2c;TOt|-y`7o_h^V6KkEhXTlQ$2Dfk6>x2CPAt%i9nvD_!O{@+Qf
z$7Ww}y75u{cNkXnh<lhgg|#CEr#SbMk5gbDf#4JfX?!acr%(pv<aup}-vk*lfGyAi
zpVp8%lPtp_bvj6<uG7%NI>gO+q2A;5bNDPcP!&87Q7TiEKS41kfSe>u`c;Zqh3Eod
z(qE&PYY_F9O>GOxrb2~ft4B8aD4R@{JsF4cQ8t-XI2PehKFTI@4GyF1j~`-)r<fs2
zwLErUgJVI%Vl<0JhX+|P*z{W}*FpbYhg)>`D?D41{}-kBry5m&0X*{x5P%11p`q#(
z8V|ujpP=dCny%FJL`~1oG~g*If1BP!@ol|{0`rgM(MBPBIQ#SPzJK5aLxiM1tpN(=
zsbQZ*CWC!ED(15=nzEVV9=)03dOf;miElFnGy|g8#|k82AEoe5n!g&Q`6p}sX_}s?
zLns9WXsFZl3LQcjC;SbX#!Jys{#MP`gO?1-k}-dTD>BY}(n0QH2NKYi6o=WBypcc@
zcJ?e+U6y{)ettQAma9!b0>;Hz>@P~Fll<ky$$U>z{N5Ch92=ZZx;SNaNK|=x4yOPK
z_aZrD$a(Sk;ITaI((gw^D)%@#3;+q~-vj@yfDFkXknlP1o@hlb(BDkVL%HsPqE~=n
zv@h$6pr-|eK(E6=)tq)&&mzJlm*c@@oi2vsRvf0>FF_}8P|oW&<pMxL)<3}GPfE}|
z28PkT?9)M>9~1(;+b@@cRmZx!6}f<7Jr}E%bq5Z%?;t=z?%$DKf+OhmgJJYH?^w|6
zAIm!kkdTK}wJktG9{QUcXT8v~e4A}C#wBkKXsj72F3{h+??R#tKtkU0kn{SHp-W}G
z0U#moWu$rYK;30YzTl>eygxuL1xSbkNhojEu8iR$HSo|DB%xq#m@W70OZCKnb$-9=
z{P`WbD}y5*bjgVtvIH+!1Od(a%;E>=pFItC0UeGHsBQM2+C3Mo-v`R3+V(!48aph8
zj~jPXPyiYH&Yc#WC_pC)(7DsX+iBq`+0@FcP=Gr-Q2-wb0E}H8kveS0h5sb9_ou|W
z<qa5^dQ+nSZw65Sy+4CnFiOkkue9zn4NT!PRoA=uMalgcFPQr?{ubPyp<o1S$3A?q
zipHg8^s(lx?d#0jrHnhR$2J11@A#UcJ-1l5+TG?<F36bUzBIn?n)E&)$VCn*cY2=~
z<l={v`;R^ukjt94t3;cXI$+H|E{(w~)O`coij$isNB{bAq1WP`czuHgu@0Csy~lO2
zRn0^3w4DKCR3$J*wW23p9zK{csx`gaELkmZ#*5pXNA{h%jQ6Br025t#<M~VP_OtC^
z#@#?Uu!%!VRb613sw$$XstGU;<(aDL-ZRqp=6+?Ms(X*rIL%Cf-|)9h@eAFv0BgkJ
zUEERt8{u<CyU~IYWr(VKuXr|P+zZcq)#OGR-u%$Lu;>Dl7jL9wTKsH*LGUs-x_Fdf
z5Vh7R801b2aS{emma4c(Lo8Kg%%!C&?P*I@XJxyk`EHojtfE;oRz>qw7xqe$^GL>%
zWDW5WSK%eA^eWQPc!}!XVXh+b;y>pfox)32ANaNxHmyv&#GdA}Y4rmXF+qR#NbLY2
zUb4Wq-$U87!n239Cb{23*|Z|>UX7QWEc-d$1m{VOmz*qnI>50f#<g85%Ge=Nv}?t5
z8p?-j50=tja)@V7tIWUj>d=?mYn(6JfK{BW`IlDaTf3fo>S?4ysS)DbEz`<WL`6r5
z`E(SGT2Y;WPTFSxG+~F&z%dnZ@Dbvv4snS1+&;1`Yo8<wieM%q_3W0^nPw8=5e24D
z<M@aIVsJ`*bA|~lTnbiom}OA^2J2IX^{aA8rawE$r*>$b@af}gh+2LvsB45z|JzCa
zw?R?+DL%g3qpec$Q$K;maaN)JnJw10#z;Q;s9*D0{{rFDNBx@5`qv4cKI+$e*1uo)
z@L9iVZ?OK4AD%ff>sP_Ayg)s8i0{7qn*kfXUoL=8qYC*^D6xWt6CmF|c~J9P030fb
z4*=j`p_Fq54->jI0LM3ZJQ>_?eZl}7uNPj3HK|p{+le5Mval6NDo33bK6cz%HdYkL
z%aD#?J`STi=U&M1LJGP7kmA0EY?FgRp!?xq8?}obhsXerGQt3`5S@nRE;iD=XaHD9
z<670%OEkhMh_hatVY)bGx$n$-V?l+o(Y_2S#??;@v$eznKuQMSNUv;>^Sq^qnB|QI
z{TnaQ2m}4i?1Hp+jC3y==r6%PoAW>D0zisbnVJ<80?kFv01UF5LG!$GJh+h4QSp8&
z4pVL~Xix4SKuY#L$W6x)bdP~yj7!cqkWU7MK=1a;<wZe%zZJPX;2G`9`w{5vIM|Pa
z04e!PkY0i#=(yAy<%zW?jswdp)WV=sc4XXxv>rO$2vT-rJdQ+f{0;)7<i7~H*+xNL
zG|=CIAxOa8fwYffM921>g3#zk!34z@xeN-yQ7!<a6r2IR*S;i>0(@k2yS~3sHd@0e
zZNf+H^Wh_%-``kRyWkV{{f$MK75b|E%pxVcB4p~LtGuevUwa<zDLWoHk<I&`TI3|f
zT2)O$iU#rs4ONwujXF9o3eQ9*jM53Cbiyc|FiI<nSaLJPm7Oq(4@SWUuH<2<<6)E|
zF?54RQ^SDOtKkP_E5)lp5G4ta06l3jVD-}=K=P>Uvk(JTcmm9hH8r2pWY-O^TUE3N
zW}doPIW*&x)2fN5s!??h)cvjKouX&(Ej;HSa;xi0>sPfw?xFez>i<@rXoKVjBXhK2
zssBv4w>TA{=F_8lUoNOC74uYq_7uHk4KCUv?Gw{fRik>I602$+2F>V6=xgt~^UGpI
z&lG*+>&0k1SB<rX8My}5^{rb_7PGn){lY3Lf;F0Ck5gsqM#OaceroLhuoHa#qVXCA
zaBbfFu>+Fd(FU)km<F$kTo}AM`>(DuW(Unt(co3&vaI8xiLM4YsCAOIs~|imI`|=A
zCktTOir7gnVkb4P$fgi6Zv~OT@$6`??r!6pOZ;qM7G2<H#v7xfX8}Grl}d%z<WcQt
z!zXfiDfr|{jCB$|QAV(26G_jUob-%E@Y1yhAZ0P2kp<n{UVu-Aa5D+4V4V+EV_%a1
zbRsFs!**|PqsdVNPL5>Vu$8`=^X^c<i87Ss15W1o3}sP=;cYZghO!<8r`iXcC_`EA
zfPZ}wI8lbO$onr1oG4>iuY%L8ffHpc3mkih22PZ*tXDN~qKsuRNBe-2gyay<o|m!-
z<^Dr$Ldj)L=--Yac0!E^evs_Bz(^7j;#m&y0yf2P*g!H3Bo#dS6|4dM4<uXLX+r2k
z3!W?TA{f-Ip+u^^D2Pw=h&8OIq)0H54jk4;1V+`DOhJU&7l6+*B*0{mH2P>3+rY_K
zg+uw*DCRXFuN5Z!2Nm<dl#1~<Yg)w`BRS}!Z1#j@FAyeuluahfUMEcYD4Wbc*`4sm
z5$;#{nBk8@8^q$N_FUu>yMLt^*8|nefD0rXr$bz0LSLZ6i*>j`hg)^{q7GkEp^fX3
z`D`o@5&}+<5b9AW&l?dhM0%@^_aO#6La4aS`&JS<FE4aDhC#UHag=wer24%8+!BI{
zw@q*h7mfk`qJ%1i@7+@&8vOz^$%|W&3&0O)zlY5KYejAfcq|VyiY~qvq&d?ZVW$|t
z$~YN(d4kaCUOWi5;QY7cV<H)B2Y)PsF3{i15fFGIC<Hpt-z<!Ko8T7AzqagK$$lMj
zJntNjgTXEDA)P;Fl;d?k$KRH~zLlH|@Ni9}xW~XT&TkIRg{^)k{Gz-4a=9E6-l_!M
z9xx18A&>CTb{uTq!QhrNkzRr$==OtQl$U=QX!eig72==+odUOf3H-LeEq6lB8|NYx
z2FLQ)7GqrU9{@d@i2)brZvi0@?|d8#ZXp!u^@Hbzj`arNmcihA?MuQfkgEaT7?*;v
zpqJs`xUgKh81}6UD;=F^afkYv$jITtw0K)^nWDdR;xeCb3s|+726`F`E^~=Y40!l$
z;xt)n&|GG2@Mwfg=W-<u@|<pWYmx!!dp#QI{E2$Vpz{!a(x7=c;OAC3$aC87)g;@)
z>HSxO#&Xee1tJ|k8Me2CP`(@JUY<NF1I^1toTf(w=!u|Fs52Sq9fRAfTD)?;0yq{8
z9|nEkryjOhRK0Lvi*>AqRf}7Q##IZ<FOK-SeniHx$|jU|9G>HAW+$A}X&bAy<}(53
zoX;PBr`kR|vohnCuBe?mWl7EARSRpa@nh!BYOGz+ICo{;(uV5Bl}qPNTe0*48K?1Q
z&X_V|{)o8}&ZRM$!^(6p3pNwR%&lIwta0wdh6S|?7uGIJoV#?z0cNRXDHB*VOB<He
zFRopYG=g=Qwy^?hgEo!zcqf|UM|1w%k!Viv931A`>;!X6%UFBE|0QtF-XNUQVi{{^
z&@$FG&ob7B+rK0j&aE$4dvBanP*>6vs$16N){Sa%>Q*<|8$+7}vuLt5xf^Yw7ZzTe
zWLTBh6jB^X6De&+tEz50O4)}}9zrP}G}(|mP$_pDu#~;^XiGiXQjfOOqb&z6rTTzv
zsjjL=Tk6r4@<csaQ;*h+r1SyWQ+>epRPQZI^lE6f-fY+q27VN&2w}vo1cEfMZUjfH
zJm!tr$k;~58pJV59kos2Dxf?n)e2)wr5%b!+T@Mll2}t1NYhLrO}B-CH62@5)fBQ4
z;5&6g>gt-@5izJnd+YK;8(rU7DcR_%&!||@jUgqa=&EJqXjfgduA(V)i&GY>8;J8$
z*W>_o(mBvtJub;}T!Nm+M_H^W(o{`COKIveE#KZA{oy{|jbd|;TjE&iA9P@k4-IM@
z>T~qm<FnNPL~{2c`wPUZ!tR~&k(Tc6P{FL+Q@>df<=+VRXEi%_>$sB|KWQs=@!bBi
zn&-R3&v!qMJw9piZf;+Ege9`P(Y5no?o1@^{GAog{oA|l^7^idd)}*kE*N(w^SR5h
z#|M%n(bFqY7I^XH&v!|SpC%yHpXGt{(xYJNEVybYjOuaR>?biQW$A1XK`OUTVPRpH
zv(JQInDmPai_e~cw9jX|eS5l*Qpnj^ImLxN&RGEN@_~x(m(xR}mUE|%omF^DA?X&x
z>MFf9I_>%qJ;?8&X|pWY%fnn7oynYK+NqsB*BCo}e6>K&80p#aAckir!K*4^Fs%@e
zVDiWZz-q>dnsJsrCCOT?H~%POY5xtuJAD|IGM3g1{%c7L>&z@ZLxN|gr&VJUOLjKM
zy&wmsEdZIvhdPqirqzHfr2dEGTWR=a$JDM=yMWYvYtP1?-pHw)Gr2PVi{=OISGsoZ
zLjhQ9wF0mZ;;}fFG#+pBtV%?V%2!{g>w-?ynFJ84L_!Y4!2m6LivU^(Ec@GnH6gI<
z{Q#xTlaK`*1m|LY;9Sg4L1I3pGjOgP6uA&-Igkc$HB$m+6t-8uIc9FeQNRod_@xH{
z%J{_xRAo4F*bWw{+F>NhCtl7$)+#Vry3*g#zeRIzLHrIJ$_Jt@vaf+wI$!wqP{l<U
zs9f}XEPpQKS-#R^(`WhQviz+$l+W_XW%=)rNngqbx0UjHK!WAtbV&INm_^_>mQOCr
zS1K6#ET3GKzYmAn=f(E(gr>GX0ST6m(UbBQAygLTSU$Nd|9&#XXZhr^{P)SEFYV{}
z2g?8W0l$tlNB0}tFFNSb?{s*l4u6R&ntTkXn1_2$(KZxNvKuL?X)H!UV@VWqbjNEN
zfP&Ci2_zjFD50lm8bc>EfDB2m(ex5cuh29U-;#c%qG@|xc0YX!D-GKR1vS(089e%M
z_Lt#(?|`ei$jGYI+U6(UWd_BY$Y4b~N}HcB_+q{8Zf(8pI(;(G5;;luU62;_(^lm$
z_r$tfIo4dFAQhTEO@|n4LGLcm^hzCGs^zcIbdwIhq2;%0`e7YDuH|=Y`V}4iTFdWO
zH20peJvK&+?XkOPI-$b>O5Vm=BytONxLC`t*7RB(UaRGGJM3MWk9J7;x*hgj&3{A5
zJ26E&_~B$dPO*}A^td^C+?+Dqehi(@f#0gL!NmoTbdYN^x><o-%$uWgGvp7bQJ(V}
z$|JHDbU@h*ov;<cMdh9v6atO@nQ~E#Uz^a)Z)1!uY^A)D{N=@Y-}Aq%$W7655tWvX
z^Y6Qo9G!<K564iu%$bOUJj#d%(9KM)?nxE6A-@!Hv%Ff+SkO`&79&$GYaHm-`Vr`F
z_6TI-auRe`fML{|^9bm(gF>L!;lO>7=W^Kxo_CH%mgZuv1~-%C_5^Pr4$5KvilbZr
z-OR<J+7@&(_a+o|uPVmp<2o|?QE&=qtUW1i4>(3Y3SI}@jDzj-&I{Z3HV$K43U`1$
z0Y}j72g4|@@b{pZpXKrHmJW0f-7Nec@OwzA&kJrQ>w+Jr<TxJ$-R#1&*}kF_5$JE1
z<zRQk!S=CiI<}AFW%Q%Vb&4-?xCX>gj`QA>y8*N}4+#IzQLYA|DR(D$)4*fBNEavQ
zW|{tAk3gJBbQ4Uq8%_D;Wo43HK4L^WcAXVwhgnajRleFrYv_vF#Y2zAt}}IN{eJR7
z(pLGnxM|*J7Slxk>@xgncQi(+?1g-4G0Il&Ze?qKdle&wO}-K1h8+#?QHH*AFInea
zvQF@^b1#|fC2LW;s%2SO<h!;LeDs5l`;QLzsLnxqe@DE#U4V~`bxT*Qw45*>?0&1k
z$KM9Q#|+OB-!`$tmw{Sgmakb^;>$>WvqvG5){YOhUxf$doXu`*Lvy`Vyus;f&HGtD
zXMRC{YyO!7ocUk<hHdp4zog)z+wJk^7hKW({WX!>?D35SbH*<&SlF%mn(=)@kdHt<
zH2=)6Tm2*R&%DhVKd;~->)7#2MgE%c7Z%L9)zb1$^o>D24*8hK$Aj`$MojrD$M?;E
zeAfJeVLAOXBuCc#GfQ*)bzJGI<H{#Wa&C5d&AHKeVWX8lz}@Ut3~TNUzl&Au^{!_g
z`-k>A@a>*yXy4}x8gw7uT@$|5He0b~d`}C8{`PJUnFjR|yk~sEyK__<#J<Nn%|m=0
z=xYGmHtP*y(-heDRSmYO4Px%B2?}6~96MpkmEVngu3;7FleR{VEx+$T^hsNpK4CJ_
zXI+v{@C}>9(%ino9(3c&1~E6&&wi8X*KUu0(Oup@niik!W_5oQO@2|HgpMw(rmhDC
zt6ht+Ou}kqSwP2JLDh~0oYsB#35A8lg-O4-xOn&oqG|vZy8<$cmlhTm_Z~imkXm-w
zcC+$5BYBq{9pvnYE^OOWi7Di4%>nO1?J^&7W|w)$*@#>|-9Ln5LYhX-$`#8#TjORU
za|@76-0UhJZZ;~9O0aiv+!<f6_`>l^R>JO*d}Qd|bYNy<1vC3ClAlWlW;RwZGm!Ra
z>A=j!3T8&~xpZJ=V+At<>5M~$_U-xVFFC}s%PR9PX)%_!+WE#O&sZJ@6AQ6j0!%C+
zp=A$49NGtjc-TU`rAI0T1d2)rDjf0@7=<S?pdYe<>or7S>5dT9KFKd!P)XN<fT46L
zDVc;w3%rH=&JByfQstOJ&>LIhtk4W)v5qHck|fh#k>sxcb&>GtZ%OjEfVxNc^na1$
z{{qx|!iR4k=kXEaIGC;&1nSq8?pXh6l1v}<Yd-70Sori&zvi?4`-M**^=m%s-!FXl
ztY7h4sh_X+qW)Pe{pSf$J1ACQ)T$6??Q3u-e~ad_?gxcS{}-Bznw92&KI)SaTB)}m
zlE)!+p@fz-6QT0aYuy^wd$sWCqt}|xnt5d_AHCLm)-Ad#`cgMa57ylpYL*tZ+}N1x
zvDu@u-=3O1CCBLs*e2VW0;PEv0ag+_*LGw5WBKVhMdOQRbbEIybZL&q%eC_&IYn<w
zEqZfmj!w%sq7OTzS`JJ<gyle}q7MsOLk|V>f_hRgvcZ~$DplxHG>z#fa#J<`bDI9V
zrt36~i%jx;LDQEgx(!&`l{lTPV`=y`k&_KCqEV@?^6RXA%)s_tQ=Uu)hvcYy3F^)^
zVrgD4ywJZAcwBS`Q3I=yoo&2Mf{yxJr-h04;o5FUa8ygaWGsOFxO>}({Tz!D1|&;q
zi3G5a=$UBlg)Pa+*hz@7&)TIugvdu8WrR}@ryR~OT^#q8zBBKQ1$E#?dFgM14l##z
zUVJ`iQ|?cob=jV%gi8Z*SktYieG-ZY^f!aI7O%7-7wB&$boBO>t;k&gp3y$B(mSga
zxpm+fy8P_(LFeG$cpL=#$;L&Rl#3%y$MrLS{bYX`yy;8~xW_=7?E{eS{3swpa<^YD
z?<UYcW<tR20d4dne*x&7IM|PaU_S+Ykd6f_#qk%=D6imb(Ci<}<J}=0e<?UdMn4L$
zxU~iQDOd$LZ=A7!ieq^th?(Vm3G{50?DGTtEx>JJTd<#kzeCRJ2Ua<8te5lN?C-xo
zd+p;|K_{5b$Pq0Y))I%pbVinpYR8wBy6pF1I=wIuonKn&=r1h^c(k&1^-6V)1AcNU
z{vSejWC%F-aajzehpT>49xt1YeP?vJ7&-aWqCE#PBxvYOkI;@_`S6mX0{!qjbV5I!
z&`&4y(+T|qp&wbJ74&mmC-mcoem+o7N*!ZG(DyTfo!dtM{Q%UlLIV8!Cj5ZxI{Qr!
z_(>WO1n|>hMDQm;BZ5EDMg%|Detqm_Y^C~DQ}~9^diTcI#&BI2o0Oc5p*pK60{>JP
z_xs2iWF>BnXp?-EMLV0U8|+OE%m{i0_bP9;i|1@~t6WMZxf3bVlCRqoNK~SRH7Ge;
zw^M5Qa@~`xVN=8`&8T6p)rVWGa=aR@5=oCMH6-h+lo}q}7_MjA!}ZdS`e^;c_S8`A
z9;$|F^r2q*Q2%5}qA9#FRR87rolV&C1uAr)x?~Ka-WaO!s+Qi|oaCy0`^FIc?)vOT
zxB9V-E=qSd#(GsW#jp|XxQ*dWq0Mez_m+4?kLI!P`{LcXOsn8Vx9((Y9&|=>lUW3t
z%%a$`R$8>L<vgfb<lH1{W_zmoid>Rs$R*D`TT@kChHYzThx@{_+tZWV&+H05V_MH8
z9|M7KLA^!ZA+WG-K=LkbJiBp`t+BALwP0c854rBL%ahpG{n162L_YVon+Ro<L?g!z
z$~rKEd&eTj&R<K3S<!}zS^%***SYacmfD8~!0a^QYO|sfZYLyGQTcC%#AK~jkl1y&
ziBCdeBLos7+U1r44C``vb#ZZFPSQW7u;1lh(vTRxCKa#XF0-W<5fbaBATdXMH|h$#
z;5kR*!Qe0#JZBPTj&=$XTiZG$M&pMge2|zk$%Dic{>4c++S^PvQXnz1mS|9Hlz?JC
z0Ou|rC^lL^vHt=87s<_JV+9oZpEy9V69p857TUJs0L4xeP>kfNI6$!z1r#Isb{wGC
zi2{m&bUu&r+6RjDmK@?alLCeim$`Q0P#ei|nH5UDqi+e(nP9n>?L_T};9(SKSOME&
zI6z?2K;kjgejL!qObIRf6=5S_E^Y|(Ib@<<%gclUkXbT;?PUsT4UvfoJulN4Et$af
zGNFE-3n?rP+EYlV?P97;rc@UY)74%z)^M?;(Px(PB(yAS=7585k5XKOmVGjr^z8>V
z_d&#eAzb**7}-sSfa74gVi0%@<c7%-TGkp#q|ZvpMLT6rmH1LAxKgQ<WW%@DN~;lA
z_Nx#VAC*Y~tyG$T2rFfusCT&<hw^u*le7cm8^VN-{VB4Q55r><+7q8u;&e)tuL%>r
zREa`csj?qrFt(fl9NTM{MSRrAGt3&_B9A_61d|(MY&nzkWn||{h)tc8q%T#18?3T5
zsO-pKu_ODSR`By#fB-rO7K=iW>R@mRHH_6w)5mMNRMVB3#swts7_L6aH%HSz7=*q+
z(@Qk{MNMC(=r+J(SK(Y803JJ}p-JE6644ME6vv-1c&r4gGGT}bI-IS;IvuXp;XOKh
zM2FAm@I4h0{1t<ey>vK4hgCXUsl)4ac$*IQsn7}Ou&WMrezeT*%KT)K!fi?le1{XC
z;;53xB=a1%*V+kCg#L1H&@lu?YnJCc4!Ma;47dP%7s4cN)7Gu2C}%*RERvYy$@^DC
zqZqd~!FPl)KEx4pQ^4TZU<T5~e}(cUskr#wSOnm^O#bBKoFttW$Hir~FO%=fpwB5T
z0N-Wed|E$AkxJ=r=6=ZVha>1t0)zd~E~^<NFVCR60t`bghcB}5r#k4?fnmTlIa@*V
zymLIVaL{2+2e)qJ>;MmQROEQw&`~Y`-{tHEkG~f|_ZS#P`*Lx;IOt1?V}3&}|4*R5
zpCV;hd%!dLQE)ftXK=6|2Z8Sj8<5@x_^$94$gzJc4-2z6&_VdFkmJ`wryD_V>sH}T
zBzogqqy<@C3F1b73pplOi&9*mzg>=lgm*r?dC2lk0pA#xF5^IZ{m9UzQZ4}BbvX@b
zUi*^p9pq{P<*{vd;NZBhT)Nl^rNc{xw*%!XFBzdh!M50?%=>$owRk(XI#Ir(v2&|^
zDBnVyA3cj@57)&!VRZO;;VijQ2t{+1Y4T`<Oux~iA<x;%tIBhvzv&T3=Py)pMF5=#
zdY6&TtKkKM=B($hgt-6D-kZQ*QI>t&XJ*cVh=7P-ZXlAW83D2?oIx;iUvbGub_7L0
zKvF;<Gd1&3Q!_IcGV?JrLo+p%GiL6ZshOFXnfaKRshJs%n!dm9bzf)B{0~^#_P+1)
zaXxTnuDS2I*K5D7nZN3T-G6kD@xd+LF2Ir)yyzVcl}jBnYPK76CK&2tzE=qT_eJ^U
zPoF${;{TP;PV%M6Ha9|Ze*e_BC5MgM`QIDkYmV~$5Z^m|v~R-Bd(N6NaopTFGiDt=
zaqqeFkD5Gtz|4MqKeAij_vGcuKS?OR)kg;m;GchraKgW$Ej7nC5&zX~wuZRR%ms|I
z-@E(VVffx+@hgoJY{}l!<Au*PPUyFdKID49aSIksKT6v%fAaj}O6-enPMfXmS)|WD
z&YC-?G)!D8o`Lv|Cq?gnTJpB%D*wc%C0ne)zbyI9_al5ABYZCgW9r`*;VW#xKj`n4
zlG5SBlE3o56Sl^?U9AsGhCc<?**-_P{b0S|_08soC0DOJvC}0F4l7k;Oz~OC(oFj#
z;-tPaXZZ&tC+V|^rJ3I(wl-<S%-{Llr}Xj2(k!bxx$i8mJ9&~mCs`WSeU{apykeHu
zp8V9%zWOZVvWFhf*E9x|`fZt95|8QgU=OYJdZk{9K9x56$V~fG;-rByCwmX`hIAU%
zNzc5r=AYU6VpDeuZ&7_uEaLA)jt+}U;}ti$d`9%C@DA0b7B}ja^sm;48y$51&_njv
z>3}nb9^CpJd&wT>RhKFlv>=(KPZL&?-g~_eK1|s2@v(p2W2eqbDP5=YtPlUM29TMF
zvE)DWslfsoh4{}mrQTIAa`b`6<n9sypgtA=`cSVvAKcLXZQN&|?#}9#^zPUEy5J_d
z74_D_h_#lY$&UR0wrEdb)c+{*U%?dp2*I9d@1&(gyH+<v>1`fYSYT%yfBls&1#YJM
z=;h(#f%{8$mEU<oY-8@u?ljM8?z})RIPGDTZ_@1*9pXNFTHNQyy8lQX_u1RxKHU53
zI<w};aNVG%uBFgN-E@9$@tnT)MEJR)EuM31yx;$K!#R5I$KG?Y_kXTfOEjlzh~{8h
zEeihmMY=pG+&xK`SGZ$7Ox}L=3?3qX<{(}AGu-uO<katQ=o!2_{>*q?`ZL`1XK1N-
zv_d(m5&lG0s9CJE<{eC}{;EI8&e~|J&M$Ei?(U%fb^Q;&`}*B|1&1N<JKOKh)^!2b
z|Mk&^fA8n)<i505ZiM%CUg77T$zFy_y%K!<rPl(CTiRj-GGr|#(8u8|9UkuRjt=kP
zu-rmxiz%>l_IbLi{PT1xLw)_7CgYK!#_1Zx_uh$hsEk9VwSDKU?Twn^#^iN0^8ZlC
zV1@9RSzP8{r#scxR-^6kbvp4K3mLepKmQw5L;U_2Kg*S7^%PgL^Atay?&tITtS&no
zYG<tnJXd~*{7}7j{dKm!dWvUp?Qw9%fl_GCT>RrGY&+Ur{PMyjMHhOrdVgIM<U&oj
z^sZd|N6Q8|qS;8{+~)FLN4VemLn4KGyXl&KwND(Kf25xRi8nE`B%CgeZ{1@Am-WAS
zG_NP>MqwW7DsJ{}T>R@USG_OkfBP{=Hwx`_*--Eg+baofn{SuL^cd9Cek{|CLVI0#
z4rbSW2+xWx;I98An0*JwVcZ<z5A81gt{3TE)1};*N;;_5=Hl=AJ>A=%!nWfFf(zs8
zCP!Q}x2+D~{T=IdUnKY&6to?W3of{_*9RY0=s)woX~)6%p4b0Ezw6&Dc!2)5AFu01
zvAy33=6Tv<Z#V?EyZG1tqwc>87k>}N)LiG@G^T_02I^cGUyscMA4*}{(Kg>6pH_Ku
zKmLY`zsH%X*PMsArXBPP-WTR;Z$dT4_cvVpJ#e<}tN*ME?Q-xY&-UAg@2>?%|KEF)
zXXKC}9ujyrKK{Pzio3LY{C%`w@4w0O?|zeq6>mRsMD_P~rm2G8`?q`cC1Br^XCFZ(
zg(w`7XdwR|3NT3ib^#WFcKC}^5**RSg>qdt-`|PqJwX2V<iLCn-+VX2Equ7*U;X;d
z;DIIowBPKxQwNP`0<-4Km^-`(3>w*lX3v^4ebC_2fLW90H=pFrpk_Ib4%)s6QF~Yu
zIBN1#N(T>Ht83rhrGBr5Y2nLl!-tOj54iSi8{U6==l!>L{!hHU^S*2UU-MU^3LHAT
zymS5guKf<K{ix@E#I+xU<a-q&O*Odfvu)42YybK7w|A1(8$PRhHb3F^P5XpfPmMqx
z{$GSoxKU^x{~z0HK0Wg<x`mKH>AIIYUHITa`+8ex;>qLYZ1CE(!^burEcbqG++UK{
zx-1)4U*1dKbvt?7F&q5h+5uy~r;<O6dolS#mqp`-E<cd(p>0)uhv&}Qs`?Jk{gki2
zZPjV*&wZxXR-M=W+-DBtdvSw0ZPn!+o;+`>u4{jCVE51bba400r#*C9|77fz4{kAL
zQ+?U(zD+-`d4Fu&r`9sF4K=fmjXQFKUtGJ{*l%ghzZmz+<QH9z8u#JNO3M$}tcO~9
zviNPc?$S7w9oE!E<xiJyiJxzxt^J*sTJF$GEtl|tH@(zyd<ag2ms)x!-Kw>1Hc3W)
z<OkJ$!@kw2+9j@Z+hc>u(Pu8}R1H_viKm_t%HC_q&bv0-D71F)*MHdg$mF}r6z%Ag
z{HXN74U^8hUS93D^KNUcdt2wl$uWEuZer4TlWf1J$4|G3OP!LW^wo`$YES)Hs3`gJ
zMjJj^U2l`66*aKQ1=S^8w^^t2lFH(42ksYb_nvC+{+?=2dr!4bjNViA3*TGyTi#ps
zN8elZljHX^_7(4?x^Q}3Gpg_Y2ZLJ0Y=M87X;OM8)m^Vl#-F)V0rKmk@JAVEO`R(L
zZvH13Z<kLZkC53LQk^%@%TFUW+OQleE_QB3pAcNPvSF8XE46jYkxHIfJlsmoS)=6H
z#lyoxXRT56oIiBt8YRy+A3A-Fq8I$3FRW4W;^N^Oml@uvYZSfg51q0`$*YTZ(i7iZ
z)=f0b6g&6Z#M*eN+&;z6F9}n8agCDGm(a#Bd?B&(1|A?RPyLSs2>&S&8eWuv?dq@q
zVR^>dy!`5fm%)kw!l+&h5Dr^kiFBnKqJ8aV2oDZlAOF@3d?c|I92{X4Z;JL`XU;K4
z9WYtpMSZb8vRA?)++f?~-$}Gr!lIg9z13@8-EeK;3fxV?Kf;G4VG&{C_rfuEtN!1E
z_w#{nx^=lOo@f?x1OMZ%n>T3bS$<yCe_H#q&a~E7{|7c(dm?X*YP4p>wDu?6pf$VE
z-dc>W9YH1!L#bc0wU?T$#bb3_t%YK>7VjiLt%VzFwDv`n(AswTKgwH+;=Hx9beq<!
znAXk|Kx=kmjn;6d(Aw_$e`vF{4fEEX)NNX`Vp{v909vyf?X4vrQ3<W#L|WKvZR=)h
z2}7VYD^_dChXv4@-B_cwB`Tq{6ZQY>W@|g<tu5AVTC-wW!+%d}c4Lj!?okP?U8w(8
zHCx*|Z|!c~rZp?3wYvn+n%!t`t&G2y)^5@N`<tyzZnjqLrQ5V-#cHjLznRwT#u}|n
zR|%~>s{hY6TU(g7#`4gb71P>O0kmc}I<%&n?=3{$$DXjCsJ_z%OPk*TjW61ubo(85
zvI+y$W302{P!=E4rJQd<cl}kO|Hxm+i$*B|u4(GbD|~By>2q~>d2qEAGqmQ>Sr^;o
zpKt{K###}-)AIYQFW3}*FU;>>s5{r$eSRO!@3ZW0*?s*+ee(}+_HFM!u%i&4xB6C{
z2!VZg)NchsxAza5cLKF`crcJ$$67`=9cvl#cdW%UuIgCp7TvnPV=cp_4z;9Lml@E%
zIhpI95?4aS^|h!Kr9vLC)A&++QFW8PjCpn3W04Y41aHf(ukNv6vfih>s5)W?)vn2r
z9F_S=Iv+Lp*i!tp>V^>Xqn(eEXo)X%h<19keY{f<mbN>wo?IilKw_?Ir8G!5yB;U%
zY_M(=smpGh26fk0Jw-nM-209_*Z2%*m(2=|C;j!^(RI7k<rOb)WuF_Z4N!66Tcl~1
zF}=e;)?cG!x9)xQVEZeOQVG`bQe^ibHdWS3^0yPbLNVN8{z5b*z|jmpf5y+B^Yht$
zKF`l9{Vc+xo#@AY{)wNT^7Au(79mnkidHx)=4S8~ejecG!G7M;&-?oMNI%c@^HM)A
z_wxmQzSz&-_wy=0-|OcG{QR7sUkK+!iVWjPw5E0zg4lUeKM(V>(9`Z8=;u%P+1D*O
z!r_zre5#+n?q}&i_PnoKa-+i!`&m?O<%)6IS(*-K_`998e|GNc=l*_9{VZL^%6;9+
z;{#k;;pd-;K-5+<KLrM8c`1tJ+If(lhlYB*YH0WO^Rwn{`6!2l{F6xgLLLfnWxK!7
z;p6>$hM&LcXN|+^U*%`*lfl|2d;T_u@ALB$e*T@GU-a|q;T&t<cwUB_Js*pr4gP?i
zxApUIKacYBu71{htiJY<{$rn4e7N5~*3Y5?t9P28MF$3JU+t`YwdZ|a@%Q}xoqiTw
zSiQ&mEV?jQ`)ubw`}008IT`GJ($mkP6Y3>f`B`*gu=d@~+IRX-d|rw6%kEF{v-Zbe
z-=Ac;!~f;yFZ%O7ujCTHFFLp9v_E#f&CjAEgT+Ve{40On=au}y?~Cp!FKd77?E6y|
zT^YQMpFa|wFZ;a8JNkX`0jsC|v9s?Fc_sE|Ikn!F!K875r>*>_vUYIo`A=9zehB+5
z)2J=~se_HxtkVSw`j323_-3Drc$UpcIAiCR{j4=Lc!lRjU8Xb#=B|+%Z*RZ<Q>T5E
z!y8K7eAbRzy3_F((h<xd3B+Qa68dH|EiY|dXs^w!;&<%J#C-(_r^BCa)>(M4M&6Tn
zVYIXEw;!A627UXHys4&kX+ni_e_a>q)y4|ms!-m%9Mo2CriLrNy~Z)RW4(36qoa-1
zs3il}>uG&CIzO*^^>A&!tU1R%`d=7dm#qbtDe$9tJyCG6-gbh$?PgUwi>5o&6Ya#0
zbf^)4w)u8bTd{CpjiYV8d>zK9sJ-Gc-6)K2!=-|mTl;akZmiR~xuJM^o{!Vj?|0Jq
zBK<Gc6Hm$ObuQFv%X_lF(zw5u7f(MBP#9k?&1<cHU9)Yzy>C~&wXO609oySTbQy_X
zt#LfAJB4|C;4fOgr*x0~Ur+xzn6L1oIKIs#liy8#RG*4JPkX)epF{1n=STISFY(v*
zqx}`=KHI1UbVz$myr#W@f(z@{XQbdm^}qdSn{S_URAG$%)1EYGJD6{KJ;}m%lSkF(
z_o~P9v?uOs2jc_R3hUhGPl6dg_24}mmLE0rz5Mmc5km)gI@P<$kJ_}(Ziof;)$i8&
zeLp{H$}#`${HXu<JJ5U$#17E#D}Id}1O2XS!a4(gy9ujYqP4WD0Qb<f*hV;1Uegt1
zZ--#W<$oNceb61WwnMPcIx>XghG3C6#%eeOi)}@H17zhJ3x@660gVerB#Er!P8!U=
zJCo`k`4DpdX#=(oSx*xe&6qxM=Jd(arq3T)>OZZS+%$R0l=;&a{lAn?^|wBb9C8!>
z$!{YM|JaECL~_;ppGKZL|NZx-r%!!9x$6B-Bj=w+ZZa^1m_u^ax$h@ebxf|>;y>eR
zH@W#wBv-Z4rhZphX~xX&)<~_IJ$KIGefg1FyjwGUO1V|~N^&>-1q0<)Js!T2+$~S0
zT4i5Jrt+{MD*sWmUOy@i+g`vaadK|5LGRM{R<ArsdPwh1=j$`djW3qYlHEVE^5uB5
zwD$`$2kE26{;A?__mswtTfg_Mz3&}+)`M~H+jg5jX20|G?E`AgJo+8#CB1*J`^+)B
zKPBs0bz`;sF>m>rcX)!9Clp%#<2%%&<^4Of{JGHbtiLtpkF{E!^|!{nV~3XS7}))+
zlDGc1#yz0W`dY?4tgo#dBj2*nexwf(NBSW0xUZD@CKr^)#19VDZ+F=!UG;+d(9MQ@
zInoMm!8-JQp4Z*i*op4yH_}c}Z}OV;hIGpNt$4o?d!c?y4?VE5vg+k!Z@>LEx@ILR
zMO$Nz#Zz)i64(E`Pa6A?f?Fr~mykc%F=@>ID(FGyCrR~#!>$f#V|SciIr=kClg4$!
z8<nH06VCf!5{1%AxA$JQ-*dFodXB5=`17_>^4NI&9nnt7c4PKQI-h<+a|EH+(0^Wc
zaWa<=C{IkflRP%?r<=v4s{Fc-4NA(xl{^+Fj||%I$#puPP>!m7H#vU4=n!g<UiOYP
zPK*9-BiCA$zuC$&f4`N}<G(wW+pNmpoX`t@zm=PkzdNI6tjgb*k*u2Q%=Z7`KbXc<
z_-f0)JB!Qsd&uHCHzIB4sL2awlEGz(T|bbgrDFz{|Jm0h*~k){epKE^Ib6y+{LYfW
zcH{o??%~F@OGYJ8sC0X?(v4o}hs{biw<_J-tn>q~bW^j^?NsV#tzX-$bgx&srg`Im
zC8Lx*HU0z1cAJrZwPSOD=Qdk;&Yw7^`NRwM#9ThV-F*Yu)qIdaACxo$yZrC{AVc`G
zJpZ6njWPY3hvi$vbJm(~6+XUQ%(sd=t(kB2JvCMQAVbKw;_l=%bFSnNFP+!ngACzA
z+;S|IuFF5j5I)5Hm(H!MtKX^om$(cT>*AX_KcoMz;#0Us7kisG;Y(h0lkVKvESh0O
zE4^s8ik3EuPOzf;yl5=#G>gu&qG!EGccV?4MORZKvJB}n8b;~mX3?Eigr8C)w7(^K
zTeIj%D;n-ar|EoNv*<M|!t2XZhv@%IFH(vXeI4aRI59^xi?$M=V{3`0x06!5w5#3?
zt(9s~Ev_Y<%AJ(G+o{&6Q>S%0b?&rotxG4I(|vg$9C4?%Pg5+4-~M}_rZDG>yfQuh
zBMCSnqxg7Spdu&9+4%Ua?JQr9uJJ_`5B+7_eFfu5z1UJrbfRYXP;{YY;p5_`>#Ge~
z?CA9H(0+EZhYl({z@^$@chovf9=vAh0ijf#hOdZ+&WrW%Z7T!kKs%L6^Q?^D)51*<
zA~@6deJ0!l#Wm~j8;!M_I+dbJ?WTT31@=vB)$BmjP9CM|zUP$pJ4Y+nJR+lwwcMYr
z#+I(-zEQ<m?h6g0P1n4yq4P(H*XTD8!&>eeC9LJXk-=K-8x5@G{!jjYVa&+KS$cHp
z>{;_BnxQdwqWE|zxwx|Vc5Kk^;;zS*l1nP<tfR#h#weYqkU6tkccEb09g=*yG_!sF
zxy+t!Yh?DU`;TV!toII?J@4sr=Y;;(Na>j=Pq6Ms!d5$f*3YN-S%hczMH+VgzMti{
zHdvuVJ3r><m;5ZhH234qeipYh_=A4l#?NE?ytAJ_>1TyEsb5;*=bw2v`;`#l=aVUf
zxA|lWA^%9!V{jjbw{%$Y!OC}Zcn^ogbL_tQv*)ITRDtMdKOf`w6~-im0G?*&v;6)A
z4*$2GzvcHOq^;g<e!kQ1Kj`o;{rqdc|9gj5`&nUY#uG~_&`vB7VP~PG-QU9D0e&9r
z_eVLro1gdc`<kac@AHeb-?T$&gr!7W<zfDnVLe)@5%FBrTI;7_pfEo)%5JpQmKxE4
zb2jT}hyMMk5r*Tp`&=IK^9n^U8RcclEa0pWS-tlA+9Sg`mD{<S&rY(DHPm;FN<D<n
zr9J(8f}bz<vuJ>F6d5}Y^YdYTzS_@^hO?@5Jce`xbBG2NzR3^Od)J?m8Kb9owue96
zU1!veLVNMkYEO8w#<7X+(6=9D86NK{r9w3Gu2L$#A^bj~*?QsJ7IN>beTc+2);NUg
zHa_hahmsmQ%ItEu-=0#jo@gb=HZO116VEBmcfB!!iNUoWP)1>0*88~nozY%NFl17w
z*X`Q^Z(K{gw)w6<UG33F`@y;v+S}j}!TYvX5-eU-41M<$-sT~Ev{nxB&GwXvp5Wg`
z`VX#y=N!~)OR4B7{C_u}lIe-kR;Q7+qiw#uo>2ME+Ufw_um6Sl_WrKmzfjP2JT6!Q
zzIkkPrTX1k5c5Dk;9wrl>wlrWjUN^)KDx&7y6zO(gAD9>+LIDthuUjTsn~=*Hudtt
zsXe7)lj44`-W;?yQ0Kz<Heo*wrLgU2o9`xPsC;YvXME5$2V-fkcfIa4_qU1H^qcB_
zalQ}u^R(AR|2e3)kIuz<;$wMxva0N$-c(%`>%Ax#Jf%Ix#lhF-M+^xcrLo`UmuZG6
zzapeqgx_I9LapJ$h725HsT%Jh^J3jeKdaD-XI@12X<h$iU#6KqciQBIlkLkJg&1`B
z632ptlcyee%!0{>PcIGFY5%<jOkTKf{;Vm-EY!<T{*?~@_(l^9;p&nlErc(`^J$J|
z>AYj6%$a-?56_=I+Z)L5F~RmDM<4$X%t5N)_v}M3vzrfy|FacRbMgatNfS~zTX<3v
z)*1M;CaiK;M6n$B+(J1hQ7i`*O9+Ra2epdjz*l&&r!RCUhm@}^ly}v2@p<4|3gz9}
z%7O1Jlp_j@&jUYLC||#=92k<aL*qxJ7M}-xCX||dg%peBz>tC+dcLPFisitoL#aK#
zVOzOi`Mdql^RS}g^MX->!=dutZRLWof%0-#LGgLPQD5D&L(hLe7sYbH_6hxF`NnPK
zf+JX#9eN(VS;Q~Ft&B&N!zzpAf}>r-(>DLj+R6o+*TAai`OVwP1xFJK&-ZC77tEUr
z;n4Gabye(Na5OKJTK`+Ll?ygsnN`vA{o2X}NBMfGe9N|S!O<D^uzpnDzpY#_S+L<y
zIVw+ae1e0Yf*LB{s;yjbbQNVBD*up9#peY_*IQvI-@2__aCB>-e4Dm%!O^{i@@?D7
z1xJq*%0JvzE;#(zH0o%4+qIPo4u5dW%RkaqE;xFHG7ddIK&RsT1V?XLVJQD-Te)D&
zs&MG}fo<i2c{3m{M|~@{FE|G0?a=dsbx|xA9J8l(sC;`}6w3w2jM)yALo3B{!SM($
zW`0B4$_2+`3+2Ofo#UIX1;=|9%7?d=3yu#el+#!7dBO3dLb=ra4&{Pd>bl0aLtDAv
zcwyoB9oxzU$0roZN41p;j!!L=qb3%|CpbR4P+o5<7aU($C`YX+J})@Fyih)-tz2-t
zvQWNLTe;x)rb0P;QQSYl@$H53ac$*-;|B`mJL|eQKEd&0h4PQJl?%pH3y0Q!m$q`j
z@e76WkGGWzj$bR3!)uHE3s$Rs=xVpNa={5Q-VT-Tu8ZRHf_W1q94g<Vtz2*-9-Wti
ztHt#boQMbI<$JZ23r?UpJJkN(x+p#`I02{ZQ29Q(D3%LunXf9}x2;@o!aX}wzMn3N
z&kIft^<q|P|F&|$$+SZG0d3`ilR1U*@wzUqpWx)!LivGh<${wF3+2#q@p-|?>4oxx
z+sXwe=M~BiX)70;tSFR!qODwTa%G{MwJ7#4IJvG+{>ip-!AYY~K0(*T^%b1lT`2!l
z+w+2xhYRJ0wUrA_o+y-0Y%3R>JX<KAr0Zh;f|HjE<&)(lh?}s^z?CMf{nuRV6>+;I
zxF&eZLU~p2zyiEVuy{l`RDZc(aLf+D7Ym-`Ao%s)g69_Cm4Z(wz+V;oUj_Iw!50?b
zZwvlb0X|=Fk$-(n@I8fc?QQw70=z=-Zwv4@1sD0pwTeR**W)6=Mf$&7aB)4pBY1G3
zy$b}3r-noG{kq^H{aq!PJ+wpRmk2J>&lQ4?FO**+xQPE+i;C7L9D4p6f{XZjwczg;
z%D*DGh<}#~{#l`1YgsAc&pg3@E|f2jXR%y>7YW{=0BbL+{R;4W!Gj90aIre30Bf#Q
z@vLxY{6`BGj_2?~!ABL~;{-1)z`Cw}p#U!vtThjZ+B;UT_B4l=2)?lZ3)iZ572r<`
zezX8D7W_X2SbI@@wE*8Bl2A9{(1mcX)}sK6SJbvBz}E{d(u?+{mKMstD|qh${5`>+
zD!>|hZFT`ZQ?TX~4)uSw;L{557X@q2^YU{A3#W4UEWw&X4xc0V&H{Xd;GY&?t#$30
z0<5vr{#1ZPtM=xd-O_lD6uf?+T)5k*ZvocccKT=mK0|Q508bITX951K;7=CdX@WJz
zaHzk}2^Nmz@KnL46yTEtpI3mV3l`0UL(iWqSbLVkGX(#z0IRJ|4;SE>f`46rKQH*@
z0(`jOw+ry8axru*z_SEzR)Dp4>ugtmKO=a@0(_$2-3#!S1b?Cce_61`6b{Wtb6rO`
z%@Om;q1JL8&5@%o@V<h5Jvspk_tx?CSPs0uVBsJ~8F;+l+XFlX_z=O51h_l!L4to{
zaHK$lx%Sp^{IKVDR=KZ-J-@45EL{rE?;?1k!t<JI=MRSRuHDt%wt`0oI9eh2LxMFX
zJGK_wU+@tD-0W7t9~P`N<4EQS-db>z9wrG^+nv7?%KI!AthMiaSAY}XZ3I6V;1bVo
zCHU0<*Jyuxx#TzS@}~rgw$~lx@J50^BG~D<8|@7d?EEaEzUr>q<X-~?4-kAsc;3b{
zRB&@V^fy@W|9Jb1N3>&M8{M+~>m*pW?V!I2f}I~nCBfn)T{LD6gZC1wHRrJX+fVSJ
z0k-|xN3f6A_Uiz_!buLprvn9_8{odQFI?>6<G1k~EcoV7zMOK=ZkHbi*q;BG;9nJ<
z-%YU7k3IkKmUr8p-$SsP;V@XdV!cfQJcjni3f3NTSos*iT0;(l#cS8oe-5iZPOxZ#
z!^(FO?DW*Bto9BQJR_8sfhP%G5MV2xD0q2*`_g|m!Cwq;7vL=fUmoC%fQ8%Z`Fhy;
z3isE$FO)~iRld1kUyp?P8w&nYC@)dIj)yY21-@wRT~)`9NrHO__W9fVx(gl|imiX)
zLRZJffwcbt!Ba!It@nC@eSX$|AHk=D@+$Rv3I1w;4SzZdzB0fi`rlOWDu-_syn)~c
z18nQ7TU~!0VC#QN!LJ2)676rSC0sYahL2qZ`~F)0eFY2WIc$A<3)UWT7(VIQZsJ*X
z(7$+Vx9I`2_3bJ6*Z^DmI|@D{!1nwI!Cw!s?dK@L-w&|um)5e|0|B=E7$*4X0NZ+t
zH+5SbU|Y`}L|0l<4qLC`|7c$2QFG^vpFBk$9GhS{cXN-@jfo5Gj^0&xhfj3}Fa8L<
zIW}OBzKk6}UL>>k%K|t^U*+~IeOKGB^!Axw>Fe5lH6*_pnqTFO4$>FAy`Dbo?N|Da
zcevtBHNVRH7@YSpIPYU{-pAm)4}HPA`E1_D;JlB)c^}*7eJFJAPw*C9=y&_PkL~k5
zw$J<6KJR1uypQekKDN*M7?SrfB=2KL-p7!<k0E&<L-Ia`<b4du`xuh<F(mI}Xx_)r
zypN%IA4Bs#hUR??&HEUd_c1i@V`$#T(7cafc^|{_K8EFe49oi%miI9%?_*fr$FRJQ
zVR;|J@;-*=eGJe07@qerJnv(8-pBB~kKuVA!}C6d=Y0&%`xue;F(U6{MBc}UypIui
zA0zTUM&x~r$om+P_c0>xV`SdP$h?n{c^@P5K1Sw!jLiEOsXp}W`a%S4<nT3K;~Yc}
zt+1E|6M(gS&VCT%YSkSCArwINx&X341&~!OfS^qQWUmV#8&m+nzyb)`6hQX60D@jc
zu;ZB7$U-TYS^z<>0tikNK#;xwf~f@%^eTYhdjSMV3m}+P03n?M2)-9UkhB0og#{4O
zDS+U60pt%D6v2)ycl<jDg9f!d+p%A`Y_X}1>)iTF2=;do;P{2ggFChit1XsxY`OJn
zu{8yUE>`Z?a_jFkgvuS~3nwo;3sDxqj!i+(#nO&VLA-@h_&@=K1r))K6NEVzO5w&u
zuw%>c<zi`DQytf8V8^DA7KLXAwl&ppkOMn5g?uSK+p#GmO{;Wd$A%Glt-?VAJGO-Q
zYn6`d*e+7CRXAv1$Ci+n#nO(Ik)g%Xj+K$7#nKL=7=+X<mUe6k`CBMO&=)|YeE~##
z7C<Ct5gb@Lc>1ivXD(c@pT3w5(=3342Wqzq@KDif0UR+%%)SZhoxtML0y{h{xcIcd
z;?u=PJ3Lo>C_Et*Z|tmv`%hoA+nj0Bk2Sq-&_Ge_+U{#MYrAcK_oTfM8|_+Z4;J@Z
z%WWaXTJ8=RD6zJd`%HZ;w<TBBa(Cj4S;tPFHu0Ti)hu57<eH^x9flXa(^Q+qYoD=~
zu6^QO_)hcp;&)gEFD<Ty?JJA3|MaP|<{2dXY`Y=4o;r8I#2J&PE}T0*$KSSFHrcj&
zjHB(AVPo;0<8#}sHCl7LZmZVbn&Ee$PQdZvjkX~LT<4AJadW57*r}9Xu?j6fE6@bS
zwyuhG#_p#&3uXlaY2pm+UJe|srdoiiE&TMXY13v;r^kSO?KdX!$eK6X9~EYHs5E%Q
znh$cX{kdTs9~-vjQ@YjmkZnk@H*T!)V7S@-sPMeQlS9|+QPjUims-Q(WBS7q?aRWg
zw$6+)ijQ$)jR(WcwnssY;*)~cc+l>(Jtul9KBkwl+sDbRwuk1=n6Yrp%@23m_SJ5#
zvHsz1+tS+2wso_6Yb=Z1ZJ)8-)O1Sk_4T~MpQRcxa_B$x<&?kaWO)A%QN90%sQyoU
zE9Dru3YC1W_iihl_4cjKI^Ol))BDH&)WvRdrp`WQ+Vpqd6|ZBr{&ZhXoTZ(2m@s+X
zyaf|JcGQ&V)22<I*7x9d{E|<p6#hcS)VW8^n>G90{sAi0F1QzG`d{04J(jN0d`~;P
zy8VNZ-0E1p`Q?<i8_CXl&YCiD+}t@cW*t6p@454jnmk)?c$aT{{mkE1*0Zvmr_Y#t
z%<P2=^4mWv+x>mzwL50&!u<C9;@yc0ly5xe@Vsz;E1WTV?&O6N7ffGx%)Gqh`N;0(
z@NwY}g-o1s%&gf9XU)m)|2Xlt&%@YGUT?v|Y5K%RUjBI0*5w1yaZ_hbpL%3o<HN@-
zn6-F%>xoT{(?`8q)4Dwoid9yY%Andm{FU+?1J>#Tey?)F!)^+U#S3Q6ov)9MS2W6G
zYyFh(<_EAcFb-c*p=c;~f67lEiblt_x}|cN!m-?cnxE|`+&w;K&VpHo&k=Td>%_^+
z2k0m1s-JjMz^egg0Zs$F8E_HcQm$5W#nQ#y^;4e2y-fgzaP?X4^#DATpL6+nkb6hz
zCpk+$m36rH1oswm?;`H?;@)%IJB52!a&Jqn9^&T)e(171lAm4l6Tiy6h^syMVS(Z?
z`YF?8`D^+~_TguOe&QAU9Kz2${ghwg=S}@2PxAA7{lr)Cb7Mt6ik4IsR@W_Yt*DKz
zH?V7I0hJlm-gZ64?uTndsw(IB{X=y9wQ3)$GtKIM)UM}Q{cye1>WAx7?f!79qllf_
zPwjez)d|;E>H2Ga|3<4b(dyi8b;7lxIU46&yZ?mMS!UPIS)FkGs;<9Qwd+LORefb*
zwwk}fIhue2itDJQABU1K{g(ouh@GB!I{;(t83z=PRLc%b2-RY1dRC|wfJFipR<)UQ
z`dI_A0GwsOuL5w90QD09g|Rd?2W}9cenJV;pHW?2w$>i9Y7QtgtZEMY-m1M_v1$qe
z(V78dRB1TBs!>u_h>lJJp!k|f9M~>A6G{|mVgvzDh?ZvzQ_2T~Y5|xeU}5!?uGX|7
zwF0tk1}qNG1VAx7h7$m`Urh(#YoVGUSo!KuEdVzQ(5N@F*6ubS>tn!A!!rR;_=~0k
z@R9&E9e_7OwU6>lMUhLY1wdg$=95~<mZ2m70|lso04SP9wPjXq_fRbWiYrrXS*a%W
zG-#N<zVy|o>qh;ztx5eC@Uzb4)AT8(8sBZQ(wC#IAJ}qRD%;=4yD{pjk37|67^w0|
z>z2=?vT-vj{z+8+N}@mZqmK#bMM}^xDb-4)<>lq^^6K(vd1ZOBytceFMxPcMQymkH
zsf<a+)W(!<E#Dg7TD>*8wQ_56Ywgxj-*Vr$Z?$jKx6(K1TkBg|QC<<RsIG`sR8}M_
zYAZ^U%9G+r)k)E$%A{mcZBpr}@>B6s)u*DTDo-U()t)MKFL#f-SGz~uE8UasweF>}
z%4fxARnLmfs+^UaRXeM+Z+YK%-|D{6zLkBGeQW!c9xOi?KUjS*da&|f@?h=3(!lb-
zcwlv4G_W!-8K|_QmF1Q3%IeB!Wo2cuvbM4`uRJfFSDhEltISL0)#jC6F25YVTzxru
zx$<)Ia_!}kJ_r%(gAkEE3z6uv5T#Sgr^csNPmNBkoSK|kJGHcHdDnQ?>aNkQm0gov
zYrB^2F5eyBUA;THyK;AOckS-d*5$3^t*cu{TUWMDwytemx}tnVd`0z&=!(h}$rVaN
znpvJ1&#cajW>#h<Gix(T&y}BxpQ}C>Jy&@yd9L<cX`}K+@kZ5+qKzsWB^%W?DxF_G
zKR&;Desq52{N()F`K3e3hs1|e4~Y(`9FiPTJEZhj`LX!1>SNJkmB*6DYLAshlt;uP
zsw1Kil@ZB^+KAGP<s0K0t2ahBR&Gpgtld~TwtQ@SZ1vda*vhfVv9)7MtIMn7)z#I}
z>dNY5b#1i-TRARQ%Tc*fPRg}%>7?>W@k!N_qLV5oB`4KRD(zg}Io`RtbF_11=Va&F
z&ZXPSx5u|vZ;x)T+@9QCyS>!E+&}JL?H~28^iTTN`j;*%Ulw0hy)3${a#?a&?XuFe
z^0atbby_s7GA)@_n^t<J{7n2z^_l3I$}`C`wP#8_%RS?s)t*t$O3$Qct!L@n^11Q3
z)pMhBE9WNX*3K=BFOQGMSI0-=E8~;#weh7#%8$g4R3C{RsXUTAQhTH{q&y@ZQXLWv
zsSHVm)P|I<D_<91SG_K}u5w*+UG2Kk!t%m+VRd1&u(B{&SX)?nwft)QYW3CV)yk{M
ztF>24UCLeJF4Znkmr9qUORY=k^z!NP>DAMt(<`SZr`Jv|?OEP4-m|)Av}a|{WY5~3
zrTfeG$M;w7kM6JBpWI)&zqDO>yLh|mcF}f~?UL<k+m)^=Ulm_fy(+q@a#eCw?W)r3
z^6Yqab#^qnGCP^Aw6+(@FT^iYUx;3)ypX(5d!e*xdDD1P{o$@nE1M>p);29&SiUg6
zuzF#1VdcW)!rFzU3FQg#gzAK7LS;fSp*ErPMEQyMiRu&46O|{DCu&cWMwLg!qpG8#
zQI%22sM@H~E#+I{TdKE2w^VLPZmHc;T3TKjFRd<(mR6P~OKVF@Z<gPT->kkFy;*rP
zd9(IrDK6`~Th%y<D{&In;?jxb6XO%BCq^e$PE1a$omd)M9vhFXj*Z4v#wKI+k@efk
zx5c+rZ;NiL+?L!{yRFo(+%N7|?HBc{^h^5H`jsv%U#dUZa%psF<<jKR+NGr_<tg!$
z>Xc|oWlA!oHl_4*`RVxS>eJEFm8X-ZYfqPYlzYTIsy(6}l^#hCr4^oCK07|UdUkYn
z<?Q6_+S#T3%lpUsSND(huk4@fU)#U*aQWf*;p)TD!<C1Vhiea)2A2oNgR6t1!Ii<u
z;M(BQwdHH$Ypd5r*H*4guB}~LnqQtD&#%sp=2zw?^K0`<uasYjU#Y$ly;6B4d8PJB
zsdKq=+_~C0>RjoZbgp$SomM_AKCOCMbXw)K<TRxj?q1$K-o3hew0mXuWcS+crF+Zw
z#`jk5jqa`7o7`Kwx3q0}+j!gRw$ZkgZIf+l+m@~@Um0Iny)wG8a%FO5?aI;-<s;%F
zsz*deRE|iFs2x#yzWjXreD(S0`O5Rj^R?$o8<#hZH?D3RZCu$n*|@fG>4NeF@decj
zq6;b)Bp1{!C>>fpG(NO?Xmn`h(B#nCp{2*mkH?Q!ACDfdJf1vWd%Uzmd53t1>JHHk
zl^v2DYCDu}D&G{}RJ|#>sd7_tQ|+eG;_~8nadmODxUx7|Tw7dvz5IIodiC|_^~&qX
z>$TUF=~|7e)oN6&RFi70S~|IWa(r_2<mlwe$;rvJlS{jlcZqkY?h@@%*(KSfwoB>G
z@}2RW)jOj*D|aS$Dvffh@>cOy)vcnfDqAI6)wU{KUcNlOyn1<bdFArt^4jI48RZ%A
zjOvVNMrB4aqc)@TZ28&v+3K^=vz2F)XKT-vdX;;{y{f&UUQ$|n)q0iAE1wsiS3NH}
zuX0{;UhTZnLFI$ugQ^Eb2UQMA4yqkgdbIp#{Al&j=+Vlf$)mMLOT)^;;$hWc(Xh&}
zWLRxj>H6~Z@%7c~qw6czC)d}mFD)uBiWgNEMT;tnl0~&erPs=@#jjOgi(ad|mb_Mb
zt<<&LHSSvN8g;F7O}f^)md+@j5uZ^#BRZpUMsh~&jMCoaz2m*Bdq;a$_D=Rz+Uf)4
z2jT~+4@3`C9!MUjJy04@9uN<x4u}R+1|$P&14>tyua2*-UL9RsxjMPJc6Dh^c}_g1
zIwzV_nUl<^%_+TDeldQr`eO8A<;CR1+KZ*l%bUlWS2vF~uWX)dUfaBMarxr-;_AiG
z#g&Vbi)$B`4l5rPA67jqI;?V7a#-!K(v#&U<0q?6Mo(6rOrESgS*n-oalKlP>Xmv@
zuhmP9awBe38&RXuNE)?9>4fqL@d?!vq7y17Bq!8PD7{sFD}Jl`R`gcot>mrRTY71D
zdC87+_Gb^P|L~;^)1l=*@!zg>k3#A+C=;A{dFJ&qm2m)5hjRYgweBsaOh2?o9on`w
zynf#QlAewF$M3j}KB$|H|HYuR>&VBcZ~wX0Ju9OQb@hyz594!~erY4~`qmeHdV7q)
z#^U|u;}_ge8<f)q^=X6W?LXJLXJyo(uAb4<!u%YzwpGs9t<UCsy*<W88;qSc^7)@|
z`%$CsUNwySHn)YZuUkKN#USd_W;*$f^Xq>+^!e21k$&u%B<*+jS8Q!qBd)pU^R~J?
z<LhB<(I$PW59>>PHrH<zeG9fRF*f>EeH$xdrf;>EudDZ$udk2C=FHrEy!m?jd{{Ha
zkokP`^%u+-C}#{AeQON)eyBahK>M~Y>Mzq6^8MkOd(C~KF3+%+jGwk>leX1|^`$<W
z`^S1PCL0@L^!luy&B5DaeQl23AM0;x;NxL`Y>j-pX>-4QKCC@sV6AP<8Gw#-*)`op
z@A}3^xzAYA<9E2K-fPTfsn3|wV-HweKlaD>vnPx#J$ju^^{bXXLi@JIhadS^{qg6P
z=XmnTb2m<t3r8~^#+>eTNt|x9?A9D_MqmBE>4$&6JL9+iTyxL&)#~yL&(a2Msm&a(
z=!-s^_{CTl6JukHjFmAncILobG$)%Ib7ZcXv(0_EKA`Wgt%=GTUf<S=HS_k^N7`?A
zf9$WVv5zOmQy;JG1$)BWH6L(>HOPFvws-8IuLn598f3m+w%6>ruV;?ezTSo#;E3-B
zIA*xx`vtDC2AS_?j`zObIsOY~4Jc;~sLvYkJZq4tJ=TEsSp)iG4d|aW$TXgY*1&Kc
zT-A6ptpVd_4VVvWU^K$~G+)+$`P+Z4xknl6LtUQXS=yj2wP`d6ZqpZi(l=vZER2b<
zF-FG9m>D~BU@n@I&5b!SSIt>lZ~PN{00uu;1MtPx%%2CJXwTM`HTM3%KidNz5BSL%
zfUmY^KK|6_V|&XU`+UKD!vS9p!wqo6*9+V?9P;&qz6{5Fz0)Rr`+gX1f}_4);J)Fo
z?<e$aIPUwM^Z#Wpj2m@N=ao4hShn|3qtE+hh5D>Xdcp?%N56jUg4FRSUAp7e^^bPH
zl=i`|^tih&s!y7*0sXR8>7tuz^;6F{hw-px>4Kggudle^e~d<<ojH$PT)%PWZ5cmn
zm>#jtf7gG!<X)p`XldG&pQt~({V~j!HBAp|RO)Yj>O-m1L3+rp2c(_;{8iQ`)f%V!
z?KL{xVCJ^08*82J_E3*>vt<vlo~(Jg(_{0}4-GrWcnq{Ra^~1{;OA~;{p~;3+@lOy
zq%P0!EN##hZPGS<&=-BuH)CKdjLGTV#>$u(J9A(z%!#={yUdk2Gk4a2wO~zH8)%ue
zV$E1P){wPiO<7ykn6+ljS$p<?y<ktAZ`oe4XSR3RL-vwAbv_sN`h{^#{&$P*{R`uu
z3vghS*Ed`NXV`nS2OWU}4e!rz3mo(DKzD|FK3?dN@i%-v&?)n4_<W&X!(m?!=$iFu
z_<9+xgY)dY))PJe4rIRGMjOzG??>kQllgwZPmHE~KXbn8`)#xb4LUx+gN!yEUoyv^
z%<&1H1P)}5Z}28?Aai^)nuqosU*QGdK<4-i&jJTB$M?+fKXZD3hZ%2iddZxAGN-4^
z=__-3gSUYL8GEliF`fnQa(acAfdiS-v++3Nb%EYn{Qre<-~i=;H|~8DIKcDZ0PTST
zv~Rpr{ec7Y4-POMaDefF1B|yJ9ANz5K&JVC1I!N`V7}l0^9Ki5kA`r7^)cSA^#TW2
zKX8Ec1P54OlLcCDaDep(2iOmAfc*gn*e`H^{R0Ow?Pn$&Fc|~y)qZEf0rubibIm>H
z%T||Xc$PM3i#BPSKIn@+>6<Yy7RKa!-^R+A89Q@eF3gF&XO7I3IWu?GfVE&vSR2-e
zwPMX!JJyi3WKCIH)|j<s%~^Z)fW2T(TyEK3v1hh-+C%nII1u*snr>mQUl`YvfAE7$
zG64QyIO6pUcfcX`UhTnO49C1b!#!}&#{+*d9QE<SzZgIKjQJRDgX2D5_@B{$uZPhF
zG~(-Jv;z&X_gYW*tI?RRx6vLn==))`361)G!M}}$*?VZ(_ZQx8G~blJjt}sD;}MQ8
zspAj4-*}4S7rftij^khI_-MQd9_9E7?*|9q{l?QAzv2DhK<fAp?>C<4^a1ZTp6T?H
zIz6RMU+{k8xlVuZe&flxoDcNclJ|k0jkg<*5A@!W|8J~6YPYUurMVvPlk-RS`r&re
z2Pe{HCw*)5k`FI58Dg@b>mj4RbN%v`elTz4=wIJ502u+Uq{n~j{`xvUJ{eg7&ZJAT
zd+PnZbv@&RPo+z)`cZwyIX^bpg$!G~Ag+(!Fk)WdQhHpE^Xs!OSjK$8sr1udxTAjJ
z@wc)LCJT>w^3M7h7xYWPEt4_p{<40-ij!G4a4ns`!T$Bj&+LJ$0q4@We_l|(cIr#4
zGq{%?b?rIz#%8;-{@`GG<Q`q>_k8~V_QhoL%xqNsr^9wa7J-xLjBcmapE`RVli|pw
zsiO|9|Ng$4*<WxpowUmq_1B)dk9`MM(@%ZmfVA}6XTS$=HvPmaN2Jv~P6SU(S2*ZP
z|C6qJ!I7prphFz6(Qaw?pZo~C0+-W$7WYXveC_9^YarA1xOsKDNqi@G2yUkze{y=-
z=e7I5PjEaP_jD=k|L_NMJtw{E@N}DVH#A)aoo2@~cT5ND_+;vGE*-wZmg(TT?=js6
z9f)i0xm>imJj1idMB1Xwrd~u}^hw{0fw3?q#>N;KD`RHt&?9qUPRxxtGFRrz+@W9A
zf;DluZfnJwv39H>YpFH0wPlT2Yu22#XAjs5_JqAb*0NXZnd=j_m+UDt#~!oS>^XZ6
z4uA{b1h@f?fGgmP>nny!;1sw8j)7|ng>!~`!a;BmoOHd%a21>dcfnzB8JsrU7LJ4K
z;5@hw|1??<O+Xvah|!8@2HJs!jF!H2ztI*nX0#@nYwCB<;xf^s(Wdk~qgBzY(XMFN
zX!$4S!{?30jn?1L`+LEEb&JEu1<F@>edLAl3~w*j3%x(&i}4sA4{`?{(D3mhj~IW$
z=VLqyUgh&eelh=suZQt8c$=>m^3Hf3w6FC<4jM1?^+rCz0~)>`#xvoa(7yHyc?u6`
z_<kCXh1dFiBY%wtJ3bgshBrg|!WZN<JfPwDWIP;R?)YZB9Ukxah}?$<WR9=s111xo
zec>~D0z4pdd`Eu(|1+ltlPSm+r<cs>Cv$o-8H6lydP6@k8Rhhd-U1KEoL)_qA=99J
z(K9*^JRoy=&-GvD2PPAdjm|I7mrQ0lKQS4KEOma9IseI=AE6_`12X4V=t}T_%=sBQ
z6FeYueuwU4GTixL=KL{pewjJ{%$%R11DG!0{1)8`9*{XdM#nPU!TB}1mgyAE&(XQy
z0h#mr%=v%j@&FwS9*{x%!Wnci(^*`em=1$31MLgvGM7J@%cIQYQ|9t2bNQ9IJVR%L
z2V^eq(A|O#735(C?VD~D<fZ9argH^(iVhZZu^?~J&rL^z_C=E|JwM26)8$0N*|H$d
z(eZ+=7vz0Q|9@kBcmU<_0P4d7cpe^*N&c@A4=^3lbi=NPtfIf%KA5+1m3RQ-g9l`i
z|L_3D4-d#B|KS154<3+7{=);9KRkf-fCrdPYr15Q^Wg!kA3T8dY={T2zNQOny&K{I
ztUo+}{eTCsKk$GI+7}NnT^gNQ`w0(Vf8hb_H#~s-hX;TU4e<c*10Ik;`{DtntE00E
zpWp%D7d!xbg9m_r@PJJC2oC^1;Q`<)JOKQK2Y}C+cmViqwu0~-9svHs1E2?Z0Q3P5
zfL`DMW@|t{q9=F&^aT%q-rxbyA3Okh%)|qrPqSS_ukZlq7ajmT!vmmivwKAE@POR@
z;hKA{7h7GPaedj^qD|MMtuOkdZ^pn_7!zY-jEt2rGj{O+n+tPdZp@LnGH2$_8n70u
zNz;yEtynYGjx}U0wWhYVtTAiNnzQ!o0eiuoxZPlT#h$Tu@Nf2#J!Nm%WA>UoXYauQ
zZ~>eEH^32a1)KqQkRRX@I0bHjV@CVJIm12SAh-xlHtjTU6`Tck!C`P&JOKG-I1a9Z
z^WZ)-V6-5bFxnT57_EqAjP^xCMoZti-)IXOGg=ePHSIg2ebJ=bZGl!rvqrn3VWZ`r
zoF8agG;Xy1#`?Ma=WyT+vID(7`h)QhqkZudZ$I!F@f`0TeIz?UJgI3X`gqY_jEDJr
z0&f$K^Z5qeCm!hQVZ0F@>Fb65WIWW@6aC6~tgkov7d#;FV)10(AM`c$%Xl|D-1pOX
zJ3QX^8~x8@fa8P724sZei^&dT2(*t(ar{ExG@0Z0hdv5Enrsq&qOY3Fa{NV~HJR45
zTOHp`_8|kE9!xeOBcXj{rqd7lw8>PbFZ6AbxlVuR{w9;1KGD}RWVX{U`n<_>r*HIq
z=pFsvbO7fErW>FmIKM#mhX<hhn@-WRi=E$??tu>C{0QCObQI@T=>Dd|I6p)8hX<hh
zo6h6>58dB%BIl2(^Gnm6(4m~4qFccO(EUy4a{ik-KSuY52cY|#&IawH!#O`k_lF0d
z`@;iL=l|&brV~Q@*Z|PJaK>~;bV!#c=>Dc-y1YqU{-FEA1Jb6Q?(!;i`GxKubXvFD
zUEZ1QYdUa{hv@$B0PJPcnO%NjPn%Bd@--E$!2?Y9MhBPtM;>FJ2OT}gYt!9D!>P-2
zbbEL}x-7{1mi_<M?K|Gn?ep9Zet=h>9d+J4*Ha&!kS_c6HlyCy?fbL?Z%CK@@XXO4
zeX2(L@Q8HTg&U2Y(sO3ZPjJLtqfhJGx#chT=tZNyKJaw2Q5fe5&tEk9mK}b`_~9Yx
z317Wu^iM~BpLxMc(i6sQIr_yBi(3AKr>?0dUy56Pg@p_2-8<cYZ2^x-m%g>2zUiVT
zS+}~`8Yir*Z~f$(tS3AtUGnEa^`T?VZ}}Z2zggeutHW7;cu>0dj$ZY>UYwM=UY0K2
z{G|G!Bfs48N6gu~K4a+&v*EB!j=gS4eg5_PvA^)B^wWRrUO(a4Ut^;L+pmA``sYr5
z0DORFrHl6Za{UWms+o-lo*Z-3m+N1==$GIRJS<&!Qos6_zt-DqN^F@0Urg&4U3@I~
z22V@ppS!yL^)KB49>Uwwqt86J{>_tb2S4F)>AdAL>fbqf2k;hNm(HCzu>QUAFPJS0
zKF`^uQNMZ63h*4>mman0X7wM`HV6OVf$5RY9a6vZr`tdmW*Z;zttIvQzxoB}1)iAB
zn*PQ5!-uW|9l;yZnZ2&4Ki2(7Y$JGNI-_xa{g;j7%;v^cnts^2_1{c=-E48_aq6oJ
z>c1=90G+}+(<vu*ufKTiab~-Vho+OOuhd`dQ-iMIrRl`aeyIMxD?S3f!&B2wz1FC|
z-TPYj0K7GwF!`=D9(xV^!F&XV-o9^Ie)S~yM(`bMeneXP+OX8^iS*!kTcw?M{kHiS
zu)Pla{yAxv=O4uOf(NGuy#B+q+bJi(m*B<e{@dS~_Sk$S{0g3&?mO)}Y0s4-&4+<)
zw)cOXmG&N0gTKL}(><>~F8#o5rPS@7boaZKrJIiJ0zbqaN_TziyXoe)^ng#oyVG5s
z-ZtIhqyG#4G#|>&zxi{z<wf5#p9;3z*eAD1x2kl`{W)VEd_3KHM#X$E*mm_>Hc7X=
z^+fZ{z@JC0NYan=oCV*8*QYxyy)6Cc<Zr;w&8IVB|6b{!D>lphKEwLXPPhN<E%1N)
z&o%elF0{HlgDjv8+M-RjBdss`q;G6Q#=@A~?zFKoX17OeF3id8RGTYvMs~0UtOaYr
z+OS5f6>G-Yv4*TAYwC8etu<@T+Or4j1$*Llv+Wgo#@?}q>?M23-m=HG*V=QpzYQ0_
z32*~j6kGvkn*Jzo=@Y^!x8n`hz&T_SI0!C+li;RsG~lXm*8Ks7%iuJ)4UU8B;Jo3!
zY*=Uknt(Q-5u+8+477ty3oSuY?uQ7pCYpoxph0L6nl#!JjY6x?EVK&^8!d~bk$KR#
z(Yk0J+J^_g3*ZUH8^j~v74Qt>9nzQJCGZsEE#fio8h8%82Oea+NIVJN1dlRaC7uQE
zf`=I|6HkM;VLKbI6VEf=CmskdgeMwrlphUV3D0zYkMYt^i>JCDDDYbGTzD@$*m$vc
zGQ1gE+jzBjcGKSmFNdeQpDFNq@qClLk^v?QBoo{(6=a2EhRI^d5R)a6DJEMaV@%da
z<{*2JK_-hNlicqWWYtsGpbwi2Gg&5?X0lB(&Safrp2<GRK$C@%i6+CPSDUPq%xwDe
zOqNQfHvM`gYbA3{_DTkuES5|**(^Vw$!f`L_vZy!E}8Crz98%0(t8)d|97*={<m(&
zE->A|WdEzr23<iqgSUqrVY-C(hkao>hK~ok107(Mk2mNd(n)+iK}V6U;`7CRF&)O&
zBj_~JZG643cUZrM$^NIVF&zk9$k!YDi1lyyewfaL?&SLwbSddnCj0+92s;ZMpyB(C
z{bf3s$^JWf<$g%V7wk23fQI8!(BY)ZIlf`vnT}_&|Bv1AQJ@1fkp03}>_O8B9iL4{
zL|1ft$9_ZyXgED!S3(~Rrx(*T(K(%-utQB3b$Y`-H67LI(R5aHSEpCgWzlJ!o=wM<
z4$yFV$Nn`P*!h9!#OTJ(FHBcPXLf#q9c{X_^BdEx(XmbTH|{r`8{OOamFeQ><j&8q
z(@j@*euw>z4$yFZXgWQ*J+fc?(sX@vev|#LH8SU~ne$ux17;&2`^As(v6$`P{5toy
zIzKlX16u>xFMf~z0UaQ7d0;jPwu#FNvsJKJko}S;_%YA{GM6`*%byI{FL{LD105i9
zd1bZ`Hj&FS{3K>8xxB-FVm1`AU-A&Y3OYcB?3cXE{kh0~$y2kzu*F>7nr()ShU}L-
z#&2V`o6BqbIcC!#`z6mam+zU&d$awp0bL(3n-JU3^@Ys!hs^Z}vmvo1k^Slu|B~65
zu8)|_iS6n7O71Uqea385Y*p8HGS`1H*M~CKk22Sn@Fk%GWUfz{4U8@9`WC(=bb!qD
zF|(Pmon2qU*Mts`xju)_2^}DFeGlK0+2F1Z;)6m5$Xs8<UxyBmA^U|>X2WC4yS|yZ
z{+YQxYBs;w{y|^O{nf6|nvVcqf$O{YuFwH8*M~FLk2BYo@i&^!!S!kLL6|Qh=-c?V
z&;c^n$MJEQ@51$Ud|l`Ond|fTywCwM*Y`8m|1-A-@PVNNWNt6C{Ncf#z$b<dkh#5)
zx&4v3J(9V7lDWNtuM8a^b9)9qZSd6udna@ICv$tK<wp<pQkMJEgFS^$4ILnJdn<GM
zD|34cA6xJp1$zx&oB5R7p3B_6%iP|>_ZECm!5+jf9eh*4Ud-Hn%$5dw5<fONK<4(Q
z`L@i*73@*`-sk|?@xfljA0B*S!JaiAnfc0sy^H@m_|SqqoaKJ}U@y1)`N5vX504Iz
zxxH<^ImzJ6?eQ%4^9Osq<?j#neCGCjwk+8DE&u;px1$449(;q6{n7zi@qk}%gAPFZ
z=m7M$N;&}jqXRIWRnh@kae^c6LI-HY3qE=gIso%S2gqdqqXRI1bbw6u|0?MKtPeUs
zCi@>9fb~NMU_H?RT5*Mi3()~se{=x$10A3hXE<RcIsp5J4v@+IM+a!d9VWkt4#57S
z1Aq?==>Xt|#UX?*4e0>pt2LkPoW0Qjz%O(F@C_XR{6hx-9~;sE%;#(PDcLU_0Q^M<
z$fV0Qqyw0b*nF2qeHk49{6`1KWdEZBKp*G;&<i>M^n(rnJ)r|YU+4hPTSGbk^oI@r
zJvO8Rn9myel&+2rkjFbj&*%W=<2K*trkkMyK>z3f@PmeQ0Qdts0Q>?S0RDjvkcpq5
z1HfO<0pK?c=>X<ihyTd_M+bmEp#x;%SLgunFLVI-89D&`4IKb}*N_fizI*te_#rv~
z{1F`>L-tDtXvI@rYoG(bU(o^Jx99-yUyBhS`=tZGpV0x}*BSh}8E+9k&!hvu-_Zdw
zWWRI(i#-s7kUT&KKt7-YATQ7XkRRv($P;t`<cq~JByZ3GkU!`E$Rl(B<deldB(Kl`
zkYDHk$TM^R<QqBw@-CAOfc&!<3bJ210P@jdE69H70C_wI*)JUc`HBvZN#3FZAb-&T
zkjLl%$Y*o_<aH(;0Qqe(9b~_B0E_V;-zD$S0g(UppKI<>hA)`9JmdaiYl}8%n?C4^
zKIxk=Fc!wd*cc;YWz5ZZ5p!Wq$bRO?T$!``uWc<@6V`?`Vy##+){Zq~Em>3dgWFoO
z=Bzz?z+SK?$bR;Sy<*SUJNA&hWKT`@YmaTOwdd?T`X9IePJkQW2)F{yG~-bw`-M}6
zTf#AL4V-iTzTqM`X|i8&D#KObEU`fJS8y4e2Dia+a2=dC+?W0fEkF~{1~g){BAS7A
zpdn}pnljlh8Z%lG%|UzU-_Rm7X|yRCg;t?ill`J$qh-;w$$rte(Yk0J+J^_g3#0>J
z9~h5-SHLrx@i2G^JjHm6><f4eJO|zb4>DdPo&;}#M;WgY&obFB9%j5uJPqCkk278;
zo@cyIJP=+e9UzaR!7JgJ#yiDB;icG9##?1y8Lt)3h4;dPjTeh2d)z4SYVqu5ybWFs
zPjANEjMt0j!~2l|CJQ7JnsGRj6_Odq4rGYQ63G;gV+C0wnPakFGRS0+WRl0df~<P#
z8k1efFq37HX(rnw<4o2`=9%o13^Z9NnTTveMw+aY%xuQ<OqNQfdK@muTFG3Ky^_Hu
zizSmyHY?6&vRX3RV)?S)O_ochdz>%G`nPUx#{cjKpcCL9Fdf0`<3BJR!rQ~YU^<5P
zhyTHJ5R?7#NBH>g{b$Rhvozy{J|FxWrsMd0gYF|8$kzk^i0MeaUO{(K-l@rc=~T_Q
zqOUjp7t_H^_RAmR`-8v6bT;2V{5j|VLAR5R=ldOWKk0yu5BP`B0r35UFQz-9Lz?WD
zPU-lCzsYn?$3Og0rjt5;;;#Z<@n4w^>-da+%XD1Fcl=-I0Qkeu0fKHU9ogw6=+4ri
zou2TonU3xBhX2iUaHmJp&C$`FUh&_V4)64Ax;;9+(>wk@vjLnR1lvG1g7b@DJIID`
zeqy!-Hiq*XvpujuoFCzzG#kbFmDw)XFwW2LZ<>wc{LXA2Y#`@{_(#n~a(;>b)NCl{
zr>XN-{H<nlIse5UYc`ql=U}VJW^2Y<ou8X+hmGg_-fTZ?K$i!>Hk6I%^1^IKY)F?U
z_?OMbba`X8CpIXuADh(W6aH$mSzUhN&o-OZ<s1HPvw2<q;SV>P*ySVsa^xlcbF-mc
zo~ABe@wX#y&GyCycX^C|-fVPaKQ_C|@6_da>hc}mzuElF_^;~&#0Ss;%vXTV!1V`w
z|L6c|GcN4<2EKoE0DS-ElW4|?U0)%7VLlAkXUw;OkHhsH^L^k0aec^qBlt*MU&8lq
zJ`~rd%(sG%#q}+G|L6et{>>-Tj5E8whVLI80N=m)bX>n9-eW!=WIsM2*9Y<aqXXdk
zM+Zprcy!Pw&9@{RGhY)vC)Ypm{hLp!8K+jf%6wMMc(v=Zsq44+{?P%<_k|D4_2Ja@
zW8!7zGjshJ-#<D4@wMP%3;H&`fAhh)K5o7_d~~j_<NHSkNL`=D_m2*cy1t*f{*UiJ
z_ypw}BnII20`WuhA-X-0$Hm>=NZtM*9*GW+x_v^t(tMU~zYxzfpQhV4#5;q}GuS`)
z{)11n8Aq4wH=k*+pUjtPKGl#1M!Xdrz<jUfgAMi=zJGLp^tfQJneP@KuG@2|+jqo!
zvG>gPYd+v$51Mb-e8j<COx=D=W&a1Cvd87!-ZbB{WKep1ut)Paz1yq!uF(OAX9u5l
zGj1R3UGsgL4?NhzX&%Q9_HrwpAM9!Kt(%WM*xTlNmkcHzj}DOLasFVh6Tc5W{9w<U
zZ{K|U!QOAh|KGl5$KAT!mAYRbUG~?Jqk7%<3F@O0q{~+CK5EH+d!);nc>yo~X4H3{
zpGEuV2<fulRz^L&?UGiWz~kQ;-Fb-R9iTI$%kF!6^p^YG&p1P@;--s7k2>n7j2|5$
zU3U3zMjv=;*H#|ES=Wr7vtk7EMW;xY9ouR2XMdr5f@WU9gx`%mYua_K{DO4+=nG%?
z-*j0s&!Eq4qrbV}Ce{<3BR%2Gdq#h6_2aF)gP%Pz`nIJbS$}kp^n{hOMnCY^8(Mh?
zCx2n|FODCc=J^PRju`#h*Dq-0C46}P=vR-qmHkCWNsoVhM7{LskEQPSNsqtt^m_H$
zIjww!v*y&hys$fX5@JOMKUv?P|GnT3I!t=}roXIz;FC|K?pI2e{%Ur;&li`p@)<5U
zt^UC~P6rRsZPKNm+M)j8)n)KA#Hcn}TpzskBdt7#hxV$EIQRwd8J#Cxa>}*!`seED
zl4jn+j^C>9yz=|tKRQsl_z%PDyFb29D-YtrPt^B|{s_IG6QzrH>s~+jLuXnHjo8R>
ze>$xGsXaD^zR;1<<GwnsK6UnIp*wV?^tds%)@Oa;CX2;EkH`Mz(fZsgu5IN_oOE*i
zm>(Vr{e~D`zlZ8eesLLejV_gbx^Y8&`D%-$gqYtUJJe5#=fMZit<ps=eX@Q^=f~4L
zzv84#>Zh&0I?uCM)N675zk1)=%D1?DN&T!%x3d_d#a@PNRzIiD(A52p>B4ME{k*;p
zxAHJ{-J|}MzHbqWK_^QWJn-}Sg?+x$%F8&QYyFZ<f7Qy*c;xr>OE)^Dm8UU&Ui}+A
zE`cASv!zErbV>b+b^EmPHuhXx|5hBqKhfdRd3VJ1Z~tYK#Z)bpv*Ymk%IEKE<#T*z
zllpg`_(n<$)?zz-SJtn;|A+8rbi8!VnXBvHzj<?u*%IqH>djZ`xBT~aTKOJ_f32RK
zJ=bEq#C~Q!SgYT*<Usg8I$%0`SpWJRQzjr6LTvaeZ`AMp_)?1%BQK74<MjG{+g^<v
zK{rf~IP~ZB2iASwV#~;vSvNdWfAII)TFlvEMLn*r|K#q&kw@r^>C7WX)*t=)S1d+N
z?C9_xoKpY!((fa`&>_>qH~dQdi35Jn$|E`a==!g={wDGcoid$%L-+cx-#Efz;K;%0
z<>Ttl-1nBn#w|v^&sFu`Uht__p2_)F)t{g78RRKCXFBCqOX`0ZI2Ab?V(tAmuD|q`
zH;}*Rpy}ipr`2CsH4eFqE}Bld{Kxe_FCU7$Mkh@tKJ&Z!>M?hx?#E9j_Wecu^|$_#
zHuF;sJM{AUUvIj(m8Wv{UTJBEYAavmu7}d-OAF8w&|T9{zA+??U%CYSA><HjcU)TD
z_4DWzA-CX@E7Hn}?a((u&cUhQPOGn-Y&i(TwhsC3*V0aVoQ-~hj+-9*#IkgqOZK*$
z1@xAKlU>u!f4l*G2AwxO=tFO%UB=#no`de29=Q8u>3U~>hS(Q6a610T9n-E){i2lz
z^ZC2d?jQMSD<9_a-O}}sI}$w#-8kLv*4xq^KfD0_3LQD!_vgdYo?RvqBSTkC_j&1x
zbi)H~NTrXVGpGBMd#Am=a*5?=SnRCV=hNO#_CS9_hfep}>aXbsw&;dlhc2D&IrP|c
z<0<E$@1awtd+hXjy2+(qu^bSKt?hYAy6La`pdY5vvD4iS+#=n4^M2@!=-TP7pS(Bi
z^NCB)Cqqujq|c>&&p8J@Gvt~~9iMJ--y7(kAqQpJ$aKs2C+MXiH)ZPZwEu{W(N{yx
z%B20$4<316o|iNBlb=twy689Px9I5UPUC-_e&~V8#OOlq%bpX`t^c}Hp0AVc^k%y4
zw#(6z(cRPf&^yu(AG8VjGdg@a`a?IS+b!=#3=dsC9o75i=|`^k1o}2QeY#_Hn{>bf
ze?bqoT%3`wT$O(GPtT&CqvNL|emOlI)Vm*gJGy>4{LTZ@!6U9jpGW6Uhkbily8R)G
zQ;+kdL(l$gI%LtAmit2vkX`GZ#|1-OJ;Srs25qTL+O|IEOMQBLF^q*VHS>ftRvUAO
zN7`I$P9aWdb7jspch*2_!J63Gutr)d)=c(}ts!eUhBXawP+MzTbAL~ty|6tAaZ}r?
zaoRI%4ckNQ<<8nukF(lde@uJs@mIrzUBC&?LjqSmE}X#@F&q*ufm4QC;Fxd?oHN`b
zKS{W_J2=_QQxdKk&VswbVQ?9o_BgTOIyi5*FB*Ur_J$@#g*+x`1)4G1frg+Z(G;|0
zGzP7S=Ab=j&}b2w^gJh{RncrS-^plMH0^P2qjjTsXkR=4UI0%p-T;pfuYhM5?;sya
zyu^5l=S3N>5zm457!QIMi6_CEEKdqv1<wlcc;jV<il<>S8IKdM`=ofD$L|9#geQ6)
zmGMgPOxgQ^hr&zG-mC6;0LE+Kxy}44criTL^9BO17SD!v!^4f2i>I5-B_40QUOeA;
zzhnTiV2Wgd=OqMLA(?^fK!%tskxcPC29q_@By*biS;!(}lF26JX_>5&%tCe{!%UV*
zrg@%($vR}7$v(+IlZBFr$VOthCMzW~O?FC#B1>mUrkZS3UYE&Q$y~GT<exEFESYSw
zSu)yWwPd#0dh+L(ESF68JP(ug$b6Ii(g92tkWPSZKrGmF1?ddfg7}L}myk|@Zb59=
zbPeeo&HONQk-5@IOgE8^V!DcSmS(;fy39Q3G^X1qZ_IQZ={)E@=s>0mNhiXFB$jNt
zl5{3?Cv+&&rKD4N9!$`+q;oa%%S;!OPA0#Z>1d{_NoVtXnxM-`r}I3UpzBHJ^ZXmr
z1&@(VXu6^D&`ej9&e+UHLzhISG@DehY11{Ob9#PH&_$(_nvE(Q)pS+qtnvq1PO#~+
z(rHb%m5z(9d#rR`vt6YFn=UM!*z<~lt}LC|Y+1#$O_!EV?RiK+*Otz0y0>(2)5WEe
zqnqQmG+kXfdo$n7bb0CY*u2EPP1l#sZ?>;&0J8;T6L?-!uoYx8c)nDyC1g{09+lY|
zOJ#F3^W)4GkxgQ@iEI?JRb;a?^X1HzkxkRgo5R+@<}uqxHjvpu2R|8XBiTr1E6HYR
z=F^!iC7a6gz=Eyy`UtbVu))k0lTGG%W5HIF%_e`c*>Gmd$)@u>vtaAV<}=$*HlW#p
zvI#veE!c{(8L=I)A<dSQP3d`T!Pb<`+04%~TU0iw=e-46RW_^HuCigxmX%H0%-b_t
zS2nNNzOsSM7M4wHHoR<Pvz28to9(Qed$Xk<|4yFQXSTL%?q+_U+2XRvJ#R1A>ay9*
zc9#urw)|g5;^#LT-)#N2ugUZO940P6`7K_bc!Bv0%=TZsJ8=Yj0JnI5!M7kEgO4ZA
z6ZG*Ck1(Hv&nNgO<g4)c62CAXhOY;44SWEre7%Twn9sv(|6@Dld4;~-d48eU{^|HU
z&(Qaac#8Q{%=Ulto;>f+_nY{O`C!cUUpb4o3_gHWjxWS(z@JrS`yV<Y_;BRQaeNED
z9pxvQ?f?1+;y(BQ8ji2TgUl!7_)MJ0d_|7$#E;B}<n)l|F*>~vZ^8%AaC!<pDEXqC
z-iS|`j|$sg^qA*4n(hD4Uc|G^r)9SPDc2I`!UxcBdMEy6J}~D8<`cs==KO+qnfc6|
zpO6y)e`z?sA--llHnaV|I*z!T`QDsg1z((ea%TJg=27Bw_y8Kt?}*=-56}6b`SkGZ
zIlm;{XZe)QPl*GXFVJlNmp<8W{@ZYV9DIiI9Xh|x^DUj92Opz+joAL;_rxFZ0W{3^
z&!z;Qq<oWR`|r93@k)FE4VNe8!^D^A@`m^(K7fYV{*V0Le4h9|U0x9nHJ_-<GxL$+
zD|LBC{M3A?E)R*T;sa>7yd>UgK3A8g<aFQzXt=yJ-z+{_m&bXYr^{>e<w|}xT%HFX
z@1~nIT;3D^H6Jjxzw`m(!sZ)xeIfXY<ui7Df;h7Il3m{jzGeBCT^}LtY`$mLSBOWO
zPulev;?(Fj4cB+fca0Al+h6(+acz764cC`~uUkHE*Qd+}jxXHxE#l+&02<i-(#Ona
zj_=&{HR9>!Q#afHS4)Vqo3GvVJ>u`?gLi!}_~hlAcYU$p`eVav|7U)e=cT&7ndhfs
z`%51+pTB(nnc4nl@0Gd!nz=q}F#?MfVEex@g!}=EAz=GUA11HBVhh;*(wE6M2r-AC
zPm|Mvew~@^|J|>VpMd_Ixjt?&3yWO@ecfUi#57!=C(prR9j@<N?89Opvi)TbSWJZ2
zh}#R~OW*^@+@7!)ip5f}{cpX^Vk^X0%=Z8JaPls&PcpYx$j873khwi$F&c~21bZiQ
z`zOQpmpw#YhsAc>ULxNk#C(E1MIHz~fXwZ!%<Zqt?J@F3EOvzLFMExA5{oIhJx88N
zh&9Rfm%T^+iN&C>{bdi5mtwIgY=7B{<f~ZB3fo`yWS*Dn_NK+QEXF0<U-l?@FP5k4
z_G;$#Yv%T>#mM9X$lTtw*cmZ2Y=7Cqnc4p2^2qj=y-dDMh`9xO+G21Pi^KMR<tp-X
zEJkOx|1YO!Zl7mn``>wB=JtDLw*R-6<$1qu@8|iy?hmk-pv4A*zkpmId;ppI6UYg|
z2avhHA#3IbyFbEWj>I0_Uy-^0B6EL6D{naXJIEcv2avfx#A2GnHr-!BE)hO}%xwR^
z?$pXF4*nL4jS?eue~iUUiJfBmYtJ(G-(=YS+Ea_M5^Kfw*PfGqg%2Pz+yA~dEGA2A
z7TaGqlezyWbAOV>aEax*zlq!=d;po*{=e>HF<)Z8?yt(+f0emE%VNaDirwEu?h-zL
z%xwQBd$jVHgTKsT%@%VG{xou$LM%G?+sJLg2avfxjvOa^0NMV*U)Rca4*tAW-gEHx
zk^5vZaQ6q217)#s_ZN~2g%2Qee`1~&?f%Bh{g0XZBgwl9vG?GwBp(kSK!)uvo|d_P
zGsE^5&m(^iA3)~*P>bnXY(Mx*Tlv(%pPKo5fSLPSEjNH10r$s}V}%bObAN5-{@cv`
zx#V2o1IXOpOa7tdAYl7TCXj=L4<K`YapwNxY-;c)xAL-sznR=D%W-gjG&x%M05bPi
zXYRkwW(0qB=I=>n?(Zgd3m-t{{%~@*LT*Lymy>U4ITzUelBwi$g<Oo_Z*S#y%l4N{
zCT}z3ZUldQE8jc#^RqnfJNWx8_rr2PLOg&Ru#g)P;sxY_g`ANPPar1@A3)~u2FooW
z#{}D7I!Wg7iEM6&SCEftIVsrw(rL&U!v~Ogyd(4YM|O0GhmhBb4<Pe+N#^mBY<`HR
z<ay=uL%gMxUmoHySu@Yv<2B@(g`AoY&#@dE%e9g1FP+bFZ^*&H_LolB%0mzFqE<e7
zh$oSgh7TZH6yi-;Ge6zqQI_)~9X0!Oh*!1p)k8eXa)ihg!uFTWo8|fIAs%KqMV4C>
z;$^LT_7G3YJieBBye(_yw|hJ;!}hn_r4X;nJbsrg4)HwloI|cti1(5E7IL6MJTUY4
zVCM0{EYF7z@kGm^B9{u=Up7a!G{he>k4IY0mE~TAcx9I7%ZGSomgmifc&FuV$p*@f
zm+dc`DD(JecD!tV*-Yenhn%kvPtEh{J>E)wI6i>vgb<G<ZyX;$c0!2PS}vL8l!bUM
zdFCP4EW~@sKMy%*As$R#IzE8R<HecBkF#YVo}77nIa?Ou&8__W5RbN;H_Lqs@oMtn
zLrz?XXSee9L%cil_;<D}#KXy}#|MykygbYE`9nNC^Y`#GkGETHp5^F;czovZ`OM?>
zS)T77;`v!K?|)f{_qX!@-@fK%`2Z*nxq*Kji4TD1@d41@E%E`-e#j+!`8W6g=pP>d
z<G}~O_(JaC<KI~&9{}UW2f%z*$p^sv@BuJid;rWJA3&z~|0?+aTJI5@bqziM)(;;*
zruhFV`2bko@Ls`$->s4lp!I%%Y=8Lx*q@L)*=M&^@&T}a_yE|?Rq_F}-aGi&Bdg>C
zVE^#}WQzZ<k`JKu9>U3Azy|>Sgq%&;{_+8UU-$sPH+%r#A3lIg_=pdn^`63=r{e<v
zfAIl;&ke)ph5p{c!A~{}-~Igs`NA6V0YD!ixAa%D8}b1_KOyJzlGE@3KwtO(pf`K~
z&|k<=mF*8b=I=Sk_LmO;`o#wTJvZb7fWAYn>yF>T2LS!!1IQHrZ^#D#f4~O-zrY6o
z|G)>3DgNJ(4*>px4<Hl2!3O~U!3O|8YRCrwf5HclDgNJ(51{qFglvEL0N`&SSNEio
z@d3d9LJn`ghZ^w1{5^`s4fp_B?^7JILqk3Q_$xkuO#HSX9{~Ip9{~IqA3*+|g?zR6
z09x-`T)w0sAAsc;TkfT7fB1d={)KFRlLyWBFl7772Vl9%<Sa{`-~&Lu-~-4O9MBaX
zK<oVs+5YkYwBFMgKMx-O@(UjT@~j~r0P+nV0P+qW0P+tX0P?UQAAsdln|$1HI6eU6
zCq4k=X+u5$<SRY^<Sjk`<S#w|<S{+~<a2n><IPtZ@&Q;bx8-yn{xy66$aj1Ind1NW
z0FeLq05WWU`2f%lLT>n1-e|}N(0U)_jnnY~pkLqv$Q1u?n7+|`KjemI@ByHo-~-5{
zuQbqCq`%+;$Q1u?$OnLagAV|G2OogtuABZN+h0Ba^rMj5e)!S&0MMWC0iaLe13<sR
z2arkM!Utfv@s=Ym+h0C_)_W%BUxg0<{S6-g`dmXk0Q5V20Gaf?2Kt`#KYRe_gAMrr
zEGHlRQ2HW10Q5(E0O*tW04#^!^vk}#Xvha(x&7#$*#7bXpr3}^e{BC9s;&1`?s^Cx
z0QxOH0QB8V@qhGRd;sXf8Tv5q6j&~+Y=89S{C$>Fznv-mkA9600DT)D0QxsRfK2*0
zJ^*`X!E#-bT{Fe(>|F-*cj@!^0MPI80c6tmGx-4Q-3NOILbku+|E>36K7SWJfY$pk
zmzxj3-l4$0!1h<n5&HulK&DtEJ^<_!d;pnZmG}U#U+@8Bie=&huy-^pcedB(GsQfy
zfA9fd58(sAKEelpy_CrZfc+HS`Pk|8O!0s0D|`UhTlfI%-4N_A*<<(su+Q)TV6SEJ
z0bsv{cS<IGF2kN{zITJ|ulPUqA3gx=!3=w_`5unh{<0T&SH*I2W&2}KHs8yUy_v}e
zfc=RNAj9@o{NLVrv0U9fCuH&g*t;;6v%Axq_yDkP@d04(;sdaEXRv><{pAD5-{Zmd
zmk$8@IlOaI-6m7~ANv{~K!)wF_&@eHJ^<|TOg;eYb9?~U>-Ye$-|+!tivQySuy=g0
z?`7|2@&V-U|Jb$ed0ud+t7pvirw!Utn`Zmd2Ysne`eqC^7RD6vj%}>+0fez@4$Q^o
z<nIkJSLSSUm;ZycU`=doSR<{Kd;s`QYz<jU`2bq)6=|()%|m{)?S<`0$eXsk!e3*1
z#~xz)%b(+U*0$H|x$V7h09-JfknInSnC&l|@qBH=C2-1c3mg-!fpdm?yq|>a4^D=>
zZ^Kpj00Qm`hrwlV+He~j7p{ZzhWnxcXhA-J{5>XU1)4G1frg+Z(G;|0GzP7S=FIlz
z{U&G;n#A^3uCx4g_yF?vos5=6)A@T(qILXz&G(<+1@Hvp4e$u@3V4R`4&H|nFOd%*
ze=o{-jd%{c$9NFDNIVJN1dlRa1<wlKJu_a0Kht;{JPzAmJkNNac%bn@cw)%w54=)5
z)ARiUFFkv&z+1&*;kEEw<Gp&n3SKN9K>nVU@oMpGcsD%Uc)57G+5YnH8m|}6H{LH9
zV79+xg2@KSi2sMF^8nj=Z2!2CEh0172`N%W)N@~EloZmiibQ!;WEH6=$%|}}Rb<O7
zL`L@|E0ppI*}a6<$jUC`e}2w!-G9g7P<gt??|1#q>pZ{f(!E0V4E7H85Zy~;PYGWZ
zdkuKA?mdD(vlp=^>E0xJl<rlsXSpB3_A=Si!neg<2i~oFpWxrR7s{T<-pC%Qd!_7|
zx_8PRs<XfBsk*ny9;<t;?789Z(!E&rWZj!(kJi0f_U!O`>0T~-dicKB>)G>l@0T7x
zdjaVQ+!tcKg7ggG2h(0cdJ6ZESg#>HhxQ)QgXrupJ&E=v(xYgvB0Wp^#dP+Uo<@5c
z;WxC`k)DU%haO0KA?b;<H<BJndnM_a=$+`Hw3m{eDtu+yYe~-){xa>wq$hLVjP+{L
zv(dZ3-)Ju<Jze<DwAYiK&;2*r3&IDvFUNXC=^5RxqrD_OrTciS*OZ>q{XN!;N>8e@
zzx1fut4hxrel_i7rKe@~r^nUVUwU5m4_PlPJ+b?WtXGzvS@?hLp|zKmo?3fr>9Muf
zmY!RCZ|T9c7nhz~XMgF@wO5y(U3+)w;kB2Sp5A><*6T~pPw&qRptFF?1mT0zSwUt7
zogHL`&{;xeitxqh>@PD%_~UdIk(oqi6PZzTR*{({{Bk<W$V}rtEuD3kd35%d8AxZL
zULO}9oz6-!Gr8Z(W+|De+y`c}*0OdwdohFQEG9FV`^IcmlbOx^WH!smOc%a8o%Lkq
z)7ejEK%E6;CJY~*&WbWKGCMLu>MSWUW%%-R)|8nu{CPTy%1jzQJ)Ko$X4TnMW>}qN
zWu|qXoXxs2^Xlv?GqBFWG85};EHkps$}%(S>?||1&eHEcQha?nYs<{7v$xFPI*ZFp
z9zH*v)n#Va*<EIMo#p@9%Vv9-@pab!XIk<9`R~yOfB~Qv$anz!@1rMBOd))M{(k5W
z6oc^3gFXQa0KG!47tF#xKY9kmH2nLacTmj3zdzc4FaY!sijnyBGVDY!6u+M6D->h#
z>s|bXem~G>C`RM=3;l*-IDS73+YyY%@3&z;f&uw@Fl<OLBAxvOGxGI=o<uPvUtj1=
z6mwGSN&JaA`-=x4e2O~z3ufi(*RU+Xw8FRO>mB`zVqnbv=wZUg=+6uK8O6~2c|u>K
z7@I$D=x-E*^XIYn9Q}DkzoQtQKhNlUzyQ$u<Pn1T`SXt+2n@imLBR;UUZ5XR4AJX}
zVT*z>dc8q^q!^^vBlJm%QF^^XzoZzZ&i;aFdVNFhl!puE>GjXBP{BmKKBE24cmTpr
z>Gc$Sm13+q`-|Sn>o0mN#bmucqy5k5wZd<yv%g@vUf&Jt70lP`zhS|G35O5U_Y1?0
z1w+=^U-V?Yzf^p`DgI2~kI<(nM(z6*`ZdL{eLpj7TQF|l@6f*~2JZWzVdH|4`+lj|
zIT*U{r|9bxWB2_Q{hea)I{S+r&-Z8adKnLZ@89V8@?gRAeSfd`evkf7IRNhm&<BD6
zpcl-i3TNQ`1A4-Y2f+Ia;~I{B5B;HX5Z;d%Hz6E__bbX>z+relW88*t9NzC3_aPjJ
z_e1C-l_SyFUpN!*pU_h(r{et;+JE{j<zC=mydOiKsT_^>Yv?zX!|{I3xE<kmyx&vq
z2M);lLF0ymBl3Q+;{79fQstDwm+Jjy@uzw}iar$#0PTMky=n@-s?PqxX?cH(-c>m-
z?|+R8gA;Qft8!(+nR)+=_CKSi_5K>|zj1EXf1~{e14!X>^?qHsJ2*V==at)o<MV!B
zxj*FqZ5}`$tQ?`w3&juX^MrAWaEvx@822a~q|W|uk~W{9S7u&8zpNal&ok(ojpMX=
zN4ZZpP@jjA&qwH`l`{=LEwewIs?S&Gt(9~2`3pU^ak9+*?>>h1-#A;#lQ1q<INk8w
z`n;#yFC4IP!EnOi!?k%4{kU?-$|Vb@9KKv;e>msx=Q8`FM-QK_&#TH^!(sb8i@ses
zZl8CR`-TJec{qiS*XL!l|Hh%q><_2z^EG;VFaY%T%E9|Qo_sz>`){1R<$0jz2LmX+
zU!V8U|C<KD@BsV)rV%i_0PQ~*Kyo|*?LQbma=alq{-9a}{0PM-Y<Puf7evG0cn1E4
zjK;z7j+%d1W`EU07(Rmb-!v1mEq7XHe>?z|gQ8js{1%SCp#28}z@MQS4Q7AUY#4rH
zS`IWFk~xCL!|@)~exLzyJjk>mq7f1P9}GaXBkD(%*<Up!hA$<@n`-`K!=p@_A{rH)
z{n4x#ew7^0Qf-T@anrh>d6C&44UEqIXkx<0Y<QV!XXF_|`>&cB$JfyQtLDb>H`U_c
z0Z?rY9stAZRJ)@Z9>eqS_o&84XMZ$5;eR$fP_;p5gd8ud`JoL@EWT*R8<XRY$?-_l
zCaFfr@JiDz;g>c%Q?*TKoE+~|?UU3%)j~;4EI#UE4KGFe4+ent-!xU>t2Vq9|CMU6
znEh3gWw}B4wN$g^_$_`eFo2rx+VEc0ehCJE_8$yDwPC6eGrTxCew>8=H%(divJG!m
z?HL+0$D>pDv>mTbj$bF?|4q{tzHP(1i+|hkaMi}CM$YhZ)y|=zb39$Ob*iy5yuIe{
zHauRnd8*MfyuRl5HatH$zOPz8)%+R$j~@^W0PQ~*K$2d;G=uI3mtF!s0qs8+KytnT
z|DkFSosUS)PbB9nRJ(|VQTTt;G+Is-en&8X<ori+J_PMQ7(jBqBsqVQg#R~9rTfZ-
z|5wdr@s}GPlfq~2e2r>1Rl{j~PR)02d{1)zN421;2@M~*@kRJYRYU5068=)tm>S=d
zoPWZP3I?FsROwNZ@c&={s$EqLtMOU*TUFyK{683gYF||YYkZh$V^t$-d|4`fcH`4j
zTPr<wa=tA&|ArqI3_!KHs?jyRE)~DK@p)+f!2t04f&r-ZS2e)K2PWqSlk<hi`NK5A
z_(c50sxd}uEHg)P{t-Vid}Jy<dE+ZpyQ~^!<1<t7%^TmDJijdo{|^RG^U=%fubOGk
zy%#^VX{s#;E;-+tnEmlzJ0FWb+cet7*Q$0~HQdJMs<vA--p2Q;_FFaJ#s}jMH;uUQ
z#mV{OB>X=Z0RD2*m>b_*^XD5MjX&Kq>c&^Ac3m~>#%HUxT{Z5;cdPbYHSorV<BvCu
zyz%9!`1y@bPtLF7w>Qmw`1_5IS8cv(^o_4q?Y?UGjn7Zc?<e8^!2tfB|9{Eeude$R
ze{MMd|8#9XVa_am9!x;~+qnJm?yYON0Dtb)VV7@L;`PA@QvDyZI`nJ3LM<oY*9SX{
z+e`fWkr%M^_YQX+-89ulZoqf<c6j!@TT;mn_-aOnw{O0umLu@lP945`x)t9SOd-{O
zyh7c|OXPhbS770ub&W>M;QD|ur26^)soQ+bOKLd-v**_Bc;l~JPxKV2KDVgbqxql7
zbrz|9`qy>)J$?<>-#i!(HmvKm?<2Jwg4?gDJ7!)N?w5HsCJe6|cyzy1AGrkMp07LW
z^RKwSU=*o-)Zn_&GX~Xi3WkoT`}behu^zxIQvHcb>aN)DU#UKF3wq?b@&Eo`Ex(}S
z&viG=k)MkkgFUaPo4n3^)*F~cs^9+Nx_ge0>u)-gRKL+@bq`*@6YCR<Bh{~RSKXrv
zpQ+^>{4~4nsZBqs<sE#|MM%ag(x}Kin73QqOA}va{eyv|QBT*`&H3oxwH$<dTGhR|
z`71mxU?OSMHFb6G9(QRP6}bo_rqz8s@kO35Fp@Otq)X~P`{119x|=kr>#VwOHvNBj
z348Xb`>~h&T;wKf*{ANe>ss>sqTflQR(-ziuQ#scxdux~Bfq_*veK$M*YXq=JX%?0
z+vjV!3Qz4*S$*GCYWWJcwyvyo+)v4MLuurgiz@4!cUdiO;pDo?dK2bSXDV7}IvrKn
z;L%5^KjuN&>D|i4^Xf_t!^nouR+@ZuD)kCXCY}HN%9Sk|w5#PZ%zwDD^%i$i-@s_n
z`H#%3G;8-zIzMt6uG+P-{Sk*#55a8G`9oH(v^e#OT5dy^11hb?o<RKs!%64w_<5!E
z#8>ffn73-xuPSXHf3cS5u(*3=kGY3Yhs}$Xx2o*5co6j&j3<q_xqGF<vJI)*=G{8$
z>&iZjI#JKTeA0-n|EuiZe6<ATqu!4l4z6@;e<<}I3@D9Qah*!1!!}`G01Hazy|;Iz
zOaB4t71RA<>YPfq;q8*^$kKTi&#D}8*`@3+U_|M>K20k<ZtY#miD>&#rT5gk*pI-B
z(s^q%s2ubBzu2e1j?%dwT~q0^;6C;*Fr;+uv<oXIe0D7Rnt9vCepu=M^S{~ez?9Ot
zy>6}yY_Lr&S7OIpIkoXF?2qb^8@{}AWysbK)N&@~wyzA`<vR9LFsC$p;`qv09llIp
zPU<}wbVOxXr+e6c!JyLc_QNXY^_ZicJl&VqY)~0_LQnQ<FsU?b;cu1Edu&t7rMUa>
z$_3AKW`8%2-x-Z77w#kfKXNK69V%mAyq|sm%qk6AV{YZ&2QRASR=o9M<>I-s=pVqa
z(mA&^t6X~6Vaauc>70Q}D&rQ6tL0g=*{pJT&mrnT#M^TAvd1b{y!&S@-{SelDpwuT
zCY>EQ7vq{%uKuV|E$`y6Z!6dKxsE;u>?@tU@%EMRi!%KW7+5;%!&fWUAAdzH2jlj)
zD-%9hp_Yena;M6TCv23?id>8q+gEP-?>zb|FtT*!w?ito9KU@nCu8cCm5GbCq8|e@
zOJ|<3SLN2@W+c(gfSsi?+g2;Leehi^KjY^IE4Lr@d~#i9I%9f+${h>a*77vYnq9f;
z$V4AlQEyG#pDTC2@&C?wU3z)t-b1&eZ#3`d)GI6Zz4EtuNwuFGyu5P%0jJStg1x1o
zE#9g;kcZKKg2AQJ|F?1Fp}jY(<#62ba^>O2JJs?yj{BrCb>~LvVHIpHoxaI{%Cvh=
zrN0HEOQ*egbmg(Fdeirs_w}+FmB(*<hkh8$E}eG3g_S27eW4y%!S2$KKcB8VdC6G%
zXE3}p<niMwGyZv$zPch<UK(=h;L6kI3{kJG_S;*3Q+Z~|6SZ8Ag>P48_PeZ>?{P(|
zN_F8k^zC4MY4E;FE6;U#TfMyW^MihER+%;H;9Bm-l$R<m?0x{=A27f)=-9U^FW&bG
zbAfq-*FCKA@@8)`FMtWAQ)jiW%)YW;0uxkk&>7cPUR_~W$p<-g+dh@o&S+H230ZJ`
zWzOQ3%p+ii>0cLisJz}?a;T2>+>ka$ROY?#|MElryRh;`+i|rVkt^p`{&UCu%sXI;
z>68v_Dht*-SUu2!EvA8AtyX!fzCZI37-JfEeV5AHOa7|mjO@E|W#Q3{nWw-U(|{!{
zD(}90XDxSR!mP^sZ62!SkL>eW<%3&yt>ut>ePHFIHFi#}*G?yoZ(aHL%sZIlD(X#Y
ze`RISM^`Z4fl;QD7Wb)q(($`mPRY2*l}{gek$Dh3csgm<BP*Y6vJP`1*k$U!a75+v
z`Z>&xV3?`@$PFrAe6c*?DOWGkHd|M|Jal3$&*bIXD_=eKFmq@{y-okRzVgkct(i~3
zIMay@|Ew$-wRJ7$Wa`4ox1Ww?o(1zv{kk`=eBZH)dfb_FPx$%k$`4a6V*UjKO(#s)
zrm}SH9aG6c+2f7MPea<(@=)Fp-TeG%wOo{QF0K69dVF$yeL8-_36<Zj{*bvFtTgp~
zeACMBKU`VMOF3fw%Cc^Et4E(Xz0da-RF*%yO)Wp=@&T2<)^31@%DnwMyioc3l+Lw0
zl^1WQ{PWUJ-~eE&>A1e1q!q6I$FczgA2@c|ooU6&^dz`}<*Z!yQCe|H(~`Gx?9NxF
zm2PSS&R|&svuC805Bwec0slcd=J=!2%1Z}>OMu0uqklg;HMsQ}@Cq>5boAA0q*Xfi
z1IMr|gY7p;tNijQ_y!nlI%?*`wCe5aSmps<t?m=kYKMFY9s*{YdVjTXTJ6`<z)38(
zWz<?}^~tw`pIC;%`sb!KI@i~7T<$qBt?~03wLF)-W~VhL)zxxc=H8pu>e#fF@6var
zwAOcbYi0vpuO2_Vm)4%J5IhIWH}x3PGBvC`R&rl@tiL=p{Gy#^KWP5Tod>0Lt~jaW
zz#Q3j-L&p*?ZJz{gj4tDd!%*WpOLypF3jPZq(-AZ1YgpOi6a&rmDX#1FSt`uuh`&C
z(t2|@1&;zVPKPf$GOa(fH8_=JRb1RCHQw;MB={8=ayq<m=hXP=!!*-Ey=1qooHppw
z8!s7{ayqO<`?TRo4Zy*`mQ%OKe@+|TeI)o87<1~Dc1jx^d{8ZC=9SOVMqe)iPqR#o
zBbug-uh_&gHprcM|LwHN&cA@afkCH3Pi&MndE-oQIk4!|MQZ$}L$3p`1Cvf&&R9J)
zS-%H3o@RL*^84)6<k1=6dzMdAzed{Zh-WPG1Kh8{+_c%!zTkmi)~WNj#;NHwcO>@-
zrOxYom^N=cww7Nre#f-={8hmf!Ln1Qjh3Y?1~<pcW|<>5cTHQa`8l38u<dm4=G&(&
z@7ouA(lSbJ8=JN|u)SuMC~mp+fV9;oZ-Qr9rpX=i($=F^1?RM^lWm_#+ibcJ{1Xg3
z9e7u(w9WMW!9~Hs(}B&Jr)>{A1iTbXJRNZ7-D%sezXM0rT$}^8c_1~rs3qPwF!Hqj
z?d{TbTQ<NWmlSv1vP;@-#;{sm&crWM^TWqlMhiG?leJRwuUpjeb0$2QwjVPPT-UN)
z)?bo#XtED@uVubmIVJ5dZK`F!fCI1bL)!7+8JZ2F9=oy6r5zXb(##mVc9nl5L+0!&
zYk51v|4BQobxd-fS*lw)B<(ag*YbBx9gte?{uH>hX47<7yd<@Jty3+J=a@fJt3IcJ
zV{4X8`vo_qR!esT-v*;k?K{s(J6|;1GH=M~nRRyBWs_q{UeDfpKACp8e*rkTW#v3{
zQEJ_xb{_j)+kBE*&pRJn-Ew?xn3Hzx`w)0Ln0{)v_Wo(tABKX%gYBn1M|VzbM$fiv
z9`b#DT9n#0dZd=~GoV3gJ9)=i-p_k8(r&x#R?Gc4WO>?c=6vvf{a1g@pOFbfHV{86
zf2ZUD@mjnl8A9*~yqCPEaszk-`7C@UJ{vhf@>%sW^V#_hd>6h`<Oa!i)$i=*i|MtH
zYXXO$*GR6FUNg@V(rYQ#lnf;G7ILk*=H`#Id%-<1-=y6u?pfpwaWA>2=CibWE%&_S
z53v?l6P`n)Yem+K@HMuESWB#_$R%Q}vF1FVh_%R?6yC?yC~K89>v=`2<$YyMD`&wP
zXRWj5Bfm(V1$`zW$B1WzXJ!>W2S%Tz{duO$hicE7JahW&@eIndsLy2N9PzC3%$lE7
zpJjcfdA7+t;#udJH~*{Ff{s!X$i&hbL9L)>m|s?F$wAZ<&qdN&BQ?kUwOWg`CV5Vh
z)+(u4?#I<yrZtV)CN)lL9W~F-ccT_k6W!NqwUU}i?d04ysij&|BUg!9OU+%$^OdN@
z)MU?D(poJwTWdEpoLWvzhjWn{ueF|<Pwi(9U@wq8q2w^JSFmSv@H{5=6803&WzxMy
z_8i@N*n`-M*pob`iM@(FOZP7JF!nO`w6#6AN%lJ3^E|&v_d?kd;c#@1WUpk;j65gy
z(!sK)lEKCv%U&ycZpn9IFJ@0BvyGf5_G<QQ_HOoY*~{6}$#~P;C-!>w{JlK?NqPb8
z2|Nc%dj;tkw0EF~pqHShklq4ssP-CtrRVVT^0XI`o}}bN(W}t29Bk+4X)i-hbDLz;
z2~SP0(_4C;k{?AcL{AhsQuIpnOr9sDy_ED+nt_M6lwOOT%lz@$iyci*X1;mr)ud<B
z-i;oPUXGqFa;NC^==tdV=mF^kr6+`g(jHNIMeP|QkBVNBp7MIh@T141*OZ>q{r%R9
z(vwC`6}>7w>&9|srJMysFWX0YTF(ivURQcv(XVO`ti7=G#L8ijEl95{J#)#kqL-$p
zrni<Jn_ioq+w%#m7nhzKjtj4=_UiQPl4XeJReO2q={@JbdVT5nwfC19KxYA&36ulF
z3)@j<1(_Lic90oDX9;EsG87k$&{>0-LuU_W5M~jXNpv<LCyQBynPmkz^Ha_-WR~eK
zGmXwR<YqDJF!NY`gUv!R6EPd<jKr)YGn39vGDGPsB{P-hK-jD$GZ(WLGnmd|%w#)A
zW~9t$I;+Xd7I|Ab%gIdVITJSP$;=n|TRIEMOz623HY+kSdLEa~k}^|zj)l#d%$&@g
zGK1<YDl;jwsd{ypRb^(?*;Qs(on>XF^_&cwb!Fx)`CZJy%*14B%8abDvdqjnJCo<d
zEX_<!2B+w7n6;U?MW16cIJ3CS<T{(njIOh~%<P`$p|kuTndz1DlNn!UeVO@n_P<at
z0I&eT1mFP4234#8%m6O1>E?zd2&UjUB8D}9Ie0#pViAH#z!9Q50;?DTX5o2Zie(6<
zq1XnwVPG9#9$+7WfhZOtm<ZU2dWpeG1T#_WL@*S^QUp`+92CP^1andBMKBn!7%&;d
zX7Cz=)d*(ec`AnG2&Mz)sNQ3+9>ILTe!zef3jz}Y8xo92u_D2Y6gwi13@iyuX)Vcc
z6^u!-Cc&IM-^H*fFsbz=^Hne^#i|6eDtTpKSzub5NJgx9mlf+0%&X*=frWvIfsF}9
zrdXL^W{RB&hNf5=m>L<hqC-=xO)xj*HU)!IEDlU=E6J=Cj83sS!R$)j8CV{e9vQcy
zb5pEOFh9lq1Oo&MR7}uvaSSUI%&_F4fhB?|lA$XYqhgJMIhK4hut+dT&q-6PQZUPs
zmj;#zrn#PE^on;{u};A}75fwnRIyMnQQ=VWQiGL(nJRWlo*Gyxm@1sAV62L@3g+th
zK!(K%ChNIDhSdsYtJtkzxL~=%1=Ce*S9FGo^$O;z*sox~iUkWM?72jS6$@sp*s);9
ziX{uC>^Vk;H4Ek(`D}_s3nuNkM}}1kX06z@VAzUf3#RQkNrrU`=B?PbVBm^{3ns4E
zxM1X9<zVKDoePGpSh`^9p2K8VyI}5$y$c4fSiE5Jp4((ty<ql=-HV=6v3$Yw726k#
zAFLnDU$KAT0F(<5PC&T<;Ruu~5YE8!qKr!rPQi1ejB60iLAeLvAe4&`PQr7ijH?jN
zBJ$$kGR_xHLpfvNIF#!U&cpMoj0+J?L^<T+_BO6WI1}YgghNp-MK~4D!7{EzI2Yw!
zgo9BoMmQPI%`&b=IGf0ugUf-_iQGBmdW7@w{4L{xgcDM3sMp8F6$xkLd0oaO38$o-
zwCH%1YZA`M^Sz9V5>6^|>XfSz&MNZil*<xM%X7k%>w@!A?n^i@<-&v$^IS3G%7il$
zy)m4&acRP-c@CLzZNj-J_a+>ia&f}RMb4dab;8+so|$oZ!s&U=nQ?u>`6>4&9H4T6
z!U=jVnsJ4~8AcwSa*4tzijG=2Mz}^eN97)cgH$e3I7#Kmg`-riQaH=V%Tq2>I8D!K
zGp<uO&&bbHE>t*C&vi4dR5(-RPK85NE>$>H&w(?pRXA7WUWJ2IE><{M&y6##RybSF
zlQS+?INiwIQ?6GyU*+C~16D3rIAPDFGp<-TW95#8Lsl+XIAzbVGp<=UXXT!SgH|qD
zIBCzlGp_pM6^y$U4qLfw;j}#`&$w>kyhT5+9Jq4f!ijsXo^j>EnS0)zap}UTdk&v*
z?ZUY$_bwc~a`D2+dv2d`^}^Xl-k);$!s)~L3&-zV|B}f6d)m1FC8`NP8{j{WUqHD3
z7oSn?|L?~52+#mL>+grZKs5%+{r@qGi~uwM&nox->w_gPP`Ur5zn9!V|GxMa`2No-
z_y5(5k|XHX3%>&zfSJnuf4l-d2s8jQ{d(h%Km#ySx&Qh9!8d^hV5Z+M(^810Lb?Ck
z0-psMfSG>3@n5J0!`B183^V{UmHWT_8vGin*--9(!tjzy=<5xChiW{O`yVx!i~=+O
zGkv|97DO~5%Ke|Xgv<go05g5Pm;Az;=E&dc_%j&>XaHvV^I}>P(VY16WEvFFqWJTM
zKSebv{ydU#!1FoNpI6heh^9rk|4+Ki^yhn~KkqaB`JbuW|I_tkAfN%5soeiPt?<jJ
zX2$CYJ{mLtGriv6uThPSa{nh?g6{?mz)a=-yUsE#j%ad}``@z<J{{HSc)c_2j%aw`
z{-qw`>p=rh^?F&2JVmdkrU4QykaGV|?Snr^^A)`wn`Y?hAywu6$6QqM7M1%yxvuK<
zy{g=Qr=##6sRqgS1AIwn0II%U;8#KeP*v{#`<2OLKm$<q{RV$iBBMdM|3_w)oJQZT
z@I$F4O1b|btD8pZxV@{&{dYM4{}dX4s_%!UsS<6K@0Y5zLUX0u|KjfWuvClX`z`(~
z)o3aAe{**-9#p%f-2Yi$<L5#HQ1$&BpBEZ{s_*yszf=R}{eWu1(1v-xU|KQJj4Ag&
zbq+o<GyqlaH}IFC0jMhX-=`_QGc*8I?^p1nsV2?)nX30URquE3ub}~`D)&F_LVRs#
z0IJ?E;dfKbn{xlXZYEO#4M5fVE&Oq+kyGw}dFPTd>HQjhI@Q!E_djtwK07o3Rqyxk
z->C-A`$5y>i8jysMb+w|*;DR+;cq3EQn~-T569o98b9wxP4kEL&-zvTfT{`fepWSt
zsuhI$f9u7n_rF!|hw&BCA6J$8AGpM{hN3z2ei|Pl8i1;D|H~dzZ6X>)@5k{i(w|qA
z`ybb|<XtNFf7rKG<^IXOuznx^qiP_19v}mQ`Jk%Y|Lt#=JWQV_@KG{fRDIsSU#S{P
zpGT^Zlj-vceoWP5`aDzh`KGGef7@!w&-8hy<Y+4QKfOW8)AV`DG@xif;r`qHj6YO0
zqCSt|8)ZJL`n+aZQqh$9JcrNJw5D+XE#AU^sv1<~{{OeJYEsdrD))cK%lK6-kJIK!
z)3Az`)#pw8t*UWV?*GlB@x7|{)#p|Gu&Rkw?*D)b@yRmZR(;-8?W}5OZ63x~iw2<T
z^Rj7e(cIcRtr}dkxIS;=&qV`JRqp?aR;Jk%?XGhF`!22e{9g5WUNydGeSO}?|BD8o
z>UaPdAgT?9`xm?bzc3nrs^bY{f}jDYD))cJ^(7zF@d$j!;1gBHEAS($CfV@}GDE;O
zs>=PhIii*y3itotg(XMS@e=&bs(DuKze5{*(5i)Yyaj)>X{6!)ukV6y8Vx|z@f!Tp
zrm2SeU(y1fH5!1b<30GVRfDbE|30r(9UrPXUW8v84M5fLB-3!C<%auje<l8I)p#rS
zzqk*+Z!`c^$E)yzt0r8z|6Py7C$3s?<^C6rz&~ypa>K*OFhK)Qb-b+PnL3_k8g$X3
zJKlyrT{Y@(|ANQiTL+)3I$npLT{Z2F=b6S`wC;}g;eS^RymJ2&w!s&V2B7MAVb$@&
zs^f{Op+`%v-2XY3Rvmw=Iv%N-d)3|>URldaH9XTa`l8i$yi>LNX!w=;zkC3`el!48
z$4l}1gP&HF`+xBU^8nxlfcx+JiFpIWBj9)}xdGs_S-Jn~KC0!d8lFqefO-ua?<If0
zJP3vdlS^RU1jCETD^SmZa{pJaL5_iW8HD>6yqSCh^EenDP3{32fb4iRc?jl-Fg%;g
z7V}CN-c5c28i4G0c*${fyu6m@YIr(13}^td<L%@#m`4Ndzwb)qHkfzA@cQideRe#b
z%oj8O8SY>3e)1p817dst88DUuYkYxvMbtB5d_pZ3*7yeUCDdc$d<3}@<~=dKB0GPP
zmHS_IBsmr8RdK$9{0cMx8SY>B5cRaEx5fAp@-EN-Wam@V1EXFT<6FqbP>+oBG1>W<
ztla-ApOL3wo*LtGvhzFH`JU|jPj)^iJ3o}2FUrmzW#^N~@h~rs@lE7=n8(NXC~`l{
z`(u1ncK#|W_dl*NIU#5Ovh!Wp`LFDJ7`Y<mEfVfu_%iZF&;VrT)69c}7fHB(;oHb3
zQIC@IapqaVyCmGd@O8DkTjTS{IZ>|@+`sUB<e!)a%J{&n+&@`3!u<<hs9q`cOc|d@
zj*5AyjBg}g1r0z}?*I07+4;!~_b+^9Eic#jO!H{r)iS=bmY-{UC>c6v0J8I?<h_{Z
z%lK3>b>LUC^R3zW*R0(C*yqeMhIh>PTJmJzZ?p5c<}t%-W_&OCGwMN8?*G&QWbl|b
z&G=&Vs;OrU?*EuS$+0mn8{Geb8_BmZkDKw)<lewfXXmSHdA-JGlar%fIp@1eelOg=
z@Zsd@n77XOa`W2ZxidbU93J!H8Q-3rf6vaxliLG7pOyO`(7?QW;^}ifpUfZl{p@_d
zdH?VLnjRoW4lvxm{GD1Ju;~fRL)crqgr+yB<pY}@A-g^yyIvu?ejzLO-}j;H`iAU!
z2lXzhhtc#9+4T|G^%5md*!2|Zfg}gX^%mxh#3N~XjO_Z1EcXfxK*<|+Jx6wZN3Juy
z2l-3p!G!ytoXH?U1CT4i{mYtBucmr7|4}_jEtlBzCbfKG;r?Y!l2L>PAS?GjZ7O+C
z>IsGWmo=ST-;$O4A2YC)Uu=4qT8^>lWomiGrl+ap8k^omy{ULqU5}GX&avrrYI(<|
z=gF?`$*%Vy|4KcuaQ{*hvg?Dga{r@NB@0PCv&#K{@@6d;+4M%_YoP(iu1BinB%5AI
zy|`p1xt=MzzA1Myy;Che+4NBA=~Zv9>7~f~LIaRpPo*AU^#YsTihM9M0NM3e>KRt=
zu<5l*-m>etvg^CD>%Fq;zq0GWYB|iN7c;Lio@LXMk;#MxAiLg7z0I-*W!Iyb=ehfn
z+4X8<HJK;c^lW4{saM+dZrSy3`Eb+2W!J}L*UORRga#lh_dj>j?E1RwdOPyj%%g33
zyzKhC?0P-*a^vZCJs+7*XaKTu|5uzu{+oKhT@OeGlzGEVFIe)RT~C<d{?$tk_y679
z<ja}I-1LaGoM_W4*7BlF&!`@Cyy|fO((`23KW63rC*Pi3ADLY*NtTp(-c3)b9(eV_
zo8FRqJoU&c_y5bMwVY|wYv#zCc0DJVQ|7fdy=N}@)585rPncaFnq4ni%cC|uX?A^S
zhWnSEvzAY7dQ|iL<NY_iDp>%U2>|ymJuR74XaI5_)4OIrKQOx<ww7aUdf8f@wdrX!
zgMcgo*V|^--{#{@kDKBCHM_v{y5t$60mvtqo;R1=Yt#FZe`py9rUxb$(XtUtFHByd
zWhR)Om>fkk0NM4%nysK23#Lb|<z$;)S+f|(WPtmZnI^lwIlJDO{6@=gFg<j3eROuc
zbS`<?rl-~n2+e{py>)i|b(UES4L~ht+w|I+C83!TrsuBZZkyhl{7K88Fg<w5;dZ?^
zSzMM`VR~|MEG^5z^yb<1=h^k>x#V=4UY$Hl%fv7}d-iiOv&_0^0BZT&riUk2)3P;8
zFHhd4Wp0?BUNbnz;&8n^`J9%~VS0Sc?9l8E)9Yu~?`ODwnd!;=LIaRp@2}Y(ngL>d
z0CGXm0A%+IkQa&uAiJMHGek5?#QX;2i(1Br`4Kd8gzORJ{+B#a%L_L@Lw0{dcE5vW
zmuQBG`604$|Ky09Um}-0ar0B;k}Gb03-VDlBgOp~x#WzSU!#^cZhj7OR?z@t_j_db
ze`NQAWcP>Uq2?E<<&m48B)h*P4>i9@F8So<N696p-25uFymIri<j5^Q!~8C_{BrZd
zkSlB1GUk`bCC}XaH002t0m$yRA=}I{YRr$5-Jg@sGQUnO@7(-6+0VJn?)S;=|H<wL
z$|VQg{6e)nbh!VI8fEtv<+IIiRPxc?kEEG9n!RIwrCjpT&CjG6J(|^Hey3dW)6EY>
zt}hyZ?0zZD`VkB@EBF86{k2?m^IMS*Y#Bl3$I{Fo%?>iZ7Fla(05aUaV7j&3b@O}W
zlD}?#FwG>=Y$EfEkymV)Mdl~VevWZ=znNwmX~vQH(a1eU1CZUXrdddWVdry&`xi_*
zyT2{F-z~fUExR8smmGKV%Vqb^<@3x>M-DR@fb4#|?Ebs#e!T4dynLSd^=f(V=I6`q
z@5}D@Bm2!Vpv(`L-5;3UFPPmwm`4crFPuUyx$wgM3+JHOQkpSke#Gql#5}_MinY9W
z^E2j>8*hHcEZm1>SeYNPmLqR|$?X2ge7^Z9v->Nv`z>?Hmp4CV_H(nd`!%!sH?#XW
zGZ|Z&wPk+K?EcR@()^&c9D4JM*7E4hPg={R7w%s;r&>O}`BAf<`<+LcU$vH3Z+_P7
z{?_b%*X;h+Jj(pAx#ZZJUpB-2Yv!2wX|wxlv-@qc`)~6o^W$ds=Vtfo=8|`BeqM6U
zE$htuzP0>&^8;u12j@}d7p~>uo1ZwBTzvBzXZIgx_aoPG^3AWTS!|lgCfvVpn%Vu$
zS-4I#0JZ#l^FwF%M`!m-Yu1})zL}po`#JEr-u%|&!&^q2`LVP6vva-qwKYplGv&<B
zo&B8oTyK8wT=MtL51!p0p4~4_UOgIsTyK7I&9KufJM)`o_n+r_^P_9#oo3&eUp>2j
zJ=dF`y_VZ=es|5z(+oZH!)N!$=X&$YledosAlI9pK9^j7^V^fpZy9~&$Jfk0&F(Y5
zes=$Ut~Wow{8#<`@?Z7)|G)hIC1?Qn|7ZaCc{Bk0eKY{_-^R~~27uSMEWtlj1Hk*E
z0m$P2e^xXAd_FV)d|osFe16L$6z*R%0DM2oD*W!=XGH_R_qPl~;r>MfP&-H9vz?w5
z4FJ~<4L}zEKN<k8uVo=F+!GA|*B=c)7XLpQ0Pc@vC(fRW27vpA27vpC27vo(S&P%Z
zMgze8w+zMy8_pCB0PDlD8HM{74FKy04FKzDrf2|IUzX)K?)jOb0bu>10bo7O6b%6D
z)6OXvIsy#<>lY0G>lqCI>)XyP=#kL?)Xpyu?q8pWILBbmE6@P&{Gb8I;{Qhj!1HBU
zlpB4927u=e4L}wx&P>q&@O;`i2S3e515i8fK)8R=0PuXH0m!4~?S=+`=N}C~7XLpQ
z0O|u8fILdLf6)L?KhOYBPiBe+fcj!tnj@y60igb%0iYhu6b%6N$+9<v`xgxW^$QI^
z9wpqrXaJ~hmesjspP8Zop#Gr&pdO+Dpgy7j$m0J;15i6pVZozS(Ew0iEelk*f6)Nc
z&R4j#bye%JaQ~VeD%`(l0I1)VDJtB*XaK11XaK19XaK1HXaMrao!+gA27vv+vPm00
ziw1!G0}TNC2^s+Q7dw|>{=;Yh*niLfupglT$g)3K_UTo-Rz(BA{)Gl0i~qkW8i3ll
z4Z{7427vt!4L}zEKN<k`M>GIgv~p+wYUeo!_b(a%_E$6jc|_i-DjERxUo-$&{Qp(m
zkK>#N;r?~Mj`JS6{tpcR`#TzdJYt7~(EzajqXD2FsEP)F{s0X?7XLpQfZBNw!u^W|
zfc^pv0R09U0QwI!0Q4hh0BYw%wEYMT0R0OZfGk?Zs%QY{Z_ohH@1Oyo|3L#lKZFK=
z{>ZXz$9{+gfc^;$0R2=|Gyt`8C3ehc0O-Ha0ML(BMFT*8X4$!O+gC*cK>vmYAdCOM
zDjER#J2U`!_@E=u0MP%T0m$P2uZjkM{tyiS{URCw&Fa-mO1S?$wxPeYb18)T7YzXY
zCmMh}?2N`$(E!k&TJ~?H0~!GOS2O_hvsKXm(BGl~$Z-Fnd8PkF1CYi4j|PDL*s_I%
z`xgxW{j+5bx7iF00R6RQ5lg>~2B3Dn#q*D$0iZv(>|){mwO_Y9qkOh-|Dpk)zefW=
zzmEoh{vQnh^FUQJ0L%w=4u)|5q5)uju*~F>J5@ykz<hxQAfMG@do%#dA7}uWN2;O$
zsGXBBb<3(~0GMCU0A%t1S49I*J2ykPf6)Nc&d>Py!K!Egn2+on4dMPp15i6p<E+_L
z(Eu=Cp#jKn|Dpk4{?d$Sna8T40bo9}?C7aiq5-I#w=sA*8UW@yGyu$dRndGi|Dge3
z9;}K6fcX#&Kt5f#f6)Nc&f_@lld5RSnJ>`*WSKY705E@|0m$P2uZjkM`4kO6KJBs@
zRnY)2zoG$Po~?=ofce(W?fCO)Gyu%MXaJaptD=c#K1KtO#s7~6pq%F+^E4U&=4&(n
zdGNxw(Eu=iqXEc+h5Hu`0P{H-0OoZx0L<@b0GQ{|05IR90m!2DM+3n8j|Kod01W{6
z02%=Bf+~1{=Y?hQ|Dyo_UqAzp#cO~D0Q><B0C+@IGyvcemOZ}UdNcsw7ia*o`2VY-
z0RZ1X1CYh*fCd2kLo>{k`xiV!@Da;4zjAI>GyvcyXaKT!DXO9Y0AJB8birGyq5%MZ
zK?9KC{>A?fK7$4z58QWUGyvc?XaF+Yzxe-a=Z;L6g$4lp2Ms_TAl$!b05p@GEYg#|
zJ`fE6_>pC{k8h0z0DK7z0C*D`0PrU?09pM1RnY)|Pg(Z+xXEY$z^~8%fM-=j0|35-
z1|W<7zbYC4@Gmp~;9*tq#DI^X0RS&U0|0(zne#8-UKI@h_!=63EM6Nl0N`(E0Kns_
zq5%M(v+Vk*3()|8-=P7>;^nD|2B3EC$<JS-0RaC)1CYi4Ulk1i_@HIu@9_p20PsUJ
z0QvZL<iGQ$fiI!~0B=MC0RD&u06Y>60Qe*tfGl36s`&qF=cOF6epNh8n$b^os^Fby
z0Kh-d0Dy<00RSIG1CRwTMFRkSiUt5Y6%7FRDjI;S-2c`8)XrB~b|)GD@L4-MK)8R=
z0F?7q1kcUl{|Dbi1CYh*l@;%e^H+{PI*b1wd>9Qt7Q8r%XAJxp4L}zEe-;e@__Cd4
zAl$$B|G}Tp0OX@)PR!y-1E03D54ul80|0)F1^_%ei~k>d8w~(>cNYIY__v**u>QFj
zJlt~?bFX_&%%TCPo#(RG>@5C&JA;99UFP141_1mW4M2wbS3Ew>dHLbJES|mEc`svH
zq5;q|9yI$^xPQ?Afd8WbfDg#x|A!yYb6|uo$l@7<KR^QjpOD2<2)|(G!W_Oy7XLr|
z0~!GMh%6ca_z5%s@D*A7|9Tb${DtrtXaL|h&;Y=9WYGY?f7lro!u^W|0Dc4wKo+lL
z7SE)ebuo1>_!Kk%@GEEl;9IhIF5zF$0Kms&(E!xWnGx<^Gyw27XaKT!IkWix?Tii1
zoq7LlGyw2FXaL}Y&;Y;>p#jLk7oh>Dokw%V>SzGqm(T#fH)Zkv!#|+`$l^uK;{S)A
zLIVI_mBq6Pe}x7hi~k=D0Q{Dn6|&BUXaH*G*Nop04FLR@oh<_QKe##knVmUub5}F~
z<y;%({_oot{tXR4KIpcwSu_Cfb7%lE+`ni5^ehw2yuD*y7XLr|o}G09_b+^3IsfLa
zR#`m3@PlXovU2~29a1|F=gzyc`2XP-(Ez|VX7L=uKcWH1;{Qhj06&QaAjAEO2B3Cc
z&crXX`2XQI?W~q2YoP(Cou4z|$t<2|_)$GaNBB}S0Pv@10N_)z`2XQo(Ew!eTB8A|
zov$O@zi0sT%owtE#jA}50RGm_lo|dH8UXlRGyqw=-e>^ef6)NI2WQa$zz?GV$if$A
z@&DJ(<2gpSfB58${aha5{>A?f|BMCzK01s4AAZ`->6vvl8h~<MkMP-9{QvOVXaMqF
z4_%Z+0|5VRXXps`FB$;&aXVY*hB;Y0^YG_r0N~Tn0Kl)K0m$OD&*HhSo$vG0A~XQ-
z^LBO*-2dbqYv=vEHv<g-{Jx$0bI5Wu0Pz3%ul|}p<4hoahM$$cQ_ch8wRlaqf8K-l
zlJ_j<1Myk-Onf%Z36jsMpPA3jci_A5o#Nae`L5_4;`|`J7IIDW+Hj5JTIn@A;cmNz
zTuZs8%KdYVxz=2B%SX0*!9BU}D7#18EACmGH^jZ<p8B~%davc4m-B~M3#<vaf7S?V
zMb?bxHQQQZP08BQbBS1MtT{iQNV$Jmle#upqpVfdENhoF4EHZ<+H<09t+VFi{33Z4
z#Q$GA$B1WzXC}@wl4nVuDV{B!F`hMf=JeU)8I)&HpUF7qh-Z~&*7B^;^Vl=Zvn|iK
zKI=U5oP8zdA1U`QHKCk?M6IA^?BeGk!TnQHs4dhOYK_z!tv%ErsYP0oEO*;#mDH?q
zUXs)@)iZ73=O$6>sCo5rc9)!=L@gBmztu)+B(;*7N$r#xN-fozN^PaaQfsNX)LyB<
zT8pX4e$JBCYN^?x-?AD`EvKf(xl7b~YCg4}J%GJH_Jnc{6MF@F278C>A-b2ar}(){
zy4T2_qk9i~5PK1O5_=PSl<ZaPS)PY(dl`EgdmHCA$zF%vEzWP!y-@Z<-5c2>*(=#I
z<2)z!Qub8#R`yu-TG?~idvy<HFJ@2X%r?$>Vy|Y;wmf&;%h}VF`)7}5uV>F^@0T8c
zUI0B{oCBr3g7gfcAG98VUV@%tKR*`=?w_86-h&>5UPOA5a!wSz3O&og4`~mhy$n5#
zaR1ul!2L_lQ_hc~7osP!Tzl)4=$ZUHDea}Cr}7+p>$T{);(RH%e|j=GGf#UodNt|U
zw0EP2qnD$ni*u*w_2~IHdygIv?q7OB?G5P>rB~FRG0vl+m!zlU3_p5IdQIs$%lTCF
zqUcdA_uqO|dR99RKzmtwTJ3G=ap`rX=hfa<dSLB^r6;C0)+}p!W$BsyyaDT_>8b4;
z0`0Zwx&3?s>&2xf*WR3SuISb2+2Q`Bhu2<Sdipr`N_&0j`L*|#89-+NnF;({1e+CP
zX3*Jz^RSpDm?=0zQDzKg4Q39VJ(xk5MPw%Na~Et@VP>)O7<86lrqS6(W*nV$n0c6e
zWCqe%NM<5tBb||$m1Jhp*-2(7ouy=^@^c_;){>cv*^3!WXEA0nW;2=5bXJp@&Cipt
zSx#m;KWD;bJ(>C9{4JdYWhN}=a4{<~Gs^7945_oE%#?nPh0U7GoXnmwgX%0QGpXp)
zZAN8Qm6=s%SD9gTmX(<{&h3KxXXY*EcQFey6EhpjjI6V=%*;AFbDkHoG&8lG!=bY_
zGq=v(%;3!8GL!3UE;G8$>N2zYc^*2;Gt=vAFEhT*`ZDwD?0=zP0AK-v2`DzeIbdJ~
zU<Ppif*~lDAee$;3!DoE)&S-J_8=I9ViAH#C^o@4VQ~Lo7Mv9>{sqM{1k+G#Log1-
zI>0>a{1U@L1QYRdO$;j$%tWyh!B7-S5lqF;K{2dFFc-yM1cL#K0h94_Qw*yS%qGqo
zQ!Ga?9mRIQc))rD^8xz-15zvqObBd9Fe1f@1T!k<k%1+FDXk@ExC+LkSd(B*<$N-*
zC@?9oDZ!`|s}jtroL2^x1*Wx$oDnM+mttLld6o0az{0@9n#!57-PbX!OfWOW&IChK
zEDcNz?tk8UhP4Ui2KJ`sn}NlF$$`xYMyFVvV0PuaGq5}`J<dEAj8CyX!Tc2a6ATb6
zP%%NULBR+WD-_Jo&&x3^5lpeEoS`ciqhgJMIhOO$z#_pU?c5#1Dh0DF=cR#Vf@!X&
z=kyrXDVV2XpMrrZ778W`HYyk?SSgsPVyB#^29^q@${E0du`1Ron5$y1g25^lE10aG
z8)R6mV77|gihoPFf5CJW+ZBvgv0lM^75fzoSg~NigcTbWj99T^!Hg9<77SUjWWkjE
z93#V;1#?#JUodFJq6L%obB_$G7R*|)Yr(J;%N9&K&TUhyTQG0Mz6AqUEL<>g#l{6A
z2P+3NSL|Fcbj8vIQ}=V23~Lw6U9oq;;1!D(Oy19JGOS)O`#A4Sv3$Yw726k#AFLnD
zU$KAT0F(<5PC&T<;Ruu~5Y9mSgJ=MZOAt;${Do)$jB60iLAeLvAe4&`PQuTfGOj{6
zi#RV1E(1=(&#5x5LpTrRK7<2NE<`wyI7d#o65&jgI}r{=xfJ14;#@i9T7+{^?nO8l
z<zj@BiF4+Zs}asdxf|hd;BrI*VBC&yJj(S5=i}#Z85bm+ka9!4J~pmMI3qu=%eW-r
zl;T`E<(h<Ziu37|ixN)C&;2s4N;s=HuTHrv;k1<7TGmdvE;ujczJvo)E=)MFILA)8
zGU3epyfNd_gj4f#$c$?f&P};D;oy{u6Hd<0Ei<l8I6LL;gu_!VPdGh4=ghc1;rx{Q
z6An<hK;Z=aTr}efg)@xv@RUmwPSMX%Q?3!tQMpIqAeD<0PBPBPQ?61tOXV(w!&EL)
zIL$aWPq|LvJmdU4<wAuMjdS#rD;3UExl`d#l}i;)HO|#ju2nc!<z9t@RW4RI**IrU
zxmw|DmAe%VSGio_bp4z;<9dbj_4DV93l>f|&f!z8SU6+lj)g;3E?GEbKgZ6vX5pNb
zdln8_xoF{}{oFg_sy|-AxNG6CmCF`RJI?J>u3I>7KR?g7aN)$`96#mCg){f__KZsx
zPTkMpGp=1YcjexNgBL%3t`|<;&+Rj=UO0Q>?q4)6UpRd~=g+zRC2{^Ac>u!sFCia5
z{yUBAfBA1$@&knXf3dxC|9>|oUqCem{(h!C5DkKI|Ds9o&qrQ?Y8L$SlV_lshB!A+
zxqs0-`1dCdA=is0BF+)?>qUM78UXSX&;XFHpc)Im-sCT!0U(b74FLHJs?qTKW!eqV
zaQOWs-$6AV%KeMx!|y-Y|EdXza|nICkRPEM5?@c`OQ^=g*PCfiM1$h%k$ei(sQ7v%
zzd|)EzMjdqP>qYP_i}!rKM&+%s7A)07xFVyL*vgA`5LOR@#l^F4b|Yl{gcPx&nMac
zd6Z~&{P~q3=L*&I`14)o&wHIe|8>g!izdkH19>560LTwf4UuyHk|*Nzg}f2f9C`gA
zk3=;|UZ2P-$(#Y;^@}_cGyvqAsK&|b9r-7!fr9&&dPqJB8UV8Y(EwE9JVoXHMN<{$
zDtf&w=PP<WCZ9z$TFU*4W-HEHRPJ9iU0&ZS%KeMx%j-Yc|7ZYA8zvet-!I6IK?6XZ
zjB3i_Tt?q-$e&RSn(s&C(_}PizF(1FqZ&5f&nj_lqwja7eG?6wa{r=<^Zk+RfA&lA
zb5uj8+`nk*e19cx2MqxEJF3A`?q4){zCW8*Pc(bJe^-1zC*KDRK*jfa)BcGD(E9=M
zfzSYu7la0Y{2<j3D)%p%Lhmog8&b`o_aEdDp#d;$qG%MoUm?FpHH_ZRRJ^~bc)wHe
z{-@&o5cx=G08A?>nn~}U$Wu~HrT154|L1c>bLssTc}%LwjB_TvUo-8dXgIx}Bi~6i
zp5E_~|D+mF?*}X1ADUKFG^5@>k|&k*41nM5TuSdZO?xUDRPRU0r!tMI^{eDpsfN}2
zS=F|x#ue^gG_T(Ol81!`fP5^|$XdTlewJ!zmHQV>t@qbt|I=@izoi;n@5jmKGL0@;
zUD51%|4yD48i0y&|C|9}{XY3$ssZ+SfP6612;00sewb>AeV(ZJd{I&EUo^))e^iwF
zmpn3`PbxmIkYA=6X661x)9mvN+5gNt<@`*ahsZ}`J|g>{d8wSI>GKr%YRp&Utub$r
zzor^&pU22&V?HCVjd_jyHq~(ZJV(BpX}sb7CGXAWKeGQ#6At$;8gZW&Yv*yo{i7*|
z`<Hw<pEp%|js{)1e>CZE|8fR^&#UCusfJy-e>ClA+qarZ-d*Ml0H1#=J`Y!XJ|_Dg
z4FLIhrlGfantVOg*!#R~+WSXEgKzVA#piSK`c$*;^E-Kds_FOnp1eQiee(a*1K@ao
zc>}~Fpk4ty1AZQ;;|b&os>i_b2J;?>2LbM1@Cfn=&7)v=g?Sgm!{B&^c^i%vkAvYI
z<R9Akp@xT$kEk9A$4ksR!Fi&Fr;x9x9t+1?$X_%M2Hd}RG8~^F`yUN}c{lKI7@kAE
zqk23X?=kO(ctDi<7f*=eLuCJ>0U$q8JtU4NkuPZ;6S#lzoH+hO9wiz8@+sA$;&@fX
z@hh_b&C_D|7I~Lw0L=S>2L|q6@-Q7AGp~$zX5u_k<^IJ}<M<kRo8WEaZ>k5!@i_J7
zs7J@}I`i&u-f2hS{_*tuwp=|vj`x}Ohx1S2{_zCO+#d}9d7<hVa{Q1yQSiiy<BQ~t
zn&$}azvI^Ak*X)j@yUvE|KeFH=cO8+NxrFioE-10IQ~f<s(GT|{>3AuUMcZRIetp^
zKN<k?Rn22%cq{p<>cMh6mV8$8Xc=BxJ8#wST=HGj<K=iS`LE^yGd$S5VR*z0FD5@$
zJ!H!L<0&(InY>x>X7!$_2Mz8YPg<PQ3ipp^&G2io|JBpx_%_-9;N9fkss~QJaCqVj
zA5V^#*UodDq<A{{y6UlWyxqKac<>C5H*X#uJ;Uph<M(9$XFUVp+6&C%XL!GQ|I`C$
ze1Lfa#Ulv!ubx3a57zkv@`cS~Xncct55<G%d_;17g6x0wEINNd_P===;r`_e0Ovc%
z{x=V#@geGsRF7mI;r?%vyyU6E{fmdv`4sY%&0}eN3;E0H!E`<*IX^@8zj`*Ezaje{
zJ|{W9L*BD_K8^n&4_ZB;&JU3n4PQilw0cOLPa<F1Jf?8}k~i)A6WRapQ7O);b-pS&
ze?^`(d=~lE>Tz|xE5-S>%KeKcwwz;Yd>Q%K>Y-KcA5U$ZYioR)dT;UIIv+<qw|R7p
zuT$@?dU%b`Bi~y+zRvfl_g6i@aQ~7AUe3WazL5NI^AH=Kn3VhH3;^RB$sbn_vh$Hi
zxqr?8Fus!fa`P}7pPAy^T)2Po&dd3^aR20?&+~J1jW1R2w0fwGPfgCRn%5f7wehcH
z|HH?U&u$)Vxc`5|v;CZ(w`+W^dAsp=8{cc*Z}EUTA51<x8i1tSzvRW2^LUL<CSTq>
z=5YVwId}e<?0@s5$2q;mSJ%$#H9nhsd-b?G-(Ak{h5N@7U(WG0zC6WwzRstUuWufE
z<J*(-@8t2DC*Sz_q})HA{r^3y9)9QZ$@hofC;MML|K<E&(*q>e2ax@*nE~ZIVAB&=
zwg4FerZ=da4{Umb<obl<dWGcrg{0g+nFgkB(5wT^JTU!3ay^7*Bao5cdI`=?unYy$
zQ)sq=W-OTA!m=0IO9q4KF;Y2a*z_9ZykXaKB-eK&*L!I8gJwXO9wfOwB*Fb_W`yZS
z$o|(%iE=J6+&^ak#QDUgN6~BwS)*kCqXDq&3dyi=Jxg+Z3)%l@0BYwKn;xcij<M-w
zI6p%(G+a-^`5NeJlIv|WdqbW<vj5QlST+Y49j4de{0`0Va6M0QeGl3HXaFqxgY%C~
z52V>3nh|1pq1t)KrYB0}Tx8Q5Y4(U{0FvvGIG@BaN=&b$*(GF{DECjMiRqh?a{run
z0{1Ux0KolgCW`5!I4{LAQ%pZa_CFc`%T^&{#q?H|y+Q_y>9H)Eg^U){Yb80q#WGw>
z&qek>8i3?_ujKl#<a)5$In1UPv+Ni$WK2)S`7&q#lIzVhdq(ykvj5QlB-f{r{co8y
zl3k-2Hl}Awu5Z(<8_m2i{abQ9oMz)_Mvm#_YUeq_{gbI<`nu$LJI&tF3?9?tCD-SX
z{f`EK?0?PhaXp`A`)J0G>HRGGM>2qv`zI5qvt$F25oCHn&JRKZK=wa+LdzB+V+ih_
z%pubsCf6fsHj!o&nO>3ei!8&)^o(TxYsL}Wzh)kp{xP{8GQ~O4u9vjzBr=ptPpR2T
znz3YhOUqu83?}9N$z(EpCg(Mw*VODL&2Tb3XDa7To8Hs1pC;Ck{f`D9xjr<xUbJ=|
zwdqNd>r2W0M+3n5Q<gym_fIC3=~K!6x6CTjuaf<b1|Ye<HM!n3#rf5)hfU=iYtzee
zeij-4vj5Qlko~V2TducFuD?yL$0hq84M1|eF4_NR0FwCsEz>K`y*9nCW`BtWfb+mK
z6RezrZF*tN4$}-V(-T{^m}HE(-dMB8WCkJo-!jSKoNUu8ll`w5X0B&Wu5Tv$9}Pfq
z{WIsGp#jirG|fmey>u$)X`7x}v(+?X&GgpE_1DSu*va+ToY!WVZGPUi>$y4K%`)Ch
z@2%NyngM5eaLtC(j5yPaTXq~7a;7KOY&p%CGrf6o{W<5+p#ezcoNm*rYj&Mx*qNT4
z^X)9-j;uS$ymS3K+5eV_XZm=~%R>X8*?F3wXL@?e){~4q*V~i*j|L#Q9$&NhWJc$_
zKFjQr>^?I5T+grBewy)TdVkIS6AXatf6D~)bHLp%K=wZxfaHFH+PUE7H%RV3NbW}<
z`(HB(-LH_!dEw?~NbYYS`yUMe+5eV-Xnu&~{s^-F(Ey}!p1AoblKU%?`z<tkkqk!n
zV{ksBWi*;!L$ez-!_oX4WdB>nqxn5F`%yC>%@2~?ACkoXZ<&#C9=Z8RlKV@N`%O|g
zpWOT?$^9wm4D+jSex+qtnx7@Pza@$P9}NKKUs?vH`C-WZM+3llnP>n~InUhuG-Ur<
z#-{mgG<#DsIL(h^*_>o_nqP<WJ1xW0{5;A1J)HN61|XI5&&>~%+#i(OFU0wwmLY0>
zqU8RfB>sQP9QE_j-H&A1q-2zuUn!OI(#_9g*{17B#;N(8QaL}}{7_{7qX8iM9}R$J
zrwWEj_P=GS3iq#P0GQuOvsX2P)%;kT&uSU1=GUs7w=UejX1bcci}PO503`Q+CHI3R
z_lI#_EE)jKj@1lV;r=yK*3V^kznNyw3I?47i?&SKIH%qGYMNau7<Ll>KN^7K{x;6L
zt!n12`QJDX7Y#rv=eV0+F1dd$iT@uBKq6aLGj`2ym)w7s+>e*spO?h{Z<)Pu-n(%B
zn&}(ozMJ1qvwt-M*!+OW{ehepT-D5A^A9HR|Dyp&<y?5-{xx&h{D;Z?h?-5T8O7#T
z<osgIFm^v<a(^S|9b4wH`5)8y=7;2bWHbQD{gSDiCvSer<o?R!e#_+k%XGf^F_Zf<
zIj`9=o6WzO;Qlq!InJFozh`p)XL3Jia(`$VX?{`8kG2eH^OJJEv}H`2-&C`wHG|sx
zsHvP&Z+=zIuSNsFdDfO`ZT{Bee%Ivw*ChUbGytibV{d-h<o;RC)3!|QIM?3%w#ogs
zN&Nqo$sOn1n_oA%e>b_GH@Uwzx!;%bztI3B_XBf2I2wQ?{(m$8oF8r(;^rq#?k^_$
z9}Pfq|1sy0TPC^rlau?EIltU8%+1f7$TruEbMrfM{<&qKn;$y4KRUTzn)A~wL*4w;
z$^F%--u%{@y{;MT=EqL%&ra^w*6eoSa8tecxs&_5llcG903`Q+a~`~9!ka%lxnG>~
z<Iw;l@&BU%&}@0lm^Z(9a{qY}|G#C@n?IfN>MgV0{Od{l|7ZX>-`+Cr&F`++_nLuk
ze)#16_$2;+{PM~D^U3}6$^G@o{q~x@uNnO2$JcCr&FDA3esceQazDTPSN;9+U-kRf
z|MSm3oB?pozK?Whz5Jy^j~;XG&HT%+`7{0>KQq6<-jDM8yGQ=}Wd8r9)x%!kXGZe_
z@(;h~XZZj8%dh#fc>R&%`ld~OpV1-S=U;<wyz8K*OTLKr<JbIIye~h?-{G}+jsLB7
z&<p%NKF5s3jW^}z<MUj9?SNx=jrd$+&Yt`nuQ8ezkbn3+uMwY<pXW8=^YUx{EIv0s
z%ioF5U*B(!tJc13L7(^@=Z#$DnC*60`?&Z%r++%<<qkccK0UryzojcaczD~n*Twha
z*Zf(0Pkxra6W^ED;x*%Y^Ip6spPkR}(^)NV=l5|P-e36B9sGP;j~AvKconY~*X7~4
zZBOO>;`&T#_;+_cLtLk;Hs5V;K0{oui^eRwi_cK5+oV@d=QE7v1IRz4<@bDsxQ_fh
zpCPU%ug7PI>&pA_8RGi#YyK>*Ge67UiR;a4@tSenc`x3xT>p13zGBsb-a9|;!>CC;
z{#^f+MnmF$oWJAp@3!3Zj}dWShL0WFc&9CQ`zG$snbW^{V~?k|Y8>}z@M{e>*mvF*
z{o{U}JpTd-SX}f|+_ydp&%d<CFL%8e_m5xmXIw*mhM(o{#Qo&8c+I%4ych2o_m|JY
zXNvpGXXP`;{pP#yow(+FNByqyow@d0gFj|8zp!3@&voJdf4k@R*YNYP9{&5qs$+S*
zSQl^ocg_a9U#yQ;4_vf_&lBsUy6Y#m@OfjsJoemHYx8}$Pkg`o*F2^b-#6CJ?K@m}
z4%Z;o(M_#K{g-PH>*?Cvmwv-Fh;?;&=M8q@8pQg#c*KY$T!UC=7rxVAJ+48lw+s5+
zzcSZ=d(Jf&z5VbrxCW!S0P+vN=NiO1<mb5tu^xFnu0gCz-j8b#>yyvJHHdY}=j9s2
zdgc3Y4PxE$eYpm)e)%<j7VDUw<?qCL=CyduSl7H4?-}cx&%$Slb<StyGsk-8yYQW2
z-RpOi?_AdZuUn5<xmk<M8ql?I?;ek@@vo~p#q&_V#x*aj`@r@)#d9%g^YLG8_~`}*
zl;>mdylG9>8uPDsPDUKJ@}zCHz3ZiTUd|o2?X(@5Kea<VH^T;X{b1+y*6bJ0&)E$Y
z9N6~br5DF@bViSsWB0oJqc-t8oz{1yX=&q5PsVdKsM(IkA8_95hsE<X@Sa;Q==Au8
zZR0uX|K+94yXG(Nis$Y4CGA>wzoo_Z@!TEz_*RR0@AuJ>@%-^?{w$tDewM!z&m*tJ
zYsPcQd-0y}eDYcNO!1uZS^3QIyz*W6PVwCGUHQ)O{BkY0Ch;6|t+;0KJaa9%rtw_s
zwU%oh&o}pidlJt%_lkQK&%54Bxu@~m>%EqH&e~@U{Q1G#`_{|vqYnIf{b^6s%g;wW
z_~FQR-{SS6E_}WDH_z~XQ6ConJo5VU<?}?H_~^r9_U7|Oy;%5O$Ax^Ks2l(J?w4En
zzEMBsZryM=*CXo4%V%!$I@c@e$#Y*maWL02>dG@0wRwc=9rfjjL%yEN{fIg<ZJ&*g
z;eJKEd9eT6jkuptckZ3J%>&%;s6TfevS=&TK-8hz8qa=%H4ydamW|JOk2Mf=>4u|D
z7{wZh`ZWH7cWz@1M4h^N@?Tw915vN8xPQS2)<D#)am!mi%^HaMb;<Z?%~%6b$Nqix
zhh13%QP0NS@n=8QK-9Gho9^0`HBjo?r-L?P4U{_f>yQqtfl}{!zuJX0Q0m?qACF`W
zjAjAIKcnUMtbtMo<>y%gQ4dGU>#+u+E?yw-#~LX0Q9ciAAnGKamo*UelJCPBh`P!5
zWer6A<a)3MqK<OCSOZZ{xt^?nsH<FW)<D!(?gwii>MZw*H4ycd`^g%Jy374$4MhFr
z*Zf)3VSbjs6ZM$a;x(f#^Ip7X)Mq{mpDF4zpOw!X^_uU(cZ#~rcjY@r{pMP5O`?u-
zt+-}U&$*Ud)2Qout>v0Wedk_qPomCquefJX@AY2FJ&n4r_ge0GssDdna`cMVZoVZo
zKx@NSbDnGP#HPoU{owf?6IOfgm|Lj{T1zh8>8CZ94_u|}5AAyWvd(7DFE0DU+n>L@
z-d;b<EBi&?&&F@i<D6+_-+1TbD>oke-p8?jjNEJVk|tv&Z$}N$+IHz7A8kIq+vjCJ
zdFj)uwz}=~re$CG{={v!z2}lqvA>+R%6AVnzi;b{VxKv8jVUd6yz|AeWxrYW)Fmx%
zT>f;~ci!uC$u1WkQQLp+zG!}%AxF-Redw&dlm4^&p;z~e{pifqUU;Kjv++}7UmALA
z%QyF4`rVVUKb^j9qnqkxw7EO>sUZ`lOx)+prJI-i>W|%)@4wxw-DBT6we!;92fn`h
zRk44aa(S~s2cPmq|JcU{%v|@`&dUeg5c}ClA1z;S=mq^=jD79I@7r9}ZTU%u#{PD~
zk1JG;IA#4IvCs8g{MZ#ozP4uP*zb;;J?Z>jn}7F5?0d&dTCe+2{rle#`yapN&tf0s
zXZbs^AM#qfX6%c+7w;MSBcFxO6#FEfmCqdeCEtbb6#FLMmG2z;C)a{&68orLE4gN|
zpK>j^rm?Sbt-0p0zj80QC$Z0RuefKi-*PXxr?Kzqy_S0(`>(DASrf4j>spaD6Z<i1
zi8U4bGHZ=B7yGlWMOl-vPwQHhH5>c2u4P%%v2U~1S@W@f>$4!wMC{}GtjIGH`?)?#
z@=V3PuFsl0bFshcvnbDG?DP7p$}=1Ly*|tGOvk>j&$>MG)P8Ef--AE>Z@v6J`hew~
zzPO`aem?qv-<#icLcP3R^aZ~(xM5knykGPOKYmu%v|c_>^a<a+yzZ`}<nu<q@Xh^~
zb{!?(C;EmjuWi2dNcq0eKYTv2@B3Vj=p#NIG_}e3a=oITSakeVi$}=yjK1Q-qlR5@
zo?P$fFW&3*@p;^j=ri6qw*3h1SM(bT1~fQunB33kJKh-n(4=$Zen<cD`ZW)<J6qO6
z^dYZ3dfF7$OY|eNKNxfv>nZw@mm02jFzYS)ljje5{b<%>^eOrBhM%%tqhERU{mN^D
zWIadU@^qWmPG`MG|MKL7O>g0Oh(2a|gYg4-UZS6QbkwBwJWtWrOl@$puo7*qivH%I
z3Ey7B^B8^31H1n+o#!?Bo%=prZ&jY>=zH$D<(7dw@6rF<)$h9psR7Xk-O;Y!h17uP
zhbA}eat1XZ`l4Ic`DYe2Ao`<;jb1;U8W4Tb&D%6+Nezg8>Bjwj*q<5@eba<9Ke&z>
z5dG72(;Hq)4TwH!{Hk*rPy?c$y5^LgCsG4SU-jYlCsPBWzq;~-1+Az7rO*1kLu+b4
z^jnur?zamyAo{LxN1xZ48W8>0rOlrhMh%EQ?2=VF4x<K?e(cwt3#b95FI%?W5!8U_
z&n{{-@k44r^l4-F-u!fGK<U@cd3+mcK<V3Fu5U~Yi2iNNjyDaZ2C#=~A2)fkLDYcg
z=Pqc`WG`v}d%E^@v+rAz8c_PX;cqph28@nAukQX+r~#$l+i16ar~&kO+V`zA>~3nn
zXbOP*Gg^L64Jdt}{5&<F^n>zx)Bs*zdkJ|zYC!1^<?~PjN}nj7ml{y|MfpC|fYLY0
z_oW6z|2Rgj2Q`4}qrHt>FKR&PC*^ul14>^h*P9v;{pCe+Kd1rGXZ~C67d4>tn{q#?
z0j2Mh`%Mif{im!4YC!a%tQTrP^rM%{dZGqIU&?x;21I{)m8?f<K=i4sS871%S7kj@
z1EOzby;B3Cf8}|g21Fmr^Fj@XewOEn8W4Rg&l@!$`dgkyYC!b4Jg?M%=y!RZsR7aV
z^1M?6qW|UB{8{wD{49Sb`e9y+*NncH_u@UHKjyRWnW9hTv+|jvU*@~;ouY5%yYii*
zf96_nO`?z1YbDn#`f08u*EITSt~J*@`fKh5_aypk?iKee`fctd_cZ!$z1MQjqyN^m
zAZsG}a9u01W}+WwEwQGeFK4Z>=Au8>wJ2*c`gC2ZvSy=S*R?EbI{J3jI%_`qcYPM*
znTS4KpA~s#qMz4iNuH_b>-AZaXD<4CeHP`Jj6PqVRe5Hk-`8hZp6TfO^;wr^zV!e9
z^xJ5KSJ%CS9zc78WoP_nrDK{eEc3t**9}|w+vZ=;6KF5-$?Q{Csb68YG9S!ayRurN
zI}e~o(B5PEiI1*+#|k%>dEth6&#u{a^=IiBv{yO1YyDa;Jh*$A9}fNOu!h|~xRxG5
zdz-DVd3>G47oSw-i646RZFI)ugXk%=7kYZ{z1ClGqqoX@QNLHu##eqYl^#QTr_}53
z4L4hKQJFWE-FWXt_cdOHo<n=Bsek>pN!ydZEb~XdaW8E;bI#J3Lq@K<-zJ+K)aLs#
zk36}3v!?See~g|)d%2_Qx^2<(wJpkg^7|#NxBT$KCiE!U`(3-%rCXoy*ljVdjA%Zm
z+cux?`!GF=_KHu;xwF}TVZF-yvR|WjxBK$I>1B?2<+j1w5190GnP)nmzupd?5A9s$
zn%NKB-r|I5E5>{?e4n;E?DS#R)97)ucYS>0MXh@5y*%cfVcYg?we#G8ThQ}puY2V>
zcembm_VERO`?=+syH4+X96gZs#yw^p(zf}h&zE`V(N`|qZNivtF&CY+R`+FlG-&c(
znUDIO+<ec|ZtYm+q(@e{r`@}Mk1zAmvb_%8d!JVSiMeU$zN<HAfA<zUmig(z;eXey
zHtX#&N6i|4QDxv-Ez3N$yzlzyr6o7STs5Ti;!gW+-TUU4uLk$qe%XHK?fV8jmd*}W
z?cQ|%H*Q{1=B*j)zj0u*p3j!K>%&+3cRYLG_GSM1>x9k+z3}|bF^8S9>Ef+At=sFn
zn8yaT>2-hS-c2XPTsENN?1hKiy7E;qpPk&R!!unzSz))B(@r`uU)y!-RX2`#t^c5-
za<@LKFOIqG#GxC^J?w@*`^5a#Z|Jg94xjgy&Qv;EowmWL-B-G3<Cy1;A2?{<k!@ER
z8FO9VJ`Er1ar{1?#(dZ3uoaK%Ic~QpG3OmuIbx4qQ{U_v^WL#Lt~s~&TkBjNbKfzI
zcAtOLPam&e=0Ewh{#nd{^0WGP92e!a^fi4h<h^*$m=F0Ze5RNa`K)~Am>2mjC&+gy
zbEAA${m#yJa4ondF-LN(xMnd=axJ;0Wv-NKt=HUn67B`}B<4)+756OWP3|T4w9K8{
zYwo%8g1Q!DO~f3kYem*fnMYYmtSM%AS!1j<)?Cb|tVPyjnNwM-tXao_buG)9j=5FW
zx~%z_UwIaICSs1&XGNZwGSBiX@l5$#tIwJ|b1~oYEb>gooU6~OJhL(H>a#4*bj-c_
ztjjYW^RLzdsR?BcmRg}T!*OY?B~nw$Tr9OlYmW0yT8pG6l{uMOMa^;?TWgurv@$nS
z>!^9oOKL5Ynpoy&sg+tY9rxB+DmAst)zn&QuJc@4i=`%)Ih$Hd&4!Z@Oo>`fO^>--
zYrWL`n7?%|kUb&haNR3p&xm<k_Y&DtVlLOcM)sVT&vh@7Jt^jN-K%8JD)Tyf8G9NS
zne1`8*U6q2^SkbavM0tIuY0BJnK94nUMhQP%=Nn0%AOnZz3#=bCzm;&y_!86PDe03
z-OFW9FLOV8J$t_VLl5xJ9zP7{_kjcab=P}4)XUEY9`NV-?`_KK1un2`^gnaz<^2ji
z@cpsR)XV1yoZz?P{yC{$K5xMb=Ki*Sy?md*4Sw#>{k3}ezJVVseX!Z!dbu8fBmCHO
z_|06ez!Sc|qVJ4Ray<*K@b_0cjgspf_`;H*&AN?}`%!R)&$c>ml-#et8@}qbWcf(B
zp9OcAd(*}v<$eeL@Wp<+H5@7HA#jM#X1v~r^%8i*;?`$&VLb&d@yV3kKRI94Ti_G_
z-FDm0S&xBJe0*z{<44GP4ZPx`Ce_1P&-97(03Y0V$$jU^dJp{K{f(dQ%<~X9#=AH6
zTl-vjUINcp*yPITJWqjZynSoezlY277Wl?n+fKWh=P_`OH}8L`!7zDV1Mm1x+Z#UN
zc`mp|wcTy!$nzff$Gpzd?>JlPLBT=Z+q~{<sTYBV%sFM`)U%|X6kKHa=i5_n0v~zh
z>Jy$mQ|eLRB(t|)aS-*Y;3fIZorg+23*6+zqd!?ly({?1@0Av(OFax6W!4QpFE~x=
zW#B2#?cI1F^|atBAK!Zt^)~R8nHN=ep&kd$^6V}rHKtw{yyb%_`=2WHJaCt%#@+Dl
zzogy={xYLO-GA5*3J&wbee1Db6g=kM#r@b%0+)IGgg;MbzX^Qiu`T|Y!+un7nvehZ
zlKraSHMjrPl>IDln@0w&d^`JH;5QHNy3;l6hXu#^>%1@7FAJVC_pdSRrv=x!EpN_#
z8~DzYv*+|=KMtJdzHY6iuwMt>bMH<+p2>b5xX(RnZ~ZO%eZhaee{EO#fr10Q^GjR$
zg@OmodgxVpfPxD>^7kF|00keqeQ6hZfPxd<Fn(8hfPxoY{mpgs00lR?a+L}6I|V<w
z@|(8w00l=Hf6qSj00mE)xX)mEfPyRC_rd}6TLoWws@)Fs00n1y{k|Ub00nRQqUj=f
zfWVz5taR&i`n|xPuHSZ#Tj&7-hq~^dZ+D>wD0tNAuYE>8S#YUI@2)}*Q1GewO`o6#
z2%PGg29v*~Uk$wK>dK(==mD5n6}LM7;uYxu3Vv1nZ8<$a;8<6#^751P0D)&+aoDn>
z=%<-!71x@4(|hy)1>gGl!Byx10_VEy&^^zm2Pk;g{rf#m4-mN5xV0AiLJv^zuc1F4
zO%G6Tun#9MU|uMA*dbqTMGsJLu{?Jn^G4uf7q>gI4?O@gvf^aZFZ_;qCGfI;?|J;S
z^Z?Avikr>+etYJff}eHT?O1w%f}_2++f?SIf~O7s`5bzHz}3dCHf%ogR>9Zqets%F
zz=eUc9sKSG%xeX2`(fsn^Z?A<in~oZdvAJxg1>cJX?1#lz~RQMGN3m-K*8glyKhB$
zfC~bb8~ySWdVqq@9r)7A^Z<d=U9j%Glj#8pUia~kF3hu|1Gjs0vq$Iw3Vt_k+Gu)!
z(ShR)+;x9?fP&|Bo_Hud!05pBcKvA<JwU<twrF=9J;3O|`PM!466W=S_pNfp&h!A_
ze1`i?`igmfG!20KGkS$dU(o~b{}mgMpQi^Xc%Zx<Jpiw-Sc1GCJwU++<@5Y5Jpi9i
zu?P9Q^Z*4fl<)J4^Z<N6#VX|c(gPIyP_73(0M|#c4Y^+Q00mE!>q!s5^;IlHuJ^an
z0~CBw?gu>p_eZf4xnEyP4^Z$%xu5g^++W37<bMB8dVqpI%6gy&2pn>ZtQUHKf=9}F
zq6c7oDV8JajUJ%jld>M^0a%}k{m6Qy2MD}!tgL5x0M@r+MY7)M0SbO8&jUR`!7=4|
zp$8~<raVvd00q~S=Zzj9@Xd?md87y6`Bdymo>zK+z&kII=b0XW=UcHZdEVzs4^Z$=
zsR#4`)Ca}Jq+ZOG9-!c%Qcvgs0vEkZ>dmXt0~CBz>JdFa!AYfF(E}8`RO;DF(gOr;
zdZpAmdVqqTN<DmDdVqqXO1-29D0r&WQ+j~FRj-kHTa_Ll@YQRj9@7I*pA|cldQA^d
z@K&kkPfHI_a964K^Z*5amHmJoAaK|TvR^zQJwV{GH^_c6U3!4PWp9-Ih8`gB*_&iP
zq6Y|^_Ga0yrb!PFc<n8+pG}n>AaL7>vft4I1b#b7_CtDrz;SPt{qjNS0RqpxP4?3V
zqz4FGce3oa_e&2D`0nkpAJYQ_&U=UK*Yp5^_ueV{IXyt&zIVxfPY+P=U-`BES>V9(
zv-)>j7r|@kYdS8>d-0xu5A#|0Oo0>gS^3O?7xP{CP6aoX@2cO~b(>rZu1Vm?Tq~|w
z;K^J|u4%!Q<yz}Ccby#ff_oA;Gxv&n7I-uFl6zWkXYMuk+;zFS7GzBX4y|iN)=a^p
zSxc-bFnn2KtTonL;M1%{)?~q{S*xsB*MaC-mNgx?wXStp^MPOUEbvSOj;+s%JTnE)
z=2_yIa$H-VHF@R&-{x85nGBp;pH+Eg1Mk*nS)S>@z4cj_XFl+6tp!pO3Jxx{LTiTW
zQnZ#xO)0pz)Eccht~=CPBsHnv<kTu^mg`uwmPt)3xH+|sn&-M)t%Xt(wKjsIORdzJ
z>ADxKrBYK1u1>9`=DN;NYq8Yig0oYrso7|fgj1rHQ_}-?*IF+%Kk#?m3uI3S9A5Vd
z*)sx<*S$pcl)&Y6uaP|`@Oj;fWKRm5UiT{5vkG3%UdEmVM<#om?sc-~1%9u4q3nr)
z<Lh22duHJIx|hnH8o0jhwX)|1zOQ?+?8yb^XRl_@M$;vnpYG+drw8t@d%f)WHT?hG
zi&p4=@nXdUzy|)F_~?qQCQL1Sz@OW#yW+2ROaK#5EaCT|x383^+*SC2pT?ZI@+DKg
zQp^GD;oDwUH#q$Ea|&PZ`H!ow(&Wlx!3-3u_^9iWRTdAKQuu=fLyuVX!F^5xLr`qv
zmEPS~JA1`y;S-*1u;%J@Q||>+P%Px(v#wiX)kF3!{K9SbZ@9+1`Imw*D0XtyU5~7J
zL;Jf6-!Q8GWoz}l;x;e`#ad4N>aDf6f8o-?KlI-1iM7A~;A}7m#b)+D@Wh5sE;t9Q
zMlqXKP1jkce##`paKLgloblbd2OaZw;V1rT+M&@pUp@pzq1eyjj=MK{=g?;hU-8PG
zP1c)q={{f<iWNQZearRx-_*767gr9M)_A88e}G{qwshL`pBgXSrB~rIy1i7{V8*n1
zFb&0`cAmIs!}=Be9sI_qwd;1==)fiyf^jHz_2oUMZ@lJTR}{YEh4&h6{Kmb{fO#m^
zHR<i6H<_^U_J#jA=a%W49@FV7Fc8JYy0#qEWUI<%g%4?VNs}g@{rFDdMgDmBhs~y(
zxLe^zUcY@{)4^AFSIiCUZF1iqH{W&Gp@lCQ`t|Rd|FTg6Gf}K=zx|eOG2_&Z!JnMJ
z-oWl#jyP+yVtQbEi;lT&t4iyJg->~K^If-IVd7d~DvAXTd+5HcpMPRv;aB!+c-}T+
zM=lDUWyD%_Ew?@J``-%RvY_t3W~;5W8kmb>jW@5;t=a6?+Z6t#@6>m<yJWXXib;Y^
zHrsAU^Mli%!pHn?&^_C)_RY&+GKytRxp>3vXYcuD;b;DJ_K`dMd+VnZ^91{BvFG1A
z9&qm+g|GQ?{<Ib=&7J{fqgd%Zb&Xm)H+s9m-}D=ucN#f=<KS_IZ+=VvmU}<?RN-?L
zUU7fR-*(&!Oh>WUt9#eAdaU*A!tWfkeBRDOW?x%)p1;psXO|tnnOpdt$KH5sm(Omw
z2h2yY-hnHh)B4u8dj$V;&SvYcw`=bk8iD~SHaz#Q{o1UzXyw8OjeO~~Hm^N!8kmq`
z$*l$rYCC4xC50dQ;K%QG+xxYP!H5)lzO>h7yDi=H-oh8{K5^#m_kGc<@J9cA;m$q!
z?%clcN8{$+y5|Nzv;ad=Y`g7@3-^4jMeD*ReQ?PR?MA(SrDEV<;bS_SyjPolE)IU_
zjP2iPy4M#s90$gv*!kR^&G)`(a<9TSoi=k|`!1V29lX=f_1Au>{a=5-UihcS4s6!p
zk;C2xgHmk1`+%W!$2Z)m@KH<8now!frXiS=V)<7O9$U#X=LSD@TC46Y(~yT}DCQ6L
z|7!Cw`)t1QR)w!R@yq&sUVExn;jR9<d9!_o&7WHMs|g*B+^^XIql3p9-0F?(_j_Zb
zEefCYV$U1)AF<yj%0a+I9QDSO1Gam0+rn>sm--zr|K0?~rQF2@cfNk$@DIiZ-*sx^
zzklhtb^r6hyp-#>`|vM2zPit`!GHa0_eoD3bo$`&%89^@ytw$hgE#v6qQZxDZ?@mT
z&rZLw@M8ZxVaHA<yxykpV}ouvr1Pq~%q%?FZwp@RJmrJi3tu*7ttSrYGXK!v%?7M>
z!2XAPzecOVpN$`Nb(gCzo)$dX$xWVl>Cjy}9a8wT$$zbN=zqEl3101_=KEjS_4KQ*
zD*W30SJ!u2cfIDpv-NNFdBbiG&VQirZBzFfd|0PfZwlV+#9gPnb=c>B4J!QGqfJK~
ze!(es1rOJ6*IOnX(RA%up{qP$>JH}|G5zxc!Q_<7YV~5r?p=SJUii8DPw&?Kf30r_
zp6>YOt=>Lz)Z{Y@UpM*hEqZL2-U{BXZ<9~Y?D0Uuj)lJ)|KXNB_gSr1@OXXJS~8^P
zTP<%YeBOl{Ozkyb#H7OO{n4{suRoUlR`|UkkM{0;*)^%~e2ZHQII3xnbqe3tGtWHg
z!47{F-tW~jA3wVNLH7s$r@xjz0|V5b;b-|f&Ijsi$!mfM>U;2Byl3!(d=@@a@PvF;
zK6CJe@?G>hId7=nRlalK59M0uHE|wMua#W0!Y9hL)N2~NBG;O0?mi9f#R=S#;2F7B
z+%wmyaxb~3V2*l^x!2tD;2&iz=$ddIQrC*CnZifPTGBP;yrix*S#yP-l(nd9GI&bX
zDr?qtu&ia)G?=BXan?F(KKM&{7WA2L9#fwcd1eZq$+N^W<-DdoYx2w$ev@aBXEJzB
zo>iV%*V*c`EYGxZ-0+_Atm`u${3o@5ngAzGjgVSF%_w{*wS<}ihYl}Ft)b?)??r2o
z)FkEH;Yq1g)U4o3rIu+;bKX>Ioz%R-pHd5{iNT{%E2){T`_)=1HB~hL@TyX4wdMxD
zN-d@)qZyz^Q>&$B7rvERPEAK+0Pjkzr{=p)lD$Cp1m|IOuaG^X@UiSA>?vp%;ALg6
z(LKj~J-Qdko}`)wcv|)<_N?G**~{3|&`7YyvDe9-SNL1@LiWVqaoH=`GhMf=dntP=
z8VvSW_FCC<3%|==%$|&91D=<?nmrp$JDLvma@o^^_hqkV&oBHhy#PG{nh<zkdIfq0
zH1cRh=q045029_8gI<H4Blux@5qc6dC-B7dD)cO9?$M-3FGEiQW~@C9y$(H3@W=E*
z^h9V{=#l7^q-P2~S$iqzsZ;|4uS~B+&lUVKy%;?ini+aDdNt|Uf^XJdPI@}k*uXo}
z>(TQC|4c7PPlzUm9+6&Add6+>7@*maUXq>?Oj>(PdQE!H;HT+D=}FQ2(4*3;O3xa6
zwf3^o)2c=Y-dcKH?RkU0rWd9sMpFcjO|MMPj0XbE5xunZ)T%*(*QVE|=MH|GUYwph
zcy4-idUn^DYcDT7eemAe>r2mH_-|$bW&$)(G9&1$z|4S01I-k(gv=Ddi!*C5a}<7@
zS%jGc%@sU3vkEf{o)6Jv=`6!cgGP%PhgnBvp2D9q3o#R+>4HaRR$^wtLn4|lou!zm
z(10;xF>A@p75uu+VltDdW(=O4S&f-3_;zMFW;!%x@b1id%zW;L)mczx!r<X`R+O2s
z@bS!&%#>)@;N_V$nK|)D;)!7vm6<endYx5eW-WX@vn(?$8aa4-W?g1pJjdd>)LEFB
z7)>2BGPAPG%)#gDEG;v&YVhFonYEd@gWqQsXC_Cp2hY!}&diRd2TdQdyv+2f@q_o*
zSzl&;`A7NxTZV65|IfP@6&=8vr*z}zLl5xx8poZ&>xC}huYGzR!}}F|z_6Yh@p+0)
z;Nd=(f&mo0z~@8n;`@YdU|G{^de+PL4gJ6$-SgF44{#0D5sdqLU#?ft6FlFocfDNC
zqAU30@t3&Xp)dG#*VgB7Kfp~?XE5-^qq$#2Z!r0c<Ll*q7Tv+S9nPtj`yKj&pBgnA
z$9f1I!qS6VUdnnYdW6wE`>~#iE@8%9D}n(OeZr3$AHjMIox=A!KDz%XS+Aj2_^zMC
z*UNeaCsN(QEhj(9dN2Bgx5lo@^AI|QB@N%WZ<IVQp=bE!psu5Np1`40*D(5@b9vs1
zzTxT5&*yn8I)`6YI+N!$^bTL{())ms@;rlcsqW#FFW=>PFZzeOp4e!l)PtgfSTyUi
zky0;05ApeC>$ISrfTMu{eAaW~9O_NcM_hZ_gVdv<lbCnOqtvU=OMJTKSF@;Rp_};R
zpzEHZ-WC1C*vsmvheby*YyMI&fTE}P=ft0>r=hF(xUSQQ)Z3!37%^rm>T%IoJl$w@
z>UGgu{QmRr)br3?e9*4V>(u+AzZf>BANxVkVLbWVcrbvX$M}7Nz1UAem+@}9S6Z>(
z6n)0IA9rLwDmsm4dLIV{Q1lvqwL6IYEOZ-hr~3EV?}~n7OzSV%4~vfDr9(TiUxuDz
z!Rqh4%zhfWjyJo^Z^wRH^c~l<8_a%ObRO?)(3br=^d4_)*8eE>b8ueOeVowZe)jvK
z|G0PHQu=|S1Nm;NKj{}j5Ayo%M_x@o0gkM?kddnlqu(g{ke7BJPCpVlkvR>&=zW&-
zE1?&8t=Fa>(9eKVt8QfSe_o{DDf*Fb)_sS5D0C#R?Edx}^h-rga=~^(>8FaW<n<NK
z1p^3u$;+D#yn}uW++1}gC-=RNey!+D9{XR%q0-NV?&QUlR%}DR7y6SI4tr!f`ay7c
z)uG(B^ey_uqDT4u^`-Qap-Y*y&wg#`H;X>yn!^vGA1ykSPybv51`v9cynDy{=x5;x
zRJU?T>u&VBMZfaFGxdX|9}XSM%w4|vgnqf`S;o%Xf_}Q_THfE|Lok5Qw>;Cj_jB~)
z@D{3bxwzRN`t_oB`S_L#>E}cD^3)#rPWt_#f4S<~LCgb12lLg2=Yau)9_GpYI}c!<
zfJaeX%&l!+XWl6Km_OdwZ=lR0@Gh#8>DjCg^GeanJl6Wr0W!~oZszeuzrM-5Q}i>Z
z4e!c4RCF}+o|w+O6ndIRcYf?z<|%j})zw^e`svJDMPKv7cklO?c?{l2bvE5w_h4Qt
zdYdQq7;vJ@bD_I=q{&L-nfHqRX4HgZm<NjvXYo%J=EczCJk+_#)6A3bSgOmJwoYf}
z&CusOxXJv1%%kvLs?)ik@8!&^MX&Sqb365wc@~~bbvs8ceTsRv=y&q(_w|u^ICMNy
zc3N;U^K#Mi+&K0`=IPM&+_!4O)tR@8zUQnV&oPe|ozLR?mmVYYdeQrIe_<u&`J(%I
zaYm1$W!?|{&)s`meh3%<9H8oertGsHctPla?rQq>jbH$9f~pI;=Foe=8$us+=c-d?
zgGay-s!r(qZ@Ph36ur>TjjsXEfHPFx(4cKU0Rt%dq0cwJ96SULQFTOpSNsGFpy-L-
zd$R?23Y?<qih5i%6}+YBi{5Pi6c_*;qw0*hExZ)Grs$34_3sA;0OzQ>qeB;u1@9^P
zqj^1d0uO?NR2@>cnb(2=6g|?LO_qWu!AYtvsmE!f!2pUr>Ah!%f=9tos!plzO22?t
z6}{5u2kZ?70B5PXr9l^*2HsWlOFuvJEO;0krs|kR{@e)+AoNT(uHLdecp99h>YB#)
zpAH5P`lcJUy!9RMI5<w#IX(EnOz^s*cltk~&H^m!blc)1Vs{rdiaK_8;3$eMcA?m<
zqbQ2-0X8}oc48M}qv(j;-J;moos5b)cmMX`eeZdmd!KpEapdFwf8V{=UVE+e)o_^z
z2ViwiXM7sM0a*Q0r!6_)1Fa6~b&@o209Fqb*rhytqR~ao&2(rP9DvnFtt-<G4uBo0
z>ZEFH><0&6^-@>L#K32=GgaMG|DzFb07gGG$Eo*Y_)vDJs-s$(BM83K>ZvN<3V;K!
zx~eM?SK$DxzG~<kfB0CVvznD|T7NhItG9|+I0HU+rqNwB-4_c7VD(pTKGlE&U<a!@
ztXb|0;Q*{2tHQ=x@X1z}6;u2%9Dvnl1sq)j2Vitsf4Pp1fdjC5t#cj$@Y&OiZp*hq
z4>$m$-<qDkW*7KycDSnJI@8k~zTE1$Ms0Wu2Vitv(_GVMgafept}9_-@bRHW=M_@D
z5*&cldsT3Xh6Av=ug7oR!U0(Q*Mc8Y*#}HDI<Tf?n!*7XJ=oMFlRm%!uoG5YSd?=)
z_6=4aHgx?F_7PKzPOO+P^TGjGz1X8(OW*+58LMt=nWHZI4yzyQc;p@X5ThfToTF@W
zH~_0ByMD?E4uGAq>dNMYZiWM}`m%O@FWJW!o!O+EVIAQBtllj4_G~x+cFw9h3vW>j
z4#4WqdVko)K4_xRp_M$c4-UZU(LNu!3J1VWT6JmBA1AVJvih_st=qGYnqYKlUXL!o
z0a(3Sfi(l+0IY89?Scq60IOe%j!wruY`oF2&B&Gl4#4W!yu;JO0kG3nU0eBX3*Z2Z
zzHNN+RvFmGvEx>qTkPm3?CY%FZTr<=IDinNdz;$J6Ar-Y-+W4}Wgi$~bZ|9`euM+C
zdbk`NXTkwkUEHT5H{k%RKJIeQ0_-D$jZSV`^}}!gRxdZpGc6oIu+hy8pWPe|!0PAP
zWW35gG}!3qs+@WX2VnJdE_=_w0T^9fuv6SoH~_1!d+CuG4uBoI>g=w>eSiaC*A52|
zw13}H_PIeucenm*V>ke-znh!=cQ}9`qr(ecG7=8J>hXqkZpl75$msIAw|xl*VD)*e
zrVWGx2r@do`U&xH09LP8Wqkzu>>#7tD>>tDH~_2PE3`ce96*rK@#RkcFC2i?^JU&J
z6b^u$zUunY226(ou=>6fGrF;l4>CHxq_^M00a(3XlAg`r0MPmUPxt3G77ic?0zm!~
z^qbq*|AYguIzajJzk~y@dO-R6-~jmhRZAd04-UZU1LgDl5DtLPr#eCTya~bqSiPY9
zKHr4{;P+Flg8aU409HRJ&jSvC=cC#Nd0t<I1F(8Rd7l3Y2f*`HErdMpc;Nu7zEIu=
z902b}wG;Bbz6jd4dP8}ipM?Y9{i@bN-uEZr0IdE{&I23(=R>s_a$ev7I6tb{kn{9G
zH~`gfpyiPB_Fgyut51~k_)a(g&ZlZW<h;TGSiPd0XE*@Pw`xV?yuT3+!0H#}KD-tV
zfcv4^61gvM09MZ^_X!Sw`=weGxo<Cp12Fo=V7ZSkgahDys&+;0>vQ1%tlm-XGaLZ-
zTeU87-=7HwVD*nu51tAKKz&ecjMR%K!U0%4q|_5Q0IQ3XdIJYw^^sDK;)DZG%?;Wc
zsaKDL1F(8Ysb_Ei)Hl`YNWFstF#5^yQV$;p2cViBv^`QU?+XWD^^{Ui?+FJ$eN`=x
z)LS?JtFM%Ld{;OCqqCeK_4<x*09J1)^*mNM0P4GHjilbg0a*Q|^n=^N0jMSkZIbkh
zTfzZYJ*M=N7~ufuFREpdegg+!^_kL-ZVCsWnkTeR(ywj^2VnJ@($B672S9&Qt(5dT
zH~_2Plzw<kH~^#LoGktFs&D{S&nf*B4uJluS}f_eZ~#`{DgF4eZ~#{4DgFAAZ~#{C
zDg7J{fc~ypFX{Ieg#$49&#8h3E(iwzK2U9#;Dz(T0a!h#;0ZVY@P%s01aF)Z4#4U|
z1&^E+4gh?j+B3l`Z~#^>DtHDC!0JW?@0=D6!0JZ@51kSY0DPp{Ho;4909H>bc<Q8Z
z0IGpQ3nzH%gm3^xU;3BeF*pG5nQG?*uN@Z-!0Jr}&m9vE!01kA2;PGOu=-QMgKz-g
zL)GR9UOXZkfYqZ4o;)lZ0Qge1e1bRO0E|9$mf+Dt!U3q}5AC1e)q}zTSiP#?SvUZz
zTNS)}KsW%aUllwYEgXQ+vCa{^3<qHKtb(Wa3kRSYM6`&4xBn3i!0KBCkHZ0g&sDo9
zczvI607maRSMdB^;Q+w*s&y2+4+miMuk&Och!PG!HIZl|WnS1L9Dvos$~*xFV0E!F
zZ|oKh!0KaV9*GnV!0KdWUWpVA!0KgXp4lZFfYHq^lz9gZ!0KmZ9@;4!fYH$|l6h%|
zZ~#_MEAtc_fYH@1mU(NtZ~#_cEA!Yk;Q)-zc8Sbu+k^wKdRv+2wh9Mebhk@o-h%_M
z`dgU?w+IJdbhyi8Ui@1)0ISE9c@hr5=yI3Kycr=JfYs;9JPHS3bh;~KUfnDlfYs~D
zJiAFa0HfOtmw9)SZ~#`nEA#M1;Q)+|ccskBZ~#`%EA#XQ;Q*|zSLSUv0ITnnd3?Qa
z09NNK^ZGjB0Ic3u=J|EP0a)Fy%=>GF12Fnu{b%{_;0N^2@MrmV67|6Pcgf!gzo0*Z
zpT*BK`d~f_pULQi`K)|qqZgLnMSrJ6-LU?y@;h7ousjQWCW$&?eOB_!te#k&r9M-m
zE9P1A%oB6kco+IkjLw*M#XC#Pso-7mPT_a-9rLbv=SF`lXF<<Iq7GTlikum%N0zgs
zXDU&btY=NmoYg1GS=2LWbjqAn&TL{124|Tw4Zo#loU_iEH~M9{3wkFKb<BEK<jz<<
zGk1wQm8fghyC!$e>YKTX+)1Nz=B{#Q6LU87F3X)(jXSz$x$Ao8jsBThKutgsPmPdT
zLCvswXle;H1r0sAXle~LCo%U<Ymw9>)!d_#rdCn2j9yx5nbx#K-L%#^sd-jEO)aD*
z8XYyYlA4*A`=PZ|YN~nw&{a#V)tYPc)zo5YGM)iyG__i4w$)ox%c<#j4A5Ou>#6yP
zIl=S-?ForGZ0!}&Gprt)UP4d7!+<VZdX4s+#9Tk^MbeYh^MFp9UPaF`dTn|cJq?cp
zJ&s-{J<sa5>4o$}qvNJm(lZltOSG5LQ}JNXW9hZhbFIFcUQAEMvw_Z=UQN#?(*{om
zy<B>_(S6hF>G@Xw4Hf_s;0Zwo4psm&kdcFD1S}z#g8hPG46p{6!|21oB483cC+Nh%
zDqt2eckrYLmI2eS-%yML)&cVv{Ww?%OoXQej09E^%w+WBilqcosRssKIamwKW%T7>
zF)$gP888}HO)#6$n=6(ROs5_jbmw3_FrU$%g9X8acyhpqU`4@<Mvo4b1XEgFI#?6T
zY4qt}Q7|c<A22FdRWPg3t1FfjOsgItbnAk374sVXI#?J?jHd`4J6IXaOa>C3Be1k!
zYV{zYYX@tCxsARZEDk0&I(M)-m_0FPMzOqLdZT++tS^|~>ff0Km<jMi$&8@00y6^{
zO?al5C1j>Bx_D*{W)7>5XBJ^5!E=R9o>_&Nh0G`MWa%u!OoK;@8HZU%W*)1bXBJ{6
z!qbJ0o>_^Ri3}<6eCaI3Ooa!G8H-s<W-g<z*I7(vGWCq1vu9RgW;1$wW;td$JZ9+b
zne~|Y5_7<H7L=LL=<sz`l$p`$@tGx=De<tO%V*YP<|HGPOe|(mnMsXKUuRXBS*>25
zS(cd=j~u#vW?g1pGN&bnS!ZEpVmx)s$jr(zGaEg>&eAed>uk-8&8*GLZS?)j;>_fD
z_R#q=t248c>4m3{Szcy(qx=8gtnW7V|Mmaz1%E4F{|g#`|7io(m;7!1*~8Wk@LwwT
z-x9paSYN;|mtIM{ZzuhKf53yVB*(mespbIfK|<RLPQ@NSw0?na<8nCt)o++;6woUC
z>owHr!^?rzKkzv=CTY6?^HtM;w&7zoucZ5)Z?}GexBoqK&fm*neFd+UOmrT9_o($3
zJbPZ(`FWdKXbe<45%)BEvZg1uS--*kc`1`^uW}#Ffod&of619V+nP}8Ke&;+N%FDj
zd{vWyHsjK%)yePu*~9t~&eklP!u@JS)o`HYINtqYiuGk0SbxI7${SOrnRFP9f@(ja
zqW7d6ddtK56}Er*k@8y6g=iL3E3)bSxKve#jJE!T)njX>S}Ohq<6~HIqE71HUO%^f
zhOnd4Q}-_POEoBHQKtP_H1+A$o2<Vf<Vw~wrTn*`aZv5bn7B@9W-q&7{SL#{{!H^F
z>MWWE)w=Y}?VPsbxxUu_(6x?l+US_xs)<1x<CVQlx`KBmTR%jj<(tw?jG3t#8niUE
zV#cL=ajuT_N0dK$DSfj&omF##_QtLI*7VyKt+sxNJX`Z+$oA(Q>zl~1)iuKy_Y=lH
z;Yiy3Y=*n3ilCuTZBP8MoEhsL|Ht|%Ufjx(agCoRnhMnd-C1!WQ_2GKt-s=8&MKJ(
z9`IJp5Za-`?n5(OY&F38Eq3M`ow@uiKh+qaHChwVA@lrp&8+`o-s@bMzn$EK21B(;
zlkOhRBHz7c{TQQzduKT`IW?LL)iU+H>6EqbwK>+G(f;1Ltdq0-t(qsaPaX?9XMO3J
z-}*JGIG4!QZ1^VCNTHP~S}0$(ZPPPZ|3=o2?%A^}%3*vQfk{WM$UbVJ!}>WsY;@0l
zD>N;d4%K4apH(qO&A~y|-*LWpaE=x3E6{kTc59z+#hgy5N?O0i`Vk#-_B!-JHC|}F
z<`z!Kd9wc!>;DLv?3SxU(xhlWR2w#E>5E*`r$4oRkPf|@=6aVRIhqjFlGT6EEqANo
zZq^@CCVh$AJI|(7%^BLWTyGEL$)0tL@rwjFhZM`>*Q~5+)X=KEJvAcF?U7%se<bGc
z-!3($O;=4D+O{KupSUca6=nS-o6o!D{cS=`>noXiKP0bD@4MDt60p`e@3Bf<RWpZn
zu20^7@)h|QZ2cz98}H6Hd0AT3*rBznT--U|i;73A|0M4}JMw$(?Q47}<B}!0oIj$(
zLF-3(l`yP8x+&AGFXhUH<pqXZnP>eeds7W4a4F>yG%Bk7Taouk!Ez;fTffSLr}+xb
zsj^Eof@lQ?__!7PRJOVGue6wxzEGPiUsY3xwy>h_<3hV0jkJE2T<QKPoNdWu>udSh
zadqKQwg2DW^04EU!Z*%MLgS*^#pCH-xmKzF-TGZNj2hy)U~LZ7IHGl&7S_o1-*+pm
z|7A$8&>|fQcT-Iy+Q^nK8y1PGo7wtdD!9%pnzKQ$^~Ge%GP<Z=g<;ko6Tc@@(U??g
z(a5OwGA6@Nw<;&&tY2oY%Nn-@gFmQ76RqZ=dq>^k6Xsa|%-FUMinSXyT{WF(J3ED>
zFBW-jt@YDX@7cY0whSw+uO`>GSH(wGYhe8~-x?e(ezkE2G&ZUojcJ%rqI{iY)^D@>
z=Y|rq^Tevg6s_sJ{`X3}yBlNuHzTI){Jr_a4ys8-o7$>pjo<&yT+sS)O2400GR^pJ
z#+T!lwn9|N{<qgzf6j}NF(prBd!w3Hw6DkSBq>$2(md<eSyiu5sR`A3szw&AY+#q8
zr5+W`XZ<^!N>3?W=k+wz)S|7ew0leGWlM$`KhNllUz(IoC^Z*Nk7{vWy&PSp!>VZO
z?>RBQVVTJ9J5;lab~pU%m9kkXRkeN}|IB5}4r`r5HNI$l+dLXm_I#_X*8fww|Iu<K
z%6&CHpiwC{xRsmqd9w8bJy;f9E^gseG(oB*-s`!veBHdqtv_h?mb>MbPH<AqG1}w)
zXBL+KdNzgi3)Nfpv_hMYi&dkHRykL(2Nkw`pJ4q%?*}fgnD$X98Y0y;pX^h;V!utJ
zte<Fk&hr(IwN8hoNVU)-#}BWR|5gs`FY;VhyOMvMuBw?vJ6#~SWu+Sv)>^+&eAYvi
z%Wc@B8f&!HXS=VjJbiN)>pu$bU8wT2>7CFZsW#iUP~$4@O~zV3QsaeHt1Nv!K{ecH
zx$~Y(Rpnoaq&2zVAGX9)ZS~J6)qJD<KHlO`)y?nUS-;Z4jd!XgPx`0zEe(urRL%S2
zY3pCA9h$$|-UI&_AJd<iG6q!7(l@j9GsU%ZR3G$eo@&t1qDOkxt$w0u2J3H{^z&Yg
z{8K#8IH`8M!@v<W{K8XMzf<wBd^IkI<*>e|?;{gxmgwPb{ZD5zxz!w>x`k@u(Z(<7
zd#GmYj8xVSHPA1vR)yEqR6~!JzQ!LBwWhnSH~y$$sn6D^^|(rYG*YU)zn%8)+BFOJ
zw|=ROsS4B%d(lEQ`e^k>AKF>_)s&^yKh?0p_&W8I<TO62p;>!ut+TlGOzWq5)TDi#
z597{QU)9$43+py=gjs)8K&!C2D?05~&j8*5&mq0*#-~d#eybrlJj&E-x~Q~z3`A!z
zIPOlSdaHiqw*ISarHa@4R(T2<EcGUgtG>{^MWY7RkJZRI(0y&W+-S1UF$~TU`rZBe
z`)k&pb?-vy`Yk8dRL=w6hm9Ai*I)ZNpY>~voK~lPLX`&Aw^b)u*FRde3^e|&L8)r)
z{$p*OF!fa6t+-llz#re8TcG7q&&ATXB@LP{4^j^XUW`6o0~)MO_ul%u$^?CH@NesZ
z*5~zg(4dA*21Z-I*Wqjr8?NZMOFbTVJ*EZ(H2ma}+xov+t?uE`aL0b*0~?TQ@-~mf
zdHYyD*uxUjJ>GPFYJFiFrsr%_cSs8B4;vcc*C@<ufqG8xo>ZQ8q0!T{KGrYxvqY`N
zRToxPj|yIuqmy4W4voKO{bN(td}(~QSP3*_>TPKeJjt`n?@x@MtY5ag2Rwt5+*1z>
zUYOfsj(A?#_|W>xR?OSe#I<lV8Z-6I^csGsiSN)l)^Aoky;GAD(<@uw*_#0?o8}lh
z#QM*+Pd?hTU$x!p$-$fB+k1M`sMB|?AFY~mp=PN{Y_q<!A3ZlV>)831^`{-2;L&Vj
z*ZJ!C!TS@^r%<zRWg1w&T7y*H%^O|1V|;79Qw(u!zR<n6^{<_tyRiAQknd>N)LS%d
z-2E1n!wOhGTQj#pEhhfi&-mJUr4O6f;#z^#*57vVNZFQ!mW88nQ}5EOot`a+y(nY-
zZms%!ZFw+he&c)VndxrNR%u_=wf?s&*>|++w9*F+ociGAWJ%j<Ly@-D57+9-f>vKf
zy)eEwpG<87TD#ACXZ>-PmON=aGo*_3$<16F-}+9CIo2=Ne8erUVuvrOM+>i3x@3F2
ze6t?5{<*WAcY7VKSXDh;c)O;K`mIg60?DkO&ZEtNHXUw$Grqd+&R=u3S=0H6_17Kg
zUbW4;%}dePsdvorSHrf|PrR{yyPA%HZ72R6VSRVsDqn7U$$OLa-$m|R*)I2;C^UHL
zO&cDcyj^eCP1cWB>Q}LLTdTCRzPuOb%D4NLHPHI=)^=~+-hF>E^}OMI>%MPY`{||j
z8oyrGJh8poU++IiJ#u*EZXDUwA>WV>*1tD<*uf5cYv)l<9p1VoPquZ~dSk!w^L0sH
za7Tx)RX3vPQ!m~j*Y_Rk_S|LtePiCu?>MFXcJ=Jx-K!9Mq2r~jBdy=>b?mWDITl?)
z^QT_FwLjN%>h?^(i%&g({4@U@o<RN#e^&k->j&iT;_o!RKz<fK)A$4VEPN(Bhxi2L
zv+8FyenEa0ekbD_<agzFPV^7zvyf+^o<@9x@~rfk89yP<l4ojsg*<DXx$zhBE_f%#
zXUMzaof*F&?~-?l$C7u<yOwuu{fC?d&V=zHa#lDq#*fHZ;!NS;#Fxlf<IE*~F9v5(
z&!q7wa#lIBiGD>r%W|gGBPu#kJ?or#<6o4!pm)Of7`ZFl8RKW<E^()fuaUdPoiqMM
zxr=%yjn9$0%AGZSNA5Cr+V~#1>)iQ7|0A`4nt%pUYXr4|nqmBq)Dmh69$IP)wMJ@=
z^+!rA(wby^lGG|{mhnqc%cyC1bn#76>!^8&->XF})S75~l+;RUrtwo!OR1^GS4pj<
z<{Ez`wV0Zm=(E&XEj8QvEve<ybmP0E)>HEn{g>Jcq$i-k)E+^vpl29ACcT87f`^$N
zL$8sZWBr-*B6^bXX-coso@M-+^fG!H9%+1=^g4Q8;`fMYFQg|LA1A$%o@xA?^iq1N
z@paN`>AA+=NiU`+<JrdNNw217o19ze<=WGY?~`6n&o};0umG6A_&~u5U<Ts{1xtV_
zj4u?d0p>{j-WJ6oU=rgK1*?Erj9(Ni1Ew*)QNcQjd5nJ)ECeRP(~gf6tORB<xw~K~
zFqQF@g0;Y0#$PH}Ofi}9nS#~8Y{qX2mIKq_vB!4`)&uh;ey^fpK`<fM5Fe^wMa7K9
zj|!FqQyO0?SQE@?{Hb73Fe#pYe5znoFe_OA_*DhVDyB8QRj@9Y*Z5b#!eC<KV+AXN
znT?+nEDfeMzE;87in$ZN2S>3um>g`5&lRi=W;cFUusoRF_+G*KVE#n^tIh&46IdTC
zvjQ`N@xwApFjJ7Bz>LAHAv1^d$1;mBlNg^YvkEgyqF<I-hMC6tW|?)Ed5nLSS%{g4
zOb4<Zn3ZH^vVK}-DP}6;t7X<=<}&_TW-(?m<FjQ}V`ejcTV^?CI^(-#)??;N{2oo6
z1(^wr50_bynbG)hnI)MijW3s3lbJKopR2Q|%%s+*%dE=GYW%v)vdpxJzFnPlW#+a1
zU1nisV&mgwR%T{4eqLs2W@=_@e7(%t%-qJ`%Ph`JZhXGX>dfq9x|8W4v%JpqiN0T*
z^=0O_{$IENI054WhAV(GNc00Mmmr*i^##K<z&RLyFkA$jgz*UrSD~DR@e9Lcz-buY
zFkA<mhw%@?g}{jzA2D1BoJpdeSh*D8RIINUt_9A;_=|;$QBEe&XRKU}a5mO&43`6^
zV|>SOJ#aq8e+(A{CuDrca7A!N#*Yk_1gB(t$#6|@PKn<OrCb!86qzq%zra-qXJ!4$
za9MC##<vXD1?Oe_%Wz?EV#db|R|aQh{LFA^aB9Za4A%zdmiRqX%EiISky%4_4P2dY
zcGm9<mj|b3e9v%waDK)9_r1W%1;Pm$A2eJcoT2eU!zIEg8ecSABb=l0N5e(JNhbQF
zm8%ra()y+0GT}6hZyK%>&eQm(;X>g=;YRUM!<E9B8b38$Dx9kERl~Kyx$>QGeCGmO
zESxNvL1YKP)e2{8{no<eDyM6F*KoaXzQ%tI7YrwCeAsZsaK?##Y~_-LQ?|ZrxMnzK
z<IjeRhLcY8X)9MPoVE39!)3#18{aluH=MWeZ^MPdi5nlcaOKLGC;GXSOBYUEGnnvo
z!?nY?8-F)kJe)k4P58Xw>f!A9P75-f;PT=0$#{a}hwB&4-}=AV1+Wt^K5%vg><kk9
z;JQnYor3j+vuj}IVEp0iBG^e7pE$b;b{2f+2ANc{%g~)hqHkPx9kTPV{&998>_m)@
zoLvb!6XPdmm%>iP_{!O}uyaZDm+LM@b~3t~VMoKRhMkS^o3qPdr(=BQ?0VSwBz`Zl
z?t<6}86P^kB6dc`kIpWMos#jTvuk4Kl;}^_U6kykbT`G0id_{uE8|yZm&H!Y_||3D
zr8}?0?`hRt7&|dC#mE+8S0+0%>t|<|#!k)n+S#?Sb2I*Sc5&?F*v;W{XIID0F46C<
zyFA(HS>HRmK6ZY_|IRLuogkTL_~6+UvNPm6TF6Xem&i_$3^jI)>>6d~X#Mf*BH2kA
zpFF!tc9w~LdEI5oP7}?%?l{?Xvhy_ld3K@fM2(N0T`4<LzC(u0H+HG)RLOv2$I7l%
zcCOZ6&n}jotnt~it7T_v{Pyf}+36bJJ-c3ZzKQ;O-37}|*!u9<6|*xoetdSx?39f!
zpItLMXZcPo-9fX9W+yEgece&BtCpR$_3N|CW~Xg@`|P^ec^m&eyKr{m#>daDoSk{1
zpI>+BvQxLde%-ap&fWO?*~PPyH$H!M_3Z3T&cE*RWv6d^|GMj!oxl7?{r~6pr*`}o
zUl3h@<^c4sSljX6`jRFO;6LYxOZ<K42s9TUyvPrJp3MiS5uU{H<3X6s3AmXj9~uCg
z7x3qTnfyK`H{fUbY;*a2ZGOPUdHs1F=o&Ofph1r2JTIFk@L)+0&l4Sl<_e4}RFmgz
z@&yudY(B#KKsTW|13Rm>;C<P=f##<Q@IGzsz{}3Q4td`;e_-OrP|kzNA^2ACujQN<
zn@12`@*U?1PlDzWbhxyS^Jeo2K98x*c|`Z2IR&$dMsZ$EUctY=-|EYGMkk`V1t(`u
z;k?`Yf}Zm4$$daqqB#ctWy#@?`(pD97T-<6eZteAxdxU0Zp(eM`36@ewBkOZThW|@
zAwK1}uO{!{b83%@+-GzyntQOW!b0vl`WG|+pWNLRQx9wo!o9+NXaH;;!dSOq)Dx47
z@G*OZL)06akFcZBTIvzH8_h{*-lq%o%H}1!{Hrka44sbVCQOR1=8$@4@)O<{ioZ=g
zMAxG^3J0tILA|tj3Y{lMQcrEJ!oT+i1WLWN`3iIEg;S4B&cfTWTjo)(ZQjE9qLZoT
zcrG+|q5sAmXaG$9!kgq(+tLrvC20=Bsw)xn3!BGK$L|aM1Ray+GTixnaG>-Xo6q3)
zvNiq4<TSj>7WsgFW%C+#%xFtL!?U5e4J}5zrQg~7hSz<b2TDIgSEV@)Q~L(dFHN4q
zi=w`t>8I$hG}qzi90&c@<~wwc?oL0pIS)VMuLelJws{Xr>SU*%<N46shpO{?(eG{k
z!}T9Ozys*QGzVhDh+N<WlLzrM<JWKC33Ozd3$bNJ40yxlLo}`U2|QwRB3`_jga*Lo
zMNHmt5j<mZBOVu-mKwZc^COOq9049e*QPlVJ%)OKmu#NIfBr|u37$d+r@0c#78e3<
z*?fr_XI6p7Y|g~(bb)99Y~F;Q&nNJl$(?wZ{cJ7pp3R?#Y`73Sh%QfaD7>!M125V<
zijSj5fG5%MfiLgRE;RtWY4R!Vm-)9Bcof~A=2Tp`z688#^C||PY66}$xfS=)Ufd4e
zwfPmBU#9>M<6+Spiza!eftPKb#mioP{(`5`A!@G0)Wa#k+a}-QPVow3z~kr^HRs~g
z{$${Fn|IN#({u2=$-Rh8nXwxh0GofY{?1C~0d$d?gW+-T4fBG{!+5qYka+?frRHKx
zJ~wl$%o`>j<Ca@|XXX)fmztAts;Ud~ip|UDHzx!0jLFT2N##74c?bO_8i1P{XO3VV
zLf5G|8lDw8F)!IXjhFAcF;Afb)m)8fC-#kzdCTN$+$gzwJ@Xj4QO(&nf5?Y<&E{<k
zdF;wOXL2{LXDsB#yl3+_wvS!UJctKJb2wVRxyQU{^Ef__OYSH0Bsx~j<(OZjBlD)s
z=cw{BGxMm;>9}=f02%<B*WrI+Df6t!?YNTn-b3bHo8NIL%Sh&7JUp7?;nQm-^RmhF
zxa@poAoDajT+Q`Z-_@OY+va<CCTqq#ZgW0fpE-#Jz~+6-{QEicJf0uT{V2cX74yE$
z|G0i3<tX6;&;@G_$e1*K@C7Ch<bq4zQSb@qh&31F;G^pB4d{!}0G#jX{}VpK<b<40
zQSmE$h0P1uoUS)~2A(0!4QY|gAHKuphkVNGJ5u-%bj_M0vY_o$_!65ZQseKB@F_M|
z<U!HrBZY6V`63ezt%8p+IU{F^`*(t`v3VmG+BbsF!E>a!BO}_ZMgw5-M^5J)u@*iE
zUAE?sMDLmiUu5%0dgkzlPcpeAr&2CG2;XG$Nw)kk6+Q~xx8{_z$&eAg%I1}P`|%fi
z7CLdwEeTIo8NSQrmo%*R2Yi^#F?qf44Sbo+GYQK&06q;*ljfRK+xZ^8&E}gt7##&4
zhi+YSP9}SQg|D-DC#45HhtEUjuDK`Imq!m1zR%{LjQg?;KG5W#9CaNY4_|2WP|jsJ
z37?233V!j(h}aHj0MOT?0XUN9)C2fPboZK*a`eu8_)43XGAR2t_)L?VayaYgp75PE
zKV|=~XYiru`ZY(T_us?dOHH22q4eV`!KdN_&|H;0L4)91ZN5tPwVv>?CTHbfs*ld_
zwKi{MXP?XPxp=NLccp96Cujgn{>p*mr$@sF<4e#SmTi0X!57;+mQEL*z$cqrmgr;|
zO2RkWe3q?#N8zLKJ!no#r!=YoFnKNeolot9&&DUAxh-3_2E%vT{FY9K2Em7$9G8ER
zC2WH)w|OqxdpO|J@pNgfOP7xs(EylymwhS!o(mt3Z$oolcFlE%ueW(G-PbjN&o{X*
zd(*}}h3~idFMFH)!9D<Ah~~ibezb^vfysl3%Dg5Q`viO>nhSGq_E+`|HXmkCL_hWs
zCMRZ3u20L@SJ=FmlYP&y&%iULxiP+}3Zelp`7yf--Mr2|1Ye8h$XvRXn|+DRlL`D)
zkbMfCGR>7K)h-|V7Mm{<d&ix9489r7nF*bBh<%OCo2fS9H2WNzJM(<v>^`#ZvH3F#
zPBdm8ga=J?Xgn$xVqawQXyUK8=p*|id_0;<vu;fi_DwdQrroLm?4wLh&5q=k_OY+B
zc{O{=6lR}=XH9c!`bOVi-(~V^w&x5;#y$*Rk>=Q(9(135na#5q`_}^YX?WT+*XH;8
zUD&tTe4D#I-t6P>Eosip%<Pxg*V(+Ax<4MU&$GEVpRyig--rJR4ZxPQ-IlQr!~=&0
zU`zYko7fkcJe)15r)FoLh>uEhaiRxgWZ!7>afSt)Vjqb|4h_KHg^vwpUupAlZq_c#
zJ`<mo=H`UHs?EOB=I7Ktd$POiLv4=E$NS&W0N6a8^~I92PsLNGxjLQK<YwP$@^v<6
zY}1Q<EWR<#**RV<Gy7Vbw==f27yDd1cbdCXCcG{CUYo!3q_7A3V0>ws!?QTH9s6RN
z$J6rER`$tw^3VWmO#UjEeY4HyiLU>heKa0D&FL9&r6K!jo7Yofei-{~o7?knc6u}b
zHos@#;m7R5@$hMmPs`%<*_WF<pY<tDwqu`;4^MM_4lZrNzTM{gjNZ_keLNmN&G{+w
zY8v}`oA>j)PZ{?4`1~~YXJyXb?E7v0Pba6&=mAU)(Aq4nHP8UqJfL%d<<Jx03DjJm
zNg4a2H?a9Ybz(E1N3c0T-|jU-17P!lcI9q?o&nFG<^~O!Sr@&7%?~PGs|gwan<Mnt
zbuk(Mn<uoQK}YlycnURFsMCt==q*gX(5mbe&ZEb`V~7S|<&`8i(QDYep&6;Zq32j>
za)&&dc0&VT@`qL?KV2F<2p&YuAvzi~7rlthBMSO+A9|8-lS@=<#Yr>(HlHXV#WOSj
zcoa3KC~9*(^eQ&5Xw=mI&;a0B)ZC(qYZ{{gu=zzFzc)e;gNIRbjJ8iNieAR%84c@{
z3Ox;;M$I)U(<?W68=G(Rc2fv?96XMibF`&YKlC~_?`ZJr&**vZJZkPysTa-A``G-W
zw}qCX0l)*PIY?U;r9dxa^N@x%jYLnh)Z`+St#uI%fXzqxFla1#Bs`Lule8n|E_x-K
zmo##G0rX5uOm0%;fql^c*!-lgvt!W!;GxtUrG4??=%s9)Qoy3S=&A5jYOYdU|0wiU
zCSPfB(xvUtW8tyXoTU>9_s{^?yrs~^BhYi<xzyaH=6*HNdzt*DMVaSyLj!;ZQ*)SZ
zeE5Z4%;qsInNbHl*+P@c)O|oBGypcAsmP>S=+SIW)5}No(5u<Jrfq>^(X%ZuxlN-w
zr$z%{^P6h=Wk&;Ga-0@8T|a_e&gMCt9$5}O9iC3jb(-Zh8NHp&cWOW48G1Z?+nV!~
z@A?Qd05<RGsb359e0V-J_i0O)<>>uv{?n+C5cGg}Ks5)d_RD<e1@VHS0hpH}EDSv%
zo>0w&y5vZP-q7YlEsB_j1^|yJ8i2VyU3#Hcw0Th_FU&*FXmg|Dk9wkawE0nozOO<L
ziLYIAq^6BLga*LoNwq6?96cqTQq7erSne`<OPeqC+BX?`OgyHVGqoon1ihxsn;L(-
zFM7^7;yKmasTNmmpaHP?Q!a(yq5;5zsyS58qb{KVuz6IGvlpW$#gnSJR3Tdip*OYp
zR4p^~MURT_UvsMR?%IF`z~)uGTHX>30G?INt=fBT9C}xqUp1vpQ}nQSST)D0UHpCY
zvNq4E$fwrmX>G36mx{;G+uD4qWB+)e0l?#`IahNh=S2fx^R9X=tb?8x&#UHMReT$R
z-q++`%}h4U84Um)Sk1w@G3X(BVVj4we(rSi#4}7T))=QkXaH<JmS^Na^vHN*H7Cnu
zYY=*6o0s+WT?iTgJhPgcb=da-dS{!THP?MlHPHZ&>!3MWecKgA17P#Cs&A`<p4#MU
z{gu9z8+vP-ul1;EJbG+AwwklGyYET#+BR=1^zLr-+<0y^cguV6UG&~If2-n(4rl;O
z4%hTluj--~w|QLm1Gl0l$CInMT#+3Qqc^wtT+_zQL<2C*<aG6TRvx{&&FiYV=s0?I
zliM{d!`vQd0BnBO)0_Fx!{g!A9IpdDxzNkoJg@nc`l6@D)2q2&Ls}I=17P#L8b<a+
zkB`S!bH4KXxTDv%d0$`K$Djeg^Q*aEm*>|+17P#NHs_s$9{>-q=73Fja}mFQ%>(mJ
zQ3?$Jo?y)dtJZ%negm5imNnZ{{0KHD>|N?z_!Vqk*qO$y@H5~U*4(hQmq+7wu=!!Z
zt83ziz(cG#VqFjH!7pL+#Httmg$4jmvF3_pzv_nH!sd&8I_H5O1CO!hj9t#)iw3~v
zjcr+a96tx1W6d3#KC&r(51T(WV17aTAb5~9hpe$vd;B6ckIZeaGky}2OEx+AzMA+=
zY(Cl3<XO=Gko%%JWyhDUKm%a&%GL&az|VqbS#!%KZpx3}#pajwDOeLf3?639F>4st
z8NZCpGjn@C3qOs?HJg;G(OdjBHs9>!>nUge$gR<wvvaY-&;Z!Hv#r_o;^)Ehthr~i
zm-yoMvH52s2kk)vfCm~4z{K`bXX6*b3$5SFS^Z;H{6u)7H5V=4y4LuOOg`E~r*&QM
zBjJ(OoV2GO|3Cv^^U}_S=E2W|XIgX9whjJ(-^u2u&0BU0KNKEn%~A8u^$-n!%~R|C
zC^vp8Jk^@3)-Zk^ek+@=R;qmuGyvoVY0g?!=b2~#Y~I@UU#0PL;knk_wMTz6!|!GD
z*G}I^zz>E8TXWd9?{17=%;vEzdh`bx06f{6%NEip0l%5eXB$``06!WYZOv(GQ$7X_
z0C`B7*H&vzZv1R`wl%lSt#)htZZ^LyQ<drX;cSjuLO=|DIh*J9G*dk^0C>7J*X`1W
z>u3OMzT5u%EAiunn4Guui+7>{uz7D`J+q?$2r;>D4!;;Q05<<^;2mfDfOx<)2d=~P
zb@&Bs9$bUavuFT9OfFpc8-e%@Z9ZIqp=a?U;t|)Jxb*D~;8(PHaX+SYM+1OoTyx`I
zrHe)bVDsZ{-F=835)ZlN$el{Kj$hK|$wl>DgP#&lx#r4kDA*CdrOlUHSnMYnfMAm|
zHzjZ}8UUL&H>OZ^{G52sHFs`6mZ$hVZT?(muMKDb@StlBUDJnC@Qd0!y4umR@RQ<6
z*Ic@?&rabtwfS^~yH`U45NvYlvKM`g2EgXkrK<59Kda5H`>~=Depj1c_r7H;8US*|
zG{^37%SUJcY@S`ridOh(@w98M-T9hj@Y~vayCZJn@#ET@yFESHq5-gZcM&f(qXEG4
zuDN%s4o$=FYxD0GK1sk29At9vW_EHy17P#;Cb_Id0}y0#@d8S{LIYs)@kai23qLX*
zdCkciRC5G=Wt*4RtJ)zn0C?s#H?PaYqxhX|eqP%G<MBh|q1PO}=Bbn7m$rF&9`23M
z00fy_y}GB{p#iY@dev8y!;g)}UUT*;9=(HK+ve?+snP{MH=cXV-7EfW7k+P>zgHyn
zGc*7}CWo)UfUo$)Z62RXt{3>p@#JeRU(Or{@tfOxzO22*;ztiMIenRa%ZFdx=Jlm}
z8G)Z2&%WmNrEzt`?{4$^Qbx?e508gmbNrHze~w=sFTZ|ouk)sIXaMl^Yp!3?{Dbh@
z|9`$;+!Flwc>MpD^A{hDU;qE}{yJR6&ri<Z|8oCQ-NWx6gaAPP6ZBiEd;f_B;Qw;~
zJ6!!wGypaa@VEGAGywel|H~4HTk=aZ0RNv4n19eO(Ew=X0NDfbd4GxqfX}a)1oHd*
z6b*o86p&RQzb_g9n;$68<A-PfG}C}=19@IQL<3;+1m$@qhz5Y?t62#0yc0wNVDkm#
zeV_s0{b+WAysz(~0kC<4@;<+d27vdgSqt*MzljFG<`2qw_$C?v&14{(LCy;r0GmfB
z=jp3x05rpaEC)GnUqu68^9kiV{wo>)&ZlNS$a(!&GypcQP|h<N0M55&MaX%N7Y%^T
zFO>TbFB$;NlptF|?#ma^0N6Z3xldn21E3icWKqa{`yv_un{O!h@v~?ExSyI`A@}vO
zXaH>9q1<OQ0NiiQx{&++Ni+a9|4`}y8UW42AR9yK#YfQq*gQn3Cm%%vpcxuuX-K_6
z17PzJr5=3{4S;5Dki8-G>Vs$iY+j<&v-hF_u(^p+@7{|Bz~m<eNj*dZKz-C~52=^$
zL<3;+6s4ZN6Ab|MRkJ{(-o6zLfX!Ewdi+*20Gb)%BiSKRuh9V5yhW+!Z$ty286#wk
zNWFg}8UX6QW{^lfKm$O3&}<Uv7q3MFVDlKIpS%_g0R2U?Or+nu5)FXOXOw>QN;ClU
zC(S;QeuW0W<~2$`dnp<K%}60DMf%-K(E!-|M(KwyL<3-Q9D}7_z7P$7&2yA~iUxrG
zs#z@3Z=Z_>z~(zjKYlJ60Q$3Lw@AN!CK>>n_bC1RnP>ns<Atmj>G#h>17PzX1rIzG
z4FLE+vta};JQWRq&4Uy?fd&A4p;<D5H=c+Fz~(~=9(f`f0L`2sdq(ieW6=PZyvPv2
zGmk|Bpcyq})d=1}17Pzb1rNoE20$}y$hHx@6ek)0@RMfV2%dT*8UULsDR}FVXaH=!
zq~Nhfq5;s%9I|r+uRRnEfX$l}JoivE0GhEw){fvkGypb#Qt;pd(Eykn%JG61ABYCP
z=1~fsye}F6n@cHp6AggPrxZMj1^|4j**}6;?}-M$=2Z%wy(by~%?KhZNboKi0GnSa
zc=)bp05nsGY$3tRcSQqW^DG5V-w_Rf&9xM~eMd9^Hs4b4I2r)(xn>s$UXK+GfMywy
zX(V_)Rx|*baYWXU;C(azHvdxQf!m@1&`cz<kz`)DEgAruhbi;KEztnjTuhlaZixoK
z=3~k{f(C&3M6;J<UWpM6fX&O4c_v0Q0GiQ6R+G#-XaH<}rp!ZV05sEyY$utQZi)uL
z=4r}2bwe}&Hdj;Tts9~Nu=$!YkD&ozKGW<dnb)q12EgWR$~<>nGys}0Mb?zeduRY`
z{-(@>*F*!LnN(y`$-H<?Gypb_Q|8I5q5&|uoRekVyeb+1o6jlp=vC1GXyz5!S2C|&
z5e<ON>y&x+if8~dBa5sonRn3u*!)hJhcAl;Kr^+-){=SovS<KIp63*qr_lf~UuzbZ
z%-fel17Pz#WgfpI8UW4gBD+iG^^2kbuz8;{&tDV`fM$G=^(FKEMbQA*{7>NnE{F!e
z<bX~UzTkpr0Bjzp@Cj%D;1@JYO!$WLq5-h^pu$I>0np4bvd4t4Km%a&LWR#bCmI0F
zC?l&(_>Oa;0kHX@!iSs{4FLRzW}69La#l0|HcwRel(V7%fM3xpG~rv$hz7vsiwYle
zMl=ALnMQV+@HJ=vY~HBwIj2Pfpc!jqtqI?AS~LJQe^mG&Gyw2Jn$0GB(J9dY*gR6<
zlTL{SKr`IPaudD@4S>xj6+Y^uXaF?xjqEq!t4@jrz~+?-pLIes05-Q&_^uP80kHX{
z!iSv@4S>lp{Y&_=<Dvnud8Wdr9TyFNX3&vECw$v+(E!+dQ{m%|i3R|EPP6NTuRA6h
z0GoFzeBLq90NC79;rot?2EgW@3Lkh>Gys~3M>d}Dg=he59;)z(M??dl8G2;t3EzkY
zz~rOO6h0CS0Q{t8?+IUdSTq1OFID)=!=eGuj6SmZgzrQHVDnRj4?QFr0L}Cx+fVq?
zL!tq&d8)#vq5-hEs=~J(6b*pQR~0_?plARzGmz{+;cL+Vn7q~5!si|k4FLSE=B^6g
zdq6Y*Hh)$4U^D>m!<tPfd~vjB0Bjzs@X67l0f1jd129MUW;6gcpH=wi{h|TT%tNvd
zg|FT(8UUNuDttB?0Grz?eD^=10WkTkVZw+1BN_nBR3uwb_;NG=HqTY~^nIcM&<sYh
z7=>@&CmH~o?<#ye8UUN~Dt!H3(E!-ISK;&biUvS49?5zXz8?*M&3~1BK$K_zOb+Zk
z*%w5K2EgXQ%02-NfX#)KeZwBn0N8w3*+=XV4S;4&l07N=3N!#VFIM&$yF~+_8I@#J
z%D!W_XaH<}tn5S30I(m?Y)jdfM2ZH$<jF3OeM+Qg05k)WEKJ$AM2ZH$=F7@HW|wFH
z*w1KortE8Wi3Y&t&B{J!muLWN?yT&4c8UhT=FiGLXs2iZG?SBTPT3dj6b*pQqm_Nq
z4$%PETw2*T?GO!s&8L-p)DF=AXyzx`pR%t)17P!NWuLWOGyo>IcCqZcwu=V9=GV$T
z3=IJLG0hg0ec3kA0N6ZR*{5w24S>nDT_XFoZK46N`L?o;+bS9W_H&wDD*L*vq5-gZ
zx3bUMDjEQjd%INjeOp8WVDoQfABYA(Gf~M#m3<)^0Go#^`$RMVCKq>^>>K|U4S>zZ
zm3`#jq5;s%RkBxQUx^05=H<#hGeR@~CO3Dv>^mbw17P!WWgi+L8UW37CEHc@rJF?q
zVDofkpSoEz047&=h3s25iw3~v>&iYB4FLOD&5o6Q?IzIx*t}iY=WY@WfM(2+yDR(N
zO`-v?`Ma_Y-Y6OX_QRS@EBoS&q5-gZys}T;C>j8p%Pae4GypcASN72xL<69iw`AYS
zzIuab08C!*D%odm5DkE4<dT&u`|kCk0kHYKvJYP`8UW4I6%D{@*_W>u4S>n>T`l``
zGyv?^HH%mF?dwDXVDo)tAHPmC0GioLcCYN~*NFze=Kab(f30W$*zcnOSS$PfwW0yA
z`M>-#{~iAue}+FR|BlTA=I`R~G`Yb1EPkfR2j;WznaCU_Cs;nKerA&w%<sbQ#P3FK
zFuyCmb7Fq5J_~s!nrTdquskb$W+qRVXUQ`)xxzeap1H{v=3VekOwKUxig#x6hIyB~
zQ!<u$$GmHK=Qe+sv%r}!ImDb5&Wy<;<}7ih$Z#f?n6t*2tMnyO&!C(|J(DJ<n6t{6
zP0TCSvn*#?Gor~Y=B#t(O@6W51-%m{$C$gqoiTaF+$HXm$u;J#apz3FvD`(ylP2ew
zyULw4dB@yk?lgCs++*%KcRn%ym|8$hKp&(vf?7e%FnP$-5^4$=+SC|ojno{Qk1VxF
zYm&)HrdCn2OkOgzjG9J9H@V5wI%;0s9G$fWN-flyDEcU^k<?0RrpZ&LmQqtqt}?Zj
znrrfvsm0Xf#GGZV)l#!<-ZHhEnr?EJsrA(S#QbIL1=17HhiQ+XSI{#|9y7g!o<fE>
zJ%(N*J;&xV(~IayCZ}0?mG&%?*Gw;?r;(9PZZo}(p4a5%IqiY;LVBXfai&+&Gfkc|
zy_BA6a-He5^jwqgOfRM<li5zrGrgLgO_n=(&(h1ar<>eodObbg<UfN2zyu}-8ms_j
zFnQ2m2{47pg$8SYIm(|IrWgb)0wysz(O?xYi^+=y%YbQ2ZnR(>#XKfI8Y~1RBGaB6
zX|NKQiL86_q`^{PDzFu~(qJtxm&unFET)*u<V=Irz-%UO8Y~B<BV%7Mo?<;PU%7`%
z6a#_<!GtD<TCk#GMw3SkmIPCpTxzf;nA7A_gGIrlWd4&=4ORuS@?8MrRST9?Olxwh
z!Mb2xlV1%M1{0ecYp^ny+2mP+rNPuD*IKZ)Vs6pjDh3COgUL<KHCP?YZt||d@?d(C
zdkxkH^C#wC>ntEMfz82YR$yi@dDzSn%oKcw0y74)hRhr`ADdZ(nZ)E|GpjJOB<5u^
z%P`Z}+-znYW*(ED%`C)B#CJOI-44u3GBepcZDuKEDwC_tti{Y_^0k@8n8{4eHnSQt
zo5|Z|mSd(fx!cTo%zO>*zt$O$S&*5~<Zv@9GBcVyZe~elN|VdYtjWxon9r@VsLZ4`
zr<+-onbqWVGs`m5CgyhQtSd9G&F^LwW+pZ{-ptC(%qGv9S(=%e*_vE$W^HC}lkd$e
z&P;A{zM0jT**zmy=?pKkyw3EAx!*eL%gk@{zu^Ml1WXP%TmhUxVjj413BoDZTyVGs
zI0ust4i^C@VRFKSt5D9u<b}g!z-gG=aJUXQ50f7b7Xl|@a>U_E;7k(p#Fa}CPQ~Vm
z!?nP<n0#^JVw96f%o$g%MmQUrHx8Err(<%*;d<bFO#V1r5S)<7A%`o1GctMPa7l1V
zCYKzp3C^iY4S(gJ;G*E9_|6x;`vtB_I4hf14wnU|Wpc~my5PJ_emPtioS4Zmhbx0K
zGkNB4X>e*L*Bq`5&aM5uvC6^0#lgw(oi%)S4P2dYb~f)EE)P!6<etOz!TFi|bGSe_
zL6d_HR|scl^3dTD;S^0SI$R^1W5?0K%0a?K!bv9Pq$^h`oF)Dx<uKtg;WSNdI$S55
zr^!!;3xyMf8zn~_t`yGH<f+4@!l{~Eb+}eI*X}dpl!Jwfg_GqwgZS<sxLV<CZQi<Y
zxytF9+;zBKIA4>$4i^k3Y;xG)is6hC^VpS37EambvcomQIh%ZTxM(=(#GH2Js)e(*
zdF^o7aM~uf9j+VB+vK;yg~N%P9CzW$l`~Jwb5|~1ICcFFCeZ*W*AC}y^4;O$;pF+w
zCUV~4>f!9&E2dKpA1)tGpYM2r<A>`P&fn(0vkPD+U~=Hu6|gf%%!Aimg6tG*E<C#i
zb`B;Vo?Qex36m4gu7aIK`_~D&!;oEu?lcl}<8{{|I}e*5&n|?Wh{=&>SHjN3<jJ#3
zVW(np<=M5cb4kpX*IkV4WOO&fj)q+gI~$WX&n}0Zj>(;8*Tc@I%DdUR17a7%PRQiY
zvnyg}Wb)|QC9zXtw?r;IyC!x{iTU)pi;|s`&8cTs#m>s))w9cDr)6^MW!I%UuQoB)
zbO**RjGY+YDaLn;u`83Ena#6jm&Q)b<l3`qW9Me_?b*e#lQTK@?CRLrCFb4hE>CuP
zHus)gA3Hyjf6p$Eogm+dMh-r^LUx8Vz0T+kkzFD?MZQCg9V5F&**V&Le0GuSBu!2}
zyGnMJiFx_D%aola{$|~Avg>5$Y4Y>gg|ZVhIr{8M*_n3zuea_{*`=~m<vZZmv9fEG
zovY2)XBW#(*5vH7t7T_v^7h%~vePxW`|Ntz`6lM?>n>P!!ZwGWT`@ajlgH04nVqu9
z<!9H-&bjf^Rl0*_7tKzZ@4RD2&8}K@);6!7T{b&yliSa(o1M4G?`IdzPTb`9vnyw3
zo|xyayL8#9+gyL$wad=k<omOWPa->clk?B6o}GQ=_kOy=*ImBs^z}Rb<h%ZK*PrU1
z<G<g28&$7tLZ^^UA!QRr)gukyqVuSFYXdrkOg&IGAxN|VQx9BpUK_AB;G*-?1N`}b
z(41fScLoghaN*zca2YU|e>dmXfKdMZXDI?g`8%TG1`Ou!nK#G7g}*DrH|JOWz7XGM
zDfm0*&54TR?~RI^H;2FbS&9%}{(gr~+G+fZu>nPj@pFbfs@aa8<@2#s1%6(u3O*nC
znKj!Dd&JKzQfzDhKRfL-hYvsh(@2L8pW*h+vGSQm)jPUz*dsp6mUBKI`8><gwW`2p
znwhs|J3iOMkRrwOvn@+Ijn5af?9)g-<HV5LH~E}1^B&#EXI++V%Q-&pmUGL}@tKcq
zoSB!;ef#Fb5I*~-kwMG!^T#Cj;CBdImiZLF$GGD8bMd?QP53=Ozt4!s%KP}82A`>S
zf#0jo#in)m-MZau`-R`H?U!yh`5l|q>2s0av)+ZlXZT$!?;8=x@B4dxzX|-#`E!jc
z&hMT1RG@rvhmZW!7=Hh6QH~g%!J8_9%XkhCo{lTdv$*!aZvxNbbb}F*Jd*?E2A|=%
z>^#)xBF|=1>TWlAJ}Zm0{lYU^RJLgyp3|I4^)B$Nrh8W2$Mc%(|9gI(+4vjzbMf4Q
zeKMa4;@P<+_t59(_AQEM7%ZQF=Q#exgQq;p$^O?K@I0q`o^HT1om1&RIiBmHvO5p)
zY*!ZBl$z(eDfP-?JmZ~*7M0~WA1F7c63_Z{gXx|;?`sbx`}52nJRN_7=l-Tjun*5(
zeyW>3|M;Y?4&K4~R0DVqj#L>o^DYAOW_zUXBhDoa@5H}rp~AeEF`>nZ@@_^CDxHb<
z<Lg}E9`ESSw$-Ndo`!nY$-%oC<od^0-dDeMjd$_RdOdG`koVU8wbv5fU6)-Q+<AW;
z+`H`J9eOS4{+jpL{9v!=yvxSB`mN)A{xNotEAO;Uj-lSX*J{)MY|Fc?aL?D7_ggyC
z=s~>WVnxSDKGWEMLWTXi@~-7m$ML?iJqparJI}D$k&5>&zvX(~z5Leky#F7uj(E;M
z{5;2c&cXXOj#Qk5mw5y8avtJ7kBj3>+`Z%9m2+|P)|gPv#^tx82XQ{m74&uHjGP$p
zXIsw6q31)rIV=B69OTM*+1;eyI?l}Yy1kxrZX$Yhf6duhAKgX1PrOse>LwlBIYTS5
zcrD=^Ey>aRAZKYo$Hu!jPhqitjO9$t3a^ucbM@DzYSTGep$Qf4alWR6mCnQ&o8()p
zDCca#szQZ1YvWxcEs68?DBB}FbMYBA>$&TYYJi@-R7qX+{H6L48^jsx5I>J|7!?1$
z4QDa<(aXGg9$n%-b0#OOx_gInIm!3tEzahYu*+{bpP>oo3UWsO+H_(B=X6&1q34{{
zu-Jbla$Xm7+}(sTyClc<x}4h;St5FIc2_r9AI<q)AHBK>XE>tQiY%Pt?RA&r;4JTM
zvY;d9`Jahlv7G5c&u4{mu1}2kYZGVtT*1%;&iCcFQ^GjoH*ZZ6d_FPc?wtv%IP3DM
zT{!PA^9DcS%)f6F6wkSr-?9T|Uw-RUdj5YVnd9INyl~#F_uxp1TY48Jr%urOP&IuX
zy%X0nRnvRnowcprjT<=zb3X#A<qjFg9hsUpOz+9@0xR^cyeqtp`!Y6J(GA?0F{z5L
z)_e24<U+kWx5`Y``?I$E5bn@O?@G<MM<Y^Hb>%J%Utawq_i0$+T2b7oA@l2w(0lc*
zei820K+gu}xnKRKH|ozF>l^Kvz&-1Iw^=ZEt>?QI3Ea0HA6ob4&UweRIm5l{da`|9
z?q26*9eZ*AI`-<kj62vqZ`YID!!~EU<G72h`}g?3eQc4?^Bs4xS#a;W+)K}dzR}#x
zM*aIw=YBRgKhTpqDxc~b_q6VaA@jMbwW5X<=Dt?{ID9#GwyNuh6x`cN%|?22cjdQU
z%l(z7aEm)EPvtxJxcKTZskqBUH;hfjeU_*Ajyo++^*Hxhp7K=gcJ7dXYTR#m3pcpq
z@>aaL=kk`WbJyjqRpq|RTb#_Dm$!O^doOSK1$STG`cLlvufdL=)PRJ>ju+H{uSFe4
zs0Ck~9h0dCA09iZQWM^u2)s^Rc(p0eo7(VvPJq<YfY2ua0oAAxj|PpKN}agh-TyeX
z;!el0@2D5I+K){}&A8EJOe*Te)xM*@Q#&sCjk-nsI6vEWEj8rKj*;Hfk(03_Qcz2d
zryIVUdUC{LSYc|)!RbThQ&;xi9`udcvakF=PwLB_`TeI;V<MgVMpI{Y1opm5t=Z<>
z^Bwi(@A*AGP;)j{@{XhKY<Sf5B(-PVlFrMhKWltC_M!%@s@gs;btv4W%^7OZ^7O6y
zQ;(KrY>_}sT3o1EFm-96yJrHmY5s^t{i#oLBO9EjMujD>UxYd}yMNsgTC48VilSc4
z=u!Qn)~v5pU8!5s!YehSc7=8-KZN=<wP=~i)UYYZN-oqo7GHd|*0S$KH&D+eW-Ppp
znl_<&ffZWUM&%9D+IAv$2=y(bc#gqZ<HEDHrOpMH$Rs*BsdXpQ=h1rSmpUPcnpZ2u
zEv<Xmop%RO`<#-@(fa4~Yj6-XFndB{t%J3`7S&ql_r+Q3;mHq=wI-H$dqV4C_^VA?
z8;d`mLwyW6@g!h8HFDIWL0TuP-|w!qGUJ_&)XRzAZ?&gpPKv+LMeAm=t9`Y07QN)B
z^|RCY+0@W!;b(SGN2h;18A~ml(c^eJ>gmioM?9#hv-=;Mu5~r}{@c{nxsm(IQ(xzg
z*fXCRyU;z-nL4|;(2hWA?b3|foT<0V)Bio6nj7x2xe|4ERn-lTsJ&}^)-9p_u3NIk
zhZ?-$(W<J{;mwu8U8u!>&tIONdc4hfX+~=Dj=;r*sLPSg3*D*Bd*;s{L4Dp=er_Z+
zT0T{B>h!_sv-?x4k9f?yL%lwpZblDk_Q}}kU#Z(?c1#PWcFS+wiTW*1p(r(6o=P(6
z_>C@;;;H4g+E4sWJ(s7Lk(w?~wK{cOp7JPa`;&l>6V!Kk3&pAN@>asB^YWHTQ0wKb
zouuB&TlAym%Ui8Q-IuqVo!T#N-AU{Jf4`k}&;!0Zb=E%cKIt3n1rL)sv>#kZk<md<
zh)lUk`@(|M6&&;i-!w<HKQv3{<)B9tOdqFx;(f+H1L+m}GAGe~;m9&0ke*Q|TOREj
z-?MKBpm%J`SwZ`UPp)WsNI-@>9@<CtxLnj;(kWj%?I&OJ-|?rX%qiG|zT#iB(37$B
zmffy>wZFI*d9FR?lv`izGoHnsXs<b0q6huPukP=6M$>b4m1;}h8C|&axl#0<8D;Bf
z|M^@l(w838wn9<uLpv(Yrx%S(Q`uSjk$07$+LN|cjnTgJy?R}G)9`vV)@pwmUn_<7
zsKd4UX`f1{bDUl^q-?!{^sB)>?qdhhvu4)6q<t%@fvfheI}LrcfBp10N)PLwt8oVU
zSika~9q46!8#Y-^KkL)J=|g&2@1D&I(${(oYSE3})^m8v1@t$c;jJ#v<9ZDBa-z?5
z@7JaRz0SK^+wSzcZY|q|((}63ZoiGb*QI!eYxKU(89RQ`{`X1#i5_@O{ulb-Hu;m%
z3)_WuYe_$B+ugexJ+V!N?)~VCUQRuRYHz$CKUw-?%LP4$(<57S>otfz*}P!yp4uxP
z$|sk8*<^X&hV)F&4*km0HydZ@pG$k^(f&W_pYjy$&_m^^L}?$rBu`3usr%T$KJ?Ri
z1&5T?o_c&p0)17U@?m<bJoWMP*BWbw*Q3YETlubiHs;T*^jdjq-t^nb&Lh*%bLFk>
zpzq3CZcFc#xBi*_E2m(F_TY1JGNcd7DcPmH_>P<$>Bn-4PHInnGRBj>ET`<0_U7kf
z-RaMA3U_Odej+DR`m~(VIohl5_<yBe%PH=pJ^SLgJ@oB79swEX-E!)E=-+Y+w$a1o
zR(z+A%PpxxFPB^6pr6Yv+DA{9TlHT1dYs%e>Fsjsn$h3o7W&fT<yJ1B&&w^1q}R)>
zy+FU0Tl`Ra{u{@8`o7%q@7nuM|L^wySNVS!;O830cW}Uu%#Qb9f$u?%hl&T@IWB++
z{_X0BR9tY*u>frFxu!#AScd?5M>8<O2Ny>{aKgL40^ciE_!YPhyzqK>phGdk<G?!L
zh8OJvzAJV(7qAWd@YFrP2MqBzDj)+mBChPXJz$B48^?75Pdq5>{}oJeZ@K>*aK+u+
z{zbtSu?xrU24CFHG1eW75wmd2DR9Qk++#e!8rPTmodj=OE9_Sn%yDJY=w0BB%N0f!
zR_t+L)C};)1yA44ia~Dqwgrcr?LTsdVv&TAX}}|=W{vO$lbm$>bF1Q#gTudrO^$UM
zu3W*9ufxWJQ4TK{dKjE?sQQou#VYrPlm)LuPaNz6X4zk6&`iZGu>+&PE_*`<+yTEt
z)$IRMG0gk^xfI8&?^hlyv#UqnhTxf<`TDe1OmnYyPsKGWdkq5HZ0*-`IQV8uIiKN*
zaenp~syOFd_kN0XR(OkEp_^zLy0rxJY-rK7Hn?Z~?_G+6eb%MzoKf-5yN;g}1KsFw
zO>xlS_S+N-ZEY8-cxYwY?uv;Pw5g!DXqK0gVxt+YE+{^l(Q<)eq_7s<6elfhUQn^p
zhNce{FYRrzTrtym&kl;4o;J<^cAD?xaTNSCuW&<OFw|U+2Cj;uhSk5MSZbNO&V92l
z)+-36n(bWYIJjz7?b`ijg005YN}>4bK#jFvtQpCw*9B+&)v{{Lbg))<m7$8aK38@I
zb4_bjalYcNO%;lQy+YHJi&XqIylg$iV0TKNQykW$R9nSj2Y<f<9-CaXM2|^evdCgj
zz-5!Fxb>X~Hj6IuT=7|B*S?C;ZWVf>IBjsj9$>WzDe~V@ytX!9yYXPQMlKf>x4qBf
z5dwBwmMdEETZ^0(z;GeSvTslvcPLw)V6a?JmKloY8e~oarVEycD8+U6(#I*b+mX&o
z@m*+|qd{Q2eyJ-c&ht#UO0izK6d4uo<xA!W0`p}^`bKeIGN;ao*zdIBzu*3=90UeT
z_H&Kmzzjb!D;CW6JxK9jxv%enz=WRvc2!*1@5{L$uwm%unu-s1e2fSJBi{SqqBt?b
zyT5|LiVfcUQoI=SdU!CH@zBf1iW`%?XdeQ0Z1L=z;>TrA-NBF{?;l4gj%*ZHR<Y#T
zhZ_}7rg$LOSJ2Pkd&|L<6K>tjJrQi#ICi1p%jnxV6k}G2S*SQO@@8(unpLka2X9V3
zc&+dhFlUo1o4}n@?p&@g73?|u;sM2<X)bt%f<ZT(yQMg^+1dVJ(P^JgCnz2bKQ&7+
zY0Hytic6CnKL|FRao|`d#i!$rd{vBE`|twAsm_P0gH>l=Ja7-ZI%iq*#4s@Hu>EBe
zw|eZ0RqR@LZ>Zu|r>L4>*!fR)zX!)II3KwlEW2>;t{&joMH_bJ1Jf>Ey8Rxwc1hT_
zm0;VYGq&~v-!7Z6r5qS{`K*Ya;M^4pHlG9QhOgYT0=&C&>qcKN@2bNaT7Y|3-&p@U
z*muplb!ip<rj>sJ1OG1n3plui{7J#W8+})91rKjp5xx>ky!qUU1>oX{pUY<{HZCVW
zS@7}JeoJS7k+-c}5(ZA*esA$o#mf2QlM7zn)nnmaFmvSk1?R!dyWh`$s@S>ad?)a;
zJcYtwXn86gilfWOlM*Z)J#o%5@brOuvo9*9u0GotTrE$zHrQI8`Z)0Qu}(7%fU)JR
zBvYL2_E$@=w!F1)@b>A1X`jK|@>ZLHyX7r!0(;9_PXqpzQ!rdHcm+8bg2UyMG*K*G
zSWb@MaXCd*6_e+l6bUYuQ&vT>d5($E;Bz^JjTNKkmXj$sT~6s>#p;D8qyVqWDPF6X
zz3li#;P%H+A@9NNa_WU|l^bv_qy-pWZbdS1yxfvQV0pPULEw40MGe68a;q{Zu6L1}
zCfHtX-45`*+`>>WzTC=w;C#8Io?v~swdKJ3a*OjR=Fc3I0o*UQJQ>(uZoN$ZFaW>x
zlK(sH_?4uT&H+D?#Oo~Z)#;$l1D}#k5#;d3@y5B8&IM1B<#sR|+)Wmz^TE~R5e{aA
zQz?9PPS~Hamd*-WQYF`UVMVG74rYd#sTb(n5SYeWXNQ4l-E@BFkoKK}8KQo=Jvv8}
zO7GBFB3lLzohN=~OdrTh5ts3X&K0LJEz{XzbLL(;U(CqzdmuB$&@3Ny&S;S}N@tDI
z*&NIpfoZch2w>)To+Gu+9Y=Fq(%EBK&iOijjLOwHfElED?gBc8xaNMWv&gqR8+9Hz
z?=o1B+r@F=dCTcsGCc2>am*&}`J$Ll#%0RyFG%l>|NR2Bbxw&W_?yluqYEC<dBwfZ
z1ZEchG=&@J+;Y`5h0ZRET~F%#;$38lAj#)rU5hr-Ip&#LiZRSG8{JOoJTsu!Btf1}
z#*`@jht4(6OE~#4+pH^bNaq`$-vgL&{PLEpu5-@KlK<+gGpp22op(G+57C+DSDE5E
z_v|e5SZAMpWtTJmjLK84gD*4Cx$>EG4hkrLMrWZ?6+(0#imh0EBs0;}iXU|@s#Ix%
z&PER^d+U4@S|#fUW~2&L&gh&JTQyJ+c+8(6)ygw3{pnWi>2PMIbJZ8=+%&XCQ)Z{(
znQQ#i`Dtg(t;3k1ylQpVIqGBWj6<2FX4O8(JT<gbogsq!j}JLrH?PiBJ?oy)+3IJ#
z(K=tvcXwsR8eGc#lFnJj>ig@g)$x!2@q};xxHyoRE4YClbJxHu4GRun_FCKUH1pSh
zN*=>x5;@xcSflJZhj}&Hud~>L#yxZ%8|0Z>XR?1iH|ks#(xfS~S>H5G-syZ6)^rv#
zTA$p_%ITaI-t027TJNIGhv~ewsYM26wqB)LMCjbMtz~0ox1Qx%KGFGYN2_3FIG=K@
zU38Ay);f||u16`a<~q-9@_NQh*S%<)K%MKt+h$|7^UmFNv(9&6?dme)bxYIkn$CIS
z+xOL3?_2wCI`0kXFimH^xQ;G5_qFR7p|juVPBobS<o}=U$P5_KxgB$${HZvd1*dfx
zqVwRlF5h$}?Avv`&V|?HC&_FmKQ&C}!_D$ZWJZ)v6|Qq)pnOth#b@0&>AcuneiLTK
z$R6968(X{hl#}0fxct^TbbfpyPeNu$c`Dm<j*O5eC9|YFwM{xtN&=qFl$U#lGgme%
z*C)3;?e_B2!*srUCvQS#OnECII%jU|`!BPmytP3(Z}#Z-KxfYV{k@nw<t-nRxBb&&
zn7n!B&(m@eWCm?ma9|dlL;d8WFpFLs_?CH8PEkjh+-J(EI;L~!B{^v_o64!1uk-2X
z!9R6IJu^hUR7Or{-XW*uv?kOUA}5!5^`M+&nOWsjf7H3PyPR}p*R8{L>iqgsZi39P
zaw~@F9J@$v3bX7}xjDic%Pk6#+q6|~RjkgnXXK{IY%8}eROego5f606-7vC}&bc4u
zrpl}<w>DPi-4NeWI`f|K4Pfq-TYiq&w_Jx&d363=KB}M2z>i1mWDb@p@vAhm@Q~3S
zIuGw0Jxgcee@EYBE-qQ!FRxS^$wl$=(fRn0R3e#?r7AsVPL?WFLaLRgRILFzFQ1f3
zCNr~CwP(!DQsrEw+PO>B^Va$K<k-c`&{7qzGDjC~;GagSWl^b`?mAB&@gL1hEmbvw
zxmv31eW|uz^ZQHXWxkG*O3aM?W!!M)Y^l=WQmyw$)jqHD_QrAFbmo2>;L6-BRlYg1
zw^aR6I)Bd(Sf(@hrGTT%;nF3ZGmB?$5SUiyaYtZjoynsDTj*T=Q96yx=F)X$=zQKQ
zaI?<n%K}g7oPI+(mCWkWwSF?MOBc%~%veF`YNd2;-y@xl+5MfP1M|Cd!GX;1(iH=B
zj$a_1l3D(OV+HfPbkQx$^wL%L>s;?EotD`?!f{pS`#9;uGUH2Ee!`qDUHXl5>-W;N
zKk2-G(D7Ag{&>d^=6>n&zogs$uj@<q|8I%>9~{6H$1ipPzfw7Vzy<uQ>-egCz-Y%O
z<pj1k-Y75d#PI}f;Jb_CF8shZFUQrda0H=_Q_2$@aqL&F;G1I$d_jCU$BHj-2K^i}
zl{W}?1S)qB;}{5k@F}CC102G~MvnT*BLq20DVGrC$fkV4hrpk33h#;s#=$GR^$9%n
z25w<V;AZ6)t_9A3V|bk|a40;(E04eyFX0-30!u63urDyJat>btp2IslFB5R|8Qeqv
z0Nr;#T@x@$If(lK&EX-Q<Oy(vi+J2_+&AST=8QY9oWzB3;qVfVQjZ%BH}TM8oV)T9
z6UJpyj^eQYedQ_s^N)b5xL3=6wDJ}H{_e_I?DJ2fyoDrg!(GHy9lKchi_v4fmBZLG
z)>V0ouVbFUWyDk+vr+ksF=GZOr}59263T1*^m`7salMY;I^{P){Ct$-IPRAhp5toD
z(Kq2bt~4DzOZkr3qdk=KxH0M%yvL<Hqjp||`{*&MpYk8;N99ot<gM>Hc#!jzd;`wG
zg#`GPQa<GP$XGa$v+`}q@FHj0kF0bWZX|rf1La3vjR=J!IaO&y1?5SC|BO|x<our@
z@Fgd5{pofb&ZN)qbIP0S96l88<e1a&%<OlLwj8!oIg}N{yp%_IH}oT1%Hg_0XDOdD
zduS=;R2~gE4X<*r(vY49;8vy#{;B**?BMxuEYW2Kmr|Z(!k}ZywcH-m5x(W0vIF1l
zgL9cYFj#q)djqq;z3i<#V6E~mGY3>s4(3JwWAHG0>i75B4HvV#-vi}izV#av2`AI8
z@4w2+?Ccu?H?u2a-!#h44DA!99L<G3x#4Mcl<qA)1mS9C_AaV?&HG-Pw!ztW^(v*j
z&F-Gt;BL0&?paRxn?Ro(%HhQMl!M3l+q1{E2)LZ>JxamnMC9zgX)~NoaQC9h>%8<1
z-vqbQ#yhw2I|sXk!SQVTy;~aPc@}mZ57)CHd6#d>_l)c^L^+?h&T-27cy(^4+|RL2
zr{RCrR_;_|4II$MjuG%cYg{_ItcDAk-C-Jh(CXyvzpa838rQzB@<N~6U0Vq^G^kx&
z<%gcM-5d@_<lQ!#@<g}V1g?N9YU}k(`JyXc&6mR&wP+owywQc$F3aGKnzag6{^&x>
zCrjawTC{AeJkpgG5li5b+P27`eA2Dv!xqCSc{jVPywa0q<rcv$4Qe_|`K8ZI-YtY<
z3TV<4o@rr9&y5S<n!-Gj!#6F+-?+zoIH!n4`;~X9(I~rePiH)aDgV@|;c4ZdUN<bL
zJXBx<Ke(v5nf|z_eAK!>iiE*Q)u`{Uywnx<OLO3+`n$Wb@0;UPZ?tk$OY5Fdo~m-)
zyvkKwsWU|Rs-d+H!dcBqS39HfR`RWT%3U?BxmEeAH#L6FfWw+qqp9*(6{;^%E-R+m
zQ{}S)s+EV+`pdOypz>Phs+>`7%eP8a_^s*rD|=6a<2qAmgYsOXDt?6Pn&w)uy7FCD
zDujf>d4-feqr6vz@|l$TdR(r9@?Q(eE}seqCP{7ZU{jNnDLw@*EUNSn<->-S+BpSI
ztXRo^l^1(dvifAWv1PvpC_mP*#34Ac$vH|mDNlC2_#euZ%_}xZ`LcFyC*jN{<#bD-
zyjg6~M#`Oq7n!2`S#Q^q6XDQGx~5Pb?Q`J<6X4RK3r$cyZA!r-6X4Xm3jU_NT7d$!
zm0Nq8-(UH)=zLM*;n-&6{h~aZciwW!wUu`n4Bs|Bd7h0SaBi`=A1m*+J$C`+-lpd2
zto)l#PWje7;oxfKxTHK>jvT3#i~E$lf%0*evpIs{<hEsvQeJLWmXFHK4bSqs@^fu6
z_X>uitCDG%@^mg4Z@|?BJ7r9-eBH|o9zk$+SJFF_x7(j?PY~SQ`n2zqznh!ZEeH-T
zIE}aRc*9aJP%f`~std~JwMvyd2u`nl%38|nRY~C+1h-c*d4%$Ng_6Yu!SUrzmRotg
z%+9Tp>r0z-it>FaoDK%T`6W#fue@K9B&CG+gZt~1$p0+~f&)zQ>x%M#Nq?nME-=N<
zy2=Np{V`gYgUmsh6SgQXnEU&aAh^Lo-(8d+EcwkV2#&DI*HGmN>;HR1xx!ZQ-;^)x
z9$zj9&T!b5e##pLe-2mfaPFrV<qy|?$`}NPxc_4#<q@xZ2vRQb<@+e*6P@0D2!>O1
zc~@L{Mfuhi<rdq#S)%;n@YmOZ;TUJVPNzKMwpSj?HC}!h1m76^>BYVfIL92%zbNlm
z^LZKN9(|tmSN?J8(={P*klUZ!R~|C<Ngm}QlRs{!d}R5!Il|nO9q;|<g7T6x9;F@+
zHyQoV1AcP++XoYb=_x#+!2QF@Q+nO|Pr1q|_i8C$8GY9u&T_)%JNuNkEE)S%xy#<M
zRh7RCzdc%*q#P4tZ|zYYGiS`#NpP9%VyY^iIq&8eVV-hNx_;vy<u!9$|2Y|Mv*YzT
z%5N^a76QjP`O($m%5xUGno_yWp;wwJ-x+mzwsM|HF5OVxv+1Qg%6%@l*aQA^>f;OR
zL*YOxoPVo4Xvq0W%7tDz7odEo>)GSe;6z8AO{cu*nKSK`8_j<@T=`MoQ?I7Ok)AtM
zNqJJ&lflBkx&0Mz;yirmUoj_g&44qlaJ-N5rn8Riggc$_=9rW6r%jKxoC${-ab$(^
zsOb*Bn+2CT^l)AH)LB;!%@*db`s~UFA1SZ8^k60BR-Fz=9;+~f{i9>ySm#`cE~7ka
zjr|jpYhCxx|8xSG{wX^b&NXn~WO&!PulL@Y2lv`(Z)Nz`d1s<#3KLm#evLgZl!uMj
zQ(w8*{JWPc9~&0=O*z?=k?oY14cN64Zg%14T^W_19kg>O9POefJ1!_s>%F5iT<zjp
z+h;0Y+jiS~INK#xws|RU+hXf(xZ9-{w&qs;w%L|IINW6y{*F@~x5eL{aJkE`L~K_+
zw{1jDINcSuHU}%O>%HkE+-~@jO>LCl9klTv9Pi4{8-G`xcie`B%JnASkX-rR+3QCt
z=j*aAPI=#r>%5fvt-SUa{IC4~%In~Oz1D1m2bMqOqFnIE)w7ikPQE(1a>5H&jZ<Fu
zclk-e4a-j*r2KFj`6R*-%ct^Io;X-ODO_>R6>XI--Y&lhoU!Nf7VyS@$1S@czwHe9
zt(z%-oLioRaLDphS}2d~B~MDYWO-_Bl~0~2PZCbK^kQ##<sBCmJ&~uqL7w^`<(D(c
zn-Gp!-b#S-%<UGYglm?!7N&gj@&);obFM!>0^V8Pat(RgPEj-E&BH%emXjbH^xk`O
zUn>tiSxyREblJI?;G^XftrO;cn4GE_%1f7#lP27>oVxzXPfwZSq#Sjn*<vb_6Z&X&
zWjU?Rhi1#kg|DtFCs{aaIo0Wuw_YJ99qzj2%%;j;JIPHD4qI-;EakEL$W4LE&LuZT
zbR%+$0^~Nelw0MhymlqIX~J#Gt@BlWJA8V6<+$5VJEJ^zI=QLBb<3@FRlYkQ^onxc
zl|n<{z2%lyfcw6%e(Gc8zk5twpd5IfsZHU*rAj2Z3>Q9oN|f^9O{WZ1PCVt5V({Wu
zk57Ii)#jj7on^|8*O5vj9Jy4b9Ps2)rLIf0ij=A~Px<nyQptofm#UT%-dw6&tW>*b
zse0kcpI4pO8xCEnVo7-PJNqVlmTGxRs%EtE>9r<Ifm4^N>IJVZRknas+Y}EbNaclJ
z_mD~q$DVrp40v{_(%w?78%fnJuY7yE@yV5Q&l3_0?=Dq-JKVce{i({o_Yd(=4!%rC
zO?Y_e5;@@FU+fG1q<nl(@MY!XJ%YC>FP~02jd1hQb%rZHza+Sga`ZmIRg|YME}cra
zdg)qD@b%KgUdm?do^-V<%G)=RP6v0NF-Y{b(g9<F=EC7iR}5Ajzn^qUxcqWK-Qn}4
zi?)K(m#$i0dHqo7v~c@gK_!*ncacsk9KUqs-0=L;r87&n&LCYot@8bKgHkBxpDHLR
zyuWn$Byj)#N!L&0|H~(`0rPba@ZWC<x(oP~#5-{xa7>tkct?U$G2IJ%bNWjdg@cZN
zoj&M(;B(S;!Zb{Ad`!Ae_XKa9^XsnQmGgMr7d&%*?qFvSm#nGo4elq~uDgTV$+PMH
z;70PX!em4^E+xOGdxWzo+;x|5JjHt5Cmc+f#=%Y@D&<h!D{N1B&B1PAQ>v=EUs#=L
zsW2rM97|IFrhA64)V+1rFfH|I-8Y1!Ddk}2Fec4x-8&3R^TomLp>Nubx_{`JHd>gN
zcMh*~1$7V6DBVQeMbt|7LiZ8n(>D|5#^G>Fzg_ndc`{^ku$#z`VGR2TN74*;1KCl;
zXRNDxiWeEz=&s^Urj)v`xR`06Fhk1%4`;fldyAc!%L`-FD{xKb`MSTDm-$;DJB&$L
zy6PTdbe2Q9%jlc6u<kS3XPqp}Q&gZw)|a~1sFJOjFj9`dqS?0Tej{u4EbKS}lV%^K
zdyWs;Z|Sb%evX>D?>L`hg)m!}0`}!}(!Iy}oV|qcnjbJX=Skgv1m!9bzz$?kuIai5
z>5%K4?n3J4Zl(K>GP!pObM`nOSDx(bMFO1j_z9!7aopQHw{<@f<5E+Yw!!0$xGdK_
z$>zMj>8@mMULW0;1mry?%-ol8eexC2y-D+YlXZ7eIo}K2pXAN&$qr>)viuRcM|o91
zzLQs2zAFWW=ssm{flL1ER8|x$r+bwN1?LDOc*K7|!B4thX;G++FohHRD;C<NdzM^<
zv+1toXW>!0Z+Tew##nYP$6c%F-erU90%06aj-BTEukK%l6zL#L<dm^3i$v)jrb5x2
zx{JwH)KB*@@kL|Cu#<^#tD<|Ey>1J1H?znsUiUL&i?tJ`bJCbj#Ugc2Q@waL-PQab
zS9c!gHg)v@U*6?i-sN4hdnPl9Cz(k+$xNa`0TCc5g$5CznB8o_g(NuZC_sW(T145*
zQgCSl=AjK{E2a-LVi%=QK?`*$r7rM*Sqi4K-~fI5o_pv&@5_h8j<@kxy7!)=-`940
zbR*_92S$HiA(>5UY%%6GzZ|<3vzr^nKEeFvq6KT<Na~Kt+6BMB9B1LUn`Ai^&-mGx
z=e$3z!;#l7E`DZW7;~LFCoY2{vJYOobK)(`ch)al1xIQ(Ts*z-$0X;um|6JMW|H-M
zxJbgh=h;OM!;#&0HrMhY%zd`y%W%Z^_RYuUU&Q=p;p7;}fHpfO_h1gxo_rg#php+;
zm<L_E_%=9l{F_Z@FYaM3^sObw!V%?5HpQ1TFdynpc{Y-a=((v9=0vwoJ&jq>#_25P
zMXRT`!IA0uMsE5w%#A)@ItfRtPrm4drB`EqR9pJqMI=MowCo_vkq%#W8)ixAWnW;P
z^l4!&9QodP;WLGMF;}Y2*fCo=cjjcwmsZX^N;0Mk1It60Grhh1Jj|LNUj8iRO?y^k
zzfUqJX+;Hdr_mKJWA^mr>=@=xFU(#FN8;}*-#Yte%%RSmTY_2Cin*&v9#wYDy>kJ{
zq+VY+i@DT2E3d<B>f)6jVm@`~s)I>JbwPO5EtpfiwdzyMs_x?j%&T_rcR(`mn+>b^
z&q;2zA@;2!Au+i4{I|b#C+1g;Zyh+FWLVn|IvR5<;h?=F%Q`=F(3hBJy?L+*$-}nu
z?m2ib=2{yM{^~rEZLRvYNIc<r&TsF9q~dqy{{GuvV$OBjA!{(}I`fd9V&1jrkS{Rv
z>K%Fn=3Y-6dIx4-R~-5o=3i?MJCtN#=fn@Y1#_^!9rkz3!s-H#dDsQQb&#AqcJ@-?
zUChP)eRu&9l~YPj9eyR|V^<vhmlDayj$XZp<YcAD>Rph)+;i6Jt6#yq?2aP_&mx)G
z=|^nB+-&rSXE8hb`;jrs&+b361WAs1=B6W?n4`@c<-{!Q>!XgxJZ=9`_dxRV@)?&L
zbpUg<L)Hi+TRX$Cri%I6^K0Haon&lR9laEDwxf>TO|rJreMkQR^EUYAk<&=#rix|E
z-PVfxN%nSHV66x9w^!D#ha_s(sXtm<#~g0$+JBKO?$p3{4#GUn_|7$uTs?fsHQ#vy
zbGbFg<VZGmiuagJn9sd%%oC7wy;r>ASTE*uhaD@CtgdK1_Gg&aJ$dXWCzH%>{=3UD
zx10U$Zp`iueAmGI?%{Qb?~x4e`|HlY9B*RXeVFCFzwQ9$d3%pL2$Hw6PAVREHOci(
zN*?zrBytB%d`-$=zIUy379@37op^+FAIbSnv`f7cNY<wv&tu-V<#+{>y`P`3<ah&f
zzmL|()|2dS@A~gy{`WmN2N@t-`Vr=U2HcWlfyxP6Fc0M6kw_-kgGVMt^gj4WBpW>I
z#A``D2+!g*cs2))dljA;v7=YRGbLH!K_~6SyzszD@2?}7A$%he=7wj$ZwlEV{MHX+
zerSB}z;{W8xclT;%n_HvD@C%zPfmUk^TeOQD@ig%3BJ(@az%KRufS~aiQ)^GFK&V@
zK{CeNDQhrid;_)=$r`UY#lXDrAlQ;5bNtt-YcY4M!<Hu5<N8xyA^GE4&uIbJ8zy0|
zSc^Gi8TJ&&B4Mxj9p;gLfIW$1lDkho3UkS&u&0r1^1aia$9%F1dm_mwg)<Jpobmwd
zsU)ks=ZyWBR~~=H*Cexqy?O?7%O>pUB)cq~c|XZ7VHEuR2$Eqwd)6rCn44gvK$Z!k
z<_^p=UxATCGR<8uvPiDE2u2#oHvdw(0`tu)VI-1_vrzgs=A7@sNF`b4b!T6Ic_)8%
z9W&3rpZzz?J#T@LPO{HK&smH4=V#|!ff?u>=RAQq=n?1iFbn<S+(np&{`A~4Avxa#
zv&wCli+%|+4ar9L!puYRQ4wY$l97IO-bTzx_rgp?vQqK9H!&~$5@s@zneIJbz})m`
znCVD%df@y9=BIbUOh_`+BVlGF*7tLmDM^-k$A%r4rwSYH!%X$l4R2wtdJD|7BwIcB
zf<rN1{qTZ|F=M^%f_pG$orRg2WUcSO%uSr|)#Vi+3yy(V{anml{|qxd$zCrlzd-U=
zSOvaZK{D8vzdwpOYz0;d$YNpD*n@fOv)_Lh<ic-ZRe77_vdcpk1~8j_^um>x&z^kY
zxg?{7RjG<O?Y*#4k*s#@g`Z+x`^80RkP%B@RXZGW+k;@GBiZeH7u7Joy&6_RlHpEX
z^f~6Zufa-5vfOPOSCc#!R?&?hFRp-9^>)m4OR&;HwhOCn7xUc)ti&YaJ$BQ#Fz1DD
z(uCD|2dvuHV&2PddK5F?w>Pyh_uT_4J!HSI>Mz9n_eH1#NCsTqyp80*P$kr$T6hqu
zhG#JkmY|X#nebOoS&&@#$53gIY<LxX11a&+Z$TwOGUCfFzLVs{P^CNr)yf~CYIz^?
z;<KTWfy@}HnuVAf{{ku<k{z$9T!i`YCzTsOvfKq#(JwJaUJR8I$&!CxIe>Zc#w~G@
zDMMAY9CPJ|q0%DR^13ZsF<<_C%grEV?t!Z8QOuc_L8V5r=GK<aF>kJHjgZV4s=6hZ
zJ2#=yBiXaGbpz(lUqB^DGU%JO)-i`(29+YoqF>wkH_W3qZ~ZsPq@k*eV=ny=RGK84
zK6cyDm`{HOl_<%mf3)o~%&8}#QYBfnvF%aJt2aO;3z;=kwI5<`{d1^vNp`(@dm8iW
z_qQ*_4Eyr!Ye<d_Rq~mbWk0=r2j<zQZoi&n+E7*Bi@EmgP-&BFdv<#Z^X=E65+@mV
z1uAo}<xr)^p;{k=s(lgW-D`IojG6Z*J0#4#uZBt=vTvyRWz4^ygHC{C;HU4no8;io
zCHxAyg{PovcoFmP*&TnyO#DwfKE+&oGjtk|jYHQF#(ca1oe0UukJ`BmbMg<MQz2RT
z<vWifc{y}3XMxPR0J@rsF*iR6IvtXoAJ};V=I1v;Cqy#z#XBFw9Q}9DDUmGw+?~H8
zc{+4aZ-D%I8@j6ZF<0lI(<0gWU!e0M`T7><#2{mbt}KZ;`~A?Vk*xiw`Nf#Gzdt_*
zvg}~!>I9OzLzj09X77*BpM?4Q@z4p94E|s9Wz6BPg-#K&c<350!94!?`Kv&#T?1X^
zbtIREF7sB*=5L$-DdzJ9=tN0I|A+beF{i%(I#tN(p=;fbdHvn<&wz~6p{soXbNe@;
z(<RycR`>>a@cGaMzYdb_FVGeL6?6O}p;IPVerNtY%=0gu|Bz(*&{cnox&E)9(<a&e
zy7_-%zW*t7;w0n$!TbS|^Fx>Z6?E%gn@HDA^8S;*>E@xUC(7?X6zTGb_#<6E$^T!3
zKexi4v*8aofd5$kYXNHi^#Cj8zeW@A$N8_&1zb3PfY^Y4`{utuA8^n7KffkM;E?%$
zpc81%fBY4(0^8?5BwpaF*!+865;O4N{M+aT*3ADE?Z5}~ucIH>J^vap1PA)&4Ri#L
z&%c0{K$?FBJ;6Wc_kTf5fjZwLuHcIW^Y?#FY{7H$|AW5ZwE3T+G5F8?t>_GHnZFLL
z!P5Dw&>Ormf5|_IIoL42g}8%%y5`HD5qogg{8{J^4w^p+4Z@rA$Dl*lIxi55@Q>*H
z9D0NY<`;iTOv0M^5p)S3%qP3VChVC9k2&w`_Rm{BAx2^U&d<>)oUrqKv<hGBd;`70
z^*et@%)-a{oll@!cyZ^0Xcx}j`7`1d{%(hFk|&1Y&YgSEF|68oF<OQ<cAkZvp|bNh
zVj4b->^uxz!vi~)p=~&N=P>$)k9LONC&uB5ofhI8-XGraX@^*cr*`}my#svHJDP`o
z@AwtEhg)~tjrO6i<9dAm#j87HG!Pf<IFC4pcbOg1{}BtZZ^yytA&%U!2u;NMJL2df
zF5h7#HsYP3?H{9$cxrp=ZDJ%&+5RLtiT`ZB_bp;2e!Ts9^b#w!??5y0`t~!?O;on8
zA$H<#(d|poPdvOm-6n?OnC&)n6#v-v;a`cRxOUqs#8dor(Y8n5B&On}ZFiunIDgw^
z#8$lN*>(>4ihH*m{TE^^j@UMZ&f<e@@i&OIxMJ(SiMM!TbnD;#Ow5J8^%-;*rLA>h
zFaAt#y$b!s-CH-jP7KCjTSasj?`>W3Ct@)!-x?tv<4+@7K5r3|p>JuS%P4Jml-P`x
zbIZ->Gw#{4^^e48tlqL7oyG@SmcK@<##LM5#B01ZUODh8F&i&dTIe=5RDMb9#;Z)_
z2J{>ES1$SkF&y8itVPH1&&tBz6U%X9#e<$>*~Rap>G;#d&!FqrcJZCWcD$0lcqjS}
z?c((>6XS8}#nZ%jyllOgF^KiJd-I3rJyvgi7R|>;n``JkuGzc|?Z@KH$D;pub@RfP
zhymHM*+Cr0OQ}um7l{Sgzv)r*Ag67*mY9$i9h=TZ7jo~WZ=nr2dQ%*I$Y&e7FAyVg
z)5hn}iLBUoJ6e(U#*OGjF59@8n33O%ZsgF7ymZm$Xh$x(=mp|O;B&O$ST-1v$1mE1
zj^wn94kwmGr{Np3$@^~hUHIv9#FQL+;WOw;4qRA$me`Woh3BF#IrPGnXiPr3Fo4eF
zy6?Y@)@0`U52H6}e}B)@#GG9IeF@#k!talwJ$beKCHj-?<rj!Sd1|nHD>{_lmd|~X
zSd@#(D~LyVGFf&#K}^b17rc%x<-7~-AvWcSFnl95dB4wN7aXb)qjJUtVd7LY--fsL
z6RYybhWpT~6gTW3W@W!~!)kOZ4{nH|T{-Few~1f*wf+3Y<HWEu&fkuXW&QaAu`G|<
z&JUqyx$nF;A0wt^{dxBg*YcS4yp8`$Y|DM;twP_j{yZl!F8^yg_xI>r?mzc7v@R!}
zdnWNNzoO4w^e8be51rFP_fkCP31VL!^_+7B`j<z~S=%HA=8SXV#KAO!XaDUHVqx~5
zT}Kad-q{xr6Z1&??4{^po-6$uZOo?9Q^d#ovcGi2!^FrKrK8cw>?}pl%1oT~I(nHu
zpLNGW#LQfI*6HYGX3iQ#JJUJy@91Z4I`jSqiJ>{{%uVQMK0kBj0b*(HI^%2fH0#dT
zPfX1N_A@R)SM$gjhoG%F>kJ3+HTScpKi?q6=K0gFLT9t}^rO()EI8eV-sUf-{q8<u
zZmu~^MR&uWwifNpXQu_w-|Rj0m3_qE9CzxEh{M_EI(6+Yh{bvQ)Bt*%@+k%}IlmY<
z<r;K3e>`Ok+MFv-@uJUJS$qMF&OeG*pwqd#co<rp6N*;ib?#+Oe)4~a*?H#Vd2~Bl
zPo71)v*>#V(C_@;_a4577@k|c_kDCc;`b(q<+;ax();Ln9zSVsotU1BPAa1789OP7
zw&!mr!uvJg{an=(A>jk#Bc6B!aXxoDPPE@etk3=vH1s|fpRnaFVty8#ums&tXZ=Te
ziT(M>`n~9X*028_F+h7m>tpDEetW!u7HH4$3VNVb$Ma}{4oE$8K@Umyp$&o~0O*58
zr3@OOcaD1%ozNY}U5!>~{c-r7`a7fR4*Z0ep;y-3hi>SH>&`$sw0d2F_@STJziZTp
zA$sb&yU`KJ-(8NDXztig&=Y-i?9c8Xrl@(Wgsy1wv0k)AQ^!1kzUUvvY`UEoqx+A^
zp))Ff=MA(*i@tLWdZUlObI^~8Ioh}OU+9j`Ut33eG_iI)`lFB6dTt{IX`i?s9nuA2
z87)#?>_?CE>Cu0<m6)Ulj^2$fY2(pL(Izcj^B(%7-kRzy#3=o0jet&R$598+D)C3%
zL%h;0mZOfpnV6+#k8+}0y7I^-+NCu|mWW@vIe28ON(|F$M?8y;>DD7Qp=Bx_F^HaN
zX!R>-nm$;)3tdxV^&+%Qn-BjB`li{#uO!ClCiCG1bWYC;@1k{5h3n8e9VhTN67!Tf
z?C<EF-aYJ=8;E_{ci5rmpEe)**$u=%tvvJ&;-GGD9D2m{#6lT|e1RV7=0kpZJuy+I
z9kK>p)cCi*L>u+_xA&rt(!MQTM~u`}2Y-c5YTdzm(Mt6lETWhC=%6ouM9kD92kk{S
zb?HGzqn$eXTL;ijrM`718mi8>jzmZGF#q|r#8O?t-+`V=<b`XAsY<W<6kXMat8P(=
zt$K9T!RV`$l^?3aSgl)m9XhL_m9uEA{x$awdaI}BuD*tttLx{Mpu0MK_RrT4do?wC
zDe+g=*k;FmNDS6%D_%y2b@z%2TC6QAvgol^FMsxj#AKzGpNB5%<K>|r5S#VH%%kYD
zuAe#i2gGQdHDgDowY+dIv06Xy71pBHdTZGiR}-`K%VoEr+q!buL01#IbuxUTDDhiU
zORpw|>uTrHNpxI)oqi21*Td7>&~sfioxO^fu2ZI-M%PuCDiPatm4C{EzU$p3jVp=q
z`t_1y(RtmtxQEtj!{Xb}dmXx%zmk}*?Bv_%zIu~;t|0d7<;gMhU-#x;yn-08%kpJ(
zU?=B8Xu)O{J&YbKyhuV5_Q}Gp(1rbG;g8XV?OnJEeb}yvw-jQ;PMWw3o!Ih;VYFh=
zaUH$bXX9sIPR!WL<8E|g`xg8H?by`|)}S9dXY7;9i6J|D>{@hWBV&t+CA-`{`g`<b
z?~ZQVLrmE-qY-pvdvg!(A+~IHZXNovGe<t(LyXy>BR8Ql8yQ(ftl1vta0|WJ2g8-!
z#GL(hm_>JX-%xWmv1iu~N$Afu4t}wl7_{RCZ$gK*d~g|Bw9LS3#G~yt4{W}Sn6!5X
zBIwdy=zj=pTBHA1^l3NreRdf!YTNpLgifv4H;Gp5P|iTFHo<MUjF`1B=S8>nW%lQn
z61(<Rb~XC7=QHnLN(|fmnak0!-JBUh%XUfnY4mL8rcb?;n6_in6uP##)a{oN+cuJ#
zMc)=kzK+K2t7HY8+q=mqS~nx{AbPjQ5^FCZ=I!qIC+Oa;i(h>Sv2XM7G4yZevd>*Y
z44lNCjt=e+){GWzaSXn%5#E=|#bz%dCe9cA6S}ysqnmdT8~0%}gg)+1k;X1!<n+i<
z=;WH=575fh!<VC%tA+=55i_TRG<0)YLMQDacJ7?u0rYbx1aI6$4Be5z#pvi(27ZT@
zE+04-J>5Wn-bGAZl=&IDIw!-Ut^3;l7xZ;q{}!1TyLbE%bapM@{b=o8^c{uX?n&?a
zGBJ0Lcz2__`?<Fd?cJT8$I;(aJ;%$$;9cYX7dpH>?rYKF?Ql<^$J^+7UM42*Jl7fM
z@=kYAGO>9lI&VXt_g!Z}CPr@!{Reb<htU_H)#GV5dcEb2yJcebrW^;M+goIR6Ybup
zeJlFCA$vq7hL5w|kB%>8I}$A)Ywe)t3tKOhiRlYiv*`M~mS4%l_PH(V(D%{iPi12K
z?B*Y!^Rt?BX#Fgvr~m8yPL{the_#FA{oVLq`?vVN{_n+aG{Aq(Mh8g!$BGuv^#9cU
z>j77Q9B|6kfBz9(p#9$$f+*l+`rkhEf$p#G0cmit?EU%>bb^7e+GqvCUu{P($bJ=*
zi5X0N`5?MM?#nf32Zs)PfPQfFz;2KX$H<Eg^r0i1>OGE@aCuKcPso4qPnnp)!@f|_
z6|VVWflO@ScRzm)ec_3pp9WH5Qa=4(|3PPX-oI`^Yq;@WOVJzd_~$D!F^7BpxdGkb
zHUD(U#2!{Zy9@o{ou3^95`&R{{*O1&AwKett!NRS{6`c$;)|a?0CGc?Tc55$m-tTi
z1DV*wZg&syiSpOo{$0c<IzQQuPBHq)31}4uKK=r|V*canL57^VYvspzbc;v+{Y4NX
zx9&RO?`NZ5Jm>HBUBobM`RGn`jLJu=&@xs(d;>jW{lf~#lf!m3Ka8Mj)IWFtM2fuY
zPahnOzVXBNKO)9)*Vpe~fzHwQ{xDicuJaUn$Hg7^o;NU$hrIW1bdS<|@V%{IAJ2WS
zfc|m*-B&Lm2J*UhFG2@-_qz;Q$jAO~A9_gR|BeJXlf2~Jcity1@{+IKxg12zx=RD^
z455!4dHX4lHb1&_?(I|1Ngn&wf6z*v`__-qOJ4HU3XnOjOK<+$>*yx$|62v^<nw=v
zqMv-L{V*|<mwwqk1|4Piuke|?pnN9&dM$d&L;t$yGGZ!=Z@z@Ca@(8dg9w_t?1ncz
z=qnq4xfi6+w##1l%Ms`--+ki)w3g;Ku0U^@d1G`pF_+8#tfRX;?$0F<M}^%R|4gI5
zy!Q3GK_Xqe`@Yu?Lx=g>KfQ+*^MgNKjvmwbr;$CxWRA3SbeV^?N@z3BY&p?q?*8LF
zAf2}C+55-U=ro^s?E|!$@4j{wdQJOl<Chb&Ir8d@=r#|3bpzVXb6#c8Z(jX}`$1A&
za{0bLd<Pxp%fJ68v7DEG_WK*rb4Gu^4CEE9EPv%s=sHh&WgCdBBb8mRq|tZoeOUvk
zb*=K7mro_mQ~Bg&>lMU$hK;+?d(IfEL3SmtIQe%Uq5Hh-ch`XUI^~Lcf43O@=gTj>
zN(|@~y_dG21I@maLJNB6i~G@oZg}xDkYm$V-uR*eUFffWdoPGG_~4G;9*sWK|H5Zi
z5hGf7;U;vVr@XKNt>{(1X`>f?_&1k<OgrwXzy4+v-Kg{Vmq4u5uAX}SBJ`stKhIuG
z3@ID|Ku7vZ{WP?sZ|O98Qr~m?K)&tz!Sd&hMOS*(vj@<YUjJ+jed!a=9!iYq4?ce8
zBXp*zXRbqQy84+J^rl;$ZvT*&)4QL(9Np<_PcKA!YJ2Kc^rur#Z3l@bUUT|WgXmDN
zfAY6zQJ;SDBH~f6`PY+4m6+6_C!Ru=y6%bd(55O+gwdxysy#-Gs`{aJ20GQW=0mG0
z?tcWm>LvS&AOokbeR#i<xYcVrzkU$Jpz@>CuTMh1di1aDXjm_Oyn&AOk;m5)%le~_
z9=D-q?R)G#kcXFDx9+j^=vuFO%z7QMt=j+IM?O#By3hZ2JxIm;_2d6*L+5(hukJ_d
zdh@SNMDJ?+ibnJ5c=RE3uPYxdqJ7=`s0aP)zUHIEz~1m~^9*#bnPw0z>~W9mM-Qt$
zavsRZgKvEPkvO_o^DmzRQF;4Kv%lPgK6djj`)?vfw(+n*oa{{>JiHSG=DO<8!xQLb
zix2&|O3du74_%3F_O*v*(9Q-Q?4X}r^WaS&IWM^R$_EcaNBisppQEL<Ja89!TK<7`
zAU_x0vf}|ey4qje{|K?QxAg8m3w`a<``KHGvEA5s9-Zw2jjhDm-uh`{0eai~eSf))
znA;2Py9V9uzWaD$Z*Ti}-)HD=C-&_HiMsR0=kGfX9qzt;E@E+i{P8ayM~}Pc7iEyE
zt8Xv=VgOz4{XhRBvAMVZ<L6hR&z<`DN|3JX9h>j{2Rhy6y>}C<d&gJzo`7C=?p~%w
z%&z=D&!F3V>VLMP-L?PEBJ{hf@A<!<5X1Y!du~C;`^r5cTHfeAcJ#dK>yLxHt=@S@
z{UYLe?|i2|1|rw~)6u*ChQ4>h-Bpmf8-M!H-6C<mKRs}_<7dSBuDWYKdfz>FT@14K
zn4kUju0`m6Lwh@WiTz!__b2Foe*)*g0K=srbij+?mc#;I{Ifmif%n5B5fkiyM<$;U
zA;M20Hn{rJ4a5h-vlxYEW3P|FGb5iJaS=RIVuc^Sb3J-t`<>Byh#3}t@(Q})Ti`bZ
zI}E?|YV^a4eq#S0Vu-iao<c|b47^gr5;L_q^u#B?D@jc8-S7=L;ELf@-i)?*<sDP#
zi?4(&L5%SqZ@(X%@c?WoVvWnUFG6qpIBZE`j$J?Ahwk_|*wVxv@BQ%v@yGi<yX|Ax
z8(xCFVjnu>YhX_Siwt{B9zF5`*prA!-g@f;=#rm@J&o98_SU87lh1-Zkr?GiZuu2D
zWjpMt#44}5g-5S^*DV%emSL}c7Txk;u%{EdeACTqh+l?L5PXOj=9%hi=$NmBkph+(
zMoket^8}0}Vw!it$Re)UfRRRQbN@}7(Kl~`kw}d5b2pjMImcn766<{4jVgNQ{Wl(m
z<~ev{2Ho=+Fw%*Ae)NWY=$}0|Y(@iJykR9e=!b4_poONdH_$_$c>T>F=Xb)aavHj5
z8_YDsMz4pNhxq9GU?w6)+Irnp=%m-fOhv5peb@D&m$t!7M$Gj3A3cI@y78k+(N5cc
zbTs<ulVBz!hWbI68OdjTIANwFmb!TDCFrRixmH9|?YlOOuKEm^X^E|VOnnr6by!u<
zSf8h^LudUI%+$nMCt>C$pA&M?HBZAk3w{o>`t|6p2Vtfs_Imp@Q^a4xDqwq>80>{V
zd<`A;<*-tK#fDX53wrFCAFhUXE-ZmnB}H8JGavonW3<_a{@@Ap*|i^BPmDIKN@t<d
zJ{DFgVzu}Ez=vL&zWObAXT)z|Rr@8n?Z;uIBX*m;8b0q5R=|s3B_xLXrK_FjxJO~7
zB$oTKs~#qv8&=V);GGwnVO2c^UH46}(t_=VRo9Qc`)F8+iSfSo%3q`NcECzatoLbG
zZb0w7|H?zre5bC=qWj(gD?Qk6SoL2<|GgM00b;<fx#BY7z@bVw8LEXNp=y{x4}LdP
z62ydCp|T(@{8Xqkhz-}^8#&15rKF(}Ax3<gauRXkP^Bz~Y9$9%OBB8MjZn#e8HcLo
zWpv};fl7zi@%t~o8vQtP`8n`TmgAu+IvgGOi%=;MOFn+N9X<I~d)_6c9IC2k(3P)-
zN{iU?d-m)`U+&y<CcIN-9aLq9qBGZ_QX|%UWRDZQ`Q^JmAm$vZy5FKZKMX28V$bj1
zeJ%QP8Y)3z&`Z0ILx-+IrARFL=<W=9^ec9oiAjg5@?CW4M?j@XZ2G;IHPEMfpb{lU
z{rt<ep;LbeDpg|D7hQHJdi86ek_EF4Rc#pE`Y}-H61)EJrEj5Mk6!vb8urSi_Y=ns
zRr1Yf*;ib833~P)UwSSv?NC)8i?00?sI-Y~f9lc^^zB1Xi4)^~IaKEG*)mY2zYEp+
zpP_0u(7W%u<S{hw%q4fDd%p-OeX#FP_0OY!FF+?i4E(K^NW{TImv9Jl3$xHQEJhFi
z)Fm96_~A=@=;E({P6KQ_bR8d}k3SkZ5n|*Y*rlVBk3gqFtbAoxop^cZVyf`YEET#M
z1>O9e(CH96Z{Kwe`uVe=6C#HG#a&0Dqt8R9L@fRFyYj@-Ll-pw@BB(ZR~1E9zaKg+
zV(a^%^CG@}4|HN+?4c`r2c7*I=+ua{e?Wc_y?s=E65d(%7<6@y5O)t<-p|qAA0*$2
z{{AlL1c||S$=9I6-vFH=SbXRjcc8~#DsO~$u9cyyJde11=rT`7n}3>oBKrL2pc5rV
ze}TLPoxTd4Dp-B!T6y&PlDr(=8Mh3&+9`DVebDI=yT2R0Q2;)l2fE-Pcqd&ybj2Jx
z{s*B`CYC=Yv*`J^%VA>rp{ov{>puiKZDRZHk=^L~eb9*$<A0%SC(a+bbSrf0mj8!z
z?Zo@nzUk(nt0(XBqp-`r6;7e+r)Y|&SW2K6IL%Qa#ldNTlBhgfCQ&8$y9j@m@pcR)
z!)-OZO%ATfQwrQxhkMBIFA;8Uz~3s|LxcMmaIY#=p;~Y&4KA%wb-1ibwW$W2HmMF=
z(}jDt;avCs`}ih`%9(g7Z<48kNrT5!;IVb8Xrif-NubImg{qizcr1genHZ{W5~+qs
zrJ5##YMWT9W0I(@sY>-sEmO`^H04b-Q^C|Wl}&Y1#ndr1P4M%~6#mYvnTOv;rgCN(
zejkl0m^F%rpD$P_N`&ViS$O!lGF7t3@N+e)V$moW?yHz-N`>20%>q?}^L4WVzn4xm
z%{ryQ^VBUgWx#W7Sp;}a3e~YF@SJq2XVFcxnK3aY-o%<k6KA1JIkO7SQ7{$Ea1RS(
zk}M)TYt>Y;sPLQ(Q^jJKWHWD4%&bYZ@TRI+GS$q2scx>C8WzFSG`CC|JeF=@O$OYz
zWsyv6xJ}1WHFe>9&(bo}X3or*c{6J+nserwIS;1=bKA^YD6?SU%%X)iOO~R!2<J<d
znz;<;E0(rdf!nGU*<6Lo8WzReG<VDz{9Cu=%!WlZw=5-d8?NhE>gKMcYVKJ&7TUsD
z7z=M<Ek#StqFC~9TCh|t0-Q>gvZZ8cSSl9yd<sj=qFOY#rVW?qmL}X+hx0AVf47g7
zqF6fx+lPnk1N(!OrwVrdoBa*8muQtK$u3j4zrl7ZTVeayVf(=LQ()VuHrPH63ic76
zs>60{*m$bx;9>j7uzh68u*p=*A;b33VEbrP*QQZDhi0P86l^2f#8_z)Yo|?|S%z&S
znDSQGMs~pjubD|OD<;vZm?XPmDq3Vy$*h~oR^3#w>#(h8lVYJws*N^P9W-n!#Z-sw
z)Ud&}atJ03uG1}w$*?J=mP0YM;XM52rmjsl^&C2EE5=M&DKleb%&eU;b5<F)nP|>i
zMRUO}nt2;+GqY+It*TkFtLCCjHkZtXxokDe6}w@Ut+ZLOFlN=pn5z!PT(c_Xx<xcM
zY@)g85Y3v6HtVqM3>$1ehiY!y6m!R7n7cN^+;bQf%1&8mJ7Zz2tcA6+7S1kPa(2~{
zw@Q|R9Y%zMvIq{wB3i2!$zHV-9kQk5P%UL^%TlqoEV7-pC~!a3##*Wl)>5-8mO9+7
zVUsLPhh)(lv_*%@4O`XHa=_MiD3%VKc5N+7&(X5dR@ur}IV)@DtT~%(&0CAsg1u<v
z?UYrpDpt{2vr6`wwP<IoC7WU`Tie!(y=_(OvQ@Ql)~bWE*6g&k?vSkwThZEd6s;OO
zmTp(9hOK68IcnCn9geO#6l>Skw)Pxt8*Srkj7_$&_M9zeQ*C*hVk_87Huzm_f`hY(
z4%sHz>$akUwv}vETiK!5D)x>|v8%SKBWJ6@{pt?Y)`0U(N6Dr+7@Kad+6=g?<*3`*
z4%P<0qpb^ndXA2rwdd^xd)W?;Zx<Z0U3AcP$=<LR9gH1bOMBVD+AH?1U9s2fRY%@l
zchu|+hhlF!%684c*>(80;mFxrj)uJr*LNIsJ3O|%=jb{Fhv+Ccs_=KwAvwzMx8^80
z3`Yg7D?8ebCY;tC4Mz)3b@+G3@&6ldG)3iH6qWZ-RKZ740*pNo#-0RYuSoM$$;DG;
z4^LHmJj{bKrNTI@!Z@taGF5lURKp`vO`lBZFeVKclPwsNZCax`E*N7T7-K%oM8g<j
zY?O(0P$tevnR0H*l=o7mf}espkT;1o-XuAAQ_;zrN^ag%_VT8RpNDZJ!?==RT*;=I
zQ#RGzvZ>*fO-;WHV@iWDrNNleOl_xT>bNyi*Q=R&ehtPF4P%Kmb2M$vxoC6VLz@de
z8pe<SV@NO;X~A4_3Ffj#Fjssqx?s#y?TWcZ!`N{t=7tC6KA&PXth%{n*UfEOH+NjR
zx$Du*J)dr2Y_x@i{hD*qmYkcm<h`_|;HNF3O|VD~!BTVzmXcerl)Zwb;um0SC@?k@
zOU(&m!>w2vUd7V%D=;Q>7!xoHI(19Oty{WY-O}^xR+tB@9L-pBF2<VoFxG;Pu}XH)
zTBJp5$t7CL9?@Fy!HBf0)*7u^>n_#W@Tk_NPqnt}hP6!_){e`tc0Go*=QC_9?4O*I
zvE|&1E$?M)1wUhx9HOo06m2E9Xe)a~Tg5Nhs<8jooT{zvhJD+s+M0f{KO45T)39~i
zhOO&0Y(2kW=V%x?F4(I*ti9l4?L}I$mt2y)?2+shAB<MIYOlMh_J*fwZ~ChCHr=v!
zTrGRo)3Wz`EeGdh9XU7a$a`5w!OuF1PRUVn!`|za92LLhs5z^Sy1VLVc&m=4zv^f^
zTaJz!_F!+z(et<HoQtFL9*!>fIJ)F2(q&JPuK0>{-BqI-o*Lcs)##3^O?N$Qy60;<
zb8gO=_j1mHpL3SnMQ7PtbXNRDXWd<MHoP@w(_eFT+-+yq+jjQ+ZCBota}|6!SJ_i?
zReU8^!&7%PeRWsY({c5D9e3WFa~J$MciCHVSNtV+!&`SZ{dITO+i~~&9Z$iR_f&jk
zPt(`%^n6`!!Jqe5{AF*`-|+VQF#Z^df?1zpgA~PCVf=+*{MljrMJbA>VGObqCBm4L
z5)@U0aal@HR2jx*B|}j%T(2-ZrNTI^26?ImW3?XUsRoSKW|XHi7_&OdQ-+JDS_z(N
z!`SVlc&ZEIx0m5fP<)waMm909&apw+#6kR%3(KawT{ab>vWcf<lfcR*(IuOtglsB$
zWK$_6o60`fRLRIDnTB!6XeQOHnW{m}RI_TPdRQ|x?3$?=)l3?#nRFJ$rVGYq0>-8X
z#%2n}Cd>o9jAn+PZ>9s3nSok_4N+ze*0)@QGUpwXxe%kwypu8uamp;ZDYKNM%tbF{
zE~P1R*-x1(S;{QavRMi6P^a+bYKS-2Y`nQ1;mr*PZ*InTv*zT@dYm^KZr<EV^5(Xe
zH+Ry!x$Ec6y)18`Xx>5xWT;tW3mcLxoK3dmBC;h9>slcuTX-m@g}7`H-LgeW%9f&6
zwv^JcrR<k2m8@)$Y0aVpv~OyekY=gbG)q0ASsD(_(u`>q&8b=RxMnfjnx&Q0EN!o5
z>7+GF*RNT6S<MQCsFh}DD-)osY>>8ca6T8Nt$A3(3Q^k1)3jA!X{+d>tx|%v7Cp4J
zl%lO=A8oB<XsgUpR)rC)YMioGgMzgNx2=Z-Yr`&Bn^D24(SlWH1*_o_tgVD#ZF>Z3
zCnZ?BKEc|{2sVo0Z8W3Um;i5MgNlt~1Y0hw*z$J8R){J#o>puEtJp-BVv`bzt>{r~
zrIcbT`xILxqu6AYw<(NnQ{%j?8q{qyR<PB>x~*Z?ZOy1|(`enMv%1Z2>9$rvx3xXG
zt&`GiU7v32Wpq2m$aXqF+nIoDXG64|V-$NXLfiAOCKh6}op;i9Ax_&xH*J@aw7ux1
z?WHtrFZ*eGB}?07R<<hv!LG(-do?83Ypi0gM+8_e1$#3l*fpnM*W-fSa0~WUQn0tZ
zg1wU#>|MWL?_~uC#b^#Xpg5R-=3qmLgJX0@E}}T{4#iQ3DGuJLIE1+35Z#JHN-B<`
zS8<fmilgjT9F?r%kXg;41ayZQ*BsT5?x?Z4qaM*=h1DI+nC{S=x<ila4#TZGT1nl}
z_UevKT6c8)x}%rXX_{eR^Yb(tWN0ox(YY`~=L0fbh%&UmGPLMoXeq(aMGr%lQVd=8
zF?1!v(6Wo76-K00H$_*2B3*OQbUiH64L40Uqav-r{d88O4VOr_5+dF9h;%0<(p{fO
z_cEfBW>hERl$~r)b#iganG37Vd|Y-GqN<a3Q%-?ZouW&1N(t3j^r+5KN_Ccfs<V<&
zow5sF6~=I?Zr)i98qS(aaMr_yv*8w;&8XqjT%uEF4X5EUoUMf6Y<mo6CuKOhKEv6|
z7%n=%xY!Wm;sU%Y7hzoafaWU17?%)dT%wzCNlC_4^fInensJr=jH{AmTuK0*jaznA
zL!zq&=j##C)o?4WW=wQxaJe2AU4~n9wUVN%?G;^}wCL*kMOQBidrm-gvmw>Z#d&uw
zqPp{O&0UD8ZXvF^MYrmflB&DtRo$hu>Mr|LcO|R3m4E@)XzpsraM$9ZyB;yz4Y%%Y
z#$Zdv4R<SPxZ7UC-ANnnuHSI?vWABWQXZONJxqx5utC<t1!+$%%zE-6+Ea+K9zMu;
z1eW!PA;u#mSWgjdQ%bR(vXAvtGOR~VP#%SmJZh5iRD+VImY_ZLu;ghZX-_jMd9(!M
z(OJo3BpFXDA$i*H7@d^l>G~v3FC%%WAn&D_s+S4zUN%_uazVkH3s=4Qkl-yut6n}R
zdIh%X6+@y|N>shYpyVy3s@}4%>aAp|UOB;g6{h7?lf1VYY<X)5!CMcvyp5#bZAM#O
zEg^b!w&gXFqPLZ3dD{ue+ex*&U0=)F%d~t{Q1;OQ*2jco9~)wQTu|}lBCIbTQhbFN
z>*Ir}Pl&TVF{JvWB<m{%tG-g2^_Bgsuaaebazgeg0m-K(WnVQU`DzKpSC2@(MpE%L
zW0Frxs6IU|`HZCMYb7OLJ5lv@(vq+1mwdgf<fnp~pAJ<0Oi1&yp{kz?>i%4$>d%LC
ze<4=&^FhNe#H)TWWca0I)n5#@{H1i&U-no1m2A~7Cp5njX!+Ho=C6iY{#ru!*CQ=|
zBdPnFv6f#;7=At8@*7FR-%7Up?L^DpNw@r6IN!^*7@FZ2hT$1D$T7Jv$K)A>DMUGj
z4^WK2a*P<@87aXr#URa;QXEqbDoiEAF>;V%6u3+c@=P^YWNL8#dbr3m;CwS$WV8^)
z=xmWOLOjz-6q$CAWjd)M(+yUcUZxnJgIoaS?*JRD1vr)t<ifQ;o>c;cXe}VHwSbhU
z1&RqeP)gMT<%ANbWNHC9$OM!i8&HE{pc-rkYAhS5hueV$TMaa$?SK|y0y^6c7$Gsx
zO0)y8uLU}(cA%T626~xx5Do?fX_gK$EFWY;T##eAU@pQ1^K3C#h;czaP6dTH7Zl@s
zP)c&aBAhR!xnMb{2P;`F2>W_aNzg$x!3V3MVz8Frg7ru-*hmzE%~&z0C8?kuF9wYy
zA8aLy!8SZbCtVD7;e0P!3{fl-qFI<lSTV$gY9WplLb*sSlxOu&Ayy0VaV8|hYauZ%
zhNNUIR7?n=Qo0r@C-hJyTMNkvCZr@_R!E4UYN#Emu~MiWX@?qYE7Xj&Lt2sv>G5_5
z_VrLJ*$%<J9_pmqp>CoT>SfzuI?RQc2o+`{TsR-0!-Z%r%)`G0HWwBnOjt_f!bP~Q
zl*)z65jI@OKvk8Z!b*w@t7$4+O>^N|iVoM|`bL@#H>0JnmSVy>TM8R#CfrJt!tE3r
z?xafLZki4EGNlL|;UY|gkFXJVWHuMcrE-ycM2Hlku;Q^WQWEeACUTKdsvarB`AVi9
zkyCs`Nfje%nvYb|Mfi|DAyQA3B8{{VX+}E{EhR>Dwi7YZVx*PmMA|7S(n)n9-Lw?x
zWjawRMMdcp9c5B{luZdyF2zOR=SK6XVzdy;Mfo%p72>(5nC7EWG8ZkTxo9b!i<Z;H
zXeFDA$|*Ujq-s$$Ek~>ATC|o@qV-fg+DI$WW~>y|QfgF>m!d{mjkc1dXggJncG9J2
zH(ibPvZWZ6Vq$cPjWH=P#-^kg$ChHbR4JBcJF!Bn9^=zYOo-QGVp@zz$$G4qD8)+Y
zdaRu2#46c(OipPrCDo3pX)RVww_~-G9;>H1u|`^tHDjHamNH^`yc09hMy!?W#M-G=
ztds7<y6IM|m+i1DTV(UBz!p+PR!ZdAQYz1u6D(WF<XPB<S=fhJn6KGtyvV{n%+?b*
zwvpu6X1d72e9h``TbQreR-(+d;r^Xene8SdwwEc#={Of>6UBHgO~><bC0<A?aUsdY
zr9>lMOw#dEsu3?Im3Sr7h{N0*R}!#dCHZ(YS&Y}<e)TjPZ@~Fxx*CVMIj$$9IP9<S
zR-zkkC)s!>)s1(P)p#${O%zh)gp|xDO6h!}oMaP~Y(AkTv_v(bCmM-%qM7I<w4|KS
zlS;x!YKc~|oM<O&iB7tl=qB5VUbdXfrG;c6ttW+KF)1Y*$x^zJEGPA3CEG}<NiA80
z^Yt{jrk!l2VTMe0lbv)o*~@lQbc#!{seG!CDy4)}F(swSsY<4hk~36F$#5w(OQot=
zE>+9Wsd^@tYGmnDGn-3k878G?@+l+Bq*~d0s-0m|9k^dN%cgpnN}5h{X*Qit7t-~#
zkS?aBbU9th=F*i+Gc9NMw2~>N)hwT`W{c@sMo8B)@T{{!x|uDdwTzh7Gv&0A71OP3
zIo-}k=?*+*H!G!knO=s@a2Ym}&j^`fM#_{km24rSWNH~TD`%?NTBeazGR<r~qrty*
zIB#UtOe@>SwBfoAT;9!AGrepjOJ}((o6Tp1Y%wck%Wz3Et7L0gHLGQ-*><*()!~v3
z{N2vBvj6P|If`QQ6vaVbn1jAB-%nA6#T3Oue<(nIC=ODTG(}NG=o3rOCzgjPs<M>&
zrXPfUQO!|QwLnod=o{<MH#Wv7s=1t^H0U37=pT)7ifYYLR2%xp4)l@Tg%s6WNtq}s
z1^pmzVmRK!=6N{&$(wRP-jwg>O@+n0iMR45A<Ub^LEa=y@us4kH<hBisXWY^Dogoq
z`azaAsX5+ME%2tAi#OF1ys0t9o0`jcljh+~dWtt0<GiUg%bVIh-qe9Uw7ZZu^;YuV
z^n;9SW;of*=4Ci?Et_*e*_`i}&4tCXnTO+{LRdD7gR)tglFdcCY%WD*b9q=cSKzBm
zupeY)vzn95)q-rUxny%aA)6axvbnijHftW)tfyqNF)o{1v$DDElg*usZ0;_U&ApYf
zh4N4qn$au_r&-v%X5l>04+b?$zF)Hx7HbyXs#%1vW)TN9i!`NKigwKcvzVnktXV2c
zwQu@C7W%=QW~ml5OU(uSU;_HVG0oCk4*j49`oR?RgX5Z|HLF?LKIjKC&<`%uEWMSQ
zm4-f$>7%UdBxU71lr<NktoZ@TT3A9^c^hRFB9v7eqO8(1Wi2`=E6kAA@(5+EETgQl
z6M8}D1JzN=TAiV+H8*9gCn;-V0cCBjpsbpgvg&EdYD`ep)*NMR`zdQDOIf>%C~I#O
zWuu`7Wcqj;JIUKPFJ;Sxcw2sew-uJ~HX*{>#39}$P4jRZl(&^)ysbRK+bYX=o9yIm
z3iN;KC~vFI@V1(px7Cxpt+9Z&HCOO9&CA>LG;cE|cw1|Zx3&Get&`<#-9@~uw~Dt@
zG!H$XY-jppJ3A@cIa;&lLb5$SAlnN|Wat5TyAYA>;*e~Yre!!zD%(pj*<K!z?UiM+
zU3SWL1^PdARJK=VWP8mm+v`c$-dG^pn=53y=9TSwTDBV#vb{AY+uMHG-pR`L?jqUV
zTO~Uv4-Y+{=3x3X2Ro@bIFIJYg)~QgKywt9Xb#@XJA{bl5Qj8}G_8GeOf{xC$|IVi
zvP^TxPR*e}|EG>>j_Qo&sJS&qJ*hbw3p7V_h33$_nnO=(4r4-dwB|HN+pjq~S<TU1
zq&a%4G@4>4=mX(@j;7f>O>>M)=Ylky@2Ba)Vw#5fkru)<Ee_JOG)2=z=nqR#nl2C1
zbY&?`%Wz+XrD-)s)71j~O)r?B>BboJg3D=I^U$=OqG@BCrdzW#-S*LRCqvWSg*4q;
zNjs@91^uAlWH`ae<^?AgmYunv;LP_6&cb5B33ZKA2n$YeP;g39g0mQrou#PYEDsCL
z%2L58hiRw63QjdAII9KWn|?4MI2&Wo4=xv+nn!TzDZy!s3(nT8;B5N@XD1^#y9)(p
zZ>8X(Sjt5+ii_bC7n@gH94otWLB*BtS6qd~iVJE<mk?H5;-KP^rW98(F1t!m#Z?|w
zT$QDYOJ-@8!YVE`r?{#G#Z`mz^@QSTj6r|6Tybe0#igedmocumTC<9)?NeNxjN<Ap
zR9wB4iknJNZko~E45z!<yzb^wvO5>l-T8jqU0AHUp~i6wVcjhb>TYRDcNf#LyA;*k
z<zd}jS*p9`6zx`6-L2+yceS9qYbnKDPw4K(nC@;a*WH>&ck3zLZH(*g)~xPs`*e3F
zqr1Bcb$4&2?x7go1IIu-OdsuGCutAIXr3JOjQIiDQ&>WK_yF$_BD6;wqCL_y?I{K{
zPbo%w$|JO=vW)h~jNnn?v_~DKJ=Gc7Q)6^b9eT#b0@~ADL3=bW?a|Y;$C#i!tvTA$
z_S2qDmiBZP(VpHa+DnC@Zwv@trcdy)lY*BEYu+66jQIh<TUa7^`3Ub7B7#>O61>v1
z;4MZpZz(2t%OirfvP|&GVZjTPi&q^Lyww@OTMO&nI`oW<1%kJ^Lhx#EUp*~&jS0cq
zniITjzu@g;1#fqe;O(svd=$$=->CSQKE=mQDn5?Yd^zYD^8<>nutf3kao#6H6d!zY
zgHM`Pe8srtE5#IFc|`G5mMK1&6?{ru@u{PVuR5dn;24ar4n1RIf#PefP<&ck@abvA
zXG|!*)|}#N`xRd&tN6N$6kl(Z;-^wP^o_co>C^q}r0(ZZnm-3UV}3yQ7nbOLKF#}u
zi0&7MbiXvM`-^GKUyAAe@`&!QEYtmRO7JUj-LH=7{_2eGhZ@sghn}&qK=(IS=zc9N
z`1Q2zHzss{YfksK;XJJN{_Y~(-&>_K5OPBA2>)>m!{*_HlbKwQVe<V9Q&<cgWgo=|
zVTKV08Ah67m|~yIl%fn%9%h)zQihQ^7(Fb*s5yqI78s_+DNH@VFpV*WX)b3Ntq=C@
z6vG(f4AYurn0BASbTSOnUC1!Kl}vydqyqFH6JR(oz~;pOHz)^k&==<W#Xw;(bge^F
zKnRNgaZn6MQ(~YvBnL`SF;E^B1C^y>Kpupx$BF?pCkCnoF;E*+0`-I#XpD)0=5jHh
z4Z*9M5(CCK^pdk;pgp7nIvFw0T_^^6E5#t-gCLz_f()ky*}NL$a&j;iRD=0`HCR{-
zUGXRt6vApy98`nSlo~9K%E3}p4VH)1U}dQqlyh`YVb!3TQ-jrl8m#4%U_GG*8)Is)
zxm*ouqjXSDsX=304Yp?0V0%;vb~0+PyHE}GR;nRtoC?w7Oo-u(5Suqb+_)UdjjN%2
zzY!`dHbVRa6%xYG2@e_}Y03x{C*)8mYJ|$eMyRsX2+8AgNMVhTnlnPxf)T2XE1`PA
z2sOrxP;<Ev(kAGTo-#tlxDjg28lm=t66$1(P<Npb>a8@w6vu~YP7E`BOqiWy!W^fC
zbDR;*4=~}v5+=;|@nHdaN^yt@OVdoa*r$a{F(zCdVZxPVOjzb%c8oJ&b(9HLXP9t}
z)5G;76K*VE!p#*-SnGq?3wlapf(f_gm~gvK4|lRmxVwl6_f|0xYLJi6gJOi~6C>=T
z7~uxBNN&)G<Ojq^VTl;whj{2R#fUg0Mx<#mQXJAErI;8gkBE`VGBF|#!sv{P5p`6I
zRA<CUZBUQYlVYT?K#Vk3h!JfFMi2Ct#)KGY&54orkRIt|#YlIN80oDNqg0NM(m658
z^r=yHQjKysEt<<2(foiKEi6%^{3st4M#ZQ&q(-G_HCi0iqNSJ`Esv<t$}%-7=Y*&d
zSEK5v8m-Q#(OOQA){|<qu|SPBSEx~KREX-(Um6o?v^A$j+oO84lU1YLMQXISN{vzD
ze2g9!V@#hBV<(LmH?GBU<3=n$V8jYbj2J(`$Ak$nCJq@fY1)VtC$v~8X2i-PMy#^T
zh{@wZOo<yYb<~JeXN*{FT#wb0My#>Gh&5LjF>OMK>Cj&q6Gp5xXT;hQdaRQ*V%<eX
zthdTw0iUpRo?#gd+RZ%6a(S7}<yAJ{&$5NZEXz+)tS|{jItE!*nu3mWQf5n&Dq9|g
zK6EL|%6Xbq;C^b3Wvd02t>qQyLs_;l#<I=jEUQh@te#?7W1MAMvn<=5RM<|2WxESm
zwzravQ&Uu&o?_w*C&k&k6z8Vocy3CK=li92VX+kFr>VFw&BVn)DK1S(@#3@`FHNiQ
z@~{-IES2K&6dhNl*tnXL;?;r_uT3fOI`pEAF)7|$F2%KJI<BXrxG^rpTeDKUJ*~t$
z87bafD8+j#r365t1YKYf3|CFC`D%hI$cbD*P2~HliNfM)f}f!h!VHrT2dfEbs+uUy
z$cfU7nkWxf6P2aagj}E#N`XzNxoV<Xs3vL!B~gdd##lAcTwYCRGju{vRTIW|HPM=_
zCfYMfqLZm6x(lm`-pXo{nx&HTER$roR+7!PlH9DE%+0FFe19uhSlmkTb5v58W0K-v
zD=AI2lEpbWS(;Om<>6Mcvb2?yXX&Ie%O=%aD+!+hm8{Jw$@*+H*%)gjo6B2CZH`Xr
zsaDb$ZzWr^tz>&nNp>==WOrdJ*<0C4QF%T^=fxD$$EMgxHpS(&R4#9%@&jzDu!K$V
zlYB~;6jS05o06v4RB=*El_rf;d4x?>ma!>0FQk;blu}38RCR_;)$)3(o^PcZ3)ob1
z1)I_)g_NFVQ^o|FYR$2!_N1QbK>yrb#HM<y*fcf8r|Bs%&GboWc2Y`nQ(8JVWu)^1
zQo682O7qivT9_8o;*gY<rloXoT1%IvjdXcLN>`RiX?aRWD^pTh9hK7687W<x($n>+
zR=Tl3N;g+XX>D3a>u^6~LQ1#hq;z{)Pj{fl?k<wjy;V|%D)1S)AZD1pYKEPxX1Icu
z$rX%DexRBuEU9Mr89pP-h#7IHnvtffnc|F=Da{y}@<=sPSys)+1tFspq>MUR%~WTq
znOZ^5)C;XlV?j03Tv5$vGeSn6kut_aHPf1_X4*44^yk$~cTqLdTUE_cvwW7G6|+oV
zE6Yx{vfQke&CMFw{6H&PSklV!b9`2q6SLw_D=SU6vc)+qTbeVn<&jplvaFSrXN9aX
zD`nNuR<=6R%GPG}Y<(7v1T1J}n=4vbZBEGQb5horXk}Y-t!#Tv&vxLnyQr1zt!i;J
zCv&jqb8MdDaygmH_j6ofF~`BW&k3ByiGv&`O>tatkl{)>jVljxTxBW8DS4Swa~xMK
za9k}<bM=DEHO4ruxg1uIKAO|>8fT1iTx*u&+LJWbDQH}GA;<Mra(%Go_tAZFA2SGh
zUB1}I4RU?CQMoVQU+gO^F80Bi-zW5Ged1uTPns(B6$iz>(x}!~9xnD(mKOV9&F@nt
z<vul6?5h@veYGjNuRbI9HO7j4&E>E{4bgr2q}FGQ7yDYX#lH45-Pf7X`nn5?eZ7^%
zewg$6>Ac*}<mrAkU+d@cOn)w?^ym9){e{J~em>9l3wf<y9IW+AQ?>pgydl4o)BDTA
zwf@S|TECp<`jx!WujXp~)k3YmmS_9x1*N|+R_kvruk~yBV!xi(`;GBhe`~hZ-=1Xq
zI|aSJyRg>ZTUi^RCaD2>QXXI?=>az19^fXKf!wGvke_4+3X9tVFy;n?No_zJY!66N
z?SbN?I8YkZ2g<|kfy&bMfIP?!D3i*7nrjbK3+;j06gyC#Q3e`g?Sba<_JB6T4(OBm
zfHB@4Xw9|<+SBYnXGS0BE^H6<R<;M}L3xlF<ObPEZZJ1459TMC!NL-55MK8|VNe?s
zhqys$nj0(*F@vRXZLmDT4OW(MgUXaVsE%@j)fsNEmKO%=v+`hL0XNuO!41M|KB!M=
zgT@3m*qY-8+mpgzXI2~RF5(7ztGFS0NFHK_xFL43IFy@^hw_u+P+>`NNEp(F#G&Gl
zG+i7jO=v^qk>XHgS#e02mWR~Q;!t&_I8>VwhU#<jP-8)HsJWszq)%%@#zb+bHCG&J
zPYXkxIc=!Bs5sPHRUC%(WSE|khnXpQn4PQ*b5qQ4Zd@78PqD*=CADFGiXRrHv|({d
z7?!4M!^J6axHPU0mq%*Dm1VVId5RlWrj%iIv^HFwsSVfi(r|rN8E!174L4WRhPA2U
zus)>^8xytR)?974Jt+-$X7%CjqS|n8Rc(Ztrbg&#d4!p!N7%{s2sh1)<R+An{4_gK
zSkfMW`D{d()<(o>VMLm4j})iHk<x@dQXXlKRF<_z<Y{h1nN~*B(e_Anrae-dl1A!t
z%1C2Dd!)IdJ)%t)NAziZ#F%K0wC36)?P+PGGpCPq7qv%vtJ*m_$K{xuoMZDj_)pE{
zb4sqTIG5wcshlv*<-~D0Cr#yY#c?`U${D%xxRR?Zg}pxyD_9|ytHJ&11vS?g%jKHO
zb2)9C$?16`XN>1^t=U|zJ<jGj1tZs8n9KE6=0>4@9i_+VQD&SOW%H#`Zk!v<jjE&h
zyfIo>TpH!a`B7oKI4X{7qtaAqv^Xw|mPU=y^0+=)Sy~#E$K_FF5~`>1+-S8>8m&#`
zM(Z=`Xk)B2+FTB!eq0>YCyh~KyfoUHEseIvrP0oeG1^^N8ttttjludoMi;m-rXY{8
z`T7`FpvQ8B+*rP#j1?Bw$M{)lOqk`y#94VvnyQZ#XX&xhY;LSPtBh5a*2m-mGp6LL
zV`@Pis}|~GwE{Z^>-Sg#{xp}@$Fx~yOwYH*jPd$dYqmc2|8jNT&~18Q|G-f-wj~*N
z+=(l;Y#9|>S5_mPbka#DopjPkXJlk#WMpJyWMpJyWMpJy{69{9@B5zfKR$LGTP|Gb
z>T>;jpATV&+=@`J6<4gSq-T|3{V3x|EEC8rlT1{m5Lc#=RA!J@MzyHScGxo45zBnX
zEenmPEOxlE)RD?^$15xQQCUTNS*sdl9r<MgMP(BSWvgYBZ4{K9gQ)Cw__9|G%Kmm#
z4mwde><Hzk6_n#jR8D%)Hoi@56Wi)GS*5pO->}V8^=(wAw_)F~&FxUz{EoUU?9toe
z4!$jI``hx4wyiW_Ml|$oqeX9<jI?ca^lckS+fJL_c6W$vuK~M-9eO+H(%az<xgB-<
z?Rb~oPWto?zC-O0JL(Qum3HVIeTS*~JE$)0a694-zvJ!*d(w`y<L}5j-j33gcC<Zx
z$7o4AW<%Psy84dYk#?LmJmU9YMe0gBA>2Od`aAKiw3GCu3f96Zc#EnKEww^ctqRq`
zD|CylFfFZu>Q)8Lhbml`s_<R4BJ5cev5QxvE?tqkT19DE6}3fFw1!d9TYAN4SrxNI
zR^WW7Vz-Qn)3z#Zm#BD+pyGG+O3<|`VVA5#ouCr$T9u@4?P4u<7jKEXM9bYJtI;mi
z;&$nlw9B--T~v>DVLjgEy5cV1b$5lmXjklVyHZ!$mAl@q(u{W17Qd_Q8M}JR-!)p%
zuGtcHt*)_aw}M@#9qqbZe%IRzcKxou8+4=Huq*7sdb}IMYtoMxl3^HBV;DH^X1FSx
znN<l!XfTXer5LG7GjfAulzoQL7?Uv&!&t~<Y@{*H0mHaemGPL6@vAx$bQlKCwV4Qo
zOx)6#q{md@xv`2j@G8+Ds$>J6{To!3ZqQYx!BkOAuCjYrmD|Is{2oyi8gf<KqpH##
zU6mU`RoR!TYD2ARRkNx$^s0g6Dx7Oqt(IA}J6hE_kgM*VTJ@@7)!);rK}W8_xpp;b
zh1IyLRg<1vgSlG6ky;}VUL%oKqYzPpbL|>~$Qr8IH5Rco4!JcRaW$b~*F?nEB;?m*
zB-E6ByQU(lrXjPYBf4fFyJjM$W+AHvbG7Ci*fkf4H4lX~A4#>KW7k3?*CG_v;+9cM
zdUhQiTXnpp)`=EgCtF&bY7uq1rPrAjSw}6S4(EDxuI1MG7FQP<ab0ZjbvW0n%Ppa<
z?8kMrMb)*IS=U>1-9T~OY#4Q`W!3GDQFjjFy4w=#UMsBoEvX)K;(EAe)T35ZkGn=a
z>BSAQ!8A~dY`{1-V4NE;&JAIYX}~x)V4NHB9@$WuOhaqHcWyBat7A57<Tac&(}1yU
zc#W_DW7`P2OasQY5p}{w-0~VpA6Az=W)HQ5Jz-DYQ=0OgwrB1cEqTxCntOJ~+jH9T
zp0^k71zmYB>V|u9*V{|_@;>Z8_VJFoPjv8ovZL)&9bzB$ANx#)+(#W_AD+MVxsJQf
zces6_<L!$beqZYN`*KIvSDN;|+M)Kfj=8UQ=zXJQ@0%TF-|ATV@cgy!wC#PjBkp^h
zaNqAp`$5;<4?FUH)QR@vR<NJ+?Iza6ns`@j5?#DWcC{weC7N_sZ!%r7iMmD;=3A5N
zx=p^zHHEI%6uW#A&VQS7S7<8DxT$ujrq(r^dY5h*t+;7+nWojXnsz5>I_<dWcEzUG
z4V!*fY6ji78FuAn)Qy@j-<nB3MhF>*ZDELO!7iXhAfZJfu|*-NMI*VzAf*GV0<w{F
zfRNi#k=N3Y-_lXgK`3mQC_*txdI-fWs|91(!aI12=nyTkL$;_6)uKCei|H^e)Ilw_
zi?z5e-r~DNOX!j<u}ih!xvM32nU>NCT53maX&tSlcl4IgfwPZ}3E$OjIR{G1?pQ6i
ztG2wZ)`I7*R?tyeVb^R$t+<u+lvdoe4)6m4UZ?}|fPuH_0ezsud*%T;un*WacEGiX
z1HMfi2yNy-Y^w)STR)K7=7G|-4>Y))0k^Z@)otSkUYk7d+w?)ufiudsb`Z6VgSc%S
zBt55%^{_VHBicldYLh*tP4(0^-P7Al&upWf-Ddk(o9h#8zE8D<KGPQaYFp~-ZMko@
zmA>6pdw5&xk!`(4w~ZcZn?0><^^CUNv)T@Pf47gfy*}CY`*b_#B<--TwWGe#j{8<S
z=_MU_Ty|hAJ1~|V7|RZfWe3Kx17q2NvFs>aqhodKj?=R{FlHSXvkr_|C+MOMj9Dk@
z#2px~PSQtR)HS+F7gmC<-F5nQH|oYcya)V8U+ED&wMX`}9voi}j<3hS`>1F1;P`r6
zpX%{_wI}q=p4i8GQlIY0eXXbTEx45lx3YR}pMbY^&+9WizpwX#zTFG^WH0KYUfehO
zIDCE5cltzM?UQ}2Pr<)*U+**UK7!A4eI8!KzR;K9t=pISKD-z9m3|DjFyR&!yx9E!
z{_nxZqyGO_zhyCu<}r*BF$~EV#zH-pgL*Cx^;`k!x#BSlldfQx{0PI84;ZFGeOH6}
zt`7BG1M0ix2@JEYVVL~{!<<hT=0d&KgL<zI_1*yLz2PYgi*8_8{0zgAFIWo0u@p{X
zDT2mQB*Ib@hoxu%OED6bLJF2*hp-eki>3H2EF~OZDe)|pl5S%u`6ZT8zGEr1fTgr~
zETwN_DWij>%=1{vx{Iak*I3H=iKW~Umhu*{lwZM80o04bi&!eUkEP<bSStCArJ;5V
zwObZyw``hX*)+|wX+~tzNM_UA7@Ovo*|bn&)8a8UEnQ*L@*_5_d|;t(g-vS{Y+7Gs
z(?)|$n<v<`b&XBiPuR5ciA}qCHtkKZX@8wf2m5R~JjJG?8*Dm$#-@`m?7ti@$z}+e
z&5(%AP#l|~1vbM-Yz8T8h8<!v+$@{nx7dtuz-Gj=Y(~1xX5^P_M)}TW)B>B)=GlzC
z&1T?{oiWd|8S5^av0t+p=O>$SOKiqlWHWw+%>+F*6JBI9(S0@(zhyJYZx%AVYL=kX
zEXk-@idC~TuVxuh%_3RNa${<iUskh1P0fnO)U0$x&B~9|tnxw4Y7=T!Usbb4L(Q5e
z)U0()&Du}Ytn*2Qz7;j=O{rObUCjpjYBoHjW}_QwHh!jNlP_ux!_^#4syWze<Vd9E
zC{E4Mf|_F_HHQ>6#}27EZdT3lTWU@?P;=s0H7DIxbMi|yr+im)YC+9u^J-4tR&z#2
z&6(%boOM^t*{{`{^Ha^aB{k<QsyV-+=7OG@3ooj<=)RhZ->SLfx0;7Kd7hx$Jju9u
zigoie@8%iN%_G^(b7O9vUv~3C&CQF)+`M$f&C8G6yz;@#YZGo>Uv=|F!_Au~+`M(o
z&D&4hyz|M;dsA-SUw8AtzMBtEx%udZn~$Hl`Q(c`fZ^@{4tZOGb_Yo04p5vsKnv~w
zBe?@eaR=BTcYvF92ly>_Ksay*#Ix>zblV+}U%CUzcXvRAx~?|w4(QwNfYEUW%=7Mm
zb=MuRU%La&Pj|pAxdYy!JK$H`fuQFOgcsd`=)OA;zjX(a-!2Zdd7L<c;baxVsiPQ9
zU&e6eA%>&(7|xAjIKP77LLI}!;}|Yo#c=sChASU2T${vjeGPKDdl+t>#Bl36hTBgu
z-1&^*-ZX~$8yFrmF+4nt;n7VDkDp_B@)c^bkjo`Du|cwh4N_;YLHZUp$h^P?(Kqa0
zMt2Sy<jdHg(8dPEbJ(DC2OE@MVS~yKY)~y?gW3W%sPABdMi(12FJOb#J#5f^gAF>r
zut9eO8}yd2L4Ow;4Eoq$cnKSf9$<s<J8UrdgF!}@9U_jfLu8d5qK>jd^ksI4dB_f-
z_v{ci&JOV_?2u4rhs5LTkaU$Dk{`1}%13rcn`DRdHFn6@V~5O>?2vVx9kQRYL(XS*
z$eU(|{0(*}XtG1$X?7^O$qvQO*`eesJB&j%m)K;7$rd|IoneRRTkJ6Nf*nTR*kNvt
z9p=mIu+V0Q#dGYibcY?5U$Mi=4|Z5BvcuW}JFM@p!$y}KHZQQl);)IEe!~tszt~}S
zgdO&l*kON{9S-{JaCnIwjvlbX@jG@n`NKlpRfW2%3UybtKpj;J^kuccJX8zly;|VL
z)dIhw7KFN55Ra<`>8e_gAFBoBqgv1=)q=jJ7K}Z$V4hS9)^)XDKUE9PXSLu>s|9~U
zEd))q5S~^G(M`1wKUWJ0Fj@GFS|m2rBH2=l)ETu%-%^Xr3$=*8sYPy1E%IfxD74k0
zcup-!chsW%N-Zis)S|Ya7WEyqXmr)0c|k2&_tc{OMlCwO)S^407QH34=<lk<psyCg
zOKLHCpcdnIYBBkvLT%NB+Nuk+RkuVPbxZVRx5PYjOX$5@;>O()zv7mJx?2*DyCvzW
zTaq8UCFP@A(k9)KzUG#UJ-1|@bW7HCw`4zcOU`Gv<W0LJf5R;WO}7-Dc1zJsw-i5j
zOUYMv1fOw7h)s8dY`G)U8Fz%f<&H2f+!6H69pNBb%a`2|q3w={=iCwLjyod1az~UO
z?uZ6;Rei@DF}m)EdBGjA?ztoO8+XL{<&Jnu?uftZjs$&oB)sH~L=W7N_?<hF{Ba3_
z!U>YWVcEe6n#T!7#0ezh1P7T~ei<i(8cvAEa6-C*6Y?XRP(DDtbOI;zRY*%WaKb!+
z6V^4Hu%F<B^9gFDQ#j$T<3zBJ6X7YGh;HCS{0t|OFZd`9`C5X;M@fW_QXD=?3-~A_
z;iE{wM>)vY@>}?*aDb1BXYo<#Ha;r9#7C9yP#>MgNA+z;CwK5s^E^Ik-Ni@k*Z8RO
z6KbQ2_^4mOM}r<d8eYUlqx<-1{1zWge&bLR<)9|YjZrK&M)TYlBXVO%=EnGCZcM0g
zW8yJxOuE92$&a`(<pVdSO>krSDmP{{xH0ntH)dVq#_T8DnDdDn^QO2lf1Mi(_PMd}
z6gL*#;Kt%-+*tC3gDfpKPSD&qiMVl!<Hl)$8)qbL94Xv52iaMEiyIdXxN-3;H!j`g
z#^smXxbmGF*XFr#eVZFMI^4K<o*TFBa^v=EZru6FjeCpSxL@JMgB~{?UgXB3``mc^
zmK#rga}xxmO^}Q>L9yBd&1(~ks7)YQo8XtV38AJ<h{v=E>54WXKhh?Y588yjs!bRT
zZNfaEO<32o3HymQ;e662yeVzMU)LsreQhE<rA<UPw2AncHj#YMCUH`mBxr3C_PLW3
zr%lp=HpxiZBvQ0VZdRM*x3o#&K${fLYLn7!ZBl-zO)B3t$jfSz`nEP{bhJtHyf$gw
z)h6xN+NASSoAeg7Nxz~^20d*uyr@k^_qECRtu~qb)}{!`n<5!+iekMfn)jv{(VIfD
zH^nb|Q$o#~5|4RP(iLw?e&kIlAG|4j)tfRJ-jsR5o3gHXQ}z>Y%K79?`Rm?Pu<uQU
zr@X1?hBp;I^QMw7-ZV~n(**5JlgOK<IB%L3ylF=Arjg=JbF<zwzvWE}2i~-J)|-}Y
zd(-kuZ(8~8LH^a7)}bb8bi8Tvyf<y#^``CD-n8@6oAwsHX}{u42R&~(ya;v4``&c?
z)|*a#dn9oLC&?;KQb%!;zKoO1L!3nKagtxbNuiFD;&GgmuHvNp7$=pFIH|AUq_KyS
z=1H8iuH&Tr6epd}IO%WTWYEOP@H9?FH*qq4j+4n(e1_P>XUG;lL!H5A=v(*<^8%ki
z-*Cvl;xl|1pAp*ljCc;8k?!C#@+*8s`2lrC$ja(F_>9rTXUq%ujCBv6vESe`&M&Aj
zF5xr&E<O|V@tN=vJ`+8_XX1DGO!5bxC5~{jWR;txj&if~Wp0*v$jzen+$_Js%?fpH
zRy@wlN>{mA`7t-EeB@^JHE!0}<7Um1+^lt-o3)>Ev(9I3*5BY}gC;i{p5|two7`;t
zoSRL)a&yEcH%GR(IqD2IN8jS+m>1j}`o_)iWo}Mrb93T3Zce(x&B?F0Ipqg8r$Lrh
z-{IzrE;nah;O4A*+?@S}n{$3~bKVj+=kIcJL7$roFL86x18y#U$IT^wIH(b7P$Sgl
zsiWFFeOa4l9%}RGy*AIUX!Al{n-`C3^U_sqUVg02D<8FaeNCG;_OyBPq&9C|*XHe~
z+Pw2woA)=g`Jk!Iho`mq=%zLwKiB4yui65!sV$H#ZGk$YEzq~L1?GjefWB!9@E6hr
zp{*^5=d=asj<z7b(iW5-+Je5LEf`&G!Mva?SogFA`;E5X{L&V@C2hgq)fR%jwh&&@
z7NQ5*Li|o!Nd9P0=kuV>=Pgo4y+!)6x5zy77SVfekzer^g}S#W9`_cdtKOpg*jrRS
zdW-s+w`lBni{?ph(Yo#}+E2Yj=d-uyZ+MGA(_0KrdyCOcZ!v!EEhb;RC1TTCB3s@P
zb;etwZ+T113vUU1^OoSRxJyFYTN2NCOVS;0Nq*%mDL=d=eaBlepeAQt@RqE5-je;s
zTXKGROa8966!g8N@RGL_J@A&|civL+$AdZ@K~XFLf5;~&MkFXCLvm&rs^>L=5|0s-
zbcLYgM+BvOfJ6(_?2HCMnI{O!x<*j;6M}L+LDFO$s?GZZ6`mrf=mtT>&j>2{LL4Dz
zsK+7V2*nXcXn{DwNW>AOKr&+ss<Q{g5%DZ>M7m8JkzW!=l<$z3*oLZUhd5%MCyrQm
zi6i!F;)wGTk_;87X7-39;YH#|be}j9za@?&zX_<d@yis;FVj4~%!vFllKEw!#xIM<
z_+{w|zbrrEmz59vvcAeM8x4NhJi#wp*Z5`o3BT-o;+Oq(emU6Zm%~&1a&&`Vj-T<%
z$rpYF7Ty&S@hcR^uh0U&!btoIQuq~qi(e5A_!aRizarh{SLB!cit?Rb(YN^(qr<P5
z=lK=uF27>G=2x7b{EA=USArhD5?<t2qWk<x{FYxye)Fp&qpwn|zDo1@DkJKvNY+<{
zn!YL?(^sV{`l|d$UsXQnt42d#HBacP)-`?Aexk2BpY&CKU0)6M_0{l{z8c-oSL0{;
zYVt*2BWQh%MEV-V>1(v0uQ8Ioh7^5`-_qBF1AR?AtFKA7^)>mWzNUQF*Ys_D&FJWB
z=6QY1x~s3*uk|(Or@rP_^tGU;uZ0)&wdlUS7QfZklHd9|$@uFO>#x(izs`vMI+Fc$
zq2{lP$NY8aioY&D^4FCQ{<_id*Uc0Dx^>N8x1ady&L@98*!S1NQ~r8%!(We|`RmCS
ze}ka?4HEeq6z6Zyg1^B?{svO~4Svht5Dxqe@vOfg-S#)+m;Q$G-QUo+{SBkzZ<y!(
z4ePGIVZZh_oS*)NU-37Bp1%=Z^f#jW{zm-P-$;J@G+8BR>L@|emkFAANYLm#K?`+)
z7LOCObd{jx#{{i>Bxqxgpv{v6ZCxj5`zb*?p9wl>5_EW)pre}v9X}`N<SVgBwunvY
z46#YyA~u;9#3uSiZ1QDdQ)m;L;yGedx<hQruZT_M2eGN|5SvDq*fcK?o7O#I(|$v2
zI=_fbf0x({`ov~<iP(%D5S#HkVl(+eY>`!di#p10(U<ux<{`g@-t${Ro!=6V^IOtY
zeoKDLZz&)7En|=0GEeeb)^&c%e#&n-pZTqz$!~?H`K{<CzZE~{x00`XnQZZ8>I`3|
zZ}Da31z$$r__EOE%i=k{EZyPD@+-cq{NT&_4qrC9eA&Ffm#uqz*?z;9onL&}-{s3e
zpD%}(_;U1sFURlra`K0VnvlLt9o4t#%lbC+P~S%H^=+Z9Z;QwEZRx7M4cD97RzB+6
z#-6@yp47Lk>re-Js&6}=_3fakZ-=M#?dYby9Y5E%6S&S6+0u8YGx`pFOW$E$=sW0}
zz9Y2t9r2vLBi+$=<X8HR@<ZP-pw44n(08nR`i}iZ-*JBFJN~Y|6ZG|+@RGh0J<xaJ
zclu89M~51ZU!jir75cJYVIKMw^xm%sb-yAW_bbv>zal^OE6PW|V(j@9^Q2#~uKN}H
zsb6tE`<0;SSHjbNCA#TX;^%%P`RebIP<Nru_`CEif0udT@1k%1uF&>(#dH3ybjRP7
zU-`Sr4}aHy`iptN-?i@fyY?G@*ZJk|27P}wyyWjj5B%Nuoxhv>@fnIG8JZ^<MkE;|
zlZ;R!8Sxm&NLNTkegw6c4<utiO~yPyGS)Scv7eBP^9hnX`y>;dBAMt0$;8h{Ciy~E
zNdz?)j;zuGS!E=$iWIUc9FSG<ELoLqlU4a8SyjH1Rii^z&GTf{x=U8=*JRcCNmhd%
zSq(3e)#yH1jo*^h<TqKPSfNJqLX8oH8j^*Ycuc5CSA?4UNT?|vgqqP1YUT-{W?d6%
z_7kDzd=hHGzEBHK3AN~kP>Y`lwd9LXCy`L6IH67pLY<L>I#PtXa3IvhvqD|EE!5?g
zQ2+QY)Qyf%H_r=o>#k6@Uki2Tr%(@iLOr}F)T8@CJ$@_HlixyvVvPpP8x2M@8b~%8
z;xVHkT`?N+Bcq{wFdF6wqhVb$8uk;T;e0Y0!M@Q5PZ^EqhS7+h8I9zNu}30fkK&9y
zS}^t)$=E}Ru_qiDd*WGRPr7aF$uEsP<-4&5e<$BF&l`KzU1QIFZR|NejlG~}?1dMN
zz39HN7r!<3lHbNY#RmH{AM7(?u#e<mUpyA<OILz@`BAX1d<gc<6T!Z9E!el81pCgX
zU_U$+>_<0({rFk1pL_|LBnp}o7c^-hXfjgJL`u*U4uYn5HfTz>gQom4Xe!@>rU7*a
z^L)^>?gmZ!b<lKv2F;)sG{cKQGrAu%<F`<E_#GhXD2eFHBw`+t2)!qfc$`GiRT9aM
zNu+!vk$I9t)^!ruPf6r_CQ*2rMA1zW#m`BUd?j1d8L~y+B3sN0vW32pEul@e#B*dz
zx<j_)S7b~1LADI2F_;&~mUWM8*>A{}^NVZ+eX<o^B3sb|vK7B0Tge~tfI2E1(3gb+
z=Am$a-U|ofap6F^Djdj<g#+cIaA2Mk4y^0Kf&ElCa6StM;c4L@x+xsQ&xM2JtI(#-
z2yOb7&}Lo;ZS+lOi|2&4bVq2*uY|VpLueaap>19e+SWaxZNCxP&M%=I^o4eKNoYq8
zgm(N+XeWP!4t3P%(3g!4^U&y^_eMuNZgixpMn`^Zbd--q$2@6ttm{U{erj}_&qgOa
zZFHiWMkju5bds+|mpWr~>03sZd0}+XH=`?_GrH0pqbt8My2=luYhEzA);*(ZzcISb
zFQXgujc$0!=td8WZv4*ZCVz|`bu{SFmxCVjFzBK8K~Fp$^rWjnPktQql#fBrJQ?(?
z>p{<c8uXmcK`%TV^rD+VFMb~MlCMFZIurEiTS1?B5%kfwpf8>a`qG`CFTV=<%8#IL
zUI_Zuy`XQu3Hr{jpdVfe`q6`+AHNIw$)A9wd5UF3ibXQTipMBcx<aw?BZ^f%P^@`^
zVy$ZwYd@h_=M%+-rzkeML9y{OicP*yM=6dvN(<CcMxu@)g*qyprH)FssiX2s>ZtOa
zI%=M$j#_uAqxNg+sPmIL8eXK1M)#?s@muO>@|!wF^Wrf^6ptZUJSJTckI9e3W6B5d
zn0Z1xW?d7H*-yk{&L{C$cuG7L-4Kt(&%|TN7x6g7iN|R{JkChsaioaH#k1mZ>9%-W
zekmSTzKh4r^Wt&qu6W#jEgpA%ipRr?;_>Ldcszb99#4LYCurV0!HDJwB%3FsE9MFL
zk$FP-V4kq9nJ4Tg<_YJMc_KVzo``OkC*o)3iR6oUlH$yhv|yfOB=aOv%#-3-^Q3g!
zJSo34Pb%NdljeEzq;=OkX}>m4IzP>m;YIUgbl*G~zco)Lzs*xLAD&{w@D!56Q__|2
zl>8_>rF;laS=Yi-_LK0G^C>(P-3U*`&%#s5m+&;jg{NsDJk3bqX{3aw#k1jQ>2?U$
zGYwBG-^0`9`S7%LH#}{>4o^Ej!_(o#@N{%PJRQFcPba@aj=oHB%tMMp?<r2YN^$aI
zic>yPoOPYz?57mxe5SbQCdI|iDK7a+ouO}0XP6h%8T5@hBc7wqNO!0+@+<0$@`E~K
zUZBoc_oy@W8|sYni#iitqRvDQs59|9>P+&7I!j*`&oU3iv*^8eR=O&ll^=^|m5<_C
z>$-T>ekz`IK8t6go8sB{xp+4DDxRZniRYLX;yLt9JSW`|&&jXEbIK3#oOwY!XWbLe
z*>A*i&M)y?cu71LJrK{u@5FP-AMreW**woYG|!{==6UI=d0u{Oo>xAa=dJ7JdHbn(
z-uY~vk8Yah<LBo2<g0mszGYruUYHlqH}isY$GjlFGA}4U%nQ~%^Md`xyx{yYFNBxO
z3(*7fLj2CWko++((wD=F%){^^dLLetu7(%o$01z4GrVYB4=>tJ!;8-6@M3f`ycj<Z
zFD75ZOZ2Vq67wRwguaEBq&wjy`BivH`4L{S?uD1^H{m7cS9mFU5MGMkg_n{)A<u|3
zk7SycuF$;vh~||KG;dv_dHV^?JD+Gix<T{tGn!An(3fd}zRXDUWu(xTrQ7sn`6Yc>
z`A%Q9?$Vd-*YsuQCw)1(PhXDT(wCFp^c6;wt{_>uB0rL@C?BLN)-~yh{Y1Lre3Gt2
zH>4}^GwDk5MY>80(p5&1t|CRcD&3Z@$}gp>%6I9ibyvD-zm~2#Kc%bDed%iaR=S$}
zmaZ|Pbq&eZHTjWsP5EG5v!7VkoKM!Z=!SJIer8=uzF603!Me^!)^(&<*QMLmb@`=r
zUHNWZx9(ck?bp_I=cjc&x^G>N-&)s`-_{LAjBX$~x*<P`ZYUq38}^gvhVv=95kHG=
zBwwPNv=H57r06D6qMOp~=%)NKx~Y7RZd!MvoA&GIrt>qp8QqU=#&4sW$?r&D9?}AO
zPYd#6T2MaHg8h^hoX@lnKc|J{D}9T3LEl2(=v&eq`j-5PzNP%2Z&~-~TlO3Jmh+3g
z6+NJD#qa1_$shVQ^H92t-b=UT$I@-(qjcMTD&2NIOSj|a((UA{bccB%-9g`^JMt^(
zj`BmgW8IVP*l(me&M)as^gy~3zmx7Hf26z2L+dVjZ{3w2TX&U@)?NFlb=Uc9-Ho4H
zcayKyJ?4dV4}G)l$*-(?$`9+F{l>cI{Ic#v53GCfJL_KZ$GXovjP9fN(S7-GbYJ-x
z-M61c_nptt{rGuwKlvIxU|vKI(6{J;{3?2&{D>adZ=wgzujoPiE_#ssi9{qbqWp*v
zl@E+)KVd}Y6C=jY7%}<6JY*#1AySx!@=NBS@|}5Tzh)jfKbeQ|TjpW%n|Xv}`H}KL
zeq=w9A32}oNAWZHQSwE8%t-QMq{xrum-1ufyZqRGEkAaC%8%o>^5f*U`~=DN6Xk>b
z#Q9`DiJ#d|k}vjCMzWtG#eOQkw4W;9?Wgu@`>FHOej2~EpC-TUXGo5pDIelz&ZqcU
z@+E%GNbz%|#LwlI@pI*S{M>#WKX-n{&*Qi8^W=9dq4$iWd}Ji&Gb1HmnHT6A^Fn^b
zyik5HFYGtW3+ET}B7VobNd7P{(R=x&@=<>2e3oA(U*%WmoBT@oA-}TU$giAV@~ilr
z{3`h)zeexv*UCrxwe#72oqV<5pl|jY<%j*o`DMR}-`Q`HKlWSnK7OlwjNdw+<G0Dz
z_#OHdzf*q1@0?%pyW~$SD<6>Td_r>a1-(ZKdary(@139MeexT9a6Ty?k}t|fq$nSi
z@5)E#r}8oRt$a$pIG>T?d{(|YpPir1=j6BZ6)DMA<$Lng`I&r8ekb3QALyI&3w=xe
zpdZdJ<wx>I`IY=}FdSo{rILcSLJ?YvcnpC?Du7CgV=8={g^#=NaT6lQB782yI1ow&
z@I)n0JQeUrjYG>5WKukZ!R=Ly1T&I?ucK2ee2x3pCFN2Sd}k9AQYI#)MED6IxTGPb
zr3lObkJLJJNe``4a7n!sg9RxYi&8SUq;ZN&X(>9zflKP8gp~E4OB!H!8h#%9OfrMP
z&r>lvt^RXR!K>ub?Ejgh@H<Fp_kT@NElpuM{60p80*llH57oq+j0pyx2o9-;1sM^G
z(jge6A(mvq6b=R{3Dzk6*B;eV2&_>K3{e66PzfAT`9F75OEW1W!=$XVopLgE%1g_s
zAS0)ubeu{uahlBFU{h*o1U9IU;nGst12@!58yPz7WUO?Mk<tmco`?RYl7ZvP!tuc|
zl6g2jI8Hi;VGJBA8o)3Xj+e`-7@t<b8dNb6#$3v&m<-3R45*lvW&asxdG?>_nPV|K
z!(z?=i+NcW^V9A>YcS<vQO?EUjEf~;0peK-Y%>ZhPbx*{s1%c-QfPomaal9Pr%f<C
z&6JojQ&P@M$r&@H445e`D}rYxri{FpvT`Cgt0LH)V#>>gDL);if_#{Ya$zclu}lWS
zG@d2E7bMbjjz}|LZz6CvIq*4oa5@DrIwi0+WiU4t@HVw954IqmwsL&h&hTkxfKPj1
zcY@QGj=<oIGk!V&hZD~-;BPV+I>%(t0F&XeHh7zMM#|ZssM;B2z|Lq{Ib-DIjFpqY
z)|4||HqHe3I1}Y!ury<E1Hlr@;aM~Qh8WnH0vMPQn3)RLmj?J?Rt}7?0S=5nFB|2&
zY%<{eH82r4mO|djNjWR0fM02Vh3SB632I+10lyM~PYL#CUIBB`84&WxKmfj^gW)*b
zzi=OuU<^=jKht0jFmPWZFa}t-zqvsS<KaFBsR$F{ewT(ZOosbj8No0OSN~a(1r;;l
zF<=d;VA!dDElC$13*Mmm&ulHKSO|}aXjsK!cw8i4KjJtGUMrg-3v7xy^a_Sp@axzV
zDzPaJ3`su6rUWn~#SEL04n4^M_Maz-yD2^Eri_A{GShC#8gl=+btO0Dfg$PV+*AOD
zWSDVN(V-_f;QsX_ahw8El1h^W3Oq?F&EzTYB&jqvNTvB4l@^NBKTCI*O3MROS{b3z
z8g7CsX{L>W38ti(w(};Kl4jZ)G{Isu)1WQ=vvh~ebUa|DlMyq6<03e$Vumb;8G1;}
zFnKY9N@9i^6v37hGeS`WS5nN#10uMRVn)NmjGhfMMj^~tLt)0whZ(07X1u`=Y{@Va
z6hm+&!%RF7f-4zjaWEx8tNQ0kf-#A}mE;DAET1E?LXpTy!$ejdAhOB`k=4MJG{BU!
z4sA(rCLORPy+IvJRXrON^=ve(XX61qn}89C<9v=R@Hu*j2S<+2p%S0tz?Kxim6Q&B
zNw6jr@Fg|e&lv?jXASw_#rZi0Y)TJoNf4&~`I2BwCg4lrIFly}3>cFP_>xSX8)WiA
zk;zNL3|Og5UKwHX8gA!}f(_234aTIM_Xh2JP_*;Wunjh<oli#W0UVbH$bvjT56J_l
zBoA<d@_<m3!J3r8nUn`KJRUF#@qjfH4>+ZGz#EJQf?^ETWDL$^jFZquPlK}tb|}sb
z;<!-6aS6ONWdz5Kf(G8C2G*p8dxIJt6g4~=*6?IR8ziCsodzQfLEpPj<OU^h(!c>7
zGz#9JHRKICC2ue&dSFg^;7xi%<bU3zP^5>XVR}dzp@)qB%*mi=4MoG&P%>f-gB~`F
zO42YWUVq(5qYw={;86y}=s$OoEC@xg#YRZ5Cyhc-Gz!UxQA8yH{7Iqc9J*a2K}i`w
zrDO!=F9Gux<}e9<2nF+)h8!9La~Xjb!oqy!4s&ZTr-eg@66Uo8IW!sOwsPoD!u-}o
zF-(U!Zp>hq3G>{V#4sD?y0d^`F3fjt9K(E=^T8a3g)r}<X$*^D?k7tam?LV6z||B<
zswpa~rszY1vY@8WyqaRuYKj|E|IeVzt0@U=O1Y%|H7K=FH3ceN%9v48W=>66lj=Vg
zc0o<K88zjNt0^C>*kDdgg#&6TnpRUWJZ~gRY8pSxtKn>#B-u2TWz#fd(3k?7M)T~y
zyxI_(7G_y+Mp$r0*tA??)5;?I&zuBX(g0i1{2y}?Y)J=fNf#_i4=hUmf6Pg+C?l{a
z<NwS_{LmM{-3&>(845fR8axrE;AYUgo8iD3;fLIeFzf!GEmCqb%A)(vnFLSL08i5V
zA7>IgNe4Vh59~?*e~d}6CnK;Y<Nu6FoS?D<PGw1w0$Y*-Lzc>-c?xoA6u6QUxRMlj
z%2ZaGqQI4;z?G!3+9;I;88B<iP+2oaWvxjnYZs}kvp{9NaVqN%Q`umS%7z0}Hkzig
z@d%YomME|!%^ZQ7Ig&JU^n{sX3T6(?n>lXG1VhpUL(<HNc{3+XnP5noU`U!dZPd)^
zgJ#Z{F>}_W3D&Hca~8~;H*V(qVKW!ZnP4cJxoFzV#Uo}eSu!DeCgurT%#);;rzb?P
zXT?047a?~h=J_EpFU*R0X-dq?B{8ooieN;Fd3{jK8#5yKkYe60ig{;2%zNV^*pMRF
zkRn*hVm_J{!G;vUh7<>IA{-#_aDXJk0eT`FU<%;?nhyuKv2cJN3I~MQa6p<02jo&X
zpe%;qK!yYQU^rmRgkV61;MIl$&O$igjfdbrhTuPj1JQH{_G1Y4V+c>b1WuB~Kl2fM
zM+Ckj2M#1ZMEo@$B`_f6|GY<Sl)&{t0yky|+?phCyGY>90)czu1nv(LcrZuc(KLa_
zBLto-5ra7RjwBe4^r7nrej@_Ekpt@y6ve-$qXf>Q{GaEjjp~EOj6P^h>fqn%gU*6J
z=#A@xARrC~bNXO3tq;Z{`e3r8gVVtekt9DvPw?R4@<V8zAL7RNAz_vWlY<|UOZ<?s
z$PZ~?G#X$sT8B;}c#IBsj2_sH{(nYe1a9O1`iz7>Op^XEJ>d^C1%DXL`@`IrKP=4p
z;B5HAa>*Z77X7~_qXG7!b!ahyz370w=z-4&owdUexQy|C4kJ!51(IaIUStYro+)r+
z40wx7L7HN~T4calWD43SQ!r+jf;Gt$>>^We7MOxJ&J=<<rVvdtg?NN1Bufl<iguAC
zZEzIrBAU00+?Wk^qFt1xY;Y58a1-sKHfk4*8M|mr+C^u<E_&m3F_^Q9(X?HR4~^d?
zyMz;Ri6rF`Jt3FSyj<eO<dQHem!v7Vq%6uMZB#B9GctIGa>-ecOWwE)#-Ut_re*LA
zW$+E<5uAueNHQLwC*lz_ACGWj@rW=Rk4RJTh_V=iT^NrTGx3Nu8IL#%@rXAbgHsrf
zMAI?&gfT&qIJks3f#&hQ*(hNa2S)-2gAgaQQJgSlaKf6z31<N(ym6ce=5QjK#))JJ
zA0<g`l%CK=(Y!XwjcH&CYNOJW29}^UYRqV()}%J-ENG+NxHcNhX`|7!HkvGHV<gFq
z(U3_(^W2y)%Yoa#jVX)Vm@&hF_s5Mn3*4AD&VljAjYZQO*nZqNNqXb-gg1`ny>S7&
zK55DuR~Ef-W5xrc&l`6ZJTUpZ@o3rui_e=N!Q4aO=m}u%N#O7)VC@+*^n^7@PdE$o
zL@-BBMAP&{vP4gk;N&6j@dWVkByjT-F!GEUYtmV;CWAR^GMcs~lO=14B&8`dFHH%v
z(v-3&O&MU+IpER-VAMs^(qEg7JT&OQk`oTCxy5MOn2DyHh3Ky%mw+9IpyyurYsHb^
z!;z%3K$5{6NhV9=44OB<c{9LvGyeK*!J*T(WPsBq%qok*tg|41!6tyaCd?t|9ao@V
z+yPT9SqlETY0d(gPnOVM=PX%r4xKRwrD7NXYdFbZ7zOJ%O=B1XYdJy~#=?5etzsAt
zYr4?DFcH>uX&b|2SlbnFz*Jb@wPg&`VU0Ixuznx9VPJ;Yu+}?=ZWyfh-a3Z)u;vGc
zxpP?eqY8$_u=XdA1ILeGDPj~$kyR{39h&Z&Sc;j!QmBQc*c_JP*02;miKT=+EF~7P
zl(d7T<OM9Hbg`70!BW}^meR+ulu^f0<}j9muD+B#hozi0mU0KMl(&JU{Anx|G_h1T
zf~BHeEEU6fL(<36&_A6f2o*BtYMR2;G)=2%1`IF+{ui57)7+|><|ov&&`{H2K}}2B
zYFY*ZOacE(TUOKhn3^_fYT6u9)7F-nw!sT?4y~}fn)cS!v_GXn=3GsOhgKLkVKI1N
zNl(o{|8#}`JDRMjV85#wdQ;6XU`3;rnqhNlhFeoJJXq4gp8C&?-cd6$*wIQ?&1frX
zMh9=&sH+)sSj|{vHDiM>?X*?6MuM90Hq;Er5}BZ>X2KCQ16^&I7`*AEuV!(I%@PC)
zS#vf^;cS+s*(^h{S%laux5{Su2{tP<*sNG!v(h%3mFL;4(qXgOGMm-M*sM`wv*r++
zwYJ!-J<DdD0~WI8Y}Q+6v;GtdS#vfUme_1mVYBffn@xIb4hI*EI5eUUZ7}e@Xt2H*
zFuxFZUmUn#JosS3p$!Jsmjuq24BnRl)|Uo;m=2DZ0fv})=z@U>W`hmp9J*lOh<RX$
zfv}Maz!3`%T`(}gVz9vyaKUiO%@c(CFJFFWg3)fCA>BMeZXSB1^ZbOH7aDF}EVy}T
z+s(`KZeHoQd2QLv>tk--sJVG_$c2m3xp{lm%{vEf-h*tp4;k~|FkfDB^HIgk$BS-0
zfxI^k{ugoRKpz@lV0zKuc`@L6Auzq5M|yw<157ydzrgd7!19v8^isg{(!dGR!3#6M
z3NsJwFL1wX@V^|ezdSI)e6Yd-aKgev_Y2Ig80@bE+%KGh;3`4kBtzjeP2mhl;RsPU
zw@Tss1O?U?1@1G2OWPDK&r`V4p>S=P!u2r<H)<3(UleX_QMf%zf%8S--a3W*QxqQT
zQ($~icvPYAc##6*iyFj_P=mxMHAq&eL3)z{>zNuvEozWkqXzj&YEamt21PLOr5$Qe
zUZ4h*E;XpFP=oq7HE7hSK@-e;t4s~rbJU>IrUtzYYS5pi2B9K57=oi8?NWpB5;d6g
zsUe&)hX}$PA{ldtrp+OSG=~r}hqzU9h@UXQ@G^(Qf;l8@n?v%vIiz&VA#K?l(#Omp
zqh=0STjr2GYl7Wn4teY5kUwP(1^XtrUFJ|!F^A$s6WlIy7(ZeT6QkxZSv800O%q&a
za~QSEVQ$SF<|oZzVb28D*&LR3%wc)K99FvKu(o0j>*MCIQ8$OJvN>$enZr)o9QHQM
zVSm~j4w~k0IARV*yXJ7bWDX~Nvw%}#fgr>J$%qA-77Gk177!8(+^SgMC&Yr#5DU__
zSdiz%g3=KS+Ok;C$HanB6ARXsSg>csf^#4iymhhQPl<(KUo3<ru@F_nLcAyzlAc(^
zkBCKLR0MxZEYh1|k(m*Ts3jJ;HL=J~ir{XEMQKMY$_rvq>54^dMJ(#$V$rCJMXM}=
z(JX?sB^JF6vFJ~W#h@vIvn3XzU9lK1iQsIBC7cRN1QC`<CM?l(SYpVqgiu)GR>KlM
z5tf8TSdzBGk~|-llulUEmcx=h7M6@!ShBXll06%ioP)6Bt%oIlDl7&2VJWJFrFbzc
zCB1M2KN5}*qahet;RwAMjxaOf2x^5R+*&xoPljM;g(K2VI3h2EBT6?M(N@9{eLNg7
z>fwl04#8Ot!OIFqyp3?gpAJWYW;hb<h9mJ(2u@ZATNnaz-UI}c2!a9c3W0USfr$lj
z5+Q(#C4p}xgL9>TaixKsrGuemfS+Y;5rhpMmID@+2WFNJc2)pxRs{Z43=UQT1{QvV
z7$vL3D7{IHGBd;|Y7wK{8Zing(x|XUj7mGisJuXoDqUh!TOmeu@R5x=F=~~GQG1RU
zb=t(Jw?T~h)5K`dBu1lMVl-YNMw31<hX3bUfdv3QvOb2usN%q~;=!~Mz_XITrINv?
zQoyDH(PGR1^U4Cd$_B&A0l&%v=gJ4~Dgf&$0<$UxyD9;<3O}NclU02jdi}?l8GRhJ
z^l@%YALl3aabZs%mv;1Vc|jjny81Xs72`%-AGgZ-xIL$jJ8ga3+tA1TX?;9s>f_O_
zJ{~XW<4IrtYf+I5KS9&{1Vi!@2=No#DnB7K_z7v7pOEMI38lkNXv_SBQR649Eq=nD
z<tLm2e!^SlC;TZM^4R=DRN*J$MSddb@ss#}wiFFU6a!Wi0w;?5&y$kCg_6OCQox4N
zz??F`oU*`<vcZsYz>o64nexG#3c#9*z>JE)j!M9d!YLo}*8V>$iu9)t@~5~}e@bZh
zQ_yEWCC~d)O2?nlmi;NC=1*B${**oIPdNwvl(+6f#@e5XD*jZw=uag*e;WVKf1<&0
zV!(4kU^#LBnNQG9KP`jdq=4U~feU4T3uS@tWP|hMfbryk1r>k=6@lp#gYA^`eG;bt
zWnvhTrWpvBfFiugfZqg$@HRur;0P-nhSZiB(x@?{wZ)M3ECXH>2-fQi2`L#esxV{>
z&T!IWX7D4-3|VDn=uKt@wU`-hjhPYlm>Fq@nUNQm8Kuk2Xe-Q&QD<hXGBab(F*8n^
znejH5nV`wcM7zvPyu{2TeP$M?Y;czBS(>(I5wd5wRU2F-dsf=EXXSZ&R_WNY+Oj=s
z)a+Sn%LYTqp7qx4SxDy0MiqNDUbMkYvghz4_8eKY=jcs)4z=t#Zq1$(_P_<+vFBv4
zft9X3r>)p?M%|vX%J!Vow&%PJdoF0&bJ4Cn7lRv|^zC_^lIKZAo~LPf9wB+2Tb1X9
zhCDBA%kxS{p4XP;d7~!JTU+wHb0E)q>+*cCFV9C6c|Km0=aZhifFF^;E|M4MO?d&e
z<OOa`2CGP3kapw+r7JIJEAoO-mlv$E3?`Ah;BCkYK~r9cc4hE>WpIe(MVyKkNhV&T
z>39*Lc#&I;7llT=C~e1!N+({_mg7aE7B5;`@uG7OFM8|oVz3`CMwNIm>BUR<kr@1-
zc!}POmryHS;?`pDg5o7<Ctgyz@shR@FB$cC$tuU-0>w+-M!Xa><E3af1_vmHTrp13
zG)^IeQ`{;}2@RZ*wsA`7;FPwEQ$`JppDmnn4#4(V$00uqrcVW@k{*79tm5GJ;73pk
zKf-~%BY?Lf?chh0E;v0a_z|NHK2I4x;<Ul#*}#tkP4IYj@gqt9(BIMi+B*pR9Bx%x
z78=^Jw5=^G9c|gDY0K7@w(J~e%ig*M*<Wors%XnePg^0uzoEg*LEzqSYubvir>%fC
zv7&Uf6{D`LSY>U+X=^LqhPDzkwUuaBTS@vFWO=z&n&ws!;#P$Q2fhurs&u$jqsFaT
zTimL1z^!`g9AtL6)u_U)COr<!8g7l=<knD&1E+=qr-oZoy4;#k=hmz;2PO@-=526m
zL6cjHb~$ipILP06>oo1HBjl|M;KfK_%qZZ*7&UL*+Va+&0}pbx-g;E=){~wGR*bhn
zZ+aW3<$(+1{WW0}a9xbLw_%k%uwT55py_QyyB;_%9!)YdjlgRWz;cnmW>LUqF={kz
z{pYp>V7f&A87*X$-b5{WQ`n<7r5$=x>4LRVr#G!Kz3H^+&7etdM!WQ8(x<mbFjNpY
zC<0h15|}3nm?s7}Dh^mE0eC6Vf9?rcwaTbvm4!X4EbUljrE8Uqx>a`CRyk-|<!IL`
zCw*(11YZP!Eh03eZKWe^8#QU$Igqx4eQ7(YNZUzI`fG_GFhT^dKol@R4Ddu8FhT<G
zL!$p&5R!>12t^g45ml5<R55B%#W{#7!G2UpdeL921A(_8fXShNt6_lE;efXhfXR{c
zBL*Ro5g@0jbV$a445xEI{>^A6kgG&3vMTJ6Ri#T-jXGI%+GG_Hf7PT<))3edLc^#j
z9i!$P7?7VdYDv%d>qQ9QJ1Af~IBlaIG>v-FHyQ{D4W%PAoC5)JjY1>o34dJ%r7M8J
zAnXNA0o(;)AAygcbb@{7AlOeJABb8(Qvs8}X$RmE1mF&!zve*FLoKC?T233al0G_6
zpdUZ!Ic=ruw3EKmNqWj*uR4aa7)DSSMv53l!9JYkF^qw|IFd1ph5b0kVHgj4azVl{
z5%%ShfMGK1%@qa1RM?+uC$N8g-%l{ignhbo4a02Mt2>{te{T1A?4R5H8pA@^w?}s|
zEQY;%0)5$78cX5FuoSV3rN~EEiW<XG^c5_{)UXu#fTh?WEXAG0{`Gyo#8M*kfJ=vc
z-v`*gzVAGi(oSJ1eH}{~&#;s^g{7<;SjyhVQqC7F<(9CNcM<#7_x%=2h0p^Y9rk_0
z-ak3)`#y@Li6dB=e2AqfxSkVz8A~%&EREh{X?74xb7!zLzlo)V7g$<^>p4lcu(aI5
z(#kh1t>&<_b`neLYgpQNilt4s{*!ebOWS)`+WCy7-6EFuE?{YY2TKQUuyhF5e~Rv5
z>9~uflV4Z{KaORH6)ZzO#xm46mZ7g=8K#b9&_^u84r3Ya9G2nBSVnk-WyCowBi+F=
zavRGiKd_8CfMvAPSVrH#GRAW(V@_ik>n4@~6(i$(#WL;)mhmoO8Gjec1n;m+xP)b*
z2UsTVW0~X+mc?21U*ET=!nK>!e|_JK`nT_!#nmjwsac*@vx1~%MN-X5f|`|)npG4v
ztDR8)^?pB5v*v{QulKv5{_FiNs9Ep4n)SEUZ17smhVyDRx~pd6j+#xNHyb~u=7?oA
zM?O+>)R>y1uc$eursmKGHOCIAISzWg`7Jdkyi{}ItopC-`#}BI_nlXB+9@@sud6xZ
znVK`F)SPug&4DD6bH1oKx1{Dg==Jt1YA$%I=0fNJj}H63p$9zqt>*t9Q{MvLWO@DX
zyg;}I3N+k9L7H+6*QT`P3HP+L5L%!qPzV&-0Bs2^mz0*ao43qOjq|eTbVi*nn@*#1
zGb(+bcqLAL8mEqUkJHWQm}cr+CQkq7oV@4hpU-EXPh};^`@GL{&iUTn7*_V>p4Gjl
zZ;%<D+ilt0H^>Ul?Y151gJ*U34RTcU4RXS>xLpVO2EntM2YKrI26;>R2KhSs2Km?a
z4GO?>yo3Au28H06-r=o%gCg)u@943<+;h6C`*P3eZtWYCf@gN88~O%i;F;aoQ+<OC
ztNR8UXY>s=HTDfQ=k*P?)b<UwF76v_>*yP7AJ#Y6v7v9Ub57r2*P*__?n!-vJv;ga
zdrSKU`?~rD``7mk4ixqc4mS4<4(0a^4%hV!juiI|j-Kcn92?a)IKHWGaAHB<;N;=H
z!KrC|gVVeF24_Uy;B0Rn$jf$+Q0x$Rvm4AtyTRhL8?08l!RECa91gp|X|Wqz9=pM9
zvKu@uyTNO-8+<;y!N10C2+Xt_g8S@-&{(@6yv1&aEU_D+NA2)TZo45~Wrt^S+YQMU
zyCF5%Zb<L68!}~fL$=#K#IVXf#8_Y-V%lpTVjg23VyUqYu`aR?v9;TW*x~z^9F_JV
z&e`@Mu7ma=?uqsxp6&J_-sScozLWML{&n^tfm!w;!6y5V(0Kch@HYF9$TIto=yCgy
z*hu@3_(uDX#C-dZWSf0RYN~xmdY64jW`%u7w#Poyu+pB(eebd7zMlzm-wW-z+;@e2
zsI$mE)OElP&)~KX_0-#kdQ0p>eVz89{<Zd8?t8y|XlR^0m-}97r`&gJgnekd+CDTf
z&ptHSY9E@KVjr4run*0Y+lOW$qitAiA7-3kA7*N_4>RZ4hgoXv!>o(#!)zV)VGhW9
zJ2CqWd2cu5z&)7#F11tk+rQpEEKq147HqZ;3+3B~h3o9YBE|M$QOJ|WF!v2v@5BQ8
zuq0%?Q;-2qW9}O=;91Ol+hfCx=GbtPJC=Liwlg-|YK;xId1J#Jj@WRgB{tmUi4Av~
zV#7VI*l@2cHr(fn4fn5!4G+wW4G->%4G)ct4G(XL4Ua5|4UZm;4UbpFh9~C6h9_HM
z!&8%E!_zxs!!u>E;o0uk2*aw_2xCEPglTUKzLzOB!cr3(VO<m(VQY_#a8$-dIA_O3
zxDLifxF^O&c(%tzc$ddU_)f+~_}9fo1ZKrX1e;<bLgQm2!rNja;E6sXqQ_$+Vk2WC
z;u~Wl67yptl5MdOsj0CM>0PlAnH8}S*`C-)!^&7L_q``J(mXnr%Y845<#OK@v60TA
z*htrbSnhe+^|6uOlGsRJXKbW@Z7i4j-X9wo8W+puzL&;wx$o*2JV!e=GT9m%nVJ$C
znQn-U%#_DQW+9_(SRET>oDmykYK)CC!*?)QYGb3Ui({i~9kEdk$a*{H#74Ow>+OaN
zxCe9JrLkP@dwpzFpfENn*c=-b%8!i-*TqIfiesaqkR^{p);oc@Z^(M5AOoJp+_#8P
z?%QAoLcnY`n%rii#c4KLt!Bu5n~e^K+32*GjV_Pb=!WlI^0?r;mTYFD&u2FJ*O(#q
zZ8iq?nT;X%j;8PyvoW&747qQ!F<xbcXJng=$riIQ1>et<-f1>w%FM=Ww|TT-m3g$W
zz&zTt*F4$`-?wC`F^{$`GLN>kn@2k;&5-*xk9Hk2!}lziA@^+_?Okq$+_!nOf1P=B
zV3v7wu*p0+G~PTqyv;m1vdla>dfYrZzR?W1Z}aG6n|X9<su^<M=FyoIX2^Y;#~4<c
z#~7!Z$C&n*$5=MQ_bM$kkFgywk8xC($2g13V_XN!x$jh}H;?g_n8)}!&13v)&0`?V
zHYT{=JSGI+#T4FZ9urw=9uqxg9uu!Nk4elkk4d(g$E4tUn9>dAF`07nnCvNYo?*2)
z&p5-JXKFO(S!&IB*2U&LTZcK%vB8|@oMX;&9Wv*+Cz<m+JIs0BQgfcK%be$5Z_W!8
zn)8Cq=Dbk8IWJsi&WjYA^P(rrdGSr=JV*fLB@dhPQq#<N>D}hMj4<bAd(C4F_7G&h
zLt{<u5ahl?W3AQ@<i0~=9gfggrzJGj<q3^-n?hqfuFzPoEi~5W3yt-!2|@llG&Z;|
z1ljM<*vOI)WWPgW<5i)tiMgS%$(GRA)a20E^v=-OOj&4bwmUS=uqrgpSP&X#+8Y{Y
zsR@m<E((pawTH$zDnpR_4vlji48eCLg&_AG8s}Xeg4}m#oPS+tTwqpcT(BuLE;K$g
zF1#%?F0w2%E_ysPF1|4Yx$n@pWLs!lYHA2_-=T4t6(PudhsGOLhTz%Nq4B0Yq4Ac@
zq4Cy*q4BmOq4AE2(0FH2XuRt{XuNwuXuPLBG~Qbh8t>~2jrXq&jSpNN8Xw#r8Xw*o
z8Xs928Xr9t8XvC?!E>rZ<CCqS@hSMeq;x}Qe5O1!K6@&ZZ&)45H_iy<n;Jv;mfBFh
zb#W-)))C5gYzXB$=Y;ZIheG-8Nuhktj!?e0G?ee_3g!FPhw=l3q5NQTC_h{m%8wL>
z@}nn0`SDGm{KSG#e)4cAKQ%3spWYqH&xlZdwl`!l*xm3fYBxyhZj;3cp)0G~Wb?XB
z4u{+1w7~ZudE6$C%Wd-7+$NvTZSt>in*uZ4rr<ueDZIsPiY#%PqDS4Pc$FKTIqfzj
zTim7;e1B4Ur`wb%bDOf=?g@rf?g_>M_XN{k_XJCgdxCY5dxEXqJ;71wp5UDAp5Qv@
zp5TV>IPz?FPw*~xPw<^|Pw=mEPYBF%PY5=-Cxo}TCq$OHCq$3CC&V|pCnV;(CnVe4
z6H-&%6Vkif6EZ8@6S6(-iH4PK$bP#gn)bLM_wAl&UFe3~w|k<a!adPh<eum{;GXEI
zcTe<|xF`BL-4p$5-H`ouPYmvNL+;x>F|yPRxo`Kxc(r?CVxD_qvei8?HN`zK-Qb>>
zDR)oIo^nqztaeW_&TvmMHM%ERYTc8pi`|oK9qvhv4Q|MPyC=C0xgq=Qp5!fcL-yM}
z$-mw`DNyL16l``+3fH+OMT*^%q9@#w;+x!%`*u%C9(GSkO>;x;+dU~G+>rZrPd3<7
zla1!oWRp8J+2Tx1wpvq@ZQj&mha)xFX-Q3Xc~X--uGD0&Ej8KaOHKB#NlgySOid2%
zOHB@MNllI{NllI(O-+thr6wolrY0v_Qj^m=Q<F1gsma;y)D*+2)D&YuYKm!ZYKo;M
zHO0CpHO1DRn&PNTO>xdnO>rGeP4R3`P4O;IP4S&fP4TZwO$p3OO$j!ori8bprbL#d
zrbLgYro=a<rX=R4rX<@^@O?_DDd}CQDVY_iDcPRXRKv;?WWQ5WO?y(1`%X=@E=)o0
zJ2ll&k(%l(N=<bgNKN(Br>1&KQd51Msj2?8Dad}OrUv(?Aorb`8d;ix+;?hfygCKX
za!yT6wx*`08&Xp<<*BLJQ>kf&)v0O58L4Te#?&-RZEBizacY{aBQ?#jAqCm*)HK(j
z6y&~B)4ZiA$bF}#`PZkW1qxHsg3YOE;kwkcNO5Xf^h9b}d{YXt->GTI!zsvpr>12@
z3Uc2mv%zjO!`JZTa^F@X<-Q#bquFUOnq3~qeY=ciugz%o`HW^i<h=tkjpiWay~CLM
zUSg!&cf867&tx{5lP!?@-f1*v%8ceL<h2c}jMI$;#_6WL#_5(C<8<pH<8)iQak>NY
z-p<*^=`P57docIC+(@}^|2pIJz%1kRV3Torc$;y0WSMb#6!PP7$a^Q|8>c5B@14fn
zH)O!Gkoz{QG!~fl7z-?$jRn?)#sb?BV}YZ>Sl}!&7Pt-=3q1A40&j`2z}IOk@UJx%
z1THrg1os;Y!ds06k)_6h=rLnKyxLfhm}e|Vwi*l44aR~@xv?O7$~eQY+Bn11Xq;iG
zHO{auHqNkh7-u*(7-u-=7-zT+8E1HQ7-x7(jWc{*#u@(g#u<S^<BVXlaYne#I3rSQ
zoDn@?oDtt-oRL^yoRK_ioRQvboRJa68QEUrOao-TO_2AtVD8%*pxn2^5t!+;1ZKKC
zftemxV5Zj=nCbHcX8Ixb9fZtx7_;9?0+juZR|RG!<_2aaTLLrFI|DN_Wr3Ml$ZQ){
z1ui%34P0)i30!Vn6u8{h9=O~Ad2i?Jz~wH;dwVeVy*xm<Z~wZ$<$+m&%Y#jU%fs6O
zmq(TbE{{TfJPvv9#QebJNyvMrG4~A_@GRuM4J!k)OnU;eESm$ftP2CPY)1mK92J3C
z&Z599*MYz+PkmsPw<Ivj*BO}QUmKVe+#i?~-Wr${SsIuXJr<Z1uMWVojRUiit$|tT
zhQO>$d0<xdRG`qXI#6h83=~>w1BKSbfkInHpwO`)Q0SZ!D0CeP6nb_93caO)LSI*)
z(7!%V7;Fv{hU)@_k>WsM^hBUAz9~=$8Q{X?;Xq+}cc3sM0)^S$fW=^UT1;-I#o}~Y
ztX8MR=5<;e4ktunoEDGEY4O^e7N5^)@vm`Og8Q77@D`^fvczeL9(7vcRZe&=vD1=l
zaaz(lot8|Q(~|9W78zDKi%ff+MV1<8k#&)?$ky&Ga#T8toU@%pu7l1Z&vs{#ce%63
zchXtpU*{|eHaUyJ+nhy_WzM4Lac5C{qq8V6-&vGwa~7p{Ig2tYoJH9l=WGLHzD<z#
zwqWjip_6jojtb{&*8%5jPrY-tx5PQy*Xf+?hs<{n^4?+0eJ^!V?mJ%XoSm5GoSkfS
z&Q3QtXJ^Wtv$K%hHmr8eF*Q2pSZbYftc#s<Y#q)y4#<7GAoK0P?02b?vfuvo&N;zm
z=bUhzb55k#IVTFa@i^qY6APSkl92aKW9}O=;91Ch8|;a>CU;`4#hI9EwI=4;yotFE
zM`EtalbGvqCFXi<iMc*sVy=HpVs3C>Vs3a#Vr~SU`5Qf&m>aK3%uTi==B9Th=4Rlz
zzuE4@Jj1HQJk#F9JWEYto^?@To~=DG&rz9}=Q@~}=h>c^=Utwd=R290=U<nY7i>z*
z3vWxzi!4jbiylwRi*HQKOUzHqOSUEErFSLfWmY8SWqT6y4UqXZLEhVfx$lJu%6&U3
z67yXL67xOviTU1=#C%_8V!j_T-$BTGhcWlPG(oxVcy(favNbV3-H@1{DNoGLLU!A*
zI<dgim{?$`O)Ri3PAsr>Bo;Uz^X-DXw+D0Ir3uP?``0HH1e+5J!gYxSk>bRHC}hUt
zkoitR-aC!CZ^(dWdlOcJ9mEs2)oO9V^LV{htHWWnx;$2^$7Qv8ZC0z#2hZSLW3>kN
z!83TbSgjFwMsM_})f%s|T9YkSYkH^Ent^BVX1lEm4XdmRO?#~iEj8AK)<y8F-FE9j
zN2PV4>!1~K-`0iR<yOdjTNnD*Sr-PItP8{2tP3N{tP7*ZtqbEDtqYTFR>*x@7iQoY
zzS$n@BEw4SBGVr0BFkp$BHIz`B1eUFk?VkUk*D6e$XjAv<m<F9@~^cn3hsyJ<8HMs
ziY&D*iXO8ridS0~C0nhF(hb%{nR4r*>?!MF!)ohdQ=@gUrPjLG)?r=j*kE1kI%Hk!
z*<oGmEwwK8by*kt*IO3{o2`q(b=Jj^V(a4Q3G3qcChOwlVe8`bZtLQVurAK_T9+8?
zktHT~1hU@|$bCnaI2@5BE>C2M#}!%PwMCZre32#oHIXI3eG$liM<DwhSrV^`EJ?OR
zmZWz^mSoBzOS0XOrG{0JrKY`+rIwn=Qd@gusiQKo)O9cdx$nqQ@A3%bz9UQh>mo~o
zO_8PHZIPvsWs#-P<B_HDjgh6vwg}|DBTF+YB9QxzEHkW(EHmwiEVFEmEVCVnEOS&u
zmbnf@mU-$U%e?TsT3=^mnSX6$S#W=3S$Jz?S@c+BS-d*3EZG`amTrhF%fK^hv!^1(
zhSiZ`Q)8sqQX46@bwr9C8zRN7Ly=<7j!3b$G*ayAiWK|TM~Z{Zk>YS&q&RvaQXJnD
zDNY`a6sLDbiZk%6+iY*dX0Us0Cb!pSae6^+^4c5@ug&H0+B_~V#E`r;{~E6?xX)_~
zZ}HlqN4>UqmDiSR@!HZmy|zr5*Ou+}mKaufOH6ycC6*d*iLKpR;;8hNxDI+tJlnk`
z-sRpB-$`$Yf1S4^*yJq<Z}XN!k9$kv8@(mTHg8FKm$xLd!dsH<@h&&4^e#8;@j~|7
z3%PIaaz}-Cx$A&;xu@Q{+}G({?qBO&9^CJR?6((k-`?f%YVY!7t9N<2!Mi+D?p>Ze
z<t;U=_LiC&y``2~Z>g=rTk6>0Ep;98LjKze*>7*Df4#Rf*z7G0*Lh2$C%mQcP2SSv
zVK3yqy`>r9h1|Ed%wW%yncSH&i!)PZ^JdB%j!c=$lPUAKGG#trrp&)4Qx@EpDGP7O
zltqtb%Hma-vSdr9EWI;RmhH}z8&+k?O?xxtmYPhttvyrjsLYhR4ra<d+cV|9lbLe=
zx=eYnDN`QamMM=O&y>eEX3CRonez0m3_R^MQ=aX~tT3$1tT64#K=wNWx$n#hM@43Z
z>p*6Or#`d7*O^)2Uz=GG+@FE$cLs9bnHBNs%!*`dW<|Oovm$#cBMhrE!qk`%mfDQ4
zb!3ENLq@m`Wgz>Vf!udS_}6DdusI{bbr}&okrDAt8Ie4kf$Vn%a^D%d$!&n_w*hkB
z2D`&yu)914yT@g)`+Nqwe~rN&+-HF7w*hkB27A29U{AIf?CG5bd$!xK(y+>~(zMsG
z(o$nsX=^vEbW|Evx(*s3`)z>Sw_&A!ond9L$*?lK&9E|h+^{mf(XcYvW`OLs0dn7l
zRi-_LRhG?$RkkCBRgMb7D%SzSDo?#(m9NvV%D>jID!AXUD!kRODtgSYDqd|^m25Sv
zN;eo*WltGan;H$PEwzT#whqH;#|Fb{*CE4d&kn<CUzcIEf4yOKu-ULWTxVDvJz-cK
z-(*;wJZxB<-fdW&?KP}1x&4s+_CxO5zsBM4uW@<&YdkLh8lTU<Cb-WJ`ENgDzx`|C
zRsJ=}7XO;`PXC&0w|}i^uYawj#=q9q?qBPu^sjXt^h5UB54msuTK_u#+F+A^ZFrl1
zZS=T*ZG5ADZL-Y|*>6AOzWwV=d;IGxoBiu-NBrv?75;Uu1O9cMdjC3Kr+-~=zkgkL
ztAAben15Zo+P^N@>R*>`@UP3B@~<~F`qx`({p)QV{`HOx{`Iay{`H<6{`I~t|N3CF
ze|@;lzdm}xzdpXnzdm``zdpU&zdqaRcbMD`hsEh|*t`yh%j0l(Tn>lN=Wqn~IUM0F
z4oCE;!x67?IFc<6M|!8jk?nR=nD#m<EH#b_Tf3veQR%2~9duN9wmT|(Cmj{RCPzhh
zo1-Fn+))wV=%`4xIV#e-92MCfN2O_x1G3)^$bCC1T?ZVMo_a^6uhUT(-0y(ww*zwD
zj>>qoqcYj*s7yCFDzm2?8%&Lk4VGHR23v<?gX@q3^4|`~emgb<n;jd%b&d_u6OIk>
zO^yx8!w$%PJ0SP%s4}_ZRTgKw%I1w%xjgYIk1Jl~^Tn%z`{GsME%B=8(Rfv|C0>=@
z8L!HA$E!_y<JFd$c(tuPUhO&<ul8(@SNl%JtAkDP>hQLBb@X_=I=(SpootI&!!zKj
zvpw;Rraf`Ue#asA9pC6W5Z~yjk8kvK#y1A{$07S2hun93W3n~AG2IZ~m^~HWWNM6W
zved>m**fBzT!-S2{f<NKJH9E{9N!eKi*Jgah;K?Bjzji44!Q5R)1>FVT^@_m<AU6`
z&*BV1<~t18?<nNHlPwl!dMD(*A=7QzYuRk6v23=rTQ<8O^X-A`w-0jP!6wV*@HWfl
zC}hKvkoitS_B#u?Z_^%2jqQk~#&y6_<EgjQ_&O~$!Tpw+@K#Gr^q8e4*=ngtH&|-2
zr!2LmMoX=&!&2)yWU2M+u+;jxEVaRAOKrH$QX4&CsZAcX)TVb^YO}qTEhatp?ec`T
zcwFHvK3{lCP|toRTf$q?JHuPDkn1+>4R5uzhqt;Q^X-A`w-0jP!KU!m@V4;QC}hKv
zkoitS_B#u?Z_}ReHrtW#HrIjhHcx$co3AsxEx13tEqW}xE!i60mTm}d%bp6?nHs}&
zwvKR}>rlAPvm;#R>k8Keo5OX{6XCk#;c#7gcepOw8+Mu89+%DQak)Gmm(S;M1^0Pe
z(W4$$vc=;{@ASB`-JW{WUQfNP-Ba&6=&AQ?_tg7Ndg_Bsp8Du<Pkpk@Q=i`Dsn7O!
zwwv_ax9fmsyRXx;J*eltldYcZ=?2gCEabaQjh-F04$lskp8XCsdv-)26P|?3cN((a
zS;&2x-07V*Z+fT8lium`rFRDRrFTY;rgtV=(mS)==?2r@bc3xu-QYTyZt$H<Hw2r~
z4bkK2hGbj1A-yZzknKtDGU>T**MamdUuSw(P|tlQThqI;knc7%rgz&q(z{)H?mO6=
z-W`QJcv9uQO>URR<o5YY?%+NX<i1VrWQ)n2?KbT(?KSPOwVU?14w@kMZQ2uTGVO^T
zH|<HbnIQLV+G{&v+Uq)C+Ux5y?G5fX?TsEY?M=3t_GV9+8f_h>M%N)zqp!=<7;H8*
zMo*X;lZQ=>*<KUmzJvQ*p5Q*8F9_N1;J#!_a9_4NxZl<u-0wOVgxq&<f3PXIKYBd4
zKiL+9+;_0ab|l#3IuLB~bq1TF$AV4C)?iciRIu6B5o~rH3O4(?g3Zwr!RF-QU~{%N
z=&^ZS9-q(Ui5_)%k}WPzw%c{U*6upsI_Ns!JLx(QJ?=V?Y;zsR_P8MT?K<e|bV2Uh
zbuiiLI+#7>I%Ml`LH65qD0;$mD0$cgxo=mC&6{lT`I0Tsqsf+Rce2&io^17<Otwak
zCtH(k$<}O75^~?kHeY8Fa^K0e?5X5oTSpRd-^s(#6G_N@C%rzOEtmU-thcS*mdkxZ
z20RP7Z(paaJ$lU6o;_vj@O9Zbq9<$}*<RaGpD%he3wduJ=Dr~Vp6!Vq_jN{(XHP{>
z_`0Gevb|AXw%ga~JL&7p_V`X_IrrU@y$Jq@zKbqevHtmIMAukt#j~G}6D?Ql5+h6A
z5?kJ0D3)IOCH)V7#=nFAkA4S#7yk|XTl|CnR>S{>|6jw`fZvz+`|$52z6Sg(;qUO@
zN_-9YT?zk&{%zky7nR5Rmx-R|TGi*cIkZq5{bm?{o)!Pv{;AmWd{BL^g67-A+K(<#
zpAUb=zvIsdzf1pyKQF!(z9xTecrSWScyIiJ@7<4|fv*F8U&G($>w(wP@H6mr!TU*k
zKfXTrS>k8l>xAEx_!;<m;k6`w2K~D6y(PRSy>}m6zvIFJ(fi0KwGQL$SBO)~A5`n%
zd*!U~)n@4$@O2*Seq9_HVo>YzR=Q6#A4;lqy5x>>vE$~6YQ0RoF;RWj#k5BFIp_SN
zQj|aRU$uVtGyWZ~BmOS_8(vR*EqqO0S9~vgPhMaAEclsto$<5cXXf?BYr$*cb;oPP
zYldsbKX~o^_}_dV;P*BBeZC*?dK$hS-xqj44d0LN4}2aCKM&t0_`DK7FW)b?9*Nh(
z_YJOB;`Q?VgP$d?0pCaXU5RU;-%q@D39pIkOZOGtOX3>v{e{mWaSixB!)KMa2KxQR
zYnO0MeBbffC0sLId*4MDmAyDLB6`oSR{P-A-&`hoH|F*zuGu$_c8H$5nY4zumJ5vc
zi0)F0+8^$nd7|^oowVlozW(cP633q$toBRj_P>davFp{oiLRL~+LFIi`{$LeKZ%1w
zeogljuj}uNkBNQ1t>^u;;@gHou}iy*_5kh$!@qwaT#j0`zw$h@#pddA+B3LrQ+i(&
z6|as_`>k-<HnB44Rr}6*)l;Ixvr6qh{2Bj__aXi+{u|zp_*(dyyf5*+@I85d;%C9n
z#QPLJD}83(uXrtZO}uaMTJf5B|KeKUn(#ixwZb*y{fujgYs&i?*BaNH_cz`PyeDd(
z=grLBGri8>y`+1p?|Zn{bkE`5;~%{Dr)dx9=Ky}cAAg_E1Kj(5+yi_r;QcgwKRzGu
zc{Kbyd`{r=YWR8iyukHncs+b>;CeN@UOqpt9vZF(pCec=4cCj$6Rf9(dw|asthdDV
z=JN&jL*o75a|ZWI;{D?D2KQ6q{p528_gmuq=JN+XOWXr|4&iqt?g2iJ@LCf00G~^E
zFNu4A&nJ8qiF<(0DSTFmdw|a?T#Lj#z~>gORpK7t^9ySsaS!l0hP9Ho2lzb0T1wml
ze6C@wCGG(}-*7J^?g2jMaIYlXGj-nKUP{~p`nkt@FX5ikz3+qbUokQudM}JtbzuCn
zb4BlKK~)dB<{TBhS3Z#2L-0Be|FKW>j&yOqDF5K}e9_~Ls5&v^m8-?62hOT`QSiVY
zMYnuW)s51&S47u?|EKE5mT^B2Cp#{tJ&o7Za(l1n91~Ra<VUAs;>1s$S9Rt3+Y7|8
z_g+x-<@V6k;^?q<>CE7|-G9Rv(VkbM>dm8#pNqr)?w~V<>#R+w6s?cmr0UO$Pt=M-
z8-~-F#QXBbvX#Ok%Tzr|{cMwH8s%4Y=^rmWB^t}NtNQeH>LuY`H(k}Ki$4BHG|Z#@
zKs8~|h98OgFAl1@HSG37V%sf$Q}xUE+W(1KQw7x&+*jkiep75ZIZf5GNf*B$HawM8
zb#2<$FNyW<?N{|}=ASPYtN(ft)hyh%MK_NV;!Lxuck@f%6QwtlQjNoXz9{~pC|*88
z)j#|h|BmY*{x1F-u7~(q_?lc7@xAapxjy1&!Oz5X5<e?`X0DfbEqF~_H}P8Wnz?@B
zTHu;+9mTc6HRF1UYl&;hbrshd*PQDs-V3}ZTxaoK;XUJei}w=mDc4=R*Lcsl{^DN1
zJ%M`z>k{r2+%sH{aWCPXQgs>j8tplKuEV{Edy?xk?p55gs$Rohrai6KZQSd)=ed64
zS->-aXP9~`oE1DXT+i_=;hDlSO}!Y-8l5?=?{F6BOmdxvvr1={>ph%hI@5aH$Fq)S
z9?m}g!LxswY5@0v*Mj}@``iz%e4w9RPwxwG_WSYuRDbYB`swp<pLpP`Mm0d6qu}go
zR0FtgJotYa)c}2NhxO2KJ-Cm++1GHrxSzm!YPg=<S75z0TyO3#aP~F4AKYi)erb5W
zxZlA2)bM`7{iVJG_glmJ&HV@VgNFNo`w;9G4fhN8BiK(G?kDa`u-`P?Z`_|?KWexi
zxlh4<mAGHIU%`HsxSzRi!G4#x-?@Lmd60M>xR1ekk$7IXpTT*Oc%Hbg!FiK--nhTP
zd6ak_xzE9Qm3Usc-@$p7c%HfM!FiW>-nsw5&k}0@_d)nwi8X-xA-tBv8o+%K-b-Q)
z;Qk1oMPd!$J_(;yVh!Ma3D+XA25{emYn507xPQW0NUQ<eM`5ib)&RYq;@Ow5rdVI8
zufkeOtO49#;a*6r0o-TdUP-J0+;8DtN~{6gci~=3tO4AAVJ}Fm0o;dSuSl!`+>c=|
zNvr|fmtn6->^Iz>VJ}Lo0o<oyuS%=|+^=CTOYCRdw_&eKtO4A=;Vek30o=#otVrya
zdOydrFQEqD*{8k^XH8<i)o~o2eTn^;`#hXgiTzsd_jvXt^mFd}c=jcnc{=-j7hP2P
z;;0{s-tV4MbHJ@H{!#RP^>>~J$}UtqA$mV3%GD64B@0r6MenmWsQF;;SdZwv!<4Hz
z@V?iYhl<{VXVkoKul1**cfp-%ZaBUCS<&<9ooaq~qx=cc^NSbN9Pyd$xae6uL(LPH
z+;Xuvm3o9~Al5>o;c;>5=utIaOg{de=>D#QY9_9m<-Ko3cTYsk8%ym$(e>|zRAX_S
zSN@_{bnW?8%^%gDxy8xn$5Tzl`?9^{=i=nlE7d&G)ZHXH+cv7Xr2UVZh3~O0HJ|kS
z{R460Uq-6=c;BzO`ekuqX1<zNesarTalHEH)FW`8+<51^;#lj?)%^1FyYt1-D+_Wx
z1@_gQzx0WY8-<!@?!D!C(SCDQ%{9Nd`Z;mrhB`IhJbYxi@b)!P&%%BChb`yDVUJbK
zJ5MbPiMDl`ntPreJXN$#o}%WT7v3lmhte+UiFhu~{^BR%-~(N19{Th4A>zRP8`WHt
zG#(Q0ECw|ny{mPKChaWsTs(IlHhv@a?;57&rB5z;Tr_^wK|LDJ>1Q{0ioHKFs`=@w
zX@kX{L0?c$$8-JP&^)pGib9^JR(zlTsA%|FqZt5afs0o?B6jXMqwwIRUtKA-Kj);G
z0qe%#yO)XjsRQ%YP{;2?op%<^7+7b9f0__mpSVfQU!$(MQq+F)EX^cXm&Qzuh?>PO
zsCjH`q(nIPJ*?)k{IbDf<8=WwpG|n?B2o2FC(S%q_a?6zE-KITs(Eed=`q5Q{5{P`
zSSP11_^(*^*V$@*n{nrF#F`KPO*0kN)mfJf6|3GWQuCap=`vwYyrt&4*|8sq6{jbu
z`EK6W1EMT+3C(O+w-@ZWPb}~Lm74b!hNlQy&3HBUE&lklSY~cf^B?|<f5&qm{x1F-
zo(J)@@HKfZ#P`DY<oOUk3w|b^6Y;a+XXbekuLZA(=SI9%yk?#saV>C7c#g!i!ZqW0
z64w&fl;=uZYg}`lFY#XBJ>fYM?-kxNo;UGc;yvZL6Yn+NbDlqOFW{cwITZH_?in?Y
z!d{|1rO&0f*Kp7Ae2RM!_ax7$uvcl%^1O<B8TYiBTVb!$p4WLoJPUXxc#g%hf@g;3
zSv*U4rg*N!vxa9*&9`tC=}hW#E}m69vpnzOS;jNXb1$BCJo9S)g<3#00eT?K!B8ux
zX7D@=wS;O4)E1nhu-0JB;rSSA5!NK0ld)D|&Ek0(YZ=xw?3pw-L#?Bl$MZAPLaK>8
zM?<ZonyK?1SWBs<>T@;LTCBM|Ut=xCnv6Y`=4`0dRI_>BhFVTFU7x$L)?>|A^EdPY
z>IwQBj=chVhMLErmrzg9=W^^d*mKl;4!wwal0K(nufm?C=5^?0)YEuwhh9fLPoLkh
z7h+Gu9!_&S^h)ZPJkLWfrJl-jJ@i`Yxjf%PFQ%T%bN&ZKxt`7QKJ;?x>H6Fcy`FkL
z^nUz<z5gki0T>5-_4m{C`-}%ZC^}6u0ONvZZ|JA@V|;Ljsh>U%<Aj4}`swpBURZEv
zKV1*whEMP8rx`%!y`lH_(|RzDSUsbk){F5(>Jg1*0LB$Zk7~5uj4!_H&}ar=oY51}
z=zcNY`1eAMW&p+=d%o4^elz}fe!NCAfR00;_iMOc6dq~YsL_66T=H0#Ml*oU3&VcY
zXa>-63hY-6_bcNS==~b*XT~ki`!(F}3cp-gpwW3?9CM@4Xa>-EGdNEg%>ayRZm82}
z2GDtEIFA~hN9g^8bD;NYcwQOrK=0S^Jj0AjxCeT_hUZ=3pR`M(8Gv!n16>-;06H%R
z^+dyZ!ng=}zlQZj;Un#=Ml*nplb~K{Sg#ab`l>^t89>KPQ13LXcZ{E)_iI=W8An0A
z)UaMEJoUAv(F~yDDyX*->n-CesK*lPG2<-g{Sxan<1MJ?66-nRE~xhs>%GEX-#ja6
z2GDUB^b3jog7Fyi6N&wVaT)X*iT#H08T2EG{fKcI^ec(|it!rsGl~6-aU1kIiT#f8
z8}vho{g81S^h=5TlJOk$Q;GeQaUJwqiT#%G9rR;~{g`nc^lORzn(-d=bBX<&aUb-1
ziT$4OAN(wF24EZrzbkPDU_1z~C2<B|TnO(aaRy*~2%kmb48S-MKC8qTfbk++i^Lg#
zaU)!-#2J9`BdmqQ8Gvyltd+zWfbk@(rNkM4aV4y^#2J9`CEN>%GXUdExK|Qq0LGhe
zFD1?Zj6308OPm21f5KjnI0G;ag}owi24Fl2dr9Iv$+#5un#37^@hR*@i8BD>RM@K$
zX8^{lu$Lvy0E}B<uS=YF8Nb3=kT?S{j)k)#aRy*K3uj5<48XV+&YHv-fblJyMTzq`
z<6Jna5@!I$yKt5z&H#*i;jBxX0T};6Es%%@7zabGkcbx;4?``Hh$k2qL#>fG128^@
zS|o7>V4MuKO5zN_co}M$#2J8bGt@eXc!%*b)Iy1Ph;cO3N{M)h@if#@i8BD>YN)jm
zX8^|6P>Utb0F1MtR!hWdjJKhdOT=@GyP?)goB<erLobks2N{P$uaGzcFdm0qA`wqA
zE{9$taRy*~4!uYs9@TL=_I?R7fWqt0%Ov7i#_iDSB;sAh@6Zb+&H#+#p;t=8%Z%rt
zmrBIbjO(G-O2pfY@1Yk<#N&+fp;t@5>k98fFPDhtb=;4=Uqa8P-rooKzhcxG(fj=)
ziU%0~QoZQ?Uy0%ax;AeRz1hm#3<0n6@TUhvZ{|bA5Bzm@m+1ZYGQ|@NT>^UYTMsL~
zV8-UNqW7i0D&C;1^$pSc<S!L}u+=|O^xpqrZl;0jY75y!Z{QKdCtUG1@CiPH;uQk>
z9uvJgKT-U`9q0cmdc~I9%mnN9n~o<%@3acVH~b;{mgxERMVhg2ouBD05k2Q#SNy}v
z|9f2YL=NO;GPo~qpDGqTSN}xu5g&hZyXe_&%gu0bAHO;l6Fqa<6+dy&iM8U?H#VC2
zaP}MYXq!0o!cP@nG5ma`I2CA9yhYy3KZ#Ry?<xLb!j6<UHThkdDREy-yRl1jzu%(x
zjLV<@sp!7zTE%P3$zCeD8<s16W0B=`(QP_OGb`>}Titol^=h@^J62q^LUdj8sNy}=
zM4k{`r4K0nqw=jy;^aSzX(q;VvH1u85-0DdSA0la;SJ(sg;DV$4I3tk&M$W<ex$MG
z3eowC)w!7)&fS5ZJSjTuF~yf04nHb<AO3}AbUdfWp4~2dS6;37ldiXaC42?1(oB!%
zx-ScQkM_9YQ?9(&D^9qUD_-TAp>K)fpYKro%C+#+rsG#m%3%hm8`tFnS3Lft;#&ff
z=Za(ZcPZZGrfEyXu_aR!|8lGO&*G@uo5Lhfmu@qECyqKcC_d(nX%CBzm)}&p%w3b;
z7ag@D6+d&2=^D}g`acNsVBNcK%w3{=i&ybA;bGInkyq~`jD&Uafs212j#Qmg{LSzF
zQzpF6Urd+^>uTiFm%!y)toWSYzjL2B{O}~j>-_QTv*NHhqWGOBo|-D!Zph{^8`SO7
zzkXP>e*1;ud*sg!i`M45a~Kcm{4-r!MN49^;(wmsyHm6*n@N}u`$Bwuw>Wg$1;q!w
zH2WcO@WM|OFZA-TPsPFQZz_H$@sHW!z~dhg=ET19TD(~t81s<gi~e%&ZNhV?B!^L<
zPrcdwglK;H8pR*IQ~R`N9(NmITI_4@TYe*&nvW<x>4OUg#s0^Qgn_XSe)Q6JV*jO`
zieLKp_6D(U(}RSWv2T9b^h41Yd{FUC|FkxWz3+D^-s$uITo8L_lAnS!q%Znci#<)(
z<}f+*<$w1r74G|AQG8U^9v8bm`b6<k-+cEUvD^H%;-~)i<WpkT_WK8Ts^x=3!_TU5
z9w1KO2e)*Hoo8NEyw$~@-z9cjSTew0Iesj5%<Uvj0q2U#LUYCT9U;YM4f^_OQSblV
z0I#*-XTtUSyOo|e<gSgP?wwxZEQq`K*W;q@62}1FwdzH&t?)a=dyV+n55?BXUn%};
zWa@3P<xnYcBE*BudqdRz_>AJiMt2?(HTMtjVq>1YU2Kj$Gr*4x-z}VP78B<}JX!7I
zV$<hg#g~o0?JlwD(tP4*h^u*TjMzB-#{>M?^iiUE*8hmp!MSeY-kU_#QlH|}Cf#$J
z*s$^&#j8#JV4A3`x@Lf1n_3_$woWI`h<LX8yM$xMpA_F_zUd~h-hGwg-KM{EL9A=s
zGQhuG{F+$1uY@=$;^Ax)#hS)q#m8NK=q0h*y;<>cv+n#*tlIHo#m^PKyhp6u@&R#P
z#C`p5rLb4+9N_C__X)A`TjI!wx7#*JtXTTI;_v46jS}UBQR38auAUdJ7iIZxDn4)i
z%l{FjgNhWdx8Tdai;^!M9N_oz3xw_6{lwW3&u9CsD1Kop&hy0SEq0w0%YN5O93Rg4
zOOD?lmj3Kx#sA^Y_;<_$((l5*VLp&v3tp3XL3%HEPv!^lv*2e^JRy8m`pm#ZqV9y(
zLf6E+AzUk6v+nz%wZJuD9ue0H*G$))aV;&lrpznCTGN_?){VXnyccv&m}i80MfVK2
zRMf@jUgAAv-VyIL-gEGx0S2MHKzo9DNZ2d1XLMbg_7d(Xz$C;=;$Fi&r~86%FVdc5
zo)Y#d?O9z1$GuE@nt4my>$vB^s{|N^&O$z(3Fa~3tk9X!b#ppPaHg2oq_YNRj`>YI
zi+CoP=fty$XIAl@c$V=@Gw%s!ozA@OtHfGBH32XX@t{~Mux9AGJl2w-SW|Rf6l)FE
z9Og%<7C}uyj6^&s)GDf3%$GtfqngINDb_lydAhF;Ya!M|#8AZTL#@P`srXc^rC3v$
zSA|+jHCOjpVJ)Vbtn;i`tFdM?--@*yYdT^s;$5NEQ_W}o6?y^n1f7S)UV%MB@v+cL
zsHZS53%!PVj_&KiUPL`f=V`H5Vb4;0E%Y+#Y0TR~ucMx)`xvnoVoyX2M?5a{O6r-+
z=Rz-~o~rY@*lV%pDt;GwG4*7f=fz%)JzMd;(95Z(Gw%z%o_fCSr^Q(SX9C24!~?^u
zKr@5R2jeV(GX-Ko;)P+>pqYdDVVFf|CSjf!W)+%Qm@kG|hGrU_H^x~9XCB2L!z@HI
zk<KIItb{X@;*(*PqM1tPm2uX>nM?7@FpJSlrt{1=tKrP1_-2^pXr_bNj(9eh^=Rf}
z{uyRLnh61e5)TctBF&7<N5d>hGbPNH#7o1hNi(O;Pvb0#GpXXKVOFJ?mHBFzWof2m
z-Wq0Int64fD$c?*6YD%S&dNA5D?S@$X_~2-*M?b}W^SF|##tO^a>TgAbHl7oGduI$
zFw4_S53@b-oG|O-%&+)wzygE`m<I=}K$wB~aKI9TDVP@rtU;KA{VIS(2$L{R4p@aS
z3-jfGWeC$SZw^?8FpuubMJz;^h<S9tN`#r1PX{bTm`dl>5o;mlQv5n#F~VfbvjbKm
z%*K2>U^&8c%)0~DBh1JAJ77V=ggOt8SP?O!;^P5J5~c)fNjx@SO~Rba&jS`EOv*ex
zU{%7b%+~{!B}~h_Jz!nJyv*MN7A8#0JU(D$!pzL)1C}OC&AdKfZNl8l?*kSmOwK$%
zV0FUm%=ZJ9Crq#N{)qJv^8@zBKZyOGA`XCcfd7@8rr&2hAX|BwUXOKw%!jAx{a7FP
z__EXVc~~cS>*0R-ysQ_z^w)m69@Y(>{AE8~FY5>Qf7nm!!8$_Vk$ze)))Rb&ep*k~
z6?T5oPwUP4g4ohe_k(qYX%+o+zgTbh_QihU09bc8_j*6wZ`L0o2l{D0unuwcPx@)U
zupY79)=&G1b%{Cc{j}d$pZLb65eL9J#S1^xXuq;v5optBKOfa~i@NtT+V8r40oY%|
z^8naCr(?X|qS1L_J>#xxH9AkMYcwp^=)CFr24H^;&m&;}oX+uTwMOTa^^R*E)#yC4
z?os-HM(3UNkAD_x!~w7la!0*J^@8<~3Zq8#gmsZGcWJ}{=)PaT{u<RI)=BI!jp`Na
zB_IApBMyLdlPj;*sNU)N31EK>>!H$7w8u57m#n9_mTOc`Sy%adhejNL?lT7LuTeeL
zbr!(>8rEy2x7^>QQ9ajn7r_1+)_bMD$h{i%1J+?28#L+{tjE0krbZk9>oT<?HR?C4
z&%FK*jW__-X|{MZ>Q}7Syn2^L902P!RVOv-cdXw$f3Zd!fUe^J_SdjqDm~}nNgDN2
zUDpBZuVKGc`pykmjruX`Jl}qy5eL9}PxIXx^>fyJ5`#730Q9^JV1Etg0l@w_9q6_T
z8qEu=2VMB7MjQa^LfhZeXx?Cb=<$y<;sA7=2(Z6~^NP}o4wYy$&#-Rv^felB0D5i$
zu)l`$5MckDj?{caqj`z-q{odKaR9om1oM`L^A_t%fc-U`#{m21bf(~g8qI60H@)Ab
z5eJ~_PJsP2ocEOe)O4*z^C0U`_rIbM2cY}<V4l>71JHFTm^U??H(8$o?62WG3iD}B
zr}|m7q<NL~sxz-j;s98;y0AnN2cYLf0Q*avhgru0>@RU%R(h8Icar95*0p|rw=^IJ
zp!?uq9+$)c=sFk7>k{X6*1G`vOPuFf_kwv};=IrL7hr#hcmVK0P6zw(8A*77^|1RZ
zByj+&i^ZOi!~y8Od%z=dEOG#>lYJhR<B$W;eT;zpCE^*@%>esL#5=5?0rr=Ohge4g
zyd)7Xv7QFlUm~7jT@CP-M7+iN8eo5kc#L&6z-w|E;5F9U0Q*bCbF8}o_LqqFSbqcT
zFA)#24hMKq&IG*3dK_SXiFlHAIl!9|@h0nYfc+)nQP$}IuS&$Ltk(hdmxyNp-;!<z
zcvsE=yvzC>V1J2tm~}kB%M$T2>v@3vCE{tN>wWQ{Bo08&F#sNy3y}k0o$rOMauIR>
zy3Z5vyd(~Qb-$l|EQtfq^KtOAL=J#;K=@sW902Qq@LCc%0M-TJy(Dq~N+104?~*tG
z)(Kz!k3_yg>4o8XNgRN#8^X0p<U3eDgtd^!0kDn;YbB8{QF`M4R!ZUkSXX>`k3_yj
z>5F%MD2W5mbw;>X68Rd|8{u9`<N#QAgnKQK?@{{WOBW>aL99c<UXjQbu^tI~Ng@Zp
zx+Ls1iF}jNCqI}bi34Dr@}Aoy@>Q%?!d{lh0kCcfdtD;mrS!}9#z^GDSjU93B9Sj+
zJrmB7L=J#;O*m^3IRK?^K6|?)4nWsA;jBvJ09fyYvn-L%Q@UsBZHasz>z_~yBys?(
zgF>y4$QLR-^k0ul;sA7A6l#q`4uJJhs6`Sv0Hu?DeYHfslJ!!kWfJ*J)=i<-N#r|~
ze){=ck~jceM}=A`kuTNtRK)%g_*CRqNmqqhE0J$yeHCi4L=J#;R;bkyIRMsMp_WVJ
z09bd0S}&3BW&IU;fkZx-by(;X5;*|YW1*Kw<da#Kg<d0(Z)SZKdXYp9fOT5vRT4P>
z)@z}cN#wIxw}oCOk?&^x7J8vX4uExB=#>)ra@KR9mrCT*S=WVLE0F_WeHVJML_VH%
zUg*^lIRMssp_fbK^I7+WUN4dFXZ;su0f`&{>%cH8NYo2h4~AJnA_u^_Fw7bf^#<05
zVHT07N3c!|vx-E$g7spUWhCkutQ*6uBas7O{TOB;iFyd@$S^BO<N#PthFMCYp2E5^
z%vusT0M?gb7L%yQu+9v#nnVtO^=6pmB<eY=JHxCeQSV{>8D>F=dJyZ-Fe^&bi&&3_
zSyG~&#JV)hniBOU)~8_>mB<0GP7SlFM7@gjYM5mu>RGH?!>lV&?_&KLW?_jO0PEN=
zD@)`6SkH!8TB4rDx;D((67@FLw_z5S$N{j<4YRsLy^i&6nB^tvd8~WGtS?dTWBnVj
zfJ8lzb#TB667@pX!vRZ3)Du}32dp7cZ)ANOu!uxGl67*xDiZZd*2@9QNYpb~HwUaE
zQSW5^9I%i?4uExZz)BMJQr6P}OG(sIbzL2?zXT3I>Fa>SB<iuOvjbL>sMoUI4p>g2
zp3AyBU_FU?FYE7s1tsditiuCVl*j?F9uHVjqMppUJYY?UdNb?ufJG(h(X7)0R+Xq%
zvtAEaR-&HGx;<cBiF!Bd_ke{Z>fx;816G!(m+N{yVt)yGI_m4B>jT!7sJH7mKE(bK
z^?26#0jo>Y>vg>!vA+a8pLKu4{t_@hVgJ61E?WNLsMmo5IInyFx4!f={P#xo1C(B<
zwTj;F@^Tyka0v_kd9mpIcEBI7*9siMf1l2A4)DI$mVkc$^@GYUaPRiXqW6oe@(r9m
z`3uqe*{_v<;Emhw7rmcEbDRcT*Jn@86TKhJQGS9;&Id&Adl%(65a2?LT~X0{u2}gC
zrVRCq-dA4DaVD^CMZvE{@0qj8Z?J6Ex1v|h&T%ZT&Z{1~QS|=dQ{_L{wDMum`{0Ni
zCj<9o$IDfs_wE~&AHlPIujswir+f)V|MrRKz4jU9Pw0!bh~A#o9Onb~{p$bSEP9W0
zDZj#Xs}73Z#`8Ij2=>WMSAQ&ew@T$-xa}qIH>~?A$0@<S3XOb4^cG*I{0#Tk!1@<n
zqkIhy-ZDq@j{ivc8y-FPl<2+eSHxN2zI|fCyQ1gIGs^EEcU&iWKB!W@hv)BjLG--5
zMEM_HdKa=~Pxj_GF*p~0o)Q;5_s>&)h-AZ$MbC}p$`|q89nXoLu1AzV;-j}Aud&~s
z<J{of{bK_7B{n{-{1X4FgM4W5F6Eo}&&_j1&$M0apD6!d;%A~~&@;s8A-8w&p!wp|
zKmE#2aoLP##HrUFRlW+t%FD#5C+x~!F|6TBaq5@W9A^l1W8}%7h*LkhO8G5D-+ES@
zYAVlhj8JFBKKiIQRZ*|}7x^!ji&JxwIZhJl(!@^=iBls^D?i56OKqb2^GlR3WBSzl
zME5HXDSyUH+wVm8!~HqV6Y5@J&1TVk!$RfPn0@Fv(cNaqaimZu=Uur+bXToW{tfFL
zFN*G>zvVbpsH=+~drou@`b7CTmYsEqt`BRKucPF{7SScm%HL7;%{b9@du@)hg}QAw
zR*0^npDMq{>RE$D*T#=?952-Qb*0s!%i>V}j|!(rbp2o?al+Uas`fRDlW#6pevnN*
zn>ZPHN%=x*e)3~+@|vfWKV<7KUE<`f$vMs$`i?8|D{*r1yUH)J<C%lv<d92=qsBh9
z>$R}xeD_A>AKCNKPSN?u6**2D`r5v)t`?nFzN7pko=XcvXWi|}S8^zCf#@uf%3snp
z{Q=>-P)VFQ_RS*;ZWg|?rOIz|v@9)rcig0WCnqZI7rvGn<v%&O^(EmeJ(1(&p)a4>
zvrYJhUOM1MSymuUocoXRrTp-zN^#=8&B~v0g&qF?_PiYDkKF%rzZEA|lqtW;)sFYY
zi6Li6BOtBd?9<}->(43w%8#8+ar~~CIZXkzh1aeX$35qjpXI09+Qjiila#OJy5zUw
z*f+md{+1hdEE30_`F&2aK<(mPqd0c$WaW4H*{++#G3P&X8V70}?@Mtkzfk#KZgF2H
zj=u9^P7^_G<b#XE(YxPJewg5%@#1Jxh4RJRmU>wnon5H>F~4vZijIG_k>*0$%ll^0
z5t*j^GQVtyijMY@oJIq4+FfsdCOQ^t%0F{={WGHds|QKbA#LZ}V$uGGOO>DIS6hT=
zKYB*_YVJ$?O|&omO8IMkU46MY^2JX{Ga~IM{+&1yxnB8ge!J$dIMRAS`EDMNC&ZE2
zuMhZdmX8zOkMl{B!nyRJ$0~&Po)-rEIP;Cd+wg(%<vjB1L&9rn9`NUwUE=Vcx92o3
zn0p@!{zV-ANp!%kWBj`~yyl9WMh0{8<Nhl}+qX|D|4#J#M@8FX4LMB>=ISSpw~4kx
zt;)~y)cHS(w(0*+zMlTQKM}3x-cbG??c6^^>vi*TnjOsTv8p#j>&h>b-{<M49irvy
znFGF`rE5gXZ=P5FpXb7H(X#XPoF<4qph<rgEu);u4|L}Gz2eZ*r31d8i%y6`?YAg@
z(4X3k;?Rs;q&brI_~Be}@U>f%U+Dj8;rSj{l;t!^z$q_33;v-+H3R;k#n*}hsdJ=h
zBCdJ$p5KZC*Pk8m6ODF=17(YpujuvOeZup}VC64*<NW`G=a#CRW(v6J-1a=-S$T=_
z8zo=3S2UlWJ>WZ9^gGdf>(k1A^!6_oie~$ta+)mqkcP|`O`on+ex&z0?h#ElS(Pv8
z{dcbuO{Lcl_><OsCiZ{0i!@)veSdxUIkErR(12gbG*awexJCJv{?_}F*mtf=`Ir9w
z_X}d*sj)dt8E|E~`VO(LV7l@%ee(N<MB@v05BQoUSViN(Ta>@)e9v^zIO1E<tVz56
zYoFK~IXB>UT303Z*3Qal+<<d4zqv~6`RY@Zzx!f%k=S!<K~56~T>NF5P3&2gP=2Vd
zUU@{g|MLI&qO3Ow_wgSqf7E{h?+Ev}TS;>#?LBk7*!|dq0l(Cy`^4^=F*%JMaQcOZ
z3dF9@e>mWu8h)wR_0#5@rVqIOy91SCm*rXZQ?2;^`7cGob3e~{0MH8%_+B*Z{$Rjg
zwc-zA=QsC~X8?JFADo{ocHaE%fZyu2MPldt>&at4zN@uavExis`L8bdqE+m0Z_jxW
z(3|kf8^!kQu>n6;<zBHpFhu#XF8lXi#rDGS1OBYLM~eFXJ93@}^l5EKi~8C-lwWJ`
z*N27clYBv(E&8@XcMDg~umS&8Wv_6J=_F4Dc`LpeBI@pM9Po49SuW~I&g488=<8ZH
zS!_G|Yvu16_St=6+wO~Vo(=SF+<H!I&Ad6__ge9LvGqrDa~==$di>ocwvM?l;QzXA
zzu0o``kW^OePByU#g@gRlpk!=TTxN_%+{QT1id7E?}*yXrU8H0tY3?o_v^`XLf(_J
z6GTm`N#!WV9I=Yc-)td|3i-yyeI_<vV^sdJyeFMvb6%w&4jFx9yIjI~*ChjfvWqVj
z&e^4cIA!#e-M2+-dhDwKf0<*w*d*o%^30%j=F|7Z#`s4AezWULVq?u@K^`0Qoz4HZ
zsDA4W<v%keIz)A&G3UuaZ_bgMMHT2TnCT!t+L*1Ps@<S`X%iofiVfK_1OBv{r^JTd
zAvw<v@_t|J78@=-JK$Hl@g7lmZC=hJguXTFm7;RwJIEjAJVdVy5*0TU<vc~`Eoz-5
zD#m{^;Ab29H{rN_qd-oZyh!1d!ZD?Az~8pERII=2%A98jy-OebS*)MlJm7ch86?)-
z^RiIBw+ZLOx*1O?|69QyR*SX2nwRrLp*PC8L9CrQOZnkueEOMKbMJiuIdSq*T{Ty%
zDR^MOA2;n%vHEUX&U1y{tLO=_dRo<hUvBf2V$~h#oJR}2TA$7qt0oQ`@X!6oBUaw}
zc+S&>KDvo^v2x7$0YBX%5n;dnH#rX&`sy4}VIPuF{<@;~>x8&6mh+4OZ#?_h^<u^M
zxlAf>?qbfc9b$#=dx4xgdCfvnlz-7S;J;h?geX7Mob#j=f;a6?6{76J^8<doU57>4
zj&GGOZ{8P0qV%=kfIsglpD3+-I_G&qpPp%lSpM{}0l(gFUlYrVA199-`S!}-Sq#6s
zO8NJ!FL#TQf)507_~_%?{X1d%`Af>rw=i==*oLnb#Ob52ukVZ~?yDT|_Zc4+%f5VH
zD4$=bNGxl<binVoV2N1zW>oq9mh`_OmTtH(;Qxc4>F;zOApI`<8|4SY*TUBXO@Q75
z-wWPT`2+E@;Ag_m2D$@&R{G3(j+m|muL-XWeS>hVbj|v6w`eVJP1r|>YlUm3=Z<MD
zVNFR>KrbY&HLkhtFT{I+_eA*&@m}FQ)BT2cFY%tD=0Ltfyw`Zob^jsl1=thHhlqOx
z_l)jGq`d@tiaea?ON6~fdyf5yxEFCxvQH8BD(+eKE8<?pJ<YyF-0QgK*}n*9fzAZ`
z81by&nPER8oFzI_>}$lchG&lbjd&LEOrmEM&nTQ#I<xF|#IuZNnthLO*6GZ%{}F2e
z)&$f*Ko_H0fi;8ukWfpgrm!y(YYo;M_D5nZ!kPpc3Dqd9RampwFNw7bYa06|q1H{o
zn#cZ0tc6$;p*E6_5^E*aO!iYkEv1^uzDlgMSaWrMCDvlB$;xMmwHj--?zf~`4mF)T
z#^}3*T2D1!_g_*kfSy1a4Eiv!S76W3{g~KGu&1CVLp=t24fY)NXJRkHo`k&#eVW*-
zuxIVd<<O~@VNb)}20AJBI_i1Vx#!4HFT|dx`#7mrLeErw&Q_BcjXhQObyBZ|o~!(w
z*o(0zv(FQHHT7)vdtxugp3c5c?Dg35+5ZW%0L=tA8=yBFX9b)YbU!G~5-?Mcha7#O
zFl*4vq5DH=7J->W`9yJ6!I_2qqA<%0!I|bA-8YJ}4$eIA%rwxDa<dT5L^vCvt_`yi
z&P>WrinA2XRO~CoSqo<__LsseMl%`vOmSAjnN9bb(kurv9eM20cM7u}&3x=X#aVDI
z%!KSi#aR(&M)sq^EJ-t^?n|Xv6J}23PsLdjXHxd5KKJw7%*uXMm}P0EW#1~!x;XRd
z{#BfXaVAziR-Bb_W@bMt%+gt$soB>Gvo_7#`g5>o7RQ-f_qpP%jx)RRyTU9_Gd=rW
zan{F~U-!Qv7C=mZ8W{Ot5i6_%%)owFz!LvNOu@cbz#4=(^yh977C}tHK3Tvjgjv`x
z3s{CQ4f|#R>k#JA{j-RL5ECgMEn+3aOzfuxEJc_Kuod}05NiSEQvO=NVuZ;+V<X=P
zU^T*Qy5E+t9AG-s+{kweSdTCt`)?5oA|}**xQG=IGb%qWU`fK1?8^nLNtjdj=OPwG
zOo|#E`E(JhB4%a3E?`;0w7PGXur6R;<=+J?Oqdw4F=lH3D-&jBKQCbEmk?94uNSa3
zVQzR<3ut^fERL9*eZGLz3A3}`7qL8IdiMPS)+fw=MecdJ#04NHp!<N4D?rXb`GJ8;
zAWngO!N4^T=fM78;39~VV4pB>6~tMvUl_Oy;xyPd3|t3s9=d-Rxe(+;P(vgiF>)oy
znXsQ2xD?`4*jJ2Piy1f<_7?*eL!1ozjFGEB&W8QQz~vC9qx+7D>jBP3`Hz7MB2I{X
z$iNj5XT*MF;F7|~De1ms<eHFkQvPJ%qKK0Mjgov{z*P}v#eQYrvhG1nOZP1!*M*#y
z@-G7yMw}ROW0)-iu8cS{_A>*Qb_a55y000zHssutzZtkV;^f%p3|t*?cI<ZsE{`}p
z_B{jFN1Pw~pMeX!2{}RbK?7GvoFV(6flDM#k$us?H4^8j`=gPIL{1VlQu0XyS4o^D
z`=x=)Bu<lk)4+8S=gIzQ;6krKPLzGrz?Bkb%Fq1(E|oY{<W?~Y2wW?1uI#S{E|xf1
z_E{rWi<~X{t%1uWP8Yac@?8VhOPnwJuYn6DPMCezz!ei`%zkX(l8IB+ec8x0Bj>FA
z*}z2;C(S->;HrtUX1_LY*~DqHZyUI7;=I|v4O}>J;=qlQj~lph;>_944O}{L>g?+V
zuAMk{_ICppPn<mayn(AH&Yu0=z~vLC&%STq`ib)&n|qEnY5}APun!!x0@4iF4-Q%a
zX$tHM2d#lL2lj`97D1W>`@})3AkBjP;-F=arop~(&^k!-VE;I1A*6|bHbTBu&`L-%
zVLv%&DWs{euN<@%(p=bI4q6OpGVC)4t%fuk_M3y2Lz)iz&Oz%T&4>Nxpaqd81lkb!
zazQI1&4~Tzpe2!}1lkh$ctL9-&58Z#phb};#Xfb=sz|e9zdC4Hq-n8leb6&G&5NJs
z2wE6vV(eoFt&B7?_OpYQMw%M?+Cgh0&5ix-pv93U$3Az^>PWL=zdLAor0KEm9kf2u
z{Mi2vS|DkH?1KlbkTgT~!-JMcnj-t+L2D$<k)KxsS|n+b?2`wrk~B;9%Y&9lnkM_^
zLF**Vll}9cg_0)9K6=nfNi$_XJ!q+<sj{ygv{uqw*<TM@ENQarvj?q~G+XxDgO*F0
zF8l65>m|*X{r8{+lP1hQe9($XGiE<NXvw50gSJdQcF>whb7p@&XwjrevriwiYSOIP
zuMb)_Y1-`D2d$elZ}#tl7EYQt`}jdCC(WGw{Gg?irp~^8(Ar6JXMaCv@ubNspMRdN
z+2@|~gIa!0)6e<-LF*^YAGCk`gWCU-IS+uI1NeU9Q}p|s2ly`UDe?etF5uge)AW9v
z5BTrXr|I)>PT=bYPt)h+yucUP({w$Y8~E(kr|Eh*Kk!NPG_42c2tJx~n%0Z+1n*tc
zPwUCKf^)_FwBDRAc;(f8x*wb~ICHk2?ic3`<m`UBpPW1R!>9dpzd3*K;D~<O51d1|
z`^J9SFPulX)z?q^iE|0pKGRS8jq?dTt^KqgIj3->tDp8O=M@^y_tSpn+`?AbPy3zo
z3+uk>r}Mx$hT`k`>AY~Bq41i1I!~Ny82?c}oi{z-0NQ^)o=4FBb2*1E&-BxI<-EfO
zRsD3HIrs4Ll72exoPT(-x1Z_(=OFH%*H86=^AI<d_ftLLTtwF+{Zwx_AF<!xPxXj%
z5*wfHr+USCiQ--TRL?j!F>O~r)jK^u0os2*dH_KC&*doo>DQ=Ua-QO~M>VRaoU3@k
zu2H?^e8n%V8r9=~p0oJTRT|anqk7(=sa&Ia&bf<<dX4Hm=P%|YHR=a?4g<7*4f}=4
zV|;#zM*W0y8LvE~QNQ7Q#>4#@^&`${+^|rie#Lo>HiJg}jB^`RYc%S2oZl$=n@0Um
z&vAhEuVKGbd5#ZjHR`9F>yT!R`Yq=>Zm-p-A9K#*=%*U>YtDOY{8*!Y&bbeZL!*AL
z=RZLE*Ki&H?LU_Td2_i&^8)8VA}?t)PjD{enx{3IH#i@%YqCc32<Jo=zpK%_qUS|G
z``2)u0qsAR8+rFejpiNBk34dPM)MHoNUnTGqj`z*Bz3oIG*5A^q)2KsZ*jilLZwC?
z0M415E!AjV<GjfoH)%A_aqgt0Mx%L;^CzVzG@1wX913Xv8qSL<k8<um8qJfOOSx~e
zM)M};Q`+-1nnyXOvZ73*c~#G=fcCH9JPY$}F1Pafa~jRNoL{+XrbhEH=U6=FHJX<>
z&$4KeM)Nf1TE6+cMjinDImn>>Yc!8@&gI(48qMpRcX9qxqj_G>y@2+w;k>W%FYmml
z5gy<i%-wHjgcmpu(^R1mp5R=}>_Uz32Iph`*`|>PfO9gDX&T`b&daoyXoP2KN9J-f
zi#3h#4(DgSdQc+|0Ox4_aH&RkiSsl^&uE0FI9IdyD~<3L=WD+BsYV_E&e=q+*9fn1
z-lp|}MtF{MH?v>Y2=8(J=Hq<rcjy7&9L_y2XoMFzkJIphMtD-s<$(6DA>LH^oIh{Z
z2#<13=O<B(@G9qZ)?A?xp5@%mw@+&10Z8VaM-AG)MtGQWJcn8}!pnM|2ef|;@icgF
zbGe>#Z)k+KIp1^LJdN-;=X_Rvp%Gr6tUu@N>zNvP066#ao9DG>5$|*UXXoo0@d0`c
z2(*6<`2v*(db(62K7n&V?YC$zBHy6rgFyS&kdFX<B9{|-?G}yr3eF2%QKk`}!MUMD
zH5&09oF7V^(-P<b;2hEQXEowWI8RizNFzRlb48yF*2n{(Kc^eCe~tJU&Ka$|L?gb2
z^G4@qYvcjo+|jL1YsB|({>c6(jrbtWA$_`5BM$)Qk#4eT#3ykssq}h{_$JOLeYi_Q
zJ_@w|Tu$lQkVbqJ=am+2(TLBwRL?D)>(a;r@Y~$?T!8kk5g(@Km_Ym2kS|ktrWfwk
zh)?5O)4^M`e<0tc=bJ$L*N~3`elC}Dik#Dkuj9N^?JSM>JkC9R^{GZ40R4M~K>OE-
z59A!wvV=x_A?Km~0?+3|4*=()j{jKu8u>;&9|hXKhJ2*TNj)|}BfgUJQZ-{V;xjon
z_4yAq@&M@H>jB!oMtrEAqXO+;L%vkysh<0}MjimpRqg&j65q=Cs&DR<KR^!v=d5mi
zR}x>V=dD2dm&oS=znjZlory}~dpUpQ-Y$s`<{Vb`m?RH?{#-%O{w49rdM*pJe~Emv
z%4hZ8A&HOXoL21}lK5)QYkiV0$pgT-t)5|$JOFxr3$%ZUe7MSS-QOsQFXud0$r(v}
zI_J91{#ud;K!1)r@bQxPc+Poc-jw74(4TV%e7+<;U(bDk_Aim|SNX4d*Gtj^^c)yy
z{}S~Al?Quft0X;vb77lJlJo}7hrM4fN23RTb7HL~NqPn6#lG1h$pgT-v1^Pn5A_Z`
zKL&b;L_I|1$nLsCk_SM~lYyQhQBMJVC6_CE>?=un%gNkx@<IETq{nd1EdG%s4}kuh
zM$mI4={cM`d+QBJ9)P=Y-^&DgkR&~bb7+uPAP>Mpx#v29_Ag0K;#^wxj3f_${#<_0
z{w3*AdQJ_re~EgP%Bx+QCrQuJb8DdeOVqnme(k0rNqU%`V*~A9qF$!*Y`1Teq^Ie*
zHqibh>TN3DcGs1X^f*1|2HL+wy-wxb?s-{GM?Fu^y@B>GQSVdvw_nYZqzCFbIMDtj
z>V+x~ckg|Y^h7-u2im_xy;0@k?zTzNBlVmdX#W!RN|l$pBP~hK)N^y7{Y%t4RetW)
z$0g~ZdX5gXe~Egj%F|u{8%cVqo~r}xU!vZs@^x3nB<Zo7v-=)$cIW}%yq)iRNqR2l
z?!IV~bI=3uQ0{xUK>L@Z2XhYZ!}F3n0Qz$^LHn1aC+F+Ayw`$~JODT3zE=VCXi0iB
z=k%UFCdmV!KZg^ve~EfF=-av6-tVrGR@A%o{2u7x67_JE<NNtbk~{!<o)7eNiF!Kd
z>$zNCU!^3yo%4NPzAsUa2Yo)5^J~6Tl3vewzc-_D33>oH_qXAKB)y;WfBmmW^aF4X
z5Pnyp2SDWkLq(GO1bQwI-b<q2K;;Ab&Pehja859DM3M(Ue~u_zizE*K=LTQymgE7@
zzjq1NLZSx%GL5+$;cs7)<d@L%gs_$pJphn_%;gHN@=5Xl=-*QT_d=2ffOCes4omWD
zaNh7w6_PvvdhQVJwM4&%${&WLBoBa|LxjB|(J!L%h{vv%<N@GZ;`?=yJOKLlV!&RM
z=tr?|PVte5B)^KDSA@MR(a!=IQAr+vA9*DCUG(png0mpe4+ELfT#j+`m6H52oM()l
zkm#r3TqB${iGCZEZ@g-*BtH)496$X`k_SM4&MKT`Nq!#AJ^o>}M86N`AE6dV^aFwR
zpUXk^43gvl(4Wf+wM3$yh;xxpYb5%OR6a7iQj#A@&q+e9lIT}bdCAsUlKf1Zn|x)E
zM86Z~C!rQf^h1I6pUY9+c#kB%6z3_w*e%gd1sUL6uCnGSNq(z~bKf%pwOEn|K+jo1
zt(NH5QhCcGH%syWaPBhEA;|;KoBN(U=mioz0N@YH<uI=^N%8=c<(?}Gy+o1+K+k1D
zuaW3CQ~AvMwn*}$={Zg4RT4b_DzCZACCLN8xy>h?k~{$V_lQ9+l;{C~Om!~DdBiHo
z1HgICvlArx={VO3y;h<JK;=98-jU?T<DBPPQHg#%&U->Hm+0q%jCU^gdEI_Ve!txJ
zVxsmh(GSQuP?!}YdH_@&^wx8dJOG>v{p>zT9svD&TVNKE=mCJtc`he<XSpQ5BIiZF
z8Y0op$hlFNbtL*7Rem&dw<JF#=SaUkEXf0)KX(^qDT#hc$iU}vrFV~%<hRtnCkAFQ
ziGEDZnZm3l(XXlUroX&Vk_Uiur(d*6@&MdH->Zn)zeGPMWb$)4)Y}$G@{4jF_55Us
zep1e*!mKIL1EBJ$f$t^xQ8}mj{Ff5^sw%Gvv#dlvE9X{W)|KdY<@_ql!V*0IoMVMq
zS)yN7<ykY=OZ3xnt`%l&iGEwox56wg(F34zuCF{I$pbJg_ncvv<t6%gIrj>)zC^z-
z=U)K}Nb~@34i>P2M8B}g!~V5TqMw*^v4Axs`i(gs3s^*=2SDXyfB%p~zcS}#0n14A
zGppR}-!Dk?J9B;(u#iL#0Ox1{D@pWAbDkEklte!@=V}3KN%UK*eC@l}N%UiL&K9tm
zM87uYZ2`+k^Z;<~7O<W~zc=S^0Sij>gR30w3-?O$02p)6RR%06(NC^&x##~U(QnTA
zT)?6dJpi231*|I3ug-a0z_Jqk?3~*LtSiw2pz^!VLVg!L0D6uWu(CuCfXefJI9H;d
zo^!o`wI%xPLHnogF#;?u(T~qLU%=`T{ra5u1uQSo&(FDE!1@yX{+#~>E<mCOK;?j+
zc1ZF7=+A`)E<s|RK;?qZ{X=5jfb+q?MM%sesGRWmKT6Cia9$X=42gM$Cpb6!{i71|
z4xAqbE<~aSfOEval}OA>aGn^r6p48X&J_dKA~A2l`C{N=B<3+VXAE48#JmRQje*ON
znCIZ!F>pN+Jpd|yEKf+xgK!QRxFU&p5tT=de<v|d!ntJNnk0GvR6aTJH;H)^&M5;|
zB{8p}^2+BHOU$!yZW*{Pi5>uzUw->DiFp{%{wc={T$w}<fXXw!Z<d&+;av0o<LRv9
zs(8NtZwEGZV0VFqaPQ8s1NCipcVP#%q9O=NDOgCUAc%;7ipt&B1w=$i13?gw?(V$5
z+27;K=MNwASnhT2?#!8UX3pz8cX_T&Db)b{k8l1Lsg!t}CeE4X>XZ_%^FQ7>rI}LV
zd78Lqp6gReywCsm=VYZ);(?ktXr3!nO1#kjc<98gN{J_G;-Y!3Q7Q38|Kp?M>XrY$
z2H^iVX`ZW8O1#qlc<G;JN{MG`;--17Qz`LI|Kq2_1C<gF)x=TrT&YsxrT)iL2ft8C
zJXI4{&2z0vsRp2lujaW}rNm=3an?LntCV=HCf=Ioa+MO#)x=%%T(45%y_)!Io(on=
zJXjNl&2z;{i5F|)v3V|8De+`YTsF@&E2SEMCO(_zqLmVl*2HP^T(wf-)tY#1p37EB
zJX;gD&2!yKiFa$_w|OpHDe-Vk95>IED<xj8iRb3Ibfv`8HF4cM*RGU!yC%My=i-$T
zkJrR`^IW}B;`N$%Z=TCnN<3c^_sw(tN{RPt;=j2Tpp<F=nmBN-6(}WMu!#rfT7pvI
z37fcZt~Dqn-mr-e=URkP;t`uTajsP;C0?<K7w1}rQsNn#xN)v^C?(#pi67@$h*IJq
zn>cc=l_(`%vWX|>T8dKQDVw-*uC*v7-m-}==UR+X;xU^zbFS4WC0?_MH|JW8QsOzA
zxO1-cC?(#ri9hFBkW%77n>ci?6)7cNw24ROT9Q)YNt?KIt~Dty@fv_8KAme(N{L5p
z;?%iTrIdKpCSILuSxSj#ZQ|Cs)}`c{*Z=r+u7xQt^BRCAj-6{|N{N?k;@P>Drj&Tv
zCa#@pZAyu^ZQ|Rx7N?YW+$PSQYjsMA*KOk6xt6Dtc-|)NoojtciT7>d-?<j3lz8AK
z4xVd;N{JV4;^DcLsFZl(CN7?9jY^3(ZsOy)7O9kY<R(s@Yn4igS8n3vxt6Jvc;+T<
zo@<>-iFa<|=eZWDlz8YSj-G3!N{N?l;_11Ts+4%@Ca#`qtxAcvZsO~?7ORwa>?Y2h
zYqd&=*KXqNxt6Pxc<v_do@>2IiT7^e@3|JNlz8wa4xekqN{JV5;_<nbtdw~2CN7_A
z%}R+kZ{qX07Oj+c^#9}ZCGB6ydG-JC`drIaN<4cLx6ie1rNp~8@%vm0S4up56UWcB
za;3z}H}U*jOIJ!feG}KuwRWY%+c)w3T#HvqJbn}B&$W8xmB#M><Ndjouas&4{*U{Y
zw10k_KZ9%kO8$>j5eleOb)>R8%iDZX9hl17U!>A5=B+oWTD|1$4Ql+cpSMe?(P;#4
zJ5%G~6sQ`5sZnmv+hf$&ej{(YQ$uVos2V(|;n`2#>QciAOQ`BW4KtVUmLGR+4^`a@
zs!s^vZ8xfSzYbOH5vo5k6RMg(s-N4y+YVH(?hjS<BC7kxudB+C*T`x^Rr!+YE|f!6
z5lMA=K2VisQeE%kP?eQaZH6XPrPWmHQwUW_8PytkLRFkbwM!2{RrHN&2aJQN@Hy4w
z<Uv(%o@)F&pvs>^H8=F3%4<P2tN7<R@2O@m|2%saRTuL6&T387io;N4*i*F`KY#i-
zs$R$YCDn_nNATZI8ADZNr=UuHNL7K;p-O5-RTi~S{oPDen?<PNy{KyJRjA^ssj_-5
zRI$^kGKAlM%pt108v)hN`&7B(4piSiP^IR2sG`18MS})Z5lK|>Ee)!$RH}IJ0;;cn
zsbVj`&oALrF;$1>!+oftMKh>AS@K%nP^bcTP`SMoRLZebuD<~)MGlqg4uk5W1C_Ta
zfa<*-mHqOA>TNESJ-G&z?=>nr_8(N<U8s!uLiOq{m37E~>SZS?{lo9e{SuWvzXFwO
z8kL^r-+MNLO6T;4%GsJqyXHdW5KkpZAE0{Nhe}?WLiO-JDml-`|K3?DS;+hG?n5f+
z$;Z*kn~Kw-pfU#)dpkpA7DUBYPD5qlPsRV~L1pAY#r^sHUbUv8>{6&MAEu&r{C+OX
zq#`3nsLr;dqLl_v@%2>EV16CP`E%S0M?!Uk?@#<yP#ye2g{E;(?b}9$>wKZwl~08u
zETGzclnTlYLbW-E3IgXtwP6DlSn~c@qojf@&7oS^p9;n%L$&lU<yR}ATJ(<cL-_B_
zFQ<H)D^SfDL-{**Ks94E<!jA>N`9L18u{-|zfF1JYEVsiM0pR3pwhIbynVl*8h4-a
zrhSBJlnLdv<o7x3Fy(&d{W3_8avk}&^&ddFhc`jhE1h!X^Pp0HO1bT|pz6Gya$*NS
zrPh*iT)17denvSbDxqpFP|nN@G}eEmoX)?{Sp6Sm{|!cC*%!)w@eYke(<%F`8ya)%
zDSN&h8Z&AryN3lDQ<hLx>UA{!wWX}r=g=7Yi?S{sL*vi(l(l3Z8Y8DtR=@3N{JMrR
zvp1kI_%LO@Ta88~=TVK8q4DDt%3Qewjc@t$^#|*r@$~`9C|rm}kL8r1Sb#>?36x>R
zTjyq!v7Uc!_mwh6E=J?Mo0MM8|Gzb(^q^H}yp==gR{Z?Nw<vup|GlfjD1H2XG+ywg
zv|4^W2Gb}l^gJ4my{5E#H_)g*gwl3fqj3*^f8=BbG;YhFv}T@Y+^9pTkqR`fzDB8!
zBha`skWvpOp>bgqrRtQRan3MGZQB}+Y(AyL^h4uxUK{>&5*jBRrj+CSy2qWMlo>nF
zID#K{;=ebD?;8_r(b#uB{d4z0WB1|o?@SaLJ66%Zd4*`?&!PC&qca+tU8CewO*HVD
zz2w&`&`_2^$(K)~fyeRWB@fY%HH4D;Dbc`d{F1V>&=9XpNq$|>z~g?>4P7)u45y@3
zd(gmZ0+WVVqd}QRiADVTe4UUe7NWt&j1q4TL<6rOOx(B}4K6JyarAXG@O8!C%J*ov
zzncCA7odUH9R9sK0u82@>F<s$XyEIRznb^aaN!yyH2gpVuTe}0=f8V+D<wSo4-I_X
zlCa+#4cod?f_4NNcuiwM>#k^6?nLoFSD}HgbK;%(_0Mig@kf)<z-u7mX%rf!ETH&~
z$I&n@j{d|e&@g;E{c&%H23|Ay=ge9(^jtxI=DDDOucQ8SuS7$e0Th?2hk9OP8TZ;A
z^_2k>cexbxeBBkt=XHISKym$@QO|2KV{__IAA5&l->*YGU#G<yzd`+%0E%7H9re71
zGj`ZX)cb|f?~)kQ^L5?t03Fmncc<SL{Jgy8^Y@lksK39HevdnZdcF>fsrik1;|hui
zorQW{BN}t>73vLkP|O|;)bn*?%oKCf?{TG=<|@?ln$lm<{QRqf>6b$`>iIhJ*Wqob
zpW{!z<guvdHK@PTR-%6LE&3T3iF&>+{rP+e>W56FpQpo6&udnH&gI8l{OG586zcgp
z_D9NU)HSNp53hLC@fz13mv^Ere*yhil8-vR?)}mKEb8Ld(D&TdsN*%U-{0GyE>uq6
zO-7)Ouam#8d5^lc_4IxC64db;+UU|W)IGJO=)eo8<Ll~ZtDdN{ZcEWyy-~+&ZlfnG
zMcw696jfJ<I=&8%`eunb{j(JHa5Cz6jc(MwSk$dIpeXIjsN?JQsMe!UH*YCL{``SD
zUeg=-g#Ud~BSjvcfI7a;kDQT+x`8(-va=QHcnxqw;#}0J<xzx3E$aBbAmY3aYO6+5
zgx(?4@|xj@KBG~a#wa{96SaIF5&qT{wNVo&+-N^)d5v-Ss`04(SV7@KN>R)A9bv^E
zQR{l2!jwj+<u%D+7Ryn4N1ej93`8y8r-Y3wMD3-$^sP1kwY-M;+gBUZ?zf?D4-TT1
z?`yv8n~mC4cJxhq0BU*7^S4$tsHKba^=B+<`9A3DllQ0{qfK9rKSC|9k^VaK3TnH5
zrLSG~qL%NQLX(!Ercs+hJ!PmV+e)Dq`TOLuFH-2@UZ~;wtk8b#Q1jz4eaWsv4X?re
z;#Yzig)MzC&Or^|mwj22h8oxX^ksN5YIx0dNLdnUta?yL5I^SoxDe|U)SP=nA=|T1
z!)v@lGz(F)vxYu5R-=aR`#wjuM9q@P^x3`}YIsff=R-qLGi@$?mQO_u-zR=n(?iWb
zEeig#9X0%&mBDW3QPZZ9g3s8Zn(r%v=li0%$d-b8{z5gcIscSiiR!q{^yy81RP%l4
zr|Yv(9k87~tvrNkUZehL$OBZn-KL=85LEMhYmkzE-^!YTEXSal*R%(1-G=J3$0=yS
zJyi33Zeaa)RBs<kf#ID{&1>KT?UtZ=fr0`LnxmTUivxA}=bB?Euzhb-^P2g9xb3L!
zb(8|0d!U-{qXP`8QPp5c0rMB4ir3f&^n8S>^qZtiFG3aHcPrn_M^)HnQeJmL6|c!x
zuB=CuPkT}h-GnN>Pe+LYRS&EPfrC-SYxrShjH=5egl+u)^L;%uH==6KI1(E}QMF!1
zVx$hL7SANn-UC%U4<H^Mf~rXqNfaKUiZcRY$L^@=RY{5jYgF;Pfx@FJD(fGT;{07y
za;8ABs1GVrdy=BBBPw~G!9Qm#D!=HH|ND2S<P3uU&H1Q&`H1}2#i5etCHzMnMy2&L
z`dHNpm7H1l7~+6RgPZj6o*b1tkMVI&0xCDnr;pPvp^`HWA6xVHzt2db55K;mlIJ}>
zJUfZX;mhg6sllk^OvHyd(Wq?qm_BsBh6>I~yic2siu@pY?^A>d&QQF+_5u~r{CMR)
zRPemY`=O&y@#Zo4mE@v=GZ%h=uTk+}Ir&+iMFr2p`0bd3iVI2PH>n#cIHTd$EEN^o
z7SOxscc|cbn|DsPQ8C+;-W}VE3eI%An>ia5BV0LCGXxbp&-3<QOH{P8r?*~NDCZ2w
z+bdBh&pS$QmwiAv&kMaB^c>}p{pd~6eUx)%<c-n{<*%LSjin*Vc^>J_wsR=I+l=05
zo<=!mOng-*QGQxRzES*`=bd~V&!c?ZGV(oo73G{s@ttuS<+?<^T^^#G=c#;>U!c5y
zTk_#`ljZ!Kus&CQqOAS}`7A3y8P99^3~rCIq|xMEJQ`)3dGQWdj56g_^0qpLGM)$X
z-u@6}PH)ItD;Q<gGswGH8Op8(((CWTQO5ITubnrbY^NK&K5m7wRh{YetT2?#(Wlqy
z{JcER=9Rh#Wy9N&myZR?dMqHXYcVKmb(y?Y4MHi;%XtkugwphAdQ~Q(lruZ8g1e$L
zxSn3w>_aKf<GtD)fKnc>Urp0MDQA3MwZ4Q>qjd6&NkJ)Jr+T_BK<REL@-*;9DQAK_
z7x3@Rolc&;%~8tpgfFw3qjZ=Xy?lQLrQKK3%bO)AZNdM(;V?>gUh(Ca0+gioBahnS
zDB;YJ$G0k!1okHnyQ?VSc}R~#ol)XgMIM3!N~HHmb((~d%dhA~Vkk-^cInkllx&$n
zFRnC031^yKEOSDM{3X2@JQpQA&*@&AkCMJ+<Q{krCGFdh`<=NcuI@qZJ1bDk^P=uk
zUZD7QH*#;a6UCpKlUs}iihXm)&E+qOc^=ixzyZb9cI38T7m7J!<<@6BijR(_=h@XL
z=6ToWA3{;Q#G0O)*`b&-S<g2eNAZ|n^nCnc6!Sc-Yr|+1^LKH$Mz%*0XSiG)3Q&}m
zN3KVIp@`>oU1us$6rd#6Zm&?pnJ<@AM-<r~As1g;6!AQ;i;)G2&hhtbtuaH<el2nt
z$=kJC=~<OIig@1mS*Q()COgoxhYl#>Oxd%8FHzL_BR!J?h4sAc_!EV>ujy%G9tt^w
z_SCB_3PY~ZQ^Qdx<az0*D;A;fi6%WAdK`t8)%2vy4uzNe=t=Nb6!JXw6WclzZs<o(
z_GzJzGj30G_M>p>271!o1%*8C?Hr$h!Y(Jt`Q>O7a3;?A(lHd|?kDG^{wUyia%XPe
z1)p`vsbmuheD0D{kT(h()5*!E0}6Ov-D%H$6r4XqPTF5lz?nOzb`wyrI+7g!+(QA+
z!#jGkK!IjQa=dsP1p_q5@xKfdv>!o^gEk|dvwIH3vB*#BM-D-2kk6Suhr4meSLBkz
zo~_8|d431&Y~<g&M-J^yBcC&X_VI0ze{3Mxdpt%y*9Gh^O+&t(A=xkefqc#k+7CX7
z{Gm#ET-qD?Tt|5PNr}8V{*Db>edJ}Yr^oyHBkxxvJ=Tdr9@iZntC=9r(~0c<&PE<*
z6760!N1pK#vbz$DJg!sNt+<W6tubUbY%TIQ!}zFT1oEcq(xZ@S<Z)f&(F1;-F6Zdc
zL3iYG=JAnm6S-No^r-Ve<Z>P4;lJg`Ro<qDJ~HHTM)IN2806mHP7l}iM=sY*9**vY
z+@oFSL2U=*Zu~<J!rLQv{v&$ez>m4k^57W%d|-2WFq?nB{d0QIV+?XC=Ft62IdZrz
zbN~Gc<b?D0!I|kJhclb^H=82o=@z;_(E~YL$GP9^J95rXp?g2-ki!|zdoE*<vpkdT
zo!N{WuKV26yMvrjr|4e)2;^`k)V8n#vKx}gHee~TxlUwz#}?VYMw0FBWMnG^vYkE=
z*)R0Sw*6IPb6v?MAr9Gw3&`fxRAlSxl8xbAWUn1YHY=-;&2=c75nGWxE}rgIeM2^X
zXUyGiGGsSDOm`o9AuE3j-90)AS-%tM?yP6X;!Nw^9>bCKatz(cbVnA~x$b<JjI66G
z=+3PGWa-Co)^7!})~=yDT3N{Ay4anTSCKVNo2-8iMiysgt=)o<sVXDu3kQ(Nbu{ax
zyk7B_Iav?>giOxZT9utarh7}W3eiL+*WIih<RSCY8nV)ViA>JqTG26Nt}r62Zo0_i
zI-O;DTV#%~B+GYyklE!XS(<twqvi}*@_x?Xx}K%xeq=<*$+E>_WN_x!B4#o&oc@x9
z+dyP+9nj)JXJnk(NES<5B4cX@vKU;Cj0JDVysQQpTsJfisY6D;JTiaO92xw%yyk~H
zAibcG%xCsPI@cM^yH7-VKq1}EoR4(QAm9G56X|#T>GtjGNawob?QL#I-@AuyPyUW{
z&Me<<twOp^9^Lvg8R=Zdy!G+`(mO1rTUVYTjWf=-R;D8@(SmM`9D_8jdz#gpK$@2a
znT0En#+hg{r*25Q>Oy8G_alw#q-OI!A#K$KGV3=CX`G=pEigga2u(5#C_)<7RZVTS
zAeHZ@O!q}0HTeRW@_a#R=mawD9Dr1=!`@7tiPVQ@>E_#Dq;f|4rs)!-9(1Cco8ytn
zb=#X-hmb0NMmJlvKq_atO=2C8+R>OyJQz~A&TDcx6)B1H$YkX$q;Lk@WTY-qJX6TH
zCJ!lG7dDP~f|Sdf$k>_JwQ^?M`1By8EcND0W;#;1j%+;O6;cLf(2e4YNa23`M(}d{
zE3Bj&4@To3XU}gOYK4E`pU=p|KhC7z=pK%L7O%-D%Mbs!PHp7xiho--l98ny{&9xg
zXqOHCP54Jf)9>IP*R_p0*dV!KE?rN4jAYKdU-xxGa=0;FH~D~Mu7h9S6oq6v7rL&Q
zi)7BoUvJeO$p@Y3THFLAbKU&f%e6?>y+GFtjgUMzfv&CgLvp(*bZvAIlDN)(wP75R
zeuvW4?}w4Z8T_j*zDRPB(baQ}NaDKu)ul^$z3(l$I`k=$IJ0k9S&yVyAILCl6Oy=&
zZ|Ddlb@@z&r$!->GyaAPZIGDgMTQz}kjQoaE2(uz^e~_+x5|*npId!pY9$iS^{2~8
zEs(e^g)W=)LE?M|x~!#x#0jhD(w`kj?5?6q*KF~(_9<N&_Y;3ph%UzT$KNmC>Eh)>
z`1@)TT^tpPzcz_<;rm4Vy|9)poOi(A9bf1I=M4TX)THwfcKAEdg3g~AgTFm8>HOe8
zB-Bl%bKiC$A>}-sJJl5lU*6L>jSwVw7SP!*#z?T~M`w?(K*D*Vv;9XRVf#ip^SLz=
z<{zOmM+%WJ{v4g@lY#{G3uM6eKk?P4$>2~H;*<7~L9ZIb2QR17fjtrbViKL!7Z7jN
zo=*2Xg!t2c=#<h8@td6J)PVxT&)P<(dN9O~>P07UAMqW7>E!-8{3$(1C%YfSpSZSk
zLQKOS@iCp)zYl+&j-eCk<@j^cla7n#_;X|o9q0A*e^x!F<LZg{quY*-i8lB%@E{%A
zzZQR5ex_sHhaoPf7abLA5f{0gj_yxDoUbz-?fwOE58~+vfVj&Y=*R&j;&x4;BR#?p
zw{R65R;D0s!a+K$-vV*!=jd>+35ezS=0kzI5c~HE9Xj+3v4N-QQ12qdy6z(VPxBCa
zYa!_$aY5{{k)+?RD`HpI(ZSEgh}Hc<2amTw?7-V}aKIhJwp>UDLPz6wRvjHU8H(TG
z&*{LRQ~2$@i1vq##c$gT+Ha7D-{;TL{-N*ids_?I7io^)bBt);`6Ku}s*(1M+=$;D
zkI~*AD-cushxT4xg_sx_?H#)fF(2;Ip5JE>W1mKQu02G|wehrPVhCdP9-`gxD#R>$
zM!QXBBWB_++C9YzG3s@+D>(<hs`}Bc+e`2(VG`}q@y9RaOxl?-4Zof)pq<tq@ylc$
z?W9Hcr7x!)xf%GiY%J}#Z-!q}y3mffa{TI5K--I}@U!+4ZMO%0CRx$;MOOG3w1&1-
z9l=jmb=vl9Eq<DQp=~Sl@bmB~+S<4fKUegjtsX1!bLv~#x_&Qy_R*uQt&Q=cE{3-F
z_~1wK2HLVM8$W{hai_8P;i^ZQKN{eN=^NU-FA_fv_o2-_C*#NRlbn%u!jCB-wCPws
z{OH|{HfcEGd+lo47^a2qiI%kSY#6==1kuKkC-D7g0d4p-0^d!#(uS+4_<nFKZP4_<
z_x~8JPc+1Ltp&9H);4_azKGWAE<$wWTw0ek3(<e3(>mKZh*k`tb#s;@+OZ|AEjfVb
ztBJJM(E`!Cy=d)!BBB?ZqcwFkh#o7aH7{l$x??4+S#OP~A~#yorU+3#R?_OX>k;*)
zoL29OK-7J6TCKhmQRfHIs(^SzZFZ+sM~@?F#yDCvum_@sxX{Y*Pl#&On^s=9gviXR
zv~uhmM24o*ia$LO=|Qx@q!f|nR<uGp0g*@JX?aEzB3BNe<u<&Xx|WvD;eYRCO3O;i
z5K-+*%bxT?M0^Y_TQLt2ieg&U%n%WdEoiCN7erj`L`%2zMZ~VIw6yaXM9fp8|HKqT
zjBKF)4zEK*yKMSzz#oL?hS8F6{-&02S6XsGh45GBXvw%|2)CL?ixbu${6srid`lhS
ztAc5<ECJ!u&eEb>FNF6VMvER<A*}ifEn0L5Vez|2ul6*;{Hsat#W{r88<E~dGlX4f
zPkL&u2-|*x7JiIG*sNMwsNWJ{!}ig_{&Nu4Dx4OCS>jvfSXyu)8{fWMp#|fY;G0_n
z&HpRnn^||7Z?21P`YUKY3&OW0CN!^b9llL?NAn!2@U8P-nz!s3z82Ndyk=YQ^}9OF
z^&W<=K0|5lj&gjxJBH?}|G?K%V`$DNe|%jtgyx*`##ilbG-re_zV@o6*}sDjS`|;T
zP5vS@&X;EEwnXTM8#F6d8=;Sua^2hjp%=Q+tR;a6-SmxSHugoRaFJ$uT|%hFD4Myw
z5MLVj-_`Z;C20@M_*9NBsG%9BP4UIih-Qo$hcAZhh~nb$h4%xQ+2G5}S|VW+z6{w%
ztWXnQnuil}>VlBevBXx?AtcC<Sj%#RJc%UXZ4E-M_atGz8bWrhCZXSGgv_}`^6*s%
z8Rk#&%Vr2^nMQK0NPJFjNwTzo_#8ZdWVYw=`Pl@LEl9^_qv@nuy8)kf>yqxvzxX_N
z3h8ds$LHZANmsoMKDX*dI>E0HoK`_PXLcd@(|6JtI~>7JU1<8>QUqT=LDMZG5WH(T
zO`rV+!Lut!yTT2@Lp?~_%^krlHj?(HclearjI=vP<5Qp$O$)5TCubd+c6uB>8HUod
z(fatbeFaTTc#lsre$Z4)b$lAMgr?3ui=al(l!|-=C5@pe?uQU0-li#=YY_A}o2GQV
zi=c}FO%B#Y&?Zxwe5L?FvPhad&J#iXI?$x#^9Zb&O_T1fMqu1AnzTTUK)(m1Ri}x-
zdw!(lrG>!L(WJGDr>It^kXG;Y2%M5jnqh_rRL>{PD{l}`l0}+RDiIJJPZP7}A;9Z1
zO?>Qx01J1TxS~A*4ja?N)|WYlwV5V-Y>t3&V`;(>D+IJJrU}C)K$-1D<6~o?{IZY6
z-?o6#wKt8QwGv9B02)_049Z<QX`DxMC}-8vxNZ4R4z{FmJ<`F2BpUlQ7f5uZv6t%s
z1wWoT0C;3gV{-I>vnm?nU<9n&OJi1r0n<LynD&E#9vU<nS0R=jq0uLcAx8Vr=rM;O
zzN(>7NtF=Ir_v}JbBOx;Xw;%f5cTfTNL3odQSWKwTW5%^f73|Lr76<#Y2=UvPz2V|
zh}a2GIJKk^=0l*k%-cD`px9JT!)qo%p<779y_Q1J`wtD@a|Zqu3L4)375slbpkd!j
z;qQHzhTWVCe@i(Hqo?pc+?<A1bcO$-Kwj5j2LI9LXy{IL__rBDL;F0($F!d`BuWn-
zc^n>cqXr)xyV4NB4<9c+qrqj@@NwfL8vJ4-K2G<e!8>N+W6x<cxX)C4D1AwTqNd?P
zv<3|_o{JBjH)s&sfe&U`G_d>@KJ1@O13iN9VV*4w+|>>rhNjTKejD+j*(lQZ?vMA0
zdq~4{4BmfyOd2y?@cw=n4XD<{`%~pKz$*mrSN5U-`}FZ%Q;P-+(!l$UbEyCCB>3el
zr~Vc%;TN)o`p>@!zo)CHU*mE387`uJ?+(C^>k|Er9D$!~81)-@6@I;2QQstIyemtl
zzW1W>F4~v+F6)SQo>!=E+qHOSHjnx!U*X-pR@CQg54@Y>Pkpp*;@#jw)H|m=-Zu24
z-dxvt`{zCN-l&bY?^aQ7^%T6llSRG4?C|#JY3gOP6K@ySQ7<+fZ%1FCo|XOZwpAJR
z^y+{&DSN2r{`PnyMp4fpz3}GI6zUN_32zK6smI-oc(XEtdMvTV8_lWIqxEmR>2QI%
zE62b$OF`Ywn!)!|C3T-v17D{xq@HI0--~NV-K9Bv*Pkc#t&iY4^#Q5(nGN5rUexV-
z6@2mosM{@n_=J9?Zu4%#=UF&)RULwl;TP)qVIzDtE2!(qweZn-L0u>8fKLx=>XLO1
z-o?kMi?b8F!xvMRO)>Cx)1WTB`oQ~o4t0(`0Pk&{)Y<GSyyg1TdERt*_Z~`}RK9p!
z`ja|+WOyBUkvg6Fjn^**Q76qyczwg4I_6Hs>mAFf<Fg997Lusrwl8?yXAgDk_Z(hj
znbaZX9=xKqQwOU%@Otr+IxKd8m+=hh(8dp5J6uRDFd1H~C8=HN39mkzNKI!WUX^)L
z`!Y|wimamcUS06&g`C<Syn<IZ&Qkjk4S2Qv6}3w-!z+0bwX+|ASH0U(yY*4<EFDAb
zdYHg7VlK6fUJ6gQ4b=AbaClzdM{O6jh3D3z)V5_UJavy!8)Y3ldmNxP7uE2xXbZK`
z8I70U^r&_DYP@vOq}H#k@Y1jgwLbI*FE?gU>oJq?a@q%KmGJ;CyWXHyPddXRZxOZH
zdIugM?Wk4%5%6$QQp?y7cw9I}Eo}_ov9>?8TrmwETA-GlTfn2kCTj652`@5AsfEc`
zya>2PE#`j03%d@~qInozoVK9mNX3igYSjE<JG>ZcNX>Nxyl7QK%_^_JJ$W59^ZgF@
z4<D%6@yT$v=}FBdI>Y_Q0j7$Z0r!RPnQGMrxDRW_8Y8XY)-a1T>Se(#_9AQeyb*5R
zuUW&)Jh<ITV)cqgaNFCO)$8nq+su)y?#*(z^_$7+wASN!`D#}C@-m)B?qIc}1M%E#
zKdW&Wis#pOJH#2!H}7QC4m0pvdo8Q(SA*wW=dh~#Kj4}>mR0rm3fEvYR%x9CSNk+p
z*`+I7&-k&5+dJU8!iZJ0kA~~GMXcOp3tU^PvGUe!;gS^0%C1Gj<^35}*31tscZRdl
z%L=&Yhq03SWVp=JXC)Vgz-3S?R$OC<XVni_@tH<E`!RwQRX)NqkC&|I^lCi2F`gBc
zkH@pEuB`CnFg(-g#|lby@T{8&D>$x?r@4hJzgWc6;AJfT*aSSacV~G;{&;H8!19jn
z$J6DDS#Hr3JRNg~<sKb?r!9W6oTA})^0za~Il2f>-p*m!MV5GCahzozEyI(24_Q|6
zDLk3!&$5p9#FM_UEVJYnoJ;dr<_T{&ht;tRZpY3ptyspXP&i+1!_q5Tz<FIumVRa<
zoHc7$T6Hv>+vTvd^Lycx@`I(;_k+{NcP#Z%0i5pMWhts8I2}63Qmz)lX`Y;=v>FJf
zfo<47<3n()3}gS=#lbPklqKKV4M(?GEV(o1#0|?>k`@2^21l0EJphiA=dr|lU*M>g
z!4mrxz#;82`)fZL4hnVlckn$p*f_F;XMN#tcqB_0<qwB>&sn_3MK}x`%HlOQ!@lx9
z`{TO__EBxvpXujd|NJP6^Y?@OmG3NWW_Q@HpU7f^En%-^#A5Zv!oFP$`yG*v$0>u@
z@0B7Rf7r!hV&CGi^%EAeIRcLl#Is+iE%A7ENA_#qMm+AP!+z#R!LD>0`*~tF?7m%L
zKdSq{?#V;;<5C{%&U>;SEt6ok(w}`dEr#9LPwYF_W9(Xlu;_ay@F+frMGr{BBcJyy
z>gh>5GIL{5V~66=&but~bqOBH&alYo$#|r`hDD$N4|6B7i242SFsK;|kJyKY4<lIk
z>R)(x+=hky-HwNPYgpLs4tO}E3;UKAiwD)g?Ays8JcvHYzSc$Hftv>Vdc6t{t^}~J
z9cSUex-Bf!#sd!~R<KZwX?W1agne;I!u=$5_GRL8+<*Ikh4@+FzIh)OGV>ws@4m}E
ze+|Tap)LEoN)7kB8?fNNCvYz}i3RVe#l4_e>{HPb+<WNAKAk&=d&er-r<N;mZ{Y$K
zWWEvi2Hj;ry|2Nx@(&Ai{s!B~zASM3WZ1f_W&!U$!uH}#7BFikY*+a)W%yXwj{V1>
z5_Q<NXvL7)4>o^>FdUu(o7cKbtiA;slf_KDUJjeB>zUZ)5^SbzWeU5Iu<5vsDMl9I
zZrUd1?-Pf+AD1(KO2u94ne1a&N8H^%mVI2e7I$ZKVIR^0akpn7`*3Ut?&N=A@9V2@
z=hGwh-ZThz9_?rEd%eP)<66w`=||jIP{#atzVyz(*X$jp!n$G~d$;%rti$`Vw|}%?
z{p2%yyEh5e=k(c|a!*(<@5tU<dkpK5&)J)<FJaZdn6E=3tbRr?-w6|8^<o|K@ppuk
z;a}#%*I!oaHZkwGbXZM@Vcz@R!>W}YdtLbwmhtb|>l*>E^d7=q_o#%Wi4pU9wgi@2
zQkmD3AXrY7vsa%s!cxtGy;`LXi+>5sGc^wue#4mOi40hn?_r)To55n&6ZZ1192UCq
z?B%fgu;|*6dA#WX^GqG)G1mv?if!yg%yF3CxyoMbT@Lg8_RPI%1<c8px!*hi^B$j>
zd*8RXog2;EJo?~vKrC|;>~Z^EEPEa~8@CVrWY4#^!|mB$nQKWgZuj}fT(4K-R-p@X
z?KKp)f^RVww?nw~NT0dL;&AKOeD*A24{psLz@BaIj$8fn+0)Wgn3edkr#F7U?8_zg
zv`-q$>=}FVvKP!wRI?{D4!~@oCv*Oh1hau#ne*P$FfDJ-oNC9z^y@3;WYHR?j!T)-
z5EV>M<uJ#0{b0K23Ugev4yJ><GKZwMxLIMx98ONf&9K4Dp=}IqIyp1@$M<p5U;wk9
zbOARP-(inK3~_TvOZIq^D@-bnGP~kJn1sbJJL7dQan@#b{ZnCLaECqewt&gvZ1!lu
zW|$0-v4@F^VO(j<9-iC`<FE+!u)QUWojbD!j%hG9Sj--1uZQvCYwUh_5sU}FW%qZv
z;YLL&yH|T1H^S7|J?ksD;WVDz8*Psprx!6><zL)bw3FGcW4JNsG_xrTfKj;-voYQS
zqp#-7X5cs&Iass1@4Cb2q$Rt%R0Bo}P1&7HJs4?RW_K>%$Mw>~>`w1Cxc+4wv-aZ0
zj~TOGxCqyeYcQ*nLAXAznpvIih3owynN@d9Tq|;9mM;(DTChH|oc9IS9!_Q!$@6gS
za5=L$n~7_)y_to&8?N;}z|3Eo<7)l@W<LKet_FN#xBn?{)%GO2eW5L`9_-C-_dJQK
z^p@Rv-2zv;FJreB`NA+Ootb4A!%%UGnHgSyp_Pi6^}hqdJvW%?yKorF+A!0VqhQ$i
z8oOEGf-9fP*iF-UxN;<p-5k*tS9<#}lYo3&4!F)tHkaY@fkn)?ravyLw`In*`*7)_
zKQo^63zv57VK*Xo<5I^~?1p|XTzq54ZnVwC#Vw<l(X$j>Z2f{6&8o$PS3}wLWNlnn
zdxu@WXoK^ORqT4d9ytGe6}#r=hx5x^*tInmajvS6T`k*<b50Z3RqG=-w{R!Bs%eL_
z#TLvkA{S>Lyk>@nHsS2dP-duBgfrQ(?8>SoIAisfUA9u;j7}W86j=#_e_`xWrztSF
z>B}xIehUMwyX=D5MVyY?&(41}#c9K7?0mZfoE}xp&MiEFQ&HaR?9HV(b!G=U6M77%
z2DN2p+Qs5z$TMc3XM~eSbl7P#1Dx#1pNSUs3Ma%l>{O?5II-KGom^Uo6CKB}6IPWt
z?rXu0|D22C8*|z5p0POILSV<%zs5258|<iE6pk(b%#I{a#nGxdc4TN0jyjHJhxbO}
z==>$@kVh*VDcHyKiwtqZ<{Z<XItxeSSJ}aHdN`bF$PVBh4x1XV1Fgp5u+}cNe^E;u
zie13=Sq;UZ%R|`S-zGRTyo~MDm;(JUf3|1$aOj^n&vtukhJIfywyQKA2bGCzm&^eN
z_g-Z?uesr1rvYrow`v^leZ_Wkx5R;s)7kdT`Z&<ck8N|Y#Qx_K+1A2p?EmjE+p6P+
zedW#BmTL~!_h<{-9G-xEGrig7-dnLZvyN@rIU0M-1-8*s2YaWSW*e$4u;<S+wqfo#
z?70%g)?0PKo)I~0-Cr4Yhc&Wwqdl<ugc@6WdM9@G>CDyy?Z7UyV{5v&V%M%(wtCAX
z>}sFJR`Gt>=@raY)@Weo8auXf!6oddJIGet8-X3pT5NfSI(E!2WXq>6!1ny7Y}xfs
z*nVdjTl&)&+ozYZrNb<-Ezz9)ck&;$T_41j1fRvW(e7+X&vn=uIhHNndl6etK4FXe
za<H|pI$PA<0b6j6>1}$5ExY2_LeB(jX+M!IY_<oRUtMGiR%v7Nsz5g1btyJgH?Vm%
zudvBs5}Wtm8f==gh0S%IgN@mSY)-{FY&5rHbMz{)ak3|y?eGyBV*S{xvJh;z_<_yR
z>x&ITeArBfH&`F?l+7r=hxPim*o;L1Sl?Bjk@IA%<LgRRm4|g3yEC>lA8Q-qnczAV
zYo9)3@`hlnUAT<N*F46W{01iTRA7zuGbU>@3~RJ!G2N{{usS}L>G*xc>MOgMPPcYg
zJuH_^KWKqfq5GJ2@D{8(l)$tHp2Vtd3)!@@-?8$oC!6~7ELLu8&!$e?ixrJq*%Z^q
zSn=cqo1D=fD|kOoo|%H>d1Kk6$HiD~xs_?v%*XO6W=v~M2A0LXVwyhTSa#tX)9g}*
zWrLE~#KR}B^iwXI5H<-*_Z6}UV|1~!LoOR{Vv7H~lGwP+q4;mrH#Tlw3oNPfVq>3;
z!xFn&Y-~$=ESa&LjoGypi_^xl(VsS8v2h6-J?tqKkA1~P8S&?8MebrF`S>q7(Upyy
zuZ=}L-?9<UpF;1$DmJ41dg$?I9}d@F3%zD%*sutDEPUF)hG~t*!UY%E(7Ua$Ah(PS
z;m`3|V6l@8*<g+ZlfJRR;tb4>8N&t-kzxMXYi!Vs%b4H)2OF5HhIz{VY~a#l%-gw{
zY4|o^Uh8{Iqwj9abqi$!uJpj%#igu&Mn}vk>dE>qUWz$)Cb53rahNl0F6-ClC1%I1
zV12KA#q0}fSf8wkm_2Y6>$5ZwvjP{g-tS^CYxi{4dr&XTYCDkiGI7F8_XgIp_#|d7
ziD5lASYk$z3+oY7ff;v>vL54~Va7Bq*8SdNP;4IS-YgMx-hrv>?*nNpV%>hr!IXup
z+pG;>J8!YBFO^`ehp?`FjzW0u#k%l1Lt&9N>s;&sdHy@rdCPRjEj3xEZ=E2Y<it8n
z9}n5D4y@xdTgVKKu#V~rAnWsubugR*UH^eht?(vvw;W<>TY5uB<-^*C6+_3lgteEe
zLuc+-*6zh+OwZiJ+Vz`?={Jp7TeB&cKK40lQ+ts=ckL5vqu&MEJl?cU$b)v*OxF58
zbxiZgXRUAz(^m6VOTg614A%0=OiX?7o3-S1*i&VJtOc+4obuO&HLq=pDVMLY=7%R^
z%HZ{^**`Z-4jRRpt=@;pyNU#rRVpU8el0YfGsUFm`a;9bU`)~*DAX^x3$5HRp-#IB
zTDOl2wL^-aHL<Hu)9C^<quhk58arqnmkE`b%b}_MS*ZB=5EI|%3FUzXn7AfHDD%q3
zgepNObtuAw2QP&Z3o}fR^%ROPf57;JvqI6)%NT$0mr%I<H^vVfBNVI*#yI5}A%ETi
zjN7gh@^rRhT#M#H?szqfeJU4n1~10gxkrWUo<lGu!(PZzyNxl%!9r#;-j2!;(yNAG
zbZDcHR=60W52_2PnQ9o_VUUoLv=yUXju8IEF2tz+MhMB#AsAUWNJ#n?kCB$@LgHs5
zjMP*Ke*->YM0AFbptz3_$3F}4ADUr=x})&ttqQ|^PY7|oHW<Eoh7juw46A4@{C<5I
z!)!kbF<w70O#6!P%L^D9J4N{UdIpA``6vAFUW1{1OoZ>gEimN6Xd(LTTnyO|Bt*R*
zfWfuvgh+og41Sa$L?|sVSbkUt4<3y{357z~*L4_l@u2W6N&|xiBnw|-&S9XqObGp}
zkAYj>3t!U8q0!i12+3E6hQnFmbNLr&P?QkdsEz^2gN5L>Wf*Yfpzw+3_XiB}5`r|&
zp}(?F2plsI{kM-20;X+1|7IHm<?ONO=VUBk*&Xzo=_!a?tkL&hq@Xx75`7JG1pf;w
z(RXm8@bOkp^a<=Fe6Tx$K0A5|?_X|3pXPl9KQRNnoqG%KqFbW(tj@yQR6q1eX(qg>
zY>8fm`NEs_8R#|mhu}MKD|!a_3O-YgqUUyV!CS8vdN$iByxz73J)9;9UIt^)V@93u
z%KSdMCo2U{7dv#na!GgzZFC<rP4I}_4|QY-FG?mueXEV|qQhNuYZL_ck+;#!K2dPv
zbu``BIpO)%Ip~_$RdBt~99=Iu3oZ}Vq3eM0!n1et(8b?Jc>3!bx@?*(JSodU=UPwU
zN%zO-{Aj4)JS7{Qb?*pHtHaSLu3m67Sb$DvcL)v-HlkDS0KwkB4LbVu6CNk&q2t;k
z!s8ah(4j&U>_*;02ivy7qs7kXFm<u;@c104{WKFE+`kO96Q6|pSOK+eRl>atf3)`=
zDctJ>v|qklu+`pxc15QIn{Btz&f>0c*K|GFP4E=%`1+%5c%WdN<cGHU(So(wVzgC@
z7p%0;ppAR7V7W^`n}x}Oh1El}&iW&m!xF8HBZb=q8fZO2Dcl|~2d#o%2)CBBK&xGr
zg4xB5Xw~AFVCuODEuEJLH<Ny%<;<bN&93EWkyI|2%z1?tmjVRiGtJRrz)j)Ci+nWq
zUnCeMA4Btv?F6G9=4e(OAY5NG2hHxE60RBEK{M^4!d1WXqRRb&U|3iyHfE*>hNHTR
zjl%~EmzB50h8=5#OOuC+^$ypB3odzLUBWZre7{Vwu8%@EYu#O}T@xmpX?Ierxf3m%
zzS>HxjtUn})`p7J9U+`JtrV;DT!mvL*<z*f4dLj~Iby}9jl$uAA7Vwbk;0+Fcf@ib
zTR2!~ES8;f77iSHDVDxlA?zz}EtZs434704izS*i!tTc9V)3ET!mb;$#UeK!VP~g(
zVqwM<Vf#I$SUAK(*fwO5Sg^I9u*I{znE&XCuvxcO%=`UU*cduU%<HZxY*=?z%w2X)
zSeM;O%(?YZSbOf1nEj<pSkv*HnB8iqu*xY>%$m7SSgAc-%)Gc)SRVda%y@rZShm|l
zOfNSU{%g1>rfZoBOYXahX@{;0i>I^{Q{7GpdQrAwO8RDD;o*&9%3wiQ&~df+Z*zBH
z-pi|E^8Hj{?tf`w(oZ*GcJVnesmmT=md#u-adAIkrtTc^uW^V#$p&IV&_RJ2CyDWm
ztp!2zycn;0Uy%J-EdDt?RM0hAF2=onCg^CHiLv<_f_7q!7(2>Rn0DJ<{JpbUm@1qW
zV;t5ClMAkkzy5d&lN>*bzj`(ov{nh?&*gf8X4`D>$1PJ~g7{7R9ug>wKlM-i-n>K@
zH(|UO&H4&sGCjqpvpT|P=Url??{Z<(mSti@;dWtUzoTNrn0><VxDYXX_da3RgB4<!
z<2GUFhVJ6G_+`S7{%Yd4o;t#yByI8Q@;<`AClAC>vl2mLzn1vrbC57#Vx#z_*)5@8
zRdX>!{-4k{Kqh`RXe;zFa~FeOe-L`FT_%3Y+b#4OHdg#JvaQggL@owxe=2kjxF!bL
zO&8RyRAN9(u+VL%uNcr(Pv|<$UQ{mnB6Mjlinu{Sr{wOUsPq&%zI756wLOIn=DS42
zR0Bb6?`F~eNR-fi=56t#`w*dB|1$AI+99D$wUzim<F(NG_ipk1x_qJ4+asdiouNWY
zTQBil_;R7enNi}qHfM$A8-9y#XFd>`F@^Z%ypOzb-fPkKO|ZOPeVyo27$vVs(HDJ2
z|B_ev6pG$Ef5<D0lf~DMzsk$Dkm&XMgS<q$gXq=uiM*)W0`b+N8}j_Z64BFWhdei`
zy~ur^Jloq!^r&tn&%9?WdQ1wJr(enwU+A05Q};o1cUdU^x4OCLmQ*iKn(ZUH^?4!x
zJLQM?eB}yx{HUFx>#b6GoW>5(<@0U%@19ZOGu2@EudbfrGaXO)k50AX(-YI=(VgCj
zPdwhqBfF%D&KX+r@E%u0=YcNrZ~e_gr}f?Cp(EOej@B3CAzG!P!?#3v@QnXNhgLfB
zpyho<duAaI*tJG{Y>*_!x#ptX>rrxrwTAd8M_>NY<AwNWsGIzK=yUPmrhoEx**(Pv
zw%z1!+n0&=BbnTH;%xDL+g)<+H7&$@Gq20NE>96{&pF6F-G7NTK0b1f*i7**FXVjD
z?x1*g_&2$me5-h8OQhWOSg>e)FI@i2%}%t63YI@fO%tu!`N^FJ*^8F5p2;1zhKd&F
zZ^`YQ_K4=bhvjzZC&k<Oi{y{SmWj7V43R%LnJ(ViQYOErTqv5|Q_5{SX^5s##`3#c
zc8jL%7Rs$(Ylt^zwU%48UMQNJQ^+kgXNbl=N94EPRfsq8`pa*1HxO?O3zD0jI4Bxz
z-Xk~p87*G7Z6P<F?k--7u#+3vmy6fhOq5@5<0D=rh5YLARMGIvJoy!+ns{ZKjr^kH
zH1SgO9r-z<`QpV{CUS!#f_UENr2OQTzT&xItL4X*Cx~Zk#>)@u8Hon1>f{F(sEemg
z2gvv7nTRJcFUof>PZf`^n<(G0Ww?0sORRkBktO009Rv9$qfO!=_fGQljw?j{zK`T<
zloQ1RW`pD_(@MpCwU6Y>JK2kS^*i#Jr77-CFpw`g>MrhD{9C@jO-<aPm?)o{u}a)N
z{*rw5C?j#}<6!xWBag)`om$9+kM`oGOVj1D4mZRN1-s?bcdQlHZ!wimRdg2DM!3i)
z_xBRlun%%gLtSx|=V$r&91n4&MyP!3`ZnTn^I-X?Fg<Z;gP(lF90T#c!%yWy18#|n
z6OHAAXPb(P{@W?n_<CGiC~C|5ubCw-n9xGrC!<cB_c%n}>w=>=x8rqrk6z=&*%x)?
z-QGSCXXa(fyKHPB&e&uw@6>XM$il|U)w~TwLH0@BZnuLdd$C&HW`L`x+c#0(^3MZt
zy6HA~bGuXGwCZ?SWAJHl>i(s&+D)<I<XC@MMMGzC(t;tf61RS$<~u`K!R9(~;)p-8
zoc=!Ic-wKZ^z<3xxK;+TfA5^dF(*ID{@(c`j!LbT#huL(N3PV8{n{Tc4iDTRi{5D>
z4%50V3*XyE9OC#|7JAZ99Nald7Hk$E4!o2l3-I_Y4#=;ODSm$v`)_V7`_SR0*f&f~
z_IA;5v5!nm=6&aZ*vq}O%riY*?Ag0U_F`6BvAc1W%=LLov0Fv7>}jvxV%OboWR6zX
z#m+yiWsiHb6+6v7D0|?%TkPO1$ZT~UiE4w@WY&M&#da1yWEMu&Vw(mV*)83bV(UXI
zWhPbmV#@?InNh$tv4tLFSMR(Oo4r3IyO`*zXk0o@X5ju@Q8(_C?3n3hMRhx0*};p!
zit>yc+3xEpijq$~Wm_G56opPYvh@)<io8oJWUIQIP-Ji1Df@5FPDRG_gR%utZ563K
z4#;LN*{Mh>*(MVbPbd;1m&m4H(^15EOp;BOy;a2A>@1tmCR_1icdBeu=66NZEHBy6
z_~VN3fhT1eDWQtcIxShB`dG#1*mPNsagP;2Z>(iqj`US1t*6V>f|n{3hht=XN+~`p
zIwWiE@lWw?WW8?f`SS|jmN#@uf?X6||Jv&2XwOo-R9w^j7qwL3{-9Df&N4#bdV05R
z^ckh%>54GjP?KQ_r->7E1H>AIz1mIP4+G{X9%d%$dOvBVxc6zi?u%uU6n7m@>pmS8
zqp-U0Uia~!LWTLdN?qGI7ZhewHFYg4E-6g9?$o{6tXy$D-%9uDqkjs+&=0x>?~N1}
z^gikyG@GnA-Mm_N>x&4*k&okbSM^)1*neWZ?t-{4ik)N6>k65p6`N9RbSKX~qgeCE
zRd-au8^yAfUb-4t$qGHS*SbBlY811B+;!EywonM??R1-a)hV<m8|##Wg(@_259s`h
zIj<P=WWG)`e~84ejRSN7g03qxy5;M5yTmJceSN3%bW~48*Q@7sZ0Ao^sOjqH+-#|>
zXjxpUW1x`x*R5Erv(@vbe__B2odpTg{ZlnnI+N$_^N(>{qN9<s+y854D;>3On*NGQ
z;nPbZto*$ST1=0=yu<(LX07SouHX4{_}5RjouBG&Cc7}*Kpf+LVU^bO1qna>cTU<q
zT_Y#NU$4te?UKlr{+b1D+TPE*`1cA6)HV=zf2>>OuC0-i#GmUQGR^z>z>oLB5~gY7
zq<_@w5;IjJC-cMCE`OwF|GPzv-7OvK@?+_98UI}RzKnlg`v3e{0U^@)WYYQg`Q_62
z`R~d3?@7Ne=f5vqk6gMQetmN3`uO$ArR(L_&)+++Ub-K-bU*z5<oy1m`<3(imF{0I
z-9PUSxzr!Lf8<jC@cxoZ{l)uFF7+SpPeJNW-oJv>zr4Q%slR#u3sV2{@eri(;Nv4m
z<HN^Gkj9ITpTNgY8c%_br!>BTG`@Vi1!=tb_zTkbb9)dZd*JpVNcO?)MUd=;+m9gG
z54R^lvL|j|f@ELZ-UP|sxcv!|{c(E~BzxrcDM<Fo?NyNMmD{f%*)O+eL9%CV--2Y{
z+};Jr-nsn?lKu1fAV~9p&ksSGAAG(D(tP3bN08<ZpHG4`pZNR|r1{0?n;^|MKK}%1
z{_*)J@cAgsPl3-*X}${5eC6|3kmfI+&w@0c`TQ27`OW9MAkB9^{{?CObAKR6{($=j
zLGlmWUkH-F;Qm99{0H|Zg5*!Qe-R}A!u^dP`5W$k1j+w!e<Vo$i2El&@=x4f36j6!
z{!5Vj7x!m^<j=T&6D0q}{hc8BJMRAk$^UVGC`kU0`$s1ENA53~<S)7ZWRm~n{*+1n
zl>1jE`B(05ndEP||7DW@<^GsS{+Rn`Ci!RXubJepx&LO8|K|RjN&cMscP9CF?(do8
z@45eHlK<!NfJyOy#|I|G2Ock&6fb!EU{d_x@q|h7gvS>q#TOoLm=te#{NXve+fqDY
zQas}EiAnK^$15hqD;~d?6u)>pV^Tch@r_CGjmJAC#XBDVm=ynbJY-Tl<nfV7@sY<%
z#^a?FKN*joQaoi+Jmv9~N%57(TPDR@9)Fn>e|bD+QatAInMv`P$Ls$`(piUDUA0}9
zMjE7Bx}-aPYth}^-95l`DPm!vA_ggnQm<H`A}uN)2sR}k7@!COO2@a>{{HZq3mus{
zbI#t+v(|k_e!bS~cjVV^y`D#YJ=g1d<kxq--ba4D*Xw`e*MFS{BA*9zK8Soi(0L*9
zc|qrg$ma*0CnBFGbiRmuzR-Ci@_9q&kI3f_okt>{M|3`kd_K{6CGvSi=a<Om7oBG!
zpJ#NwiG04%c_;FDN9Ui&=O3MiBA<tJK8k!k(s?QJc}eG|$mb`Wry`%HbiRswzS4Os
z@_9?=ugK>woyQ`d$8<i6d_L28E%JFy=eNk`H=XAqpXYSGi+sM*c`x#LPv^hL=RchX
zBcBI#K8$=m)Oj)Tc~R%b$md6$CnKLHb-s*zzSMa$@_AF|&&cObokt^|M|D1pd_L8A
zHS&2?=hw*RSDj}gpJ#QxjeNe<c{lQTSLffz=U<(NBcF$LK8}1o)_FPdd0FS@$meIB
zrz4-Ib-s>#zSem=@_Ae5@5twGoyQ}e$8|oBd_LECJ@R>7=l96xcb(@WpXYVHk9@w@
zc|Y=bU+4eG=YQP?BHsseKZtxk(0w8DeL?q!$oB``CnDb`biasvztDXn@_j@1kI45A
z-A5wdM|3}ld_U2BCGvem_m{}`7u{zf-)D5ciG07&eJApLNB5t|_aEJdBHxE}KZ<-m
z(tRoNeM$GH$oD7Rry}2{biayxztVjx@_kG9ugLc=-Nz!|$8<l7d_U8DE%JR$_qWLR
zH{ItV-{*9{i+sP+eJ}ETPxrsb_dneSBi{#gKa6}o)O|7XeNp$v$oEIxCnMh{b-#>s
zzw~`G(tXqS&&c;r-A5zeM|D4qd_UEFHS&E`_t(hxSKVhL-)D8dRmNbd@4J!jySo2I
zzW?ez9Qi)1`*Gy^vF^)}@5{PBYtakerz78|b-#{$zt(*_@_k$P@5uLW-Nz%}$8|rC
zd_UKHJ@S2B_xH&6cirbB-{*C|k9@z^eLwPjU-$pW_kYa;BF_UfABa33(7Yh>yg>7V
z$nyiu6C%$OG+&53U(mcE^1MOwhsg5>%_AbuBQ&3gJfG0KBJ#XK^NYyy3(Yek&oeaN
zh&<oWyd(0wL-UWw^AF8KBF{rKABj94(Yz$`yhQVp$nz7;QzFk(G+&84U(viJ^1Ma!
zm&o%M&0`|ZV>F+MJfG3LCi1+d)xx&X&zj$8o)dYVqxnwc`Htp2k>@>{|3seuXdV=K
z9;EqD^o!<0nioZ$7ioSJd48mMQsjA(=1Y<1OPV)Do;PX!6nXxnc~s<il;%^B=Tn+j
zMV?n_eieCsrFmB5d6wo|k>^{QcSW9eY5o;?{-t?X<awCpW0B`$nwLeMmuY?$d48sO
zTI6|}=4+AXYnr!3p0{cK7J2@rd0gaqoaS?p=X09ZMV{AbeiwOur+HrFd7kEbk>`7w
z_eGxfY5o^^{-=3h<awaxgOTThnioc%7ixYOd48yQV&r+E=8KW%i<&n^o;Pa#7<vAv
zd1T~yq~??Gd{XmDcwVXbB|N{>JQJR0YQ722H#P5s=bf5=!t+nfL*aR-=A-a@RP$1J
zUaI*iJU`Vu6`rSRz6#G*HE)IIt(w2W^H<Gd;d!j)v+#UY^ICXbtNATFztub!p66=5
z3(t2o?}g{Rn*YM{U(JKzd9dcg@O)VFVt8Jx`7t~{);t-WCu_b8&zCiChUd+iKg089
z&7<LYwC2<Bd|LBrcwVjfH9Wu8JR6>8YrYN7w>9sE=iQor!}D*=!{K?j=Htq=*7Lj^
zo|kKW4$sduPlxB}ny<t2b<Nx1dAsKC@cdo#cz7PK`Mk2W3q7xg=k<EdgXi~}=fm@S
z&G+H?zUKY#ykGNwc>b?_0K5;-egNJNXkP&D3$#Cg_XpZ1!21O47vTMZ_6_j9LHh?~
zj*EI90q-NUpMduh+E>8)3hgi8{e|`!@IFKP4S2tyeFwbn(EbD7e`p^9??bd7f%hZY
zm%#fH?N5}c-r#)-yid`71>Ub{-vaMjw10v3FWSez`xxzK;QfsDHSoSh`x|(FqkRs%
z&(VGd-tTDN1MhpZ|AF^E+6Te=Ank|X{gC!W@V-d<BW2GY_dW^UCuzR~@0YZ1g7;0@
zKf(Ja?W5p*l=f5beoFf)cweRc6}-RFJ`3JwX}<;Ux3uqq_g&h5!TT@m!{B|G_G9pV
zO#3o;U#9&Tyg$=E4c@0|zXtEuv~Pp=ZQ8%V`#0_5;C-C-bMSsn`#N}Er~MtgztcVs
z-sfq*2k-Z^?}PV!+W*1(KkWnIeW3P(@P1JHLU>=O{UN+R)IJg3Cu+Y4?-#Xig!hfw
zKf?P*?IYoRr1q2Wep35NcwedgCA`1XJ`>(&YQG8ZH?{AC_MP5;Li<neL*ad>_M`BA
zRQpnRU#k5nyg$`G72c<6zY6bHwQq&@t=hlB`&aE_;eD+3v+#aa`&xKktNpD!l%IK@
z3-5Ea--Y+P+V{fyUhRM3{jc`H@IF}kVR%2ReKEW**8UjYA8Vfs?~}D(hWE?bH^cj8
z?VsWOv-Z*OK3e-}ct5RuHN3CZ{u<t2Yo878v$fxb_uJZc!~1USzv2D2_Tlh8T>Ei&
zKdyZ_yf4@O9NwR6pAPTSwO@z#>)N-&`*!W$;r+Yz@$f!g`+0ajuYEnduh;$_-rsAV
z5AXA}--q}6+V{ize(nF^{lD@6a2`PU05~6@ya1dRP<{Z;4=7In=LwWAfb#{)8^C!3
z<qzQef$|7&9zpp8IG>=r0-RS+egV!eD9-@r8I*5;^9{;7z<CGdAK?6h@(^$yLiq?d
zAECSioR?630?tn;PXXsCl&^sE70O${c?;z);QWR17;qj#`3yLpp}Yp1*HC@~&TlBs
z0p~fC?|}0i%6q_h59L4L{D<-&a2`bY5I7&Aya=2ZQGNu@k0?(9=Sh?=f%7HGo4|P!
z<xk-JiSj6L9!2>SIG>`t3Y=F_eg)32D9-}tS(I;q^DWA|z<C$tU*P<U@-T27M)?>x
zAEUesoR?942F}kYPXp&^l&^vFHOkw-c^l<#;QWp9IB*_E`5ZW(qr48B*HL~4&hIGC
z1Lt{^?}76@%KN~1ALW1G{EzZLa2`ncAUGeSyby*cFQohsoF7u22+k8JUj*lilsAI&
zM#>+-`6K0#;5?G@NpL<%c_lcnr2G<`Us9e4&NC_B1m~NScY^ay%0I#RC*`5wJe2ZL
za6U?TDL5~s{1lv@Ql1LVQz>5s=c|;rg7a3&U%~k+<+0#AmhxF}K1+EmIIpGr7M$Nw
zo(s-%Dc=R>yOj5W^Ipn-!TB%c!QecY@?mg3OnEUlFQ)t$oF7x349=4&Uk2yPlsAL(
zX3C$z`7`Cw;5?f0X>dMGc{Mn%ru-V5UsIk9&a)}s2It$9cZ2h8%D=(+H|62rJe=}z
za6V3XIXEw;{2ZL0Q=Sga(<xsE=j)WWgY$OE-@*Ai<?-M=p7MEcK2Lc)IIpMt9-QA(
zo)6CRDc=X@`;_;C^M1<z!TCSs0pUEL@_}$ZP<cT(FR1*WI@xWUCxr8a$```<LgfwN
zyrJ@kaQ;wvL^zMAd?K7rR9+FzD=NPT=NFY{g!7EbH^TWw<sIR?qw<e%{!w{II1j0O
zB%F^_UJ}krDnE&kpFHp<oTpU263$mDZ;6n%yfPNfUn-9Y=P{Mfg!7roYr=U=<u?)X
zn<pE=c~0d!;e4m^o=8#NQ~6Ig|EWAELLT(%v2Z?Ac~Lkos{ANIe)NXA`^u9lUkc|-
zl{ba+rplkf`BUXl5%Q>iuY&Wb%B#Y8RpnRV{HpS-aGq89R)l=(Z;!!wSLI*f{HyY?
za2{6qSU4Z6yevXq_S6<QKdU?~oTpX37S7iyZwu#bmA^&E-=1s-=W&(Kh4Z<}>%w_m
z<#*xyuJXJHdEQ^j!uek1eesC$zRLf?`CsLM;XJVN!3g=_-#fv1;TOA?hV#S96T^98
z<%{8bvGT?UdE*N^;QX=j$Z#H6`D8esth_RuS5|%*A-{a{5jfARd^4PHR^A!TJ1hST
z=bx2_hV#(MM~gX;*Li7#y!6jq;QX}m)Nr0!`D!>{t-Ljyw^sfdA%FeP1vrnbd^ViV
zR$d#<Yb(DE=eL#ThV$IYcf<K^<-HN|-X}J~`ETXH;XJtV;cz}&d2u)|uKYMce*ETx
zaGqTGayVbEyg8gVSN<H%pDT|J=h2l<hx6&mt0UyqFQ10<>&mmkd3NR7;e5OD?r`2+
z`FA+~t~@-PhgUuxAs>I~A2=_s{5+hWSDqfu(<@&O=j)ZXhx7Kz-^2NP<?#{n_}6;D
z`F!Q|;k>@``*40=d44$0uY5n8?^oU*&igC>59j~Y2Y~wk>IWe715W=1_XX4+fcpdL
z6Tp1}^$XyBf%*n;-$4BXxPPEN0zw}_Y+m;h)K`G}3hFPw{RQ<I;68);4RF6feFwPj
zp#B5ge^4I+?n9^_fzXfm_kVC-Lj4K2KcPMa+^0~#0`6C+Zvpo$)W3lH7wTiceGK(8
z;C_bs8VG%j+t=X!hWZ?EpF{l)xZk0^2i*5i{{!xSs1E}7LDUa{`yuL!z<m+*N8tX5
z`Xq3lMEw$ke#!Nx;J%6aCvg8neH6HlqJ9e8Pf=e5?yIQ30{2(cXMy`H>bJoC7WG}=
zzKi-VaQ{Vp7`P9kehl1?QC|k3FLQAv+@DdO2JX|SUjz4R)VG2AHtOHN{Tuah;69G}
zIdDHmeI2;3qy7%u-%+0j?(?YM1NVE>_ksI9>i;10e{LPXE9wKO9|ZS<)E9#LLh28}
z{UP;<;69Q1MR31JeIvMUr2Y}yKT;nF?jxz61oxBFSAzRW>Mz0lCH0x$K9l-QaKA}?
zC%EsV{uA7PQXdNLL#ZDH_oLL8Lg-6fF9!Fg)Te^`RO(m3{VMgX;J%gmS8)GIeJr?-
zrG6IN&r)9t?rW*P1^2hq=YsoO>UY8YF7>_OzL)x6aQ{nvFt`t<ei+;jQ(p}3iyd8;
z0{6$%CxiQB>X*U&GWE^izM1-GaQ{qwG%QmeP5m^upQgSV+*eb74eqb0&j$C|)Nh0P
zZR)$heK+;r;QpKXaBv?^{Wyev+`SWUUrzlwxId>p9o(l=zYgx#sc#4O?bN@6`*-T&
z!F@dS^Wc7-`g(9*PyIc(zo$MQ+~-rj5AOG=?+5q&)c+I1>{a&x;Xa`Hfp9-ieL=V{
zsQw__A5@<Z?h~qC2=@!sH^dupcicaO`-kcy!hJ;b6XAZM`igL0QT;`@zo<SV+-Fq3
z5$-pt?+EuD)qjNhkLp9heMt2q;eMq0l5k&A{Ykh#sXis#r&PZZ?pLaB3HL44zl8gj
z>SMxvO!YJ2ex~}Ga9>mXO}M|QJ}2DgRKFAMcdG9R_dV7Bg!`ZBgTj4K^+Vx)sQRLC
zUsU~3xId~sDcmPjzZCA5s&5MSP1Qez`={!o!hKZrQ{jH9`l@hWRsB`0zSGKmR=Cfq
zek;^(b>9{0ySo31(0~2l8-zaW)pWQYtG+DUmsNijp+CFrG~B0EzZUM-s&9+Xw|#ss
zLjQK(3Am4|elFb4RbLmOue&e~p}+gn7jU0f{a(1=tG+Kn-*;tRg#PbuufTm^^@HJl
zu=>IXec^W(AoPd-?F;vb)h~wo#p)X)^o_UQg8RqnBg1`U^^+0$$xl~A=qn%U4)>SU
zXNLRC>Ng|wo0nEX=sW*1AMQV^4-NOB)sIH#M{mf7(3jTZ*!^kssl{UaAJnf#=vVJN
z3HPnlzlQtQ>SH7Hu@}66(9iy15!}~Se;e*^tIv(l=YI1)yz74VpY`CrxBB03|66@<
zgg*G@2%#T-?*q6muKqaOA6K6op-+Bj65KCW-yH6ntACF7+&_PP1wtSFk3=ymW87DV
z`|9eiBlOolk*mgi_Ip#|e!KeaaNk}1cZB}?H`m}ky!!EQKVE%#gueW$j0pYtzvAFN
zz54ZVzg~TNgueauYH<HveSEl&uYSImoa*PlI2fU?f3z;#-&da>?(?hPkI?VmkPD&j
zf3*bM{}&Gc<^hNgfWQa%YB9_U5I+Fs2Z$$tz!P}=RRq4kxg0QWK>PuiKOi0f0*_$(
zJ20O>yaJe4AbtS?zhKcJu}Q@<IPp5nHxTat<{gNCfWSZ4Gzo!+a5o0#BZ!v(^Af~Q
zK;S3*DAuWX3Z=@HhWQHOEg<j~Hi(_tTl|IVwP7BE_zW<gLA(Y8Uc)z^!u$sD9AKV<
z_znnshjqIUcn|+R1@j-uMx$UJg!m8$e29Y$VP1sz5imbOJP8Dz#M;3Ke2FV_VcvxJ
z6EJ^5JPHIJ#lcQ6pF+F}m{%cw1p>cf-FyU|#eex>zJ+)fFz-VA3k3efH<w`^hWHpT
zA49wh1YX95?g;#h8+BoxhWHvVUqieN1m4C^HDUgScpNZ~LwpVdKF7w_5qKT<&cOT*
z@jPIjhxi@{e2)`XVcv)MA29zzJP-sP$hL=JK8ScBFfT;>5Cne6vUvzRk#n73zKD1u
zFmFWs5d{9o-ala;iTETipG3S81YXIyj0pUas}*3LiTEZk-$c9<1m4L{Kf(MH@laqM
ziufo9e3Z=@VP1;(DKI}pJQW0<%90fbe3i59VBU)OD=>dWJQf5V%U2J<d=~LqU|x&(
zEeQOU4RsKBF1KpKd>8RvVBU-PF9`gXlSwcSMtm5U4<lX-0xxEFQ<xtko(#;B5nl#@
zFSBMU0&nKO^Duu#JR0n}yUlzW1U}8Nk6~Vo_%$%UMm!q?p3Tl{FyBVJ8<=+^{tW{E
zX7w5b9?pNOVLpy{IWR9r{2T;+&hg7IPe*(mn6J|$ehdO{XZJfWe@8qXn8zbN4+5WO
z{c!|d&&@$FzehYDnCBzD4+7ukOc|K>BmNJ}{}B%efd{m|56lM=F9_xZi64Z(588MG
z<_U=}1oMT&8xjj!yrC8O5coqEYQsDt@rhtQ5#}#M;1wM{3iFG^GlF?W;u|6GjXwJq
z<{gQD1oMx?LqgyoZAeAnBi${IJ>n&ap9J%h#8X1xDg7y?xA;opEy27c@s|+zOF!;{
zc}(In!F(q1nh<zRpM47Ro5XX1c~0UxA@H5vs{r$!#D9YMPvSu#@Sv7mL*PSQ7y$F4
z#E*jcQQ}D<@T87!h51tAO~Je=@uv{@Q(rv?^Qgq9g85Y9RUz=IHh&HCtHiT{c~;_E
zA@Hr%CL-{zZpOm=EAg;k9+vo62z;zRH^96s@v~rlmUvoXtc$00tRKwR5^oFUZHd2y
zz~9<G9_De0&js_j#Op%fb#46x=68wb1@pYb_d?)%ZTJ%AeTn}C^S{IcL*Rj}EP}uX
zyL<)ag^3>q^TWgwL*R-1rnlmYi8luG#>5{(;Ex?CjIYHb6Q2y`ll4wcMc|d~{|x4r
ziDw4$%)~cC;G69@3iHmyKZE&a;-Mk%&^8W)`Do&$!Mrr_(-8P+Yl*;9yLAKRtM%`;
z73QspzlOkHyEF;rv5C(H^V!5}L*TXj(F*3biRT9M+{AZ7;Jf|&5X^fM{|)B9i3f+k
zgZsXc82$Opi-UP_;>RKI<G!i`^W?;rgZXme%^~pScCCQ<bK=p#JUa2|5cqVP<6vH$
z_;oP9PCPpVp56QJ!+bmO?qJ@X_;(2WyLG)0czAa^!hAgO@?c(`_<0EYylc~8o}T!6
zFkf%v(rpO5y??I3{5|pbU>=|Nd<cBLKYxRHed71Q{66vg5O{vSHH7(o;{CzAKk@$%
z_<twQ!8}0m0bxF%c!3DKz@ztIexP`QFi%i?K?J_wkMS^XQ2ardKPVm{0*~<9UNE0f
zyh4~)D1IRVzwqm4V4k7)hA`hyyh8-u;aAmR{-Jn?Fb`3DL<BzKo~ke}QT#-hpD3Op
z0#EVt$6&sqc#AM^QT#;&{^DotU>>9Rj4+>3yha3G<IXWKzfn9#nCB?IBLd%X`!6u>
zQT#`k|0o_L0uOTAHkc17UL?$m6h9JyAG!4=%###f66Q;aH;KTT+`16vPl`tg^C-oq
zMBr0yeFo-LieCxyE5)-!;8|`xgCkp)n0E>DF2%n@;9qWg8Arv#6dx1jV~UrFqvmC9
zUk&p!#nXg&n&N9B@HKZ9hIyOfZ^Had@i-B9oV!lKd`|H?VP2>Boe2ES&$Gfj&xDed
zVZNt$pE#Bz-shK(!TeA0Kw%!J_@FrUrTC!x#=yK#@k3#LsCc3XJkbM-VZNw%qcCq&
z{82ec#2@{p7R)0RpA_bkidTxjEB&D)%r6zs6vuyo`KAbb(<7r`-l_PfF#l9MRQ%k2
znfa(NA62|mn3pPkDgr<C^evdDD!wYrR~2s+fwwxR3Icz1`8EU|>sLb%_^elN!@O4U
zTVZ~yc&-RM*TlOBeAiVUAn;zlnTEiBy;B3`!HN$H^I^q{Mc~CgG!KCvyS_gHPxf$4
zm@g~dEX<n~e-?p1JLDh&kM{9T5csqotVZC~o?HU+YsIsLdA8!)BJgd;EJWblKDQWw
zfBWfM2t3?BK7#qU;^o4;T=8=e__<TFAn<fwsfxhY)z3WecK=C%`Mcur!aQE_c@g-$
zv1Ji>y|2rKV}9>}l?XiF8-KxkU-5on-mmz-2>jo)(+E7^brAv|_@`wsFIfCwm>(>j
zFal3_=urf|@RMB;c*7faBk+e$w}g4b;uFJsV)2R*c*PSABJhhB4nyD>@3@G-H~#x^
zn0GAxG0Z;}4;g`nJbNMnA9+Oq1YYv~?Fjtj8?#`ZviQm{Us=3m1m1G`n+W{n^^*{I
z%tz|Md}i^QVP3QN%?SMF5vvh+&QCvrz<2&+Gy?DW_x3RVSv+W%2Q5A{0v~!>E(Bim
zYZ(#v(O=v`;7MP(0rREBn}&JQ;!h*+r<3#Iw>jcbuP%eYr~aWH%&Qi^8s=AvXN|zK
z9{MDHGvE5j4G6sJO-B&;*S}_mdD!A(!+dP<vJrUMQ`RH!vtRiOfv5dNZ3Mpdm3Wx9
zE&evl-xiM>fybRZ34zbOdKUt(`^N`hez$nuFwa|jZv?*g@LmYK@27Sk@V`H)hrk2>
zeGSY97cU&<g^M4Kzz?5M1%W5NWCH?Ud|xvJ-uShBFn@eurQtA-Tzql_KKVm0BJj%J
zX@I~lKXw@AnTu}@^UcLOm%~cD^RXup_~$RYgup}J(H()0ejyjkOBX*K=BJCNj=)oo
zABw<NUsWA}xBl%dn7=L_JIrGjpB;hEuJ7|X^V;W6LEyK4+zWx{{(Ezn?=Idu%zGFA
zT@Ehs-)9y;;K47;g}{g3p96sxe^Y-Re8fC?m?tm3JOW>SUNr>X{QJ!i`17ZF!aREM
z>0v(oYb~BY;MGrFgTSwU<sbsj{)_AQtAhCU|5bu{_u}8f{Cn~65qS9NyAk;K?_@;a
z<sWY?$Jj0N^kJU9`1%NZ{Rt%zc>6C+LE!IywjF`Tf4L~k=NGRZ=Jku;kHGIwZHU10
zU$+E-?|(Eq%=;JrALkz#ZXW=G4`AGI1V6xwhY@@MI%@=fz&}61K7r+Bhr)gV`34Yt
z11T{G{(*Iw5PSqj7Quc3`3hiPf&2vs{(^B65qt&<b0PQ*cD;w-JGe9i_8-WH0Q(T+
zM?ml+q|QX}C9JQC;7>UE8|+h%Ujg<j$hUytTbNJ>!N2g*Ed(FK?!5?phAWF<UxWM&
zu)je*2LzwPLsby`4jZx~_#S@#3l|PAvkwCHLA=>~8-gEV@_Gbc#H-5?{1JN=BKRb(
zJp=nC<ePwf6Y@_W_$TH)i{PX9;3Wh<#p&g+uR{I`*k2)^1%l6F#`g$*i)DW!_%6QA
zf#AQmQx*1M$d3X0G33iY@MX+jjNs4sWDkN*<Lq_(Gwc`pHela|{2K`Vjksk9K8{t#
z5&RrKl!kpB@^`@g4*5I~d>*6!L-2dN&=$e>v2ziE|Kp$Yun$Cj5ZDhQUkHLPBs~Ly
zKjfX!2tJXY_rQJ;`9@&h$hsEG5d0%k^CI|27C(&OC)sxm!B=uK2KJZ8X9D|7<TpX^
zn>=v|!FTd;Jc9q^Y)06JB0mc3N0BcD!Iu*E9)dsRtqur2l^=eA{VMNdm77q$75P^X
z{3~O3Aoy4oPC)Rp?9PwiYq_!&_P5CA0{dL#cR}#G%>4nu_wxR;2>zGTonar0{4lT|
zM!pyXUrfvb1b@uygAjZ&-&BPCGV;y9z8U#v5d1SEUq$fIESQPlr`gd3!B_K7RoGu6
zpAGD@k>3WvZ<GEVg70R-Rs{de$+fT#M}8dqTfK^XIdV73mowvG1b@!*Bm|$%!B_;p
z&b`^NZ%6(e*uNtm4}y>9xrY$^Jlp3Z_<AnB4EuZJ^MQRn^7|n8ebNsi_<lD0f#Cl+
zl^ON{$qxkkf#eH9@CD5rFW02}K`Wj{@ChB-1p9^L8-jg9@(&^Sheox*f61EBJ)eN!
zC))Y0oR#twUHTLD7s+P?`;6o_Lhu{SU5ns5djBGV|L9C(*oP!P66{BkFA2eyH0J>X
zf6|+?5qwJD?}hzJ@-5-2d`p`frXu*4#vMcOF)eD2;Ai?`8G^6rS{B&fB%c%PbCTZ)
z!SD1$dj#Lp$D0uRPv@$`J}CL2U_X?6Q3$@Mq!$tVQS0*K>TUU?jy(_irMBiS2>Yhw
zpF;3YO)H1sqguKS!B6#d69iw?-950sN<J&tXSHp_MFhXqg2xbiS34g-@Lyfp0{gJ!
z$AbM>@?|0TvL0E1;LrN7J%Uf`SN;F;Yst3-`?loYLhx_JT}SY7y}b^>&vket?CX-h
z3)jnkW1km-&uj8C2!5}{T@id=`|}|9zi#Wl%LgVu80-g=FATvK_FOdtf7te`2tKiY
zzJUE=@{Qs8>Zk1=L-3D1(i*`>_F+j}x1a1+y}x{A@|VH>GWpC9d}i@4A^6Q!%e|US
zzOy4EVgH$YXs{1Wel!F>+SKw0zO<zU5d3LhXGZX;-Mx+*1LR$+eF65Z$-jmh)8$`#
z{ucxvo9;is&vxYm>}!+14feOm=Z4^Od+Z!;*zfkyB?RBw*;}|F|C@Ypun$gtI0Qdj
zN)-fO-2a;4hW&9TdcZz8`Q>20oP2Y*Sx~;YnAZ^eb1Oea@X>wu6YQsxuMYOr$zO-y
zuba>sH~TEM-wwfVw|60e@9yRf*ncM<9_+*WYFHTrKi;!F5qx>u=OOs>{@D!s^yJrr
z{d)54A^7%`GYtN{jc+0N_<sK#_VdZt2mAWu@59Z%<?l;+AHnCh?k0lY@8`C#?@#_e
z+$yxqK0w^E4=|=Cf*){Y8gA8<FYvo>VSk`}g0N5UU?cte?(z#x_zA%`_-Z`_|KPso
z5PXEUF2H_5`3hlQq5Opi{=x-?5qyR_lM(!em(ReyL-`M3|Dk+{2tGvRJ%b<d<An&m
z#6Ppb{zUl{VV|P>iU@wiw9&YAUcSW*M-lvszx0KDjPf(Wen$Bk5qyoYUm^G#-`1b)
zb3FVt?01y!5%xXG|A^p!oHhc%2f6Glf*<nGY}gkme<bXWlur`DCpoS(f?smcI|#nX
zJ*^P@lQ({ZeU$Q3!hTBmDskJs%4e4%_$zlbLGW2#`T@7~oG;%c?7Niz62X7@*oO!{
z%#Q~k_%YAjf_<6tXTtu>!`(U|_%zclBltDn)!!>WjQpFhe^WkA*vBb9CxV|dzCVJm
zbIpAS{?4OYV4tV_p0M9jzE1?-=ZupG{!i_7f)Dh&KCmBDzEIc~Dt{>M43Ix`;xh<7
z(bu}+&UpDn_vgc%Y4VNU`4;w%%0~+ONRN*ihTtcCu@de)DPQUCzY+YUS3ib*rt+KO
z&ayi8o#M_a`A(lMgWx~idI7<QdT~4KN0l!XcjQZzKNZ2B`e;)GpXx{Yxb~}_{R8%`
z%D)QxSLI_x@Uf=FBKTR~?S<fLJzX1j<ZqSF6?Zetwci!N?;3v)!S}l6ecUZ5|Ld`r
zaJRVpv3Zhkx2*2W9EISEjp>NskA0&qf=~8`60l!ZzFF8eEB`Ele|GW-1Rw2^0|<WF
zueZRyTKQ{ncW@K?Y!Q66W1mOx+b)tzdy0Iwd-U<_zr8sV_TkEp3;S_@9X=Alm%CsP
zf<Jdx9|WK7zddmG`N+Oq*taYHE`on|eg^~}?-sqapZ9`3?{z)x?}h!n^7$h8eCO%^
z-z>lHroITi-?RGr<^TPogg)Nhe)a<+_<_^(`Ftl|@Vki!{@~M(z&>I5g<-$2e8UL7
z;e^!){^7No5PZbPcf)>S`HEp*vHZojdt3hESyvH!#;bB5_>F%m1^bTWKZgCs@*yMm
zkf#kn@FOpeLGUGi^Cav~mQNY>Da)^n;8&jTJ%Vrf)r$!J<^4Gke9U(%!+vJ@nqgnF
z{LKjd=7s49KIbo%Blw-KZ-;%)@;}4=XZfHJe9+HTK=4EFY>(iJzA_p1N6RM-`=sTU
zM(|5Nc^JVr{pmdf|MUfY-078dSLg=&spYFi@Kw*#$4ijEdea^RpY_?xu-{s~YuI-!
z|22aDIz1M_hy9+u&iV3VpE-zo@@31P4g0g@(?;-VCk;mMYp>V$#lGzmpTPcY`M6;p
zxBT1)e(qR(9&ZxzcO&?_kGv22yyf?X{oe9@Blx~&>iyo6|9j<J1RwbKAHjZb`NDDU
z<4*R6<KAZZ!>0_wy)E*IFI|9p_KP3X*CXG!{Nu2HTt0FHANhFw-0UZRWi5iQeBT)a
zfB7AKz4DpMZw~v-<vU04oxgYh!GHdR9v45zhkm^+>_?X`9rmSP8@d(2pZ@Gk+&ezh
zes$clU;WA)*tahKI_zJUj~&6sKEF1CpMA?T1Yi4w^{~HPK6lvXF26hOos-}F(J2VN
z_m9@$-uX86!NWdy`Qc$dynOKpzW9g!hv1KY{{n(f{x|*om#^D55BuijpGWY|C;yA!
zqkpFnf}j3W0_>}ozaIA2%V&?^vyX47xANPsc?7|Cf9wm~yHx;p^6KlqwH9|;cE!Eh
zdaj%GoZfE3oj1S3y*v8zPet^09q#7P&;M>g+-<&8Z}mGm?H9e(@7#(?xOY#_ao<kV
z+wQoRMPK*5M{%!_zAyLQ!@Wrj^j5z!i}iWkJFlO`7QMYi_5c6>pW@~J|IhXG{l9mf
z8M=(u+wYlS>=SzX9y6rs=Xvi@W>~aeZ@V+Y27N#7<z<Gw`Tg;k;dEVpKFn~dkKPt!
z#zJ~L-&x0uHDC7U&y4Lq_SeIVBaZs(W5$Hr{(7151wAfq6=247^!I}qcaQY<hZ%p?
z&;Ld)X1w}_zkke>Z@0gn%v4p6->d7HsdYAgznN)B6@UMkX--G~JecVjef^iOGt*o8
z{kU|6nYQcm{^txc9p2}kCo}0jqMt7_=gQ@uH#1k%&-;8EW{$e}@xaXer}*)~%roZu
z@xshc=>PvCD>J{o*N-P=-h9rFFJ}J!K0n@=`EPyvU#c-nw)TEJGE3R9eta@Z6a9RT
z4`r5K`h7mSfmtT+@Z*_T9y#I1H?u6!*Z;#*X4$0Q!|z^ZmV<g+fAa~mobBu14`$7%
z$Jc=q%vwUvJ71k<*81!G`^2nW_xSgVS;zhA-#2E}{an9)%=(I+Pj`-D*7utD_mf%o
z>F2QJ9J8L8;oo0oy{)h3<4(+0c$I&@nXT4#|GqO@ha>*|XSR|5`uTv_lJfZZf!SWv
z*R>{<+1Bgv`qmj{Q?5zRC(L$YmY-jk?b=g*zG3$K`uQv=#_ZMfIDfSpv$xjcbx{Jd
z5BbZ_SIi!p$<JTR{;a;vXSOl>+xq>Pzl+&-===5fr_6q2sGt9s{j$E^ho9$txgPiP
zBk!xY#Lt(!FVbT-;XdBi|8qZ|^1d1Rd}ES%-xGiP`Ih&s%;@J|-uG!CKOghH@AY|)
zInVq4ZtCZ2=E&B?&)>{Zc9@^fnWM>cKfg0auZR46&m5EWeAay$b3CG-Q|C?0u|yxQ
z{lCnyQ9rLX)tKY!Lw@~Wjz9EsYaYv-8T4@*Kh2!QZ~66xIqU29w)Rry?5f|-8ZR^F
zxC(xKV$QTWe!XJOms|Mti#gxz;MX(e+^e5Ukzbkf^l-o4G3PBkUh@uQu0s00=FH4o
zHB<ch$XxC9yPL5EbB)mJ?d`qHm9WUKr_A-d&JkC>WUjTV{Cdk=pRM=nFLNFLz^}*5
z_1`CceP-^w+o0EL=B}dWhM&G??v{J}dd}Q~_WSjnxn~{n>pgQn^_^e;nfuKjeI8)$
zt%rR+VD2A}`n<s07mxY;z&!UI_j!VO%Khx~1@ko1pI^_wJbm<b@m}Vcs`p>?1oJ$4
z#OD*{S*E}5sdLQpk^cV2o?@Ou`gjjlV4idO_{r}vZzg>{aSfTb<YzwrFmHpcJ`XW(
zw~u^2V&3uZ`Mkuu>1%y{V%}F)`aH$F@4e>p74z=XIjZ9|<~{Sc&tJ@YJJshg=2L!N
z=QHN3HPPoa=2LE5=QrjX+0*Aa=1Xkj^BwcO(9q{S=37_A=RfA#UCie}=KDE^&xg$S
z-wmG^nLqD2pC6gO%3+@;nZM;1K3_8bpbvcBWd2zzeEwwqr*u9(+KBnzOz`=X`L~Yo
zd6oHp?C$d`^IvQXoo89#zH-p{mIcb?@OhU7nqKnxmj!z3?_ZUf1*YgZe_0(CnD?g7
z%Pg?;NuQrtVAFKyJk0_Jb*`QJC<~lz;PW=`&sfywZ{A=0hR@@?zupm_&v}2B%|5U5
z{;{w6{LcGR^?CJN!TT5KUeIX}@86*Rzjb!rzenf%X6t$Xsq?-M@ctWnd_Q2p`&atD
zz=AbWe1BlUw*7pcV8LNEeZOGAxU9Z!u;8=Deg9y=x8L`Dgavmz?)wP~>i1gr6&Ac)
z+xHh1%9Y9Y85XLb`_I95Sg6HYzVEP5zj)l<zL$ljcYy9gEcAF0=zhdPa^dQ}#6lmx
z2i>1o=$ka?KE*<R>b3N_x-6Wzu<u(eT=JCfUo6~UjqhVD+-;WcXDmFv8FXJ`;q;8Y
zzp?PkU-~}B!tXxq`yC7K?dAI(3!g6J`yUJ6)IG4?Q!G;ORo@R;<iWwdFS1CxlD<E(
z$grcnPqIkdE52W{$aDRD-(->11%3ZyksSwpA7zmv^P&4Gi(J<I`e;8E&3V`NR~D_X
z$@f_nZ806X-?C`GioWl%=rrA5*B@Zf$8>*w<0Ted-p2Q17X9d|@5?NDXtnRpEP8Gb
zbf0FiOgVhNX0Z~VK=*AHt3Sc_Zx-uX2)72tvDnz1zMr#L>NM!S&SHy-`u@&h@95vx
zy~|=>PWJtt#ZDD~?)xluUH9%n+gQB7aL)r+yn1G6KEUFwbq2atmBoj2_WXdwXP@^x
zfyJMG#`6UhUscod1{UAC-}46+|50;|&Hu6Z#q7|0f+e!Q;dup1JOIxxSfa^c&ofw}
zSB&QyEHOC;Zl;cBiMcDF`3FlZZsd6gOMLJZG#_D!{Ue}x2}}H{c}J)GEOAG35TvkV
zkwVaXg(Yjf>3IuFcBt?93rmjJ3C&|zGNBtZpJB-bM?9}#$u&CjT^Y`jJOB1Phb523
zdcMPwmv4LC!&15CLh~P%s;K$TmX}zn#nYY-u~fgjo)@vyv<1-oh@~FW9BM%!mRk0_
z=SwW5d#L73EOqc1&!1T8Y!1((SUSTz&!<?r*j>-7Sh{Y!=T|J<>7wUZEIoQWG~Z(B
zq+_^IrVdNL*wgbbmR|Rn=V2_pyP@Y}EPebf&&yc)zapNWu}q#vJx^nqN>`xy8p}ZQ
zxg8@}rvE<A-&kfw1JC1F=JBPT&#}ykte)4g%*Rtazhjw0n(rmVu*^CA{Zo6hY{pkS
z?_*g#Z)pC<vh@Z-^FWsE{0Xi%k7wC2#h`g1%O=Nqe#o*f9`ZbqW!Km6e34~$&-1*I
zWse{C{E=n<tM7RvAIS5h=aYP(($Ah(@&VNG{E`p!pX+%hADI4~=bL=s@$#N`@`2?u
zJ^$nbA8qwKln)%r;rS>ZINQhbQkKiG#Pd^@EB34BsVrBwy63Ab*Gd0h-C8U+>O;?8
zSuXLa=dmpJLKDwtS#E8D=d~=i>m$!^S?=h+p69aMl{%j9vV5*7p7*kRg;k#avV8NO
zJr8F2zJ)v=X8Ea|JuhbYd1;;>v%Jm)nkTdTho?PXX88jJJ#S|D-&%YA%<^|;cpl9P
zg_n3f%?dTY@VuH8+Wq7CH7g9)Jo&yQtPn@fw^`xYv7UFc!dp*x{>=*8)_ESz3O^q3
ze4G_7ocFw(6|?8^{G1ibR`ooc6&ttpe4Q104EMa96(_`d{?3Z&x`U1Az=|)g@_e2Z
zH*EI2o)y2;-`AitE1o>*c|I#%`^WQrR?2tJ^L|#Un%nb#R%%(?`v6uNSi$=NR#L8C
z`vO*aqM`Q(thA!J_X(`@aZB$PSm{t(?;BX@Y<uq?SUH2<#x`T+VtPBi6D#Zft$hV6
zcck|htUR)r_Zh65P~ZCvR$frU`wmuKUEcc-R^Cy>`w&(>oYVUeR=#-4`w~{ke%|{N
zRw;YT`xI7byvO?$R_XDf_bse4VVU<Ytdjn?_c5&U@^tTKSY<<B?`v4)%O>96u*%62
z-siB2av|F9uxeiYeHF8_YUNM7|6x@u@;-=F`^R`c#H!Ofdtbz=kCpfSh*g(f_dbbL
zHy-eQiB%7*@V<#vf7AOfyw0k3T6rJEYK66T(mA!-gU7wEVzsubq5T!B4b}U#ZOm$O
zntH#*YENhIzKhk~_}u$1R{Qh`@55N_yH4JZvD#lbyf0&Qos+abWAzgAyia5GdM&+Q
zWA#oqyl-RmQJM`rH-Oa>CqVl+R)4;f_j9bi`k?o9tiIzR@9$Xsa2@aSSpDJ&@Ap_E
z`+V>FSfgx1@Bdh%(FyMZS)==--Vd_I_!{09vPSAb?+;nyCG8_WIL8|QyWjgo*4X`?
z_l>M^yu0_0ta0T}?<4tOu6f>1^1%wFyszYg%|7t{k`MOo=zS(1oOI0lO+NVWRPQ_a
z;48Pi|Kx-3YL9y6FFv@Zi1(v>@Z<{bOZninYTlo+X5M$bPi4)@jl5rF&FB;FTUoPT
zbMIeSbLyww$Fk<Urryu8=HgA>*RtjZb-ll3&3$XV&t=Wi<-Ffz%^NR!-^*GBa(e&E
zT2)iL4`wa??fo!o4H)8mF>6iV<NYyfJyy^AWY$`$z4DZ4thF(-_sy)eUwi2G+gR(&
ze($4M>sBrAr&;^{XT7gx?P}+}zh>=L9lg(H?SXH2zs=e+Zh7C$+K>14{+qRzz3qKC
zYj4!Qf2JmDAL#0RIcxvA#QSsBzID#~bk-@@(ED}Psh;kAJL|Oi())MT8I;%ic-EQO
z+xvOedHf~s>se>n58mIi&Za`%=d;d%Uf%Ds&aax0En37nw?6m&pLOrQ<2(TCR<GxL
z0PD6I=ez*x4t&}90oI-IrSk-=s~NZQ1+2U50p|@^cVlPg4_J5qEawqe_spx#C$R3#
zt<Ed3UV)R&FR)(Kd(JbkUduAhH?ZD-X3jgX-t>OXKd|1Tn(Z}i%6d!YIUm7#AL#GN
zm&khi);T}HdcSOOo`UtRf8~4y>*qV{yanr5KI8la>qqCE$6)=wSDepa{VCU-*I@m*
zx18T#{a0^0&%yfd>d*Chv;LR*?`1Nw{t3N*j<+d~sPiCfko%1DA#70Lu=65p(CjPc
zN7$g(7UxOWVB%WmOV}X&W#>)UV9{LXPuSpp%9-^1oeg&Pc0Pp-jx}~(g$*v3aDIgi
z@4M+d3mcX_;(QAmHrnL83mbM@;QR|4j-BK@3>zlX`4~2Qp^)=3Y`FS&=V#b(yWYQl
z1vdQgQRi#e@b6yE+ptlVlFr|-QHe9o<FHX(<#*0kW226m>HhdL8;z*t{0<w%UT~g=
zjh<fTd=DGFF~NBsHrlLw(3Hb$bm%ANf!OGer=1UCqq}roh>Z*V<NOdC*I4d65gWJe
z;(QSs54`HU5gX4~=KK*Gt2d!M5*sf$=X??ye=y&9B{tqy-T5UpKDEbrCN{n{#`z{T
z$#chfCpM|L(D^4eX<p5FC^qT!sq;~6GO?@kQf!iT%=sxcQ4d>rDmGbn$@wZa*_G(L
z6`LHs=lm6$T%7AX7Mo^M9;<F&HZApt^IB|LKZEmIY}zTwc`h~`amD#AHjPtWY{vyQ
zefno8|HY<n^l%=GO+VT0d>ES^deC_>HvRo&=f~LeP6p@6*sS0L=gZiv+J5KF*sNtO
z=g-)z|Fh1cvDwt~&Zn{2BORc;8k@bk!ud5e+i=Z!Ha7dBtMhGac6_<>Zftg0dAJsX
z**r(&JRF;seFDnIv3bL9otI<tuEm|7WAoA4Iqa#)<_RmDuVeFPPdRVL=Bvs$f5+yZ
z4u<l0Z2rxQ&gZfDAN!owWAi)roZn-MLUo<zV~gseobO|cmd`ow#}@rJJO9TPQ<WS1
z-!E+ONKPmp$QG~Gc3zMzHuQ3SkS#usah{MZjy>yqAzNHp<GdlG?7N&lWK{aF^N5V<
zpLafyQK!4kD>53H$N5D@aV4B*q@Z@rH!@mT6UsX>`nbOHkBq)<<UAy!UmH6g$>^qb
zJ9pX=`Rh49NmPE&c}k*11?MY?-o>1^Bqru^{*p+&<vb?w;yLFti8VhsuSsm*=KLn{
z!<)`?5`R7Ed?%T4vh$u~(auo*ldM?<%7c<^GCChh4m{$#C^>zD^P}Xvxz3Z4uk~@h
zlzg|G^QPqIe>;Cl9^2$RDtRf@`Bb*d-U`aAvSn%QxL)YSmi0b^@~mvx@ge71*>ZR@
z=Uv%y_GRZ^+49NN&cm|h@*&R0vgO8H&dajpzE7N=Wy@3JoTp{Wt9hNTWvg5powsGH
za)Y4!En79Z={zo5X%D7+E?bRm<h(9h#UFBhm#v<e;5;u|t-S4gFI#>5ob$eH^>rEN
zf7$BHdgp=J>PBPdgV{RocISoJx?(%$huOO69_NYKx<^Oni`jbY7tR~Aby92RkJ<XU
zPn}0*>s57~PiE`QtDIM6>qAAHUuNsy9(A6Xt#4j(zL{<E57sVnH``R&>HIU>G_UMD
zG~4ui-1%s>8TY&M(rlC5#`$TsS+LZ3YPMOWJar%a_fI=HZ_PG`7DM@Kw)yQ(=ds!5
zR%7S0**5=N=e60k(q1UP&9=?+I?v6vJ$pj=Znhn_z<F=BO*-KGH`^|_&v|gRUDeY0
zaJJnX>%2JI9(>#Rakl;SC+Er8_GT96%h@hpZRgF|uHpda&)KeNiu34f*L}J3>1;Pf
znwv6Dvt7b*=hxZpnXAsTv)vncoo{Emk1IIu&UObHIseXfr`tIX&vw^(L-}~N&ppg}
zdA2V%*7<q1Z#2nydbaN})%kk1A34Q&d$y0A==?p~&mZkPKHD!J?0i1kf7so5eYW4*
z()oS1KT*edezw0-%K3hFxG$UY{_IfdZ|DEnq3$>C1F(Z~8tMnI!;lx;7hs2()7>9n
zhetcOPrweZm3F^?9p1U*z5zRYw#)qkb~vnF!ifd!@b^&n6WB3RCHEEBvB+QUFR){c
zcid-S$Cm0b^eV=V{T_7RfgLCP?*0QirY&<Hf*sYzQa^$nS7&oyf*rSPa({vyzZva5
z1v~zp+x-f5y!oN~7VMO7p!*l>RN;pE80^&K756jPsapg0HP~sCvIRSKu~Xa__c_>U
z{x$bI*lGFW?t8G)hlSn$V5dDR+y`N&pR2kb!cLd|=e`I#XRG7>2s@Y9;64dE*M1P{
zm#}l2x7;^j=Ygf&KVj#o&%2Mp&JSmDKZTuNn(4j@JFhwJ{t7#9YwJD>JAb>@{T6oq
zBaizo?0jpQ`!DR0Z=d@x>{79!`!Vd&B-wo#cIkT1{TX%{RnC1Hc8Q(gehs@k`KkLh
z?6NG2`#0?Jekb>F*yW3--Opi{qx;?0VV8?J+}~l>%x&D~Vb`Kb?)R{3jScSmuq#iw
z|HH0*^STejt`n6V8Izw~Q%1Wl#I6gTaDRwh-(2fH5xai8&;25H-T#OCM(p}a2KSHH
z^}nL-Be7eK8tx~tTj}QRE3sSMPVO(UTf4sQGqKyCq3$=a+q6;cJF(ltW88mYx0gn{
z55;b4hPxjn%fSHmrP%G8uI^8<+i!HAirsG1cE5_<^OSPmirvd)bN`Cn8~p7)7Q1)+
z#{DdIANs!gTI@b^f%{wRK5w%7T<rczYxld@eSJ~)z1V&GIrqQV{kxCc2V?g?9&ta6
z-EVbuUyMES6>xuyJ<5OYJ{fy7deQwd_UPQxeKYnLp2Ph!_K4Z;J{o&GI?Meu_IR~|
z`)cg5{*e1??6D)seKz*^zMT7Q?D5Cv?z^$at#R(Zv1h)_?!&QX`DO0Mv1g-(?#r=f
zr+x0vvF9-L>RR4p&za}kuVc@7bKJLM&zEnzf5)Ed9(Es(J-26eKaV}Xo$J0Hd;WIE
z{XO=)5$8T1d*%Mi{XX`3V3_-U>{b7O`+w}!p{e_T>^1mx_XF8$dUp2(+3VrS?hmrp
z!oBVjve)WL?iaGxr)lmRve(z&yMM@Dr>nS+$X@@&yPwG3_kHHRB72w0<NhLh*Y4v!
zBYU@A<bET2_fsY;(_r?Vq`u_o4D6lK)qP0zer~S&k?g&4qx+KVz415qC)s<i-jCn1
z_wg1`zmmN#j&|RYeKI}j{w4cpucbaF`&8ZKekS`gKjywB`*gqT{wDj3&gwoV`@|M@
zzmt8QDCfQ>`z)^E{wMpqQ`db^_SxCM{ZRJ#UT<R$vCkj+_kDk1pPSX)CuQF}54c~-
zz7G_1-;{mpXLA3PecN4hAC-Lv9(F&KeKp5dUzL5+)K~2~lzpFn$bDA!eRHV$t?c_z
zL-$?TcVABTU)lHg&+fyr@5S}*$Fg6hc=u)5uW(EEXW6f6R`+Syui2N_cCRG+b$iTx
zTlO2-%KcmRn{~r|T=skP9rttD@0Ahm>$2avJnrwZ-`0=a=ViY`Bi-+1zcX3f_hrBT
zR=NMn{`a+ZADI11{Oo=(``4V~zA*c@%<ld$`}cmuePZ?>SIPZi_K$zZePi~Y-_ZSI
z_FwX``^fCSp|ShP?7#Cv_m$cId-aox9%29ASGv#4{x=G_-^>BI9&z8914>_X|Cs~o
z3~(Qs16pr!Kbiyjm2qF1116-nKg|J&Ke|uN0Z-R*znTM<seipZKL@<~t^3y;@Yw_I
zV{^a{libhdfIr@KUz-DNTycM!19R7RpPK{A%y7S(1M94I-<tzl{|xoNIj~<o_rW<(
z)m8PwIWTdO`{Eq<)bs9-bKufV?vr!ihM%B*IS20i*L`yi{63%i=N$NZCHK)e@Oo4C
z(>X|aM)lP>s8m1q*Ey)xaQE3csO4Dq+c~KBc=z2oXzV!m-#I95r2Ft3^u$2-<2mTH
zuI|fo(E7;zc@ElE-F<ovI;5Wc1ijxcx7@eqperZbzvtkr+uX<J;G(a&pU=V7X1TA=
z!Oc6mzt6$lio4Ix!NbqG-_OA_-*?}igXbo>|Ifh-Bl7?_c-39=0XX=h&E^Gg@ZLG*
z2XOGQYUT-W@cHBB3vlq=r_3ARko=9zAK;L3C(I+@kot4YC*Y8F70fH(kp4T&FW``g
zgUmDFki>t?H{g(`=9+iFA<B1(f50K{EHw{-Lv~a$AAv)@Sz}%Thn%TyegcR5yV^Vj
z4$W5Hd<70I`iglA99k_G#9!dhW=ZBTaA=p`&1c}yVcpGZ;Lz#so8Q2p4;3`efkU5<
zG2ekhSAJ#Q1BZTC&in@s{d|sj5FGmBXXZn2=-IsHMR4ei{^mz;SkA@fNpM)nW9Cb6
zSk2<*O>h``n?J!}J)SU+g2P6BYCZ*r#hf#*g2U9A7QceS7Pc_Yg2PsgG~a^5Ha%?K
z1&4jP)cgw$JN%J(7#ybksQ4HhcJqXJ862MLy!ja%Uh0~88XR8pF2vX1aAq=ZgTs4f
zG=GD`N8UA$gTrI4n$N-EbN@20gTr4uZhi-czq!vm4-Vh>q4^#h{>5wNeQ@|sspfxh
z_}QW6fpECa|KfviL{4!*l4o*6iPPqXa72v{%oE{=7U|}Ta74F`=8bT~@Vw@aaK!Y3
z=8<qj`ZMN}aKr-r_ntX9V#QtaOE}`a_slclh+QMiH{poya+`O;5obO$|AZs{9cUg3
zM`pQhJ_<(`e#yKPj;vhE{1lFC^qF}o9ND3t`6?Va;EZ`I9652C`70cmaK$_pj(jrC
zd=`#;^*{4kICAYw^IJG_^I7v;IP$BZ=DTp@vHj+~aOC+W=D%>{ZSi07x8bNf+02LG
zsL~V6i{Yr6yUmYL8nBFcG91-?j`=biHT(<nW;kj_A@gTADt&}`G#vHZTjtYn)bexY
z)o|3iRn4#As2yX?v*D;iOU$?7s8ff`yWyxy8O*=o=!`YZ!{O)x{mjSV=yFLAFNdS+
zE-^ocqg#Dqo(@O%`p$eEjvjT^yd92?xoQ3mN6*b+9uG&qP|$oHj$T>9ydI8zKk$1v
zdRIyFd^q~sqUQT>^y$3j{c!Z<Oy>V^OvX#*0dY)$pUns2m~vm37sN4j*P0*1F|FpC
zC&V$mCYUe8G2&r}H^edG35h?%F%SK29udbZ_`rN3j#-gvUJ=K<+uHmhj@gmLJR^=d
zxXXMajyaiP-Vw)$D<u9A$K3tRJS2|IyU=_jjx7W8k~p@e{{5ik92-4ho)X7)t75(q
z#}3_P-V(=79c=y*$0m!vv{3K&RI2$*9J@G&c}*O<b^*k1;@HiF%yZ({y)T*X#IZ*T
znD@l7XP-3xiDR$bH4lp8vQIZ3isOnLGcStcDz`O1isKrtHcyJ<+T}1`isSl@H*bpL
z#_TYEisNP%Hjj$q=8iX?isPRD(7Y;+TXDzyDvo=%jd@lar#!d#Rvh>BF7vK9?&sU)
zUvb>u^~}TKxZ7jR$Kv>0FF?F3jxVvr{49>IcG^5Gj&GX9d@YXeSRUeSalE*D;%{;M
z_&(-waeVA}^SL-)=R@(jIR3?S^Sd~H<)h|#ar}EvnD52$J03Idi{lSIZ2lL=pGYtd
zjN|{F0`b8({`MgA!Z;yUTZkXV2_<TnC&mfY@|rKk361|YZ;TV#?=gRj6Z$PTkBk$>
z20j@l%x+~~87IumZGIUiEcnhmGfr5($b2(Sc&DFvXPmG#zxijJ@YR>*p>e{|B=gZY
z;aoNI(m3JT_vWW@Vzy-S)Htzl8S~XRvBFmK);O`=K=ao)vE@bc*f_DrT!_!ciNo`o
z*T#uc7n|S4iOJ>7bK}G(SDEj|iLX>N?~N1RT5kRuCvGfk9vmlr_JsLxocN8nap%9}
z#8acpkK@D(d(4yL#5>i^m*b>dPeQyoPAY!J{5ejl+SEKcPHObD`E;Dr_NaMvoYbcx
z#INI|QIpNH<D?nu&9~#E)IZI;<0NsC#J}UD*9M!1$4Tl`h>yofn>L%5$4R@-n4iZ<
z%HoQr$4S4`Fkg?8E_O6;kCX0<GJlVgbH$s-$H~Q?FrSZ;tGr}hA160lW_}+hw|T=n
zKThtYx6h2@<Pj^(`{U$kubThI$;r={2gu1!rkW4P$uCbfFOZX0^)^3{lRs!=o**ah
zECTTbIr;0$<_&W4@xA5`a`K<z67Kkkldn%TpO90sH8HP{Q`GSmzmQYP?K01hQ))kK
zz9FYXEzCRQl+KsUKjf5wtIR{>6g`f`N92^*cg;)Wl!xCmKao?OYj2(+r!4u^d__)K
zn`+)7r+i${{6$XrT<=$AIH!D9*L+4!IknlmMozgv^BXzk)(-O=IaPC3@f|s}$VT%X
zIkjRn^B+02?yKfOaw@Z$56P)rr<oVYse`^TKax|`GZasfQ|CNoz9grL7a`sxr#{!v
z{7FvL-a<S|PF?f0`IMacQDO5cId%5{^D8;^n}z0Ca_Wh%&9~&#^I6Qh<kTAt&A;Td
zY@^M?<g|iMnUBe752*Y7RZdQ;dC2@sPHT4FJWWpPn8kcePU~09yiHCMw^sa3PMcBR
zJWftaX%6u@IqgZ9*U4#%TA1I-X>T+(&y&;Mt!cg|r)?Dn^veO9wl9zQpPcsNHS<6@
z?aXoWK{@T8t>%St+MU<T59Rcnv&|Fb^r9Wi7v*&I|HT{S^g3tEALaCDoq433-g&zD
zq?|sWmU*R|KIW|XrJO!<xp}6Xp4uDYn{xX64CbA3`l7YwpK`k9@8Y3q+<M7;R8HUW
zta+)NzE>R8X4yFXhfmE@<@D2C%va^~3qP5+%IUX8n7_&y+0U5A${B@5o6pJ_5BzLi
zD`$u;Abu-nH2vH>SI%hPz<gKE=)KguSI!ub+5A_|m@?KpSk8#w3Grb$V_tFdVmV{M
zbR^xq#u-btnkUN{YjT(`%NZMcnm5ZCI~STi%NYm0HIJ4vj^;6+mNR~DV_q$1T#hxr
zmNV|IG|!eZbADyMEoT<_$Glt4tWd!GTh6Rq(>z?xR1RKzT+Zw;(7asE>@&gqT+SRZ
z%RF7qoRVn1E@#Fko43oEkLb^3vvcNiv(4k>%*7MU=jF_|2btH)nIE(>zn3$&*EG+U
zGruZezAtC~c*(q9&OE)}{9n$z@P>K7oOv_Wd|<|8Yhzw8WA4vmelTN7e+%)18B^^=
z^Mx7Hu%~&$jA?bB`NNFqy2U(V#tfWdJ~3m)7B#P!F*CNBU(A@~k>(jQ=CQlx8#CsG
zSIj$R%(9y1A2VjnHuI1fqkW?I$c)+Xt$E3e+27y%WXAmTqj}1VIn&d8WyW0i(!6EH
z+-z$8GG}Fd+dO8@Dv;lNX3i=VXI?XBRr%5UX3nZ#&pc<&!hG|cIjhqN^PV}YUrqC$
zIcsFRdC;6SWvltnoE3M^ylBpv+rs>4&Uz-+JZa8Su3da-&U)jhdDEP=A)EQroVB^8
zdDNWsc~A4HIqT4L^Qt-P*c0YgbJp+6%(LdKOB>9$=B(RW%)937?7Pjs=Is0Tn1{{T
zrN1;Eo3k~?5HFjv>wjW?HfLj<dD@)a=@s*}IlJ$}=52HKi184Ao3kgkH;<dMW6PV*
z&DrTU&Fkju`3KDJ=Ioaio9E5hE5@1c&DrZ}nD@=u8_%2n&DlFvn+ML>UyU*!oU?x{
zWL`LDpW1DHIA{Mg-8^y5zFOFPan2EsQM_@^$<^2Van33Hw|V58^T5OAlXFgu0_K%-
zPQ#_<mvc_bisqSfPUpAGH|HGX-^4rToDs{+Kj)mu1<ga}oH>t}kIp%1|CpD~IZqBS
zKb>=4+-#mY=PWC3zB=cuo^9Sb=e)ny{B_RRS^~Z94(FUN#bsZ)mUF&&$GmpVId<9n
zcFy^|u6gd9^UqZC-8tvxO7q?so8>$6-x-@PgL&|bEndxhc*a)fW?npFYfd#kp0SM|
zH&33it(HN2dB%2m*SvYg_S<UyJYz?E0rBV=JLxO)=@~nFpLz9+P5r|Bdd5D!)jWH~
zKEJ_yd&VwaYTi9#S3PF_J!3aaHV>b%pL8)FpRu1+HZPyC`|p^a&)6RinWxX#Q_IZP
zXY8L7%-d(IxSHbcGxpAT^Y|H;eYN@gj4Lq0yne=&6x(X_P{vi<VV*zZYE3rZpK(p{
znfK4QRvXO!XIz&q_5m=i?`iu17&koDz5vEe%xr%E<6@q%Pk?dB_uDVPxOp$yH^8`O
z^VvVZxR)QZkAQJ2#PsU=1LM|Cu&;n|;#$gIz__iA>@#587mMsSVBEpW_8l<pNN4*G
z7<YP!eF%*E>reX;824WT`w|#;H_`qC#%KS;J_W|-|IdB}#+RsR-vZ++jIe)!@ee*@
z9|PkXegyd$7?0!jH88%zZTlM-->ay74vZgM+kOYek7;G!1LLRmu>XPau><XcV0_vz
z`ym)FuBdzwj9)O&{s_ju+QU8x#;<H;zXapg)wXYf@gEkme}eH_Zrew}_|K2qPr>-F
zKeDfa@jpFle+A=Djf8v_j6YY?ehbE5x@zAA<8N-Z|AGmb6YaxbLhc6kV=$r6pY~-i
zq4Z+=Gni1hqkS4osCCJH4JI^RXx|1CTGqFJg9#nKwvU4ey~fzj!GuBo+SkE^(GT0-
z!GtL}?DJs4?5FMbV1oFa@_jI2-aPw1nDF!s`#_lR(q#KVn6UIm`$CxTR%Cw&6W&>2
zp9m8+-L+qY3EKzQH^PK3*V{kBgoC&3BVoef4)&8U;ncJCl`!G#A^S_1a4C;{CQP`|
z-hLA%W=yj0go!!U*nh&r0^i$*!o=b??MGo^`I7dfFtK_Q`%{=$ucv(~Ol&sBeibIR
zo@L((6FaBazrw`c58KDW#KCjzXJO*#H2YeZIN2=5$C)^5qJ1t*OzLmH3lrzkz85CW
zuW0`Z6JN+;9}E*;J&Cf%E->-+jrPSban0lQ$1w4|zV^v5@srZ_%P?`rDabd&#68O)
z{|plk4YrSliHGyqPs7BMJ0M>T6aScIe+?5a7P8NViB~_e--d~I``LHHq^uY1zhP3I
zM<5>#lL{Av{5VW1wcNfOCRMBi`E!_5<8AwNm{h-#{W?r)w$#2ICbceL{|=KnJ!Bsb
zlY0JXKM#`z_O!2uNh98~zlTW^^4RCYr0L`A_hC}(NA~?NDK)G8KTJ|DP(C0gJ@umf
zKumh!JNtr|^jco~gP8PsJIE)*q}6d^lP+Y^hBxdRVv_jw@((d->qYyBnDlvG`-zye
zzp8yjO!_XezlcdkyW3~Pq+bTxZ^WdtqwG6k(#0|MA2I2w{@nBhCf$)Q>F{kPXX$QV
z5|eX9_9rp<{;KvVF}ZkN`<0kn_M&}DOs@Qu{Yy-)`G$Q=Ol}ZoKNFLix3#Z{$*uF)
z-^ApO-`eNI<Q^~B@5JQ(-Ryf}vU<AmKQVdCM*E<cJbASJP)v@=X<rnRHRqN;ipgnR
z?UQ2iyx;AYV)9eT_DwPQh1~W}G5M93?W1Dy@-p^QF?rPr`>L3{zO?;SOn!fneO65V
zB!~T0Ox~Vg-xZTTKV$zDllOPD4~xm)uCX7B$w#u-m&N3hL+#IE@^A0hr^V#IZrQKJ
z<jZaC+hX$dC+y#1^4%}(<6=tIO!jjzC0Aqnx|mX6qWxV=DY`I{&x<Lgx7hE+lnN*8
z`(jG9+xCAkrA}e{z?jmgS|mRhQ(82!FN`UzgFlQZ9Xr`4#+2@z?H6N8-}d&6F=cRM
z{}@w7*0GO_DdWr7PsWs~+3hQ1O3YvOmoX)NpM7RbNnK^X8B-ofj^sOI%9CB~KV!;s
z#q2|4%ED9jqcP>RmG-4EWyMJQ)0pyBar@MmvhINWYD{@A)xI^Rd{o8$HKuGiU>_S(
zc1^dRjVXI_+SkUE1FzfP#+2_G*yqNS!@KNvW6Fsx_PsIX%t8C#m~yVWeQ-><u*ZHl
zru+;0;+S${gZ*(#xmVIYIi_ZrYrh;*bNm*`H^<a`t?i#<YN5rEd~{4Le$jq9rj~_$
zbxf`Jg#C3)t@gEjc1*3E*M2*uHt1~M9aEb=Z2uio#q5_4kEv}=*^kH6PC4w$V`}#Y
z?ayOspDvMndQ2TS&VD_n4ok9ckEwDA$-l?c35)FGW9rnU_VY0{X1RTROpRM&e;-qm
z7ux5?)Q29o-;b$}#@YAB)cGUq|6}TNZS4bO>cWcl12XlMd-eq~b?FcG2Qqc#+x7`E
z_3hdA3o><m@C`Ec-MjV=GIiq?`v{r3Io5tcrf#opUm;UJJ7Rw!Q}@iX&ycAHs@reK
z)Nl6LcgWNqC)j_;)T4LpLuBenc@ob|W$LeGBKZ=TdiE{*6PfyVb^8>VdTC80zamqw
zR*2+VWa`aV?O$Z-y&U#2GA(ng{ftb@e$2i`rsa<8Z)95j*X(m-TA|DKJ2I_!d;1=l
zR(hfRk4!7~vwe_Et6biGNTyXE9m$=>v|39e`6HQD?>qY>nbtUq{gO;;Ue~@!rg2~-
z|0L7eB-=;Hv<|P>Psy|{@7Y($v>u<^U&*vS-$(LUGHt*~`z@I^<X8JHnKt4#`!AU`
z=9GPyOq=jiBtIt8rtGyZlW8+H*`LX@*~{$HWLo^g_G>aNd1SOSdX{PFO`|1oCz$p~
zUi&ziCJ&<goJ^DVQNB*5Jv+nxPNuz3$39P{y>#AwPo};4hJBw*TiW0LPo}+|#XeA`
zy}90gP^PW!X<sPQ)?JL`4`tehCnNbpnf5^$`$d_yX@h;EOxxVd{!ylF-Dw{w({{GD
zpOk64x7%0Bv^|aOFJ;<SYwa^-+QDM>n=<X&hwVFM+7G|mf6BBY?d(Hk+VK_kqcZK}
zfA*y^?M!?7Q<?Vr3-+lp?c5RjRhjm8N&8lr_Rm23SDAL@dHYzIc6E0oKP%I2T#4js
zW!jxm_O~)UL#s$WSEgqkWxp%av!z7xy)r$=3--S<J@*^-!7@GH2K!-|e*Y%>Vwqm}
z6Z>PCUTl+nvP_rnR(@HgmwCg!S*DkJ!TwpMS4^>wmg!YS*-y*#>aFanWqQq0_SZ7K
z_GSBQnO<+V{kBYRxWK+!rZ*XA|1Hy-m$VO;>Cs{PahcxodHZsi-lm=XxlC{OuYI~q
z@3=gYUzh1!+S<3v^lrb}zsvNV5821d^gc!G=Vf}o)%Nu=ePBcTdzn6Xt9`yqA4dCq
znLc8xeZNc}-PrzLrjK1`A28D=l&~L|>67N!7tHi2f7&1Xe<Yn_cwB26g;N`8W81c;
zwr$%=-A<d@wr!+tGJAE;WP*un+dj41?|s+z<6LtUr@>72y!(09x^InkL=))~)@VoV
zm40E3c8rj9<caT7atrAn)@UbeN)$d~jds#w=_l4`r+P_Wu|_++zw{Stv@^C!pRq=p
za!LA)HQG5Pr0-axofjbe#~ST|HqwWz(JmSz{m2^alBLp@tkEvpBmK!5?TWL~r>xPg
zGD^R)M!SZ-WsP=Sk@PQXw8BLpe9Ri{rYz}a)@Zk+OJB1_yX~O#H*2&z)+7p_vqrmX
zvh+J^w0pWr-?K)$FIxJaHQEDJr4L%8J$PUGp*7mWhovuCqdl4|{m~lj@fhio)@W0|
zO24#5d-9m{O>4BL`$_+_MtioV^igZH=OF#m8f{u%>8sXgb)}`hTBB9AOP{qydm&o-
ztu<QJBz@N!t)YYTUu(1(_Y#B;TcgeFE&bRUZPtD1%hqUfI!S-FMr$gNK5dOQFG2dX
zHQM}r(zmVA7FL%2ZH=~Qxb$&rw8bXr=hkR1IZI!+Mtga*^ml8tS0H`f8tt{R((kR&
zUT>TreBT=Fjrr35t<m1pOCPvKd+UqzgKM;RJQ9R2T%*0)Qu@O++I!;?gil<fy}w5K
z#WmUosnR#D(LT(U{&9`=(ai+mBiCpjKa+lPjrPeq=_}W0pMH@3a*g)cd+9URXrI53
zeshiX#U1H8*JxknOaHk>`|6DJp=-3SH%mXdM*C)}^rdUGZ#zkUx<>mhNcz+@+V^JC
zuPz=7q;FlL{cpAOuWPg)I!YhAM*GoH`q{-}q4c$Dw4YL>zg?sK943A4;_;63yKA&x
zW=h|?M*G!G`rpN)k|2EW8tu2X3BnIA9-m5Iyhi(djP%Eg#~;!suhIUPD*f`}@u&37
zYqUSdCJ6t$cziB>^cwB24$@CA9#!e9*JyuxN`Jk0oFjeq;_;#M+iSFcqT_|{UOdi^
zH&qp1&!4ODx@q|u?O%uZV{c1}$DZ-Kx{2rI@0R$rdE)E%do_Mx+!T%WUxoN7ZN=~Z
zi;3?O+Dkn4iEk|O)7pRY;)CDr7mxemt@8BZ(Gd5mt@wKW-HbC;%My>T;@0Nf7LQ-!
z8dnp~=fA(PrfN4eGtA6<iu}a$^zZL^`D^j#Y5)K8S84zM`#016|Nk4({{QdoOaK4B
zKQI0NAFogP|37|A`u{(l3hDg({$5Sz=lgd{`u{)wp6UPpdK}XE_5Hb;&ad~+{Ph2S
z{n6?Ce*Auz&hO9fIqCoZetD+z`}a%L@%#C!gO1<dpU-vte*YY+<M;o^PaU6+A5(RF
ze!l<E@%j2bM#tyx+fyB%&u?vYe15+wIzHcD-E@5Zzs%I}_3-(Qj<1i;VLHBEKBegR
z`uSL><Ll|8rH-$!4;^)Uz5TaZ$JgKc0v%tE@6B|4eZC9Q@%8$)la8<7H&b<dJ-^<p
z<Lmp?8698mFY|SL{lB=Q<IltM7drlYJbSO>&&$&fI{y4Td8gyg)8l74{(L>UspHSv
z!)zUY{vM?2`15#wjgCK`_r~e?^Ln?Xjz7P5JaqhdzV$`NpYNM`9e>_$%-8Yf|9WE`
zuLsx4>Ue#)0v)dxmq+V({kY_;<MpK2q~rCaXt<8oo5IREUVrlU>3BWLOVIK9WGc|{
zdX>{j$Lm+teI2i7nZ0$qzGd9g@p@<IpyTyVHR*Ugyb!JM`lxJIc)iq>R(SnP>#Oj3
zdJYP&uV-s2yxyMfr||lF@|eQwaq3rv*XQFg3a{5klNDaS4<A-|JwJF~;r0DMRfX64
zebEZ9|9iSBd_UMVS>gM`jx`G3FSZ?2`2MjaUE%x5rYwc;FB=LJzTd1XQuzL}CSUQ;
z_m=NZ3g4eroK^UKwQP^V_pc>O6~3P>8l&+2Z9yA_?|1V86u$q>DWUNFFy)fM_s1Dq
z6~13i@2~LvbE=oZ_tQy_6~4bt*rf3NHo1ku_unyp6uuvi+N<#Wc|;S1@7F_LDSZDP
zJX_)W`9M2`@9+H%DSW^06Rq(5zo(+`JkVXE@O;okQFvbH6shq1(0;$d^F&)Kh3AV_
zGZdaTnm<u^{%BfH;d!LdHihSt`kxh^SL)VRcz&t1Lg9HP@rJ_lO}xFr^G-}Bh3B8h
z<qFS3VMc}Lqu`GU&r5+03eQh|wH2PHyn8D=UwKSbc;0edsqp;ev`gW6%>J0d^O?;V
zh37TP^9s*zHO?qJ&s967@O)Q!m%{U2g_R1=e`TjCJP(%Yt?+zkR$GzhMR9&q<oQvY
zCl#J2zZw;uFF&nNc;5W4lfv`oTYH7)(U&(Bo==~xRCr!}+(6;^_5K%y=h-{k6`pTz
z)>nAmz4}by`S;RHh3DZS8-?fNyn_nQ%Q?{s&(FpS3eVH}IttI%ieBM)J1tJ(`TNW<
zh3D~;P72TG#}+6&uOE7^@ch2NmBRD<?!yYt_d7}}JnwJmpz!>^VVA=Dfi-Uw-XE+C
zQFy<wbfm)jhlK|e-cQWEr||w_R#k=f8`@Zf_a9SwDZC$<FjL|E$=Iz5?^i~iQF#9{
z)THo!X5e*&_cwhXD7@e4`BdTkPuC|3?}s|xS9pKa_KL#$rIwir@1L5cD!iX+xL)D?
zRoy8H@3%Ca6yATuhbp`ui!QD3{w(aW!uz$LEeh}7{Q4-opYw84cz@@5SK<Ah<7$QX
zf3^)2-Va)QRCs?_eWSwr#mb2a?;p$ER(L;IDp`^Dm*Rd?k@uV8{!`)o=T~=y_oE*U
zD7-&?>!<L3^~GL=_peW!6yDF?U#{@}_SRp8_q*2yD!l)_n5*!9xWG^0{c+B0h4;%D
zHx=GLU+`0SKb@AW@c#O=PT~Fb@xKc1zYoVNhF-hm{kg*X^PT$?-mh=Ds__1O{Xd2G
z^Q%1+-rp~)r|^D%VNZqk|8vGGoCnO9r*J+nWwpY2!T8Mz=Le&=DV!$^+oEv3FmSEH
zc|)H?3g-{qCo7ysbn35gKGC+R!g)oD0EP35#uXIKGwME2INwM*sc_yAJ5%BOBch4I
zc}Q?oh4T^LLWT1ZkNFDcC(cO<=P9=D70y>IHYuF9RI8(K{!-zo!g);T6h+Qw#Jon4
z^BOU~QSQq5&F3VA^PG1%3g<g7TPU3OJT6i=|GC#x;XLSuLE(Jpa)iQpQNa#{^P`-K
z3g=0N5enx^x&npsrnBA(=TE8A6wad#6)2of?X^`nuiD;A;rwdjPKEQV)ejWTx0cx`
zoOdl~rf~i>Yl^~o*t9(g=VKFc70$~>zg9Ru8&*!?JZ*rJ!ueXS5QX!$E{O`~Z|xc=
zoX53jqHsRfsIkI%U7fnhmy9lQo~Ll07v-yPz87MtaNg(pTjBiA{hq>kprcOVe9(He
z!g-<jAcgb8O3@1EiDgPEa=s|$jf$K%iut3$`QyiW3g?lpe}VJKr$@ng<^68p{PJdL
zaGrVT065>wZv@UeGarNV&kGa5dFc5H;C%GNT5w)^*b$tc?%58`Q@1&R^VRk1z<KM+
z%HaHU(G+kVJNp?ppPk+eoYzh`3eImwR|My|L;8U8-M**6d2jd9;QY5kb8sHqawRw)
zZgdHp7uTr*&X42kf%D{u@!)(pa2Ggl_R0h2&(80`d9-a+a6Vnb2b@<|N(ATErCUJG
zv&DQHa=tC*-Qc|YeP3|?{X+a&&ch#e0q5hlT7dKN%ZcFpJl_YLr)O3L=j+OQaNd3<
zADq7*+Xc?!_m2nX^E>K;^ZJcd!TJ5l%c!Xp^ZZ4t!1?~{mf*a9S{ZQupL`bF2aM<s
z?gs`|0rv$xQ^EZ~r&i!Tq17vJztDIFxNoRq4(=b~wt)MHa8GbQ;lB^uS9o}W`wNF{
z;6B5$Cb-|IG7H>ylz9)i{}B5S$bE>|kAVA;_ZHy3<oR%Le{x?1_bE53f%}!>E^w6l
zmYi+i{zZKN?qkk7g8P}&cHq9|z&vn&v*R?J<vwS_eQ>|CvNX8wS?B@oe^NByK4@|W
za6dF=5V$WIk__&T`b-D+NnKLF{ZgBm;J&HJRB-=PXAHQHit7vRr@~r+`zpT}aDU}y
z5AL&Ue}elh^DE%KtHJ?r|5ai#<UUO7#~}A(VqXUC%U%?N`?Cj2!F}3|hTwj!=r_1;
z%RUV5-!60n_i<<bg8R9n+rfR^-b8SJx8)kR&s#GD-0v;^0q*-|&j$B@Q!9e|z_E+L
z{ov3F;J&cWOmKhL`7^jrY~2^!FE%O!_l>o}!Tn?OYH%MJ^a0#YdNl&~m5!Uh{iVe#
zaGzN@0^DzwngqG;6#Gxe{ioQ6g8R^yf#81hK`(G$dVMLlKP@~9?o%`GfcsV5Z*bpw
z$_CuO9tsBcu{&#n``HaG!F}!WPT>A_UUzVxJ6$}={cdt6aNj$uCAk0XTN~U5cL@gf
z!>z5seR0Fz;Ql!24!BQ_JPYoZ1D1gMX7`@p{@E@N+(%dc0`8~Form04i~Tj^{#xv_
z!F~4YSKxm8(PnVpeX|L;|1SCn?!&XzisGQyk1J8&zWn4xaDRSqAh=K8{sY{vubT_*
z+m}`Y_wTb;f&2I=HNgG+=q2F3eo!fJf8Qe++~>D@1n&2nHU;<nwU2@O|CnlE9w2B4
zm=Ew!!MuQd4KP1o-V@9dl-m!PFA#YH$h?8bAAtFTR|CO3!h@|~KH*w1m{-XE1LhYp
zyudue`KDmL;n)x`@33bsn19%`1<XUNI0oh;<|$xaVp<lMpBS49<|zi}f%%G_Szz9x
zy#nShnjQ!97`3;8`Hbj!U|u6|7?|I1Zw}@;Y<<CeM>R7r?@{_PWd1|sK_K%WA|C?g
zL!O0#d6C;6!TiX@qhOvSdjOa(QS89H$q5sfKiNMP%%g0z1@kGZ(!jjRf{tK*W%_?$
zo@LxDFyAtyCYX2WxfRU6wD$n>FirM?`IuTBU|uG23z(nrHwW`HE;GS=jpbV~Z&Rrq
zn7=VQ3z^3e`5ef6j>zkPd7TGFFu!xn0?hN|^#=1j>V7cqbNUUK|2gCj=7F~N2lGK|
zHi3Deg#}=KNc$7a6D7NW`Jy2Wz`Rk<0bu^9-Api#)ObCZPf9uj=9R+FgZU*N1DI!W
z%m(vKHFChbQ#m7K{z>GaAoEZn9|h*4o^1v5Qn%-W`KjU&V4f<o6_~F|3k364$I62F
zt6jIiJl6VyU_NU}GMLv&NdWU(<NtwquAvH;@9H%H%zL#D1oK~w?}2%+q=jHUEIbU%
zi+NuI^J5O<!91CHbueF6W*=nUOytiX^JgND2IkQow*vEN*RO$jwfqiXeoegu=Gjg+
z0rPDK0OsAc27>vwmFvMg+}yulK5j}cFfTV!0rPYHtie28r=eiJu9*(Z+tn@)=I<g~
zfq6XNRbW2P@e-KVt5F5a@0G0!ndcMvKFEBZ$oqkLzeo9C{_olcFb|k#4(0<d1cG_N
zll8&;;J(gao^aD3FkiTAESNW(H3`fgPM8Ab5r>Lj%Y0(bF<@S??LaWU*sv3rXN<28
z<{N_p!MvlpIhcR6`VY)QR?LIUM~b{8WL{F_C&B#Wv$|lO@>UfvUs-So%v<VLgZazT
zt-w6yfeK(gbF%{GHJ6V7^P976!93>#J(%wt+7HZo_ACYFKig~p^PmkPz<g+ICYTou
zYzyW`UG9Q;Qj0!dzO>w9$h@h@pF-wOMIIH*qdsa1=2NexgLzexH<(}5Ed}$e$3B4h
z)?F>ZyzAP7VE%QX8JLHi)&|VSj@kz1W&6GW^Rpd;z&ve}5n#SH@er7|4S5XaZ#}HR
zJg#*^FrQm-EM#6+<aZ(SyCTmE=6N6A0rS1rzJYn)+$v!HS8)dOz{dl@eDJPlFfY6|
z0n86CNCNZ3Q{%yW@yKv6Z`{WR%pbS60rSX>N`v|2xHn*4Ij|VaFS{HE^UO6Df%)dL
zeIWDBBL57Te-?RYFb{pN5X?tkTn*->jUB=K^jS+VPko>e%vW!o4d$(vMS}V3nUBCc
z_P9l0K6_vYnAh%n5zKEl8xH2VHD$njcjyK%@9p6W=D)2@gL&`@iIDklkr#)|i;Mg?
zm>++T2Ik2xhl2U?%-vY%B=Y9xYJ&OmgVVq~`sOEKK7CmOFt0vS{5_dpANv=~vkzzs
z=G!~%0rT!nK7#r8!~`%8A3PJx$GaN9ynM}nV1B-A3}l{O<m(~x^&)Q%=I!s8!2EsT
zM=+1Cw*vF|C!@f;{+>2qet+E%FwehW8kp~&vINZg58nXh|9fr+`v9$Xf&GBG;!*Ym
zBDaG50q-?npTKrL*e|Fw0kUr(`UjBx1JOqS`v?#H!G6N!3SeKs_!#UjoJj-w4Eq;@
z{f3QQz`ny`53v6*?G@OE7<m}%NAw;7_9fbSfc=Sjx4=F{)MBt-;S&q?Eo>iy{fkNq
zAp01ip8?s=5Pc1>ukoNa*x$JL4eWDd%m@1&r!B$0$KGvV|6{!e*aum#2keJTaRd7z
z!#08aksj5-K1s_IuwPQ^J=ix1>jd^s+!e5oV(A3-Q_4<(?5l|W3S@sp^jW|@%dN>^
zza=jl?7Jw{!T!t9_Fx}o+gh+6v-~pHmr1D%_GiY{2KzMq#$fHMd$Ml>_H7#Efc=~3
zw_qQ~w<_4rvGWJ}I+f}{_IE^|2eQv2`aNL3=iWrH?^84r?Ek29!9Gyxe6Sz1a}L-S
zTBQa1L$k+$eWK(6V82Mbj@dWrm<aZd8o7aeq}bA6KgstI*jKXCf&HaQD<S(#qTdAB
zZxVecu<vyDH`sqFG=P1m3$wv~)bYAtUuydwus^lp6xgRq836XH##(}XtG+7OziKxC
z>|@oh0QR#Y_k(>cuX<pA%j!1R=PEY>vfm~8UXXn+(f<PbUpLLcKA33@*bhsy0Q+JG
zmxKMWO%=dC*`jG+zii4|ux~c33)nyFW&rzW&Aq{XTH<`LuNL?e?5{Z`fqk~Bt0DVs
zqVERTcN6_Lu>W>{D%giBGJyR!wKUk5J6;Fu&uyOu_UV?N1p9R}o`HS4(UxHUu6Hf4
zkJox2*w3rI5bW!P9t8V)u32E8&-^af?<?^EvhOGQe~|q@(FX+kfS0VnexSh~><gZ7
zz^;;)WuFl26RxZY_6t)gfPKT!Kf(TC?-yVnvGrxJpIG}m*jEhQ4E7gYCxd-P^Y&oB
zu|yzb-%<1*A^VS_4+-`mi#LP)NVOl>mptwR_9wT!1pAcB_JaLNZBMXoInn~`U-rlX
z`<N}pf&I)RC$O&>XaxJ4jsw9yXO*&${Z7&MgzS5Y{wLV~yqypBLG!wS{m`@*U|;m$
zD6l`e;S1O&T`(T(mrncy_Du&32m7ZTAA^0=hV8+AYE%Z;SM>_Qe%W8OTm$x5OMi##
zw~D?iWZzZvU%~$C<;q|m*3b*=$EK!&ecA1Q!T#*>Mqr;-y9Dgljwk~AwmqtX{oCf^
z&t)GsK@0YC{ZE2@UAsqMf45>)$Ud*=_d@o2Mc)_f`(B?0_J6ZBf_>oAr@(&j?p&}h
zyy_0vA5M7<_K8P-1^dOl{(^nuRwcmxv8E*0M-Kc8_LCjHfqmslZy@{2qR$N3XBPct
zu-|;+EZBF>-U9ZY&&&k-(0h7;{pi&RU|)KcCD@-H{Sxd`_eux*)h*|Pee0w)VE;PM
z7VKl&-v;~H6*oclwMBm$vcE0*++d&kS_Y2Ges|_Lu<w1!73_cS%me%2D@KF;@EJA1
zzW9g}V1K-O3$Rb#^chlRzdUX-*f;mB1oqFZ*MoiZvTl(5bkSFb?5m6ZI!?rh{`$oO
zV4q#}1pDnrw}5^3E#_eVeNhV7hoAHx*pDC78SKk<P{ICueRr@=AD#mC>s{}Gef#QB
zko|kn$A|3Wi+(=X&%f;p_VrEU!2bT(G_cRV=P%grU!4f{{Zl4`{r^!XKpsGk7a$*?
zxh=>Gh;Ib)1ANDTJOS&CAYY&iAbA6VKLE)e5Ih2qM^J15@(JJv@(K<og8YJw%|M>P
z{7xX>V0<r-chIjt$UkT^0OTRm>Id=>f_i|w1c&w@KcQk{NS=b=D?suU1aAT4EnKMv
z@)z`<K_0`g>mZ+D%Nd+Y6TF5+D?on3q`@H1VPF!-cW7S?<UQ263-TXA_JceKr;#8Z
zqH;JSFGBDmAo&r3Cjs&#t_}wI5*aQaZ{qkRkUz0C1>{jI4g&cUldgfhih)x>enopH
zkY`ax2l6dKI)c0l$M+!rqS7o#9){p!K=LsJF9YOdTnPmE8TwPuNuI{BXppb5`5egG
zSQrWNH^iKqJdXaJAfKbndXU#qs~pJh2pk9UJnZg*e2?;VAbB5x{{hMW5Ihi&2U6S%
z<bx>ZKwik9Dj+{(eNT`lGUq5D`66R}fV`1jwL$(!^SL08BrY4|llYVYc_o&$Kz>Qd
z36MM!!8d{An+V<s$UDic2=Y(PMuI$)-Q7Sw%8D5vFJ=06ke@OXAWx;!4Un%=|2@cC
z2`>rqS6pg>JeDdhkbD-wYk}mo2!0F5Z@Cfy@?7-dQSx1mir<&Kmred4|7E@_$b(6?
z1o<$1%7DC>79T-=O#E$-CnM$<<jYv@0eLee=Ropj1dj%iM<e(&AfLum1LW15ehTty
zcAf@#Hp@~#zRlETAn#_d_<NFn)BYOB!>O|t<l_Xl1$j9RRX~1D`3y*&j^OJ+@^u7n
z2juM(UIF<#>C-_T&wfvk&$HSD@_J?t0r@>6%7HweE;~TJPs3P{_Y+<K@_$^qgFK+h
zuOazBf)@nI3ljVwkRNm@1>^}`C<XF`4$TC4L+gHn{2_5ZB#&s+OOQ|0y(`EoYMcx5
zi=rYyo{`&DkZ)A26eRCR@Q)z*M}mh0@{q2$f_x-(GRR9hTnzG)Hn@X4r8#3jzS8Im
zAaAKh1(3hgq!q|xidqHoncS{`yrydAko+dWbAseK3BD7^ce;EQ<UL(@3G$x~TZ25P
z^>si#)a)T3FKX0skRR3U1jv(WbP?oBMZ5)hQ?6w}{!|qQNFJ5oQ$g~n1g{F@Rb6Zb
z@~f1NAkXSR50G!QrVq%wn%NiRUk&dK@~}F01Nm6>+kw2S(8eG?%P}70X;tut<ZB7u
z79?*=@V7wzR{nF4$8|0j<a6yl2=cm?&j<NkQ~Q8CuR(Dj->Y3!koTo|0P?^5kAXZe
z>&YmPe6Uh=A$ehf9|p+}6Ff1HCziDs<cpnX4D!admInD_3(`RzS@KAbPuANN<drom
z0{LYzQ$U`XhX=?vtCkDNI}`jfNdB4Np@BTKO9w$d8tQ?(v;%iQe%hK*AWv;(NszBL
zYz4?$>*NUX*Xr&Cd2GP}AfL_d7|3fY8v@C16FfIao}1vifqb`|?I7>%lqJZ2+cpp6
z!7cm-^5Mq!1$lA33qXEc^9Yb97qcGZ%ensmd2`h|LGtGWj}DSYC-`(ApYCEGkXNTW
z1M=(kmj!uttJ;BlyXjj&-reA5Apfp?0La6uH3H=0`5y&&c~-AMeqKpWNS>bH>p}AM
z1aA-I?PVB1{@&3KAdhdOBgp5Q(-7qKjT!;+`?{_Kd43H}f_%Twiy-gM;VsDjD_<6p
z2PpV}kbFSF3j}$Ardl9B@Kg(sC%CN($QNAL2jmSV4+8mvy@rB3!luJOK4H{gkXPv1
z59AkC?heT_6nsNSzM<e9g1p0mD3E`6&K=|-?y3s%5tn=gd5IJ6fc(V10C|cnwt;-b
z*r_0I(W4{CU#u1k$zv3JMo2!R;5CB0#-e>7zcDQt<T>uC1@ax2mj`)|lM6upWB=tK
z53*G&kPjJO734*Fnm~SJ^%O{+q~J?J@+Adt668%5Zvy#~>5V}i<(|(VpK|#YkXJdS
zF37L!{|w|=wwed>E#tjF-leA=<X=|r0?ES^d`w6_rr>4bmgHp?TY>z{v^^kCb5AJ9
z*Ibqk@-`>e0r{K#vOpeZ%SIrdGd2h0b$ZkX`JGiSK=M2V-xHGWDR`f_EqR}XP9XpD
z+%k{{y7M>42VF7{<b_Ts2Kk|VqClQ#vkf3$H0meF8+Gjr@<%J3hUAe7J}D%hRPahc
zUTN-mkY9Sb638>%))nNNF4&K|l6N}xBkoH6X^%LNhuUZc$VUy!0C}m7r9ggax!RCC
zRl!$<<f{taD#%;Sd<*hdkGq0A){SjJKI`lhkk>lm7|3t!bQ9#c)-3_@T?4&A-m7&J
zkpEg@2qX_y@L?hOu!0v0@?tLl<i{Sk3i4!Ey#)EP(|&=x*+G>+{%ji?kVl)~4)STe
z0zh7E^)N_&t>D>0@@xg)7UbI&MuEKBbKxNWc4r{S!(HqN@^Q!8fxO&aRX~1j<G&zJ
zH~bCA*LA!B@^;G^Ao;t3#|z2h6?|Th&zm_K<n<nF4f1<81cN-^SrtLP@31Ez@3%u5
z$p5Xi4CDd(^#=LC7NL;5;P^lPAo;<9Ck*n0FRlXl!s%T=-tZnLkUzZi0mvhsxE<sZ
z_vr!hiksPj{Nl(<AkWx&KFBu~b5_Ya7W`vK{&C!$Z6FUhs~N~gKK2ddC2!ac@{?yZ
z1bNEC-hh1N4ogAaa;+eczwDb2@|bH5gyb{F{xO5(H4A<-$ZswV0C~>mFMxb!F@GoT
zdGTG4|2%#$$b;_r3FJdJo(%G$!_7c`w8JcrCtbD_Bwt$arXhLLF*p8!{At4^kVk#!
z1IVXdGZ5rePrnWFs|Pg$dDgAdLB4goFUY(0SPk;8tNelFVGBMsBp+MwvO!*Ut{=$H
zKDiL&X>WcB^0nvI19{scw}SlbPG3PDcb%pnpWA;M$m_QF50c+4c;1jaZ^8El`QF9X
zLEd+o3&{W8H4x;1FFpkF!IR&CyzrhuAV0j(aF8b+dI02$+dT$(<E8B(`Qw5|4#^`I
zd~%Rae&GzrE8qVN<d?6s0D0z9G$7x+-(Zk;-h4U8KaUcBU-HnMZ-RXE@;@PY>4KjQ
z$xjzNb&#iSYy<Muj|>HQ>uXa${<?M@$YURL5ahGB)`7hCxIB>G?tTO0xmSJ+$#)mL
zcSzp5;J<_X_w4T=5B~TskPpA%H^_@m5x?#t`0+!<pG%&6JMs4=Uq0~-$eZ_i4D#oz
z-GJoL3qCz0pI-3lL0*0CA&_5xas$Y-7kdlx?dJ>!dG{mQgZ%rBaUc)BmJ`Uw_xT6%
z^3Cr<^792xACjjp`1&AUKYt9!+ZX#p^7ps8fIR-WUqC+p$ZU|;-)SAl@2}k-<oWxB
zfqefOfAB`|{ssRZlK(G!0H6<`pf%_RIAa0&0=8ZS{Q>jVfIfjyZ9u<3=c=G@pmsLs
zAMn$HK7yK&kbVN;D}eMB2!8?SFDPgR`V3D00{sSC_kq5Hd2K-d!ASA@(udG#7wAW*
z-3at0_`U)C2{o2N`V@p;0n)D^d<&p&A%76)UpQR~^f7GN1o|1~hJn6@5jmj0p<`Fj
z=b(8D`W<|xg1!gyig<TJcp`qRgY-cNKLqH9$UO-9B2I>a{)kOy@Lu{PX2*hliDBuW
zZ=!uX=$}YD5Bey)qCh`I)#H%93gNGS^j8R<1?aQLu>$=T#}|UWi}k-j|HaH<pbum4
zZP1U=rV;4Nh&u`TGu$0OpGKwGkbVu}+ko_K2>%A?-!P_vK8_<bKtIQt(V(wmS`p~)
z7~l{3JX*{F{T@;GK;MURB<TMrw-C|?BK#nbeh}dc0evCr4A394zX%_sPh^Dy=ogtZ
z5cG}oP6hoVjemeXlCWB!pTur9=qo9i1L-djJ`+fviSV0%ev|b1pzmZ?Cg?v|YzF#J
z#>Ikuly0LzUrN3Gpg$$x4(L;{tPbf{@%d95(zhb~E1-X+U_0nzIb8tyS+;x!eJyj{
zK!3}KCZNxygZTT>?~=3@^u2hU2mLQqZ$tWEgdYZ<gdaxuVnAO^b`0o`Io1yJ$*daz
z`en59K;O*3t)PFV<tfld6P*M4X`IEsCw(>L-az_mgwF=jXCwSJpx;Kd0)038-9Z1%
za(~c=Gcg?W<MfKdXX(pnqyhaoA$38Yj!gs5uVW@2g>OgrcOd;c!p8&pc+S-V{XE;_
zL0`}ONYLLiDiHMfbaDs%KDBH?-;Yma(En5IAEXaR_<<n(Kpyw+gTA2b0?;3HEDiJt
zt=j|og|y2+-_XDbpns@k4}6&-d_>XpKtGYQ59li@R|(QzBz#7YJ|p2b0{uof1p1El
z&IkQROZ$O7r12WikJQ5k^d;5*5A-JmW`RB>%gvB}CE;6w^eqYh66jwls0sR*PCWws
zOq)|dU(@XApucHY6VT_>&I0s1#oq;ePwsm_|5K%*kUl8khl2D&311ZGi!z)A{ZR)e
zf<CF0F`!>+(pS(o)%z6apK3e`^ihTSfqp8RC!nv&Y%`?4O8BfGeOAJ61^TVdDxmLb
zoB0103IEkRH_(SQ;xg#R>W~8ZvXVkTf0pN6(5F>p0i<6`__iQ@Tf)Bu`nQa;K_Ay)
zf6&jhsu=WjO-aUg>F?@m1Nyw0oX7Y03DWlk`o3&`fc~!%>mhw$!Vd=N2NS+9&=+=Y
zDCiH{UIz4u&D#R{#YRSezOfFupnoi>C+H*d`~>>Rs?34(l?i_tq`yq~%s`)+QT+ST
zZ+0jH^qsA01^Uk>-v)hXeFlJjw8rm2Us~t{(4S`W7xbx_&4%==3Evu|Z%z2uK>ym=
zYM_s8>k81%HrE{VwGCem`rF!91$}M_i$TAeM|u3v3Ex|#6iEM@@WDa);DjFz^uy`j
zg1)!|eevUy@W(B`3HszFHV6H3J@ue(u3<Rnp9|Uz`sl1IApLa0R|n~<6aG5TUzgt#
z^x2)v1O0ZJqCnqW%68CyH>3jS!)rYn^y9_c0DXBbNuWQk+%8C;p785I`t^iw5A^LR
z`JjJqPax>yTf786rJrx?8_?I+wF&6&tFsUE`T3Os{eI>>Abo$r{|D*+6Fxxvl0Lxf
zA)p`ds2;yUg)eZeHRunVHXQT`_7lG^{esObK;K~aK+r#EcOLW+maG8jCltOyNME7w
z7lQu6vtL1<;kLS<-*E0S(04fe7U(||`8WCy6Gq_I1>r|@KLh#_EB=M_Ckme;q)$=!
z6+yqES_JwQ_tymdi_1EIKF0CuK|f>nTcEG8zCC_Re`7!w(C1il1Ek+k_#PpBkHY^5
z`X5cL@muheg&z|1L$1pPeUaJ{pg(dz9O#p5J_htlMjQZrllBil|70mkNFSx}Q$qSF
zEiO*SZ|SQ%mkRnTw><%Umh-GYzvYOApzpH%1kit(uov`Ux?ctTn3YOG`Z9$-6Vjh4
ze43z7Q=JF;HTRtWeVa?~fd0+#Wk4Ti_dw9kS+70l>-3)r`a5gvg!Fj|zbB;MQ}{kX
z-)ByB(EoWX0`!5d?Ev~gr%eQXq5U?1{?MjrpieaHCg>Lx*Ns2YH(J6P(myJEq>w&R
z;U@+Cq-REezS1oVK!54%-Js7@%<=z7ziFErpzk#H1L!|>tpNH^%ezAQQH3uR(w8dy
zsh~eq=?nT)cZ<(U`c)S#0e!1uwuAoF&L=@1YppEM&+0Ayed%kh`V!LLDtxZ^D}1iP
z?+W@|jW(d~^^iB{e_a^~`d}y3#b0OPhwar0^u;#p2Kr-z27x|V%dwDtS>c<7^vw$Y
zEa;!jT><)NQ#XQs+Vwj@U#<2a=&v1+3i@oDp9TH45en$Lwa)<kx8j^6eYnDp3+cxd
zzFg3kd-gKu&)s?r^y$vI3Ho)1-2#2PZSR2o-8k_meY~!BK|gPK@oVAh75-jGf3NWQ
zf<9m62L7fAzwd7G?_ChS-$mlzm;T=|;^Ucw54f}V_|gwtOME_;g)i9K2>OGo0@5ce
z{KAlaVc{DFeZv`tLI3c<J)n<x#a7TyJaH}PEAF`z^cOdn1Nw{ur-FWCi!qSCW8puB
z^dAc!GU!7#wFUji#~X?@lJF(3O91`J(?dX?a({QwuiVTE^eu;10R79hzd#?e*;`0I
zv+y-T`kIBm8T2=wRzaV$I2X|GJZlH&dmgeJ^gp+r0s5e0Mu2{3=kA~{x@=QOf3)yP
zL;9qJUmEmFr(59PK;fI-SpxJ=&lew8`lv_V1pU+<GC^N;qWE|dg}>TkGw8FfG!N2m
zEqvFIzH8yX2L0D+1JH-PFBtS=FSW%#>B~+o3Hr0Uz6O2TbuNQ`ZQpdzw_SY~q<>rZ
zxbbi6EsgMVgMRMJF8H@w__`0*0{z{q#OHlrn)G{ve(zqNLEm>n@%c*schCjU2QKzn
z(hn|t;gG&?;Sa~ZG~o}=70-+GiKoWkpY)5bcL06kS~Ji;-v0^cBX5=i`pLr&fxdFP
zrJ%pOg!p=e&s_M;A^qmUcMkf_&xo&6`p-B227TzW#PfDt_|b=m=j(>>rMDK((=Fjo
zkC}ykcZ5&fxgY-B6Mprw;`=3h>%zYd>0cK<cF@P3_7e27?=XSB_W1`vfBQ)B^+=z4
zhoSiQQuy5yn}WV~4}bi7BmD1`Dna_-g&!W$4=;T2pfCP{`2YVC{`kEMK%e{)@p}Cz
z{PN=(fxh{!;^RyIe4VnOkKX4g=%=q{g!I)5e?6qXUij=mpS`h{cocs7LmJR`ztR!^
zewk}ZOcY=LuY;NrJ#XRP?^sQV2Is^hG$jJp;ol$eYl~#@ct~UROFR#MYii6Mg^I^f
z8Z%RM@o3bT9eam=|Eg-t*5-@H78<i@;`9DDM`PA+zIaU4m^B?B9<ON3!s>~~HySfr
zH}UwZmYJEED*n@a8d*{`6Tb0h_sXbdg42Ghc?H$1lAWeNS4}mmsc7{6R;roP4b7>I
z&Z=3!5Y7Gy0jgQTIL)Ss394C(FPf##Td8J!-)T}h3{uUe^wcD0&QZ<QG}H`^*sq$U
z?$dPJRjis7PuH}n@mDqbP^hV!5}}r`T&;=vFiI^Ee_7+#>y%oe-vW(eaS64=vNIZU
zO$W7vBA)M~r_~Z~CnkM&a#TyYR7rZhWSLsBy=~IHKb6&zi#I1-8n#+3nYAt{^Nx>N
zs#L|K^G$QqQnf!P9ZnyomYUTeX}f=rS}Hp@Y1PIrYUwI7lIB&+RZDkhlr(wrQML4r
z`ANfH?NG&+o7B6@F13tiL{hul(`p&v-fI+hLoFlRAMuAOsb!P0l7j79sb$w+PI6nc
zPc8eULz3lhbG2N%Hc1tREm6yzHYWbQ>!_BuJ(~Dmb5$)rqgvu)OjOIic#(KLxV~DU
zT})!`c5k(U{$C=@oz#k9iHWHx0cyqFpAvU}YOPkXb4gs^Z;4uIg)wo_)rV^3N)HmX
z4V$Z#=Z{GobMBH_rQFoS0e+*@D)av&cHZoxR;~Ocv3ZprYSmT!5^HInsnr~sB!+)@
zt5(~$Khe8ib+vlr)I_^$t<>t7*@;yf9a7CZElezt?xC8$%}DqXn6B2CGcMu9_K|8$
z=S>NBYSvL}>S7a$=0>O%U0Wm=e$-bje&0$sGi-utx&3a!f%`eCRl|-6TiV8}R{u3j
zSe{j+T5md<FgtFJYSVae!i1weRGS|U6Nb8VR&5U-PUx|AqH5RsT|%3RX{x>LzJ&T(
zSJnRVwS<^YhgFB=QxgIPbypo*Zb)#x8=*Rx`zO?F6RJ90jZ7$;-A;AhbUOZL!Zy{V
z-=X-oCu*p!AvW<3y$`Fde}2VZ*)mFXD{L2^Q?r}uzQZFveZg4OWBic#qyJ8-o-MrN
zcaC>by?i>yuX%Gy^)6E~enH=4)%%HS{M1{0RiDf=@uON#Q+*HU<NM|qRlntR;yc!g
zRsAQ$#y2^8TMg*9H$Ex&uo~EAL44@G!)j2SNAaG{chum>)Oefq@oI?Qm-x!n^VCqc
z<8l8MELOuD9>jerIb996og4RT%1$-HW@p^Z&)?NZyYRSz5i`{&r?@!vMWPz*aVG9m
zpFlMxaDUvsJ8jh1*y?ecIvi5t8oZ5LdNEdw@2H7OY5GS^7*Z}SIqSQcsI3<_xQ?%y
zwDxOUH)VyYNp*~C6&s?~DoBf~d%C<@`%Qjabf~Rbw`$uszaxFrdSNZ&oP3|E^*gC?
z=6iRk4QB3*E91UVZFr<a?Dy>jYNJ~hW8XN%t4%6d#opiaOl_K26noh=Uu`z#Z*11O
z|J3FOcf_VywN_g^ITw3m^?zzB*ZQ$LY8I%id)1F!z4DdXW=DGL{2KMuwomuOPFe9#
zZ68o7cBHvZ?J(|IY@Zc3)sCuTY=;`rYUe69VjHi#u6F5BE;g~|IkoHYL$M*N@2cI)
zWW;({)mM9TZxL%PK3>nWEn+L#K2UqtG{pSfY^nAcb1>$k(^9qXl`=6;cQjY~M_-A#
z>Cr|Vu+=6ef8SPhP}#y5)jw1nJo-n>$zzq(A@|qC><bT4hqc@vv+?W(b+{oYW@$om
zb!4<x%uIb#b=1+7G06>9s$+ac#|+B%P{;1hi0Rg*gqrNWAg1LFUv>O$LrmQsThxg@
zBVwYSc2_4IT^!>#Y=}A~+9}5IQ>HrA;2vW>Ww<)M<))Z2rTVGb`*WhdFFK&k9Q`Qz
zjYX0=tL%yB`&-=9*;_tGU-s&#&W%10optPvI`49EbXx35b-|b+(MK|FtBY!mkKWOu
zy}J0!m*~|u-PEPso<`5_S4Ul5rcv~i_ovkr#~q_bPMM~z>fSH9Z@CTXnktUb9adLV
z*IsB8-NdC>T|f3obmEb>>PEj$(V_9Z)J;#uMthk2)GgclN85C4s&4C%6J6=4QQhIZ
zCF<X}wd&4CkE1@7Qq|r2H$^>LRZrbJ${2Oa-BsNm-y^EvWM}nY`5{sIx^L7&*Plh5
zx^h!Ja^OnT{sHdlvFYJao4%RU)b=H#mMzFrPX^VAn&sfHp04mIYW&d`>X{doQA6sK
zQqSe=i|T%Lnwoa#U{veD9aP;4$EbRLmZ_LjA}VI3kE-@<9~I#3sv26^Mmg)IsKWXc
zRkKaBnicXfs_ct)YK~{w$e+`%sJZqFBi~t`Rr4*hkq;05Q46a*j=WlLpIThyOk~cT
zGwP)(KO=R?zUr0gM<S0`Eva6!EQ;K<ua<hlv3KOUT2Iwm-hCn$-uh3y6MiXjdU9X&
zUY!$>W2z^r589Q8?0;y6`e+~`J2&)KpG<ol+3c}KeYSRPWG$_tzDQjj8R4);eN|K;
z();{3_078vk@g)=tMAPlMppfDPyG;8DYE41vFfMp0^u4yPW>|Xe#Fa5kJWD{-bLIU
z1NFzlp%E8rmREn*=on!<sj7eLACEZK?z!G<%7lnRU#II!o;)0}ZT)P0>31z7R>l3)
zm-Fu#G5796eT5-+BPP#`)mJ*46EVWGw7$v*mx$h`TKekI&m!6nf3L4G(>9`UO>@0P
z{`rW6bNlqxc3BZ2J&x;bhiW1`$^`4};T2(h*iG+Lb5ca5wu|&GLu14L{u-ip%N!8?
zan}XCr|ZA)XU!Jty=RsVzxky|@B3(cc)_+s`hW&)!}X0X=z|V#2|x9Dm_F39ZTS9e
zEA`<slEXJQ4bw-yD;d7*TXTI(_g~?&c0JO^7556C(CVW;v3^MSkiXOQ8r`t)9*5`Z
z>qONIZ_~AszTOGX@CFsD=o^OY3XeU%MBg}dQF!3sh5BX@_rqQ7%IRCAZ3(x?E2(c?
zCo8=C)M@&*1zo~^2Tjm-=+Y_d{ezGCPA~Ogk5|3dcb&32?0Umt`X1FThUNYms_(UT
zVi=CS)%Vpb3_H>9qrU&`GGTk|ChG@Hd>yu-c#eLkZCu!rd6xR&>7T-8Ci&?{^|lNf
z_a#F=w)~E;K}R0zlTWM->o#D%eqxW$VXd4`>!(yn5374~kbWB8ghj8~rJpfoPMCj-
z0s2`!^TV7gr0VB9_!L$nbB=!grmV2CGau_0buJb9GbvBM)Mj7k+uw=$<+o0SK1_?#
zuiEAtdUc{fzji>`P*e0Z{f6LXp}KDq^qYSE2t9sww|=XsO6cy1J@h*^EDT*AyH~$^
z*oe?YzozN;)jl7pRUYXN+71gHJL8)E@Ta+<1M79xA1f{w+O_;}{fVRhg|;X#*PmXl
z39YlTq5j<1FQHMLs_4_Zn1}i~4bY>`>QKk0t@ZlA>7nL_i}Xgj!q76~9_X_x&JOvJ
zI9G4_y*=b@*$evo4{jk3ikIk%UQ`UZvhjod(!)+6IsIShuimX3q6?j@zj50$<k+9>
z`rEg6h3v}huD^G0UdXz2C-e^=7l$nBzfJ$-_4E*Jgopn5mlYvnOV!c8E?FUDz@?x1
zch#SUblKHR|G~{Wq{X-x{pZO1kUI5M{kNvqLZYl6>3{aCAL9FJhyIV&I>b@=WiZ>^
zBE)>fCqt?97a?T^%rlg|`z-iJe43$R$wt9%%@-P~_*Myi@cf6NdYh==D;LTeYECl*
z=d3+#usW0)tQ%R%V0))j@bQKp4USdM1@Cs9X>h4q9K7z=34{BTrooG@%`teL_6gRe
z{xtZ07#KWuX$?bQNQK~mLkbNcqpJjWZ4_t-KQ%VErB{d{>Sug#-O@J<adr9!M?LW}
zBrg6C>}Rw!)Vg^u*lG6(Lp|Ss;2Lv28X8W%6I^!SO+%Byw?RLf3^cUx>=E=XaEqb!
z^w6M3=2H#rZuSql`n9y7Q`C<j)9pw@*R}706n%9=j~{h|QunPj^y&URXwT9tL;uXG
zK^w;JFbocw6||(MuVL86PC+vpbu)}AzceU0EWt2#l3UPV2a{p^8>^u1<x3kT_Z|||
z>eE}pw3`k=^&ZSN%xoJJ6jP9Am|e6jC?H*LnBQVVkjue=hDAl2gDf^EhGlJigUT;3
z8dl!42>d;Hs$p&K?t%XeeP-D3rcB_I9;FOhCRGf)(dv?6NBQA_`Sscvc5e(4hm3`W
z{XxwGPX&%M95R{$_q*3L9P7R_aI@_|!-?-V0+&}GWjM2TSm5mP!G^S`Zh;fc_862K
z2LgxwxM<K%YZKV>(`iGdN9Vw{?^+vj3ep1`zT9KTpEM~j{%NYA*n4$g@S_Qa%Qq?p
zy5Ik1xW4dip!K~_!|hrX11sJ2G~D~PI^f@(D~3m@69Yco)fk=)KNs-)-T=d^fVKg*
zA2cz%ecL#o=+P^~hvORpGM+Uud>LOa;Owiuh95~y0t8;t@TdHNfNh_zWtd&<8?fqE
zP)6z969VR!te;Un`Dwt^ijEnT8y^W6RpWF<b?3r>ehyVLYJP7N(8<d;!}_vAK(o-Y
z8TQ8;2h>W~li|FqC?KM7`3(2bM+1C11ZH@*e;VM>&pN|DAvvJ>7-L4TXODo=DbX3>
z)wlY8UpX=(>Tk6Fn_a^);@)}tKR6wnk@R4c|CQ{tj5=4V`{&%Ql+hr+oWJh9dq$JY
z4*sd7OJ}rDfBWyTJ(AG|Km0d@IA?UY(A<AX!>$=!^xynv_Ux6>BkQ|=^2FebK83CP
z2d~J@7;ycMfA_<|8AG0w@Nb>nD`UjRuKx8Och4AGs-l0KnRmtnt7`s1j>wqeKg8cH
z!7W2u*Vf;vYrBkD-JSd^PHC4hZ_-4+zneWW7OnU8`>14OEIaS#_v}Gv#;Q9hez!}F
z%2;1A*ssW2o3Yt1*e|15uZ->OX8WBTQzK*d%mBYb>(^%NKknnV?ZVrP!w)C=t$Jad
zk!or0H{aYM<8)JVzo~IgGtSTI;y0@Q!VE?E>ep{YnGF5Ur+%H3b{Sc5UVhD9P0Glf
zlIB<2W?V+$h3$Tk4I5-!E_1`rcl`T|>n-~DIqn;kaeG6OpZSfPjQh`q`IW8sBjZWr
zE8m|<r7~X3OZR;@`dP-C+jo2)?cJ5}A*_Y(wL9?{UlvvO&8u-F<Hs`(-wTa@X8f%?
z-}hvSyRqc11mAt>KE`roYWZ&ZQo&eh@M_=X!P&-Y#nHaAhxRpE#QOVA+;`V#vwOJj
zu&0qmNArKaz1@cyU1vV<ZQm!w==r(2Z{wX4jedic`6fPYVGO$8%{R=mj4`~^1YfU#
zn~l+zANtxIvN9&L-r!sH{b*yYi(7q5MI1BMZ~M{b+vFl+;~Oh|Uh6L#TlAda^PobS
zvCRve&y_ZFjUC6;^U2v9ZR}Rk)<^fOz}RbLyiaOaBV&J$13r7EA21F+-`8hD-Us7|
zR)c+(+PN6Vywv%m4308RnA62){P_suRQGy5Lo3=DXJkzB>Dl$AaZdjqK5dWgFfOcU
z^l4PGu5oGVZJ&e=MaETK6MRAr*Eg;&``pK~<UZr(Q+IuAJAXFr=<ncD<wT%yuk~J^
zl9k#R59Uwy{@TBv@z|_&-mlcY##0G@yze`-GM@W>#QX9jf1`3{uXpyf&ql-e7v8$a
zBgX95G2X}5v^VDct?#}2%Ufe{W-spz9mgB5F3s>>a{j&XR+o|9DUO|u_kH?!kDqzQ
z`1t!~?;+1i8(-u(dG~By-}rXhbMLmNCK*4D|K{DuVTbWss}|k~b9Bbv{%^cP-sfkQ
zs8H<f+2vwpnU}x3ZL{(+E9MXNt{R@6SuNGoyX1}?nHK9Ey}nhSo@qO?r`PKlZ8DvP
zJ@dN%!7<al%L%V5eI91|G|BMFxw<(sFww?KY1}$9EcB#Ts`4*0+GmB=-tfJd39hHS
zHXdx0S=-UxYnkiQ%m#K@Ub8k%&1`CS%4?!U^~_cdPrZgM-Im$jwToBpihh}0d}?^L
zpL;U1XJ{3#CZ%IC`z18-N=ngX4sM+5B{ZFxBRVhk@=ihK*rCh497-o<PSjrWsy<hj
zIc;rsuQC<mGgFRvdHz_Mo;fc!)bpK1eCFckQ#~JT)Mc(LSKjlwTdmA>K36^S4rXR<
zZuZzyjcA^^V{C}$Dcs21y9u5LnheZ5l(pD%%e5bw$3JcGT-k4V<{7tVo^wA1WTv+p
z<2fazAXA;6=sBw9xXes6^z66CH8c0?a?j4uS2K%4Z9JRjEz7(*{H|x6Uad249e(H;
z_0>M}{yR5M|HbbzpN8)6bn!4{zM9a((?U6t`TjyD&k7wkWqzr!%;V3;)tNs#l=Aqv
zbZzFp-6uVs`|r*w{bjqyZIhB!v60E6c+jJ)YFmRmGAmeQS$rw-IDfEBmR-xk9!HyP
z$#Onq^w|0SYnEq48;^CXyJz_g+3T@5_HtHm!AOr84?1Q=hK=<|p7%N{ZbPcakdS3r
zwMzMV^te?wtNw`F9&P88%W85b+oMs)-K<v4-g+e5HD<NH(99!r5wg05Kk@L2GiCKU
zc-q76)r+hF?(nF#*)D77wh|ttTlC5r?J&jtM~Sqo@tcF(-=6Wwn(AcZ{%GjoteHFG
z+^@UU&zk46+CA^)=d8u49`5SO^I0q7-?*P{wkB&`&TIFB<>qH?>Ez<RHDguQ&X<ea
zSIsz+wSQWm`~0MjSx0M@cAxsUVb;k*HQYzzbk_O$?c4{<NXWv&0{5<U?q?ZiOm=To
zc2icaYd80Ld1JGRjAPtmR}9P&l@9lyPUEv~n<u)vyX?$*koKRu^~={;&jws~uY9U?
z)*FkD?j^KWvp!_ja{JnBLY6oRy1llG&iWIO>~{a9b#}?e-Q2F6x5_TRIoZv$FfzMp
zN7W78#${VrCb^vqzLITw<*nQP(jBs$*A}{MzWF`dv&#dw6~~oqe^+<6x$}2thrC?p
zHl_Em?5I--ZlmJwWGBotck6E*lwGHlm0RaeyRsX(HgjunF)_RO=Tx`4$9`wG&28Wo
zv+QAZ=baVZ0!O{h?m6YJn_F9l?Ealx+^nO<We<%S?N-_DQ}$@9|J+KLZO9(~V~gvT
z=Yz7R-kaq5s;FmnN@j}d{d3yv`A5&YUfG$Gy>z3at7&O`_Ud^@T`~Da_QnarTu%<#
zp1pl=N7wxwS7q<*KEicN!_@4<ZBt!W#{9}Y(agnlp8uHaa}Cm5r#f3^qwY-C(KVlD
z8|#d59Z=zMc5dBeu3bx1&n|9o&9&u^A=%fOHFT}_@l*DlwvSz7-yY6>)cv4q(91R1
zF9vUPb$@mw``v_-t~O7;W`Cad)wRl#QQ1E?_Hixw)FH?0=r@;d&wk{T%{=Y$=2eB9
z%J(+8Jbc$Qr^b&1F4sQkb8M~dyX5^GlH(ke=%O##Fvn9!V9!+Ql;b~Tl*=K@tvR7P
z>bh)qwabY%CAq8#%*#pq)YD~Q{E3`;&U;<7O^R}ww6Jg)*VQAZ)%1NXgNGf@>5$sX
zrH6K0PPb=CE^Swh%<1b`$EDH!-8q9h3~@=kV4gE_#aWlIYv*#3i+o(X-*3p7T2*mz
ztZ*tPrPTzN8lDw%=C5w&Qm*!<oTazgIsfiCFlUY1MCT9FN9Al9cES1C)>An<&igpu
zR-<zEmpkQL{OC*0(N2Awv&w$RIdv$^IXxgCC*925`FNW>Ir@%K&U+?z&&fVM)Oq8s
zb~%NWROe*{i*l|Ej&h#;qh!vloC4>`o@qG`{boClY<n{2`O>b={ZiiMy#3t9x%0`v
zIiI@?a&Ga|JLhNCR_A&)KBf|3ADv^H4K<b9F~B)!<|k8C^KZ`X=U}p!z2Dj9ze1DU
zkMYh`{oG8hqxv|P>Zdb#zZ~lHefuU;P`{N<Z||z6h=<pl9y|D(;(JFs-ROGPRQu5>
zr-IGbO^pULcQV|!F|~M8%ITcj4paNFSDcOv9Bb<ONAI-r$P!bZ1tzC;pFfxeTfcEy
zlDO40a=)Kb%DlCv@o}@9CS1B<np*h9X}EKL)2#j}PJM<anHK!@b?T_=V_LrcrBn0D
zmrUy-4Ni4>EHiDna>^+>b%SYl@&%{BG9OHbY#uwgbzN&pg_D!@iG`+f{l_>}shDrN
zQ1z};$$s5UnQ6Tozg<W&<q!Pn_||@e>9X}9$43+2n{JxMI$po7H$9lv+OZ(|iRpQG
z14qM#PNui7TREQn?PU7AXO!cSUQwoBz4tio%-oq<()qpP`hZ@!<sY<kT(WvhZnd2m
zjwyd`<XR1E>Ns)G%3R05=Z?d#?96rly56yGowB)p`mT<hj;pz$OT!#nxD@Bcba!;D
zyD}<Q6J+ZcTl#ZugA%@uL6geoHoMl;(f!@H+_p!iJKFY-$?Y=N=veh```q4r>>W#Y
z$ju$3ndR`~;)dLjPQM-AH#g*tH=FD5B(GlX)F&<ux0<--&NAgX6y<i#U6?xCA+zb5
z+!dQzIHVQc&Rsvx+u?XyuiS0P)g1QRD9GL0zpTTio|kfubgb;K{6$3Wsiw{jb4P#5
zO|M<sVagx#Ttn<=htUg`<eI{dIt;WPlv^D9-J#pwow?V8S~|3ePRP9%bkd=rDJu7A
zsJlaAw-vc>BDXt)eQ2KhDZ$6VXWo$9pY?POPEIfLO0?|iQ1h%QuY9*M4i(x|$*VRb
z&HnG(lX+HCCfR>psN^{=t!w|v*FVo=mzDkfoZor==RezD9TJuocIlRVUgg5P*tfa%
z>hZ$7+7&bG&vb~$YvgORKlG<WUdtv0_B-}O<aHQ+-+o<-!o2P)zuPbVQIyv&&DK6;
zZ%p3M$F=PzwyTggw(2PR5vA(nO^)AV-}mIxyqQBD+IQ~%A#eU>cl(yM1M`*@4YjXV
z*dT9R>GSq+vsdJ8O{ioalF%S;PjX*-&o2Y=4j;c@Z-4A#-pO|^_U1!h=cNbEu`lP_
zD$g+Do!##ju6d>tUF<&Y@0C~lE!XbFkScjMG>LZi0)6uC&p&B*`9o^nvn&2~rn3j~
z-ns6vyP!4C`!d?q?sUT!dA|+Y><-lk&M$4{WVik9^ZZIfx7w{eR4u<ohO^z`NeA-n
z9Jbq~G(MH@I?>H;qJ3z-&(&Ra!{52)heUeV^)<}Sk6ydSuJiiN`AI)L?OKl9mEWM}
zF1z}TdgV9IcCm|hTbbWJWRqRU-<bSvn=S0TZnw+tS7DKz!}+KALnr>TtFhrt{+L&z
z?8;9WoIknyJ=?!MdgRZ%+}QSW9aH{-CdX`F`5ew)ZmePZpnBQ-^_o$(SHIuP-=@p8
z&3o)A$l^}6`ofp_N0kw_XLa8BXKJ0ZJ#z4VzLNRdcGo8J{LJQYwi_0Uy3w`Kw#&57
z@~`yXX**}!g8bX>@@=OK*`NP-+I!p4ed^}Fu2#`@VAn4BA9p(1c5nYa|7WzXZQC{_
z3Q83E+cs{wyr9BBPg_lktp(;Kt!yJ(`W4u0{cG#rI<mke@s6!)y9)*0_m10IcQzFS
z&zxdgrB~a6Xs<ZiQiHk|B;~)i`7!!ML4)KCHt(l?E@<HrZS!<NN<sVlT$|hLRu*)h
z(#q!IK97R_{&_ap=VA(m-HWwRa*GSbt=wpH^4{x$sg2&*9QeGjV0MWJo9&g37A#61
zZnM^-L&2&E>unY%%_`UwdCDfGOJu>$F9w^56NVQYJgeG_SnFSKV#;xwerHA%q}5(-
z)8$4&fuTY#n^wP;7ML!(*few*TySw~u}xxw{DPaqM%sjrI9u>A{*R6CdjEo#RVLXu
zXZRHS_uz?*<@=)r-_Io4RCc^jXtrdwP08k+3(F5UXZ?M;wy=8bo7V4ALkex2URXbQ
zI;_z7&m-&G_7R2N_e|Co+srQv)^E1XUNopMdT&>2CG%RLW=R?AQzb4IHcZ}VeNfY-
zuw^e>>+RD=6?SYk+j{K<tHPdfH>{VGXi_-P-^zMc{VIhc9TTl5E$me|!Mug_$cuFg
zwdERF53oH`IQO5Qb+^80g-gGGwr+E*W#QV-`>Y%NPA=T~v9`6QX;9(b4+iVVO%n@`
ze)6~Wf7`zB%-6}*;y7H0U&pO&)|d*jOXgWuebcM3s8WG-nR<%~uUnn6`n9!b;eGcR
zRv&(BD|{XnYW1SSg2MN8vaRl&E?@YqeQm3&mX3x025+;<8*eHqr+sLpzg4NI+WIn9
z=aQZjS)Zt4b#zbrBIkndR(q;+FY<n!X|-wm-=dI8<E&OZiY|%?EMqmlWrd<zttMDa
zSH=}JO3t-P4xCifYV%*Kq1$YVI%U<g>Qke2QLhi>tvb!~EE?>1*Q&*z)kUM5t+1+}
zysc=`G!Luz_YI0>9$RM>He`O$g2ykce4Y<1T4`r(<=p>C(Z)8OR+dly6zyDG-Kz4y
zQ$+`}Z&;OlU9sq7nQ4|kM*b;EuWx4g{_FChjJZ85pH0^n<(W2E-Yvhf=t|XNmX}wT
zD!S8thh?s-WzmzZ!!6ZgSw(MNT3Vj1Wn1(ma-HRoOI3>g%=&D(yZ^4@GFSX8H~zd`
zT-7Vqa>a_%#a5HuEa&@$6+0C@v7ByfQ|#?M-7>kCRdMi)50*p!Oe>DQ6K~mP^Mc}9
zvE3~@C&m>wTHnF4<^5&Ft$uh}Hkh@bxO3M6%S2zl;@)Z#%kbh+#Y4QdSo%%sUOZ-L
zmZhuvf5nr(8!fGi{flSyTW48ydX?fumo%1T0@oF<uAOf2>z=82^T|pUA6M)y-s2T)
z@v?z;@sUkl7WaR*D?VfX!Q$E}|6(j$Vo@;sP;qwYKNd!xYsEqxY?1c#Q1SJDtu0b_
z2NXZhMp^9d*QxlW*&B;(ULnOFW{<I0^YUcz&k81s#Ydl9EV=wYi&@F~i<NAjTTD)B
zda>sJSUL~rs>*E(@6*$JNN=R~-gC}QLI@=dNJ1!56cABF5d~C06qF($DxiQOO`0H0
znutghke1#%DI_5wr1v-H9q)~C$9V5uh2)&Q|9`DH=eO43Q)WxG)@9oU#+xn7Ta@i`
z{fOD@14G%qX~kxlOJlP`tBcK&<Abs_A00CrW0spePB+0U^0{+%+QCz10oPr!r$yJ8
zx$nx)o?B37X8(S8_M&Cy&CHV~W`AIkVy5R|kp0QI^JX&T`s{TX&rJL3Pi24ITV?w4
z-iGWQ`;M44oHWn=IWf$%;@hd&zqV~R&0je&`}aM6m_D5QD*Mv7{ie5)(z362Pc{8B
zd~Wu=BYCE0UEQ*?r(2sIGdq}FqVHk)iy}9>=H`&;&fY(>n?KoOy5&Vyc4zRA>AKqA
zvIpDTO+P8Un4>spVY)Q`;~ayxADX`Pv?IsDd%WqK$8I?eFE*M^ePo>DadxX|%A-GW
z0#{5mO?YaY6Qy}(8lC5!Ge#@aG^n^ICn<NLsb}@)IT`z%OdXr<=FD31m#Ib9-JCZ?
zD^o-1+MM@{BTSV>Jvl4tEKP=-Jag9mdDWyd*fM9+clIXDiMMjTdneAM<~8q}y@_rn
z#mgq;93K6^<mr~+oKq4%lYfuo<y@$q4EQ)W2mdj_|DJ>Yp9%iE9Q-pT_-AwQ@0j4<
z&B32xf<G$<f2Ilk>>T_ZCiuH@@OPTv@6N@~V1l0|7eA8;ezsivj3)S5bMZ5q;AhXp
z?_h%8B^SSw34XU+{EjC0U32j}o8WiP#b;oG&mtF}i3vWNTzp0*_^fjAnVI0T%f)AC
zg3mG+pQ$lE+gyCc#`vsr@tGUrv(LqMV2tk~7vG67zMEWpN5=TBa`BxR<GahncW8|7
zG8f;eF}~Yee8<N4u5<C78{@mr#WP@xXCW8QgfX6tTs$Mjcvf=p%oyX@$-^^bjAtni
z&y+Eqtvozq#(389@XQ(G*~`N-XpCnu56`4Ap3OWwqsDkv^YF|X<Jrx_Gi;1!IS<dY
zF`n%_JmbcA*7NYp8{^r}!#iM%cOeh&gfZTYJiH^ucvtf9&KTj{$-_Hjgm)<q@01bV
ztvtMAMtIlq@Xi_G-OIx}XoPn$5AUQA-pxF`qeggF^YG3Z;oZ%{J8Xn^IS=o&5#H@Q
zyyHfA*Yohs8{ys0#~EORvmhU5f)UP!e4G(RI4kmTW*Fh@$j2FCgtH_cXNnQdmVBHs
zMmTHoapoA|?8(O&WQ4OQA7_#g&Zc~vQARkc@^NMv;q1!C8D@mDEFWi@5ze-JoN-1t
z>+*5t8R6{9#~EmZvoIfLq9M-4e4LSnI4kpUW*Xw`%*PpOh_f^wXR0C2)_k0?hB#~U
zapoH0?9Im+Y>2ZsA7`>5&gOia(S|sy3vgx|;_NQK8E%NPyZ~pqA<p&!obiS@>kDw^
z8{+IQz#U+SyPyDff+6mP0^AXXxGM^9XBgt{D8L<Jh`Xc!cZwnImIB-{hPZ1AaOW7}
z?kT_>WQe<{0C$oh?xq6VQHHpy3UFr`;_fQI9cGBTtN?eKA?~&U+;N7u>k4q^8RG6M
zz#V9SyRZOvq5<y40^E@XxGM{AXByz{EWjOVfV;E+cd7yI)<WE|2DobrapxM~?k&U}
zY=FC%5|sh&=0e=j2DqyWac3Lg?k>a~Zh*VI5O=x(?)F05@dmi-3vuTg;O;L(4Pby;
zpb#~I0cwLn)CdNs6$()^7@&42L=9npTA~m&g#l`dLev-rs5J^va~PoZC`1infLf#w
zHHiUglS0%e2B=jEQL`AJb}2*+V}M$w5H*bfYMVmTI0mS73Q_YIp!O+34P<~?s0cNY
zK5C;P)JXcMm5NX^>7#ZkLJg&lTB-;&l|E{#BGg#=sI`hvbLpe@DnbpWk6Nq<HJLtY
zvm(@J`l!{4P_yZyb}K>+r;l2$2sNEPYP%xTc>1XIics_EqxLI84XBS=un0AwK5D}v
z)QI}16^l?a>Z5inLJg^pTCxZ=r9NuQBGj1rs5OgFbLyk^EJ6*ck6N?{HK{&o(_+-9
z`lwZlQM2l!b}dE?tB+c?7&WavYTIJexcaDdi&69HqxLOE4Xlq^xEM9DK5FA))W~|M
zm5Wg`>!EfoMh&fpTDllDwH|8gV$|4rsI`kxbL*k@E=CQmhg!TCHMt&Y^J3KKdZ^Wl
zQM2ozb}vQ^uZLQ`7&W~fYWrf;_<E@Ii&69Iq4qCE51@x$pcp-Y9(sdf^ay(B6^hX_
z=%IHgK@XvaUZMm&g&ul~67(2)=ru~vbLgS>C_xXRhhC%vJ&7KAlM?hOdgxV3(6i{F
zcPT*+qlaFm1U-!&dYcmTIC|)HO3?G@q4z0452S})s02Nc9(tn^^hkQ>l}gYv>7jQj
zK@X*iUaAB=l`eX#67*QQ=(S4FbLpb@DnSpXi(ae*J((_gvl8@Zy6DwP(6i~HcPl{;
zr;A>$6g{0Tdb?8ec)IBIO40M_qW3FB52%Y?uoOL^E_%aK^oY9X6-&`G>Y{fnMGvWq
zUa}NDr7n8QQuLU*=rv2xbLyh^EJY8hi(a%8J*h5w(^B-Py69C)(X;BJcP&K^tBYQ?
z6g{mjdfQU;xVq?dOVRV{qW3LD53Gw`xD-9HE_&lq^vJsCl}phx>!NoqMGviuUb+-L
zwJv(=GW6KG=(WqxbL*n_E<+ElgI>H0J-H5g^D^}4I_TBQ(6j5HcP~Q^uY+E`3_ZOL
zdiyf;_&VtI%h2=dp!Y9>2A~5ipbVOT4zz(XXaqXY3d*1v=s-ItgNC33EujpWf)2EW
zGH47s&>G61Ip{!pD1!!}11+KqnuHFti85#uI?yW0pjqfZyC{Q(p#v?W44Q@xw2g9T
z96HcC%AtAaK>H|%2BHHkq#T-v4z!VSXe2t&O3I;`=s-IuhlZj9Eu|cqiVn1ua%e0%
z&|1o&x#&Q9DTfB511+W;nv4##nQ~|}I?!s$q1os_yD5i;qXR9c9GZ?cw4HKjJlfED
z%AxsaL;ER*2BZxws2rM*HngE~Xhho3iprrGX+t|IhlZpLEvX!uk~XxZ3TRB)(3&cs
zIcY<Cs(=Qi4K1nynv^!QsS0RR+R&;hpjl}{yQ+YOr422s0-BaKw5<wgT-wmODxi63
zL;I?L2Br-ytOA;tHngz{Xk^;Z$||6lX+t}!fQF_GEv*8Ynl`kx3TSNF(Ap}XxoJat
ztAGZl4K1z$nw&PYxe91>+R*AMpxJ3dyQ_ePrwuKy0-BySw7p7beA>|ZDxvvlL;I_Q
z2B-}!uo9Y}HnhP?XoT9(3M-)*YC}7$godaEEwK`sq87BpN@$E)&>AbDIch<Btb_)s
z1ue1?nxq!A$x3LHTF@#hp;>A{yR3wUsRb>w5}KwKw9QIroLbO2E1`L6LHn$P2C4-u
zv=W-A7PQeyXrx-uN-Lq6YC$`#godgGEwvJwsur}>Drl@)&|0gYxoSast%3%t1ueD;
znyePI*(zwXTF`2%pxJ6cyRCwTs|78$3YxAKwB0IbyjswDtDyO6LHn(O2CM}wxC)xE
z7PR3iXvA93imRX*Ye74%f`+UGEx8JsvKF-EDrn4F(3-2DIcq_Cu7U=w1ueP?nzR<Q
z=_+W{TF|Pipjm4{yRL$UtpzQ+8k)8W+IBTGZWXldYG~dnXy4V)z*W$~tD%Xjpp92U
zBUeEyuZCu>f_7dF4P6B-y&9Uj3fg)#G<FrV_G)PEDroQ3(BM_j;;W&_tDwzSL!(zg
ztFMM;uYz`84GmufEx#I?z6#oYH8g$|wEk*n{wiqy)$jmR@B*sg38>%=RKp`s!7HeS
zXP|<2Py-J^1uvlno`MSALJd3y6}*NTcn&If4>j;0RPZ8d;7O?9P1L}nP{FIHfoGwD
zcTocmLj^CR2A+lr-bM{P4i&tP8h9Qmcpo+JKveKTYT${e;EmM4BT>OCsexyrf_G8_
z4@Ctpr3Rjg3f@W$JQfwamKu02DtIq7@L-hiVrt;YDB;c2z@t&ZtEq)&ql9-;3lB#L
zFQ*osjuPHZEj%72yq;QkK1z5$weWzH@PcaL2`S+X)xslE!YitUXQYI8R0|JD2`{M@
zo{|#YQY}0tCA_9ucuq=qPqpx%l<=Zz;YlgsP1VAqQo^gMg=eLNcU21yO9?Nl7M_+8
z-c~I<E+xFKT6kVccwe>fz?AU9YT=0~;f+0mN2Y{V_6(kx65iP}cxXy^Y0u!PDdDX>
zgU6<X*Y*san-bpJGk9=HcyZ6*$tmH@J%dN5gje?ro}Cij-7|Q2N_ctC;OQyh?LC9X
zr-aw{44$77-rqBLfJ%6Q&)^9v;SD~6N2r8X_za$*65io6c!)}PiO=9ED&Z|YgU6_V
z*Z2&cqXORJGkA~+c#(DRBo*)`>)=r;;8oVavsA#ltb>QCfR|YZPg4PJvko4o0$yhw
zJWmC@&pLRZ3V5M)@I)2xM(f~_D&UpY!829BJFSC<s(_bT2TxT2Z?z5{s{&qY9XwYB
zyw^H-unKswb?{^r@Mi1a(JJ88)}bI)z`L!3hpT{>TL({90dKbs9<KskZ#_I;1-##S
zc)$vH!S(Qj74U}Z;Snp~71zTvR=_*1hli|yms}4|Spjdk9v-s-UUNM>X9c|HdU((Z
zc+vInq!sX{>)}x=;8oYdvsS>nu7`)MfR|klPg?<RyB;350$z7LJZ}ZO?|OLP3V7l5
z@Wd7H#_QpcE8vya!!uXFJFka_u7H=`08d>3Z@mE?y8>Q&13Y&Hy!Qrp@CtbG4e;dU
z@a7xf(aYi0H^8%(!@F;QhcAbh-vCcv4sX8!9={x3e*-*!IlTV{WB}yI0yH2KAV)T!
z0T}@~vH}gr49JlkXh4QQjx0d~G6iyE3mT9ykRxl*fXsm$*@FgT5ah@rG$4~8M>e4W
z83j4A3XRAt$dO%WM210*EJGtQ4RT}~8j*33BkRzJ%!3@+hel)|<j6uaA`>A;Hlh(3
z2|2P7jmS*Mk)3EnhC+@kMI$m5a%3wSk+F~?Yte|zg&f(7Mr1JL$YL}ilOaboqY)Vm
zIkFm!$ZW`w-DpIHLyjy*BQhOwWIGy>@sK0y(TL249NCXXWI*J|f;>kiM2>98b7Vy1
z$cj8iW<-wc$a7>!<j9gdN2WxMY{_$EOytO#JV)k4j_k>EWKiVDqC7_?MUHIBb7WNH
z$f`U?W<`$d%5!8`<jAr-N2W!NY|C?GT;#~QJV)k5j_k{GWME{-!aPSNMuu$6b7W*>
z$jUrNW=4kW%yVRDWXRGyN2W%GY|V3IY-GsVG$C^%L-wW#85|k1I8Dgp$dJuxLPkf1
ztWFa$J2GT<nvmg<A<NT*OpgrNo+e~`WXSq7A@d_c_NNIMAQ`eiO~?evkPT`=Mo5ON
zP!lpkGGvFEkRg&GOVor+kqp_QCS;6c$Qm^vb0kCds0kS)8L~)C$Rx>-O=?0$NrtRa
z6EaIOWS5$dVUi)s)Qn7%4B4h;WSnHkIyEEnBt!P885t-UvQW*)M9GkiYDPv%hOAUG
zGE*{Sr<#$Wk|9ggj7*gb*{Wt_tYpYqH6wE+L-wi}87vvHSk1^}$&k%zMn+49tX4BJ
zTQX#~nvvm>A<NZ_OqUGVu4ZJsWXO6oBl9Ig_Ny5gFd4F7&B%nwkPT}=MofmRSPL>^
zGGxbEkRg*HOV)x+nGD&o7G%t1$eOhvb0$OftOXe~8M0_C$fU`TO>03$O@^#m3o>gm
zWY=1dVUr=t)`Co%4B568WZY!Py0swlCPntG1sOOgvT!ZP#7U8jYe7a%imY4<GILU7
z=UR}VlOjvkf=rzh*}4{F?4-!rwIFjRMfUCmGI&yC@m?U4Cq*{z1u}Y4Wc6MkvnNG%
z?*%e^Qe^pFAk!yBw(kWpeo|!pULf-)MfUFnGJsNK0bd{!C`C5#1u}wCWCdR!GblxN
z@C7o2Qe+8VAX6wsw(tcqhEik=Um$ZRMfUIoGKf-S5nmvaC`C5$1u}|KWEEc^vnWM&
z@dYxBQe+uhk!h47+t`YXqZC=kR%9Nf$Ue3r11UuovK5&~DYB8R$Vf_&m25?3Qi|+k
zD>9T)WGP#bsgxpH*@}#%6j{qwWG<!1UbZ5GDMc2u6`4#avYD;OXiAaQY(-{MitJ|V
zwHroKWI0=r>69Yd*@}#(6j{$!WIm<Hezqb5Dn%Bw6`4>evY~Crh)R(aZ9`^MitK0`
zGNe*uN!ySql_Fc(hK#8cS<^OTPNm46wjqNmMHaOUnN%sVscp!pN|9A<LuOTq>}ne_
ztWsoI+mLCMBHP-AjH?t`*EVEcrO3XvAp<K#7PbwUSShlxZOF(<k(F&jW>$*qY#TDP
zQe<h{kg1g-Tib?=trS_?m&n{ok-dG146YPe+?UAYN|4QciHxoUS>2b&>`IW`eTfXO
z1X<pf$n;8(?R|-iuLN1&m&p7|ko|p$46p=Q;Frh*OOOqIiHxuWS>cz+3`>w5eu)gR
z1X<#j$P`PEEq;lNu>@J;m&hDTkUf5h46+1S<d?`KOOQ=|iHx!YS>>0=EK87GZbyb$
zf-G}8GR+cXo7<6bmLTigj?A+J+2?j-pe4vcw<8lRK{mQQ^^vgzS?P9UrX|Quw<AL>
zL6*85nQ95L)$PbwOOUm0N9J0B>~%Xb*b-#1+mXqZAe-HejJ5<>?RI3gCCF~KBf~90
zmb)F9ZV9s8?Z|jbko9gy=39d7cRMoR5@f+&Arme^HvAPb;u2)VUm-ItL3aEVGUO6u
z$zLH;E<v{Z6*A@$WX)e8b1p&l{1r0j5@gX|A(JjaHvJVc>JnttUm>$DL3aHWGVBs$
z*<T^kE<v{a6*BG;WZhpO^DaU5{S`9s5@g|DArmh_HvSbd@)Bg_Um-IuL3aKXGV~H;
z>0cpJFG04x0~vb>vi2Rw+)I$X??47$f-HUqGWil@^E;5ymmsU(fy}-H+5HY=_$A2l
zcOcU*LAJjG8Gi|~{vF8tOOXBV00STa3(x^3Kms<P1B`$KtUw2t0SVZF4lo1~uml}o
z3M60)I=~o6z#4RbIgq%2F7E(?AOVZe0VY8LHlYKIf&{EWCzu5Z*o96o3=*&monRUy
zU>iEYI7q-cbb@)1fPLr$10ewm(FrC(0yd%(jD!TNL?@UD3D}8FFccE76rEryBw#B#
z!B|MZT6BWBkbu4D1cM;~i_r-tLjar62}VNztI-K&Ljb$c35G)e%h3s@Ljc>+3C2SJ
z>(K?~Lje2H1qMU_3(^H9L;xGo1x7>wE7ApKL;yR|1%^ZbOVS0VL;zdT1;#`GYtjYg
zL;!oz1qMX`i_!%qMF5-91x7^xtI`E#MF6|f1%^cc%hCm=MF88<1;#}H>(T}0MF9KK
z1qMa{3)2NAMgSYr1x7{yE7JvLMgTk04TeSlOVbUeMgUvW4aP<QYts$pMgV)$4F*R5
zi_;AzM*y4C4Ms-*tJ4i;M*zFi4TeVm%hL^}M*!Q?z0THK0PE8Y=0^bg(+vhl01MO&
zCP)Aq)D1>R04vlDW=H@#)D4D6087*jrbqx=)D6Z+0Bh6@=12g0)C~qn0E^TECP@IB
z)B{FI0ISpkW=R0M)B}b|0L#<^rbz(X)C0yz0PEBP=1Bni)B^@e01MRvCQ1Ms)dNOK
z04vo4W=a4%)dPk~087;arb+-?)dR*#0Bh9)=1Ks2)dL1g0E^WFCQAUD)dNOL0ISsl
zW=jCO)dPl00L#@2rb__Z)eFW;0PEEY=1Tzk)e8np01MU&CQJYu)(b{V04vrDW=sG(
z)(eJA087>jrc3}^)(gf=0BhC@=1c&4)(Zwr0E^ZOCQSgF)(b{W0ISvuW=#OQ)(eJB
z0L#`3rcD6b)(gf>0PEHZ=1l<m)(Zws01MX(CQbkw*9S&U04vuAW=;S**9V49087^g
zrcMA`*9XQ<0BhF==1u^6*9Qhq0E^cLCQksH*9S&V0ISyrW={aS*9V4A0L#}0rcVId
z*9XQ=0PEKW=1&0o*9Qhr01Ma$CQtwy*at>X04vxBW>5e-*awDC087{hrceM|*bl}~
z0BhI}=1>58*bfF#0E^fUCQ$&J*bhcg0IS#!W>EmU*bjzL0L$19rcnUf*bl~00PENf
z=1~Cq*bfF$01Md<CQ<+!*$+li04v!KW>Nq<*$;+N087~qrcwY~*$>820BhL~=28HA
z*$)O&0E^iVCQ|^L*$+lj0IN9wW>WyWIRJ)J0LwW5rc(ghIRM5}0P8sb=2HOsIRFM!
z01G+*CR6|$Isisg04q8GW>f$>Isk@L082Umrc?l1IsnF00Bbq`=2QTCIsgV$0E;>R
zCRG5NIsish0INCxW>o;YIsk@M0LwZ6rd0sjIsnF10P8vk=2ZauItT_<01G<^CRP9&
zI|xQr04qBPW>x?@I|znW082Xvrd9x3I|#;B0Bbu4=2ifEI|v3>0E;^aCRYHPI|xQs
z0INF)W>)~aI|znX0LwcFrdI&lI|#;C0P8yl=2rmwI|v3?01G?_CRhL)JP1Zu04qEM
zW>^3_JOqYV082asrdR-5JOsvA0Bbx1=2!rGJOl<=0E;{XCRqTRJOoBr0INI%W?2Bc
zJOqYW0LwfCrda^nJOsvB0P8#i<{5~&;}95V0W9<om}miP^bi<n0j%^8m}vp*^bi<o
z0W9?pm}&uR^$-|q0j%}VV7Z+D_Iel$wg47;7)-VRHhUP1wg6Up7|gZ+c6%5Mw*Z!V
z7)-YSwtE<ix1bQ041@V5>OTB#(*Xf2_%N7o0c`j%7;yot_%N7p0qpoN7;*tD`7oGr
z0c`m&7;^!v`7oGs0qprO7<2(F`Y@Pu0c`qk^VV+!u<FBL)&;QZBVgDCu<RpX+6A!f
zBVgPGu<j#Z-UYDlBVgbKu<#>b;svnrBVgnOu<|2d<^{0xBVgzSu=FEf>IJa%BVg<W
zu=XQh?gg;-BVh0au=pcj@&&N@BVhCeu=*ol_64x}BVhOie9$9c`UU*LBVhamu>K=p
z{(=7g|Nls01ikI}d*y9{mD2$KdBOEu5C453XiPi*JVBG!#6Mq1T2RfuPsr-d<KHjL
z-*B5hkFeD841Ydh_3<D1^9q}zKIP9Z?D}sSe;?t{YXSWIgwrpi{C$PLRzKwLFWfiS
z&d)>0|0S89k5J=3!p}=+{pSQfKVe{U5<gFgs=Ah+uf*(wrTn}lPSQ?({u1Bs7xVj&
zL^&7n`;jF65y9_ElAf@I-=AboUJk!c$>IgN{C*`XyTbT=OTPSa3cr8Jcjj~WJV^Ha
zI*ZST<hRfyJ};6>cRcv~NN#6z@p+OweRhV=m!$l|>3rTKO|mvVf0FL+m+^U&%0}1n
z`IH)-i{<kwwT;`z=U3|S^eUfcY3Q6{KHt)~)*3$V($v*?eEy{~^-lABkS^T2jPHl^
zLoWxuFVeM_&-49}ZXM^x_er`te>>kV>5+LweBY$!Ua9#0Nw2T9=KCmpXkg0sQ(Cn5
zCEr(Ro#z?8ztZ+gnS7t6!wF@4zhyc(WBI<zEarU6_h07R@;A=|S-{5+c|OS0%Bwst
zWD~yM#PdTo)iHwSiR_J&cX+<Y-ir+6c_aJu&Zj(oWE&?R<as39QGS%?lkC8vjXbYp
zr@9h(e#!n^TgmfG_OD(B&o^1_4~KZ($*M*_<oPFSIrW6+p{y_BB+o~=;@0atFXbjF
ztvo;F_C*;yPvzckZ0GqZ4{tfl^H!d)d@IjiIc_hW$MRX5YIr`&-!@I=c`aZ5)7Lz|
z<?CF3=6Npv=J$0x-{n7r$MC$DAG`i9&wu%a@vgiN<TsvX@P3d#o|eJ;LS9nk!uvzs
zu<#D=6M08lDDM}Au>3>bHwwL>FL?hbtk%!weWY;H)#Cl62>SLj-d76I;uh~OMbgi?
zyw4QVoPX#2rkH;`llPrsso%f6{}ikLknuiLY>w38{ixV=t&sPn;!ym1ygwDE?>^;y
zs`zVSFYi~yy~ho_Zx#7d_VNBzR2SIrK323&pT+xG(O>o^?`x%MPB8CprD^pY-seik
z`PRJOl|J<$yziBfZyE9aSB`ytn)QHk$~#7^50tZ8f>|#p-+6Zw>j&kE7gt$NDAzA>
zV11$7-kQLAL;3R(ch(=u<1g;B9#LL=*OT>$@@C6;)+@><?>Mu5QI<Zx%6dlGh`$f@
zjk2@ek@b#BGOwBSk4nG#1J*+->)Gd7AF13*e`md<3ZC``>nD|%_k{J7DtS^T>nqi?
zhdHdbR13y0Wc{UDdh0yvG1VH)1=eS(%~zJNUQ_)LT*mrMb?DRx>p9gK_d?cps=p4*
zW4))kZ+(dMpDO?RU91OHHG0vk4^^$}zh}Lu>L2`x^`n;R!z|X5TBgl6Szl^7zEQz?
zQ_H9LIO|WX$Vo1&N43V@O<{eiH6_NC^{UqFv%j%^)q2ORg7vJ{ioJiczSUZ9l*D>h
zYy0|jtbetB>RrfsSnK#Z-K>wbE>s4vUe>xf#gz54*5ljzSx;+~h83{B)@nF*f%Udl
zr*#bLZ*Af0w^@&C>kY=TKG(Kd{1@wWZP&6&*6-Ru$wyhwYis^8V|}lk<n7LSUps4e
zIqQGz`C8%Z2ejW`9?JeedsS^d`vvVylP%dlXz#o>#C}5ipw~L~7uvt?I>CNJ`>J#)
z`w#7Z-z{Q4qMch*$^JyUYRs4HSF~GB-Dm%z-Dh!<{fv&{b079MI>t>C*zf4rr_0#?
z=y+Y7&VEQI+<7AVBb_mu3)wH}q_q#Tf6{qv+CS{4bl$pd!~RO=BUdB#TRNX_{+a!k
z&epbD?8kKWWUOU>rgP+SKKnJD^R_qGzv*0GJBIz7&VRKt+283DC2F(Z(|L9*iT$5W
zyUu9#gE~X+Y-N9_tNm~b`$gSRzIN;%bw_WFXFsXy*V4=WQa3s|mi?ygxZkYUf9hsv
zf5CoKckaSf>`!$U-%+w()%|$11N&FqFW3CbepdI}l0o*jy8FWZVZW<;;yYvZzq%J&
z+Sm{4-WoTZ{ju(o1C!V<>z4LsvwzlYOs`-+t=oC>Blg#N68SFn+j{!1#j*d^vpWAF
z`*A%toj~^IdO>qPV!y7ZxfsX(T`x&@2m5)wthr0r-|Nl$<1zbvz4x`wv;Wsy^_o5P
z0KJW;4X6+3?UZ~$y+H3k`X|&6^iCb_qMo34rK^Mbg5KT4Wz-w=a&|4J{-9S;*GD}<
zuQ_Cx`h;H3x^>hm^kvzbs9)$CIT%pS(6?P|OnpP&<MIyb9r~g2ozy?{<0hF>57AHA
zYe0QOe|p_l)Jyc=^#7FliT(#Go2jShuenh`eMSFk9X0h9{U4^-QGd}tw0kA>82!^#
zNz`Zb|8o10dX4_Q#j~j2=;xi?Lp?{osymJPj{b|NPpS9l_pPy`{$rrH5lTJCz(jV7
z`jCPB*t^t=47@gIs2>@G-SeWJWH3f+6ZIv7wDGS|Z!(y<;UM)VgN1izP>(YBP`-}(
zl)>6~d+JpNTR!umer53E)uYt23=a2vPkqbaY)~8ZE`w|DUZMVFaQ|or^)Q3{>OIuQ
z3~H=TQ!g`UO%J4gX3+n&BlR>x<;_p1uNj*3#ZhlFbnstB{msyOfg$xc!|*+$sLvUW
zdHfaiI>SlQxzz6rUkg1%J<ss1w^FI^8Gg9ub?SYFYyT^w{%5#l@NepYhP!>0)CUcJ
zeeDnGg@$LpzDNDg@Y<iT)DsQwH`-HQG%PTmL%q?kCSF1P(Xe%iKJ`e${@ou_pEOe5
zPNZIGWYW5v`lXSBrHXo{k#}q_^-ZJjMM=~<jmB&rqW)==cG-Y>sL{-d&!~?Yy(Lej
zUTXBA=cm+9jn<|rsizukS=vf{)#%5aLDXA~4qwWp{%Ull_$l>RqrV0`sLvYRw<)1s
zYm^_|K>gOJdS)v1T%#AC7*O9e>if~1datqK!fxun#>P4Gs0SO{wXUZ=Z0w~yNWIuN
z%;i7o$HwuRm(-JuQ>VR6ec5=%(kSZ9#&2$#L;czKgZ+inqm9>GI!t}qc=My%)T@nm
z)rM2QHa^%hNIl#5w4N#TZR4vBtEhJy{~Hua{o6P<L8KmTT$#C>`nYlPn`5Y#8}}@a
zp?+>6`*J<?bQ8lJ*3{QcYz_=jZ#Qv2?MMCHB>3t{>hUJxzssr5n<V9Ip<Zv2RrZ4V
zy~(`#-PH3<-fP=Vec$BMp8x6nCL2a(QvWyEq4cL8V6tB?iT;4eN#oP>3rsGLno0k_
z<hFGh{RESzcAMxgn3Oqc({C_obb3Pn!K8C^Dg6jj!P$rYgsI->8}utoEuHqzzc6)i
zxJW<4G{9~Y{SDI?tIPB|Ovju5O#j0)!{`?M5YxH3Ui3#y7t3?#mzb^?x=R1VbX`|1
z{S?!0UL?_9G2L7Hihhgf(c(h-FQ(@o_tTFty?$#Z{Tb8$F80!|F)civOaI2ScJFig
zIi_t}W9aXg4y?XUzsF4V?zi-R%uHX~K|jdMVPZD@Av5oYMEXT$;VxbDkIcpxmD5i$
zOC1=bzhpL}KAnD(*_%(Q=|7o$aQRpIQD$rQ@25Xyws}J~{VKCvOTy@1nH@~erk`c@
zd&GYFTV{XS9-`l6c4wrR{+C&HO+5WDv+`RN^vBGeA3jOH%&cquN&08zl6htH)6Dhb
z)%4fQtsI`vZ!>op+)n?^JfP@v`f=tl=l9c}GatXTm42Oh#=^Jh-<i*iHKm_tzS!b9
z{XO#)tu6HX%-7wqq5o(8&7S4-1I_m?8K6ICel-3h{X+Be<{RiAn*ZIfg?^&>gUf%?
zUo<b+WK6%&yk^>V`j6(V?h*7O&HK7k^e0CtZVb_{9A&)Cn*QY|yXmv&XO8l8zC(X=
zRLF~T`kkX<FDmJOj!Ir#PCs<iw1gu1qod~Q^w2LI_1@D+`lq8l-SIR1)KMFzIn!Sq
z^}Y3f^jk;mE89W;b<~NU*U*n0b#c~4`m>{M+Mc6dJL*x%0R7uh#XrucpF659qly0R
zsCJ`o==Y8q{BJV-Ukj}-1L+4_m}z|J4_i2NC(<vr@ILhk{bP&pdH3ljTa2*^roU{F
z`sgzKW{Vl0XVHJQcr(P1eze8Xx+?n97OQtXpkHmVDe)owYl|IS_4KnX_8+#Ozin}H
z@*Miz7MF&u(f_u%bv%%MxW$w7tMtb$N`|J>FSn>aqDTMS;#Ep6{d9|=&fn>;TWat5
ziGI7Kx%e~vcT30GGxXyveZI=4KW`b~sYk!wa?FEt`uCP;Z~sO=-*TpoDgAxRH;-+m
z-*5RrqA~q{%hfeUnFp}kv}Pjn0hT*02bmYJ+<)#W^8=PAlQu9<V0o!_4)X<;w?0W=
z-oWySQ3&$~mL<RXGml_d9~sJgf@S-|vCJ!24$Yp!{DPHM+ZW6;SebqHJM#@zjs~^N
zJ6L)D?7;kkRk+uD<{_-&FP>&T!YVah!n}ml^oKK;pRihxd6{_%tM@Bxn6I!}wO~E-
z7FHXYUowAT_5IS<na8l&*HyrLhSiCWQ<&GVx-f8$`3<WZs}q>#uzEOjllcy-qSf)t
zdsx*D++zO2s_o+h=0U9byY4U_Vy#>{mU$6t<K{cek67C+NMN4C+N1m*=1Z(YGNYL{
zu@?V3&-{sXQk)0#DArRi>}Ed2`VCJN^D5Tw?tP#673+`n@|b6_UcWk+`4;PMTDCCn
zV!d}pCG#)VNA7tu4`Y2UWGVA8*4KVH&Ag2DeeF8tXRPy<nJ`adU0E8=e2sN;d^+<s
z*4@VzFn?ns)nCj!j*b4(x0%nevCMmoc^w;<urbW<*!cfo&peM!RCf#WJvND%zccS+
zGx_{H=6`Hv8R;+&Wb@WLhnNqtS$5Z#c_Ew69F8+TWV3mtIrBs|JD)6NzR2c)>ow+$
zY)*dC$NZ7ar6<nJBiY;<9m9N*&EpT_nOCwYz7x*;l1-htCG$)+FXz=W-()jzc0cn@
zw#wl|=AUd$CKNFbWox%1gZU_1kMgU`OWB6F=`lZLE5199c`Dn9=igzz$~LoiCG%Fc
zugAR0{FUwE&n7aDWxL{r0rOe5>m*m0*RtIfm&E**?e5QRE0O22J$%iH`7YbjeG8cP
zvb`FzmH98*yGwR64`!QvbTji|wq=#GnHRHd9A(b@m~BVWY39jnhu3;DUuLI$eiQR%
zc4l?=nLo309QB-eG&}FaCg#)Z!an+sc{RJZLtB_%vrB&J!#tZ^*1!qo+wA7KX)*6+
zw<K*0^KW(^uXv4lIJ@=xCNm#r_swk==H=}6H0CfrXLm$z7V~s=XZ>z5UuXB%BsueT
zcK^Qb!2F$E&Nt@F<Jpy;e8zm9UE}>N%<I{8)af(7XE!{uka<3P9m^k?@3S`#IKaH0
zz2msgng6r*o)y77pncfVJIn{#$9?I+yr6yZ4|ACxw9h*BF7t%;Z(L4ezR>>Ne-+Fd
z+ON#p#{8lEx~gX85$(6N*f5`Hzq{Lxc}4rf!!Ma%v_GTV#XO_^RegQt8|^^_G4E)f
zJ?b6iAMMMm(wT>}Z?Mr}KGOb`&35J`?T4(NF+b^`Wu;=C(!tcchxtked*chtTRM2^
ziOgR*geZ0~kLjQpy25;>!-URb%xgMiG`+$6ro)_ydgeJD-p&bSzSH5O+o{ZZI;_1A
z$o!|n*N4lP2X)x>{Uqi?9S*GB!n~-%$;IC?Kk9HP>ow*{9d5?9F<<KN$a6gNrVd3$
z3z<K4K;V#hREHNO-OQ&t^!~koc~wW*{@u*4IvRYwoq1MAtJjm6Z*_DLA29Fg=x?XX
z{HtSRpCR+GjtRMW%*Q&WotnwKtmBL?4>3RMxZt&u%+or)AM_FPwT_=Ehncr^{IVpG
z`CG^BCsUZmb=<q!l=)o8BgsE7uj_c$x|sQ0$EyuR%=0?lJ-?IrUdQY;`po+}mW_*N
z{@1a=Fo=0z$M*aR=7Svv_a-ne?4+8rfcar3lhLuv6Fb?~<}+XH<bK$hd1I%bd7jK4
zJE<KTnMZaSS3ZaNWTz=VZe?ECY1Wiw%r85=rEADMv(pDR-(bGkY4ystnRj;D=<C7!
zv(tA~dzpuJ`uV$?%tt#N8?%pjX{U1?e#}ohT|2Opd1|M7sSBB}cFO5DWZv4T{P5e%
zUpqCXEN33u=~Y(<^Vv>Adk-<MJz6XFCiB~)O`d(nJojk34aUrOkM{7uc<A87(LwiY
zng1TGe)Aaf;G@UOYM2inJ>{1N%!`kn6*Zgr@zD!&_cKpE`h$12F<(A<wbX-o^U)iA
zSi=1I=<mE|Gmk#{r)&Mpr;k3G7R$W)=(Cjp%&(9B>)i*;vyZ+zpvQds=<Kh0nRg#u
zX1s;@_tEux?lBKPx_$I-%*T%&I3C8lytC48A@lRjM&~rl(>vRQ{Kb5|v+IRQ=IxyW
zLXR?k?;Q1q8T0tgV*_28&v#BcS;D-&^9=W3=J%cF@AqS#-}ya@hs^gof4ohfd4K2i
z(l+M*owqGtMjpWV$HpJY2RI*^KAXIN^Qn8c$qzVR4tqeJ!1?B(_sADGKQcH^-oUwV
z<u39E&ehcx<Pn@(#)p$naPB_UL0-W{Vv<6B!A19@G2|Is%nS0#H@G;4%gH;qc<uZj
z|KJkR5kwxsMNA7KAK^0L_(Sp%E*a7h@)ItzXFMcN;qunmAo3M1%anoSEnHSlzeoPU
zWy5bh<S|^n9sHYohRaXMHsm#2j_ffczu|JGem8jzm#cw)lJ9W2^XYr!JzSpL`jh;J
zONq`N@*pnHCK-?qacSLQPF}>Nx8Mx<5m%W-C3zB8{jB}uOI$5>c91u5b;>Csf8y$6
zkVYQGHEetq`4rdKwQb~8Tqj<(B){UC@gkc%i|d@xR^(e;7iF}QcX3_zRTlXd*VPx3
z$-}sAc=m*RjO%yCmE>hye^Rd^KjV62;ZgE5u4lH-B46YB=cWDRZCr1cFCl;9`b2V%
zJdSIz%SrM%uC<9a<aJzMylF;$$F*nu59E2=BnJ+X?{U+;7Ea#B&Ac#!{EwSMTR(Xq
zH!qbt`5?Ct+fwpEZkj*~@<VRp#}tz%a+{LrM83%FwfSx2jojW`7Ek`j?ftdZ<dNJy
z`FaKUB)9cDr;%53+xGJ{@=I<%9zH^z$?f0?WAaUICr^!#cXGRU=6&){ZvUKpgFKYm
zgEIx>qula-|Bt+sTg7j2<fq&kkA#z_a(ng5De_frgFhT1Z{@DsW=a0a-DsU2c`SG9
z<!i`ixx2izguIr!-?TFFTka9#?vdwmj}HwX-{qd{WKQ18eX8zq@?Y+AI;W5ab6-??
zf_#|!vKy<(i@C4<^*{1s?i)6KPoB*E+eP{0%iQ-)*iPQe{a5$f<j>qs%ReBG=6<>I
z2l8p|H?M?{S95>(?F8~`?gb0;$+Njv#T1cmb8j-5Lf*~2qb830oBPnYqvYW{RG)uN
zKF-59^(lEd4;$+p<mWtGo;@T_=izs1CHXp!h!1}xZ|4yo<wgF^BWc*5Jf279KS#*t
zdCd8IJ9#~iMX^of_dGrrzDS<WW7VG><oi6n`e;9SKacHx*U0~Q?5>|k9?;{^Pl@CM
zJx)zJOJ309lI&~pgC76<kwc!)<H7um<O@CWOnxJ8=uv(>n*5<h!`tEH5k1;X_mfZb
z=)d|Ac|}k8>ler`dKxHSC(r0<aeM{&Mo*`Sz2qG|y_#ytKYE623MUWgsd4QhAL%*n
zhAnwX&&e}>BR}am<JBSZl%Df9Ny%4wF0s2$-qLf$nI7_&o}b5WA&=>~IcEd;OwS#2
z8_8>W{`}%J`AyHGD@)09dY+XoCg17#=jPYRdwSkB`jh;p=cAn~$%A?pTJ9zv>RGkN
zmb|EEleLWesAtEI$>d2rhs?UkmwG9;%gCF08EL;y{?yCrbCEo%*XW)l<Ws$T-WejV
z>J?hiOn%i%oD@Z#)oc9q2J)?5Q+zwfyL!#sGmHGI*8+trd04L{OOnXPdacNROkURO
z^XT8n&w6eCrHMSP*AD4A^0i(+&s#y>*6Ya4yX0@Z&Nwb5kLz`1)e7>tUN;L0$m@DN
z^xsZ?*DL?4L*#kAD$0z=_j)z@=acvKYX7{0{I6Gk&LZ-_-g2jK^1<HvOI{-{>^<sA
zG5KL{N7+g8#NM7s`Q(eegTBioZ|ogi=tch6d#rUPd1UX@nR(=sy|eZnBd_c|xA-af
zW$(8~rI2U#UN+g5e6#ne%_4bc?=Np$Aph*Wt!FiPXzw4re;^<2ePFhXytMa;ZU2y;
z_C9~@F?nk5znXo?S9{+bRZia8`$=pW`D^c@Mc(AGy{o^uPd?kb>5q%#wY@tEUy<MT
z9_(91p4&%hl}^6f$1wb3^4>m{>CNQ7eVmq@AP?^2wc#T9aG&5`49JW7#QbrV{J789
zd;7_g`=pkXkT3ViYMxEr+-GjTFZpwyw^fPc(S4Sg94DXdv&uG;yt>bqE)&VG`)u>t
zK%U*_2Y-F??LPYhOUS$X91m(E|L$`xD49IG&sG06^6@^my^G1q`#f^fCO_{}VE-9;
zdY?-3DDw3_jXF`}?R{PjttEf&)7Pd=9^Y45QAj@DSNCBfd3|5AD{AulzIKQ5$@BZV
zZ8<}}-`9WHBl7;f5z~Fh|NF+pJmNe6---68IUm4x%5V<n1^CV^599m*-}zTcI8VU$
z-5u9CU%+?yyEU9Q;QQIwv7A5PyV1Il^9X#mx8CD?0^i;LG;m&l@4;^qIKRO6w>g!Z
zXW;vX&qdBR@cpajKh8Vwy>r8s^ACI<Z#=<y2)>1>%Qzpwx5{KC=Oy?y=3VCe1mE_Z
zA)Ke++n@fN^A-GLM#Y@B;HUdg#`z0=W?#O^c?^DbY8mG<__@9+;=Bewza#aW-{2QM
z-G}oW{9?6FaK3}z_{(!S@4;{Kf@IEr@S9=uKIcLBy>aCM=R^3t^ZE?Vi}3qU<;eLF
zeye`7<va<$FH=%DU&3$ei}Rc};kRo`3g=Jw{o-lEc@%y}Z`*S|h2NQ3>6};Lce(Q~
z&ad#hv3VNjS@=D$cjtTyznnAfoOj_@8aspYFZ^mB|IK+Ael0W8IUmEX6H*D-f4`yk
zj5t5TU(p@Tc^du(pKjxP4gXOiW@cdj{T<dm;QS4L58*WDarg(Uxykt){t*K*&g<}x
z`)C>Gclb|eH8cbJ?>}XJ3FmwG&nV93ybu3*$z7cP;s4IxV>u7R|3lv!oDbr^YVRU*
zu>byFs$w`l#DDA3D9#h{-&s75^F{pki5EF<#Q(_QV9p=$Kdmg`JQDv)3r}!9iU0Mx
zhd8gq|DN+5&M)zQ`k5i;nfMnKeZl!A{?!4toOj~?{L2c?Kk;ub{+IJm{QJENI3FcI
zx=N4pQUY`yEaLo>0Mk*;oTn0C^ZNIkuM*&VVh-o61bDYk=KPg_kg$cE#}W|p@j=dK
z2}rmqa9&G5a{oHcZwbhZ@Zda`fLY64a=uHzf>WiO_Y&}K-E+==30Q7x$$2mVYbGt?
ze3*c*z9{3on1F5P-{bt4fL%4toF^0Ti$O2v%LE*ae8G7$0jK9lIe#YL(&jMEqY1cv
zdK2f<1pJ#bz<D(RPdc}7eoa7;Sv2R_1XKlSalTDJV@e0--2}W`IKcTg0ljM-I1eXK
z*!4Q+;{<A*xXyVwfkxLNIX@@R^3fB{(+PAeTg&-6fgaD3Id3O0pfi~BcLF1ZLOG8o
zFit*+^LYX%Xn)0dJ%N+;@;SdJaJqqp^Lzqd*T2sBK7osLr*qy<;8K+y=l=wLEEI4a
zP~h6$%bX7sxUuyd=LH3BuertfL4iN!HF2I$;Ql)voG%o3?EEUu8wx!0O9ST*1zz6#
zCg%|a{`0{A=Mx3qoBk{36$L)k%;)@~z#^w`&NB+ElG<~=QD8&0CFdOlw*BqS`A300
zyT@}LQsBr3t2iGiNHyUW=OqOhI@of4QqZVZ8#qrX$o{sB^Ob_!zW<i<mV*3V58(Wz
zpfH~*&SMHvckkzXrl7HZzt4G1K`HAeaeh-!=J;67a|)WJqv3p~p!pAyIqxZG@y53-
z!Ttw*nD9O4K?Qv}{E+jZg4SI!;k>Azuit%>^P_^kclwv}q=NS3g<69B4?4L14ChS+
zod^!&{HdU`mG?Q1D(K4Qg`7_nbR*c<3haN-z2du^UlsIp&6k{K6;$LjiSw<3DsQ@Q
z-c?Y;>r&3Y3Tho{;ykRN?jK7zA1i1$FrV|Xf))1)IX^2{e^xE$X$70T?B;x}VB0T@
zId3c2#W;lXw}QR*&E`C=;9$>hIG-yx>fBu`u>ZmFQF6}j3Z8I%Jm+}@PmceN^Sy$n
z-Kycdui&|3!Z`mcc;P?WIS(xOz35iX2Mb<)VKV211+VeB#Q9;tUmhIId1Ap^&9`&D
zSn!Sw63!b7-rM~V=Z^&+n%Ba4WWgt%EZ}^y;BygGoL3fnW&bSBFAKh*DCIn};CqW^
za=uyclLuv-cNSdeHH-7lf-5#ua2{H4UF}@XM+<%tQ_Xp4!JRwa;QX}Uf#)@xrxqep
zzs~t;Av)VCId3h*xMC*fuZ387=W`xgh~tVB&Swj8|K}FxwT1X=g>imcNLb1d&T|V<
ze`~_|ZXpRdpK{(?NV0Ji=f8!dr^Rs|T*!>gKXX1@$m_SdI4>^bt$}fz9~bg|z)sGS
z3t2I*ob%;E*6eiPyt$AsZ_niXxsWaG+c}ReWQXl_&Zi66JGO!I>Ou~_tHt?sA;-US
z;yk;MGZ%t6-!9}*K@8{Jh5X&6=KQ;myCz|rhZpk5*NyY>Lh=&zI4>`x^tC3=&kLzp
zdX4k+LY}YR!1;P1FLx$#-d;%0p#jd{3mHE1E9dcrDy}AQK3}Nbts>6r3pIT(m-G8V
ztsj?jo?oa_b_(bFg?eP4<-EU8|EF4<{}&qea0=%EhN|y=!})-r34dSbyui?;KdL!D
zFm%eXPR<hyoxZ1^^94iaZf@ti!O(>(i*3RFhc20aj`IjZKT2I?3-&*BRahA36^5>}
zsp9;?&`l$saGqi4_G&rj8;1Vy&uY#)4Bhv09p@j0{`zqY=OKokobm<dBZi*$yuf*h
zp;v|rIX^M<pX>(CQw;t0U@hk>hCW{UnDZ7x^EJP6{$gmE_FJ6C7+RBK#rce(&wsqY
zd5xhjXQ?^AF|^0wtR2|@(4i`0&UXxx@0-bak72qqwsZbtn2FgL&VvlIeE28lLxwqg
zahmfY!`#BQa(-l(Ph%$MNrnagsN{Ufu&A;7Id3v7w%wWYC&R|=*~WR4VX1L7oKG2+
z(O}1Um0>eC$8mmT*c;x-oM##K)&q?_*#EHi7FuxLW!Q2_A?II)t=hAO^Dx8K1?qA>
zX4s}Xt2r+-Y<pILJ=p)SU5#d(ry2J1@^E{w|6zxvBIj*}o!H{T`I}*9O@}y-Gwjmt
z^PJBa_P1R!=XHkN-glq#JH!67_u@Ryu<X4{INvj@Xw**5`wXl2W*_H&hSe!Ia~^0|
z^QY4|A2h7JRh#od!+K}$;r!6B;YS9XCmODZe1r2v!*vh+$a$mTCc3|K{%E-6(qB1`
zG~7Oa73Y(NyM_mIUTL`Zt_Pf78Xnjg%Xy~Z5otR)-!xov>;dPUh9``abN*>~QpRJ>
zLk*vNbe{v*|M0BdWX?+spPg95`KjUazmMZQ)$q5=H*&se_)^!CoVOaj;+>P6zZ$;!
z^d`<@4PVzjhVxm&HwP4PUTgUFB@;NmHGJ3cU7Y6{{!`80obMWb$m%BNy@nr8-Ou^2
z;io^J&Uvum7tXeDK5Y2asu`RY8-7#o0O!Ys-wV6Rd9vY;XJ6xd+3>ve+c|GGyyTdg
z^Jl}W?%(1(+VJ}4PMl90{z93>d9~pkP764{HoPw?iSum3M<#1?zHNkJ!9LErjnG}G
z;{^6U!gyl}=ix?J?0S>)aU<*wPUXDZ2<MY_oSz%vdHxFL=|=cp@#1{lh|s^5a^7x4
z^tElAzZ((v*Jqr^8!_%mBIol)q@1tfyxxfPlWCma8!`Rhcbw-NF=y9t&i9R2uyF_H
z{YJdAati1FMl4-W%Xz>ND<+TQeBg-HQENCaIAWdC2F?$T*rc4tdBPFfo*Qw#aKw)L
z-*Db=#Ga#7oIf0~f4!9Rh$D{7>gIgnh?Ajza$a%7Io&kQFOIlW@dxJ_M_fDI#QDY%
zx7M_A-f_hJq}!Z-9Pwn-qS0XgBl0TBIUhNq<X1<|OOB{o6vX+-5%u1toTnVo+;o%k
zl_T1Z#f}F1AJH@KYtCPe7_vRgdCZa0+^;#GIZ|t*$a&3?22uZTesiR0vjOKhM_TRn
z<b3Byhp|SS_Z;ccdW-X)BfWOTa~^bLK=d}whmH)bILvv`k<p)h#re^ZarVKSCmosi
z=Sj|&j!e#I<-F<0$t{DNKOLF%MK0%2N6s4c5$97!zHzjQ^Qt4?3ODEc>d1F*n{l3X
z<g(N<&bN+SS-6<<t|QmXy36_3k?X1(IS)H>)4UuPu>X<UYQN;X?8qH+M>sz_a(7w0
z3)uh2Uow+8Upw;fLtD<<jyw_j2j_1`o<48NdEAi~oFh4(JMzzOT{*8i^7>#Q=XXcm
zc{7dkydxhx+RFLfkxzrZ<-G66{GBs6|2wjztI-AQe`Hlg4CjMK)}6`Vyzt0ooj}eH
zk9_%h4(EwSc3leReDTNuow=Mh9wp37;r#I^#qlA|BahPQUds987y@>T^U9;lHy-5t
z@+j-ab6mmxM>!f-aK3qzYq|sHokw|n=gj%%QT~q`IS)N5RQr9-M~{k%yTW<tQR0eQ
zu3-P85`NppdFoLU%B?wHJt|Fap)1(`sEo)DIe$HB`uup#V~?7><tgX0N6kBL$9e5h
zZxwoTetXory}g|09<|JJy(`%NsFk5lIPX1b^`sKce~<cN(IL)*kJ_--i}T^5w(NMH
z^WvkvJ@O&v$4BkD7{+<>QG0J)<b3(4{f|31Z$9eR!dA|ok2+Ctg!Aa5PS@ISK7G_5
zb;+DpA9bZJiu3EE{;sLxJo~6y70H}$A9b(rJ<hw2dh|Gj^Y5c_ZZ^7s{f{cVpyqu1
zsIp&EIWIq|`g?26&yT8KbAa>oqna1ia=w1l%hXEF+mGrB-sukZKdOI}g7f&JhPwke
zpFdibXU2K`(ORd^aejZa{w8hC^N%)}YsLBg(H0>!ocAAXtD4XG|Iv<x``p3)N4x&|
zE%yUNdo5LSUqG~f)PC*{hz^ll<vxMvh`ZakUm#k&$<iI{e{}qW8Qeb*Jx-PG4)#Af
z>6VQ938E*hTEu+?(V4+taeqPd^u`(7XAnJm&ok~fh@O|^%zX#Z3;V3N{~&tt;s5PJ
zh+dlN%KZq@A9clWUqbXJdsN(?5dB%q1`n|R(d)|ow_hQ8<0nVBZy|c?s08j`i2nBU
z58THPy({r&?q`VJQ<}wn4bi{6dx!fQq7Mx<aGyi;v9JH)euwB&775(<5Pf$4TJC>{
zzUaP$`yitKJZZrF5YgBD-r&B7=v%)p<o<~0dp-`_ClUSd=qB!$h|YFA%zYEl`9Cb>
z{)y-k-ItzV|D!9`IC4KlbWN*-`zoRvW`588717Oi^SRF=`lbJU?zf2U+_jkdE~0z;
z|Ka|N=%Lqcb00>G<gb<7j}fD^D&xM47@ZGaa(_mQ!J~8Brx9c7;==tJF%~Pwa^FUb
z&4W?gzY*hTwS)UOVqD(5$^9HL9%uJ)Uq_5jzX$hs#0199^#c1J6S_W;`#oYJ@04)g
zM~p^c!~GvI@$ov`2NILG>InCP#7z97jr&4kQk&|yKO`pIek1pZ#AKxvalc5+%r$vl
zVE<$0{I-hwM`GsXXLBD(%)+5;?k9;^?7W8iN@CtmEa3i<m=6~gbDv4f%C9zZze&uh
zgEicD60`QN2JSzJS)aFy`%q#wK5yrKl$b4p-Q1TF^R51`+@BJ&(`JPGRAP2}$hco6
z=I6jO+_w^QAX3X4?0?L!8g1@li8&s7p8Hv1PQ|IXuO;TJDCho`m<v%SxX&f#N^l?d
zyTn}cddYn+F*h8xbN@@s9phr|gNeB>xzGJDF%R3`@B#ZD^R(n3_s7KK-TIpQWMYa=
z*l@p0Oxd<6+&2?b^?sla*#DSkX_vT<CZ^Hn8TZq~w5Tp~UrkI~RS@^r#B^Lt=RTX5
zp3OGgZxb^xbCVC)|CkZ4pMAjotED|z+=ru9-nhv9IBK0ue{o-q+8}Kq_vffhOfGSs
zj@mr;6!+_>t-c%2eLHHq)Q#M~qju6-%zZp+m+Rf!&!hJE$eH_k)IRRrzF_~={zZ#@
z!Tzg*zuLh4KI-tGvE28gjw(IM{Xc5W7r%2KkUHKyi~E7pWA7j4z9994MLW1ZNS&hc
z;65Ssq=U1$Ur3!19nO72>a6VZ+&`qAxgdx8h}5%tzUO`-^&4Mxb6=7AP16DHFH$es
zcZmCp)bF~raKDlI{gZ{<cclI>U_SRBsaKr+j{A_*p9Z|n{YdIHCv&(jN&SV}Gwx4P
zf4OfL_bI72nKp61l6uQm6@Fm<)!+1d!2L_=?-v~7J|^|9?A6@Qq}~(tiu;<>KOfZM
z{wDPS<u&eeQXgJq!u?L_qxV(Z_oV*KZLc5LfA#O5KjA(o_1Thx+z+L`5NOJMQR>TI
zx^RD#`f5QQ_erU*yN&h-`>(#a%#i!0)OW7!<^C!4eZ?Jru>b0ZNn8EF{;QvC>)^gB
zb<UF>?ypi880_XgD|PY2BJQ_Rm#x3ReOKzrzXG`bN?p@Fp8K%W_0B`wkEMQ|k;Z*l
z>Xt7w+@GaxJN3XH?7#X|K?nD1sk??QbKjP_Z?rY{Z>a|pECay)t4HRY<9;rUbnSEQ
z>(VIpUgiESjn*Gt+~=jyeGtO^UK)e)V($CW7`NGQ|Ch#WsE7N&G?qH=aX*;G#_S93
z3)9%!25^6v#>oj<*U)~Ai_0wT7t^@Alycvg#%pvZ_m63O?T>LEnI^!ZI{@szCfJ}N
z0PMdeOg5MM%QO*PtGLfh6I~a?{bm|X&KKNwrir_@nETH(3BR^+ADU*|7G3T~(@cEt
z2KS|DQYIU5f0|~Je;@a$Y0~vR;eItuX8jKCThmPYdmQ(#X=Z-^9rv+mX1}?d``I+F
zhjnmYn`XX3#r<uXH=q8&eQugXyZgD{O|y7zA@{v$-g8an{x{9ihUwe~r}^;65ck7r
zR?Ls$zBtV%4*J|5r&(3FlKbQ|pKbk=`{guW#F=s5oM!#2vD`nW*>FIQ`{*>AQ{Lu&
zI?a}zIYD6mHQ(%O=Kea(cM1C3XQ$awf0z61G(T)G=e|459+v^`ztjBm&vNd=)BG}h
zV-VPX&4HKx+?S_0ynZqF=V^|P61h)LbNtt1+^?rO8FVBV?7!ysYf;?4r#U-z9{2HS
z&j07c{d}5>sULA)pXTzDS=`^JxtdbSeSVs2_g`?opXQ%2JGk#pbMw!q-2bP!<G()`
z?7!yUg9`2k)I2aA=DtA9!_U6v{y@#+rc>M}sL4*B$Nhqu+$*QJZ%|WUx0(9~HAQO%
zxsOm&QX%1fLQQ$p9_}mDRPOkf`wKPIEgQJcQ1dLVg!>IO^*e5G-=U_lE{gjPHO;}}
zLcsoOUaV>0end^%J!|eu)VwmN;{HTUXL<zpDQdcRI&;6GrZ?{Z_bqA$jL(LE{nrd7
zXK){*W@P;)?q?Jwe@^1QMp5?SIQKV-O8cGM=O}8Wm~g+NsPnNC_dSYw2XAu!qiAry
zi~Ar&qt+|j4=I`&8**QyXdciL3ie;LNPRyP?7wKW=o9Xj6m7mR=e|kN?#FoUpA;Q_
z8{s}m(dk+$_fv|_5B<2WQgkia$NiO}d(AJQVE;wWra<nu6usNhx$jc+eFY68;i%~U
zY9jYxih(cfxF1stZvLG6GR4qm%eg;O3@_>DK20(5i2?U(iqZd^=e|u*eY%1BH%0NM
z-?)!cjQeVY`#HriOKQWw{)=NXrgDF$I4*oT_j!sFESkCBQ=HhX&wZa_a`xZc|0$-P
z7!CvbFHZXW5%+_NQ>OZGU#OVjVa@%aVrI`S?h_TWZXe`+QE~b=G2AyQ&dgfC{i7n*
zTyP($IJ;^d_mhfq4@7WZsrbg6z1&|a&bQgheWv1qe0}aW6&G%?<-SvKQS4>zKNa78
zRm**-;^Kopg@gSUm!#ElU#j?C|7Gq^6_*~e;XYMy*#uqgR~0{O+01>b;_|J#xPMh#
z=@Y<xtm4P_vbdjB{PYby?rRlS^`&xutGH&HJ@>haYaKu3epm7HGYh!yRa~bo=l)l5
z{k<CQgB8D;{2}+liW>^Q<GxsN(@YKb$BLWFR&bxJxMilA`(?$gh2KPg{TIKPyoCE_
z#qIY>xQ|x+PMyR3wBq+?rg2}bxYKbF_t%QMwyC(!R{Wtai2H5D-LE%t->tako)7om
zia&V|a38Mt^VX@{k1OtL(Qsd`xPSaP?#~qu96ZN;y5hlpHTUa^hto2-Z&&>FKp*$-
zibq~~a38ODOswU8Uh(+XUfkC!p2!{I{$BB<^-S*b6;I9n-+o{5_g}7Z->-PO;wtz5
zif3)cb04sHE^|&K*njc-Rw?%di+|h<<o;msLT3~A35%Cp{kdOQygX%u`-a6UYi4l&
zu=wZESneYhuRc1<{lwy5?Wee}Sp3^Gg!_xd>p_X!XDt4cTFd>$;*CW*+;=SAT#Mc-
zX-K@avyc0b#oNbja6htm=ZY!!C5w0OzU2O7@!y<jQDFbYd!-Y(Us=3geV6-|#Rqkd
zxPMvvuVHo+*njb1{U=di|HVhOj?rNM#mD87xW8F^lCR5s&f?PtY25EDW?!@CzGpG#
z)QV`Z|6=am8Qcdg=6&@q_d|>M@BPhv(PF_=k^7^?!l;SdCoLA)RC2$xSkynvebZub
z;Zg3N7E8_+b04)>x@i~pQ;TJ@%eb#vEDt=%{ncWHR1ppKU#xi2$o<x0<=)H~u>WG!
z{3Pzb7OTDf<34P$x;3BsvBjD*3%M^_tbK1i_h*aGe7v|%TYOeOo%^-Lx_u_xw=LGE
zXK??v*r0UaK5nt$;)mSNEjG@d!hPN1bHgj#-z`4Be4P8d#ilvV-0v+m%iOr{TWmgj
zj{CpGmNEZwAGp|3wIBxUzxd*lEo!j;VylUo`@_Z7qs!G`|HZbbNHy4hvF*WnHQ0ag
z<+N$sKQ6wky~us!V*BEsxSw2X@6hGGa`Dv)8TXfquX@*WpSjqvVjK6HiyfW++jlN@
zE{Wm(bFs6oiu=&Tu9^DWk1lpSy2X9zVz)-Z{pn)&Z}+%QUF@;2<bHLr=d*V1TNiuk
z|F?f#?420Hee7cIZ@+UtyV$35g8SOVzJ<Qr-!Asuh~hqXvET9u_q&Vz@3wH?yV(EF
zcijIj4jA3wK6r6p_Db%D7YB}C=Dv7w;MH30j~53cvbj%Q99(sR`{l*KzxB9pUK||k
z=KgtcC~}bo?7uj)Y(DqXi$f<GxUXIus_fwYdU4ofBlp>h!|{i?-(DPke<JtYi^F?Y
zh+zN4;oH6<*ne@jX|V|QUmP(A62bn9BmQ5AVE@ID)afGFe{tmPD<ar`ab*1g5$wM>
z@{@@O_Fo)1t1E*27e{Vw5yAe8Be}aou>aynwTB4yUmR%}BZB=GM>^|8u>a!7fUyYn
zUmO{}9Si#ZfBymd|G)nm>_7keSg`;6=VQVC^WTpJ`_Dfw7VJO&{8+I6{QF|T{`2pT
z1^dsRCl>5Kf4*3-|NMDl!T$5-j|KbB-zOIAKYzbiu>bshW5NFO_m2hp&(9+k>_0!B
zSg`;6ykf!r^Ye=X`_Ioa4(vZa-#D=U{Ji79{`2#X1N+bKBM$68zn?g;|NOq<!2a|5
ziv#=5?=ueUKfm8Nu>btN<G}v&`;P<r&*vcy>_4B6II#bGUgE(1^ZAJb`_Jbo4(val
zuQ;&(eBR=~{`2{Z2m8<GF&^wcpU-%(|9oEK!T$64jR*VB=Q$qiKcDY-u>XAC<H7#(
z`Hu(t&-Wo7>_6X+c(DI`U*f_3^Zkhj`_K0&9_&BguXwQkeBa{1{`38d2m8<WF&^wc
z-_Llk|9oHL!T$68jR*VB_jwH1f4<*i!2a`n9|QKE@BbLE|2z-Ifc@wBFb3>D&x<i&
z|9O6l0sGJMWDMAUo-bp-{`0&U1NNWi&ls@(JdehJ{pa~K2JAo2t1)2zd47!n`_J=i
z4A_63Z)3pz^Sm1a_Mhk97_k354->%t^L$JI`_J<-0qj4|&jhglJWmtA{_}iI0Q=AL
zHUaEE&))>F|2&Tq!2a`mP5}GQ^Ev_SKhN(3u>U;I6TtrSd`|%T&+|S3>_5-{1hD_S
z4-&xs^L|JG`_KC#0qj5Tj|8y)yidl0{pbBM7VJOoo3UX3dH;+B`_KDmEZBeEPh-LU
z^S&Aj_Mi9HSg`-R&&GoN=lwPo>_6|jv0(ps|BVIv&--vJ*ni%SW5NFOz8nkopZDij
zu>ZVI$AbOm{W=!xKkwVIVE=jljs^SA`*<waf8NiDVE=hvCxZRw{hbK*pZ9qp*ni&d
ziD3VE-zS3o=l!1u_Mi1YBG`Y{2Z><+SuZ4l{b&7<2=<@#L?YOK))$Fj|5<M&g8gUx
zkqGvm^++Pvf7U07VE<XKB!c~C{gMdwpY=>4*nieH<G}v2-Wdn>pY_i;u>Y)w#)183
zeKZd2KkKD&VE<V^jRX77dTJclf7Vyy!2Yw|8VB~D_18GC|E$Nxf&FKFHV*7R>$P!U
z|5?9{1N+Z<ZXDQu)_3E;{<Gd22lk)!-#D=UtOv(|{bzkR4(vbc#qnVOSwD^k`_FoE
zJlKEMm*c_yv)&vJ_Mi3Vc(DJhN5_NxXMH*z>_6+(@nHX1zm5m{&w6$|*nify<H7#3
z-W?D2pY`u}u>Y)w$AkT6eLNoQKkMc3VE<V^j|cnDdU`zAf7aLI!Tz(}o&ffr_4fp@
z|E$L+fc<BEJ^}1M>-7m>|5?9J0Q=8+egfEk*7p;@{<Gen0QR5t{{*oA><1=*{bzqL
z0qj5fg$ZE)**{DG`_F!20@#1{7Zbq#v)`Bi_MiR71hD_?M<#&%XMZvQ>_7XJ31I)(
zzf1)C&wgei*njpn6T$wo-<b&ZpZ(87u>b6bCW8HEe>4&7Kl`PLVE@@aO$7VTerh7v
zfA&`s!Tz(~nh5rv{ntdW|Ln&mg8gTIHWBPU`?ZN+|JlDy1pCi^ZX(!!_IDG({<Ghk
z2=<@--$bzg><5#;{<A+!0{hQ?F$wHH`$vScdf87Vf&FKHnFRKq{bmx_fA*hAVE@^V
zCV~BDf0_jLpZ#hQ*njq~Nnrok&nAKWXMdXn_MiQ364-zCze!;K*$*dy{bzri1oof(
zauV2o_RmRR|JhF`gZ*cJoecJ${dO|gfA-(WVE@^VCxiWGf1V8XpZ$6=*njr#$zcE4
z&nJWZXMdjz_MiQJGT49i|H)wgsRty3{ii;V4ECRTK{D8X>IcbS|EVV=gZ-zzkPP;p
zdP6eUf9em(VE?H{B!m5@K9K_UpL#_K*njF5DPaGpXQY7rr@oN__Mdu33fO<@A1Pq}
zsfVP1{ii;X0`{MJNebA1>L)2+|EZ^>fc>Ywk^=UhdP@q}f9fwOVE?Jdq=5aWK9d6W
zpL$IS*njFbDPaGp=cIuBr@oT{_MduBD%gMOKdE5<sRyNk{ii;Z3ih9RQ7YJf>PM+y
z|EVXXg8iqylnVBrdQ&Rcf9g-EVE?H{rGovZK9vggpL$g)*njF*sbK%9XQhJur@oa6
z_MduJD%gMOU#VdKsfVS4{ii;b3ih9RSt{6n>St+S|EZ^?f&HhxmIn5pdRrRUf9h{(
zVE?JdrGfpYK9>gepL$&y*njGGX<+}U=cR%Dr@og4_MduR8rXm8e`#R<sRyQk{ii;d
z2KJwNVH((f>W67y|EVXYf&Hhxm<INrdSe>cf9j8EVE?H{P6GQ+eR2}mf9jQ!!2VOe
zoCNltdgdgs|I{}pf&Hi6ISK4P_0LIQ|EY&g0{c&WbQ0Kq>ZOyw{!>4l1ooeL>LjrL
z)K@2g{iohK3G6@h*GXXismD$N`%is#64-z0wUfa9Q@@=A_Mdw0B(VR~cPE4Wr`|gm
z>_7G2$zcDf2Tun3PkneY*njH9lfnK|Kb{QspL+6Su>aJTCxiW`-aHxXKlSIyVE?H{
zPX_x>eR?w3f9lnf!TwXfo(%S%diG?n|J1i9gZ-!8JsIpj_3z1G|EY&h2K!Had@|U7
z>g7|w{!>4n0`{MJ`V_GL)Yqqg{iohO1?)fd_bFiismD(N`%is-3fO<@^;5w9Q@@`A
z_MdwG6tMr)_osmUr`|sW>_7GYDPaHU2TTF`Pk&$v*nj#3Q^5YyKbQjcpMJs=u>bTI
zrhxsY-!KL2KmCVvu>bTU(!u`IpGXJ$Pro7^>_7dBbg=*QGt$BS)89x3`%k|k9qd2-
zk94sA^h46Y{?i{x2m4RIBpvKO{gZUC|MXMR_tw6mzmg92pMFa^*nj#j>0tlq$E1V(
zr$3Vp_Md)DI@o{uH|b#i>F1<_{inZ^0rsDMPX^e3`ac<9|LF&1fc>XGlmYgieo+S4
zfBHumVE^eSWq|#szmx&?pMFyY*nj#@8DRhEM`eKhr$3be_Md)L2H1c4R~cac>1Snt
z{inZ`0rsDMR|eRB`d=Af|LKQiJU@Jr{#XXsfBI#aVE^f#WrF>upOy*spZ;1V*nj$M
znPC6vzh#2`ryrLI_MiS-CfI-ab(vuQ>EC67{imOo3HG1<UMARo`hA&T|LOl_g8io-
zm<jfu{$M89fBJ=)VE^eKW`g~vpO^{upZ;Pd*nj$snPC6vKW2jcryn^L>_7d<sbK%<
zS55`{Pycc%*nj$&Q^Eez-<%5epMK|5u>bTwr-J>bA37E6KmF0EVE^ftP6hi<|8y$Y
zfBLCY!T!@<ow~1V2mRKmVE^gAP6hi<KXxkEfBLgi!T!^)oeK7!{_Rw-|MYXGg8iqz
zI~D9d{oX9F|MY*e!2Z(@&I0>Se>e;5KmFn?u>bUrv%vn-PtF4SPk%WJ>_7eHEU^Fd
zpR>UJ(~r&q`%iy53+zAr>MXGT^slqP{?pIS0{c&YJL}TWHTvCIVE^fVXMz2vAD#vF
zpZ<6j*nj%vSz!O^pJ##nr=LCz>_7eWX;2I4w`1GH8T#+j!2Z*Zp9c1y{`@qs|Mcsp
zf&Hg{KMm|Z{rqWQ|LN~f1N%?Ee;U|-`v23w{xc6S4eUSj0n@<#GcPa=>_77Z)4={S
zPcRMaKl26C!2UCDFb(WK^9R%ZkE8btuc}<st^<e^r6?8>NJyxG&|BzWK@k<O10nPP
zNg%zKHAQsWyIWDP;8tYYQFL4JnX9jrl>$lVCG;M83+>$F{K$2E-}S!lIeP<HYtHAn
z#~5P&*&|F9`_DdMs@Q+_3e&{?vtO7d_Mbh&G_n8e8>Wf<XYVjg>_7X5X=4A`LrfF<
z&pu+B*njpC)5QL>pO_~0pFPDivH$EVriuM$Z!t~mKl_VmV*lA=OcVRhK4Y5LfA$*F
z#QwA2m?rk0J;yY$|Li-aiT!8qF-`10`;Td2|Jj2~7yHjXWV+aY_9D~8{<9yMF7}^2
z$#k**>`SJL{bz47UF<*mlj&mr*`rJs`_DdQy4ZjAD$~XOvtOAm_Mbh=bg}>JTc(Ts
zXYVpy>_7XL>0<xc!%P?Z&pu|l*njpi)5ZR?pP4T9pFPcVvH$FAri=Y&Z<8SQpZ!gO
z*njpo31a`*=Ol>zXRnhW_MiPug4lodJPBg|+4m%f{b%o!AoidAPlDKg_CN_@|Jes6
zi2Y|Tlpyw>{ZN9~fA&NPV*l9}C5ZiJZ<HYRpZ!sS*njp&31a`*CnbpeXRnkX_MiPy
zg4lodObKHD**DD)`_JBKhS-1hPcy{+vxk}?_Md&!46*<0rDllzXFoMV>_2;|8Djt0
zSIrRn&)#Z=*njp{GsOP0$C@GbpMBO0vH$F~W{CY~zcoYbKYOkjV*lB9%@F&~-fM=~
zfA(K9#Qw7fn<4g}eb@}K|LnzPi2Y|jHbd+`d$L5a|Ln^W#s0H5OBDOh{wz`KKYO%9
zvH$GT62<<rS4$N8&wedY>_2<9M6v(u+Y-h8vv*4r`_KL@QS3i^xJ0r4?Bf!}{<D`$
z6#LJ9E>Y}1d%8ri|Lp4$#s0ImOBDOh{w`7MKYP4HvH$Gz62<<r*Gm-p&wg*F*njqX
zGsXV1@0%(1pS|BqvH$G<W{Ul14>(ioKl{L$V*l9-&J_F4esHGPfA)kk#s0G|oGJF7
zz2Qu;|LhNEiv4GgI8*FD`^1@I|Jf_f6#LJ9ai-XR_KY*d{<CkKDfXYe<4m#t>>p=}
z{bvt3Q|v$c$eCjQ*-Oq6`_F!Ime_yxl(WSCv#*>b_Mg4wEV2LWFK3DUXOB5c>_7X=
zSz`a$Yt9n;&wg{3*njq%v&8<h@0=y}pS|ZSvH$EpXNmo14?0WiKl{*GV*lBT&Jz32
zesq@DfA*xa#Qw7{ohA04z3D8m|Ljj^iT!7fI!o+7`_$QD|Jkd~7W>bBb+*`l_N=qT
z{<CkLE%u+i>uj<A>|bY#{bvt5TkJpk*x6$L*~`ur`_F!Mw%C96w6n$jv#*^k_Mg4&
zY_b3BZ)c1BXOBBu>_7Y5*<%0M>&_PY&wh8d*njrCv&H_i@0~67pS|yFvH$FUXN&!3
z4?J7!Kl|W0V*l9-&k_62et3@9fA++4#Qw7{o+I|3z408e|Ll+Fi2Y}eJV)$5`{X%d
z|Jf_g5&O@6d5+kB_RMp{{<CkMBle%Y^Bl4N?4Rd|{bvt7N9;fQ=s9Bl*-Ot6`_F!Q
zj@W<p)N{oCv#*{b_Mg4=9I^lGujh#UXOBHc>_7YLxnlo^YOg(4>_7YMxnlp>bI%p~
z&%S%E*njrkbH)C%|DG%MpFQ|ovH$GD=ZgJjFFsf7Kl|~yV*lBb&lUU6zI?9OfA;2c
z#s0HDpDXsCJ^Ea+|LoJ}iv4G=K3D8N`}MhE|Jk$875mS=eXiJl_U?1V{<D9dEB2o~
z{9LjB?BnN&{bw&fPwYSY`FUdh+0)Mx`_I09p4fl(_VdL4v%jAw_MbieJhA`m^XG~E
zXRkj`>_7Ycd1C+B^Uo9e&%S@2*njr^^ThtM|DPxJA0A+y*njwdd1C+J1?GwUhaZ?H
z_8*>Lp4fl*f_Y;9;SJ`A{f9r8C-xs6VV>B3_=Ndl|KSzpi~WaRm@oDpo?*V&fB1&^
zV*lYC=8OG@f0!@!A0A@9*njwl`C|X!CFYC$ho6`)_8*>NzSw{Giuq#y;VtHi{fEDp
zFZLfEW4_pb_>B2t|KT;}i~Wb+m@oDpo@2h)fB261V*lYi=8OG@|ClfKA0A}B*njwt
z`C|X!MUuq+!;d71{f8$>68jHdk|g#Y-XuxvKm19O*nfDGB(eYSDM@1g;Z>5v{==^%
ziT#IXNfP@H-;yNuAKoQN>_7ZVlGuNEm?W|P@G(hZ|KVkl#Qww2B#Hfpr%4j~4_}ic
z_8;CRN$fxTO_JDuc$_4$|L{3UV*lZFlEnVQ?<^4e56`ne>_2?Z0<r(_J`2SD!~ZN0
z`wtJaK<qz!&;qgl@Inj3{=*L~5c>~Lv_R}Xe9;22|L{f&#Qwt{EfD(;kF-GSKYY>x
zvH$Q&3&j4zFD(%J56`qf>_2?d0<r(_P7B2T!#^z$`wtJbK<qz!)B>^p@KOuJ{=-i#
z5c>~LwLt7YeAPm+|L|4|#s0%zEfo6?kF`+jKYZ3gvH$Q|3&sA!Z!Hx256`tw>_2?h
zLb3nwUJJ$k!+$Ll`wtJcQ0zZ^*g~=Y@L~(a{=<(g6#EZPwovRpeAz;=|L|rD#s0&e
zEfo6?kG4?kKYZFkvH$RD3&sA!uPqe&56`wx>_2?lLb3nwZVSc!!@n&O`wtJdNbEm+
z+#<36@N$d9{=?5L68jHNw@B<ieBC0k|L}H;#QwwIEfV_=kGDwdKYZRIvH$RTi^TrJ
z?=2Gh56`zq>_2?pBC-GQev8EZ!~ZQ3`wtJeNbEm+;3BdA@PdoP{=*M068jHNxJc|j
zeBmOo|L}&3#Qwt{E)x3>kGM$eKYU`c*nfD%WU>G7i^*dD;Te;~{=+vWi~WapOcwhO
z|ClWHA09GU>_2>Dve<uk$z-wr@RP}6|KTZ<#s0%rCX4-tw@eoM4}X~~_8%TIS?oW2
zX0q6Sc+F(7|L~j1V*lYelg0kScP5Mdhxbet`w#z_EcPEBG+FFFd}y-Re|XVkvH$R+
z$zuQENmIoB!<VLr{f9SA5&I8+nj-ce9yLYmKYVJ6*nfD{6tVyCt0`jt;aO9}{=>JX
zi2a9mO%eMK|C%E9A09SE>_2>Lir9a6*%Yz=@Utmm|KVv<#QwwArilHAw@nfI4}Y5?
z_8%TMMeIL(Zi?7{c-<7S|M0shV*lZJQ^fwm_oj&bhxbhp`w#z{D)zshc;HmA|M0=7
zV*lZVQ^o$n52uR#hbK-I`ww57D)t}VI92RF{Bf$-e|Y3nvH$SNsbc@(l~cw3!!M_b
z{fB2x75fk0oGSJo-Z@q5Km2p5*nfEFRI&f?(Wzqp;iXf>{=-kFiv5SDP8ItPU!5xU
zAKp4u>_7Z<s@Q*c>{PM;@Y$(i|KYV$#s0%@FBba`&%IdeKYaIMvH$Sii^cxKe=ipM
z4-dXr>_2??VzK}5;)})p!;dc(`wvgPSnNN1`C_sE@aBuf{==Uy7W)s6zF6!(eEMRs
z|M2RI#s0&uFBba`&%RjfKYaUQvH$Syi^cxKzb_X14-das>_2?`VzK}5@{7g(!_O}k
z`wvgQSnNN1{bI5I@b-(v{=?rd5&I91zeMameEt%#|M2=t#QwwYFA@6>&%Z?MKYYI)
z>U+ccFA@6>|Gz~4-}nHQ=>H5qz!Lr6#TT$d|8MaJEYbfgd;&}KKO4Wm68-POH?Tzi
zyYUY!(SH_v1WWXv4L`vW{b$8jutfja@fR%7e;0fPOZ49jzrhmycg1(GME~9KA1u+I
z1wMo&`m@20uta}W_!5@r&kldW68%}?Q%KXFEq;YG{aNE%NYkG^{)IICUEpI#)87q#
zhBW<M;cH0K-yQyjH2q!Tb4b(QEq;eI{axdGNYmdv{)aUETfhgArhgmwA=3131z$v(
z{_Wt8NYlS1d=hE;w}oFKP5;*LO{D4H9{!0m{aeIGk*0r}_$ku#Zxvrfn*QzLuSnCs
zWqcNC`nQeWB2E9+@m-|p-#-3}H2p5%!${NbMx1^}()7E6FC$&QJNPrw^}B>mBVE5+
z_%+h?yM}KgUB7$yH`4XHh>s&(znl0u()GKFuOnT*yZAfO^}8IW-|2MyZsYez*Y7&M
zk97U+<Nrw4X8}HtbbU792T9jw1-_7UeRkjvN!MoyK9O{Nw%`{@*JlmBk#v3b;2%lX
zXAwS<bbU7ACrQ_56~2;meRkn5N!Mo?K9h8Pw&6EP*JmBRlXQLd_0nfxx;_i>p=9W@
z5kE?XJ}dF1WazUKe@ccvOYx~>=(82SN`^jb@vUU&vlstLhCYk&v1I7889z&gKCAJy
zWazUSe@liw%kjBn=(8QaONKt{@x5f|vmgIUhQ15%!DQ&W0Y6NJzANy>WazsCe@uqH
zOYq5L=(`2KOoqN|@XciCy9fVFhQ5pN(PZem2|rDSzN_%nWazsKe@%wI%kbG`=(`QS
zO@_Yf@ZDtSyAS_OroIdD;biK&5kF3*zAN$NWa_&Ue@>>pOY!Ms>bn)cPNu$V@$F>l
zyBGgXroM~u@nq_|89z^^zN_)|Wa_&ce@~{q%klYS>bo7kPo}=>@%?1#yC45grk(}x
z0cGmh06$Qso)z!~W$M`he^92LCGZJl>e&LnP^O+W@C{|^*#rMjrk+Lc5oPMx1V2%x
zo>lM_W$M`le^I8MW$+ng>e&XrQKp`C@Ev99*$4kork;iHA!X^=2tQJmo|W(=W$D=o
ze^Qp7rSK_b>DdauQkI^z@GWKO*$e+tmY&7%F=gr53_nwrp4IR*W$D=se^Zv8<?uOW
z>DjJ_p7FButcUL@OV57zpR)8Uhz}}D&xZJ+vh=KoFDgsVj`*Xp^el-_Dof9n_@%P+
ztch<bOV6J8r?T`cijOKw&!*k=jGCoqReV)hdUnNMm8EA{d{$X{w#9FirDt7yS6O=Y
z#ebEhXJLF;S$a0ckCm-wWqeuLdUnR2m91xKd|KIhw#KiOt!Hg~TiJT{#=n)VXK{R7
z*?Km|&y}rbb$ngfdUnU(m91xad|uglw#V<4t!I6FU)g&0$N!bBcL980*?Kp?50<TW
z1$<%IdUwDdmaTUQd}7&px4<u!t#=K4W7&H5z(1C)cM*JK*?Kp@PnNBB6?|pcdUwHJ
zmaTUgd}i5tx500gt#=)KXW4r9!GD&mcOiUe*?Kp^kCv@>C46bwdUxukcc>h_OW{+?
z(YqCXwH&=`;akhmyBGeo9KDO-W6ROI8Gg1Ly{qAC%h9_V{<a*w%i(j&(Yqafw;a9e
z;d{%`yC43y9K8#6)jMI1-VO1?<>*}zUtEsf9r4HI=v@+@T#nu?@yq4tT@&A2j@~`-
z&*kV{6dzrV-c9k-<>*}%UtNygUGdlD=v@|{U5?&u@!RF-T^HY7j^2Io-{t6C7$07a
z-i`6&<>*}*UtW&ho$=@8=v^A0UXI?a@$2R2T^rwCj^4fT@8#-U93Nk<-p%pz<?3A>
zUtg}?-SPM3>Rle6U#{Nm@%!cKT_4|HuHOCe|K;i|03Tqk&Ia%U=IX2fUtq4z4)6!&
z>MQ}DV6M&<@C)YZtO4I(uFf9t59aDD0v}<n&L+C(j3QTO75EBsb#{TjFjr?8_zZJ(
zwt?R;S7#mg4s&((f&Va9XCe3yb9FX?A2C;FCHN9^b#{V3F;{0P_!M(>wt`<VS7$Bw
z7ISs>f`2hrXEFE~b9FX@pD|ZwHTW8Hb#{ZlF;{0f_#E?ewu9d>PiH;&9`khega0v4
zXF>QN^K>?ZA2Ls8Mff7~basS4GEZko_$2dmwuE0YPiIZ|Ci8Umgnu$mXHobl^K>?a
zpE6HpRro6NbasWmGEZk&_$>2uwiTl@t~{M};k(S!*%$uHJe`H%!_3p!7=Fw=ot5Fs
z%+uK!{>(g`rQy@e)7ct+%{-m8;oHp9*&F`NJe|ei<IL099DdF`oz>y%%+uK&{?0s|
z<;CbsFHdKC_&xJ<)`#yiPiKGlKl5}Jhz~SRXM^}b^K@2-FEmeQhxkMDb(V-vG+$?n
z_(k(|)`)L3UuTc_NAq<SiH|g2XOs9z^L18<uQXq0m-tKbb(V?GG+$?%_)YV5)`{;l
zUuU2APxEyaiVrnkXQR<NBhA-YDZbQvot@%O&4>NhnQFeyR`ILm>#P;uYQD~1@vr9V
zEEXSYzRqUxv*zop7GG<=&TjFy=IbmMpKHF(cJaIB>#P^wYrf8Y@xSKlEVz@-g!6Sa
zj2|{%XT|tp^L2KNKQ>=y$@paRb+(LOHeYAW_-6BU_KbfvUuV(yX!CV8jh{AOXVv&>
z^L2KOzcycI+4yV=bheG(wm@gy_-+ey_Kp9xKxg6ja0_%cjvu!`XXW^E3v_mlKes?<
z>G*UDbheIPw?Jp@_;w3)_KttIKxgszcnfqkkDs?dXZ84c3v_mmzqdeV`S^SbbheM*
zw?Jq8_<jp?_8+A?fCAkG-~%qu-9VJ?2nuvpfG@Z}cL(@`3v`!&Pq;vL3;2Z#bk~4y
zxIlLg_=gL07lDtsKz9@Pi3@aBfv>ngcNh4J3v`!(&$vK$8~BY2bk~9JxIlLw_>T*8
z7ZRyEkpkU~;72adT?xMA0^Ob9PcG113O?lm-K|9Gj-^0%Es?r&DbU>u{^dg5#o%Ku
z)ZGkz=0e@o;A<|_-AzZ`;S}mF2cL7H?so7y7wWDD-*chve(*mR>MjT$bfNBs@Ix2s
zt_WXrq3(|GM;GcY37>SK?w0UN7wWDF-*lnwp72i>>MjZ&b)oL2@KYD+t_ojuq3*8m
zR~PCo3!inN?zZq-7wWDH-*utxzVKfc>Mjf)cA@UZI_Qq9P<LhcvI}*0hCjPdcWL;v
z3w5`KU%OCuZTPkeb@zsUyHIy=__zyoH;13QP<M6sx(ju8*Fkr9g}Teb=Uu3~J^bE<
zy6fwpJHJBR{o(&E)LkGx@Iu`U;s-C(T_L{kLfswW4=>bRB0lj#-7R*|9b=L18u5)6
z>FyE#c#-ZR@sStlZW2Fvk?tz-l^5ym5`TG-?lL2Er&*-CP5kCXy6ePuUZlHE{O3iw
z3&n?Cq`Oi4=ta6K#g|^ByHot>MY>DHr(UGHRs8Bjx@*O^UZlHM{Od)!i^a!Yq`O)C
z>_xh(#n)b>yIcJ2MY_wy=U$|{-3Z<B7U`}R-+Phne(}E-=`I)_e39;k@xvGCt{7i@
zk?xN1#~0}?8J~QS?w0Y(7wN7U-+Ynop7GBY=`I={eUa{_@zWRSt{Pu`k?yYX*B9w7
z8=rlV?zZvU7wN7W-+htpzVY7|=`K86cj8658^@1dq`Pu_`9-=r$Dd!MyL5c|MY>zZ
zuV19Qc6|Fqx_fW0JNP2q#kbd;e6jB4@$(n!t{z{1vF`5i_ZRCfAD@4*?)LHf7wfJc
z-+!_0{_+18YYWg`n}A|%1Ly-3Yb!u6pjg`h`T@n-63`PU*0zAYK(V$4^ahHxJ)l2O
ztSv%&Z4!#LO`uOutgQmQf?{nK=ob`g%RtYdSlb5r2F2Ps&^svB_JRIEv9=KO5Q?>p
zppQ_jt;F5hOcZN7K|i5bTZ+52sVLUAg1$nrwifgjinYC<zfi0#20eyiZ8PXI6l<$N
zuc27m4f+km+H%lyDAu-vzC*FL9`qiHwf&&~P^>KoJ&0m$L+C>kYb!!8qFCDz`Vqz2
zlF*YV*0zMcM6tFe^d^e6J)u8QtSt&Xiehb3=u;GHt3t1$Slbo)6~)@J(6cDkwuQb$
zv9>PsE{e5%p?^`LEet)35^ZDXW0YtsLocI5+Zp;9CEC)^(<srlhQ3CLwl?%OO0>P9
zzfqzs4n2+%ZFA^zlxV9%ucJiU9r_(5+Vb3~O;3roJ@h?FwDqC)QKIb+{f`oDf#`vh
zXd6Tyq(oaGdLbp+4&A8@QHi!h^h8RuEut?{qOB3VkrHi>=#S_idjma^5^a;{lay$y
zM6aYo+a>xXCE7C4Gbz!wiM~mRwodd;O0<2Ve^R0?6g`v@ZKLR;lxQnOFQr7=Df%fT
z+EUR|DbcoyzDkL<R`ga%w7t4R8>|v-vFNdsXq!c!r9@jTdMzc|ZqaWk(UyyzONq8!
z^j%7{^`iGuqU{&`mlAEk=)sg|8%7_dL|ZX>F(ulL(T^$7mW-ZEiMD0*WlFR)qc>Bc
z?O8i*&`PvLqeoMsZ5n-=5^dG!)s$$vM!%*+TQ+(&CEB*pw<*!qjowYEwr})rO0|Wf
zhf}I;9DSTpZROf&GgqqZ9Q~Y9ZRzOglxkZ?U#C=CJ9;~%+TPLMDb*H_9#5&ZdGvWo
zwbi57Q>yJA{hm^7`EJ*yuT<MU`aY%F`qBF-)%K76PpP(m^ngmW4WtiLs;wZspi*rI
z=?9f+OGr<sRNF%OLZ#Xo(i<w(_K^NiskVsph)T6hq)$|;ts=dmQf(LM7nLsQew?0B
zskV*ujY_q3q<2)R?IZo8Qf(pWA(d(yNgt_HTS<CJrP@x?Pb$@xlAcnjww3giO0~75
zw^XX_CH<vRZ87OFm1>(wpQ%(^O?pkG+HTTsD%F;go>Qr|o%Eebwe_U;RI2SK{ijlG
zLFqx2Y8y%)s#IH1dQqj?j?#}R)t0oaHl?N7mbTT#v{YMDdQ+v^p3<Kx)fSZ=RjIbA
z^r=d<Ri#%|s_iQMs#0xP=~<O(+e+W6R9jbiSEbs%(!VOz7M31XskX87u}Za-rI%Hz
z?QC0ZXiK%FZL3XfskXKBwMw<MrMFe8?JfPSQf+bRaXGZjrO)NiR+nCvL)%^YT@Gz|
z>3KP{?WOPK(AJmUmqXiM`d<!hf$4!cv<;>Y=FnESjW)v$ZHL=vL+sF&n4XwJ+hY1+
z4sDI;jXAVEra$J;7MUKIL)+vw+9*4;Rc@orvP0Wt`ehDnndzB1v~6y!jk7~rXL@H2
zZJ+6%IkbhQhvv{Wnm(FCTWNY}4sECDr#ZBxZmmtVL)&WlY7T9!TWfRe(Ds`CnnPP`
zdTb7Dv+1)rwAH59=FoPVew#yE?$+9LJGAX?t&O)sTW@-A4sE~bzd5u8rw8ZIHk>}3
zLtAlraSm<A>Bl*=C8sCn(6*euoI_i4dUFnK&*{%Ov_+>!=g>BtKAl5bb$WFUZP#0A
z!|u?Qot~XT+jjbP4sG4(-8r;<r+??r7M>oSL)-XP+Q>V!m2aiZyhGc0`gsm*>FMb?
zw5_MF=g`)k-kw9-d-{70ZSm>xIke5E&*#uqpI)Cs+kN_d4sH4A`8l-hr|;*`)}P*=
zL)(A)e-5z#w~7gHhz+0*=nyMFFVG=&fPSDuECD@1hu8x8f)23;^adSb59kj%#3Ilm
zbcju$Pv{V<K(Ejtc7cAOLo5S5Lx<P~`i2g%4)hKkVjt)qI>bWILv)<<N6<%fh?St1
z=ny+WKhYtUf}Wy7Yz2Kqhgb`Giw?0D^cNjsG3YT`Vl(J7T4FWmHCkdf=r>woIp{fB
zVms(NT4FuuJz8Qv=s#LwLFhqRVngUdT4F`$MOtD<T8bgD#FEgHw8WOQ6k}qEHK8|Y
zi9Mk|X^BOlM`?*op-*XvRcR?^#S*(hztR%RLeJ6?+d|*c66-?m(h~bZ|I!i*(^5=~
zB{qgWrX^N}UZy2>hJL0cmWH0DCANmXrX|*f-liq?hW@4{7Ka|EB{qjXrzKX0UZ*8?
zhkmCemWQ6FCANpYrzO^>g_s{p><|4<ODs?eF+rBtAo`$|SRs0$me`>dVu&oUMD#>0
zu|@PnEwM)QMlG>N^hYhRNc2c8u}SnvEwM`UN-eQV^h+(VO!Q1Gu}$<%EwN7YPA#!d
z^iM6ZQ1nnOu~GC<EwNJcQZ2Dl^iwUdRP<CWu~qa{EwNVgRxPnt^j9shSk1*`Sz@#3
zvsz-c=(Sp6x9GQ8V!7zKT4KBCyINws=)GEEznX~wv&4eYgSEtl(TBCfiqVU;#E#LA
zwZxLqleNT_(U-Nvn$erJ#GcWgwZx*)qqW4Q(WkY<s?n>p#I7|H!)A$Pqi1W0ZKH2%
ziFKoQYl(fMe`|?_qlasWjiZliiIt<5Yl)qspKFPwqo-?$t)s7NiM6{~%$+6nj{dGC
z7Vl;;d6w8b`n;A{J$k*C*gg8amRLS|zLwZN`o5M}KYG8G*gyKemRLY~z?RrR`oNZ0
zL3+WK*g^WimRLf1!j{-V`ofl2LwduO*hBimmRLl3#Fp4Z`oxx4MS8`S*hTuqmRQE7
zVj3;6jr5Hzv5xePEwPXEk1er~O~pi7Vk7AzTVf^YC0k-A=_gxaDd{O&Vk_w@TVgHg
zEn8wQ=`UMiG3hZ|Vl(M8TVgfoHCtjg={H+qIq5lDVms+OTVg%wJzHWw=|5XyLFqwT
zVngXeTVh4&MO$J=ZxTali6x~cZHX<VFKvl6r8jMfJ*7WwiAAMHZHY~#Pi=`+rB`i<
zUA;*Rt0k6|p0y>mmA<tl*0qV4S4-?G{cB4sY!flDme^SO*p^t?CSqnSv9t8EEwQxp
zv@Nl<^tCOqw)D0wvA0dc;96pF>2X_PbLn$iVs)E{*|o&(((ks!@-`9EYl-cp?`?_o
zrT1-#{iXkHi3O$yZix-14{nJSrWbCB9i|^{i6y2dZiy|XFK&r7ZY<{55_?R4+!BjS
zkK7WQOrP8mt4y!l61z;l+!D)7&)gE*OyArR>)cq(vnBSK{<$R<njX3(Hkv-VC03eV
zx+Qj+e!6w>?)HtvR9j-J>8o2}t?8{>Vz241TVk>4v0GxZ>9bp6wdu86Vz=qHTVlEC
zxm#kp>APDE<{f(Pme_Cl@0M6_dhnLm@J3?9EwSSC;w`b`^y4kD<n-h%vE}sTEwSeG
z<}I=3^ye+H=#9jrTVm7c(_3QI>D60e*Xh?=V%h20TVmVk+goDY!^FH>V&B8Wz*}PB
z!^Ff}V&lWa$XjCN!^F&6V&}ue&|6~Z!^G5EV(Y`i*jr-l!^GTMV(-Jm;9Fwx!^GrU
zV)Mhq=v!j-!^G@cV)w(u@LOW}!^HGkV*A6y_*-KC!^HesH*VaJ0w9e4{~K}w@PB?o
zjsX7e-;gta|MxfK5a55_4LJq)pMOJ+0si;hkaK|l{Ws(w;6Kj|ISKgBcSDW>{`20D
zvw;8nH{>wjzt0Uh4fyYOLyiOf``(cAfdBqC<Uruh<A$6F{Q2CFBY{7!8*(P_=Xc|#
z?|<RX^SYc0{P|v&V}U>K>vAse=YL%e2L3*-%gMms&viK(`1`spX9ItK*X3~F@AJBx
z4*dOIm*auI@9T0t@b`aR4ha4|T$dAqe;?Q7h~VGLbvYyW_j6qi3I07@ms5g&U)SZB
z;NRPIIVbq{cfG~p*ZKE&O->5_eO{BJf`6~q<gDP|?=?9r`1gEGP7D5hUz6j4fA81i
zyx`yeH90W&eYm!K{_FgHT$3Y%-<NB0X7KxSO%4rypRUQN!SB~KIX3uxyC&xbzkk={
z;NbW1nw%W`eqNKKgWuO{a(3|hdrb}xexI+&>A~;!RXINReZMN_2fzPU<pAOH;HsP;
zd_G*2BZSY3t8#|$`EgYa5k60@$|=I<%T+l>_`JC)=LnxaSLGn#^XRIaBz!(ym7|2u
ztE+OB@cDIB4ii4luF7e`=i5~|PWZgLD(4BGe^=!|;q&mSoG5%gUXde(&&w-vrttZB
zMGh4{Pp`<S!sqK1Iac_*y&~rdpTAe+VBz!likvKbK3|ceh0p6Na<=gKeMJrzKF_bn
z>B8sx6**q`yuTvn3!nd2<bdJ(;EJ3ud_P=~BZlvbD{{v0{c%MO8NN@h$SK43OM@IU
zeBU(4Im7o)gB&z`A2rBH!}n8z95sAjHON`R_g8})HhiBoe6{0ozTX<;xZ(S*LCzb#
z{~F}L;rp;bP8_};8|290`?5jK9KJsr<j~>!v_VcCzF!;U*x~!OLCzh%e;efB;rqBj
zP9DCW8|3KW`}(q+J$!#(mcxhd^UHGj@cn+dIy}Vp{bf0S`2N2v2N2H#m*oWF`QY-Z
zcI7-TT$VG4=ZDL32=P2|SxzCIFD}b5#Ph~wIfr=uxGV<|&m))RB;xtxvK&P`uUwY1
zi07Bfav1SEb6HL!o^LM8am4e^B{`3H{<$Ov63;`I<V526=#m^sJTG06Gl}P?OL8dj
zJatJ<C7!P?$+5)q)+ITYc>cO12NTa@m*iyP`RtM$O+2q%lCz2Dw@Y$3@jQ1)PA8u4
zF3Iu4^WG&npLqVeBnK4FgO}ul;`#8B98o+kUXnA4=f{h3Nbx**QBEnIFE7e5#q;Jx
zIj4C3yeJ11&!ZRRq~iJXq8wE`uU?e1is#pha#-;^dr?j+o^LP8amDlQMLDl{{=Fy%
z7SF>M<;3Fo_@W$HJTG6AGmGcvi*ji3Jbh74EuOD0%CW`s_C-0jc>ca12N%!d7v$vP
z`TT+$T|BQ}kh6>D_X~1(@jQP)PA{JCFUax5^Zo@nzj*$?u;OBX_kjy?g7JQEL5?uq
z7cR&d#{0tsImCFMxFDw(?-v*37~_58f}CT#e_W7*jQ5cXa+2|WazTzV-d8TjS;qUz
z1v$)kpE)n58Sgje<v8Pg=e(R}y#Jh+1C95g^Kzo`eso@rG~Soa%bCXe(|I}6c%M2i
zryB29=jB-Aee1lOYrKD*mxGP>vGa1W@qTt*jyB%c&db@x``dXr+<2cmFQ*&tcjx7J
z<9+YEoNv7UotFcS_rddW!ts81PL4R<7thHV$NS?sIplbsJSV3d@0aJ~nB#r(oSbvK
zf1Z<rj`z`Xa?<gBdQOfy-dE4bS;zb9IXUcjpFJn19q+g2<hbK~_ne$}y#Jn)1CRIN
zb8_PGetb@jJl>bj$(hId^Eo;6c%MEerylRuXXV)AefzAOd%S<2m4lD>@w0OB@qT_*
zjy~Sk&&t`y`}<ir{CJ-~E2kgt_h(l=JdpSOvvU6N{(n{uK+Xfs$_dE%z*#v0IWIUX
zXCUVXXXOy&JmIXIf}Ag$m1B_ehO=@Ga{h2u4noc&&dN#1`NUZ{3OTPhBWEG!7iZ)!
z<UHfdzIRV@zHvs5L(V(S$a%>5#~C>gIS)A_CnDz~XXHrayyT3WiJYIDkwcO5lrwTF
za=vm#jz!K}&d9mQ`O6tO7&(tQBPS#0GiT&z<h<sLoQ<5{oRPzk^PDqsI&!{qMvh0$
zd(O!D$obD{IUqR?IxQz8=R>FEh~&KJw49NgADxy%lJlg~a!PW(bXtx{&YMolIm!9c
zX*no4k2)<UCFfJ8<*4Mm>U8$An>fEZEr%uNS*PW+<b3P29G9GTotE>G^RLr#U~(RI
zT24&P$4<+U$$8mnIWsvwJ1vJM=V_<p)Z~2alpLF!x1Ex6lk>Mza&U4UcS=r9&gV|a
z(aCw;DLFeizdI#|C+B&m<n-ix@01*$ocEoQ^ON(xQ*wZE9(YPlP|gQW$q~wV;VC&o
zIX^rlhbZTXr{omnd{INXRh&1Tiv0Tu=Z~l4Amu#rl$@lTPo9*cl=I4yCvJO%^UITR
zm~x(ZQchFOH&4oO%6aEWIZrwNJShh%=b<O%MCE++q#UW7m!6a}mGje+*4hTnQ%}mN
z%K7Tag((%Bx1N-9mGjq=a<Fn9ds0qT&Sy``(aL%4NjY0Nzdb33E9bc<<#gqI_oN)J
zocGqt`O5iky&SNd2iMC9%lUA<9I>1i*UK5p`Ek7*vYaQ^%PGtGa=je0oHy6YIm`KT
zy&SZhN7u_q%lUM@9JQQR*UMSU`E|V<ww!0z%W2E`cD)?8oOjm`D=*{xyIu}l&co~F
z#N~XvUXEPO%j@OL<^24F9J-vRpO90R^Ys&Q>~h|ILe5>z-%rTF%X$0>Ie9ssKOsji
z=k+J#?B)FagdDz{=bw<%m-GD-a{O}Me?rb*&i_xy0nB~C2|0neA2=aLF!u!~<P7Hi
z;Dj8)+$WrnQ<(dO6LJi5-*7_CVeTJJ$U)3~#Bn)^xt};LM=|#m$K@>M{^GbC#@uHd
zuiSf-`;Fsr9CP1sT+U<eKaR_R%zemlIgz;^IW9*s_a(>WOy>UNxE#vdryQ44nfsOF
zax8P-a$L@3?q80}!OVTkaXFc}pE)i^Gxs&e<!t8u=C~Zr+~*vZ)0z97<8nN6-*fEJ
zJL%m29Fqf@`=DcTLUTWKOpa*oi;l?|&Hd3aIi$HyIwq$y_e;m*nC8Cen4HtxKOK{U
zn)|3@a#C|Ybxe+G?yHW;S<U^`F*&Tc&pIZjHTPS`<hbU(>zJI^+<zUD1DpG>V{&41
zKXy!xZ0^gB$(hal*-<&PxlcPPr#AO%N9EY&zU`=-+uXk$m4lo6xTA7%b3b=fj&APj
zj>_51{oPSHyt&Ui`tISox!*e~$2a$VN9FwH{_m(9;M@lul@px%!J~47b6<E=&T#Gz
zkIEs=ed19$#kpTRD#tkYjYs7i=l=1i9OT?b9+i`v`^h76lyhHsM9y;VFOSG!&VA+)
zInBA>JR-+A_nk-NJm>!Nh#ctLhaQm=o%_)va-?%#dPL52?oW@%q0W8k5joYlUp*qn
zI`^$d<Xq?e^@tqo+{Ye~lb!q7BXYEJUwcH(cJ6PF$l=a??h!fNx!*k^$2<4EN926x
z{`asP@Z1L<mJ^=);lpyob6<Q|&Uo&R56dCXeez*B<+)!zEXO?e&4=Zj=l=Qdhh?X^
zk3K9XJ@?axpGzLfef42E>$$%^EQdY!*@xw{=YIRJ9QWLJAD+<oKJLE{%Yn~*_+dHm
zxgS3)M?UxEhr_3x<No}x9Qxd+AC^;}`}IR|>~r6KNX~uk-w(;b&wczMIr+JtKO{##
z_w|S5?C1XekR1Np=O2>OpZonoa{P1Oe@M=M?*9*|0l*&MkeUGO0}iPXz+T{xngQ$w
z4yhr)p5Tz00_+P8sWHIb;E<XF><<p9LBJm2keUSS6Ar0Sz+T~yng#3^4ys|mp5dUH
z2J9OSs&T;H;h>ra>>m!QfxsT(pqdEmBMz#Oz+U2@nhESD4yvKRp5maI3hXNms<FV{
z;-H!f>@N<g!N4BlpqdQqGY+cJz+U5^nhoqX4yxh6p5vgJ4(vM)s`0?y<Di-k>^}~w
z0l^;RpqdcuLk_4B!CvHmni1?r4($EtFZLt{Hg_J!zT|)!6YNb6s5!y@<bWC!>`@M=
zNx?qlfEpF-RSu|G!G7g{8W!wX4irCE&c5Y<8W-$c4ybv-{^fug80=vVsENTo=71U*
z>}3w9nZbVMfEpU?X%48V!M^5z8XN3w4yd`o{${@#9PDxStI5GWXTKU9>~;35*};Bi
zzZxFwdG@R6!M<m|8XxR^_N)29{%5}$Anbwms|mtBXuldE?1lEL8Nz;OzZxR!iT0~0
z!oFy~8YAqD_NzI<{%F4%B<zv)kJ{;GpR`|%681{_)huDZv|kMq_DuWRtc+mav|o)A
z_D=iMJYoN|PYo3IQ2W$GVIQ?mjTH7$`_xQfKebN{74}s7)Kp<#wNH%|_E!7UTw#B;
zPYo9KSo_puVV||H<obi`wf3pm!hUO?8ZL#}bL~^pg?-mPHD1_z?NjrG{ntJ<VAzB0
zQxk@L*giF4*o*B`Glu=xJ~d?6lkHPehJ6`xL-uBS)tq5}wpR@r_Go+6q+y@7SB)C>
zYJ1hJVZXLl4IB1sd)2gI-?mqc8}@E{)x2T<wpR@t_HcWP=lsAvZm$|S?B({VnZtf=
zuNpe+>GrCr!@h2>8awRm_NuwV{%)@tJnZrIs>#DXZ?76X?Dh7l*~5NsuNpq=`Sz&k
z!@h5i8b9p)_Ne*8{%?;OK<okcs0qYAaE}^6>;?Cz8N_~Y&zfi6Wly+AO(FJ$d(;?W
zZ@5RzA@+xR)F5JyxJOMQ_KADcC}OX;N6jMki+j{CV$ZloO(XV=d(=2$@3=?JBleGb
z)IeenxkpVT_K|zkNMbL!N6jSmlXYq+v8Sw4Q;B_Lof=E*E$h@=Vt-ku1`~VCIyITt
zXV$6F#9p&b%_jDnb!s@V=d4rHiG63C8c*y!>#T{D>_6+&fMO3?rzRBp&^k4u*o)Sw
z8O46IP7Nvcq;+aau`jJtV~V|LotjhZPwUj6Vvky<CKdbCIyI`;tL|2_iv8+tHLTdP
z?pD)^ed}&DuGqWoR`ZJe>uxo$*u(Bt6N`Q9ZZ)#l%kEY)i~a0wHMH2%?p9NaeeG^F
zw%FV5R&$H}?QS)=*yHY2lZ$=sZZ*2t>+V*wi~a6yHN4pK?pD)_eeZ5HzS#TjR`ZMf
z?`}1~*aPoY6O4WEZZ*Q#3-3}hjQ#K~HN@Bx?^08Yeeo_e#@HM0Qge*`@h<1?_Uw^&
zsY%8@d6ybx?3H(^S;l^Oml|g5nRlsa#=d!%8fWaCcd2>C{&|-gXzZbPsforudY2k$
z?4@@-dh15^)4SAAV^6(HO*Qt_yVO`?Z@o*+HTKuL)L>(ey-Q6t_Sw7CXk)LvQ_VK^
z+dI{8W6!-)O*i)4JJon&@4ZvaH}>B<)qrCUzEe#&_Tf9#h+{9lQ_VQ`<2%)mV^6+Q
zO*!`EJJpzDZ@yE_Irir})u3aKzEe#)_USv-sAI3bQ_VW|>pRu3W6!=*O*{7OJJq;j
z@4i#bJNEB8)xcv9zf(;-_VGK_$YU?RL(M$)^E=egV^6<BO+EJYJJi@?Z@)v$J@)rI
z)Zk-}ze7zv_W3*1=wq+HL(M++`#aR|W6!@sO+WViJJk4N@4rLMKlcAS)BuDB*r6sM
ze83Jh0^tRAs2K=9utN<&c!C{j3c?rcP-76@V27H6@CQ58AcRNQp(Y`G!VWbG;T5*4
zSqQ(dT@6EchV5z^!Z&PJ;}G6qyPAja58Ks1gooI!CL(;qb~O^=CAO=X2tTo14Mlj0
z?P@B*S8P{f5#D0Env3uk+tpx%$JnkWBYehoH5%bHwyW6)zp-5nM|h6yYC6JqY**tE
z-ebF(kMJMc)qsQt+1}xYGw>nX)rf=_*{)_J{Kz&nB;iT6sVNCxvQ3Ric#~~vPQssT
zQ-cy7Wt*Cm@G0BWsDxM9re-Dl%C>KA?+4GaO-)PqmThWW!n<r!^Ai4Ln;Mw#Fxv_`
z41kZ>rbZ^b%r-SM;b*p~p$Sj3O-)Vsnr&)q!rN?9a})k%n;M+(INQ|ZgwNTgMkl<^
zw%b2E4!^Ta4NrKUt!jG0_iR<;6W(X5nxF7LTh#!C2imG8D16XXHA3NqwyGHlKeSa1
zQFx-QYKp=aZB=6w-e{|uqwq&t)gXmO+Nvfge9~4mO5v5Zs#yxZv{emLc&4ptn!-12
zRpS)iX{(y2@K0OSK!u0eswOIY)K)c8;ia~!nF>F(RSi{ms;z3O!dGooV-?<Ni<+zO
zS6kFzg~!^WCM$f_7ByPowYI3)3cs~Q4Oe)sEo!>LcWqJQ72a!$ny>I*ThxGs2ix*~
z*Qepbwx|&cFSbR^SopCm1^G+h$+oB|3tzTHjahiJEo#ofpKVct79MSjnzZm~Thyq9
zSKFdyE&SRRHEiM8wy0?f-?l}KTX?rEw?_U0|F%U9TzI(6mmC&++-5a$;pH~(Kd=~n
zZnGM?@N}Ei)P=9xti~?9-DWj+;qNxDYqS9#Z?l@b@Ohin=!MtYtY$C#-exs?;rTYJ
z=?mYtS&d(Kzs+j?!vAen0~j7~vzoy0ft%F`h8NtdW-$EVW;KN22{)@L3}3iejbV60
zJq~-|4>zkp43D^3O=9@O&1w|GD{fM=7=Cfn>C2zOGj3AT7`}0n8prUCo76mpf83-7
zGCbraHId;XH>r^fFS$w0WcbNVYAC}~Zc<YjzH*Zq%kY+))Le$Y+~oK>2Oe`%Zl6N<
z%uQ-E!)tC*vl)JKlN!$OoSW2ihVR@oKKE02&rKswJ^=r@NeyUt&`oMW!-sBCBN|?G
zlbX@+qnp%_h9}*mrZjwMts2wtrnPEL!=KiwK@E>ut0pykYHjs<P2g2))vShJtyRMs
zp0!p@Yxve$HLl@ZYt_7lf2~ym8y>b+O>FqsS~araWosSo$Khvd)zF5gtyNPSzP474
zZFt+-X`@HL-`1+Z4Ub!^CO3R;ts33%y0vO{!|&Fr;SJAQtEM-6Z><{N@V>Qbe#8IP
zssWxZ9=PVpt^j;+jT+(b!Zm7!!w=V}Ar4Pmqoz1~ag7?|@WwT2j>8|<{BhtLc;p&2
z$>Ec0)F_8nu2Hibez`^sb9m+&HO=9hYt%T0cdk+M9R9gR4Rm<u8a2`3qifVihnKEV
zGaY`qMh$g%>KZlG;j3%ZSckW+QF9&sx<(Clc<h>}jClC$8a3MCwQJODhu^MI!yTTx
zT1|KO?rJsO;k~QXe24$8Rs$X$yjo3o`0#2q;^D=s)r^N9ul^%`HavN?n)2}F)oRSc
zn^&tj4}V^*27Q`%^lCNf;nS<tsE1dtR<j;{y;==>c=l>F?cv+2)wqXuuU7LO{=NFq
z@^$d=)%RE31|MHNvZe>TeD%Ps7vbltd+u2ZPhTB<)C*r<efN1UynS_>#?LMhe_wrb
z+l%n{8?VLmgwNl2Zcux8{f);SaKZ0y+&d!<o`2)k>?!d58>?O$1n<Amx4H)Yf8%=B
zAbbEDf7$aGet?bNHR_8mVB;5^gZKkBu6Uq3K7ozzq~3#HVB^d0MBy9Q`0O8l;vd+U
zf1o`+f{p374Z}~calzPdd<7d5)BeI=u<^;yV(=Mke7JfdeuItoH6McSVB?4}`|%%a
z9FYGsK7@_2YhTBYu(8vLm+&QQygP0J{)COKQ$qL@Ha7kCZu|-xuAc0HZ(+l^LD%pv
zY&cf*5k7_ud!5(tGi=z_Di&YEh7Hpq@HcGmudc!8u;HHzPvdvk@V^H?!}qY^`;XS)
zf7tNl$+z%9Z20(rq4*&-y!Xj!d=VR7y;O%kV#Bg0_v4e;Q1sK!_$4-E-To-Pi4Dow
zKjWX+FniMhd=wj|j@*l%V#DOmzr$Ct;lW$($6v8wOzs+d78{1_*^1v{L!Zf8@m*}_
z`p;_o7aKYbxECMBhIU_khaY3ZE#ZgoWo&5t)+ziMRShiy_%y0cKc9tPqv}Z5aeNz9
zb=FY)8&#WcJcf^>s&eTV{2W!jo37#Os9OKZ>#1V@tA4%hbgJ0@s_#~G$L~?~W%qvg
zKB`v!d<*`Ms`u{s6CX&`s~gAS2dP>%{{ws>RYjNF_(Q6)-tgiRsY>boF@BM%Ic6fh
zk*aA4<@iUcrd;lhkECkC@~82WRE-;+h_9q7e#c1sB~|^NJ&n(#sz(n8ev_)G%Ki9G
zs_rW4oFewWs&)6__)w~v*7U-UQh9CJIeaOV=ZAcNKc({ckvs9JRPO&|34WEz9Z#*o
zw^CWt`Um_gm1Ths@v&68{xuUnOXZ*A!|=6K{@k<_e@o@pzAgA%DnEa%Eq<5Ej~?%a
z@1^pch`aH>RKC3LFg}>dr9XUtAEvUfv@5=t%FIXJ#vfCe9Jv#pOy%s;&GE}rPW86K
zH&Z!f<#qfsl@oG<_-HD}P07bkQ#q_pQ+zd*{cp*^UsKuRm<OLtWvB8>_-!ih{;3td
zo60uJo8rHzY-a7jhf{GQ`BVHj6&Ihn2VYLb$$NeHb1DuE9Dq-!Vt1Ek@#|D<zH1%6
zor=m^%JJ`1_!^ht<EdDG<wyKH6~A66!q-#r{n<GDJr%1@JMsBcd~)U<{5}=$pZf~m
zPsJOT&f)*5_}7hI_<$;`W)tuORpj3`313h}dgN&QK@|(*?!qTjF>AyY{6ZDaJn}rg
zp^C|~!|@MQJed0tKB9`TuQ$a{R1v>A0bfx?KYJzqqKY270{Dz7I$hg~->9N})M0!_
z6>aa?ivOsh`GVi@AytIE{ycu9@=L#t#+Ouns%}62r1B%J3h^nG?-_Xwzf$?u#p(E#
z$~Sycg@36$P#ukrsodFOHh!k^Kkj)8UsL%{#XsV2D*yU_2A@;;=jWXZ#r~JC7_tuE
zQ~A63%ke*zzxwAAd{E`jHyVr|s=Q=EJ-(>&oOeFLA6341*KmAN<w<d6_@&Adi>Kh5
zDt{^z#6ML&DLNh>Rrv$CAL6Gf9}_x>uc|!0`w0A1<^7fx<FhL7vFk_tR^`#7ci_7!
zZ~w`4{8#0-HNFcUR(Xqs-SA_TH>!xkmlbM=?}<MvbmsF&d|IJnZCc{j3hgUBiEk^k
zy*`A0D^xS*b9`K((56iMTp`b+Bk*;F{`OqO-xd0G+;8~2Lf`+LhTkjn)u<?ZU!hO`
z3gZ6?EgzeK4=nVS`*!?bp_eEAfG;exwE7|ZVWFbLUHHU8S-L3@`yWazxPfmhG{42G
z_{TysR^EY+Ec8_W75K?QkNTqVm4zOd^&k9Yp)n2J@R^0;-~ST7S*ZVzuK3PEv9<rf
ze-?@<=!_376w&cB{Ai)uU7hfyg>FgxBuVUl=%%}(@Trwub$*Ipt?Ybe48FCp`j{`1
z#Qv8Ztck<NR<`@4pYgMmZ5cZnUt3w##UTE+vcON%@wt^b)9UfNmHpZ01$=L1Ki5a&
ze=Ga;$A9p_m3^5z4?kSlC!=n`7gzSdO~2!hD|@pt6`x$$ODntJmn&PEvIpN>S<%QZ
z@z0fIx6Z&vSC+c(9{hA=^Zy9PS67z!&L#YHWlt~JjnA%Z^2Bodc4ZTKy7AqW-P6*A
z|E_HKi6B0_vVj}7;m0eB`~4igyt1zUxeI?@S>zk{;nOR-tGE!qURj%zKk)69HJ{NG
z|6W<6$qD%Qf(`fog`Y2Yc2q3BzToj8pW*Kd9vILCpI>lS-=FdO1vmGdjPEa4)$bDi
zzhGd{_xJ#V&f%H(0fT?ua}U12;JSx9;SUUc_sp&M1cR%SZpJSd{4}=>zQN$~7kl6z
z48FZ$5<bG<D{G&hC-y(MED*$37%bTzjlVFM7xpiFhQaixtN0Cri^eX)cNm;Aw*&se
z;PijF@gWAE_|AbJG5E-)hw&u_A86DQe`0WK-|)F&|AWI4Bk?N+2fQ&5-(s+roq&Ha
z*yX}<e2l@!K8Nr#2Jc$<FuulMo6lYN8-va3CgXDqHtuv1zhmIaoG<Y`2F`t%f&VdZ
z;@A{?kby&k9>5P7s4IO8Uu0lwARB*Vp!)7_@JR+j3mfoD20VYv#y1)Gr}a+!lY!ro
zvgU~W53F4ug`YC;P5XWLDg$5S{)4|V@NvyLe3pR^hB)Vl{SUmg{0P3wz{}Tr;=c?m
zOL`6;W}u|vJbuhT-iT%RG6U&rdg0FuB;S1;pJrh0%K`kFfrM)|zRkc>*){k#1Cx$7
z!N(bxu;5YroPm4xuEW<E7&#{%e`jFuo=x~X1AXVegWogI<47vL&p=GZT>PJbh|78S
zKm&I?zXm^Op!IDR@r4GOty+LTG|*_^8GNGt2Ja{MMg8YyEW$VHKXLAH{G<LuZzSL&
z_3!ERJbqIDHh($3Qh!bIQ2eF-idzgmQ@`)WRQ#rX`<bEmPW^v|b-{n?U-!*Ge5n5K
zr_P-%_TRsz**biw{#C!n;!pLjSo{w@RsX*`7vNX*zp?E}e5?MK-g^@Ns{gqu`S@7<
zC9VI)&+5;ujK$aLPk;M=_*?zSPp9B>_0NmE7r(22#=$Z8Uj0w6osIw1KgIFYEV2Lo
ziIeWY59`0b(`tON{?TV=;g9vl2gcx&^$%EeAAVVXTyX}zS-<Sv_-Fl{hK|NZ>kq$c
zH-1|G?U(<HuhxI-t`+!e{Wp7l!Ds6a`~D(+TVKORbMf8!&b@eHrr3X9eg4n*aD9i9
zKbk4_-?umMYkaxB9Z&4TpX=N7$b<NFeN_)^!msNK-uEWHU7!2jEd0B^_4h5s$Lss;
zfj{u``hI#O8egyP+b7oI@Aa)tOvC5v`z-kx{Jy@A@)zU#^}YAv_cO)*``-8{5+AVd
zrSE^ADfZv@oaZ@w!M>7Rh4_Pgd6z%NC+y3->lA)rU+U0Ie8aw^snPg{eY1+M<0JM>
z`@AK7V&4<N2k;g99zC}ff3a^u%p>@WefLhe3%{{%)Y9AV9s7o^8-@Sa*Z;@|_>g^Z
zF<tN@`?^i9!<X#q^nL~YWM6pA34F@FJMJ8lDE8mi`Wcfb_TSfhWiI|@U*ml<62<;|
zul3Hw&+NUJZ{utBp7xBJA@<*U{EjpDoV^DZY{u{Gt^4B?zGv_D+eYJm_SPn^#|Q1L
zbZ6m*_6B2S;EVRUpDn^4?Ong89G|rJ_wi5Sm-hbr&F%Q6z2CRH3IDWrO=%x|)ZWjJ
zyo#UN`|;FheAV6${KxQDd*2y(9G|uKwY6RGTYF!OeGlKYcj@ON@LzjNqT1ub_U5hZ
ziyzyY*|8X3wm0?DM)<S63%abwr|q5n^)L9fy$OT%<J<N=_0J>tx4lyyIf0McJ8_2(
zKeu;$+ID>1-f>NOCW!s_j`(mbK5y@kf!X-Iz5UA5@qK%HrL4yP?d{gGeS+A3Z>MkE
z_`$sqlfT6m?!DuDCH`=4n@{@U6Zf{95J(XF@4e~#XZXfFH@^58|G1~&=_dHdJ?C4z
ziJ#na@}H^r$~{N(XW}pS92l@_y4Ziu?)uL7%{|+`-GlGkQ@dm*{&P>&fcE&%J;4ia
zO&9y`@vMIkU%JP<G#Y=p=g%jz@Tq%#?R*fwy64BUAL3j0eB*r$|GH=OiuL%|J*%?&
z<7fA*d}JTKcFzZ~wfNgT?=)+U&)xIdp_1uh|2;1T2jF}6JoiI){O_L9_Y?8KdkU;g
z_~AX-sc+$n_oPjG4S&2R`Jo^_dC&Y&6Y<M?W({bCZ{9OK_ICX9o~L4_<D>UX>39G?
zz31VGb@=K%4@7wJ*L&`X?10bSGb&~setS=R?A!S6Jp%{)jQ`%#XLS2%V*fp{6J7Z6
zJzb{%gfHI{wfG?Zd{6k&S@`rlcPx*@ukUHIHU{6mr)4O0s@Q)|(<4`=iv9OAYEgxs
z-+eXiIKF=O#VM2U_q)&JUBu__KJn=x{QmC4Wl{M4-TN-BoGSL;y*qa9RI&f=ZPU}~
z1GsD7aM25JS9xaB4{(=VA5Txf?His&U%>6mJ3LkFzx(fBSJNMG|90uSsbc@#>qcFp
zPvHJx*$4Cr++T-^=oh$G-@TfifqPX_NBRctmFsrWJ8&<*`4IgB_qz%I-$QV}v35Is
z1otZ~-Oq^qcfXKynSO%%Sy$mRV*lMGUH-qX;Ld+xI=uyV){(#HFSygDB-3MXC;vW=
zK7%`{>woDrxM#mJl754GM&odL4(?}i?x*kIe*ExX^d8)kW<5*)!Tr#dcj!U5$3Jm~
zK7@PRhEM24xJNzqA^iw<eDxlB67E4$^XW^t`|h4WZ^GSc(VO%q+}+N#rAOh8Sz1S*
z!X0_r4SE&s_FpWaU*W!EcpN<ocblqs`WEh6lHa3u;cnJ+9Q_M-<Nu7JhvB+@-%Io{
zT$c}arI+D4|7u(M8Lra<C(+Yz9pAo#zJ}}Yi+|GFaP1#*l>UZm_rb;VI9%I597CVO
zwRzH9dL6Fnrd#NDxGMhn>?yJTu3+&W^gUeO5#8y1xa@`l^gmpG|9ycTi0k)d)9Hh_
zetGyddLgd0cXoJ6?7!>VJq7ecTx))er7z<8Vrg%BBd*V$e4hS@Yh|x~^hjLG8~3A6
z;(B+-bM#7FZ~oqkeu?YV<vr+`xLzzQpl{+@mKa6v#AV$VPXEMJ9GCK>*ne04U2W*2
zxU!qHq?h7KJCi^^#g($Z5j_>xg3Z_HtGMP?Orf{pn(4jtq}YGgbo(Mb7T44NJW8L%
z_4xYB^jch#%vJg=u8E$f>AAQb2sNYc;<~rCExi}ln7R!5FRl^wJ?O!>hF*`S591ot
z_7i$Bu72HS(vNY)jmo7b<LdF$0s1noE}7rcn{jn|v+@bC|E>-{K17ekb$4|~`ZTU~
zmnP7wakcGKLBGaz>qFnsvvD=gJwV^ab<-F5^ln^Xwe#rTIIlJTFFhRR<uMcK<2cXf
z-A^yadHTl>>E}34oOp<yj`L{mC+O=q4=(wQ-i~wc+5-AJ&RrMZqsQaiKCUHw9_Qv)
zcGBx{R&QxZzsFhC<Gshl{yRg3h4g)#{_;QR{Wv{cr_uj$+NF=v19JYo<-hcSoPP|R
z@wnK3=dbTCrXS?|>CzT@Le3u&Kc_F`{Kg%iH{@K?_fh&o&M!XdOOMF8s`(Q7M9z;3
zThc3Xet5ho{UYc4a}wzpIp5iO2Yn;wn@{w7Ozgk&)ykFhkDM<}N~4G5e7^Ei`bf^D
zPxPgi<SgCVk$#f1Xif?}C1>98yXY%9vkN=ZTXJSJe}n##bMZ%0=`lHz`!1u;<V^Ck
zrq|@0n|O(SlXK?f`{+426W*_<@8q01^fJ9C=aXBL=s!6ha}1yd<($-QCVeR9#EKL2
zqMQ#F?Vum!yuWAfDPsSf<F@XaBKF@o`nA*arko@0O`<>L9NI9F9+h*@x@`JX&i<LL
z=v6uU^lw4G%GvYuLV8xt?!Uy+w{mtVewf~sGy1+N`d7}#*1yria)$3{LLbX{*EehF
zWjWiGI_YOQ+de*Yir9Z=tDddsYdKpso<MKQdGpSL^tYT%{ya>N%Ne$E5`8ZFnsqn5
zF1um=c=}!T#fLZ1^Rmwk3DNhmPj~J?@5`=ldw~9zeXMZ{dSLdU^Ka7!v-cl!OcwiZ
z@7Y&1S?s^PYuAhP#O&?c|3hEQ-m<+Ly)nCX=dJX|?2UV-(j&7g54W5w_TLVj?mSuS
zza6;x8T~Tb*YbIKX0|(`g1(t;_i@lWv)AAI9{n@>&*`_(L$iO&K2IOb{^hN)^wR8~
zzCT4j&HkaP89g=o+q3_ouV#N8zIc+@fBUO@ey6`?f3Y}?9-F=D!&m6D*`EYj(QC6;
zG+d_NW`Ef4kx63z?e`blJW1@o{qCnd>Al%+ZCgkG&3>c(SM=cQSEn_h4`;u$!b>mC
zexdFx{WyDB>`V0I>}RuHpf6{au0Kw1&Mt2CC;d6QVCFe`baw7f@6)HVvzxD?S7&F;
zx${x6|MrqU&(gEAQ^QBlx3d=&9HVz<Cv9&^|IVH__7!?~_UzRKkBa@bXSUfuFV9XW
zevf{hJ@tr9PtSgO`c(RQ_7mmP>FwE%-Rq^lXHWX$V|sk{BZGI-=d&ML`|2ZN|Lq6+
z|A&5`eg9A0==s_A4sA!@&mQ~NVtRk}=<)sO|Jfs|W<MhK-yW8Dg+8D?q`on|Kzq=$
zx%30=0e3z@PtflB?Z@;5?cNVOL2uCRxi{|-vHy0Dr8m(dw7bRJpigLb_AH=RXh)|G
zr(bACwJW4&Xm?oOoxY(Ro;sG^p?!CRm;RxBN9cEYi1zJE!|5a1ZQ~EpOSD^^j;5bz
z-}0@Wo}%3%WhZ?_yII^UdW-f=^^@r@+KqqymL8)WR-8|t(Oe(@BfUm*_4a4zH=4_P
zQt3IGi$B%VcQoh!wVU3fIh#0!{-ZfP^cH%M=HzV;(uXw1>rc~*G)F62OceWX4zGQS
zo}@YW{=eu;n*F86=uMiv3)j=1G<8olqDN_V-TM=LO0#3o#))G8&9)wM=~tR9k#p!-
znoW0B(zi4<ZNH;;X*RZMpnqwqTK!57(^RzCM<3IK?y%@(nqY@l=w}*#x0~r{8gKtI
z^firp?4$HHjdMyk{Y_)$Jw=bxtS@XtpVR#Hb|k${^T#(|)9*CD`M;v)X?{I?Cw))z
zON+DgKF!a4@1_4~);`tvA+i7F2ge}#pys>(*3b(z-)uhkkl26ob@LQ@qGrv=ne;`?
z>I^r%QS-%`74%2V=X>|jBQ>i!eN3O!d^*!luhe|}SrYwHvtoZXJyY{hue0<`&GPL1
z^iIwD|4g8NYX03Sk{+sgH*r3FRP*+ak@Ql{TTLg>Pc?7MI6zO;y!PvP`l{yDc6szx
z&C6LS^jFP`)m8LZ&A;OROP|#||M59`t!CNHKhbYBOEdS<b2ZlP7wEeh$K)0CUQLO!
z%Y$P7O>uk_Jy=ut{cH4LO+joLy;zg?g_C})$?ftoJz10eg^Rwd$%@USH)}G!e~138
zNssSNkJc=4_N7m27EfM7uhyjO{@_8e|0X%}GCf<f=;jLgwr0U6?djc`r1%>8w`N{V
zQ+l{&Zr0cIam}1|PI|d!*8e8a&owg>C(+Y2iA`Pfbxp#L-#j4p-%Ov`jQ*~f)@sWG
zV*kxECXzm{c{*nky<YQF?<Vwn%@YT{q~~iMU-kceU-Q`P@$`Ppl$i1Kf6b)*ztICW
zkAA(1KCpQt>pHz)^YG|O`oU)6EqBoqHWRjOpf7A5{H_tbVe`P!)%1tW_^E~-vAKWX
zWctMBzSd9BD>nBW5793+<I4XSFZSPzT^mW?*o=Aq0=;81+Pa_qu^E-pY`oZiGxC|S
z^pVYo2TssSHp7RvrJrnu^;ttt*~EAKmA<kW8a0C6vKbOFi2kw}-2QWV%w|ydzvwfY
zfgS7UHJbsQf27}R`u942zu14%Z^&Bu&Zh6Zd+9x!K99dl|Jn4OznUJji7OmVAKLVK
z>t1@%rssd{`^Em7SkJHYq)m_gG4!QPkEV_3O`Gnq)96o|Zj*Y@qc&ahQs`5gE~~oI
zt2Ui0p1fb|zlphag`TyE>EE8dwTYhp&3$73O{W#V(7!fOwL|U``){Idi=&TiA}4=%
zpV)uX@vRd2*``DFCVJYYL-<$pwN1pFdV1R?{M&Eu6Z>!4U*1EH+q8e^HTvA<?iJtP
zC-&dmb?QO--R7<bpP}b%?)+>geQ$He)ot{?%^eAo=zp7be+{PxZrXKPK_A@Q{z4AD
zaC6%U7yWQ^+tgR+iJP__AANDtc1X#+V*gE>uh!5XH*Gpjq(^RAzdN5kxoLgtd3xoh
z)l1jtmz!42O6ZxJTVKkeZ*FeA<^Ox<=9ahJ^v}&L5z+L}P0KIN(nmKf2acwfZd%wk
z=%<?&PY%0R?7wM#_%MBS)BM>s^wv%D@c-|xn`Xbb>9Lz;Pd-kc-Q0ZsX?pGE=H=D&
z+s(~my!6~n(?bL3yPKx(+(GZ%G##5p|J~elax6V~bJMDq=);?vo}NH2-rUscS^Dv&
ziLW0$dDCRs)AZ#{lY7q5n>S6Gw4^_88hbyuN9@08{Mt(T^rrDs;q>ZF<LFlO>rJB*
z1@!DqqrYd+w>OR6{B@kzf759G%j3lUn?@t6$BF$njqZGJoY;R8cDiDm*nbmN<rpXS
z--NCGYMj`A6ZY>1$BF$nVa2n?iTyWW^XkWm{WoEg&W{uOZ^B09j1&8B!g{BS6Z>z%
zqPC0^`)|V9{XI_XzX`h~Vw~826L!<dabo{XSff$n!c5rMv-&xtpKbc7(2uR3U-Yv^
zKP&X}rhcB&Po8NsHd#N3`kA7i`}GsApI-WjGL6UHrk|#!@t8~cIj*1GrpXxn>5cK~
z=Xd>lXKotvnSS2W&x`sgGEK*%>1U39p3>ja1pSQCPe0RaOc(v!rJok2`RHr<Ib~Xm
z-mjm{`YAIlN3Yk<Pv(}<U+QPMxpnkw`ms!_(b@W0U|Nr!uAfIuo6+O+GuX5p-9tYe
z%x$Av>!-1~ebjl=ZqyO|>@atXs?v|k+&Su3bJwV^_4Bd0d(_*e{ix^lQ((eJrJ9IQ
zv-I=0=`d=%={Rb*i5%5iKhY*?R6EmYR5KGjvOz!k4IjD3bRJo2x{UOjt|R}_&kv^C
z$j?ppk?)%xBVRVLBTG%skr}4f$oVF2<TLtt*z_Jb#`GCE(DWVI&GZ`?Zu*bB)eIOJ
zW(JNpYX*%tXa<kiW`>L?H$z9*CVs>^Gi<~fGknAfGh)P>X5@(H%%~B0X7q?;Gj>Fx
z88>2zxo5=v=H3zU=Drbe=Kc{;X8efT&4VMFnhC=%n}>!UHxq}~nTLm0n@5KG%%tIe
zn90MxH&ceMGLH@aw|QdtOXkVpCFZH&>E`L-^UT!YPn&7OCz|QQN1GY?WJw&})yy2;
z-pn3;i<vX*hM7C;jF~^|ph+6G)hrxVZWawQCVAL8lRE4xvv}AFlQ!%PlRoS@lQ}Hc
zWDQF;Im2d{++kBp{;>N@!LWE!G_02?9u{Rvhuvlz!<w3B<1d?~@yE@w_&W1Ke6_yO
zedeY3Kg`SV-<wzCSDDx2|83rgf62TRUt->gPdD$z&olpyf5v<eKhZ3YA7eg>A7EC-
zcQc>Fw>O{0-)dG3y<z?{^sM=E=pnOu=r*%vXodNDsBOL-`iuE~=o<6G(3NKG(6`Lb
zLzkIfhUT094NWn>51ncL9Qv5~d+2zxe&}#xhW0kjq0z=Yw4Lz|ZD#yK8cc9Vy$KE3
zYbu7+nyMiIvvJ5@re?^GX48-_%og>#whejJ>=@!OyM|<$x*-e9-XYV>{vnT=Lqo=y
zBSQw8V?$!ii6I@#$sujb=^;(b*})ggg~3P7rNKK*!{80(>R^w#KKM5~Z1A^slfj?a
zO$WbgHyiw--C}UDee2*fyY=9?cH6;E+3f~DWZyY>w0-yB{&x7_u6D=4?d_<+x7g8x
zZrEK0owd6SI%vlZ+Gh6}RAKiXWZV4){bCOo^j~}Mpq2K}L2uc^20d?&9F%X59+Ya2
z8#K$lchKYZ_(2cY4-Oh(PaM?8eq>OLJ$cZb_G5#Z+fNR>YCk>jls#?Wemh~{W_#wq
zGJDRzf9!b!f3g=0Tx~BJ_>rAD@C`d{;8I(+KX&%OWIJ!*47*_96uWrf{kCJ^F#Fko
zarUx-o$P-NY-hhbu$lepfCl@G0rmFV1NPeQ4XCx>9}uuV9Pqcja==>q(*a-DpAT4W
ze=*=S`>O%Z+FuXIvA-Lz(Ef2ig8lP=$@Z@U?z4XzFx38YKreg!fGFD@aJ%gu(A4(z
zzibElpRmjO@3E`;*V@(n{r0B*f7x66|7h>%|AoD~|8je8|5xn;{Vn@&|7`nM|Alsa
z{{;JV|4Blx@3k-XA8I%B?`2=>ALVS+|90n1{hK<Q^}FnB+3$q2RlhyXw*6|I?fM0r
zclZ0t8PV@YXJo%GoYDQ3JG=CI&Do>hv(8@qa-4noEp+zpm*5=SZ?ZGK-+j&z{o<Wt
z`o%f#>DS45f4_Fl2m9UZe7J9eb5h@W=VN{MI-lyh$vL%e&^e>;dgrXZKRM_2UF}@Z
z_d}g%yzX4mcd0X@Z>}@DZ?ZGLZ=$oP?_*9!-|^0+eTO?==-bEnQr{ToYklu@zS*~h
z^W8pIo$vQK<@~76e&@%1wm4Vy2|2&)W1MUHtaE<bXN~iRJ}aF+_j$|tzdp}9|L9ZT
zT;FH0)9y3d>FM*NGtg&(Gt_64v#L*jXHB23&Mke~JGb|_)w#P*m~&t6bIyak59<VK
zhqJzSmGew*xAT1O-<+3wf9t%~`!iRg-tW1Z_I}CLymyJ~*4`Pew!P=O?&v+$)xP&5
zu8zIOxuSayc6I3;>*~?Fqbsg=TUWo{O<jZHF1zC6PPj(K?QxBbt99KM7jQio_qXfe
zxV5gyabLQgi2Km>Ox)|Pgt(=yS#i0pd2uPOg>f@osd10H(&HX*Wyg(h<;V5a>0xJ=
z6?d0wSzJrki@oHf>2=oiR<A>@_j+x2E$>yS(@B@>vtIvmec9_<*MEC`=K8MJd#<&;
zUUL1?tHkw3uMF4vUP&%zuW2rCuSZ?MUiY{vdkt|__v-1|+$+kpqu1@Ox?VTC_V;XX
z9qC!`I?;2V>vYe}t_wZOTn#<{ab54Z&fTQv8h5jvE8VyBe9PUo=kxA6dKS9FdoFQD
z_MGGH-18}S_ns5oy?Tyu_v<;(J*a1Q_pqKF+@pH7ao^LkiF<tPMfb$m<L*hZb?zr(
zYuwMo>a;rcZ}*(oweF<YFWo7zAGy<F-*9KgKIblo&3Bi?rn;BL&T_vH`=tAo*a_}8
zV@J8)jUC`#9^1|RacsDIRcveb>e$BaZ+cvC|JdW0dtHy+?%#V<yVv*dyPZA$a{GF$
zb%%O<>E6)eL-(d0Z@9Phc+S1MN4|T1k5u=O9<$s!2z8(7F~NPY$7uJ}9s@j$dUW&L
z+#|wsOOMu`wmq77?(BZi6Vd&+C#rj$r%U%5Pi*&qr%(64Jp;S{<caUT+B2&A3eP>=
z-}F4tUAG|J3p`W0FY!FpeU4{(_oqFxx=-}X?>^R(+<lNIt$VB|yL(4ZLHFA{j_yr8
z%epmqUg}owdA-{{&pX{Vdp_tE@~rG;Jgd6>;`yrEe?8xJ`^2-h+dH0LyS?c7vs;PB
z?v~;4c1!Y<b(`j?>Nd$!+wES@_HOZ>x^BHa2f9Ujj&{4#bE;bl&-t#`Jq=yYdc(RN
z@;2?d!`rfJmA7qIkN3{5e|RIhe(#O$`X6t%uFJi>y1wS^-*u^XNY^~?$gU~gab0J5
z$9H|w`*7C@-YH#2d!Oz)(3{Y;yLV344&DV_+j<vwy~&%|<+3-wOTD+G%U<tuT{e4P
z>=N?6-o^I5)8!ZM@-AO{Kko9W_di|U^RDUglK1;ArQUU2vb?`{S?K+zOM=(aWr{c0
zWxThl%Ls36m%iTZUAlPpbZPHB*rk>Cc$Y@rGo3GZFLplWz1F$T*Q9f;uSMseuXX43
zzB@Yq?2G8U#uwfBV_&z<@A%?6zvvs#x!4!qIm0))bCU1g&eMGpI#2dZ>U_WN$<D)l
z(>wR^&Fb9Qm(=-gUux%DeVLsb`SN2f_)24r`Ig1h`Cg8x^}QJr^!+<#z3-!#pM9Uj
ztnsam`Plbu%salHVqWz97E|I|ACu{G$1Ly#V-kE-F;je-V#fP+#EkImjp^q*9MjcT
z9~167AJf`*C8mkLQS>E$v*;84R?&O??V>mP!=pp~PSLi%TlBB~xae>E1EW9l4~zb{
ze@yf%{`;dX|HSAV|CH!t|1;4u{fW^}`sYPI<WG(s<Ijj5<j;$a^_N6P`k#xw-T!iQ
zGyj{NuKNGo>9l`Er$heFJMHkV>9oQBeJ8K~mrj5B|LpXm-|qCK-`{D4zoOGy{+doN
z__uc|^6%-C?myfq$zR`Ty8m3K$^I*y?hiETG(6C}Q@=p#PF(|cb_x%4=+rt8)2T@y
zHtKSqZ&ZC?NYuW-$fzxWd!s4>6QW#!$x*)ro{IV|FeB<efq7BO1IbaZ2Qs3T1@fW_
z0;N$)0?VT2240Dp8hAVE(ZB~$_Xa+R8W#8>s!!mXsLp|(qS^<3i)t14C#rG48+j=Z
ziaZghj@%pA7P%!*7g-)S6zK}oNB$N#ANgJ2O5}fnjU$%_TSUGQY#X^OcvoaWFfuYN
z*fnxqFfMXhaA4%5;IPR1gJUCy2Oo&+8+<gfYw*d)@L)n@o8X+tn}UlvHU!f<o($%7
zJP<7HxGng6$Ex6~9X-K!I{q2_u;Y)xPdly-uI{)Z_+7`hgX=o}EBI%}lAyC=Rxr?U
zVX&%WVsLZE$Ah~%P6!_8I68Q|<DlT#jy;179iz$`b-bgjdB+xIZ93d2yQ{<bvZxM6
z%er-_E9>2%wro&`va%5!?6P}0{8~1l!?$IVJA7XDbcYYhW_EbJEUCk?vc(+=%CbA8
zl@)cEU$(Tvw6d2wOfGw?!}zifI*cs)q(lF*FFSNE`>sRBvUMG9EBmuUvodGIwX$Hu
z*|H50hs(A^>?*5^s3|)X5iF~Z_^0fA#4lynBEAXT6tOCFOT-7Eb`h_IA|jp(#Y7Z@
zdPby$`bW$U4U3o_8XGY=^gzV;(4>fwp{F7Sgc2iqgyu&?hEgNig|Z`>hl;|lhn@>R
z7kWATXz1<my3q3QO`*@iL!qz2ouMDXe+&H@{(WeD_!l8h_(!4g@Hay>;V*=CgcpbQ
zg=dD2g)a=94NnX;gg;T<IQ*gV7U5&dZwnt%{(l_Z^<Px!`#<peOm`<abTi#E=T;O!
zKte!C0cmw@SJ!-7yLPP|tFF1WuC?OYz0w^@NQxjS0-~Su{mywj=N~vf%zZ!Rx?V4-
z)F)pib;|dYit`mxX1-pE&xexX{7I6}`Qeh*{ArT9{A5W<ex~GA{!fwz`AZ}>^H)kP
z<ZqCi$loT}pZ~jLTmBKry8Kg;W%(B+^YU*<GV||A67!!(qVnHJg7Qlw*8FOTI=@lk
zo!=pm<@ZWN`NI-M0V2T_P{dygIO5L*5^+m`Ok7*wDK0Khh+h>L#19I_iEkDJi7ymH
zh))zu7au4{5pOTZ7OyXuCthB#R6M_6jX0~|H*r$IPH}X>0rBL5<6>BFPOK}qD)ue7
zBX%x$D3%ty6tfEo#YAlC^jkr_sIQ<+)L!seR9`S8DlhmU`mc~IdQ!*{-7S=et`^Ef
zX9_(<M+z09J%t9*rowTeHHE>VC52I<Ife0}nT2Vh_`+OKMBxHaVBs$!OW`_^s&I?Q
zt8kCVvGA}+RCr3nD7+}b7yd0AF3c156h0HS7QPj}D=ZV171jyg6t)N-7j_Bn6b=fn
z6n+<;E+Pq!6tRSRibTRqMUKKXMIOQ>MGE1ZB7-o!Xq+&<XtFS}C`uSq6fd+E%@k^i
zW(mEE773k-RtP0U>xHbMZ9-zvUctAbV}kyoGlGtyD}sii+k(oXhl2c~mx5<SMS{Gd
zD#4AS1_3s8EjV7(C)i&!BG_Jx7pyO)3zioP1PhAo1UbcSf|O!EL2R*35LS!|CKLw=
zOvRA`WpSLqvp7xQP@F3e7B3VqidP8m#q0Sa#oPG3#ryc}#mD&d#b^2D#aH=ni|_EC
z7C++OD}K$tUR=ySUtGgKUi^W-zqpgXy?B7Xp?HkHqJ+d>Si<7xmWcVOB{Kf>5-)yu
ziIN{!V&Yp$Ch*lIVSMkBSiVz9GG9`X#b=ky<C993@y1Hl@&-z_@H$KO@R~}F@TyBr
z^NLF@^InzQ<~=NV$h%$gig&rBn0LCQns=n6iMOYuleeX0fVZ|}4BJ*9@#dAXd0C|r
zUUI1uFSgX17gnm~O(?bSOr?Q5WobCit8_X~R+`Eam*(<Vr3-na(iPmX(hb~!((T;N
z(*4{IrN_B7rRTZDrPsNyOYd<Xl|JR(DSgYmT3XIMTUyUOR@%<pSK7<nRyx96Uxw$d
zC}VIJmI=AJWe(i5GEZ(?nUWh>X5t2wP2i$sVO(8VEZ46rh3i(9!?i10z!j7&=hDm8
zbMa-{IU{BJIelfvIUQx^ISpkuI8|kNoT9R4oR?+!oQGwVoZDp$oGWD=oHJ$poMUC*
zID5;9oNeVS&iZl*XGOUaXHmH~XI8m}Gqc>vi7yZ0M3qN!CYQ%^#+9dY4CQk;it;5K
zkMcDf$MQ`aQTZMYtNaLuRDPQMz5EJ$u>20YtNby$rTh)MuDpz0R{oCtw!D@7th|Sv
zS3b=Cy8_R?SixYQst~acS2(iwRCuwsRH)eNDlF_@DgxOHDk9jq74ht}ika;AiaG44
ziY4seiZ$$U6`R<Gial&a#Syk=#TmA&;woEGahJ`hc)})E{KxuHQO+8wsAqkyXlJ!m
z^s(wIzOgDRiLAm(HtS`jl=ZOEnRTbqmvyyL$2wODS;s3Uvkp{7vvyV{v3{$}Vy&s1
z&sti!oHeg<JuAC%J1eE~0Bd^X306eq1y)eyP1d-|2P{M7E0&_NnB`en%aT>Luq2hA
zS)9tREJ_uQg;X(^!&M??Z<UPMQRU5StWq<ptE|kDsvzc@swn1@szm0!s!ZmMs(H+d
zRm+&Cs@5@&RBdDaUbUaOt?C4GL)8W5%Bq{pB~=fYKUKYAW>%FjldI~O)2dpT;Z>iR
zld6W9uo}<QS2LN4YBAHZ+KDNv_F+n^wM=d`WKydqGjY|?jFIYOMt^lSqqBMe<3sfd
zMqTwrMp^YvMt=2S#`Egaj0e?M7`LnMGOkuXVVtXe%Q#V8!8lmmz}Q{=k+HdYfU&On
zJ7akbg|VoH&zN0f&&a6pU?kTl8L>5HMtDsiV^U271J)!k3^f@HMa^7>SIshpQ_VVt
zP0cn2zvcjgUUQN`sJTcVtGPuVta(W9u6aXmt0|*5)V!xx)wI)#Yx?PLYR2eKYRUAx
zS}y%&tsVVxtvmfpt%CkXt(ktHHjuunHiEvnHlDt=HiN#rb}oHU?K1kD+V%9z+U@ii
zwFl_aYX781)Lx<o*WRX&uYF86)&56U*Ot?LYa8fpwIAsYwS#m~?GHM;j!LK03Ft_j
z18t<vi`HMKrhTfj(pu_*Y47W%(kkncX+?F}wAXbDX;11_((>wlrQNLCO}kuogm$*>
zEbVyRHQJ%NJldYR=d`VLMYIidHMCWAEwrEOKGWvajnH!55ol@e*tEoVQd-PASK5?!
z{<KN&j5PReBF*qFoThpgPxE<~PIG-XmuCNN8BO$VJ&p5j2aWpfAPx8K6m|67W$NI&
zyVUM?PpNJ1@~I8)s;D*Zny97kx~Om8eWkv5kE1?(&!pacFQMLe?@Yb;-j90vy@C42
z`vB^J_fx35-^Wq6yq`&3|NbZHs`tyNKfhm3o&SD2HTV5NYWn+A)TH;9sj=_xQX}3!
zr3Sw*pa#6JqMF}-plaWDQ~lo$Q$6ePRHu3t)wW(r71p~_S@m)%rQS$I>L*f0>mw)w
z^$C>j`b<iD{X9xz{c=ie{YFYz{VqyD{SnHm`ZJWr_17qQ^?6v9^$W_C`eMrY`Z~&=
z^=*_R^}UpR_1`Ev8_1N+4Lr)a27AiN22aY*4Qk5#29%Q9Fqx9x5JO3Bm_eD|kV}bd
zSWF3NSVNiEu!Vv)?4uYOPEb@07b!jsw<&H7k137~Zz<A-N(#TBiNb8?qL3TDQjkVG
zd9;y59&D77yBl4}?TvDBQ=^Go*BD5yXpAHmH71hZG-i>XH7+1OXk1CY+xQ##M&lmx
zrN(3AvyJD;CmR1IA8vd=-q-ksytA>Kyt%P~yuPuMysGgFd1(_uUeLrK&u$WvGn<^r
zDNTOlgeD_7rfDKMyeWbl+>}5LXv!p8o92`CO)JRCrr*duO?$|0O~=Txrt@T*roYL8
zrUztJ(;G6isho^&Y9Ng@b&`gfzL5GpAf!(pn55PZ5>n#_7gFs9e^U7e6RGG!An6U3
z%JKX|BI)6WY|=j;7Lsm$SVg+>VH4^6hrOgzAC8lbeYik6_~905&xgmP?H}Hfe)~{K
zTKA!ewDLnYY3YYy(t>6JX-+eTl+|oYN^5o}B{r)_)0(ZM$mU>DXmboHusMY^u6Y*8
z-25|1+q{;fXx>KhZazqIYd%GiHD4jwG~Xi$o1c?7%|#?ya~+A;+(rV;{lt;x@5I3t
zDzT?UNc`9$Bet~o5*u3d#M+hsVtGqAv8W}U_+LvV@kPsg;^UT;#JrZ@h__qz5U;oV
zLA=!R7x7%nE#k?RN5rEoZ;1z5Dv5hqJ`lIJbQ3qVj1bqi5{au@xx{6ycEm-kp2WGW
zYGQ6HBxbaR5K~&G5ffU|h_S6d5hGid5kp%y5GS?nB#v)ALbSA=CF)ym5LK=J68&0V
z6FpnYh%T)SM2FT-M4Q$jqOc85<g~Gf^fntJsm+auv?&SS+N^}3wqQbETMVJQErrn0
zHk;7gwv<rcwvJHKwu4a7c8E~ic82h_?K<IQ+kL{5wpWA)ZKZ^N+Uf~6+d2u?+P)Aj
zw&MtA+gXH@?NY+Ab~nPob|vBWb_-!=doW>3dkkS?dkSG~`)tC>_N9bn?du4O+IJA<
zwjU<UYCl8BY`;!OYyX#!)c%?<y}gVO-QGY5Z~sIHX&)j4cHjx)JJ<wEhb_U-;Z9I@
zs0i{7l;GVFLU8YhB{+Aa5$rpDB1k)aAqYA)5I7yX2=tDl1ailD0>0xW{(Hwm{7A=t
z_%9um_}-2W_^ys_d`HI!zWE~w-|&%#ulwkLul(qRFa4;+7k(U%fAet){>8_5{F9HF
z_y-^7<L`Z3iNE!66aM<gz4*%?PvHOhcnN>z;~o5ok5BPOKNjK-Vo6(jKepj_eeB0?
z`}hO@TPF>_zEgx>)9H*~(dmz0+G)Zs>YRk1*EtnGyK@FUyK@#ky>kgZrE@Jlv2#0q
zdgmd0bmtj-MCWyUXy?E9pw8F$37zG5*x86TcXr|Rox^zbCn8?{iG%m~WQX_o<cVc+
zYw)s9<M4K$!tjz$ad^R}3_R!4d_3dRN<8J$COq-eUOe*Y1a9opCEW0*ySTwm&v1R8
zig4YZ>Tn-Fwc}bp4d6a>0bG3-16SK6!Bus+;>x-dxS}o#?rm2v?sZoT?s-=#?s3-~
z+=H%VxO-h2aCf?P;r{MAio4o%9(SqhChmOKBixy;x44sCRk&ka&A7u|J-Gc{-*CTo
zQ*k@Hg}80qPPk3oez=X@M%>!&K-}u?DBSYyWZcs3T->7WCAj(BYjHnyZ^z|!AHrpI
zpT*7WzJW{Wet=8reuInauE521H{qhXyK&*&Be>AdBwWyEK5pV?N8I?&J~;HV9%uSI
z0jK{Qfzy0W#3?>!<NQ7^#(97KAI{_RHk`}ngE-me(>VLj*KjtU@8iUuU*q_n%W<5~
zjX37#E*$OiFpk_q#1VRUIHbn`8SC*zMtXF}P)`6d&=ZdI_9P<RJ=sWS&myF~XARQQ
zvlVITIf&HvoJQ(;t|8Su_mPU8S4e43Ia1Wqh~)QlA#Zwyk(a$h<XJBddED!OJm~dC
z@_Kd1-QEev?cNCF@7_e@T5mRTxpy&gq4$5tx!!Ha>E46LpS`D%<Gt6BqrLwkhk9Ql
z`+Ligy}eDy?%r->NAC!-wU3N!?&BlB_BkT!`+Si9^%;=WeG`!teUZqrz9i)5zFcHc
z-x6eg-&$mD-wtGU-(e)D?<|tlcLPc9dx)g<{fErxt3(p}nvwXv9%NeIHzcN?f<*NT
zk%)dLB&^>L3F$W>LH(1E!2YR7Kz|A{u75US?O%$R`!^tl{#}T!|0tsA{|iy}-$La5
zj}hPg0>rz&2J!4~Mcn%P5tsfSh-`q4I1ES-y8%~3I-o$r16D*hFd5+w#3G!5nFwoO
zF2WdCflvp2L&yWaBgBCd2!7xa0tW7a?*q@lw}E0XGVl(39ry^o4159ogLu$8$OfMW
zZ9&(dC+Hm1fR4d&plxspXda9QO@mpWVQ?XMKe!sy4Q>TBg9kv>;Av1Xcny>d-UlUv
zuR+mZIVc!x0&fSq!JEMm@ahX0y!gTg&%VgOlP|vD(HA3l@FfuZ`y~qGeVGCN`7#UK
z`LYz;`m!GU{bd)p{^cmR`sF;h^5qt|^yM+Q@TCBp|55|aerW?|zVw4rUw(j-Lkw_y
zNCN&Casx+)l;H3X3Jwm1fCEF*!M>q%@cYm_uxDr`*fq2X>=@bywhx^ITZgWI%|rLV
zrlFVM*P&9dai{^TANmB=4h@6<eI<g`U%6n_R|l}-t2bEwRS%YZodA}8jRZ@+CV|CY
zbHT!|OTdD!>%hFPJHXtpN5Gt~=fLc*H$m>#M<C~GKFI!B4KlyBf{d?yVCL5!AZ?fq
zQimmA#;_|$9#(>+VJk=&4gvAQ(?HyCI+!**55x|y1Tn*#K=klF5H)-fL=Im85ySUD
z`0z^*He3oqhZ{i1@Fy^Nco+na5JAug4+M@lfQchMV8VzV1dL1s<3}RFxRGQ4M{<F6
z<Y!<RSqID`JArBB2r!PE2ZoWGKtJ*r=tlB^cBBSqMp}V-q#vk80Z@)IfMQe%<fCrD
ze^dqhMp5898VY<yr(-gJ_vn1!HM$CTj&24Xqx*sT=%2uC^eS*2y^nbXTt>@*^JpV*
z8tn$M(Gei~Mh1@G_`u<t4A_73#TbFzw?JU~Z7Q(&mV%iLq~DeS$+r!d-9Y^97!ZBC
zfVmBX-<|^O;*Y5V{BIqYLBJcs0qz(JV+%NA9vBT^kB!4j0j#kEOcr2{EyAn;jInK)
zgMdDE26F?@#vWk)1JtofOf#kjP{zgp<vSISzl$&~7&#z)w_t)Xv4HqJ4Ko+B91y<$
zhS`fbfw>Iu-~Yk9z?5L>0q*-J%vXT>LBwz|4gmS#jnQK!Vj?lgm|V=y0Q^{o*@-!V
zIgh!8d5kH*)L_~${r@lfANw#dQj9xBg@Kq*OdKW?vjDRiAYcpT0Ol0t8s<LcHKqdK
zKojOOW)$EM3Pu3%h!e&iW5NUh0uqf$#mvF{0*J`3m_3-|fP`Gc+{HWtWTY7L4)YOE
zkRd?9;Q<xL!PsHE01c<b1OPfN9FqtbxE#!4z{IV^YzHjdVa!>;#{G?X1UR_2m}<bq
zwP5-H5BDAL@pOzB2=J~L1rXw`K!gv$Oao$kI*{P!VO9bueiN|4@57t~w)iW+4xb0?
z@h>rDzyaR?9PwR1h93qp0tq+~c)*$92wVt0z?ERYOayLNJBT}B2Jj%v0-l7Wz>BaR
zcoTL3AHq@0U%;1e3-}S90DnROkP~Wwg3tz(gaM!;0-z=`fre-Uv_yBHBdUR(2!VkZ
z28_fwU?OG$GjRd15LW{$aSMRN17IBS6c|su1_Frp!35%KFp*de0*Or^h}aE+iKAdL
zi3~zW0uV})fiRLE2qzgq1Zfh8BuxcTq!bWMnhjz|%Rnq?1DHnI4dO`0Ks@OJNFdz?
zNu;MBnN$d7km^7xsU4(|2Ej}+0y4-fkV&=y*<=rpLso-a@;ES?90ul)<H1~VCYVQF
z2o{i6gN5X+U@`dsSVBGxmXfc5W#oUsa`J1if?NSsk(<D3@@Mcr@+eqKA%pc40oX{9
zfnO<pU=zg%Hd7{nt(2)?J0%6|pv(rlD9gYe$_DT|WjEMIIR*|;{sIRnx4~fwHUdp4
z1b<L!!Es7EI7t}*r>F=xLuG=qR4F)5bq5!yDsYJk!4+yKxJr!!*QpucZ|Zz-i@FNj
zp>78MQ1^p8>Yw0W>Q(T7ng<?HUxFvpGVqMr0A5hLz$@x7ctazBw=^CopgDjdnhz+U
z=|LH7BB-E6f+|`PsG;S8I@%KOp0*A&&~|_(+F{U4I|tfme}fL%BhX2E3%Y1k;4`fS
z^wN4kKWz+rq0_)ux(JNWUBEZG9DJvn5kL<{@bnmjNKZw`^q&wa{TGBm--xj2dk_x&
z4}?#@hzRL-5HbBJBBd80cJw;Lf!>bD=!1w013}yvOvIC6gLpIC5nqN1kuxBoWP~Cb
z#&kr-$UqE?`G}dZ60tHiBjd1EumHwMB#?0h31ZwsLKrWQFh(g7!Kg=~7@bHA<0~?a
zNkHP693+uxhs<DlA!$r4lFl5DWHG~$9A*MCo0)~oWiCYKGuI%Cm|KybnFo+%%+tsU
z<~3wB^FH!F<||}9vmE)A*@$drb|G7t!^jR63E9o!A$wU4$bOa&a)_lzj<O~o$5|1`
zpR6S0G%E)=$HLB2tp6dGS=*3ntV77(tTV`M)^+4A>t7^~^#*yssz4sInviF#Zsa9v
z6nVoYBl&DTQp9#dO4&Y01>1mBvnL{T>`0`ZorE;8bC4GH5~Q8I7U^VfN4nXEkY4r~
zWPp7G8Dc*`M%ZtVF?IzGVK?Cj>~0*HJ&L1o$T%j4kK=G0aeR&sPR!BcY&a8f_MAwZ
zjFW_O;pE^vIN14=^FN#)XB$qzIfT=2&fxT%>o^nVUmVJLjT_G?$4%rk;(|C`xKPdr
zE}TokMR9q!Sgr#uj_Zv};_7fI+yLB6Za6NBn}EyZX5)V1F2c>{uE8zhZpAI-9>6W<
zp2Dr>Ud65D=HWJSU*a}#OL5z{^|+nfPTcR@A>4i*0e6_k!5!n-;ZE{Aac6iM+<D$O
z+$CNZ?kX=1_ct#CcZWA0caOIc_kgzv_n5aA_ndbE_nLPJ_m+1TSHydUE8`X6s(5v{
zT3$P@o`>Bd_yE_+XW%~aCAe<BE3S{Pzzy;(xM6-UZj2v;NBF6DB7Y8^!e54G@HgN&
z{9Skf|0rI<KaaQL-^9!KkMJ)1w|EbJ72b#6jF<C!@M``jUN0cy%>q6i3LNnh1U~p6
zfgT?!n1GKEMBt+ZiTLS)Y<!|%5k5t*2A?k2iq978$Ill0iJvF9f?p)KhhHjqfnOmg
z!LJd#$FCQB#Q!Gvg5M@Y@VkUe{9d6He^BU#KPpt>PYA8}Gs4OEzl1UP%feLrb>STR
zE#Wf!J>drY1K}?G6X6m33*kBZ8{yyhLg7PvsqjC1rLYoTCv3tu2)psk!V!Fjh=lJF
z@$kJOd;AxX7k)&f#eWx#C*Vb41hOcOKo?~YIHLIkfoLT`D*BCJFZ!L}EILkb7hNQH
zi*6I-q9+8ksDNM))etPA7Q%Q@FCkDgMhFp83E^S^AzCaWOc(nSlEivKns@>sQyf8<
zB~B#F6=x9^i5C)<iB}U=iZ>J1iuVyVicb=@h%XU#itiGB7e6B$6c-YXiE9Zb#chPM
z;y%Jf@pr;C35{@5A|(7HaUwjBV81XD1L37)BH^thf>10;BveSU2{n?1gnG$pLbGHu
zp+mBd&@DMh=#yL`3`y=1zDb@E5lJDDB&j9RC9On`q>m_+j1g_5RHB1aKy;DHh@Mhk
zqMuYxR7ocg_0n*nMVdeyFU=%Qk}e>IN>>sirJIPc(%*>*(&NMw=>=kj^fob9`j|LZ
znonFLts*XyHWOD%KNHtWM~RzkNW|?nJmMZ3d*T5bFXB-f4e_MSIN~{*P~s(<>BQ?c
zGl{ot<`VO4ejz@#*+6_@vy1qj%@Jae%{gMZ%?)C$%>!bC&1+(dO&Rf{O#`vVrjs~m
zGejJ*#gTw5lSH(Yl4!QBB#y0uB(yb?Y-}fyWVTaDZnnuJZ`&M_!geu9YrBSIw%tM+
zXS<&iXnT?rYI}(kX?vG6&GsoN(YAn;W?MtbvTY&FvF#x(u>D3_YDXrmwBwQ1**TDY
zv-2Wtx6_dJ*g?`kyHL_GyJ@6Tc4?&Zc5_Hq?3R&k+N~%3W4D9!(C!fFx!oDk8@p?y
zBD*|Nx!ns=tz8MJ(e53o)vlfN$*!N&XZM3NWKScF*$c^ddl{K(??YzU>&OE80J4q!
z6tc`dj_hWiPWG{%OIF(dLe|@FBwOuwkpt|Hkb~{dlEdw<lVj}flN0P;l2hzU$(i==
z$+PV{$P4TT$V=^ikXJd-$m<=1<joE;@=gaI@;(P0`LII(`Gmt1@>z#C@+F6K@(qW%
z<hu^PkRLc~AU|{1Nq*ySm|Wy=hFsxrja=uDM{aU>L2h>_CU-m3kp~^x$fFK@6vSbS
zLUyE3n2vl3-_e00b@ZY*I%+6xj*#Nx7(!7w#!?K9sT9<4Hf5sY&y*0ywUkK5ZItPb
z2Pnyoe^SyNFHv$G?@;DDKB4^Vm`_>hSVdXq_<^$7v755fahS4CMxY##u_=Gbq?GeA
zSIQNcoN`NMqU6Z}DUW55lvlDuN`WksQYM>Esg<puG|GOZw99r=x@AWw1G2M}QQ37W
zBD+te$X-%evSO-GR!6m!wNag9eN<1`7}ej2Ow~H^sAea7YJig`HP}f-jc~G3W1WJj
zNlww!bf;u$u2T+mzSAP=&rYkTtDH7b*E{`A-Qx5Ib+^-b>H(*}sed><pq_SmMZM@$
zO1<Iqo_g1*o%+zJpZdb-JN2zIg<9&&r`9+-P#c^*scp_`YPYkMI_Mls9d(YT;hd9c
zROcKT$9W-5<h+Vz@4SiT>b!^M<9v*!ay~~hINzW_=lirt&M#?GoJ(ji&ULgz=QdiJ
zb1yB&`5SGX3yJo#3zxRa#g?|g#htd*MM2x+Vx}E(38Wo&iKLx%NuXVJ$)w$MnMccW
zSx$T6vVr#6We2Uu<q)mX<rM9`%N1IS%U#+hm#4ITmweiYOC=p~X`)kHKGE4OLv)cV
zLU(Yb)7@M}bYE8)UG3^aH@Rx*<6R*=*foS6;Tl7q<~oBu!!?(l>AHwM$8{Bbk?SV<
za@RfdwXR3$n_bV*ce!4tA8^g1|Ka+ae#W(ke%ZB#e$%y?p6B|R{={{d{>BYYFLq<n
ztK1~?1~+GVo0~7a+f7FwbQ@0}a|>k<++rDYw-g57Etg^AwwU4MwwmGPwuzx|+ru!p
z9c4hbvy4e@*BRk%d5l=M=Zs{xLPmyLHDk8h2gV||F2-`VuZ(r>IL2mo24lCoh;h(e
z#yH{b%{b?-VO(`b8Mobo84uj2GM>99G4kEB7-jAY7<KL|7$4j>GCJLNGWy*QF-F`^
zF>&sfnN;^XOs@N5rqumErp&#Z>FHk2RJeCA_3r&l=sw1r<UwYJdvKZ4JZzZB9<Izx
z4}a!Q9tP$Tj{xRMk1*y2k7>+p9;wXVJ!UbFcr0d~@>tEh=&^};!(%t|p2rd96OS{@
zHy&4+B_97Ut394F8$I%w9Uc|TUXKRmu*XLh;xWLYczkDZJSi-RCzmDjv}JjEy0H|V
za+bl<z#8WnzzXsVV?}sQV@=1RG*UcsS=pY8So1trv6g!N%39;Oi}jo5Vb)I1)2suY
zms!U>@378!K4x9@e8alqS;l(k`JVOCvyD~g*~_Z*9A(ve5m;?rEY@c)32Vs9iS@(F
zhfVg<vN>KTTjCYWmU%_7J-rgy3a?DI!D}vioYyjTu-964l-E{vyw_fKn%5ufT(5KN
z1zy+Lzj)=b*Lgi-Z}BQ%@A0Z+ANFcwpYr<1zUVc;{@ZJeo##zvKlA3W-+J4y%e-CK
zb>6=07H=K9%Nw!>y(hE3dr#$%ypuRA?@W%!doIV(dl|>Wdo4%dy_I9|-pd*1eT*~N
z`y40A`x+<S`yb9s@28wu-fuaJyel{>yz4pZz1un4y!$wNy+=96d<dK~K1|LPA2H{)
zkBsxs$BXmQN6jhnv2dz<0yzyn;hYYiI8L8W8fV0378mcch)efb#TEGc%C+;^$#wHN
z$o2C%$<_H><f1+|x!4pVH`3<?H_oS!o90u+&Gl*GF7)Z-uJ9S)uJ;+^Zu2E^_xZB9
z$9yH+v%XH;tG+(mJH8t3BVQ}`weKWuv2O&o#y5`p!8eWD={t)%;Jb)B=DU(d^4-W|
z`R?F}eGl+tz9)EIzJKwQzBhO#-#p#~-)Foq-+W%IZv`*ex1N{f+s>Qk+sj+#JHlJ*
zhv#kaWAOI)33*5S9C)YwJb0J=<h<K{2Hr!z@w``lA-rP0XkN8n60gZGlh^4tmp9<|
zGjGgq4WHz<iO=@i&6oHc<~#YF;(PmD<g5K|@-2S<@&o-|@WcHI`P2O>`Kf*l{9L~d
z{zAV#{tCYl{sw<Mf4e_}zu#ZTKkjeOKkx6(zwR&R-}Be=pZbsEzxAKYFZYk)*ZU{%
z+x^q|z5cWLBmRp8c>h%bhW|!^(0_-(!T*53)Bm_Y>3?2e^1mjS;Qx;x%>RiX*8hzl
z#lKXL<6kRS;NL7*?*B=!-hWWA-G5B5UrrJnm$L-t<zm4NxlE8J_Y^#nD+Kv+qo7hg
zUeF*95p>9>3i{=Vf^YJ4AyGa@$dWG>O604APV$XHZ~1niM!sKYmH#0OlAjYs%C8FJ
z<#&YX@<+ls@>fDEC|S5hUM<`tZxrs4e-s{(_X$tSM}$`tIN==yUHDkR7rs&03d<C(
z!gmT^VXHzT>`_>R!-_x=UNJ?)P{fKvie!<aB1`0@m@85#eim62t3`o|-$W6LouYWf
z0ntpwanT&bInffuRnZ#7UC}1RBhenkE71`}k?4$~N_17xAiAq)7d=t*i2hRyi^`RV
zs9s4GwJW)zKBZLjP3a^iD!s&PrBW<a8pY1a@nT=)WU)>eC5Fm)@nmJ1I9i!2PEsxq
zXDNRX&sVM$FIR3BuUGCCZ&w}?A5fkYpHTiKzM#A=zN!32`~X`idZm0NE>;$aYn4^v
z7G;C@v$9?MRoNrKDZfe>${!MuiY$?-*b;A*SfW-rN~|gmNs!845~b2f5>==qQ#DC4
zPZcg%rizuUQzc8bsWK(|RX<5is1{2us8&jDsy0X-sJ2R8seYG~sE$bLRHr1Zstc0O
zsvDAF)jcU*^;pVOy_SkqMN%hKmDESoAl0hcq)_!)I$1R&jaGe^CaX!(Y&BE5KrNK6
zP}@s4s$Hc!)xOfhYPIyV+AO`I4v^kehe)5Oqoi-u@zM%)s<c6!BmJnJCmm2Pm3~*R
zwxOthwc)F`+t{o3*?6dr+9=hhY|QG5Hi7CJHWBK3HVNv-HW}(yHgnZQHp|qNHtW>&
zHrv##HV4#QHYe4CHW$_3Y;I}rHV-v)n>QMsO_@e&^IjvfY1eq#^lRicV;Y?;S%cbg
zHG#HvnlM{;O|-2-lW1$!%(M;E<l07P=G(?=mfB`$*4WO~{A#;Qv)y*RX0Ppb%@NxJ
znm=v-)LgK=q`7W;TXWa;vF4%ef0`Gz<(hok22GjmM@_Bmpr*<8hvuUlRnu!H(0sLX
z(EPCT(vs}dTBe;<E3gaJ+S*OkI@={{z3j5J3cH0`z1>PJYWJ%)&~CRj%<hOb+U~42
z!S0$i%`Q)yZTDO|*RDvr#I8oW(ym3j-tMz@i`|HJw>?37(4MV5ZZFlIv3J#8viH~i
zZEw`xv!AGaY#*+DWgo9Cuus>P+t1b3*)P+6uwSqJXum_-V}DRPWPeKg-TtzUXn$8n
zw|}bR+2`w|_EkEWeUr}JzDwt4|5c}P!0Aj5Ox<_~i7wc|Sr_i$r;Bwk=#m@)bTb{M
z=yDz6bn_f$>V9_kNw>;jnQpzqdfgU>?YdnK2XzM=PU((0T-Kd-xU0M9@Kkr*p+I-n
zp-T6_;e+nEL$~ffhhbfbBVJeK$kNq2N_8!cuDVV~xvtOAsQc<TQTM|!LQix|&@&t}
z^*qOUdWqw5y`$qsy_@4My|3dDy~^>7-r#sm4;}OLfsQZqp^nA+sg8B}IL9{q498x5
zrsFsLY#CX<K*rNAmD%f8%RKcPWNQ5u8LHnUo2)+|i_ssG&Cs8c<?8>EE!JO?t<m3>
zZPDMC?bAPzozTCMUDOxIZtKfskM*^(xB5m|rM^wpr0<e->HB40^}|kh{SPOWf#@VP
z(4AZjJSVw9;$$*7I0YJ9ogxk1PKgGEQ<g#Jw7_6-T4@My`pppRw8s$cbj%Rrbl#BQ
z^tU0^>4723>5XBwQ@LS*Q-fitQ>S5-(-*^fXT-4CnPJ%JEH><Ob~YSw_A{JxHX6=4
zPc&R|jxgMCPB7ec&NMu5o^N>Syu$F>`8PwM^BzOF^D#rM^Layq^WTP6=Ld#Q&TkBT
z&gF(7=LW-=bEgsS{KZIhL5wUHrcvM`G1|De7#&^wjczU`qmN6VQQ;D4)VU-Y%`Vx-
z@h%IEK`yI|VJ@4DQ(g8N<6Mp#lU*(t(_L;Eb6g%9=eoQ#E^?_f{^HVPT<y|r+~6{7
z-0Vs)?sVlC_qy5|54*Y>kGrajXI!nu3$DS&YpyZITdpa_Jl9!9Y(>-f+;y$-Ki6%>
zBG-e)3fEJ{TGuPa2G@JWR@djoPS+x1k87Rri))*4)V1FPT)&%0Zd4Q9O=#k{$xI?Q
zUz4qy-XwDiFuA#fn|$2jO$xV6lh$p%$>g@u1l@i!1-k7qg}D7;ig5eO6ytWw6z}%P
zl;ZZ*l;Kus%60o-n(NkWTI4ojTINnPt#ap@*16l6Ho1G6w!5oMd)%SvfP0APsQWb2
zN%u6<S@)kz7u}bcuDNe8-E!Y)y61kx^w9mR>6!Zt(`)yCO$F|+O{MN-rYiRa(>wQ1
zrY83xQ>zEw)ak)8^?2Br20h$NBOXfA4-c!E;1O)5dc>Gn9w}y?$859MW2xEBW1ZQ_
zV~5$@<B-|g<BVDEaow!(xNkOkyfUL6rRD&SdUKFRr#Z~yi#gI0XO8t`nG-yv<`hpi
zbGoO}oa1RR|Ku5LUf>yH{@F9dyux#~d5z~%^9Ij#=1rbE%-cN=oA-F0G4J=hZa(7q
zulcy=Yx8N(GV@=a4d%<9pUgKrhs?LV@a8-(w)vr#t@)XkyZM!u%AD_onv1<c%oSd-
z<{Gaw^LwwK%pbgdF}HbbFn{veW$y7hY991DZyxr#X&&=>Xu)~?XCZl2T4-J$ENriC
z3*T$RBK9U(?7VpvnYV+*)!WPB<*l{&d5^a!y{A}o-tiWbccumPo^J{8UTK-+y~z^l
zz1I@qeZms$eaSN2`;H~i`>7?>yU>#1U2DnlZnMns?zhbM{$W|{L$mziBeJaWaki}W
z@waUBF<CbIOtNhEnQGbXGsCjaXO`uV&l1ZqpS6~gKHDv4d=6Ru@;PI<>~r06-RED+
zEuYtxe|*X<|N1mq9{Y4zp8E`2Ui%U)`Mw-Wv9Fz_+}G1m?W?i8^Bret@C~yx`^H(?
zeKRbdeCJzwd{<fqd^cIX`tG%i`kt`-@V#Wk``)#ZeV<wBzC~7+Z=IFr+in&44p?pc
zfYsiQVRiD8Sl#?wt)6}gtFNEMs_+Z8YW!lXdcRbw*>8>&`Yp2t_-(LG^4n#d?03{U
z#qYc|%I~H%#_y3e&hM=?(XYyy;@50V_v^7{`F*p_@~2vV@)uec_&Zq_`}<j!`5Ub(
z`~$6P{G+Vv{FAM}`sZ3V`!BI>_g`z><-gtfyZ<5U0sphs!~Qp{fA~MJp7eiXJ?&p%
zJ@4OSz3AU<z3M+=y&)%AZ^`-Af8>tV`*I)aL%H7iL_Wd#LLOm#El;$*m1kRv<cqDP
z^8Z;Y<lC&(@`KiQ^3&D^`8DeY`F(4v{I#`1UT*D@H(Gn-UDkg2u=R_Ah*i+?tltz4
z)*lLQ6tB>sBt-y9RfMAqMIy>pWTQOAB2=hYgGv-zQCr19)Io6?by8eIT^09H55+6g
zTTzbsDH>6Qq6<|khEbi8h#HkV)S`4iq0$=-Q0mY?<peZX8G(i<6VWNkY&2527>!o`
z51ppmhQ=!oqDjir=nUm`G)?(0nxTA+W-H6lS;{7Kj<Oq_ryM~Ss>tXP6(3!yazvM_
ze9%=Y1NuMJM0A}h65XguLN}>$(JiVa=yugwbeC!ex<_>w-KRQ>9#q{x533%c$5j8J
z$5oZ+pQ>i`jH(Acr}~CoP*c!LY9V@6?Sx)e`=K}0CiJ#?68evNDw?NGK_94RqmR@}
z(WmMS=yUZh^p*N3`bPa1`c{1lEmS{7i`4~anYsq8P`9F0>VC9V{R4fcp`#5N3EHG_
zMVmDWv`u40J2aEgPE9P@rJ0HLXy&4Qnic4P<~MXm^E*1MIf0I9E}>(ZyAWueL!71<
z5;X51N%Ij>G+!W1i-$}t8?v>wkgN5Ce60owwd0^zI|WL$@z7421s${tp-j6PI%~H=
zSM34lu00Jswb!7x_CEC0zJ~tVa;VTYL6x=}YP2Izrz1myjt@;b8MNqpA*wUNak@Yl
zpo@YNbTeR}ZWavEErpYH>tU#F7o4Iy3L|vqVU+F`oT_^aV{`>@nyv=M>Dpj|t{*1q
ze!yfs1E%ODFir0UXX=$OLyy8NeF)6aPlvhsbU0f-5B{WI3FqoJ!TI`qaH0MrT%^AO
zm+0@orTUj}nZ6V**Ehfw`cH6`ei*JX5aIs}T)58Q0M{G5;YNcV{%V*2HyI+~W<wI(
zYRHA#3`^h+!#cRrumkQk9D#cb=ipw$O}NkS2p%xx!-Ixuc*xKSj~M#kQNs`Thmj7C
z8zu0B(G~t_RKin6D?DusfoF}=;5lPDJa3!_FBn(Ci^fgxl5rorY&;3C8n3`>#(VI(
z@g=-rEQL3X4e*xn6TEF4hIdRvc-O>(|Ck(Lp2-K^H|gQOrit)@DH1+3CBsLiT=>}Z
zGkj`V2cMaC!sn(V@P+9-d}+D~Uzr}m*QR{<##96UGqu9Erhb@j#x~2%3|MHE!XmR9
zEH<lPi5Z2Z=1^FM#XgjqGcfaEg?SaMG;fAg=KZkR{3on2Uxl^i`>@XZ3R4c>nH%AI
zb2qFvkH7{C8N-K-78z`^_`(ksBPI|wTc*MmOA2hY%*HH(ZI%tN-Le~V40c#9z>k*O
zn5VGQQUpI)>M$L!%Q6VNtT@<hWx>x@TZ{+nv1%~mV6SxwCIR+YvoMQbzjX~}8yv76
z#GHYH)*F}y@Qd|7OeGw$He-4)WAH0V#facA>VlDDEN}!3#>8UM;3zs5vmEmq{D$tu
zoWNYh`~%0(7nl-EJ?0bqj(&yTArZsHIAFZt52(jX#6)6}F}awZG3&-*d;6FpnDdxh
zn8%m`Obw<D(?1UU|A&cvOEK;k6$WBLF>#no%mU16%og}#+yTrf%r(q?%xg>qrU`x@
z_Zc$^zmKP21Q;hcHr^j&!USQW;kWUrm^qkVFu%gl@p~}GF&E*;_`8^Am|{3Q{vGBc
zW(a-_z+*UYD8LTmh0($<0RfnBI2e$K$$<j_i!p0qf53LkVb~XN7V|gk4S0lk3wr{p
zF)i?OKp*Bi?4Ce}T@%C@SNLgy0%L`p6GGs}3DYp?uw%kJ*gjz;W)p0iun)FQIElFe
zTPEbe<_Rz1hY4kv2G}&A3pP#|h7A)*7#^&j=m_6W^udOp4X|$FL`)Q{oj3#5Oq>O)
zCoY9m6W7DaiMwFM#G|l$;$N6sux#QJSURx)mQ1XL#S`0L(Zm5*7>K>8Kqkx&w1IB}
z-Qj<MYWOA)!q<Ue@Ks<Od>NPtUj#0I&jVM(XMtPb)4&7pao{QVDDWD57<eB(2z(9y
z4J?QE1Djx8U^o0Ha1`F1M22@J3E=HXGI(o}AG|rq2yaZ91g}q;3a?E{fmbKZhL<NT
zgO?_4fEOq2h8HFsgXbq*fafONhG!=|g{LPK!c&v#;GdJ);fYCu@OTgc{|I8iqd_+C
zNRS6S6r_d+gT}!FL1A!TP(0illnM6)Erh#+R>Pe^Tj7qN18`f=X}C4$8r&T8FWeOL
z8vYto0XGIU!Sz9(;kuwv_`hH>ToWvStAb^4MX(=S9&Cimf+xYH!BgRq;1swhcs5)Z
zybR6{-T>zY?}k4GAA_@l|AM)}w_#536POiT2s46f;mqK6m=-($Qzm0+6_c4Tak3O9
zOm>HHlT~oqWC&v>hr+3o<6zWeEQovZd@N6C6%3uc8BU(O9|leS69!Jc3MWj?g8`FY
z!f}(!AUe4LS|)cv)8t`j2q8gT2oGvP9H1)12P#7J&_84%^bLuG-XTfQGb9(fhb)1v
zA?u)X$POqAISd^_&Oy77zo9hb5fq2Kg~E_3$Pa0O+>l<#4jF^YP#UC#iXbJ_1(HJL
zkPvEyxX@q-LSxXe&{T9Z^e1#U^cQp}bR#+tx(DqG{R8a@y@+;&-a$J<pQ0V1MQB@S
z9oih)jy8o3q77jP`Yw!#)`r=jRblREMVJa(oPlU@SSVT;HXVH%mVv$rn~%N<TZujo
z+l)R9+lM|1JBdCByMpG0-9!Hgdx72#D@AXH)uY$LI?=0PU(rib2<U|=9Q522JM_#H
zFZ9nTTJ-po@#wKB;ppKh3FyHoS?Ing3(-AO)}XtlY(=+EIe>1NavI$<<r<3RrlISm
zyh8ssr5s%~r4d~|r3+m;Wf)x&PC^%k^U!(W4(Ob4A9Pl@9?cG)fM$e8plRVr=#20j
zG%0*B8Xu0Gr^2_P(cy>C$nZ1hl<@0lNcg{KaQGWEFuVc{2ya4RcsFVZA4QE3WK<Wy
zN7WIIs3O7#^@}i|-VqZ~kBCUrH6jUhipW77B9@@G5o=LN#CB8|aR}u_oI%+UH&8~z
z1C$!^1|>yQp!kR;>yL<T>$iwe>u@C5`X!QY?T>V{_C)$vyCU`0j>w7D*2qZfhsY#r
zLu8KiUF2eGbtHB^jofA}jXY#6iacX|8+qOOI`UuZi^$j3Cz0jWhmnoe`;lGNe<DY$
zx1vba8&N##)hGw+#VBv<`6!+BbX0)#WK_8IkEjIe;izoufv82+-=o%8cSUWrZjU-(
z-5hnw`fJox>$<2s>zb&S))i5u)@4!k*2Phs)&)^R)}N*lth1(atXWg-tm#udttnGA
z*2JmftZ`GrtT9vLtWi@ltW&1Ww@#kA(mHACCTqady;eB&gw;Itl2t$Tu2nPjnN=~h
z$m%<_&gwa}-Rd@V!0Hr@-6NtIR-0&vRTS-N<wYy3tZ0js9vy5YN5@$4(W#an(Q_=L
z(aS7fqc>OvqIX$(qK{fWMW4s2Zf{zeqaRrsqTgEHMORs>qnj<|(LI*p=uu044B7HJ
zhHrTu<7jyt<74?ZMsN8iW`gBbOoZinOrqs-Ot$5(m_?Q|F>5R*W42n3#q75niuu#B
zFXoD6cg#J@_Lvuz%`qjGjWO>nYhylIR>gd={1S^;7RNFz^JAr!Ik9e*oLHqLBi3q3
zjh$>sjE%8Ok4?2i$Ih`t#4fXh#%{1oirr-ih&^IKW6xPkv42~1u@5cE*#9hkv6U9D
z*d~i>Y_~-gJ7U59%(aN8@htpl_7?UuFAHs&)<T*#-h!JJW*(asXC9uGVIG_|-`q28
zrTNpe-^^{(em8%ZcHI1a+C_8CwA<#2X-~|>(+bS_(`wAGrnQ)#P3tv3oHl08n@%;~
zo-Q!om@YG4p6+Y@Yr5Widin(O@#zufBhwSj`=@7__e@`C-adV`dDHaG<_**Lnb%A|
zX<jk?lKJQ9cg+i?KQsR{z0jO9z1EyQz0I65z0aI5{ku6fj%JRG6Pm-~oXkOSe&&EU
zgBgvRXg0=0m^E>UW_et;**k8b**$Kx*(q+b*)DFMSsZuL%!|8ZX2sn#Q{$eR32}v{
zA91y&k+@dVU|gT6CvMEt8BaB}#tTeM@iNo9cwbXhyxvqAKfzQGA8vXbpI~|xpJ{p+
zzrb`aex>PF{3g@2_}@(z<Byxp#$Pa<jK6I<8vodIAU@x;C%($GJ-*qrDgLu*UHqtN
zRRYPhEP-cQlwfa~o8V>2P0*M!62_TQ5<*S!3DZq62{TO*33E*$3BQ;E6E>J&!Y-33
z;fP6_aL%MixMA{1cwll%cx{p;l$mT38cd>uP7^0#$V5-XnMjFD6G)UAM-yF*UlJ9@
zo<y^;GjWo!HF2u3Au-ulo0wy)NL*|zN?c?7FL8_UdE$QKqr{WOyu?e!TZwm#*Akx^
zFC-Qi&m`6uk0-Vm4=45*_a=Tb?o1*ZHz)Co8<HH1tCPHpza(jli;|#mZc?Z*Ckac>
zNlG&&C(SX&B`q^fO<HdZOWI)!N;+g5pLE7(PP%5)CFL0vNiU2(NhL<Nq<2Qgq;{iC
zQom7<^ux$XrWvWpLL)v|W*AHMF$^W^41LJ~hEK^;46Vs=hKA&HLv8Y0LwWKqhQj2H
zhS$lv3{R7f7#<{_HQY_UZn%+r-*74UrQvLHso`Yud&80B4#U3W0mIJZABN2{XomGO
zgoaf!WQL_Pd<+X_=nS)G1Q@brOfjU+h%+S2NH@gHm}>~1@rxmN#s&k{zG<+`IBd|(
zIAc)ExMuL4k!Nt7@xtIRqu3ysQD@-IXfx1f^cjdV#`Hf@DEi?PzP>-jLEn|)rEg2o
z=o?d@zBVO9U!D@HFGxw%ze<^{f0FXE{(j0@{q2-(`fDi%^na!NsXvu+Nq;Qmj{ZQ(
z6aB7~eEpV`D*c9(5Bk+9-TI{|!}<lO1pVw(wmvges-KbSs*g*R>!+rg^r5MN`oPpk
zJxop18&Wg%s?_;<-_#X)x71(tj;Xu#lGG!5Ug}vrBlWtTn0jCLBlV^3YihBsFSSnB
zncAjnN$u0sr;h2W(#X1!G@kCiG<)6iG*8`wG?ngdnpJl_Em(IkEn0UvEm?OgEk}1C
zZINzQ+A7_av`xD8X}{}MrTwA%Iqke|UfSQf+_VR}nQ5<dNol3J*tGY$@U(Vaa9Y1^
zeA;)NX(mOdnaS7r&2-SY&-B#EW~z14nN}TdX0VPvGg?QSnXLUjGe<i#bD_3p<|^&S
znVYm9X716}%{-<ppLtGOF!P4?)y(_a$1`7Q@69aH{yno!due8y_RP#)?eUr4v<K5k
z+TH0~?Ur;~?fP_g?MkeZV@bMMJ2yR0o1Gr1O-oPECZuO-qtoYU!_t>)1JgHX(exc!
zeflA-BK?%sEB%VrIsLBIHvOqqke;t)rdMjQ@?g!6^iP_v=|h^{3`FxWgRW`H5NT>N
zWSX)JA5DISR`VhQY93~UXzpgjXs&0>&|JvK)%=;UNOL4(m1b|oCe8MYJ(^!Lj%wCq
zoYO4LxUQL>k*CScc&?e5QKU)CsL@1cG;6{#K5GIqhBas=UZcxoYUG&`jc2B_MwaQT
zk!I>Nyv*?$dS<8wpBbzEmYJd+%*<7HWiD2?X0BG(XKqqgX6{iJWgb<($~>!noOxY+
zFEdYlBlEfXVrHTGRA#mMXyym?zRWK5_RO#9U$b!P)maSn(kzjBUY1OqljW^W&C;mj
zvru(ZR<JrGYpOaRD@kq6%2KPd7N~u*R;XRGHmdEjcB+M0ht$lhQ)*JyW!3krJF20q
z$Ewd+|Eb!t%2f?n^{T3@4pmWBzv^|?nCfvhS#>X)tGbbGqq>mosydbJuR4-#Q2m}A
zpxT-prrMA_O|>#RRkb*Kmg=YM#j4Eg)vDy|O{&=J-Ky~HBdST+XH;nRRh2ILAC-Uh
zQ<X<{zREGXLM6^_P_eT=s>s;`${*R^m0xox%AOpqvOULE*^uL=tjduqi*gLgS2+R7
zM>%22e{!ZNujiyH|H{c#p3GUKJe0FaxjW}q<>s7S%C$L%mA~YiRxZf7tjx{1qfE<r
ztc=fjqm0TaQ%=r#uN<G#rZndCDwR2-O0Qgk(kYjvl;%p5+*~ImHP=Up<Z2bexu~Ki
zH(1f08>MK-O;l9nW-5wu=PF+1E>k?pU8}g8yH#;Dcdz1H?jMTdx#tuIa<40P=H@AW
z%YCL;om-&zIk!?VH@8udmHSbVoI9Y1%^g!rnMGCv&f+L6vuqTaSuP6SS-uL_SvrO7
zEU4hmnyjGDnySFfN|KMv%9Qubnk)Y}Yni-p)>?V>tgZ5*S$pNLW*w71nsrWoXVx|O
z)mi_@&&_%&{{!nV+dr#9zI|4`d?VI#wrW<NeDSPN`JCAVdHQUoJaM*IK6SQC9x~fY
zK7O`ZZk%nAD`p4EJ!gl@WwZZ}sPlk|;(FV76a|qgNEIncFZQnNRTQO3N9jd+TekO^
z8*A*{*rUcCO)Rl1JF~m=j`Sj3L7GUBCi>m|&iQY0&U4}+vO9C{`@YZbne5I4FE&Vx
zS*)3wvRFBlxo9dCTQrh-U{P=CiA5c$7Zx?7-dI$T`e0E(>a#`C)XYV%Q*#zQPAy$@
zFST~jwbZsn=TmzY9Zwxzv_Exf5tgRBh?S<bC^gM+QEZyUqR=#lMSf{37P+T6FWQ*4
zb<yfHpGAw)f)`n*#Vneima<4Mjk!oYO|(cUZNJk*+Ht4BwDV4%)2=(Uq}_L_Nqg#4
zn)cQyCoRh<Gp*R^Sz5KzgS2L+n`vE6m(spEol2W<I+(8H1k=@>IO%#$)O1s)_;eem
z@btw_0qJX;JkmEgZA$lWT9Y2&v^YK7$tFGC$uynnq?gWdQcs6YO6dn3C(=(jeoepR
z*p+_Mu{r&LV>Nm<VR3q<V^(^O<J<I7$EWEvj`!1B9IvN;c08Xx=y*JR!f`)U$x%dA
zcVtra98;+C9b>50j=|K$j_7%cj$5f49i6G}jw`5sjt<mNM+<7KqaiibQH#oQRHkAM
zQ`G$q!_?yrJ=F6KZPaTHwbXkKrPRj`In>t<nN+F6Girgu18RlC4QhkK1!{-G32Lvy
z0qTeYMxAnCW+*$PWN13XWEeOEXP7&9XV^NpW-M{okg?WbdB!FOy9^Hp^9+9ngN!f-
zjf_}_85wEzlNl`g!3@m4D`UTXbH*|I>Wts*i!%POmu1|wf1UBj{&B`j`@0#W{nd;-
z`?DEk_D3@6?009h+Ve8H?Wq}q_VF1L_TjYY_Wm?Adv}_yJ)q6AUq!RDcceMmFQl!o
zH>Pc{*QUAJtI)RFq34O(4bvj*x@ie^tu(4#4UJ=0Lc{H{XusLLrJb;QLOXAFmv+tW
z587S3v$RKcM`*9?cGE~Z9xcy~N-MLAr`6hp(OT^MXkB)0v;jK`ZQO1peVUyEUDeKl
zKF7|GZe*uPx3HT*x3it3FSY$jUu)Y*-(=fFcekyi``H%ILu@7V7~7ZhWZS>#blY2W
zzU?LYZrhXeL$(L#r))9$MO!BQhHWzazHK!9iR}*hYg;cmY3oAIvt2_kvt3NDwY8$R
z*v_MO+0LO4*v_Jl+5DjYv>9fo*mN_rY+4uwHq{I>n_`BIjf}C#<~3uL%_9cI<~C!i
z&1HtS%_&BZ%|S+l4bF(SVKLHeQWz|oXokpU2V<X&7vqSH3*(H<8pdUtMU0y^mW;n_
zj2TaD<}lvas4yhfQ;dA;Ax4??XGX1cGo!`2iqUCZ$oOI{VT@Y8Wc;xHo2hJllc`~S
zk*Q~Wf;r!MKhx4$$aJ)(GnZQ@FxOj$GhM9xnI6_|Oh0Q1GsJoYGuqmonPhFw%&^vH
za;?>wxb<}A0jn|QF{?i2IjeT&6{|YtO{-Go1FLN2Q>(YkH&#!W601ARJgY0rGON?f
z8moiMW-FZe$%@77vr1-;SVb|vTLrO{tUOt2R-0HlR;yS>R*o!ls|74uD?`>|D-G5v
zD<u}ia-8LA`Gw_W*})31tVfTZFJtYp%w{E9zGcxYpRl-=cUjQ#3hRL7Y1T2zgRHZb
z80)enll7-%GV3qPNY)d}K-Mcu4;EnwSUHv}S;dy<x!RWItOiScR-2_7tJ`uK>+8Z%
z*4V;c*3X4)Y~_VDY>kD*?70hN?0E}cu@@}-hi$j;CVR=ki|o}4kFzNY_px0U3fNu?
zGuQzO<JqALL)kG4ec6c%UD?!y>)GsuOW2}?*6h6t=dlkjoWnk~P?>#U!FTqx1z*{>
z7j&{8E@))`yWl<h&4OIEWWhUj-h!v>k_C6!=>H0{8yB2rw=X!z?p}bg2Np2cqYIMQ
zKNduAW-bWes4Z~g=qzyN7%f=NF<)TIv0h-xaay3uS+QUiXPw0l&L)c?j+;dn$J?Tb
z6J$}r3Af1O?6MGZk}dw_WLVtea4i1dU>0XMdo2!f4qITHlNL<Qd5a{@Rf`DDEsFro
z0}D6K6ANd~D~n|uv4t%s+hRVa&_ajv-a>^_Yd*zkHXr1CH1Fi}m^X3;&C5As=DD1o
z=I^*O&7W}9&F^q^%rA2d%};U7%nxv_%!OP>a~gM<c|3QGc^DU%`*K~)UAdm->$v{r
zi@Cw(mfT2lBW}F87B|&=2A6I&&gGi*b8)kF?mn|x?qRcH?nyH#_q^Fl?p3pg+?!^9
za_^g+=RP(&%6(zBoBPg;!<Cw)a`Vihxg};n+$u8<Zi5-%wwkTrcAD97`^-$aLuR_%
zakE+6pQcm1nWlq0HPcR>j%g#$(6pRqYMR5dG=0mnH+{@oVtSjm%JdR%gXsyLi|Ia|
zn<<~?ZA#?@n#S@%O@n#SrrUW5rY^ix(^WjWsRNH|YR<z<^>}+tXY&rt|H(Tsf0%b}
z{%79h`AxhV^DB6F=I8Pr&VR>yI{yjp)%-g=@%+m?+5D5d{Q3KNrSthb^eGQs!~9rY
z%lu&8r}^7?z4KjogY#GMM&~>5rskXTmFDa5Rp-y<YnuGz&ovq18=G|T%}hS<txVqY
z9ZYigOHAJKSD8HKuQ$2P-(+%;zs=-0-^*k#-`|AC4>n2TN0`L$V@-DOlT1AMR1?5w
znyldSP3-u%i79`di4Omei3<P3yzl(8^9J~r=6&Q}n^(`jJ+FlS*E|{j@w`|3=kp%&
z-_E<iC+Gdn&z^UfUpNo)%jU88)$@}04f7)SE%W^OpXP1l_sm<*ADFj<|81Tne{!CY
z0DW#;pgeE7K+Skmpl#eE&^K-o%rmYOm>cH{tc=A12ji!LCB}CJD~&G;))}7^0ONfE
zS7W}w!<Z`YG2SHzG~Ou)G4>Qh8E+KC8Lto|8`}w}#`6VCV;up{SXqD>O$zoHeGwcq
z>JS_=sui3zDi)kKk_fICy%5|m`b%)f=$hbx(HX&Gql1FyMk2u*Bf5YviWg)Vg$nYG
zyagpjn*|j{s|B@2j)D(H=7Kh(xq?qds)8QFDZzl@pkT!ClVHNILGaVCR5-&>CR8<i
zCDb&0DAX~$Av7>NCp0lUB(yNZh1P})p}k?EaIs;SaD}0daIN7MA;oZw(8bV6xXsW)
z=w+xU^fjC<3^Mp33^f=OMj3PpV+|UFNd~3Dbb~A*-QbmwWAIQYG`Jyz2IqwP3=Rno
z8sNfX1`Oe8g9PF424TX>20p@T2AhSq3|0&88#oI8HZT`HHJB@WVW28}t3M?q^uG$T
z^gjyo^y`Ji`X$10eW|co|Anw#|ADYc|C+E}|BSFx|2JW;zDPKrPZN&l#|g*vgN0N2
zUZUyxn?%a`D@C*Q?L=Do^F_M)IwAvo^wE6136Z&8zsORrO=PE6BXZI!6fM;wM62}v
z6|K{|E28LK7P;u16m8YpC-T(eiG1|ZL;-ryqMdqyqA+x;{AfLAQJmgVQIejOC{52u
zMAOp{vGk^i_;bIBu({o$-E*5n`{%wF9h#dXIyU!>=+xYQMCa!IDY`iKchS|kM?^Q~
zLecHHOws+hiK4&fhKZic^$|UvyIJ&l?rKryTnCY4u9+x%uC6G5u8OEwcT!ZYJ0Pmk
z?GV-J)`~vp7KvJPNl}OHGf|iBJyEaj714n1NfEjelxR$sCz{kv6aCbU#*}meF%?}m
zOigzKrm4FG)6uoW^mPp}V_kJ@zV0uWh0ZW$rPGDk>NH}GI%U`roh)pH&MR!S&O>ay
z&UFmvoW)#p4q{t%M3}n{4co30hxzFQV}UweSg_7UEKFww7Nuj0#p;+~2|C(Xip~ry
zea<LGpVNb}<}_oxITe_2PA&%Lyv6p+d4wI9a}zr>=R9_7&Jpb79EhEn!^F<dNyIMA
z3B~@H<Bi>z<AU9qvkJR6#~yny#}s=sM+bX4M;UvrJ%PQ}?!(?`w_=2L6(-fr$8xkY
zv3%_(SdsQ^tW5hNR-t_qtJeM%tJ7v-AGDLO7VU7XUE3G?q`d|Eti2lR({{iHw9T*~
zZC&h}whA_`HHm%K>c@U+wc$!y)wr@&0j{bg#?`f+;#yj_aUHFTxSrNA+)!&bK2M8{
zn`$ND7FyxBrIs&lqqPOM*II)+X*u9aw9N43TDtfuEfsvN<|MvBvmXbVZMchOHSVfe
zfV*jC;vSk$@a>wnabL}gc!1_ne23<*c!(wo57$h>BQ?YE7)>8MPIEJ!sJR+X(R9Gm
zG)?ggO&y$}sf@EV#&NDjA1=^n#W9U49DPp?-=pyk->>l)Kd5mFKdf;cKc;a6KdAxn
z(;5u?oJInEK_e8uq~VQU)!2kz(^!fBsbPoT)-b{EYG~tsY0SVMs*mB1)O+wJ>dp8w
z^$PrjdJg_t{SE$B{U2Pcegh}f&*3ulLwL5j2+vce;RWh(c#--}yj0y2FINY6rTQ|w
zTHPA2RX4^P)HU!A>eKKRwGq5ctqbo^Ys5R%%J9!>GQ3CaCElm@03T5M10Pg7jSs8s
z$4Axp__$g+KB*RsPpJh$^gTv6U2Q#_p|%(*t1X1H)b!zOwb@W(_7v2b{T0rc{SoTU
zu7!HDi=e@55*p3^7n;nz3r%NVg66Z2!v(YVK+D-|Xgxa_+RhG#_OpGV<LoVP(d^Z5
z$!rI>Y_=&}F<S?&nyn1isE)&Rs(o;SY73;OR>F;{xzI)RE!?d72)e5N3Ad^K4&7A`
zK~Gf-Zdav2AJsVMry30XRXt&#Du6pwm%(6FYZ$6(1jAG{V1(*47&U7c#?0!1yJj`O
zxLKtzVU`po&3XZoXWfUXv#!GQS*IX%);>s^#e<AlsgOA<3bJSUL+-4tkT+{B6wGph
z!dd1Jn>820St<~H&lT=b`2zQ<w88x<)$o8yK0K(B2@k0}hDTIx!J{hY;c=BC@PrBu
zPpL5AX_a_*RwV?UQ}Kf5RW`y4D$C(T6&rY2#TZ^u(S(1fOoP{yN8okkF8HT%BfP0x
z3U4XP;2q@`@UHS-@SgHj_?Pl2_&|9de5lNWe=DcLN6Jy~v9dpWqP!J8RbC69DLcXE
z%I5He@?7{*Sp~kDISF6S?1yh>w!wEZt6=8Ld?=pz4iYmTLvrR#D4BU4%4QyhSu=5%
zJ(CV|X2!$ZnZYn`rWeeg31Gp@<*;z3H7uHG42x%Kz>=B2z|tARuxv&rET7Q;-_Iz4
z6*Hu;a>jF5HRC?g6<9svB&?aS7uL?;!nzqLuzp4)Y?$E(8)s}mS_41KaDYuS%wY2j
z9oRBM8MY{m!&ap}h`yx<+m$Mja$$$kTli7wANWb>2GTj$sdNx_DT$CW;Af>+*sZh!
z$piK%Im2G1B}kUAPsspD4fap}0l!QiMEVE^rq>}A!LQRvq<`Vy^gBqG;L!AANW0<i
zbQV$)9GM=5<PE<~cR^YSN2l8%nILJyvFS>1Y}zOspVp1^0jV5LOv^%gh4cVUPP>M5
z8tDN1K8=r*h7^qy0H>yHLt2Nl2+0Eem^K$_7X0zcB+?h8Hu&?GYNULmcSw(sZX%sW
zI*f!P(UIbjf{{Ft0MarfYa}Bi4WwV-&!0m`ok;aaB}fva=ScUEE+d^l+JnSFN=Ax6
z@<rN$v>M4C{`hH%GzV!W{PAN9sTWTDXhwREl!Npde*f_|(siV>NWa0!9|9yQQVg8<
z5rpK1v;mI)Sd6p~Ngs~=P=#YtQ*d-@0I37127a3=L=wZ1si#P{;qcT2q@!?X3L-J#
z;8X%qDEvCL9cd#Rm|B5k1HVkoL(+u(Q`2GJ_YtJeu=jf-QW@;|E`#0QUm*PjKYzap
zyS|@7+6Ozo^WdlNsYp@q<9C19@!b`+e_xB_2;07!!`AP*u;sf7Y?+*Z&6EAGX|ff5
zn5=@0lX*z*V8i4iSU>qEtegBD)=nORHIo>uo}|I5$vC8)uyWE9R!mah`^jane9{V*
zO&Y<{Np)B<`3o$b7=lF;pJ3rcJuH|ghWQf`m^bkZ=1$y$ITM#*_QVO8HL(ZECOA+s
zkqpU+2uMu$Lh-~Fm^rZ;zMF7>ZzoLQ>j@qBYGNjQIX(_wjQ7Il<1O&ncm;eqo(rFh
zzk!d(|ACLjZ@|CD&%uY|2jPQp5&UaB1Kt~tg?Gnyz&qm}@Yc99yg9xU{yA<5ua6tT
zYvXG0kFlTd%Ge;hJoX7*9IJyD#){$jF%q5|dj`*r-G!&eF2hq}$Ki>wJ@EJ#8y+1?
zhDXN2;h`~KcyMepJTSHz?jN&<d&f-Sp0PO)-4_MI(Q$~4_Cn!k3lxl2K;CFB<c_|9
z?9qQ9bMyvejGlwE(SwjWDuU^w88CG;7ABAGgh`_wFkzGe<3^XlU87boX4DWyjjF?l
zZ$Dw!w;>q%trG@+tA{(jmB7Gn66pW!IrRH>5Bhw&0=IuV2|d5<h3?<DaND;O==v=Z
zZvN&6UB0=(jo;Qn$~Q;2;hQ;J_e~eB`KAI_jZDB5BmHpMNE=)-QUw={<U_}ichG+1
zF|-}I1+7QUL(7pPaKQ);%|{r}bR+?qjD$d=k?qi6WFyoYSpjuNY~h@dc~EOa3u=rg
z!P&##;H=?ps66}u&KNF-(}%Mmx^E6XHT)2t9KMc^51+wDhkwI|hlTjyFclvd-i7xK
z2jM-#?)c|nXS{QG3EnYmiMI_K;w{5!_=lmNc*D>TUOV&&uO6z$D~C$(@*xRcI`kYb
z8oG}c3|+zVhEC$yL;G;q5EmzhQgQK66#jO|AAdcx6@M|b4u3Y}gg+Uwz#k3i;SYyq
z;eQQ&$L|gf;I{`m@IMD@@N0vG_|-uIzclz1zc6?QKR0*@KRtLHKRLJ?KQ_q54-Y2e
z2M5FP{e!;vp200Rx~~zA4Lab0K{K2?sEe})RdB}F2|VL#Kc4or4Nv)6g(rT^$K$?c
z;xS*J;E`W%;o)B|;2~cTPksFr5BSQ$eZMB++rNh49$$TMx38OV*RQK^m#_9X_-cx8
z_^N}i{W=q0H874ZALzrE47B1-168>FKpt*0@D8^ec#K;N+`>%<F5vS9j^Ks^5Z4=E
z;yMF~xYj@zu0G(6s}8u}$^)x#r2%{F=YT2peLx2rADD@K`!bFVed)snzO-U}U#hUr
zU-Gd}U*2KuUmjyEUv6O^zFffSz92sR@+(&Hg@u)UNyLi2gkkw#e6XA^n=$E^)fn-`
z0eknw414`W7kmCi8GG74fj#Q)#~$>zVfXs0v0MEG*o}TM_DBCy>{9<7?0o-4>`ebL
z>}3CL>{ve=JJg?y9q5n1_VoK<u-_FE_OHcw{Z1IG-vXoe>tX5rs#r?jcPycA0E_MG
zz@qwUv9P`(EVz%v0{fm}etq|_?R{4;_r8<Z*1mn1OCJvdeQDVGzG!T9Um&)k&kbAB
zw*hnPTY}m4Sz=awhL}Yk$`O6PV8*?}n0{{;rqkPqY4(<3YQ0&QO7AO7srRAiXYX~<
zWbawgSnom6aIZ)-&`T5b_Qr|2dV@tBy<Vc0-i@LUy(>g@y|$vNUK3GyuePYTccv)6
zXIzxs(<hSjw2Cr&szk4Q@<q>kGDS~%o{0YLxh=Zib5V4==a}e5&u-Dx9=7OWPm1VV
zPo(HnkH6?x&sNc)o^_)AJ&Q!UdlrbW9(@tNXSRsd{ZmBi9ulQ>cZ!m_8$@y4rK0F=
znJBFLrD$jOLs3BYb&*f^S&?V=LDAN3k;tW+CZcr5i`I3Ah*ouP7cK4HBy#FrDYEOf
z6Iphfip;xpL?+$JB7@HpBHhpZBCXHuqS>EoM9QBFMbkeM!l}>CgyWy@2}eF(5e|Gl
zDeV2cPuTgHFKqvuE^PW7Bdq@%B&`1IAuRt)5f*=5Cd~V6EzJ5nPe^>$62AScBz(~|
zDty}2EBw2wMR>ofQh2K?UwEx6Q+T=SiSYNX+rrabmxRZ<jtdWV?Gf(l;tF9`s!-S!
zCFFDk3h7;L!t|~U!lbUH!q_e=VN{oqFtkfk7}Pag=-c^C=+)UH+}7DFbm^=RQaba5
zYdhZwS9CrRF7CW7wC}tqwC+4EwCLO;H0k6D4LVbWI-OBM&CWofYNwlUMyIpjXXjGE
zM5mQtq|;b1(5Wft=~NPY`ZOwN`_wD=@To;m`>9e;@hM+W@+ni0|LLh9>(d<p@#(VQ
z&8HKB=b!co9)IEq9(+m{-1!tExbbO+;L0Zt!TC=>aQf47!Ld)af`gw-1baTs5n!KY
z3V0tU1k8{90_w+hLGs5MLEOh8LDWZ55c2W4An@aTfzQW31Rftx3tT_`CIBBrf^{Eh
zf|VcR1xr4L2pm3o3#>l62+TjO7R>wTDA50CF3|p{Cs6ySDp2k~H&^Ny;!k#T^1pR7
z@&`J~_&puj{7)Tk_$?j(@EbaA@~b;8@XI=m@(Vk5^RqiRe6k~j|F$EF|GXoR|G2}A
z|5t}I|8~bR{<RKk{-ut2{Iea}{1Y8B_=noZ`TN@Y`FML9pWj}?XSNsdsqGSeQu}j$
zZ2MpQi1usz;P$h8|Mr7?uXc>Tt)0Q&)Sk#+-yX(a)$Yq*((cN4XkW*-YG1@RYhTDW
zZa3u5ZP(yywol`$wteF(we|3(+FE#{ZB@L%wgO&no0#{h?O$F?+dW=G+f`mw+i6~D
z+i$%5HX%>eM&pUw;(4#yLU~Wye0UGrw(#z>t>xWlbK+fYTfjTlX23hqrp`OmHjTHp
z^&1as?cs4-TX^)=Dqd=90WYCd%!_XQmlxW4j~Cc_mFL}hn&;N~8_%Ux#M{tH=dEf@
z;4Ntl<Jq_R@+@0jd8V!Fc!sTuc{;6@JhfIM-pp1_?$1^w?s&@>cc`V0+t<>@?QE$*
zZ&Ac;XpwNMT3&EVS{`uoTCQ`YE$6uJS`Kqxv_S6T78dt@OEULnOC<MdOCa}ri#zvZ
z3x#{QWjS|Wi!B##na}06=y2&RD%{lO@7(z2uiVJyPHu2>BiFyVoa@<~!*y+b%LUDk
zxoetlbC)$=<~lZ?<XScF=bAMOxQ5LcT%G24u6lDQcV@E>=V$X4&RFwW&S3LmPEWHX
z=VP-Gr@2{^Q`@Y>dEYe7DQxQJWH+^Q#7(uFS4}0HCrvWWgQi!UTTOp+t~TA|oNv0o
zIoWiKbGT_QXKxdagEggdI8D1a8BM{Q<fiSMT}>{W@TN7Kpe84dchdrnTazJYQ<DZ~
zUDI^ViVtHPrw@G`>kn-l^AEKgqYuR#oewgO+J{%1nIHaU|M+l|J^JASd*H)ycK3(9
z?Dh{lcH;*syXr$MyW~R%JMV)xTk>HG`^|^7?0-KjVn6&~$-e!;h<)vY7W=}78SGPy
z6YRr{U)XyaKe9!Q^=x)y8JpUe%}#85%Z_P$%noh5!wzV?%=T(L#dd8xz@{{c*sB{E
z>?MtfY`ew?_JT%#_Pj<n_S{BiwnpP}wsNB#>t~}WYpiiD>uaMbtGnSRtF2*#)zHw*
zs%&Us6*p9|avBO*M1zF&s^JCeNy9_dUk!h<{%knUy4-M#b+%zI>sSMib)bRDf(>yj
zZbJx**5JcRZg6GoYFN(-YgobxXs~8^HJGqm8|JVm4Jxcv^;4|H^+PP%`Yx7veG|*5
zzLKR=U%*nUCs<1L&zaxrA23JiZ!r7n&oe*OA7wVz?_t)|^O$AzRAyd%98*#s%6wDr
z!+cur%6w42o_Vu=Df3Fb4f9<6eCDxwUFL!MSxmg{2a{Vj%*?3kW+v6OFr(|LnIUyW
zOusrQ)1&Sc)1~eo=K8u@%;j~Ln2vQPn3i?>ne*#}OuaffQ==}CsazMq_)!<Y7_D<>
ze5nJB&bpP1mO2MUZJh<9tj>UuU#G#4)G0CE)Q&Tr)_!69Rr`r?v$m0Ox%NHdOl=<H
zNUfN$ul5;3RQnf$RePP0Ui&*EzV;|1qIM4>sFug@uFYU<t&L|;YQq?-YW*0CYPT_L
zYMmKowaXa>we}3HT62a<tv>x{tvY?Ib~=5aW{lod^M&40^O0U#(?Bn)DW~Vv<k86*
zG5vMTGy0R7zv%aCuG4SSoTp!`IYvKKvzLCTMnK<PL!<L+66o}raC&l006nJ0ogPvH
z=zcY;=<YR+^i4Gj=xb|?=u2zRSN3aW(k-gL(~YVJ>2s>P=&IGt^l8;qwDIaf+Ca6G
z)>ZwA)>8e5R$G0WR#ttPmREh6MphrBy{d+^N7ZcF-Rd;jwd!58^VK1=6V*Pn->O|{
zc=ZMvr+OKUT5U&5s5YZTRO{1%s?}-RtCeW3RpYb`RRgpYRi9{%RUc@URh6`PRRuKN
zDhW-k>LqP@)jt^%Rktz*t1f4BSDnsitvZ-dR|PZ5s@NHMRcRSyRcyw~s*sFFRlXT_
ztF~qQQRSTRd)11JV^#JU`>QN6uqwk0R+VN(TGh;q*vju2VU<G}{*|9IJStl<HdWSS
ztgS50SW=mlVO#k&!@TlohC$`M49&`G8OoKvQ>QAAQAaBGQhO@})Q(CzwV^VJT2UEA
zEvO8lN-MpnuPZlGA6KrU-m6?ny;f;UJzr@`Jzl9t-CwCr#VVDktcnS0YQ<M-Y(*C}
zw4#~nS5ZZEuPCB!tdLPxSG=Jvu6RPVuDC~?UvZ79SMfVlz2X>EsbXLHM1?SYu!52P
zxgt5er6M}LrebG$X@z%sPK9fFX2pi|XBErSA5_?<->k4mzf@tEeyTz%{a}T1I($Es
z&UrtaPJQ2#9{;{AJ^X!LdcgbgbdUFW>6_jY>1*D<NMHQ^?{u5@x6)1DUryJ1e>z?L
z{o!<__q)?3-t*GFzRyVOdY_Qi{5~SB`h8GZ@q4edtoNJK-o9U#_VoSIwEOSv(yqTZ
zPdoqKAno{j&9wdRmD5D!Q)$fd;k1<Up0t?q_O#&g`ZS;N^0ckx`DxDOWZH`ImuU{=
zkJ2p4@1z-)Urp00KbNLlel&Hed~fP-xiGb-oRQjAo}5}+9+O&H9-Nv}?wgufzAg1x
zIVJT$`Kr_#<xZ&=%B@mQl$)d;D4&~(m8+#P%au}7$|h1{$_7(|%RZ-im$jt2mer<i
zC@V`{UY46`S4O0om%T_eDElW>qwIF-jIygKlVxX92Fs47bd~K*X)Y6{RF^SRipo+_
zWM#WjUYCWWJTCJ~xm)I*a<yz@%Gt6tDM!kdr0g!UN#T{5rBKWCQ{u}sQ^L!XQ~XPR
zq_~%kq=3@ClvSl4QyfbhQx=w1rWltNrD&ICrKps?O`a<KH+i`9L2`HL&E(e7OUX5*
zr;|%c4<~1p?n!=I%1?e$N>9F9nw<PcX-x9j(vajMrGCk~OWl%rr5lr}rE8MoOP3^v
zmD(ozm6|8Jl^P~fO0|<$mZ~H>l>AJ#C>c#QEcueGS<;z2qog@$vZN;IYe{KRXGv~S
zQwfn&S@JTepyW}Kq~vbW%aUtJf0vw3x>a%_=~BsWNheES(t#3g5>}Ft#4JfnN-l{?
ziZ0oiw4=l)$*W{rl1s_Pq%|dLk`|XNNwO-jO`2C?o;0V#FlknacH)ncS&73X(-OOj
z#}iwMza~}}e@-keZcUUG*CoC#exLZLxFGR%u{7~=@ted`#ZMCt7C%VDi*F{fiZ3Uo
z6rV|qE<T#Lqj+DUSFtG3rI?K#BAA}Is5m~+vN$5qxOhk6oMP`pmEx@lQ^g=*sCae4
z=i(&^&Be9}RmJ8Bg~dh*lHxfDFN;+Z{w|)LaI<J4;bPHH!il1ug#AVB3Bsbr1bR_r
zLPAk-LU>Vjf`5@X!L8^;0;T9t!iu813HC+T6U>V)B<L5NN>DF4lrX($PyASsAil4N
z8Q)%%8edlw7hhTw5uaTY6#ur!JN`-0*7!R`ApT0xn)uU2OX3d}*~Q~U7V)ei<M`wv
z-T0^?wfLZ-8S$QlQ}LS$N8(o%_QyLGcE&F#Y>784L=QkHERR<zEQlK~l*WB2d>hwM
z_$;oz@b9>?!rO7#g@44oEj%Chr0`_i-NHk0R|<E>oh}r_9V}$VVTEaN%)<D%<ig0f
z$if|QfrUPC9))gkpm0;%%EEPV4u#9(%nKdk^b4)x)Cx`GrWNYPjuvXg_7={HZ7ZA>
zTT?I*TU;;{D=X-YeO2%=_Md{L*qa44u@?)<VviT($L=eT#tI7F#%2^ei;XY%J2tf7
zPONXiwOH4Ji?QnqPRA}OI1+1JurGFA0Tw%_fD@}+kg@A~LDH_T1u?ri3&M6a76k5k
zU$A{wZo$@F?+U=Krv+<v-7Q$Q>uQ0+uG0mUyABr2--Q+E?_v~a?@B6A-4#(VeOEyK
z<Sw`TkzLOD{kxXuckZ&yZ`oy<U%yK?zhc*{{Gym2`8hE|`9w@t{;Qa#{HHM$`43|9
z@^8h6^Z$tXH~)Ohz5G)#f8-yIIg`IP=3qV+gXME#nEAArr2OQVi2T@?fc)?nxBQ?O
z=X{@-W%+I~w)rkG^Yhoo=;W`AQOREvJ(X`8J(zD1-I+fxx-nlbx;$SqIyZk-^t=3N
z(NFRwqwnMmM_<nCk3N;x6@4JDHCmY05KYUgjE>JMi4M!li}uZvM7!p_jb4}cJbH27
zKhc(X_o9vR{*2bjyBs|u?_AV)-ifIGyhBm#d3&O2^F&d_d7LO|9xdu+UUJmKyx6Ee
z^CF_o=k1I-n&%s}JI^DEleZ-*HIEV%owp_`C~sMmN1j6z$g_%Ck!KcVmuD1Znx`A3
zo2L;qD^DeIDi7W6Id?L$Gj}AiF}FXmJhv+{C$}x~ZEj=a<J{`V+qq?tmvRdtPvmAr
z?#mTN@^fEBQgfe1#^yeZ49>k1xjpxKq)YCl$W^)LA{}y1M4IOwiqy;98#y}{i};z#
zjTp|QM|{prjcCe^kEqCvipb3kjd+(E81W?6JK|2RTg2sDmxz<O&Jp`_S4Z%3mqt)?
z9U@|Lts;VR%_Fww8b`R~&W%`=s~O>ts~TaRs}!M^GZisAXEgk0&S3aZPH%Wu&ZqDX
zIj!OEa~i^Pa;n1L=9Gm$&M64Los%7YF^330p7T0<Z_cxDUd}(^X*u`8V{&eW@5s3t
z?wNBT9ORr1Uy*Yx+%D(0aMPSU;W{~@aFrZx*!LWI*g#HN*vFiNu=<>su#%jxFj>xy
zuva<0VGnaW!*1lbhW(ziG3;>8`Y@QYGK`h8BrGY%J}e@~D$GB}JZx)@aoGACy|5)Y
z+F_PCv%`#XW`=3x{1P@jdm?l+dnB|cdmywWyF0Wp`(tQ+c1x%@yCL*xc2(%z?6T0y
z*@dAevvWfCWlKW&*>6Ls*)KwOWj_hsnf)--Gy87n#_SuRE3&VI+GU>)ou7R=R44mb
zsB-qfkjd=5Az!lbkdAC#NNqMVq&S-zBFRn;d669#@>h0L$hGXykTcmqAqTU4Lqyr0
zA@uC6A@SLpLPE1Qgm`DK4%wW&EM#@IQ;1`>ZHRgH!jQSyrXi}?#=%qBdclL)+QFZ)
z)q)$cm4i#Orv=Nhz6Za`8V!D!H5hy&t3UW$*5}|uSslT6R&y{Tt3Eg}t2#I=t322z
zt0;I&R&MZ`ENQS)mN?iV>vgbR*0bQ*S&w)A$a=7IFze3F&a4|d8?vtMEX}&GGb`)N
z&R1C{c0SBHyz@rZ{+;KtcJDltCEAH+@pdw@m^%})s5`^5Qg-@e#qZpl6|-}7R`^cG
zterc}vjTR`&GO!<n&q)$D$8}p*Q`xDK4xv$QJ=MDM@iQ59n!4DJ6>ej?|6`9z2jQe
zf*ohF=I{6|%V>uvYwiwOmiCUgEVUiMSt>icvXpjglKt4RQZ})}PWElbeA(9>I<meU
z%CgTv6S9t=epyRUo2)UYMphG4D60q}WTip>$_j$+%5s7(%cMakW#XWHvNu6I+4G<@
z*^{7X+228dvim{qvfDw<vg<)hWmkf%WEX;rWM_jkWG92B$&Lnoll>OhE!!K|B!hwP
zWx~K588`5aj2ZZkEF<twS!&?#vc$k6ve-Z<iwb1Q!U7XzI|IXH0f9a;pTNyB&%o8P
zZGjH5&4Fez5U49#AE+W*9WW_d9xxzV9MB<i2&k3W1Qf{@29PrIfM+t3fO|5-fGe`O
z0VieJ0sCa?0X*5PfHc|6fN0sYfI#U~fSYtYV1sldV2N}vz*5>DU?}YlP?vrRK+o;;
zAC@-zcS#%k8>O}WWztIjENPklD`}DcLutPMb!oQ$S*gVTpj7NHlD_e$NniTMN&oc^
zmOk?Ll0Nj`D81*uLVDZZR(iwVM0(X<TYAZVhV*y8QRx}K9_b0cX6aGC3h6<=T<Lzl
zx6<8ykEFQYO{u`|yp-#AM9TDoQkoxAn(mh<P4)|wCir<vclo(Uqx@D$!~N`~!G5OF
zAU_?cpP#bS+jm0h>DwpW=G!XW;#(!%<eM+0_-0Di`96`Z_Ps4#;d@cK#P_Jw$rn9e
z)t4o;@lBF0^bMDq`}#`f`)-jM`>vK6_&P{+ea)oWzPeHkUlr+WpGm2TPrr1APn&d_
zPqk#qr$92{BbJQ%Je3Ul+?IUxxhU!PIVS1x*)8evVM{*xBuUzQ!X?c<zLG|tEs{E)
zHIix{2T6sGnWW4|S5oYwA}R2ml;nE%OR~J%BogmxiP*b9^42?3^2+;(<c0Tb$-mwg
zC6B$2O8)jn&#U!jN$z?lNp5+EOaAoskzDiMEV<&nT5{3bLGrt|spPD;j^vcLvgG*o
zamkVGeUd}lTO|j!S4sA6&y)PR{hb8g{#YX1eoMmJeqO@aeni6D4kfhh3<-66f+Tf&
zs3d8-w<KZvCQ0n}m6Dk4c9O{LCX%r2+LDm%GbB5_#w3AWJrX~!W{Hnig~ZD%N8;i2
zMzYQ8ABn5i4T+1_Imt$^LlS2%kz~CWO|r%-PO{2tr(}hfr(~%YkSz9ECUNw#me_k4
zOKiO~BvxM2Bnv%9B<7x75>wAciHT>K#K==7G4OmT(er#D(e?a8qV0KFqUpI`qVCC;
zsCuSLR6L_4Gd%+(N}g_#Up&{7KRg$c-#r(S6Q26ynCEQro5vJ6<nfjK>hY2M;!#WX
zc@&X79whnM<6pAV<1X3Zafxj6I8L^B>>-;x*kq$eGFk5tPS$$(lGPqt$V!jZ<a-YX
zvdqJjEb-7Gi#(Lc0{3w;&%KY#ac?2B+$%|`doD@3za_=)kH}2-KgqZ5zmu=s50Nk3
zG4i=Pjr`X=j(p-COg?h=B>!;-<U{vm<X`UA<UMyI@{YR(dE0#&dDCr}yy4bGUUO?8
z|8OfMueeFcOKva73vTzx^KMtkb8e@|Gj99H({4QSq+2R^+%1Yc=H^cxaob8Ba$8Ft
zbaNsPxS5mt-R6>e-Bifk+a}3hw|yb;ZEYmBt(p{W%O?ffGD+UH$0T>#Et0+MJjvR2
zgk)^PN%}ShnXxUNq;3l#)3$k$soOS^$=jBbN!x75#BIi8{5DN8Zre0+*VYj-W@{H2
zy|s~y+*(RTY?YDWTVIf&TmK?Mwq7NJx1J(*Y~4o&ZRL@HTT{t^tx=@kR)5lW>sHcd
z>sr!#s}t$9)tvO)I+yg=szSQEPLgh}{p2>+HqzC#irnIwPi}U7N4mH^CO5g>BsaRA
zCxPo>(%BU!H@MQt^{(;cI@e%wt*aNg#ubpOU6+%qT&>BKuEyjFR}FHxD|(*!mSJ+~
zmQHfXmIiY1mJ)K&7Afhp<vHoN<v!`K<qFbC(tgWc(rycvwB3?I+H8p=t+)7*R$I1^
zmRr^!Igkstn2`&%=#Um$lu7f=<4Ap^+2$6~baN#+e{(L<The6nKjgg4H%Q~n=a3GP
zMw>;X;pPmaSkhqg4pM)!2a+?Xw|NOUce5pu0jaxLjnsAdLF%{+l5<=>BGr-FE=5Qr
zspax7(j8LM<r2~{Qp0685{p!KNkR%E)m*%hT*%ojE0OF-RTmQ^Z6qaf)}~RUZc=5_
z2c&YOEK+&XE2IZV*T|WhP9q&a;*&Err6ENl1t4uBl{T$IT7+bQG?$#dX%;zs<0R4-
zq&B2#a@xjxq<2V<k!~WLM>>pzljwW<NbyL)NS;UlX&I6=k`a;y`3v~<m;e6<z{xr9
z+%-=E*t_{%{_Mv9R-Dh&mpKCXL@U#6atVO@9%Kp~SO9vbXa0U4eZWIAIP=kqUjd$#
zo|%`q3gEQInXT^@0bJKIbK)rzU=NDKs-*`2w(g-=f8$;tBJ#xx9=rge^|s>0+J6G!
z!(#DzYAF!T6^plJOM!qnT^y)44e)cXilf7I0bl2WIPDSyynrz=ue1nok7SGYU?kwY
zQ4t?Jeg?3ca>U0kEdZ<uHSyW&O94ymgZR?*1AsYqoA~;rkAR`;FTQg^2hde#i64q8
zLB<GE{519ppw|8&eznCOq(40)7SHzpX?r8ZvM+id)l*%Z|2hDqsNNNq3JX9Iu|Zt5
zY7<CItrgdI{R$Ga4vJe&`+&H=Ld2hzvq9{JP;pP;TM(0dLHsqe8$@rl5Pxea1d-yI
z;_neQAi^nt_@%Q0gq<}el&&~~kiir}*>evFb_*b8ja&vh&V3}*E~SFNhNXn&+IkRR
z=uT)?6a&BQ&V+7~J@65j5qjV1!1im?2}4K%&$na5yy-c>y<CTw56i)}rg*~aTOn}m
zP$Cv2UId%lejzO1TY*irG{R=p4ghi!3A?j;!1<qX!lB0ltUs}yShT(gtW9zumh68E
zR<Bz~EX&IWD`yN5NC5qrKtBWMzY*x~0Q7eW^g96kE`eSHpw}YMYXbDz1bPpE-itu*
z3DA2J=okPx76Kg;K*vU)V+80}33SW=9Xo-}0ibgs&^ZBgZUj0<fX<ab=M2!f6KD+p
zS_=ZL2|#N@pfy6@g5N`+H3Mkv2(*R(ttElhl!DflKx<4vYfYdvr=Ybb&>m3GUJz(c
zC}?j8v_}-QR|MKK3femY?I8v2C4u&og7%g`drU!lO`tuepuHzh4Ny=m5U3_7s5S^x
zBNS9C1gaSdsvQE=5Czo|foh6^YKuTMMnSbkpqitg+9Oa6Qcx`ts3s|>HVIUt6jZAO
zs#yxET>{lG1=TWvYMO#-n?N;ALA6exnx~-JCr}SiP%jXuCn%^l2-G7K)GGw)84Bth
z0`(9D^%8-4${F<*fqKjt^%{YC&KdO{fqKvx^&)|K(i!z8fqK*#^(ujS)*1CKfqK{(
z^)i8adIRch0`>R?)awN5c>sT80XX~#z*ai|WhVf<VhCVLE`W=#0=ygPaz4N}F9cZ2
z6M(T;K=gwNMEGMM99as4G2ek8TOSBa_W?fD8}Ob90r#sm;9430&i3<woqis$_ALO+
zQvfi|jsg0Koq+ah0?0^O0;pTXAl+m>NbL#+DG!7oIsOz#(!U21#OMM`q#B4FW`bRN
zv_XvWAc)$F`ste(gvaE9&@5jNVwwVW(yT$y>oXu=LI(Vo=K$ZhN5K2oN#OMlA9&<K
z;8y!D*xF_fwzQ7`mnJ)~v8*0Y-pvCWt}B6cqFZ2%zdl%Ho(7h8z5`3|%?FEPZUd*e
z$-ti618fs!0_&Nx!NRNefyLr+VERr6n7F6|Bk3=|0Nr(F?&GyU$MiAK`fVRj?=Azg
z-TnqDH&%fe!~4K=mnW2;22UyD*PSTCW-65avwX_uUtUt$V<#vd#C%Gvb}Hq4s4AuC
z@)1f-l^sQ*VoG_t^g88vU@zqneI4cgfh@|+bJ>)ufAA>hZx~QcUHw2ga!!S^|3C=^
z|I|uhyzrwWh!QBFYtK`*_eWDUU0zLDx$y$Uw&^>?gwsUPp7oNVbZ)wH{~C^SmGf)o
zck5)%H<uiBK5RbQdDq-z=fy258z$Y~Z1_F@#rk}$ga6I{pHJSpYvsu6;jR4VaBA&4
z{leh?d|}MvozTxyUMug=?*cf`{_atC@_&BOIrCkcy+B?^@6hW5SpO(<_KL;-`AA_~
z=0d+hd5vYFV*v2YADJ7{tN!zsJMEc42Q}sOmx+!Oz>`lhsn^&1=R3SvnR^>%%WE?e
zoeO~BpEFO!J^Rm(Kw##T-f?-|W}@>2(9AvaJ`)|s|9t9ue&+MBdU;J}qBQ|{O=YH3
zwDv#$dYqhDGWAkk@0n=b0Dj;|W&^hRKVJ)7li4|ON!|;YXl()Rz{nhClmGeM#2WE0
zTvvIYh|&53Ea#|L`6=~3A3RAFtM_`ydq|A-2w*###JZLR3V*~*K8TINTIBsDM*9dv
z&1qt@Q^Nmz^V(stRrXPN?}^b~15v~}vBTI5g`bKH1>$A4mGZt6qj~_s^6la^JA420
z+25XuDf=n%o)x2-0mAhU#9JP}{?C8=R*OCAedPTtMs)=QS3<;o)4nQvS>UcM-f43}
z-s@sidw@R_DUR?o{?D&3Zx+X<?Ul~~F{)3%-$;s+kG%QM$J?vL8TX#bXM`BlFyQSw
zAZE)#75>g!P%aiW+>*}^F{*RG6~7e!Iz}pdpBubRyl*;9K3l}77Xar=nE1EZ^$H%~
z?3*V(JZDrscf_b)07qXSK4w5FIDvgfC_ZW8D4$7U)Kh@HV!rr{*~<U;f!HPf-Tb|L
zUWrlP0hXJm_@eob|G1*0PJG4ek$jekQEviffTsAGN%McaQQ0H@)9^R>oD-w|1&lzN
z__ofq|2U-ln)sfYnS2I{QI7+<mq7er`ZNWf(6XnA{~p~SpO0cR2LNsTYVqUlLIt;E
zJenu|xAC@oc8bxg02$_w#V?9v3Z9{!7!$vKYbu|sVl+=c`u9QcyStARoRgk-Lrk1T
zcPcZPFGe#5q?M_NrNSTu|D>(56ld=Wm(OD{noA({;-ollo9I6-nmj5lwEsswtHo$`
zft1iXafw>Df|rtCc8JS*?B#P@jOH6i*7-+Vk(a38sHD`j;_90h<uhK4W*|tE{3fmw
zy;ks5qTWSuV}L|H|HWudf`ml6xY_o;g1h2hYKvPZQ{>(tMza*e&)|zY3V$egEY9bl
zxbsqk+&9E%-h$W*55?UHyA_<at63=STM{ex6fv5~V3(z__{->|g5P2i4vPmfH_QD-
zjOI3ozEdh5`E{j&>!Lb7i^n$R$-PL7W;=*7ZxB!X7*+6IWau67)SI_*pAw__4<b%)
zCw^I{tl+@#+;U>tIi}ph2;>nUY;pxL{mV54ABH*di5YH(<o-s;eIzvOIx+LQqk<bl
z4*pFje>))eK0@v_!T;VMW_g}g@Z`=$NT^=(mir<h_oJOkZp7@bFBP1*!{!H}?vgL}
zOhWEiK_0gVjnlgo{27?Kp3rP*kozei_qBjSxrDY;m4ZwC@3<3l_^EQQCFI`cM@k7D
z*(C+9`qr%`=Bh`@eVCB@qtBOngkHc)1;_f#Fd+0VUXyz?A@@*k{X>L7la7LKw_8sU
zMiyFf|0d)<>$Q?c81Fix;9k#76U4kfFUq~0kbAL**KdSLtC@m_-GeL$Q_}@<-zVgL
z?G{!*n1x(ZaPqe3{e=0MGjb*%<et7YHjuC=oK*0$Yus95;q(eQFA#Fy-x9l;uv}xT
z;OfoMeuPzOp`0ZMIUBfy9U`o+wkvphQ(!A$QxYTR3_{Ki8@<8_+o??o4hNgQ6ZZDM
z${B=^GX`a4HsP>io`TPvZC(+MziP?(gphN{27@}n>0XF}+t(}G5sOMj<?KSpS!M0u
zLt^pJCk4;1`4CSmHCQ0$8bZ!9t8;>gWo!OYaQ>>lA+bDIAZH#z&O9qmcM>Z&ClvgT
z{!E~s$$5zQe=Z6Z5a@Rlxd6QufnHP2N`#!9(0dW+Jr#KY9SebuNzPG(oUhQa66lx}
zIRc#vfzC<JScIIx(76)moE7;3tp$PBM9yD?oYT-+5opa6xdW{wf!0*cW`vyO&{`8{
z%@uhB?FE7MM9yu5ocGXP5opg8IR)({f%a6+bcCD<(Owg1&lULv)dGQPLe6`HoEuTC
z5U6Gpxdzn|foe+5f`ptcQLPcE<`j7c)gpmvQqGBloIg>m5~yYsISAD<fofXLkc6C3
zQLPiG<`ww}^#Xx<Le7_joMTb15U6Jqxe4_WfqF{Lo`jrrQLhoG=M;Gg^&)|KQqHA>
zoQF}b5~ybtISchNfqGibtc0AIQLhuI=N0)2%>n|=1Ub(Va;`?Rf<QAvk;~95A<#^b
zvo0ZLZ!~KNG;<Vr4b36~%_KPo6LLOBvx-17OOfNyEF;iNlQS|QXLvO02sHB)`3}uO
z0?kA@KNE7!N3)VZGxLAB51?5}pqVOXYXZ$!3YxV9nz@QRh-NW?X0n{S2{fZAXjT(w
zW-D?cn&kwV>2f9~(2S>`Sx=yuugH(c3kc*1a$YBpM^KPg5XdtWxe|E^fjmXd@&xi2
z3i28Pd5$7)A}=D4C&@XVKpsUwUPU0!QshwNWd!mxc?KYm$5D{i5y<lt`4o8}fjm*3
z4+!Lu6y%iz@=Qf;MP5oEPnBl}0(mS2c`boFSCMCt7Zb>n<+*}D9!)`BO{7d7Rpeac
z<plC{dFCLH$5W8k6Ug%w`4_POftWy^M+n3S6vPSyVg^MnMl3-frjTb90x<>!u?B&d
zLy?yeix7xO<T-{wj6y-ILLg>Q<Y>e)1Y#O_#vu^nP!Q`7h<OzG8nF<8m`I*~2*gMf
z#7YFc{F)+nBbFi%Q^~Utff$Q|Sc_m(_9*f=Vle_SnLIZUh|wsB)d*%uog$|rmLm|;
z$ukv!7>|Njk6;nI6!{&oAc2@rp0^0Zh!n(%1Y$--u173MAf}XOF#<6r1+gZ9m{XDW
z5sMOtN#!|>K#WR3tV$qeRa^%^EK4A!m1j5tF)jtME`gX=aeV->FoBp@p6>|6$P~oN
z1h2hXaoqs1G=Z2}p8W{K*c8Ot1po48#q|Wl;sj!Hc`hUnqf-#86NuRr*BKDY6Nu^M
znUO$@PeH6t2>Mnlu0NnGK%h(@&yxho2o#hR2;px}71t$DmLO23kY`N-Wef_+8U)H5
zit809ix4Q2$a5%xG71G{6+(3Fu;Mxf$}$AXH1do}po~L7S%*NGM{#`vWg!A(B6)r#
zP)4GltVCcZssFp~K|xuHK$%LOZ3&dIC@5<Y*u)ye^$?WB2$ad>xtBm0%^77i0uNoI
zxK4ty9Dy>OJQEWr<2j?ON8pc>71vKt79>z6l;>pvWkhF`6$$)%zT&zH%8~@il=3W1
zpp5B^vL*pRpyGN9%Ay3yr1G3ipp5E_vMPbT{HM4MgR(4vGOav=6DZ?4qpVB7JMD_=
zGbjraC=<)`Ie{{=Gs?;YENuJVbsJ}tr3sX&<=LG;8G8fD+63&JskoklvN(Y<xjfes
zD5GycS)G7m9{;<}vjJs!0%dx6<|k0bUyrgr0e?P0UkK|(@<zE|7r^gp0UVbA`0XKp
zgJS^p-v#jVD*!tj0Bk~E9;;amU}-skxkUgH_5eQb2JoQ<fHzJ7_&X24!%_h8bO7l>
z0AtbX1`z;m9R_gqQ2=dz15m#Mz?ruIK9mdaRxf~;tN{2M2=F^j06*mnaN!ex#~%c^
zw*=s;BLQxPq$~wk-$8&?JO$Y6jR5;&3BdO32UvnLz}!Os=1>bTjdwuwMG1&X{{f;$
znLu=6DG*U-0g=}hAhP=i(1-Pbusr|>33OM{OX%OMZXopT1VURkAe^QN1a<3x;Bg@k
z{3Zc{NE0Af{s9P7X8`_(Q-J>jW!im>fWPw+;M);^H|YU*Me70Y${D~*^9Q{3T)>+>
z18{3b0r$2a;4*Xp7v1HTt6Bs&m05su%@S~udI4wIJiwm#7qF#BhfM(6w-2xlYyhh<
zAFysz0ak)LVA<OMW*-$WADaOtV=Z7V7X!xdL%?`G129;*fU$fS&<BqK`s3q(o<0fa
z_LYFvX#i+{<^WnmE1(%Bf{gc}Amhj@kg;VipniV?sLvt*H8mYjEqXwDO%+H#<^<9=
z4T7|9mLTnZHb@Jv1Zi5nAXTy+q%zKd)P<2CrQ#e&*}DOxEb|A+Ej1wdco9h6unZ)9
zRsl)pyg<?>C6L%_2NHjmfW(ajAfek8B%E0S64oCF@$Hcy{_u4WzcdiU)d)cxHW$P#
zumG_+H$ZI4IS{My9qf8s19k;igP7rN5cB&25VNWbL{|@jXwD%Jt@k^KdS(Qo{B=O&
zm)#)pXd;NTm4S$?^B^Ls6@*XR1mR~tfbd1fL0Il95EdN@LdV$XhJdOd)J7kKWL^Ow
z0arlqXMGTitASu0KG=CD7VJcKx!zH97wm|d4uS^iK+qmX5Tr8+0&i{ufy=c(fHVjM
z_!$EK<`CeYZV3D)0)gLe+Q3iO1NdH30>1X^fzPvH-~$|hcU}kZ_BR3B>#M-_SZ&~i
za=I5|7VsR)1)fk9c+MyS9*1>-hh`&iKVt{n^(TPaC2!z1-v(^EwhwHxNCaE|ECE{=
zz6GwgoPevPHP~|VHrTS@0oZ(F4cKhv1zfIl0T*L6u<7@gV3STS*m(Rt*r+-Hz&;XC
ze$E3F-cR5>NCnQRiC{x}FW3<F9jvdo0M>g*z&Z&VtXusOto?gGSi7JVtT|r@)~Ig=
ztAF(XtA?7vs>B&!W!)>V(sL55$Segb7Ow!yuiJs;+K<4pUvt6I0XkS3^*2~jA_7Y`
zG=ar`RRDBv2(V~B4>%3l0jJ0e;8@^}?!f*UI9w-ygIXA{XCMDRrp`Jps`Y!@c6VcU
z7h=O+w*}Z@2ZD$N(jm=^-Q98Q?r!E;c6WDo9s@hx_599v_Pl@anR8H4U}o?2-1l`Y
zQ00DiRB5>fmA7s|<)TecX?OrCzN(6f9Y><Vo>){Ul>y~PRY$p3?@-RG4a)9pj<QbI
zQO1%9r5|2GX?ItYTGJGzvOPt~kcudAJ`+mR9*N@9mZ8|kJ}A~{KZ<VKgQEGm!YN`V
zid=|7k(#L}JgEo@y}E}&Ej>|iWfv4omjMNQdm#TlFXS)y4*4Q#Bkvg}<gK_Gd4}FW
z?pu41yROW>lLjE?vxdk?+mU1Tb!30H64^b9Bilj)SwCk**48rLE|Hn`OBgb@d4Wtz
zb0K5uBV=stj|_{ZA^pb?q<8;@bo1&U?VI9AOFNNf>R<YM^b`FFY)!v&WT2m$%F++n
zF8l4@$@F#V9r{vx27Nxil|F?wq>nkO(7$U((R+`!^!CwEdSfX=ubpbs%k7)!MZ16K
z*|VSY)Ownp6v;)8HXosf9`ES>-AQyWY8l<lT9a-sa;95#Hqwn_%jtTr{B-rrZ@Oab
zPnYwyq>Ibe(FK?BbnfsgI@|daoqk-MPDSRSlWAh<_+)=NR_qcTS#yF8*K0us54M!;
zzgJ0Je@!<33AF#sF4`9pN_+lpqupai(ylzuXvf@Zw7ql>+PXT3w$#i+n|8FKjg1S^
zdXA-aEy8Hci9fO#xB{)b@RU|`0WG`kLQ8udqQ$r0(ITHc^w0g$w7{<t&3kZ;=JqW_
zvmd6RS$>mf#(k#gzB6g+-8?kKyADmd@rx#Q3#IXw$J013FB)^^AdPN$pGF>8M<be)
zrD6M9)6n{5DY<VqO6Yo;Vq2}EXtx&>QEMiJmRV0h`D;-?hO*TE^Jwb(L^cRtUPIo8
z22+nME2!(D9@J^VIO-7BklOYiM6JAvkcVqKYF;rjHObS8+<p|KMvsH3{uwWF*>Qww
z|8tURjO<HQgC<d>P93Ry!;Ms?<Vq@;p&=E08AOH88B}1~Hp)Bu4CP9gK-qmhQI@6|
zDPy@qlrB?E<M)N>#@CtEjSt;x8n2z^8&7V>82A1;V%+c<XIv_A!Z>|*v~l#GV^VNU
zGWI&%HMU*fZ)})V%~;i`wy`AFd1Kz`Y{rby&y7jV1{<S)&oqYa2{xjizBB@Q`5WHn
z+8Q02ZZ?|jm}b<k_{*p=_lr>?+gKw{;vOUYo2hQ^_EmSgI)9a0O2PuS<-Ll#jc?S@
z&A--Pw_0!0x&G{2+jaKogN;w-zWV>=|3CM&%6(JM1N-#*t$(lVFLe60JpQj2_&aKU
zV&}DbR@g6pRvvTh-~4us%nkqR3;u-ff8^|^=ZO9C@ufdlpOUSy%mMZu;g?D&*IVBI
zt5J&l8>ClQm*SQzbA-Kj{t=qeb#Yrgf27F2Qy#OYgdSK2nPL9x9lj1t8S(E&J)5M+
z=K^c$xs<8Hq;IhI5uZM%EX*r2$H#9e^7+F0;Zw@mWgd>6;{B<VU3Et5nI=WPCa}Iu
zNI7&!J|BDE{W@LB`A(blyptkdH&|cvOS%1MCS=C?uh)3GFy%#L4?PQ|$k!IuN1Ibp
z(|&XG9rx$i(wx|<=Omka{b9Y++m<<xzoQ4a@y(XA`xiY!+2nf!>(yXe{>4LJ_Usq;
z+MJ%<)$^52zK^h;y=N<3vj$`a{I54TdB;|9NPj(h+2nf->(Ont>M6q=eagYUHkb6H
z^jv0>=L4)MFKvxl2RnL}J*{k*CiC0QS2lUhz`A|7&HcK}WA=W3(+peNl2Lk|v&r)c
z*0ssDPW>N2X4L<BnH8}0SnsT7J)1oDU|n>}=KG<Kqpz9Q&NiUIU_A%g<oOBfjCr=8
z<c^LWXOgl-94@G5M4LQ^VI8yI7MEqaqu&`e&1PvYbEYN4CeL$N6PwtEw^EQ9`oG>M
z`nYYB%v&;B+T^tWYiLE=*vXe1ebAsjwh3F^^xSEa*9)wEVYbPa<@2=nL_K@jrlnrc
zGpS8pQ?Pa_W}8*`yQ4p9y~{SYaW*}#+T?WyYx63$1-*rHu=h%?Lu`wZ<<B*kXp`3_
ztS<9yOBZi(^i9>~*j60utLI#synbOV7h+reNS+_|9;#Sz+xiSKdIq-1YaG^m%Waz~
z$m{KY{ggFZdfQgdGI~C?$#nqMv~IQ?0qr4YkpFtCZ|!Wm$Mw;(vrVoQu)J?z+qbTZ
zqtAN!-DW#oUC-4vxt_psXO`{2>t~Lh>vC4xksKrR%x#lv4lF0T+K$&q=jgvU(IyDD
zp2ux+U4mt2yzOkra>yC!zg}#;m+iu&BYIZ1$+ZiXrD<%JHy(BLWwXcHuAN<}=Xjf3
z-(Z>W(suK0e@Bltteov`PWk&1x7y?y2un;o+k@)Kj(#nujO}roYkK~-$#oKzK2L4W
zf@Bemy?5&}-1c&ODSbAu$+Z-gmS1ge*5-uS#~B{B_s6g6bAwH;x3D;e*gif>a`bc+
zLTq0${M2U(n_QD&aq_TzFDGBW|M4o89A9m}nvT)u4VzrIVM#OG_P5VW$Qkp$UhmUW
zm6lTUSwzXT9m&tjsB~u+IQqU@^;L%61N1pX$@L$}XUnUMuZuZ)Kz^+<$IGAJ+eFDd
z0?FIPtE^dCI{Lwt=~cGbtj{+}?juN^(?#W|PzG`a{;xM2XHhw~hv>79l6wu36NjtZ
zO;<Sj#1LO4o{2seDY+jZxlewT&*z+@XY^X4^1nW)&rC}0Sx9b{Srv?5<mew=JXPV$
z{q%WC$$bsU<^5EVS$SdaC6fzwR7K0K(Pu3s_dX<NDz1ucsRXmH{Bl5*FedABn3DS=
zlAgP%lBe#%>@lxTSEYO8*Jm^(_fRAqKcLDyt?lSHcb`z@BJ1h%o09u1l2)%(<^Pt3
zWC;KDo^$+F#R(tv*-pv57)hg3Rplb<9DQg^UsYvgOMUKBa=%8>fK{rR^BG4^+U1C<
zuIlSEp^|$#lA7;VHCvBz^rv+us9M+d>hq$K`#zG&)K$*@mtgNzlXCA?b>5xVXGtZq
z0TTb@Q*{%zIr`Q&o~nMPIDO7kGCv^kR#(+vdRa#gd%{&UDk0nimsT=kAaUm})p%_g
zM?brKmU62bqtB;G<`5)K%d8CE2+3gn>uoKam6RX)?5bo|L1IvxYI0Tn9rixAM~rIb
zw_KlVmCQ3pbZ@VkzwYnod7b|#_ZWG9<(5ij9we3=t31<8F#F%cY_C<z@gMYgSjk+3
zgs+uV>w*m-8PR{e@MA-@S=>jTm6gm+NH||ZwW}hJ_P%&us%pR8OP`~a%vVTQHAi_F
zPL3XVdOp?hn4GW298@xcAt8C7>g?4DcJ3=7V5aJFbE`goE1A=f(0PIC=Kl?5?@URm
z`<oK_Y_4RMLqe7Ms^^fhW*?o9|D@{mC!;>ME1CBY|EIp{J^GlVr+$&7d~*-bXL=<w
zA>uFnqx#Hw<mj(cW~siV-Sl~1$=rzeRRPL>O*AB9`>)rYT0r%$Jx*r<N@h#M$In*-
z_9Qs^ZvXFUP?MHACr~nfBED@M6>$8MqX)0oLJjT^uQLQCGb-Xs)>c8+Bv;7yALkaI
z>5B^SEvoYcC37s|-p^8@PhB7x;D5dOja(``xU$Y3l+3z_JK(1xK7Mud>1!scsQ9Hi
zmrybfBW~(6H6%?%N6#J?p<+gl(wT*lnHh0@RaIOL<>=o%Q&jx)3p&qGGFKz6Ruz?4
zBn9?fKCV!hN?J5rXB|prZ^ZtdqAcZ0JNo)3W0iI7T%Cg`na>e>y0;oSC)&~DZ_BEN
z^~$0%5+yS{V&_g(!;6n~^!t_%YWTg+IzLe|=OcDNH8o;sTbR9nn<i>xzbQIfQF0bQ
ztaD8@ssfulKy0BeYSi<aI(JcWUO>#Rd1~}pd9-r^j|!?WK^Jr;qvTA1nBzfeY>kZ$
zeqh6VHTHe9&TEvMI}kH%g&McDB22CzW~>??d01yTO3o&T@%B&?>b7z42Dqmtq}p`O
zqvZU8nDSm~;_jj*hY*wHA2lhiug-v!oN+MZ%^@|p(R2r&a6$h6$3~qGDLDsW$c}&1
zl>OUaatm|4)YPP<Iy+KwR>F|Pduo~y@8B8wc&cfC+;py_<UEBT&Bm$e>bc1|45_e6
z&9Elx%t^_a3q!IjR5S6@!9TnXQ?t_e>pV)yxeU?gimF)$wnH-V|G0=POVsS4Z**3r
z<m`s%8EMp<rnwxv#E`~nZdxauV<|b`A-a19HTPgn2S?F})V!fDb;hOS42bArnbrIz
z8y$SbuXSocnw~oUQgTj2)V<1T0l$M}`0D?-3m&Hau@2VRn3A(3qL%DX3+cRr#~5}{
zE&NkV=VnUIn~3sXqZZjZI5>^wL27Z5{CO9p<V=dF@|o2V*ASE6h{|A5OMZ0Md7F}R
zD<Yp<P)qk#hI9=7aUDl~sb#SbbQY)NY>P;_UoWq3b?_b|pQz=j8Ffyl<ot`s{!7$~
z?U67!kQNQp$_U{?Ts|u~BO|ih8nsH!Id)DpGTmpj>YeZ*A15j~M<e1<QMG!5JleUD
zgT>UE!NRj{nXKfjjfllx)!Ir=9XyF;lUn<9q0R-BoW~L21GR3stAjIf-JsU{vCa&Y
zoY@iK^hs?fS;fJhd@G<f+?JoL^t`Z=b3MYZ<y9N!Zh*<9Y=5aXb(NfP*)b(&e}qq4
zpf=|_>flwvDyz-s*XSHlNj`w^w$s#>i4i8p5?<ws+S;n5&M1{+2nZL>Vq3;74!-5_
zYqjlAC7oX?$r%uKfYo-(aG2c7!cetCezKfon@X|>gvEbTJH9-1@G#wc)y{3g#k3fq
zB(FeNokeO_=na#T3Cp!l$sTW=i7Lr75c+D1+WpMi!Ot8UuJ$bbpz~5Cxd%d*)lz$X
zf?;ws$-C9QBBykgsw5jhXwRZ*-<9kpZxdR#r`kWImd;s~<R=Kt9i>uQ*LQF@uL6`U
zV;P;nD#=(7a<q}M$@AOJA%`q}qEx~nozE)CVGxoKthionnA}d6bBf=u)Y+|)tOg;q
za;O7qf15l{NY)DKVE+a>*Hx0|Aoy`nb*N-#2j`RWN*%h<QD?qNG9Lubo~;f~cXseU
z;U(3PHj)eXzM>=-LU600>S)H<uyaAdWmz5NVmd2Uk{u!F=S_7iZn%RNx^hk(cRr<a
zWF`3$f;KKu$6tMNa73fqsuRn9>x@}R28AHstLkL$mnL5n)S!_%RdA=ypOxfP2+AF=
zPMzxq=`jD}j-Jm_r$>L#*|d@@3xj#0kfMGL9%+uBI`eh2&aIW?T^JmeTb<o}&%r5q
z%va|Iz0;Ytl1vPPOQu!lOUbYQkM|BtZLZE=-=y<yCAk>_&-kkgQ+#1^P0M}MMUQtn
z3s;h@Auz#3UHl`zZs(o6o~cVaH|m^RN&bewO3~_a@NEYN_4~fMQtp+`(3NC#2)I&F
zUAcAL!AGrYrLIm}q4RYmIUWLrda7$JJHX_ox|LJc{@l{pyOOLA0o87)>yn?^d8&Z4
zA?ilZ1f9z($pbOy+Ff<C%r*ySwV{f-d40Fe?3HAO7&NS-x;1HmgTLz5Ro!mxqw{<v
zxgrKttFLZ<`wf%J`uj=U*_5QSekIu>240z@?)JOk;I-DKSNELq=^j8yK8b<JUDdsF
zRUI5x$C2v(h*G*EP?BL{V1+5_L4%JDzUzCedhlks?hlmYoEUJ{RXto<8z%R)<c@mO
zb%E{{lw_e85Zy~X&idHFgL&>yk5v}kJ1EIZF`(#c^&~QzgA;rEM?J0ZQg;$cGF9|H
z@J>CwxdL{czyFN=>e(bW-B&2dUD1Ew0QJ1dR@k|+{taKN=bzK+E<;H+i~iZ$s~4+l
zI(W0Ylhw;!4Rp_;B)>(!&Fj^xoW&g++OU=C72nkzh?0yK{W>SA*O3V(pVqHJE%m1S
zC*6-I$${Z7=czZ>Jz;WdCu*p-<6?Aoq9iMZ|GYT$&UKiBXB)gky?Z-I_bN*AWca(T
zQ12I4HaR!{9HZ60UPpE3q9k)h-@ESWLpnDH|F-d=`mlYn?qihX(&%gPRv-I|-(ctB
z+HX~#3Les3jgssdeM>%7pN_3?@N)0IsL!!|b&sPY--e%hs!}U`b8vK%x2V(`0lMQ+
zl7Yj|x0m`dc026egkOyZ>TAOry8ls<lcUe?7V7JZ>oB>yGo#hFxm$EMq$Ep6p9L$`
z_m=(+9&hkc_5JHR-5V*%+tH^{qWZDAv&rf8$>O4ZcAKs{B_)|We6O8QzcQ|K@Ovv8
zt6w`7=)OrwZV%t63F>#h0kCs@zD@V4Klw82E=ozZ58vEJ)t>_+9K7G%&FZh*Z=|PE
zlK;bJeGI3`HQd1g#uwu>14ii%i=`ugkH;cTlM-$6fj;^Fa@zbIbic*AN9g^KIPKuV
zFuB1^-kkQpDcyas?izY0cH?w~15KW=cgtFwF66WB#aQ<dy$d|!bVq_5oZ-U+PG9t#
z?#x(s7Tz1*a{7o84*oEKIQ{YNx=&->Yj}Hva)uHX*ttaSe2JVPYKrdKSa%=2?hWD$
zCnq_0#dXe{vDE+daIE{0UPEqj#v!duj<HwMKAcf<HR<SBcPPDb9N|o*cRKjS8<{y%
zOdH+bvF=%VF0aCwPM?LzJ%(1{%w-zuZjW^r)3Z?)&Kxt{<RN>eKgyX;U)8-I>%OMP
zIX}))CcT4`oO_G2#1z+^AnQ)2M?V+Na=Nt1Pxh!Wn6sA7qx(YEy-)YALpf{oOPE~c
z!6BUW<R;xEvhIeuPY}Mcq_2aw?DCVdMSjygBkTUCd&!9`KD~p(eEyTO7ki^SNY))w
zx2>%?d$@;#&rFEp>_;Z(ev)+$)vftR&QW9^?A&Iz9O0ZJ__FRUS$9=kuQui!2jtPt
za|-{Kv%pc^YqIXMx(*EHoB<0>&a-RHE1WZ>kM2BKcV1n-7Uf)daya-;Zo;|xEz^A{
z>t3wO7<bOKyBzFXXqOIEId`_nx+`VfopmYnmUH_&a`2+}rgHABWpt0qx?k(ODj(;`
z(8|G)hD39o?%uj%W!=GbuDg@-tn2RJOMhPFJiq0K5#H~~x~J=O=ql&+$^nx*9k+w?
zE<38bS=L=%C$A{Zn>xtkQ9BjR%lSM%>E4!g-`DZ(6wWt4z`?05f6Mva9M_#L>rSxa
z;HsP-xlMkxV{K2)Kdp)Gds+8}USC>p{>R=hxz?02T%ew>?t)o&i(bR-a)B{zOy1SY
zGoB0FETem3*8QVbjxSuW>H`M{d#Mu_Od6{@WY!&JhdGnD;5jD;AKQB^7b-PF_sgt%
z%noH%a-r}qFuB=h!?@6)rn-A(-F3EKPh2>EjDx2QyTyh3&(OUz>prx7-ELfX=UfM8
z`)xZH$uvfH)~q|zb}9dIk?uYY{&rYSF0!VC?z36<s_opfaglFFVCQn%WqH9)t-9*2
zn|1fv_RK1Fns?U0>rQoNr&l#~56-%uZQJ<>7i}DCa=dK|m*b-2*XWL%b%)#LRzEI!
z>yU%*T{x19RXwcxbJjg?8^2LpEMX(;+;5w5gSgl!tM1lWcfqZnRpsJE8#;L4HD|ea
z;4R&|v+j#q2X*A)d;6K3aO)boxI~t#x|3(!DYtt6lS}ld>EMUAmE{tv!*pNIx_53B
zEstO3z|Ix7s-Krjy06w<KI?9}<=0zWa^_+OZ@hODmwar|JwNOIx@BS>E>*|f<d9ps
zC2^^tpELu&y5sizEqwC%aSlFNedp38Gig46br0@2Gz*swmY-HGUkA-Cdp7yOrT6X9
z>;UVo+%xSNE|cY@gJ(W8l*@Eauek!&eY(epf?Q^029tC4Xg-0<e0-ys1J<3pNBYNH
zwu$fu|MLgkj}+&!lOr^bz`B=rAK8G*-pK_!7wz7{h09f$u2}`v-MxE;yj(8kw}Y2H
ze38o?>7Y3V*8P5q5s_Rz?--M#ZqY22%lod<j00;1phdb~Tz>rq2VZ?~377viSMv|7
zIf3RwPjChIAlSL<=D5TarkB@j1Z$R{*&oFf?j3RP*tUsWv07`*O|a$-nkBh$#n{~@
zr`@daIj(p_xb33ZSu+Vuzc=Gbd73-;?cH;^Qg46FTd?L9nhv?ZmDb4P|G4g^F0Z)K
z=PsJXV9ho(`S6@8H>v30y*D4_$`kHsPJ=c7&?ICuSH7NPa^Ov>Rplz>(rAW*H6wu+
zo4HD8po0%zRhX;n-K+Ty)*J=;`E%6_?;#BI|8e6eJ%y`!Wz*~jYu1A9F6OEWvO9S4
z`O~=S(~p`9Va;Pu_kmokwlX<$Do}!}C5CHegf+8aT-eRkj%9K1=acGk^*p0APr{n(
zFj~#v>b;)B&ZQd}uW|L2wKQwOn*DG)_>-%@_i^y*7U9<Ar_2k7!kQ0pYxIt5j1V@Z
z@c%gW)D*69wuNR?STiK9TSK^J;mi)cJtQsH^xLHQ71o@IYvp*Zxy}_P_x|`Y*Zj0m
zvn{Myl*Wtma4qBiT)zL~;T!jI=31knxfj;FO5=j{xYl_;2Pc1_1lKMyKr=C{nU+T5
zpL6ZLUM4@^$bA;qURO%<GOW3mMrkT>?T?pXa`pTEVQ1GM&C;-DV;V+(X6F$vVdw1|
z)~e0UXWD4ahBZIa;H4MWDKO2!;V<vZb$X|028T6c)4-=O*I9AK<ntR8&cJov9MF6Y
zYYwOWh3)K8cP@m%|Bu@r@6IksT{XMIn$@Y_d_TJ!{^H>Ie;4Gs*%LL_!<y%*x2rSP
z?ex^a`G*bRy7OH$^TV3?saH9X>pmRd;Qt>EV0oYBf%yNpp!qIbFKh_xUVwZomXE1f
zA=d1W{9Rn{cR`0QaQF+$ze#gMtob7Ow{rdQ?hxnT|2zWuTv$FQ%^0y}kmPe^`J5eo
z!HP31UlYwAvF4QIYsC$gcZS_Nkgp}n*Hp7ftXU@cTC;r39X`T{mn`2C%`LI!o#cDP
z4fp-y@Dx5?X8E3KrinEZCEsh7@44wO$a8_^IiYzc*4&glSGduI5-`1n^L{MPDa}H$
zW~=16#`2sqeFu3ivOFg>C&ik-lIJQnetg;CL9BCSc}{DFiZ!Dp&vkYUNo)EM@>*bd
zO=!M~HOD2d6?RQcf$2?*7{v0L((Dy$)=OS%>}E;t@G0K=u)HQUm&KX~lh-QCYu5BE
z<h9K5n%2w~Yi3Md>ugM_>+mm*WnsA{Xr7BTS0>jAmTLy=UWQytSgt9W^<vGQ$+d=Q
z{xpZLu^>CkHA!<|toby#R<T^OOpimZWh~b;&4{sP*yLKrSXJ2cJLFo(a!u6y7;DZ=
zu9Ym;Oqkxs^(2;Ss%Fbrvv6{)<tCetnm&kJi&?J8nmc37%gMEx<(lpAMAihbT+=m^
z#+s><YdtsJJ=gR{<X*sXPtd#?Ywk|&6)g7*m|jWjZkBtBX4zP?d2+AeX10kA-{jsA
zmV1)s+*tE_a<5{!XPF*~+{;+*X_|p!&G^Z^j+-A`;_y?}Z(zA6YCeuN2PpSSmU|}b
z-iq8yS?;Ntony@k%Dt9b9KPuASz>;(+><p|$C@XUdo{~F+u^y~$;EO{*UTMj=1}hS
zEcblVf00>$WhT%(9&0X9W(Ag+0j3wTG6Ty@p;<lF?4ryX>~UzQ>C4D0!ZMR+j*m6p
zD6<O7%wl>pGRv^cG@9{a%|Obm!=CE9!>>6%j%6m&{2yyhQf4KVnF*!-=iSIG#WGWA
zHjp(-DYF*0+&jwQ<IEI4=j$!a4YKAfWmaRE*&LqEmpLpmon{JIGnq2$ajR`*Vc%CE
zvmnb%sCh%y+@{QmEHfiauV-&RmYGtsh^*O8nKilfnzN?wBeN*WOsY9W*8Hc;sw^|B
z!vjj#$THJvhLJTRDzh%PSvb<+2i-cvG81dQku^suvog!f47)cZvoy<0t=UJ`tf|b}
z+;*zF!zY?|mSrZ_TqJ8ARc3XTncd+TeLKQ3(`#muHM1(SKDQf|)AWzzEWmOm&^#q;
zu2s$o-0s_Um|oJ(xh!W2&04Z%U*)X9?Za-FzLK0pSk5Gx!(`3J%2|cmKO1IxOmdcC
zIn!uHlQlytXC3a)d#%H7I_Jc4Cer*SYtB~AO5EX6C)m9wIZLsesWjWkn#Gl~7R#B-
z;X{pS!*V9m+$U>ZSI%nel~TsxNj>&vIn!w-lr_^UXFZlPpXpD@S&-#SsCiM=+^?J!
zx#RM;Fukhz0W4=q&62WagXOHra^`gSR;hzn&ZL?%Wz7%ES(Q7D+hKZGa+YN|(`p8l
zHDfGiUGDVrs>9D(*PZ1|toc;d9I~91xpPP~?B14~rCH9@nq6hhD$7}$JKvjX`do4r
zXE~E=u9Y><EN69=GrPm{+Fg$2Os|<&*37e<^|=c-G5s&e0$4Hu&BL<hq9rR}$qZok
z!X!&z$rLmz%bJ~*tbx0V|7iMR2d=YZ5}KoB%~wlS!ID{+9+_krESZL8Y*{ndl67#m
zggDbLlPrWK6Vd!FYff9T67Kf=Crt0`crr_-qS;*5EVpDW+`WtZ`u}`1$zoVC8O`mo
z=Dj7W;qG!DwtH%l<*;NrkZgxF6E0Z~OXlP7*G`va$%HiT%bFXPtcZKey#>41CRq|o
zrleV5)@-?CO)Qy{>AOi5#ga*BPM9@+E?E`#46Wku;7*@q$+R>>%$iY`tc!cz$ZYy?
zl7+EkVwx{z&9O^X#*&%A?#)S-#*(RN_Lw#6E?FD*TIcNW=}t~!$>bo}9BUq4vO1Q`
z&h+dg%VWv(G_%Z_nU}1Oy%Wgv?<5Ok$pkge%$lp0tdPAQCLrDW|9N>wf><&|%{sGW
zjF7C6C37@=J;@?jGD*!rv*z<9tK{CByiJc!vP_mt6OwJRX80xRWS{(h9e!U*G)pF`
z`DxaizhtHC6JN~k{Xw!+mP}Q%)hrn+N!H3fcQ>0ppk%QunXKlnSu$FZtd=FSH9bMe
za#=E6&1AD=yd+sK`>t$k`h$`Mvt+`W*JjCxNwQ*=%$V$6p=8M{nX+cNSu$plteN`^
zUTXS=l0~y*(j?h5OGZtSRdb&+qfHM{vTT-2TQlG+88=DR&60VWexhXIESb3G!&x$N
zlB}HlCT}6Tw<uXUOQx>bah8moBx`5CcVA4OQL=cJOkQ*4EEzpXR?mIgZ#6wf$?{n;
zea)P+Wc(yqKlk1E(DWar3t;I4G>^{G5s-8RES&+_y-4X2SULsGs<U(qBwYjh4_;#W
zlF~)6bP}3lXXz+Nx(fC`QN#2orOROHG&JMR(s7V<9W0%P=~qe@!qSOo{+*>GA?ZrE
z->{Wr_b#PNVd+#f8_&|QkaR8F@9t#N$CNIHrIXRzJWEGI($%nZHm0X3T@Fj9qnUb^
zj)$b{Vd;EKe^a_3mQG0X_ADI{Nms=E-~J)H*C|~ROQ)n+e3p)hq-){<o;yt6Q@SXY
zPD*q7EFBd|SH%OC+%Y{+>9SZlEzR(=bX+7|7Z3OzYx<$mg|T#En(t@n$Vj>}9@udt
z*}YNe(pWk*&Hl4=Y$RP94_uqx^hu?QW9j6y7r@fdk#u!D@b4$nGnFonrPI^S087V5
z()ID6Ze30PRJuTxPEh*<EFB?9SIC1lR3W>UDqSK=r>I>6mX496Yh>vhO<z^INS01g
zdk8EYB}rGw0o}@(9;<YjES;uy6j(Y=lCF~j*0nPIR_Q`zNp(f-FR*l^BwZ;7{Ju|i
z?^U`~mQGc>4J;iiN!QAOUe8P)R=QZ0PF8ylEFCRLSIdFReN0bQx?Gk{S340b9WP1O
z%hLIp{;YJtES<3SC0IIQlCGEsd(0=hS1VmIOQ)<|3YLzUq-*BEbNo!-R=Q}GPFi~w
zEFCpTSIvW;%j5q%T<Nk|I&JM>uyoucT{lbTZTh*=g|l?x+RtF=$Vs|#4jSE-?B1?)
z=`5YPb~ji$c9O20gRY!2eO~F}Svq;`b+B~wBwamAXK#AG(&e*s`r7$m>G(;yehv;V
zY5Kpy0<bUv+6Q4_1V~r`4o-PRb}v|10v4t~yCN)%0SRls!W@{su&@X$OoH}ESQrHo
zR)IshoHIRQVHsGM2JM)zFb*WF0}JzD`o+RRurLwYKVe}cNLUFDc@;o*?^sw07N$bG
zDJ+Zy32VW^T$nzxuox^%hW1ui7!49ugF};do1U_;94t%+3ERQKc#yCj9C~cH=`RZl
z!oq}T--U${Az?*Wm=Usj&BBtfFeTcBVPQ;2SQ8HG=4<-S!lJM+DcX}^VN^(16%Jb%
zYI@MZvam2M+M!`#Tu4|K4txCC^rMA^VPRslU&F%4kgzf=%naGRX<=ztm>TWgurM|x
ztPO{URW^NUVR2ZP9PQ<>Fghfx4u@}lX?oVe@~|*H+Sy@Yd`MUy4*yob^sj{lVqt=`
z&%?q9k+4D>;ktqBUbe7AEKHGheOMSH64r<#ESpSUTUaC(CP{lhEQ}HftHcopi<us`
zuuLpWlXiqy7$*|eiG_JG{cd5QSePj753w*(B&-xiwrD^r|L1)ROU1%eX}5@lu_9ru
zICA6@(+3w8i-pP3-VqC<MZ#)v<dI*dCoU`(3)7{YBo@Ytg!N)!zD$2ySTGhQO#4bK
zj2H<k#!=0KXmRoXymDd5SeP>HGO;jbB&-=n4LfN1=E9<}FlpLzVqw%sST&B~VPyBv
zg=J%5+Oz}3!nl#JZXES%o$03w3&+C5X+MgEkt1Q{IJyy$-CGxyj)key?i34SN5a~1
z^pM7;&n_$;3zMh4Di%hMgw^BdElW(#U06OArcXOpEQ}us>&MZr!%Y8OSU?sgkY?Ox
z7DkYS6=Y!s$?nAqOUS|$YFCSeF(hFPc}O2m)0Y<(k%dXr9v2IvNWv=ekhxx_M=vZR
z3)83_FBZm;gmvU07Y><zy|9ohOr-X|SQtqXR+5F8B)fMnEF}w5sogLZ#*&1!<QUvD
zeSBdtS(r@ijj=GAB&;UK#EdmPePKCSm`?4Ku`r$_tS858m~Z;~!h*6eq1rcNVMIw-
zQI2_3knCQ+u%s+Zsdmv=7*i6~l!ZApeg9Dvn1xBzo|+hOZX~QK$F^x=?g0>%m4#{5
z4jT*OO2WEwtmT8bA3#`G7A98vZ7hr|2`kI7+p>~<Z-B70EKIF--&h!164sVupNuv4
z2?&eJ!sKc%j)l=BVRc!UU31TXu)HixuXg5G7+(_Bm*YHB%>4tx0<$o|+NWb-gh^Oo
zj*E*R`(6TJiCLIp?b@+0#w4sU$E}%Y?kf-$nT1K#9v%y$Ou{O2+>Ko39s^;SS(s++
z=&>-)B&;(F^K9-n5Ehz+iPrue3nNX!N^`upiT1q*!cwy^)!OZ2VXR45YmWE-Ztg=6
z7Mq31*4`frqfNqUbNti-=AHy$xmlQQ?F6zg-XyFy$EVCP_a_Jo&ccL~u;DC>I0-Ax
z@h_6dzE?q5au%jsyM!!^ISFgd!knA?7KBA-VbV$1bQVUPgjMGRN;3B_2+PjGv}*^E
zg>ffg-C3A-b3cQy@GMNc_7hncc@kEh6Q<`Q``!j&=~<Y1?Jlw~_9U!5C+tf#_c;iQ
z&%)$uuaSk(Ct>wD;jv-vc@UPLh3VJMBMakC!uqo?|K|P&aRFGI0PRDvI07WD04F;C
zA^TnkaS2$Q0_{q&I0huH0Vno|G51A?i@@R}XpfS`Q6MR1InmPD+#?|_1B=t39ZMF+
zfy8y-#O1Th{Sx9rus9LgzhrSFNL&d{JmE_Ay%XY6us9Xk&17*bNL&j}eB){EqYxK^
z#mUg#CX1s%;%cxs8|I!0aXDC=4()WZI36Uf2Pf5;VD7IF7lg$L(Y_~(BSPYea8j2e
zWZ!EcE(wcMqFqoH$ArW+;iQ<p=DrJYQCOT5?TNBDDkQE7C(ZFU_h5+2!s4`Ohm^%}
zA#q(eY4-_pKZdw4EKZE}OIaKl5?6+ku1_cX-VAYRSezQ|p0YSLB(4o7$$84YPeWWB
z7AHr0sVt5TiL1ln?3jBt#N}aedbG33;`orbKAi00Y3|=B7{7?c3DQ0*iz7th3URX6
z60+~*5SNI>DblVhi(^FM8gX)nueq;7TqG7JNqev?juMHh#L43<<{l4mnOK}A?Z|TS
zqS_>`6DQ04`hR;(Nn9uvCrbOXERGb3E5*tD+T8mgE)|PYrQKQ<$BM+Y;^bTP$-WOn
zTr3tROMAC0juwfl#mS$ZntMXT<zjKVw3Ex?cp2h)u{dAm{t$7&Se!8J>#{gvhPYyE
zsSsk=_lk&1#^RJ|mzTvcGsHDxi{WAJ8xa?c#YxkiFN>pQh^xkyF2l_|B;vBMIBnVi
zW^vpMaoyMwRL0y-A}$<@6Q})P7DvtySB@>i${F^(CF0VtICa_`W^wEcaqZYLd#t(7
zL|i-;Cr^9DERLQbt{z*~dzpJq#N}gg`m}S*;`kZj`mu!*4g3CBaRFJJK<y*5ID&?_
zf^4~*)v)hH5top~Db%hqi(_brYsi+T-_3m~;v%v*iP~dkaTE=471{Ewow-LvTt*hB
zQ9I5oj-w&2Ba8EB?pF~PlEsPC{xgdsX^1Py)?&pC``#6CDOsFK?MAaWmWH^NY^^rO
z+{Yp=CX17)y=fLl(-2pat*%4NJuTvLvN)aEsb+CJ4RJl$+Ip9{zeQY77AI8u)+~;w
zA+9J}d-gQ!dtJmOWpPTii_PMg8seI=bx<F3-;21YEKaKSv{@WgLtIt1MmzSvh|9|2
zv}%W&t(Fi&TvxUZn`Z8Z5f_%liPe5Liz91@E6dhN%CPT^5to+5snzZ`i(_kuYs=Po
z?aX~L;^MM6x!Mb7adZuFb=kTC=AIdGd0CuZ?ToWHzJ|EIY~3`&+&?2OFpCqceR38@
z*brBkt$SJ-_PsRX60<nPhPcIS<*J6b#%w*<*W6blE;5UgtUYuVN7)cpnXM=9n0su*
zWoB`jwWH4BI2+<Rv-RR$bH9za&@4{0_Sab)X+vCTw%+(=-+N<-OU>d`Yqy=nu{OlD
zX6yZV<~|&8v00pK?Y*-&+HT@%v-Rmhb5G9gNAi7n(N8<^ERMIExZZ4iozC2!BQ7|L
z6Rv%E7DwDoTyeI(KjmiMt0OKsi&L&$dKSmrO<Z%fe)??g+YuL?#YxwmJ&U96CayYL
zzYcY?@8J=boyBR_4!%4dbQ9N|tv^D|{XF8rvpDhE&u4Mu-NcobM`hpJ<0dY>?C)9c
zDsDZCWA7@iy*!4S`+UU3XL0hi*DsIlUB%Ux$5Hk@Kd$2P%l}`|&c8gqX)Lb4JpP3I
z@OF7imA8lTc0}I(k+&dus}1X)SMs(%-kOWY|3Kcv5C8RB-jc=J|0r+1u>LqGZ%(j&
zA0)2+23Ws7lefa+>61A6-s0zn!ulyzynK245G+1^4_Mzf77st4xcBlgU$21mm3*9+
zxy7~L3G1^?;@Cfh^|Ac9hi_qh;1BD)bFkj61?z3uA$0R9tT*KEyVe=jD<fdNBo6<D
zW3ZkRm->u+4yWW}o{--ouA%kFGFT7A!+O9IR+Syr{YPQlI|SC<#bDjB8`f>DVcmQQ
z){PxuT_+!7jWet(r^C8T{PZOaU|lHt1?KO7b&h!Qv$DZDy&|kr8o@fTDXim~z&g4v
ztirTgho*rw=?1LvD`AZZgf*%xtYPwTgX3TgECB0()v)@@zu$Kgtlsi#-6z4?`5mlY
z?y$C<0c*=^u)61gwW)keV<4=JhQnHKCalg2VXYzGk1A7Pt&j+7nclFLkiXL@Ev&+N
zTJu<8%^@E*vwXhkBVhTP0hS*VVfm6BmJdT=dGi{U7j0pAyaJYcA7Qyw50<N8uv}OI
z%jsjV9D5AQ!BkjM{=l;PH!R!a_iVfe%bEkQET03*q5-hXs{+f6C$LPO3ClQFSVr7{
z#S#Qd+-F##qG1Vn1xr9zSp0Xx;*$rK?y|F~qj=+O<l}hchNVe;SQ>YRrS2eDYRbQ{
zvb>d*|1K`?D<r>`M}ALM`Mv3vBl)*4lE3Cb^1pkK{Hhz0AHPEK-62T6mWt#H!AL%N
z3(1GYO-`AO<ekruytz7(h0#i0x&X=Z#eJUf2+0$_A$fFqBwI5eIrbNl!{uWHiU;k#
z7RlZTNbb@U$!-52*?lXL$s5V_e<HcoG$dCpf#lLlknH4y<h)~%ob@e|)3rj<kNHUY
z_y|d_%OL4-S0vpYiloa+k#u?wk`5n3(*9FO+I|E{>vte&`2r*@h(pqhHb|OK07=8I
zASq!yk|M=B4!nV+z7a_3nFdK-;vKh4izLV{_4>DwRI?G1Du_E>{3enL6h%^Y@tf0G
zk@$T%692U!@%cF<-n)v#tCx^?<|q;mZ${$2DM;Kp5Q%H*AaPMD5@&5f;zVC0j>v$-
z_$5dTm-i3ck3?Z=5<81`+`1SNn<OK#{xu}lD38Q)fk<>(fyCVM{~7-v;a71ad~`;_
z3pXU(GmvnlE)q_OUwa@E5_UdB!uoAUSQ?LnISr67@f8w=&q6|6JtTyjK|;TtNa%4F
z3GKThq4{wnG^&Y&niG&v?j91HDkC9R020zKLj1SWh=2PI@sG10{zehRpDl^_L$X79
zcTU8w|BCn}*AYK!BjU%4Cu<cKH!2nJ0V@&j(+2S!pCjHwd|TJ_h_59(xypS<yzpG{
zIZhxxZ5hO+Mj-CxZp7XFgt$xMy&mg;xP76B+cXk!%cdc2wm7rnCn3&~jJU{th#LsR
z^~#61cDE7NbOGY($xiCZe-Kw(9NIjM5tsfHV!z5huUF>~d#@>CFRn-I(d>xb(-*Pp
zHz9V>N5oFAj@VJX5gRuGu|Z1^>$?N79Tj3*Fk&0*LTuF)h%F(GYo30HO<xx=sXr0(
zVlQHDiytcNZ_I&xh}qr=F)JS+X6^vQjDLuj<j#l*+m9H3aYws^A;v@gyWt<iRBM2k
z5(5#Fdm>`euEmf~DH!tfD27~@x0CYU`{jKbCt}FrffyotK86hcgCWuK{(<2b(nEHS
zwUYmK?SdiIA7e<#01U}3k7>Ii`lCYhlM;x&8inX%jOab-5WUtF(ekq?q9;s8bkb%-
zha5(<?^#555O1@|QA9h77g}~MqVvn2$>5Ht)SQTVdInL~h9l~DO+@X!h^RH<TF(7}
zsByy(75@iOgCh~u>kgvY5TaaXA*$LFL=~@$s2u$f`D->J-!LNY+(YD<R7Bd+B66d+
zl>dkyIq^LrlddB&cqbxzk3(eJE{Jq1gve^=5n0TF$n512A@`t&S6vWs^By8j_Cds+
zYlv9W0ugi8AYx1gM8tGM#DK+!=pw(~q5vXXnj)fXe?;W9A|lNcgukDI@O!fmes(;<
zQ(_Rlz9+)x*FpHWbO?_<f$)K&5#CjHayNg9aM>XfUZxbnb8kY}pSlQpBM#&3@(4RQ
z8DYEMA#9Zg!e-7y*zlVOiztY&J}nW}E&^e$(-Br>4Z;fVLRiNA2>m3E;KMZtJwFYh
zwg`l-_eAKt0tg*_1EJ9~5bE!a&<^hqYD_|CwQ>k8vIU`;>LTRRCWJgJjgWI=5wia|
zLe?4xnLQpMBhDfuA`3!%8zH1kUxYLqijWGk5t45ig8!~U@S7zFzBwJi#}W{{y(fZ~
z)I#vYUkHw81P_$=b*_eBTt;y9C<HrYMX<PkK_81E=-x~Ooz8@y-C+n?ehxuXD<CK-
z5<vmG5Y*)Zf|`~`P>ps7atc9E#*rBOVHyVCosGdKr(^KWQ5d{56oV&qz~K0b7~DS<
zgT3})uv;t!SFVb|`L81IZwvxo=R)AMMF>1p9)TN|B5+<I1dberz_7;%^fnOaF$sar
zR}fet9|E(qM8KzL1l*g0fRo!0u;VZS7N0@D_|pg&atHx_n-S1vCIae*A)rh%1mwtp
zL0`^b(8G}!bjAgPcHP9Fr7;*ZF&hTO%)+3)MKGw%Gz_Yr7K2I$Vo<i@7?@fD1Md&U
zK=C~WZhwh^i;7|3*cKQV*&hRYiv#B|9s_Gn#lWKCv1J&F0q=q_;6{545Px-mT*n5?
zVhpfaFd(ol26TFe0dAu(pkiqZ$h{r?zZ>ZP$cFxB>Y@M6mFT}XJNl0eME?kd{@&Tp
zzePLruQ3Mw3++WenaTRSOpAV(oX~H7CG-<+tKX!m=oeEG{rY4@KhHPlSNkaXIn74D
zbba9ex+MHBUxk0l2>7oQ_iNHo_{a2wzwZ<Hdk%zutq1Tg(h>e?_M-1gC-l7-hQ50h
z`Yub4zT=yqZ)7z3_F9a-%?_e()!XQs?=Ad(q{8o!yq$UjziqeSH~%2~hA)EO;3)WY
zBKS2<2fs2Y@XH#CJ|Bvp&y78hpDl$xs~@1xltJhd^Avr2z0t@01p3sdjy?s(!uRKG
z_&%-(-%|nb-MSRMb1%Wy`UAd$io&<OGkog-zQx_)o4z@GUNwNv#q#jklNmmX9>ZtU
zPWS{{;nTS(d>Z|LPw92=$=nIO-+n~zE9206zc^D%7ozvrqUaqu1--lcLT^_;^e(d>
zy|d(k_q!hOzA_))`>w!yX-0UDsR8ehcJS^z0N#zF;aw^b-WlW3>vb4<UF?lsyPKld
z!jkAU{3Ch=DD-MS487{Qp_kJ;^!z&)J)eq`bm}sCZt0Jnv)-U*VlaC8JwZ>8&gfZf
zAA063f*#sOx}Aa^2h*X)Dxk-NX!HnQf*xIuphx2e=uzqudSv*6?yu6K`?;U!zWpt_
z&%KWB$$QY<e;T@b`lEaGs_35QHM*rPN4Hy@&`sF6Zn96m+t^y@7Oc>%V+(YvcL?3Y
ziRk)gCAvP&hOWm4q3ik-bQNBtYjitw?J*8r-E8Pu`USdX6!+(4C3HF47+touK$lsv
z2Qj`Wy7;)DOVbkQQvNTxWVwmXZ`Psng=lo%Q4gKxyhG>2Md;ke6P=qqN9T$|(K%Zl
zbb31%oi57m#2r)7Y0h7CN)#{0_ZT`gD~V1OLeMG84s?7iZqE6t=(w#XI?l49W85Ni
z^xlb%bQm4WoI=M8C*bv5!RypUcx{{kuc;C6it>b4w}S9$cpF~D=A*+OFLZeD2OSQt
zK!;V$&|&O#bO;)N4((o}L+wCx$af#@Q`@2a_3dcCFCW_f6M*)XU1;z33+<aXM*9lk
zXrFm8+PyrAcBdbs-NqkiCtsU(k-5>XOD?plpAqc}e@5Hyx6$_YKD4z>L)*oEXgjPj
z+WJ37+ZKz_wqkp<&HM#zUd~3F)3wlM1EbAkPqYa;fi@kRqD`G`Xj7mVTBjzV^)>NL
z_EbXac@b!xupO<v-=eiq3av}FMytOeX!T$$S{+<~R?AkQ)rfUy)n6Xn=c84{(P))9
z2rXZ<M9Y&U&~oi7v>d+$ErUYQvTb>^tbQ3SbH>B-T@iSm+XBzcfajFs@C<JWPp<>;
zbasYk-udwO@CzQ7y1`@H8hA|q2#=_G@aP;450@42$bSLupFYF=N?y3{s0jC&E^v=-
z1otit;9j>T+zXUIi_aO*;_?%;*q(wGGbW)$R5!HfTo^6tTttg}BhdU~O*FrF5zU2L
zZayt7nukw9bFX}8UTZ3v=gx#?@1oJ{>}@pL=!#|&XP{ZoV>D}19nGqSqFL6}X!_z7
znx4prrmHKX>1cN}9ncd^TMR_ga=~btZZMiWlzsXKywGHELo~5Cp-JzLXySSVO^Qwi
zzIOy}<N$UZ0A_^%(fNQ*TL5QIKxSHc=L<S>5465JXxvFqfD6cDHmJNf66rl)Je&c8
zZ^Bqq7)DZi7`-eo8m@*>=mgw8KZ4t(&v4tC25wU_z%3*#+**HuTjeKk%XAv9Pu9cr
z&`7v0=?Yg%DY$w+f@`Bia4p;kjX(cI<4Y^icuNa3o^%_HgM!hxWhxq1j78)0AJIsd
z`$p;#8vWA%jpApaQMWf}B-fKhc}Jn)yW?nhCM_DSt&4`E`=VjL(P-F2epXQl`FUMG
zPNBi|%V@CUDjG~Xj|QQK(V)#{G^jii4KhZd{v+A#$wg6r!DG~qTZ#Hz{ZPM70o2cR
z5cOUULcJ52P;bQ|)Eia{^?dfCUSl`ZD<mBMry8hxegW!kNQb&({ZUt(-?~k6qHc*E
zaQVIvE>~~CWm_J&Ol|^~!2xiQd!I|$m8kP)59-`HiaNVaqt5hGs3ZTLI<0r0PQ^v2
zlWsVi@AZN6zIt$;odM1fXW-m!5}d2FgmZ?UsQq9KYNxbEZMmM*jv9^H9g3iK)n%xi
zsUm7UT!C7)qNp`@JZeRKLah#6QLE|})XJ0*H6M0H&6N45Ip-E?MioHK_MWI&B?>h&
z%tMX)dr)KF1=N`J5H-Tzphla2QKRBp)JXdT)$d$E_1!j9pS}duLy}OvWk*ymR~prR
zzd*Gc>ricbe^i_7glYlDP_20gs+G)zs^3<l>Sb3{-FO^T$F@UN|FfuSc%W+GJ*e`r
zJgS@-hbpUHpvtf&sNy{hRqEYEl{{ro`BfiOmR+@#7o9-mxR0pZxezMXsEf*(+n~}z
zZ&cbp0F`D1qEgsERBGjeO6A(2;_n8ic)chpZuyFe<ApizzX%mccBdAph6*2Epu*`z
zsIam<Dp<auLXQQgP^Td(WIvDcPy3*}dWrILLr^~A70S2qL;3Q;g#U3xx$BEjZp$x}
z8{Y-x`Ux-Y_8#R5xuER(NR&OX7G;;-M%lznDBGnP%GPL&vYGr*=6*EF>=CAW+Gvy+
zJPKu+TTrHW1WKp+qVzd;lwMr{r6ubq-Qx;MJ1<4)Y=J2CxEf0Be}+;s7ob!~Ym{>T
zgi<AEqvY2*D0%)QO3Kf$C^_^oO7;vuN#|!Mnau|!9-T*t{jMl6V<}1mr$LDpy-=d~
zMil@26UEOqL-Ca(P&}DYyz6HauUQVoGqpvrdtoTHYZ8i0UV&l*ccK^_K(RtcQS_ZK
z(Z>{uF4~HsF^f>N{b&@eI0#OEn!)K>5jbsp4yRFD;p8&}PW4>il;bsuJXwe$DXmas
z#(NYAnt~$DtD;Czg~A`(q43FTD7>^M3dhN#S9=t$#3=Mvc;#!;P-x=^6dKhAg?cYW
zA(wY3l)V88K1x8ry}MCx>U$InD1(A%hk}KoP~hzh6gaX81r{7efyhfJ(CQ8flzxEx
zU+*FRxogP3@+9&n?Lz*}3z5I775US8Bi{{Y<lCGM`9_^ZzTVT3&!rRcWy^uQ4-O))
z%-?zCIhwbB3i7)4Lf*WekmtoHh|P*Tv*sgDaB<{mHV=86@*ubDP0oE(Sm1v;BX{Hu
z<ZdNAaH#>vmAVtT&ZI%EWx@f+jY6*Wj9jvFAm`6=$a%3Xa;}a*&g3b`DSJM1R<R++
z-_yu(^$K#VzkwXXt|3SF^T<)-5OSp7g6ucvBKzhfWFOTN*}dx^yK_cl&vXgd?kqsI
zZNA7hwivScTt+sR(a4syF0$UcgRDEO$U43Rvi8}Dto4M|&2|l09{3`Q<O^9Q^g$NC
z8^}_>4YFk4i_8zpBJ-}%$UNZ*GWR89u0I`_vp+zlhgFejS12+~ke@B#_Z*q(7e}V-
zZISUo3^MNg2N}nwAY-5F$XNFcGG_ga4EM7l!;aj@FfK1L_~t|gmkh`t_wV#~9wYtM
z(?~yh6ViK6K>FJKkv?Msq`Q>~={8+Jx)C#xu19C2tC0)o(jG?IYtcx%z7*10k0NcC
zK}cIAJ<|N1k2IHRAkC_MNR!wcX*wK3n)2@S_d_!Moj-{FHus=EZ;I2OnJ?&%v5tN}
z^QYfa^3v}HyXe=0j`VBnBl_hWNI!2rr=P>U>1Wkr^y6|x`jMDSKgyk^?`Lw+_vlvi
zy?8u*JF<kn1>5Lbfs6Dt<u-loe}}&2xJ+Mm9H1|~SJ0OXR!ZIAMX6m1)90U8>GSgO
z^tnwv`t<QSeVQLepPK%mk1t2k$7yNkW5X!=aQ`lS7-P_fnltI&tB>g4<cjof`M&i2
z^bC3*nL_WKZqvI1AL!knKlCnlI(jSJ?AzY&=xzFI^k&^oded<Nz5dpNUN0_AuidZF
zt2blmm2io#8eO254+hf9(VyvMjW~L7`7^yp7)UQlU!dp5o#}bVSbCoSIz8K0f}Z)w
z&uh#ynVxRgOHVu9rYGN0>B-`Z^u#?UJ${{o9#2b0kL&+SkM3NhN5i+$qsk-c;kowo
zFgg!CbUH~7q+x$Bpe#Mec98CG=}z~%KBap<2h+VJ&*`3rH{E@GobFDmN_Xpzq&v5-
z(VbzX=uSmHx_x>s-3~uNw+sGDxAy0zTYeSjRz?@Pxvml2?9hO2e6CJ6<`tnE#xJ`5
z=muRMvw^NxkELrD8`HHRsdTOAYP!mu=xV=DbT!K)y0WnpUFo=nE`O;)m*+2|%g9fc
z9w*VIF?Z-v^}2NN!YH~JeU>gd<)jNXce>Db2wljykj}5Q(fM{)>D-5>bZ*vLI@jne
zoxS^%&JMduXDcW=b8-=#35lUIc|Ga$&fIjm#|1j|YaE?g(wI&)e?ljpkD`+kO3}%h
zTj|6lS2{67(Fv!9bUbAP9rr6t$I~a$u~paTSnFzZ^ldC1oob__E<fnV_1bhK!IzGd
z7)6H<tf0gF_S4}^r|HnzD|ATqKp%X6jt)*gKnLrsrvo=8(}Bdnbf6>=AIwhN?*ehA
zDWulAlWLPnws#B3Hq9WL%XLb*7Dy>^pDCqSEbX^_ru}|_v_IW7+PBi6eVz+x@5@x$
zJJEyo)|^UvE?lNPQMqVO!REAkcR20tIfr)r+(o+<o}*oOKsz74qMak&(#{GmX~*$<
zv?K5=?a01^wr`wC+dG8Pwhv8c+l(Bvt?mWddTlaojdQ21PN}qI|6<zW)08&<xl5au
zMAGJFX=u~qF|=t^7TQ#CIBh(hN*e?HX=AqIv|&Rf+R)BQ>)&0Z^;3(}dgs2h?$Tmf
z7j=!+70gU)cRADA?p<lkw@6wuZyc>@Jdal2UQVl%R?+Gb%W0LGN2~gbqg835Xywvw
zw6d8Ct$3W3R*bkwE6OjY<wpn7@`2@Od8S*mZ1s3r*0L@weQ|@9j*FqCRddpkQ;TRx
zP!(E|eG@I-P=gk?T}g}H7NJFxM$)1huV~@9*0eBm1ue|=jsDr}LH~4^L<`=Zrv+29
z(}LPfY5s+9njb!&=I2o~Z_6E;=k=N9e#k^~r{$x$&P8a>MJJjQk)P(|%|f%ce5Ki5
z4`|lEhiTT-r8KK{Jk7k&hGvErrkT0#(u~cEXhw&gH2r;Unl1|8^qPS*?OaZp7P5h+
z<#ea18*b9nwu5NO>wjs=geaO)^<SENDu5;j-loY}J!#UK%`~ZHUYhtkgeHzYN)sy<
zq6tU)(S-i%XhQneG=6y{8sE&9#yy-$<A$ctxKfX4EN7sxzGZ04?}jwypH?)+wHuAT
z<wK+6{b+O%9~!m0D~;;rNh4G1(a4!4XrxOT8gcPHjR@aEBXUoq;hVf^xa=Gs_WBhK
z8^4Z*RT)4-PZXn}1JBUVjB#XbX^>^qa7sRuLP>w$Qj$@C5)+&$VYfTQf9^o>&K)Q&
z)PrKzyHL!F!W2{f0}bhWkfIljrKsB;6jk^KMRr+95z{;={Oo-S&lXBy9-k?6L^y@;
zV+#J&o`M^0rl292Xz<pq6!>-l1y;F10Rywspk?)G;JqF+uxJDg=r)Y{PajMD&W)jd
z*^<cLBar$IZ%2Nr3ibK^i~7_%M!pea$Y)~{>iyya^)5e;y!{$duLb9+=XGD|nePep
zXzx$m$6cpxM_W+0G;67=TPErf+lxAHTScATzM@W5DpJS(y~u0vXzFllEp;e(l-hgU
zq;?aYP}^fKsBPLO)W+=wwT?YPt+uVDmTyN<%gVjTvtMQMSooIQZ>%Tx{C%lK`#jWq
z>~3myxEnS7{f?S8v{I9(EQF2Yh+bqMDjP#a??>b|$AeriE+^OQ->I>OCp8*6g&OWV
zPYqJDP=i{Hsea%9s<(U`)xEol>K0BRmyV~Y&V<Y4eDn&{{(FvUH#$VMqBc=Yc|F&7
z9z`|Ew596aC8^rXmsIuKCaRhxh^jOzN0k$=P^Fy~s`$PvRjhn~D)@J&@(Z3*xvP;>
zF4q?-+cKKU40}zb_xGk!pHEP!n$@Y~pb1oB$rCCrd`R*9BdA#0Q&e<xHgaNjD)KF!
zia4*K!h<hTq2-^c;N84buuv5$(7~1RkM*Q{2isBJAMGixODoC~Oq6?NP0Dqz2<0mD
zn{sxzLpjFoqU;AJP_`evD4R=p${O^7vaDE5neX<c%!LY3ruIiE<CrkYaG(IC|F(nD
z%X2JU;8RMwEQZqDPD^R>k2U_xEnxi4n#=eZ|Ht_L>Z$R~`;hVF%q%0-=wp1^RLb~R
z@|yAQlo7`JG?k6F;fIaa54#$#I^Hv09P%-q*STUmUEa)il7F@FXk>ch!RPMA{r=00
zyH}nVcic-Fw{~_gZdQmhuFsllT+6t{xH9B`ap~y^<6_t2#`&XcoU6CVIJ0uLak}6T
z<K(Dz#_`k=#<BiSjU!i98HZc+F%Is?V;m^A&rmab3|qQy#{S5O#@<Ix#-5Igja>&z
z7&~jvGPW<tXl%<JW^A!sGB&-dVQlmnVXQxM(OBo^WUN`=%UE4>ma%f&Nn`o9ug0=~
zQpS?&O^n4J-p0b6;l@AZt;YNrV~u&~CKz)f#u~F8SdEz-B8=(E$Cy^5xiRIRa>nFr
ze~gLoSB&v5Rv6>DhZ<v!)ip-f{cMa}zS$U&Z-6muSRuoDe}s{ga?yyNU(kq&?O;T8
z8ES+(uQ5V$9Ww%7-!=xGcy9Dt`O5Gc{?zd4bKU6WcEITFwAASQCEoD5+}dcjC7;oH
z;{RjntmC7&8ZMkbkfKG36)SC_rBI|efdegCq)-Ya2?>O_5_iG1I20&Oad*qk8QitS
z-L<&;ckT-b-(UB)u-ToRo!y<e_nhbXr%}tGVU3!#aBbAI!qrBN-VJKh;7o-^b=R+H
zRBL?GMl~XLH2S`M^G4rQwi<nt>-$DuU7pnF3;Ru@vQs=7eV(wYQHjnu8huuyW23_P
zCp0Q>^F*V(JBl>QJ*#!29BE07vboQ3eH%8x_4(JQTpye(;(GhfpIooD4|YADbFk|P
zPILVyZjtN0@0Yu7zqZ8Hp7yuvhAyLBR~1NbUA&{K>)f=Ot~2W7aGiALAJ?&SCb<sx
zbax%}Suxk%`}VoU=6>xOn9#-5<N93JU%K3L{c%S%*E+QWUB8|Emus0K+g(5Hd&@QZ
z!#oY|ZfV`{=#1Egj<iV)|L(S?;m`(q8}_WRp<%T<ha0@=w6npVdoR`BUGS9Q{~HCo
z88@^pcv|cJ?>3l!Pk;AjV=>K<DI@T~3-Ekna;Jm3{bZy5R^x+>%kG@fnCT0+zVT8G
z^Zyq&>hU$6&d8&=&5s^|eHmYNJFeT?GPDgEGcsJ$_G!%Y3(U*tJY$n?Psz}BY8;&r
zzGa2ROz%KKM!$z0bUP$NuSKJ0#;ATRG-mn;kTJDrL*1^Pq1UUiT*iVqS{u*u6uik;
zTjvXtX~@t%(Rd<b%g#a?GyMh2GY<a#PPZp#XuoM3m~r~XZH<{;1NV#@iCSlW`%{MY
zt;X*%p5(DKX8I0ZI-K_Fb-lUZ(EiuB!;!0)$xUQ>5Jo!kd#%##Xoub-jlVmJ%u^QN
zP5t+t<u{)@O5Pi3@)Zufj~dT8%GZ6RG1Hqc%~7$ppKhl*^j>T9a8%iKK;s9W!s}v=
z9}3krxeSMn2aN|D_1$#8EYCuJ2WGz2Z7+w88IAQE&2RP4SjZt4xH23!9c^oB|G(Vq
z&~c@4g5%fZG8#X48D2JXblsY$+a(=3_LTRy<LI9EUyYf*hH(x*%_S%Y;?VJ_vA!c@
zN^gys9*5J8$Sb=4^TiGw!y1zv30jBF@;f{);Yf>(GWijQj&qHx9DTjcYy9ASc-Gc2
zKx^B|mN@iTP`>1nWAMC68bA0Tp2j+c?bZA8w6Q~<7mYa`Bklz&gYv->@npPXOpzhF
z?cva8O5+!f@pYBU$n-}%Ug((UvCZUF9Qxd8tl^lPuIJD6N<3QYnD+MzlVx$}v#GJ3
zW9BX$KbgLXhwB})|I_w7jCbhstFg9Y{->@VJroa?I~LXY#bjU{`iyJ*#<8@kxAHI_
zJlglCIaZ`Z>ULL$z6UfGa;%<_4rP$udn@ksb*$U=hi*4;=(|GsnFo%IH~!T4!Dn&T
z)4_bxO|HhF?-Thgb~rXy*ZY*|xwuo+vF*1-CUfJ^caFv}j-3h1{-6Kiv18Aa<tC5g
z(D#zYPLBPX%=p2JachO+&=vjNEiZ?@yENu?9Lc>vxt$NbjGMlW<5gyv9FIfaZ}Mks
zaGdI({haC1xRKv+HfE&B_&D?(sL|7LVPfBpevNC39hV)^CjaBm_axG<K6hNZp#78S
z-MHG+am%H>$p$&}U8-@g<IXqrG=A`LT;A`v-?qHT4LS6EtFfTtQAEy<o{mfH9Z$#J
zG?^lYzLPZ$bG%r$N8<-y`Gp;h*QfP*F7$NhdmHKJ-#XsC8=&!n*W-LG%Xzf+*SQ0h
zzS}hhSlPdvtnq{I<LpGsMeCi)DOvjdNBWr^R?e2;8b5eIPCvAAoz&;z^dL*W5gI?Y
zJ_*tBk?Bc4^`n*NjlQ2w9<}s4qA|eAH&Vx0rZ?oo5UW7>>$+Xi(r*pYkI%OXuH2>Z
zgHPnxcB@dc`6d@->Gw!}kqcJgV*@{WMvgqUiU#_a%#@|yER6-M&t3vq{*iybu!{dt
z!sMwe{jO=OX_YMV0LtjS_mUiLVwGB^=R35+(r=%}wpQt;$|q&|N)C3m%KWR(?}3w+
zejhb<v&#83`{*&*-@_{Z>@$<mvh*9Ov8PpG@Rg5#lfB;7SEW{({FbHPS&d%S*NfAj
z4B>n4$!<5RQe*A6T}Lhb7HjNieRHVrM<2@0mR4nNy{|hqTl&4$*ueVkkv<QZo|NsC
zt*QfjO(x9JZ@R{kR<+_4Kl)R)x>(icYyWOZwDh}=^v!pznhoY^{NPpDbj12$pZ4FT
zmX^*9kZy0VYI~K__`$cr$yS|vCr!@G()k0@tt6{nAAL?UJuHsjtp-I}nhctya}13&
zt%kGpJ-Bh2rHrM<JXWJROHDq_(s>Bd*Ppi<@9M6x^?Ps2x|LQF_W~xnX6al7>1+F0
zO>bv>^tr6*X#JELU~+Ai&Sx~1v6>hB6j`2^mDj8mGuE5To27Fed0&=Tt!jE|ENHcQ
zRUPTeBdylkoJ}6i(s_}_AFMW=^*xg5g<0~@YI|LuyCoehojb`Bv&?FraPgxrW>K)!
zAy10Q(OEjb()fkdaf-gDGd(i%k6WFp>h;a9Vd)$U>GOtKzu7uIGW{}h8(LjD=(wIU
z#?pBj(r4eae!mo?@q>5f?{St}^b3>Cvve+}v9aZmL&tZfk7mXdtJ?%^*NnQB&i9Z$
zeTe1tjXs~5o|<Wut?nDO-=`*7IwzF3W{>6FX5L4C&Ex>9=h@08?`P?}QKPfv8@>?A
z*uMALOq^u-JAG@ifR@fJHGXdejGlum-_7{VR?wF^9>(XfbpDC-alcx@tM&an_Jap!
z%mpj7MLv@uv~-S&^wFVK*zxp_ew>j{tX_flO}^05c`VXLq*xIzy`T*6dvDHgCo5{$
zUXwkvbgql^VSTNbGWxyG^yv(Bwqln~F}Xxb=fg-JoMy#0(fgU{*%|oUN;s_Je_$<3
z=gdeS5Md?t-2TzO)9;#<{8;;^UpY(X)kyE_W~C0$=P%RC(|fm-UQGM7x09uFZ=|Q!
zwR-<n9Lh4k_w}UyZS^U=8OlLgIzQK#&+2nE7|J}q_xL15TYZ-nG8sur=kW6S9Jl(#
z>3Gca`^49``a{QKT#%*ne5A)tv<BqX_Gfy3qMuj;4(WJ|u3+g}0O?V`SOX{N_{sDE
zMa;7Xd0#QPOH0=a@&moG23OX0W_p6cI#`1r>GvTt!O}Ga(nDrgLoys6{Xs!@t)cyY
zH+fA<*BwX?Y+wy*tM?<*E9BqL`s1^~Cd+B*+63vod#pds>HW_14fzzXhR<DXa-Np1
zUy$zI!5Y!46_go&?;+|w(i&M;-%nmkEnVXv-E*Hc$|>}tpQu|-Yt*h+CLe0)Itc0R
znpPV<6w08#_ZD@Hw#K+?fB!z*(zO!OyUex5R+xn>pV4o}t+BVOm|Ur)>nV*ntZ}RK
zJ(TG=>R7`XFMg3Sr<Sg{kp7Fi^=Gp!AN@z|dRr6nw={WFOV?#cZ!^c5aC8rpk$>++
zYQ4jnIIWGzs#>~sLwd_=)+B!&kD0!t7TK-8s{L$otd_3tklw6}_1CkVA3aJx*0v^Z
z`q5-uEnNd5y~)qkl)>8nnSQ0lp4QZkI-VQ(Te?m}x@)*Kt>j`T!~fp9)F8#0cIgX~
zjkR<wiS&Adt?3KLBg@BBXS6jVI=9KqTDsmudaVi8%!Ucb@-)?)V$I5a!(?hLU6Ufc
z`ZR0SzRr-#)soW{>ECM{r~OfNilysTq*wXNn(e9mndx<^JkFZ)wVv<WQI@W4k^ape
z)|@+UkmY--*w>o7*2m;@EnWX2{i|4OUYcHirU$BmpEbXwzCXU`X6YIk>E%0F3kvG}
z&GbW+g|*=LEtBuHbRCWK(%)DMXS9Mk5bwQFr3zY$0(D%LbhdP@jr8J=ti{!JoMrl?
zK09hHexc*H=yprj<47;E+FG(%-?y2bsY0Wzr9-ou%&?_vcBB^!wU+&=`)B&6@;9@V
zms()*#Fnn>k)F4twfxdcWO=D_|7WdOr0vOd)Y7#-(sNqY%4ogLOkb7DFl$xA3nqtb
zX?_6d*?zZHyHrM|$12^aytR5?l*uStnnOU^o9ot^aqE%gw|ce6THEcl$uC=)XF%GE
zFl*h{jiC<7d+*h=D%QF?=_cE3X)Xe3k8fJ**AVKOy!T-}oNaALeFf#7EzMUT?S40F
zV~e`T@?_mDWMveHfHKjR<}{FYdz+PUY(C`rwHyt$BJF0Z<(Q@%@{P8Z<~@*h{Y%RV
zC=7L6tp9nnt{k*jt+~lkTbdg|+NA`G&tj3~+qzKBvhDxntS!x-Anoi{Ytx{^$ntQV
z_OmwsqStq-wxu~1q@B!RZ7K0J<Q%rtu|e9gS=N>d%4#3&WoaG;X-8bGt@D+Y&h&O2
zK4NW)(0)5K!_r(0(hde&+v}}Gmd|V78*7KtF(}t<X+8&Odq!A0b}6Hs>G|4K+S)l<
z&%5KYr8ys@ZJ%%La;uEAZDE!=KuFtK!`iL9obuq7=7o^9X}z`kW>=^q^xg}`M%JDc
zp(ZPCY3>MV8Md`IF%9Yxz4wJ}Xl(6kI>O}0EzK_>ZEc3N|C1>nJz}ftSo;qzFd1`8
zb5KZIvD7*+Y1K!+*s`yzgWee?e{N}>3TcZcScksd0(F?)d&d^$whlc|W_|u9OLJLB
zn-^yt-mnW<KC;=Dtbh9G_TLjM&37SfR$J@e*1BJ&r)>Hv>qsHJ&(r)Y&50pxYH{nx
zNegm8TXI4p?XN`Z=*%@H?`~<{3~3WiTE~JGK^?32UbFFatm8Fw+>O0rX>JW^V@6xY
zUyO#jSnqvjBX3$KHuo_(c}w$eNE;68<dE=>9<-rjtWzD`O@`jm939dIUA9h_{OO|~
zZ9q-y^u_O>e7&W4Jf!tav(7Bg`<3ZUOW$dojd%oQ?=8*sAuY9lb*|nKWck#RI$7tP
zv_BIbTbd6<TKstH{H{?SJ!>&XtqY@qq0GLeIYXpH6}B#R)$>Ozw=O#5OY7Cnx>R1D
zo3LA!<`t0^I>5Sg{SMSod+%in%CIgk)B6(G+0xu2(){mPSK>z^%h%>x-nxozP!GV;
z{3O!6+gsOiRYF>($IUC*x_00`)Df^Whlw<g+17P&_|h`{Ze90UH@s3zf56f_C(=6K
zw{BK!40Y(<d*3=0wr<{eYq|xN=0cIyp{8|fjRRRexON?^+o{^`ZO&PmFGbqVA=ZD*
zYaq)L*Rr2=C*KXzNw74hinL~vtUE`hBFi7wbcuC$ir$wdbu7)hBCRp4dp_@=j^BH)
zT*Lj={qL5TE`z1HS)|oFY2AP126X}7`{rt2wjN|;Gd%}O^S4N=dCPj(SI2v%hpyT^
z>(S5cO$Wl#952$UJhUDc(*F1^%2LM=Y2WJhNxfg+L|U2$Mq0&t){~i4p$_7EZ{3%-
ztfzrGt}6ssnkz<H`ODU`>fTUS@x9Nk%t`CnvuCDPVQD@YX{GjC&+TEz^4t}t^<t1d
z_r>a1nsY{4(IwW)_KT6_zbiD!dR0u{L!TD3G%t;`0{yI4XSJU)y?A*;tk-ken68GU
zxof25?qIzM)%RPbFE7Ur*4tXYnI4Cw`E8_SD`LHUrT010qxbf{^=|90rsF})fg|<R
zJ~}lIK$c(c`5Zbe_{#J@sCjavK1rr?zVlFrlmGMXJ^Y2v5tB?egqll7>b>%GKBC9V
z^zq%k$87cTnBE9A-;UH94rZIY30a=Ls{@(sow_8KZ&7pdNWIja*?qqK=<hpUgxPnT
zhWaMdyggD+AEQg<;ZVo)z1Q!=pL7|~$aGPtxqYM_{f#aUZX?V0_s^%y(OKJfD3qH2
zN9uvy%(0<4vOIu$)0wmMebZr~)(DWg>j&oS{TJl4r`+~P-FB5Zulxx0Tc~veq;4L^
zTrF=x9oYBYKsIHrMI)i^3$@mO)Qz{9yWkJV@(HdR%iK}Npk55M9)Z-=^_lxv0<t`V
z%g^wW1|^`*47Fx~)FmnWWa>JkF4{+RaFM#O6!SQDhWa$rx&~6`u4NwIhfqiNy_fLs
zUzlf?_Q%Z0)Y=D9r(a{<DwUuv?|Wb2lqBXIX`3DnwLXH>N%@%fQ5R%+498DlK4sn1
z(V^B*kUHjD=G)jCS$@M2tC+uR5vadIt+OC?SVQLTGY9GrzxN)>8<+oTZPV?c)?$#_
zzZna(Qs*brhuC{N3oO?0knTdQ*B~|ZCl)Mt4q2YWM4JVpgP=|jwWfpAxcV$8=Xh#N
z3_s1S{SdXBpUPLOz7VzUgVbJM@zZHK4l})qA%C)vv-VTa0cvdssew6J$WO;xrf<<V
znuW~%>A8SfKSFAcb1Yn?0J1!co-J5-<OtJ2qSly@>b97LALT>p@8_tFHB!5L$|7Bc
zn0^wq4u#ZTBUxmlI!qltcpKXvWYIEdP<M%1t3qm<DlFRj8M1tiEeEjZm2lH*qSmvJ
z`qLSH*76FnJdaIk@Uul-k=odUTJu7xYkw9iuotNf7PDBBen_o%gvFv<p*|F~E{4?F
zU$EHG#ZX85y%(}ZD2vxGWx7(-+8I)-u3_;hgOKHm{Pq=#zmvD}n=;h;8d58QC44-Q
z<&mt=n<aMafI3#x8XQu~+ALYQ>PNq1saGsHe2nQ|QR{R_Enb@?@9XttdMAs7vD9yF
zrkh2r<sr4;ES6fAfh-?o-lP2db8X)zcc}F~q~^}S&(rigIp2FKQ(b=G=NFGcoi1uk
z5UEaHEZtoG$+yu|haM@f2eI^gb+umpMXehm<@pkp$*bO1rq}ZEVV3Eop4P)l)Y>9a
z?muFgfBv8E@=jrvt^L2A7`6V0l$+I9c2X^5c`&cGX4%*3eO>NMtx+Q7qBqNRS3m50
zDAn;t%Go%U+p3P)>E6^jCQ?ogVfl(-5Ch=7H}mLUEI&k@vwvq&Yn@0rJfG$7s6&?N
z)7-zBUv!ZFa_@R-JrpUsEq<{|+n4Ft+`f$!ipgiWbqBR(ij>W}SRv^%q}aPzVbNNo
zSbJFEY!}mKqt;cCvSByBY%(5V6ukFxuGzsa|Na;1x>0MdNLjI&U*-A~S-#FC8~9bQ
zdT)zXQ|q%xS+I;>?eC8)kLR3O{JOfsbmXWtT%^n#%df{iM3&!kY9D_6tRmE(qt<zm
zGAWD|-Q6ID!h7%M_}^L4()%;E4Yd}Gl+le@sr*J{`9Oz%$x8ihK)pL^y%;G&a<J0%
zqR8@u_P@$+eunAfQESRb>Ai*DED8MR4^5fMZ$BMn`g+v5Gg1=b_-(ZIOQu&erY*lc
zcFJ`5sI_UNM3iIY`frfs8x48D%IXQI=SQtyBPGD*cTSCv<stR?gWvghm<}Md#*LKj
zUHILOc%*nXpcoTK@hHP8-;Or@Kx!QvDP1nH${!1nlIbn|bq=fC+YEIFskL&XwD)7x
zUymUr(`Wkgm#n(x7St=G*3*&F{2ae8@fs<ap3|li_<c%#(>bKp+>z3#J-<KyIZ_&a
z!)l+-LQ4H?toGwKrjJOi%Oj=MDps3Q3u0vOe_qt;Jy|`sUeEXSskM8gR4K^nA<aMf
zQY&p>b$OxHW2Dyik@BTCYt-m~ERSlrT&yv!6H-c_q%r_VDYcL_p8bZD5=pH2jcynF
znKj*YyJ#sYCxDbfH(1kB4>Hrcn!i7PDBlk1Mp9V<q<m7AKlIb_{=vtZ;<B1QTx()_
zlT_XSDNe0ft94z73G&|4`sy@mEv{lZl~g7H$<KmWyI?saKdHgmO(r7w;d9oGDrEYW
zRBi#ucl)yTQD=xT^4{xuD=+KRy=S_ZRJH-hS4XkVU#F4fd%akcb>66(dG08ce?an?
z@vPfJoy=1oJg_H<vhLRLP=}MsNFe#&QLI-n>7yU^;3up%ME%Wu+o>D{lK1psz5kj(
z43ziY*zHeQ|CjQn`$=Ujki0pN^;f(_mQPlzE)9yFGQChLkAdX%E!ZG_HL^Ujt5&eV
zso|zGN@X^XysQ)(Hj*E9@qRW8*Yhpx&4x4TLw!;z*Ma0YSLm8OKa&6c;H90}oUVT7
zOxKjkejs_uY`X5!>-(z{|L3cn=*&jnrI;Qnl@CGkSPwQD(F$1}Tm8N_dQceZs8Sgc
zBoEEa#+|ginSR>=9&EgJrs=OzITIxJUQCo!zcuZH_cr+@b+AF*Rw|2v<oM>qxm(Ec
z;YN*Qlco!x-Yb<?L2}qJHkqxz&-CO5m15Ie^6~m-P?;7a`*vf~AiaOyui136j+5?_
z*>vAn)0d@kFGzMj$sen=h8Q>Ry}DhB@W;__pe`+yje&ao{PFQJWcha6_Tf*zcQ-v-
zDnEndmTUOa#sbLl@cwv>%}Q@H9b777gXG3V*(_bhQNu+PV+YCgo3Pm>?e99rs2mQG
zYX!4;GrfPA-rj0s*nFNF)ZL}BI!La(mMuPcjVzz<*C*K`bSl*ArSd#TF8_ip4!R=C
z^IN(&Th`G2E;*aZ{2;k_O|~2t`_cbfxD8uA)AklTM&*K#oZp+R-1Irg^aAIOWh+NR
z(-o$&LrBg(kgdz=xN$D<-WUA#PqyykjilG5seBQVUd&?a%lDDx5q`XcKetFT9b+nk
zgrs|``SXH2$np!{+Q>F}$3gvLDyM{`s}|dYtCO7R9loI3hh{<DWGc&qq|*+z{h=a~
zPJZwaA6v(^<L5)YWh(E4q{A!N_PM&pnV#Z(^V!aQuIV&WnJ6UfoWgdN`pudC;w>ZC
zzT6b3?@Z;UkYuH?ec#U@#?pJQ@%j+9zoJg_nu}Dn3Q4QF@Rt_vAQsbm-|<rLmj#hf
zPnybKA!)(a?2uQz=}Zsu?A+`S{)_2QQyDEJO}ohsha5<n;zlu^kThu*JDS%sp)Qr<
zLejX|>^Ob|#DL=eyvZZe*zwt8sC!Liy^u7t3x9R*iY%Y<fbaOLW25P1Q+Y5XrN3pT
za;1>vSx!2@PJI%f&Nh`9LsIM%cDj57S^njS0RGlOz3s4lRIUt3A=UZYd~Ii@m)Y+b
zJLfrLy53aw3`spQ*g32kvV6@RsqB2PkLiI^`7|VTab=ephmqxR?(l+L#+8LS;#7tW
zNo`iM%hO<F`JG#Y^7pQ*p#C_Ob3;<o3jBTJD~O@>-uv9}D7%(vV!Gv277j^u2C{2<
zKV<o!Yt&-bi#o2pA4cWnko4U}x;4v=EKhXBp>&(8zyI<am8nD07d7afI~hr3`_sMt
z1SEZajPAj!p}snmyF*g3M7r<Oe$4br7b;1QYUQ9VJC)5tQr@-n7~K(>zUic#ztZE8
zUVrv!RDKUhPPf>t^Kv9+dZ=IZVYhYiJwM+|W&Du%^fP*v%7Mg3UKC>tiTCHyGo>oj
zkEe2gNW5K#p65D23^M-DTYYs4y_&>9-FYf2h{Ox+=rwC1vV7L3j<UPUI@7DC@`Ok{
z>dx-|M<Avd|L3_rc$VFF-7}qgDsza$JznhboqG5?r?N-4B1qhJhCPP=ua8gV5|L<k
zWsiG5Akp!`i@o6=dUtGYy82Xh5s9l?(|c8CWcjj}TI~6m57gtQ@{LGbP@O&Fdm+oC
z{r3#^JedG>{HY8i5~t;-Ps85G@@r2_pwH9+Q2(FGNg{E~Mf$uO3^CmJKkxSNmh|<O
ze|u;mm8C@DphfiEs{8f-;N$L_kA7eGhqwV$-V%u^A@m!RhAdBa+%Edv)c%WpLS-_M
z7+Hb-Z9<V4-k$y`{zwc-qW_Za5O09WZ6eX{AOi|^fEaW9pVzxb1qMU{Vi8c;P9(ZV
zGvMDU$nt&vwwZyoiyKY>mH$NIFZmhx=R0J1z*~1=;Pa~x!+^?&BJroG407L%#3q|4
z#vKwHU1E@95yUs3a->MC_Z5T74uu$a{GT_xrZ0ng2SDrtDr<_wDl-{;=|^Pw#4Da*
zNVCr&E&`QDMdBBqF=UR8v$7vN<Da)-Xs+!LGl9yiBJs0yh6YVQmVdn9a)$2J<LBE&
z<yw*W$$5sUx0LB6Pjt!0un~Ga&R<a3S0w1T4!ge-S-$e;UJU<rgyAqy`B)@8?8orc
zzkc+X|2LPtiWP+z4OE5}3D<VASNy-o@|$0{%3hlP62F1U*&^YzGb0+dff$1Cz2`?u
zF=DEVVLMP+TqGQ<!HBmTk>x|*-JFp<^mjXcq4K&&*xHqmTgoBJlWqkt>dOO$2|;Cg
zk+3e7Q3H}c`qNkRX4G|YBbN53a=%DeG?>w?bpK4R`kaxBUKj(hB&cjK5~hz~OuiCG
znDW85K4~0d!Ztvh2`WE~gt7YfgTF(}#P=Td;UgJaU9WrSa4KVrgh4|YJ7xqD`VXWS
zi%96xm$8ra{AsCF4jBo_@r>)70Wlc)KW}?%Fyq#>hu9TVRv8JsJQ!a>`ytck9@Lug
zNnsGzg32=^!KXIkPrpEx=iRd`6B_k}m={#$8417VV8ZlIkkIKl6Atb}LWf&Sbkg>;
zJ5A-Hk?`|ACieUkVnn|8!Z%yY#I1UNnog#&(@1DMlu2LbN0u+Xo*$D2>UG!dNad@M
zP_q$}Za5>$BVVN`lUv6_j14M-jfAgnFnQr^WclUGZD2~iZV-Qi%4s8^<Y1<R$wQy%
zoiEavDF^F8Yz`{RjfDK=m|A@nGJW(3Ij=Kyj9yRnJyhNs2~JCx`l#1OPyNdXru}x<
zFg>VDIN~4IVA|T6AN}=r?lHaiNW=S}a^r}<zKH1ww;{&nd$0XPKc=5*W>_FpwjA-N
zOS5;G{U3ezM-H=h`*_0%q4MX5KhTf8)5}B5PKw=$_+7Qwd)ZFI5TP>ah~IpXy)T3#
zp6e*aC*m`PvrnNShA%?p*b%>`Hv2RcLuBPA6blsbOV6-Rl$&9XP+51x&+pAXvtB~1
zP>LCf_*oU$=ik2!mxRj0BYyH`_I0TbF-0l1DB{O^v2U&8hFL;o<`F;Q1^fC%BYxO+
z_D$9E4<60Fe-<!26Dn7a_`a3ccgK8)QA)8&5udz~eV;WktP?7GkNDU&>{m&T7gdB}
znj${@6#I1zGaM8upO5%JfA$kUL(Ef(eTsPR`|P)2ykVqJ8GgijB(UGDZxG+L0sCi*
zK>TlS*uRwit|O_OKjPb`vwxdb5JQz>sUp6W6Z<D0Gi(*A3xN2hY3#q)7h<ha%vHoU
zc)|W>?iub1)fYf~ttbx2p9C>kDK;zOtKQ^*#@P*%h3XU_zLFOQgbzdfSH(GCpcpUZ
z4{^Zs!iLvE^$rkU3LJ270>pTwSg(jLvV;Sj^uB%SLv<4npT7hLR-Xp3U^%drUQf>6
z9Ozxna9*hX0^;6X<G|4~AZ9EFE;x_47e8~LzK_I!p*jwTd$^bbA5KBsJr9a8i@5*t
za?qD03?GK-K_KpG00(s%3o&RZ7A@k=ZRVi<`3*aU>PjH)L`e=>JrH8mQp{S!9qz?J
zSKb(|3<tfbhqygkIQX+Dh-pi)Z4tMv2nRR6ZkRJv=K^t-HwVYLBW`0Z4j!TBS-XUT
z=k7B+8mgCpxMj~c__!;?$fa1hh+EK@Lvk%PtQxAjfw)=yIHaB!Hq*bNn7W9Yyq!Y=
zwLKI4sD20H#^>OWi4P#=F2&wO+=!nzWVeT5+)y15#0^U0kQdt!*Z*@4E%Xd=z1MMQ
z<?jsthU$qRF7Ymhx{rn!z7)$BanThxbm$Yq#-X|-hztFVLo?hU)-T2UMVwzh4pkmX
z+#ITJf;g|`99H^shzU%wff4unX%1_fWSBZsCk1gGvvXL=3B<LVz+vNaA@1jIIc!O7
z!`q>HD~S849fzIOcH$hx8b+LJIRD6h%dmK;ZVTdS59c3^e}q`X6q6Wn-!I@F;eQ!U
z57mD`T&1o2W7<84Sxm8u5m){+|2WvpFnp+v4B|>Y;2-ZMAg)*v#W+S>5f=`xcGK{E
zs2&aC@)hOq9`zvxGQ~nhT#gDHK5DRG|4>~U#J>HW!#5p+SjiMK8L`jmarlD@h6_aX
zaS(eS9PvdM#8jr(%80$$j3YX(HOwHYvxC@6EjXf&7(wTDaKvBwyVJV8vbo_2QN13-
z9?|_T4TBiX6ssAr`@xZg4??UVs{4c39rZZ!r$P|RnPNI4*8ZL&qdOT65!DYu?D`5E
z`L~{T^%RQzjMx=LIr87bhEYUyh!DHbg`->wAa-stN0qLE*jW!as@BhjUqtnc5Igxa
zNBQ=L7}69=8nNTHanv}=u#KoL5@Lrh<fv^=Al5X+oJQ=x;T-kkJHtJq`bvmR@5Rwy
z_dsm&If_k<*o1Z*-Fd8GB2k?t#70);=mBCUg-zh-sb>)z?84D&^mzUeRPPC~J<o9T
zwXY$@HO0C{tj7wDDfX*jDN)@h#QxTwV_Kv`ENqI2jo5abIVNtQ;Ve=8Da5w;l4Iun
z3o)}Pb~a)g-{Y8LuMC5U>R2JR?goz4d_-)mG8AJQvDJHXY+b!?RW4IKEX01>oMQt*
zAO<(brl%sdLN1P-Fv75#sIC@bOYP*?ojMMRSE88Rh%GXJW1k%`Tqml}h1h&eIj+)w
z5YwAtdn4B6CC7FB#4w+z&KF|dEa$kvUm@mYUXGhl12IqiIBtDo!-JxFVTid`oa1i%
z4l%+hRybm=@8I|n;f57Ob;l5MA)4b`^@CXA6jK~AC(Ckt!UV&SqWWcsIlPnO=P!hq
z;}m-wF?+%|{zQghOi>*)#B43ZKXdOzjNOxemj4Ga87ui`y_1GNMfKDWv$`Yy47>(0
z%qf;RViw=!pA#P%HWk%nL(H7P{Bzf9h;>de&k-}NJpX**Vz^aQ-wiQ;uH}Sp^FmB?
zij9t#k*ztwt&m|_QJpx%3_8ULLq0=H{|cNiQ~RTL5GQOXVR%<mZw@gDPdGu095L1@
z);eM$(>YOWII*y(ZXIHRb8=#9{hfbniph?cp2IjXu_(mJqWX7;@hHHFTE7>wonp5m
zrqf7HJekKZw5X0AV%p~Cq))`!YSo5fyd$RBU{0#{!tk}I9v@;FW#gp4yAT7OV!<P(
zb|NQDylmK8RM!tNRqt?;IEP}zQ_Oh8RP4b?&vzIu7u5$uOxZ*H>zlO@Q=VeWBc^yG
z{?&E1VRliSLBteXz`q8MLQLMX{A<QQ#N;l_zt$%ko)^_CM2u4c|GMD^G3qH+J))nV
z;p7tS4C{;P9wPcdV@_^W3u4(*OnXG%oW{usB@G9R>L()l;ww&`_Xc9#Q|x<0pX$QN
z$Ilx^7}a4!^gl~EC6|rp11CA9+%iP(b>Wn{(+oe1>Nz4>=kHSjG+S-=p;-Ee*7wSk
z30)0ajOs!ndew7I+4%#++NYTNh+f>BQ=a8B+%c*ziRjrQIkn<th{?~XjrDv}j&o|4
zjfP1^bt(}(z6_@h9D(T3;M8deh#ua9Q`dSMUK!Q9MD&1}oO(@<-)A$YzWp50sTVk{
zSa!oQqq>=hjw{V+&BZy3s?TYj>k%E^h0|iS{lQUGe-qLEBRFkN5abM?+yRL8+RAB1
z^?2@QsE#M1yFBG|m)D5yRDf~}Ao`bzoL+0I;iFMKP(-)<jnjPxLk<E?Ptof~Z%!ZA
z7GkGST~S2WUC8O%3P7#`%2|NuYKJ-f(E-C%qxz(XuJn{Mz8nEL4Jfw(qRW@yj81I~
zbB*epBDzF9&ghp5(M4Nw#$Q(v{b?7@Sh>aU*r;AAqH{-b#-(J)kwCc;5bZRKGYi)=
ztTw8<im2x^IkV{v$fZCz6%ciQEoVkfF&sCl--@UkyEt>^FOYMAaxWn2!g0<#>|_{k
zR0kGOC$4gq({e-|xy@N61|jOuea@=xW%zGYPZm+TUT{{AJdneIaycMs(>u-@DF&S7
zOm%4ywIMra*}DH47s~m7s1-Rl>t0TX8%OnR5w*aDf0tbXIUy)F1fpg-^Y8W@4O5Ql
z<RWU~YyO@37*XS%^Y8K75jE;D|6U>v-5>X;-Y%jB-{RkA>p+eP$~A$g-sd<w-x0&2
zqq@C_N;t^bu91+7f^t$IDuSFHn$K|RsQxda0vB=i<hhWuf^t_Ns>gWF-rLwP?5K_~
zqPnJX_Den9ZxNK^0#O}&IHz)u;oDI?VnnrS!8vZPAqNKK!a!7$N}Mxfgkj%NU1LPm
z%fUGt%0jLT%9(+vYL__Y#$v<8qx#5*s^s9@67?ac2Ip3Lhp2L6Ik)9Dh?z%qmJwAv
zh;!rHBdW-+oIA2Gq6)fl?%ZRBr$_ag5tS<+=N{_@IXWm;2O{5|;=CLe4Qr3;J|pt!
zT+XX4hTg+JD5nP^??!N*?={2Wqx#W^yjGX<#`#0e56b<4$g{6GZ|fDq=%YH+h&*a@
z-Xm{B9-hwmdG+}F(>cGw8HnFU^{f%Oy%FdCDsJEA&ncG(A{{R{zs~`~_M^Jkh+Msr
z^H(&3TqBfo1d)q_IRC;1!~LWB+K8N8mJ2?u0y#-2HwhvqAL0T`HB3ON(~Zcny}6)Q
zengJ^oeKtTL*%gUxnNqd;RRB?Z$$Pz$p!nbLyi;5b%MyGzFhF;SHlvdy5We7`j!i;
zWI!$y%87!=p#5Cf?MuTMr26BC^zOxl!?c~Apxh~lbSub(8}AqfA=NQQWQWCEc&h^<
z+a^(t6-2gb$wehs7(OA@Lq{Yoa8c_|AqNZPVnJlxI4(*EH|#>HtB%NOdAVrb9>~?g
zMRq(QD^B5}<6jxBA=PI`WZ5cQoHG@2x=?NxM1Hn`i)$Y-%tNa4j>!DYxY(~UB0tH^
z#VPuCmwjA3PWN{jN%i6p@%mRT-g*#n#89pnL_9ji#mY~Ml}L5x5plaKmsIElxnwA(
z3?eQa=aP;Nh@(jL>k)D4H!kUu3v$j-?ioZJKENf*I~v9!)xk%^?iO5fei9<KJ9Ei1
zS43=baA|?_hQCPl^bxVXI+r&73Ub&`E*nHFo5`hN0fx;;b@>r7?^7<FG9Pl?P|h1f
zOiSU?y*CWEk?Q*+V*GV3eN_>1;!tiJL=69h%PMQThGe6d0Ep<nn#<g#BBHlHmqm*0
zm{Nkv1|KuLM~WMOi0DKvTc00t>`<;9L<Aq_GW8$Cf~432i0E01%ZtTBE*{Fsg9x_~
zT;6<v;Y3pW0Yr4T#^o_5A!iTe?m<MWhFm^d+x^p3icx?F=>GrKMnuE9l;Z~xb<T4|
zwjK~)lHwR3;`^#xQA0e+Z;x<A>#~UWI*BWKtTgONigkd9(p$M=<O#?XL^*>HQ8X`C
z@QvY8Qal7i<n6!}`rOJXM7f0!k!>tjmT793l@v1py<QyQ%C<ew>q#_M`rJdW2ZgyZ
zInD4aDXs!~-DuC13nxL2BFa^SUgrmM<;m5CbxE-o(Ce7ZRk`;;E+fimgkJj}b5-5T
zhJ#7*8PIEcC9d*+4mpn~_YrzIe&?z`^BP7b#c)8cRRg$cdl~dv_BmIbnS)*nS8&zi
zst`Yu;yj?&%u`(bWkblJM7fmEYf?6@{<WoHYf>x-^cq!>tNZ*4xt1vB5_%14&DG02
z40n^_MW9z&5Lch?2|1Z4Hxqir4&s^u0fxy*F(uF|^lz?d6oOuX)w$-k|Io|F!8M^_
zhSy1PC(z6NU#^*~+g-dU*AsemyumelbpLjd6q^FQTD|0&7lDuqigH4sSCc$k`;Cv`
zd{X=h^r~BeYk%(sIio0d6ncIC71s{zWEh|n;{v_DuFAD*TBBF_<&<Lzy-L^O+AEC=
zAC%%?pjVN4TvwzT<e;KlROpqb0oVOl&agu%Rt9=G>vm)T$W=u-s}TNN_n-dCa78Je
z2Ey<Cz;y?%K~5{mZH4e_Rk-fWLBkxSm>UQ``z6;`5rg!^G_G$}8R17taJ|PA!y~1*
z90=c=hwF#-h8$U3Kl1^?H^1ci4LuF3lwx-veEoH<zoExj?MXSc5WegmZYchR;h0i<
z4}{On;D+XJA?Ft5-a`1)S=^w{gBYh20|epY26DsS`n!?Oxgn!0!iNQN!#_hI{wc)?
zL3rO*-00jLa(HoLi9HBUtjLYke=uxRiY0>Z2xo5Wo&$1yQO+-f`=8{-;l~U&mEw&c
z+;cfMI%Y#oFv<;va9yu$ye-b^FLx;>3BucSVMZxegts6wYRo|Rj}@8GT94OgIK?eN
zc)dr=h~Eb}#wgbq!mH_ibH^AKE5$ZJc*Q}?INBL<kx@=EgqLYghf8t8X{F=yc!U=%
zOh?V*kh6?(mmxgQ5jwob8-^>zNI|&sSUN`iim=xYDaRSYo_C<b&S&_p6h{SN_wv$l
zXFKFTqg-eRySj~5=@i3$rC2KnJCjVSO%2GEMmf_E_HQ*>iB}94mg2D>Z1+W4^TmJN
zUY~NSA#BqqTE|-$W-P^QLD;%RWR6D&TRE02^E1Mh+#qXBH#}L2>w>V^qe-9EkfV)E
znuf5+b;;2W4QrNSzaVV%X>!v<$mK>k-4Hf7mAt3t?YE!e!yqiZ4DB)(Am<z9enVL7
zM%r!r7)C9{kU>~zXWGf)*apm`J*F4JdfuVEz%u+=iZg>SxBj$GbcGypluHg_9ZGOh
zPCb7cZ;C~OuoersskXScO&?OuIfON;&rQC1yn4MUUJb&2*uhO>RzprY%1wu`${o3B
zvtIw#e^N{vgq1(VP4|u=taKS}&Q%s+#d~mbSzp7;rMNc;%YTKN+dhCCca-Z6VJ`mM
zoSXu&bSX9tLSJ6x=7l*R7arxrL+Aq^Za(pc;p|fU9E4s!$1S-ELC!pGDccF5=elr<
znC@cmQj8sh9@)<=zMmoVP%g@`htR!Exn<0Fh|f!Lco4dICAVxY3_18H7au}3pR(oN
z2*d8BSUm_`I+9z<=7wB-l(P?^vtM#++unxjOYwXVI@yO?lb%9OKg#Wg(9yfObwRLU
z{!+{zgbuFCt;f$Iw4WEZ-qUuZjpVkR?F<i?;sPNw<{r1zav(IKEaeJBXh>UbQ*J=4
zV2T}tQ15x%HhL`N5~Q4h2<_^`ZMJyAoxY>^LI`c&h1>4>K+ZwRJ&4d|3%R|t?uUOV
z1`$FVyyo^cVh-2&irag3Luie*+@3hx@P{c*5kf0X;`Vv}A+&-`xeO6n<_fnTYi-!X
z6w3&qMXPd$%N)pcNI4G?nkSk&YQ8hvVv2W!P^Wd=;oSvtB2sQdggkx09U~VTrZL4t
zLdc!^+(9RV+~~?3N54hL<v8y6?^nY+rnpH6Ik}QMOU;5Di<D~-AqQ`9XRG^$g-o%P
z5VGS7?u>5)xfm%YBSIXVxpU4S!%3$2O9)vxh&%s12ss-mcOydPuj8(4#SBB4Vl*LS
z+EwnV?tzd=uPDbOLdJi}U0zcSUzy@KA!Jy6?)u{#<bb4HkO=A1ox3v181^#7dO}Ei
zf9|^J2Du_BXCy+x=5lv&v6=(dQamVx`0U{B=KCS1B;}Swh}&iEj&U)}W{MewkYC<$
z_pJH|X_Jq;H*`WsixS*@DAe$rDXtVkT&r>S+i8%al5$ldq~=fDQ$>$gwH?KtLdZ9r
zxySt_Lca8(oR$bF>&HDq#D*>zM)9c-QZ$--*8KuGFDdsWLh__@&(%1?h^81;2yq(B
zy+x)V_|+ejBNM?-M{;jd+wh|)&J}|H8_T`DE<z4X%B6|mOMi0jG$)8HO|h^Ld_v>C
zvXE<&a&98{z&P%G*}!n8DP9(Ww~ge!Z#qFvPRh-R;EhALuS<wwQd3MV1TXK+ePT=p
zFG}XV$-@vlH<tTWj)!>F+_!rgf~N#<--UUQ<CAiIB6v(!?k}*`u&gOI7lH@3;C|O_
zkPDP@f+9Gr2KNVRyY)LIeiwpcKIi_4ryyr2<qkz~a5nDWamg^SDaIFqyI<%2$2SnH
zoRJ)(2=2Ux2P*t$_}CN&48d&{@<4~Xkb{(Rks`S15FSX==o(M4!Vp~7j|Ud({xyH4
zoTUhsQuDwmJ>EB!DV`XDzbwXsx%GTyohi2|f=k@y!8+QWB1b9a7=jCs2Yt1@pUmUI
zWNp98NFE%s&G5J>E*XMedh+0=wU8r~a-|~Z{<l1McdlV|^H7ed2)g=+hf0rwT&k2)
z6+x#nc<ATehT~1~%@B0BHxDHQL(Wyoy^5fnKk?AqUk&4%VxS?&a^ayP^$@h~3J=|`
zjG&cUc{p2X!~do@X$YF1&coH-LJn8T<%*zb^?BIyoMD4gEHwm;eZa%R9FXgka=s#H
z$UGk2Fwt<sDc%}_(%pIZdL-n8<>9w_{@8r{=d;#^DNZrj5EQ(T|NK-AL4Kq8kNYPG
z>Jh+y)UOe5oZ_}2s7oRKGi^KMn5A5^2x_DI@6+pTF`Qz%A*g8&{`0aY<f5gVv<Rx3
zo&SFGz2THo{5J$unZtiOKZBgLl)Dx|6`JwiezswlQ;awS6~D-TS7<v6FQpu}2+E(#
zf6wc2a<`&5atO*^lt=RCLExM7lnWPu&lmDYgWZOGPO;_?c(*Z+XuU<QT*{e?z{>}D
z<WKR=&rP6sbO=1zokzC5f}FaPTNi-`{^OAc;-&9iNipjXxGkPX%LO9PcIDAJO%b@!
ziAURgZg}bx*A9Wp2J&c<xatdAQ?6bF&dI~0^OFs0onqf1@UK63^w>9$%a?NcB5+hb
z9?Sl(;jmMDJOmCH%40Qj|K2Sr_b&pIbMRRA3Wm{6G4v1^k;Y?x>_lKleI66XI?(S4
zk8KP#{C0}7hd_@Y9=oB}-{ninC5*rhr+NId1%~ZTvG@?!q79G#)EsgRQ_f)oHr&AD
z5f=>io#OQ&u*TOsu6aE<i77WR0xOQ-@qGmh6P{xFA@K7jJpN)90*lS(iBCfiSje3x
zD%CQ)c#8Xnz?>FO{I(5p98<1i1iUW86McU*EP0-oBxd}BWS-FHS}tVDiHv}2$9dvx
zfZ@zj{6GYpslk(Z?m^CEp8R4Z0uB%6$$GJdK~FIT5wPPNPx?Jaz~(`eV;KRC>O46%
z(eUXh4j}?o^x?@(FCYgq<zhy_+(SHhSKRuUaTKc%0aHrz)aMT%S2N{oM!;x)o@yOz
zxb_s!5CH?1@>JXf$mvYEoe_}yh^J<EHq3j9d5D0>x;%Aw7Xm^~@YIdo2=Gtfsdx1Z
z51-;9BEVxEPgj`-Iie|7Gy*z2;%V(?vGOT)A_7``&(niaA(u4eltw^9f1X}_)o}DF
zz9IsuPvPlHZ6N0~Pd|TyfUghnOu=P_u}?7=5%9S)&onB8fX^oJOsCBV__PMk1V<SD
zKE-K7Kn^dSnQ#DdSW_-*_`e*?Guyv4Y<`O62>*L4c;;bW$aPIQui<~?IM0?l332;*
zwoZTepM1@;?ey<QhEr~A_#Z6Gvq^mn)1P8O!hc&Mo}Kp({JD>3nF#+49z1)ryy5**
z+(`H@jpMm&p^#&na&5!^?~y!LZJlueP;5!~Pn^qh-QGbiZpz6G|KS^XZfJAk3846s
z@b9~y=hh8@oZXbW8~*WUdG5*{;}D=2mGBR}&GUuxz&{|8a(u(z`x(!prSS_;9838B
z?!@z<dVL-H^L)Q@@Nb)o=O<+t_W;GZgn!d~Jip^1<O-*p;qb3hkmny)GF}3ThYA1h
zKIMfk+##np<ras3`2xJqeyDL4P|QsDf0l<AlGnq(;9y=D^9%g*xbVV!J+Dh|Ua*tk
z_x3d}94i1h$|+Yl{2o2z#q4#A>wsc!!tcgaUaZ~?a+y<3bNHP-#*3cm#)CldIpO!u
zc3vDh6LOwY?sNF<T)~U$HbIUAis1=A#}r<?au$B;KIKL255E=tc}eTQ@+VN7Px#FZ
z<|XKHW}Km1>hPP~o|i%^8n*()0)^kG>bx|m0pwbzoa^u#P>`2)v^CxZiWdsM#Q%8d
zk+v_!opQ6oFMKC2m)G+I)uNc9@bj6$%k5&}=arY2eO|&(Ip51k+WucJQruDawQIx6
z^9DkWcgpn+zaPu+@{wW2<v_7X;aBGluQ(5fT=0|=9)90#<dyG77|#R6FNI(EfxP1J
z2jq;W-0|@H>=#}cJlHrOD8?!L@)YBhHGSddl1Mq`;rsS9uZSfqKLo`=h3}(jysDnH
z9Q2fn9=<occ-6Hh<c^?Nsqj5pnpcB5L9TkrSr6aCCwNug|ME&uJXQGa7{jYut3ghC
z%54wdjGuY+eo5n;pqQ)hUG|RG%4CD@LN{LfAr`)~SMplx>yVFv;<Cbbk`J%N>2b$q
z@Y--!_>L&dYkw~>t_q6X3g5mquO0dWzNtld?b<8&#_QkT{Lf=S@m=8?T8P&xH-oRg
zAFnrA0pA|$c>Q<%okt#u0Sn*G9=zV~5qy7H%<F%7!ngGsUSGb`_%A3<EPNYJ;q|kV
z;9KuDuRnH%?+^8PBaa@x>L7|G3*Smdc%yC|_*VFWH`+~sZ|N}J@YU-nwt?c!!ncqM
zZ;aCR=WWj$^S*~~j)}Y>p1+(L6q6P{FDvtg98*4zqj}S59enO?<jvwGjBkVD*23p<
zE8hI+1bohp;7#|s@Hu{jHzVZP_@^YrwuR3=Pu`r`5k5O+^5&|g@Y!^QH}~W<o(_tC
z3!gPXy!mtse3mWZt^B3ov*178`ZCTqJSavke5Qr*R)=rlGjTC*`S*d(nA^OSa?<!c
zD2^_C1_kief<f@<Gl#eAv+zm2#9POHFzyeEwF{pJH{Q;620p>#dAp?U?|YE9tM!Mx
zAQX=mK5jqpcDHZf(<zy^qmtm$ZZ&TY-fNs86tfpTKYq#EYeM1U>dxDHGvHHa6mMV3
zV|*eM*B3sOU-7>JbKvuJHU1|?v`;x7{?`!3HA1m};iFvae*t=){IB_6+86N2{XPF1
z7Xo=mC_XTHz8=Z{HoZkp^{4(j-V#0U-{XIGMjA&6#Sli%tL=EFR2lR<pUgYeebDpd
zeBNoX!1zlj&M<l&aOR!pn&`Q!D(`4Lsppoiyfb}+ahp&qV)RsA<<7pw=(+qj?_BDQ
zo{OA#=lN#iJ)wBT=sCRu?|%IwdQM8<-G+V8bL@29?YPM}QFu2%+coGm@20t;XWvhG
zcU&TRrqt$Lv)yrS6!#cCBT{(xcop;vp253!0?^ZU3-4v0X<RB48yP*_a`0aDqUhPF
zBJZ_mi=ORT@?N+8#<N24lhL#3K;9et5Iq~t=Dq21vDDVzukkVt7K*Wqp5MOVy^A~1
z^Q%(4_v{sVmaWbE1->_a7K+1+o`pkszk%+TZy@h?kjEwG4Bq#DYTPZnuX3ID%YS%(
zY!`SxzQy|s2EhAXHr}^aLtYn(=M3-5)p-BEg77}uoDZ_O!uz-fACw3*&KHXL4DY@D
z`JkB%@9h)$!2K4y?L~YLS=9JoC@wU-R~_Pmss8X@a*+?zBlDj3kPmjRHLe(n9S!d(
zMfl*UyfJ@P;KO|1!h2K=KCJMI@yJkoX?XW<$A|4Fz&p)@59Ji_P6*(`q;tkGLouk~
z9h%OE;@^4u59LGaCwOap?BTz@#y>-Gs^R_Hd_H_P8{X|#@X=>m;N5B?AANTba??;O
zYk0fv=A*8q;a%qtABES0clBd@)c-f*t)Y0=@c!x|A1xmW@3L3<XonuB#7#arL*ule
znAq^ncb|`Q--oy6#~+u=1#hRvd|bPn@!e3|Z1i~il#jjJpvPT}@!sfhL*wu`<HDiX
z+URjc_un87&N2P{!4>Fn=pG+m-D*5J6n`5%w%z2DLf6rQSNWvUbM#n$flnIeHVz$%
z(TyI9kMc=yMf8|^kWYH+`DX0m6LHPt*P%Gx=rL{spKR%d9wV0X$%#Pp7(9<p<kOIQ
zhhlxBN6I)pEj0u^;)d{P^|9!o^XaE8rWh{|#REqVUw=N0T8tiE?tD6U6?$}S%cs*e
z8fOp13`dW))%kSK4)kd81)pBniylo1^Xb!r#^*zE#nI!32YgoH7<yE_z-RSNphu;H
zeAfPyas5#2arF3nA)h5_{OnIY8>O*eKR%nQ@sn_hPmUhh-TCaFlj#1Y8K2!aj_%LC
z=d-s*j3bC*n4|k`XFjjIAKkCq<nt!G(EZ$DKJT*C_=70UIlBKdozMHOL-&0H`F!GX
zbl(xe=S$}sw-CibNB51j`TW!bbYESP&+m^w_a$%mB4>Z&9in*Y=st5RU(^go_sMhk
zqE%0HA3u;Uyt)`C5yezT_aQC$VrWBj?^lU0W>iJ@)SP^=wyg0LQQUQOkI>&=e2ebE
zGx_4#U3B+N<IDVKjmwB)v!i?0x_nt*uA^TI^W`sd(7nwazVsVoJVzA29o;dDFGmNV
zd;Mg-oYx86fB20rtwzRyL^0mcy^;%G-Ykgj%7wjr`wZPnt>mks=ZznU;=rSO0Z+ba
zvKZZS|G-yW^tjn_@l|NNaVJr%cz8Wo%2yKsuX}y?YH0;{-TaNOw&gHhC5k5xuQSj1
z>fUa69oxm%ITpg}&_uree5i3QQOtRGZL7=IEnC5hIr!SM61>*^%h%ER`xP@OE<L;!
zh4b|^8(wo7@b&7+@S2{JulK|mR};mqhu4^?eEsx0c>NK;H~C!PHLwQXd~w!zoG89M
zyb`zajhr7|(Zl%0#}8g%o%klPp>aG>419R?xWG5FuffZGF5hg-fY)!Kd~;}|@jp?V
ze0a5d!Z)vL!>j2AzAc;!UJX<Ew$e%ChN4*d@T!)LZ#yNy>zl278}u{0Dh%M;^peIK
zMe+9GRV)YJF4T4u+|IX~`oZgy{(O6^gK<hxOn!L2appVc8}NKezAL^Gp7)dau4=0B
zO;Ox_cwT<QcWwpYd3G7!Y5m6Yco5(9pKe@K6x$!3d(QIR@~ZIMHi7T9KY}NJ;k(o8
zji-v@|HE^IZ9D1r!gEoa?Np#IJm*xkol5#b4l7%Z0C-NEXggJ_2+uL?Y^Me};rWNN
z?bPg=@mtx(BjA}HWIL&^<eB)n?c_HAo>2#ErwILhXu54&1D^ghY^Q-=z_a^B+iBE0
zc)E?YohF|(UM$=A2t3=~x1Cl@fM<(owv!_Uo=w`?PCGjqXO?Z81)e|5vz^X<0?(?Q
zY^Up2;92pV?ex%wd|I~g8hDoKY&++Ug=dj>wsVnR;F*7c?W}cVxwdTMKJavUWjp_H
z2Hjr%Z96w!gKm%8*v_p-7!Q|i{0QByPqdx81Kln*ww;6J<T`c5c8<Ag99_0?D0Dke
z)pi~_1>JTYww=dEqub^f+j&N7<L|PKXQA8b4YsrLc-@wI*v^~wpxeCHw)5WU#_eSr
z7elwnjcn(Ot<Y`US=(9fXSWe4w)4~b#`|R(UqiP(>+Nj${zSLrE_Sx!LFg9q$j(;5
z)i}Xy<8<g2_??}t?ge!7-f3t1aRs`0c-z_9^)<dQ+jt+kwI6S1^Z5$hT2-^Ng*`^M
zrn+CkHscbrjT@p{t!H+&5kBbl{RlhTq?+jV&DVCe+0Mo@W*dJ*x6eD;+4TF+t>`s7
z+qMvNE0APoJ6PX1$ZX@7=;l1r&L$qJ$E#X)wtLgz@mP=lG8FQY*~UZRas8H^{nPC5
zxR_*TFLeMOr}Ns`zn%oS%WUJS@Hp_ToxS1r@YuQD&ffevJT|wmvv=5Hyk@rXS$M4W
zwzK>H29G6o?Cg<c;4v@J&YpY~a-P}7dExQbC_DS;Sa^&pWoMt#2p+>{+u7&27$2H#
zyciz6*V@?~qv4U%*v`K5cX&kau(SW8#|dj^8+V3>zn<s%e0cP5x3fPCgNNG%JNuiO
z#-nB%zlKNKTeeH#jqqp@Zo7zE;DHCW%QsDpW6d@W4v(78Y?nqm;ZY^gc4;*P9$&w-
zU6fDqD3@#-Plrc|SGG%_UUy;Ljvfh*y!!vN4#v%98<&UsTmAjm!*G8dYr9Mv4fh8R
zZI=ZdjJM4;z7O{+w`~_5fcv=s+hzA~xF5e{yBuj_oNl&pg1GNFX1m<n0rzbkY?sIV
z;co4=UEay{wyvpdydmz(H`qCfZiM^78g`Cyv2g!;zMZ3T4da5dja$V1&vAAR%!m7^
zPwX5&_k{b9G&@J<GR6~U8~=!ViocyBcof`YPue+Re};Rnwswx**^NWaHjWbap4IFe
z<743NF~iO=qYB(R7qW9Kykh)vw(*#_x4duX*whK`O}pDU_U3_mg9CPsqnnI-&Ni+S
z_o@r*9OAvXS1M-bcybBu<@?$>ohBGBoo#$5?nT_}oW-2ro^P9-v-}#k=ltHz`CSm?
zth0?X#qEW&owLb7xIGNEbGGRVx7+{NIlI(0K0DiZRou?av~z|`g4>B)cFwpqa624k
z=j{F3xbAG@UUA!2&(8U$7u>8VcFvgv;I_`m&bi2jJb1S8v$!qTY3JNr7H)rkYv<g%
zA8u2I**T9T8%LgP94>An+u1p9pMcxoC3eoI1L4*;zn#nZ2jkDPjpxNJX0M&A*l@Uo
ze{1LZLXN$FL3Xb1t{JzUZCo&J?oI4mO&h_j(-b>bn;URz``pgeWvub;*~S;+hNX6{
z|D))v<Mb-ewTlxs;_mLAO!8b4nTfj%5>h-kEv^9$#fv+Iv_%W0K%scMa4A|S6avL5
zK}u<$P$Y2H{^R@gJ0zKTN8Y`kec#u$*8cwYNsZY42><@*-Pr!5n###X<&@d6UmLc+
z#E;*7Keqq%`0Uu>VYa{d&C1tD<(=8F$-!*@(D3ZI^<!-R^vh}3+?nlPIj(Z~QMqXv
z{{0BsfAUlsK5EbQU+MRIcRw0!*|zfhQTb~cUT#67_PeIxxu4Le*Vbux;&vJhxgk0L
zsT?;A_bsJS?Z4A-$FFHL?}9Y^?sFRX{nrmj<-uuK{|g%Je@q%K+d!iux~AcR0W>=C
z&y_onM!IquPJu?3Y>|c&n$qZ3zfQxED`|A|w8|?;<<n`{_hTA8cv2en7(=6{d!}KR
z<7o6U(K$%v+-X?Uj7A@CPQ&bFH2UwAX_$67jklOs`3R}JJPl*}(YW2AX&AO2jeE9A
zL;qW8JotCfRY>LTY3MYb#(6&tZH}h#+;wSa`T&hrbgn#xRDPdTKZM5nEy}8|Po(i-
zA7$0&57F4ZrjA1@2hghbYH57YU0L<UIvTHEm{l+TiN?SEu<{?$_|A1%_2fhv(;=%K
zI-JH&{XVPiyPd{=tE=3IR4$=aw+y85M~7zB^?T6x%f?x?{wf-~uhN@H<r`XcK`WZ<
z@KjcvHJc{gcg?C(PNd1eO_fuT%1N~9h=0?hbk3?n`qO0gEm^hiE;P|8sc(_WTeNED
z$7!;5@2pz>9Zi1rzpPp~f+okGS-BXg+(xTvFQ&-_zsssgPtfG5saZAp8=BnkY~^XB
z$shcD{dT6w19}|0pG}h|j?bzN_tWIXW|hN{%8|6HNhg|oI4G;O_VxYe?yUU&aGHEy
zSNR>OJW4A+d!DAP*JR~~-_f+or&;;V0Gjqcx^h2Kxt3PGbUaOK&dbVYZlGy>*Q|W(
z1)46tA$lRHd`v6v=}ptU9>~hu=hF0$`mDU^XEZ(Lg~}O8<!oB{OK5uTyIFbh2Q<B6
z|ExT>2~Ds4vhqn%d7W0Cw4A2*ZJm|J97WSd&&tX}ucYboZ7SC!mHTPsUT@R%{T^Al
zW-FS0c3oCB^r7iDLn;p?l^<&5+&yX5Vq8|vIE7{%@5{<5*U+p_sT`G54yl#H-=^6_
zU)O*iXg2++tnAf=W(($5{z@v()XE)}(`@%8S=sCmnjP>`R&IM1&5m4Axh<(&R4cxQ
zW@oR;iqBu8*(HC^ijOwY?AHyI_maw2wc?H5G`q_`e|a*^9`w(jTSBv^S5{6;DyP+o
z2al)O+e@?J-V15=@e5h;hZ|}3--VSglgfLw;@THz-eh)GT=gE!b*-<s<SUx@m{z$o
zsoYpA&ge|@vAQ--9!m3aM^+p=mF9DXSDsBOf7XfvSJQmgK3TE%0W@EGRaUGymga}H
zuN<6Ij;$3-E~WYDjk03ywKTurq^y{6JI#OjP37mL@^Gyf_ax14*V8%tZ!~{kO;!we
zlje{6b@$vz<?33|X%o#~e>f}Jd`I(t`Z}6zL-WsnUwJ*Ld|u0c*nt+?UYg}!ccw)v
zU7w%#qDAKuE9WPb^K1FLLuoN$pDcfU6fGug$nw99r^U?ql@F8_3(4}wr_y4_QCUtc
zE%x|Lmftgj76-MhT%lC%u;n+^)8gd+X8AR<Xz`1^viz6+@1-wS9#Ja4*z$Ay^WWW>
z<)_ur;%;BhiT=BXE~p%%R1UJ`KMO5hIVj8buc5`;uV?w56KV0u?8-k%<tbafas(~6
z=$++@2Gg?1IaxltFD=`CTe(ST*~8B_xdSZ+y^!T&TGDcCO_mRBM9Xqr<t?T1oh|S7
z6)l$?o#pNSMa$LiW_io^Xt{P?<us*oqAlO@Ia(gyHOszzgqEkBl4W1qP0RB?t$e3c
z-n3;OTt!RI(aYXEkCwOh%Cf(oOw0REt6Zp5Znb4k?M2HM{Cf|tpyh^pvh4mkT7J;2
z@}yGv*OuMl>;2|~EW5r9t+ttyW$U+~Rf}6Hhbon$ZP|IR)2h#*S$4(~v>NtumYsYD
zttL*W{HjzQw`GT&L96-SX4!#<(Q4JsS+@7CwA$@~=w79Ay)A1PNvk7{%d#aMX?5Zo
zSvJ>?e^yQ9Wu@}LEvtEsR_njXvax@p)lI9iY}ggFy7P~fvz5vjx2(rrw0i20EbBOj
zRxdr9Wvz$N>dirw&y~t6w`{8~Xtn8`EdB0fT5X=1rC;7n>+SWt{_8R-_uSHd9!=}6
z3$paB9ckVFhAe$`60JvVS$SZo{B%p7`kK~tcVy|qFVlK)vn;*;547HC&&m-?<*-|N
z%K@}LxNVkRKZn*w@1LdX`_lUV9<KbcRGzz~=WU?%Wd~>J8F$k9H;-lM$>-4emd=%1
zmdb^<^svzSp+~dyKtJCz{{6lFP3u>5&F=a*l`n7Us;g-Ii64LQp|t+5KH52co*(b4
zoU~L<y`_^k(WdRLSvux%+H}7yONU-Tn?b(*eg{%{_m*}KZKht6r5#$+W|m*Czdvo3
z&Zu0rRBpbdTb@Fjz2D7}Z<o{Nrz5lEi@vluR<G?RUr_n`mc0KEZO-eGCI2{=Hdn08
zl2=yK=30HX&kv?@{4IInE85(<FiReMm^P1GktO$@Lz`#+S^06PJb+7X?n9e*kIRy4
z{zaQlpU9G5-c6gYTUYK}Dp%l=b7r$c)9bS2G=G}yKFgAIe`klD6DqGRl}~WVPxoSn
zvHrXL2K&=)nI*e_&JJ@{R?b~2=irj%N3+A~_p@ZdRCZXam$!ZkcKF#L(Z@^WC0sJ$
zRCYM^yDS+wiyh9d&5}Wl+2P8cSFT<vcj1!GXR^a>&9h{Ox$JP?;w)+ApFetG<?*HR
z8!q1LzkjV$7JoI99p2kHi~qe9JN)aHmE)Jnfw=hXV`;lpk1T#|0&SbE$>P6mqHX(M
zRsLTpPvYW7_Mz<%|NMbov>mr=7T>vnw&u5W15>#a7hgY*w#z$b@%pW4yK6%hUwR*H
z*IrzCgQ<Lri_aK9+v8hi@k#%n?P>F}_?Qc5d;V#aQ<%!hxOo5XX?xudS-j`1w7qRo
z7O&oew)Y)Y`G%>yjf)pPN!#Z(X7Q|}Y5Q8QEUq0w+xK>=T*Opv$Hk-0rtR0yWbxn{
z+HJK>7We*ycFk%kPcfDMadF$(wCj0O7B~Bfc7y$Tw!MaS<2qChV=71FqOZQE-JFxN
z=-)TeZrR;gv~d~jR)1Rgjj246i(d1;|7=ATy||Qi$DN)<fBBAfr#?`*kEvXfiyoLy
zyDR;BcYaB`>y~HHEmzX+)>A7lGL?^V(bXGi_sB<Cbm=c>_gtqeI&Tc^UY%Pxlc}7Q
zi%vR@cDkJx9n*t$U%i$^KYN7sTQ;hE%2Zy<MSC`)eLLOCyZn~+Jub|m74v96=%LEB
zOy#~@RDU+@OP4Il5Zce4l|>VtroC@UJ<PP%kGW`&|9<bMv#8f~v_IslEb2Ui_Q(2q
z+q^~P&|K8?ING0kcouEbf%ccL&%*ETp#3#ZR{mxx&*s8^ZKVA@owD$sC(-`lX<7JI
z7ur9wZ{>ETa&azvVLt8Oz9$Qxe4q9oznO&(9ZP$A8hW3pe4PuupLb}yI16tsblBmD
zEWG9=I&{0TazfK#09km^_jDNbUKal1JUUF-J_}FnLx+0*-3fP5c|R8(IhzhU>5D#i
z10D9fFbmi2Pltp4Sh=LB+@K40Jev+D|1S%dcBR8FI%eVAo9S@rq{=f*<qut0^CTT^
zJ~|7>uB5{sFU!KA@6&<1D+e`|V{~D+&2(@NwXppeba+!&b<4JN*f_HCQ&V|J7j7|#
z4&U#W1^>H)j@zA<1^<~s$5z)=?rJ)A{&N<*yMT^;H)O$vm+3hCzgh6oYC2A8Re7zc
ze5MN?-H(n7W@f<ypVM*G>MZ!<;dI>X$jW(5<vd+*{RwnD{KhO;zZD(VJ(vZTo=V3v
zUafrCR9@5tr=LZ~tGCO7lbX}<#%@_~^f`3=!<fpIP32Bqu-|!fe0<j|*rOF4UpO=i
zc0QMm8&0o0+Ejkk1@q6Q<7c;LL0uC%{_oK&n0h*$w({eT-<Hb3x?uQ8bZWmj3;J)S
zQ!oA7J&vZ+kY1I4o66I=pw&Tiim$)XMmo(|kp)}sPA47hy1A)buJbo7qtia8Wd6rb
z)9I%dW&V3J=ydEgmA9M9_d5S?Bk3fMa{e>d)9LbOGyk!!bh>6k<@Ba<!p^_T*KxP5
z@8A1*AKoJKum2aFo@o|+-&Ee%`Io*#r?>lL{&{tD`gnNepMDpezMNROz^UA_^N+ra
z&W+}0{?8iGxy_2q-|r|ocipw}gj4xv=kL6d&La=b{AG{QdGe8&KYuixXP!_w#Hk#$
z^QShYbHmx0KhA%*`-Pc5>^(XkaC!8LQ+aIXcfXg;C;Iht=tJi-Z_NCbzo7F)w^Z(N
zD%b7&E!NQa#y@7>|DK@pAMVM#|BRsX1NT>6aw;G0ymvO!`Gp5FZ^IsR-tchdz4#QJ
z-+!cXmQy)%=RI;Eo&Wb(=H354x@`4$=H0n7U7Gp7zk|xFJMX&Qbm{5eyXq9W4EEn$
z{7<@!_2Zl~i^{z_@6;RVGTYCyt}$Jf`gxCBOP5`I9S1*2<>#HZb^u)txjplK@^iWz
zb4%tmyhoQ)ep@-xsT{uZ=3Gse%dXD6Y2VW2H<xGL<dt;!-G!Auoyzk&Z%A{xJa}s6
z_1T9me_5A#T^^##-;S)@>QpY^dCd-^%f@{&Z<}Z6vT04`ZthE$?^jmdbt+%*+<(19
z*H+Ur_n(95+IeE;zIh^D`wp+1>{L$Sx!#AnPVAVuPpqTs^k$ihe}DcKm9L%3J3RNc
zW9Yi(!_2+$S-S4KA#;D-gRX}@Q@PyfdOVqX{=;-V?Y7K4a|gPf|C`J`c@Mf?d12*w
zr}7uiJ#;I&-g;Q(?!Sbt_wJFod#tDHBg-lWJeA{k?()fW{rjlQoqrl#-_Z#_)6f4&
z^U4oT<w2f1ZhyM|urYIo-9@)XdgS|WLAN#!Rql8ySMuEU7t*c&<(b>!4Z4jyC3Cm$
zN4LobN3T4UPkGMQchYU)%*^@scXVqQo;e$*({1+-m2;lTxjg69XX$qMN15~2HgsF}
z*UWip72VFbxAM_bd70<j`xf1<(og?~-gLXck9*Uebdx)ytDbK6*JREW8|n5~ugtk{
z5Z#{NE_2S>k8ZDiQhDsD{LXWZ{g`f_-jO+n`R89<nmGrorTZ4gR*rir2lSj>-lu!p
z+RRzei|*ZfXU>9M={|6q%&EJA$`d_j>ML}wc_MShx2AjD4Vg21KHV4jditMA_Z`<}
zPWK1tzQ?T0Y5y(V5A2^gEyvLP$Za!c`~9hW)3blPhVExRl-XZzp!-GZGy8Kt&eg|d
z_Qu&%PU_ijpFsCNjL+;>@1XkwZ8H0XkLd2Xe)dz{sJzv)A6i0pa}%@g{W;y=J0Y`g
zzlZMs^56aTV=A}x?B8^w$Ck}9`-+A1X!1d3U$BlIZU2<nXWmBTzn*>a+w>TCP-Y+7
ziXNluGW*cbV@lV|-v1yfNA~PJeo2o-ex9BGLXRDNeapV4#~z1g_WZt79_`sPm(b(L
z9+^GmIC`Au-yeG;J<fb0vxmM!<=URzcQZY%_TzUOK#v=zWp=y8^!P*D%x-=(m5+P&
zw!fjrWA|j%W<UP(XJpoY|3i=0cFL^JI#M~iXZ_RH^XYe)_2ypm`0DA*dgUy7ZgE9s
zJ$D<G*L&9Ef1_vHiE&Ft&+gl0*4<s{IpA-Zb!({H-?MJmot`xZXV&^t=vh~jS(jc<
z&qa+g>)a=({NS@r+epvd*Jsv=jp%v6ewlUDKzbfAF0&4qP2~`uwRUfMp7EE=^7_#8
z!V5F2;Tn2gwM%9#evryDK5O<r=y}^`nN|BOJ@30KvnI8t=c6ZN)~HcbF7jD}=F{`l
zW|`G%A9}v?VrF$ZiJqTao>{H0pz@W^YJ3Mhf9#uCTRuatMjxgAoA>F}=9bj|=X)xr
zdHu&b(5wHr)W18JUL(Fq{f1h4O?n{pFRrB5j1yA-m;LFrU|Q-QK9OFlwod(h7t!k{
zkEY&pMde1Xzv+H@9af+E-#kaJ6ShnJ6>rn)w8v9_!6qtydi`13(Cf;&)c;>QdR@0o
z>W}S5uirnM`a{Q2Io9j<ucOz)CG~qOr`OZprGDq#>GkqGsb6*oz1})3_47`k*GD5$
zKjSQVZTd9zHJ8!r`x{a}=2|LOd;O5x=-sMo>igVJ?@oVDeV51S-RHd2@9+YZ&%M6s
z26|7}D)n2xNAKGEQ}^Ac^qzZY>c04r%K2XR$@ld3xw!8At?9kb<*9q43B7;1ICXz(
zP348Jd!_@uPkA79k9MW^IX_LE=kVT_^-tZM{i)pXb-x=-@0-s}-L=E$ZN9SZm!s(Y
z=dV(C(HJVfeBIgO=>6g@sXJu?z29h&y5lC&`-2Blci1E<2YuZE{_i(^Qn%+M`fT-5
z>UNn(pJu0|ZutZ%Pkr6|arEi&Ug~C!q0gWTQa5E3ea1{n-Pqw&F8ey?Y<=plN?qUn
z^jSPFbzOVYXUG4gu5C9e-+f)P4)i&2N$R#~O`jt+XXf`!>2u<Znfc{5^f_~RW`44n
zJ{SIwneY9VK3DxVGhhD~ecaQ|eCd7q-1dEDKK(j<?z=uSANebN9$l1~_dh|OXTQ$O
zJ076V-`8j6&9~F%omrWA&2{wo__NHs@^bood2wc5_zU{{P?MQwok-v9-^tAX`x$*(
zpO%@&?n&P+Lo@TxmGtfV*Ua317JY{wo|$`0pzp-anYr@-`cC^(W-jYM-+4dD%z4|<
zcg5D3IsL!%-PPAI`91osot>GZ|4QGVew>+u|4iRw&&tf+H`Dj$e%#KN()XNaGPBM9
z(f6_gGt>EX-`_OL%&m5!@6Er<jBjVs_m6WkW7BZ@{`sTK_}I_$<Y}4l?iTcYv0rAq
z_7Q!ZC(Zb)AOC|jneo)U^!@Dn%y{Tm^!?vunQ`xF^xJA|X54-t{hB_X8NXddzjpg&
z#;+&Rug5l-ad|iT4P2iY=Wj{B(GxS{^bhD)^I~S4_$2-6_Rox?Zl>R&tuy10U(m1N
z%FI}MF#UEPlNmo*Lcjf=&Wwi9^gDd_%vjupekc4dGiH53zthjjjJ!y{3;Jfpgxl$N
z<-M6P;yn6Yw=gpX97Mn0zn2+3=F{(<BQvAJAo@MrG&5RmN57}9&W!EerQge=GW~}?
z)9=kkGySV8=(llYrhj%A{r<Bt)Bm}Me%~FP>2D6A|F%ss{gtig-{Q(lfA)3ycN~)G
zkKIZCUiWAEpU$TLkhz)u$35vk_O(pErH1}xZKhw>n*OuC%Jg4ur2mprGX0`I(SPUG
znSS<#^xyO9Oh08U{SWfv95;pjN8X+3hqa>rNi#Bi|M%#B=5v|8$6fTlXva+7`3(AB
z^<Jhg+nN419F*zvhSFcY#q{Z$>3`ozneN`F|D(RX(O1*|*$Xm#@Imzdd*@8=J(d1%
z|0dHrH>Ll_gEPJL2Ks+-Tc$U@f&QB(WcrqeGhn+vW!g8>8PIA*rv0Y{13EpKX&W~%
zpwEI#d;2;D41F=vUOj{X<5y<d3pEVLhD>{MTL#QoooPJJfTeF|+TE8iV3*x9?be?#
zV6P7{?S_F2IC$?&yZUnm9JMjiF1eclC$G)4b53BuSs!KEsdWsvc;8Grp$P-7_WwTo
z1qR&cpC5QJ18)B?)Arht0r&5fX{)<2;L-OpZTUM4cy6~$n}00>{{CjB&D@&-@9dmu
zQ~W$1znW=dK4!p|%QJ1r%?#N5LZ<aOfPvf3%d{>-8QALaOl$Kg13TAdT9ca@sCQ-B
zR{JqfZe8uSgBUpemel^|Lk8CNPwhw7GH}k-seNZR1}<x#+Sj@>aF=sZ`@#kW?!9el
zpS+lX2OpQ(2NyH&s7<N8rzr#dx@vEIjDcspnc5rHG4SGLsa-#jfmc77+Drb!z#FHe
z_MG1`@b=qMd#WGz{ywQap%Viiy)?Cc-2<O%oZ16VW#HfaxO+`u;M<?2c9%^I{CG`j
zm*2p^FJ4IP{9PEhd0J{`wqnqBx2Lw|Q3kc@mD({!GN{w}sU0$yL4CGJZSOZ2H1wd<
zc0Pwe<NlG_Hepcarnd3t44QpUYTYLfTG}u9W(k9KK0o=-77W_+hh*ce3_57v<n3J<
zbmYs)tIZg6Qf>15eGEGDro?&ppo`iiv}Mp$CnR@0$e`;tCci&`LH4zCeFp~Jdv9{p
z!wh<)S90-z40`5_<QM+;mp@NV@$bL2O0f2R4BGhT<ghjj+SE7M-;e*De{YZ78NAKE
zlbstgxP_pErMEG-!#&B|l??9HHJSE3g9o3OO!^Ij$Gn$}n#JI$^~u0b7+im2((_yf
zFK&`_9K+xp4@g?R!r<MXO}0OZ!3PXa`LPRw4?id6s|OftKc;-PD}zs8kn+I~3_kyN
zDgRi{;47P^yc`B!yKl-fZ!-9nCsH0gp22tbOL@S5|KQ0fcihY1r`}Atc@=|Ss!93H
zmkfU6l9VgXXYdD`QZ5+A;D7sZ&v=T#|GOdOq&*q3)mAA-{m77}JEt6SIYZk1F=g!-
zhIDU{vgTQa4A?tm)!qyl`R9~{KQLr+`;_`i7&7C)lro$l^B+wa_ZUM~c1anw3q#iY
zG^Ot*hOB)&rR(Vo`I-OS``M6V4@qhI2Zo&TSjyJ*3~@d>_1g^$x%7Zc-E<H`enqCb
zR~vFun@oM@LWbP2XOuuQ<bk^~^@Y0`@_3_6eR4KKp5HN3d5s~j-ju0#@5_*PzRlF%
zf5VVZ=4R^ke!ed+&(y0sFl6(_OuhJehHgJ0Q-3j*p{;(Nsi!=|&`vL9>TwGh+NWox
z9{M^%haQ-z`|rcharb8G?q4u8+hyubCopvOl1yFNn4wFq%G5a*GIXa8Gu65M&^<?I
z>ckrudf;)HI&vgKk9aIo2i(KZ6I*6#k6MPFu_{yBKgrMwewC>$7BTcnU&pquF!Z_+
znX-8ohW`GDO!@L%hTi?BO!?H$`_R^z^4_Nm{mYz8dHoQEzI1M;y!a(U-}qam{N*Ty
z{<CAIJoFty|Ghd>?)7#3?^l^}`xXq_^8HM?@g#;d9gr!%+L~c)_sx_`PhnWMn=|Fy
zZ5Y=7Uzu{M|M$q@nR0@EKI!00Is9aXO}{Nu4&0Jq^FGg%J=Za8g|BPp?-{nMf4=N!
zhV64prp*0{VTXL0Dbs((uww>i%B0U2_J8|i%BcMqcJ{TIGVpzdUHnd_^jyQR_1!Y1
z!)pxld1Ok<r3}0M;!N4@X@=eRLTY}P$uO_`HUE8pVb9J?&A-Mn?3EKz^Zv~Yd+VOm
zxZfJK@$=NYbQ!}o4NA?^Eg1IQZmD_r6ozked1~(chT+ZqINq;^ci28PH@?I0o>Nov
zs}&3%bZBZWeUjm$f18?fYZzYhW@=8oh2eEOq~?Sk3|}}aHHV+a@KwjA#;<qyPkx`8
zJ%7gVecwsV&hIk((6*^rwuIrw)u(3eLk$1<QK^|eg5l@*@g`l(@JlzOW>iy#|GH^v
z1|H4un`%<i;{%4@v43hhEM@ouSEQ!JpBetxQ>oc*5W}DQI+HhF#PC=9W%8FlGW?xo
znf&R#4FCAVOn&brhJSHOCci#~;orZO$uC~Vi0!t`<i9j$M9Yzx?0$Ge$DK3zo_{c+
z*QuF&+e}6bzAck)xQP*CHe~YpR*aasbtYeO1S9H)X7VpyXT+ivnf&uwMl>9s$;VyG
zh~2Ks<ii><V!vlHdH(|#ap)JBy!-QvIKERR?=*@LrzVq^T*!!X_sZni|7FBwXJ&Hk
zN=E$p)=ZvoHzRI(DU(NZV8k7M9sQ4F#Gg86a<^9)@%YqCZa0n*&;KNon_a|+S5MC5
ztv4~^ooh4cyG4xn__0jd^gBj;@y|^9xG^I(Z<k5$?8V6K`e)Ls4>7W3eI~uojgcMq
z%A_ZbWMr>XGU?ARGIH>5GU=|Nj2!b|Cf)LLMoxJ%ldgS>k#*l?(k~}4a#6=jy6{{^
zHjK@rGe2bHZi_SN<ig1P_RplFFJ|PSr)JV2pE6Re+N8D98Ts@3GilAGj6COWnY7aX
ze(7hKv~U_Df9>n3^Y7o(Ba^0l#K=1)WYX9vjC^2WCJpi9%gLG4`yEC;cU&fQ9>d7L
zUyw<yeLZjAm`ROZVdO`D&ZI2{FmlsNnfSG@|GN(}@v|owwas^#_|Nu?YSA(i|FIXN
zI`q!Ozum#8p5rp{nJpPLXm%z(vWQWmcgn>3e#xks{WJ0Qjf|Rkd?x;OETha7PW;u0
zj9PhhCSLk9qt@J#iRb$9*8V9Iy$_H2=`)#l{LPFy=JiZG>`O-d-$$8vz*I(^{Z%IJ
zaVn!O*(MWrdX7=+TW8`@|DE&AiE~yn>h?jISbHs_?(=m__?S_T)Mny{k&Jp~UMBWG
zf>AH8$i!~<GwRJXnb`J6Mt!(86PwLo)aO6V#H~+b)Hlau!nc26^j0Tl!lveoZhB@W
ze6*O+ZO_kyw=ZCHx63l&?=LaB|J9lBd|O73xGobOU%}{!H)X<~E@t$!TQlL#ml-|x
z&P@27f4=OVOt@wlqjz~A6TA<N-s{0kIRAM@AM{8joZ-hm^07=faW11zd?FK$JdM$3
zJe3ItJ;LY<{*noM{lMrepU#BUlNo*OGnugba7N$a|IWLW(RcaZr+>s~{Cku8F#1XV
z-Kbp{{Z~KEz>65Y!H?VHSw_F-=jpHwqd)cYwwS``|N1(%J(STu+>`O&|CTY^-<k1W
zyv3MSw`Tk&?HJSPri_1gE@OIMm+`NyW6Y5C8UMl^j2U}b#y{~PW2T;;@pNWP{h1km
z*8;{YIyvKS@$WSplkwO7fib)NG~=&)k1_kL&G-x3GUm`V8GmLSV~$&q@h2V5821L_
zkGhUA=hSBW!7nrB(s3ET&o+$t)u4>ubu?ps+b!c){Dd)oXqEBv&tc5{TW9=?`x*1d
zR~bKfBV(S~nDL|ixG!(W_(8RddGqOv?|A@YK71hKJ6y_`&u_{277sDzo2xQ@+fNv~
z)!7-hxgBGh9-DDr7RI*SFXKMhhq2unGVa~;7~8)-<6gUmu_MN2+zW3pc4DuLdvZI*
zPHUcV3}ft^Z!+$#WsF_=LB`#3G-G#uA>*#Snz4J{pK(_{!q@|^%eV_ZWb6^=X55)g
z8N2T2j5}!rV^7~b<BnR&*z@OQ+`)%4_KGnXxA&!ty{1dXt-hDBzuPL~mTzF}ogZb~
zyzdzMr{^<nMpwo@{>O})JcY5(Uzu_KJjcFzV#W<Tma*^bm2o|;VC=_pGOoR^_lsc}
z*ZdX6e%~tNw)q18U;O{$e~W*He<%K3{5SF6;>U;|3qNN3*!Vf(=fck!KR3RH_*(Ea
z#n*<fF}_xO&GEJ4*ATxJ{F>s|hF@d+TJdX+Upsye;`ai-C-HlO-=p}w!tYu9-r@H!
zelPKR8o#&rJ&xaN{GP|}J^l>h&jNoY@n?fSqxiGJpIQ9b;m<JsEb(U=f42BDjz4Ss
zna7_!{tm?71^k_ezZ>{F5`S0lcP9Ss;O|iUUBcg~_`8L_WAS$lf9K-w9{vu--$neL
zjK7=sI~spi@pm@<?&9xo{9VT1>G->izvJ<D9e?NJ?>@c<;(Gz#6Y;%)?~(Xk!S_sj
z@8EkVzL)Sl72jL<9*gfae9y)A9=-?TdlBE0@x6)f(fD4)_iTLc;(Iv0m+?Iv-`n^e
zkMDJS&&T&ZUIXH_0Iv!0+JM)Hc&)%|M!a_5H6&h3@R|~@EqINI*BZR$#A^>;gW|Oa
zuSxORgx9Eet-@<oymsL=EMCj-nij8Zc#VtKI=tq^Yad<%<Fyd4iSgQq*T{IS#A{}}
zcH%WOUQ6+s8n3N*jg8k@yynJhFJ6P=wHU9-@!E{n=y<KhYj(VL<25{9%ki2XukCn^
zkJoy<=ErM4-UH&j0PhL$-hlUrc(1^FM!a|6JtW>s@SYOyEqITK_ZqzC#Cs3kgW|mi
z?@96Ag!ia;ufls)ym#R}EZ)oTo)+(Ic#n(sI=tt_dmr8d<Gm2?iSgcu_sDp!#CvAE
zcj7%X-b?YG8t<)mkB#?QyywPyFW!UWy%_Jw@!pL0=y<Qjdv?5c<2^jy%kiEb@9lVx
zkN0}K=f`_Lo&n-n0M7*RY=CEkcviqOLp(d+86ut~@JtcU7I?;pXAL}a#IpyULE>2i
z&m{3|f@hR?R>3n%JiFi-CZ1*ROcT#Gc*com9X#{Ivk#tu;#mmKMDc8dXQX&m!ZTAm
zJK-5Bo~7_i70*_9#)@YxJafgf7oNf5Sq#r)@oa`?w0Ks-Gg~~n;TbNT<?u`w&vtmm
zi)TGN^To3to&n=o5YL41Y=~#XcvfWcB}c@wBc37SSrX5b@ob4_%y`zsGiN+|;u$oa
zMe$4;&!%`rjb~Lnv&OS4o?+uz7SFWtY>Q{yc-F-;Z#?_r891JW@k|`g#&|}KXJtGy
z$Fnn@q2pN^&(!g3jc4q5*2Xh;JbU9AJf6kzOdikXct($Bbv(1jvpb&Q<5?ch^zm$u
zXZ(29$1{IC`{Oe}d=|iGg7|EJ&j|5Z0iPM-vjaXu#AgX=?)@e{Ti`QBeAd8cj`-|>
z&mi$x1fNObvk5+<#Ag+JW{J-(_zV-DW$>9MKHK0kPJGtEXP)@%gU>+mSqPtr;<FJx
zBgJPWd}fNzPWTKJpQZ4bDn47`Ggf@o!e_4d?1j%@@mUO?$>OsaKBL8FHGF1^&u;h(
z7oX+unJzxt;WJ)**28DM`0R(zfbm%np9$l$AwDC<XGMHwjL(kv3>lv#@tHC{TjDcj
zeAdKg&iL$!&!F*H6rV}svnf8K#%EQ0W{uCT_zWALW$~FdKHK6mZhY3oXWsbii_gIE
zSs0&*<Fhe7BgbcDd}fZ%&iD)+pQZ7cIzC(DGj@E|#%J#M?2XUh@mU<7$>Xy*KBLEH
zb$n)z&+hmPAD`v%nLa+-Gxh2Y@mU|A`Qx)c&H&;p0A~VmHh?pNI4i)JL7W}n3?a@E
zaHbGv3pitlvj&_w#MuMRAmS_nXA*HXfisFYtH7B>oL%4yBhE5#rV(cwIOB-34xD+!
z*$2)*;w%JbB5^i?Gm<zf!I?>%o!|^5&Qfru5@#zoV~MjCoVmo=3(jETECy#XaW;c9
znmDV$nN6JC;0!0ua&V>-XFE9KiL)M@`NY`|&Vb@92xmfZHiR>xI4i=LQJfv&3@Of%
zaHbSzOE_bSvnHH5#n}_ipyDhFXHs!Cg)^!+tHPO8oL%7zE6%cTrWI#fIOB@5E}VJA
z*%!{h;w%hjVsSQxGqN}<!<ku}o#6~E&eCwE7H4ZXV~evkoVmr>8_wY3EDmRKaW;oD
zx;U%DnO&US;S4X%@^GdXXL~r~i?cqQ`Ni2E&H&>q5NCpMHi$FAI4i`NVVoV}3^C3U
zai$n&i#TJ9vqqdb#@QpzAmc0&XOeL?Np0tI;;a&9mT`88Gt4;4#F=KCZQ_hG&N^}C
z8E2n31C6s#oQY=O$7^s#8fT?AGmW!ToT0{9D$Z2nY?ay*I>lKl&RpZ{6=$$<7K=04
zIGe>8ZJgEO%r?$$afTabxj55}vt69=##t}UeB<mFXTWh5j5Fal8^#%NoE78DIL?l7
zh8$<fI8%<ZWt=g`Su@U@<Lnt{&~X-xGwC>+#u;^-RpZP$&aQEW9cS4%(~h%koN>ol
zH_p7{>>Fp`aTbm<@i-gD8F`$Q<IFtH&T)nwXX!XokF#~0vBz0E&fMed9cS=y7LPOe
zIGe{AeVo<f%s$TUafTmf`8d;$vwfWL$5}tl{NwB&cK~r0fIES>8^9ew+!f%?Anp!u
zhY)uOxKoI`1>7;jT?6hM;_d-=5OEiQJBhfPz#T>0Rp8Dd?k;eL5qBB5(}=qb+;PNR
z2kt!L?gMuqaTkI+k+>Vd9ZB4k;LarOPH=}3cPY42iMtitvBX^q?p)&T1$QuU7lS*Q
zxSPQpP2APs&L-||aEB9jIk?k_yB*x|#9a^WeB$m0cR+C$ggc?Q8^Rq?+!f)@DDIAM
zhZJ{7xKoO|CEPK^T@&t{;_eA|P;nQ9JE^#v!W~uIRpHJm?yhi$6?a*<(~7$-+;PQS
z7w){`?hAKdaTkU=vA7$<9a-F!;m$1X&TxkocWJm&i@P=4vBg~*?%d+;4R>&H7l%8!
zxSPWrUEI~-&MxlmaEBLndAQSyyFJ|T#a$mWUi&ES{%{8vcY(MQjJrYH5yo91?hNDZ
z5O;`imxw#XxLd>>W85|3&N1#DaR(W9k+_qLyGh(p#$6@uEaUDHcbIXPi95}>+r%Ab
z+;!s4Gwwcd2O4*wxD$=LQQVQnT`BHN<L(r9sBxEyJJq;b#T{$hwc^e-?p|>R8+Wm|
zla0Gs+|kBeE$(dN?iP2rahHob-MHJu9dF$A;?6hjesKpJcfq(5j=N#p5yxFI?u_H^
z7<b5VmyA2*xLd{@bKEuK&N=R$aR(iD(YTY2yJ_4}$6Yn<tmEz)ci3^4jXUkQ+r}Mt
z+;!v5JMO-52Of9fxD$`Naomx|T{-T|<L(@H=y8{hJN39*#~pjzwd2k`?%r_+A9wM%
zlaIT3+|kEfJ?`w|?jCpeahH!f{kYr59e>>Q<IX?s{xJg(vjCV0h}i(l2*j)aW(Hz*
z05b$JOMsbzm@UAJLChLp<{)MdFoO`Y2$)HT*#yie#H<2l7Gib*GYm1yfSHDvZNQ8}
z%sOD^A!Z*i0}-<jn2Ctl2+T;ttORBzVs-*E6fsMInTnXLz>G!AT43fPW-l;<5wjSW
z$%xqu%xJ`{24*&5b^|jUG0TCOj+pJhj7Q9RVCExcKQIFlvmlrWiP;d$h{UW2_20Z7
zvm=-xiCGfNl*DWaW=vw%1T!Zwdx9C1m_@-%O3bEUMkQudFtZY~E0|%4Sr*K+#B2*@
zTw>ORSq<03><eaKVipE7F)<s18JU=s!OTp|&R~WnW@#`}6SFm#v58q5%-qE64Q6m+
z76&sqF`I)KotV|Z%udYiV1_4Vc`(xxvptyciCG`a{KV`JW`JTA2s1%38-y95m=(gz
zP|OZthA3u<FjEw>MVK*)StHCG#q1GgkYW}IGf6R<gc+rnRl>|t%r0SuDQ1~4(-gB!
zm~o0(C(Jy>>=S07VipQBQRz|V-{1eB^qA5WGgC1;g&C@trNT^A%vNE>DrT*ieZjhz
zy}}Gu%wl0CD`vAWqZPASnAwWiEzEGmEEi_FVzvu2UNP&1nXj1r!VFl<f?*~sX2UQe
z7PDfQ8H?F5%#g(_8D`32whS|7F>8jIvzR@@3|h>hVJ0nR(=ekJvuc=Gi`g~Iu%&y=
z6PRg>**46$#jG1<-eUF*GjQqNwiYvSF&l>&xtNv1%v{XQVTLYd=`d3lvvruUi&;C&
z+{Nr2X7FMb4>Nf&n}->_nAO9~Ud--chA(FMFw+;aeVFl!SwGDDrQ5o{Vg@i~0WlL8
zvw@fqj9Ed<494srW(Z@J5Hp1_TZkFMm^H-AVay(41~Fz4F_RdxiI`E0Sw+k&#_S?y
z7-N<ZGmSCZh#AM2b;QhL%syfUGG-w$6B)CSn30TGNz6>f>?CF=W0n##l`&h18OxZp
z#LQ*PUSb9_W-&378MB#~(TrJ5=Kk8xv+oAXaK<brW;)Y##g~}zOxO8aVCFMsKbiZ)
zx|jvUOlZu8Vn#Gw`wqv<Xv~gchBRhLF;g0|rI;~|SyRlM#_TC(P-7MqGpR9~iW$|I
zRmIF|y8LAwW>{mE6*H|d+lm?2n03X>Ys|i41~z74F%uiJv6zvKSy{}?#_TL+Xk(TZ
zGqo{Wiy7OPwZ+VB%-&)KH)e4$lN+<Sn9+?{UCivp>@H?_W0n^)y)oO18Q+-o#msNa
z{$d6=W`Qvi9J9fg5l-j#{dX@u6|=*bA&yyM%oN9LF=mWo))+I#F?);|<d{Wf{uXOu
zHW@R@F{_N3<(OT@40FsfW2QM~n=#`Yv(A`#j@f6-K*uaJW};&@8Z*){D~*}yn4QK9
zb<9#@raES;F=L(1U3bOIb<AF420Lc4F_Rs$*<ywVrqh=bF|!@B+nC{wS#Hd9$80xd
zykpiIGv6`$jT!Km1;<Qy%!Xq|JZ8l)Gaj?!m?2N6bHPk`%$8%uJZ8-?a~`wjm_d(O
zbj+m3Y&vGtV^$qA>oL2I8TOcE$4q<7wqwRUX5BIK9<%S5fsa{u%*4lRJZ9u$Rvt6+
zF*}bL`k1B1OnuDOW5zxmH=K@{`*eKaP|V=REIwxPV>TZ%`Z24Inf-KhzG;R(X8AGG
zAG7_K@sC-5%>2jfKXw3O7XUi}u^WILf!Gzm&Oq!AV22=f39wTTy9L-Wh+PBh9K`Mc
zb`WA00Xqq?n}8jK*j2#JLhLSJhaq+uu+tE`4cKvrT?gzuq{EwSumcgh5ZH-`-3aVR
z#I6K(CSrF2I~1`?ft`xjt-y{&>{?*wB6csZgAuzJ*vUwTqx|<j`95|vu(J`n8`$B9
zT@LJY#BK+6JYv@aJ0G$8fgO<81;I{8It&0iBC#uiosrlb!4666l3=GKc1y5h61yhY
zIf>m9?4ZOh3U*RrHw8N?v8#femDpXu4omE^V5cQ^Td?C2yDr#yiQO0Mz{D;Lc4A^T
z20JpbD}$Yx*qy-+P3+QOrzUo5uwxUuHrTm|-5c!S#4ZkYa$+|JJ36tegPon&-N6n|
z?DAlzCw6<V;}g3+*!hXw9~K?cBX)tX6BN5a*b$0dA?ysr?htl}VwVUzMX_6i9i!Ma
z!p>3b9$^P5c9F1?6uU{-QHot9>@3CZ5_XtkmkB#fvD<_lr`UDE&Qt6@VFxO9p|BGb
zyHVJYid`w}OvUaLcBo>P3OiM?TZJ8~*tNpWRqS422P<~5u#*+LSuCFTdhBXpXDfEM
zu)`I*T-fP~-7f5S#jY22zGC+aJ7BR3hMln34a1ID?22J$EOy7RLl(Pa*eQ$MGVGYe
zt{HaDV)qO?Xt9fiowV3Z!;V_)s$pj>cGs}O7Q1ZNX^Y)9?6}3Q8+P7e_YFI6u?vTt
zxY&)uj$G`@VP`IO=deQ;yL8y8i`_cx*u}0LcJ5;L4m)_Ui-(=O*v-R^UhL{&XD@d5
zu)`O-eAwxW-9GI2#jYQA{$lqJJAknZh@HUL4aAOM><VIMFm?yALm0b+*eQ(NLhKmE
zt|4{~WA_j{h_Q=^oy6EpWXZ+rVpkD6i?O?i9md#Y#7<-EHe$yyb{(<v7`u<yfs9>9
z>_o<HBz7cYR}wpuu{((!%GjmEPG#&?V#hLVj`ekX(KmK4v4a`AnApjT-AwFg#;zuI
zHe+`aJDjo0$<pqL-A?Ry#;zxJK4bS2JD{-(ik;Bd4aJUV?22M%G<HX^LmIoJ*eQ+O
zQtX(<t|@j-WA_w0sIiO6(!&zFsn}7CT~+L?#_lS1SYwwJJFT(X%F;`Jj9pijuJ0SW
zuh@Z&U0CeI#%?TjWMfwrJF~Gniyhk7rNvHd?ABt(Hg;{Xa~r$2*ujlmT<qk=ZZ39o
zV^<eDyRo~A9p2dG#ZGVR_F~63c73t)8@s>Q0ghc@>;%U)DRzWoR~S3Pu{(?%;@Bm|
zPI2rOW5+mljj?kayT{l;j$LHzB*$(tc9dgR89U3dyNn&?*k#5}bL=)_$2oSLvGW|e
z&)9*EU1;n?$8I!sq+?eaJJYc{jUDQ={N@AfRL5>LcC2I98avmqdyO6J*u}<9cI;+j
zM>}@4v9le!+t}fbU2g1j$8I-vykplJJKwSUjUDjV1;<W!?1p1UJa)ygGakF+*ddQy
za_p4HZaH?$W7ixz=dpW^9rV~m$4+|erejAvcGa=79=q$<VUJyQ?6k*jJ9gY-*Bv|W
zvHOl4_}GQVPJHafV@E!A<*_p#yYtwgk6n7~)W>c;cI;!<9y|B3dygIb*u}?Ae(dIB
zM?ZG;v9lk$``F=+U4HEJ$8JA%{A1T2JO8o!j|_mw0zf7}WCI{0AhH6G84%e4$PkDu
z0b~k9wg55)B5MGd1Cc#|41zRwp0uLVrpP8hMnPm1AhRINA6SD7gUB*Kra@#IAmbpi
z4v={e*$2o#h%5wTB1AR<G7=&y0htMroq!C5$WlP2LS!o-V<EB@khu`q3&>!IECysU
zL^cC58q&PSG-NhJb^|gTBFh1p4w3DEjEBg2K;}baKOh4lvLKKN5!n#Ph={BRWJW}G
z1TrKdO9Gh^ku8CYiO8Bj=0s#qAcG>ZC|L0|kxhY&ipZ)!W<_LIAj2ZEERbmt*%rvS
zh^z}%_UaPZ7s$YfEDU5~L^cL8G9oJjnHiCtfeekv(m<w0WNRQ}BeFJ-xe?hL$lyrR
z_j@3dBeFS=(Ggi4$n1#h4rF*lmIpFDBHIHQACdKe%#X<aKn6%;fglqkvO$m$lBUPJ
zfXtA{4nc-UWQibCB(g=2F%nrL$Q+665oC}=76~#*BAWymC6QHv%#z41L54}1wqAow
zlgKtf#z|zIAoC=$PmqBUSt!UviEI>Pq(oK<GE*Wu1sN)lrGiYA$W}qdN@T4db0xA@
zkiimJEXZVuY!+m+L{<wjTOzv!87`6Kf=rjlc0tBVWW6BsC9+?T0TWp;$b^Y(7-Ymm
zRtz#@B0B~dGLa>NOqs}*LB>pE%^-6ovS*M%6InFKq={@AWYk1f4KiyYy9OCHk!6ES
zo5;37#!Y11AoC`&Z&>xly2!#oCQfAIAR{NTa*&x5**VD2i7Xvf{gBAkLB>vG?I3d}
zjpwdI22W)1Ad@Gud63Z)Sv|<?iR>O^_(YZuGJPW3hla^-N7fHAe<J$_89<Q*giN5w
z20}(qd~By-m*XNk2pK|=C4@|&$QDAzP-G1ub11ThkU<n#L^Pa28lANU8AXv*gv_GI
zE~4SG4UuJpOryv)qT%{P))6v~BKrs#NRfqvOr*$0LPk<#CDHK2?U9{?45i3YLZ(t=
zE79=!1Ch0a%%#X)qT!?Vk;Q~erpRVOMpI-pA+ss6n~>oYSx(4wifkujJVn+MGM^&*
z2^mn41%*tg$c92jRAfaVGb*y9kRcUWQpl8wY$;?+Mb;EDry_d_8B~!)g-oi*rb0$l
zWK|)vDzdAPVHH_c$h3-VD`Z?n))g|ZBKwLRProIyu-Nh31(A(~jI7AYV#i;e71>$H
z(26WAWNJmW7BaRXYYUlMk-dcsuE^p-CRb#0A)_m@x{%ow*<I}T>h_W4#g1?OI<mcx
z@fBHL$oz`zFLvCtUu1zH6D+d9kP#MHVaN=N>@Z}AMV1&c#Ufh_8Do((hRm_Z9zzCM
zWRW40EV9XvQ5IQc$SjNOGGv%VmKie5BHIiZXOVS=%(KWoLk3!8p|R8MBO)6O8EKJ~
zhRn3cPD6%TWT_!jEwa^+u@+ft$Xtu;HFolPFN=+xF1aYO*^to|S#8K{i|jUbx@lBo
zxgpanvfYsJ7Fln|e2eTiWWYrh95Ue|8x9$9krju`xX6w}hFoOHAyY20<=E+ygClDW
znRAgnhYY&NqC+NKWYZy|F0$&7Sr^%L$gqnnJ7n5LwjDC=BI^#BcaeRE47|v~LndBi
z;~^t2vht9b7uk8p(2FcRWa>q>9y0bKYY&-wk-diuzR2Q3CSPRpA)_y{`jFWd*?q|H
zi!48OKJl)|_Cv;BWc?xYFS7rT0T@|;$OMdRKx70)Rv<D1BRdcof{`VNOu@(&M8;rb
z4I*<evImht7+Hku{M?|(CPYSIWECQ_FtQ7gVHjD4$TW;>Lu4FA)*&(vv(>-XBLgwA
z5Rr)(*@(zUjI2atCPsE5G87|A5t)jSt%!`p$XZ0^Vq`BOgE6ugk;xd@jL2xrR!2RG
z%*M!WM22HzIU>_BvK`rF`S+3ah|I^xenbXjWI?ja+98n*iHyj|ibQ5)WJj{gu`44>
z5}A^bEs2cD$eKjvWMoewgEF!xkx3cZl*p*emQSxoW@ThoBEvGWERkuMEpP6DjLXQn
zMCN5=Um^oDvM`Z}8QGY~$c(H^WM)QoCNea$<(eQ<GqN?2u^CyL$lQ$VO?LVAn#kg0
z^%mbnHYYMVBdZgcosr$i>K%TJEKg*5Mz$w1KC{IpSl$1}$o@nIXtwxAV`PFxHYlqn
zeH&S!$PA6_P-KWkmMAhsBU=<1qmea=%+bgmMFwePks^~cvPoHez`DpPW%bXVi|kTl
zm`0W<GEF1f6d9+Hb;|0qw~XvlWS~YCDl$<c8x<L;k(G+f)W}XnhH7M~vif$T7XLXO
z8LLIsDl%7#>{Vp27Fn#wWG%8;k<nUyJY_vHTZ`;gWVjYtuE=yPvR#q!T4cQ<^R>u+
zMFwp7am$U!ge|gRkr7*D#UeAd$c{yZY>_3)uI;xivSrz|Yh95wi_F;~dlnhAMHVeG
zX^U)Hb{&@@s}`BHMRqMRY>O;gWZD+lw#c|GvTl)iTV&rN1GmV+MJ8^Mjf;%jA}be}
zxn=Vndm%%&$kJukqaP`<b&;`KWbGnzx5(Z_25*tYi%i}kn->|qMOH5|dyDK|WcU_Y
zzR2_~vVD>9TfRSZTV(zg*}upDF0z1;30!0YBO|zc-{nkX1{c}E$Pg~Fgpny+zI*LM
zWDFNs!^j*ivWJmDT)w+3$RsYZiIGuUWECT`xX3O>hH;T)j7;Mq+n6<NPcPrKeG8e#
z<=Y>=Mh0?`g^Wz(A{!YQ$wgK&GLwt!WMn88S<1*%F0z%8v0P*=BXhaPUPcCUk;TlK
zh6zPBGi!F;xyWipW^<9<j11@U%{xCJ)46=}ObcW@7g^89d@iz|kpW%4IkN_t&_y;h
zGNOyDXk<ng+0m@I^132R8ky2Xwlp%Pi>zs6P8ZqJ$e=E=sF6usWK$!fy2z?VW_6KW
zjSTA|%bGPWt}n8!S@Y^WMb<SkuZ!$!WMCIr*vP~#vaykoU1Vh=GrP#nMuv8grHxGO
zB3m07+eOwkGPjHDZDep4S=`9vF0#3i(OqP9BeT26?nZ`pk>!m{?;_h98Q(?LH!{DA
z>~Ca%7g^xQ1TV6|kr7^Gg(EY($PPz_c#$QJOz|RH92w)~tNLFebG*nNM+SM3MUG7J
z^3^u$kWpS_l_Rsf$Sy~Qd68v~O!Fe!92w_D);TiIi|lh`pch%_$V4x)(UFl}WThiB
zy~s{ShI)~uj!gCP<##V5W4*{)N9KBwy^aj_B8wfF>_s*^GTMu*c4W2}+3m=1FS6W`
z>0V^JBjde%Ij#pX-;3;bWWX0$@a)#?^CBA_8SzC{JiB%LsK|~-hJ2AFk4*U@TOJwn
zMb<nr=ZoxlWY8B`^vI+yvgwggUu4xIv%bi#M}~coWsgkzBHNzbc3NL#-6Qk9$i7Dg
zevyUGZU?L@vhk6TUu5MYGr!2rM}~fprH@SgB3mCB`$g71GWUz@ePr+#S^UW4FS7ZO
z(O+csBeTEA?nj1yk>!s}|03HT8UIDrKQjM|?0<9sl>f{God88Q06GGSt^jlf6x{*n
z5Gc9?&?!)K3!r15=o&!hK+!#b4uYbK0G$LyHvu{dimn2578KnD=rAa{4A5y%bQ_@K
zpy)b4=RwhZfDVMB3jv)7MK=OE5{j+_bS4zt3FuHLx)ji<P;@JxW1;9;K<7fyy?_pe
zqKg5Y3`I8sIvR?u26Q$Q-3{n)D7qZb=}>e#pyQ$FdO+tx(fxo9h@uMuoe)Jg1Ue#$
zt_XBS6x|W%kSMw&&?!-LOQ2(-=$b(1MA1Eg4vM0S0-Y2^Hw8K>imnQDRutV8=&&fd
zEYN9DbX%a~qUgFn=S9(dfewtK3j>`PMK=aIGK#JYbY>LY8R*a`x-`(KQFLpdW25NW
zK<7sJ^n_mM;3&E{(8*DBbFfFJONy=zbaoWo9q8~Vx;)V7QFMEt<D=;MK<7u%{ecdU
zq6-9_AVoI_Izo!B5OjtV-67}@DY`_^DN=Ncu*aIlMb`*AM~dzdbdVHXB<Lh5x=GMc
zQgoHD$Fc7g-6iNSDY{J1X;O5XpyQ-`eB5j3JSn<Q(1B8Pp`a6`=te<DO3{^q&Xl4%
z1sy6ymkK&nif$EjtQ1`<=v*nfSJ1&ybg{6<Gpmbk7Id@}T`lNrDY{$G;Zk(Dpwp%3
zc0tEW(e;APm!kUx9WX@~3_4+oZWwgL6kRdsj48Tf&>>TF$)HoF=$1jpOwl!i&Y7Zn
z1|2j-7Y#aTif$To)D&Gc=&UKaYtUg+blITOrs%do$4$|7gU*|x`vx62MHdb_af)sn
zbmSCWIq1wOx^vK>Q*`N|Q>W<GVb7obx%_jpAOFaGi|!qC@DyD<>}ix$HxD{`imo1X
z_7vSc=<q4Je9-Arbo-#=r|9}Y=TFi7gASmg3y3{${jul<LPt>16@<>9qB{s3LPeJl
zI)#dEA#@BCT|?*`Dj%%#<Np2FqKgQfL`63dI*N*}B6JoN-9_jyD!Po&X;gF@q2s9N
zIzs1B(S3vtq@oK6ok&GD5;~HKt|W9O72Qef)%la6O9`DyMYj?<mWr+=bS@R$OXy%K
zx|q<(RCF_;qp9d>LT6La-GmOOqRR=LPDQs9I-bgV$E-u=Q_=l|4yd9F3Y}0zHxxRe
zimoVhMit#r=#VP9q|hl<bW5RQs_2?R=Ty->g$}Bsiwd1oMK=|DT};tch0dy?y9ymv
zMVA#it%`0dbX*l(SLnPdy06fIRdivY6RYUPLPu87m4(i%qB{#6T1A%@I<<;!Ep%*^
zcUJrQ|M5!Ey@d|0qKgZiT;-ikPobl$=;}geSJB;t4zHri3!Pp?w--9Timoqoeihwc
z=m0Caz|aX+bc3;X=U)_EVdxAiy2H>RR&<G>Q>^F~L&sRrHHOZyqI(P-WJMPlI?0M|
zGIW%cw=TaQon_^%|LcJcv!crkon}S189L62t}}F=72Rj(Kr3&xX@X9)q8kkzX+>8W
zI@5~oG<2vHU25o5E4tOtu~u}gp>wV1UPA|4d2^Q^(aBbHv!SD{=xRe}ThZNy4!5Gq
z4V`X9w;MX%imo?wz7^eX=zuG_;Lr(I{&Bva@2TGxU2*7)E4t&*Ay@vfU^qJEif%b{
z%oSa8=$tFM=g>h{bkU)cuIQ#iM_tiXht9g9yAB<8MVB2q?aCV`^+3m6d1Jpr(0NyM
z-=PDq=)yxMUeS$*j=Z8P51n~McOE+Q%IojWL#JMO{prilu~&5Mp>waie)TAH@Riq3
zJ06{UMK>Qh`iibTboQ0kXRJntU(w}<PQRkt4;_C+*B?6nitayj02W<<=madf0nrgy
zbOoX_u;>m%hhW)o#M|f;EV>2JF<5jBqI0n59z+LW(M5<(!lIiH9fd_#Avz0-?m~1J
z7F~wuG%UIe(Q#OG9isEF=srXTV$p?&PQ;=c5gm!;wTXwLGqLDSM2BM0rN};Sj4H2w
zITRg>Mb{!a7t5=UUxN<DqKgroj72viIvR_vMszk7-HqsQEV>-g=~#3-qT{jXdPL`A
z(fx=H$f64posdO0BswCCu1Iu77TuBPkSw|+(J5JUOQK`4=$b_5WYIl|4$7j75}lMq
zHzhhMi>^v^Ru<ir=&&rhEYWFMbX%h1vgo=*=Vj4-i4M%73lp7~MK>loGK;QEbY>Ra
znds0gx-`+LS#)cnW3%YmMCWGFy@?LaqKgxqoJBV$Iy#H4PIPt_-JR(0EV?|==~;Ap
zqT{pZ`b6hv(fx@I(4q?zouEZGC^|xmu26J_7Tuxf5G}ey(J5N~c1sU*j22y^=o~G&
zN6|rAbdjQywCE;9M`_Vjiq6uayOgz?-zvIH(P>(Ao1){i=sHE`Y0-U(4%DIx6`iO>
zH!3<(%S-<UI#Y}8RCK5oU8?9*ExJ|Fv08MkqI0$AUPT9M(Zz~R)}osg9j)cXXD&i#
zYth|`4%ec~6`ig{w<|hci>_C6z82lD=zuM{V9^O%bi<+}w&;pQXKc|Oiw@bMOO}1t
z?NoHjqGPt`nnmYq(LIX}+M<gVowP+aEjnt;Usu10&f22879F-lmo59=xUT57MaON?
zb&Jm1qWcydxJ4H(I&q6`Ty*3XUAgGYExL2jp<8t6qEol%)<wr|(Y1@t-J*LJ9lS*s
zFFJXPZeDcs7G1sQ>@B)`(cxQk`J&Ue==Md&Z_)LO&flW@7ahPw7ce@3i*8_a1Q%Vw
z=nO8pgW0e9mPMB^I)#gFVRQ@^UBl=cF1m-&L0ohZqm#JkCPqhb(N&Dj;-b449mYkM
zF*=RQbCdk@#rG9m$LKsRx{uL;Ty!C$6S?R{Mn`hdm5k2hqB|KK%0-tlI+crVWppeT
zUCZcPF1nY|!CZ7Pqm#MlW=2PI(bbI3=Ayfq|EK7x<D%%=C@RKlcXzj9D|?@{6}wyP
zW|s}NcV`e35mZD#3`A5=5D-KZ5%h?H-JRGS*kZBY^Zjvthn>0c)SX?X4r@3QYdM28
zo$12aXt2gJvDPzK^O;!t8LR<KtOX6$geKO825UqUYej=KqlvYn!5Y%UTGC)mX<}_@
zu*Nj8)-+ginpk@ptU*nzMGe-ZCf23~Yg7|!Rf9FFiM6Z28rH;G)?iI*Vr^@%#x<Sq
z2e9TfvGz4s1DjY28?1><tc?xU$R^gx#<H?9v353CLz`Gj8?32KtgQ{!*e2H625W8;
zYj1-!xQVs6!J6E}+T37`Zep!&ux2;0b~jkVn^?;mtm#dx?G4uWCf51}Ykm`Je}gr^
ziM7D7Y_yZk1~&q0gcECpgEhm6wZp+0;>23wU`=siZE>*1II-3^SaY0MdmOAmPOL=^
z)+8s^CI@Sj6Kj=Y+45P$+T~ykb7C!Xu%<b&wmDeioLK7|ta(nXeU4?D{}5}TgEi5K
zwb8*E>BL&;V9j)5?R2n)I<b~ISW}%?TOF*iPOP;K)?6pnUI%Ni6Kk=9HQ9-^*})p^
z#9HlO&30n#cCdy!v6een)16q`9jx(Ato07od?(g^2W!9+Yr%sx;fb~3!5Z<zTJd1b
zcw+5%Ec<hpSW6zPDNn2|57wBcQ(c^3&3QUi?;2Qxo>+?>tVvI-O%K+nC)TP5Yt|EM
z*TbtRh_&p&n)bxn_F#>BVy%0y<~`-jodK^N%_(m<kK5-j<#qiHFXeU0tA7Sw1NTy1
z$&K*x@TJ_3^WZgV66N0R46pI+C>MX>HN}N;<GJ088<ZOw2Cq4LDA(!<uZ331o!1&(
z%SKS{@GtPvG^E^a+3@lypxg#4;bq}R-AavwmlQ%L3u?g2-;++>eh9C?4s`N(EWFnI
zrIQIu;T3w8PHu36*T#)>()t5lTj$Zqd0Fs^=|m?-_`)mpH=XQ05MBv+bh2R?c<tly
zN}Y$-fvI$&U>&>;H>DGI#=<N6EuF}z3a^|rI+1V#UZ<>dVnYPH&iA7ewu$h%QkqW8
zXFG0Oq!S}<!t3q^I?+8GUip*gM8om$dRCWCl&%7=SNW7va0y=TV<_j&8hCx4M>#n|
z;q{|A<?Jm9uiq~yXTx!LId@Zz%?_38Ldu!n6RQ7OP|k?YP*r$NIo%VXs=AYM8qSBR
z)@;ft-4Lq!4d{5mEvOpbqvLnhLDga-9nTpIRok(2JmDWyoyybk4e3yIJw?ZDOQGuJ
zOULIohD!9N<7}_0-xoUGJqW77d+B&Xf@=62I$r7vRAXur3gV!eaEWkd3RF{95OT^v
z<=LCS$6?jn4}=ZgP%YX)u<>|a6AAOKK&351d=o2Fh9iXTouRUN5gI&(N^U?X6#|w2
zMLJd>pbB)*vD@#UTFc_^$2UP0dY_IZ41#K75FHEU`M36@W7cS>wm+w1^E{x64W(nl
zzeANE=vcSyP$j>nV-1Eul@><FN`8eZL(tKW+n~yNMMrP5|Hs$UQGA3duQwfy-w4&&
zCv-HF=e-n2M=j5xy55P7&JBj@_DwoE+zqM+Hagn%HdId<)6x1I{};J*v}6;g-Y%x>
z4|z}(l%wohOQ8C?k62{`s=_gpy(a~#zh5YO{Wz$Lg;BQo8`Pz`QTCh&sLS4<>|s5i
zuB4~zF1MksUX>r!G(lZEm9kxHLET^!WxYQHb(43Lb#o%rEmu+2QSRTa8D;I>0ClHh
zloiqm>TXjh%X9(iUSBC|_7bSYTFUY$33dOLl;su!^<ZvSR{{0#Nt9Lm7Sy9Z(vf#s
zs3)wTBR9%HJ+&?!$&Q73W-1+t6Hw0`L`T+gyM=e@h*1soG8G+}#p7v;(UBqBp!Nx)
zBb~cK&EHc;YM+DJkwHg_&4Su*C}qC+4t2mC%Dff?b?{=!%xVaANFinJN`pE)fHKz%
zhI(^#%JjJl^|qaqInxX3ot-FiP!ZI-vnaFUdZ-hJP-d+rP^Vm@!%ps(K9df=9su>>
zS9JKwb*PVO>2T&;sB?bP;T@l$KIKP;gM6VrUzQH*D?)ualnzgig8D{nIy|r~)OVuk
zaC?s9!)A2229NV3o-+PjhWcfD%6K^)>bI$sap@)01zjm4Lj(2KLzJ=o57dRdC?jwM
z)PIjqhPEQSi}j(5sgdw5nME1>8^OCQe{Q=6-W7R&wNCJ^){74PIRx)ohv?9A0q^?V
z=+K3e@NS$+hYotcyF~{&wCxhS+r-nMfbsC|*qjdW^&9Ul(R66?40!jfO^1|^;qAVG
z4z->K@4jW}Q015K9_UX8e=Uah(BE|M$y<1j)Y8Fo%iulsH62WQ5AR8yba1N*-qWtr
zLH`f%o;8#XdhzFZ*>rFM?_b=R4hnAXwTlk&`3i4s4LVqH5xfnnDE-F^cv}i7{n1=_
zOG_yIbUwWO?oxW{ba=1wp!7|*;2nIJ(wC2e_xhHUzT_gj!^0_k+z@zgE>7uva^Ss9
zP3g_t;l1M?rI$;G_wK=T;9CcH@7+%a9>l>rr5+u~YXI*9E9pRTIJ`4H(t(ZT;GI30
z4oH6RKF*ISFD!(2UMo5<S`F{B>*zqwXYjuGjSe)P0`F_n=s=kZ@V*5~``j1a_nTAN
zU7qJrAf=sX1@C9?C~fa%c)uP+X<_Bz{XUh_Y!bXbSEaOh1@Qi^r?e5X;r;6drFFXk
z@1ky$)}S9W#ltAAWGXa#etiGOM$nWSL;G*7gQn6x+JEdHG}X(|{yoc}slAByhundt
z{z=+z9t2I3Mznu+8Z<4ewBMs4G;MCsezzcKI(DG_b-qK>C4lx9pAAiqN0iF%Z`Zi@
zq}1!(p;4}*)U55$40u7Qv1Onc>Q1R^w9t$QrBq%I8vY%hI+N|1*oRUFB|tNk+jp!C
z&CDm1TGIs0+-{Uo^bneb0hID;05nT)Q_AIdXuMlf%Hayo=q;2Iql3nDhEf7=L1V8?
zDcU~J_%5WBsoS7gkxnW7U7%TAoKo7(g@%7erc}*?CUh(9`_mGdh*z}l*(zwZbfJCc
zUqcgZr+w)j(Cj=#`=WTBJ(X$SO13+3D(zD(f+l4L?VETC8b05!kD5bsxHIi*=?6`=
zk@i)51kLemO8%*UCa)MJKiUk<*};^2n&WdZh?4nvZOzq7l)Nbknp;&Ud3kAQ?oFWN
zC2UuI1SOBnhUV#QO72qwnpd?bxv4ia@1{_4+0)PzL{ie%#?XAdMM?L~&=gjuq?4DS
z`8$r1l3GFQ5<*Gg4rpC3P?G%ywEvZ%qy=rEtuT<1M#|7uktwM=Z?BO_NqikyTjwh!
zmE!gd+f(AltI#%`Pl>miL)$Wn5@CY2?F~xYa}L^0<tTA|eQ3M(qeQbB+MY&AoDFE*
zlPJ-nGPKIal;}1G+JV(6vCe*IhYq2{;>DmHVWquq$3QzKiS}OG4()_|+I!>!v{Nh5
z-d*m{&Q#Lg;MLI1@ut1{ThK1pPJ3rGgLcV9+B?u2TGb!g+dd0gT^rh4qcpU}NtEz!
z9JE$HN_epiT4^68TzmyBuiJz}ZqTlBrG#i3w80%IAs`ppkja$bT>;uKUrLxf5!%Rj
zO5ppqwOg-HLaP_hZvROMmD@ub+mPZ5b<oBSr1-~~&?YUR_%lV&rmmy-{R5#*PowzF
zZ0F%y6u<luwAsHXerZ)`bLvt2xJl6F35xHt8QQb6D8A_fXfMhXU#=0fSGUuiuN;?~
zpgs3@L3=l!_MChU?ZdycC#eOrPwUd2@P*L6>`8m<yP<tMf%eRQ3GGJ>?HS4YzpSA>
z-RDF5V>j(-!2N&c(4LY{pe?#byLsK}ihrZsw`M?Bx;*VZwi&u|&1pCP&ec^?(C(0`
z&{Z2pyG^5@tF?r7&sq&#J&AS?$%U>_813%lgsxdU?XKM$x>nh=+eHsuyUP^!ItjW?
zPbu!o3+TFjqqxk5(Df=waXThKr>IGBtJgu-w-v={^Pn5plj5fSg>L9zitFDMx)Bp7
zuI&=&#>}I*s@tKPprP2`H=vv1px9^sK{sPH#hxeV`1)Av0UdPnV<>j(Zs-;#Qmp@7
z=)4Y6tXFyHG{-1*f)YBP(-f=FLTA2AvCVfuXTMFc<#{~ceA>m&Y3Nowr(F+wKo|Iy
zcJX_1bZZJ|SMo;a)_<d25o}+0A?<Q}gKpDb+O@D5bWu*)HEJw$JBrb+9x`-sC1_W}
zWatuHX;-Ox&?T3oodu<!+s}NP{W<7LJK+gkW(nH4CkVQu#b{^9LFkS<X{YHibh&?N
z=j^i3o%uyOhjxSR!gt!)ncH9aL_2G*g6_sU+Ub%C-JKV-<Mkcr9^})Gt1i&-|MfdE
zTSNE!3hmf28oJkKXa`?U(!B@m&_+S`=@9LhdIGv{NwlNiYv>Ah(2lkhp!>U#c2w;G
zy-P5~{GJTGt3)wRZP1s|Qp~w%=*!Qin6wknSDr*MTV6n4eF(+)mxjJ}FN#^#2KxG~
zDTeP)(l@S6G43kpo0q1TX6vAD^@C!{?SsDEbK3s(67-#}()Rlwq3?Q(w&zxazUN-r
zp40()_Xye^J_35BFKxFkg?_*?+CD!J`XLi&`-nK`hZAk@b`tv0EopoGN6?S2NZVci
zLO<yTMSrLb{j>)ZeX}d{o+l~#=xFHY##40M66hDMqv*9OpkJz^XaoD9o<z|z4@0l(
zP0@p{LT{{3(H-7GZz-bankArjJf>|$^`Kv#L)%{Rcq@0%woAjHU%i~R9hw9E+S#;?
z&+F+!m9#Bj9rO_mXq!3~`c1!S+oU7VN8P4vbQ$`XblTSP8T7Fsw5?(x^zln6>SuZA
zlLk@LqsGvuHlnE0JpO?~ib@#_ea2Oaikt#{Rsu!I>_3)M)FM0dC#O)<=(W(F?nqHR
z+5Ypc6xApN`b&2ysx+X#wvV<J@O-!YXzOi`%e_gom4AQh^IOx_J^!G8@`tvrF9-dL
z3$)c-2l_YBv~_kX=s&1wE7z6&Gtt)0{h<F|fwtBj34P%M+UhbD`oDW=%j*U3aWT`D
zD;oH?4x%lGZSW~mmA1qLz^B|p+7h@PK9v$^i)IUas_ALVlvw!G611gnGJNWlrY)@x
z!KdLB+EV!#e41{e&4s7n({eU#etZc&ZClaiGdJPW;R9_>eE=V~1GIV5Gx&73&}QE^
z@aavodGSa1h~l()%s2S-&7;k|e!*v8AZ>131fQY9Y4d-@;WMHFZTegaKBF(urn_a~
zGd_ei<y3&r<k7S#p)!1?SENm$RpH}#kv3VX!)I<VZJJXPJ_|i)lSeK1EG<Qw+-k!|
zb&@vKsRJLaOq+@^8~RY>8)ox&ioD8fPoc<6Zs)s%B6o1V6-_B}bq)Bex<`@PYVZl(
zK#^0cz$e6mBKuW@PnZiuwkZdnjfW_*N*VZUSw<Uwxxy#9F>QR}0-qf>Y2%r{@QDkg
zjr@KKp9FW>xakXgl0MQ#-}mrIjiHT;U&1GSENvX~7(R!K)5czR;ggj{8yjDP59ZRw
zGUwrQvI<3fItd?sMNY(>Ecl#LQN-~B@VQi%BI5VL=jv&SSib{4H}w=@j)c$Mh7>V-
zEqorFrHG;a@OjMJJ6quMya7ejR>SAjDT;8J3!iu16#jZLd<tq&_?6-C`ErcH4-<TT
zETHfhH~9Q6N8y3Z;qxz*!Zo#EC^nJ8r~C(l>u(BI{(+&)HVSX`9)|M$D7?}`7%DxZ
zu%DM;sJ4>A9s!10ttjkt3Ji5mQ&>tg3=J1kSmZhwnwF+8*#Sd~-4wQH84PU(QP}9I
zFtq3XJ%_;1*_Xl^b%&u_0}3nM6o#Iew4tC94DJ(X!!4ed3TVTzS1|NnO&fM!hhcCt
z+OUr2^T?(R#=S6%oJboy!(kZnfi?`5Vc`GQHgsG9!<2foq2@RkrthcFA_WYyhEV9s
z7BI|xK%ti^z_3t5p?p7{VW}&HZexE`krcWz4+d>p3RNY+;FC?E6T@IIkEBpxfx(tf
zp)F>^AbV42g+Va*718?d?O+I4OY0w2h9Rgvt<UB0*6yYCNq1og?MdsykHQe1OY8Z)
zYKBc?X#M;ZFl@a~>qjhtVf#W_-)$HSJ3rI<`t4!ZZKL(B6=B%xN+It)!H~R$Latwh
zVSjZB$x4GEJ&HnhZGeH#r-TISVc_FRh<-c_=tv=aKfd9_0SXyV1%^|-D5Nd-KbuV<
zRWHMEQAz85C&O^%1g(1-48x6qwC>zu7;fj$x-|CV{$N_Sh2x%oiq<VJg5fEDUUDCX
z7rcM$AsF6p``$e7d+y&v1;ZyE??2Al*KAt*nfv|hMQiW;h2i%BT6_E!3`HGjZF~xh
z#S&=k`al><Hl?-ZIWU%qqP4So!&tsLtsPng#!72wZKpRdR&%AbwT{DB(@JZckucWz
zOlw}LU~I6E)?6M4Bi|RcCZjHl&BxH1=mHp9ouoAZc`&x?No&+wVC<McYbL2->{5@`
zP=6S^ucb9DYr@#8h}Kki3!_3!!QYR<sLZF}hwEV+Fp`4v=D|2Pi-ME8!#J!B1xJ*I
zabzR~+wZ_Qwgd&w-wWdeZwek^g>mwI3hp)>#_5A8xPCntJyR*T#5)-0)}^3#Suif}
zr=aUWFfM*iL0MB_^qN3HyIR5Mokc-G-(l1@r6AT-Ga3UaXj&+YmX8$F-xEg1cnWIU
z4o2S$3gYX)#ufEw^{-qQS4p(`3ELU;gkNDb9maJ7X!ZV<Fowp`>P??vj3`N~eY0WQ
zw18Ig^%mpSJX$?w42;{G)9PMzVBG0Xs~bIoG43&~E}aBp0#RUr4~$7$DDbud#+08F
z2v-;njHAHa7hvT3RRY(A!FZ%J1sbQpcyta0dNzUa_z?;m^a{q@Y82QZ8OGDgD6obO
z#&aiV)xTaaUaCW@p8tc9?-N>eAqU1AxwI;s?YYC-qdZ`|uclQiD!`bZL#viuf$?b#
zS~Z^Md9jFAxle-ebtbK9RvX6m<!DvedoUJEr+_a}Fn&p*fO|7x{QidmPBen?*Dwl5
zcm(6$%@hzC1EcdL1z2XoRH7RN%xMHuDPIa0`Us}~E>J+{XqYP0rhwWrVX8cj0$l3B
zR4tiSzPbxj%^$S#awJT3m9#QrB1{beY325+Fg3nHD+4aU)Vvn0R0qS<%9B=38Uj<>
zSXxOXVCwLOR<;04ZXIc51uIP5bhP4ocbIw}q7@GcVCwUWR^;x5i4?RVX+BK-Bw7*P
z0H%SU6}DS24RxUv^Fm-6-j`Mk9}3ebnO1alfobe9T2c2fOcVamisBlWrt~5Ix2<8C
zZYKY$?2l(U`DaGJH0Klf?-&8of_CJ;x;RXW7m~k*`z?zh|0yb%)c450Z&R3b)yTiq
zZI}$h$-mMXn9Tm<_p>idwj<=1{|zSTGx?p0hsm!M`R$ty)5;m-x3MBjfuZE*I1W>A
z9{DZM!?f-f`SJe~rVZ`MuN#jS;Yoh=17X^<p8Q;U!?ZPrmcM%oQ}h>Fetio}JDbw-
ztYI+4jiu!~f5Q~-OUr{e9*O&Cxo#><`ySBpX=Pwa`;V6QI|S3g?zFtk0+<fZq2*Po
z!IZU@d<%L0V;SW8SPfIo6Y@R7dCMzDzA2|+I@67OBYj{xKZAVb#xPy-C*Oq^V7i(}
zzN1Vq-MC7=J=p)-KgqYjMVRi_C*P80nDYCPd~YC3PZp4zunDH;fh3#X!SpJT<e>tl
zx0gt+#d-NqK+?-6Fnz8}(xEOeeRCser5{W`$C5PRDonpMBsJ%G|Amm_t2fLp$>cbZ
z4ReWe<k;{Z%%xtDgRcvi%es=I^G=v6G$On61I(5Cko|Hmn5#`Bd$b?SHNDBMIuCQ5
zK(dSKFxTHf_VP1eZj?#3`>`-Ly-K#d?_h56nrv1#m|GW-&BFw9`|4z?&GU6?L)O>D
zVD2KwnlT9G?qkUs5D0Ux1!SGb<GP#3+M)u?6hxM9qhap1l`JRM!#psFEE}%CJS3Ye
zb1TC<>;hTbc>l=zWN}#s^O(0}zI*}Z@r7jG&i+g;NoMt6n5R`GvtYYtHY9WTV=&Kd
zOQ!q3V4l~VOo?4#UZ^CKRR!}B4>Eb|hS_TznQA|R*?T$}U)O?JH;;@NqhK~HC1b!!
zn9W);PRxSYW+G$r&oE04GJI<Z^Kw5joSX*piU2b37rS{?5E<s=z#O!e44uEhyf%ak
zF5GT?DEVBT40Bi*`9!nd8^g&*l?n4^X2olmqj-Dy+Awe5K>GV^|ISd-@AZK>E`;=!
z9WckQA^p%xFee6*zSeJ;_pKn^D;{^hFX;}Ag*n|ux|KGVGYq7g5C`)SHR+mh`=g6U
z`{gIh$7hq4k4I+y{jLoi0`sZSq@AsX`RpLlb_$32f;(x7j=+4`jWicI4%b?eW}7R_
zH|vtdt2NAbDw4*1IL!Bpk)|y7d-#>S?{a<~zaa1UG?<^=B5%`mm|vbI@4@W%n+)=<
zSsmv0yGi|m<6RIz>hy6ifAJ@^zXs;-T2hZ&2Xmn(shcFi{AU=cKAncSs0XR=43=U|
zNVU!hi)(pOdDexc)DKeed+RL!JtD8aqhKk2hP=)%f~8U_d2Nwlsk({0mPEo*Lng0Y
zDX`RDKwhQuV5v8pmfd;)OT*5zEbcQbO={3GLn&CA{i0<9>%r3U0WIV6x|TMerBD0A
z(tZam<@e55I{DL5Umm~9d|Eo%0!#OSw6tLmEWMi3k`G&9aW6qjvJ+tuPiaZ;5m@>j
zrzO+Q!ZKhREopNHmcdq9T=)VOk4d!n^jBC$bfLu?*`LuBXz{{wu#A00i@Vo?WkL=u
zc5MpF<Sn%5dV5%=>1ol<9<a<DPK&fkSY|h+MSX|DGWQoPsx$_c1(#`I{uEdi$I-&%
zS+Fd#(n9+}Sk$9v;czclv`uMYT`es7@3i2J5f<YaT5#A3i)9NfSS7(?Uq%ZiEr&%`
z(1I2#VDT$Y^S=eavf=^FKe-B)Rf#lzLm(_c7Mee2H7sj~(EQHK>#Nf|CvV^Igyvo1
zb`i-mZ`(>(HkoOjmp?392hcosUs$3m(7dvCSYmF|+`DF2cE!-#cpq4HFQ&OBZ&(sK
z)7-&JVB!16=GK@8%f6#D=lKj+_WRSE1045s51QjQ5|)e#G-vD}STe8CoW=@RvLk4A
zL04EXg=QaX1IvlJG<$7BSaKiG>>1TyIlYZ$w<`n7IZvAP>n|)98`7*Z1+ZLxNV6iJ
z!g4K&W-Yt{%gt#ttNSTf?$oAPt{Jf0yGfqc<6(IiN}fA6!SZ+{d1~3eXJyE<FURl2
z3G%G80G8KwnwdWymUlg9W^!LxK76E^_71Ro+D$WubA5jGq?vU~!t$dA&3MgqR(PIf
zWITZ7&vKd(!1Hlk&zP7BtIJ!O(R?$kC8BBi*X6L58b{MlEQR$ySDGF=7S?iyX!`74
zuvT15(>pbSwMreDR#XyJzAtv#g}1QQw9vGzmtn2bnx-vHhqc}<n$|lK)`lx+S{WOx
zP26beZBJO6<<r#NePL}GL{kk-VQtfcrVcCtYr7{jwd!+NI|kE~C%Le?b)zY%v9NZ1
zNK^QEO>2(;nlfrGti3zZlm^`2{U%L*-vCy!)8r$6VC~nGCa=B?>wwcVdCCD;2Yb=v
zRw1x@RHjKk*pK1qG%0T&tfMB=r0|BYj`>BC<`%*_ek)CKy9(<h1x<2EfOX14ns}N0
zpYEWE(NkdctWOhFonW1vMH3aJV4XLWCYF5w>w=#&;qHD|7l+e?_yAa!b*2fXX|Sp;
z(1gJqVbv_62{nqrsxMCCpWT4f5JltDcEf7!PUDxGVYObO@nbw-bu6Uujq1WG7ty#6
z97n$h8kc<p)|KsO9G{o9uF9ct)7XxnNi?oaOIX*urLjN1!5Sjb*i$*MZm3FQBi6wh
z9!q2A^Zb!LX>3<+xA_c>E%q7KsHrsON;a&~Z)nVRwsVJt#;8Zb8e4|Oh&r(Dj-)Z=
zp1_*Wf=1tC{}a<_bb=PveM%Z_?geY=c^W;~3G0DLG`dC}tOuXasOQ139$rSH4vc~I
z$afm$R|D3g5{(*j7uMsYXjG#pSWm2@ksoKnnpcxX9_2irj-rwL{HOI?QyR(7D_JkZ
z)5tc9V7=UdMijP&_3C~aaq2a!H@eY?h<I3UWzdNEy#H<=8u5RB?q}18V%$Gp(C{le
zVSRj*hHsw*>ofkWt`F-A{;aqI>uUuKFBcB$+aomW9{c&BCk;y|3u{3-4KwA!`o)cg
z4VGa2mQ2HHuzx>WlgG19u>RUf9%=0V-}>aSd=9Kd8_8o#ZP<!cB#(xdVJi_pLqDv9
ztz;1m&31>ajDdy*eTJ><I~qE5H*6K=(9qV?V5@YChWxAuTh-w-B<}=l)sNATa06_$
zy3i25Z@^Y3mWH_9gROoo8sZWRTf;yad|APlsDIJmZ69E3wuA<IZG)}FT^j5@61LVu
zY4Cr4VQYJc2Hi=7twVDfv}Y=8oi@-QV`<pjifGWlblAErr9su^z}Djy4SZSww%&bd
zU}`38?uj%|UH}_ar-7p?!`9b91M44wt^Z3J@NPbAgGSMSBW&-GgESy81GZuHXu#xI
zu#H$w16uO<qh3+}Zz-^i9ZvmEPJ(TGD)kTj2iv4-)PMFa*!Vu*{+&Ev<NJ*I{rd>p
z%s$lbLKtkbwo<>XJz<;km-_Mly|(!?s9!G`wuM>LkIzTgmei%bH*;ZIW~RQe3t>~;
zqQ3evuxYwb-+l?O=|ZS)Wgge(Eh+Qg!e$yo%H-9sSz<_OZv&g{H?hDhY|?mA*5UrX
zNkp$*Ve@w-I<y0}mD7p;(SU7L8qs);cTgFkrbgJ-c#`;B6}EK;NFW)u(9$H<4TUXi
zI*A!iVT;&DqMaSKO~pv@y9R7q#*^aAKG>pSNf9|1w&?GqSdb6fjzOg8#^ddZAVmp|
zcieMwzsm85??Ub|y<ywyOYUl}o1}~6E;!C9b;-TlFWB}kq(1l7!ggRk^+{*~+rhuo
z$He(NJec|n9s=8u5b9H%?ajVJy`Oo(hQ`!;e-Ugsi>bG72y7=)sQ2i`u;u-r-VIV=
zJL68h-uH#=+;Zx5gy*}EN4-{i!gl#T>NWX2Y*$B8ua;KWuCJ$_-#NZFuTjsF5wP8<
zPCYkp9_~$~p0nA%2NBe>Qy<v!Z&Htcd9XdHPCYJ+f$iCN>am6M_hLQuSi*Jm>Js(n
zSpeJHa@3=g8MgOBsQb-guzmES?z=cYpN>*@T@~2A6jJxTn_&CyM%^nlg6-#0>h_S=
z$**11EvY?h{2W_1YZ`1tRjHdtPuN{Ns9UXU*o({5^<`h!UDK&+dM@mx-cVQnp|Jng
zkh+dN4|}<>)V1+Q*ek4{E*~$$UMYjR932aLmDkiI_&V&>>r$6#6JW17jJmYG0efvL
zx&7qNb@!569)GTXm)yd~!``Sgxy`)>dy{VD<~9cQW^<^s^AhYW)=}q6BVccpNu8t4
z!rtZubzU|I_V$&ibMF(dckE4_%Lv#z&!tYcGGXr$Or7Go!QSlvb<*#Hy~lm()W0?C
zy^B+)$~$3qZ%rK^)q`D(qK<t1*{;-6M|%a>`$ba6VJl%DkVPG9|Al=}K6QAdhka-<
z>TvKa?8BN-hZS>RA2E<RjJpN<s0Gxa3EMShCABZefqh&YwLjJa_6fPve$8IkCq1S1
z(;LD*)rH!(359)n18P_33OldIcBf3R&zeN-!r#C?M@#MIO^1En8fxcu0rmyEshtb^
zvk27o65GGz4z=CJ<1G73ZI`WuU0sIS_WlRErV+I*vkZ1!4{CGk9_&6Ns7)N_#W;uB
z=nuheHd34Z&0x0%QJc!^VYhFi*7@w0luE6W7sKv*f?C@+{(d*8^)MyuD_&6R+H7~g
zcWU*jI_#@UQmca!?7`KkmH%tl*EXY8<2bJ&Zq%yr5!geCS{5{gJ#09&JQ@Uh#AIq2
z`~~*NxzuvnRM<DGsAcQpux~X}i=QoF-?p4u<gI~ydl0n<<90j3sKwmLu<zPREjn|Z
z#qFf#&c?9sNucHzSHPZ-Le00nf;};vnlBv=dvYc<@0ARD%28@wx-#thbEw%(9qb2k
zso5^BvxBFonXWtR8E2?j-w4<<&r-9BKVZ)~M@=72g8e9SBF6=1sj0OF>^Wzs=};fo
zPoAQtHM#Eca;eFS&aj_8PEGhZGW*%1)MWWP*v}uPCSy3R7t^Up!#LP4@1w>aiot$0
zo*HM(fc^RoYP|X|>^HYi<0;i(zrBGPw^YG?cQrNob_VwQzSQVs6WAXbsZpp6_D5dS
zXcou)$sB6bu|4e1CQ`${Tz4-#sNuPXu)k7J!_D1bf76K?E((VIT@z~9{VD7ps!~JO
zUa%LGpa$32zE5ANLCka5zdWS|-o0V}c9j|k-p<cYH7LjJ3zMn-y&kat-a_@`IX{0_
zQGH`R>_vL2Kd3VtE}m4snm-)HJ*eK3n{c>xrFyBY;3!p}>PZ$j%9NyfBhJC`-v_E!
zuPz+rZc^Ph%iySxO?5M};Hb2d>IRgBqe>vvoiG)SYAUMRG#-u`W2w%kpK#RbPIWK{
zjyiRy&e{!d)cr$sray+G{zIzMwgVguLA48cp2jg$`_w5on)*`hh$?V2pG~#r&4i<+
zl4`s0c&!^yE$3G_+WetfmjoQ`?oh3$Rd94TNVS$;g`-m_)#}amxp`5o((~ZxI)rN8
zOoF3(6RNrE8yr3UP)(fzj$SvYW?%NVPZHIvcpeVL3aast=cDOVBXJ5Gech;rB^r+Y
zrK!e{=Wq;oKs9Q%fn(5qs{ULJ$B>m&JuM9mkEvAMm;D>wo~n;_hhsz$zw%##W7K7;
z_AUpGF)>u_h$|f9v{Wr{2pkjoQME~{;h0pJsx{|$PR^&QU(3TWHHoU`jD&+<SWq=&
z9UL<UQ`MQ5;Fwj7s<y8P$LxHn@_Q5<a}%h_nYD1t*He{^7vNYZsLBG4`{GhmrK<-V
zOD<8BVgYb0+eno!=fa`#q{`97;P7rvmHAdWhvqF+?qh>Pmr9k(WWeF$LzQlQfy3CF
zD#dk#!}OOb>6gI4_eoaj7Ym2Yk1AElhr=;|D(2UQLw2Q#N#o$~&7+FeU^x6%QpKS>
z&x(OmvF1NG0!mPY7v16D-^CRUsNh&FQHAAka0I(kh0zb-SW`$98digYzu(Kh9|p&I
zHI+Z&3&(~wR6g(!9AQtX{G|7AL_|^f7ER!YoIvHiPJ&}|c`BE~^KHqca{N9@N0gPy
z&Ez_W?o8#{bDeH~No9XegJZ{5D*ONV>>5pFH*!0^eqDAx`?vcLmF?Obj`+n?w%9~C
z_SU8UE_0j`FVKJ6I1b5n`fu55I8xfve|^}`)CcrmnW1o`1yPw>W;oJ&Q<>O3a2$L|
zWpuaT$Oxk{{Yt`-*_X<&{<`DHJ1YHf4jkDVsdQop9LM@mX-hU7;O#@+z>yP9rEAuN
z<D{Tc&-=rX`+`cPso^-ahD!Nvf#Xb9Dm5w(j<ffuRQ*qIoR_KOyLxb3Y)&OJdEHz(
zOC?u%!*RunN>1Di$F<5-ve^kZuBVaf=XY@2oItL}tHW{YJGrjob;0*zyUthu$Gslp
z+Lq&S{}z=fOo!v4fl8dZ567cwR3f4{9FO-?iFs|{cshzo@cA*vv$s^-X@KKJ02RNu
z6^>U;sQA|7aJ<f@;!9q@@pcjw@5S}@u7HY{;(GZINX2e&Jrp#iVmpm+d^$|UG;H6O
z(Nv7@baZ@uLB+~Hg5$f5T<&un{;W(c37m(*IC3$uU%z{i%b-PY{JB6b)dJ!8=P8^g
zdAy=e!Z|A(l8c`x`f~$P@oJ)IQ*}rsc8Q{H6CjoBD*j#B0IAdo@z3ijq%vc~zyB&i
z`Y&JnjT;WB+%oaE-zrGue~Ld3PeQ8bFaB7HAXTm;{?zOZsmf;YJ53L%T66JxR1&1>
z$>P`B7m#Z95WiM6fK=<4_|=T(sWVs<A{bKLi=uG)2}t$Fi=RJ#LTYeV{0wgosgbAn
z*?A76#?Qo$3lWf-E)qW$pMliut@z>k2T}`__`ah9q?QHZyO;&3wN`xN^IuY%FXEfw
zIHYzu@vX`yNbSFfulpK7>Zlc8hmC^NsX%;rX@}&d5?}lhAa!{wzBIfAsoNs)IjcCN
z?$5;M$sHl}^c0`IPKDI#uJ{z<52??1@u^)hB=?J=;Ph=sVz4Nf=Y&MZM1f0dNPT;V
zk5Qu`^-C5Xdl?}OXeK_~*am6fX7NG8aT;7nd?^1K(hz^~KA{4np+Cj@L2i(SEfepa
zOoTK%U%YdeA&nd(-qqOxX;hAQdoUZ)m@eY&*nCK1cZoM2IL_m%iZ?;*&jdg5rX@j|
z_({AzF%!~cPx0E5{hD%Ky!y@kr}YxASVvi!9xGmT;XKc*EM8vXczD{x%Vp&u&3YkT
zmTm=U&M5I>SAR%zGsFw!3`p}Ei|6;*{sn>JxhVwF!UFNU+8#)YCyHk&fV3n_JR8pO
zTGm87ef0s7*GlnpMF~i%x8iBzI*`0aiYM6|KTWE5GGzcHT~+b;+hj<3AMtqoQb;~G
z#pCu4NXG8s(HYK{DMCD&zY~)An|S1M0FrgQ$dAf}WZN(Dd$HY)isIpo=a8gj;vqj@
zBgv=5!wQ_I<;}zczJ4$HN#envhLHU4i2G04L0Z{G+;{YZ6c8-#*WvkBJrnm1a$Z)u
zi+f|IK?>R+?tYjLDfo@JyIKut?f+$MIqvJi#hskxkV4*wJ2O{93Kin^uTV%ELdETf
zO_0K#i`#D7Aw~2Mw=Tv(+88KqElGqFc~{)x`x&LpZN$wT2O({-h?^o4($=%$#@(Zk
zw$&0h{$G#L3&f2oTnF0^i0jFDkaoC;>mH{e?HnPlz2Lgu6)CPQXO4X;t~FrZ-9cQ<
zWZq*GS0{42_~YWr=TngOmJwIha(oiUh%0SQKuU@fm-9F;$@${)oGeHw&BdjEocGiv
z;?ic0=l*@-Qulq3(!Pj`SGnHPdx(pwU62l1#Kr%jARWpQ7veTT%J?TP^jilhlf?Ol
z0g#T!;=DzIlm&6Vh5=G`kvO;C3(_$m&W)T42{v)|%@jz-4~w%aM?%W^F3vXT59y?v
zICHcIq+FFaGqo+Gym)c?djm+Po{7_;oUb$W#pw>5zq1p?sWaaoom(eP&FAC8`BUPQ
z3)j_!e<Cl6{k+so<n=lP>GD#Mdt*1GD={Kh!^eTEH$-lEe@NH=6DQ-fkZvf%$$_&V
z-SieG9*=-@Yo|D2?+xkp4RNA&3rKfMikx(w_g;6AGx{&2`wPVJcP}A5h!DqD@$v29
zNpYNYSET$e0*Hn5xDmg+Xf32CBgC<v?Dtc%I2Ok1>shQg)@cx==a<FN^L%`I@k<<C
zR29;zX5wh^LP)Pii0tTmNN)@xyAS92?KY8hD<0CjT#=<)1L^%ckyTLx>0=dfWG^58
z3VMnogSk#W%@CPSdEI>W6`2k`u6>CWnROmQ`g&R%K6nh$w>RSOSgyMt<wV8@8Pd=8
zB4aiCTR2i=v>-^oRN_z$$M^RdacBnn_a{*tEW8Kl?^$s${4k_{uf)O595<({NWY+i
z?9y1IFCGQCm_nqxwuM}LvN#Y^5^@QxIN<&mvTLwNyPXBOWUNTjM?fxhRHX59)^h2a
zVt?XL$YtJ({X?2SE?YvRKK%{3Tpf`rU4vY{lSr+b0J*|Ik#fiva>XekW!z-QmAu5h
zj~yUamc_oH5|FEeihV8aLaw??B<JjdTrFKB&-8~}Jx?V4;`TLeilm5kkZV2{Nu7%z
z*ZL|FFI<IOr<h1w91FQ_C6VZAgj}z_*c-$4)Nd{JD(XOP&`l)VehaywQY7e)KyKtA
z5-J5jZaiMZCr*RhWQK?z(gt$V1!B+BLdeZjVvlqha&v>&Q<wd0VH3L#&4b+1PwXDo
z8FH&tBJRUK$gS6ixYcJNw^=XZT5!9z;UYF?4&-)`B6enb$nCd?U4=g(cZd?Z!cRc%
zxJ~TpyasZoZDQwziI6)-i=B%bL3ZQMC0;}B5+!zQPleodi`e0AhTJVu#N6%+xqG;X
z;qyRpk5Ca)@iOF|YsB`wJYTOsv3>A#$i4kU^iz&|AG?Tlyn^g*5Ycs#AS={j+d&Ov
zu~2Lq+Z{5^6jASgK~_!>QGwZz`wkOP&1J~_`iiZ``$O*EU2L7f`5w?lZ28Il4{RW|
zgatw#R9S54Gz{|K5@IvIUriqTO>ACx9`cZvVsr6e$U|?5P0_<4dz=!R`tbf?heYJf
zbC8F}iAXK?9}y-ZD-3}=(pPLu;PFSP#KwUfkI~aa#ABX+%pehAS3n-?CL(IFedFqh
z@B;@Sk1r|0M{AisiZFiPn>^vR2n%5UCPIWY-3fWpZn5FmOvsbhiVf3hL7t))q2I4S
zo;p>8h6aHjpA?}T20)(PRIESq2l9+kV*UJd<~L%!ix=dX7eq)@GsvF%L`ctjkY|O6
zb=N~7&-NDUyoW-bGe)c{%XK!llUTc(`^~E;*7je@{9dfd=e*57C)QYQKwhv%tf|3%
zF7y|{``M30vqbQSPmmY)5karHE|*jnK`Xd^mwXgKjX6F`Pm9%A9RFo8V)bM-WG}M_
z<ol;()ff@Dj@OI2r3h@xb+7&>R-Nhw+54JUHRm~G%^nf(FC4PgCIU7OgsdAa0=j*J
ztZyn-UfIR`U99vP2ifPeSXrhRWWy%0Vpj@e;}Wq#$#F9E7XJ5nesdY&Z#>L=TliO9
z0ND~J{PtCWY}E@tk7JN+eZ}$@?5DlFSiZa_^Bu9gehy^EF5!Ea<0h$uFTXcOmU{~M
z5!>nOBIKI4na>Jo6tB<ap~A6Jg6ua{*t2<k`Zp4`Z%vtB3R^oL$SV?sb#5Nyl^S8$
zQUh{8H(|aypSe(&%N&5bDodF9vi*UQFq%d~Ufow1_C-MsDkgkhykR~ed>U{)2m1;A
z1U{au=_ho-T#svAg!UwlxAvIO{Pu*r&Mq|k|EnC*TX-+#e1v=#>X=@T*Y6jq+gx{{
zUP4vz6yyyph1cNn%#Xz~$5_Z=o5j-fjgZ5~i6!suLyjmbmNeshN92gb)8<0nXcmh?
z;~+<N6bsLAJw`qk3tjm5v1zkd(39h~d8C-H-V1q4F)=UhEpxh<`>-wKt&7Cm>PsL;
z)fRJx?_oYCX8XN>yv-_R9pU&yw-uhBXEEOso~^e+-o9GQ<o6HCF+IhM$g0fG#dJOo
zC+`Rq(@O?G-brGb;yCjgF;&m&W>>hFlIR9GRw*Vw<#}S?h{<(!K#toWCXKlRdAGZm
z7+8_{nPAl+$a{js_#YO?@or*#2R`1$-xlNMKZTs&5M!e_?|YkwG1rGNpAuvEI-#7n
zRE+M&^^{aWj50rAP7xzh*{<ZVVgx_`ASZtjBO2-<?+X*dCvrWebQQzaa6PA76CSyo
z&s41#`lmDG{guSfE?kfMlf{rFeEdioCI-iFJ*K@BgKl%3AMg`{DpiJ@-arf-%<CyV
zLkw^%f_!kS=${_S{8sei`=R7R{-R$~j$cMS(RUjAm60Ztp*<lV_7HT2<9PUy5YAPQ
zGYvxYVE>Mk6$;f&=4jy_`xkOn7t!Yd$2}`g^r<!ka`t4=dl=Vu_8ZY_InQ&{DtaD1
z2>Dn!(WBrl^H$NLCHF&H(cP2l0hyv(L_f&Khls8h<}u$8T}!NloHIvs>9d>pqj1x5
zeVwp~&hf7xpL7+S9+zeg5uIwagq&MPbR0E^d8g>GlIuUOt!SU^$DAhGeccZER3Fi<
z?NR0&(RL0WpH2@EZ8rU2z93p(;kcg}D_WQC$b3_@A`i%Cr;3&a9_Q=>(ISc0-#Jgw
z{Mlya$D(=NG|1=Yh-Q4gSU&$$G!5i9UzjVJ;2-l7(fB8?n~SqW<Bt4&d@)}%S}+ju
zr5U1O)O6;%qQP|?<jWI9gR*>_yL?sD@3#%|l@X$znb+%;Q=)Fl8OT@riaIYJGG~f9
z4L(D@)<x8wSduwG)LK&;^7SU7=E?TVk)p<LCFC0wMGd#H%>JVKVvgU9LQ!qI0rE{R
zQS}zr_sz$mYK2J1x5kSq19=_a$`h4sTqn1Cib`ob-|cu&@eSAYojRgoV~+2g)uO^=
zj?bM!Q9gv{y}L-1J5`POrYQTb3FLeIMcHnhm{Y`m%eb!Y*Ar!Sa@_8(5~c4>V*VmZ
zSDp*`!3<Gqh?@D7C@EPXKkOu24{}}~ZW1NluZNuPB1$yl^_jm&6rUEyd`T1w<#q9>
zn{YXk$-G(NbaMMgMT#O7+y8j3;_v+g=2MD49!DTQX`}d+agI4yQP_g>`s9P+N7x(4
zPe&=f7b|2=QGC^ug8ZzK;&VRR|4gm;G=je$o?TRYJi_sN-cIqMbuZ>X#XEklnf&~P
z;;ri_$S?XSUhAeXZ&SQ{JcqeZ@nY0c$S=n!o@Mj8e3_(p+Lrx!RZ{VI6W7_RnTkiH
z0+|mg9{PkpeqBLv|0#dJyq>4HH-_uxb*AFZv1rI|Dk*Na-^n~*adXRV=EI5`W!Rs$
z<rLS9iOimgE6<ae_bV=s<2bx4uDEzSm3h44LdXAetm0hM|M{EZY+2^_0~Dvt-0uAb
zMczy9_x`aWcLI;|p@ZVY2_E-@Rgu$~=lO6-foMLCe5|TCR-V_x$C-+3E64rg9>tN@
z8<{^VGAHpmE$E}j$X&zir#RGw>!#qGB0WZi{HcoKKt(h26vckKmN{CH@^%UHGsV6s
z9G}mv6-lQ!UZ1@biQPssrz#S54rczUh_B4`@uj<Bx73B%q=<driutf&*R=Y~g^C?#
zszCnQOA*t9>+GvZ5xwgd^C88yD({)UDYnXwAb)dHZ2oYKS*_SKJ(qc}Vk5sNP5$;$
z5z%uG<nK)sVR0Pi@6#0<s;y>@P^@3h`T2fHv95sg_M?<y?aXP+qzFFm!E8_j_2#_)
zNKypuVS9c&RjjH}6Y|emik1GZ%p(;3pT02rD*QZo{+|aFz85Yqzf?#DUcZI46@1N-
zd6>f7p*gcnVJO4Lv%(~Wmfwde7v5K>kMD*2tDIt46o0S&>aAF8=5_IFkzxVsw8_81
z6?6Id9Qjv{VpchB|LcQd`YX=U?>dSpCoRka6%)6QU{))}*%~lMDn?H#V9rsD=)&Jq
zzuzc4Dz1n8r;1|G+u6*$6#Y+iV)j%hcN8(NP$(R1@1MPj-cz?QUsCkwzL@!oqHC4z
zkpI?Hbox-7xwoSInM=&m6>Va<-Cu{IrSAgfXhpLbotcj*8u$FeoUdq5Esy!1qE0~w
z<bU-PHP3Ut|MgZ><M-dm|0XLc`@Ln>D=K&%U=C4~<@2=izeGjpn!K+5ol=zeQkMC#
z!sX&s=HKpr#`E|^)!e_AJ<8n9{o@JFOVI%L*Or^i)7+oBv0p_R_xrEkF$cKcjN#*1
z(N_1%lR0ihsqSYh@p>!Dbw6>M>!;|Bd$z>+FM8{Ks0SaPivGE$e29natmvK)$8m8s
za^E%MAaiH;ZPneGmF^qQ=P-|QU+>R#>YV8w)aN|&GI#$kW0=kEHhy2d>|E)tKCz!U
z)P1g7CUcbg#2AjhbC0`6rBlrN-4znY*_q|u=>z-a%yn-zgMVi@FSyq{f1mk=d)YpZ
zneX@cGyXL5lRi(~E;GOCbG8!u>3rWO<--H!&wVzYf6Dy5k8S+__ZRl@sC1Y4PoJ9S
zpE3XIeYVm)W@m4YO84RG;?mc}#YO3KIvGWbzl`6EpNy}J0>)d$b4EVnHscE83<Hcq
zj3mZR#zsakLt<zd^BI#ELl`|7tr)c!C6&&iZ;U65ON=9o-HcF%jj@0+iotz~8Zk;K
zo&P>Ct}_lZwlS77xZS^@jCPFjO6Om0^Owi_yN|J!;l&un;CcVLDxH6LzCYQFNCw;Y
zXE>v|()s%z<0gas`0dY_%IL@_p>+Pb%}8XhPrt@6nkt=z9GAjeMi^rr!%gY@$?^Mn
zk+Frbkipx2a4dhEW~^uMm_NAhcaG)v{R}gM7(B-}j^(#C3?BbmHKp?_+wzrd{5pkE
zTj~6Ahryq}a4f%6S2{mmWvpYcZ=X3fpK=%+w@=-b&Vr8&j%9%-qlVJ?@dCq-(NpRC
z@SYLFn84tE?=u-o8TFLTciirsox!nudylb-!Q;Jo%HX-)^j11wKWFgYuX`z-uQ-;k
zRx{Yomu%llnbAV&d~uH9&0s&CXE50BXB>xToU>=_@6$&NZu_*M()omQ@no9P`M8h~
z&giUkK4Lo_En*Z?I`cV}`CXOHhrI3Ke5LcjA4VvnmC||tC}XVBdG7_o!YHqF-i>B-
zQabM(XYjt;Y~yW>(s`?hv4&Ac>AcCYx!FbOym5@dwR8PCV}{asjmNpBRywbKXK);@
za$c^me^)9hotMKHwUo|FY|o_zO6SGxj3!Fwg`Et}>3Qb!{P`SjKgaveZe?)$Gu-b?
zC8hH;k8|2p={)67I`e)oI6k>A88em6lQ$Tg#}i<5Q#y0v8Jv&f9OvV_E}>I8k8uu;
zjaNF4o?x);*_^{{wkyk~bRK!l;CyCs|ID^Z=V6Xx2K$@AF+6mc(NpO>$Z<Ky^QUvJ
z5Ae1FJWtvtrE@>WbHAt3nac4>Wj|8<mCk+77z32fWcDeU=TGAOiCK)=O6Oi5r89y1
zC-6M+E0oSX`HUV)=k5@tGmia<6G~?+&%f&}L#cG`<iB^YeLLKh&KUM*`(p;zOSGTT
zx$PQ*=Zw-Som+YStre8cEz_0G&3ly2O<x(@Ka%6N@j8QJ8nIC64Bw}8hH?DDc%BVx
zYv@@9$6-CkCL~hnT*r00j@z!CrF5>@p>zgw{)2grpgBtC>KLUn@DYReui}~u*r;@_
zWE)m;{}o&Z{yd%^*W+@||MCt>r!OB{<S3<6;x<wl<^LEu$1u5)HVntMosDgO!M(Au
z$wnL7$;P(rY&4#XZDefQw%yb2p09q?bxyr_UQ~6T(&=uxEo|PpK+{dpe{Q6SBKq6)
zMKoO#{p+g0z7i)&Gny_>q3M#y*+tRcF1XWlUi7Q;-D&z)=${j9a`ppFXGA_v7m6Y<
zPKmZSDdIkHpQhs?_G6JW9jy~Ze0Gn_rRlKX9lA}^L0y^-_|UXJm!^G9q70#FufW_R
zV%dF-rd=Y}|Jc#AQ|RvyZLvf6vV8ze+h)+TReaC=eTb$lH)z`Yj;6mv44Z@x8)IqO
zApBS_6Qu)9>ju%ZR>ZzW#I<?@O{+v4E6>oh;ucNIMO!QrIbLc+(-K>n7JJb2XAn(@
z{;){oV_`l`3q-rmuczsM3Yz8#ALq5EX|BMX)0L*#J!zWNho+hRX__&Rrs=}gw81n@
z6>&@v*U6$jNzf+>{sbX6z6VX?MB9uN`eQ`j9VPHa%4r%Qax=V)reUIO|45~2Xf#bj
z0%;oTPSYS8ng$xuG~hE${h!g)PsH2zG);Z>(A0Z9O}#|EdQPONhsaBJ(WYHRTXzwD
zcNQ3(gnmb3nmW9pslCW&JJDy_uBNHYG@4rXqp78qrWPVs%|)MUW`nlr16u86w3;1g
z)&E1Q8iZD%K`YNfEAv7t{fV~m23m>WH_Sp?-ve!JHQJgmwAIFFtL~t!6ugRQXv^E9
zEzLt);)b^P4cel^XbS~qK^L@n`Dk-p(B?cto4pHd)<m=!!cKY=+B6-ssi)DV%txCn
zFcOo|CK#cOKZiC>=*PB38y$l->Kod~gJ>hhqYbM^8|scW<R04K<!FOCq74u-{vXl$
zZAa@n0Ihc>S}$F+zxSc_9E#RG2d$f^yY5EoBKS_JXdOSHb=ZW~z7ty85VSV;(OL^X
zEG1|ytk9Z^7|aHuHHk<2OZaZQ5UruGZD4{{e<xZ!p{L`G_UFH7e+)zWO~`!}82^cU
zd=~aTy+->{#PGfZ?K|PyThP8PNBc_HeYptjb3uRh7VXnHXdh>zee@XZ!wG2b$D+L_
z+U0J4w6{e&+}e-!W(%~}Mb58@c&`+py)0xejYKQ{`%ZiQ0NQg+XwUvYduA@$QweBK
zo<)129ol1tXpf4R4kw~LB=UT)CEESp(e9gyc25x6-T$EdN3`kA2WWTnM!U@v?bdl{
zw}hkJybJB73bY$<pxq$aX5D{i*9x1f?a{6hxmY3k!ScV+E)~8nIga+vI<yGcMZ(tw
z&(Y5BhIZZ;v~xwjnr(n~)+n?y%+XGth<2(C+9|?^Ndjx)bhP6g(2f&%8)Jud^klRn
zMgB*OLp$sj+CM~Yhlsv7xDVQa@6ZltkG7xiSNvbCw)X|JJxkH{*oU^8h_UNxw4FuH
zIti=}B46$MqHX&eZEGRh>J-`*8EBiYLDS@pMmrXb`ZF3;3p9#zXk_VVq$|)!?9em}
zKvVY+O-&`5>c7!c{zg+V0!`U-G$l1?iUqCE4NbuyG<kQ?<m98tUWO*~7n+PVXwr_N
zNeM=iJPJ*sz=_X86SoLW%nvkCQZ$j9(S%!}2@|p*`_Tjme*(Ls@jrpa*B6aXA2eR4
z(Rliy@#u}lP0(Gu&^UKP<9HB_y(1dCR%mR5A6CX_EE>?5FGgef7R|3rG{)o57+yxB
zFR=7FqS4uk=7%1dZ>4CyPDS(O8e+*8%|~JX{aQ3{-=le*gyvO$G%xm`d8Uu%iHPa(
zNHh<Rpt&#Nx?6<ij;P-f_HPLOwQMw32co&W9nHlLXwFBW`L`{av%-(lH_)7PKy$nt
z&9UKVj_g2l=na|!foS&0(d?asX7_$H|9nKVBM8kl8Jex4J+|yb^Owl+Mv>d~C1}=(
z*w-vUvr4qj3X!{IA!wG=qggES&I&XO1%3WkH1kB9bA<ftE@)=XL^J&#G*d;pOg2I@
zQRs{pevIpcX3S(Xqc)-$@h_TT@6ZgjMKd@W%|Ox413IATHwI0grD%HXL(@aV(Csst
zE<&bLD4GtU4cjTuv=wd8TFA8&?b&<_>ZaqUHMdc#-lJ9+qn5d%ZVW@+kdC^p0(FfF
zb#+J7mHkndk40TN8+Gwg)P);S=kG$DdlYr{dDNLVQKvsfo%#lK@)y*Jx~SuSp^mjg
z9c_;~(gk(6C+bii)WQC!1A|cehoJTqw!Fhp{}#nV6gN?K5p*ZPcMx)RLf%H`SqZ-^
z98jBCp*Ar=ZLEjd@ITc0Z&B+$LH$$2@ckm{uOgl=dr*J+3-yQPsNc;&{boGsSA$T$
z=#2WQ2KD1A)DJUJ-;Y3j*B$k3Q`9#<p}u|(_0?0TFK<JAaWU%i6HuS)h5EG6Ia!4I
zcqHnhj;IfRLw)cL>ivgM?_Gs@_e9kHbVa?r4)xXq)LWcT|MeO5#>=SJZ$-U!ChFBa
zP_L*(y(|j#5_8mlK1RK0Kk5bZQU9+u>N(Y@XNkCHh`6R*MLlH$>PaI}k5{4|8-seZ
zXq%DOP!C^=`i~)~2Mer$eyIC@K;8Es>fX~)_iT>3TP*4>I;cB|I68>f+qFd9TIjd@
zj=K3_R85mnsb#2?KB(kRQAszTlJrJZmyW7NA63;6R2Ab;l~$rEwnbHV0agACR5=n<
zS<a|3E~84Di7L4PRiZsAF=kiAPCyk^f-1rYRoGrsA^lMW#-s9oh01psDlauEPbXCF
zr%<^LL*<l=%Hbs{yFXD`3mi*RROUNTnRY~F{2P_w8C3d%QRzgX`f&@@xACaHq@w!t
z7}bYqsNQCwdi@;LOX1fuasNcb@n|Zl`$FdKJyf^Hpt>P+uU$lSr5~z`UZ})#Ms=<g
zs?);O$<?TiRiHW|{5v!e)&59SdxdYi+oRek_}iDG`a2KR<~yi1iCESP-`9#fttv&e
z;y$Wn15hn?K!w0rkc;YnS5VCrzRwc*n;~*DH5Aq4U8p8hp&EA=)tK(6MjD_RE_@&A
zhidRfR0Fb6^%FLG%Te_dadq#8s>@GQokpW-Z-=Vw|4_B^N7Z5t%BFafnw=<>IVj~v
zP>MOMvf&)c+6I)>S5Q_cP?p_9S*%7`cpGJ&7G;jOW{P^cpr;6al8}oR^07iMO6W%j
zoKS%mEN}w^zMrt;?T_;J|4_Qyp>!RM(&;Bkhi)isAEUIAqqI1MQp`D&zc!*Y^h2pX
z4W*6&${*cPe!YwGb2ZA3yHLIhMfqkX%9r{mpLaz0MA&|qi}L<zly@9Z-Wq`N`U8|#
z%1~YsSm&Klo)fgwcTk?lM|o^H%EM+T4|YJg?=;HYQ7HeJgmU|9lz&&E+$?<EDERAJ
zqg-<k<w|dq%Z2`u%P7ToSh;X4%KzO*IVT<Etm!DHKSw!5*q<~T<@lE<$B6q;!oT6q
zP!7#NIapv15dQa#McI28${y!YcJ)Qsxhu*Jdr-EuMA=Hj-(nexrgtdR87P#aQON#9
zA#q1h-vUL=8WfcuP?V*iC>e^P@Cb@L3l!NkC^BcDNV|d}S;!`+P{b`n5q$?mgg1&%
zEs9`K54efKSMa@LC_II{o4|IqMBz}3!tM_g*8iZe_=v(Z62-4pC=BPL(7S-*rx}WG
z*(m<&f#TCj6z^}Kcw>X&WiE>6g7#!7iiej_+%raTI}ydrmME@GLveW@iVLq$oO44V
z=0b{-T~QqSABw|=Q5<-KVy`QTT{$RrwnedRGKwvKqu3;{*XyBJ6NqAEDT?KtP%N2(
zg1=BKxQJrjCls@tP|Of^rZ%9MEbLF1iel^r6r)a|82%K+P$LwBMBM#TQS_-t(W@hh
z?juojS%9LWu+i=$iq`j0wD^KttZT{DzQ`4c$fYI78<fcFIw7wfjJ#qp@=}l&Z9tyC
z2YJqE<e4{+r#(fU{0Vu2K63Hwkw>{85BEbJ5{^7D0l8l$a_>Uqo)yU5>XAFkkvnLR
z+qFP$-3GZu2jr%mksEhIZqNg{ZcpStdLjQR%4c!^LD1fINB*h{a?!WtPud}W*b4dG
zCgit-f7d0*uT&wwSd9GN9OP$`k)Mo4ek>6AVGra7Y?1FZM!xGS@*S^`Z@r6r^LgYO
z4<TRoH}ciXkgu4DeCbH!e+pX*n<JlBjeK?n@);q>r#d2^q>Fs~bL3+#A|JUM`LN~4
zhfG2~us8C)YUI80k#`S8-o+Yu#}CNcT|wS@C-N2xkTnfKrf!Bzo`<Z_4_UndvYLCy
zD)%8PTZpW90J3};vYZ5DnYPH%ULZ?8j4WXhve>@JB5RR_g(3^qLl$raneRGeUc-^O
z3mumTWR8MvcM+NOa%2`l-lPnfkq0t;fur*evhU-NeG#%BgOI)ZfK03v$X-l9_C(Mg
z`Xjsd3fb*#$ZiZpcBKT_Md8E0!p<4t+sT&5j)ox<V=>wO&B*rjLAEmu*|wj^w(Lc=
zN$9N0MYdWW*$RQXRK!XavIReo&D()&b}wYpW06e}HYTn_Hm*6cQNp+3myiveh-_dX
zvVKCgx4`bv4p|p3WF0RcYd0EMt8`?|UnAB2iBwsKRAz)!vIS{fOQcnfNXri*E$N1|
zz#D1qDWqBbkfsG9O+JS-VF1z?aUXdGX;>emK|V<Rk0SNyf>b;grEdQqb#8{#-WaLP
zYNQsGNX1xKYCIjOegaaR%SgZXM*77W>Bp@|-%60a`hfKLRHToikUltp^lodUH}#QT
zn~(HT64LX+?%8%oPYT+xxkwMiAl-ii>24L$o$rxu8-;YUJJOBok*>`}y6OVb<*kq|
z{)}|dXr%vhK{{tSQt?@qPCbNlVlC2fw~>zSfOPm5q(g@x9cYQP-)yA4L_FPBA?+NC
zw8IXhZE}#dJW69z1&!+SG|Htkin(}WorcEhdo)(Gq_N}?jfHJ!%zZ**mbj*gYjP_Z
z;~&x((~QQ5+cbtKX$-tVqi-FJVm{I6UQDCQJ{lcTX|&x$qh%<KX3%KtLZiV%8pX4y
z@p~T{zr3LFgO<j(|I+xffW~KAX?zq+<Net*im_hf4Iy*oF^v}*Xgqg-##7NW9{(SW
zhfQca(4EFTw`klcY;6-ZM2;Fa4x@4Ha~j2eCpIqIM&qBqX<Rs*#(7U^oF!tMzJbQc
z_B2lDMdO$&G>%B2@sGJQ4*E)CKN*d^g-&-T8oTtMQT+d9W1C1CTaH1}^bm<E8;N`_
z63KfcwdF{vmLe(pj-;p_N&YG%*}6#5B}h_MBT3Lf5>tyLav74)FGvDQk@(F+;`IWF
zdpZ)A@kku5Be4lVV%Zys=|Ln$Hc0f8NPezB@>SUQl!4^^C?v1XB6;qD<gpgXgXKu>
zyh3s#9?8{yNG|R{a?SwBsUjrD$09j=63KomB)hAT?3{vR>p3KU3EcHnNY+e5vO@5e
zm?BwJh-CgBNapN9GDG+`B@W5N4oJp|m`2`0@`n?WK@~{)4@c5_2a@h@kaP|}(q4|F
z%>*PZ_R%2rAR3ebG)Nn1Xc$dH%{Ce;p3qR@OhZ8-4Y@sN$b<&5?$VI>m4?_r8X{|G
z2<uNn&{7)w1l{X14enkvI2Y02(1`|{=`>jEpuyxe4Tc6Z=myd7y^Mzc1n=Wy8s2WA
z;pKT6o(kI!?P<6hOT$fpd95=ImnP8g?<yKjAEx2>JsJ-GpkcoY4ZDTR4uP??1r2`<
zpkckRA^xkpVflU<7GI`e;Y%9k>C-UFiH2z*G)zjTVO$jrqqH;(??%IrKWG>*m4-fl
z($Hfg4PExo(BTvfZLZPK;t}=QchoC?QZF^7zTTetY7gqm1E?>Kq&`29`s@tq)AOlM
zE~P%ciu&k!>ceH!2P>)f*HZ7(jC#)&)VsE#-cc0W*3?^yt7%K>jRaj!@V{%Q|03i+
zNU47#^j`>^CneNB$fN#FI`uaasJ{|H{RMyO&$?58(vJG0zo<X>gZjO1ssHC8_1mse
zzxf398+KE_W<B*Q7Ev$81oexCQvbg$)Xx$&rd3csDV6$hLDY|OpnjMx^@E>N-~S@@
zz4ubzeI@msr&8a(AN8$;U(HIW6Z=SYawqB}->9p-LtW)T>PlBoS2&Kk+>X>`R8f}_
zLtTO`bun+Li#SJJ$Oh^HCQ|3qfjSR?;SxxlgFbaOx2Ut&PMyg#>I{XhP9b&QepC1P
z6Ls%TQ}=o)b<g`#_o#-tdqU^dSL&__`X#9Qw+D5ng#0lV>JB}nZlA!}HHNxvQtCDb
zQMchEb!!e#w_-ANi<Q(Z45n`0d+KKGrf%A3>Lv=zv2N6jyhq(1tEd~)mAbyk)b;#H
zU00#kQOL9@r>=z!wc7L4DrZpJ*hp=iE45WusV$pJZJ~@>u?AV2d70YO>C`6FQX6AM
zZNzbELq<~TpF^$pH)=h$Q0vl(TKgbst#4CnK9gGG3TpKYsr|W~+OLB5(U01<0_Wve
zYM*3K``|Sqz0_V8n3oNxJ^vTAXPQxa+?LwId#K&tf!bYe)NVga?UruTZt$db%~5Js
zh<mXHUAyoQwevbsJJXTcssB(ru{pJ4OsO5Qj@lu0)QYv>+CKBB?Vd?(=eyLlA4YAf
z0BV~ZqDI|{8u1*hX;?~4bsjb4cd02JOii9UHCfxJNv)$M@f9_(W2lMnqbB4ZYWy3h
z@qS5-#|UbiJ*ctYM2%H3HD<S{5o5L*J!5Kq%%$c_1T`P_Q1iNmn&<badEA|vdj{0p
znnul4UurIHpyq5QH78F{b3{tbfd|y==|atpZ`AxPus2#$vvxK$E4-;$vXYvG(bUY_
zO3lm+YNj5bW`eLe<`gx<1^$o=)bwwpruS89x+$pXbc33<Dr#EZq*|+_T6vx7Mj6$0
zm#MC-r@Hhk)dl5L=NzRvJ&)?-T~x;<QXRFP>d;`S0~b;4<4m>ZM5<j3sdnf`we@SN
z&6`tgEHL!SsQw{zzC=;|0jgiyQT_Z6svo_h`d%}tZwmY?SyW$GL-iR~s!xoh`tVz-
z_o=Afb%g3|F;s7!NA-Gvy}AR{%Pvq&8rAdvq<Xdq)zdpsJ?T8vW0R;JDddL!q<TOT
z)qM_7-QAz+&LgO9_lWA21ynUHrAlc)RbvxXb$h6)^q{J=4^;&hsLGC_Dt#<fNe`%s
z&7dlBCRHJ?sq!zR%6kD-?jNXfDy7P95mlBSsWK^{O3Z7jbly<)HIJ%KGpKs|h^iM!
zR6Q9*)&0v<-3p}YT2HDj9-!*14OJ&pR2^AK)qbJBE1RnA<EYwvk*f8-saoBds%0Cf
z;xkqM%c5%b2&$%?plYHmRbwPnjhIW-kXuys_o1qHbE>+DSUNtYs!cFeE!t42SwW@z
zF_jI0RMxbhvK%UlZc&-*MrDSC%9JTo#-F4z%9zT~EGh&0Q0cRgN{=U0I(t!RCuFR~
zQ)#-NO2f}o>V#4GRYT>csZ_o_Nac%9R6Y)-@}7*!TVtrax}C}kLida_mB$OHJlu`S
zeG94lN7&dZ^f&oYxweAJmA$E4B79kRoXWZHsGK4EnVduA_%>9Inn>jze^EK`3YC3+
zP}$vw%1-%IwrfqL7;{u;S5cujL51W66*cBml!sAKR6<2wYbr8FP?7Q{74f^Nh`L5a
z=qD-yY^d-KrNTX*3MUm6cD<;uoIr)iQYs8~QX%#aD*k&+#fR@yytbv{SpXFelc~5<
zM#Xg@f4MUi{|=$z)MP4-E~4VVdMb7c{OzZx*eq<U7rLuHP_a~(ibcYoc}`T!^rm8p
zusJ@Cic#rQ{2^=)6nK4Vspu}HqLZ46cFn11*@kj$2g((lDVKDkyru``<-I5`>P>lW
zAIdXCNfsqe)FXRR9@3q1|1Ok!b)?*_E#;0aD7V&7ZYHPPsGf4&3d+9~QvNBE^0x_;
zzX+%Nu^;94Tq(b4Mfnv2%FlnM{Pc6mkKLmD;91J|?5BLkUzBfILivUnl&>C6`7&XL
zW|WJ0Te<kYC>ODmk9VScls@Huyrf*TO?e-o*L^kRou*UXb|B>~T2Q7gr%V=0S-lHo
zRX-^!y-!)e5z4YxQ<gT7vc#^GMb}XlmOxpc6J<W1DD${Pne!IP?50y@*^RPa)s*Q+
zQ1-)&vM-M)d%useSO25zX)ns|3*M~|%C72BcHt^zXEsuHd^BYT)s*dtr)-BQWm|4h
zwqX-xt4C0_R7%;RFv{kAr)=hF%BC!!Y<y?RMrKkr)RM9RHz@19lCo~SDeI6=S!)~0
znq8+<wVYCES4wNsD6KH0wD=UIc{3@^P*IxfPifq9N+UN?8q$kWKOys5mr~b*lsb%}
z)T)G1QwvHBg^tcdO8={*^n(?puTN9@Y&@k8$|${ULg}?blwSOU(leQq9{-QhLz^kx
z+lkU0!IW;fOX-HWl&-3!bg3z&i}q4FPuQ9fPU&R98z+1jQA(-UmnrQp{OHx3(k_ma
zwm(d1tKO7ogD6p4rbIH5lInO$%I;B8IGGYL<|;{hN=f1jN}{tV342CK;B-p7GbwR@
zOo`JZN^FuSF~3EL@d!$E!zlT7j*?HkD0$;X$@ATmJZz%mjv*!2mr)|t2ujWhyc1(7
zITT9C-eZ*PY(vSGUzBWELdmKeN|p+&Mg1t5>qN<njg(9(qh#zuN=6K#WUw<O{nk^`
zqll8uLatp;N?MpxtXV{{EP>+sV-#1aC@y(JasDuhGaV^TSw?YO62*~6DGruW?Dv@B
z-@Pan&zWNTDHL1&rr2aP#ri_#$9{@GS5W-!3dJv)D1Q8m;(OgGzVVIX%L4D58O0|j
zQ+(Ko;(hZd-sw&8-%BXo5KOTc3l}eqpm@=Gis!~qJYy5ZlVT|zE3U&ueXyYSjik7T
zkn1Gm+X}tr-V}+w+#;zHMRijssxYIdco;>w-zm!IK~d6kiej5l6n>SWz)FgI4pQWv
zOp((Xifn|g`80}*j40CWP0`n<6n&6U^!hkOPg5v*u!5pn&J<l8LDBhl6rIvgbo3-e
z`-T3l#T0F|qG(eeiq_nvXjv&m{6*0`cZz2ILD6J^HMWYP5nCu4>_$<)!4&nlPf@2L
zirTKCsJR7&>P{3&&rnz!O`%wuDlB?KVNMl=>1!!W6#SUB6owt9Fu<2W??Dv0U8T?=
zo<i%16q-Jv&>)AxpK~bu@|MDPB@~K1*22f1D7;%v;SDIf^pV1|r4*i+PoY@<DBP1r
z;g0DPZhl1Jx+Dr$j-qh!B?{*UQaHN@g;V!aINpZBktzy@uB5QP(C?W|VV7|fw!27S
z3oi;ZZ77g!prGyx1r^y8i1R}QV(p?J-JXI(DFrd}DG0kuK|lZn-a^)G6$K72D6op8
zK&+7!7_6t@$7>2ci~75c6uekX!J{V>+!6BEn^ACa0R?BSQgF<Hf&-Nl>>f?QwtW<A
z`bxo?SPGW6rGP~g%)3m%3`+_o<x()VHwD85&Y;^A^s%F$TLA?f1+Dc8@|&)buP`IO
zA(i~<w&aVwsQmoH<Y#^$KiP-;*b4F^`jRi^f%!gX$#?%szN0_+)`D)<i+sa{<o^`%
zUtW^`&Vl?F0_Ty2{JX=+zrK?Ei>Jsx^M?Fm_T(Q(Ab(dQ`P=%Cze(6xvz`29SIA%V
znf$qq<WG+yUySYZ$8;or*jVxh3Y%gsli&3^`RzZF-_n{qO)z<~Z1U=)<W+ViuXrSR
zx&I?CeG_?!N63r5L0;$^^85|R`|U)Y*!Rk_OC!&soIGO{d1CJ~@7qA~K8`2v^<46v
zt|agN-{jpqK;GrE<ej@t-igQL9ePLJp6}#sHzw~dVRx-FdCR@YBZ$0tk>t%tAa9bu
z9V2`hRzTjs67qUikk_@Ey!LhEwQL|)(@3sNO0MuVw?dR6QN*54ZkpgF)R7xiO>Rg9
zxqc<&dghbsoK3E6D!JzI<Qheis}o4>e_rIicP96x6}gX%$i4fG-0N@2z4(aSGuOyH
zc81&o`^nw4h1{*n$=x`I+|}dAT{?i=g&oM9tt5A98M)(A$Q>C>?hr?E`{|S0<2AXR
zu9Ms5FuBb(lB1kQj${Nm)t$&GX(T5vi=2!ga+0jb5og76!mg7Ou$LUKrR2DdA;-QW
zITkhK7{`&L>qO4i&*Xf#Le8u0<UE-}&b_|mT$hq_F_D}z4&)qrN6vxM<m_5a&el=n
zY-~o(stj_LIFqyB4LP%qku&vAa>n-~XN15V986AM9df!~B&Xvla#{~2TU$rAJc#W2
zuVh!ABD;7Y*|}ZFPRk)X!H(>xdt`@fB-?KY*&dZ-J9&_8^Neh>zsWWnM)nUu`|L{g
z+XrMnUq|-CK4jm@Ci{vh+5es+`{Zo04{6BW6F~O%=Vbr2f$X(C$zGNserfjy*>m@j
zJzd~TC?I>3G1)_pkllY2+2UD|-RT$EZ4Qy$Y&cnp9I_g8$g0{&R!MKNa^uKKe??Z}
zO0uGxlNI7YmfuCPJSULlR6v%^53<buBFnHHSwFnU`Yd>F$B^|bgRBQ{$-1?KtjmpL
zoiiot#166!wI^%0J6YRKkhQ5FS*t_HT6%@7g(JwC9ZS~K+hmO&N7jfWvIgHHtM7QS
z#94@}4tL0EHHJ)044Ja4WY!HKvpk5*!c$~scPBH&h0M5JWQI498E8bN_X;vyOUbl<
zL8j$IGL56i)ICGy*Un_Vw<7c9S~4G%lX>SUnb$^=dESrAQ+voftRQpmCo*?TA@i>=
zGS?m?bD4_FMS?bW0-4hS$ei#GnImh-9P)(BegnzuZbxRvWn{KWB}03P44H<Ex_4w$
z3?rk^fsE{>WTYgJ5qFS`@H#RA?~>u&nGDzOWY~`(!@`jaW6016C*!}ZWW38E<HZRw
z9@dj_`vw_TTafYZ3o=f2C*#n6Wb7GC#x^4|HVNI;R%9%lO2z_#F?%){Q{2cHH;;_r
zo@5M~PeyNX?JBPAJjiG<mvog2>5Vf<ueK+>bQ0-#=A>tgBt21&^ymSkhkPX6uQTZ$
zk4bmbkZygMbdyTb^$(H$EsgY#8%Tc@K>8Dbb=QjY>qAMu@PYKxtw}#}mGr%(r0>{C
zy2xGn+IgfeGb4RbU()9Yys7o1kKa%Fh)B{03;jOEq<8B|di(37w<sV@y`Hp27t(5m
zkXHJHw7e?PGX5ql(Sx+;KS&FCOqy>wX&xI$b95lhx;JSi*GSV#C+*t;(mv>r_EJOI
z<2|I^@gnWoAkxm?Anjx-X@_T#w&w$B+r-Rv(;CuNn~=7&8EFf4ktWvU(x!AFZR}Cf
zhIx}Vun%dy&XCqQkhHb~NNaYER7D`E4gE>2JVR=cFR3{_NliUMYMd*n5$#D0{D)L8
z3sPN_q}r_})%+`|hQ*}*oJs2E`=q{!BK6q-Qtu0$8+N2#RFQgSIjKkAkh(90)SZ8j
zy7@S%Yi&tgCM9*zLQ>~EAXV%gr;0Il>WIHc9rT&h-l?Q^9Y|`sJ)}0*BSo1@iewlm
zRR>5Z)+Z$=hm^D-q=-3NO2l_k0#iuw?n#R4MpEovl42fAicvFCe*TXX@mWoIV@1l-
zLQ?JzBIU;4q+EPK%4t7R#2QG-zKNvl*iVW$yO6Rbl$50^QWj1oWwxMA`9R9p08)lE
zkTP&2DZRFk()j@?ZR|;I${|_NiRAiuBv%|Ex$r&7SzaWIwaMhz9wdh?AlYBgJ>QV*
z<U+D_Hp!-~N!Fi8^0&<-f4D~SOC6FQ`ICIRnB=SNN&Z*xPHZIk;CYgFeI)sBCz97E
zlDtAf@}Ip(o;QQ!>3@+t;T*{$Uz0r8oa8>iBzMgxxt)gO7X3(4O(#jRjwErWA*uKd
zNjYCgO0^*=E{LS?Op*fXN%Cq(lFML{Y=x}Z3X%-|A?f=Wl0M!gN$jyCiRW0-9Ve2m
z3Y~wGNIFqS(!mCjcDEpDYd4ZM2;G(AN&0gRN%NMHB=!Q5ChR0><ROv<3!FYzNa`xE
z+C3ww`CAf||B=|BOJb!liA5G9X4{gO;zVMs8;N1RNfhUh6UDiyM5jO!t%FE32_{i5
zgv76+ycgw#s6Q0ETLFmQNg(m87m3F_NEB<*i978{+-ybST2m628IZW}JBhPDk|_4O
z62+V$ao9}~2V5Yr=W!A{?Ip4G781mIK!R)`3ANKmC>u#aeqRzY+LIvmsS_eANeId!
z!8?isS1%ImtVl5bL4x6P5`J7I;nQIfUjIeH6QO^190}KYk??O52`9=(I2cdDE>9Bv
zHYQ>HD-u>*B7t2b%w0^vw6P?JKAteVo`iuZB=iz;opniQbD#L8!^F#15MMWj`0{qd
z=a&(m5k`EX8Szn1i4Q(Xyw5V?-G&iwrzPGzop?hR;(vS~{?i%aU#}$oiQwH)5`Q&;
z_<ya4Kk<<GgS&{|HJ$js1?IYJ;+H!Tzvvn9b9NIybt>`WS`t4jnfL+1PR|>}cUnh$
z>p{ec_a5S;zlp1PMO^7W#N~}6E=@{Yd;oC~?}!WBO`O+Q;+z|Z6LXL_(`Ur#ZzfKR
z+v46A68FN2II;g8cWXXzmzxuJCX~3NuZi0yWOno=Zc_$vtM!Oma*(+BqllYPLfk|%
z;zpeyZpe7z`jivb)q=QoqTYNAv5F#M>y3!5*iUTXU}7`Vh)w!LZ1hHALpl)a6G*Jv
z9b)b05NlpTtf48fKlTy(sSmNQB8h$cfY>{8i4}X)v0{%W_V_kp540zC=Wk*+pCfkd
zFk+X+6T9Fcv9o3pJE@S^(I1H&x`f!ib;NelBewlIVw)?7QJN6bu$h<&4Kamg#AIzD
zCP~~!3%VHF#Q4aGanmQpekC#H)x?N3u$Uk7iTRjI%&W)5JRVQX?Py}IoF_({vx+(9
zO3eP9#Ox5KIR5%U%$fznEXgEh{!L<L4j^WtJ29iS6Ej#sOrQ6}be&90+i+r<9U)rL
zjOe-_M2mMOqVuDP&NxPNqM${7B|2yd(O$tsyX+y_rh#bDM$zJYQS?^_qTjC|`gt1B
z4^9((qlxH??}<J=f@m?Pjo!12=&gxFZ#Yc!3Zch+qUUxcda4f5<Hi#`%$4W?ONs6w
z>~-8pbjw1b)Mts3$cd`DPgHSxqO#u;mC~Q67=5Bb#}MUfO_cj|qU_y>vRFWrp)XNC
zmJ#(ags4|*h<X%B)a?yKU5+8@>_(!F#uBwpT(?IPwP`(3t0IV6yqc(a!9-18O4N8C
zqDIUoYM={Iy`~Y>$&#qnqlnb#5-IIVWc6DjOWG2dbBD;3Mj~TR5gD3Cq~A6o-6M!}
zfJiYOi8LBR<d1Jee(FTzD<LcPLLzVPC-QPEk!SxT@~9n=;>>%bID-?pQAOmc<3#?M
zMC80BL{76Na(sUxhd&~6KsAv)cM#dppU74dh){ndLZTv~>JSm)-IR#zsYHnLff3Pa
zB0>%j;S)@R+jt`EUK3$fON7A|BEC5j@u4pfFRl^sAeD%l^N6_km55U^A`WjOVz(0!
zTYC_({u~j@BZ*ivmWbJph!AU_5o7*G#L!Pf^sOeM+e#wZ=@ZdRPPk$d;dN$&muU&l
z-%5D8CE*Fp2#*l=0p^5zY6y4wi*RusHQZQAxXvoVKYt@!oOup^GN14}FA2YrPWZWT
zgde*`_`YDmcl08B(*eR)Srh)Jg7A6E37__k@NpT04<AMNfOCZRa3j29bHZD$CQO{M
z3=?zLu*#u?iSt2WnU;hl))E#qi?E>Ugn4-p=F*HXo27)AJSI#xgs}hG6ZUouVNYKW
zb~l``YoadpBg2kAC2W5XVLMw8_7{Y$zD3w#H^Syg2%A2Iu<<7d8*W6{fGom#_93j}
zM#5S?Mf~Igp$$?(D<=_Jc!<!<Z-gdB6B^Z$(4aYldYvNFS(i}jI6_TY5vn_z&@aab
zee;#jC!vJikrR4#ETQMN6MF11q5B*O-JVD2rY?l8`X8Zx3fZ|I2%YLh=-5(1hxH(|
z{{lk0A0f2;8$z4A5TeK?q`oyF<r4|X-%LpQHA3Qb2nqKm#J_|P&klq*PA0_iFG7qi
z67u6SAs<}{d6`PcLpdS0`Vn$zE+MD46LR<pA-g{j^0xya>tYC5Rzb+Zc7)6tLC7Qs
z8MTv;!Iuc>{hE-@ri8TiC0LV6aAPgOVhtg<cnHDSvj|RJOK|jlf`cy;?EQjZ7hQsF
z><KmrB3L(t;4ftazflqVv=hO12NQgC62a#d5`1hO!TWX*y!`~h8?O?)@-e}@CwPv~
zpJGAq7-xcq3Y&c+2=1ChaNBHxno0<g)e=-AC#bX;LAh-SO6@{WY%hXB`xE3llpwc}
z1lf%x$ZR4(`cnw{I-Q_*GYNV&o1lAh3A#3qpnpX<F3NsUb_kkSrwCdlWd0PgbA`@S
zp*vP!{2{RV3CwN-2x=#6H0wg3ye)yX%?K<}5SUX(U`i>0F*yW=BopWpNuaAAfwnFL
znpzU5r$^v_9|?T>gutiQ3A}rXz^i)*Jhy?sV-UD+3W3{)61cG|fh)8GE~+GOb~=HR
zLkS%1OyCd$0{grsu#3<YbNB%5MgpYs2&f)GKyfDmvKk3U$|4{th=3p~0=zyF;CzDs
z>-_}$T26q@cmh6mCE!&90gsXixaC2>rJn?xzDvMiA+vii0e=rCU|mZBmgW;M-=BaP
z1_VqH{1JNy7&xDRp8W{uAR(YdEdJs>L;w1x_=__;{`m{=Pw#_&Tn+x>T$8__KK}04
z@VDQHzxinV^)>i^O~C)18UD|1<9}~6{?`QkoD%<IQTXrE!+-k){5LMeU+l~HFDk-+
zwhR7~pWr`wEB-@9;@`Ug|IU8+w|;}4W*2^qWAUq$;8*C2U*=2v61U+O`3HUh<@k9z
z;^%k^Kg(tK8Fj+%dm?@xe&F}w0DcdI-t{W{&O6|D;wpXz=Hs`c3BOJL_^o=3-=8b-
zo7*10DG~UMd4=E5b@=ra7+oUqYx5Fc?P`3b?eMJ%!nf!lzFFX#sKz(a72m*%`2L=Z
zuVX2`mWKEm?Z)><Z+t&Q;rrq-z7H1SE6%q0p0~vJ!~uK{^u>3F;BC5(@2c7OiX9K%
zIXd`G*@W+ymiP{F#<$Nge7p3+w{<8!n(O#9j>D%i6`#VV_+-w)C!qkJi1+veEW*d5
z93O`-_*g8#$Dj(IZ(s3wFYcdJ;&bmaKG%fIxng{dy}@VSY<#w5;j`f(J}U&~!WevJ
zUBYKle|$!I;WOv}KD}Du)6o>4mTT}<R^VO#8t?MSc<067opuiIxGs2yTI21z4sX|T
zyltQ1Z8{on-2lA5?8E!D3h&2X@V-3_?@N(*pFWEB;bwU6`iA$G>3FXR$6Jiqyyq$K
z7T@{a<Hq3qhZo-cHsjs31n;)D@M`LYm(&<9@$RRWc=mZ^?Zzvy8n4KEc!~EVygUu?
za-4>jg&$sqoACOUgV*~rcs*0$b?+Ho*Lve6#%Ny0CgHW$9j|T6@LC^@*YX{BEy%}f
z<|(`;NbnjVYz=IMSC3bCb?AXt^KblC4CQz2FMgMf=XZ_`zf)%LJKBZc!T;m8*KdA1
z!*44;ej6|0_m2R6e_Y1z7lHhKAg<R%{rqBnANS?={zd%W?#b_sbNRi(iQkK+@_UvQ
zzbB31_eev24;sYpo?rOgu`9n@Ji}Aj49~i2c$U`UnR^V+lq@`Bw%{2YhNt%;Je?i!
zv>t<}@ee$IcE$7K13X_y@O*F-&+Dmpo?ngUaSuHAkH>TScRV+?$8&|iTUd<etiSP`
z=#S^fDR>V2iD%Dtcy_piXY(996l?IPb;6@`2p-~HEsx|nJfe5v5#)!5*El?!-r->>
z!^3C~9^V7-_#kM{-{5ht9*=9=@Hppz$Fae9?7fG_)_gqHFT-P*2_6gD;4$ME9^*ss
z7(ND%{!j4eR)|NtrMNd4;4anTUcC$VB3InAdg7jV4)=&~+yh48?r|4)`!w9mr{k{w
z68HZKaDO`=_a`55zg>>|<;A$4{tx#<Rk-h3g8OE1zq$hV#o#_y$V@55eau|khX~!?
znYeeJjC-p)xT#`rYZ!`K`B~iZyl_kFgj?)CxP_SE=G};!%M#qI-{5APj@!@CxP3g2
z+Y3+J9<;&j`bOOT{f67IJlyt;$8FmM+}69}w!9f`3s&Mb<27#M6L1^e54Zk%aO-A(
zTiYUBo5tZPJ&kLXEv|)ixMohrHQ^Gj;m)}FHR9?%3s*Z)H+8~Qw;tCoQ*jk%%v>K?
z;(D_b*NdZYJ$V4v13z)yk%H@{9=NVthwGvzxX$vyb)p>Ck<)M;cmmfR`na|iGR?c-
zB436}%?(_NZE?ve#3iXeE|KeT3Al%ghZ8RL#kiOYn*JJG{=0?C8*5x1XW??YGcK1F
z;&SRVF5<kB%g!)dHpy^VH3}Ct<1+gWE|V;98JUdBpys&roQO+@ZMZbQhqK%Q=b8kZ
zi&Z#hkHk4?EzXe_aSr&7vxhIv!ltu%N1Vm^cW1GF=lte6&X09)zU7DW#X_7<wZZw|
zSe$pR!FkguoL9cWd65;)vm$YxSb_7%4mb}ShjWjWIJZB7bF&9H$@Fll_Qa_u1*gn<
zoDw_Z6fqVj|0OuN@5agQGESy%aMCr!>9Y?`uaa?kScTKgRybW4fYXVoIPG77)An6B
zZ8(S1@`pGr_z$NU7C4Rf!f99xPW|$5>e_%)+g3Pgd*RqP3dhQsI2J6!F?|b;aR+b=
zJ%^*uZ5&-*;As6Hj>bkf{;<XIg9nb!gK)eTi{sUF9M2Zwc%%x)-BKL4XmMQI2FE2`
zaGcj0$EgEx95WopA!BgtJqbs#$L-j1HV(@F;ZU~-htkD3<SfG>c?Awpt8fThgM;T<
z930l+U@nTjDF2E28$o|8__u`IMInDu=p7LHI|R-~fwy8h4htvYFmntJ6Nck3d>{_}
zd*jfp3l44DV6V|)FOgzjQH6beA@*tM*vH0V9}<MUw+Hslw%A)4VQ=&w_TOJ%|Nb`i
z&;G^!?m_IYY{CA_GVH}VqW!MX*l+HQy*N)|j|BVK1=vrD!+xX>_5-c3@9_=$_K&e|
zb{;#~9_*@DVOKN*yUfAZCA7sZtPVThbnILMu(Pqm?$<}`e%`?D;{ohm2-*9Su@h%n
z?9M8%JCcRnZh!2ym|(Z&Id+RrV>fprc2lNdH(JOHYQ(N*GIkwYuxtJWTlp1i#TiN4
z;+fcr?;l&SS7RF<gRP$xwr<a`wLOBZ$zp7E24VYAhV6@ZZ0`%+wI|q~+lTGZx!CUM
zj_sB*Y}fc<yZ9@%bI)NrWjVH^2Vy%&;Pni~w!;r>o1eo*z7(69KG+nMVUzhAn}j#m
zgzv}3ZyGjkEwHgkz~+|`Ha{<7^Kl6_FS=uMF9(~e*4UiAiOrE!*zE3&&E`C8Rtwsn
z*RYu*Fei7xW@IWh0}Zk1aSEIEGqG;cU@Z;8y6QF7g@0q6F%avxJgh@avGzHGwaav@
ztz=jmd1C$jF4pgtV*RWQ)_20NzWfsF)9bN5)CKFEF<5VUhxN)$STE{^^-NKp@CNJQ
z>#*+M0qd@zShsnMm1YT64NX{;dt#M$1*_C)SVdQ26=Z_d@BLUg4#3Jh0W1AiSpByQ
ztJi9*9ywxl^CVUmhGBI)1*?6pvDzkZ*2%D1YKhhVgx<8CSd9t6YRGl0dQZfvV>VVT
z-eRd(jAcz7mc@oxW^KkYu{oCEc3ArD!_uuYmNuSP{yKr>&pudw@W=A`IV|rD!178k
zmS@gmd3Yd}|A_m)1btP1EEfrxStqfa*aOSq9$5B2fMvIKShlgnLbDYM@&1HGxgHjI
z%dki(!y@`M7C}?7@JztM;R+V!{jkvUz~akpEM94_c&LlTjYU}en~lY>+gR)!gvH;U
zSghTN#bOy2b3b7r`lZFFXe<Vu#G+>#EZQ4j(QE<c(iF_A&SPHK5%Y9o%;Oef9+HH)
z_ZiHcTVrnd6LZ5En12n&{Ox|sA2(ut>jmZ)hhl!h3G@A{FyEGe`TDb%FKdqZ|2|?q
zZ4~BXTrnRac)ijv?|1@pu?}S>e~wvAKg^0uFcafSGqE;j7Pbj9pDfH=PGV*y#mwjd
zX5Tww_U<cYPe)*O+ZwY=b1*yUi`jwIm~D^8Y{Ng8Ez8Gj{t3*c)nYdGDrQ48nDu^$
zS*LcGwRnxGq6elmUob5mfN7=<rU`#w8fJ*8?<h=NOfa<`i>Z+rrs6#Z(|6{WJ{8y7
zqJC)%rYC=4dSC>m+YK<?Fa*<OKQNu&57TL%Fdf?sQ}LWP?cD~`j`uKauEa!s36tt7
zOp1<Tl97!`{5DKNqcQPWj*0VcOsr;LVrY)Zw;`Ck{fLQp7sce(ZA>oIVRGUyCi_w`
z*|r9gbzYb(oq~xtk8Cov2PUH*U^1uylb(k#X`g^evnBkJ+ViVwD8C9`^D9louh`@K
z3Qppe*J6G-TJy`IKfm-J@#{+szh3X;*TVpQ-I&C$f4}hSXcNEo9OKuP7=Epp!>>Pe
z`8B6Czb2jL*NAw24G^?$Kl#<RImVi!7&nAtTs{fo-1itKOE8YwhH-!!#vTJOw!4Y3
zNhZcR3o!op6XWM<jPLEj_=*R{XZmA&=qkoLlQ7;i9pe>mF<wxC@r+d%k2At}XcNYL
z{=vAD6UHsOV5B&XQH>u)qOFWFFJcrQfl=59jC^ij<Q#{Q)mV%S?_l&b5u>-`FnTQR
zZzf=LVGKscZ(_7J8l$blFj{*Fqs74(&FzQL<dYbU^u%ajM~u4f#z?#yW~fnNC|QGH
z`8N!6OE65Cg<;e~3<F{@^cakx-3bg$oH5jChT+F`7(V}k;oUq8uS~%3^d$@rdSfWw
zvohSc5yR#GVK_er!|9_j9D4>su?KG0ONltPjA8S~7|6mfsP2M6;bsidzhDrXhC#?6
z47~PX;Ant>c>xCcBQf}L1cO&57(6J(;QD9`&K<?z$S(|b3I68c7_8cl!6F?DW~O5>
zp)Ur*wqVfrEe4$<Flf~VedS{GYj2`o?2LY94f+XV(GNR-zR!2`o#WBB>VUqXkokHI
z{Wmt~KPp21<^c51Z$e+J3+eB1M}JE-`fG-v|L0cpXFo%Kq9^*ptI+R16#cG3uJr@-
zR1WCX6`)tz6TR#u=p|l2FI*oz-x%~<H0W7RK+k9gdfy(S_tqXgF}BmY)gHYIv(P)f
zAHBUV&=Y$@dTX-LTig!4In&Uav=hA%0=vHjdR^ntYb{4tJrv#g<>;24MpvxK>L$9N
z8=ir#Uo&)FN1|)J5?!NH=ze>H?pr%_#cz}7-jtwwp%1#p=b*cHJGy^gLwC(rbpLck
zcXl$m6C2ST(G%VN)6ng@5#83O(NR4|r|uUzC4T5+WucQGM<=`|I=++9aao0q)j@O&
zZ=&<{6FOq7s`Draof|^#-$rzfbwX#)2z0j0Lud6ybU1>}|4F*)sH(muic%^frKG3`
z2#82267S9?L=Y53IwVE9JKv+bJ8Us9Km}V76$`rqMaBGCC>CIR@A)m(Ebg6i4u3qD
zz4w`!b6A*yb(-Z^r?ds@WDa2+_xH1o{|Q<~KBHww04=Yi(bBJumYYUsxnPTylOAa4
z3`0v>8d|t}j+VM6w3O^bOV(kuB%MP`#4WU}d4?AEk7!vriWVy&v@nur(N{!^h6Y+@
z>Z4^EgBB4hw2ZSy^AC44b91-NgP~}C5R2w(sc7!aLi4dgH1DfG^Y%J4uWLbb^(HhI
zZbLJB7n<YS(HwdJ&Ax}w>~a*%%TJ)$q8rUdJ!sZGgJ#vUXjbS&vjo?K&!OpeFPetA
z_Vz5A2F{@AP7j*;y3y2g98HIgqG``TG;KM6rp9(OmG44R?lv@~ZbDOZGnxYH(6qW7
zO%8=<TAGC>q@rnIESfY!(WK;$CK-1$iQ1!y-wKT*3>rV_qw%E%8XwI-;|)nPo)<#n
z@liDH|A@vN&(OI3HX3Wrp|R*N8aZufOlU@9SP2^a($VM|jz+uHXk5Gujm9Qu)R~LM
zIkIS+&ixq@U(qQ13=O}pqG9+L8s2V4!$1`p?qr~$FBlCyj%YYUXyEcg!xjlNG>oC4
zY!D4Om(h^YiH4{aG_1`=gJ%dDR@tM$dJ!5(5e*B*qe0^}8fJ3mP1}bCky<p2OG5n*
zPt<<^>Iaoj|9~I$S6`z3?0M85-GTa!Ley^yMt#dt)N}W_^#v19pZ*&4vFA`9ycPA{
zS*UmNM!hWy^=5LYH~5D7c{fl$dk^Ym3s67BAN2x+x=~rwefomBmwl+?HZ0WLNJrgy
zC)AzLLfrvD)a~d;-TDKlt0_WVkq_!P2B=FAL0#xm)cJOy&V}n=?u9xFUDO$I=g+^7
zI+Zrm$)}-C+zxd@vrs$s8MU8JqxN+bY9ITd_Ld%MFOEa)$?K@?+<@A)aMW%zL2cax
z)E3`CZRTdwCPtz*oa^%!Lapmf)Y`2>?czYx8gtib|3a;5FKQLaP%GhrTH#r!`Sk`h
zUpi3pCJ{AH2sO6_QFE~mHQkk{>2g8MuIZ@R_zX35t*9vpMopF$Y7#%ACcG0hT)wGs
zGeV8s7-|-uK#g$*YIJ~_Iee&5IE5Ms4r+vf>R*3Q{pAFz-=v}Xi7~3VabJD03)S5*
zsP586b=x~sZ`_XRI)7A`%s_SK15_tgqdI&!s{Msg?b?HCyA)I})<?AwcdqspRI7TR
zT0s)k;uldZ#6i_B15|x}kE++3QT5mbRktRi>cS~hos2_Or#h;3_M>V;IjU;SQN_)v
zRB^VUD!~<1VG~j1dlXeJp{QD}fGYDoR2inAYW`eQDL+7!Tt2GA7NSaE5S62qs2n0x
zzWfiBkLpo*!vdA(KB4k>6Ds#xqH_BXD%WwJx%r~Xf)A+7;LeFNMP=|CRC-sS(#a5&
zHcwG$nvY6@`KZ*qjY_2yRLaak<>X#ejt@b_Pcc+{IDm>l7gXFIL&eqgs5oneiX$&j
z(VmBjR&`V~T|z}gC@S(Mqat-TDx#O6V(oiWc$T1Il_n~zxZ~XZ_X>R>RH$!7#SHFx
zZhvFN#8j03l|lK}11SG*1<D8hL;0Otl=sa-`KhBQKj?_^T^~`tDIewaTwlpylxM9(
zdEy(ChjUQw&t2=f7v*+~QEu@N<wj8`*A_&%N;AskwNWm17UhDjDC6c7%ZAt}dnJi7
zZfum@ScEcej;rjrJIeOGN7?ptl&up*8MjBJtUwE8=_gPYy9{MPk5J|nf-;AnC|jC`
zGDx9p!A6wL<<6OT6lK$vpls4jl<}=b>9;p1eHV+;r@v8pHy@>!B~aSaj8ZONmG0h+
z(#;D|T7LqirIskox{T5!2b6|CM5(_IN?l)})GiFA7N1dSlz`ItqbOBjqg0+BrDAy~
z6`X{U(NdHQiJ|0WB}yJiq2zikO3q26<XAmQ_Q|4TTLVg3xZf+e@A+JR8h1QqDoO&Y
zP_kMaC9AmWtwm76<fBAi043@ilqmi}iBuv=CVWBhpKufpzd`X^KNLUdNAYbZ6koiG
z;%+MxcXp$=%@D;K+EHAqhT@|2DCSH<F?Ziq96AogK8YxHdXHjTUlg0(MX`Y`iZ!`w
zl=M(6y$!{a<xo7X1V!BZThaR{6mjoqD!S)@qRVGdbb29*4z;3ak2H!l=c1_o8;VNT
zpeXAmijvGw6yA;^e?=6z7NLlH_g0Ywcg*lQisrLWq`U(~a#ARol7S-rw<sKOMB&Gi
zD14!Y!UvToygG`)v;HXL)=mrC^-;*pV-_}zM`3v|3UjWbFvS3cku4|;;QHKyP`Kg>
z3N3X}Xk3RvZSGoCFBHo6pio=|g@XAg82t|gL(5R`at{g~iJ{<n6bgE8px~G;3OXuL
z(E1q#&Gsm$=s-apcRV#51yOw{SgU~o5AOPvFHo?=3<W0ZP@pq{0&dNrKw%#WBqpOk
zC=mH$J;?t&9r>>kkpJi!@^7dk|6C^Wk3B^GK0V}bD?)zrbL3YVAwRDI`KhmvAI%_t
zZ8h>e-XPzekiUfcZ1NiUx-8_+;m%PQM83o#<O>xcZ|pJhK5HZIRVMNt-9p|C736Vi
zXnDuZA#a~F^0oyculXSIDus}j=Y+h}t;mb|g1oh+$nz*e-pYRDadY^2CJD&XIgPwI
zV#rhQK%V$E<OzO8?idTXL;1*kc>}rJ{eSND0Oa=WMeflb$mQN2lG|E<+@|Zut&l}-
zt~YX1wjnq219AfvAlE$wxhuMnYbl6aV;kgZmm^o@7INjebHzN6E3g4MBhQiZNfkLS
zf{^o|4LRKXe$H7f<Q$1a&fX5>Y#BmMqb_pFqLGu$eNW=PM`$C*KLR<fyOFc}Kjc`b
zBgZfRIa-^MGkX9zveS_x>WZB4HOT&P4cQ+=ko|lKvhQ(_efcP|d%hz3(0pX?4n+2*
zjmWNhfb0?pWM|qSJ0TO<p+}JIGlXnsHDueaMz(1+vKL-N_T0b7p0xnk(}IybX&tiu
z-bB_nA!Pk$gsg!uWZm9?tczS<w;-}Q7a?nB5VF=cA*;F%Sp~n4l`#)lv7X2ZDnZuj
z<H%a|4q4Xn$YQLKrI&~-wN_+J=dPFJLzb`>GJm-t^K%|DU+qUGcmJ7rV<IxoEkNcm
zZ)A29A+xm;nN3`Og)lO6b&;9kj?Bm`WUkqTOt)Lev>Qd{;@QYFT8hm1QOH!TL#FI;
zWQsmVCjSI*erkd9VHG&f6TrFG49?|laC)ADb4UoB-5TI*S_V#C1USVN;BfYX6Mq|=
zkZ<7lNQ2{K0FI3_IN+{bPzR1i7dSJx<5I)mOq2xsmp9n2n!&z)7wlu=V7J<UU7ihg
z@^P^Jzk+S23AUjh*s~kJo_qxvKgJ{DnE^8TLXgq54jCJ+A){y<GUD`*;pK-6?ir;F
zz0=5;K7<V68A$)U4C#-Ok>1;i^!6J_Z~TSyoH<C3Sc!C3uHSq!(&t@5y7XtHkCR2(
zJMO<Dz2lFx?gFIk+=I00>qtu<Mp}?G(pDKFjpc^4IVngJ=PKCIBS?L5AE{TrBlXBs
zq;AngYUy&MCI%zbHwUS<8<4t?J7?xiq)vQ?l&}0qd7^-n3wlV|Z;g}|FQnwfA|<K-
zDef&uS=^44`KOU0dmAa^Un2SacO>5vMskldl6R>hxpo1P+2%+NUV&r>Pb71BHCZhd
z$r2ez;_hdXURELLS__hnY(>(R-AF1ufTYBuNb)^}B-?XHTG)rAnb(lS%_Srb-$ml%
z`$#<h5Q+Qxk=V?&T&_iO&Fv8qEgm3I>mCwiZX<Er4J5p~f`mI4kkEYw2|G_9fm`QK
zNbf*G;0`3%Z$yGgJrY#QkRX<W_>pA94@MyViXY++IU|14Qp6Xt5FbAu@!m5Lzf>IY
z`h19={t59yPY^eB8F3GfBJS*V#O<v?TmuJjS)qsvb4HxADdJ4$B5tk};-tn9`+E?v
zulo>tV;^F<{1@Arj#%y)z1ZX>i1nX~*yW;#H5fwdtec3PbO145YY_7!4lx%T5wl+(
zF)b2^$^C?w$Sa6(+ld&9T*PSkB1VRVm~qmG{%;7;w=W|4<Yq+gNI`VfDnzHLBRb$O
zqF3BOv{4(Pl`{}6x(ZQ0<{;|n2%;|aA*!<lQR^cRRX~V}nSv;f$B44rjVSFDM9Enr
zihmj+-#<g--93mrm5j(X3q;n4A~O9RA_F%f(mn{0COU{z`GLqOClT>82NBP05OG-y
z5nZ<sv7sIjh3<%mRYZj603w!bM1+nnBIIWyg8w<fKWswyJ#U2fC?dS=5yER45T4<P
z@E~!7+xH>dBoE=LrU;)hg0P?a5%xS3VV7qktm`4dHdG+2a0$X<ej&_rAHtRdAWTON
zVRDxd#?MCR2VI2TeU8vm)d+1{jL_;~gr;vnXrMhpSN=t)@g9V#xFd9m5JG<JN653)
z2<e-EkWTLNdQXHD2qGkU4?;Yg5VH6;Lb&&(g~%>N$hc1kepiFwJ4OgT`53`FI0&v%
zMsR8`f&&5(ykY`^4R;`Twl#u9-XQ2(K7s~R5p>}Ug7*6$sQEX7avKp8xd1_~*AQeL
zjG%e^2%6S{z`qL-_~r@%Zw4Un*e?XORw1xl9f3(F5$NZDK-<>{<nGx6XHG#NxA$o6
z7d@<fbQWuS9kF)rORQ~($J#6btPQQkT5fJ>E$zixbrY=R-q#W^=7@k70|>Ypf`CI`
z5wIx(0mZ@yh$}~cmka`|HXwj|raVA?Hv$Cou;#-dthvX+np3B+hWq)gsXmW2=}WO@
zZ6DTfd&SlmUBwz@JFJ;}75?9s!+)R;{ugcFzyCb^TNcAVw+H^*9u|Ms!|*rPhri|?
z_)k-V-=B@}dm{(G8<p@oHUWNH+3+j<4!^`O`1w489~XE1xM%776bXJp``|mI4BrQJ
z@I508-`z>@t$hn$wkv#tF2HxyBKVrL!dF!azEe2x`SAfh&)nd1=`4IYwc*3vOZemq
zz$YpkK5lp6V?pqlw+%khqVWD32k$oz;eFE--p5+u-8vE8W#RBnya8|D1@N}1gSY-q
zcq_WWTj(gfhUDS(AO&8hAHZw3A-rnq;FU29uONGP+3$gu$wYXmtbvzkH&*|U$LgoC
zSbgydRv%Es>Xr<w&b@=xk@K+HH5;qV9$>YmHdar~f#>i0@O(WFp4Zv%JaQABTU6m$
zk^s;63-I)og{O5eJarGlQ(*!;1)SmWVJkfDeu2j+z+-1IJgV-&BTX3|0TJ-9I}8uQ
z@$gWxg~y~CxDWTk{jmz%&xOLheLvhAe!@MA;2xR{cgG8Gr^#?vTLE|RD!7f@f!m-A
z+%CJqt*a4k>mR_aKn`xvZg6w2hnvM+xM@kjP1+u=e@o%|<`P_Q3c~f6DO|Uv!nL#u
zt_h#u>Z1<Vr9N=gYk;f5b+`%&!{s9bmwT~rIkgimJD<R%S`seYx|>TtGF<F-!(|cI
zrz8%SNoH^!j)8OkW;plWgme2iI5+6PInxWyAti8jI09$ZOE}MwfU_6_r=LM^dR7gm
zODEuT;1!(KiNPt)5KfUkaB|Iuli6N4&AkIBsZluoo(0EOmT<fl49CNzaNN`Z$D&(s
zjQs}3)iQ8gVgyHRH#o|sz>(YI;PBrOINZ7ihvVPjuuTdM<+^Z4S`G)_5IET6!a;u{
z9Ht+GgWw&k`uGW}?oYs~9wn@5Gs3Fsl~|P)gjE3<SY=m(Rg2oNYF0N^aXHNX%Ny7~
z8iRfB6xi=of_=R{>^X~JAM6DCRcm3-)vER?xv&?l#metnuySA@R$l1F%6*ryvgtln
zX1~D7upz8;8pBEmVx_tmR!YcW#prCT7@Uh0m-Vos%NQ%xn_)%16;?zo#|k$GtT1=Q
z3QbR}nCb(&-)ms^DiC(u&%*9-DC{<c!>%X-cClRZ<eDYd=5u{A+%djjEPoq_<u})0
z`7s|X-|C6wrLI`ctzj<rUXJC~R#>iUhUN0cSkAAHW$!hy?9OZ~J1K`{+r_c0LI}%}
zeqovKXDqXMiDmi^v26MkEaUdd*?v3#+k36BJyj3eodvM1N``G}Fl^Vj!FIVdYz-E{
zcBU$9CrH8OGaqaoe1Hu%{%m&j!ltGJHtEf<S(^)+6_KzpbcKzQ8Ehua#nNF(EPXVB
zrDvaF>7H{~TDKcZ*;QB?l!&GF9$0D&ELB#<(#b-w{`v;ik1xUc+-_L6m%_Rs0@j&!
zuny6JwSy?EP2Ry;g*(pe@3Z=z3#$QNSY04k?URF5<2P7kU58a@8>}32V8yJ4)f@v@
ziA}+hAFr_F=}9cPSc@h5L$RdU3`=rkuq5m~mN@lb332^uL0BTrg5}5*SU!6O%S-!V
zc_0UtEsn6vRfT2vS6Diqg(a$CsqPC)32iJM`HjWTFJf_D9Ts=`Vez{8Se!e8#Sv$)
znA<<Q*wh7!HD+P4#9LU5?t{f(GAu5e!lFwU7VECUBCi@2k#4YXodFBe=djS&1`Ej$
zn2%|}eDD*@xlOy~U9m7<zX0ZW-(Viu1#{PUn42wxxyCTeCHKQ@EDB~Xv|x7mKbUoG
zhuM06nB~uaS>ywlxz@nU%noLAC%{ay2c}~wFnys1Q|?^Tu1zpq?+Vj=F_=d7!qk;J
zW~L2OjTbPLYyifV0fT?JO~d<vt~J1VX&~=B5SawHY5=AW0F44bauI0s6=<*qblDu#
z`3c0$6H}fwDB>%~Wdq362Bgk?mRJvF)Edn5&tSM`SeQ<8FfIRq$*lwvVF<?g2^i#n
zQP%(?eif{dSg^R~6j+yzfpx$OtQJ17a<+gKZV8stE3haZEHyQ-#LmOyXCO?T3Blyz
zR+#L!fJxI+m}F<bBupMAj)!2vIKV{pBTS|g!uW>@j0aA__<{?JJ3hm>k?YHv4dalb
zFm|wqvB?`4b8{%hqSIjXtqn#`0HbraVbmT3qxxSk;#9yWSQ$q4T`)4Xg3;^;FcJxY
z;qWL7xqW_yy$Ueg(+0yjBN%3!hhd--3|9=o&@c*yvwp*HVj&iNnTACVH)7ElO)T1V
z5Q}O|u_)~#76q)rqUDdU$iN?qX1v29;aC`a8im1q4h(vPV6d|U22~O;NU4K?zdQ_V
z*TZ0e5)7tqg#q`z*M%Q;V&Pp)EIhdz3%6@wVfh{`OyYj`;l3~B`gPl|P+lDi$8W=e
zcgk3BYa<pMSHyy?jaX1R6$|3avA}B*7A(oZg86^2Kqe9Te}|y|CK&qHpF#hK8}v6_
zhklV2^kYsy-$Nhz7CWFnPZ9c4tDyH=2zoD5pm*g1^bYz!Z~ZOk<y%58@*wnF)u3nE
z06mR~(341l?#LVHK6iocrC#VBSODGTP0-B|gKk(FbRD^4j3abaPeFHzCUm~nL1%yu
zI_E>6(|!v&4J_zzTA>px3LX1+=os}wXSM}&CbdC(SRC4q5}<wN5wv%kLc3-ww9_X*
zJ0KL=%dbJ(Ko{CGYM?Fj4f8*_VE(<sn14zZ^LHd;e#L#vPd3DS-+Ihn${p8pz<l|A
zn9r><YP}1E)~)l<I<5>Yu2#}2c?hle1<>NwCA2KxLTkP`w4|Fc@6T7vd%X<vu5HD<
zLt~i7Jts1+U?=89{lz>tN6a&8!#oY{v!nwwN4G=s`4}|&?4Zf5>uEL*Lo>$`n%sUd
zP3~u)$rwRXwGf)34>0$;I_5q}#N2b|Ft>dw=GOaRF1rJB1Ak-g%B7fVSc|!{o?-4p
zEog9i^E4iuhQ{g1&}egpM%6}Wq`ZNKzb-UvlcAyC1C8kupdqjV>hEize!Cy)CzPPx
z8VL2$T~Lo7g1XlNsB?Sr)aM_Ay7V8Y{WXQ!>nx~UI}5eLf>7JI1Zo9&P>VVTH8&xs
znOQ<jBL`{{r!j}yA2{bZVa}yg%-Me!bDF+lPPPu_aQn38IBdrpljoSDG97a!J45wr
zIaK>ELbZ1sRQDJ|wKfK-={uns@C>SUGEg<JgX)YNs0tl{%EymTxu*=3Zda&mFM&#V
zH&hb8K*dKDD%M<|P7zdOk3og+1C-w?LivUrl#gUUdD9*!7e0n^%w#CL8$;PV2+DKo
zpe%U?vqy(8dvH2t_btWj196z$yb-gr`!GB78)iGs#B3JVuM&gVlbfOR^(>V7-$SW)
zDwOt^K&jRbO6i4A3TTJY@;gvkI0mH|v!Eoj7_&YGW7geL%sSbDS=(-5R@ryVN|ePc
zZ)41|^299dbj*@jkC}f@V&>~7n0f6FW*%0=%#AF}Ebze0sASA^t;bB$PRvxlftlhT
zF=J#BW;~mN85hkkW1lBxG$vw3W+i3>@4^iGvzTG@1T&PrW5y&gD1K3c;zNSsX=f<5
zg+s9_8;U87Q1okuqRm+->OFv>{6{GAkH_?P(wKfr1JjSOFn!AkOfUAu^w?NT_sGR`
zi#kl#+>Yr|hoCTa9twl^pwRaU3J1PHp+x`+Ig(Han*{|&Ehw;zp`c;~g~<+(|LP6-
z{!qxDO@RFFOvu+1L!O&kmS3|0^2>HWe!)J-Pd^HIfzyzCe+hE8Z$R$&1ITS1fLzHd
z$i=;foablAE&c(yd1H{9#s}Ho0+4+<0kT&_Alo$svg;%un=1v`@M(~Bl7TEE3t3e;
z$coBA<{Q@@bFEhvGJ9koQ!5Rb^r?^ukc7-~amXwbg^c1P$OsBS`onlg-~I#X<0FvX
z`W4b8pCBFg7Sf)BkY4;4((~>@dg?Vy`*j}EUUXv`x0iZa=Uz-}*@kI3EtnQog=vlj
zn8wP$G?iFPn;e9xUsq#lzdfd&U5u&Reah4tO-xOjfvIc6F?HE^Ox6F2sR}PKmH#fJ
z-kpQgtwWGHwhdBS>L68|3#r&RNO|}{%3>v?Gzn5tnvfimh2)?hB)R8}CHFsuWYa}R
zW_3a`WCJ8u6+zNC4wAFIAUVkj5?^#6@lXyDr^i8J=UYfr-hf2%5lHxMgao%HA)y-%
z2{{Kyj5CBdH&(=NjEDH)*AVC4D<fXe4)LgJh`T00+|&)?+`X%~xFW=U{Ds)SQ;41K
zfmr)yh}CC9jO`DxKy!$#m<_Q-;~+L;0AfNXG38?mrrb@&l#?!)vTXsTl!;?X{0B@~
zeF0M}w_=JG8&jsaL-hATh`tnq=;gN%?K}<9mS%|N#6gtX*Cpzx3Q?2a5LLbnQITDk
zJe-BekK8c%j5a3k62#=HhnSqwj>&#Gm~7*U$$IlJS)LD*$K8eqw>B$sBN-w`mO*6G
z42TpAK_sdNBCb^sG4+Rtx;{k2`7!CoEle8Nj7jICF{#}Ylj^5nQbs=}t!=|3yCh69
zu*9Sp5|||T1QS2BVd9;5Oyu^<Ol+Nui6!?iF>VtkdWK@+;)R%~`3DoF&SSz@1ttu-
zVgk1wHDUi7Ola!BgsenN2w^Z`l>jCfUBU$J-R=`6IzjleJcRELK={-a2=54jaD^s>
z6F))Ndq0G&;vuZP2*T1M5c+crLa)*xbd?~~^%p|xx*?Ryfl#<9gdDl=tdkH@;f_yc
zL6ECO1RouS;F$yn?$U=~)er<z_CU}t7=kvc5Y&AJLAe$Pj&p&)TS*99zYKxH`4HG>
z3W5Al2t*!$fJ+zzpaOw8k0CIn2K?Wbf&U3V_<N6ne@`^{x%C|Ww8!9IQw{!Q*5KFw
z4St3F;OAe9@$cj@{^nJTKbnd0n-^ew;cJYKZo+uCWf*Vz2jkV-F<#sU<9<qD+`ws!
zJ0F8_?Xxki?k2`%WMbS}9gJH(fN=}UFiw$$aRP6__r4x{w-<x&*k|x<Sr5Kq8}P+^
z2cP>U@R=_MpT<w{No=OSUz+G|&qw-OX-0p2YUr=_Yx?uokp5gPq(AE((x33T^oNy9
ze?%_O??=+~yUm||CwI_q>tFO+)|!63uBKlHAJeZqHTvZgMZZ)I)7V!&8arc6V^w7|
z=6jpQbmeJ`&znZCZK2WiuW2-5E{!r_G&*@NjXWBnkzG18k`hHDOFL*p_7nYlqeVXt
zh0@Qw9rV-b1^rZ=ML)iJ(2p~9^rPxJ{qUPaKXlFM2VW|EzqX&gum6v}N6ez{j5B?o
zTuk2{ouY4TU+G(lI(=K}LEmIc>Feum`g(APzUC>>S0{V=s=}e+;dUB6{g{TUL}=L8
zkcM^E(3igz^yTVt`m*j7eF+z*FDzsFBH~Y<9~RT+od@W1(nI=eJ&r!hsL{}?Wi-?k
zO+z_#G~{rEhGsvePoMwNryeExRAE7%y#49Z{2coDdkcNMe1<+YKckN!f9a#~bow~a
zh(6qRrVrbr=|e&ZeX!h4AEx%u`@x6we*ZAN&k~{c_R92rmNC8iWKZu-uBCUSY4pys
zlHO^y(to2z=)a4X>A!|2^k3i*{kLd5{U;<vZ|^A6+pYTaHrAZpn%mP`32%DyG>qP~
zC)1mZTza#-lHN>jq1W%W)9a)A=yl;SdhL3aUaMWESKn{btKNQkRr8!)`M;%CdLQZ4
zxM6yE{U^QL@QYqX^3h8gPcKCU=|#UVz1TH@UZhN<7fZP&JAnpY3)A31AsWmTph3rR
zG&uVYJ^wsP&rf})=jEU2xz~GouJwwZ{d!8z`X11;rW^Du_#!<s?4f7Ehw16vz4Wwo
zD?N>Cq^A~T^i(p72A;*!Kt~V_usvwNZaEDo5<PjZO;3)^q9;Y-^u+ZqJyH8ekH7cR
z<K9d3xaJT&_TNg6^(yG`xK!%DzLxqo*i(Om3H387)IV929zFa{k9Iz$M@hZ($Z9t|
zlCGkMFO%qD=W2SGZAK4Q&7p@%6Y0UH_w?Z8HF{9Gj~;kd(*w;ox<Bej_b)D>`wdcb
zf9)5#zwid#7igz@w@T>V=3u%PZAte`mFV7-Uv&5JJ-WMlAKgtYrn@$4=&l??civ2+
zI|o0|o!ql@$FZ62C`Z$6?ggQ@dlcw)`4HXqI!m{;8tB%qP`cH}(5)shx)t<{ZY|nR
zw}i6j=ABh^bL(un8S|NLnsw7n@lv`m;6XR`s?&|MuXMxq6y1<7rt5E=>H1+Mx}Nur
zt~+(ob(M6wHf%}PPK(mDiaT`8yM?aJ_oJ)7)#+;A2fEs{pRNWc(p5tfx+?UCuH5ON
zD_gVaN~|SaF&CyQ;uq-hKmlFeYfYEaC(vcv^K@B0m-^mXP~YKk)R%XX`kYdzPsM;P
zefdI{diKzzia@&Ltwfi!9?`{LHFU9WIbCcLq>Dkv>Efa|x+pZ4F5G@f7q-;Vg&149
zV8%xm#5(ExlOQ_3M}f|#UZwLknRH%GkIub*LFW$E(z#qqI_L0>&dqM6-p>xydulxO
zmUU3?YA@=YCqidO57F6+{&coMjLxn-N@o`a&{+X7I&<>~o!R6^XQD*t3>}~|q8@a*
zpPx>*wbAM1m2}$bJDrwprk<B()N|k^^<))NkG&T4%)CygKE~3i6VvEa@gX|p?n<ZB
zN2vQp6Lp_6qVAdp)a{={-Fh<A&DTXIudSk!>ps!Ruo60HqE06#o~0A_edxrtQ92P{
zOD7g<(+SB7bo`kw9d93{;~7<SeED2DuFylr{&S^chd<J>{2V&wEKkQ&+Ue-91s(0V
zM@K6{>8RHqI;vGkM}8^OkxN~4q;Uxy3A{%~41(y0z)w1SE1wQ;mZ8H@t#larbXc^9
z4)w2~Lv8(ZC^?7@S$(BL(i}SYQiKj3sH1~fv*_T;Haa*{pSnIAr>^6c)Kzqay4)P8
zORb+ezxz?=*|*eL9Z8+OU#U|knGXE<LkF&8(Sa5rIuKGw2aG1u0pT**e^;FLZ>^&J
zu~M|(tcLcBPo;fNYG~gcDcYA>Mf+?dXrF93b-Wg(j;<o=$PuQFRXNn5#7FI)QmOsK
zcWN(*rgryt)UFXgdw&ej-gB<Bx8?@z^<PSRb$e(ppCRqJ+D?1csnVX%7TRMhL3<|T
z)9$-tw7WHmcE`S;-R7>eTfC2U4G`_x(?Pq^X45X4YT6|yNNum<sjcf3wdFWd+p1n_
zQ(8bfKW(9%CnacS37dAhzo(rVZnWdaIofefk9O3oryc$iX@_ncZT~w!+pjLA?JWmr
zd+2o9Zj?*gg+J1^yUw(2>q*)ct4iC<N@$zdFtt8$qt@Ns)S9Y7txF53RpujYeYJ|V
zb{?dy*>beiK8?1{9H1>9&1lQ<EwrUrfVQ{=&=$3GwE6oS+I%*THdno*&Ay9iv-TF+
z^k*Dxy6jDxnoiKBV0qfKD1kN!-lC1SwQ1w#BH9@Bk~YGWHi|aUhDTp%Lz^9KNZL*t
ztoUfdG&fp5xR2KFpFrz5KD6HM5Up1frFHN8Y2A?{w5~vm);X`CbzI(V85X6M9v^Bc
z@1zzlVQQJ@PR*mcsrkYmYOY^N%>kRJS^o<)k2j~L>($h>{y8;;>rs<QCN)jGMveDp
zP~)~RYK%KVjTS=GDB(a20~@Jf&wFY}TSN^u+0-C=mFi#1Qhk>n)o1Ufdi(FhZ8@U4
zj|EhB{5sVY%Tk@257nt{r`m5HsrKwbs;x?;TAv=O)fS?f-?miKS3xz6cc>;vj%o}%
zsYYNURo@(>>P@Ot9T`N`OdC~;yrZgz^QdY^I8`O=rK-grsY+@-RXz)+%J$t<nf{I{
zm(8V0`5>xz(@GTw2dN@=7F9TSQiW0@m4CWJ<tN3dyu_Bu-Seniy@$%ak5O6gLMr3N
zLz(XmD${;OrGMn8^s+sbHWgB7P!E+F{G?JrZ7R7HKqZ@+sU-3Sm5?x%OlDE>!)Pkr
z(MrV$52)Bul!~QHspwfO6}4}pqVxw;v`mDG<XKesCV~nNZXj;&3>7-?QK6C!6@2oc
zf)f=~P~1%gZXc*XeLCfTx1s#ANt9pJO8GuFDS!T7%KJT!^7>pUuQ7-60^2EX;Umfu
z5Tx9jI+VN7opK{`D3`UDawpxRoCkcAvt5I7;_WHNBAId|Hd6M$1<Ky@iL%qADcgoc
z*|L6=^{RlfI`>dk)=kP<`Gc}%PN&Qdrj&VX4P_SQQ>M!<%2d5doZ%tjoR%U^#X{nE
zITL4I60yJO61y^%*jk;Gaq%l<tX)7E<6|j({eDU}{zPf_v?wh$n9{^rDRtK~O0}L&
zDKDHUg;P!`(=Sl+k#UslWJF1yqbR9#J0)p6ro?lSl;~$g34c;4p{bn`44zZ`t*I0r
zxrE|H5-D!`4vMq5Pq9yhDK^c3Vr2s;rn8D-R(4bL`}Y)GC`-|*78KPJK~bw4D01X9
zMb^HfNWG~Pag{|8A^sF0R7ByMJ1Cs)P}svU3QL?xVNw<p+P;=TZ3`*n^)3p@zCs~0
zKT`1VDHQBFpMt*HQBXxV1<fm_zzaJmaLqXi<a<tQTmH~mBY6tAvycL!S5SaxFs<2{
zMQbdZ$^Y2_@=xz0f4S%6*Y%V9R!t$_k1FI_WJJDmmXptEU-I#aBk$3C@~&$nZ@pdQ
z#nq=?A(zQZsGnAEeow1uj65GrB+o<{@|02`k9J-1uw}^o^-^-rb|m+i-sE;HnA}`q
z$#po5T+4IGRkM^_&exKQe+xPP-AvBSJIHy_UUIs1fSe)^k(0<Va@>BB94&gtVc;w|
zq@E)One(*jzy(^h;sV*f<61t~l+V-3?p|8yafVj>I7KU}PtXeOBV^atMRtMv$c}#(
zE#I(>mYZy(W%n9sS!@+86DuOyU0Gynl|nXy(PYC8BpZd*wDiy_TIyg$)}L5pU93aa
zYRY7FMw+a=C(@G9F<MghftKh!A<L^*$ui_5Sqkl?#hcgBVs3<4JWL^rgdnnzbRzS;
z=45W8O=hnY$Sg~U%oIP9>5+aibvj4*+)gNMAZTO~^#&99+7t8JkeJ4q#4Hpf*7bM9
z3cEq92?xn!YZIB6W{`2e9~mcElJQh^GU}K_Mz-(C@by(P%x)*cndP+TSR^fSSwRNF
z^U0uGlnmy+qlM=#(n7y&wBS!REokzg1qLkAzbQ-l;lrdq@ha)H?jSw0EYf}KNxI1k
zNq3qk>2$mzon<FT`%Nur=Y)~=EOVNFT$bj$d?c;mGo)4CKw6sNH1E6_&GVm1nt$Gq
zX46s9G$^IHH@#_YgbvM}G>$Y{Z<2=DW>S9~L+Z)qq&`i8)H<G$+OoYg=S>>T$yrKs
zW=WIku|ZOGX(yH8R8lFoA{9+ZQa;yD%6{8v_Md2)-DFI&4fsjv#${3puOX$0o;0gf
zg=U$)qnZ8tX=YLq&74X!qeFmZ*j^;X*JY%b?Ldk%WoY`*hcw-JJt=(gC519&QqXus
z^1a(h-Zz-!e$OSjhIb^lU>C_=4<*?!O_CM<k7Ty&BpC#f^rJZ>oiIq!lACDSUN4$v
zqd-$%-lM6R)ihOc1xX#5L{g5uBss(;$r59dRQpO2XZDbU_gWGkn@Qqz_eq?q|HZCa
zky!9w5)(W~Q#OUu6h@gu?>`{XxN;H|UrdvCjnHJPy(BW|M<Q%#5|O_|lMbfSq*XdJ
z@xvfZEUcx8s#Y}N)Cf)RY$M^H9wb~dnS`~ElTcq62?b6kq4AeVaD6HX8f%cio%<vZ
zoks$q3y6QmGvZ%dM&qBF(D>9hG+w5L#vL%Fadz*B@4tHD%QGiFrT5I=R4wMu{!Hfg
z+dIr}B{k-kYYH<~-p7odpU#Z@31>zY9%p`rPiB5>b!Wam+QEF6{LXx{F=xJJmNUbL
zA2MHtRGBYoQOswrqs&kpKlACzGUk&&4fD~YpZO50%)D<4X5Kw(XWq$vW&T@f#JtT<
zXWpFbVP1b1U|wr2VP35%U|u#~WM15w#Jref!wi}gG0&4OGS50DFi&4EVV=&&W(J&2
zF;7Z<Gmp<2G5uq4Out?`^C<W&^Kg?g^WeTG^FXYYxxeHJb1y@Xx!c8J?!1p>?kMkM
zZo3aKx2mQxH!oT<H~G?-8;d%a>k)&@wQbVO)yLM%)v3wM727uEa@HfJ@2CiK>9YxQ
zNj-$Q=-t3vs5{S`zw(tiFQ~+vW7#piu_?^iwr$LrXE&HLvcH(qE9Wph`74=ICsUa2
zZ(Eq|d40@D|6%4tvjTJcra5zbVi0r8w46Db*vTB(`;a;O@(*)ZQJFd9XvG{X4q>`Z
zmol9r9ZaXrP3A!0S7!f)Y0SR62FyND7p7xzBGaB)$L!sIklFM0HnV5eFtgiLg4tC*
zpJ_X1%k2Ce#Oz#<!|Vv%$ZX$yoZ0r^9<xpSGt+84nc2!#Wwsmyv-yK7vsopY+2m2k
zY^>VEY`A!s*}!+5S-<ENvo7K{)3Qy9X@0EEG*4xiCfij^V^$#3a3qzfA1Y_+)iyJA
zUR_LW?FFXh@<XPE|2<P}{D-NE5o0QM&SEN_>M#{DrcAlrN~SE=hbcWC$&?IdFeP(K
zm}1{1rl?^DQ+VwlQz&$XDPXQK`EmVB-mW)H?(?rquH0WH$6kcVE||t-b<bilzt3ed
zwH7d(HN>zD%9!-68<{l8eM}1HG?Vo4CX?v-oQc0Q#Kal?Wn#9AGSSoInaJ!pO!#L#
zCd`|dkSj}>U=s%>aOY}ft;||xO>P9^H=M}$`ercR*K!#zriAg_RmphB)iZASEsV>z
zjf}JZR>twhc5aoijj`Xen^~!_m$55sXO{iwU~B_An5DNm7;Ce3W=Z>A#!_)NV^Q43
zn2qdUOaoiF8|Y08W3i4g+1JPz&#Yk#OUoF8u|j5Ha2BI~FOAW&jAwKXgfrSo0gP7p
zYDV+7BQrPDmQjCT#;92>VpO~4F)GTlnc0=n%&fm6%*?RAjN-#D%yjEljQqj-jGRgz
zBU5#Pk>+b>rbcXJB>O8F37afN>~IV-WsV;+xn>n3GTw}t7^TAqKbgS@EfZw~j*Kz<
zYHyfvwRagl{xhs!gWjx>ZbR1hW^vYV!fV#hs&3YY`L(S7CWW$Iy)tDDo}R{fy6!FO
zaq<b)L#GPXJzYQ6ZPA6S>u-fvSI*vJUD~*Vbv`YLb=K92)w4i`byDml>*%{q)}iy6
ztj;YfSo_!ttiA4USi1~5Svw>-tgRnyS(`3Nv(~phWi@BEu^Lv#v1*MNR@F2iR@u-s
zR`KO}R>2N$R&LH5R+jfiRz_klD{20BR`jcER_J;$R)AA8%Ug5~%k^vrYgL*tYnlET
zmgT!;ENs5RGIC$d(wBI_ns+gjHHY(sHOnxGCHLtMOKN)#OVoQJOIW&$#dlTG<eP|=
z$(xjgCXe2-Os=_Fn4CVp)a0PS3X`3!jwb7-x|vjDuQtj4;%5?Zy3fRE<4qG*#sd>&
z&jFK3#xISZ>)tkQ|M0{()!~M*bl(f3rDBiRfBE>>zyCzAzyIoIza6t--yb=`KK)aT
zz5RO~JO7&?+iy6YZTR^md*YB&#+{GnGuC}D%<z7<D?{<W8R>W5RHqlco{(<zG9ztp
z@LO8p^YAo{r>|3c2YgdkKYpC@soy;%{o(x-!3VC%MfV;iPrSQ2Dd+aH#L-(piD5TB
zB|NyEoM3iMFuwIlRlLCE*>T>N4#aj{ToNmMzCXt4TwL_}-YHSf&$LA;pSF(lKJ_-D
zuDdk+(n-Crk>iiTRF36^+8osn2|xTIxa3fM(6)oi0#9@auDy1kC*bjZ_L?{Q%=|xf
z2>N~5d&T$jo_e46y92xjcNuuyYZF<0e#f9^=k}8x>$bJHXSHUyt=a1DYQANei{fS@
zr*E4y94~EDbZFi%bye_sF?;=WQ&x<%NZ55Z%P!AsQsy4M(zO|Duvpqz?`|Dj7iTrS
zw%YPa&B4Vf)%_N#)xu_1s|-wID?=btv57fc{+Q)lKEwD+nV(Tf=`KT+k`aTWCAJHf
z7jM#kQuIqNqR2yMtgu@<zff(yL_y8Gh5{kYnfYlNTk?LW&&f-evm<v*RXsObd0Vc;
zY~`FSvo_?I%#_Q%r&yhxI9()LQ9di{yzI}c1ex%xxznC!4o-E-+$4D+(_g|UQ&Vgg
z=f@NU&V|Xvob{8&ILQ-3IBvoZI3#4nQ5QJKk>OY2Od40k;b;G4kFtl@&)8SlUF>>x
zJbO7?DPt((Xa+k2>7(f#>3->AX@}C>Q-7vbrOrt?m|~uMA=xJBe3EHmXQFaKS^U>{
zr?~xbBC*~v?a`yrW>MLZJrQFOI^lj{<)Mc|`h$N5%LVBLE?Mgm;J+r!KiV(aH_|7_
z+skX^YVy?Z5O*7Pz3tNBT;$~AsP8b|{_4v56<&5q%bwY;w{cx6W_4ysyrqi8b@LQ6
zCG=7dBW%)YY-)IaQKW&uf;#;<x?MVE^Dk>TY4*?cRez}#sQN}FaP~_j-<kb0oTpz?
zu#!6=t1rD{nu1iB<T&w|DTAU8B4;M)PuMIhF39HpFy4dj;=jNDzkgfUfB!CG|M_$4
zUo8CkGl@O=yOsU(x7okA82**S9{MH4{xH`5FGgODzG6Qc&163wRs0t(w?-V<SAPz%
zFZ?Y27dyv)oMCtU@M7=%KKd_?HhkA(*MGahF8>z%FQziSZequOW!Ry^5B|lM>#ziS
z`IkLxi!V$6#hTXVOt#WzMfS9zBmd&=_opuzL!Zhr20zXH7lRi*`ez*d@Hb=Ehn9cw
zSoZ!-2K#+XM&$b`|6+5+JL?SYKcdK(|6e9APBSLIJ(fQD);0ajoA3W(_RJfd^p4k8
z($~EX`4_(luUganURk8uy?n}x<#d&o)6>OX97!8_;qou8uMAeF9U9b4+xYz2zZj2x
zE|TW{tS!y_nKduo(<Gkerv7}Yk~%PO`d{qt9^gx@da@xk@d@#8Al3YFTI!s~3aKLf
z$Npi$tw$p%2Ol-2G(9r<hY#KllTyqd%BHA1IQ$PQUf&-{zHq-WdFOqjf4C8HFD2RL
zo<j26yT|`w$eTNVlFr}RkhJZNDGyJQ{BCC_nch}OQoMEUAGX}PH8HXC=B~two6C7P
zlW29LDpC2yf`mWU@BPD^1J|b~lwIpi2)gFS!=D6&t2^SqUbT(CeC5+WEK0v(5bt#P
zVZ7GmjDNWFsPA0d{=Sg7!oDdyjEY-$$u&;o;;-1J7dQRGtD+0<W4$j_#_C@%_=jDO
z&S%B6pI48`I(L<aV=-#y<fBJ>Peotu4dh{3bmZC2XtT2((UNER|KZz#Gxky0r$?e3
zPH+5&bzgdhB71roA}e~#c(@m-b*d_2?378w#qL2K21fXI8${@w90>n?vXF;|;dLka
z!~IU=g=?MA`G<{XkLQM!AJ++UJNAE^{CG?^^zhOC(9EL+Jj@K0Ix-N_f2261^~fR~
zeugYOToL^HFcW<C(0@EE4R$!RI9TrB=b)ztH}G&ZD6DHVNUv*0;EygB9>xY{b#?|W
z>GTT}>6GB%?b_-CQEOce%v>wK{~8Z_12*p04)EVM5HM$71rLYUv~_%56V|bLjaG*v
z50m{n+7J0hw+H*{wkz=P*>C?|wqNvKJwM$&FL+q(+p)*iH*)tMU#;EydARM<wp-38
zXx9~=IlHoW81B8X?VYz*+eUBsHYXmQdsXi|<+XBWf|tn7c|2@ioxP)RHSJjGIkH2T
zhx48h+v7bow$Jkz-1dTp`5w;O96iLhiMn5G?d9RWyGiRJx8bcrZo9X(@wmWk`c_5P
z+gt9r7H_Hg#|tA{gk3r|pLPk{oX+D2=i8gUITvl}a5mi(&f^QGT^nCH`E1<mG;N~~
zk2@SQHav9H-_YRjdV@2MM;z?d-*OngzH(L9`jtFRSv7s#HT$dU%I!1P+41;g<;#|9
zE9+azS1xT?$>W+8yPI#V@M^AEA=d27;~l%GriXS)P3xB5X!7B4&~n|zSIeF??p#*U
z7|!D(+fNPOY}Yp&wO!Vb!Q&>IoedLhT<fpe2-Vl{cxtI{{j8;8b+4_D*X`kPmbG*p
z%j!%Wzg1LiACJGdEr=dV;%ilwDAj!6ahYXO4ck(s#(MF!8c80nEmp1GZgIUj+9I`@
z#p5{h>s7bRQ>xaRt5k*X_|7b`ir-AB^1A7z%5^;MGgYiygx*R)L{!}3@gQ|qL~-*q
zAn}SRJWgbM%J(qB<>{>U^5r~!H2Gcj(WJGk+hkc;C66nO8_O0Lo0bU~y()dc<4q&I
z(hS4<rS^syrK&s*U397B%A&}UO^c?MB=Gpuz`JCYfk5%Mg*%G-c-*?+OL5|Yx?;Np
z#>J{Up4HDPx}`s-XqVolqHG@L>PZwW(CsRktm|6%lE=R~>kAun%nD<)UlcCqaj~{W
z;rRKN3m(spC^*97Wvv4RQCdy~%jW$k(BN_OJmdU9&HnsTn(6uLd3-(hRKELM-+ZIF
z<MU;C+^w-V@2>jGyo2g_d38J<S395Qq86BEs3x2z$K&)l*17$vZ*otn7UXW?@w>|T
z+_fr!xi%`oxmrA~SGLUgHv47H!`V4GCwaWDbULR{$u}oLi7&^IrvYYBj?&EjoCz~i
zvp@0lz>LG$CucZkZ&Uo1UCz@6in`f8)30SOogSX8&(jGCJF|rqtg=4KzsTz6X$JXO
zS^MQqWUZI;$SUIL2idwTe_8#kl`_|}7@n4pnUp0fy(3FV+A{MiPghK1XWpEqkl8c!
zaOOUq#*q4wSt(VPnJJ~28N<^Xl4~-ZB*$egkyw{$$kQI;cQX~mV=~3Xr)2W;bcmQ0
z=iQV+&cGBl=N3<sh#umc5Ov@jnEZ*egQrg>t8r>Y&TxuFyg6Astum>e6Fo_v6Fl)M
z$CsyDCJJ#@P1ww_oxpGw^E8ZbJjYO2oTDeSo1?|kGlGL0WkEJ)rl34Wfv0T*>^V~W
zA2{Ot1sqYH&Kcj$nK0giBQ)+iM}Vh!#%XcJ^IhbO<6FZS$JIZ)uRrWx>@oHT`v?0g
z`wROc`yKl=dyqZAe#pMdzRvDr_p-a$huQnsZR{=VW_C5Zn4QH=W=F9D*{j(OY-={d
z)?=%&71&~I{*3P#Z!`Kcu4VLO9LU(3QJayMk(d#f;gVsMu_$9s#?%b{^v~%7=~vQ^
zrf*NLN#~@8rMsqEq-&?kr3<8eOuL_UI&D{4O<H=|+BCZ~gEYl7!PIxDH&c(KZb;2Z
z4M|;*x*%09<#)=nl-`sbDa9!fDJxU-Q>G<<PrjdgB)Ks;CD}dMI9V=fB<X(A!KB)x
z*d+U;`AL%#-zN4ZZcfZdbWdEED4y^x;atMTgwzDbg!u`=@lWHA#8<`#$D75=#SO)s
zk6RxX7iSYUEB1SAU+l)%_}HbfiZP#KdSe=5LSraKB6={oD>^UQHCiKTG^#JEIVv>D
zBx+LR!^oYHiIGbpr$#)FXpcybu!)cf9}MpZPYbsWmkN6lwlgd)3}F*PZ-usmt_{@=
z`5Dp^QW#<%A{YEDct>z#utCu8pff>*K`Vl$1wIVi5V$5#W9^5v`_{&<H469@&>fH!
zU>P91=Hi;-HOtpb@xSI@;cxFR;dj%o%Fo_U!uPswxv!nCs863yp^uf1fcI%{wl~Xb
z#H-6I+DmKo+tsbBeO4=Y-u0~XwDlD7IOUP-q3{0Qz17{zUB>OYTY;OY>rdBq*Fe`9
zE_Yl?T+E$EoZFoPoaLRaJLNhVJAQK9>gf7Ep3cIps_zZ<ii8S?fJi7MDG1U6A`ME1
zba!{0+;M0S6i`$|ED*)S78_gns&sdEHyC&Ab$|Ch`x(~1aNe2u3=W*f-ycsrE^FUu
zpKEVuw`5mt=Vr%Y`_4ATcArh7O`45{^@w$$^)ah8t6NsCR@*EqEki8%ExuSJT1cAL
zn<tqcH0v@uVWxR(_}H0a`bVdZ79BM;T`;|3YGJZsQfgvtylz}(Y-_Y(RAyvrxNcZx
zXk)NuP-0-IzpQ^nAN==5y&^p$-3i?@x;jS&!L_fd)1i~1BX_v&Fy*kQ_8094ZC<Sx
zTHac$ns+qq4y_z2K4hpdqLHJatlq3nR~J?Lq!yyaq5448L1k5?SVdoXKsjAmPU)vo
zj1up`rw3gWHxxltT%lhfRYCf|w*#RE*yZoZTg%PJ<;$t;Z`hx(pHKFwtdq>L%z2qZ
z(yh`IX#uH9DHq8V$@7wjB$_2i5`6of>~j!b5I-%hELJNPCB`XwSJYf&Oe8}@O8Aqo
zpYW!=m-p)IY2QQHvs>t~ke%R+V2+@iz*m6)0Ve({{5reac9VAV@;%_Q+BLo_W0wSP
z6|X1H8qYZ%7491DaPF-;ukY07>f)ku@$GoH!-{i^GmTT6;|+%^`x1LTyTbPG+XJ_6
z+E%<xb8F+)=&kH*H`xqXyIE<hd@K)HESX1{Q<z1!yxii%G{<z3Np|z6&EA_fHl5p~
z^1t8zBjES{FQBJD#4V5l6b57mbO=ZUhy~mSlki6P`}ZYyuYp@36W$Ad{yO5n|LOoq
z0By%N{>%Zjf*ay3yd&2B<lt+6;=w)P25*X$KeG7BA1-iPEW!I?>Gwx`@%L?@e4My7
z=6`zwnc{Q555T))W@8<n-sl7R25*qbjdS?K28xew1i*V_bVC^**$}{o*Z<+fZ8Et2
z6CYTAg7>dqgm+5sdI;XLZi9EPYrvbObDbG)Uz@<&*6QK?(z13HZ(d8s8`mOn;+Cmj
zJB-(^?Za!<w!ypR$7&1y-|AcZ`)V1yalWj^;h$Gs@sF$e@ZPCf-GRSbS;F6}bmGMA
z^K#`jUb&KwKVPB1JLvI>3I1^90RCWw7v4m7m;3PB%ir)@%N6iGDqBYJ(&YgB+Oh>s
z+)9_01@Vi^oA3)uBk*oIyYvJ<vvd*9UrL5I)X61VJbUR7p0y+b@2RxKNj!P60cR|}
z#EIJqS<J+#i_tiF(FxvJaf_08%pyA;wJ;BFuF!=lJb2+I9<Xo<-e2Ae9=PX%5$?7i
zhZDD$<NPXqe7*;_o&N&wGK={F{MbAlH<|Z?H=6#u5`JW!A3r?z7v5{?b3bsExySgy
zxgwmn-Q?y%aG5z9TyjnW-f<#x%=n(!30z>d9^Q03vsZDh*$kXxHj23KaMoEJe9No^
zzG;>nBW}I5nKo>BrV3k_xe4#SshLD<Y{ml{o-u+qV9yLU);Yb3wN3ZHd$4}`K2|e*
z7W;1+!HC=N)3iDEep(rOGc5q`#Aj0@*yE{RSjE&+cr%tyrC`^m!mw*ocJO|@FeQea
zonpgIPflaREqP+{HI_bEilt1RfOjQ*(iJ05>SOVfGVsO>pIE|zC%Q2IiBIs}be}kl
zIZsfr;}gCZaeG=!9K?=J?8c17|G+!+@c0kx(D-9aWxNR9q;lh-nDn?UCO&=$-lu}&
ztk|xxDQxFhBXO%@Y-6R^ma!A)zp+?&w=R$AqjO_2=+xK_c*72kcA-6^pV0QvJMf;Z
z8>OK?M}5(6qh=^^+rAs+M_-QoMW2og!#nrx$P@JDNHJP6k^*nu!V!D4U_=Ye9T9`~
zZ`$w-${21&>BDbP;uek_K8Z#QC!oQ@?(i=59F{{}hPlz>Lu>FxHXHhe8VyyTx<lvS
zy{tAAh#nlWLiZ1;!P{AMXbUPhIF9ZbtS9bhblc!HlzA`{`8OB?Z|cQCJ!E=N8W|hh
z0q^VXflj1#;1kj?a0el7?Qa7#<img;@_N7w-rWxe1duxen~)p*qwoeV>VJ+D^j}7D
z`_th)p3?7#p#3@sxnB|?Zu5w~1th4i1M%tm0Pl2%zI?>GkBS`Y^MN<JPM;E@(Z`P{
z_5OqRyF~9VM7Z}E!ryy|xaAS{-bjR{*Ma`GR|nqp^S$i!iJk@eP)`TE@!NWC)9ZUq
z(|`0(;l2N^$Bh1>M~VKZM}SV;{$<^x^ef#p^uq4v&<Duw&Y-7uN71ovC+G>pc1zR4
zx;g3oT}#j(aO(O@x9Pe|Kh{+My@JDC0d%!4OS(drD)bFRySC5;J16KooehMCKxghO
zq5bJRL0j&OgMPwjry;GcQ;yc&$wMQ&g&!T@*HOoJ+MAAt&}XRVNTQW@gwn2c*g?<X
zbcZ-CyJH(IwS5ly4~gwnw5axST5x+FjqoB|+I?uY?Z;?l?Ml#>&~D#EQ*9fi$+y))
zk794zRT^JgCXKT#2Kp6$+w`f+ZL-vvHf}26UG%i}QCnNTQ)^ovLLZ~5HHrG7HI(|W
z)ed?Z*ILD?7h1PdPq)lNe<Qi&1C`ctn;O@0no4*bel7k~w-yVkeTypeJq%m6P_>&U
zs4C5k&;!}me4Q%ToI~YqP9*#g>gHw>%38AmWv-czLU<#+O~aJdreBnrrsvQndDoOd
zdDaw7x!>dhJ(EjKvXrw;+?1TgHRzupjn$O+#z&O!#v<sYxHg7U>>7_#jy38)U*%9E
zCq=Pgi6Y(5MR+WfT@Cjs91Z6wTN-fax6C!zlE)e}$-NEYWWsy-RX<PuT;EQ9UH=jK
zFn8(;$R+g%`9ggl^kg#XHON@K2syEy4f-?wb**H#y7y$ex?9kz(XFGA)$9Dp2kI;c
z--awyCrsX1$3kYSorWIHQtdm^L~S{#zcwHGIW@I@q%XA=q&KyyB*NRdUCTncS~EpD
zU(*bIp46I~BzjFADYk|RJs+<cbCN@iD#@Z|FZ6#je@&AVe>IaNf4w8TAQJbld=lF)
zTH>Eye$W>h|D~4L`%5^n`4=nnh(7*oO?>gQDzW0{E$A0r{7FyD{~3^&@zW}i@Q&ht
ziYA8s+?we9V-EUA7C$~F8vMAMc<9Gj=qXA32u>9IVVlVHLks##>p$2NX8&7E82+y-
zf$*B@{;Np%`d?wfoBxua?^OQZ@r29&=_H)_PYQZaSoLZ`LUmt4Samh@qa3S?6U?jA
z67;L1pf@F7ZIB>VEtkMo%}e-H37ftT$1i`ciJ$mh2|cUk@7eMHeNTw5`tAw+t2^J7
z;;()ej6eIGDW34M@NZ4=iQnGFhkYxDzLvu`TD;k}fOy?+R?y>;{U#PK{B2u2&({U$
zcm4kQId1N2McnY$!Z^bFs{I-s_xY=1+{>@J&<891${knuWj*fXmqF->k-j{S3;%L0
z&gaVs=#QCw@r={`ax_l$ixT0L#qIsFC64>^R2<9a7U-Kzf4&_%@VOwi<ueLBw5rc`
zu}?p1$KLuZ3H`LwpH^biKlR1ZKm7;2wSZ5TV_iOF##(-ggFc)3CzIIypAN<fe-b1-
zw^-JXlQHWbn`5RwRzd%*`C~!Me;?79cOQde2rusD$HOrfKT5^qe&m9_9QngQO!$YN
zG2S1ZLyzw0hZ8Y}KP1E){NP3Sbuqg?sKjjlus8be2i9o9yBmJr9^L-_Q}oaG_o0vX
z^nFV7t@n}9#qXV=r<eL(KAQZVFFL&HAN2R^s~VzBtKLLwRh1K7U$j^i61}S`D4MOx
z7W#hERZ>y?Ra{X`@7ACP`1;+isET)$QKj!npdXm^jvR%)^NosmX92xI=XYXJ=I^#g
z9eKM%_=HiCZ>yvD-#&@j{`NBT3}@fQM-II8ifn#+4El#}-U>%Pc*_=9`eq(_iCJ&H
zMj~$>Mn=CWhQ6ZXo7l)>Z`>ob-<T2}W2D%dJ(0X`SR+|q&qBX(^7ZG4?$-|@>Rw-r
zAiT%tuVW%^y>^c%er*DM$fVbMA`)J+L<GN@g`TA4tIrX7uO37wzq&}|I1#&F#YAj-
z<sQEA$~2ttDtlk;4R3hG8vgm^9P}-3zx*0r{PIzF?#oNi!;F6!A0G75Gu-9nG3aL=
zc_|Wp@a48}@fVAPw;9g*qB?B##nZ6y7gwRr`RfHK?EMShu*WYfq33!2#lEnt7o1`A
z%2nupdRNwj*;T#_GpZ~jywEV2N_v=JWl$J<r9JdTXDVew`zm=u8=n7#9_h2^O`+w_
zt3r#O-+_K9`aC%_`gvri?{gREof<zs7^?AHC{*@2E8(MtvOntz`Sa{s$n>+v&{M5@
zb|U2CGg8RYXTH#1EqtaKlJ!g?g#L^RdaYhhheK?h)`jRleM9)JAremuLinEIA*@fs
zp$9wm)G)aHsbcVdPX(bLd;iH?@RcW>!Ff-<L2owx3Amo0WCuGwAw!?`&=c$6{ZF)m
zg`P-5&-VA@KS5KE$AY>aH$nfl>hay6hmQ+`N*<>|FE{nEM^NJ9V?jZW)u69?>@j<g
z)}xi6{f`C+k2i?@(W}7Uk8TD|JvsyZ-d~Tx1K&Mz4t(&)2ztNykM;y6KVl1vf4BgB
zV26i40!<!P2C6^2PI$tByB{KfY!5>MRvtP)f4J?TLcsTjf&nidvOur+;)Cvh><85W
z^aszNZ|w0PH^AxvJ>bZLV8TNV5P6^<u;al2|Gy6ep`YASG3Q@X(d}PVQ4PK2s}-gG
zc@=s7j0yz$%)S+l{&p1x{st9_gy-xpUcu(ieSgt^^Zj1vKlk5%;a7kEhTn(#r=b^J
zazDcF^nDk<<ohPjm-f9c;%9fC-Ou3OD&bN4iQlX9<G%OSZ}Yu7(68>jm+D)4FV?r}
zo)`44uiQK2n|n{v7r)01eQdA06Ta4WTYYu!ekMF^U*Wr#eL3%D`~1F3f&O;KU3;JZ
z?&|rxyn6t8-52h%`efZ%@S)u4g}%4*omW0b@09y!+&N2l;68kJqJ5a}cz7?~F@t`1
z!yQTQ4|lk|AKv~8z45%;t={<UFWynNA48wq>h>vbo!fM8`P(6cXYRfIwvpG`Z6&YK
z+rrR4|8i^9>*=jwuj{uOpqHL}>%Ld)t&3hhx3ZwGu6HZIOW~HC*WO!t&|_b}CFD7F
zi_NpOd<pvP&&q2(%gWz+7L?zC-g|6$hNn+?f~QTnAK}A$DwH4b+*2;^xxHKvdh(+;
z7d@J9_IrH3SquI7lACut@^4=7VBE}rUcKi{e-DeBb{^U{^$6eIga4+G2kXtP?u$2;
zp@(00qu#yhMwR>h8~34~pMB$mJM{*|J>*6Z^!80|7`m(8P;wW)Aqsu|zhxV4lVxLW
z9c3-h^M79U*sZLr#I2w#5BmQxWf5*(W$tcPWoASc;I_X^%8kElmm5nN6U+truJ^ds
zUjOO(_WCQB5foi7bj`e;;Yzxm2=fB_>-Mht*Y#Z$uOB3`1J~`>Ib2pt*IkB7$6$`|
zzVwSrMd?$QOQoeSQ=pbIT!KrZT^vijh<w3Csr0amNU59)N2!1_ku{8zEIT)q3^{)+
zX@I%I<&uZaIVD$}sU^8EgK#W~a5gM)cUCGfC-Mkq_7YjAwGw`(;SyGuO}xK0=u~m7
z!KwJ#dze#@uU&Ntyq4=^e+?rt3nztZ9!^5nES$Dp(}wxQz%>EK+G}i%Z>}!GETiyh
zlVjS|PmXa{AH!V3>gs7n?W;+SvR7k>jKh)Xs*S_URb7Y9s|qmhcz%_`;rf-|4*6Fm
zVD=GyrP{&e$_odRE4PRo1en&D4xCrW$Jeg}!%U>{is|w9SJaQ+zaj<mk<2U1#}h9v
z9QV6C0JD<Amp>erz5M7n-{lgRo6KBJvhTbcYybVSFU(L%F6-OpURJV4E{nlD#qrWV
zd&5gJ_6INZ5ZQ|T)=Tf~mM&G;^<TOIbCy?^FuU?gQFaBFykO=MbxGIG?UJJ1(Muvk
z{$eLq{LhY~c*b_ExCdr2^~LXO-xXKb-YLEUbD7j)hHXr7jIC#}50TN>Y830+?kiTd
z<ti43dCf>MlTG8rd7G+>{V=<^aPgx}+Qr8<u@|qy9LM}3@CGj?+U&a+2s53Hi>B5i
z7Y|uCT$F+N&fSaKtP6|QtW%4|Vb<eO^q=*yqF2^xMR$qZ$C|U~q}5sxW;Ik44KtuO
zMYdMAiVUpI7OB8ID6)vx%C(5u%H+Zlkquc1Uudz~cHyh#(uGQx6aBbQWLbG3+w%Ga
z1ZGCa1ux5x3pSPx7xanz$Ws2oK1==!yp~%oFvBdVy>Qs#OJR$}qr&enSIR29W06=`
zY~fpYlE|1WGz()aBny2lxC-rI-ZWCEZeCv~ZT_~9A7)Qy&##*&ou4p|INt?xD5LXL
z<_FI|G#5Hw0yC+(^J!*X=gDT@&WFH!>dJWwvlHi!n32vOgjto<c^)&(^IOa$&Mm>*
zYW-a6vEg&o$Lh|#h8b4*xhu!coXbCkolAjvmgBjgWBTV@j>(@hC$g<$Oy?AiPMs4y
z+Io%~=3MvBE*&j8J90GbY#YqH+|Rx_YI?TfsPfrsME-Sj>)ABZg|lSS?z5pV3wv_b
z%Jd4D-#Bqr1?FNtXLp-goZV`wQLs*AWTqSiJtiv!bte4<A7NfrSx|0LT2N$ivfw1l
z&io5vO{@z7OtcD|h#bv?tKhKldVzxRV1XFS)Ls^_7?+({G0r<P4)e9ZGd0GxXWknh
zKJ$dg+KhLexnQ($CdX*#3=VU*S7!o@%FZ|&<()Bu8C>9*gGRPz_8A>Mvx~^%jCP)0
zH(WnGWjJ)Y7iM!WPk%8iJ6&m*d-@K{=>ksY8`_*sHPkvyCNew29j84F)=t|R44gKC
z`Ca8{IfIhZ!UiW#?}S;NU;eUzW&W6fMt&!e>lv`;f7D;jf2QA?e+y=OPxJHiujHrb
zXXTS&-shF?sedfrPG2S8n8^P0+4AM}=JG}KI`Vm74)`E%O|K{qY#ZkF!c5R5@2j3s
z-b+1&y!%8xsJA)qtnNf!mTprX0<*$fc>%g-@|<<iJPVi`+UKe2>f}l5O6Li|3~@b=
z>BwO2@{wP;<1kMw$*nt*ll%DyDfb1;7R_?69Z}6adqg-l3+9Y-xv@GOxq&*Lb6sKP
zcp=w7CnZ;1Cn8sl$RBm|b9r>+a#?kDomz)k<jARk!*!=x4!=6}AIv3BoqBSZa;p5W
z->G6EqdcsBD($f7Dca#}r=nn9*?G!Y`^zZ{?TS<SFuP1SwO>2pl(4qbDIOxn)ZTw`
zL!0;HjMkr%gD}&qJ^54X#mNs^r6-@me3NwYs+RZ3vsz{+PY_wB*4~rxTC68SG-pnF
z!rb%2NmI=`Cl70$J*fmU(2$ctnsz6-G!LI-Ch|~C&YbB(D>(y)dUIM~Hu^Z{!=d7w
z=ZDgB?!uhZCFk5B!<_6x@;ON`GyR(rt}&A1qfwjV2=mj@9DR+P9CeMv966Y!9?Rj=
zP|n$|A(XQT=BiWK6Y9;`z3T6>n_$LzI=f1pp8ZTcAo~uHx2kJopHmmj&Qaf*oeZ<r
zj_gRaPuYHI_p)7J4vS|SsfA=~so7;8Br;hwiEJS?j_jSPOWCY2pZ$7bPW8cw5!DMP
zx?olte&V~T!-;pQM@~E?a$8ld6W3H$Pn=ijJ8=?bxQ|azRf<nUtE8O>gn6#>2|E@2
z6Gv5KPaJ{S?)nKi<$)7o%0Eu*hB@!$6I+ziv(}WOvu23QSJ@z|Q&}#nUYRHB8_a(P
zvz{vb%(|=eEUN@&!5LY(N-<e!O0HQ5kqaxyWrZs7X89c4$Z~=i@y{%ygHN-x4_?kv
zhIw&xmdHVuEWU#VS?ol1e2^z|O>rZ0R&gM680N@NGaD5zW&Wp_p7{Z0%FdY;ih7wh
z6lF6n!F+iwGh3lQGg+ZJlM1uui<!X+shM615t)ue?yPVm(^x?|^RU8>Ocj_x_hgD4
z_?F3k;6WxA%%hVs{u~I+SUg~#F-c_82P87u53py{%P(YnhdK49j7s@?85QzpGj77n
zIw<3;ymiJ&d5w%zBEObr%Se!$$q1Kg&G3g=c6o-qTz-bR95urL=GtZ%%5o|hvT{Nh
zVld;L$l%)FkioY9Rr)`ecW0;1>`zD^+3%6wO=REu52XLv&zJs1_D}j-n1laJzc2eV
z{f6wN^vf_4k4ir!>y(}@tDBAy`MB(k^eCC-^kA8ubZ?lISESp>oKHV0gQx4m+}tKz
zN#;<xtc+;7ILy#z(z&Hu)3-}kr8B`iJuhuRnvyml?UOc0Wb4vOX-(1sX+NbmrG0@p
zdu`ftsminmQdiT;Vdfr_c0tM|?X;ABS~iitOL3(kk}GM6l09irFpIB9^OiiH<|2uw
z*}+`iCe29lP}*Th(KI!f(NCvIOEjm6O1w=IfO-9?wCxh4v@H@|slSQrUP2*tT7oZi
zWZ$3EKA7YGOl{crB=yI>;?&PD(~n54+~<(`aNpt7+eE&<k3IF0_(JMA@%GeQnDyUI
zO%^|$iilHF6JhRemKq|ioa!qskm?RQ0HdkaVzsG9#h#}cz&=1ms+w3-s-l=vstnN$
z5R*#XBgUD^C%Tln1NH<yr80@$P1z7Vld=Rm1O6#vqUI?BqADp}M1MeZb4snqSW2}>
zZOSLuCAgYWDUy-$NF+MtF3~Fx(M`E3B9&4k!kJP4I|iL8S;C)EQiSiMps;U1ONkZs
zONkIRO9>*n2f_j=Zo->V9QTf<*uWmb^AzK~ms522rl)AaPJ&~K!d{&e*}ak}`(Qs|
zK81fzdkW8<_bD8(tB{wnc@HJ|_a5)$6{5GWM=^PF&+g<Ap+Cueu*2{pxkc!4a-Gn{
z<R7rl5SIKw$S(PfkY@68qT3+EmV8feCb?X&Ik^<}9Lka}2<9Xg2*xMp5}gM@!{jtU
zxnzbQcQPIJA9|Bx1->Rn2;5H&fn5kR*-IcG*;T+Y*@5Uq2nZ!x2rwm^@{c7Oz>dW8
zWKI4n$*TP6$p>Ly!ZBHzUng0dUm|%g>`u%l^X_g-=GtAAydCx^a+5djCMEsZ?U}Sj
zbSicqNSfWvn>5L{o-_jc72lJ3_#Py+^PNv>hFy!Gq+fhiN#FU@l0Fl?3%)H$Z+49*
zz1UTk^b~e5t|Z;tm63F7S5#6N(Z|@OlXPj9MAC&_>`7-~H=`}-ByUwx7VpiZG}zN1
zC84~YNi<&LBofit;N?k*;#o@y=jlxfhW(9-ByXN`Ngh0Ck_+r|SR~o;s3ckO2qu}s
zUdL#X5qC|J9`~~(9oX?mO;YC$Pg3T#Pf{fM9^B$dGTd8}BzMjviNo&4n<Sx~*OT~n
zW+(B&9*Aoa=T7~k?K@?X*kC7QDQOc|7vm4tC&oJLhn!|Ca#0y`Tt19xqAS9s$Qb3~
zV+`&1&FF`{k!nWgj)#o49fgc$*dYmG)a|fh{Mw<$_>bt5>|kPi<{V>u<g8^>!EVWA
z#w*S=MkQwi<0;WI;nZe4;1p-v<J`))13M?pj2j$p7^NK78P{O{B#u$c;mWwcq0cx^
zbWu2VFix{CG4j|u8K+<`<u)UWJ)e=mPGO`H9Tj#{27_IJfwAvm&|zPtpF!UKosqcx
z0V5uES1?BO_CQADc1uP$(PP;z$OzuPi4nMMgy9c6El(NV+lm>U+fo?ru-{_GaNefL
zaM~uyaDZKxDTeLVMuyGSR}3rId&y*&ZH;Ce+v>zHB|0!$B^gFr*%=0G^9+61hpA#5
zVY|sV%yx>Q4ZAV!j6-aO40X2s3^mx3Sz#!%b~BV%KQk0zXXXs!04t3l$Lhn_PxNP4
z6&W(Dd<<!p-wa9ErKx7@V|mCBXDMWe!Cp-uLxjbWA<Ux6*h_S5ST-|+m`53c%ry)F
z*taQW>}F13@G*xmb`jkhW=#eUvnUWNgB$j68W~($UNUxUxdudZa-ta=TbzK7FxZKH
z&K7pi(V1gxV`>E=x;i(2PBPe-5`aK&hsh8~mchcr#bALQo-WYi`2=(aba{wA4+Y4Z
z!L->F2y}Zk?*jdv4bboD2O@et6+q{JP$1Cx*<=Bv0wnnV`#=A;1@!;^{sny?;`{Tz
z?>B4*ZQvWAE4>a{LTmUc_*THTj4y$25nlk`JU$1S)U)^u=nqZdli-`c$MG?I6m*G(
z@gaN=G>ZB`)4CV*in{PlyaTk0+VB?8FlxdZ@p`-tG>v}YKSA558vl-e#lPU6@Q?U=
zyb6Ddzs6tTFYxF1GyDnu2=tID@O$_j{1#r0-@vcqCHPhRGG2@q;f44)yZ}Fq=i#UD
z9Q*{HiKpW!coL4|C{D*II0;X{WASJ_5)Z>e@Ic%j_rbkzcia_s!X0os+y=MA&G4hR
zF>ZkC;X1e$u7RuJ%D5sfkIUjxxCAbS3*$mKKfVj+#&_WC_*R@5-;DjmHn3G}37f;F
zu?cJx8^rpsZmb<^!5Xnz>?ige`+|MM-eIq>O6&>t5W9!n#%^FG*cI#|b{;Fh@~|8%
z6HCRCFchO=iC8QaiG^Z;m@npuxnho(9cG1@VJ4UXb_CPH)G#IN049q`Vxrg{j348{
zc3|5v7Hl*68(l>g&>3_b9Y*`mF0>VGL~GD$^b7hPeT`P4kJ0<+Ewl{1ie5y|q4{VI
znt>*x7)nJG&}cLa4McrVH`EceMJ-TM)Bx2%HBe>r04jruqkB<)lpEzh+0f0%Z)6#n
zLne`7qz~ypnvhzg8u^U8LtY?Hko!nEQi@zc&LjCq4w8;A5E_zzL?NMwKjMivBX)=d
zVuI))T8Jv5fJh@^h!C<1*@0|DHq$rgOY|A~D7~NFNpGUp(7)3^&|lM^(ktlY^b-0-
z`dRuZdL})IPNOH#Bk93(AG#~uo^DAuq3hBQ(Us|PbP4)iIv;%posGVUwnm$$P0$8u
zU9@Ie4ecB4J?$m!G3_qxI_(ne94(iYL1WOUv^ZKA&7bB$bD&w#OlZ0^4cbAP3{8wC
zK;x!uqcKs}sq@qc>HxKa+DQFD{X~6DeM-GYEu&tdo~53mrc*I0i5f)>qIyxCsMb_d
zsxDQ7sz{ZlictBeoKzOdAIcJCk}^o?q%>0gqkN>iqCBG9rj$@FQ1U666b6M%iKYZm
zyeN(oD~d7YFh!LjM-it8Qg%|<$p6U8<SFtXxr5w5t|q@HSCT8pH^`UB1>|gUGMP$_
zAqSJa$c|)7vJqLEtW1_6i;(%q9ONyeHPS3;gw#c9B>hKvPpTwUkjhBKq|>A<5>6tK
zB1rxuSCTEsl%zvaCG97Pl6I3gNKA=qi8F~qi5-b`iQf|6CO%2Lop?3zTw+dQav~)$
zDls6@Ezvg7G*Kr}B~dm}Bym^bwuFBPO9>MReF@D8KN3D9JWsfnP?}Jfa4I1+ftnDV
z5Rl-OV3S~ypq-$UAeFEuVP^ts{6_q2{BV3nd~N)f_*d}{;>+SM#^=SS#na-W;{)Pd
z<89)N<F(=y<0aw+;yL4);#T4&<ND&7;;Q4`#XX6;6?ZxAOk74B5*Hg66z3La6K5Q!
z8K)4pFK%}nd+fj1#n`dfuGsq6FR`y;D`HDy3uAL)lVTHNLu0*S?PE=2562#im5Ak!
z<%r!BvlufP(-~72^Eu{4%)OXvF=u14V$hh_n7|m<7^@hA81<O_F~TuBW0<2?qbH+#
zqZ^{XM!$-#h%Sjf7kwfcjgE~DjCP5(jMj@*jh2ZPirx{uIch0tG^#VICh9}fv#489
z#Zh@tDN&@Tuqe+c+bH9xLs4>3!cjY;m?Kvr$0NHUYa>5KK8w5+Ssa-gnH-rI84~Fp
zX&q@0sTL^{DHO>O@h@UNVkn|DqB`PD#Dj>^h_exy5%h@22%m`K5hf9u5pog25nK^W
z;Y;Bo;cekR!rz8J3@;5o7oHhT3y%!<4z~+84%Y~m4HpXM4Eq;07d8;q6!tCbW!T-Y
z%VBw8$zcg$L18Xo=3zQvieX}5JYmeC%b}y8?V<mLz6q@ey%u^VG%b`A8WQRjY7u%Q
z^kArXC{HMJ$Wq8iNLxsC$m@`MAy-23LXtz`LjpsbLXL%Kg~*5O4dD#_7d#u>7u*p1
zDfnsdjo`xItYBJjc(7-%b+BHrQm}Y1Pw<wY#h{^}=AdsuFM@6dT@1<&LV_ZLyn<|k
z^n;Xx_66|<Z3$cq913g>{2KT?usrZW;E6z5V0fTMpk?5ZK!re&K(2s)0kZ+U0d)cI
z10DsG1e^&-2}lSC2yh562~ZD^4%i*Q>c8SY;@{%`)xXle+`rI2)1TrW>hJ1r=C9?y
z-(S#wo8Ow>xL><pwcks>+kQoUC;VuBp?<D@W`0_J`~3v{w)w94j{3Ixe)FyLE%!a|
zo8e3L4f1vJHT6~ZmGb5DW%gP08T4uJ`RMb=r^F}UC&?$q$H&LUN6$ymN7#qc`?vR`
zcZYYi_e<|v-i6*7-em6}Z%1!qZ#8cTZyxW>Ub9|3UNv5Cz3zDxdu4mkyh6QPypDQl
zcu9Hf^4j7#@7d>B>-o;}o@cRVwkORq)YHY&)KlG4(v#P7v&XDQkH;^M*B*B~iaats
z$R0r+4jx7x${u1KJKX=cPq??ce{+BCUglolp6nj$?(J^nuH!D}F6hqYw&XVGR_|8j
zcHixiTech3E!fS;&Dc%FP0VeF>u=X_*EZL$u1{S{UGrUW*GN})S2Nc`u2QbNuA5zE
zT)JHTbE$N>;Zop|>=NVR<znHY<s#$4=d#6l*16mHhw}^Po6cvQQ=DU*y__wawVY*~
zcR4dT%{X;ARXbHWl{uYpVmL)PxjUITX*fwbaXbEXoOEn+{Ob6`@tR|<BjOn9=;UbZ
zsO%`>$nLP_FznFaP~~vXp~xZAA<@Cl!Nx(yVZXy}hb_lvk9QrfKK}gp_2c=+vE$*#
zU5=X^S2-?voWp+Ae#pMw{+<0@`wRAI_Hp*!_LlaV_EPpdcK_@q>{{(U+dZ_qY?p0E
zwhOScwL4-bXSdsKi|veUr|mb}r?%H@PubFJgKdx7>e(K!6|iNonX~D#skV7$Q(}{A
zL$?XGaj?<1Ibb7T!(u&W-DUmV`k8f!^(kwbb&$2awXU_CHNW*1s~M{ftFKm%t*%&Q
zTam5&t!%6gTgh1QTK=<~uxz&cV0quN$THnB&eF@$%u?M_+>+B`&0^4^*5b8Axy2a^
z+#=k<$->Y=(L&II#eB}Z)BKzH6Z0$P+2$m3KXWT{Eptipon{+mBWCqxZ_RF*oi$^a
zMVL988Ja1Y37WASn?2TX?CY^d$1WYqJeF|G`<VGLjbq}+IF7Cy?LYeK=!>J*kLDhw
z9SuBccU0%7%uycGKc=Im4W@5RZ<!XD;-+Dyj;8vi@}|2@H=9hFw3vJ_xo1*nl425N
z;%Z`SqG%#$!fZTa+;05YxWc%|IL$c5*v;6)Sjl*gF^kcxQHRlIqX$M8jna%_jNFY(
zjFgP_7_k`68nzpLHmoo#GE6m$Hgq#IHauu3Xt>2-+Mw0oqrp9cLW5+3NCRgB1A_ww
zyA3w!Pv|%4ztg|1U!afahw2~KKcX+A&!hKSZ&<HZ@0DJeUalTh&tK0<Pg8H79*6F-
zZm({&?i1b1x|zE1V58!wuCnePU6vy=N7{~jJaX^I`6Ee3!jCu}(LEx2gh%JM&ah6c
z&P$!^I;V8VI=(s<I_f&2I@=D<AMQN-<?w^U7Y?T!jy&vqSpTrx;a%E)wMVq;v|njo
z*FL39(e~B0&{oqH(cY>xr`4hLN$b8=p;nSsxR!&Ku9l1zx8}O$pyp4_=bBeFPiV$#
zdTN?#9@G@nWI8l?sOiw#L*<9^577<<9I`s3aY*dYHjR0WPL0nR_caPNk~G3Jj%ysz
zkk;T*Usdl@|4;pi`X%*r^=Ne$bwhP|^<8Rz)P~h+)GF1ksb#ArsClZHsvT4lP}{6J
zuG*mbTD45|lqy-(N7YPKMRkuVv&xi8v&uV_a+N$4s*0bAg^HSrunMd4jB=}TmGUj+
z)5>(^0A)*Mb!8D{Hl<mmR;Bk!x0TK)(Uk&}tdumAM3mSL&K_(%`2OJSgQpMD4+b2x
zJg9z9<RGi!jAE-|mEtYMd_|g~zoLbrn&MtX7KJH=W`(y3Hx+UfC<;CbW(vv*LJCX=
zCJr<lczxjdfs+Rk4|p9gJ)n4iU;dx`sC=z_rTjJdEcsY@H+e&Od3j#B4Y@(NA97FR
zisjPeBIO+AbmgSwcI;o?-?RVg{)+wQ_cQi~?6=*oxnFGmHrYAZHre;Gw`5Pt(q#Q)
z&1F?&g=CpzCS)39UdfcoWXr_MxXT#H$jk6bZ%7YH|B!wnT`Zj{9U<)?ts^Zd%^|fY
z)hYE!>aJ9Q6e1NMWhtd5wO4A3<b-5{<SWTi$!y7ZNq0#jNqI?LiFJv7iE4>Q5=9cp
z5@8bd5?T`C65IC8?Q7dtwXb|%-ag7cpM6L79o)w+{!e^F{FnGM@yp`r;*sKx;zz`#
z#5u$k#X7}4iro=ABSsVR6Ehc65fc>KEIKAyD_SXfMKnV+TGUBYS5#V*Q)Ee`OXQQt
zU6C^)bP+!ha}gC0L6ObEqr$bq&xNlDX9!0LI|&~VmJ;UJySTSw@5jBj_nzKM-Rrye
z*j}Z*{CocG8Q$}2&(l4Z_N4BK*mHc3_MUxvwh7G%wF*@U-4r?{L=y58G7&l;#4ETV
z*e_Tu_)xG=kRcc>Xf3EAC@jb#Fe%U=@JgUWAWI-tzy-{-$_VV>U*hlL|HOZX|1>|1
z-<SUwzY;(H?!UW-cK_V{WcS70$-BdL+wIoeExMbHZ<?=(?=|0bzHGiYK36^iK3P7l
zUCX<=c75J;ch{L+v|YZt%yud5;^+O#JH-2g_X+Ps-elfTUR&NnyrR6UJX1W4Jg<04
zc(Qn6d0cq(c%*qaxfi)RxIb{;;?C!$aC>u`aw~A}+PSf_f9Lm|4|W#r#CHbmwA!h*
zbI(pDt}(7!uIF5rxze~IxQ=sabBS|p-7&kPWyjkcWjk_q#P4w1VX#AX2N&luXBX!u
z&O4l^IjNjJoJTnoIr%t#a}01)b3EiI<iI(CIIK9-IQDQbv5&FWvOj0P%$~*`!G4@w
zn_Y~ZZTs~0rtPn{mu^3?J$AdxcD?P=+c~!_ZtK|gVcV^3dE3a_ytWx{li$X(b!}_!
z)~{RdZ#}ye+3LU5e5>+S0k*$vLu^0T9<vp(C9#FD*|2G_39~V?j<eRWR<d4UO$P-c
z2iC)^`&hTJ%&;`GykWV{lFbsw;>x1WBE!PTyvW?a{DJuva~?C9*^AkPS)Q3^%i5OS
zEnm0X-*R>fvc+$U*%qZO{7iqDhM0aZJ!ZPV#9#_$vSw0e+RL<M^Z4f4&CfSq-ki2M
zV)OCM+MC5Uvu&E*)U@gKrqWF(HpOmo-lV%pY7@u*`v2>o-@gbn4Mea2eLx*RO+W+}
z@D1n#&?_K<5vTyV1ylk=@B-(6a)Gjd2zCGkA_2t!5gdU(kSCBc5Wy6f0~rJ90ug+H
zGLSrw6cE802mtW_u>%p@0U(tAt^v&h5e&jGP!CWWPy^6Upf5mGKm?oc80a3*O`vN)
zMSxQ%06GOkFbhdQbf83_D4-A^KOhevM<5#@Gr%$!0ufw;29OfaejtKz5C+-}v=eAM
z5HsK%{s6525$wY_&>&DZP%BU!(0@Rm|HnjBg7*>7U7#|cD?k^3&Hzq=U?tLl7(i5@
zc%Vq2U?89WF%%BqwE{W{WB_y+NDW94a1{hwAr7<$h!2PhXe$sCU@d<CkGYru?-<Yk
zP$$0hyBVk!=sVCypf^Czfgb#i%eW5S%RuKLqp|oq8*mz_Kp5mT7JkQpHykh<f&XJS
zT)=A&WC=uY9C|=nK&n6ofTRJ}AqFG_`HtD&oZw}{XMS(S3D#p~V-aW?Xykv~M+bPD
zfPMiH49EwdS3pl84>GlJ3!mI50V)PM2b2qxg->jx0HHu6pcuf5gh6Ixe8UsG&OmmM
z9~s*)2CpuVCQh&<qZ{%-Qa~b*D;e3~0WSv-3uH`&*Vn+i05l1ClcDuq@U{UpK=x#C
z{VRB@fL=llWnldtcy9t-gG@^QdI5M(0cAoyrEi@M-bB22JsKzk$PdT^Fe^@wTj^Oh
z1FsR_S9Bo5(!H((I2Jh|2_Ru0e!O#?8)!QaGv2ZG7ia}&4stH-YeV4e25N=OOWWFi
z;Qb8Pmv@kVX<d7Sx2)X-x&cJ6Fc*N%0G$L%$D7s|Ks2BP$jCIV1%uZYurltDmuXnD
z2F%PcAOpzG)UB!Gb!!KKWFbdWyS5j+y8%zb1(}+fwJm_F`3<xT`I?`r<M_|j0iZ6N
zU~PV^0_JeF8t4<`ZmL(G<JGGVf$l&C=lkkq@D>6V=QQMTzOJU>UsrJ;Do(IDUsfZ4
zf&ioA138_~tH<$At5!g!klFdTstsN>!0sqOe&_wFIR1Wh56~{0V0o%mw*oN%re_0k
zJ#SZL@V6_YK>d*Md9%_CIG-Az?~wO-wekjkwek#bKMx@L^J1kGf3b22=se_rDpyVb
z7AO@6gG|t~m00}QN;qJH0wEvtWW@!4vSJTpi4&~Q;}t#p(TWz3D&&S9u1JGd4Ddrj
zkRhsA;lwLe*zo%+n;=hge|ZtVw>%9rf)i}f-Q^Da&T<pbFUT3)Uj6`Bqt`%BA#+r|
z44l*D62Kl6L;mQ-avpwTISVgaP60yk>&s-I7{DZjK`yCu*$W4iEFe3`C|z4N#;-2x
z0%<~C>B_P^etB66NEEV5mzH_(;$;pXR>(13Tw246mKK1fAk%bVsTVI?Y6ohBeAD@*
zulTv8_du_3f^|B(bRRERDhDco+|!w*v-s(yT%at-K;<tXc-|5TC<gLSxl8`|sU=S!
zC!AoTPA-|_IZMWXkval7sS``e_=zQXz)ML&W-4<@0MA_F0qhhz<fqaX|KaJ2Yk1n?
zJkTVbx;TudEcODmL9Qx!@h6_N_ywp6GFFVmCpf-%53p7@A#a5)Uc}MG0>E9Jg6tK2
zF&U>X(s9~iBIK~Bi=jAW(GSQ2GFjwBTb#6L2G}ek$Y&)i9>NnAmGJmQIh<g%;ub~l
z*hPLIZpdxLEVAIy3x5H>wF()o$c0Hfa$yLMSm=Q~SNK9b9=7lU=nGD;T_FoEfF1+J
z>mKC1f)=jgfeS@I1(5j)SjfQr7m@(`MTh*C??M#rvk(I0hkFAS%zMER_gb(4Oqdzu
z!aNpqaQ6ibASK9%xh+WGt_#9|72}7znDfGR+-ZRscbfkT*)hlYIox4>0x)DlkR!97
zZ^iBA>w$hirp#vk9d0xK0=J%j4EZvv`5U<9{8ijyz6huQH=jR=o6TncB|+}&=zIcx
zbUq3<oezNwn#sI7ZanV@STq~RqZ!T{;s*0NKpHr~rs>V^2a>>b=Y=7sc4U4ht~0+K
zKRnM2nKkXX6<lj>4rl`MYlr5#agDiFpn9BO+0^E~0KLOi=UzarO=a#Lt~_@GSDL#D
z8MlLT1-RneNx-^gK;G@Z937XRO90$k6lCA_&-vl9bM8Qnkb{$+GsC6k41shY6DKjJ
zgiFlr$M?-iKt4`vjvp7B+lh<LZN~{#PI&e&&?>%nb`ElLLbF4-&}<JbINJ&tI{w)o
zIRESyeD~}-$kXkbeT?s#y@&J8-oOdAj(fHUr~uzNdlGVXJ7$yc9kX<tb2bq&ckHtv
zIQy(0zJ1mM@^@QjZSbwLW;old5oGaLW;Jl;StTGj$mKE33geq+`GL40qxWx?8T&i)
z7qEJ(kk|V?Gl6Z)3}NdtJ&@g7o2kcEXMSKSGhZObw>0wtTbg-{EzaD7OyB&>HEeFC
z2&e$^eKRwe*z`;iHZ?;BO2j5-qOpmY5Nv$L4|0EFGfvp(j4d`YV+I+(p_wDt;LIT)
zCCCHz&q!i@Ga^{;i~vTkfju+qSoaJI);0YPa)KSx^H}@zB+xKq23x1wu$Jitta<t;
z<OiFktFXrDmsrE}6O3R9>!xpFwbR!CQ+N?_g}<hAv7ghK*pKOC$QV{nld$j8(LkY)
zH~c#7iG7)N#y(HmLiX_Ev@!N^S{M5;eF$=hRnzj=yJ;!x?X)Ol5?@dAV6Ub*fLI})
z_+n}etDIWEo=;6-1grRTsuz1Q)eh7Mxy46QU$KW%@399{uOP#Cf2snzH&u?^ohpGm
z<DIE<*zKuY?ABBkMzD=Hr%>$16d5a<ih-PC=~Mt#GUWw$M;FLEUY)YQu1uL=m#6d~
z|5!Ywf?b?CfE7(iV+0FXI3<XkpW?;NO>sglvS4a6Rxr7aota#OjAZ`gD3&+bhviOo
zKwk3XWDS-x`5nui`~ca>tjT9s=Hvq`WAZlSDAOh{VX2enf$||!nLG)Su1O4IOj00U
ziA{!M=wu*<OnPGkYe}0tj!`EqG0LPV<St2*+F0VG8kR7r02$1<NpUQ8at{_W$p?AN
zsL8EZ<RlXoG4UHC*vznr87y>S3=5eUfShK~L^BpRQHupkR6}OdZ{jWHJMkRznRp2K
zO|OYE%yZ%j<}p!-5iF<ML=NUUk&d}cFd*0IG!c(EPJsWsIS~vQPx}cs%nnq2Z6~ZD
z?`b_@h*?b>#w;h)A^T}Qu^%&=kid>j?1dbt>BLUVWMVsJJi!c^P{Z*R%wT*D(;uIJ
ze5metH+E#a71J57#|Tzbd;ANgHU19M9Df11QT6eAnA-SFOm+M!WJs0A3oxbeQ`o`r
zOvsZejMK3L<B6F3cr-?^rTfSIG1+ksOlI5(a;8$_=9uKTF}82~2xLyh#+5PAad}K+
zTnh51d&dQ^J>xu>&^QN1u&4rK|1kcsHEj3T0_0M8$3`%ou|AA@tQ|6{Tw}km9b?}x
z&an@WS7jf2iftdOz_yOvg6t~mSTV*jb`E16%Of~ejA<+t+dPJ0o5skHY5g-6j{Y7C
zL^sB~A>X<-W{<9pS)warrYOO>E{$oU3uCJ2{FnmdUT4R|(V4M5==9hw$iPmHZAHh&
zn9#A&-;jqL8J$6gN5{~i(E*fTWBW&2(7w@Hw0E=`a<bi{Z_%#NO0;wI5oBiDM$6FF
z(JN@n=mp5nHjU<>jic#k{U`$^SlZgr1hi%}3jH-247u7LqwZ++s3ZD))CMxPUq=nm
zFQYo>=TQyF+kP08L*I`|pjD&7kiC5~%8kArWk+9)vOo^^#mFjJIWmtv8<~Vm?vs&T
z^zld=`e>v9^0^fwU(x#`@6mfBuTX;3y)yz*+L3a!e53?&yEjJ8p=BevXz556WO%QQ
zpy<^RGJ0hs7V^BsBLV2e5ihi8#04eT-t!}t=(!OS^z4Wp<a|$$sG|8J3TWPl3}k*!
zjR>JRBfHS-ksXl#%^G1sGln<N^x-9xV1ZMI$I#^A0W@j23v$8ua4m`rSEI=AC&&oX
zhAUC(@FSEwd<XKviNjaWgy9Ql-0&I54#y0qqtU|*G;){*IpXl)C^T$11PvMXg-mhK
zup=5cY=im_n?b(VclZeEGpvDn4J)ApYwR&BiMkDopsvFLkUMrBW=9=|Sx|?ee~>}8
zA6h_dho(@Qp<&1)TMo6O7DJ7w`Oq(vV3UsyeLzizUZEyKPa&slICKj&7%D~ehAu&7
z`N&Wnsxx!~)gDTP{Icc{1=SdeL)C}EQG#Vw8S+Mzhg?ymq2rKiRv0>p9vIR`<%hH(
z<19O*h{_DfqEbWqAnz<O#D|IxaiL;E+fagi79RYA?j2k~_YBTK4q9Mv5al22M)?L?
zArs9z_ygr0{DSTrd<Xex&cVkh$KXAbeefn^rMC`VMA-%lP?o_{1UHRt8B9hu4<hKM
zK@w!B{|ts9zX$!1jX_VyQ?Cx%A<Kgn$kLz*La^2IgPO?Ppb9cOcmQ(NQ-fm2<e(5T
zKDY}q*CT^$$nfB1WN2Um^4I+XGf3aS7}7H^fDkNp=Rh;kF;I)N4^%@gyJg@l(lk(s
zG!8t1jCS2X8B#lN1*sXh0D0{n11FK{fehsPKoVrPzYHWGp9i9lj{_l)<9<KjfxH`V
zLf#J8LZ<uGfD!Uy;0RJVa0v3<PY2|YCj(N*qXAKbV7(s<@F4dGIFNe-tdRS@-M@~M
z_b(zh`==oTe!agBDedn-uJt!T9{h6ucjQw4N2Iv_4MMQt7y2I{=lgFX=lZWhPW()N
zA(G#J8p-R=fz0^Heg=}$Peo4j$3uQRqdyo)@ApMg``r<OB~R|RK^XmJ2;Of9xpJgm
z1EKXRA=G|3$e5G*MUaGk0VKYk2lD1I{VYgS-#;X>Zw<2NVSQ6bXx|7D+}8&=^nkub
z#J}$s;@kHPGU;A@uMy9_XNY^>1IVYl^j$}s`z|AnediH^Rk!cUM(q015Su<6a_g3T
z@rXrVBx2SV3>kLQJ~zaq&jB&&vxYpoexD(t*QbLV>C-?6wq3hV4$<n9Ko0c@L(W~T
zj~h|#V@H(xSRnJR*t>=(^e!Osy;G2Xm+kFEq<h;Dsoq9}VBz=menZ51KOmyLuOSz|
zxAy@e)O#Bd>@9_i{O;cK$gbXegr_$f^7350II^Rcig5JCLw0^!Z!og8*B4>!bt5=>
zWJ|9#vbpydvZ>b)GWCCYHRv0?O7!(!Imp*9_lnS$dim)Kz1(zywV&-}q0jXEqfhm$
zLGFIMXNo@BGeRHf>4OaZU{4dhzvmadx91z=@w<9n(>r^f(c60-&<QrbrRO@mspm4i
zv8NDn`gJ`y^qQV@`p+I5GW*p%@$~OKk@T-U!I0no)Z<S7(Bnvd-(y23SpGLXM)cP`
zN9Zqm4neN}d5;|ZX^$lRNskC*{2%o2&?|a4==XY9A@6^?d!1h1y-2^=Jq_9a((ZnG
zNp}bRYIhUd0l3utoqn<VBfY5m4cr7c*Zq)ww)+nKOm`XF2gvKbKtI)ehJLd9B%Rm_
z$m(X$GrMW@^zH<>8<5f+LQm@UqvPEka6<s;wx!d$&FR!`W4I?k>ei$ubgR(gx)0Ea
zZGq@+QF>&zAU&d+7w!y%bhFWeyEoGVyEfqFfM3@P-KT4e?$tE__Xpg&TIjA_b#&*h
z|LDXPfkW3jx_#FRx?R^JxJzKwb%So%b(L=3RRlK*j&_}*n{;K;jk=QIUV(lWiLTof
zL)YmFqZ8W&T3ufBLtQR(jV^n*W1!MyN>}dEryuOnf|~~NT?%x$E*ZLPmpI%vkm};2
zOLTG3#k;oAiLC>X&Oh|Mohx*q&N(`<d%)j0MCa@5q4RdO!3~6+oj>V2I=|96I^V-R
zgl(Nq>1>_%>8zdQ#5Mw*sk4~Asq-A|UuPcNN!aL2rLA>hwAD@u+)P;PjG)bT2GQm^
zec*n=RHp-NqSKl--g%5hY$*(P>d*!|HE08!N^n=9r&E&F)hR;j>=b|-3$2|TwB}A$
zT2seAxVKQ(u|TWon4<mc7=hah)g2wQZyimvFC8^-hv8$#N80<2H?(&h&*3J+>yA6L
zmmOua%8n~=pW$i88QSBHleC8&88l+6;a&%wcDEyucDo}Q?l#=$@TXnx@T8S?IKvHx
zD;*ZJOC2V(iyeA!&!MnGm3FQ}fmYBVLnF2w@;mm>ay$5FCp);{&O=tm7FtI8A6k0*
z3fz21ZXc&H+6QS^dpC{Pr=_>o)2Qt~Xyo=UG-3-PzWpUFuKfuuru{zLg@|Y`p@p><
z(?Z(M!HtN(_7gP!_Eeg0I|lb6Jlo@F9_<k{xAq{o9pTjOMssL)pxL)u!yO5mc0-y~
zyAI8wT?1}P9Br4QnY2sNjM_!uzJz`|4^6k7gQnBYN+Y%=G~3o`8f}X-^|ooaJE7dx
zPdnJwNmFQRh8q<7+p1|YZJ%h;ZExWo#lE&jG_kh3G?BI&G-8`VsI7=5&{ja(-F6D@
zRPeSX)41CZ8dn<$ZdS0jh0(UP1<=^qyomh@8grXHjj7F&wyDjON^DvDZquf&x2aKA
z+Z5rh#bVn&>U`T?>TDZ7+_;!(W2a8Eu~5fa|G~YBq1FZJK<gB>uXO}&Uv#y0P&-<i
zsBNt^a0jEg^&_>h^$oSY^*P+c_|<xc`lGdsTHSgD?qhsuJwyG}dXoB~HG@iQWxQ>r
zQ(w0xQeU-3!`+PMt^U-ft)A4!t<G>mqoUP<dau=ldZ$$n?rGd?Ri&1-Do{&XWvIlq
z#+BAR)Jv^=)QhcLaA)IuD>L<M%U|l5mQ}d9k=HUwJ=HQy&1va{`x}`pjnwp(U)0o=
zZ&YH7gVFMuinTnWA}tT#E(fLMI+fINnVQg22sb)nT5_mSE$P&V76#nw2x&>62DL;{
z16o4hc85=kC)KOPnd;GE2X{PNT1==;EqYXk7A?5xVcViWwQiB2TDFM8eUD=;d{omG
zE~;_MHY&08q2K(6s@uFm)oGrCyC0g(LsX6CUaDGiJKO+KYW_u4Z2m?)(EI`Jfyg#L
zqe?eFph`C1rV`sAV$GMSBF%-=z0IfLP6&T<I+d@PLFH|x!Oak^=4dKsb10R)*&ptQ
zur)hVS(@#rTbeE4mdL+mJ<6YEEy_l-D%=%WX_lcZHH%Xgn)kqsk?H20l*#7pl<{U}
zxHmG~v`QIlny2(PO~UPw?xtQ!XHz?+y{QrIkTf@aqck>spwu_LhMOcmn;ugBYq~@E
z-c$znNj^7SpnPmPLwVnHl0s~iylG0JylSFTUNj}b-I6Cwp_E5W0h9+#UU0+YZj(Lb
zc9SKgyvY>qnOtwurj#_PQLZ#8QiyGni%t6|7n=4`&NuPHos%<7?3DZ_7D{g8Ke%~v
zqH%$e**HZ>ZybU9C&`T+6h>nc1#7IO5L+nJ#!nP-<6BB%V<p^0iEX?~iEg|>iEO+I
zH&Q|x3n)R2xs-s$EV!5A(}+^M8p#xo##jomo#NaWNO5fRrW|i{g*z%Xjn)*a#$y!o
zMnkx%V%n%dF>X|%7&gkmeHGnC5z6640g6^54~5uTQEz0Us5Wk<C^u}t-IW6kGZeXo
zF^X)%0Nh}aY-pi~H`G%^8-Bn&mOTws6v2j<6#j-MaGQmvp`5a_p@g!d;S$_w+1`*(
zVQa{yur#C*n=O>h4OH^KhIsPthDf;IvfAKBUT*LpFE%)li7l6z26OUMgE4ucK^N}2
z3^%Bf2OAW~{S7j3<E6V{54od(kKES41@~T>8n%!d>i?2!>sR6S%a8g=a&`SM`CEN2
z+=2O6-$;I6UqgOZ{~d0^ysUpiuB?Afepdew?!!E+FC$mfUnSqGFCr6LG3E8A$T#XU
z$=B<X;cm>;dJ_3keJuH6eK_2ZIbZKhE~s}UpRPX+_he4hA0=nk8<Ml?b;!iF4EP^B
z<m7reGNWD+?#v+df@EqvFPU7=2{&ir>o=2Q>NdzxbxUx6Cai9p99%a@4y@}Y6I(Ps
zb@gPgx*ueZx-W2-#<}hl*|F{^`FLFg+^DgxD<xajT_T&;6~et5le!$TQC&LOppHQ%
zwrh0i63E(h(PYiKP`G2GTIWetu5%_U*4e>L8@W1DvP_*mS*lJO?%RmhDUwC%WXXH$
zB;eK!e;q%Wua29{TgMJ}Z+6uFBXiWQlegC{5*s*VmfBJBmfC*urrJ)phx5C(j<i<$
zA8DobGl|&7nXi38nyr08ny$SMcXGyROGqQN#iYU7b8s`Kw>F#9RhvfYsKw!aPIGNM
zsj)VSR9_oHBDQpX)_Rcst92rMtF?u@I-hDyNbhU)NbhR3;Kt6&S_M*Ntt{zT?LN4-
z^RRX|siJl#>2B?IxV=+e^N&<kvqmbdS%5n{mup5y#Wnq;3pJf^ljm$rE$MVkH7T#=
zGu-FNu6aSqs(DOGuenDewtA9lN=SH3F$t|X2X}iYH77`<nlw^;4GuSaqHE$w5jByd
zu$o}F=Mz}tLGrJ0BKg$V{vVF+flaPNi^6a)xv|l<ZQHhO8`ViVKBw&Ns<v(0Hj;^L
z+n7v}J7@om{jB}HSy<aA@Vr%)-+7ZPpYwXq`Eft5l;wI}Hp}U}I5dB3&mYOMKEE%^
z^88Nd|Cp@*$ueC3k)^->DGO@>X{|rc(pZ0(rMi9_x<Cr+e`m?9uVl%r&p{(d{J)@x
z$a-&<(0V)cf_T@fvyQBnW*uBFfOgQHbz0W0bwbvT^)pyUC~M1lX4a<l<g5+rvCtIy
zxgLc3vF?NWy6y&jp%3d;xOeNOxYz6YIIK1FY+V`mWL*~bXk7xjLwDDCaJSa?<8G|)
zf(Fs$^$obc*Z#qsU;7L_qUE(0xW%<cxVg1EIIK-HxpomZzP5@RS(}GWQUBTqu6L~u
z*R|FG&7#(|8eH>QIj&)?5c)+mYjj-Y8VOgvb`FQNjEdH9xcs$L9Cs}qx<;(EU>tqT
z7e`(5fW{GF%?5|8nc>c^8A9*q#F{GZ*qS^pYfTE;M`>$(xa75ixWu*H&_Rk>+k}f;
z{TCO$`W2c;L94HD{;N-LzN`13kL0m>8RxpXj&ojJ#9^%@yVWtA_38l5a<vP(NhYiH
zIK$OSoc?MtG?cVfSvd7o3QlDeg`Sf9>M@+`YC2A8H4%rkl|)y=aKftrIDu6!=qw#s
zwZ|P=wZ!dTHHPNWu2l`(_Eja^)>Rp-zl7VgDwz3a^+@Kg)qR;*i|PC7mdr0Je=<L=
z{D3ago0YejuU4LCK3{nVjiyH{*D@ch{GEAsWd(XoH&!MyudWPdUS8>gcGLNlrp(oq
zn#`q@a_BhCuH<G;uh26mR!Gov8eTb(Ik1Au>|05NzEkH)WM<n+NM_55UnbUis#|f&
ztXZ+mtXwgN?o-K%c4py<T4w%=0yLm<Rzx$IEBu+Xl|#^jBCc%D#IJ15Jh%KS6Kg}A
zT>hAOeED_e(dDPmiAr0(m6@`9B{OmP0yLvymS-~~m&Y^1mxrJq6}a4%>A&2V>9bs&
ziM6EMm-91SmUA+lmTAzHvRyu#X|<f4X}+8ZjVYt$xJ>=!h)mt(Am~l0FS}=|E<0u_
zEn8<|?J3!1gG{MqtxSn!Rp?L&ElXw!EQ@6FF7rW?>frM3%zew-GIuX;f<D!@rEi)4
zTl$c>dFd6js(vrs&-l4?GvoWx73fxdT3X6@zciEac4-_MR?nBZGoCKBWjtDHfS%Re
zrP7RBOZgesm)IFt+v?I1A>+c*nT++NZ0KAqE+uEoFU4leEJZ-`YHZ0TV`RxaV{pk4
z`d2+mW*MDJ1{rNjS{Yait8qy_qi#tuqh?72x>#jP2Qx~R_GA<;ZG%Qu?&7Zu_Tsk;
z#^ML)Wsw)3W)K$dXCRBWpq+JU@q9-1;&R5(#aZZRr7sR;q%8JiBrdi=Q!8e%IwNwi
zG$VYm0Qy>ii?j^CMPi1};@J$WwdJ;m%Wzpt$#7hZgYK5~VsM7#qHl)Tq6aj%3>IxN
z^cKxCv=<Gb$ECWcmZ7|;kfE?Bm4UUnq!;-!Bo+^4h%WAhPM5&q<_zA2-x-G&zC*KX
z-@==W-3!k$b}T%^`dt}Y7OrM&TKGHt&%#PN*7EwXFq!^sVL1KsLN9c^-Yztyzh0<G
zf3Z*wjju-wob(3^jP$z;B<OuzUpSe5Wg#p5(n1=vzt$F_(w7%P(-#-~p#wI(;F3PE
zV3$6+U<pmIfd$?4-UW^Ht_3CNgS9S*r#CGKrq?g<q+_kHs)e2D<qQ8yFIm_C-LSm*
zFX^25cj@f;m(UQS&fiTZ&EH5T%wK|@*qQmo^po?`>Br~C(y_K!=6qLr+I(wz@_apX
z#$xA7(xd0|(j(^C&>Rbz$EW+xpGo(bKMwsd_xa>>m-*Oq$N7kKtVL!s@0)Hp@1AZp
z?+9HogL$)b-Fd@w?Rjlzl&Q`uq$|x!rOVHYLa$76{!qI3{N8kt`R&jy<D2`Peq`=@
z`oXzR&@tOH_bh$q+{5&3bGNakS^B2AztjHAt)~5&n}@#Hx4DtD&vSigALcsKu-4hD
zx!SZBa}{Y%=Zc_vc7KkUc4v;9c5@De2HNGhV`&%X($mh*B|;BvX)Y{nel9R=X3jee
zYom?LIi!uuS)~omnL;P6drm8@V@@TlbxsbNY4vl$X*F|vX;pIvp`TVVw=J!3Zc|#`
z?5{MerN)~5m`0y{okp2`23<A$?5(tOvscqj&t8DW+OgTWG~DcDTKeoT^wtt*JJRB2
zo6=%tYtyjyTG(t+TJS6<Ent=b9X797B+Y&HRGQ1|QE0N+%_gQ<&&H%#%!Waq&3M*3
z&0y9wO?TEI4QsWj&zh#G%<88p&T2xpO?p-?O=4CuO>|Zm8gBfv2h(_F_oN+~-3C3k
zy)(bkcFlZC+dlIVYrCawo_UtGVdg>VubJD>dHXi=ck1VvmDCS2bI^QyH8Y(0e5Nn;
z$xH|I-|o%Srrw^ZNWC#rl!~?BF3m7g|DK_wuFs&*g<G6CmO3|+o;p2~1dX`Snef!1
znZVTk86W7yb<Q}Zw#`_lHqV$rJFa#{JGE*?HMM+39y)S`Ga{*ZGyJK!Gl!rlN1xfA
zN}2g9l{ozy`f_KdKc$|Uew&&-{X7+G&1FvCNllx+o|-&;5xR4+(+jCl)6=Qp)1%O!
z3!Lss^_y-<^`5SW9-ZrSNvhLyUaI{xI~8lwSxysD&8E+!8c%0Kr%rb|B~@!WE>(Rx
z5}I|2(|)OP(;lhP)6USZ6P>n56`D3m<(t-pmfgW=rPO`XGO4?##j&nk>egwV)W4?p
zr*53y1&zC((;HL1PyI~!GW8XDckiZNrM#YclJa8eKD6&1O<hU3KXpFk&eSq=@UBix
zq+FUBO1UuA3r)P`siu^LshX78sdDJ!jZbk>My41kgHz-btd-Y2bt<J}>R3waR62C?
z>ZW2+s;9zJDy9OVp;t8JmXbf^n8KN|hMpc{${>Y0rJX{WQcc0ydgrF3Qcg{Yresg?
zLuW5@YHv!~)Q*(osV&gli=F%@C2I0>O8DeE=<fwgK2GtSyqn@Rc_RgD@wrT{r#Mb7
zrr1r+K$p*AaxleYvM0rGvJD!2+LP5O8k1!ys*?rK>yw|Pr^rl_QY0qNLAy_A@@NYG
zWLgT(WFmC@_D_bT?3oNm**WQrHT_clnsi9nIBAvqd(ss8e%~jxlD|x<CV!ZePsUn*
zuO>y3pHK29KbicmrT$;{@80B&<lB>fC10QT0}a576Q7gMPrOZDop=E~!1;;0$<q@z
zk|!oEC1Y*Cp^3%h{)w67o{2H&1h!7}BsWd8CD%_hLNl;(qAa;|q9D0wA{Y9BoC#7g
zdjd&jOq@){T7txhv}AN5G5PF740HvvCjyhRCcKj~CfuMgm^5LX96w=}95Z16y}{54
z)#RWFg=GH;>13=u=rJLX>^gBc*=b@QbO>!Gwj^6lY)Cd8{|B0c`s44Cb;e&NYmPsG
zKB3b1&1CuU%gHk1=b=?7IzF2$G(M5cKRyKA!b9Wj$@|8el6Q~SVhzLOt>Z<>e~ojJ
zH;gl(XZX)Jn)Ge_bke8sV@X)s@XdH~(#!GKq-Wz1&^f$6?wfRH+#~7cxDzxFFO6Fy
zT^Kh?S{v7e{^9(%Qqs)0Y|`Yoc+%K^EySU5o}~Wq14%vOyP=ENI=(5XY3x^0{n$5X
zBvy>QPAVOHmQ*zM5PFHZW7m>cV}B>n$5xZDb|PVHDhU}IO*%6+03F3+W35TJvHGO+
zu_|aPCXD4L#g649MUBy+uNXXbE-7H_WRmY#Rua})bQ?=ZavqCLau^GP?xN+Gcaqtd
zTaxjZ12h<Q#!Qnm#|)Cx#<ZcwC_ko<Br_(RBrzrmZAPK7BT4*Y`;v}~?SxL_zOfBS
zyGDN|Z6E!DH5-#QkG@L$Gx{X)-_iTfZ~QWPCGq3vg~WHGD~VXk@%iXv;*-&l#D}AO
z&~>~u+LCyEv@Y@TXeBfr*GKabmq*!&3!^mXJx-0DO&l9NkvKexgZ5+3XhLG=XjEd`
zXee|b>qos3YeroYD@Gll30X91nwU3gkeEBF1${``s6rxnR4S1$Dw>G3B2SMVPCPNX
zFY)N;PUuFajc!Ox8u^(RKk@|{k`W`X5<^FxBnFM#hn}SO$dyEokqe0~BP)qmTheZ1
zGSO;eB+-1N4?2?uBQ1%#BlU@zBbCscR36DslpkRy%8byUKPftLHc@EgL?Zu47PKf2
zjwB@R9f?ldH4=t(DHFGhcqeWeaZC6!;sA}x?;~ajUq%cPK8$EXukz)HV#2c#>4e84
zV$iO<Gjb&1#>oDJt0TLhV|jjLW5Vk2zX?mj-=JwZJ^VUheE3<y$nXQ`TlNlLOXwQD
zn9w%7nt-(~8-}M7YKBJ>Du)N4ds#HxmXJT(kdQlE4Gm1%a6tljI5&YX%zz%|>0u-x
zd-zns(cxnWSQ|5SI4L1%I5r_}I08DE;lsWOA;TUCfy2(w%=8+zNN^iAPH-O9gMOyX
zuyTUsuv~)autb8<e=SYDVZH?I;X?`P!+W5ssW|*sg6z<r1gW7P(AX3ndY8aI^fG~G
z=rQy*_YK`l*gbS5Vf)Z|ti74AX=pC~&(LK2&!J)HaDE=@jQ=py690Cn4w{_LhDzce
z4dut*A7VqF^TrS{{>sp~_=`g);;~le%1~PT;!tAz>`*jxJI96s<A;ZQ;`@i(pyAmu
zWE0;yWFFr*WC%Uasv-6G@*$=8;vw01tnJAe5{hRJ@y64K4npUXIJ7Mu8QL6wX7D#O
zKaUN5iq9N;8=p4#0{WlvgLmVj2XDkj3|@}MTA+c0OYy#gv+-Vo6VL^99_)*^AMA*?
z8El3|sOey3yy0L;yxw3Q^g`7KY4OT~#CV0lv(OHe9L$Or9ZZWC8cc+a=#jy&_ydE1
z@p}e+u%>AI)<MVkzXomMHw>CXU-ZYIZrs;F^|+6NN^w|g^wpq5-19-<xW|LM&>g)q
zxF_!B;P$wygMUGT^!&h&xRrs=af<`*phr42@HlR4;9lJDz|A<UP1-YXA+BR!Ij(hJ
z4mzcE10!)&1O0Jj16|N8%^#?b;|x^Au?9+^UrHXxi6acq<IW9`;;@!!_Q0vQtbt>3
z83XCiHBB6djf)+Kh>IKuhQ?{ofJdDFfODMpfF1NsT?S0z90v5_YzH*su=c6hfP9?M
zfK;6RfGBiO)dvp8sSNCkQyAC@O;pK&jd5cAKjVb@zd|4NNdN1&1O3n9_Vz!-TB&hc
z`>)0Q)qgQ=L;o6dQ-Ac&#D3`?kNwy`2o2R&{q3>O`kP`O_18jA^>%-8?2UeI?3I32
zEY?<C?<d4A_n(bj=sy9S)rtPp*wOxk*unm2Xs&kk2gbJb`@}Z)yF-7qrr##EqTf8W
zq~9nOYq4_sHDcNQ%CU@oS?ID7`-NkXe!ke#{fD5@dbEE>Y)1c<*wns1&})tD`w|<~
z_dYhP?^P_;ZuReb5bND{JJzG`Ds)^O`c`9Y`xas?`=+7kYScFvtJl{PtJT*IeOKka
znplOt@>rR^B51ve_OW6G`>3(JeFW&f?(fTv-Q9<a-O-ndHDF^m^+m`0=?jbb*%t^s
z*w20LG4J~vV_x^!#9(dMCw)dS5BhXt?)GUwC-!QeT+F3D$(ZwfBG8Oo>^l@Q+qXAn
zvTq0UV~6@S#Ps$4jOp(E8iTcDn|oi!)b~D%sp)+HUD=Y}YcYkr7h|}+YtWcw^v=Xk
zddFi3y+hEOJ>A<8lik}Klhs=rgSBT<dW&Ncdh=ppd)d&T4ecey1ofVa@#{SaO<K3!
z^cd&fq!|0&Sm@JQ^ajP4^!mma^m@c#ty;}qyBO78%NWI86X@1T^=ie4^{U1Q^(sKa
z_DJu4AJn~qF?)J>u%2zq*4|w)n|rs$Z0Ow-jkRsR_k553-18~=L(g02+`i~}9Q~x{
zUi8DBo6x+y*>fTKYR^jarJi}{->&qGMlbdZM9=ngMPn`8(Vm9rp`PmKzMeAZ;<oj0
zqMLh|(e*tPXylgnoQW>!$&N1Q!9g#V)sqlS>xqsg_k=}b?cB3HKG7$8+@p{8I6+4@
zt;ZrdsmC}vzDEz5y5T)4(ZN0P(E&YD(AV|o;g5FdIUMcKvo9KJ?OOKyFWR(cW3*xS
zztG*)>i!t5*8L`0srxxJc%{4VMvHgfh!*a?3_ac>-OJGjyXT_!c28n$-sr8}{n4Ad
zyP`LAw?e1)dv|rz=kBto_uYli?0wPAjC#^diF(kDhkozP?(C?m-MFZW-KkMn%Xhgu
zI%=UiENZ4Z5W2o2-R@BX-A+-x-L}y9ZS6LWYV6jFs_oW<-fvmAd{j}lR8(HKXcX4|
zWpp2jqIU0(B6jbB4)E#jO;OohzoN3bzC#l@rR!}}Lf4C^n6Agr2M+1F85P)dHOjZ^
z?<lMl?Ao;u<=8bHW!p6d-C(n>o+zWP_9(rsCTIw&byY+ubrna+cjZA(SiFlCCEP`f
z;_o^KZQ+AmN2B(3rAO`TO2RtBQJcFWBL8#+NB->cgXZw(E|<vnUG|Z$yR4x<{J6_7
z@_v_2<n1o?NUTMCrAs#Q?=FeRwJu@k63=xVik#}&8#&gs0~*EsT^l01JAX#DcYcLl
zaee3O$m-7Lk>#C_BC&RHLFbJ~PUq!FR_A%>7?V2ZBGJyt$TOWI&@?{Q*%g`D*&3PJ
z*#Ldx*v|6E$j+k3&`xe7);jj>q(*vn5+dC?&qDXut}`prsxvLptTPcB$a<aOky@R>
zk!qcO&_kB%bcvMiw2u_;w1PG=f2Tp@kxuQ%1D$GECpmIQr%dGkIwc}EbqYf>`Jc{1
z5#KuZMtthr0sZ7xof{&ab^MHY)bTX}YboFAcoT80<9WoTjz`c{Ug@|IvCwfjVy5Ff
zG?qs@<{}0=rXqSfMxnRd+R+`+*wGeI+tC<-wU<jf$|DLpiXyljT<9><J7^K)4q^np
z;~X@ZPj(!QIM$IKf$K<uK66q>WJFv?NJLbJe+1TQ4(f1?@au4h@anLJZnIN|QG{KG
zZiH2b1~i<FI^-hsIwT{sIz*u7tkiKNLat+fgjB~aXgdpaY>MD({}pk#{X2A?celTb
z*xvp!VoUoIXg>dHzZL$Y{c8A^_KVPee%rnn{<3{0{Av4mIM#x`+uj>~v%NF?YI_TG
zq1W51!k61i!{^%zpb<UZ&I})Jr-b*n<DnPb-ku%a+>Q&cZ%+%y+R^3hG2zAS;o<r1
zLC}$AwtI$C+g-wm?e@@=KHY8_p51N`j%(L}zI0N%Qg~duY<N_=L^#%(4r=EQ_iH~K
z?$y2zy3<bW{|mQk-xzMy_6r)+Ms1(M_1fNsYqh<A9<@^2{cyRqTj5e|SD{TU)V3PV
z*R~jbxNQbH)w|n<!ne2ehHq)>fM)ftw)(IiZB=1k+Df5c{kn}4_PmW5_PC7_hPAA3
zx19;Q-gYAFa$6R3tykL;!xr0O!e-kdpm9Cg<`*{D<{8%8<^sLz);8;~#x}FCnl{5Q
ztbJY5rV&=qrX0p;lY<U6txY71)Fu#ywjF^c_KCJ#VMp7xg=MsDhCX&e>yNPL*3V(#
zt?$FIR<?iZ(=hMW2Vw55cc7bX-+C#`x^+Fwymbj0+WM`NVOp&tVQQ`Y(9@P{Z3~lX
zZ447@t%0^SUu$vL;nuvc{jF@QvmLgrl@#_@D-yP$^%OL>zqe+Fer`<(ecu`n{q5(i
zVWE#(14Hk%`h;RF?rW{ip_f|iLeIBaLYI4?)gW}HRXcQ|RSg>5{jIX0-K`R#?XAMl
z>#lD-99rGFFSNXMXDHV0&THKin$z+tl+p4XI^KkqccJH6UWT4(c>+!E%$D1ssV&z+
z6I(7q-#fBpDKxZYHZ-thA{1+Vd$jb2y0mnKI<&Mx_uHbSCe);*JXF7>2pZt(E$mR`
z7Fwu$3kiDQ;w`5_g<6h<^0j0_8+?CDeCY0$=+NygVOS?TbVG|z$iFQfA>Uh^p&9<Z
z#VX`=i)qNS76a&q-)m71xz(Z+a;-%+1Z#<}w}^x+xA2F|w;X}4_;|~%kl~iCA$={I
zp)uap{3E2P`AbM$^Lyxxmo`5ODQtci!fn12g0;u#&6h(+&F4eV=4I%RpJ<*6IodoL
zlHNQBP4f8W_K@i2=8*8_I_Q)8HJ65XH5Y`qHRpz4t#Z3&N{D4MKE$;7Kf~?6Zn<uA
zR)}VET8K(>5;V+Znj=CannOZFn*E_?ex%tg<Uq4y$ev~!tZg2$rP(-SW3yiHuVyXi
zoPTLn2!7uz6a2ba9Gd5koB4w8H6IGT)w~b-=a-uQ7ks{XQ}A-ruVAc&KHc;=c)aOd
z@KDoB=%RNuJqT`Vx*goqbR8P$l}+oxrA^Dhg-vtNOJ_BW2Gg1bf=Nw1!B{)}bW>As
zc2iw&R#PQ()RUSDg5#QUgQJ=l&{Pj>!Uy{{oelPEIstukho<yko2H~-i>BCMthKJ+
z6cVi66cDW5<PF_*xhAJzsV3WCu_g;>u=6(Q2OnzE4&K+KhV|Hkw>HTJZ*GzZ`qLyF
zgtghfHXRQ7*t9?BZPPC3v_EOu9Q2^^chK#|f1ufZx$%9_g~r!GD~->f-#*iLH)x{q
zM$mBMl_0F;-rcww)YiBV)YLc)UH7WSp`g;nzM#U!PH4Qd8XJOWjnzS<#&YPrpKjy^
zWjC^evKnbYSo=Mx5ebTGJQWnxcpN(LfsLs_zKsb%9*r^3gm-8R3bJnW3o>u?gg(4}
zqeGBZqfL-nqdBzVWgGQ^BpWq@L>pD18_&}y6LhdqJZMj&5Y~_n`d{OrppA|D0)I8`
zgr5AD#!Z3m8-4}8Zuk+1wdEf*{8xu*colf7;Td%1FE-o_TyMA$xYTeNn)6c)D}kd8
z3xR_T)6k#qXc!7?Y3K`VXy^>YTJ+@&4S~fC)q!~p<<O;PG~@-68`y#P20AqAPc)!`
zM;lHDW;7g!UVVH+YG8CjVqjQ9Od!^-_iYFc^lb1CbZzj0j=fETW1vNYZJ=?31vKro
z8}tL!8ngnH8q}a~FWDd)DB2(qD9|7Rt^0!wM*{aW><`@0up8^%2X1WmE8tiCpMW3r
zKcRvDzW!sttNJ$q&+1=55C3lc{eYYGw*s!#Ukkw6_-pm+0gLrZ0kidU(8(XE9}O6&
z9|-8K?}281bA59_U430ZRecro^9$<>1Gx2^09HLK0Bh-!>WKkJ{keeC^{1e#kE_oN
zNUKi?NUTqQ#(qS7ctA*fP(VPvAN2O!>s<q!>Ky{?>TLqB_P%Moae!gHUVu)$7IgSk
z>J<az>tzC@>m{JcFI3MTz*m1H;86X3tj`~?vwmB^*80B!Hr4&{$6EdW)P42;QuopS
zL){zb_CK$C?Ekp#zW=?t+tBd8T6f9+V%@s`THP}A{O9VX{3q*1{YUEt{js)xPhE$9
zdtI}Cb6q`j{;TTB{LAW!{0r;2(EMlB(fnz3B!6NZ0{#Efb=m&M>;8*-)us7k7C>TM
ztba^hgnvX`2)F?Lb>9Bob?*LdbxvRe*w+0QeW^3`H>ooKFF?Ca!(Y8l*<Yzn9_#?g
zIx&CIIzfNII$m%D4%Y4U-&42Ke@ET_FjK&PW9@Ihe`|mEeXsojzQDWM*M2W+pZPtl
zedLE(19xg~`rW9#>UX*JZ*T`zYM1;LYG?hXYbU`V7^)rc>#ObY>#S`DkD#Hp&abAn
z%CEe(%n!2(@@lz$IkhZ5dMyo{0<;$KJ5zhwFT3_Qm<4IIX?{tyiGH!QvEUbk)Q0#4
z)CTx@*LwS5mVr~Pv!7k9ou6f`6}SclwT6B=wYq-lwHja?$kodGN!3dGiPnmPcfeE2
z=XbF7u-~5AeVBdVx21Ng-^SX_zW>(z0SDnz%~#)dH6MLn*1Q1|;X%z4-#az;eXrNt
z1|Q*k%_ZNJn)AN%HOs!3l`vK_?K@aA=G$8{1a3l0O{Z^tO{;HpO(PfzMKu+^+?rxv
zc1=Eb3Zxo_FH%GCJyk>S#cYMlnv=e%HOG7tYBIoC2(L--4X%my^{WX7bHTO7&)1>G
z%h#sH4g3Y;8e3nz8cScT8WXS>6l-*RWop!Y#cPzoW#Frk@;zK5=DV*(2s0Xdx7Hl;
z-CVQJ=XcFc@EX3<{MUb~{^Rqy`X8_x9#wzzxm*3l=SKAla2zgF-}hOqzU{M6eH~1P
z@#^zFL)9xjebw{eJG54h`!rM!`_xqT`C!&VQFWV7UUj1nySf(K2U2y34_aN|bGn)X
z1_Z8}>XTYc^hvBnz=H^{KJF7-jq~xVPV>QR2-oUZABXBlADikBa3YMWeSGw)J$y8)
zoxzMysJ8ZzsW$TwuQmcdg0EW3=TNn(&%SC!%#!f=U$vyqrfL!IU)2KON_?(9;Qg+8
zkN2zU9bim6tlsE-r|OsY^{OA>O`NZK@4a00+Izn0xi@A{j8)z99;~|M-BWc99E#?u
zb?>^WW$&u0c`zvotH!)JRYTs)sy^^32vx1#XR8{$Pgd1>V^&2*Rf%_URe^V06$jjk
z&?>5TKo!y3rwReX!l~-Gw_O#^+p;PRJPU)WSa0pBNN@G3P_Qjzt9-mAt313#s$9Ui
zI8tTfy}!!bdsme)W?p!2uG04UU8UyrPn8n*7w@a2yk1v{c|EHV^ujERyH$t0ZdC2_
zx>B_hT#S{f&0Y(Yf4rtEe}a)QRQb`XxALu5N99ZKGU_WIcvV&2@hYpl;f2{5oXWqw
zSe2_@)XGJ0G|p8{dY!Bs^*UNP0H#KAWrtT>Ws6s2Wdryc0hQ%m-j&5(?v?pon6+VB
z$@H?Uq<EQB{%6nr=Wb|Mp7K(wJnp4fnF$7mL}j9vaAm9)Uu7hC9Q!H*ymnUlcx|op
z0Gs1irGw{>N^8&0mFD1dysXssd|IjP`JhrA%#Q1oa-Nqer99Uw#lY{FtK{>XtUTm7
zQn}9)vpl*hw|TZz{^i+JxdB{{ii&TZ#TB1C^DEwg@j<V6=1H!2<cU_?1@Gf{#Z^yS
z#YNB5igi!S{)nlV_YAL?@(ijN0|&&jqR-Q%qRZ31q76(Cvx-_z!-`5zor+TML6j@F
zo^lmzPss{8SRn!xsOOQ2GoJe^PGD|`=eCLr&&?Gn9=|IRz!3RT5$^H6BG}_qg+F*A
z4=da~?o>E?T(7YAz-*E86=ojG6-FL&6?z_+GcsDC<}pyA<k4Lr2j)mqg_uWeg`h`8
z1uys``4#&-aw>Lt&?~liU=|5lvBBeX`M(~=%fEw5l3M=GBcc42M|Al!FiL{T?|Jx^
z-}3M%zXo23effD0tMU~O)AD%_%r4O>ANNo%ANEix?+3?3qP*Qhq`cXKzq}qylYQmo
z9=pnmJ+_wTfp7AwoZ<exoZ|kuoZyaGCojuSxj!jC?*5=02kyzW@+9|*<#Fz7<xyau
z%$5haPn7$*50`s_htgH<=-ygx>)udq>5kbbW#xwMMdiBg+;UBDQmEyM?u2q#_jBcv
zV5S@`7j#cA=XFmiKLmbCWcg0_kn*kW{^gt9F-yg*?5De9**ABavQOZu7?r(p*DZVI
zu37d7j1~E^TkcY2*W5+RE`hhgQ?}xMplrc?ci9YPuefh68*%$nHsJP8Sr0fY@5@@;
zUX?YtJuRyNljTlXiQDzE0=G+L9Pn9|%4lwLWkk2hGQ<tDTKdbf-MY%M+*-@h!ELE2
zi+3w8i*_q23kSo6Rp#$TEAw_EmbruHa<a_c?P!^`TY8zf8)m!2mFc@hmT9|%l&ORB
z;#DT^=2|B0=2#{U=8Jh5znf9n5jWkk1K__Xm+f?uFWc%SRkj%{7=hBCZbwSLx$Q6g
zgt;(o+e%-#Z7zN0`n&WI7%`tqZ@IoJz2^F|^b&Y64@y^DZ<j8(UMrn(#q5~1(h=9i
z(gD|*(jIVRhD%#q`$`*JJ4<W8l&LQ*ajhyXa4jw6fG@)-rMWUo$*z=AyenqSoGCr&
znq7L#6<3-G?o487qH9cPtZR5_Bp5WlrGc&<rM|AtrJmr?Se81vnv~kQ8kAasO`}$7
z<f>Sz=PFaG1x}4nsgf&ishsP<QYp-=aotfW<hrGl&virTVeo6dmhN`>P`cgab?N_H
zFw5p)$#0iCCI7hGDESJm&H0kIF3Tk^UFJ%jf^joaa@VE5<fcnk$u;n98cNQ)RF|x{
zl$R{HVD=5SWWt42GU7rl82|_8Y)Oa9iIP^Atdd4BaS}@^U1CZ~UBXKW!N>6{VY_&i
z&|O?g$S#<bV^wm_#kAy<i$Te8aC6j3(p(fvl3Zj;;=s@mDhYStEeUoxRN{|$Ixag(
z++DVmIJ;~pv3JI7ov$Sp&L2uloL`q1fV1<kM8o+`iHh^}5(O}K)=MOvmr6vPXG;XZ
z-x)4B<lJAf&$+8)mosMZG?Z*{t}fZ=Tvq%GTpmvG7iVVi2WLw08!&p#6hC#&E`I2Y
zE4~X}PeSok=jh@~&SAypoiV$|r+C5Hy?Dmisdxe$AB*BaXXD~tXT9Q1Fnv^t8=d8g
zYn`QwtHAdWEG}~9Db8~~P@IEVKhE2Vsm_~=iB7+Z5paJ#7iT-YE6#FyS)2g|(EZ{B
zr(4A_PFIT~zyn$>4s=>5_H~*r_H@E*puu8Cr=DUvr}kniaDr-!jhrfq^_+@}wZRNx
z7b`o_ishY%#nRvhoh%k{I$A8?lwQo^gjqtd#rvEhig!5$7jFYs$g_BZlS|PrC;Orw
zU<{cSeQ+`;dgG*B^b))w#iEB!GDUZt#EWi%J;Ymd$?0Ixd8a)^E0{y%^jFcW<Da5Q
z$A5}O!6bTL)aUrBsLSzbQ5*O~w~Fc<uNGB1{#{h=h*?DoMfr}?MI6VmA{MwsJw+tP
z_9DDvQ_)#4j4FzbITjb;9P^6Oz%!y1#W@m-q8!f^g*%@7&o(+*<nNeX<n5SL<N?l6
zM3IAIaFLCpUy&u4M=nK%j&?=5j+RAQ;2-H1DLHBt$vdhRNrQzXT_o%%RwUpkSi}P^
z(t)DAj=PI?Ic_W321e5Fq74o|3V%6#F8l#r(u=~64v!1pI@~LK>44cuR|+3FTqwNf
zuu^yn9Hptk%MPQ37aRr(SHV<jE1Yv^ESz$vDI5b|sj#r$fm7J+z%1-=z^o;FVS~e&
z!WxI{!b)(LQVR<m5(@Jiq6>4tU<xdxI(Qcn9oz~L@R)20PdJzt9(6D(%mAB7qcG7y
zxiHp2t}qImCXvD*2fjjoheL(lnAzm8qtMx5OQD0qhC&<go4yvB+J7iCw0~WwYmZq@
z4+_=nZx<@rUn`Uc*J-U#+<vi8#D1nw0F0-h!bA4Gh5PK=3wMF{R9m>kzM^oWeR08W
zd(3`f7kss+6@0QM7Q6!o>O{eF`>cY;_Gtz8!Gww_xM3e&aK%2T;3D`??gcCMP6Z40
zwgofxm=$GQFlw(?Flet?&<Admd_kMNWI?mNNI^XqQilsF?DrLv*zYVT#5^hcjRkDG
zp9KuNuLTr4%$9mxfY?1NIBoZ^AlnXermh!c*j+40wOcDl1aoSpAj)pMAk1#4APD@a
z_5yFarUDPU+5#6l%%UnTu(iu8u(V?rn1M@0DA2PzTcB-sqCg#ts<Z+HyTk$+yXXQ*
z@Tvj}gzS6@`0U&Z4%=aNm2JTuJM)5_c18tT!LiaP*kGre|F4}~{tqy%g!4bx@#Vj@
zJCy$t^R4W5<Ug|8l7G+kPyTIN%)0uLf5rBF{@=E*^4Gz=x}QI9dn<p&_G<nF7+9<M
zgSHF#eYR8iUEpC2<Tu-P=hxe|<=5C^Hdb|hscl()p>1J47o03+KEsxrPqjt!iC|_O
z&p%_EnSa7ICI1-sS&{i^wjudRw*L9?wwR^mk{@AfpC4jtl^+1EmO;L!t#-bft!lm#
z7+cc$*0y5#7Pf-<Cg5%D&)2oxm9J&HHD3+vt$*|7ZNBA8+kDKI0Eg>&zM##+d|sP7
z`G>*ex|F}iW<7t0&0_vm@VUnGH`om2{cF>k_rnIWx|;Gn+SKN~wW-K^32qlR?~x5F
z@4gK+?=~1-XY;PuWanM9!R4)k=arDRU=x)$YZIC`X@l8b-g!edZh8GS4td?+e3|97
z*cj$D+UVrfg88MGS7sxVS8OAmmk<6IPaezWKpx#@cODtDz-%_<owNRxciQ@UUN*R3
zZ}Kv&pXa4oKgvr2BkX!!wDqODaO?HF5b(lg^L(wx^E|DG^4zR3JFFwm-nuEz+PXH+
z0vxg8JVR@4o~|`3PYX;jLY}hqnLGvS>^vFp#ZvP`t>g2AtfTVytTAgWAn$;+SKeN0
z*SuZej#=kzu{O=yXl=m#4F;JS_nWl>_mj0W_dR%Ig4`F@N4QU|_j4a&HktKS?k($$
z-0N2Vaxa5Z_K~}8^_shE^^Ch<g_&h{xRX}bxT97VxkKQWEpWT7rnwzfW84-i%rfid
z)>^f3tE?Ki<=~o?aSN;pxg0AFmkq`lnM<)kxkRheTm-zc4DJc5WbQGmI4;f#v(JLL
z|J8E2@m3z(7;w<+xS>{-+#oAst{<3anp_VnWv+{r9M=(iG!d?q6(85!>JZl$v(l`#
zb9Jo#;%Zv{;i`d~_L(bh`Hm}N`I0LEhT1)@pyf?2pXFul5%AQOxqB_=xH~N;xZ5l-
zTdj|~(XxZ{+p?MS6P&dQ&S%SF&Iijp&Koe-sGO&k1kNMNvz+_jui-d1EK@mGE#o;C
zEisENl(TB-&snte;>>}|=D-=ZwBn3dnsNrfXw%|!S*mi{EEPD-;I)ZzYAgjfm6nG&
zWtiP&xs#J`xrM{A+`wUh<MxF^v3SoRSiIsOV7lGsoUpjXIc9N%g9G1fg_CSC$4Ri5
z<iuED)>|JZ%%YPMWYNO$2luU#<6%+4aka?fIDr92<5*h|I2IOXIVRx2;W&C0sT^&K
z1dh4|X2XSY6fFWcvKC$(DRAN(IKmcI903bc4lkH-TAckBs+>I*3Y?wb$BA<OvJl{G
zv^bpm3$x@bcIJMw*pmC%VngnGaOJ+_zBGTI`_%kp?jtbf?&sbyznOc({7UXs@aC3t
z&zsNXu9{EgE}3KYTwm_Ac}MPqd2{Y4ICK@cedfiv-R60@9bnQ?a~sX^xpn4ea;w3o
z%gik?PsuGbkI&6B$E>=LT&B5yF3sFCmke&5UG6z^%iPoECb=iTu+z-VG*`(@GndOv
z2G347H^!VVH`4r2ZWw0UnQzbaH{YD=WA;1O6P&wGxlU$pbM4Ju<l2CFcQ@D6?0T+|
z*`-{4@b4CLHOyvmRn5k7mCP^;uP0a9tSwi<tT9&<T)eVeKC{ByBWAg|2f@fA=k7K`
za<`kE%KaaBdFi<u%#w2cHH*plVTRdxfjOVdd~)8Kx#zqFN6#kbshL^MBQwLC`(Wy+
z<=ik+%(-eNopT9%J%OB6vm-f6X8UvIF>BB4e>sz88*)ZXf94E<yZ1h)$MjWBr|FZN
zHZb^Z=G2>B$*D2DkW&dB-&{_S=|oPx>2MCm6tnp{au}w~IaJfy93nV<MLB0pxjCmy
zSvlEY_Th6fOi$;enjX(d0>3XgC&n}`C(<+`C)5<P{Cso#O+9jaOr3H(!S%DqaWXZ^
zu{YJtu>s>xDaXuICdb%RJVzhAKb{;-(*rqbrn_>KG5gPSV~(uJzd4d7UvtF30eqb!
zVDdDF*W^LYVK4!&=Ik}Okh9ZdC1)G>fRj0!Oh(v$O#0aWnqXF7Gy9849s8q61^XSi
zfn4?r6Bhfa35ER#48b$(J0{23H%v0wSHTmEV_z_dV6T}3vzJXUThN0&YvRP7GO=Zk
zfiq~t9x%~m_nN4)yTBZjVYirwvl~qW*>&I#?q`>q>|&Rg{EuA-7U55JuJKnk%lHGE
z4ldzSHqrP#8#TVgJ_APK1@>{{Wp<YF96JNN!eMrjaW6aGxPu*IjM;^?>@eeUcCc{~
zI{+L*Cfn1P%yu(I+0I}Z9%I`YXRxh|li23q8-}wDjf2>F#y)IqW6U~qWUCt6u$7F>
z*z({WYO^Jb)!3rO3Tz=T5JlNM#scg^#)sMaF%Qvr2YaXS7WOuyKkO|=n2q?E^~dNP
z>tCZ6tRLVc-er9<y1{yHbcyu_%)~|3Gou;SBcn0aeee^zSvQT^Sl5giSeK13OR<!-
zZdAZpG0I^rf~!bmO&gtKO&FbEje@b5%IY^tVD%V9u{yz9^k+32d9fOdTv)Y6n7wGp
zDmOA_l^E%<3c+DiX5|{mvRFnEEIOEsyey*80TybsoAn=D#5!fPiIr{mFYBn`H&&)0
zW;MQMB^y3vB^W+n#e&;-l@)GyffZu7%nAg<af0P-ILz`e>}9!v=h(!uH>_pZ7?!gv
z4Kdr1!!kBxvJ4E#EM0IOPqEYukFrz@(^*PjKE|+Q48vHGhJh?G@E_e+0)`GOUPEiv
zVXz<#SbGh%Si1~WSlhvclw@r-6k%;J<YWHAj7Y;h%x{L<nV$_eGe3YA`JMUN;3M;e
z!5ijN1I&(m$h>cGn|a6J8uKPNlB>+i2J_6n4JMiEU`qBe7Y#a@a|X@KY49a0m}3S-
z%wYpAbHD(zCMnD=1C-fraGKcy?qmkD&LD|dZ4kq(0E04+S!CeDEHH3ma>1jtW-<*-
znKT0fCK+r>RVHE}&pcxw#XJd4B_H#s!69a*!5(HBW>y+(W+v$WX2$A&XGVcv`Gy&y
z|BM-=|B&ggk6D)2n4bE7Gu`x8n9kr@PBLxvN0?UneM}25E}NM~`n61b{R*ZIc$ZwJ
znm&`MtWRbt>SOlhDW<gkF{XrmI#U!J%orxWei)NSKahDCOiWkiUVR7VE`2NJcJMLv
znVa=BnH%+07{9^Flw^F@7iN6X=VN@t+)Vx5j5qq*7%%lVF`j{;`Hk^F?*rqm-fPBf
z@HFo;uIk-lT++M3xS)sGn#+u3y;;Vh-UMR~oXuXwgkC#iRIiaS1m<QLqgStx(WRHm
zXa|3j#Awnx$Eepk$*9r8EY4I$nO*{;STBlE2rj2TBUjIp!P0YK(81`mV372T8F)Qi
z#yRjhl^7@VWEjWw#2Hy&cOGG+>g{JF>Fs1BV2-EW21b<bKa6nQFN_c{Jzp^VbssZ)
zbnh}e!S}qxaM4|3IO;Ak>~t~fbChAJJHRm0?P3^%`&rM>)vaV`>y|JyzyM`2lys>K
z1zkKt7Cg}73~}8IhKOzwLr531LBkn5x<QOXx;~5p;DkCdcIjF(w(FWQwt^X|#n`B;
zLjSERPyY#is4)GjE+74q?m_x{%o5ezMt`NdiT+&Y7ySviq95q@bzal&=scz01Y`6T
z{ff>N`bC}d^b6pP&eE54#_0<>L-aWv%pPr{Pv|t#M|G;{!{Cq>(0g@q=v_KAdIy-K
zXX#Bk+4Ke-9K9BN(l~m#P9(ilCzxKOgIT2>bgqsQJx9le&IGsAkWSIjrW1A4=qMPb
zQuNb0qVy9w{Pbg(XR5Q8o}sgyo~pB%o~(`8rr+tY+8^mr+HdF);G9072Wj7?2WVfV
z`+|A8Lif;~qq}NP(4D|P?WNmlx6`e(o9GtWn1xzKH_|So>ucxIb-_g?($%%k(N(oi
z(3QYQO{L3f$J3>>BkAJcrTWo@v_0tj+Rk)dZOl$JrytNZqVLnzq3;GqRe`=uTbjN_
zTa>;DOx44*U)p<V|7dTgeFtClH|>+wciMZcPqa5$n6>(h_FU@$?TOZH+9PmRFVOC2
zt<Y|1&C#xd!8%O4q}5Bipw&)W2amOewy0G`o7XC!&1hjZE1fp3MWl^rouv(e(~6_@
zXr<7)wBl*)V7C4@R?zaL)oXdsYQb-{p_OZy(@M1rX+>bUs?xYx3bY(8DH;o0SAH5r
z>ky5kwTFhsj90DAv@@E&XeTwl(XzpNeNDq@KBc8=-lwH#V)pA5TD<0YTCC<WEeagi
zaayS6AT3C<hZX=PYy-_pvx?@S`QO<Sd{{QkL6b(a(<IQWH8CspIL%BmlV+@$Ofv*G
zHk_uT8AQ|6^r5MNA?rX>)U>9_Ynswzz?0RYiEFCRL^S1SLSV}Z(|9#`X@@lr&<<kG
ztmanQ9?gxkof<!B+rXTCPur~VlD1LfG4(h2vp1+eG%iuUX{=E{Yb^X{(N0s}X^c`|
zYxGlJf=k;%eWFoEeW+1Ey$?n$mwHQsNxiN?rd|cF_7wGRjic0cjWp_t24>erQ|C28
zsk0jX)G2UmU8tiPcGO`F3+e!vwz|}A4Rva#h9b2Md|NSUqlN&rUgI#e2D5H8c2LVT
z{-Tzu|E3m!d;5vXRewXxRewfhfq{FAN>#r~C97Yc62QZqrJhxvpq^GAqMlI4Y}__#
zmU<&KQ@xs+22O51HBp^SjaR2pW5CQkLk(9yP7PJhqy~YX8%y<552t#o2T?uMF-zBt
z>Z0yIbyT;a+JmdBPqk9lq?)TMQ%%9xm7p4^3sH5|d8pc$x2wL3s;2%ws*3sss-hZZ
z?|!DrsJ){~slA|zgTs4=Dx`LuDxh|e$_FOzJoS*;Bz3>q2z4*`ydBgXYE9IwYBkg?
zYM9kqNZp{8OZlxvr~CxB_Z;P`+6l^MH5}z57`}0oH)@fTmukV3=ivFeQy!@~QXZ(;
zQ0{{5Ye2c7rbW4?rb4*_&aWipf|@X8O^uhbf|<W+yD9T(TPd?@8!1!Z|9+v2s=lWT
ztG=WRs$v%KT}qGYbxNn|B}zNEzzdWn)hSAY>IkJ4jNnd6rD`*!OtqF$0$y+tC0~_8
z;i@tyIjWc)e2&6UJwc(WW>LuC2**=U)kw-Y)nLkLFoiuR*{V*IqpCI(9QeWplvGu1
zO0uddB>}8qNlJ{WFeOrzj}nf#!>YR}L8@CR0je7*zF-i4rFg2mr?{!Sq_}`be3xRc
za-CwUa*1NCg4x6i6f>16iiyey#Son0PKvHdGet|KmZAY>aUn%nC6}V8!l1~5Uwn=t
zrE-EIp@O4`s$iCJJVj6?lESAFOyL37*qw4f#gVd4#fGv6jAH}Jb`>qkRuvV>U*H`}
zQZ}dvlYgo3l7C|MvC1y;SC#*fKdWpce*_2l3;B)mJMt^#7vvXUBHtlDR=!StsC<!p
z4}9c#@-5{_@(tx-@>ONbO70+ERBj@lSFRzifty@FUR2H@&nwf(vtTHnB~K`4lgE@Z
z$s^z?$CCS%BgnnVLF8^_%vN?Iw<$Z2Ta>NHP2eo+lWUbV$<@lr<VrA?#mObgg5)CQ
zBjkL{Usm2p&Q;z*W-I+6Gn6ok`4gF<^oC4QdPc^B%Y2)BR_QAFw9*Cg2{4*x$w!sO
z$vCAUayod;ZRBL726CcO6**1`vzznCQA#Xwgc6k;3Xbz>a-h;NvcFO~*%wUbXtIY=
zDA`RZfb0UkvkTc?$&PHRWI?tD>sg0vrldwTQBouuf%_~<)>YysYbzZhYhnhp(l)ZH
z(k8N!;xDoSc+elnGK#OrQi@N=;)<9JeS<8lc!?~ixJKp&CwiKESaFnmP_du9AI#`x
z@-D?%@(#sv@;30JIpn_-8RU(MB+?&6%#uDq`l*N`{ZLFHeFaxKg7i@_nDk!Jm-H5l
zX-CovMQhSCMN`rf@TN6M4-}P2_Y~zwx51tkB3)PHAzfA6Pr8gb)QVe3=N0~t))an_
zR=}iwOIlEPPMTAANSX$p`YLH$;R0z?VVN|nfLYb!q<)1#QjbD6sSDid22z_s6{$s`
zgwzCvHH%cMKp|BtprlIhtdEjP71Bt>3W=mb1<bY%C2<t|NjVChBo;W=wj`Q@If<fR
zNFsrGtx7@^6i8<kq)4a1zvd%lD;y*pQ`k+)!YpisjifaBpQIG|FQg=Jv0sql<R6n_
z<nNNAz{tKx3X@+Y1<TKq0>R53Ci%+ulDy^HNuKhUon1|Gl`kbZ%NLLw!O^CXY~%?f
zEBP}d3ox}aNG9@0BqRA4k^%VI0VExHFOrtL3rRyBv$ics%JRk}MR{G4Jh<D6Bx!kR
zlBB#SNgNFBLnLAOJtRT-Z6tp1xc?;`k^4$IB=??lKn}CHpOALT-6QRkyFuCxPWKvV
zi`)Wfv)mMEBbeQN#9wk9#Gi6a#2?^yml40n6%aqk<q$u}VU{<M_(tw5@s(UQ@ddcv
z$;8KUvBZaR;l%r3e0vjb%efM7%GndIgZFJryey|nyeOwmya4vMG;vi<l(;M>KwQKe
zaJjw2S-I`RX}QhBNie~`5l3Y|5Qk-75eLBszentqy+Q1jy+rJk#jNlJVyo;Fu~~M6
z*a&WT2eDSRiC8ULL#zZtypUKbn@cQ~r4tLm6F*Dj%4QRDWiyFvS<DuXCDLWXiB#D@
zA{m@<S0Y~4o`}d=63>D;u1h>At4_?8RU{q*e_WK9Da%hxmpw#G#Vm5!ZNwzmO~eG5
ze~EG6l7ApZ$-E*)$UGs2fl+>g7$kFv7$CDo^aHPais&UXLiCX7Bf808c6k%gNv4MA
zAX7%P1IIjvXeC1<TFMZJ=3ts1CmPFS5DjILi2C50hY_`90*IP2UPN^n%sRItD$7_9
z6=jTw^5CAU5oKf)h*C0AL<um^`G_Ji2Z=&5yNLprhc2^`$Rquecv$)i@t`zjqrV{T
zlYUIxBYl^+3!L<e#BI{6#Q#ap6aNA;eVDjGx|i@<x}ESZ`03SzAJV0SZ_@dMFVdK$
zP9=Ph#uMI2pC-HkS3RBZQaX|FTsoTY6pVF$!b53K!hLCH!d>vz%?UT94GA}-wF%e2
zUY93al9nX=EiFtq4-WeQ!iw}R!m{-L2#a8{|3jFS`b?OXdP|rDpZy_WOzJjaMCvMG
zND8ysmkE7RvxFY0aY7fk?cIcSsa8U(R6U^?4EJI}y%d*FE5#(#fai`7Dx^*l%A~Rg
zB~qB}9#1HgiX`Mq1rxa7yt@<FQjP?slr@0?=DR+DBBe<nNhuQu;J=F#5Gg^zS*at0
z)0hP>wVjYHwV7~S@)zMKxbPnc8IrFEX_8L}DPY9kAS6m&BE(Cs5n{oMpCUv_ju0Xw
z`v_r@m>u6l2$HNJ1WJ|>{K1jWA$UvD2%eGzf(MxL#|bWy83ZTEB!UC@@?iv9$pC`2
zq!+<b60_#*2xgKN1QSUkf)Tj$Y6N{r1%j@m6hRvddOm`N<UxX(<Zglr=Fv-TBq&Jy
zLy(vFOpukpZ2IQ}Nr{I935nYTF>vZH5QHR_34#){1b#5<2MI?cx(SCRS_uciudgKR
zl_)0ck>C<`Nnn;enXpX)A#9a6N!S9eeJWw2L_A@GL?r$<827&Te<a-TKO`LR-@v;!
z!GD&}!+(^}z`vJJ!oQV}!M~9Z!@rUcz`u|<jDIGv7yndZJN~i6X8c3(U-$>&-|+Xu
zKj80(zrx=Ve}ca$eh+_L{09E2_$B-m@iqJ<@df<f;*<FE;=}lL@m~C@csqVsyb-@7
zUX5Q6FU8M^=i_I^+4yO3Dt=NNj~^F5jUN*~h9416#}A1o;s?c}@%`eV_+D{;e2=&%
zzDwL0-yv>;Zx=Viw~8C!o5i*8P2wu}25~ujowx+PMqCJAEzX0l6yJ|87vG656W@X_
z5&MHL68nKK6#InF7kh)}iao<~#2(;t#BSnQVwdquv2{FMY!Octo5oYbM)4%EemqgE
z6OR{b#v@|2_;X_A_%mXK_)}uJ_>*FEe6|=7e@yHw{;1e-JWebFpCOinPZx{9r;3H)
zlf?q?|G8=S1ThzUyqFz6R?Gq)EoOv|64Sv)h^gVj#1!zMVp8~EF=2d=7%x6R>;T?R
zY!}{F?0<M~u?=`n(SPtBqMz|@qHpo8qR;Wpq7U(oqPOu5qF3>Dq8IQsqDy#d(HXp@
z=osEYbO3KA+J!d}ZNVFh*5M6BEAR%QMR+|?4qiu;f!7u#;Wb6i;Wb3F@oJ)(coorP
zys~I4UQsk0uOJ$TmlO5I%ZR$-rA6)WlA@M)2~lIbn5ZsZR8$==EUJJP6qUjYh>GC(
zMEUT%q6hIuM0ev4i*Cgq6y1p5FY*(=Pvi@JkH|axZjl%GogxqMJ49~dw~1WE|4-xs
zev8O5ezV9dev`;JeuKy$`bVT2{Uy?h{uHT4{}HJ`zl#*1-$Xd*7ZC>fS%ids6gh`}
z5IKRq6TzWxMN-h$B5~+TkqGpKND%r=#2bAo;)*^Nu}2??SfUR^jM4idy69aIb@Yyi
zB6>?i8oenZie4AtL$8S(M6ZbKMlXqMMK6kML@x;cM9&L<LDz)ep{v3#&}HFA=#uaq
zbV2wkIxl<yofTe2XM|_bDdBN+Qg{#@7w$&Kgj>-O;d*pfxDp){E<y){IcT3S1ML+i
zq20pg&@SN<XooNkZ5K{KTZQA$7U6KTNjMN~6!u2zg<a7)VSBVj*b=Q4HbyIjb<ql8
zb+k-a5iJ##LW_k(&>~?zv_SYEnlHQ?<qB^_Il>#!T%n&RTj&eQ5_*d=gr1{xp@%3{
z=r&3bx{8v7E}%rAWfU(oi=sl~=sBSQ^sG=9dRnLjJtb6!o)oG;vxSP#<3b$ts1O6q
z5+b3QLTAwop=>lwC=*Q;N=8$JV$md_a5PaU5RDh|M&pEB(HJ2+G+M|4jTACMBZPF&
za3M7`R7e305t2fKghbFlAzsv9=m6>`v<vkW`XA~ov;p-J{0H?A{EWH_zC~RHpQA2<
z4^U^pTd1Sp71TlSJZdMngxU(upf-YIsFmOVYAM)>nhQ3gW`eb-iC{TuELeyd3Fe{(
zf^<}0kcjFEo<Vg4kE7ax8K|aU5~?8>gQ^LJp{jxbsEVK$swC))Dhk@73WDaSoS-2p
zE2xc13#y`0g7T=Opd>0TD1?d$@}MGu`%z)Rov4uD7F0ms56Um_1LYI=i1G-$Mvn+Q
zMGpzwM-K|zL=OmDM)wJ<qk9Dw(LDlF=q`Z~bf-Wcx<jA?-6qh4ZWX9Ow+NJ>e+lHH
zn+4eDMgc0iK>&~Z5jc(f5;%tZE0B)-6i7sV2t*;@1wxQ-0)EIB0T1M}fD`gbzy|ps
zV1~RG&_~`0Xd-U}l#$m0vdAj|apZ-7Ao5(`2=Yu|FY-iSJMvgyGxCW47xIAr8*-oj
z19Ff56>^9FF>;&#E^>?iI&y>mB66L76}iSgk6huOL@x6WA(!}jkiYrckPG|`$a(%M
zWSzeRS>?||R`{97GCvtv<VTPN{*%Z&e-<*!pNh=z$0O7H5y%vO5Hi8<gN*aLA!Gaw
z$Oyj`GR$v`4DstC1N`bpKffZ<$1jca@{1zf{QO84|3Rdae>c+3zZGfY--xvG{X|;$
zz93C}?~q2m=STzJL!_SXHd4!X6{+F7fK>A>Bb9tJNCn>*QqDJkl<{>TC44PNF<%{0
z#8-h7@)aWae7Q&-A06TH5fKjGStN%q8)5ThAS}Klgvl3!(D}j;8eafH<?}))e9j1o
z&lVx_nIi-~Lj=#KjUarg$T>cF<Sd^Aa)wU`InBp|oaEb&oZ#DuWb<u7j`RLTj`Ds-
zvUootINsMtCht=uo%cSH#(M)v<-LTY@U9`rybDMo?-Y{2JA%aX_9Ah-?MN(dBNEM9
zjYRR5B9XlLNCYnn3FD<8p}Z&(!g~q{<~@o8@undGyzz)XZzST!8;tn!`XWBO?uZw!
zBjU+xg?R9qAnv?+h#Rj4;>xRpIP=ONPQ0RsBQHPVz<UU>=iP(Y@@_+HcsC)|JU<aD
zo-c?c&pX6|=LKTM^9V8Jxr3PSTt$p|E+9rc%ZLHbETYddj_C0WAi6wVhz?H+qRmr>
zX!2Ab8azdaI!`X5#zRL`d5DM#&sjv7CmT`Z$wU-*k`Q^G7(|XI43XstKxBBl5NRG~
z<o~SQb9XFV<M8=|oY*>uZFX#ToOC+rG}5-sLRaP3wr$(Cc^%ufG5b3AbFbes^Q>9(
z&(wE)-a)OZUAuPGj_zCA9o4s@JF;(4cSPTu?(n|p-C=zbx<mU$bqDti=??1Kw|hWe
zpYHyBUAz1Bb?65BV|E7ye(m-TeBbRC__EtK@KLu<;GJ&oz-!%Jffu_y15bB*1Rm*j
z3*6W38n~m|C2&)>bKsh8r@&?1j)C*L`vlJHb_kr@-8*n>chA7#-8}-k@jrnu{yWfw
z{|eOLKLcg>k3a$bJ&=ii3+%+d29og4ferYlz-s(sU<v*qFb{tpn2Em&Ovc{^#^P@R
z!|>OE{qa|Ue)!8k5Bzzc6aFl)C;l|xJN_i#BmOwxHU22zDgH3vKK>x!27W)_GJY@M
zEPglOIDRMKAbvYw7k)Ef3w|SD9ezDv1%54H5q>pbHvUh*RQyW7c>Hp}Nc>X3VEkf$
z9lsD@!OsWi@N)qQ{A_>-KNG;gPY2NOQvqcBWIz*sJb;KF3n<5r1{B~&0<!SK0jc<*
zfO!01KqP)3APC<d5P<Is@WS^7xZryNdgHtOf8x9RKjS<7-{L#`pX1y8AL85mZ{b`0
z|G~HTpT{@*pTsx$AI3NO@4+|tZ^PI7Z@}02ufo^*FTvON&&5~!PshRTqxeey(fA7g
zq4;ut3}5DN!<YIS@Fo5#e6ha-U*yll7y2{s1^ylQeE$}Fo_`%a*S`Xv<6nf&_Rqm*
z`KRME{S)yS{!#dJ{}6nde_wp6zYjje-wmJa?|@J8`;AZZ`-)HSdykLzdx4MhdxVem
zyMvGMyM~YUyNHkSJB5$*JA#k!+lLSL+kp@B+k_AGTa6F#TZ#|%n~x9jn~4wfn~Zn+
zjlprhVL0a3jobZT9Q8Bdh@TpV{iFaNhy0kh&5wdx{aSI0Up;R2tHMowCAiTq7dQB2
z;CjC#T;~^qYyHA-jbA@p?dOZD{M>P+pChjD{R4c%<-Q+qneQuH>iYzj_}<0EzSnV)
z?<HL5dj=Qy9>e**`*EJ{PMqtz8Rz(}#o4~gfCV_qcNWg{oq~7yj>8$g!*ROrK%C}_
z;8b5T-s!8wDZVni!&d;X@OED+PWC0?ZN3dS$+sGB^)1C)eDm>U-%Py8HyLmAjRnH-
z2H*a8y{{i$=j(yj`a0o6-=27l&v(4q=OgeMukv|{SNhz;D|~L?<vy43GM}?}sn2n|
z#ODBB?6V8lf*1L$!wY?u;{`qo@qC}zc%IKxJlAJDFapo<8H8v1pm>&#1t<7u@k}2%
zp5Y?|*m$}R4NvoF!&7}4@f4pLJlUrVPx8qJ2za7T3ZCE-hsXOw;Bh_!@K_&zz!Q)0
zamJ&4dg4*uKk!KJPk4m)8{jD(?tLE*^S+6PdSAgqywBmm-p7H1c#!vQe1P{>yubH4
zyr1_9ys!5nU=AMWJq-`=9*_HbkHr1F2LpE8*V}^oc<XR)Zw2n<EdtoMr#B7v@FwH#
z-c7ihHxVeqUA+r%7w;_G**g_?@{R){a7XVTypMMP?%?f-_x5%Mdf~mie&Rj7KH)vQ
z-e7;co&gWA-(I({UtU+RpI+yH6W9;0L)dq(-Pkv;t=Lzu^}tH(i`OFTv)3H#lh-t0
z0`}2sB=*5;F!tWd4p^~wUV7}UmjZj^B?36uYcD$X%8QJ>^lAc#*bA?6?73F~_RK2_
zNX4Fd#bZyrBCy9^K|lcZ$jb|R=;e$(@aly<@cfD0_xz0A^L&fl^?U|A!0ve7!ft#1
zgWd8x2b{oedLF`Vc<uqVV%I&_W7j-aVplyE19Px{Jf~q-JSPC7u*;r<u}hwI?4qX?
z&|?=o71()C5x~LDdD5}7o@DHdXA?lgPJ5PPr#uUQEbOFbDt5v%9*D$_dj?_0JOi+!
zo?d_pcEqz6cG%-5@EJSg@fJJi@eFu?9q_n??f3WxIEU@?IDzf;I0Wp$_IPZ?c6+P`
zR${w67Gpa-<^a>M9Uc>~?H;3m!PqtrJGRxs3h1#d9tv!;hX~+cn>^^)Mh`O3gl+I3
zV(UH1fdXuuM;5l$BNd3p)_6o<t385%0Bn_q7q-&F8R&(raQ_K>#+JLk!Irr{10G;Y
z-EUz_+^+!Vu*L2tfJ4|K_ube+_pQKsY=QeqY`*&<U=B9VeHt(Uo9jLjo8vwhuw%2`
zt=KGg9iYHwx{Ck~Hp88UO?M{)P1rPdB2b1+buYlCxMu;W*kt!OAOf4@9)wMF_Xj+&
z3GU87FKoQq4{V&<C*Tb>*6kT^9~<L#6S#tnb~}fSayt$j#74U92DV}&+}2^k-BtjL
zuwia<fT`F}xADM8Y>3-nY_J;&Sg=8EIzWL9bQ1z>tlNzSkTKk?5yRYSfHKVPRsaw%
z)GY;w!w|P{U;qZY`D2iqC*XwH+<Ia**B_YG^%L+Kv$#G5?qg=xo4{qv<a!o3ju~AK
z0=qDS>lRG!x(--@>0B2AvoWpfRA3yYaUB5+!ql!PV8&FgT0o8|U4;M(Q@B!rHcal?
z2vlP-*HR!Kle!XsWK7~33xs20*ZzPXCUW%voG_tl4@~It9TT{G1YTo&mnXnIjOTI#
zxQuaK&H%?Sj>`dH7shtk46MaiF5vTOmjxKpWfm|67>9Ma3<m~c3>O42V{{h{Aj4=b
z0)T~4T{;00*6Gp!Q~@Oz#U&5O#5!D(fEcXZB@F0~kzITNcdX6D5$J)nIe)`Q&L4nR
zSgZ46;4aqUd>yz1oW`1+j{^I#Cg+{NCalqU4X_MYfHgSJ1SVtk&SQaLSe<h>00Snh
z)>#cmF`_dcU;-4Z#<>-!$Euwxfnu!6ITy$P60u6>Xdo1;aP9~A0B%^hb04hS={Hv9
z^c8pyyu?bK9szfNYgmcXMc@=zigN_m2kgL#oHhchu|lV%z&v0ER^T)V7y}H&@||!1
z0*qLmlM0YvxlTNQ0d!zFPAxzkP=RGT6#+RwI+o>>07PK~rw||z@WwKoTmc6x)A1LU
z;rIo32Rz5p9UlU>fvZ@W<9XmDa2QK<+zV_2Hee}^tANG8TrAmfIxrC!g(W!-0WiRZ
zB|7Q>B_IYkSb`%RXa}0Hct;{o4isW>j@dve5Rb(=Mgl=V0N{niIJyA6u$VqSvFJXZ
zfj7W2EUM1~;1+NNIEO{{IRP93c4HBJwgT&c6~H1ayw4n98ZaIhiG}qU4A=n+7TQM#
zC;%bA#zOkg05Z@B)L_AV%7A=;0Hk0+ed2&{U;yBc4d~+mH~~Ge0S-T~{th33*T7TY
zKGx6S25=cT3mn7xIvfCY0b78zSfImlU?DIIm;#K$0vtvF0|5juWBv|WKn4f^7SM_L
zIgo$`pc*Iv@-SbAOdtt}0m6X(n2&=m;0`!qKE3|{-!SjqAAncDW8f}u9rNma2{;WL
z1@;3wFwfqbfHlA}U_LMtn2dS!9s>*mx&at4V(z`wfE3^XT>u4W#oT(=0hK^8kPD;(
zi9j^w+B*d33-|zTfCJ{*>o?}o>nrdMcmX^D?f_ST3z&1SQ@~+hFR&fh2&@8@0P`@X
zUekezz-VA7fB`nZ04OoXUSfa?Fo1TT8K?y+fI_TKuWTR<hzBBpU?33i0$hOJSf8Fh
zF^8U?fw#bO-~n(8_y;%#oB$31dw{K2@1E;{mB1ok4loUv0E`3%19rdy=l}&E!g}>&
z12ljPGyye08BhQafD|AOhyVrv{(vXo1oXsu_4tAH?C}YB4Lk+z12=%nz**opZ~)i^
zYys8+%YlW!Y+wp74j2Ip1Q5UsXaN}@09ZgLKmr<oYM=zj12TamAO;8n`UAdzJK%`*
zwEy}4z2El#uYTG8-}-6)Kl@?-Kl^U~fA-D(fA6dPfA5R^fA6#XfA5q1fBI<upFY_C
zr}y^%_Rju4y|w?hH}?Pb+Wy~O+5g*1`+s_2|8LLj|LK|iKRvbow<q@h^w|EN9@+oX
zL;HVvVE?!K|EqiU|8&>>Z+HGzx9$Jwmi^yu{_TeSKV7%~+qJ)4wg0Do?EiM<Z<p==
zcIj^y?f-V+Z|Cj*cJ6Oy?f-V>Z>R15cIs~@?f-THbo_6}?EiN3Z%6D$?1%q$$o_8!
zK?nY}-@f0z?{9nU|F#FT`)|AKyX-svw!^-|z8$pfZ(HqK?OXn~*}mDn3AFKV8|)kG
z>p|;4YyY;!zQ(>9wCZmw?JMmoK+8ePKubYO{<he@*uDs~5VQa^A2bg%7c>Vn8#L>0
zGwn0&GeFZp(?C-}Q$UkJlRy*g6F}oZ<3M9UV?d)pqd+4;BS6DJ!|X#rLqLN;gFpj8
z-F6&=f&M*E5MqZx5Xc6yf-H73$OJNi40b(82h!R#AT>y3SArBEIY?%gf+QfZT?7)^
z1t30%XXk=AAhw+aV%obv3=rK;15xdrAd0;M)D9xs+dw3HE2zcZ3~I7Bf*S1gpgMak
zh-j|?RokmTmG%lyxxEZjYA*p5+lxSj_5x78J<pyC%CTpIvg`y<rac3cZcnqPf>P|s
zpd@>uJpmMNj|0WpW9-qOD0`$m0u*i!1BKc{?7^TQ`v7}?P(OQLdmt#l?r--4`PzN#
z-XJf#r`-eOZg;c0+Fd}-b|<?dsE^&j-rL>_)YIMr{R09!T%$kHAE58(H}os|1@syH
zgnmRnfZn6;(6{It&};M+`VxHsdX7FrpQ2CD$Dl{(L-YZ9A9N4Bi{3$Rqqjge(HrP>
z^cs2<^bdLky^LN$FQOMf=h1WMS@aBg8a)L%iJm}@qsP#r=n>Fi^bmRwJ%H{<_n~`1
zd(hqJE_5fl1Ko~p18qgOpqtT6=tgt{x*lDJt_7_@SEH-YmFNm|Il2s8iY@^yMi-$A
z(FN#ybRIevorBIsXQ4AeGtlYiG;}ID1)YpeLMNgV(DCRvbSyds9Ss_VjzmYG!_i^r
zP;>}77#)NTM7vQO#lY!_q6iA35NboMs0B5HOsEkxpn6n?YEccUMpdX1RiJWIhDuQh
zDn>=95EY<&l!tOr4$4MZC==~M87Lj4p;WXJrJx;XJ4!~|P!igTwxG>u6WWM2p!H}S
zT8k3V8nha%L@Us8v<xjpOVDDp2rWbl(0nux%|&z2Y%~icpqXd}nvSNSsb~tCgeIa1
zXgnH+#-cH3G#Z6Qq7i5~8it0VA!raf0PT<VL;IqEXaMSu`k}t459*D2q8_L_>V~?a
zE~qo=ggT;qPzSUZ+7s=8{6T&rzmT8E59B-Y75RdEMm`}Qkq^jw<Q?(`d5ye6ULr4$
z=g2eUDe@S3ggitZAor1b$X(<%atpbM+(51)*O05o734B<3Au<|K+YrQkTb|><P>re
zIe{EUjv_~p!^k1zAaVfNhwMf6AiI%W$WCNCvJKgaY(X|78<7pjdSo547FmO=LRKOx
zkmblSWC^kuS%fS^79jJGxyT%3HZlvDflNoHAybjb$RuPUG65Nnj77#Eqmfa_2xK@i
z3>k_HK?WfMk!}P>><Ee=2#nYeD`G*+h!HU$dPIk45H+Ggl!zRWAyPzwh!7znK==q3
z;UH{;g>)edgpSaVPK1JVAY`NsAt9|uGtz`KBK1feQi~9gYNQIOM9Pseq!cMZijYF2
z0LepgksKroAt0GZ29k!PA}L4`l87WAaY!r@gG3>bNCXmwgd!nG5HbMikMu<XkpRRG
z@kM+PFT@k^K->^l#07Ce9FaaqZ=@H}6aEALhJV37;P3D^_zV0Q{s@17-@|X=H}Grt
zCHw+@20w+Lz>naE@B{cBd>6hA--2(#*WqjMRrm^g8NLW#fX~Bc;WO|l_#}J+J_a9!
z55tGxgYbTMAG`<N4ex??z}w-i@D_M8yb<02uY=dZtKn7fN_aWE3|;~+h8MyM;Q8=e
zcn&-Zo(WHfr@>R<$?zn20z4ib3y*<E!6V@j@Gy8NJQyAXcf&Zi%%d<2L$DRLz-HJ8
z8(<x*h1IYMR={#t3QJ%SEQI+m59YvZm<e~mbeINHVG7&<li@bF6>fo>;6}I}u7ini
z4O|6R!sT!&Tml!tg>XKc2j{@qFagel)8RBY1x|(&;RHAij)kM)C^!NRheP3DI0)_!
z_k#oB0N4-qg}q@f*aLQhU14X~3GM?sz`fv}&>!d*^b`6HeS^M0pP`S?2k0I226_#>
zgkC_;pr_Dd=ppm~x(D5bZbLVr8_+fADs%<93|)lIL+79~&}rx-bR0Sc9f1x*2ciAY
zK4=fL8`=qNhqggmpv}-mXg#zJS_7?uRzl06WzZ665wsAR56y+<K(nBk&~#`jGzFRj
zO@PKjW1-Q|C};#U92yD@h6X|15C(3R2n0bk$O4%lBczA4kOopg3P=t~Au%L^1P~A6
zLTrc$bwPB93Uxvq5E*KNTA^mB32K1qAR<%)RY4U{IaCT2Lq$*lln3QP*$@HBfYPB<
zC>ctE5}-IJ28xCvp>QY+3W0*4{!l+C5b}roARovJ@_^hSSI8N1g!(|ep`Nxsw%@j&
zw(qvDwlB6%why-Vwzsy|wwJaSwr92{wnw%Hw)?ibw%fLwwi~u<wtsAwZI^5pZ0Bre
zY^QA}ZO3g#ZHH}#YzJ)nY<q0GZ98q-ZCh=dZJTTxZ0l@mY^!W5ZOd&-ZHsLSZ3}Gk
zY;$b0Y%^@rZBuQNZ4+(dZR2cXY@=)=Y{P6rZG&wCZ8#WCAU4=$vsr8=o57~DX>Dqo
z(k8b_ZDO0qCb02r92?8lWn<WAwoY4zjcg;?T5Qd>Mq9nD)>dPyvQ^m1ZKbwiTcIuA
zmTSwlW!W-q>9$l`vMtdTZ;Q3X*rIF^wlG_WEy&j2*4Gwj^SAlhyltK~cblut+2&|-
zu=Td}wEnUFvi`7svwpFDvVO3>v%a;yw!XAJw?4H#wm!7px8Akhw%)W}w_daUW4&y>
zXgzN|Ydvi}X+3T|YCUW{Xx(q!Yu#<#W!+)jX5C`lWZht0XI*1mWnE!iW?f=kWL;pL
zXPsl6Wu0N2W}RZ4WSw9gZyjqLZ5?SHZXIeJY#nID!N3Z!LRPEQY&BZ-R;^WSRa)g%
zsa0$hTKQJ4m2G8O8CIIL)7oJrTS?XyYm>FXT4yC%tF4vRa%-uz*ji}Kx8_>2tpsa^
zHO-o0O|m9f<E$~(C~Jf@%o<`HVC`oOwEA0pt=?8otGm_J>TGqiI#_#Idsu#3ep<d;
zzFIz8K3d*e-dbK+URa)4o>(4P9$4;K?pSVFZdk5a{;^!PT(q3GoUxp;oUk0T9I+g-
z9I))O?6K^!?67RJY_@E)thcPSthTJQEVnGREVeAP%(Kj~%(Bd|OtVa}OtMU{jI)ff
zjI<2547Cil47A`Dy9Ke>EEbE&VzB5e8jH%Jut+Upi_pTia4l>L)55S&Efh<;rOnc6
zX|^<4>MTS{wWZQhZYi}CSqdz9mK;l#CDW2_NwFkZ5-f3+7)z8T+!AUDwhXZJvjkfF
zEIt-5i-*O{;%srWI9PgFdYFHkf0)0SznDLnKbYT|Uz=Z=pPQeWADJJR@0stIZ<()~
zubQuzFPSfx&zeu0PnwULkC+dc5199v_n3E@x0|<`H=8$@*O}LtSD9Csmzo!w7n<jr
z=a^@iXPBp%Cz~gl$D7BRN0~>Mhna_%2bys(Y(~sBv&C#O8_Zg>+N?Co%@VW7EHLxT
zY%|l$Fw@KwbGy0C++uDrH<;_pHRdXFg}KyRY%VnCn{&)r=1g;%ImMi0PB6!sqs@`#
zFms4G$lTu?X!bYzn!U^(W;e65+0pD^?rHjC`epiV`fB=Y`e=G*dSiNJdTx4ZdTe@N
zx@Wp$x@o#@x@x*?x@bCYI%7IzI$=6$I&3;<+GpBh+GW~q+G^Tl+F)8|T5VcsT5eim
zT4Y*anroVEnrWJ5nqr!08gCkF8f6+`8fF@78fd~zs0lV%O=gqPq%&zuN|W3qHHl0D
z6VJppF->$6)kHCoO(avZsnJw#BATjA6{a#%iK)<(Z^|)cnKDgjrW8}6Dc%%giZVr*
zLQTP@{-(aB0F$rD+vH(#GdY_aO%A4>#y`fN#_z^2#!trg#<#}T#uvtC#>d8o#(Ty)
z#+%0L#;eB5#*4;t#xur~#^c5##zV&a#=XW}#vR6O#?8i!#&yOu#+An9#wEr@#`(s%
z##zQ0#;L~1#tFu8#?i)+#$m=G#z96LJl?=Yo6&4E8g)jEQE8MLB}S2vZ{!+T#x5hx
zNHMk>NyZjqqp{vdG*%lcjAh1RW1%t6m}4XuGmNRmWMhIc&KPZsG=>?2jRTB*jR8hq
zqqot+=w@^_IvRT$dm4Tlei*(PJ{vw7-WlE)UK*Yoo){h)?i=nHZW*o{t{N^IE*Q=k
zP8&`djv0;^4jT3u_84{=wi~t>HW}6%))-b9mK&BD78&Ln<{D-hW*DX#CL1Og#u`Q&
zMi_<}1{=B!m;o_B28+RH&>J)cr9p0x7(@oXfn#797zUbwVjvqxhGs*9q0Ufas4|or
zN(@DYd_#^Q%aCD6Gb9@l3~`2NLxdsB5Nzmg=xgvd_!ztl?gm$blfl8zOaDjzQ~zE6
zMgLL%UjIh_QvY24ME_8KUw=n`Q-59mkN%SWg8r=jl>UVNsQ!?CzkaWNmwvl`tA3My
zy?(8Jm43N?seX}uzJ9KLmVUZ^ihh!Qync*+lzzB=2w1L%>rp+Vx9UxLy<V$V>E(Kf
zUZm&iIeM0!p{MFQ^kjXjzDZxNuhm!UEA(ahVts)=SD&rV)Til_^@;j8eY8G8AEpo1
z_tyvN{q;V2PraMoMenHZt?!}xt^1+-s{5q-pnI!(rF*V>s(Ylnue+nWsk^TGM|Vkg
zUUyb^N_Sj$M0ZfPU$;lMQ@2gGS+`NQPPbaOLbpt}ShqkoS2s&HLpN17NjF|MMmI_~
zTsK5FP>1PI9i+49j5?i8tyAh`I<Zcm<LcPDE*(ur(UEnnx@KL2u2xsAtI(C|igg9L
zTwRtfLzk*c)+Oj-by2!-U5GA7*H0Iq^VNCj+;uKGC!K??r}nq@hxV)XllFu5t@f4n
zx%P?nq4u8kj`pVZn)ZtJqV}BjwDyGdnD(&tfOfBTmv*~$i*}=Sopz0OrFNNiv37xW
zu6CAox^{|ol6JgyjCQ1Un0BzXTWi<CTC3KqHE6Y3l~%5mXoXsymaXm5(zFz9yOyMF
z);4Hswbj}RZK<|Mo3G8$613^s6m60=UK^v0)P`w;wf(h$T0gC~)<f&6b<#R$duo1b
zerUdGK5IT`-fCWHo@<_H9%}AsZfkC6u4*o8E@;kbPHB#7j%W^Q_Gxx&c4)S0Hfh#t
z)@W90mT4Ai7HH;bW@)Btrf4Q=#%V@tMrej=25E2&s(~~XjZvf1s5J_WR3p;xH5?67
zL)Ua_+BGCiv!+2)tEtvhXi7CjntV-;hM-B;q-YW~ahhmNgeFuIr0J&#(D-V+H0~M~
zjiaWwric2M`n&pz`h)td`jz^*`ic6X`kwl>`iA<d`m*|h`mFkt`ndXt`k;EBdY5{;
zdW(9adYyW;dWCwadXaj*dX9RgdYXE&dc1m!dZc=oda$}1OpCy3tJ<X2t2JtcTB;VQ
z`D%`usivzt)$MAMx=CHHCaSB{<?0f3p*l~Ut<F%Vs*}|5>KJvTI!qm`?yn9|`>MUv
z?rImcqq?`chw7*5o9eUbgX*p7mFl_biRyvsuIiTRy6PX*CDnP=Y1IkUQPm;Ue$^h;
z4%JrGCe?b?8r4eGGSwp0eAOJ)Ow}~iWYu`p7}ZGCFx6mHw+dB3DvQdf(y7!cxk{oE
zs(324ilL&aI#g|{7FDCFR#mO4P?f5RRC%gwRi-LUm8^<a#i$}xVX9zNKUILrSLLO0
zS2?TtsCp^?D1RuwDnBXTE8i$zD4!}HDeo)qC~qjQDlaQ9D9<QQDvv1-EB7n+D0eEi
zDK{(EE7vGjDwio2Dd#KaC}%3CDkmw&E5|5DD2FNsDRCvDv?<L>gHoeZDrHKslCR__
znM#_Hq9iL@m5s_eWsR~@S*k2j<|}iQnaVU}vNB#7ql{FBDT9>#lmSW~rKi$O>8x~6
z_Eh{<d{=x?d{n$uyiz<@JW)JQ+*RCCTvJ?8TvVJ@oKhTD99A4q>{aYiY*TDjY*4IG
ztW+#hEK<x@%u&oxOjS%$j8lwOj8F_w3{+qWSYcI|6gq`kp-@N^LIqF3QZN)$MZ1Ee
zXjarKh>9vjnW9*cugFml6lscNMS>zm5vd4M1S$F{0u(+9Plc<(N#UUAA^#=+F8?h5
zAb%r&DSsw^B)>1eBflZPD!(K@FFzwcAwMcVDBmaFE#EHRBHtiiD_<pFCSNR{FP|fy
zDW58zBp)XqEgvBtA|D8*-(a~_Zj|ffD!E)PkqhKpIa5xTQ{-fMtGrQOC$E-Q$V=pf
z@;rH#JVTx$Pn5^XqvYZ8V0nLefZSK^DR+}Q$sOc9Wxr(KWuIjqWN&0IWlv>~WcOsZ
zWjAF1$S%pw$xh3T%Z|tn$o9&1%C^Zi$=1u($X3Xf$`;Dz$!5u>%O=Yv$i~P<%7)4Y
z$uJorv&u{|olGs0%Oo;^j4NZx=rW3oENhW9%4%iRvT|98tU#74BgoQa$+84lj4V<X
zDhrbJmHErOWgapYnWL<i^pEt1^sDrv^qusT^qKUr^uF|t^oI1R^pf<v^tAMZ^oaDJ
zbgy)mbenXObiH)7bcJ+@bfI*vbe43Qbh323bhLDYbcl2yn4W~C7O7FHl`5q&sYuF~
zvZY;8s<d57k~T@}r8Uw@X{oeOnkUVYW=K<{iPBhUq%=$#B<&~lmwHP*q%KlNX)nod
z$q&gF$w$ds$xF#I$s@^q$!*DX$v={dl5>(%l4Fv?lKqlBk{yyQl8utJl2wvrl0}mF
zlG&2!k|~l2lChGJlA)485=;V1tP-O{Cs9dc60w9YVN1FsR7typBx#b=OKKz)l2S>b
zBv+CpNtYx`5+pH_2uY}9fFw}jC-IWFNt`7Pk{;q;;&0+l;`id$;^*Qg;s@e8;+x{D
z;!EQ5;?v^e;v?b%;yvP>;;rJ1;&tLx;$`B+;`!p);u+#8;tAq0;*sK^;(=mJ42vyd
zqgX3eilt(am?vh58RAYcS==ga6xWKY#O2~*alSZ5oGDHfCyL|5QQ|Ohu(+StU+gXR
z5W9%`h<l2Di@u9Ki#~|nh+c@Eh#rdWif)RoiY|-Ji%yG<i;jp6i1vtfh_;G0iq?u&
zik68MiROuBiKdGti^hvai$;ish`L3n2ojk^dXZWr7fD0{5l7S|qKP_0BvF&7UQ{Eh
z5S54uM7bh@C{2_kiW5bP!bQQNexd-8kH|yhBI+aRCHyV?F8nNfFMK0>A$%fyAiN{I
zDZDDYBs?cPB|I)XEZi^LE!-~LEZiVmBU~X|B3vMxE1W5uDx4@BD;y~tCLAQhgs{*e
zGzhgqrBEsq3b{h2kS?SM+l0-+dSQ*QQdlZ16y^#E!ZcyBFkTof3>O9q`w9JpK0*(n
zi?ENdr{I_1o8YtHz2LRrx!|$jzTmdthTtE;MZsCYNx@OULBU?ZF2OdzCc!$vD#0?r
zBEdYtEWvcaWWjjBXu)v7U;!>b1Xh7bpcAMBGJ#0I6R-qy0YyL-v<MmmL_wvXR8T0$
z6%Yhzf+Rt_AX*SE2p04c_zS!R?gD3lgP;fhC;uD&6aO9m75^Fk5&s_l7XKRmGXFgP
zH2*mNFn>RP4}S-L3x5ND4SxlH34Z~94u1xJ3V#BB41WZF2)~<;@@;%GU(Z+b<$N)p
z&u8-){7ycZ-@<R;6Zw_=Qhp&nmrvlQ@ss#*{3w1HKZxI#@5lGzyYZd)y?K9lKX_kw
zA9!zhFL_US4|#WaH+ffimw4xRr+CMBhj{yVyLj7pn|SMZt9Z+Ji+J;Rvv|{ZlX&BJ
zqj<x3gLoJZ=2>`po|-4;iFte;o5$dF^2odvUIUNFtK^mP3VFFa0xyl1#Eaua@xpjP
zyuLg?o)^!J=fvyH{lopi{lfjgea(H&eayYjz0JMOy~4e~J;Oc0J;FV}-NW6%-NN0#
zUBg|$UBaEuoz0!joy;B29nBri9n8hK2-nIra<yC~SHcx=IovKTmD|p3<u-C_xmDaU
zZV@+^OW>w)lelr*C~g=xh})Oz$Mxd6aviz7IKMgHIiET2Ij=d-IgdH_IJY?0IF~u+
zIj1?tIfps>IlDO9IGZ@@IIB3zIEy&*II}oYITJZ!IU_kkIRnA#5{P5s=r}5lj3eUk
zI4lm0)4?HenmBcwYEC()h?B?3;-qtuIq{rmP8cVM)0gAN@#45~oH)JMzuDi}pV{x(
zui4MokJ$Ivx7gR%m)Ymor`X5XhuHhryVzUV8`*2wE7?og3)yqnGuTtu6WC+eBiMu4
zI2&PG*+#a8tzb*o0yc-uV0W^~>=t$dyM|rCE@2n2bJ!W|6m|kTh8@8UX7^+Jv%T5w
zY$tYa)*sdn))&@$)@#;t)??Ov)-BdG)@9at)+yF8)*;qD)-Kjo)<)J^)=JhA)&kZX
z)(qBU)_B%v)^OHf7RG{E7M6jfX31G%7N5mp(ODE$8>@*`$Es$Pvx-=GtSnYKD~T1y
zieiPa2CxEIzAR6c3#$*SC-WEcEAu1sE%OEQ3G)H-4)Z$m3iAT<4D&eiFmpe17jqkP
z6LTGNC37irA#)CM26GB?0&_HTICC%)W5P@e)4)_S<xDY?$7C_-%nl}r*~F}4Rx!(%
zMa*0#ftkikWX3WhnW4=7%mAhj)1B$ebm;oi^`q-c*ZZ#5UC+B7b=~W_)pfP&QrEez
zlU+x<4tDM7+R?S8Ykk-1uH{{ey5@Dw>YCa$v1@GCh^`@B-CanRwaeJ0=~8q_y7*n}
zE=CuntF5cKtFEiMtGuhIE3b>tmDZKi726fr724ImE1=7#%e~9Ft2g5h;|Jq2<2~aw
z;~C=-<1XVS<0|7K<1FJO;|SvbV>e?vV>4qNV-;f=V<BTMV+LaiV*+C|V>n|F17pAp
zGegf%F=Px8gUettsEl?-E2DuyWK=Lp7zK=MMg}995zmNbgfW5`fec@UC&Pu&htY%n
zlm3PNf&Pa6oc@@8kA91Om41nSj((DUlzxD|hrXS@nZBOBioT4#kUp0_gFb~mfj*i(
zoIZ$-(IL8-uA{5yGP;n?rFYS(bTYk#UQe%~m(z>s`SdJ$Iz5RVM~|e3()-f`=-za9
zx)Z%O?GNoc?KABi?G^1Q?IG<B?FQ`%?E>vI?KtfaZ69qXZ7Xd9Z4GTXZ82>=Z5C}B
zZ6a+fZ3Jxy4W}VA3(Y`N)8sS}jYnhBXtZ`(E3JV>q*c&LX!*2kS~@M67DtPsh0+Gl
z0%$%ocbYS;H}yC5JM|Ow9rY#kDfI#M4)r?q3iUkoH1!zu5OptgCv^*T19dfZIdu_r
zE_Eh#3UvZ?G<7(25EY|BR5MjaRZ*o>0hL2#P&=t@)MjcOwVGN+Eu!X9GpVW61ZoU5
zoEl8+OZB6AQeCKhs69G=c7Eyn(D}OaS?8n9yPY>X|LMHgd8YGt=i$zMox3`>c5duk
z)49BJap%0wS)EfmCw7kM9Nsy&6YGRK&7HbVRj0I5*vaYa>g?=n>um0<>#Xi9>n!Zd
z?ab^<?M&#5?hNk?>g?O;+v(Bi(&<3?L-|4ZOnFavMR`hjNV!9~LAgRXPdQCFMma>;
zOW8r$LRn8)MOj8!NSRBSL77Y$PZ>oSN*PE&DOQS+qM;}#VhWGKqR=SqlvYXurG`>L
zDW>F8vM6bkBuXqLf)YaMNAaV0QCul~C_OuVc6{mh(DAzCdB>xUyB#+>{^_{Tai-&V
z$DxjW9XmU=bZqEY-Lb4=QODel868tP#&?YB7}hbc1MRSO7&|l_@(ytauY=h^>uB$2
z>1gPv=_v0g?#SyPbfk48cEogqcLaCz?eOjJ>~QID=;+b@qy2OH`}SAuPum}~-)X<z
ze!2a8`>FP$?FZWTv~O?U)V{8LW&4u$1?{ujr?pRPAKN~neQ-P04!4`zb?vHlX}h4E
z-OgyIw3FJK+H2b@+e_LD+Oyl!+mqVk+9TUT+WWQpw|lj_wmY`>B>yCTA%7shCO;!T
zB;O_9AYUP$C!Z!CBOfI1A@3k>Ca)u}Brhc|AkQXGBTpiaC66EvCSzonY$of-O0twJ
zAhXGIGKEYcH<F3uN^%J~pPWTbBPWq#$r0pWazC;k*^}%-b|Cj?`_cBf?Oof;wx?|m
z+HSX9YrEWbuI*&ok+%J9yW6(4ZERc9w!Cd|+q|}!ZByFDw~cNa);6#WZL_u++ca(R
zHc=b5joC(RBeylT)wNZ%m9-VN<+NqACAY=5MYV;t^>6cU^J;Tzb8PEL`bqji`apV3
zdPaIkx<k57x<WcnIz>84IzZY@+D_U;T1#3%T1=WpnnjvQnm`&&8b%sOLP<7~k)$EX
zNg@)L#3WHkWKuJ!j#Nb|B^8o#NExJLQXDCg6hi7x@+WzbTuFUMJz9UXerbK*`l|J5
z>x0(Yt=C#FwVrD|*?OdPf9tN+t*skcSGO*2UDP_abw=yt)^V*PTZgoEw<4{UR(-3g
zRoW_OWw+8>DXpZ|##Ul$MQd?uUMrzBwKbtNrZv1Zs5P+Fr`5gHskK+jua>VZA6wqE
zJa2i_a<}D1%axY%EvH(Jwj5~L)3Uu~Q_I?x6)lTf=C#ahnbI=8WmL=1mhKj`#oA(M
zQMbrige{yFMhm5d)Y8~OY^i7|Zpm-SYDsHJY>8<JZwYD%Z1HJvZ*gkr)%>gZYx9TZ
z*UitGA2r`?zR`T8`F!)K=A+FAns+yEYu?zrrg?euqUO2HGnywik82*;Jfs<KhMO(T
z`es$Lv{}&1Zl*VPG`BW4G}knjHy1VMHfJ`cG{-kbHHS9$Z}xBYYIbez)7+!!N7Lt~
zcTF#wo;2NWy47^G>0;BFrsGYAn)WvBXxiMgu4!e{lBW4hvzn$hO=ue3G^}Z06WU~L
zGBl~1WKF^*P7|Yv(nM-%Y$7&QG!-}HH4&Opn-ZF$o5Gp~GzBzyH@P)AHuY@$+4!aL
zedDXfr;QI9Z#Q0RywrHM@kHa{#(j-D8@DvBZ(P;5v~fY>?8a%06C1}g4r?6Ph&Eaq
z4UOtXS);I#)5vI~G?E${8;Ok-jm3?5jfBS3#)QV`#<0c#jsA^ZjjoM-8hbSSX!zXl
zuHj|FlZN{Zw;HZCTx>YgaJ=DA!=8ri4VxO)Hmqn^+%T_UX2X<*@eQLIhBkCJAPwdQ
zU4ybg(!g(EHP9N`8(JFb8>$=18VVb-8`2w+8e$tF8iE`8HuyGpG&nc(uK!j4wf;l>
z>-uN)59{yLU$4Jhf3E&y{o(q3^*igg)UU5!Rll@;LH+Fdsr3`;N7oOlA6SppTk8$=
z>Uvqdpq^b%ukWaDt#7EWsV}cDtk0>>s86nstB<S?sqa_sTklctT;IFycip$Tk9BYA
zp4C09yHj_)?sDC^x|4NB>h{&`tlLtzzHU|B(z*q8v+AbSO{g1PH>_@89a?9p)7Po$
zq;-Nib{)O0y{@IMzOK5itgf&wr!KuNsV=rIqAs|uZ=Fw_d!18Vui9U=Uu)mjzN&p%
z`=IuA?X}vAwP$LN*B+|fTf3unQ|;Q?6}5|N=he=vom@Mvc4Y04TD%snHPvcs6}948
zUTs%xXKh<;Q*CW+Wo>b7UM-<EwKkzPsy4K?f31J5SFKB}1Mv^>JMk0o4e>eg5%DhZ
z2JtfS9PuRa2ys7gCvgjLJ#iIrDRDk=7I7+Z0&z5PD6yM}5G_PKQAv~#`9v0xN+c7T
ziFL#(VhJ&ym_<w@CJ>{EVZ;H%0HPPsmDq>aqvm_fr<%7lFKQmw+^xA$bEW2d&B>Z0
zHT!FJ)oiI*U$d%aY0dnaSv6B@Ce)0s8Cug_gVb1RbT!HvNe#b-SwpQM*EHAE)>PJ%
z)a2I?YEo+wYNBgGYx>vt*Lc>r)HqcCss2{|vHDH*^XiAycdD;fU#>n|eWLns^}gyI
z)tjr=Rj;UCTs^OPX7%Lian&QMhg4(LP_?OAQ!TF+RdcHu)s$*dbwhPcb$NABbxw6g
zb#irVbwqV=b>C{AYWHfV>Yi0UtG-mduX<Var0Rav&8mN@E>xYaI$Cw0YIoJvstr}E
ztCm(RsG40hwQ54u=&E5=-Bn1HrAk+&tddmms+d*Os<x`8s@kf`s^Y4=DneCCReV)c
zRY+C8D!(d^D(9-+mA@*#R(_~_Rr$2?LFKK=tCbfkPgfqRJXpEAa$Dub%GH(2Di>DH
zuAEjmv2t|fu*!jzNTsDxU#YB=RPrmCmDEadWm9EsWo2b?WnLwrGNm%UGO9A9vR|cN
zrAMW6Wv_}~6<;gfSG=ltT5-SPR>jqd3l*m;j#V6}*j=%;VnfC1ilr3`DrQ$qt(Z_T
zx?*TWcLiKwuFzE|D#R7Mimr;z3Q|R51+k*MqNpObBBLU?BDNx;BDf;3!l%N$!m*-f
z`H%9?<?qU0ls_)NTYjVbO8L3+ljTRs_m%G~-(0?~d}aCK@_FSm$|skPD<4rlxZGZD
zD>s&_%Vp()a&|eryuG}oyso^eytF*OJgYplJfS?gJhZ%jxnH?wxpR5%vfpK2%RZF7
zDtlV?pzK!J)v^m^r^}9&9VpvfwzX_S*{ZUoWedt?l}#-hUpA_2NEu!Rmzm16W%4pn
z8K;a<Mk#A8YbdKOD=RA~%PvbVODu~i3o9E?=3nMj=2GTR`ls|;>BrL7rO!$ql-@4A
zT6(ecOzE-GgQdGmx0P-vU0u4gbV2Ft(y65rN=KCrEyYXWQd6n6R9-47<(4u^DW$EY
z4W-qkWu*nB*`;ZviKWq{VWk5~{Y$+{T}mBFewTbJ`B3t@<Y~!+l3OKLOD>e0E;(9q
zpk#N+){+e+t4fxZ%rBW$GNojE$;gr+C0GemVl2^=$V!AI>=JrOdr3=4T}f3*NlAVQ
zp(M2=z9gz7q@-VoZ;3~VQ%SGlpT%E_-xa?seq4O7_(t)S;&a6(iw_s?E8bDOxp-~y
zisD7ZbBm`JPbwZ$JiK^dF<NXX))y;_CB?jAW^re6TXADCvADdrs5qxMqd2KJwm7^v
zs5qe5yV$kZq3BQ1x1x_luZx})Jt(?ebhYSW(dnXNMF)y@7i}%tP_(LOY0><mnMG5I
z#ube$8eD`G*@}!s>LOW@pom>WD<T&)7u6P378Mue6=fEs6vY)q76lgt7Wovp6*(65
zDEv|Qsqk&#^TJ1kcM7i+UMf6Oc)ajn;hw^6g&PZ37cMPaP&lh_YT@|8QH4Vau|lZO
zSg0wK6$%U4U~91U!sf!d!pg#u!n{I4VM<|KVPs)&Vc$ZZLia+)!X5=b3O*IQEqGq=
zu;5O?wSr3pX9|uN94y#fu&rQ2!Rmsg1q%vh6-+4@Uof&@NC8%0D=-$Q3uFa?0#*U7
zfLzdAP+L$@P+X8(kXevi5L*yY5L6IY;9cNW&?o;-{`dTk`LFYz<v+;3oqsj|LjLLe
zqxlE&cja%%U!T7+e@Xtl{2BR^^T+0o$RCuC=3Ddi`O17rJ};k{-<eO!Z_KaBFV8Q`
z&(2TJPt1?b56kbL@1O6P@0{N|?^oWJy!Ux8^Pc40%e#?xCGT9`iM+#kd-HbWZOU7d
zw>)oQ-t4?-c@y$R<qgfl^WZ#Fo+eM8C(L8#(ev8#n)B-ND)Wl-^71nCQu5;RBJzUs
z0`t7{-17S5{>lBG`!V-*?z7wnxwmq!=3dA>m3uUIf9|f_ExGG*SLQCxotrx&cT(<{
z+~K(cbCFz2t}a)RE6(NSGIA-ot-1BN)w!j)`MFuSsk!mFQMn<xeRF+t-E$ptd*=Me
z`IPfE=XuV<oI5$!axUha$vKvDAZJ(3)|~Y@D|43Q%*&aPGdX8$&hVT;IcSb0N1vn2
z5$Eu7x^gHvtvL-j)j6d(1vyzcsW}NbQ8^(w{c?PB+;bdrdS?H~{*?VT`+4@m>^s@l
zvM*+z&OVlXAbVH#*6j7!E3=nm&&!^XJt=!^_VDb1*=V*UTbHfK7H4y_8QGNV*6jN1
zs_fG2{A@yYYIb~fWOi_N-)x_3w`|Ak9$DYBK4!hidY1Jd>vq=FtP5GEvW{l$&)S)_
zC2L*QimXLhbF-#rP0SjdH7u(;3(hiSX|v>6!Yob}J*z#dIjb(KGOIW%H!CwMIV(0R
zJS!+GAj>PuHOqnUoA8zJf$)m(gm8~=lW>J_j&Oo-n6Q_yov@LxhOmsVfG~?Nl`x(#
zk}#Nn5o`nlK}C=f_yi`Qlh8(JB-9Yf2!(`fLK-1~5KRar^dtBZ+zC#Eo|!)~KV`nn
ze4hC*^LFO7%!`?)GmmB-$lR5=C39Woip<5Cb2F!BPRtyWIV`g~6V5bcYBS}T!c2B1
zJ+nQtIkPsiGP5`{H!~wMDKj=RJaa&%f2L=qOJ?tkUm0IA-e<hbc${%J<9f#BjI$ZX
zGY)3#&e)c*A!Aj>l8pHoGczV<jLjIHF(?Dguw>{m6dB?SZU!TxBcmmwKBFq5BqJ{)
zGb1G<E+Zl%C?g=lJHs`@A^msy*YpqRuhO5S-%G!dekJ`}`ib;I>3h<*rEg4MoxU`E
ze)`PxDe2?VN2Cu*N7Jq8`gCQwIGvl$NT;N?rq`!erI)1VrxVgs(&N%2(u2|i)4kJO
z(;d=&r+rQPkoGF=N!q=%8);Y4&ZV75JCwF3ZCl#LwAE=#)8?nmOq-lGE^S2Gpfohi
zlBP>jris(IX^gavw3f8`w5qg{w7j&;wB)q7w1~8zw170PG?%pAslQXdroK;onff^O
zZt9KH%c*BmkEb3?-JQBMbwlc^)Fr9&QfH)2N*$9rJau3yl4?%Xrpi-=shm`LYI|yP
zYHeyoYEf!#YDQ{OYD{WaYX4NfRL@lB)Ltn+Q$DA>O?jU3DCJJdwUmn~r&Erm>`&R5
zvL$6*%8HalDRWY$rA$Z}oia29Pk~a5De4qy3O|LFLQQE)X-ug}DN89x$x2B}Nl1xG
z2}$Xj;*;W*(kJ;(^7rJA$*+^2Cf`rKnS3SrT=L1}!^wM-w<m8*UY)!&d4BTD<SEJH
zl1C&DN=B0{$+~1kvM8CG%t-D?Zb`07u1qdY&P~opPD+kV4o@DC?4RtJ?3~;y>1WdC
zq_;^gk{%`9NxGJFG3j*D(WL!JJCimitxH;wv?ys#(zK)rNu!d6Bw<OmBtw!qNt(n@
zVkUJak&+scs*_5S@{<TjDM|53kx9Wxfl1y;u1OAwzZ1VEzE6Ca_&D)i;*G@1iDwg!
zCmu}Powzk|ed5Z*#ffthrzcKI9FsUKu{#k?G$m>hWr>1BRw6aAEwM3?m{^`zn3$cI
zmY9$jl^BxPH_<22EwN9+pM-A-9}-?CJWaTta5Ldb!nuSK35OE)By3CAkgzIYNy5B@
z83~gT#v}|+7?^-0m=m-K@&sW5JAsx!PH0LXCX^=>CS)h1B_t$7C4?mOOYlu_PjF1=
z5&u2@WBlv*r}6jWZ^mDVKNo)@{!sj$_-*kU;#b8liJuogBYtxH*!bb`1LKi+bG$ZQ
z9xse%$J64;@lEl>`11I|`0V(!_=NbV_>lO%@jmfx@qOa{#C?nV5cfLnY25v|n{ij-
z&c&UGI~2DkZd=@jxK(jW;^xK8h?^8QCT>_<cN`pNiqpi&;skN5IBHy5Tw`2KTv=Q}
zTvl9aTzp()TyR`qoOhgSoI~vI*srngV_(KTiM<zlBldFa+1TT;2V-}~ZjD_ZyE1lh
z?A+Mtu@hrQ#}19fW1(1MtU6X2%a3KocE*xo8)B<tOJnn639%`$aj_AxL9qd`Ua>B*
zy<>jGe2IA%^CIR^%$=BPF&AS_#~h8>AG0%NbIjV9<uMCmX2(p886Pt;W^jx>#u}rK
zQO1a4xG{{Fj+mC1x|qtC;+Wi+jF_aDn3%Ab{xN<r?lF!rJ)*xye~f+|{WSW1^v&oi
z(dVL1L?4RY6TK~ZL-eZXCDHSuXGBkm9uqw*x;q+<HbrZqWzm9YRx~xbExIwfCb}%T
zAUZ2LH99^z68vZ;FxorXHQFKSSJaoNcTq2*9!1@Wx)yaY>U7l6sQpnpqc%sajanYH
zFlu(x)Tr@MBcldK*`usc`Y2_TIEov^i0X)Hj;f8Sh$@Q8iAs-3jEas5jp`TW8|5D5
z7}X>4d*sK+*O5;n??>K@yb^gX@<imJ$lZ}!BiBc+j9eT!H*$L9#K_T+LnHA>DAE|I
zj+937Bbkw%k)+7_$g0Sa$h^qR$mGb_$neMkk^YgMk<O95B7R1Ej(8jKJmO)*t%!dj
z&PSY#I2^GzVtd5Kh}98GBj!iUjF=oTHez_hzz8_P6rqWbMF=8T5!8sbh{lMTh_Z-+
zh^&azi1>(zh@gmo2(Jj2h~DA9!oP&S3x5&*DEv<NweXAKr^1hf?+f1%zA1c7__FW?
z;j_Z0gpUg!5k4p!4L65t!{y<^aCSH?oE+X1P7E&(FAUEPPYsU`j|>kE4-EGXcMW$4
z`yKW*?0wkFut#Bc!mfo~3_BfmG;Dv^&alm4Yr~d@Eex9#HYIFa*od$}VQ82oOc$mI
z6NPcYXkp~ArZ8eyd01gsc34_iLReH-NLXN)cbIFKL+J0&uc7ZlUxq#oy&HNh^kV4g
z(4(RILwAO54qY3%Jal2`tk5Z;<3dM-4hls>Eup$lMW`s09ZCx&hc<;0L(4-8L$gEE
zLK8wGLxV#DL%l;?LmfhXhkOlrAMzsPQOKQ;YatgyPKO)~*&nhqWK+nRkYynYLS}_b
z2^kkMB4khq5@HU~hR8#NA?y%Z2sxxNq$Z>+q#z_KBsC;HBr+s8Bp}2q#3iJ6@UP%6
z!S8}!1V0SE9eg$TLhz~JBf<NEcLZ+?ULCwNcz*EA;K{*bgNFwX42FYE!J1%MuppQf
zObsRlHw0G)mj>qt6M|EM<ATG32L$^Edj>lP_X_$M^f~BF(6gWiLAQeb2|6EiGU!my
zo}g_(8-i8^EeV<zG$UwY(CDC{L3j`pWDHUVNrHGmT|tzf)}Z>Js-WVa+@Or0q@b9f
zu%P}yenIX*jzK*Jd>`=f|03!<{HgroHg23_&*PX;iG=te5lKX{N12iAz4vy^jO@Kv
zWbc`hy=TY{ku57^d-^`F=iHCK;Xe208t>~yw?ns1_mggx?mOKuT`yfbT@zg$T?Jhc
zT`pY)T@qb1-Fvz~IuxB7odcZ}oiUv*ohF?ModTT{ofw@E9UmPR9UC1J9RnRT9T^<~
z9gOyh_JsC;c8hj}c7b-9c8qqAwwtzvwvo1mwv4ubHitHqHl8+;HiXun){EAK)|S?s
z){yostp@EYT3K2NS`k`7T3%XCT9$vGCZnT8(vr~P(PGk^(;U(4(rnNy)6CIK(2UUZ
z(R9#!rD>q4q$#G!qsgR6rirBqqj^W;L*q{4NMlW7LZe5cMWafiNFzlfM)QP*pN5-;
zorZ~qfrgrfoQ9AFPJKmvLVZBJO}$FJNIgwGMm<Q~P2EcUnYxC$jJkk2hdPZqo;s2`
zgxa6li`s?SmfD=!koqmP2K6gyS!xMt5o$qdUTO|%7V6v7bks;{5^7v(OsaFLBdT4h
zb*d$*IjRY&5vo3_cB&?-da6pQVyaxK45}om7^*O;cmL)-Zd49bR#YZbx>TA}DpU$o
zQdDA8LR5TITvTjSOjPt#R8(YC1XM7}OUl2L`;=RhE0pt;Q<S5W1C(8qEtH=qt0_w<
z^C`0_Qz+voBPfF@{U|*sohWT6%_t2h-%zSiDpAT%KBp9>d_>7Zd7ttw<xNT&N(3bl
zB@Xf$d5Zjl{Eb{gE+S`;<H#Xo53&{c8Ci=gM;0P;kZH&SWE3(K>5ue6x*+Y47Dz+n
zTcif^6;ci<ffPXsB6*RVNEYO6BpnioBthaLF)7X|jwp61)+v@K<|rm8MksnI+9{eS
z>M1HIiYRg^GANQLqAA`}1pb>hxl!0tSW*~M=u&7>C{xH&NK!nb5TbZU@gD^%#T|+p
z6qFRC6!;X_hzrCqVh^#2_=Wg^m_&R-^dmYDUl9$6Dntn)50QyTM#Lh*5$_N_2zP`d
z!U|!6&_ie;R1pdYDTEl}34#y7g<wN4As7%;2r>i#0!DsG{+E28e2aXAe4c!Ye3X2E
zypz0{{1bUKc`5lv@+|Tc@;LHv@*r|wau0GRa%*x^a((hQ<f`O~<kIBg<ih0q<lN-!
z<jmv@<kaNk<b>pKvMaI^vIDYhvK6ugvT3q0vH`L#vKF#NvKq2dvV5{^vQ)A-vIw$Z
zGCwj8GAA+{GBYv*vNvREWJ+W*Wa4DPWRJ*r$k@r4$!?O-kRiwj$>5~dq^G0@q}!yc
zq>H4}q+_Imq}`+~q>ZFCq-CT9q}imYr17MYq`{<qq@JYCq&B2xqz0tgq-vx}q%x$>
zNuQEFBIO~yPkNX1CMgXmf|Q69PI66hO7e$fn`D(_kz|HsjAW3co1~Sbk)(#CjHG}h
zn<SMao+Oeagv5`;lf;?Cmc)$2fJB=_okWR5hU7WPQ<6s{JS6u??vmUjp&>z#5Rt%%
zuZd5I{}68zuM#g3&k&Ch4-$71w-PrJ*ASNx7Z7I?rxM2#M-m4U`w@E*I}_Uwn-Loj
zYZI#xD-p{OKPMI@eniYee4m(^_$Dz8F@l(o7*2FebV_tUv`w^1v`92fG)6Q?)J@bv
z)JRlAR7R9flueXM6i*aE6innt<Voa2WJ6>|WI*(WNR3E|NQOw9NSNpm5f2eN5i`+E
zA{rucB0?fK;Wgn2;Q`?`;VR(*;WXhG;UHlbVGCg+VGUs^VLo9tVJcx9VFY0?p)a8a
zp%bAEp(&w0;Tu9VLPbJpLUBT2LViMSLUuxCLIy%=LUKYvLKwjn!3n_u!4|;^!2-b)
z!6?B1K^H+Y!6$-hf>MHy1X%<r1aSo61VIG81ReyA1l9zm1o{M81gZpz1X2WI1WyR~
z3AhN@2$%>M2&f3i2nYyZ_?P&9@%Qn!@PFaY<4@s#!|%uM#BauLz^}qD!T*S#iJy!g
ziyw~v4&Mjg9p3@p3f}}@4_^~s1z!PQ3jZ0t5I!G17d|Wg9ejFxN_<j$e0*%Y3%p~z
zJ-ki4WxOAFlX&0o`tUmNzT(y6RpJ%n<>6)ECE>;3h2aI_q43=B?C~t|jPZ2wUgIg_
z$>T}liQ+xRdx-ZR-aR}<yc>8(JQ6%SJS^OE+#}pw+zs3%+&SC{++o~a+;-e1+&bI}
z+#=ju+;rST+-TfT+yGo}TvuE>Tnk(yTpe5u+*i1AxDvP`xPrL6xE#1FxVLfXa4B$!
zadB}maL#ZJadvRlaDL*<;(W&$!s)?j!}*L;i&KtMh?9ephLeC3g%g6~kK={ojAM&q
zj$??UjiZk95=RE-InGlY0UREj`#5)TZsE}2AaICq;P7ksDf|z78@>u(gwMdo;DhjP
zcniD{UIQ<K=fkt%sqi>>1Uwk-2ls$G!ENAXaDDh2xEfp$E)5rl3&Z*0+;Da{6Py7~
z4JU^az+tc}*a>VOwgp>(&BLZ(qp$&3C#)Iv304IwfqjH!!IELIuy9xq%m?NUbA(yJ
zOkjF2Etm>S0VV}|1`~qu!MI?ousbk%7$uAph7ZHWzQ8`l-oxI+UdH}`J&8Sn-G|+Q
z{S~_&yArz?I~O|xI|(}m`#p9bHVWGn+aB8z+ZbC1`!%*QwjA~gY*FmT*u2=B*!Qp*
zvFWgp*d*Av*qB)7SVvepSnF6zShHB)v4*jFvD&b{VAWxjV-;e3z)HtTz>2~O#q!7U
z!g9f~!!pM*#CnURf%Otg7E1!_DV6}%11t`#yI8ldXt5AjL|8aj7?`J+e=vVzu3|1?
z&R~vX4q|p=wqiD7)?k)l7GP#$reelpMqmbG`eAxvI$_#inqlf=zQI((RKk?T6vq_C
ze1yr3$&Sg4$$&|XNsdW~3B$O;IKkM**uq%BSiqRV7{wUC=)`Eo_=Hi7QG)RiBMT!L
zBNihZBM8F>!yUsB!wSO$Lk~j>Lj^+tLki;=h7blH1{Ve^#vKfL3`z`A415f1)b;f>
z#=k$*Ww7Rz)zTvBn9=WI_WLu`Mt{q>^y&xHR8Yie14{s^O*P?!C08Gn&tG#KZ&Qy7
zy8q`0mUxcR=a2m3$dQ8*P(R-PB}|XPkM7u0nfmVieWh!si<HMZUG?Jkqupq4onNtA
zMInmb46&P=3|pVQCX6H3V_5EZh3bf|;YxOR3HofWc<Ib|E)P{LA9^KthRDt@SytTe
zWINwkT*V3W=v<0g(2e}%p^csKV@^xReb<0#?zM}ryBAz*X7W#tJA9{fT7BN#EtIKp
za{9%T8-5|@#2X<G*MI=z_+me$%h{)pF%#Ge7fXfNZ#zdB&ePH%Bd(<x&d<t)hhdMa
zo$>;Q2cwGxonT`U1B}FOjymbz`l@US9cs6}^-3&kJK(mDbkABU*{gB{b~)S`vdiEY
z?Ib3bwq5G)YA=+CvSlJmX_Fk(w9&z;YFV$7vQ8*WZw@0~w(28Be&zX@YI*wb;>*m_
zeoJOH-Oqs!DlB9U+!`PB*_m4<<u)u+(3*uYTh=GgrkZ}t@U4^G95iVnZK{REni>!L
z-mY%BO=R@re5}el{fXgv2ur0XwU)u|gQyBvO11t0W=Yuquch8ThDd3`?-<=}0qzpR
z?_@g5)#1f_N40M!JwuBKwEolXPWLQWBFA}Cb9*tr=}w7OI=RZn)KpVVKev=TuXo0;
z4GoiW^><1%#D1uJkX^W~&aiWqBcLCkdXzhw&Fb&0(nlbhMK9-|oXWnJNzpy>$_!zh
zL2}*tl6N33o%l*c@!Uv0jcm|Xp?N(omD+hm-dDdP<qnKfPGsRQncI6&=G-zVNo-GC
zx`vWB@wFaG%52pr!C^K|l74$FKE~vY#2{Z}TrF|XbN4}|*x89J@w=^ju{iy(XG1rQ
zV)zcWMI8<pqRrF{M5v`3qOvX(gc}}wjGWswexlZB8_DqS@#BM?`Ut(T{{+K+JP0ou
z^AKQ;tq41L!p+}!8yO~p<l>W$Qh%SN&&4}`5EOdO@%e$ZN_VKHI}i7Hr+mm)rFO2M
zSNb6=buRyr6X*xWR^H`EI&Tbyzi_#K>)}?AhsQSChmOE^$7*A&ET354In61u6fnLE
zJR?`W%S!Y%(C;jd>0>Y|kSy)T9j4sQfSe2c+nKiX0goAMZ_%E5_)owP46%wU{?0Xb
z=n4JI{pooW==`!+{JKy`nv;eneok2})K=5;er(BhluJkn-z7^bq^fhJZ`KVfL=Tyb
zuYM7XTySsLm!0l0Y4N@LKF8KiNN%+K^64%hAbLOc)+fE!j^NxB?&CU6jBg$#?W55v
zhdZs6;UipRjw3nk>2uH39#%)I?L+lY6q}j7*$02#8#9LCwhxxeN7S`G73$3X8)`4k
z74@^*0yRYR6jf_bjY=G9LOCh;pyYqOL@`F!c<*WGdN)26^hOD)dyA-Fdz~c}cvW1U
zc<G0Bd6A0Ic-G%z_S6(s@;C|R_J|=2@nGp!bg%2rbr&O>a_h;oc9Zc$xONxkxQg<!
zxztcExG?E(I!BOvbUNf9bW&}SbFAtKa3oYdchE6ru`h?`+notY+x`1;ldZq&wM}bm
zp!K;9!kT+o#!CO*nPns&y+s4!oB3R?q1mOLj2Z3nZPN$p#U?Mhr;OE~d^R#@jxn@+
z-E3fo9MHErGt;v{TI!lw4(q%nu70b8sjdC=)uT6T1Or-Re8aE*%p)|$Ny5}CM%C0p
z9~P?WiY}?}VtFZJ1=7468n;$Tym+hl7H?UB5r<mtC&okB4D2Ww4f+geQuQ6l_BO5;
zPNu99%xX>IBPqZCjUh*#F>0iWbZ#d-H6`Q_#%-Mt%Dc(-Sd?>AVCpLNkxj-6ei+^K
z!vsGiUY4bHo?4l=+|Ro8{u?m8$*KDI;{Ke14ZB_?ChLlw>^+n8!@KJeb<8F%8h2Kn
zl{4y9XWg2cyKz&k?<W0lSoICb2fMUQ{eNh9jW?(YDBzSg7T!@r%vK^WslJohXGxJP
z2N@G9&&Ck8m+%qr;x*yrV5H!ZeUN~oF!->4v#eriu}ot0k_JQX|LduD*Qu@y;CZ;_
z-*ZJ>rBz*xnkhne;o>go6~49^cvdcRr`b>^b~%@#YHy%>@yE~c!bOb=JVzIZX*$$z
z_2~1mw;|9SS=q-sTd~Up&)AvIbwBEd!uA<`v^sQO#_W_&m7Al%^LMiQ<}<2CL**p&
zN({O?Utk1(+Z11eXY;T2wK1y9G5+|prVF}9nMIVxJlrnexjh>AD~^iHtvE96(1Pxi
zw_(^}mc1T$rVpPe_oFN}#{Wz`ae?la#>4tQWXz%9c|Ry&wnm9d7#v7(ghF?Xlb&SX
zM@=967WU~~Q&5x*J9`ben9#kuq<^xzPpu4oC%fS~4c^Ny_;=Z=#GyOb^N4Oo-?<t5
zhJIgd-1jct<@lXy{O^_ifA=xMx@vp;pXB@Z``Wf+R`j;1J=`W9DS+;#V&~H>Nd;f<
z+uQtg+ui%Ww1rKdYj^ZL^(GQ#+h|<z0>8@*_3d-7^^dmeM_3Nfoo$~cUgy$y4t}$1
z1Ig50>EAWi%+{x%`|F%qyP8`^1%A(~Vh@SE6gW^T3#}{YyX?grd}HMX2|M_$|7sW{
z_dG4z`=yrF58dm*Y_sJUn^N!|Smt(+_sr7SUm6OohVHoC=IIi_Mk{zn{4C^K@)Q$0
z_$e9Jh`#Th<fh7t0q;@Z{jtczwBoU#6}Qkj{0F-GB@8_C*9M2+-7=pcr|aQTS}-px
zZHU$b9%97qKRo<ygZIu4y00%i2!%Q38p-e=oiHXWF?(`&0^UipNx=o~DI`j>0uKfu
z{h(7ZHRIB60Nz(K)QvLk%y(_3>s#U=U9o1FKXrl>1n;t`Bz+>c!XU~ifgVmsZ<sr&
zOuEfWg7@4cT|})L`=hIg&l+zb9kM=L_5D&n3cLfqXDD2|eiSDEE`pjt>l0UfpXPBt
z?hWvM9A~PGc4bI48tasogmlZ~zpI8f(GA|6qeY!Cmne;=qjJN7Xg%X1c|P<lTEH5-
zSHJNlE;(Phk&H|rA3{2(dZcFLhT&`Q&K>?Lkm+oS?L4f<UWC>^&NmR`L;0o$;C(zK
zQ=8*7a49ypbNd3)MP8kKgM2E{;9Wg1%^>W=X=yp&1$Tw?((L|je<z<Cc#rp+c~v-u
zsMGfouWF!mlp|kSQ=dBREO^KFp0C_<SZx2$oAs>|(pRAa89iI16X5;d6Q$Saz}w*8
z!}omz(p|H`tlhqM?ZIv6zK3aL@At%{YY@W?t;g)|P0)AIn&yDJ(b+uupWT2OOQ*3;
zAzG)|*)*AURIj}NH>E@K=cFBisI%kW7rY?-RxNS2U8$S}+?%$Or|h=MCU$L^2jh^g
zJ8(>F-5vY`Zc%IE;kZqdRY0q#7%y7y*>Eazv_!v@0(YwAF@>phFN=Tk(!~N=2U;7f
zqni0%6o4D{bw1z7>N17?YcRJWS|3^^JW*+y{fq+ltts#;w-x8ey(X@WB}g}Rs3m;~
zXu1V%-xn?;3d`3cg`a2me?WS2M@0WKw?+%Ni;c5|;ugLi1{;Hzt<XBtg5v7v(|oEw
zxS5|q6Q|7cUT%EiZ_Y*QPjkNXPYsbVR^XmCJQ4n8*0Jnfzd`Aa)}?03%wqN8GA7{G
z*6kG_Oc(Xo>M|Y-qV=k&WvXoL>4-SE!?pR#`X+zJI&0OK-=cM_i63EoO*MBlxY0Fw
z7q%vZ&!5+j9gm^)t#Pb(bhVAEBDmkxH?Ieb={|Q>4b|16b+1v@C1KTn)iL0<SI(bq
z7_o>)Rz}*|q4ls~Q533TZ)XPF{fg|r42GO5#1+cis%V{TP$6bjUdL|&G(ov3c8&p0
z;dnV6RxDaS>sQfxlzAs;0liShb3aC(CpEov`Oj0duGXtybuN{mYXn-N<kEdzkF!Iv
zq>@Ayt+#cHY?VrAhRuM^C?2@<*Ja_HDE8F}N9%B%tgBl^n=KqbgA`>p-_)U7ax79g
zXhiGtx3P1#3Y$*~fIca7>Q{eDxNTi{f6N4}+qM0Xl?6!w20*(MC~_9PIaL!Vz#+y%
z>-jg<RT}w@)-6ES<lo<S)LLdY`M6wkfY$k1YRyd_mD{m_=J`m(xTD$YP@C7$po-T2
znnIGrdHi9rKo8~a_VK(fd2*RsC@PNj1+VE<Npk7GCj+hYVdCha#`|c|57F`kkY6}G
zIQf86*aLJ_PHSnex`{`6j^~yl+DE93b0lXUQp5m_m0f=IK}{4_BioYcC)!`A78Ae7
zT44wS`YS8@KwgznWIRg;^C#MOsCZ{NWKNH=18tU>7|Wx)#+{g{8d-t%BgzW<wHc#A
zpMY-5h}w#KRlD*cLvb<`?NeUS6Sbue85#ghmmUF6eCcbJmoC2?i1sf^E0<PjLuwpA
z@1;d-JyeqJO-@s6ibeYx#ggIT)KR)WKnteEetf1#O3sq1YU7LcI|{auktx$(?0`;8
zNfWh}|0ZXhqJwpW_CfMI(z3}b&xL@7OfG1bkc$ecOt$p3LHi@wU3|`@!_QxUzD)Wg
zz$z;@ET80cD2?__GKI4_Nq8JWKzk+*7O2YLa5W{y8rGuyl(gO;Z{n?tNuWy;R_Pa|
zzSJfsl+1ob`z$G{&36ex^zVRXO~A^ileD#pjqlT!MEkE7y`pd8HOr`ho{eYXPkX^=
z=oPn(Nr?7k60Wncao%ruf!2+a{LS@zIA1i5yd?we*Ph?)Ws3dCr4Dp(tZm;faSySd
zu|kEWXdfpwLUl7{lxrGj<e2m+95LqSzA<L)C1`*5%w@PT2FvId(9hAs^mU?rpERP=
zsD07CPm}?hF`9qc3ux<TSk{h+by-8yXvsL*4?b;f8jP}u@dUa%>Zzs2Q?dudQN-`f
z&^}REmzX26Bq<VT@<`7h%qQhaGm&zQvuOV)ba^!x@%xVu(CZOj|DFrU(KJRxi6x<Z
z<>TZm^$6a=8KC7O;9d2CtBG&Jr`Ud>{ifi9>!5J2_GF;*!<Ein3wX~&gfqKLp?&D1
zK6dV~0ZA|50m8D9XC5K<*u$K7_0j&6U*|ueuv<^Gfj@YESOVuOSiSqc&p;gQTOS_K
z7QA;Z_yxSfd-+G64<Gjhy=NvNNBdb`zq8=b(bzcPD?*FJY990z+l2Z(=12S72jmN|
zP+qLBz;lEWjveu6B$9;u`n`+xzuXz$)j|?4LV+I%vD??=`jwg=BF80%_QhOmTLU4O
z?+$=h37*Ru`_H;NCb$9i0PUAKtGT;_ZSvcIj|rAtXXN<HCK$|WuZH%~9FMC$1uYq-
z0*@2aJTQ6RYnVDH9rX<Dui0CCSb|=+?E?Q3B%tz^9jm(`h?-jg?Yr5Y=jXip-h&0a
z(Yspz9oBb@pWelXmZ1Ikz3xY2@6=qkfNy&DNH^vl?pF6Zn%LK9pUxsBVi`C)6Ae67
zVAC$^-Qb7mfmw>IX#dXKJ;)nqv|j=IR-p95H_W(%c!3;kpV7XaNn-aT;IM5Rc(H)#
zhn05%ycPqR4&I^tK4V*5T0rnC4dBxPtPWimG17<vl$VClIl%3w+{6L5b1i{~3&3?5
zx#i*L>%Ws&ip~daHdwsyZ)zd|{?0$It%Bi*O2j{c5*M8tFz~p@`|D(p0`KQ9H8n?X
z6{YO|;B6v0Pq<NNz~_(ik_`AlzrCh)x?lSfezPts=$wJ>_R|}Fm1DlZGy0`FJ*L%?
z-t-GGltt$cGzrwKe){YmfuHnK#KNN<$^YW_gyj!9m!KxN4ELjc9R<9mAKXNPN`lVc
z_fOj-I<KHaVZ8JGX21x1sBcRFCbFRt<y-N%4V`099B^s)M#&HXkLv5wRY-B)<J8wK
zS^=GJAPkcgd{xNCfq(Ut=<Fs>4|(SMsAm<Odyq}YH~G?k>I2@^moz_%jAXsk7i+l#
zorjQ0YF+zmN+N*o^_jPpBS95r_>3+epmP%9`Y~spFOBKI6Z=%%C@0#Tb@s{cmqzC&
zMEBZ5eB!7$fM50rt@I((3D5NLO?5=)Dg=o_c|NvUO2A9|nDU6@4-JR-=&Ej^^A>y@
z*~dOF-&+8m?IV*Wk0)G_?<0PGjLu<jo&J4=_ECNb@Zdf?f7)<LL~VRHB1+Nu41C$T
z(C1Di68LkUn*#B0x`;PEbR;L}+y?eC+r<Y_U<16n52-~kc5vaQ50O_GI?ussF3k18
zjd%-uy$?K`3-dT9(Fc2GAD#1Hawb&zU>Ya@&+mhgzKLNNwCsa%&mDDr%!s<q=RjTK
zi=(dSjZhbhv8Z#^A=IfS4eGD5E$VP~8g)RajM};WiP}mHM6InqLoKgTp%&utP%}rg
zs0kc7)JV?<RR0quRHyDRs+qqC)zH*{syw<t6)kw8KDa+YrFMy;V%x(|@9poQ{6>)|
zw`EO~ZQd2igbt3<7I8u;Q>mh)GKx^bQ=X^??cY%MbjwjU%5S1b%kQGFb^E=KJ7~N&
zrjg!rnO)w)G>^Pn#caK+Z@PNtmS}j#Z_|0d`_bj?;%n?}GKuZ2KA-O`nWW|Y2*&Qs
za_5#e@<7ZR+cC>)zfjC;A?l&mAe*mOqtipLe23RwaZDFpK0&NrmT4Pa8b<P7;)`#+
zxJd4M(e5;R!TeY~cX}K=r&`NA+pJbRiw9Xf;}-lqz4G9m#tdIP6{PDu`PpEe44<n#
z;h3WyTj#bOqXiirpYSa_G8tAq0#<K%nCsv3P>dn*c<8j^K}-C_{ql9L`_I>9?w!Qj
z?gh>^?(buz+^r2m-IX>a-Fca#+$kws-Hz+Y-KI!w+&<Cgx+TwdxVft?x@r26xIH$|
zbE7@oc0HA7cb$51?pk+Q;2LkX;Og+c+V!P@kn4YY?_G&_8(cOxrd>McFkNz<Nx68x
zX?M~5FT{nfuH1#}NX~g{)5W<fLDD(vWYpOM!Q-s5<mUXJS%))j0jtwudXv*9nKY;9
zvL8-neaTMG($}15Sr;AmEHWIsjUPK^&<r{{`rA3md=zoK?W^Q)jBIh}*DY|!GP>j7
zbm!k(B1yo3p_{;dziisRQ?b=PsqlxrMU#~M)6m=Y<YeA<%St|WwKC7_-d)byX;?Vg
zvBlo9J#)OU?I&loO*Lt;wQyaw6?$H3OVIzsW`?NDrVyXe#-*j&<^`|64N|YddP!E@
zx_mF$+UsSkwT!i~HMJzS)$$y<RRt%TmFMFmD=C<_6-DT|<@^wrW#N#JrQ>@MOA)xX
zCH|8-i!mN^i?rob3u9#q3of5?^Ak%;^H$0w^AImD^Oqm=%xQxv%zm<mnH7Z5n%R`N
zn(@CMGQDIMHf;~uFb&B)HdXX}XG+QN)nvx4-6S)<-o((Z#e|In%lNl>wsB=pyRnl|
zn6V)2j?sldp;2>yq>-QT9U}>R9V1-pyN11SNrvw|7Y*g_-7zGIeP=M-#$ymwEo1P~
z_|$;>hoSx`RkeN$1(E*C(IkCxRd2nK)D^wRyuW%14l{bh@Os^Tt$N)MXG~p5m1bSo
z39U|>u7D0I{DsaFl*QXq{%>z<t8?Dk9pk*^ykgVd7~s{;(^b^gZOqrcF>CZ@qOJB#
zv~BYn*_DbnIE+<VEzEmbZo3IuyuL%4+q0dTd6#*bZ`V>Zsgu9G9zi<24py&vEoxA!
zaUxKtQ9jY6Ve<5b#!c&e_3vg@>S3IX>SAAT)J~D!YUPiV)Qp&m)ad3usgCFrsRovo
zsy^=8QQ0j{Q_0m@RneF{RUy6&S8jbMsO*GnQ)X=)c{L{#^D5F$;FVbX-peEB&6fpt
zRbOgm>%S!05>;x(zNKWl!KHL3JzH`7cCKQey_q6^>}`cLzjK8oF*XIMkstD>TrcDc
zwG-rDYhB6XvscJ9^!|`D6|9$|cDI)83gee`vJsVKX8I~KTDT<Ri#adDb$?a*2P?aD
z=<$NIKoY;yDv`cata751s5PGCZ>?3y6b2K?7gb+g{Gq3Nk@>pjg{;L_iNCKbBt8)D
zNhoCaJU@deJ<k(~eXgYBEq?y!g?QfKO>w25Ct_!N<6?O{H^daBB%Yn}hdj%<pnE2l
z%q4nEd@h=)StlxmiWAxQ>=Q|O6(u5$N&9pwIPGcdhSJj~OlHEr9^DcSV=fTp-4=W@
z8-f4CpFrseyPlZPw^$k>*DPG2TftI~yW~h8TW%#hrZ7PWe){@FQ0Jgm5C_{qpm=Xr
z;N@qRM}G~TJxW^-d?Y68!M_%!#UEDuhM%XPfo~$<BcF$eHs7sjnui^)h##63IX@&?
zde2*N7Qm}=kow@HANN680M-LhhAy7vq!6BWhyVW3F3$<~;7dww+gH@w6nuhQwP#ga
z8aZG8JLio5FFn=vKauVCoJ)*1IRgX@Ia&A;IC>~|ILu}~auE8T-7iHj-d70JVBh^Q
z#U6cQj{Sj12HTjl2AiYc3pPs9Y}VR=JXST^@O#JSG4~R!_U}FFUS^rX&tq}rwPm4^
z@V(n0iny!6q{IAoH-|YfkDB?B_!-m0KoFDj)4xoVslj(@mK^V>P@FLS;Z|gfc~r~D
z!)|nY1TXEj^=SNU;^6RGCG5?&WImbR+<4f2Gbo+-=G_B7h7P{B4Ejbt7%&2a=`*4l
z=%2g~yD{T<e8W|q`vw)#jjp<%nC_(=EA1{WE^S!Y8ZA3EjHcTxmBz4TlLiZ)gE~_z
zllqC357l%i5tVZiii#qchO#0IK`C!ngxr+5g$$xBLo$uWP_zUQP-t^1BTl=E5D9AX
zhzHYd<ijt`$t}L>lH=V@Aj@@?B@^xZO!@<#h15-~o0QUij-)a<mqfl^i+E!|lsIrI
zl9+KWh^T4Gi0JizDdAB=KVfwGFd?T$IYIBMA_Aj3R|FW_>-cFE`S=3Xu6W}t$#^!?
zl6Zvg+Hmu^Byh#X$Z_WF^>N&ZopC60-@_{(Ex_fvD`D#@PhtK)+F`d0eXtwXtFYC~
z6R`F-EwRE)ZLwH?En#-(Tw&_WU}Kysb7Lg*w_-dHKl=at|1$V`bsi4%!1dr4Le%v}
z|8-3Y0tNK~Z7;9=)c)y&e2#0gha#x!Alhpsga*_XTnjK?GYn+`9dQjS89`lrx4+tY
zPXP4@S31~NpCq$@#<<G5`|tbj<C9lGFcYX>xa8ltQfV~<`r}F{3k!7-D1CLuy99;q
z9nPCqFZZ522HNCu^2SZn*=qM?(-{raN1UE+U%qcp0=nhWJ~0Y)a;kFq+Ia)&DgLft
zT;Ai`1e)fOgfb3w{AKUr@aX^hizDB=7j3l?K<``>#+#!KdD1VUoXSz?UgKa$>*6hc
z7SKW$64VN)eRb`N`zMT0-?2N8dw$v|2z1i<VyX{n=RfZAZqGfa2if+-I*%8X2O8?!
z^NuiTvySfE0QMT{N7m<D&$)YV0DW~%UEGFR-K9UfibzGFdy`)~IA;SYi$HswRSPJh
zmZk;HQf~Z#`jo|r$}^MY8KBF~6nYp@^Nx0Bd?lGs&oamCeunKV1vJ~~rj`?Gx~1>*
zo9H~$zf4LSo@Nr60zG#cco2#j|N7$8a_Tn<-OG&LvOj(N(HUsHQ^xQN)Uf6HDV`Gn
z)YlAr%s-iUUIldENfXB|s&}C3B$v_=>T$Xj@J{U3UIUGIqA~Ir)&8UKM5NIa>UUat
z5>ALC3W0w7d+7EQ)s#8%ch-;zh3<VC4b=Y@K3)Xc@^2K&CsaMf{l6}V6{ruYE?4;b
zd|L?U&cFAkO;8n&n*SoYHld!Vqy%-mm~#d+>2Y^-FshI^;<(Jm4(gBcG<S|YbzTF#
zdTj8oXUdMtIF=D<K%sl3^v0}X8pZ^mWsj~YXi&)mhexZh3#f03?@u|Z-q-^=_bBBD
z7Am?f?#Oq<1L~o|!+#zrHsk^ge8gX>h6;J<cf^q60QFOWm~Mw#;k!T|AC3mR{P*ve
zIuAd2Frv`Cl_!hoVURf)(9Va}`aCF?RQ*F$%}%J#vcIS~WRjNvy84hnk`HAq^Y+jF
zvlOW3G7HfA)BLC(Xzo8Bd6Q6vMa_T0xfY@ROQ*@@j~3e^(Bpr^?xmtMzl8o_yE}$L
z_hPE~X9s_oT7gzSm}heP_x<<ogHEO@s4tThKRAfJTMBgif%`o>l*FOOfgW2U)T4<;
z8y;|R{RA5SfQq*TB}7-ce<{EQ^=o`l>ihj-DM0`4S4riexDE{VlNE(g=-!Q8badb3
zEj924`wGTyP|O~A`+PPJpg!(q&fGq>Up(*)dz<0RD4IIAy>CfUP)~=b^W4j<cnLhk
z-n%A26j9FFo>gBXy1zr=cr@+_t%U-=v3KWq28AJdyhni3<Bjh1P7l&|r&v9K7ujuo
zEaCkps%-b8Tp85&{l3Am>*!zve9Ep?P_6fB4E3&9S`pL(E*#nJlJ)ol53}=k!Q6XV
zLSSe9_!Q~~M}6&fN?9p@zuAd<mgU`FM7QIiHSLY=4Lh3occf#Kf%n<rE=%xkYU$dc
z?hl6g#JaM+->bMjz!&`<WC`*v4-x-e^Fj>j84HwnfBOYZ0?+i@tgzZU8$0#4(!dL-
ze@y=1`TG{dzwf_q)BVN~Q1g!An%MrWJ>re-B|{5Jwm%o01FyB6Gg|8HPkg-{a()x)
zD?N0Ewlx%<0Ux$4;(F}ukioFcl4}L^m=---TZfkgz@u%=-M98OSQOf7e|--1n_9n!
zwxT~-0{^z<y7|gmd0c->mmcPg?mcBIpKSf-+XuYe7G>>EZ*lju&5O-0s1Ft5_TTJR
zy9T~*vnoQ(`@!hpW^$J|)RVI7{oXVclm?z~Q_*3^oAHOkCV#mZ)SuEy1Z=`tSAbvK
z*fw7GCQD)77|ZKK_p08wv#&OCSjd2v+z2u8^}5C<->@wlg8J5DCjAW&9$ervH&~nw
zy?(PxZV-QNgL>Fs3@z((GPuBluD8edc+Ff6tryMCL;dWxKBsjzJ9*$w*L9opyn6g=
z)};uvz0kdFGh6sNRX!E)u4|Xa<6gC2u+~;2QBa>-B1E}Xy_E@k?OLh`l~>Nkt~I|{
zZ>Z-@x~5)xDRLKh-Zg;)Bd^Hk_-nUzlA-=L&?$3uC;J!h!>ivfF1$QqXI7hD6MLb1
zVY`gR)i5L-@XD(W4zyk-31X|7W0X)|tnKc&%9a2FK6;hx<kU-9R%zwr%`Vg<OXE$i
zbl>{{JoZXi#FW?5YSNYX<4LGrekgskV%WP3{P&97!#`eZgJCPY*#uDUd`oy@1<O+z
zc=KNyTR~pPl<&X3Y5gyI0{Un#{9hrzvP8^)Z~qlkHR5?qcl68Vo&?lWA3mk~^^`&%
zc=}&=-xGLl$e;fr#_odp>v@@^<=GQ=;P;o?9UVQ#c>gRH?FV?Gd+i<q(q*@u-yjQE
z*0YiF{4%h;EVb7J_1%@8;mg#=XCNn7y7p-I{7Ca>X$`Xk>cLZT7?<kEW<Z9pl%B%m
z8A(IE6v!M7_2d5TQ%fpO20*^BB-EGV>C$Jk#PmAD6WyCz;<Wrc@E`=)!_OIFZ%<vW
z?VqjLH=sUUMPlP;RR1{0C4Rc<|M8TPYW%5lE&}!JPXu&-a&Z}e%;G0izpy7aa(?m3
zR0`_fndbQx2lI|Vp0QZ_BFU3F&SWud-45N$dlEi!S+wNp09nVP^7m&RSKUU7LjS(~
zj_&IZo<Ce97$gBX$ijh(gU3qg>cR{Y66*1%VV(<x-lQNSS%~Je@EDLhTX3Dnh5G$w
zSKS3EaV(IZEO7lb^r(ujSfDN?@Id$ed6_%&YxK+@TbUpFp6Zd5NIPE_^%~*<-h1%R
zzr(Ktxy!s&kF1BcoW#6pFb~8D*bzw2-z8iInan)VaHWSqt@w|_xFLuiP?P8X(Q)Sl
z<TXEvxA8orM(_TJtuu$X0-@(*KMWM_gDmHVEJK(FXU^G=2fxK3-r&~G$`7ol29Wd2
zZ5q0IAnuLLjS9x1IRp=weD_@T+6>5m=0aNW-H&zK=Il}vAU<JTw|nlH${@&x=Gb`M
z+-Kyc=Ey06-O=2_z`eh-i<5&OJDTnJg5%z_dv~@XI~U>^%0HOQ`q&{st~6_^x#6Du
z{L8G;3l@lTh#6y>y?uKTWKOeqWN+OA6v}4yFr^{>!Kq$xrg_aA<WV#EbJ^}D#Kbd^
zW76(uE<!_bYeuJI7i3j4lFd8r(x|N&t}l8JFY!2?bo%;JA;__&*BVjo_wzNUhrbL$
z90h&G&~#?!ILNrBg9f79iT$mnZN|GHzT!$%a9U)e8025m_m2O?6iEJQGFYe^n!8wN
zF`QbwYYwupsU86aw~^O9Qx$TrAReP-QGd$k-}l)6<z`c+F{EylDtuE)C7KYYkzFe>
zb$cZQWNK6RFl)CM?3l@Y<{uEh;U{u?vejG%<ZY9Mkq&P5CI^$zbyRL>u0!7&Z&Du*
z4`gwZGQ3)DuY64=ALxoeyoZ=Q*(BE27Le0TZ0_l}Jy61#7-NcsIFLIxWG6mEw15n6
z;(b@68~NDMgd>Imnh$ZqbQ_%b_c02P?@e&j6}avblTILy3tiFN$YOZ$_Z5#oko|oh
zY|(ceKL7B&4rdYKNt)G8zrRar0lDCJ>tD>SWtkP<)p<A}&LsVN|Mz<%|AEZ#JJ}sp
z*RWH$@e`*$h(GZp;2-b3gAek=@k;jsR|~wb@#OIXh)a2Ws5ovO5e~A(@mIeWT%`v6
z$AuIYAztNC-2HJP%0D2796R*Hab=N`9-CVpL~|^z$c=@u(gtUcQH~|t)pW&n-5>Lg
zJ%sp{{UhHoMQ25jUyeQ6M7S*KM33FpiF848FGKZrNB0#QLAE(M-DmFd<w9h%?Zp(t
z!xaCwG#dMS59FSs9$jfJ$%^EohB5>YClmB$Xp~RwKFCBz8RnN<oHQ6lam=(Ke#Sub
z`rD-cN066(YoTy*c}ea1tssvW;%c7GzW?Snm<+PiZ~BH&E*#;HzsX#_Li08*bR5Co
z=pTxJob?-Q)WQY#liSE|dlQJmIeJJk^0j^xWUwRo+G5U2X|f|xuy+ujGkox1L{H;A
z$Y)1n;0n%7eBC1ts@I&++)j}R@d%9S1ITWNxBI%C6W_syzx#ASJWoJO&G5$qRgmir
zN0x3l+lA8)yIN>MoX=Y)(P8PW8Ibu7KPcOBmX&21zTq$r@jn72Jwv~-EkGVT^nD1=
znYo2$=xa(SnhSC!*D)B15)=bj@sJy#o73gC?vUO>GQ<mQny?S?h9`m?d5GS`#c5)=
za|kXj4sk^7EDr}KF>*o1JlMSS*s0vyW3ZsJ72=Ch(^3cBV{$<LJZRu?<rMTKX;98Y
z-U-beIrKRV-W2Zx+4Lap!&4`nF1~?1)>{ydBwIc=@ULwGx%EIXv60iGAj^R`JUfU}
zVv<`QFot=6OnX2P?&(B|p)w$V=K=9cXW7*Q1V|T<clZBcaB^Jb!Rw!6b#_E^P2b8?
z`^%oAKo;Jgs2b|nM4Q>~W10f-P6hVs{jcJNKu+E-RQks;w((&<b1x&rL3!^6_WgyY
zfDFBFk!9V{9I?>XD<cN+QL4-@`ce~bf_%L%pyh+3DASidtL;Y+H+7%<d7r3s49MR5
z*gP~HDYuvU5ao~1Je4CxT}tl?11HGkdxzAe9JZ{jd+TG}A<k+7sn;8dxCb)(UI&$2
zhn51@-Z#mQA^xhEy{4CowGrg`y)+Ja4)LisdNEtd9MD`A>a?t9T#o@{{XI=Jfez*`
z?0WJENFZKI#n-gQ?Q;m|0eTFmJsh4ECG^NS#X=kxYwLB-ErExiBj~|PYj!|%=XD=o
zJ3xHb#pkf@j!AXUA9R;J53yfOukTK*Ub9DYUnAD{yUml?LATJYLP~Dm$g$Zi9CQ!j
z!9Gm??I!d31$u|B(~EHXa3}SyWiK;`6LY>M?)umKf=;3<i};bfuFH+Ckc2geACvy^
zuIo+3Z_rnCy?FNAp7+7aF0Qc&G*@O%@8r{kbzKCyjDHBijy*h|s&nF@4aA%6bW?Q}
z+H-)Oqcaw1Za4Wou+y_)1LDwHMvXd^@QOhP(kWQIZ&%pV*vX{l4)JL*i6I@w?b@Ip
z=~#4Wu=CIv>*)JW3*y!csnR>rbKF69(h;O{YA5%3tHbVA8^p8mDYkSx|0oE0m5%=`
z*X<ZaZ+Fn}t)e+MI~;M6_N}22(7CjK&-iM)lM~V2Y<mguZxegD?XmREppR+yJgTs5
z=2UJs{w8XR=Hl`-GTR?V>VvMPo!RcMZKVDCb`rH;5HIKALEpA?uOIX{Z37hDwmSBz
zZFN|;AdXH_L$EDmWes#ZZ4R><wp<*8ZQ5gOXui&tY7g1Q)4L7&pSBx4KW(mZ5N+^2
z0UI=Tw<^}xIz5g6-B4@$T%yh3=(E<+HD8Fwt5tGu^@D|j-l)}*s=_9%$*ooGzA(h;
z1<;DMvTMbIPN@~?VrXMwFx7Gup9%4MuhK<ZMyGW_-_-KuYRyKl)2k()WdY6g+1#Fs
zY4Px80$o&#QK_vB?owcj;=%)n_uHA&XknH?f}W~{#Gl{#`)9J|ldnS%2lyqtqIpo*
z40Kq{^*)x?9~6a~vpY8-J}~6^Q?s*%2I#k%b@ODbZ8O=MWeyu5Zcv>ww)s{n73jX2
z@eknE!bK-v4`m(EJfSr+^_#D~@M+MCeXTbBW=&w<`8B;y0pbkzn)trjCryIR?5j5R
zs@24C<yT2NPl!Kky7lBMy~=aYr+vlgb+P)uKi9PXj1S@xLxf|Sx&+if*Va@~|Jllh
z*QhB~uoU7IRcSPuY$e1%57(qQv|{ym+qy|Yiw?~(THP)$X`=HG1|3}!oRq@~N1yV`
zZe9h%H*RB>f9aU<0R7#Ua@P*aZ*iVqQfTum(cEJ_((j9n0WawGzGxCIS*H27e|cWd
z0r8N&OA=q`D3d_%_XXC|XlcSt_<7gc6XGQ0tmr;>>@R>$@N;>&pCwPS)8`bMZZtn>
zNma}E+2-U4=nFq<wpdx5w=jN|crR{&<|-E(JwD%H{RO(j&+zjKi_To0#=UQMA>Ojc
zOS-WufC%)Ajg@*n7LgL&jcL!aAP&>vvaHb_e+_hyjc*RfEHv`48ztw~AwE-BsK1e+
zu?X~&jd-Q;7L09ppZ<J!faW$Wa2~aO>P-j+-Q}m6I5G3hw3APnaa9n{IkaE($tk@K
z^qQY^KgyX`^BsPYtxSbD&qTA<PmCibp!57hw7hEW5q`7b?-?V+f9hnBH4ObX4EoT9
zPx8;r#dA^`a;;s_T&VfIxYh>uPj^69+F-PlY)<GL((saG9O6ZHC662K*~Ee#wE>Y!
zXEugUQhzyX0&%2upT_FPU#WtQwZ1v}#4JTquD)p82;xh<Ha+Tn_0mB9T5nlmW~OIu
zRIh%932~>-XUOXRl~SOat*8ByVa6)xT@RPDLG!3)gu%6Sb2x#Zx2@|o=`-Ew{!~}h
zzXWlr-;N{eLej!Pr(5TQ&uCgp`M6HkH4NfclbD+89_g%rzPIkq<b<im9p*ZcSD6sk
z`j*VHc15WbbiuVF<8-E?JE^r_G?mc2t0~i$`r23<WzZAXdSBf!#c^-1HIE#DIM@x=
z&e~_62SJBi%c*wLq`#}Bmgdh(h>tB(X{_1fHvs)|&Fq|*Nz`avO?MzJ#LYU0Hr8Y;
zNPzCSCN!$WL^Y$Y##w?1;%OgkZ`R1y6@Xs4M$n<pgzo<Bn!CJH5NCVw+NS#A%V*G8
zSFZ=g7|*-RRgb?^hxpr;cUINK`&FRNu1@TdHqHrTuJ%tKgSgxPN4#n+)n?FjS4;9U
z85=7zRP)k$LcFfj9g}K;4Fu@HtB$`b8MFP|u3GANhvs;V38Txa8jI&aM_%<Y7t823
zPi<99CL_f64z<Cm%rjI#e_o}QV{TL-mRTiM=nZkd(bZv9bS)o2w_b%a(rDy>9IiZA
z9)WmZ6=SQ)ehL`q-7D+4n2h)eEGj=JNTNAmBdVFfN{{#~(8*VtG))@*y-cc9-k^l|
z;c2pOl^jyVps%l_@q!yRBE2eMHRcdkoQjuK@q<GRbomv%mWzfSzeOr)D_kJn_)VK`
zMTF=m==m$$!xIgKgK;X1e^{Y8WW$?J1u8_|DFOzd;{L)LgR5UB6*NL#5TCr@DPO*K
zaRvB*@*ny-1}!k5^4`8lh+EF`>@LsABL(b0c_h_01D}=Sa*y{V5YMb9GFYzST@AQ`
za?y*Q2G2s3%K!c6OEl+fz}OjBjuT1;n1ixE$QA?4eY>)SoIr?wULv6`Yv^_aJVIIC
z+YJ4-8{TEnCtDB~okLqxX2HJ)ScNk6nPPoEyzH{)zV9JkT5sLBjA5z;a13PxAyoR$
z8m>$KK1o1x)cTC>_N61G2*5a$Hkp&@V{){W7O@LKeD&h+QK^3o72qFAZM}N*S`5ib
zwPlJR?mBaWrj-Bp1z;menL4cXP&$ZGvJ3>oW54afF4@#P0Ng~$<Wp|Frwn@~9n2rl
zoVFf=@q9`8IU8UqN<z1u>Rx1xmblEnhxqN;{%<8OhlT-fQS!9ETeorTXUYBkGl=U>
zK7yCPCnx}mQGBp)uIu{edGW&UTM+N9zLZnkNPZV^8pZjnxVrr9cZ=i1*w7rfE@j-e
zVr!oVfZ-_C%B9meR4*-->VE<8;bVkfikX<q0pC$fredg5SqUq;49<nP@hHjAqRF#!
zz<v~U3L<o@hn0(}+#MjETwcnkC>)mpa3MwRuatG}S9KPdWG$jOa~%Q_mm)FApMV)D
z;>uEcyRPL|M1MgC@#kI18-;(HVgOH4xWXj)Hn+FBa5PK-;?n&#R|-o_RRL>Km@=#O
zR`)WXF!*H&#H)*7#uXY!X#ftTP^qWl?Z3~o6h4*HfjIWF`P+rG+TDOrDa6_G)1Io!
zFF5o}g!uM4pPGW<f>FS)6f}vSX~#WLC@5O;fw*_O4Yz`KY<YlfDR3Blp{*D!RG{ZA
zh34V4IcZV~o-A4e?xlb|Ay%6pC8dByi5}wQ*GZn`{~3G@n3(*Z(WGxW9pdtbHP|73
zKBq4^zi2NG@G|*Htt)SQC{*&_C1gNcy|(;7zP^k+U}^G|*u>vFc8BLbCCo$f_HU?@
zaPnzq$^d7RkK3)Tb(lZ;@u=Pk;_$x}+I{?%y#^SZkIiYaT4iZ#A4^jhAwK`TpWw%k
ztUG|u`RG!hpk?~n>Z4Kh4#e$C+zI~p?0XnscRq4$z1L#=5%uvV924UCuR`DFor%2y
zTu<J*F_-2nn^)dMcp$|2*Ed?`Rjp<L<|i+k##l2>_-$UKd;!G&+g54hS+wN<9w<)}
zOG{IpRyR*dA`ZO^&}6gs$YY-H2dq#Y1+$PQys0b?)5!_i3;aC0&Yizw3pk?O0q+N|
zzp^{#HvVvhb_6MMh}^`Fv4AnkeMe^g+F55l*U_sR+84YsTF8BAKnwVzT#;F_*Z;kx
z&HYa;61_WkO&}GUOZe|A?f=-M52y1A8mo6-eONa+gZ2omhgu&x1J41s^r41MNh7_s
z`a@3D|L+vs%=AB?wo3rh^uapvnT9H<<p*s(6ZC#TgFAoX!{abZz&m|l6PDE=dXWEt
zdcRp6y=z!2|CMuOWDHoSoL|hT>g~5;az@vTp}j+fZ$nOnODEu@axx`etGi8T<wQ^g
zK|2Ul2A>>@_A0<o<!EMBs&lLVmm`gmL+>Nh3H{A-?n%D}d{qt=@1WXhj$jU)aS_^0
zv{q+lFXR0J>{a$C=A>F$eL;51l_j*Na4A#C&cyNrTvm1j{+ZgV#Nuo(${XmNg&L<r
zRkjwtJYcr6W#rzf;fYyi3mQ{H`-^4l)okiqZ@_b9<MeW=HZ|PJI@%9`b{R=Jx3k9O
zg#hc7)$S9oYJc)OtExT~+H1%MhG#`{|1SrY<zwHd$_j^P*)%w#cO0r%E^o3F6fOWG
zmL;6oqcS&_ki~KM9NKr(KWxk*EKmmgSmrtIn##W=Xy&E`7qt7ZXqwFIeKHH!vdo6!
zXDSjqvzY}9Z_#@YmD`A)nL$Kf0C$$@9CEFE#`ZhYnBW}RiHtwQ$&{eE1(>wVhq=<q
zWjs8Y%n!Ms{YWsQQzo{~e}GrZI5?A5)`v}IEG6H8b|pfy+8M1&WPoMMs0?FKrpzPB
z$QHbW_9nY}I~hJ%JAiY`u+_wW)r){-=u)jiJCvMSwG5HeJ;1<aa2eis<te+Faf_P}
z+NY>~?@YfMdkXlt^qnHVS6r`l(&qys(7Tmac<tutUnMaCJC|O@Y5H>Mo@jaobqcg+
z`RwhK?)6s(aCPZc+lMdXddbqYSJj}Mi#0A~y6`VQz}%&CZpgos6bMUa*xx|!UtZqU
z_DH)Ti3B`e+RmLcrBkQXwE4##&@N`w_j}q`rwYL8rIjV)Di!<6r)9M8LVKA2N0l@b
z9Rc9@(ro1Fl(aSX({%g=(K{L?em=G|k@HT#_@!|R4=a&kW2N2puZH$DYaRY+m^bhM
z|ChRN>8{w~R+;*<wFlbWB;ScmZF4yTY+!2D)V!iy^M9!ygtMSMj*MbRY5<}YaD%Ci
z{<jtHj1{FC{?&zcI_I(psS;cMfGJGnw=h*0t5;2B+2w-vJ0(<Gsd!kXfHzDziJnym
zFxO4lxXTOedfrriO6gON2P|Sr<8ija!|jWd;^bKL-baC$o;xLMiwAIu|Nh<fy!?uY
zW{S0(BeVl*Qu9kuY|;Y^V~VK9C;522k`x}{3uqr?rMr-V7?K5iV+wYfy1azSo#aF7
zm+0M)JcE#X^2ALfU>}pa&gbQhsCJU;e<VYDqJh<b<m8fNz(pp9rZ~#w7ClS$cz*)z
zj6C%@leOLF05h4a;3_PqLZXl?;ueeEAIaS>D@<k#W(GWEG9q3_4qIFz8T(^2v`d;9
zU`<*XUj(dW(!~CiY?ZV|QV#_cv{wpg{E<|o_rDxwQfh>#tlsU<Nny<|&^sns0r%4+
z8%`O(XeQ~JOUsh>rYF5DegW;9)`-fJ9tw&AelzLrJ7Jlx&v}!mCWWBgQ@kyA;%T5T
zU^^2xm&9Z&qe>I!#HFD<lz3i6Vl%lB;64*8yxnE!%0&{hcjKU))PAX6V!)3%z=S3`
zYY|BIWZg(KnR^E9r!s>a6J<8L056*O#Fbjw*}x(3KYTlAS0(@OW+J(OBw$GsvA(xU
zGo5-Q9J<Itd#khR=!D5GKfswL^g2F}`lfG`@cHf@w8JWZUngY5rve5wAxb$|$~(g_
z!H+T!+GnZWPfak&s{wp!g1W<+)cw-p1nC!?=-rkS7ISg}$MFGRR}*f2ca)rpvPvLp
zAb|E<W&0fQhaoP2YmHxZRgw&RF&{r=Ap-5Zw4#IKzi1l+<~6?TO{OHzH=g(`ojvsa
zOA-&h5FcQ_1bEnZXFvZJ^IXaCrU@d@F04kuC|<6Q2(Ys8Pd9JA2-TN~=OIym_F}pg
z3h|T%cz~mg$Bm79!EfdociJO@-jTf^dNUL^FMI+R+qe-FTw+N=Ev~JD589VCFww;2
zYhD8WHZHj&ULyRMHZBb76|_4u_^KOc+b9Uw+&BYzBMCu|!#GvHdh{Mmg7m-HxW`(<
zfZL7Z7)p5lYmz?hmP8=5Q)_f=ii3$P0H!zgxLxLX6mCcChRg!AUo(mlj2$w54|w0$
zma`Afg-94<t7BHtySC?Kz5%gG!$*Jxj(zXgD!#I58tcvQ8QQyjmKu*W@Dv7|aI6|n
zr+8G_V64=ZH?)H@TGfjE&msUY#IcM#-^7LP2F6lcyhQKg#K|<3VouYy0AC!l?F1KF
z322X5P*Q<*bB(#HF`X1KfIW_>Klc-hZ2THiv{nG^=?uG+W1<F90hb)(-)Sl)*j*Ik
z+-8N|*@=;S?T>lW%M6(17{$@aXUoN3V#F3Zp#5D#L_iE1z9Qh6W9XT7pM{&S#gK~i
zL%TeEzN+Y>a3R1tN3S=GJmWvR7d^Y4i{9%!BdiIFZd1hr9CUPTbc*Pr;bwHfs1>y1
zt0jC99jQA380l!gGAq%L{DNp_3`uC;_x3SW^qY!yz)wdjk(!7;XiJP1w^u^%{zP$~
zJ&0z1z6aRqXoi|Xk=feqXmZv9Xb)I%dnoFJ!2@vDQCk^GA_2ZXq86C`{iDqP+X-q+
zGe&hi_6JOM)TaS25l)t@s8anF^nOqT(_AkqE{zrN+EKwG@=w3#T10uQeuZ|0h2!l}
z24X>g<&IK2UU=$t?hqwY{tnt3zM?@zJ>YBxoOjgSKd+v$+~0|!ZQ_S^h-Z8~QJC60
zfB}y@de|X6#E*>JAl-)ci8&mTkt1WgfDe!C_^d4KOh+5pklzjM7NswLMrMT<19m(z
zE{H*xVTvy@IN%qwXWTEOkF*VU0$h2dVUp;RPTPz~jeI?5=a~FoOQh&%DPYbcAMQ*&
zv0M&~WFvip-akGOjl_;5*R}^ddL;Zk><N;GJL2@q0kn%;>!XWU;#>r*dc=g~PodAR
zyCeE4M4`Q8#NyM4>gSYzV~@y>3lq}UeixCtVSwII3h{l*iwMZ#1dMxx8`d2m{3jnG
ztV~^?edS!ny9hP07l40{kg08cT>e)zLWDCF+FklfQb(||djK{*g1+46v0C_e1i8Q_
zdXM>-tv@>aOk)#p^Wi(Yeu9@6YT?VFKG05cgo8bNV6Yr8_2I2fi-I2%DZ=aSxI_C*
zXEWOH%-|Kk+lR-AH3&+(i-(6`{6X(J1?l|~!|g*00gE4QqQ)e!>qj5{h6Nwmd$zew
zhf9o60Zu>safOILyzxXhSM+yi2Wl!u8&0b)4H*7#l9%@cgjfs1v7bAl_n`vB7vW*Q
z1+)O)AGRcL{AjUzAZ+p}CbS!^4z&tvRW%3fe^{MK&!czGUBZgJlb}7R#?e7o{HI8;
z3kVDSQUB<E#&Vbs&MRnVdL{BI%-nDVYzD$~Qs((bCSQc9e3ygvryq>F!bH@A!JZ)O
zVWtMZ)9>jpwyjKPmnvoXE({qR1GWZX_*<g<bW3CJuciNosJje`@_qX_Oe50WE#2K6
z(%s$N&BET-E***iDp;r}79uL8fPxAr7N{r+h#*LJ_v7_{X7Ast9cK2`4#Vs&-{bs*
zpk8&}?rrf5Gaqya#Un_a%8SOB;;##>sAE0L{I>YTkTEn0#SQKqDnVgm#rFoE5qztP
zYQyv5bMu1GFBBJNo>Doo6H<(4$Uxoepz26*l*xN&8;boWm6RVuDi*t*<Ul<vxDZlo
z_}3r0hhp`LE@k@`e6g(keS(u!7XDsT%=vK(nuuchvH+#^*}`ISA8XXlc5mhuEgjZC
zFH!XOyMR)~Zf?=g6AskXMsA)edXrWLEk)7u08S;H+51KHcE<?bR*C-mXwfx|chFfB
zomUA}9BoxCI-ydGI@~AaPm0q1ok#d*Fp6UAg%xw7eTsqtgHfOBs;O6GcP<zDj3U#9
zAVu**uOjUq?@_nA)7n-fA+H7PMiGC2k;40g@FLdoZ>Z<JDiB&k!h8+7j>0Y10fpGE
z=Y<Q`t`MBBf<bUf;h^3pXg&)2&TA_$?VT&^URFo_@AwI!!utAQ=s^na^XAJpvWOO5
zFKS0!aDG{JVM)R`v?7H$^PlA1Y3~<iL|YNOu)HMDEDTHEg^r}qmr_=4ciOwqxqKCM
z#2>6U3k`ezXG{t;!k@}ry`5YrPx}$|#j(4XLf*gz=uZk+SPSJ0%w!9XzFQ%<V>zai
z6$M+S`Ou~mEFP_w{qwG)VB$*}>X92rY74$3bV0XL&|_{do2M9B&~Ypob;_<Ds|B@F
z1<<q<-0Dk}70>i2xcq_`^~>Ams|t#4|AF460AHme({s1KAgxLfb<LL=HVQ)O7NLbH
z@P6Jb6V<{{;MDiOyG_tL%ji56FEAqQfKH}BQ}|GZuFkYT!E6w9&?DF43;3_aLPJx)
z_C-v(uJBO--BE!0XnYh+{$4&k^fmdb@6Dtgju++6vI!F0w6rjfQvQ#oCTMT+`{<LU
zR%dAQ-$eGKp8EA8f&3;#EOa^fwU;}k&c!F@S5rSiopp#5U4GeS5;QycCz7nCREIb7
zv)6kF{#uH%NHsr^q8@sl{D|{{k^^#|^8^0fb0@g$J0HK~+xyu;>yvLz;wG6Ms-Lfa
zmlE~b=Gy}K@?_r70p*K5C70yN$;jtVa7G>XER}0M-O4gFLirTWbR=5xTk{U`lu+MY
zeE2wTL7ETxp}fBoED~Pv`gz0S4FvZsAw3kG_u=6Vv_*NHmn+5h4fONcPA;Jy{6l3&
z-UFlpx}&^X*cI_Bn_GET@LQ-8k1?OgJ6TQ#O;TR&JppmubJz2*?Y{|rT%2xDI4^oH
z270Bu5J7FR5w6rcABz^$l|OW>&a=7y4qB!>(?4EfAg>`$kN+y_&2695=E+s7L+6wy
zwsb~}|L6HU0lmwpLtorY$zz!9fd(p%%4|`zoy|Fq_+B^a(@#rj<gR3vLLZeoGglz$
zrzxHL$6t}))<xxwlybkiRYN<K`+hJ^l*rUIw=-ZF_3XVymAQ>LR_Lm7AF@6bxu(UK
zd%KPmb?$M}O}XVOtI%BKp1G7FqR(+Yx5(@f!N32z?$wl=@yG#stlXri=3^rx0=d!B
z-%%I;@afN7pB7_iwQ^kx&m03KbGde26{wfD_3_FzWEg~wD_3)c<ru&Czj(#~73%00
z=F)OS9*aZcmCIM{ApHEkQZ9R?2I}ief+BLMDs`d%$|b4x687N`&DnjdL2&oNGF{O*
z^8+%_hUNTSF&5g7HOu+U$c=jZ4@_-2pS>xd8_RiD#4U8Wu0Q8>%M$AJqs-6eG|3D?
zQ<hT~y&|MFd?e@Y;~s+F7ov_-%(-mQ2EAF%xhp>ef3ET7l&m+QuK!-@ryTr~7HH9O
zGB`&C(>H8$l5%=b?{6M^J0~=35<0aUzcDUBjz2>=9)3*d9e^o^jU4L;J80N)OgGL6
zG_@Y&=;vQU?*rruZs#a9Q$XLABjXw%;DTSy5#7xp+zk*A8Jf%Ca^QmYEr*5dH2=Ed
zN)Bzyd-R^b>zt!G#Ojxzi_6|QkmWD!)y`gfQ;6Of2xLE%Jr!92&0O}Fu{FP<2X*$4
z;5)+o0e<2O&Do!3g`lU)e*0~YuebL~_N(q|=v{(qWF6T}O{UP=Wj|^(=ZjUA&c6SQ
zop7&!PuFK6yRw%BI=t+PF=Ia3ob~L|ZGH5P!BBNTc7e(zX!NqPJa&2Szf#W5%oRuP
z8(;<#v*RYGq2J4n6u|PDFN$Uddyf$A9`JG;IAyy}(n8yp?W8!sGet#_ZIhjd-a}}j
z|CifRVu9{2Tjwk{PaY$4w%YnKdMCk|E;C#DJuNhW*<!j5JjW>WvIQH$(EAB1dz#s7
zkIA7I%w|+O$=xw`HJiHQFM3zu^gv5C(F8TLgju`T0dC*+3t1c7sf2qA+_E<{vu1;(
zpfk++%V@y0pZy@~_e)9i4#Rt&jjV5qNzfo>^)B~wT~g)Ede=ye-e-uQlE~_?T82I`
ztCjx-m->KkR^z4^;cf#LWffyqO?@4-i&?iXKH>ZpzL#|)_XK*+;g<AlR(bey=o+(1
z1KBwfXa8oE_?r^$Ja8ITuV&>$i9++31=0pM8GU%NFh&08{fFO-p;>V)o6tjMMGld1
z)V2?1g%VApcOkG*Sy|rhn$SvSxt+MpVa4K~<@kD*a4&*`s~MkVVRQf;WtK_Nd-iF!
znJoQpiRc}PruC{UwM;8$EVC590rtF-Ct0#8#przr=VL-yA|#5?UuFr!zGoM1*v{e}
z(?{=4tQhNNG4(%%HZzOP<vCmX$L%btp{wXUic>C%SwtI)&~4)Piv8HUe=Om*j@1(G
zRIo{VXyF%whoI@i&(c0;-TBUq|NATxy<hRx?gIXo&`Ib$@jr$~Sub=o;rp*LqjxPr
zG_vp?WN4rT#lPA8#;Sam82|dyzi-(8|K0^FDXS*FH8%)4QG9dgEtWn+6<=@j8oh&2
z`DYJbBXt!TQv4l3ca|8_GW<>MHNt%i7VT<s{AK=5=u7eC;`=PrByRXJHCFU)#t+X@
z{0aX*(4OK8kc-T>AHBfmTvJ5vX{3;i;WJl=p-aW53u!VNJCoy+U7ZMbHkg@i$m64X
zC81fxM=<|o`aKtc5An)D?{7R*dWQGe3x=K*@9B7l37aN?cYXK)y~|<w^f}%xr43qF
zywzv{6XzBVZ*H%O-s_lBPQx4OX+j5!*KIq^*ckl)uchCE-tow}DTY^e{tJyPUVic|
zqr>-kybN-RaNmPbkctv7`s@w#vv^@YO@>7^EMDN~Y4q+#Tc8V`GkO}@T0EQR97FMm
zOL(U7ujoAx_a_c`npg+uZt+xFQw(C?bMO?jf#{u(^=)<B;ftft<l^=!Rp?)Hq~Nx5
zOws!xXH`sbtKOW@>*AK|2I>85AL8cCa|m}u=w(Bjag*lx(DLHO?Z)W#u#vb??_=n_
zk)G2Zaf3OY(D~v9D(&gYuTSIpU&x|&NJ8pf;d*JWKm&~Xpe;wI+!liCiM>m>PeMo1
z{T=su!V&sl+)J?>+TLD%+>4mY=-ra5-%N4OsB@tm#x?o7&_?}q#MQUb5$>7LY7W`p
z9^y2hE5_AK-={q?q=&obMuFZr`Sw!=cgrXRnq%CJ_F|fw-vn^i3=7fwCked*xJ%9k
z&?Do@Cw6J{->BfuXH*jIqR`Mi55b*jxB;y)?vw`!_0Z!M+(}X^^j^xnTUxk+psUa^
z<MMc_sngCa;j({}6Yi)`o92w*K!6rB&N!^h95qV<BMx(rkKR`q^FE17sYRfF#wDHn
zakTEZ7cL=zAHBPR$mQZ<%%h-<#zko-9kpU(z(pvB5bm)Y<=iF1g(%TLH;oI@Xs4R|
z6@d#d@k8&lG_;%Hd?Ev&sm6KbzNX5)b{pq$iwV8oVh>K?TvigGx5haO<WTW@Q{WsO
z@#tNbc?~w4?HdDVv2iv>$&R!zcjBz<9;5eO3g)?SW^?_}Y2%I?njLZJ6u_BWzDu|R
zbL7~iVVt3#JT%-m{kJZZEAg&4J+%n*K1{nwIZj*175Z+RW~BmU3CC@mhQJnjH^y`3
z1Wr}S2HJ0&@~dG=i5452lDj*4PiC`d11Dd~0bMvwPR*O5)4d2M^ScDSGgB(YjFU2W
z2F*B5V!NKgZ?zmJ-gudCe}+Q#g%D0uPZfG{oXF8h^1Z@lobX^CdY7ih(H|#Rd<t4~
zoIu1Dc{z_Lj^EZ6y;l=FPK)CeeFGgjj)!xGT<N|5j+=3ZaL0z6I6fH1$uJI$I*x<=
z1=%On2^_m{0eau&^6qUMtNCB(*KsUC8DtSJp5U0X4+wW}$kekLaEyJu(6-|kiTKGV
zOuBIlN?zzaoUfE4IJ!Gk(7oemXC9DVf9r>%Rk(%T$%!qp$5DR_geD$GeN2p0$D##y
z6d5Gk&mpBgdJ{)w!~nfK?nupPl7SvJ+!1af^sY{IAv=zeq6S)e97XmNNz(B;90dgn
z;oc63A^8-JoKpijdmPz4MH2c~T{tp*F7yu1Fy0AAifMudA4kd`O?+SX0*>S@6MCN~
zZMOnPA|(NRK92a$C1TTNKOFJ3eZt)yVwR*09I<2xwEH-sjW(h&1wR~7_Yiu|=i&Sv
z98uaNbp1FYx35IlyI*lcIu8kVeuylC7jQ&uD$xAnh^R)0I0bicL?mhd{C@yA+(`t7
zOJ(42v<n=5qymQxUf}RT2RKYt1&7ux;84&W94u~ugQs=i07(Z2x(;A}TN~^@R0I2d
zhG3t@7wkPb0rs4G!0sw1*ey;2yL{7N=RpM6QQZUEE!V)dmJ`@&<OEw%i(vEeH?Vo+
zBiM-j4%YjY!MYqTSj%?@t3Rv3ssuS$Nk|6EjT>NTqW~-^NQ1?YQLu2~Hkf~ffVr7a
zFh>&rW+kG*j6pG&c6tV;0(QV;loj|JR|h8IM8J4N4fx|{0><nX!Kii(_$`b9Bjg@n
zc+46MJ+lXcCquzc&r{&Xu^#Y!njL(*lMMO;Cc#&Z2=MtW5$H?01A4gw!N)cQ@WF!-
zyjvj!J^um^Z<z%^_hn1aB~S=nSN;UAxO70rsd~^(qzj%$4uaOt#h^vm20T3@0-C1j
zL8CS;s4wCJkG~j!N9-Bkp-VS-a7GN=@45u;ZVH1tLN7qIc?`H2sR(WqP=jlgo8ao>
zEpWMm7F_I61LYr6!1)hvLD?GxaJKCMI9;m;N-F+>6S(W3C?Ek8=(&MBc1Mss69n+h
zMF8Nt0M?WpWRN2u?ZqxgNiG3NqG}+%Zv(`py#vu)jUb|_8HCyPg5a@35EyR^{C2JZ
zAHWPe53T_Bf9~F8VI4U6b^`l%_kpeAU0_xA9GEZ9g5wtQ!1&4uU@%7v^i)m)ZHxlY
zc)9>o*Iof-$wxrJvkA!Ne*;nvX@Pj3HxOCq2Evr)K!9rk@Jd_+TuNbpUEL0_s5<~g
zrD#AWQ3a^ER=^QTFF>|10*L#t$iYKZWVe6{+49^()}@G$<@IC8!m|Km7SoDMsVXAl
zbFYxmtFg#0%YR?1uJRz?&+{N(mDQ2n4{^u`|4!uXvKrEr(TThwjzwN%sUa-~JV<jg
zA5uT5gFJG=AP-u<BKHKWkZNQMxiN4asgwyrE@9n}3vWV^GP*M4wC!)?#0g8J;8j18
zvw<M^W5*G!wH%TjuZkp}_D16G-9)0>X^`;VQY3gt3-SL$ig=IDA?~B=i1SYY#QsAR
zV%_osF~1dxm=v)i2I13)j`1*}!L^Dg&q*Qj&AEs)jsy`myn!4e3PSjwS|HrfjtDys
zK$yBdB6LxP$WfXf2>G2dgjg>LyVsY7-SWAHUH!X&U5xO<&P;7${{}q4j($If9X@^q
zJMg#%`<0Uy`w4R%+w)x&+a<e)?Z8iATR-h#n>kgnPrS>qwO0hOcfWte-lDyay{3B~
zdnw`z_Wapn*faH4u_r$3WAkT^VzUkoum~LwHk~5?o5cGW8_O4kjo?zi1~c+w{YcfZ
z9!nWm=YeUgU27KB^3uQTbFwPdz``D@%~g(7{Y#BisJVxgj!D6aNyT6V|CC~R&QD<3
zO@gqDi;P&B(pfB}(khntlSJlT@X5@LO@Yki?9t3Q>b}gsB}<v3w0fC?d2N~fyAhea
zk!G1a-&`^~waYSJTqVtXx^pA5-XS5g_Eu8noz>f!RXQ}8SMXJt7dj#{&+LU{o=_~y
z%nMx0#GNk4#5CJvCJmZp#%!l#hBJN73>1sb^j1^LbTw4Xv^NXSv^4*mX<{0isi$k0
zsi9z*sl;EDDRbm7Q*{1*roe}jnOt|OGg*+0OgcLx^9Zj_Ch>%F#_pZKjP;Or8H)mu
z8B_hn8DqIF8AI~dGy1=aW_(JU$au>-obj@jA*0m*$!O>m&3NcRm2qc8JmZFMR>q}4
zj*N5mGZ`hXwlWG7j56>QJsFt&QyEEKXELH2dox05tTX()sWRN}l4Lk6X=Yd{KFTnO
z3(L^G>z$!Cd^SUYmNG+9tu;f~`*8*jGL^x4$v1=U2}cHH7gGk&S8L4n@H@=PSTSaH
z>?CG<_%mkst0(4Lmni1b6IINcONE#YAb@%1y@z?C&Wov`&BEOLC4;$gj~8=3-Vt+3
zsTY&Kd=`VdcNvrJGlxl_%fUoE4a5Zc7Gb=IwlPju>M+(Sbr_R3+ZbKfVvOo&2u3dC
z1V-%dE=C}r0mJd*DTdMNUqI*SO$>=pQTk3^Yx>Gx&GcCV^7KC!c+v-_aOq!F6w}{h
z71Cd~Bk8S&oaqf3r0EZ0w9{{0eU*Nt=VJP~<&N|c7WMQzg~N2jk}W;O7o^9;YNUr?
zjMIH^*VA3H?9y$3L%L~db-He(O}eUwdAh9eg>+F#&2&C$g>=@*%yilpyy@g;nbP+C
zywlbt4$|fpHqyo)8mA3KOr?Dl98Y`qRW0omek`p;aw6^VCxf(mG3#kJj*_NTT#HCM
zqbQkH@WLbwcl=pe>bt_USd03!kWS4sA1$6V=NgYRYmT)vW86%d*0^q(lHp>S<mH1j
z!Ij7~P9xPchEslNl;5UP4>|i%H{3W==g+jKj(5FH9o$q*{UWrN+G8P>+7VTs+FVqX
z`mky}wYvFk>XkR`sbycaQi}&UQ?rJ>Qqu=XQ{%qUr-r`4rTR3xraD)ZrCJrKrW!@*
zr)rwlr78&Jr;2TKrSf&fq_UpDrqZ~sr;>7hOWFP|n6h-LKV{NrEoFE$Gv({mxRiIs
zpHe#hR-`m%_oh7LNl3X>mz8o^?;z!D&s0jGy<Q6VLY9(Zr=Ak^W-ujCdp^azCN{;6
z-7m!y`!Yp)q%1{Admu&P+=&$a=_e^{8dfPZIj$)rJ^jhsG~LOI7ShQR+2qNCO^(TZ
zldQ>an5>hZtM4S&d-5jVOKVKNcBU)&e6@A*iAJmBtd5t-X>aP1W8QHj2ff)!_IPQZ
zY}X``Y<fE(S-Vs-SrLOx7WdXl=F>_}W?_{|rke3iI&7g$TF=)=nzi|pG|EJi^sV=C
z()*%;q?h{Gq^9NTNe`}?CRLe6CY8@HCY2PbC*=tLPD+19ofK=?oD?)LmE_@nDam%?
zbCOB$$t2C+?~~+RPbZ1I{h7qAb~lOP+CdTp`H#fi5beaJm!gS(IWHs*Mx9CQZDCIA
zBIi$Rv3QbLSKOC)>kTIH648Ui)5?*Fxq%Idn3AHz*!sD|pl?4D-Pc?aZE1ZIjRiLn
zH59oMWpzF!3Y#z`avYyXq%}25B+=JS*i>mxm=pb$Fv^Tg=-+Kh=o!gQc=7yCLVd-z
zgu8KG30DnM6G|Dx67qjUC1hSbo)GWToDjnGBEjRccY<whX@aq`UxNCt&IFm9*9k(R
zo(XKPP9#u!xyBzZwZ^aETH~i_T;qpJPsM*`3yAM3`yAgwHxmCarzpN^{d0VIz|;5>
z@ATsFa>4P*rzGOTXHLcY7?j03lxfAAj^)H_Nyo&?#qY)oKaq-OUp$DX5l@aM@;V*2
zcET=hs;MDv=vRAOA8~wKC;ywcryAXH4{W33uKPWUI~V;Zt}w+e4vQ&|i^mkj1*eF{
zxkpFGS^N3L8QAQ{sc0OJli=5l<0Tr6WB8>QN7keeyH)%vcFs#H_P4lc?3X3t*zPCM
zu`LNju@7ZjV{iQV9((@$k=P=m`B?0HPHg<yPqD#DA7kBmvtq5nW@GjCsbZB*{E8Lh
z2#e*aycbI+R255n-8p8R`+3aNnbDXb($<(y@eVOBf8K~`)O!$f_gZ4i<-PTo)6U8<
z*>~k)Qnn^zB8<Ibyo=Ao*nP~2F{V|EQ9FJ&MiM(1!~5`K48w3%3>n2%^rp0Y^o+Gs
z^l<oebZ=Hf^sDoA(T&y5qVGN~ioX1eKl)S~COWJ2N_28lUUXQkTD0f2x@en{m1u*s
z{b*&MzGyN1xM(ikpV2g%^ihZJ>7!OI4@FIcCr1q^3`O;9FhsRAGDp?Lk4IHW<VKwv
z+K4JRp&FH;W)>CwODf6__dCjwKQzkZX-Aa0?P8SV=u#AKY*!Thc6<~GvK+ZibUbnr
zn-uwDBQ^4Uq+{gsA&SUHW@jU->NX?Kv#LfGB-=(}`V1qZB^V=pGg~9=-y236vsXu|
z`b<WO-=K)(8YPXS<sOMRbhsF?oU0n~=gH%U{$KPFZ^&#So{7dp)EFm3T=j8_IGrRM
zk(JvQkyIKS5psDr!tI83ghdrTLi^f-2-%AE2!WE82qsV&K^7GizTqq!KBe(G{3n-P
z_`8kn@U~A9;Sa0Q!mlSbgqQ053eTn72v2#p7amr;9PV-aTe#)n{cxQp@!@iT;^BgH
zec?=vQQ>6nyJ73w*s#g6)vzDZ-eEm2+QM3GnZq9Z^bM=@zaDmad?+j{h%PK~L_I9n
z#VgF^ZF-oQ`k63|s+(a_M<0dpM7M;|zV8S<6nh=Igmi|E_Pq}MBG3`~I`VmF!{e6F
z>h<Q(a^=R*!q~=8Om%Z;<d3#c?<226ZIpUL^*nxu%463<1+OrKGBqoNl74avSsTj_
znOJ@v@@;QF<PDig$WzJ-A@?X&LoSiHhZJwW3(1@}4~ZW765{hFGQ_ryAw<9QRfs}j
zZitYrO9-==dI;&RWboQMnc#^FhQZ%_!-KnptAd;UEC=7Y<`7)r_BObP)+rd%wh<f|
zQ5)>Vj19JG4h+_D4+xgoNDt;abuXCy*m}@mqi4{P(NNIu4{1StjtW5?{ggqE9d?3l
ze4q&`HPQ~sZa5K?B)l6GRB|H7X<aAC#El_HrHLX)l!-5hE!-oBqV-weCXHU;r0Y!J
z_sVC1-G3ehHVc0WyyM3jSpM%&e8C6qz_k6Lz;Ma#KzGOCK=X9|K#hwh10|Zp0y+B@
z1F0s*1Gaal0%neQ1^i?h3FzTG8}N)LHQ*li$$*P&{Q*UEb^#dTgMjem(E#`1tpM{b
zlK_o--2oEC_yEqZ_y8({3jb}kZU3pMQvZR*5dSy0B>!g9R{uLx`u-Q*5c%h4?fa){
zs`-b^*ZI3#3H3KM_x4v=F7+2Vf7G8<^`$@AmsY>EsBOP-k~F_BWm<l(gpB+i*PQaZ
zp(NyYreVhqufpjUSBLZS6PNR|y)5RZM-%QRo3`f1JKEz%YdYt<cgNj#j)K{D(2v`<
zr!mg=85N7~T{lYK@+u48{Fz_Asj@G9Lt?glo$qJ)8jt(<Dsz_j3R^PyGNsM>5?68g
zEWNGt8JWxQ`9%HD=ed}c&jUSvpUaLuKE;8XKA5-}pKy$Zj~kfqIgX$AQN=m>h-9$)
zuq0^skOsGSuQ*@z9yJ*C?v>2-enEf2`@zz>_vMc-y^HUxdSgI=ceq2gx0~R&x9NP1
zw@SmH_c2U@H?vlPH}Tex*V5yMUL#@iULUzHc(wM_c->Et^Sa2#=T-1B(<?R5%qxT_
z$II!WyqA%@wU@%nK`#OOK`**t8_)e<WzX5^63?Fz-kxtJZ+JHOdwbscUgBA1q2`(O
z)Xg*g*ovp`NeWNv<x)>=hs&OlbpoE8M+H17{jPYdKPmSZCuQ{bY)j?QegW@MJCx?}
zZ~W^~>^bL=em>kI^h3CZ3(=g1vHZG+qIZ^uK;AhIx*A#cy^pr;Gjm(+KaNPack};o
zZ%`I<uQJ|nKjUEM4!l&|qXX``dj{WgHxE{KSMzsv7x5r*XSUUKCpMsQTa=4*8|LzM
zdq+I#);zK8R^4^Wt*mO&EereHEzU{W%|}e$&2r;|o5m{=H?iVAH&%NMH&SM8*QLIn
zuD?#Qy1qA_bA7t)=X(2IqU$*~5!Y;z6xX=BVXi(_JFb@Va;_Rh<gQ}Ez?J3c6;~1~
zUzf$fZkOTEuP!}H1uo6W<1V*0CtXTY%3N^EGcGaVGcKOL&bgS|&bg?zExH^NuXJHN
zb>RH(QkwIeQ<w9P$BNF~G`7z5fxOPw8?QK@qUd$bbZm4Ezhdv~^5?p<vFL4Qg^)mJ
zz8l}1sfUQ2wizd!{u*aFeM$V`)LuF3^x#di)5QftrvipTr)0U4P63v7PPT!cowU<g
zoFt0bo!BY{ok(x_J1#xA=Q#Yh(XppK&#~zVkK@hSRL3*b6^_WIEXT-`N{((B4;)QG
zmK+sr_8s|^`W<Ol(;c=}ryV9fi8*|}t?2L~liH!iy56CJN5&y{GSwmB;aLaYB%Fhl
zs=kBz+E)jWIvoe5unhY{-c$CopD^|Vh_-#F#CQ8gpDpaKre3fw=6qqF+WgW!$myEB
z-Mp8*PS%>eBx|HS+szJpQu$50#b>m3L;B=)Z(jbgYcRZMcm0KiU5R>|9p<5kU8qo^
zo#WX%c6x`e?WDus*m3mM+mS05*)E^6v>jgAu<fxvY1?><!S=>B-u9HmZ`+It8QakD
z2wNxVa$EiQMqBA8-L@PnZ*9qC+ijLZ@7WArDYSXp>toYMBw=$yde)}I<(3Tw>t+*j
zo!rKu<GzjVh_#L6_KXcXV~!1}D7W>ZTAlTvsj+pp{eblok0|R(KVs|RfO6~900rwn
zpO4nIZgJLHwrtj7hA*v|m6EIu1!b*fsh6z2t+rUb95`iF`z*%lVuhPkUb2l<f{mS(
z&oMtM^G#r-(p_UEST=1%>#JtDEqcLneD;WCZ_P=|)<_Y{JEDD-r6Z-5;9R6-q?w1M
z%a*^T;Vqn{tZlO;=jKsM@=K`}%Q{3BLxZ<0-lT?F)H9e`R92f<6l(-pq`bXh5#UN}
zVLh5<p%E@>acq9Uf+6;&`R>Au`DCP^`R8%O{JAHI`Q48X&CluOnByMgm`8Ecn!Dmj
z%?<zNn9G_gnRDKyHz%jyGF$R<G8=4qZq`lXZuZzm#O%rg5wn7ASF<F;=Vrcz?q(Jr
zB+XRm6wL&!;>~FCr;cy7R~#SP$U6Q};`Z^U9u&uK=HEDe>T$+#%+E8&gAe~6w->@3
z*EX~{F6J9}oGJa8>HZlf)2V6&(=W{qrq8>ZP49jUGA;Y%VhScsn?}qqnL5u7o9fT3
zm`Y9Bo3j1hGbR4MYBKj;&E$LATa%YH_e>s?|1>Gj@-WE`mo|y9wl#5=?J_Z@J#8X8
zU2DSmO3;L?V%B&uhT8b2Ubb;3oul!?pIGCIH;IgMBSwtl<T#Bzmg<a69^N#TkK8ck
z7P(_gKJ?UR>5P=opy7d0=ZdmX-PQL-m(1Q8<t|AY#g#1^d8+XnnS6U<B%fGk#7)O)
zM1E_+a7l~L@aKnDhMnGD4Ij=r8eUA%Gt4=tFpSL!H1wdnYG_<wZYW0)YRHM-G$h^G
zHCTvGG8mZfH+bdJY4D))nnAh3szKJJ=LXTFBnGab9R>z(cMYT^9vQIZjT;b+mg&!G
zywdMK6|etdtWy7;l8t^D9_S+<6!pW|!u1`!kLl}N57rm^Bc;zIl%}`mYpwUU;+|e_
z-x<9YN)o+W8vA;uB69W8%PaH(Uu)@E&qwO1vq<U*sblnLJUnza(%<X;KHsO?^C(=m
z{_Q#4t0S(u1uM0>iKJI_y_tk`|Mk^%6~wl6x#cW$$(7Y~7FFAIeyIM{d8K?;=Yc%6
z&IJi-9Xx-HP9*b!jx+gZ9o=<z9r3X&9i|WV+ItPJwf|oFrQHiEwV(M@YTwl7&@SQm
zqMf>_rtSa9OxyAnnYKz=v^Kwawl)=qxz@_~bFHD;KU!TWPqpf_4Yeu`v0B;fQCiV}
zLCaMuTuXmFT}$$To)$~MbIk+R4b91}NzK0GQq2~@UCo>C`7}$Ch&0nUD>eOF_cbkj
zxHXmcwl(=GDm0HM?P)B(7t|OGpw@W3{!F7bUrwW(EkXld6|E5|tFGbH_(4NgM_NOy
z!&!sT$Wndh6`lIH{#Er4Eqm%sDw68gY9!Q)1h&)@ODoj9$!OJ06P(rMekG`Lngywo
z)Jdz&vA$F5Pd8F~{<Bo=j>dDfGv{BaVV0}Zf-L;htgr2;sjerg2^{ZHqbes+UHQwU
zI;6;=+L^JWTKlR_wVcXH6>s%RHKN2?)$v1>s?O0dRZ&waReHdwven3<GCH%P@{aet
zO1;eql`B{cmAt$CDzRVvRowP|sTc}dsYo4vpu!SCq`Y5bru_F#uJWhXP0G!`MwPE`
zk|-C`@+c<>$|-v*X)Bu=nJCNIn=5m8TPhQWS}4uLnkjurHdSg(H&(ipVXRb=VXBmx
zZmHy#?4)EK8=#~Znxe$*eMX7Q{>i^nW4{!?DKja)5VBLeLsy}AdTUWJebintpu0oS
zvPNG~x#W`~Z)}Vrg$<v=qU5N;0C|%_`>*Q?cN?xLoGq$X$ngHH5F{t8V08c#RNk#A
z@LkAOp!AoOUlL!FA6OWW?|A%E{$A3Ke5s12e8%b}`Jg&pdFzM{c~#*;dA^^?@|36Y
z<dzKE<ObHb<vOaa$=$QJl{>pHDwlCvLN3VGMb2uyPEO^bnjD|@yd1@FpX_4hgzNy9
zglv1mHQBqi=CWrdMPxBpRoOtsOj*mSEm>vd8d;uK7i7upT4d&jIAy*CKbCnupC@xW
z@q)~$%?X(_OoEKxuC9zZ#zID6^MVXlqKFL1+@|zwFs<~L!BFW|I|}KWFXyFCDsxFE
zSDlvjVYHPt#kxt$PCk%kx3iWyY|@mP;z^SFcZpc4dGx!~bweVl!fP2)@%v^{9&TY$
zhL47&q^PQ;n0>n>ck8t!$0?6WzIRiQtiSz8^78r#$y|e1lF=ueC7t_CBz1X8B}D`D
zCF!cIB{rs7Bt|5PCA!0&OFXQ0lDIHtD}m#AC=uqIB4KypriA)SO$mVwO$jRTD)D9a
zH1Qt=&Eg%6A>wz(@Zx7_kBVbd$;1P^qs1+<&BYaOpBLxqaTO<-Js~zrtt$3K!bPmb
zWL~VwZ%?cklOvXRHdoB^F0q(V+qRh0zmJ~Ge|$xES3io5leCGxXOI!C=iwE-EP6^b
zM=nP+O7%e0NqbjR+W?3jGcFXRG36FnGgT28GX5d*+K^JDMyFk*Or1g`Q+_}sNL)k2
zicefbndy!Q4|%f)>88iA*~wGKzI<~%*7B<USk=SoW5pNcjwNQ>9`lT(JZ5C?c1%ju
z_!u*1kMPd!obcFCjc`vZmGI+><iZzIt_f$^4+}>~Jri~y(-PJg^br<(Bq~gmTPn2d
zc3bF&q`y%6&TFANZ$Am0zK|=F7C0f~C%Y_keCwW&TnD2Ndx5Cnq4kX5B$J=u$NoIQ
z#tXiJS6ycX^Vp>Xqx%H~ozJ`%)UlQm6rnU1q-p0BSWCSpFeI}g@M>&b;Qsjrfl_lN
z0nARUK)}670Sk9A0Y!?N0-TS>1&F;T`KKvs`Fra$`I}vf`78Ht^5@^k<&QO$<9C_5
z!LM8Rn_pC7hM)FLJKuUp5Z^G#H@??b+4*YJCHPAFX!tV1Uh)MTTJTwv-R4si|G~%E
z@|%y?`UUUQuVmid7&6|by=dOb!biOMti8N3*WUBGNLKUeJn`Wb(Ol=H>4@T4GwtLV
zd`HCd%7&lkUaug}S$is;^xkhg{<g(DW*@|O<jre%*gLto5A~9{|29A4{wP1k-EfD7
z`wAZycTOogcN8T#w`2MQx8`gkw~$u`H`RM(u4T<XTmyIVx!PHUxNhSbxk_dYxl)|o
zaCx_xbD13L;*u`b<6>TF<lJ?Z<{WFj!P&#j&iN?w6leJ`6(>$Rk2CZVC8y0+38$(v
zHz#l1Lr!vPOOCmqC5|s`*Em{OJveSe32+p4ta8M&edTbAc*UXD_KHJ{{tE}4-x~Y+
zBMJ6lqB!=~HXqpUU)E(mJJrRGQ4V4E2fXZNZx-0)8Go>|yN|FPTqj|hm^5JfAYI8;
zAJ5HpslJIVYcuKJUwTJ2dyF%i`ZEk0|MqJ(N_Az{h2(dv{f`S+TNh$kZ%P2x;=re@
z30L@8-TNQ08qmhEiW_^g(qk|z8xOl#hR01<I@#A)YAn99lx8llU}`m4{C~BwnA0V(
z$m;~Nut%0KACxaMPjr?rzh4ezuIIrrUo!1w&Wa0Q4zEyRw(BrvR-3xO%ug@POrb)~
zH18qE^cBfwYPliBbfc4-sc_PPDgMZ3CO3)8OnT;znMA{xnP~Gn7}svKF%G_>WPCYt
zgYoX}Nyam5ZyD1R+!=i>wHZx=5*cN%M2swD;|#ksd<<hRA2YlixXMsBKfzE=lFtCx
z@)-Ud!eFr0zQmwxQ_sNdC&NGzPf0(GH=^%7JxbqHIZl7I)`~v2m6JZ|tqr|n{|vq6
z=mNdqyf^)kEmgWDk_@`<G}3g>SuN>q@ea_P5b38&lrg09P!^;!&`h8c*H@*ZH;JX)
zu;8H`w$Z13Z9hbN-)WKdtZN2sx_cI_pC>8paW5iTS+5LQR<A^wJ<l1MKOUnrJ?`!_
zk6ayS%AG#Z0Q*lgAvTUQ))wA0$|egm+y<01BwDwrr&T^v_sZo{H;H#sUllB+&gGn^
zj$-VmcBHbV)+BPK7T8#zrkv+Ix-j<rX#ar3(bf-)N2@wYjutiCI2wP~_Nd$CvZH#Z
z5|4`F=a14Rky5P%H&6|_Qc%4-zD{*lJ%{SF_!FvBjvOi<$}KA6O?oP+i5@DZuhK`h
zUn(8>{c!9^_Z7_}wMCjo&ZSHo$qdv!5@@S?#6ol7h=Qoq5e`Oo%7Z;N%89?Zl<#|Q
zQ9gN=M)~jkBqjc&Hf30fETyf_cS_ac>Xf{44wPi<q7*X+^%Q**2Nca8$SEqHyrsyy
zXhji?J4N9Xa+X5N%9TP$;THuJy9D{-o;vxrQ5y2L&fDZS?@^H#mnf4bB#4u{JO3ru
z*N7z-<9SU^dpJq9Ha0*u*m;5M<sC7yyF~?Lr=wcPQf)fOeB>{ZnJ}4?Nv(b$W9k<t
z-EQ<G{e2;nv^&k3wAP)L^qj_B(o8NP(tw>bQuCiRr1H-?NZBtokQ`u6kW6?Olf2g$
zC3(W>Pg1efO@bR>CJAjiPGWODfJ7xZl!V90m4sADfp~^-lel;3K5^40YvQX9hKX}e
z_z*`$^b$LoD-&yq6%h-P_Y+f&vk)!3G$-o6mQ2)&R1j5pH4qhPz9Wj~7$S1rm?qNw
zx<VxKc#DYU^ufRX|Nnpg{qXR|;dT@L-_HSutFa{D@Zief{J-w|A)yPfCvy1vTprvC
z9R9RE0uHwl4!@EW{?`jw%{uH(JOOtEhaFOM;Bemc@Y&eu|2hH_ONX`g=itWR@D3F_
zI2^V<yxxBCzrMhi*u!&j|M~$RsSZmfkAcHCPKO0oZ-YZZccA6qFq5_pZW9iZJ5|78
zZPa0G=Cl8L1eI4017<tnZsE|Y$`Tx&Dm!%X==-lzfY=_Iza4>_hC?HKC^(G#aHylc
z_+P)kjp0!K4l&$297_5YgF_?s!(;5M0PPw`j~%k-Nx?0|A)`(cIAl#YJi2c5U+-YA
z^WY%J2ks;ewz%iO!PxM@@|TSNItblQ4<`QIH~+VxIQX?A1rF}J9}GNd`>&61vhCo#
zz!=<D9CQw(fP<KcgBPd&^%Dr)1e?zXj}KMh_Tr$X@jW<@$v&u#2|{}c2S>LKDu&O)
zUB*G_IeD-@sc>-8>fL{xg_p7ixK=W_**L%?-T?cTmJX7n4F2mcB&8gLUc|#a$AQ0t
zFxa<jKk%gL1cWZbzTn3Ln{-;Z^*At-e**S4t{oUmdHmOF=utaRalH?BAO~{v&S3BI
z*#q%zqW?M$(T@&zRR2BSx#xg&feP&DlpWCDYDW7Gdo)@Hq^vw}KeE5~{u9{!aeIFw
zCkLS2hg;wGr&pKZwq*a${kvc{?%n=yU?AFq*wxJ5@BKUocPINjMHOI|lxY98q1%6*
zh#vj@rbj>FCT0Io_*JlT+GPK}U;x^W*m0)Yzj}HJ?p5~7&7OiCj?4RJiE;qimH0Wo
zpBu*qw=DZWY#wZ1Cf!dPX+wJx+n&SwQMN&F=dvF{sR6dRGWLC6F#Ok{`2K6(QT7$w
z!0cQ7tpr<T<ol*qGtoZ9md(<>CY=u4$LuS0@q?`+mHRRX89=)g9nAXz^Pk~%W}oX;
zE7(l4*k|#+jrJ@yWli@fKV-vQ%|3B%64>}dxwoqm`d{bbeDU7G0|&Ud*_#Ts1RG{w
z_r`cl(0=#&_UK;!Nj<p7+52Sj@A2;Ay*K*?fY8NQcQe~-jkbbYoxMg8C$LU_WAEXx
z&wss)N9}u6)@g9Zvv-BO0IYdc?VWGCgmyI6D9rbYWV+zSXD@r=7g(*W-@{(nM*AA8
z&f|OWbgFRwvlr3j3RZT%?*$<l0PSvEJGJM!@D^@^_Ux-y!HO~Uo~5tAe?5-BR(rai
zaBw%Yr=I@=Ea%(rDe6t5osMNOu04@DFSse%;}5F<OP#m(I0XjKe#cV4_8!d{AGkN#
zqcFb(77yw7h=>;eq3f|&F|)gxkPo*=yYrF*U{R@H_wOI6|9T(q=5~KN4#1t#?pGQm
zun@?+`{DKJ|2iOBhr1mr4sgS?`)s}m%%6O?TVKtO_Ce+ag?I0;ZNPog?)6V0VD5?6
z?xp+zK<I|d8N2V6Y<0rz({8~dJuv%~dp9e*4eg1{23+4w{@D(9QM<9FCSYc9b~oJe
zBib36$=KQTYMq3esa==kG%!Q)Vb@NU2JMebpAOnJs?>&is$Ct|A7GlJeOHYk4G_8{
zQ<cAWCGqWWYqfh!GaO8bbnf!5vY@?^$$K%oj6q3ohqX)1D-I@Q26xH&f1@3fzjd@b
zTgTntMr&t<h!gx(Al;d59!C2n6LrsbMkHh4erspok2aW))7klanFbKLC*w8voi5rY
zxb50`(RBulix=)Z1u<w3<xiFKPR+6s+<om--{S&*c>eBO3nWK7DP!lfc1pjF!%f)E
z$&&+MjK+B<-?SI)r;KJP?O>XF;9hJeDgHh9z42`)MzRkOx+=dTbawnNPr@zPj;He`
z7#RxRai%|t_Etu$-FM9JT5xB!W2os4ezno=Xsu$<4$Cj8ydAmVH*kZtBf+-@hRa{?
z2n`6MeU@Ret{pau61Y#>VIX}2hGI|dP_<D2Lbqk`2gmllTnXH+ZEs9{2ZIKo+e<f&
zp*@$McQUufS$g2EZF~5m5co;wwEaCFK|3!$5>~c*b`0U>ZTt0;yI|m(<M#7tR<!>z
z@b5swqmfOxhugki5d*$g1aIGRm<DJUW}9WZymJO_<+jg)c<{}&VEcsn9@>lPukY9f
zHN0>~x1Anb5BeFNZzuBGpdFd7k+|)Uv!~(4ZrjgF4SeaO*!CbFL;Escc<r~X(~aT&
zZu_|6F8G|}x2-?d1PI-kz8;lrWj{^0&D)mcA_0ATAGXE5d_;RRy$Mp=+{Y8)Zf~2F
z*b01lZM{v`B7t^lKCvoolgKW?P2bk;)KBm+Xk=^s##^*s^Wll@)->B=xcA!{>#YSJ
zh_bhaifRF&YxCX;yY=ay1#SVi-ZsAh?=EO<y-N6j_HKH9w{0~}9)&x>t-9+Hphtpy
z>z=0-+QE4n$GCOn({;EZ+`3Ts8N6v2-8y4TiS}{2cT%@<nsIPnxP>IV2HiS+TWK;h
zfY8n90!v$w*YCmY;a0F05$J6HvgOO>iS~3li88kwiuvI#am&i20KC?n-ZD8{M>{*O
zGP$=jl1AWWaZ5?g6TEC@+>)LiLi;-%EAO`ieCFVuaf^#H19V7RZ!v#m0E8}2d(fFJ
zO7r7z>$pWsIs;x@y0p3T{4Cn*dEOVXxuCQJcaWQt3%9{@^8L-xyMbuOr%l6ov;W^F
z^xsBu^W%?t&>ESr`KBxf?fbM`cHC?|ss#6wn+=^z;Mu#K&4*wE5V}84cY-%>tbc^t
z%FWAlFTqo>^PA@*ThJa*vt#jQ;b<$|U2bMyehr!slTEDaXS5U4c>C36+=qR*$=r-6
z<OU7Bl$$}uI%q$rev@I-^;s$0Yi`;ncY%7I;Y~~V13>5sJu!&e)V+<sE$60sKo@u%
z)V-<5$Ab2T9_9Vn6e(+mJI_siJ3df%`}HO#H6HB{J?xIyq{(uJ8_-P(oe!XPqJQIX
z+Z62+)sm8Ltj1Zuedxx#)K~C;Z)fB0WDp>9i)u9LH-7q@gWJ)KuUx9&zN6B{hyEe7
zXLK(zb)&;t6YfekT8=D(yIHu6`q#B+=jcwk&BmR7{j7hR(~av}N5Jix(Tz(_hSB~}
zb-TvKDXH^tkGfGXnF(%vcG<|P3I&8N(#=2W8!6m&aI5<7Erd0wS{d00FSSE^Nmay_
z8{X7maL2mg(wzxz&}DAeWnVx$O4qp(HjH*h;Kp@Br}^L3RYZ0}ElC&cD^<$YZb;5G
z!2RpSu{%59s_NPXU$6-vbeFE^9BeQS&%<r(2K7ZtaM|eN2DwWu+GDz87P!9kDIe};
z*H?=7!9~lq^*OV2w9`~!J+wa3kpnli>pu`?P;S$){zdZ++HbmG6S3a)WCHGO*W2Sx
zg7a2C)}P5}0Yca5oCWRrgX;Tmi@Sb1Fbb5JQmkJWP)2)CrTVYe%PPLXo$h*x%Oh}B
z(`>zfxfJa{ol!iqo^di9Zg|&|EquUfiOTg@N_Vsmb&5Y>JpdmF_r2?0x(T3!<><Qe
zZUG>4qfSzWt(*V*z5KWRT{lu(1jXCM>)K2FXiutWCTU$hq7?3e*CoZigTkMJ>%tR)
zXlJV6P1!oTZx7rIuQT#Wfc%CJ>qmc{Li<yB*L&6uoMYggcx{Vm66BsZxwhOJ1_)iM
zoD{aT2}>;88n2B|F@bEKptXUnTC`V{Ws<t~-e4E*kk>j7?*qJ)?b?gBK(u3pqn}@U
zqCN>X%4;<nPXMxNw^m)BhxV<o{po8L<qhF}d98Fo3S>5huAQvm0)*~W#(C~Fyf_`)
zHm_m+G6PIf*;>*~ezb>`ZvS~LOu!QEp4a?;MT0b%Z)={H&!L^H)FYK^wjBT4M6a2B
z*8s_5vTKIt5VW6_^elT#m5C4TrPt(o(?Q~yD{B%ZLx9lLN(jwd<E3tdTk18o9$65t
zEx5)|P>c4q;^<GTk&(ZGJL}c`*X|%@v~_heYXj|YML&MDI!j~<H`uG=&$mHTR`lvG
zY(3iNinN<w?c3Fd`|Q<s&zL|2pYm#F+AJV+yTWGlSDXL6ZvVF1tB)J1KxhNgYE9Bb
zwC5Fq++D3)sf4@k)rv<CK=5&j)zY|^Xy+@4PGU80ksNNmS8=rpAmA(GDkeGv?SJ`~
zzgUf){R{WttD*N5fS;Grs((Z-Aauce`Jz^xrj6iMeAVVoE$|+RTr~?5Kzm_cmGY}v
zle}<8zN%7v8+dxRtjdLGpdB#}Zt7K`iDbAjU*);Q58S>BuCfL7p?xveGyAJl<5qBg
zzDjzN4Y*iVuIvX+0YZ1onT&E}=}#5hrmxIYodk|8$}8i60PT@E#EY$b|C0fC>nnX#
zxxilJ_sYA#a<o%s`@?tT`JaBcX<uo+Nd#<)Z>~HJQbPM>*4htOZjC>Jd-s*foBP0W
z4y;rJ+XF(^%;FN;%89>Ba0|bZSB(I3vxF5~$Qs%^JHA%7k~p~uck(OIcXEMgC3Yn=
zoEz<+nV3thc+B|24gHGKeMVrkT)AQs`4;V?8J7Q8F_?FR`}!5F+GD^#_s5D#%mE;D
z)AasaTM=J+54ZO#LXX;kZoc#iPeLo&Q`3<^R_ND0!d?CfRl_*Y>N&qcno5Fp)-)rM
zmp8WE;bwn%>Dd{eLB+W|lkpktuc=k%EDs;V!ae`;_ZK}t)v$iK4=)P{T{h+6`^%kV
z3~=ke{JgUSD5ZuiH|MjWy*5Sq+2xv}y3heE-+DI!<Zml4SDq|HJ8p71#>=G)+t3Is
zpZNS7$b9Bp&MP~C_T8j|8<sH~hR_czC;pTIl3VP{(U*Avq5CFLsJHAdzzuD|vd5S>
z5a*OxcDkv9_TWTsk1d;t=RkL`Y%tRRL{z+&wQ3g8PMmPZ)nz#a1e%0p@zt+D$f|l-
zsPVskoWQrFWi~Bp=oOaf_j3Wi?~!Gyb}B&V%JKdUSlTy{f|g-vld=c!L}f26^(3IZ
zIj-f1rE%L4=p2@QF;xN1WR9ip{qbmrj(zjQ(mPLaXdsq4`IrD(TG!I^QF63T$FkME
z^f;6f`iP|(NjAWoTC#L&UJektb&TsgOBIP&XeX9RRUZR}__(DL+skOrj&81a35P3&
zu3`yeGzn-!qLz{<t<cUL^$5#SXo(^;7fb&3_28&W){-ZyKH9%K^1f-w=5iwR7)xe;
zJb=>R@sgqNN3@Ga-jKAUa^DtOjU~BQen2L+w<Mvsh4%7DDlC_Ho^?aVvBZY70b(lu
zB?iOiXh-ibO=pR;X9yaP#r=|PWPjrK;-;e@+Sl82uvnZKEP?)GalG;iveSlH{1qgO
z5W0KYV)2W8b0g4(EWUeWg>0UdTkK4Jh4%Q?H=isvAM`>uviSH_FtX--uvk+-hIaZ^
zUNJ0QWAulnWU=BKKe8-3y;yqjFWT>0EG$^eKUN04$s%qVgUrt?EMjUS5kl8*&XRjE
zMm+*rl*Q2fbY$ip{i6TNvuN*cnzCon+3F8;DvP#E+{k2*)uP#VZ?pqA@uF-|JAfD(
zmPJ*u0A!rAYEf?P1KI~1OTa7&r@n^1Wsz6M2Kn8?zQ|58ju5(mBLW$VM@wX&eOV-P
z97Beas}~M9uOoz>;NaWxh2>ki(8VmwM)Dv(dF&S^6v)xe;6QZW!a(aLG&2jIvx$&z
z&p8&}n=_;R!G2oNg%|xE(9<kDy>t@!;<3B%#Qz;a=o0qbE?=l#2!YmS;adG`<kQOT
z!o>_3v{(31M`WSo2p@Df3;7>!Bk%Lr7x3q_(2ilxhu(!`p=@Y$7GkE=khd(h3t<m8
z(7s`}`}qYgoigZm7F@^@k<Kf(7Hr@7AcXGWtKXOfBX>t=dlqyAe2|wy><g-s$!HI;
zJpi*HnfwyEpM_)E+sO0l)eC%NT4*P+b)<ZO@$7GCf)=PfjF1){hXr!M$7nzCsq5$Y
zt-3nsh2~e%^pK{r-1BpKKM_J#vEiNM{KzK-Xo=>3oS#SPNr~sb_%xus#m5@g=DQYx
zp);CqZ?r+`V#(*9Ax3D2v9?NSzLw4!8l?H#--3{uZ({S;ujZnC#`~0i=FiE_K%X>U
zvMGz)RS%snc!5O--NxIYkLNS(bf8_DPvNLVZk>BQA3G|A_8hBTUY!q2FomvZ-dl45
zxxSz`?@D?a?L1!NxHE5YjuM)ud1LQ><f_4sd0o*5X#eqYc;CE2Gah=Vc_};=xp?}_
zyof~(Lg+%4H*(B#3^hP2HP3Ww1UdgRbe<-b1?@$a?IZI<#8uEy&29JWBBlIZbE{>3
zXh-slKFQpqm=!cubHA6qBBy-g=6*g4Mf;K`vDI@Qtsg^wHTQ-+94Wq7HP<mJjS#w%
zg^giz4N3jbX3ag+ZAJ2X*XQmYsYQE~xijW-moGO#w>5V@<O7mJ5<GWWehKYVW^r1~
zWp}zk(=~@Zbrr$MZp@{+FQffR#3*7eV&NI|UUNZD<&jL6TXR0yPY^=a5)*cJ&VgeH
zTCh3GKiNoHdh(n}tt#5POes7vr(x6qo!FcbT?LYKA!tte2NvyMCfqET6Nn9mhHQ>Y
zGXaUKOPpgN&qw>1F)d<ql$X9iUp7Y^N{>XnzA?M2=z<WsnGx^*&Mv&Ag!XK9sw@Es
z`?4}S<~xJ-G(&!L&Gv5`K$kZA>E$IP=vTn(+Y%GBvl%ejHQOfA2F==R<MIi_@6XC?
zU0W#H-}D*(JA2dF2zs{JtAfUe*Lc<Jg?R^r(B<^_BR*T4TMDh)Y_5G5;`Tdv7VuG^
zy-t^*qS=JT8tC9=qq3P0r|)62A+|Ya$J3#YZq|M3G&FLvjtvrs-P_DrYy3yF?`hNi
zc-DYhANsjj%_$nhs`1gRa{V|$=zdz<Pn#9DX@$0KR*1U=F{?Z>%RTi5?SYz}@tdX3
zriAWpmdZ{8G0wuzlJcgbolwJs@R^NferWP$mU8nDeShwm8HXLTAF69}Zf1Dl2=sb0
z-&?8>ZO!j9eT9|?p)0B>GB(qBtOHuUndd8~5q0{8ndbH=v^T1<Wj|BnWd)tzOtqvf
zqBPPtQ@Q1bc1RUE|ICz@-Gv5l=48MqB6sh{Oum8`+9#DMxiEwI@DuvLnWW3d5vh3o
znV5)|2%%dl;Se(uKsf^K;Ed-tJR+u;KjVB$0qvQJFow;T8$N}uaK?!73?j71G^71H
z744h~yvv=DM<Sp(oRPFnL-?vYW{&avJ7HNmGs8REg7DxvXV{;uK#w@XSfqk*xu2b(
zcF#u$T~rPQ@#%vt2WS<ix4PdWY?S%aD;FHmUMlm@!|A`O#n3TM|EADJ80)T0|LEUA
zJF4{A9@8I^E1_|m?l#FoXq|?pJ6JJjUzJ)!e7e5jB=nEdwYm3^BWpU-cbvbY-BpU0
zT+^2}+@Ot|KG*dCAuH*aK6L@@u_7cM3e(wYhtN$<V~?Cbh>k@}r~D8_JFWZkQPUBa
zTxcq%gDlOlyA5j7K0MrLzjZs~-L!q%H1w9!mL(I|O#|_16W>KFq3gO%Zab|(A_Fbv
zwBi?k?8+OxY3Z9c(cbG);nuXkaR=x$r@1&@U>7Vf)66p(Xa{zVs%x6^q&qa6)5Jap
z*y-+{Q@iqy&_3*B&eN%duSU>!PEAz{Vkh+drpD4}v4n2y*iPTnHy#FPKc_w|h+%)%
zQ%}8Zw?ccezoO`;+Jas}7dq9X#)KUb8k%}U6_0jie+(o}-K=$oW_0Q*?hp3+i7!*-
zju~iwwqI{=s(9-=^rTa{?=E6LFE34jt5H}&m$vst%~YbXHngTw(d?Soj}D4cAv30E
zul7Ar)|AKTBIr=3oC05B-#)lJWutZk?bvp^gDHdI4ro-Tv>qv8JISP`RC4OkzU|8g
zH>M<{{y@JvC3JWi+wMFz#q-4yOX%LV?afXxU>2cmojPjs9our_#T1#)N3@6g^tjjL
zX3rFKuanD_G}y-fBkJDYnf@O?j(3t%<Wy2AB9(MfN`)fl4oab-oXTeB^I1{Ri4=(v
z%Au$fVZ$~Xo6TvP!yM*(7M-LLlD<7Z*Y)=O3tq45di}CJujk`_8xxFt#M{j~xrNa`
zMtauBz$SL2ZG2nU`)yxG8imR8e(pO-!H5W%0rs*Zd<WaGT!h0&>B^C?|6JYIs!v98
z`5|CSJMuEYHY_`fGx8j^Vcy$)aX4or;h&HDZ)ZDlZ`2|zquqbxR@sSphxa+IXM_PQ
z0~_2ClAT6an%b5Tj4piM=Y9IjZX~$O3+!`8F2whSJ+WFl;uA^_`_Ju7tP+kK)$0b^
z-4VyJ7hws$`$p{eSLQw6xKH>ION1}j^^RCL1ccpZ&_>Kw5ySp-e($Lt9Wf9}z~*;E
zH(4v}Zqo3G1~zEk|GmBO*vP_lR$vc2JoBR{EGmyN{G-+>>^~Ry#sSjs2TDBH3J>>t
zoC=E&92o92TR-mwUv;k<mNkun9r1AWtD!JPgYmE+;@i9<O!IacX6>{F8{^@8Wn37!
z-E#O<H)q}#Ci;yHr^bYX{qb<prRgwSH*z@6=33Z)?l9(J>2T!73b0KczAB)FA-fuf
zsmTuW9x>dva2R=XA=oVsLpJ;hgSG_>2h7aPJH;WVTZhlQJ_t6=!zZp|!-Ay-!>+!p
zdA~T&W#h2TGCbHj4_gh6hFvV19p1r3h5hFm`&p$9o1k*Q7JAsw<zm>m*J{K1MyB)L
zvCn$@VYP;Cu#+BM@=6|dCho}4+;zpggY3CPYiMGx9@tP1eOm4w=0SKlH1r{M-bX$*
zs5+!bJ_`2LLrsM8Fn7<rLy{9NVgI?wF1+nS<qL0s?e$P;$AK^>^KV0iMGM3J^OXOc
zWesIRd0>}4l<vR^J2cli^mHw6-dVN{nHh?${|h$TL$_aBhaHfN4qcConD>{hcc%}L
z4>*E7_YhXEEX*ot(-7>dTiAatv*mBn(8bJHu=O4~d(}N`=Y<DDp6B)Fz2<FY<RRzf
zy<i7EbZD$QZ0owsL;EW~%{$JU8JR=d82iCSd}xyoHEg5e<B+js^}O$FVl_9UH<}Fg
z<3pO2hG9ncJBI#|J7NF1&xT_+24~MIgKhcX<nFq#H4f8*<IA7Vd(f+%SPu?}!@%x*
zuqz`nY{mGI!PcuO^G>v`lfhu^zQ16TK3J*e9;TJV9xNNr3R~{5>VJN;#>dTr?{n^f
zz53vrs5N2gHUWb#f=cIIX_e?pgHP6O0bBOL_^IDvN*#L!W174E^QOZVZ<Y;4#LB_W
zeUOeA4O>988YH@F&O6k9_|U=7B{5(FKN!?E%=oQ#dC-q{a^9z&I=y4?B+Uox;|JY+
zelUJM5e_<9r8E9>t0($Q2lsum1l#$+T{1n!xY?<}t+~qcp7m##+u-_8Be1I<G;ncd
zjO8vH)ZG|1?_7_3c{;eX-w15(2N&?~{=1#~YhWf#W!}H;N39?D;%5c+_yZpf3^97%
z=nV85ykz|6Vt0OM7-(+22)6nIGUgdZyQ$wmb%O7_m)&}?V1Ro%73}y2Se6QgJh6Eo
zU&n0T(Qc3l2Quq_fQ|n^Y95gxTY7aM>AuRmuU%)ebRgOz80`NCqIQ@wsxjvV!j~^*
z{O4|qGAILh=@@7O3?SeBVhEap2OzQf^B#Bk($xdL9(O@EV8Clf52MT~b-+W*Y2N8(
z2Y(rGXmAEifdQNRK1T5awSm2H_vZcXBF@Bs`58md8yGOPTEKWe@?v1!iXV*sT<<*X
zO#|9(+Mq=+pk8v2k-MKTp!9?^?|r`txYs{@!31;)`oG&fWW0<b^nW(epLf7BUz_#!
z4tRowL4SLtI^(%Ct6%=2W!?u*9Ut$nf~AALL4U=ubjDL1m443lBF2Ai_~Tul`rm!m
z2JM6XoaXb4M<-MIGgw9Qo_IWJO@AUI9dr@;ANcQK+`n_V|E_)OyfYq?#pu7P>;;+$
z{gkntj5|F4ew<|Oygz=kO{+g7-U9R#`U6NFj2mC0`_G@d!T8T5zoyjEf5ONNv=;hZ
z7soTMuKwI_KcYSFl{2>2_glSn1|5d}9S>$1RQvG$EkxnGV@~q?({E^d7c?6B^^NZ`
z@WC$q+Da+&zBvYWv44qV3iKQL=HA;gkm2@yQ;$*@|GDR|=!w2h{?VZA&^PR8#DFAW
z`g%8u<~{UF>FmCy33t$a=##W=Vg$Z!>JxKT%{%EA3yS;LQM*7BqOS;kj^SGh>w9<d
z;k=)ImN(j$vBm-PBKlGmFd1ILy?u{{Z5aQ#>YieczB~Ehpe50FBhilGQN6eCO4#yw
zZ~a*HSRc-H40I;?5Ziw++^P|MAuF`z9d>6iyYF1zHPE2wJ1uTy91*tm9e?}(KKo&Q
zd7nMq74#|k4hD`gY}u4PE7ugpe{TDM!r8tpD{Vo$qHn_=bH={h6Mbt3&F4M$J(<Wp
zt@pv8Ytg6n_$g!8lk<H`!bj(w_wBJOdZ#?tpn1_dvF|Wr>$Q~LPwN!({`+Ra_uif_
zj-ZFpt7uut*ch_1w~0H;_|Jvk;H}&%zPAvxGJ4BNMvV22qF(mJ)AL^ZTFcYD@3v2X
zjz({e{zZnty4>FMzuohW{7Tj4e-jsd(Aem`U(&$P`Ci+5Cp~T6mtWo)+k1t82mOs+
z$^|-Onb5cw=lp2iomYJo-Wy`D6tp>d0~Yx)md3vAJ@>KlKaZZV7@yO7ysQCqJ9=HR
ziHrr__+I-si+QL1kF{E_)#YZ;^yuB;A)?Q$!t`$0UpMd9PyWj6HPqAry^r3NQ=ati
z%`bYj`d`xjbM439lX{o1?tm6Z&s@3z{qsG&o~dZgymvna4e$9BWCuDSJ;TS>(nsvs
zJ-ybN^r770o^}&G`k;ZZN3OXYG(>tN(|+{c@#G%yU<$p*_hC=D>^r?nWZ%PP`+>el
zPtgknz5Pj1&$~DnU9p7GlXGP`y%qVZCnK~9v`2bUyb|d0!zw+A_9S{^c52UqZE$*n
z)`y<E1_aP0>4{W&K$r9;^j!H?L9cU}>7jHh(`(-8^x$d&K(nL=!IaR&j0-&>87JtK
z{r7tUVh8C$S5nV;Mhxhg^qdJjN-x*F*mJ^rEuBXR=y5%=h|cX=(c`e=4``kA*chtQ
zOS7Kz>{Z)FFHwc}?D%zw&O&_c*)sSJbWnOs8a3&KyR~}^dDrOg6Y_fWbJgg1Q;U1F
zpS%E#lpgh4-t=6ypht<chW^HISNGrGAM{sOPIphA>IeOl?(c^N=r0fDcYoeCL(fY4
z(mk@)l%DaoySq;<7_?Qo+oxFcXJzf(@{#rQG{fO;X>&3?g^|@=CA0wDmF|l74fH4b
z4|Q{%-=!xd8gw)7pZkY(WOwIXwE<0*?pLTi^!T^E-I*5-)8o`{cc&f;px=j#bSE85
z0KJy(IP)HQ%zAEj^lCf$UHabcDAj!W?UtbKtJBt?<<d?4&`giI+uDt9i=y8cUf+$Z
zI!eEOcuhB?*bH=Dx&yOU(64^q-tC)YK)-U#soU$;E;=JitJ{O(4;nDtZqVm+s#it#
zk+V~Da&C6Ft=lC!Ny(vm-~K_+hw0vBPNU-r;=8x5F{NYG+`2ca575y8@4MH{vOqhg
zd)4P>bi}gsZk_H_IxJ{Y_cB>N9m)#mUdmU1u1xoW_bcg_1HN?4WI*V_MMt`RJe1Od
zRF8FiiE;zYnXV7ycKXFUYFB?~IQ_!n)UHn7gLGeSQdi4yHPEB!s<-<}_xbJ6RkL%H
z?tOf3mvF-r{Y+|iSJ?_f(5mSwR`#Z!vUl&wpU$Lv#A$ZD{-i=b-XGPK)g1vkHeG2A
z%jxdd9&|kxyr;W1ZtRL@!ssr>h_09%YtXpqy7_bs{RmILD<W2x?w~>IqF*zjANGyw
zA`*{){!JGeN~haQc6NpOR?`nUYIOyBY^CqN|EueQLk4K$bouPvMc=!nuj|wnIeiat
zsOzX<G~KfNX_u4sInd4NI;3Pn-*MKg%X-?1zAb&G>)&{azV&lNmqlL)XzFyCHK)-x
zN4)7Ws{TwjtM%wwU3QATQSU{U-uoKR+v(DLd5&)U0^6mMJV#&uWvFY>{bKsMeHxv!
zk+(pLr*o2qq^}lHI>-OLsDTEjbL<j@u79SWbMRa$==5}UpJ=D+_VGH~9JkVSHZ^rN
z?vJNyA(K1nb}R=CpH7i!I(^xcYbSrTJ6+w@qO(*>g{~S=*;%O63Hm;rxxXvvOVxBb
zUw*5kFF7vmd_K}nU-V#SXL7d^X#aF3$en3__1AUA);y*CIhWaayIhs_JGra#I_oaz
z0(FMHHK9$dM|6@i8)=gP6`k1RN3<W$>pJ0a7|;yrynH)=_HDzTPXF)_+Sg!{&U54l
z+UNAS&eNy@&=cxBe)%_T%(%YO<-$4IhX8S>{TT^uI1S(V@2)&(4Ru-_`9&L8Gu*l3
zU@ooi+}qAAyQ#FEMDtFQt$v_G)M;pPhSsTls8fGUFs=P~Tc@_}En3^1jh*W16`)bn
zskB6o*1WK@V{VpCYqE9fnEEkAYoG*oOni<8{i2Rf!+U9x&zz3o?nzqRre7VstrA*I
z;BZHKeF<nAb;zqZG?BcwLt4>7tJL_^QN>wG6F9%=s3<xHx<?(Hx7jov%dLZ%y@tm9
zy0Ihgc_xix#_D*Ld;~O+Ix-(l(~2KXcBI}D(U`TF9Z9#cX+?{ccEnvv2fd_@XhuFQ
zA34$yMQWqH%Ybx*WA$jcZBIIAa42Xgbr3E$&|W#L>p%r~(y~eD4(Rz&+KX3&jv%i`
zptIEBck(<fL;IhSc+`sa+>z69(%FobMvm`rx8DvLOdXCk$7so&ejRrEB4|%EPj*;a
zN@z)kesx%G-wFCm9Tr=1Xb;mbb(n43Pm62X(qUxOOM9?5y<_#-6wq$!&|8J2#RR|a
z(A4vz-HmtcP|><byIm3Av1l0?be-B~RbJ4djGWsimwck#IPtc9e4!id8l$#-^bZ#_
zpV|jzTxnO@jN7{=$7o?nzU{5w(`j@|xAul{9Oyx{*M2@rBi}vJUODDXBeFc&c_T0y
zeqecf$zTF#MYR|7wb3y9bK7%!cF|Cm?zF$`d`?5eu5Ewbz6Ero+LK$wH0Z#^_Jrmz
z8bm{*J+{e>c6l$h{dU7P(3on!F565Cyyep#COJU!&ueQZ*9OxrC^Xx#)fu2a)eaZW
z(9Um8YQHQBrJeQo*zPa<O7kXtZ$Br925qYL(-ntlo<igH<K^nKlVdLJF1#-^4=v+%
z`?3$9Th)G$J54)!{(HL>cLUAs>c{pSoIsjOW>WhWb_r-&wVSXv(T;r9Y&R^;r8#J|
zwd<F<(+=<PY1c0K3wl@W>Ls-_8ydb{spKu~K+1B(-;x}fH7`IhUBU(}EXDVdA)3`<
zW5wrEGum#``-+j$tF&EC1&Y4Xub`8q=wOp++in^tnmH?JTVI}6$T$+(7V$|%H8&YF
zv=oA}2%6baUj>(Ug=V@DtzhvV(l$8mQ{<QPL0?PpTA)N*7e1oM5(d)Nrb-oQm2%o@
zPN?Fs*dMgF6!F!IXe%en6frei+6rBY;%41_n(mHaMTC?Fx?Bo+J%hF!(yJggCeSpl
zBNb@5n5LfkRuS5&1)5!oU<H<@EI*;R&@o0+`jV^g>88<^sFW*C^_hU4m*VKa0BwPd
zvchSYO`Y@FuQ)XNnmUUzQtba!09s#)-CvuiQ)$Z-+rFz)Ct2ExO_RRVAJSTd@w5PR
zz!Yo#9HEZ?xu96Npq=_vZ?8gY$sOuvbAdul#S=8b6ib#_Qb)aix6Ns7p^hM4woU2n
zrw(0HZkt#Y2>M}dpVmI7_Pri%8#bDu_V6#Y^=^bwyW~l2?OP^5TdYmKJ)WwVHEfga
zK1OX@j&7^6Hl(&}AhlK4E(P7OHjaZbwb3QLjp<@Utv^@QmUqmPDut)Fy*l+2G|AdB
zz5h~c?h)Hk{ixKcG*nws&@!qhZ%tbqgavwKZP7?NwW2<uEeh{V<@W})g;S4G%f1e@
z(XRS{mRTDil0ju_E@?yEEuogI&1{3lEvK@~r`v*(!a(P&%`a^UwZOTe%{wcDnt#Ts
z?c|&D)OUdw+uRGxK?AMLu~e7(nkH?tE7zmu++5LSUA2w+GG3?6Qsxi(Xl)iPuc#TX
zwzQdbYfzsTIkg!L-KM7TSG2AEYzW$EZF)aysL679o91jR^>MebO?3&1n)m_Qws_ek
z&{b>wqeq~|&&XPTt$j+3TO8N=&9sYpf0<hA$8GySbFFpADu)`qc6Doy-5%;4ll)eN
za~t)R`JdJ%kB6Yg)+#v*qu#JCY83~brCvK^)LIVnr-nP(x3ck9L94B`h{2*VPCjpa
z7o|$2dG)sD#Nw%x^UbXpNt2-C)|!$YPbCC*w<f-ErQ#qHtq+(hsTerB^)7D~G~QYx
zt7oYQ9HRBAd<7LoJkv_;cA-Ma-&*k>;z0kc6*)0Uy~H@y3i*Sh23=8U4N_5|23)1J
z`suJh8?M#c@G8|WBCPe~<^byXYnrX@yM3u=uX(jP+Mz%<uGP-%3H8jig{{_Sda0ff
zkXFlpL)4Su*IF&$Owg2TH6y!HkA=0i8eN;9x-)cISKlk5y3!W5>OF}Ay}4G+7q_U6
z#09M??-QvGIIY%2Wqj&kl)PoOb|GldwM@2NpxQvfTE+(&s0V@rTgJxysn!=~S_c0t
z1)aK<9#s)_kJs@Q#mZ+?%aco6noQ!UJKYH_lAX^$!>&baE23K1VOq+MDpAe%&9$)4
zUZif`W#3YCxgPZGTHfLPsHPh}wB$rAq;6Pqv?b#npK7EV+>-J%3AFE85?|e+u3c2v
z@}M|@YB2q&<*uldsz0u1iIh)+E?&#kfm2l7E_n;}TLo3SslSD=-~@Gfb!H1na{@H;
zTA+scRP{plmLQAURMnhqEq({-ROOV)7H{{Ppr_Yz^4uHh;;0oZ?$D3ag;Yt4BgK*O
z7kRM7?j{qo_FAkH9Vov~?`^Ss@qse!Bxtc<W>bDyFKsasMSu=pi%|=a@_o&lmes@8
zDBm=ex9CmgP`=D<Zdtx`3^e*$RP~)GV?ETC#hXefA7t;F|5&?HhI!ALf4Po>eqZyq
za|M+C)Rg9ruvkiO%<JYMdL*Trfo|@JegxWn&59I0rTv_KbJM#els4zz%@TePrDab-
zv$&xHbpM*m2auFT&CzD|PXmhVcSbXFX)i_cL8m!y6(2MKn_ro;Db;+P=1iM<iuiSU
zbLxq|l*&gV%}If-pcmL2hks2eN5nTrM{TC?yr-L^lK2#^y<T(pYaD0^Hq**%DJ6P{
zW<rB0h50AD88v81DI9*%4E=QobOxJ))d-Y4R%-JFLjmP&T3)lyu5FYzH!01h9P>bf
zu=(g&4@$Q8=4K~^GUbJ>cJraD?UYQDcg_3b#h_2vy!)k$k~Y4qc^ms1C8fExc~kv%
zN;3OUv+>{!&@OCVGc`#`jC5;Wsd0^x5ZcqMwP7<Q{)Bn6+TKynHEdpTR7m;vcV9ji
zP)doOJ|>?c)==(rqT~~IeuCzq{L`}ol&I$o^5LQ<lp8nn<h`{kDAz)k$=iEhfgYk<
zK6##UWs9L)w#<~mP}?i7-k?gMepHeRtW`lPQO-SKLLt5u$XS=pQt)>R<oUF03Ko7&
z{`!Fq=qSpwUM5kHTPo#gW&0>_m1y~6`2+<zq9Tv~SOpr3@_UPlDVH)f$Zr`4C_&*o
z`L&&+lz@x6a)#>`&|j33{39uT`W<o%={M!v4-Yx)UJS*jo+`ieVn1jz$}g5Jpq#$>
zRerX)pK>brpxpCw55>dIMt)pr5_B8oF6*{X+`k9P?e~%?u9EBWgC}|^&M*DsR*+!O
zbd>K1Uqo>@zeBzyi9<QOdyCv8{{h8LT_HEDi2%Jvx&A;jWk2V<TzmFCW#7ZC@?|T&
zQ>@_c<x6*XfEJ{DfvbqJ%b>q$Cg>bx`}p0aAB?3G3(;89mjoH;L^geRS3uc}t7_`6
zeorxTb!+MzkWfqwuQs*JEd~wAriN9gDeJ`=O|_PMied8Qrpn_klr?Bv6Av;5`jSm0
z*Rm=4EAyHPQX(jNqdiTz#UzRjN7(eTDH60No1TBkr)UP|H$7GTMOn7HxarZx^At5D
zV$=P@t)NTUbjJ@vQOee7x<N6eET(*Gx)T3`vd}H6iSn)oG%K5MwZr7u(Z(jk2Nm*6
z$?Yb{5@+(%t;wc9qcqU7Z1T0$CI2v+X!1IjN&faTqRE5gLH;VJY;ud&2d&GdBkyL&
zAN{dSwslkFQ42-WzA+v0@bqMprLrsNU^ZEpJ|_3adp4OlEG75)KWH-Yk0t-xzcj55
z+YK6-O?pqhlNA;5O`63ra%;@1CY2U3x%n)mY0-~%(9dlAqpM1;|7_LxYu6dFl(n((
zn@1_RF1)t!BgzJ}H5-SbJIGbK`x|>+Cy*;U7d9$tU}Qn&)yAe#KhWK5l&XZ1d3(|t
zt2V`xIkSfvE1cWNrGiI|oRIyX$=S$^WRjVuLK^e3JjjLmJ&ms_myq+jmp5h(HiKSg
zW7?7ma&GAT#>b|$<k#E#8{-|v$=Tn>8e=Z+0xi$Ro00d(nPG;F5igX<>GrOTbkS4t
zGo>w!#F68m^Vx_|Swl{a)@+1rSwep7q1|}NU5%WmUE6pOz7;e;8_!0ElH(o)HhSg?
z$oJ3MH6D}gC*L!uZ*(571%1#)dmS42_EUq#gL@pwH~plIR^D65k%k8vcTjeKc4*_4
zCnw0^DOQapoIB(zeu75B?tU_3txDsnh2Eem+NfhPLMA^hYFy_0kW4&l*tj(G0vW&Z
zVB>=5BcM6jF!RodjC$~-;YVXI8F8Yc;mgldGEBXxVRY3`&?9Xaun8q!zA@C$<v&dh
zKK!?#_4*5Pz-)a(!%H-1l{VDYo+10;6B;VNdXvv@zumysC6awccQ=&o%L5(LhC)9T
z^63k&8{UR9$fxuv4cS>5<P-I?4e8aTpmEyp^veyh`;koziMnvI%WrAJ18Wr7snDX~
z?uC1xf7%dvt%huGs@8Bd+k|Y_akqggc}%v6t7yP~w*YO_2Gpt!vh{*94N$w6WGm*o
zhM-IL$-5E!2ERKApqtv@oyQ_?Z&PYG*)mDCh&j;U{>PJS?y#}J$)pxERT~bu2aq?u
zUf-}Et4lWV-`21@v7c<LGtscEObU9d4V#8q$!n?48a6DOC9k%))v$KYA+mnYriPWi
zX`sd0pmlu>S@+282DMj3WUZga8kRJ|$(k=J>*r<;flh1v^oAW|HI>f#@9wr_<q~TB
zXB>pA6k1n5^5h+8xYqXxbjb^<6YD!ZCXnW+n)NMudq}gJZR+c7#zEh;zUFc@=~pDD
zUU-j3`ngB5zKqpKn&@9yU);9{v|sBB)J~GV*dDFV-CauhI7Y62dBK4+ns~ncdDIB#
z!qz9}y&?^cJJu((-zN1xJz9T%NffEqRi*yU_Gh3OTYuwhE2$&(W&M@w79@q+?RrXX
zDyij%aXqeW8|cZ_BNw%k8eK{CkZl<x*@R_%;Muz*Npe=b@AX*FnyvSGn@_6xoLBFm
z_(l>va;bM$IzbZJCDc3atO6a{dON=W67QZ@z4fgXB(9aX-m+kXRN6USZ_(2R8nyMC
z)Q3n+^N@ODYb{biePR8YOXo=Wq~iJ&_j#aSTfdxpg!HC-uwHd^kn{?oQNLtm1}R(p
zlWgutIB46-rZ6;8#u=GxA|;OWY^qWAsYXmneHtSho>~pMx3a#CcS(;2%w!#>SCbN>
zlw{4}B2vQUWSQ)3ENJ4&syoS~`-qP+p&Em9PxFPW%sP#9H&0(y9MTJVxw7{Ohe%Nq
z>tt^PY|@RmLfMN6FVeN$3uVuZH9$*Omh3S=3d8Ya30GQ4be&zY*xXSPCI6i4cGoJ<
z*_GW`cA13#B9mP?*g(R@td&vV=Sk?TMlxLTLeSuqA!<Y<Sjcf%$V?6ix|k#jG=D|9
z{LEYCd%ha<d1YRAmy!Y$2W1}YK+;9xVVT><c9NggtjuvO7PNb1cE`;~J}yZz>#!Np
znSQFw^6f{GXPCCkqGtwlePx@pH<OO%hscZ_2&AJ&O=N5E-6Yq+MA?e05YYUUEpJ^$
za$K1yQ&XuY*}t=uEjds?I^+@~okJ9W9<X#OwUKmy>?xgS&>~rDR!KiEhLfzaen>~G
zhCnM=+6N6I?QFtHJCb*kwucI(%~BQ8*1r;I{es`1BP^}ivy8N9>td-8VnZ_J?~;~1
zxkK9Er7ta(`~r<(X~Dt>lHrx5(p;;pq%}I)(wEQ)(yFW`>GP*;pg$~4uJ0o0)-j}y
zlopV*{ez|V_dAd@Cl*TYAk#scSb8Jfh@`gilJrUom!zD%SxQx>l9cvmNb!eHgKn`D
zNjyec;LDRjUIi2Xd<u{T_B<y3W)w^P^ge^8vDDi=fH?UyMtbt<1o4N3y41ZWo%oG?
zSnBu@3wp=WL&pBZPi->kejfyJ3}P<b9g|2L`Dr8FCg=k#Wa*|EH{yU+lyt++dSY)1
zSGpELCU%>@k*-WV2s+79t>*Pa#gROz`Z8l;i>y+rbmRz8?i(lhOS=vl%982)exeL_
zQu2M&pIG<DLGs0DmRNK1ljOtMV$fHX^xuyoRzAHf>8!d-6qxOiv@Xab^53x~4b~l?
zy)3E4?jo|wze*}|UJy&%pGtWB2Z+q3g_6?MUqF{xQh1tA%<mtUyp7H$zJt*v*_GwQ
zH{ZCD^to}+Y?h>0A0oc|3y~yZ-w?ARWs(Q4_Y*VJze?^74uYPuBx>C|VyeEEB>e1S
zV)D~u2`w(2_}Dl}La3_&t!D{ZS)2IKyhIXePa!^d+a(F6&k<uSOC%SV8K46#@%aWJ
z-r4_1;%VVdyva$D9D^JuMjkpPaZX2rMzrK`R~|9^$e84yfi^L$vPNQc<^hrJ5+vDi
ze<$ciOSaU0A(Gr!5>w?mBEE(wS$Cv{h;<*6thzc3+R_po&ITgFeO9t;>IyNm=CMS1
z&omL@_DQl38xOkEb-&*pCkDB&>wbPTBl?T1>c%&(Cth%b)Qw%X22JX^!GG^@_R#mb
z?jAAGi+ik2VQ5P{eZa4->AW2Ds_P_4cZer;XV!^Z{E0{3b=Fnrc@f>V*4A-6LqW^B
zj(I<o=(wT2E>Ai^v`-nSd#!PqcxY8&UDnZQ(7CQlyYq&4K!aTOxcUll-%Ui_LlrF1
zYT>H7doI^O1H0~4R1tB<_s4bDM9Rc%2t-|&5`}0!I8{e>QU!hNI_!;7;>PB^b#UQb
zqRFujbs<aWL?hwpx&X&$(9W(qe}h9@^WLNGOyx47!RFpN4<!b1Wtw@NoAWZz)vh}d
z#UX0n8LYDv-z6?zaHh^$g-%>X46Czry91irbryF@iOLs$)|u6*5|=bN)fsD0iHls0
z*RAnT0X^=z759q?f41MKTi$q+F!Q{iPEC(Yn9_Svx5PUNw7P5Ol9+^v>HD=)9ZH08
zcxvr;Ln7gG*X7#J0ZO3bT|1IqMEJm8UE4PlNf_RxQro$iL>PGfwzdTx1sdPA^>0~(
z?rX-iH4`d?j&EOUE3K#mMIf=3M^yv;@7fX$n;<`wU0b*yhS2cVtM;wqRf23SyEgmQ
z1JDMqO|KIYs;6>mQ?&I7;*bNiiC%XI!lv-r2Tu$^H@x<4cLRZ!Ygrp*l11Peq}7H)
zpAbqTg|)QYcc3X=OPClW6kXU`i?%*Mcwcp+HZ&}ckhlAGZLq)v^u}v1s>~5ytFUX&
zo@gOt<37}SK9mx&IwiHo+J`}lyw=5dJ>l6qeyu%(N=RKLsXdtcosb+6Uu*Rv26W16
zcOG;jJo0p|HNR#`h%en!Yg%ngcwpRKyI#u<G|X!aeCUL`<Hu`tQx$~UK5J_=hR+hB
zxaqYj+onL@ymk?>m=JNhwPu$4m~iE5WX&(7Cj`csPc`3;b3yyO=HsIU1oFE6nxXDX
z1j2P}O|RJp0(PXhrX3vvy683X;?o4gJ4}si;Q<0nr>Cac-GKlhsniJK;h>pb!|g02
z1RV^oDK=Y2@K0%|d5_K^`2B6Kc~jyAdg?VV7jGc=2=r>6AJ-yynL5`bC$1xSM((Uh
z=sN*g>oxbcrV)-iTh!bkX%XCC9ICm&&mg!iRjawG?hQKZHB|4d1P5VN4gR?i;jjs(
z2Ki|p!S))o2D%Rg8tpYf*Te*CyU`jy>0yG^Q*MoqK?lKd=4j2S%ZZ@hUUM{`K-gAz
zug2*Qj<8kRvF5N_9APuEpyohABWSzV?CIY_FxgmAvtv7xU=(q(W()m1!LajLjY*Xe
z=)TviTd|a|DlW8URgflO#i#xnop<{Px-NP(%Vr}$6TU{-?Gr&`=2^|cL@Gi3^zZ85
zLz@UHxti6JmXn|tUp*c^LRft9LiLz*ny`TRq<YA38-7kRwz>x%0b26aijrUWDQ<eT
zTqPDismHID`ncl1!xO8kUTgrJ`Ra<F>+oMzp{lu#Hu#SyR5dG}hW{WmtIqH501f);
zH<lOh1E})q7uOcxdj%QQ&l)Q6-K*@XlZ{`4K7DlpwgBJ8PpOVA@5Hz01y<kD*@SO`
zbXVU9dI;L})mI8O;H8=itEr0{@wEZj)%Y`+_^JZsYGhU-=-O99Cg0!%-e0SOT>A0+
zY)ZA?;{$l^bV;@MSRrWMSD&&ui7!qLsXls717Gy9q1vhE6TaZ!&+5awK7$^9^?@5&
z_}mUi^`4e9_}Auz)jKwq;<Ksj>Me8!(8{kik$l2utemJ`XH<-Tc6mefDts0`r9iz}
zM^pql`qdf+!}z2V%GJuq{rH6BHPs9GZ}D*>!&S3-PN1=0H3^x+$Ao8Bjk6W_J9Vj5
zAD6e_Z>>6BH5B|4^!KZJiudBLy=|^)U-lS(b^2|UJkSsy=6JYDS|kK*{;F!V7(BTx
zrb^&X!4o&QRdEX=@i=%{Rk3Oz==N8=_g{)f{AsLuQ%J?boUv6e)im*td(~CX{Y9YZ
zUzJ?+3?H;Ev+9xhQ@nqOS=If(QoLVoVAUPg4Cwt=MQUEa`yBiiVYt+fKNA71qOxz}
zPl<0<5p+C(1yF?wwZ$Lv{8|O&AH};RSyu(?)A7z-2dXZhq`(QN@)0@U?L%Nyo`wp%
z-K$4c$B6OxgI^d`&Jq+b1gh*eBJq2PxT=F;G5FoZ*Q>0W>+w5(AFtZE-3s^uRpwD#
z{MK-_D$^baeslTXs`b`;@MeqOR2e)l0ro(Z?wA$cD9W-*^GGP(P^?y^@|1^Pqnuo|
zXwn+E1mZs)a{P*$AH=_M;_y1+Eb+u*JYGwAwfNHo5-<zI!>p%xwaA^~KJ6jAvY=kv
zfjEg*TC_#nEb0cHfw<oI9`5fIWpNE75I4(?77JT_aMM%OVxA=iSO?;gnAf-;IE=Vp
zR2BE_twQ|P@iy+u*l%(6GYjA#h|~X-QbvPd;uN0_+;9p@oLDe|8)z#N$7!tqMuIpR
z0l{@2pA<(`b>KQ~Z5Bst#Npa1bj9>*TY;Y-CibY{nymE17#kH_J!-2M_ShUJdGT9(
zX%Y==1+o9>R$P_7NPI3o7+2|0E<Uqd8&`3YC_aJc2kwH{wWbBfnN$-W+58z-YB46Z
zy}1d;3cfDhH*^D-3}Q>iCAfT9pV%V(CGMTlOYx?KNZgx)8^y)}-oR@Rui*vZUSu5?
zuUr?0%TW9hYlRKso@@Gw)w<3D%R#JUGl5Gc9T)w5`WBaz(<Pdojlm^!Z4~|Riv`Yu
z=nJO^ci&+^G`jW=E{5nM8VC!;-FX=)>gt*T285{1?lmq_T|?BE7LL1S0})9UP;pn0
zG?6$k0r(K2@(MYQDwT*hru%TDzZxQDBo{~6p(M&1fdD%~^xADV4t38&l=a#K2j{wq
zo@wmEK|gI0Jwc;@D<OK=P=yP2(-Ot*amEFZ*NARE8o^!2>=9j`ehthC(G|aVoX_8f
zA_^}J=VcKo!f%k`JkRYAA)}0dM<IfYKEfT#&l3e5--&bUiW2$dea5+{t`zy`Nq|)$
zIz?%~+4~2Jj&@Gt?Cuzeob4TP2MZsG4rdhr$3k>a%^9~><(<e1HH+JAc}ldSsRg&w
z_pQj>S`Lg0k!i|LoOy1%X#L^?xJ@l<MF!AxoavmuNLRW8_!lD0-95PVC$vQ>kKg0g
z62nD{{=UK)Jk6>6bGZ`O7?r>3mf&>9HdjtqLU7tzS1LaxeZgt&jj0^|n*`j9%DxZ?
zP9;K7*&#WHQ+m0wvSkk%x2SGeWqooEFf}S`7b|1`tk_st3A>G*+3!}#Yut|gbzx&=
z>HaC;ZB!OMAHsgiTvqu`^%wSwcx7b{&I0>!w7oK;JqlPHm8nM-V~4lLRwlj9!Va7a
zuZ-7&VS91rl`&ywfYVWVb2t#&UYJ{X%_AP$+8kNQC?3ViC-p1I8-ju1QHhOSfR*iq
zRKkB&VC%fiDntBpu+_x0%7E$u;Cod1?(WA53V4-Xse7>e#><r_RbFGc<CT@}cxPaL
zR62GmVT&yaDi67iVvF4EEB6<C!@h^ys@${Q5V#<f+wUN;Z=O3<ZvNSa&Eb|-ngr6Y
zFBGGdhLU~245?hT-vIkun^>unwH}*l(O9XW?S@Tu8Ld<fO9Y-s<-##FY(ki$aMn8=
z8<%)nI4QV*jm^I){I=5;SR=xZDGu1%gYSjIYH)1SpKf6<xfpw6rBK*DWDXn>VY6pB
z_KFKnDC0A*bpIw{&30cbh5TG7eCiL35+P6RCKmSsAuOTDv1l$-STN#@Mab6)-+FZd
zzeJcVOvFMKln66+ldzXorU+BgY1lvu8)1@m2Cz+papB`wU+<T~=<y)zSvWy>(|;Q4
zb#+D<Au9y#iI8#VA=V>%uaNXE344tFQHWh%fpwFe7sBsr0TV?Svfw)Q$WMqc0J{cj
zuc9P8-`9$@TkR+G@+<~kiqJz)hPAdkAavg|ina3K3msqV$65w16duyg1(u3%|7{nn
z#kD-)?%zt-E%EDx+YukIW*M%+&E4a`SrM9?GQ=8HR0$0QXsltQk#LpOFm`pHrBEmP
z8ZcOd8fzS|dUH2~%J(*7b(U2M7cJb4UA~$xm?Z=OpG7b^!osRr4GO;b?!qoTqAB<&
zt;a6*m=Fv*JOp-&pqCkj`2!slbeP}8%n)V;&8cOWU*Xk)dfk=4brICujK_RSj1vfF
z_hP=J-xKgKe=r|&odhLAW59e76rP{O43+l@-q!EI^w)|6IZpR6J<TD447LvNU<9c<
zi!q9kW<k=6NKDIkrXYST3DY#aO%M|o1FRUqEtP7FR240_cGVnHtG!vk_?d^PT9qsy
zBm96PBft)9!&I2%2@vN^F}!W31tATGF`V6bf<V^@V9W@7c^@#$LyraC`v{l<r;UP>
z@60fH?r_0TvsvKJ2%J)<F|W>S797@JgL!#2O>iJK2$Sh26IdzBfK4OV5gv$1y%ZqW
zGHrlKhVTWZ*k70=SchQU*fel!1O}HjVB#?L0^KeQCKh*Bpy@q`i6-0^sMLo6(?+n^
z-3AjyuBrGVG{Rh`{H>U>GslEezf?>Vp9kJe#b?WR7#i(Q#YnC>hD={u(Z8t{L!eDo
zbf!N57EVR0;S~&us;Fp4ip9Vw0~K|;Vhoi0vO*MV3Y?sZa<!M3AVNR|JL)9HALmuU
zT(lnJhgnjQcSR2vIu);Gwqv|uaTQr46y`JpTah*)$DF*RUhxDS0DPT_ho5vX?tbWs
zSm-Fm<?Q~7+e0H5$J1pMH-goGy;E_e_YB6)ZK{HLL4Y~vm|KDGIE%49WLSYZrwd%3
z3TVqujOFfa6~Sj_F*__I6&ISeU@XiwSDZb?0A^2xr|c)jY?Wrk@e>Ic6Rjr|E|T*Y
zBbD9?hhxsb^Qo|@^}!fSrBv*5kHxGU*Q?l7{RyKx;#^_jh5^>kzhAhkF&gsr3S-wX
zj9RTt#hR)<jB@$8ij}T^fCE&aRecz<@QtuS-7N<_m#$NxRAY_)ow%lAf%|7*1eMR!
zR-=E0Unu{1tOh+nNc?w_@g4mYdbfPc!yfoS|4#mx=uwZX@*dAq=wXMNa)n$6Jz({^
zT<$duY@u>#n=-m<_0#g|^ET-AWpB#`or&m{Ia+y{|0>`Pl^6H%(Di+e<pq~w(2_>`
z^4yUKbWO!fc{c1RFp0|3KX;>r8Bfbouukam_{j3aA98frb@TE#$}Qj(l}FD8ql*JG
z%WsBXMi-r=m0w#DgMNQVy_|8Y6Ie#&WDQUBn>GIB*au(GIjY9xh?RNhtjW~!kmSd}
zIVuk{%0Z{q*OvQc^`M_}spZ~VZPAZ&2Fg$7@qvL<esnJ!9Un1T?!>V{-$&jkKkTp@
z9dov${6Li_@R7=`P9&mlZZ9q0(YzRa!@!~3+&2Lou{f&SwBG~RN#*N9cc5vlcI5`+
zd(mWmLAf6J5}J@RSgtu&3|ysh)u=sa6rEJQM56@_4{qbnC8VLDM<@ByhOxk0;(yP2
zfeu;|#Q(Bw0PVl%J^usK74199;Sbo!fycz}5=WuESc~~>C;ic$DTn!uiU737b!)yP
z=q9k5_~MT(XtxvR`4z;YXy@J6`JA~C^pRDeeAcbkz;WWg*GWLz^j+q^dHMpqzcP&f
z(yRx)H^+njJl_r&PyD9`E73bKoA{4Jc=Wc@7W@aNT+!xMpZRw?9fAMEkAgtZCNt0Y
z;S>32qs}-!{fY_Nu*{xMQe^`hijPU4qxHjOe7JECS}!n<e>oR})^<3?57_?#xKaG`
zqQz+SMNGbz=S{S7e<a_d#}d7yVmaR(p#)4RzT?y!YA)QHe<;cb_1j;Ee?S+CnzFsa
z-}9^ucvJix+tH|R)4BXDob9MDt!MeB?s}+?g*^VcHe+B>@eM+}QA4OQzV46rsQ#lq
ze9h~7Q9Ya9@Kv?{=Tz|*KPy1B_1xmk?Z`znv$c3rWl~h*qtm?aC-i|~#rxcK3srYa
zgZBYxgsL{X&g-A;L5UU=@w%c#z_;SHt!+l}3Xk#{bJbCtm^_}uHWXD7(!di-z5x4*
zS8*{JRj|s5$N7puy&HebV}&D7Z>q9+@3rp(7mN2My%Y6<Ji~jr#{-q&Vat17Ifi;>
zc98ef=M6Bkc#lRCQIDJ8ya)6g)T5jfUbMyl>R&mC7xl~$cv`#&ODQVG{4tMSc@=g0
zZwZfd_ADw&{)mV9cn(-wJouFeRCw5RUWj%hD(qA|FCfbuMce4l^R*rW4j0d>?mY@$
zx0QD?ARUECGv~SgC`BQ$!#t;3Gr;KL9X1R^K~~=99mxNN`j>d&SvhB;0!qz!J34Lw
zzl&#%iAA0FE97ld;-P%D#q-uDuSA`m+s<3P^AWJUczPmR)bZ3r-f}+;lshVfr#hj8
za<LufExBb1+^@2~>kz2Jo%_qC3p-J^ucpd=93`L*P;q5n`u6}6tZbCJ7PV(Za@nBP
zHq_1m_p<Jnmr>jD3d<CBBH)FUHMMx4Ho2Gm`)UhNruu$m)k+GK(EzJVkn%rEtgLLW
z5^6R5d0Da42c_?_v#cPb0i~xyFU$Q)0M1xhcG4k~Mz&K~#x6^g8m_V|rRD@m*>*u$
zQt$&{kd?*F&Y>36zbT7(6o>rtWNq24ogT=UVAry1HCDhUD+{~ifc*YLUPhjyAji2@
zWw@kP<mX7wGUV=yz%DC;NHvfndi=5==n!(CQ@iZK;$dWO#`-d!wB^7xEAu=MfNbB1
zE<4uTj%=CCFLS{%kWHL-WeyrHz&tCn$vKFWxb&6nbMisfXy}#g>Ptq78kdw=Tv0{-
z^U%sRtxiMoeOHwkvo0XH>ut)`o^eE$3>cQJ{B{OdX=U2?qLBqKy|QInKO^(DZ7Ew?
zO-8=?`nzl)#2h$k+*u_h<O@PGcQQj2nX$K%`_0}8nKqTi{n&FC7;D_&f6sYL_vQAj
z%|kx2Im7K>Uq#0KQRTLrrvQJATR;6686B3*txXz0-nNbBimbhnk$?7c`K=ScX5+HS
zEaX)>hs)H@L^2K}ar0PgBxQOR_qERqaND?9Q$a`^F_HT$={pj=`!Y9qe=ZU}KF&>O
ze*jE3?tOX+@-qAY_wL$8WYDG=Ze-a`<i$ZUH{72Eyf-d=Aq08W?**5baTw{f>MR%I
z<bXWYB;vwGkidfDUcOz9JnGiY4X`+bbX{_VdtN$(bS&%PdSQ!z6URNNmy5KsY~{MM
zWXJ=bP+TY9)yREW<=jJa_kbbCJ&<mJ+@+t&wQ`z3ZmZwK-7(saG{1%7n#cSGz8rU>
zr7hBAYA1JnOE%Kz-5c&|x-HT$WRSaJ{cm8;ahD7Gkt^lVT(!^%r0$*HT&3j}NG*Fa
z&fmgV;L>qs&aXkLzA5DV_}hS78nlA*H7gIfSbq;^>}Uxv>o|koJ|bqrU;ayCI3uR_
z%yQc8Y7sw2H8}DiD&n7K$B{*!M0`C7;neIth4{4i9Y@$sM|@xwa(EFkVBK*_w;V_G
zuld0#tp9=NmhRxZqX-cl;hQ+GjLLw6$H}bfL&yhCaMG~b5e*L+oF@iZ2&og4^RU7R
z7<rsn_;Q5!1&MP<ZxKT1oy57pU5_YVO6FV*xeWX~4sCf0qVzI?LnuKbSbEnu=-}Om
z0)ZC?reOqZJ<cW8K18n3E{=a78IdDB$T_dxk9fgY$T`C#0e6q%5x57D)*|A#FI$6n
zdR@SAWLY2{@4Uh}6a)b#ALoEZ9U|_wIcHCaFCx}zEoaANUBunqT8_Ea|GYkqDR&Vf
za-TnEeW*1eqTh+LdPNfAO7sVgUWGBR{5Z=|%?NVeWscgK0tDgiA<mMjQUrESEBi0;
z6L9|6GbSzw*iBpZkNP?UWT!g&>lFqfxGj-AX5j@4K=xq!S;U3S!|a}0k%)8kIqdem
zT?lWAIa@w-5%_>?*+VsihbV|$<IsaRhFr}Se(OQF>Bh2o&sBgO$SytUhj8%EXBYl$
zM;ubRz<&4c8sgw9G5eMO8Q==CvzDJk?D^5ePUDdgyB-tSPtan-c3U|+!N>uagY4M)
z5yYm*8upzCCc<<}06Wq$4`EbS$i6zz1Uy1EEx{PES|@=`bbgFjS!B#cPuU=JePC?Z
zD^*|>vj6ob5zCUT*a4cx2vr*<`#c|sQ0n^0_QDMS$B=z;<8}Do^{?3OZ71Nr`NnLg
zyGP(t0bcCGcEP|nWFPpJ3;&ij$+pTehJQH}#NK(94<GA}W^Y|~2l$8Vjr=h9;M!Ge
zBf?X7Zz-L<X7eDt>+BQuiY^~uBeJy~{DikW)M2YTbKy<9U~Hw|d2pFDoV_4V3f#of
z-ytjD)ye~<lWT6lD>HYMjyG(CR~)u2{TTHbn2M#tHa&1QIi|FCVisPk(@@%xa|B+P
z+f>@(Uj)3x(uS3u@Z5prrL~gP@K<4OrJ@_l;4k&<OUn;#0TyE^djbQ0<_;@m<_y4}
z4kVZ62ZqBRGwzhWF>nP=W9f^A1Ms-qXQj_?pM}RdiA$f_KZD=xdQ<vnMi&^4r4Qcc
z!y}iyD~*Oz;Sm{<(wnA8_>}`Wr4e0sf$vz#cqE6DA&*PRCtczAKW|HMsv~erd_*Zi
zkPqy~Qb^bfcxah_Y0$n(c*tpZso#VaJm|xoQlB?bz=bUJgqXqov=^2h|99EwY}VpZ
zm(CAxFKc0`Ly{UWBTH>hd&5uoUoExPl)~L7sHK)QSh!2%&eCmBcEFP?-R!UremF-_
zx?#>2ZhNq{)Ufmwe7}TNx{7QHtjSW{-PLf*ah+0)@yGBT;lE2&aueVd+RsZD!`Q%~
zEScM^0pDo3xnyeS4&1mxrQ~~tC4AkfmnB~U|7TQ|jILh-*T)!^40LUW>(2cw=}x{5
z*NVAYqB#FQzp_NW>K$A)=Ua)iH446TUwKLOqg(Jrl^!KRFD9@pOL!|ZVZVDaOG@PN
zuqgzhr0}5w?8nqZ$-6U#z`ZParDp>BqHSH0DffbnJ)J5^d-xtUvYAx!#OnYsF-sCw
ze1Y}ay(x)pk-$2uFO}R$Y=bFIca%h)(*#~-N%(3EtP#4Xgx2u~CjIulgqXsF)zXbi
zF#b<~rC9<uegzZ8>@T@IFa#@K(O(kq;uwsZ>Q>?l?FP<fiTBp0Fy>p&l9OMeU<Fn`
zN{;3y!`^YvlsFSQfx%f~Z|w@pu02t5@OLjP>(pq;US1~bd7FL7uIur@=Pa>sc?)|o
zxV>bP`cGJ5XnBcoJp>m2Rkvhqf)cPhOZ3mlV9`_GN_5u!JHZMID_J%$42xP=Rid1;
z8@Qe&i%@T1S5+Su|Jid2Mvqxn{A<P-M$rl?p5Pk-^RxJKlrs#wa%1s_V~=6Tq|D+0
zT>}_wb$@Y}q7rzZ#cj`0V8QDWi<=<NVE)gvily6SFh66L;;PB5zzQuEaNoncHhe8E
zi@Xdwl@VB6a@-Mi!X&P^aD@kOM2p{cMZsK5wioAQjlzzkKPk>cQDBFSg~e(6b^~Ly
z_{oCRu>I@L6hExq2D3^jDUOXp!YtQx72ok~1O8}n<VG}XtA1edzsNRh)5G#&TFC~O
zsdi5>@wy$bNsBSZBVmT>KE-hTX_&#yyyDCKk6|kpR}}~3h5)y;*q3q<ruo~d*!#$J
zm^$fp@hMF?O!-@K@zM5Ez%(s(&YFQO7@jS*$I3$g1iBa7*fxYtclZ?VQ~e9P)8bt%
z=Rzl>xy2Ugy`f)SCW|+r<3m64=ZZJj;DCi%Y^ZuAbnv}fv3?6Pw9h=cSSNFJXjgh{
zu?F@Pa8ip^4naa&9>|IpYn%#gQq^Sr>41dF!qr(*IXS>kWqqft3avugv%WYNgbD{}
ztkD&;(DHM5*1#YN_^Pb#g4obf$26AWT4yM;q=_Z>^a?H5E@sJ$e*=4!RsBsG`bK}0
zB`lYOW=9*acn_vRvlb|`N`p=Tmz7my*%F#EV$8~0d^7aP`D3hC^2?!*Bv!1fEDSJP
zS<gr>Lu21NvyxraL!(U*tVagPp|>8LV%`6E7I?0#yIhCR2<kajRP4FXurWF-BJgP_
z&DW2`*s}~+uPpM?oKU=tFAJ-{g`(e3Sco^Fp@_9!EXdVp;J~tiJUc=!{XWLJV0Jb%
z5O$g6GqW)Cg2ImFDQOG+XT-9OKko?jW^QA-lGH;_n>w(LxI;oc;`CW|>%IX$mSz3@
zWvDA+j<vh$Zm46s7HfM-a;Uv?A8QM)4cM|QQ&)%31MB&$^@fVjy?3Q7gYT)KmcNo&
zde!%UJIh+0_9k?z6wgv4{tDf^{|Za#7&_E6)0MTrL=Tv>%$e!oP(!K#^Jo1~sKI~{
zb39uobmg%T=EtjW;MFpRy}yMnU!TwH+nyP!eyfPtxim6V`5T4V(j5mZTV?}O61t$m
zhFKSD1^r`g%M?RupwkcjFe?s61Lu~>HDEv|0@zH}L=yCixP<w>wjcU&JBgW_bq*M~
z%<L<FpaZ|RGc(Rgp}m1yn5mW$Xs2k9`FPnh@Nt>(Bc9Oa2alNd$`#Ot$yny?r!i2e
zuQT%o83pWI=2cGyRBZB{N!wNo72F(U5><_%ypO3&^k6Y?b(t_e16usvg?afY5?Zw4
z05gCR4b3NiX8N9K1LiK%d)F!GE1UbwQyNpy7pW1<qhk_i#)4f;XR#D`yiEJdIcRc4
z1JmZ3FEq)7$K2;X1buh|#k90d0ah<_+nQ_87$;Tcrs)Le?aWE$hSnBn)RJ_jA=42!
zzRXn*d!SbY`<c4<94LK*DO1xk4N4A|GF5j8f$_^+qP-G|u?;Gk8&7~Dl8+Wm*B^mG
zr+yUu$Xf^f=l>Rcy>A8$EVxlLhPeQ}sD&sRI#~`qkJK&d-E|t+z(pN8I?&S_pA|Jv
z{Dpc%L>1M`S3{3>SrpY41p_y@Nc5;3>KM-~DyLk59{!SC#5sQwYU_5Wh-GsUn8HQx
z*Ij{H{Sg=CE>J)%eO?#690-DL&p%O=E?Nz|;i8o6ztBy=@}i_@9jFP1RTPgt4K-SE
zuIQd;1+a*VZtuMaT~*mtbYt}v=nBKKqAPP7pxVTMB5J=YaEglvq7<l_Nq-Ug^?K;P
zWm*v|wjR2u;Zo6M!dqY%7X_SSLw<)175Uozg#2o%Eb=zJ2>G$)a?vT(pTIXRI{LK~
z@~LU4$hr9qWOQ?7kv&@i849~pWRt!Y*vCctZas!{ZyYGHL_0y+se+<y-s>POlAxl^
zwr0RZE;2Fog~;%IMeEdgkXjMHXw~;qkSYWJBHa!hU?vx73Kl^4+^!<k*M<=8a&FO*
zcqpVK(68_>y$^WGg)^6KL*6fLFZ_AjAM*B0Y2o<ZV92YibA=z*Cje`?a9Cv$lHt@=
z*gFvkNlRcAc62&Gl81Z>TSVJ|!(7;q=L&gvy``}3$$iNEMrNTnQW+9s>|I!a&ILwu
zA@_VZB$C@wSnPBSa!s98Sg^AIa^;*);oG%3z;7<hQBH%9zAFkdzWYM(hf51ndz>KX
z7~jIjwHJZyT=<an0s`IGT^O6W7IF#8FT8V~4+-D~6-I`|1NXTw9F_n%cY36d?o$cz
zO06j*IhjCCjUo%NmifShE<_k1A?{&63L%<45NB~)Vc;wVazvX^=r>jjyy!w7#SX~9
zOr=6ku^h7R(^%ngW;SGx)%`-(tXII2E<Ez^A3!HsTWELVAY_Z?qQd?78puYkoWec9
zH-R%<xZ^Y)VmN4BXny1#Wc5~~!i~GzAS<y|g+`{QfI(fjMsEtDId{HrrIHk)?&w&k
zHQ5AFzWwE2(McKj)P+kGp^yc7*9#Zc{0^Bthc1}qutTO&*A)DE`wH0A1ryJzL%x|6
z7JQCh8S)wSyx>D*T*&BKkAeY;EpV+1y5agE{d+zaC@!uK=_Yp;$WQr%w3kK~$Q=J?
zUKi9@p9yI?w7sCx!XQKzVN}33S{71U(OAIN+W|c60;Wnth|q~zkoRX%2tNv0@cP^P
z5RTZm;KlF*U}YCP?|2qc<RU3}THh6te^XG9C~^zQ71Imi*h9e4E{Ms`3whzZwcysv
zS0U+<rUlninnF?q-33=3ZUx460rk%Nki^3Y1%!yukoYVAN6~%%L*d790B=!I(#~k1
zp(Q0H3diBxo!jU3G?E5ILnTCsBDeQ)=cc=JRMJpX(oRDqG>nWyQPKK-`wQN`eIAd`
z>+}A+o+Xug55W?Ouf$aD+#C1L->!^L&?V$=o?1zxxF_VMO{pYeY7?@ocPg>al7BXL
zB?8DwIP6_e3E5VkkRE@gGSc5OAyo;h1gx|DbGs|Itw>GSxnM!%mL=4L1k}RHjV?zM
z7-u^w*Uf7DXL?t9PXi_pCsbB?*$pMc23@XP^!I)O>Ofwl%jk=L-go7kVdn&J53zE_
zz~O`_kHkuco>>Xu#7&iUA71~nz$?eKH6;YypJn^`YBV8Wl85cvb9ln0z^}HU$1nal
z;kN$!XA;&LUfR0vr2fx;_1oUxJejb3!3|sM^}GKJaofwQ+Y=V$mD`?PdY|BW`IhbB
zh4TsXhGe$J%Ibf<xb3F3H(>^eZL2jy5*$k`wi;tw!sOd$Z0GgzfA+Y|sy&x5&gZnv
zsHuqm#nju%)Dz-=@C$89Rn9+`+$K?Oh#&k@V&f}j#((lXZ)3@q#`naDZD(b)e`dKY
zU-~HiU8BKv;{O<=_2*MtrZg!2_1dep!_uw)Jab!`bVq#Cxfiy*(%bP5>n7QD%Fyw5
zzkIdD%V+(w&TTaL-}rj;TpLljFupc7(uP&-jK5qJXhW2C|8vl75Dh23YIdS6QkxoY
z1;}jxeP+BVRbbm@y!_8dw{0=6j8{K=XxnJL6|ea1Xj@mwikGgQYV*EO{LfFfd0n~^
z&pjD!TYS|ezNGSu&GmX&{Mom~wz)T%|7>-e^Bs8n$$%D{<Ne+7ISC#%`^Po$nXJ{e
z@y|E^bJr_=z3PlV(34Z~y{#^O|C~n^Up_pJ-y7Uk@u|n@pUGbFao}itA~(3=!?0^S
zvzArSHrf+U?a@}e`rG}_Yp-~2KQA7)ZBE7GY3cFkgxwYQW>1QT7oV!Q?Na~Ga<90t
zq%uD0-S~<tE1t#!r&22}`gq2N`es$w{MG-Q_lolEnD~Hfy9!-|fBYt0az$xOWW4XA
zk_s92^gjc>LP+@;ziOdp1t(D!zdWqCqBtcr-XrNsMZw{;e?ELgUXCu_^*pg6>&&$H
zd9NQ-9N{YBXOA0KaX=pb&yKH1)f3|#L8gjbm09tV_bjVOyxJT;kwvXw+#&yS<txZf
z=f?efy`Tcu`aACXZ$SmBXKvi^l2;Wm!<2vKd<E!lb6kIdq5|lc9ry9{@`{l8#JCRQ
zo{B)v#D5-rg};v~?#<`$3f~~7xL3|kD%M09<DPF=Qn3Pa_@7l@;lVf<_aJRj#lpR1
zag7{7#e!pYakr{ISIjQp{&VaroCMgotHbXqrj|v;)yz3oF{x^2+=Y#=t$*vT{xj~a
zV^2cj%&BjzBkdz`hI7ZQg9ESQ%FG?szTbm!st41o-P1S6$$Ceu@7>LD;{QvaTGwFX
z_{*nTUk3TavBQF_Pay$u#k957horQ)!lQ4kjl15)of2ZKH;)~SJ8}MuwYDfa?)Z~D
zYmGcA?#QQL>v`+JxI<H}Sgkjj<I+5TT8&S4#HDQiWi9Jm6}JmtYgK+<7`G!W+$x<K
z8W&e|#wu{*#nE(JD|?+=9I1|GEedIh!?k>}o<`Ngp+~k^a}%D%A)I2Y$1~jHpesDA
z8E5%%px|n2x-u*dh;z24oL>?bnzG88+_)}oTfV(Dp>=m$fLvpx54FW@x@d1D+aHhf
zeYnz!b3??f?VN5!t;fW9|2%Jv0T#q9pS8#eA`HfPtc<pXr<{sgw0(;;_#`aO74^}&
zRRW5emqf5`vh9zXm04_Ef9Fx06Z@ofbvr4}K^JUY{>?4U{z{G2W4c4!gvURu3%yn|
z|8)GYE(kov9Q$$EIvX{f`F&cj)oJH>=GVn1ty6O(%+DLnStp4qnSDT#<*)4*vpcre
zGIs9(^TW=qmXVI7%=V*D%iym+%$6b#OaHuS%w~CwrP~L>d|ENb@;>S+^HH6zrIkTt
z-h1k7d3kgrv*AO9<tc9qvwnE4<)L*i^ZKMfOXJ;U=9M{KmYbca%xcd^mh0n!m{l9M
zSuVQ;Fs*>ymJ9xgOcR1;sX#O^b+ow_({3D7z2~e&d)keuIND%QX=X4b1vf3y8=IH{
zL9Rv6dX~v4v$wFv<}uGzMq7&KJz<`?j<6JLyvodf;AY8#w=i>GX)RfMRx`6YzgdnH
znwUqwOtBo$Q<;Z;zp<n?gfY{n?zimfBrsFw+_&tQsABG3++$&SxHFShHCQMi4b1pW
zNfta+&7=oEu%I(5nPkwg1tuM4;!&-Z=&S!@@Z<suu+@=?NEo$*{CdZPrmVIEx%V(Z
zhZkEmZ}VURvtL*?kc*h11#rvS%+<_oth1JtvN2|W=&Z%F_9t_b3T9dKZXMHC|IFe#
zfz4c7;cl7hwTkIoy~5%Q{K{N*ZN%c3_=&mnR-VPaz?Hf1-Yd&^(;=qIlh5W~kESx`
zHs3LSAG*h!*&1j5I_Elb`ulqGz~(OI)b0**4>6c&*WYOF$ZTYeA4)a1tMVAXM_SCU
zZ>KRv$EKQ}_i`B{zemkaoVpob#+%IdH|}B#*m;^8aGs3bDI{~<v1yDhN1XYpY6auH
z(|mJvLmH#aS!Ay4|H^nhtKDpwrDnXC(``0v$!9dpt2ApUGRDINp=L#H7vruA%Pcn1
z7`I)uW?s`YMx9%xx#UM5<C?pR`RwAKj2icY=KRR*j0^4p^NBrG44eBAb0&|-FuQx2
z4`18FFu0vHr*(xg%3N#ADNb1om5afg>_5nmEufeasBDI4-g7fOKZ(JcJHt$>NM*2Q
zPcz59HZqEw@0(GR<}(VM;O3aM7Z@iU`Tt|;rx-a?l;-g4LPn<D9&@nq1|wtqAM@51
z-i-7=NVEUAn~c=4B(v{o7Gw9fF!LI02_tFfoq0v}O-B4DfZ3zmn?e7WU|#t0I)nTn
z#_TewfPruQVV<-8Bm?s@!90U>o`Gl*m>o{fV?ghpHQSvxFhI9~=5g;+8Nk}><-ca^
zWQ11#E&m?GV{EfcDF2c)%m^?vlz-yqF*cPV%0J$UV)%-s<sZIoXRKwHm$xrXWOx^5
zm%oP9GnSp0U;aE3!C0EHul#ZOEXKmrbLIEm*fCsoq?R{0u3^lj&MU9mn#Y)l$t=IR
z)0r_HY$&f5K4MG_6_!^vUT4^ChLoE}I~e2F)Rh}n1=4>n{Z+0Z+@z1r8!cB9X3<9+
zYs$q}Qs_hDg3EcISoHqkQ{}8hUG$G1+2v>9d*~f+80Gmn-t@PRM#@iA&7;4mhm>b_
z`O{xsNGQ)(aGL&1A6}jgo<V;s?krC^c87ky2wa|Qt)kz_N-IzJ@RWXYAFZ4*e;NIH
zoO3xj+Caa8$t}la(&^O^SISW~2)%0a#qyZ0opkHU1Le`KHFVR0(Q+VcJ6$(5q&(!r
z2)%SPx;(JDoi6WLQ11Wf7hU|)P`<$vOy}PjSH2eakj}p7Qogb%k6x_#Uha8w5515h
z_@B%vpr6Y5UGBR675zl&^76TfB>Hjcta4}BEcy{heYxYapY(%UH<wSIHlMzKMN0XE
zumt+vIlD~1Gd|Lj$FDK{u*v8NpRA^@y{G7mS3gXjJxb}6+Y?Q_gfDbL#Zyx!JDrY|
zCYs*fUrk5mUo*Y2n?sM;|Ju~NeLX#zQe$d5m_?5OkxdUOCei^LZ<+4&UZQVbIB2@*
zRZ8DF`K_sza-F_uh;6D7I@5hy98Kq+a_DPsMw%*|z;y5O2$Ko4iN1{IVAAHI=u0zM
zCRMGPzA&N9B>m}4cZnG=3H{&E=la)~IQt&ZXD%X|ip~A>>2?=Q1%2D;Q~F<;POi8~
zpY-&KDLXEcKCUL-bX1v4`=w|y9c(M4{WvwzwBN0rHoR-pv<II^8${YnNqi4l|CaTp
zxaZEaj|=yiXtOucIwl-45fP_p?cHG}?73OAmU~Z3h=-48%~mfHbozDLQ%;~M3erJ)
zbZEXQ>`V~t9`T}S`@IHQL$I4^tK%tJy+@d76F7rbYq#FCzEDA{>3(NgeQ%6*;V#y+
zVp=}UW-2y$K%;5qqO+!jMIkgp3f#2dQ4*~T(QKOIe4D1)=wX_H#L{GQd`%7<H=1z7
z&SdvuHjVpSY8t;Fm{xLr%=n8Sr=8`w8NW+6(oP>3Z~W5!la_}u8V5YS(XuzW7<&?y
z(T>f57(4X&v_oIRjqRTn)6$y88C%x((o(Eh#usTlv|UBFj887P({}87WW4|T1T8LF
zYP<tjNTaRvG1i~#r;+SV8L!<NpvAsd8Ea-PqoHbZjOVe%G?-+C(JEO-10O0e8sCqj
zMWSns+Le=OVe2c5sy(5!;Au%lX_b|>wY$?O_=%+X*Do`20N%6>vQ@_7(|)vdhlY&>
zkN4A7p-vc2&hMfvU;DzCO+8EVm^@%Ss@*|b`0lRp;OB!hm&?h<{hKe-=5n4G_hfCL
z&D{OVm~^L&Ha()>7(eqGZR%o$kw$2uP5R+tB&uC$;~vKvv7h+VUpl-IxjBmZBWtM<
zn!T1f99wRTx)(tmT=&NqK9^1Hx1Vhcrp={xzZo!YHQb|qs61=jG;*HWe)@~iH{=<$
zh2~~lb7lp#*?+2WMYEau)bWbZ({m^F;k%8-MSBU<yBAW7E|)W@w+r_f=T2^>*3q^Y
zozZdBYkoJ4j>=`!nyGV)_5*Iz^R3>-34syRii$~w-}!24d2XrU$BWHWJ#MmL*z+${
zv)b42IrS%1@n^B2_xc*D<Z+Xs%c+DaD2+C}Bd?-z((?^(j6bO7A`1-7V?U{9To8t*
z(Hp3z{;%(PD3nr9T=6k9_H3sfKO14V6)=l>gyLbie%hUSa9y3@@+&-b-`|yni{AIC
zdmf<-wv7GMo$_!)`8^mlVb7>R?@pyMw(mEncdMzC>6Hd~?IJ4vO|?Pne4mOj<`{Sk
z3l)(u(@;{?K!rxd8_rIiO$E(6Zpg=TsNo$H!wFL~HN-Z-konh-8gx9_kby)|w?IUO
zbd8Sc=Tc-y8C_5H>54S$f(%es+in>W6>q64j!!i(MkZ4|!Ltk$5R<xi-dh7+I!twa
zpJqURsrmmjzi)s?R#9gi>N9{PAE-`Y4-FAtqNol|2MvJ8cT~HVU50H^3w3;{t6|I6
z3d--@vkiWr9?Gcy6N8TeOBor5F|7Lboif-cH!O!fr1Z1QhNbFPl#j$5gZnR6N{5%b
zVF9X`(%yf>Fx$A5(o!Wi%$VpxX+BzDa3HRuJPi*p*i{~+JaV)c#yfta+->U7|BBO7
zZVP+#-><SLbu^3q>pUyv+KNE^K*|KlrB8+Wp2h;o`AU_((=(D%aX3@|_E-R=Jb1Cb
zrI}9APdcS<_Pt6`H&*JK&csj@MP>R2-E%1t6h+?%m`M@Lf1|%C1yI;;7VB$&=qSaC
zmHNx*a7rQbyZ(Z84&~H}LcML8D<!A5Q(wLVL&-GT>2)`6Q8H3`_3EX`lmi>NdU<99
zCH0%V{{N;W%I@lIdfpZ>B`G67U&5P5i4XjxKlAlAh4wpFpN}w6NY|d|PgrhKaK}6K
z$DQU;&>`3K8M`DD_;|8D{a!2ue4|dEx+;<qnf*z>>+~*4SZJF*@nZuecsxhXjKWd2
z-f-4abPFl|StvbWiVI~!Fj0@$0ivw^<E@9^u~NLRT-8Io!IWi3=IbL1+$l=~{Plo7
zPm23@cl~w<m9n7fjy|CL31!Z{0R5&JhbYcIsrvP)7>Z;69{uX4iImCu4f++EER>1y
zm-QZkHRQh@j{1dT?c}kxC3+Wf1NocqmwwLmF7g+QOz-R!KpvQBr*}M6Pwu(DQE%Uu
zL+(7aLO%g^fc!4>o$hy~lKkcuT{pU5Jo)7Xt#0@zpZqMPQup~CgZy|^o~|!~Nxs*y
zP}gM?ksG8(b?;}|lk2fcUF!ioxpu}G-OD%G<eEF%bk6|A<O^9<x<|SuvTe(d?%oVA
zxqNU$cRT$jS+A?r-FWkstf9elSHs50%J~{ywGm8~Jgn1I&3Zx><Y{!4j3P28C`M;^
zpG7YIa#dFrts@uezUq{f_T*EP&pN4_kbGiJg-(#mBxl|Y(6K);$r;D<b;Vc#`GB8P
zS8#n2Iko4o?xeSdyj$j`%Vr-XCm~Phj{Ytn$J^U<hY}x<X*F8i{-y{rX%9oUH|QG~
zx3ojIQ`<sDJzuL!nDvbe%MaAiGo#4hKxZAP=Mg#LlSzleoFxMkPCC?$Eb?~bW*uy;
zfxLCna$U5@fxPK_i!Q=mLH13I)rIcgMP9o=qzihxhrF_}RJR3MM)u0sr`vdW4tdGy
zsXCvPm&k4{@w!z!HhF&GY2ETkYVz#BeY&Ol`p8awo;vq;Nn{6+NVfp)PPPX%>t@&5
zlgIyfqnojAIqA1nt8<VZC5>XY=<KIYA&pErryGCt9%;~K(f;bcN$RI@wLeH-Ngtg;
zwO=3LNgpm(X+LipA+_)Lr0q2~kXq(`(snI=OnOmwUi+?O2B~Q;K-)SYm-Nt$uYH;3
zLuzcWX`gn@B;DH2(LTbhBHdWLO?&t5VbYbmChhH@KcwpP584}+OQfnLZ?#uFOeD)a
zwYHl3jAT6Eqpg~{k)&OcrL`QrLsH!pY7K)Nk}U0zwk(cM5-nP!Rla;o;x-g&rO;qf
zNlL9&aHErS)}=<v@xMXJuRE$OHa;WeCfjKXmo6e@%|>fa@?@kVmy@+Q(=eoi%qZ=#
z8~|y*!zb;b9|@#AHk>wX&vnvHe4%!4CxVnPE?1jOav{;RKyAX)`6M#*zLpUUCE<o$
zwd5PsB(!L~79T()!9%8N(G`9qaHmxZ_YNaP7P@J{$^uf@dZ;$ibuwxDbD$Q$x=h-d
zVW-{hs3G|;I-?E9Z6Nv9wP^kREGDf@7}TymXeN0(+}ExiN+WrhQ?x6RQ%Fk?En1Jx
zQj*)qbnPPAbkcl*z1HQmnKXOrZS7plNs?1*jMn)vm*j9<qMZhQO|oBV(@t)PC5^8y
z)=ms_ApVZ`EBkY8m^f;$C>sl$OB~iVm5uzrRx}v(ploR4FJfO$QCYvWj@Vr=zwG1M
zYs3$$63adqz7X5)9xrQONhZGDNiKV>`9pl+FtO}~XEX7MKDF$LvYYrIs;un6lC{J;
z-Kw%XG9&T-NU`kZLK^Y9*I-$#1WdeKA69nRZ4dDxom_T7bcbmByS>cjiYJ;S-DTyX
zr9{Kl*fPEA5~8NLs7x)w5|wFZ%M`9RiPD+qGO>6EQBeNAjPD*!<V0^SV@YF)#a-yK
zqD4w#VNO8VX@v*z)WXiPyrr*+IhSx{S*3T0nP_&|(Pe|g!=HI&2X!&T^a5Jh{#74{
zsa{{o_LN(RyJ{h2JJ(kdci?xI#a9jxnO`ww^vyIP^{jmv>9PZnxID8Ax4n;ut-V@?
zs-H+i;%=6~B9TPs5W6h;-YX)gU{zTJoKFOL<d=m$KSK<uF_&#4Tp|V`C1qRQE+lU5
zMU?r)Um|YIepu$yS4i}6nO(Lzl}B7<T~fCEdoyu)#BiBMCY-pm^<3E^yYa+@`-jV1
z3VVny4ok}B&YnV?qnK0XETR&fH$5twwse5#cn?`NSzkq*Op}&P^sOLH7_n;pT<RkH
zDJay80g!~T#p^U9cfS!vDg~M$R1;w+@~)=;O(&th<(B4Sf)C;2-cy<npDPF*6K87L
z4<{4ac}z{qL=vIJ`<Uj%**wCFD^yL>{4PQhY^vsgDwFWw-4RXW+89FP{_~of)fmDp
zyNjCZVO+v>ezxZFBS*p&?^&9Qgc`!dnq3-Omx53UF4CCyT_c#^9Mb6j&LJ3fuhwV^
zl?2UijYhd3fuKCwt&wP$1nI&djbH<xASl17VPBs_;B2F4ilI6}@%<Z`f|guDA+cX`
zGKo((+1swk{{DfGb6BJ~b~1sGIc1^d@Z6<@!@ML-ntBc)-Rr0(Wn(ZQ#fH-)*Qp4*
zf`4fekwJvS2T2;n`x%7)Cuu1ATnLnIk%lmVNFbz9H5k@&0(M-#2H}}cK%50=AXWPa
zP#2me3dkWuX(BXXF9rzV>qj)fJB|~AuOw@>j)4e)kw%UG88E@W$)?$`D37p#oTFK5
z{Z3f>(N*IerX+apJEHM=af0CWORZUwBqc04$<?_1`b=<lhH2)XJ4~1_e4?4{6-b!v
z>85e2_9r-*)@d9dI|vS&95i-sn+SGS&6@G)>4fnSuIk?oaQv@_F!c{P6aNDXQ4jl>
z@n73!sXyQK#ea@hs{5$@_}=~>>aLNu_^!11>i1`+;opt@RkwMh;9Ik;>Q|Sh;a^Sh
zRzHWm#Xl?Bseat`3IBLby83?R2K+ryr25WW3%+6T2X%dU9KKEysjdYg@z++RscTvf
z;V)T|)EClU;LrQ5P}`h#<E_<Zb-6YOZwmUY)`x`QwKwLf)vt2!rQzSyihW~v*&T&i
zGR=q=L1wA>Wo$h65me0%slt~a;p(CmC;XY`3)Kbb3VeR7O?}dNC;r51XLYu5H~u)u
zUwte>htFtRu0HhM4S#^zrcOK7fKPo#Rj0U^@Vgm$b@KT}{EiP-)QQMN__#QMnlWI)
zQ#*syl*0XZV!T03Sh)|6?R=}o+|uKb@$G5^(*+Oh)T*K5>hPfWE$S#)DL%Y|r4A3e
ziVtC)R|mH^;{)F-)PaXZ_|0^Tdh-Gbenb0H^@fWC{5pz@dL6bH@BPMG?LG1vzl<<J
zy^LFmU(#HvUb-n8?~ZX&yFVA==Qjb=3(|Y=vtirSbLQ>CJKdk8o^f#_-XV&ucEqj2
z+uiI_+mF)l<3p#ZCy4IjeqH%i`X?wA_hXB`bhIr7_qA$y=}1-_?z2yF>5zvF*K5cq
z?Z34Z*R>2;`Y~|~_fGz`w8P;muGN)X+HPKkd&xOh+JZQTd**be^u>rD?omFnv`OfU
zyEpz_>Hn4)?)H&@(#CgbxEsU7(pz~yaaVT(OK+^YjH~V(Exq!n5?4hzP+FbViL<=8
zT3Y1_#~EYpms)DS;>vDoN{#W4ajNZ6rCP@>ob-HUsmkVu6RzngmEkVqIHldC!oNpx
z=UgqN+_H3BVM$172~>wWHCa@8W@I)l=h(H<d`UI#*jHm|Za5crIEhhuyx)XNYkOaM
zg!2=Zf?iX4a9b`exiPqOUsnV!al2dTp5jm(!*-)|=azIFWySi^_;>GdcyUrGy)Yk#
znX#*syeSa}Ke440*Pev~e|u1hKK%q2xpPe^+>e9<w4zJF?Mram;gO}01q*Qj^%F|N
zHlcBwHk~Tn{<a>sUi+eS>zQ4+H7=h^{kO#6Run!d_3cQ)dHg<Fy7t^P+@d{0rQX}X
zIG4BUOTBt$<K`j)N|*3w<DBapOWngExM>@-rSpesag$4@m(G?a<0j4yDxCpE#Qr(4
zsnp?TO6=&DAEoyCJFz2-+|mg+eC*(p*Q!60y<+=A##Eyhykom99jcM|gxC*@_^P2f
zt+8!q=c@W|7RA2$Nm6}GI~e;sX}7AwOC0;SIa1aB?0f9}@P1WGUQuj=ji74wC&$(=
zW~rLG6JoEO;iw)8^s$#lX{x)?%VN*Re^cH1`8w9xgjL-rZ;Ul<&r)5beu>o@_Ny+<
zLdTZQ^Ho*d9E_D^SF5ZCZ^a5fIjBslp2l)<%T(Gn_t<mw4yw`;S?rm$H7Yp}AA3r$
zQ6(CUi9IplfQnasEH-mju8KwPj6M8<s4ALwDmFd%m+Jq9f!GxN4pm;(q1ausq^j&q
z4Y7$wq^hHRuvkV%qUw-xW-J9Vrb>&Q9*aMZQ>9D~i^VL=QYF{hV&QrFREZhHSnwww
z71MWnY$W=;>i^4KEZ~a0iXg9u-R`+Wg^dl34JfcvA!j(o`VF2}K^tbou8&=(0v(6M
zuD+V80&cF4UEz6L6*8C>>v1|(6{M%eE*uzBZDHibx}XzOer_LP=UkGie4ZbPbzUS>
ztuBVfI-W>UtpMR;?YsY~JSWOyCqSsGMb{Q%e_IPwu7_S>N9Sa!=52g{9X_;8HFMx6
z_H#>vYPx}e?F)8QO--1D?NSA(?3TX8zPDSd8rM34ZB2Zp{3QZnU*1J1e_$VCpRExp
zhi9{}kBW@S&yS0-cL(#8eP<i6w~;=|ZtxcDjY_5R!;}u})j6%ow%d2H)#)9|*SS5|
z$`|LAFT%pGmd$Ww)A(krfqzl?;JOB@`QEK;JYJ4f#(q%V+CGStT+}JA|Jj8V%nwjr
zx#odoAK)mfGiPIqo?lW{ZQqV9@Y5?Te@d}=>^P;d7J$tf>Q!p9+^|RCTa~4uKG=h1
zv{F9dD0cs}txD0&N!UF}y-HqQ12(B4Udf8A$HsdZltoj=u(a&|*FEniV~K5CWnS?-
zY;0hlG8^#|i{u-X$L6|Wp<la{hhC;*L9l*hnq(?A+;~NqLVbx1nT%8J@_dI4WL#4w
ze)PinU;V6PnpD^g3;LAQR04MGew&i$55=y07^cMjJdE{PDOVz|zr!xhX;8+T%)z?8
zxulGSP_Xm-4=5vMrDJCn|51j%yoH_C16OX7Bd}8ddz1kQ^RW}fvC2(r=VSg1J1Ex=
zBQRr-)5<lM8!#j4CgsW#2QY)bx|LpFI;J0eTe)O*9;Vxrs&s4Vz<ik4rJS$M#IzAt
zC};0RVqV!cC};T7G0&$?RXY4NVjfcsO8Z71%)JZql@nN>Fb&gSia(?-OdSKE7+c|r
zxmvwgF*0--b7^|DV(7{SOcisX;?t?Q7)v!o(S!8E7^g=lIv1Y7lrg3$-u5iPC@)AA
zZ>k0`QioB+%dGDh0d<Mu88i^XuAHTK>~aZHZ2wqsuWKKsfPhmpR3>2Z%F7k?SzJu^
zxciD)=pW2c)CI+5Hx=e!*)GL}o@~s%AD<Mqi(<?kaDc*`_ZgEUMJNpDOibKoKSh~m
z6owY^UZMN~#SmE}h4jW*4EBRkAuO4ULHboFxU?%6Xx>>x$@+3k)C)hw*>Nv1;mfs(
z{3qKn!3R1Nxym-o*4qP$tbH{Y|9N$aqhU`lz6nglp}8KIHRm5H_IFt@EA8wQd#ev%
zJke7W$pwcni&QTZiKGh{m!Z81rq4Re+~8*l>iBmU=OQ}=;n^dM<D2mctacPL*}GAJ
zJVM4yI7m{&#QZ}4zFDJ)_Gm_r&g@hGzxAVsDJ_c7dqL>WMu}pZ{0_SJhqoditq9!}
zo}<_VI){FDu1w*(=mGl88=hj#a5(zqN~B_C<9GDa{jU^W@=o-_+BJ$L2b|D%9l#2A
z$bR%K%qGPG&spf}@;=4v(NE~hy}K1No=iYr^s7-g>QHD~=2OMw<L&73JJpJbv0Ai#
zR+9X$j~=ZicFBKE?ncWs>*U|w($Jy-fc(p)IcVNy5BUIV61wF0LwRqq5Bkg<pu8)b
zi_UjGEq}krAAJHRkhlJrh0av$m%nOSg+BbzRsP&`44v+CR{rGFG<3>=`|=0$7wF`x
z&GN>e7Ifkyv;5WqH#7qbmtX(NN0Uox<yRiT(75JNd9^VVjb1cPUUh0O8pdprTbZxW
z(fU-mDI^mO9B7gMAKRcq{btEa#}1=|4$qOxo1dUJU;Q8#pJ$>sPB<p#vwhL)B0A*k
z)IhX%;e2^9EDP=RXr8=q-8l4;S?}bhrd>h1VGqf3`l`_Lge~&SyWQxStq$@G0|q^P
ziJknw>A&bHj0f_4NuB748oGQ>v_0xi_YL{ZRZP^F_a}LR!%x&ma;Kc$_XssuZjh7j
zx1stzZ<XWC-l*>Nd^x7rih7@VU5-fIk7~7DkV8?asFz<4$w8Y8sAqoma^Ql+s7Glu
zdC1sf)ZMC+@}SnMs9VE_<y)?IqHg#F$o<qH)Rp}=<?B!Npe|Or%hx2|LfO8A$XCMN
zpv=C$axXt0lz#7ke93~VD7E>Z-0gQhO5XoKKL33YO1x@NKD*&DinpUpKBGJaRZ=FD
zJF+LE&U7r5Pd@Y;mA^DyK9RZ(b%Mf`{RN6qnc^JT&o$ww!!Ltm-)FBxrO&C8eHjCx
zQV?@w1Mf7b<g*)Py^Y&Z35|<oT@|xXj7iP1_d*X8IfNu@%ie>+9VwT+PWpyIUAQNE
zfviEr44s!X1zti$uh}Jg=rw`@CJf5%I_*Y<C_`koek?%+wvc5v-aDf<&yAE_y&s6$
z5c6Ah=|U-LZGM*QyfOl{^2TFX#hK+O&#``4`9T0`@y6#eJwu3c-Bl>l#H>Zl)i}wN
z0l!hstz?;W`4rT&xrb%KS#Z>3C_~2i^9(g1Z-MMw9|!sSib!_m<vHY!uRXH-TaC!!
z)poMn%5BKc^Z{9xVgT7IP|J=My+(FES|K}hY$EcV-2quz@($#iK$a|pFcsOHdPKG>
zsvFs)-5}esWgPOsoAa``6<B2BtVuH3ypPD6kxOMH`wPh0qmHuJZ`YAE);bxgdouET
zXM_yaT!5@_;mN>vKu8m`N)~x39I4Hg%fbvtk*f1pS+IBzDgD?Y3p}ep3f<SrHXlEO
z<iH@Zjj896#W`DKK5=fyf~q0eYU~wcUiU%S3Xlky?Q&P<8B~Ql3htFHUhjxJc&u6G
z<|#w&v#@0I=kG@De&;Hi?RXfOG;5E{>F*6>T-Z68!*B$WnwBNA@0pAwXo6%D+9n|}
z&u>ZpJl&2&*t<)|?o=Tm{vpzD*AkJD3BJ-VRahi|J18A6<RG`*IwI{=^dh$mKa+Ox
zi;;ewKc(-BQjk8#0cl%a5pq?wMf&<^4|17xoAgE6apaOVp|oii3h6$rPWmv8iJZT+
zT6&jcLC)H7M0y(&fSk^oCar`1K~AaPDZLgs9yxK4C#?wyLHu1<EWHqL88H@(mD)D$
zM~ockm73S?Kn#|GrG^zEMBk$fX_?0qMAy#)QkA<6@qR^!R5o9PXhk+lMYFCUUS<YK
zc}|NFPxX7Htf^NK51;Lk7TNI;jemor1>?<#Ti(smygw5V*U`b!>@gPNa%Q^p*mo-8
zg6^>N@Ng2MqA6OMK4e9he)dRHKl>qc%P`X2{lkdTm||&C?+`+EkS~qzS&a}Xc1!8q
zDg>v|SxWB0B8rEyr1;JVM4?Nq6w|REaWeFt6!D=Ik)5QGLO<joj+Q{Apbt9`2dnF(
zzz?Sp``+3~LqBvQ_Dr5D-PVzVNLo8A4d}!p;?N4|rmj5*>Je9|Z+9(%pkzqb_COJs
zhC@>CJ{JW16G^)4(^3Rv_H^me&k2agEoc6Z1bPqv@++y!unw^;XIMJ-yBe`Y+bW$o
z){5A8pCg_A2aQ-a<RW#LFd4CGZnD(g?mJ>xz!~WThh>N*<Rg;*yN?iV*_$O}vo|B=
zsc%TWEpSK7yyGhQvTz$>T3?7{z(azV;<QQ9yK)O+;`;BBu5~lve^B|7_kJtjqv>6e
zwyj6t!-Cn8*P)K^&o$E}FCt&Tds|*enqoTOoxgWW9%9$P-z{pA+$C4Q--OsnZpZJ3
zH`DDUb-VY&o3fuvuBBVy4^;akHJPj6ck0?C7f!x|*MFEVu@ygu*G^n4F$*WdYdl6I
z2Gs%hd4Nb#X7Yqv8Pg=H3)A4nY^X$beIvX~L6V5>^5M$b015AT09?}AAz{6p59j})
zNQ(OW;B412Nx`?X@S-hOC8s8M!B1nAk`vQ^z;n~klH;xp@Z%-VB}bOy;Te`?l7kyM
z;pz9oB>RIc@RS}O$zI3>_%6F%Niu#6p6Ib(l9+fD&e(oW!b}f>lL<o->WKh2?m(x6
zSh63EV(BEY@;-QsIY5FkE8w6;p#*l74G-^Vkbv*k!-N0cltjMqg$KG8OTzlz!2LIQ
zOM-vig8RZsBtedS@HI(yBwO5J@D(Q>Nc`3e!abx)$@*=N;0rH?N!G;l!xucRlB}df
zz-RXiOT1Fs;4>ypkSsY-33qU7m$-9p!|nVEBnx!&;Nzf^By(!iu%GcziSvUL*tcVG
zl4)-<U_)H6WXjhYuzu5DiQQx%to!B($#}OZu=g#`#lL-~z*@h26OV>Pz+O%56pzH-
zfIVBH77y*pfIZsmEB=(73cCwEEAHWy!EP}xiaSjUVAl^<h~M3~1G`*&Slrrt0d_&-
zEPnOrJ*=YUfcV8EFwFGGC~k873e$F2#1DO6!c?Q#;=55}FqxBw_%@9Q6MC@4bqB{_
z9RDWqwc;1B;^?>H8tovgfO1uQ;d&G-Z(oww_OcC@mDeFQ57}Txglok{hkDonQ-oOS
zH5-;%yG~rXO#$2Wq*E-9O@<|Q>=cVr(_oBmwPJqZ6&Pj82Qj-W6oz+wAuhf#35H%H
z5Es6&gTc0Yi%)$Iheg9qi*sk)fB|XM;;eN?U?Hg&#7CpkV1YTg;zJ2Wm_K`oIPJs|
zm~ZJBaf<vYY)xf@c-NJiuod-B#5-Png?T(Rh~vJ~U<*GW#q_z3umxWl#pDgcusIW)
z#dw4}Y{tyxV$9xbn8OlBF`~!|X1DIT7+P)*8@DY?47$HO<|mjZ2KJqZ`G&6+0~{B}
z3?&-G+gFXo^rt6_w}NNJbm#mO`zP;+d4G-|-ca}}rd4`cyw3C}=B443c-4cqF;6dI
z#LGYX#5}D3BKCB?64UsYB3`^9Kj!8eq1X-0imCmm5zjyHI;Lj$xOldZ7IR^ow|K@C
zub2u)mDsU;MT}`)pLoiI9Wh#uiQ-AiKE|ll^ohrTG%?c6rJ`TEl`#T<x9CSnOAH&5
zB^thfjw!-wM1w7kF{f!_(Wi0aVsdxVL_Nzk#vI>2Eb5Hb#AF=9iQc7PW71Ea5w-Hd
zV^WHXMX#=;#v}_EqUY~hV-l2hqNb^*V(9vVqKE7E#*iv5iSEX7V`4Ae72VGK8H2oG
z6xEf<VxWyA(Y1$JF;S0OMK#})F<~#)iY_kt8?(I~Dyoc>#sqY26IoIY$N2UC5*dZ;
z7@x0&B5hrN%&O7e|7GzLG0Vrfh!peiF-z^|izFd?V%#0OM1q|+V&>1x6>+%8m|63_
zh|XR2h?(xbUUa6<H)hJx?V{83GGit#cN66S9H4(zHHxx#KZlO`M2L<F+n~c6*`mX@
zmq9;owu;ifn4rCZQqjJ}snE_~f@lvU4f+<)E!uhb0<<L}T$G^Q41EDg6)~QDhdzPq
z5m6_MK<~o>MMU2X&<4ayQ7qLAtwRGvsG=RvtJoY7>?$2vjVl&``-RX-!Y)yi`wXa=
z<RS_O--7DNJW<GzOHeiCgDA+@2bI&ti?+NWLq)U!(WdFsp<KF2<h$(`^c-WWXzkur
z&_ael<gMUCPcm+cmNkVzvl%x<9+TEWk22VzMgCamL58o$b;mX6KDt6QPaF^3O=}m;
zdI*N@pnew37{3?Fq&yTk`aOkG$eE(aJJO+e;vdmONh}mifC>LTJ_v>3QiQ)Iy?{nz
z>B1iYX;2{ALpZz#0S!S^2?tAeLjz&+g#9n?K>Z<6!X76E)E5L6c7_K+*F-E5zRN&C
zR{-jStyTlnBiLW~syi6EFfc>-V$mGvg3ZOkCd^9c?2T!{hi8sJoqSda@7|maow~{@
zy#2EcI%)Z2Vg1Gd$ls;wgtfc2LB`yd3oonhK}O~c2rsq@A%ind39II5AbpO5LMv<#
z(q+F&XgYla@@|};P*)Fxw2aLVs((WvFTP$DDmQZ>Pd;rHO82=#?sw%1g{BXXhIXZp
z+x-zz_p(^X@>~nK`XokJM5%yOH?|53L}`%9x^2RfFAhM=HG707W?h8nZF_~sVOt<-
zL#Xgb;SY#h*&#f5=Q~6s#0k^vH$k}PB*K(18|2)n3gNEoy^z98zHmovGUQ}>j4<xE
z7LuL(Tu2Y{fE;D46_PXFKn~)tLj0xYkbN<5A!c+sWOulm5V<7}vLoQ4Fy_!U2-C+?
z7+t*)Lh+&rBYq@7@Gg6WVO!cEXr~xq@L@ItHsOyju;vs5^!>PS^UuqW@V+NPzisOv
z!R^EUe~o?%+4{6wxaN8jWK)Al=sj^FWc_7;a2YTSvf8W{F3tCXELXl0F1$AzvXs*!
zbaeti+)vdD=OHQ}^E37cXK|^JS-X0LPOl)4>D0|a$AyO>QxI6;WO^rLVi-_3v8)9A
zXOo@aZ{IQS=yJZ`*Lodzc>bv1$AMYk&r{b5hA&?M_l#{242>@Xcl1pWe2RPoZf~&&
zdWyDyU*BIT=zR7T{QSy3!F#tm;K!!3f;Pq=_@3mj;I$zZeEW>Q;Kk4%@Qow41WyAx
zz*mx&2_EG*f-e%Vf_ryUz%~$0aA)>BaQT)sf}6yjVBPX3g6o<k;L^EKf-3{LVA;fT
zf=gRgf(1i*!TFqNV0JrOP;q}fxaa{)V4lYYpRQ>Y80h}sTwS1`%;W+-&P^7mz6XIb
za&`;k02w%aZ-_u#6ar2mb_n>dJ;2FP1OaDx7&yUCB{;WF1Ew#zEI3me0VYk;2u@F1
z0mlBI3-a($V8n+3L3WuQ40!|<92*9KBWp4R8Guz_fF?_D;9N9#+c}hAUz-8EC1X^u
zcWpFyV|<Dr`RFR}I#{(J@m@68JD^Dr=c)&Ld0rFHc7ni*rymiJYF2_>zB>s156!`I
z-X;q$1TA<*qf~$}Mt~h`N&)oOa<HBFpdcCw1dq#IEQpY)qkrxa2mpg&(cjP?1i=8$
z=%H=n1c4ktbidbtU~`u;x_g>M;1>`Q{cbo^u>Q>A=r=7I!J78q=;pfD0`Cp7=qCMp
z!LpOvq92^QELi$_Vf3AYiGoGzf}-om9Rk-JN%Xbwje>d2fzg*%p#`(oxJ6evM+jzQ
z2S%H}ISL$Kh@<r_D#4UBfzj$4j)F-!Zqf2GpkUm~plDGclK*?1B$}JDo<EwmE&BgN
zgFo_SQFLJdlmBI7aP-NA)%<}1MRfM~Hh%AWK=hH$W`6fp&*%e<D*gu+Fgmq-JHNeG
z8@=mXIsZ)<C^~Wf0RN?AO*A8RJpb7UESen9#eWiGi^jRj_z!fLXyo4&{JRqZqM`3{
z__s-<=%{)tzwW|~=rE0yUpq5Cdi$vy{^ecK(E&-z`4=1ZM*Bre`BfgzqJ36(@vWH|
z(W|D9=bK*BqP;#1@b&(uq8C3b=WAG>qFpV)eC20O^xWc7z6^3S+IjD5zDTc*c7(m>
z^CwS>w)eTpXUCn79zP?QUtA{x{T%4!pILGT^zC5~KmYg!&`>#@pWFHd)PE+HpB>Zy
z>P}wDKPLVHdJnq7Km3ydYF)XCe}L!!dTF1`-&gY;)YOs5-|OZDdQivYCm&&f?kL>&
ziElzd^~W^)xNSb5Ys3kBnv4p%v}FUI^!E{{YVJlpo_-u;{xXG+sZRmvA6odxWlE6R
zxRM`}KN}=JmBx?my$upE+5AZ8B@j0_mmg;R1Ulyy#SfXo02O>|=La2{56Wwb;%|8~
z9h6m`%ik0d20D_@;`^#=KnIxn`Rk^pf>O7y;IG=V6SQlAnZNvLDJbFVWWHyBJBa>Z
zBY&~18AQ@<;JZ(10>x%e<S$5`4nh*N{5ekwKv2I${Fz%KK~d9p@TbdxAV60x-@*O_
zXj^R>-+s?T&=!F|f5P*6(8iQ|yuaISg4TgH@_v@tfxMUQ;r(#R2YHVEPd^?6gBCp@
z@dn?*KrZ?jyiXtwXigTF*Hh^Nnh`s|>vDe!a`18Ey+7Fvva@&PwGH`1{e9EVYav!g
zja8QLns4VsjTB7fJ@Y*qHAqAA9!p+E_4)7PJ(v<7)isU5YfRe^_4fS=-mSMGQ7sp*
z@#-MOQ7_J}<XyY8IO+)_o_BfKVATE1>AZ{V2~iEx@Vu&Vn5Y}?X7H@Ld!nwK7xGLk
z*P<?-9^vUhPor#<Wjsyws;Ke}D|xErbx}IIzdRXN9Hn}t<B2C#MM=w-@%U*oq6ArK
zJoX1;6dT3ookQhE6)i8~ovGJE<&VblPWw%YI&p89m#0=oWy<1sIdk)(4yR~&nJ2YT
zX@G0Ij2{kBd*|qQ2a_yONnP>0{VklRxQipa6lhHp^)#Nh>$*o2fpCtOwBcS9X0@0X
zuc?ZH{W{EJENG94ez1y1IRlOYN-aFX-_fX$JyUqG`@5q8w{PU3KF*KwciO;%lk%h1
zx7qO^PXeM=mm7JYh_zA6k9qNcm+4VUA*npT`sOHiHx_Su+1aRhy(f8r?kA&WUV`#A
zvudNJo%+c0n;H-`85_%6e|#irf|roD=G&LZUtcUd?>)Ye->(aK%Q~%*Uy86i4{~bc
zCt??G(et#(kKWNdH|WL4_uq1O^KS=5w$>N%<^)fOe0gp+&$-$m@+o-<Z@Mok@}aku
zH`UM@dFR`Bp1qeovcArTH$iqG@>-EE_pi&O$V&u!?oT!+vTB)y`@<<d(mb?=JAC?J
zr2fh=?$D%rk?K<_?x!qzq#P;Y_WarsDO#Aw?K%XH<b0gWeLt*^EVdotwx<Fk3y#)t
zTLzX!=0&t|UnU1fW;s9LKKm$-%y?bGeUcConXX>RebC_<nX;SBy~~J<O!j}uz5Uh{
z8UMG7TTewr((XLq*0u#j5=-*ASI7yGSi*d6^_!+hghvMVJn48OxVM5^@n%nCgzXB~
zOp-^2W{A0l)|rt(fEccpd^2+M)aTsNwo8$|Pkgxw>R{v=0gWqpmlU~z%H#@}o{=8Q
z1G(JJMUn3P-CR~8DRO>gBDbigC34o`8gAh(apeCDIQP_NS>zPEc5d#z_mLCsS-4r>
z5+i<>pt;8~d?J2eA8-%<*%I;9-IaSF=S0M(cY)mflV?PHEc4~=Eo_bWu=6K(m-DBH
zHXk8(2QN6{<**|+-mNL(X*H5dSLz}j9^K8Qtf-A>3?Xp|=J^pfCoSQ|`q?6`HB@s^
zmy04U6?$>u08>O&OgtBIcUpvHW(F68Fh}U0#c_eJSP^Qz2NyuU7$L`3akuv_iV(TG
zaRc`?L~z=$+|5625ygrGu3v6@L;)k3>+2K~k>@p$yO#ea;&|sd?y99j5gBD)xXVq;
zBGPxP<a+u`B2v6Jau?q~N9^pK#dU|oM8q3za~CuhM9`9BxO16PB8aPv+?fM+A~1ce
zT&Ik?5pd%NuH$5<2ypT>?qoJ6B4YJ!?xZE8h>+ed+;Qaz5rKwi&hM=i5&lVsIHPxh
zBYan8aK2$@M6B*caK3abjaaVv&H219Jz{CxF;4$@#|U?iCeFv=4-xa;{^E2l`W-P-
zHpY2p#z#yeJ>;})`w=nO^#JGfgO?HGo4<0J$z#A@Tp;J^02TNhnap{7+z$9<Mk43I
zi~(T({mq<4r3<h-{|)E%hLgbeKrE;3<|bh4cnzl(y8_sJwUKlABLUcSxQ<hu@fi4E
zQ!(fK^i#lwp$(i0MK-X`WZ;-LUISiD{Khdf1Ocl(7jU$M-#}ZN6Q^|GFR)zjnxi-o
z4%DGCIMVs|fu++2IYJW`D7_QN;e{%Jf*b;e_2M&-9R%YP?>Y`V`^|-OW&#qJZ>i?w
z3lf1RlGbqY)?EW;dZcr*Z^Z%+wXivvq>aG+oKu{PuL$5CD2#KkpaPg=_lc9{fd(?K
z(KsnJ0YJ(D9cMR^2E?zs%}MIL3q*BQa}rJ*0LI9&I866=APBpVLp{#}hEG4oA;G2s
zx8H2$;6By@1C9)HFgX{2ejB<tNcSP&x*jtp=Hecpw*t%oBi91Guva;epL~Fer%&R9
z=kEu))Gy_PdX53-9G=bDR$C98v95))mG}rawc`-S|Hne$Bw-(CBd0w4FKh#6y>C|d
z*d#b-%|l-J@TD-0ck)2^=RJ;`<x@|G_j>3#9@>QPj%IhxVqji)dtn^M?Ze0L*TE+^
z3v$kcKl^%sGk0lP_#<ryXXbTT_+3If$BE_;e#;5Park>Fy!M8aGg)p7uSvVgnH1a}
zetw0GGwv-m-17Pu`*-$?aKqV!>@g3=a7{3q{jEMaTt3v!{u*~LT%;by9<(nG=VHFI
z`*pnVbCYkfd!pOJ3oa$HJ3l3d=k07~zdyG%Jj;D8yL}@hJmUeJ-SR>ao}L-aewpDP
zp5o)ee!j>#d}sSL_LI6b;qm7J*bfs5!)YO>+4mgRh7$&@>;~)1aE!vlzKID4hr=`3
z*T+i3!Q+;*uPR{SK#Q7P6A>I9LixeI(4QI}=(Lnw$?6K<bag4)8XyZ_pZtw&dMgZH
z?W$tyPrV3V*67JD^N9^#a_|US)$AJXwoJ#CA72ta_o<OBS&<a(oSn-SJQ@ji^zmbJ
z57md;y}86@Eqxw7u3!$k=$?1j&&?6+!n7M<BOOq7{vvVMV99EB?w#tezHRO7?EMSE
zI(v7pGZ$VCd&|4S&bXrtYXSUWAKZU8?D=O0cG}`iVUI<h*eQ2A!tO<A*t-wB2)p&g
zkG<2=A?&(T$WC~a6LvZ38Jl@@TiE%poot%-)-bE=KAZI7NSF~+z{a2W8>Sgv#K!vG
z3RB2VvyttO!o*RHY*>+d828ItHYCUxc24qu9o3f^Rv1yj28uXgd4sFi0MMtfETNda
zee`tL5x_fkpngYKdfy-R7JNZi3TKGDY3g8D^0v!t-x@(!d>4_uE;%=hR@B5^?QRPr
zZeGk@@z5&_(+*&J9e))DKNZAY>iZ-N>@$tMuwz;n@I@utl~))RlIhEy4}ydRF3V%j
z{)GtJbl<{uwg|)4@3*q2GrhuAyPje@%=;R)?8YXx{k=(HOA>3?6OZG=+??jJ$88)6
zn_Csh`t|XCm@@&+8kP2iIgayTeM3RQ>@=OMuTzG?#(`5=pRc_Jj14|x^{3kbMtDxF
zp8sqA2Ll(eI^Qn`^uD!Yy%)LzI&<q;?Qk^Utv8PKX7Xde>j(9$m$l~r&-dA}o*!fZ
z9{*pm-Q@EMaJR;Z_3$GDaEttmbx-L7xITU#>kc6pP^0c*-I~n;oR9Kl-FV;)u=Jr=
z*G^3Y7>dBG%b`mF8ecco#h*C<`O_P$std~jq65LKic}{6cLAGaUb7WYTyu?O=+*%W
zNY`1~QUW0NkC3IN!U4w>AePeYG$14NF-!W=9+3879ZSTy4cME@Wc~jd0NA-~FN-t7
z84!0H#X5Ii44@`XXPqrb0uUz4SOrlT0JP4Yb;|w`02T#gow&6F0QyK`W#xtg!t+6_
zV_{4{@Jc6E#)JkyK!bsGpl&z7FL5Dje+~}dW1q-M0h|PQYw}sUCwvEZg=e#p>P>(}
zAK<KnTn)e_`#XyXd<U4bB%MW@Ob0k!yT>9mdI6@AzO(R!s{s?oezLI81EGHeFIXsN
zyU<bp(=1q1bLiJ+vsn;sf9ODJ8ViJv2<>q)u_D|*gnlqyVFBLW3~h@lWd*B0hQ92i
zvx1V~p-=yx6R`GI=)*<vtW96~L+{k+SsSVsht^|nv3!p4La%<g#99-E2(2#4WqD79
zg;uUw&RX`UB((gNg5|-RAF87bu@;lwg{pqJvfMpChf4WwtOb1`p#tBpthu)5p{)BV
z)~pP3=-EVX)(pVC(ERcFtZ9yGLUY8|SW})p4n4N%9?MQr9eVIl1#3clN9ew!JtcpA
z(4o60PAK^~IwdqwvbW?%{kTxZCR@qK*}zcJ!-pkbVlRirCf+Fd?2#FY9CxOq?^9kV
zMCeoUvHEdnq_4iDGnX0~+W52NJ$yrG5Mx<MyE`b<e{4lb%SUynFKb-M%kzNHHQp5^
z&vTZAF2Aw0qzMKIU5XQzJaWGf>h}3*$-UnA(0M02O72w0hR$4g|38Y(#2f0b4d5k_
z3R%Z)#xjf<W(+eJV`gM2iKImdWhoNLPbwjOm)Um`DoZJ%6h&l<h!Ukllu{&#$Sx{x
z?;mi_x#zj}o^zk)KKJvHK4FQRH<SyckN2!|mh&``J~D1~UiJBcv}XDlWBGKywCeFD
z#=PRPv_g7`@iTu$dN24WW6YsRde=IMG5j)8dVBS2#;36F(wncN8Sj>yr8n}oGrGmG
z(rYJU7@a0(q`7WAjJAjSq*o9C<B7MjG;{O><I!NQG`%LDQGHrYnkv#^RBUjUiVyWL
z?&bzb1vcG`VjFKMS6-WOy;W1ne0P<R>;FIs-ic;pO;|}&z+}b+AVr$A_Z35|UMNk#
zMl!gCH>IamZDGI^K>A;IIOALgQ5sX+&PX^|D~&pTiV-)hFFm?9lyMyPlODmPGmdH=
zm4>d_zzDs$TY9kX2_uN2DGexXV(fcfCf(1GW9$kvk?uVxWOz-SknXbE$Jm;3LF%I%
z&T!czk!~NUVK`kqEcIyE#jq!;O5L;Y4C3Pqsmp&p3`^fRDZ{gZVK#)7I++GBjN&L#
zhZRqT{u-2&+?UKiq<)gx+@E2n8l906M0Xe)%SNS^M@ty;&P1t&>rck&&RtS7<Qe+!
zgI-eO->&re2}3EecQ<`1sZFY1UPK??;4RgWZl-_DDwZOS8`3|U4M^2Jo$2o@#-%Fe
zH|aetucb<IyXc*-q|)_YHq)OUG?&UhK1KfrkC)2kP0$+>K1o-n6w_<uWh8%tZqX~!
zmL<zhQ}j~g3(2B>BE7gIK{ESi8~ujEAIa2*KzeSAzht7WoPNnyA{oo^p<nozBl(tM
zO&3QpCBujI(z)|)l0oN3bQt&`88ALhPf^?<>0kR#M4Oo<=^e?WpERzObhoL|kKd`1
zyuSU0e$+uIc`5Frhc-J(+T)DqLEeug&-Rwl_w}J9Efk2pE7V`oWN?}8_2ZbNL1uxz
z_4FP|?MMdQWwo~CVS6&&iB}<cP*y;<SGSPd&(NR~vlAqxNl)pP=sZbDNCVyM?o~<g
z)<1M3`?Hcl{5iT_BTjN%)0K|!sFLLU@usW1)|X^|$)Rujm-t<3C(`8xV<j2o>*=c_
zgC!TPnA4W0EhJKyN1IP*mx!XRX;Z7WO89&AXk(l!5)R#q_Eot}!Zd$O`*iV@1XN9;
zz1J_3ocn#2)_wh$B=KuKt<&O<<jgB~T3gvsNqnsu?TOtT$$y2Wv`2Lvl9<#aTD42F
zB<dW3R{ktqa`fmT?d}eS<j7uqTG5*(N$6%a?YcioatKeN<qY^q0`)Motgvv2zd{Ht
zZPZ7ycYc5-I<6|&_2nv!Gkr(m^SX!zoi>qpHO$eHm*XVc?y_iSQZ7rj<OI;-)?`au
zg{NrI>@yPQq#jzt2AqTzl}HN_)kquz!f1i2MiTq&X*9p|FbT;?j^?YCA|YBnqHVt%
zC&3%k(zX~lOK{37H0Qi;63l8AjcR;UVmjkXBj0G27!8Nftj&H&4BuAMu*LEcy|z6x
zG<HIwT}P%NOYTZEOApX=@!KS7`A=vXrH>?=GU92Qh>8+L{!!Zc`((-blziG+TRVyT
zNh7C~3N?vr#IVy6>8WIO;Dpoc13&TKT~wz@a)Wqz>r1E6$~EFeTA|YyJ45lDZL`zI
zN=@-J7VXqW{wkhCy>RM!AQ6viRXe>PtBXgK$DN*5#EQSlhdMRc7KsN}44vxkSBnQ0
zkWN*^0&)N35vPAhLUG^7v{MOTgSh9@W2eG9u(+$Q*XbJWt+=zx#_7r}S#d{ums192
zgSf5bp_8=Whq$$2$Vp&wQ`}s$%ZYW(N!<8gofBYqTU=kZ#wqd2ytwA}W~Wm++TyCh
zR;Lpg2ysQe)ajVog!o==p3`ATp7`$NIj2L4IPvXFv6DYHRa}&Q+-c9+*W!ZIG^ZWF
zxHw<@+sWh4XK|kJmXm8jsW_XT=R}*^FTTWm=j3prU!1|&?_@LXAiluXcd`nP6-!xW
zPUeH4Sj0T#WE>bH<}=qj>GzVv9QccqmT!-k$z0>4+Obm%G9#Q6w-ks|SgKC)jXmNd
z_G%{?$4}w}4w?G9qFH>3TS{HPL*h983F=glp7?|?o;q$M5l4$3QNLdPD2`0sLH(>D
zFAh&PrM?#_h{G}&)E>DJaq#6lYG+EWI4IYh+O}vdK9FxseR3j4yst2r`smxRc+ag~
zYIU%@*tax|THYrs-cgZGz3cN%yuJE8wdkop?9mWTz0S}QySF${b1GBBF6}<lEUN}F
z<8=u&?MA=Ysn3Th((4jaKG{<_Y1hSeBZsNbdLOavL@zb@e2>_AUP?W^U?;ZvE2jPz
z9Vf=gby1^+cw&rl05yDnq8P1(r3Sy;DmF$jr~$4MVx+|->fY)TVtrc*btk@EtV1)T
zdft!~Ber@{-E}m@>b^BphIoxwCGbD0<C-?HQp9m8=^vtZLtH5pKmJ|3F2#;&5xiNv
zmM=>+>5do6WFV-99*}4y{{&ULE=u&fREer?O%VO6ou(>Xe<_-8)1xYAd5C7-@~Lb1
zIijD#497ozJ48Qb932;9dqrcblN_hN)Qi4tl5zaucTO~H@WOGVO-D3n`N?sRDisYl
z**o^%84~qx?{<8P+9c`=sB(OjrX}i$`s~;)yDaKT_Hk@E^-$C)TI<;GZI`GcXT`B*
zf2*jil;K$M93g6LY;i25ZWc9nr8*XuY!x*QUw6D=fDzR%EIa0khDEjOvmCQll0^^o
zlN>L^{1iPP6gY}L(M0!MH5|D<5u#GRHb<x-N>p;}iQ_rKc2V(pIma`3@}j~E0>?Pz
z9MScn{f^Non?zUZqa4F00!2Ap&5j{~EYaoBP{)9Fo+xu=i=&_8QPD+>SjU~kCZaU#
zpyPI}YLR4frlUI>Clc<z;K-Ou5b;jDb#x59Dq?dEI+9-95W#ttjs!X^0;-%HElTL3
zbDftRO?7%iiKA3U!+)i}1Q{bo?YVT(DP3<z^^kf|oNc3{(#s~%3GW0)1!}%1I^wkB
znxY_4Bv?!Nt1&MM&)z~=1docsst}aviAqs$mlfrQ|7TIq1fMd}G9n6CZ$%j-J`?Rn
zBPjhjEYaT0?v%Id4Mn?xYACPb(?mXrrzp=q4T-!m&rn*nD~q;OJfbvIB1BudyeKuO
zWs&O?ic%q{7Hw8`q}*NDBcfYgrWF4p1W>m-Q?9ogh#ZbtQF6&%A~G+Sl9lHtvMG8;
zxv-ulB0S5Yh)%8&S&rsVI3Kb_ScOpvv;`qDw@9QUmqv?BJ$F&gXy=NIqGBokfwx75
z!X8T0*hP`v-Sd?2-3LV4uVN{|wSPpKGewjD)3YLVO*Cb%@Qp~t{yW8IUO}XEV3y(;
zq$}Ex;!1IAStnX|?LCEI`C7ELrIJEPKP{5^{+?p{`<G~yvMU82<|q7PGfTldmkO8m
zeW#cZ3xx~k%qRv~S;E=;B8v8^2;tPTIEq@hs&HZwq$qY|3CA^hDeG*03rDFZDKeKF
zg<nJc9R94@D;(mTcUU;$E&NnA=`huf5`O5r;V^FfO89>D)qk%LLBd|l7l%*3TZG-d
z(GKrJHV9uQQXRTmal)6^eH}V+7Q*(9yAEwqS>dyVoes@&)xuVkqr)SAFJZH1q{GAd
zT47`SCx>!ld0~BCw!<AZURd)y&*A2njj(F|yF>mCHQ@uJvkuw!I)(SWeH=11BZZ}B
zqa9KcJ_$<-UO5Op5dRsN6CK!$VByVGQ4T<UwD5*yzC)7S9^thED2G!=wS~EyVTTjX
ztA$q{{QS3c_QI@TXNSX*RAGi%pToiFXTl4cs~r4ye-KJzKRE1u&><9E-RiJID@(}l
zTz2p{>muZ?nsIP>|4hiTwsD|2;e=4|LkIhuW5V;PEC=EWTbSIG<zRW}yzuPojDuO@
z9^o1E1qUOeb;9_4i4J;ThVVaLk%Q*Y8evSGzJrR3r!Z==&tXG;tT58(y@TAEIAQo+
zV~16tzQQo>efy;*C1G$K*M82ZKo~T2!+sLf69%9a>_<Nz7w-4JZ~ujnBit*#ZvQd2
zSh%bCy?yWBG@;MZe*3P#{X%bop?ycqZ=vTA3;U-!Ny4pHlI<U#=@YtjY1-GmRTH`>
z%-dIzEQAbaefzRB1EJFyzWuGAlR`=<-M+v(TWI%<VxM;#BP1b{?Jp}xg~a`9?bDC+
z2=UTxdvVjE5Z5+t&qFQ>Eo43H;pA?inbQyZbMHh#lheKS33jGJ)V=lgacNmXgK@|{
zdU8ytXSUfsV!O6bJH*32<ff@mGy9@_psb=$t<S>V@8BDuipE;|o&P|_N;}Q$w`(p4
zHwY#6?*Hu(u4`l1Gdd(fIe9yKNAn`#8rPHdBq&$73ixG@|M;Ka&!c903kM^?(x12X
zCTXRDMJmDGU_w_gcec}Bduy0r`eBv5+BKeFa`CIZ;%}kghy4Njb$gEszMs*umnp>w
zMyhn}{wO>Zd|5nfw-D+q7_^_ao2tza3?#g;8`pR)=&$}qqB;IS(D!?{-KW-e!CTsD
zyZ6W}!JCwMyY2)R!K=sCb}wH&7rd0cZ`Wo)5VUVewrd9C1kZRPyZU!&f|ib9yNAS7
zL9+^Mcb^w6XxtNNS2AcOsL#4+chjL>Q1fxU-8Csu@X)Bm?#ef&;6eCPy9|1T;C_jU
zo%CXppmh4G9skE2!JU6mWx1Xf+&Y(OcmA@0;AZn5yR%dIf`SdjcJW)~1o^(Xb}>2b
zg1oGEc1LH!1lgYh?83Gk5?sch?Sk?sg3MSuyM1%hg7k-CyIr1aL7I$}ombwHK;o%x
zw`G32;NQl#+w7Sr;C-mHqvml09J4q(@?4yN8GFjkdK*;$)->2*bA|-x<$Uc-XTk-^
zJF#}iEp39cS3K=>u51vT9=UI){?kGbZxdpt>}n?XFJ+&dLZ*x$=6Sl^nz0%|w3ZI}
zFWpxV88%E_Ol=i}m;EA7f7KC$t?VNIaPSm_Y@Z{K2o4AiUiwJ>Jg`*|FselEC#nnl
z?O5a<xL)ALawB)Xbr<aJ-cEjwxh?QD$s#{V{3+OR5>I~gLQSx}c>}o`sV>;2jwhGL
z&Iq=IT_WFUDiyd^c#(@VwhK1PZ6W6$X%W!<IOOaq0|B*2g`BCdTi~$tnVjl>RA9IL
z7g=yCKwz7@kIedQC9s}aAp_e#3h=H!$cfoe0$ipMIsQkV05g_LK0z}Pn9)PYks>dF
zNm>j!?BgB*YUDBbpp~P*kQzwde{PjPPf926>c|&pe?3a});AR(9N&?*MzI9y(p2*1
znr4B@NGjQB{h&bE=^fc_|3|^b3rES;H>(5+V+=BOAyy#2If#sQR}jc%HItDSQUw3l
zM`WGBF8+$g5weE0JpcFAe6n(iHviX>8CjuYJ%7P>nk=i+$Dh5umh?A*&7WR-h_v`X
zoj-X{hBUJ#g+E?3PWs{VjQ?HDfHaal%^!)*AbtM6#Q*ZtkJNAXi9cw3h|~iY@CVM7
zk~&{)<M+SYLVB*>&VNTnlb%Fc@!zI;ksdub&VMseORAO;@n3uXM=JLg@L%3MLArD4
zD8FNE1?lEjQ+`{h3n|~af#2GQAY~^z@Shmkk}{sA@*gK>l2X;4@gMcOk_17Y_;rr<
zBvw&3zxq-f>HKUlzw*~SDUlw?uh`#6is%01-+TCm6!RvSU#eq8iZr;#FFD&u3X2%z
z7r(D21>O6}zeyb@?fd<ae<SBGX_xyge*P*n$xGtL&kMnmw)741vzyP8HXCo}UpCVs
zQKQoNncPJZxuTw*{sToK{B7Z<`AA6EEhYSaButX2B#tlA+DbC))8g}!#3UWm6+Y*)
z0ZBb_6`$ocM^d`y!iR3Dlh!RA;RBlzNozKT^Us~a*#6;d<tO$dZ5Ljz<0otmvYpnx
z$v<`Ti|u%@8ULj6ecP`$nf%yOPi;R<KIR|)h_-!C9^gm0wcB<l_w$dIRNKC6uH=Vn
zOxm_>h~tNyi?(g{RpbYc*x1%*viS#n7`9a(Kl1|~rrX{()#3Xa+t`*IBl7)(TDFB{
z7W~}{Znjq!Wca?p)wWlt5BWRVPupGuefVB>Nw$*K7XG$tZMJ+xJ^ogugSJfHoqV^m
zRNIt{BmB)@gKZP~5AYejFKkbu@O-C7knQoqLwrZvdE1EMQ+)fZ7Tb`CQ9fCImu;X8
zm2VSoZtHhChEEuBv)x$(@U3><vh`ev<6|54*}A*9@iBOBTLx>MkIv!SQrg&j6D1W}
zlHwvCl{{dJ-|4|O_%UmXxp0=R7xb@<`Yn&I{bJG9KqrxppntX13iRZwm+Ale&9KZ@
zHM(rOagfhfz7S$7Z?eo+lsjR&I(!>{{h3yq<)X8E`LQE5b7Nfo+8{5RpOy)HnO8|R
z-($A&SGmsEd?{Vz{i(Wd^KqKZTgKJc^w})%7O!rw>56yf&1>Y_bUZl4o8dt=tqV-v
z&z0LYkL}}m6Y+XBwF$1gvG3hB4<63)Mi2GalrF)%uWykyw<xo`FJ5IfHxgZWpPTtM
zxiu$w1CAv&S<6gb|9vf+3y$%;cNT3nqC|Jz+iOp3IMoZhZryb@;1Y-TI_-i@vcoT4
z=f-fG(+Qru4klz1Tb0af`}@u2*n*h%^vngDBV>^GWSVPpD1JAuDXPWBzg(WzFtXid
z_w;36eTcTr4r?V|%?E;wM@$Is;XaX#OGyUr!5fl|)7ULuxsQpBJ?1K}tUbVn7=DU(
zck6o_+zlM>_LJ*2=)opl@#b<H6w-lL*q~^m8z|-7aJp-wap@`VT1}RX^4rh6Jcs8t
z>($@!va8%|WOv@@UA9|C{HOBZWj;_RE<Ts%T_lAQXXHU%T7@j}hs#Hv)b<;3<h%|~
zRG~@yTubH&NPOb^MOz;Cfd{e2R+Y!L^C5P|bn@V;9Aew87#>I=6Pv$I@=|IwiI0qY
zc*!&x@!`LDoNc&Eyq|fWcg7`xSkm=?7vB;|ys4DMi}NTaUh@d#o#@y?yaLPcj_))k
zUaaTvj&*M#N){)1NB7?+@@>exBOfD(%;+FqSm<G5N?|xJ_}eXF!sng5gU2bvle&7m
zfLRsd@!hRF|FhP_2+?ldzExSokk&@t9`-h3;Ob4hT}m!QKMI}alg=dWjN8HU*55?*
zyv^WwULPX54Xg4za4STHehbgNB8*7c>(6tgsSs^NFL}<bazv|EQy$&NjcC3Sz@zrH
z6OHZSd6dx0ME#iKJi8zFiHO3jJkl9;qRN0Q&qk)6xKZ;ek02~1%6S{`thC06tC-0=
z?DgZ;OSN@848hTQc4mNwuJy5=wD`<3*;-;f8vKNZ>fUWVl*#28hPYUNcuC;tO`f&x
zU0cc1Nm{mkO*Q0ct#7t&|L-VIBeTc4<>m#RnwhnA!^f+<O%-pfYt+R&CD#V)ifuu>
z4PA5Ach4*F6hh;yiz@PXax)Ir`D1E4S!k<u4l<l4qn2l#xhI>u^8Ye2ublgbgtZnt
zD&a1*1X{CZ+1y3HUTXm3!krtvVx1WHi93^6WF4Ox#GO)Hv5sk}=T78hTOVCs#T~bS
zt;6uf+|ibD>!46`?ufso^}Y-x?w22v*1m1s+(BT;di&oL?k7zz>n%hD?uX)0Yv;qK
zxbNvNtsOI)xxH`xSd*U5a(g0ATH{yNa^I}7v9_>Y<i5H{wKfUs;J(C(tPL_CZhMot
zwN{%hx6OZ}wd(J5ZtIl2wW8He?i0=(Yx!U+ZWA)fdUcu?x1s8vcJ_%Ex8A3TFt<S9
z){F)aewxp6AA&T(cmGS=O5LM`F9IWOdHDyz$2tM`p7$j}??f;6?zcQb7gCN}0!|V-
zc4}~M>9Yx~pd9yRRRp2&-aBr=E-9gANX*TjlqEb+M{}?88VIGXx!hdz6GHLHCGM3b
zHNy29cHBz`iwQa1d$}3Ed4#OBe%$n|`-C(Sg_~w)N)U#va3ya(5!e?BxT62Q5P)Vp
zSD<1|NSwLM<=%ZtIA!#W%l0lLobW|(;U6yvkpPAZ3Y`gIrTX0SxZi}Jk2Bol_7%c@
z#arCO=<S4ER5xyd;vm5*vXOi0P9tGU7Lt2%$0)(MHJBSa<xg;&gSjzj8U(U2mm5ve
zA`o`QawFd!CRn6UxDg4<1e4oexkvQg5e(kNb3+?s2-@;rxxt}v1T~Ta_n^ELK{4bw
zH{g~vL0-(_`tLYLSY3Ob>o=>8UmgwQ?#Z0N&ui*&chU6lKR4HLeTGE%?=j9?Z|+w7
zm&=9R?fC8ZkF7ts9^IGly|cR9ElC7?7t);TX1odCv0a<Hxy=FJdU}k@h`ohx%+KS}
zw8QZ=FYURGjmPj6OZT`AM<3!#(aKyqRUdru&K+Fa8f*OZq*yL7>;OKeFrG_Le1Xq=
z9mut;<l$5Qpt;y!30`Q{#l>tGz_WcrxabF`@j%iWu1WBId}1MnYqSx@$G<wnHLP63
z$1I=a>W5a~BTY|pb(L%JVLSG6wQ4uwgA%m4nh^!~eb?%_>Ka_UZ@W8J<#7dm`&=nk
z`2-ff#o#YjQU5#Md8-w7{qt$OW2`fG-C0*W>5?5+&U^rmZ`#CN^R^j}8EfaRW=-Qw
z)Q@pi$Vc%8)E}JRUoG%jhj((8F52Q%g;|_McQ$@wMH6Rk!2~b&;T31*<_7%gwT+yq
z{f<`4mg$_y_2pJ`dptSgwWqBnlZH9pk3&|Y*Mm9VkbPD|&l@?zU1zL5%*b+vScj~7
zbugUI4yjhJor#=}Ka{N6BMdnGd0kd5q92@hyFXhsROE4b6)0BK{UlCz-FvGFnLC`W
z|5~i>V%BqBnJrrt?eO5d_>f?gAAgL~p2qm6COE-q^Vn&X(YT+}x^mk}I%3Ls^1#PR
zu<;G2DVk=*B8GDsP2#Q2`+eZlzn`}{n@r}^rZrfdy!Icb+VhRo@zzvMl`PRJVmzHw
zQQKz~s*=RHAKzvbNOtFx;bpD-{AW0KzHzK}rof!r*Y;R><}Y%J1EQ?lp89ZZYIa!B
z$N8KauTEQ0HWhR71;?yxZEtg~ZYi>|+9&1Yt|3^NC;4-(JX&pKlqb)*l&EW^*ObBe
zmkn8Ij%?th&stiktPkO&m6=*?u*~L2j~}sG>r=xKW2Y=v;_5hp(I=L_F6MK1g+rDz
z52HAoBc7H&`n5SMlRuUte~UTL(4yra%76ppJ6ZO-oZ_T}Jh$vQe2<fCbltL({fcvT
zu*I^isGD;ppJ>_qyq0q+bi}g$2a9vkWW@5JGKmxWm0)?F(8`G^d~8|b>%@sZnrm4Y
zm%%xPePVg_LN_O3f@FEQVxDuPbkZ`t=Qk%TZrW13Fw6<DV_5RE?sE<<y|siL!Z?BT
zRhH-W|Kc0~hb+&W{g1PMi=X9xmtJ!GHfmZ%)okMIeq~^J<UNVwd+~(jp=BD!Ct!o+
z0bMM|8#QIQhw_`_`3+^c!@rE<ap#hy$JuS1E%AYtE?KP{H)^D%(?fHP%bG?@yWVIH
z<9V>9^+E=RmbTpzr+J-2JpfpuNf$X3;}uKf?qeLg@m5QnI8zR(qR&!Y+RU*@Az3Pw
zx^t|zzPDWW;x-4b`rJ}xe1U`eAdCC60nM=}<lq)C4jl9U_Tr|tSaZ-$(YUe0iX4-5
zFL1+P2M6`$EN&n#mSdO~gX^nX;^;@+!F9b4=jb}v;W`$pINEaSaZfcSIGSB%xW_i@
zIO=&~T&<5BNA)-Z_aJJNvx(}6E9I7Pl-8%<iVFfb8~T)R*B}4jC=`z1at4Aq@~7A1
zGMB44Yu!)d(h!TBHJVm9p{)*Q)mJ=@?So?feQ*{BL~UgMW-H?o+5PM#zX@D?zJ$Gq
zLEvH@Vc2s^eB9A@1?-vjt+>#61@=_V4qTAR4))}UJlwv2BYwD0alTu4>@iIgZhJ@y
z``f4w&OLb_`)h3*j*+R!{vr|KDEA(+2g5GoY&#h2Pxdo7tC14+N5ym;X7wNT`#}I_
ztY^dStE|N7lfBt*h4wgvj~BZ;R0gLKY0d6((8O(kme{Y9<8f=V3)wHe8emr{DeU$-
z73{ChGIrYqZ|ux>MfTHU-PnmW-s~2a0_-=vlk8^Q$Jjwq3cGRE4BPJ=!+zBM7TXi<
z%C5Wd3fr0TmtB*hiEYcwW<T6_9ot-nWLFZCvGvcm?23)K*s9NO+4n{^V(%@jXO}iM
zV@p&~>^oPUU<)k_*tgH9V6Sdo#V+1efW5rGm3<S>#-_){u?seoVa43F?EG)0SZ-b-
z`)czSEL8cHoqP2MHu)ujot@&0J^j^*eL3JGHuld}b{3@t8>Mc~&d^%K9>FTHFD#tI
z9&&!hPVI5T`tOTiODeWwcORc%i!Kymy_x&if|Fj@t(R}IdApsko6A11Iku;<)Yb(y
zOMMwj{;<G?=Gw4?nSM6VGlaz|6tGjO+_9#Hd)diZvsgphF?M3&I97Yx5q3fl9;<e+
zg?*Y)gH?>*z>YUg#me)@>^Qk{?CM;1_KELEi{)}E`*=r>#oRLlJF2Y5V)8>TJMtpR
zVs!c(JK}7m#TWVY>>~#+T71+^Vu!glTJ+*yvqLOM7O!2E*@u*8E!y{4vjgY;ShPer
zun+X_v}ibwX77JIX;Gc_i|tp`Yf)ZU#@-{{U~#9$hrR0z$KvLTF80ntJ{H#oo!C3J
zhFDyg6R^Dqk1R6QHL^Xmk61````I2c`z-iY{cQKK3l>c0Cbnz0u0_gj5qop}xJ5!Z
zgUu+Cw}?yVWz*84EusZ`*wk|d7U4NnY|2q>i{P@=Z2R3o76+OLY%+bqVo$dl+ZOxG
zV#f%BO+-vsc>F@L39^9}uIoqGmQx4|nqC?k`%%xr-pZ7Xd49}-NY7!LJzQ&n^ZCs-
zEf}>xhcMX2=~@=ZxJWh%l3M7%iEP9F_E@N=$FlW<LoJjFyx6)vwHE6tH?g%Dhb&}T
ztJnyFH|BTm7PbbGjhX*e!&XySkNNpaldZD47c-{d$5xu2!VGJlV{iPj8#936v)A{?
zVEP<V*y~!CFkK$|*mBiQn2!BgY}wmwnAV7TwoGn5rt!=+_Nvq;m>PC1>o3a&Q<0&;
z`kgR_xm&QCwG=&pDXK_dErvK^@|&5g`Mq73?5@+SS<eTUjKLkOX~qynI;F(=Ne;m9
zSMISUa0VEb5{)%(gu|TIyUY5n1!K-)<yqg9%`hh&+*x1c)G^1m9Agdr*^Y_WbBgtO
z_9Z4HG=eoSo{b5JWw1Vcsle<#x59e=K?~y}xX$Y9ZozE3L}0yr@d)Euc#YNlR0cyU
zUuJbRN-*}1DXdpDM=`{ghgdHw1Q=X@G^^w85(Yhbi1obqJ_b2YVLiK1iP4o=VzpkC
z!)Pd9Wj(o)i&56Yvzjs?jDmSStMS4;%o^Jj)*~s-{Est(RVVyuzTkC~Rl{FpKDGZ0
z>mkSAeC+UXRwZ-Ad^pyVRRK+y4<swG?t>WfK28;@?ED?`t_#~(cT>)pcjPv*O3r1O
zx86dsZY8gnH$FJRDoQRjuW3wW6(-*@uV}x)x{*9>e)nx2EB_p1UNi`>uBIF`&;Q}U
z%016A&t6z$Wdn=mnKB~QWvJXdRdGEli&<+fKpbafaFoqisE4d{-fi>q*fCa`@PheS
zvMfs~X*EB|kY$N4xS1dK_|6h$Dw#*@s$%i47@3CzMzgqifO$apdKUWz)_m^?A&Xgz
zH1|nZU_o~ens0+VSU~xAb5{YtN~wNiPD{VaN^baMZl80LmDuWOPAt60N_er_99J5}
zI^Dg-9R1Lo72m(Z9NE~;iW~ZBuG8kniXD4uuKxNND`sZiT<N_rEBg0w^L0aEtf;lt
z<}zafR-_W$?DxzSRs<r`Y<@YFbp%B<n_3gg3d7>e#x{^yA*3T_!>a#oTl6ur0iDyV
zplvl~eW)2$z@E2eU6{Qr|6nJx4#HK|zNiVaR=Y0N-ZNunjkIyrZYI&J#_b2oSK4e=
zvAu`olXK1N?ydrs_pRq<MgD=T?GI^Y`G<b9wzd2*%MOQFTf61WGNPwg?n41)(vw?Q
zu2a9w_-A33%c>DG=J_I)^Co?>6jlX`ZkS`1ASh-z;g6Zcr7~HLbkHn1(}U%(W7sS_
zdzNK)DAg=DpUoo0^34tut!CMPFU|Jc31eAb2r}Do{|*aZU~lG8^@(L!6=dd8_lt#X
zdtv7Ec!`Diz%#RJ9b%dNl$u$$m$T4ohRm?9qFE-0^Jb<!N-QI6gqh*Hi!3DlikbF+
z9Lr$0j+xrfL6%;`7c<3?T$WDqFEjbER+d)UezVn+Z&{i}YthRyFIejJ%jmg<J1o_1
zC-mg<Db}X3HuUHUnx!n0kNzT4$5Pa8L4TBUVr{S{p?ei>uoSjVqF-;EW62+yMYnIV
zWUWnbMYpJVvDQdGp&K;!uvQnhqN}ytm@7@c(B*pi%s(Gaq3;-cU@kAv(Kk^n=90=T
z^fePr<|6hU`U+aioOcgEUo`*8oDKFxORx^i>7+C?&+-`aXC@L2<6-8+{RQ+nYZi07
zQwM#<<^=QmI0yY7$%Q$puo)di{>vOeZ$TfizsekT$v_{X;Fv?fM6|zSF7tDWHhMR8
znK_W{iT0*3m>+7Mp|{ebnD5_7(VH0{v+vgpG}SqU*{i)4P2PN%*<)XdCb-xz-|Q<u
zTey5@zCJU8HgV-LJF`xr4ct_iFRH!JT5bTd{rw5Fs@pqe+wTGNMt5E2GlNTLId?Z^
zD<coR%H5CoBxK5T$=#RP#1xv&x|5iVH{(qw+*dOnJufo-=JtSDH)(D<=(dYlt2%Ak
z@7l+#wv#vQaoxhKIuK#n>5|KQa9+c-ZSzNF`3*(W=FRfVdu=|Z_0C$%(#ZkSDuyca
zuEs;td$c)biQ|CjZKnq2tq>p60_sU-5m(VP&ryY0SgK)q$svPz<86fL1$#MW{))V*
zh#bhghMqR%*k&{Hc9@%j#1>}G=_1o4LND`5-YL^lR$a_X&%~xDaFxu==^4{V3y7Ja
zcg-}++<}?yo^2Xr`j(k?;*04%<AY4;<x{4<$d^oU%P!OH2IfrRRFbK??lGo7Z_1RR
zb&<*2T4qYoC}wg_)|uL>-ej__s+(FVi<odnrK$PGASSqU!_-JYlL?p&nCh*qVy5f~
zGu4!FVJ1T)Q{}&v%)~NZQ-x)9X2L+V>6!(9<{72qCVytQ|GF%qO%^7vF;7NSnM{pc
zXa0A^+hlA+%skOfFc}^SWgh<>WHK;-WJcrOn)JPEWgZK>V$#*)$2=-3G3j{K$qa8$
zFlp_uVIH0;HEDdB!VELMZc@`!&J5WzWKvQ8nt6y5ZF2YFJ7!Rgt4UG$b7sKA5tID8
z1<V7eE|cuyNap@M0+Wmz2&NxbY9h_O!`xFhXu`jQXYQIlXTrRY$@DclVv-^nXZi$W
znIv${nck_|CUMXX=JwVhlj!6i=C(geCgG>|F+FSpOoC%6%q_>(n;bYM&vd&cYqBS-
zj_K0pVX`AAfVp|odlL`8VJ2g1rHRYVeN5W<PbN;=%9+%MyG`s|mY9@jbrWkR3#J1W
zX@VuYGVQ`no0#IaFiAN&CWhuVOq*T>6K&LbCQ;SZL`}PmN!Z?IqNsY3X~oVqk>9Y6
ziF;gQvU&}ZY4O*@cxic@iE(&mJUdHcn#I32o)|yFG`(kT{OwCN(|DrMc(DIA(+GRR
zxc|*{CNiSOxTl@XG$`;j?rh%0)cc}i+*Yf=)HSj)ZoXf{)IKCMuD@l&MC3XcS6wS)
zYJ4OZ-@CMysjeSqd|T?pR1K6dF5sjvH(mK)oR@Nmsq|ru@ugFFOhx^8;|tLe=7u0!
zV^LTnQz4gT%sF7il>c<W7~J`RDQ847PTCsJlnpaBK1Ew#$`k|`pCE-XSA82aj>J~O
zE7<$SVW?&J&+$&<AT2b!e9ysnpOPc|Yi`2WSJn|;beJ&qTrz>@&p8^qO)kQ-kKY*6
zhabQ*@>RwT?}Ol}?ca=TI;Y^t)WgP>Ez$6gUQ1)Mnr?X9z}Xm8hK9d~T{YG%2!X%d
z@-o)A%z?j7yBaG?GT~tdj<EtW4ITotjMtn!1Al%xWArCxEBr}C*JvS32L8BTY&5m6
z5bnR`Z8YXZhTo0(8x1?(h5KyFj0VVR@Y{2{jruHt;qIrdMqLJ%;5Vu%Mjfhk@asT1
zqgJ`+aA)B=qlTqs_{H=uqw0x5xPumER6ckTe$LZ1y3>P$pY<3T-F)^Eerj~w=vrMM
z+!CW;bfvT#Zm#)hbn&_!+@xS)B*|dHjeGNrc)U9J(e>j-aPlX(ZklCu?!*tcmN9B{
zCUh9C7H1m$xA!Sr_3?sHl*dK5((=905vn&_ksM=m$Z86{-?78UAC&^%(?4spTWt|8
zjh;60mJ5LI)ITuVvRDk4D7P3ne;<Nx1sfSTepm+=-D@)<y+pt_W$TUbjVf@#-oHke
zd-L%1BA$`)^(XMP-yuf&7th02cd(5R95kGJZNW$-p%TuXFE`q7j0j)ZR%f&}APc^f
ztBP9j`VME#+(-SQo52}d^H4K{9dLSfAL<7x1Wua?LXD^%f>S*RsLyLWU`ehw>fNk9
zESjrCz4_7)3%5t3UUaiyetrz<X^S4rU8+YtesBfm`0hj17OsO?#Wd7|jDs*!CKgr7
zz6wMBKT*Y}U&6rs8r1dh5%~PZ*Qgx7G5FjOGAeV+J2>glFe=rq0#4Naj1rigg%eI<
zP%H!%KK-H&bzbf%d<v6;N|@gPpM={`al?<{|30~(qPtOWEOi~~p9l|*$<#&#-_L`i
zXHTOJTx)=%b|O)Gr0sCz9Zl4Z^Ud(l4f{|YF@<n=#0bhIC>}oC(ui{M!oy)E-%xgr
zZ{QH<0Lt3pFnnlG2Zh!8{IB~MjWU(@fCKZ+p$z7-;eb^}D6OG>*#D3!O7*oIysu#g
zYGZ>w?1$_{$=xx4_W&iRRaZ8`y9Qq(m$<{Qud5Ss_H;4qb7KKHao8W;A^!*Y&37L5
ziu6GaGS0!C?UTrU%V~HU{vEPMcPG3xO$FJx?h5QapN@Ps*9E)zA3-(^&cQDAAhND=
z4ZPWC3|U$G7iO^YkYz<*VA}XK<gJSpu+z?;$Qw``>{!V|=AO`lDf%anSpoN8dng~7
z=3xVqzZ)Zkq&%49Gl68Ie!(_Xa!5dl1``dBA<r(wzy!7~^5j<mY&EHcJpMWzw)6`@
zM%43Q?4w0wNbxb)!u%aF;G#Wjo~nS{3rxZ2Wf<ubeGxW2?1|jA-wZZ>c@XL9dL1@$
zc!Z=86k+7`D5Sk^C~T;F7)g}74(p#SMq;O4!@6IoNYnmtSjSffY1ldqYt_3UweNj_
z5f-&bwd}{RM#g!hB1Z_T%Sw>)ajvjx>^O3D;0U~FAl-0z>nT{-i)T1ToQ4%^+6^c5
z_rn`4{0&Ft@4)M`NQQ$`6R^U%0K@)%U0D8fr(sWvExdL_V%S+qfo1)&4cjhZVVTx>
z!)ACryxRV<VSV%)Xr)MKSmnou{_3<F-gCx7zXg7Vw=Et)OMk5l3)CH<UnhJGbN^h2
z76zLPv%W4t^Lx%4rgc)G*{57X;loI1#&N)qeT@lC-31K+z7YCp9BY_(5`ZQ$N(|!z
zgP|WANro}*cxVh*Z+O&d6dIk!8ipdo(6?h*hJmY$ps$~I8Sedd4I1|IH}rX>1PyhR
z7;bwQ0S&r(8M<CAfj-qx3~Ag?&;T*c&^~qr`cU-Ckm$bw>PI~{#BG*^-er9^L}R`~
zeX4s5kt(&&TfU;9_OC>!M^@EP?Xwy5COOnl@o59}dSSJpe5o7s>cp7g>WnJr<(QGd
zatZ=^ak#)>?noHa{^^v#q*pfd{6Lz)sBIJUtmn7EkZuq3)c2mj2bmtI<wb=-&uA0$
z#8cLwvojlNYRxlfs|<x6yK)Sga}ZENW4%E=Tm?O%(+#SQxkGhzN(T3KHbS+I7=zpP
z7^wQ8)S$rN9Q4rM%^**<5vr{G2Z#9n6M8_tV377|BUJvt%0O7D3Ed}a8nCk!p|S@a
z1^_q(m6F>G5+fc%cPcXs;=Rv9CH7?oF}679RyD%lsCF|{?AT@yva$`jS=VL|@TDFq
zWFQRowi!S-9+w*U+>L^+yInNccA*fu_Vk&7Yr;$D>h`S$w4h-qw^QA~-sKyVv)j^u
zXx;~1=}j}hDL#NM2f7)UPJ>X^psRu5TMCpJE-}!q`2=13fiY0aI|-%7DH$ljb5PnZ
zhJpOiP$)I!k-=)ON03yGr@u^G2Z@E(^yf6`kVr%RABHm&5?pzx|LtQu#5bwZAAB4S
zaZA?d_ZNgf9MWa|9v&59)t}ezJT40{x7^cj+gS}kuL%0hq#y|NU)HbJnuN{|tLaz%
zj)qcV&ghp7yn~XLEc9<R*+NN7bNw3yNl@aZllr;bGAQB7M*Xa)H_#cgpZaM#hM`mC
zM*2eH7bu=_RiCZV3B`3p>7QS`1^ws$?<l^HgHDW$>YuE~Kr!)`^^fPZL&w)#(vN_G
zpeX6Ee#qeu&@p7Pe!x~w=;+;0{k;|iPy{Vq-)G|_bmWD)zQ-gQIvhBl@AAqM3jMLD
z?{q&13ON_3Z<ihf1uJjTw?6F!9n4eK$L_a)f~*hdn^NYWfXB1?hI)6P1H0epYyI5~
z?H^IpR~;CI_9Y1PH#SB=ejE4e%U$~b?aBR5e--Qm?I!l>Egj}TzAXa1S@$Q<PJe;k
zgxMstW1>&*n}QtV4aMnw{=O0N((>1P|9lnXSt8QwzBL4Gb5YWJDYy@9?d{il7X2Tz
z<@mf_leZz{zBWj&&Z-)6y`rjDsq6x|*r@B3PS!xqZ6SKaohXPA{73J4=|3CwudjMJ
zk}Ak4RaY<b#3)3y$kt2UsQ^)$qVxpTnvg>PM~|hV2HDL`>81Sq1ChmrdI_C95D8PP
z7gw4M*)%QbMN4);#Gnkl@R&u2@C(oj-oc0P7pn9Q;5R~61nNILauS4VSJd<V@eaa9
zVD+|km_Zh@7xgyZ4uQ<Cdg)R50?3T!t4EH!0hzwPu1D~=4Vfgk=vkOwgNzY)Jrj8r
zgsO<p)Bn03LhhQ-Lp;%i45l0PRPvug`qIyO8^B0N&)QpW?V&|T=aqu)3Oyduj@_jD
zOaBw3r4pt){hI=5-dn3X{tkjPd}npPR#ii4vv}Q47e7I&>6N<gPR>Irc0%1ZzP}*l
zzPq|F2;-1alA-QXr5BK*LBDR}cn-9o@vCl4TM)GVFjcqW=0-?i-KT$&wjxOW_AA|@
zP!c4!bCYg9qZE>zyR4gSpaZSB6sLP}IS!JcXX;9NYoJxb8+3UU)8Gp4xh|ZB0RIx+
z>Yh7+1Ao7@);;4z0GE?{b^o(42A53Qb))3hf{X2nx`&6}f(vn1bPqOUfb+Vib@ykx
zgR@O}y1NpF!I>xxU9Y|Wfz#@}x?6~o;Lo~my3Wc6z{zkoUCP)4aAMP>uI<y+;CS_j
zuGMu4ICdDTYkocy{H|Q5YZQ<OeyhHst7i{^BZr^rYN{uIUsarSm46-tztqX=Dzw{z
zLq~OW*A)H&2Q`v({y-(*r^gmL3kQ9`ff!SrDasJ|Q7>9&O!F|<-zKB;WvT~!e|lKw
zV}~914y~cndy@_JzDd=24Yh)Ap#Yuspn0%|cv7c@q7J_K+^f@|VFY$bc{&e&BEi?r
zT%G&R6~WG_Zk>`Fqu|SHF*=3kAAm1*?bW$@AQtS9<>_1|>x0i9Y|u&HR0+0)_vwhn
zHiOT!=X5wvYQfg_ARRCd4Ys7H>m;2`0iO^NI;VC&1)GK=bWY$`gO9W1bRrcnVB_{F
zozNj?uwgYuC$P=~tgpDM<CozK)<uFkJ7dkkTElBPp4(Qy>TYEnH<K3dA+Jq`_BRQv
zV!YO|?==P=ESTvK%N~LiC2cx5J{>F%tJXn>Re<+(7j%#`U9hYR(9uD}f~EZZI%+>3
zfOlQa=_o!M2TPWJ>d5D-fVay_byg>tfw!XTw3qkbz+y9m_MDXwc=OXE?MZogu<+7-
z?QaA9V8QNr?ZK*R;0<M_cE8jQ%x??P?m7A!yv7u0cWzDvuR6<Wx9K9l+}}^Nn`VSy
zPStzuy5}=sc05J9^126j#d<`$EJ+Mrn)s}JYxff{>o!LF25t<@JX)`vyH*CwFw4`<
z{Gb4)55Lq-EnfjIT;HxO5R8Cnp$KhOSUs3(WTkzc$^s>yFKC}tr-9<D?%Hu<UqMl@
zyLNQbIZ%j7(+<BZ5Ap}Cw1fXU5AyOgwGViF2f1OM+Ivv0AjkBDw)dh4WR2u#Z+-a`
zWERzEZ!VYt;V85=^_(&YSq*5D_vnJa)E8|64gsF8u-CR&BMYXS>D4yw`wX6=wrJ~@
z-UX9a%V;Cm(O}{ep0-Mm9(a})ti8du229uiYp>nl37%1(*ZTYUIe6+_xz=J86^zeo
z(3%$IfG5Lsw8q1Jf^n7&T3;P)z}VRetxqc9;E9?At-cXH7z44iy6W=4<DMZ}9ceef
zXf>f$>(R^Lv3^;tMmh*aUVo-lqu~!8jqcYfA2R|Y?5J9I8s3B9t46hMUSxuY+rDUB
zi$a27>6ThooNs}l2On!)M3{pi76n@3@pSOe+*>Vf;|zGPagP?1u^9{!qO_8uKrnDW
zMeDTlJutxZs#dJ#8_<7xk5=TrxbA=Crxn)l9o#1<)Cx-f2>SWEYVC_`0{5C*Y5CGG
zfxG9AXl+*y26r`&X}OJRgT86?TJ*XmaA(MXmP2YF=tK0<vN<ve?vPohW$Abr^m?tL
zWv1K(Zod|xh5TX-dd6+k(y0Q#Z7zSc)CG@04-F?Rr9-pemalDE>quIld)0L<83i2Z
z#%o6`e;|UcfzF7zG7RWKkVQ-~Rlv<_G!UcvzJrXOIK&XH0;CrkAU>=*0n*NCA$s2E
zgHFCdh|a=Vkcyr`v?Xo_Da+l6X73Kr;gu|+-iQv`7XXOLxqQ$rX*;6q=^{w>4MW_z
zLIX+WZHOB&r$C#PbBNr{xgfD81(Bsu4O*AHK%{<a0SU}VgrKGw#0Tz1utfJkD-s`Z
zKKKG?sk8}k*7gX9{W^p=DUSgy8e|dCeIG$gRxBd?HWM_DvqS`^=!0fnWW<4;g&^8Y
zh}dId1e(ea5#IA+(D;K1V(Zfh(5NaDvH3C$M5Rq3sL|&^WK27POfLrwJ?9Vvl|InG
z{1^f=^b^!yi$@q&`~r0c83=v$45;%c4}sV}0BUD@Aylw+pjP4*#QHx%5V2o^kbSuW
z)U-!y{=F&#Y9JIe7yl~+)#fRh)2=j7wfmvwxJE0eQo+(39&rXYrRQl5RNVoUPp#AJ
z<81_$_SS259S8sw?HV;ZaJk?{ZB@;dKV9JZr83Qi7r#J-{v6HfJQZ+VeXnMDtS%^j
z^^oSB%?MBqCTZSOTMMoY-=}$XXc&~;_Du6~c_p~Uildp%Oax_AFKCMQ62VpTlbT%g
zJ7DGgMNM$wB=EOEpqcb^HSp)gOU+Z6DZp?3A<YvJKY`^~x@M%qE?~(oN;6F1Ch*JY
zt7c%|PhipHj;3ER23Xk8q`C9#9$;?9Ow)5)95DN?SJO=g0%jh+)uerA0n@ikH0`U;
z0#j-AnnYeO@H44E6X)*;OdjsnL|e!K6FUxR8vbeqemD>{wV%ZU<HkER)v~mJF~xdK
z#fTDMbTL6w-rg4YHUwy{mcIjxyy(?fdaDb3txnRIEl2={3yy0{#6JhVq?TxWb5jC_
zQXDk~)!l%>C{2y`L(#zJ{dA4)dmP}C`vZ-az(rudHc{i5PX_SONT|_d$OS%Zn$W17
zhymWOT+w(?w*`1Nk*QHCPzCxveAX!Te+l$<Bxqd6qyTU0f;6%hQ9w^gszydjCD5It
zrXfwI0dGW~HTa<qfv%Ll8cZS@cpZCGBV`o}comA$IP;<p=-gwb@n5zf@N!F{M$|Ds
z-~~lr<A?(YbXacGI3%A3v?I4^?C&lEo~w0h?8+|(+T`zQc*Pb2PnUZ%w$LvCtv@|A
zoE1+1EyIc$l=pPt$vXoL+oIJ#^UGunt5X#~(-Vw_xoaTsxW-t+NM#XdEIX#5JHP@O
zZm!nQD3Jpm<qT^mpFIoIUqomqZ21h-2{Sa-Xi$J!W|;c#K{im6oT5H|w-u<4A65UE
z^b2@+JWu`mHbbB){D%4$ggsDsXi@#c7dPO6f0p{&GFPBtH%I-|IWkc0-K_rHQxCZB
zu|xd{VivgPYNlTQr2#0Td#hKKr2wUr$Ljaa5rMm8SpD|4x4<3Z1@!{N382JkT0M8@
zH*g!9qn=fo1l%&uR8LEq0E$gNsS7=J14YKC)Y%$$fSaiO>gPW%0fmNq^|N;<K!L#q
z^^<3#fg5_g>c`zL0M~VA)gx5z0QtIs>cJmtfor<z>IaJJfUCMX>U&O=0eQO7>N_@P
z0l9ig>K;lbfgHU*>YLxW0NDl<b!x#{;ELfBb#iPCa2b`OPH;L5Trz&5ZlNFpWT7eQ
z#&1%AO!GhL`gxi_22M#GaZChU#7C>EkbeQ`HahAXWcC3U>@?J6JBooc#~`)8nNvV2
zeO7HT%mR?Q_Nh(d_W_b^8`Z{^5&-cIq1x~h5g^(Vpf(`M0E7q5sP!F40|dcCYF%gu
z;743hYo7`Scrp2EEwyxjdumawfxRB!oV%n}y|WEqv-oP|ddUDw)TUN4VgfKT{L~7|
z9szJ3QSEAy7XTF<P`m8j34r%rsimv913>LXHPQPr;CxGw8mB-RNO`qh4LlJ7oO}OJ
zEs1gyNdEdj?Ud{wkTktoE#~DWAo0&-wWC=!K%xSu78>dSoYkmQ3$)w?Bp6ZD_AdAW
zXYd=;d>UPW(^Rb5Ha-?O<&ml8x@RpA@3&ixX7C0$c{otb?pp>B7gwQXea{>C5A;{V
zCjJ6qrQT|$Zdt&IJc*j2G7g9-MXG7_mIKEh{Z&)FMgXEaEz~w1%LAf5U00JMtp$!v
zMX9d*4FrzKfU3V*i-AbBuc|YWap0(Fmg*0G6cAyTr8;8l350umQ~fj^2^<N4Ro_)4
z0f%E^RNtI~fH3f;>WeKYK<Guh>eEdzKuEEyYGdCnAh_O4wdNWYIP^MGwIcEtaByUw
z>Rp>^An5mD)tkRh06{8^s@I<A0)b|cs#k>7K!8(->czcYz=2&iRV4=9fPW-al{?}K
z><0`~p}S4MzD#e`<TDt+?{0_cX$A!BZOu}RUH2N;Gf=J?`AQSmy{NAmmgNoX-t<N_
zC^!+=h3Qk>hq(gyy5LlIPTdD~26U);KCB0PPSvTp0d>F*$+9Zl;~wCBi>2zIavAVy
zIiyPLO8~Zi=BVPXdIFxmS5(nQ)c{YeCRHTiC9uu5M^$_AJm9gDtg6<42DU~It17Y^
zfi1j2Rrwu0fcs4=)zzBafZLN+m8Fl~fa}m5mDwA0fa~fnDihI2zy%qh^3C=Pu$fL#
z`MmrDa1QcUdEX=tFp{6Cbn|EcJ)5QSa%Ut!tCOfa)8Ye8A4XLk4_pJNf2At51tkF0
zkfrh<y5xThU3oNBUl@Jwd4u=xJVYdklqM=u8OjtQiZm$|DGkJ%r#qbUl$0qcQlUv{
zP)SLngc6Y{<tIa?P^L1^KYx7dTW76%*Shzf`>k{DK6`&#W^GrZl4*8RW_56{%Dssg
zndK>Km0S72vUPWktE8N@m#zKuOXZR$LuT>kiOPA6VwnZASS7LnlbM^WRymbsC^Osf
zO9emvL1rrHQW3B5k(s1gt8hkIWV2poDnYq^veg~MDu+*1%T_B<R1R#mk*zX`Q}I!`
zA~W87RAt-u9+?q-PQ^XdT(<HyMaB6LPqyOoCl$NpcVx@|)u~wam&=yVvr;jA-XmLP
z->G7R5oAk`wW%07(q)G6t5o#pG})3@pH$|3nUF1ReXKI)Vw-HSVw(zcPrl5+;;4%J
z!bI63KPwgDuLCmu$UUryj0G~iXP;O@oNC#^rf^o@T1>W(5y$GBnlIBe?_#y&XUP`$
zpJ&ydv61P-oMwIVcq^O#vV>KkW-8PEwU1R?n<~>*ThA&;nUT%23ue6y*eTOG(Z$MH
zdP}Bx^%*O(r(HI;_zUa)QyrPcs0AxcyjiBPq??txK18Oz<1Z_T6d{`vzL9mlC{d>N
zteq7VeO0E~_LUXxl^|19S7iZ>(=rvORF?Qhu#6=Xv$)qc$&}Ntvw{!LlQI9B%L-i9
zEMqe2SqFNr$&_sRSw2s<$rMAkvAji-GKHHYmWRz%8KZ{4av`pkG2}g1b{}5L=+>Pq
ztH|{-`Or$1*_LNAS{j{YtfnWU)}CV-em^CnDh06gt~SUh4yRe#env8~XoRJ1z?I28
ze9mHaK9rGK3t93RO)}EFg)9<>CL?;5C{LOj$OsVy%0px8;LJOQa^G7AI6Zt#xl85<
zr;Sf4w>nwEslaUI2Ko{>dCgq;TbVqZs3j{`#5KbS6+PvW?N8viTeNbarVx&ua#ns@
zZvsbiw<zaaYl9=BY06ImV&I6WtMUWG6>vDjMmg<w9vr%dE2lnkhlA}*<s{A*IJmG|
zIo{kE4(!uXjv9Ri|6RVQ9R5ZN{{6O382|zNt0qvEI26Ht&mYP>sxs`0jZ+RT-U53|
zFDM5_pM<@PHf6u9k71ANDdjz?m9YB^SJ}JfH~drdNZBK44E~{6D!c5Rfxlf;mF*Wy
zz^(`@Wvk|1*jbdRY?f9FJLUPx#z$Vj4%Z0frOVI3Uy+^4dOiDKdufugcBUR|XC^AE
zbL(N7XN$73c`R(bfGNw5TELcXfy$&;HLyi1l{tw8!RCDi%wgLR`1ATGv!8^(rgm*+
zSK$zBS{BW0jR=H|A@0lu*DtW)=^o~H#g(vrG>2L7B@EVYILIuC`vQNQ+RH5TR)KXT
zx0t!=o8fHLFmt}6@W0&)m`^UJ!P;wH%m;f5;P+qE%-cG(@VoIXW@=MA{3d+QOuEqp
zYu*_%;{#e@4XukAy|@N`^&DV^cjUtAE1Q|%UMj3={l}C9@nMxw2a{*y04v4InZbQD
zSdssR8JJlBE0j{0eq0eO-(AYwW2Ohcq`5M^hw@=rzdF++XD=+XS;ce_|AD1vl9={Z
zT==<WE7NMCAAZ)~!8Cgt2unimF^%ymSp3$Vxzx@A7Avf0>J!hyPd+G9JHHJU-DNP<
zPZ`6H!yQazr%?FOS(Qnrro#^jQA|?NcUai&tu%RN8Wx%#R~mMk4-3M}mHHJ-VE(r-
zrLIytm~VJWsWoOJd@ug0)Ud@4=9Tc2zAKx-y!n1g6&1ShT}ZN0$$1jYeQ&5#=v5DM
z)n=4(RUg8)M+}v6s)g{)s}!Xt7uUi!On;>Z+xy__gM6ji>et|_=QT>H-<;tqg>a>$
z#CG`7@1#=vE(E^Fu272Bq{9~q!Ajw^=U|TiP9<<z5kAj}Rg(CG!RJhMC7xC<%s%v6
zDY(uXK6}Gd3cT_dK2wt^`R$d1PlFtk_GoW~Sp{B7-aq1DmiA*MkE><y3Ex-A#g_mx
z%XTT*&tCyEm)uaYs^0=1LrW#I<fHIW-9jZ}Uj#lf+o7~{emHy>`=63teFV(tdZ478
zEQ1*vOO@1pdGNt?YbE9R`{4bFF(vtWTX=srRf&|W3GY4gSDf7Y8{Sh<P#o5N2JeQ*
zDfayk!t~Fsid|P%!Stm~imiK^;hod@iVgFk;O({{#cy>+@V28+vEp(OOuOl%SmNUY
z(})3zg_^DKmS2V9+uFnMW?qzH&ZVF5=E4NUC%d-68?Z<5fyP^Sz4@YI+P8)9y2Dw;
z)C2@xyH%!`w7nc&qxdPt&zT2PkJu|lRqux>#T>=(_$x4FMV}(@Du>CjZxki033&DI
zcSUZ+LU?tDy<+gW4e-i~amBzb-tdYJQPEGyA6}NtBC(}MVN&~qqIXmvOmgd0^l;k;
zFJ-P)bfJ5|OX_)wcAv~)B63a9DncD5G?yxxIrYMXO`8;r$$9YNV>Ly?g0t|V#!5xK
zFn4$XyP&9TPlNI8Zi;heUcq>et%}UtKzKg;rlLH?fae!%R3ura!?*}@g^BU?@LWG%
zVd%wYcy13#p-;38#uhXwbeUJdSYw7l%b**KNjjxapY<BX$hj+g;~2o`kN|~>RS_`i
zzhZ^ro)#G8geeqcn8U~?P+=C!f{{8^3OP%Q;Mqv7LS_dAo*D61xPRLko;j4NkQNXG
zBdV4wr0QLO5q1=XOHJAE^dn=1^C{)<^!z&tQG1(VcvP@LxK<B5H6EsbfBy$h9cxz*
zC-lRU|0OAKy??=zu9p>pRcc_^%Pxh(<+(6yd4$4&m}^jWm9OBlSqf!}nF`*s&kf>M
z3hqT(5cI1lIG<{Q;GngFokI%5zdlj0BJ6;;i%`Kdmjba@XBCW)#}G5>Rxq^O2GJYI
z3JZsOA*!CNFz?w(h@AbcFo&xGrPC1#%vDKH%Ht`}dbFUV^PvLqems=yw_r>hrNG&;
zWehFmK(U)CqqpTd6y@DzbY8cBqP4+{mVGf$_y}jz&ufCh#Z8Qw+GS9X63Zx0H~|If
z(Tw74_aQ&#KSqIaGvreRj5lQ}kOvMho<~|i?r0Jt)5RBZxw?$|WHIFY8D`vi9}78w
z^B5_33S|F`Wn8kp4cU7=8F8cOF!Y;0BQpCY4E1`?IK{mLL&`!K_^NOi;u_2lb)SGI
zKD=OX?rnu99K0Dpfy-g=I~&Gf{b?9%!)NSoDuqEW#~HhmFT$X;<&14UJK*u`0fxH<
z3m!KMWH?oQfXAL1GHlQB;4zc63`=)yc=Smk!&Lq)Ji5k_vGT)ic;tyKV~MN>9$6E~
zShxX&fmsF&tqC#=G*x7%<wU^4&m0*_d^vd7yqG~-ErEw}QW%8pPI$;Nk3N2H8w_}3
zLLWSw4Ffg|(0ldO;K6(ny`%9sJm};{Z@%&x`WGwGf9#?{e-C+jjoN1DSGkS;rTi@P
z+wq6~DJmZxsH>vqy9~htesua9vL4*u9!t;8+XVLq9i%@-kHLL^PtotKI|cWNhUhm3
zlc4W(Ha$5r9r}hB(i4L-p|6r2J#Oh!xcA~0`q{QjxOe_1`pN6*aL;X3I_7&B?lHPg
z7ipe?KF{On?61e6k8KhCc$_QTUF=Rj<h}^*_SU8Er;W}^73}G|3O>SJN3!T%;2hlf
zk4xWdy$$ZfAbsPAGTbTOK;Mw{5$?EnmcA}T40kL%MK@V)0Jmq9(O0yW!0ncY>5Fd!
zLGO?5blrVa=<O||YiTCKZOv4=>erQUTgZQO#dFW0*W?79y4ebPMFr6b)K}1J-U|7#
zd{gLo&r*H>ONXB866Jd=HQ?4y_VT|50o=OVM*ipH7PzG|T)r;I4sMa?$bVgO8E#>a
z<;$A8p~qEA`Jxmn=&|yx{QKQu&^<R!{<Yc%=<b;%|E!z@H@7a5e>D4EZWgr2-*q|x
zH_P|S-y~dtZpj|<S6>%Ew^d{E3Bq>hS}-7g&O{En?p`l{rbioY>aLLwyK4+L$zIE&
z0XA@x#$S2if{oB6Lm(gep9^$x*d%}Kq7!tkJuV-xbpvz``60iLVFH~gSLJtpSO}ex
z@5y^Y26Qr`%DY+h!i}G^<Q<2~;KqQ5^6O{k&v9Z{er*s69WTbpuUX;_9gPI?%bVvy
zhmQ~B4X!po2fx+w3wEYJ`*AsWO%)$#e{r$AN+}E48z;&uoX&@K#XIFG_94*j&|%v2
zqz1H|$)}Aze+g}`hSL6Vc0t><$7$Uw`r(G^r?mE8;cx@noz`??4&0z*M*DAXDqMg6
zIIUX40IqlGqm@?NhBoa5w2x7G(B@=2Ezc<l+UW11y&@<;>-TeMPhW|lwcirjLw+-~
znmI*FU*!a?uC1Y6@45}GY>jBM{U@PilZbY4|4wKLS+rQqbZEJ7lonAn2-oGWqRC=x
z;JScp8sY-sI?7p^fS3!{rf1MXUXQ`GZo0IiLStyr{gZZZ^#N#cu8+3&cQmvx-9p=u
z_6(YTo1kso{~el3M`^B_!_ZvUk>*gX0?i5<Xf`p1vtry2Gz*t?&`fEHwwmY!O`o2m
zEqlEMn)>+A774aNlNpSrvuZZq?xSgRZGk54PiU-LPH@dYK8>+&EnIU|k4B!m1g>!?
zr%qL};OgIH)RD+xxcY)7_3y^-aJBVQ>hI}ia8+9hwe3X=ToqG8ZR8$=tJdzL)~+;x
z#?7YG%Jyk!9JQPJ`PxTlZ2p=0!6y<L{fwo)Q*(tzQP-(2$|%riErFVK`VCy!@|c=o
z7YbL#KBV3rUjSEHjZ?2ZEru&P5~-I@u;Ge}kb1#T4X&_%MUDQM1()|ZP)}cRhs#s6
zW{av7F5hfRl`0A0vax4WUJ)5CyDO%ifal<{T~X8{RvK^_wVUcUkOY@LPp0m9I2SGr
zyh`037!Q|fbWyh~q(j4^(^QxLP-rOTQtjjaK*MDZsn+hh;F2E}voJ$0ToS{i8o$$r
zOKdHuOT}Su@!t%p{+dR(IE_Qq{$l|b?>a?QPm6+!868yRef7{F_cE0}cNsL`UZ#>N
zxX@rpCuQ>N3%KaVY09v}I9wFRqx4O#gNvLVQ@XObP=CUT(i(CP>OYx7X)tVn`bTUi
z-<lPnzRpuh#g%n%R{ugN@%D#$QRgUyil?ET!vN*&hjh4b{0=1t{{R<erBj})ZGsDr
zk5caU55t9vE>Y6%)1hwtX-aB<7Sv5Bpd`&-0(G};rJS!>1$F7mDN(Uza6!R#O1O&!
zT!58P0KptCSeHN%zg!J<1|Cqj+@(<Gu?i)4#eAr9`~&51n-bJn@`-XFc>>OFok#K6
z@e9ts_L}0&EQ9lXA5h$jp1}E9zbVcz9%_FVQS2;3p?1P{ise67sO=3XrVkcEZIy9~
zQNSRaS5ZJQoL>m%o%=yqSQ8KDZFQi`i}i)`n4^?AE{mYnmnn+UOb66D=SiWxxC^zm
z4p4}k!%&OWMxI!{5NcK}CJ(mMLd^@$$h}viq2`Wwa_9C9P;>4(a*JX&oLgs2{_)`w
zoSQ-=*Wh+=uHQm(xkWpiyXXx0Q{Ne=(P2l<ziS9J9ypWV_!UBp&}8y+t$k3#%#QrH
zauBMInUe2Co`LGQ0`e_KEvSBqN=}|ghw84s$cfKPpgK#P92fi=&iQtM9J$yI&Ph2y
zKG{$J=Nv-FSfV4Gv!b0W+VUQ%4WyDeG;65#I-Pv{-BYM`a+-WdycDXrr;+!sz5><M
zFOzq5F`#N=1KI0_2&&!<C2#g=hN@gIvXiPSRJ92sZzy>LRcS=>x|1xZQdvPZv1UV+
z<R0>hfikFa)Q7xymNKtmHixWx2tpNtE?H}S4P=#y$*MI=A?va(SusWeS%Dg4s#6hU
znfl7jOshf`;ji4-^Sw~{%U8L9keg6Bg(lat<QG&9IwSY1X(?2;@{#*_=?GM&i{<LJ
zra@-yFS)O@Cdj;dORg+$E@X-y%N2<|Ak&p0_kJ~mOs!{fuR61!((i|I&#wQ3O0S3H
z9{DIirI;wWyDDp;(gBX#jbcBjwC1+lRarPxA}^Cmu)GHqzfH)+{w;xu_vg!<x%V3?
zV$pJ82We2z%Uuqgrw<hu?~xN!SwV%d9J$a)FR1V(K<=2sVW@CxpWMN5F;ozz%lT%V
zfeKsf<aQoUgbD_Ra-RA(A!B^MoNHYMWK^`uImSPOjPw_B>)l>M2L3~CE$JO(?A#)^
z`qg{LFjkgZ&YjIvT{(m0?;yPqm(yu^4e2>6<>p?=hV-~)aw^*%LHaR)oB|^a(j8fH
z<owH!K7WifEsciqBPOI#6Aa2%z9Rko9Sr3&;z)mP`at=J=cM*M8=-u_a#EA3F_hoX
zL#i#&fb!Y|Qk85H(nkDArIyW*_Em-S;co$?Jz<gF-AjYC*!`rJ{-+=<XoB=q%OBEQ
zJ4hLo>mhBaKIzWcxsXQ9AYHfXht&3P(&f=2NG;4DUC2y^)U-vUn4@e+J=sZ$Sm+3;
z0aGMcs|KkX{YcVtEs(lcjl_4!gjDJr(uo-qQaTQij^wyNN->$_AIgH1`~OILmwbnm
zm{p|hjj50l`kJ&Q@gSsZOC)XDvIJ7h^GFVqPDs(RBw4?`3&~RilDXgrBsb3`tuk5+
z$saJ%(zX^zzHdU(Pfmg4bLOP^+jl`S{|re(Q5ll=EF&q;en*k*=8@<K3du`+NOGoY
zAX%}4IQhE`$_;!V4&S^4<?8+t`}b^ua{0l;-zp<e?!E=FwfGK{i{DCYkZp%@(j4M<
zO9GS&2q9MVKY()Xd}7Jn9Z=4^m{@pV8p`ROAm+}UJ)Z7I%qjPPq=6g6C#MG>snLY^
zV8bOyDpn<?4O>IfGdp7H!v;vYmP<@J3?L~gk{GYE5Ryc9h*4kPLDC@>F+6%dBzYDS
zf#W13t*;`ACoV(Mie*IZQ*%htEGGsZuYe?KAu&+@I3y0q6A#qML1ODwqR;tcNUXw$
z-mYel`2G>mgHQsAPmGDqFZ>|!`V`SFbQluPYZI*uBOy^1K{Rbz0Et{jqEX@#NDSCQ
zG~D6{iQChOdXySSboM09o5d}N>s*L)__OCNk0ml!hC`yxA|kDA4kWVViNvcnAyLkn
zFyXx#5{BOrh8S-l;dd;dH{TT!8XprnB{h&xy@1fN#t#yT>IpwO|3Jc<E<(+90VHHO
z5z2SXKtg&yp;-A0B&7T%<QJ(x!bMZU8~idPM3xYqTj)W8><Qs<&s|6mcM$H~UIhv4
zV8SimY)Ck2OGuex4GDe+35lQIL&EN_gt(K=kl=NZ5NY)p65P@VC;xdu!bTDSyZ03m
z);}hQ{Cyx{Z3cm(Sq}+oMhM3%X0L1IdBUNHR!A_E6875$LW2HN!mi;iNLXM+@Ol&k
z3G-Nl&4+s-LBpKjq{D^;)q8{uU;jaZaxh_CG#?Taae|5C5G2r>2rDK;kU)ziEY2E*
z1WF7+_qY@i<bDve^d=yIBqpfNuJZ(906{Ts8WISp1nMR*n+?It%<yca&juaLOwR{1
zlg(geVkejxL&405H<%f$2Q&ZF!Au_k%>20uW;!~-Olv!sX}Snz>IT5fH!_&1_y}e`
zTY{MnzF_9v8Zh%B2h2R_1vB@*ftg#OVCL#eFmvG<n2GWSGhw-4Mp6o9*im36a1zYy
z(*ZNv`oPR49++8w7tEN%fEhyrFrys=W|R+s8964H9zF)9y98jmehrxZat%!9<$~#~
zSTLQY45kwt!1U?GU|RSROb1Sb>77Gh+Bq3an-79%gW0j#3ouPG08{;TV5*S`ras4j
zsTXg+)a?{76~78h;ao6vJP=InQ~*=<{$Oh5Q7|=kA($eb1(Sc$z+_D*n9ThHChuy2
z$+!_PDTx4+{zYKY^(B~GvlmQiJ_Zvr&%ng5<6xq+0!(Cef{COjU;<wOCIWVXiA|<p
zVr3qfU`>PZ!5%PP8w<u?H-Yig7BDVL0OJAUVBA?5j2nIf<Mb_H?6(k%ef9)n4}O5L
z=(%7lm<+}?-vndJ|AI04KQP*P3yc;~!02r)FdEhXM*Y0O=z0klo#zEchU>scwHg?C
zGz~@~uYi%m9bm++9gJvS1j9pvV7P(;hVOj>!zZo5u<rpdY;F#Qm0p9P_5m>TwjK;6
z2*FTr9vE_b1BT`u1B3lVVDRHNFqoVO2D$QJ&}BIo)SdzZ{b69BFb51IrGkNA3ou}d
zg8@}B_}9J&{L2C0-`QyJZ?7BpxAG<UJM|y<`{e=nd(8;^4fO|qZJoeh<`2-{s1N!d
zYJq+vAN0G;(&ID@L0@|t=zHn~`d}#N^Vk6TwBCW<_I}X&q#E>MM?mkU4A84~1N1a*
z0zG%HgC6dE&|`B5^iaw{_m^(aed#6W_FD(KmmUFs`Zs|;Id$L<&;fs(Rlpy`=iqm>
zBKUoI4*0#l6#O=@09{?4pzG0m(8awBx-5!7=lC7anQH+$Wg^hI@fhf&DS?h+f6x(i
z1ax>T03FP5@T)u({E9mYetEWnUn(rnUePmaDS?3Yt*=2lGXu1hd4RU4>!8gw4YbjG
zKx^SU&?@^5S~pw+EfZRxCC3r8@N_|oaRzAa`VE@X{sYYiB%oRAGx%9u27boKz)$CP
z&@?jvnqK6CCXN+oS{48rn>T>Qq+-zMNd=A60nqR^9yIV;K*O?DP~VgQ>MxFgdN(ET
zW4aprc<Ks%9N~Z;+HRok%U4hrrVQ%LCc%Flm%)FRJHdaOJ3;MK5~zJN4r=|Fpq5ny
zzQ1<?-#H=RyPh-nR#6VVK|1(mJP2wU;y_JQ1E{gA2VXm)!PkpD;H&)%sP4@N)mJS*
zwTmyP8ZZG>sjonl>j0=6Yyg$l#Gumk1E?6t2NfwCP~lt&%KKVCc~TlEx1S5XblHF}
z=T*U%bxEMCsRERpehJEqwu92@YoJt;3`%v~z~{ny;PbJU;4@PSO0s%D$u1Ts9&ZQ5
zsX?IF{wDa;76m><7=Ta9LP62zAW(Ed6BIFp;N#=d;G?HA_|X3Xe2Du2KCFHW3M<S(
zVQ3I2WO{>wjBZe{*#hKutpWL`8$rH-HF*Et4ZPpa0D0pG$V*HGc_tk2u51{*JGK(M
zBhLZ3sTm-5-7t7t)eqhVCxf??aq#AvJb1JA6L?)=30@!F3tkh9!K+JI;FWPFc=@3m
zy!1T+Ui`}hFU~vwFBa?qIZvN~oK5-Qd4mi*=llcDsdGT~<qnW-6a=2--2l(LBf!&N
zy5On!7<kGE09nb(Aj>EiJjs=UCtEE+X48F;8TuJKo=F9d&n*Iv7wiU)9@>IO*5ARy
zl7-;mZf%g!{t;yG7J&@H8t@?cFL<DJ5Zu3g3fy0_3*3A21KiuB0`69gg1h_TKzhf2
zAf59S+?jyj&Z!1)N2wd!PRszeb#*{mx-Cdsr3!96zXWcrF9SCVv%$^H9^gjhC2(U`
zJh<Lq3$7nb2G=?sfNQ})Aho{%qzVWiW%MgZL482-OdLoK6N6-m3b-1v7hI+90#~BQ
z;ELiwa5;txE;CI*QtWMz#QX#<#ioEu%tatEW-mxobOZ^J4IqKO3|x#@3@(zZ!G$mr
z5I^Gx;!!d<KPm?2`N<%zp9|uG#=yCbHQ?MqZ4g`k9K`M-ftZRJ5aad;L>DT9==BRh
zRCX(fGTsFu?_eNu!FF&qp&p!7QU_;F5kSOvGME*#gVVpdz-iyhAiQ!Mgu5t#Q?Dz*
zsnssvWLgL~sp$;DqRN46h5=-pVF24M0=TmkfKRhwl>qPuqX5@Y1XxTJK&M>+8o~ic
z<7R+(d;`+AYCyV@2qago1BrY;5DWhSQQI9L+QtCFcX~j$q7w*`{DFWR1^DbEfcIk%
z@LWs)H%lLI=NAA@ggRjV)dK82UqEP~IS4iK03nHU!HMbf;6z|92>x;v1Y0ZzK`B8X
zh`bLR4<dkLmD|CwwR^zP6jgAPgn%PQ5<p<7KL}ji2o5JGf<vR-;E*o{0^a3;0R3m+
zVE7*3-|+<a&#q;D4|u>&u?ZYFF#+~}DF*vjxq^M?q`<e&7x-@J2YVk`fW1m9!JeQR
z;8S7@e3n{*-QmMvSL-3L%kCuDnX(=182bix>|}uLPx`=irPILs=ohf9;1k%kfCs$9
z<-oJ50eG%V0b5Tq!Iq}gV9Po(@Q6DL+&lAtyWL%|ImrRI^~C@;=Sbk1vJPw-NCKN&
z?*W%<!N7U&CvbM70;kjluyNop*ywT%I9`nc4t-03gM$dzCy0Pu=Tcy26$NaguY(PZ
zfndX`MzCH+12&Z{z(zj=SaTl$tNg3LO4S-z`p1HGndiaU85gkD;~}uP`Vp9S#R2oR
z3c&2tI$&C<0Zeu70Fz_0UEQ;PfHgz_R=a-#t1dMF<Ca8VY(xY`q6J`O-XE}%5d>Cv
zCxhk5I9S%M3YHn|21^B7f#I7`U`XBumTcY+7RS#A2DMSZV8H{h=nxL{?-PMu-&&w&
zwg4;?KL@&R2|$-H2^MU;2XxNJgZZB|!F;7UpzXN@%!}s%t*>rCOT7wc?otGEFO33?
z+617X*#^{iw}ClHi9qf9I8d9b3{-b~11cA{0#=m-uvpuHvPTPGM(F{iPbxr({1hnK
z(|`h|1Q;(00e#R2&{w$t`QvJUmUbRc8}k5F^9G=7GX>-*F_0@f0Z3EofMgy5h$kd~
zaN8W8sZYaa)C%xvw*-7jrioAHc;FK~ruc;ZXMB9OIzASof{(t>#Ycv9@R8+4`0&0y
zeCT`tK3I4b9~kk&2bOi=|9lPbzp*U5|J@_JuYVfv)0@G2w`JiyC+FhbPmS<DEyMU9
zRW|<H{wm(Zmf)S&<nfL&SNzw6HU4X96W+el9B(_h9&dd-jJMSL<1O+y-fZT9|2$BJ
zH$~3ijoGbu!%qp`z{tbv&0gX^_8-FQBJ%M6GQZ%p|Hb09Bm(|@xdHyoYYeZE%x<e(
ze~DKY-NLJS?eMBOv3RA`Y>Q<-Tf98{7XIb_3%slx;H3kjc&Vm7{@Hp4FF6o{7l)PM
zpKiayi#{F1KmN|aKPu+pAB;tK;no(sfIW@ppD)ATXL;axRRDkYF93h1GK%M}vBlqd
zTH<d)+VIygcKE9YTk)60Ed0f<F#Ltw9Xw|tia%dZ#<P9a<Ie=k@TYMf@vIDW{7I1p
zp4nWCKb|zkA8R<_k5((;4_zbhjDt_{2grH+{zX0fUPb_Zw{RDp{$moqGvJNiVeG?i
z>uKU?Ys2wd9%=Z^06u<0Jc3`3U4dV_rHZHK+{aTs58}y9{rJ^^RQxJ+8ox4+g<oFz
z6;HBt#V>hr@WcQ&Jc0iWzj#^=zi^3!&l;%U=W~YfxS|RC-1jUzwnH0_8MeS<C?q^u
zO@>G5J;5VaUBu6>Uy7e`3&kUL9l=i@Qo+O7C-74!il01VgNI#sgv(N^aCq-74xX*X
z@!aD$_Gu@MRu1CGkBzvr%^8<;kKy8>1Gs2Pgo`NlxKQyeE>Qc8^XHY|JUw5WYj_>!
z7$xFt)Ae}hx=VP-`dj!32Y)=+xe^a@`-dOj@)19_%^g3w;}m{mcL*N1mw_MNw;Mln
zU^gD%&%h5J48i>aPT_us-0=g4itzo12Jn4{DskUK{`lU2G<?s&B;3c}7T<l~625ES
zO?>Cx1Ne^JU-0ca`f%@U@9}M0opG<tIPU3k1mEgN!nbVLihEdY#of&a_-5lnxZ6@G
z?y7H(Z_<8^yUgjpos~Y|PSl;a<8%`4FdU8B_nP8%?a{bx{Uv-uwKu-LxB$0#*M?hX
z=ipWkY;eo#e0*KPethlOaohsmgqw3W;bw=&aZ{iDxQV*}Ut_xgU%lofzG~4g+*ths
zZbaLOuNb|8FYk)Om({JqmzKoihObibCHME?i!Ybq250*5MWPS5exN(9xBWD}(1C;N
zu2#ku=p4Xx82-5Shz35d6~(p66L8Jfe)!xw4Y)?U60VN+;&YCK;c8yRxT^JgTxD@E
z&SHMTnIqqErJt8^#bQNV;fV>(xXi%mFaei8Qi;>H<l$6vf1INI3?~y`;iL{OPAsj*
z2~WnbnZzP&8rg(R9YC;2M}KT$$rv`yaKuJ?Y_XB@UTipPD>iiTAT}smiVf_#j{RF#
zg8kJ>$NI+2vEDin*7NE()_sMA{gE8Se(&aDU29iio$9IBuYo+Qz48Lq_IMuF8odo`
zIkp~acB;dE>Mz3@r&nMN|NX@3vz@UYaR;!vpyk+qPIs|d-CFG1*ek52dMoxdBN3|(
zkHf0=+hCOzSFj4^1MJJM5UlKND^{AIfPD`7g_SsPv0}|9SW)jS>|>z|_Th30Rv2;z
zE112H{JG^=-k(0~-MjZ#?geM;Z6Jodu{?skR+PhDHg3aSWO`#cVKnTy_X#Z9ARK!-
z<cVc{D8rs4OktUao3O{`eC!eVHI`AGjXk*OkKJeIVfQvvVs{l2usd}M*zI&vERD~^
zZrLScHx=u#>$T<BwKP7K8u}SavHFH3Q{u5J6-4avl|@)mzzBB92*(nJbFho=ZebVB
z*kkdY@z{CIMC{y8cPuvj85R>#jz!OQnvI;)!OrG;VrR~nV-X%@*lD%7*s0n%*vaHV
zEX;oiCR=QUfi4n;XP_7sdKW`YA~5NY7ADErhlwTIF_G02CYbcW_-~J5JbW3(-H?K@
zrwg&r+!QQic6?&}5iDqOH+KBhBz8=)4LiDaFBUj77dxC4jvWfUg9WUVVE&ymnBVPn
z*a3e7Z2$ax%(qqz+j~I++v8D+`N*4NyYjuTov1Fh!~8nt-CK=qOMiuV`FUfWnyJ{9
ziWJP_%ofbu_6g=T{0Vb?cplqyNC|V9XM;Ia=wKVepJ0wwqnLf)U(7Bo6|>zvg>6t`
zVm5izm^I%Gvohpk>*~C)wb4H@3)@AQ*<Ve}^yWLvWcxg94aE>!mED0E2kya)G$6L(
zqYt)R(1tBrtdALfRl}BqJ;xTWQNk8AX<+)%RhXWYJ*L}n5L<9@Ev93ai)nX{V)K&P
zF|Cc^*xbHaOyf!ertXx0sr3^v)hoJ~ien$9+{43|iT5!j+Y6XN=PHa5hhy}05TpGx
z$EXo07{&MnCRY=Vkx&Xo)VD-uKIx*<CtjdaYGiccg&aEW`wSf;YM~>y*Pz3jCeXod
z2|94@9{SHD8tt#qNBcxUXs^~0wEMLN`o~v{c1^{govAy}jtv!Pd*c+^hBu<E3%F?W
z+ZX6h-z>CoVn5n&ITx*8TY=WqB%=TEm}o7_3jOv_6RmN*k5;$$qE)hXv{EMyEq~F2
ze(|10OMBm=pU<vEOBVT~pWd!Vi*}ZwANpBn;aLh=p!W!U|B8<0ZPP?^yXw$c1}FMP
zQ-r>H?1jE`YC?1B7oyL(>S#9Y4f-@i1I;p7gl2whLm%(mg+A=V(TtP3(FYoB=)L;}
z=-u^m(L3dD(c1?#&|8Cx(3{~c=#9BM&}(<4XsV?*nq1t3Ufr_*z5JVnCP|*7m*`A1
zA!#0ZaY-#2pY4X8cML_(Rc=CK_gACQ-KuDmL=KIl+(pmC6VQkSifH(~67-b04H}l`
zhsrivqM)V_#r;Sq+BJwGyvwL$@-He5pF~B>SE%69N|dkbg>uuEp&a9EG&Fkv4Y6rQ
zg9{?jAlFv(Sa~mcbjL$9@P{sX*v|<KXkUOHJa!-T>*+!daDJfshGeL(xDMSj@eB3A
z@1VP9=WypqTXY9S3-vyI2i->dg?gU(58X<KsK?nl)Scdmx}Cj?y3*&PE@w8P&NN+g
zWB5bVQLY!Ym$jm{Gg0UUv;(yn8$zvxFHp+?BXnKpPSoO$DQX^=kD9hnP!r!tboKW;
z=&EgUs8Q)0bfr@*y8PW%blEy7YWQR~I;#st4Q{SN7tLFW>Ye|JE~J~H3!pPPe?$@0
zK5-h=YJG}o`dmac%9o<*8$(gGm&Z|6V=a_*6G4?V;!veXA5>wg24!$4sC;WDO4|ug
z%BNzKY*mDkGQ=oRrvaIX9YUsN-XoK2du0444;k~^gN(czM21({BZH|9$bjN7@)y~U
z^mR#*-d(OpcVQ{=$ApA*rFJ8o3TKgDqB^9lwFzn6dI@QMO+tPy(L);J29f#+1o?3|
z8~LyNCQ@s;5&3pA38_)IfmHMNA(i!|NX5o}<V!{oQZ~m6`HY-Hid$sJCs#w{<70??
zP>)6m5D(=2&-X~4Qx}qZzYuw=?2WwUB_c1sM<Xw+Es*D_7m;k@ZRF{p<H(bbtw`oF
z7V;>vAIa!Gg*@;mMeaQ+LhdRHkvpOPA!+4($gNeckQ?XLA=i43A*mi)k>m%R$W?|p
za`~tQa_PfwByrI;<RT0~;u|&~=PmP*a|vTe%-=R7+T$b=dG{M~R<0h2*q?}mza%54
z)RrJ&!IKF5cp3q^1qdd7h9H$bh;&&NB9`SM!v6pwSUrI7&S)c?#u0>V9)W~JeMW+t
z^O2ynA;_`lGUQ0}PbAPH9XS-Gj~s0BLi|n5kOQYnkbQOPh_8_vvIl%bc2})Lb{RM$
zJA`u(@1jIxn`SBEdF(l|<&`($!MKfV-tz!)y?+RC8LL8^Hw_>gFBKyWzqTRvW^ssZ
zm<(B8u>`Tvfr!=d7-U_}7G$kl0b;(j2Qj@`f~@J-i>x-eju>NCkd>cYkQJ(Tk!8NQ
zh~b?GWN|+kF|f2i^ux4~g(caDt{Mr^*-J*WZ@xsdelJ2a*VrQ(Vl`w=?qx)cT#cx>
zy+@Se0uZH|mx$uLLWFT343WPzgit%R5z2~TL@qQOA!dD&&J4YiPOm#Ios^bH$KNza
zN2hN~N9^>ZLozSvK)$*3AE`{*?>JA|dvcz%JHK4|hqO-GWxqq(0hdVIb2Fr^lfR@b
zR$rw*#X@OgcB!=f-#6)xRSDAng5{;(@2-;8v@xV#b+1UP_B2W>623{lRD?;(7_HLJ
z8%L$Z_<L#5iw)8bf7#N)<vXPL2m7RXS2sv=tL>$486(oy4gu1ak}zpb=1yt$uSV%J
z9c^irw}LeDOs4cvE<>6zpecP|SSP*b>nTl-L!`G0_egJz^hj^6FqdB6zebuG*DOsg
zaF$*fIv~AlXe7O~`>{0PY`gTrs|xA)KcUh%?R;tM<`QW%5+RMeKO#L-H(wedKP(Mj
zdrErp@JFfa!doeLe^iR~ev+cv^-}4kG^tpiCl%iCmh#KiNx7rdQjUSXG<54?=?O`L
zG$_qgdhE+_>5)-eX`o)Q^w4IS^dN6s>X&>&y1#Hz>f56v-8-jJ>SME6x+_2;-4VH0
z>Ye#d>h*oSbnDc5=@$KeQuj@JrEVw0(oON3rOwYQr5k@JNgbxAr1ttZq_$4u()GvW
zrPfg;Qp-p7(zO*Qq~`xTq-JU@QWNtP($zbcNsWc|(v_DSrOR^;NSA(JC0#Q7OuAUT
zSGvfoL8|8srMjH&Qk`>cQtgMgrCOi0rE@!-q#6_h=^VWmQq>JaDa&VC$`oWu70=I=
zGBQl0@<k*mwK+mco_H^nQ-3TauG%J<*>qnr<^NnVAr(o+;(H_`4>To1`J<A7x@gJY
zzcrG6`D#h8?rF)aD}dy;J6+Q0Unlt`@{_bhUzN1nh?M+%ZY*gmiICJcCP?c3?UwvU
zsgQivoRrk8XpmHI;7KYyb0y^mb0uYbp5$|Qy`(sCLQ<6eMe^arPD#P13zGM>;gWZq
zD<yA7&Pd)+lO(Uy_e)+Zs+Bx9p-G<Ec1yB6!X=q|swIz(e3NAGV<q?Dgye3Fj^s|#
zpd>8~N^U-WFS-8exg_<2za+W*z2wS&HIk&(Ym&sC1(J)yUXu73E6I6Ut>heQxg<u@
zL=vUjCpl~AFNrXYkc68DNKRT0N@NaJ60pf!f_bz{5N|h$WcMM7XrHM>;QvCxJN#F|
zIo2czJ#kWUf?Y2O;&n-m2{R-|BnFbhh?gV)GnM$`C6WVhu4JD~Q?gf9K1;{7mh1}i
zmFx&Jk$B7AO1$8-WGfhuc;Km$&FHkm6;YG8h#MqM!hI4)-g${V8<E(am?v3(EL38B
zSS+#hUn^Pb`#@s8>#M|cTb5*vhqGjr%Q=aWeT-y<wVh;{**%G&QITZvk}Hx$y805m
zxqcE|Wp9ZNbwV<4+DD=}6fDu`Hj~V0$&#qnwn<oDN+ry~;}XS}ZzYUJA0+a(!X(s7
zLlSbdj)VlpB?MlKcsj5~Jn2&{9(O-29^KF@9$up;9@K9V|C@6}+)ueJ?io%J|LL$7
zcYVJm?kLI<x91?@);nY3=0qcLQ@Dn>ftM}*agZ+l&r?<WeSM|4W`(o3T9YlVq-+&`
z`P(KgZ8R2_lo*RYWw(ky-q<28j1Cd!i#Ce${L96;?kw>e3##~)ZkG53T}_<*Z@Kts
z-H7-}fkgcHL8kcOg%t4v#7=zgV3Ii9^^W-V>SN+t8ZF}MQ!3)rmLYNSr*q;f4;#fv
z@vY)SQHuDYuaY?4&Qu&{z!b;Qu8X67{}P`qYY|6eUKEGNPl`_pw8XNV-D0p#AjY(w
zilyV}V(|}8vG8@Kn1A(yn2Vefv-h&ZAy&@fU@a5zv5{)=k#Ebzho7w#2b>=l`-gJH
z2i$Ln_bodm-b-B|-rW)+-kHl2Z@*$J-X=&DdwPBlZ&`6e>`pZmyZ%JPF0UkFr;97a
zjwceu_RiU2Tir;p&8WKAs$z$D-CcLF1sD~Z?b;(YG3JU_Q|!b>KMKVwo=l0CMf8Xb
z_r;4BoAihm(Wb=<>pzGWJaG`u4;P5%`Ro&GuACHW5WK`{)qBM%ceKUI;&`!=Tdr7P
z{&lf@?>aH{-Dxp7E>cYLcM=oUWQ(SWKSUFi&qZT5Hi<^qaiSsHSkVB}LDXNLA?m$f
zD(V*B6#aHK7ImtzMeRS2idrAe6*Wr`QIk`Gs6pkhsII<SRC{-+=o@dI=<E6dQI)*D
zsJzNTRF+H>eLfr}DmH#8`Z#h&RG8-`%0F{Ul;@cx%GDH$UN;SjUZyV*<%BRr*=8A{
ztO<fB^Sy%T(dklAhP$Kaz6x8E{>@u-`%1Uy)&U#QjYSTk)L+x0<oj&Vl@pgmNvlPo
zgaJj-h3s9T^CBP7IZKu(dK?!;zP>3sgJPo7>y<<&r?!h^Z?}m6MiF5)p(5$TIg$9)
zVUbY$PsCqqF5(Osi$b#+MJL!BML|Y>qNBe}MS*wThz=c`5FK3bS9G8*MYJzrMzq&U
zQ{<!2A=>#dShOA96>YP+D%v{eDDrrCQ?xnog~(O+l*qZ3D%u!lD{|OmEV7;XDq5ej
zT4WvKAhKMnAhP%oB{DmoCo*w)C|Wh;DKg5sCt7jjrD)lFAX-u}DKZFOCDOOl66too
z6zN=NiL||SL|T+)k;aR?qB+N-MXK}pBIPftA|((gQdrFu$v2zMx}rW1k?re5#J_pM
znH#>sDbGj3@tGIG(MMw8uy3z$P(fSx_r;8`FYvOkNA0)pciul?=ZQ?=uX&4wtsgyw
z&0JGqlg?*heX+K%j;|-IUC=13Dc&Zm=Apt$oqfVDABTjcY)4^<)+S+5K3VwTxJX!_
zdR>_J3JP-%&K16)9~QpMJSNQ9WgvVul_<=*^-h@SnkszQXC{1bQ6{`+87{ojXeUey
zdm_BKq)vFP<fSkrWUKJ1%2i>~vunb{T|UAKV<p1#R|kaW)>jFmn`R9u;4|SFy%)mp
ze6H~1!8V~xPEm;8{3ApiWI{>v7oiAN2?e?_LhjpXA=}qbcw(F;47!veJZAPs7+BdS
zJQVUkcu+w{cp%+HxX;m0xTi5!xO<iuxKmwK=>7PM(96w1xTP&v=#F~`-RAxhx;!x#
zI=R^h9a_eOc1VbDgW46L^#fFB>8K&Js5>Gw<Ae%L<c)=^QqzP+W|hL_CC`OR{k(*W
zhi(ZMMLrbj>4pdwJpCn{ze!!F^<zRfH#AA8PU;b=CX5MLOJ56>UYiRQJdOzEo3;w6
z>|P<6<Rm0s@D|J%XbL8uB?!hheiDp)eJU6_v_tT3;E|v|?46)jB|`A$I#tkRY$N#f
zX7*3p^^2hS`wBtRp$&rizjQ$z7A2^q7Yb?;o(Zb;d<7L5Zv<b~RtY}mUl$a6EEatH
zeo#>8zf<u34^i-re@O6V3KzUOy;bmnSu4oCq$zl+t1QU8lPh>+yjbuc+d**8MpJMn
zKTVLfsZ(&{OPk=@_C!H)9Z_)QfWF{T>!cvzXtW@{`>P<1{Z$Y%7$t}jjSJ39EEJr^
zrUa)57X-4fCIKL~3eeNn1X6ibf#~ddfq<ba;6}a_uoW1B6H#h{AV#&|Xyj%=ARQ3|
zoH;1)rx6AF!*>aM<qivcWGe(ar|$~3BMkzt(PF_?L5RTpZ?VAbM1#Pk>#o4*@N$8}
z&%*+{y}JbKzYzr1p8kS$C5XUc<7R>B+pmH(Yv%}zGZh6Zm%bJ(yP+>I)Up>CoYxfS
z%cl!;L62bm@E^gv6W0ZE+n56NJ*EQH3YLK7bX%bG>YqSi)v!Q5ElWVvS|X5(*(M+o
zE%?*?O8!LWV*c3P)%@YI0sf%f3I5-#>-;{0D1LXM5&t(Wg5M#&!f)$3#BcHW#cwKE
z$ZxPx;n&@J&9Bwc;n$q8;8%^v^D7RY=a*Gi@ju&_@;^Ps_#fy0;ul2H_<6%W`MCjH
z{_FDB{Fl~m_|MY?{Aa4a_)l<U{-e%*eunp1{=K(9`00ji{Iv78`8OsO@UI>6<R_O|
z@~@cx;9p8L<0nv^`SBqv{<)fXevHj$e&nrO{u#zmemJ{?ANH+{4{dVz*i8pMLOaD5
z2LryK(uB`5Pvx^OzvrKrO5q3jui+mpMEQY+GJZhhdcI$G7JvViM*iN+0=|!`KYu6h
zIp6zhA>Ye9lD{QUp1*l`1K)M05#KrcD}ST9Dc_#InZKc0n{Tt`7T@w*E8n80o^Q4}
zhQH?SFn<+QlfUxdKmM|Jr}&22<$MEC6<@D9man^t$e$l+#Mf$9<<GT!%%5|G%vTvy
z<tuyC@)gr}@)?8}K5Z64BWD@#NsMsb%)u1i<f{<gxXLJR<d_w2FwczlPosm^cfy<3
zT_EE9*7D|cgmm)S3e9;fTGqU#6Jxykd^WF6<2vvA@iV-yxl4IfDq+0xLl=0ZIs14e
z^q;&U-}$`4M=aj^nK!(5UV6MYH*I+@2h@2vj%mDS7rJ>*TDy6VO>gruPHOP(RoU^<
z^%n8cLf`Rj<f`$mDK6wC`?T{erw8y72e0rh+Mnf}k2T@N)?MI5FUjDY<pSR6Tn6tH
zeG5;v-HnG|Bk+)}5T3*|fhWZHJYJC!kHgx}3-LM13%a?2cl7riUZBYjUV!uy&o4iO
zx1V0d+w0lJ+kGjUx1(_b&)Y!8^E{67JTh1F+=fzko2>GAPT&U5p>Q3~PW~)!y?Z>*
zDsDS(ZFL3Dd@h-1;`5icD)|y`W#ce!xt<cw@L(g)Anhnmul)f}cS$;L{*k>rt@L7^
zMn^wyj$t`Z<;YPU^Uf=tLi-0E-QX;b8bIaA-LU2nnwE2?=T~tj_Ly-;FKyutebwU*
zupV;z-3PcmXZ~`37vAG`66SH+tv7O8gofOv%mQxxA5CuE;w9Yg`+K=xlR~+bmG`*i
zjAU-9<0ft~@{s%SX(_khPa60AB6Du;9>9Hl{v`LsCtGgzbT;>?SsOR=cp3NM^-%8p
znqux<MkDvO?E~&jz6tl*T`o7dK8SmTwSarcF_L>x_?UbCUMx4ZehD|4DdL{B3*(;V
zI&n|lD&WGeV_cll#YHSGaK(YcT)`z(F85;xH*{FYJ+b&5_xSer+#@GZ?x83BT>qa7
zxCfY2uCH}E*XJ0KyE9Rp>z&`q_3S&&-J*S;yV)g;yNS1p>y%o^btwMLwH++suGbCV
zTDd;wuH_YQ%~H;C*A&Tfjr;AnE49qH%j|!0mmGKIE{YH2E_`Ln)oHHeYSVSNnyVLa
z)pxdXRWV<#@~v2|Vll#{_vvwIb0C*&d4)^de}Xd|HpZDqx8sa{w&M)-j&lZ7PjLFp
zuW)*H%Q(LgeNIOT%4vHS$7ycf&uJpHbLtHYIsZB7bG{w^#;HE-#HqM*f>ZX<lT*^(
z&G|%e;CwLf;^aGObKd!<a^8R+oR=w8oae7ka-P=qa59HgIgeEPXWdiIa_(;a!MS~;
zgLCubL(a8pD>=!p0y&p!_HYvW<vAA_p`7yuah%u<!JMewM9vwG7biS&4=3!F4hOux
z!a=L6IFdgF9FbfIhd-~H!&x)H3E5Q22|93qb5!t<b2#c5=im(i=fLy79N*F<9G_+l
z&d#Ac&US_Y$7_KDXN$=^&Ss|!&Zga?9H*dZjsyOVV|(6`V{<EnW0}2=V^KuqnARTS
ztnP~77>)1etYGwWmTKE@7O!yN=v$LGx^5U}zE2iM>*x)RhRBVh7XFaKy6~B!bmJC>
z@z|V0dlSYX7oX)2zqzreTRyNSdMDVU<A2!0)CBf`$~e1UM~mHK_>cYD<TSg(<}16+
zxt`tZd5zt;XFmH!fH%7~*oj@k|I4nzcC*XFCG66e?d;-<zu6y?t=I*(oY;By8SJ;2
zk?dE`3)wkuUa+6#A7MW!s$@SZ9b!MItY+W+7R<g~m&d-@_=SC~C6S%{ON)KEYZp7Q
zdn@}wACVpRH-sHCkjRc4lCUF2)Y+#-Pq1ZUfQ^s4vyt&?ws=CFEtpVYbH|I>q2pHU
z;ISj@W20Nxfy4dmfFXCb-#`F+-(Pd~p5FKDUET8R?OhDES9=kAOUnlK=0-MqQ{6tc
z(>F5Pp)!zdTY8dhQ?!?D`M!s3@y42M`rMJdI+MaSx_6Sj{N`)6;nl}%gNysvdeI-*
z3r=;hwb4&(O};-{Jt&*4da#hK>=VmY^i*ThoxRyqn=NcP6FD})kRLiV|61s{N_gl9
zbxG*JcvxtE@8!^*mY~qzHKU;&#de`>ZyZCL9}`0xZ%9LbTzC{(8=ewcBXSO{I{F~A
z+~;#>soR~<Vr!ewk1JwA3$!nX<|+7vz8P-`effJ~==1+HL!TCX4$XXS75XskQ0V>m
zO`++aGc@glW9W@NKB1{DD?+cD=7c8c&V(i?5<}0AybFzOT^Abl<$s3G!yO6-4&#)p
zl(JXW*_*@RaJa!4=g#drxAzo6DkYkPh!PE?C?iQ4D5Q{-1`U)*h?Gbg^!xo2-{<{4
z&-;Ep(zqkHW8)51s>EgFO5^tJ%!%8>7RRMVD#j&y;o=fa*>T%d9OI;48{$N-zQytH
z&Bk%6%Hx=M+Hthxpg0Q6E{+K8i^DlM#9_9;;-Z#~;=+e(;zHYh#=$QBiwn-`j0=nl
ziUVVJ#rc5Z;=GK_;@sD=<6J&8#yNHs#o1K><E)S7#92xz;>@BF;!IrD;taRI<8&9o
z;{NBJ#%VUD$7vKa$EhV;ic^lk#;te16Q{7{o&4|DHu<k7MEP=UoqRFtuKb%YTmA*1
zBmWE_$)^-Z@`+Jx`Pl6&`Djs_{B3-V{8bcQ{?hJ_{Mq_pdH=gx@<+GP^6nFr@-A7E
z{Qvrz{H}$v{LXKr{N{^Lc~k8=`LzQn^7`1z@*2;R@@fr;ymF#aUVf)belEXUUMlpJ
z7YF9Zi*(M&^FIsZx%a-xvx_|BN5pROgMqX13~iQt?^L0DcT0wRXP%QhiJdP`@VYLK
zQ#~%13_Hk$b^GMJeaGc&3{B3k{3NF?Im$^7oaFeT8F>t!Esyp-DUVb>EDsw3%HbE!
z$U}B?$RW^jxxZGR+-K~h+^fDu?y+aL+%;TP{=d{jZub!{x4xz;w@fRLn<4w;Cc5o%
zgAeg?-P(6@t(_`z&5${{#-?1k>Z@7#hKddHb&|KTe_m4ApS3%(mF_OtkK@_0@8nIg
zuNINA*_lw;bi<l#a%a4398xBGuY624-0vxSeWF-4NWLw5ZdN3FGU+1gyOJsEi7S#l
z@MOz6R_0`P+kmo`{a&(LuqD|I)i~L;zA9OLZmFyW6CtbCz9p+1{2(ho^-y+>ER>ZR
zJ(Qgq9+MTGxhc!1h0AicmB_M2FUby{mCFvqF3R?sc*)X+fwEnvzsOQZT-gr2Q?l(Z
z56ff)K$$rDj7*@>A>;I3kTDMh%V;5IWaPE$GQyq1GHkNG4DHU9Mb61($SO}6f^|~{
zHC~oM2EWVv^J-+iNOPI@x)_;9OOVVpaaQK!gq7KSOp#fiA;~PU%QCZ#Xqj=RKxU8%
zmg%}amTmoHDBFAnAlrzUk*TW4WJ;}dGR62S(lr~7^!MAh(w}*oq)Q>I(r?RGq+hOR
zOFz^6q*GhANhdnnq+>}&(otKW^vxS}=}^{L=?m}|>C?I2(#L1J{>L0dNFS`_NjvM0
zOYhO6q^+BJq_<lCNpDD&q>V-wrS-kq(wdY&X|=VjwDS35X?ePf^qg~)wB)V5^wgnF
zX(7-+di=eUG$-q?G|T&_^w5VF(#&JS(sa;y>7H?OY3ebCG})UfO&HUb#vMH>m3p*F
zg~PQ{-T|_d?bIcuznqm)_Y6o$RtZvE-!myD;foYy_)r?&PLqc68>F!RL772~dC~xq
zvD9~!BlWHjNr9nGQrFo!sZ-u(sXcH~YW?c0)N;4B)XWqvHSX}18gM40y2>c&*6L*G
z=5VT1eRfT%l0%m&x$KrIJS9k0<K`v5x4<OJ4Ft&|+E()Q>kY|Vo`Ph?MO8BS_=#j(
z5+ix9c0w{-l`nY>kCMC`e<*pjZ&mWdWI^)i_612dL0fYFJ4Di+>mX^fe=fQG03>N<
zQY4Lkz>=#)ZzQ#Do|5WED9J^xwWNIYw&dKYjgnF~W67zWX-Od~QF8oOt0X7CQ<7zW
zNOGt{MUqKENcMe&O7<LFlcbs?OOhIEB?)0=68SrfM3UGp5vqQXaL>M$usqTww1=N0
z6so#}Fh3{3W@Jmyx-*i<%SsX?cvJ#^k|+sb_DBN1zm<Rw)JS~vd?lV$2PN)4xf17I
zg2aJ5BC+{wCIRfSkeI8DNlZ@DB!+gy65X5m5-miSWb?~5$wu}!iORPR5~aPzC5jtY
z#jB_7#J_E}h?g60iWea!;;(%W@f^`yJUxC-JSjI3fA|FwzdNu+JiNJD{Hl0W{1UKL
zJWx9>?)Od*_ugw4KMd;=cRni;-=mm{TgJKKTVkQO>AR!&T57GhUSU>z<?yt)YICLd
zLeVyHnK52`raVG?+EzhaRGT0!aK9kVZ7vXJgCXL>_iDrkpo8M{?ly5+1XrB;q(_{L
znG+|x>=(xoWn#&jKCzHGE#{7Pidl?UF>UO+n8NB66UNVpu^e}C^hAa@l9MkEn_!CJ
z>^X7pI7l4G3KIK`sft1LJTY+OrPz(~O6>IdwAh|tD7Jn<5?iA2V$=SuVq@envHpVx
zVx8bt@s_p(@g|=sv09UnSlLxWyzX+V=%1CN=+8N_XvF|7TFU<>TG&VteL0XJnpqWz
zJ|%04#^)17@A)T1!|zf=uL%aCm;EWCXRtz1e@ndRk%xxpVKrZL-*lhoULir$sx~LO
zwJ%uIw1gL36WNLCMsJI*#HfibJv0zq@ckq@UzaF4V}4gue4<xWq+B4%Pc;(d%(6sT
zG=b>QQzubo&{fgCYu`nCEEh#PPc(^=lz^i69SI`Y$2gG~=P2Ueza-*#d=N3p--=?l
z6o^Rs)I_*1K_U#*OBB^JBMSG96(KI<iJ)83MUXUi5qPFd<b!`I^6Y36xjTzR&c#C_
z2PH+3jeJ&Q`KCx@23-{y*ISDW3^YVK`x`}DX7xpzaA1*Io0&-2x>K|+*Gjmy3>W^P
zTMK_acpzMIwi13T3=z)#F&ECT+JuumhQe_dPvN^lP2t;LmxZqw>x3`5jD-Vs--VBJ
zvV=VgW5NgcWnstd$HKeYSi(E$H-ya-J;LjVQsLFhF2dT4`-Ii9d|~BNmayDyL3p+x
zSa^C7Ej)=c6Babp3G;M*3$v3{goj_g6dv$o3e!*22={z%7N%nM3zHf)3KKTtg>orf
zD1Kxs6xcQhIR{pRjBy2FY+$#LREiSfeijKa*ivECRhBSZ{gV*EcM^tlxC<f1KZM}q
zR3T`fP3Y;+A#^)%Q0VkdRcH^25LzFP5?ah`5t;@U2#rp^6zVMu3AK@@gqr0B!i_5w
zp=vZmsC3C#sPOlUU^Qk$@T+=M@MG<);5%-cVE!^q@Oh0Un8KO}CaTT|-v1d9j6@F$
zUSB8?y!>e-cot3;^q(aOdcWxl9)_F}bQTT??tU5+wD=SXZf0o<t`B1c4NftF+O(~L
z>i&Ge#cczEa@kYC*|t1E$tF#~$yk)2pavz#{k>U`9hNINeDaAP^W#%Nx<{U1Px=<Y
z&VIBY$p|Be7ibG)*9!%re}e*k#47>&)M){I!dO6cp$mwqOaZnFAV6=f5=4?d3&JYq
z1+ckBL9n;CAYk8afp1T`z<VoP;6Z*QaH-fLaQLh*uyr3508+UEv-VnniAs~e0JTS;
zQ=}x=G8`q?WI+_D2`mH~YHI|F3(Nd9kRt#0?tcDqJDI<zbcz2p>^gt;SUP`dK$HJb
zo5mj_NckhD{rRtl`}u>W+xX9zuKfNAMSkzZ3I0Q?DSjvKH~;RXr~ErpT>eelJN)Z{
z0shshDt^rrgkNoQieJfV;Fnb%<)4|b;-9wI$1h@(^7GH8@N<TB_*n)C{6qMBen!D|
z{@$ls`MWnJ@KZuh@DnqW`EmCQ`I6she4$qbpS%4CpIPI|kDWZpC!5{l<H^;0%!wF&
z)Z;dO_=XuiB5;Twl5&6_c=bEqZ`zU%GS}h*iCuixJa4|^LowfWmCm>F)aILuv-l=u
z9ejhK+k9P(ME=&`FZ@j@_I$NkYyO6@3H~}=7H<t%&ikEK!CSt@<$eD+#rtaD$eWFD
z<4vV4^ClYh^4^a><c;VI@LnTIc`tX`@&+y^@gBd;<n?aE@*aRc@;ap6ytXq)-tEVx
zyc>U-c#V!5dG!<k@5+%?-ldzxyo$*s-gzA@UTN?G?^Ikq@5Gr!Ufv^JUiR{D-Vwlg
z-T|~SFMW?IZ%?%WZ|93H-j086ym$vXPlk`;{l949@vg-4ST8Giw6)VbiXECq!1VB9
zcCX{1F0AsxAK&32e)#a9+fsNCcq$Jp1M@(I?L1(sGS78l6VFL)h-c@<;#m>uc;<Ur
zcqSEDJcAx%p3WCJZ>v@&Zxe{jQ=@+4ZAcI2DOU2ht3AQoU$bM}Wz8V&cMmpq9*^LD
zPMPI?Dv9Bax9;Y?d&lPvD`;_FS)_AcgfwuUaw@oe2MFBm%0BM>2kW@^KK|vlDm8O&
zSpm6C&;)J+JCR$v--}y){tmbDt^&7gM3sBy*K_V^eLA<uvzD8WY31g~bGb*eEx8A)
zc5?UMKh8~iFXpEHQRXJ=ak&ZZ2e|S`K36PI=koV&=dw$Sx%3+uT*^}yE@ApC7pvIM
zjW%lMMgWtzp%HUjDA$?`*<;QHpBUwWYG_<w=XtK{n+sgWZz8Up@&eatn?Kha7{)b0
z>T?a~m$^ELf4N(ZYH>Bre&(t+9^fiH{J>QhR^a@d|G@dR?jYxf?ks1)UYqj;yvmtD
zUExf!j5r?>BRHc6A)GfSmpOygahzwjuW<SwRdafWg`5Yovz(5<Zk)RsAkG~VMNYG0
zE~n9Nlv9tK=UgFmaxMwToQkAI&biEfPDy?(=j8cFPC@NePVVhNPS(S_oI@`}oQ(HF
zoV{}@oLxVEb5hn{<s@p_a^j5G9EmlPBXBe4aQrTC7_ey$74?lnB(-p`Y$PXIa+(vd
zqmC1rmcfA@GUh;XlR4m%MI6w%WDf9>A;+~Yo#WVanPb~>k^|_3bIf{fa*UtMa`azL
zaJ1i^<7kc<b2d&=IVzv&ob_L=+5Z;n*?)fiX8-)F%3l2Umi=vg9D7c=n?0>I&i<%z
zk3FWzWRGm^V!zg&Wxv#Y$sW+(&wgyM!0s`!Vs{xEvD=Mbuv<-{*|$vc*i9z+>;@Ae
zyVm$UyV}^1U1{XUE;H0%pV2R87wi6J7wYJ;k8fRKAJaU^KBDo5eLx++PFK-n?^%DB
zy;H%Bo%ol>j$5I#B}+zZ!PnDl&gT&}WAX!=I#$Cb4uja(!Nct6rzPx&-tFwr`|50H
ztB?)3afA)7m$E@sI&9$iy=>Q0b!^AHb8OqgI5uGKW42kcD%)75%GT%fv9&1}wkEoi
zy%BMlt>V9nz20Lp>z^&3^~WTG^>ZtWwWzGbn*S|feV#93eHzbTjSm4??|Q3QZ(GM$
zLsv&x&nwQbo)nq09vv329;U{#Iwe7@yRpw%cTje$W=Jrr(an@qZ+?$;WvdnIl42CA
ze8HD>c5H@qdVt0%x>v}`uRqSpIUCJ7n*E%0aF-!#ztD=6hX2k=g&t%jxec@8xBXzr
z)L*cKKa*J8iD4FVU;`_*Wsyays$}6#7_rcMajZxYh82d>X2AlBSwVK=EPt(UEYRN$
z7Vs01<@&UN<#_7}%eK6M1;`?>%o5sJ#*}%Me#jV0+u<ZjQ)>%L{Z}+gc?`o^*KNRD
ztGmGbed0TFdDjN!cg84l9-hkl?C_fTNpqF?VQG>%`X-<G=I%P?U<HWz?2tRNUo_9`
zjoQw9;MUCS(C%QiE+1#!dIMlKwd`UxoIS~`-IvU)W*IXpLk=*@0N0pjlrAt&O_G@>
z9=u@YUD9G^AJStU=8ZBl;bP`Kt2@ly>j#+0<CmEU9bruQ`72Cu+H)qK+Qwx2%9(V%
zaVB}mgo%G<#KhE%Fr%_KOeFs*6CQGp8Ejg}^#AR`^cg(H^lZ4wbjv=)bmBvqc0o-{
zE29~v+0q2l_(=s*zuJbWy<g7Mr0iyH1V%AcHhyHT`v_sIwK5pL3t^09$vopbl*X7h
zI?k9`IKr6hfipgw>t>85ZDzcQFk}pxe`X9U?_)gfd&B4{TVZr1jWF874>DR!7a2Df
zZ5Y?PO&M29h8Z<-8lx)s0^@?tRmQogbVkV?J;upn+ZhG)<BVLlBu3UcGseLexs3gl
zos6`k7Dg%}m64>k%Gf>yXGm{i8N$Oh3@+g=gK1;Tp#BJ85WB1x*n($_Xcm+a;kt`~
zSWRYx^nn<G#djHge07F5(3s)=Z-L?bIEP_hJkPM^=`t+b6&NOeuQ3dIY#BNyIE*cH
zE<?lKfuXY4%vgU{h5qlzHu@jTFZxg8Qu_BvMf!ZbGyQXl8T}Jvh(4~0rH>92(%%%H
zp${@e^#8ra^v7SZ^q%H;dRH2b-VXgsZ&er5Zw{QJUq5+@el?arud#Sbzcgh<uc-B;
zpNm(cmv~jui+*pQ=ihat|4(qHABFeO52``v>5uo&_vG!P?~Dnh@6Z{f$Gx(rOHM=S
z0;(mQW718hzw@9|&a>$RCYc^%p-YeYaEgvBe@}<AzR-g$+UfouD0H8)+jLLHJGz@`
zFWqr;7u~jWfexU!(9I0o=thIT=z1rP(6!Jb^v#=o($yZlqHj37m#zr?Oj}jhMq6ps
zr7fkrq<sUDX|wYeXj7M)XcOFQ+IurQ+S@nTw4oDCwC7P5XirqgwBGiYv<JKNXdS?9
zwAR^K+O5iTT2t&>T7%ASTFv7Rw5kKSv<v=<v~!DKTFDhZ+DVoItw2AAmec>9b~JN^
zcF^|~E&b~r+Mdd3+D?iQZHJ~7E$;p^nq((|CUB~tvB#Qd^ul8_N|*x;|K~UjQ{O_1
zV%5=*Iy@Te;YV6fssqj6(TfHeRiy!Q%V@4a3N(iWYnn}k7R@r|0nK!MAkFalUYaiF
zAZ@F53{9hRlBSvvL{qY0#r_)zi~Y0rXY5aBN$mIGs@VCXmt#MJ5@IJO6=OdXkYYz6
zNwKfzNU<+Zua6yo?}+VNsEO@9dnNWhGA{P+(%;xSWzn(C5yIGO%gETevTw1MBj~Y}
zKMG^Z&gaFRLB_<M`aTkS;*3*l9vl{%HE$Vv=wx?n2E;QqZAuWEn#YPw0$IjxfA_zM
z`rxlvp|fTz=f!L+V^>}*)%<rXq1!1oMrIw0(wdA#-jc<_X)UqA>jq-|tLkEXBGIwH
zZ!NK|g>$ivK9jLFBNt;W)16{X0lQ-jA0Cg@70F_^YHW?wsNWN-ims1c|Gk>}uTVt&
z<F!CteicOhzLQ9uH}s;;+<r@)q#&qczjskbN|LCr{Xo<gZ#t+?Q?;ml29DH+H#br{
z@r~5BB@6290wVQ>8;;uW#E@DmxkRm2{YAZSNtb#)<R`V{eFgR89&KuYK@>HoDT;a&
ztw%jDdx@HUXqCFh(uA7QwvL)eY@o`&+fc>FI8?rkkjiTJqSDB{RMMgq6?ZI*inaz)
zBicSuLkUc3$b1Dg@K7z)&vY-<t687w9<`I|^s$_3w>zI|rG=!LRrgYjAzP_>gBDaR
z@d|abLNQgX=pS{1qYG7`-J0?jH$nM1Bc?2--J*Qm`jqndVjbm^FP8G*aR+6T@sslU
z`wz;?gDsQ+10<#I%6Uq+e;cLq$py+?CYo}4;UVQlrV{0vjyk2b@-?N}D~@vEK|kd@
zevwi#IZip5R7@$@pijvuq*0Cnq?7}VP)d5x1ZDTra7qeo7bRgfo+3|mr-+sBP<Vyv
z6qW^m5?ilCA^Fu&u-&GVXe@~m{+>cXNUSKq%Qq<j8Cn$IO<okwVhf6!<sike4nwg8
zoupWHT%ednq*4qA^(ngaG|HB#T8hT@3lx=K9LoCrv*ds3{^Z{Uc=EE5H+i9ajQqtO
zOP+4XC4U4Jkl){>lZRo8<e@$^`8g(;-2aM4?xmTKyT;Fu+XWxVEptD}H{+j@8<*qB
z^}9yNm;Y@cU(DP@E?0g|K9j{H7jJ4NpEy29&eLuqXPuOj4;f68_m?`5)3$k$cb-=x
z?=Zhaj;q*6mH_<7{7QE++iHPKySR%?wth^;UHn8wTR$R4Tudg1TFsF|Djmpy0C%!)
z#X7Q=c`4cL+$z~=n;qG<)PxK$ctbWl$^2hfah0rlyqmmrQ#Dy53rkj2en?)QxsJ5<
zPnGn0*DKPGWjSdf{wZm0?iXoV@P#xnewp;1=0bY=DvdORDIz`VOD6Th%}G6X3rSs|
zXQX=#uShNSmq^VOfuu&GGE!YZAL+7sJE<}wjdcFE5~(yEPdYgrM=D^%ka7msNJk@g
zkPdWSC#CzekapMSkW#GdNeQQON%GCDBvED)iMx_SV#*Xq)DJik5g$*A=_Qd+0cs><
zLna9h=q3f7d`a?Gt0DdG7$AAfH<MhLGbH=xpGelQI+A&FAj!nGn519aLef^dOxnDQ
zNmBd#fwY0@NK)v75dVU=5r1BJKwLEPCe9y?C(f)S6DI{Q;@IFQaRde-zG{>ZUzoFq
zPjbzPy??F{9|%{8?L$VyR;VKJ=G8{xbrWY|{gDLX<)w7uMJAb8*7t{a1|%e&syIhH
zvFRK!cc+MWbbOU~Fp5e{zj=VT$0C`SlI=lESh`J=)76NgZYv_sO^wJbzDbN#bR!Z)
ziNu&^=|q$-k%%n&MTDzzi9vBCMDS1v5fs2BdR$l`x~LO~_S^Rnt%eea=Kiik<MNwC
zeHB%rmeh*4>6toF&8vl|RN_tex3-(`hn-DWe#j+!cTgjI$w?the`_Fo#5NJ$H}5A5
z8yXUZcJCoP8@){Ehm;d~%GrdjbzcehxCp|X2LeK~4VG~2uo|IuDvMAZIz+foHAgtF
z@|aK}NFfwG{6fgLaV8u)=tDUCaWf$^q@J+1+<=h!4@F3#p$OYs3<*+$dV(N%GlBiW
zmq2%OA&`&F6L2%B1T_39A)@>n0kJwv2qEVa0&Zv#e7DdDo{}8|*N1q5qlF^DX7^5l
z#o!&nHrIy)gQMpN+7m$pP5*j=deJAshWQzSV(3l$-!e4*=SmZP5j}yQuO7vJR;a*F
zl05KZS99<q%GdF)XqEWqO-%d~^(lNW%NO5ulZbEM1i`nk7xB%v;_;1}TJUx30etn%
z27ILk6@Q-j3}13X8-G&G9G@S%f<M+!ia(;HhR-BI@q4d?;Zs))@JZ3v@!Knm@RFrS
zya0j3vx~Lxw3$nIGI#?XcgzhRJ!*rGaGt^=_U^z3KY5G~F#U%2k-x_S@1DlHZZ^X^
z(6-~PYjg1Cf0FPf;r4j_;%dCsr$zi`FEzYc#w=cG;51&rR15b<LclHG;^V$=2*G{9
z%;2Wa#o{JDm*C!eU&Ou5*o7N>VuE{Scog@T+llMG`ViOo`y}oz+yi$zuLRfhrXSY;
zc#Nx&ox)wZ>4K|JIF37uyoW0;xQ#n8ybqUWwFQ?YmE#UJox-L6J%-x@i^8R3zr`iI
z0OI6EB%Fwa#Br-P;286{II8Caj<9<@4%7Y(7o}W{3yXBdLG#mafkUTpe#RL%FD3}*
zR(TWWIHQEKb>4=vj9-V_)^r_bu;PZ(0jJ_L_vYf%JGSGLmA2s&5vQ<!kBnk}KKhDX
z)OdoONA1MU<bB0{eCB~2(+a^3W4B?4PCURqd+Ceq*V%>b!5zZhFJxfvzTAMlqn(1i
z5px6Ekbe(bGjI}HrRj^Uh`NkDn>~pw?)`!-RO!U#!MWJ1jAz(`?HbthRW0lu-%r?-
z<b&9R#_w3!R|l-f(GANLC}J5EWmw9)jaY(V2o{42#YX1oV?%pyV4+H8*uX$M)^{fv
z>)B|Jb)9{Hb+mTH+R%Aei&Fxu$p8pzp!x!<9qf<YoSJ}DyS4+XGy}ydn7@ztLkf#o
z&f6Qa@Gw1QZZ$e)8aNj-A;!nNE6a*`Gn5lEs6mSv2>un*m%@p8SbI9A<HOmQHa%I)
ztqAp)>-%=Z)L*ZSxjfYnbJ2KzOj)#9Old||%*h+~WAdkaVsea2V~(KwVlvaKV)izU
z#iV|mib>LIiP;_&8zV`56vMAkj$w^#{y$uOj3EUaj={=)#-Pr5#vq?SVqk0fF+t9)
zF<_cYjQ25ljC;%O7^lzp7(0W%F@Vtc7}KQdF@_iJ$LKsOi_!cS9<$M@Ge()B5~Fz7
z5cBu?FU-%eOPIw?7MOWo5oU(B7xOWnjd|aug?T%D95bXnf_WDB1M^rkjOi{sj_JI&
z71K7u#N5_S!!!j5F;@lVm@CIGVlLkPg(;gb!kp1i#hmi&!W7U@n4E)`Fh}b8FqwmQ
zF?(0{VRl(>!X*9wC~i+YfsvGCWB46t3~TBmhPD}wA$cZZu$1i>R5}=gy!ZkG>+{7x
zzR56P-8hW59|Yr0AH_IjhGA^0GBB2XS(t5K85l$Dbr>D*9T-jWb&UF+4$Ox0XD|w#
z2=t$iZRnpW>(Srs_0V6!SJ2baYV<^|HTvDvc=VfrZ1l^8MD&1`1G>+n9{muji0(+V
zM7N&UioV(S1l{<YjILX_j=sEQ7+vZ541FF|gf5ZUp^LJQppRd^h0gB2fj%_3ADyw@
z7@cOGiQXA-2c1Z{hnA<DK#K~!(A<WLXvX7@Xv*{gnxNE=#+av|Bf($Mp+s+VNJ1n!
zAjb{uQ#FnTc5=`zBaLYL<!5N?Ep2FXhn;9+*gCWxje_2qydSNRmx5NQ2BX)t_eZb3
zagAPCU_>ve(WAdwI7WZ=>5iU6dqj^3q|w8BcSH{rMMOWV`4;`SlNa6nx;naZ{!a8=
zrPAozMiJ3XuD#J$;rh{6D8T58ai-B_nXjWui&@bpYi~v8x4(}*_VQ));px-S8GoIk
z_iE-vr&_j0@9=7mjtk3+7E@iKd9u=I=Dt_a)clEP!iBbI%ng2Y<iq#Tp|5SDLuLY^
z1AYUdebrw_dm6_^yE<Ntb^t$*wvM<TZB9K9Z7k7=*4vdBz4d5$v_|pyXq75S^txtM
z)M{5EYUOzyYH{o)YJUDWYUZymYEtbQYD{khHEgvRHRQI0dKPdQ^*G!G)lJAib+Rv_
z+T_KkTe~Qz>j&ph_4!e#%V*M1l~rk|^NmrclGZs?Q8yKJ{Ml(#_V6Xtp~+0t{;zJR
zJu9`Sor)`{#Em*Ax%NMl$m9-+YYjs&oX?>sUfn2sKnDs9&q75+S)vfQY*aAyKFXin
zhXRQzP#)XEQO?O7D7!RO6d=<SWqNc2$}qPDrBfJ;(mZ_%rGBmrwc$b|N}+mZ)StRd
zQOnm7qZV#dN6p=?i<)Z7h#K#(jT-Gb6ZN|LL)42$%TZ7I-$wNg<VAJ8(22S?D2lrC
zDmUuJo6M+&;jpNhk<qA2@1RlT?{`L>8B2>g^#L1I@Zncf&UjqZk?|W*nd5y?d&jRu
zrH%`uc6|66754!VB_5MS@!oTznD3mTs3Tobgkk3>%o|=*<SThp=wN76$n%A$fB{LA
zPydZ5;G=;km+qD*`>y0DtB!S1W^ME+qube0x;KtQZMlYz+E}~z|Ji3pDPAax{Cln;
z^5^N}k>3l0BERHzL{1;oj-1H!ihP%57x^Z6HuB~6eUVQ^6OoTN29Xb9O(WZJOOY*6
zrIF1D?Z|6^)W}-z9g$To^vDVu!^pGSDkF<^6(Ub)I7jBLcZfXlYb7%C+o{OCQ!0_E
zqhXOdUXUaIFPTJ&?|zNsH6=zeFZV=J&wYs`ocI`tIZ_)LnFfmtjjxXk;Y~*dkQXC;
zq6Q*?!D*2$o_`|k?II$rj3tp~n`0x56wM-a78@fqKj}xRzmAOjAI2G}(CQfRr|xCM
z@_AIm!tv7)bNg>ZOeI{180WAfMzP-`Uc;~vFFX%MJh3_w(W^s?=u%oAad&Zd#O?9>
z5lzoVBd)ghL|nOgFyi7lt%$N?2@$2cDk4q_D<kp=DG|qDCJ~3-3nDU1-$bNs{2r0A
zG7^z6SsWpIZXF@Kdmw^yr741bvN?jBaWn!acaDfAS4M=xW+UKk8zO>?zD9sI)JAxH
z^NVnMTN2^e)fZt?|0KeqxFW(NBP>E+(jK9OSC7~fXdR(ys}-?c^I7=n3M+hN?0)!S
z&(HArhSl(y;+Nqc)6>G=3s%D4M#IAgy}987+i>B1O8VgsKG%e|KieAKauXTed=?vi
zEz>o;RyYz~g^CTY0M>_}HFy?&YPCDOU_3WGr`s<4NX?1x%)DpedlSdPQ;D77JHW}|
zai)L6#p|%)+{v_XMo(%ur6w#KpEDhf-cAXRh&dmQ@N5nb);k{#UZI40znKbmZwU=|
zI+Gf1o0b-CNymn73;Y{yV3rcD^{*>@)BBI%s`m!N*PkyzuI+O}{-U2oE(N?qel;0K
z&iv^_etf$F`To`~<l9qd<Y3Y+<N!7q+2;;NKHU5X**-@`w)B=En=jo$Udz0ItYxy0
zRsIXe3PT+7%#WkUQ_u2|1$9zn&QU|;5$<VZCS(q|*LW*(=dv0yao`0~Ub7u3Iyi>p
zG66`2pAV9vV~)gq8Ae8T3z6Yvy-0ZKUt|z=9TMy~jPzDIgmfF-fONb;K-%Q&LR#?R
zktP9Pq`uB;<kq=Rq{jU$q)JH{a$Wq9u+=bF*ox`%u<t)S!@l$h!=}r(hfSn}hrNqj
z343F?Gwj9B$6-$%FNXD&e+lbKz8!Wif*f|otUs)2NjvOnk5kx{GlpRo<KBdoL8W1(
zde6g(K5q;=-ewS%owpKph+Px5-^)F0k4kn}@|#;>@in)?q-n>(1ku1Sws~Dx?85Ib
z;(g<=n8Gb#QQTKyVgExHpc_7f1q=bgd@lKf0h2AlT;QW&_PVk#z{i0w(<YTL!_2K=
zI+(9vn&xF;YG19xl-l-&{>#1+`kQ<?^oMO)=+_^B(9fOcLMQX)LdR&ELx&yKhYl`3
z4js5J3hm2#6Z$ZATWE)!S7^(UMQHQAvCwPTJ3?y-Z$qmrbwkU)ScRUsr5t)HqcyZ3
z3K5#4Um1G%!%%2O&2VU1(v8ra5O!#y>O`pQxo@bjlpV_9GD7LjZlR<fgQ3{Fs8H0Q
z(oiI-H58_IEi~}mu2A1g`k|h(qoJ;zPeSegOodu?4u+Z?JsE0*b_&(iI~l4u@-kGt
z;#24bVSlKC%VEUtB|XHC+o_0edm9k5&{o7J)l$S*e>7q^|21NW;E8x<#6$GG6C)m0
zzz`k01w^a;4n*_ZBgD0<KM=JEONc739z^-dcEp)GUl6C#0ucoe4kAa9hB$oR36XK&
zDIyJlK<rd0KqT~BN63y=BZT4c2+l@L1g$RvLCWq$U?V0GsEtF2u)b0RG}{Xi7=8ia
zt2TuI_N*aX4$mU&5w!@b4Iv2A`*jGz{c{MNAVtLH)ft3ZOBF&X)erv9yBz*&aTLDP
zFc1GKdkO#SkO%)bWd?tLArt<V(Fz|l?t?#lRS$o3f)9UyT7<W&<KcH69E0CTFNQaO
zQ{h*Z-QX7+THs|8V|b}G8ea6C0zZD*7oHt64?m=l0#AQ11mC?+9iHr?4d4E40WP^*
z3Fot&;4GsoIQ4leoRHN8$AnbCBYxxHh-)M8V39A}-&_Lsew7G!&y9vV!PmiU{v3r{
zT>At!5gNetP0it3U#!A4j$VbUKtOQCr9#->%MW2c=}%$bwQFH>Jq*~?o+;S4I~+DL
znF@P#Is^7RiV5pi)PZ$3or84>R$*<%9<ZBF{9%pzO<;Av=dh|zG+0IPUD(<1AFxxa
zim-zE30MxZ6m~?*4wi908<w`C3%1kxIV@r5CQNoX9wzirgt4djFj{d1j1+bq7PC?c
zi>fBU!ib+?P!%jJpt%6%!>fV;b@E}(_c1WL_-Pox90%L><Rr{s&sCVV!&%s-*DRRo
z!N0KeKq+)}tP#4B^Ax)1*8%-9l?9zHw1-XvorR9hO+#OwR)@ZTD?<CfJ%RR|Nr2uD
zorSh7f}yw0v7y(IbZFg@JGA=T8|Vcj8G3fH9$I|%E%Zd_2sCG*33{ZI1I>g@L(}G=
z(4D7}pou|gP}vL>DlFIn<@lX}(#BVzq-<{}76^kz4ckM*GA5x=hZJbQvoWYosu>h$
z?ge%3wt(8nK0*OHY0zzVzCaCFK&Z9~2D+&Z235ssLf5S{gsh&k3t53ChkTzd4f&FD
zDrDM26f*uwJ7jeCiICT3Ga=8r^h5fE#vwf$mqR+QR)@4<-9v6J9}j6f-5pZr|1zZN
z{jHFSjKq+$)*C`jb<0BvMD-y#8@oad*ENP@L??&rS<nheDL5FC0DKZ6efc#+kn|~p
zt#>0N_9i8SNPHE7S#b=BEGC46`jA3`U%Q9+r+f$j>5D?#o4Z4t@T(y<Kh#4kPRxgx
zcw7$Ad*&aqHSS`F#->jp$~9{tipcrkKT|h?mk(lt7c6^%XWMmyKhb=H$9{VS51&#A
z9s*tq9vA=y_eqZhKU8fEZm;YLZV9>&d}D+X+>kOIT%(N&zF40fT!t(QF8O#YxM*K=
z@NvW0;H)NE@Ih2{@V@Cs!Mif<2Pc^n2FEoA1dF5Fg1Iw#!Hf)eFvU137}w+!9343x
zjGT-QhNZm<hUn=A`_?-Kdm;>iT}DTP?UQx~TWNd^Hm&pzHUzVRwV%_1H;deZRsW3!
zuRqBOT61a(TIpN}S|t4q`Z7NjG<~2nXu`-fX!L4n&}-PcpyzLX1@+6n1of=H71UWA
z8`S3XI_PGHV^AZW7*sn$4XR251yyXB4LVbq5_AeQ5|rO(5Oj?09CT>GC}@A?`=C8~
zdxDay7lPu!kRVAvFNn|J1Th!<f~XlYK?I%cLFkK5gCamGLGT{^pdiw}AitURAg^8I
zAUE~CAcs=jAZtfZkXegIkWs{jAf30@f;7cmL2ADWf|QPQL;mRxLVjIpfh>9Lg3Nbq
zh0Mh4hfIw1Lf*+|A+P^_guKXVhCDG~L3%DuLhb{DA#Lr+kXuoikjA%SNS(kQQnlC)
zsYrK+oYmL`IaPcHQebrwa;!lNIqa_o+236X*%R{%lKjpM5-);4BujP>{@xh~ODz*Z
zJ+TZSn1(>m)dEO_$N#l~R)0tkd=BFGGzsEGdIfPE-wJV%SVOFqv>;}CUPFvFq(F3X
zzCtwhf*@+=BoHMVdEi=oc;GK@g}}wOyuf+b&%o)&K7kY1n84Auh``q@?ZD?#w*&j-
zK7rj!`GK9gIs@Aj`U7tsY7A`DhzqPOP!6opPYEnP(-C;a;$z^+OJjlgj?IDD4ZOfZ
zp7Vj}x6y&S1C9kIb(9Bghvx-~dx?R($dy3GKw=;T+Y^WzS`LgRuLUAU-Uq@Mrvn4W
zT>^c%X99trCIVeVN`ZEt{{;f1F9WyDX9OB-R}a)$kOXc@xD=?e*b=yI$CZG;KN13d
zChG<)EawNzC4UO|^iwb3LyB3z@Xz%DL&@y{1IvVfzNGGe2S2m|+IM&d+*$MrxRJ0a
z;Oe*bfGcs40hM1G1I|mn2b})ADWFiO7?3;pG~g&FB_MO`SHNC6Az<h5v4BL<*#Oz#
z;Q(PwWB~igYyd5S8$j&784v^g7!Y}HHXsz-9}s-=Xn;S^EWo=yFTmaYZGdCtT7Zq&
zYJhpks{mu&tN`8P1_4{t(*x8G+z(J%8}t9S^OgUv@0b0Tq<H`N$zlH)hQI&B>lFWY
zm>mDtkJ9{KKtuieTfX@BcuM^{YajZzS^e?<Up?aAsI%l>d+e5fl@igveD{EV>7teY
zNio*{_=i~kY*LW_!6$3}>F{FzU9B4aNgfpcxav%QvFTxdZXw^Fp>FO^-q+-h{Q>Yt
ziDmv_@ALhkxP1SBUWva?pt-+CV}rl5t+BstDa+qdbHBeyW}3g=Pptn|iIV@uclrLx
zm=%A82Y%o`K1A@38Z`KuDFFQW_%rb2dJ6b`(mn8-sWtFRiXr&P<IUjSfcN10SF^!)
zEwsS53U+|6ufGPa+tCZInrs7C5RQS*bbEtOfm*=%)h6I$21M|oBXV&13Jbhj=mJi9
z^$NT_G!`swZUOVGm%)r84KQW>8W@+*2S$BJ1S6w=f}wYb;6SH*uun-f7^r$0?3~O8
z+kVspTVhUtP3|s&^_^V6TTjEm8p<HBa^eQC!uzX!e<D5oe%vbb`)2jb@AL5)zmI=M
z{N4*|{ocGJ`n`mV`aP)$^6S;x>vw;Dv0vL<j^8aJ!>_SZ!>`V%$gk?;Z@&sfKff~)
zqTk8EXuo_2z%RS{h2J49hF|*bZogfV>V8Qm2fw(RHhyBWRX^^LYku^FAU`s>#t+-E
z=!bI9^9w7`^9%X)-7kQ3*$>nk;OF61=jU|lm!Hi)3qK3KwV!eS20uMuhu@YGir+?s
zr+ym*=Dz>>qkMk@3BF6G{e9=x)_iBUXM86f>HEHOmHECdEc1Q-tHHOQUh3O@pX1wU
zr|R2!?5J<^w@<#;@MgX>x4nEXZL{+&OJDXa`B>pw6lU+6SCi|TwfTwff%rM!y)P$y
zQ$el1i6wGh+21u^Aw%rT?r8L-0bcnM55DomOx^O0L?-$oYSev$HTL;}WdpumPgZ^1
z+*ExXj(_#FTDb0O7K8IOY<%XcqwVOsIg#zF`XbqPJy77YdcxD^=l6F$-(&bbbJrgE
zOl?*7`LNy2XZR_=XUO@F&%m*(K96RDeI6jM`rNDf<8wzD;M2sl_o?sP=yTbu&*ws#
zz~}7S4?e{{K0XCSQlDer(|is`OMLd%di(5Aedm+R<N9pxc<3WBRrcZS0{Ae7w)s%p
zfB4{XuK1v4z&=P=jSuwvPoIE47Ct@%J0Fj0n|z!%KJl^T%X}=_Kl_*%!+i9TcKd93
zdfaEDeTL75ObqDX$QtOk_Yu%i-Z#+vj5lZ|gbbP}C4)wnK%m!=-$BnWW`iEDtpjxv
z2%wJo!=P5>Q=n%00Z>CT3RJUc8FZ1i2Xwx53{;|H0V<RPfpR+oKt~PrL78z+L1_<p
zpq(afKnaNsAZafdBrxNHSV<TVwa*AdFz*1Nli{H7zA6yhd<q0fRtEX@tpj<QjeuNs
zoB-MN+JgYw&VshZe+B73Gy`cFIfFFhh9KpRagd^JmiHgg7VjUeN#5TyZ+d@bzw-Wg
zW61lxYNPiXs?7UEy|VWcg*5M;nCIS|7nQwRe;Rn-M5=mUD;e^xnal9L6u8N|EHBx+
zWUS4*$bG^)FJsF4=!;(O16Enydz0+FcRr}{PSjiHE#n7x3!3rXY~@JrSc0WD;o^`t
z`iICn0`}G$UTE(PnIL-md2qcw_eXoX3>bRbn|62uWMSUhTI#$F)E2z8NIKpcmvp_A
z7k_vw1~+;A$&2y&G4jOgn}eO#=M=Wr$F5yo@3+Q#y`hJCy}0t%tN&-7R}W0ltMhn_
zSL;ZI*G;>8uWLK@deyW?cwO4K>{UkG?^ROq*{g8g!z<61>~-`2!z=SC%xkZas@G0#
zjaR}|XD{imTrUCii5Dy9ix>6PtQWze*9$E<=oNm$+zYl=>IDh?;pLm};stz*@NxkJ
zc-cvHyeyk~y-Zf=Ui$FoUR!f*yfzMzyp&DFUJCqJ&)@Y<o=ZPQJii7=JZBEP^_+NY
z=lM<>@A;a-_IzHB@_amP=-KVk<=K&h@@#3j<=MP$oo7RsgXfi8pl9VvBhT}O<DRD(
zM?6nl)bz~xoaA}L^^Rx8jxo<Yw?BF&ul0JyLvuVON8CJlkDEN1TlGCDc(Nz%^d3*t
z=w45x1=ADCv+xY4zV8W|gL!(mUi5TI_~dERtn6w2OU2U|Jmsmox5`tqBh*uUeYd9)
z!Uni@gb!SKbO^YpaS-?g#RE<qw*r26)&(5Vh60Ch6~KX_ap0p@iogd3iokoM55U`}
z%YfJ41_A4h+JV(nb6`a&6L@BLKk$_CeqcV84a_dJ1Ri|b1xz=B19y=x0e2Kn1Ld#P
zfg*hkAP4^yNGogv5?|nfF<V~)BhmgqL~c4T=<!7$Sp5pnD=ZJ_dI%4+zyAklrI-OU
z4V(cQ>~RNb-6jJymRUd*U^q~5yN<`7+PfY<X2LwaSvPrnX8rT{c+Sb=-CJLeH+nW6
zFEBqm`g1Bhx_f~hok|xxS|Ljw&AV+p8k&7Pt}HluTy*^Bah~7gak?DoabozMN3Ncp
z#}PEjBO^=Tv8Rjak-X;T5f57Ski-{w@M<(Y7$2n`lx;O0I6|KXD(|sJSWle?RB^jU
zfS-;BD52QH{mPn$;{@Ep##riMj!p6~%4T@z+;{NU{Cmhl&4c5yUi933wcNt}=j#~v
z@0wiqIRw%DQ<|gu*!3~@x1Uqo2hG2_KP85__vU1}-@kv(z3o@2`z_a9?u|S@_u7(S
z_e%pb_wo%L?xkR5_oD62?s*rz+>gFBbw99q#(gie$bIKdfO|r1fxC2U!d;-N>&`;j
zyHnFl-SG`S+@n9%yN4Tuxx*svy9e&GaQA6sx_eBfyE_|XxZ6hX-7WSyxf?gUaMzuP
zb>E`<&|N)D+g)i_u-jTK#%<+Yh}+^8J-08xeQr~UY_|`U!*0Vv-flxG32p;E`EHLy
z`EFe$JKXN}`MBNs^Um$M6W^^acEGJF$Hc9?E!?g23&ri^wn(?*QRZ%0dxqQ&)XLrV
z4$ruyZiKrf`enMwM3ruW;wm>*ceWdKImV4(^~Vj3J?s{~f5{Ej0CNj`m+a=Nk>v*T
zOLub?lHF`i>bP0lzvgDV;O?epdcti>#49)ToojANmsDKWo_}{;`Pc5c=(OGS3wfRE
z)WH<j57(Z$4!=`#9a6V;9q_hteZ*FF?aJwOy?cAR>#dK!T(588y4HcOyH@chT+8!+
zx|X(naV?s9;Cfsu-8Cz~)b)ViyzAbAb*?*G!(0<S#k<P3>~R(NiCtM-uq!p^t1JHI
zLD%T9f3D%`R96_V#5FLs#ntCvyQ@ciwX4&s1Xo)HGgk|{tFFcvOIO|0R9DUNMpw1o
zC$8%k`d!ux>s?lY6J5TGj9uoASGjz;rRy^Gp6@cOT;ek5e9h%4uGXb@_fePo72z&z
zJ@YO%zb3gf>b`fW^>=o;#HP8F9f@}-sTaBwzJ$8u{#I}~YF6%&3Ac7h6X&?3<h^!@
zzoG0Rd8_Zj`={Z;1WdY6!pdB5GKdQ*ztbhG+0G^8ZM=*B+Bp}HWxb0#qQb>doa$no
z>*->4?S+fsAkIa5<&Mi{ll3mD5I2`~>>%gA2R)sat2a7-d-Txx^B11;q~^5qdk>WJ
z8(gvTi{uB+{l%}GyYD=9?ii_bZdqeFH=8RuHv}JYzQUe&t~}u9eD31^Glz$1&IMCD
zoO4v8oe$e<I`2m|I`0<yIwxgSI>%jEbQbm5ICEwLoaq~VoJo%Q&N1O{og>Bjoe^0Y
z&Ow)VJNxxKarT_v;Owem;cRbX?hJq{Id9`UcGl0>>AbaE)p_H+H0KSYgHHecYB~Kj
z0y-`E_&UuKES;tkzd4QPS2&Ga^>rG0+~hRyS=*^kh2ZqSYOmA1;B2Sc^xaO^cVnFD
ziq)N}nyQ`3pE)>{e#v(_sW$3#+-8$gR)~eu0lJaX-qfE?JBw~RC0t`VNgvNT@u#Uy
zto2u&sHW3Sct2&QXuPTuGVZGrG^@oa;G)C{)UM#<{&ts><I-y<8%+}@b9<PR5ftO3
zLkn@*oMPytdi<r+x+^;z|K9)QxID^n{I-0}aaMEEanf$p@qO?g$2XKw#}|o}j{V0l
zj@^~xjvZ|z$CknCjyJw6IW{O8I$kjaI97UVJD!W0axCVRI~Jrt9FG;=cRW<<<d}Yc
zm*cLt^^Q9h9y-RUb~%d7E;(|%;~Z&GCXPf-y(4Cqjbp^|Oh@>ohmMfeFOI&?e>(!F
zzc@OtJ#e(s$#ArEuyQnk)H>?n4IQ_LrH<<RDjk&yI~~?8KX6#NTj%io#cqeWX;+6&
ze|sE0Y(+Q>TVHV)^j&gziUK(FvV9!xCj%YYva}s;o_+0b?b-o{ng_ZL7hh*PoS&U`
zIQ`GTp-?NvA=jGWaKs1ekP+eJu!lD5ki0$5VSA>LgSaTmfm=1^K)+++KzbbL5c3Y<
z5cv)05V}sqAy~WJ0c_25@baE?a1BE{*ptg00OB_e+jcKI=pXy#u=VV?!^ZkXhYj}x
z_WuUf+y5FnV88fn&VF9e&whHV+<x5Ri2aEB5&NOwIQsz%*!~f7-o9)5Vf(x3D)zVX
zr1p*HZrRt?eYU^Uw$8rnv7&v++fVj|GuP~MS2*@ZmH*gh>h7}tAM9zL;^AN)A4Ij6
zpmx~vViW8cVxm2HC%_(iaL_*Lgv>s)Y|cKoKE@v0a?akX=b63h;AeaL@z3^vuLJhm
z{+_irP{Y`3>CW0~SW4}cU0&KNfB|;DLrHc^*d2EBjAXlM3BztY#m#Oc<CEP`?g6`j
z5;eO=7kAioH9WMt+w#xuR=1g5<8vFk+EH!0OH<Q!W#2E@m8>G{id3H3<!M3ej+&gZ
z%d{D^OLO~emjYI?i--NTlb{Cec%+kd3^v4$EO}ywO@iA+?Y&?ZdU)C{IA6yOTw-VE
zb-~ikwN}Z_zNz01(3WPm?V+xn{*x1STZewxZG4Zg+c34;_TSf2w!eOs*e?D%XgjY$
zu$|W2Vmq$aU^`;!V>@JBZ9Cxf&-RgLfNd9;V|zDbyX`F`&$baAY+Fm*V0($yU|Yt8
z+LnmhYzyPfY;#kDwnx%V+h$}o+U_}e-8MO|)OLH3*j8L>VaqLRx20bSwI$Uw+s0he
zu#IdEw?(wX*#@<z+4?<5u=RWtZR_$>$JXveyRGGGysgQ|Gh4k6-nLsNGi=ponr)T7
zJhxd}7_?dW(P8ubSCP%!D#m6?;fKu!rT;Z{DoZwl8__mTHy7IUZf&=@uk+HTO@F}V
zrcsm4wQcD(HRhf+7cHOJoVO;}oVLAhbHc&ECdUbHbJ%6K&3?BdHoHCc+9Y|>Y~s8D
zHX_h-8;-BYhUPb8L-a@6U;@f*A_Cvoz#+eFAi?Wxe1m`307IVII716;Y+(U57O(*u
zV|b*EF1*1;6TWJrh5*{EM_{a15k%{s2!!<l!qj>e{?2+5e%Sgw+|c?B?1c3T=(2S`
zG}yX3B-y$nxWKw4sMz`j<dF5%K$`XCfNj<nzz?m@`Vp;9`8>1E2YFg&d!<_+1m3XT
z=l<L})%CS?qH~Y6%(2W`V9&B<*>1F^TAj1TTN+tMo9(qmnmo3K8m+eu&<9w9beyc+
zx0+fzZu(_yt=?vBrXsdBR8p|kR!Fzj_&aT_{L9Z;;l~cE-wVZ7OJ6Qo&Ci^%nx5Qa
zHU0r+H8QenHT1f`YT%`w)uX2ethyczTitzVVs)znVb$15wyM2Ju)5R;wkoUJXjM|x
zWmQ<gx5_=UV0Gja-zp>jfz_U4o2-%#1zK%SCtHbk(XF^UBCY6hfE7vb(JF?OXBA1c
zvO?g>t%6W$R(_!rE6<=JD;M88R(2jeR+f(KRwh>ER(jiHR$KHet<*PnSShI>0jvL7
z0Y6s^01MyffZ6F>z~opJ;Qi|wz?*?$z>A(ZK!3YCp!?<spyO&hpykpxz>RZcz}2E!
zz~y7pfC~pS0cUsrZw^c_2IPwr0NISEfP;i1fPGPpfK=#hK%$=;K;~8e5ZH_YSlhG#
zRBa#tuNDYE{qq2X{n!c!`TQ2(Kb8aV9&!M<^)&(<I;;Rz&FKKsnr?tW*$P1Gq&7e!
z+Yq3ft_D!pF=6>zRBgFLCtA+OELcv5CRvVyKU$8s1y~MQrCSad)LTB%=(g-qcx2hO
zbj$MQ^l{5;BUsCt0Y%G;_fK1%ziDiF`pQwu6K6kI=Hvq`4<Eo-?oSa}?iNcelW1hi
zIJAeQDCCDF$E(7UW(T$;8r`+TY;v{?|98j|w$N)CII&{sGo<w&ckcn##Mb<er!9db
zl+Zf?tf)v=P>6^HR6r?K6sdyJq}Ua(_lCXquGiir*sx#gwYO`(_R3YU{AZGEJXz!4
zeSP2G^T_u+hTW;3GjnFPB_=LjM=f3I?$&duvG%r$Z2oc=+ez(R%!^*R80GeL(NB8h
z!i#O@{Het_=ZXfU&M#|SbAD`d*ZH34lJkwqZO)gT7CN83;p2Sb)OqK_rQMtr8~$?M
zwb0Lb%cNn>>kD@~ugt#Tyg2@;^W4b$&eP?`ohQ|w<2=SG)_IuGC+9(5COY?dE_Tkj
zk?-8|<WcA3z534G)_Oa4oD=38HKw(5n|=+QTl6q-ZW4RJIiT5aXCH4TXLsin&b3Ue
zot?k*akhJ^aJIPm*4g-&xwF9znKOU6we0iMO4+|f$7QdwhRdGB)sfu~+b6r#AV7Ad
z+A`UB=?B@#uK}|1r>U~CD}}P%<-=rKx8%t-EQ*w^nqVbc(*L+@UTRO-jHq|A$?^=@
z*gB_W!>t`<Lj;{<eP0&IdS5S*^*TCLma=uQEPhdptkZZaS#;lWS$I-{tYyR_S#UrX
zS)=NEWWG{8nfs?8S*?c&GM96`W%m0rWtOYj%S=k#WTL@OWP-F=PG6!uo!$p-cY0l`
zmeW(ykxutNopHMLQ0R2!teeyMJ^oIomisy#ndIQKzuzmTJ&Bv0wzcW*^oQ>Ur`1kH
zPD}M)JI#9?<uv2ke5c8W{&E_-{-e|InPR6QMFvj&(%w4dwma^W5irpy)iubeyZD+@
zr?)9i(bumzg&z)dYPo)bQ}Fa-PK^e?cJfWtcd8#Da;gn}T^;^%a-bGCSw4$#GPzLU
zB-%T|NwAFT_+?yA$M?Bqj;}lO9iIk!IX<Wr>3G|?qvMr|NXPRxyc|y*;yE5!Q|7pT
zN>9f<{dkVsx{Y-FquG1M)pgoCE|o5EocHfF#~C-dj*}0WJC0pr?l^oh*KtU}b;o{P
zmOADJcXZ6C@zF6=GS)HvwVq?AOF53wdyhDVFOfL592MvooYB>>QM+_UU%w>B`gW}x
zYjYeOUGCj>v_Cf4(Q-pwN0X`B9YuZJ9R*!V9KOgOIJ~b`!{N1lw8N99*$(&5^mVwk
zHOt}3tac9P2e~?&iofG<BxIt){+hKN_J}q*Y<*tCVZ+%m4y(3abyzaX#$n#T<_<Hu
z#XC$6?%^=DTAaghVH1bJkEITMPo8n;{l{R3UQ?|cQt}r$#CNcC=;S}ZA=>VwLz^##
z4lQm6I5auX-XUOFcL$%59Ua`$f*fkKGIemNbKb$;aF~O|3ug!8GwU4;HrI6EmrSz%
zoPXc`-}Y|yuNuVJKd~NcfA7P1`<qwC*k9h0Z+~uHxc$k&7WU;`kK308W!dj`;@WTd
zT5P}m)=T@9W#RUV7tOYxTXf!jdiP5ENx`P}W1Ow*hjB&rgKj^y?^CwdK4;ND`<_L$
z?33dU+IN$O+jn#<w{Q2Qo_*^Z!|a>yJz_7P`@!CSpq;&U=Q{TF{A=6Sw6?UDRlK&h
z{cEqi`PKq^qY?*u{oY&cd2RjeKDn>At1vXSd-0^Z-9N_`+udDx+U~}PXLgs8KH8lP
zerI>W>6YE0&pYi(uNB$t+||Ht^Nj0u>+*Zst!VeoZc+Unc5@_0?Mfco*iAUn(QeeT
zQFg_}%j^br+h|wNXq{cQ^-R08cR6;6=lt#BHoUTHKW>&?+cbB(R?W89HFK_M7x;Oc
zU4tt(?L4>3?CMNyXIDL|x1Cd~Vmq4}MRsPqEIY}~Hg<ZuZR|MH|FZqqyU6x!xSj3u
zS}SZH37l;IzBStR+U~z?|C&+T_H^&=w#V9xvOQRHzU@BVQrqn}X4!7sIoNhhNtErf
zEKA!3p~q}zxn|f-`TW&(+~s215u4xG7EXw<?cZaCZC>yL+e~{a+ti8%w%yOPwC%j6
zrESb`Kii0I7Pg@c?%6h#F12m+B+AzJ&`aC;3x?R%?)%BswOvnJ2e+fPRsu^~lN-^t
zqV2`Df=LT(zND?Qc^|ym=C$n%n<sDJtG`YL+uU0A#pcT3bvEbQhuNHRzhrYn7-Lg*
z>wwMfoidxPle26#fX%8VS8bM9f3TVRN@z3vn4Zm~Mel6J^t)g)tnD(J!L^cY`f|)|
zaxQJP>G?-<o8*z@Hr={4u<7VK+a^l##HRJVdN$4XbhnXD9cJU7KGVj#$y}RyR+DUM
zJkPh09d2b~JI}<%Jh$A&C@j-PUq;z*D<)W1p3<{^w=~=OMgL>g|Fku?zFQ;G`ueAV
z))&vsv_7+Hnf37@ORNvYOtCI?%dy_cX=1(UBG-ED+RfI>i({-8wtr+jyKXP*67Fs5
z@t0ayk6bs;x~TY`^?(lc@I`3Nt+TlC);%uvv`$!?YTczM+B!DY!#c9|SL@I(3hSol
zbF3S$GPU*_wA|XGU2SW(>I<x0KMJfJ{_J9HwPcyKw9gG|acg~R%Bh;wmp7hP?~l~C
zdOg?C>S@+js|QWbTHUssW_9IpnAQ1x&#g{P8EJJS#mH)Z!_iiI#BZ#&-iox^uz9}K
zsu9<%mUJ?-npd~J)%34TttOpoX*Fhfpw+N`)vX4%`eN1B;h0s<%aK++4|-cAPd{(f
zEiKuqW57eJD8nvRt#9qOYQEXpN<KWn%D??QEALuIt?GV!U{&K}g_Uf<dn?<VCsyW7
z&sZ6mue1_A$g$$?bhE4+bJ6l$mwd|?^#qoWzKpcIbNYkj^~Ld)7jw5;o(cJCdE6qv
z^5BCWmiu;$vfMFxmgS~Sb1m1pO}1QC+1GNx$+niW=G$3L&Ae<mK4_HXNaNa;g}3%v
z_TSjlGOuX2WoA29%O1{!mfc_dY1#RJk!8%(V9SWaRLfAW!In*VBP|=98*1shB*(IT
zZd=RRO<gQqr4KFb|6X8exhd4rr0AZdsBNyL!0C;}=NG9K|CXM#cr~$_#gndC7WeC}
zwYXV%&EoR$&lczANG(pLTU(SjG_@$x`(m-{uNxLymTj<DpO<T~vS}@g#U|%0=G@A%
zn700t#l%5_Ek?I`WiiyIqs737n=A^peX+<M-q<2ND$62CR$>wNe2qo>y<08Xj@@L@
zs^emdW;KRc1itNL(cplyh3BLj7InIgv#4IDu7%_KG7IbSPz%$N0~V5m`WAZblgz(X
z-ZB4htd{wk8Hwi4k|vrz^w?m2`*WH3)#K&n7iKEV|4d$Me$;cU`Tj3)=6g=Km~WeT
z)%=g-k>;yCtD7(RywiN%@gVaVGj^CyPI5ILTYsqeu*$#82OqUJ?>jBlym$AZ=Dq4J
zHBWxO!@S#}QuB_JcbP}Utu${_YqWXuw_VNUWi`zG$K5ga?l9H7o~y5UjprxKWxLy(
z+m1MIZr-lBxsm-EbKxVtId@B>8T<l{*}JfVW-rVin?1TsncZ1yZg#zorP;+`L$fpD
zf6b0vykK^4@d~qj8NJMQG^lR2iF?j$&B;8oWiy3l3lb)q&8ll?Hl<>)*|@U5%|?t1
zFe{85Y1ZGV+${H>O0$fuu4bu2<YwJN+nRMYjWLV9-o`9^g}+(L99y$s|L10n_&dye
zPUV}q&#Z1%tNU>?7q?_HyEm`REcWG@8IOEyX3#dqjBm5W^wV9+v|?Sj>C1xArjLVm
zn%)y$H@$J@t?8vXT+_2jeA5$k-kTnJd&jhN-+t4bBTGy-M|Lq?XKiJ={Pq#kg{w16
zXXjF;B>^R-6ZjUUBTtMsEh_ofbU<7O)BI}dOf#RpGwrd>+caTts%e+z6HH?bSDQxs
zwc9jwzQVL=$}ZE!^;Vhsz8hy+e_xVm?GYZPu5DhMI+(9EwY(l<YO?g5si@ajQ-Qa+
z^z+9O>Awer(pO`0q)*zOlHRwLNpIdtlU`o2OnNT!qV%NCC+Xo&)>6g6+R|NP-KAUF
z)t0Wewvn#5`9->D`DN*xjFr-9-o2y~K312GDmyPN9@SSmFv3JyV7@?_b<IVZws@{I
zG0i|4=bj;reS1h6xyMu*R@`11(sH6S&~UHR@BA&P$L#k~x9)n<YBda`4o`Vft4%MZ
z(!Lj@;=uJ%ia*HY%dsXV?<amVc^$Lb<f(0h$^Bc8Ol~djXL6<I7nAcI{Y_53du&p^
zr>#j@(K?ge&A*sz6*o6oe`cu3%IVuo7I(gBGS}&o$+Y_>CKK1#nv8~T#v1BlY%=iu
zN0Wkm*G#g9ZZ=78S!j|Z2{ws4^U<XJ^i?KpJBORJa(rkKa<{KZ;L6V?4Kn(hczQfF
zaeEhIQf=2}6UQNXCe}^cnV9NLF%cg>VnR)PYy36Z%J_qohw<xcLB>xPHZy*ZBsacY
z)5G}66Kmu18!C)X<sLUa;y2y6>|?C)?ox^I*5cj98=7}DUZwx9@#2%CjOR`^GM*ki
z&UljL7vs@a(~O7CKWaQE!O6H!wG89zhkqESuldI~Da+Qlt7our`?uYU+wRCSZZ%-A
zakIc7#zCAu#tjap7<-NkGp-X>-MG5=Ut`BV%Z#n36d9Yw_!&zq?;2BAMj3sb=WO($
z+h(IT&H+YG@9r{su%f=v?X<Z@SKYoCoqyKR=+qypjgItwWwhU?zR~WA6r-&>rx<M*
zu+?Z)<I_fqzuY#OTlUCk`p}0)lbYQy8l!i@Xz0;Dj0TMzYt*MroKcQZ4Wsna4~&wg
zEHLUC9d6XY{EboDi<6C7&8lY9tkWMxL3Un74X&><@?79xR40CfQFYmUBgZ?9jjWfB
zH8M>;Z6v87F`^zeG5or!m*I!>iH2|7RvA8hvfJ>%x`T$dGY=YGb>Cxn{>56uQyZrk
z9_gK9xZkU};qEtPhFiB>GTe|q&2W`(sNv#wZw%*dpJ6z?uczUp1_upCzYjMYy7RQ*
zp#GtTef)PBW`A@sOy51!FloS5!>*0o4BJ=sHf+0RlVPiYj|`hNwlWO-6lB<7Z=9j$
zpghAmjf)MdeHvxxxOar1^`L=<rj64L#h)S#slD|iUkC9d9~zyJysn%fdAcWB@?fBW
z<aWRg$(4^?CFgflN>25kB01vkBq@8pT(Wy-HObb#b0ixY7)VxD<VY58J1v=8P(w1^
zr$93C%|6NK&7UPhbA2U)JX0kFFDFT||JW!=&pIYas&`Ei_w>G`{n|&8wmt7kTGhTN
z33+rt61Z}Oq(SO1iD&hW61RKRCDoQZkvJx-kyy(TB+^?_iFp1l2^H5_{MGi2`2Cd;
z;@7iG#82Coh#y!Oi*KDDCcZM|rTBc?_Tp1U+r;IkB;vAhapK)!%f(xT55?=toy9AM
z$A}j<EfUY=EEi8JJs_Sq=!$rBz$0<-`<LQ@+h2<d@}G*cy>5xqUY-yqZumnSmoY)y
z-Yr=i`N&5cw*0d=BuOC-bRHn~yX7wSn0HO=*11?*%~~dQ_-mKgs-(48+V(H8*r=0O
zaN?rq%b0M{`xbjeuLadbPxg-z-5+vCbgOX#(d7>#MCZ1j6rIeMh{`=%h!oHJi*~JD
zA=;95QnbGM6VZyh0@0#HmZCXbT}0DtYl<dZsxBHe%|TS$&R8_i@S`aI_$^V^sC}Ze
zX46H9+*DDQQcqFrfOn$E23tg-Z+nTFZgLPc&O9pebITOfe<&8!Ub<A|+TB;=V835v
zd8LKOWO}(s6eSl4j5Zm3KH+Ha@2KGhuR`t{JmJU<?(HoxxY_S-gUi0P4bHymWpHBs
zN`u4c*9{akBnCV0_!(?o(8*w3=e`CjEGHQ(Jh#YT_QZ7tC9O6aOwikGF!I1UgQ6je
z4F&{EGRUjwXOOwMvq6un1_lXkMh2bl-!_O@yw)J1Yj1;48&8Aa3r`FhO<rW++a}VW
zzVN+4t%Gw7TnhaS>;ujjSX3k%7;k!IV3670fM2Up|I@v``V|YG>%Z(0um9Ncg#O)g
zp87W?Ox3>>`b__<AVmMTqD24DfSdZIe%17Myh_&Jv~HpP+8!75m%9q|7u>9`KWlcZ
z{?wQP{qe?=^+z0Eu3tD}n|}W$`}K1x%k?w1AJI?keL%l^-Cg>f9<I@kUNS>Jyz5~7
zme$?$o1AZ?A288W-zW6GzB_-je$CPW`p*4>^zFPq>6<^_rf;-5U0*-hMxW<+P*`~-
zP55q_f$&AdGT}c4jf8g&o)TUk(ph-1;T_@WHz~qn>+cB<rgatWb2%s6exs>y<IMHK
zHBsimWs*L^`Q_(@GmGm8r!*=Qj(zv1aQH?W;gFu)g#D^56864%UD#{3xiBTVr7+&G
zkFevB#looKa$%cB4~5Mu1VZ^nd!c_%521H8xv=idR>B&y+6iS*(L!5ETcKHbE1_YL
zTqq2vFXX(n)BCuAulKgcL%rwD<$4dVE!O*cdOy8uk*)OpGO*G6^T1ubqk~rK9q{X^
zx94Roy=|-i*83xAhTdw2mU>GrzSWyIdA{C^R!#LL^Y7}7*;k}Dtgp4+V2|~BeI5tu
z<t#m}*RyN1Ub5w7y{>0E>U9|NmtMP&2)$OH4(c`A?xPo!y+p5JZLyx`o!)wN=APH9
z9_y*+WHe6C`pDmUro}#bl7L}))SEx4uj?(S52>A~H%_yur<X5M52hMXw_Ar$R|N&s
z`F%^NQ+-ZRN9w<&%KovUb}wl_ZS4|GZ7}aetvppkEgm_Qnk!#KO?$tFnz(5*HM-|E
zYN+dWYT)%PRKfIhRCdG?DqT38N-P^e#r5w^wfE{wMLv;JVar^okgi-R(BcN=_vbds
zW7Js6tw~qP^+R3CVbi~qRnIa?>N<iFT@R%M(}jXB;Rglp^#%!EDZB(v`ra4Z_n0oY
z`A<{9<;710=Q@`NPMS3k96oVbpcvjquq#k1*!*s_VBLlw__n08f<;c<1+y<b6O>Hu
zE0_@aMKFpxR8X{AAQ+H4RFLoXMUZ*7ub{`==YoWo1VI<cIYG?fU_r#-b%Ibo3qkPn
zL4rmrZV7zjn+WP#Efmx`T`6!G9V4)BvQ}X6{;R-vQ#*k{`XT|}`5FJy)du{EsfGNP
ztq$=Y^M(AodqVj)@<#G6)j7aFbGMRze4ZEoP)rYgsbn^P$Dw2VO@sdBul051FMHO8
zzhHSDe^%F-{HYeZ`QuJq<&PNgo?jSb&hJ;@&d=S@f}fGvg`et}&5yrW#P2k55<j}d
zJbs%mtN1OpZ{jz}+Q|>7v5)V4vy5MF#(sXyh%&yj-afu<=`Ox`pUr$D_tkvigN1zV
zf)ZY3`{BHIM)|zw<w?9pLn3*1`~rB_p1bh=T4BID-Sq|Un8i8Xfm2&~dq+&;Z4b=j
z{qZi6w|c!BZ)u8vH{bp`Z^nhqyvgH7@y0gm%p3Np4sY<5N?zYy$9TP6XYhJnOXMY&
z)Zuk&^_JI>w};nmcM-33ZZlqUHz6<R@1wkivq$s1+O_1>H4yNsmnnEo{RZ%CJiK|P
z51;TP3m5bBI&|Q1jK$m!<)z#=L$bNg{AAn*&rWl1FCWak+SQGF!Tcik)X5_5k>PIK
z{f*9XcfT3H-MUuB-H>>gyUI45yZD@hJ9o?m?)2cc+==gBaz}5R#2uPek2}ce1h?Q)
z4{r7(J~zF^d~PCqp;p|sGu-x>Y23EezH-B^&)|kktHTX!UB+#|kKuake#mvp9l)*T
zCgD2#J)dhe+np<ITgnydhjRsrYn(5A(>d?mD>$zn4C6dmV9dE6JC}3Ium<Pyp^cn#
zg911wy$^B@KWW2JEcuJGt8-V*7U@0Cx?{aKD~euo7B%e0nf>Amr)1@D&V+aa&M3=?
zoT5KXIRi$_<m3n1ax&j8;PhDM%t=UE&go)TlM{1p4JTr3T~285ADrM1o}5M-w{U#Z
zd^z=<wsUG-YRGY!xQk=oq7ld9^Ineewm^<SMk$A1O<u?!Y&Oudf49D~3U257<W9@^
zn%yU}B4cPT%k*t&aXlm{hmwaUwMn$^{wDrRw{2Y)#ZBoly7P!mqdQLSu%P|M*rPG`
zVyNgkQL*iYwcQ^1G_poSa`=iiPuuvkE^c+Em1|hP(6gcST8?k=tVO%#JDWQ<n-KCT
zB%|rArm?{%gIhE?(4+}8fqbx8z6^dN%D;cNh12@Z`dqu<c6zORpV;u+X^mRve4W=M
zyAQ`Rv*KMz#!!>Hy)2&wq;IQHkrtN{-$T;2Ys#VN^^%9*w@GUAE-2A{NM!dnjT7R}
zJm1o7TZa){7d3hkHzjFtm(jBxbRMy)bEnbWZ*`nplGkB@nRWY(TX)7DjTFb++g%hx
zovjvKCu>qvZ1$OU!?tv8yWRRt<kR9Mku^>)iAa7B5x!!LLz}0Zacz9gn6xhDShhOT
z??o$D*F$0b9?u9pyR&9!y}n;sj<@X4;#rYHi*`%yH{Y3Yr@8aVzne|i+$`ji<YP$2
zseVmw-P_tUwpoqflQ*^pw^&-<<iHr$CQXWY92kwmjHWg|CfXEed9Y4kXr+7Lz&Zti
zGgb=%|JYs>cyym%;NN@e2Y%d~7i4gHRFGwpVL>iyw*}QVSrXJJ>vT}d!v}(5EVx14
z<II9G<`f3?JAE=}=-{%T(GyF8CeCpQnzqO*XwIUML5t?x4_YzFG-%zR3qhNcUIguI
z<`z`y5EgXsg+<V@UC}|O2Obal%P%<S>Z78d+fyTh9(Wf7Jvp%_=vC*(K^3=81bymS
zQ_gvKPtKngDA#K}RIdMSu3S8)m)ywzs@&xKDY;pio7|$}irl)eOm4?3mpc@ml{;0O
zkh}DlEw6U2y1b@edwK0?7V<hzTFKoT-IRNb*dzBkdQ9#scq4BR;41e|YbtLvsgXQz
z!w0$iNDq1N<s5m)9j?6jJ-)o<%@ldqSyOrIJ@4h=3wiR$0Wx{J@IZOAb(lQnny0+|
z^!xITq0#bAuY1b7OtY1DtrsotR!Ygcw{Vsx9G)ppYTQ|#yrz>p)p)eLN3YBBG(}^1
zPlJ{6UackajA7m6nVU=GS(g{cv)|>(dmHG>bIqdUdFCzU`QjV${EuRJ!Oe1cpWQ-v
z-*JcK{i5H?`<u>^_dhaUJ|K@LhaV=B4_tRjKB!SG`5?tH`QU(c^1*9Q%7>V_%7^4^
zln*(SDK9kYC@+kF?eMko!cE5V!t*obg-=7|g_Tly5r?DPDrw}S9Q9Bi?9g862mGO5
z^p7}*hq#E3^T7Gwyl{RvPn<8#8|RO4U_2NX#)olYycjpek9oj+U|ujkm?z8^<_+_Q
zdBl8TUNOIzXUsR|9rKUtfa`(lg6o6pgzJUthU<sxi0g^#itCH(jO&f-j_Z$gfc1cN
zf%SoPg7t!RgY|=Tg!P1Vh4qDXhV_PZhxLbbi1mndiS-F}iuJ0jTdZHKW2|SaYpidq
zbF6o)d#r!#1MCOv3+xZ<6YLl48|)wKBkU*aE9@`qGwe6)JM2H~L+nTFOYBeRQ|wn|
z-(vq_A7ejbUt@nmpJTsc-(&yph3#IT_W^$&$oGNXKG5F>cKg77AN2n|@K*|cOTm9B
z;FJPhDd3g@ekshO6y{S3^D2e;mBKtrVZNm>?^2k5Da26<@svVbr4U~!#90dQmO|X6
z5PvD;p%n5_3VA7o{FFkTN+DmRkhfCEUn%r|DdbZDc~wAu6_95I<XZuGS3v$1unr1X
z4+X4?0@g<X>!g77Qoy<?VEq)ZjtW>$1+1$A)>i@Rtbp}az`847{S{CL3aAGK)P(}-
zLjiT7fO=6t-6)`b6i`PBs3!%~l>+KZ0d=N;dQ(8%DWLuoP=^YrM+MZS0_sx%b*g}R
zRY2V;pnerl#|o%t1=O_y>RSPIu7G-1K;0{#{uR&%3g`y~^o0WYLjirFfPPUx-zcDe
z6wpTs=qCmAl>+)p0ez-`ep5i-DWLxp(1!}>M+Nky0{T+{eX4-|S3ut?pnnz6#|r3Y
z1@yH7`db10uYi76K>sVC|CL)MjeL}&9_oV~+AIBlKlF?K5eM-Q7x8f(I3JuB&JX8_
z^Tm1N{4oxU2jjx{FiwmY<Hq<g510?k3+4y&g!#g}Vg4|Wm`}_r<`?sf`Nq6s{&5{}
zJ#bxceQ=#{y>Q)d{cs&|J#k%eeQ}*}y>Z=f{jm<P9<VO3KCn)(Ua)Skez1<Pp0KX4
zzOc@)-mvbl{;&?Q9<eU5KA}#rUX^u=^^0|k^^A3m^^J9o^^SFq^^bjk{eXRe{egXg
z{epdi{eyjk{e*pm{e^vo{f2#q{fB*s{fK>u{Rw@F{i^I+>|g9->}Tw2>~H9E?04*Y
zSbpW;PIZv+tGOuz+ikk)wY)M&c%{n%gPxPaM3rfjWZd~~Ms^488LzEbN9zCbwCPck
zZ1dPYn=I~_H@C{Xa?|?#&c?Pw7uB#A5AEqt5_#Xr=EFeQ!W?@S*JX!YSBx&KUQ5!g
z#wzELwQB6DReR~75p|q=p46RHx!YYTN~}LBD$%3zaJW}i%n|RKuSfZYPwwEiTV~#{
zTFFNL@i)8zUO(T_xc%;&z@1(z<W^xjo8-NA2>#PCC8YX(-(~|&wQYXNcT!9Hrw>EZ
zAEbnBweW6LnK7%4{MOs>;>1G{ibu;MD^tSTd7qpXm2R39J=g7J%yCic*muj$b#Qq8
zv18L4F`bf=XLTOhe@>VA(wMldvfEvc%pcV4(x9>NcehOF{<NV-!YhtE@ili{(hIN2
z$&bd=NV!pYKJ|35tj9j%eQ7He6sM1`meDhF)-w3n_x>5xYIo20;PWZ-xS@I0jMekA
z<9VBNTutWW+&NL+dqLfExv_Oe<OvU+$=mkiY<~Rwvju|l%?p-~INc}skH9`x!p8K?
zh`84G<E}CNh7ULIZ?L*v|FN!{22jt}4;V~!8So;>bzoQif`NzcOdeFb^7)`Kt>L$m
z|J*#-zv$`UvGGj?Ure1e#G&NzkobEgL*~bR8uHiu@<M|thYA~Zs3=VIn^ZWe&YQxO
zep?F<#Lg(ZJZfU$KPSoxE1ZWGejeSq@axyF$}Q5!M>*=DKH8x@`T>9FSLq*d01t7M
z_%IKgk8)lxKb$Ad7w4^<Kg5CYU|bj<#)<J_+!#OR0rP=*!TeyJFkhHA%pc|v^ND%I
z{9>Ll-<WsIKdu9=2d)dQ53Uog7p@zwAFd;=C$1~5FRnALH?BLbKh^=(1J(uB2i6JJ
z3)T(R57rUZ6V?^h7uFfp8`d4xAJ!q(Bi1F>C)O#}E7mR6FV->EGuAcMH`Y1UJJvnc
zKlTCk1NH^>2lff}3-%565B3rE6ZRGM7xo$U8}=RcANC>kBlacsC-y1!EA}n+FZMC^
zGxjz1H}*O9JN7*u0KR12x&7(dU%{1O50-w|S!4M78p{$Zrf2VXCzx6JCco~ISN8(#
zU&dVi>v_4c=d%VcraW0QCi1bvlRb~7)^K?!Y<cMZ;P|U|-wvK}Cu5`C?FV`zZgrn@
z@5c2mjjng<TYUA>n<ZB|+#GP}N{h=E;~EXTaQlSC`5uB6XP>`YaHik-1*Zi8TTV?`
z>wnVOu>bMR*{hE=zxDLUwT!mqc`kn*Hk5`PT-|)~ftIH_mp$4Zsu*v0x773RxqGh$
zo!B$NYvXRO<Gpv@HM7|<!)EUG){jqZ6O^QFDU(Sy51HS1QxmH$8wGQ=Y&hwiv3|z0
zsq2#eGFj{UZrd7B7xz_nq<Sm&xvX0;cW&D9!6Q?bB|cxbwDm37l7@-H7uOorXOVrI
zyoF{*&MYwcx_`dmmza4br*h_6^|?C7MNn_H$B^5zn!XH~*(srLM&7k))2H@`o3_nx
zRLQlAi%RrP2&VeJemW(+ebVGbpCcw+e~~)L!6#s1!g==zYt9cG|Gu%u_*Uli$1O^%
zKen>&p0S+=c#bJ;dvHvR?R`g=Y^pw*YSDMpz=2OkR<u7qvfz5;h>z0f5ko&NA7L`@
z#_%Pd5{Cyk<P5tgFdf!stIIHZ&xoPrh2}#G7L^UHJ-c`Doeaz3MRu9RiE9MKZngnM
z6<Ljoj;s<D%|F(=sNV&{qK?Pf6a}v7SyZ!MZjq%=lOltgLyCBPR}{heE4N4^ALXcr
z`e=vt=m-3vU!{M<0X)Q2;=?>}KFWE){BWK)U!1pc{tySogK=Se7$?Syabx_L2h0cN
z1@nV>!hB)gFn^dw%qQj*^NV@Ld}H1*|F{mg9=I;JKDbV}Ubt?!ez=afp17{KzPQe~
z-nj0#{#XZC4_FsiA6O??FIYENKUhatPgqx2Usz{YZ&-I&e^`fDk64#jpIE0@uUNNO
zzgWju&sf)3-&p5Z?^yR(|JVoE57-yjAJ`|@FW5KOKiEguPuN%3U)X2ZZ`gO(f7plE
zkJy*kpV+6^uh_TPzu3pv&)C=4-`MBa@7VXS{4lsv`PBs5^+JVL40?$wCF70kjn_&8
zOplt!THLY9vi@K@%wFP9;$$mZ=u*vfWpy|*)v8&0Sskakv)!fjM|phm%JRPD8{xOR
zVRior0dE?22;3>RYLXxPXGo1^1Dl^}=@8m8Y-_8^Hci5dBg!Hx+xbMLN6(Ep9$V4D
zv13T5<jzC8%#YjJ^=P+C@%OqvO?Z{~I_X97KPfj;&-B=rwlaNu&#YdpGpc2L$UL4k
zGdn)VHRo>c1-Y?#`tXZ+-3zFK6@8laxzabIZ)Lv`{YCx94$vDgc)*K+T?dvAavL;e
z(7nL{gU1fOIK**C_aXC#Tr3n7HY`jm996io@Ic{}!pDUbg<lH4!m9%IuK;f)$Pz(E
zG~^=acOT+7_#)T`47vxt+y<5p>^k5D_}A+{w!f&~h`yD5Gx}WV)3jhk0hQl9Z+o78
zZfx%bId^khv*WX7W**P@kWsBy>z-NZ<I`65*q3@H<!16fNiPy#C%o$ZH2z+<OI?q~
zZS69@^UzMo9YZ=e##Y1}kDeQq-p(hoGNLTJxJ{E*m0?>$d$x3FeyZ8PkQ%{%Hp!P;
z1@3IzA>fVwgof4qcKb$n-}1`x_*8$CyR`1?I!?8h)v8%zRrOk~D_yF|7CPBFl-Nsb
zhgpBH%7XJltm#o{fbm)*d&ziFr9m&@6}?cwc78Q3+y{Qi`gFar)rXz$YgSBuN4?2^
zb?;^D^YUj6pR9fC_-N`w;r+pP-`>f*{oq!@jqBGtUA=sz<E1MX<1YMtzQ@@YXZoKO
zoSJ&l`S|8zEsk6(&pT{*aP@)EvVRogOTG49-7{jh_s+XJW^8Y>joMPSxo}gHjnsyd
z>u0V@S?jk(wCc{veJkcIAF?cIX`3Yt7uQ~7ztDVv@qD9s(z#Z1TxNUBg5&Ir{OMDt
zZ7aE6BAn_sC4KVZNjD}rOiY}xcKrMCt;Q`HTRFD#n9?ydM^76~jT$(zVq~8YA4d!u
zAsxPSc)+lW!}<=hA6h=N&rrAGJH?BNlZxGnDvFL4Ehy?=)Tt<_sAiF6k*J7Q1V=#F
zS^^ye{Qe+6T2xW&2KtMN?+kSV`|@G-;OpY>fZ<C=NWuTdk$py1j2bwa8a-`H%`v58
zJCCg#w`hE;@$V<BotQYuVbYDsi>IVd^(zsUT%WdW`qUZuGds<KW78a$xmNR}^Nki5
zFEn3dzqt02hD+NlOIki;#k`gKR^3@6TI;tiW&O+zCpS`?nrtrIQnroS-e$*)op*P8
z?-{Z8YN?lEeAzz-LJzJ!Y*?Om<l3<o$2XsJJ~j2U;7tFsFV6S4@b|^IOINORyn6Y1
zryJLACER{+C-d&x`-2|}A5DGi_+;&~hR@4i#=g4uCjT8(G5vkb4?8PceY*Z7OLYuT
z{@u+H;8ws535bi$OUccP%TLSBOvua6j%%Bn-7_UAKQAsMJUT2o-dDAaYZl!$E;_p)
zHz_49Bs()RJ1Zt3F(V}}E+IEFK1s=l&sTEXlQ?0)QL^BO=rCDG{g66!WT2muo{^F(
zYv0h_$HU#z-OJOfeg|(aS!#B!EI2BhBcW%;7j#HT?~#_D*Ur;7-qWig@|RIlKJXmt
za49}gT>P`A3e4Wi!$&#&)zp+qo?~5d`c)zMzMfu~=?&D;s+jzSp8m?|Z=q%v^Q&0$
zy*=s5S5Sv%^QDet>HPMU53{E${}5F&k1us1r~lhmK1^R-`Nyd7bE;tS>B|3;nzM|N
z{2jmfQIjtF>(rZ1Tnnwb+4;Lqov!)6so_I;7BaHtfBUqn3;qH1>2p;}J6-KhsJ~}1
z(thA~Eg86AYMP!OmC`3HD><c~@+!*H!^;Owwp<>yw9upmSv>ozQWVPTHLj4_F~p=g
z8AMrC3c?Q;LPAX&Vp5Ha;b0YtL47ddN-0GVx9ZlDm#=ayEU8mfxSqW6I+SZiEvUlv
z<m2J5TnQO9YgiSoC)Ih5Tb=s13fGgL@<icAtzp#D@hWtDicd}Nmy#S$pY`ffFGg}r
z>XAp=V^uI3)!EO7S`EQy-R>W)g25>J-JhBWv1mPcse)xjpACbkJ)^3AnW;~TA=LK&
z17)T<Ifha*{tuMdx0B?R(N(|9)aS}@>csznGNaF#3z=p1+dfv%+#@P)5Ag~zifUov
zK%OG^{>EpOsFbAi9OcyEIX=$51GR21-?nxYoWHjx&OeUYzn5=lPtL#ecg=rNc3ymH
zLQ;NqF7Yl3H-Xv$5Ay4i5h$ui1oR0!l`8qlbMzoXs49z~KAiTVPJFDQi=cke#?7JT
zP2pF;MbNyf!Y!a4!n-OiWEoY7PWblD3U>fCeG%VO>-kib=mgEXE8IeA;@m2_2y`b5
zr{-<tOI^u2`fcBxBhCrxcUib&sO|8$Uu*im?Ii^{efn%Lk-9#aXQ9;tRU-ZBQ$Y#!
z^=nm3KVAK^sC$<g>EHIdUQgtvBxHnSr=$ksrQ9s)?pm(YhHTs4_BKE>arI?%4z=zn
z*H-Jjl`1fI)g|<BYUD|-p*5NJ-@ag)stV@Ko~l+bO*I9x?`>5pn5OOMf|-4tQ82%4
zvFD|$J`NY3s(Pd~pSro1FV(tV{Qc+NTXnC#geouPYd2~Yn7gWGR>D_AFy{W-UKHf_
zO;1kFNWl}6=B<#4)H;z=>(e8@?X3xO`tj=WSw~$<Gpwp1sH$iaRTQcn!f*SzHLX=p
zeO~rD^^&Lksk`6y-jFeSx`eh<M^g;7KL1s9B2ZP(9_oFFb_BbA*NbDVHBi3oS4JJ=
zYJci<U)7jAT|bAZ<H?3vADgW*0jSF7IQ62bb^ul4ET+CS=lo5TnO4EG7*3xqq0`i>
zUfQRCDsduKg`g^;3)IXu+96blvzYn~?h<OapbDPFVD@wgU7;qXYM%qD#92%kfvSRT
zQfHcJM^GisVyauPyVRqqcoy^aqU+}o^|UIU#V`O>`8=bhhE&0`82v$xS=0rWDtH#d
z>C+|jni`d>eF~@&XE9X>sv`QAS|6hwLX|j+sh;w49#FINs^D1+W>1&UCu(>P?Q=kt
zIEyJGP*xC+OFe3?9YK{ii>W@eG=`eTtAh7pem?5@;ptIxQnXJ3RpMR@15lNZnA*=c
zi~Y9$Cx^V1&rMCuryncAVW@NxSE}{C(Qo^Ia=s5j^}*^f)QfRksn+|wRc9f-y=i^0
zq{=RY>duUFo!UB{u@F__szTWjs(XVnY8%v&)@L88PA#dgPvI%c(YaN&mNcJ&*fpWb
z){^QBeV00}RZI9G1D}MHgv4~^cU8EBc)5FeaHx>%-29Y&^};<kdJ<u{Ay>*Z6<Bj^
zxVC(IeqH=h3!C(WT&0DS#}jb%c_N+>*PP4eP<#gge>;!Mw>RR8Oay$fDc?=Vuc;^C
zd+7^c@B?}L#XJe_?dKUQRU}fr*aT=}1Nd`*XQ*TvihwxC6C(k8j(mZDLvguWvoJIG
zRD_hv*RQT`CN{AOv5K~N79r+vgq9q>ewamoaU)}Y<Hr%k9FCqdr#@_W)j%LN4gwv1
z4Gx+Md{EUyqbis1tRF?FztuyJ!`XpfLA)K*al4ko*@;{DI+|U$ox$Pk#;r34|KivS
zueslS1X?KqXM0eMcDjSZp^*N$(|zcaJh^z{!*1mOXL}h=g}>-jd3>Rr?qfJL_(iA6
zLZh9Ql1_JWIAWyN{UE0<nw*w`mUj56cZ<+1#IIm@HT*@d>T`tJYZ=3<@h^H+-%Y8#
z?kBzO;&7x$um3>?Ts0X`fR=U!RR8N5y<!RuFx;B`qFeeYxZ3SOhFgnYbW0!h)ou@w
zZuf9FR!INxgCtbfBw;^jX(s_57AP-t(J!XqFvGFUFFMvd2cjL9GaTFfqGQdaIqmoe
z=@^b34oGkOK`Lr!QgHyZv{T^)kN>rDag^cN=@&hJd!|ay`542q^Dlb-cAraoK2Cau
zgPtqWn|_dunwo4J{4N{N9gK9GV7RXSi>`@xDd<_BWVo*Ri>`@BN3`oxq-*Gu+DQLm
zrzk%mLp%PH;keE(I@Ub$r5&GUIIj1Ljx~4TwBs|RW9XFnNdIc5XyxK8!?WivdRBId
zmgjQ}&)&c2S=lLCp3jq>p;LU3{^d^5a(#i}y1_5HR&|P&>%SPT{eRK5s#COFUnE__
z1w$jGH~-+!QA=~^I0RbXF4u@}H6bssE-`!u{&&8$uCp#Pe9Qkk-&&VjS4iJ*2@#C+
zmLKG#wk9Wsf0PrgtFEgI=OO={bM1?-YYgYj|2yZ}*I?I4=VcsDOQg5{AT4g1w3PoS
zE!vl2H%RYr$r8rS`;i}bXIzopWO#4=-+5<TnB5}1L%iWg!&R!zd!G85%$)qe-0AO1
zAbaUH10wQ&0-@DXe={K3{ZAmYI_nMz0ZSK+^zI)d%0rW=Q$I<RR)gJTV8s4UFtq#Z
z9s{Gp{{%z3-R_eZM>(8MNW-;^&Z6?v<m%6#<Vw5i9xy<<{7*m_&G(Q2()E7=!sx+A
zBnX_@<B|UPb<TI!z~3Gjg1z$Y=pTmXg#X5~Ry#Z<J;TX23F)6-jVMpP<YNuhgMY0q
zc*1a<^53}DF8-$s*FF9l*V;AzjC2iW-gKmYel?;z^M0QY?NWcv@ZIab@y)347YyH-
z|BY`(VZS7O!&OK&(kp&&9I)3M2jKL>nXCEFL_jD9-0Z(%`0M=({+bg0UX%W|b2xcO
zul~XOoHX-OKJe4bubtLC_#1}Hf?sf{{x2nT)NdIs`~HH<VAcPyp<TXXxa|K6F4g~O
zhjv*(y4=R$3`Ba>4|3_K$t9c>ICItCqD+6ICc1>x{+IL!H8B|JpFcWOJ~$))3#R&u
znblt3lU`w-g}*RQ?au!|dW3lv|KdEgy?!LULTwI1nq_U$`DC<uCFv3_T}B}N^CyvI
zpf#6FD8ub1(k;w%)Gy4G{$@;o!lnOAx`dgI`Nf$s+<qb5!o%osNdNp<yz*i6_uurb
zp6gfADI6LmApP?PHU~h9%qldfcKvgeJp#$tfevA|lW_Z=&sM9fxLkBXJB8U!LHgHb
ztL>OaI)*MNL7HW^61ml`EiRw*3YSLHk!E>mM3gKhm*H7JdWQMV{I&UNR~VNfy~2EF
z|N49xp7lu2Pz`gD{tv4`^Q{tKidDcBl1`x-<|F+J)$pBTebO<^cHythR=dOuNT)E{
z#lJpVZO0<gG1S6Rr2oU({q}tqm|IM)nDh#@upH@MsNL^9OGwW!-<7{MUq*!)l3roH
ztABmI49`ZSXE>a%MVjS_2i{m^em@iD7ZYsEaJ&AO-IAAZTockQoX`G1n&p|7@jq+n
znMxThH~orBtv7qPrVN)`e#s^IK$UAox@5lJtqg_ugJ0~aYv6|ils|o;7NXvH9g1S$
zA)b10g&dCM86d!xYp!ORz!u)GC;eGn;&4n{)N*oT2LxiPN6iml){v%%Z8g{@^y=Uj
zX4N3%^e*yAy$&$l{<M(T25RfogBU1yviRKyQ|qZ?_8!jR=#xqUHNntp1bUnzLh%QB
zje$>07e3^m+g~8?iM0PvPY!yt3#BKTV9YNB_-x{64SKkon(+gFU4SpsD8bGT^acXI
z2@AbFpjY&BJ#Hh!=}ssjjYB(LZlh%2m7zdAexTR58mvbVtpwX2=mjp*D(@faH32=i
zZ2LBT;I9SfNxo_Q&|ehjS+mgV33?tZ^yYwGcNTgdK~Kw}KyAdx^T!Lo@2-~N<_CI}
zczh{C1@-um-dlF-@j0K>dhj@)$6`HrdZ5Q*J$R;|$6`HrZlK3vJ$Ri#k5h|I3T$=f
zh1Yo=$hx!8`vf{UKiBJ$0eN2ZbG@#R6g~@o-3NhQ(a-%Q!TgL&ey*1bxDI7M*PC>b
z!*MG5x!xabK!;qoALRLuWY8lQ?niplK#xUUHlqD)c+ukr{x;r&^|(zd!S)Awn-4*r
z%YLr6eK>s7j)h)nGY-eN=;!`U0WO<7KLdXp7XF@rKNjaf-gD4naUSHo1U&%}hKA5S
zUh&?79*grJ?-S^eW%>hud<p2uevZqp3wljh=w*Oj5evPi?DPaI{Rvq5qtG9VIH+|j
z^$=I^^LQy-Ulw&hy#_rN>!!y8Jr;GKCjvbd@#?h#J=xFW(Cc|fyX-Z=YuBj|^f*O7
z_a}S|dMxrH#5}X;HzD>Vi@XTmfu4ZH{62u5?B{y=HlW91-SlgNUJ(m_t3j^`3%!3p
zPryPC^THy}`Y%9_O&niAk42shgrLVF4uh7UC;NFE20hr-p9u6gML+i^dI)-2iUPHf
zc0G$8HDgtOqJKb7pZ0;S=zWI2SE20mKEQb&K9c@z(EIIx^{pX9pW6~xs7>o>-#3ar
z$AAnUG&2W7?~5rY;9DHb!PGko3M~A6odkM6_b28=u<|G7!u1s!f7}!7{PD)H^T&sE
z!;ctzH?;F27Vtr1?{``p4pR?v!onXlfSo@*KhP`xIj$aFXXBf~%)ywSa6c#<Vk!a6
z(9<6QJovcEcY~p4fY-4sa79wkV}UFB3-nmvis!Mzl_apkHLMPL_(2lpV8m<q1{Cna
zIn2S(Gb#gxlT0O`8G6R!fyV;Zq%-KTz?IenJr=l9jDrQPDb@=MT(gPnaLq9e7JX!4
z33_GlVh%?BEG~jV8B+;phMwgN;2rq6o>fQCIrwuuYdd!StZ%UMXS0Z%Kifoh{_L=x
zS;TAikexsKHK51hc<+!7dS&op4#s*o)&>O@{v02HUK!IF&<uZ0tAGb@X?!;rdNMp7
zu&6(02bOwQK#v8k3p^KRgX<c>POqAXrCvEZz3M~R>D34VJr?U$<1^^7=%bot?DT34
z1HGSLmxyZzgC2{zcf<2J8$CR??SmI{FzTuf<`0jR%)!vB8v+U}^y=aD9*aEJ!yMy_
zIT*O^BSC?MUVXf-WszqOA?UHlpT{wFdY<Dzk42un@Oq6!{=5xX>Kz9?7J2p=19~j-
z=Zn`vEcE=0L61eA{qWq&BF_!*dYpw`L%h#mk!OD+&|{Hj|I_UB0w#kVi|fQjv7pD|
zI<c`0JAaLDvhx?X1oT*}TTlu+T)7)NT>0}K;3fc{3oq3WH`zq*GPb>Q$TuETdUy_D
zj$&Yt{=Nd;jj04Qt`ngb+!g3V9eN9Zhdrhm;$ZBdTJYk*s|a2=^x?GuUZg*~-oR@U
z=D=Pc{56#TjrQoT3|=^pX5cn82Of=!G8{T^n>GeM8{7o7J>t^!pbIx0<TUO|*vFv@
zcM9;?;BHsjBQBn^ap=OuJkhutm0G%SAApPnZV0}gjyQ;W3|=^N;D+G)=``+KrIt?I
zkVYV@p_Y>y#`=bkd8Y4Ibm5YDUiSZki+N^)3;&f~6E7aSaOlD%>v_FOO{vGI=Mb!C
z7P!p})i{{vbA&%eJvXxe8J*`@gdPL88J^#3s^#Q{k>_T~AjJ3(7w@fc=!myj2JmUz
z#Y!!e9upVeXJUhk&p>G0%Y;8>yx3zjF5Y9{KszSx6X3DHZH~{mXxwYCj{|82ZgX4U
z(YT9XABPUy=1qZLTPfB4!^m^<UTS;H^G&s?F5Enj(YUJ#Jx09EvB%ip;<*xW5ch9*
z;n0PPJx1ehR%+>v_btd+;I?p3;~?%m!XG2gE$|pb<IX4a81c3U2N|9-nS+t%7JWg1
zju(3mhmLq#6at^dU7^&{8E=b~AY+4jR*i%4J|_Gz<Hh?y8ut%Ej}dQ6F34EmwyXns
zbiB_9e+=A~-XNoK=MZ{K+%6zPpUlC?bIXySK;yntD<jRsod`S{cPXLA#KrR)8(gem
z8W*2Y;n0Qq5AbQ+bxJLj9s@U23NjYBp?G~j<5m#<81aTS0~w9GkkDh|;_;M4AB9c_
zJsS4|;g5-ny+h-!BJ`NJhe5^$_c`d%xSt4rOkB(bjk}4^W8j84f{X=jSWD2OalaD&
z7`S1PAfs{T5qeBqJRY#<qcA+Dsd1H`Wk;7tGjUe~kH%e&N-$85iHpYrHn^2)dpK@z
zDcHxM1Gg0)_%tqJ;n0EG3Tv4KZY#WxLVLu;Ee_l=;%(Ixc(ve#$F<q;!hw2>cw3DC
z9*aI|h1aBLkGNvk;?RY=6Zkal5~Y@I+}j{yf!i9fXj~)0A0yt@<aO*?LXQz|>qabb
zQwdx=*5J?)Z|f}J)A8mgwRFbYdIreqs^#RS6bJ(iL)`iR?9=h$JrE9ExW|D{<Kndk
z4%B1D`x<yGaN9Vl?QwmrU>}DL+%|YkOyl-ZYU#vn69F<dxC7KUh>O>5ICS9-1wM_N
zt<=(uy9Q+S)N*pe$a9-ZAVeI*#cLiMx^Qm+pT^BqYU#uc7lMohZn%#c2XSSvk3$D;
zIG(p?+ybSRZd|+%V1qkFjf1$Zgg-_fh2yb;#>Lvkf%9Y3Rrr43xucLV7<mqV0dllQ
zT&x`&NHcN&1s;vt8<k+_z>RPMJ`3E4aJ4<+(&sN7xDj|frE&9NABQg7!N6yOi^m?c
zM_ju8b>VIS9U8Yk?Bmdddky&BN~!iAMxG;$)b@y5U#+SGH_{ShH0~fmZv*V(wX14~
zBZFXv4KA(~;vlY<%2-J=);AJkq;U%gJti)m&)MK!06iMlm+;5Ly$&)Ow;!R$z-=o4
z8TKY~F!J2CAt=zexQ_#A25#FXz@u>o!afevW8$U(j}0zfE1^B+8P8!jkY?g8170n7
zfgWcFyl|i%6Za(WSm3s!?GZN!2^czX+aZs}#cMYlI&j;00H0njrIPwjDQt=JV7nBc
z(H?Pw)jCKs;%%1+JQ^3zB{+29P6s|4Ts*JRxOh*1Ll^Ej;M2HxY`~!l_apFG;6`E3
z(ztjnjY9`+R0H7CxI2_uI&q`oLB`^GGHQ$(2lL#D@W;q=6rMk5+}(s8qpqTMfs76A
zUC^WB#bY%NUGY8vK8?FosiiaCXfu%2QOn5<qpqTZKuF`ZRV(Vijcx%l8h1OP$A~vN
z3uJ6?@w`goMic%Rd5*^8AB~H-#DR89++)CFgZox(kL%kW_Hm#;ChjNT(YRYs35E{b
zm}<bM&udC0^&du_V=%X9kGP%GIy!J;I)aSG-A3p!;*BW+85`Vnphx4z5&jtQ#$YYc
zxH}0wCN7>oSm4GYCXI`|hXZK_ZmbFLXxvGt1OxRLxUqO{k->{O7<rDx{L#3HYGqxx
z-9bj<P9^l1xT8TPQ_IN>6L%E|5eL^7kJUJkX2!b_c(vdKdK^54;6Obl?q%T7*QKaK
z4<>FU2x#0iwGz?{-1g*s_cTI}f!iK?hy`x@2+*T(dlCMaxY%R0;Dzx{CiIxNLqNs`
z7mo)tZWiH>iMtwPG;Rr@$HYAgGB&v6aicfkkBLhjH+m9!4BQTQ+;CCL$xSH`#Cg91
z9(U<@^VNz-GjKaZ0FRD$9HGa=?E^CUzC*31+%R$H0hh)luV0wB<n>jC+9BF8aZdt|
zO}x(uT=M#biCY1Bbi5N_ABPUyj*h@*5pPGlwxQ!CuU{Cr9ov8&jZ4-&Bi@d<RxIkO
z<4gj#2=;N{Jear(fk)$xM<p1j$HYAXyqYLvj8dS9y6Q;gd6-&P7cQA+ytc%l1Gf|A
znMJ&vg4OnLJm8K*XE1c&b_xT2EqLK^V<Nn8=)%QbWD#$tS!#R49fQtb=)zqDd>S_q
zm0;+?JqrBlN~!iAMxHx8Q`;jhxo(X0?eq@xXk2nV80*^^pUu?PhE!4v+|J~2gFLS?
za63m3xXEh2I^yk&#|;+ocAg7*Xpixd=T#=|QqZB}9Rd3|bm5)=KAU*S<MVW-H=XO-
znLIux5qgX~cfsQ`i{nNYyhotp#TvtbG$Y<FQNW|)9ga#cbi~^Qk9jQa7rHD{+hd+F
z=QwoXt^+=eOJ0{S<GlcSY~scHH^f0)j1h+p+&GYHaLGPr;KpIBEaHueQR5&kUIXCJ
zg&PNaI^I;JmP(I_i)+B5p5s=laS#`CjzbsjCg9V!qm){@aj$@kMLjFOND*-mcO~JE
zQCD3>Afs{92t7u;UA;iYBHpeYK##^<L-=Fj;x#>uJBH9>;$kk?#EaL(H12xB9}{;c
z$Y|UigdP+3Hpp1ib2mNEqj7N#IFM%Gb~6GVjXN5ZV4xlYx0@gESk!a3?rM8nU-JHv
ziJJy`G;TWV<IshR*Vb&}-LAGrT-?Wj{+PI>z@u@;q7n>UxDSBOBHnltwLRjJ_wfwe
zcx%w3af@LehYsBMCcv+WLdL*(8)$gqc&rh$N8G(?KGICwY~azjLkT^``o`n+8XH`k
z2aT&B{4sIMK}O?}=Pf4gbI@aPebrq`;2!ufZg(337h}SK^JU<6$LlpVxXEgJ%=2N`
z$ASJB@pjJu9v$xtRDz)kcN*~7;O<b{Bkoaj216Gvt^w8-=y8Pb!l5s!@9E>=EBiJ)
zef>Or{JebpJY+KX2SfGO&&Nke`S|#FsyN+6h0WWv;PSXCSNNB!42)p(pF<(vha-c(
zwYY6S!#yu8FF!XwArbcaXR5YpIw?CdGbJmZ;|@O^<er<KnVp=H!EsMcNi66QpOK!G
zLhq+%rDk*7bF-5Z@)MNG@qJQL;?q(Rl2dY3#(DV(Nxcg45_*75a8$T^LVkX3dSXF-
zN*?VaGa*UkM&&*sF)=r#4>(Q9Py>?EoPxxxgiJL4CfDYvCxgK<hbA2Y&evBUY!5Fr
zPf24vC<kA)ZUr<ATU^J1@DiwbNTXar(8cO~4%lPgllDlH_OzU~N18sip}mM<k2Gmd
z%V~S0u}+l(?8UG{;v-Gk({kD#Y3vW>0DI(<_DGZVw4Aob?JA`)`~iDI*pT)}llHWn
zwnut1yp#j%jbMkgN1C*!<+MH0^f49jjT!bxllHWnwnrL|f64*&c#a_PktXeFIc<;h
z8Kp7&0ed|5k@iTF_OzU~NBSzflmqNdVTZIwnzX0ov^~=Il*aG}?9E_9+9OTc({kD#
z>F4lL4zM?e9nv0Y(w>&n_DH{18p9v3w}1_4k2Gmd%V~R{HJ=eedrO8r(xg2tr|p5}
z()(y{#jr=3w5R2?4bWWlsT^RB$7gc>NR#%ooVEv=D+3+n0DC;Ak@iTF_OzU~2b$}q
zvR3BLmSK-HX-~^(d!V^KguNZZ9%<5^meck?Yu-b|{Mj??ktXeFIc*O#HxzV~1MKnH
z02x2hq&+RC?SbY-sjQXpJ2LE%ChciCZ4Wdzj<9!P*dtBa({kD#Xl^QDFJssvP1@6P
z+8$_b4(KQc#P19{Wc)~z_OzU~2bw!TWvz_gg<+30X-~^(d!V_)342$DJ<_B-EvM~i
zIrcFQpt%!OyUO`ggMBg{q)C6Yoc2e{X@5X-XA%DJ{*UyBH0h6))Bb2V?GI?~62e~%
zhCif9f3%$TN6Tq{Ky%j-{_wh*oFCGpKUz-vqvf<epf&e2*iW?>{*Wg9(Q?`!EvNkf
z%`F2P<p6)RVTYU_(xg9HPWz+fv_GJ^$5q~x>x;)8(jU^KKUz-vqvf<ept%<ae|6OM
zGz)0%O&|nn1})eBMsx4d$`D^&*hhSN0Ig+D%V~R*Kckhwz8>t8_CRad({kD#<^K})
z?hJdNwd`p*Z4dOf>u<oX&#(tt%bu3g_CWLS8caFB-UD{X`2($GPs?e0pm`Q*bF4Q{
zhCR?)_OzU~2bzb+MCAZ`FW4dRf!4C8<+MG}JghP00DEuPA?<<IvZv*=J<vSlDF@j5
zzz%5-w3a<Br|p5}1**+4eqV+?&|3DioVEv=*OIXJW7q?&Wlzg#d!Tvk2>S*Md!V)K
zX*q2VG_MO`-;iMsw3a<Br|p5}r4aW1411up>}fe|4>T{Eun%C^1FdCG%V~R{zkTN_
z<i8Qa9%wClT29*o%^ODGH)hxatz}QkX?vh~69{{#1>QoMhAq<M`JxZdTWC4VR|s?&
zLF)m1il7UCzD3YYfPO~MAwX9WbPG7D8W6M`Xe)wl3N)V6lmqaa15MU{5YWMd9QOH<
z1l<hit^^$gbT5LA1-d^$cLaJAK|`(brxSDx&`Sxr1JIiYx-HNOf{q57%ujouuMzSv
zp#LH0HbDPN&=8A&BIr<{%?P?R(0Glc9FU&~py3#)p`lj=WWTop8f-N3aG*O8G~`Oq
zgP^+u4Qr|z;J-7_!w5PK=qUsp5A;HU2H%491l<MbJp|ni=wk$(1@vWt?hW)qf`+vd
zR1kC~d^a(fpB$jg33*STT?sk^Xgnq>2gC!tOp*1I3pA{uMxFvR#H69qfQC70=tQ6g
z5p*)p;|LmZNzEbX1fW+DbP~|p2|5+%!vviU^aYxhDtD--+O!^op&BZ=o(+TcWYADU
zs-f10HPE7==e6hw40<VpKER-FGw9FSw9uYG<1tb>RPzx+PifJN`3R>m<eM0DDT6-2
zpf&ZS#=FmuYwAlS*B5Kc^<@kit|?SQtq;c>EgFs~TC}FW)cOM$az?)O7ck_S<FVTQ
zC_~POPoGgQ2DG~J;R`&1Go~3Te+DiL+LuAYF<Uj%`q0x_H1wbrUBsXn>t~?p2erQ)
z4E^H_`UZo3qfLwS8MGsV_GZv688jRNRYNr&5gZe==#gsD1ms5W2$EhOq@h+s+Xy+#
zMMT#h$|2XHyM$Z<^hbh*#SxnjH0+CO5ws!Da)K5C9ZS$Mpy8OP9Ej%t^l*Z<1$qua
z!?{DenV=z8;$sAD2lOq1hT0I*=O^^<1dl)=2g-po^tPlLL0bXcn4sa<EQuy)Fp;Da
zv^CJh1Z@HIEP^%#dILeju})G>(3U{c^?~y-1DdW6YoH;QhID?Bt`2lvwLQ|cfes_+
z8bHH2KsiwE3Um=cy8%6)plbrXi=ZJFhV=0p?frqK`w?kBC?WdzjdTFekaOigx&hE$
z1nmQKC_y&@x;sHP1iCLlL+={V#}o7iYhkpUkb3~VkD%)TP0rU7XmY;pP{QPV>i|uk
zZ_q!?)fjA)18KMxF(&5=xi;=b$h|os0dcW;DY<!Z`Dxji33>V1acy(6d!{7i=f#DD
zM~6kn`>M8a&7#}JMQ0b}CZ)uM!22%QSuqKT87X;j@N*jRN!eL>`SI{JO##@sCvoEA
z;T@Uyy#9IlDVcfIs=*sG1sU+pit0^|hMa22?w)@57k+Y6&Ge^tJUujfo|-+4ny0sh
z=cC#4)$I9c_8MsR8fx}57+x9-FAav52E$8(;ibXw(qMRLFuXJv@MDAOFuXJv-Wm+}
zDG;^vTe#jD3~vpFw+6#ogW;{g@YY~>YcPB?7(N;dA59!S-k4&InU4m@M+4-e0rJrR
z`Fyj`0QqWwd^JG68X#XyFuocLUk!$@2E$i_;j6*$)nNDm23F0tx90pjAprXQH`N<%
zo}OT-dIt{QZv%(l-t7Y%6`_8s&eKyPMqT)^Ny5@kOV$9ezj^h8cnC`4SLp@jOUNJx
z1O+h@l-5ieYH2pq(rl=$2^s$8rJ>fW8*0tEq1LP$YR$T#)~p+7$r@<Ov?6MtHO~fG
z^K76s&jwoaY@jvI23qs<*FyK#Lig8-!CwpAUkkmV);#^S(EYX0J@FXwErp(V&>%<;
zt;u<MX!-T@)S7~)ht_O8J+xBb>8UjfPfzV>cxX#Kw50ypo;<Xt?4dPff2|q&YfspN
zF=1a09Fd!*=SQXVA%2P+fBsV!9}Zo**nYaW%HKQFp^d+Ys)G$jI~`o*4|?k0<L_tb
zU_;mH;L<+|{e!4zvF_k#sm@8Og+B_F7VC~!E!7>kTKJ>*)#4wdK`n)BeEXG9_@$+9
z1e|1OLisbA-w2S9zXt1xIb$;7dxNv@nM_m2r<Rge!|x4|$F%d)HuL-53Rnyy<qD8!
z$oS4s#blbo>S$T|evb$>`yC{#8)@e4^&K3t7+}ivB+ZcVouP`!FvYbdErI^dP|0K1
zK^2f@em>t>A&X(8`dMV=;%j~^nRKXRewTk0myuc}laV(i@4K`pxy*=_OjV1=C#9ys
zC1g~5DkM20B}-YS(E8u;RZaaJTiMM_t}+N6PSi&%rn;(enOtQkI-FoII@pYGptE#_
zL-QHo&}{8+)ZFjFq4}!Ak!Ip*HX|H0_q%Y^d}cUmHZvUf?Lb|t1LdaVGs97{8R4k7
z--n~-Gs97_nc=9o--n~(e;1C5tqw<7c&Tu^qpRX{3e|z>l4;`5DO3leOQw!Umq-(q
zE+HM8E*Tjhbd!1&HQl5%A^2oi-`Ls_5qvV3Z)`G-Z(QvVzVWqY|BbDC;>zEB#4giJ
zT(yqh2c+gR15&ZS4@k{t2Bcy$15$Cn4@kxTE+7?~8IX#r`XS4(;3!#eM0A)eq<%=9
zIx@JS&PmTm$(6Nl=<eg;?&<F3=~cgjx0ft6J68suN95E?mBplF=EOAzreCmoerArW
z*8ht;cUiq=h!-Co921IvqQW}HhlDl{X{{xQij0kD78cP`i`gbJvTbZcRAierTI{A_
zE#sSmc5sBOUbgH%nzQCX1Y|2NDkUQ&AulD|qiOTF$i$wqdi9i-^sr6IN={G63QSDz
z0Yp+xL10LBZhlI?df^_jdMUt41y)3M7Vaizq$lFTid4{bX%-Ndkdu=a*E};ZB{?}I
zS=J#tw^w3HR#KWwwF>xXBQ8BFDK06lSsO46Q5wcaWanlkWVolf$m+rR{U?u4$bjm*
zyW_vGtfY*B<dnGog)eXip{M+>eSVu_WLh51lV#?VkB{J4QEo~c?LwKd|HvGlI%%wH
z!-J)0<wGS{j@*RY{v2EvU@F(O4?M+6&(6YUdK}&){Ma&Y442EHL>w**eCWk`vB*iY
zw<6~HpBd?Rtj75ds*}S>%FIj8gThuFMcmWiha#68ctp+RsRZdsNl?lf_93D2vPJn2
zFCIQn4Nvhv#w$jXk35x(e4a<knxZH(AwNx{z2E<P?IaFg>FEJqSJQ9=J3mf(NEs?+
z%~Dbm3Nqk{VVatKNucCIpCrSRL=8Ka<l<w-^sF8lVU$vsnvtCVC-ap2f*g(HF;~ge
z(EU|;h)*m?&&W^D((q67)j_G|HqtOJKRG??8~jx+1M*L9|D?2(q+S{ib^7O}4@miD
zVb{M;LdLhS4&ftPL8<CfMFKACGW<^-x&EhT6bUv24nD6SD=)oA790Tc(%{I+;R$)l
zyuq&#!Mynug6&+~?h=&ZR?v*6R-=%+R&YVd)#pLR;JtF>T^2l2@@k;^f^Y7X8p3aM
zQd&YThpR8RuGCHxyi{(B^x!iTgG_`7$%T7@HYr&go-0TH3YVJ`(>Fai8J;BbTm||E
zfmS`{P(FwTp1#T^QTglx%zETQ<+@5Z=<w9{4xjxu4tb8>JKXbMIox55(|@22IVvR~
z1H(q%1a3Oyp+!bQk0^{>#ZpBHhrAS8K&kBUPA()nB{eEMJ2^cy9sY*{WQNRMu-dnT
zWHwbZP4wsTxH%z!2WIA&I)2;#rxPPq;oHOr=C_G0Wln4YPE62@8;ymf&J|rUQ7u};
z0MA69SQItSoMTV`77gR`Ib(Uo=B~93fb#SM@&wn|x|*8-UNh%&<_W2>d^0Phu2MRe
zYi#4{hRSe<n$P*0YwUo^a9NknIVPkg(aK8cN3O9WC@ULD$ym>&X7i;s2Fe2_-s+~q
zAvPf^DMfknzLrOoN-3RExR3wDqfYCV!p$=06rZ|HOO;p2TAmjOsJB0mg6AC+HNjMk
z`|WN*;{e^C(WCx9_TB_Oi|YCxo|!u{&pc1|<Oz8~7D5OR_JmD9Q6PYVECMd5NPr}m
z00D#`APUi1#n#p*5j6|ohOJt)XzNm2716p@Mci7o7Ohq5R<zYxYwQ1e?wolt&*T9I
z(cf!6Z!cudJ?EZ#&OLXXXJ*d5_hlM*G3mUwqe%nr5tSl}aKL*kWt@Wm;ysws=)(74
z2)a=99xTpod>0zhg$FF#mBk^Y?u%ES2L8D6&}>$OKPN;G8RsB?-tw%BFORa{Q=WbC
z<q^P9q*w^-idX-gFOR#uiehHi-*1j%+<}C;>#LCn99->qp!PgayB?^0-Sz5e=OVk)
zxHZXgjN{JK=oE`#Bh$yl(~;j6Q4~){No{(1JRK#q>F%O|1*lDTn*utr+jO_-pcgrG
zI~5cTMK-^ej2>%~8XZQ4jZ7aGPY1KjUldRO|I98b#)IF{yBs4n@#2w#`xzt3{D^s6
z!7!EXUARVfbtNP4#6#LJvS6s&h6lQm4fLB0%}`QM?lz$-^(Fa)Ng6Su>-HsjE-r02
zs_XV8+_Fd$`gh&FBp)<NBTnqPeTklmN*gA0-M)lJxYC5O_`bBeD@?8KC;u?wRr4-2
zzB6@++10VaUgTaicc}5bsY|TXjuCQlebsDMyKZ-Kmbq8W-*n;b#OvIv=FMHWJJ}1}
zt7c0V?oQ51_o}(O3wI}8>RvT>cH!=1uXV4Q+q-0UvR|&sx58NL_M45K?$kBb3AVys
z?Dm_><JY<_@r%y+5JawZ`^|Y>ajCPL!CC6|n-_KA&csXIezT$Lb|!nJ+ix!Fx}C{c
z==PhJcHz#%3*CP6oUYrM>~(IxSsUM(9{n!=rt5e$)A`}$C+6SP;<4_>W{-3^Q|txr
z6Y~|d_$ap}U9M4_HRBWW-(9^?c;WcO{IjP~e%sZ$m%V&^Vm_%BAK9gQm$Qg`Vt!BS
z;zOQSl26R{x_a-j*OO1o=RCdZJN=L__BE~R>vX*PDm3pFUFad9*9y6ez=+F5{Ow6s
zY6@OKV8ugSxGC(#14dl!X^QXk?{H6llIsR+__r2+tJsyg6E7LC;+Zboo$S>DM*OS`
zcPF_}z=n%O*X>TW_W~^xuXwss*BBIWj|tU2<`Y_1T<+YD31P%fw63_^#XV$$6)$$-
zrr_nSk9miuDZ0jTXE%kt-1RYk+$EPg+XiR3>tnvrg}W0kcYVzJyKr~1m%Bb@TNmz5
z&T`ks{LtN<#^V*!@P#!C7uCrRF#A^w9gHm}jF{h<VkQTsr>GffrXEpq)$Sr+45TkL
zbFsgP%#opKx@u`5EmaM}>A@6*y69<$yEIkgr-@L8E|RiDe@pZY=wfJ4M-XE*ajlj@
zu?Mwu$&#EYk}`m&g>c!erAlH-5|D?qWI_-t7Pu;b6lF@*&?I4v!gtXYkZcFh(}3WI
zUxq5I-d0vpdQL^ooZJs)U>_|rOI5RyuwhoPn<A_!*<;d<OdFl{?hH`05>S%Tjs}<L
z1JT$dZ#eO!$9RrO)*|oBU>_4W5xh>H#$ux*LGTVmd4piHqWqcQmDm%WU}@}|@P~l4
zC;DJhzEwgZIVSvt^0;IN2><%B?WaU6`z?>`q{EYKKO<n-Z@XpRj}4g!|HT37q+hH~
z9tKy!I<X&~vha62!m|!fI6nkr;eYiA&pABd{0xYNzv~wMfTH9P{>uYYOaEB4{1#jZ
ztA(~Y;DAo@o=19*!;|hj=OqP@{=P?gufvn>Jm+KSAGoDs5cMVeYjpIuSF<epLyznM
zhbKF35dF;~d&uF*jvGY#-Lf%=h7tZX29Z-Iaf9e1kMJW7Pk8(w`q(4<$iovJKZySB
z7QRbSjv@T32hk(oiW@{uwZspie|V%<9G-N~Ao|23{n*2k?ioa%x}~GT98dUH528-9
zZrrzg5JAKLpB~vW4^MX7Ao|QBd(Pp>jvGY(a?8e)dkW!SJ%~C@xlWzL4WiFI!cRXu
z;qim$-yY$WhbKIK5PjhmzDrT62>&{RDDL4pWXR6)ACL4i4^O&h5dGI9ed*yz_Y9&h
z-O_QBwu11x53oiLimlO)gG){?iQZ$od%G&LU_{CLMJQ<a1{Aovyed!caTH*1uO|if
z9KeFXF$-u9+yh!r?(X-h=B^`X*!T@-i0k~S@M!qnH=rSI1gN@O1BUx%!m+Pv!rS&C
zv09>?b`M-jachZccvSr88&DBH7F5%tqWK$85kDZ*fLjGtm8%FpgjFT>#=-Rn1`=qZ
z!0$r|?Xdva?T05jZWsjJvN7{tP52?q{GM{hkARRz`1OY;JihZMd4&J;@Px<r`((H9
zU5fHE!Vh8Q_f|`MmrwCX|M}rb_w@EukMv(0o^($~PxDB>`|zamgB8@S?CR-m>FDae
zCj9FRBYVY-TT(JSvL84+*>S@t(=8jr=pn+t&M@LTg}8+z%Om{J!xJ7qjKUt_PadA|
z_+gao7QRbSo+13}45LIhP--`i^ydywx@Q>Wc%;8{c+x$?DB_X+%Hc`(45M7P^k&b~
zHC<6hQo5z6`2>L<!*~zIk7K-;@nMYTF@6-|g^W*PyeH#jjCW^zG~)$~Phh-=@llNT
zW_&#3rHoHyd;sGk7%yS`XvX_8ek|kt86V1cFUF5#ybt3O8SlsV5sW+K8OOL&o+*qw
z<r&VnQ=YMmJLQ?oxKo~T#+~wvVcaQC1>;V6;@T&ys52?u+isxGW_n!vfj*7taqS5D
z45r7mC+M@79@nm*AJ6o-_62=9)8pD1^b?4ltf+$srYq_Yf}o#y0Q!;x(CZICUwi<1
z-2v#!4nVIt0KN7A^rcK6NDy`nCJ4LcAAr8_0QBku(B%>Ks5h_t1qa}-Iskp%0qB(n
zpf4i2Hw^a@7^fE*a;F5wiSJJwcLTf}i2X1?RL#O^rHzOnuZm+ZWT1^VKzGZ_y&O-(
zog)-%F8fNyGT7T)NW348-Vk!<12+@mCGmU%Cjjr`;USccNpQ&<Sc~F9cc(Bmo^SBK
zF$8ya;!>0;%*S;(jE;41Z!Ds79xvZhKKcIWlkWqceE;#sH$25BUx80P9C6{NUWSkL
z$v536-x)sn>V5K^=acV8KKZu!<h#`;-+ey$p7P1}N1uEj_~iSKKfVzuKKTlK@(uFI
zH`XWLbf0`@_~fexA70bO!U5)u5#RU8x6LQtoj&=V^2zrXpM3xE$2StMsr}T;NNQgn
z^*3^oPd;ilKl0Z2<ol6Nz8ie<-RG0<1)qE$_~Sdm@X1%;lW&AizUe;sYJBpY=acUW
zpM1Ca<ooRb_-29bx-U86kHDQd0MS@{tcUM);3U%<Jba^m0)~gZOu#*SqnCh&C-9wu
zhi}XvaQM(W=40^r(0k-v;PavPsP+Ezjy>9+Uin+nhu)*f)<^K?4W4>A=7(VLQ7_|8
z0H2R~86O6p5541G_NRBk)&BHWRQc08v7bM^6F>B)cM=}|`LTEMI)CzxrDO1XwC}NB
z`qO(HwXKhKn{tUiy;G<8(|dfTKfTAl=uhvoR`Ah_8*lLR=jqj8px0pD;NhErBkKIf
zoAEF3`H(l0+U#+!Qs5rFCtM1e4?AX^0zMylXZHl3552SB1)q;`IcF#Me9Q+Y(tU&v
zc_-oMK|k_N2AiLLdNTE8A9_#ufj_--XZq87D*gWVq4(53_~Sc`<~1Mnd^+`KAA0BY
z_a|@O-@xZ%J~-nS{`AiGxxQ8UT;Jp~q(t^EM0s5I8w(x-o+zBPGVVEz<eQOz@qEx+
z@)mXjz9<1-)Wb*f__+!Awu2VzpfCIf;-&bb=Pcv!M*%ytD!1X!rFT(2@PYXA2E1N!
z%Ug6DaLP~es0<Vc_vl?j>vSpph_3>F6o}8Omt^?SyMyzSybbuHkVx+>pgVdeORmIv
zpGTSxy|kRi?A_>+=drhn%Hrrf#>MBcx2g<jbPwnao_el20}LdS?4>?JfpD+h8qgfQ
z6Nm|c_`G_51ezbc_i}#Hdm;WPB+|PZbVu(b$(2|y&G$a^R_CxD(tEK>p2yzm9!PWa
z9_`}u*js%p(gt(78+huun${1pkMz=9O(B83)#rik=p8S)653mR1JeBHeU9~zUTPZ(
ziS)h#x}$fZ<VvWwMj*|H-Wqz2OL|Bz%_$TT=&czIx}$ft<Vvh}A<}$|qZ+c&(d#@n
zPNbK9H#&MxI*8u;eCqwHOYfB~d7ge%^AXY<y>nfBo_@7B7im81T})%bvA5MF&!czo
zbfh_Y>9;He%IDQf{nW=eT6`Vnr}o{7KMEwztM_Km9K9zJ6G9@rdqMZ3mwpFOe$q?#
z6ciHZJridT#Prg=C4~ff&m01}54~s3<NTzTY^RV&Z#C$p_#-}An<ymGdnxEX#?hJX
zd6LFFg+zLHgYM{^Be@dmrFqha-r5N3Av<n#$@8>tZ4uHOz4E3OIF--SuWFA2&5z!*
zIX~(B8U84cJg?r3pgDS{5EDWoy*~ln$2h8`{zv&qFO{7_BE9rG-qAZvawXI&-+B7b
zTSs-`=)K(~&tq@hNS9u^ho?aKJoQ{RA2dIDX$^Ap{t|HtgnRWigI0<^s+Z&NM}hdf
zda0lK7)Nz)bAFO{H~uIj(o6U4j^5)XS3<o@Xg&9#cL}X&q=)oUSt%sYyM)@*(K|zO
zCDz-3G(UQ;Wj&;q))ESd^xg!zqnGX}C=j2go|ile+F(lbg!_R9J7`PX^W-k3C(ygp
zJx@+`@p<$vrFqha-lgvQNqR;=A(7r1&>efHORj|WF8vYG{OJ8P>!EsfeorOROJ#EO
zQdubwpV!{^Kr5$2Pw>?9GWtD3`AP5N%$q>(vJ#{@dKb9(JbIT=|MR2wJn%Vsf9I0t
z8NbWEk2FW`X)Zpm-dmA2l+)e7Yww?s=;(ch84365rE%`)rL~g+@p<&tr-9}}Z#~@$
zJ9=rZrjS5yJ*@?f-b%@pSnpX#^P~5A)<f<4f=iyq-g;WA9KENy_`LSg{rE6WcLPs7
zFE^3s*!z2COknTwRHQk2Pj~To^e(6M!;juN@Hu+vHvxr2da3>#z4Ikk!g^j#_oROG
zQXh8ozUGqWspsYNd)m>v+{Nd$_Y0&A<a9Ui)bk3G<>-B#84363T|vL69lc~b1>*DQ
zT|xKse)L|*`Ke#Mi9ZU7^j-?Oqj#y~O01XGa3AZ@3bK*(kX{<26cXwEE9j2iddZbg
z@5&6M`Ov%aXx2k|=^m6q0=+BgS&E}~rQ}Mim)hQs-geeQdOvW<^R(|u8t0DQB`!Ws
z`>uQvX@fc44Ltp7<-d?f_L1KG%$UI5vs9!xdY8HQJbKUShcq90&!XQtj^4k!<az8p
zi{?g0?+O>6SMSA0^P~4p@Hu)vb;<MUrF$Sp?<yCcSMOht=0oqQEbuvcsm>`7?$Ns{
z4>U(F-Fr|VK9Am26`=VTzpJRu9KAHxP)MYAE$EKkTFI4I@6|~2qnG-hqxVafJg>da
zA<fad$i?Ti_uokKF^*P~EY>TXwMZo49=)sG^JFzKArPNO?`oPS{ph9p7e}vwIE6%d
ze*}6d{%E|Ni9ZU7^in_dqxTKY4|yudp^!)~&1H_>g_0|w-iA!1`RLCL<G@FHNN*A#
zg#>yVjsxA%TP3*?>!mr=k6vm=M{lZ2o~L~q==Zdvcd?7l)4mN)Bh8Oq8as|&T1zMp
z?$NtO2hGt-_b3#I&!cw@jUgX;*U-JNqc@B=g+zK6flkjt&>nQ^rwqhL_n<)=rR$n=
za7o7>@liU3M0`I0-QjccC*o^!@r6hjLL$DKL3iZ2`-``H_qzC!Nf<&Rc~5}u$V-u2
ziTPf3@uePw?_C!k-Ro0Gr1x{s9lZo8B;Y%n>cZi3_ZN@7XLon;(b%JqNM3)?9eK2t
zP)Ni#26Ttd-Cw+Vr@HvENf<&Rd8dKy$m=G#67wx_@zJvm3W?;M1G*!R`YVM*d_Mr)
z;meg=iTT=GeBBSice9I+)>sOO^xg})qc>l2CFXm=#aD0;zL#Bmg$Ln#*TvW4Abg*@
z_=*n9w>ISB>v<49sx!yl;)C$@N18Lg^g0ON1Q%b)LHJH{@%26k-zpbhpM&uIz{S`1
zAbi)k_(~7Lcdv_&?rA9`=r3z&TsieZbwnW%-@BkYd;=s`LcVo0FFSnBeO3Z_>!{rv
zKIc9m5#LZ3pR?X1;+yK?8-h56M0|@tcl4G?uEc!jxcJHs!q@ELqq0&+r1xgf9lgUO
zS7N^1F23Oh;d|M|H{u|CAG`SI*#w0I<y#*D-6`J@k}EM^v5RliLHNeF_(mUuZ?=n%
z@=!=rz9pbL<vUVxCFZ-p#dnm$C->4?vHWa0`E>A#Aw}gQMwSmBIdu5QvZ5mVN3gFW
zhYy!n`OqUq4wbP5p-q#fO;$Df`N%<)_eU<mp#JiPdAL#pj#8x%-(d`1UAwwrRl~wX
zh^?=;A>&mm>g#K8V)tO|hBkOrL;Z^Cnq|u1>Y7Ds&a7Nkx4g!Q*DYVXLK)mpv(9F%
zJbQ6XWo^yEYMf{;v*P&ds-<gIFFX@DNK|JDi&rhIN8+lQWt`|DP!6|*@w2B7Uf9sE
zs&3JmhMLt*8J4Z6a-s_tEm~D`wp*HAKwIs~HH(%*88UWg>!8^@3s)^%er7yNjAV1v
zFRZeKb_lU+gmABoM3c4Sw2K?YT1QvD{0Is3Yn^EluXmV*-HRGrINfD^&%ptyH(uo6
z;HSIEs~jAV@HPiWI^EsSXqN$aCL(t;O0HgXcl)plr@O?xE}ZTz-*n-0cSxgH2IMyp
zaek4KJltKVv;xXN%78m7x>OFlKM_&XbfjBK#h7^~t*%+MdR{~Aiu#4C8&=FaVbzKy
zHB}9(=T%IfGi6TY2pi6uIOl|Ub5^WbRaG-@a^13qnpJhn&z!twc~wK*ish^4#f_>e
zrLq!DRJnTn>V}&7)g>k9*lU)d`%xQ>a(a>Mf#t)Ml1`m^v{F*-aM^vWe6)k38<xjJ
zP!BmGmVyC;gEl>#qrBWnC+6~D4o016q=Rs08#)37mzx<@E?!t&-GS7vS*Exxgp1qw
z*+t`L%$ZVDF{EO^fTD^O^(*U^)vPKydDP(HWrNEH4=o=$<dk7Uix#g~RfO@R3|d@t
zVom+Zd6Ph#IBIZ1{mP=!Z>8#s22CV|mD9(ccpP13Pnla;aonVe<Kq%$&pc_y#3?h5
zjU!H*IrD^*X3U;BZCV_8!jxkxCxLtXjG{p+iVmsJv95&bnm4;<S<S-LHPg!`Oqw@y
z(UPJ;gXBmDtXW=Nw{ZE`MRjKasam;aY;60;qCqtvEe2`EiscloURJlLvTDWh#o#TT
zIA-3$l`B`zn^eE3rn<VOy6BV@tClXRSzc9JWH$qK%XxLntL9bBn>Y;_D`dvX87o%R
zFI+abwzy~z8t_mCfZL!Ug9p?9Da)&tt*Ne=_f5!xIGA4ZP0Q>k;>_CBR8F5YCntb;
zRHAu~2w7!^l%3{{SnhrpQ*-33faX}WaMgN++66?}u4iK&!fc|@y@_@z{jAsKsH$Rw
z6cvFcGvAHnF0}t#uCg9lrUOol$|3YoY_C<nx^6YPw>_B*u2s~=>vq3mv}<-kT~!r2
zbd3CPfaaw7g$=bJY3CE?gQMNk)Zi*bNb*iIQTJE$dp^JHZ6igdO{`hGaLuxY)evQq
zU(zKVJ-&KPRYQ!t%1y1rjSZH8SmJD%xOmx$g$<RfYZ}(9jHSG*N@@&WZ`)G2Xbskq
zy5%wYGlK203vp4(>W1pN<sIr@Ry``8R@Yb6)>JKxNf@wxb=^5N9XayWpS^HdhglC}
zmBgl6w(pRx`tDGNwEP|F>fk&aQiPDzq|jEixDzmLP{o?%tLx5Oj>!$xpy&Zw@%JXJ
z0Wxf8WrK37no`)Sf0E2430qasDl&4FJ3rgm)?T!=`-E$s)1p>$XrJC}MMEv!o4PA%
zOZUQYZQZ+H(iG00(v%ua>Zvvbw^`dmrOLC)z9(8k1;NV$O)1gjBBeEGT?*RP!0Rvc
zuKlZ0HY&MR`RA8k{x_=D-UQ5IOsTEwQD(=LKyAO;GUDkeIhD~AZ<X;@mEuRIk4U!`
z?OCPtLnCC@TG8CvvS_6CxM&W^h<2;p9L=_6N3&`li)PwdqZvo1D``ih*N%#&gFmfy
zT~tVZt@fU%%KS?0XG;0#<l3MtquHvq*rhdEMT;hBdTV-1nv99o%$5up(^|7zvSdtc
z&1vZ-V@hjoON3&$RVpIrwxCtYY88^M%c~);CS4UBB^_O!UReKZR7q(K1};l`U{A85
zJN2UUw7GhWEErU{>Dj-x1{PQ?fdVBO*q*Y@Y6<3#iw0X#fTy%17mkZ2?@`_!(;nDr
zwS-!`E0;vZ^-!Xsr_$EFzrI)b^RTv5tNB^w_46n99+AGid*H6LyRHPZ?z%D!Z5Z4x
zqM<7?n=^`(sL>Y^qsc94QM0zFc46&xO0Qwbmup*7wk1cCo783<wW_peXn~a0WV_zb
zQ>0x{!>LKTHKU?Mx9h{Pr6q;&e$qArEfat&l)go^^K{5+(PI=@gOHZO6t0<;WX4&V
z)4Gt@7*!qJtz0%ox7{9)mh35;8ecZ<Ps-8hkhd$Uw`gVQQ7tCLk;+nRsY)PL16;;d
zo$H9p*kYosOtjVMSBmXMYjTljOK&#Yx{pi8__?yh4D5PgNQ*%2DlLLqP}a23qM@BN
zmQ*h5F4k+g4gxVvj%FiXGfJkTRt#8TTI2RC*phNZ@>V@+LL1~mqoI^a$t)i&VwYKt
zOeN5wZc$rBk6>-ENpBUSttQc`)lO;3YSqfECaqQWZ>6JbHqLoljTVVV6{U!!sx2v`
z&8~Cw;VhP*w-`1@YqBhjv?iL2(i>5AYnEMq&+ef9*b-P^;_q1eU5LNmwgk{ZftDcZ
zD!4UsduVbIaExBmc*Y*(t!R6oHF%|H3ALpLFc$W`)MgcAVx-I>Jgs?K_rR@bw_cIH
zt-E#W6&MvtZyFU%$<4tcWoz0%n)AL}^IIxLV#?Q^-%{=RkNzLcZ#~7;>FDJd{${vs
z$=gE(rI;0hXuBXr%h>h+<~6Gz*cMirBbO*CirJRbpW5W%%L8a73u{o)|G^p*MxAG2
z4a$^jN(R=Tbe?t6um+{_oRJb+gOb4?{Mu~<`)LfIjhxofV(XF`TbGp9u)QuF_8OGr
ze+_D}Fv_gS#`aK4651$<+GuCqefwKe`=M3d?pM&WEwx#_Jg|+%klt5m>0YYrnGm=r
z?XEpZwLNR?nTBVF9)k)>3eSG_?=9V}i}sY&7DYvEX;iCS(4!x((2BDz+jAYy(}CJ+
zqCzR9y9;pdQ~JeL^aJpZO&^{PJx^n<2-qv>R()Hjpa?Uf3LDgCfA-dsbk}EKQ`JVi
zNvA*jw)g`*29ZJHH&S$#s=Sb^Dj*o^GM4qj^B?-@0fK}t++b+R=Afo2yB4cY7^)?7
zQ~c&FCA+@}8cAko;_8qP$;R5un~$`DA+vayP|HHa%ZhVKYKxYMP@l@-;>1xRRG2^H
zm!Td=O^MDA1wvUR-9%B%^EoeupP_%D6fOJHtHfESZ^(J^_=>sv7N2*?&&63eOB^h;
zMjP?zRUv)+L}8xtM$U_&jaN+@dgE!sd+hGH`<R)bDzRfzT|~U4j6S(v`s~Y!mxZFL
zFiLiXo>oN4jBA7%7#JxF6fY@WQnEzsQU={kQ6ZwiGV7QVE}L`yUFYA`m|A}O*q>fD
zhp@)fY445wDN!kY+U6r?9rL-3h0bhj3?+w(zc;%5*zkpm&#mp-kV`3>(u$Xq1wuK4
z?-X@s-x<D;<Wfrb>CC>QD{F(O%UKe>up!sZ@x_tv{Zr;x+A|{5y0gjx^zW3{kJ(X_
z({p#|mz%@`8|xyW9%8pz*GE`^6`N$8?Gim|`lHUCqJLaxYh|5{pZnV44XCrVvd$zH
ztFsS<QT>8bXD7cA=_z$oiCZ?EzCm1~n(D0A%r&#el>RzYn7UEu7c3)Py&n*{)dO-~
ziff;h(DhQReO5vjV~#GNPWV9RCy&l~$!?*!Kb(41uWq4gaqFgW<Ab65H;RuG^W1*(
zLi5El8%;6texcqtIi!cuiyu6*4;3+#a@90(4w*D*yEuo8LAQ`_!S8JtS`!$h4!zN_
zBN#e1v_w>&z5$*4X!%xrIUZJjouAJK{k5aSJqyE+OqG9RVuaDa!Z;IuR#J_y5CsOt
zL#koqX9_ivnVFsrJd~APf=f=OVThC?vqaHABanjdB=EC(A>OmkfH4#g*>US^!zd7D
zUtq@=Mx;-AW<I3s*i?!>UXWRmDU2+VRBQx<TA!Vso{3%^fu^7kM|LY1J$(2GTt^Qd
zQB*J-@!s7D7-_?ez{sPGU`qdiLqJW>&O!FNK_GN17&1ILB|SZb2q6%LfMekq>Dig2
zU|@E3cAxxoD*FQ)OVK4!cwt?XC3*}5Yf@6ulfc*ZLcB*wzcCai5s1TzK!Grb>lh;t
z>60R5+_I?`Y`H`&F3C)SNPT3M$c4mIu8x(cj#RFWm8cGiQ*{WnK<KEDR9PWCG9lyE
zO}VJ{kCX^fpV=6uvQEnEZ)+3hP=R`ab`F(hkrNr<M9%6cQFSlOZuGDP(<A)`Rdnq;
z^&2@Dd%TUZB?&x0*Iso$^H9`9W`;AbgC&@5t(>!}YP_OWWz)NNdKy33S`Esyn&paG
zok=f}cH?iI<eQ+VH8H-MiEo1BTO8wi)LJ=lbpv+r%ch+4Y26pWl~b0ND{6f>2N)En
zsYDs7sLNxNF~OBH*C5vlNkK04)Zof>in=mPA1qLwKLl5<SJbl{T)Qbq<%ZZ*VNwJZ
zkuOP*yDGnkNk;`&uc=qm)mbD4Zw|zc;37OCUpfcRK#;c~lfDmtdHRJNbO>lDr1#21
zzqW%u4D|l=K9cA!1(zu5noN3!K<N9yr9iVu3s55%tXi=K&m+_|5&E!zNN0u?En8Y4
zX+27a7F<{bk63kG7JX`gq8T?41%+CdOL>U$98pl5bv=r0ifIuA1zFd-lqpk#>mX%)
z7JUGMJm#grb&#<>hbjelASJjC64vLj%)lkVb;!TIM-ivLAEZ*O??q(-zh!^0Q~D)>
zP_%PXGgI&uCV=g$F^+Z1uuLmpSys>rSxJFpi(UXxP7cBJ@mc3wXnbG4NL;M_SRJ3W
zK<K@*HUNU54E3Y|;#I96h#(&}p*Lm{g1#y{FG`T1j0a&<$H7U16CRutRO63MD%1{g
zcoL~V&=l=F8=^RfQ$1lITQd}KUL%Tvh+>_91XL&>1_&omrdUYD)|EiWd|7sR?Pe3v
zo^hkl&V=Vmvk>c!KWYm5+TSMjPnZMSMa~8v%8@`EcKx1%M0(s6QM9I732pK6iYzu2
z2{M4wBL;;x?@~n5HJfBaTH9f>Bs-bOJoQ!Z-UwbqyrQTW6YUaB1j8P1ZY9n=sBcsi
zN(!Lp|6n>Iicuoz0E&4F(-Be3$0Qwq3S`TncCZ#pIshrR>9OJsMeIgJJxKyZ`Mq7O
zzefo!P*l9o1W?q?k_w=xdnGS`qG52HD1oBC46&P0Y(!-7K&Rpv$Oy>*igAyW0ic+R
zq+|fatd&#%B`{F(0w{rbk_w<$Xf2ciK(VlCC;9;ZnMZQDlTj&RfhzGeMLk&psyoqi
zDGElFC>kXlK+&m1h>i$VF7b2K+H@*CX#t(9(57=G%KBoR=m`o{J<3K^FRPe3h7+jK
zsVUJCv8JTX!1{<DYf7R!O$mCeDT&VIApTfW5<M0sBX*-bkZy$esC!flfTA`_DuANi
zY*T4n_@zz#CG__pA#|k{qXHop8ifP^C?@7(Doz9bF14wbB6_7wy%NzUNB~`_8No`;
zNDT%7vcc>DZgm4X*rpCfbd=-;Q1FWkfvy%Fj8cpLx6@E50tbc)qyu=z5heoEqG-AY
zHNuTY0>O;RvdLU)AjbkqDckE7cRkX)mT&9H@1$oo5>d&p3qaApU|%smi>4Ncp^4g{
zQ6;ZbpWv1C`63ZbT&a#gq&o6UEM;hxeGs$*f)J7Y2K_45Z-}n{Lt04vjSP*Kpk>N_
zE}FK0Q}*;-cIV#Ji8Bnj^JQHFD1v4T8WD&n`ooeA;1!Ps#JCqtzXT^DWG$IOM(e*}
zIwFexm`#7IlLXYRl(5q!0b@BPf#_0#J=5S(w6_fSK#=Ahl#@!JVfks2!e#*3Om$3G
z*lv@l62!f7cmgQmed3_2Zm%l<ijJ1BulmVSFo2?CjM!IHv0Q-&N6?D!hXPQ;PyyPY
z=|Zxm4S$#b?JHE+WYQ(}6Pd11Ws^y#jzM5wp^VAUs^2EbxXR8+vYj9mz6;(cDSQ_)
z(edpoq}yatBhX3gD=O9|%Nn-3qmByFcM=C($vm{76SSj{aU3#H8zbVa{*h3;5y_2I
zf{pmY3SnQh-`U;icR-()L|jF8=0!vi=&<%xtaQjL<26_YPC1O7aX2Mi!>zB06BO~m
zi*ewC6gB5?MVtp|rsuphBj@cI>3qmyQm3;OQ4Hs7McqDIF)$bhF}m~~lRPd5qHtFe
zqEi=L<w0pZ6e=MF6LSs50d0UL@6sM+csaudkd@Lg1B3{ot4RDk#{b4RW<E-%M@N)S
zn>tGzY9x*iK_!k4E+u{h<M?1r;!_x(&iLt!S2Dho@fD2YN4=DX_LTX5%y={7*D`(s
z<99HA7voPb{xsunF#Z<fpEC}-NWO+onMj|8PmUyx8A0MS*%EyK<M_Z*;>R!!dn6ym
zoutDaiB~ax7UOFe{~qHPGmdtU{8ur4J>x%R{1=Sh%{bao@}nK4zULT!$;Op-{7gi7
zY2%7yf-FzzAs>){p#2e-8{>XMf<OUXC55u!29!{pE(mdRxx<r8-A5?8C=mAHr70qm
zhQmuUM1NECHE?)o055g<@KT&iN{5%?oKmnPr;DUC;As{vyXm}A5L0l}DGo0U5rRN!
zosNqNk_Viig5*&o=oqpiBVEEYF7;{nnGr(1T80e_F&Rkuh4?u_=|5l?Wq2h+bOhp4
zEryv4(E%jA55qEsV;D|kIL(%$&Sp55;e3YG43{v(3`6Bn&t`~nNIhF^TpMTO+Hs6S
zE~RTMS6jq5>?JwcD#q6_ektQy7~jtLPZ;0HI0lT&zl-rl7=MlNHyQts@qaMR^(Ay0
z7pZo-2s1vManuvZ7hF$bD&r?|I@(R9qkhOfv4rv482=^X_cQ)5;~3bI|9Qr_yy8t8
z*SS1;nDIiJUoT-C<)Hlf35;|9(HAg|a>(=shUYT<0)||_I=7q7?WSL6ryJZq474A~
zF-~MSpCRleyA9}(ko$wd{lQ>+jCYv-V}@VY&_w?yxn?@U?hIj{qz|;^nnM|mVt6#e
zi43PQ<a#hqW*q%U%Gt;`m&bgc>7Us!fVqPB0+!7eK)sVa0j~D|$|Z5so8;qq3vj&!
zu3`Gk41dY+euj@R+{1ESWcVt>HyEOxq@E8M{)6G?Hng~Y@P<wDS!|!h_E}sGi_2l{
zWWKu?LO+$?dYR!qroUxF#T$lu35;X)wx5$Q4nB2x0$w~eai(laRj<Qe86pCI=|n*w
zn1w&0anSaH4{hBk<bguEIq0xOIA5nbM1tr)ZoWVT@II8_3FW|D@&a`z?in5)LdVAQ
z1u?%Uf1w0Vzzu?whki{V^fS-OquF$2CZJ1i)~|u<oJPQjV<C>?djNPcF?a%QIO6!8
zgdMa*dV|N_Za0E&f|m)n$KJ@h2avZ3ye>QPu%Ig^CXk2m;`Rc}r*@=vr~1HHlL2E-
z*@i#d#5f@zH!MmK{)i84Ed%l0zA~=A<R1^(Y&$vb`XDe@`SKy(s*mHak>ADh^(I}o
zS?LroZrtVT4fz_ChsuYWE*S_%eYy4aeH?f%nHqn=xOU6y`#x|-UN*A=SE-I%cJ#%(
zz)$R$$p-SfaaaA7QXM<>oWranuMBaQywW1zr*XO)c<e1b2Z<5<k-Y(CBzeam?$+B3
z+_A&yuf#|F-p$tr+$moY;uMIl3ee4WGloPXXr!0qQm}@U4<9<Rs3XL@LdqR~5RX^L
zh|$AGNp?S8A*1FQq{Z<H>4W<EpI6A4mER?=kOgQT?#0q8<ZNm%3Rp_0mz*aN8>bOO
zvyc-g{WA2bqnJQA()DpJ9O=dm7k&lDNj~+?pEx)m;Ws%r(rL8)%7telPOF9tNT<<*
zpFMT}PAlN+E<B9*-&{D&2LEy4-C(*iVyHYAWh%WZlL0u=)B!FWvy&QIDUps9N}cRV
zF93dugHvIFFZST8J$NHAp^k0=|F__k0?(Gp6)PJmaXvF%SRbN$N=fx#oTEsNB`(ja
z&Q2;rJDf`n=%gZ@P-4z3gbgioyig<-=dLmoT5WeIa#uM_=a$hif0p{1`YOC^w14uh
zTu+rEk;Qe(mc<Y_S-?lmRd0vo^fG+(q;JXT#Z|(=RdJ3h|MPzNpZ80ggH9Lnepy7f
zC)zyq>wUiSKkpa!#1(Uc`B0PoDIPDd|Npwd;1*i`IQ$meVB%)wL-v+*Zu8*}v$}T0
zss=?fsGy%4w<Yw4`CLff7{ho(6=$!gtHy1F@q!w7K{fWN$fsJ}kX}9#?lL#1DUp)?
z-LT*Rc~2ET5Lr2tC|zfsR8tBl5eJYr;GB1H86{TImoyE^U24YP)q>(~F~^&`q~lFD
z@--s4T6$(?j&kSzomb$uTYhWzCVj#U&#6%jZa4TKLn*>OQ--ntpXukfs*!Ppjn=jJ
z#QBoI57XNBq;BrkXl_2a@Z!d!H(%K!fa{Ar5FcudvI<XscE5GWo;8z~f~T-u3FkEm
z#80;4g%>pr19qj2^)My&B4bD+30*5^;gn}D30#{7$D}>R=B!4M-(1)T+P|*OD_o?E
zE|ShXEo$WG!n>6IO1bUQgOu7xxt+E>KerSg{H9xtaEV!EUE7qgC3sa{G!5=ABC3@r
zy_I6UHE(h)eSCd2;w^avs*Sbgm0K-JTZa7f{Q73I$+$9gi*-dnIZ82*C)MU^Ni8rb
zpHgn)1!d9H?aG#{JFb}$9oMfyZOR0%!Mp}Oq&BuH`lv8mYV<N(ll9WD5+2=@6fSQH
zh5NOO%hmSeii);S#nedq<w{$Yo*B+;PpLR<@|L!&a8_GV#hl5DB757FNL#xaX=@g3
zR<oiPBPAIrTf@DO)8<I2nA@IIacX2-B)ttEKSr%PZaQx1xS|S6SHr<3H4JAQ@XkWM
zb0U|tWlB9s6{odlhV!<iR4k3`jli)es(DMlO}XRR<4zq{T4A*YbPZ(-Rh$-9Q0BSN
zqeA0pC~al#-biD_f`f+R0<*Z)*q*x8+7=jXDOPK^Ef{Ftb5h`m7jlY~`FFI7zDnhz
z6{qCBa=B>N`f424dg=2Ys+bdbvzG~YTIAOJyYd^Y<M)hK%G*#+y_ETn%zv_Cer|KK
zn7m~3<i?ZRlshuFYf29Ee|n`hdHLpx8;{toghwhzfb!-RtHi7fRBVX6cX=Scv6nXg
z$!!8sZ{DUs#;sRqTP@=1ZB|a&9)SIy6a@1d+ttF;FIS&^ycy0pS-V=(3a2!s^=#CF
z6E?r179O|Hm~z&H%`dAHj@zf)(by`o9`Dnrjht}%E9#VG`^>3JCN#aQ^=veQ`xHHh
zo`7C5xz2WuY0(P;S?^5P2`MWfrIMs5Wh5o*b>!El%-a`yK>6}ZMVUG`krZVV_1A(?
zQGI)UOJ123&1*@+NB7EGmv0STo!62cKyTj{C79M2cs=d$CSfgX(zXPZayZ6~DpuOH
z%keir*>h^U5@^SalUAZs>b;f9=@rXzGfOnYH9KAa7aPnue`{B)_B|88WmYCvEY58v
zp2_u_XEYApri2F}R~VdHkupDfzEv?PcLCC~Coe;KpRG!`q@pHw9MUt9znje8i1ct=
zeg)}a^oHwXDV9VUi?#XJxj2?YE&xXn%JQ2MwOworjvKfq=q`2sCHaj={iH?DKfg)O
zdbUk1oZYP65t`7nN6&e@;tBD1^6ZL?Mzu9R|A7{jYU}OwJG1ZGPxaiWY(iaAfJ1=5
z3CH$-{EnULJOWVYDZX;Md>|k%gx=t}kc6-B7q}a*^ItUZMeWs#)tfZ(7qCRT^cS#<
zfN9Q7A8O#^b@Cb5kf{t>%02_d^^VU#=^5t6%0J*6^d3UZSy$7q+XZETu{*}@2yF=E
zo_Lv9JN>n87cAb;5NU|~P|)}8ey~v84@F2HK1&!=+Phs4+Bo^+@vWws*N~!(ona-H
znd$w6I(|lqu(7oMrbcN~-?P&)_Ga}BJ){WL4ED<q>W--ydu?xm(qCI<vL22u{*`5h
zqoHm;jtcGPTPS}1M|9ozDclUStiIizo;#B8%l@Kee=$aAfhq0N$A_N^)a)gyP=7qO
z+f(MI!0e+!%f!ra<3)M(fRGjHHr%LwE;8W!I~Q*_{=GS4LTNqg#hTMML<TJ0u=Q`3
zeKBVY;W<kp1LnSV{P?41EO;rjx@Y~|fkK!^<~5*ThLJYpLd*POG~%Xl)^9()?58%h
z=i8Qf^ABz6bC;RNZoa*wF7&`Aan+`=t)XJ^SH;xoi$(C|x*jV+Mku@QuYYt><i*7s
zLg$4tHe`u)D8h?#U%UQYu@1@;#=v{l_3xs>PdMd>2)^pykTv8aGo1^SH1&RCjk)^v
zN+?|*PAaYphF;z%`cHgsmU^9d0f(pKYi{MTGSx~$*U`ie%iw9EnnvD66gUuGd*U0x
z(1z@FlDQ|CEus85KP*zgtcpM78_C)KG}fC|-qc{|yg8$1skcd))<I=1+60+pcSvT)
zG!G_o!Hcuh7k$W-<s_M4_EXNc4n-!I{m8sPr}{j&?XsLl&zz-#*^kU!#v#ZAvmcqi
z3%qcorlgrdX^)6BYIjv!70G_hOvyVJUnd)RZRUp5ej&{`C+(zQ=$zG0hqR&D!O*%R
zTY{mrgRh;XekcW`_!ThqpKbw19X(6kY`xH1Q-T4Z>_pF_NlS=Z(DU++Eq|w@-<>m1
zouyuC`Lb!NMK*=}7HP<R?jn&*cSr%Lha%v#_nk^1o1XS>(_VizeI9zDpQa?)MKZ$&
zXeW#%YA8GmzKwp-t0#R;hn%kYi@xKdn)u&?_O28kYLxETzv7_VOB`Su3@qfdG?U-a
z!|*#wFV0SaM-2HL<-qSK%l13U8X(lv0fv#1-MxDsB(E(*yx-u#V<;Z_%6LQ=#bD}b
zh=SBU@W1JkIv^z#!pRwDQVO{p=^FH3pryhW2?OR&=R#%@XhLigeUo(o#@EgbVK85z
zW=YmB)kLfVCFeeHQr7JvqN~XHuk+I2tD{Yl8UL9uW8VZB1EO(bn#}X*A>{eq#<X;y
zrKa|gIsf7-X90>C5L-5;JubAhJ(D)ctS=lw)}L%lOW6QRXXc9XfjRx*>@}=kkKW{G
zwT67c`i&iBBjglT(xZESr1TLYRo78Ve;4q2N;0yOlZ-%;5gcM9cQb-{Xnmxu%5^6d
zIZ64lfKQ=XgXk;W&|vp<G}r^euFU&od;L|7Nanq&t!=A@M(@zp%@HZJg*{2VWkC)>
z+Xt-eX=tOC-?=djR$R3y7q=n<fd@~`%oq*NuYMzdtRw%hl8F=}@32I%en`#fgGBJ>
z*aqAq(32elq>|m|PR@XqlhV+G`xk2g=>TR<=chy8yaQPLZ16RAOEGStG0!1M;H8^+
zLc$40QOBFz<z2kZY}_LKsNfPdA%k9p{Q`fZgE5z|3Uc*Q@fC`)RPs$w)QK^^8;Q?$
z37Zt-`)$y637ecjZ`$x?PAx#rs#Oacs%qh@bS$=GvB~8zGCoW`E=E2x1gEDmMV*?4
zmtQL0_Nf~}woBRZ>GUoS1;pxUyOd3fQF?@Im$K=S0<GHlA<_zsGt#*r+HH~qZ8IH`
z=pG`+vlG%YY{_C!5;>mDlK3Mbczw+#uP>?qF)jqJui51FCDAjI92c+I5qifrJk+po
zrF8k4gNI)>&pBiZig2=Hi@1#_D8b3(Fh|yjr-%Y4t&{T#ZHnGKL{43&q~ZNNap-4;
z$f@fTa{7{ZTZo*xP9di+i9eOJ9{h7{{-pKboon;r$)WZc48vEj+AjR<p)V;Oq8GM%
zA@)y{{7+Z%6O{aGx;#pk=j6Lj`4tcez@nnTJ<KKGzYrisf#M`5Clo-RHh@EY3xA)w
z1sDY+V7)7Oe?kHD4G#&xw_WO6aRP>tfO}oZ`w|MkM{!cXZ4hvOoPc9Vz`tF|_a+jc
zk7bVQAmElb0gE9(zUrm|#*)32sDIBEpw9sJ0ur!`F3(U?{0U3-_eshH%rhJDc?pa0
zICEfh>)ks`X(K6*F%QMNC6Z#GOHpkYXcr@z2IM!0{G3>yK#w!<{u?e;oJ<6o75?ZD
zXq>!3m;LyI4x<JT()6MDo8d^?9g~K~&m>JIPa|nnAV8W;=p>D1ACi`jzcNSK3o&VT
zurx{@Oww*=X_DZTX3{hVY2rh$TaL7M9BC#}scbTtK9n@*K?urb6FNzo$<lrYj&~ht
z|BgvR(@JTS{0^jH#jvGGLYy=tD9WKYUG|hY<i)sUeAb2wT~3#ah4ysT2Bek2N(|CO
z9+%xIE9|AFrw=M31krlA|9763Gza7LgK-TUEZ;#K5q#fZdtL(V2${AUQzj^s$G%2v
zBFY`N(8+XsAt7B|Fe=Cg3O_I87hIT45ok_rkwkz*nc?My0jHqXCzd=1i6j}GHz!Kq
zd>@7`N0LD#$$A5PLw>VKMijl-_9SYSLTx(o+5y7I?j{E(2%35tX!L&OG+XW|F}acq
z`IN2WOA<Smltjhjpl(I)I}Jr4uPa0p0Y^&M2cU@S96IJH0cR(oKZd^#9XgGZD@hVv
z^$#TnfTDk9+w&R900+YpB%m3BM96vM7N-CbW}@umD?=`Yh<IvN#YBg>oct8!l>R0R
zhe-8J{Ml}e0E!@&R*(V75aK3#bU0$pl0eonsHkjNGoZ!-x;A{IYzJ29EVV$^9DTiw
z8nfvRv$_O&&$WwlE~58S0$r($5K3i4Aw&~7+{w~}C7nKHr#eCzsg4Zz2vThf#vkek
z-2y-s3?LTzcP2p$H7xSR0u9$fDVh2&Qr%%Bkhyk`pX*H&MRsMO*s`*2q>MVQ`qMB#
zy81os&7*Dy^Y4&Mt%Zn3pL&g56EG-N6XdWcYvNLAsJIm9PDqgSozR9`5b)C+A76O6
zLZVtRMq|RH%T_uhTq)@Qig4WW5TUhz_-RS-2)oTL8I2UQ5$)6frSd)nb&43SRI?yD
zLEU9%L6gWV7^e`ep$E~2(e{<H&>X^n665u1yCkDspOnv&j5!#pIoU3QBMi{K4dP^n
zPK7~&ohL>l`*tyrN*=FA*5z$ZGI-;Y_1UPi1s;*QGcc$tIKjRVuzM8K<mx;lo`m|>
zaa-={&2pXO$(J)y{}J!TaVf8T=ijSmqV%t?!WQE6z1O;-*sfU-FNpk7kkuS5Yvn9_
z5++_0$+YP2O~MYEiuk<<(uaU@LB%}-CT>*EH@|`AH}cyMO+ps#<1gK;QKf_E&ghR?
zR^>!EG><%jkgUo%h#z|#;(yMnoPqdkEPd)k;EM9zcizBkl=8#1tLhqRTy6NN$SYNx
z_WLKdUl!VLO^qTxgRdF2pxvIIyW11HR+81<?e<hv>>fO4{E3RT&CDx8aaBtr+X(MJ
zkkG8v3-PhYHgnV%V8byJsq&8M%cS~+>lE!;Gn;zvTS@hG%N6Z9#z0ZBJnpQxW%N+U
zeKf^T%29!71PBi&!5tMJof9Zew;fRr&k43$CnwnC0+;Xv9<gwYMMuc)<QQ9ov1)aq
zI_|QWol>TxQ;sB$(=0qCJQT7!W4Nq`R01xyTIpu_0)`%z1LY4kq?Lnk?O}$0V)$np
z3Jgn17Y4&3h9wLqFr3VAA;TJm_?ap5U(E12hCgA*dgWao>2dVFZKvz3SI18Tl0)8b
z5@IHlkoD?Q8ON=Yq%UVkHv*I|%5W#cUoymEDbumsN%#@NPi#mJu8D4#4B39#GeFXh
zVOYWN1cq4RWjdF`SjG5{7&bAaTOE>r9Yfq+NSxcnc!hCp7vp`#_uJ46F-&FHkKrJO
z7-%HVJlckIE<NGcE6{egeTThKAy>NJ{>R4gVWY&=bjC4ODP8T&IP^&T2*!_Od<NsQ
z8Am@LA6>PM@wJTO=b_Ah3FD|2iMKO;HRHE3emmo+7by?@M)E($_)CnV|HyRoADRAl
z#{X+Wx)&olxlI$Fmce*W#>*LwU^?1W@*T_gNsOP$_?e6^Wt{EP*goxIPX8gNU&T1=
zl;!v-<G)~t_9yRQ?Qw=rGekd?{IA$v#Twd;yo<FD7=FwU?ML|q`h|qJL68vhAmtah
zXQF%p?I+=2hQk=5pGf}W8KOT+9Q|45KZE%&&Sd@-3>z43Vt$M}nXifA6`UXaUFQ24
z!<`K8WQg{a`JQ43yCshCDfMF<$o%N95`M(+Qyc2&x5TewJV*$;CCst&>qX2rh~ZF%
zM=+d#^@8%xWC*(@j`o%i_ES0Z#mv8&;W~!rG2G1juv_M9V~Bn&@#|U6EzJKbhW9gk
zh#}fPgY==@C4~J_|C@}X{Usg!o1l@z5aU+jXm1J8-V(xY%1?W%Nc>2K(-^`|NuSRU
z?JRNhYY8`S{zk?zekC3DNr?U|A?%Xy9)`bVh<+{gvt7nZOh<o~{GTxV+=eFRU80+4
zM+vzdO}5L#d?e{38DhLj{5TsbI}{}o`IQ@S6G0H=qVcTYE(})$a~3YQCw?&@8Nh;D
z3F7wbGZ6Rd#^Fh(`Ssi0XF#sxce5prFnpfj`wUTo($cNC{h-ocgGWjPQBs-zE>1^J
zlYGxGL{B?tKJ-wTjuw>g)vw@xlG7czfBg!6PkGfvRHJseCB%#-TO*8zg+$Lq!w@XA
zM>_dlQV&22%aKMWo6=07E&wZLMSA)ZA$Tt1=ovYLqdp{rJrbfG36jsJgs5kNdL~0W
z>L9#R7~Y9u6EHK8^HwZ?&$k~nW=WYBy<Y~5Zm%D;m<@SXak?Ai0U_NSbkx6?;9xF@
zI~q5iH2`=YSGp6$3K_?T@uMwv5?yd?JYNX?Rc;yQVv*4)%!htSAsKZVH?nk_?)9V2
zKzrFgia6cjs|4<{H{)L5Da_*rSh?c(9>vg@=Vsuz$KD9~mwrbAK99ZmFYw&rW!(gV
zt9-qvj%g0^hD$*Rb`X25MV#85`ZiWK8PGSqe$>5i$3cBx@;UvJ_&k2py?zcF`b?+r
zASkZ#l^||9`rOPOd;4QtDsQ+MIPT^92=v##ns2~f@ciwo`39oAD%FWM{0;<{9fL5>
zN#A8J-^(Dl>Ujuc1)O?z`VH0JyYccyW&$6GKX1Ui>y|h2XyBBe%80p22H;*l?~#*{
zlF#Wb;Pvw!xd@3)`DkoYAbDkgE_+9=0)84LdV<H^kyKCP@JHqAhCd2aUJu_9$)JtG
zAMs)Cl_3$|M5Itzh!3l_42k#}kmB%VAB1lQ(jxdHd4Uc-uOIpmzd;)5AwDWA1>jyk
z^dlYyeH{LX4|hv45MLEyu6{6z<`c~El8@w4AV2gGa5;~Kuku45I&>&b8KdCG5B&t3
z!GPfSp_igP|L2GP-SR`H6@o{Z^h2jnCIgms>Lu$LrRADt&CL!DNa;TWpk76R@Fp3<
z1^m?eu5)le!f$YJq|+$4(}mLvwA+Q#=y=A3)9Cx73#U>0o(rc@_b(TY(XToqjLL(%
z4b>T$gkw~xy<GelJ?aP-j@eSJaN$_dJ08v>Kkm@fg-$vZ9{5VSpep78|Cap9@dW+b
z^C=%5^8o+GeafZ3d56#XVSAVlD@*KQ?)Z_To({{0eB`hZ-=Yt>Y{mcikN@xVM4Wtz
zFB185$FAx>KA&zYw7Kg4{KvoM>523j(w^AukJYa-{^vW+p7QbtMQr#&H?ZH<8$-M5
zzvh?0xY>#G8~@0-IicV9N9;Eqa~gkI4Lq$He^8CxYNq2deywyF&qRUX=lzE5GERxo
zW&Ba;GM;I>jDM+0m+?$?8Nb7J8PANljNc($#xvPvd@H+*f4*~DYe{>-*1`$bKd0f-
z9&KMh3FAz-!l=<w5G};%Xay~WaB9wLD`+q5zBhk%b5c|<R-1*=t4+(lqDk2jh^ki@
z<m3o9(5rD?7Tyw8h6|hFT6so(yFNHPQtul+reb4wkaW##$W`D{{Q(?Yl}5Nc=Ql=`
zHUp<{37k79?DLXZ3{Z_0QK~=pT#M4GZWD!9^;7n&+Nu@qP?qQJh$>fzEmo6Rg0t+b
z#yw*$SEF!}Rz}|#B1hF8$H0wPy-}WU)q-D_QFU8rd+=cCH~}oEhr*d*xafw1I)43C
zjE|h4mxqJl{uQ&rL-hgSJUH*dMLAN^VxTUJXCG}>^MBPM0*!mZbWLl7GwBZsFLBwN
z!!~DDoRqsNvZHVuY~I&l^VL?&W((F@eE!@OEy}h)t5$ePTcI*La!HdmITdFu7SdUZ
zZ=BthB+pvhHF>}=YinU(N7{}p8Cwgj9b1y4N|U%er@33<U2ruwqee6oC5!vrs8Wq=
zRg3lfo9sAhq+eTdv(<!|864#|%G2_C9I-tG4(H)3$bnq7Y1>lZpswbhZ)015p@wbl
zqpwbBNu_#<rc3woG;%DDc5g|=H8ors%?gjg$$MsN_qG%`eP^|&QSG&brQ3HZoVLSo
z`%aI!eVcj_^5uq$qLCJ(HCN_|a30%Lobtd`d~13|6}yU~?65?=F;m)yQUg2R#<pd)
zsBltNrPORl4Y!6`vLW?^wy>0XK|4xXQ89UIOICY&#oWnNkw_#R4&)(eMHb4R*%EBc
zlI6(ca^$vC86sDw!=>AHRu8sV=n0lQaWQ3k=;~lgMydL2kCv34+Wc`kP70JYX;JxF
zf?=iA3>Q~SK#Q8K26`364831Ch@N(KtEC5JY}39QO0{Q4AZH5q-(b{|a%9iu_K-ar
zc`P{d2iwf{?26;JhASrK=0*16#7Cn&3wS2uMq5bFLhn63oC%$6k-OT0jAuae+<nVR
z#j{Hj=u4$?yY;mMaeAv2P1~B<5{lx~xWdMsiesm23E4AR(qyl&TGG&>s%^L4Kb%!j
zu`RnztvG4&Ep6d#R>hLZHIbW98q`Lc(HaUTAw8>At(ZRfmex$9*CD+wa%yB&6H@KE
z!L|dL?JCA+FSyRzz2NND6g$oCi;#apTWUCSaxe5YYzPoJ22UHtC8Oq*DN|n^7pl;j
zF%E9Rr=zk>lmcB@hhKbWO?^S8Nr!p+tkr@dIwcb`huD_0U7K8r-h^{m(c0bM^gbOk
zl4whkCq1^c1@fDfDLCmdDR6mOds`u$_t>1#R%kUhV@zU`h_WW*a?ul87Qp?zI`HZX
z-RI9DH}Z;w<dWW7t@xmF65QE?B|0z>!%Sd?gN?F=TGr`%CLv!=rBSgW_i=J}FT4<2
z4)krjd#fsE)hUpW-9wL~n4nzfrjR5^=?49ab1$J16n-C4hBV&2O_gr-vK&2(IEqu2
z$rTN`L6QKs_h0oATMNha+7oKept&Bip0uK{5gTT}DL(75j(M&PXMpB6p&doxlqP}E
zvJUkZXe*%Etu0TPJz-Ad2_>UlD{Q|!IJrl=Zna01%Z+BS@AlRt%=v%Kzj<;JYO+)*
z@2zYt9H{IWMDyOBU>~LOB5dUFOvT3BTMNk<zxvrvXfE7SfRu|Xe_XLP_k%tfc+`q7
zZLU6g<;8tO#iyKR0y7+Jv{hz7!s}V@bd+34Z`GtdyWhT{MVG5vbBRLhO_Lfm<!mTN
zH?KDV*{kgJ#@Ze@Sb7U>XW@6fk(*jP`)I40e@~l^jV!`+O>4%66b}_P()I=Um&i4?
z2d_7I6=&qGj=WhoJAS>v`q~&3lU2-9I(jlrL&eo-F<@7;P0zolzp|%SvyROg@C8bx
z9w#||_0B{Ke~`7Oqn;ee*y2OSCJ6eoukP$|-+tOof&#WUP^0qsbuwIgY#Myp5xJEv
z*Cx6U*H>(8aA!bMZnN;U!?wlh^SXTyVyoQPz@Uu{<Uxp*u_5cf$K4Qj5aLi{a8QJX
zeKG!;*g=TJI0!Lm>leLp$g{m)p1Jnze}^`Tb9x7G=G%RX&gWwd&kp5?D$}eFhj3V;
zxwi6Uq2BbjP_TCxM=%bpybONHn$b7&T0mjcnhlk=!SOxo`eg~}O9S_R5n3<SVt0Yi
zkUK+quLp&??1Fg3)z25Kkmo5b6Ekp};!y*B)h~U)K%A!d1-@0nX^Jl@Gp_#Znx1@=
zqN(*uhbnA;P@7EK7?|rSf8J-U&}V&21qer1%`FQSKgb*@#Ifqu@H5?>a#FDs!cl?f
ze{6<^lZnAN&s<YK%?wPe4V-^>XlY=<H9~xEbSP95DbLJaFSPmP4%h5VGnCiV5IJ>N
zFx2z-@uB3(XH0eE-IQ#LI&G!HTKRJ`kk@oizw_@5hO*DUGZfwsOvKtawJZ>Rs(6Wc
zUcX~=wg}Bs>x&`c3gcYVtP~MAf5C?zKUamyPyS>Kifx3~eh6E`Yt4nf+s!98-m*!&
zXrJ8pGj;m=ICyfwpXF(a_n-2kyiz)~5vNdwQq1+6cZ#(`cjT4MeGOYV%r@6!HwA2E
z;ozY)#1YbkI(*hCBlAi_8_o3_vP^yC4%!+c(vuHxoQ?Av-%w0-;&^k-hK$l*r$3w7
zI~W=)0yEwVog?nwwD=D~-MEsDSM0Ux%swQBRAUPV9I%*IYObGs6dkEZvHG*UF}n!y
zDubaaI%{$0j!;i4B#s_&g1LU;O`%|)`%oo=>}F5UAM2^XJJGp6o{j#PME$Y%5}_{n
zLwtW+@cXF~dMzDuV`!<EVJ1x+8%h$x&2uN>JkO~!OCAtfY~ZZNzzOud5Bzl6<XW+q
z4x7AUqsTSS&3j;$`j|>v7MMaPSI4%MXm@Wbfi{%eAoR+X%ssKK1a<;A=(ZBiOPQ8_
zz^y7AnMY%51u*-O`Ocw~6U=^O{^L-}31&YsUlz1k0z7b)#xgZvZ`1L`5V=i<F1P7`
z?ZMEwC%rLC1*;#4*w4bRMBe)1tJ>!axt&J9Uz>y3Pbs51mD2QMH(32h+$tpozDi=%
zrdcXjA<;aT-Ly5y&2q~RpLT=UPbu#)eA!K<1goD?KH^^@Sp7(R+4S9m!0N~9Edi4F
zm2E@49ISpMUMD5`8aH6|Bk>j~@hf{IwG3GO)Z>M6(-2=)gVj$No25iwR)f`#L~N~s
zmZ5EJ4m$tHQ6nXO<*3;$CHksIu==UTSA$f>bZnL4-B6}!7#2ic9pr{G9|nC{{e_fB
z`@wi6uKAZo;txW;B;J#H2<sx4{j|-)Ql`&!5zKyM{{B$P31&Ys-#nCZg88du;!BDx
z^aeuJzvg~7bO7~~<yFhpRM#lq%=yF0#4+<0u3Wi#-lY0PHPzKM)kUYQShaLf!uMV7
z6Rta61ZeV@>#Gdct~K__*AI?PylaiP=kv?nHfG~T82!qk?P+$=_B3>SwS~=TdfJC#
zXJ-QsMY_ih#ZDTRg<CE)>kP~j=cEZUYk+;^byX>yl}-E2&{5QSU%4wui?iX(GadVv
z+{*ix?BQKxZWCG1y(E-qXByA0G4?(#`_BtY;a7ee!vB8WIvBAw7dA^f2YT(CQ7Vp#
zWcITU_Qt8zRhhBvb$;sXDDz>5wU@EAAjwT=_VNBYH+&_pE?&n5K7mXe6|NUcgYR+j
z9K1H6Cnz4=n3iL2`V)0>9k5hE@fnxuM+tfDU4Lu~g5uw5R!WL2&-D(skMg{@G409A
zWUhasm&r|t;>r`R<42mk3(;p^$t%Q<vExlJ{|83eCiFWoGQ$YwqzKLKe=mFTtLV(P
zYJG9cIEo^~D@v;DVUB4#wepf4MqmI$$f7>w$xeCV8#E|>t=Sv!JmKM`MtDFLL%<2M
zLl5o4bcu+s0xH%njZR;e#d^%ePGTO?rVbls1V%W;8WW#8QK_EhQXLV`O49anp++CP
zOt#ecW_ezVWGAH?BF6|O3vHmRqh4MOLcG~wN=b(j(*3sf!_#Nc^e|uM{VnQ@b~qY+
zkR6V|{V^N!xRNS1;EZ_W7;^9&pK=Z;kfZM2O}X+!`xiHsil3>)kg1-ZN!=hRsb&nY
zwPD0d#*UguaXN(_aiXgcY>|{Q0te6!NRa|&_d-*>p%e_uOv3T**r^CV-b;ybq&&_Z
zoc3|{*we^9&c3Wu1aci|)nW0VGEmN!_6Xm$iKoGXkElbNFW*<}9@_S82>+XME-K;d
zT#?jizU+~ihsv6fD~3}&sl{ZcCfAMiX(Es{phqT>7w5v5+$>F(yE+9o@q62EXIH1g
zdT(pFKaZ9>It4F?cbtHDd}M2Oa~@=3Rkh|hyE%=MyEM^f$FAL+#>-ur27nmb&B@;N
ziTLj7*v-k_^@;eN<K3Jl%H5oH<0i)9-IylJotBVM#U4simc!-$*cfFN@5XeTq)@Jv
zq19{Z6?IBl1`vFzr&+ws)08lM_(qiLd9$P`-3yqqn>S0EQiKoTB+u)-S<;j~{cMUz
zk{dWpl^ZspFk(cAHgGyVhVR9mPpfDTrfG7|C$Q-END>M>Ekd6F6Y2M%b?|MUF1JuZ
zS@aL&7EIISHcG&aDM_>i({#DzQfd-yzcf7$dDYZV73J$uWS7R+8CtY#Mb%Q;CLJng
zWa5)y71e0G)j@}x8HIgqx|!EOhs+uMhcSH?Z9O$pZaszU=Ee}Vo|-AQo+9+-P}Pbx
z%W=T<OfrBJn17A!Mm4iX3DNK}N#GMe<yu%X0e>^->+0XY7UfCYk5*7JsyROSZsK`}
zF3-sC4+VYQPXeGt9~dWK5eb;@N-m}3P6DoB4t#H@=f??HO9HO;CU+9>I&<Lj3SI6#
z6*J*V60pyeoSLWvda=zRZUOf_aV7W}1n51z$=(v^Rm^c61jxOgVkLNj1T69<cM`CJ
zIkrH+b#W#5D+##XmApNn34dV@d|xiA;{?zST>6{dWN!)NQR!$#?GgO#bqla)2QH(x
zEubU0lYlds;~ofjI8MM(Bw(>Oxs!k!nFAe3>mMiJbQ17WS8~FRWc-ym(jg$OBUvj+
zz&oyFxiglx1ZIDmLvFtzw;6Mq(fU3Fn3zter*|ZG60npx@TI=`W}FE-NWc<rawh?|
z*c^dsjK2mF@Bod*r!i?iL;`;1N?uOModkTq91|hn#5e(Okbw7H$#S%N1q24$9Lhgn
zg6<X&R3RWRs3TeVFC}*pu!1?B2b6W-m=G)?0n1&<uO$?))8+`^qwGL+TnUaL0ho%Z
z6=d?FgaXK)g*ZmxZ(^K)`6OV!D|td90oG8PLqmViM#Tv@4+5-mSMu<L0#@4`>K70Y
ziWAUG0#><_&4dDeX>%ylXa5l=;HM<u7p~-w6AJi*IUWOiK2E?RBmk{TRisd|9PQp_
z3?6B7=rF;EkbvLN<w@#}ui!)Yzd%ZGjLl<&z!OeXjNth;hyE(&pf5U0`JALQGS7$L
z`K*%^B;sZImk2`9&P~Pq9#8^mKnn<bPlD~8t$<}&K`Ue>1(Gc)T~C=qUaWcJv(~%!
zL7OM^eqXf@8g4bvNyzhNJR+kO)+}69C*K1Pt{6JFyiCCd4XYYz)(x6oreI6)=|MF`
z#YPr-M9o#Zi+oY24OEdY7iXWzTp5~%x4l|OOI5>^KmiAwoM%Irj5uaIy2rFm#=d7b
zfq){oOG~itS-SoCJ|;MJ_z5Exv5D|Sh`Svm1sL)620i%jUn#<7S(sM<?IT*{)x6NA
z0xD)3QskACOI{*4p_{z{6?_sB>zM;a(vy$8wG!I8<W))}suRHJ5kpp;U~k2A0wi6C
zeTgoGYhI_4*<?o!RfKvCct6`HBVMUgB1oMj0i7Bsn)ZWJ9v}D{yXJm_jLl3(L{XoX
zbO3Z(rrYB{md-#;8zY&Hh+<SregMU!E#62zBDe>WbO0(8>vhUK8<7ib{iu57eo4nw
zT_=?Q*lVV|8b6U104N5e*;jLcBmyYrEkvX%4ojw;sp!n)Kp7F~8hA&_1W+uhWqGx*
zO)Clk;Hfh8dDu<+y=_MA)3#;t?L_-f$>a+YC;uLIAXAZ>wvVEtx-mP@#%wf6cm!dU
zl$={!oTnt>#F;WQRY_-6%vkCei2nyF84*R@BIy8fXE@kSJHuh-mHV=N0dYmljfiY2
zu*jymNZM~+go<mkYZCpR+6)ZTW>`PSSw=1+H?xcY=&(X|C#pya;KBBoa&tE7Nk_?T
z<Ny>Eo8O_|0noOev@IV1xi3?FkQcKyQc?k^B8W;AhF#fQd-Fv}g}@be=r);d)s12z
z)0H|ORWEhEAKU%y$F@b#M<bdn0)t}_3M4JU4rX8oP?!1Gw)10{mMW<<kCK&S83!JP
zWF-kjs%ZKGP2dFe8Ya>(bOPNeX%Km$1oGYzu}5GJ=0*?!q-pk5+-no>g{@KoU1>Wp
zZ~}OH4~k2zj55k)7E>eIO-sk$^OT#e0s{<00JoYwHgQj!nnp>~8@+01i#!xlG|5hi
z@>1>FS1{XTL_CF4`hy3v4hko`2hBRvVVzlrW+U{K`0+rSa-tbU(^iZJ*`BEASR2}8
zYDG^jbRNq@u14fSM7AMXiQCYolN=fHaV-Heja@pYo7&RVqLNG$1gcdr4ZKkrp3`8n
zE)4=ujFrSeS4>AVENNEqlxqw)$Zpw7egXtz1dTy<t2>yEh@5R{lwh`%vnugBvnuFR
z5%H4cPt{i;VFwCEcNU&x*r*RgGPRf!XpaDFSjW3P4(*f&Hi0ERkNi3KF%!kd-aO(u
zRLdJkmJ{6@oszd8nRe537en@@D2TF7quxC7*VXe#rcDy51IJsY-2>_)PBMm(CmDuo
z{gF)d;siM$@;yZP3x+I{lV~T))R)m5Z#l_tdG!R)B7t>Crqvk{PcZ@$L7nR)&-EtD
z9~Kspsa{k}g7HQuuo`#0Ty3;q&2vm4DDV17H&tK)-J@8yOzxx`wSyaa<aXDPoIOGw
zBHehSaCYM+DCJ{ZO1Vd3r&7ur;s|ofI}I*Bt)%jHLQVusR9>>@x^HP4xx;$6i2j>~
zV!qt5>7gPX5&85aKuy)s?Hvyv6-ihul->3Yd5_yW<Pn87G{dNZ&EL+Bhu?&0uX=Vn
zd{Im9*zNGe^p4#QUrq1W?T~&LkuUyt-MBw?v|HR}m9eJd%_{#Cw^^m#bY083YHY>%
z7v739X5Cx%R*r1lJMND8_IJANGSIu;O}tAbk2&6@@=xjUyHuve?NW(`O!w@_h~L^C
ziffNXGfkP2h2<6?8v{H;6;^L6D=9svB4<wS2Q!i|b2>Eq+%?m4-kOo~_Kb8+%lw+#
zFlKbxR<Q`04!jLxS||QP*@n@(|6))>T|b3+j^ML4)Ue(WuDxr+*glK!{U<sOW3=G_
zhLagiWmwB_8N-Vi{*d8K3~yzKr9{g89YaU&hc+JDXAw_Eh)-v|`VhuhFC7~o(^;>M
zn=^^CUi~u0S+9OO<E&TT!?>dtw*{2nV7&(VrNmjUF^qB6OJ8lsbk=J$FwT07%Nb|A
z#+{6_UIPoi%<t&^)W%KLYob?Dy2*OYBN%7BCVu0{bk=L)#zf+**Sv~x)@%NXan@`8
zo^eO-=QbW-y@6cDS#JRA0Lc%q-oR;$v);hDjI-WAJL9Z3a3ABWH}ERsj^6*;xW#%c
zyon)w7VEW+VVw0^^BHHoRwLuA*SeZ<)@wb;IP10cG0u8vY>>WSF~dF#aeF7}$1&vo
z9^`(fwAggzacqT({0ijC-Ob)){1e9iW#e>nMd|c(nfPgU9f|j39Q{q=Xm^=Dp7BYH
z&td!&#%ma_WBhE!&tZHs<Cikt#`t!|Z()2V<M%VZoAIX^-^=)GjK9J7M~uTxDzAq7
z1S&uM-j{fo@d)E3jF&P#obhoCr!hQ%)2kV;WgP7-<u@|Eg>kfl)Q5LRGX1BF-@*7@
zjQ^H#ZZGW*jKdz<7f|~f!+$XR%+5#q(9&*mB9&nlL)azhcpXdmMH#~p3`cYR3CuT>
z;fV}SWe7WE{<9dO9VO1~D89#hQHEDAM0-m8H!wf!mHF;w_-oexF!Mdj@I{8NFvL0_
z^ZlJ6?3VZ!c7ECim-NstO9^ur<}<`PLHs(}Q$pA+;aJX(bwlPu|CMkq!!sD7eI@@I
zhOk@W8#zDL6`2q1EnzD|^ka!*oss-#X9;1qgb#53$C&R0hA%Vx6GN;+lK-C!VK?D0
zTlOm>X!FroFr?4OV_3ux>y+dl#SnH&9OIYzrGa%z=EJy^a2~^j43{zgdWNuD=D&dR
zV_lQ^S{QC)cpXEmbCUmFhOk@W4{`qAG2b5;VjN3(e`bhvQ1buVh9>ML+|=#-^xlT}
z&F&0)Ff3t+c}wyi#SnH&d=lr!x+(LY&Ts+48ip(F-4o687{YGaH<g}OQvI2iG2d2(
z*E0MG!`qqveul7H=6{s)?_s__GJJ#K+YCQu{x5A9fZdcoVA=Tt88%;_kYO)|r3{BL
z|2T%QTjrm_`DZg<CBtflbqpKqT_OYjkG(emtg5>9htGJY%*jo1L*@{M0Aj+73Wfv&
z$e;`=4h2F8CdecS2%->&T2QMuOx_G2RczI&RbI8e)&ZwJaVlWdK58vmXMNUc>r|`X
zZ>_z~&AB&Gp=$qq?{mXFYp=D}UVH8FoSd`Q+7}5#y~%5&_j1X<S@?Deyg}g20`C<5
z2L+<uod0pj|6AdEQQ)fr-xBzN;>T&OoX>}PQ+{8f%J0ime7+Ka{R9pYI8yk>3q-v+
z|5V9;s_@kbY!J9a;A-LjzChHQ^Is+TuMxgo0&fy{o524R{$C43y*dAHB>(S(?-hY>
z3jDLcPw)o>>g)FkM7<eDzcWPrX&m~c|NR41K0nrb8rS~e0@44>k9spizca+VXNd97
za-{$L=Ssd+0@o_2p`Y1{DC+C@kEQz>-eS@f!G8%Zw|3wD#EF<N;%_$2XKc*-C5H!f
z{q}vv@?Rgj)!kOZ>cq7{FEM;hAXYc_t%_OBK4YOF=lg}EV^lN$Ghe}vRgn1}6Nuht
z{EOrtDZitKqc=v?m&%VTSI4NLr%LK2hAGlpK{aa0Pa~}!<gtuaQSvEEqeqj~hPFs#
z1%MwE_>Mq~VxsGZ1iq~xc^xOZfx8#OQh^w~jPDUBa?N=PH`@i?DDdYBT98HgtdKyF
zM_%xm{#OO<R0X|b1xmVij^K+F)Z)Xic!J<MAXcbo0N-Kzux&vu%8NGO0NuLzuq}Z+
znpg257X&I>f^`E#p-$Zb+QH4|{S)xM-MBQZB9_nRN8ilvfe%j+Zh6@Ars-(IZUL(;
z^I<$uNVqfZO|qrv@jh&W7>DZZkfb|&xJ$Xq4Py0!cf9UlSsY(J#_Q7VZ1MFix&n7L
z%!zIxuD<<y%Q_d&xE=&oe^mS!`1E)t;8)^@wsk_qhlo+X(_BgxD%EQ{elETtxC^ki
zL*fhIM}hd_eAo^t1Pv>Ex9|WcF8zj_3o)4E-9lV_k81(P@4InnS{&aP+(o)PE4ujO
z_{NSx+6%69CmP3hJk5#2;lsS{^5EzQ1AGEMSA8r02$bebe876;Zs&1WuM!>wjoKMc
zm>j5`-^9-)Z|Z}<`*UjS1^M0brcyr2Px5-<M*(=euiL5bfu6^yF&Fx4+%0b!jS*+O
zIQ%599CVj{(+Yr}fnR($2!d-|O<N6|`h@fg;zxn>jpw@^G%ADmGVr6&6W<}w9X^_)
z6nfx0DHU{w&sqO^;;VG=Wg||ZC%)yNhwvl)Xs%EIU%XG;lQt+i^WiCj1M!`Nn5$h*
z3IliAB|)*Vyt+8PM}hCdkIID{4&)Per1EhKH@65;pSU2FGeuoT3>&7>E6Rr{AG(L*
z6SwcVHWlOe#Kj?W-}%H{`G3wQt{O_F8kKnZj0PH|*E$%|X*T}Mg{LEaj|->Su-Apt
zsK-;H3dm2R`wbUPs~+8zI3OK&aNW5J)8h)B1iO6TrZSga0)W-WTY|#BEuXbRD~{Y}
z?O^NzoV#ja{oDo|99O?$v{t&n@lIPifBuU4RTZNh93}x3qa1`B&5m@C#b4Xc?2zG6
zKeLOMtX!<c{f#sf4_`;>IPj>2MYHOcEI;dn(}s>3G5Xu|GE43LotN1jt!~fi$-`zz
z(NU9%j>rP|<Q2;n)z`&%aTQDAv%U#g@Cb`7v-L-R!!o<Xoz&1odX^lXy>j)`nUiLo
zMH)Hw(r0m#9Z`0dwe?vgWtd$v*EBWPFPYLfe?{$zH5&B`hzk}s&Y!!gennH`vZdMx
ztWm~yUS<b3XnM<a55E3&yv*`ath~(LX7w}&V82C%<Vl=1zJ6it%Eir1C|Qx8Q+Y7#
z7p$ynj*?d}w@~LcHLqw~dUiB%1}83DysWl)Zc}~p%H`3NH+7~)@imQgb+o|FU)i|0
zxp8Tf{u^^iZF55uy)3Dzc>%nlMhOS?xFVm@*VHxC*PRpP7`TQ!p?2lSU4sn(UDaYQ
zvpArGZ<gQIt{ZOpBfVKT54!L&iyCW|O)CD@zOhFiv%gJne8s|%Y<}s01m!FC5#=j3
zA?h6Vc6JV{-TBGwZPyl6wLNWwedG#ulMk+7d%+!I4%~afNoS-N+{R_s=#iZEUcFl2
zvNf$Wt3>bgZ8zYo@0^H{ufg%5)oQ{GY@+X~eWQytxF*#binAYW7?^#KT;#RmWm9PH
zxRc@LPj9Hrezb5vLq-oNKgxbo8*q%T$FvtYEipcAOzN=If>rw;X-o88p0a6QrZyN)
zF`1grrNhwJk~F<=M1E<(lKpRMmGegBAHUt|^hFX;tHg)}_m5V@L~YIe5m1e`UK$+0
z7Q!iHiPqMu%xX)6OV-uCEB0$Iw$$_)p4!&SyD?>BYeriy-^SMTYm7~aZDu%OYvyLS
zN8D;}4Q#a<iW=rOTt6&vNBXwZEuL00oV>}u8IEroyb(`>7Ea3kOdHfkYfDD$j@5=x
zTjfj|H!qyB-Jkt-#8$P?%CsUUHQJIkTyml{+q_*lqiKPN#c4@Bq@jL=8kb%fPR{-;
zl0uw4mXOj3lQp+|*39k<w7KLmEzoIos{zUx<!i7}%a$<evLmIRk~L5(;act;w>+G(
z!)94-n!O{yvfQ-54y(<Ny0~d1KN0mXN2S7ru%}^97%f_!8uny=)|mpm<8;*E_E5E^
zThnNZIju>hNIyi=oYw5ArL9ORMoTJOTxM#6BKGz`J6fW*xuaL*(0wO$WNZ$E?M=|M
z!AoOE^?1aCQ3fr0Yg^Fr-OJP9rjdKECtd8VU(n~M-<R}xn?K?W`y)wcqX6^`?7uT&
zw_93mhcPclt86poP1G82-JqR}>!T3^?Px?2p=V-eW?Mo{5%A1N5IKWzhT3|q(Vp09
zMiSc6yc_qeZS&>(wM}sBnMN)uJ9>FLQaUzgboBCdY{rb(j`^UaY@)Rx9jnDL<l6XO
zzd96~a7f&%GUrIw2ebxO0kngm9k)Fp|9EF@xYj`JeeF41?`&-o9GdRMNg{T87F=pB
zyvDdTE1W><q3^!`H>;udmq)%9cGXq6!L6~jClsvT-+6oPz3-yuevn_>p0>$SJ=*Fi
z)*`+7Yy0ZFm!;gbFFj_xja&1v-X4YZcGdp3BfWf=?K`odcf){&d11S-Kh{6f$*JXF
zCiHMmXtT2)?J(n4@P_NP{#ad%hC^W+vBZB~lH5Oju1)N!f2Rk1T@>~xr>XllzQ%8(
zY&bP-(G7Y8-4%UL$M~(FeU<OhcP&F}^(x<`Z<$}>yY#4Ydh}g-(ir8tv?M!_0pF$G
ziyjPk`vfiBG(D-~PqFmiKIi9IX!QGATVSoZq>mRKEQ7rlH}$e~PkQc!@M5{}Z*9Y-
zkC`t1O_!My;AZq8tst)~b;i~3Gy0<PGdl9D<KQ_n|ALZ5^sjdoU5A`ynkz0S_j!7c
zpM3X#Pmg_if#-WqJUHeC!e7*H{$c04p6_j&rtrH5biS+bg%@~wFDbcuz>E6R3jz(E
zIZymCkhr7C)Ym^exr$PrUhwpSNB+xm#uE>eEGqX7zB91OY=lS3?5YpP?4p13E)l<;
zlg-b_t!IXLiQd>3%FV1n{qN)YCr^J5b$`nFMeE<h^-nI%YDtQ%|NLh|%7f=JbL!L=
z%r{&fJOk;;>rDHiB>`{Wdm-HNB#gM*X;^|$;fq;#W}nPDc%pST?t=B~19Q1KsgKtm
z_;{T;f_z}YZRdvd9&^Nfrha9T;}F!z2&bUv7jw;-YZb+_uxz2ZCVP>Cc@NHYqwv2O
zO@x=wg+@Acs#7U{U?vKyJ98~w=RCvjG@HJLJFJ<@R<5Y4KdT1M;q~+|U$b&)T{Hd^
zYwG5$il1tgYpUDuY}&K;sq7f<Q-$PxDm@)uM7$%&i-?(@oSf{d0KO!}3}zf{dz0#H
zJCvt9QBCNNk(!ZSs$4XYCl<XSH8nLoH5GnqOtT^@e`4*7S-JVARgbOA&7U}SY~_GK
z6Hl9Ar_8jymEh1v6b+g&W9rP*%xvUs%rUd`d-duy5YkcLXYe3%i9U#gUO=vy%#y^!
zM5y95n^Mf=jA3vWQ`hC-WoiLjoV>yAVvyHn<*ksT{NfZdGh=`#uiT+bN`X6+5gB0K
zus%qI9Ls)XAktjZ8?r+bAqO?LIT3PZ!<2iwimmI7^+U%?I^$3B7m9I2FDbsTGtcVw
zHVg0R{>i^kyd|_6N`NyRX!~k6@$vptyd^$zA2LqUl|L0)QEPlnpiHS>s_E=ch0kGJ
z&3rJsRQ^<m?;+x=Vm|h#!hDB(%f~mtbBFS$vWMPx`r$nV&O($w6=c-=5e05Sls^@s
z%=9lmX(e(ge=3w~g?~AWNhh(J6XH1NC$}fc4GM6>W<M|xJDJ^{5b2jpg51gM_Jl|W
z{p^)x3VCHA>m0MnUt3oPv%D$fm4zvXh(hjD$SVs`tRkX7%oOs<!j$<$f&Y>z<duaf
zSNfy=R2YBCzZx>wp9<l2AAi)J3gb=ws81EfAMleF>{o^H5B=Tzs!(%!8oKDvi2bTC
z{rg>X$FB<0|I@z+-($$H3ZpOk9lt7sdQHFEuL_d}!a>V9)$D79{HhQQ;Ye)ODVGFq
zNu164JQH(x?YNA2U?@k^8i2#l4FnPJMjTy>y)gtaU{n9)X6v3Jn60-!1w=GYi85OU
z#OruTAl0HFQJF>3I|23fo~}Vf405I@t3+Hj>||TM0A%{~Sj5S=+BJ#_NaZ6)>D_JE
z)0Ler`Zi{&vm|_JU<+f~GJs7&Y{O2U^weigT#-dl6+4RQCI+>F7G~>Ce2?#@jv_mm
zsrLAAq0Fr53r3tq^xb2YvKpR+ZYQ%fHps?TK?^p&r!i0_lSF5e$=OV|XLAcEergKO
zFs1`=pRk;$8jz>2U?W=q%_=}SWYvZUF_ZCaG)zS7fU@E|z=Mtqi_!6#UdmJe%AhO*
zDJKb@&Hzh-&=H~95FLQ(qWBTftoM`|?t7?De`VL)AJG?>3P8Ip*_auhvQaU%)K>LV
zGNguVXDV7#FQ7rFIBFMENwG>Ybpf~Y$qZCG-$M0Qx{(PlX~w3hM0eU5^k_R1-Dzjg
zqwP%eXrNsxXgs6?Xxc}t5`d<Crl_Bxq=i8FN-aS}Q%i)D_8~;k&Qvhk+2*h7bfxAY
zA~lc2th7hflgd;8%|oxA`HEw7sUhez-PqB_9l1qy;ub9WWc_&$v}bFWlbLR!3=^uN
zTLI$pqiMmQ%r=>G9v5%U1N|e1j>=ll5P|^WC7>oO;YJio60oI;`jK{4#p!yMaIz6C
zX@#<8Fi>SNoyt-kD*)mp%t2>kXd*9-dH4=cCb#TF;1dl&$Cb4qOI)r`m|Knv@y(Zs
zgRV3`(40=t=P9w!g~i?lv1Dng--U*pPh50GMnxtG=IcbJD-X;VyVM0r+Ds+QI3L-_
zG8_@jz_v7XMOH;78Rpw84Of;%+)mIh06+EW&q>6q;B97JT#-wWDSKQ~uR`G%7FcY!
zZT?DmbX*OLNe}@v1Kpvn(2RPF6?~A1xS}lPq#_%LNLMr?5ves}3*<d56IH8D?3OqL
zeYyZ^@OXx<wH`B$sWS7Z7$*$F%$SW-3{aV`RC4qN0dh2;GPtRT#e7k>(hsPPP*+S$
zqqP!xyw{D7W*e%2Q2?OneIfC78U=mv!-5Vv%^|EWita2lpwmL*ZVz7%=6YYxPA{RG
zot_DI0KSBjvG@#c^<@)4Z#Nse%50eYVVw^Q1Me{@$EJ)<d2?FIq*QDUh@+4}Aq5Y<
z!yAB4qLT^k7Z?$U4FSB3^^n^9t6?fI{x`utRyY|4(dJ+>4x)70j>LGe;71ESRPb?v
zpCC9U5A&nTIe)$2je@Tfe2w7W7ks1O(3kUf3jR~UvEhN`-6QxO!7(qH|A639KV9ml
zzbEM*sB|(8B7QOsB6&toa12GpO9k&QI7Tz`j}m;m;23DkkAcPMvjtx)_;SH76?}u>
zs2B6^6kO_ONd1goO8R}0j{anR^e311qQW)g=k30`WP9$7LXU3FHeS=ZZ_cKT2P$B^
z(57*E?jnMvs4<g)#uW2lEPVT$vw8HQ_j%JXT8XyKYb`Q*p^39enKi=gBo((QZMDEH
z0&f@il7jl>0?|6euRkpCkb(wiL^nzWqL&$;A`rdE_@x4&ALF+Od|n_%7tzghfrABJ
zEO3Xwy9NGMLF)p6+XU_wh*3@Q=(Pw#j4Fng3A|1qMhVm3QP49(;FSV*34B(d@S){m
z14em|0ZWkjdq+~ici5YqizF`=Ee-@T@Z-Oq6v=oH@`kH;%#}87QrQyB50P!GgSjC3
z&CTZ}S$$pUPLzhdOP&{-SJm@@!yqtjQ>y=7(BF^aA#@UcBoE_~LIC5=eH&483JE9S
z=PDQ91G}agqS0wLH;xbe72RA&d`?(~h+EzZs0YS&w-8s~AjXaU-`%*nZR*W}9=vYE
zv*K>*E;pwJ_^fy);23xAO_e$Az^UIcj=yZPbI#334+$T}JqI7IahsiUFkUo_@owP(
zP+aZOD~SGB-Hof;CgEbz_ZL0z9R$taMK7sF6-XbdN0QJ9e-l4fxuuhV_m^}x_ymYc
zUTG6>M_#5d0*~J$T#DDShqFnz^cwIv?VRnBSB|(_zn=g<L(<(KuD*RJkJBGsVI=*I
zN8DA9J~_ahdL+8|XxzK`ih(=&;kkzc$*V)m&4+QTSAs_EOmZps0@z(UdMNLkRhO^a
zT|1&;=xAm=oZYpfb8RZd*<ITg4K}!`0b4_wYv&`jW{HA=*DYJJq#kdcXrtla70pYQ
zEvR4Y-Z$vPX+xnl7;Xy{t7}i9%G%UiTX)XNrrNXX6~3T;KDM;d&O=AS!WFekfUKxr
zJXj^V2voRR!nhez2iG=Z1I_%E&Gk)=1nh8hqH6P_Tbfc(NnXBk{!$c%j9sO5(G*YZ
zirS@T$Ff98iepJ_of6t5MAe6I(pa%|(YSS}?c+mq$XeRxe?cOaYiAfUey)=N_YxW=
z(WwqR8Tb#JbU;eK9JkVmLL(gM_7oS6bWhlYJ8`;K(eV6{q!Az-w^bF8PSfq@E<7Fa
z2V6K!AKcDW06*OV@z@Z>u~hLg!UUw#a`2H#<$GlosxG$~#xc!w%EJNtm`?PEP87%T
zqz`l9$g7WY;dr3uzm%9n$^x%tfQ#Tu<8WGrbhJ?f>EHZr-(}04bIj+$Z_bLjO}w+O
zsk9W6Yvp200U9UKow_^=Du!vL&Dh&Jc<2zGKCbE2ear8Vq0TJ$;w`^4aJ#k!6E>vW
z$;DVj42Dv>26Khd!A*(buIMTs(|d%IRi?|3(b28K;v7kR|5(0;4tM9B!wVZ1FODL0
z%a*R1D^2#bb`g)ODF1eL5l8#;yG_L3Z6c1@<cy8U|0_2Ue~%tWjMH=+h>mxp2(&&P
z_QzEB&ga9=<=XIkWSPG3yX}!3FIBgssj+D;9(R^EF0NmJEwNu?6LEA!(9|B{H;wQ1
z5X;tR-b1Woi!KeRZ+;JPSIhsCAL#MSVKz0u0XM#0Lr2}PZ|Z3iv2K`)mn}WJh%R*0
zpW1b7KcJhdmNhQG<Cgsg-TMdKew{3f^wcb*SB#k3tnJj3LZt(;aHj+EzHVM_W@J<1
z&>_H|=IzK?YCCe+z^O|}oJ+@eG;4S0Y47X#C0Wtk$#?MX<Sg2-jjXpCsp;t~X~Zy~
zzt)pVsF)E$fgCi<Es&($`R?r<*oK$iR@7=#-SV^^HV;{w;PV`R!Sz9ZG~jglk~Te5
zS<vFUX}@-8qxXuGj(y1+vRXVFPA&LB%h(Ou3ca{KTZs4&-zYlu{9WJ1eJg9u0Z&1P
z7R+ri5kFPM3odIJ3T&Ig3O$THD;Uy9!vC(E1(Wt~^xlLG&As;78!}o<oP^#2+Q&PJ
z3l?b=MVdP8JT$W4eyv0s9We<<%Dm8MmDW*`GY^|YGkq=CApNoLrq-;j$=iyxyl}8c
zE7opKe9*i(fS(UP&x2-()mB{7z%sGzy2OeU=j#f;ws@ouC&p)$;idPX`&;cTriS!3
zQ@G81&vvcE(kc|5UyiM{S~z2ewfpu-`zwp9_0|wlM@#A`Y+$Et-5FL{(BGPlU0nXw
zG^-fb>|j|dwrzw{g8gnxd=y_&TJ=bFTUzzRwv_5Mp>f%dX$e+&5F1ykCk88aq*k8`
z+M~3My<O|j2~v&Pts8wRuLW6@JDAp<Qazn`+p{~;tIz02t)83nboRl}nd7QZE1lqt
zzCDS%f7EVGyrD9++Q&L&2kjdJkD7S=H=sodv`DLN3{Aim?U03!`)#S9go6Ig^y*rY
zor4Y3tOHsUZIdHylauf5)FRgImJ_e4EU7kb^tg0`Oz4&t)h!jerQ_uInQ^*#_9Uv4
z;<2r{y3;(~r;TBAfMhTF_0WwG&AaEBK}Fh}zG$^Xz_RLdRl87opbm*ehKmOM&_ant
zmWzfFK$?|!=G?3et(Nj{M7epp@@|c2zRG<ox0p92?oAA*K>px}S**>e4C^(zyQG?i
z4UH}1I<?)URA!rAT`O9kM5Nu+qVLdxBdB+%O_A<siPDk&#>M&$3+W!t>!e{^=KT!i
z87R-DQPFN!&&qx&R5z}wQwvf_JWkqdDy>u7uG0qiTLKSL9nDU=dSUioLo3IPNB@==
zdFG6|$+Nc{ywqRB=Xuyvn``s#jig|vr0l=?#>72|BsF2LRaKp)Hdz<77+Tduzt;<@
z4%rizR$X*Zuc|tv?Y^A!0bg}>PHBr#TJ@vf>k}Iec_uCdhf&nx(GF>ruR1l1xlz*?
zF?ePf`8Kt*l1@1a=0oP`BvUJ4nb2FwM5;A$)*=7>+UK9+yW7b<N!9w3)cpQoqq8JZ
zT<!}OM}pV}ti77NJ$Xm5*1O1T%dFHfO4bAVyl<rJZMA)ktro2VVY9uM)`1<?U~ONO
z_pi?+&dHn;sy-q6ZH$*R#H5w-bMw=EtM*ltYIC#a=FzOIK0EuPPA#-%+`LkwI}Pve
zEXsqCl8SLMSJSK4sP+bTu#YkKdn{wIR-Apv=`rHRmgFZ(^&R&1<jO(&k}<{dX`Dbx
z@tppo3(c;)Tl02-@4a>-Z}VnDwUgQezS~!I(LO7CZ}p?*-o(mky(O&!Et1!Q7BTy4
z`!~|I>CZoJ(bl6aDPa4s*`gbo^TQwC)y^vr%}cMxZsCVez7V=I?m|MQ>)JCp*oTb6
zzgMR%F2kD<dUgeY;WO7^XVViNY!d8PsNZDJCS#v@&8r#?2KU)sk7q{e5Igu}z%&!>
zwdq=PqjAZSlEo$2r42=k`+tv)w-0y&g{Gdpy1p#y;&LzT!VRnq<jlI-Ja6g?Sr;!{
z+Z<{RU16H%WiL7$EYNs`8L);;H|<FsSr-S^)x0;Z&7<cwCmCa=`4Y=Lsb!`<Zd#J5
zu#^EFgVIiXOQoe9$mkb%NHcYhzbwtv?|3ckz~ph|-g57V**J373Wl3c^?8EfK-N`Z
z(^ykP@r(XK*DGHyS!5dN2eNyg_9EfoV~pHSk1-AJU4zdY8hp}w$RMhzx9rR=@vQT{
z_V>VI^Cav%t~hp9z!%6GX8-W!(7?OPI{&=AZTI&BDaA|7m8<Ry4SeL+PuKl<!jtzC
zp1mkE@a8LD)UN*Y$@>FM#Y^h<Vl(!!xy?|_wo_)G>GOEUTu%oB+vh&=-qk<pA|Lu(
zQJ=orGhxFWrHz66*PGX@AJZ1-MSGEr^Y1tP2OA5Q1?)i5@Y$!n7<zW{xPX7d?dIws
zyF$-){`rXq%+)CS*{f#+)*PIJwmo^pxuItR>#l$E=u<qYQhq}HNA^lj(;agmzQH_Y
zOq)OO(mHd%$Z6B{+xTR5>_yeCF4ukP^!O{v`Sf_3PmlKo&ztp<Kd?4)H8U4uw84ef
zpYnocGKQ3H{xQ!^%>2+^<MHL5=nq^tbM$om9+pWbLVvN$`RgIGd^a;grsvCK(n;#i
zABIfUlVpPVaP)keW%|EV&!|i=ACAn+)rs$iClkzvBl9DhPKKsaz`wXXqk4k*aAZE{
zf96<2OTqco9U(J?`dv4#31z<ENy@zdrvTZx?Vh#CWdXxJKjjpE;QXei0>+R`e_-{o
z5r5#k!9SX=zsUlU4p+d5AG!q`H+H&yX@Jh;_ItaZpk47gri6?;K9hTcIzju(#t4nO
zodK#-;BZws`d+t6RHyq`03GUmSdBsg&Uo8t6sps~!>`i|hgYXp6Q3zFv;?J+C-?>Z
zgt<f=g+DR3(z^`(<bQIP|NqW+8POf(U4ITcFCr*O%!Jk9*<W;0wz6cNp<at9i{t1^
zk%#e;Kh}hyBopV;nu$0<n~WG>wvdVwb2A2-dh$TqPRi`nt1ptzD?q$#@Ze)89{9?5
z$h2{WYErQc%Lf>><o8V;n3N3RSex||lL|94)p^C2IVWQOvFiZp?PkA3KIHfXI)U13
z)zx9Jm-NW0j{7|%Cv)#GLpVLxHve{E3XBYl3O=*<@6Msmv1P=a)J++^=BF2?aGp<&
zAkXI)22)KVIk_+AeB%gmhSvpOGmUHeCfveV|N98CUbikKX*X(mQjS@XpFJ8T8572g
znMn2?D~|#)W%`*j7zqHWI&~Bw1F==yve11Wn*D4$!Ol!fu)PVk|7bfg%l7A@_mQ@u
zzdNbONy=jdpG33LS;kqGY2Mq_VfV|4;rDTWy(0bftgcGy#Oc+p(y|<p-Ah9f4ljlx
zM^M@uQrZEOMm>Max)jvnn)Nw&-XL=u|LN&jeQa-X;W0o~!$2i@%uI@*U6M!5MxAlo
zaq@UTrR+T>PK0-wh6UbtK}{MYo<gVo4#+pK3!FYKRm(fDZ`?|yYtsLd@4!3}dYYEN
zhyHqM;+GUnALGg7r*XySi8yEej^#6dZv)wN=I`-*=I?PJM$i0Jwk*VVW7nC#>TF=*
zdqmFst>QC(AHW)(j}q!u)Hc^Oz>1?fjlRVbxgts)LKZC!xk--ptx3U0JiQUWAIO=(
z%Ay4Y8{_57U}e!llsY*xcoLr(4DrUBIH$L61xh>-FEF@7Gn+{$O_{ZT%lsi906c{)
zVIarcnLw5>QyG7Nj?taQ$LOMB=6}#Jy3_a=T|)Oo&&-_`qHmSQ1)6J@D_f6rd~4N-
z=YQl-;u%g|tYSHoct&PO)y}GvLy2eP76@f7A0IrEj}tD$op4=%%w1;kal(Y(93XR-
znS7iu;eSY2gKExF{0VEoJ4^B66RhzL>b?{3BdEhCO5T?Y%9F_UXG;DbSF(`=<Sx2A
zNSCLuV-J~*77lE8G5EMgM}VD7$%9?Ve9~h#0m~JK{x+(|2ZKfh97O_XtI$p)QSt{p
zYH){eJWpK25fxBH0&aIDzuKdK_k`mf2zVk!z-c6azTEFb5+y&{lK^X|aNGutyJG~b
zf&d&Jr36Hi<J-Vmqd0g|{$djFE4n<Ej0?83*jq`;YT=m!LPL*g+%Ft>HEm~gmvS>n
zxleeoeZa<%nB6;+j%}dodKTh$K?;yxfc1W&K9Y(UglJDY$wZ)iFu!vMX+Zu!m$&c(
zt4&)Tb^?yY?+iy89~{ckXcG^laq?`Eb~*@<rU>1n-6YbAz%k5`_DWQ@8$}u=4<Ttk
z0fD43p_{Z1k-8IYg56KH<w)a$L|L~FkPO{8*&u0u0|C+$Azqs21d;Y2I1Y(4PlBVH
zXS_(G<QE_f_X#D92{F=;aAa0s#himLp2)b2wU^r8w=Oe(U|gk-%YYTw314+`X)nr(
zXFu8lLK`tc1W|>Yf1ODft-%<#o~s;_u&aPXlt~zA6AkHXeZf0C)b<g&!l>Y629zg0
z_>@%uZJ5d99rOU~4_ICGb|wP!l)3Bd(w-&Hgb<Pp^CJ9J!k#ioI&XI)$sm$s`(kX`
zCzB9FG<zr00jNYp*PH-hRPR;?CkUE;254v?KoZDiH%cy(9kHjfbR_}Y(cnlWRVC=x
zVQu@Z*b*S3neS+x8Jn${n~@Q5&6*>Lh~O(<S0dsx3B(G4X3vjFCS7f?oxItaPBIYJ
z?8h|Etj*Rbj6VkaDdxo0{>;Vs87iIH#mTlu3%k;JEsE_}y7@1M3Rj{{5sB+M9j#2Q
zgx;an*PmBi{5+zhH)n$0FxKIQ`~(#~Rp^LNv#_-i8pU2JbVR80h)#{|sbuK@nx}=k
z6M(c}OF*h51zG`NIKg&vbl!ozSoQp3W>s{>31t@HcY!jQxd728D1oj<m&uIj!6;Y&
z1+g2-JVTknU_e-~8lk_5C*r4$=LFE~>r`RaDQ#ykU=>k^Xc(Zhrs?B^pdukdH1tBO
zKuxj&PK~A@G6KKZYLd;4Pc%_g9%XdOB#korcFIauj0I|a8WLzXSI{w#tOwC-WYL94
zeDcl6G#1HhD~TIRT<+VDT!dsYMnoh&`5v@r0Lf(RMH}Z0p09L;97T3?p`#^f?4WS~
zG~;gWegIgr5D#6EiN=HzC^1$aezc+!0l5WK4u>01R8YyHg)3P-7D;Z0PRbxb4331#
z&nHg_ku;B0Lr1fKMdcyh*kl`X9HTQ<qz!F({F3TUP!9&GyM?Ci?y;mIWE~bm;`^qu
zGjwE8=URtixW2v9|GxI$Pv~$gJKFPKa6Vq4k)e(@l=JZp#+;8=$aVf5-Q-Z`Z~SP(
zZ>n;?k2~4$6(ghTWW!f7x=uEHE2HaV!zo<1SO1;smI)Q#==pFw=`}eV?_fsk;dq5H
zhvTVU{P^FwrZhx9g<r{;<7R2bc28~*a6Q$aY7stQ5TO}Owb%)>-81SKV8>y>*ZxkI
zPZE~YuGWknc{1ry@STJujY~D-I>A8EGU5yiv5z>8;yM{H#nviP2@fXddIomR6R1d4
zCV^ki95Jh#IbveIOSswHHW4O@7z3HzOcaaoy!*w+2Bvr8Kayhu(}tk|u$7yD%fOKh
z-X6zlVxUETqo8q@z+Vb{M&N%7#2+ifZ~R?B6HgO_o47MG93}8Lfu{+?A7Gr0KQS3z
zC=hpC#ybT{x#oR>OS$GB1b52)T;Z0KYvFN#<XBR!RVny9f%LRO=@$#UOd#&@OvlZf
z;iCed5crxv{2|Hd9|`<aL3)}Zx-ELx!v!BLutwmC0!0tILGVii{y^XsfzmGaZo#Er
z?EQjEzt}Gc{;Gl=bS3FS7W53UQZVc-uw39U1+{Ag{uiDSk&n&{V3R<|W&C}?(eH%Q
z-g!#b@x;P-uHYz#@uLK<5PZDg69vaO;QVt1Un2Oqg0B}G?ZWc#2MF_T75sX^e<C>A
zh0`%^n18R}PYRCl!|515oc@O3e-()SB)VZL-0%vXEqFhH1BH%$C3(ge!6yrTlHlJH
zyjF0jpCR=#E|m0(B>jhiqn@nCcERzAfy+VvlL@DBzrcqDVw^Jner4Kepx?;E)A*CX
z*9D^gC_k#Fpe@j^^3#(9<ulQL3`+%;3B)+z{Nn^-JTs2*Oy!&S(}we5o-wQ!xJcki
z;lEhm4+LHz`7z!(-;V_TSl~|uqJO!(hXkVDjAMRs`IrZs|0RL134B{1#x3z%m=6q5
zZ-z-KKlxUm{8n#){RJK+a1`zrl#bUb3{h`}=x>IoKj~qeCH##7mkMkWxK8*{Z_XDM
zh;hw$o5;CN_<ttw=K}vzAo`z9k+RV53{ihB|DfRLf2L!66U4?B1u<_KM}IR!e=|hA
zDZh<+GhQLEN+9aV^jQMY&x~VSGdx%FuM!;dm+7b<LyTvJ*9pYqKjXg=h;hy3OTFwT
zg^uyed~XSSS0L71qI=Mf45c4EQZEnIBc|i=f+6NB!?6mI=YKwZ>v}vyK#ukkHP7H8
zmoNm+1YB<E_C12rkcy`WVvMu%j`<_T;Yp;W6`Lo`eAB$k(9OIgGmv7L32Ej4558|%
z<`A!iV2&}&9~lW0d%#F$mc&#uAq9Af50?jxL?$Nrfjndc2tgo)P!iw7u}IKjLEkGF
z{zf1s1LJ=ah{c`{;p)JdNyP8uzeCdR6Zn|GXTKsJ1|`eiEAY9m;QzIxJ91zC3jR2K
zbu6xQGb6njrburD@s5z_Ip`RI1!|JhAzRe>WJ5}mOp{5i&jV`!H?ig5CwPJ2m~7dE
zV=yv&N#J`5(%V;}8=om?CktGlAWDc0!(!1WhDpgQvO@shVcUV<E_t&hGjxi#12<<t
z-VYt&E{Mqy-Svj3^+%{N#+B|wOJn(bdBFQRi7tr6!Y$8Ng|?}6r8`k7gX%0HfXSz?
zb}$#5ggEh`e<>tF-<X+YDSEsec=~^U?xYcm6Q7H?tK9To0H^kf56eJs^ZggfrDY&K
z#ML(k{cp9!GXamQZ~jldK;C-ry2|bS4)Ezc$h#6WEO<^RJsvTt2aRdyz`=*>cKqCY
zSiISOn)onoIS^l*9eC+^pkd5(3lD(e(ytWr+=IE*EyUG#0M?zuIm~L{!{B?qo3w82
zH)tn#-u!C5qb>)}KYHMM0yI}W2LAvkwPAd~P1N0fM`OM6I_-=b4F_sJ(#0ij1lBXH
zAE(A%J^||Lj}fFB<){9@TEzi)yq)?;Jf!i*0by}K{9#rji;?2!M{}D3$twqR={J(b
z?HQC97vkzW5)UU@C4Qt|7Jd{+-*~>qLBoR)^I`4f&;#En6Dgz%$;)7_9_5W1>f+1%
z623a5h43SJ-Y&j)JNi*;kw*FuAMU~&s9k72xcXz%CBQ53BfbRuC=ef&<K}w^_-y=$
zkK|GyJNn@jM`lMqwBiWt=zl|_;5$3|e`7m(no=^&*p7ZVbr=Ox4HH^cIRK|+`Z7TY
z&@kGF=kDW#MmW;#N*9iFkFz{d`qh#~@@aVPbZ|hzuXk{y)8hf%7C8V<M`Vw}SU;LR
zPr7iLp1*hDG_Buo;WRBjbm3SYbRM8YgM3Ugdbg$ma7-t?j|<20snay)fOHS=N<k@q
zKJe(RkCX*Ij{z=%FCikbz6|_ZvYQ`y<Y#34A2yr+0!#UkU&~OwYSgH2(NG>8_??~n
zcXsmsC+y_Uq6ZG+RBY$`&Q9L=f}P?$Y&eg7cS9?>+MWKo@tv7`jG6q}Z}s~jHT*xh
zLl{pKW>e$YOY0XD)iu<vz*h(SMXv|!+j_K>4@52M>7k;pV=VvME@SyW>E1u-_B*=$
zYqpmkMkev2V7h*-o|I8qmUZq(#6Q)|@0;nFQB(TI-KO-{7_p}G|Lr!V|9Pw_{ax{<
z^moOW((h+edhO1SZr`FMZqL)oI(lt3JAzf6u$b3jF|TVzB)BE0S&?7}#~ZZ=eVaBV
z!>055-p#O=Pw%Upc3DeuU#<EBz-fJThFA492o`EBPgRiJ{M)`w`<B$4v)Z$~pk`@r
z?bP>M5(=tU7cL*k@yP|3MB`T!JVfzAyeb3N;}x)(|98(-Fk^pfdytMh+LXA@1HB(A
zsBB5d+X(tcJ962E*Qha~7V|-^GE`Bp(YF(AxXF77+AytM@28#iTuVwn9oLik8Mt2E
z&phq9{PdRJaQppvlkRKTx3*nJYh*7ktXYOq{@#)R?6fF08Q3*Z><VDdEicSZ7hctp
z|LgJ=RPO)&Cf$1-4lwdYbZXnYXxp|M%FlpyG)86-?5ES&)4+;txm)wXNkurODXf>m
z)dTF|bHyHB3;W<%AlLCMup@T_c@{`!&jPzz?Q5(p-mRYPKK3tQNgh51?po~{-`14f
zH%|IKdlX2E@i&mMUE95L+PccY)gF`;moMTYd;M^NH44{&RTR`CKE(XNQDI-OBx2xT
zy+HNE4qx@m(8G}w;_XPNo?UZkBqeA@{MFSp^Fn(<y(3y^4-Vn-)?8}!2S=cKc5o2#
zoRve|r+4_P&j@V{jRS9G*h^jt!l}XXa7sjPOKta6Pj62_4sf)mS?R%a;_gTb=5{7j
z*M$xsA8hHNcZSqABi{on`Wq*mNHvXktN?QOs?P}eA>;JW^!8NFpK@(N^;*g8iTVeq
zyVmOTZugA!X%&$~Sc0G8eejv=5^c^eJB+^C+^ecj&FR=|bm)BziR-<sIgg{}FZcEU
zo)Nk=@BX}vzUqCWwNdTHW_$yi^VFP&s^{cv+GNx$+Ayu<)OKxm`VL*oh7W}gw&^uX
zH(cE^lI;4mk)XW1#arr`n*zPw+U&{O*xQ)%&~^h-Z{Ds$#;sfRPA_rw@ywmN!&7}u
z=x_O2-o_5A;LOd|{=J)wh>^CZEvaBqYf}I9e=v$Zv-cdbi`Q50t=e!<BYXNbJ#B9p
zQi?w__a5?>tgk*$)q2pJ)Nsfo3we(}-JkZ-0Hl|ErXM)u?Y+MG_f_o&^%H9k;Y6Td
zdfHn9*Z)E9z5bA=bba;9Ro5TXd$+*i{`aMy8>N-O>b#QAt@O%3bxG7>pZ#el{{YwK
zMRH+XpBqVH>-yFmx!dz1>E4zU^1$%JV!b_BnbvBx1$~oRjjegw=&-I0DbhNO&G-$}
z_MP6L(J^fMQeZ=mqX_3ttzMj?i8VaO^Zl@YKXd<|J2YR%zACn~Ppm#WXAkkzEZJ~U
z%hB7l;8DnB<@@r}(4Rk?b8+=4IrEX8RI_-)gqD8f4WYU|XGXr3???WWxfb#tKzbtb
zPl)Ev%s28AVN+iO%lzrp6GQ#sS)mpjrwK=6s4_n-zXZD6(_uk#k`>iBZzDXAoVg!o
zBjugA$xPeRt{2SMr0=e(3d8b#PxXWPp5z(TsmpzBd3kq5bZV*B*500Z@4N6|(4xVM
z0WJvm0BJNB8vditZgpOlz|b1_Px<8u#jcIJfb>=7_OHT1@I5lOZ|gF*-^%9pHq7l4
zXQT$7G_9gc7~C871xNqzSf8Bi)n#zs=gvSvVCb<owk*gVlu>&8)Qr+8Z_;m4Bye7!
zY|t;vrl~Jb%E|{aN*hY)Hz_jVFJ@ErqOU^@oIc?%0hkyLn||7e>_Nx=J#gWmUwD$n
zk4rKZ_EBc{q}8OF75|m}Z2I}ff9U*<o$hGW7^0L_=QzKK@0@ZKYxOm#fzwa9inJQ{
z&ZM@`z+*mDT8-G{vyQ&QaR!jpJH2n<5zM@@R8!wJJMBQZm(C{Z|0`Gzn=#G+^c^>l
zf&bO7l*7a^qhHojvq!MOztOUD>bPJZPJ7wN{Pb9F`S-k6-Q+j}$a>PV-U}B9i_NKU
z1~By0tCTZ<(?*0^F1mB!+R1Otcttq_ICE{NW#QV+KVSXnj90`NK+EhGCXX9CZQjM?
z3}E&kk3Y8wYFW1T=u7Q2Prm{SYmU8mF~y2sv)BB3q7%Er4^BIHo~OZ^`)Fw}aPN9^
z8#x3hVTS-qN=!o>0%Z34)eld}DO<QUaA6?Lvwm%cdH$JebINAF;8}nDo96l1i@rFH
zJm(S@ISe@VA2|bX8XWS&Wk90n894DidzEK3Tm}RK^UTvr=K2HSb!Ol3Z^6i!&C&6_
z_>0WZJua64U@nHs09bi{smp-ZS*GtxWky{FfEhA9UnY}W23+MKvw8oQ%4D<ou_rO}
z;pllA%k+M=Omag2=EITs>m$(<%!ecMGcUUgI6OVUd^j>M3p_K*(30)Lw2q&>C14!C
zd(v?D3n;dx>py1OdYGCXzHR;SyJ1_;0w(=_y8dexko3<9AnX2@SOAQ14_^azdB7Tw
zfREU^KOMIC@4{CGc~mjYx8W-zcfyXfn6fhL&maB%bp6VN!)nsqNo?J(R5}dn{txI4
zjDFJpkFERNuTOe-*Yc%Dj(@=`8$1-y?H-Q?=GbIAwJ^a>F|7<(FdHElR=e!`^G3iv
zKcQDbVM1Xc*<v@5fq%l_gtCOPLYVEFO=RSM1h^jRgABbODt~whOs`2c{t>}!f>k-m
z!oNatCg8|ETwKpD64{~Rq@+Z$Y}YH3GI2yA+ok`bXTy277lC%M6Ytruzh^H3pRpGK
zy^_m#zvnXIya?pOX54FDwk{>J%Ok)`hm}+LA822fQk=x)!F=8}lQ1X0)N6q%56%D{
zJLf9S_S9izQ-$3M9|A3C%BeZ#(0<vll2001R@jH#2J{9}HfEGU$cI2_VXpy5>6^qJ
z1l~0<m>e^C+uz4d%(eaKBDkP4KVOR-ROsVB$MV3qU-1-!r{#hm^SooiAw-v)C{H$c
zE)t&q>Ba+Z1t^PnF1bLtYallg<d|SA+Up-{F>n*m7^eBTI41aPEjf~a3r23D4Tf?R
z@BzBl#KQ==3V_wWX`G&(21g2sWy67-j}}NQg<}Bod{n>3SQ)tu$V1zJKU=lSeI}e<
zIQ3!o0rx2P0jJX`nSD#J0hZkd43&3--;Vo$ukmis^D?a+5|sCV5pi#PHT_sm(6#@;
z^RnYS;5at2{}1GLIS&}a&I9Iw7<C>nHp=I69-y2I5TD~bppwn_e~nv&74;GT8~1VS
zCE&LphoWSdyH`cY(;TD!@mvmZUg{YApAaQ|lCT<<OEqjT-<J*kC$Pc)Z^iY%L^jv2
z#wUUmV!%I<&GkVs4Kd)K$maS)VUvCs<WDRvMR7z~Dh>-KksSJ1Z2n3d7EH>b-6=$Q
zpPUPv$j${&aVwRa3!KQ#1qeMV>RjMNb}le4>RjN&B7FSSiAT8!n9Q|6sn%w86EK-g
z{|SGT-2_Z#HvxqIo!taX&c&WHy;`|FpuD7w9TN8mQ(0rQyFD;r*~;c}I6O#B1Al-p
zbigz^*;8R?_i1#hr^4u*Oghn158!(>tTXVJCm^=-S&8^St=&ss>7RhuN=gP_G}%YV
zchcnnx;)7ryv=&yr~&tEqDKYHB>@Xu$tP2CHvvBuj=|tQE=E8z3An+PJgP?luL%bf
zH;ZBfY$gG(x{^aZ39$Mr4&!wUBepq@R^dhnu==@@|JtK~M&ZC7A>-v34gQM+G{h&z
zw}JID#bIMZpxsFV{*x~MMP2b6NUxHV+l1#z5VrNG25qfEUwU@q_h<@`yTJN)Vtp8+
z$NChJ15Pp#{tg1fD}Ia}?RmP;#x9g+PX>fEdp>@vMVcqsk!GKWWJu%WRgh*+0)dnz
z{#D(i(H23HhGAmQbEFkVrA0&<C7(sot`TWW=q63N-0lm`@s6}%QE9J=G)k@{X|ISh
zCd5ng3`Z*I=E1MTkv74RM(5FSO)0qu(mX>&8WUoqA>p5Q7x419jPu>@0v4L)qOWon
zz&q%mM>Z9V{V$<^otpsKgl3^Neg`)Jm^l=|wv-;+1i)_pWTew(I?AK2F#jhaR=Aj(
z8K+}o3-5#R0V`4_y+w$Ya3Ze8K4tv7ugA>2)L|68dQ61mnGi#g3t+!ZGm|!R7U9QN
zSU@wCEumj#s&hdes$Q#u69i444I0`3kQF<Xfo9*X$bgiMtgE8|xu^=KxHv%~PO`%W
zSxPrrL3RRd)P`jmH4GW3ktwsfn#Zwp0Ic9B6e}*EW}VDr0L?~W$OfQ!25{>DXdc|v
zKn2h|S8{^_u&y(lG64f9<Q`S(Jy=YWm7zNpCTj{Tl-VkL3Xm;K2hi*t+_L~&o6{I@
zxm1{x3#FWLQJ7OM7@T0>c>vOsVL6GlcCz9Cn)SRxe;&dOrqf?jn7?9(P7@Prle$us
zsXQtg&l0m3aP6sRs{JZ%bN~%YA@lA=G^Y2BXCaJEfu!>|Y1xTO#@MH}fp7rTHgrfQ
z8cDN$&2#|ese$QlLP`zOX+?|^hT8}U!$61%qr)dzm>M@0y3+ap>M;ES2%E144i?{7
zVKnXZb)q;Tn$gJ(2A~<cgpLShqpC*(P1XL)O53O7gwmWTQT&*Xafzdl2zAi908}^v
zUG*Px4uH5E7B&&m2tx5Zg1F^vTs`C*fP4oa5|@W=)@U8&v4ffk?v1#`1|vF_ili%5
z3eD&Q;}gzA1#uR5N}wK_jdCGDT`3EQPB76u=3{DxJr=Kov`kF9K@dc!(_y1RK4aN(
zD6`^l(g3-P*-}-9PVSme1(iqY;-pa?NHL4z^6(SPCqksk#`cVXfdv*Nl6Yg2ZA^c=
zGft#>IEWb<>WLu6yN0^0t3DScX_DCEdF61_RyWufS#aWGQS!HBh5t4F#zOO^L$Tj~
zfro+WI1dAdVmu7sAs*qmfAhK>jB_yXmfOJqoC?g;e4{2zL`DAMaxk!*tM;dV<Emvs
z!&k+>z{u6ZZ~&BM-eu+X)2PcvYUVF2b_MlU$GgDYRstUS^lH_EzqI_cZ&&r;NB_pv
zq|y2Jc;^DcVx0>Ni*YV6FNiFk(B<P8=K>$bI2ZU3>EAgQNc^Up3+%;0VxUEzRM2=^
z;JXT%7;KboVhA!kN??URJV7v>?pegQRNxAMKNQ$1@Mi+)%?0s4CGdbir`*3PoSdx@
zpOqm{%C&|IF6COdCo-RuYvE~$@ofUz1>P-?o)$^&a{{rko^iTw6J6SY?g@n3xWhBV
zI}?Uw0!IiuMxf|n<EG7gO#;soc&We*0<RN@rw-<SK;R<+rCsc21()`*rG4NVgY$W$
zeLO{imnx`9{WZuVBVMxQVtdd-g8xPEzbRbD?T*rQpWyflj&Z!7q5S$l!H*WaN^m@f
zaQf+je^2nmf-e^wPfINC62Y$)yhGqk0&kV{UkQG{;25Wzf4|^=6#P$uOMP^yPdBFl
z>5AXTQv61-;OJM<-@v#c`NjzXCkg!&!BIcvs~5ac@RfqE5&Zjtw+h@U^y>xxiQsn%
z{*XY_i_4dK(PI!9!yA7Sh^HpT@yJGcm|kUcZUzOSzu4HmKp@5`@tYW@438CfyyTxK
ze5VLJL*QJ2i-aHJm-AmButoB36h4eIE*JgCaHqhZ3P0u@=f77V#yRVchgRmtJY<OR
z$?!#in1`J2V}YnQ;W)^F^IKS-h~Ekc#5iTVL?G5H=EwYGh<Y=umi$=1m>>PhaE`z_
zfmqMj_<yZH)SGeiFGJLy>S1jX{%Zy95_prqpDR0O3-u;@XX_Ekhx#-Aw7{1IVjMI5
z0|n_1NWyK*cZQhnRIZJBGmdf0aEL(ElkxEau}(6MdC9O=@-Gy8nLyN!)3I(dM7<d9
z5QzR{{AZG1>Sd!}nU3|G;qL_=5{Q0eI{J~}KU98?)XRf@B)TV0AjU1@gB8?JK05`t
z4mW@BX;?35p5V_sx*~W+;_}n@&kUS|M6G9^0BG%KaCj1F<@}fU1h_-$uty-;j_dTQ
zK&<hMV{Wlefc7|_0Jlpz+MfCL3Vh}(@?kDA|Dyt*{R)0ro5;l}=fm9mQoZ8z)z6Z9
z5n7n;apW(QJv3m=VqXAQvuIAzt1jwu@(Dn5i~fA2IjJuIAMU^OUWwr$Wy^2iUP!k7
zwDvI^CJ=L)aB{#v(8d@h*e!s+$Do61x>CS**tY*WC2zLmPX)wWb;~oWAa9+dyFo4x
zDqDiJ2icBuFc&OE+{Nep6nI}(x)ZI4<@1%G4d*$DE;uHZFK{u$uXm+8(MiIGex#5H
z9b*1OM|*QP30IeX>8}8H(ul!{&yC}I19(sUgtaL~-uoyQbEjK~t8dOO6ova`w-8s~
z0<0~(dc-qQ8@TFGig|T7w*P&oFR0%Q{F3pb;KOe_ettq!=raPa2tVR;>P>ucw*P%j
z1#Jd?@!<gwT>AC75%s|RyIY8>?;tAg`EFd@ZTepT57zN+Ax_>={|OHI<Pjg@_y+F;
z1C7=A@B|31dK}#e6!))g;UFlk_A7^Oo<~8W`XmWAwcnfgx#W$!9(YglgT{tS-pIYc
zDL=`>n#2KkH{1XHNXe6Q7wBgD|364{#sST33M8)_(5>G;fcMmIarGT_8u%*lBmJ`Q
zqd@w`^IZelDEx>IYa@rA_<n;F(uMeFjiS&K-{+t^e3{JEBj4zwk%s3HmWSt34pd+2
zOIJIOo&cQ6p>lDz<v@J2Zn*gfcj|%X0}jMjhnSo12f!!dNAgH61-AVkI;5y8R16<c
zF>J(;VI$xWpq$C-I%3!`#wv!696g+4^8)Knm{Ox-OIbANbTe{yTE$SC5{GF;xc0}b
zOV<WBH8eG^Xs(@)*qS8@3XVf%m((w9RtMj&XvQ($^^2WTvDNAD>Tqp!nmnHpPv^(G
z4*6DDo0@Cu&RN-1dp6Dpk3U~tN#Mi6-KW~S2$aJuVcd+VgKL|cS2WIF*<9Zg)n{3q
z6Rn*;e?|Q&w=|`oDr))4`Acj6jcxzuqGzNF+4g@Wa1OY)(=fR}P`WqMGJS=E15)}`
z_~DU+1K~fBIPuf)!(&u55dJF%Lpn{T$6Yv0hu^vIbj0bl$N~H`4RBji0XT+xjO{*_
zw;0=f+=BHY#m&zaSgv%s{c#}Sz{fJcMexZ)gzCG1fAhBa%WGFOH`XqmyKv}`BR9~W
zi?^UF=GHD<x~#djxpCRj($e`WYM0hEeDzWHu}9dCbVhE>x%V`~zUGnj!=p#mFRWd#
zpbJ^DaxouR&u7%Tn&4}h-;W=D!nb37?^1B^cQ*L*zq7&rKVgGkOE-SwO#M3>e7obH
zvB8g76~qvKm;Id~zNQYqdl<K4O@I8``qUQN`d`Buf8pX~@YKz2C-r;mTYI#_zeg<Z
z<4pJIY2)(!x^8}C;0QlF7S5eIZq~%PGf%0mK4IoeJe@>I<7P}aW$FpjX3afe#*C9@
zXzRODrkpTs0`e&Ox-R<6NoSlecj}~>kXSuYyRa)^+PG<xrqyT{bWvtbnl|B-DdT2n
zYrAN(PMA4sZq2w!Q%;$2f_A=^L@)U84BNc2Njros;HI6N1Wy4&hrm6+V{GxCw9>)v
zWTXBhZWm_QrJHRgcKF`;$?Y9&rQyJ)l#bq^Gdp2AnzNu_K~?7gvq-Dn^Dca%cji{z
za=^PO0E1y1upG$^=i!L-+(>R!<e=UwbO;aq;p9jzO#gdVg%4Vh<X$c9xuF)&@`%=}
zrN8zEyFIU9MpgUMhUO#ww&Y%?_wplcV{2lW_Pk!KwI;TeXqz@A!3eo`-i+;mj+D-%
zoLsE{ha+o;_O^OA`8NB*3CQX5T?tC3_r+)WG`y}=j81Iu(;?Ggz2PRUe3Y+&kDU)|
z4UL86Dz14O${Navr<l{U(G+jvc$-e~v8lsTee?IN(8@5ZGaG#2oQCpns9|C_n`DHu
z8a9M8mF#e^;n8pg;)$TAk4@E5My5853a5cTwPAJGWPYRJZW!3IF3{s6myVt`J)-op
z+e~%jcGzl5i==W5%(je3I>(H*%t(-9dRulRi(^__P9#JzJhc`Pbl0GbkMC|{li)Us
zQ*FL_IEMvIM^~g4EZHB{lG=RUt5fdZmx!&d(k@!D;wl`Ge^kNx{qMJV=lLSud@bya
z_;K~uc(w;3zP!q?FOmQ=`UDux9@FNH<Y_JKy*u)H9mt!}9{7XRkrX;mRUJBzpT5c8
z>2FU7r50*ovqbC28)zNS{xqf|(butGd-0;0KEqRY<azH(xocb6jy&I8+fu1_cbMUX
ztr?rsF_!FpS~w+~)KJt=+i;!MduU>3>K4ytqcdfDQaGtq-(;b+wTOWpNNGz_?WySz
zu5Z|OT3GdR*o?s6CD%^s7)cSljHxzy%nMnS;iQPJ@^s0HSWybMETp9f#gUdIxJYw)
z9THo@x>I(W=;oBI`U%pK;&jtvb(3+XjZKBTJz*<il&8YTUuqDQDpHhG%^Ph2(Xq{v
zHWD2p9`vCHeR$?JbBEoQRAjcNZSu6|Ri<KIZHsukd!9KuVxo1m2%Ky~OKNF5Vqhc~
zBB_GgE;^c}4ZP8koRaO>lA)P}R<ThNkFRpyye%nPlRB-i2c<zim7)%e*F-*gMCr^k
zR)d3wEqa?-=x^}DnB5%hYc<=9hDoi#HlxDVYN&DV<fXD$OUc`2D?F@W`B75!ND6VN
zHpki)6bV+uRvc|fEP-niPJ%=`tak=g`|aOF<1yl$=fQ6RewX6+NW_aC@<x1UD_>{E
zj)a;b;F#6qd;-VbhuggEzHMeCp(D|Yxp3&Y4u5{Gwkgz3cuL3iJnyY3w{A__p69!D
zD`th(hi1hl|7Ks2)|onpR>E(0-3wu6Wn<mT;&m(&>t0YsbOzSFbQzB+(RD8g{E7ec
zx|bA5r1lM)ZRx5f!bV##lEE~+Ei01AF|92W$>x6en(JP%d2Jd-dD`KveB1py67u_p
z{ShDf&WG7D1}k0y-NiZrow?dB+?%#k)#scEKY*UjWbT{2TLS;$`&1^{KZyRy;QmTS
zf2B!(rJ}!5q`#8C@%~DQBy-;w(R-I3y?1HOz3czMeahaEp!zEkK(7VpK2@aMo`3JV
z?TG_0dtNKdFX>3!thai%)4YPMNF)z#Aga8VrQEeIp`o~;KaVq6F$#~$FD+QL|NTgw
z@3MX64MkzIp?}zDm{(XPPaK+a4_E7-tli#*once!PfsG?KBSdJpHRMle@yDIRFv}+
z)(@|`>vme(6Y`6&O6sVEzW=AMK0xoT$T7tR-O%WVw_GrLBPs&pw^MAou04~Z6Tx1c
zwzv$h@pKB{B=F4B_-=l{4-XW#E!3~I(qW$LGjC=O6n;CwlQ6ys-VrhbhM8cW=Sj$&
z;t%ZAJ!{wI<Ggfp!h5FoSbxdllI$V&V85vkzroWt_gqiv`S*BcZky~$pZ?0_hUeV5
z&zXMDx*224#4$4l*7dt5P&n!)({u6SfH#m~>ZMur2eO|H{)YYql8np`t})L&b8Yss
zldESRT6p2cpPA>vQH5ZEmB#Q7t_fJ<#+&wOFJ(U)Sa;2oAveyx;>4=r2ai7~P-oUu
zj)SHTYaZYD$?G2SteG*UIH~`yMxIi#IIu}K?b1DgCpA;|nA6|Gb*;B-x$^x`l1&~U
zj{n#+TXM>M$De%l%!}^2=&qJz6(_7Ed2-e9Cli(8v;Wx8PsIZbEiHk>K*=SeJ0=7#
zU3fu5zvdiDS)Wp}sN5UK9(<?Sxa!W}r6h?`f={LQqp~vAnvL0uf|oYus2raj`__k?
z<DBA9<GJNt`ghuk$A4V-VDW>2JJ*{RuWt+m3Sr{4_({_T&6ivxt+%JXKU(ie`X{Y-
z9=G1O*)J?yi`F}jTaU45>%C*z3!ZUW@6?w<tGJXpbIO@(&DXTa$9VJ+w|Z7CY3~24
zKw<Ja)878$uiaJ8MZ4;n;w9WwC%`wxu@!!Q;Er_#X9vzSKVLVZ(bRWc8?XYYB@dk4
zm-GuHT{DH8Q)EAT!VYpwk^L-22g7;4Q!ud7J4zpNqf-fgV0>Vax!}yTc-b+7zjdto
zCyn06&pi38naftLsH;D#rg3p|{ffq=XV<J;T1RhQo3tL^XX2Hve$jOgzHaZrXAjzp
zLbKC+8m<q5IG3G{dN&hr^!soVwyR##o1dPZnF+I3J(MtbOyQ_9)8Efb%+F5mg+$K?
zoZvpd_9r1c4*cBSh!^)Acnrk@D(+ild-F}ZAF$(XZ>Vo!dLE?J<Y4&c+umU~3p_2o
zSGs9uAdg;RV|p$jJMPrfJUhWOM`Y!X9yV+^uA_$yFUlW=c%MPI+G)dV|A?`6LehXi
zM}wG}nT@QCM}d%)fAp}#q}0?TA_PD<8XUFXOU+ET{ev<yGyCSHrlYKj*Z0Rb9Rw!d
zWn7Ddq=bZo$AO>M8<`4A%Z{Nq2|ygR@S_%kfE{o9Lw%E2#+2Tu%4=Fl_TY3Joo?Ed
zN75Y0uI4x)$2>M<!?4+l0Tx8L`U&X+R9R$soRCxu8VrvUlIA;+fllPyE`1jC#`=gQ
zQ!}gO9mh9rQ2dR&<M88iel#S|#y7L;OmbHV*ubAyi0bH<N4fFM!?%3qin?*w@1IFu
zc6Z}f<7)zCO8rvU1+aPXEg;r0UlpteqI|azUlsGsit;_~TRy(28P*$Q&P$ss^(^1Q
z#uZJ?la?;1Uk!VVbbRpDAyGfxw{+!_lb7M8L=%jV(t8Q{d;aB<mckD9dt?Vo`sn8q
z1-7trqLd%|m!Gr}h0J9N6#}bf2%i_Eudv8toZzQJ#%mqiEMhBah@BrKy})8_W)kGi
z&nptrAN@@$m*6vM2E@?$j@AS}jI9>12{BZ*`}tu)yns!J39a$hEnA6?m->PbzIs!o
z>|KHRi_hUB$`=%t63t)NP+v#6`VCYp9>0G+KEj+cv+?|T=u@9Y72l2z_I<nPP^vy3
zALf}}-9?89aDCYjp|A1F>mGe!kiK%ES3NiQYwPODai)6)K7;cKm5&ew<uvAyil~$4
z&qP59jfEwO;w>c#WH<J~w_M`!F7&U4ltpalO!$rd)sV4>4V{7e%KUU*`XV-TCj16J
zotM6-5DiKB{TY7JVo`5u0>Ys)LjTVZOwG6;8OLUOHLvb9yr$3c**=fY>+|{izJM>m
zo9Lr&j>zc*|E_TvYupBwb4+Vl#@cZibHIVm@3iF+-<#DIDn#kEBs~#j5X5XqBZxP7
z>Hj(#%RH25p<P~rjpYWYf{5l58%sb;J4qnbqG6CSu^GhaQL02d$|MKhH&Iu%7Nk1!
zHUPeQ$0{ly6@?%LDPAHt0fu!m5FhYG<>198Z45-)Doab+;y`8b)hkrM_;MPUM_nlY
z<;YJMtv6w%ez;qiU^FIz5zPfiE#nR(1`}*LgZM;zdq!=Q?O?ZRD{@p;0OHRAFIn*+
z5-$pRX*l+m%E2@?MuBq+agM_8Dy9QycC*kC!CYrLfaV<}bVM}oET#ic`zSfo6+WDl
z4EX@u{VYGK-ZqTbRJM5o(DX`X1)#&0b!=||(DZi|^<C(6D)R#1Y)Q6z1JI1!Y}^Ha
zgW^##9XX2#YYJ^hQx6PjPhp^WMzJ^m&GQl$0-$+bSJc;0k-M1}K=Udpfacr8yZ{;;
zVseclh$@3U8FFqzJZ{f9Y=~!I!lD_?)=Q~r(ViA6g(?8RdR*v;P&*S{T3PXv_EZY!
z(wd4c?ddib)H=Bv*<zR%Wr$|`Pl%v#qOR0W80p+kWP3*(B8*rh&{&}naI(^vN5C#>
zR~Z4IlV&^ui0+I4(4!-O=%O>piH-oGN5gGs3yc7y^9Vp+qs!3ce8M(SF>Z`>)z|5W
z<|&=>Q2vie2wkan!3x0r2m$C$&GT19{VP;TWB~x0SDAMMXkN6bx>A=z0ChQaE(8E*
zJ`6EX0W{w)74?^hKCGw@Bl;-`psQbv4uJR>Rt^rDRv)e7NPIE`QuV3Msi+->u)10o
zBM+T3jfiG5nXXh*svc_Uolm@UCG9~Z?c<h_E#ScPp20vf=0PTzry|0g3wm^V^O4uh
z+^fXTolClFwBXU00g-x^mT(qAX&gr3+M>)WTe@jLN<xE^8N{mxc9f&cvZ+8CEb5A}
zqR8DxrdGp>C|hC~Ym$p~BNO9jC}DBd$#7V!1jjazu?Y=~J0~COjtJZ@s2NxpUl9XM
zX}rKo0DxxhL#9hn5+ZCiinR*Xqj429wjtAQaPsQAn>&+wiu?39q1(qH>qPEBfOrWQ
zhAiP0>Nb&pg)Az8=qzCdFIqNwDXxm`oRNBf@*8x_Hw$|T%2TWGl^cP`)CkrwyuJZw
z)?(tItJSWE5JxA(tE=@acP)Ts<F=}<D4%aAgd-T8N&(yhNCBKWYqoxh$-u|Yo<STq
zj-HB8WG-ttku6+Nl#o#-yA<Io3R7e%)gDaTbmjgh*-mio4rmoFdl9m2pk7;q-|fUj
zR}`ekTq5QGNVxJ8ByMhOHSuh;m|adBbfuc2JDmW>1Dd%9vZ%WeiSLQKpv7lMrlo++
zqvO5rd^M-=$O6zz7D!jKU3d}E%w1FpUCnnL^1HDmBv?4ccv5CU$}uU&ri@N`b6N_9
zd=Ez~f4$?Ale!(B44*uvFCk?t9yKi-m5j$v_%$|tdDx=n?cogM%4~Itb6^;lqN+|x
zMP=eBu5*w525SEtDo^nD0y_l$2D_z+{xlwU3F4W7@plCOT;Vz%kSSeH7d%VweuCpK
z6;2;5IJPS@j*(09=vK>kgW#AIjGr$!x|Q)O1rH0pL-6YazfEw=2Ijv{@COCoFZeTp
zzbyFcg8xnMj}>lU&XRrx#wN)#&;yL)4@t)R3XZwL_%VV{5;#@pwSw0RzDDp11#cC6
ztKc^Xev{z85d2qy?-l$>!O?H5*B=G{AHn}3_&*eG;tvPX)5HKGeltz*e8GzaKT7Zl
z!O>sLKThG=^%#lBA3ZPhrz#!Cz7Z9{oPf*iQ4=BeI|EL~jaDpC;?53@Sz;ZYL>i9Y
zww(}91Ppw#gCQqCY!`D0l?)u3IQBGbKl32|_zQr(PvG+cUlsT^{z#<s_XK_<5Ni|B
z^@WO$T)B`O9Rr==r2?-Kh?^ACuM>ESz@LkpUkcnK@Ye#L5O_e~?*zUe5PFbY8sMal
zf&7d=Dmd~nF8Pd?1jj^Se$<Q8rCug_h;TEg(#-<F`wCtz_z1x(1+Ni&j^GOfUn+RB
z;OhiO`%w9&w2!$(aI^=PFYSSsmkNJO(tj)XLBU@Z{7r>hgB5NK6MU@T;{~54_$<Li
zUu%Kjq7OMOA^of!!oN#!=t26Cw-!!^9*iFn9C|SRSAm}@I@=;5pDpccV__veJ5SO}
z1ft$dNB=SWt-u!qqP|qFjdB>iEARsaJyIV}gW~tB5O{&W%LIl6whKi4s5}qGCCT;d
z7I?S7`vg8L@G*hX4xVQP$2ej+pDEnCNa5bq0xuOP?d+9y_CgOT*Sk~Tj}@dBJ|xc<
z5{PzUe2_qlL&jws`c4#lmcX+_&U}Gr7b?fMRA95f^98mDL_0Ab^kDhYE`I4hf4WM?
z{g~7JV+D>EI`p9Y{slruc_ha#<@u#NEj~bAj{yt5dV3|Q;5%&lx=P85n*@hcTyX<*
z%cFHcuT{x0*IZy!wgjsh*>Lmd7D_>J@p;kDJ=zc9Mij$$GuABJOuGf#sN8%3JgDh-
zi0Kw^gJwRDN=bMj_JPm2jm4j>n|U$#EtfPWK3C*PQYOYh)ZWI$t}Tn>+k|$((_Oa^
zSKrWf)c4eGT;1%*dc6;MbnA@|>p^g}bHOpdXT>uCzY;%x7rg-UEoxVVImN+;EA)xs
z+X1`?KLbCER}RD%XJ1!vA80dFa?JGsU@rX%G1mNBVmK7?L@ZzbUBI!1bPESTan+*?
z^Ts$CG|~?bKO9KEH}P|oJMb~!cv$TgJ^{rgZy+8NHOf!&GV!ATJl=k7;6FgeS{)za
z?bin3b$hg(@o>q3<dq}l(r-{1@H13$%r&mQgYevPIQC(K@VpbP2i7PKRPITLx#~Lz
z4}4MmobgJ0b#Z+Ef$7l#8np}3Ik0`$@DW8_;VbRKMwVBMV)nza4?FI1o62$Q!}_AZ
zzOxTIdv2G_n6e?Og_+OUWP7%ve(~Tql0ui%)+wX2E)HceM|ivq9MRZ%PIYqZH9BN1
zjqSl2kSsLD*E#H_8YbU&;k3-Sr#=m%Yw+kYUU&$n<%a|E(=feFPy&SC;owN8>GXgL
z_agq33&$<F%k&ofbc=h#l^#U=Ll=(e9%C<-1)TD5Kz>Xkz1W3gy68h)IF=uMoD0V-
zNT24y^MTXtgaauDd?^E51YaA6Zy+YL(aA{v7VXVyo0{h?Ti!hP+=}5xZg_UYC&SWM
z?AgkUQev&qhLk(zXp}ajA_g1cVBdgs+UTf3nz&3;f8#D+Lyf}wIl3Pc8~y9o)qdI$
zp9Xl;!lGIAOO~H?!f8Wmh7SFft=3$cerLXR&UfZ(b^j;K*A~%piLpTc&V21_ny<wy
z4`Ro5iTRx!o7;}f=&k-z{N^2+_H;k_n#apFEL+j688-f$)t|EO>d~O>Dd#BJr@D@k
z{e$lPgKoc0uI%*Z<1F3ix#*Vn#nLT1YStFDbn7C;Te@|n#9F#_(c>)Lx)K~qw=PPT
zrCS#*&eAR9vUI!HU`w|UHj!0~fTi25eDG}uH+LZSn|$ysC9;*<(`*J8I(KLV5}!BC
ztIdq;&|KPw)vVp84!#XVZRGA_8@W&uQo;SPnVO!St=;+V?OX8&X<klQ!K9Ad9eFt&
zRc!|hvW<JGwdw{Of@>VIHW^s9inKwRt<8glOF^3+sw`;n{RkEt8@*THXvO3WSuLIo
zrxyI6W$cD+g<f2rEkt~XZxkJW`>t=}zLhoSfTy5C3+A?%h@YzB1(&r91-4CLg&xM9
z6%1)4;eS`of=T-~dViF%u{C3#y&<E;#G#EXpnbd}zhJ&rp^j{g=%JAX_hYltXk{gb
zl!nk~Nh@f})lLlE(a{TbGkI)Nw#s+I*3>QjR@h=}vNop_!D=aNlxlpmYrZ<R^jaMA
z8p(GKc5TbAz#fP8RI&;<bp0kztGz9Gi*Kt}J5IB4)M>IDb();-p?q3}!t=|+$vd<y
z>AQDMdc3l%T5rWMuWh#Q+OYY7LuNk4HHnW{O{Ak(gQHs$f)%ZSU|EN`S?@@!u5J%h
zpBU=cthJ}}VXH~iXVh$IPY-6aCsfa@nIAgPp`l)SsC|>!j{P=P2~rY~(i!ZHoQfl<
zdNv*F8mbJXwrio(uy6NG6Ms@!RPD3$pubfQ!lDhl(~<A|=%KC&>QLA1NjTV49qMYt
zYmZ}Ue>8Dx<^RXtm%vw59sl2Z&%O68*^`&#WhI0y>|qgEM1ddzDiA=WN)1~mAX_0I
zi-ka~E0q9hUlwqq{h`&?@>i?YeFaxQMXOd3wOY4YYu#$~|D8E=U*3BO5VZF9_y6gE
z+_^Jn&YU^xz3;s<Gi4S2dY^3}tSf@TBA9G)#T3+IqQ)~DQxG6^U${2xhn16OM>f0O
z*_PVm-|8FWH~jTk4FTWgJyU#-abVY-jjD@L^=QQzc`qSowAICudkcYGAC$nZ4{~7F
z+X`#_C+|7V=+l6HLSWZN5b%`(yD9{B9VLNXEeY&uA+YO(ae-a^2<&PbT{yI>udo)O
zT_4}7IJB$9p<S&}3u=2b`6ayTiQ9Y}-ZfBI+h`)ZtGV})&9HOJy01PB;a$_(*II!Q
z7rkT_k3QgxnTYVN=7`Y;jGeXhDr<M=T5G_F-@RmxIrV@$_GAQjwc6LZfdhsez<j`5
z88uhinMLd(U)I|rZibY_kTQ&<8091->oqPv6y=AsR^Av$RwzXS>+EgCks^e3EsCUZ
zSl2C0f%+n&yut3EwiXU6+Ea;Zci)?7?_c5gtFKVe`EP73f@O<Bnfy^UW^dOWY#mzE
zlV<V`lcf(p=wFLM_u48{K*4)MM#b>(gzyQ)v-ZB(9+qwm0a!`}5QcRw!ny9Os0^<y
zyshvigj@bc#4cR7$<F$`!9aLbV`p&0CWKerUGbROojkE3qt+y?3u~dZ0o&a>V1I)U
zs}um20<5kDqy$?QrGu>MIIEv{Up*K;`daD^d{E|3%lccYn}`;3q0A$gy4-~Gp*tKL
z<wmg82Q4yn2`U|I)rVlK?!@$*$6-ccsWfLbB5%UfB?2pv1+@siss^9d^PCo;S4(ft
zuW{EP)Ta-&8D{Q^>aIEK%Y8$)58WPI9n71&QJs70D>>_DudWH#gfCTOi_sP=IQLS8
z0GpM{8Pk}vKDcJoN5kt~v!Eu$8ahq~F-3sWaVbh;Y293_U}=gq_FbKq-nC1{&@X}y
z8cLN{DRW0-T!2$MR5$w$3RD`*xvWlEzrCF9*ZqyIYd$HR7aQhu<C_R=I#^l0F^!0J
z`lPRVpAK+(+0dM)5a4v;aR_ia4n`b(XLZ*BPG>z6?yduzP8u8yaN1o5IGy&q1UT(Z
z0ZxB#(X{7vfK#R1Aq6!QxYSAOeZJrQau7vCbbkEsM;re~Q`^7gcW<~<Q*XH4J?Wy~
zb(|Z#S7MuHt9Oj^lT_e+v)!Vgzsnz#dCI3?MJwkek+w7M`rU=WRjQ_wFKDZzjyY!>
z8-6ahh9j1yOSMUeSh~zziio9igA3Heq4lcwu<?Q5L0F|!ns+IRhY4GRL&Yrh#l$QH
zb9*rRj}WtT7t8b?R%SG2DVQPCJ)BI6S^8lcWOB?>iZ2T0w&+=FQ`--(XH+Jb+aj~6
ztuiULDwx|MQ^%EUgPtT);>sSbKPL^UG~e?*H^eg15VEr|tkTl3QJCr%;p|u3l!Ehc
zMBOQ9a95{x4O-5sw9^8?RZE`=S{(CpNCaU^Ddy*8eiD$<Rsmx_jTLa*@s;Kd|8t!X
zg%-hTZ;l2Hy^({4_IVpKT;|=X9%iL^qrXl4bQh}xv%R*psrTKnDp8yEv4Es+CV<-X
zcH7(ZUfbGqPk`pAd)T$abF@Qtr3vP?%%{hWMkbisA~O=?fUUagjvTNRrv~tFGk^FE
zZPzLmEvcS5X5q~F%Vt#@6@#aqwzPW5(y29b7A?TX|3y<LELk+Kn!XpRICavPNma*a
zIF&5kzEPn=o5_tFJaziw#Y?B2xL`*0tXb8wO3qlc<PhJ<wPsS+`j-{-nQy`LnmN7Z
z7#5q`-9PAChHt$OCVGh9im;X{4F-DUO2L3GHyXj!$x7+2%+&4(K$)GN-x*JXbBifz
zXRls^>7Igi9{xV899aCp)XXVL?F>`E&MDnfG71#JcEU36#OCO#pS2!RG$y(#3S4Do
zad6Flw94FCd{v+N>6$bcwOJ=}!S`D&*d-ypDg`bLs7u!9u%GW8MVX(kNlR~z$@)^8
zN>X&yfZDbuZMU+{ZJ)H36@C0Dir%~?Ep;_|XI!4@+as4OCv}8XpISzylZdd2psGN~
zcCur;j)ZhpDwSiSz8xPwwYQUuxTggOHH!JLB(FKlsDogrl2ynGK8d)d6bv;7!BFo$
zFB%N>UI~VJ&v^)jib_A0h`5iMy1phWF&1k~eWBR;5T;dU9aVjwNqrBZKC1r@7=4Gs
zufAgp03J9yGXuSCmU1J$rqJAn34coigAYOARcbv(#3XacBNb?r0uat4Tf24?Dy~UW
zNm-pS0>@x^>AtujK8~x}Ls48EH8D^1E`r%6&Try7U&Gf~zLERxtS;mCns4Z0%Au1A
zUgDsxzOF5gQpQw;5U<H)XdoF3ddZo<)`+mfJT8MyDEt9`iD6#pTx(32*C=0Nm{;bD
zhI!4PUqqimZAF1tJIvu^he@1fpFoTq<_NOGWb*iE_*Yo|RdD!MlCmI5?rWGMqvSg!
zy6Gs6Docz{d2wP-;-Ih~S;bzQ*wIl^jl_fHIIiZqV7gEuyN+c^=m+aviR^l^M^Ql?
zTa_cqf<vw62(za${uD)h9Y-dc)C_e6MSUGdCYy}zj7EJOM^Rrbe>CdrcznO7d7ch>
zhLsc8uoA<h-V2feWF<#}g_gF(kzOZiTq4+>#xZRv_ZW#_%SN!&Dtj_fU?O=M$FwEN
zH5^O!^r*xSIF{_`Y;uWwr+v~&^za!vAHPy7I^=N^3gXa<y`N6SJf4aRj*>Y2D0^H?
z_Oq1zAYGoO%S-$-x2h8koa(V3ixV)B1Z<4S-qosry_$o=k-ZZq;Kw9jPfRvPQ%%&s
zrr*PFLNDWtjnyMgKph0w88O+NThqXvBpd)%dYpjYl7NXZ*}+x?&{2h(Fgrhl06tn2
z?Zk&jz?SB0^NUsmJSQBxAmoKO4gN?1o{h<Fbrk4KC~I&R1UwQa;4=ttXz`PR(d@)d
zB>Onxpy;&rDiXkh^*l|6w{WI2m!zB}JoCY`oOoJDxmGyJz%jU`lpZAI8sX^yo&l{&
zK{t{v6l}xkl?LP?XfT{u_oajMSKJ)%vWf5k2yc1>8t!-K@)`b6pL;wYq|q?ib3AF2
zJ!$SxWFL_1*^uTQ2Lhxq|LhjhHi$HE*%LfzKZ;7bRHRY%IFfdWNMk|^X>??ZbVE1W
zWu7$derl=vN0CO^or&;*NMk~xG#`4Mq^bA7PNyEZ-+u1t=If%Rakd}Q@F?V#YC@be
zWE`Dgb$c$s7iYrotkvf`KeI1T7h0E@!?R{9>#8F~uEkKJd2)^pr*~*R)9B^?=d7#g
ziH6^>oDmYi7B@Id(@F%}Qf+Wo3jU6yCSS`m5knC7<mP-F$6=E#Kd>Hb=mKCEy*LwB
za|06rS}TmRY_tPmuv(W)yBA4@{q<x9R0$<q&7DjHFzn4RY`P0)KyhQ(nhrohHJ!`Q
z1;VJ^o1z3wgJ(e<+BVWc6O@1`4p1v16U*XP_f5&rXCD4w0(v?FR<Dw^B(0dk(+*@2
z#pI|wPdUtAFPTj&f_jM?Iv5S&P_%;~V-=fz0q723x^w{eqa8qWFOeYz4ape{upv_h
zU9rE@IMOz+$V84T`fy_?1RDh%z_4%8CVRJVAH|suLmPA}+iFTp=4~iM#@}SJiyK4L
z@>l~H>K>1d2djEp)89q~6y=oodC!0V+~JD7lJw;*bApK10Mpd0MVYHn1~&<l$V6Yz
zBtaSKJ8B_~4O(b^g#jV*S9qwUG8ur{%VchM4U<W8`#kOf0P1Iw;SD52NG}sLny_-H
zH!ud#gr3Bj;0{7hA~!aT0y0N0qdAG03SA2&cnqLRLdim=h>@x%(%hvROJj`2lHK!U
z28M;Yai=xl6(wcN+fmDV(v!4j#@A!ssU<>8bb{ROO%TMo1zr6Le`MOq^gZa9iA<+Q
zO@gqyw6N1+gt6Hp%{B}d=m3U#8N!(UGK3w+bbv%*FKS`vP;Tpu%xB$*R-zU9it1x0
zD`m!OWIu))UPN_d(2kqLY<m5pY?@{*v-#zY`i|_Nsn&Sm{OZ=r%Wg6F7Acu7*)kfs
zDd>VYYiS-<QiJL-TWHDeKfAnaOo4bc*f@4of=Igu8Z<b8$m>k6dQTr3M7%xmMlUoP
z3Ojzu>nD927e9W3aT|m2=kLw2kxaDpFNcVViwLrdD{&%H?N`b4I`U#%R9t)<L3;Ch
z)zY^UV&uLV8zcA4m>9W;mpcyeawp>9Y=ya@fB)Vzls+tcA`x@@9J8V?hs^y%6_jzv
zTpG_$Wjwu@xu2=zbgZ{`_4t0FIA$)7ujzhonvI!k1`;Faz8oJx_vP3Kx|TnLB7E`1
zMbP~qE`sg{H2gWOSdV8VSdZh_dIE(^v{M|T4>~uE0O6q|*rCG^gFv5jZS4K+Y|g_i
zY|fL5VuY&}2I%<UFb0z(*Rw;<ZefRBl4KZ}EvPz(uD=z!XSJS`V51I0q67+cK}LV>
zl2ihTR_r*n&qliMYpB3ZxGE4hK;U43Qv^;Gc&@<J0_z3B+JNQIO908cOCX*xjK3oA
zbAkWT(3X1bc7jX2_VI#Cz4kQ0rCuA)FOq9Zy*55IGcNVo_X#fb+6M)fdU5`N`5md(
z=^%K8z>@@43!E$PVu3#w_-lc`6^PdW(!+U5;7bBu6)5d@L=P96AMv||0=o+ADNyuq
zPZoT(z<B~?JY4A)_X?rQxVX0nF5}`pEckALuM2!jLmzY@eSEG!EG5Qeo*3ITZoDSe
z>~D&-`<EI=x3cxTnISmV0a??Vc%LQfc(Y9KL4pqz9PQ)$@q*73{6~VX5`2x|n*>LD
zS^f^e@nXjKor2#Z_>+R~75sqUZwUU8;GbyRvNcX$Uy?iu&`bJR`GR*A950-lk9EWO
z!v&rwbi7nD9j~{{H%ssufh&Z5k>DEyj|ko*xU`RgPO?0-kLB$W{0YHd6dd!O^WPC1
zyDZ~h2>zAERZ!y!<4oQPREfY&0x=({oa(ECY^oCkjubdXAlk>}rwhb9WgPRA%P$qa
zT7f?kc!@xaBlBM?@P7nieQ|lr;}p{4eu0k&d|cpu;m3StId2PmPs;y8^O4s&l4JV>
zCJV&;rgC;ifoM15Scg=<jq&Aj*dG{<7I><_DZ*bZ5bfsj3#B~PDVIB6;Kc$j6NvT7
z{J#>2b~BEBh3m)q<?;^;d`#fe0x|B)k9Eut?PmC)l*hh9<tczT!z6)tbTW>8n4C5^
zWdhM|#xd>;(SFjyk@0s<k#hK4&*e`Si1BBBw3{KuogwBq!}COrjK8y4%Kbth<~z&7
z_>+?f2jk8V?dSUM798Wx^ydY>A@DB(G2WC<0eu;w-BjL1yBQA&>?9EFWcslJG0u!*
z{W8S-=JG!fe1<@@kMl9F8KPYbu|F}~Ch%G*FYR(~7CPoL^F1Z-8G(3SFdgH_P{z^q
z+J*H?bYGglLV@iyG;YKz5b_Pw!$EA(kF;+X@FR#TlCK*scO3pFGiK!P9XZ%>f*X>!
z4~OVq=1HdK!+*pL$-UAd^c=VBWq}`SXri4=-wty{YV!`f8xn-3?8f9C$;S@De3(fL
zv4b489A+NpW5;2LnRi%zj40=Oa{qP&{setZ>?HIAj&-lXJ&hThOY}UvJrgX}E1tp?
z)6Br(PhN2bRx+(9a-%|Fhs|2>6Wk#91Nc^%@I3-Q(a=Ia5#1^kctArND~0Ix5`hm1
zl=7%KKJ|}BqnL?16~)Ll*)Xwdv`AR7-kha8^IH7X;fBg)69p+9e_8m8kw;G~6RWL7
z!cG@G?223ak0>^_1(*KTnsk)pN58hk?SdaqM60!S;7upC-r(=S*Ts__15uv&(EpT@
zU%@UoLErP$mV3M@#mdX<1>DOc7Vo|)fe-x>HSZ@rFD=4NOnWo2)4O<EXp#EF^W_bK
ze$@YoDWSc^XczA}iF|88h^e;|cGNb7HO9P)n%k#}P(R>S`~?ID==3ZuSPMLdFmE{#
zUxM3(PG5pHQD?_p?*|s6U*~b?m#gDAG?LKX9v^`G&XM_gz5t%T9GR~d>GA22`Fi6?
zX?pF9Wq$%lOgqZ4?#;7f8RQ;s60!Z)w*<d<P=8tYOTix{!l`XB@&;2Mx3<=44#kYe
z;HkhpdDy!+0XJz3W97{Pj;C5;N^}b`xE35V|42Vt+muLNIbf{3I^btgW<pA6?_g@z
zF#M6c9Q;uteG~YGbOUW5{)jJxKT56f%>bQrAwJrpD7D778FY`&+t*s-djNc4{E<8#
z{wRSjF|6?r(wE8;AD+sbh>!M-nDH2L5cn|s5g+Zfl!$L8U<}`JrNHOlkN8L~C4cWe
z#|#|AUMTb>>a_wvj9ZIp+_zufKAOKRUMnUqb*L84YegBx^S@pz{@?OiL90|&8GEf*
zMFU0&k7Al7>lo2Et#Dd}UZVUh_{$dp;Wy%GLOTQ{!olxMBLqqEwVzhOcXAFcsE=mr
zgB}h@INsKDLO!h;ytPGfT0O7F;F-ApFb1d9`c({$Rc?AKiR!~DH9g%4$8KSk#qj3>
z9}t71tT{3U$7*Z-%@5_VyPDLWoPgsE!2EFxUJQJ_hm*3v@i~L~-~Tr7@7SxwH}Yt4
z$WY2{b#>9-b4>B?cXh#TF#37&zrEv&e&ww@zF4@tD$X34ykL9_*B1TD2UYwBTwCyP
zm-HN25;aRk%*=^nrc_moKC$BDxQvP8Pa8K9(K6$Rr;Hyz;k0oR$DeXa9C^f;ld4Vx
z_waEgJr|W6)sgw=X?mO)ojS34e)aUF)u)z^IC1Lu8S_ed_GAY=fYl3U&7Hn*=#05P
z0y1;)vY|Mn4=+4DPc1L$Sq;)`kj5=qNVl`*&z(_)VA-?5TY3~n=%==3#$Q^}bIdny
zQ14#7=)af+O#OGrf;h5I_;<@}R&o5CrKD#YdyZ`&rp8)KOyw>+s^T%G6H`mOV!cgT
zxwNKw!6|bQp?%3pgT@6!9@phC#XtxlgSKF6Hodo4({RMu!EebFlMAWMvoBWZwwH?0
z_2>%yo6J0BE?7EuDW>;=#dGIZFM$z<SxYgKzFkyiI#R8l1d2^U?)q<N<~eaLE%N^(
zzv${A_=bn)@wTLv#<;V1*xA{tJBx?C_{_@}&Bcp}<Lozm`%ULH(|OEH@MMA45A(Wr
z#FIr<^pO$uWYJ7Y^kmVT6Yt5QnV#UuqB+C!WYJ7%_GHmaOYme7it%LexsKT!@;q5w
z&z>wo=v=s;xJ`SqpiK5;@icp~2x(6i&uC8;A@O8!r}ktKih8oRlRa64#FNE`;>qHR
zo3}Q0uJ06nqP}Qrao(8XF(a<or^u59qC8KpFB)+@;xn6@g9m&@MqMycjHs_gb;XE!
zS`;Z7aW!H+mmDzQTfrYGLR{xg9P8PSSkFb_TF{D#Cb6E25$pL{$O;pGgFpY;{LIEq
z`TI5px*^sx!aN5WIvQtfal_9vbt;@?1h)paxp_Aky*K&ltS!dn<`wEd*NBCv(OnVm
z+3afU$$&qAe-_`{(WnX)ZnisxdfLUI0Ts(a9bvmZHLrX4KKPG#AJ+RuExbCw_8ivl
zxT;aU2E>d-++s6gA(EmMG0W^{_SGYbZSlQbjX%w=Gd4LLjfm;5-7|QzRY$h+gLZIC
z(sn1nH-fbziEQO{<lC*u+ma5KA4#rHB76D}ybgo{Ha?P*J-yurmi65#Dnotk?qp{l
zz8F3mI!0`0WAA;m!798XV)|<Lgy@=9i&j2fd~qkE>NK>nS7?CUE_6c0nov)a{9)eG
z@Efqce?RL$Vk?U;jJDE&TxahU5u?7?7}L<Hv6y2s`w*MiMQrAi!}|(1Z??DE4Z-5g
z;mS>FRBC&pp}3p9&p5ccA>iMP=*$m|>fX=aRP5WHw*B(Vregp0%Tv%x=9cj0+~V6X
z_HLb1mt03ZAzlTV;6<YFdhKBVJ=L`#Wpi*7Y@@-^X9q_KZFlUp)GO02&%Ppy`;=*0
zQ{j!nDqN>Int-9_HTUsXrAE@I|LQW>mqt2y(Ll8EG+fg{Wp$y@KtvXI>kArE;o&0G
zm`=Ugkj=g{(%_*YJ5;bWBkJSAwM$SgKU7ke7jf$IxlEpv$%>ZA3KcYERLm5=7|<Op
zF?Vnz+9qfXY@NooW+4W%zs_Q*IgpxNpB%}7)CmpQEOmV&G_9x@)f5ReW>icWH8UIz
zr^8zY`vQUPWrzlxR3BnJvP6&kM$$X)stkCq(4IMxqVY@5x-xZJ@>NNZ%rbLtyGUw#
z>+E5+LH&=}8RXfS6f)}FP-(@8@Wq?ldIz(O?i{;oD1aHbygq0L_-^fiUzS;Wk3q>)
znb%2mL6*ZaUdDrGJj&qMOeoOcHs(~E+>~80GOr-K4>6*h#t`r<!JUR=8$DNXawrpZ
zHiU0$ND@2)HBUJ(zfA2tr<M9R>T+y-k)*ohNU$!wDJ_zWILxWVweUM3?c|Z*nGs3n
zSrLrDjtFa++iiCXWmQyc&1tYIP8)S&L-y8S#k^6~;Txb0dZWRqPYxv^9}%J}P91e)
zeHQZPB7bi92bllJ)qMjWE18WJ)@_HTpv;2h^{F~f&qc_e(2y3&9Mu7{4c<?}Cm=@j
zuw?YSF=niJz`7USEevB=u)^Am^>Dq!$&MIBwy^>qyMH|PMb2aYAUb+`Q3-Y_e3@8h
zZVhi!qslO=5a$@{Hy3fD$6y7U<VOYGX&M^r!p+8*a3%09X^joVzRhWyH)l2!`!{dK
z+Qhl?@=f*@tG&^f(%slI%lGng`Da&Rr?e}kceJWPoy>~&t4^$#pBLz815;7V1?G6z
zK!0Dq|ExVHqFip3Q?V#-H_B!gpASDPU21>dWQICcROgL>gzR>99K{9Y{8$P}f|MN8
zKRfSY(xCWfkkY&M_gl?SPfw3_P8`M4WmH8?UVtRPC(<1qR8#S=4ts))nY8a?SL9X{
z*TP@WS$qGHwX1m_Y_PH4Z$eCPt9Z;N3sHYp&<<EUroq=(WSkY=XPi7@YF?(1)uf8I
zUmhIQ#lPWlhjz8i_JLdK19-l?U3kN&B=lvO(WjHqRNTYZ)01|<J%P?f)dlch^K`|U
zyqk(IF06%jlz-5!xCepysxGX$tm53f_d8qQF)O~-T%GNz3p=ZdPbAL;=6Kj3f4LtL
zUdwvBS$8A7o;)C(wfBLywnzMU<}LJ|NL#Erm-od0t#f%I`C^_(fo;CS<wpYW;?veA
z68rMm`)H$8czeC+yLeBCu4xy;_sja?TJ-%73mf@~lq*l9%!<?UmV~$Sb2s*hWaGJO
zk5X5`p9<!(DbbkuxfH>V`+I*L@fY5SRw9zJ_iU%pE#4ecM;EDs=3Gsl(c;-Ibu=ic
zgP-ktpD!_PZl^uX&}S>0urllDM_42IR{DmD6a5@-+)9`0Te}d?5&X*3`Yq#QKm5vE
zIote7LMU(M5X$UVX5>=%l<~o*Od9!=`BaBbhEJK3J{sZ|pEBjaqm7~*2qq7_KA7we
zDxVuzb+5bp*yNzyAs2Ctosp-x=f3sN;2O266GF*$xqI3R5+He*nu*+@!5mfMu0TL$
zbIR~wpi@ZMZr`en@G4<BT{5o$RL&f?rs_A&N;m7e`K{8=@!j)faHTpI{$GN<Z$-uT
zD|7z(_-bdY8(q(Fnc*kqg!j+|$GL$4ziAH3Jn|!iW&W4JVVU<E2+I67_q=~x*FLOc
zGP_pS3{(wQE_0H}m5aN&>Yh&XlwJ7|DHN((GNn9FdcSa_5XX|6LQm&B>E*(C&2hfE
ze`$uA)3t~NXSwFcvA%V`51!+jcC}JJ9TW_fg!|kTdP-Sm_t88P+rz)d(wgv;R|3KI
zCl3!MS3Qk@$iJsdE#}O{nz8C0c;#7od)IZh27=k^ZViT32U=sS9b4`TJy|-h+sy10
z%5u#Gr6_)dyQ=CAD(+i%>jzt(nTa9r|6?$ebwcO*hJFr?bKUAE9*_XgH?CFt*Kh#n
zUz?R%FvKf-Rc}yC=1%vV@$-T*3jXXXofk}TS6+0pI=Aokg0d;EH2rnsM0e$N?~vCa
z4-YOQ4!FWG`&XVZpr9<c#$CBO%e4n=Coe|PIM5Rj2l_Q*=+@>q(CK?KI|YKhmG9IM
z81=i>&hH8()~+t5V9g!w`%z~SMb)p)qHxUxWr)0e90h2my9LV=@3b26)dqqyC~|Y(
z?ZI43>HCcS|8!SjMjvT*E}-FVF>7UZF30RlI@Ij+7RBHlsP|+yh-Hzij&*-B@@i#{
z9gi8EgTZQEN-MFHe7ux&0PE#y<_Yhqq7L^5f<I$dL04PsibN^nDmZK*mob)Vgu@nE
zkOga?CWbWXiUiE$HU!>XUM~!(RQ50PYN3;y{VCR*zhG=2_!DwNb0f?2+lO>N<jFi9
zu5G~F7Mb@Qjh<j`i_9mEMo%!eMdo8RIlzH00He0t^y&WmvN!jq?e%9Mc;0CTD^0Mr
zMdJRpO9X3MB)-S)jC^eyb1=6>X01c*CYLrxY&TfjB5?yt^c_j!%(ay!SRv6p+`J@r
zQw<Ky^)|K}%x%$fhufxhla^p@i<Y;wT_RZ9BJnX_+vlXOO|3qkT_PQEY-pB)wJrU)
znI*Pq-GH?%5}R1!5oaWg3|QOJj~}<a)nILlj_U($9vQH<MdAjQNN&XryAFBPu*4&-
znw>1MP5lVgw)Eo@L27jfZlw~Pggr{$^W^EkPQv~iY*VX0W{Ih-NL+@Ok~oR$liDP4
zXWCIb7s1??vAKt3w(+?L=C;V(cQkr}xh*nZIT}5|d}Nt8U9*jTG%}OFp>MGN?Vo>I
zKijK+IMD9A?sAAnJbaml_3))`|6=1?&P05!qYrNQbf<>ElUE@;75U)D>lg*+LcT)y
z@d{^VW@lqdG{Z@~hPE5nRRy}J<f7cne7u1Lhh>p7q@o|<epQ-sv%0s-EClb&JXO*K
zG_y-4^6f6{Ea?(UoFzTo?C$9%ard+b?w-g=(r;826q$E;CrQM(O=-7RU;QM+!Y}$R
zgs)q(0*yE~PX)u=&K`;FgvYGo;E1e$7stuSY?rB=EXUX03CzsQPEXgK#_BvjTpu(y
zdZRQNBzExhsdy#3tPQ-MnORv*lEN437CP!`uf*ZI6tyI&Kdwp3&E!&_d0wjysZ$c1
zJ&UKbR(Z9jG_8M<+G1s;q_E^mk3ydh)}%eYkxRYahB|&J`W$Ej@2{+^!b_ZtwU~Np
zK!%f)o2)E71s_Z(P5tta)rFK-h@P0re%!ofJ!<vo*v<)bhX7V{fK1=R^x8fv%&h(5
zS*e=+tb$U<G*?0+c(H29`aGQautt5Fc}c{J*4TdioWL=jLLK6ZQXAr@R+4&C6e@{l
zC24;Vg-V+%X-y$5HGaU~wZhp+={e}u9^BlNmeRlQ+K}2To@)J<b?I4^v?rX+C3~l`
z6Sz|k=L9aGE>d2%s?~5p2d{Cx4_{z|6zHuzs7=UACkJ->*OaMWo29g4t;_7<B&8%J
zRSyPsZV2}shYlP`_d$J6bTixu$T3bJ+&zT_OzeQY?KPt)w^wFTlJa4L#K-wE;vA6K
zO|z<19dH9bZRF`KDW$x{4Fr4QW`)#)M(hsxv$eAE9ez0<-41!ac(hypT?oI>JP)0)
zJWnOHwnM@XpgK8E9ZMZ$meQlZ;zz~GH06tVR1{^Aw>q1>)dl_{Kek(KKFUE)<wKsY
zn0mNp<~RJY-TyW{FeS04y1;vfti~`0CU?ZQrRH^B2|C;7d8r%3-sfOA5bLFGa3;<*
zn)vmj*-PD!DBo>?rAuaxIHh_aT--(Zo(U`-xfK3DhO(Es$56UB&P(0#<fV=znkU72
zsXKwZ)G@hQyu}S?-*C{!Trb|@Mnoxhh;O<Ircfm>1eY#bfD@2u89)x=G|pmiLpL%+
zCnbsUi8yr|nO~$SDqEbojV$RPl>Xw>ZDi-JLOGiq)1AnU=%9?cD7bi~VUF@}yAwR%
zEtv^Va@r{#SR8{%eL)J-8FM0y3$7?P%+c)n4Z1iB+4<aPb`3}PV@WH(KRTCs`(V-v
zxRo1SfU@Sn;7lslu0(6&_90hzW5^XA^_BZ0a)mdBT;VagB{*}@vW4jUF;p>=_C>wp
zjcM1BXu+9ts%KKEF5NYY@7Ums`HN<rLs2u(jIkLs5YONRb#gNux{bw;BAR}2GaY)4
z?b=u9_eP!Uoy<=5Fw1;@!S7@0B6Py_uo>BjzkBGE|3h?Gm#X-hvM)@`zL$6&r_1wv
zx?JrRjtvmd6f3}AOagYrWJf4FQGgv3j`a|*Ax;1}+Oz2_FDV$!ZXw`g;iw_5I058n
z&mJ3-y{1(SpgLE9ak0zd1pJ5uT$-5OLW3uT14D09{P}1n`Y#{>Pb6k13UH{;sgXAR
zGUEjN5&|5ec-g6hv=BgN`@x~G+!Q;)^M=uXCkYsrnB77EeuHBHI5Ve4#A!f|_MDB0
z*)0U@6^=3p=pQG59qsK&%uW>GqVq@tYXkloVg&@q$DWJ5BbwdnL~<tyM=c476F~0u
z+=(&Smr!;K4K5ds(;;A5oPgmZU`t|l3jxmw2d13Gj`X}y2uvdZ&n9Lk3h?D<4&N(S
ze;<$rkJ8N8j}z@{A;5>dg!+K9-)^l5zB7d59&kMsCtw>1K+9MFWwRf{78*n}hj|J%
zj;V11?j`}hh{-;^RSjTOM^%_T@ONCCfR{<Y3o+U3<S<bKKOL;6M()GkD{%t;2?2hx
z9P+YXZcPLKS;Das0(eXFIx(0}0?v%dzN=LMO`5}Mz%cHJ)gU;C1T@BEZ*Nt=pM+yR
z1hCV>s0QOmz{@e&%Ucr=DApY2Fm&Q6aT?5ofB>G6+{ctXwp9UD!cjsa5hq|h2{=0@
zyIZRQeyKSeY^qKjaXdtqXJ|UU4m;LsNXmBM!Pe~Xf=e9Bz`Me63OH(7O1X`sydylb
z!Lzu9F37~`fUl91VV#$X&CzH0OrPabe%p^Q0e+v~?+^Hc{v=;A1vWR@a|yoq-yWW|
zGS=bZRAnzZlEX!seq>&i_n&jHi02Ny&H4|*!D1cW0da$Ozg8S9!sFot@Zw>Q!zYyJ
z+UyxF?uC={VM)S%w_s3$)6mwYSqu$hFz4dxk~2F{0S#Y>sC1>unU~q*0tbz>h4$d=
z*bKTyJ+%E&J$+Gj4nwMw60YutnhKa$5Ak}5%5MNC;T!O`S=YI_MV(+YzW^h;4UiO$
zO(bTy)@XT)%+AQ%sk;R`1RAb3ZCJ}U@tSFJR4lqW>S_%)iB&>Hl1iNbsb&yTKU~8%
zh8fas1kthPJ02ag-a4M?09YJC*Xxa)-{GK);rzy<{|3m*%nx9=<T8%r<HqoHWI6yT
zrRh<%Z^7L=oKJR}W)5Z06;|Kmc@MyFULhh~;YO9F3xM{4%2(gz>;VtJ@a-T@y835u
zaR9>)J@wW92v-D<&^y*h$e#_>E<#7+CNX=IWS`%9_Gr9P+=<fULJv2Fv!2bT01^d_
z6;ATS=W*hZ*pk!0bIvT`*#%&j<OB3G^e1k}D>cn@@&IGa;<f`A)_m?80K<t0H*R=T
zPGdm31{DOLnM8Ae784B*7-)EWm?0Aw7&xk>Ys3w;f@cm2a-tc8UWeuY<YALWg&b{K
znM?&RtQFh|0EYD|P5l)&nk>tx?RXc|?mp?I&}O-G#hbo(0YxoN1JUV9lM4lDa{17H
z(h}{bW<U$C8DQ|50fo>S!{3=101Q7m2*m&l|7Dtb8E(<EiCj5f@bR7MP@8ILsA(pD
zMReJIxc79IX%3##^N7QbE6;8!7){%7hdxF3(yHV9FENT<vY@cFhG!~(p$1R}UDZJ*
z0>t)AHzwNMKwM0mbhWS6#H(36Q6*WJ`ZOodWSSFJt)3~h5I&Mv=&C+uB0y|4!<c9f
zi>u~CP5dyi8h)e4gMr;kvc702O5$pNC}iAF+hbE-Amp2oRut{_G=lodoy26KAd&X)
z+NE7XlKU>ZhFb+-I4qT}ZYfVufW)e<gba+qWCn&6f~1ep*|^~y4iklUINHgGjxCKR
z8|Xa#&>hlog^D!INmJI5n4<|zFtF;Wk`}Apm<6g{Su_iH@8z`|1fqokB&rQDJP|LK
ziAeS8+A-<WCL;6fi|^ObkaGdD>yV8bp6L@9B+4%a^=){$-0CN}l4#iAK}Rn@a-|bL
zZ1x89eiO23|MC)l^1T*B@~UfJ+oDVjsOuBU6oNQIh`33tCllEdk<Cs?C$`AOBDFIU
zM9MCrrwJGmMDnT{i8AC#ndW|c%TyVt1H5dk!1!$ap%2-y?uN0X=+j^V@pKTWWi-OH
z1``C01@&|<8@%z^zE?1+A0eBb__#^Tz6aEOUiQAkZ2nL*4cRn2=Cl^sJwP4iWe-ct
zhG1PcPpy`9@07YZyG7j=_GoJdgva#|maerbfyf^kNJ|>rR<tY;Ejhb|md<+2&^nZ+
zw+k=PBb#4QsMDkARlTWw$02;bt-Vtk^gY<@ht*JzsKQR5nFp<O?S%DFl|&yL9@9=b
zcWWn|2f3NAeQ%ohMuG#@SFH4^k#Mv+;8--|mGr7fxIYQIm+?k=vjbM@8}!cirjc(p
zk0bkDeNGi(Ux^t?@u&M%oIhPXl;6)*&YEthHxpa=XYFNHTKRVDg#GLHVk|Q-Xdkui
zNLSXRIMRJ9efjkH%c>0}j&u*kInu?zX13x!Ha)>vEWTq%pv1V3{dOK=L*LLtY?kLC
zHlu~l*ODZ-@oGW+cX^0SbPY?c0?DN(I~sdaLxmR_!WG`O7%mdHRNy9oR|vdW;4K32
z@Zxg&1^!LoKQy$n1m+6tD-f>*RL+)q?J0swz4p0+OTBiz;8L%ByWmnUd0S_BUcH}d
z+>v@6{MbeLj@0YmC6jTfm)wysF7-OA1($lAt%6Iv4&I%aU+Se#)Qo%e{!8Po)a$kr
zT<WEOEX40hz3w!@rCt}$bIzA~-D?Dwdfod3mwMfUf=j(Ve6>X7eNwNlgWyuHZ-n4d
zuMh9l%rEu&ek!=s>%(`1oG<nI9ui#Y_5E4neyP{*2rl*dy9h4z`bP;a_4?-sF7^5^
z6kO`{<7;55-!Jw0cM0y*`;Nx3`k5~f5GeHqx(hD#2Jr4k@&ZzC0B=`}<E@-woj`no
zVH|I43}wCtWZoH9Yr64A?SRktlc62*eJuEA8aJU2JLtogp5!9aEEK#%@IHbcBY1`2
zCkcL*;8lVz5q!De=L>$3;8zOXAovc!Zxs9v!S5FQalxM!9PMCzUlaVVg8yCPI4#Hd
z7W$joV_};oek)t>_JVg3yuaWB1xLG>|75|>5FG7fc|Q{T9Ko?JnIH3m;YNX5B!8RW
z*9v}<;J*_b^OnnD{;>RK1%F-OTSEV*;9qN8VgI6X<U*UuDa<3rdkcPo;21B?KSeuc
zR6h`Sw!j&ZkM@wuPPIbdPXw+P_;caMxRHZLb(O&Dq&&ut%VYc)-XriqflmqlO9BrF
zd_&5=FMMAJL_0|i{Tj(IP4nBBpH#n%abzgtX!jDnAp(a9JW(K?C(Qptfinco*7e(q
zgzr3o>jYjPaFg(3JXsFf&G3JuJf1(SC+01~2LwJU5bKlqUloXUGyb-e|C{iAr6G<Z
zvmD1S5aUh!4%Q_@w3}g9UEb*{d>D7C-x(=zjKImlKV2Z&&E@Aw`K7{FEAVFmFA<36
z9rIr+5bb9C*HZo#;k#epBLW{6h<%CqUl)jWGya~G$Mcc&CL2A5K7q*sG0%zL?I;lK
zX1u2^?+y^Y3W1{qo+@yP@K*~&ySe;ADUWr`^`0;AVu6<ltQY=Y2}HZO{BNcF?ZWr4
zz{dnWE$~I{3fFy0Algl?ap_AZTA%LcnvYzclODb#f$0JZG(UwAqjEm9n_(Ya-ZxnI
zP7-*Ez)FErg@3L<w42Lgzoz<qtA+0(fj<|xS>RUTzd<0{&E@}(l)p>(b_;w;;4=bW
z!Fw{*^R7U&oAHmO{J%7xKPWIwU`Sv)&F}9a5bdV&et9nWj~Bj^1x^rnn!stozd#_`
z&E@4e<zFj&8w73=i02iJhyNPk|BXPjo6G-R>+io$_?{HFPvG+c4+{TZ1)|+t{xe-Z
zU~0ZVs=zFPVSybqf1q3-+D+vHgQWZj;Ttb-vcMk*oTVKR2YxIN?Iy>>0gO9Cw4dfd
zK*m3Cg_Og7Pwfv}B@pA!{Af2rj5|ZDdxn_*EJwya@RF1}An;8MqYja8geN=5Cs)z*
z{4#nNbVUlhkISuxKC8w|SUB)}M<o*6L&tsP=J6!sx%Hj9hvrW+cS>s>6^K>9t$S7A
z)#5&RI}|7Fp&^&MSMr}0_@^WAKOp&-Z7l!5znS0D!_ymM!u1?V{{*_3M?J3F$1qJs
z3#*!DFS(DVU4-06({5^DmeVXEm$@|S%+6rJj$rl`I7;9|4K1v4%D1q)F<c_>0)dwc
zyjnwr)kAy=y9L8N8q)bM!fmWJhIq;_TqO{zf^m^&V|)pB<_na3AD#k4r%xdaUl90)
zhG<!Q>K~6rG3*B9(=nRB*Jk(BSV>$Keak5wSL`OS@)Y{d#L8=t@RW&~%j4Gm3dPXp
zEfV@Cmd`&DIL4|)!Y&=hHxFZlzZPj|JYVox@L^80NMnT0)j7!@C49kcO9||PvGr!Z
z2;9pf7Vo|)f$tUIequ;Si-6OZNXq^**6SS}76TL7TY44d!nHB^-fcpAyA7B9&dc}U
zTHM6c+rJm^N-r}8Zoqw@8ShW!XxwQn;fcbD+O-vbv3whWW6m=l<}D}UOK?x!|9?Qk
zoN1Bn2PIa&&v7j0@fKW$k<i`~9s<wnN9G$w_2P-qA|=QhPVL8-v`7hjBd|ZTg|A`?
z`2OBPnqfQvT1<OK;%&nm+zKDfx0rrD@n@JX-gu-4KlSrF_=}NOiKnhnF8Q(G3m`G_
zD)E%%c}nA(FN~0v=*GGdZzD#b<i~(SH`bMZL8hml$4~M|mstHUzHM=1O_9}%f%qf+
zLinRZ?M>*HiI;*#br2uzQIuNa`vd46Up8~K&i8H%U(TWVCec3U$;&+qAI3MjK77r5
ziSDi^%|ssQP3=gI;iG*hX51#71KjJEq!>ObAIo<g@ICk=c_f#TKiIp^fIb6Dn$wZ|
zUH9o*Ufz${+v4xKTR(@Y@%&vEW8nYm@B05gf7dj|^e#ZtZ960SLO5-=oRCk;5ij{V
z0jKFt+cqcQnYh_2D9NK~|7r|Q)BA5RIBk1h$KZH`o8D5P@_1e0ZHZaZ`D%6p!1m+Y
zfy%yX|I+>X^qL9ht#hX@sancjU6*$3xM0z&W%H|zUU1-BGthI@JbTIX1=W4}8y#zm
zUc|k8c6HU9>gltpmkcsG&hogX&zP~KdU>Bg9)4&C(%;_obKhg4uAk>GST^4{#D}JS
zcsn^-GoqfeOD0z@SUmN_Gy3;C=0D>2nZ_Z`XY+p@KQCD@b?(BMQ)m9y@$;-|_@@4^
z<L3qNgS=>J)FV0jwyrv6s`hdHzis*d-8p{dEm}K%e#dUj3A$mkqkt678(BSj`m*^o
zOW}H2lb_dR&~3Ap&8&%%moT?btCrR*nY-{u(aedQIeY%1=`~eLt811mj^?~$GBt{?
zoI7(SZM-v<&7EH}cVU$Nv=SEwT8Rr%me$OIQ{QO*i)KQVPnj#(1TV_beI+^aZ7xx;
z5(g5RoAnSLo`(70f9B8y55dtsM4BJ-;?fx(zs()a&8@n9-jU$j8SfG11y71^=j4{Y
zotsICzMY$M;(a?e(-V9<H)nXhotr7mzMY$C3BH|EX!w`bOs`qC6poHnt#VRRJonA;
z?OfEcTZ(qyT(8|Xr$qfV-_HJ;ja$FCxxT)%v3>Zgro65Bd9#XVjcD3uk%#8jM>OS)
zxbYdQE(u;MeVdc&>_|R5i00MhM-2G3%^MMcf9CK313r2)B6;w|+@Ae2XTU#mUbq&t
ze4>ee=6v{PZg|Er{KQ|Mk^h7I0P-&0l-3n$w>LJW)t4BXH>>c*hW3RMo0977Mit&|
zq?8$Z=59{e<g)L^6#r#=2DL|kluhQG_PM*}bkBW}d{Z{y8@%xD;S=hNE#{o*xx3nR
zo0HW_&NaEajBbPdt>(SPdC7@+L(}`G7cbxYaD9sJlC;fxvdQEGF;M(5I`oUL$uQdu
zDC$_eVDEdzuxSH}PKdbhx9W~^nvx<Z@Cu!xy+ZGeMDmT=`t}X^`4<<CsZaWo-Jrr3
zkAN55qQIu)rsR4%>~Ck(sZygpzpGuJ25-r0{FlO4a_y*2$E4Tilb_5@+4cGUi#LUS
zVZkS>Td%Ij-ICMExWc(2c!fQuWX_B^*Y!`{7P>O)a^EIZm%cf$#UD{~d=cLqqb@b~
zE2Bpzqdpz29%A&RKFk|4d|F-R)<Eui5l6Sq=!$`o+-MIw@R^HVuJ<>WjOGO+Hs__b
zk_T_8?F_DcSY3MVSCLHOY_*2WCI_0u$Y;%*reJ-HT&4w^>=rFRJp=u79JI2w4sF?%
z*+t9hZj^E>cMo4&m$}VhS+O){TaabN(t_LU`T*JzOC$NoXonh@UZ+sYeego=D^IWU
z<$l$a3B40^G#sxtV>ONTnAe+BOJYxZy&2OJ(Q<Yq3!YB1;B_|J=n-+Y1{=^59n`k`
zVg2@uZ_M5jtaCO)(>XZr!dha)BR<SSXxYKI96jH%KEsC3bsE{$baAdY#F(RfhZ*zw
zK*V1ch@_&Ag3vd(_tuEhU>nmLt!a72uzG9SXk!kp7a0?9-32e#>F}|f0zFfja_iku
zCBSndIVhO}|HPZFf^BTX-K6T%;45}@eR5I2*bFb+Y2=%@G2hpi*0?3RG2h>~1uLS?
z-KvbV%?dkB2)=d)lh^V8{I1bn!9#ccu)L$)H_#h?_@IWzY2&!9F7^<GK2UojS6LCa
z0sCluQe&Rch~04ud<+Nh8Q5vefFI_0ThuQsBe%}olw4x?@A==^DSdYy{XW^;-bgZ9
zojl6k>K3n+R^zd7bHUvocE!j3w`z;pH>7R0_4sb`wKpR9cs|VZU66L$p3JyiIpN8G
zUAZTA<>h<di{$$+*fVxchdJHmOsjL+m0>qjUP&Vl>!Ot>N4=A~t5GHH^K-5<%COg1
za}LxwxJ&-#lH@6Ki!r*nCz^a1`I0)H`0c;=E&gtTJPg;G^!=RmcRY!7V*FORKY}CS
zd*R6HSsxq;|6;cJYjGsJCBcz!lIKWxQ`C|0;M2Z^BjI4y!0VMeyI&9vPC8}VCLETg
zk37vbLwmeGced5#AN9f2YC$I-oX2K$n6I3rg|_Kt7W@P*WM}`QzJKMA9pYnnks3a1
zIGp|NHe7$#jAn1Y$DRgnzi()7zsI5uRkab<6~2OJO6SqP4mot~J5{MA=au{24kJ&#
zz1x>Vo|)zT@QM3}{*v(5%o~2*^r8F1D^Jz<?cJI_)cEZ4+zty$Z}0Y+`OK`~9QW)e
zUI`{|TdK^p51l-Ma-Ny>%&dnWb<cd_{?d8nzFxNmm#ew(4VydS)1lkx-?X2KqurC$
z`nB-0o29-o=0B<YP;cT%+%NZXzob=ugg$x7`*W+MUzT#eq;$+tPHkFzzs%S#Zgm%_
zlTLj_y&vaRH<*>WMmZaUv0XplcCXtBw$}C4Yq^RwUf0iBI~G1^J7xzLsbOf<eMX1*
zf#ADvN*nx<`h3lRx#;G#S5EO<^?K^TT`vYstvqYBrns}a&Q>dP=Xsd##j02oZgHcT
z@ZUSz%A`^ES{DdTfEV4FXRXGxhb=TF`s#1tpYD*JaEwELg@rHaw6C~#@F61V4(>Q{
z2bZMX!4)0Z9h}=knc5*-YHF&#54`>?NK;u^%IV_-Qf4~7aG`b&H#`qB9In!|-?V(~
zHx16>$dl5X^z`)1^z>Z#ic)=YibhYLIH{oMjEdt=C@30z{P8Dr>oNL_iB85uCol{g
z=75qO6DOWJDLp$EW#{Ip+@k#a{O*P9t!e$*GEBuD$nc*>dV#$(IXM}61=P|sl>)s6
zz(v!{W`|5C6~kfC``W(~ly`<mbHWMDfy`8D4!qrEqQtN~%p3AygfgG62~jJCu|Ft?
zRx8OLRG4naAJlKW8}dTMl)Ia&pV<MMmx+B(ohlzZzhfsz-{ym-Z-?HV`3h%P(0an5
zzaupVX(vb*G#B#i@RJjt;rOwSog2{>Kgtj1M#I^;(GYfSbQ_2(m~RBUPDJ@0BtGo~
zX=s%1fL}X7I-Z>%?ZQXg?*7?xmn^Lrvv5{5jA~C{CrFTJPWCTcwqU{{e2!ddV5sn8
zpGo8;fyHAM!W)lvc?5mTjYR2dnA+tLQT`BEJboGMC`YmrB&y`az+wp3zKXzMjR-XR
zDk6LV`+AD{DgsHBG6{0EuOcGN46rMu(d<eIU8`OXM4b*nH+x+m>U4<Es{?UPhlsQ*
z;5iv;*8ysQ<aCGApmQqNH&N&AL<_WZI#dt7(am%yrJW8Dy}Fqmbvi`!#(;bxH?`9t
zjH>f+VERmQn=~#Bzblw%f%7I&(C%^BVNG#65(PDkE5JDf;&Epa1+vGr?<kbI06A?M
z&rX|&V_#qeWQ=F0O~8F!0_3!5JUeY7d|7}TH;re<O@u!fAT7qXE79_NpYx168b=e*
z#7n*%363VFDK#N$_3*4|;J|O4Htp6pN5bcDa7*7B(Tht4K`e>%|G2LScRPGd)ItT^
z81ApMuL(f>-Xj^LS~O`70|qs@jEQuGLx>3ss8C{pLx@Vy@JkaKuANDs1NaA6zB>15
zDj?O5B(=A6JOQ)piO9zfQmxlRKX_9;<&ZdsA$K<JP@}U`Qvnm}Azm+0`Afh__$BzO
z)9Tl?s1uCl1z@xpCTc`tu<EJhH7$yw_t08x$J?UWnv8Nfp?}Q=@RFS|ZW8N(Ugi^Q
zV-H~1H-nR0E8xbkVaR_51B1Os5S?wVpJlr9Ecb)vr!IHzWI6y<qUoL%#+9fC-XkV6
zFzhRlPqwePA!edS6Q%%;ijgTkfML#NcLD&0*`%pWxP1Zw$n=)9Cc)?^0DS5eI&P>D
zM3=T`el*H(u+c#}fZ<%NofTXS_0MD~fZ<-rQ~(-j;+6Jk8PY;_79d)i=tqcFn{K8?
zQ62YD4qeetqy={u`JNySkw7e7LZfh;k_VhRfQBqW?Zc4K08L<^2Z-q20D;cckx@L+
zy#WH9Yy6eay#WF}IzYr9O*fzd^g7i;y*@>E=@i_at*K|DCOTQgSL#Blg1S)8Z~()>
z01*{!arP4{U8!F|<bJJXsctRM4Vt<Ew|5aMU47_xbQM72G%W|mKs2S6R34a^%^G9$
zp)9UY%Gz`a!$dKcg9V*Tn*eq4Hb}e$5^=+w40?1G5Z&u!(7BU$QWXxaG^QX@57X?$
zDv2g2XVhvZ9JPsh8Z(dyesl-bpRfsmou?4ly;F5GWcrE`)8_E4%$rfHhP7#=R;RfT
zq%)O-a4KYB;zxk^;_EkY*w;$t*$!Z+vr&9BLqqLiGJs*j8x9sLKw|Md;N1m1$?BXq
z)eGEE0CIn!>FfvNJf_>{wUDq+B#>b`*9AWfSbO&R7M$pJu8TG`uP%&7v@W7^U2q=)
zx_wy-37D9eD>M=`Wzb-2(=djHwS;<$u8_=B*2T|L)AmE!RAQhjjXmb8m&mUQ2}O-8
zv=>^v9hz7;@Mpb9Ty#Z2O(qHUG$PX#vNV|pl+2g4G(4188aW#vOMB}hXogYOR}>ZJ
z3)3KH7Ln=7(umtj=EvYa8@#uJh#Nz_M_F_Qza~pTuLz*|0qVn?zyzl`K@L9j)xx4D
zVjcc482Sp$XuMd#!9-NJqAud(Di1IbS9Bv0sW)RMVNxqLxUlt8{=sQO(gvlyGcIjR
zI$7L)J5$?~7N)kUBkD*>J08DM*`19sI5d-721+4LyZBl$pdFT*VP@iuC)ht;H5|uD
zppdeZT%3HNH@DZ&5d_~9c(uSkqA1b-1fc{mSd4$BakB3t+=N1uPxgI`mk8cR@M8q8
z5d0*;&l0>!a7=D4k5$a_&KLY5!Lb2zeuLmU1iw-6+XcT%@LhsGA^1yzzbZJU5zE8W
z<@&zXIKF*g+)5QZQ}80e+Y4SUcz?mAeU`M(!dxQx);R)k(wFM7ek%Bdf;S3&mEgY>
z{Qn4kzu*rG{*2(y3yyK)dj2B#r-J`e<Mg4F@)af$)vqx8j28&rMR0sJ;{0O;A0jx~
z!~7>}+(5r4L5_ibXUl?{b$+vbg`(}}Q1%scR7fYxKR)rFU|$it_GpeWPcqF(W!S1n
zsoN}56{e_Qnyr#DR5w?3actGsXCtYhmb%7DqPzR8RAxy|S4nBW)BLzRU?np#B>?0>
zD@X_u>Eo@2s|~g?p#yAeH-Op4s{{EA(?p|t@VO?4a@bxOVs#KS(*=&u5Z`4m-6|1y
zoWLmp*9&YCh~6YQ)<Xi{7Wk!xO5|gAU_Lcj;6j0y2>g}6FEq4s1eOatMWE<SK3b_>
zr<=f00#^wXJ=ls4d~UI(yVy;soI6jT^oI|thUmU-0;dYB(GWcspZdq6Q4Cv}{y-@d
z@U_`qp+w4}&o~jpJ{l{}dI0iH)Y)-Ytd8iH@3^(GirQkY;5!w}o#P~Fgr+^UMUrnR
z#u$CpA|;$F4`BB-A8o;f<948tJj_c<Ntmy3D+lwA(|BBC>dnHq>#x;xcJv;*a2($R
z;C|tW1=z*n_%M$x>^Ln_LVI(dhlM_DkrLV)J{|o``$uA03qnjg3jPQ9<U}Um8}LU5
zP9+s!7sMA3s2qQo<D95nTk#jeSBTv)dLA3|mJ{(M*eeuv0Bxeqj=SCuEJnY=W$3=v
z#`lSMzK*W~-ybJQBQFBP=-261G=av1+JPr7C(`d7{KeE;<^V6}-1rOjfmnHEcq&KF
zm1hep<RzZ-FQf4(l>8Wwc+S7<2gvmL8BZ8aB#(57)o(8FGj(>{HKDy_4<a{=KWeWx
zZ%Ez=z+?KQ>?PpT55$*@KT5<$^FEgEb>N<UG}e@eZzf<Y-`_zS1{%pDxs>>PeE(yc
zkH?op&&MBAQc})zeI3xhKVyB4?blE9x8;2N(A_j@_&%ou*D`D$|2-c+W7+>(=i_Ob
z$Ta@?Z@6EHKTb+dlUhOP*+SdQMh^$1X|x%SRy+bZ5srLknnt~RcX13Jk$aLy)AM={
z2PFJP4@W*Nx4U9+S}wa|a6F2ew;1r#Bk+xw{1EOxiovlRG_P3j<JEz;1!e(`WkxUi
zIswOWGJD0~*q+SeVsJd7%rP-|5%B01K*|B1>*Wi+JOTeHG2v;q0{P$FdHqF;YpS$I
zwxc|*-*Hy2etnO8Xuog2BOltQ<NWc5`}>y1mg?Il4nwW8s%f?S8xH#qiXQeCcWe5m
zti>y-Q}~C|*>mU5k0LV{EnHr;c>0o>xzp!YN!NWVJAh;Q_U%=(U~x&=cNO&{I==rk
z1E^j&b56;?Uj55^^`Yo6|1|^XJ!av|`OCg<W&qXnqGDB<rr`wft2rQ2o0m_;q9xT+
zrQK~W_5Y(8Ky+s?v=zX5^<OIhL)#Uw6@WEbe^UJJ+@Us)z_&00SUP9Xk{ZKuY`iV(
zcYfEZ8Nhxuf6>ApmC(gNa8{guFl@)!ZK~yq=FY-vne(RUd((72G)c%C2{r@tE_BO3
z#bzM4rOiMyDbZ%2IVav`pqZXvGtivj*$gyOnr#M}X$dw1;TW5NODwh-2&1ii22|A;
zJIs`D$8KRf)qy;!)Fmn_mooeH1^yBn6oj=w!5iA3AY4T;nre(Y%#6RAMWx}WeZd`U
zUl1lU5)@r$r)OreqyhbbK4qqqQZ)nm0r`!sE=M)Stsmaph*!v>yy?Yb8ryFx&1)P{
zFQy1xV2EJWSqJRR7PhrAqZ8)boH{eovEB?1E3Wllzt=c$vG3Bf#yzPQ<<z<tonCxl
z?eP~~+0KXS{&u+U>mTSZK5OrX{)_i48+8tNiW`kkL9N35>H5C-g4%w-uGCmNm$ChV
zA&(?{ze*O5*?Y0?dYB62?Qt&3s#S%Xi)%sqd|QX&c}AZSgO0>U%<!?r_Zp?fpom2{
za;Aj`>Aa?nk@m*$@ZyG&aAiZOe=`gaKJ)*2OZFA1bsaVZH-}1$_Qnm#52zdb_;c}R
zKcGtO`VOP!uw*h|up=FcOpRaF;aGpfsL!UOya(>xlytdeAWCPwCEQk#yVWSQjXoML
zD#u}Pqb_Tk+IjPsJ;T~pn45BuJ4kW|)`gL)B3X9VP+$|Bq2iihx5qUn)OAyO$f!#T
zb=i@;OVP3KNKSo5#pwF9ik0EvxsMr1c6rFC&#V|7>a#7q;>V!vBJ+_3qtPTtEox9Z
zTwT_NEGiw!Xh^H5B;JOc#>|Q{8`CSQ@}9|kF?`nW5onc3aEE(e^3H1-)adQQ(kuL|
zQ%=a);oqh3LCAs@Y0x60Vs7{(m_X#(a8gj84oYq)(3Dv*on+_1K!J5YkD_nF(l_BE
zUy~70J8Q>YHmtP5+F{4&2AR+;BdS|Ebjz&xVcw(!-R%34BS|<&o&>XjiYDs>zcCc1
zJVqqdSBvr35ixxCJ=deeIJ+}?Eg7(D#gBErP=BBe$t6|{4f>&nl1uCu8fE}#R_dO8
zgVC=->feES3%3{E6fyk6_AI;Hx;}Y#a$Oqa_lj8UjkAZ<nWN0unnumJXm0KBCSzwu
zs<Ym#m@ZnNM&w;ziyyy3188)pPm%9wiQ19>mv!s5DdgK+*2}}ZEc`9%vru0W&5DMk
zipjYL!!w7EXfi@n6VH?SB&w~+*lLo2$&LPpcosAzRm{%)IJ|85NQ`fJiF@|I>+Rj;
z;HB{*KKmi1kLwrS9Z5qEr|sRiBl*5$lA5&J9#N4I34t0askMv|>s~U8M;vfQPam=F
zMRUZ61IErvNFVT3ROEH6wK|Tt<|T9VnFrj_Q@~-B)Vjt2{O(whUWc_YYHlRRD=S#!
zP)}>=RHAqWWS&AYjZ&70{?Rg#t45DH;Q#t-!x&xBnoOgNWEPdx1+m^cl>6&CL_#=L
zZ~QrJYiguJeXvwDmJZ9>Q;loB@7=VQwmANCw%D`>7+tUnm<=6hA852;g3x&jz7pt!
z(^9mKcPN%SfL84e-dl=JXs{X;nf=&>p^kQTsAt9eP(diOVp90c-1ou@hL4OG=qY3G
zt43eq>R@hjno@^#*prH-GL*&}^QQgTWz_SuN(yf(+>S&2A2kFEw`>XO_C`!dFn9V#
ztlMMf?ylISb|(+3Fl#feLfZ;!(KfTp*!xRuRPgoJwZ>ZX3nd(_S9G-A`@<IspGUvz
z@X=R(x9|%zUkKfia3LW_IDmgMj>FyM;&-3=+2#XQreE1Xbp;>5_d7n<otU2Uc<9NX
zrP6Q+KTvQ=AQ-_R`~|f^rPScldY%&qx~21RMt4E!{L<Wxb4uoy-kx9MuBrNC&=+i{
z%-j{#U31o#`{>MhaCI<m@<w&;sjuX$pS`*!Tob-jsdIDZwFL{#y;KG5{*}rZ)0ne9
zxMtKx!|PqMpeDr{I?kV5?xuHD=J0VTN@Ho=T&rMdiZ%9KotNIVOUBSIf)5%>l~*aV
z;j4^&Cl4?8mHP%vL5O!dR9ADl-wo9Tb1th>*2)sPU-vh<Zg{(Np0YCc<#ssZHNxu#
zTLoVZR+jI!UT5_SJ?T4O5mlMBSLc?xYkY70GdN$3$BFblLna6P!JPii&u<8KzrAbI
zU$@rp{8=!q{Q|XY`K{sZ4?ptE%)g%W<h_LF&I@<HVZ&?2#xI{lSjhGZs&^~p4k@UC
zVvdtG<t)GJ8+siDqIZ7$@JAad$i0vceC<))lP>yQ$GO3K*Q#Hv9a<mER(~;;FI0i|
z&321|{$r*nbJ<g1MKk9mk-D?e-L=qkm0AX~1zQDAd4I`|!_NiRT=!1z)7*5aIjQ<H
zXPLY7cU2I)KusE2uX+s|9|#`AA^S@6Aw?1HafsU3SZ?~$FlQ`vX?b=xoV#}l)}St5
z=-kN%1HskVE10=GnElFly)dLw!ECBm3!UWbPo0&nzhG=2_>)P4D$RW?6EC=jkvU^6
zWR~w_X2^68Cv)2VO7o*O$Yec9CYalz=X#sk9yqL?QJG+Fi_EK8rmt->!Q2*^m${^8
z8)bsIEizvSJU7HL(p&{gFO^2)ZmM5|vtMyj3eH3HH>aS%U7gxBXgRCWP74HAEqy9z
z_00|hR}6^+g6H<SrqZkpl7N)93K;uotbpT=uQVHi&vioY`;>7rW}XQRl)4c!ui&IU
zZ#U1oRXxl~b6c=YZMuzB3bs|H-gn2UL~VNZ=-NaAPQ^;nokDH;pzUq?sBLX}EQ!Y6
zJ@S0&kX>nlxh-SA|7c`_xh*muN`9`ZWhCjocSDDmPgwIbq3}5L(YHtDly7Kg^Zoqx
zsD*h(^A``^S3kret`)3x*FNyJbN`^jdUDWyDYTac_*O7$smw$88768)be{n;qLL)U
zY*%S8Bq~=5hD5oUu&l|1nUCXSrF2(jYInz%lAWL584rSUi*etzSFgczA3WlHSUCtU
zp3>fNic&i(v#4`Q_mqqRrNS`AF^8qJ%g)Z_Nb{eX5~Tjs^Ma0(1e#J?RhML2p`KUH
z3)&_MTrIKEKW>$|2lE~PFBRT~81q!-{55H?<+1v3E$_8juuCfi1M1Q>X<X*rqbPIP
znozp3Qd2u~$rq2J<W*}zZz=1l&Pg|N(Z`OW=<n8~rR+pY$LFa&MY)4u%XQMwp`$ZF
zS=JNCDV1kUWF!b=#OVVG>8@0&ZKIdo#u+6i$;nPma(qcnptqBp;{*^FJ{NgQ%3`xh
zysSc2@X4Q`TQO^Lur1%+JY@GO-I@2uh<z+0_Nb}rYqH|%%khM^tPfcwtjbZ<_nFl9
zAnK#h{{u$f!OKz}-jvATEpT=w8mLS?9lploS1D*g{G^Lc2NSFjD+>))YCT58RI7qV
zEYKhYYFUMV`g+ZoG!%I%SXzz|7>VVj`{LKCM{@_``TF#EqcWiEq&(HD2-a$r%f@ED
zLiv94J2N(G-e$hx_nYnt`t%_wN#R#yU%NwXW`;Q=xdT4Mn74QZ=(kfgxPqyfHX*wW
zS%U&mQ!_RpqtKtmIm`!Bv*X#+jQDmCpEfl+flSSq@8N(pH5<mJX86U~EDFS$nhhsY
zGvYM+1Y%6hMv$o)lgFc?nM<bE%$x(`rizR_R76t9R!oy|_J3rQd}mM_ot?x+XT<mv
zqTSD2g0iFW{SBA3ikXCRW1^%Rg4!l)EZJmPIL~6;9VBb2li9io=RMSfq?N!=(Rfgs
zzn#jppzZ2BqCn!fD5Wt-#%|-&Gf*iw?A#<WcALQX?jWoXDl@4nwA}6%gvDBAHhxlP
z^rR%u7OgUjpTVv4V9oT!Y@0SQ6F=iK&#Y)L`$-(k9z$sVl-d9tPxsnj*AoR=olbUT
z)GGUSqQDC5bh0aB%JV_85<A0dr~OHgti;Y>D>Ag(>6)|>`BQX0e$`he(oiE~KmHEl
zXME!kI?M1JupyK^GA8=~Wpn)L$LJ0vh~om`c#MR^2{@Coe-@MdY^wqu)f@`-;*ckh
zs0J%Zz#}o);noDu>1}EPzC^$g_c#F&2%uwp(QFP4o!A6>jBw!1$O^>?_&o_29h05h
zss@*64)Y@ju;K(fK>{vr&NjbnRlwuIu@6%`eiU9K0q9$5f=SsNK|HYu4!D@(AzCA`
z8n`q_4jq3Y0nzLh0w!t>XCb(2Nx*}2*+-M%AU2YAB!v#?L5i~kf9JK<4kscUSndu-
z>5iAupQQXkcraz1vR0-1S#!9UeD0ZPK<>rO7-D@A3(R>FH#h^Pvx)Eq2nRd@t<X2=
zg6U3ecl!g9)|2tK(33XRljinAHl%U(d`NTqf^fhiw2-!5qzwSaSWnubsI+w=jj~6R
zv|11j0AWH4X?u`Mx&b)(p0xE*X-|Vrx>0tRq&<bZ10Eq!nh!ln((D)T_lYO%3Qrn5
z#jrHa{ut8m0Ay*J5GM^8-#AFQyJC3O>ewLVupK?7twGB993f^ab~v2ICP$vbaWimw
z_4FBY`D?pg6@7d4DK{K^5`iPlo~M=@_^Ra8fSF>#7{U&ld1k&URK->g`a&-cE;YGS
zhGp5N-wIl(W{5H<;RmOmXo&98_M-Gc;4btGNwF000JeTY51QCi%Jw=&DQF#;PS-L`
zEaNh<+;k5!lS&3`V~UB0lk*0gPEo?ugb^Bu090XO!r4GtoSj?Egyc!c^y9A^TfLA~
zDNE<83DZM->H{zwvUMb@8{8PqZA=HC8Z{l|bb>Hy_a+Y~2$~rI4IKnX`LPMP5M^!B
zu$5esY~ipN0ja!sx)wv~O~9>Ik2yT;Ko;$o9Iee$E<H*idrT5RUCfetph0B2<)D+D
zTHVlE+)@WHT{-~#(GDQGm&{cVgdsVD0XAgHpeqchh)8x+st^sD#?VlUnG9gqurfk_
z0~q!LOa(BU+qDw6<MuIav4<VqP3L|9priFP#&p6SJxg;Tng(kUy2DE*#He@B7P8>P
z4TUvwCvLGPZNcE+-moe5I%VR<u%C*_d<qJn3}^DDau*48aD`s(ge`U@$-q4+=T6>Y
zpGG)qII=mPH{Q4jKo2H7ezjRDKZpC0U<+5YN0W)b3G2qJ1@R(ih?|7jVr~ZYBfTCz
zf(TNVIB`SoN;Grml}XJPI&P>FsL!Y`ob^J-4bO7Wd63b=7&`7@Jw`6Zh&mh8XzHj*
z6Qcw+(#8^HQ%MXv3dE*SK=9$8*7lslOa%pan8;R?R7)s}%@>q}aLOiz0^70Dag1L`
zEM(q?)=Wk=natuQK_)%k@u1O0*7U@QuhM)&cP-`;zo|UMy=GxjD0*`66(wS)A7#c1
z;TOd}d!39YbwW1gjzigG6pfpNY<|frMmBefp6*n&B$+xoTV{`!2S}DR9FChxdx@K3
ziO48%AKD1NL0k{DJ6=nE52CQhB#0(&e73U$y4NO%bf7JE6kW!vN56yU86Y$o7Q98p
z8f5are{4Jn+)jQRNk6vZNHEm1Nvv(Q`Ft0h)H<Xq96I(_)!G?OIKugcA5k%FGNIuc
zhX`c*cPmTBB$hz767Tc{9paT<(dZTAd(z0)6G9TdZ)G)yBz`}uIVADlvzkK^mv9?D
z_&&4|A6bpRwI0P*Mp2^J9?Xi5V*B^FD7HMRIF|VR7**4*s+u%u_+-P{>K4#onQvIs
zJi@!-4Z?gQYw2_xFx%=5#Ix9<?-)!)7b|JObi5{A<7Vfg)F(*`<}Ng>YXt+v$Z5rl
zI4i-77)SdPC^4aY(;TA@8ybg_Ofw6{ECl+bYpdUHXM7xPVSJoi6eC=<utfI3AQ|%`
z*E2}YZefsIg4g!U7Sw-NoZpQ8=nEKH5Qs5nX0y~+u?f-p!Rs0-eBvQoWeCJ5GF~ol
zoWO|!7YO{Zz>Na82>gw}odWj=d{*FJ1!Ce;J+{<qqrVuJdhPy#OT9MUWjJ5zwU-Gl
z_1eD>T<W!N6I|-02L_k->ityXj@0Ym+cnB}1_{JhMvR{&uu32vf=vIZz-t8lQs8|8
z9}>7%;Bx|{{f_A2rfRyIDX^Wu4gy6FcevnF1x^zv<KarbxR(lD#>Krsa2Xf(4}#w-
z@Q(ujB=9qVUux(J2$XqZT%~d2d3<3&^9Ucg*#!9`!9UTs>C?E0iB9=uzTkK>V7#~B
z{RBt*NFEuRa{dnl|DoWE1+NkOLc!5q=HDjxwSwO)_$`7zDEOm-?-%?<!QU4AJ;Bir
ztPlEu<XiYGMYxqC5ba@lnc!GAj1Lt2IKf8?K1tviLZ2b{Y{8cceu2PCgx(-H+Q;&5
z6ddhi{2sv{5PXl|nD?B2K=3yN|4{IcHLfs()Gmc_rtpCZ?PFLV5c84bD72FdzSS`T
z2Matw;8@{D`?x&jDMQRtE<acJ&`y@KT41d}j3e_$1a1|G^~L2ekGb6M1>Pm_et}O2
zKjt&bc}3tsDgUnUVO&|xzceK0T!h=0-&D@VxH3e$8Dbq${Wivz`LI7QJYHahK<tyu
zf0jVBoAFsv9_y6LtrECa;Q0cvUYWm1All71_7$!l>zB*_LEwD?9~OvlXMU_>h6e@W
zV+EJTzQg6e)DTC#7<XKO*oP_bAHBIVM7tSc+!@OJc4YjW5mN3Xfu{(>_%lD+%@E_x
zaG}5@S|3No-?>Q2{aoN?ff#=ZQ0QRX8KV8v4(I;}j`3&ulLB89_^LpRH|Jx#8KT`(
z-bK3!cY^{81frcx?<o-D%=jpQnBQD}yx>y=qJ7MVdCd^*Vu<~T;pGA`uerRmi+uTT
zKISvShXn2xi01{<4+@lVbfsM`)-UDz9D#U#FrKR+MHJ#dkH3aNBlwKp>U9oJ-h?6f
zN^rU5P#<!LgOZCdVpJfki`h&}_zdXrBx8H{&b?6ZOU#|p7<3kGUeSjUCOP9++zhXh
z7^m0a1(W!oDVM)P@*fenParmp!<NHl!})lqGsI*&EdNuI@5z1d2>c29n$^^!T5pDF
zG8!R#T}$*l3=BamT3YlJ#girhzF_4=XJ9hZqBj?V6%*d91wX+Jf<K0rRKl@%7-F#y
zq=y~D&KlAyJmF49fhz=J(_#9{8lvX-)IT1LVpxP^xf@O3YqQsio24u!I;V78v+x%q
zPfdh8EVLF0i=DsXmJA#7g@4pbWJEh-`TW!l^hJx*2NY_Hr2os_m%vw5T>sC#_uaQ;
z-^k0pvO^3zvPc$)MnELUqM#T;AVGEl0zp9QhCi!G5PS(qwA8Iut)+GOskMk3w5Wj9
zwrVX}TP<3pwzX=h{J-bS-1qK#c?hWZYyThSliV}s%$a@e-23j#`HuS{v>hgdE^ag=
zHa+YN6*?x&F0NAPVVshSL4SvQZLw~@NeHy1mxRei{(_`faF*U|`0aZC1D@I|+%18?
zuD1>O;vVYa!s?4NFywMsxMEm+bH1;pn{d4i5ZLnVfp$5OQ#N~IJO<DTVpXCTv*D-}
zJ*gjYFYw%j@ym|%!cZ%EQeR-qba78XVk=+IPPEHCU9<%DWrye$Re=BF@%7H=3!Qh4
zuUCw5AU;06-T;(U!vmp<+Y5=U9s@DH01?>LVIE-fc@;8fE*3MWy=YE}Q9|Mm;op|t
z$c5m~P~mp+IT%k+FcRa6mtQD7%w6n|9-GhG)5CZXnJU~yv@9_8^nMPW#xtcy_cl37
zuNc&x-b>(dZ+3BE^&Qn48YTFr^zb6gj_Mn(R}a~6{F5GyMRJk!z6Uv#h4g5SA{R*y
z&y#>&3Ts8w8%=fc;h)lT1@*#FKSopAQa+>?ZPS|szped7=YcQ5Kj}r`pB&<aqkfF8
zhP)2{q(|wJW7Lmf0Qd;F<D-5I96FS>PYCtnDjvzFQ9o)|h@$1S3l)yR(v@=-;}}H9
zB(6dA^6JI&LsbGIsj;ZKhCmbSi4Yiq<gw^$14xiEI&@L?aoClHA3KL&l#e-Jl#F@2
z7D#8vVM5b8JMc73-=tU~G>n=tozm1nj`&;IhYR#+nBHUYpv2={Ryu^!<Nt9RPq)Kv
z8=nY2-l3&~KHYwQu<>-;{?*3QZFkhh<Mt=$KIsr2w~=N|F;qU>E*f610^!irM%s9q
zV$ZShn7XtJEuIPozAlVkNkV$$Bm5MjcnmxFGdKS~2Jtu!ZpW~%1=}&SwDenm?Ldc~
zM(sF_+R?CL78WPZC@NBa|COj6bLmAxzeGEY+F@?fk6}F#!3ZPrw;Y=3rRB!8r$IZc
z6G<g#N6ELc>`EQ*)i(@;0c_xxz4nCpa75&eCkzYUgI+$~x1c+4BBll1@xJDIUo$_^
z%oiEG<1>26dEoB<3b+oyZwv=a#@$*>Qeki3vS9?7VHnpKi79p@kE_FwJYKdVdAt#Z
z<nfjr$>Xz7B#$S<kvyIZLGswjNFL&$PanKRM0aNR-U3)hrtfb7sE!`3$z?a<)KE>t
zA2eFD*5q4~MRaR+Te5Fsc8R;CB^Gc4*SIzVsskq`P9L{1rn@Nr3+Tk|8q@D~*NNtc
zjV}x!$c_)(E&CQ#T(;U=npLr=KumjoV^nte>YSx#uz!5^cLM(Z$$pyrIrtU`tzQlR
zT*rTUtn8}&&27nahG9$eJ}1ikbau(csLV}}f7+47zyW%NE_y4lj$~2d>z%#Hy&Y}X
z!flw~*LsTS&u@(Dso^@Qr;h8*J&ozlXNiq3ar=GLq`8~+HMVJJjnt(%6-$uIzcxmJ
zn;ziCgS$1r{SUZbFU`qHRJyVy|Lfvrm+Zf$MRRS(iG(h{Ms1rJXxsMmHeI&qZP{tJ
zi)Ft0woC>%S<#%;WVFQO;`GHPtx$9altF8jg5eNNZUCBOS%4;;SwjiXB$fe9?r1h|
zb=>0G;_PrUtcgR#ao|Kl$8F+P_m;RF_f)>XKqd)*L<qv1BzA}$x1aZXNm02Id4<LE
zy9p+wDatV%SFa;CS@XN$^CS;%awq5ebpUvH%g@>7286;h{y5Uz7F9l@;%a|fvf=lX
zmsecs+vzLt3*Sz_skkbxcJzXVw|qu&Kg5}ZV<e->FWlxSzsR@AR|?&dCKrLDG{q+u
zH^uq2*7!De`Q)}Z#DGRyf+I0Gk+ioZBxe8?qsDgt@c_4gawn?#CT2MS-f>UmW~!;*
z>F^?kyZoYL57M|0Ff#ERKkl}u@<tWg={Et{U;>t;<~9eNdw7;x4DbWde%}n&u2)j?
z#U+nz(|d^7H<eFI+qPNXruER3Un_82@=MhGodPH5MZWtpf1bI?UA}LW7~ZCDb`*$9
zUcBV#@=MZMTJ(wq*Ppj>TASFB*r|zBK(~CdRjXKh{mmPP5uAt^2FW|OxC))KqeV}Y
z?ETHo%uNOQB~N$gNcY|j4XNC}MXOk}v0uB3bh|rePwaG-U*`KqmdM<+&5=EGvt$2r
zExKP%*x4GBUD+JdYs2sK+%L?X2hF?<<$KDme@zgWN2`{wr#C|KzA*M2bmea-KTy{E
znpSzvLCxt&^d!992VwbNXa^3u3O1C#Ue@-Sc5WHM(C!KE_ucS2tzg4JXW@qOcgnv1
znpUt8P#>=s9@Ps=lFKvmk2(@dyyf`;s1SzV@EaI^#%<aDEC73C`RP1m@u#NNEWgo~
zNwdzr^9r=~<dTBT=C))v>d>4e&cgT?9a%kv-vRCP3V`&8-U`5@KaJdbGzsj1@u5@y
zI*jBD>fvNjUg|sFHzs@T{y+Ln#PtB+r5^pa1K>0pG9S*oA9v(G{6=PJvyt#wo5-$e
z5j)N;Yi6L1Uub(`tI89WYMm%6fI71L_<FtnaR7Cs{OmA+mmJ-Qf4ab71y`@r1^)0Y
zaJ2OuMi2tI_z8cNA>Z9$7l@9B(D5S7av7mx>pX3bLg;8=gpPRA=`^e2VQ{|=zzx9W
zcn8=Vv;QEmIYJJ|OkPXa90iXQF7QTq2aUXE`SYp$k_yL6Oe&mki2f`6-pjqc`#oZ;
znD{1ztb8h|u&$8)EB$Bx)mV|b;Oj`e7oPoBm`G}aCr=-m+Hd5)yjS#lgz-Co(J`;P
z#OR=MRaT%}uO_Y?^H1x4<YcQ{^*#z&b(!^l&WBTP;&OcrsrSOEH&MAtKdfv`eHD43
zT+W!WrEbR=KbECRc)43aVvn8)`Q5zFisGLb+VY+W2Z~*EaA&W_0XSfUV25a(cM`zH
z&3`O*8G2IBZZFOl%J?Aq#@i>BCU@tscl4AaBVEN8yKedchXFgJ+Y8POE+D2XG$sN&
zWYDymBzDO3p}vh*J~Xd!{QFgZl-MCN8+{w+HMW0r^N~xhQrICIXS_MS^up^ey^63y
zX7mF@%L>B!FkNR{ZLWFwj{s$0-*e}XFYjG*P0;sa4>Zl>%bj(ujNOIF-k)tSwp#ch
z^^J!9=3|5(((`dcpYTsv)p`F*MV=q?<LiJP(!fW6Miq7&`R}y8IGJ-pV-oN~qE-Ih
zbDuO<IadQeBpLW2RTh4Te|`46$=Z7+<A*qoiS^;M;fFw(umk}4@TK@6pKzM)FHJLm
z9|C2h>HM-Z2|uKrF*H11nkHj?oHdD+Po$hrNL-HNr%9M3P(G0~e|0kDgz|}`d83>0
zLr$!mP(G0~f!;A(C+q4H!w;Epi&r1BqjCtqL-HJxwZ|mT#)-xzpp7v*0JOmg5K_mh
zUpE23Zvego_U$KD{s2};paj=P5qwD^051*);7dMW_>#^>++u3juRZf`7)}yG<I9F9
z!R8#2upGzlCW88a@`-fQCnu98lusnhof7IpHr)w8eN3ZIPTKU-P#??e--{xAWcr#&
zAERT<IK!E58i4r#{zKrr;24JaNX!I0LQGV8R8CY*PAXssRuIldR8ds#sNOk1?=V&n
z*2hWkny)(|q$8=Um?8Np@${&4k{By`$;67HigE~4#7g``c`Yl~N<1$%CORP@6;BOq
zKuih_CuVqxV}N#q!in6cz#`s@2(}R!PNa$9M6?pl<*kSj!{J1-fJ6ZtiS=<QL1>VD
zClr$qOgzSY>*MlbIKO93D3;9cr|aW>aoJ5A?THhLCNujvz(h8pF(;-OgL<ZR2VljZ
z-Z|YFKcoOm@6p5i1i(ZJa|(&+5yMa-ZvxZB1|`znjLtAUxuywpOr+Pm4hI?mM&oy(
zT0r@bTB)qnvM!mm-oRnawzR^uHY=^yyJ!L113AjHwjf6xkR1dTLr5iO0q5i2jRA0(
zqYA0yi$;kpbB&(G>Ypg&kn0&aWGf?w^g{*o3lkI28G1fzeRcxKA)N{c<Op<62sz|-
z72$J1;3Xd8nhh1mxFODnO3K8M)<b|CBAfb7BR|+YKn{6DB8OB-<d8&cBEtuK;fhut
zSx+r;$k+JD8nVMm0*AyM<5RlOhDYb4QraH+9VJ~5H{?vl)OZ|X8*a!5#sldNVE{K|
zWI)e`8!{@OXW@p7W<U*WA=DfpxFKgTZU|D;`rC0s#xQOOiO&rHga8twgaJaZK~Jj-
zh=FQR8W2BZL4uTXu}E`|1sqcDqg^-<>A6v>2Lo+{u`u3O7$D;aZG#r!^_2<(WL!7e
zc|wv$3Fo7NaXwHa{T0Ibs9>BAVm}Vxd{i*bNB02EM@24$<KHM`6p^zjM@rEsWfYNf
z7)9g_g;`R`cpq+rUZ4;_DjDyCB#ifgnpQI22T6Xd5I`#PurG}EI64X$>Ev9>gZX8Q
z2y!kVfG~d-BZ8bu=SVaETSh`Tm(G#a-2ogDdA>D<1Q0|d2FnC)8FZZ)9kpa-L$S~%
z#wMU)pCAsMGBFw37bJ%gPE4oG0UQSWk%_ql#9_aI(TJ+wjYK}do&bi*c$Rii{0fq>
z6uj0J%-gemMjICP&;>gmNaG2mf&E(MCnOIfP(#6JR!*OS|4zYO68N{&a6sFU9+JRS
zl)w>NaJNVaIL?w9bPk&_FC>BQQJSM|!Iwl#fcB7}4UAFvKQ|<Shbe*ew&0403G7rF
z=re;6PXcZ53MKG!TX2s^3D8b?DuIq(Fq|PJID`aDga(4SlfoO3w#u`{dr0JCdjd`m
zB~Th3+$DkQrG^P=-bV>MMVFUoF#H}vqZg%eoziKC|1JvdlFF-6!&!nT(`ZNGlkkit
z)x8-1CT*6%J~tUm0*o_GzJ&BKdc`|*`56Dm&xu=zD#hl%*ITKbZ>5H>_?#LCUyIb7
z`4FJ6QqU!}<tnvl&{%4vRuf2VnM#d<8Fyr<N{t0wQroFg8v*qTtkhNoQll<MO-%|u
zpUQ@Y;IgqGJT(_JGu1R5|3j_RHd(2;$U~`7@L;5d2cArg1tF;+0Q*so!Wlwe7n>M^
zO?)oRrMnEb!wo=7x6AEzd)!`klq=dz+2(N!z7SH#+N;fL9M>Ax={ISmN%IV2(D9H$
zXp<CedZ*1zw1cYKw}%iy+Y}whd;t(bF!0Gkdzrr!A*2TtlQ&xT`Wgr!`h(I||3S`>
zleArsauwKK5d-ncG6jKd{PzK7MIBQcM2PvOl!AtC%;q@yPJ|)~sL=PyLhOyGxKCm;
z?28o0d7uQ5^U$z2g26%NA`c`pm5I>bWLtO;VeXU~pp*vL)~lqB3l2hiP<4QAAPNZK
zb`atNh;Up4V}8Q@fJZpCvm8X24{%3;a9+?>c@g%6<+OE3?-`lwGc<`(09_5(`9lwc
z?5_0YOPLZP2#G<2c~Dm1Ah#6NHsCO!Xg8o#bR<1ILfgSb0TKE=+{qvUgF&jmLtVz;
z6jmBE-iAui&@Nrk2Y~>yKwA*(Ovp>35Mv<)ZUK#?#WMR~At0negvM}SEK$3i&m=4m
zg$OU3{x&Nb65IkU?LbQ-Wf0-`0Cl>ZI^zShP&bx?&=e%)JQpDWh;Vh5aCd=(Wvjmf
zg%PTKXf_Njvi>J@4Tb<cx~(C=C#=&Dz+vi;g9yhLNP*>FAh~HQ2MJH?J((DKFpwC-
zu25nJB@oO(#P=dGlEXvK3hHrsWQ3LM6HY}PjE%D4?SM4-C1C>9+rSlZ>;uNYJw??)
z4^Rn=d9r5nkUv;?r6{PD<@l}TH*$>rCcF?Loh4zQB)ISSW<)OPW|Sv{TX!Sm>JAA#
zIh^0|oT@LJxHm#;Y#xGyf~niP2J`z_CV~m;gsKx7TfTj%;6UX@aWly{s=cf*P;MhS
z4V{v-9KQp(m5>@VG#?$E3>6uNbVGy9c2xepuq1g{V${%mrX0T`Tra0$ON0SsE|oW&
zCBlF;F9?l@E&+Z>$UT0Lo<eApQ;Q1nHGY1gsS{DaKSTxv(cNL7An!@|2nh;8KT6<!
z|6fwax5F?&0C*C_1OX1n6yY9z_Bp7~XEscbAza1x{|l;^f|7oyAVG$$9z46gS{M&I
zGI|Q?!ePRA#1Ta=i$^R#kVhR+c%9VUvPU0tc(A8j_9%XG{8x-x%?QT>`79I<<g*Yw
zknYKNGy;?eABIBkK#qpsfgGg{KaB?xHzxWN<AKnz_2PG!e~7*%sZp-z*^16l6wgW0
zGp<(jdPTplD1ISv__K=Qa|rYAD2hh|@eVxNnBw`)ls@&4ytkq%U&naGt9%^`6tD7i
z+^Be!uLHIroQ}%Z@q*&5d_Rypy;qQ)8LOzu*X*x&m9IHT@k<n4p=h(BTNHgz(Vr^%
zl%lE~%-<{i4~pU?iSnmy8cZ<*Fok^zQ&kS<0L9})hUN6yLh&wEv|3SoBVsw8(oEYF
z?Nn5?i}Oc{SMB3e?c-GK<5cZ~17Bo1`0_*P36&0gQSuW1TV+ChSn+?CJeeI*xaLtj
ze*ZC#mk~0#CR-WiQ7`7lC?4aDdHi(X@R^FoYc=zD`Qz|w6u(LFc$eVt+ZB)cG5-_A
z?^678ia((EgNkBYa=ITY9&aneV*!xU(NQ1f;}wrti}^yu4_0)zl8;sVIf}nP@pBZ#
zIOg~bieIhxYZZTk;{A$8{aF7V#owp+M-~5s;&&^4ui}5Bc=Ri^hmL;bbUs%+#vk!U
zwB!xEGLfFqOVOc<qJPM=on8!?;{A;2R2BacScFpeWr{9UbfuyjmHu}XZBcZqihrBZ
zyHC*{EBdgaxQ{r$7ZrV3(O;|h=ts`~FN&fcng6GxgzG`^9k{=kqW_rsWPC@S(koJQ
zkfOsC#kgdB+;>b-Z>F%}qV{vlQF==hMZZ%1jx~y2t@N7}MZGyb?oW=7d6V@YRP-T5
zA5#?b2kT?pGDW?azOLe9{Br!iD*B0{|B{q&JxJfgyuuXqW~%N-v%At8sOT_7M=6SV
zm>>o4hAk=T%{=;@De6!4FjfDXt5v)!6unAO^glrmn5Z{X%qJWV^=BUa&-7=C{zB20
z6h(bG9OIek2P!`5&HU$*I-?XtJxT7&QWWz$^FtLKA>%tSzFB^bqNpG9xKEj)UQ91n
z6#dEk^(wxqmlOTUay*Ba{#4QbRTTZma`Yq9S5<sfFDLqu<^Pb>g|ZXxa!D%gf`v19
zaj$}QctGBt^nD6aI2UFp@sndMSg{J4L!p5j2gZXDL!xn4pK=%ve)m8d(cD9Jn@rI*
zOg~igh@u!XjA61}!C#;@9RE=jjyC3a`xX7&apLV%;rkSQ^EmpyRN?3|&gaj^(GM#x
zzS+rVDay^yRLn`-(wLJNmLyHyn*`%QeNQkR4Cm2H-a`c6(GBk{_=YAa+9!qhFC;bc
z6)jWrB1s*IlA35Y(l-w)igqQwiyPcUA_aIR3d0r#y%UD(*r?*BsQ5HmF(=v6qw;Gv
zsc<{V07H2z=Xem&##)?>7Q%1SbNwBB4_mn99T2MLPDdNoS%Ee>I#kbl74#zITdDNW
zujHbi!;OY{FyI`@Hwn~MzNE9jTVbSP`Dcgep+7~We!?>+B)tik1xg_ccVYES$DCzi
zY;<v9_04%#%_`xF8z8XNqX(X~Cj{4V4)mzsb^OQTpPU>29r*VUBVErKpt<-bJ*(cN
z7Y^4!ZCr)_aQ74hw(|A-1^S~sTnT(weT(Kn_RjJ3&Nvr3e>lEgaewH1bbP%5nJBK+
z_jdKYU~Kgmm<#q2yMpq+25M`+LF>_PJ0YX?i@`rRYQIDHx1~3d#$OTs!`<f)*wSNI
z4~kFeVUA)4UZXy=r`G@;bqRM};5wS1VT}X2x5-g@#h~`|ZU-M}oQBnRB$c-W|5Uzi
z_$No@4bvMn0<z)wC%t6+lZ&Lc9C9iP>CqfTE|T7M$Spl<UW=rMXa0%6b&R6^q4<<9
zp1$nBYcy}z`eW3`;H`S#eTN<C)xc-d8{G#y-Aj}nrAy9z#(-hP0~vioUXF*>F>KKA
zK~nQX&^l6&nv{!$){%q$ELu^wqG5SM^&I%tERt05HA@yPs>Q+LMFc;wykXIjxwQ)|
zKnsaYA)zZIZUy5}km~GJ^J-_;)mG1~T`r@pXsE8aY~_mT`9QM>N3xJ9%v%ny3_J9N
zO+Yd1Dd4#BqUwf*<@Iw`HUt4S7A~o=idH>m&hpw-_S9qnWmZ9Cj&BRCgIYY?1@0q-
z(P4Y0Fh<8pD*_(qG&a`Rc)G9u$KpXL{3eTsK8>;4EFP42x)<0XobIh1ilqlU-eKuD
z66wGv!bfu(JMeUm(Y?wJJdOSL6ie}GjMF{N4m{>G%^J@Xj_0ms-G9WVgYN-lYJ=^_
z?9^ds;Ar@h2ha!`!e@%YxuGL#V6ny1xEf|L7=Z(ZTMUH^IMd?jW*IOreDDt#V1={x
zAd4gIp%$ZHVFnHrU4A>Dc3%teV)&5aQ;T@P&3_v1;xydF{}*r<)%2j&XKJV6F1{Yz
zg`AWn*2Q6y4He3lES^_CfA)DxmM^Mah_go>kA8mhyJifBjjf$my>em0ih%gn4!dzf
zK)l>8osCzT`o;4DfmIwhZ{d>ahS@7>8&)n2gdEaX8sOK|*VNEVJ7;D6!iM_A0r^XY
zI!jfS?b?_X4RZl@5D0%w3(N9FZB0#GZOvr?jlOGE)UT}##>iL$Nd928p23q*;CnXz
z(l~YN;Ij3<4$ws%j;TUHQBLhi^Ztks7f%`smn@#2OBaE&yU|X<!4dX`;bh>|LTmqn
zLbgc8o89b*r5Bttd&<=E@^Mq9;8i6cDy=$u>cny9T`+rGRn?>_u^|{TVcdCVBaW1>
z56Y)hUNmm@#L6j1vHToyMKIvJ((@|Ms}Spgk|~wvojr9zX_aUU$}Si;<$~E2rIiz=
zR*e&DMG6fHyoNTcTp>QzjE#mFn}T``7z%`oI~cwq1x*X)M-sk*0tXEQ|7(V?NLgv|
z4>3Xo1rHsJ;9qDl`GtK_mJJ;Q=6%Ds#YjpOKRx{5l|R)Vy!N)3)>z+~cBk*1?73w(
z9?)||`Obr9!DL%6``?$(Y>yUKq)kqn)8uHz5kt8mPZWv{t<$mD$QZHBC~G?q)#fa_
z<$xP6Xoz{qfJ=Inm!|Ia?I}G!b8hCt+4q;-ec;eGBWjPMtUO_dyX;CfZr*L|i7tUT
zyx6E^Ztx43Hw(XptLE3s9zC!ZM$Yah4xhc0-u1BMRx75LxZeeS7V7j{=0UpLf&b%~
zFkh~V$%xT9PrKht#4*oqV+$KFUul{yr)$x<$uD?yLpK|pv1G*@!$!<ehIZz(yDJ7<
z?A4u7lmFUKXsk6on>Ki_7<s^OLDey~048&~=^eewSYl>wPw-xD)-JCw63i9O%ZI-1
z@h+yL>X*|A({6(;_Kt6M2G|O!($n9%+1W8qy%7=L2Jx;dPkKIV9s`aDoklf5*BNKw
zENA00M?X5vS!XjZ4Q5_rQ%z5v8C7g%8f%A{$!V}DagnWyVT{PKn~|8Kjr%r?GSmCR
zAS;1Spf#{v025fAn!rw(9m&_5z_wHEm5Va)%SSJa_+E{ZXLC>;I)^Rbw!4>3SzZ%3
zd6s@c&2opHJgec`vuI?!GVA17(rY6<+sU)6_lVnm@+`iNi?`fePM&4WqwesNXGyGO
zdgLjuJ59Dh*+DD}6`oS8cg4y@Lfd7=B|sNH(6lqXIB@W3lgvFh{!Fs|c-ka;59SvK
zY$cvS*F%WfYggjuonC;#(H*@U|721?rXJd@^zmvBevRt+@L=Uj29qEU%o~;<4xYE@
z68PA5GMlUWBBJHCmnN;d+Hs9>t$rQ0RySg+b!k$AK0aw(X_9#6+2@{z9zOWcq9Q(V
z$dCB&(u0*|sDy8CTXj5gqzAcE?WD#}VEoM0ukbOY<$C=J`ZU#v|J&gw{oC=s9e$7y
z2ZNsTAwY#FxcSnMK>9V#oARhrD7Y>x7_qA$lCi_WM2XzJR{}W>2Wp<hl+xk-)s{9T
zJs82ncTGoz@|kmy1AVf9RCW8^C%=&`51zrtqbF2DCKz&_T?r>+-~LJKF-SRVho>Bi
zA^Q%+zyH%;t}qNV5x!SzubyB(yJ>HN?d&G)b==G1C|$nr*w1cy(_=ro=}m--qzGp>
zC4`;Sgi#tMv7Ox%ZJpheD9>(+{pQYYO6hWTQ`DEA-IQz{+7y3`<C$C$<Rz){oGH&>
zVYo-cjf^`p?$CL0m1uQun1pH_Cy!^Mro-*)rbz{J9Ip&w@+GRFU75bE=)WbU-6<s3
zF%>dJ{}2`16nzOF<%oY-tx)32GV>oQ{;1?N%v`jRsUbdvYxsK3d{4z=Ze;#U#bd>U
z`N@i(s(4Ha9DkwW8x?<pqJBj&-*fzX6n~%MA65Jlihn`z`xTF`gS1;fdsor-mHe>c
zKa*7VDvH)6eLYiB@qJ8V;K_c6c1sX~Ft>+%?}C6#4aI{IpVSB-hc4p9*s!JZkSWK~
z!IX9Cm(F>>Jgh2$hdWmY9nKUD#1sv~6a#~ol=0b?w-HzaE?mA(4IqT`fWlLiYn`kb
zQnp3#N)u=#hXE=diz*O$wEW%0ML|Lxq8xq}2rU;3JyP*j!49`i_)@Ws0i%sl;dYV%
zhVoX<_&bs+wKy9sgx{v;!iUZiSt@qTL~(0v=~&*dr9{t8=-HNHEHzOHALWboB^R{^
zm+kD87ppBMfwh${`ZDnJytka?pACUsZwYvnwx!CH<aWK4;NJ?-kj#Kky_ji;);EG)
zSbbx!RJTyL>W0wt;_m{FHtgbVgv8cf2~<|<cWMtza_s1ne+T~UdNf8XJ>2~4NH1)u
zI3W+RDj6JdeF_}qrCh=au=iS=jfT}XDGPeGcmd75@Y&?acy-W*2SS4$OlbCcq)<Dr
zhK%Y<Z@uKG9*6L6ORw9D;3M@1-oEYWb;Etn@hLq_>g<qS_>yfZrHx54+=VaMrlP)q
zcJ?W4O0O7xTlrG^gTF|H+euh`Q?El{3I3^kN%$v6^$pj19x}?0^j!ESNBNEcwT*++
z-%B~`VfJN5dUPMz_1*<<rAKoQIXb~$*g$zAK`y(%nka<DERoltg9pp-K|=;f--)b=
z78jY6jkPA4jRrftCOUt1aGg}Hn+A?62riojL{j6_onT;_M!)jvXgYN=91Y{U*@p|B
zV>J98wRlkCAGdgf)A0YLji+J$8yipW-hZ_5G`#<2<1vhB*R^y=57P%7d>Y{KIM8w>
z$K^=_Pt!a*nmfUt#RM0{j}PN7BqcnqW}z^ra5Z(%fRkTMoele%<+H07FJ6Lgr}aw~
z7Z%RJQ5ZFKyclZRDbRJ9HMo3w>}A$(U}1F#esERSR?n%QT|c*eRe)KzXyw8Hvyy|l
zzJ3luN1g1a^#1d5FQ{F#bk?}(gNKhDcZwHasmD$)z@A=!J-q-st9;4w+F9zH1#wbm
z&wr&z$NqFbcEqgerAt@L8n<Xp?cBMwb91LJS$^4^h+|X;`5hk{v6j{^tX+<^L~Y~t
zUGII(1z4WP<pS*IaxwMv0_?jcFTiT=o$_yl-1;Z`)UaNfg<)GwebD@2#O2oqLziDy
z)X!gxVOCRD4NHBpz|d}bMJ>5T2i8{uORhmt_>yZdBy`C&C=Xk54F*_Cu0cs~$u%eo
zTXK!DExEoUmt144Ra7jwW)=2{SvF_@mQBAW4+V$`tg-%t*H}rJ*I0M+8f%PPV|`Jr
zu|D+qgB{y?w08IHZO!V)POHqWEc@O8gH~7%i+}fN%_{o=4hD#A@f>uu#5Q^S*;oh7
zYRdKtz&&S`-Ts=Eo_kOLdOgvfm0i->9iZ6`e`0z`YZgGp6aCpFOE2v$erJ-u?Dm&+
zk#<nz3Fzdem$Y?H-`JGUOT3{Wg#>@0XlZf#u4(I@S>=!2=4p4QWo*_Ns{M;CMvF_B
zo1L9{v!09iZ7%mM0MviZ_4X@+>w2f|t{as48bMs&>)2)7<JfI9iDs>?K6Q7_z`7(E
z(k8ZPwC2kpKS<pz299t?4Er;OMTdu-6+a~2JqLN-C<eEPy1sS!A`ag$(x9z!NZV7o
zl=82uYx3sg)`=z!CE3~PP2IgslVu2K+|%S0xx?LGs`DP}L?26M6v|WAr>=lYk&wDO
zEQfEc3=$L^Q1B~7k9=dBt0aA2g6JnwxSjKYJ!7?h&d{vF>_z)OirXWw-tIRp)g<7#
zA2v`;&I)HotlyOhP<y`)h<RYfyzA;P{Mlk-YxlP7^i7$St+Bszw7Gqo%F2A3vOLXk
z?QyLhUu@3MtvcY(vwJ!G2?xX<Udm%A^`>qBBo}Y}pdz<8x+&S;ttrW$twMbM>{g#R
z*Ec!6q$zcaajR>qla3e26F-c8+W4Ut|L&)ay4<>IQ838e?z<&^v!g|CN@+IzdY#J;
ze3T}U`o%rbyNg>>Fak!3fi(KkDoZcDH+q-RYNqbKHytC<ySw<F^xZ~CxObP)AyPlM
z$1O*x=#AS)#kbn%UiU7;ujdHPsiY}|bK)^=Pc5L09FY@;M@$VlQYpDaD%XhVaIP4Y
zRKJZ)W-!-?smfd<)(>?nrZ%wZ#qC0=JJ1gfzdk$~M;pYWf8)`=)7nz}sZH_zRO+jP
z_xj^qJ6{<<t(=1c9b`-U`A7!Y-u9AP?M?06B|p@f%OSd!qs_$pW%}dYCHt1Qo5<Vh
zQ+u6pPg&)U*wT5a2fKvJJh><A<q5<O_NzYJ&9y`CqE*~Y4qIzSN?EnGJyou~Rm<>E
zh@9HY_7vI5`)|TXHG+2>jg|mcN+U7AUFkQ_M+WY}olUOx<Tj_ecaqRsNjQjLQHODx
ztJ8^N6B1gx$@>R)nAsYa<q?nhHem+HE=h0kv}NPi821)Kbl*yIwyTNnt#)@m>f_V1
zwl!<-`%jp)+dO^5SDUjtFcPwQ+2-o#4x`iAnw?$gk8R5mExwK7hO#NXU0d~SiG67%
z7TXdxV^lP|L<)_ImN?t9{Q3WbXZd$e;90KQp5=PPXSp8oERUq~UK8mApXCvB_<7#D
zu7KVdB0SB%g;G!n0#EaXulY2O!_z#j!t8YVU6?ssemAae%=S*~oXh#yVVdjzbSNvg
zHKEzD#n|fX(B%x#mW{Dk<=Pte@V>af8${pGH@KYsc!OBA|0B#XTlbBs%dhK8nj-KH
zWX-m9^K<&tC2`o9R*MG0?iPLM{qGo|?;;d$fRRH-#}AH2{<{Kmrh0>E*E^h9xiqVz
zu8#e;{%JLRp2Y4zqe;{8HYoq`aWgHj76BR7b4hKoCSFOyMnatBusUI3Z!9Kh<e*99
zl|P!gcpwU!1aF<E-RO{;1UK_0!6@tzbdFu&)r}}@`-`I;f{){zlg2DM=j7~<L(VzL
zPaS9$c?@mHoz5N^%bf9RpKwmuI^LN$`Hwf~&SkTIZFrpPt415qqpSMX^nAjbGyDgJ
zv;A(b%bR3q19#LO$mn(DBX8+1*J2Oins@(YESuSw(d*^fBcojT3!Q6lOop*6bwNh2
zXLqy2yOL#I$AS#Qtlf~&3#VYL+542!G4zggiRYH(?HV)5TVqs|l%nX*2&a4O`1Maa
z*Hn$pi|O_Fu&MbAy;o_5S-8_X+R$chHZ+(2hvQ3&UBy4iUod8pVbpFa_LP45?DHRX
zx^kWweOJk(BO~D*@rCq0+UF<5qwn-CIct~K>&;yF`Sm|azIuGwf|s6s{?R@=Ue90P
zO)7fGSU9sW`RZbK>8BL+&y$j0NNO||rY=andfvJPFC7`FG?(Q0oaW>=8+;AEt=q?Z
zma{8wmv@}8WkbEsn`68$oQ_5LhTFNqwdhLOPJ?FE_Ch;7^p<$JMzz!B+)gz|M&M)=
z*-n>pJ3YseU^_i)nA3-+uSYvI%64+DZ%p#7;w)>72{Rjwcg6S-PHpJ@&XtQAGP1on
zvFi=<+4aE=N?#x7phnq2>FccyYIF_Lse{tjKib#ophk3>)j{bSf*GTOZp~Z79W)My
zu8bVu@pzwFpFQ6@(>S_*XuY91H*B5Zb$H_kTs*%Am6&#=?tRKwJF_tzrT;m0qf$mv
zCVj76B4wy<<3Di9)X+PEwext#dKVaTXEtI5?JQm#TZO$N0Kef|0C&epeWyD1C#MLz
zMfod)b|rmG`W&m(xXs|OEp!xZ3kBf6VMJk5=nw<w;jYX?L-QpjrlerAr{;?)8l5w|
zx8dn&L}#TYrelYwvjpNkKztuEW6H(gml68=lsWU~liv&fdF=0JnEfcgboqwlBxWM9
ziZt8-*mXL%r)ef6rY9O^5~655foHC5$w^6#&orY9qhD&)#98w*v#Mt;!{waH3^M^Z
z@cqs-qhfOVO+2SE9(z`eg#}={LFeMA7-GF(`}Bi$e4^>eFDe?736Bfow-*L4ieb2~
z<w8fr44O9iV(^z!0+TPTolky>J%RlwbWbo-Opk9!3@0(6040A{<fj(JU=A|ONs%kR
z%&L5)t@5$9%8yGkM*2*^(z`IWl98)clG;aRWvr#boCn!jDhV=|o*9;BPOvz03otuk
z!W71--+KFXK3zr4q7kMXZ@o1lY`w*bigu>ldV7<lObc7q*4q&Y*sRJ=j*8&c+mQsy
zu04r>)z;SAQ31WDgIjM$2lNiAt+!_-VCRf@8nOF^Y`q;r;O&&6c7c8CZ3%(5vv|4M
zdRxIeZ}BA4ZdSW*&kjf)_ehxWb67%|yyjU7=*mh4M@Jm}BG1w_0D`x8BN^E5%WKdC
z;~C@~D#jibVOQ^X26>0b;q~yw-U+;~_jeH7;K4rLiM*{BMRpc@fZ{%pcl8oG$y2jr
zB`h$siIf7B-g&=w&ce&eS(byXHrkUOHdTR2&%RQ{mFSrRgT~9Iz+?sGIWK`K{yi-6
zpAnR!Q0Ha!Q1S^uIndG1>pf7(ukt9P32hQ@DMqil9`IDx)D&Z5D&endsDbN6k|3Wd
z!i8taUr2%+st6aJB<^U>YQ&ks*!E}!cVEwH#F#=T@EY+OJ*%NVg;3y`|IkBuOd%9_
z;yrTT#>s3wM$=d>YF25|8auA@EW;d5JCJEq7o!ho{=_aS-jxNfK@o9N((t045wsD8
z3}tDx7+<cis$2@sa9()ix1yr*fkgv~g^6Vf7*hA2SS*~;u8AHkM#G*(hfhn>(v3_b
zTknTNMH<#rIaY$MJ2bcM)nm0}3LvMeJ;YQZ2mGi%ebe?f0OA=Zosvg*S0Mmp1I5jy
z0w{98^^m)c(Y?U1AxBpL?VitsB85Ar+-!^WYyjoz&2yOwF@p7QbrU8sq@bK{Aa|*2
zPp%*O9eh77oIQa2$Y%-@AqFDFI`}cz2%J}5-8dwOq@dyXkgnyZoHs&~_#5%xBJ0-D
zB~K{oKZPRN5H!5zl*}qwBH5Odp5=OQZ6zdgmugF~rAqCq?*{7XE!dL<Pk25k7mT(U
zDR&1H?ttcz_3R;#FoxB|8i8}TlEWjMSS`X1P!Qp+QgV2Ndp*lRsC{HQG!VQuupETP
z1g9S;o?qrq-B0<?U{w&Iqv0-KBJ^ESx(nmKP~!F$!b^7{6XDE8b{kPac({0o$i<U2
zaH9t9vp6CM4HPOrH5?TgS#yywG9mS%ZM~PUE(leGrLqq~wuhs*8qj7j8bE|TK^Auc
zyuV;6V`xXCV4tEv2yl%GjAjB6_|+!m@KEEDTs5tdqj3SsN2!C*E@8@>_I_etCrN30
zr#D@e6LTn)6H?XOG7Z(>RDR3pPa?fK<b5AC7Ih#RL0+jTPzr7e0@fxCm4X$UXea(L
zUg%Ci1MtYYUX3goFDL_5mB$Oot?@$ju*M6?t?>dm=Sbs)<konhx>)0d<N^0Ed<TT{
z{LPNZn{nsBFT`O)rrw7~X#IkL@N?hDD{2>rMm5!*P|@HK+N-v}S5dJN6$p>euMY;o
zFPsYn99^BZ5cq}jE)@+P;e0z74Sw!Od3CviA@B>=aup38;kwZlcq4d%RHo{|Biy5c
zf$$6WRa6wZx;t$l=q0yRJ$QusQ(NGta`ecnCp#DdzwpMY+~5)3X~97Fg_qx*=o)oy
zFa-YaS!Ey!MbP4h*Rv-)co+8wjcB@c=!TG2(}6gQ|BbG7t|l>E=|-SC`U6yiOF&n;
z4<MxbAnc*B711z6(ZxJO_ae<3(R}(|9-EA5AC1&#N+Y>7M5n_`LlpItSGpr6!;3l~
z2dPY9?C9}x6_)@cyaaSpp#+FbB?v1X)cF=9&~(a>hP=FD#7ivo2>0DNTo8$QuI?BW
zi_7*X5(_x$##NT#3MC&}0wWo}$o`J3Zbu||!h?M%myTe9{wAQ(u-KW9!mOgXiGsUz
z2}b5L(P37lel;$@6K*V1VcbC_q^sj<DFqd#oE1TY`35P_6<Kos5f6u1pA$uca-w+U
zXucZR8x2Scv!A>==tdziJi_rgi*e;aMPhh_c`x@F2m`UpE9HivWH|$UYxt2Cjb3=d
z8(=V`Kpw|<0TD(g#iOh7oD@EX+>=R2R|l}^p$QU_OjHD;nMfuw&NxwtU414<3htH!
z&2V>jCq>1lmZwfh`^$NF^V2OE-shb0sed{z_1*L0RagxA$z7QeFiAlf3n7V$I|~sV
zJvixT%i`tBEL+0uSa9D(uxz0^JLN4IZqi~mQ6W<hGEpH@4ch6<{D+D^DtR(dVbhO9
z#nV88zSdLm_&ve=nTj8+cnlFXHNiuV!|4X2cncN3R`KXs4!=?HO^Qc9vi^3(KcINJ
zk13re6~9aI`xXC+;@?sHdy4;u;;}QE;_DcLls*A{Gmp+?-ZEXG*AEKsqrx#3nXgoI
zqLNoD9##pQ&KkvEq4;LSZ&Cc6ivNM)A5lEEq;mW{ihn`zuPgrdihp16A1VG{ibsD@
zd;<fD%4y&?2=n-z%Y2UHBbnk*xCofy7~R1|FvX$0kkVmjMKZ++nVu{iOz@}P6o;NY
zG_XTVY`#M|LynS!n9}?LKhnIAV}KB)UsX&ooieRZ6a$ud3{0jEDyrgZA4p!0R}`}m
z>FIM7{SAH;68|xN41yZxNV%cXHLh3u!-~GD=ogYY`YEd7IWATFql)fR^gT(<Tt!P1
zRr-YZO64+DKIV&(cWzWvg*#Qa^MH~ck<^u~Xqlq(6jkwE+ZF$uqK71P<LO2Dy0<E-
z+RwdL@v7V&Oe~~_c}&t7imp@Cujpfnz9}gUT8if#sOVjas``0VIilQB9@Rrq5$=$0
zL`MUIf90!C=$$ay=J_gaf{KeV(#3=d<3d}a!tDe%EDuU0b6|ooO6>~DUl^)K{cu7i
zRJ$=IF<EtSn7Hlvdi#UL81LdR0kWP`hD4`fVwq*rLcg$^ge$e7a;Yofaaf$qKO26#
z9wtz=4c?{<FSV6jZxh-jD^!I!nx<@e=@=J!Sp>bX`etH0^3)fux*;^ZT>8v(LAVn5
z8}aW6%5$sXr+%mQh*ffo#c&g<++~pU!awO@JhLOcFcYfWR>-PkaLDy3aJKs9;sN1_
zR6g8ycD+7hz+=wo;$DNqR*$|ZC|WUOR6eRZIVvCSFME3Z$AQPoKo|EpB)0VWF9lEW
zDLtgk4t%(2RR7fo!JHiK!cC+4-vSM*o$>HyN9j?SZSB(k4)7Pr;E-!refwkn4VWmo
zlqRJ|?PaS+Q8(~bJ)&)TH16$sm_GyM!^4>!rB?%=U9U(s3AYQSOODVYhe+F}Ty_D=
zsA0#jj2corR9aG<h-K7J-K1PB%c#?6k>LoEr@}IdT0GnZ#;HP!yaWnL#`aJRRs=kd
zXlyjvc$!;ouy{}k|E|SDpT=0H#e)+6J&Q+pGW<Wb@igY2wDEX8huBBqMVU^YkPh)_
z?7wT{X^ekn<1uGw)_p_|R6I8{%99=Vbnx`biTXO9KxU`VzKM>9lJ-g~)~sl#U9_UG
z5SXVc7Xq1-z)b_-jtovZV6Z5Z(5PQ(#q=Ko7CG!|nJSeHuQ<h~N@)DkmP!$=KxQ#`
zU6_eRes2HD+>_cKaQ^Zo3u<dZEP<3|%dBrAt)ikc$i(K1Z#d0ha+B&-P&xBY%zmbP
z;*`oMAx1y5xXDf``q(MwTP8!Z@_S=$n8NeIgnHO8E?*<4Um%>juzt?$Rkh1kz`T){
zq4Z1XDXm|GRr#;7m*cdh($ebX4fWLvXD_1}SsE(+^)ynXg^MYXA`SU#=@cSGe!bHY
z!;l{F(@twQcSN*TYF9Q*#tIv@<ZtmJq22WT{|anK7#a<S9n$x;n54qqDa(ezf0JQc
zV_?fvR~sgReq`9lSM9KoPlUlnz9eBIrGe9LrGZlrMDj5<a1yX#YHKanmhYR{p5Bp>
zHWw(7?Gh#O?JwHX%kF~(lcU9X(ADB-a{4o1!Ia*V0Skb1e|ni87EHc_B3Cp;`O~vY
z+VabqV8IlXzOgOcw-K@olBI9#1q-IOjO?niHdrvZNxwBJ{lat)!ZtN~d&7b$Pc(a5
z^L*dUoV?A^=4{VTOB4WS+P8R%)@;CX1m7I|hI`|_(RpH8^^P0zMERa+)ecX2LcW;R
zwqr}aHm%K(Sl*|*K7Dp~WBSEe89RRN=wCj1i`iW(|I76G-E~}Ra|)Hz)nQir)KQc?
ztkdNfnmn}p^5mipS91UI#c4lxq$Kxu#6q?*IWgH&ey;BazBLu|e5<lc_CJ+tv>GMu
zeIAtILgc%>d@|&7GiM^~9|?zdl$Ko&?8}|yPiZ@2E6d%j+EO<#FG~pX5?8&#vCZK(
z;KLdNcDRcDTRJp<erra0NoI-P@jJ6M-&fL_QFg9xBXrz;cdN54!*@e=RSQmtY0c<u
zw0eId-X8A05&OVLW;t6kT$|!HHOI7OxHmP&ZP7NPm0HEtZnvc5ixyXlv&C$Qp7tHI
z%T<N?bTe~jd)zItn>__$+B4IBxudf{l)pahmyV3`L7PRVXU8LsZslifP2JJrC@Sx^
zHEqYej_&0t6t~5*WBWFbBeOg?Un@T_?SJxhTyM(p<m=O}+Of?sv^;xja%ZxmZ*s<F
zUvl3L;pm^-e@l{M2(F180@sA(AzR`*Tw6qkuQRcHWoLZ(C22qENF}|_r1F&&_jRPA
z?GwruSJbB6pSHe3q}{*8<>-!>smX;MPQ*)9@#Z03nk`;hmw3(&&yM?1lOpu)eN=|q
z63eeZAIFzpp7vpf@3y4!D{f0DZ}h$I`&&h=@BPhYfidmbEU{xVYMs3;x}x1NC^-Xh
z8daP(x1}OZBjT(}%kcfZq6YSK(c5CPXKs$gPV5Vt;+sXQYn!vv^hdYEiazZz{lvaA
z+GB2s?uc&}&92SPt>$f>*4S;)J;e08wu<bzpbu>IWG?D-Rs6J5lwV#kFYS}9umQMD
zluv>WDZw`#KC{yU-}<zTJ0^*QHqVZ#?3w%Dka;ES*>P@JGh?j&LfaEtRi4nMElo)H
zZ3OA$guh0RHYe<iFj9B>@x=op72morKD)K*S$a#iwiJxM6j-gi(xGiL+OWwb&uI6S
zMen=3-JLnt_ov&uC2`v_O45R(P+%0ci>=13bic;o{{3d|S7+dU#l}~4zdDb9zxrcP
zf|I^mw;Anv=8V8y+SZ}9=`@eEI<}?z_LP<T_FxBAa%WT#W~Z%Ui`IlXH@m;l`N<Ke
zuOm=j$MNg?mFFin%{UdPx8K0b6qui2YmoV~!(>7F?)uEJ+q_#enqx$MchR1KvEJWx
zN8BCzJQ&s2_7u}!!g#$uyE3yRd+z>!v}d^Q*oRGh)32L;6Yjph^w3DB{HWCGp-;cA
zhgSZH3Nygz7MJ76!kx1Jt%Ua?j8Zk9iuhJNlkSPf-lflPWFw$mjkjcBj-lW8?68|v
zh#%4A`@|o|KHw&t#P+5WabO?t9R(t6*#|hCCff(ZnCqPJWFN3MU>`7I>Q}N4$oFME
z2m63*vJY6X&zoRq-BS#0%#V^^a3;d8U~z0;<+~!b-y5!CmostfInKpnZyS9F*%~+@
zb*^;%_&V=0qq@7x>o9T(78>Tc<1((m4)oQHNzRy|cS!K!ym!r2&UH^7QRV`3jfXd|
zy}++vFEI3hnoZ6%vtJ{7fw3RMUf>pKFR))=d%7|EW?WbQ<NL+fbDzJUpj-ZeV%M0@
z3}ci#`Niay2D(tdl#J!h%ebiI+puWW?B6QshS<JiZwvaJYlrD$?y&Qy%AMoOBc(F-
zHr@9Re^A%;{X;><xz@F4l|3bIm9x<``x9^U^XD4c)31y#JAX_=+Kk`N`2Dy_Dt6IB
z-c?3@cbAdsbWVQH?KHjAARWuT%;#MD<Pl}2@Z$}}uh!3O^ky6PX$xO~mBMP**n7FR
zevaNUQLgab>Kn1Q`dYnJ!@ZSN*v&9Uei7PRvS`lBpFE-r7Umj{Zh*zYzr^ScX|Yf>
zqSxczY_eFm+56268M2lL3>j4j8Zgp)VXpBI28{7bQLxbCeUJ<oW*HwT1BUA#Cj*9p
zo%4H8O<=%)WXOOa;|k~Ms!?RDK)yw*!hJAcSbhD2a*T%8nhY80jkyEwn5;dgp9Hq{
zWbFahNvS_`a_X<0ociIDQ~$f?q{{xMsFPCP8gmlrSezQmO9Q*Uq5;WQ|LAa1W+(KU
zQeu?<^#m}=VT=+djZtExF$!!&j%kdNlqii+1{hirSyN<1Ma4u##m-1c&r8pV?Sz>{
zb)1otWSIG6sRAPuhBbe{kz~g;H}*D;m$oSnZ%8wKC48o<Pd_qF$q6w|sY!{CPmE7t
z^OUUUnAE7~n5gLDz94z{&&(uGMxGSsy#}ro|JRV%OxR$0Cc&&lo0OY>M)&S{@oc_Q
zA7`ZIbAf)NhZG1kx&4Y!9P;ZfA>UIWuXYL9u0mev5_0Di<E1Iguhth}eq>Xa%c;pw
zB-vy!vdLmPk#|j;k%cD9f)&aT*qm@VHg-w#^DD+n+n7f;ka5hvL{@5HA{)nyJb})L
z4Rpp~5mI;Kh7GDS9ztjQ5`k<j^O3Zc8JS4dGANa_mgzwrvX&|C;u&F;{B=~*j51TA
zQ8w)Cg5quKRmtZj<0XP#MF5b(%g~NfhhYCTKCC#OpqC=$*owv(+ZC5=7#Y!IqcYkL
zEL~bX2^i6^bqRJBi7rMopFkKiq6z4AF`^;8fDsMbxBLRRMKYp+W+WpT5(kWE$PPrH
zJV7IxfFxi<!xG9w8PSj(2*t6CXaf9?14cA)v=#*w<BWh2O)71lAkk905zTuL91a@M
zplpr_K_ePsFAFuIA<->iMl_#<8qtu-XF;QwfDsMW#>{R(`9RBvhU9~S@_-Qy$?L<6
zXwa+XmJlNv)WCcw#E6C@{|qsrfy8+xNsx9`ULl&2B#oZ>#Y<N<kSR?Z*4<ckr<9>=
zQ&O?U&a#gogVF_Tb@WT@a_$ZRG%iT)1`QJYj16?A#>Rnf$3opyHqe=xNFVZue~1lq
zrglq}yr-LIHA*ry9bH1<o&{{MGc`L$@!#{1Nzl~%0>%FZONTJt;~xfE1%%URZSgV0
z{FF8x?8Zu`LAwrKMGyy*;Li}eZV6B_agZ(_;vcCw&IHBJ49DNmSPqq%H_A%QF&x22
zO$H-1$1n(xniO<N?K+tn9X9Q}%StUfklM8}H5p8)T_aPIf-b4OB2zQ}gtC2Nr8Xdt
z+OK44GMG|(S*9ih;i;KuM5?Lr0REq}QX6ZfX6DP(WH3@Q^JHpL&?Pn6ltQUJga2Py
zsZ9^0wp69Y!Iat(l^P4Wr1o=_8n#*(hpf~V1X82bX7qx=!Iaw1RB9{;Pt8g3sBDMP
zCcOHL5#qhVO3g{>Q)(QH)CdrZ`cw)+QbPdt-W-K9guX5|F-EwAOLOTi!|iaJZl~Mj
zcDp@puRF>W?M6~Ke<$FaPlOqa%{Gi^G8mf;m0}c)e&G&AwnX6!x?sls77wYwolTEA
zXC~~wuBIm+1Tf5D!!S0`fn@>*P|*SohCSzlp{n*`Azk}PVLv4B1PkpKn_(CoBQY0Y
zs5l>y%2%^kN<rB$NM4apSHrMAa=Uq-W92gi={oUGDb_KSdGXckA*G<<`H-&VDE<x5
zB>o2c-zW_PZtRjL6txy8q76aAYfj0)=yEcX@IbU4YAa0@x>P&Nf&uNTbwZa6!{7-|
z3gr@au<;X!(AGkej8Nba+KVg)5sp4e4v%nPSNv2a0yn<Yry0N;%W@EEA1UX7fUW<~
zcT)dY)+)$Vx+dhal?{zRgi#?)3M$~e6iGaRqQE0?$T??;2R-GE5d=cHkcE;OY&@=n
za#WYwg$5-Ms)@8yqq<NYXjTwmT&m>o&^CV3=iU4mC{R(Al~Jt>WxiA!DOc6vo)Xeg
zcS7B0Zb$Jc9`%vDQX3&<ZX-&8G*k*IG7~ff^-2{J*?(l(K>bI(0(qcU*b+kZ3gny}
z^$MFps9u3Q&?_XjdIj=8uaG?8?m`A=rfE!s0~9IaiYFHdL4=9+lUF=4NJvi(=RgwD
z6;CDZ^sVrQ-qX|;mYpHp#i7Bpu}(WgsnFH&CTc<!H1LEe@|m@0Bf3MVx3@!+OvvEj
zHp0LNv=PazkqbGuQ4h+4?q%u{3@C0O8lE9`X!Ho*$fFD-yaaO)h!P+&l_0bpq|RgD
z4$4~%8YpGspE{nz5jq}?ih@YnPSs^dU5)TClTSI{s)K8k3Y0CU9pFJO4SdvSr`9qq
z#s7WCgA9M*p@%xlA3#PSU8VgBffdlCxx-2U?H5Ra<&?rR+(aPZDZHvuAS)s(1&ozI
z3M{7-UgI%D59zQn{6?ifhKiiRVL3${4%ZZK2qDPciPD5eIB0I;tK$wOhDVs|NK9Ar
z7A1x!JliAqX;8?u0wH(}IJz3JiEf_2G%Sk1+=4PVrgy}XGL`0S^6>TV0XY?HJ&Eax
zA}W0<tfPhHxT2hvoJzcy<a9-;m7L3e70Yo&1uS`&s)%1f3+0*`EEnHjyu}vfQgSNS
z)s!Axsa#Ud<!WO&u2e21r*buroUT+ZDd%$Cz;axvTuOdRmnKGE;~sZR>2O1x?sizq
z7;LRZW;1lUi@X|_Dlt65SWh*j81M<B9Ui`7)F?Sg$Z2mPdc1H{u{Ie}=tD_PR}3U2
zSA$Z{GRCExm}9cc0Eru&6osyofs~Vkoc0b9>qZr%;=m{LFGx;T%0S9FgU&#9NXghv
zT6Co}W${QtPWuq?3o&8HGz+1(l;m_p4B0#?D#?{2J0gru)s{R?>nO;;)o4RBGWLci
zY{=@Es43bsncG?6;qrHooZ(bXJoP(5MDhnnh)Dj52oV_%paf6K`C6q#^94SV@f2=}
zFevaVEJSn|;|?uzzEUA_gd`AaC$)v`n4cPFMfe7SFO6RvWj7v$I~slx*Kb2l;`(jK
zNnD>KBFYzZ`M1}864&p&_LI1NkMPqcam8CFah;gGVuX{p@Z*?&IpOOFQR6N}?^X0!
zMfWKBs-iSHNgtCX(@!OJBq@q-6C`)geM_{LqGgKW@y_yUMQasZuIMU7n-s;Q$@)K1
z^e2k$RFrNY%I8f*-&XYBl460B!_8PlF}_IO?5Ak4qT>~vr06U~FI9A{qBM(8{8mLf
z6jkkJ(mhV$yA|E5D0XnO9G_p9s&+GvNM2xOBDr`0Ut@^wmu7|HJ;i^Zc+`u+=|d}7
zXlc05m`_$bc6u}4Tk-hd!u&|ZqkhceC5GeAQ~UzOuU7mz#owU#n-q^H0>{5y@%JhI
zLB&6z_??P>N%1c${%ytoN%4PE{68g6i`SIC?o@n&;!_llamC>nS5$s|xZ=-N6#dBZ
z*@~}G{N;*oRQ%0~->i6i@ZfasR{TSX|6j#FulQdo9`_CF|4#AfSLQ!b{87o{gj_C<
zk)(LsA5=av^d@~n)x#K~_%l`bIK@{geyZXxR6On*j$g0%m5N`Z_-houN%310->UfS
z(p=T}k)l6Q@<$c_l%fX|#k|YruJ0&%SW%2ek~`FRbfDjuk5e>P(f*1KR1{BI)<b_W
zoh0+8-wDiLtmtAz(Qho@sOXJ~qCPC|Q1Mm096wZYj7JXNqv(r@Vjg2T?n|cVKk65U
zs+Z$4DL1`}qTfi*%v2Qp#yt9s>6tRVsp@57JhFU-qUbN?ai1~8Jje7qie9JUt9qH}
zFAl#;QS=Y<s((z(d(2~=VET%Ruj*y~LCG;sQ@9iT!&LPT9m>Wh1|oevG4NhFJ_J7T
z2zD^Y$2O7(uLUv~Nk+C(4*Bt7=|t1)h7GqymSH@sYer^_;f-?`Q3*yLr_s}N7z14n
zIAgSKd{2)e-&1-lt3<~eQE}ko+_>!0qgfc^0rRx(B?gX4gq--mz=u>l&^~m35Nrz5
zLyCT?DCS$XX6}UX80lH@!{sljc^Tn6KciLtV-E}*K@Ab+GQgwnEoXd;dX!k4jTXXh
z({tfI#aQU-288KheCu<&s)^B|dLG<|x+{Vn<~Pn4?Mp7|X><j215S-bf%(B+zQhgS
zx#N|l<;T1qqKEqnADz3pC1H9u;NC9pswTqfn~LW%S(<loVfD>OK|L^5x;QGgt)26z
z-7)8NahM0}){A+o!Q)xacW129c7tNx3(>nCyrt*0>4jOl=J^p;rNZsxDKPf(;lA-U
z*%g#OtiJu$hC~ZS*c+N&f6^Ns3=a5SgU=J-M9~hkUoLp+e_DDVNA*Q{?ByGL0DK?(
zhr7=qu%$Qn2zZK5>EU-OJMiIFu|sGaVU7=X;a0Ija-m_hvrlPLdd2YD+HVN)7pZVN
z39Ijr8xUB6e<~l|71&XE!}Wdv8RbWM*0`p8$AGuhcgWk|DL(08_GL$UbRXIEs6DOp
zqNJK|2WEXbD}KotxyQ4L9Xh;N9WQtyR<S8hnv~ILtJvBVq9}M6;Hf<?P<3qx35-)^
z6+0cFO2$^Pi!5zJj->`0Pje8>t(K#)cCE!gpT^j&77t2%o5dqM8UA~1d?Ngh*mxS-
z&)9gnC+J>hhxjz64@wR*G9Dc8e{AD1X9TKeS;boO2=VC%&xSrJU5m`Wd8=5ucTS}_
zEYL*<1T1Rn7tdQVOcY6bYGQ(i|9t~T{0$A_AEQ=Z%MNzzu)(Ls4wjqyv;pjC1K1D)
zT^QB=R~o=xNDpp(%4q}GuXt3SoP4F_>!YVFUqdWkaXK#lTKeYK4rHr;^+f}_{i--*
z-Wkc*RU8UEoDasJ!eLT{K25R=L)+OfGzrClA?fRyaf6YRN`Zq0f|rJ&NrAKO?q^d_
z3g)x!cJWzvN%E|_TXo|W#1%h1{NR;8)gOc<k8e+QWwX9-Xe-X6YSEfSuE-OGqC@L+
zY&J4RY%|K*4n(y%%WgT~#w&@QD=ryuNw4zK)ZKJ~T;|-&hqLc5yZgYQZAR1{M_GBo
z4tLp=Y|*yc*b`k+uKC4AEpvlkWNw75sfH^oD9f&UdGCYnCk~&zlwNPh;-{EiTJ{Fs
zZ`k1H9(vJlCynD6{LIruIbyWW(>?+6wc&6Yem)N5RR_)kaaF}9zu?72X0tKw{+m4m
zF81oqsL6kAz_ARbXVV7n6(bKAE}RzP7+WCiY(}p#mY6Xe-Mp8Zmo2aGz%VD#T<g4S
z=<AcU87H;-UQ6YlDv$q1?!K4fT5h|4^aQrukD)Ul_BrySa0-NmjrSu`O;?`jDK^uM
zwZqKBG;Hy9W${+<_i=iIeM5CW<6rAXnQ{GbkVIk@zL?Q>er=DsU%&AU)nD&^4ZQAS
z(D6=cZLj@@BTn6RCeTQ=+_l#B=`nn^0KNUs3Z6kw!e<N6Yk#A420>{+uPt~6L0LfW
z5p@PZIiErBGsJvL9V*~Ac}MlV>O_H7#d;a`zs=+wxb$)BsJC8d+e`-jN6uQFcLDK?
z{7?K~{HmaxxqM^I0Ij2+9rzTholU<bp2CkHjed~7gnteu!5%QbvIO)A=(luv7ys-|
zW;<jbD-!6nrAh0qc3fjzt6!&;(mu$wrAZA}B&{n=63;yQ-1E@Drv?Yj0)y43N_g=@
z2POJeH$}!HN1BbDavvmpSjCSk{R;ZXKtB?%f}cK$T!nw2<6c4fSL6R$_(4J(V873Y
z0Ke5JxcSnMKuV5R$>mQ^xnI$)f!I~xWo&x@`FqGMO*9Iskn}93lno<(lLk3TIvv5}
z@0t$%ew-l!Slc`V>^FrKhj4KNj&ejU7X$=q=!C5Ji+}v5KBB3+J`G#f7oUc#>x)lA
z*7aTZbuIo$mrp$Qb^TX8_H})%FJqXR0PPKc_*NpXNKnBsrWk;rXd-$lP$#1_4W9>M
zi42GbIxq%2zP)}8IN_u&aKcepw#2()3wMPSwif8)ixAOPsWH)&@wu2*!eNE+nKc5?
zaD;{Xr`6q!JDwIKGz>VVHz<0iqCZgdVMQO4RBTrC=O_cs7HD`{_@WPu%)hVrj}-rf
z<mtdM3a6GPeLSxv-(B&&6+c|@XDd2Y(F;{L7Q#4wz2a9YevRU<k_%PZ&5EMDoUdQ;
z-&1slqNoQgY-!I(N-(v&uyvbS*!sRqU*z!n1uCk&fXh80Pbvt=IU}!V;dTu=O9u~v
zZ)rvA0aXD!;JBmkJYxC>MgOWO8j4r6ZpDXbG)Q1YD_p)?4FJ^SKYm54U$Ef=zVH>T
zcTf+kzIJhikl0>7Tv_0IbkP#wD?F}p{P4awg5K!R^gOpCd3+1&;wmAbe9^w-yszML
zEqmpK`i9&j{M*VGH50sp0+h4-v%%Z-h*xP_s!W%J>ET8b`$9A%6SkrijXG%5rr|EE
zzA@)Rk8YiCw*dlM`EY(?<Q0z_A@>9$$6XFTrg6S4>1#4Mdfs;6->!EZcuUU<KRMD1
zThWTcxId8<t++p<xEE0(VJ@t`2^a@KoJE`NUifYGO&kR_%@%HXF`?S)ku(*0C6H17
zTVJB79*6L6OD}l~_yYWgyU!u8wM+7&;3+<(_a!S@$vY8#0xMd{Z$Qs#XL?y9hxEf&
zw30u7JW~6G)i<RAdL{U$^5LPuj>;RZNB0KhM|v*&lcRjcfZFPtf|dF}eWOVUj`Zk0
zvg_Ri-bxP-T6VS-EgZpi0xMbr1`aMBo=fgTR<!!=HYpoxMGHn5qG(0kiiYJ4)pOum
zvq)0K*DP7Is1{!>if{;3(eef$WY#XUKHbyDddp9r@g;C3tJ+X9WmKFCR&&|P71i?*
zgOZXT|LrL-&Zd2h$tIu}_7qC1CKgpUG%T;5v$BB}rc`Q6YAkQ{oH@&DSJ_jO1(b@x
z)vIr7MT?it2v$^fao9C*NBtkHZP94I*D8;J7gYEkvGFv@pRw^Ynh)4`8ny4(c$zIf
zw(&IkAGPtAeP|z`bkf7?)htkaUodDB?*SC%6s&de!G_;7^s8+R>zHd@-@xkD5I|7!
zIdZcXE?T)Tz^tsFTffS-@I~h{ob0E~{_}D#s9m&l*0|||#}yAeMGIfl_NN!VPA`0&
zUib=ut3A21f7L4C$wfM*IfXbejNSUhHM44js9Ch4e#LCO7A&n_Si8Ikrw(qUV}-Zr
zGN8Vu2ESGV;%8j++jUWOLmfo&oAgs>27k`-Oe`0^o^?b5J{FEgKfn21Gls*)*3PS5
zxv*gcl9J+I%Q(O~p1ZQ9As}AP+DbYbZ#MOd=LZ6-IB?#=CDjeHSJXDFTp9>Dq_H%>
zuaR|`J!fV8!iM_A0r^XYs*fzhwJ|Fi=3+r65dNALmgS4u8a{C~pwV~D3Y@eWjFGWs
zRrSJPwHWeMOFm^^)wtD9_UT}~#R@~=x6)6(H_Y!xT=se+WZ5gqTFt^zS5{%4C<$}=
zf@a)|<*KN_+SU(wZHtt7ZEGj5ZAHnot<N>Nwgn8-j*h~zR$!evTa1H1&;$-%HrAiA
znzDg)n&r<1GM=wO^JleXrxQYFa&ug+*5vX#I}Jj}JNQMLk(Iaw=g+rzn%%S>*5-2G
z0{L^Uw_h1t*E@B0-JsOh{(1E17xy}L8TUAL8%?5FtE*4loing5NrtqEZ5pkRamWu+
zcZ-1|+!4e6%wf^tVQ0k;iFeOIo;QlYEuyY(T|Ul;b&51-s~pnylrE+G>*|`kIk|N}
zd_+lhwt7={Z_{KM0vh);c}4DU_m}Ft$2!r+(iw&F)b*(=;8G-{?hec0TPs7GAQV+#
zcCHjX+FY)dxR!khz#2&5cFqg-jMe@*L$eCA7w!KjZjZp~q+h=j>yN<2)H^*LPQMF%
z@A3nsu*u_hV@$Y_uB$_DclwRiY_Z9AcFvev4WL10_j34?4~ReP&NHajn^JmVl)UwW
zirnJprbK^AQ-VKRg{1nkTT{ikzRBq&P2INWTU~9&t+6zMei;3<@k1~E-A@~Jxpmc|
zV34~#^_KX}juxXSsoC@!buPaHtuIo)xF>pdacdHKdZZXg`K48sUV3lzE~C{<-F<I5
zMx1wd@jdCgjgWBfE~7)FesGUljz-a2<XYiYTiom3W%!L8!8w&QC2>wXcI~MJw2>on
z;_!&6AxA1Dmq_IrF&)koqmSyhvB?bP8ZlLwYsC7YZpG9FR=v1gD0K(=0eHN_qj8_d
zqaWkZkJH+c{N0-3{oSaq4&LjJckO&-0JU-sp`vn2`yJ?chiq?q$*uOLcJ7iNYR%;k
zUCYsCVs<h8@$Qm+%iB%lZS|?W&bW81@<(jxywrnT!eyS^6ZY~1;s^WH81ClUp?A?L
zZdE(khmlfNt!+=0Yj4#ud=w(5HnTlRw(|a)Fj9@+okgQ1z?ITS3~*Qab@Y*rJ8ox_
zt39zTR^2-Z=&b~x(k|-IJ6$ctZL$93))aaF;0|-OI<q`thi_9`Hr?qh-nMLaON$#b
zbN5c%SIw>_gYK<%cR%Xm|J2#pW1F2l5oc#l$m|?R=e;J<3C_-8I$^W(zAm%#w^RoE
z>|9{9dE2u~3clL>+~Mks&FY2O*}w=fa6fxHbc_yXYZm6^l2)JC1a$2y#aV4}eW>q0
z!<dM{h~V+i7ROKP=l>6$*55sWr?t~I9-I-!gEM42MACV$iFAVFA%YH%iQaVu^i~kz
zdHpSvf=Un=5e;}=$9?tZwM4V7Fgs)YaTpPC7!jTabAEQ1X7@k+Ei1P*x!JKr@4&1e
z=Y+QGK4M>$Yir!Y`{Dxc27N={&2swV-C))Jk1(rj-8ZT(zpgK7ion~AHNV!)&*@W_
z#9?PzEg1;ATlAqfyJLjDi%`7VMGhSuKR6!w?+VP4>fNN>=!nhArFk4Rb?m?OPgl}+
zFYJ@jo3Lm}|M<3iFz|_;`Flv^I2)zzGj;K2FSbf`%+sz?TcuigtCR;jrJO)U1|XH$
znDj;e%RF9Z{z5}5_U13lPaS9$c?|EMBa=p7Fx>EFXP)s>Zw^9T?MJ*WZ<3)6+);ZV
zqt}&>yrsWf>y2@)dG}w&GJwbSdb#$<C|CYM=NebWZetlhWP3fkn<c=FC7IW;Aj2?g
zH>4ACZR6gj00@4^6_4la%G)(&lDEdFsP_R);LK^g<Ew54rtwi>n1wsNqYZ85W<zuN
ze>lFh*j4<K`~_ns8Ak1<Vt3j0XP^JD)0LAx`p%Nij*NtN#0Ap(XrCR|j=saY<g8s@
zuQzky=hy!z`Regym#umBd4vqeU*JtDddOHfvoZN<N`<1ncW3eoNsY$B)CI{`&s%rd
znj<5X=8`<0)13TfgRjB2b^Dk*a#QnmdB+*88|r=D9OGT#bS%mTy6_6uqAO+F44PHj
zD}DWy54|N`u0h*0qHQjp*_gim<(eZSfX58XW3<iXsSDEAKl>a@&^9DP+dONS%a_~R
z#<{*R$(P4j))*6jDEwzwK~8?txw0`KBRha6%v~~g=G@-t8v<QI*)B!48>}vAbPdyu
zrO0-}qkXL|k=b7MjA7Qin!X{}CF>H;y|tj5cdl`ENvX&C(t6|9!nv;ZEbk@8d+VLX
z&?gP8^<Kgc9&qve9#mYa=H90WKR6xT`g82Gqv}bS^u2b8lu=#(;iqm7R?Xu*+q=M+
zJF^jEJeQYH7JtPZbaYhDvA<`8d<TVDgLWl-p?DTQSaFxYVZYi=LA&0JEbMuU#-6v-
zL__l>;s6iuUSCe3;Y~_Sq>XPSkoPfNF+*ldxfuMi0{ExQnLnTWUii;re?P<QM**hk
z8xo(Gi9{-TVSHyL7BY^kX=ptGNULqhNlA^*1P-auuUpo{S@Scps%I_3<($fNGcLn)
z^*a+-wYmK!o>K{wSeLP|0BkqtTpSfctQTybe$b9jG+p^cMPmrr)x-eph0%%p4fnNN
zT2IWNX_GGoe>o*E`O@0?<fqsZ*pJc<05b)kxI+lY)ifp)pvZp~`GaDjz?pz?rAo)D
zN-ssFV^Qg42wRFu$5z@Z9m|!@Nkjr?r=ekg4G>)uqbC`8Y9*<CWJUzq>WMiIGJv*n
z*3vV>lFSJfW^MtdF%6&p^+(hfkZ*n~;n(>B;ti~RU?}lcLj5uO7cDFXhHNGD9<a6&
zmhcuqn$B%VtfjO?kk?fMNUUW6JsT2hc|gxXVjas{2_MH&Ns8J^crNcGL<U+<wVQB!
zKr+R%bkfQOp-o^3#R4GfYN1VxPeA?@=VQ;(HNYpec>O*LT6Gd5!$QTVwxCrf`Dm4v
zL{~~^)$@6uB9=CdKL=q=0q8k7k(TSRY;2YW<p2_$oZVB&FA2&45IVWfASG`hh}J6F
z?#R*aCWzK5+U>~fa~4Ev6_*4VI12+1tyMXNq~@uvsUa{s0+ZEHH0L~$5Xxu@+MFfV
zkOak<nt}asEV+YmO{X!yELNGFPcyFRw4`LD2;P;>xTe!msn>|Vo^ed4Wl(z%e>dn?
z#*y?M2*Z(_WjOvu`zL21&EjKknWRRd^=Mu{!;0Luk1Odp1o+4%+_mrs&j;8ai3S73
zBAyDMA_iQv+$>2S73G>AU4iI#J`;)*?wlAKkkN8tCN??FWh(F`gdDD}LsAOL`37?D
ziYp0p!YV{UqeaeV3IZt~A5yGiYHdnDCnHMe?oDWhC4*X_6cU=QOL4*w>riiff<k<P
z=l`+yC4f~GSO0Ujw`F@tUXn*hLJ}gIpb176D-sBzxUwnMg|HhGFtUlF5UpCYRueW~
z7C<ev)M`ul6ltp#)VA7M1@~I3Xj`>vEni!$^|SW>J7>;)x$h=w0JY1XN!~qk&YU^3
z&%Jl%oVk8cl#SE)Xg&aC)`0W<73{$iBhvwtLkHmz9UkSp&2#`2d_m~&sNjc82cY`V
z{M<n3_)zzVASIMT)8W_d7yzVC&4Tm|oF_<{A%8^<`mtIlfHFrj6+oF=G!+wrdAB}}
z?QZ1gHi)HTD&gVmO=h5iYjuv+B6C0GhyYY|ln7NEWf@6xmNzpsycxNFk$C~AAjB*E
zEJaTh*~LCJopeas)i~6cLg{Q{6XgLFfT~cRwMCUk8Ai7NP!1hHM`v)sLv>1Y0Lr`2
zQMrKzmII)IT1OT@g&LU(pu!2A&xFn=(v<4fGNi&O|E_b(jE+ua=H{SmxQ;pqHTx6>
zlqETOQ0I;4$!6bz`gWTgbdrbUHNWJ8_>;{}{7HxMss$cp;RV2NKxAq}c$9j_6Zj75
z^(+a52RD|EK=_sMq8s=k@?Fsp2)}anK^k8J=^Y{PtH1z>29FBd;0Z(q0`Iwj@1bnb
zjzIWT&^;Cv9u<7p6Zo*!%F)+QQAY^;Ds+s<ghz$iJ%R10JGc1os4%|FGJcIcVU5jx
z6#+z5;u_i65dyz|IAgTXaH5F}-Oo2|4CdA|n`?9{QX_GjQ5!K;+KR}ot7a)yGaa{>
zbaZPfMOpSy*D39k&Qwq_GB6xyWKe(CS9=xWY=t0r6rJ^?uhh@MOZ_~QPDHwf(9J;v
z@Rwp3gpG%w8z2ZC?yof5njnq(E79TMc>r|kuc`H5V!SxZz<CRCF6$JG#&E7hFr9}9
zk3aS;pwba~bgU#i{$R{NG|(wyD7g7NIO)_{c=&iDeYNRiLn6bYY&|akC}$dq&sSub
z?;(W4Vcui0Xjm5eKH^_ZV&8|rjl@A$oBAb@;ZZg<4qv(6nN0P51XnD8a%K<*T`4ux
zw(HCXAg>6rsDa_}mvILYeqPTKRIGA}M_214CITpYJc@|8;#G*|0e}=SUFotPoSu4G
zCq4E3QBC(NoMU8kp@L3@3ZPq>fDfTi1b-%QjldrxD$$=sfeF4K_*;ViN$`&}-fdm-
zp~C+q9p4xy_^E=QBY2(Q7YYtlSk@U|E;#xJ<2MSvTJT#1|EA#E1m7<B&jo*6@K*(Y
zP4Eu{N4ZG8i3egTzX^pc#^ZvcKQRs^EDk?X@R5R}JWNMlXFimNap(pxezD+71iw=7
zYXol=e4XG@E>p^7eqX}x(cz>cPdf8zljzESLx*?h$eTYxs7FVhbf2_CSK#xa@E}J7
zo}~d(<{Os>liC-gBae>Ar!w6vI`C+C?x@I#tK-hOo`Yv&n(`Y3V&Y?bhrm}gG*B#}
z8~p^HB2eNRm{mCZPJz2Mq$(l0c`n`;2rd=)n9$$W&`KA0jKH%6UL|m=K#6DlPUH5m
z0x@$@I`%w)n*}~BQ23n^jXRQ#Gg0FKTcCsoBs_q-2gwac{RD0k{HFrn)G#RVgM9=)
zN#Fv3w`drO3B=S(aznxwl6nl`4#sp0JcgJ+7=EB(IA7o}fv8ss4@>^SQcsa0O^=Kb
zI8ERRf$bV9zpM5W1UCRJPZ;<Nl&zD)d!Zf&I>bPI8I|x;+^D88%oUoD%qPLumCZs=
zFi_g!Y{>7HZ3D`!&=#E>4O@@A;04I;d7Zdar_;JH!5f&oIyp?hEH9u#A}{+!z9}(I
z7d}DrFaaf}3ZkL^u){>>&0iiSD21`n$zeiI;oF6B{H_yMCtHp<CO~>3?&N&B{)LZ%
zkET4oTM2@v{)(>#j<MIt-2e(Ef7ca14<EHZ)kmgKLx4WphT=CsE5(oa(68AMpU<|T
zglHJMogC`Ho4*pwBf)n%agnij3SXZSf#2H&-wU95%F*Yah(>v&{Nbj?j`H#*ex7>i
z_d4+29GZH;IQGixPi3U|Brgv?a=`tkaP`jt9b?+>{HJjB$GnoP=K|p-c{Bz+`Rjii
zaMVpF=PPgj1URVQQ~t2_!;a*QgwIni{kH;l%i;D{;-h}=<=X+=?FTehkR!gCfL^{w
zbdsDd$tCBpSr|$t3mvC$!7!n+l$^c}sjg<Ms=BgzDEqo&voJX5P%5s?LNC<UA)AHs
z>pJWhv|YpWh0_<DpL$SNlB7B2PoJp`Avz2nv<(K~KD!L6alcFUQ?XRQJ=pELd<xe*
zHv(=d)HfD+aGG1La&bTk$3vlZ;HN&e-o*h4Z*g&i<NmC^?ZIi>ZTH|b1|IU@bRXN}
z!Kv@R?7^vz|E~w9IRkTuc1RER4Z|HTbdxLuUW`!GL0~Wv{~Rn6=v#50wPC{GO4lgn
zUvvl;UX1ov*|ftH;pocG?F=qd_907zLzW2t6_yBR(cRdbXc!8IKpSv0i*@^J3$+(5
zoPF*A85JB*q>taZ|JPX}(9Ek15$-#50+(xFp$!r6#S!XFpTh}U2k~iCylYyE=AOS`
z_N>yG_0tzBgO&+!4A&i9+9SLvHVfV}yNnneqcseNY_%B~xfT6$FCGg2i-vWLm6Mk|
zo$GP$>0E#FozC?$wr9xI_6%!HwrA)#t7{wEGpKvs-`c9uT1wjsM}Grm3)X65FDZr_
ziNZC7Sb;4psc9`NY+c=>XyWQvQ}8gO&1yILsof2&M$yD(b6sGy(_}+YJrHW#J)%sV
zIepvpWvcekGpF0(+U#<5X6v?f<;Iz<c24bp!^|mlhgnn3EAF}N$M&Gw5$n`pM(rP`
zoPU^!>+D_?LJe(DWAC<)hz;EsvWLWm)Ls%hVnZl4sCGe*AKQ7cL3So+OJX^(aP3L)
zZ^thkJ14%hq-M{qQmZ9U6WSd{9=?opZ>yaE`mCaJ5cY2NzHOsMufpMAJ8O3tJ2S`C
zhFZ*qP{M=~zS-`yS&0CAfrNvrBdTxfTFiviYP1!`pDCHY4liV_g#)bC*z@Yu!KC8(
zN=<Q~wUAYV(_0In8l2f|t_ifNb<X<ywRvT#*=|m2jx>kQtSvLn98+eVd3@2XL}pXQ
znoy}aGxN;owy%_`+MQ=cZB-j@Qf;Aao9y1TUs_YJ?Hl&M+M>1bZFky7)%LD1rlhY8
zZM!=W0$*u`QTw|oc@-wE`Mq)~%qi*H?y`r}9<e@mW3DQ;50CYX4cesak+G3C=h#DW
z&EBMNjmCzo&)Q_)Y;4M|t=pJI^?0+|SU`2VDW`VD*t<6tpsu5}myDg$<GoF)#{-*;
z9uKUy?EvBx#Gv$-NNWOrBD;318k#U5p&>pp5x4QcyD_J>VeHk3cr1{J){Y%Jtw&@0
zxP<D_*p!wCZELjq)CLlfu~*xbF@?03A(gD!OM2`?tVKv~Nsn{l4~?A`-`Nx?wa&~a
z4x{Y-YU6ETN*Vks5G$*8S$xQ*f<#X331ja|7@MNC%f_A`9~Q5S$6+{;0VTx@sAHbd
zoT2jD>_l2iq&2+OSf|?42ddqb?dfa78!}Y&8hcZyE!;;<xqW@8WES9e*N2PdZ?wnW
zy=~;i5NhCjD(^;P+mKBm&Yu$BqZ`BGdvcSpZRJL_ZRvUgw597+$vJzTZL_m~z3tr5
z-$1|mb?uABuQO-W_HH*DdS~z4Ry#Vuz3n0NwsTM>v*E1lN4n^PtFm`@L48CUiX;Ls
z5(p&nTb*K~Ilm<jhvnr#VSRUt*%nx>HaHdNk2U4Hmu$3(md4*}E37G6o8DF!YFmT8
zNMEr+U&OI`7@L_Gub<7>3?#=UROe)D20ndkCeo3E{T`WZcDqw_7R)OQw6n3NwZ+^3
zW0j(s)*kUjyzmTc4MNd&F6JPoiAov#%w`~%v&al&B}-|2dMPmj1rKBf!r_D{-&m{N
zNd!^S;GV?Rp7-xV*;W;eZi_XWEojNZRC^)%^q}D8tj)WrFXQ;cDNod{=y6xcxT2bp
zS$p1XFAQzoU5t>gPPq}i_>X-I;;H?o=IUck`D!1d_B{!+fSE4V3uZ`=@JjX@UGznn
zB~`S=DVm60|HIe6M0Z;{I<b)+<LrO9FW3rtaY}uQE^Wl}DJsE_1x(cvK%AC2#y><Q
zc%7&O2LjH-C{%(ooy%jBz7$GP39hIwoo7Y*)KyzrCAhpGQbH=hH`PV5E#t5}%NY5+
z*e?UQJueQ-&pcdwmuC)qF<2Q4<c>KpFn`RZ5t{?K6Mi26HLxW3{jcJr#p#CyBevD6
z_dLrv>G+=gpn`ho^4vh?kj?sN#<JI)r4M{4`oXiT?NGYKr^XKdLI3EOKSM#d*<c0X
zJ<2l9g_iK&PN{@~ZTSVg^UE)&437M}WgQ!eJsx{va1hza@3}B=0cVVSE9Nh)`;|~v
zWF9_dQ-?or*-&%jW-pG6fAi$puB43FWcGMB(ZL&hY*z;oxGY%rE3c%;L@4^sUlU3H
z*-4hs`q9aw$B(>n`&loa_435mDuW|7A3HI!)S7!(&?*Q7hkQ2_a3WOv4HtisFL3Dt
zABs-$_g7j^uQ+FUq{O<@nA^t+1qWQjE%Rf`9O)oe{+2ns%a%FZZJ8O|G9?xHQ2hKT
zwPke10%#f0O`c`lyAsODA3-^J%&5SUF&p~*C{moc!g3bvrY!V<!til{F0#<Q&Vjz=
zoY>y8zqfNp7M4HoA!{nnwsx!}Rpkd(Sg%1<x#y1~b=I#$Rk`6QQdRD~^ZY(k3er|z
zo=d9AJ^KYNop>y%C6jOdQooN>)>m!SebHZHQdypB%^JLUg7KQMA7_M4Fdhi(7yHxu
z$NuL2u{Q?yD>IGZ{bGM3vR~{sr0)kip7WvZhuQ9j2dFB3;P18{|C;JiFsD}-ZP$KZ
zH_lo;Hq*(nta2zzXF}_|NNb%(qrfA%d8Boo!&>K1z|JN8>Eg7sjI^}Ov+@ed3VUU4
zgktsdEUQ<p<&=|3I<(FCSk_&3ZpyK&j`f4(Cu=qI?a&Q>TE%mErRbs0%!@{IqIs-|
zUYwp$kd~g2mR@-{KpB2TMdayOrpaY51KWaMBaxk~tDWHK&|o)eO3SMcJFHJ$VG%Mq
zH_Ix}dHIW(k{9cmD~{zn{@F*rR_OohqkmQC`+W54uQ*w2yFb06H>N$-cArnR6t+xV
zOBuSBGBzSVGqS7_)KW22&5wp+Ip?6&Cvoo;Cu`;RdsmY7`$wv{R}O2xS9PQEGn1A7
zHRQp2Caz=sX~oH`4!>h1>BGOK5RNH|_2H{>NFN?q()#dy$V2+@m7P4txY>R;Rlar2
z3d#1Y7;f$KfZ*IJ@8_Srn*2e$p9cohBZ@fIl6N+DXvq&%#+L$7UZm12fx)hl{IRTT
z{ymUAO7bK499`NVPAbVCm*l&r<GkIGNj@muk6E->88xi#{va*gi<10UQU_N^z&KKr
z<WERa&JiW~6PZG>E@LJ6ajXtbaXw%r`IB7SJl9o{KRJu`8^B^d?<&ckTtHjoM0#H<
z$)CbX^1U&qP3us4hd%nLq$H1%&Xsjv2YoQ;q$JPuUv<!-B!4O?$rIhqASL<JNJ*a2
za#E5%jgJJT(2=f^{Ar{l&m8qhCHd1xN#3XuCHV=gB#*4w_lT1G1XhwK%HKpuegZ4W
zgW{ACg|zj{NCr_(4$ocCuw*d`GcgMrHB4KgX(-6V0!p9w9s~_clei|Z!{WRP0yrkc
zpgv)M5coPP;7`uXLfv8OHh35-;7`t>>LvUdR=}T}Pg|&jKNntxoJ=mHx&|KV&kFgI
zOL_@DEleu^lgp7hhu=(k3ReQ5hv?Vvdyh7Gwjt)dv;(vg+f-H~JdfkY!9-XI<SCax
zIeVTi6im{d0E9HV5x*u^+Ru~HND_WJn56v@1W3~azcg5`vozL$Epny(#+7E%Rx_mO
zU`Vs6;E<*Xoupl;r8)Je>t(LAeMxB-XlXi_q|MdRG@+BUA82V7_NcAXL|WKNN~0}g
z<V^>Yw0pHQP4G)|XvYrqW<g8An&nE%ccnS#4J?g=A<dypV3btzcanC7NJEjV%Uo&w
zlhPoCrExGxn<Ubh&`H`iL|P-HxosLgHYx2kk;cI!?N$&dZ%jy$hJXV$2nh_v+1Xb+
z*VxxuUo~&US=!Sq^HDMgnFg6q9I)xps2a%<gtO>^dG!l403j6wti3wxVdv3^q~TFG
zErAU{0I^pp0hG0*i)y0+(l>}Pk*;w~gv6BFhmI7|degLPT*RgYtaJgTFgUsn)Wm^Z
zM$Xsjx|n0SmP~ztB-8oX7%6;yHVrh^?6CG~Dj<~%PRf;P2!i-N;V7NG9eTQ?^9)aF
zWKAY%>`;EALiB^-@r$C&jnOqQ2Ao(qZe9hc@Q`XSX_S+Ou=PWs!=sR0qEoKz?+P6r
zWy972bO6ebmO}+{Zf80GCGN9R!R_48)efKx+;zq?Q0CJd3qYA~AlBW;6+HC$b24oJ
z;EaHqGJ<sI%yOwewkzS%bLkXTnWz*11hu&V5h#s`3`jIvZ%_&_386A?#_xyBAf?t3
z-Q>U`r4u6*T|QRAm$a#Es8*0ksueChDP+6OsNf7yc{oL?<+TWRYnjTq7jdbUiSE`i
z=*e0px?9VjCu^DLNjDb0*SLUmZ?Rsb0J_?ZOaxH&BMOeLn4+mFc&6S$L<d*g1t^<*
zGeDbpTsi#cK`0}Dzk6ZSpaf=fM>By<vddJ-uScFbf~8o^?cNfgKVmd;Dj1Z$@vs~9
z*FYlZYF{9|1s*?RC3uim6om4M?GUZ*4-Yi}^`K-skQsp64xm#zq^3$HDd<4jB0#z+
zN#IU;tkA7v5%oBhO!q3EgtJ8gSy_+-+<>TrbRY6@o-3SWO~afRC^QB;715X~oSR+F
zM%{%Q{W8_%sD-u2CmY|aMa5x$)K|Mw$nYrpBPQeOK+|5^TXmZ6jH^&}cW~|j_#kq9
zg?)zEd<yc^)G7T1kbAkZr)-E)0+bsFk?YzdoiY|7GF_2H;it^nB}~T^`E==&<9$rW
z6?u2*lz*G(bVW&o4xg{C)nYIqUuSgW>w1c(=!$#^o$|#Qrz_=4(>Y&#h#i}2oG+nQ
z0(+0?xKh4^PWhsT3cgalG`(}ajA^LR24zp$5CS*#bmK;}2U)Ygqm0`~2wi!)Br^BJ
z5S5f-Sh!dNh>5P~UqUAeIb#-n>y<rO%U=)dKBnV}E+=&Ed}KjI^B4)TP%wRkNKGaJ
zIn3tDXr~f!j@u#UdZN>nBx*WKbUPeLvxX28U0EV`PolsXXdCn|`%EqI4#;_*=xh%&
z1j$pcmzYEsXKY2Zhus9}lzej^1<}>&Bb5k`uO}EgbTml~(NagHevH?XlB8reqH$qK
zH(qc6{rsFl(htEYB>g0-A2lSdejH8ZLXBFNrIL^$4r}tJsQ#+Z$B_}E+nO4mc<{lw
zo)>H^OYN`H758q+j}^t`Z@%wl7_pS^W*D)Q?`BlxAj*4mc{k$yZpL#F?{_nvL-_ws
z-_7Wr(NY)R&De!TFi}@O(U9*>z^xj=&k<NBaGt;hff%?H-@<&u5NeYQ?-EE)hZO#R
zz~=?NDDZCr|4&0QgCl+$U4$WqAj1Iyj~6&j;F$t(<77Te2Mm`9TqE#iftv+x5%{3M
zp9*|M;O_<gS>SsbI_R(@--!u4Qs7YnrQVz|f=?AVL*NwxuM{Zt=B(DZa^d~ZN<}*K
z$t1FQQm8k^{~-7u1^-av23RQE$QC?LaI8g8d;`ln9DcOmFtcF%1i?=h{L6x$Cpccx
zIsSaXFBKf+;P^KP-X!=Y!SPbd;adg2TkuB&e@yVbg8xqN_XS6}C_a50oo&9b_`!I-
z;CT9DyuaXs1Ro(d%ER$a7dpzr_;kT95`2;1Xb%p*M(}llw+Q}i!O^cdUG!__N55wL
z7lJ<__^$<jS@5?6|C8Y8?;QW18n;kB!mTX9dkWr5@WTZ^Qt)BgR?WhAAe%L7oX}4b
ze2Tz&flCBlCh%H;7#|!T<AcfpT?37OQ{Z-i4+%v3F+chx!&d}iym0(C1^<hNHf}q_
zXQN*-MEfx;7l`sOj`2hBZ7G*MO6U^>)(M;?5c3bmLqBAQ_T%_cF8d~--y#t0#(diZ
zqTLuryD@x1;!C;g-w6F3foLz{b1=>rVt!)SLtwFv??|~Ev=@gTD-i9&xU`Rh`HJ!L
z1zsrerCbii8HZzjWr+4+DD6WZjppz9Y!t)8+jRfH8xe9z&Or;RZ+Y(1OvNQ2Mu9$4
z#gqpbmxpIzOW9VjWo<VNt0=>YWZ70)wlyGN^>u7(aL|UcMwr&EW*Yf+nVHOz9<|c4
zfM<npdC*K}Vn!IqLuP~!ILZ-HVjEht5A}a_pTM6Bd{y8+ftVlpb3W@~K|=g)d_VnX
zGM^%x=4+fdt4$$ex*kDEb=9e85;NfAr7od>j~<IVxinBH9dSkie5F7rF8V&ZD6YBq
zdE}Wpz=wNVCx`J*t81>aP!ATyMkiMRiia;)2)s`xu1+Rk!5U=u+%EV=faZ}GMt?I#
zcfp7L%zUU{a*>zN6oa*&uWntO4$LDjo9ciYUU*$U#&-%I+9_#jB&-ZB^6{abpup1E
zRi*Of7oq-2JG1#s{CXTKBgfCWGF4v5E5IlFnSkSd=rv*Lh5K#N)G1T=Lx3B6e8+qE
zA|5`U$y={85H?Z5y<is*Pd)Vd7P3Kg?{~iT?e`uS-uE*B$NkwWuRrF&?tISYaNMt*
z=Mk6MKLbB<RNgo7^W?AcW#Hxb`P~N~ggb~;6o=xIJls3j0XL{FJ@Tq34%*o7{HAeL
zhk=9oAjyjhH_5An-z$&W4RdrS_W~&1{M`h+20xNVW1Af1*U$F^Xp|oDp^n&5x+CH9
z%6lC+#V0<@zU+vP+S1GSC*ZC;ntRBFB6_-SxU_E0QG-*y=kqbPaYr9reN-vC?%2j<
z_i`v1*EX&g6?Vur?%%;SjwS`^ylfkXhY9U)r=iZY(1X*!xzfb}Dg0^|2S0VPbuJD_
zc*4aIPMv&<2hV~39uH2P`#}#*op`qgr_TDS2d7D5p9iNK%0E0f9<Y*weLE66Fk84u
zOBxz3TDW-Zk_9st&%J2DB3ZzYk@DG_!hK=i=<$yDgR*`bTs7*zKg9DX)qBYJ?U3=?
ze}(be6uK{)6QB(BpJV*yADjQ8kMJa?T5bE5Fb;i$N9oV{u<aY{#raj}z*gw}ZS23j
z9ryyh#a}8?`fYtTKEgxy=iSzl1!58h!!~6HJ3g(mRexHCV;waZW^S#9)naA$P<J<M
zy)v|R_eqCYHHYm^s}D@etRFk=wEAnO-B|zAX^&S%tD^YA%3omkFudMbr>14pACK#)
z_1EC~_4=RS`b*;ZJi=fw@skRxCbrwDH>X94RdE=Uzi&0}YdE2S9z@7Mf;9+nJfl3A
z@M-C{6Y?ph5v#y?4%8<fo?{$gge)w7>?Feo9P8c73IqZ}cAWW&W#k=+Gsy85Ssv+e
z;#h0RsV@<2#Af<C<G0q5f(yEjN9LaK+lXELe^9ZXOtB&>P8=JKoOAg5$m<LIRx$4Y
z)tfyVLjLZiL`^w4#`QVa2~=0|9PHoY9Bj)n<A*^>)yT}t%PRxAq=d1;!oog;MY@T_
zN#mBplsQJeX|Zyuks|}>fRt1HCHkxe(01uC1XwrK$V+)*Gv=h6;H<W@a;h@UCzVLG
z#TYNjrS*(|$C%KeovDnuIfY=_iQkx{uH}X4wAw_p>G<uRHdr~w(3kC_a<91By2iW~
znqZfkQ*y5um8%~9$xji8H)R`lLA(a)l{I*IK?{u?Ril6n<F7{YSUIA0@DWv&%7JP;
zK1n+0)Jp7q22Twe83w*bZ^w-uMxj+?m6!t&S@poFARH^(G+{+#M$AkjMginZsCj8f
z>qq7l^jbj^<~I1F43)ZD=ywC(F8uH&9kh68>0~p0-gePv5e;BP4@GNnp1`n!UGihH
zzLYgQ>&?@$#zoBnyn*;>XsUmw0}CmS<O0YlHPkL?sGkUI7I;5i?kM~zSz7(AKui_9
z6#JnLr;|wtH&D&Yk1Y{eil!wjUV^?=_&Yu&PYX4-r}T3W$RSHz9h2v+@gxtD{eq6k
zLxu1$d3f#RwPmcm^O`Yo>#iMhu5}qYt{4GbI_k4LBqS7k-Ci@MzD#imk|XF}Gsf#T
zsm673{x#!=A!=wRE~P3!bH^3D0qkvbYt6U}!|<Fg<c&y`7rq=gI#VY%4irik^-3;6
zYrdYb#&;(QptUYf{?hV*(^z+%>!<i$J}ecuvRzh&7y0;l0pH0XsTbdxaoWoW#=3SV
z=PPeI29iNt-tSg|;K^SG23nVEw>N<9S=-C>u2Fu%nsMgQh)4Z{2ID8J8D}1kaGLo1
zZWjoi{AFT~Nv-fR0e>u&FN@ma2VL;_);zNw2Tucjl)q0{3yvO#@ZR|O-3K6e>LofI
zI4xI^Jjw$(;K}77O;ORg@N_Xg{A<C{YryB$pUjyouM%`my+qdmKN~;4^OZO1U6cKU
zHQsCrbIXBQjvbYQ`n{*T*;&Bd{B^O$dvVp#-C5%uc2xDz-CyG^{JTT>ao2b&P!WgL
zct7to-u?S#`x$5->7JkaYA;P|Tc|^j!+q(~R(t7IwVRnWe+(cwg(5x;+qXU8)ct9g
zvqLz#dCEy>m^Mi9JQ<E#2dT0oaSU@~n2S^9fS*7Y{H6i_tXGR^%zgH&#e)a$@4;zw
zv|h(?Ym8MTWz1bLy9yFh5810qh7)(yQC{vLE+U8a4IY;K-2435^Jn5?Ey;&DRKUS4
zGY=p3c`P$?yBu0(KD5mIU$M-5COzVq;}0z}@Bg>nu>_^(XuZrl?a(T-ca<6H2K@5$
zS+6qdDnE!-=0){bAyOvWW4tM=%y0TvnVs(#?&)evFPb|Gi;K?Bjo{A>=NTgh>(Et0
zc)2+vUNImC83OWaeTo_d@>=vme2Q9*K1J<){Z;s!x=C{{o4r_VHM0L=6qn~DKN7E3
zvU3(86r$Fd(VUzDb<e)7Ux5-}rYZ>Cx4XF9R{h7;)7Q0&2jQ#DM!EfMLsc?9<deea
zh@MibX4r0LRsY7SqPvQ=<7l(LZ?*2<M-MQx-dsxWI0n8sL<Bfqal4&}tsNH%_>}eM
zIi{+_^7D;zjDdRj`FdV{4%6au-A$H-vq*OExj0#|lK?H};yK^CD&nUEW-rf;Txwmy
z=eL9_cBU>aUwruc6O7Df`kE?WS?Z=rBb0@eZqxc&W!?bG2sk}gK%O1DWb&)w$nxHK
z#9L;f?JV`%qL`HlUc-91$Vt!pn{#O()bpfp<cdkdCm4m#9A>JJZK<u0NSU{+J0Y>>
z2~}@&$h)j$)&!%ZTk;0%M-B&cOX84j=kS<r$U}SofnRMuJctGQgE=MBzXra48-?B{
z#N<gO(}+5M`r`T{U_r>=#@scWXXNn<FPgPv=Hj|Vix<vaa6Uq<9Ut8Ex`S1U<c7hK
zykF24{lubkH4JMt4w14l&<$R`92*5`eAdPWtFLW=W$)z?#y48I;EZQF;WWp}2k-qI
zygwG+2f%AsRxS(OVP#rhj(mo416uAqR;Fzr>knL>Wrg{KkmP=ad~>owrsB_dzvAGg
z;%PLeh)W~;Fte|>VU<ytx?eGkPoPjn6@MX;-V}$0^>G-3nerV_&h+kC97TH;Mg_==
zlY16N)1C#>+Ufo8%Lr`6kCx(x&<o-YT0Ht0e&40wv*2-qt0{OZUGAgHBl-oBLg`0q
zXN4&O9wPxQp5S<w0`>~W5Wum-aSvS{rffWo-<u?b76&PjWAGc(l@zm&a1;U#=q%+U
zNHJ-tkEE2~*RPWl5ch8fhgLRSH*Hkza<4uAviZ5o5r)OBkK4YXmvve|&HduGaVSZ8
zBAJTqno@>%Z-<|=0^D^GZO%rkoYS<mt{XxSp%WNz=$YOi9g2B{S4hY67pT;DpwsZ{
zaGfdC`;LL7>NJLae(G9KwdYW3JL2ka)F;Lw6ptuLM_dDZw5MbWI3TM$|8(84WqEK@
zfU>A?&n}!jeHJ}RFB@Dpce=8kv5NYEYy{1$h6z{$u%5NjX?=2Mbm{bY%6i@k)1aW0
zP5RawHR%Bw8-BjUdPdeWLc{tEqGzio&8)gHDl}{e?UOv2RW}L#6HbKx`K-Fr;GZ}N
zrK$$5)ZTy3Qeo;;zrAGP+{Lp!t@WPOv!8NX>Tl9gS!k&xvz7I}l^&(G(k=HvvgNXT
z`<hsc_EBhOG2KyBh<<Pzo;k1^4~@%9ZmeS7E;fwZswlRF(JU5@rwFBG9fvLjo9S^_
zRKzEh#$oL+`v`D(He^Spmx3qMiCR;j1!Z;$85gA(QQsHcFgy4tRMd=W6!lYfQ;jlY
z7mwryW^#r#0>=oPA#jesD+OZnf%(57@LK|LpJVzj1pYzbA2p<ps8P6yb|<Ks1!5B_
zWjFUZ!GDjk5g+7m_=g&&&QCb)>hkU`W?aUL_3kbirO+;~aiqYbB>Y&t>q{S<qupQQ
zG=Uf>j87H*3k5a^TrBag5WedL-Xw6Xz)gCK*tk>R_XTbj_(PHNknryo_>9081ftxu
zX>0sh;NJwI{6xn;mzO?HNBK7M1!5DG@lp-xyCA$dyg@dHZ<YE??sn6MX+68$m@<L0
z!>yEUlzf&}DK`t32lxIjXt(=2Qh*%-9~Ov;<c@+4l})v?4y*kHkwaD^_#X*J#WUZY
zPvPGw;jY}5K84?xE`1`KJ2=v3h`SBfCORssAN0@-Nsms{V05@oE<GPq2&@!XBM?C;
zt~v$lKxkxG9VqF!bo(P`<0UR;EOt>`$?uV8qC@g=BbuY*ijJ3j-G|pc0nvtb1Sfqc
zpO-JV0(hTfXosiD$F~`s{Ope4q;EtjU-%=4uT6$_crf5OU9<<ev{ATBBcC{G19GS1
zM|CJJ4Fg8sIfY;gtONA&eG_<4!o1)jA0H+LW1p8n{J!#Lw1W?mW+&$>Z`O6F7aGET
zw-N+T{<6OhoXX~RH-Lb?>be~AP`guo(32Fo5Pq0IQuv4`jvw(+za>X}K8vp$%G*Q=
z^toNYJ^9PI3@9h=<MWj_m-367Lnr6si_HYbvz@q<-(oIrICy^71>a+!dGeQE43zq~
z-(kY`)=L4l^Gvt?=#7gU)ytdsdF1st5qNL>{O$t~Jnhi~HzJNt^-T3m4)Xk313eaj
zUc{j(7r)j(kDCze=C4p#NnR!V-u&T4)*Y>Z9)AZP%FO)$a~L}+udiMTsee-%R1SB3
z>56Z<hYycT?7HG>Mu^-0+;K<c7zw(k{tCYhoZ?fu>G+W&J{k*NJ{lkW@FTu7{Kyd>
z^&>CeuYi~0M|>ogoX2tvi?iL)YJlb1@a}6hWFO{GGOkv`A<H%WjkbUNSKZD)tH_}F
z+;tgf&}^Y@K+gJfT?XpxyO~+@Q>T8_gVW@+&x6yA@gE)>4=Bk==JT*zqmlC2>mq#d
zmTM@-L8%lRRW;;uQ7NG6J)}}_NTuMAO2N4Yezg6+ZbNG3{6%vY)y=$Ue#6{(vlr3^
zRO4+AzTq60N&!!`TBTsdA(aBJN`ZRgb6OYWDnAI70=7(Jg@Ru?x3byVFZ~JyX|7^G
zD=P-1X~lpCv|>PqP1|?%=hgoIwqSz_fmpC<6@q_>1>5ud)^OoLY>>;RHvGE`9t$@8
zSfzKXXLQ<+{*SX?)5ST^afDUZr1RUa(Q})BKiIWj)BC}<C+*ktZt%BL?bmoOSp6Ca
zbl9))UNF<>J$C<gKg&6Wz8tb&<9g_72j`Ie+Wy(EQ9l=lS3I@^^RMW8hl$IB*T*kt
zMIS3UDfVm2C}rdrIdNCcIoEC}T)00g;IrIF9!M|5l#Vz)^DGJk@7BCRMs&jcE8utu
z|CiaXolTkYIp4}>csat~_VExp4nJC~pcj3($oaT<Ti&e;S{ai?4dP3~%4fG$z{|iV
zvMFBDT?C(3USHrllc60R>ZV@4*MYy-5uEh-%A5WWqU9$;J3PJ>@C;hH>uM$X2GBh#
ze3^#>r*^0M_=FYk%rANPK4Aqs^JMUKmF_OkJ>|{Z0GxJ1{O&OjJbYQS3jG5=6L8;(
zYu3}CHQ-0(_=J_{=op0e#?S9Q0Kro)QR*+W;z{y6E3?T(B9O^NslB_g5*_^-G2=(_
z3h*Nb`9>w6r@YZN;9d25UwNbNg0CAZ!r4?8ZaFZ^v7>Z-E5g}SMmK*nSCI3r^bVzk
z-qNb0hg4M$8C*T&W6mfWI^?J!-CyaASEsD>9<pEiB363$&wgz(x`A|0Uh}<xI|eSe
zZ&0_o*n`vb(dgoU6#f+#2R{w3wJr`w_{}bkaGKV><-uu#>~0SpgnyR@r(4w%9y|vB
zZ#+14>9;&Mb^pJ6aCCFS?dnt>43&;!6M<uTH~M(^G0ctRCa>PTGsYsE>Sqk_&)j~E
zKD1T`jjn}ti!NQXc=r576&3TLiaT$%Iszv&EFR`sg3Vbteg5pKYE`kA4aw@3&Y4|T
z50$Xl3x}(USuWS~88a5nUizP8zJ|))-*=%wb4n-Ap5Jip@l%dIYIybMveb-LIkeJz
zXr=kTVx{>EdLA)PKV-aiU@OfuLF<L)x<d=i-i2mk^yjqDOf|m0_XPK`S6P-Egf_E&
zI!-SN*tl`O<80ye=6C$-&Cb?N25e6l!6yvo1vX$C20ODBBO|w>f6m22;ooam*H}4u
zN%OTwyyk2FmukLtkKcUl9$vI|&DRnh^EDeUWqG0R?aqRUTA7%yRrt-<N>=XqQ>j(c
zZ@06otf8uCR?*U~P1J_Dk8;|o;G6U=($aAO_Gu<+lTB5wP1Fweny3YmCTeM7qLwKp
zY76IlD^L%Ew9Bn!Y>*c68>B5xF-UtNX^{2{ZIEWC8l+vY-v(*>k_KsSYlE~kUW2qB
zbk86S&v^I{7OLm}4q`R?U$?u~VHHHfM}L>P?z6P^deXJ_+SFme^&7F^x<#zLUh-Re
z{bPC3GVGti`_Xc;_HwjU)_Y==_0jSyE7X-$meD4Y%x7(tbug0*tuMHajk1i5p6bW@
ze#!@q)fm?%i$6$w7h)!DvY4_JlrC(t`hx7Y$s!utWKDsm1wVQpW0R`wv<UDper%I<
zCOmF1n^b*|CdePr<!7u7X3*LUaTMam#!&x5fxAe`9{kuas~sNVfkv-3hDwnF;{I(1
z^x_!$GRAKVRrhaf3^iJep++O`V?Nm!3ZE{d*J-cw7(*eHTE^=TN=s?9+*YmikgMVK
z_Aox#&qtwV_nJGU@>6^HO`CTATi&dx98YP>rlHHK*|2GyT|~Xyh>*F=P-U&R)2LJa
zL|exsY_@CCtCM^FZOinu&#dV=uUXS`9<!$3c+8sgy2Ee&Een;6CfF-hO>RqVw|n+w
zqb9V{z0yjqP16oLEsGjax7rVrt#-(!DQRP+53lUfrs>DBQS^|824+s$I5K(*JWe1c
zB&JUjI7{Hw0#|9Mngsp`3v%>`gBhMpMxGJ;w}QVeI2Ot|{3DIif;i!%&dxSTSg>bX
zq<#Vi39ORvW3&kfo&3Z$NT&##An;thZD-6CxIo|{ftQG!M&bXuz|{h8){wq~z#DD2
zQSm{Mw@AK|A6+swp|s!h-kgDx!@6IWra<0_)aAjA@eA5GyhHMTuRydvw*yu{8KNE8
z6lkr_6zKaBzEj}ipTd8?g#S|DuRn#~m#%?TU*5<>4Kc(}-!D@jZUWDRZh2ifT6MKN
z0pR=0O@AhN<hx$<@8oL~y!P?P#t=8q11nPbg3E#T@r1ixj0>;4;H_AY`LY}6fg@7+
z!Wf6V`s`t0?>ON@{gX?p!NuEiX^fLQ9Y3l=acP(r^xZ`Ww!k_-FCXTOZkhhvglNZ#
z3@`ANH~kmjL!a&BeC5qVK6u3X8CQbf$zK-crS6#iL{9}@6hEpDdek6?zUw#riJk|V
zyV0f}Ei|9c^e4ImeDt*Dce_CF<S&Y6Y_-?V1l(8N>~Deg^r!RXP`|=l-O2gn<&Fo(
zE1kGH9T*xz`*g?jClB+saU$eV{bh(;s=qh!^OQHA+O}N6y#W2!yWyI@9XQ1&c~sxz
zfcrOG^B(}ch(l8@e$$`)7ZB{WZ=tY~yh`}J`J?=vE#Y23@o9%jTmg-tVfa!0VnU?+
z`uQ#gjnW`K+My!X72lnpyL_}$MXoEp7eROXUy!+Uy^Mt4o4>zGd`cI0C3aL^8s}cV
z4}tf?kNDi(FXEe-$``Ky?$#gWi(Kf)s-Z*WBUHT2o7@kEeNQD*^mRyewGJOVta>Q>
zy7SGdK`T@CgYm)mL+6<;`S&`{^j!1;89lroypa0^F1Qs_FS*o%)2zD6#Q`b&Yc39c
z>Xq#-4oLVW7e_dap6_{ZJYmu&C$&R3jfO`(IQ9DHJUI34KX`DOrT*r@afdYAyBy`e
z2XJ>J^5Ln#%Uym-9QcuRK~dfWeqj5(W9QCWJev+u@_*lI;lkPTrsHG?`W)P6zwi5n
znF`g_@h1i9=1iY8D|s^MocT-U$+@JSVjk4?Zgu5R2fn@Ay+$~+&3kB@_rGGB7biC1
zhJTjvpY$oL&O>zn&ba%`Oo}`cR&u-dAAv*rz25y^_2I#+Om=Q+IUg&v>JMVy*ZX0t
zKRS09{>@%`S^lG(SDG|5`k6K~N**%0&HuTqTjg_E_q@Ngy}i7*y`gCIx1S0%rL7JX
zmzJE=Ueq&3t&TVDO<SGT6iO5|7bzoA6c4G!c<HcEZ>#p#twkjhSLd(JZY?Ujt~sx0
zTys{L(H!28))HzhLd@%Wg;i#2_5du&?Y+NOcy;=kNK>#mqg1toLpOl-_24Vdl-B>D
zejgoT+GNy!yM8PCRQ=rg2J)$3egAqs;<QXLKAf&C>~As1KO}l|G&Ey(z3Pwl%c~DH
z^{lUKDy%=TsYiW7Q@nmvQ$hXKrda(WO}X{^nsSCjRo2jG{jjDexH9XPHCf;?>vtgS
ztxc-_?~;>13$)8gdXv*)B~13&Ezv|K`>dASL=OARmV!i#eMU=<M4Wx9rDvj$e0a(#
zCFsp<3(IP;m~Qjc;cI}d%0~W%^QXyLRYprVcvIGocc&}ctpio2xr&Dr55kW5Us{6G
zLWy8YBwo`L+?cT;EfFrNX$mJYda0(2M0!b0Q~GZ8`iX6kM6f+=W2j8E77ehURKG22
z%?hpCqh7gYZ292my37ql!Mn2VT9>n-D0J7lD7R2}b#5t^Rr^9tlU-k0KfV4o)%&RQ
z_UPL5HP(8wJ!6C2l+kRgb`oa2YO)hneV`>H!R0{@(KQF%0-<o5H3bq*i{_A0By3g1
z<>}8?l63+k)gbSN;y4|$5>ArBHPsZro2TY+rDX`-A+3>f*4SjYDeIPKQf|sEA}f*M
z%b6i~hpe5DWmZO;OyqE9lasLEw~}(C#I77IR|ONU95;_{4Y+dMHah3#Kq8~eYRy@l
z-da?XjghgwB|Z4)GXq=9`pn{Rv)N+RX8~GLW63&3P3bx`5^h;=U>et_q=`5F)LJ%L
zoMz)@rzJf!ZuiWMYExis#yY#*X--F48AvDG98fxcI$i*2Xk6DfO10Ji@3>~C#jFZ(
z-o`b@S}gdj7VgcGB8?)AOUxGZ0m@sGQl%o(NMsO2S|%eA6A5-ga^Y<mw1LqQXg1no
zE$JoWn$!1ubG^DbK)o@cI>tgvV46W=Vw%lYM~{z0xL7rX+jBRD#+IV(aub;tADO$=
zYuD5GXbHDw1y`fqA8Ac1&QaIJClH>sy7Smjhc&0K4wtI-=s=p)zUUb&D>;K@Vg}3D
z&lxOJ*LD-lU|HM}pX&@(W^Kx${@mR;Y(x6SP;tMe^h6kK6UN+iGPg~BbGRj~INX{?
zcNCSeF(h}CAGKz$PUHD1{d2ve<fEqZa7T&ZUXhDCN)GN7*|?)baYy;A+9R55kDNp{
zw~WyeOXTX&(vqLZBi|Q$M@gh(#H5dPHimS2B+}3-X>>=~T73V$maP8h|F2gT<8HFr
zpjJ>vH`{$x0ta{Q9ud4YYdb!>SytbV^DX1Qcu;Xg$<jT4Nfd>y-F<j{Dek`gaQB^F
z&xe{fDfeEhXL3C!;0fRs@NEI#EA?+keaJmImG9_ibrjN{N(83`-MeDDy#Y@$G;bj9
z#-8uJ_AIS|;K*~6K9xy7tosCLJ%k<Ocair~4my7l=SII9f*#oeb1);3B3Z!tA)R$@
zg`KoOWXvMV&RGx%SW)M)^42ef%I5{l{!x66@{%x4J8#H5+%lFFmd`6MsHiWU7YO&y
z4lJH{tQD^Qztcxd9%e<NE04Upe>74$@g^&<;dXqzGuJXI@~!ynrwg8qJwbnwjNls|
zSQnqOyx`fBYw2&n66@lE3tTL+#60S~n<Mt9F;-y8s|C+RR@{6_)kl?~Q`h&JU-sb0
z(<3viEi327tyk69zaSgCBI}{ERIxL%M_I;cw^-@HlI4}b@(ao@uy(5QIC)0?-Lh_+
zHsYIA;hQF1x&6xRjXNqs$K8I@B*GeZjQHkpw-c58b1pys3hj^7H#SDnBjrol+fK+k
z;^fh%)Lyxr_*Z6?Ux3e#7L>)Uxy^sdJAx!F?s4Vz*yA~UDXrY)*4%;%@{S-$ME~$h
zZ~cv9T!<Lv)y9bNBR)8CTjhD>dGs4``^e3`9xN}2e1D~N?~1wcNU8Oxan5yCC^-F9
zsk)t3-s}OWx?j?tuDVOO>PDT6KUCc%Ty>1ORc9Ha-m&ai&lEf>l@}iOr+67BG{f4q
z@|@+?SB#U72^d4}3M`p;Or*5Dz;ZVHU$U+8(N@oS+o}NxK9_8(1|%q$C&4k6gVu5r
z44s@fX|%M~9V=@_g(KfzVclT_F7JPC<Xmgbihwob0n6AjHeyGj<-5-BLlGkxH=kl%
zMrAvGqjedT3f+XEi$|6Oi+)CZ!7WZWGA1(DnsE+xVaz&SQ(trtDuQD0-uZpVHF-~c
zA<}m5|G>*j@*wtC@a5K+WfeQwmQ81}M{^ygC@04<GczosDkmoz&84rmhU2{|tVm`-
zP6f_m57byVs5L&&31+};1Lfl0@Rya9RgyoV{h@h|Q)~tLI>F45juX!>i{=zT(w3F|
zFc8X-goC6kqudEv>GgThC^~;`G+N|@E$d4?<HM_~kIpY1KD_$qp2gMh4;YB6lU3~m
ztB!NR8Kvdb2#V(AAokp$AmkSxS)HB{jb;!b0>XfSM^;ZiPji?<diKoAkLE{<ilRA4
z^xhTy&})%1D|96lC2t@iq@|^81Lcz5@b~J~tCIXA2!0eLXc@(pO?)GrV7#C#g9U9{
z*&9Xrih-$x<T_k2`KXvosh9>-Or}&!11g66R52vYK?Wd=s-_oL%^fRy;C%Z#j5xyA
ztcX#X$L9>tNm`dtzREzmj52ke>q%11N4D}MTQhoNuEgSvGXEs6*$1TY*tuJMmao|%
z+DLO9A3tFJSu0m~I;}FM1@hhd1(-u`@;7uxDPwvbmfv}~e{5*c!kME^nY}<6GjeF>
z>o@o<W4_VYrb_bNL42c`Z&s4;MfnErZ2kuCgIKK34mXTjfWr?ij1}kvj3bCLSQ+z@
zl(WMPr!QHojQLEVSQmvGmO-B&M*9KSgD`_(d|1o4D2czydYcg25Th)D#fpa)Et#*3
zi*qT?A3->^<1BqJF3cg#0hGla)Imos7MAoC`j>IY{zWq{q)(h21^R%ah#tN`8H;jg
z_kp6`6uuB>9;HC&o#B}mEx|{<jYaVyO>!d1llm9+qAk4NL@rvgc(f~58H;m@nL2mD
zOl2&|rahL&!_#NZtW?Ib4BGEQ&Ydq41$kbUn=h0mq9C`+dQd{d^CnS{&t<*JH6<`G
zybMw<&7gfBa0C{FmqEs**_3(0{}f&Z376)H%;1ILWr%-i589nYc<@(Y%EhI{C4#>P
zxPMxtRA6zTH%H}O<~>q>s%7WrE+3UU6%5#S{kU`WDYLY*L{&liquFW{JYUFXlBpwM
zKPptItSeSwkiertgSAd6AO?#BP}Y(zs!!Xe{FXA2t}vw?&wwKNT|a#Se?QO%a2Q=r
z(!`TE8Gno%t%yo>Q_5j<E!RY}eiv!rsc;f_XkD!j4$`k@s5hSZiYS_j0CvO)CD+Le
z{1Q>Pz#YnJ-V9|Ac&Jw3+&W=05!fM<R8h?dQVeljDLj}@s7@AObniv@T7<)+OcV}u
z0A)WWba<5gD$@bz?yC9eHtV2|f*(Ky+Jz2}3hZP$0A)<`a}G~rdgw&S7p0qYl%Yqo
zYVRZPzM~uA9pvmr{`vs`X~)nP6G%zMK%UNEpzy^Csw@Cy!mb0A4WMi)`PE1P9?mIP
zD5uW#91%b{TUi`{3XJDO094>irUIy7A@c&LU=33NRB$iz0;u3?n)(`-lrkhOk)qy=
zdZvs)AZP4tWUP@g_BPm2C7?@{q#Uq(w&I3Dd8whOt@SmqQ|E6dqEQ*Qcx$l%OsGW^
zgT5+4^@U<{eQji_u@UHYP2CRf4>k3Ns0{8%bfp@C0IDIX3kaaP2+UwAfC^lush7dK
zLQ_}3`ydkKD^(i=aJ8X=AOQ8Gg8MXeAMzbyDu4>5GZjFEP9gzx4ejO{2Jm<P8l<oj
zg}x7khR5IiiJWv0ga)^o?*@@to|;BqQQev>^`49Z4|<Urz<C1jCx1BtQN1V;RWG%s
zw5cr(VPn>Ejw3Q%sV2e8HTgIZ1GrM{P?exl`DTmL&>*itP&+aV506JQKaEEocSLu`
z9q3f1z%48mSMCeM;W|1R9@(*)-$&z6zU-ac*8r6LQ<wfze=bbSz2+>ge*k5j3C<>n
zg-2OeGaW!nCb}zm3MZiK-NFx#uY4v-j4HF5??f~n2{zY+NYHf7-LsnhY$pl0<FbTR
z9tjw9NeM(}2`}=%wO{Ncp@bz+_oN({lilo~Ma&zi>gb9B>fBICtsUGO0F;FhtFJb8
zFdzd!*+&qOt~N#s5m8h29ZbX(?LtJ?nWdaEO=FyaTaeO+Xdv?z{9Yn1x*{P>rWCDx
zM5Zee(PU1olE^l$NKD8`&;BlxapfLCvR&uSkP{{CcM$Ccs>ydCeh6{V6$xoFrD*+`
z$+)79HJK}Wm2RO`pl>A(x>8ALWQa3IBl=kGasd9ma2%4QTIQBSEt?RfujZ4w^F0al
zc_!j&l?X39%EG|ZS8J(DUYeRhr^BM~#Cvex{z&We?GLM>)8{@qeYeB?qKE%G9Z>P<
z;>#UWtN;pP0{#*uB)CUlLLk(9SUG*KC?o$)@OK6OyT(cRn3d5nv9dBco^=^76CCP0
zjN{Ro!$%2zyx_QvayZ5{htC##uHZ`qhnf?IUnBT+f+N2izg_Te3x1d2y9ED<;J*?a
z5A!VVe+B<gL#hg*n|Kf<xn`E&=nssS3qDxz69r;=;P9CO&lf()zbW}QzbfHS%i?re
z1m7UI<lmJ1n?I27`z8EQ!O?CUU&>=jdCWgZ_#bt+x<wlUsLi6JzeR`Rd6kL^XZ{73
zyE?x&av=AUuFmwrAnb7HOU#2l@CB*nqt#PP4H~7_A}6j2Jm(1X><BV?y}-2sHwr|p
zL@E3ZftX$x->#v7Fp6))1fmx(-cKNU0prIC#013nc!6h$oT&n53A{jHgFs9xl&*2P
zz^eq_CUVef6mE)q^EAOBpVBi$K6W=XzCgm43BE$`)q=MQj`DN-I|WC%8NW~Pp9=n%
z;I9h)hTwk|{C$m6-BWz}G#=&G$`L#+_%VXl2!4{_s4wO}TkvUuUm&>DlXZvS+aw(M
z<n$gE{Bgmb7W^f_f2VOfs&PAC@KVA12rl`tB|o<0$Cmuqk{^4q#FO^2rM>JMguY&2
zyU0a5Qu&<Gn(mw;@JxY_Pvvmt2;V$`3k9MbIX>Ef`JNTHSKylh|0?h!4FhNg;txnW
z1PZmB0Lo4B0#fe4K*0wK947EMfnx+Be=JY(7kE<e7X`j1aG${UB;JP_2GKt#-JtZ3
z;JKPFC~|{nXObVhOyJc5Zxomii27u{J4D`Af!hV%C-6amj|fEn;Pj<`1f{-$A82|=
z+B+oe9ct9+gsvCZBz)@yZV~!6fjfl$fQHKNs{I7P4M6C_CLQ>?ZCX<)aibEOV6M=F
zgl8RPpzn2Zv_M8_i?d_M2HL!ns{qBr7n}$jeW#PF0>#URerwL?#MR04BK$&1w2lbl
zL|#CXBH&B8^O(YVy6_2_`!GDVAOu{09sHjB<)U9CRriU{br-?o<$D_Sf_~Y_`O2IB
z63UAwfKF}%C?0t|MuCs+yMBkKWG`P4^_R(hCg3;V7w(`Jt%9H0o$4b~=pjHnRiyA?
z{HRj=h|et#@%c<^iqMZ0wXxsr0>M*`V#o-c<!1u^SSsIP)CcbEf)DNK&0n7$I%}N2
z4B@Bzy@{VE-G1O>lL}!;f)C*H)Jwlnz$reJHxEB@!2KpJ{ivT6acIiLZ{pGqPp8Rx
z#-lzvl1F3En?F4Db;rb|-xJ`A<45@m;zy3;jRf?T<8@7EzI0-OBR=Z)UcNs8cl!aJ
zVA&BL^+_+^KQSa4L8EjL&Mp*zt;uk0MZyLo9cK@IoUKXqQG;<TAzXKCO$MLkP&)2c
zX0Tv-$kycF%+`duw{&B+H6cqkcDOfDH@Qksx>wOO)9m7a6uuVSszGRkw~C+msr!A$
z#Q_Qbu8Si)AAa06wF905-!D8k4UgwNINjp#xS<{RWAOdegJZa}dIXaYj$vca&~R}K
z52M_JW4hsC?1tl(W6-qi;+P)jYmVAc=7684F`Zf97x?f?hzWJF82q1??aK5;i|a0G
zSWKTc-G3vNidjb-HTb{l2t#~el3r%#%$+xn>cnpY<EgHLGKM+2cKGLM4CBe>5r+;x
zoN>r1=D)%!=6rhKFsB=btYQw}Lpw>Oj+D7UPDA{adB{A*YaW9g0)FSS59s6ZpRTu)
z+6D(<C$p&jqJ@i<$zS66r}IBu+R6M=>|~r@7}nB@=FY-G5za&mzF;`NH&99=BM)Ed
zsTzVa5$`ZE;uQn(aNh&6&#<nyatkQ%sKLN@vvo}#KG*={>!x)R1=f-B%VPB-eL!Mf
z()8v>Y<iQo2%#i5c|hXLc<?J~De7&mu}9zjRIo{{c8XS&T--CP#>J0^;f-o?R4E?v
z13fBLO+2I5pi-k2#t0=dT8c~A>>yFBrpHex`LP<ThHKM{k{PNYK3s>kI6W$%`kE7J
zgu%z`;B8r}SLcUrTb;KyZKJa;+8k-hE>%rdlUbn-Q{{F`u|A-26a0zdVnbss#Z{q%
zYRzLao^PxUu6LRPYs2e8>R9C<j-$B}PH}+ZsVX_-v9ih8sMf}|-7@agn*Oy$b1rxT
z!W)2UF;ouhVKLQ|Wmn>wY4?k%*zo3zSXFa+tbd!e#%Rl|t!+)OJt^L{MzzN5oLEj<
zR_)ni*S5xDxvd$slg7@7KiQ_@t!+lUb+y$RUajnMgk&P5J=PmBHAhzMS#24$Uyj$r
zqpd0)Z3=Ju_KEk`l-7o9BNlEpV!?z7-U*0zS^T=zTuvvW_UyLYSkDbvwHL;pj9&)>
z8`Gcr4Qku1Cw`}<Uu~!*WShuadhOXUg*=~ybPS|;Hga3n<H>kqJOtyZAX*^^<>@&a
zot8j*ctdD-sN72Ax24q-?mi><;4=l~YU;K&tFNkiqIOD;U$3#+%)X}h&EEFZU(`;D
z|E_lc@a*_qMca$63)Su(t}0tmPrcRD$EQA2JGIB^)z;VxR-M*(W~<tkv(Z!qNdLX{
z=GX<RZfYF5QN@O+p`iS3ZMY&(msPtw{??jM(RIDesSj<iAoY$7CS=^T&TJ18*I|LW
zQ#XcC{&$O2(RFP`$vJC`J&&%o5?1ccmTZ_`WN$M@ui9-F?5y2o?MxqsdWbfL644er
zUejXcKDsS3x*4I5*8bdjG<{-ib|Z{o;x)Oid<^{$UDKPQ8zYJ0%1~2rA{&b3>a}mR
zr>%E3L|Y<>oFMx2-qnCtWvveG&Dz;yg{C!`Yts@=b7ZyAQe3Xu%r*EOu6BR9O$FPs
z+IDAEsJiq%s_xp_#XWK=O!!UhFIL6jl5_U_sZE92c8>;EW}RI-r^jmILH(Ve>kqN=
zi_PNnQZ=<~YP5D#yrImTIvwFtB>dudO>uT{IpXKnr6YbL;>QqvdNMxJDUPA7Z$mC_
zLXT@KH>cj_;aC{IsyI|!hP>QYVYFEr(`u@BhrPKjYAm`Aq3`DIZZXgbhQAdW`z7r7
zphTplxahj(;ufPnYVGx9TMO>r_ha=>tW%JK0=(5=D*X?%r~8(w0<?m$o!?pcLg*bG
z7mEBTs_}1O)8dCV)IB%OG1i%+8XvS;Sv5ZB1OtJ(yYiRj41{WYj&oV%&_Ne=p&Ebw
z6{)K6V>XR!4VXO_WtbyQ3#H@u$^NIkm0@Xr)&PVo&M;4UONT`JM}DTDjSroA%XlM@
z(^u=U_xll_nc6hx2cbZ$DUyF<lVyBwE%~qfU%IY%54!GVZr}XJ&l*DbO}{tuK0L-U
zgX7vx9Tod!aQ2f#wTv4_<o`0TGC1+r$UJL&%_ysK*5Q#*B)?Dn!iM<aSKc#c`N?lh
zIwq1;Hs4xu&hq%-bC$RN>81}S9Yc7*1@Xhrdg<g*$DKCqxyYij`DYCbI6W63TaIHK
zd9}0hfe!-am=i+*jjg&iU=H~XVP&s7EB)B9A6CR7KU!(symG`lk>1uH&}^&DwZegw
zZv=Wh9C0FfeSh@zGvd$ASsu9}lD$0FT87L#d)7<ec+*;jY;@@Z@5SGEGh$bdpE5KK
zP4eZrN1hSL?70|O2qO!Z1TOjhc}LbE**a_Th<Cz~_f}Ykk9li?aij4}UlaFFOWlNX
zYO~PXru8*_@~y)s-v(lrOnx;SS)R9ynajW&wA62lVpb-Y4eRA1Cq3_P&ZU7+&y&KD
zD<%z}V6?K#&?m~Au@W*Xw=pwh20lsVv}Y$64|YQ)=aXcDxjXrMa(`rkxjQo7>8{M<
zPM=_axjQoNw5W|fxjwn<BooZtk-5WproXAu0+wovTY(ri<<0TDmjW3*FL%&sdbS3Z
zXZA-MIhSRfF~N9|*+boB|Lgv--w>e8bX)oZq5a4^b}HVd*DT}g12l{H*L=;i^CS2E
z9X{YwU`TyF*C)pR$|R=w(-+s{bEo=D=3T@2wQ2l9eB@*1;<`nP>6jRV+B-hD>2+tK
zKG9(A%$bOo{6y-*ScxR{IJzxa55oE*+BeO~&VU(14(tvJT+@$%Z2D2=SVb9q%KKy<
zo?+Q+t}!(OrW!f6iO2~P1|u1^Wxd>Si1P-kZ@O(^etHR~I2+bKl|GtzU6-r_nRBn4
z_q@@H+XiC(_KGaFeBd;0>@s5CE+Pi4KU|T;alXDEao)Zn3x;BunSD6shenqr@}*Xc
zYzD1=T#@ytWnNO2wvwa1y&q9;T9K8p93>s!!>SyZb0n-lj_Tj*Fft%nLUuI$M-0;l
z8PZhrDja~2J{h)+Cc4o^8>KmU>1j?djce=8<tG<%&<&k}-d;X5kAtqKrb~(SjvKV9
zQ_#NULyNMJ)Xgh<;7&ILnF>$M$sP{VmHtNqSw;pe6=TRp<}6+L`XjWU4+6nokjXiC
z9A|l_=HQOY#}-gBlgZ@e@N&~(dllzSdGGz4>{U|7)d9ZulKMo_@sZum_db67Dx)UQ
ziy!WE9D6Zag1~}h6n{f&2gt+2Neh<IWSL?N2k}DY8?B7mB;OX|(-tgal6)_O8^$bx
zNyqWow1<E_2V*c|&RjTs@yvRh_?QiOOg%lK?OIOcbHb6VF_S2;uo#!5Tor+hMx`=N
z%EFRAea6o$i)c%ilbHw7&D$d+9flgGL?uD<^#~ceoEptWQV?uSid=x*1~NjSl2~6$
znwXrHS17bCX{lx=rxo|35S*m}Gn3QF%*4ouES}y_OV%pmbFf><qJBsjMB0<w3|j9H
z1%;SI20WByJA)`N6q(esL?~xR$gpH`7B*0r<699jESa2({4@SSgbYh27l;HWBkfY~
zpP~8FE(Pxynisn;=5JBRI}q_s{O+S&-bZLJ={d}&y(suqPcWaOzLR(!qs#NWjRS>9
z769dar9Mg#a2y0!y*<J2Q*b8%w9kbcs3-AzHATRABmfI6$>0~e6mYw6JV-)P1S}*0
z-}D4?#yjPJHgqWmv_p1Bih!?@0NU7cgKzID2R0g;Ic@|@qzJej0$|we3-;&0UaC24
zsC(Fxvw-YE1N?*}J%LuXX$Si^fE-K&8nb8`O`v}II$hqykJ5V>5E-^8^F^+-=abSN
zLNKK1V3I}^2Wgt%m*$|~lQi?M;ILh3Z@JPO;)gUH3~3I2Bux`KNt-6pUIfS6t~Bm9
zR8pr-q;W72riwHsbdvU6k%nPvJ}%M%{Lw#_c9%%wV3KyHNMk~ZGz9FQu~iwz;ETQ3
zcVz!8%dGyiL;G1{0sERX>(Krywn(}4^1nEXD@qzmmi9atR_!DIJp8c!c?IW*@*^&$
z)!B($&Lq0R0%tq}-5r^pyhPYuh1FUHusXOJfUtoaPFENeoXMc8$obl|iZ-D;l7ouE
zL=Z6Dq};JUf<tnX7?36kE2Ptqq$Kqf$xVj$YINaap*>C}Bk(BeT&4q%P)+AJbcx_s
zt&36JDNzJcO*NzXl8&lpBBYRo1S#zJ@=3)Z?RT=`qMWD)bsaniFBwoUeK(N3n!Xn^
z@`pl)hxAR^oM<fat?M3uia}H<jg~^?@merE&sAq(!nR?DGJyf*&TFGUM^z#PZHPju
zt>#3I1wiHzLdOJW-mU3(!@I+!V?0^Y6r43pCyiKaJfX{oCv#33{RKIoX^YyDXRpPG
z)ZwVP(N<?LAX5Od8F9!Y0QVWnF5PZWRwh%KsT9QRx>Mkp%C-amde+rfWCR6Ao$E>^
z11hRiswU7muc)TU@KR#$>l%BX^Gj6DHqs&)uA2o9GD{>hCvsyo@9=ai5{rgF4mI74
z#=24ib>(9yAl&O9DV1WTqXN+MR1ehj3yGVqRsw?AN+;ouLn_whiwGtwKzMv2Sz`?q
zf^sD*gbb#*mn~zuxeO88A%W=d&~#4xG^?lPPti>e!l)J8+TH33yNc=NRfxC+!iWwJ
z-D!xQZa6++bPI;CDOwm=1X3p7LEZrL6)~8|1YGXK4^dD*oIZ@xAlg`g-vh)#SBm24
zB@~#NE<gS}AoVFRD6;Ex26S~(PEup*M;D3hMxo3gK&AtiO69xLB_iiOK~$HmZZLRL
zgZ1rR7gYr6dv;2{)HmK#61sr-b}DHHNROw;QosGr*rv-t*<aINMyWb_*<k)O$}<*@
zjzMD=nYj%UplD(}Yo*ikz;kI!r{nhayv5%}DdJjt^*^VWzxRDC<yAAcZj1^I8!{9n
zc{R6g68tBe2>%<ob*I5U5qCjj9F@|r{$omM1nTN0O&T>>nHvH<ODXReW-c`w@Bsq}
z&0RDdH`@(?VaEU)9>c|<i=8%q`Z8tS8pxxEskhSR&t0I*+XMqe<vOr_@O)JS4_ZEo
ziI^EU^(>0dWDp=cmSz}uV~Y}~ie?)*81V;ZM+TdJD>N=InG-zd6?=r^re=lGvW|lm
zoZUx_L)t-rJgBLCtZi9Nr;u^cQp8X5S(xE5#z&zNW><5GGYJq*E`Z800bj<vOb{=I
z1kLXV{GPy{3w&JQ+XDA#Xdx36&%)?qI7ncXz*7WbzUJ@+0_l!M@xCswS)inA{g2?1
zuJxqgZo0TJQG9wsVTf8}DCycq3ohx}xUX>dbb)vcWgNFChF=l5QQ&O?B|o<0$Nr_z
z_Xw2wuq9viKQtY?W-J%mWg7Mph%Qa(ImZb+S>Wjc=L(!J5YK7Me}ljlfg3bbw+j3<
znjUi1pT*|vJ&hY!Fy#-_pq(h(C=|Rz@FN93O7KyFA20Y6!OsyK`D1y=AIpQ9D&wd}
z#?hXPqdghlB=|Q3-zNBW!5<X-r-GwiIsP+(|6cGv2>wrv(_<3xnV91lmg;cx2*C#n
zUL*Jz!6yoihiJ;5IYaO{f-e+&so+-$ey!lE1xG*ObiakcO>*uQ_yd9W3qQ(5)^O%i
z0-qO%cW9=+A^h(O{6OGGI=+SWBR&fgAj2L4(SD5g*ZgGFOZl+ABygm}$K8VY&JcLE
zz&e2!2>&GlFBjM-@vjrU^#a=j-Xak51*ePW3x+5+!(9>|^9QH@oIpI9F#d`_j34Iz
zyFiqia5}Jr+Q&w}C4M_DuvlQZz(Lv?(Z;wUt3-Nc;&`=!pCa%)fhaHYT_h0wmvM|U
zh8SlYAN`l{R)Hud<0vOXl#}730-qK5g2aDWaI`P;p?n0LfIyUsaZJYyD+Kn_@f|6b
zgLdWc69i%&WBkhkF^@5he#>yF#Fuh8c)?)$I)S$dM874v`Zn%_1n<Hfkl^=qzgC0T
zJ^=)0D=ynVVTl;Q<WMmFB2!#Pv^6#Lk=EtG;QjoKRr&UIpA_d80)Hj&e+9~PLeppt
z75|%fiXe!ba{M0&-y;H_7Pwd7$HjX{!ZGY=nxJpdF#I@vAKf@#rgh|lrhk<swTo#W
zpYR@7K_ZB0fQF0eEzODUL&HVYfG+}w=`N4pRKeHcd57@Z1fpDwV_IVPR}GDAf`c{1
zRi|JbhykzFfnp`4`$lw)5;rFCqky?W6OvU9d20mmf}TJqZE^NJ$OeW=Cx_wX<qLiY
zyiX@CrK(c-LP*!VunWEsseBRK_KdT-;2S4=Xh(8sxSgfE<hjEHw|{T`q8Q%#fu3T)
zxqO(mQ}{5gsSIN9IZSUUe3<r}UOpZ|edW!=bZ=4J_?@r3J+6_7!Oyo61W$YPIvV%{
zKNE0FvuuSTLA|bphuYo5FH?vizzz6?1qbMb+Ym3P5Fhnpa>VB|qU-elXz2T$+%8Z&
z`71@50qPrm=PPd?>i4hvnSlHF`ci*<?bG@CArJIu*2z5viYI^lQ8s90b#}PTc<W^V
z+A&ZH8r6&2AE;j5#LpwIlG=jW-0waB!BfwbR{^K^BoDV<c9a)t8?U_Uffwmu@6~U-
zS9v=^-S#aMPLfv%zgOON;Acy?7x>CcFL0^`KgwSoe&i^>e!lUb4a1N4-1(&|zEudP
zybvGFJ><IL+W|V&2l2V>2R^^iVAXDkPkgxBu_Hbj=bn15dLFo&KRgn!BfgpNdH4oX
zc~8WT<RP3LzE3r5a91{iL-AQE{beeBb-zzFxUy<^_iYBpjdduQLpFo67pWugwW1?t
z&7SdZW-~Y)?IWXyZ3giWuN`j1)Js-)a2mO|OC=qJH@O)2skhzg;(&y2c5#H~!+*C2
z&w+oJ2dB~SxCf_E^r8o+(MPipJIJF^`@W#`=zvjT$X${jB`_Kc8fokhj#<s<<H5me
z9Oc0=3mIcvoH7S|5?wG*R{{S#Z2%9*{_lvn(-+n)oin?xe)jZPvlk9m6|<D|vFS5r
zES$Y`FsuW0pTmKcRl{6l?t(cN4fP@&AG@NU!Ij>y!Bs9cZ|;KGRodRrl}eOkIK{0x
z%F8{(MdnYR$&!a9zi=h%lwG_PklCNwU)_{Jb4n-Ap5Jip@l%c-S~>Xhw(aBAI`p-x
zLw0@t6?T0y>6ySh?~q;J8wYFGr)P1kulkyO$fi#;aUaIbR~aXN{`*V1{`dFZ;XYj}
z%ktXuz2|(dOMAZe#GWr{%=eTLe9CZMGMt|o*{&(y?QF`IjSRv5?saX-M}ch0_ZXY<
zWouKutF<X#wwUtWt4;Z`lcs$4vMFD-nDX5!rhFf4-OyH1X0{h^C>ed{Q{kr2YO^TO
zT3j-*t)%ctH8Fn8-pth@d_SlJ-ybS&DoLoO;+B$l4UGDVdkrcxY9CFMz(lM^Q%<6|
zwWP2SUvf$>HSmq0P^;NiqRxpwS+ZK?x8=Z?si9=`8mHM_XRHqP#WyoT*X=&0Ni_$`
zVS2YELSM)z9s*-EwIxjcgo3G^YL9FPe^NNig~E0umSbD7o-ktz#}tg4#@qd4VVKnA
z)J}*Ei1mhv7!2X!BNGASGqC4p_~wokylywX{1dz`>pC)DE7}fIw1<is?V?zPofjKa
zJ1^D~u_wh}jsLi0+@3$?zTaZNM2ro=nv9LXM5x8WH^Z!!V99mO!4?PROwOKlE%pY3
zO5IzvmkhL@RIfhSo*vo^^Tq9BgF{1W)7nddo3l2r&229UZC;x}^{~dm+FtDDI7}G>
zO-@s!iOZ@@4L86fvFQ6^cBqPnwq!J`wLyj2Y6))P?|CJHsG(qc=Gv@v`Rik-rQw>s
zArmowp#2-+_wy&RY`lIpW!t5=M#+4!sVI?!YgVkZDKpluDK8OdDQb<vv@j25fvCOK
zd^Rr3hG}4aig96pO(1*5@Z~amtEwl*DU>+c@R8!gQsTh$vUvCw{`%Mk<hu9=+P^V2
zG{ku+Ko0U@CRYGy<6HAt+Er~uiR{|ivF(XG7$=@Jc4j;tkHS1L!s+KB{a7O0lE>-C
zB>kRkly+fzR_#nNg$ySYdH|V~oqIES)~0YGx1X`6S0Y%Zrq<Y~OHc0$##BonHlTKN
z{JQ2qixV5nKF6+#h0()iq1T1kw{q_-{meZ_b1mzB8x}d-qhXG!imuc>x+Q3bU@97J
z4YU>1)^5nJJ+%i$$Lc_<)0PK3Cb-iYv0=hlTZ<leQoJ?3xiu_!wD!b!eDC@FtUYr$
zJx(FPy#}KuN~1>7)BPi}DUt{`Wo?LpCljT#-BMy~88XUrUr-5@w<$=ype0}rhEZq`
zbyu)a)h_yf?7azKRn_r7e%H5U-(N@qfrOo6*g-@?f?<<glqwR!X4sKUcA|BG)<Rgs
zmxN74zi5l4sMN2viiitVErQx=Ek$e9y7IMZty=tlX3pG~``!x>wD|k>`{yM0&Yd}P
z=IrO*ckh{*t(m1|*>%){)DE?nYaExsap~bWc&nlosr8nQu-bt~!)$C{TFNaitwnLQ
zi9C`JTbD?63?2&lXl6n+Gd#m;?6iZ9(xt$EDhQ8gCdRzEHMrR*D}r)m(DCi__Ej|d
z>P);hX|Xxpi&=MU<7Qv(4y-?aAv|fv)~4RQNqaY?ZEfn?yNPF?rf)R!wap0~v_s>(
ze|<S?oUf%;KDxBBrBOZv>Xn;H7i1T=v~X?7H55x*dDL}hUnie$(xDQh7*>8+>9yJW
zkZNezOej>Iw?)GWGAp|ZX^C>1i{fF*@9QZfhh>Z|oy{_axRf#_e^71{HB6$YQruR$
zJiC}uH=P89OLI%p;tq!bo6{g`2oyBA?78cqa5)JIm#((0*0t<fBeyPOVkVfF2`hNj
z%I5Vt537AuZMHVDWK?j!mb}&AReNS#>Pc5^9`Ukj`&_Fw)P#A}K1n?0s_*+=wL{+A
zDtH@&M>?$5@b|`R_NLv<esjDozCC$_T9$hQt;ujZ(4r-+;M$=!G;R+0N$r-^n^$D-
z%3YmXMQuuJ_@N+TZZ2Pg-v5x)aarvdJQyzy)#F@s@)c1}y`A=M{WwQoB-a?Z>!B3;
z)H}WD9RWVn>(x5FR*Spbd6%NxCF~*M-SsEpK8-%>3m!u|;DtWxmMQw3mU8t}!}_c?
z>9fMslb!Yo^jYJ{)zg5xV)a>#>wiW1tex$SeviNVeeCKf5asGAlUzNm4Fvox;rhnY
zseCQ;LJhlB>g~{^tMtq-zt3LcNxO3fut?er@1tJ_7MqKT`vxr2-^p(pGp_es`_5N^
z73SiWUent;t>@^l(<i8`!spZZy)I*yPaBoXr&qP1+f3ctbFWgAB|lZj+f1*nj3<>>
z&!X~Qw7S-`MtnjgO0WKDpCW%jrf?(>$D~Knf0xz5iG|wi1>SWd6@${YwU>Jql>frx
zY1`3z-LC@Ez2iTFgPLA}Kz{JNM>C%{jd7hw3~`N2^~B|@n;#r=)E{U*xNji7{C9A$
z^ec*<e;J*xnB%aLz?^jtwY}~^e<0(!2LtI#$9X)&N`;)eOXaWFSAJIHO@F?{w04P^
z1*TDcqf3N0XPtM-(jya(O#JY+i?@^x>hVptUF{~&5%wx|&r0)%@+x(ozVHdO)TlCY
z^3?Lt%YT~FhWtr=v?Y+>SqvrHYdi1AX*1^N+L3EVdKN>~7EYxcJg|T`&_#OJ5tnz*
zSsqy7S+q0_8ooPvj&}So1tyroha5HE(j2c+OH%@w<W*{IIS&i#%!kFbJS+kj7J7JC
zEWxnw(6AUBy5KJMF2$P6{=jcmnCE$x<vbRcVy<1Od`sPuK)$64_Fdg7rw#d*;%dUX
zR8AYuV)!eAUn#mOf7Q8iXjI*q3nQ!N4-6$YQ=NB=(646|SC4s8m0?R%h6^&7xw+CW
zKBdaAQbYEgUgm{RaRqZ@WZrQm<pgtMWZtLLdmC3yFgHf#8uR6rXd=ths)}^4Qo;WE
zJouv1Jr=8AqdonBWuxCj&6RR5G^<b9nzfCW2-e1waW|_V!;{v@)Wn@Wr~UzRV`M(V
zrSvqW-e7Hv#FrW`5v+}oc<fB-4d%wk{KRT>e}lC#5>GT<B3K(E5gOTz9g|>fjKrr{
zqPH=<4c5j;e5vte1Z!g?9%YHA9g!1Pj?lphiJnu<L^4~j*GsDV-qX(;GOqyU#+34a
zx6yqA*2YMDfhGD**Edveur{XNpRmM6wIo;@Bk`elYRN|4b->)1dLLk!jlAoCxiK>T
za3<vhb7N$_btdHm^XX+`Yr@y`l3MqFOREU|Mhzc3aMr{b3noq0O3xoVdfw!@^Ty7v
zoIMj7(X+?GfWWlL6Y(y;bjYZIqsqG}IF=Hf+{0wQ^T$@qnKN(f#WN>No-}Flr2NZg
z&z;_|sY9(HGnVRIr7~pjwng8;#I}L*Qh74l2BxxYfS(=oyMl}u>?0!vxo}`<lLO0m
zXqq<{D+WgQ)YOcOAUUuML^!bQO@1TI)~va|zES1^(vT56FE(KBph4>ZZ!b@0;ninD
z_}`W<BK`Ypc;!Sjj1E@;TbyKi({jYe=I}P=`FY}DlN?0qbHhd(9(3#!d{l3=VJ%vM
zY&L+zrVS43%4);?r{%TGBYK+cO@-4=s|8nhuahRyC`1E|<TsyKk(8xONo;jeowQVb
z^F1k5T_bou)YB3YxIDKz+>I#DA66v&b}gq`?W8(IdA^bI+;m!A)2uSmY=7#H?WC17
z?z*Sg{;UMkP~-1i3|}5rl9!Iry3J?}C!Z*a2^$QFuFmnBcNm=to7vv>5Wz+LV^nfV
z6WO7DbC(fh-aka~>gcy$axqNvHCH}l-D9;GTdX|>IY8xNz2aggF%KGpx^%I<-JD|m
z-pMMm-Cf2(kZ7Nj>q&<>+ys8}fRyWLS4It$OVwAI5<zkdV88j45zL57&I~tkr`W2z
zQeTzMkq!K+aova!ws%~9PLs@x%nWfEdju|H@6$WcWLlO=of8*#WjA2grsKM>XU~3g
zO`chCO>{lj5(ut>IpUOccvJMuTUv{(F6=6nmmo_Gf!dXgSy|3-2|B8&P7j?8;csZm
zuwY!9jdhhO%S+IbB-4W>s0sVB9Zq&V&LfjCYge)-+urQSmYRk=*}^`E@?_iIxd>C>
zc{ki>6VmZ22p?uOzhAzdokhza-|6d_cNN`^B(PNwfBZ={cjy;+a!@5Fcvm?VL5kVZ
z2W=55tG5W!mo0tJ&bmd8MUav(-xKu~K}y4XpNU0~eryrsX*@Qx6WbqUY{df^=>5g^
zNB=Noo>=-&_CYAsssKBv9hj5?1e=kJe6p+o^B@Ds?JZN55e2p~1~$nPN*z&PF=JqU
zfl%0H2kdJMY}HmMZw1I%?jW`og2I@IY(Hdh7~c*PBXdctGBE-ct7CwC#SUSU94Lx4
zkxhCGVY3{BKNd$OJ%+FekF+>4=P@LQ_A{jgsK7&-<*TgiR`ot}A%7_O*rgqm_Skwl
z<P0SryG&md=k~EXlzi;!MP%M&7@Ietq>l#RV|N(&*yR*|3W$&0VdP_%NS<5>na-9>
zhLMk5y(r4~$#C+q3o08w8NtR+EPRwTyQ0&v?UUTgnQZalaoU1*2ok4LG|Cbgt;~_o
z=GB*YH<-CVIIyeCJWBMifFF~9`L5{KC^|*}Z6>7>9Ki8Hgn(@%;KAtV7y<tf4(y&c
zr$q>OlmvVp9UU#eqOF}&f=h9XixBW92(WrYN5=?QEF5JdBtpQ~Bw&#%dN@VL2zXdH
zsJxkO0p1i6@ZZtVF#^6)90v9h8ml4%6p?^0qobn**cS-LTnJbeAz&y3*z^`2O=N_l
zV+1T$96E-Dek?-33=*)+70tsWM!=)O@eBmK6d~X`67U;WG#iwO5dbX_Dx+SDV@HI5
zO(ft%bab=;PqA>UfdIA`;|yi*gAm}kC^|Yuz;%klGYQ=DsRRdTG9AI*#+OJyl`DD{
zMaKx(FC1gQJt;!K-$}sZuILF334qN+ZUaw0aPvrXO5jU{05AQXK@)NG&;|t{A#-3(
zc>1|Z;Oj&JN?p+<4GMtH0SPcMt<3`w0)~@-8(h)*8Wix9;?R$w7e0v)Fqs5A>56`@
zApt(x<BAgKyK(G~5U>OSd>&Wy!wm`;pg7q1#-kAe){=n!uIPsv6tG%2?f|?mLco0_
zfNtX`AgT9gKW|XLv%-OqsBMi9@H`1P=!)in8a<Fmv7WQI9&k;BfDa(RA8<wA5>o<1
zo|)O5LQcUa@2b9Oi*K-Rv~DtQHrD8U)5e<S3i5G27SXs-oy^C1I;BR>rG0;vc5v&Y
z2R>wKF2^TF))c@DVM{wSQ}DQ@BB*HLkgCixV6QTny^%BQ+YHBL8&1Sj*U6)7JkYo+
zf{~O-3~9?g1)M!l#v>}AnxT9~?uwV$<dn`PP*_KzK6BWe8HxB-C(C>kA}R9@5Ln4j
zX;JW*vmvSzh!dt@DA9#65>acEQkl<)DQ=Wi4fH6rAbUM_gmaTERCYfWVtNim{HM5Q
zk>40y*_Z*)to1_21^LmX#s$!@cS!N$LbFb=901K@2^|+2T=kJ%5ddmO#n0V|#seMu
zIaIkQ-*CV!T8B-f%Nb~_Qo(2YUCtap^K>L`I(v>WCxGV7BqE)?%A5%RiFXAZm~{&Z
z!ak92iHU}C4)(%`i}X-TG!htOafq$Pd=1|1Y-t4`I-fPdxe@AJNTOLgxtIV^oUFS8
zD=;)<X@U3@;*V2ne2VI$7eJ?8(2@Q!1|*K!hNbQmZfh^HILs_gcThJ`cPN8K<V(@h
zlf?m$<8+k`c~D0aarVfR!$RaUQe}s+OodQ@R&g>cLyI}gs)#>iEMaB|rK2+*U4{G!
zvVVxkbf%&qAr*~A1jNaRpgK9@0aO_eF-C+iN)fA}U^LLx*)52MHu-FJ0zY;<#Y0Sg
z3QfhMi_T^t69L?Xo}q{{K-@zj=xn~Jh;K%Bn0`060Cx-;LVrfJ)HBEiqeq>gTh2D8
zx<_P#UPg6I^m2VR7McS@fT(f7c57hvg6qZQ{e+8#Gnf@QHkCGrn^xIVk~T&%ZenUA
zGQSiK)FUTA+zuiQ72*=!bRkQJgp=R`CB;H1gS2aOv1x1=B$UQ5F6h~Vnu;Dl>;TE3
zGi*7~cp#Gwk@Hg<gBHCM$;m@Ek2Q=wEPuQZ(Sk#CXM}^!Biu(~$$2O*ac<w<^h?Sj
zlVUUtaS@f9`2q@d6wzet$_eHH5Z?lkY%$>?I?XsxcZf(_L`S1q=0-%*5`l~8=rT~L
zepDbQa95W&A~B01+l0m~hL*9eSPibI*twvtkXUd=#_BJj?T$gTyM`FD8X}^I^rU__
zh}3a3#-jvbLBp()Xz)fxdnTa=79pC<ZQ&w18r{m#RP6?$`++*fNe$j8;XNgqQ^!QB
zr(2|^CU*iVjVD$RBPvewb$=9*pDc;UU9vwqbAB+SXqFxujdlTxq`o62_4N|XsbiyG
zm$zJJ(eKN5ddr2;3O#!5&-KQnH1jDlw<TzLnvtw5Nj+`GC4%s@vLtm-S&~WvMbnP{
zXVmYFC@WHbG?MGBNc}On-ip*4$@NyGin)e={?Dl4oAo^yVGb<ZiDC}ytq5~q=)~kG
zdr<hn5=C)Yi280upi=(rMxc_ulM$$B>rXxdJ^p)434(uAke<Q_r{DSv@q&?IGl6{s
z_7yl*;CO*pZJGaifm;OLF7PpdPY66J@J$6R$=AXK$+09~t3Ytc*Sc76$=AYy&HR$D
zb(7$duXUH;lCSl&;7-18E8LcRZQOoIo-O&>tp%5S?SX<zzILVHlCO<tCr&T<+V==9
z`P#n~+{yPnh0|@H(s}4Hl%VA6X)n0s>lq@r<m;h_J>r*qJy^#XmwY|D1ebh0zZ2Za
z_alXSC0}o{;F7QRJi#SjFU$y#e6Qr|og=v9>s>Fn<m>&V;F7QRh~Q4Xc(NgRKFJq*
z_7yJq`nm`%`TFo{i}@vA-+aL(U*9IdC0`$2^)kQY>yvTsbMpOM#gn-S;-eR9Z2kr9
zL)L)EA|>PBC>+-I7}rw;&lDW}Mf^J2jrhsxH{+N$j1LxknBZ3lULp8w!RHBHCHM`3
zqkb$8^<#NE1m7w6Ucnz0{29TY6Z{W?zb^Q@f`1@5UiPwl)RW{JaSAt*1jl+n@doB4
z$D^K%_Yhbru)oA#DR{Zys2B5JEBH?YM}3%%M=_R*dBZryFXImh{%gTeAC7-h;Ku^L
zP-b>aTVOz7qDp6G;mZQbPrpDIwiVb>Ao`2U^q6G=(O-;9f0=k(<8+e+P7{cJWBL-|
zzggfd0;?te8sWQJ;Lil^7Wjzpqu)5+=LNnf>0cARcLbu}IN$#fi1nM&S$=`2H{%$m
z)Q%SVkNC-gIl~_a>?{!Dl=%k<M7<dwCF!x=bGoSlX9+~VG9Bwb^P^uGqTUSg(}DBH
z{9?X)1^z<d0|Flte)KP=L%kWkEa`E-;PmecJTCAv1<~!yZzl*uy(zsd^OH>AP<p$A
zz)k|Y3&j0}`G*Qby&1n;<!_G{zL^5&3dDG3xz`K-T7jrHrw>Vb+>e;=K7scO#Q0`9
z?oZ5rNFeIX_^XosP2u}k;HLursUW?iB7RSbK-8P@CMvxL_cO}JQzWpP!1D!OtjtGw
zMhZl|$()o2^O*XNei(83YXmM7xK!Xx!oNWv>domlOZvNnZ;!xV3B<f+xlarKO9D}E
zPX8xK|F-b`UEmi2|D~YUr}(`Y0#R>D?`^8mLkE)c@pcv1OW=h92MYgX0#R>HFYA}L
zQur1KTq1C#z#j|$Z30nmPQP99zeo7?3VcN1K7qd#{yzvry*d3GlKws6`-i}<74+!>
z;}yRzTOjI9>3uC!dS83t>nX60z!HH&g#QYGs5hsdDCuVi-(rC)1pY|i8sV=Kh<bB+
z+^1;#_;v~3!vY@@ctGIqg#UGcs5htotEB%(_`XsQ%N+M79^x62`L<}Qc66W6+S2|*
z3Vy5%+MbhaZD0<Ja{Nvp_9#ns5kKP{9yIvbw`9kU>X<5A6*Lt?ED;RRR1CL>g*YrR
zY{?EK<aEE5_~!(^b{c+k3ClxQFvJi%rTnOTbu2mj2!;F^CP{0itF9!=b+jafE!VBW
zmze<YjRJQHd_X~6==yfSF?EPve?cJX!}!|@8jA$pprDCc0L7b^2*l84e2PG{597}Y
zd_~}w3VN_KP`qc5z;ObnDTtCshOUul7{e6())w-HOWHJ%mJCSOrr-d^Cuo!D^?3Ly
z2UnE01nVj!D|IjzEX1{o&$}IXD_6X8iCbm_-&4r@YA4bK`$X~uet=}dT=C8&mRy$S
zQG~c<QE#1O;%b!ERlYO}I2}%KuCZiA@ZpvawwUGc5}b|0Ee~xPccq&_uA}PP6m9Hn
zfGye*TuborViV1~5(HPi9Wh?DOQV^9--3hIHwhgve>LiNYL7%AQr$5BBKWW#ge{a|
z+;SkkC<}QVKLri9`IzuHD6aCIR|fHMF<dd0?|O~^&#}|<^`iEC^Ynb@)A;^N1ANpD
zuJWD#IZ!PBF#+p>yIp$YmJv7(8nqwY1Sn9uyobXjuk3x`7^^V>>w#Nd{~&NmPx9!R
z0&t!B#wD+RKJZ)|Q6btwUjGZg;Ph`3VJ3M+xOU6KI@TBqdHwGOUr!uVzH}TEsJv0_
z(*G!Eln3!S>q`TC1E^jOA0DqbG{lGXGCcmAi9+?b2z1wY9&j0ON>BO5<Dfu%G|%09
zSZ~7?ADwYXd=sPiZUVj!2gxJ36v#qeH)R7apF^i^-8*&d-nr|^EaY`6>eZ_YbB+(J
zy!etb9U2SapmRA~gjRid;5ioZnxdaN&Z~qY!}%2xaJ6`*f`U(+J#*${I0PfRUmfSp
zpE-Nd<Qa~IEi%sKT$8CSt>gU3ixjKNM3_oCZ+^wZ=?msnT#XbYN=$^gButrGF%yyX
zHtSpjO5v8!cjS<c74zYHal(T6WautzaLl<>w#eMlQ~{%{;nn9hXTgM7C_q?P#oUTn
zR})&#5+*4rVqnb8p<0AeMAwmM+&bZoab1La$I{p$UIpTWcGfNA(d>D^DGP4Rc=9-<
zg*+Pdv|4ijKaK8>1f^R$tx{jRa1W{yo*9V8lN6bASAmue;H~L|J5(VuKdTn+x^(I|
z5$52~Ipy;f&znDa=Dfl}4Cw_kFz~2%!shCD>~-p@6~+wbSc`Y{mh4V$@$TPX$F5u0
zj@^uz3uZK^-qQuQsWY`i<g#MdtEk6Ww_-;<aL$U|IV*POtk{kH&vcutJRIY(V9wMT
zljnwg9M>5qaeeI4GITsBH}oQdS7v3!?$vWv>>Pj62XMpGv`@c>@7vt|XL|2&o`7M+
z4tC}=i@ro^uiCpBv|;xubS;!EIvA?UD{L31Y|%ZdLw7DMD=ut&?m;#_r#<-P?z*}b
z&8^KjTXNalTwuMC7p%>Jxw%}Jn_C~e8Rq5!FgKSAb8|T`Or}-m)Z_+>wW?sVi+s&Z
zn48OGb8{J?oZ4JAH<#8z-y8_#YE>`?Wz+?O`<mgUdR+z#&P{2iZ7|n))+bb3`C3ha
zZ_S~u%{7>u(<_^2JyY2}>oqc2R11Fv!GnE=S8E&e$_mh@H$cA~^q)0Ae*^UQBkA3e
zyCyeX_~NrQ3EnkHdk>}I5y*G)Ts1xK2YH3y|3E7q-!tS1UbMwRZ4zKcFCm0a&efJO
z)%4=l8V`)&87;I>ZW}9<2J>=rd{r<mS5;QfCAm5!l<TcZs;bTm<@&0s)7N=!GuJ0*
zZ8l`J)NZwJjlb2ZY+gB`^3JaDThlkCZuC`q*Cnlw+u#p*D`Cv8QmanPI-zxFsnsN9
zJ)`y3I#au359~X>I(bW6)(0V5l^<^|^PSjmtJ$G=YPlMJeadiLe8}Rs#0KIl<lP^6
z7gr}`od_ipUxV_KH`^$eOFEa!-W*@!lFGFB%~nkLDVH0OOI0=Mu{9ZH2T4+Utp(Tc
zVBa~_$y;rf<fhqM<5`lM7QfZ1iHk~0(w{C$hT$|{<-Tfv$cJlR)``u@C~;KjG}~!K
zcNxPi<+LK@AnhNHb6U~W2H`j>l#1Dq3PWDmT8CPD3wUdi3e2s!#a#{!tIOOFzuv|O
zLNAl4K-JSBAFff#0=(tipvUH?Ss|Nyt)a5mx1OZ0QNL64bxj-$(Zz)l(MItoZ~Ti7
z)`DNFs58fB*O+yl;6ZKV_&}{ExLTVguz0)=v%v?$WC<v5!se`yQP#Xu^17^=6qxQx
zIi$V4uEw*?tW7}9Y2K<s^Fx6=4eQ7Cge6tg<$CLq>NaH7<@)M2@O;p+coj%*s~zfA
zmU!|RNp=5st^>`@t(mpC#VKd964aQey;<W4!bqET!4@O$qL77lvuG9AW`?qB19dqX
zjPlh5OU7oW=A~-sTMS<DCT*~2?rYxlcE09&^!r@zypNvQYUi$F$VMOAW!4s>=}M{T
zw%vKZIo?J)v??#ZHf=rEsv7GkRzEV=cN6kTZQQzw74fD+7grWkwyPXp?X9e=ww-iZ
zHb#G1<m$~M-<$PJogGQn^vXLc@2xxr3GaSe336xnZ*73P?wft+-~4Ky)cdFJ@C!jQ
z1-DA4_eaL_&PxN0@jdkHa2nfhH8AP0o@~Euo1$+N+i!IZ*nZQ$rR}#CS#6U8=`#<q
z?Kf}BbW4Zzx8#1KEj|5^b9km0Ek3IWEH!7g^umHzdclm#k6F4WHD?8^h)wydrpteI
zEblzF*-W<OHOuS=6K_vx?f;u?yuGWLcHzE2@39xaa9Q567SrgjAd}9Wp=mRBS&`3E
z&~NZV?Y{1PWRmBq=k_c74gKDqZa(h0YSU0Be)DmK4=(W(%xv*cyEpVBlLD2VanJoZ
z5WjVvsjobsVvbBYGU>^uJy$&Uc#CO8-i{9j7MfFw`<huLLwb%b`K;Zqx{Xms*t}YQ
z^K-JUmTvw;pV|tAy!f7gx8<YU4v8Z^K^wf_9N~7D$L)|<m^tYPw*y&I<96u%b=a2L
zEORhyslBiD+2YaLCVLjZmRh>lQd7-rd6K(7<TNqCu=p7)KBHj9pwejZgF}N#n(r^n
z2%wpZ`}za#uP}SF$+SxIIx(5HVvb`n%}ETiX(*k!_{yb<;+fKRin%yznuB?t+wVr*
zk+7pS#rw|JUH+@SX8yo%m{F^^aw%R3ea!Dg7kvi<EGM_6a*`J)ct50!p}dM`SxgQD
zXw~nBwS;<mC$PV93VSE1sU4w$?@{(n@)8pheL>(elg#wAmbN!>qHPB=vyxe3zh4`S
z<e*p$A!U5MGC4UpH90v878T4+nRx>$MqZkkcX{cB#kjuk!s7f611=wFCylbb#o*Ap
z=XV%6a>%IUj4Y&`nr&v~<>bJALfC@B=dhsg6TJfozLpGzm@VSt<53*1IWNgfOlt>o
z2@_qK|AWa~!uwiYs@q&b(5b<UBr_u|-}WMj4Pyb#Qd7a*k8BR~CYuA-DVqb`+2#PG
znu`k{p7L5uHX816F2a=iT{%}2h|K}xpYmJhY}y?7F28lWg)}52#F3*z<Lich&uV(#
zNSgzNK2ovotLe&?04>jDzImWrGI^G!vn>Jk*0hNEO5hlTZ4MCM6U0}-d>50=0p|P6
zH>ck`Xjzr9&4DK|U)uTS44efWdu2}m3HAO&=?p^vY;%Ap^Zav$EkLS4Orcb;g#gn4
z$`k-N44;3_VzL8}f_w<?!Zr{fc1SXPk|EN3Kbt8SN@fbQS3$VPU%_SyhLV{AqL}@O
zLi+w>rhq9o69r`%N@fa}a*!yn8!(j26fouQezG|*jBE}NZgul7f{bBgbAa(%{A6=r
z7}*?P{53z>9T-M-2MD*@_{sLbux9y!kMoCZ2|&(pvOPd;XaBCA4tc}L_5joWS#Og7
za)*=c0qq?>Y!8ee+XKYn`GFs{2S$+X0Y)$Ji|v6CWP5-~^C3jp9vDHk2efwrvlq-S
z!OP+4qoyvI3_U8cJpd}(9vDTo2efB#e0v?!!YCcnaV8cU=$O)1D17}onT{!S9(@*0
z{@!&=p%!H>Uxioxq#p$pLe?<_#3ulWprVCCD(f%trwKLv=-fsT+i;>Vt6ZE;$JD+I
z>N=A!5b!~d@>OT#e&#x+szmMrAoEcq5l6#1rj$*kD+O`7bW9^9V%(vWCaZ|W6jzbM
zqA*RU1=m&4_j)HloIXeCa?ZhEAbr&v5KqoYEe!q<3^e!}7W$<itWc_wE0A|Tq2ofc
zF%vFlK&__usrj(qgy^*Gg!3o);V=gIuTh$0Yasf3q$5=vTo5y9n1#b4Rn*Z8IMr}Y
ztXUTz6=?_If{IG|Yyd0(+~F_<S6Ivt3&6dr&Q$P`s^DBex2B@D1l*shM4uu%rL9RH
zsdRiCr2;fXW>sL)tSTHQRPHAr4#h|F0cbX~Wx)!d*)zb&XB!HPM0^uX<6~CZEAL5U
zDuCuGCRRFo0~`-Pb#euLE(!ppPim9hSZTjRLp+3rz=dW`QVNojP%6w3>Nt#+sPyxh
zPm~zJ2@@pL6l9467EeTr5pVLWT&4p=OIRopNRJCyY8I-E;s8W*qRqjeRC|e&@<IcI
z^IAncNO?i!5_DFcgp~TAqc3Q%pj82=#^$;Qkcg|EPJ9N=oClFPj~&cz?g07)anKoU
z;MQQ(mnpHRH;W}T#vLT~Fa%Qf^BD;hnIxEBvn-q;OOc5{L9bHMFv&@pu^#c8Aq^Lr
zfxcE}2vB5_WD%9mERDFGpohRuy-LcC+^ef7%ETF|6q%AEp)2Ufi-rYe9k&ez6H?=B
zU`m4sfZH?^aYo6g$GCv6FcD|u#hf&d&_3#HqBW5mASy#rYsD-w)?LCddesCq94<x4
zNgc8uLl-C32d2t85l(=M4mi4^wqIb$!9{fDpQ@%-XUsrjT``1X3P!eyhUJ{*|40US
z(t^aFQ$LsBz#0fTfLiN_PD==iN^}6tE<-v#(|Umc3P3qfi>TmhK=JCkX<Ws{Xk1~R
zzv+uhx)5L1tybDVJRW#sbf}86QuI{ZKLcnp-}y<slX@k+H#BKrGIpUvQAjn60`4&l
zDNp^cQyxLD(9TW$N2m(HwSsRD{0_nI7W{s}e<e7cXgU2s!GACK9|ixL;2#S9mEhkf
zywS=d=LvsrmEO2W@WFy(M-Y|Ym?-$wf-e;u_2hWei^^+k6^QyVeV5?B6nvlH2Lyjf
z@b?7%LqXb1%sW-@k<G;-r+zcB@h^;q1~(Ja_5l?zSZD`x%w}Tu66Ek;IscwE6K|1y
z(zlEE?;9y+loBOjm?Wjfnw*ULC>eZV_^3dvd4%hhK#AAUq)b015bHJJ25QUjLV;K%
z7@r~#D>UPq1@0Co@{HpOHzAAo%vJ(R1a1<zN8ob;-&N3(c(U|C>8+;(9#zoBYEN`~
zg+SrAh2Iu_`x6!K87pw3z@H10cJX|qaI{=x=o*QJF|0rC&Aha1>$AeK^%t~7i26x_
zeh2vSfzZcItXLcfVx@D-GxmcI(<&z9fI@jouyEa|&B6VU0DTY>XxO{td8eVcn65FQ
zPb8oJMd19z5yd%B_&kapz)}=(n{wI$ON2Y$6f8;dpr8_33TWj~eE$R7Cvk2tJBsh0
zs0WoXIz-hs{aF;_@6k-aqw1Ua8_4@t1AJJ@-1W$Q82F_P@ZAEMzn<O%<CpuN+Jmks
zP`$R`aPu_<9>hU>81Ed2FKTmelkT8lj>d$?L2>nOlT}zUa9fB8n161*=G5-Et;B@a
zKyj6?MW!kmmoGuMseJF@aOGPFzQ%0QEi45erKkF4;Gh6JdXsJ;ZZ(bBq+3X1ndTSC
z%fdl{<P`zB%XcmCD=0E5MAf&D#+1_^czwWu<k4JpwM*gOfIIbwS8SXwje9pAjc2EP
zv{q0cdAN1D`C6i^dNF8J50Xp47r<`W9^KVO*~aab?b@xA+Fje2-LhR0ZOX>kEsJNt
zbGv2#m-&+(kN%Ni%)4b5QioB%{e_0faz+$R%M2|;PN4X;NWNVNgd<+x;ldGbPjcb6
z$~DQSVSKlP0}_6ZgCm}%{C~UfR9xe>tODX``W$iLbPIgLg{R~CV;4@#L3jy9dQ2<b
znKD!!T=O1%P68auk>1{w9=9aDrwh*oKG4CbaKOhz;gh5Axx|DvsRaL7+O0c#&iry^
zH02C8>lRMx*hRUEcI`lq-Lm_i;-q@cVrmBdR5fMlj2U5M;_SKDP+l>Aa=EnBciQ*c
zx7WpIao=yaFVAiJJ-6-m|HQW63G@VFjMa5Aq^2X#0@-L6ALq9Hx)&~dZ&$m1UpCJ9
zuGTE}w8Fc7^~LJ9pmlcal7(00GgcUJp5!B4SL<H;zJ|8_>Rxlk>{(am(@FE$vQOB4
zN)NlTepC0psoNjYTNyng!*OPP7dx}gz}*kdtiMpstSOS6S^t4I5ND_j#J4JE)*0f=
zdarV3oe|zoyqEVAXNWWFJ?zYyBz5l!$-mVTS`@a+xTbp-Ab&Q@jo6B;J$QWg7Cc$y
z)wC!uHkjCa?5)<|>v~nwikyMkz+l<2xb<4Kfe(-^H7k2O{97kB>z=Qd?yEMNPOB-%
z*Vw;lfi^YRzv*LI3$0g(DNUzo<Ac2<*2u2F=EN-DYHZB?$a`<n`t`ZKd)GI)HF>kK
z$*xXXmzl3M*Y1tqZ{8cg;lttCZ^D;vf#c`78qQxr1$nx{w-xm8!CQ5cw(w7SZ2!8%
zjfRH!8bi2^JP&z^);cLXuL#?wwd#zm)}Gx1I}|rB)z@VswwJ{Atj<BK70Mv**z2%m
z3+FVeInKfKw(C;i|2HMQ_0ITbOxhqF3f82R4yZ{fT^#J2^{f_0ewJ&}O9!NP+L~H=
z4QS8Mmg!opPA5n;s<n3dR9XxB2`F`XN^MH%2;!{`)}_PaZ)$0I_K~dDf>-t}L9KLx
zJAM1&_uO7<4bYD1-+ZHK#mS{UE?F?$-Whnt#FMXqvZSCaX{Bg+Y!%KX@6|P_pk$}}
zH>a0YP!8GH%F87|yP}11q=j<wyqmR<wWn&(tHmu!jh!A>2_X|DObeGV6(vkBy()WD
zR0%!%;zNnpe3^(%w#A!`i+oz2e6uEZomP`v>_flo3~AndFL%h-#<fE0#RIl2y+*YU
zwF_zypKrKmC?Q%ZKHqZDFcPS2Ej;7y)w+~Q33ejq+#R{QLYlAm(1MM|J@E(Qt5YDq
zW5^(n)zx~L?#`*Ka@EwTzMHi@g_LKFURoigK#qvJr%K<drFW-ZqE<z`Q%dBH_`hAR
zZ?zEb;j~U1#%Jy?ke`A45@~eQCYD~B^=5El-;&K*I_1RUr6!Sb+pKNTX)E^60|%&%
z=H|rGDOsNe7xe9ielE)QjO%%i=U@?dsmF-VbHEH4*!pSY{w9=yHcokQ?augp@sv;8
zL93)RC6ozj<{n?kb%(61gQd@y2jh!N^^jeKqs9!DQ2yX7EzOSRsY(f%!Bi^6DdW-V
zr-)Ckwl^n*3gBtFAe4!Xr`p?1w<K>gw%Vbj=4NeHaRB}QBfu2zdr9!*?VGmVx;430
z&2^&=YesWztJP6ERO0>g<@j-V<C04+&iVkOAsbiH26?G@IlhI5Iu&Z=&C1hh?v-Ah
z^~Gi_xVZ25LL-)j-+mUQ!8izF6u?h#>0;HI;Le2?>d`D?hSogmnA0D`4;6#w3-zs@
zEy?f{oro!vN27p7>$rR>3(X!HZQ%Pv+TK9h8`13=Zu{bDyB2K&ugV1>qmB0B&9q^c
z<}d|pUo~m_s&jy1JHO^NI3~thK7PF76QOt2pD6ul_P4%_4+9U_*j!eJ{jCQ1Hujpg
z)$eaD-(?!?+c?!;Qq<!I(_?)b>sK!)-^PWN`7=EJwke+Z{kC0H>oIcXB^Z5%`r?Z`
z$!&+emtd;vq;`mzpI{7nU&SQ14Lpt8BqcQUcRi`C2lp-V7J0jmf%jg^arqm_TvKi8
zi}T5A?{)t}=Ud)wG0ikm4`&rz{s!UI=Nma+pKlu8y&Z1|q(ARHW)RiXtF~vg@T~B{
z88UmgHH&&*8t?@&yV`aAgY6$`yZPfSHG6IhBsHIDE?D?ru>F%y9hvxX|K}egJZoC8
z{k^xmp{@P;`NsnDn$Mhk&|~M!N3m>MA9JO>^3g9nM!x~@#?08No8ap9XD7oh__{DX
z@W@JY)5<;{1#+-~&||C`Yx+GaKfANpfq)%I=r-oEH-fLg-LZewZgWxR9l=*NfBf9z
z<{}j0m9--Si(eZTu(}SPdrk1=z=}KHJ8!fnk&0sb`!u(&^<4YtmxF4M!PVyIJ|Fo5
z->fj(^%y!r53!qB>^nS}yH$_4*d@1-U~UfovG4|QN~f@QE7!HBlsRFgKd`iD&j=mN
zkm)&<Omc7eR3l_w`liSPb7RW+3d{7LvYcU=U~Y`ePg$n7aWcW&7@6;~YuHB01ao6#
zKHz=1t)azvOlUQjo^(uT-MlTBanzHLv&_bz$*J`$O>B$yw3j4}h7(d|_cfON#F?>g
z^-*COEq!<349bqzmw%?;nfmB&x&8S+^LJ+CUfTL!DbA0?2GmLUcO(31PFgT=emU$|
zOr3Q#)Kb+?sgWnqO2uu4?jy9f`yy=ZZV6YG2D!3K#a`_!ab>A@NX1s{wC1*%o6xFx
ztHkyRrb#=U^>GQ!GBT7az%7(2!7|O0`rI?W6sK^t4YDdPddJ{JkG$$_HG}Y`XPZZt
zCt<bHJFyGF4Gkt#{v#t3dd;_%Cvlp_dDx`PyyiR0)00vA#8#a0x--b_i{<I>n8vnl
zaX;sz|Kqr2jBJc3N0chlAFoJC*n^r5&o+zlvM$87^8S7L3?Mgs3w{9Pk`Y&qWF!Ej
z<g%WGv`@4ww9$I2wQa}Q8S!zpH;!BD?WKd8a8z|n)VoW2WN_4)n5g%hs9R#9K3Li#
zHw9U3TA7X8S$7o5KQT3vcJDVkAIKtj*Gud(imp(+#GYd?X5c|Dp&y_s<6$!|s*HCp
z8{C{kj;0Os?eYwZUF_L+$dCN9v)#RZ`g}{xUb~Vei3IkrXW!M}4At~Lo+kW^rkL$Y
z$HCr(yovpOkbBiT*t>`w=k*0~y5nF^IpQO}o%Ig(lp{XkdrchdmGEYFd_vJXBjv=o
z74s)n;>k9JzDE*unE1=PI0;`TXg7jBQJm~4M||KhGU4lP;#}+p@6Q|Bi8MvL^{Jin
zD24I5c<WO;=ZW$ayUbHA^njb|$S2)k_DP2lng_$Xz6WPCLB2$LJId?a;Jh{zqrA>t
z!d~Yx0`n{8u%o&msrWd{$-WR5f5V+hSRKU0-|!4nl&WP7CJOCQ&%x($rc7i1d?VOj
zUm-YF2WYSS2=>=U_=5r3D?ft$^%4GV++wuBNW~ww7`!7DFW&GN*i27biS&1Ie2%Y3
z+7tBY>@bpjNzs3BMYB_?M~LTXIvwG!QYM;!1Ylz=w9(uG>}&`yv+JX^6BHdI;7Z|m
z1@PSn0X<2;6|U%G4GO@v94-O+S9>Kwzz`Bp=ZZempnyLK$K8N?BLqw!0k6BF_cSEH
zqKymG1|b}GL<qPJ0<65~=;$`EW+)CDU+V3$Bp|=W#debPEIyc9({X{GP|-xd&J_)%
zR)iEFZ_?>F4$ALgKop0HWp#9<-5-`l-zgzYMU%9LK!7wwh?Yjy#z~ra0vw5sw5J?t
zHhtNIG!+eLwns@*gcxa;iL|3g@{uF$)vz>dUS(+<P10z83Caf7A>faZwnL;nfY@gp
zX&;28-6_&Inxx$!(wGn-4H0Lim(iS4@X4<1o3``@m+!A}rtyn3Yydo!QU*;7`YcRe
zj`71=ZP-8+g5RH#Mmln~&?*x|7Xugg+N+c_s8r#Q&YNWMia^s^Fp<u1zcrizrHKw|
zmpkv`X{WaSw*yNDW~1{Big*KO7@atiH|lcB)Mtks86&}n1+C%iMj?_m4MAOm1`*a@
zjj~i{WJg3~XOZhI+E<SY&B9h;&;dwjl*=9x)>Z8;?;4XSBB`a;q4~n$7Oa;~K?-f3
z$AxAb(>x<LSfe(83D=rATq1FynfKO5;#xBwa3V1_t%W3%&ekf;Gkk+Jf@I)Yvufer
zaDz3P@mk<7xZ+;`jy%Kh$P+6>I6bcxkzGa2i?*RjiMBCcLK#S70vDPEze;Fu0M%wh
zciIg6;Wi_BI9!6OacUd&I9%@K2%L3;i2%6EpxGud)Qmw)2GGp&xhnuPb1PE;G;6Nv
zpt-0?GHcraP|I_7I@!{=9Eqayo^q5qYJg-S`UXU^vJ9$;=Lc3sq5B2ZnCYmo_Lgdi
zx6oZ>LdOO5CGk_2T0Mo13u+Bk#ZUuD$>C-}NvRZ6(o30zRxv6xsNsMnpr*%Apr+?x
zNtzB$6N4UZVxorw4Q!=VLDMO!s*n^(G0+V>D5-6@22~`<s=|S0rjA52N2bxL(Ff$J
zX*=?zg*PgCBdFwdij;e3m5+)JL1t4#lY1guL`UC^>_0^`sfgf0(>;KEh8!Uig#z7}
z(D>9wXngX^hK2;t^e-ry&Pc?aNjL&UMwUl^ml@UQkQ9nnomCMe8fA%0t-S&+D4$1q
z^Fv_}5k<Tk#D^RrN**OBglO{l#Df&Pk<sc-u2vf`QlPfOt75l$3$?Zdt)dZ%gU;&4
z7)g2n<YyyDXW2Q>cmDl>0;i%fZ=A$)PN9*e+#iYOoIgi+&MD;9_|yOT&!|+xV^Q9Z
z-ZRqby&t`oR`31jcv`*pBh}p}{u3&w>*eL6M)kc^Gq!kg@=;+u!$@0LF@x}SSg-Vq
zw0RZt3G0cKUhkWZ6F*mc6F0MBk!IZP$)KI9e~+6vb(Ut_As8rHT9if(_TWWPT+We_
zY^_r=;puTYIa5z2&?#Bz(tI~Po{Shhp7=bM@CKB6pxcvy9dswv?MaP^8JL`pC&IX{
z(K<iTT0m68l&+{M_Ei&b=>V~A$jg{lxaE?@G(qEbf%G^}_&$LL1imToZ3RtTpe?XK
zU~7RT0?PzW5?CqlM*?paDEXS$IZ64OlCSxU;7-2pDcq8L$zcfbTavGZosNu4z7{<{
zQ2gZr@spDA1p*ff+$a!hF~>`JEGdumgwUTB_@+Q9m-TnS|Dm9bUl1h6M)xu-64+HB
zy&9nSiv^YooG5UG!0QFB6}Uk`4ZmzDJwEm;2Lia2vAWI&g8xh5v@wYsROlE76t81e
zG2T+}wu1K%ytm*(1jhoy{3su%NBJ1PMsTzv<2MMtO7KmB<3W_;cMAS<!EqO4dH6NU
z@n~1Ze=GPO1^=_)pD7%l@tDuRib?zip5Q1wDe5rZM)2-}V=3YI0fJv5_!z;*3SKGr
z48a!(zD)2{f@7R;K3kL`l7Z)Qa@=72Lg4+vk9s8${h&ZRfHQtX;8Ed!U*K_ppGtc4
zAMumo5JUX@V~GA^*i7-89Rzj~*iEH3FBHDP0*4D6EpWW>&lEUU;6h2iQuuBWxK1GY
zmGj4XLG?E86Nq{<{wqn3^@I7I7kF6U?*+ao{2vQMy*d3CDm^LmP<lMlD3~TND6jx4
zH^pOKG3+YodI?@4aFjsQm-!|O#Q0?#^Niv3k{;_3<JAIDPsUMChNvgQ#{@nn@Q|c`
zS#b0(^PzqWzg7_6x)~=&KSZ~i2yCj-ljAm~qhA^J5r}n+@nHh7jxmmL%W#IImwMSt
zg#HtOA%PgT#INlTuNynX>&DO3xW<oTibb&R#_5+0zv*QLjg;=vh&#&PNW|l-!xK;I
zm8n@~o@wqibbL=S14)({mtwZ_n5}Kg?CiA=%sz&ByAelMj~j{15}$0wB>_+J;k4g~
zXJUdM$P-3@5Ckd^a^gE1Mj*{l`dPs6C4nCZ{8Hd%JOU8kc4*iTbkgsY_$LJZPN1wv
zwDLBX?or{xOy_)G7kD!MD7rpDR&<nuSN0@nUCj6(l@D))vIt_N&`g0PO4XBX)Qr%I
z!H3m?)St2ljuU(<UL+BY5zO#8fhZs2Xb*z=M}mVjB4B1U7%-Aa-5?ymNAI9xLL4Ym
zUJ0!Fw;c$j%@krXAZEB*o>>BUt0mqIa)40Y60F}M8F*s??g(x^A7)%*RR73jpD`sy
zT8t`Opa$ZXH^4Vg@<l&Vh({eGW&{sbL|`Vn%a^hOxD$uV@O60<-}S($y`sZx5M1q&
zvL5;RqnUu?PT}UutV8?#r2#&yJZ`=wC?Bs0(X6;rxcTy_-A6<-0lx)@t33G&fKxqa
zY$W2K;KP9xDuVAu;27h~N8^|R@kOcr<?jLwV?QQ54vMQ?^1nenaKwbD`nEa&jyGet
zV#Y!1W8it?^n7hl4tmKI6EGj$<!k!{(6%vLG5#;wVLkKYgO6m=*rq`3@*WOXeLKYi
z?|>sZVBWjixl>Qzl%C|_F3SOUw8~+pV#MUCX!kkVFG#1ch;{n6iExs<B3!%6Hv{+;
z67L4D0db9&PEP?Z#zE!Fz(Ik^8^za|<{j0A_^@_zXo&AZ#86p?kJcUv4e`;MM(sg-
zUK|vt9v1<+%GdcOMQ1*0a|*;q^W4q12Dno`S{o@4-$Xz+AJumN4$2qt9N-tES5c?@
z`VjUD0;1ArROjwpyE0R!Ze7p7FG%;l+LX;XO~=U*PCx!P`2{IQ|H$lNO-EWqIpB6m
zqhy(&bStG*70-X+K=BxTo@azY_(mrd{51ORa&SPxcRD!Y>2Cdy3s1%MlP;WQ$6*&v
zv+9@&r`h<C3#VE9wF}3r(VZ2Z%8%KhhgTZlSmpF~E`H2(9lu*uKs<Q$0S-=u1AciF
zK8c8EgXa)`HZ>P}oVk~g|5J*Kr_xnKpPlJu6qk#Vl8eu#ixPfcjm|r#sd!FP@&AOT
zVg)@w7+2y&;5kjjZ|$JOSrs(32lWQ?oT8%au2qVP%g_D?D7vAZ>0QHl42J^7ys1~u
znmj3gVr2#P4S4W7TaUNzZ%|t?-keuCdoDgi(RL-hjiavkYQ4JRySn#X-TphPD|RP6
z!k*9^+@U9=6}HW|rU$N1=;n=PYP}}oA-5)DjbZ*6Du!WA#-nac#=Vi6jE_WXGCmTa
z$#{e{8MOz$*u4qQOYt?ip{6bMTg@$*P+0V6&9t<p6LLldSLY5r=GU?|X2R=3X7G;S
znx=c3Yo!O*nKhZd)$5X=mbAwE<D~V6l3Hq)UsYwd)N#JJrGfK}EzQfX%FC&GvdGtT
z<clBsRv%hiHf>SfoQ$%WEwsz-tulaJ6~;<{Z3$!71N+mQjJzggGYhoK-miM1$X7Of
zQO2A+!A)SJ!&oV>Tf^9ofW15?FE91~QQ9=AA56tJ9r)snHJRSkNvqezAM&8qwYgVT
z8M#%Uf3YQxRnGJ>Lu)HaotaPtZQFFUZ#!D`r{3$SRZ;t|s^SWCoCg;eIRB);yzHyI
zi>iLxNwsR#p+#t`-gDB*rjz`t0I;QDY!I+V!q|_2eKjX7@BFgaEEh7+R#|hJ2_6UR
z@-Q|S*ll6#C%}F`rx{xH|4rH~uHCb!b@7WgdABE3aeF?TyRs^fyBf4FYIW6$+nR<l
zgZWS>OJlD!SKXSoDWN(sAF6-VdLcA!p|qJNN}KRb0wvfyM+tUoUUyQ0O=2b39qa7d
ztc~7VJzIRN3TsIkY`UzrwrRKdZcW~^bKsk-{F)k}8k@dF+p~S>>%|>QJ;*C6UC2jD
zrPXm(Pn-i*e!3p=;mV)hv)Y&5B4of9QJ{1{ov(CM@IWY;c<bUy$CTX=N=`RJ{?gL2
z@xgt;f{+&62Nhgz*$q}3a0E)nq<27?vDw7^!#aQI6~WcPzThpc_L4#^6mE;ElS6t<
zO0BPSL~SxsfTK3mN=;8C?z+_UoXv5i6N8754(gsLce>O!J<kJ0&z%EzQcXi1D}WTf
z(ks&aknzLdh}slRpS&%ubg88Fglx3F4JFoz+pNvrEuIT~TBlGvlp05S_rHvO9QSaY
z(Ml^{Q+io;-3FshZ)M1}USN&;Eo%N&fd}x4;I7=qa##CG5B1V|)*2hE0&Uz2<DMuT
zm%V;H){a#}t1he6_M~prwJfOne!fXBo3(0fRS!}<)p~&P)<$okr#uPedVhl_cXfd=
z?uji1q~5zlhm2jf>YKg9)zVWwWUHridhoM6Eq8UD)%3~@){6(%8zCcQUri#EtP}V2
zEm;Mn(0!$k>-!Q1milTE=J-MhPzo)s(NhlY8C0^4RYsrH4<?Q*O_`%pOv)Q4q5rL6
zdUXQEZ64G=^FoQN{(1M7ysZh!!wjvl&Gp*M;*@n3R^5T?j9c@xUe$VSUcOdmY`_5z
zR6nfK$Pdk-B&c_$x75mql+MW3ps1M+MNPiW^XH{Dz4FD6>oi~8p%QRqmB*J}oxP8E
z%4V(_R(0MME&T^bW##$uQqW639d~`{=<ErIPbizQs()2$Qo}8soINs6%kv|BQn`in
zhY=r-^!>x>GxChQc&K~kLuqtG>40DxsPtBV<8tAc8Z6FB$!meK{JIWb+z*kgaEWtQ
z=dMT0XJ~sJZLdeS{hT5w+jg%(TR|N(FQijjy|ZL@R)j*RF~`vGk00tq&g%}PuCtq8
zeo)Mg`V+9zX@TD8F|@Zm_<US5MSqgDKz-(|VJ*=3@?GiAn?|z*MfU_eW}Lk&eN=B>
z1Dc>eJl0}H`jX7w)@y<W;sRYv{i5Slld@h(U2@SsoTK-Mz_o$49e!ob8*-Fl7EX7L
z0UwQCW6sN(_FbrfAC6uVfErTQ5tnz*dIfnc@9-;6LchKV#*~&y@07|luxxU>@3&O_
z|3{Uo_t(Mp=YOqA)qRK0I`5aNR4IouUVuI<`71H?O}kPK7kSA~OPfcac4|gy!*0Ec
zG+fvIwa5$o+}4>djOorAuSV7OA$`+Za@<=+#@D^QMOS&(+~a7&W<Kv(=`DX1+OR|5
zlBLUKYm_$Z<=ul-*F898>EQQA{#9wiUb!?_HD&4MkJo-Z@~@%|TQ%nB;Jz0Q9e+J(
z!;b0T3FOQpC0*Nh-VOF5&r;~adRZS<aA?GOStHih{2hvq#rup<TCp2f_NfUJuvYBM
z7N+sq)Mm4x6PwZck)MvvZaZaZV0j?LvvO&gx#Y^F*=@%h^{l+}J#$Icw3A;W%{9bD
zI<vk1mE8``VUQkLvs`3b3iQjX&U*j_C^yISsqqI^uP|Hpdw+y}+<v(=6k)BCYR%d%
ztywTP2QzdhPpLI~f@S(nDKo4!3uegloJuBX&F=6}IsK=U$r`Q~4rAuVl=A?~^qyWO
zY4?J;F*092lX8N&F)}y$sP2s{Czu-}bF<Psg?4YFv}X4)JFK-dj{Og3#(w<F*h2}d
zHQTtt;LGXV^v*-S^#AW#v-FeMd13MISDL*LO0$J=q&1snCuKpeF)q=za~;Lm)~N|`
ztT=1xdC;Crh-*TBO^9z^Q^GsaU$a((2hI%FgDsJOMCEmB(c#}G8(O}m9?TKh!R84G
zq<*RwCuG1O6Kl7=)v$JJJgc`Jg#xc`-meFl^^FEu8&>tbZ3V0P7IVVa8cZ0i>YK-E
zyW3VIWz?(f9&A)frF(n-ilpWVoZoL6l}hFJ$cm(Ar?25;4>l^9%Iqm9`c|PShh&>w
zT4zCrHla(~W-VE_w*W}nK0OseioS)-nzTbqs{~fr{k;ig><C5Q+n0%=@5?b!cP<k}
z-y@`>9g*rTC+fwRsQ+4~6n!_cqA!M%Y5XuXrI+oEZ`%#X5|l8$5Nf^V5)`k&tG1-{
zn~So8KTDPS&X{aoURIVx%D-bs`L}foNBQ>^d2x0Ym4Cm(i!;x2^kgkT>Hfajz>csU
zn%>)!?fRzgdCpP&y@1tg>7$`b^|ueJ{!RdKp`-eHVVLj!devX0B20XL71iHj_E?1-
zKYC$U^%n}PeN(VGincQAeZyqvvX+F&KXTN4`*A+Rc^i|!b+JP-65<v?tE-H)VcW!!
z2dw_=0qa#!C?3GNxEJGf`i-KUJAid@K`}E#J9hx<;u58+Xy*=SjvX;NQLYmW<AEfH
zzNDHjI2y*8Q~{#=gEWc<u|_c}ZsiByX=)I8nxg$-R-ZV>t<<1k9?`;@!-Mi$3eRli
zRBAA*7I#OYJEJs^FCpJkNJ?(ChHzz3IO`!+6&}Lszl49ts=`B9RT#LP&#J;h$jz31
zvFK9|<%*y?>^^waYSJ#09Y~7ryjBZB_R|;W7ZJUJqUmj{6Wx@eAEpzli{h&>aST-)
z=2%?MiV(1cqKCMmr!**Ft#I@M_s9qVdq}_<SM<;Z1soC%beY*bLcoh8;CHU*jtvR0
zQWS@Q-9u(#gn+jpz@iN?XakN8G$>%Ca2yBMmu>+bn*`9#DiRQmj&4M2yW;SK@Z<Tu
zBp{FAqL3sVMDBR;rD?whg`<hE6@=Fv0u}!aI(>|T^7{x7`Pp-DR5{Xmgr$9mXh>7h
zB<%wbAWadXrP&vVv@zhQbfgV(q}jbi8b?E#eZELzLX5N@i?m{J4tJzo6_&PIq;WJ!
zTLl7@jR`T*{(xAjX)cb=j<h*pX{aUFl%q-7D<X{v5z-KWEo<K(n3}OHF*O1EhP=Ah
z@R~l$2MaYmug~Z6`vSf=Z@iDDNOMlXC(m<z)0Vguh9{Y3#px7=X=4WMU*+vi*tL=I
z{V56uk+X%&q20RtIF$n1mT=o(Z*Ekoa0n=6J=)(9RL;>TX(7kc89KwG7*O))fW#v}
zqr`2LQePWfs=XjM8*eiaprOQY=0%gL366;Dh}f#Z6v&RsLfN%~N@}HI<Xwoo7twxL
zQ30bfq%^pxP-#0i6sa#kQZyJK7ke}V&EBlYfEuKd4yy={R3wIYYTb1{$d^EFpp54@
zO8~4oM5nVklC?MiupA@Jc!ruaMJabqK^DK}WB{5+X;uShp39gDpn2d(=~4!iZG@64
z76;=n_bGq|-6r-Kg$A~uGtT;<xX`S7nGT@YKW1(KuHofUL*$Fba`GL{*>k=qHnQh@
zsWl}S@3Bzv9|y74UM?4aW_^O3N%a&LnvGEg5dbu$6`kkyqa?}3nW{|rQI+#mJ@avi
z+Edn4`w83;0JK~(ZwQwW!_)Wx!iph(Bl4w{B`O;0C$$Y45kR#Kd!3@Td7bG1nvH1o
zQiTi69>a8iXknOOBn*QiEQ~bDxuG!yK({ajaGy|`=5)irLd=6{PP8!E)2M&Sy#t^b
z(4a-N0l3A{JK;bR2MWP7BXF+(7cp`hVMq|w37AY;JB|T}Dm!mwoWXsq%|LRx>+o6M
z&n*iOm4bAfEes!Y5rBrT5eRg)KS%vYg%}r6X=uYKIzTyHBYp~evn2;^<Xw##&g`e!
zupchbG3rd?8x80L6OyQ{hcm$Ai0Z>xC=4X1GbQ2lDiJ@n98+`dSWL-~ik2x1D_W*-
zCuBEhbVtN}iL#;F6E6cO7A*rL9o$afrz)xiD^Eij;$49=pC!=_9TlY-sx(y9s5Fpb
zc8^NKt(EMgQSIr-1LOw}Qt_r@5O1VN^;p66aT2LV0oC(DqoIvG@or^hbyJQc<$?=q
zDcU9+z6Vv_@9=vG&6$d#9y^Jy^2JfQ%72Z}RmMX$!t3&b@GP2q{_Yk0bCjy`akr{6
z)RRYPzMlODpf;boRF&s){r>eIP(NLZ)>Q5usj1vOLQ{D{I%@U}olZn(D*rP=Q~94%
z{d1bic&duhT|R}TGI_xxV^XXSg$Hng#>)cnBcAb31%9ERnJEyrEs8h03G5{hw>G9<
zDR7}cJdiOxBoIq5<G&J!pHYlUzUH3<ck=yO;g;k}HX4ZEl6)=bmoP5*TIGUEzT|w8
z<FR9#;aY+B2;3#`8G%^-nNP}NNqMY)2>mMsZD|kEG$ekzwZQfQvF<Q^pukB2D+MkP
zxLDu@fwu|VBXF<4Cj>sNpjIdFcj$WLui@^;dU|+}V;tpV{2PUnz6s$vR#J-B3j{~G
z8ApF|Jld7<O9aPlg7JxhUoANLm-*4o9FL!cjQ>>d8o}=pc)vjOJM%v&_(8#cFZdq?
z|C`_+3NH20r9Nc%jPf&5RJ?(^8sqtbqaPSQPw<NbA0`k_SX2&Uyx`~`#!(+mcay*$
z3w@K|wSwO*IG&+69r}sW9T14|#Pk<6r73+>;9ms3Bk{+TJ|nq*BmG7iGYq`~(O;x#
zZ8j5#hYQBrsPtwh;k!^^slWjOQBUSaJsD0GI91Z){=xaJ6nKL`^e59d3jgf_QE!$b
z^)}J3%(qV<`jzo#1!7%c{x=1p-i*I5`D2|Se$q^4=n)tvFjMhkj|-=>P;W|abx`Ro
zj9X4uBCx+ej9;c-4uuWkNB=Uclyox%$2eyC%>q$h#xZ^wV*E11d}N4zrhc^^5gh%^
zbkvjKn*vc!#{aIMtqHVLdeR}JcpLr85cOkNBoOstysyBa0!K=Esh5p@Wxi_!V!dPh
zM*^|lF^+YY;dV(c^|J31`eOpI{xKiMEkW&0(S!XjsGSl1Gc~@o)~rDVg8dp!yBmCe
zjR*?p(iBP>rO+Jli0kmg(-b({3e9{2lnG0!HZ*bRhR6^Dli@!F)`=?jHc=c#Njd$4
z62D*I3j)y`oc?6#ek1YE3;g40_@m_L6>5>7R;9&4OOn=27lrF=H9@qd(t#LQG!gWh
z5FfyThYn`=IbLi5Hz9{%JAs1)PEe3;yc8c3y2elx0TY?DjKTqYjaFcuBWY0=4#_yD
z;c&^Lp91ujCnn^8LU~KDZb33ko|sSwii^*SexUbNF#!u}1Ro}{F*$}SMsYQOA7T1+
z4e$*Vd1!A6aj!=G$iu?G0XHajzNwg~>fv5Rhp)?{`0fGTP(RI%;=3RDHq>`f^$lVH
zqZb4*0S{d6^5w0QB_Ns+HxxHt!F1pwqM3lBpWF(X1-}MP{Z3;W4=o&gIB&s$Mbild
z7{^*Z4&rm_O?*)b%mp8ShD9?bJPwL$92DXP>iJO&S4{u5qjYbap0E8K;5l}Bz7E%;
z7_M@JQ&9a}^dF#XdfRYp{RJ(*u6F78bJSx1Xw)uvNa8^4@*WPCysn=DZ_lxjr!RrJ
z<aKKXoYIrLAPx$^qZOFDwFVszVbLL4fw@~LIGp~)+QNb472(QNzHXy{U!kHS&QbO4
zwhOVvIH-IXI4Dqgqxn7rttSrRbJmvz_`0`5Je7s`XziiU5Z`FfsXd6#i-Q8y<03#;
z`*okG=*$;SObEnB^W4q10JxKH95Epf-$Xz+AFT()I4EB#7X|Xw+N*Q7{Q7V@4dxy_
zij+!oeq(&KW?x`aHjV~!GjvqPd6lpTKfhuEt`^T!Q1FSfXU?2FYrfWTYQ@}+bLY>T
zJ!$d`t>dK06X4!-#?)Dpo$INyrp(ql&Y!$UvAX<9s-*MgS4^C~U|z-5NI{}vB}|!H
zF%yyS*eH=M0;O<E=sR*q$BOwdVn1QQ{K-&67HP95I+qm_Cd{3@&@D|BP%+kPE7#{%
zPg6V<b1P<DO|t7*!X(8pvtptWTF;?cgz%_3Qj152@C30m)>9q}2B9%N*GXWi!Litd
z(_*^H!2xOT{KUb*PlF6kiQz!_HU~pIO`2c0aNLMBTC6!Bo+iOTLFtZ7lLx=*Q~*wc
z|F15b2Khf+I2J3NhZ)hpj~gZZT2%o!77M)q7}fW6M4Tl(<8S31mHN&#ejD(MTI39~
z8M7zCD1;0@8Vo($NT*&7M&qKB^0?}ZRiboq;wfpTE)GWA-5o?mS?BKT-*jTwr73wl
zJ!5SzmyU41v+B;28~&Vv@HqwH{}T$r<LCx$jKQPbIR)Wwtstz{Vzt@!A^V(maD;Yn
z_p|!VM>YL-Q4JP#U;179v3+ktO2OL44Y@F-1pi8N+?C$WO1^0*4m5y|DR-q5$?i&D
zVkO_Sut(B8tj9~y?1S`a_CcDae2{JyAEXZ)-+kQ!=I$G7;>#>;OfaMAE~r4_4M4~f
z+}E^fo2TTF!{;~oQiFo;y7-OOt>!ju6BH!#wdUC7vc;-3OIBzLvo~$fa?Y>QN@@?s
z)p|-c9`?biiou@zio%}!CgtwU-Bt2mhu^Ey9B+P5%8K!l7>cjbL-9?kjs;7$9ez?v
zueG)1*`u58(n^A>H+Zz(t@L*uj`0A<X`tv8pSv=omppX%7rTAGKHh&0T8{kw=|y-(
z(z`iNh8py<G;J51ZYPe@c=p?>8`>-+**r!6+#<(*9y7!$UAJ4d*W)eU)h5ZavPWFe
zFX2ls$zGgwS0KLEi3_htK4NCA`B|r{0){7U$uo-<m`iNGXThqM1Iv3K4#b&Wdui_u
zo`jk3AQlJxAHxo$Zwp*&{?NYm(SNo-(I%yT|Bi8_0p<_PX&yAwJ*nLvg3~c#nrY5>
ztd&1dVP@E~J&XFm>s*!2-oea9YEe9JChTaqq5Ruw-}kQPFlzRKxf3UkEt@)H{$%pC
zRkmQ(#Q9Ta&zh&jKF2`^!MN^@{qNcj*^P6=W!71(lkL=;jAU$=PD;dneAtT2>YZhK
zi)??9-Nand!%oe{hHP)1?QM(A=%)Fh2Gs-ChHszwmlcDt89TLkR$Ou_{9C2drhF3`
zSdn~9%rC&Fn;9+eCKoqA%@`s})!EsP{oR(T*J(;fz%WH=hey85hImcC(345OJDl*k
zZ_cQ>6Z_)VK09HepG9MR^FX;|GPbl7^G<B~y>lb;mC#;ldN)CQ4-;Pr^Oc18e(#&p
zZ{B=zw?x0P_G1uc`sWOsg{{PYv3PSfQtFow2|G95swXY<&s#84)BkEErGNpibM)>0
zsha+_#ao?G0)4-K8sSao*AwAi_@~ZVsOj%O!&y;`eE<B}$ok!S${@T?!{}GbMHOH*
z{Z@Mj#Q9Vy+FMME34A$dS{06J`swx!F7QrM5$Lz(Q96BqgQN`uq{Zg}90wd}H;1JS
z1(~FAG>IPqgrqScLK=wJEqDgoK+!7U@Ot00Wj9zinl~9Y>u@2{H*Im>wE0G5+OocB
z+JPsZdK!#)2V+s~y5dJD*OGsXqJntO{{3wLO-2dmM(B|}pY+z)hwEI1<g&+Dj*<e>
zn=WHH@zWcx*KrLH5dvzn54|MaiTzQN81kOo2sY}d@P5#rgRv6PKgV$&v(XvSnaTt?
zZC6{<wsW*Qg02Ust!x8u3DY0zhBG9Iyu*z|?#7|c*tbXT{G33=?XC*c9hbF8PEoZu
zUQpy0a7iU1vJ+@TA=RY}RI2f~rc`QQATCs(R}0{z*LaTnvA7maB0J%HTvTacuP!{o
z-K&N&;nrR1r-ZSEG?Mj-kYB+yN`TLH;XtkOb5&Mq=H03xsX-#8(_2QA^fCsjPGfK_
zB_*;G@Xd!fshL$VjCIr!!bxN&RN<mJVqch=YLTQbc?{y?Z0Y%9N6(u)ci!0fm9uA7
z%$q-ZEZjm)n>-Oe)k=qq8aS%Fn}TEejT%1or1!D0F$?Q=vObf9I{YhYPm%U7BiZHs
zK>Js++xtO0R!Qw^I(?Pu_I~ikRJZp7e38Q|>L_0an0`?d+F=t<ZV&J=$MJrUqP!m@
z{QJBgq{VnY2%N_IL5y>Q;w<HcAt@$CxjjgY+B$?+fl(ByD*HR2mf<&ZK3W=|mnHH=
z1@&JG+$RtXNlU2yXMrCGJg%UDDNgZ5qQJHSe;^POkK^%ahL_@yK)hw-Pq4?ZWKlWZ
z68tm4|EX{tZ#XHQ?t8>fpCTA<F8FzZcM-fq@G`-%2r&N-1;1MG>4IM?_)@`d7W^lI
z*9eYJSDgRP1jo&s@rTr>U;RmeQZF3~8+}67e=qP|fv6wTzf{n`O@VL&Z(13mmq>1S
zFHB3JV=dtLQh``_2-mjDr{W#z6ERt(<n}C7w|7Vy0j^y!vlc`S$e;HJM19zgSiT${
z^ugKxu+O9NeyPQNfrkX56}fhw3&dz5Tln<On|C&#q?|sQ?u>H8^C-l!!?jMAR+PpF
z13Wl180ditud%}ceEOs?R(}zPODdNH9p%yUflyjnx+q}HiT*HdU^MBp>PLsD598)X
z5QP~P6AD40GD`4vz(p$ubHPrycJqxyaVNOqoy$IveEtWJ3^O_=3=}@JFNFZg7cqjI
zwipJwE8n<hfm=A7;9Qr3;O4_@qHhT?VKyjkzL$XZis6c}?46JRKGZoTMAbJD<>2`f
z&A1W-SH8)+fnOQT1pF2p{(5=}jSK2`YL7&r`v9@JMDS66JACvIMS=LDK8&Zd2d$xc
zJPx|6d@0M3B|Skzhp76dWA)KaL^A<@4u?w~Yh7kH!1o$xuKH$nM6zR`QGL<o9H<`e
z;c&?dQd_j)*vJ!BNw>Tp%?(OV@-lHy03Q7zJ4kaQmt!MN(I2vdS0LJH=b*5Xydqq?
z%Qp=;@kWQJ`UVexp%@314=XwcDsL2DHjQ)2kNEI&l>_B_5w2YAmrZq`^u&kNmjm(9
zJaY3D0(a!m7^6TIvAcH9uMgqx$(>JP5xaBeUdn=YW4<T1AH^T~obSm^(O&1iCtqED
zcE2a{S84v*uKGCg93HX%556qZX#a&%9NgyUrx~6lRRB(-{Gbb`(Try!6%bFO_HQnn
zR*QeQaIF5ib9bQIC{`am!-=OU47^1YF0(kW1cf<UUz)pg!tbB*a{6{WZ}GhOlV{E=
zEW~b!1v9XxfjTPunV7dVbn2=V#_W`c{nG6Ef_&01&HsjP%iU1$ipdodrk2l`xnM>Z
zSul0d)P>QnE4$#4;Y`0IxIQ~y+@+-B{F!s|+nk+Wq0|fKK0BZL?0oLC^Vrhab0?1-
zIBVjJ1(POgXEfWsRicx=DAM|!Kel4doOxp}o;hLiq)D(aeEICT(<d}IMm0@+0Ku-a
zIa6m$p4$-`kX7_$r0&~)cIJgyeRjV0+-K*?h|kX1XZM{TH~pF3ES$$%Sfs|cU(K@V
zZvTe8v%!zfZ$x}_j&r^x<3n>^VY|3%x^%*a=EJ(V7S^QW!e5qm^Ot2}<}b@n@|Wc}
z^=0`R-P{OfG8nzNu0>00b8gA)M|{=(^`5+7(?NB)O%7}8gEt+ETko&-gmTyAYI-O)
z=+ml#O)vDdG)q4W<-#m%PIX2ow~4R1Np5j<dcI!m-Ruu}YH~H0t8M1je6<<vVDjbI
zht2%!&0Bq&U_EeMfWArBdVQNff6)8M%jZ=#&w8e^eb#IL_~x4v_geeSoz^pEwYE;L
ztN?wwqStD5dhlT1;Y`0B^q)0Ae*^UQBkA3eyC(bQBB!eLT4h0HJE$FawCt>Bv^2$+
zeX#Ew%CmBObzEg-wT`^^)x>2zQ>RD8Z%6#jQ^X%b{JRauQyD5-RJP~5Q?j0kl6;nP
zuGN~3T(7~X>dIQLcT>{dLrL6*t~PhtHtz>{g-sW}_;J!ft)w(1WQ^BCMvV{VgN-c#
z^r{y<><tB)!OU^UM9-U$nZ3og)u0})Hd||<+%{Gy{jm0z9nDSZ%j&E)==(SBF3T^9
zhq2<U>ZDMv#AJtZYqGUL!4XZ0tAjKyZu8cfG%kJ?|AhIoz!PR=er1JL(8aeodt>4T
zYrWYLyBMld*4ZJm(i^fWwd%~Q6E$c{t+&>h^2#3Acl^Dn`^_zO)(1P|)%elcYWYsQ
zQ^$MbF}?ySz9zFieK<a_-$Wk$kw<ZLO4f;;si%;I{E%0XTMm~)<xvz<J|+8R$gZlk
zS$0fXyfLtx^1IWA%jYh?eUkE9Xm2ZI;%tTz(Nl@&sR=bHp<s1lC`f&BY)>fByYJ=h
z)S57VZE}mIgxC~z)`@zlRGWwrHI$>fM6MnQml(CKu|p}<b|}$Td}slBsYnZKwow+R
zFI8LcoYxwXpxRl*H_tkD%06wVgwm%l#!NLuzlJPaTdv-1NUGDjE{Uh>-CBEdifZu}
zt1)tll0MYNm)e*~I53k+sAn;|N=viHr-XdLR2qpcJef>@=kCKAnq2FVS(AkROFE>z
zJ%?u6Ht%{flwOmiW)AxC(;9!CUwas)zjM9olh&_~ug&$XUmu_uwZ&ZLt>!tkHPDgz
z{M=f5)>rxZwYG)1HNGylxXHI!ZOO!XUOv`ZXO+#Rz7OSq;?L7+n$W#fiw}9^-uixR
zhPt<|^K171(tB$ld~XdjcyA4a@2w5RAFB?8@2yesQTNtEG56N9nsa@BfBSnY^=Y-g
z%-Z4!c`?`Pdp&!1-fxc6YW<F$mtT{<&Qh~l&FR|QcG{sKjk}*?P1tm(2R(t%ou5`%
z)k@9^U3qoobdKp26Z2n{KRZdxJC*M@978>Vr--LxpCUG!Jg%_@qn_4_b#HH=cURc=
zXRN~3Jv#8x_lxj5XvTLD%V{?L9k31UHv#PY+cE|FgVfHy8s7Qm$HqTTzj>yW_6iKS
zC)-O})HZ0yeL<5JGg@R7Ryu~<M_yq1yM8sS&!s)hK=R7-9%!2!$RD}Z^xoSq;0>gi
zdgncp59hSG?pH@9Kh!>u;930K<K{I(j^?yEGWnxzA8qq2e&;LmnyhI#ZJvCF@W2A1
z1gx<uOncD9Ic;H|8!0?S_Z_3w4%yUfX7l|Q4GT;#OQ#0Sr?s-bx0q2hE^wo6+J*Z9
z`!rL(a)YURLqAJ@esJHS`&&%AXqah|`;?M9?)|B^#q{@w{D16y31C&lx&K-2mYd|}
zW)F~rBrF0Vh5%uaB@0FZf*25df+QgXZZwdP1VvPciU=+h)M8i!R9ct1P+V$TH`MlN
z-N3D_UH-P!y4BWKpMA=+_5b_6nRD*kb1xxb@u|%u=gxfJd^2Ze&YU^te7|pI3VkJ?
ze{sqqLmvD!g?{#*f8Fuk!3n$lO%tE;`~BIC2iM=9K5Sa~c`tAO7%|@~IM1It>>=~~
zwN>fE3gb#Y`{EShroEVYv3Y*xc|wwM+dCYRP5D_Kb7|JBaphBM-WYXn%^MTGKWTU0
zrwTItW#$cQ8nXO(K;=BHr3I$X)9S5$TeQxI`SpW(ufFV|SL+@bjMljrt#je@-}heq
zYTaLN`Rgs7i_tn4W}er3_0N7zG+GB7zw6vVrhD#~-mB3%NFiFM@^4xBe7c3^)Oi=f
zU~k$uk6wJQXGPUGe_lbR>ArhQ_=5CaV_y(DWiw8>MqUs)Wiw8>#=anYN^wCVPdTk)
zYMFIGN=oDWPpvjL>Yhsm&-c$a?_KRNiyt@jEqD7}{^0O)mkgw|vWi%)y*G;fM1NYW
zJ$8ty`sRYjs>S&y`y0%K^MJ)0V;S>kJwgM{PEA;%OfmU;RcBMoy8&w87J`HE<C8Fo
z44P&RR&sU)U?dsD;<@%R&cjnug27Z;r8zFEZ-3Jt$V}-^rkAH;rQ{*B<Sk5UKrhcl
zc-Fb+o=ag`#&-sXPcYpDZf^h*Sp)KeDcQ)Td=R>PK?<%UPGjmPz&KO?ZhYU&V75EX
zG>bEG$`_xTkyAURG9zdD{BwJ|llr*5L&v(~67z>noPTZ*R-oqjMIbYCYUiIDpGc&i
zW08bRJ%<kHGdN>#b~eIp^w>e@u0tW@yNnAQmpJ0g(`JFbFc*o=oHy@W3R4EBa~K6a
z0R$va;6%=2YCkp{#b7}>x@E-!vf|CCctBRX85Iwx6-Pc)@xG$swD9jn9qSpRSEb>!
zdP(LGaV}b9I4*GpcvxdNR^V)<JPZ3_+|vPq7%xiw#&NP$JsSOne-(8u>4dH7eur@e
zRPFkt2wPSED$7>2gl$miNl+2CRV^hOR9=^KrDdyHX3O0jwpA^+<zV~DwyKlaR`p3>
zC&|)Qbt;>x;sp9IX{tKS=A0APe8vixnV!xZO4StCyb??0@>;-1V|e3eZQvO;J%Lv-
zMt#oUrG!ajk1%(g$=0sGeT{eG7Ggf#`Lh~U)kE;i6vDp$2D5;3!h9Iao|$`s<gfMH
z@*}_>GJ^PIAzMWTvz+viIIIm^MJP3sugBFjt$<ERugW4o6`8w7Ad~aUnb()V)4%zf
zR<xB_<$x6<tpp5i!?HS9_tApE+ADFjb#>TtWiGFEjFP)ACl1Oym)ANb&R>Xw($3|z
zj=}N7$E`$~vy%v-`UB`8akRMb*{NxgzBO(o<j<zXgel&e6i4Scn-&vh`Xu<>vz4Xl
zNatVWSTc2i>3W__W*0yJ=-8o*WT_nqv7<s0GWQi4%~Cr+^B1=jtER5Uy^Mesw;dL-
zXfXI1?jI3BMYCN{7)(-m^O#A$VvRz0l*s7@q3eJ*2*(hPqu;55IW=aA6k#$#ZIj0-
z=(j*H3u3152y0j}T#30@DvA|pi%XItMWT^WIihmj2eG{1b{L-^z^xH(6J{g1a3~}-
z6fZ?+@wn8@!UnY&_gx9%+mROnc<U7FFRn))K2P!y(A?K@{orX>Wk$%;ax-q2!Ome%
z^L}6Q5zxG1Wkz^ZJRwh4Ep89X!xQDA^V)7E&cB^)XyIuF%xPz_r@3!J7V9C30Hsrx
zl+>sS6>R$pk1AkpT1&M-6)1};_B1!P|6@J^R0ZP83P}EMxu|4AEDI|5vZ(69muvxo
z2Bdz2v(q&Yzf@~5sn*=;bcJl!hR{aE@^~ZYdt|-HG#jY4ZI+BM*^`M%lVO>@T8Uf@
z`uA4k?@_<r;Yfrv_gi#Q`gMO1jzL)SWXWU*XrAV9B*L0!zZJP3#0N^`2dL9j8Hs@A
zT_27_So0!*`1SrpiTMlAcArd!faa?SM<T5G@Fvff6#>onrV{xkF2Xn&iGUV&K{yg&
zjqK0FuV2X%VQP2Pm7rL(81U)rN8T#TwS`eFbY^4I6!sNKbO7ecj$kK1U?7emV#FB|
zb?SCRz9;Uo_e38Qzpj<27_GC403H;O;$P2fmW8Kz(G|t756iIP_JZfE*bHPg1sTzr
zx(M)%JC{9igYsIt@&*MTRnxq8bGG>9&PfuMlQ)ZJ&W*0QH=^(1#-YW9JhN|foyGJE
zuru6<b|_(=if+eoHO>)n?sIUeMd3Jv9R)Yg?cEok;It|)0?z20z+H#vT@<}8DjGL0
z-PAMfBAS~Xr52#_^`_d;ulXJ_AT|QDt~1?}@Oa%Y@ryDu6IZ~so5uopn)`IhfqrR>
z!2n@7YdAta+%g{{|7+>AALAUTgZRa=WP(lWlR+I1N543iWYhJ=O53=?w9=p(mr(rD
z*}$}%@i6kE#zrmSJ6mWESC=LqaIMoQnTcO>JkLmgr<u*n#4pm5q%)gX=I@>)trD*{
zZg_ZK(vx-5H^7$~AIvPzoYm{28F=~|77r%qo?zymXJo!RBPiqIqfFbeG_dK5Pnw8?
zu7RAjH_B$+vSxQKc!_&EhSfS%%7eSXfd3*YMg9TlcSs+mMPxRuy@hro|7}TsD(TM!
z-EDL7QjwlEsbF(&Jek;>9F5C#y`&o?y+YC#N%~4jZ;&*~%jvgE`YuW1&6xAsC+VL_
z`qz^FouvOu(q9Ols!Hh$v^M2yBuP3~(gl((k~D@4mc!$Y{W|F{k#e&9hAh8vm5jee
z#@{UIZIZr2(m#;&k0kw5N&ly$pBJ>YOB!6`wxcBgW0<Ss%0`*1lkt&o=m)eC8jKz3
zSA6Edj~M<fnFQ(^$9o+*%iNsJ$#GTL9KBukN|eMhH|J8X$1AlT#oZ<SN2I@B`kx73
z&yxNa>7OnA7U|z0{k_tEMf&I!l)r&dC7JwX(tlF&-x5B|=UC1hDt+_{N@vzcf35U)
zN&iXVyE3F-B>gJs-z5D9rT?1nv1$V6>mDfmiPHaX;d^j}=)9i((jPDVMbek$@a&fK
zGt$S)52yQ=@V)5mM0;ia-t#2=w)ADYU^7~l^T~SqW=pzF`Zr1cLFvCF{l5x7E+GA3
z(wEmI?gdHzxA6T^&Ob=fWy05-ZlseTX&pXYB+Egr%j@qIA`xF;nK%d^<GY$4ZA+k+
z%XrnJPj5Q6bgpzHLz_mq{@^HbUW|(TQsfk*+g6pssA4R13W0W*p~w9O$>{sr=_<jX
z{BU29^MB^J^Lb1_#2Gl0^QO0ecHyv`6|M$Dm7`}m`ec-A0!Nj*9Q8n-igJ$nX03)C
z)y?S~_3e$((x7qA>F}<ho;T-O(6gOFpot$B=I6YHFkN?Q5A;QLKK$N-LzVj&bRG_p
z!~MgK<Q&rsaw#v|>rrkWI7++ZF2p_979|xmePF;FkinB8%DoAWQoe!LA^W$$qw*!<
zAV=l<0EcqkK}$j7UW;-E!BO%X^j*-Dp7KNAW(V3ieP9r^Q?`s(Jm>U*K|e;M)y|nx
zkn$@;SS{akpwE%<s^_Th;C_hA!a?QpN<qqR62eM72A=}js)yBINsjuxDo6LYRX)5S
zup_xTgj6})zjR9ep?t~ldUVC3!_x=y4m*Ef<cLBc-<A0TBQW6-&YC~avmTvujk^D<
z_2}l|s>sgE>(MQz%S6r;oo=O|n5Mx6uZXsz&U3XzL7qC<Hj9Q&^bU(gd>X>{DRc_L
z7z~9&JlzD(Dl|RFXz*Z%c<TIk$O{LWI{7~o8iNMuRD?r39vphILiYw;02=l6RN>^u
zYnA|QEOD$S2^4)TmZKYeG}8i#3(F=S&uIZ@_MTY*F)gm=$6AQ1An&Bgyl$C{+bamb
z+V|vP!{}dHk<ULCc_BM8XFt|?hKqPcsFliD&^23iUM3;Jz<xeAS+|lCG;I~2U@%67
zSv+m%^oE5kwJjHEbX~w))Y!1F`U0%hfVG2o9SGxGdO90(fp7LKMt9`10%#x>lLB^m
zV%-ALOg@q0Cf6^nUD4Rqis=ZhM-E>9uKSlR=A+jyT2a?#vs+YdHI~%H!cTT&6-O>^
zY^rUmZmn-y(QL<jpflH|FKVc(BPe*`3alR0u*~MaY%Z;B3)$ql#MZV&Fk-hEZ|aUy
zzNBAN7pkv2-<CM>qE?`*;S_x?!ulHFYCVG|BYhC^lk#{i6hbY36mtSv8<s4?9Fn?F
zZHuORsHA^$-yd^sz~AKj0kbu{dY#^j7L*%<SpmEB#MJ(SQ<slM_z${yrJ0g$uT%G`
zx=!5}j&<r@5bM;5xdmGco?8%JweCkew}7V)+)~g_@2~I3F8krD-i@9c%<NF^)LXLq
zRApWHmj4DAhli&RWSx|IZ-1@)Z8>=$!=5~lzQxmFZq3fRJhw^<?!YYS{mXN!HfuMz
zziU7(AFsJ?@M5t$m#=;QxO{C+?cS^N^*Ob!xboxzZO+!c-!0JRY;~oS4;f(0tsY>`
zJvXP%-X~lql~4Gt4$cyA>T~)_j_($|;z8H2w9z|!uHv-f@(a_3-Qr6-seD<lCtT@i
zC%FRPtw>8riz}a+bywC!6^pYj$SpbWOrE*LRpQ$phqM0&&Ust;nOPTPFUp>WxKEQm
z-dkF>e!na8$?|>rlYz=|-xj0U2cus%na^+cZu4}wU_S4XCVm<W;IsobZ+G8fz>L$(
z*S2M!X#Pt3WAV0h-wv3}Ps%YjC+^7hKAiOM=7b&DzK1s_Q9EpM-I$rLZSro4-{jvE
zH>VseFgf3tb87a!j--u&8-01&oWPvm-YfF-IYF0Jp0!ci=G(i|)vx@N8?*M_?iyO2
zeN(T!_qaxs_v^3EO}NRo_rVSy<nsC(bJP2qb2D;M5K7p4udBFx*ygkyX<Cl!#I!zX
zC+*Z+lhP*Loa!2l-;|viev{LRHwSlmZ`OCFlvnQvQrq3E?Z~3`+?iUwy5hkdS!mzn
z@(U{#_xi_9t=Ho_^<Ix}_PRVsmzAb%)H~ugLcSxVyh0n@p(BUptVtc1Bc7)1NG)%!
zSliJn&C`)wUQtogt37LCht{ioV|<5iZ@X(?xu?TlvDQ_Xrs3Qxah72Dg}t6cs#ctD
zMXz~TPgm4rJ-HFKX>$^D;!y8F<yqU}=**B`ja0$%m086*vpQ1CPpf#eL*JQPzOrIT
z)|jlqtgMZ3w!!?_n*v(KHg8A#7XQ|`oAmE$+Y^Rr`wO=x+!S|9KpT0Zcc*V#+(2#a
z_c!~p7s0=8b6ob)9o~uu_fFd3LkldS`tH#87Vq?N`7{}NZbzI9y|Po^yJm;B_kztj
zco%Hea_1d*W1BbmH+$!o-HyKWoATf4zX>cV@3-A(?zhd@?(Wqm`N_SL%XV=;dj|b%
zQF&f-R);$)EBU#-)5^Ah|6KX=`g4JK<-MA9>U+rt_D(I^#Qa}?Usawg_%JkQWB-oK
zt!9qCDRWC=Zsn##n3=y!eR7MdpSdHwBzJ%7PEYoltc!MLmz;7V%$a@LZsdN5uOgVE
zZif1+BMD1G9_{_;weLr-eLs2+e?N94;M_-WH*RxnH?z;iy(sR&?R*#Z0qw~y+0q-P
z)$tgIGGJc2bZf>9JpOF*5Ug`d#-1ar>yeK=RI81i3Uj+OyOp)RnT(6Kqz@+Z;`Z!{
zig+4dVDnNmK-->;em=;%J8AcR>fh^5(B{5ezPi`F*_GKPxr+{bx;@*sdw&*UuA2KD
z^z4rY>X6Ze%s|8DnpP+W2F^(L=j8V~8zZ&g7BjmFcfjNC7SqQnEeE=u4BOn;Po5ZX
zFm;0+0sZX4aX7Q!bzVce%Y!sq7wd1ig<0@sX%_79xXCOytq^9xDehH;qhp!{FS#_*
zEO_!x)hsw|70iPBPX4>;`OzQz$)-La-P9-DpZ20BrO$HDvcQQlbZKDdOXn4OJt>o?
zc$Q7xDMR3TR(OASm4CTeJHYFAnSJ{;l6A1h+lMS*mtUOfNhsdU3y%8o-*vC_T(Y^p
zZ7W=7J^<re^OxG#IVj*he}^y@ejUcbGj^H!|D0avEjX{>ynY!4IPs*<O>?|2?WMGr
zi@YdOMxPeXd0aROt*-uc^{*v&b>PIwJHuhms?o-z-71a3`zCxpRxXow8ofU42+Mk3
z*cT=|tGv~}R&(-Kc`o)Yz0sfWpHoeJ>%XRz&75@E!)O1$v;SY!p9{Scc8{;}Utl&2
z@S2$(SMhyVOx11x*m75f>GkV8p5l8tqsQM|@<TQszIToJ(&~8^`}>-E^?4gipLa+T
zU$G}lW0D&sO~n;k%8f#yO9ChI6-&hxTgq3ALf~3gY$0E<-2NG+`;>q68ASHn*7XV(
z*0x=)Gap(5<K=dJ!Y#shdGam(zGS?-{fmfh<1B>eHqJuC?ly-igl)}SXFj-w%$fJB
zHh03Dxz7{+bIlzQ=FI(`Tr!ZdA$#_VQ%#sN_Zj552$t|LXQoi~udR^9BfIvc7l?iu
zU2igM4w(y!cAu%QGrG0z?JJ&ciT|~G;_JNK%6&)o#BYl0R_>R_cT4>4gl>pKSviii
z+fN*!LHUu-sz3AudFK)v^o1lA1m5L2{DQy}0`4TmHa!LA)3$B;P_|9ahk3TNO;1ee
z3+rkR#+X#Hug-~&PmGTb%u4T_pWZvL15vd}X5Um{lRgTj*}Nw3tu7d%D{BY4&0k$S
zUK*=E0Q>P@YB?z>(pnwH?519q9t@@g)7f4<Cm}I2J|Qta;lvZ+<>ScCra(rvVCVlo
zP<P^JC$>9jt=oGB?A-N|yn>Mf1`JH^osAqDlFUp|mRF33vY2;VI=&AV@+C*a-ItEe
z;E3lP5%*dV&pIOZTsqqAf-QX?Hfn!qbw3P@WPI;iO05-V8ltrlMQbJQK-9t{GZ(Fu
z1C#VoFhJ+?eF9;nwaj&^$4fi;ht`mxe7l~L*_RFFOS*6skgvQ7f56tbO1`*O9c#u*
z%lQY_km>wRIx|KvVLG2ert>J3Fr6Pr0WzIG(F)j{LaXF2I7)u6UGjx#(xTq|Q>h#{
zP8Rh?p&an2z$6>gyB~KL)Z?vbyeHjybHdw_r^>RYpTKtM4}z!I(@*3zo$1xfwx^$D
z%PIEsVvT5$v+U_h*)kqRFZv16p8hnl7N>Pt^~utneu~X$miF|O%%N0QvOWD&wiZVk
zV-VZZPqXRoTK4p(ClM4vBA*I-`sr*>KL`Wekg(l6EX`+-Jw2@{Xs!$MVR1f#?CF`m
zC&He72HDf=#bi%^2HDfI$lGL3e+IAmhMZiwWlw(w+0&DRYlv-6e+Jpp>%|Ux`k7=;
zk8IhV{!Fr`*Lxw^T4_^1n{Db*dbdm3)X!#{dg4?_oBG*oQ%{^`;=uNQc0QeoI9ri%
z^NKdq_pGEe$$LidP}j3EshE)SB!dT`IowzPi#(ITfW(}%3`h{;w`{LJHvmH_nke9H
zV|)F%Db(CVzsC0Zb2A9;1??Lcw-P0p+Z(OS^h&nhpPSoP()Y*l41t1vlKwMJViF{_
z3nwHvDuXaAfZ=f-Lb!hhM9tiaz^hg?F}8s5D~mxT`yKs!h=X!_AO0>h=1n+uTe<bJ
zb9)cb$W263ZtsGD+yuj!n+t#r<>ncJW1N-SP%AeVE;i*RqLCYI-b%R%MpSNBirn0n
z<09Q)<u=LAZLP>nL{n~8h};AtDmR>%%4Xu0Hy2vDRoS_{B61ValpEPpplpKS%*~xI
zb6W<9)mCoxR&MS*nHxtVH#c2U%8eOOxi!h$)<I&kmD@@?HzcBVGdY@aTPky7MpSN(
z$=m>zn)g|`U1R6=sLYL{DK`R5scg)M$PE!kJb%Pf6*Ygvc(V)hN51;`BJM}zv=9U|
z_fN!p5%?JDW6c*y5!Tx@H0M$K@Nam&NW?RR<6&OHcK;Yel=&i41ak_XM#zPK(}XQC
zh9l)1;rSvl&T+W;BIZF@2ZwN#4{{xmv8-YAED{>^5MLBkGE~_`2LBsjTZ91TVCUnQ
zFoL2}^YQ!%yIy$+;o(5JpNAo7BI0Q_2LfcHMtm|=GaDrz0nJ>?Q##;j=EL0b@HF!^
zOXM{W2RSL#%=L`qBcQqd%zSuMQaJ$ym(`8+<8dl@qKFX_N~Ve;o+*o1!e`e@P%;!`
zCVQFz8+{1CBU3J6nNK!d=HsFukBc%vTDCS#N|DV?dDxB`p^Oc=;c>QAcD7{1&zU~S
z0_Kw<QwUg@&K8+cb-<O?;htul0BmY+;qfIC7miv66`+>ki$oXHc4%}wT<G-lj4@F!
z@ryB^m^}2O<_O^zgDo+6%tent2)`K5seyS|r*nrLE;LTcX6o{?AkOZHYST>Ndh&b=
zSzjrMdNNnmH=MTyJ*qml!f}&)jQU(n()8<EEiW4a)C8)-nW@om$+(kFh9u1+(kJ6U
zCq=t)C#4=pd~`+bf#7owe3tTZ;g?&MBy8tL2sz`ran98JX-a_A{lT|$Ccc$3_?$EK
zZQ@&f8+_S_f=}&8odJB=ID&7TUvJ^gB`1Kq$K8vkOHtRIiOgww2LklWBR)O)BHKo9
zlR4~$Bz1p0&!|JwW6dFXfs~|487#Sun~t7g4#|~Ll4d@!<PPq!^f-!?q{la2Tg^>h
z;G!X*xeBRj^y{LlL~H~!cQ&!<*Ig*t2skp+x1zP561VhI2;u=KevRGeUsF(&-OeQ1
z4G`I-x#r#yB;j2+AR~VtwE0x90%G(0kwS~l#T?0e{GyyPA1*N-!ze9&QEJKO^5-!h
zzo>x4kE)8+0V$O0tZ=#RrgR$pqFj<s<r+k6`bB9ZpUX9l`S_)B33)D88u8uurE&>A
zmy7N+jZCwtT#_GEE`1eR^lHsD>lPoR>9*5pzF!BfGXk3a6Uu~s4H`s=jeury3s4G#
zqzN$@5~DAm1&D7sOmNfm`!v^Vk^g<5_EQ}Fq9aK@cPYBnsC!UGCc23DMV7KN5eE)q
zyry%Daf#7l#t!1sFXea^pNVs%4)+=5h}_JnBt*ZQBe5-~e+M}}rMc#aGNPxM^hU<N
zNFZip%9K_b`1;Rr{K`5Zbxza8$?ywplxQskoSpgwkxZTq$xtB0iH`>E^cGjV$w#on
z>v#l9yi-T8#EY>QCuL^h?KV<s9SXdeZ++{G;yp8hrG5T&wjT(h<X<@U8PR(g$;v(>
zdaq=4pONAeB>7+ZIp|mS8TqYW-Dl*t)FR1_T}AL&=-|-i8;N3{5#DZu=oGQfNZ@$x
zGZKHK`-}vm=4^?5M!Gg*D`_NesX}ezL1P&3pGO}e|7GEuc;O)0JV*K~q>m{A%%?s_
z@fdN~-!1(+rT?__p*7+7*Q8Ik8KwKX^#37zSF-ferC%WZfzmILJ`Dv(@2Zx5o%EZf
z-zI&G2`qPm^zW7a52gRO^q-PGItt6bCH?=E{+GgcV??2NH##c&L!>`U`jyh3E`8Z<
z?gf%wDg8^Nf3x(VYT*22ySeWXv?k*<v>#0%(|(T`0ObEs(w|8Be*{gV4#n$!N%xU-
zUrC=N>EV)|B<XTV<JF4O<DHTxx}jZ}ULxsMNna@GD<plDq&G`?tEBIc^baKcgruLA
z^e-j-8%h67(g&sgFTpopkxb<<@M+Bx>F~T_I#1GtlCF?G-l;f#u8gmjbc3W(evZFb
z(i<dwouqL+IDV(3@0augl1BMCUS1ai{hDd?YcAhAl73&(pGx|3L7Q$to2VDbo9OS9
z-h{S|=>d`+Ea_2_9xLfnC0!}$DluWttd>5m8|M>}^m6H6F8%AJf0OigN&jBy<No0E
z4@(-?jrOrI_e=kG(*L9M|0@0emHw9^y$cUfO6S6LV?S5=CrTgJjrrrHkNPk@U8a}y
za?O+cM(JbxVY$`P$N0na&C<v9qw>3Cy<B%m{!gTj>&EhUinEXF#y+ka`|r#2vR<zL
z5qvjZRw&+$>&1R=>0^9idW7^xi}Y?;FE_3i$74KYAJ>O{d41d%ub93}`d7;IvR>{R
zB_HD}%i;R4FRu^n9?ugsZ<iA<<$b61V>k^1h8tH<yC+KH4kkGa8?m+*ig=~5WOxYt
zO6F_s6`fq$Cw)AW=qAzLmA<^GXprRjoVe%_+Y34QxY#tvQf=8!lC@3~jY$m=;YLPK
zVM0gH43n4~bL_VligoTjI47N3I`c0m#srH}{Qd|la^At9(Ltl!aBx()Gcdr`MoC4_
z``d$Lr^S%N&CB_reaZQ8(?s+jYI|}xk9yu@N{4~Mc2>9=9Ho587!>UJR<<w#O%A!)
z=<cVe0y6BVZ^rd#zlkyAs7;mg_Igp?K2Fg!k#c>n1&wn@IpW8KxqaV4IEaJVBY=Y(
z1{UYMzrG)XXUXA#&W_|9^ZxQE0t01~+Xs$Pk37i4?TC_!y1s+yy#I_Lhx<p(Z^%a=
z@xY35Z-S%LcPRRU8v`uYH&IGcJwCvplyCU&L7yPwRSz!%YJNp-(3GCqF9QcT(9ZdR
zMRYE_C^(&SeqhmHNLcNhC8a69LWGs_72)Blog?E_&r#nZ4Axo+4k}+N4sujpr`)UH
z(fLTui-R1UcM^Q1{fa&me3nZfAvltw`$(1h1hkc3JPE=1{9?>+tzJB$Xjs$9d54`J
zSUh~hC^4O|EAs<WPot}0&kyX`U+AltAK1P9h0enDk=>YQ3Z73Fj2xa})Gb?>5Ht-(
zmsvD?ieHQ4Cdnfj?<B$@J#{}kc5O$rJ;WfMy8nGvENJTHKUL@ygr8Mt>fUcCG<D<m
z6q;`7e<(DD79H6NhX95nJ<X!&o(4^iLw0mB(DWE!Cu#c;An9q2__H1KA_u+PqLVp5
zx-xF>?a1#4XDVXf*Xfu{VsA?>w{sOYaku9v_Fpt?M3FX(Hb1&xaeZ~DzIIW4OJ~~|
zH7r})G+G-bx-wSV8*XopbWFE1s#{#Qv>7`vS=$>eE^1g6CTbTg3KQzaM~hom(A+Dr
zB~nAtVmrKoh}MQ>vuhVN*3)<=O}Dt&j%osAQSr#5m;l-N)$E!2*faI<Td^Th3%#Hi
zjo+-PkIsAZ`0s~=-IJC!Evs&$L5e2#30u;G2EC`r8H9qhZ>;+2W=)7(#S<0Fo0ctZ
zSW-Qssby(xqdkG}-*7%8J|g&Y@d)QbIxoNDL3<Q4A$iiM=5m=UmdQzxa-t*bWqIQy
zAMJQFyciQ4Z`T98`VH}c98m=FAw7WYk$jv1Gq&okEoO2r?IEmcIi(-%9g~01y@7nq
z#lMD@m#<Oi73`d&1(~O7dF1D>cR$Cpn|}AM&1=`%%hvwJ(_hPb1}{&8MVyeuTgxCp
zPl?xV&8o=zm%Cj^goZQU6>63#@`-+|`3Y@e!RJ?4??0FT<Anky`X2(9S+Ag)PM<s9
zr!<FIB!7mX&46L+&IWy0iqCWz=C=2>^dY9#6DWS<k|lm){2g;j2c7FN`m}o1{P0S@
zS#rB)_2fG|34;T57y4UQ2mLMS7y6g?S`p`Orl}A(;ST<UI{yfb%hlD&o&CmItlWA-
z6U&sZ!iO)_mR2c$2CI~traNm?w%a|xZKfukhCtt-+Z;M7J~7eg#Y<xAXUpDvWCpy>
zQXQk-yq&5bT|A+q`aET1f-WeYt#*H7$-v+4#u|=OXai@B*m<71rq(&Njha3+k>0X@
z<HbIkb!{NiNr6BjQ@jnZaG08%Bk6gd7u6$|X$kZm|0s@?o?5JGEi&~iqy?@i<~LrX
zn;uVJ3Z$U;j(4$4I76HYydU7`o^@R&rw~8eOH(gd>$=ihXMBe~qo5Ty)Pl^c48dK+
z9|HIk;tvXZ(y$UBNz?et1Wag;`G=Jk_+ro0O2H`RH(I_=hL#r%8(yfnF`ogulb$ra
zQ1c{sr^o4uSokr;m8JL6dz-n&P%2I)Uh6qcl3`#c3Bzv$h)vFbeVy=W>viK&@jb**
z{Nob%F^!+Ff;*Ev-lRP&Le?`#OEyNfqgqT9wl(zWr1lO?o6H;-1Vo&yw@6aOo-+w$
z0$UwAg*Y1m!ntGMv)x_#(%0$Imoe~DYt>7SV~tCEygE1p50k?cC$K?#2A|aA<Aav{
zP0~l-Wxe&2QqK&%57WPt^t+PAhb{9D3cd>Fk+Pq3Z4^)XE2alYdW7`RkQ`qo<I&tq
z&ynZZB0+*%BuH?ph}Uv?SVY0~`S|(1dT)a!hZ@Gh2O_S$C4>G>>p8m39GCg9p_|zO
z>`3A=<5SEbUh@Qx%PjJ_;LHhzd8?5?p?yXYizFnQ@j=i@ark-4NMvTBAH>r}JP`=x
znuIBZ+Z=7oy8rJ&g-30_Qnoot6QSb=o#sb86dbAKqZ6l)pDWg0q;<(Mh{oNWPW~7v
zk2Ynw*)knkD3jtBNx2K8e~FY|C;e-sd<Rr=R4%6*>10Tn?p<4<fiUFAQZ35SaHr&}
z-v+r|;89v0e&EwBNJEd3pIHXEYru25K44hm27;~^k!-Y62z38QIZVdy61LzQg5sjB
zqTB><l=J#`f&Och6h7Xi9Ihj|`0wCnI|s!Nm4h7VM3wv!a9;69rARnS&Vel?3_~0b
z-z*jWX+luV?=;W==c3$ja8x;Z6ycggIY)gHac%joa|$}Jg}^T$K<9Qk^fOflOfx2I
zU3NeU`{3iAkC4j;Jp~8#A?nZMNX~&RBsG9HgCZSnA84h%Nk0PptV4!KY6nFwNcGxH
z5f10jjVJd*{F6ASeDoGUj>`7|4kf?jKY=d5;dB^7)%vEWm;pb25s&<wm_Z7iE8CeF
z<Z>MO4F*m37nM&w1~@;AA8Pqh#)4je!|5FLO}QBYcoX3KNJ&bL%IClWQtlUgmP=qM
zAxHflZyc6Oq3dClkH!jelwTcuRqj7Qx8tCCQ2UY#V+PBIkLnU;Flxlu5naa&g0(%E
z!HR{;YM0ixYOKotc47vTMQ`G6b+ruBvxvIiHj9Q&^bU(gJUz1RQ)s#!eyY&)R{g9(
z({1pELQ{8tPoe3S{)a;25prnEKs-D3e8|%<b2?6TtabQwQ+?xg__mrIwXxOg6z=xw
zQ70|Vn_a)OdH$($i;E@~9S=1-H+YYly+_U7qh^m-7E$ZgB9d}7#O@`smQ`?SroNVH
zb}=xEbq8nnsM+OeioEO~CdKlX)3H{wizYt`HM_NXprur|bn096Ko*qf$R8T@yLH#q
zW@@IbVTZyU8g?zeUEh#Z;?iF?^4pEL-X(kWxDEQ%z1uw{Y1-5{tupJ(f_5XNcS=8P
z!Sm(kO!Jha78naQluyaRa&RuloCf_jxi7zDj~9UAw}w{x6QIk=?h->A2xa$%20b^E
zmEBjevfJ(PV09&9%w3~?RQ6HPeE&tBRg-u6S3<FUVejYs7kGSqmd9aHn_5<H-^6e6
z$5*{AE|^enLnmUZw}+8-+YIz}yECBq$;`*fC5c9sP-+j5edib}wU4gvoGz{z{|cq{
zAWQLujA13>O{N#XA1h*~lTy1Vj^0;^on|YwN79xP+K(-b^{DtHko09Wk~G%EA_Zxz
zixcQ&^~aX>dvqMVn^In<;pm=*+WPpTbW|67cpgeEox<wnF=6%cur8>Vv%8>RK3yu9
zsSK9GoU)lh`AeVCYAd6~m=iH?RtQ;1IFo;KtuMZfS!;{0clP^Azh9TNxP#G*wicH<
zvvm0IiK)d^FOnsL?)5d);^LDsnKTtncRaMIq{+e8XlL3~;}v`*4s#X;v{Rc(S&fb%
z*B?AZo8={$fidJ9+C}fVP}p=qn;HkCLHlKl{3^kt^Wtig^WTjhwHNTS9z4=2DdqFi
zXS5ZEpdGGu$dUF<=1pR@YeGoLj}=oF+Ogq)qrUMZ15J9Ab7)f&Fz)Kq`<-qL7|MAQ
zq21TUJB2`Bi-U%D=@Q!zu(W72#FHZ}nM0eJxE4H1t`lu);!Tj7iNopkfuWY~ZP2*J
zQSJqB6uCet=-p9LQI^JmcObJ72i-fJXj79`Aie;H(>b)MNjF1)+JW-xM4Otl6Y*Wp
zrY4bk$7;V!gvlX)y%4@q-=yb3cR`yPq(0CEZEBF(&#DJTJa%+m>i0@N2v&l&%GZfD
zHTWNpv+^UKoT5#|j?`VTz#cVnl-$szD;C(nTYI#r{|4IBDWW%V_xi?YQ|X?;?UXOe
zE}y0R$fVo)xM){-+xKqn;_`L1kZvTq=dh|38!X!2D74vPcfXqzRqKdRg~vtJO0D0c
zYVA?A_NZEWRIM~t9m1j+`*YY^y!5DAt&MAhs?}P=RqvL1{!p5B+XhrLd3PTf)?2Y=
zDjHU4mCR<!VyBf`b=URKuxbx|oZs%=kX4%3?$HKouWMOxiC4RC?ERcEy)s_AA?w;c
zrFmMYU*?-+K0Ht>|Hlbh2?R5r4b=%=ujfjewUWm^wq6)$P5m_f;=j=T5a_Z_b@HKf
zs{X-!{Kn|BJo=d*53KJ01Zh=A8$zo}=ETsey1sI~D&G)?(yOLIubKy=;goFFt4d?x
z<E2;Sq8w>QIo-N+@SS>9yt7z()jf)sqE{t$*jQNTRrf^dRd0pJl(1fPPgt+ICsMCU
zdClX~4Ehqz)Qn34u<!9|UfpY8;b@o7?eqA&KA$hn=l8{X6MXcE--}a-pVLcIFJ9}u
z(zVXK>ae!IWVJv#kE2^uvy0Zeq<AG|s_J~gnwLI1v5ozi>_uvIYy~U~Lv7a^q0<!u
z-yZGjG1b0C?1}yj*S-!y?<VaQG-vGNlQf0LX1g<q!12(=mLTiHX=DG0Pt8*tWg*h3
zjm_zzHg-1Bc10Vzs*BoKda6A^1#&pjF45<(rH#EGVRaa_G_ItTB01^&|BHYXM?5R+
z)W&{^I5MJgx+XA`{Nm~S7dwSOJGHTwf!7snEQZo9X=BTfAGLwgT?>Yyg-g5!bPxyi
zxz4n)+YoPQ|2osgJ^;CyIGk=D7)rYYsNXGf3W0vXA-5cK7qqcSq%qxygX+<lHuign
zFTmk+PHik9jWq02ew}G!Uq*aaw6PyT&T8k*w6WCxx}uFGt*CW9tbT~{I&E8n)P7by
z5)dXwa@6mYeh|C}v{k;&w6Pl?XPuYwB`378i|X1&S_@(vZoll&qlOoD-L^IB`#sv&
zuemmMF1mrdy?H&1rQ9*_gZrGiNt;5`Fmr`P!>9Ol77cmomIQ`aj_9oxfp~f=yj!8k
zcJ)UJO}E1{3QgS}prUX{Pu=@%g{I-+?+Q&rHVyCWAWuUs-5TuZWT5f56Hd}Y9CW#Z
zp6Q@%AWEh`AMt2EeJ1E5vyGkIQoF2mG3G8uE^uMrmEE?E?Z(;`5zARbE_BhbtbVvy
zC&OC$f;hvig)m5X_y~)ll`x7eVrgw1#TJdS*P>V)wPFQpZn56Q%4$TlRnyWJEA2%p
zm}RY4(Xx1Pn;p|ySF0>$VKvdw>3+*jJ#yXeVXs|}_P0m-`>oLa{s+BK8ME|n(pKKl
zcjxi9w2h(SwT3BM$NQw&V^6Ev)0%bSYwgJFX``<)Yk8GcKT_=-)V$H_Rai?|;QP|}
z#QmeF?YzTD#J=A&Db#q?{T5ANHr@0y1RQgU`|rdtKEXGcepeb^ZH!lSJnBxbU#1!T
z=vBvfMsEP4qOo=fIELUXY-p>hzo5RQwO;bgghzF~dG>`3ixy$=D5IY%;T_OrEXGSe
zf#(ysw?U}9sebYFrbP{l8|tw_O}_*YBXX_4A_Psu4G{Mey=htf!i(%81!-oaaaI<^
z{YjRzs=l@n@?2W0^ko+nf#o8xa0RNs@(5OB4Jg7Zvb2g<rIgR7)~-~ZE<t6MNoFwN
zJ=D7##YK*3T-Il}tgq@bz>!6qv5-s0jrobbj2Dc-F7ps@shNTnXD)AQwOb`2;Uk=(
zN}R!Qx<p#OgtlsbSx-#sH<(FY&1Acth}BG(W}M&&-g7-Myqw8>x=G8KB=QRp@~&>F
zUDU90WOc)`*0$PZbz<eNFLm>dWOp75@%vCj>|LgLM~Yiy!M#2r_H~!}4q~;3KHYPf
zmJn*+sCDR}pRG5y!p__MTm`R>(xDTr4HlG^w?$tcuWiYy?|af#1K~>FhEPV0Cp4#K
zSZH%iMd*#bC)Z4D$f#M@Fh@Iik`Lj{H9s#5HoO5Up=M%H-h^Oo<$-s$U?mpc){t2f
zA1bez7P_M5n$XiV&ld)V2Xm_qe4-U>F*@`HUa5u74_Xr|uYhvrhBj)xbvunvUj7$i
zb(fkkIg>_0tsCN%Tr|CAY-ks+!=l$*)L`*`++guO9~~T-mwUm1ceRNpm>pWlnEihI
zdhOK1bBag$a@QRAhwr{yjO}`8aHxiIs~Hq(kfBiME*ZKr^u7$eH!6rc-`isfPzHdE
zCl9rZ{KpMlW_?o$oA5jN3(N6C9~OsM^yMJXojY|{!vAiu{+K~qAiK<8^A^auJKmEv
zxwY_zW~TeXk-tkc&R*|JDD<SikZ6h!hMG`d=m{xvN1H}|FVi(~UZD?v-U;6;^iC_A
zu)Fq`{tE}5-0!2lP5m-VvwvQpm;Nel@n1afWYhHc2fd%@n))H-Y3f-QCc5ohTLMGR
zeyeX&@3vXjpHyqQM%GU)>-%)p3j975{ynKW|0#d#z?1!+;cwNg$+%)_*-5qjOY)yG
z&7yzy$F996HTG_qH7<O3F0TGHl_$>sz#8oJ=3bpW4Xp@}0&TR+II?#RWrdpPM}%0S
zMtMdEu<1#BHQHAE|H2|QX}!~7%Ac7v%ybV=8EDcroTe)$BO|>}dS34n-SJqmCMAV-
z$TU;a)6?^rfv~9$MS_7Ti32hzK~~@7guX%kPfuZ)tRZf9pl@ah%@fF?^hQ?v0RH1l
zbu>b%+{aSCUOpX<XvRQv)sNBBF=9h0-osMAfd(<FO*MUuhbIkCKZnz2`etc*yPls9
z;(u_A!G4x)wQcp9ewm(5zzb>e7W$eim(kZ`*^0%B@rcqd*V8Eh#a$hDVSU4rP#Y$c
ztku&f#iKYLz{ZX|NMk3;F!um9odmwNPNz*0IrU$`!46~V^xmZPLw<TfT=PPlg?M@W
zC9f~`R@C&X^i%*!#wQS35Z9n#BXinT()bhTOCZ?2xe0lkf`9axrKuN%F|^XumB#l{
zNy%IYeKqxUfCaoz2ZHE{IGtS67jFuz$bd#AnfTC*u>K)QC{>6+fmz|1u9YHiWXtFD
zvX;+D4lkdRhBB~I7tnD5a-(L%n+!c(FU@10Ft=zZ4tsi$5(QPzv9`*lMeGxgH>BdM
z<qss!6p|XYT$_#H!w|MLFt#Y<s)QWp7_xJ;B@n>d3KrHfHr252%!X810|n4GFzOsb
z5h?b3lLd$<X)()3ECMtJ39x<>6{=07rFx+7=w~`<*r>Z<HQ+gRNh6X!35jP#37-|2
zQ*z5qL;zE5h_w>OgW^073PI#3T&&$&;uE#X)S`IPHwKE|1Q6*K;YmUahB|oAk#~0$
zA%Ci_r_!{Z#7>tJ8p!AHMy)Djttk|D=oN%``<18V%>a!)-xN1WAE*(pF!ZXJ3qm&i
zOur}TzX)1K=VbKKCuxirOy^1(HyzU>C0!=z3Q3~_a{SqnMn7Y^QPR-7GkvL~p<!qG
zIziL4ep;DG-Hw3bwZ8mVLqJE3v^ygPO)$veW=SN`EFp@Tu#31CEE$XiG&#j(=9prM
zAuJV?ge8WO%^@E11UHr#@`jffiWf@^VHF~XBm~X)B)n22VGSZIF_gf}L|Sj?X~Rzh
z9Gw?u;tPV}GH83VTxJL(7hf2}vrj#ON}Yy*h<xZ@Q^`kzv)M{N36Y{V^0Gn$5l^>i
z2ja!;DwY>|6r&x{zmU-CYtsL{^l_mHa@BER*)I_CI__IaN1OYyUn28CRuK*tJf@?O
zj)z?t3%M>YH`FZC24!0EQzcKbOpMYxI!%=81CBMyBIvpX#TXkU6}8-u_Zi5b4Wry}
zaFqPKAK=+#>#Y^(36XOC({SD;O1u@UlybPv<Pz^g_A^D8f9V>NBWOxFZ{S~`t*%S)
zR@ec_@{&~<B;asOpq2cR&~Nk#hYXR9`UV$3j<5u$bJRDv9&&UGI^7yDl=G&123oDJ
zC4VgfgmFlhIt2l`?$jRifFXxI>YN~xdNz0^I7kltl^w}BmK#dNeG&7#`@mPqm--$^
zf=8Y11uzu3bPP=4wL%o(HxX9qk#QF2w{TGT2xB2f<wHMG^UE9s8uxUR!_!X9FO%v^
z=_$WXAlb|s#M4`a!#S55%De;uRy$`(VdSqDBCOOmldjJ>GG6r@_09Y<BC~K%`K*3J
z`Aq_?v`Z%SXR96w2$Lf@>i3FV7TqUQ7RnF04R$0~hmb0VaY}2(L2{HYIp4{{$BvN`
zUKnV#5m~G$B%oLETRd_k$B!OfSk!eyHZ#zJ$bQWc+4<-NvKKQV+rs?<KX^1zFR`B>
zplOs@Z^gr>csxC{kmM1)Nrovs^}gFI8a~nX$boozVm)NVgQmOTDTT%pjCR8l4)Jss
z{7#{%xBpF{Y4rG~LgUV$-PnXfdb}a%^z>tw%)j~xlC<W>*iUO2U*d?LZqZaY<VQ~z
zc2b_6A}ZZ3Nh|-24*FKm)c)&{-?2w@8<sUNocYaP^k}a57_S~)G)A++MTH~7#3<m$
zR>YX$W5ospQhg~JLBpqe^<q{#w{kuz&3UN|%1@>3Jf+f8=6N&|fkuuhKR#e^__FsP
z!aa!aw*nDfMei*}TMr`qo_m{7x3smPwYs6M4qx-wfk1D+?Wy<N&v+Tt>E0Fx5rdfx
z8DF9IK*lO$>>4VS;zu+us57N_c%<(3gT(qK&<=wen~%C5?GkQmZg;=KxbaJPaWX%_
zk1N@f8z=~L*@L$!{h=>(-SwGan(?Jo)2pYK&Yn^|>#XwfQ)kV>_lM0Ytvc<j>8H+^
zU43d*)frXVnsChNr_MMHX#{_Dm_MuXoKvf(SI$C?<x{jv!x1w|XH?Fp&@KscW>wBO
z?X1&FtF(*5yxFJDnq6H{T6y|eRi|pJ=v~pMPQx3axm^LeiM}oZ=oXwvm>7Vp8Q2#I
zbO%0&2D(M=7Lu$0$<Th%d7VHvaUYEWx=~UyK8xb+aRA*S7lDaOpqp6X3NX+uSdleg
zpj%{V6)ytlR%>Si-73=tx&s75ms>zLm30-Db-Mt%MG-Bao2W-4fo?TZ0=k(lSAp)p
z-xZ)c@^ncwq5+w1ThXdrW4PK)cOc2azF*S=z`mJe?E6;U$%ARezMs(px&4MDg|Y7k
z#8w`hXWgN&?}tnmVc#qijeY+=my57(j+G;)f}3CCaS80ZdC%n)jn~xg@b=f*&Gu7k
zDr)uGvJ>0)r{}k88_KTPpUA%+`aKY=4Afj!8F<SteUJ1F;n(bYODlgnU*81P$9kio
zR3O+|-X7yI`j$Veqe*;X5%jyQ&pZuCpQhbwt1b?M3bz>AWTg0RgI-Eofq2bLVs$jP
z+mlj#ulrKZ%09RDKX1U}dA$l6p~iLly?%e+r%nCwE93m$B0!D965{-B3Y_$#IKL@4
zMeaDi;aN4f&f^^%9OO$h77rlsH_m^aXF0E@b}y?bT8}drtBk$^k-Y+~Vk5GX0`9;7
zn)wHp4A2xiW&k*~4`8ci>L?>sEVOoxd_o*^*i<Rwky;k1-|PZAJ=cZ-tn4*?LP9ob
zZ?01M)OrF@C-$Ll=KsMl#y6|Fs-j{xbX9%wK>r=bS>Tm3ucUy!r9Z;a;+vuArL^9f
zxgF&7J{}+RGFl^uIrsa*#xQz$BD8eoqY!*KPTuQ!MF6@1F3MlP?;Zl0!zskidS(BR
z($rPUQ%RWzW!a(N&)$>_55A*;HM=;EkU-5K&PHnL#R!v1a50Ycl8>P676=VEG|dtE
z7ZI=QAEI7p5t$+IJJNSYM-J0mv&4FF!=mCzZxYm8XNh<!Xk>bdPhpIavEj%_TzQCN
zClVh5!uef5@ha2flg1^Tk~B8ygBj=xu~0;8F%w1+1IG?UOt4VIq%NR{@q;wemyM@c
zG@Mu&>;j<30O0}jU>a#(mp=6COg|@pJJQv%a_U71+`T3FZ%g{WCH<M834db14~@%P
zkU$sBH11BO2TS@SNtZ}^vZQBA`fNdKyX2N6yCsfxr-;Wk6I5zAo%-9o(IW*%@@*1x
zQl;7za4WG44FzA_#w2KIMtLy!@Wv$VvgJ`43pwOcrAg!v^<;!FB$2~Ls0yhK@Py?_
zmTlN)fasMHVZ<Q9&s5~gOX97C-Gpp2NQK?Va4;f7k6x%FZ3nq7BY%5jTA^+f$OP$8
zmHf;q<oBSRdpO`g{@6TpVmR6k^+(8lJ-}^>9@G`&&vzc)xmVk{gaZyF%>N!ny~1#`
z9jZi#&Wr0rju5zrQOCvXDC93`7x-2jiCAGL^0ymt7UDv3mLr|5Qs1N>fClOq<%WZ!
z$nlb6Ka7&nG)H|IHKu#X>72+P`kyx4DFpgj9Hcv!E`@aFG$K=<>je2r`5EG=4M~oN
z8u&gO4&*Q8ci_#y;dJ}JQ0kj{BFI?%{DnxlG>kynyUxr&JCLySH1M9pL3t+PAV=l<
z0Ecqk^w&TS!r^oW!BE;I{R_~Pp7O&x1v}8rjYcx4e`L#e#d9Km8F`4b+PM?tFN6AW
ztn2HjZ^m~ZXI&4gA5!@o$X~|yA!pSCBPTnOI|Cu5z8Ta<t^5cJAxCm`@Kw2=gPwwe
z+J*8Z=R3KmuyBlk^7!}g$lsW;-9Y~8-E@|bS{{A}!6rl3hP8%T+gh;qCPEi26~3ft
zU(R~$%t&*|hPAXUZCX^{XwB~;^E@j|6TP%y*p^L*DqAXxq<DR-JAXxM?GmJ*tmH1r
zN)FijZYd&L>KkRG!k`pt4$x%`t8Hs*X;`?TjkXK1_hhz$wF?)v)L)?HCJN}>QzU%0
zW*ZF@GPRhEw<K~a5}PF?<n%W6B%(zqQ)eBC$E`zc?{xMZ<<c1Gn-2lWJ7VN-kvs|Y
zs!i4j@hGC+cbi4SC;EF9jrgwv@;AgPk9d^o;~aFQgZ>YTmdM}v7A@1;Pd-WC;E1>D
zFXMlVcxwN($nQ8Ie`1;LZ}@_I64W~r%gHO?ACW5lN3;R~5@{oLVH9vVR%BK{J(8k4
z9V{mnXyxq?v-1xt(JB9KD{_^k0Y{dX9!EqFrR!NC@ce~6h+q#Q_<yuQU^EnT{O5>v
zbJO#P!OTVkFYiGFBUTD@t&{rR<AVtDNZsuRiS?}z6A`p_Yr)5l`P;4{f*$}8L;}~z
z?vDr=bWNupKmD8^0~vg5t?>;(2CIVj-ZVdOAcK!bA%l-g3{RZ`>p-+zhe8HF&@JfA
zi41-ag$y!Wd3#i$x_&AF|6w}slC}_Fwgk%19M4GI!5FAwxTb^@x~MUnRiy|wMI5y2
zaikC;0ele<;t#lBAA})91m#>=I^%D<4IzH2LWl>|)2R^RjfN{0glO$s^Z@T$l!SW^
zQ)^%J^1elf#TVJ;A{LrRuY!-6uE&BBO=QT?o-0eSuee-~CrdOj5^JQ`+ug4Jwqhf(
zMv8sZ<Jy->^K6?d8n3S3;oe&;u*UXvonnoNz#0>QH45J&eM9&HYwV{NXzS%nSuO7|
zxzCdIEpsTJa7Na(YWG+lmEFV{+YGG?IO9z=&bToOXWSJFXY?44zj;`s@j^x#llwoM
zXozX1gfw3KRU?hKaCo2!r15fm`q@b1M1eFC&=?bGOa;<-;#Y$-iZUK4(zsUXA2E?e
z>bv@Qfi#ku)pBbIX`H}F<Coy&*+}EWK6#)&#WBG~8YeN*NZP-12x%-~q>+?{7fPhD
zl#xc_+^iyvWpViQHh&BDk8GszR7M)9D8IzfJ*3gn2~xVX3epG?D#5N{jK^VXD0S-O
z+8Ai!IRZ^Qhe}OFk8lc_7#*pgiP4dfXkui%ALocf6Qko(G}jz~Hj;uRGM?US*7g93
z-$Fo<1_bHwS{V~iRJ(#DL$5bqUqBJJ76XclB%m0QfMTNr6q_ZW*d_tRl@d_AL;{NK
zUqe9g1?w^?z7tT)#Z{T8#9P7s2-xapXgf*uJkW|%{NWC{%Yj+gYE?zf0k9GF;ksIh
zw}Pa?rSqcKkV_&NwKut#9R(-`2~@M<NW=;|0L35;R2Gm!a+Y%dia|^~(e_x8itngz
z@Hxc&P>HvKj`}9ALbVoHk&5pG6n}-d)0B8Ccr5~?l9w*EF9Jav1Q1c($&pI`796VF
z$)GL3iH3A?B<BDWQ|X*DDbnHgfmZrK>dl}(a>x)#eNB-|qigmqML67>pq28alS=+c
z98?c{NU)>weSkyBFXKeegE%(w=O9QWzYJKka{Va3&H%-Eh|k91a8ZEbg%GgX*?M_E
z`Se2Y)$&~hI@a}d)HmZD$XVCJi!eFLZxVd99{&`4ZkGfSf+INxpqNRRos}QmROCp`
z0VrnXfIkHXwF~0e`TRf>izGzYRYXxtF3ju7UR#;-sdPPv;?hXC@Y{wc)^KMM-D;Bz
ze^cfX4zbFc%z^(iM6vxiB8t30#kT}e95FlsQ3M%*D1ufIMUXb)ryz>hWkAIRWu6XJ
z6rw2ec8J;eD@u6U#h|;N;|iiUYQ&i1i6~Nc=$T{KgDCbOiam&;LAvlmtw_uB4Aia1
zdJsj-+;ly1@cMV%y!V(3`Yn2GIQGlZDox+r2Z{Bu5ED@ZZlbx|D75*3`zKwSVfeiJ
zPmCv?<o=NH#A*04clqe2AqJlK)62gpc;ZZk?w)txiH}C%iI2v@6Q2NHH9NedZs0x8
zWsytj5-Rq*jl((d#OGt<iMK`-D$wOq#l#cGF>Lo)3_LMhQyWioR@KH6KeOu*i6<&$
z3r|T@nBggjAFBW#x~O><7wq{ko`|4=Cw}0-6O~K>a{9Pc$|I&Eeu6VpiAj&az-Q{|
zR6KE$;flZ$Ux_^>5%&qtNCdu^(|<^k*tPFBUf#7YJYVrCF<<e}cp_c|e`>n^>kxP%
zV)wgTFI$MA15ZTkt!~$KvF9$LK-y0{t{YW6v42-)E+zm?OaPiFe2?@E;m1Z3tuLg`
z{9}S8mWVlvB~f!0tAadd@o2Hc;DC4)OI-DpV~NV9g%MaH&055Mg@?ovY1ZP22BvO7
z;iMnmS&QOvf27ZxcBPNR#uCwQtyznADZ=gHS&O9j3S)_4*5W7Ng|S32Yw<Ji7)unh
z7M}-cVToeaB5@+H#B#<GNwFBl62+`VDhkb5IC3np{p*P(w#UE{&lXtX*{E$hRXM_;
zlbs0$Y029oB8ULcSjAqfNUXOYXC@AXOgoOSBZXtYo|#DM>h^FXLKGhqGZRVI+Kwaa
zNNe5R10;SMfkcc3(&2qFCXm=}3Bb2x==I_23nb#cVj!_b0*Q+xkQkCcVxt5Sn<bD4
zK#^xAu9QF`0L8D}%)}Rzt6&AcPC(*%t5Awxi7){)=r!b$NT!`a(z&EhfQka-1Zga?
z;z+~_JAp*>!Y%=cG;d}PW#n+w_0{t}4f=-;86qd(P~?))U%CV&zJhcF>N(xDU?@OS
zDgm7|=n^p08IU*_@mW%ihGcToR!$(X6ug-f>2Ui%EA>d-1e%`3PDg!BkxRQ6bXS1H
zg^+s^2i2o9Ah7`PgK#*V6G)s20jeM6*BOvVPsFYOiOV2owR2}cB7x^!0TO=;IqQ0K
z1|<GB<g9v7pCt#{2_$BG0lt-AXFy^a<fh=DcA<R9`Rp0zWQ*2xa^7KQCXO6As_Qco
zvwCJGhB3ph=gh>p=mqkw{kPa9l14*z^rnoe(@MSUBwg;H&jgM3IZnGk3JcI~LVRDJ
zT_9P3;@s<ztjt(DP1`?O1nWpFqBYcj?T{>r@i!ul3VJImK0eSJ3f6<V^~~d|ulrV@
zZasTF+DmwLy0Yh?kTo6+H1jfA1N5Ip&%&K5sAfJUKDmxPs3uzdNOhYr@icXYUTPQj
zdNlK~*CW0v&BgBb2vIZF(oZRIZgU@GPAXo&_3c5tuABJ^Kn2?PGy<R!oXCYFfsdGp
zjy)d}--!mOMDDRByonf*tG&BnfL6cKKZ+_;*H0A%P$5HOT^5~fxC5XP^|E%iWPnPr
zBCE;(l}K;ZBLbjO%Vq;qD$@q25+l~kq=J3Q1<Mxz6`cb?2~ZK08VOLTnG!(7bOb<^
zND!C>P$kmrH+z0vz*-<vYz`T)X1Cp^Cua2@5<tJj?6$QY^J+6SlVz2iBbioqjtm?c
zjl#RpRfb8k+rmN-v)i_tCe3c+SO*$~v>%x!&2Hn^=-F-S+@_e__FsE0$M<&{?;~lf
zH$(g6o{b1=1^K$5v_V^p^>JEdRzvOvt>0E-eU<Nq^||ey^$Xeq>vyzQtp9!P_3aZk
z<hHNdu%K@eLOa@jUg+EK`@Z0g2#)n(f5>;Wd~Fa?rXZ!+9>2c4ecJjf+OJvvbo=v#
zzTqVCi8e&b?=a*Jl63wdTk!2qyEt|j>ou)h8<KB?>D&@ud%m`yAvmqQU-qpzL)NGF
z{t)?o7r)asQ23e+6n=iVuPB&Xa^P>2M{dagvux0QZ;5+-u=msL@!1=4QgW9b_>AIw
zmvtBg+Jf8qxfVQKeopEu?F9vfLM<$CDb#HR9)<cNcAl&}@RqWRq$|$|?;?r&aK81m
zC1#`@>Hd*70dnL0BR4J9e=hfryiV>P>GcGwg1mp^#U7*2=@xXBdXch&WaFWBkeu+n
z3A<;HQ+JS@bWYcHkPN<-Xo{spu|wsWz|d*s$**Lr9DgS5B{}fflYO+8B!01%r1cx#
zOR|6Y^6ZQ&PWFZOlAQFpY4m;B)2q*N&yuApV*1q=r;42=_pCAh^40DvDV|7TcHuvv
zP_bth76shFzPzzyU~u%tl6`s)R5zB)acnF(+;kV`Cnomcoh4J#lM~W|{4aNwOg$Mp
zOQy@6C9`Q~$<+9h`EL~Es-qF?oh2`m&*EdgMCwsJizD`y5;)^pRRg8zBVz0<IWj*V
zAK_o(2yZMoDjCac@&aj5`$`rk!(^VLlx-!)1Zi2$M{(@+!w{4nj+#DJFvW(F<7kEn
zC)+RflN^@;tr{~vx3-fUmz^hA*kO`(lRPB}ia`^KVtpEICOMw=k~E<o)@yO1?qQP1
z*mAU&<f?A&B}vLX(wLK?lC;Fh<l}M2T8$)H1gaE_Bb@-*t=%I@7m0Twdj4LT$3Eef
z(Yr@t$6r!6lS(sy-5f*g6EC8dKmsC+ZIaURaj~=G;}E9Akq&ZI;D{V)XGdC%&LM|3
z!D?Az^T^wxVh14>r=YBH3T#uyyE*=X<v4FJ*%b*EX@@K~5`jidr+F-mIFJp+QZ~<u
zEia!%ngDZUxgs{7e1>zhpjf10Hx9qZiK<0)PT;b^BcJnUsaT7<(yoy97Ll~l>oM9Q
zGTvI;HPD5{U8C1@wN`ZXJGO{KuXS(?scc8D?$V}_ugEo3-#}KR<NmXxfmIN#LyO02
zxMFGx(-;t#?k(vPB|S#^<0ZdR($gh9U(z*_#>M7*nk5a~gXuMb?!sn~SE97x%_1?v
z@<qiDs?OUkeq%R_<Rx1HR9Txv@)EE8Fig<}!k9(Nb!r8OC;ui4SLEM@c=Gp3K7tXB
zZnRhq7g$}ImA2gN@=~vK$D25UGGp=y03@Dt#@~@2fr(D%090ML?Yp$e<JHJ$pffYj
z!*Nhur1S2<N6onwrT7kj(NBhp`;>Sqhz`v8p*N9Bd<i7g*K%|%$T<Mjq+IYYklW4*
zI{?)rTtB<rY+(eNa47XiDgs%f3dpddzQG$HX8~iXxTC(w_$JWl)^R%Ac<OmmsUB*5
zE%|E^z@yS~sVdNi2M0TP=G=lqm0JzE5C^pz^;2>r=LA&m1FwoA9geP%(k{3SG@bf_
z)4c$OB9~4wG%L~Rh^Le<V-e_I;h^$$0;pzUfa}sGk957Mew1G)fNJIv#AoAhIOojF
z%qt)e#6kIW0;p!*i1>4GIGv-unIA!bUOFg0tKXo!&Y786G^f$32cDqpNRIlw(tc#$
zYF}R{6xfkm9YU%c^~XUt=)9CKIiElLJ`1bCt{|$ThRda4yD~E~>prSQ&&<rP@yyJB
z8$^}vVcZru?BOSc1BXRa?V(u8FQ82D-w68Hugxm#V!yEnYjt&PeeJ@A>c*uj8W~ls
zi-KEWix-AlB_ZHeNl3U=QUY!TaWrr%wx~T$aBI&b$EKDZxU~mvt(^65G|BOha4S!|
z5OC|4J#cHp97gk}#|>`fRzIe2Yk2x%zWbrBO<y$Jzh|&@k^9dKtzM4LS921+LCsz6
z&zO^smven9<C=y8Z2cq(Z2ct0Y{0~y0L)Wn11A0{HrQ&|v*^^>fcS(kjp*5cRHzT5
z3f1*f#ROZ|GNyTQ46rp^QyXk`R@DYuPqyn33AQTD5C&TnW*BV!P(?pcQ{xjZm=OkB
z5mdm|d<WR7WXfPG(UD;5U%|1#R+<_Z4Yt0hCt^3kC_L4g`Umh8Q~v^D>fa3>^Lh(>
zWw7-zJrP?KhH=!E+C>d3M^=a7RJ<8oX_z$iFDw)hyVW#l>R&9d6=^>-O`7@_3v5N~
zTDK{t{)NF-9gt(EU~9#B?a37l09`j^o!_^QRsaCD(zhX$QR4~CsmTp(uBiyU(YJ5S
z#D<KTbq#a0zLR_iZ?5@yVX)y1Pzf~?i}Fqh0+xJ-fY*xi2zU*dHSwYHnrWdcYOV=A
zUGsclaCq<#z^fhxS{=Zvkvq$`LmL#*gVSpU<m4CnLf$@?)+C0m!teA33SZYi;TMMo
z3-fX>IPkZDX4wcpuDKzz&$%^;IdO$Pa6j{H)&^`hLW47(4b^47Ng!|1b6Qz>a?RjS
zLlmzebXOGbuF(5Yy!S^1k@sr~5bMrUfLMfan;t_f_F<jYQ(dh8Ok%McyNktM_XE?&
z?`66s&MWlc&pY9Jh2Cjp6L#1B@>pT9{nLj%*flJ6%Bhi9Z2u>)p=6`LU^ky0)33h$
z0~?F|@GHh*`Eez%*e`KiZ7g<_1B)F8z!a#dD<>l(y-#{x?-LJ?#inE&3X9ECu-FvB
zVzc5W^50~E#eVozV6jK@pw=7tb6xyIVX+vi^x{Y?wvncKj?T|Vihtq=W3gixi=~XB
zu-LJT#Zr`l#h${j>rcQ`u-Nf}DX`cHjKxwiiN#J}ES4C5var|**?G8yiS-Z0Vka^d
zi_+<%2#cM>SnSClr;v;`=u0?LGcF0FBtlE*)xCz-^tpU)pU3C*`FwFczc1dK;3LIv
z9wiV?Z;ZlXA4sK{El>a-YSCHNk>YKI^&?OiCR0{;TVQ=hlE4*+Nc-wB+4CeOdmh@Q
zv2#o|MPjljC`2QmN~({7$-W>^(id2e;#8+#vY4Ve8!{q8RR(Q?J>ZN@q_~FCJfdf^
zij@jrtBoKuPLzqDR?Cqxd!+zMS0V`H_DuF@elQpQH9j?QWeFJCwUX}_Ii6+F@XK(t
zi)`8vM2=PLadXT;kX;Y-ie`94K%Uw+9(u*FCmrtJn9!>_YFaYrzcjDaW#*XX!-j5V
zCz}2wml>aI4)K^LxLszE*9B)zFw9$xcna+^0xXgcG~<&%C;9O6l##&9#5fR78`$6(
zQ7(M(Fc8cbI3N+8ZF{rabrT~I@3KkXM)XR9(S=J5Oo^dZK(A@U2L#3tY(F_ymE!&2
z7a*SeT@q@=-N%sZ<ASgE#wdn(eVFudPcV({&k!w=M!1m?RG6S~T7go#1<lsTv^<<5
zOuhq}rMf#t4G6(Gq1k09##j**@!KC1KT8DHdk6f15fXx+?xD)Ph)<w%W5`X2l=Bb4
zd7p?OS1ILi{m3Q0@2Ce|J8}e3Dd$b1af&+zMZ#HOCp7yXh@-Z0x+XBx{LriQ8mACw
zM}31YK+b~LRB=arlV62gSD@Lmk%>C6TX|lKfC9Cp-U*tnJGDmu2RVY=Zo#3-Jpy_R
z4w9pOO^)Q8(Co+H(P-{;`@m4zC9MqPa;Fezw1X;_{s3r#C7q6VO8GLb1N|!;R6c?k
z$x-<}z@eNsvmP|=)hKrm93{WZ^`I#|<<}WByAknSfoAW4oYl^qL9>rS?i?IW=csQM
zY;3v&&0>79>yaQcMZKb+*<!>M;-LC=2F)%;{1hoi?L&@s;T$Cw!ObIgxVf&yBSsBp
z!7i<to7T4nnYDM^{CduHorhi^?=qh2YTwy-G*K^EN!^4TXc}d%VnX~-{M8nXc)AO>
zSu}j2cUUyyY1F+>q4CzM{Zyf86n$2qsn_H6NjRjZ-u<3J(`fMzg~k&@hnR2(;7PCJ
zsV*Fy40OJrY-E=1GSpw6gZLvuTFYu%8|tRlwuLHIEURm4Xj;}fpY0u*+Nzsdnif?r
z9#Mo{SHAIR>*Cr)i%<&zy)L$(*F{P#j}ASp7=GmFX_qcR&oZ$+%fx;wCaj)Ik9uRS
zu4`^TOnBkLm5-Z$Rx7rNo8J~{T3XxM)--=+OVfFb8JAC=RXMAA)O_~;j}X-8JM{Q(
zJQ)i?Rfa2jZ^_$x_Lhu5QMGrD21Sj&(y<<gM}ed+ZfvT>!mq3Zc*A{H6mm-6jc@pA
z79xXNKV)#r&#9QPOE<Te$=JH?i#?k(w-(6Ld^aD^-n!2F`RjS1_d_2O+Okm(-4)uy
zAuZGpYNn9p3JnewQYc?zI-h>GaCnPO;o{(^pl{XwkTw_%m>%+N42B9fCWWSK41}6D
zCWh8;ObG4S7$16eqd)ZV#<=33mNYsT8ne*{DQ{@yMiWv-=n<TI&qgiuxh#oii{8QK
z*y!G3b{KS?jjk=e4ljqyE&h%;4jEe#I^sE`ZwYiHa!A_}>`0;zUUBlsS4+Ev^V(uE
z-^IUf{`JtW=0f?#0s&ikV5^pxZ|+PkN!p(fZUc>LueoxHb56=#bKsLLDK)-5sgKb|
zq=p4FjT%G4KivKFdc}_C4bj(>cBZbq-U~bS8Jc@#a^qmUSJE&B2K%pHVrV}g>}dO9
zy;k>`F1Oji(2?o(dwf+vzt^8?4tB51-!|t@rrxVP?Irs2Cwf+U-~C^+W!}ZaoK{AE
zp4Ce)Fk3Ru3v>J{JgbcnpLY0NWgVtx&UYxrzuL2U^Yn?^<NWnG^p*Jw{+4Pnj%<LP
zJZt9sSxqZi>gwl5-wPVsrKxXC_KtkFqn&J=20QYlViiquaOw#FQuIJVLc(5<E&Z6v
z%gZYy%5PD=MmH2~9w9pkVK;U|G<bf8eww_Sk7(LkbPbN--K@{yej$DY+%nbq>a6J#
zJ?T~tf}}pj*F3AGt`ulSI^OU3dtxlJ$~3*iW?kW1*w|Ee{;Y;o^_pIq(i@UL$8oE#
zrM?wwuxNT&I`Q`5_(j~p#`DXumb5-Og}(1e?q6}OE0${dsi~wuz$b`KO0y#eOy-oP
zUZhT53mJDF4lv=*6%1vhd7uxe<gX4GA*BeEXFv$dOW#765sEpTA|qOjz&mOnzE0o+
z>yU7uro-|Vo~93FE<9QpGXiEn5`1|vG=UFFidDOXjIClJTAGL<5i+Qa660)UNkPo6
z<LPrVAy_5OjXWG_=;N@4%LvaINxCvbA_I;@1!hBrDp1T^E(2zq5m%l?co7-J!a_Vr
zn1+U%9Ul6Zo~)a`0lw7uU}kydtX?0@AR7{km#n9Ff|-Awk@@b7pp5e$)f}_K%_w^w
zU-~p|zbt)d)tUZJ^g`nQUcwrGl=Oc|`cpycxP&~@3*YWMqYRyi={!jnN_wQEOC^1(
zptYU&%%}6*4tS9KJ48G*e?-CQ)9`ao)G)zuhn^j#b}8Id3<#izUlBxsMr4Qr%8?|h
z#v0kEC`klFktLyq0_mf(G4z1m&i;6e2h=Ugq(4RaGo*i;l)Fdz4@>_^>Hk9duSp*l
zlk<gAh5e6ZKL3#Z7s96pH$xn_xa{MB&3>BnF_bbrPUNGP2pT1gbhzj-9gXj%5(Bv|
z&r(B&;<Q1To_ta?Dft<%AiokBuX;49E6)}e23?cX_D<)7LI`@mpcdsE(13RZ?&R7i
zDNS=g195La=KUCQmEckN&`-$u0hdIKV7M;qs60wN66mRA!5<`Gg&j~x0zE*fKRI0!
z7;1j~KtJFV0_~`80@dTC7;=vKChkV|bQ?Pz?hEz2fxm&C=@bHeEe=vHN|!VV0lMzg
z9_X9w&{v&MND{SE9uAVT>P>PEC?tvMPfr}D+XsfyE=i#EMNT2mFGR{E4*>nW7;<ld
zr_>`E_oucC2bHfAC?w@P#Gin}=?;RS<d?DuG}Vvtqdq|nG)=Wu>yferG(GhlPR{{D
z&F>-5Ry)(H5;@AR5WdnbDL(^!4n;bgqrSZFBgQ-~A1QyyQGRqimGh>K7JQaVAR#!C
zqwA^4sr>*?QFbI(=a8dx`*BdaAf6rXA2_;OSjh0PMR*g3>&h&()H~gDo{?G}eg|ne
zXs}_eq1LvRw%UaVU9?pAlCEo7y0jkeq_nQ#u$H!^O^fOqwPB0u7p_=R-Po|K-U>G?
zTim1#YpY)=M5`}YTwfikuU%B%B9gYY)z+QAqP2DjQczaWIV^6eU5dysI-xKqg_=WY
z)%0PtZEY<L3s<z!Hh?m>raCKFyKrGk{RL`nqJTp1t6%q%THNXEj_T4F@t6kz$@|tK
zAgG@{15dZ(gK&uTPrk7TN5s1%uQbqI?Ub_L-RR<q<A-B#L-*hqJvhd<0>_w7&tGGX
zeq?I4@}`#h`IXD+8dof;?>hQH%DE#-bZCv<<Z<(Bo10tbpSpBm{h~$ni}L0ka<-zT
z)h%spXsyQ6y}6;WzU9al-n4KGG4zVrU@Lpp-qe&0?O>?K-#tgR_U7RfpQ7Qr`=GF1
zUNzHHR@>D67z4&I8=ICb$)g|5=f(%1p5(WdQryK$Df&?aET#CW&Pypq0Ui)89*OvU
zdSXHUA^zpXBS5qp=1rLTqdj;D7B+NgiFsPS=GzSP<0|jpU(a38Z^5AQ^2|5$j0O1!
zm1aJh^<3#pm|Ylot|*R2<&5%;^!Zx$FS<d;B7wIrxVwB-=9^jbO3Pq^5yV1)w_}FQ
zvi6LvT3U(~LpfH2*5B9e>44F<buP&LseRV^58G3>X?y#q@|2S{q{yfB8{zA(Rp(Tv
zmDgwfC2MKvWRx}wbAjfx2X<&_P|cMu&wRF5Wob=+S9MNB<ND3*1Gj5w{cULvOTXci
z*3w7$wCs_-t$J?N4f=s?1?CQ;Bm;;C)m~HUntgBfZp@?k`&RQQbC2uM=F^(#4U;wv
z%cj@Jhpm@Mu}<1O6nPlD<8mli?jXQp^J0Cx06cDxfQQGUOTa^SUo!lfIe)-9g5Ex>
zr<Jy4U0(&rWBKhLn$0Dpf_r_{-PhiIt!KG+@M5zWpa+Y#Wj!+Z?rQ;iEPwY4ziZ|w
z(>>+COc!MW*aOMKu*b9fJ+%BQfIY;`Bc`Xoz{o~D#su6+gnH;%1AuI}1AT{$ITd7c
zFQ&$nl`SQTP!D%t*lA@8+-8C4E&%BYK#oBV^D6*7j_TgWw7{^71$rQNO&=2pdd#pu
zkFm-09e*E=$rk7_&StGtL61`y^!ON(_t>Dvc$$^M8k*N_&|@Nl9+1=H1n4m-DVata
z974s_omnCU$X+^qMrrEBYt1W-bvn=w<Mz}`OH;LHe)e-j7eXUNpWaaOvHBB1lTzXK
z34V1j2b7oefY7G`*?{r`zNVj!Fve*3Vy!+ZmFj>~%mht31FS$dn>`H=8d~9w48w78
znd?Y%W;o4R;WW@NS!sx?I%S5)5C9pCkQ~Cft3nipAWlsM(kmd?%s$QUp@|tZ%_pL}
zX&PPsbA%ER3K~ZwY7VP-&&(TLXWmGU&RiTrHBZ%zu31bE1wC7dr}_&u5B*-Q#9R)#
zLrK{I`UNHa1<-G6p4m6L&f=Wk27OS8KZvsR4##sdO$o<4E7k+D9Dk67h9&9nHWG6l
zh&r-aGU!wPM<B~;Il7=E5g?0I3(LnS6w}eeoQEYD3%QueUQ#sDXeJ%3H8ed4g3^*t
zj(jI5aVO*ka%|*}1C%gdLRMV?C8!*+@^dKZy`YVn$Wt=qP}0Y3LiuO}aJot`sBO@$
z<ox%8RIj|%7Nle)IqBm6i2%QlONJG$2Cc{?D0xds;WatrNMZbw2nj(r>YK0+Y#MKz
z&Qae)%tPoBDDf*~6bl@<7JNk+orD3KuRFCz00%jGaNL4Jl^X||`UlDRagZZ9Cn$mE
zQ_S;H{gn1g+79xM;5i+&fg+cT`=cwML`px%?ZQFj>kO258u48LB|d;0)sOO{ml<-P
zqd<wjgWm;EB9+?KYQIiE310G$o>NZuCK$@~NW}|jSLSD=ZiJjw4~%l`s2<es)%@t$
zXO+(eB{1(|Y<IARQDX~75Yo^!tRba30&B>{b??C%mQ;uF2Z2Y_w$v_LLO4bk{IFR<
zVrgxi05HN50(~LciKh^ckr>ezB7f~W@81Y@;1-~+kGmqDesJthp}VHb*2<k4(?y!1
zecM*GvyB8%v7?$=F}h;%afBpjy@eh~q6d=bfh2mSR`7f`F%AnzqO}K-h=3%rjw>W_
zG)v#$Bhv(Apt;=iUG|pyj;MJRQGi4u0TOab1uZY;7t4zs(0O^WFd%Win1Nvd5>Kdr
z#J_X_NIdkJ03@_bh9n-}U%pY>q=)jch}DT=0j&59uFK1lQ`@&{+jN2@IKCF~=XVl+
zE8>69N&FuW|6%O-QNfY4T-Hwqnk5tW<7L0|(&U_!(;w0wZZ!Z3nD#UXJ&(R}wCn5-
zuP)DlILFXJKm=}HtQQMJ;Knc_@c-HS62PjeYwa`KDL2#2oIrpO!X$_ZGYA?81W-UG
zXG$0nNRY`85ELN}wa_{cq#6($skN<bdCuBahHBM5szFQZ)7DyRE5EOUPhYK7TmSD{
zd!KvHJvTrYt9{wYJ$tXU*WPE(=bW|HUc2hM;h-(@0NW0jgP-{Go%{pezvJ`atL*yj
z!LZLxE7@)P&zxbK4yPZHWc6PzI~;b(*Vidw^}8%lEqAf{hk@1KU0D5K-`n{!XU<#z
zzdqeg%d-8QfHTv8IA!}7)S`8);=C4ivUaVq^l3V3SR6~=XmMEjihutglGA)t{XFbr
zI8#{qL|x!!>5mYW{-1$vh_duY3QM2g_S>Q?{j-IoPr4Sx(k~a5K0n?SW8i35`b9|P
zxRwONPc=u{$B@CaU=^K0#(qBT$VKc$F!PJVr?y|>VLRA7IR(+=xwIs*?GZaQ7VBlu
zBbGcMroCHjAh;Vr_c#Cu2RicSNrzoU+>rpE{3uDzZi`QIcLIj&4KM55m8PBbeF|9L
zM>K&H*NYhK|Kj}xhhlw$ol8A^<1FpZ(mv<~j}=FJki@y8VUaJ1OQ`@ai~L^j0*VlI
zBo_Hz&<y~c*Lhjwe{Ca+ygxE(3yb_Ba3^PbZwlDMGERB|<!gmSX-ohunH>&`{O1U}
z=Bzw?f%2L#O5OpS!xm?}6ZWvklOI5wqc2T5$9Y)f$=^prlN0Ik!B2?3ksz2-j>{wX
zd7Y=eDgTRP=X!|%ufvb^)h>;C*i#(H<==>~i#3{d3*ZQTd`aRuM@N>bhee)t7jRtF
zNyqU^M>-FSJneDdxGa0!9w1!hOGg=KM>)Z9J$BJW_{9810+ljr<f=#HA<*27AIo<b
z7I_BC)&>@N#%j>9e$4MMEb@$N5Z}u9^Xlzqusxl2J`9UI<GY}11B*P9W6$XiXB?uu
zUcLRyE}(Pjk%BNC={zj*Oty(rz9@?vbn}3BwR0x-0rbL;?ZSNNsJCBM)+#T3AhyX0
z&s<$`K!ZSoh7BDifi~&wXZ|{lm)@?o@73i$8N77Wwei>J#MB&g4pfa3z5QhlIi4yU
z99OttE-p7XFnq>uaA44LkZpBf_=GuW#37!tTTTvffHM(zN`rigaS}Y|f;rd^xL^+I
zcU&+R2|TovLwY<Y<jYVHfUz;l<ULV8b1-gpk~ro=zQ~4&;??%CG#u^Mn@ekd=#bGT
zkwuPXZs(A<bI98{<n0`C#Ubaqs~F^8YqvcVXM4!ZJE<IUHvG{(CY%>n>g?AoSb_~6
z^J?eR8)krC5O4awm&hnrd~|;NeM%PjP$=HtWu|78^bTJ>1mTxW`^$D_PLzB86FHni
zbI<?e<(@w#+;iiRk9J;zHx1~%hnk?T-x&PafxHU~yBimdtyt9Eyzoms%nNU*SW!^j
z-9p&XVH;svg*zFYI))~-RO8j64^mC4T(T;-Y)IwO9>#@FGhOB4Rg;%3Syj2LU*!_y
zx59<L8TcDo!M_OnPrP{CCkgpaMt;F%XH+gl`09!!1v^e;{+%z~zuia<Hl=T9Nh&rj
z*eb2CFn>p3dEuov)8ntr=4{_i>xb{fH1qTMqWGxux~Sf@z5~>eH1n^)TiG32Gyl9p
zY32v~Yr6dzn)z9Q5H<7XUp4<KXyz}wD%+kr=?#V5_LnDmKhZm|Y~NmcE)?^HQsJPO
z53E=tBD>zlJfN75)c+F2d`=Lhm;W_1S%PAIAd8CmS!rE*_Z|#({oKw1jT|>_1|cfu
zXQe5qlj7q0(m>}{%pa@gw{=ofK#pU6)0|7xDJK4S?<*$M^0W0P2T9Gr4iA4=BpdL<
z_{G%nqo_o+e3ML!+oC*trI!CQ<`CuKi(0<Wz2j2LH$KH(73bn;c=+9swRYxUs^$B>
zY~Nsg1&aAsTDNDdQHuHeeklddi67Sk!BC?Qhp!R&4mpJke6}SjY4!)x9&85qhB**n
zun6Fz*%4-`+|H$$KT+}ACxQ~kD}aeFhZ|sL&~$eKgpr0UetZlfOOXY*2+Vw?L(c-Z
zhlV0?>D~9!3i|y(SgK3`p&31CSS6H;w_~~DGvsI(qa+Yx6oDo~b~7Z`xD;PBmj4TS
zFkyhppt?=_&*D3qgX~ve>d}8w!++862MRXvAQclrXeKc!)Ir1GW($mlmv{^lfx&$g
zxI)1+K`bVP?$suR?pN_fvG9>_V{-y7-|<d%;OKDoR+Zh|UFgu@RpAsVyQ2-oq7axC
zVo?Yjd}&*h<a4X+UZNT_?&{^_??d@V#8D`KX<aLCkPMt2t<ZTm+d+&CYj!JiBY|_}
zmvl2gmc{EhGDwGZr3-%xpu6YwBALL+{|$(-ghibbt^&q&-{ju`)_F&18CZ&+o9_Ps
zev%O$=c#WB#(0~Q-IpMH*3IkI0pYr@aMaKD5&^yuzoZyG9V0)=!A;Y6_7RzAZaQ+S
zv5d>iI}9g3y)S5{;pcUGfN+&B9pgT(KOB0DBR5^-5y0PYB3=G#2)oLcaWUY#@ngS|
zNk_+eyo;afz8QZ9+}im27<gBHaUAf&aPox%&bIM5FDE|}Yg)AZ4#UaM<fHBqPi6!?
z_09Y)aBbn_W385UV7sud>G<6Aa`O2S<MeNolP~AL&#zmwNNl0I&woD@hkn4Y!ENWz
zM{e}9IPI2o;#JvCuC_Z{-0PwfM04o5aA=%x=r3~;;GL3_s@?^2(YVHe;WPev2L?SS
z)z=*uKH+8uMtl~+54hk=gdcUmL4^0ZU=HFI7tF!>mJ8<Of6oPTk^YAZCWoG7X8mU3
zX2-^%pT1(*vZeJ6@h1mFXUZ4&)BwIrIrTU`&V1#tW9Q5tp?TYx^6gCde+#Dkg?wMJ
zrkY<QOFG`U`7b#Sz*(ZA{P^43`SEf5c;lDH!;km&v256KwfS+d;@zhJJa4a9qFM98
zdJiT=t^YqD-1DTE_5ZEf`u`)Pq0KE_yW8d6TLQB~v&YX~Kl^#HcK=amM@vo&bNEo_
z>iz$(#4gWnv1f-mB?0>6hov#DbBHeoKXhJ!6xaEFzC%nsy#4$2;5zq%^7oJDoBhai
z_Sw6r{0+PJUF<+0(7Pj;&1UwOix=`Qd{wyM^vCQKU^Pc^glY8Np*a#9t~>p)uy5ce
zN@G0x%i*=BKb91}w9iK<>ud5YwCMP)!gvRRGKKFN4T|r4I~py@cYfPQ17q0|uCtjI
ziA3@Mt{~Sr1}P)>PTZlPd`GW5&u`|Ub+KAf$wI!&eaFO(_SWb`4eyy8Bibd~__#51
z<KCytnz&PljhTU!a~7?Dq5Ju%8A$fLIVG@c%yJmCUy#n%;QP#}L6<fB+7vP)pTMs#
zl*^Un`-Le?NZbVcj?U11zNAo>nWM7SUT=NbTtrhZK$RYepFCL3laeXYx1xW)vQonj
z!*19`d-|kOBajlDlw_vDKzgPx-z+dY*qyDuoKpqZdMjx%EX!wxtgw}4Mj7*#<__~y
z^%8{nCBaW&n43%B8pC}1G(=62Xk4O>p9k1B4eqO0L2>m+&~MnG;pu0l4@-Y{a{7db
zh0pMS7l$_SDI@PkYu!ERaMs=Z{Y*2<b@#JV%Ja}TXp+#t#8R;`_-v6wQuk=SAUZ|(
zgH7815x%6@P(Rl^(YLh^{)X^m@yR1RReTN!PZh&N=(lK|>UPajy+_k`k<|hjLXc}1
z_s0!eAm~t}))=bjpO|xK&<&@Ep^63(hAO@>g`v7yHxNqlxn-!f!Z7ll?rJ}S@<TT&
z!Ic2Rsia-t69jrVkjpPa*hLrYiWkjGUGYwEWISEc8o;kRkuIO>3-d#}(uFU?#ohB9
zjC5oyx$YZ&7_cnWjD&N-9)@c8am4Aoh0eKn7^-0md}Fs0>GD1GO}-j&Z@A)}pr^hm
zXcHOoPQ2rL7^<oDh#2ogy8IgvCQn1V)Ta=L;K%kj3_~^br!Km~FjP~?_~SC?b$ftt
zwR75OfaiOO0PpkAZ3HY5bPuhE!I*v~;+NsadXT3=#}(PbP)%oE-5BX{9|Lx^OZtm|
znV$LO;712I%8OALBmEZ$v@$=u4Au1aLFcqHmn=HwR|?<NE)m}E5=MHQr@j%6Wj+x}
zPo5JU^E(^9s~(XCg%>(LZ0JbmVW>tpkDT(6M@1KkE~~Ue*9Ly-kO2df>T{bkp7Sn<
z<EIv*9onsje7>xQoR3kUN9RfBta6q;z+p!RPAgw29~D5sUd}2xu`RB6zHLTVP^9N*
z|D!9OqxzpN7^{To%n05OtGNkot8#!l0_G|uj)eg{j2HaI13uB5SY_?;L|ZrSU*_1%
z$2nDHLmhzDW`?+dvSDthf2jk}3{6>ouTlT9Xs*ntY=E13umfnLHvNZ0k8@pIvv}UJ
z)p9hMe2<B(x1;?ycd1hk8#3f%Fm0tL+L^ZPOxu48rY%lX!)wBncBbtema>XoH*X$Z
zY@#;Np9%6cr<Frooh2&Dw5@KpG7@KHWXQ?k*{TQO(LNSpkMekv=U$$zwm#y&&$L%A
zt*ZtT(7)FV>^1#AGc&-|EgKBY>8)b;JOc#*pbeihQjCy1A!^ha$_UAON{u?BiYGue
z7!Q~kADEqrGdz6ZjOB<$RySFZOxR3#^nYN4B;Ck<=o+8DA~ke>OZwN1VqayQF_b5w
zb~-yAg1L{sbhXR7w)mT^hm6Ldg}b18{7HiG5A$^AO-(Tp?&p`mR=FT>Bv$Yg%P0Y_
z^5*$wsp15GRm^|{1G!V*4+n={VA}(0LV*-3`-+Cep+NQ(fh!lUgbk1@#0E$bZGiBI
zQ-`Bl-{+&LX6AwJmJzgVV<)m?rndcHY0haK$CaFmob2o?X1tXYzOr-mR5SZPSDeu5
zvyI;sX4`3?H0|FM`crcL=3fmp<#Uq4S5F@{)hudre#LFb5ASi!@=^5Zad4cE=Y$6@
zQ}^iPQgL5q^9<{nd-opnSGyK6#pK>IOqMJh(Otb_UPBd5fvQ`w04tyU#K*V1<Dcf@
zfS*AIxLsTbmbabnv-~E^%cS{}lKplDI_^hn!0%25+O~JuJ$*K)o?a71KLxXd_7OYH
zzAAiV@~|TR4?E3gBCow`((NSJVNvJFy7}clJURUG<6BzBb0TS{G`DxT`vD*G@%-}f
zA<Zu@OCn3+E&O15ML6dDlgVtk55HQs<&^>CnafuH8=@N8gUB-%-1m}};gqeK>I)PX
zerOUufj+};H#jopDg?ITSA<_be(XHT%QIXT!F4rWA<Y#Ckfs>FzKq_<%MW>Z9!xS&
zJdGeJ_`y>|e0(nNkcK=h((sF`b3!ga9vx%9i=<GO@m|X>bB<*Ag>ArZx6D&#(Vcu3
z@&#cD{pup|$!kkA{1P&JQ?`?-LXL|u0{Ytv#V55B!&t|~^u$5H6K&%hVliQLRw6MN
z0nj}rc@Hm!!wi}6L*8-hd@7UAb`bE{l|>%ho1f3edpe5xyDRGJ8fvOAomcg*s+(ij
zAKD#z8CKe|sjwby|IJPz(XKQ#{p^qI6!yYr5x|E1v7N**%XwoMFMmGk$mQaI{#p(V
z?R7eN4nMWhs>T?hp@WAINUNHT@HlpVOIp=rgr`l%)a(l`u183OA>+YNl$7i@%FrlU
zdUT9O1j8nj9h#66l~Q2|=>*A9Swsno>=HyLr=Nx94)l;Sh|?1UOI%}u30Ozml$sDT
zA;J_9j~EI(PY;H5Oc{teGC+qVqBRMX3C1x6FJzpGU#0zd+P_BoU)KINwEr#T)9#4~
zZm=lENw{9s@E_19$e)a8iT{U!DHRrp7Z!Jsc!B*T@M#+Er(yIqcNLgpv_C=nleLdE
zLDE4mz=Mp<TJ0~^e!cdu*7RT1{w><yto>%4&pn#{d)j|k`%fs}fJ9EjYTLCS3-nUI
zm_%+jY8#WtVU7Y8hb|DASH8S>shP(J_ZsHV;IVazBy!);6+i{0BF|_ayhVZ0!NQgQ
zIu0FXM>+#(w}%eA$HUTl@-e}smw|))#K)2)t%Idlwvm7rDJN5Rz_Trk`}Wd4f^lwO
z925gEz|^KHjRIYp4?8Z`X)|?NE}wkRf-UMe>n-Fr&VgJ$_@>b>5d?j`kqm=4!Ic2R
zGHMr`jX)0va`|NlyXkHKH{%jlyb~N5PnYy2l3{WuI7}eP5A9Bu%<{TNAp4l^Jp5eu
zO~!%{8?vr27K}K$1%Mri41!U&6d`whO8~NNUgxQA%3Yw_<|P8`sc#zUYVK}@ZXIy0
z`=);an052I8-c)>bX?>dgxK$Fk2H-9!N<gpqhnv><3~D<Q##Ulj3z~}5Vd8iMFjKD
zU>Uv6Q{RkTAb8tL1lU8D$(L+O>AY?q5UzH~S`83$FTuSAjH_L;Zvx$H;8<Tir|DSV
zcky%Om-8pU-SG3ekAZOIm&-P0dgiB}RfN5g#$2{>A$}g`l{DsZJ#hLBYlt}JSBj9U
ze7R!)w>FPF_07E#bVKoD`JDD)dA)ROW8Q;w@=^}J6}mjmJ7>H&^MvI)8+cc{<aO5R
znIE18;z-A_>!#zHQG_4q@M<8Abeyklx=O%KyRckzE(s^>hqgh&IcQ+%QAju=o8u&$
z?KYi0FE*X{Ii%;pNtbJKE<C`&MrW%p>qiwNFz3Kt7tFEV;(|G*-*UlRbKY~ooKOF7
z!I<;Wwc}*$7*Qr{PqdseCVxD%obm+7A_uvIkH>l3!LYG|PKxlc{h)(Go@+a^H33X<
z(diS4j>^gd*r5w+=EVv3G$(iFiO8#8zcYAf@EIpK&scWn)h=f_i`#Z0aK)tQ6Q;*m
zM4Bm0c2vn-=NZo|?hS$d^wrB7Y8Fqdn_EApezn1V0kV2g-Q22`HTBEumM$^4ec5Uk
zJ{o2tdGp66d=#VR%7W9}*2caT$E8Z#n40->RxD~*4*tG6p7@tO!E5e+6kYGe#$*C2
z%`}OWeGFC0YZ_K8iza*56l@e;t>maxb63<YYN%Th#lK{0S*ptLhScQ^)sUS<<6kqQ
zVhBa?qPcorZOy#Pq7;2rQ(hKJ(Q!2xcd=?cgNG=sIQZxt+o{W5;Y&=T{`d^E#~p6)
ztXK4y<cJU<U&J{ENlJwHm=Ynz_LAJMEiruoc8)+^sCSNtyzpPMbL3Td^}p;m<aqkf
zb?>Nf?Hp0VLJ8I8dc|g6ynQ3bH_B&n;%VpIH-en;sTnT^i|!jya<FHk`$m)$?4J02
zBO(JcUP1n`eIp_R6Wj#3@6i|~;<u*bj(Xq7(Ad6_er?z{QrNz8<cqp<gacPQd{KP?
zc8;vV*CTlzD6PXkmQp*laD4KET66sVl_#l=1l<WgceWLN74>SJZ*SiDr0g7Njj!e5
z3npEKo43Y4<O;*K;deD$xC$5dipMsm^YDkmKLAc%NhCHFW_rzQU`&{NOPx32sPpiL
z!_OjScQiH@@bHI|A(*0Rs|4q%Z^|4L!{INwiPr&el`j?JDvlrS(0cg8sk;&3@Y4>%
zA5JAN!=XD2e>n9`&_S4$;PwFHDqmWE!1EKR5_gU?g9fsl1n1#frdNPs8Gh{7!|-#{
zA4YsP{JidCAY6P#*%3niBJ<19#N<b^ja>CehrFmQ{M>Zr@3f!Of6T8mK0i57qqTAG
zsc)nj>G(`!`3}Q>l^r2YJr2Wvja-j>obpBauQ9!tA!Mr-l?@tPHgItNfkO^qiDyXZ
z;2}lgW{1~}omgq&Z7%9eF~;vg<enSHS8d-paw_<$a(Zo>&z+rt-qSrM9M*+SZ{m@|
zQFXZs=FDhxVEBx`&VfPC*|ph$;S;{yff3JH_DvT|spTUsn4^4;3noYQB^R8H@ULAk
zNBe)fV2)}xhZU=Y>5OzfLa~~|ilcUb@q{ybJ1`3ac&G;+M<jmJ5P!mVlF&TqiDuA#
z9ygLyRmtml6*OhQt8lS)ha8tJpizSdoD|M3x}|+rN&BvnIL0%W#a~Fq?)iLwu+D=T
zlOJc#!Et?SGZ&ux@tL~bZBON5LLXhCL-BXo#z3!IGH>QQ!%&+?<}F>ktZq?FJ(!ip
z!`S5tt@yh0gyCATbjkd>1yz%m)-Rs3D9Q-^KgicLho2<A?s1sx#z$%^Ci(y1W$!vW
zOCE^rEP2ihJZJh}mYpRu&%Z^?^Jj>8{#TWG{^-7vAG!CHd=S5{<h$N|CEpbuv9qsa
zqibJDs*zh+SCo7~=%GE9)$KE@V|i9Zvd=93%$HdnuILc(Rb+=AZwYNyJ5GAZj+4_n
zuiO7&@IPSZ-d9<B<z7Rut{o;;k!9c??w8I>o#HusgUBs%VeAp?4V_~dz11d@GvYUy
z6k(HzKXBzcpJ1CwL~Sz(T!jrLSKF()2klVF?yzn9Pk-Dti;FL~DJk3#d3vhZ*Vzv8
zUUYlOA7y(<w-4RhOP-u+_G{aAkXrd7`s6s+$j7vxoshN3{ki4r2H_?*XItAb?gsf%
zY&XbzuH7L2z*Y~v8{{*+8|0r?aW_bk+TQWL-rjL7ws(ZEy(6D?l(KsG%@oHR63&0-
zcsbGLkS;%-Nj{Aw(oXH}xWd(}_}&gg^aqU)O^a^s2=RO25BNnlcZA7DcmTiZ#LXRD
zfWFbQxr4YzTG`wI`&@>xA50T-B?4RU>x<uTetSI3%O2i&KYnkMW(5MI>4)D?Mt`4|
zAMo-Veso8}H)o+7H_f{(WB!r0W$>GdA4c-|gAcYWV-yf4ot^H(HVl4>ad=HZxJZ05
zmJYE!gWsC+!8sYbA1*_9GJfu%z<5$PCj3DlyD1Jy$HdGP=PO?zo;SbIz#@~W;&~%`
z0Xr@JlwkJfaL?Y1Uw<y2lIbYvn|f=;kW~X^XU1c`jy+{(#t_4P+?ULm@r<)E;|X6f
zl9-m-nDLa48#83gb5yGp!ff+9CEpGYv6#BVyT`La7&c4)bI-nvm)!d@UUKcrIN;is
zaYp;TjF=g-R`+G>(qfDsE1#w|DAq8+#uooe+MlC*W25%LcIW;F?Br4E_fSI>_-zdz
z)bJ-7{!GCp1|HS*dHkX5pTNWu7%Qy6gY>=#%vRZd0fvqE6SY4@(_O6hM}Q?Q`!BGD
zh`&tvG#)KtnQeN%#NE0ao#k}{1(%I`-*7)_fTY9f+3I!)_v+-(;6ZSTwo80lm;Z6?
zqrcd0WT=Ucev$1GVA#cNm-vy6|C#n*KLWic9}`QeSKQU=c8P&{o5VSI=HRKA;1J)c
z<Fg&SyQl+Qo3~3~EJ)f+ojL-aOh#9J*89kBhK_f8U=~K-sS)&5A{kYuysiWY*ZW6s
z4d5PLBETN;Q1D)SrelmIILs?|eo2@g=2;0;%1|Tki;+f`jCmRNd}QC#orj;Re92z}
zEK4{e;hb<4!fv`-0JqjpOFeX30AtJ~I8S|38j$^>1geB>0jY0-ZdEIE>wt5WFa09G
ztee-}2m~3?+NFOJ0rorFBTXYQX1&`b(lKw0BK%0_)SGmk?Gov~1kOFv0gBs$tE+qw
zGMYb9QE^vK|7LVW>~G^J6yTxDWVsHsLbne%*L^clzP4<a$og-jWBHgbAD?ur@4NW9
z^2`1m;9~r|&LdvSq2!0@nO~kJ2J98D<?vpGI^N}Zw@c)({hWR)(1gsd6k%8SayahW
zAYRM46?8-KWBIc2qhonJVz`|D1djJ09oGuF*61)V+aj*ZWgbk={O~jo$9iz=y2fcP
z*P9~zNSBNs9qH!5chj8-*l8E$ODAVw_t%G7i?r@Ya=o(B(n0Eojkd`3iksu)dN7RI
zZV_(9=gT6TYxx$r9zQz8;aSIF!pD+0z+49T7;qfpZ*~C0bGY5*!0-v*>%fTTkbcMo
z^YOaN1qTu4vLp`l9QK@M;sA4a|51Z{7IR79av}~e9%&}?a9~XTm>iEc1KeFaTr}L@
zfjKu2U(O4jZc`9{Y;wFxsL$5WE{FGYj{2(Vnt63lrmd0lY)-sL@09JiaO8CJ=Tuim
zjls=dykb!lSW#D9w^9r6;_H2UlDx5H$1cfhbH}s`_1cAc{}w{MIeaUyF8x9Y^%7_4
z(OFVDVPd`bWh*M*+vRT;@EK~Ohiu$1w;T^=FR`~ZZ!e+skHdak^pp>E0Cy-R=v!Wk
zLjw#eXuFODF{}M8CSN70@ri4$^#3~Hpl-Z}n1fRAc47`PCmB{ZzNnaE%q1%p&zQ4p
zIS^Lr0n=Pov9xCXe1g8zR{>6Mz>^<P$Vj6(If@T=n5o&_dJ8Ca>K-*y3%Z>qu$ZR%
zy+{SqVyBQir%oYBQ`{w28`UjY-Y{p$JbAM){%YEP>EQ2bJo^65W^_)DkzadHQ%+@C
z?VP5h^$S*YrHpW6c5{yLWPW)UV`HQ_JJh(}`0a(kC(}1HWrm(?O5Gg(dhj;i?P(jc
zn!~FM<J#u@Es<J#b}~=t?mTV(-#6wrMS2=tp+DKfX!dQiNwqP(*|#;_*pz?mwshm|
z0%N<c@<D`Z3i=v5DskOxZA;p0ZcFV8Uhtbg*p|9Exy0yhYzl1jH^a!uMx)uTg$Xy7
z%@`&n3^fO8ApjAKl-ck#`=glNf`<*gD5gv>0pvCgd6lbNU=}VE&CS8Za&s`T+#F0S
zw?-*jqbkXkSZ*3)sP;@j*&IwPHwPoRZOld4b|W{lG_uh|8Fz27%OXwomO$-3_<=3{
z+85#bw^+3=G-YhD5VqWRHG<8Cy4#i%sjCmLDyMVD3{9V_+akGh`NrfH<DE(9tUg-<
z&HfU5ds=zlmhsy%Hz(g7YD&R3^&nRt;B#6^W^A!LB}vKB;Im}u@L94XmJDHCGFSWR
zvZ%6cOhMVCA61Fbce-qbQ&uV4{=IjFwxnPn_2cL<GxHla`kI5YgZPcY?>hW`(i}v4
z1)H-_m#h}!507pOZx7z-yDP0ZJJ{G#%WHaLD`VHfsI*!exg{8zcP2Hb_A*+!-<4YX
zt=gS3Ld@E_+GP?lYJ1m~N(-7s5q;gNrr><F|1&sJdvH)hAU&2Kaeu9=-JH2KtvsV8
z)fi#~YKL_?yS7)S)8nXC?*E|Kw<WwP$=HxzE;U7M(dNNs3$?TMe?#h((|KL!$(9kp
zucmKmNv<6*+pb+cyQ22t+1J&6F#E@YBc&0{!4E<kTKd%XpKaCF&mLX-(Clk#-=DqL
z=-(f)wb`?MwbPN}R-|}k_KyXZg<QNi51o-Kc~98?N>{slSc{*zcN*NufPKop?=1My
zd;CE1n})s0GSokoy?3Kb6%q98B+U`j1|9?7_W>V7$3L$%pRuSp;I~^2;-Dhi@+Su}
zs=j;HWZOF90))f82ipPv{J`oltHRG2wt4<=+j^<X%y+`;#yxq?<?0-x;ywK@S+Qv3
zj<0<;+;hOCwz+l2$WO9g<X_I}Tc+{v=JQKuW&ezSIjgt*MPWdrF%HfAmoIwb+)?L_
zTF|p0|C&dyd30TM_)`1nb>*YNDfV8Ywx?}AIxI#*3ZYqPFDV~oXI;8s#@nSq{$21^
z_y_CkPu3z~k^N<}uEh==+&Se=UF1E*i^A!)*?pI7j{7vHB)3~ukJvTXm{vNg>`T?B
zg_qkG!xCq}?pcy+`|Im7Unf4irusD79PsJ91GvXrdmGATA2iOoUv}x4-E-#tBCk=E
zfoD67{lH!|=?w=neWSf9Z=nM*?od#;Zu-WsFJKPdVF!j?kk=SqJNAR5@SoTA`8#_1
zE@3mRJPw@-EzwJS?mL_FTo1MR1N!5&OX)i70w>8&9v4QS{h^iS&o1fU&$O+4fA<J1
zPX>x@lU66K8UA2Te`=B6-xVi2W#;tjFg(v6w9WFul$4azp+kob&r42DP92FrAp^wp
zDe2OsPrm^J2GI)Ux&rieUnV(6@B<WnNr9c!vqw%&P7mDdleGot*}fnT&GH9})$KAf
zp%cM$#i`nTH7~CZXf95-dqQcV%pXiu2s6JAbJ>Pl9W**26{u2>bypx);fyMVNw5l9
z8Bu&IVbJ8;fleUm>NoSWDu%UBzm8eQB4|zQmJ|Fs=9|JU)K0WAtd|mAX3+13`Jojk
zaPez>Q$o`X^KVw~-bnlwe#1h`rq^S1d}QV110;)kjW)*lcZGTts2AJ{8y{Pl9WaO?
zwJ}qY^!u3ksg+GOF^J89NzOZ)`41}_q|DX4Nt0Hrz}Zp%w6e*BCiT5Z%T|>d=4V!R
zuEzW&Y1v$85!%@~Dyfy8M2c(dEHI9_7t0!+G*1wDD6$}~Nt!c{sB7&k<U*94p5(kp
zn%CKxBt(Jj%aiI1^LjfIY$<_%nA9+5S;Z0@)^)v|qibcq6m|~gy58<oOv<FCD;h?_
z0>@>vXH44er8<KTQG9Ie{EF=q-<J&x8vZMG2VF(qL|_IGQ-sV|Y2WopOtd~)Bj1)J
zrde-0HS+yu5|gaAJ0cU-$M+9b5s5ZLtLQHy3duIu1)9pgnJ6UOV0U4`k<kBZ-1F#E
zT)IjMx%j4dR9xoTR`(+*xd`7Lul^Bc0q$i6eZ1VCdRwHv$%cLPN4PrzU`Dp0?E)=b
z&LxVR#>kL>XIO6<cGFIXybvIVRE7$3nWFIs#~iYt(h9SnwoI+~hA~U!JPSF56dJx^
z=L;I1lt-vzSuqzeXR6C{KBAoR>~NI_coa*Ohxj;$ET#j&EFdai?O-!1ZpBbtgZf^8
zNGJbhSN^~=fBOm4mv{sW`y-);XZQw7Dd90+$pzHnFh!-69(0$g7oylS<HeVzVT(CU
z1GLjLK(lG=rxZ1OxdSWVxP^!=M7cJzTp0H(0o%!On}P0(_!}9In%iqtxz{Sv3mrOi
z>jU_`EKLN@utqbAS8ItN;TiU9;0${<ev4GkEs}hIjJoe3^dauJo^}2ZzmFvfSD2@y
z!CG3WG|wTDS96o5MZhrc6f~}Q@~A8jFsz|O^J?Acph08LB$`*2hK-e2n%SV(t?cCP
zM*c4&`2#4J)UdDMt-i?idm4{`Vd0ca6ce6dV-ZwW`$0ACA55rkE+|yR^x(0Y%8~j_
zq{DrXksdpOmZ9?#h5kuGR%%+xkVmF;=q|$sp}N{{scOEJkg~Jf#%j7qe2xOQTLs_&
zHI>lGRyHboHyQx}1GVS<*a$LGiH|zmoavaElWv<U9q`d~#7Esmo!Leg(%gyGK>6|9
zfoE7U0C=_3h=k`Uw)q4|-<RPE&#+KTb+v9*9dvU-if2H8BNv+{if>r6Bnhq<Hwt^F
zH;pkDG^iw}AZGvuJBzqPifK1JfhtIOvjy)o8K|S<h9oj>c1teS?u1)Zt6Oj#Qtiko
z>SP71&WbmdjGmD-%R+5D9XTI`*`!(ovqh>pTYP50mB-16`Ew}0sIV`_=hT|5-;`8i
zLRSA|J2W&OLNEY14iHd>M;@d3-{dT8_NNA4T7n&5J7)UV2h+b<hcogU_L%O)qtt`(
z+VK53rUKRuzF~-ehxS{Ll=!#tP@sQM!++B-Wa*;Y6;?2H1_UnFa1RX+(J*A-5<f}9
z7#afCXt++pS7`Vu4X@YmjT+vf;q4m!wuaG-lHZRsyhp>YX!w^J{+)*3(eOta{#3yh
z1e>g{Rigb~8jr`8;D>8?yoND{cwd@Pm3Yh|fiKfAbZ-P+qv1vk-=yIt4d1Qd9U6XE
z!;fnitDEHiQw7uBy_mLzu8f$r{f>$^pdgCgg0s+r#?Dq>@FiYkwyoJ_h?`6St#X&b
zVPP9SyOV7{W|?+jsvS=E*~uC9Y4}veffN0MJ~(@%W#3~ZGqlG_6OxpOotzFhJ%r0%
zD@Bm0NdSIqg$cm1K)90_mBs*+Q$6p}Dtp)I0f~4SpqL}N)XJ9cBY0QDAT*xB3krQS
zl)(EmjDaoi8ybFB!|y4W-#Lt@QXJD$5l3J=(**9J;l3Iks^POVJVnD;R)l`8hHEw4
zpy4Yue1nE>)UYnEsmp8rLdX9~$NxdYf7I}Y8peR-{jAvv1}|2@^%`EK;cGR#Uc*=s
zSwE{;!S-niwg+k-^<unTspBVVAI}xu&(`;|=WF-|O|R=?cpdU>)v@9E%y%5<_&7;$
z)I88bnsMg6_?08Tv=RL1=wn@U=V!eII`m0`>j(_*t(_13X^(OsmyZR&O&44ZxQ8p=
z36^>2Fm5d@Y6;Gx92Ul)H?fE%xCy|pd;t}cd{6vCDcTlPMsn37{eJ+<L{jOZ;VKW^
zUjb8l!|Sk6x$~pqsrhFw5nxY!Gcb?L`&yy%)Hmx^v`b4Xba*Xr-#2$2;Hj<9VSL3Y
zRXqZj{m!w0hmSbSVXu;4?lZvk!jE(qzv4*eQ4-9>{A!DmU>@d2pr^_v?z#_<t3Nt%
z47?Ucp#b9Wee1Z+XCv9GfLK1KUs%3(@pI)@ln1yEeqQ%65U%`+MgwMg=9hyX9bm6g
zU(q?h7fNj0#jDg;gn1rqXO@AE`IW+Vmv1HDOBm^Kp86JX4CLd-@;Mqq%n$7lSC4~$
zffu?I_;jS>xOdn0J;2U5;95aPI*ub3T~~mRajE>6FJ0)2{$+y(6vbRr2X9bOQK_KS
zb?`uCs<^Cl&=5u679G5jNq*jCpizWtFI?Mo@aBHbbnvRtGkO$@4&If3#o_V7QF4t2
z`Do!Pv(bU!Gajp&a){?>+u^|Q3FGxlImBlpgx9$!oQV)uCvk}9Y}l_s-j7eT-?(7T
zf<L)nj`q)7Fjf!KSwWZ{PY|<%D;{Apx`J@Z03OB*o`9QBn3Je;H)nYRPnbCwwlreL
ztG4k_))Qd*c<>RG?R15YOXF_zn2M9EaTo2DcD1{9wYz@{wY&LzU$ADIUnE-^iITt1
zf!bYkY0$PcUQq^++l_0y<5#+O$93FUVwblf?2UE7$yLD9ns|O6UInWC2Vx3%-}k?j
zpn#_>bCC90yr7tsa?E0-QpUp@j#=+k#>;svP8l!f*Kx{txsEd4w?r8)7pi%pi?>hC
zjLpRh0~GZRSoT-#tURHW*r!BOkHn&=_p#Xe$c4>O5MOKCw>ZQS`>v?*<tDJfqDp%_
zQ|kuH{x7YxcQf9?sI>QFQ&MG0?dm3T{n}NcO0^})sL$Wfc|%h$G|D)qL*qufH<jt0
z4DL*C+?X2LxiRH--`4}1joYlIP_u6p_N+IjZ3(Wo8<Ptg3pa@3URqPIhtbuz18RFv
z*-LIVwk8|X^1s|{LJcnk3Q?t7p~zNZR0XRFE7lYY>|s=Wui}b=7rR=s#?898Vs-wU
z6053j#e#zW?cuBXO4XeeYYT4f>YG(pabCf1O9EBC&HmC5{4N7RRecAADj&JiU$M4w
zLBZ2^`H|)Ylwkixf3e-1y3HytZW$chdmw!)@0PjEU$|p4LxqKR^fapeQuy7983ltY
zuFT&MD&H7x=_*v&LeZtFZ{;J#S;+B<%J~H!s+>`(yxaYqGON0D>R8pc)9DF!F5mx#
z)O8aS%#5t}9<oMnZ1LsouGnkuPMKB_*&1k!WIg|oIeNWd_W(PgBD5vYIKDXm^{ha1
z2<llODAG;8%eOtS&A8KQwtKPd@4Ve-^kIvmJuPW%Ut@~9wVPoiW}6k-(K09a`vZBi
zuI+AAO{!Sf-KrYf!>YQuVnxBU?mmQlIvl8)R2J$HsJfvv#JEs(%UGlshcrtIUS_Jw
zCF{?-_VGLY*@K<5z}ynUR4!is;<eu^3v~}vjV%pD>6pi4^d$4B1kHKZet)|^`}B$>
z1)FexVs43HTzOQMh8()i)%%}>`k+<by(JmfzN|^%28@s!3L9A##Qznw^+CC90+ic~
ztQK#3Hs%-J(QKn7ZM5WkX~m?@D?<-;1p~09yqjH~)snovd!v7SP2<@0-)Q{u`rkJ`
zJ1|rl>U=5G-8QwH(ao6kyGDEcyvB<4_cdO({&$T(Ho6T!JjP8Yq?*|{X8pFt>(~FP
z@fnRRZ1lB)_0SrHa*t{IUmBg(5-2ZQU)*RF?kH>&wYT)B+M9_pmGM}A*7;PUOb5rQ
z^71YGj->VW85qYe*hsUf*4(1C-fq@fZ^1ySXubJMpVnG$CbixMzdqxZ@W>uNu+6}l
zg8`-XHle<FVYl5SKf3(6a2}MwW<n`$3)S0lyN%p2VQXulbDKx*DErbyZ=5+je3?BJ
zYGt8tu6;(?!%DGi{>vkGob_>OFr0q+V|M+dH!@!z`AKQ8+wS>SojKjE&s&)J`nk=e
zL8cEc2gV#U#WrWXPMbdd<gV}dS8TsL6i}f+{nMX@$J#ehWp0H1zOkU!+NDbGZ9;v{
zi^Y4w>ES-qe7o>#nXhNRl)Eac2d{UG=e7FhBkw=^yl^L!;o|-~RQ!cQ7<1Ei)b-qo
zv(Fp<o_#S(L`-6AxMuu&;lRMDw!iuSYQg;0AU`O~1+2xzs+8eM|B67vZQX6(6=_tP
z>$Y%hq@Z_9X)dsC%w1HQE9gCP2eE;5(?(ELE(SCH&~UhpDMWqlzG3GV^bW6Oj!EIy
z*PedQRPztkf!>x8!V%hcKyfQu4#vJcKj)1=YR5Hx6tLsgz*T9zlfqZ|uS`FGDm0Uh
zihQ5{D9AC8VL}C?_W5Jf<vVtZZ%3s87<>ItM`FL?Q~NvASrt*EZO?#h5!DWS1loZS
z(GG;ABGC>sJN1Y_6VHUUo}(O?87Z~ReCq4<%u7z~&^31H+99um$7WAWx6jB|dV763
z6z1dsRo@v(e1$ogy%}F02GBJ}5u5qQNY2xK-O7S7C4WvzvOfqrT_D_k^$3Z1Eg|Oa
ztIvg=-%U^id>=Z8{y|Y?!c-~~c1Ql=&Q4A3Q&`9XT%0Yq9;vCr@!z$uD{(AGYN{KD
zVnc;7Ri!cW`^xR#hk9as!Pc)Gf!q7aGNAbwRWzgmVh5K3BEq7WNCiYs7z&7aXbGwx
z=3-&P_l{xTdeYSoV?*K?-$-pppQ2855bfI%-p%Ig+Zg5}R-m)y&M}p}iHeAiDn-P1
zfN&HMAG0#ZTqCRbO09_axI+CJsOQ{@h)*a*#JljO8jLC;K4nG7DhIK7Moba$2Ua9k
z<!Y{XD<b~TijaX#>g~|d!y(>QBts+K6+OhK6$0fk{~>yayR39D+{|js{j)@kZ<iHS
zOq?Z(iMuREjn7(}w0y;4C?@W<(!rH8n~>;Zt*f{vin8;xZr>i!xFnT*K1zdhdtt&(
z7013680i1)wdBY{l-Rys+sm2^g})zLnb5z4X0c&E8Pj}x#uCj(Vqc`@<Fl4%J_7c2
zj2hc|))LJ}B8NuRA)mEG^O4B&J=%}YTHQ<4t$bgB6vp~H3W!HHRAvq9S7c=FMxq_$
zaJ~o@ru7j55P+&^BK`)%Zyf{~v47y@fAK?Z_Bi;+&4jGNT<PTYxRV=2naoW^BR6|2
z5Xem-5_0>x&TS1SZgg_{X*9RZIyZ@CZsY+oH$lYZh6phJKZCOkYfV~aD!wj)W)Pd6
zLcS0lJE34G6iNz(L&?FE5L0%Q6mqdQd9)}O+2&7<q(#YoC*L>Yl$!{%H$rQ&1$RdP
z6ZP;~ljB7*iKg+PPA3{)qE`2WpsCQr44TSW8JBbEOyU75T9DHa4ZYtf;$g-pG<?Hs
z5i~rNS*<H023<OnD9!o6IHgg(fnpG?OC#Em?krpilZC1Pg>ol1O+<2~zLL&dDTq3C
z1)jNEe}<x&D31OaISf<^bORB@$}(L%)<AM`GS8M<*-ekEb1?9G;Kz2ED897IR0QYZ
zE^HT|opu45?P9&B(D3CBQ$Veq`EmlvxDs*KBgGi;sR=Ia{uVOBDbz%B$G`b=(UgNH
zd9nnKdme#b7`_X)vt4+OEUM*p`vCmP@Xb*1ze<Q-kNDf7>2CwHRg&}iKotJ~pa%ud
z>r+wuQ-Jmgp4VULir_A0XJUCZ2kUwa_TF2XYoF2qL@_-D$FdG%45DptGlF-k&bk}H
zhm^+LL&$r+5OB%yqy`4n63sf+2}*Vsh{wW9ucPExTS&kq#*?~MFmc0kr9yE`J8rz7
z?4}>O2TU$vG4^>k#A8%yJwCJ`2S4!9;VH^{9G<`d56@c;%tR>GQc05fwVp!uQg`BD
zP$fYi>M;5+a5$D^{Jg;k6IUx!st?bb9d5vabG#;Grydz9k~zVtWj-E-hBR-CM_Kyy
z>6pyqoic_V)Spa0&J3JBYKCEL4|FVI1+P_R{{WxXmtbW19Bi%K9vC_t&|Mk0_;|51
z7tdK`SoZ{SAjmh(%*Ay}4C`JEv85t@C{+(nKQn!pvM>jkpa(<s!4$tyhAEs(k8nmZ
zbQht#K(8#4VP=|;b-MK=VL<3a=}BfedXl*bdXnKzuKOR2(qwu+By`pL?34+SB0Tpq
zJ*tzC=z1`$ecC{24K^PhyrRN}!7Hk2SQ_bDk7%C{Ho~uH|Cic-Tl)u<Pa63lKk@Na
zAbxl4_t*Yl?PDTH{0!|wl}F&^+HchU^~%QrCGmV;rf#BviA~)?<9!A5V}h{h*DxM8
z0%Lh6y@@d<aH)nzX?U!LFVyg*8b*199_5krD38D>kHAeD#*3H0_iFfl4L_{m$2I(n
zhM(6k+EMa*UBghF5g7H7{QjX}d~OSDVGc3g%F-~}S75X+>8U|4@CXf0)-V<~iJzt6
zxf({jg#HQ*uh;O68op1%-_-C<rMqeUNc(#<{wErKN&9bV|4-US|4`@C`ls@3j8Vci
z>ceu`=qG_YX}_QL&(wao_9trpV(ouPr$>Dx{bkz6A}R0&?cc0?YG;ei>4RDo6ZK*J
zVNsV?IQw>79zFDjoe;@<5misTJ`m&6=(vXm=77+oaLk?(1=Jtt+Wb`euWJ82?W6Uj
zws&g<)g4$jS$>pMX1^DIfF)P);-j~uM!L7C3`K>@1UE1NqYxOy@&I<CLDy!*Nz7PD
zi>HCO2(Fj~?)<Emk>3mz9e3>ri1*eGy6B=L>cCOI1R)n)a1mh8Cb%+S+;p2TvKJ;$
zC0H9w`V`52(F)xJogeyvE*bTR8%cU>daWy_SA*CYdQ9kqs}OdTFTECUkOUsL6tJ5P
zu=Rq6hM=dunOJ3Trf;Gf36v|pY|J{DPhLvC%DL$Bv3j*daWa1;=-BUUk2L(~LilaR
zFNuJ1`8UAF*c3Wve3H(iIGKMZaMSSfx;;R+%ZK^n`?Z${u&2JAeuiYa596r!#pl=g
z70_XYPH=dtx$9Ac`NsEEsRusS#jzgm;^!(~H_(X{K_PHmK1SHpF5S)s%=B!(T>R(&
zdlf9ZjRU?=V&g7e1<P*p5bg8_+nbL0mBM$I4^Nr4C|Gtw`x)i<v3#7{bS$r@T}s#%
zPX9XNn)hY>T=gyCxMF(dhgDb{>CQvQO?NtACqHsc=t#%<x#{qh5Y3PI(up<1q5X?u
z?#P;$1BWQ<iEYxvJloIPIGUK);@EBt@&B+UCZ`2nCY8hDkcrSUE|}9{zYFHD|BVag
z@cthc%&GL53&!$gI#Y#<54o(JoOsT4z^8fOp+w>>g1p<4t%)gTp`Yke%}%)q#6@kf
zdML64o=1DM5{uL47tN?yylm#!3kO$>9darZG1)8aikR(+nC*&~Gml-weLM#TB{K0o
zFN&D5V5>vUZm`>pAR2BXh{tujNn)2DN)c1K;AkHrv6q0D;lo2)LWD}A;S)8?<^EUr
z4P-9I$Ef)||C@<wn2VM!Sy03aShRQ@F~^Eg#IZ4>h%?-Jm|_LdWfbxCI6cg$QADMO
z88eEgR4vmSRZHk)b}Bh7O{rSGZHcO7%wpm}Wib)Ng9kzt^CL60n8bqz0BEx9&Cts{
zjPXRC8UJO=ep~Bd-igm}WjwK?7*9-#8c*!d+)*1(%x>-=#uNV}2I%r(JTYT)`qz_S
zJTY@)L38>l8c*!JCA-#k8BgrolwAZV>$g+(+TRZEwJR6ywR;*{eWZrLMc<Yz7>BFC
z^@aRV+p?4a#R6kn+GcxO28}2F_Oxvon<JHr_LXi5-5PA70Yw`I6s-qRp0|xqS8NYz
zg3-fTGw=C3ti0D~er_x5>*c>N3id|wp66X32tRK(8Mm6v!9!A^Tn04!V1m(=Pr-yy
zv(YAJ!PH?qc9{{N$wgI$Cgbb8|EM<I|4>x8Kkn^{Rrki7<8kWFjd6FrrcHM~6qUNO
zD>i!Pc-%6y=I(D7qMUZ^b1+b7qt1KahtR6KH|A-hg#m<fn*+eZ_#(nN&3=UadH+Oj
zrQC{^%6r~8)98P=UfPm(2pW`hOKvPq%IVL0=7GZ4IM|XCi;s?iU~>dIm=Ty#e5<l{
zcj?y99l<TiG-M`BL)L7|Z*6on+t7n$9q|z%bu?H<go8BG$vPs;IvT7a!hY7!=+MpB
zgpqdS9$_t89j|&MvZhYFQ&Z!to(5|e#lJ9WnW1a9|321@v&l@NsYRI`<F_Qu4srAw
z42`d>)uHvqD!|V-C!ueWnhVf61!$cv+tRlu!60L1bBACfbbbGWzBV-(KhrJDU8}Wu
z-qqL!LzP=Ipx-*;&J3`b^!%*tn)iHdpZM9i5$#kv2l&fc!QTV?cjEE2?+%L8{%&AI
z&3K~#J)IR#0fF+${m&X_6x-YL@5n6g&@wXk?t#qO;V?|uty76pmex~-mbCORx*H>E
zi);JTF1X!4FjTwrc6(6haH&{>EjIeY-%2@N+v>X`eN{*3KEAxkC+#0<PQo}zQl>AV
z5j<1cy5r~2_+^)<7O=Gub}sn?FRC)i8WZ?YeoP<1_T?s@WvmZCS#I0>sO`(<KPcOm
zjux;L)dD`0?aK-E=Z>O!Diwig`||u@%J$`>H#@d314SK|2hSY^nkRY(s_uK&v3Du>
z(jf5L{t~FVZBpy_T_xu>pF3*)Rr9Y36fN!=EMACz&|mu3X17hu>*gq%m@Z1>T)Yr>
zy!5_z!`d=t`FR)r=At+F7g$&IUs2nbr)k@mA5L;~guCsI*~UD7OHN6kxa0D`m(uzq
zhOC^wHkZx{6c7Gx;L?429AlZ`h~3lCYF4q~<iMq`&9WP))m*$MP~1BbxHPSg-9R1U
zk)H&L$D9+sB5-N&wn<bHu5FR>UF6u+oLF%x>}tNP>}ozKjLoZ#Q5V;BQeNV#WNUUc
zH9sP1T=NF7hob7UXF1xlhq0~MB_}5{(yv1gv8{QI*w$=VIBtxX)Lgi5<k?POa@Q`s
zd-tiS895h<s>-(JVCvkS(}(zlHRHwrPurTEdX$uu^no_2%eLmcs5)%awq{RlS~K-O
z^YW%s_Z7A^wT^CH-bFw(P(wE}GnGN=#TFKBMi3S^nYXgI2}_|T*5c+5l(gp94nIxo
zu#@rbA5i>0E>I9k*<dYNPai@uidSIstT>I=K!h5vXN%>{-y^-F@LDeVuCD^)7~UKu
z7)Ze5?QV`1vzyo810iO1bBrjvg4AtwbFApPBFA{6o0X#KN?L7mbDZdw5}{0Pju+Ke
zq_akfrt1VzbcL(}YOJ)bIYIPX2|ufKSkDoy*1I8<nI2O*Jy&#2QBM0t>YPp#l~aQM
z71b`CC>p24{V{55bD}7mUgJ?VohZ7dp!9WC`mg6Xh4zgAqCaF8q7RE&_!@wKD(rcM
zozZkeJSh6PQ=Dq}-WDsHQ=Dq}^To*K6w%g2wfqyc9`019TK-02aFeODj%uQ!{=105
zU8Z)#T?F$H?sm+op@E1;HFPG<bZ(PsC`O+QM|?4!dKJ+?8dO9#n&5Fm?1*WRc#JHR
zDyN`XC~btTKnkJ9phr@mm`2l(2pGP8f``W(6dq(T=TZ`F-LNJMP>SxT7^1{$1a8QK
z0$HB68P=5Y(2%54p7W(xsyxKUIhUSj%&=zMnxMJ_^`$V_sc)kzf8beP|0>j%cmxc;
zQqY5E_&*f2J9sRD<l>YdTelKzIYwPCgxECY;=2uNO49)CG|f~5(KP-m6*YXh1G~s^
z^$0vD_ovdO^*)M7bA|{QHmW{NJi~X6#v@?(L(+xtBsa8P)NRHMCxZ0TwGuFV7l=kM
zJi`a=OE&aAmBEGLNd_)m1#38NeXXcU!V^oL>WYtav3yyJ9KOxl@#=$x$?4)TAGdo5
zv$PcD_z2~o92Sb9aJ-t|cF@Sc+$m^Wt<y9b0mJG~G_NcRN-AZ^CDO*#eoE6KVEFDQ
znpc(v%>~a}n)yic8q(0{Bm#zSyrjX^zt9Lwxz#uIR-c5u33<zy%}p7%ROEEVElL(0
zSH#P>x<N|pzagO%lT~-2h>r82EbL5l3p<l()YX5lv^G3%iLm_PmSTWYPhlrB`i=Nu
zFriPPgNX)Noxub=#uT$uhFU?U9B+(t7_QNDG^^^Q13sEg%&qEV;MPdGDXw(ayV3z4
zO-H=r@bO_-_oEgQ#W!d|4Wzi*H!3WAPt9qT)6xcN;p=lrc{-`R18LBg@V#kfA&pj4
zhHu!T<vzG#<cPvGN04XeE=26xXrN{k7y)ne5@hipqTj>F){PaIajWlqjv(D$Dv~va
zN!4g1&8ynfRA)*AycsV;`qPZS1-JSxl)TUyQuf*68}`SsIE3R;x2j|6)*t<Mu(Jux
z7t#Lut@iKM{(nI^!a`sCQEQdGr{RApm|wSyHzOLxk}hyh4foOTnHoM@!x+5OQsYBZ
z=oe`CG7aMyBJpc9yk5f?xkBHp;cXgzK*JAe7$Z;8Kds@HH2jK&-_Y<|8h&5HA1c@i
zDA<CA4D+#yG#*+c0z+cUa#&|+c(jJ0bt3Ut3?#lv!}Bz}RKv?PjA<bB*J-#(!(Z3%
zeH#9zh9A}NlL|IaZ|XpDu87X#P8A>1b+mRN_E5Tx6g(@3`nG0lGj8@eG$|Y#r$pEB
zZmo-mwMR~X#whUWDmunCMMv>@ysThhpvEwLj!N-+Xn(x+vCIe_qe*<+NBq6oKd5|;
z0^+R>+Slo<O&b25_Fq)KjnPbc8>3fzj8gH@EA)NywZB&Tw`u<g?PC;@&fiP><;q8m
z;@!Y_Fbd)2RVkBc4Cszp_Y!R;j(!$?wgPz--Ajz@1lJK5-dj5#bh7M92Xgr(2)pQl
znC%AoCc$x7y6G@0+N68=36dR1$Sv_?>z4QxURW$lMx8O&eKXz!j3-ajIbqD|IJ&n1
zV^$<M%=S3C_fU^>5~vb%FSCau*^gSG^XMYx{0;eWetR8O759Df9|JtqO9U9>->v&r
zfbTE)0ON|1h96xBzwP+BbmR*102kp$I*eCwr1R)r77PInZx#t|4=}EFF4%zn7@R<*
zj(l~|bzxm!YlV(DSNV#zAp2K=WBI83M91>Ii=QjM;>!V-;^%cA1L4ZA_#VJa&-`-m
zqXX>KsVx2$@OWZ)omZ!__*qbJelb6`B^~o)S={C0SiXdj9_OiVw=)o*k00}6AJQ?u
zv*EkyAv&K<J)H4MI*xlc9bu<@_!bvOIy}YV=&As}i68IFeCenw*}tqTrYc!<BwfiN
zr32K#(M4_1mCRierz=^62J5%Hc6md6!<@MYtzN8r4bNM;cySHn*8S?{)c31zSiH2l
zW|7gax`u`xX=%?1*Daa9)achxvr3Uxt(;#|Ra-Nsx~5(w#Tk0@E?cpD&H|)hR*5;x
zub;CRk@Yo;bfgQx6z&{GO`FtjPD4X|-P{!oHOrkc;4l^^IA`wM`kIyQ+*AS8ZI`W>
zy975w!r0wnI7Kt3e$J8w@gz}{qF6j<p2{?qiE0tT-Z~N|t)n_Q{u&*!K0~ZjRwG*D
zPPx@e4*zGI;^EnqiST|G%tzX9Trj7>pIk79`)4i~%SYR-R`O<`$IGsAoI`*o@`B$8
z#GgFf$+{(V4JYaN=>AbFmK-rdoKcDaTQ<}I7~|5h#M~<D@0}}UWpUI49Ejs?umk9E
z**|8*a&gV#d5h`?##^<-R8Bla+G&I1(x)6dp!DSGQ#z$=*QdN}Zo59^zlA;}j<3aQ
zK$Y2U*wTN8bqGU56ss+s(@+cBM9O5*o?!`+w%F2OD1FMhc6Ca(I;8~*3w);fPTDqj
zR}Y+AbxPO4($*Yh*V38;j)S#4ri>{nmqB~w(mK3T`Tc)0wS7x_dEJ5~HPuB*S(5@Q
zbMFS6d-9QG+v#|_teP}x#`vn~=T}sWosJLo7;4nCapzAOJ9$Rc*lE+wn`W$w#Y`MK
zc^uLx{Ms0P`h-iyR!y2P9XVEvH?EFFOdd6P!sJS0O$;-A!sK!1PaHMPxGIL5F?RZl
zs>)FlCZ0cSENpb(jmWZ6GH}gNx}Xe}xOG7@<85+g#@pn~;*7zobi<0}Mzdu%+Wxex
zcr%>>x-4;KRq=qs2ICzw;{&r(u|$jQ&38m0G;29xp#u7dFOr#=mlZoud!IT`TW&bN
z&UN-^)HWv%quguj1GWDL41gS?OLI^iV%*zkv5L%!-EXGd88C{r8I7}NFW3^yFYjCq
zo9%Ld@a+4SbuTh@nlb&Me9OQ;+<ng5^HCZS9BUb!p+K~KzFCq96LLX&3-yP>mK_WP
zr@o&QPO5z^6t=HEv(omBc&K<$pkwa{&Gltp5vX3gvP*|vk)&`#=lN63k^@~WBM4)3
z9~5TTX=04-FNOZ3oWJ?k1VSCpNeW-RWI0A0j0T~wKRzj{DPxAuoU?4%@|j~7&#kGh
z#z?<#Y5gHy7Ftnbam`_MMyy&zr_?X4UNNr$<EOrE$pS9JPkemKJAQB|qAD(Xj5NPp
z?DxYSVc*P5v5s~*?3=+{o1I$bv+QMIgwnGz{C1|cYi8b}S0w9X9jof9&9SaXBRH(I
z6D1FG(;*){U>l^A;By7_i@6b0^eB%WvD!BjJ&AM_RU>#Fl`%Us$uLJ}$m9mNDHJ_3
zwIYWcLUJv3<7`$r?cN+ieF<7AGY+~9ppB(Qh*g2%m64?9xj8NkUu`Uo*&W;_+7c7H
zn!IO!ey{D~<v)4(C4O*6W7EpbuNe`ixG?ibIt%=k<i2{;Sok8R=rGXXP)#7WXE=T%
zT2WJg%ySB&$dD<5Ag)$?!@vQT;7`M2Dz6I}zNyNvkxJ&6IVuur-xL++PK6ZHwhPmT
zm%*^9rl3RRFLG0omWT)!p0^z8&KA2D1?P5H(H0=HJHEgqM8%tY@Euo#zz72cWn|R-
z_6za0Kpw=~_{d$3$5d#1_tVHL_{>VJ8UttmtN&SQRRzLlq8Uu!CnH=r4pRb;_B0=?
z!%WCYPLJBf0n5{46$fL%gP~;@F_447>lS6g1l)--g%fd1;o$gUJ2WB3RlXyb!b$Ii
z1chL{q#VNXO|TVwd7iTD)0zz&4hKwAF@Nz}h$gtOL0yf$xmx>IYy92XcLbkUpeUd-
z-op&1|Gx^38lM5%l<{V^il>bzfqQHCbPbQx@F)$>(C|eXuGR1&4X;pwJ@Z=ae?|K@
zDxZQsuaOfeU)0Enc`HhrDEM<8CWsV=c4^JXN!*NcXfRGsk>Kws)f&cg+J8m+;M_?q
z?{1@UlNQ~ZsDbo)x~?sHOT?zAQ6>c#{Z65glXBdTLN$46z{e|bf}rg!jHm^`d!1L%
zHUU{xdWisYapfwaUGNqJdN`2FFGJW(_b3*XI#;|C#OQU?g*$_8s}t$+Q68Z~d()*n
zfs1?X<_w~vfWdX&6wIo&2-;FU0-YmpLNMx<BIL?Xgu>s9#>N7k`lfyh$%3)yXvkCF
zw4I>ieDb<=K)CK3!F!7_(Mtpvv(_y*iLgJ|?`)652-+fdA-+h{IrZiP&Le1x>;ew2
zu?cPuFs}0P-7LnPc2Rrko5?z0g-me!fN|xQh4wVNCs3(Zy`&gE`vQay;>Y@8VHd}G
zyo;YJzZ|Gjv_&A7vjlWZ&-`-nqXX;}$mOgAzEEQ0E?$9L&L%`V{ecx+9P=wh$X&jB
z0bin`<F2m(a@9BIQ@}&<WBIc1qhonJbh!h8<NZkIj6>e{Y{0Jka@ikDPr4NR=t#$T
z<fg+@C7K`Khv`T+55Ajj5n!jj%$E+Q&GjFs&XZHZyCci(1|E&v?uK@`UAx>)4K+Oe
z@C1&tal+C6jEa@VBSdAVTy8hqxj&}{X3e?0;CBk-b|?GvxqqSDuB~D_9(8j(W>Cfs
z8+!`GcG6MpW>DJ2cI{%jb~7l|HS_8q(W|MFuWGf1E3w_ecClTY*zTTF!iZBnaI8#n
z!;T5w4s8X+bsU{FK#T1L;Ct6v8%zCvLu@zdgo^FZX0Frqve1=~%I)yU>3YW~)7!6P
zdaX!0AX!*4uZCy-Qi7*W*K4~3Z`8?_;N2OO;B7s;1TQZt!K?i@l;El9tR#49L2ZKs
zZ*QUmZ<&_hrBQ;nloGtizd(X_e2bHti*{HE9>=s<eh3NPsMaKSqeX%@3LiQm!K-LZ
zf;T3Eddg&9#3XoQGst@RHGXjtyh@Sa&BmuwOoBJQU4mypQirAz7EZea4-N5olHeWR
z+%#<R<c>*#x2#=)$Fn?mrbW91Psz60B*Eh<uN~e!+a-9PO9|e5r;A*^SAsXbjS{?@
zkw*_#K2Fdh(F#6-Crq6a>GC}io^U77eZv*+1ScRso+m~XUCLfu-0vQgK+t(5c>e^>
zt&ib^tAKY&P((84NV1rZ<Gd0)uBdI1;604&9m$E47ky8C)1CrdTO@dskanUwBOSgG
zzDt4<!4|Wq1m$oNyl;W72tT%)Q*TOKyb`<@fNP5c596mz5<E)W+9JU_6Zy48f;Sua
z9mJ3IIGh9z<GD=|yj7rMJ21b)N$?sG-xdkpHqbc|t;0$19t7Pb_<0>)ZC(AF%kke9
z2_7YuZIR%yKb-n<Y|{Zwkl@V%-pTK961<h5bLz`{=_tV)tWF(hs|0VrP(|6Mop)>7
zC3x);JT=rlrxHA@X3A*^9#?WceNKf0@1&es@WtABM=Qz4Bf_gJt2h-Ry!Mj}4yjB(
zvo*Ozanb1$ijGRV9elclHS^*`WZLrm%oCAUzkX-X1pgT)IL}yi=hZG}Ig8u24WVMv
z^a<1Bq+v6q$&M;HO?5g2DDDlR`SjJx8)_C$teaaur+&4;egU$2QQh3Cl{NLt>y|DN
zRc@<&=N&e3n2q=DJ$M3k-eCcQ>C^U|cdJ*<S+pGO>N?24YCbh0yi<9Qfi+wmWMB=)
z>%O((kOI8FnyqZOd$REhvf<AByKJ~iiEX&+7$>=V6{ju44qwQOKYYQx;qI2UZMcIZ
zPd3=8^BA(!c?{q2$$1RUZoJ=ncjNs&Za3cZN0i**P2)*hpU2R4$=&B?@7=$-<W6Ss
zzsue`^;9@kwE{Qy?C_F1jA_01&iuRnj-lt;d-o>5guQoUDZ2LFk-OmDdnb~+SAmR4
z?#77Z?seeeBzJ1>-G%sMib?Kd?;VTNzW0u-s&>g88sT##xjWAH1<n?)<nABty?6hJ
z?Y%Shx%S>IXqVizOYW4>%$;Bzb8%>!<c>TN<?zzkF1h<$O71YZ6C5A2E=iVeLK`J_
z-0RgNA-4phkHMqadq-)9*P%R8K1wd&QXuhaljQD0&^gjNCUn9c$z96Fh;t-Zq;s5C
za>w*-k=%U;#chk^?jg{%MRGS5_a(pA>uv<XCE1BI0d^!Ohm+jh1G*yoIJ2F4Q_|v<
z-0cCbEs{Iz18bAyZZh&~i{x$q@@tFa?jq!O5I@%AaFV-n#Fygdb?kRn`{gVH%ywXY
zhm+i`LVQ~!cbh@y^amwhbjaUiSzPliX9wU*80m4Z0d|*<lIWrMv3zKAaV)QgE_X0+
zydUYDamf36_ujEToci)@fsS;PfV=LSdjVi4zr#uHmVnNwFY~3N<ZhT2#fd;Jy7vw{
z?9`q-bsao#po%XYIz-vnY>VWs`xWhyyU)4g&b8W#&CC^QV8~uLj*>Mln5)*;92h?1
zZ+2iv<~S<va$xv`?{#1;xx=ce9N<iZcDZ2AhJ7xWvxu`t9OyX<4r-8F**V%jcEMO>
zOlM>>9#14Q#}(fJaP*1DsQ`E&FL?NrqcA7WMyAs9JJCmr$AokV7BQo?GEbs;%oTOj
zbt@BXVTy{_(K0Pu$BI`D9d&Yranc#>Tj|=j(#6RMA=`7rU`3~Yf#h&=_#$ClYPMUz
zJU%&`TB4N*?iF8a;%F_EN|m@VHS_1JSkw>`R{c_?(K|(=GOT)`PS`)91YFZ3Qf&WK
z!3fieWzl5snu3kOtLx^?<9?#KE9w?C)GdkPU$V7jPnF>fsmmLxAqR=Zzh*{_&MAr)
z&DHa2Yvx@RrRcMomIz}hI<_K%GymVomcgmkKia2;^ICk=JLt?s{uYz32aE94X#T|i
z>%*TUuB~5^_N)Aynw$bN0_J2T*kbTXw_q#hK%8JJhjK1ue9r0?GIAZWkvq)P>~6ht
zo&9IenW_0Dr{$s{u>b7Wmh3+hTG^fUsF_;O?KBdLi0fL5M~+Lhz)Fh6XgOs3uX4zE
zt~zA=Tk4SU+{152yV=s)(ca&A8(y69jQraFXv(NeslB|(w|>Q{G9CxLCBs;lzoGMn
zru5J#<D3qS8<Tp&R>E&fgAb%PZp;onurcell-qGA_}BeSk>-?DhB3N1cT4(uyD_=2
zv2a7@Y5V`aF}EpQ4jRW1%HIy`wePe^w=uKX-jZod$RE?}+h{ds^)gy&o3l2i;#lOA
z2LjLAn?u{I?nc!Dqmz+cY|MJN;;OvY3N9TrcUuV9YGY(YP2L~#7mphAKmf-pTV1VL
z<7Ta>xEi=WjheyqTSMKfSuY!BR!q-(E&tL{qm2S1veoM5oAt|CAGq@Jx$`o5!+fUI
zJy2D>Ik3$d7}{)AH4F}I5A_UG{bf+->meQ?eMg{TUfyfljO`{%vppd9L^&jFYUk?B
zsr&DJF#JpkYq~8|WN*oC3T^S1hfupvaQA^OD627RTp^AMFEVEJFMMoP_re`K3Yy2I
z8yOX=^Pb;o++p&VbRNpinxGCiikWplT~nGvq4Ji|w}rM_lEWFzILdj}Xyn!7h`B6}
z<x*tL>b246bUIR7v&y%GIwdtRw4hVTx56)^Y%wZE<vs5%!yN|OELsK&M^jt-cS#R!
zz_HeHlzZ|EzR?vK4~0fw)8fl}q2hV_g_QCNvpKENWGxOEJE}Pi$1kTv4+H<zohf&v
zZL_!go0EEBq`kTJwiJ#oj2Wx7k=4z>c=B!Whc>j7HQ}V_5-_{&G%#YmHtSmUJ$p&U
zkd=V(xiKYyDqm>`eLty8`q}8lR(JZDIp7fMSB$i-_BMZcN=pY^yMnvp<G3;g$sO-4
z+|kXL_1}fx)qQz!tS^!F&-iq)&|)d8k}&GgX34Mnrc~Gu<&VA&?e%)atM=<?FT3%~
z!d=ZtXy2s$UzS$L=)5@e?XEadt);x1U7ppFyuL?cVEz2Y%Jug*-mv};jXxO}Dh+kM
zbpHpTO)Y2O{=aLq*UxLLSbtyRb?blE_+z8n0K}IVRh^M)X5*Ok+ZwN5|EtDlG`6tO
z*9z7{YZS^ortN=ebZSeWy!ZOzMyqf~VPoeB`~SW(FKSfQTt@bW^|dG`MXY-6B$E7;
zBOOZpEUc#8?L(SPwdNMfgeh3Ree=QiL#h4IL#a*w{J`qLug|z8JhI0RY%{RtU|{Au
z;dSGl<f+tUUn=?0<<EulaH8@|+uZVPo-du-?V3mL7_UMXz46$!PUw#D4NFUdmkhjR
z8d6+lPc0u64ux~=GirO<{+k}meEs4<BX^X2>Dixz({D2E`nvqg*Gp$93}GJPd~Wmn
ztIqoPmTBSTz?f6MYMZlOr>$Fm@<o^WS8TsL6i}f+{nMX@$J#fo!!3&J_l*U;mc1N3
zcKWj7J>hiQ?7qu3*DlL`DR))<<-FeX9d#Xf|Jmm~aHey}v^rw?vFmVvH1OdyyzhB~
z1J>eV-fLvn@Ld0jK*Md_ZC~BxJU_bI!nKit-aM<jG#I`rTo70{<}Q2Hq&EtBkK93A
zVBNG4_Nu&vF_`g(hQoDC5%vYl!S@Y2zo2(`Epto?|84E*_e?eS`4059j1X-4-jQzy
zvc;zF?fE%x1X4S$@uPqpw+60C>zx$7%7110`BTkzkB<D)z)|Fm;n+u*ZpUgln5ut{
zs+@6DYKhaAuBe|^Gc)mI<yLG6t2ZHKsQne+Axyd(G0VY^SkCF#{(OJ;2o9AtJN1b0
zi0N7WU{8N)k>B67OJ1ZDM^5vc>+-_n)B!jRJGEp2FK3tL^cY$S>Zt|x8GUX4nK+@k
zM~A$L!-1;r1t8A>cy@Ky-i1RMW8%c>o?@i<b*m?=6#H{hlKnv#D@NS*t4B!8YY8!T
zUwtl0chkB8jQ75Ne`(@j+JjS5OH)&a<G-+w=Wy%8w9mn<3k%ha`%32To1HwjUB7k&
zGWYe(807b-<mBXZ1+=O&!X0vQdN7Q=*bEE4l`v@X3PIA<Z{}j%!RM4=Z_sbO)`{ut
z#ACFN>#f&U&V^JvQSh*DOnAq`9SrjkD^TF#X#2`(RQXXWx+mK?KKn6CPRl-kJg*Eb
z8?(H@FdtW_SAlxYZ7%r<OHR<{Zlq6>9Mj5ASrM|^Kx~#IIjUXe4=g!D8@ZZSYto7p
z^@jOFOAgT{^(LG)jg!YL=g@5PH%ZIp8s^gqfs|I3oT9zUlJln*0Wm?&quyo70n|iX
zBj;-Gvg8D6BJN3AzG5+s+TLx+5!6qhLx=LfX`uGRP)`vB{g*wK97_!<UoJ`mqP><J
zkB##AmI4Esy_TGhP0TGxa~EA!v7})#j<5c)m05sFpe=k)#g6WN#*(wUiG7J@cRy>%
z;oX4!g*q{ja(XwB!=fj8KWoYH-9%pCIl}u{OV03S)C$OktiPbS@jSJ`rL}J)JM;&L
z*~HJH7r+d){)_-jQ>$nq{shFY90b|9zvYFwAUB(P*N~ev5x<#EZr^ZnvqvBrxv6O6
zW}gWJa#M(e+{h_rZVU0d(#h?KXl`HCxk)s0+n{q3L|kr&I6B+fT_uHFeC2VrwMS)D
z+g7I|8Q3Ocn%v`4e;By$EF1>@9`23+n9{9S*~anFQxG4<Z@e;8Jsu5w8_ZIdi*Hyv
z1PxCzAUe(=gQ-9;gK0=rE52c1zA@jq$mBtVhHqFu6f``Q8L8b)9cJy61}a=Alq!w#
znTlsU$2laL4g^b3sP0-Q*}I9zo=5#=h{qi5rfutD6$G9Yw6|$I0*3vT(8Du)J=7W2
zJtSYr#mO9>>nM{tHrm07oScn;kuNe;GzQzqX$+v9#sHd)Vc)5!;Y$_SblO?FLGrTd
zgO@?sSMq{q*y=QMc#`IPCk6a#v4A{*Qt^CZ1Pp7h93Tx(QXzXM6<b6*vonZ?8`@?%
zLWa#|ldIi>meC0!#M`-?*$e5$8@>xA9wAS>fyOj;JMjn^#!n<UuLq;}gMj`lcwEgC
z2ak|pLe!$J$lY$@LF>GYiI!7W^Zh9K`zRuZf?Qeb8HXsg^|Ul>VA`#|>2jDdTGx6r
zb`~?jtZX!%6-Tqj&T3X&5Q|4Y*si0(5#~}Ei(iw_FrY9v6nQQ<0*28NBS+XUK8oEA
zVZ*#67LPEON|l&vrmq|cVr~h7%v(;SXWqMGr<fzmme-MJcxLPzaV{Az)RA0nJsB?p
z`4ci8IkFIGH|=Ek9k&*N+tgIUZIPRbXSN`Yn>=c$*iDbP)8`^RrYeUs;$^DtKs*An
z76Bifs>I7w{hrX<-%BX$G!Xn$j(msbtw}F+Cr(XO5(FG)E|O~Mva5<Zar6uELn)_-
z=gC+-Al0fwS~&GkQ_FzD=qFhm%J|3UoiUn@R^g_e>7!;C*7iWhB2>owsujUT3&N*i
zPMBYfET7XrXy|Z2;PS!pKQI5xTs&tLUZes!dB7)SF0NZ*SodlO@kYdB-X9`V4~7Q+
zQ~X9579z3xPdFnPM+ZPBgkD)hna|I5p9YX~;!Xp|a!v!tJ=)U%5{>;khC<R?IR>Bz
zFF2V4aehGbxPb|%a%+bIqz#nTVDkmgUKaeHW6aZkRr%JpwU60By!C?if2RG{wEu?o
zvCs(Jr^>g{#)NHXj){+HBR<zZ;w!a(j`nM`U#I<*+P_ly#vR&kL5*0>xAE+ze^A4J
z)9@z>Hp2?0Rcz9m#TxFR;UOBv`=i89(lF+=z$lNLWq|SsjPeMK@(BDD4dV?{;ARbP
z)9|-6{9O${rC~fjgdXiE`R&*6n;J&FB>n>pqh5q9zk;nK4WoUT-a`9Id_N8M*D#(d
z5|1@X;_=89_#zFXUIH)HFcx5euhlSK?*-nj;rrF80oKFXe_Z2#sNrX|{|oK^PW$K|
zo;G0pukvkt0}{4TAC`+xU4bzf#V^r*nf3>3f3)_Yc_ehxb$ZlC;5pi_*FF|`!C$X@
zoGYcyjQA!dJ??9KN7c{hDeM>^?3-}e+3LqDBIqzxT2oo|l}oI;I5a67uBYUj_{Vfb
z&;jf);}z}yxAy<8eM}%ZNB%A>nWRHWW#W7Bm|&csj29n^x70dYH)Q@PJT9UX<*@PN
zgMbdpS;BD<cmXr9h$J{nj40z5K_8yI_NWA^#N#5q1ezYL&|yHj^9x>wL0!`doyYh}
z5+;E8r&j1D=={*mbjjc__{t@yF6;w340!i_g}dRC7<F;NRUWzmz>aF4i`-c1p({c?
zZgCUnu&2J6-v`|pt<ZVuo6QFTr;^uULb~gbe;MGZULwFZ;)g}farszaqAG(}%*BOp
z#ljRvw+}GJrc7rnD&k1zQCZD@8#uh+CAdAnU~zI>0Tv$re>#xM_tduw(vVS?;8-3P
zz6kwkj!2+NP|fUmmKyR>k5o<1db}H-UkT`pK04m*eGI_WekEAwMM;k1DOVFBKRy`U
z<tw=yFy@HYd5?=IVc&8dGC#IA9rNQ{b=9|o{qz6X`x5x5s_XyzmRYk+GLwxgBq3~q
zn6QH=2>~Rcs4QxQ$^-~bkWDsG5rajG)@p))6G#9pT5HvxyS6Sx6!#@)wN|ag4XHo3
zs<qZ){eRE7_szU{2^dBE@asP}nRnhf_uO;Wx7~Bjy=PFQBfJXSUOqhFL<N2%4-Wwj
zR9^>Q_aUHJ{cDYD%6BB_HhJAo0#4~k9`3>%h>z%YzSDqP@{%MQ*JGxGZvk*i9zhDU
z&-;M>{fpw^+ih0M2X@?Mwd6xQ9%&P>A{={(LNsjWKJRBuKb-b?x7}_Jxy>qF7I)ys
z0nft>ocuwd^n9etfo?Y(fYY$2%ZCGS8r~l$l=$hk@|6w8BPi~TfOtGQXfH1r=voKf
zU1IXu2R?v^xJBNI!W=@IRrYZEp>0-eTeUlPagW)o(zfgexrzIr*zON==PjKZL-uE~
zdT{H<3@NJ|bcjt>sV_QBRy$2rJ55#-*1P#`YItSe``r@lUw7ZJMSAMy&zv?>2&u@Q
zxnSPHy1BKBV14-mEFEKCHRfkVr^%{)*%<AaLq0QmkRIUiRbTeM=>rTph3Ud)rZ(U8
z92>08C*(J-*A8s3ink7|#g2CotwI{9(&<TdBh{1_6O2?-UQRGlO-(dXWz=Senrhjh
z!e|wCsHt+PmA~q|)Cx1RRqETkwhA$`RqAJKm6|H8Qm>F!si|!yePY|3L#U|N)lw^;
z-nJRDBGM`~kF8SumQ`v)muQ~&O-@Bu(U2MK;;n~8>Ia_Rq+QmS<NZxz#)iN(N$cF}
zgAKXSz;fu>qJ>SF5hI*bAPRhJky_Z8*$wad#o}h~qedyL1~<DmxHbot58e>k?A{U*
zf5`n}gUM&#;LO<K9{a%NkT^H@A#u;xvvMEWpl|kX@NCZLN0zX8n=>|~-<tYZ@=eJ*
zjHoB#$^OrcsnVV^>WXODPl%&Mf3l>F*>$GEuG6bH%yv1v;7C>+M!Ou8mu`>At*#8;
zl+PtNj!RI6++oFO<<9Xk=d!5TCPwC17B$+$Ag3GipMZ_6GX}4<ChGh1g!-<E=eVEx
zw#SiJ-}X3UeQhyRA60_K%K{A^)b?RO7wWdXAwO#3+(d1*H)KZ*oKtIUZ^(-3IM=zv
z$z;uY;L<kbw-awGYg2YR@hE9iR-7IyXF6;;(_6)!4>3BDsdsxATY?qGw$^RViI1Nf
z^S75Zdm=pxN>LvjcCl0+7a-L|P+f3NbrDn-oXff>>*08=?X|t=oxRr@4YBwR)CRrJ
z^6j;XrKb_cHQTk#s@Ki=&y>-%qm9J1<4$``oLV(tV^TPHllQ6Q7&a;GNinJ_J(?6=
zmG+?sSGjPuGn$0nNs8v8rE<|yMVkX#lA7Hu!Dtr`uJGNf2&UEBuXDc2bzJ3od)GK!
z;mz)i{!JNuMC;Ja86uM`b0fvsPel4;ziPiGnO*}rY<}C&uLb?LiS)?(g94Ga2L{;E
zHy7<5OpJ%U?~~$)ZpP-EmS9Dn)*x;%p-4$VX{1lVkq1cg;YRnS!16rUO}?<!En6r&
ztYBnR+FSpE+aeG4z`to7;ki6*ZEI4bTiA%q3|B>d75-V|?eHT517!i+;XZ>kbe~8`
zSdYvIkBVFuzBuw$c!wzIkJv~kY(^#_#nnjhV)zlJ1tG;rbMT1}%dXz_VzE)tyVXU~
z3rY(F+W>cs*#PSenl9*vXV1s6`6<S4qc7T1H1QJb(m-%6PoLWxlVTbLa1waweoTS?
z$pu@yrrFw~$_98nZA)Y5E{{89`Yp#!F!Y!Wu$ydvM=$q3E(~qTa6^B-t7QUQGG}~c
z=-Kk0_CMoizSH0M#V!7x1Ew0<#>r)8hMuFpoMKPOoPERh4Zq<%ke;Q#oZ=T}?tE<L
zV>^oDlo-?a==jRn7tFq(?)i^e=<k{@{8NpG$dEVL*dbsltnGNY?9B0%#8vnFzTw34
zw{8Aq#{7y(Be?95GX|di#*&=V-*B(IAn3pUBIDmH*#`I$t*+JZ?!C>j0xth)$z00{
zcuG@dY0lGkzG^>~ojK5TXIY{Z@S;Uzkv!1lUvVewJqPTo>+W6&+uRvOGm2;I702E{
z7QnD9&Ybabc75Cic+6*H0c=qwHITipg;Cu8Fn`^o2Dbd&X1Ir)nqBW-Ip#B;|D%<C
zp!m>WA%jj{rhh-jG+LH&|F7Qdc%Aawm|XemXP8HEQRc#>8An^@vAQykb(8Tbj7#;&
zG5gp+*QD&s0j0yU*+MouIXO9{HXI(Eos^W6a>@xOOyCou6nE|2yU*0AQ%55GLoj6B
z0Yg?8)t;2ywQKJ_;i*%93i|w9BUs*}v|s5Un4SK6Wv+3F25VQt3v=8OX^xwnVQ4{0
z*E1!hTK;EeSA$2{yOxvPEfchyK4iSwjI8#G0;KBWux^E=Ys|XUvU(-!R>wJbV15mo
zS+Z}<R`#v>?T6gH^<Z9+UAIyXs=)TG`dw|_7U?BXJ37I<)paYGw~k=z*4;>MS+^d;
z#;s7%i51GY^;o9749b&s+t!h6+PVVdZ(^pcm8|;#tJX7a**c01TOm=aw;Q%rv0W?i
zu9udiquG#@2yd}n>ln6kMLIo&&05E@RqK4<KVc)*v24^z_*S1ZSUrwSSfMU7dc-YE
z$FYGa%4sx{foV0{mlFE7m?>#Bo0k%8pI;iRf{(3BS2!$7tJ$y=oMty^?0SM#XtNT8
z{z5x}jbBj<^HdOE_j*EpA=-!tXR|TxiB>htdLJb?(W-`dr;qqgWYb(!%Y2Wjg^rtG
zRm+t}6r`EJR=B9BYdBGmYC;}z(TK7ExqWXtP}i*vJJ4x{{>Kj4fntW2=V9?p_2b)v
zx^9L&Xai05-i+U^2et>5=7nN3TG+3QxNsuOBiQ&0fFwAKzo<!Jk4f4<(%el@7NHYx
zex|gRIujE5OERD^M==?I%ft4gV2%X{n+Sx2p**DNvC2dCn^YbY;y@;$(72q8ROt1D
zJAmv3h=esoOyn9RlBx(gR}qFjjYM~4;dd(20fcKE7Yu+4KvJv_Vv;nzv}jQM$kssV
z(JI^;)JRrqP^DCBfXuCtgGK_`h3R{$B2~f)3&BE$kgKV@<M3;h<!zO$c1zH$xa_|I
z>lI+di7=0stjFVYGFJgWn9@EJfMub@A<|hfeK16v&z%b(3|4p3(SRWwk^l&E8<mlc
zCQN-NF>p5gec*Uq_Sx&W7Kc*`I%;TLbTEL>Ze${kn0R60GswFi5$Q;!04J3~{|^&!
zq*8#$rPxYD6Gtiq)#d@N4N<KS#>riAb4r|(^`|t6#0fQ4%yg3)&UipY;zSrWLrt6u
zb1aFaqst$+q{O+i?ifTgj;V*J%jvp$z&7YWj}1Da^PnqbephK5VHig=GEhG&aIb+8
z5yW1>odw`52CfF=qc@(e^1Ia%z_6bAjmCPEAQmoH#C<DcBte$FD1p)VrH!cLQr0&@
zc$lFuQYir)@tsLE2XK@}M@{tKBgqL2h0%qR;ApIoR6u8%Gr;>CV#hILyJYb9!0$#$
z1$3kl$k})U<!wOCaMDgRjS0&VHZ~@<g54SuR%C2UP$Z9uz44TIy>iN)i?KX7ZqAEy
zp>0D!(Mo_k+$LXbPGL)AIovpoCELt^jV}`=w`(D3w|-3d;jAB%EbGVAHr9_uDU219
z(vHPb4aV}-L1;4Dm^E4kkNyrBHqr>dy@d^%@NUBfOn*|4-dyN~{CU^`5PVA+M(t7f
z=L$z#Q9R9bl0g+&5;9((@M49RD}0c`$0{5*N#_5l!fO;hU*U@sj?vHZFIM=K3SX=6
z%?iIx;kPLq_Z*hLQ{hi4{ErHMMd27tEdK+A?~}Nmp&;%mBuDS2@SX}EsPLf*AEWSU
zh2vr*x%y8OUaRmrg)de3c?$oz!hfOgCWXU5g!BKc!v9C&WT{7%d$f*TGC>s|x75?`
z2DKeay@bUj*~kx1L$Jy(3_#p<;sM>uJjpaHeiTbR3_!M|+oCM-ex?Q_N@7{ssZxt{
z3_4Qj2MB&7p%zf^2n8|FC|;YTAO;lUQ3dhHVH~$Cg47fYaff6$N5RV#yh*_w5*io)
z#AlqY;Bp0(d^0R@Q_;-^g=3&nI`bU~k!@nY0Bbkk4U?=BVgY;_E}Aw0w+q>?GDf=&
zd}TPNv}hv^1aUvH%Y#1*K0IV}!Z8mR<*kAV+^DoL8^puW&gYp1yoW8`I>n74f$w4z
z7Z*vJa7-ef?>!`IZNr64WfULA35BG49V3}KmcmK++3Jx_d72cVf^|L}xSbCdE}M*4
zd=^~b;KPNjeP%`4prgJ)JTIwF+5|^^GciW^Qg$-p(P%GU_8)-b{kBcG0u*1InnQg~
zKWdLuMfU>YMw7r-1e|`vhca*=KBuK%1!xmFHu3N<P+R-u;D+t`B$0(NT)%d{!i#~w
z+72JlZ1w1haizTi8kO$=7J$Wc9reM_8So-tmsd>vP4y#rnfOrv?z8|bJ`41Gj!if?
zEdYyg--@+!wqhlDWjMFBOYzmf&rtDp;HYo$hltF<kILs!j3jR)&TZ{d;sS2f19xo>
z#7E=a&PQ!#jRU$@P$0gUfOftD;H~&kz9g4|*KbYl%pTCc--4rxioVsduYY;DT%WQd
zt5F`YnQGB#**C9tvFNv`c5c5}wKJ9;UY33MlC*{~TlUSR4x@nQ3k{RSj7XerGZ$Mp
zAjMx|;ozs?w!y*y3CH`742Y*k)NgD!-p#~4Hk>YpM{GC^`&~AihWFbxoQD42Z8$wL
z{$s;)QMEJ+r_6xIE_sFbCL*rHOM(C3mVI<p&4ejjUCpBDi+Pi$#igb57R*{Yw^sC9
zQoDS~P@#sz>_s*6YRd<T(j}rFaW9))J3UfcGplydFi|?o;;NZ3V^Qt0AKjpDcFn9=
zF@wI@WZh@GZ5+%ta6`&RjXfl0eBAJz)_a}Sd;b;Id#BSwTb~F;EvCy@VT+qqhgV4X
z{)_1Rmssz~yRckm@@ZG6(O!bl-n2txv?m+=hge>6ab&?F_)2>WUY}E#Ccf;nGQ3!7
zW$ybmf}`Azv@y=ZyMh*Ad%S?n2v4NkW3#$5Q?}bp^1LE$b+?IEe~cT}JuMCExCm@%
zcZ+5;8R@w(Yr2>b9V#whE7<CTR^sk2Z)+B2B;1f2`PG_IaYODUU60(H@BLzzczclN
zth9@+$@9K<O_#>N+O&q`tFzW+u20>N6AeT}Q)<`?SOGW=upV#?;C8?#iePrspf!kM
zOc8YxC89ZNovS%eSK5+V(-&|S;9S6MfHwoa1NcF6U|`X@KyxaNsm;le(sk)L&RUm*
z<F<8v9N$^zYfi2!#j=mdb+guaaNLGP7?TI)uQQvw^u<fqTgR^pH5v^mw8UQz0rMyi
zOru0YFq$rgk;#tGqB=n=CYcnYXiU+f{uo6tMMQluiop~k>WxuSn359pC`xa}v!iZ>
z7ZVQSx1hp#p-e1j>57a&nPBFH5^$O(t3-Z<TjlX7+$xP%;Z|8Z3g?mt4|10BvN>lr
za%NmuB}rHD8C+5-$t5UBJ&dVT&bHQ3d4pn=M&%BQRUVZ;C{~G731p2MQeq|Gx(hdY
zA+bbO3&czGI7+m=!Ed#EtZh`gH(8}ot=?pnMYVd9RT9<eO;#^i{Vz)bL$ZWka$9}h
z6e~%c88z!fgAYB<?H4PFN8wgU+zPi!5>&WVl5~YzB}tOFY6%Z=X8FP@nNRV@OEMNE
zsc7(Gq%lvdByNRUB?&6rDoMJ+t&$`u+$xD*;;JP~w7D#U>?0RyF7xA(p!ZyLKSxRG
zVMb|<@%Ytbjq><-v06MnUaU5ckC*rrXO+pi;<!y<%4l70vP>`~wO>tKrpL>Q$N;i#
zdxIMWokcK$wEEt<u2e~4V@H)EHg;4gVq-^@AvSibu_v!9SF8-O-^^HR$kua5LoiJY
zwTgHD&}2kY#8J5Y^)L0bWLETToztARE~U|cHe`e-Sep?|Z*oP_u&k=9$&C0KgH0yR
zO;y8q+s50?>gjm9S$%D_TfA+pma|G_wVbomR&QIaW{ta~CVyj6ldsX=<Zbjdd9XmO
zyV27WY;-rJ6jnE;?7Fte!0s$PMW2lsxC0lhOK#R%(!zb4H5}(+Nz}CP&CO}yH=ELG
zywS9p<M8_#emkOR=%ch~4%#TERlM_BQ($9SG<j22b7o6w56_nTiXp9KI3Anuv=Q;A
z4a`{saxvIau{pUVYfEONJkpErc&cUvM-~h&ylB^F(X_A`O#?sV<Cq*3$W!e4b2Pa*
zvnjW5miJe!!@C<51u&3whf^bC!xJKxhOdk~7JjZQP#!3p2Ls7Xt-T|za7tuM_{7L1
z;a^5}hM%Q4=6BLM$cIH(U&0ct-C!K4hy849J{1e37Q~Gs*TC+Pet4ILB@6%s#(zy`
z-(np3HMACwcwoqNXGHtEGLHNowLof;JAL%xvfB-<_;-fKbzW)Ie}!iFhTLLkA5SK;
z#POA5KP`hfBmIS*WjHsp)X)aHWo&f(G27yQ{ujlZ^VnX}ckK07O}744-Mi}E`uoa2
zTXnbnPtvZMDF0;4e)+c9Q?9yuzkJtQ@~)alDeCVVUv<`s#IzU9^8e38#wTP;88RBQ
zrH>lg-NPiCy(kx@mCTWLk9<7SKi`-I)5!eUFCP81tg{t+>f8P=RvHZ?Fva*pTb*Qh
zAL|v}S~9of;gT#v@3DBp7ygw!jw;@G#v8+K@-H>Q5K}txWNBbodiIQ$bB>UrXpz-1
z)ns64Q3%VP(-F*HH>TQe4kq);-{u?v^U7+U|3PV9c?-{-&O5Z`mGZq=T2(%cm)n?C
z<x5y~G}I;2#g>eQ;RzZ(SQlc=(XL&)7H0+mfuuknBL!=Y0w39hLmz2enLnJuph1JO
z^9RU)v!Mt;?6kaiZ2XM)z&NP5k3~bKpTNelL4(nxp&gG1B`N?D$jr=a#Lvn#^84na
z3`FP&bIJxJ_(U6wDDO!lGcwYVQV$;MO2MkB89nmB5Y9D9_hW4tTR#-C4shO%wdGfb
z$lCItzHL00(#=K%X=M4eeL78hNp}aVyA#+vmy&Vi%X(1}kSFl7tSkS->t~AXAk`@I
z%2y<b=2V;P_LYB@YljwrzAI*6`I;WW1SwCzeigT{d|eN90d+g>jK{=HEa4QT{Y4KI
zN`7rI%n^n5h8`jX3v$!$VJpkON&=;QS(#Dp)`M9<p)Aq9h}%)VDOc(&!kzdCGNgP<
zuGC5R(wHUXTXLmNBCd&<Qobcu>MT;`jPJ(8>(?uL#&`8x%<)o=`lHIA@m;-Zi6XsC
zq=7<vSMT0Sl8iDUVa?We^*;R+>1rYkCK9G(S(e#{NJEG;WVj-&XH(KWazRw&XMVv(
znS11ds35pTu~p_CJx`U$bqSkg?$NuVR#ZgS6Tamr%^tlQ)U8BtC;676EPM2xs(9`R
zzU3&%9=%Ur#nI?nj&khLj{-X<`6HXKz85Qphvwyl==BYPA@mig87a^-c{C5cp}nRT
zi$HrlUa!~Z^?Q>%$zGb(FXj|{@LcLJ+dR`Swjcgxo1WD$+gyX|1}C^?+A-U7O9Met
z5~Q+$AE`|fu147i=nvArqT}6bU<XAD58_0)uVXp@B~l9#$`rA56K&~e!9FV;=&^JO
z3;9t>lxq?L;^Ean6)#0vfi$-$*vSlJ!D!V&D+ACek^55=jOm|pDHALrNt*%@l$WfV
z-bl$*)j(F+G8s%VgaD9g3ImxjEoEpW1D!Me92qnHbD6PSgZ(IYevf!E5yc5L9~m&l
zLIh;893=ZooNzqlXNA*2rd1rt)($7aeILcp(Y>2H62RG!G^kPR$qcBpY&d6?8f4X6
zl1#0IiwR^>K_!j}_d`q}yGbiB6V_2hn|W|$C-RdL*gX-&B`ZLjIHRY5dOD)X9uOza
z=rfVYD{=(Bg8Rb^aFPitPJ~MumI4TOg`(p`xTndH3CWJ4C}A{eAWVA<iEf54oCy7N
zX&;Iba3(~zG6BEJg!+lI2=mx;hudTU3YC{yhq5?<hYA250cdlyD4@_k<sJtR#tLcR
zxB~Y}jC`a65avd1eE{L=C({8^foSAe<pQ%+F6zMw{ARHT0B6<FUQ{j`?I@R_vwQ$y
zT)|}l5avxR9)NR#Oe-fOvvQ&lPC3CaldcgAR!1WvZ^{Wh%`GsO#nalDu=3+2f&p1R
z+R~B_W+k6FID<tj!@a0Y251yP*B4p4;zVf60Qm?Rl1#!}o4Jnwggc8k=!mi=+yu5F
zA>F-bSx}tt8?8KoTaqc6y9*1z5dtKc2pnzze+Gzb@tFZ+Es^PnRFX`|-GxM^Ba0yJ
zShyMd*MXPp({UmUTt)H-eo3Z;?h+!?kwp-9EZhP9zTl<hdvPKR6iXh#FUge9jkcFZ
z7D3#xa3A>Z0q;5zaS!^djH2j>RFX`|-A53ajx2(>W8qQoj{+|l%i=_s&ruW|!7s^_
z(2cPyk1T??W8p3Ezkz`=nxSxANilRpBBoMeB(sOt(RmnWxE^SnX$vWij@lRU^7{g(
zUojC!eGL-<gnk7P>1bqdasXkVzvU6@#L_*Gmy6xXL>w`C=`KKnnC!0Q(fqx<bbk+Y
z2NQ90O<*E`a9vD9I=Vwl1W2gFceBYg)7W0t4UmbdrE7+_yEm8=$gawsl>6ZX%=POQ
z4U3z)1KE2fWWP5dpyE1alk587ZF12jbjP8koEhR0VfYYCBZ&Tjv;`F}EBsxB|4rdv
zDtw>B$t03(T+x<n6Wd+kuwh{QXoZhdIBs3c{}YAJR`?u+pR4c-6n?qFG5A>CR)ud<
z_-zWmOW`{e{-nZRRXEDe`NGtR<)Hj*LyIaCuEQpS@u0#>6pkUr@q-jTOyT1ceuBcM
zDtx-aaSgCMTmhW^LWQqVIO@akXn&61qVQiST-8fg_0k_!@u(m3tA5f|Kk2YRVR`SV
z_|FxN{vv*{QQ7ovRyMuY$#^)}P%Hv_Wc=Fx)hFqA7nEkY4pZKQ%irQjrqT4HnDV0C
z*pzpJGUYvAjboIA$20nqO?mgI#WFt<Y!XY$ag%AUhRTtNEZLSbo}qBu^%*Z!ct3>?
zR(OTN$140}g`cYMu)=369OYtp^$N#$X1qb+=oiMfD*PseqyM>lzgPHng+Hb6R)xQ+
z@ZAc3U*VrfTsI}Iqi0B-o~3X+${6pZ@G^xDSNJG}V|-Kj^oa_ertldG$2jNsMG9Y`
z@QW3W{^9s$h2Nm?n-zYK!XHrhV+wyp;V&!vb%pOy_y-FALgD))Zn!0GBrCi~;XM?N
zdQy3e!3wWX_*jLXtngD69#;5lg)db2GKJSG{8EKCD13v$Z&LVe3RnGUY*+YGD!x_W
zsy~h03V&b4f1>cOB#v(7{v%I1s*f2^co&5iDSV*9M<^WiWc~>XKV9Krh0jsA>Q8fp
z!dI(!+_yOWI)&qY!uU3Y->Pujw`hEsFDU#Kg}<fny$b(S;kYh|pQaW`p3AH7429<?
zyhPy`x6I#P;X@TZO5x)a-k|WP!mm^KO$tXjIll)K{+Pm_Q}`<ie?#FYH}ij_@Glkq
zABnqBZi;uODtw2+pO84ZEis^f+6{DrGHfy6`@v1|aSgNyFujlIA#iG<KIDebCX|9g
zWmLgafs-B<W`pH8xAV=$y=0m#-a2)dru)!tTG)!T!D^h7Jh!AJl_b8ySx+;kDSpO{
z;HQhm3f4KE*Y@&d;J(xmQ~ZqkP!GHlv<Z&-hVZ_j-QI>v2uFRha2-jXNC)plz-{f9
z+YH=3kzui4ffJvFU;#<wD{xQX_P|)=fWCB^;^%%1S`mIaei*kLh|gh)-=zSwi84Cj
z_%JYA`MNAXe>|JOA(3Yi`AS9r$GxsiAeyZn-Lg=$9MGtIDT<rQ_db5Me7pApj<L`t
z;C^YB*ZpMRl%C|_y`2Marzw8-(-D)e;%&fbir;++BCU4LR*WRC4CnUptp<LEinjwt
zeY@j6(-Bkr?q7h<st2BR94OzDaAs@2?zk_-%69-${2mx1W&?PsT}UnkFV@%{IJhVt
zVwU(rii)Jgy*v&cIFOmj2MrlIl+QY1i9ckni*m8n*zJY(>Re;@@Uq0mSB*7_*%JR8
z>M#m;G|?zo&WOb6F7tB>2c-DRF`!;iG{O<Dziz`3Z}zp}Gy*w5K8@mQ6-t2cZ5EDr
zx+~!6Edy}8DTs${IL(MYXT$MjC#<}w{2}0U7vTV$?gn2fl;UycArDj;faB`cC=CbT
zxazdn9S1mB_YJhg<8Gymvf+@$SErS}5O~;%r@{lr-ILne90>e}xBRbJykxrEZ16jp
z|Ci3{2MfY)bpq%=&~gfxyWdrP>*mj15O)?Jtbdu6im~zp47p1G6pkBUVF$l9@PM+I
z_rSc`c{3ND7xy1f&2&&s1Ov*49vUZtSRZzJ5_EbJ{8xAq{FL4~^wYFXPXgB_eLp+>
z(zM*Xnk5me7%cY$et1}HrY?3z5YnCC8NJh;Ai<sBG5O(VY8`e@IpDH$u?>7@$6Njf
z^(j!!1-#(zXuKk8qutxtr{HGy6K#A747oV4v1~!zEKHlY-_tzrY3@%o<%TeW-eLwN
z)4R(=yU#(+{dS*&oSlh22e}Z+3;o`qrR0<zk&Bmx=}W}jx^cM?%+94%fjM?7J0uV@
zyC3Z4Wq@<#GQe-iWq@<1PpUh=c8O@!(m&G*N;oYux3cp>?qbA3^f%aLHzPaO8q+by
z1=_e6tN%X0jtl>~tw{tn=0+xN%8fLy$-CMkrslj@xT&R!_ZF<Wd;VsR_nr;ea0u|O
z^{-35+P6L<isfgTeDz+y3czuI^?+*tw*x+bbzr?%JJpAy4=xPu23LdGQ?w+Pm`(n%
z5i&E4V&%#bGwLtU6z&JFzF9=Gd%*!=_YDn6*Q7UtL-dyM1xIcX*QBh=x?^kg<rU>s
zTBCq0{YEzBm8-Kh!$i6v^N!o9FRmz-@uIhkM_MhKV&c8DAz%*0G0iN)F%(U~F*P)_
zAth7>=LUCEXk%K{DI0^EQmW3#xol&WnGwp^6sS65Q&uQ%b86M%oELH~%c*E^J9FNw
zHJN5nNFepep%PAg@upBTP*pXyIU3xQT6Ox^nK?N*fgCT)s)ebAd?9_4>uL?0<D*EE
zlXta<W>Wc>cXc!~WN_+m&h||rCuftElhfe3W9#_w6$7fU2JG0?W==?KNvT>M>bfbd
zYI^Q=r27e#6y>WN8%7!776CKeq*n3XPq(D6)1n?vee1}0Yqp4}X7&#G8bzpYliSo$
zPf>M7NK}QnlrRA|%R|16qUw}T|Ed{WYm;l8#C@mTv1(kein1zilZ(<;%|OXT)#;qp
zb;s=+lg1TS1ggAL)2bS@i$EQ{IU}R4;P&Er-8X8@Yg*yB-LC4nqt?8tjT*OG+)>};
z4nA30ua}Ox_BE~gtljS8YezM{su$P0eY=I}ll?iiF6!m{y#=n|m!q~qN*Ge6k`z(I
zQq16!kYHAyw%hjy@y$0v96zZ&If6}{3wpsFfX1Cant|5Jz&f~VVQlW*2q&3MzLqYY
zTUrOxG3^#y0n0XMbOo$SUN30$*XKly{Q3qXe^V*uAzPB8S`RV(%AR8S$5ktHxAo9*
zuFG>6Qu_)kc6}W6=C5k>2H(6RdDOM7X7-a+&lpc8&#Ee}*YejYqv{u;xo`vW6jpn$
zXgwB2)!kc@)@0SY*PL2EcFl(ROV_+y|5$%-nU{^Kx3wPGT}+=+?^-jZe$1Nn^_Q%9
zseUKLf_f^_w54{Kw{X_3U8P1va;s}iI+ZTJ9+ZFGmiOQ%)TZ^~BD5<77gmz3XOn6-
z*0Pf{;l?|MxS0-H+dB}~x7c29g_>!j3ES(9v$ZRf?e&KE!nD%%y6hpt?K-djApg;Z
zmrSo8yHFZeUvsTAz3z5)W@(Rz*PX0~8kU^ub%z@KS<R~r?Yts7Uj#cq*rfLS$zZ}7
zhZ%am<TL)7^{kB3Gr!tPXASRo#zzg^b5Fml=iC>0rvKSL*BA|Z<s{>n6F;atjaX*Q
zeiK@;P1V6&$jS&cOv^R&zq+!XGhFV{XJ&$Cy3&qX?RCF61LrQ+IXgeS>erH5{GQi+
zUoT00@hbPkHMhge`8eZKGKfwyuGE&zCxhtuPjx%H<PY5+?7pOS-UUzlFYLa;?dtUz
zOGrBYA=gs($~9{W7h;v#8kk3SE6tMT(fz#(7hC4fcJt_CwvoxSWgh+QSbOHtS6tNR
zU#DnuUh0Wug$+YoRi=5<yoRY8zbM1f!J6BZw-Uv3ht8e+md}4d=5pdK2Cv5uZ|8@M
zRPbuXU-Pkq>OWoQxxIPE`}`M98g`1doFw`VC~?L`ka+A##0!b;14#_Oe2TVFBaxm1
zisV9e%Vg$`l=2>y>HT(@R7@~;MCQxirJP{yh|Jq`s(S~^3FeN-+-s0b_qW%bIvva%
zk$HppQg;jv(-8G#nnw<#eMj*?GOdB+^RJll)+riTJ0kG|^QEJ8?1^h&Wp5*mBx=Sr
zIhk*`Q}R~87}k}y(S1Q`Z@=z3KW&Q7fBy0R^y~dIeg5S~M}7Wt`(1mAw#G#QQof&n
z5yzgQUFV`Y`P_!M4Ht)o5*WtKxH$5TE5~icx-`!3tD#P=4%O)%E|R~aMLOz1XPus7
z0jb|bz!@J{jY4&LzvFfKsAF~d$o*1pj8Iu5cW6KTgbSWJ3KMsC(#NcJ^7r(|_`m5E
zZ@snKzK5(YQHpYWxAMp7$&0Yy$jl|v7cW^<H~%br)tdKxb=7;WiTnBdm3m=%lp7<k
zkhk<W$-#}?onzoF3mzvYk%tL9PBKz5OdV`*z%#{2!I1vz3M_=31e#&A7(J6s1Ke+{
z@Z)kDmcyK{waeL;8Fzz`Qf@X1ObrRQT$o1wCFPv(g?1D6bR-NSp~v|3g=yJ_p4yWW
z?&wfL%F$!odtsWP=k!eBgm-i(q0I5|3)7zFL^pRRk<9Jc3)7Yv`j*ss)OB>OaZHKJ
zlg~mL+ZSSMPL%ahEqJP-SEO=^&o$KnAIT1&%B<I@0Sw~{EtOjdQC!K5+D}rEqw6Ho
zMC@H=4tmU$nVjVEB)NP=uH-D2FVE%5M%<#@cB5n=QF@mz$z^1r+aHW~`yUM1Cl7J2
z->AuMzgkb_+?w^EU1Zk&b3;^jF35Mt?PitRRmhD7&?gt>q86XR^XN*rDv{?=Sw;Y!
zM?sg_+vOSPN=kRRf?Tdk&60SzIPK>b49P&^np~q>5H3|^w)Nc$aSp$xm?zSK&+T4G
z9<1E~W%^__MWP>eQzT|grGi&-c;BJ0r#WvpLL1@EwBGE&W)AehJ?WUDBAk;hdKjFB
z7R?lzT<Lu$C^LKuM=xH21<rWw_xnNF=$iqh#o07lA+!o!`~6Cg|KVRaX-Ulz&_?mv
z?_kvm{R^uW)Xtv0SZGze_B$kM)rzrd=^}DW8Xf3@)Wp5YPku>qv3J7n^)G}4`B+~3
zof7`ZUo&%Nnb73o?ohC4@B8O3oj18=A>_-&-BA#|(7&W+VHJt4&Y;;Gq8*bITg|;o
zSE7+9xRIW~3#vnuUP}}#sD1)3s7{pCL>T}IFQ`tGU-_3Kd%0{o;eYZkhYY!FJ8+|$
zpO<mxW!nk=NfH(JMD`y#2TCygLez9CU=RGtNJoEvDh^M9^%oSq!Wn%J@$8_(bF4+v
zACer}Uew`pqCZ3eo`ry$NWg=(=uauSjR5-6+ls_cx@#2)0{%b(NC$334{uL^Q6V|V
z>Q%gxAm9xMFh<&<ceg8GmEyPu@Ua8|pOJuiTlDsJ1?*598v$>$3otWCz{9raZS4ub
zyD3+aRkD{S2<Qm`CV%CEg*3LS+Z8Zc377-8BtgJf5>VxgcJ_jKx#ZB_N0aX(0r%74
zDe6mDIheI1<ub+d5qQ3Aw-~L8<2rEM)mF;+B;|R<a|3v8Yfp*`%2n!eV?KT>(}3KI
zWLFXE&H&yc$eQIvE1C#o>H$Ty<WC3k7dreee#p-?7jP@`dJez$Eos-qq@9guNaN_e
zB#oL7(j=jcwBIXf7%TcymbANL(tf9;QS=ie?LH-q2~KHbaK>d@1NQ4IX-`<v+@uAk
zvQhL_NOO})o65$7HquU2(okc4wI%Jfm^8fNvNVdmn50cs(wLAS4H4hl-_IOa89Z;b
z>k{))<LCO7S|xTP(lfrz-;W$e$yX{zRN`c4O>NB#xN+jNUseBp<z>Q!w`;6#cjSp>
z!kz3n(Wj-rXg|Zu(Q>seM!r#~_a)|BtaQhz(skX`yt-dc)j||OL6<i>ddJ5DQ@@Z#
zjfwwW@bjw&6Hf5(K}5_>fKnmAtLS6~!nhJ16qu<8Bvxm@z4{c;`h$UdU&#H8d?5_n
zaX|;5M3SD66d6nefjSo=C@+YB@wjq{xeLfX>2k48i6-Y4OEmanq7$5AC=ZC9#DI9%
z7f|t1q!s))LB>=DtL)_SM;V~NOt)B5B`b{_i<P|etg?U}D+|$MA%_!iS*&#AF~sSv
z<T9!@O>i#4P01LAW*|pDoN#HVg{^=~l?q4$+X^$#Smb3%jyZIh7!?#lN8BFR83lJ0
zN8e>2vKeW}ABcQa5~Gc=Or?UcBg=hK3@+?MK7oOu&xIIr=)s9IdN!!fA)1_Z=;q=`
z9YHbSw00T;p}i%2bpVBa50e3$X_hmybm$`|0k}@Hhaxz|6Zr8FB8bS6h9iIS{?muI
zkws~qL3BN$aU%F}%14;4N;287I!b*77~c`vsSNO*1;|JJbS45gQt*ogxhs-?VB2VI
zFVd558W)44A@HjKjRPt=<>4sA%iwuOMRNi=$Tm=IgT`>Aq1L+5kq<v#uds-ynj;N8
z8J1hoX#2!y{UcOppA}6-K+tc%kFI2UedL2m-Yg`WeA>L9NJ0(tr{w*>;#vdJb%|UU
zX!_~|F7zDkYbf4fsWZjJCjPt#E0K~l6JAb@$Bg{$plRpm!G)(lWoSHZB&C9If6}rV
zTux6KJ~GZa2NZht9p*KAP1z%PhxR&>9y}lG!Re!gcj(|DgaoHg!ufIIaQ=_r^a(hh
zh`Y1488{l{aIf3z@m|9Mw8D7F$nS-6$2;z2BbnYhzLXvJioN6Z9L|*^<H5h3yQpqS
ztsIkFyDyBqUcwrZ|5P;#Vn{Bn6~>oFa)4?sYx<SFrvEyeYf2a2zUk8^O{$zM^cHts
z5pZpWPSqm(h`xjd7uR5U#1{8ZJS4O$Ltyzg9llDMSF>E`*Sa(D2`m1cG_P(xZbk|N
zMFd^gk7Rh-(P_id-k*?GjRx{LC^}N6xI{Uk(g+Y9O476-%$y072k=sd%O=~tnM#g*
zGnIpL+|05zQ^{?!nM!hjEq^1vvx?=#31?0Wlgu_7tQ6tq<ZVN>wq40+6H^_a6iIjw
zOl&IW1})Sy=>xf`QV9@F0WXQXy~opd8_|J3FQGn0!D<EREfw*4M8QiHq*p4UU$5YA
z6ntDkC0F00@b@L8xf@DHu2~FwD%eLsm9KH4!d1Qo9#71#@};*t##O$?Eecop8mc~q
zl`kHu#BZv6$yJJRm9Ke}!d1Q|y=W6Zo)-+4DtNVm*C=?ef|%7|zCSDY7X`mmklwf<
z&*f7PUsH^$`nyy)Tw@jecm+>WaH@i;9Io>ezD~iYf~r4Us$E=<D7xww*INo#{o?ve
z;s2D-ovt7TDV5J%rr<yYD-~4ZM5uNUkk8x1ysBI--%$7m3jajmn1&&jObtKc*N_k6
z_;6#qx5AH9_^}EfrEs(d^P@eO|15={t?+Xdeu2U-Q}{0xj%OsNzfR$IC>$?IEblRe
z|53qL6dmow=`fy{5B<tG`jv1U<C<`Cv1B|);rR;hrSQHAAF6P)C%Lfd6BNXAoN?5X
z<%Fect3FS`MGB&xX_W3_-0}!sr69%w<589VTE%y(f_Ex-pMn@4%-^cuOA2BfbN+8B
zzK<3BT)}@yXy84H(i<2z46_vMBGVh)6d%SBmDd=gAf5?~V;ph1i3+0LjH~`NaQ|UG
zT!##oDTw}M{8Gh_>yp!<-VE{iMddeeJun~onc=+(KA<4RE%T$l8KT|{as6_7^gE}+
zb;9sV1;3V%T;qt}#5iV%dNVAP>0wI7>F5=o(woB+#JFa>8n<VnpQ<40%{cm<A?i=%
zFjfDX=c{!1g5mV56-56tKkCg8{m$?P1#ePvRR5dXRl1!DKBXY~KZEjnOF`71^Z#Fk
zqyH)1<x((1!E6Q5-yDzrW{7%IdKc==_$UP@DTsP9y;ec=Gvg~2yjZ3GxxyP1ME#f#
z<C-Dr#qbXbKBFMUHRrGD<$6QWF`k)!pM-8r!4w72j}%X<eNcM0s+SwrFVl}v5cg@u
zPm)k<!TSsN#jo&2Lh#q}I>(Zrgdxz<I^yOw+6#_DEZz->(cx#G@P%mc;8t_!{p|TA
z0T&P5+{m+r;qwZ<r{F&nyao<4#J35rUIbB6PJg?Ke@H<LHkR}9x1_sA#XqJXE>cdn
zzkGhD;-6ITPv63C$+gPy&bRP8^3{GyJs|7JFirJdNZtfQuDqGk2BtJfFbMdf6nGfW
z#VZz~qy2#O3T{;pHz%gQE+OqVNVtZV7=k(mA;X&$#6`*c5S0*c@wFQ;*vYvm7QokG
zzv8V(MQL+X>HuI+(G-cM*tAs&v4cDyl(!1zBM^lPsZA&a#m0wwY=``cy*<!2HEpB`
zr=P7KHxmtGuuZ_tnDfQBrI36IZiMzWG$q~XR~)zmbSsWntn=wOx78znmywuXCGlBd
z0Z#0Ejkt7XSdlhZp2(N=8M3<97H^$Wo7&{%-K1_iR=frA5V7->(3nJ>+k`7X@x`en
zxOofecj8Y~bn2uQ{Oo))fzvo4K8#xq#OLrUF2TdRBYwpt&!WD#2HFHieS6*yj#t}o
zwHXJ!)`JJvSexLG*ZUlB{G|<78+k`e0MGm1&evxsc)o6j?-|f+{nmF7(Dudw)y>w<
zN8-NZ!M%jr84oZH)Xr2Eo4i3D;5|7u@$eN;o4i5&fKz(vH#`VA0C)OF55j$^BmU8Y
z@NyR$FZog&$*1|)gz`~c&rtDp;Hd8)+#f{+epJ3}{3uX)oqYR1qqZi#5PlTe;TufX
zIF*I?=w3#lJ-%6>TYQ<!)jr=k8(-D|_#Q=^b$w9ZP@r}h325t&!8AsxJXF49{3s9~
zUOE!^-T`jaH;I@Kh>xyAo4g^^2Pfl4@<=WP^79`2UHrU<4J<D&;?NO4?;_0VAXt9h
z*x9?&&-*ajacwI4N8K&Hub(${F~1(rXxqeyJP^Lw!twe*SJ|yL9G?+nC?f;n>1uew
zhSR9WTbc}rr_sIFhSOc|3mc9nxCS;EaDq3nxZiew$yzZ0>gyVd%ny;D^?>sKhHcj7
zChV-n4sW!{?|1cgJ92i><l1=)r;Ryn$e=Mp4xwi>wR)##bf;%@r)TuE|C`3-(gJ+u
zf_V$;=GHEPWw=&<-HyEn;Tg^MVQG*4sNU%rtt{;yr6;5|M}DpzA}v3+{C9m)Sns&P
zFqY0=TzA&|+F3=h-PWY9Gd{7k{&=O-`nw-uzvz?QkG1iO##@3G<h|B{cE9J8-`V}1
zQyxk5dyen5CS99TE!SrFK^K%Bkt$uAe<fX;;~TL(CpTiVCiddq%Xn12p&5^<ZP%j0
zh@9RK8taKf*W`(o+!b9*TXM*E`K=_+=Cpe@WO+Al$ZYhj^<I<Oka2bTI?wuG)Q64N
zJlJ^6M;@2hc+H26*F4yG&4-QGJmDwcyBxr_RURBY-7&{hgf-ZjG8*-!)QE3mYGmSC
z6UVh{jg6`Ou@Me!n)c?{b%FKCSGyXLN=0MZT6a{(wrOr`o0gLOpJ;NiXb_EBQ(E>D
z;%L#IyjV9vYR;3DCzptB_3pf!sg<MFCP!V0&paR>Hr`Tv#sT?~x{IciI7e=EW!RRR
zA0-@v5>_;%Wq+_axu<BNT>FR;DqZfAl?!dW$(vnGlvn$)uFXlDPy4Y+oBdqx_G76O
zKSwF*8_ewgG$*6PwmLaVoZRd>Kz&@zN%r=2q)louvp<OXWxI*q=+OQ51C{A<lxcf|
zVe30vOCGTA4&2AFzWbIkBsKfnwneGvUhh6KXI|y#sE(1TN8LEOqXBp?2jIQDvn6>G
zZOYc8DQ%;>)Yy_<F`{)IwhT<V+9k{lemN$wi4)S%xQx1S?#}*CH?dw^t;NTQRXcnT
z=tY8juxXqMS4T%@u~<iA-PVu$k!V`|VeeIo*Eah6O=i@9?|cf@6kxyhT^l#KMA2ry
zsN3ibr;DH9c#5cK@`l%lg*ZMD^`c$8(Nr8$qd~Mz5Ut~C@@@2PNsVS~N^kbG<iNXo
zC>_&op*w@RFX-|60@?=GKaQRfOiDFpY)&s0Yf-OA@9ZZc-LhY8{~9hREjY4p*{;8d
zlTi+D)Qj}qf{{@jWzcuEZc4|tW>dWzTSvgZI)p8=jtRRW7ly|~9t>X+`8vFFNT4hL
zU+d4jYg_w7Mug4City;j1L4(?ec?yNh=GWW^a#5nwMcP2QoI}9$+Yf};-oqFL{FAI
zao39_MnxBFn>8$~6^twpg%jb~og3RWOIuFU7g$#j-*6mArz~!!({J(G{u&P3zjEQw
zJX^b1d2L7SUfah`Ftl#P<h5NI^&cy}wyh1buDMojmqlLNM}^Bg$87T#OncohZfGg<
zxxJ&0_l&Rd9CHKy-50%jCP>=o<M$1JQ@knK;+}~kB!g#sCFJ1Wz5LZPvG>#s{#v67
z&eh4rF+Zy@w5D&ySGmo3#foiwrTbjZ5S@3gI@7<*m|Ib4WKQ^Bxo6ePdiZ9KHulNQ
zs#f!6Rrmeknrq>k{V+DG(%k92^W1fwA%b?S>ak&FJzTPv8tjr?erHE^teUu|<2zPO
z+~eG_>KAayMyE~Zsi#HX(?jxrE3;tJA^024u3I!+x+3xmh}^d7Q4A1TTNX#nIF@_}
zyI8wcxr54wkan#aiA}3AQgSl8^nkybF(x~I**WK&o}C{)^;CJhAUl7_f(55{$%pe+
z6+GkygH5X_?z3dUl5+yQ&(z#pBeMkCO!c8Hr1rtnYqi{C>Ug!slonjTdrSrUSl(PY
zh8FDO@aDq4QazA<Ih+@h53t7+c<kO>*iiykg#J_YT6bu?xen&Fj%-|FL2fh^cJ>+k
zv=Y3zTw`gosgXrRNcc2<)?QN;?7Q^{DAra}l}v#qFmb1;QS8lC0djn!snP7sMXa`c
zrpB;07bI%K6StWf%idhz))w+EQ^&FQ7U6gDCR5`Wr-Wb7mP|0#uVxpl{^*RX_!d*g
zXJE!xLqYT~?JzYy1G7(z{x-J3)c8zHx-;#e*#1)E3rdJalHr&&Atw1XqQK~W0y}ph
zFQXSx;M_HVox6y#nD>J^DGl>p8sRVVc2Fk;F(pnowvZy{u9Migi}3lp8PrMa+(r29
zypPjKU5ga|duXxm?bhKM>)6I=hM{l$Hn)y+$`EsUfgjJUgXZP&k>MH*w~jAyjuT83
ziUYZIpm^+=fObw8<5YMduvr%A)}S*n2g8t??ACE2Ol(d8Ishe-bmq4XNH@`zjyx)?
zbfCx55j`QqT{ghOE*py1&P88Z$lx>vBv)^&Q1U-wGU?k~ecAFKfQrb>mW))Ho|Fl)
zV!TO{RX&hao{4)mWyw^NW2xj$E><$oDVcd2nuEMMaKaf=E>^f0CsEllQ4HxEux<q_
zPH5K^YB2y|&Q^4su!t#EdcgUJk072LDR9E^R3t0R!U?jVBvux*=N4rFPdcKLL!C)%
zd^BNEPd#!Siz2EO0yse{liJj3r4zuYdLLx2?yYEiBHxPN1I!ITrLqNcjx6V?aT+n1
zugI)laq<h)n<_zBTa{q<6jXxR33O^FgZvGcz7N8@GIMB#5;GTQBoapbU<td+*65%s
zVeBA7qEeX~z$ps#AW>8gh|-2j-;&|DEq;Nbkk1cJsI6I)DlNEUr6m>=TbNx~3V<_<
zMKTMz=#T|`QFzxH@=4KfEz2V^U@DKBIeaA=D4MZ{80d%=;LDb93d@m>1{L`Q;Y8UH
zkTn6g)viBCMs}z22mz8z1P&Ow+6N$#e-BQCekPIWh*WCVA0#(EA~GFW1aZd#h8UcZ
z<Q7Xf5k>_?(GmQTtP&F43e7lqMqa<v2*(ngj;IHXX0FboOvDi-<9&RnfTt6Yj>wCM
zoaI0w8aSfCh)C^bA20u3?4*Nt5w`q+MHItp6nq>CSKJ&(BTYN9h&L3D)@1w>h5tw5
z^yxzUWDZO5TCT!-EBr`>qqjJIl)};Oj6-+F>CaO5*$O{b;TI_UGKK$A;hPnHox*QX
z`0WaRSm8Sr{*uDqRuHcOobNvr{x6B^9*OIifune`I;V2#c?$2T@IDG3qVS^?ew@O`
zD_qr6SM?+_JGLzQl{C*IGdq%xc`7<0=ruSv%<M>MC4*ZTdO6JO?8BE{H`v%LnY#2x
z+0Nz~WiGZ!nTO$ucbb=RiSELSkRKI!T|&)Nu!n+p2vNMYP{At|yjj6l6vPdd`1Fv1
zBNSBW^r*tOEBKCt#sme=S8%I>&q!!4mrypf?Z|fw8*ZIyI58{)5PTgrM=Mfk11dei
zprR>~z60_GD8vph7-N$MI5jYcJ7SLJ=?`YKb(=uLi|V3+hi;fO44uJYUgV>1i1|(?
z;MMq%Jd8vNNw{bdMyML<ZOqZ;ff-{W7OeB>pxDY6I0v{V#uYztnxmmVwY%fdu`@?~
zGjNk)Q<E5jI&suD*sz~=p(mWJe3^d-eu`5V@GI~mg8~(@M&X3|o!TQ+5%KckG)K$A
zbrCbSq3eeN@j1-VvgUwByw3122)6QNJ%Ii|AGZm(4(xpSxW3voN5jLxUXT2bkSq!s
z)guKz3RJ%L@w4Sycqwp<g*M?UP;Bi|h?_a5CwZBQ8}giHT!qxP`6}K9oZDO!?n0#1
z&bXm-AbDjtvzPBp;AhC_grlRrU2(II^@lYMN#01%ZT09%FR#=NRF7o*C=j2+{HZG*
z4zcp#!NY<0X5!2)?`+^V;z#mGE(Nb2_D@5<i~ZB!0sXN928E8;KLzhiuzxB-gLUq6
z@n5&kg&a$GmeFv-V>}iJ$Gesch^Je^tu{OZ=l9!ix*VRc;q*v**@n|)fXA^6kVnHE
zkMkIg+XuZC#Be-9v~(NZ1$c>tQ|7??(*eIC;6J!MRNef#CDY~p^xtvciErO=BDQx#
zM|Ye!_?;vA4^G%QV(y}Wv1w<krUzvpHDu7(Lt-Fh6|U1j>g*Yv22%eO22#`LIj*0o
zb#5K;y$qz{cLcR{#3`NjQ3>`@zdS_tQMQKvLG7bv&s~6Z7fch6f31crq-xyT>0Llu
z95<$78!At1zlgtRY6l5?J!z%1_=Z+$H<$_}Y!nf2Y!s31*b5?EZTIl3-0p#+dAo;a
z*+eQ`ZTD~&Z}*VS#pUQbG^5E#&rP><fiV**yf%oBHKUbHsLF0zg$^l*n)Suu>vFt>
z6=IcKB0pSvoAw}mia@(7G;+cf;>y@}3AFu~52C|X{JzaXpiGAsuP&NqV;Ko7_v<#+
zvw48&)~8=pGS{8gJAl=Z_0YNQS=0aQ^PiXZz$scPEssnqPJfo4u9gn}IN#;N(%~!A
z(&1rxf%}lZI(~mhG~c6#PpetDaPhP;^Jdh}ngyG=(-th+&topGCASSjsU?@!f1Aa5
zb-6e%T9;cE8g#6}Yjn@RQoFpkuI4h1z{0LB<04wmRl~|@tcS+TFu#YIKeQg&R_^b6
z`4rJeP=WQ(+8Ob&Ctp{Ec65RsS`?8UdPGqXlF|G5(70mv7*_0-ny0h`gg3T0=&_l3
zV8isO2z#wnL`RZ-mtXfU^tM@Wv<gwzV|GIO2~M`+M>85-=>7g4I_#jsbNC_j`Ub(k
z;+m-$DVWIdXdc~Tcug<X4)=PzUa!yV_a=Fgy(EE3VTGc~;DxJ=OL$Se6(<HS1Rd86
zDYIzmji(%OimwWkLJ0mk!1qJ?kEeU3uNxXQ*q8i5ns6w@uL$SX$3IXGeyNM1xtx4f
z6!A1hk&Lt*p@o_Vl-i-lMwX`#LK6&1$P}E?Tu2dq@j#J9GBb;KsFslW0me12t|Dj&
zsm0iJ$2+e35gJPUuAV|mNR1nSJ{Iq$Os~TE(IaraH-(mv8aMVhbT?W83+p)6lxa_s
z(`HGY9DIbTC3)<t?gW0gRd-UYRd>?cth$4}dE%@7w6p3?o8@z?g>{nK#K?tpsFyM3
zy>v}Ht*!~B<IyT5u8mQ2OxyD{^Ef{Hi67Hktc!R<;U7z!tdv<-gSi0KnLx+Gc!9!k
z4Kj}Y;do4&l8!?=UO`NEF+N#B(t*&@1hmuus|9{7)5mon+Em2GbRgEi0*wQzM=OnB
z29A#ME=?yzbWp+K!G-rD=|FB*m3T<Orxe7qlN%L{&93vCFx5xpwmQj4M`t*7CtTZ*
zYP>Am(CDgm2D&)f3v>nX9Z^MsuiZI&x;=AyN<Qs6@X<>NrL`tt=$1wkIyQOw3*Z|K
znlsRSoAOq{M7cYpqo7+_4=a@omgC$e&vPD%8@9z;r;a&$-=C4J(TcReYMhfi^aF*Y
zIXD#2nF>~0VDQ@WO}ZR7zZfV!>)fHENV*d79>rq^3xL?_k+dH8T04U}chncA<3jws
z9X>~WQ*b-u%g4#;&{3o=2E%wK6YwkWqe(v%QZb%mbJO%3qCj)cE%@2_o&%1&c??<O
zllUAuiqt)z(KF2%9tOeIE@?x7-{)ik?x=6tC!oFF4&O7N+2jR)YpSmkxE*u*=@`$P
zFZKTcbQu{m4yaF@;VTeq?UHdjaB2sVhiiZXaHlRK<9CRm=eHv`br~5ifq||=l1J@L
zf#lJ(YO8O?yTH$&NJntgH%K}QYHN~5*ER(zuaoaw&?rCRv&J>$OX+R(4PFJD(i0!<
zz8r{;t|L1i?t3wLbnl@+d@}*<eE%cqERW<;Af3m+vUYVI*ucBJy}bupn|yaj=MnlG
zkG#0gcM%%4Q|HmC^Pn+7&psOd_cJ2#41gzWI9*0~?8^Xtx(wd2;WXU8u;JfF=V3h_
zN|5=X(RpBX+C$(2p15E3kl2>k&Mmj&yKEl<okya|gSP2B7@zPVqemY)l?V4ir%!mN
z%HzL6<<YrY_CfiC^Ovx^FH4{B%d}3Nhh68P&r*}NKlIA)wwC|CleX>pgxhz^{su3d
z+Ba_2dFaP~yUxQ<4(2l>HH+|VlZMnceynN6m%3pDDkq*e{lv=2<EBrVQdKo(627YA
zq{@lMO*wJQgvry#Oq_VqL~&6(=7cd5jzbzrUm2%Qsy<`P^b@NmL1NW7abY}SLgj?&
z31h{IIAv1xgyW{1P&rXt5T{KZGimblv6a;)Oqn=FoKMpU+Fz3K;-aV6l{LWxWlhkb
ztO?N!_hRg3wRExgk7m>xuGA2;LAH&)L%1@q8}}y$Z}c5<D0f1M${mijDR)9jxzl3O
zUf!G;x#GoCIrNfnqoMZlZmY_vv{X4oqOCG#ZS2GByD4)9>R5GA7dOw=24t`@=SEiM
zlqh9Rc1)QQ!M3^Ql|F>cB-2-PSfTSJe^T9lm??DR-AyWV)ZMKE8lC3_R60g}Pg3d_
zCs}G8<EXx@*qK0z9m6OKCc_*W>UN=>t!@*CM7JZW@O^I+CDw-lpw#WmPtfhqK-4BA
z=TSBOV&g3#{mw~6MIh0)h)ut9GU<2p6o-E2l=N({?Zhvx-<gOB>UQ)ylgI^;*6xIU
zM_qy1lvI4>Xn(<{j5ZGuTk)gWp)T~Ta}OPM(19j}5WcUzr^K%BnQ$2Edy164rwElT
z>9D@X-qqAh)Pym8Pus}$^*xDvH1k&SBkFq&ZmbJ~X4u;5ds1!so>ZH@CpD(;(V_oI
zGod@F&P+;+ZMlF3{N6gCWT^v!Lb5v8A6qpJ#YGeR;dDUhmJTS?MhBF1U>#7P7t~t$
zXsDF^sC+!_&@DBQb5{i#WO3cY^O(-ifxjpr`BD*18eFDhj*j8un35yDr<E?lQV_kR
z@XutthIu<y0HLr63Zi0#L-)Y(m~Z6xaSA_0>Nd196~r7MD~uu%wx=-S^2D5Gv;`<#
zqQZ#olPX}^w_Sx%iNyeD@!+oY<0*`|5}06T_>_W}Ibs}*-yww&?)KbCr~yN~2Ojnc
zqbgg=Tc=KiQ6}m`ll{(63IZN}R`5*3Sq}@dL2HIgkvz-s46CulTc-|%0x67W(~vfy
z8WhSG?MxxL5(oPTq6>t=N%+~ymyE&O5rt9mS>UrK)^QpOG_>vV<^$gli;bT+>YGA}
zseSS2*qNig^wj3dC&r*o915c}D#v&y6YwkWvrX8i{T{fbpdjHCy!f@?XXnFsk0}7?
zu|<LS915c}++;eUFba?Y^gjHY!BOA92Vm%c!YCcrl{UmF47fuvlJN~_;N`bzdYn<9
zdc2RHt>1#UiFQO`6#Ph~r}0FuV-z6IsW1wD0eS}%Mj@J=w)z9lG!7)sp)d;3SUy9=
z+kvCLp%sY44V>$XcR&tQUnk#PpizEQ4{Kagz7B;^=o!RQdg8;~mjm(9bz~bap+5q*
z<k1W|1>&RY%g#srYsn)>0c!*g?EjtgMV&q}wKK5HFB}uBDf*fjGZxh@6a5y|&h0mg
zBkShRUSP#8TsmWZ&Ai&h_V_qW^4Bb?nSWLyON=Br=GDxULgSgx^uH8}y-iidaT>Nn
zT_U^Kag1Ggrr<S!ry^d_4*43vA>?(dRUShcqS^IDbTvF-i>IpyPkkA{PglVYtuN{i
znN<Hn=OcsV1rMpd=<xB8K}`=zVKlU|@(?PFs2e&JMx6?y{|bdsr;p4JpfKVavs4(J
z+^H|J>x;Cj4ynHAU>2Lh*Kb?})Xo~h!%15-9BT;UJ5O60XLWeUyhh&*S{}Q`<k__?
zfrPb$1CF(X+qlLgt|go<*Ao7%Tua#Un|a#lH}iCY-^>%zZzevQjk)CcGqL3?9;bV(
zg@)UzRt}w)Of=>tvo66)CPA_C-MnP}mp@|;H!m6aY9^H`@($1eoyyUcmrRn&l|%}Z
z-lR-n9~p8nVm-<s^^uXK{=RyYBE0Ncp*<fN8g;mSGGiYKU}hhgql=1g`WSvT9m)vy
zk;!xDP>x|8$|GQn>rjqm9ST`<CiuvV<YgRB1G&>j=KpganS&eG?fb~QZTFFR+vX#4
zhs{UktWF;p-h3JtVa)vkDh-}Be_q1>(>^kEOH%=p)a|M~iYx{|iwDyUKc32iePN*T
zV2CMThM4?d*in@Src(dUsXRv8THZQ!syr~=+aZ<5BnaqX39&(k3gA2W$XsocW1Uvx
zgr1KWDHM|C;!s3qD$tZI1)8e0Jx7zS08Z)$D_G~#L9p{R0Jo-wEnb48YOwQRTy)4s
zrZ@OL#?KiXDu7NO8P!0~0NUEQ(?>?Ni$j(1f7eH5;CIw{z<Y*5ht>tV4<DeNJ~D^1
z&V#gh>hflt$3iu{$%lnBW9Qm%($rpR;eZr>nT3O&G;A9!9FTC*=yE_j={#;xD9I<S
z<L_-a-RAMwmI3jk^LWXI<0VAAZNo{!_YWHm&8miEGT;P{B#pG19DsKLUToo%IdDtE
zSqS_P`N$0UZ&i6XTx5nEl)_`!kimyg;ekHr)OU31JN_&59aCxkP@kf8t_k-2*91F<
zZpu>K(YYj8BthM=@sO%JsNKKsbZxuZjzk9+QgjR<t;Z1ePS$#?+OO8*E&IA)y;=D&
zIzjod-M*1x;Hkuo6w{&X7z$64+qINnY47xNhT!}+x^an-kr~&EY|&D3yB%SvK3;ID
zK3+&ref)8Ms*fS!bIrKJ=gJm$Cu%-?h1HfzNn3{!$Le6erSI@9^vd%s`-fq5ury5F
z?{9Umte8Vd-NX@gy$75p_P;vVq+!VT1J--|?r?J^p%Hnoi-UD<Z*j0G>Owj+4kQP2
zAr;a%P(kWFPLFHcur}B^LuhHRknOWy6!OwwUArRHv-sK69&%~0(GIo8vAok1*>A?x
z9wP&=*A?6GOHg}Mu-aoL$gK7_4JR~E>1!j0Uh(gy!^3o-oDsgSt4N{URpf-j*i|H7
zxr&hKCM^?2A3pYATN(@-#7ssMK5cj*F*_GEVa!#;-sO_X<|+aqQ`!|mHn)X|t|EUr
zj2{owPOmyv27BMG^?2W=_4v@H^;q1g^=PB@cv4NE<D#R9bh621Sf%J26x@jqeR{aO
zq9*8JH_iBm5~nY6nz+~Sbx(9HTj7}4X1t%mVSUK>(aN!7oPsARI8j1cX`ELEyAFLu
z`Q9MYlTQ^e1YTV5x6T`yjEgBWoC|~5uMf-{uwn$m=|@s}+@|XApn_<7R(4?agCW|Q
z{X8(clCUtClm3|M6V!l}A8D#4n0X;*8JdAP>=p*AR6Sz{PNfHCf{YP%26bKvXnRU|
zNXgKn9X_YhV<|qMrnkfAPy+b=2=N$iZ9+9DlrP$uLee4}>?25x#5PKg2Jl&m4oYa9
zQ(0{FNLmNHBTA1=;9HBIGdSv-d?Xk?aWVmS)HkI7#eid1n{W{*w(_Me13tbDR~tW%
z)Q7<nz>nI4p63*3*02RXnjKUjbr()7yM21*P#`{spGWH7K*N2YO`v>i<x9goq$7SF
zX`g}bwKmddBe4W|f#-m#zE0qN6_~9a=@>5^S{UpK@U=Hize<#saR+c}2Wr18{3rl-
z`gvsh9&~zHaD+AsgS`v}t3Rl{DUiG}KwJA|>;ZlTMLL3`zQGE_55<qlN3*pQsJu?T
z<)B&pYmIBl7ta)X`_bk(vHH@(oC5LDb!}_sU=+9|k6sKZ5Ffon+WBsibS@v2ivsz1
z3?9Tf40$LYG`M`=;Qj-L>}OrD^0EQ_%bB$!I*)GGCg?oy_SCs97@R~7CqIuF7zJvy
zv(AG?CkMQ$&?uq19S7ia*Sb=n1Sr1I!VyoS?K%qwB>Z{{M?75>ciZp`obRyVbTvG0
z!)et2#fH=9{@8}6;QVVFj=Pd(-7!h0k_()ko*XDM;Jp~&pzuLN#KUJV@I#>USW>%a
z;exp}OKK0%mMFGmznm+A#n%dhM^JfxLEEd?{DI2LEmtJ+ASxeVVdN_`*g}+lQU5`)
zO;Bdn%$gNP<}ICTQ+y;;_TUsCV+I}~1xP{}I~5`OSv7uIduHz?MMqW_RSlmuWpVAI
z#nYBV7R;+zykx;Nn8wbjoe6D1)rpg;CruwD;WXO2Jr;#o&ZGMEqyOspGv_XyRXgp6
zkOgs73l`P>&@$siJSno6%30E}_4c{`)2Kw#ED_vf-zhmYTP$^NTxpZeTfC%p-U)Rx
z7S${|Pf)*rIBRa*jOokJ4Rs6V(@w(z3pwGvLqD@q5wiDtDncAL2Bi>L>uK*wP&$GX
zjvHM&yJqR!C5z#BV)E7re=?b_OvYp6MRqDyW?ED?|EyT#M2_SwGNxlK_oWMCG4E?k
zjp66j&74W!^D~y#&0SJAKSqDvm{+qT5<@RdS-fNx=H+9AS2ahL&uQn)jMUCNJI2xH
zJX+H!o+9tOWi@l-)p`_9RH6OqkWG0xJK%@VjL4<Fym7rp%rV5idCJ+Y7wL;eJDW5n
z7rJ(9aenC?f)@{ML^57Sv=Q0~LhnW%r`mXJVWehp?FqH>&sq`zQBQfrt`;#<UbE>;
zydss>*CH*+ueFp=x898MVqEvJVuW#CUu!RGLQ><~r936KOG%B-;>4ROw%!(Po${q-
zT%GSK6?gyZwk?tRhJvx~XxB)^rmkzIik93ZT}xYvytnKUZ~kn3$kUQ`%la<fmi57w
zu8p2`?j}#f*X#}#16Bjp0A2=oE#Q-YZ#H?#1C5?0H;(RNt<kl-cW(hnC$I0i*4W^0
z$htbSF~3+8i3YPFd1Ke*p^aHBuDqFIQ_c&U{E@sCe`MZz9miYNYc2jk$?Nf2xW2HZ
zFn7xObnz~Z0a2TKq__oVX)VDcA$j-xEy4AvTIssn#*8h=4S8#QSEn@VEtr3Zlr<zp
zeG$>%ZA$s)H{bk6XweLU4H;3d=*^U2j3-Ca!IcwP*pL#<5yeDnVou=!&YbwdDvo+N
zjTSYTLvUI%8bI3Y$X#}cNS6kx7Wv2EKvNQ@k~w8Gr9?HxJxxi`Y(7)+gyb-znk+$s
z0I%dA-W=j>N{-8F;{1`5rb?(svsFqBDVZNKl4Ply@;E)GY2p$z=|pMBi~5>!b1E8q
z(KLo>(E!6hG@W63G_|mzA+=S!cUn`%HObMujlNAO>-6>72GN}9+15I;xy!l~k=$Z#
zP8OcEK9SQTBEH6?CQ;yP6iq&y%U0u76=svJT2Z#Yt4ULMIoHf>l~=X~YUgVz<kIO)
zTBF{S)QGwjRyU^XdRi2(H#a1Up&N~GdXu@)*wl4-p4fEquBK#l{u<5=jIazbDQBZt
zd-9s7Q6L(Os4Kss!4=I%t@2yNp5L`}-Dqs~N3%9%4h}5uEl$X(5trpmYziTl5aNHn
zzH5`G+1*m)!S%5FDuTEk^!;BIs5eGGj<M0-I^Q<-%^o7^Z|b_-H+Ig#^ro!k8Jk>P
zUJz?@e%Tc4En3UB1jp7b_le6IHDN}IBfYp)RNF+goFgMO?a;1mhxTS7ZD4>>7hbgM
zkD_Qxm!?e5Wvv;pocan^q<5sqo>#$<;4cOLr%@y9PG~t3Eobi96mPeJ!A&|^OUD?w
zAX-p3)!WoM!gG1r+Sa7Vz_1xv5*{77E4(`LdHB)6fwDm1#9g0xFKg`+=^xf3i^8KK
zcZ4sFd>Y;%`u9g{Bs1)aOh$@zNb$$;qf84yij(Hx6Im>~de@7^Mn!I`i=-C}E)a#)
zyZ&`s@q?e>c|==4=}}D=^uta03+rQ6Fn%Yoe2bEI2WE#qH=*X;S*KlZ&@NCe<Ke%F
z%p(l=ak<k6zkKWjLofTr@VL%9>X-hV!qA4^Y-l@Q9A8O)*IesAy8Nex*7EO?Ic1)b
zIhp6>E?x9^`mQpMKmV9*hNfri`}<MTkG+1?-Jxe!-JR9#=&#GpTy^)p;h|@<&mI1o
zl82Y%gr1e>WoItQ**Dy?B*)M_Z=ODGlYh2x+}kbw6l2)tPYmtXf3JP<*z0Fsu<Gtr
zch}!ny^(S&JJY|^sH><nvZoF#^US_r_675v8u9C6Ztx#xTyhb}`^2)`;<={|^*?x#
z@!`sfN`IkowKjF2;r(a|ik(w-r=c}^yJhvv@FyAOrp<=d;4`$9=>z^}WvcxB;<x?o
z_MdCa?e6irj8K2C;oA6lc3(sL#jXAe``ukWdCD+kHpjS^GJ8ryRut~^&oZ_Vwp*0@
z{2qT-L+d_g#;WXk6c&H}3;elbJ~Nh|_=ZK9)L<;no?~GYw?E8ZH>tsoeYpm2Gu*?p
z?0WyoF`xPTpRF`r5q-Ww&)>`wTjw1Tjr#t+abw!@wV1kyZI|_)k?IQNba7=EdJZfB
zJUNC|fbFuhle%{8Ix^ekF|>+6W*{Y{JUO$A3oZU&cK(2*0V(;}1Hwru`5FC^aLn!(
z{+XfQS`6;vrWnI2h;K}v{N4iw3@Q#}l90MwBfDp2@7_n{=R^1<7v-Y6%hP)x!w*;H
zqMv($>OE8DcXUREVX};)4Q+7N0Q?Ol8FSN&P>$h3Op2i$4N6WA5_T_yJtg{PK-M;#
z?iQ#)u#d}?oSB(f4C3-ac}|%v$KsJOdOPRf$uZohe{wN)5_?7DC|5|`(w+YB76I|M
zBe@Oj_k58w_tMQn1-1;(Uv2LdjNZJo_Y8NwZPM7>OC|z)jlO-6{$2crVNb9{u&wx;
zkx6s4ui$s1cj4&8ON92mB+=CSZu>4_|7)-<z*LOwZa!;Au}_Q;X0>RZUOT}T+k5Qq
zMyQLFs$H*GtCnJo+fR)U&4d&89^b+xi{QcenGu50kw|)PBBAV`OA^YYFZC^6I<HJ<
z|1g4>V#l(dLVv_xhuf-=f%!3Qs(;4Zv#aK#&|es|wV5{6x1?sFA{3Mm0V#I-tQTXU
z{nN;xSvZglk8h69zEpyMPxjT!oQb^t9m~t8BN7VvZzC7wrtFPph=fA^+vrO2K{5>@
z4Iol?%;qs^j&C_6?K6T<>M`Li-*U*=XJn(biQvleEr*nSMxGMvTHsp_8T*W`MT+Bo
zAC>0om<-q7eN>jOV=~-5eN>XKV=~-hd{mCFV=~+`(X`*qCZm{B@WI?$89Z;b>k{))
z<LA6(+Zl#_PVfT6m7&)3cpHcYA&5X9WAv=!X-wRG0)!{g)<cyz8Cp|YGXwpG(|%R`
z`<0go7v?3f_|K6imI-&V=R}{DqNQsYW{#GtbusddLcK3B=VFeKQ(+xlQ}gP6JynaD
zzUZ*N01w}1O`Oxv!WWadM;I64g_TY)kBSI%LP9X5)dYA&f1x+dVkpEiX=$+xl}VOl
zKw<P^GJr6~De^d+qg+!M2y?U~15$o$u3^s)eRPV<0z!<&)tJIo(ufYBluFX=$*4RN
zL6GG!8b4nNW-1VJ1|5KMmUJs?;<pFXbP{mXl*=ArNZHu~O;IDSQyEYeMq>k&QRM}C
zEH9#SUJcA|;)}(6j*A1pl_x1yp!s<SKAC}R)QY%Vkd<7$5oD_h#BBw-HKFw;GoVH@
z8tZMX2RgUjL`64Ied++ah}SVbMsQ(i$x&k&SocyxQmZyID}XRQ=Uf1U>18Sa%R(Q=
z!WB4sU3Q8TYcyVg;*el{BGUncaXIoJI!;&`L|D?OCMp<9K<+D>u`lOk#Q-w@nM5#g
zG|%S|1mNtt3~-=@sgJ2b)O8O~&Z_G`k98f<xsA_cewLd!4rZ`;qj4YFCl;3D40Waf
zj5=#Y$l*3f!imrp3T(1TfSN$kt+oI^wS~Te+Z90QkFgX0XC+oJuhIA=^0gA7%{b8u
zkjwNJ+9ab=zK-Z9io<1d%i_??$qq%w33oq=sY)jKt!yw_Ih!{Wzy8L4vf(i$J6&%?
zFIx4)P_txF9+ce&JbnP2^=#mBa%Vvjc91a|o2l$ypuhn@K5|PE*~$TZ$T^^~DYJ$6
z-9*fEbPo0npi`54BHKo2qqzA2cr!nFgkZX&SpH3lnS|-LvREAXcEmD>LV>#ebiT6z
z2yF(@=t#1tt445gqwxdkLP*f>APzdREF#CkZbazFcO6wy$L~yvq9gbfStg7n!3pl=
zoNA4gitgGp%`Eh-NX6u>&L-Dz9Uzt7IF6yCLo`X%8*$&Jf}p6jK#SROj$9{4bbA|9
zCfipYPO+~%jHUgngLvixWTM^DHN)H88%zphS7lGi{cr-FlDb91GteE#-ZLTly$Jyo
zmt?IxoZ4pPVcUk2_~fTN+O8$M|CNM&14Y7qn>xLSA>aby?I&Nw-2?R&Zz#A~!Iz;)
zCHniy0O})!L-onVWO($lu^7fQ;~|CjQaJ8*9Dj_$D;18B&iuHLI3BM_j4x35N`+sn
z@c+l&mjG5#U4PHaowwv=&r3)G0g|wTViI-~g*;ZZDofRhHDL(^WNQe>rh+S4tAx!g
zBveJExD?}3YFk8HiaWT~N<~zv))uweTJ^K-_dDm_`!a7{fEN+|YIBpBJ7>A)u5)MJ
zoOAB2Qt&zjZ&L7P1wWu*7{Rd|l$&GJi{)!0xW6k{l^?&@m~N@^TdMr{%*yGlZi?Pt
z!Gje%M!_(OBl*?^3dTTUSk=c;^|6*I`f^48nSxO-=0|%|d97O&{7VJjuizaDeq6zO
z6#R;W$@q>9%W!YAQ6BC~l4tbfHzr(Ic<VOqKh$ps&?sOuuqmI*C@<n>(LD6n!4mzp
zXfMP=mML-)MIhN0@u{MxS9J5(qR5Bs!EG_b61Q0KboHo}#4HIZB0d>#vLC0NRstgv
z;{ZHn1qeV;rQxxOwqY|sv<(~IU8BY(O2T6{S(O^MG#k}@j5pE%1biuBbTPvw`j+Ts
zTLpJkaBmf(k13sr36A446@Hw8rz&`+f-4n_vC48$E>3rYiq|Xr&sDrd#ak8qAr=2t
z#ZM~wZWX_-;sYxFK=G;i;d_(J?<*P8{7B`nRQW7bK5L1hU!~~RD|oGfYb7jHImI0c
zen8U2!wTM|;O7<mCk4MPVH+cY^0(6@jAoAveIvmzL><IGDHH~LE#CDsMWv+}Q=?O!
z^&;e*rRdJ69RSK(1v?kXhHJ<XcgD4Y&xdwy)@ZEI#fNsb${lj_CFVk>ytq#Q-l>U>
z7;_Bsc_j{?z#|`9bbnJg8;7HODJuZmL{LFrmjHJ1T@4t078NjOMet#cGQW)CG7MLJ
z(|!uRt<CVc>YIMDnvLA7c-lMj&1?gBteXii?k}ftS>|-W)bG?DNjNC@an$1=GawZ*
zFTq7F4&uW&<v@Hc<HpRJfx|r?6&?k~(SDhK!Gw856jzkdVh216*bvXn`Z^Gf@^u^m
z@%w?J@{xHF1uEYMI2`%rbpebyD=JVQIppQx8O!NO9^OSbK%U!ZF>fL$Ig0Lx+(wIe
z)PB01GZiDrE5Nn0eAfcLK+&C%tG;<}fk?mlsC+)fNb*j@wX+^y0H$^zK0RKEkH)=&
zFQ3Yw%NLJp3dBbrMx1=9z^wv~<dIwoyi4hzBDOA+rz2S-4k+v|jS*v7fuYS89?GV#
zk&AP8oLj9CY02tulQkkuBQ%5%*c$OtdCkuf8YWjcV47yuXc#fk@wk@(&oUZrcWM|h
z!CN#8dOEHjcEB|JfA4_t2sK`I!1PFa+X2&U@Ua8NaA%zpqaYvCN5qN?c!contm$n5
zho=y_X8>bbmO;U1XqXBEI!zPQJ|h7iQ)@-NhdeYKB_;SMSTdi@kmh&pJbUic1+%ci
zIISc;P}>PktH8P*g?)|Am275MvT#~iNqO0%sbv*|jLuUvms}D3|9D5!8B=F03>z>K
zfC`0S_)AThRnfOueUEOEqcUtPE*Npl4I6bqTdf;gtsB`ev&s50!T|F-WZek+D!eO9
zHd~i@IBM(0rrAN6IL>6#!_eG0(`HOBIcsjk>`Al2CV~Hh7LL}>kAsDyqZ7WSb{ell
zO;(CAnK@eJp4Z6C(JH6YlBU$s#!)PsI|IL}J)ST1S`e=NQt`fJK5+xSGSPmi$<h0z
zHlf`6r8ZF__e*WUyY@?MBIx~6n=noLr8ePQ`=#RL$%;$BPYf%^WOGfr?BzDsOnW23
zTr+Kdgt=yrKGUhq8|y6IJ~gN<IPYc)P6pY6^LK2)8B`mlejt~&U@{wYe!vEuLA7D(
zZ+OGhV3T?03(~xkGn8AXHW@HPn0G!QlzHbrx30jCu#O{B$hZpzW>&5l+Oa>qKCZ!U
z4BTjzE}D1B$nxukO2fhBi&iem>fT|fvBD@I{?hH(a#e(lr$nx0$bY<6-lku^`TM-F
zjeecojpIlrR3j{-6TaPVoMv{WjaPl5j@AbcSi<M^jQu1o5I6BXe?VM1c!RJ{|DwaZ
z9x2`~v-AAk1S|a#@3`3uX(!go4%5b(1+U~;hVO8TXUv(8QRwBLjZfmku?LR(2vo!t
zIVOysyP#r9*@YuvLS067*drIrnNkT``uRp|rv5YLOt}z0X`B0$>$tV$N*Z#0jbQ=t
z$7oa5e2=HAFbmVtdSMw2A!f<FSw&hQHfp^Xi;0V1&?C~&*i>tCotmqTr4fyzLSJ{T
z8c7|bf?Q*x`fyEWn8Omfp?a3%i-9qcENY6w1~miyXBuWGm2YxLp5>pjVD^Mb^X41o
zaNfSP7m&67u!YQsjCMf0f#XS7;$T<gGQ%86CM?E&9A7x?ZbtF$t*4`P^W*gHtz&5S
zRw|A;3}3BG`Z`7TMFEae@w?C1NvG%OL?2iXTCyxhN124rBV8sSi%O4V075@wNojzV
z;NQ6XOA)_KgT^o*j;A4r0lSP#bCKzA93z{t1Cg43{-K^LO*jl<AIf@UM3l-M{00_N
z;V(pVDlqH`5~8MWmU~=1|8|z#R@F>S)jTh&hKVs(mLM0G`K<Ou<W3^_tSS(6sn5mb
zP#lrv(2VrSH<zgq7Ag{DpChXQI)?+_m6s0s>hWIWvLdGCSXRWub;$6KKKT^fC!VHd
zMMyiB)XWC7i7{<J8!tDTO?9e#Y3JDtz4PqRseDtk$`@8|!apX%u|aO&5Sz^^{cp0~
zY&M~pO=WX2Aw(;P$E0W#@sSk5@8KoSLVN#J#wI?_6Kr0o@VBY>P2Bjz_l{CHLMg@Y
zml8Jd*^^+}Zk83YnD!X%px~1f+(*G71&>lNx{moTQt%uFS15R?RD7B%RSd-{Z%4aY
zDMas53ejIGCE@)ty>Svh$5C(-Y87MKVIK)#pn!?4*>&2Tx1i?1P(4oC(ch^GJ+0zb
zRs6P!(NU~5y%QhDsiROr)~dSkFR2a%U29djwwU8tvy5j?8V+cbS<7b(#xzf`JM?uU
z6l@|E4jTAk*7BXB((-c#*EGxGq3D!neFAxlfpZ6X_EO#|*cT(&7!5h%&bW5)`5pk=
z)j`*ng)Y9=@o=7{iH>+kBwt`8_%=D{`jW~*`J&w^Bz%Aqc*BAEi~?yp9OX--hY(Hk
zI_T>XAe?;EA6lEFc`2TY!^t-cFvdt!aMd^QeI#qH-(B@hqW+*;%N;P0IP*>UDPXFb
zJKO*SCJh}@(9U7)4t;*7K##k698NxJzwS7w-E=vL&!y!{O#^Nm4tIDI2uHi5P6c?L
zn+dS1zG=S!4s8<^o(0AsFNpijBn_TBQ2iYBNZ$pR<WW6z|4}`tehzsVTLEM8j0#@@
z<B*r}4q!@8^4j2_0NAY!%)o>ni#D*04}5eVl04GlQ6PCVE*<4-Lz==1i0BHg`nLHA
z=mT+(Ji50jP<h>azW^=<tznx-ReF+#*_Z>BkH(s#UD`YaSj&r-Y+R2iF21)Md{iz9
zq&4hU)K@AD`Fv!p;eZxs4Kqcn*6>@tSM78R12x=RwT5VlGx)~9iRM?pbn8?593QRW
zPYV0}PihSh{WS<JVzhXn-xH_hPAHo_@4^x14JaNMIzCE6?z+~s;ak^+|6Z&O->Ni(
z9?x8U>&~NJ5{173%ZXhs6yK^e)T_PlvMAPF$Lsr@?1ZoTAwD*xp;{!xgP*h3V5Kx1
zjNiuA)&FZs!_nWk(h$m4))~HFCT4Z+8ANwtNtnBAalHs;eoc+yYf_`w{O2>hXE0tt
zpg;U~J6ay*>*)`NeVg=$d13wGx!*_qp}fn#NBYB~o3@<a;*O+0L{8s?{%|yYFFEyx
zymRpzKsxk?ymRq>;F{4N;x}ol{t!*m0!Q*z{UO>*esIf$dXzpU=i(R{>ESL>|7ZHc
zqq~vWQ~K-a4=-ueA0~frR`O{Ht@^|J@%5NKDaWcmq(_1Zc#Cb-AAYO#hl_MqIbyf|
zaAu79LkyId^oM`MZ<|>3ha<rEOGml%<rrMh2Ud(O3JL$f$@$JggOvj5J=BM40uu-0
zq;-ab(ARGL;i<$-46ZO2uu~p=_>Dz>NP0o7mvf4A>C=+F0$(ip!*visb#n)|{_p@8
zw7%+a`a^2J?l`F3bU8`i<JKSM02hn?5C#h|=?|ZPy!UaqgIj-i59Gz7KYS5_NFLQg
z_aD{6tv`GixLEXu2f;__N#5b~hyMhf+Qt>!-h^#Pm#_PS^lua(KT3a?2Rtbe+~IW~
zoO(PMg2bdhr2A6q`$&gLf$}{Ku~XhN63_KLoc{17@M(F6(;xoT!AI>#f%S*|n%(z#
zP;PDkYZT?Ve_yF(gx6soscwvA4}>=VuT_88sy~!t4YoJwxT4#g17I5dzgHmH(vZsT
zWd|I@_1g}ZZi9~<Foyg0%<J$ceG304^@oS?Iz*EkodR*>u;Zjaq`qraAhs$HTNQ{A
z8$q<pJ4NmP(6U6|kW0&y+4E=2FPSoT_PiOh$|}BL1tQPvQh_+5)$7oZ+eJtP;;qL`
zfykY3Y!!&?QON4UVV+mn=WrN)8e7W_sXoNc1(ADK<JY12+bh2-&V~j%8wQ)44fCV)
zhO`+(Xl~iGY4Z)MlbyEjkj{pyV{<k{6SH$6^oZ?AkJzUWdc;Os+(ddr<%#&d+Y?c4
zEulRTUx-C-h&PYl3bB&6mH2vk!(;Dv*bw$RtUZ$7;rCr{$Tzpt8_F3r2EW6d&G;S8
zR(^-6<aaoW{0`IpPy7z$kAbf{TRFeM9Z_$Hk!}u^euw(^6~*j#IE?)c-vP*ehsEr7
zNI%USeup9UJIn{tp*I}Pdc(ayHt7vVu-<SVa1naLk?eN}9~+0>a5VcJg0t1{5RGt%
z1*lu~hG-l4VKDdGt2aE#*ADvb;r2T;oPLK!li#87g2V3+-+o*D4qNqx^vN8bom-|i
zq|Yug;PtgtZ}_d&8-CmU4)4%I$q~EthJORi`OZRvmV#SvSOlEb6%t)vyY+_sLDPCC
z;?u#cHw=Lgi{21=tC;kL(BH+RH~bm$jYV(xC-7-K)#3Dp)PCJ@P`e#YZ%7~EW6>K<
zLp@^gJNzBwy^q5ko(008pAFs)Fc!Vx(@011s2;liNMGgF8#V&h2ZuX+34}wBmhor6
zl%C`rPH#y1#aQ%)BwP2#;q->t;EP3XI3IiiaZvf_t(pRr*R5Z?3plOkJDlF|F_oU=
z(Tf8G$cyqjd<J+e4~i5H#5V<3j`nLqFaDa3%0+?oh6AxpdN_pr4iBL>EbP~(P$~{%
z(Hr)AD?)GB6$7dF{BrE!SvhGkt`^Uhv4ZizZgv?q=HX4AD=M+3Vc9Ib>>};xtgmUW
zXSsHxd!a^|6z0NHE?zKy(sZPV+%H;7;H4go-W6rD)MnBS1f_6Fz#>t-Csksn)5!}e
z%jRndv*u3GmvTi&r!-l>sb!HXlQ!k{ZCb5#GKPV=y^s0c>Ey!uAdNc;Lh1>3N{C^)
z9bRz2bQ_VmDhKe>l=oK!Qu+*Bf8l^JEtvY2B06pxlXy4)#_eHtbHJFE%zh3SFGyyw
z18xs^yoPD609?uuPNd`ntR6$&s{kL<)l8+);y1pKY15wRhunLe_f{XIhdV)$%bylS
z?807zUE1Z)r+fA&_iP^&Ue$CKZPQ*-!h1rM&=RNf7B}mx$aZoq{np~}Qw;SVbj;O^
z+?A~w##RmE_d>(ix@-G4reTzGyi_i}DO$CQ5!%I~<DgxX9njLphkiY8v1g)rt=hHy
zTKxL85<Jnnwu@PF=S<I~li~Mx_J)@=)eD{8WchBgJhc|mo43>Z&x{1TWtlUi8jmj5
zxz%`Ckz2fHMQ-t)trrNDTfAp$U%#i>*Do6l1RWh#PbFVJ=5_4<PRy*(TWOI(FIy_~
zZWpZ3%Z^m&aazY-@!4u=(VZeCEiIEI_3ukLnTh!%sec~;9|^IRvOS`g;O&<368!hp
zJFtm-$5mE!*YcsYU00r0+tFB>^<szBb>01SdyKcotZC!>O>*6u4*uV)$*AjE<=fD$
z-dc^V<X6VkdY7jn9)ox+;_DDsA$|(+9&9D==dI-ZYBTL@+DiWIw5s$qUDtM7XRXS*
zIWyPDGqwbFiY@+~qO;M(sO`EaZRExC+SX<*YS-XtS7%Jj`a>=Dhq~y+I;*QyQnyAR
zwh<@PS?%lA*ds5-w&548&uz%f-o8F)G~k?OT$J@0_CwyjKD8mEH*H?ur6FT|im`W1
z_FYMjiJRN6&Z)NZjEjb1yZH7OjocjAB~}^Om^`O3E_0XBC-Ze$JGIuRGqau=b`F)T
zMi6C7=bd7+U-EA5yh}uJq6Rey%$X0)B*mHE3}+HJ6IE`XP;S{{hLvt<yHivLQLa%a
zorTinWc~+bE8x6NHj2W0C=tq0u$d$~@yH*!7AVP13gySO8#xm^ZFd!nEO(`)ywg<P
zHu4rKZ+9Ll?`HB)xkpK+yk+}Qt03>Fa#P-^DsM0HPN=pE{HttPf@X43Wr)g2l^{w!
zN<jI_zHzn~KDgM`?Q62JL4Et`RE|@t(>PA64ssl<PU$doRSGte|1<UI#`d*2b(y}p
z-9N7DuqK5@)8@823N|Fv+quR?-B%^%+=KX3J)#;@n;%bl6v=jJZXD^+)0o$c1X&+B
zX7wnF9JAD-xml;xipI`s#fC&#hduX@)GckFF4z)yIw5|qeQu~vW8302yY0-qq1VOU
zgmIx@ZMWsYE&fAO8@ev)Z!8?YCjKeAIF#DxFJ6JvPla}grxJ#S%<67*_Zq9mt%yHp
zmxerz-HWdV{b1;QaS(J*b+?+Xi{gyav&I@@#*L`%ma}|Sw`xz$&{dx5bhL8%ZsX7Y
zs_RN~OLf-9%zpkw*^)PFYE2t#P~QghC)RYW@zLB->#ghV!`!sLkz&kEB65bR!TeO~
zTbZ`OyF9<vm$Q1cuhxsRH{V?CS=6>CW`+GXuIXCEbI@u(%|f+SUDrh&>$2)S?Uor+
zv)k8Y^fGpj8ri`}r`ZAhioVD<F1jmnelV7-wrlOIdzi;+o+nJVk3jb}Pw(p|2^|*h
zdDzHr=)mJI-MHL1!N^c0>%k?vEwW@e_hcVHnuCYxtL5k~M-TYX1ODB{dyDJ3)^Pjh
zTvsbPj9V>$yP(Qy=-A<M|8IA9the%QqsPc{nvL3@SZ%B_^X*@l(qFuN|HIKbOx^R=
zIx9~M9kkn9ZLPGH7v(I^d8osfJzs3?5niL(+6EJ6I`F0YT>ZsG?zetFA@6jZfI8BO
z)qlYHiaWhnM)~Gx=B>iSqSYR;hKxsq$K&%R_J8%%vxHSNUHCkUPx@KlDMOee#|ZPS
z#50D`-_5rKPAmMeFgJX4#;^ik`g4Vi*$e6#Quhqm6v#Pam@s``{r&WsK3l&U>^ox^
z{(mv}<bR(v^ob|8^?2gRuTB~K3%VwVt}n@aY09=9+j<D=v4x}S0@K8(cj^O)Vo>=q
zVcyA7KCJ(0@Q3xEuj^f!KeND>|7c)=m@#yi$n>U`Tup0ed)k~o(KECDCw{NIdU7;f
z4axJ&Y`XH6z25JXJBQp62w|sqB>oCd!n|4M4h;PIa%>krbXcGxc8p&*NBIBWC#YL?
z!Tqb^3LCqn1>%KW@q1xjI7FDwWsa?SF1`PGbi96F?*{{yh*@2H0gp&8@(WKz`|Ov6
z`T7HaOY^e4N&PpW2=OSw0`KhYUm@EW*i#<aK5djQ>+nQiinyJiH;q&82w-3PE;EJc
zwa0#f$_P(-`ss*m&#Y;8UJ-C(yfc;t1B=BH<ZBCW->t$svLSPM;Ia{)#s#jr9J|Z+
z`f{xKrSFv<mf^=L;&s@0J{?_aikq`C_IVTAE%TsU?P|SClX}DjmU@;X|8T5X?QaqL
zwwAHK)-v`3@hvLMy$P>$vkb2-jGGEfe=@3SiJul=5SysxWoSK5`Xv+IMpZjyj5WcW
zXBi%^Fy6^Y7fIYMZ{~OsGXCXR?De-hJuYzR_(5aMhZA1ug68uGV=H9Rogu{CklAij
z;rmSzmvopq*4!SO#HU+QN-)P#%2#7A<?FFX#5dGyNc~`*_cd3Q$M))F7k(|n-LIAC
z8?yFo?$<!%4{2!+JY&ifu!euDKklQ1vnN%S17)qC6^0%i#6P*C%*~{YE0k>>nxqYn
zDF!8ZQnK25(u9?T1@3)W!o-^Q!u(OkjvY_S^!S81v|~nmX5!F<wjDi~9k%6VmR42{
z&&fM;)R~iUK6BLMoPx2VMhWZeJaCWtp%`=m@r}sKoLD+>a%M_K8qhPcMP@f%LH|*^
zo5vIH$w-Lz_~J1Y{A%ebjNjqHZ(Di>;~%lxNAUkz;kUc+zghajoE#MV>dUh+off8c
zMP&|NmW_F|5Lo{ds>{ilX~Hg~(sdK&gxs-h#<n?^syHiIq-O~aD2b>z%A3VmzbGQJ
z-n{G#%HdbY;c4T9G-Pl)F5fiT3o}SfmTwER=U>TuFA+PpzPXHz_5}FqMK{|9%l>7U
zC;>N!AULy<JaO?J(FVM~YvO%G@oopNDYjTamRe;di63Eh|HcI0qXge*!W;)hdjGOy
z;l%`v&QHig;a)Sc)UF1ev(?v%W4WurQGKoOUPWVBg?Is#pl946ZY9GU<jryDfW246
zVIPCR;e8AS#myUEF$FunrILo`H5{Ac<_(`;X_%)lhD-<d$4!RL?Bek=mSER{A!H_K
z?!j?lK<{KwoI<J^u$t!vw3V?LN+DG*B$^*8#?XQaY>$vanoRIog@JjM6)<`nkwVHM
z!c-Eb2s<M%21%_Qf%yw&7Z~QKWawzj|6rOl<7XJ==rjWN#7~}eaR^#Rb2M$GVD1T2
zPMRm-_W1;Zy;ERb`K0+}XO_(|%rR+D2s5@{U?z4*mqNgFMPSmDDahpq;aqMe49fO{
z43w7heTXn9+Yj1xP?%Q;(+8Nm&Jtr61{OieS;^2hnb+cF@n?ZWka1QJP0R4Xz#>RE
zE0bh`?kNZ?Li)4XLFdiz6#**6**d*vTY$=NwodQ)I6x&hTc`J?1StQrb$V|BzGhiy
zB;!u_f}f7#T+-e@K_&|?13HJu|8|fk5czj>dWuf3u-Z+K7c2?rjbm_xfVmJLPIZt6
zHY?z2#c?hKOe2n+blOA3cnhc-NeYc%$^`0p@6=|ckaC<j2IDwATFPxCg$xyl2W9e(
zZcd6#CIH~@9Ki99WB}X2x{X+$MK9Sj7GKw7LXe*GO^rweaDYyq;6Q%%bi|M*zQlDv
zOM50P4fYx&O_E7k84!>r5mC|}l+vgWc6TjpUs&1$Qko=_wELwriEvB93lo>k9th6S
zTH4>WG=BV{Y?2IV9-0(THi?LmHdaYH9~|XMn$HePI|pQv#$=Lqwvxt(2x%a+Y(J7b
zPQfSdRl|aduJT-MUn8!yZZwAl#|d%Tk#;1ZX@~q;X+k5tamMl6i6j>}+8AJ07~;}x
zXkc6zn5?Z!xhzy36>Pc92Y6w4VpWxLY#7U=(s~)Bte0rShW!wu5gGPt3jG?|9Gmb!
z#Z5iyZ6nc$DZeJox5{pyVN!<<WLcu>z-4?v(g=@;Qc1i@AtMxX9IkXRr%D-A%n7*E
z#ROUx6KE<X)wzneodLo~BM)I*i*k;M)foZ+2BIjtQAD=ML0&(^rOZp>b!Nb;Hc@!h
zD5#QZ6p80n>C9F2c1GcPEBQRb&0_i9S-@9nd?nYwq(QC&O<pJpp>$C;Uyl6IJ=71t
zhqENS?g*!dwn&SPpa#_)vER`Vz;j1*MJWjH?J7%gF8Fo$1arx7&|d?c_9^#ZOB=KT
zBEyr*q7fOMySaZ58J>qF_F*ZDT2hCf<Kh!(Uq)i7QGSb(<HGQ?VLT!hKshJ@)a@#G
zU~=I(fTzkDd+ZvUuU(y~66pjKr{O>|p2rcjo~YX7Xhz_}%}97|#@@`&oplw-2nUQH
z9=3m?v7!T5Fx`r(kEw~iWDZTDcqLjn3*`4fris)w{6I#dgzH2TKex<s)iP-GFp)Yy
zd<<Dk{21~EHW6uBb;-T~Px<Q&?}Rn>52?LyZCGC+`Buor1$Ahc7?w>$WI{7-m`Jm(
zOZFXHZd+|Wgi@Qikh~3vabcL%1_GVAGK8jX7V`|10#}B3otWqh*;*2zDBO$Wr$ge)
zXf|9JRytwnj06%*DaAfQ(-|@(nh+eQP;`fVP9kuJS-5rN8I_f2uJu0JV<`nB5+n8#
z6P>A05>FTo=v}K3Nxy<bTo~d^Lem)uBwD4E{PO%CWPiP3pUZhrCx~-68P4KmjmMR%
ziD|oVv(d26lj)FMWEWToC`4~f$CaCop@l-K^i<r)^!&bd0gAl~weemMMJ9o#YVxU3
zWJ)j%<Y$pu2YxN0UUMQn2XK%5Lp~1_qkKJycxuRZj7Stlv^_c^p?v&Dt`E20ut}_K
zelr{5U3iG!HCUqI>#KUxP{4O8us?JOeugb7!UofZctzxN2iknV3eFpg1-rznA_4C`
zrYC;kq*;b|O~jE2+5=QKyf%F|>iD)Yw(<|`ej?sR%uFj-GTiVF>_312xM|{g)M#9{
z50;#T>v4EKn{ROy4}J%#n1Pahd`ZQO$}&ekekR&=H*_EVOZ8z8eYl{^5TA<#%q->u
zvQNKs^eLL>JJF}6C@C2~e%J)Vs`s|bMFW_(TU0xOd!9gGaQ>u9f(8x-v<EY^Y0=4y
zpFL@jVcp`*z)u`AH-7evIfiwsf*{8TM(u<a=fYS>iT%<F(S*qq5u6@xnn74&Q&gCe
zYNnwfGo9O{Wqotoq_xr8q-95Kla_G!ZPI*Qu~!>@2}Es@Mq8x$qp*5|w6rM7m=sD8
z-xu4og*Ry%gZ2oxFw``ueYvTUC?c2w-kEsktv}*nLmwnzB1^ILq>7(b@t;-v7a0ru
zoFP7e%sK9=;+`tTP0V<D_7UGK70*-gjVfNPVmyAB?;#cAamVm$D*jZ(|B|tddxPk<
zU&Z+<R^_mVDR_j6$Eg@EubfVm!>&~DO)6fa;-9N{lZv;ic&Cb0JK30=Sl)*!{zS$e
zJbVf7L053xOT{Ot_!Jcnm9f#F;#ZVQ*8Au}q&NPi;4c;Y9|@a~&s*0)KDlt2ofO<n
z!2=Y0vVzZ4@Hq;eqTuNYUZCK`3cgmsKUHvzg6kE$S;5;>yi3K;D*8SJzpdbd3jVu-
z|0`h&9|@@ZR;q$=Q!uRRW2yRB{S<wWqN87_{?-@;|4_j{QZPPrFnxxCRsAegKkI5m
zzfRHDDH!$S{BKwAFBJTsf`6^xow(^J{})t@@yam9E2qb}NFX}K1;-e_9DgojDC3x4
zp#LbH$WU>%OfT{kAI1x%6Ma=YNX5f3^AR3DEjh-x=6IrtOO%{)#gF>4oFyv88#lvv
z-Q;vPt9XNoZ&5MYf$AgfRs6qE@eUO~q2k@rA5h@FAiqF?`g6K>75tHm>5)cs`f$T>
znu<H9821U|QEy6bquvY;QSn(SMm-r{s^VEHUaaCvRr)IwjB(8Ts2|7ZSB_CHjvrR>
z?^XPaO0Vi=|54#TP%-8qPKTdK6w?o0j?s@CtA6yTdU-I889z|PBUF64jEy_gj)+_E
z=z=`@eZ%*EPxb)<!ZRMH`w#K*2@(e{tuKwMESZX0n?l5kz2?CTa-4R9{I#l!nj?%?
z75t%!(S}^t2K*eS(%*__KgB31KbzDXV_>W?-yRiXtQ|Jp4n;>FGM}20Xs&HGpXXe1
z|9S-ZE;;5@YEfBkj+0eyq^my0n4o*z=pgSc19KeRgC^#H^Z;VKA8`yh9ABnlj17jj
zs~B?(!+0i8Y~`!?6ctZU@j?}=^p;9*q5V1C$1)bBD!xL+x2pJY8G8y;tmJws6}(o(
zPs`Zb7cVp@k9W9=&rvbt6Fw?{zu8~{i}^7ez-P`0LroX)xJ3KuV4~dSJV2B-U13uY
z2Nh1C1m+xbr2?E$I{=io3U)0-p)OIOGcXQ5-#)-yqqq#CFp|%2qqvxlqXOnOr@R2>
zGOK?S7Z$uze7G+tB%r<#ceZYevq5x}FGyuW-r=CH@r;Pz>j@aMLR6Rwj8h)UW?vA+
z6;<ENRcOEKo8fcSw_RH`ySZ8MjB@6iI~y>bcTwR6VB(svxfthRZ_Ffx$NcQxl{5Ew
z;Bs+LyXo;se6Ce>b1_fF;vJhe6kqu>!RrpL`gT7L3<umyfL(k&P6qCsBlGp_0G_`e
znXeb-BUAUill@r$j{ZFX_lr5%$)K)ZN9<_l6Y);r`8jaZet4d9p!WL!heKW;JQI!H
zOpQE!3D6<0PY5ujCwZ7FIRJL=2HNKgP;wOA5xH0M?K2%jy8lTY-P;sMUIAif`7Qz6
z+<11?w-25>#!wt2uMG|gR9+Wf-&El6oM%2g4>iX}_cN7+<k1{Op*g<Az-vBgOA5{L
z{Q~$b93;<&g97;6s|fdfRN|RW-|xgn^M<28`aT6%=Sy=f1>&26*va<=;P-J*zMyj;
zZ{Yrg{ldP$xw%L51}-QXAialU@doa+&_nt3HF9z8jz?;%H*lnfuymW8R55AJbn-NA
zau^PyB**MYQ>2S=6NmJVCfM!qOt{LjMU~X_Q6YRw*#>+6P6mg<9dmDBx_uthB@$At
zv(o|7?eKyFreXhv1E%5qkprgb?B5O;kKCq(9v~mnlc}c^o?`%a2S4iTJpu0*{%>fl
z%I3c|^U^`zwD)dd*ee&dHH8DU<1G!20UG!Qym0%49dFqSx7i;wN4dK1@Zp8W-tCt9
zpw;cR)$O*`?Y4DcUpN?+Rm__^YZ57bcyg9*w{Nw&-A3#RYQB0rbXrHbuwK)eyi>|2
zRTwb%Uoc0l#jExKg*7#7JZ)Of*IeM)L+kmP3kcZi*=II!GZSo^9Zt7+%`itL;N`;{
zC7o*N@?5u5ZQ`pDYvU&VF=B1pq)4Y)1|5F0NywI6Vc}#8zu6?|H~X%|ezVNX)OXFq
z4xM@uGrPuq#;&nR(lvICbd61F?%6zJj^02M59uo{wGi%qx84HR*bX&$<zs5|R*o~)
zW{ZyPHgxuHf+K6r+HBw2<V|ba``50`+K^Y@X^p2YzZ`C>rF{@jL_8mH9pd{D??wD+
zU4EaGHTiWOoIRb)HTI%Ty~siJFKaT_=B?|rDxs>~>b6do*nE6S+mN@Y>xOn4?RNh(
z?#V9OkWk)vV?z1mH(NMAa<g}1!hnREh4HJKJ8tZl{n5>BjDO*rVO)~^i17%n(l=(E
zL^*WYn00f|?7u$e-jpZdCb}bGoo{VgwJ0~>1nVpJDQC+xxEnehN8xH&Z)N^XJ1iPK
z@S{Z0!w$0KcA27FXuVD8!}Ju;l{0KjVl#BOGgh}L_n|C9SEX?|*tN0QytMnNBOi91
zm1ThIYm<D&%e)I}-1VY7GdR!Xt1MM_w@jUvTc*y-EfaZhTdBG>TYkzno%7wX%3Cc8
zQk0{ua^`F*eYo{xDJ0#IW0>w}{bqC2E#R&lmBd$*1J_qybvnoC)fpUTRJY-{O?411
zfkC*w{+0T7OVZN`^}Y>h4Q+i7?Y^j?{ra?~k!0j=@YaiRIKaXsP>&|ri{t|99x={3
zS<TR$b;`@!AC*3q5#_7tNOh~V)>?3YO+!u6_S~!Mad+U^g5-n7v{1hdol3jh?Qen_
z^5Ee5(Ae9PpE8Dr@~S)G-s@}}7;7f)HO>i%>P|Iz%7OK|b3)af+8e7nRoif2wW~9c
zLnhiPm*#=$gqn7>Z3|Ks!EZh5Q#hv`tjq2&aZNTHSU;ruyw0<svkx=K{yK^=gILaa
zM9w1hp3+`*`R&`$Y=Lulw%EONZJwMb)_B=%HK8sKZmaF;ZMdy&g4=2q+*VK1ZmZ>R
zS}pGt=@@D}yjs)>>9SfrDViRp-EtV(ThX+>DU=c}r#s=M+P<zW+@#ZtN3@%2Ih<6>
zJ4KeH{fX?N`Vm^YIFwr5snm>UQ!m=oyXS@td9pp*8+8_1(Sk$joSF_D#`)Lm9_-tY
zylHoQxu-O-d_?IF%C9c{S@{#C&lRK;roi3wQ-9s=9_4mvLizC0Gs~|ky`lW^(r1ar
z{BB%~d>tn4d8LyW8r<zEw@L%;jrMWCe6h7l*oD>H%<ik^7y1){+_mR^`prGoG+xOz
z3E^3kI;#gh;hGe{Nzp4$K)JGBxvFkz&Q-PGK8LI76Y$U&c(*X0cq#0vda~P9wc_`w
zdkTDkoFNeB`)I-`U-jAg#FM`KnIG04JfnB%(A&NmOdhG*dYzas^fvNS-PXgGKkLMV
z8B53!^}~8$J@`kbtLl{x3G=aDBt_Cc_<T%l{!IKexvGkit1GiMe6-?0?@!jB$&RR_
zT#l%}Q;w(|;6OF8uki2R21nGag8Q$S<#t59?~Sol_r2c#JUSk^q<KfwN0yKyYX42%
z#Y=;5Kb@)FPcL{A?x$0=`)OfZzz5G)IG|2mk-5CUM}L8(f$R~VibX%zr!fR&&Wr^L
z%oy=$!1h}GHwo_`Q#+=9dYK@{RP^dE_><w{ujyepeEc~V9@_1%`31fB-B2zE{}w*u
zkZmu{$_FpQ>4OK)Ghv?X^1&-i$Y@L6Yxn15o>?~W$C){$qehL%%sF$^sOg!#N+(Vf
z*6G>@uRrmfos$XdkMmMe!ajJthx9r15Pov-%M<<|k)K?Dr=Q&Exue>QYIA0kpWNBx
zC)cmZA+B4KLmYevgT3HKmXVQ>2iLMi9URy2i3{VKzlIYUYVUGFvwoxA-H)jg+R?nb
zdrzRwRDoBwx3)L;3X3=5C?~WN{9z}wcOYSq-|2(~eW|h8?{q@@BQU@BM>(Ngi7}lH
z|Fuf|5Hw8bga%e~NSw<F4HC`eiqYYOM!b*4Ii1jev24P?%}P3<A*ppvoYM*IR$v+e
zVJEaJ1CdT>SH?v;p`no0jySgy8e!jy3p=3!6h(1xCks2FAr~=<FkvS&!b~F!$|jxA
z2y-=I!cJ&}c`L5T2@NVEdq`Z96B@xA<C>h%2!1=R$q5axr*~YF6B@x&<ERYM360?O
zaZOHW1m7Rm<b+1>ZXOcd|BE27=SosqBD5nu(`WgF-}b`;-tY7K{c-+)Ki-$%$I}MO
zT!e%7gkix;oDM(d3K2Y#!w)HdNCT5{{2YBcBS-uM_4b6L&u01x4P`EFh{HPi6u>9u
zLZl-d4}2CUaAer0NHk(H@+UN#RWDTNg@79*x&f_wgG3{y{8$L&gadqR#sZ+Cp)^&c
zVS>DH`14R{rUI)<^Fv%h&%mVtT9*cB_BJ44#O(|Ye;z7qIapEHh-pD8s8HE+kWh*j
zRV$%rX8EWV@TeVCOX79Ch+hZ%Xh&MEmoDM(CJCsnl3-N<tp!jk=+FiixUt4_MD-C>
zf4dCH&d0Hk@l<e6t-|Ai+tw*!A8xD@Kqt>BTp0Eywt7co*uP~L8$^Z&?mg%~M1}|3
zrjO%@Wl{6$uo@Tpq|rQyO@r8fkXYz3Ae#JnI0y1<AiUiur2!A2EDd?+VB?neENt>S
z!L_RkD3Rw5;-|A`Cs!Dei;dMPXl4{TJP?K=cN&)HD4@g53^X+}#1WdLx;nj-G1AEf
z;$&EcdL2NW*jwg6RGQ@=e-1Lahv3335@a-5*!Kq4)L^2j8iNTJ)MQ~IHJ^A@6JJHi
z{Y^wNVRaSvDk*#18hboB=7eRha>&-iuxuuh>>R_ZiMV#lUeEGqRFGJ_V~eVvLoB_G
zv+)d{xh8~GH6eD+2=f72SYV(EbeKG&@PrJ94UnXL#&BVnXj^$k8o{n)lvq4YXgWiH
zL=%DomFz!2lFt+_3~Mr>>5Nh+S1M}L$9Z^@4Dlp!(3y(k7>{IWVUh384X6$-@LXd~
zoWU*8DjDH*cpn+VjSi+7)H0$!;pvR36OvjWveV3&U|lU!td1he3b8m;Co-jVE*Ff5
zR6Zxs-;BX~g438i@tZSdkJrZRNm0h^qBG3P<C9Ot=Sv%g>rl4(q72csiMreH9Hs)z
zn4(j2dNCQJZ4JER;1^xk^t{y+TACeN8E87R3zqd`^TltgDYS8iGHcu-%^9OjSFK0T
zyUm-fMr<fThR9K-tGLa>0V9Ta5@^H-!xrs@c*rtEPNE1T+af+y^z@2u9$OUoYy>gH
z61Q0KboHo}#4HIZB0d>#vLC0NRstgv;{ZHn1qeW(?DW`dP^O!=D)ZcH)K~?b$1F^$
zxI~}fWiNmUppA+#Q!tEMo8v1~40#Mcq~hmQ{E3V$$RN6vui|1ASE_ieiXTw%ZW)Ww
zD#kkxr57tzyjjNfE)~BoV-G4xe4bntkCSn@rS(N$ec_7nhWWKkG;>wj6eW{lvfmI2
zMr7?oTMlc2!&hW;L3yiyg`Q$F(Hw;YU3Dr)T!?FjJReL9V=>W;dj-kJ?8_a-073FF
zJ}AWhGIBoW?;S)q8;2v`)V+Xt;1Ll)Uzgz8$@eB;KQXw%T)<Ag_W*|NR~)>q`UVex
z?;ZzTUk-_smr;dwp}W`}E(gMqZx+2KJ6}^Z{|&fsn2crJ0+{;U!a={dC{VrXaX9(z
z1Du6}_%L2M5TDCLGwUhfFovVTqrf=ImyPk`IT*!-wKpR9I#M3Z^)KNZ<?Hx1#P0`=
z%11Us6e#TnI2`%r?F8H#hdX=;ghO85$ABq4$;1550kGQyG7s;gv6w*Sr-M(obEXtW
z^34KVJIa^e8Sn*)?u=aZ&A$vp-5>aY%Yo#bhAT%s^49~_^}uY+f%s_LJNYmlhRb&t
z6T|#_!M6(swF}9m;D?1_-=bzL3<nnE=Heegp8NOh%TQrq(LiiPf)I;^VYeBr7KRHZ
z&zUqk(tPmSwBN`@7zJt+vxQ+Lj|-geSfEj|)B)2hbG?QU6a8lz20x8T8jU&-e2WG^
zrzaH6MjQaA;bOZ2DL=X!o^il5>hWeP1L!om|LTBgw)nyU<B36r1Tug>8?e4(_5L7q
zmvW%YK`*2eX0&3!{%_ji5Y{Y}Gp3Z4OzTqw-}djkwc)f$Q>TVa52w)vAo|;|qoVM!
z7&b0<*jeMp<c3ZP_3D)yQu}`Ao;$F2--6zSy^9KqPCBnoQSP+46}i~W$8hZSF|ugb
zF)=%Il&^QI$>HQylf&<Y$zdry%dHDc)9?gXuS+vp%u959H&+*xYlmWMvUxLRl~sgS
z53RFeUsSZ2Nei>HG&g*r)!Z=B+;EQk9rcYb{Sq-FxA>8v--n$$e1t6vr_Gv+)iU@i
zggF>5pypujV<yFCdY_51EyO#8*_O=-+nRG0%!b~Pd_C~NC~>>PWYA9B<+LaC8%-vI
zx0#9AumU8DLbeKgNm>PRAsF$XiG2xDv%{u<y5?asK)f9o@0jA(9Xz?lgP(6*UmhyI
zYNY{_l$7c={^c<L%cxKB-IILJy7c-K|2^x1RdK8RYvR`?txBtoEBC^f&8Utqx2u!N
zeMYV^h}KIt3hBJc3k`{cJw_g5tZKvP!5lWOG);1wkhXl4!1+m-i^Ww7$+;?kE5)f(
zuOfdTPGxv>9yNmH`l^#)tYlZmmwKz?+ly*%O~B|`A3Tvv0|%{3Ugg7Yyf$kD8w7f)
zMX9gahMAg2<zQC(WXY>7g^}e>tTq+QrAL``>1Ekd!=*5|6ke2%%Uol!JVUokjm0qX
zQFIT(78?apc}Ai<v@?XKCV?n5UZ(r1Ed?hMY}nPNf&&bDstpCFGVH}J4>G+hkFO?B
z%`g`1QYETM3}aN8YP?}gQ>m6?&jL|;ElRcAQL1n&$y`+LqLmaJZY2fFzVcNk$X=^a
ztpu1kbt?hp_HJq=Rg0$b?BMb|DNPDdsvV9}wXm&JkD}J9FOIIQY>ZmFIvMv(GR)(i
zM-TTfit0oc(U3B<-|mw7bRK<4Mn=Tw6Bw-m^)MXuI8y7%F^4f2(b}ou)>QQX%$zZ|
zuFZFjca?8LVnd)lRn}$CX4It6=vn74&8qg74#%+q$Ifa$>g$&VhcNg1q9(4^Ul+e2
zDOc3D8S2@+80YTcnZm$b?Sb?-HB)$TKgcm5X9HjOewO{8)IOmmzBI8WzI{?nN|jZU
z(gQnG)L6c!UdbpgtTIar+V?N-f_qY?<~wbbFa|nDQ~S;vMUCbE!R}s2AxaC%b61&a
zj*$G`@_E<?NZr?xQaZ1{zr1vniMx&O5_$I-KHM1$<L=>mrLVuk>^(1`6@1lx)XHB?
zv!$`;hOL=l<2Y-cW#AvPd!zn+%W5bCpA(O09`_&1GH&tU^oMEYE=%s@@DlIjV0q%b
zsr_H=l-?;pc(KO)l6JQQ{s8m1tV@LD%UxXH>s^}BIsFCLYu&ry?>9|2f8TWzhin=<
z<otd0b?5K%UUu7G&#2Cynf_e<%s{X1(}d@`lvB?UX8(J)+_d6X_}jMPp%o8ZQR-c`
zG+p6u)cBjm-}G<qvX%E8j=$vUEs^|7?z<*%o>+m65dx{=zsAL#*PnmtIVD$Z`5EN{
z$uhUgZ~FjyK)|>zcW2-yViI;y$Q|>sv|KxPK;W*+MGfudkT2dd%l8QX=8<D+brtLD
zyqB%qdPa4?A83>H^yO32_7>dV|K6Ma<GmbvDkSIb6my0SBV3PE!X@<zb`f(jXA)-J
z7f5^g%B_L<!7hapkWHyLedw^bz>3R7zjpXaYW|47Q!O~Qc5V7mEPtO%o3<zL;UH|&
z_662KPtQp4q>){iHz>>`*q2%58JUTRS*H!|d~(~o&Zl)Ak(UzB#%Z3Db1)J{^y`PO
zWqte8^>Df#G{}wbrtqU7Z3UKJ|F3a^$2T;mYp8GEen>hzBPAsjq)FK#Hy`$AU66SV
zmVtlIJONn$h&;|cFQK2umzbF~xF7M($tEB;I5B~M00AeTHW)w_r9M3y273L17}5B#
zU|<yso9+Vpo3=xXY|oZ{2T(6{o?<GS3epDc(Pm!R4Rf(K3zgBqQ%v?}OS*RlVmA(L
zf3}oX`{oay=PLWNWsIQ@Pd7U4&o1Rf(0c;?WZ3@f@^pMd;%`(RHQApnH`Cink!H8J
zd5a8lg_%wtnjz8raooI%4f6_#*agJT<C@+o%_~ivhq)tcVs@38hL2Qc&p3F6OfTc5
z&aX1t<`D|V8*$U7EU2h}sms-75H+C{PRy_3rp<v1F(cdMN~Co#Zh9Em39Ue!;?lV3
z;pDyW#hQ@zU?~$8U@OBi?Kh=NMrxU!aZ)BDwM@@_GC54vt_vsk4wA_ksgrwOlgSyW
zllxAQ$zk7ieK@)AahaTvI=O$6OwLH1+%HuqU(*!LQ#>rV#A%8)Ragy2GDYJrh4`+R
zf<C5ioT<mpB#nkHZdK1v^yJ65#sxlAHe-^8-~Z=;9$+#qA_5lM9Sa1MCw4K+H6DP*
z2^VB5#VbXh&xs`7oo<{X9W7g{(*aMWRw#>H>oy{t!-(vBWke=<om}*x76l^%E?qEM
zs#s?Ld^iKbhXZ|dM!E?c5xZ42x+xjZDjB20sdnS)eVN<)xGlz^*c%`f7lxR|ctnQ1
zTH$d)bu*!R4u@T!Uk^Ij^x%T&R0<u?_Ea$H22?0w7BlQyk>+J2CetQdxX4Bk5@88t
z$_^$~#)~-Q8D%DcD6_c;$?ryTT;M&380c&@C^Rk%>v2NUnQKVgx`vR#H6&vt!rOQ^
zviV~<o$a<7-4;Lx&J>Yhmy$p_qeaMyjT**&mQ8dJ8TRu`#~F`Ivc91wr>8q1>Fnt*
zk^OOr0p|#3;rd17N$YA;bxl7J>1-t_G%jfIT?9Idp$d%)L)<`UI-~GX2-gBF0~F3w
zT9k%M`!`17j1oy+E?Q)HN|AXv$kac$;6|2bla_O4^jBOsNaK>-sL<ApK%njASx_Eq
zzlQ2lQRP|uO`}l`YI=F*@x(&{<H_D4n|%u|pJfi5?bjvpb=jcuOe2#<g${#pQ7UhV
zQe1w>c$|62(30CcWG*ALi8Hq_p}8LEgtl<zk;G`!#@fVaoVno%%?&?`(6kaIDxsG7
zMs4h=gr+lUM7O58KM1P>#(=RIX~@P77mh)W_NFx4>_jk3oYAa=<ko$ekQUBpMnWPo
zY(F9CZ0E}?^P>jYOmMu&L>^*Ul)}UrUCMT)hz;vh!qORC$5_OMfB~L7BL~J(POdSG
zJJlq+)3wyX=i?}+L|lyzH2MP|kc&K9mnk$ZxMuP!U@XQ$a6zR&;4=J4qyGd1sw~ea
zgybd!hbwU21td*q{G!9{MZ1I0lt(lF`^X=YJ?>vF=Qf}W6K9lzkX)PtgtTzRjKTJ*
z<8X<o5$S2-5P#z72@!V5AXYkK+MqcL5gE1d!=!6eGpz+PO?}&_cqo*~HKemi%|vKi
z7}i-NmCoEAgy#0Ro6rJhWGJ~QXIEEjhK$i5)8N7dS5uzN*EISyAdrtdTXPf|7hHdN
z7Pdm;g0okJcvhpI1p-YV&)gL}o(V(YdK|mCP52%3RYuYo9f9`bju_2!F6Azwn>eEs
z)R0`5e-P5bnK}YUJ%h{sFa%~_^cf<<P9Rn~Q%BJ3OdWx@La-uoH&P>*Uu8Z-hB=TD
z(-}=<RZZa7ur4AjozVg`g>pmumXHEx<i)I%r>hI7E}w7`MBEATY+fPji&2V<5a?`W
zF()Ffvpie(%0{?X=Bo0BF*g-sAr4eoo{=>nWoVg!r=85kmtI5}C`+m-{9XLP_>|00
z=J@P`XW?_OrEysJ*qf61?pc}dot2_!u^D)JzIg-BJ*YS)TH4Ns<60Fzhc{Bf?>FT7
zjJSUpMi=mUjh{)F)+{5K9<W3=VZ_65M+Kjx;64f-q2MtJ#yDjD3luzE!51qS_Z`!(
zRPb5_->Kre6dq%U`F1E6^<o(H;&Q#KVBDw-|33x)SHf0`gz0%jbgPSkdnkCYf-#>n
z9mX;w-@@x8!&4PpuHeNAzEr_CDtNVmZ&NVp!Rfat81*37xK$Z$-k}UPw@5k+<%o(v
zW_ZRgoBRFBWW(?(^GDZuqY-zP=D}TeoQyUxzG$sgGUrI9_zE@NP?89v&0_o<3V=Qu
zKaVILr(lc|hSA;}W0qw;+{O%}ojI;n_*)fxw~8N9c(gO~eJNowBq!KJOOQM>O~E+|
z&R6gW3NBLcDGEk;IsKUmMtK>&P{ETGJWIh93cf+Xs};OK!M7^-ZUr|g__qq)so-Z7
z{Gx*Yq+r~yod1Uk#{EjLg{GwXS-4*r&R1}E1s5rJpn{7Ptop$kr{MDyeX@ef6<nd<
zMGC$`!7CNKTEXZa&VQSNw<~y;f}dCLYYN_{;P(}bdU5*C75pCw)An{$KY{z1=%THH
zQBQ_XP;g%bFIVt23SOn)^$PyEg6~l9Rs~}mvAi7$ep11^75u7#_bd2a1%Iqy)gSgO
z3EOBll4mbdFxrh_l^<<g#IVZGR{7aVzOCfj|4`{Mu8AM|du|U}>zrZL9v;;mhC85L
znhhqf!a)I_ImZF(OFZZF3`HpORvZPmptL9h2a1C@9P+Fe!8cNpBhGl97?igPb{3Ki
z)sQ3ZjB5v<?|i^r9dvzJ=;FH!#l>6_6<kKPac@IB`Y0;kImY>VB_)1>>;1)2Dag3e
zQNEP*fNe#iNMD!W+R0Z77=0KO<^tp7+XN6}Br3S-n|1;CejLRWwZ3WaS7?`=&G6xQ
z?98_fo^!Dn6}NdBeAMsM9!WST;9hkb6}NdExLh2>r|V68E~DZ$UjjD{hdVq9gri+D
z&&2ceWH%FF%$rWW+-m_--tIs+e45iCZxWJi14QLJj8SnX`n=myr*gzpZil>1A;45W
zl85(34uDN+BS$?todGyUlAUMwx~iS<{uFNKOvOp^=pJ;+y9DqBitdbD_3ecBs921O
zJN*TGx*iEiAmvNr-dW$j1J>h!<_ZeLHwCeSuQSRj%7LSHA-NQI-O~Qety_91tK$BB
z`YQHVtcrtA!I-0I-O^k%Snv7e^D8SVCr!rH;@L7*FieGJmtn0bUWl`za`xP*WwV@X
zG3sl%f+w%cNvtIcr<IkIV>_X;3YipN=cin}U_L(4OIR-bDcAXw*V8Is=<8f2)PbN?
zK%Ej`_t+c8p%pVGFQ_ErU?pwt6n!~q^5lxLg-&U*fReGvg1BkP(I%Ya2`^IG#1ckH
zj@id--BKDRY8bOsF-<=l@GPNWvRp#^Y@u7|CJiGd`f3e>pN89Q8b(a;9U2Bb9oOM0
z6>u8h#~gGYu6H|NdZghsMF#NGZSXe-Ov4?oDKdbL>4RQ3!!RBpCQTb0KyM2;JcUr^
zfCtkFM_a(h%&K_CoEeqJ$h5eqK##*iFJwyN(Xrs^j5%e6MebXpuu#ik?mil#+orz;
z)G#dSAGR%~Ev{x&^o=qv)-^sF8{>fmefl0#8)IF_Rzu^9TMdn;d@l@*r_%G?x~SFA
z_<hgO7#cUt49ePg<nS|ROfCt{oilC5^pdmYR?MC>3l`1xwl8mb&y&cs;bqe%Etpj~
zKaBo^&G>UF=1yHOr811JaAHgFE;M7#^e}N86WJoQWPVxYf_Y)e2PR{~@ZuR$rqH*l
z$qQ!8s+=(=jDJDQo>W;L2Cqq+UpW;9uVKXNrYp<m&Bas7%cfi$=IFI}KDL@~O3`jH
zHn?l5*5i1P8s<&%_th~oHg<Ht*ECMS8%xvbq|I6!Pb5p@iQZlG$<>@K7S5e96~8sT
zub67Z)28HTK*RRo^~dbZyHfU!G(b*y%xQp}@?4|=aw-`d^O~ib*#J4UWIVO6@t&Fb
zso6e1m0G)`(%5dLq@`u1Hd!M-EUl4K-Craltdakvt&t11u0WTxU!GTbt8tytoori6
z%eI=oqn|0X+qlUaEg8_&5dr}gMuzbKoi-DAgk|UoEVzDK#!b`k9o{c&kN7DY*$J<A
z>?e6y-awBOzc;~3zr?#>_{O-v;&#6sYbLysXTfV-7@y{(iX<d5#YZ`wxQu^!mU;c{
zPLB&*I${Gd{(t<7Walw49~(aS!b$Vy&A)KO?8#+Qr<P64J#TKsAs%(cAzxwOaUku@
z<Q$;x=cYT?;z?i}TA3OXZ7m9uJR&zO&9;OOR%r3I3A?UKI@lKMy}U_)OmRuFGVp=|
z2%`^QD~^?c*Eet@;k7v&*viZNVf2`kFSv$T=xwh@7$s^;rd~y1Q?G$e8>>ESV%6Io
zi#>h);WfkhX3!TZXiJPztV<>r7weZnWq1t7rTBzFie(<O^sb*yKLWPX>1jH>iUXk~
zMn{yL4sC}8FTF}!&70jXJ3R<p1I*RYIf(Inj=!hll4d}<kN779eq<a+Gb5@p4H)Pk
zE~Q`n_<Dz*HP)r!pFMyn_@&(e{X%Oa8>|g3ojplh^plFUos>M92qDnM@XtI5`5`W&
zh3x+>JP4?I@8G8j9;t?ZbeEnqLf^0wX*b@{ebBMS8;K<$T%UXjuJ<R>ZoH#MjzS;*
z06!{StJ0u7To~G2G-|U}bWFV3tkt=MO^R~~o1@ckCg~+?Qlplz2^?ZS)+4Gr6QWkS
zkz1~!SxEiGE7<H+H^Q4THqmBuW0*q~exr*2fL5U!=L4l^`%uDU*2;=Rv>L~_|A^1*
zrQnkkJWwj^Oei>MBRSgloMU_d<BjF+REoU2lv?hWDxY5bKtaZ&k~bbW<WvPB1yqam
zXD+Q?#O<JYFpiFsR`1uUGEb`bMHS<72sN64MrLi_ZTR>{u<jf;{sq+;plfX)*A|~*
zxDhdju(pp{!WrnMXfDv5!_%K4g0IC|i&T}C=C9_o784ZR8POz7d8+^$7DHfQM1{`4
zIQV=Q0|swYaDB!1RpEuGJc=voD}LM;5Wl7wzA?a2zG!C(@i*Y)oKUHcC}8k9%NKtK
zV15B0B7(jy!L_3v@mm1X=P`Gf3xt#JKESKpOn_bWO$Y(^-)8t+TAIXSh^O1g9WDpL
zk#ABp;4|DzfT<lEU!jxU0Zjc)?LnUtDbPcz9*2|fQ^53WBR)LxIS`*qYmpoe9A3Sm
z!lS@A%9l(Un%kqeqWYKbr320IJsT-6<z0wZeI3F5Iv__qQvU{cGY+c9VYC}*Ye7E=
zhdX=;ghO81V}Pk0NFF_mDFAkBH`1N~J_hYZ+I!&B{Xy+bf#ek+cC=sGzW`rAL|1Ut
zH#in_Ox#>Py0<A%dEI>10jK*{k88^JG~gZe4c?;CQ+*R~P#`|KkDPqJ0IcQFn4my>
zQxH4(Xk1WvNFK!$SPL?!Pi|AtySE)$3(~J8T9B9UL$g&2@@-yQg@%b5?*EfokU^^c
z$6gEalfr(-V1boyg%+gwF9@jc(J4WO^*Q!R5bl-M4c=N;TWM8-v~KXGeM9-vp`5Sf
zk}IuB5Uui&N|4&)@$E}?z&EM{QQ8n%7u6hscT;nSQi3dMi4x?D7AZlr4&-4oF{^XW
zRMZMOk9#d~y$EK;s3F-aH6+m=bYQMC2Wz)MrU8A(?YugRQy((sxa&i_VSUKr@0UJA
zj>hl0KIG``skZcMPKCqiLufp<Tpx0VTOX2&52bE>2tN6?>O*X$_n>cP|6BTyqZ_}5
zpf4$3OCK_`RUeX)tG+Mc^WXPIA3{@=3aD1AK14T0IR3xXhl~%GqUpk|59t!4J_I*#
zO!|;j_(WRXlwJ7Br5}j<9B+>eVQSOG7+lf^HT8`=em$<8&rSONO2MrU*$SN2fe>9^
zyY(RtfTq726Q2%leaLS>h(#X)MQ=>{kTX%OSo9&cLf#p=P>%QpTsyu;CmjT=zrP<&
zAM$VT>F?Wz(}$49LoE7`>EMe+A3{%x1328_Ss>I0QzE5&3@{db$Y)^QjD!0BaQYA$
zQ?ckno&%r$o=@*Y6aYu*LtX(s7JbOy!KeF!+M5E&D?se1Z;-ApAfhX{^&AsHABcnM
zdpLc_8qjtB>Tyl^y7eJ<flt?$`i27Wx%DCU1Fz*BP9O4&Odq8W8BkQ%qz=hFvOc8m
z0LdPcSI9H1`jBt=TJ!(w`jEl6E$9|M4*C$@1oWF;aQ<7N4>^Qa2<=GP;$?)JR-PYN
zSWt8v6e83utqPG=g-EMHq*WmjsSx1_yHz35oL5NIaZ!jI&9>S2ncU>o5%vmU{|;7%
z3@3HSaPO1s6EZif4tXhRHF|Oe>B7z+U0iyQM<bj;o;iXu2(sq2=b;yAPkNC)h0u#U
zXo;IhFQPm}_C<P%ym%x%2p+H>n&OvHdXVGq7xMkpgYY2y&g(&r>Q-`o&pE6fgtnkR
zv|q^cc+YOeFQiMedJy`(>hKF;J;<ZLwfcp~Z)N{udXS?Uzs>7G_B#DS_B#AR9(MSJ
zOlsAGd_VOd5nJ@O>OnBGMuz`OJ;;Q}qA=vvgLI8i4{|Y5gEuO;{3KfB7qTu&8oqM?
zM<0^39^^(`JD;0}(t~UUpVocgGJNgUgWL_8{$5OcI=J;9^gTEhJ;(^~{Z|Wd#4f#0
z;&4<e7ClHUWSrrUqc3m3g;NjmXTbWq`{DE;{{)}@u6;N?2<aAL(SuNX-j2f^T=h+%
zzKBH+@;=%n7Cp#^kVk!dBt6J_@Wi4Ac>;XU1F*cq=|M<e5{n+>FW}StLG4We^4)rn
zH26csqz4%fzJWN7qzCyacy#~jaZUNU^&q!_PuKTwdXT#u^5St#f#kXULLQU&Xgx^Z
zK`qdO6b<Y*NbbTLiymZVl81`Z*T}`WyU`gFMeFKV(@VZht7Bb+o}uX*;h68aOSkQP
zoE1(&dY5l^z;ru2<A8&>{-Xm<$Mt&-m{h?uU2=dt+$JWXFpS&5BpwbRV9GQ*Ibcj<
ze7kEprj4du>eCp@YulrJeEk6*v(>YtwbM7QBEb?^;kDcf2Wo&;zZ&2KnikF?Qj=nZ
zq41(vv`p4fE~+&!Vo|Mmi=*60*hr_PhQLn6$-shRsyN|(YSo#v>P)^DI+Id*7iitG
z_tu?9x005eyrsJ2%hoM>BOORyI>!1E+4wDeWa#(lW>qCl-;ptRe>KObEqm{4X3Ji+
zkd}A58P=p6G<^q6@8`VB?{vKKn1d5w-)^24sYJ<&*wQ!4wWV*ib|!g{ok_A$O(;zs
zmd+&E;pMjEe!s-b8kToh!;&pEEbmDTOSaOmyd*U&oYt{7aJE{T>ncHOb7dda^W;iP
zd7gZ}b!~WG;H2tw+86kpZuLpLFL1Cv3Ht)4Re4s&uko)<Se07s$ull0&a*BWR_*U(
zT=ZCVLT3ZNNpnKOg9oziXzW{j$8J0Gv(P`pX9-h7U5#|czth;h_%7i0hTaf+6K02c
ztueEvH0BiF#<)KLH#O90jn{||g@SKnZD|Y^*Mjn5=q2%D!o*P9)hV@}PWDAFb@rB|
z7x`CvvOZ|cDBi*xuYhBAsHf3BG$ME~YetpPm|Xm8P@W3CAf8INJT$1vs7lW6(U@5L
z3&uVN?CemFP-$>S){eS_oVqnuqbRNhZAa)au>-kfVFzIUa=Y4}vmCo0dsmApUrkyM
z+GF_rs>JnneM*g}^=(M53p5zrjFQjRiw0wPpE|3nQBt?YS0@^Lq4~kR4R&^2V~67V
zA$M<RAL_R-)Mrhg&Xm-wc2P8MoiB88aBtQ`Hw7uC1wYGrsBu8?c1Zgy^e?pR<)Ks8
z$8Ge5mIPnSPHRjrz7>=gLocH(riSuIo)VfAd@B3Q#=PPifIkp=OB_fT6G|94C^R~_
zqsGh{+GrN91Z79)QPg-$$X{cR91@xle5zh#k8!tDm04qSu}a2Ni5g@1={0l}hZcwn
zjSW6k8_2q@F;H9uSx<$YM$3*1rB>NBrlNYIsh|`GU(9;Z-GB9Qp|aq??0eSv8c!<z
z9poJheIyQ|o<r6puk(RAC-~3o6B@e|-_14pGio$DbOP|yX6+lh7hlb3-bb3DAy2ip
zE-rL_a7Ue)^;lz8@s*(M4ZVh57#b4Qfrhxyyx@)ok-fapTf7yt9ib=D4husC=uuns
z=mQ(9k^^ha4WhveRR#~BKQ}dYEq;J=e;2tg4E0?b*kJPLo*G5*f^s45hp04=HYfPm
zMql=4(fzqTxxu&53|$udEPG*Nzv6q5*Jq)BqPJ&<dZT}4qTOC<Y+JmBYx6p4GcFVy
z*^~MqD>14C?2)P5+akKRu?Mb^=e=ks_9ix#KUr-Q_%Y5cz`klx<Kt9;W>V3<)RO9r
zrh<a;lO5+C4Yj_|1;G~^lCxJgwkd8z$zKe;icz{SRJ1y-AsHhWwaxm}J?2NAN^PD!
zHLAb8p#{N%4QBQ|jlGK>gtUX957FZbL;V^8Bx$3_{%oT)z<;w9)w*UwVuyw66R~@9
zrv`gnN|jjcTbsNlkSA)BhNkW@_TN~8z0cQUU!v-iT2bd~NUjfTp!@s4TI|=gyvqh7
zXVY3^1NMX|nOZMstZuZk4@Qku@47&}Nz|;_Q8eE=ui;_ZJ<ZS(jebmvmg!rU9GVi`
zn_b`7tGJ%){8!X@VyJy+GDbw3#)9H&fc-4=F-FSJkQev<uIBG?niXnA)^)X3&g#{c
zyQgrU2XOCtYZL2|H^g<Ax;AdN@!q8kw&7nb*7zEi+l3*s%E-4z&Zv&3wHmPlyIl=@
zjj-c1#mFT}``lIW)v4GuId!*j;Jq48ZG4@7Ljv}WP9N&oJqhRT;iriqpC*`TJ=Ok;
zhSntDiSmqLhJJ)GeO+Th@hzy?Q=w-uvrG-;g~sDv&%&I&!98Qw`Ion?_2;aqP3mdv
z&P5+xv^*=PF4wpy7p+Rqg{a;L4GZqdUY@hbJrf!|I*i-1uR1>Giq-M%7Fv$`2DLKw
zY}%R;-V53+rw@cluj!92a_PNa67sgD6McI)!g`gzhHFlpPp(+`gm5ldX?c9!MA{d+
zbESyGzR;IoU+7<%!pvUC`$7-dr1pgl4nM=YEU5=AYw0oPf8e>?>si@HVm#&<L4w!q
z)^PqQ3_q`7qW^U7kWJp?vF~Y|<XKs$;q$j5jqkSE-X)Za$7H$>^d%*KAUJ)a=klNZ
z@!X%$9@N-{`mY9UL%r$rv(^dI8`u9{EoQ@`ob?_Jvsg#bWKpAv9_Cl{BAwn1%VMr9
z(#4$i1JC8xU+XT#O`Rhfgt(#`tf>^Tl()?}RIct)usmO6DVF`^5T$U{t*M*bZQ(A3
zgpmt(yzXWf>?+0e*T_<oT&+`my|!2vF7=U0!E`Rg(o{WAuG<^9`Ev0NZU3Do>dk8|
zdiL3~)_LPfuF{2CaV>SoZL>5io8pM@Y|TGpA$MrFY1}Z&a~0~RSBG~ipCo>S-O5k&
z#?Q{j9VOB)+47d(i{)ZxKGHex%w^)eOHuIl*o9v1TYlaE-nTrcM|t=b^kD=o88=wh
zdilwtKMo{hJuR$3rF|wk?+P_uz&*TPb6@&CwoP9sW_9t2^e!2|TByWjEB_QI6C-Iy
z^E)mR|2En^GS)ovl^&Mi$I7*JS;CvnE7#tfm9fv8*lw8z$=cO=mnQXy3oP|4N&ewj
zb1HGi#mc>?Mck{+7O_9T>@k=8d1ep9TJ!@glfK+)QQ2Q>8T&t4#(txq!o=J%cQAX*
zow}oC(qC&C`zI}9ztL_{yKiq9`=6LS=7#)7%h+%9P}yT1kz1HO=ECf38T-DLv47bz
z_RZcFb<@t4vHywLV{Vzxm_6opU+Zhp-E?=$*dK2h`+jDR`CeV`Z&ABH!0a(M<g+bf
zf460YxgxGb?Oxk5_6J(V{xY-2-0lwtsO&Khu~%Eh{z=Q&Z;WqIVKy^+%!6Qi%h+FS
z8T)6<9&@{IN_eG<WyIUU*jixv>6efYcNb*zY&Yr$^eSejUozqCxWJMV%(3R(yktLC
zsW;xqNmonuznSAnz>@uo)sp?=2aPo!W{HW-NG!k5CGpAFBvvQ3Xk0h8jQv2%*uQES
zdv#I^$_`ce8qzD7<G<#92cfwYWfzW_GiBC-sbxlJ@P$8|Usf^y!picwvnS23oO>ZQ
zCzx4AJK2POFn-MVl72G2aQOIhzFwm7a~D)hDZ6ka_82LnjY>u?m@}nv#@spcjicIH
zAyO$cW%m3T^GoD@CfJ3<TuwTt$9?p*UF~IJtsvB+gATiOO5_F%DH$oAv@~qI5Em3C
zc3}`!dE3my#P;#nhCzsJo<eNQ;K@jc_xNak29Maeq)3t;@Z`HlPc9iCNn1TZ7ipI!
z-5Ztaxg`VI=E-!oN2Pm7=XRT?n@i*$mYgC}ZH!9w$0bEQxcK!R+E>C^{C!IXbd66*
zN%Q!GXGESbv!smw*h8I+;@`TwU)T}(iWN&$9sg-ZR9{@ZRJF_BU4-j(iodxCKhr7x
z;v%flgm+z;uhE2e>=Po2TfKBZQ(a!QPmUmN(gk?Ym1?sV_q?kBcWc7at^(Y*RJHjN
zt`raG6gypnUunW4uFN0Sgx|Ud+m{wK)n%)zF3;$?+~vyW1x>iqMR-Z)bDOI!uj#rp
zxCnc7iaM95eVS11BD|#u>s)pDGxtk3ImWJY)#dNH$XB~k{Zoru;mYR=P58Hn9F_mk
zqCR&KRxDGa@}DAdxL&0RpSV(7yR4`W-#Z_Ph<is|zia?*|939S#%GiM9^Zt#uCiMD
zME{84R<}%zk-e@g8#LiH7vUC7c*RAyT@&_*_7Qn()}?>mMYu~7o^gq~S66G7t6GiA
z24tk9q@rp+$`&V{U<>RzQ-z5zE*^W+*tYoHvH-FMT8KwPH`@l|_GJO=(Q}8D#mwu>
zB(XHW{5=oH{|m*x+N7;*gxIqz8{cto9}EA8u8E0iB3dil6YjgqiaK+Ltcol-5`M6(
zC@%psnbkg1CI6BHHcfb9`K3i2Iq_#!WN%(|X%W?VR<cMBGQ&YDqKQGf;nD#p=E!U`
z$iI!C+J`4NOsV3J)jm8&rHc3Ur%&E0#M74C!QpOYG%_GBt1M-%NX)+eaS^-k42qjK
zz5=@$^+_dL!Cg4cjhi=oex+gdWeiyx-WWF-8%bVFTT~flKi;8d4bXc7dM};<DP%MV
zR?`lIH|-giLe`6rXr2<7x5zLDrKBpRiom>!q2y<n=&J*B7R<)BKGU(6s(G@OZ#KqH
zo^^2u+iaPqq>(+qns_YgIK50_+U5}^Fm1|$ii!fPR+)_An+tKg5STWnY*8iQGRZs<
zIP0#!bdBrSS>i<Bz;vCq+X)Kyv6Khbv``!@&MB?EMam-_d6p5*Qz+#TF1v%mt&?es
z;3}%qdi%<>gwtuge~@Vjr_=htM`h__m?Lyr-%Bzr;dEO6BAJ$OI<5azm}XcXp=ED_
zN5Nnm6UfeeJDr{*tNAxzR6mS($h@3*M&dY!$iJr36Li|cmY|}a;y@F52NOP0%DIpt
z`YIkYnYVwlQm#}SFpc;ABN@QMD8a?Vx(n9h;tE{63KEkEu>y#_8bL#3Kb@$wl;3lR
zsnlO#=q8Ymhr^Pd1w@jVM3Tr7mLxI4Ey*Ug5J>W%jXY=Ra$TmS*=?mXNrp5#TS}9N
zC}}g4v~wYCrj}L}mR7E$F`1-ISJD^}CGA&AS_PzCqor*MOM6I3V=_s5P)TEiTbhSV
z$f>3`;<!~y`<0ePKF!o_k_>4cp`<Z?lr%EaCuy5;Y}3-74oe%Sq%oPKjaAYZ5hd*w
zB@L5>=Xovdjj*(zD``w7X&aR^Mnp;bNJ*pWysM>s9F|6dh)7H(X$O@wM!2PUX~lc0
z>1P;2ei9NMYhLnGphQf9B<}zvi4jqfu9cF^^D#N-(Gd{3T;6M>G)X3DS4(LU5hd*v
zC9M+D^ymn*2}^rfNn<iedr3)Sgj<@glahwsHXBr%1$t;{zI-K($&lv5L`!#-$%rUv
zKT*=|0EZqOfm6cL<|%1RCTVk(G)6>8dqhdw0cpE++0G72!yuquFqur!eg_1VjS+5X
z+=b{*^EDjrYiX0UG(V;nmd0dA^TYa`r7<E(+C)%E+9#MxEiG+9SlR_j8k0%dkCZe<
zL`nOFlx8JCTCSG1GAs=@50y=lN!p!KnnXlN`<Ie-Dw3R|rPYO{VUV&kCX=*(Drt;x
zON$$!q+JMUv$V8(wY0e5N*a?PEiR;_F(OJDy(*yHER06$DlP5Nu(Z`m8k0#{m6FDY
zC~0pgX&8-`p4$R1ho$XT(wI!r-c-^U;g%LSNlDuRX%FkN{Y6U)^j6ZC3~7NAl{7{~
zNxM`@+X-neYH44Er7cs^m`u`^Drt;}l15K6YPWqjK2*};lf%-UR??VE(w<V%7~z%{
zPfs(F_9dQ^0WB?GON-A^(wGcs@p$2)dqMI?Nt-UEiSCd#SWD{{mNrdFlVp-sCZ$P4
zlr(ypp=_cU#{?~HbXeL0N*a?%+WkrzBizywgp!8Qh<APf4<pG$EiJ)P(wGcs38s?9
zh$v}em9&MBcD<H1CoJt8C5_1>?QA8D5mD0UX+||&i(`|PwjwO8K}lmWNvl`V7!f7y
zpptesr2SS)TN{@4Hzke9B<-(C8YA4&5>Hmr9*4A-wX{36w8X(m8j~R{k)D<qA%YQ6
z(ymj|_JiXSEiL>!O<bv@F`1-Y3j|4HM3l5YfQojr+u-P~r9Bre+p8eskYtiZPfSRY
z2)DGPE=pQoa17Vd_G@WLos~2uLt0WNC5;hL(&j5^XF}SATH2>!X%$KulS$f7lr%;}
zNqbaD!!2YlQqmH<VQD**G$xZYdSX&d8R3?eOaiFguE4QcOUu^Ml9QA)CPNy}E+mZ+
zQPO^_q}76Bi<WjmSQ>61?gb{3w245FG)6>8yGu!X0345NX{UvyVTxsGOeSgc#3X5q
zh>}K6G^**#INl{8;jxzd4<(67B<WKni4kr|DIqDzTa7oV&AMFUbh%QBr8G%~w3J~|
znnXlN`<ar~2x&Vb%9V11lEfsE^iw5?5mA!VJ>bJs?du*XNsWI=B1vleON3ieYMv|;
zO?+lrgrwA5;2=$sAStyY5NLIYh>|oHRJ1y~LF?ao31uXbe(R;q!3CA=|FicdfK?UO
z|M<Ok?tNRfmzO;x5JFf*2nYdGBoIJAL|I%aTEY^1C`*KZprXMl;!;f5d|}t3rB*3Y
zw<;>QYpn(MYQGk(RqIlhx@+tIbIzRma^FkTxb@%f_s1k}&OK+&oH=u5?%eIn%q#eP
zK!iCsfHX~LA&u_lNZRB0z3f_kaa`JNkVzURle9a5kTfPFON*o+g{0k#U%Y?)+?5sy
zflSgk8PXy_AS8_mEu_)i97$V+pF47=ZjDPj8Dx^i$t3M0AS8_mEu_)i97$V@pL<nF
z{cT*@bs&>8P9|yB0wHNkXdzAdzA*zFi(I=s7?<_|$Rv%ENt*P3O-PoORRvbk4davH
zj%TTVa;0TS|JTWohPPx|H|9@}hJ<go?Q%!X!I8gWXx2FwITzc@)g`?3@=T>-S?40H
z9A~%%*bi3=f(VKtbkS^rKImkSQUj;fOr181yKb+lzP<XC!#Q}~{JNUOhaOvQ_)`7H
z2F)~VT^_OX%>uJf6{+@CPY5vzW=);XxiT%wHUn13N;k79fr5n%1~h~kIL-%R<BaTQ
zsHLyt7zc*G0tu`OaY_j3-IvkrkenQP8RmG<dO`b{hHAXw0zNQ&=P@0CGHH53R^*!?
z`3^U%#^K0@>$GnYZ|@91;xrl82a*PEk;dc%VQ|f!2m)#Y7OOEDXZ3Qyx=@oDU2Sjo
zXbS;xZHXQa0i6#jNiD6$QQ#G|NK;)&CcC-JBG4a2#bZ<i?s#DZE?O9<QGC0QzLnB<
z>2xZ>4Rn%2+v6D|8@?Z?tF!@emQq<dHV5)L76A18r5d+GI6rrh7(8F`U5X~F1F%;&
zB2#RCA>24HoP3r7KyM8+JHI|iC3YWTUzw0`VEB46JAlEj2RKHRxy4X(ywsvD!tb`y
zNrE4-zZ(+)lIwOVSA~}2pn92SP!5W5KW{ZwGQ^!bQ7Oh%lc{v|bjA^tV(7?J)^$5k
zeTYdXQiOE+fQg8q4DAKZIwkh*MJV@u)N><@$dAq?l*dAh2OCYMCma<bGR3%`r1s+5
z%J-Rw7#Drb%U6GB$vWdo&qf0<@Qz1w@XMZ$h(o`u(b@)}Ep-%9gF1>2?&K&1fK94n
z>RsH%lpEnF{ATD5Hv`&N5{+W+72Dii0po*&7`9c7O#Te|M~F-@`iLe|XHiJfF>I~L
zZ1fT$JBYcjkPz1XG9vpBLub~PROjkbOnm|^%zYx!>gc+-D)N}}ICO4LVkkxnkQi==
z*+jGulf}`ZWN~{q5h<qb3r_C7&u}^!)`w1~WAs_>24z6eb;*|Kx=BMD6i2D5aVIrC
z6~COaQ_PJ|WN!RPL{^Boorz5C?3_Vliczc<Lggowu?+$TqNAS7kY4ssPXxeQ8p=<x
zbuViOpkIS?tZv|@1;FzTaZ-$XRm#q{toIYqMvT*$iTbSOqS!8XYZKiKCD8+QoZN@5
zhc5WXxJZMQS%SzgOYj>g&5r|C8ZE#|UjzojLQMKiV1VZeB2rAMfKvt--GN+P!0bR5
zUznIFrZxhRhnJC39KHTevLI?`mM|v(-U%8A6qD7UH(5<_XQ7x3L=Ckbg>h?AjKZwO
zvAWPC;V(lLH4pM|P4{qia}Uthxgf;W^-KgXtS5*_F`kjh==`X>n}`ZA9!y9jem(&=
zju4YgNTn~J64tt-qSz$c`Rw5L);I}3L`=<tQzjmEL60J>QV|YIDS={co|~!LQuFN5
z*4bm=ofC0T48>F<agc`gVj@#a%E0FF1|kku8)#12_#(tiF*Oi~@dhI1RvPF7s8Gu7
z&Z^x`*-gY`H&lk~rY<8Q#rB2T1b~La+ER?t*f3OTVheG%jBrmjk;siz$q-+tbjKYI
zsjEmn#Z*CR0@vE$<@)vD=5l%fWd$iFYoiU_z@MHb!EAIncLQJX4o@b&0+l~V$gID^
zB$7~h3=iHSocSOvPb94b>6%0mS^@ecWTdkgL#C&5(13>%o5nUb=oj>CfH<iR#zKj(
zi5v8*@<h^g++<$yd=Bj6-V)FF9JpTR?ieS%j|R39l+f>hxj(pE)=}U(K9O`PNV5}3
zP!%H!^-nigFb;aN?#Xc?I+S%sf*L$@K9OKC8oBXN(OYr-wlG0i{mL&vmVVEdNP@B$
zUFbA+gIdJ>*=sQ#3$`V+5s%)x6O`aPho=%$RR<tTU;13}`qfZ^s&+qgYjk-}d)pY)
zFzoV$RC4M!EeS@XQw^tv*AjdI(ZgE2#GAo&e}Z26ok4<l13lkB&&MDi4>WqcoOFih
z$J7Kha5HNdFpsBs^#fyqX8Nfwk%U?rsHLax8-J(g04QvJD~H0b^bI_<71spp`TX6N
zA;^JpZ=F4VRvqv0xVZ0>SyK)5k!sh?u(E2$!|y?TtY|4_<BhCEQ)e%%G1Mn271u;_
zQ3`O}hp8Z55SZv>2rvAXS2hA2Uz}4jXF65@3JmOaD2>@4T3J(u1FIN7NY<2zI6it5
zjz7<uG7iTRFd&(~0B#sx{4c29ms6%poH%rnVQuoYD}m1D=@vB{;XQg1nzdkR9bp3x
z2evvJEdQqHUnz5@E;g*IeK~nVN|`fjE(SEgKryl$Lj?}cI3i<E#v9`@MxzS^lPDH)
zra49*BxMjFJUhiSv+yE~K%X#P62RnnX~yWRzHqe}m~R;QKyqBf&Oi#TSODmkc&DHO
zoda1Z;k>H6i3M+uLr1e*8btZRd9RMkdu?1;(sHv<NDBIDK`vAsofB6Uuk4FG<tscd
z22wJPf;guO7w88-fjPav<*DS5RN9X&(1Kc-rz;X^kusWBZcXWzY^qQag-ny#k4=?M
zfN%;v6lVeM$2d#yX$`Gi0&f-gjKJpwej*Sz6O>OC2`mwa%No;%3B(&{#-|FLD{#KR
zD+D$O#Cta8|FuBelQ6zppy;DSAN8ToKh@Aiy@=lq2`m%XO<<M4qXkY9c(Opz%f>Ln
zavBA$6?lz6+#PWG9)b4@{ENW93Vc`K2O2u*0x>{Pe&<kueFTdA9I>B6ms#Sg7Krz0
zjN^Wcq1ew6`#HD~VEPV$_{PZi9|Vfs9NY>pUE0%;_VnSTAi59TgrV5aC-(D+UUXx~
z>C&z~d@p2N?B^5v`9v?@8cF|+z~2fK`}xFvKGDnfvZVh@LqE=Dl27j|7>fP;7-<+U
z7kG@o;{=NR{9-@<IYK{QV3WX20>yrQv7i58p+6?@HGyvm6#Mzbet}#~4-^XQFA(3}
zNY8-SEigv#83LmMe<tt}fnv8nOz>R-Zxtx#Z$Qr9fY>eYs!pd@<Wz3Z7T7^xCxK$O
zU_Zgf37jBsj=-}7irs=23cgX`R)Kd4yhote4GSk|J>C%b4-G?5kn{`TZ8bx&Td2L@
z0|g!_@Fang1&ZB5vjtx+@G^mT56^OcB~a`Zx<l}%1U@J5p8`MDFh%T^5)iypU>AWy
z1&$CXc1t-?@LGX&0<RRfTA<i1Wt-r43%pn0{|J0Zpx7<teT}E43JeQ8L||`$Vz<;v
z!A}wRQ-MnaE)^(tOI<1Wc7Zntd`RH$1&ZBL|19`N0zcC*Ek|I1K(Sj|55b2E93^nN
zz|#ea-O?5dzDnRafj0@fMWEO%?Lom02z*80ml~!kfnvAxY{7d8>?`nCf#U^=-O{HC
zexAU3fg1#F5h!*`-zoT`0v{LncY$vU6uYJWTjLq|0*eF=5O{<@v0KJi!Dk9QL*T^%
zFBK?u%UCb?%>r*1_(y?H3KaWgi2X7|udt=l!^HwS3KaW=#eQMYD}219OS^{86kOUh
zEOrcweqqrsEbSYX_6<w>hNXSOqF-3_3x6(hrJXZVHJ&N$oGJY-Q}oOnE$PzEnWqRY
z?VKt4Wr}{8S4q0GbEcdhnbOXgqF1K0bLQWKU)niS&W}uK=ZN&Xh_rL$FwGy4c8<vT
z5s`L|NWY6nJ4coYzqE5i&X0)LF(UmgBJCWJ_KisUM#O#*v0p^mH%r<#OWHR}+BZw=
zmL=_LNITKi=0W5!ATLA^@)&<#aMYV{+L4FS&4A$T1n(d?#w|{V9he{WXB_ose3IZN
z3qC{esNm-ceu3au3VyXf^e2{w{>1Vg5d0Cr|0FoZT~5b&$^7qW925Q+w;aK91jqPB
z{8o3t4;6f{;6nw+I70HQ69lgje3sxCk2!s*;6E3<QE;h;b*<n#;3`G(?i9F3AnL_*
zsTaMUB}XdjF9Oj%jQ?HW2by1@ew0u71f~eg(B&!gQ_8103&i=vINFWj;dnBm^rHnH
zBl&RtGyNw5F+MSVwm_U;jIR*5Rv`Kp(|;il{h0B+0&%`Ej`}e~{TTjL%6(mMv>(xJ
z{1~D>46_B62t>Ovy^qdsR|q~tpwz=YP4H;~=L$ss<NVV9?280PJ2HK<z+Vf*`N{O%
z0?}TK|3S)^df6`s{Vjo?3dH$J{7y(<p1^iGza#Z>x(i*}$C37NFg|mBoKFnV9~sV)
z{8BGR+R2gjaio15X&>i0$@g1<w@H4fmxKPua-R{1_F-Jw$3g!i+=u?h5dDv#w3AQj
z;gk09^_BFa1friY|8crp`jXDLw3AQj;gk09)l2#n0-FSGlKj^QF74!#dibP$e2+`|
z^8#NJ_@?B4S8!=3zqF5E+Q(m{)9FJn>FMt;aFEXLmwNf7o&3^1erX@SoIn0WlJ92%
zFOmFGFTb>tU)skn?c={)`0p3EU*OY{U+U$TcJfR61f+ce(msKR&KKw)u#?Uoka`7h
z9#Q=Q!vvyz7?<`5R0}>w;8~Ji>J`9w#QY5c(LRhz`vi6fey6~DB)`-vfb)p?UlfS;
zVO-iL@P)>ML4j#He^BZb#Cb&g!JY!qK8#EI1jh(|lEBH5U+NXadBptZ2t@lZF6|SH
z34X1>UrBzcR}kkB^FJ&Q?ZddVPw-X2|0(ce$uIQ^Ihr2I6^Qns{2^%{ye`uCP=O<K
z{*crwG*Rd?1fqR7zqC*2Lcy;TxLWc{y+T(DeV0JA59gQm3GEa7e+0fH`K4Z=cQif4
z5Qz4n{3+5tDeVP6L||{7A1}r<-(Z2`1fqR7zqC)vY{8cZTq^mcUMZIgeWO6M59gQm
zNx4JthXnp!@=Lu^{v`A_1fqR7zqC(kK;x-70t<BhRH;{LSD_CSi1wlUsnR~FCkj4Y
z;OUZI>Xo`s=*tD7eK^0gPwF<oZxVQm<d=G--Y4{@1fqR7zqC*4`+|R|VVctU)1+Q$
znL;lWi1wlUY0^Gvm4Y8DaJ=M~dZkSfdaXdT59gQmNn0uS27y~7ztk)3Mxoy=5beYH
zrG3)=Eco9AzAgEsUTL3edU~orv=8M^m-fNpiW(mv@CcnhUFwxSTIi<;MEh`lX`l4P
zf?q7~Qpqp%O210z+XbS1IKQ+{`h$W$DezgzFZD|Qo6tYfFazyF`7@+_Xc8vl9R+sQ
z`7@+m8HWjdxInZI^Go|=OcQ*bzy*?D>Xorf=&J;xeK^0gPsUEc?-F>gKxwB8sYiyi
zPsTqa{WA^2et{{v+;CWMX{WH%BP{I`K2p+02|Pidv`<*hqi~(jMgOpzKVhjySn3g$
zdW5B)g{7Z`MgOq$v#``7EcFOWJ;ERBax$eoGIInk6xc<ev_mH9LC+bPQjbg-4>F}a
zGDZK)sN|D+WJ*0U(a$*lWs<&HpwuH%#(~URg)Z%p`A5N@l>E;L{*pjBUoyYcc*GVc
z?GY&!yra$^k$OdBJc!8o5|MErGC}x%D)3B!=x3yVMCuih@gO4SOGL(j$X4OMLE!HM
zqMvbosaHhWDI)C?k@ks5`$VLlWl2BFl75yY^~#cdmL>fxOZr)sw2yHO#tP_bT!(Xx
z;Pv`>&gfzghLD98G=9^{$5u{7<ikfT;)SCOkziO32|gh%4@N0vDZ^I9O5JLiswfRp
zhisLSse1UZl!C4L`fUU?*iu(pDRi{gN@teTuu91Qo)JKFua(Ngv>=fCtPmjxR4z*5
z??xDh=sDH6U*Ho0-w^nT!1d^>#J3r3M$pZFv!w48_y>W1`i6XuB=NoW4g5*vo7H3?
ztp~#lv2M2R9|qc!o_`ID@AN!N&ly=Ez_A)4B{B3%MB|u=BaF5206ueW9BV#6e{y>Q
z5zTAxJ01s=H;X6;=xcoJk!Rt2Gix|CF=_{t%9dcC1W}bP=7D86_VD?y0^Y@w?jH6@
z;=}o4&2SSvaBw1Ds3XKb>q&PHM++bN0fiLwlZ2j3wx@6$ejfeky;HpFQ#yA>z$y57
z`Osbl&eawH<3<ACAe@&t=UarN`j%omX4@n)Ce^n)#u+}7lld+H!K2@i?*Sj5%mn-j
z{DRH&!NYJ&?N0Vc7doyH#wPr{d=r4@<41hxryPjyrrL!5H~0+Dh&MUx1;L}=;N9r=
zZzVGUPpa>j?V#aasYOWQJ7z67{?dZ0g}kwK32HQFcnpUg{f;HRY0b&;qvvttvCFt;
z@NvE#G_p$?eiX<q7@xfIqPT7vJ@88o827#MqV>QjKglC|QvhyK+j#Vgt^i&{iHX51
z2JX=>x(&G7zJ<a|^2%}Sm3K4nQzYFBlIlB)^r*y-^h2NJK>8;0jRS2Ue#DoJABEQV
zmV-{Z5T82^wZ@10gn0jR&pWEe5YRpKo%J|y%1`oA@uNU|be?<p&~Dg8PxH~(NP+lp
zUz5Q1Z{V)|NG^py@4f>D^lfdYzdj`;dPhGUSM=-0Tz&fV>DQl++OpGMmp?gFio4Ta
zd$iNRo&Nsc-RY0cikqlIP{5@*0&q7Y8mF@Xcb7UKoq9d)ZsIug?l(O+jZ&X_a9klx
zxk|Ep+?kkpZaQ^+;BpoB6{7GTZ|6SVpZka2xvzOgKCD#q6+8F+0Q>RvkMGAfd(Ohy
zEqCLit)joJPorlyzQf7~{J6XEk?jxe#&>WxzJt5*o%+9X)l|JM>hyVYYG=)^nIB&n
zb%WLR1yftR9N+<2@5cA(!QJ>0cjG%-KN|jcZt!gUZ+ppbZ+Q)+7S3HT3ya&$D3MM0
z{Ib6uo@mVhxWhCD`1bO~dMEfEF`K!u0iI#|anoStlhc=(pSagv+HTX7#r>>KcG`o$
zs^-<qoVmcTIt7gMr0w+5-R<<S_g-;Xk957A-gdp69y9a)dHc<@_MLj9C-=WubFr-7
z-0AS+$JO&CQ~jpBQ)1lm$<Foh9rLncg|uVd%QH7+@s4@<o3gNDUS4Bhm49^_cFfC-
z1)~0FC3f9Pi`uc&sG0Zh_4d8W=$Loldi&8-+A*mi#Tb<LiHjMP1x7>2OKAu;A=moU
zXjb0y#BYo&co#eI1)>*4_cU0sKzX<!Kpb%iknQ0f5i|3<HDq{8jHMPE4MvmY$wQ^u
zF{>%9IuJ`ks*0r;mH7i{H#cKK{-p)iY_JL@Z_MinH|m#8UlVEYHJV#O8#7lqt1ax7
zWye&M@~dhmW^f&|?^R7U<Y((T8kJ4hH%w~UOv7$;4MEndndX2NHu~hf>&a_@md^Ud
z`3f#>a=h{jd~Ac}^oN>!-t;Cre>k+PWGzQP%b}FoLdz7C<V(^h2%5<)5|`c-1`Q7R
z30kIuW;LaIOD$O56i&b&Y6>RcPE(2(7cJ{q%jM8=8Kt(+QrnXHP_stbmfiDS_t3O0
zsdqK=wPwo)lWaL6$(Gm|EJ@3wVaq+N<%2PW9;l$}-d1(h7ERPaTQpIBZP7&iTeIkh
zB#ZizEPB7!qD`0x&}g9d+4)DuBG|txf<552$Iw@<3a!ap?`*KvWvsQ!)TXS;p8IMy
z=IfqKy?TqiSw+hm?CJr<6{wq&_ZIbM;}D}%pR-LN4;F07^kCtp3=hWr*3Ab^GV+fm
zYkMe}=r<W;aSsi9@HJ$T)m>VXQB2E^QB5kbN2RYR#TbnvANJ)7@{t*Hn!<eK;5<&}
zBTLtL|9Yx1)pn!5x+LbW9*W<E_}v%tqwV~$Tv#S|pYgZtO@a0P4QaezTVbVxo$*$0
zD#VU$?r3IW)Uh!-V2p@5GMZT!&8XEZIn(`mbm4QzrBxPGVq{5eN-It`mgLXCZhKZ!
zR(E6HDNUCDk*C{5`&XB<m0<%O9Z8;yj(ErE87o~Y6jZVtD=>QBz)eP@5gkxn9_^0Y
zqz&;)$ug40^~f)a)?&;IVU*odU0V@|&eA0&jD-m$_7A}3IA^##qy6YcWB<dj9Cp8h
z9sDs9mNT(e-u#{Ins<e(H|gaMwhMIMZ!!KGdXOD&8c!FP1_;jL%-P-XGRvd@P6AKA
zhgbDK_hC}ys+s0q*#~art42-_)!IIAmzeQ=;L8274_u^T$FAOmkEB1jcHG?dg%71a
zdDS)LeqZ{Oi>j9qc2nOe&$c^jfN|;MnNJMfcFa)h)b@L$LMi8-i;g-TJGF%?cBDV~
z>c7&Tyyi{$y_NptB|G(R#VP6CSKQ>``{HZ(c6#`}PM+{hxftbsrMwk8eCH1^L$}GE
zVYK-5)v=pamH!qB-?;9>!iP~;_eXU<7K*)*{^T##tk^MP^T{vL-$@mrS-h)Px08Ne
z?x(*K2ZTO9U%g3tdG%0hc`vV9{yKU+@8!j2Y`0*5aqeBm#6qD^Q9t{F8Icz{<&uSV
z^=`Ld#f}~`LRr10sM(Xx)%5O}=})#>@Qc?odeo<>*?DI~ULf_RT)b^ny9IOV2AZLH
zy{3#^i9%1-`*%G;`*(Fe6+NJlUluO>j(aT7ZV6vGxzT9tMF3_un!H89r+8cAP+v8$
zx^%yEr<Gj@a<B_Q{?TbEhxbZJsm$rpJtbv$_msjT4k_#q&ZE`)k1L|p`+t%$1b>w&
z{rK+)rk$KXJG>P>qIFG4;2YQuOJ3{M%_|-Mn7q8fslDhgEoD&3Q7K0a>{wP-))_2V
zCA?eLoSdA_SR4Dzr3Gj{Uc!4!N7lBmf5+VZjz28|%?IY?f`4`=LbFoRhNbl*Gz2uS
z>#($5MMy0rDYC+LKFw&xd29VzZm+E$YnJKvxxMxkQlm*oQFsGq?MS|PrF&MhU&0F8
zzQVvnER)@h-aFHK>Old$!gd9(r~M!(CkFHi+XI+_ZzRUbfM<p6fxH4XeaL+fi*wga
zt;4F@hw}>C#QILqy%jf);1#wZ(d-(e6}FG$6}7=+P6^Tq+k+XW^b3NX6}FFZ<>T(s
zU156&udqEL*u28_5ME&$T9~_o?kd}ryvp_f&|V0-t87>DD%+r0i-PVd+m*b^HqqV*
zx~ptgcI}CLpsBxWc`)2aSDw96%OjdA&&k#Dh~~<3&e3`M8s^b%USEdJOEfpHZ>`Qt
zG&iqL%Ejv0qujjyWjZg>+`NIH&Py~mZ=f2M|ITY!`3jTPvZ_`p^i6A7Wm19YbK(E^
zT2{V%tYuY?(-Q{<PJ*vn%PQd<A&q&xrSS|5`xQ)Dr=^*2!0SeUPU}V>lcqDj8}-sN
z*LyL$to9@M@ToDLk5=$W2)3Tfjt5@w@Um6H>*b<X-zZ=r1FaY>w&5xUdb|Ll#{+!~
zLcU21bUt35Mic`*o{#A9@GAQG8>r<KAmV_koG`uqVO$Mp0g-y7<ABpoi09THUs3My
zAi*GsR(4<x&b*>IvnQ+37sy+Nc@hJ|%w{nFhIt1{q_sD2V3;pc9*W_eugT=5ulf<0
zV)cYeegeoFEQP9K?-n`^40{jL0SpH%pkrSuTMQscbN*)h7P8X<XV4Kt7UiMXsunU1
z3~L3EDOR*-6LI6fpy{|ewpR)n2ZmEZWQsA*m8wnCT@y`4iypuNdKE4<1r~<^r@0+J
z7(>U_IMy40)Inffuo%N69DV>DxO}$KR?e=rYQ=P{u%ZYW41jD$;sFf%3@H`|hJ7B1
zrP#hm8}1^gOG~@aB4ao(oRgUjU^o{NGsSq|C&>VYvxA9<oyXj4j{$j?$%v_^fj1rw
z$I%SkgUJYdO{17QLxbBH_7J~`nA?HKT=$towh(h4Au`t<4T~ehsH<vZGFAE?Oh$~#
zX)+EBCqQJ1Q9oL8g{qm<JfL9F3)OfLO27ekS_~G_Qku?f^%2Q35u-gcnHy#lkriU@
zv?PU0Pn{N0;+>Z0+-dJ;IxX##q{n=SA;Gi&7wf^6BzvM$XfpSXjZ~h67(GCfsVmso
zM5fq|2^j~;Wi01<@$!3IKeX*6kibYa)G^j`q5i|mx{M<tm--5u&w2$YY@}n=z}W#v
z7X*r_`#~mmzY{Sg4u?i3;)fonV^lkF{lCkQ@R9B%FfR0>RYXKR)wl-cAO)=u37{BC
zXfkP|P9-wMY<}W)%?~MY^AnxT|1e9pA8uiqtte&&$)XsQ*GttMh2xz>r5F`uDplAn
zB`U@CHJS>TZ0=jR9;$IS)d5XouHcavfUBfq3u7$|1i&`evGtU0gr|U_mO57T+z0@q
z3IfGsZ)9hC4})Q-EPEJ!AnF(f*JL7aScCX85NQy{0oxpxAyHA&Nl6R7V>*UDnv4TO
z)e@OvwmC_0Z4N1Mn-iUF4h`udhqEH7%ioJK7n3ZCVF1-g>o&3_?kBQ^7`4@8s<vHD
zWQy$@gp7k^vCnf=^eDh}f`bFjeO?6)wZaiK08T_Aq6jKbip7df)E4NhR8bwPTy5c8
zRt7|F08|RurQR|Sy#d1edh~rCDxwv1jB3*<r9+^VB|xydNb~X@X+PZZ9x3kf9_cNX
z_h@BBj}}XFxQliqFU0`|mVSxLb$r8O9L9QB#zOt!97#^A#sP75MBio{=3*zzk2L=O
z`{c@NMUPvwUgqxve?)MphxtE(za;7J3I3tRX>uji%YtJN)zgCO1LJU_V*F6S`v^W%
za6J2PI=UG1|3vUvg3l3rso={5Zxnp3;HU@Z|CPqciI<&1uhUMUEuDBRdW+T4iI<!U
zbnuCLX_6Cf!kO*z&{f*{k2vw7f3b7&W^qowQ2HA*ah+qyS)W!84%3C?6oIn^o+l8O
zRZhQNAlzUW->0F8k%w?|xWJPIiX5|E@CJcf1@091j6jSOEa%@ES`mR=1Xc(fDey#r
zqNgSDt!+ZTUEpH^|19t=fnR7yE22@k>PUgd3!EVk<1nXVfMggGxLrdVrX#wYF0e>o
z4}k*(juH4%f%7$V3I$@sB{{UfCPOLLk#d|{g)a4Q-q1LTPYnGM(Ku$}2=Bh)0eo$C
zS}s8@${Uv41ha%DBwCWr93+SrBsnds&mpSP%OJ;PfTW`Y{}DJq+qVdG+Ijh=VhllB
zwFrX~`GOB1+qo^c;2<P?I4>xqR3=?K=^UXz&WxUNX)ytV8s81>@e~led}wcSa%>Ui
zf#T(xiF$Nz!DSdp_075x*)W#12ubzLfjxQTN@m3Egty$hCxMSoW&(Z%e!*sXKIC!x
zlRePaIZ(Ye;pgR}{+Ev*@u5F+AigB0<@~XrP0+~+@m^payX0?%cn==u#d+=J>$nB@
z^YPT?1EP8KD_w$Yw}VFdr3oA9hx5rRuZ-;8L(;wAGaw#$Ws`wZev+4i9|hpa&ckKX
zLC4sT9Fm=f%cy<m{33aI!cFqZaqO`}8TtW@*)2j+earq14!1r0!cFpq;Mh}-&LrEd
zN2-U9`n{Krj$Qr8&5;7hqxyOIa9ua|fJXHoxfB8+_l+%Wwm7eMNlBmn6@B_u^zAqB
ztGswC%FB_2&=xP=fkPcC#`WUu27?{+;{EUP;>Bg#?Z#iehvV7QU=(nDp>DE(5slL@
zbD@g^Qu@W<oFp{Dk*-em;7F$@EDn@@xg3*x>Yf{29FTAtHaH-iPLtmVO8mG5F<e=M
z)9LewC!H>V&wB7|9RJOO({S)l51xyv$4_C%!|82ic+zp&@o>N-q?1EXZ%;agE0czK
z4oJr(%N*mu+XJWJhyy7P{0xd<lly`H;9kUf%hYe_JzO@U*I|8)Uf9-Q%A%PyQ=&Cf
zXVlCeWR%S?dd;Yrw(#^RQ>RUvU$dxhKNtUMAL3baXU=Q(H72ZYxtoizJ_#5~)g^G+
zVJ`OlJ&_M9k9#7^x}ctM?tA$l_v_o|NAW@CmOJQse9-s!|Ag=H$#j=tO~BxawQ|_G
z1fyP?KVtts?|ZC=aqV;bm^FOttZ7rK=FOcs>+~t(=FOiobv7KE?b|=Q@--)o(}vf~
zoVsv!-GVszS)1v{&!0DA;q<yVdA^rAWkKEiS#wX1Cr;qRnX~6jt(&r-rfy+vJmn3O
zsd0SCtm)HfIGwg|*6g}jbK~?ssyS2ZqH%P2+Jd?naD9yvo;Q<<eB4|zJz6vU%s9s(
zOBP@g?dBZqmSBzJ=4#!KORQnOsh{$GaGzss^dHpMSe%X>Jc^oQaVKn!_1($d#`}Hu
zweU7pv**n{y@Vno;E0>DS~PFg47`Kzy<_^{F@2wzzFRr}8Fc3|IF;^KP9fLiNmFad
z_t?n4)$5p?zbDZ#xd5%vr(#N-aif`*U)G}lH3o8*r7lxhc?EH=<qc+9L8l(X%znwQ
zv)6Kg_F8^Jdo34Cq212wjNhA?|1^tBIWIH+o}HKrs2L&p5*3a_@<>ueKcFv|X{A(b
z#bH2hR%#6u>t2|f{hYBn`3g(z4r1SgTRz>nDSC9Yenat!cB>s@a{lM-H*9Pl*ai>a
zJJtj@I)QC#iW==zzN`EVDXUe?USTw;`T$@h;3&X)z!iXd03VLo<pJ^+MXXAUj>h$o
zd)4(}{L=ADy;p5cDYcvYBctS9xy2|Y|2k7+@KFpjSeuMkQ8#!WAK2RvSXW>i3GM<(
zFDUkHG1j!(wRQCN%I;NWV+d)Mq*?IN!^f~#sG)Gz_R(7_JL+_!k4`TxZzzZv4f*z<
z>|kS_Z6eOKyJx3o4{FTGHX5?CdvA|CjL#^IW-Pa=wkf-6Nq$w{^Rad|rj$12RgG$D
zmmS=cQ#C7pXx_v5j|@G2y|KY0NVQAWVw15wUCXjdkUO_(RCXyOj>%sJ@9w;+6W8Zd
zomBA8yyx>L4;>aWnoNS*)AyvtLeMKc+rK?5nq)(hTxc>h?@=QqR>->KRE-*WQLHfA
zjOA4g9a-H%A6R<V)-lzUJ*uqjsiH*~T4Y0u2&8E(a-c<CD_W#NivT<w1MqYlwz<IQ
z8gu;h`zDs!t{pcTRHp_by9?P1_v)5C5V{yuL$e1~)#k(J*|iGUfYZB4dN)rx`T|*P
zyGgxZ*Y8I4tL#=4_*M9kRBD;3v$FAkQnffPjq0?$$sE(8GNfx|XJxmmT96&tXjDzh
z-=HnI9lDd{QXa8~Rb`gcTgI?uFPQCz9dJf18n*0tbJ(y0#;(gqYj9Lm6_nLmWy7w1
z!5me4z&C0xIINO-AHGM}fvRu=`sK)3F&}9c^A$T}NiCOhw4Vl<Q%R;#$}&+?EfcBs
zs8bIF?=imo(lADy+?rIQ8%Zth29I9q@BUa2_QqnuuTE&P*Za2kV<{Wd#`gYg`-V`Q
zv2BfkGjPTllg_}z^RI}##}V^+W(?k#ve_&(e){X5UQ;zu+oZ($Y4@L&R7syLE-OB?
z{i6MEulE(LUhUHw?+OfCw$ILcr0QYyNNQ!3S)W;SPt1Tu#{NfR#nH+pr~T-_<@+kj
zRAte=lof;PofS*#N36K3{^Aw?s()ZWpghoi#{Pc>Htg$NW=uJ<-d=HD{qPmL>n~dI
zMg9H8k^PX~*_bl3-nXI#xvoX7ztuk=)EdZYNloH4x^fwl_y4hzs!ZAEtQb^p7Tr@+
z-+uD`Pj_~>>)kKEtT!%zttmM0t!*%IPh|L}xlh}MkMLhow4t>K^lx(2-G&bbFWc}I
zTtCyi!ZHKOcGS8=S6yXx>Zp9qk|9roj!=OCH!AbNrN<1VzpJi3W+=I!_6g*ab%_Ri
zsaAHw%-;ok*$tuGjTb3%NeLZa@L}m}WksI&Nd;kzE0uNVZIk=uE+*{ftE__0Rx^E&
zf73{1Sy`XHk=Mz0zW=ekq1kFUoLW=V;A7t!dJ^%>xYIuv3cqzt)_xSGvKvmFt1N#>
zVO}TY_&WJ3wt;Fp87EH;_`Vo~W5+q`f%mWcWi$1_mzw(ImA(lpZW?rb=xFu+`6wep
ztuz<SRe>iTxa#UYfzo?A-_^NpLFm$GXldv3d``E2vV@eHPn?Cm^H;2BUmIGWrdAGB
zoyu}U{!j;H_6^i7$nT;3aYN^Z3Py}pi;sOVzsKNhM4RxcTAX)=i&5HFVWC+QUJcn5
z+mvt6uk(9^&L1&47`ozuLp~jE);`@8&elp9SC*TB3^bFaE-!~ewdr%(oe%YV*=J9B
zIT$)OXEE`11g~Eie=W*Z>EJchUy7X6oR6I)zCgP%!O+r)gT|ZZk;LHFN}P59Bp!7f
z@j{~S>m*h`Gv3^6lE}c<iex3rcQJEYw7jFOGD%G^w?*djEc5HD9@i7hZIQXhYGd6=
zPcXMd<~26S^nJ5EsnNmQ7MUN}Pj^P=u$56?Zu)gc`l2^?B-`ys!O(dpygc3nYg;5f
z<ve|aWu!XF*pRO>NTR8(%FlVxm)7n)CxGs`-gj<#_mJhBlW{^Ybk3NMLss9MU}*6X
zv0&)zURR?W7LfMc1RQzPc(cJrbqe~Fu@ff;jbTdNfRm%$(S2TTJ~htiX^uD7_}Wyb
z8+=r!P+L{%eOGdw9%TXP-$uYGZ@EUHI=$NVI=#`hI(^}Px;xHJt&%VME7}PsJT(;F
zF7BWQaPye&=+6JY^8ws_l1O}dCaOG_T0G%k@1U=J4E~Cl!nlUhMVcll94V6&l$nJw
z-B+vv#c=00kL%E(!;lU+n5+=7EwH_4p$Da*H~;0lkmIC)rqm|YHPu$&e(^lqQL8~&
z%=tpAoIRQG02nFfW>svP$hc)`1}+X}AI|ths~Ni{Wz0uLzxw6UjEJ(*yK=^R+mw+?
z^sC#JW+*GaYZ_<V)uxQP#D|t<|AjN%(56hfv_CA(Sfi|a)3>9p!wb~lQpaD!LK<5a
z;xQ+5U2bO0Q`S$@ImZX4G{8S}15jnwnq&Z_J~GqUN=V{Lt~aCUDAAc?;}%NYY<ESA
zIXS5*jz7f-mN==oP7t#~@{l&aTdPT0Noel`Qyi6xX1}Ys+3!)hP44Da-)`o!eygo?
zE^VWgP+IO+mxiRytjM=0?FK3BN|Z(&=-s6SsKxu|7vQd`5AeXGA$j3U$Difcy&V4_
zCneKyvRJR>Hs-UqR^YrJoI4<b%u@?grz}jlDR*#Rl9SUBq{Z!VT$q#7g^tnP>6q!Q
z9D^qxrwy1oI%b~b<8Ls&G4fjHho0;5y<Y3s_tQBq0b5(){{2|bFay_YUpW2&i9YHC
zC*r+KNeOa1jNc$kP??X3PDk-fmOY?M3+lNoLzn^=5@UVPGq<IZ=bo$s`Hhe}w`Ca5
zZ2_y96^hSosp7dUkZ4X4#;S$$F=^c#9xg;~;=Uq8lU_#fBp1T}7^=my$4JI0<2#|L
z)2ElyOc8vEGVjCt+9N{lt0Z$2?U7(Y5o=ATZfb26i5|_9V2JkH6nA3G=)w-fN1`wh
zWo%s33q<J)N)E{(;hzx&lSan2qpxD1sDjX96n|_6K3<z}0#E}(iy`CKEPS<NygsxT
z5{}Iy36y?o3aNW+JAAY^m*CT!MV}@&04~C>o?HiRr4N)3fc14so}Zk26Y<<d5k49c
z$IZe~isN2H{~ZZH%h`TP{;emuCndKK@S)}~E1}Zy2?B~pzz3e>F|7$u6`F$`CEiL9
za0CRX{+{GlS`~1%aNGg-Xo7&_NdQbkCNe1b{#FItE*x;{Fm@yem`4I`^CWL?Rlujh
zaUS5x1OXS3fKNQhD_Rp^A1)lVfafF#_yq*mgOZbzTfwf^910#gYB348m7)izEuV&f
zdr8U#!h_GRs;*Tv9uy9AM^)NV%CjT|eT&Sg&_z}I)}%N{VU91r%^NK4!U4DJ9td{m
z3-#m3%*jN+xo14-5;B22N71YJp*&|AAeD!Y%4#NknI>spQo$^3Dh@~*CC?yf)gX{G
zCbW>Y6R9MvCw`S8&56XN{YIow@=+vhhe%^W3u*t>(yWib9(JX5j!XNOmd45HBn?$2
z-83Otns2N~dkP$HxzYx@(tO8=G)jI0(r~%Z(wLAS4GG_QDw=)&(5xjFITzc@)g{(S
zb7<D7%9{L5Q_%{jK)530|L3Nn6`@3YRIo8)X(`r)paWcdTA7Mw>)9^ETZB0P_?7@j
ztjPf${^LRGg~nV3w{@C$g#$zF&~rr46_82O6S5-T1j$#5bau4IaH??W!E*?JmdA9F
z2Y!gv@`#=gpzuTxpfGrNx|;BMxqLuS@JS4G0X&lo1=v4jIsnajplKceR93ThJ93dD
z3IrVQ5kM2?+!})(*Dzs1UAE3g8oHMH;{4`(pmV+=Sc2$c>x2nME5Y+H(m$bmbg9u!
z{*b6cEx=~>=BH(RjT>MDR07a2Uf1N;aSl*pf(&S=N44+&qgoa*y8*)oPB)pdK<6oq
zaU84X4d3yr?eVM0(9h%dmf@SQ+MdYxTfo2Yq~pv@>M`k{^nhTVGSnkESv|(dG))0q
zhCNbGt{9ojXUv3tG;3ogY)_LJl1e!PdW=Exc50e2Et2Pg+7rn%g_6d!q}=DBsxTyV
z5;CN0*i08fsHbC?k9r7M5wq!tl_u3C$)OzkPz>+Ny$=Y?rDO9lA>$x9R|8lu%Mj-P
zPvoO>gwGTUClrVPNjdl~W(Nd*fR52hGEOR<e)2Ao-N5%96Of09bRH(DPMXquLT?@z
zf-E3JYN^D*fNVu-B;+AmHn>DoEh!K6+4J0F@FpfJYRAQHGFU0_C6q=CZ#n37xN7Q=
zNVDln*~~-|+FDg6kn}|;k%azap#^AEbHo1s(oe?`DEQQT_+3rG(+X~S)q|?2Gic@#
zcemz;R0_^H<5s;p^CNn9X517bJo#T-sb`XQW&YT^EAz*mU77#o*_HV^uGUlk#npPY
zxvh9(?WYyK3wxXE8QxsmG<0)4=WVW+{!8nXg9^OTh8@FABWcI*B?&u*>puCxe`zJ@
zMEf{-EA2B9x6(c%VJq!**~sz{MIU;%(l(WMD{WID{oq#G?k?g(Qr%g3Kgw3xJUeVJ
zt^pQ|PEY%Q))4}S2s}mLPX*$t#C-Jv={bn<Z4r2vK#^<xS?~h_|E(eA;a{=9jsm4z
zRVBETtELGq<*JJWmvYrF1ebD^)JI9V>J^=COS$nax20SgmkH9xmU8W*1wUQjnF22r
z_;Z0b3cN|+9|htGjphAA;QIo<)DRyaINg!@JEDhkq|hq`9xD)+Uy|pD9?m?$amU2;
zl>((b9I=b@JE2RvIL`?#?c)4h@V7Pe;rWZ?`QW0>u#3PR0tX0`eqyZBxB>aJ^#tzl
zc&i)(cMXicEcmN}e;_zsXHdF{a%i?5xr;O2LGVt3_Y-`e;IIet!ye3kn&49fpCkBL
zf?pu`&jep1cuer^g5MzcZowZF__)wvFD@7TiOWU1GLCj-9Q~Sb_z*B|r3;RclG15<
zHK&&f-b--UlV&qo!v&5Oh<b89-22lOEY@^^QGuu@(-&jX3Z-8x5dDGim6HD|;oBzg
zR|0nkME_v^2L=9KAo?+v|D5psP2d{>-x2tk=BH(gNDi&mz%Z=ys{+lZ(2q!8b%?-n
zf#^rfKT06#&A7C$!uZ4aa2_(8EfDR?_<6#Q^OEzS-VD(%Nq>d&f%(wR3~v;;OCb6!
z^P{~PqTUQ~{&Ie_JLkiB!tfsg|0xjdPW(3dF+<dwVYbeX74|qEJ-<<YySG5}YsQD@
zt!C`80#R?;dWNR-GerGK4_n&bu9bWX1)d`i?a%zEH$${L!;J#BiX3Tw`&P+!r@%b|
z(f+jMjg59^i28H+FA0wJXZq(FIst)c0@2=-?x4LHqTZC>LA@CtC~&ku)RXCx1)`l9
zuM>#=&H0xKzFZ*c$9(A53{fwJw+OsfAo?}umwGu*2_5~J`QI1#v4;43&U7Ezk<xwA
zjy|cEuT<!V39J-2LPMJUPTLUEqjEOEYxH@Jt$7GT@Qp+COYg@ICL;mU?1(36wspcY
zpv!}^?8l#N&G!d5UufK-=|T)~o-lk_;JX6R?{bN69cKR!gr=PT21&;_!}%T%xc?jS
z-6ZLI1>(Hq{9jeh&60k<z$d<e-<9j?@t1GlPb$|unOZ>ClVOIm9{LNN{|5RC&r-*@
zPyNW~q|ZazCWOv=V-XrU1bC4^^kc^N2t1&nIZ{Il`6%5wPeWBG5aR*ogQ$eiF9B;t
zOdO(*#{>A<JX?Aza#7xV$&GU)dA76~26<;ox)-zqLS;*^(H|7Xf)=3+6c3;OJ>Xqh
zaJ85{9LR%hPHly6aH71>0*HU76+VndTrT=8h16*n1JRe_!Iq=r06qF;l5TDqvAD-m
zlK3zV^4n74@rHRoyz=_u)S2mJkmEjye0ebxwW}4rr1}<(kr5}E757Ena!VnvEwiOd
z{|-KCck09G_))+$AbGZQ>8GGkKOsKq=M;!9X|{ByOwcA!Vp7-(++&wc({T+sCW(j8
zr22N-0ov2w%-8*A;Cc3&`Fh~`YdrVOe21Xjnx{y5_>=VOiGFH);z@T8AH#vCzK3Ew
zG0_KGgy%sCHdA|@g-<3J1K7^E26G@gzk#1eUjLVXmvU-i^chf(yb3zMDL=Iv#uyI3
zO=@e8yb9d!v}M+JMOW~-{iTSdv3#>UN!|e9Wb5RRRNsn5FjV44`jIUukiN-$`#~Fs
zAMs&K=Fke?0IECbLVQ`w)vCM!gFJlniibjL@@9eV%FAW0*7=%{=AIw8cjiEL#{HnT
zJqFwaoXR2naMkBPd^8Su+HC;F(|CQUZ72{Q&YJ|j_kbUdAIT%R6g;!nv5;w7X0Hz%
zI7n|s)u!3&?b979#+|+19v$i6?DhY1v)8GK`Tl^qC2j-bfpF^X95BAnY4$5Y>3$-D
z<6AvAoeuYTaO(DSI&%O&b??6lO8IHnqi)RsI9<Z=Sf&H;0-OdIPIU+~Fx{bu$0nrH
z<r%}9y$j0x@UzKzdEjq3oBSK+kvGo||LS?<-+u;p-=w{$rc9YyGj-amDGO)Kn6)Ur
zAT_N|{C#$$>R&PJ$C(XImOnTf{NQZxgR{X8?nH$_3ajPo+2C6b&IWhqzU$fGSN>RE
z8rkSS=xlIIgEnlQ3w}86E6u}wzvH>w3w?XPel9rf8_agR4OKhuT<^4-y>q?O?oOQR
z-Mk5vp3WWLgbH)Nn>V5Qb@C=ukLXRP+!@<{;u+iNddBv17SGs@?@-k|V;fh|S55UG
z&)CM!RJgOrjSg+h8<`PZ)|j!vXh@IcVK<md^M`jRixqZMG|RLhmu6DGbXP-GEWM-J
zRZp~Eg)w(KeMQh1lRv(&vLSzM+Pc)MGS@iR>BVSrXjdqj^;ta%upV$lEUi4XAuZ-0
zc6dH_2=llD`1$Tt8#7{=Q44!5saPh>-QFHvfp=J#yZx(%$QpZ9cFd0YV-|Ld%E|lp
z_Rz!SP1)Gz<_M!N=}|CxX!Z4wwMpf@wLPF`DjVI65;r|Q!y096_v!SeoaX%Tbm)O{
zjz&3^4cS}{&*N@Y7Rp0e<z6|g2g=x#4LzisR`cp|E<rh%aT~K>4-0eMQyc8&GQD!+
z`sp&iS|?q<@+Q?>H`a;DlbwuSJ7uH2K0B6=dG+~h-<>hrzvt<J(XPd1&<EcM8?0t6
z4BDeetlXLw-jd?!9xKx>KP~b@oAqifEFGxach(wvqiTr6TUWKcY}&J@g=|mRt?DK%
zj2?!a%czxMee^a@sjW$M+dA2<uDz4{BG+(Zw(O+TfF7ONkcnQaG9EF8Rb|Fft4->s
zacn5{mN>R7mJ0sVSQh3^XJIz?Nt@C(r*6sI=)?+}a`m~kuQ#1*YaH~O__>Cb!?}f+
z&n?X1&e)tzs}Rs0N6}7tA2_#-Wd8O$@iI-`fho0kNX$a1*8V4H1mOAFN9y_7(ZSVD
zbZPa7=v~zpNB>p*z<_XhSmtXV5<Rloj-FRNJi5F3qUaaZG+P^~(Js}#Xbo~)iyVKe
zet>D6AtjlX#D{s>BzyAyC-pq-=%8w|cu29q^R%0HOtR`t%b*`d+YRwoMvVWGp1r<d
z*QD3*1@%uf6}xGs`I4!pVy|tUiajBG)Hr39->v-4lD_>zdkhtvFj$%XhTk?%#ioha
z9q%pohq6xXtIYFj`<yoP;|Ct}m!9$FvAqLBKmOwI+q?Ta6!s3(bgw$*i^Ko1Y1i`5
zJarl-Kx1nl)oJY8KfgZf;_~2eYbfpYYq6_RR_R_fcUC@8DLYZK|BzFr=H{J|b@4G(
zXFN_Kcl811ywbhn1`NHXF263{w{+dHp<!z41rVI34j9q>DzIrh&#c~Cnyakt?R@7v
zwkLFcm)>26oFB$)>V>Krv#HD6+0<ocwmzF$&#!i8Q)|qfP2C#S+HC4eF`F9AGmYN@
z&H0X#8{4>7k-qEFdlYR&uZU0oI|9@HIutq)On|~<Cx5;QV)~Xc8+i5~CjVg$6ej3Z
z<Q0vrIW4EC`smYh4k@ahJQ_TwVct~fAlmh(WA)_I!V!?>b|Vz&r=_G3N_zrzJf!;Q
z(Ue+R)T`GJl(F@K0yG3~E>t-rFM`Qh%F3GHq=g+P(w`<|RTro-OvuVgo{)vfS@8*3
z?nEt`kd<_tG$G6430YPjxwHDgCuDt}JFA3m2YS<?e(`UTxD7FnNSu(hi#8iNvZMqj
z@Pqidn+*--=~s7y;%+vir)b>_N|Sf9p&>jWYZS<Tj&C+JlqY0?)pVLS8ydzFvLMkM
zA&fF1tBNON5%(#)3(;_%fJOMGAWg{96SOGfT|vx{!VIU8Jd5gdde=$&67kwT=FvPM
z3yN5Sg0ryoP6RJ}OhQi%y7RL}<>19P)6R@<Tr{e<lxQRw#yKV~c?(f6yXqL8pG9Te
z9i-V<V|g~#;lTeVNVBoV@@y>N>gXWN#v04Bu?W9D$g{CresX0;==LRo!sotp%q#I5
ze$#LHRlp8lE_uKo2n2$GP$0#h8lczm9XSU__O2FN09hw~)4U6M|3>pJ_|+J0k~9Bv
z^DpQPxQ+jvn14}E@85Rfx2u);7g(47c<|zldP2`7&FO_5dnX5QI7z#TPl91-*MOVx
znF|Mo+M}mY?BV>HPC4TNA|?P45hvo%6+u4rt_aW}iB!<O_VMg=01*=z5Raa5v8RQ)
z)Lzi>BnBjx_s1al_9;vTFl@b72LKh7FyR7i#ii5M5AjffBM61YajkiC45>KPWDoMu
z-VnSwMxmBV26Y39!t@21ck;YWKfz4|ybQnXx`^#K5oj_5?Z<)x!&<JL|Cd9=pM{PC
zR-IIGLp{>Td!1(?EC%u%rBI9|#^aMHXu0vECZ<O3hK#gf1P+pt)r(A_NfK_b(2USZ
ztB3>6C3%PIITXW_#n6X%MR|A@1m)S~ietC}$?K6!vlnoXoV*fDun+Yi*vEJb?Mmi-
z3?_oLbqr%Mm5qiyYQSt&;0Igi*g|6y5hat~la8qekXSdwaPTe^p@}*;FidEsV+hh@
zl4zYnWQy4m#7&mKs_@iLXmNPOpUWwxBD^hy^39#l6*R!)s-jn+Ufe6Gdf8MC#paPr
z1Tf6=n1~qpi8EQu{}UTy?1hc#HuwR7s|4PKFLFfRr#EaMS4qZS7W`GgKM?#AjgzY+
zZSX+fGKk;oAb2Oi`w2c!@M8rZFZgMKPZfNQ;AaVrF2eGECioh`(c`$hUkHxdc*buN
z94=&x|6cGv3H%?SzbW`Tg2Q!;%lT5{mek9VdRcH4;f*X%Kay)5B6x3&lZzF*7H!t9
zUF2d#{LL;_R)1j4E>`qyLI<BX`6Rnop~J_6%acm2^&i>L0{wzrh1Q8{5YE|T*CKX(
zD#N9jTq)4L4ENxYP51!~artE2>?v@Rz^K5j0`~~~vxZg|fg=UZ6bQSLeA)nk;maDT
ze1Yh1L|0=4zM&!1NDSa>HITx}lLEdryCRiK-mv5+NZ%Db@~kHyZ-AtGL9#0nzE8Hv
z6=^7hz*a2+buX%m1V7ycp6X&AnB)o)ybsw{d(z#*(KsM^K21o$l`Y|7M17sYark-4
z4F`bZW-1=s<0+tc`OvfDt^{#r9L!7NLpz&WybN-jRNqXD119=Ri;z^`tYX-O&dlU+
z0SF%bawY&DpUedO3jF9>vV<IrM{(B@y04-@HrRxpm+!a0OYkGR(fLAw_>x?aa-IZ@
z%1#b@LGb98+ZkrYSk)ptmdIB~{r>qDTrFHx+Cg`7G5AQouW{iiT8{M6R^)vKny0=+
z+ksR4NL~(p6o4nY@D%L?y@*p2qU4Pmil|<6ev!O9VI_IxIQH132;)gxTzHCc&(jvy
zm*R2YbL&BUmI9Sa{oYgGVw@jw{ctVeKz!42<mID2x*b2N2g#)nh(GiWV8@ql-nXHA
zK%f346xy<HLuchsDX!;B2iWVN=gW`n`9c;?4)K0!8@xLMJ=+M4@iW~FxPVaKnD4=9
zY+2^wfRv7>1s%XoeQd3Z0}>u{ainMCnED+D;1L|$A}C$3@aS#a>%r+dw$Fo8-^W9a
z4&bLg{;mh7G2`DJ9M=uHSJVOgg}~`NM}1Wt3jg8#TL$2}>JRPS(!AlpSG%_)Zj<l>
zIJ;Cdd$i!r;oE+-JalHsq?$Rkr;a#jU`0j6kK@n+Qy=taIq1*wf5M;TB)Sw^<IRJ+
z8#o)RuUIdU?oX1IUG&_txb7_XS-ckG!Oaa`bF@3lsvpapg)Vj9_PXHSyc$X^oV#Gw
z>2qsll*pC_ekJ(y=+ya!>BBRd*&FwaW^dmf_G($;d$^@ni}rvawz0TbFgvE=7Q;N!
z>(r8Sr`M?^=Yd40mRtxJh`j@DFw?Tiy62uX0LNEb>S7hi$&GJcu%5RsAXeUy-~ju(
z<m&AU9@G9V%*?6#*xx1B?V8OlEdz|VOtmZM<QX@Ax^q>uaziA#VPj-P*&3(7*M8B)
zEZ&2l`zFVKW5$hZGdDSb8`p*#)hY|?pr@@1t;vYtopDpBHUL-&I0~>Ha0TEVz=vZB
zU)EJDggDe0kLPRgh!jhMr%Xym<HSm=z@F041PlOLfLMFIXitL~3wJa2o!gMQDi}-O
z5ZLH%GE0pUFI+|OWg~Cc<lA-V7PD&J$eMz;*V?<<Z8ED)D_FSJzpHGMvDvJeS#Tq6
z_j1+;aXhzRRTuN5OHNw3&bQgFIye8HtL+Vbqf6EK1shiTH(+%mJ~B4@c2!iJUGT)J
zV5xQDg`KPuf4{}9npAKkye#}iZ>-Y)${PPh!x+FvhS6bTu<D%rYrw5oD|O-(>+O+i
z)|*u)jGR_*!g@a+pNQji>kU3W3CB;YGPVRq?l!uD@0^jR=ijj^SZovr*Qd6huqt)`
z%Jsp9^wohie(ZmciQ4xasn*&?d6Tg*eT#3C*~K{Nx^-sJ48R@hjG{T4?U6U{8iE?0
zKl1c~yVu#91G_3<ld}u<Z1&61BbyC5dSXjp*9D+2S{DFq(K<hT0-o7q8@@&(^YvXr
zhpoW+^LwiHntRemR|T4^+Cb*Jtx!kBjLbc)&{t&cYlZr7jQ4|xrJ&_gVj1v`$be7A
zYfWmsh4uB*HitH5(c1d^4x!$(I&F>7q!tHj`!uPd(T%ETQ7IncH>5Q=osE-fx*8|_
zrD|!xgrdnsGun^d|6%6-U1Nqd@|yXNnvbMUsLEV#)n+zX$Y~W-HW}?lHyZn&ZHh!k
zuXox{2(0OZRg?A|)mc?`-j}l2SDU_gWbL@c%WGFIez5j&YJv81uzvoweTSl~5w&TH
zN7Np>_~P21FMgo*50nb(NaSfrZ8I<YJ@!{-?Q<4ewV|TQqS5S;k-hufqig9IfY!{f
z#=XCFt^35ov(%02=s9>jaeRYI#xlH(yaS8U8&}OVm&@w-tHmY5=S!`4rc*W+(#2Aw
zygL4ah6?luEAxx@+~x60&!E3fXXcdkt|nTjcyX>$mroyjUH=`+ZaewF%%vx+EDs(w
z`Iw<6zj*SCiN}MlJ8bgIb7!7gmw#RaQf7y0R23X5Qq|ySS7kPRc}&%DYnI(Y`6j$t
zj&<<|e;!(-W_R|hoZ~97>a|rm;JmB)W7&Kc_I|1vKjlTNeZTtx^$9J0pRQK$;`bNk
z&3&}fnWf~SVfy@V(pYeACOc`ofmOV%(j%So_ilr;Mx9Dp`u_48zk2C=*F8fog#UF|
zXx50)dg=R~>F(0^7xL2gpD13q8q1(#f$?uzxO%*~(*9QL*L^$o-QSM=2IpHSgO1vj
z?hB3IeMi5P@4o2v#CZ$nPp>(3B(`I!p*@{OE}T2PZq~fH3k=U=A+G;={p<U_>Xyyp
z<1#4S$;b)2J}$Jxbw2sHOs6HT!{KlwEx$vDa=4+WBZ~6+cR8d>US5Z?GKq`wx_9r@
zpS@eEuz+(<@`kDG*zqth<P;V`%<K%6Q_8C_-)m<jtuTD+xqWjuX-|u!+ufwQZ77ql
zF7X|1((V?ycAwj~OA%aTKEZ;=EA)cL73C53p)s=#V;>q?gj=aATV#Fn++)0}9Uty-
zoRQUzziNf!Bsw}iG}fyfD|W6?&;D4>HQ(btPu0<&DuI1#)bs9*(OCnqnY1rMUOf?y
zsw3B$!#m(>m+=SuMg;U)$47+eJ<tRA%?;?aj*n!@ouFLjb*&l9t~IkjelhM^GbDpv
zI)T;nH@ntUX5@efiDsWf*P5Xjm?Fj8r?YF#Fmgs=d?UNoR54B&|01q6!`T65GS1bK
zX4je#>{<gwtP9DtW+c1T5PEgowPqx{))4LHxNFTwcCDEut~I0MlJ|>i&1iP5L0PJZ
zC|LS<G%tNjl!@$YGbSCc<7q=twV9o5#zg3@nDBSm*=9^GURx7xj}0zH{xOB^1phTV
z-;8Mw<8%7UcyDH1jmqP?Xx)I{Zn}5B31{>addqeXUIkiPae#)>$wZ)UBu}^mXkt7|
z(ckbRY3~3+n)wNi1Fp3BacTcRGNkEblJ+(TkfsUA(iDADA>D|xy({fvSDHFfOVi2V
zQAcQLn$SYp<sz*Mq*b`mVsUAgi8M|oX_tyLCbW=-@4l=Xl(5FS(taJ6_MAxLWRmu*
zNMk~RG$edG7bqy?231EcQ1-=YxpfH^o{cK=)~xe}W*PTC@Zdw>DMv4$t4lv9Ko9}1
zNMUb$RQ-?pJ*iswJsltwaHpo`!|w?v9v}t<9Ftn!V8_>>#TuXNU_@(uCX6<k9lj;>
z{S4n(EELdq13s|fz_99>4nUbS-76m%*we(#M~*sfz6qRN=OcPTfMOFtz_Tl4TaB~h
zyk0IJ5EO7c1Cnbsjs+uCyiSu{Zu&+CP7<kA(Mz;S4M3I}=mlNfTr}Vz7kvzJbB)sS
zVI?AqvDh?jrYmr;8K&4qRf0bO79gc`T8Gqh={PW~ReH72Ra)CgZhpYIoYQJNxmg10
zC=!^=0@i3JsWn;v)y)kvaB#bJTe}?@X`xo~Iin4bk&_lVB?0Vm#q^JWe4^<zrZkWo
ziZLLu_s|Voge#q37>Tb!EP2D>AgRk(>$FauPp-@a_f^!BPLiZ9HWMQ6)t0^&x||5f
z<c>x*CWSR1g{iUG*(sf=GzcY$igFh1bS1T9`=gF<OVD)kPe{sk1~foP=#<oG#&hUP
z!x`cY3X=h-37AYxVZk?vx-f>CBvFfy?{<_#&Sf}YZwehlA5CV(?l$a`Hqn<K^KSeO
z;DBRD6FN~ioR4@jimqfxrm`n;PWs5hA7MF$T0-Z(azN)G$>yub$uXpBIYgk~_E&cQ
zqpCk{*psyI$C2eI;-Q#?YdQ<3#^)x2Wb-X%LJaAeOau<}mFhXeo}eW@2j(3_rx@9!
znRHI(muMT{b4cd12)T?ua{^+tgKIV)un^HHHv74y;0Sj=Oh;^zN+bpchIt*65u4;!
z$YjWb+Mb{<!+O9IGR_WMY7@p3ef>)$bpe+QNRpAdhcz~V3)`GySi{(6wt3gxul0*R
zwfRQyd%Z}+DQ$d|ya4A|D--*?8rCLXkDf5v*vth}(SbJk29jlGMUdq~iarR<nYtLa
zIldhFn*Um8&aAnHb&X)47?}>9;SYCLp&X5}TJzUSbBsPnN+n=HQY6JRv*5}^piel{
zjNp=*oo0;A>Wd9O2Ik|98IT+ofd|ECaQgsoS88UOD$qHQl@iXY%9~j5_Bgt8a%m9d
z3+KH$F7LH*VM)u%LLn)*XUNTks-tt_%Hp1@*i*hLLvl*SQ4og}$*4eoFC=?v*SyAN
zxJAn7a0xPo`XyT<m_(u4XY^xhkonNl19WR~5Be&>`!pn<Ai}L`f#(WDcW3$)0viNg
zFA!%Rr#~X_4+5VT_@Y2`d*=H>Lj|n}SGd__*i9h%2IC_IjuBWR5Vz-?j-ip^IRe)R
zj0ya$z}p1gFYsXvjYffY;*&Vp0V5Rq={+I%0l{Ap{C&YO__IG@P~#@<AQ^}M5c>^w
z6uhtC6@nil_;G?y7JQ1}X9_+~aNJ<Ayk&x~5`3NDR||fv;I|0=JHgQ&oc~#YF9`kb
zg1;^J=YoH!@o($zNK3L(Io1%#FZHyfp4Q3QAJRhmkzb^R_G7=vxq_c9aD~9N0@n+~
z0L%H%o($2RoPW3A4+wll;9mv4F7N{ll_}8C`4z@_lBaOiF)S0<M<Cjb>B9t~K8#P4
z{8BG9Rp|2t;(TGgiv;3)VSJN7v>WNKq+aSbLf<10=MVEgp&_kJLQ4da-x&K@O1m4y
z{2B@g3N33~*F16q<A4*L9XFHQNfRzmE>9|*4F3^#(i?Plq33t%Hnc|%!<PiUBM_%2
zuSAFLz$?~4Qy#XG=?{|Tkb`uF8B*(PF`u?YbKI}_FyY7q#*bP;1)n)1fkPu0a$Um{
z!NhQ5mf(Q$X5vQy*PRybp0|S!LtKl{4iqX|f;s?E16<4l(LKF<{ygAaJn8Nsx^DvC
zV5mFUP4qy}y?jBc2ZojwVYKkUz7$e=LBBeE%rV)X0!|OFy!2~;+ms-|J;rdCz;_*R
zk?pcFoR`Fheq;SAfkPun_02p1e228cmsH=ZdennXoaBJh*Q;M1+3v(-Cg4}#7i^~I
z-GpOmcd|#i&;x)tZ4>zR0(bc^1aTm~BzMoe{h&?I$q6y#_w<+iPPlitJAp$ZN%bv$
z3FMDk;d=};kG%HJ0mY4Gi-60yw;m-pztqE^QGIa<<UsX!13!<vPJag8ky8_+&wzUD
z*XdutDL=`}#g78;WVg^V4Bu^W3oWBET|4KKFa(lU4(QRZjQY<hl$aEf>RWa>(kt;J
z{cy?PK>8;0{T?(bkNC)Sjslg7%cHlxWw=bm>zhhU2*gL{k;g7&ZvuDar4SQBAk@3>
zfI-^N6Rw^Jefn4Q=~vOW-@v{lCFM-faYaA95L%zU6@!q3&=$YYp2Nw?alg<~80?^5
z=#T9e+G~Ez>|S*>i@k#@wSo@uE-N0Qr-3Xq_7Gj*GU7T!-SQj{PQ%fqE)GcPG<<OY
zKXo@6rrbdIRu@5f4vu$v@Cc6Y^5E3XANAmLdSDpQ0r@dh@K$F`08ZWg1D%RN1lJT)
zC4LD2j^Tu6Z0P_TX(pY{9Dw7JY4&w-QU*AkUK|7;3k3GDzX1M&dz3DyojQL(&6Jsk
z_5CqCOZynTX4Fhuc>0vKdX|!(smC96*4&yteGOWm&6PuxxK#E^JuF@Z(kfhJ&eZ8F
zYXID3^*U-Zr_PwsjLca$JN~J$*#_Us6LmoUK0k^lYO{I=JyOq{cF-gB|Aa^C6uPUh
zeqtW<Nc~P8sopWc&<m|Seb6&CaiO&bf20@63AX=1Jyd7To`?6ywv7i&b2aW;&DFkp
zO{INMiB?C^wau=roZ=_q4C1cyy=&qg!JLte+ZJ<%*Gp9s7Sv6xs~J6aMh#v{ce1kY
z@_MdjKa}9Psx#pA_3)b6Q<s1}HG4l8u(XFu2pc(Z57ukggEhzXV11N5SUH(}R$pMB
z)f}!K6K*zDlgcc}ao_ZaN#o9}xE(P*G1VKLoDRk<U+lazI&75{y>OL1%UY!_y>LS~
z|A|%R3Txz<KPy~sM<c6@_2!BZ8^VXc*V4ZsW5d3bjaD?>_|5oNi-SdThOK?UD7+D#
zdLOQ_HiQEk_LaD)Zd&v>W5@Vk#<7)@Gmia{()xs59C8k<vFb;xsB8*j#kW8#(4?Zl
z!jVs#F*Cm+7G59PV8Z7!You+|=jV(JH(ADQKlx*IUU6jD^>_}piWUvq41GR=C*k`I
zp+;*{Xmc<Y4%9a|@R)Uw^Sqefe@VtY`wBK1(QZaZTHUR>JQ|gw+URyU+8KRaj^6Db
zt_ZikVE=1tjF>-g$-c?oE@u?$#I?1QZ==z-kqhmwh4x{8eMWtQf25y|_65E5C_c2f
z0$d+qowUjZ18c<vngZ)pbVA|fO{!1e5aVfcy_vsZ<QbPo+ONWzd3QJ1jcSvz$`=c7
z4y~sa$>A0$N8S+HWDDA4Kyk$uW7yqj6<^WhVXM(98_+86QLAi3t8BqeD*NjEpFG_;
zT4Ho33mIm#Tr5=`r_?f~Ho7%V*~yfh(F1YHyG(hvAKEFfc;A=?Bib=K!01L)V-Tm6
zM@3@vEXL#VqBk)fmll1Gah4S=ffTLT_mC1Z;L&UBzh#TIdTPtsVy!f?{rj*zt*&NE
zpRdv$;beRC{dO@Q<oNa(uZ>uXmK3W;*y{a9mN(mc*p4KN<2-;5ad4A!sIhOp|MjOk
zM*GAJs%2F7{*vfff=}hTS4VFW{A$LxM&A?sCB_d_g!_d9(S2h#8L)JDv}=NmN}{zI
zkGj%!3hqjKS8$KCXdg)Nw%2!(;#zvGA+}E21pP!iGpf(RlH!WuGP3s0l)K)g$3S=$
zTa}i9e>`EH<31_tH^e)LcnwE5_$K$_>+x3k-?ZY}V>8Xa@``Uh^)R~^D<{R5S@BHy
zO^2rBcFfB=Y{$rvgHKeZv)Fg&@J{UAo9&x#b^S0FvV1k?W_2s{E$x1)ZTfn(TYyw$
zn}f&sj`L3#+-Xn9AL^j2E_dJBGq2~#f1$t7xuJr29aP<-TU-iZd1tf*3(cC>A!HAW
zDd*=_UeD0^$Z7W7?kk*f5h*g|PyKHTb?Oa8FAclOh$?f=W>vCCl@njeTXy9{`U|C9
zdz7lH97_1ITbJE>)zz$sV4;OqT^+KI@2{Lu@8vBEoey3vZ2W6f*qlZEZ}Xkg{nXGD
zbthJuQx6$OOiC(r_}0Wim)$~tp)?e8_OUOb&<TVShT03J3q9=#<(#-u7a9yLXFudF
zPd8vKzk%>We)|;FMFo@{P=9~k$azu0Beif7TIYh?&qIMwS%-Ob1qDwHI-%^Ikkv7_
z_vxW?LdEUxRPz_zLe#ucO(ja+8EvJ+W!1F5)8`*PG#EO`H^1HP@#Ze`>2a2kYb#^@
zWYw3n3aNE3kXC-y%7Rwc<#z~$(w|o5l9E9ugsigc-qB9CL5sZJ(e}GTi`5zM8qcjf
zE*PryEluw*-n`!?nfYy#x%@6IbFlNZGVkz{%$&B#{5n1R?h-w5@&1Hgh3@{2?$YG0
zFnaFv*$ZdX7(a}UL$kMZ!ab?>nts}%yDOQ|rdI{rI|#!GjTRVG)H_DHlbw^3o8m-L
zb2>O#<a2Bm+m_mOXqJ<nLf+Hqk=|I{uP73Bf;o<#R{xuSC=sxZUz|Ye|Fwb8ETh;q
zQPR!{87S%xho;+@v^1fw<77H2KMkZO4lUNDTj^L}5T4k5iZY#GuH(-V04>hQU>R3W
zD1alhqdq(|-BBqJbm@c)tTQ;uand?>?p%&i>JIfBV;#Xbz4hZ_<s1Pf%4z0zImB^t
zp%fY72xtc4<;l8LkZ$c-=%!vL&D0Lj3ljFRW}RWHL4yVj2cfQjj{Ef+LdRr7eO#)X
zQXs@(=68g{damQpqK$WALB)rRVlvQuJ=<)cofEU!K(F=`1H~qifjXm(haGkpE!226
z{KC@)$}t&5A9qy_mWYHJW*#mVcu0p=kUUNO(2FZ3^xW_GG-bmPBObIL_?o0g3wok3
z=lb&GMKf{RUywieyslkw{0x5XQj4`Y^pS#GSly)-&teL_Ctd)b@#*uY)=iI&o@<!%
zbJ~MO^o?FW@dfNB{xdv-h2nnV3$qI}tJ$sDPkd2!A&4l+yn@}q&(5az(~xK07OGu>
zwMsM|qE#1{=;L7RaSP$ac}_NcG$qah!RCiD^IR&Kw(v0j9h^ZAZWCvnQ-ejqT!pOe
z%}(S?*@=7xhP9)Ev^%tZE;P^2grejWX4Qn;bs8^-pfvMm!D+M4tiqDu<^_cv2nWv%
z!RhmAW@5MVdNYf7R)h8dUV>XopvN`%b-`~Py(Pb&zO4NT9cdn6f1~JgdOMy0(uKgx
zVv2g<1;05AG;<v2Yw3Nu^(<H+O5K6qE0pg(5{0+&YCB;}`jkZBr|u*v?Fj1y>~X@X
zD4Ilqqa+wrQ*RQsoTRJ%TDmnHCDoC<xb%M$mLT2EBvGz(yNs}w((R$m(qRua!!E!V
zz0&PTEv28HApM-Lkbaex4uRj!b36XofqMSXtR)vY7u(C#CDuy#Zr3X7-2acgD*=qE
zNZRk1nM@`LIVK^2Bp4vvl7k~0UV$JADiRQN6-`1C95h@>00q&kCwMJU)Pw*k>x#1K
zDz4{>0_&=H1_fR5*ogPByWXyN@PAcZZ|2RL00G3Gb<@dv^{TqM`tJ9pyQ^zYhgb44
z2G%clRRZfO{$FkrcLuVGSq|3@Y~o%|&pRj&tsGu?o7z%%8+(H>%=J`z7ttca#tX%R
zoz)ZYgjmcEu@w~E0&o|M6BVPj9*hAzugCS4iWxh^jFS`@5G{(y0JOraj;eeb&+jrB
zKr`PL^7|37QI6k&FU1DAjzrVSR{?yFWvFRt+cN;AN0Ha#8R;r!pwb0yD_tN5(*-iE
zfFp{qP1|UJ2DaSL0gHf|aiq%4k<6*iU4(3QE%2VJwr<bmT=AA>l_}b&9CX{^`yuaA
zmI5Zmpi6+5Y{YmxLynQsX~hU~&>=w>64a@l7#bYK(}hFvu5bw*42Xx@aN#IMN*8)2
zVuYhRMgiIlPlJJZGZE>IScpjDk0TN^LwyjEFqt8=aVQAgX(Rk83^el#BGTQ3;=`5>
z0H+*^e+T3gGSu{sc|$mWrlXY;8IY=g%1Ua2$&@wo&ny;zL^GMAKoTgnEx4!^L5Q>>
zA_rYhJl&w$zC{xfH5<$I#sj!)0o7<67SJNuYMV(<tHzG@MGZdWEPj-&<*4AP&rnws
zXOV1DnRJqBi&P-B7B4}I-zJsnm^wl$BwIwxwVtJF>p1{!K_?<?snE~VT;%<;Z&?00
zzKBrP=t_DSeFc?It1h2YRaSjU^|V@E>DA2pax(L=?U#H;&Y3#3vKp-@C$1xMvpMm2
z&AdM+2CqiFHgO&WIdSULno4XJe;}s=eHeX`IE91Yr;KJkm=oh?&YEgq59Rn%!0~k=
zF!p{pCx((yn>Ymvz~}JCi1|nkAEI!vZ<=O4n$v;aW*7VBS&^*EiDQ8fLz}n``Vwxm
zm+%C9M$uBbX13&H<~a)ZZCe3vw+fg(ysWIhV=>su_g$-eD{4>!@8!hd3kG!rtYk`A
zO(k9*IdREBQdQ-QvuXpH`9V$$h$wdOaXoz4N<DmJtA|gldZ@M%^QqK>kD{uaQK6at
z%;~@}wRP7zZ&$|-2y556-@ZegwyXb4JJge`9qK82yF)#4A9@y={jT?|w{3rV2em()
zx2e;9b#fl;+%N!NM872XvVz7CfrkmitAqUc{9uADf@9nyx=F)5!I28mhFX^QEOx$t
zPKTHA4%F>}e<t`>3dejB`_mQ`;-?dniC^y`c)s9+1wUHwF@m2a_?d#AE%*$<=L>$B
zz@-8k#Q%?i|4HzTf<GxZKJ__0uM7S!!M{*Aev7idkt7f!7H^>LDR^JO2dW*jMxj9D
zgEk@?k`H5?;1dO&DiAMnmRBbDRDtIRoF%YU_%2WznvE+3E)j@)vmDe9ZFn|T3jDpm
z)#87r;P(o=U+9kr{<y#=1a1=eyzspw_!|O05{Po+c&&2#R&abp5S=!VGsLPPrIR+0
zGmg=PA%<Y4W4vcPQ(!lN_{q%le!`b0_;7*82*mdq^Nklid_XXccEqqmV7d4Q1fMQ&
zw$SGazCd7|z)J-#7QSl~uH7OV%>N)esP9niL+im4c<3njX{l*<w=zcnGC7ZI*>-F=
z5BvVJcw(s&{vsRBw@NnN7Km!)?h+%glR$I>rXMMAtUxqxqSLU!8_`!_EGHZ};o)hE
z__qlBTEayOOciL!$4)hl2i424Lf|Zc7YUSMV3+Ya)3b?6RHcg{nk8?bPgdQJ?2J<L
zp|cqMXu7&rAch6TGXxG5I8q>*Bm3hkjv>;^aE8Eh1tQ%{Um|dsz*`00E$~r+PYP@n
zxJ^MyBFUlQoFSTL65$Pk-z@kV!Pg2dat(BQ=C|av2>!9~e<t`2g`0?v_^CTneDn#(
zc$VNj1<w<_K=4ArM+-h)aFi2=uNC}!!M_pw2Zg&l3U{F=5WlOV;2DA=UP_PaP{BtD
zK34FP1V2r1sTbGTf=m3a`GQ{|{7VF1Ciu;QuMzwn!5<NPz2Msg|5)Lg(+zSG1jn!$
zp;&>o6XDPwt$~L8^i{Y}rW_V+lwAVu7-sGA3=G$LDf@=s(t%Rk;#?CD41F)cWrJel
zi>e2XvX5|h&4=+lh~#1jj&MhW^Z7a>*fSAa*fc48Xb0qC-bG!bZ3G>41ac?hvZXJf
z1-J{B<*aAC7Q*--FL<7`#Y=D|F1x&cp<M7vj&P3rCRZW9_Vif+9QjSf>xf?zmcIor
z#Dgu~&OZV#wmfa{Dm-KCv|Rc)JW;(<d2|pe#xAE~Mf#bbW#J+|A1-pl=TNLjr@W#q
zM7Ry0*wUBYjABNgh;WYlW}$!SQzE!D&B5384e+7QMY!icvBlecF3{WvE=}78nyp;2
z@tQUlfkyeo)Ga&8FZ!olUhn?E`>=2LZ3j@ByxthMxV%Un-dXG*&#8dXo5~qul+!uS
z<?fAg3Dz6lJ?uzc9-eIZ?R^FC)0B7E-I3qk)SgRmQTk{MAV>Li@bwu58s16Fmkda*
zHNHndPs2s>qHvL;^wAh$E0;c76rK5Ei3yJQs9)OoP`_FhE|N!M89CykF~ZLG16Ym)
zjrict&YL@6X#NmV&k(mKeU5^H0r`rxE&3eEZ{nL()2ws8vrzu+`Wy$BKF1W)kMs)G
z=b#qM4&Nu#N@(<C2b@O1YXl`g{`A&j2Y+g9s{|!LI7SQQ;7`5cej842*Nrxudc%u0
zoO;`vHk^9FCpMf~JB{Y-ARnVq*a_cw!|Bx1EdS2H`&c+d4tyBhaP<a$p!7AS&6rku
zpp-W9EFFrrDsB8M$AMdF8q+JMmseE}aw=z78Qw1qjiDn(97qifD~;`H8trNtmF2$*
zH4PlWh}ZiWdb^s&{-|k$1_sg9IHUa#an1G6j^9~_h`)be7kX^vzmGeN@B<~Jb`d;L
z+^(;2AHGZV`#ewC^)=?<2d)0MP(Y=xVa}a7tpZ!{pshil7iT5oBS=5XuC1X6;o2JU
z8|~T}@y~^6Yp4KrZH@R>oZ1=*L2ZrItgVq?X=}X5+8PNZv^-a<wdjdo>Y3e`+d7WC
zOZUDBHSopZ<(HWWNlB>*Aytltl`2PqV=gsJmE(I$m17p_IkUkv`kX6XU+JmqTDqz%
z>$ktp(&|b(HNfx-Z?G<{TsMn8qv$YYo}{Fm4Mc#W`G4&`x~(R352q;?7+NwyESsul
zl67mZc?0it_IQl>o4QqXU*C0O*ECOR!Ckb!IeDJv><NcQ`{vRf*UnqJ8X7joX<ud}
znjH`nn<X=_<MCVf`5tfj*l6FviS&*4BmeH%uphfYcYO@*sNs{#X3eUZeDw4wl@%2@
z#r~9;)w_79Mr;DLwRW}bQ;jy`t7lfsDX%T5sihNla{`*d9T4*eZYojQ5_%N23Faoj
zrDC5Ub|t#8sS@Sj>&3eWYka_T)8|Ky@j}q_1H2{BmXCeywY@20;&@-6?%Wq>MS_ze
zJQ-FyqY%AmbKnuYIS{K+T9!9x*!W1^ICmC^$9iWK(e}3*{M1gNNjjPU31EvL=~-!d
zA)Ud>KSwV0+BWHp@DuARxbE@>yR1Gk2{Q{iNqxq?m#~Pp?$K&R3x4~s6+3GCBsiO<
zhSt$-6Wy>lKyGjB8C!EB9BzdFe07-THB=0k+St|Uo%}NgKZJgvQ#^ZPpH~8<(B^Q=
z;dr1J_AtN68;EF{(_Y((IYDz3ui(IRi}X)YTTLiOk)DWTB0MCLNqCHmgglc~V(6!6
zxDfK}O=k~=C0|j)_C)>Tzu@&pzl^uz#~Ez}@gCcwFEx_?7_lXzfDIf(NNh<Fo)0@5
z&o9Q7jKlNjW6)&ra~)d&YzM*Z>X<v9I_9o}eV;)5&$mw?&e|scyXTIR?4tMeB)gbh
zoMeY02rjC<hHnQNU@`4LP+uSr(;!S=DG>da)?Bp@)uNg9so<E7;Kel*IQf%?C*xRT
zVH}N;@xFo|A@~Tv(T3Uo6v59He1_oj)S{YxiNM7IuThZp%JE{`8d+1lTZPy9^6L)?
z)@gLQFXH{LCMe*=&V!CbxpOS2hV>YW2a__t(1Pkil9#^;+$<1vMP){3p7O%uDp@c^
z3VET_Nq<4=5dPMJCFd4n0_{7{vM^fG80~b_Z(4KIxiI?_bl}rbUlEQvCCL}Z3r%@I
zC~Tq-Y4D+GFPl6z*oqf_grgS|#VyX2jbNiJ%mzWX^F;-K_q6$2kNFNhv?+sLaZZOe
zYnK=OHPDZpOu)woAIh0r%s+6mkGWP^(1f-vAF)xuUAQb~J(qxB=cDo@UZ<N0f}M|E
z7!6J);Ew#pqR-HmQiOBlH|~$%qh926G*xN~A72O@V`_xE3KV=EST6o@JW;(<d2|q}
z7jOkGJKv4KX*!emtoBKKj)kW9KY`X-d)WZGEqw{}{3R}@bL2PSD=@s{WCBj#Pd0gp
zuLA#~6+Xv8Nzx|pwBVwA;5QXJ$_KR}n>_y=z;oC){I&zAtz7&RFNG(07-!i5cP=3L
zsr_Y$zYRDSko@1n)2a_^`k3TVU$vz#ncClJHbK^-BfrU&@ED4V(no!p9HrOENA+#h
zuhp(8-lIUb<v00$2~YAc`m!TF>PL3Ib-*oolvZ-YR}N_B+p6fCK1vrkI_YbuoZ+R`
zd-l9CG;nWLhCaYA@b;CVvgwsI8Xv%=PF|WdXUYskQ+Qc**^INoS%M_RAx9_Kh0qMY
z!o!bZQnWUo^fd+bBhCGPa%G6REam@zuMEx3AABH=^Ewz-hFV=1LVovaVQ5(X&;!0O
z#C6hcQMUd3uJ(nY$@^|O>}OV>->Z36WjMBc=JZ+9sw%57gR0l9+W6sqFAS-{S{>rm
zzAzMihS%r6z|5E`|9zceZgpWuR*2mAovF{oXQ@6nd|_xQc{I0aVdxU)!q6r9UM>t>
zq6cT0ag0|h3qx24$}hm$&ck|KT6W(Aln0Ox4D$-ppZfEx8vS0a8b!<zAty7+D@zcg
zhBcx~vgx?5-K`Og_<va=@(0(5X8fwwh*ZP>?_VR@zYg3RALN$X%^DH4(Y;+Gx&(6V
zYeb2uAkZ9#ZH*|A<`*{NYV#TqNo{3~Xf4Ps_z~W|MudWZYhNS6c|*HgVGf!{3Ld?P
z`TG6qNSaAgLi@Bvg!bRQMuft96Z7qugZp1vBcgFt9A@>~*NCjb2*Ur*HKO8RDnbv=
zHKOiqTq8OQBHFS>bTy{6iPz~IYY5R;L(so=G65fhizeBuHKLF3Y=6h2f3b6}5z%@X
zKFfp7dUmc6rGUelOAj*R!MR36>jDjS26=X_5&ap-wXFdJLpbsqcR%>95Bi24oNGj5
z;dM;NJNV>WBdUjwwI;E<HKJR<XU+NVZjI<+@U>-)h+YzHStI%hd~I1HdK-LgStEKG
zd@Z=B{&%-VbRYcNvPMMl(%J^e+ua%wwZAs35hc^=g;gI^-sB)ZVvUH}Ut89Qs6Enz
zGo^2LYecKzZ`H5Wt|?yU8qwq6v+}#UHKM0%@^-gI^beanl1q-)h=$0b4=)n!d5tJ<
zs9H^GllD+^`x;SjJ&267w676iSXIu1GBBPt+HmR)FWPYGM)*Wi4*b*&KC$7{+<&y;
z7-kM$?V;HN^M9>tM6GKNA;bH(NHk=~fnOw|N@-stYF{L3UnFW@Bnq3F;n7+x5>0N`
z9tzVQdhM53B;xY_Sr>^|8;F;P7Sa;YLeJlH{N~hW(CwjJt_^*_N<(L|($JaCwV^Ye
zYeVb9l!l&(P#QWjd~N9YHY*KbttgY$iU#Imt>|Bd`8!%G5*4CXohn4Hvi%oJh3LvX
zEC%5<{e^CR%eG&3w-|Jw6owju3PaboqA>KUT@2y|t`>vT0MiDAp(E`ILvw-(L(xiM
zs8%TqMgO7-L+Z13Ups1V>+2nGcZ)%2qxxa3C=4CW3PUd;v`t~?2v!(66GYo$(2=|t
z^bClh#h{~jF=#z#VT(b9tT6OE$aaOH5v(voQo|O5MzX@tGLYLBgHQ<K+82ZNelci2
z-+1(6*tr<=Z@a?KzikRb58D)m*0e7Mu@VVp8vf@NgXkx^a_x&j)?~X?A_V_G7lT@x
z+;=VpWw&uLD1f}QWijZQHZBHzjc?}Q%$%*joQpy9X12fMX>y#LV=*XZ2WZv;5cylr
zC3v<i*2K^vg*9nTe3o-A2GO*0gXL+1&c&b=5O0$o<U9gTHhSDjplw+U8i;Vm1f_%?
zoQpy8;bkp8>~1mW3h-Hr1y=i{$$O{5&??YcYcCr>x8)-qi+F8X4Eg|kZCMO@27F)O
za=L9GM2Cn;kK(xn7uEmn7K4_<zb%VF6fczn$=lsx5VgNHEC%`i1wN}jsJzKRzH>3i
zPwnqC_6@%|@|%1ryochV^zCjjXbJqS`nB3M#p_%Qx*dF0es{MRbdOEm?iPcdw#g&8
z<me>1VY0Z>#<idU1NLGq=&km(po4rZs0^(@Mhn&#n#b(|H>|x-E4jdi)2MZ|g#(g5
zwPtqUr`~^ypaclN)xzPQjAtyxD+fFYPaAAF^@bO0IQ618Y&i9Tk8L=$_8)9Gtp!;l
zCZ!+WH#%(xWCy%6@ZJ_qkpmw>H(Wh|AJCKJW)JzbE(Nu&E`);J+ZlrXQ?pL0oIY#v
z(WeX@cJ$x_zYv5PX<r9wUkCbCtOHG<?+#-!zHHq-eBY`s+%}uQY*!YVRaRY7S;9vZ
z@krgSD|Fu6vZ@+rVA&6m`|_7q2BH_`-o84l59HQWg{GY~1Lu2{2g<57-Gkqm`g~dq
zn(ukeev;gc<ni(@7lpp&MWHHQ6uR8GD0I1VQRu0#MWM|Ri$a%&FABXLu_%O<tD#u-
zc}S1*XZJ~%Jp|968s?>DQc6f&=(g}f=C*_#GWVWyh3LJo6{6erutGFMt24~{Y<HL4
zX$v*BQCDa!{U*8%R~ycg^Y8IIxul@3(9BUc+0T=6?e09eqv>}hOuga0{@^@Mj>ny!
zNmZy@>&MCcPWrFW<~IXbRNhMshyCfl_6aMsICO1<MjL5S3?W6Kbot>z4NL3EhspIM
z0WG*}YeVWVxywPctqmQ8BdTEL3s-1us4#&xem;dOY;8y#CignX_O&5(m>fwBTN_e`
z$<dBCUK^^%12ug7^w7G|Z<9yq_B7qL;DX!N!{mA%tcS_<-2Gv4+3GO4Y-HVD*<2Qw
zkFg&n7wK<1OfJ&Xc9<L@nFNWEk<d?A+hKCyLddgctB1+q1iX_~3i<xl!T%bh-^On{
z&XW7lzBKfsZE0wWZE5Il|Km$Tuc{>>4gH;$hRzeXQ0SOG=B1;TF~31CllSEuvyTP;
zUhtg?*D=M&XTxFggU^yfn`9gl5sV)uIHvy?FBTl_m+^q$Rf5k^=bh;n3B(9Q=b!0U
zDM&~6^I39t$XRlCsqirBL8*mf<;AtT7*!Pu&78EVCS>m~77sqXexak}9+a#+A+T8>
z=7{(xIaCcFC5JgEKGqf~<fG)A^yj4t;m=hWFS$h(@lkSJ4#K14X!XSD(m}Aj0$p8^
zpCTs{a2f_}d{Gs^?KNoyajcX?U4dVeQ!P&$JOa-)dC{K%{nqAhJ&qARlry=Q4{)=`
zD-F`QG8Bt>yx?jO1$5C3&apBSn+RGI`-I<|D?>Ef-Vn~hm?OWj_k?9D6u^<+IO4l5
z<Q;sv5Kp#piKn_aCg>Y_Kv%V|l*FT)gDVmA4kAZ$t7x}je9M4aD+lxiL5}#GD?@8R
zn?Rlpw*j~<eF;>qUpjaQb>ugJ>UMi8e9wVqlb48NINP)`^ep&Va8dnJU6Z4HU<kF#
z^ZyZee_T$t0|c5|7U%yv9w<D?+uh1g3;Z*1Ib6h1ax|x$fQ#f&d6R>D=gLqrM!q(!
z3{f8%ii_mYoHjX1?>1bvd?aJVF<8G=yQX;YY6#<d0JxQ3N&`9KqcOrR?=j$3d!g?E
za>Q2-Xy<!H(K&r2mmF4xh7A~`mU{TUCoQ4;f}wc@%-I$#p~I$ztqk=>y|>#KI=E~M
zoq<*$y_;8tYPenChLsd*CG%}KjarK>9FY7m%DJ<IM)<YzOyQ~Z{ocX>3BS$4;ZLoW
zS~)x5Se()RDkz1g-qCEssaL&a!|^7k!+n(le+r&x)L;i3ql9j?bdr|}9JHW6dX=7S
z!_j;60vnD|OCM#!@rKj!;ieqq;R_;U<&6>#d^X)sCI|9lI(520NePY+EU7uKrWR*O
zXJ=2xq4ZTaTaeBW9BLUJnp%w$3-bqQ*|l1BMGov~=TMlrQ!7gXu$Ns~Jq%=vw`|Ik
z>dLtT23dGpjTTLtF?HsE;DL6G<y$fsL##?Wj<JCjw*SVC2IgsYV@I>jbFNXbO8nkV
zGTPRsMhqTwAlIk39^2QZ+SjIj6>C!^^krfE25VC7Yg2|g;ci-aIevi$&$oLbihhqz
zFRKlZ(U9NLk#`%0Iewz6v0bf8Z8h5Ulk5vqMw0rG=+Y0&#I`E?y?tL;-{!3^N(E+C
z*J=hUCoQJssKuU*_T{M6_;sd#PPYe~Yf_$ddeFepmwMEfy5}cWYr2udtfp_9`N{M}
zbEAEkN)f`(wM$!PU#3c<MJqA3Vs!Va0QPh3(r6v)q_SC~Dyz!Q(~Ry3S|{sVyFc@}
zcAZd8Sg6{e&b8|lw1%{b7pjPv%^f|%3ss$zV$*7q6`MMR+eYHBHrq&@#5U3sylmCU
z(KUjWkPyFijUlJpeRt25O-X^mB}PL`pl*r#T5m(lG;N8iA!c#iGJjg#61^d2k+#Hl
zoz~#)rkz>0#G}PE5^ZFIzqi(05OqoXt<5nF#-beUl!;Gf+?6q5<Q1=LohNju*!(qQ
z`n`3{*~^WdTFKq;f8X-$X_Wj)J9*;jAntPbdzAlRuf@@&aPu2Wk;b}_h`X@S-?^~S
z6^QOUYOCI$r)4jTZSZRy8}-rd{#tXAR+yHsB&xyC&N}_6x*-`4+!QtPvCa6L&8Qf8
z71CDGW%}mNml#??qu;x@-fSKb_1xB!Y^}t#!c$aPnwf3L(;3+=d0LU}k*7EFyaN-w
zW14#{_w>+8jwb#d2E#LYxEQYJ;bF*}ZQ<!MX7g)HJ&pdT#qo>lqnG=mZf*94q-WG+
zri0_#26tEE%)&-@W=vzuqA|<;>Cwwwfr|9l6|TYFL$$4Xqn=jL=<Bk0v)0mdo%?!M
zJtS%!oAl9fTq0xAitD2qsYG6Ml*n?F$h%Y`^@f(%q%AiO)tV<py|=YfAQQEAP0{F1
zca>%a&OnW+=Q9E;db;F!Mc~bz9(jH<pGu~pc`)*PLZD00(VgbBJ>0&8K?~coJbHyc
z>aON!ds;IVqr}kqP+}UDSjOUdH<ekFzw@RhS0KIfbB(Ud=z7?Ims0a|8B_0R);^fJ
z(vK3*M-N7cC2Dg!-Ec$HN-D8$>*6yOqYXWbHk61q6f7|<ahcX+_M`H81Lc)Wxj?=v
zN|OU8p;f5olLAZ8GSu_Zz!tO)^}HqDJ0QV(dh=kkyx2fW(Wp*`wmsawgz0kn=1on}
z*Xd3EsHSFLlWtEh$}9=~UpJWO)5ndD>RD$LEcdR^0=)y%{F_GJ`?}s`c8h!L;Unv}
z=~{k^wsx_9{m6S>*N+|6;u$++<dSVhR-Fg4RW7Z_yF}~e8a++R`gZ5epE9!pw+B8N
zoM4mDFG5Cd$mqE{8C@>i{K!)8^;&~Js;+rZgC4bhYhr^p<G1zRMlBHS-?Y{@vcB1s
zx~b?Hb5rbuBGgJ|(zRM0Mh0(Db4H`LLCd%z;PSt_w#Udj!S`;_d*-{b(~AzRi_NGH
zjEbb^dFzr<8t>i{x9+o@JL|Lyck*vjwgh)9O;34dTfg}=58-#yZB=VG3b+UBaBsrA
z)lxUs^P%o}gFy!3qD-al>2gPT;zrfv-8=mDj$Qrd^_n^2xQXu^zM|`2OcxBmbt_&^
z2IF$?^%NWZzi#kkq}TWiPv!Kvy*qmr7JTQ@Jz42B;DFV*BgT2oh?;Oj&www==QoXx
z=T%(baiuRj^)34I#d&I{&o$>2jv(4`Bk0dlTk@JYFZJvY#W#m&KG(<w(|utj(R~*%
zmp<TjPv??LDC$M`41UnpJ@;f&pZ<y!eMIEh9Z!DSW2P^hx`6%=`J4rQbKZbkLo`J}
z<RPv(MDw`@eQ&yt{ha8CoWgPB)4NjSH=Ho|LC^d?lYJ%TV;2^VFrU!+Kj=ursGF@4
z*xy7{^a~}z7jL=--F9K;ZfBdi=cx2r6uHYCpL>bdv*t=XyWO+bJmeX<z_0uZ?pFR?
zKM3=G^uh(nz8dqK9#KBGFV0LkYKQ4YB;NG%ncX+_1Yfj!u4neWCFX+D7bv>hcf?$x
zEm~wQKxr{A(R}9-^@bkNzArE6_g%4Guyu)UXh&k($4jT1Jx#Vi_`>U2%3G$}ZFXK^
z>h23We(&@8virx@cIvcc*re>oeMZ-gxo7$2`!c)y#jKutf2S>@zew$-s6<IUyRDR<
ztjaEb@kEUp5$!w0Q{Cq`#rg~S)^Uc`(Pe5soo)`KRQb#uoT@0K>R8jDRHbG4d>yu$
z`gvKyCi#r)<RjeOA4Dora|2x-^_^>;-6P8EIACqGZ<c3aheL|>7W3zqd98<JrtE(@
zd!z)@d8>EpVTR^&n_5$v86VGv9dAradCL=*e!ko5ai=fyEa=e3XSnCbPm1=<&t2y;
z1|amghc!g|=H=W{tUtm6V)jkI;YSwh&EBm&49)8?wR`e(FAX}Td1qcq-}GbhKSYc3
zB+ol(J7VrqQLJzAvK7iGQ+p>PS*%e0Bf}jFE0pI2txy*0AMS6Se%jwWEsbt-o*JUt
zl&2@6xAs9Psbcmd@1mZfeG90fiuF(Tj{OqfUP#CK-WxPQpikJxZCU@Fn^zq_VZwji
zw=x^Bi+KZ{2Z%UEK<(MY8eq`w=n);<37u2YV`AJ%37xau2^sGA1lS#QVWXJ&x12P0
zhZqc*dWY0pcT`+PQUXk|x}%ans_qX$*Ek!&*ET{(MkZT0T~VAIhq&I%=>S`=tBU)(
z-HC29lSpspWUA<m4zY3WC{xeRNOVW1yQBO79RZMxv*TGveQ`2xY`ZiUry{^|s`=gc
zc+=?6*X@qW&d$z5hURs`^C5>E(vO~TT7o=hn(hK1MAg%J4tKjdy3I7oaXwN2;)*t=
z!Q4tIFgN6=_#t6kF;d{~fkNrir_W#z<|W&nsjw71&2)DILL7QpzoXny9o_CU#QfNW
zo$y9aqk{N*|27xIvI+5A5I^*ng1BgcN`_lShs-A<zZ|s`gnC9Y4u!{H#Oy)=6eOV1
zT_&(ks61laDX}r`s2D2u*p5^Q?o{|yLslzZ8AyU|KEE*D9gP9IqswKkJD(4zpb~xD
z?B#MHvyYvRBPz@<bw4vdjo5Th@4p}(#lR77H&MZ@NdI{v{!t=+j3YM9I}mXSS_29p
zmZN{s#G@5Gr|pmDk4E|zbPsW4MsN%v4&>F65y^45TTeAStZM4HL}sTB(6-C{nw@g@
zrZ0JMF(y{UJeNm~O>`7Ts%@>`-8&k#d(}}KuORTS=vfo1%VEtok(S<`!gXr&tWh<!
zntmix)`2nyJmuA8wdH{^Gq9+g*cmjUUmK*KI0pd=6KP+|>$skbo`R*ObI546rjOu5
zH(mz$U7uzBw}>}vLWXYmteGo)6z}Xr67<==S?6l{(FutNL`=(Lun?q=R(Q;;DVlza
zdiKrYn2$}MbwuKP#21?9(#KHDv{lsb_$p}XOC@Nml^`SE7c^Xa9G^pSBY4OAs<DtZ
zW=2IN(r|oYCrDil@{E|;vROqlkk1p6Xol@&-;}Cz6yEs|!ohPtGFV<cK-0%1P-&tl
zOuw(3tRQ2JKOSk+vDRuH=bJVIN2E-MNA~mwK)4<R1e%acGk`>R3KNjV21r<ickEJJ
zx6*Elb#!}<R&23v3O^UYvmOZXG~ilA-Vf333A$mG6&z-iaEu2>Dbd5Fd`CQ31Z62F
zf#=LtrQn4`99jXcwHyVuUTN4i;(|q5O?!`S--D#%a&-l!XVNVPn=$l}NU=T+^g*1U
zd%y}&CKgxC!ztWfNz~ure+*&o((OAEg$LJZxasMH<p7&bSP|V$BEbO?TnqXYgk46`
zT_BNky#<BC+mV9OS0J22`aNON|GEq5Eg|VuN;>O0?jU(V>0d@jcYEy8-JM#Oj&VGg
z_D7U-*QdzG4^$`*<1=6k34RJK#RZJ)SSxQLJOsivivTg&Kj`*PTqp@Qt&&sIxB%Bu
zOWI^hnw#1MNh9xTA<a#VfTS@YLfXk9EdY-5Eon1@(k6*C@}5u9(3Dsj6C$MDD$<67
zeY_>@qM)?ji!|~cN7AV2QQDXgA?*v1mJN=fmbB}G(moey<Xu40J`-t7a7yzWF4CR=
z`xX-NuqDZJm`GwTNb(>(oGvCrNV-f(qJ;u?a=4^Rl_cdwk}gq_6d_C!Joav{c~=g>
zH+Sz5{_`$zU+TKdyxh1(AK{;28dv)lz%LKEGXMvn7ZQZS?gunQ-co@C(N>EQAPg<5
zESoZo=azDc2IS=DX>NSBV@E>&6Y?}qY}5(SdYqo9C%Mw}PI_lE!|Y-l3L#ivAe|jN
zBpQZG_ZmK<gPu${IRiV*6+|-dOnbYil)7l<!l&_!2W+>1M>28Q9A3-gfg*L}U0-4I
zqQ?TYnFFI#*vnCIg|?u#;t9bM!A70nX$VHM1=P$VF)A}~3IwBB$YB7;llX!TzUZAs
zJ@Q1o)Da);06Z4Hg$y+fF9*uhR9ttfJ@$9w5kIY%17kgQz%a)S)X%>Z84v>;XBR*-
zvlJPS6GPqAa%fHZT6iDNP}8?@vH^&b$rdN+WE<)<C;%2z9Q5P8JgzPXaVm0!3Ub}a
zi3QMH?+f{TJb%imqG1ZHnTmxQHA=`XD-DTx0)dWY$ce%j5=<1xLDvo0OVZ5xN3ly2
z56;r;&B2WN(qQmlNIa~^^@1wY7gSX0uD37|Kr>LR>JI5T2Cm3RXv>j4oO1x68J#%<
z?#2WT0ic;<iAZ<zBGoW1!XwM3JBmnU0T0eB^o2K?e*Htpp;fXd4Jlcnt6<y?C?awL
zI8{bHS`Q^lU!=KCT7l}OCrxia@sdviuC+m*wH&)^JoB*>++10>kUy~V7(0bLT)5+H
zz(l+h!W*$`Dm-E24Rs3O^hA`dTO~sziku52>ne2+)dxj*)8KCmr3RuxY8o=9t>w04
zQK*j0!&RphnnkiTGbUxR3W%A-0j%(V7C+KuIc^T<RWuZcvq-icMI`h;%DZ$!iy6@3
zw@F0<<SuMWm_@QlWzrj}qpLn|lWOtXq^j=#)wG3Ez3Y_-i-gK?ogY@fT*KqTxw64E
zG>l98P=5Lxqzm&Y$lxdQs;AYmg|u@AVCS4>eq*L%Nb}Ds#%i+ptr<%n1E2Y!4m+n(
zGyh}8qHpLA!~jRfG^1&6-~(Jv+Yau$qOEIhLM5mizk<9&d-tc;==X-dWE8N1A%yr#
zCgS;+W051>UosBQ6VQhBcPMxInFn|7P?LHY{ctUxR$V@)s;v4Ht5!9$AvZH06-quM
z=S-biS*@9kxiQJe)jI$2nz<}DhAMHjpBuu7Q>WHc)@o)`ZU=h3xcpN%2&`gi=JMPa
zKXcaL$F8{|HxZcjlph#-ugs01wz1kD`rT^YlpBkP^p~;sz`P~5173)Do@Yg}DmRV=
zatYsX@Rx9-y@V&=2QC{HG@r=L%ySg*-)sf^q*cK5li14oQ@L>+k?qa)@_pJW-wI3}
zn45BA=zDjaA6UthvKsWhXL4hx87op%<&3jx1Dg3PM}=YsAJ@Zkt<=Nwwt9Hcs)uST
zG0jpBF%(thj0(-%oEytAQO#)IAKW!V3H_<0Wa7jTCuznCPkI(`eYHVD7U6vl<wjXk
zhW$n>JVWUn|1vfHAL;f(47T`a#x0%{nvRH$nLcfXW~>qn{+i#dncm^?hs6(z|9D*d
z7&P!`2gN|hIJcG$uXqB4C&yq2!Dl;x`~-a2W3)+))5iD*V2)`hI#wEx6bo_1!w28Z
z0Mw5Yb<^9!>yJrDElQo(>7V1!I}M8lQJ#d<_s6AvFfKv-I{Fbw3`Xfr9g);ADZ#|z
zCv2uIelr{1G4V%2oVzDS7zKa`Q*yv%%j8k9S>W+TPzzI4Mv@|Y#w1XPm_g2>@;N9}
zGzo*as5%fJoSX-xY5=~74+?@WD`;FI5MN?MH*Ob*uVu!c5r}UC#{VVo3k6M73DHf|
zG{e&cmI%ab0Mjw)MbL%hFiaOXN8ot^mkPwE8T0)?;2i@0D)1?R+XcQa@JoT;D(FrW
zh)N)N?mU5m1db4Rv_MI>yIgR5QF6G81pZFobpr1ac(1_c1U3tNQ{dYIzZbYuK@UbK
zlJDs(u$RDo0wrCZF@l#0#7{~NH(Q{Tqt>W!?O9P-d`nagQBJJF_?h5eDIBZYO1l&7
zgSAGH4%YU>4=2V43O+<|{BB_Xae|*I_!Plw1fM7P#e!chILeK~-y{&_$2iK5<9kBz
zrv-mq@P7y{>DMLwMwIe5&^ai)fp$gm43r<kT%jK+_(;Kv1)n51($D-;1($pnk`JR!
zX}ua(3%pj~jRKn_+^tG0)<AyZC>{84WB3<=PYVCb0{<=$?S!;y4YU)^$H&6|tw8+b
zB{?QWIfk)HrPS;s5cNe0wPrUJ-b6cM93wNse1U_-A7eDrj}kaaAlezzPY}LSl*+4#
z_C~6&<}`uR#lKo`loR`(FA(KL`7kdP{0f2B2p#Q!`O(iAt`N9N;BCV9N5StGxKZF!
z0;Qds=x;1%tH5mn-x4|a#AN>u1%4{@&jtTR;P(o;Fhml+3lEeJSG3@Mfms532<#(#
zIf4%qI8@-_;*ar$<&GAJ{>1W66#OKCzY&Q3#r#u*?<~P*W0<FOT_Erx@xNT~B?4~|
zc(=g&1U@bh;}y$6`Efc>evG5s82(!z+8^O=v_FP%0x@1N-bICXcNZM(j_F4TL_Qfu
zJ{g`aFd(o>!b`r~^M!t;K(rGMhjzm74uR-jj6WjbC0}lgA54Eu;QInU5r}?8{&ZLm
zL)0%reCaThe0cH%N55e@>W?ADKZX+pP8NuM!E{N#=R$?kv4x3<kF@8L2qOJ7-e^5&
zX979TBHZq7Wnqkc`33GL)-)A>8YsE2=?)J*ridpN9nUZ|mzimr4;Z?c5oh}1U1m(8
z+1F$Ca=Xj{Q7$<12*bR^h@qzqMh9kzO)z8PfyaAs+i1ixF)kX&Ukx82a1<?K;?Idc
zOE&&0aI?UV1frNZn|LiHQ_4_%DFm(XXpZc^ULcwy;}{lq8xGYQ#)s<NEkBwy`@bzv
z(nXfNh^}K8W!P8Xkpj_dnU3n^@Vm;#7V&Qp__c&Xv*Pfn0xkI%c9}k2V1>Y00xuG{
zR6%;Jw_1J<x?VyxugaHUytIg9HLPpMCk-d0KS<3~Lo?^Y9D1wQit9AYr~5FhtW*#j
z;ciek8pJRxsEK)@fKQ(h^bI|rysZXLM12*mIy{)T@F~PD0e3$xqKTu|nvPdVgi8m7
z;uhyxjbJF-2$v0tjV}uACG4aCD?olYpBFvJD7QRq5W|{Xo^K}jtn}O1oQ6zek%zDz
zYjtA`i*|X5cLBHjNS^hK`VHf|7kCsgI2_Uw#`h4q+#ClFp^p5f^+!}Kt?)VWORJ_l
zU^!VY1i@C$-LD5;>|_Fd6)yA*%XO#vpn9h^*+HmYK#Uh*e0WU<HO|pa*%6=Pgo136
zF+q8U-8TTUr7yb_^>KR`he90r?Mrcd+6KO_!1LCg`TD(tWK7vJUw`UH%l6Ed^8$Ew
zw!(+;)Slnm=XVkBHt^Z%BR?0-3a?zQ57ad~Dua)4*~)L|Q^5PMZ}@EoP@BA=p8==v
zRKJ~Zkpr$%J=x{`2Y3c~hCAm83d54&Z?zYTpXB9%Zj(2R`u%C)vKVvZci07>7UH7x
zVXS6H>2>lw2HH?u#7Ai$*BT$SQ%Vc*(O5>V6~5s;K`+Hcd?~odwZ?ZD=;z`hK5Lw5
zjqfM;rwN}mE`ZN@!oy)CgTj+MjB)IUkH#Tey&cvCxRqZTyU7tBjfr-?lYv|HL2}8_
z2@iwRi4A;gLssyFhk;pHc}!CGf<fvWi2MPA1`lI;TTXcBce<Nm8Kh<5-dpR2dT&4B
z;a7LU164793Q%jKw}Isdzu7`e)qC!-;rNi}&0kD{KlO%ZZ2r_M|8B#nH`7~)9r&qN
zd?hG-ilFuD9vhBPQMX0_@`s<^)#i^c6McY%Q`Z1aUnUrxTz4aJ2kI<vWjkvxPiWZl
z*$lyR7543HhW$TrVZe~!i3?TJ=Tt?Uw?I~B_Evw^cHY9skwpjeyah7E)PCMV`*{oP
z=Pk6`gcX~xYNS@@Exgx$-a`06;O`vZ1=0O9j2AjFp++6E5M_o;!CsCJQ~h$!dOkDZ
zT>Ny`H-`9`Ey}E#IpeG>x<N;ZI06*rT+dfJJ`JE>jIR?tU_V_!5yDSbNdAlcbcN)<
zg`KXT0@zPiNPgORx<ZQM0EHCm00o@30L!o`>HvlRD9f<S%qJ$i#0Py7bHN~-#;{$F
z>qg841A+X(G?&7RY>HzdGjxCg-qSx=mSKOm=Sutn@dk?PU4i=gsA-Ayp2hV|Nokwv
z%|(f$&#7x{j0!~88;$0oNli&m79SAR6yMYw1ND86_NU_aGqsHABd>-M{&Z5nUg~N}
z@-{VRS-zHE;27=h;?+UyG71^Qo+7`z1Ph0pmZh$`NsGoeCUq`c;%o3VdT><2XdIPb
zrWG_KEsJe3q2}!$?b7PfQbs2<y0iy>^I~agX41$toAGNZWA4b6NY6J=qW@w^Y`trF
z?24F%Brgt!80~4E8ui)M%s|)Fr<;t_ZKUE|+B;BY!vcX@Y}oCAw{6&mgAxWOcxN?_
zTB6-#r2Z7>rX{8}YlmqALUMu_%L!sECy22eN<)ysX$WF_4BMb}DO{p$e(Xl0At|aZ
zzHW(kw1=LWec?IF%+BoJW$xy$8lw1sjHo<sqi>lfFro96jh=jOKO7*i%uH(<efFYj
zyIhNd7cN^8Rqwerx*=(0?6Ob^4<4O|621u~JS4MV<lQJ?PsZsZuR{qpg_SU-)S8En
z#*qVoKB-SH(du>1;lR`{sC1h2v<;<w0@K6?C9c_hrUmX0AC!KW&mDn}#0NED_ZgH>
z3dMY=)<1QFvC_-APq4>q)i1@InO)k4OX6QB2@S`3L}h9?U_-U5q6QBz50wVmS9(J<
z$~GFuDJ-Ctc9W@Pa9i^P+uC8;>af;k9jGvuS{t{u|HqQ(Wl~ub4sC8rS;RED`)JK$
zx|xN(<_-Z<JH6Bl6yaVJxES|~1AoQ+uXzbwCT#x9ySRC9z|ba?8iA3xj|^Od`$d6`
zxNpo$_<4PBT*#(I@3N%A)MmGmoT-8K9UW&tzu>U^rSmZc*pzNfGx0q8-87N1if_cX
zhjR<oBKWH=!_aP=s^8A%7I@6-*iN-c=N3#z$h)_HOvkQi7Y@98^ytI>1@$%)rxuu_
zx<kJhyVScS8@<0+PMZ4*{B&YLpUKeH&#|3Ya3W4D=)PW^SkUva>U1baFRblEe>gPY
zoJIGTwNQiy?Y9pQO;Ml*AL5!rG@t8?m-xg2&~a!0g|nSlQ1Tj1Ea*xn7A&Z-qURF}
zBywmA_I%9LCyjzm_Uwf7H$2-K+%TtK2k7osL3iI{CJ#7+&M5Hb5$A?EzVrKau%A*e
zeXg8RP-fmsrxa{frxb9$CE}88$aN@U4<hb`h+BahvYZj0e2qQgyh*+o-$2Sj#RbV1
z`(HTn_o2%-&(~+nzs=ec-g5d7HTCTMq56I^=HEWII;?@@_!f@&ceL+KK8&C*A4V_~
zhY|eqH0v;ekG8dP7{MVkcYPSauu0Ct2--$z^)Q0;M~n3bf`<_-JKY?h4kNfBco@M7
zK8)bDv_rxVBghRz9!5}jVo=Gy!DSsr@bk&MnGYjK#bE@yk=f%>mCno7sY4T5OK0%V
z1WZdE$`h!M?xS8gnZCew!m2qHmD<m9teDoyv<Qsdr~}{LGw7pC&VW;9KsF4+m`0-(
zMmBReG`J5*=?Dex*px%u@fpxSH8Y_#{9b>*rM;chs`hq<Q+vA&1gG})PsPwTHh1<X
z<?Xr&16X;Rb(Sv)DNe_Pl($K1J3@K;-^HC+XL+?KPn)l@>U1vDk#lo%ha*3=(7BBp
zB+sP0t?0d!@-}fmdAnaodAmR<Z?6mKP46}h<^vOu0<%SQrlE$slC`Eu=e$=;%n9;;
zd@6jZ;>~1H*^XfXl(zGNO568BX?wF$+WzFwpwe~%7eE1NueVwNizX`V^=mAp?ax&7
z&<GEY-n63cg)*S%%{1tk_l3G~OlSV<N`=+Mfs;D2-GBEuXAS|nlAbbNmv~>Acge51
z1Er_DKfmf+cT+zQ$EIP-dmO)F@OwzphlS}WyY42lFvENGLO?98X~VoqPx&y`O8y%t
zWnQJHd^l770?K0Wg!Gh;U_E7`ul0tub?Zm6_Ak~?^(?3_*Ot{nMOoR80jqvwbWk06
z1gj$>CVf>jsUweMm1AOh-bd=lMGE(kI`Sy>9Ie!mk7jjb;%tewsUweOb>yc({wdm~
zj(m)jAfr!oP#yVLR!0utr_V9bHg)7Ntd5KYD`Tq9Qb!)k>d4na<yxsDk7adaWYD-P
zT6B+(W8LG+LHY+&jiJ>XkBM{r^5~hQwtWKYA^#bzXej354O&@Vg{v>FWi(mO+QhHH
zyOyx`==MEL(#L~zIWRqwZaG+S)JK9ws=nqjn$|bI1S>?DS-8egI8w2t#R2m!!bpQz
z`;J86GM^<W>4fC~dyB9lx}8LV10=W>^zR9~jHH{i{0-?w8m>_!%98HtKv<Y`S632c
zNp}q*EK<6wI3)c~N;)5Ay**5NMWpn3VbZVIh4j@*It1^tLZ|EQNQKUm_N35>84F%U
zN&3YVI-$X)6gpXz?e10-I=xB{iIz6kC<U)Iw2nh54s+n6`X;`<DhS$V>wFUwp9zy;
zq#z2o3&x2ekn|AI)3hgWZCAp#qfNma5|IJXzL*T4nFACV5RID20Gc^o$m1hoLz=Pe
z$Eb&N+WzB6G&QE-@I96xnY$nrM7DY%`jJ+;DF0Tvz-^@q<Y2l$rgR~SFl9^X?4&me
z!GM|pHAf^9fH;{9(aOE6LQ@hfhs8UTA(>^8qNKn<mkgOZAOti(mQ5+LWZPM>p8!LF
zQBS3q#qk8C;Gr9bQaX|n-0qELfxgJboE}h7NrY*vu1BK)9f6_lW;dmQ37L-K{tBU>
z=!j)?(wKB{2)et_s*r8~XNca+%DT9$Wciq;p8^s#EI{j%$)x>hJi$T%G;^{d18U|A
zO8M{w7ONC`C0E8H2=$oe8GoIt_&OIqYbJst5D9rY<b!8tqL55&S$HK2$zI@xDlXKV
z<*3}v0h|K>%|rvHULcNrK|+2kX9a**31ImEqL^8Pt+lApI81~^qOA<#nAB6XLe;%2
zA3%%WmM}F6ho#jb+0x1+)B_a(736lCP-T?>z1x<G1FjgiKVMBK*#tDRGWt>qSB#sA
zGyl!|a!4^Q(XJTx=NwkcdO8t`arfu2V%)ijVTy4N<d9;V_U}ZSV%&o{tQdE0A}hu{
zl;ckU$9IIWLe|4MtQdE0V(1IXd?bez<8W$;W<Hw3igDNbf{JnLa#%6$Tq=D1Kr6=m
z3?&??7{>+Nl0%AdVFmoQt$?>%1#DN0d&gq1mG8S&`Lbf%dpU9VlF^<{3@OIFpA&~M
zR7jR$+y^<N<fxxZd|VG7wo(rt+3MjFs~&=iai2;(_=1XY|IF#YF=5BFLk|ouRtJUD
zn_`t_7%PYo?zd}!;XsR@OA9Q?(gI6~&;pCuy%tzPggRFiz6_%xsFwPdQ>hDkty)p@
zV*M`c=XI!gc@0$4i|CgGUslk-AVs)=R{}%4;2EwGh>s7#v5!T;(*&NWpk1wq_kF*m
zw%gO##rS7}f2D9zD<X9Q+A%}^dS}7A2%azaV8M?Te2n0TpTi@54u7`bGX$S6_+<i@
z3TzPnKMIb|V-CMj@FxX-Rq)pZ$L9ve_l3godzEo|!4sYK_L3Z<hv0n#NBY@+q`=Wa
zKT+-5Ht=qxecncyz)JB)ewaQ}V68w5M;y;W!7mbs-$cxRmB1y!w@mHdHdYI~Q{X+~
zf4|_52z*@NU&SA<Y*ssZUf^b-zaluwhy7awz9;Y_;X}Ex|9=!T-2#0AJ19QWFL;{3
zOo3g+zo+2+1m+5Tkl>i7qIhu7iGoD}j}gA(1;=ZX`N{<b1Xc;(Y{BOWTp$qpmZ{v$
zO9Wpm@M@u7EBK89mkYc_;2(r<jlxOYgVeN0-GkJrNZo_lNl4wpycbx6x(97yQqChA
z^&RRSVV{W>Pb_uP1Fi1C!^&34#@hnFRglyuxcfl8fMH*Os4m9G3Pg9{Vrax}Q7R5>
z=wq!I<b>sK5&sr}UrV@XfvEy5`Pfj$^2ZCT5I9TVMFM4bpkb`lc%Af3GVCE;G%RZI
zQX9#t`;i(2H8VPhCdr544HrW+Z-zYujuMEkKc<%o#4yHqoxp1ZqFFJ0jX-om!i^~c
z&lh-uKy-8Ve?vhN&75%aGJ!V>ME7U<hYBL);SSxbRi}eW?*z+%ugz*5g$P7pF@&;9
zz#YSYU7oQW^6+YkaOt2>+~QmqX4|CJQHua5`v^zf$|f%g!)9C5I--9>un!`nVWXkQ
zL;D~X^RDBU548<)cn#R&O~5dsW<bdk&ZU6U@MHq&w=HTN3FtpANrOmIz>(kN-=qBU
z!Z;Li1c0qvQeOri4NOjl;nB{QehKhmClm0iaG|eSE*;}Va9cQD1?;@IBi&(qc&!At
zt)u<2BR+>(M>^_5Ltlz;8$hw;BLn5`LYt3pj{J5-T6OfT2<PDIb`JQ^W+L2kpxENg
z#_LbVt1H571I1P@J<yNLn?a*?f~iDyl;4kW+2r-!0=y6VhTnDowaM#E<wD^}9>z#^
zz;!Bfo4h_qUt82G`g8>!^;eRIv5p<dqc&uhNA2u1<sEi+<hRe2@GZqf@@NboN9lF)
zeF7RjftW8DkX$Q#eak_|Sj&7-!~{p_!~4KqE`9NO50(qwlI)0&`lYS>`d$n?3m2si
z?=p78NAcMCeh>U1T*OD|BIor%&!J!_>n*6;9`zgwhU6*!w&*z==Av2)>N((mvUWX(
zIR}@X!(`NtbPKj*Sxps2&Q#6hJcTh%U2>6y15z_W_i$$kjqrMTrtsAKR#`Y8;eW7j
z_)|By--grccB2ia?(w1xr|$Qr4X18K-HsjPrQqQ^K`H)@$ePu~2*>cE6AwG!=vI1n
z8;<Uy54Pd7Qc`5Y@wy64%pyE~5$a`@KP4XcEV`jg4yYx|Ay^pSOEroANkf)H_Dio~
zRKdUls#k$pY*(vjSF89{s8yUv-xbEG*eTI&#&SQ*Skl1WZpAYFJRHte18bkkRL2u|
z)oMnv`o(#`tXNXf@2wJ^^<A!+Ati~RQbo<Qvu0FQWR(ZXsxg_2pUe8y^c(AH&r^0&
zmTSo4E4n=#lA#nW$mZqTnbRupHR1V>9`zsHbFo2;%Sg-``nb7}O<69pD_hVv&N4k*
z*&=PDUD+b-xiDo56~L}+k@kvH*@CQ74uyuqeR`ZfyHBUtL-4%QFfTQeQbL9-ZwWVK
z`J&yB<(hCqmhb6_U+S6NLWV5gW3>#+kmXZ*Fl0GIyUsA{vvGv={jg(+&(OqWNlh_<
z)2}meZ@SI{3vn^iqRIZ>;>AsVsAL$h1Q=Z(eXZW;>8_o;sa|U|nqn56(d36>Mm{TM
z_?DaJdL~WHD72|le6!SS@_UyzXEm8UwNoyebf)FkQ$OYMNhLwd2=g<^&!*l{vAN|s
z6BaCw4qC8uLoK5S+vW{yn~!bu;|Oa{qp{o%3ycZN{VUAL|DH7@WA06^PEWD@N>UrR
z5^4jdLv7&m>rD-o{Jc%qxnRHY4YFT(O6&@)sH!wMTbHMkvJH7!nr+I{mdt2a9h}_U
zs|mBXr<_o9Mrle9o#CV&2E*%nm<+cPXIprXn%Az=$f{s`({)j>U8y8jmZoHkVXK1Q
zHhQ}0Coe`>domU;i&-=QmKa}ZatBWDyk(ht09&tYGSc2{itf?`C5n|$p>SUpz09w9
znvA|$bNuL(M)Qn#Dv7kqr5r4kf$5vSs7E<0)0<qVzu%x7GRdmpDJQJdispzNM&wQ~
zvc!ly3P!dVkyC|bMwf13Ym7rw>H{5%Dq+7eB`^s!d`;0**ub0=xW1<$&({aG_B7Qq
zLT**%w6|fPrn70O))a-5`<82g6tpakDPv4&in7Lta?_;TV4;$1ST6H-UcAg5Na}nQ
zEP<k3vkglFmOrCm!;+LP%3<}>XfoL9XWUBjj3Kj9GbW@RGxCwm7&vXVE5B&emtp?}
z%Isy7Sqxf_i&{^o^wOBXacDsnc3j{}v?2?;GVm-~l3<xy>9hF>-iggamT43|5La{(
zY*@wyjz^0+x@Z#0|M<XFC~@_CRp2?4H$NlfbNLDT5{Am`T5Va>wZ^h2q&{Yu(WC`p
zQR7D!ozbZxqp&nKGaBj^UpKgv9n0(si{4$~U8x8164&>>@J%D@C-?dmbL7q2G_qG2
zn4P$(52#&#GB>rjN8YkcA5+kxd!mz~18Wms>I<LlKk2W-XVo_SxIFkICHn(ku#evD
z!WI|NyVb!O=1T<$qnCEuX(SbP9$jA4x%*C6dSOhFzbH*?VfJQQnElC)<@Meh^oA&;
zZcu|Eb}UC=l+pvyiJR7rwd`2xn>vskOC5GB^;sAn#Ezw&F*e{ze0Oc7Wyex~w*%~0
z&Wg<_4vdPV=Xqy^>{!;}Y?Yn3!37mSJXc!3_>~>YyJ$-2mey_*Y!CV%&$)MP$I|18
zExGH+abm}Eli0DG0y~xqJ>8WZ%WlcAW7)e^JC?9)37rwxu^jt}rz~oSX<2dHUptmC
zu;{R3sZ2?-9m~9+9m_)~dRERjGb()(B9HMMVj65h(wn}JEcJQZ^B;|b(`$VxhfXnT
zU|2KAH~kRBXNM)P5*J%=6lr!}l1_NZtG?-nPVu?P04Ho<Mj__&L0gEhtk5$5u`nx`
z6U>K6zhslrFR^9e>&CQaZ8=~$h{J^(obQCT90d807Ur|VU=H@c70SWvr|miL#gPfk
z%hs{2OLy*T?ghWQ5M~hhY0bltPq+LPobKd#p0lIUpZ3i$=Ze`(pP0>bi`mR*Hk&!m
zQ!8dOneL8;*-X&HY-W%Kvzefh+055jQ)M`7stkjs%7c?FO_lrJXhl;+na%9?P*A(X
zW;U~JdMT0GEJ0aLvzgDZrb;q2K;D^bna%tMr>YgRnP<G;?;$dqId)Z~rb<u)q*#B2
z&1NRGP3HJ9O6DF+abClkDvA3q(`Ghvm3Qk<1LrF5h1txb*7pA%HZ!}riuH%~-oE5f
zFfDp63m~JLFYT{@Pg%fTrJv1y22)VS7A})uwez!})y_}ZYUjiEqeld-c0OFJ|5sYL
ze4geG^x}QgMEZ4DxU~Q9x2ZZQ?WYaH_TRu|e0FEMfy)jsFsTe&-jN$rkzxavsUh_y
zW#F<68c`8SR3RD4z~#f^*}&z7T+)$xY`o3D<==9<g&Vl+l?oN1tk!g-?i#ODgg&wi
zTwdRH1D9miQ5m@G7ir+~x4A(zC1qr@8>J!A$fo%@rNI1y#1BoV*C+*S;4&tM{&Gk?
zs-_ccS;q9CzdnqUq00~s1B+zrlD+h_ypXlahoLyNNhwY}7}6ZuZHiEde<_Y9O)t0k
zcT08bj^g+pq#I?W$fOhjw^9V0^v6OtQj`w@QY3~i+4$r85k@c5Nq5VggeqKoKF(wX
z_j|kGNd?ap=i_|^o_BY{bEWXS6Tt%mn~00#Tn!$wrTK&2fo*9XixXXcB>R#vAe-h+
zv8DOb0<xuPnY8>#Oj>@mFy8e2(k3k}Yaj<oRct?|s-R>aa>}A5?|+^;t-8cI+hqtD
zwCpI0g2XKbEqnIF^Xs^R1}#|$i#8Gj4O%i~BPex2!<B5%GJ%%jiGF*KZZl}v0*^N$
z4O+ee@{W)}%XnJvgA6^*X3#R87W9w={c>f{lGLu4X{|D7sc>b`QaxJ+E#qamQE!ek
zXo;AOj7Wo)L_Wr8&~h1wm5~N5*MNMn!=U9W4uh5?@0oCemMvIm?Zp~oCsK0thk=(^
z1}?{UK$>-I>@(|Q*udq)4#aac5NI4sq>bf_3<Q$aS&%_MG7ljH)0M{CD4tue#iR}w
zo4ouBZQ|HOOS`XubQtlp03n_RTx|04LE>TEFD%D`1Iok9!B(U0B+rfUxV;Mg@r1oY
zx1fc|a$rg^>`+Q=A>z`H2kTrGbp==vnF*?yN8vV*D3pwAF=5;3_AN-XQO~uUM0Fwz
zDRBLXun}~dK!T@|;A+q}5_Sno{}7=eU57lK%}EBOZzaLu(mxE7&Kh`;(%oF-EZsF)
zN$11)z94y)ba&SX>Fz;x>29*b*-F~orw7wcR!O-UK1G(;SS7Y^xMz^yClf)s4i8%Z
z*_#O0f<Sf11c=ezq8l(O3D<T&s?;i67f=zCwBH7$y$uRUBk%J`S_=pyjR{U^WQ&5O
zO#laJ4zjeRmNa)RC?t)%D<I9CBhr`<A?*T@HWcjRENQEQ(iVy|@*Ydlu$Pe2#)JrI
z&xy2dU>{^jdn73BS&>HG14!C4B8>@7X=LSsbNU3>w~!FF|4KFBp`nLz$zDWA7D-Hq
zkW>m^)Bv5Cq>NRDB$X&h%8MkOsU#^vm?U`Yvu@+B&RC^SZOHJUM9I)%1s6`}2Jd2E
z@Wx2RTQ`O?XNW^Rfe#In`Jn4YLDF``H&OUDBDw&cH`1`hvH>U+c87>f49t)XK%QYb
zgXG&0V$dD{onfickB9FlhME>oT8k9t?P}-g?ReZG9B78x7s{gF7Z_OHQe;3<8KhWA
zbC6?$Jc&&|8G$T^1n9RT)Od!P-mF43bGn#panjMElw}B&EQdD5fCnW91B+oMEGL0<
zC$7CVVM!Zo9)Yam8FHdfmPi{FR=8bF6g*xbto}!@5=TW~_(3S69=n|+bTBt~cm&ro
zs!X3zF{wM=8l)*oFAw7z3P5*ACt_qIIv8|%4KvUTFNeV07|TQevZn|~cN1nGsa;^`
z3$tL!IY3D{bCAcyD)uc=E+|l{KPlHRyO;LrFy<qEM1?8<(9F9ze%#HqDjRDfV#1(`
zY$%hMc%Vb>T@zPOZt$e(S6N<H0l8g+IZXDto%5+eQBIAAEH6B1#(D{b2Mt@NB@}I<
zMhU1;Toj+;oxuXlPvN!0@<QW9jY={o3*`9w#AyRleUgNCwBcYzaiM7k-I0ofVzC@m
zC^c*9;NmP2>dA5ziN*+V772~Qa_Vy<OqNALomtKz*~D8Un=JKl5uPEmQtItCS;D21
zoUI6i&6XqeZJ<UH;Zh$2Y5=rIND)~cwIvLuEAeU$ONEQxm-x7}7wdZm^&&mJuRj!n
zmP5`R#P%#7aHaQRdzM2q^FbHe)ce{pXZete45#T2D|42QxY(Q}KFHx-JE$|7gcQCJ
zZp~6hCWF>2b<JkY(qpq`iE#%Ro_tVe4z;M4MC$C$Mg{&DX=?GOT%R9#+DNu6cPdkh
zYr<_=*5$D+%V@i;#oy+!%I+GnUa6TE<t0#wJ{PoQd2t@A?5?rfvb-dZRd!z?Tb7sQ
zvC8f%AzPN0=dsG}8ZO_Z2Yvb8XfI!7$`ZwUM_y*G!;<BiyioD}F^@H(*ZA!UyLaZX
z%JeJt(!I+nT~^q=JI@!(H55|V{ZpPVF-Wo$cJIk!h21qlOP2SxQVVNsweV-F7J>@9
z_e(8=ELlE~7sD}8y=XfQ>UyCj_@mR1<(hCqmT0gxLzb^3BghYQ`##K&Wrr|BmU!<$
zv%#U9jLq5(3aKZz8?wYC#Qqzyd>&sK1`2(%g2t@^@eM_E<7t7<3H(^#zZ5hF3mhi!
zI)OI|{9NGI3c5}dhz|jh@0ua7S|C)Un0~Rq6$0^NmFbTPTrW`4?~?SpJ`wuA6~qou
z4(FyXD#Yi8N*qH>LNSzdyN?k3RDt+9Xa8verwhDX;FSVz6Nu52`5zSc7lB&^V)}yp
zKNI+sf*yRS6WxP-bPOe3*c+yBd@nK`ABhZ)6DZ|KC&v(7+oV)9wKqhyvPE#z6KOo-
z6HTdj;*oGVQ<+sh(*(~DJYR6sEBhZS`0;|HTsVBG;IjpvBlvFxzf|yg!BLMK?vDch
zB>o!(e^PLi6Z5?(xTIf~^cyHA@;9KrLFqF(3EoFwf1w{Pc%k4(KZnB?B8S5)2jk^}
z&k}s0z$*lz9W&p}n7N|(?h?3GAnKdxsBf10gwj|x&>l&1*?2`D=BgRTR}E=0(_vW*
z|0D1R6`l-J65aF&j1d?w{un{oANgj8pI;2oUKsWgKGY*wC?id8hD8F85r32i(~AY-
z`<?OA#2@9uc!j`#(9sW=j{eGUp1|`3)(Ic#pZ$L)aJfMAW2XN>_|R_{M|)uSXMqoi
z|2n}p3Y2zYJ}Y>$K=d;XzfIs<68;^*|0!^Xz?}+WcL3L$%PV-Cz$Aek#UJAa$#-Q5
z%oaM@9n*6J4iq?4Alf0d3)cw2(SJ#G+I6bH$>Luo_}Ky%2wWuaYJrUcZxe{}WBDjQ
zmWy&@i1C0S+8;x-KZYL&#Q4Mbe<b{m3U{O35#60C5cy;r`DBQ3f#FDjqg8mf<jZ}M
z&?^O^oiIPz3B!v8E)lp?!b`r~tAu`^!1V(ECJ_CK<)D5UqJ9~EDp2y_@hRMcenb8q
z)E~p%0{aUr5Qu)k{*r#rZxpVf-?M7{t<b=R9L#s|c!2$egu!{H;C2^%qlT|ru_wIo
zJwu$10|+pK5ONkzERE#{`TzntpFu<E(x^r=h78e*7=9@58-WdCFA=>r%-$qMKjwd2
zAbKO?ukIlnYLWTSTN$GE815>bm&N}d0>4&Jj~0klO5t^sCPVZ#hQ|uTXtrDVFNr@|
z6Z3s3;i3el2(;uMA^13fQv}WsSSRpW1?la~_9mU>=b+<gD)kmeOW?OTS}nJlWHqYq
z(ca|BgV4?-dU}LIFAVPY#G~sE>J1gahf&AQ7ln4xmIDdAXcu(ILxe-U+2#4p0bg1K
zSHyt?vB*PMPjyL{6T{^t{t>w4M=aJe-lFz+6ERA+<v@bO2QYB_js!Uz-s*OFX-6X}
zjEE7=k>AXYGEO-eF9ZQ!9G2^TE}rm35aF%@1!Zfw?wjzGfD3(Zw{|99gFlrs@nJ+}
z=f&M|AVK%fL7Skw!|oe^+0vI?g!*_sj6)%g{Pv}^ebffN@4)lsp85K{f@GBLnXi8V
z_|Uf_oFjc~XY!{AF5Wy~&u{K?kk?v!##fHLKJxMP5mg8pl{3Cz*ikuujLTMjLorUl
z#$TkvSCL)b&>MhLc#_u{7dhb0gAj&d+-b`}2tywMpVeM6NEjT+%LBBh?-}5yk*C9L
z18!@7Y>%=KG)f=d0qiKfPQD7zhT<YVjHT>a<HPve7CV!}P#;<;E|Q0L1G`q_4L=k<
z)R%}4eUDvhe7C~K>K}OLSbWX{7=}Lz9|}+MVwp>oAB{t{avA;va4WwtHokHP-w(ho
zc?8LkoynofZe-ieUl^7@RLoMg<@|*%+uan4WoI%A_1<o0^58mu0pGk<Z{+hAW>STb
zGgWJut1!kp;Q3Mu2c%ZC$il%-t+LU=0STvG#t#0}8}Ag9<R{_zVH-}p;Yl0r$MY5&
zPQ75e4X4)rl?}%zNT=s12l@E2q9d$>cxT{Q3R6Q9aC*D4qr?C|k^ydlALqbNB_{ko
z0snooLpgEItXVUwYe&zSQC>T3=8T%j{5zs*W?5}X?aY$d`GfcVaD_eFpv=>9Dk`Vo
z?2oqEp!^xEP8I~MPL@xtE}uTDsxnBJI$+xT5K>lA5ki6nDs3gQU&kmMJ!<5>AEVHQ
z%4$DDq5TYnU&R>;r_-l~G3meR3<YQZ)J6@TTsCV~&E%t}PpPb^fd2a_Gpo;;(rOFU
zG^N&1K6Co4X;qcgQ25vDR&D&y-L$tSDA<Oo-~kF>>7$OHHl?I!=8UP+&MFx<vwC`2
zRq#lGIQAP=Ikjv~Rc+{`fmdBjA74GQVorH&kh|JWEvc!ko;KsGpyvekoXSb4sjQtd
zE9mpF&eR}&-n8;^de=;uGp(w2+KeFmMN<shsN)VUi>s-vfWm#ye;d^K!=ijaKd(Gc
zS$<BCqu+To)8<!(LbP^(f}XuUtDDYxZtbPHAEzg9L1``*e#7f2?$x>}rzp_WsP>`r
zV1$spO6?mzN-Dnq=Mnr#k4ww$>&N>W$ZJqPfGJ1vWV4UY^I-&jvKh(vIzDf}&(Shr
zrEWHwu>5iVSNPU<dv9o-8|dBj8uunr;q6-IiYEAXqw5du#VvZ*$32V_ZLL0XQL`&`
zebEMUee9SbZ(UZeYuq~n0c{xhYDOq*)(`Hw7Cq~6<S3E+S`A$qxP2c(-W>Q)g&dp^
zin9&rZ5iZ+t;0oG=1Q&5(_F%K9{Xfn<6ckc%j~~bva&L6_0DZRBG8-4U?205WtH7v
z?_R}SnwgD!Y`8}cTDx<l8Cvik1M3OaceX}HBx`HvM!%)^q~ZKLzG=7X2=nb!{bb#1
zLjB}RHh5>aV?5CXulW3?+dZ%AXw#kd*lBOvay?Y?;4}6y_ngJ~b2}35jyd&o!j!KQ
z8~d2)b<gos-_X-H(=35bYZN4Q&0cT1EBcvc>P3O`l#H>DL18vZahg>FZY95veC4xf
zv00URHu+d_A=DfzRJ8Aue%}@Ad0YFyaw#-io6<~AGBTu_H>Rb$1si(jyOG%RWu&Ye
z?OWiUA3v#BpRrfmx9fYw-m-V>cN%*o{j<Gezunvm=@_V3Z&6$Ki|Z{;oH?huymGR0
zNQSv4S`Z0;7b*q9uk>9g5MpYNf3QKlssZX%$sM6k<@Q6F%$=5f1glql;OYiVD|bq4
zj5{jErNism1w(R_-#aeY;0p7*VZjgy_m2p_WkJ8!BV^vb;BdrT5^r`zXM(PtX?EzN
z;&?cMcN6ngB{P?#<l%_eHZ2$eDOFGtgDgo?>#{;7zDnf{xlejq&g%FX-;g>@F<DNT
z_u>x;dtGaKqwYzu&Fkq;h&iuidJ0W<(GUMa#hzD_&IY|60%?rhaMyC34Q0`!(OE%b
zS1Wb4enrG3(X&XK>n1&!CfG>gUD0IhYL)KC+ybAixE@o^ut~u~t3C_Qbu>$GKOXXF
z`hb*(^y~3}8Fb}Mgry+7Vi9PT<8``ygo~uT3rGVsO<WdQ(nbZPy#q3&DQ}Xt9SEc;
zf>W9?06rvb2CfS%X{T7y44RK1Y3vPY2E|I!m=GbY4n8F9c3clx(#{S_qq%;P#@;0D
z0w5%f2@%p>fDcJ)!S$IXZDCN_^B|Kn_9ki10U>Eja7r_&)*($l6xZP-<bF$%N%Oam
zq`V-BGy+JHB1A}<B9f45{h@G4Wg>~aNKz>XB#8-OlHjp-nk$(cf^Yg0BmDC(abN1X
z%)H#VMmJjaWRZ(!is@U6f@30#r<0I$n$w~)(UY|ico<q%SvF-Fe;DKx4amvQ)7;P}
zudO_{{|R}TCpPMYXgy9()RSCkdMCZJnPGM@4y8WUX<At|he|YH)YfbGj1GFT)%gq<
z;i6bDvg%M1S%`W7#FSMl#<@Id|1`~%**iG}rxh*M7om@0*xWfu5rcR5PGBb5Sj5UG
zw81D`3{yt&PH}yd)05}tAb3(xq?#gB>MY!S#<LgQ(aR~e8Mv-sBHf{gLPToJD)n@4
zQCVt1bmYl*bag_w$16_qfm35Z_$G4h=iwxZ7FrA{IUG>+pm0(Pd_D^&eS7f!=%Ja>
z9gh8++BZf5&c4%(6`sC_!vC8D`+iP0HRkW=_Mapi*rpk`cv7e*Z%LYtQP@}|7${nT
zWA`Q|OC1!O`I#89LPL0BjIN`D#1Y6(K)Xki#%_)=pt%9ir_dQpZx63OCLy&bbz-M~
zj>9NrSTqFiB&5DSF7<<P3F7CEus7q|g}oV9PmX8TmSy52Y|e~HAX_v^4*N3b?hXoN
zO)Sn(*`Twr#fE1vTA`0>FDS?gP1I-6ABav(lVPpE-wMPOJkxIy_<Mnm2}ECK{}%<m
zEbyNKKUdJeXheKQf<O#+jCU1yn82e1Vv&yh&lGr$z?lLU3%pt&x+U}9DG*crjIR^;
zsz7X0V)_>XzfllB5SVU836yl1Jp?~oV4=Vh1Qsi(T`%xS)ClrPi@vmNN_$)I&jkNU
z;ksAhI?9Fkb(9D3>xh@}T)_tlj(FK00~`Aze%^?Ja$<;bVtTpYRRR|Z#0bWGzZ2Lb
z5aq^nlpBY?SMWy!J}dC=0+BD~$M*_Dlpn(#5`L$`Ng<5r!R?bh1@9+th(P3r`HofL
z@xxW&Cks4FAlfDKohK0OlJRQ=-XP&6U&gIMzhB@+flmoUJLT{#0^bw(FM*N|6ZJ!U
zCI%vgs3(Sf1)`o9A1ZK+KuN!Oy28nl0$U=vMQzihqrtg-bf-5bIkN({HO^l(?1dY;
zG3~x|?(zzI0a`pr@`2yw#e>Q{l8MI!J}(f3$(j37AUX%_VWjms+5;CHl$>;HkU~zV
zlhUUP=Q>#m5rapvk4r&IB-k6DI0O&Hz({bc_@9K)o$#sRf42BvBL3Hi|IOl$#=_w-
zsImN~#UG8H<-ei)$$Sj?>qrmD*Rz$sj&x9X{dn<5<+Fc4{Hw(OGVxy`{t~}##g8P1
zxj|uA2+{F~0W0Xh*Jg7sr3gh~(V*F(Or7RlsO<H##orFnfl%DyNSn?)%))FC<znZH
zS`ECX&EI;=ckrS87$ugc4IUBB=R<u{nMXKuK8_ddhg=NWL0Au=Hbw44T(*3~;iFZ3
zI*})wO97|3m$(ejsl1$SCJ1(UNS{&cWCHHUZ~Q_8+uRDDBfp8`P|g*t@LdR+E#Bm{
zz%hVExT`>k4pEaaxCM91bP&215QCJRF9rRNzl^Ee(7xFbpJR7b%2A-<i#Nh;0L7NR
zlzO0O`w`BO-_)+)_&$OwV)s%S>O=3;3g0%+Z29dp80B{}Xq1mQT;wPpALFv6FJmk4
zUbvhNFE_iqj30ngc#_u<7dhb0-AkF&j;PHz9KG!A@-nl4Q@bL0)E3E+ygWc#`d~q_
zO}m#euK-^mE|TZRMUK+zD3{D<K%@AGFA5hqikIrsR(_e=6`lEFi3yJQs2|z+s5~us
z_*i8}eE2A_^L3&4T5u7hbdmGs4$RAIb$8I9tgJlVFr@AUgFt{AQZPh4WVK~?P}&YR
z#nQezsIo@OsjjS&9U8OdOqo$OooH&uMp<>)jI+X7f+WQ;y{vrNjHxs2LTLMj!ZA}|
zZT$$+Fu_nuMIYgUE!(B>ZlK?QLumWDJ4g>mEYzy-mRAn1J8GpjSvVl!t1KM;$#|yG
zlO6CRJUlKay)LPDJZHnHS5a?b2Y>1n9|}tR)cR@EU<Vwd4t??malE0zth00m9(+U6
zPyigC$jVV-fR9p`N*wUu8%F%`6M)K3uL6ERb_=m}+yi8a<)GU$RMqx9Lu3tdZ`XtS
zPt7{1a{8>vN1rlu^oSt`Y|ju?S^J)$R(E7f=DiG#Efd|c`j5#f8a{baO=We><l4Z@
z>18#wGbdw{#MzbQ*mzTP!o)EXO9m@AdDO)5AuqIm+?*WxhlS;;ITe+Ye-2p?M~8m?
z+%iK+JTXv1>Fn0Fy)2yn$@XJNCv%bQRd6acD*@g5U^m{x^J;1<r(*|8by@X!8r2Jk
z6;;^LG8ff=eT!NF#x|pU&(MDF8R8*a8D06Iea}#s(G~2@<==h#W^`o_E28^pSl+bn
z8R|xRhOoIubMcO$4<dF9Rn44nRu<hb4<2vr0>YM|%<R7Lvj^s5%h2C-^LN-X6d&9p
z^cUVEM9c+);Qy>1*NvD91_HU%FqaZ@Ya58}xd??8=UoD;78fkhdeym(3Utj{sW#MT
z#%SIc^moIy9VjPraA-?V>N6vkG@Gd##vW5Rwgo>iO9%8^>Ha2As^#;BA_?8?2lurt
zdbh_tN!RO{{qc#DU~MVl@J8y!F+&QA8}w2=aPwY=>?0vtRLDUIYAcU@`;&$=hs8)K
zPPbCrpmix+qHVr7%WO0X_2!<qd$k<RZ7+w+?9lceTUiXrJhGLtaEavMU8Zk-;~sO}
zXOC+a?%cVPKK|Ug=E^d(;6Fb0uuw!kaC^7W=SFPwd4M+h{5VxVRc-Y7F0|2SLW0`p
z<G;gn2VS4reC>(6(Z{Iy*nPoOISO|hzrEaj!3FjI$KIC!R#ja6-{oz2*<LmhAi=N-
zs2KL(Mp#^M2i&S?UVz|>LO=+J%I0pBDsgL~ptvu!O5JMJT5zjt8?{)MR&lp}+S>a4
zt=h%^?{{YI%e?ynBtR^m%_R5DoHOUnotZl`_ul!PnRCe1jP<A=3|G{w!`x_aS!mHk
zKZK&siB;pGVYe^Te6r46-!SL;Pbt6P6R7GaiL>0<{lgj28E!$(Urn~FHkK)so!5rC
zfzeReaopbxEqW^>x-4La%6l%IY_G5>62heYW<?&}y2#%|gt|eSP2~k=D|x{km@1#K
z4{f7njPWeAI`rPrPQ@4*c$8wyKW)w~YxPU}Y$~5_7-J~KTt}sta;T65bD&5P+<j1`
zD8;<zV!vc)!?@Qh8Le4wyQ38Ax+TMQQBrSutQ(gM>!(=1ccI+E6YpI@^^_C4yM3u`
zlQl}~vE1h+{EEcS&V^!5K>;>ku=y49tR9U!LqBDEMq_)n>TdEY`YHAcsk8R@9DvqH
zs(#9Bt)H^CRX?Rt>!;kH^iv*0f=8SBDL0CKiuM1%UzXHQxmom6tp67k-IQBebyIGW
zZFFx}x+#5d&cpZwwW|@h4*sDyrtupUGu-xW{5rMIR8icw!zMZ>Q4=Hz)AFL3@i6?S
zy{Ho;YMqW+0e__zwLqet*HKmQkMyE00RcA<1K78&<t)j`&&IcO*bX~kHxh_I1uqhg
zL?RiHXe2Y772#xLIZsf|o}HoyF|J^-vu<m;5HcT!&ujT8#%I3Fe<3^k!Y80m^quHJ
zpz(?>1RJqE6XA04@p0aUUPMH}_?RC^X<Vuf5XldHMwSX(3y*Rs8{$zEf>V-$N<~6R
zGSYME8Y$`(<%p|N=T;%eSp@aFLS<_O$R_gS_hH3k)A*e*`HSuOjug+b2b0NPv^mj&
zI26IzWO`0DMk{pW6@kfD$QzfAk(Ss7Uz%YX{1rHFWgGk|@Q-YR|BN0{>>V-A`ZV6Q
zXGFo|G$*B>pE0{`UbVb(VPzHu5%;=auiX)0edOdUw%qH38EDSLo^pKJ4Y>C{PEy~2
zf$dXj$W2pf$lO+?hV0EKHTYE+@Fv)XQUhxO{hBB>H-Hp?@Hfi057Rz+ihx%M?W5rd
zeXjN|)IP>U;bRI={9kDQm&!NMd;v25r~$}#kTqWab4~xRqB*rk6qsl}<2k`E^lsYU
zQ}g%Hbd{zjDO8w!ndq>6yynl;^l92(sQJq^y;A$DH2)e+-=_VaX#NA5eq8%cD?Wi9
zZWhEHngw758qNG#Ni-VzzG-MQr@55FZ4f-yx93PoKlfx%C7q8(OQXO|ltQ48;^Q$U
zXmc~bP8JS15;;HrDSgus&&I%qgp>|FO(6RocxXhy@1sy$u74Jk7&lYUVcax{kL&ow
zI(~_czf#BJCJD-Xua3tPU(QD(mh)fL@t^4UKdX2f*JZptM8$I+SWxJL^!dnIiW`wa
zwGw!%+Gf;vo<3KestCt$@X3m)ZO^%gqZ(0~^P|S+;I#Ij#^{XgLXF?Uw+~-*{BB<`
zSZ3{_<3Wz}D8ol56gk{~y3Er-V&F(R?-@n3%SbN^*HupxE$PWIFQ(i_pjlsjHx~?3
z?(ZN`H))RD&XCJF1LU!3QkLZ_Z*B|Z*p2-TgNT`49tHzEFVh_c856b3`wTS8;o!)@
zL5G3Qj~eIw3%m*(lw-f4qnr;l&ff#PDU9^F4WNzk<|DuMO+FctzVa6K0q=!2<j6D9
zD@4DtP}gbh4RG*;^;{9OSnN0`mLpqpSq}71Gri*dLGP;LP462JMta3;Q#_yP$y=(T
z{itzq1NeAz^E*FkT)YYr-u)ozN{94q*1b{Q;<cbLMx{Ald5f9ffjF4IEuh9FeGt#<
zQ7(*wj@KOv-zaa%UWzYrSrme!9Q%<eHy*T?UM7X$C^rMXDaSIb#lh<$UK~;5VI4t@
z#|*1bFmk(4<6fT!d6_QMI297!nNZ{7aDQ}b7u2|3+68`G)k+o`G)JxTJQ_Y*(S;rj
zdA7DDkA_eBT8~CN-UuwbS}6ybPs4`{n!VvEgJv&!#h}>>-Z5yl_Ad+?qYURhltcP>
zBFX3=4A4D5@8ZR?>w{)*7st$i=BOx6(+B%#J~?m=`(?y;3QA0aO&tV@zu#L*jNTq}
zcud8J5uJt(<5qQn!(HI;_hLhd<N03T9EI@{TQb{l9QWEi(_<pq?LTXWPu{l=gs-cg
zF>OXCY$(BzTVcch>cWOovEf}iaqf`S-cj`-?|s^GQ=s9J;H}tBqVD8+>_svo!DV|P
ze${@O1`#Xxm|v`4bKi(cz`S?c*#-Ru6`VF2;kRt}d^f)+xuwL*zAYsl_irh&#=oV+
znb=a|f_7{vVck2<+f>3{pMy;$=9TYyK?gRKNI$>*+e)OL+un^O($Cx^TQZ#2WQ8xt
zeXwOZwwCCX7*u{iySA1{Pp!OkCN`HCi_Ila7wz0!qK#DAxxGaCneoz_vBAWzwy?p(
zRPUu*;m&vPql^;?Tiamb72wW)BJO<7$@WnScm8)P?rd%_v1ie=^Vj~5;LcHODX}QD
z{Gtm_{}nmGXzf>uRubv-aVKD#iA6AV-sUzFMX#UIN2PPz3DIn9Xd#krJ-3-CdcE};
zDhAt3)N`AOqSw8v;jD$;S$dm^VI9~_VX{5HL(+G5Y~P5FJ0|{M$M%i*XUD`J?BF&N
zFUZ&ZquU6kZ~IfcooG6TY6YhMs~x*c+|>3i6MsnCzhO;smx<Q`#LUedC~ipZB=Nhn
zxLcBOEoo`qx7l4L?oN|^S!C-|cA2<4?P@Q}E)(@ByG*p5R_iVk+hrYiD>_x%@!Ygu
z=1`@b+GIjm22O4$0=vLB+o9w#cZk|AYYhJuh2e7|z}sWuR$FWV{}QZ}Jtl5bdrWYi
zp>>amJJcQ%Wa>R8?o>EFQ&f9Q{8ZuiC19-Q)IT5uj;=N!1$!lD4em!k_Lz8_a|Ty{
z)8a*waXA<pJqBkz-r&#2IGEbI@Htiw!!h1VP4<|O)Hp+d)KoN6+XMosDTY5a*)xKv
z&Bt+$mzwM`!PJ~R!Dea_O~w!qOidVRsVzecQ@b0-V_s^q$AqM|6l|s@(M%0BBB==@
zEwvXA%hXu%ue{V`j|oZbd9az9L^HMLKrnB@@TVsGMj$nN6pjP<26jJxn37wB08&y>
zWN@koDJe!;N^!(8B|t#7XjrtSRIO8zD5gX}o+$|<B_%|3Otqp+&X6Db<rLKl=cBFZ
zRj`DdkjkTviLre8C_m@8zQa8xVAxXjm|$hUj4<ojbjBVNFPnS`V;70Z2;j9B=cXt@
zFxuE-B1`Wvf%2sc6@u{EhpRm%4);gOd>s-#S}vx3n7?64Jz^MwQ-sT3yqhb}Tc~m=
zn0G7Y-3YQNs^5>*>1dNMRtLvlj08Mg285T%^qd+Z)EORc7y{!{S@Xd<CzZvEK9<Uo
zZjj3Qa;N<e%0>Ra_HQxqb?O!qU#Dy_5n)^Yia&o(*<#}Llr1J+M|{^76Op}g_s$)Y
z`^n+ClVtadHnx~}27?tp171)*aUM~wn5zAH?W64pAGn_Q=V~7VqR=;J|55F)*Zzyz
ze@XlQqy4`q-@&7e=Q}yt2ktC1X3WJOqy2rgf1LKwog}_a`*XApWI*_rX#ZC2->Lnd
zYyT1LV~`ekG#K$e*Z%)1pO%-%cL6Dhuk+>h)im%j;qRyYL$t5!(YjL6+<iv$7~a&%
z9B*s-&zk<5qHPS;qKtxip}dXy5E|DNdJjzx)ikav@#8g(>x&W#>PdXmlblzh=~J|S
zmi8~w{*ScZtbNp*oR4~w^Y790L)w2<`>$#r<r4Xiw2%4|`YV0@zZC7DeB@KbN&J4=
zAEf<}+DCaL{s48pqs!$SrTMkmN4pfc)3uLwDfBAsqyCwHN0-aFQS<N9KH90s0|62r
z?Nt1?wEv#=Kh?f2hl~3|IX74PxKBb4)IRQ$(4(|}p!RkC-5)5LyPu1`%37`5bF;di
z&|5+3bnbNg+>xrR3UER>)MlGIOuXy~!1rYESnPbA9@$|6ZG~-;%BkXGY!Ux`?W3&=
zje8?HJ53m>DUY1W`F=jy8v7XI#YdfYXorbIwQkNacoD*VgQ0Sz!!uj!?w}8dZqVgA
z9``_Wd~VnAPwM#J=y<dZiGNqc+xaS<I-atF#O^AdD4*;wf$NIyPh7{(*YS&VJgzJ8
zXbW=wT{?c9zCN;?;zp!Utpvs@Q?~~Q_>SLU0(F<>(DsuPO9%!q#<<iY@VkCsFpt`W
zQP1tt6?zW+_ayHu!^bnhOfNbR<Zed17o4Q!(0=GL@oY<ZL1f#aI|7H1zwG{?1B}ql
z3s-|S<uG=MPKPJw`Ez}8V^EG`y-35ySZ=15i?NF~;M1J1ym@id^Yk<+%UTYek-x&n
zK_AwJ+)D5=TKTebL<}_R1J7e|5&W*fVanlI)E-@-BG%^=9DcU}3?qL<H-JQ$)10ro
z#jK}q(xlRNm_Qq7*A5dCQGaWZ9?P4p(`9)-!C~aD^nK6+biC;?FGjtTactrFOs^Xb
zI?#Syp|X7NF;@7UUstGX2qe7wQKF@pUIoHN{;(jaUAjVL7-y|29L%450m5f~-@sv(
z<2BH{9_6SVLC5Qkg>TAzuJ|ICMIkuK@xGgKUxD`0%cKw-<z~P)<a)8Jn{e>D%oiPX
zg+^4Cx4NMtM-3e@YS@U%&FnBi>|IH>XNQSiH{->wRadAN>b1-M%+6(hh9kdj?V>Bx
zz#B&As#bzGS>-@;)VkQC;j<Ot%~m<Yv$b94(eO!Q^idA+>=i#VX!g{{44S>+d4p!F
zf8C(jy8p+ZIjVeZ(0Bsz4PQB2uRCbG2`k5of$pa$Jo^>RQBRzv+1pVc?s(AKrVDfc
zcK5I4e*LKyX6owZSI@3#XsDY}TRm&|uujkj8al??vSjl{W_EyCnUSrwV$ux9R9DM}
zs@1a=ESxUeQTs~0eQG}k4Bd9MpZ4CBF6Eyt<)80`@=u%(dgpj3{ruli{z>no{}FpK
zzCkOg0`#ua*8V7#GTZXsXi{eR_RM^z-)vbxm|pqYp$N3FUTgkndotk^)u2Q0c50s(
zdcvlENa%UnuM>n94tuv4UPJ8N?D~asrZ&`YBQU40mHn7)&jZ;|3o0PgsT1bb&YH#8
zh|r6Ybe5IFO(n!i%}sW8_r8OL7P~XAh}KX}>pl_>D6OF!PDz<nQCGj9p{8EFJ6P}8
z?mfE%%dH2#T6bk)!W9`;1TS(|7w(QN-QPL*%1C&1?#)*gL{?v!vntk@d3p4T+@{P#
zsLWcG*%V9sI<aDv-4tBq;Bd>WRaR5ZK%BR!sVQew_{V`Y&T2O?a8;<uPK296TFu6`
zDrEDCP*Wgbt;$DS)haiUKpFvr@|xWyN8+{Is%)$WlkF;+L*zHxi61s*#mf_SG=`e<
zg=6s-*UnNBFyNXkDTJHcW(hT`6hn!Rag{v1g$2yK>htWx`c-ax7Nor^SIYUJrYx0b
zoo*O8T;Y|%J3D?`lU)%*Ex0<DDh<l6Pm}#<L~LZNDFFFEQyAM?gj=kS>aP!6<y`4v
zdy9g`Kyz+Yq-AkaAiRF#fF>sqKs`ICp&-_c^p-p&YtI@awBiPu@IkuDPE;zXW?izf
zu}y9~(BvY{Z3;xHS`Jz5BIKanaRyQy)D$pNT@_NPHY;ur>B&{R^y2+-ZWYdTDk74v
z{hI^UK$Sw1+#SsOsWWs6sGA7#wOHpiS?8l8@!AoQCKq+!zVzUgF0Q2RvE;njjpsB+
z<B_H)avp68;y2h7fo!D3`tVoR=3bN0Txk8UWOAgbWv~8jRj?&9krVHhI6Qt#;?nrl
ziQmLu9U2=J!}cCuL{_v6N@T~25{Jc)PW&i-RpQ0?M#hP}pVv;gUR5t`EO)C)T7rqp
zctKf4Sw1*luPaL03UU*UrT)>^FZ4c$lr_tH_<1ndwl;RR$p|jan>`3$Le!@PL;Q`e
zKzr*37eBwBWq)8(hb!p5lGNeK8}+Jd@Auc}GnN|)o)KE!^9I*_W!|AbuE^M<rXpj{
zXta-OkG#jVFL`K4Jmil0X=v$1>&AXP_J|?z@n2s0?c81Vo!sw~J?~%K?b2_T)$V!!
zrPjWa2j*S+?UF~k^}Y6>^7@c7@n97m67N&A@2%0ed*gEKE|L-L?!IN6Fv1P~$SFK`
za^s!vG*4P-{a|=BFMo;KaKc%I=T7+FJKvc%f7y&azappjl)`goKToOVH5JpMr{ym>
zao}mE?OA=o@G*BrA71WmT2?jAy~!T?O}_$|DB8t!_P*nocZye3g!vaeE82bkFWkk4
zz2$L86`#@`Dq6Sy7tz3of4ITDk1AdfUAF%h8PUs@?}jfstm)%y#lmgWeWEV1)?!M3
z*eG*3<`ApC%G53(@8Y^i(>Pyad3j+`FyFPyuxUq#J9fB7^)7~U?UG>Fwf8PA-mA2<
zxOA_I(){9zy+(q{-)m&{*!)ub6vs+&!i~#$H+DrCgW;_5@%vTw%LcchFQ}g5_Z%J*
zDhg`w`2F@R0=4U&#RE!lp-s!Wqt?q}u2a@O7|bdvD(VgH;$B7=>PJa_+u;&7SO%fq
z!K50JbBBI*JMC5o-(q#{*k`vpo}ErRQATp^@;?!AyDa;RP>C^D=Z=p+3G>W>199dv
zIL2u8q_e~VP7654=^aLv2#1por<)s$EEW4VdxL#-hJL==%L_4&AoCQz(!2=^p{cOK
zF61mDlXyF$X2uN5KHDyUMu>d~IDgBSRgXPBvFph>b^#{m$h1op6S+Re?pdyxwHYVR
zSU7*aNcKg(Me_F<P*=tlp%C0{PsMYxGv+OZ)VWG83YT@3frG@(wR`A{I6ujlcPbg>
zy;aVfZ!+dBBBMViSaFV<o6-6nW1pu~u~1xhVs!fKQzu{pE&F_>inVt}L(M$R=z%F|
zn^KEaW^vJrlErfG$~YDI`k_+KLOI=cGfsuX5A9-I@IX<<B1l}Eln5M>u?P|uw@TDS
z7Y!$)CrV-;5?wTc#4fsykoAsimcp`Y=Z;U&=owcq%eAlDnpTg@-C`Pv^QD}^%A=2W
z!2IugmlU_ka+iLLt0RCJsWw!51}aSyv>Qe@9>=U24$+fAdeNAXPjQHzVnkP^L=v3A
zMoxm!IQJ^$ANahG=`bq~uG@GQU=bbNx(h2<cgY!Y9q%+`!?_rzH1QP7Cpt}13V8m+
z=i!uF)wV9TBKWeTfM2_hEcb?IIRP^H>l}bI*D=il(h{nG3{21fDum}PXvFnk&e~}_
zRD6p-Ba+6i4V@#1!n5qRgo$5Vf=s#6d@>#UI+rTurD<0@9ul|e3?blcrF$=u?4#Mt
zzOObZxL)1U^$5O;Lw;?X#vFm-S?brWRJBkE@^E3|*Pf-AvyeFyMg2PcL<0++|APBK
z;uz#-E$R&c**p!pTG&I4lA6zC=&Eo~_+~@+C?#xvtoaB~1Cg3!R76AtDR~6^*G9hO
z8mpO{=YXo>8nT#QWyfv29r4T%+6wt>GQMg<??fY)){3_7+=-jY>)#1Mj5BD&@O<YG
z5|d0z>df?`%mRO%*Hn9a&3}%y0ut|fwZfb8ArAS)4N#TEJK@XSNf1FRCN|0YiyonV
zaVMR|gOCl}QQs-3Ik}M3G%xgTp2J_c5ZP^9Xc0u#Bh9$@{xmND_bbFs6F()k&AoE6
zVUK56rW>g&0e%Of$Rh&EA`th`;q%V3{?ks2K$!(FE|i%IG$Cyl9k-w5Mly5v!)JGJ
zYu14L+u>lS-uwnRqWAC;YS}^AH){VH?Z1dq$=}qfM<MjzH2tNDrztJ!RoD?t_tf+*
zn#O}#;)iScKuzP3C^|kr(DaF#uGjQ@O`ogj3pL%O>D8J>yOH$QY5FluKd$K(P5(~Q
z?`Zl1P3!X5x;)ekV|vsL6CECuL+A?aqbCY~e@#!)G`gk8VT6<TlQn&+rWb1(ZCK)e
zsA(WYLZja0{M(ezJ;$lb!@eQ9I_R~G2PVv4IOnJMxu>nyKZzF271_GSxA#s;p9*OW
zAPg1Xk)969DS9;5X+4~CbbCWiJUtu9^>n3|Vx6M(Q7+c><(kI*7rmMr@k)YwMm=|-
zAJ+7fntnmczpCj!==e`Gjr-5@*^WgI1~no2Gu<>@s^c+&N<7+u$dA`FMk=8(vP%3k
zO|RAT?K(ZQPl<m}$3LxU<WJ83QqvgBczx=uQQkp*81Lx(I66O0rH-%C^2mqCW1toJ
zlQca`(<?N6fud1ksSfSBO~;2TK*OYiT)QpERN*Y18`Edg=X<1)p7So!<NK7~VH`<L
zI3O4piPNh5LZJKMU>>y#FGOH~M;Sg5O;he#)agtk-V6HlKQg|>X&8gj9QwVahx<gA
zc@FZ2Hj#9W4jlpCxNZ*GrTWCw@o0DAs_|>eJp-CZuHVfC!<56gZC~OS0_`hrEDpI7
z+K}^=H}4VD3r7~eTMmYC-NFQDzD4`pN-*$w;JLzIAjJF5`oNefE`r}RI83=`K@Y@1
zIkb0il=JNcRQOl$rl{zY-wmLQ{1r_=HRG9)=Fs0vx$e(_ej`mPO+Tf_%{c8L$T5H3
zePRAS!C_pt6#d^CjKlA~0mCS7Df*#k3NXDQEsXU1dOM|;A`X4t@BDf@rFTNYt7i}0
zXL=RjoB6}|*q%Lp$_gP@f`j=B<Dg@DW8oX+DBE4}MGj+?ILfizn{pgqy!_!!MjYj4
zAY{r-1TPLAuZwtb)W;b;R4LfV@7DBjMvbT(uEg7;k5f1mNJpzaPC4qUOCM+F(#K&d
z(XCkYan6u-fge}3k`)HcQRXs_hR;@nw+7`P&(?O6N5dz5t4AZAEgw&5<v`~n^n^jP
zH?$ZupJ;CxG<(6P2F=!vr@C@T52FXSe@xPNg0yN5BEARc<OsrxgWiijILbkHn*L2)
zeO*H*Dd7zJ&suGnQ#)tI?D-?obZ@*8Z<hkj(D4&HRRPD#WY-ovr%vzE!ueik;b5O@
zJmF8WyR>kE*E%!iET~&hT{mL}zU7A`wBeQ~!~C+>Tkxxm1U8KEf9$u840<=7!@4wa
zwBFH^c#vB5?VYTNW88pFQ^#q*7ovTEUkArsG`DUhCIo|j^envawPJJ(FF*F^RIQxc
zCrqszp$x4Yp-ruvSW+wJcG1d-RZp!uv$nx{(a!tAF6$%FqNMYpDCxu&AQl?|{o0A;
z=NHFXRdya$Dm$_CMr)|-{KZq*saSWm6<8B!3a;oKzcKz^NyIu^DP+WJv9}CAVrbLE
zmL*$I&+)!!pj&{cAO74<k*(+>40EvN%dr|~+1;p&5O#kg$_T+wsQR+rkN24!DjXE!
zHZp~$hw7&6lM!9q^U=w6Y-4YzH^BDC7o~Y_4o<V(zmx_uivAv45{mRZI3v1r>KI%a
zbIAC8yi+jw4sG_8Uf;>LItAjZK>~)#W-gr3P`#jmO4%59oQJ--?4#fm1K=N-6LkCM
z=jR6;nE8Nt4phRjzOeKW%tqLDm*t`^F@$5p>SWM-2XwP?+#Jtkx_sq6cXJhG*~3F+
zUIXJf<zc|*Bl`3~@EIJH5d$n9nT5{<dvsv(nwS-y=k+Ul6gI<GUk&l_Jg;}zqm$gF
zVGl>I%;on6zb~!{Plty3sqAf*Jx0<!2JD~X`$TqoW((&RbdM;09^=n*{CO1zTt~2A
z&aHW_d|biO^W5{DOYLz5OAaeo3O;&UfQ=cS>@p>bAV*VnI{6$y?d5%Us4qX2Fa%n?
z0Q9o>y>OHxocx3WO^3bwjuemcC9-7$r%lRnq`Djh@A50LJT(SXOif1eI;oMYX=PPI
zW@FML%hlx}CT`RJg(nZcOy9$|(E<$bk%RgVwn2a3WK~ZDH5_-}`XH-%0>XRmgYd^$
z)rTW|z=3E8vj9r?3`t;?$j9Mw>of=rQ%cdGH53(`V<Ks}Z6ImEZ9~$sJtQrbhNNX|
z#vVl|&D=y)ah{!z>c~usnG`G6(^u#Qf}p*ryUE+ir#*Cb8_tqT_qksCzsFPqyVWPC
z0{VYeG)GX<Hmim{nl0t*A(|eh>G7IAK+}HY3^#>{k-b3si?xp~ElARB8cF(z#(eHk
z=~=tUlM5NL&%@9Cn;jMrNrz&$wfsA!zj!j}qu&v%glT4})Tg!ovi31CBYfNhS@wMs
z`Zy|yrI4HF=l@pUEX2#r%hjdDAT5=MVVy8bnqzNi%dtzz;He`a*KYWvLZ6$b&*iAZ
z$tEK`2jxuLo`&Ka;(2ZD0t0XwAj>q@4;(`-d@5+jra2#+5N^cxTOv)$vV3qt#@9&x
zt~TT*fye8jp6N1g!B06u+VLLI9f8BhU*=Pw`84pH7p?}wlzSGmH*M|7(w~dNlxqQf
zB_n*!SKh3di2tWghNQ2&*>NO)UK?`D!85L#^FHW9+K^ib9w#KV%iR+J-gnkVj%G&S
zufbu;jRoyZ*L&@gaz6MZm+BT%aQNK@FpT`=-U0eKzYu6&d1DxCESAOZUI4>LFOS##
z)-MG54ID-}^7+Q|3=Woe3ouIo-vU@Se)kO+MtTK@fo450J@j31p#3mQ!O@7}`-0E;
zVU~i^AmH5();Ar~tAKBmx8Q8h$1~FBeB~{`!-HmGB!BGNbj+_$u8?uw{q@>4ugm*x
zl(%p<eLl;J(N`Sh*pE!P;h??rGL@K=V}?(TZIt<8di3ccQQ$FSI$}#<)QB-1!DCJg
z@-khv6n0))3T!62x&K$<G5q3Z`8ywvIc@03PFNJZQ{XXe!!aoEcEK^jhE3>vI7aSD
z*P`eyIHn7ZnYQhFDNm}OF?-?6+K!n~*!<F^4o#CP)MdupIrHjf*UnGkF53;qsPS4E
zN9clMQf(vL_gzeisT;6E;TXM4IvBu1{{a3pb_9+&YWv_AZ;kZBc6Ld>!7&sMXv@zX
z_hPr8cpI^r_Z3!?KGUO-8C=5xGSe)Jsnd~}asL5iCYD5I=6t`98P#0>Pa`wi*W=3Z
z8tu6)Av0{09Y<!4N<(Hc^KrE&aHJqJNv?s+Wb#9wl5HR}ocHKLX1b7>1!*gM1+3h@
zE@8QxlG!F?=G-o1rgd`vzX6%yu&5p8(z}ouuQHPUe-fFQn#@IOz>m!IZznQy3X*6K
zGP4SkwTaftB}2ZM`;4#f9{clTY-?Z=f}Gm&kePcBF2~_H&IHqOMp;h*lFa-qe(-Lb
zbY8d`98>NU(B2GoQW$}`J~_^Sw+ET2hg^G*8Ps39keNRtJ<fXjogbOu6rhI$YzdiR
zeR?zPTS8`PAlDvb=03=^2boz4x%YASogbOub=!l?#3A<#4&MJQAu|IJzb6jA`vwdH
zfhZs%L_~q<Z3&rS`)Lm{a~9;h`@#CAL;7jR%q8F-FR`gVKE$Qq14LKiVEziUDD&%+
zD=Y)gyT4w$=5_tZ42Nm2yjwzM*iXIm_!>aR^f={i)L$VHD=$6zbVO!`4jZkOzQ}Jo
zR?3W2;_X@~b95Invv7KS&73Y|hFS=PXmSrq!^00~@5@S9pxGT-jCgh<C}b#ycy@zN
z4VumU-v&*UR<ElteLRwOqLnhI4Ilb_MP@d$QU)d7K4@mlxbFa(;ce-HX1bu6E@-9;
zn(?+4SCcX_V0S??XDq6jy#R=p+M!pil)3Xefo9|e>`-VXX`b3XjKIuAn+0axwD~qM
zL>9;l@gXuBQWnUN@)Y^8ZEY@TPley<n`NbeF35u{hyg-VMucYgP#`pqIqqddX!Pot
z=l!c^o=;gl^XAqN89aGEwB4IGgUI|R*2;W;5gBQv|F;pD?doXd-YYo#Eg~{#lv_Y#
zp2q2Itd$wkHX^eD(&>l{xqd{3yfzRS&X08=GF^zw<`9|f>Jn`uGVhsdW!^K^$~<hW
zl{vEuk@+t}WcZb=940Kf5E-vBlKy`ZkvS@vi`IZ2kr~iVMCMc^0ogR?TRYOBwK8|7
zrG^<7@N67tO>~*J;isG-?KX$V{2K8d3PVvZ>_=ptN1QivO*zl`5t)|}(H=x*7UbH4
z$V^AE&hsv2_{$Myd9};=5P?HH%J5erY|Mz~vfe!eU`vS1ILLW3>{~))egL`lATmFJ
zTze3ig^+t6hu^&bhEd);UiVwS5NIFrkbfL_&*0$w-x4BIj`;Q<GDkqpLlm}z$Pl?{
z4<fSwa^C%5ebXWRG(_fH@Q;_+)E{4Y3;u}cN*r55WQri;-CwU=^SXXSW)H}D<@KhS
zDaU#++EpQu8!x>~gy|?Z1HLJDnBq(Rm@b_lG9xv_(k?`%a%80jaN2{&l-`$u$n1iK
z)U|h6XYXC6Zf)vsvI7S!SrKy*qBT$G22UI~1{(+AN^zh$SY511dW`>(M<bq%>^hHz
zPx=OrMtmW{KQn0JFpn8DI{^oIagZkt^SUO9tFZBZWYBEnUmG+A7u)Md9uC86io^Lm
z5Dzs5me)Q27w@zk%9L7Fb#-0M{OSc~ENH;e^?v>4U?Yp!wbqaZ*aoQdZ2ire50Gx?
z2&-R%HH6ZOX4O_FYHMcJ&L3m-o9Ri_OrJi#cF})mF^pgRRy27!Iytt-tn#C3=ggb7
z|FL6+S5$T?x+0a|1*~)dE8h!XCC<lmmm$C#AOCo}wjfg@vcgnWx?S6krGP4b>|{_y
zRenbw8Q!a|<+g$)Nkf3<QWtKEYd@k50Zwhh5TL8j7kBpD`jgA~gZ*B3&S`kTuqVdw
zieT5ILM=rp76OGbpcbJ`sHK~?_~ijv{L&2t2DI{|TKv*2xlx%iA4p-rVcruQrklcH
z{;F^o5jJcKQh3w|B=(7&-KXE+Zl{eJ4&pl3y%L~JH~*tKX=V@^u>Pr6#@zq;y0h<(
ztXm0FgOMw&ivnx1_OMzOT;;6FY>Zx>(Z{+n+!XC?owR@H3YdP&Ogx!5_d4rpx7@lX
z@N2gzJkV;{yD7ZNwgz4iTH`|Qw9*H!3H7y3dfCdHFty;#9_#OQ$2YYEiq}tg!d;(r
z!i17l?t~)?)|VXE6hexjdn?CZh}dr@eC2+dRW%`ed*B(@%Cwwv>!jWj&M1DS<k@jY
z-Whn@Exmcgo~1v9NkF^Tq(=Lt=dN+Daw&@|eK6tZ;!jKFjGLJGSs*?kc<;dR=Oe|>
zCVcFEh7^O%?uuwr#)@E52CkRUWZ~Cpa$vm9dFk@i;pWISS=N-2i*~nKdW3Jxy}Sj+
z7FT4Jt|<LsuPHBm9l5b37gu;<MP^^;q$gJ#+BbmkC4EB(zfchw8iCAT*5y3<`GNEJ
z4#}O}4&uurOqs|#B}Qg`<lV!co5<P9#%@pBj&+lbbACL_{;i`7&0V1l&4okRQ)2r(
z8FWjo4W3bWTeLK3ZSF(+vgq+YtjO5q$v(5opNM9UJM`?5P;lbGv0b?d+=5T8e5q!)
zNT~4o^WNR?!X8=Wk4G1}r@+`-xAA{3>Kh3KLwBAOJacK|9$8`vZk9U%aqF#NC&Cb1
zAQ~HU$8nozwk?_slW%9y09@rU?pZYb=J%rur>@F~9_re=eKXmPZye-U8Q5*^+7dTZ
zD7(%5xTNT<P<GEHL0q%vHKDU|24zIg3Z9vJ^kjP(r6cW?Zm~Ncj=OQGe93O>mUi2|
zEOhfLJkwT;s}WG`kGay_%ubrdmUd%ug0WqK-FgOlM}zs<*w9YQ)_rL2J)jsH-SrHH
zN0nw`hdbAO)*XsH?}9~HnZYo&zH@)JWb`13c*^Bwc&!l+E*W-saUP7;ozmUyR+c3)
z_qqF<GKhR?$uMQNZbEmok&;-?0b+N~b<d*3IvTV)ize#Q0|T(po?YU&veBMfq#r0w
zCt0W4t_O;J0DG!-Vx7({@eiaNKkYFo*6Hj6Xq|4aq;<LzwRO6^^Z1EL^}!|DI^90P
z;fL+Drgge~#X8-kU_YF+PB%8jNg#^8XIiJLig6wXY}?J4MFVq|Jua6Is}(r9DMNH%
zb>jyuS(B7yH?Vs5*Q{lp5xQ}^S7_F?%Fx~T+&nOTisK<=lx{*ye~8<!Dw}i@x_OuX
zlbEENP)g-tWXI_x7U?GR?xX2_O@nk3y#hMNC+*SgpI?j%T^jYw(d{qR=q`=UT?k`!
z2S`q);xpdiTq;M<IF9*z@;?mbrTCz?p24hxvkZY(al~=VCu1oBZ+eVe1UB*K&p4Rc
zv+$W3Pm@F*PNwt>SWHQxn9{F7FePF5Q*x1eNs0G&lb5d>ywqGyKQc9mMrvsJDm7uG
zq=tx&?S8nMoFPB<0oe5LyukVH1<r-o|L`o>#T!>p@2n|UGOoaS@~Nj;2HfS%?S}Xr
z?t&OYPB?!b!YyLIAQliom<<ZkMK-LGE#)mh0Iyz%zzOit7SugORI7uXxFbQKu`#-F
zW^0Uu5Ixz5j;BX+R@^&#nlCz{woqiIklDtB_`Hzma7z*EHa>**i2$P|OIn6+0c0^7
zp4%OPL&ablJhoUlA&%hPIONxtip;B_FjEoBj)mUNjL*mMFmi_4VQ=6`WP6U`W$Mys
zx`;I$8}nVtXxUw9k^3OB1qmM{zW>w_>QcuT$&EtzP@NN&>0wnoWC}Qe%HaEHR~aTJ
zNuh8K^5-=2W_qpyffltVTua)yF+`$5juMZ$)?yKkI@fl&u;Kah9k-<B%xfTFYm>?=
zLgN0plYi>4<lk0TPn|mMD9c$B>RArjKF!I4Djey-yOYdYP}4xFaxYMq=0oJ){P|aO
zPR(M=xgk`<QS0x~Id%1xbEBrfvGRO7U!qI;INS>}TkU&^jWdVFNatt5<Qpb`=?#sk
z{U!^|O)-nw*c5Xc&C3;dn__lL+Y~c%Gn-;=)z(~WGkasU&jwxY2-yXc)rbDymMJ<1
zcY%8_I{RrKxR}r<Y9AUuLf32mBJHo#KAuz(f1CF2*ZxD=e_8u@(1_e$wg3N=Po5me
zAARc@?Z1c_c+#8n-je8}LjO(EUn;u8rtvV;$OfPX>+?}wp;2C@Z_n2BJWXTll=yQs
zeYvKu)-=j5@hHEXkMawR@(cZxrtwr4dZVUa*YpRP{*$JG>GFIQo$?O)l+fkc-$VNt
z*0@)uGeP?YYIzJ-!arL3v$VfJ`-`=Ip7tBHkMhWQ*K2>B_J67U$F=_(?c=RO<lolU
z#r+ZbGwoxzBh5wD;-eh&X>w0Y?cIvLO8QP!9$@^W;N0%`Ni(^}cUtYxQrgn@NO_2O
zGFfa*t`%_0T=zl8c1yF}Xl}sG%yS2a++BkKcUU+8=kDvcH#nILZE$i#BrE1-=7P?R
z;OB8COPJXiAf9ldB;c4KTuJ)X1G*efY9H;M_bs^*?N^#c`<6XYuLEq$c<+2a|F_J!
ziWeWRV^ZouU5|)LaU)WwR)SA?x0U36)Ame*_JX)i-W?#zZo*NH0ME_CL5F*owl^x;
zxfsq70pq79!rnXsf-d^4TV=$1!F~uBa^Yd12Y8W&Kh!689J1S1IrdGJ%Xk#Yzhk81
z1t)1a)IVM38ps`>!t$$Iqkjc%)_aHz7;;{?8a$&MSs#JcX&cgMD{!;WUoZ!d?tJCV
zISX<ad(xb*ys>Q5GkcKVVH`8_SHL<x!7l_F<GP8r%O0D&@2rm;9CUc?^zV&YfN><L
zhY+O@9OZm_qZZr%-V{dq+y>A_{S|zHOJXcdbH4I+!?<gl)++u2f<{C!<@oOCcW;1^
z(aJ2r{dLxYW_eMU;#iJPa2V<JJQws}iB0|a2BeW*&!2+k`An}H4m!~Oy-|B&{AiE9
zN6(ia=iQGICI-j!D&U*>dk6IKjPyBQc}w?3d=(Dn4=+mMm|wpf+Fw#XBdo;ax?>SG
z%3FE`Xs^5&eZ?_<M<8U%T??A|=XE*u(1{+$=t{LzHdT)U${iKLQNN=`j1a1_Vnhe@
zIC{(t@-kg}p6<LWYfr-c(am^UH9C@yH#S2yM{#(LvH9JsNqVF)EGUO~JX)=v8+1Ox
zPZ~6vJ-eSc$g{iP^+!3-Z0;D&lQf(4w+4;jgzICJgFGG&b`OI_*xt>f*~dXw@(2G3
zWTx{pK16N1gBl<GW)2xXY^T-xsIIQ5t(jg|J$uf=+36G7+quMc__$G>s|3RP(WL~^
zr3BKY1k$y-)>~bxc0y1}An!X}N+2mpAoq6m%;<J5Y-&RZM5%S)^U>yhFZQa?2AlrT
zp=a$@X%Pyi=zd@#z#bLD>w!HgRqZ41QFDc@P=?xv(5Bi)zE86w-_z`X8VFX{<}1yP
zr<G=h2#aRNOR}Vv!lK#nj%aq|E6t8C9MSB^_XCoxnjLuX{@Gh$`_;NtN~@#4b&<O|
zwmaUfHeGn7t28^VfL=$!YL1p=G)9{<6VD}nc&&AXvl>$ayIR+Vce7fKyEc3UEL&b4
zYz$o)xIJtA`X(n4F0)oSO`(Kc{LGy>kGsYHF8<USV^!Rl^IX>7zy0>#xzAeTC*&1B
z(__xK^NK$ne_o4Iyy>vfRr_0mia++tbbof-ylX;b`Im=^pBulb#Vy`&=<ZdAZo*66
z?OD&Pw|W<Ex+a(?D1L+KQufZQ$K9qNt{-d)!~;zMgaS=A^f>I7?!6|s8ac#SxQ=;F
zyuZp(Q%2lw%D@@W|G=-+<l;QH#rkOJwbTHKS(lewgc5fPUqcO$L?E73W|d`#2FNun
znF%+ZnV1+qG;wbHlEjno7b;>yV~G1=UEVK0U;gd4@&ZcTkK_2Ih4)GCBe7%39}nA(
zbw8CquAXJzu9ZJ7Z&m&n^(vJ=22_gjM~Q0(&j>B=d4v1wr1D2a29!TChu?F@UqT}$
ze?--f@Sd;Fx-$~m^m6FLGe7;)5yxFp&_8;*I~)2Ph134HWY(^aE~_1LXY>^J0C4sl
z`_1MQJ_i3nDSY_-=)(QK$cP@P6h4-1EOV?7R5)H6>IOzb;lpu%H?-)jjOem}9V+j+
zbh3TBO%ZB&Y(@liH(fqff4Lpj2Y2vZ+-<$sVz(TnsqwzUZm5l$s)g1Y#u!=}mC({C
z5-p8frKMpPK!@VjqNP!s-z^y4zqjaF{MDJG3=_hV<I;h``m^%`kJY$z*ogzOaN_Ll
zZsD#Y@<&p;;(+e%zGXi3i(*gxB0bPssb2&{{lYm;59OVvez846xt%~K@|>t&I4Af=
zI}DuYXQ}EJ394U=5%r6warzjoezBJ*Tl@x`<FxvPQpmuhrFFWgezA{eC(Ho*>ZJO`
zexiOs(O;SB7h^^Jg6y|F^@}P|zW^d&{moOqs1o%Hu<ZVx`bCwfUyxPlsb5ry`UP1>
zEA@+UqV#YM81t3-#duM_z}4*aO8sKIs9%t=QPeNSi~0p<Co1X}<9qi(K1dHT)h{M^
z1$0hIs$WbL^@|xv^^1w3elY`|)edK!Zo+Xpj)(Z&{REhoi~7XzI%*mGi@hkI40Ii_
z-&ihZ$d8?X&cb=Y^8**S7m5wXQ=EGWI3b2fx6P?7$Xpt}@bkYrBaWO-<NL&Ps42XL
zFanr3(7Fs#5dBlGVEu9x-FTE4hcKciizjEN0N<2EG$(M&_1TA#XE=1@sUVq=A%MQo
zVc;_*(_w}fT(|M|<;mz2)r5g^Mv7_zCtHtH89x$1Xb-SK^De)OLw<1)VG4~O+<iam
zIIwZ*vEuo2^$@u4D&!t%`m($iB9F8}$6OIO_6igZVRR=HkSYER(s;mlaR^&>p%psv
zioj&bBJ59XgmB!(b*O-(1E$9!@_wk)mF|Wlk7@;<aHlU{XoEb7cMK;X(rK(h*mJ0R
zM)Qt&X+Fwpsw|T)xlO%2IS?pU_puxTz~-pP0Us))!iMM1$L%=hq1G~kQcn7z6*}sQ
zz|m4~9{<Ii{FR+EbuBYy*UhVzm)p739M|3Jg1vS}gnhJ=v)FR44`yHzk%nV)e7Xpj
zt@ClHjgVAJ08BHfU|6ObsVo7!w&PR~ay=D<{2ix)kiA_h2)x}G28m^J@>H<QjmmfS
z(Ed>Eqfs&5!H^<y*J%Gmjh$`+RKRrJ*EHI&&|fN=orAO;(R5Eu@1p5FH9cI@2Wa|W
zP5(gCCu(}OrsruI{YKJ1SJRhk8rZpD{&*ruJSLTezF*TASA>2_)6Z%e^&s-EYx)CC
z|4GyTR5Xjs^PQNc%e6lUEsA`M8{%V#5;^o$p)n?ikAaeWV()^v--`B18c#)DzZH9T
zrh!Vw-Z@>W9PXr`*Cp~Qta>nFQidc?2BUB1WAD<g9@FJ`Ui)Y_f~{YNzQyt(M<VCv
zKd0Ll;ysLAN>`}r&8o-aJBsshpT&P#``>6^)k*8`h}K|A$Oh#a9LTlXK53OcH(#HR
zHjswFzl-z^)A6Q<_HXgp+6B=5-71eV{C)@<a^bn42N>~Qkj=o9y9#Y@rWa}WK8#lE
zlRjv~d%;NvFg?^iUFJO?6Dlmf=+EMgz^`%LY>cGIrbhu!uG%NZ@_Se%<vhpond$Wb
zxsMlV_`dSyoCLX9M!XmFl{fcE)C+r(-|@L?TsOZQG#|=-w-StuR%SlNpCsnXM>8G9
zI6nrTzXCiwPo!_M-O^Fchr#DJfj5PbKDPn1nZHkv)Z;!GlD_g5-38uDZOFX<o{?U+
zr67B>A@>G&MtO^W47s)7vG4LROviE{KW2K}M}r=W!|%{P&Gfq0fadv3uNw|J(0&ZQ
zdmZ?t5}Welw@=#rd_=P!GCkHe9n-6TZ<Mz?`bT>(`0js!+&~;muK))f^XsdZ9&GpC
z{q@>4uR9ieqyBpAsn2J67=^`Aj{V4#WBqyQ;j2m<<z^sc%JIB%988b-qKicN-8*~E
zg6dhrhYgv#XL)&Y7wpYp^&`gUEgIUj=fZN#hPGn$y-=}TdoFbLo(n_f*UpwD{;c{m
zmu%X4_l091p?QMU&-Tv1vyRPVfkAWFI>)2oGoIZ@9OT*DuGS<y(#;-?cy^0B44RL_
z2MwCt;R%Cgvri65IG@e?JtLmO%3lqdkDz}Wbaxaj*Q3?5mp0>-)AS%8Jqk4H!(EB^
z9g5X^y=;cnL5zN@yD|(N<L%Ngd+v;($&DTA>SxUzos6lguN|t8{vk7Kr!PFYdNw&j
zy?6=_9qv(#8|4vmYGyEY*hpkt;qkL-X3lIS2+k*C7A%}D6PmiT+qDVyh~dL`I6|Mi
z3th;37c&37K<1C*6Wy6&14oNu@*O^0yH`DK``XhT41@e9Op+!C14|+DR|UEd`4mJR
zJ72Rk1?+aWr-@UKoVM9j$zlPnwbFO!b_}y-&&84?(dW1K!CR+&c<2$q;`hO}41O#g
zFA{cX46he<DdG2{YUVAloW54}gC_Vc)P%XUvt}_eLg{_%ISUcavT~BR`?Yp<_r8OL
z7HD1VR-Gf+5ynrk34)u~J;!^~PU7fz<+k3m-D}H(CDsF<uUm6n-^9c#a}wuYm63Sr
zs?3XmO*z&*-PiA84Z%CmJBh2q;k$DmygEN}_tnwHyvt)(<X#!MDtlE{QyviZtazj;
z52$lq6Hw(<S!*KKW%RaIM+J?)EWBxB@5G-HpA+R?Whd@Ptdo$Hs7uUa$O<P0B`O%|
zZ3#Vwzs(YEwuJ*-g^{ty^p-k&;bd7w3A?d0F|@H~Vq9a7#A%J)6K6M;B!1RdoY>IV
zE%DdJqERs`JUW)BTveE;SXGc%yvj|?TjeAk!qwNUvJzkGyo8#uK!NG6!VU^ej)Vfu
zg-rz#a+|v~6-mfxE@>*3kloy)sk?-%=F+B~4B=(1oW7agW=X5r6@EZ|gYp~VuN6T4
zDl1~W=Dc)`6|{O^pWl=nUeS_mWqI{r^;U9aqssQ^wfv<otlmwzK=*S|x4BKRgsPbs
zv>IZ~ed3YkJ_z+`&XjY4t0QIQt5E;fNB6W^8p2;~?4KyN21%T)YB^q!h$lI62jcS*
zYm*$gJMndiO-at@JUjmRh}fuDWO2*EsKMTe(aN%{CHJZ|#l&eMn@lh9Goh2ICH~r)
zR-zoKsGMy_Doqyj9ITffD0i>VZ_ciYv}C21x2#{;DAeQMn!=C`w^$$EygITbyD6tv
zUF71HeZp7dUJDI~{_$X<Hokx2miYOJ58_Xah~W;M@X{BN%UgC!^o_fT8Sx2;o8spt
z-itqB^&O7bL>bPQ7N3|{9X~Jehxn7iD~$)zcs@C+RMMXE(kp%3swi|ZddF?#(4sEJ
zy0Tw>&Jho~7VbsBRJ;RyzsdVd60Ak(9B*Z_jrXBy@wAJdbqO2Wxj<zh?B4aURW#TQ
z1T#Z<6BktcZ1)p~Q_tdzo;MV}7|Q9{5Pil9Etz<|YrpqE)7m~8dOscwM+;ngKwa&?
z;<F2X!@p>D_{&e-h7-;zKKqdI{HuS?ZNPRJnu;!ThJX2KG;qWvZt&R3;<Ka6etg4z
zt52$^?{(ZIhfdgcax^o#i);7))v+s!&b|1q?hW42G$~rtcfC8WYMkOP&F$X6<Knx>
zEk4E1jn3)2J{nY4DLNNtFYUX2&tswwFLzfihqlL8)}fyv@4L88zf-4gEE!x8=3n%z
zX!rdmxr+~b%i~P>&|O@7ibpYSb5yi$%7@XwsGHs3n4gpkjxO7OQbzQW<-2{2d!v*(
z=4^*j$7Y{dmiajYy$q#<aTT76LC&P0rMSOya)O0Dih>2j!F(u26lCV~hAxHugR%Mf
zu3a!V7|zbh%KAB24Sf;Dl7|Y0qbeMk9SrtygS&zn8w{2W7&4$wDb5-Ix-yG@`{qM>
zUU#8~XARG)6q;vOf>N|jfTAT((O9{>JL<oW>)_(StfHc#-e4}~{uu}lV3=EIc>FfP
zkSTG4We|c|M==^O-zuFx`fXrGDs^o4+km^0cR@R)%+cR_)ba^yzwCr!dV+&e?n-KL
zyyBFXgIJHlQ{(uZQ^aYsXK)-7nKz|&7L*?pi&GSfBJ+;mh7qr}vaXKI+n@Vl{Jxd-
zpsDWhnj`8EyW{NVlKLKRIE9#%kXet9GUn;G3;Ru{kW;F-kUg+f4Wu5|`-4;1OULXB
z-3-hAqf=O<8HtQ})5+-WoqKNvUQg_|oC07UoC~*~QVJh$I|VpLIB#UsTK3yc35rVE
z>6>x7Wp8o{Ff}7|74<pfeaL>t$)^<Z?@Z0`cF%a%5q%CaFG}ioyz7Wk2TR&9^^D$f
zhWxlIv8#lso^g_EKhZAz49psF9+$I2dGs;k^BwAIpsLv|+>4>FaS_@X0%&7x=xY=z
zwFk(jG+E}@vi4Hg|6UU5HVU|}V$?6<r-&F&)(Qo__^C$x{RAmIhgmUZsL`Y8bEXVw
z9wVMVLs1oZl!|oz7Z+?of(Tgd2+?4GXSrzlxF$TFFZvERK^*1@C7Y|wY;fWYmpoED
z%lT3(jvyfClkYi(?^aqMcO&>ab=L3D7||n+70<Gl2p67Zw}>pfw49*Qm^qfybC}nY
z%-w8ej%CFaCyOU(gCl8QAYA(bkZYCp###g)Qrw3mEiYyGh_LMERL-7Di&UHx?Uq8E
zgjzXTJXW#Wc$Zh#7<R!YsEG`lE)D{@Rhh;Z!8rapL!^4(DJWE(i&=M81BMYZnKm^W
zOofK*9jDNc=_xeiq$xDG{VX?<nY$l4?^d@_Xy0}TtPC`7S<n5ru860#f4TM_!`w8V
z-Y;uR{Z&nWpy@wp`YTQUQ_(hZDLMccVtBrdIu*K)rblTS{aE4;(ex3TuF-U@rlEc&
z=i`oxJZ`hlt2Dhv(>G`uy+Pvd)%1EzKdEW-0Ez#drZ;K&eNCgUN&Gj8c650hT^^@g
z#dH4#(J8o2W9T<(elJ0fP;t%x{M=?fXF=1U=0!Wfr(0mQyrfJP@5Xnst{?YZbS19V
znh$5{c7WV^Is=mHnRtY7^sCqYV(p)!{fqFZVf>}qzf$|CFX4Z#<xsy&hq^4{=V-q~
z`)Du1#}iY0v>WmFQ|WL!BBo~_to<Xke~k90X@9!*6WYI6r-Sw*=cBz)=fQqb^EYY#
zV;%oDO(VaQcXWOo+!>*}sdxwNT<8&+-b>TSC-dzbtZ9r$LLaZ`nVLRD(`RaWg{Cjo
zw9c<{ji%S?_&YVdPSY)#eofK16R8gQYt!MmyxqDRF`Y7f0$ISLJm<WNI-cNBhVR$i
z=#SGXjd(BE4*}*;yYPt!u!s5GP%uonb5Zwb3u(@W?Pt7=(`KhhrQ6HEc$Lyq9eobQ
zFY~%NzXy%Bl5}3U8XO~kId6jY>MbdZz+9i)|KPOMrhpFn${V{7a<kfy^OZO6Gd)82
zMKR8r`77jo<TKyzR)Uey$}B`XPU;GvFN=%d7vpn^Tm$HVI9P8{9CVcP>24IVtWy~2
za~nV#^;h_3B=uXL49OQ#<%)j^`VB_-9C=1LN`8#wj{}eSBX~;3{C$GMxUT3j^kJmW
zeFNG^uSXtep3n67RYC{auanV(pFE`!oATq=$>=c>(QGeFuULyRy$Xbl{Pox$^zl00
z^nB&*aXlh2=1O{7(zW<GWV~`<>=Vc9vfZ2I{S|00e|UC^qudOHOgY>$dmVTz2h*kF
zz6irAhT`+zb6eB37&Uy9+9;vCJ-QYJuLXITu6+@9-hB~H!2Qw9SadB;;|-(3vxLoL
zu@H*pFoWSP=@^g4rE-vGbGz1~;giPensSIQL<o=nB%P1YBL>ax@QguoD16nR*$v(|
zXg2pR4I0A-UvHGd_3$cXb2tzOx(Ddw5W<Ut9>yOW<)C-CZiN`Gr5e+YSFrdGnZ59o
zD(2MAnK665vNX>5GOwiDrCc#`*#4cOT;XM|Ywv?or*~;sd@nRCrtvxM9AkHBSajF`
zhB;heU{-1tle@GmQnV}@HLkLwwJchPVyn|sEo$)&V4v>SuW%R5t;07{Fu2jymM{3a
zFi=d24>UC{avw1@E`(~;xWFrrUF&IFwAvD1D;gJ`x$vj_=E9#!F&F-jG8f*ej&ZM2
z$B21zS1IZkA9?B+^KeVbt_w5;SM-kGSQ6<~WhD)V$3Oh#Jig6vIle4V!D4^!+XP4%
zc0K0LS{z%m#W2jl3Kz$^YL?wiVZ)8G7C#trsxRv^JJe%Pj7#hbPY=~rzrM?p8PUbP
zW=^(qHuhGl;J+x%b92P(!Cy*)8AX2&E(t|?9-I+f8s}@==ko3GaHk-m9a7b5t>?N1
z(K7cSR5c15IUhF3W;9eUXqaDDfASD4e0=De%RUNDLH)8C39rHuf!jYnKj37m_3Ey>
zoGaLaSphrf#)7yBxD&Vo_Q|>*?Pz>*2lS(ImPI>dDEt(E#aQ;}P?6V=C|Vu{P+8dn
zFVfa}l941bHzo@&(Dp!W9^3;F_sZobIN$LP3eTI`P}2aUZ|_`w2as1ACN{WFwsb1c
zKMGHWw(zM_>&}GOzF82n4+Q&8d`H-I2&~1yZ;&3G$9RxGkMrj@IN&<62HX3P=XvGH
zUF0uiQSn{Bxuw@Ap?p-Ro#RJ|;<5Cz-6sqiGPJ@9LUR#z?DjaU!U|=D56iH#ZEOr3
zD6zZSJ=|W-?o7Tr?AggVd5#mXBTm%Gu?xK_c7W0G8f<3e2=lw%bWo-|5;O}91m!64
zDCu`O3YueGrAHzWU}Ta=sX}=;4U#ISuW$?^FwfdXWVy--;>5kSGe0i)nfN9?SQgYa
zSdoMJ54J)7(KP=3N5lB{Cd2smv49$Ui*2#)%g5pJ+ce+`6FgD1VR(*-U*)!eUj=im
zN$4bKDQ={Hq#!d^JfV1M_s<STt{snuRuqaAe|UKDM~BCBT(*Z_#nSMrjLqx`9!gtp
zTUD$!F3(JhnG`G6lS%l97ToH2ObM`EVjhV;aY^xy*8Cr9|JV5LryS<Ji0fEyY5FgU
zrv9VgJ?PYeFJT@|=rT<Y()1phuF~{GO&_LkAp3ajV}4iGy5iX`_z>pTxHgr$I0$}n
zn>yd>E4>O4_Nn-}D{ZI)lMcmgYZK^{F5t;vKH@t9i+-jH@tF3X(>@-nQpu=%SzwCU
zmz2$){e0XUxrr!&__?~Y7;2^Rx+yS2RfX|8!U&r|b|p-#Bpu}1y#N&ht(@!4&~UKx
zgBUL(J>2*-*ApCGTe|@A?e6PQhTjiiLk>@`_JJ5@p!3Czbi5$1VWgMwI>@WMNW-6`
z<xtObnf3T7XGl9XP`V><80lqR3Oc|D?YuA=d5YZSpu?V!;m`HSHG{s=i1&g+Q{`a$
z%(DL1i!^*+d9!;X8|*%Qw;T+k962jNALthXO+Grl=W<>_i1(fK!KW1+XBF4rFy-C@
z?M<5V*+fS<ABd6j5AgVe^t%mU82QUR1oSWcLZE%+jqw_PXhZG=@Qn0g?}Prf4LJ;g
zW;ya$4$g40y!iYO$7_6o!$>dxC!lwg*wmkIKpORukNzR`!1T}u#34OD*pbhCv;*wO
z{}OWE{a}65F}(`-M*a%et}y_oIbV4T;*hAs!Thmr)3LmMxhC+u`|Gu9UUw|`MtKX?
z>GPQ$MqhE1V?Q$G9s=#9m#M_095Z}!EufhnrbnMH0!(CBhcJ<mLq{q6q&=8OVM7-t
zvT%Am3_LHeWLc<M`Zq7hQ*_Pzn);JdMUpHfq1OPKiExdeqVbk(tSMAHnwVC%*!P=k
z*?Rry35eIc|4K~6dpZop2T$i<BFa?Vj$U-SQ(z)V-E8?p7xN+=o#`^nf{(16*m;nM
z+=Z@1r(KXp7bNoEy&ZHC5>ex_f<&fuK_V%T$UU7o$E7O1qYn!271-LEG4O-^Xb3(m
z?W@{`MD{MkmzaHAhai!IH6+3_Pq*jIUC=N!Q8x?b`1;1I7`AjCItuo=?-euPF%%WV
zBgzc;<{*^yeh6iK3WV~pf>2r~aTYYx)X%7`M%oqtlNa>*)w6NS%B~CDJE|#seIyB+
zj8p3r<F#ksTC?jqJGr_JmU{VOc%}F5XLSrZ8Rb|-IAirJy9c3@h}$I4Nhsu8Gz-v4
zaS}R75IWg4KO=g2=**svPPPl%2cLW;Unx5qe4-kzT7jlUjCQ~$8?ddRJA(L$SWbqC
zW-I`6cPE14o*5M?SddQ`MJ@BPm+8LODKN_R^}WHy$Ap4W&Teg%z?ax0?fp_=l);2i
z#tMwWFVM<X7^O;Jl;eCb%D7BUl0AYWo`g}xXT~&dslX@`GB7bh?QH876GoXRFv{s*
zKNW86m-hZi_G|cVwpSp2EsjDQ<w$4y(3M?~faeDLmQbBJWorwl@X=wQES0S&%aC@U
zETtXBSps@p6sOt-BFt%nfj9<hK7vUXQ>X_ket^PX1|Vp*03}+e@E6u*dL$CzG$a%0
zqwtqLX>yG0X9bQ~!vI45bjTi@3c-+tOdTtpU%pfEneFR8V##sa@R<v{@EPeTZQ?Tt
zHN{UIdztD76d?YuF;m9p9H!tp1)o6!6g&r$D1z_I)cDM4+Fzvovy^XLzg4{E9OO0?
zui==g9cCii#B0oc=gHu8>3fFPU{05dThiQ!G>&3$R;#n|nh9-OyC-<bSvEi%06g1;
z*G$2A9Af>>o1xPD@M28i#{EK|ee?MluOS=vwIMeNJmwEAg)Z|F{Fp6BUJSwW<24U}
z#|MY!yl^!bMtL)T0ot3__GIb%@tXDEH8H~HeC5qL4)Oo=$&mDwH~T1LgWbpPmV;sB
zFXvUzESul01jCqD&+QMI4;t3T7Vw%}cFz(m=e1AHulw+tT!6XlS#*+%LBjffIQ-66
z-q@88Xa`=CHxF{(`V#}~!zJ>0f6!*6yj#F)3J!$Kt~mVe8!(LeE2sy}dSLx+0k0{*
zAlV+grr>hOdG~|$O^5W;@R}RJKVD)}e|+UFV4JGM!TfCjuPNmC;@w}bUGutQ!8giV
zcqnMEycm7OQI2iRltVjBrnd#Wrf@doy!7bP5w981F}$W?cn9#Ble_SmBsRlsJiG9k
zyH&%JM=8Hn_+cgvk5=}EXEe!2Eqf71S8<@(3*Ofx<JsE3G-!-6+q{NlATrZQc+IvL
z^4#hsp*sa$<6FZ*V+<WuO*R3W1IBkEVAEy4bME}EH7vC=x&WIlz((QAGB9@mHfJoV
znY{q2`T<eZe-aN?%f7W!0h{fy_J%iyRzPM!0$Ssi6V|Iz@Cj*8ZjDujI>}s_glk@*
zwQqZv;55ThaGGDFEL|a$x^!i-fz#Ccahl}*p?WooXSWl$4eWNtl-<t9mEBHnsmo)2
zoaV6<oaXJ#;WT*4zGb`Lrs6ayD2=hWWe1})g>9oWXFj_{lqUcGG)g0_bz4xHJ$D+E
zX1hAvK<^bBew!!_8l)ek8Q6-_{066`p)|wVL}@tH<40-8Gf|q!pxZ!cI6LroI!Z(K
zMtm(NQ5t@8^y0M2cCCTg1qpa=pdY1~yc44|uo@>Q4JQVP*c5uD&^}hb9Eo5Kj(!TI
z>4%`%0+e9BLTOl=>5)i;C=C-SS13(+nj9km;T$8LKM_U_OoeE4jtJ4D=cscbn(gX5
zZ9_C~noDTjG?viZYb>Ez)&<f0mqIitw%yu<Xv|Lc{e@_H?1T`_M2tXw=Z9#zwG*P@
zDA^u}<_yd#$Nd)t?VG}vB{g@pAvXy;LKYrGb1uSW3*wYD9jBHJXe09{pz->gbY8d`
z98>Nd(B4#bQWyb30H)l7pqoqq9ri;shlAf9h~{7<e@+|eEeFrIZq5s!SvJ3035GG1
zp3D2_K>~c>&_!^p!C}hn2HKm#-x5SK0diAt_}vCDjQr(Z1^RD(A<(}2%l*>Y1<}la
z+_!C{=YuTrr$gp79K8Qqf@t<a{H{3s?i(<SdMT&@&H7?`=mX+F`<K)d)FGx+#~Yqq
z2Et75e9+$gV13guy$bk7{S~nOj%TFL`N~`H7sOZMVE(oQ(Xg!E{q@>4uR9ieBY%aY
zz4CH$nvQa8Yo^?RpuP0A1kqHh^Cf>wmrnK>8`TkvW=zHK4(v15>*^GYrpu<=e>X<M
zZgICXJp5oPh;R5?!f4p+Up3^}ygxQ*4l7?8G#)`Vl2s0Y?x2$&A-ovq-YQmI9P|($
zy|<4(h$kVpn{fUP$8hTB!lYv7>_he+HuN^LZc(eDx6N98^UA+n$j+!y<2nV|@iN!7
zJ6RX9^F2X!PUO?yIkszevX8fEce2(ILGMm>f0q%sRA}dtPJ(ufn%|*oaZF2a$Kwms
zo{bk)`}ojPZJL4Gs|0T(_Fg8klby0DnNY3B4yBLR$c_rv*4NHI`3x?<QS{;pgbNK5
zaSGyTH4*osz&3`7IK3xX(nOrpOv=V&f3)5EdI!s_2fl!vxc-T%Rk^FeO=XD{t1|Gr
z9#-JWE(+AybyaI}t=qbPw#y!3Gw%GWBjH=cX56h;M=#I2B6ej?W9C)a&Ak#C*JQ`@
znzLcIEPGA(x(sl#5XP%Kt%JeTm9k|Pw#v07G_eo1DznR`TnB8*<!sfaTr6%k#b8q|
zMjL*t`Q|*_g}ml|uqoFMp?=L-az6sindL3P73$t7Yj;*~HSXJgrH#3qt=X7^J;X3-
zFWemIHK{QIYjYQ@&S}oPrmQBfxvb`(=G<O0BR96}CsyaOo5G1;JUg*}{IJCN@gF6g
zioaM98!C3^R)r(0T6Vi8oG6HACZ@&@Nn8=XB=Ji8`C*7p6yY2{ubpzes$SZ7c^H=G
z`m}^_bvK?_W|d`#?YUi&tK$NzY{xPW3_ABFXD|>4C4GL=Y{mZEzX85}PWy9@B<xqT
z{kfl;_UHCHe9Sjh*SQWY&<)zJ@WqnyT^<i*4a$qYsIAa#te>}_&xSs;5B;?8#ZM32
zfwt&E+12NV7QC>b&xX#lM^|yjuxVqyjXtp4T|t|4E9^ri?osW!BTn!v)6JXjS)TJO
z)76!DoGsa+OO1=x?LR3Rm^jW29(a&vneH5AnGVVZxKHytWgo`m?gz$`RKd>o<FS|A
zKk;obPuC+@P#VlH#o9loBr_{kASUXLs>sjpoq6ImSgG4}Ds9_svz5ByV&-H8?9{EW
z`xLpbHs=)VY1pJ2XoTCaPbc>5TKQ#eu#eAH-3<NGvZEI<8dbfGFD>pS_FV0h!Ma)A
zB1SKDT6IfV#prIL)w;Kw{{3;{dK{kBy0?|_x#z%|uC3N>QY=owoUN_az0=CNL0heR
zx0SWQv|9I`vRa3ka^T?JHj*DGt94BBZ>?7AK2%ogz_mxFTCMv?S*>Ht!D6-UV`a6D
zjD=#g?qg-Oj*MT4)w(|^t96)_wO>|N>poFd>&W?tR_i`dR_j1J6|`FSKgwzy>BCyB
z)_tn1)*=5+JZZJ=Gi9}o%&U@C>poLf>kiJ)FL3ssodQg{a<e<<4;griv;UIJlbe@O
zS5HQ<mT)JaE&z&r3+GzSlAQc(AR1vi4BetgAQFs(BH>6Rk`akUGQ(LBf&<A}D$YEO
zD>%b6b~nwnKiirXfXsSfc9|30smAU=V;Zi&8i&AlvWAm$@fc#<w_x;c6=%}0@gUlD
zx_UrJf%2HdbH~F3-AwT*>UR*Nq6P(#PGiCsKT)X<Oq6K1F~z<eMG;SI%!^;Q+&JG$
z(_jg(g>#Nco?}MhHQt>9Lu@ON3IdjkO+=3r&vKuUjKH(p7Eh!F#HLj3157M}<u+bv
zW@MmTO>Dg}qZ1KNBXkJJ`7FQZxJKg*r3&!|nk4>_0eF_ZR$0JXi{R~wdpp`|mdMg>
z6E2%#iw{L4izW3OnlM;y<61LwD-eq-G84Qa(ncQO$%_ZLc>l2M7Zmpe1m71~cudQ1
z<Tz^YRCvBf%}KF<$F_u9!4gk|{9ee|?W~o(a7+=t+=ETVHPqgA$gQd-%OO@Gzs@Pj
z0^TWdGML`|Q@7EV9ocUc*Jh!;Ytv?-Tzfy^yZeFMg!oohj^HwNyP<L64qyy_(ZZ#f
zj88k`By|RJ%QH5?*Dh@{(_-jwn7f#MAFS}9xyWi*_7lDhd8=d5iDY%`AN1<jO_~Pk
zCaYz?P&8k6WtA&BvaE6~(lnp|q0z4-es@h*X&Sdw;*Zw!4>WzMrsrxJsG*$yLrq_;
z>1#B7o2GxF>4!A^sHUIO^lvnc{v+wVrRh&J{bxn93K;JMG_A|y=<+y&b^PAiAFJgK
z)ij0zmdiO&(>03b>R#Dc^d`N^SLeHRH&*9lTspbBH~F#wCLO9*HgWZv?%O1>>c^AG
z;;sBnO!uL&h(gP?de>EUPu3uEB7UyUbsXqV6#N7pg!JcYdNCfDq*rMgH&x_r*8bhv
zzhBEeto`-ce_HuAhAA<nH$eLp+TTn2XlxRHxb~0J{&el1qSKkD{YBbeqWyEUf06bt
z)&7;*e^94`M#u8lXk;v>{ki7<Q}NlT!~~ztuhUQShbTE`l%}gReUPRxKr;W%@tQ_H
zh1U6WR%rSH9luJ`S8IB$rf=1>&ab2M>pZRFF&Ky`!B;i?2Tgyd=}#5yqJ{DLZlR(r
zzZ>CaXqpenBwmOx<l4PU?veW3m`;m6@l7K==Wj?4b(H3Mg2QWT7dRBBQ60nYa6e4B
zFb17=sr1}~dxMUi=6ot2QRLaaEKLev9C*xMNX2Dhuy8l2u>7)5(H()qC`T^(n}s%&
zbY8d`98>OG(70D=ZZ0^c9Qw13wvpzBrpo0V208TIH0LXC{!^$I4r_kLd>hv-+8s2X
z^M1Dy3`6yzXenskch*M^4!Q`AH8@PUAAzpGK{>Qjag_6|x-R-9c<5VcZUZ<*{<`Jj
ze#F7^yBEMP<hrvy(f89Fc}D(v;C|Z}OC*0=P}S-A5@dEwOU<&rNlmZkSD;xwmKP5!
zaiIOGIv94^rK(d(L9d?i(j$)Pu}+Qhmh!%})!%&OExiD8B{-PBFb+DVHx|B8FQwNh
zzQ|=!2##`W_om#fpuPNUK?SE2ZQ0%gSzZ_Eh~p~h$~HA{uy?IewNbyLMvRcf(W6F;
z93z2tS^6v78-PZarN5ndSKB!5k8Z`XtL-A*FgiR+*h)Cchy%@0hNF<@7=M{ZAfByq
ztw+NreUnEco}=!42Az-adV^+fc+sHwM0?Yq*$e(;&}{AhFldY(cCu&SdLhu=jQAd)
zlOqT(4tg|ya0~$5IT|*GQI_xJ*0!xnrR6={EADn_)r=lFvh%cRyc~9^)^w@Xd{0zs
zYWP%lPO!TS|82W!P3y3r^=rDex=mHD`MLVM3hZd>e<_a**k0U5xC*Z<tqY`+%co5p
zn+xzsXg9SAsa4d;1=MetCIBau;BCjAWNO>wu1{G<O{!JfhSC=p>!>fVTeWReoYuB!
z-P`t-6!U=3`PWQ8m$GL1b-#JQpZm-M>RQxW-a@U{`qWd!*`kfWa;v7iChoTs=-cl0
zXZ&cm1;^Had~A1H02u$8S$3(i6nJ%trNExa?QUmsyW4)J40#|Ux~S~oc3TVlhkU;L
zs#8$vZL${VZ@e8`O}(FIGSFQHlvuXBRU6(eRU6(q1^LB>;lR^$7j!1<HSOpHweuHD
zYe>wUQ?sC9?lf$$dx|{GCLA_(($wma)5M=Paq5xNrp{eBe@5-J1L|fs)Y5q20SoJA
zG}O(lUob5N&NT+WZS8^s*hI8b3#uF1yo6=%6Y61nJX-^}s(N1mjWJJRnh@MCA0Ny1
zB;Ts)u|=H5T92dEgkV(>UhsvdObCuEzz2tY0eC4U1jpy|J0JnJm=Iim09!UcZp4J(
zBb+4pHGf{g0oM`e)SDpSc>{J%6M|eQ&G`b;DHu$qhx#e7svn}wyQ!oN6N2fHNMtI+
zSaXI6!Bja$LVNER@%&d{BsQx(5}xP&xYIv#_z}9vXGic|a}o5r#v<qsj789xGwiY>
z7{XUKpDi2l^rrv1^6e9}kI7r%uhu>$0f{Javos=8T#zI5*NV0=IVp%1rVa#A>#J#e
z_6t2+)A;Nc`e02TuIXbHGG))yex3H~HDYzMMyzhvV9s6Ye5^TTZs6>N`1x7egPsV;
zv_zXLpUs|vdJ!2+d3;Ck6{ZKJMxW6BZ?%sJ7~$g%h%v#nm~CWPy*uaUzo73F;yu_)
zN`kR?r!^*syPxLxd@-I-fpU~*e43Qnv%!!HPlt?oC%sdAutE4De6ZDek%qr7!bW--
zpMiYDi1&h%v>fW0E)y*><+{2(`eBmH-#{+FGqm%<KA0r)WyE{a)1EB-xj2mcWunKn
zYvuE4koy*g-}%a$JrBvV5Bc44FpTTwd;t1DzYyq^IFgfqXtTS6_NK>kw0s2q8lT)g
zpuK5%K8WZj=YvUdj{?tpLQ#%x0}dm9xfm(hWlXRJa_`{qJM<$ny*#$Pw(8FZFXWGd
z+%q_M|F;0A6tIq1H-7gG7)JdSj0DYkV0zwUDri5PQo#FIio@s9RzCj#0^a>#ebX_$
z3iw9-$x7<uB{ucPSKb1QSM6E(T<{ObdH2_A*Szjn@Qv~o;>nRLZx+IIlsf{xDaY}_
zOK%IXOCg>($@GwpIIesiUZKqc3Y;=@<fx$|MhzQLxjEcrG-K%6V@<H=oFK0=!Yaq_
zK>XU)kOc`?E^nxrj?fu%l&|R-bLY&dt#7cnGv|=`4RhwstetJ8*vV51hwJKR&9#Pz
zy*%G0p6XP5dd@g?;ewizVQtTEX-}mvYd)Y5(=?yK;2CBL<E9)oq^1GJ)~7FQpv6Cx
z0xW@h!J6sQ=hrSWQ&SoAuX5fwcc+cx&gka8&A3Y?(x79rx=KR$aaA+D)uZ9F+1}yN
zh$jy73xg&U^0Yy-d%R-M>=N%7G`q!L3>wYf)@70F6Nkw);_-;0R*G`Ceh<)lc(lf0
zIQ)vslVAHVcuaGj&c$Vvm5L7HGW})_!Ssr+4~((;%}i~YJH<w}RK1^4JELyiQ8m+N
z*G`6sg!Fe)F`UrRPkv)}+tCw-cQRTdx2ek}VV6z9@5L6kOZhV8oQ^Rwh&dBD4tedK
z(VH-Le(khL^)qHKoLSrcvp5g9O($)3^3dwgeCdoi3+fhB<5go`-R#==*pt;>apU7#
zSqRM+lezWPcv+cU%WYhpvw6xl4o9##H4TX*Yr~i}2Q^>`Y7gA$T}BHnV-H*>x6^0U
z)N{3?&lK-{yG<lVLpnixu-dn@f;cl0HCXik^>lDUuiA|Lyfroz;t74>K|J^pv@a~d
zONxD;3Gu{IAReJwAs$NKq9GoJFHG4gHz)R{ZO>0WX}QW;osh(V3KcClP&X@&8|zlW
z=HXLzPGR3cd7#7|;?M1zl755pP=ScM+6`Rn78HxD#NJ}(bniPjuX<|TnY9hpdv^X8
zc3B^Z9zG26@7X!M5WN7gpq_B^^7D)He0{?(ig>;gSks4#wLf2H7)AU^r1Z_jyR7IP
zzp*6Js|ss%2692~g4<{s@gTRRyxclx?Kzt~6NwzVg0`j2B(C;eYL%J9cH>6-IaV*=
zMpx9?eU+KS%l>2)4R&EB@usyY8}Qawzg}Ly%ad6984I00sFwIqL$6;<woBT#5%0g`
zJ9ekUk5rdY_>mg0+F>)1_|bl{8SiHCqx@n)kOK0K4oyp$@CkGtg0y{IKlvSiW+iJ5
z?Mr;^*R!6ucPfIk57!;;BM1_fGgy_a3+?t51nE9OkRl#rYwwpwtY$rqc*I*hI5v+n
z9ONyH%vosJRk@g{ux|l<i@EY}oFGV?AbToeSWg_E*PWvR*soy%$-bDU;ou}eKh6+5
z!k=IBM}J&(1X$Vyr+IE4|GvCGXxEB7e1_$3*UGzMe4|VM&UKuC9dV*gj`!K;090c3
zI7?*OP8<b3D_|6kecD)d2b+kTOyd{n2n9Ti5J~)`xDvIjj!Bs<M9CnLsR%KVfodt*
zz%)5V4o=!m9NcF7KB?FfPZ?kZj$I?uHUrX5>3nQz`?`|Fr3p!FD&wI3gL$|9;bd1&
zv@#AF&Wip=cJ%~=_hy~`JG=UDgb%=^s{JnJ4uh5(*(-PN+%dVI9G*J~9igoyU>QCs
zE^x~XT0<e8YpxE9fhZc5=|(Cc5XiMAVNM|guLu{*v)xGlNI_<-ctY{i?w=iw9^!bs
zJUc%WEB^5C;*SoG>A0K%+b+n&vlN}xjZ7*^<`F<e8KQ>9a1u)D_Cs`L?tVxvI6y8K
z9)f72P-C;Iij{0uTFj(aIeRJ`x{W|g8<8ZNHzvI4+w--*Nb^@~9}txQChu#&<6}*K
zt!U1S5D2kR0|Hg`)%32K9<FIXR1$x%rU6n2U8Ct*P1h?(%05f`E3|*UhN^DXP}S`k
zQo2i>Z$MTnQK~i|E3`gDh(jF+_~Tn~mC_eI88kXVRzbJy|Ficc@KsdT|FgV#@8xCR
z$c`Z_0xC-gYh4loC@RY8iY5U9FUr;=AUkN);!+KW8aBnHDi$rJ?mM{Q4hrtI*xG6-
zDz$aD`v0DD&&-=Q?*WNG|F%DFK9e(Nxo7S+cjnEx=N_MVpP`$DDP}0mXC`KtT?6Lf
zexF$y^dXtY80Jkz5}j={QduM^-Aqgao|=Gvn~Y>8CWnALX(SSYv$m#>A7FN`+$Xhp
zQs65B-w}vjVRO|Qj2G%XJD->SqVyj4w%Lknj7cDg@)avDANtgsNw_!B-4rj;Er(BD
zPJ&#ky?oRsGWFRUqsFa|y?iD(+9N0Qd77>*$#)vE4YV;A?0|EZT%Z|vCl}v7^_s69
z!%cdj&2&MJIVXhA>jstCn}&iw*F}3%N*alOGz-~@I~mBSI9%mRx(c|>BU$^r$|JWF
zIDN<TrfDF!^(_a!#w!HeQ{UwN$mYuD<nYutWdP*pe)6V;Ah`0UJ_DTU=1r8>WoAgj
z1nHPd@S}wjJ&#u7aLaWBj;WO&z<B%ML~<VURT`C-p19t$5d>HH(tZW}E3Xi6Pkqxd
z%S65nyX0{{x%FjC1S);)l2RT*u6krn2KP-IbdTXXGAF9XP8_cCWeoy;By*$xeFM~`
zFKaq*%1`>*;GhKDYre{w1$rTKqyBl#S6R!z#>0*EQF~J&eLVo(<+~O5xy1A&kNGN_
z%GD1CLHj<T@_OYkuAKh0$2DCS_m{iA*>oRKe$tnOgA&QnSaY>Y_F2HG{3It2I+h#n
zk*f!8*O&BCg4a;5Uaj&P>f5(>F{c(;uP(6YDu=9BWcE5_y`oXOmIeeRJWBCI{>fRd
zXjbGT)+@ZL@oaFgtydht<A2zC#lA%@^A*BJ#Q7RPK_y!IsnKP=>es9EV4JU~pAMO?
z4w<hGnXmp2MQGeV^A%6+%6wIG$b1!LzVgdA?1Sfsgs6rG+7XE@QEa?g7coz{j92UY
z+t_&ZVT9{3Uj2i9wCD?pQ}O>-QC6$R+>S|UghgAe*14=!3!<!6X=!hHtX6ELS{LzN
zVk6l)ovl`d5v$dc%4+3AhZMsUip+*6Sg{ZtGF?T7Ty6TUCM%X$t={)qt=^BaT0OK^
zs}-L0-|4;&d5dAkYSkR@*sLT>WaHu0wbg%x&8iw+PHSq|X7#wdsU1M8)l$c5b(L+k
zy3TBo)vC>ZztxKG6lJwi^HdA0R>#0<)t{|a3vI8bBYcKs!3oNzW4lc~6Lw3sT3P=w
ztJQwp@$N5Id$w9(?CJyJSgn4>R;zb0FkM!wquFZpE05Lc7`9sB<D1KBbu3%0h^DMo
z$FbFF9q=ftRXJO&o&$N4+iF$8R;vXdZ^w5d$7)62N=oR%z`?Uxo$-^kT9t{_iazSb
zvsz^+Ls16UrOIkm%98jOmD(t)6}6>%geVy(8HF=a0;i`j47_s0gh>k@Zvo;lJtixX
z@8FoMI>co8516d>>pqHavijO>vijO(vbx`8vVvLWkjd)*yvd3_1*n9N&Hu+uR&9U6
zCaYSzn_SRqvVt#Oi%eEz!s+DFW1o6VI03x*wa8>u4msO|V(TI}6bF6c7c)lEi8yyp
z>$WM1KDE0{0ZEqvw|O{q&Z|6fmjkyy?US6Hrs2e`Zwc@<Hq!+?^-TueB9j%KT`e+M
z(HjQU&6}<Sfj-hof~h}ZGT58Rst9tn3Bqn~GBJ2fR%C@9j>DTag5YYGG%`hf?iB*=
zHCfF8?fp1%FM{UMmvJ^w>FX$Ik7*{e2HZDskSS$vCM%c_TV%4LdxP46^zF@LH3j@a
z9G(<ovbqccwh4#Yn-cWLn5^hNI+wZ8|2*~0`V#DZIH-JkGg);9-|k;~T+?;ECadEi
zXV-UcCMz0yw!XcYtR_Lut}p4O#2#0@TjO!nvv1GRzAd&{9euk+m$7YDcxOB0aW!L7
z)$|$TrmEfVlvh?wea+NK(Pk}&q$H-)j8|@45yRKyx~bwc=JhHg8TLn`w)ZCIR`zM^
zVTIe-zP%a$xt#$vB^oBPTsTczzqD~c;$wO??+_Z{O>#~)DVqLnvT;Dd$pXv?d>Xd*
z2ukwwp1#qA)9vxH3#Z$Peh+ejJlVW<3QGBDRlrv+9MeQ(ssbNN8+FRV2{>*my~Ks%
z_R;Cb4JYt1ZRrDDIHo<e7~6cjO6b)#p9&9L9!usr;0I^tJhlAoAepzyY-cUF6!z?A
zBQ*B<x{*jEOJYS_x)|%}mMn!!m>R>(>t$m!e0wT)G24leC{cNPMoIUvv&zlTtA`WK
z5*tm7pFTU<2*&HQ_Q(D;u*bo(e{mlkGJPE~ef>|Ez7B=3Y?<fQ-n_Hatgb9uYmGyu
zttiu0)xk7vsg`f;lfr%_-=|a7!x77s%dYjXe=FIwjPeLq>{^qjO`TLs|FE*$ROT`N
z!@9j4pZ^jgaEak>GVo%pzeO)Nt8?kK<~g_JD>o_tCSwuH7fC-XmM=PA9cB4S$$i~p
z`ASn6BK}$m7k{lh+h6MmJsJL5c_=V@WNpxs;jfj4wuQ&lI@2V7EtX}jil|A#Y!>@g
zPlj16PnpHuGEFjz<%wDBJ+%QK=Vjsdcmu#ZapwBMOoLH`H1#RNl|IpvOGs0nUO;Z~
znafC%XKjqj(`%(+Do?L3)?c%tAY8E|d5ICea7mzD(zz8&LW=|KQs-V=kg&wxu6UIn
zFri%*=w`b%=T@vr*5>C;XnSi{ZL9YF!lhQ=q12^IGlCB-4K}4-lX891vc%@h#oCI*
zMQP26g^QXJR~f4V&6y?Ixr<h07A{?yxx&;ED^JRND}RJ$R1VDCk{fI?i?w#zieOi5
z%Lz+;*wek+ooSoQ5}(%d4i4*C)CcGNhlI)NtmwE^`f6=YycPON?T)m~W|Ou=_vL2k
zzO*c@vLY)tE2DCFZbHsxU)QWmUkR{LSzWU_RF2DCne%q;*%bquwdFd&JJOy=YWB4)
zZ}M$@9G`M}ldc;xRwM<MZb{aT#kxqNSUb1fxt%L3ayI8aS24WsuEJZ}&fNN$7Fy{q
ze|vdC`Qpm74f?>vTYNcBRBkk%NE%uh)Xe26i-OH5Xp5BQtajSD<;$}QFI$q8zp*)g
zk=~pSdVX_iow>>^ny{g`v;L00p~DVs;GhyMspD3?G|kr`g<#O=kP29op?66A^;W%b
zDSl5(c-7dZ6^<+%IUv2fX@lmwI0dw-f|DDyqRPRU9~Vrh9IM@uRj?spRjBf0ttKns
z<f)ZsWImB!TzQ7Jh+3vNC4W(cz9Bg9LX`Nq%FX6;N#&LL3Zpr&GI)fxWk?6D%GXh=
z8dEte^W(hQ!izU_8+b1yKd$`5{5WZ5W$#56+M~FmArgZN*ThJ4WF5YJ>hRk-N`vvV
zv^{(411pmPE4K^?e7ilPy>{-C(3@3xa^?ql1!xN&@)QmH4a)XT<sZy<lBQH1v8a7;
z-j?=|eEQtiFy7wD{kZTKF{PvO=c4?lRi2XhdEVfnjKby^nWDB6w!YJBpyw*kS4Oji
z@nIo2=M~MVHzutxFS_WWjW;B>T^M|1%VDbxjLa@FQjcmzAj}fqT3zeGBbP?;9(lON
z`_~%n%<}#Su4ybb7L^t*D!i}l(5+vu&wg|_*{B!(K)<rcvodVp#Q%x?<5lw$zK;H_
ziT4lmeeKfuXSg`LPT@9hoTz^w;Wk(DMx8z@;7=aZaO^2Zo-@!_I3Z_X#_6WvPc2w5
z_#f7s!Nmi<^C$JWJM^3c-F$Yd3cBgHrnJj?$v^YDVW9+5?`<JV_Tq^_f0AJpX519?
zTMhn&Rd*wHXK-;(V9~U>M$YHcL$l3U<rN{H89eK9(>lGMKUgq7w7@_8mYrp{<y?^e
zoPSoz5zuE&th~C<n5*jABl>5rs*6GKS-z7pt$F^bM*ip1^Bethm7L}KWE!aR=lmUU
zJ5x=)<Kw384-FbKwJok6EIHbmb?uxzozH#PmhsPDyg1Zg{=8!#<PW8psU6yI*-{GT
zE1B+Zg%Yh<BxTMnz10tT^@Z-d=IosFh-zyLU7)0UtUd1QBgcgvTxjlIfM}mh`mkMH
z?>Eg(kD>XD4(Iy=BR=ECYm;>%pk<vm@%D>CUW$Lx+)Omv92CxH`pf+8n4ZfK({qHr
zLf?M4q4`ZyySj%SObwbo!@Qyg+-h~dRj>g1{8<-_{!>C|Zu@K&Zf9s#z|{U+m}RCw
zSU3MzXeDKTN&QxEVnS&CsQx4L+ghU&!Y$ExUu$$ixFtF_wMHj|TcYz-V|y1v3;IlL
zWv=PZ;wHL2H~T$*a=|>rQM3wHVEA=Gds=f+$BfXgGPln#v?DB2d#uzvG9ThT^P$r0
z_e?$SpE=#L+FNGM@z(sz5h24`nD#?L$nYl(8r37@Ul^D&rNiS{FJ;ah-DFugtE~C{
zP{D~QUGg`ZbFD=G{JH%yzV*^lhMTy{(u{=A#N3%9^oxD1D(T&=6W`K0@y}W(ex22-
zvOnKC@lRSOzSQ5U!ff%k;*NuGOGe$h{_Pzx>inj*9(OT$$D8Il+{FdQ_xvbw56@{k
zVT8V;Wg2(2rj!tFNh!Z-c`3hZiAI>oenS=pefW>u>-oQPo0O<G_~>8C#Pa;E<{!^7
z>#fvIA0yR{D|O??Bct=H{V9BDcH%8RsijzH`T16Aj+KG`nO2*Sm6~X!n?}lEmRX#i
z%b}M~Md;-t5|1<WTs$0%K3J!vo39{Jvzd&6_{Vv?fXl$5t<~n?J`-!WcFYSw#x!p*
zGa)%A)Dl6g`U;qL%+F%wFCPr$znOmz$~G&{3?6P;hg*T<L6()9oSf|Qp{Sqvj>P8M
zR(4XN6`(!1EpzeQzMZ<Hb>fO_^_5tOiB<}Zybu5aI9q{&T+6yNBQg1KD<fnDk`j|R
z+f{Q*q0+GO%|H86Y!0xwXeHC1qOLaeEYHPO%`K%E)o22}s2dmPC10jn##}eIuVOs!
zVf@x+JnLa>nA^7(t9r`AxNmM>l;!8CW@@Ht2qm`OhYCfSz<i#?W@n+Ly0D)09z7y}
z$|u_zqRY$zIfXfB-`xxH@RCE}vojGs+p<cypP$uRI*4*ptb|0%Y=Z&!Xk@@WE(7i{
z3^?6<S<hsxAL}XRnJpT07@aLqyj2wM)KhqI;*|?hO@FQ{khfZ+7}zDBZVt-M8vFI>
z##~3g2_(S>AIl6r^-eUJUJ)I~dtCzd(-_Dr6S1^P>yNnE_2V_YGM(&7uj81KFnwh0
zL`@&Wl!rmNGGY3uGa5C0utWJx!t}xQ*fU~?LwP=791Je!)BZJ@empHnqz^pWdm(!d
zj-l-GO6tB1*~^&q6Vu2L4x-*m1S@CMW6MhYq%>$?#tEV6vo!tWv~<DiL(|6r&$ct(
z7NQ+JhVj}+C^8B|Q)f&WT{FEw(@&wLmQ)O*N2sx8dL=17H3MINm^LAC+~o5WE&nj0
zg=)s5A%>^oN(R<W7#D`@xZERB(Kz}?puH7B^+u+q0;P+66`BCF4SmG|YUYLz6?~M<
zHT#7qWcR2x{Jjb6Q$qOWq>r|XYEDh8t*@U}e+E@xOe!l$oHn&~;OxOuYwIV?1~IQa
zX-;%)MsivzYYUB^MtyX8DvWegF!Q!Vl)h@Rrk{}tBcuKiqhX+J(2)8^p~<7dbrVtl
zGigz&j-L1Bgk}isEQfX^J_?#xU!tu6oQz`@Eqr*4%%(3PO9ioexY#p^eINbXME_vw
zB#C;F7>@I?M0XTa6PpaQYXFITR$K+YR}$JLz?Y*GEF=XRT<jO)D)^U3+y}@db4qXn
zDfp+0{X{$kK3bcy2FGnUHbj-+Q7G_{jn!takE>v&NUQ+7ElR<=q+o`NeQR6=k0=Qf
z=4*2?Njyydo~N#O8w$Q9Ef{m$lJg*QX*@0bO0Wjpu{b8jXtC0u1)n06mTJhH7gx*4
zN<zO1L+1mGeGN;7td1o50$~_U)+j32r#P9OhLeBepU&g_FwpfQKyRX<VO<C28r(Ra
z;P{>t+)w|W#w}-Ei<8%E77><#@TN^5t$(0@f5$<Zb^xvcw;PUQqc!~zEYid*()1n(
zq=^Y$P5!Q;X*eXRqcr)uh$d!1lfScQVnU3jM$v>Dz_=({Q-f$?7HOiJgv!K(7)@wk
zt{vLT;Nj!6lmAiC#4OT8BZV|E!K*2Nwqi~6t)6^9wENK@ciF8TpanP7R?LRB0Ik>}
zZA^&Kc9znnk3_GIv$gRpM12@IQ)yFdBAlVLDMF04Ta`BBd0g-9sP+onqBJQMX}Vcy
zQiK>y7*AA7GXqCSw5E@hCdDF6yObtHh|&ZG7G(c`WNOB|l#FDo+Y9IcBVY!7L3{}a
z27<w0LNF9e3?v0pAlr^}@IP~1Mds{_txJ5Dn!hxz(kn72n);S~t%S#1jt->dU==v&
zS5sRvu8zM4cB?Gy*0YCZ;nxlp!W=cMhvrWT3`@|Hv8zsoFIUgg^UXrDt#KsXym|Ki
zP3e*So3e;O$-9G7A!z7Z^H$BAj|T^xXn2t@=4X+#D~(o*;YWjAt{F=d)XX7F2B2Kt
z<X55WQ6o~hWP*neHU<t=nAu?u8&@0!5?zUM4|lQcEG`nS*F+Z5sIs`381{I;m`m0y
z<P*)jir3-;Xy$b`9d`__6cv~R;{had$vw#Dqyad?m2efl(g`TsAjqAdvY+P2X&Tjd
zg_6X~ub1Ev%|J8YGl2X6d`T*_ohIT0dB!l{JkW@&8a7=bD($_5sf&uqGuUvYiBP<P
zDL{8W>qnI^xiS^^1jaZuDGzl|MO8tJCFOQ80C6FzCyLDVEJr=5j^#LTQIPqW9o6mn
zk+|RvW&%*%-05;4D>VP`YkVWF@$tEaiWy5VEl>r~cMgyGQRe|e|MhvAf8;g3QIrek
zUcKEw8H8TCm3nuOmrWTkf3b@VpLw$Db6BZw_-gca9Q8&PYn1#>ed=*`sV2E_=Ftk5
z5$2Czt;|O;Aw`89VwWcN#xbY`k5xT=EKX0MO!VKVR>W$YPG=(i8y6|!ML1o?MEo~y
zQ^ebFx{HbUZ+x$a-^UcRm?`Fx_3km=S%{Cgh~{Jv=b@dOshwlGfk#8N&8}tzbagvz
z!pW<`#)-GR?i2PZx?(IFmC^3Ab3@iMv~YVdn{&soxv-0oo7oVhWLD#t>>=_?&GVXX
zv>FU}6zSXSPR1Etc#zXcEWM3ysyIxD)3_VOs&M8hv);^n8tJi2qF~_ZBb;mT)TZOd
z4sLNLz4cRGNRWYIzFS{gGocE<YiE^K)zxU`cC!#e3qL`O%;_Vr^O*U%nS>Vy-AJ5S
zgT8pvOrS-JA8`fW{Ha&&9a*Or?AQ4yJYe-?BNLnM1^e~sOGswbD4ZXUDO1nP#HM?}
zej_pY8rfX8zy6f#Mn(MF1@(1}wXUA~!Yn}eBk8p-rPngiYcpy!^D8q6lP7*>axZ@4
z>P7wNpK?txMD^q7BMEQmOSRR^i~a46LIW6<k%=Gd<|Tgh3q5l}LnD4y`O`DOd^i(d
zMeObNHS?GL^a4;{Pn?DiBj#oPM7(q2hk9e}l<B9@u)f@%l0_O5>!wbqou!#q_)~CY
z!s$FOkIx(GCQTh!*Vv$$SNc=X1^mTC)4u+Rx1aW1Rn@3b6{9s{wZEVkt)RbU(6Au9
zD;{S0TbT_tjfC|ZK$Sv6Xy4MmZxW}}%+idT{Mk8>YLhqxt!>;a82DPIXV*zAxb{#C
z<b*pQ??Xv|@T^2^|A=h>3D}!N=D0Vh%sp_MRJO4<smzPnq%vtAn^a=2O7wAd%#M__
zA7wCxYVTl~5yMeCSSFTvxA6>lDAY7*W!zLL1PG_(N2?luFW~V+@D&A(uLb^FK@%^7
z#5eJSfg$>mA>L6K;<p~da|F&6NUsW%4-aUDHwb)0;1dGh5%@=ea$O(hRm$g+>-vfX
zm+Sfl3NF|6)d()v_5DI{{DNdXw+nn);Bx~1CJ?_5NzOtyFvP=&;TVBZPYW+!Om7r;
zp}<Q7-Y8J6Yds|RV*;hUEopB{u5Zcp{q(wka`=M+F<2PKT*0uHz`g?UhRAfhO)#ty
zI9}j<fl^LCUOrfEmB6(E?-KZ|Kq;sHuY&Is_@%&a6%0uE0#d#}nb7+Q94v6CKq*&X
zlHdyjUL^2pf!7F>as_@T_-27G3Vci89~9KC7l?ZBKCN%dPNDA!j#pw1RJU93?-j12
z&3XS-JkEIkR?Jk4mk8cT@cx1yBls}E@xsRP;{=~5IPM45hjGdLD+EV98DA+l#tq}Y
z5&XA;<38d1PYJ$F@HYj=D--iS7x=ZJ8wm<Gk_E?oOmYV9C%TStxZp<!-bZlU-^?E(
z_=$p_Ciq!`<2M28!?<F&OyJD|ZxgwD1xNW=PRegc`3)&Q{b1qiq8_v(D~(Zx0fC8%
zZ=zq4iQi5j`h{`SgCXj{`6>mTAn;_#KSt!n3B)+$e5en@3q<~6ftLyVmE^xp<Zyqp
z{2c-@P8okd<T1~1Iq*w@;meZ$4Uzjm;NJv(A`tyY@;<*n)SK~CmEVVcr0ZZIpMqTl
zb{B~LWBKC+qTY-Tm;7gn+(d!r3&gy}dNE!pprdcGK-8P@r2<iZ>L(w@E6cAFi2IZA
z`vh(jdDNTpza|j<&iK2c=Px4vnLx}htmiugE%ZM*deiFzL)4$HkFW*`FA<1wz;uiQ
zmP30mUM4v1Tc#f?5aWY!v=htW{-vFSt#bupo?;y1f+6NnhL;PxS|ILUrehp1#5iDx
zc3}9dK#Y6F-x7#=Gmd&QM7;^3+Z9X~*j8YBfv6YD9WAgzAnsG9pDi#faEid$0xuPK
zg}`M3e=Tr>!21P0DR7HG)Pvf~FZJ;MN$CGn5Z%S)2v`E89s#LGphV>l94`DG0;L`S
zJkO{e2pFv(o@b0pKLma*_#A;!58Bz7<yH$^D^U6&@UY;RhgfdAKq-IVLxpP?*SwST
zEpX#QIkel=yrs3*2tx|&#=mtj23F>A|M3RWo~^W_zFMG<Stg05IaBkQMW)(H8(U(h
zVk_-*v#Z}c+`?Acfyh?ciE1lt?6wV&q%<=z73<AXvDY@X(oSMxGVQDVq!A(ni3)@(
z@k<^$l_p<uN@VzoKvbG>Ou7uO$7?jnVNmndwRZmB3I8#HnABMQ^?l@fQ25UYd}AN-
z&j{bvi%D{?<+AlZD{|;mmjAoJuNBl21r`WATp%XPz3TV0hklN{T%cX(0i~r%PiCn}
zR?Cw?guzae3kD5OcC@<-O={X2eB%!RV$x*zh``MXnx_ezD6n4OMG7KkbSjHR9ZbiW
z>0soz-12S77fIeWl0OYFQ)ogmOQ7#ULEHfC%XSN)`EV1N$G8RLyhF5HU<dF{IJ~JR
z2viqILA1M3V`DBz*Ko;&CP8kzi*KI}6*=gkl!S2{b!YNT1IDR1T>8>x0=IcMb<Qz4
zMaf}OYRMiCX&2(w#Ka$yJoU|Kz@>g0BNemfK_U8srzNlGLJ(Z_=#T+?gjWdol{gY2
z^bXW^)bBKAQ-mG_#N-+!hw?c-`!ud8k(_6bhYpyewUNa1q>aGc<@*C3z^{2^2=(-D
z*Y%)5HYR!Gj=;-H#L?O%?U6gO4!oT%zJ2PEJ8Be)TW&L5&?DFF8u0$@;@hV$;>1<o
z?oB|)*-RIF8|SY6=z+14&;vB;k7SXfcBV4B^bNo`fWu8}`UWJIz5zplQ-0EykAo6$
z@3!d!Xsi@6H|n2v4~hYJ$#BMtEl>KW%<l5d2YyzRDusCJI{?oKtsDoHF9!!DDz8WG
zXT<A=gXAy=bBZTN_p{x8nR}6=`^A>a-isXFlhrury7oL7=ekFyf{zzgmJ0w<qINkB
z(A6JDQ=d_O(ucPKP9#U=cFT1KZr2yjG)^Q(_p4hD^Pg6ZgY=PJO1wu#-&XCBQCix!
zUooYY?Cak3HoWph_Q-(E^Uxj{|9g96Sc9mOk!V;o@frS^YWUq`<A5|AZ?$po>2|uu
zh0~*GqYJ0o1HTnjf;`=(@49fhy`3o<e7a4(a`ACH==LLs%7bZAr(2H`a6Iz$jxHRp
zDtaFqPvaB4(t{5Nj_J!f0fjwCdtmT>dIxC_3}+9DAGZg_{_kv2+Sl3HVscGGeFT{@
zW3p$Hi~Zc>y?<rJLEPkmI_c0R7l$^vIJC*d|DpZeJ<d4MAAES)R-0VhZyeg>LUV^7
z#uqJmj`|MD{_WUX;oxoEzBaOng=>q8wf<LViwpgO2$#3B2$=3IF7S$=&n?DVi+;I#
z3yZ7=-J7>F7TLmrq}R$87IZ#0Y72|BtZkkxEV5JvXA6s5h0Esc+4dF|kMR~3jJkHI
z$hLQ>z?K%+r6ODHQn5nqQo+K!EycUMEd>elMijevBZ_Rb5yi76Z$yzDbuZLSwKt-`
zGyH4aRGYVdwtg9gLD3Bb;p(Q;CSQ0>Qy{#fDQR*0dBuh0P5$EI<^KHgri8kiayI`q
z^sHI8qe*K{)t2X$AEq@~-LM(OpE?JcQx`R51e=?J%QBayUz>JK%8lA}$<0||ZMjt)
zY=#A($y(*Zb`)7*{2*=0%GsRrJ#Feh?)kYxE6SUUCFUKW&88M?hd0$Fy4D}R?S7_}
z+WZyxJePlV#YI{gwyQ8!nzRLkrsq6yXK0g2TUgu>q;l-ICGgqyBf{-+HiwVMd7JW*
zu5b<T^A)~ATd7lCrlUUL-^8K65BlGu>Alm+(t`C{8kTC|_TjGhmgv{=ayDz3N-FQU
zis|8TOO5b(OLgKcH*z))ar15l@6J8&{si96_&mC5xFmc8UoRbP#&tTFS6iXA9l2E7
zdgTonD^jraMk=?Ht3B=ZD>|yE1GeAz6x(kkVEYX}ZNH(J&1uy*(7$QT>0vGZ32fPr
z4lKRdSe}njkdO2H=FGZ*)YHX_wDR24?$~rg>$gK2IIDw}q;J*B(tKJ9!Jwg~0v2^Z
zgI<VDH*VD+&zo*cD4fuCLiz3511XENMQ3E@e4q1XlXi_h>_!?hs)bUY(*{<i=bvAq
z(e@%V4pJ}EE~-q=S(Nkqz@{x`&c-1}l%KQ%ACy(z7Uwi_HkJ=VzGUj*l}YZaVKf|(
zvy-k>(zYOj;E8i`UKrR+S1Uhpsj)*_VyyBt2bKrBXj>*OK~&Cg_nhxZPq@9(qgCW=
zroOeyc;b2GC*oS6>aI5$Ip2rtayHv{MtFQAhutGiu5%>UdEvFL9JlNx$8gDUC$&TP
z&q@*_5BC6-iS8Fi`(TmX**mS-#C9C!)|Fc4cIJwd^7JivH)Nc8jMh=}ajlL}dWw#s
z`bFu{(IT^}+wlncTeB}5z_{==CqrBE7VR$|tjb)Oa=k`lq~@k(t!Brn)V5~?FWOQb
zxF&VwmgMEWaB_9W@UZII@UN<W9e%0$FFkRWV3U%6F7XAIY&mL$Pir5}sxAzVt{xj+
zR=p~`t@_>4v|ef9?CPQzS_|c{8OU~Qk5kyrEZ4C~h%anZmlSCzzq3imLO3AcIZB>6
z1~v)deL}Doj{QB24G`<-3(p$<N1`KiZF?T}6v0jpv(hJb!KYiD67mq({y6g7Y8kvS
z$Y-$|gH+u`8-tWhDx8q@6888=FZe~@JFVG+i%(e2+k!lgZ9zsJZR*>n%C;a!j`%R6
zqyKax`}5{dAe2d4gVc7;-!^gn14le?L@3!m=f#cY^zw@QZ4VsrTJ3AK{y86hYfjHO
zFMr#eR}mhXL6ng1)GJJD=*s-puptQL(0NOc&Hf9f%si`XTD`yfly<x~hOc2Kw*06!
zPWpU0HcV&$%?y-u_Mg6Z74`tZ#jyv7&+o6gx=l&YfB!%HlNK-Ww<)M^gUo@FQlL#X
z`bn*g&6phYPpl-Y{S%>SW*A$P1kBu?zc;bl!{UiHx9UM~=bE!R!vCXqTIpD9?eV}u
z^8?!2W0ijPW&K8*X4%<jfWv5WkLmTfU3&!RFElrlH+ZNyYv#Q+g|M9ST7re@1`iGS
zM!e_V^y3%2>Bo0I+I3<qHvPB)yG|7Ft`on+t`i{xUaPP3E)#w3i`r#k$UiNsV}G@y
zMCyFME=_mFZRQ-y@?Q|yZo*~;PD)U$DJ$(=C+c!v7@_a7wil`WG2ZNH`ugJ1hPkb0
z_InAT1wP$hTreNohxkb(fGsrkDDozYB<xM3DX`BAJ+p6-ul6l+YjB?z+QlNU#qOy_
z_{dt%-&r5}kvka-8Z~_E(5d4m&zMlFRSp<CrlGdJVQgb~+LW4x#%W{W{(oNWc>M6J
z95!m`sH)xyj-^barp>4yUpsb4-Q>pF`nsu;hRm2czOioF)CMi)+X`NpjSFwy^pSPH
zLGNzz(?*4L+1MXb49y^zXiVNSpo7{oARBuIBw88RE+8M<1ss;!36ACZXlxhIF7X9y
z7tqxTq#QAH=qOO9=iz+ls8Q$8Ib6n52Jv|bc~J+FNkY#}PU_LA8-;-}%@w|$AYmJT
zKpSzhFR?OG$<00)+&dS}B3Jc%^98Ms_}D9Q1IX|MUq0_B<%9oQ_~5hKJu=<0aDw9A
zIIpib+xrer;;TJxp2#ft-~WDI-=st)K5d3=;{6VBqj|1Pd>F)TEcvKOn+L!(JYYT!
z-MC^n&&;LG5`uk{#2pcdZSy*l#H>^^n288CCT58|OcICZn`SOt<GW*Tf$Z$;c3{jp
z%5{$I0~~t%b8bp2shy?gV0kcRbj|#?{LDHy4(a>zGs`-GMw29tm*a~WkzR*%>x7`=
zkWSX0{z11x`ZiEz1>Fwmu>5P+2i*?oM7b~Mc1S16j-b~eUB4gXf5G3qv8EAT+{z&x
zqI!CQ$041FqeU>vA)Od?2@!{M!f#B7IHVK)XhOsxeJ$|s5~3Z_sTf9DLX<-~(*}j2
z9Mbjs6Cw`j`s>IvGa=d`ooJg99EWsV%-E6Oc%T#dLjsmqiw8PzGb<tDflheOkk<o!
zZ77Zh`r1&82m0Csw+A}unos`o5fAjWj5;3ZYZGj5^E1f<pDJwrHo^8vKg*##h0poM
zcj%}!_>eFe$4vU({{*Dp!cRQSL|$ff0ISSq{exMhie<t$;0p@Nm%yxH!g>Z8Ubk88
zm=zWlOd94Io7JCLzYx|LV4Y{PMlg%s&(@%%^T6U_V1bOU4yFg~1rmG<*rjAY{}d;;
zkTLMz_^0#E0JcZ8Zzt8~L-5u>(JrdCTmwtri1oc<nVskwr1}XQlzya#s&zs|=A38`
zRpW+zd8o26)UT{EWZKF4&v~kn5eJ`Nta9;G#R)7jaXeK+%0-HdKxeTRB$=9h*TK(l
z0z=KWhRFb=z?+br%-zUN+LzFPa3`o72^=b!J=V>`IdYF;z!x9mlEkoalC9h!;6%!M
z8cvmRHxq^_-+H*J-La5QG~cUSN&wC3$|VBOtWpud2^BBORSbqRkUXxe$3orBAg&|5
zH{*cb(F|BGs=|7q3REYZ2Z@nN5N$yhqKevSG6pE78IS<5X9O1mK*L&nqSBIm$_}d<
z0B3hAM?Z7Rx_c%cy3z2|vUXom?(1-@XEFfga;Gi0!{8>1_5>g~B>GQP#AUhZqH{b2
z(atUx)Xpla`fr>V;ow{|#zkCGaqhi(4_sjthEF*|50~W4Gtlhpj*Nj3U33%e3yNYp
zRcgf96KZTe;mtt{yU;SqGn1N#Bu{6c`7Q$F|7b5Fa<i=w;n<siRu=m@sP3U@wVJcz
zKjvTVGxTqCd9`9Guh)Z=E8+GaRa1DRAxSkQT#t6qaJ+vN6^-;2=)pMjXTW<s4!sHV
zHF4-@W3+0Fewwfi)l>kOSM3WEWaeW$SPabP9wsQ5rD;g2$(nQENrm~Dh-#W9BIQG8
z^ZgLh)yBn&Ihui|T}5$BsWteglIEZ0m-RH1?4|LO>!w%n$Kq*K_`s~0H&|_t1VdkI
zq{IL1Mk@gi4|<Ei|AXrwxIZtj=oHi@%0ZCovejY-LH&Lsog4&Twb(&$Z8|#$zGkt5
z;DhN=4uab(b`abaVh6$3Ep`xG8*&^3->}F*P`@8r1hIqQn-)0;5)PkOD?6LdBMyRZ
zS>zx{Z%yeQk2ow)@K9Vna!Iz2T&CL}F6+Sg!)4h1aM+K@3=Yj6kovRK{;4}p!P`#a
zKK$Wg9NTP{x3n0Ja(VMQxM8VD9GAD$R=B+FM1LE&pFdI1v;<<P65T8o*g@dW1Rf_4
zj~bT4{LAp?0%r)kQXoxIq;I=GydE;XTj0MG)UFr!EM5*EPpjT|mGXOn?-CsOnE$=P
zb;uH~W9*VVg@|FiMDR|6_ZJ+i7MYLNVwT72598wmpD6fT!SSxZ{3`^%TJV*E-zfNR
z1plqzPYC{$;M)X$Q}B-j|6JhLir#7$roJk_f&QU#8pjKMlHlhEUN7(xf!7E`yK}zV
z1ix3{(*mCpKKhN?%lL!fe^sl$jeiRKQqfIa;U<0okPD89JDc>AD<$Jy1Rf=Hl%MH?
z1mZ1)<?+_S^eTblg+4{_IRY05eX&|?ZeA;JxzKMA{1$<?3w@p7>jg)>X|=lfkif?U
zqW_q_S>(3Lbulive18%;#wX+GM}p*1K`uWUuFI?9aa|tIj!OkOdwN|eXhD!leylB}
z>>ihjsCN-tCW&sH|A<S)!%_(}23H1yhy6xyGqB$XO2n=g4+<YQGs|rk_;-P5B%-&(
zMIo+!?{#q<np8AgpCP7TZaqu}?1GRdoq{)@tPtc@3B=9F_(uv-j}T64=olU=5R)9^
zGX*Xch(W}3v<Jfv6r`dMZgdv-vcMe*(sqT!H}eG^E%0Q4qw%AY_!kR)pFk<64>uL%
z_er^Mx#(0DjXD@r&~&iYxkyw?-b~4l2{*<?g8Fov@ZF#Q2whu}Zvu*ei8v;80L3L2
zxCwZt7%5Go+r%x0{x@pk$k8=iav}7G5r`u<ROB#zC?$3Gy!HDO-RmNeegWt<k3{Tq
zOj_>irq2bA{)$P{Kyj5X9h0-UEJiA(zS$Vh2F7Ac^3*ryYI<*uk-|p&pt<M;O~COW
zj7e95f)@fi6}*o#>USF8nBX~KEPGuf3jP6FF%FWm>rHYV7m31j&@j=*q>Z4s%2$ZV
z-#RQtD#k^k-9?bWy%v)^?NTxv>dRxKH0?#uT-R-ncF}39dDGh<xZ0%y$_pc<sxN)5
zqD1xGiNmF@Gqv&IIK1f_5M25?&jL>Qsr_<rPy+6CRp`73bUawS$?K}n8S|afZx}nA
zNM8?}xy!c>IOdd?<f(5Lx=%Xepz_)C0hQM)*A29493+Rim{UBttH8mW%X0SpN##2Z
zG*`QHxeYkwCw)mcD3RQ$fNr_FffwT-xkMb4NDkvDN{+?~o&hXJdMO3%g+8=D?X>R2
z#XWoX=~>pNw5%UOXZ9$jr2h9QD`Tu@S^r+W`K%=#17(x&rXBGZzz^s{9s@ryj{*F&
zvF{3wsyUfDjFPEFUxUIJPr>;`HV#Om2(!3Kkf%|3os9z$zTC#ar@MQt3&)ckTYE_Y
zpYDbyT{zusTU|KaReyBh**O2$g}1@^w=Nuajqcnj(2u)Ar>8R~;F!JiE-oB*y57fy
z7Xd%s#;LHtPosahiFN@$;2r~X7mmjwdhGL9)iApO9}yZlbeJ-2!i>oXph|&Koj8{h
z>k*c<XPMTaQR_z1Gbh$og|Q)5ZGC^O!vs72WX-s7^|dogBf%*Tc&N++;6l*f@fz?1
z$D}=*wAMyDJ8EL_Xl%|jcJS%_2bT6aC@ursONYD#4tWdwPk0NQK`#WxNL|+~n7C*y
z8B&Xvsr+|F=}@6H#!s6vy>4=Cy%StxrLl*Y8?GfaYL(5#{_Yp2@tSfJxb%>tKsd@#
zAasz-8R|LN+DC)^61~qrnCE-_0Pq&8@Aki-6FlGlnjYmBV28fEFB1ClGd=K`?*BK-
zUxv35eQXxqee~IGzk%HQ+<pU$Mf?Ux`g~XD%X_2!2Cx&fM6bNd9li2h!xO!7rJkJE
zzN-_x@*{Wj%FCjoS3c~GUiolT^vc_!qgTG;j$ZkiavE@=S4R8=@Bm+Im@gJvx!S#-
ztzWu4FFa^j(vXhfi<kL3BvtvAB`gkfNUhWIi<_+C;#F3G))Z_`(&pu9Z5MT+aFs_b
zF#`{#UbZAP_~4Sj(v)kGuk~G@*c58cSgb7%AxL8e0{mq(hwwiHKLLNShIRe{4ohkL
ze-BG(U}du53QL)~BC!QwDJ`sv5AGo>Wio1<jJhT_r!2-g`Q<4HOPR7fcTsS8F3xf{
zXv-5SE3~0m2`hYsO;{W4Um5rb28B#)Wl+euTiPRZq$R;4kJ?L6%ScejIAJZZ*83f`
z_8g%g-&^gwG4X~Z4gy(JvX?NAd*e|E$aWL}(pubkQ4fR`RpB2qAKgt)PzwB5O+U%4
zAMD>(Y7yq`L|p0lM>+PfwENfi*!zWnrQNG0>QBki?&df#AIIC#9*5<Jj`hzQbfc-i
zp4+^pWMlD@|B2v^XO&Hu?>DP1_Fpjam}5pbp&L^MjhWKugjUqAePwUh+;m5BZrlKl
z83@V9G7`WMQXIe$^r|=9c{zZiBVBSd2XKUR_tQdy%u5zxf%gyE$sgNM8wZWyb?7Q;
zqc0|EBU7TIHg>8rt^U8s?HXDzcxXcCPF}!0Yab!xELYIRSsa@Uq2cx#v+?46#X@we
zgm61}2kcAdvexK?a7%QqX^l<@w?yaq*2QeR+-z06zjdt>f4OzypS4c>w${a2e7<$!
zpR`VVh1H5-4B?ja<!u&6LPS8#xRDTL6mulRJ6oplzSfiy!YwJ~rk0oTnU-jTS)wcb
z#?nvvk^Te!oxic-|3HfKOKLxZAU+Wt1Tn)(r{ISr9QttdaT)LxaK$~`aWFy?UN3PE
z|9CKzuh?7M!(Uk5xQAcPLEOVmhZjbNBmB@4`){cob?^fZ<64{XzK79lha-H?!&ntR
z9O3hxaD?l<;RwBf5Jeyojxer3E*vW^S(t~Xb_oX}EP@AzZX&W@OM+CkFkawqBwk>X
zaexC6-YtrMWvD=ef18g$gb3nT1m_U;`!Lw=!@pI2H5)Dd3bR*dp|R0-;*b2*OiLD>
z#4!l{+gyq@{aAmR%erRlqVR*q6&EAV794i?!Ez2HNM@+hB>Z3nQ|<$0hJ+s+=unnP
z_(2u4kYs-E4nH`E!Vl_L%%VN(gdZG|Mpgk5{U8#4@OTbC2%?@E9e(fx4nIhY4jg`P
zD2E>;{1gs9IF!Q=5`GbfA3Tv41fCE4t4R34lPLTk6~jn!!VjLzjt)dCcft>zOyLLh
zdsX<sVHAE){}Tkxp-_XTu*(1x8{ki#9<G6%j|2P>X}d%L9L`Yyn?d<IhyBB{-4QI*
z%qV;?MsO6sW+w{ZNRIe-8LT&BohX2#9NN$EMZ_TU;YvVM(%3}y+y}|bvl&?~A@*G^
z_7lYZ9sPTh{yoQbN#j$ISOIAcVdf~fl@xs9VsivMuL2G<h!SXPaI7Q6j)Etl!0Zl+
z&Au~U2{_OoNziJ7HBk!wL<**h0%G3~SHT96xEQd>t-z;~g5SB=SH)HEPm!1fcyW}1
zVp8y#i+xc%1-|}D!q|isdzB<O*y7XF72ELwaU8Vx`iaalkl7Mf%R-TW>DXWe(OO26
z7OWxT{=O43_r%qLer1UhA;EDQIWXcAsmP3BL2C{SW)b085MHwhX+Ykje}Bb+YguH#
zL&xZs<5)r0ax__FPJ<@Jf+h>M18Gu(7)|Ghrge~bBwEv0(Znp$bhc<>LX4){MH5~8
zy=YBnHZBvhNYk%H6BA-I{X;aNcMT(2({9nkEYkF;Xkvm_lb=lg)J{Eclv6`&K-039
z5w*G>E3>#<%q9XY@u0S1LX0-t?%aQ!P_8~v<?=69nha)<re7*eiV&j-*I-Rkp=m+1
zrdLH1vq;lc(Zqx(O<??JUnXOh$CoK=>J2URW%|$iFc~}H!?Xj{#R<6&#75gIW>*WX
znAs4FN{E{`0tCOx8{?sLGP^8jCky+GsJt5J>_=m>N4wazMi+^$LRsj7DvO($q?lub
zxfD(%<O5<X<!eWI1);A|Q*+4!H2c`82Tq`TI0K4c#u4Tyk{M*#h;B=c!wEczsI-_p
z@d`nnEc7O!*E1D>^Nh4J08U_GE`{VdP4YCdJBHo}^m4vD&nN4Yrgfmctf+KHf2OFP
zLH~(N<!KELPAH2(!x$x{3fQR)lQ<-xP2z<-s3(fdjkpx`q{gIXLa0BG0Z5T6(I$q*
z(Ta(+kkL#n49Qt8e->3gV@b7C5CJ0XD0_VS4<yYx{_AH%+?H_e(MuG4vJ>xYatvQl
zJfZM(%ojT9fnflk>38zQ@LzvK5g)<ni%i6S{XIp*YGHjh6Y(D(EGavHW}HAo`ftGH
zi->38*hNGq6*I--%hs8R>~dub^6Sbo7<J@mWjy26!>xX&%|?MemstZn<aI~6apGlT
zm@=Ef4#r{AYr--+H)K7^(Phl$+%aq}EJe#>Hbf~IR747b=O(J@J$eixWF5&La0j9N
zwWwvFP;cxZB3!c_TTDfS(>{%g2-i&Y!PD%gTd&ungTZOvxPrlH-?)OoX^~)X`qNyk
z_kW_*%0}rvXh9q}?Nd)2xaO!haH{YA^%Jcmjma;)A<Qm|4q<kgJA|2jZx*tALH|CF
z3SnkOg)qa)F{}jjIAdY8n}_0Z&w?*kR0y-wLm|w}pyNU|ltY&7A%q#W^x|!V+0_9z
z6+v1K&Tx*vYXxGlA=B>{_^`m&1->otD}moBXyynk5Qtx6q=%O6Gdx2eerhl-*ER85
zigCHFxms|!uKBp&a$OToMwXZB(v(NIuUKFQfdd5&5jaucc>?iR=6qKQyhR{>+c5ne
zfe#3LRiLzk?_<ILA@F+zX_FYrZxsrZa#?)^|CvBM!ddQQfl@w8%4c0D^h*RT6?mOM
zJaIX{l+$`a@K*%BD{zOvZv;v?{do%a7YXbtu$w?BpI^%7A20Mt0viR+5-8>KOZohF
z3H^5h9}~DqK~3bfM{(Dqz32-U`EhC61pkxZe-->+f@9o~yzW;xy$Ld&D>&Mn@$Q26
z61-CI;{`uM@UepbT<{r!qy4EoI@+K0EfE~|3F9{j{%gVS6Z|2;pBEf&$t;g?%liH<
z@Kd3qUzm=5AvyXHOt_IQ_+f&#7ra#P3V|a8juC#X;B|u6E7vIluVLguMLyLGG5+~_
zs2BO488-;TeZcq~0)H>^PY8TkAii*L{#Qlrj{-js_&0&*H@Y7A`7uPlF_eBYGnJfK
zEU=?Mj7Rp5>n-vF1)~2r|4Hil=4g?t5s3SU^Wmc(!<i!g3xTLN=f{0d<tP6?mb+OX
z?tjMD3B)|e@=pmwy%~Q=^1m)}e-`+WK+F%U2ji7o%6yhU)SGeq-e-vVQ#mMvBgy-^
z2*iEJIL0r-V?`eI=6u5iqTd-mQ}m1z`Dp?h1<n?T{^!tQ=y!&=Um4yg5c3M-xGx!Q
z5{Plk_&Wl32t+?K9pjiFg(72^BoOx{<LFn0=vRiQ7sEjUF^(BOO(5#QIO@R=^<X$(
z;8g-w3S1)){l;<+3Vcl9vjX1~_!ogY1%9C*Z2p|zk9ttQ_@y5HY@v4&DCPI}6I|-y
zmwNc69{wufPZucV_g^Hq)Wa|J@Jl`XYlV;bgzDp$^7~&@I6}oMKT+Jb?7Dcfy6?5N
zWGAKM-;RH`yX^~1=1(K+B<XP#jrs+KyOd>6`-AT)%I_z5UeLU!JtFXVfqxRXTOghr
z>^h2Z%kjZbQqGTl=ltk*hEEIJx{rMK2p{)1=fix)a8K9SD12Kl=Doejd-Tvp1bS|}
zT~E2Cv(&so(Xpt%(T{vzWBXmc|Fs3mg;Tp+Ao`zNI<?yrG}Z{j{mZVTXh((^FDwVq
zs8kk(MG(x><hSA^$mvrZEOL^FQ!1w<{btBj1EIXA3#T;v$Nc8jM|EenDkTy5Uw~7(
zwj^IIvf<u}NgY6O$puye$2}R7dV=DXdlJRPvpyyr6D=1y400(kQgEUWIgB?-Nk>6$
zmpbSFc3YeZ%yr#V^r!l5C$c_)m=~htihyIziAk9MqU2D2nxkTpr@q;T<Fegiq+(nk
z^YHxOnZhf&5Cm5}in{_I;S~aYC60s$y?8Fpso$wR>~;*|ochTvcLnfV93)5Mm=ei(
zTt16$0c|8PJ!vCwclka?edl>(2=(-D$Df1t=Dy`RQGdU&Z@I&ZA%ka0O!8c}vjvH-
zVx(eRNIU-<)fyK^?rqRq?bj9KCxAJT+b>z<sr`21aJ5S*jmHw<yTLa=T>46>T_`{G
z2aQ=uz`ZV{rL#dVWNy?yuM27EwP4%hfbMNdq^}2{yL`U}eiku3$y49bAHXliLFH?M
zgA$e3BiHLV&}iNuIeQ+8CwBq(R2Gt>If_y|x!Xav<+52Sz8sAedpz6sG1ZsK<7($#
zp8}`r&~=k=P$D_%C%4>}!0qeOTuX`M#sj+K%5a}+<v2(m>7^75Igfqp@Y52X)c$>Y
z_bler5}(v|IW(HFuU0YscgFuiKB?pW_k2>#cd3(+Xjsv7%?ZyQ8h)z;B|!L%HV!`B
zcE5Gu890B$h12cvoC~Mh&zWkGpKc3hN(D~CpKb?Ez%kvCTZn_>k*w1-IDwxJyuFR5
z@rga{m^&bN;C)VcAFWpUoOYPdtygIaJWqSro~SJiP;~(ON&7hdq?6rIsA#jY{qZKP
z>^b=0c#~55AMz$W<V||WoAglZDHZ%kd6TX@<V_moO{(90u<VTcxsznXTeKlOt-cYv
zE{RJhelF{0Mz|`b6dwNiGXHbz8+xXHYqT$EDwqSZ@YvS}xP3*_?{WKzG8XX_CFwK8
zSCq~td3;4PC~6dkiBj&M89+G@6nsY!CMrXPiF)2JuQoGtSeUsFvi~OubC{^N*yA%p
zg^Bvo;4o1c_M3Xd;}Z|rzv|`>w#TQYug(jf(3BLua#<k!;<C`<q`HK{p`D8JXI__Z
zLy~rT-WP}Uxz0L@d_AwY)))A7>Rs2S27i5RkbFIx{L2!Tq%~(qG^h;3d&!WPQ2x~c
z^7WMXO}8U{Q+Id#raO&I<{idn>{4_nj#E@bseMF^a^g5CU)7ezaY~aoPRWSll#E`2
ze=6cQZEQ}#c}jC`wcebIvs}bJ3aRKmD$)`n8~KZhoBXYcZd6l#;tqUsX=QYy(UPm>
z(T$Fm94(1%bhOBNqZ=i1bfeT$%d}QUH-hi54}PkPn*FO1mnXFy7rbW6fWWHMTel>J
zt?K0P;Ob%FOR9ere!BXl9%(((;EDRr;L0ss!oKRH@Sy6G!xvXy8GfqzMdGo%m)1f#
z_{?r^Z<c3nu@Ji`gxEz1pnSa^9<Hv)Mas+7nBsgGp`~7$@^Yo0FZ*z7y#yascbmww
zW}?1b+*(&f+*(Jb_4pk}EE-SIin=CSvyYn}+Nh~GMUG#qD>l)E_rF$qpkfo%Z1*R?
zlXdpu-@%jB4nP#Dx;pD+@)MO1MEM2vSuaIG5D6+Fh=4Wb?lA;W!s3ZG*ByfBu!2y9
z`2|HEx=M$0s>B@{x805_WXByE_MS~?ZQP+gx4PX{m$2LFi#`sOgSbO`jO=rfiVw6m
zk$d(nvSZ&OcW?+H`1<UrEO^X)$6t-^{gFO(2Qwy*dWlmTg{<61IG(4-d+jg;;>ocx
z@IS-KNXfR$A{B{8d9P6zp56!zgs?L$4a3u=)6c{M%#M-sZX`y|O-?wRHzF}|e(exn
zi^RxT>%_=;B@zMWuJ|!>9*Rh8a>d9&AAW%dIalfAuhrER1*fg+JbpwRb5?|&>++KF
zv6qzbnY;}ia4)I-c^fqGaB>m{#xXv(Uy|qpgg!9JOUm3qF>xx3i;?GL9Cl2cLF@tb
zIw&;~6K60}?g3?y#KalmP;Qi%ILAAb$J{Y-PGB#oNyz%D6BFk|_L3rXpGIQhoWx#I
zAnN(iF>y|2FDYVl=a@Ld*h`A=Q#mHiF!qund<w_JIfcEX&IG<L5)<cC_L4#|^e3E{
zIK$aXifI3GV&V*EFR4i?Ce8@<lDZUMh&x5%-$1c3BSE~RMzI4Fk(NrNn$hefMU>m^
zNHt@WkR7RJ40}nP=|rkI%`S%VmJ_Mwbcgm8KH(XQ(NwT<o1Jl#(l@?`agsz|_l#Q<
z%h-YQ-8QQOvtYkx{|PjW@s!OvnptlN>msn0+N{yc`j@ay25YR%nhYY+j|>T8?ud1x
z`1`)xDA=-q?~@r?1+Lt$rnY8W9Y5u}RhD+^*+aA7n2b&7jv9tF=}CcM33{@gu4nji
z^*lY_EHv91N9xFzhwbS&SGr;N^q>(kQuHihP%_{lp&%I=jrnARz^^9rZE>T(iH3VB
z){P>lmPOOo-F)T4fDflpcOR*x&!z0(069_<<54k0c~lG$_8BUZ^B?R{Ky3DChr!>K
zS)+@@-<pvHR!Pa?W>QCjIb4_&1%x~%%oF(9QH}=q6$jns5_f<N4K_^kL=f+xOeeAg
zSIxf0SddcKcY(GeM}97c%{>=wjc_t38h~b$aX|ny<9kK@US&t|?CkE^X0b;0;jlHb
zAqy2EF=`+Rse=*A^*K$I1ItKI4tJUgWSjE;*ajv9)PEC01T78V%`pxV3nD%bw3GnL
zM^wBVT1Ns;gNQ@KZq&ygaf86QM;%d&5*`x(UZ$dmZYmm*fpX&3rv9NjoVIpX|1lL1
zk!J)jTnQr)EyA5+kDO{3yO^&V<wl~Wl}JTwX*H+Bq2GhjJQat|vq>B}ItB{}oQAUX
zYfo!FIzRC41pD(4Mf;FZc=H}ZjhtzuL_&>R3RAsj<u&e34~5oZJ25iS+%YoJ4_u6l
zR69mS#(|5Gk-T3qGN^Ac;%P0Iwh_%r@M#5O)=)1II&9x0XRH&rUf{C=Ul8~wfqzxd
zy(X5|6m5|;LAZYyhdix4B;QcR|0VcW3a2%(#MeWD<59pkZa9+Hy9?e+@Jhjt7aVgp
z%VQp7d8`Rwe1_l`3Vw;;s4w$TUzWc~@LvmlpWqJ({=DFLPh<J_1pm9hPlf)C;FwTJ
z&cINn>(H85#t#!5Mn1+%1+Ne|LLjDU=GO{dCpe}^T2o1DVj2EI=)V#ib0X7k5c(a0
z-z)Gzp+6}&`ibSGpA6KCany^U)Qjd?TC1r+FR$^sS(PiYX3zKn+{l`}sPGOP6~eP-
zFY3{N-e(y+B@h0ZJ-#2Le>JoN^$(3-UW<60tR6&(Sk6n|B;y@?zMt^PmP?+c+Dn^>
z7bc8h?J9w{34Bc82MX#CAvqo6n_)kJBL(77$@I$wiXJ#HGTmq+uv{R<1<4z?3KTh0
z<Z!v@R2Gdo7!}NPu-1i5D3`n$l0OZQ-XdN4j6b2yw7$rjXq^pRTapj=NsHFdosJBh
z>|8F`6Xz~{0la6nWDQ*cUd;6kE<N_?P|=5er<8aF%D010)jyw{p9<)@ZtD5KZ61l(
z=T#oLX}|*{;7LSx>%;gme(sSW)KlN|4<Q#v%)6#6ljOdLBZ&FMecd*H0FJpSCS3^%
zEuxT=(+wxo?{x7LA<}F5Y8-C4V}WCiXF0lGD3P3J4PDM@py8f~NgF|NwM!1>ISL^X
zlW45D<O+@i{#=Yy%v!dB&yg)Zj@;Xzx$04b``@Srjp|FUEtIGpJ8`(Kdl>a&2@Y@i
z1_YPB!<GQ2{G<=}E+^pLwQPqi2ZvuqMMi*kE!$z3_nrQr_NGModH}l1hxdY(tYs_4
zeTijLs(f^BQ=;;E+NBuJWv74baZT4f4s=(2i|Ia~{8V4e{+vkeRGhixCIPp{OQI6v
zdW`qT(YS5KLHbB9rC_LguU`H8s6}G@e_wG9`t&aAuf$ujrY!3(7G1_(Q`Qy@+pQto
z&{*GCGY)67rzj{m_8p#5J5_Dm-mSh7`@7dpcGk(%O~qF46KZKmR^8Nz)6}-_-jz0t
zcWY>@8GrtahMGypfgjnDi&oIs8hDp@ty_KVWMR4pl*6r|V&t%HHI0q+b>n6<);8E0
zux`gbRh!AXwW$KC!cLztZYs8<N5;t2A~YpaQ(rT6QnZLeQW8^Y#w(=}C8|Dzd+SIv
z+7zFfJ|;Os+oy3{1A0sdjqxdV4m_J^m^fO1)3o&qn-56*OKlu{8kX1FI3VFGY#e;L
zE$(#TH2m*(;q-WX%7xRgf7ON4@czJs)3oxL3#UiW4=y|pRii1F6DbE?ME`L7_&5c_
zYA_gPIWgyX8!5z<ud10ap=x5U(t{AFpl5%3tkEFoYa>x>#}2>(vEI%Cv5BY)2QGKj
zYrhtW4eHhJ$1f7wXM-PFC3a|)*#E>Tu`}uEY>d+Xn_>=l?oMscfUz~xr#FlpJY`(%
zgbB41icg<bfBv|*160!vP{0A#G==F`Eff1l=M6L~r%jz$H>v8BY4uZTCL^MO?}2Zw
z{?JNh-k{ovH8UnRHaO%reC|y*9df;!T7}n_x~Y>K=168voIDMWfQH(}8PgrkPMxU^
zKD%!Gcrtp8n^8Bpv2LnEf5k-k!w!0Bazo<;EH82hZ|j~*zO2t4AFdsLz9VtO?1s8I
zwUHbJvuD;!j#TR@JbUT;Hvh!>ao;pOy&UJE_apaD#IKXcN-$@g7&n~e^P$B0w|Iv%
zlKqe9K#b&wFq%m71x$(&j8Qf|Oy(3nelh7w-_mvSE5kGs@$ObNtYY*DRinmKRt_FD
z3O`RBQpL#Q#|#^M%IK=WBS)S(Qd=0|oILoH<B><v7ewfzhMqOJYS_?G&{%nbHb25R
zrQ(#Krwq~NMJS_&o^t${lPgAQb0f6TgGY_78d5Rz<S`=$YjfzGUf&$VD~$dQEomD$
z?Scl)XwU25nNT@xG7*fF`?1DtP)%bE5TBMx0|>9DjWZgwk92d9X{Dq(>)2LtSOdm+
zsoHbAR4tVolL>e0=5jMVkCkA|;WY*?)6h0`d@a4YXiH7=pNR-JaPRK*7lsFgPYI7%
zY%We6`0&<*#pR2K4qUv|TAV)cimk@t5d#-*F^Y}KCw81uS$T~Xym8Bkfv>i=3AYRP
z`0|GzzOU{at_e@)vvByP@OnPGBm91NH=ljfC#@{4cUo}a7A#L|O^(({w_UjPm16To
ztvs+LA(FGGPf>@Wqrm&TSX-}0Hl@#{A4b~a_RFxQ6MhHL_OVju3P{exLY>_c_2C&o
z)8{jH@j4ydviwPXUN1SXBs*mIOw+RFcdAGT<(tNq&8E-q8*~zuuweC!e`c47Cwz+S
zcrQHTkMtKxo*OpnOK*)(2+uh$f`?|z4TpTahnv<3tB4v}FgINGZ9=HJE&UjLjep`z
z-H!zzqo&QMA74AxbI-%*j<JVf<9gH8FT8ovN7hGpp{6}D@LxBVVAI)@?6fqjaIiA5
zHp3Wg`ifA>Vk=<kDIGg@><walRuqQaZ5<w#G?Xw3Ic#g2iI&ClP{Wp6YWn(7>l!>&
zIe^pGE~>U9Uf7^t;b|sJNP1E}RbjI&2)HXaeN_GU3QfO8Z+|%OjX3%-Z6MacMrdP#
z(+4$R_qJ>G_VhLHDIE0)(}zw)&g=D*bfEML>S`h(V{?Rbv+NqXJVLscRvnD0nKFGc
zer)P1^`vYR>hH+D8N0`xUy1otU!^BOClmjgAoGmAT2H}GH!8kPPZE6R_yNh(jCm;;
z$@n-I&;wZ88}tROpg$N027?K~P%tr&6r>-F#gsu3HZ7ccv2}^>QuCL_RXR-X#y<Bf
zq#BZ~Chb3GY|p|KX{_xO!#jPkinnE9CuOy!ZgGzSph#ejV6X?~$hb`U1&iJFMg!Q1
zeq@70pZn~Dha8c{*f=14wR%+y`Sg=Hx<LIvIZy4zcU}zhNT&FPucj-h6!PhM=FsfK
zRA(<D{Me6UI!tz33{wuA#W2aX7^cQp49yOj8B9z)7T*G_PTEk6%f!y06yiY|h+`8h
z&%x3Q+<OUS5OQjxc2=UgqQQBmffw)|LNnMa0<RJHB(f6yS!ErfFpG@;S@3@f{-wgn
zT1R}xT8B>%jN`KdS*>(5Hsk0o#*Y)cQt&ebx2<*f9K-TI7yd<pU#f6gMZ;E_8^y|U
zi{j&pDwP^ZzY_oM@J>n0;@Y$A%430w8a=2H%Op{Y9P9w&+!ttjwxr=x5?hewN?)KP
zwq=P+bTnoKx)p{994_!Ifl~#}5{R~Ad9(<_RRV7lxL)8x0$&#>jpcwc=PddJ!^~~b
z!Dr8w@3K%VdDBECL5yv;KH39W?<RaV@K}h<-N@G8Eg<I|0I7_U0$p&@$;Mo;C(hk+
z_~LAw<Ko+=9t%RkI>^N<-%!zq{-cygU&MFusrn}))f-ql=^3#3nJ=>Tc@=P1`I4Ro
zPM;FJi7X3lxvju)KgT3beUq0#;*A(7&1)e_IUnjVmSWOEP+Zqd#oV9`kCBSmWg+c&
z$WXsid(e}U63xl0anPq!Nol9!Bo_zC(fFrCavlp&8r7d3Gv2fj1Xuaefa{p2V$zGz
za_Q7>AI3<<SU56B|C>0deDsNy5|wW!4%c-vmjjPC{=Na-Ro~3Vfm43chc^~Zz`d5A
zOw7?OvHWCW?snQaN2w$IUdvA==Ju9YezJx^&h8I;9Fo4{KzG$63o90!dL-eT63OBI
ziju>e@01UZIZh-u9%pWS^MQwPP`iN7i7Yy0J$ow?4gcSlMW=s{G7)cyMW^ljD2vWv
z=+HwJok>*(*P<hR8wH#j>HmWrCkrLH(=LsvCg1yAIGI|Wa^dtKqnA=nkf*`FLt*@c
zqe1?e3&*74RF9s3cyQ?UL_&Bz@V1bLklq;=`*FVid;3kOw*76T^Z&jBPCIV@d$!{c
zCt~k809KtoQ9s*JvHdgTRQ5SIh8%A3Lx!BV-^s`FCuYx=?2_W6h8DLf63+1YY3J3B
zk1~`DojQK<j0v@44}`96-MUjmuI>j|XGGnp;RY&aNy{t@mBZj06y-TTmYb|q*<J2X
zV@tZgK01n{&!1d3uD+&zwnqH|;)Ka{<Em!X);H8mo2vD}#AF;Y<mij&%V29GN84W)
z)%>drIoBRC<k)5_Wyl$Runak>)eop4M=UxPe!J;kkRhj+7;<{W7;@O2W06dj$Ebt%
z2mOY>h*2lYvEVpHoe0Tm)QNDSjXDv!$EXuw*hZZQC1TWx&^$&R`k=Zkh~;T;>2Vo#
z9D;4s$%!)R<hqPH|58SsT(k!7O>j2{vd%@<R5fZJnjFYF*JJS^VYcsJGXm^fz-*TR
zh}GlHiZb^=p>~65E>42E=bqhot4h+c!)L&3bKc^%iw__87)(BAFP<>)7MOgF9C#Z{
zK9dLDA|{{NmFH@`f~&S1(^0D$+)1mtD(|ih-3H#f#h3GO<tOIHNi!>ZFUsy{fM>+z
zjp^tE&li_>ZP6u#cR=S|o&53mJ%fw3mj>b2y|IH?Ubv-K;LqFB+H2=NiINP<J9|UX
zz~7)0?^OQ5d?#s2<q?I83NKrfS-3PfeoI@#O7>SJ<&|ydIB*?gKB)YQ`2l2(T$I(p
zKosTFyj@-n`E@TEU6cXe?j6P2BfF2EPOqpGznB8L8N-}+R9GnRiH-i@i_$*LMK8l#
zv`j~yWfS$Yl)b1)>_q{8%E&aAy=ZR7>k~o+E_+d;vKE;^e@dSRI3{oCjP=&cs}~`*
zZ``wnoz_hMgj=2rU0_b`7zkORWHYN{wrQQ#9~P+Wf(0sHD1oGYS8X=J>g3Q*$|UOI
z%gjdDo?O(>Y$Z(=r>eG-M(6`Mv@D#GSLT}jELgyF^ZMNE_x#BP^I#CL3Rd{%rgTXN
z&9&yFjv1k!+bZcft&(1$w@Q3->%@1pPW)08p|@r2f_dXH{vrSHkF?wU_+Y3lvG%Da
zgL2)zR#&Sw)M^H-K~RtSr|{{+F#`4`@9kI{Anba<T!f}H&3moGEi2K=PD-=_i5M_X
z&FRbZ-+SoK2>o{+`evd3*6JCh=fyb{FfUF{HM0;v@^D<wm%@6l^W^`_oFR~FBr~KV
zQ4*!;FLU~m1eqrHC;=TV6Q$XFuuPQu^<dUJ)2t+kO_b(Jw>^NK1bQE3q1<N6VLW!W
zEtGv71LcvnfwG@N8ZGw8{*HNao|q?pmPWt(>AS$KVx2tNq1-RV$zvSK^HH|R<1+A3
z8>=BS?GKJ=vYb4Rnf8rinXJgdhf5u$)^qSBlzc#V4&DX$9eq{!J%~rq=Z1~+P2nY+
zyn=(-M0gPhRhbF&$@MMz_aP2wGYSD|Mjwb{q^+&o)@IOWchbgeXfyCxg0(RrM%#Jd
zlD2bkOtrO*a<tWfOxl=D+UUz3m5m88+8zLhw9UbBxvg!Yqm5dfv@x5s-3NrUF~O_N
zq%ZTNZ3T`yZEdq{Z6<y4BW=uvHj}=@lQt&AXrpi4q-`^fH%ZCw9ZjbKBTdXAO{V}M
zO-zW<MEaqLtZI6jXifC-7@8D|G&L(tiV&p<jMkZ~591vCPw!ljIqzcMCFZ5ZFLh&S
zruNj+&pZoG511zCiC=~*6GXy?DU=6ZQvVT4wcZKVX;=#YajW8-uI^4QPjEOmj{>VJ
zOS)y~JmLus0k%BvQEnuQlOnb~$I6BH3Q<1W=rt5C$|D<{LnP8>Cp4q>m@4ICF{K0r
z%f7j2AH*=x5l|Loy@vQM9N$IT(fO{7Hk$LT6-}ChjF(4~c#ubvKL4ry0!u~lzw(53
zGO~;`EC<w#)&8zWVk*c=YpB6yY^(kK1^{cHjx1l&zb`VT)XdV1oBY|BXSE#}Q|hK_
z#?69(qGiTe6_Dmx6@c;Np*Swau>9HKp3*7K6O2Rda8GUAYYB1=+**Qcdo4k3%vyp_
z5sJ|>O|1}!U09H1FDyunv#_8T)8yV39AtPF9Kdwrp-{u5lpz2XwQXc2!t*ktysV&p
znZREOyhGqRfe#9NRNxx|-x2tQz;6^Z@R~+5mVxp!>?p8{z(E2}5QtSKEO(~B27wm{
zTq^K7fwu^}UEoH6PYc{35Vtbx{fEHM6*Mt~iB2(O7-E)T*iGQi1j4$;bSam4j^K>~
zX9>JSptPfQjl#7}=n-5;dq!4L{6X;d1>Y_BzZ6c(0eK|`o<+QJBTH~t{uswR%zTuW
z@qU6IE%<Q3M+-hd@UY-0FXx{pILgg_*l1sdXkXU5Qt(>^-YXFGVL3dV7``SD?aesa
zoAduo@Xr*)k`Cq@7=|Qg;1dSJb^_7vjF+nXMqk0p1&$Di$&}^B3!Ekp^<nxV$uIRX
zt`ho<0x_Oh?soz)o*Bpez!3KXmEVwh8Se`HV}TgoEcb(gCdN16Ci;hAkwEkl<5CZE
zkl;fFV!ShdoWMx}rwhDLpp@Ulcp`aPi9>$jv}rc4PQiV^<I7ozW3B=>Y9$W6c}v2m
z;x#Xxl{k2`MUpL(L?ie=vJ&TRsRR0g>+*uYKMTaY%XG8>uhh97hHGjAl+<3y6Gh)F
z_a69k?`pW$xz@OsxD6w9RcB>hg5WwJ#;uber{jK#Nf-nCqgohxGvtbaP~LPLlrZjN
zR@yuOx$ex3{#O8$t}V&@5UTpym<x8mxl1lk47`(zZ=d$WiCb<6ihGXDbirey<q|Nq
z49p`j31gV`p?xVOehJh)f~d_Yor=SC-Q>f7`-maQKCc4qmTM1Oblai~aj!?obwT+?
zL`f*bQ{U7%$hIktoTt9&N28tT?(wFDAh^nx^(Jttn>SqvLPCT{aa5cY7AZmx0<Om4
zmctz3$c0>To|QJ)$AdRg_-?Qfh^u_r%Yjl^yvbAFoQ@Fq+A9S7MI0`Dxov@-9Y^kM
z&|LM%n~nCPwxRyVZzWDt-<>#I`iiK};*C?xt!{lq7XYXHq^}JQO2EA<a*C*b3Yi=A
zkDV}G<txJ6>9ljMh?2e@ICq!tH^9#lz8iSz+tvcJ90!#z69*+KuUBp`XmmZ23*ewc
z*F6r<Rlc_8C_2kw_T@x!G}hd5wZLtCH1|;A6*;}iTC*ajSFcvA$T{p(s;%Q=-3|?Q
zXhqKd$ch~2p+<w(nK<zDqCrQKm7NG*V<X_>C63~As|1_|_oFU61Lt_LQVD#zNoa!L
z1RM`!+K@;k;56v}<-#$z=|hW3;A2wJDGw*$;OXsLI3AojULfga*2B2?L0GZFJ8QLa
z#ZF7Zb@a4du3NfphvZ6~)jkJc6;I#jRXqC{vtw}YUI%Fv5B0*KRXm4Q@kFgM!pfjS
zt9ZtaX}}7hv5nzrQ)(I-r;T-1WAQ?zs@`MOf+g3ABdt}dyY^tlYuRF{x~b#Gj@J&f
zJGMJ&#}$WG@kFoUIp?5#L*CClCL;@T9CvKBGzY&54PKv9?th4#vCAW(ED<m#Pn$Za
znEv52uxAlZDjxl-KafQ{X|aoVA|&r3o(Ly;5l@8fS;P}z*o$}~l*l5U2+gyICmkhy
zEr_=i{jcstJPyHL#FKfi+cP`MwTS1RY7tMCXPr)#y-o*<dazC>OGOy@!sG}eEX=ER
zo@KXf66OdaZ*YW>EEQqo79U3#;fuvA>A_pUYSUb*mh`Ou1w6Qig-?eEcgn!u@5O_=
z86MnvuzAbL+ObVqQC|cMd0tBlcgfkD`&`BFoaYBNZ838;o;XN?Ig}P18?IrAI*)`M
z?qL9Q+{6-VJrccKI^JiAzbT2{@CSFU)K#PgG;0X=pl!WZ>sxHzpqKl%3=Hhvo^ica
zbX;^9i;gPlz`2c_O+)j`M>K2IdT{!dBeY|+z;#AZpKyEB=FKMU8a-$83eBk%NvA^E
zsMfF3AXO6%H|bQWA&?`f-odh<qt~bO!f$*#{KidM4&)B@P>45Me6qHGtn$|_wIqms
zTk^MyeYlZ7gD=eY$hsi$Be&ND>HeVGkNofz@mB?zr+m(9f{c=*tp%UFfTcHkJoC>D
z6s*Cbp!)I(UKEs4y1}%@zi#UJ+bCQ2x3DB=fq(Aj)6H4K-iuIe8abmolCy~#=yHs+
z9%#V!_J)><buVv~nZ9GN9>_Gemtj3nr-B6uq4_AHX@wffN9ZSTU<KbEgBgs_$F@+@
zdHd9~poN;Q)c2`sjZV7K_g=rN=8Vuc>|57+tZN@_MY?vgF8|&d>q?^qbtGLk7*xl-
z>e|4%_EE>R_l(dt?@JeE(e3=*<h~!du<1a*5P5${VZ#`;uIUP0R>ja(ENWwejrh3h
zUegqcv#$Zx2bm?j#^|vC_B%+#;--JkI|?U09juLW)w-rf;_#jn-a~PCPYdsX2oKAV
zl+Mj_X=PG<o|%HZ5{|@0bhXCmmO!q3eMj~Wb4wvRt8I&<)HV!U7nd$9s8ZKuUA*4O
zQlTckJZS5k_U9Ew58EFe09CAsZ=%*aQM?IR@AO(kR1Zh5cX}MGLDB1-h=jlsydQ&F
z@3aY&1@?NU5Pe#`7spC_y^}+^+g|VFP&P)dccQHr419&r+eOwp(M}9ZJ1(-`i8o?E
zsr9k=9<ASxi{aU#<MWK(l|DHBp8h>ftowvTpNPBC=bJ}xQV$y%z$c2wUyL?IXM;73
zpH>?HH`&=P=WIqt;VmE-mCYc72R-DjBxq;5S!Ek5Jc4tgv(dL}%61;H>}(IIY}W{H
z0N@$X*_I0H1Y+6QURBwi5#D=%Y6%$Sr6w_+7S?W?^@z$sU)oU$`aq?Rj=s`Y!orml
z3t2d|W(N#vH%WTfwVbFTbGC7J=DdoQEGo+Uk1Q&}{mhGs=)TsgabC!ff|sksM&p2o
z<199cY=seZ_o-S(w!(<d90{>btk`ZQg7gUy^YCaF4PQZtG{!|jzalcYemVn98=yAI
zpfNL6QODwRfuhp5U8AULaQd>Mz6_;7rUJ13)4;S7Ss>n)eKlY`@Kk^($cqe;*Um=p
zNEY|3Od`KUy=$C^0~?TIQylu0ps$KU=UXNYo$rY_^yhx6KR0R8e6gx(M8%*%nt5Ze
znC=$+3yx&4CYXrZQU4-kwr1WW=it(s4Yp7o_^r&;7mFY70YjB}Zcp(U49gXt!N6>j
z8fQUO%VIY0N-BJow-;1l8=j$=rHN*+AIwjg2X66Hy1jTRtF?=#((J`kdy3Ssx5ZQO
zmP%2-V@}}p2G8TimH{01F2R^JQnw2I4uMYyd`jRu0{<xROM%}iXk-Y4ZIkrVt`-c@
zXAFl5944?<V4c840xuSbrwiv>BM{GR#vc~=ia<QrnZ8pX9@K=p*DTQ*7+SN$>m~kx
z2N>b+|3CJ=1hA^&>i^z5@4hw5%SILwNJ7{lBrIXq5HJe3u&I=y2_(UXvdJdO7X7P@
zd%~hGVG)%oQfsMIYZWabTC}1;tF_izv{tQJOKU&1*6ROv&dh!9zWX8s1;4gm2J+6F
zGiT17nLBrz`OO){<H^Q6rfMjiFiXVKR1Nc(qG2ALg!vwd@1yu(iXWx;Ns7l!nDuKF
zA5#1Z#jjHQRT2ZEuT%6EMNx0U#OOa%^v6nnw@QCnQJhc0(CEKbdT%NEuG0TVrb9*U
z!C)$yB=rcAO~*01N`2bWhxck2swnEk{3%LrilVrIQ~iutDt&>XOB6-@*zPro-k|iu
zD*gM4?o{+AN^g&%zf|&96vcVta=fk5Q7^Jj7$U~Q+^X<2cgXhDA{ZhAJ=B3AirG(s
z(Kk*E5zba5peL{n-kMH4hKR3K^mXo&xb~Q?SNlkyZ=_P4Q6kp6SEb{cV7*@)Mc--X
z33aW&9$zyUZ{(Vy&r@4#*{Y2rO`#%#odU(vP!47?BLRAm>DY)65qe=H`zkQTs2mLC
zO;f_4irefN=nMK-m2M~K!;xVmL|x$9g)zc4+9r0RG}fNyG8Feb$edv`1lI5sqCQ-M
zbUnlc-1}G$?MxwI7+8A`b4hs|#%LSlRvM{T@hZe^$4%T0UfCwKNLYxNT@Tlq$c&^$
zBaZsAcbnftlOr)leN$UdU%I-SVJ!r<<7R9GZ+`=|^yx*-XEB(8e-Cjw@6<PNf8yZ9
z?-u;o^*#e{>G@epVpSX%qfV5D`&C?c91>gkI?V)2$94useX}Z|aKNbq-l3OGefXI+
z^qz&xcHHdWfh}%B5AVqK`gX?kVtfi2wM(MXr*@$-+w66rYo&)uw-ahFTl;nC4W9Co
zJ*z)}cVdycP`}8<pCdT2NL|i=f^|M{&)`7zN)WS`?>z7`WOB@}qrP2!iqu~Cqw?Wi
z#DU7|)cZYTbPUq7?i+3Bb;W%xf-yP*W~pmW=uv*Mhr2xo@J`H9*8xb$#~<m@y^I25
zmWB*!3$rvVKfi?K^0#cTL^cgC9f%YP?eZe@DW2R>%u>g`5YD|K{`dEVI3MRnb$8wu
zVkw<43b-z*Tdib9@^pK<*5W}a9j{0-K%XwxtribT{B0JGbn5PSC6oa?b?e7$d@AC2
zg^~g3)SV-@bnw(|-&e_0KDw>^!^Y!rLa)FwARU*rZrv(0G7i2-rsAbU@^ri4p!k!(
zpgoLT;EykQsRsU7S5(c1Bl7>M?IWtHcw^M6IjC85V~HipW=96#V=MlR+!9rmlpKFR
zQ*8N)J8(^Hd-3n^PQ(tB{)4;|Rnx=Xn4x!UGw~Ik3~UpDa&GYP;nob2^QNG7oA^ZT
z9O3ZM^?!J`iP94>L>t%mUw@=F3SEkzoNSv;7zSQYjdb@DjB`qlDl42*?4}cV|InKc
zDQHtdJhUk)azdM;DY4L|sN4Z<iY8dlrl=$eZHmeq&?dYY>Ccl}cKuB|v?(I6piRk-
z*`ZBA>io(X{9h!rDHwq^-NBnqFwf|vRz@!cqnl1VAUB<0BTmQ?Z935$-E`uX(Af2f
zp{eVW8zxrHtM68MQA2J+r8cO$wlUCvnRskP@z_C6L#K*e2VIq+2CZQVz)8Ff#T#W!
zox+J5Qa7eFC$|K&7qYHtNnPh}=@dFw8!^!9*_^z6L&oM*?X3+7!Oa`e8WY#2HzlnL
z=4(aTmc-_?-r7O!(4$S>MxRz3Drt0whBca@MUAe|ibkQ8lz5vHvMvpoA^$p0sA8QF
zny^mS+-2TyLRNCv-E7j97Vy09Big7nyTU?AG${#twB8hJR(!J&)?+k$VO?r8>PYj*
zT+MD}$Am?73@xAY*{n6QrAE(Jmf96cbe0*Gk6LDY5!#M|TD4W?0$I|qA$2uZe3_fM
zHY%O<Wh-c|uovJiZ>#oBW!R?;X-@ZC(>l00qe&2GE7Yq|LybHDWEnUQ`VeaCvSv-T
zjW(QH!4oZ$HcUx0*|J<-dF0q*3LH}$d|n&YoK)=%CsmINCzW^`lWq-${YdeLgWwSF
zrL}5r9}XvON^cIdq-I^y6wrQ?Ro<M^WqeZ#QVswBmKoVNL@Y8i`5#x+Y1TKB+&<(-
z^aXJg+}8%Uf_lZk&)-A(tGaXub@*K^qmNJ<h@>A#KQQ3F(!0_ROn<%aDpQoL#&#lx
zaGMKDuJ`$$)r5Z6U%h@vR+f(uiR12{Fs}3`eSa#9m-iN4STNt;SLi+F3bANSiErS{
z5?{&r=?7AK4*Jf3s`LXwPhVMhVTlL-B2pvu^AVm8$FtBTMj@ce%CV}y+vPu3+_M%q
zvPAKcc1DHpE?#BN+<o_es?SHfe};dVxCrIT7!WA&OnVDnp)Pi>?!4b$KIXz3uQ+qP
zdu{JJ|3hoXTsUyB&%a|W?PH>M<spe>-vBoB6_Dt!_y7SANTPl|!O&y`^|MjXb|!&9
zhMCYQP-LcLnz`wK__zVJ5&9{B)p$z_vO1YQ>~j)K6?&Q(5TY~_A&{7n34dKl!3<Eu
zAO3NMiUpE_K_&YkGTyT`8!cCejNVeI63nbV4+$4#i;S#{9)VOdxwGjR(KXXd>};Bu
z(LGU&7t}-6I1Whh$et+2>mh6G;_qkqBXKw{wfz>Q={Jjn0(@QT&quQuyDU7;ErPub
z?MK>h3y>3z%Fa=UoMyo;h-jc-83AyB^4TPKhZGu1SVy9P*x)28dPf0wwnRkwD23D6
z8Wmx;l@*$Pt4N}OH(1iI_AAeR*n(x7NWkEQ{w9HW=-G)aSZ-4yh`(=%p?P~${0rX_
z?Dtd$mmK;XA`$s<@oV}gBppA0)&(T(gpo>;8Wp}-sK<7Zh(|OFF7eG~K?=qpSg^-e
z!-5P<R+2y@`f6E_oudTPeKiYltnZ5idd~k1D&P0bB|arZ@elhiBtDx4M*ikoyzmm@
za=WP1=l#gfyTg26^uxFaRIHt0?i372!f6v9`ev1A`rVO|x?H~5EU-%I8sV#9fmKr1
zB3~^FtdhF!L=$7Q^cZ%RDc~IZW9)M5E>kP?v(spt3d5>j<*bKCS}`^hBoi2yLW}VD
zQtG#dx1m8{+;NP1HL?0I;)r0F2_PG5w3v!Sp-}EOQ^?6u6#cD~K6WZ)-lkAAg=4_T
zOhE*bH8Gc^rmcYVYKf`28qpRBifKV~mpmM<VmS0+jLRfMYgtM&VLBY_5c1`7wi$!U
zffxgRjLO-H=>4*6_d|J_MA}S46iA-QOf<vKQV?t@#704=plksKIMAqKC7?Ltm|`0w
zS-!>4+#toEoD1cQ1dJ6@V>X>0k!aePh$A<S4kD9JvnAs~!hu}VwggFNwdi!42CgjR
zbWN2SRtc)PBxKJ@v9c^h1dUAPLL;NaMAQA4SK_8a-67|?<03s5(Ruh=B&CZG-DO!}
zx*XX?F)Rv%pnRg~9y0YIG%sU0h%?hRnF-TYoQY14Ja->TOO!c@g!F67hRsIUM8s)m
z2U`$LVLBuoe<qv4FPDVHWQ>}Sf7uv`+c36W8RPPkF>Ye|g)!<+T&Ywxg<m#Bx^0-c
zN157Sm8+U^>G<Vxv6#w5CysyF7>V03HU-jMXoH8490|A?vT(Ouh)WUugS)=fP0+I=
zLCPEmFd8XG(}|`XR$0p_gN|P=D~qYDvFClA%C*hP#XS};oH7@S<8$4pa&5PA(Z!?b
z_~m1<I6l|SD%WN!7hgO&emNJ59l3xIZr6@cv`JJ1sFZyCfJ%uLP$?J(R1$GJMkQF-
zq$6RF{0?_bcsw{H<iLr78#4k1D5fMBd4QQvrnreRJ&3H7{*pp8{8{mTl{|*wI9<n(
z1EX`&6`!Se%;Zsiy|3a&DE=hHpP_i%&p3az;%gOuvEr90zCrPu6uni+?^FDPir=sJ
zXBGdt;@?#KUljk5<f)2OPQ#`66vbyKzEJT!6hBz;!xWER$@$TzsUGCvg!$Qu&QbD9
z6tC)GT(9KKO1?$$I~9Mg;vZ4`&lQh)vHe!bYqw)23CGp$#2Wxnm0#=4A0iMKFXQJ&
zU-1r$Bns#Z4CQfvaAK}zODBOk$hYFi2VIeYMR*#sL!K*C*F;Gyund>_A-n<MDXi_m
z8xhfG6#oL|#fX1R@o%d14;24*mHvg~2@Okj^i)N26)lqafPiKDG^tL<(aRK_r}UO8
zevRU<miF~V#p4de`L-#3he}5m=Hu>G^eIJgidl{m$oWtYrm7zLyOJjyJLwT{jM5Es
zQRYWU`$nbWCn<W4(wiwMS|~Okf13f9JOhNRMCj=YEXGDLvS@WalIpkPuN)CfV#-%m
zMd>w`WGWb_SImxqRzhb)=-4W_aOsJ1i?dO*gI&+F0(=i!x)m*T=%IfZwN|2yj*ivi
z%X^3|-HMJ^dTuF57z%s4tVB>l#m@q@)g$R0@Gg}`#EMrTZr6JsJk1U}!$Jt`dY^(l
z-KhlLQQzP==yhvD&r#nLjA!u8!>Nh~to^v@ly9<A3H<f=qgitm(r-j0h(BtNBqhW(
z=L8p}<9tNGC+N={NY4Q-O2>859&k}c7Md2<PF#2v5?lLa{~i24;<VyGFFAM=>W835
z^{~zhmG3?L+3e*W0N)>f&hQxowsy%Sp7N7DJa#yMcY=Yi{7utxRl1Eh!9aOkkZ85D
zdfJnHx^LObmsbpahRu)_eH9T~`SKdTqYb%y9;HO~PIl;R0}natC4f>OJ?i&%dpp2e
z<)eEA1=6blwd*|uSvh1>Z?a3li=D!T4hLe#3Xz?{z5?S@I(W#?GFEO6#%GWggYoHs
z_UiCUbfWzd6)&!vSG=@t#Zq~S9lwz)O6?hTKGK!!gkyZ@>iMx%9z3e3_djOi@um=i
z@u4RgUZ`b&emY`wm*)VUuI~R)EIs-<p(-FUAcCt#PqFd1I-+-Kq~mU*)7_i{csz0R
zlWcq*c)Hp+P~pI<_A>T?KVcXk>FfO%9T^>c>#;%K%!Ls<G>UP9G;pA0@i@3Q8XiFi
z&99qZv*^;chUnQ_=CMxr_MekKt#1CJnWvmPymHLA6N(Yy6W8JUsKfWse}(U(YI;}b
zzzBV<9n5SqX!33@H!}N`(bhhG|A#R`d*pZ8@m<Cl*Z9Z!$gtkGH4%mVL@+|O{mcw<
zGiuzSFhY04`aW8=KtY5gV95QLE;we2<qPNH3)yskqI*8k-B&QsXq3ZO61~hkb%UXc
zPYoe5;{iockrPl9O^F2*Mdc1aQ8d8<6h$RbKv7iY02JY4M*rNKjfUuF2NXpF7N966
z22j-51}NHWh<afrbw=~>hG!4(hG(5|;b6nFn_Rr%S!V~@h?E&@beJ6}b(W5lcDvY-
zQs=6vb1$n~s{Kw+`AE+z<h-o>J4PmTUV>DZ{*5b`nwm+L*vk@NONB*!I!iB0SDWl*
ziHqrkEYWMoQ)=V12mZRNQA-HbHE5M{uV`qPRk@)4ua$Efp57X4SYElX{;|ph4G-Sz
zYbffe-GaHP%7qO-uej@=Z=Jg#wW9H$2?*1k7Pk$=G<3bINo??hUCo9zKC3b;f>*YV
z1bpawg)Xi44u<;V^$+Wf-a^;iUaf>cFWDcTh%{`l_GC{H78S!<Q_DRl!IeiiN*R12
z{UvPV);Ai;W7F2k(6#@sKnuG=6=7enyfG>4Td!>r>%E&@jlL#hoj+eI(001_ik4t#
z$|eK*hP~91)JJQb*^;!*EY!}wx6n9$=Q<s+yAZp5T>uDwqd744V(FJ@XTn~w!@XZ<
z#@IEPhqEpoGij6F5*Rx*^VOWE$25}N9SQrzCVlM6%vZC%JElSl7P?^5%{E<R5AnN(
zc=3cQ9eb(MW;igm(y~exVr|Ofu+?lWIM~}_cA2uyJh;8Z=Xv3!-YD_TZpQiVug9mx
z`G3F`cy)P2aB}X}QpUntR`%0l7Tufhlq|b@?2OFTtjS{*-KvjWnE6HLr^oEFO1?!O
zdtT;ySr?(?IL1!*GYNs;y3QWk_r9Ep^}M~^tJvOd%Gk6Pe|=iuX;;PAl>59Dmm}rr
zvHQi-3FTw;u)lsx*q^5X(qzG`P6_*(jTV2FZ<E&LyXygPdZ!F9rj!VbNuN$*1LnEb
z2cbm3{D_2iIDY6`=qRA3Pk=;tlR!<I=IHAT0yUZ97T)E~Fg@;saZ55TNk7m%Z}j%*
zuP@EYdws|nhBW!ic?E}k{#HPmTK7jFO$qKbLo@wpLO(qW+>KFn6Fa%`rB7f_QkTrR
zYyNV#-aGisq+L4u7m7M;k>?S)MHdP0WlzW3gU(8ENq0bg^7oDWm%nDrh53j3S9RYl
z#M15q?ia?yGbfJ8>FUoo_j*w@?JomojGQuX#>xLkKXB8OH?+02C7#jWAHBUe&@(mt
zz~v9Tp@k<1z2FJ|eDN@Wr+nfm4IA^N4zGsZ_7cySPblAuH9~ASjFPxa-}LXAmu$Hh
z-no3E3(QO0iyr&jKV!^=(-XTq=|5ZIrnUn&HCYe6)DzB~;GOEG65X4OmN&$8C4?pe
z<_i1$C79`#OnVc%@pa1}-2wxTBBA{uH(ez0&V9enH4`#EF)wv{J5PYOuBpQ(>q}qi
zZfG93p4wBQdvx~awHp>YpIW+J+JiOs>M13Y^%d>1ccp#|MTByD%Gjv4yO0~&XAy3`
z+TV~+Zci!iX@4nqwa?=2V<{z++fzzxi`d>1{%rd!zIQC8gmQaI`EmP8`C0oce(2)e
zBh7YhWZ7UIgF42|)9H&!pZYcNj9-6$N9B6=+xI5h#zblC=a5n$e{0q<3;sfaYuwsp
zHA?|GUp#lg1xR&0^w~}Cm{Y!DwT2C?IU4&;<^%#}YD!K~v6-1-b|tW;4}RH%J`G?^
zPd}j-0$M40!poU1UN@3Vk?0cQ_pAKm<&1Ww+=4U#{X?sOsRh4Pq(QS+lIeqMw@%Rg
zq14r3W`s1;B$7DGy~sl1QE6=bm2YT$k0#Au=P<t)J8@CzU-*XhpHlX(a@gOm>_7Vr
z?LVvRe`&-v&vRNDPDNd^$W23Ic}ux64}8Oe{Xre<UB|)x$OpS5S$NZO89$qv5ya7f
z(Z#Wi!mf!u0K6^gnbA2TH!$p+AsL->GE)PC&N+#oygodev+-aiP;Y8pMh>Y=hE$An
z;eAH@Uc~HSiiGA>qd4Vtkw>2RtldqKvU$}+M)7t}b%J=!z3MCYM1gqaHTN~Yf{lIj
zwx<FR%DC2^Z2P*_^wAQ-`?;l#kHUSvMN=2o0RDPX6vE3Q0A){(h^G6bPrdSPJ&^a8
z_^XFf&Ei>0YXA})(+#unJXdhHpR82?LpU}_<NuEZfa!(talDHt%_cle64*W^B6&MN
z@ZHKF%>_V1cLk#8-BVNfI~CI5Bvk<3(<0L8mK4VrACa!KEZ{g3BGR7*BB0)h$taw$
z5oUiwLW${}NSn2=@RI<;aZgXhl!g()-~0g3xTj}ghJ@M60}Q}Dy=#FI{49dMJ$=An
zk_9aI?HRoNDH_~(J1`5+mgHna={TPUW`j+|JO#1h^Z>B!Q!}Vo#5M<j;+&d=Z+B+j
z!H9=JGr)J?k7iy!rm5J+X<oS%&#fVp{3IAF`R|ncGx~Xweh%_vi=YV|(%6l^{V@in
z!2oYDY9&9_rh(Ixfo-7o#28pY22Qml?`+e+HA>@3(8d@8>&QTZE&0Ya4LqYXa8k6T
zF$R822A;MhFK)|#i>6|!k{?q?BaKJs=NW2A%mlkyVa0`0#5$O&mO9RsbOBVt8v8+C
zj<@m_SvgzjJZtI1S=p>K?g4!`-pZ$B1qd)c(k@FU&dQrgqY-p#oE0;Hth}LgHds1N
zD`qdHu@v-*cq{p^V)j%zD=eKjE6b&Zu>k#X4K?G#$TpbF?MK6#%Mf`PNt{dqI@)h7
z0bT!x=;uTH(edcUhI3`0TNq)>+Nlw1Pav7BaWYxk3jtYUL5wvd0A=wtLF@a*q+NEU
zd6nyG@jc^4eM}lWD_0#2w2teTCoI#yJ&-!?74(=g_5!5-3gU?1?%oDS-7R6xm`<hS
zI2<~XC(FVEm%`2+(KliqGDt<3py^YXXnH@GDaXaquT8~sa3_Nzt{GT~#q8=6Ak1NS
zE&+cXNAbcWQ1Q5sKqxWB)#UknK*qP@xTJ{Uu;P6v&Lm{GPiCT0S^?L&o{K^dMi>$2
z5vdK&(Oi=yYTPO@0l^~y&p)p3=}hT>Ko6t$MGuV>b!e3m$%}?0^XJ&jOSHUF(aVt+
zd%99<@>ODgwlh9NzbxuG5^+u60qyBbX>)D&r1h@J>(LDm=jkCz!$*x~ltt4JCkz<p
zBP<v$m`Fapcw&!Q0uAaYr>Q~`p%(9gcHBknhzAxmKYER7ekr%wpL&xOilIa8&k$;~
zKbn#{hw3>}Zt1EX;{azf_#E4~%SL2hUiVNA9l!bq5%~uwbUMlD*O;QYrf{Pp<~ZjB
z89*Z{jQ$QV=r-~f?Iy+CfassdOTDz#5>wm7w$*Gl<~mpQ2(tDNTf;Am7){fd@<Sal
zG#renr3ic`Vy%UcKP+=`Md`t<>G-9Js$)<^i%3qtRME4)qN4oX@R=&Q_8F984#sZ<
zSgOct6=)kfNAfltf*|(<??=R$d?lnCtmF-G$*2j|v8dcD;*wDs-R0<FC<1QpvE2^G
z#UmwFhJ#@xORNk>(5{G;$%l@-6(N;^d{D^Sos<xK)<w~O+X=5!6z=zn>t@wf;iF;2
zz^b{kH1U$i?FF$h(MVe~8FL@vWsyLS%Rl>RQ)%&v@Bvz5OoW7<kN^JldtD(+yu*6+
zC-BpkMq1T4%{#1YC^2bOQxQM)G;|p=t?Ep~r{E4^&?%=K(f+-wNACrHx@7U(rFHWB
zY2s>E=kD+!E>GO|Tmd|xw8zqL;+ECnh1eCqi8Ln46M3!6b|OFjH?Jvm)GwX;oR2c7
zW|4i)N2S^KIS=7Zt$jg1|MJ`RIoG{@+dk*I7wKB3HrBGFId(M%ywV||)gX!Fj~5Vo
z%PnuZ+~+)K-{(Brz5*ua_^p7+vR1%!j#~kfaO8c?Jw3GX=sKC!s+f$p?auRYiKoU%
z#|KI7Z9`t3Dfd*5UqcgUV+~D;+ytHXLU*pIc?C~NdO*G=sd1yC>lFQ=qCZyjc|~7T
z^g~7eCaJ*LA$tNHf$0E62Pulz36|rvkm({tmny1`D{fZ2I<9y?@#?tZ*NXo{(SJ(n
z!hi$Wbpc+;6o7B0V-&4Yv_{eYr|9<-{l21iD~fMY&VNAB_Z9t%q$VzKN;lIKEmd@g
zqLUPzrsyn1>lDTFnDeW0m|GQpyP`i*^e2*H{V40xzyYnT(SD`Y)}UO>qg(|3*S?Uv
zjySJb!g--|+C-9hya+Rop&#Z)C>}RvmY=TVGZc^aEY`bF@e34RuXwyca5~N#=SMl2
zzen-A6u(#T7!KidoJZEjmml*VDE_eG|0Q`0>T|l0pm@}W^bMS6%5M}X9_`OO&NtIj
zlzfunaUM7y`T?h-A25&lFuz#ws}+B_;;)r!myBB!-K^*~m5%<x9)}-P^btk(DEdpK
zkL!&+A^%R%H&p)jlpgvs+xc8lp(~1dQ$B(I%@i-6Obcax(O2mWQ*^YV6^fpr^l?5p
zAL`Fk)nCk0dY3A?Mp5)jDv!W@f%P{jih47@T^%3y3D$d9(Vr{2PtoUb^CmmE&oD*3
znZB(k>QCoEd?fYhJ%H@FOhx^Q;yz0GT!o5aRD=0`ik3(_uHj0*QqhTuq93r`?<)O}
zqVpBS`Dc5}l^tB4tbe_tO^TwQv-~!tf3KprPC5TWitbi+o>clTD2jg1`OzLs-%<L1
zSM(o>;yNaKCjO{>%z)H4vlK=Dr~E*5NZMa6L^DSydXmaFR`I7RdY+;eD!Ne7m5Mef
zihA>LQEyt{X5zYL`U6E#Pv#$$RJ&a*fV&gxCZHd`#?Qo+-{u-Wyb&XXgBz>AD6?~o
zA39ScSUL&lG~dn|KRkly7NMaOOmQliqU$pKR8ce$JKo+3$D5>&lJfG^`&IhmiXKq(
zH%G~bF2weqRrJ-P=%ayI|7AtrI*Pudym~dYs4O?rWOX+1=%7nJ;^@1JI_2GD*VAwd
zO~+-5-9RM0R#Dhz`JIa57RmfxMbVDTAC?q%JjsK`guyXfl%WhF%3`PP_OJD;R(Vl3
z4nh3lQEs<KZJ^_J5EnW_LdRCYwF247EzU-Z5Vz@haLKf5t>5c-tkv4=SW(>C?e_c?
z&_kb$3*(g@`X7Zv&=@^BmlV#zpRIh!&wzJPf(lj~kBk_-=fHa`B^$-9Bu4Kg+%|B#
zjSF~G+x0SV>vm<uX~jFt#w!ZnM4YO)Rom@#O#(mJsRSOkH2d1Eu2e5N@6;ZYhk_S>
zTkz*2Mux6bFDf7DQ9q|ZdXBYzUGXZ}p0$2maow9U$cQ62&TscYNI&GzA=aVSgZl07
z+oAV2=)8Ayy`Fe9*}6qE1MWligkGd~c{Di^!+px$etpivt#A=!)P9Ldi`tLMVmnX?
z?u+eNi&*j*^e8{s%f=rC@H(ACo4ry>&!xoJ;9QGXiu+llAJDZ;f$X7Q#@H(c-`06^
z)VH(&dgb_|<9EUz1uCyoZ$D(i@JD*qeW(q+fk<wT19NPP9@WF^5{I_zRU^gf&(?Je
zJ?C1<fh(X#`Kf$(+HxR0x^LL7kAd~z>DZ))*Axz<SA&>cZx{GU_#-{CO95*ohm;Jl
z7D|F1b**Gc=@6;kp0$#NKfrrr)E|02&S%G3$^W{wlHwsc$q3Y|)^iL$cr~Ejx834F
ziNDL@kxp0LPi;J14Us1*(o?}7w57+~X^~D>#h-2I)ce1*@wnUR)*X+^gD0_`V@pR|
z?`!cvj?i2T-F3un9Q?$sh2(u8k8v$zQEf52iXMGMWQnzYk=8a2wU~JeYf6V%45gF~
zx47f5&ao`A&T$^OMQ;m9L;Lw0D_AGG%5hA|u;C|ml_Q;!j#Z8ws~kI4InMkK#N<i{
zZOy{@i{{R&TTB}r*WbSP-EX|gk?+%TmE)$4RgM;5c^{soJO@vY%o8{1`%N}W#uL1a
zRgQA0B0j7Q>@cYrr@9}<1Ul#u*El-XFec;uVEg;ZDS9w|4P#W~T*DYmiCx1Ol{?lj
zMiZ<xj8RE+4P#X1Si_itlD_K2dyM{P`x?fGz*@tYw%hI$J)Iuj3W)icbc&wtSf-e6
zEmOpr#=N3F>2jIkzXUH+WMy8L_*-6=NXont@i|_Jm@Zc$?sV}=L_S#DN<_RWY!_l(
zg4tPn;BUJ&hsHD|hbA|rHs>~+L2lEFv<-<3=y<p0Hk=H{=_Wf)HyS2YT&0|*KNe2j
zn6V+fIkhE`U8ZNOOK8arP16eDGJQ+(4>xw+lA-;1V^VO-#;nHV^*K%1>(XfDUZK`a
z+mgIdY{}}6*UmRmwq$J#Y%uQWv=3PM(BLpYtc_l{?e-v6-soPZt=F49nfo_+Ghd|@
zi!ItFJ?rT)le8g2ye-D2q^uX#8N5cWAoI{Bx74APayx^2MQ8w9^T83gi>;YEg8N0I
z)}%MPV9^(Ak#cCg;KEykjpn4R@<t=`iyfV$zDCxaB}jzJaw?fRYR>#IS8Btx63cG(
z_%YQO32^bTOnEHQ+0kiF3CdBzx=K#EEh3cOVuVuHc@dkk&V%@rb#AJgz5Z0Ut)eVa
zcd8ASPL;xHAFh81R`3~cJr8H}@%7jGX1-@{QOW_g^s4ShsyVlyt>$#hobQggg3pyd
zbHCH_ky@b{`kQR6fNyIf9DqCZ09>Vive}?=+$^@_cz)P=)|Sp2-5ccD&ePJv0zHN5
zr#1QzFSqJwKeyDbRIjkGpVuvB<_COS)dQ$axt-A~w7yy)wMx#~F;_==3)e}?t@fol
zh21Ep`{2WLCMn<M?7Z&DPivK9OEdRmK3B1;Rb)PXW@h=BhcNP1-6OA8V|MaywMk<|
z<_npxR9u177f(wrpN`b5>Ry}E!U?dJ5Kco$5oagz7le~H<uoU@WWb4hB0G^!hZFg9
zw9GiHzRY{{@LIq|>FHqVn%+ROp>Uxb8O<Sg&YE0;NjgVabGZ}huM7ON%!xRXznRxu
z>Zb1Ymc1+;$q!0SKTzU{cO?HDR$aDCi>$g#9GV$%BtO5zGoXqb$q&Z5!sfFJ=bikI
z5?}cp=?Cun?V#_RF@_w;KQN&1LRz;-(m$P5{_z=OjNH#hG=D^^8Aop?=`FWO-PXC%
zJ-pQHz8jhapO3h&)b2(;v`Tn4O{JVxUa|;N?|$F%Bk%TBUByc@y>remSKPD~3nMw^
zzObPo;$8kRc$AO0mw!;Xm%o#jNxtBI30}awSSR^Psc;SDb&|g-&3N7CU*po<`JGo!
z)(;;|1t;q|9wvJ9YcA><H+9m?<GDQRD?TXU*<P-%+GN<4TuEp5j}J%Zqke`iC`Klk
ze#_T=hQrr=IabYh`&qv3GctvqMZWIKQ*$$O1LHFa;Ol-uke0}tms9Y;Nf|jgxq*`*
zod%cokOd38!SPrJBc0v%BWL&JIjoaYu+VaLPs^Qz*e3eXS}a;f_1dbTEV?x+`u(b*
zZ8^kuX*xzD3?LV&Dy|c@mgbwhYYEJhMS^sQ|Cg^A0nkUuwKOyqtAf~V`NJR03um5!
zJmL;tF0Ubx<qiL2UQ6>dB$hLL?9c#?%3%4zuZT$ARIc#HS`xjx@`OJwA~}y8;h*BC
z(IZ&VFShx?uVgp)f42PHV`a>#QUblZEGbseoEDKj9d&{~-iLQZ1N~6{N7M)Y_*9Jj
zlF&GpUEpIeGU6D?5*mBJpTHjRiJ!<0@F%dFdE&$D|9%2{nJ4}a(*6BJ@_tVUTUQBr
zzn@6X@0mS?oZn9*-}gq2^nE{(T;FrrjL6cPiRAen3f9t_)7kMo&X4O-c6@)9RX*2E
z?DzgGt9-7<+3o#VR{30?u-E&utn!)t(V)hQXw*AU*hToON2#?Za6#74IJNPiN}7VC
z*;W$f!6|&rRR?0XW7Wa=LjTRtRvpl&B2B1$i>~p}1?Ykn4`S6p1C2IfZWdQjylebi
zx#|GZC@~iqm6$B>ngcR~ym3nsO5{?5lDND}k+%V`;w#s3MAIIWPE}C|Oycm$0dy%K
zx}^$1yNzwE0z$`9S&^H=>G*As%M9>Z4js`{57VS<z(xKvCYrcX$q^wVG0PHY<d}Si
z^P+)KVDJG?a}^<|ZdP(cI3LNaK-U4)z1$Ljj>8|aPiCTtDM+3PHR@*YK7Te7nG51b
z2qHF0vlcO+2yB<CW(69p#uu=1jxS4QG*v@W7R*Yq^yeXBTO)utHHlngv5ng#x_;n(
zSgF+9=d5>~OY0C2rvgXPx$wI!!%P?9_dd-%WxZ=E<v^T(-;o@MYdW<!IeSM$(`|`}
zYd{>zM1mgTG({{St{I0k_q6q{v&k~znkZAsh;TuzL@wx}XlB07V+;BUj*WIdmkB;d
zQBMBl0+4%mF2KViHt@@bA~7E-*3_G9Lo_u|ozMU}1oGEdjslVx5xM4%e+3|;EJlP*
zs6AksA2vi2dwnNk5XfKHpl-sZ_K?uPFPkFWHcY*XeAL$0Q@N<EA&|dZNfL7<pCz$@
zUp7YKHjJGHDP3Z;*dr2f!(bt=Be0~oh{!DyKxBVK=17n-$3hVH(vQ=Di;`Qgfz);U
zQl%lJN;?{A1FMQA-fVyx3Ih2HWhrhWSEI_sTPIL1bTj$Oxp?b@_+z!GT(nICmk$EO
z@XNV)_lCG!^5GKggp`E>Up2FB*Mt<)_TcE(xPR&=XnP@yhv3!pSSLFYtl|lJpJ}a`
zH+NAL50)&ff<aAeHM{gff{|b(VNuAfrVrC;^dgbm2CO^D0piA7mP0~-WDJ6p1}Tzi
z$8M(`KkRmjh22iah3FlhF(P?n^6=#M&cu6B;K<nRpat4aYy*a!kJpFew#5Nsws4bT
z%++g>8jmabq@tGmkkUhkWc^kN(<3-AW3=8^{9hFRh2-f2n9}v2;?oshsQ4a=AFTLc
zipO(+V1TsZkMmDg{7l7%6hBY#YZQ;GkMrSD<$QN4ey8FeQT)#puj-+zdg!Pp=YLD3
zA6ER|C66L;x`FG6>>H|Hv}}y|0+rrf@g<5MtoV}^f4ZWRl)PH;ixgd|<n@Zj&6Vvp
zDt?3Fw<&(R;&&<je#Jj3v2w;Uiaw|0IPV1GH2$dQpQN1Nlm!2zEfaWu0kj*nhi%J*
z!{FN5GJ!5t72FDw>3~zl++HmmT>K{<PRU*UF;$gcDvGYmh|#SIZio`Go>Pvd<1UYM
zrnrWA%Y}5=bktP5l>+pbek!TnOVM&gCn;L1=qg23e*G!MtNccx<c$%E;ysS+8y6~i
zg`&Sw^fO5XUSUa3^pMm#DG@q25{r%Cb=(d^JSJFUxyqZWOa?*e^Md9}R50Ge<%~9n
z3j}?lW2@jAh-~E+XQM@k+w?q(!K03Gfx4kxFN`)ro5uwQoXz(+^l)2=3*#Xndv2MM
z09!FV*`;!vrSudV%typZBbgPiLflrqU=esPDLBGH@OC{s1N9#|bcl7-H|00byQvL5
zM}5;!SA#BQXTTeX{kWZ`gP-hF0)IXJ@FccEr@IlO^G>%5^g#|(uPykq>-`LT7XC;N
z{geagIbe;Q4nl@L9~T~n#MUmE-SA<(K29qRu9*8EbjYSNJPU!%Uf%b>;_V_Xyb6h}
z9$ogJ3MG(HJuI*d)#E+<+3e+08~4YbGvIo)+bhTePx;ASC;U+W?}Qf?;L*|^cwxa9
z=vn83+M5E|qcYpdS3u`>1|>RzqrL?{Kzc9yQTcf20F=t>)O!&!>->5Ur$EQWqc5hu
zcxB-HWDidP4x~rdk*%EzJ_2vq3rID#R}-sONNL;fNA{>(6uf@m{05aC1I};Az~M^0
zJvhH$H<J!CSj)$6FD(xZ+kx{t(KtV9ac78hXtfi<bSNkp?}V_x%77;lb&h2=o^DoG
zT0AJF<0c>j^r<t3EgqEkO%{)Ix)|u<-~gT;f)6Q{o`7@_JZa;pv(rVw0qN9n|EO5f
zr<)0NdJf?6;E7a^(zC&*Ad!SL%YA&&dUF@dU0Q{0yzwD-j5xicBJ^y?J0~bF3fG&v
zpsrM+{fcYrW-q&-icxwoI~9~h_CBDrG7HW(e^w3eYA_@+Yhu;q8v*c2hYmje06eQ?
z9niarW_LjE{wtt&-=Qb3F%{ExCbmFDp!-+52b%tGL+_%u15JYNPVd-RKsgCz%$+{;
zM2uY8TK(&fS+;?;n=^0WtfiXEg)ctcOFudE3h=3yUMxPfBhn%Q3z6n~$c{+!N8o2$
z^u+9Lef(^gA!a|)MYBlB_N(dU#dB9w&0T=0%mp=d^zhd9>f)mSU}W`reMR-yQy0;-
zNRSkMX*fIbKEVK$yD9M~Sd>BobMS^1o}(v`!)UnEXCR8`yr$bl`A@)KbnYA&xq)B4
z7kmTo#MFh$7T46xJYyC-#jdDawxDL|+=UC4XmL+;yq!q6!|A9Oz3~&;VFaANCZwjC
zdJrX``;VTjx{cB9`w$^G+AhRQYij>EbQ?PHRtN}uL+H6q>zY2ooe_QS!)u;<s-}<3
zqtC=g@t5viFlFH-OR)8D0)6Fuioa6#0(7Kh^U+}N-AS*dB%SPDG;Y??S#a5zOd@(S
zy%>M^UO5I2ch(0Q<)gymBhp39j=>}z6hjnmrl<#fbB;k|*sQu)voS4?Xz|#A#ib>h
ziCa8&GV6aviRMo5oZ-_GbvPAqW$D>^j>r{Vu;B!hv**sjPTq*57=}yt8h#^5PbZ!N
zJp8YgvFLBqKOGk=nm{r1TIHS1{#6*&aao?exS!b1iqwJesff|gk1f&N#*~8BK9k^U
zV<rKW72fXNv_LR(Z06MLKc9)$e#4TXA>6^tx6jOc=ggo=^H@^|{<tXwQG`i_K=Mhj
zV8+c7Sgu;A0w_1H1mCaD(zA+gP;?(YW~gC)t%gK@t9T4y@Tl*HlBee9QE}YMNMA=k
zVjeRnoPV<#J>I5<M7OK_-S~ch+`RVj?zk?F6bdLN4>~)>i|tJw(LqN%@#DqZXlNuJ
z0uQV4-j%A+P+Dsom`g3|5dA%t@zvUBwn&UV2kE4!z^>fr3a9IfC<UT)G4nM?0%X~N
zX6`2AF~5%SRq;z?8xf-+nIaJDLPOL;BO5(rQp|5DIJ;h79Q(W&4atm-)$=tV+sHQb
z#w$IvD+T`(__1AVk+yJ*uliAs$e1c+MCat-7+>{252>=PG$dIFVylP$CGg*g(U6Rz
zzJX$ho7&KG)Hm>Rn9plN&oRE5@EUYRwV`)CWHi*ELShyobl$0N(2xZMYNsvuv+MN&
zZ|NOjd^K?x^x84Lns_brZp5E6;AUcPza%Q(olYh2j`6`H%)@B)_@jCpVcazNB&7Gm
zpEG<0fvvvDb>OKT$X*8iD1dj4n<mePJeN~re)t^O?OlUptNn0;<3RRG5VQ4{<Yw?Q
zWOB@}qrS->A(h&O%17^k6v&=qJTyqxy;Tp~<v5U@V?2}{VO!;+JQR4GbI37`a}FvQ
zD2GMcHO^T~cY}^`&iQpqG~SX`4oxjuHhaM=mPvlr;#mtWh*gP*q=p)!vKyf>EXm{5
z$2R6g4IURF9k64ZbJmij3uj_yi3{s$Fn%)jjH%<NRt=GKW_#b_r7Qjaj&V-*XLPLJ
zv9^WArKb!!LF1g<${kCLJH|OX#yS6wFEQq!6M55><D6qV#yMlgIV<F6%<)BN+FJcs
zpAXiHXq&5wZF{Hc9(;c3-6P|idWK`1QwqLfoD(Z$d8^PL@m8UJbP(+4`KiuZg~knn
zwl(BQ&pr%!Hqgr1<2>YfQ)I~Vy8p!?PkGJAA<wb4A<xopamZ7a;p_Gw`n0h^TSK07
z3iZ-9hCBzx4|xuvAy1t?_UuERgLy3yNh3p^L&za^$B?Jh?nFC=Jpb2*JgJMTfB~tF
zAy2C@7y(1WBP#q?4S7~twX)Iih|`z68kY1whq(RzXtf0m{Y1X_F*N!zcx#vw(Ma4m
z<VizN$~LJ*f^*385K`JR<T)IA?HTfX2E}d9kmozF*PbCy8qT(cx{fsDImo7Wq#;i{
zIomblxe<Ep8S<p^-HAVEa0~$^Jq?9={Ly(m(vT<hi}nn8E`pvlR7lS|3N%zmZDi{&
z$t%FOXUG#%9g%iE(vatN=(T6a^9$&;XULOau2wy)H%+RCbI7xct$dLoPar#o9^;5-
z$uW$0_Ujn&jErtBuA8R@CObwvA3|T`ApRqfopOoZf60jFH*~Eya7gKi8u6rskR2nQ
z9V4C{Bc2^2o=a&NGXQIH#PhU{5zm+r&vN+{b0S7Ozu{{1HjteWKZ<$=jdymV@y?GK
z*ZHwyyi;RAWW4jiBjP$Ow}Ke|gj+#Bx(miXuQu4NV4Dz6T5P*Vm!1NT^LXcm$arVt
z|K@lnpF26;d75p!v+Ua(@BBvnhrVm9(B^n2PN81b#(3vY9`Aevc_R?dVGQy77$W<4
z=WvF2k~A{jIfBPKAB5;){B=M)(F7gio&S5|oiQ!}I>tNslB6FR!?4Eq5dE(j?;J-J
zbOh&kCqW18_eZNOoa3Fpf*zi;kzmE0<DIWSqdnuDuS2gr<DEmH*Pijt{Wy2+8Snff
z?6qgSvjBSS8SgB$=^bgja}4y_1MyrBz4nZEQu*35-uVmY)#LAI<DI8Mr#<7H3!q2+
zh3p+^ymL9y+cVy|4tiEQA8EYvcIdTdyz_JDwP(CD9eP$hjx^p$b+F23AMdo5rt>gn
zWXGD}`T25SQ~s6>9xT&K%7!8dp*;xC?u_@2AUwNZ9Jym9`-xu3&QMaUiCK#C9Umei
z`3md#U8pD-uW6UBco1SFl6ut&%LI6u3HYAHgHk#Hxj7)+hsY+y5+Q!8#Uq^-7u;*(
zJ&4mQDF>uu*}1k~v2=Xu%`e+{>b39Mc$)Q~H&qVM$K6^7iSXIr>FVG>T_1cA6a3J@
zz|&oigW^we@DstKeOx<{e!SPjFRxp?gjd#`&}H#oy>ZQP*s5koWUHE*IW_Ya)m<Fn
z=hV(!9%X1Bo2n{azEw46$+FqDwRe$L_(lur2Ue7vh+)@A;W|cMJJ!@QCLB<u0ma4Y
zzjDhxGr#{?p(XkK$LAN08!>a%qD4z)o-%)SU2Sb$ZT`6n7st081IuFuF=rMYb9S3w
z@R^0Zad}O>bji}X`KQmFy?EB*OEnr2gs^tr+}Tysjj`rcE5qFk>#Fd|W1OpZtf`m#
z+{~@10sJqr%gsKI0t1F1k{;0?A0Az0XuBh*!Pj@Z9iy-I(O08beqSB$(N}xRe_g;}
zn~+oc()uqkLvN(G_wZIWDbdkd9;Ed+cCWz;iGK6%)b2G2@w?YVMb6!8qA9Vv*F@!x
z-D{!=*6uY?Np$y`sLZi@4PKS>XT5lV(|>OtQ;rC%G3De(>|@G7>h{W)`3JhF7iLm0
z;yz#-yANQVy$2lN4Qhf>cLMiGcLHq0xhoC16S!GOcLEO_-gQf;VqL~MUueR*#0HmE
z*if#C?%KwLiYu`njkjTZMZ-b8;>uRN$ar)3=0q){wNL&RW_^Ly`JC2d&rg$o-YTjK
z@`}2wJ@`-WgRSoBg6dh-w^hF}IM`+R!B4C6kuo28KZ?=2*QtkHYJQ!sH5z@jgLp}N
z<B%3^42FY^9?1OR#6}mWd!2W^xjr@QYxZN`7;Tdady<GEy+EU#L=NVKjok8PZ$-lk
zS(V;qBj=PZ^TS%R*<y^HtX-3JYKw^v-Qd`2tv;(uXc*;a)ec>sTia#+!H?FNv=hid
zGc1%X?a+(rC`pxO*wv^LH@%#!<y_O0+}f)$iR<mtT%lfC0a>f=mDe9F@QId>HpsHe
zLm{OR3hhv_9iews?A;;MO7Cj<&8Fv?<ZGJJE0bCSTXcJV*j;|`lZ`s*c&}+nt4wIk
zhK3tQE|o{d5oC;xAY*g{8KWcA;s_<pz9y|Xu?g+f6lnJLrd@#o&4Cu9qUm5&v)1Cl
z?k8Ha-Vy}W51~!g>tPe^SWzJQXszA4iSo2oUswx`3YpcT^G>dI<!N2Md+?J+&AYBO
z9rDp3Q9ZKS46P20t6o)oO6bwh|Eqqa`l`_9p(m>UIW$<kuO!%I%E9-;X1NYKdT1c@
z2j!Jj8?ZATc5pQB<*=lO28WF5fz__ive4M-C9rgV=!)w5s;>-v6ne7yf69W@Pr%an
zgYW0-jS27c&3BF6bLcRRuWe0gb~U9mC->G`Cp0HF3C~UFaY3x4b%jb~YioL_mpWHv
ze761uP*{Gm@Ltnex*2^*8=@tJdWL$31!>{CgZoK!e&~YGT!*YWbXVwZhiqHuozR~g
zvO`0Hd>y>FK?{pp(+6m+sdRR?rW~P6IMX+$Y)vcHT1z(Tjbcm62`iHx7C7^6KJ$Ux
z@lAmiZ$;A!+S?yB`|^BEzGee5quGtPyV=D(!`19(>TmXR^)-2#Q?XM{Dt5{l+~VD2
zHYXIpsq8^+<AdG1Yg;qM&NyU-4pVC$%*&l$7OdF#LPn@WU1jOH^T8*E7IAtabMDYC
z=G?@+_(sJ>+znh~-_r7TWj=bCz765<#I?xKBL8uESK&;_z^+g3q4;E7dnp?ZLk!Ja
zkutA0-Duf;5&00&^_TX;8^BBC{N&}i`k!2>@O~o13xCow`k1EMU-t6of0TS#;t@|9
z{a@`g#BaC^VVFw?4fgr}s0)4VKGCaB&|lQ;BEQQY6vm7{opW8M%l&KoiG3dwtIv47
z)8$>V#p=up<EejH-v<ZXMY#stKYeif^OSt)KVMv!d7;Q0@PPkbJ*AiMxP_<ep@|>n
zE-tS2dwYcZo{6`6ve#x@;vZi5k;t6-wm8r1<o5R-;$La5%n$qD*F=%IWWbxkxM}Ca
z_mkIlOCRX*V;dQNw!inVb4~M(I&*cZHth!gYJUo(-Ni~|clRD*E~~v;rbtQWu(>St
zpY50UFQ%hd)`T#Z-MPnHoxWq*Fgg<C!Cr^Vl{+4mGU7XrHCNIRNatw0|6*xDc+CYv
zuPXVm|2=KM`Th}eUONjLk-Vi%sPOv5uC?D8=y&^b{9XNniZ7BiO}?kwW1~LvuR=|8
z{Kc@*sjQc*DWwcJk0iaWlQnIx1or0BaileP(^)qAN9O93FN)GeeV>jbR++&;FPSSB
zS4!ysFG+d~leHzi_DEoBzO;lREa-ib&wtC>;s<>GSJntm&uL=72>+n(cAIOR*}gxM
z_3iXe_llb*#-CeicbP_|cDt>!dn~d$-gTT~x4Epjo4GpY4EHj5OxTW`Who_zb)MTR
zq2owP!eh>>TrSQrgJ(YM53e;>j(kD%F;|W|aMEX~2mLRv5r0_YsW@5Os?YenKc(og
zX<?sVq+aGvI&-U7V`fjD?f07(7Z33V%r$*)BFXt*`aR~wxJbN~1UfF3m^R5Wme8GG
zRsWkx9`X6ttr2=3jCPB`JchmagnCG_zkJIX^mn|rDfEv;l9`l|V<u!}m}$6gWto`)
z?9v2k3cXD9%1Xt?P)5%p)0dEe*y=8b1S#TgGXkBg%wti;VJ`HG%&bJ%^vo|z%}h0Y
z1!iD&pipG?G<%EllFi&?q!nceV`SIFU}m0~KFahZ6`4K7%49RWmlgM$=_rzve^ng%
zLY%@{1)O_~6_4bA{Hx+r3~ydWC)3y03>0=X6UF^&`<pqV%;dyij@e(VOgD3S5tBho
zvYF#QGGpZtu6|~60!;K2t6-u(F&V^26GviHo<!lw%EX3Ro;2*dH6SlDm}O>-G82<V
zn|-MuS!1lY-^}tKAzq>Mg}a=!a5s<SMm&<c?RbUB`Y1-BSs>2oVy0)K#rhQHCgLRj
zVa)<uSUporPxpZ7%QyRoHC@cKbko;~qTS52WEF)pCW_vdW%@GEC-p2tup=*Hm-<dM
zj;|vx`=#<Vzf)a1)e8j?xe3@$+8Bb+^iM@X7rcDv&qnoKJ9!H*?2{#UcdsXrge}0v
zEm^ARpGnbvh|ZzSyfpoDkwhcoGz`B)ZRYhak(8oD4Wu*;n369<5)F`(+GdswBw42%
zCHsW4lH!+ww!9)m-7kgE{8D7n>=OxB`W8)^yL{nNxEZ6v*Spxo3#HtMlqu8TagL<9
zg-ZW+e?*^aQ19wNL-vnIWm&6w*O1XleGhFTCS90a?n*$B^}pcnJ!^9@O}`={HM;tz
z*Mu(6^yl4)XafC9A07I6cN(S)^e-_Au$*=PYjr1J8iK3{H|_g1b^)5P)tyXABrNgG
znKuhYTHTpw3>HoIVXLrKcOk04{N?_63l}a@8N2r-sqZ4vC@xkSKk>~Yz7#d%98X0y
z5IgAR9mH^Y#cxr?V*}sdgVPGGonz8gUTI$Cx>|hCxKSUIRx6AtN88Jb=T0!GLLG!A
zbEsF)qzv^0Y@~_#oH2-;5T|U0W~`>8V5AZksocs76ZNhg*yHOk$#&pxr%E72D|C|k
z0d(SIOK8zPawDrgafyDGs2#H`ZM?J7A)3Zn0#E?;^?dBp!&~a)gZV&i@$~_UTCC)V
zXxNy5_9dYG39xqp?~?^{LT(ELLYAc!7?t5Y7Sh&Ekx+uz!*Xx0hjFYTb{q$SQ77c)
zErf0cb6A!E?ZW%|kQ@;{8p=RN6SvDU+>R)|E2lA$WgzWH_?s-lIT3-TW0?%M!f8<%
zZTvyCf*J@VQw6PHJO}Y|v>P2o9h)?9Y=<Uyq+N1jwOvR(9hKUJ;vk~As#y*~x$L16
z7-X8tggoPmrtMS*v>yiT^eId<BS*;*VS`b#$k~S3$B++B@#GFxIELPb4obiJNqjCr
zH2opD*%Nhxcew#*cPhuprh3bhEv;FNKyrBkl>7@6WIEdhaa2>s^gl`|ns!rzRO4?O
zw=#%BQyYPD;{HLWU>^Ri#vlJWTU$1S(Nqo#)WSIQWF}67)Zr&_?Leea`MW|2F(>Re
zCwo{Dvk4uYQ0n8fH&rAQv(Pndi#H;|9-eyI_>4fZZ9Aj3wpU8B`$9}^!xy4ESsM==
z$FaIZOtf4g29M|xv4=Ju&ozwF32!b2Q;*w*N$eHyMf3~<E%IwcZ&CD@xb2esc`VZ;
z`nKZH)tUc?;{PRi9pllYujAg#t`u?YGGD0pfr>9ve5K+iDE_;OuTuOX#V=L-wTiz{
z@!J%?UGaE~^YKt#rl=Q}15hRA|D^bTD*j8!8@O61-RP`nS0%@@lH~&wU#@s`P_k=G
zRXpyQ%-1OX0>xjd_^TAXM#(Yi#&(+(zf<w|N?yBFxt_d3xt_dBro(d~j!J>H_0#TY
z>y3<)8H&&rG%@C~!IPDB66kCT%_Z`Lc+k*AZldrfyF?&G^l^)xrb`U;!0oR~j5fq=
zMu1|E8%eB^5EOxA@X22M>@^ZtnCJuZgyAO!feM5paX&-9V(*iil=sQCs-Gb}#{1-6
zJoEj?_jgHY2`KS;1>OOO&QP>g(FKa)#=z+<itbkQDMecqeN|H9ZM;js9&KKl1}f4e
zFYvO+d@se9D1MaUasD}dlHzgqWd1V6U!nLNir=Mpl!tdQ+NXGwhxu0&|CZuEkh}}e
z5~{arwxYNWn1_9)jgqQ!9wmdL(U_PHE&@<N9C|w1E-v6Ywt5<+>9^w#b>+N4k{}Sp
z9m#Ibz~fu5hRhjoT}6f{5v6(wdSiBmA_%CADtK-}q=&`XD7}H(^&UWRXW7!NC>_J5
z2dA@|fqPI~7_aou4=E&^#*Ycf(66DQXMx)61yNu538&IsidH%FJ_c{Kn^Ix2Fjg-G
z$9L63<_wPdW?YT-8|G93@2GDU-YNJ_;Z((SXRk-+#o+NMjtkdAg7<DKbbbOcst2_P
zu1OB`B;A5PyB_Yl<V>0M(0@6Qo?|zpT<VMH3vuCbNNnw#i&qQr*ElUrdp1@tzY;v2
zNpS(!yS;n`C&T<M$fzDiSh`;L7o_*WpEG<0fvvvXvcXgR$R1t+IDmI9UGG+a6x>^!
zf#J4xdvqSHcFt7VWRKd^)-K)706#;e+liyT-SGTq50tap&!K1415X7GbX@B9_VWD#
zyj4EBS5P3m8c@65uT`0;UC1s4^6FVuD$$(z9FB_lEG;c7W6kzpK6`v<(qXLKi#jl$
z--cJuZy)nXmoEkCR^P+l{lp*;-^eli;Qm70@ivPGC4RfbBb^>$R$kKgfPdVUo{IQ$
zHl8kv*K9m>f4n}(fc$hj`P|0imaa!G38dpzq32lXbPa)z++yfp;D<87kK)HUc)C^N
zHsEeR`U%2>mJL33OlVPUF;Er9uwl}-g$%8YMTXYek)gGAWN2-h$j~ypCLQZIs?7!I
z;F4h{5E)7*s$)%l$C~{AiZ%Hi$WXoh_Py_#n~ZOO4CPz5T$X>E*?|m=L52>HpKB)w
z8OkkxtWOH-J-bb0Xzjvfv**=m7+#@|3%uAGsqV)a8k*V;Xy`4k|EEAh4=^<JkP{lp
zf(SHp_g6tf|9muP=yNt`XxU)6ApkUVt4Pgh8ybq|{VhU#K|4(W8oCM4&`#_8fQBYD
z7+QKmxn_3L)+bh6VS|QV(W>Vge<<3Tr1fkq%hv!5eX}*gvp#uKtMQZoNbqw&1QVYU
zCwa9&gS<}&{08|q>j_bo4^ZG=C!}=Ko=WJl7P%g=<$CzYxdvzlp8+h?0Cdz<Id_rw
z&3jKij90^V8&kq5jb5Y#!byz+)ZF0P=-QYT_BRIzIC`ttpRmKdC!vQ<Wo5WoHwKUT
z03PjP1CP2GJo+^9=$l=IS~o4MHzsTOV;5<AvW7J#gp>C(P!K@UALlLykn}GbT;W6j
zNj*E<`vvK<ZS9Sr>d48JuCM^mk;}1vPuK-`WqD(;by%b3xhnaGt=?zFD6ckB8%X)~
z30V9%ta-0$?G-DBPJW4Zzpym5!hzns0<vI?EXcB~7+Ka{F*qM~Uk<xG^~v>(8I@+M
zf3qHIpN_jh54*hejp<15?My!|$M-jCI6F84Xh$E~Onc*QZMas_lCa6BXhDl^Ytc4&
zvtC%Iwdk8tK=n7S-{87M-;&I&R@qu10l1sB0|}$K-JTTt(1Q+svO)9iY8?bPr*=Rf
zWzQ(@lY2&c_fgCCLaQZk+wGzFo;?)blYlt2T;agrGkdf?1A}|_P#mq-t0ar{sSS(E
zvYrw{@{uEJPr~5*u+{}V>EHph<JHLz5@dIC!m|mZymZWc;>iRF+1-#pt=Kwvv%V$a
z+bIt~v59a0f<Uov%nob&#g^n2u`abG2ng@eTZ5j*P}a1~+D`Xgfj*jWKmuI@nn684
z^}6K;|GGh=9_)Rrb%xZX)Sc)%RJ)z-XA(#g3*L<#Xc?Ky>Jy~J?JU~Tv-eb`iI)Eg
z%}D=MnmE>1XyTYd^3kuCAKWQRzBL2j*^JFP)pJYg5o@YbO*f`)O-GLJS~>oM>dWQF
zwPNzMl8`%PUBV_`MGHW@-vLIz9rl-a0iXvozR?Jqhy&!_oPs-=2nU!3!ro!tMsGL`
z{W+~w`{TULzAdhnM7kEcX_X5W4eFyE96{&!;LvcVvGcSZ-7!de$Vb<K?H<=VcmCk~
ziU(fkO4mT-uG$44-UnXD;43bAKTKn(AJX9dgov(}q%Xc$@xVbry_fFim2>m8bG*Ac
zM}fcf!1LPwP?RepBZBP)|F&W>W}h42-=;Yc@b3-e7sm<yy{gl-M+5(!aXP@i{RsTq
zWdVbK`}GSj__yEi9kJBE?9@{RO(F2_=sN-aZFiow!M{~E5%_oHzX1MC^LxIt!87=0
zz`qWkHd18HdZlgf?+wEE!Eh(|_msbz=EnU5=w0}WSb!*jLC;N~l-0Gd@X%B(ytO?N
z2QU=i-|Ma>VDG}k7WkJypf}W$Y<0376q>#xJpO2W1P%)DZ|`>_;NL4c&3wlO{+<3i
z3;a9kJkxCGYpzbdr}VqA;9r9J5-gWeCfq_bBRDXDkdyB@>C?J{BpLhUkt9nNM8Ut4
zXA}6BAh0Q4l<taxe+lZlDNjl#R9J9eI!ekHC!bNbiX>weTX5jEBula-`1h=20{@O%
z(SGpnkFSb9w^SAa`g%G)MHP%i|9Zx4X|Hg~2*-H_0Qmm%Bmh_*7nT_A`^4X+R30$~
z0W6PqR1qDEto1rXAmC|faUkGoj}rvEJlmgg@*UIutU$nX{~tkq8~WNnz#~X<*^M?3
zFiW5l1p!-<HbKCrT#ljEK|K5Mt$={}J4=FqZ^Ji{Nz)6oRVwxkI64NnkYK$G{Ur=A
zgMkSHoCAy}gMlNFuD}529*c4e26$CrYA!IqJ<PzojGiL1p92GY3Soc?&Gex_?iLdU
z7--#Yh!0Y6!T^sxQk*fsBRRLk`jVwV0IXWL-_b{kGX^+|Fu+61Ku?JQ9%$wa1kx8E
zY6<%VfHyIts{#ZQ1~{iTG1(Fj9Lp3_N*6OnxXJ<hg$W7!1*SLwCL|yjCK8Yfj5Oh3
zs1;Uq0UFs=*cJx(RKoNExl4H9Iu$1j@Y1h{UmC#xPk`2`gy}`@iJUu%`(3K!(o$4@
zX#@k@(~be|XTt!Oc9t06J_P(77{vhhj{<)owJ^XOwPAn@4O7!GhHu=aMkG!Q2Kbwd
zNVps5vQj}}fVamXPVlX)50Vhz1C}n$OehHOU`7Bxg%k?`JcK1rL!tn{LmB@IWJCo2
zJB;DKB#FR(hco(@L|ZKM?{EhHlIYC{_;&<je<9P22=;dbLw`vYiiQ4;WaKX;tdAmp
zM>6o2ggYF--;s>_-EGJHj%3&`DL)d0{f=VPFTTU|SEH!k(U#CiR-oT&1%ZAIjX}TH
z3IhGoZOoWMpx^5RgMMMe_#guMy-qOb7ediVfqt(O4EiO}Nd)@6PB7?~_)rw|d!1m=
z?_mP{UMCpzOByW%`n^st=$H5(MnJ#UGlp8n2^D)$rmqe9bvHObztuuO0)r)Zai!{F
zW`%)2h+=LGZKi3!Xz(l?&wXKbjV9;_?286sCgWQN{kpFP=(nCG+^(jseMHc2%tb>b
zCIA7!90^C@Nc6KrH0>Zbh7|y-fSPD}$S!;tEi(nedI$+%YMjq7P!P@7uH=YluBTWI
zB8`x~7045fu>r~i=tP7x?66q|Y`h`?mcSzcTuV@3!q@_0Dw?jOL%)lhv*n>@<BSpD
znB<6P;!L&%qM18b1w@vDRIEU7Ud~52TPxo*&h9J_A&$5ysK8bb`{D{N_H)IJrqh@@
z&G01Zb6g^t$Thz}p$V^xh~~~=ISA#l2kM2$1mFo}(u2svkn12AEGR&UL1cT9oZ6EN
zM$IB;8)jcezSCffK&gmm`uUWHevQSN`<(TzbJx>I?_xB_Ynpq~de>y)5vN9#*{E5~
zz0pL(>ClnPT(6{Px;x2PIWmv3Nvty$60mS8?{cT6Mj#`AZqX6g5z|&GExA;pzC%JQ
zpaF4QiC<R*pne*EY^?%WPUlVxV!3x(f!GyNctu<p4#~rzBSr#F3HOW!ThGvnl`z`r
z|Bpj^36iS4fbK)|WkqjM^ce*)MN=kF`df;BSMeV!{xiwzz(oY0M-X4q*MVbTK2P!e
z6puSQr=P6&v5KFnc=Q@hzd-R9DZXCuS1Nv^;+qx!BgOAk6t_6G^J~TbR`DMw{;=Y|
zl)RCkC@x^iXXGkAU-6}iAENkiipNFD`nck$zQ%OLU#NIoGc3PM$?=F_{#wNY>dO4B
zk|$^{gKqCoP}sX<x((X<eVmPWXfJ^fWN<6+tYc&Om>Za-gIb?>XfO9O^s6A+hy1Ul
z5M8VK8A`(a4^Qx9lB1sy<W(<Jv|Lf#0tiB@H!6C&q7N$ijG{QNq-WqfGKC$cWr|La
zRJ@5d2Iz?ofye`OWl7#uq<9>c(rF<Ar(dXeoKNO)L+A8uihow|uSnkXO5RLYe2L;m
zDSn3H=O`Zin(UdVAK7;!KedA!<zYHP(MgITAIalFq#HO=@OmO&p_CkY`T~azvABNu
zMN=g)w0990di_dO!XPNUcJV8jlnJEiC{tYM3<(`u1sBd^yP&-fAVUu;myO~&wA=IG
zx;AFn(ygci>gq?k8-uJw8y$~0mCr3@2@Clt5mj)h=vkn)dZc~=-by1CD_-T$`zLtx
zfw+L<*zKjE|GOIEwBY+XRxcCRkr>*Bo}<1wxNjSDr*H;bclP7vEdfujpU!YS1iq*+
zZy(}x-VOXEDLMM66WW{iE67UlM|xKOBs~YTw+pow-T>ml<B-_exyw1I@2}&u;-I~S
z{h{-ZHuPSF%vO(X=u`SG$f$gYN}tO29{y~{EqWPzAC+z=pMkO2!(hLrQGT+QK@0+T
zC$zUa>EM~-3{Gfo_abOm?VPE!$sV<-t$f|-I>$XEE;#Dj{YGfu-p1u4>>>rScQUBG
z9(PJP>*1-uf%K@~+x6}RZ<UYk6%<IX2Gp+i7-UptY8Rw)@B-O8XlQ;k91Yn!bda^#
zReO-VS)DQ1*MaPvHNS3&#(>*@KV<K8oFCPT*_-PE?icvMql9|NG8<2KnJX<Gl+wRv
z@zAH<7Pfd$;_-GN1JdaU^#dDEz5gK_PfxQaZ9Mh*7i~QC?myaix?6l?<MG6ZUXVB*
zA$L=(bor>HuUQ!s-xnM*>3zT-Ut}&|s!OZjwd~kox&MBE+&QyqYop#+34m*jD_XVu
zMu6KP!%u)KR;y$kXxn&iqH`D2%&eK&7SxcPiXM}9i%E+YUg+?1I(|XTyk)g@aB@06
z|C`!^=hU$a7uO9q&Nidw{)7Cm&Y*|4F%8oYrXQ0Lpa|`5U~0yhs^0C-W%C((Y?-Dm
zT(-ETZsr-YmM)&VqH@`Snx*h3yF_cByW6?cK{ZW+YHJqGUo>}K-Qwa99DRIUv~Bcu
zpq#MY>}sq3EAVL|r;V$dGYfa|B{;C_q0er5$NaU-gDzjYtY&FMyqL9>6z(q<&s}gq
zBykESvXjfIC3Q=eEsCVPr?WJ|Un>2|R?S{Eciz&u3nKF81)O1$Z&_K0s}q+jt%Y~d
zh~QP-ameTNOKU=PH5WxR`d+$Z?qzk+9Gx#+K5JgITKn*@)ZoXGJ^{4j3$?X1`*FqD
z+C8v-j<-xB$^9t9Y?Imnvt9q{e+ta@X@=Rp=7ia@AOf>}=&NA1e{#ZXw>UhoK4XK~
zvP;$<9mNCd`ltui8$x5(i_paNf%ST5>Uy(bqL$lmidNiHyG3j8H25lR0NggE;--T}
z!{mzVT8(@IUN4t7i(5QlvqjU^Wz}y9cz%++X?=or$9g09ll9&vvB7_{uhG51)dQX<
z$=_#d|H@?e!psl#X80a^2L(XP$m$=OCH-PbkD*F-TN|=BVr7GalpCPSUupTbCN%pz
z*R%$;e(<8{4wZ)T`6%*OW?mUI$wTblwBoS4+8uW1!Jli`1<;u*tiz|IE9V+`X*~sC
zv%A7#vwy3vS<8mMQtiiCW5OP2c@AE?D=`8DGfp!!{6}~r@{-E%ue(Wh6yJ|Ogyu#a
z@UIU-`sF(Lesqa<-_<hu2ps^hgtC{@52PO`@r*vJbO+JCmkn8?P+*I@edzOd75eo*
z_4?rxa%K4#k?3C4`?87QPAi1*M1A4o{(#VX%oVQhl&}5iK)3aG!?gah{FjIY-Qjal
zqz?27b8()~JH2wlH2>=Uvqt~zoHyO(xC#D?X8nD7(#f~?srA>6xzOjI26u^T@;9SG
z@9<~l!V~CV&URywz>=GB_lf{ZZeZ_nfdDy}%M4_gDH&#VI=PoiBlmJ6$)Q@$f<$;O
zGtNpCI(aX1^&HfR{tY86!-8aynkCFq$n_+W<n_okllz#S9yyt2VrLi<X*eD905+@@
z3da=>V5{BNylqC;DB^TTFu=gLmv;R|k<ghwf1ajZD1+XIp#Wnv{U*_^CuDo^2Qa|Y
z#WfWe?TyOLQ7*!oqF%$`5N!Mc`1D#Y9fHxvT_cGw0k<J4+D9VT-xwABnM5#ub3~*U
zGax|IZ;6V=`W9hsD=d;QHph;Y&h;%>Heb`5MIt2R07qZ$SMI!EzeUj2boy)7tUl~-
zQX+`&w#3lf92Nh@SF;e)>{~<vK6mvGaDsg_!M{bM;8T+MUNpf^l57m6vSc*nVRv0y
zMDJoHoEe#&-zsP4(Z+`SyzccSg3ydrNvVlgzv|IF20En6YkJ*YkJsz<dHvpiCxPz$
zT0Z_%(EB)M=NB03jy5^ZpSk!jrV%3gAW!+$C*$>An2g_#qa#8qXQgW{RV60*(pN=3
zC)*P!j;=$ap##4vaY~zsvmwP<oWw-a_Q~1gePCaZ(ihksO_oQ(`7-rvCYp{n>}gQK
zkSPisGw)909;1|-FN|VqnA@i!B0r|=+4~nw-D9YMj!z>FWPmiRKs~DuCSUFI<TRE~
zt<!Y6r3E?;f3Qx~AnTM&aVu0Kg8EP;P#>&n=3;(`=%-TpDQ5y737rr-UxPoTAc?FZ
zS3{4A+$WMksT6YX2mNzm^=C%)RSGNPN0pe)idEv%tTa&B7!I&RJ`zUBTB13*mT37%
zkf$obA|kb1lRBJ2ajW3+20mQV2>wI#prRWT#h4m7FVb)W;+elU6pyhq=Kn|W7_BE>
zNB<^$9pi7z<2J{9SH%}AexTyVDE<`1<K(gabj4qw_=^<3Lh-8<f34zgRQzp<zh6;2
zMz|cmRQ&Ub|DEDdA5Q<X;{U4nFC}l_>xR;ebj4>WzPIB0OJ3WoW_Gu!ncwX)9jl_K
z^$>Wz>h8Fws7#~@E1oEJO!J~YM}wt<rake~yxb|!3D|>ESWV}m(YceLB-S)9mwJ)(
zu%s==vjX=#8t5g@Otf7W^T^NqR>j|=`1=(9vf^J;e6-FoHrOdpybemApH_fgyQe`*
zkcsm0y-ZOWWVYEe=<Y#Nan68F9eEK))P)xaF~X??z9?4DGah`8HuOpzdJEBAa0iSF
zj%h(3E?T@o#s@kMwGGY_g}~=v?LA3#N$o5olAa2QR5q8z+2U1*+x5s6onL1_xnuO`
zyx~R>7aa9X!eG1hew<dEhofYat<7oQwa9BLUkXjBPHMy6^^p0Z@)VkYpz}}df#)g*
zdO&Z%pIz@3@cH;7J*(cN=a>df`6*;m@aGJVLtrakDr_6LM&iP=v3lt@fN#e%D0zs|
ztD#HfOT-@qD&KqfvmLk7+u-S~+!;QDz*gT(vO)RD-VvrjGbt?>e~#ds2F;}NZME|e
zra?2uKyQY_7_qP7&t5*77{ZO1%jW^5fbu%0K{J0M<*bLhCI`}^es8z;2zaY}0jb9J
zY8-lah;YB6cA@s6z#fi<9Me4L&>_;nQM-1v%-(0xVJr_vc{rgRyIP*;T`j4_ogs1|
zsl6=EgMyOr?B^0I1D+t%IWDvDbaT1J;z22$ZblrSPo0r&I#wWlo5diV9!$GzJazg<
zZG0-?&)9hC?625(>eO^I-~fAcfq$x4dg9?hp>sDQ8F-rgq_=(4PoD|nCt`MU){>=F
z7nctCPoCn8eVbDi`bM*vWdp|@fA>LhKq%7Q9S(##90>haI1s9$2fOi|jw#Kr;Xuf7
zPf+uke-It>nlUbfs!rUzX5@Z+%<kr_SJ^h52rUUMT)b2>OnfWppWvBpRJix@<YtB7
zT_w$S%yHiO_J7J8=SwusZJ3TZPAQ1YaX$K0bDaO9<~Y$XrDbpwbibaMRn#Ylw-PY#
z3W1e+nb9pMZ<iCGQ0D2*=k>%qQXW(a<&7?Jlcmh5FU#3c^@acx1GXB$-j)k$>gc5h
zPI*K_0$dK=|JPmL(-K3WX3Tn4&bz#zVP55e`ui*AHEiGD+U#kl-Jmt}$E>K>=&rcu
zpl_Yokc#~a&C0nA*R+@oQ!1L&-00Qo^=8*bSBu!>-mGh9XU_><-<rO~rOofDRsEuV
zX!i1+hN3P--BrIR@lpzQOZ>odee!nC4Xqx^(cq~cnp@BEf8<VqJEND2w6Gbfs0>}B
z_0n1=5#6MDHevSFy-5phT5mSFn&FlxtZ#Dl)mle3X&Xd=w%HS^-6FL4*>#)Eep+ki
z9$MACRF<)8vaji3Add2I+=V#G#Bq1ky+gb`xn#tnWPjM~-l};XZ1vgm=ho-`5NZFD
z_H=zp?mCq47tPvckyRTuFmq}gd^lg*<=uVw)J60zi~aNT5_*e0*?L#UYEj7VrNpDm
zoL+}nx_fEn^tL&e`=OarQ*0r}8JMZ`xc%dnbSg+c&^>SBm^mv)Z_oRknm0`}=M^0G
z`9})<fg2<9rU~vfQzrY9Pd-Z&kDpZhK+%N-j~D->C}jPPnp6}Lde=q%CE}5_JZ<`v
zR&-JAn)Kg{{-=L+*M-GD=+?<Uw?|3-;neQ_F5PzvpQrE=e|Gw1!do}E=Wc(p@J)Y1
zq>Vg3{XnO}x?cD#uzp8xKk3tc55e#Z*oAZVqKn3l%jxZ3<6gBgP3S{D6K?nFp~62`
zY{r4bTiWQ)h1umPf32uri}~KediS6E{6AaU<pMNeU;d6>dcx;rqc=u5Ir|5EkVGbD
zpU{%vULg=LQ&YP3&M`BCW>=b<P2{=R37DJpl;vU)wzx1eH6<fR|8s&gN$Ww&CX1)E
zv_7UU5o`55*t07!#WYg`<Q>2lqWN5Jzf|GtiFw<!yg)*qK!E<|<X|HwF(X+FOv^U|
zi9^8XS;C!%Oq*fwEiF%&bnN=I*=Vga6LY(2zo#|o(QyLicB3uybtiadQvX*$PVoMJ
z_PzwLit6frmbc|)d)X66-~nM3F$rN+Gz*|n)&Po%h7f{*vPnQeP;jY6rIk$$t5}y>
zwQhB7t%{<eqT)gq{kzuv)7EOM*7j@vzjN-Hc{B3@BuMydo14r#_ndp~oqO-xxifRm
zaxZN8V@9t`iqieF*WyNenkD2N$ui!jku=hh@s6@dbt2*&O<MZ=b$TV37S}GW*Yx9i
z^Z|{&VDD8@*s9bt%;SY1yb@+<@nlUuF+%H0zZQY-NfG)8rYxU}ymyR6(M^`^j*XxU
z;?T1#18s<B$ED+A7WVg=UTO(#A<G?aQ>!g1cqiD@RaOb$ooG`ZR`T8I^h^|4f+F7}
z@osev*0dP?TuFDUyLM9qqu3ViRv(4MP+~GB*s|S8ne?5Fo;7B$VfeIEEJEpD178}R
zJ--~X@H0~J@vVOitb(vCEPCl*gSQ-#%`-ZaK#aKG2Bm^1-OzzV!3{&9Eu!L{DhvJU
z(@0e8`=NQMaT)e*T5Q~!v7$Uf+xg^Ebft^1L`*X%n!_>xMEP_WB$2}}AD#-4FlwYv
z#Q_b+^Qi-|f~ZeJ95r)=fD#kZS_hKX&UGcy8VJi-k&JbF7KT!9I&Tz}0VARsu?if|
zqL`TsTVkx%c-tT_^Z6#L?EH(h8J$KJ18?4UIfGYfj51i3Yn6f)<NPeY#mWz*Qmw3j
ze&E_EF7Fv=&9)kKpU#jteG`?CRu!dEkjSAseyODs7?N?R#SOWQexgbNq_bElDyNcw
zRNEq8t1G5k$$;xPpM!w63{^YodTP_ns%bYP`Wq#Sx6TU=Ij?Iopng(7gDQafW)h+j
zbd(R0GpKsGWWq?MD?3Z`ouYbX7BDqr=y$$NpAT#?4)uGEO+N>e3z$y7t8Drz@7eWq
zQ1Y!lLd;V;Jy)fxdU(_S%dMVSOo`#ZQxU`j3^xjV0Sl`%RlO`S+K&bQOz?jw95a`a
z0pnAGWzV=EEEC4SXS|o-0|g%<`0;{I5qPT5@v_AEejxa{f-e{RM}n^v{06~)D)>W!
z<59--cv0|I1b<ub_XPiw;9n}7noQ?6e1c~Rj)BCoY}^2x-e2&cf*&I|Ze>o#<iQX_
zpWz%yUn=+tg_Fm9vU=8T65039R61^Cq9Pa<;pdK)Uoe<~SD;%IfKQWj0s#?{C(-pi
zEL#|1B(VT|s|dg^l#zv+@JLIQ8aXP-Q9K-53^df_;mqma(`lOV23oI|zM~|)83#@2
zl$Rg{f*Cj*<r%kt??_7YgwDX}+!9Q@bC}0jm;)9f?%)ez<g`j)Jsj1obChF6N4U#N
zKtHy~S0#MtR|>em?n%(<3liKp>X%HT1EbsyR@^JFo(>Kv+vcUn0vyirW&y2qaVVtN
z&6k1^t{>F`pQpX4zmu`=W%UTG)A7opVHSxCt3gSKQPb~4oUS|d2WBe{A^f6WU3`xM
zxA?-$rDRSXfpz+eNW;S~F6;os(JvX@FkYf@Tyb{0+2!E*TMK-cnVt2^!FbWPgGTKj
zSri3o$0s-(=gp;jn5E*vx1c!sC6BHx<)`wpa8Lm5wcE|3KFjA+*N<0Vo!1Y^R{!M)
zE0tG-xTAh~Xh&-V)_EJimy3hy7sNq<%A<SG*^b*4o%!e{pg?@%0iAsJ0=Mc%a|H#m
z#~oS{jRngdcUVz0ihl(4JGfNs$1`k5sfevxV~^Xd4&P8QIW!a$JLJ$y+FK6Yww-p)
z!1a;Q`5!BhrZLDvA5HC{+Usk;3tPKMs0SARJ4>i*YHI6iXUwjd3we*n?v@vk2I9%q
z)-@!@Za0HRmba_8nmWHjT-_nA?hsc`>#)GBnI%&eCS<ka%~wW;xY{MI9;UvA+QSSt
z*7t3FURW=(EsCp^Od8*9`aki0Y2*hUV_|iEE2Pxdyz%cMrQXe!xNmu+)H)MvDfO@R
zC8hq<Yl-U-L_=yF6GZ>X^a!G#-;W>~PycI7a~%ny@B8yzTeQfg{HBcc;ifSgOvI*W
z{d#HFByI~grB?hJ2D$!<+hCAeS+PY4o!`xAC|i>|+80{VY-+34_;aIcaz>ljokn~6
z)~LSCEGq)FQ?nT=Ta&G=S(CRmp*ivD%#GQ7iQ`8b6B??vW?vm#=UbDw!GHlTzA<SJ
znVwp6enZ)oMD51Bz?O{WyxgMed`D?}rd}IZo4zh>edOxYYf{!EH>WfNVN#pY(6c$Y
zf%a5M2A13~eN9%gKesUFpUvrOwDmge>YyEw^9h;eZbI3)&y-JClaAeTByDq6&TFo;
zwCj?PH)5qDuRA@`oNA@T<xOo4K>Qqd>F$l`o6<H%wx(()Y&52av<dh<q1nJ*6oxi+
zV+fQ6{GQMp0tNd};5S2={O-{{Jb#m~IdOAHo0wa+u~Y7}jsD!ajhS7l)@CAY#>RwZ
zGx*r6+S}WkbGmAq^Bd0G94^!=Z$NKeyE$BWLvTatjT;gp8#aWtnA%U*CZK1H_5S9B
zhO)dTyB-<U*eH59<TfeYuv^Spy`fvqt_DvF^FE{YHPr4i<@$Z5yc3^N8p-<%yOcbw
z_1coS(Fb$s!NGU-T4yhg=PwwX_gScRPY<eNLw8k6EiIle@3V$FNzIE-Ee-Km-^9XI
z8C`*9BkwWV4Fp%mkA6I7V*+|P%sqKua~RZcbM9ssVOQ2^n{yxAY#u@5^OlCH&F1<b
z?dr5XF|vMrh<Xzv7-N&nw<{;Ye0${91nJePwSkSMcKKR=LqA-z*$pY!pXB*iFKZc|
zaU^}L4Rq5RZfJOCZBl8(DrKubZ)~icEtRq{DQB0rl#Kz5n7~U9ZBu<d2sOJZ_-DJ{
zTe#{4h3NNl_CyaspG%M9ZZw(`@S9+d?OLd16xb&1dK0T*7(J{H*4C?K{0S?s_xhlg
zv3-_)r=bkmx3F4<?$-mMk&T(pn?}w>BW^4T4$JYIgU@GkcGJJ0`=1iRf7QsI-86^Z
zK4L<+u*V~&89e3F?4^<O!<}=UGmV}7y3e7%-e*mHv-_NI(txmOZu#j+<=r2h)vM@k
z(--JA_>On9SL*(_HE_!A$HV8Cv!NuBGxePjH<Av>j8&QEh0ij_&dxPUPJgpFFd(7d
zL*X;c2cbz3?ruJ-9XoOC_MGnFuKn-BX)E=>ijmim1%2-f6dbL&DscLvJxo2&vu|49
z^t&&Ok3HI>>rU9!*OG!rIN9u4e5UEI?-%IV`GUadyB`ZDbbZ2HI`&NqCoE@<!d^Qg
zysYaJ$BiB_e)!MAb>@95kNY%ygt=Qg>8e1&#6JhlX}UAqC%va>2C_c9JFs%z;)1io
zP!2)8^s`@vdw?E29vScp^p#G{&wM^`MsRsX_c_OW>mi>KT%H+TVAi6wT)!SWO#iBx
zR((|cN^Z39`1+Mhs@<ElEPR@I@5+WJ%;&X||4j&As8mmG;T5sNq<X?%{7UuYD=gUA
zswX?3dJ^uG=ua|@lumF9(8-@qswbv$3t*ZBok^9%T#=lV1T7I`d?XS{FN|bEpTsQd
z8tI#5`f^X6c=}|d&CWA(dUxvEsb4ZOjO}BV^v=r4ffC7sP$GF&gKkN;<Sek6i@I6<
z1;!$Bf*fP9(}Y=@YIcQ}f&Tu)l<G9#OS{;yFk+{GR?sOQ#oxCw4<+x`x}(%#iB#&T
z1H^5CUYwX1$%1-JZsHY@P7=G43ePjUW|;oLc9EHO%ql#$FV+3tm3>h7^I9(Hy%@@;
z!8UmZZ7;nSzB~u{4(e;5<s%77@8$Xy#8P-K(kqnS%WjJsf`$f5@1>HJT%JUd?b|@9
z!Vqby=)H_$y_a2}+$1V2$A@XHn~aT~7ZsKhEQ)><^FWECDol&iVA7YdR?CTDTHqyo
zBXBUB6s8wyBK(DPXHeBK383iz#Ore@QNS~X^+t$t3sDAw!nz|wd4nj}$YBiYkAPyP
zlST>38Eche9xpm3W36(`Wu#+5JXSg8ouYLz)-LBOOKFDGZrFXoTj;f8Ed?7WJdC%g
zXINBHyRoT@!t6j{BKc1+l1RB`BDqc=f6l(=!gGM;<#7soQJ9$DMWy*oThC@<f2?Q`
zzyAnZ&!(C-iqLn1Mk}Ok(~IfGIrzudP@Zw#CH^1!E;TPRehkf+GfkuTKt2>udtUNC
zjJh!-Xut=RZx(zfG+{j$5sY0Z#E>-48Da`Cl)Tn?Zx9<iW=&+E>9p;@76`2n(R6GZ
z06KtX{88wLXl5^_1JK#L0p}t?6A5aDD@7K_PCR@hCAmYXwA{fbP)_UVOmLM!sxIs?
z15OPl<J@QBSi@8R&3IK&UqwYQxWNlRCva(oT!SLsW)gsA!ZkglZUCAIWgRpMKr`1V
z>N-T56}4HF<do2DQgxlcfX-vCy&WB72a*h3q)vVjPD)!b@O}<xBRtkprO0tD^(Bg+
z7MdYpL4^Afbm>c#)h?Pk7e!BEpy{iTk9QbYje<5X9e`!V>X$l!n5}RLBIstiw$#m}
z2vo+9)TsE<P6hfdvD2@ih6#XXV4DbJ1JI1uxaI(wIh0uG*N0w2wE?`B_EK=*oHPW~
zIh6woB0vBxz?-Q_Wum%UnP{U7=EhtAx(<~D&mg)&Wuj|kWxChOq;@{g&xy-)Ke#_p
zn;bv{X;N+Z7f)k44S@GFJ8|+}=y}@C0};(c@2g)hD{>3D9%N=3be!h|&VyeQ`}(0P
z05tQ*OvEppoQUx!--Y}YxNI1>fV3M2og2SY4lWLtgE4>@eyJQH#+Q=>Dh<2sXao&A
zPgh2mqIUhD!Z>8(_aa<kr4>bEn+725&437vWJ#hiZP5HcNr=#3mLz*vyLNQwgo5cd
zqU|~m;W3WEgp;XL5S>mz!<pz-AbBo4fS`o{l#?~*P=LEN#vD`w^9AlanlDU@Z1wB&
zab^Hd4pMPM87{T34s|P1!c)pGbn6@FL@3EHd;v0Q!e17(ppOOrOz?jwoFtU2)|4W6
zy5Ld43k5F`e6Zl71g{btcM+XWKUMHqg5yGS`AY>~A@~)7|5)%Xf^Qf64#Dpc{4v3C
zt8;m17oQL9XZ$_EKN9>a!M{~Fy@asZ6mBEpH@XXs*@AIQn4FGL%Q)J_I7TSLsX~Wh
z4dV+1E*APFf;S1?EI8Ul<+VaB>nGr9NiB<{f+_?=!O7#7#C2;~JT#kpztpn+A4J7r
zG~^ovNt2Rr9XB>ZTq%O&+=bx)fhP!DDsa2NM-()t3zT&8X2GrW&lT>Ia(x)dRDN7Q
zJz5NOi<piS@U_~nNmTM;)Nvq~fx}Ur@i@vGu9989oq^H0C7Ay}w&N_!0da>q`GQ9S
z$Ec1AG>jbO1#8jQ7|n6Pqc)X*JI)}QH{cH8@-X5kB%y5ANTg9ufz)Lj=Z(w;?xO?=
zR=ftdlW!jIkj3PH3p{*FP`}=ebSvs<Z#wQo{dOzS0X^-_#CS94Ui1cf5<2Ra{Rwcq
zf5inn6`krqIdnbfx>J8(mgPY0+KMAVq4b+`5`J(`FrPI(iO-`ZmP6O98izOR0Krke
zocr*J)#zmczT3@L&<A)c)Wo`UL-D)7OYPW?npoG5k=`GNH{kwuwl|suoZ3g_QJeyB
zubNo20Q7uLb^UnN#G=EHZ1wYg)Wo7RZclR+rI6PE9M>ay190nl>_<&3ijRN09Z9Mv
zZih!rEcyh}toqq%VrVa2Pv?1G0lo$Y^$Yb61@db$q^KpoCi~JS8#=ILpwd2TjXqiD
z+aT|Y>63NEK<e;o(%$-H)Z^Y@-@xM6WGWbh##&_atqi6b9GLu608W$3B^C}ygXb~}
zM>-9%W(x--e6xik9S_Jh?dm`eG8(KLke>$sJA%>^jt2Rc4jhw)ZnqEVcyRE|&Md$?
z0q+U~Jo;(rRR30cL?_?oExRe7=2}r~9~UPjMcM$hA;|3cvla}okhu%$iicVVr4$dd
zu(`A6*B6&)v_FL8WJ<A>&fEhnjM4^M$h_J*N-Y`e)*vH0=I^3BHe_^ZJ1LKGpLghu
zb?A-#N9c`p?A-7jcWzKquu>U&ze8or+6zMM+_1deRK`@dAEcxXU!E})F!5;;G#$=O
z3?JSfjWcEEhBM8%3+A5{r5`O6@8U#hnNf!BX5;L$=GV`R)-}{F()0k{DD>OE6h*Sk
z^6IfQW6LL>P%~*tW#y<zlkkROlgg`)pE7pTxXCr6s;kFWYb#?ZV@8cT9(fe~f*5^L
z)oG(@##T*2iIpd4=f@Jpm5-|$H(FZ}qfDwAcl?ww<<;8q7;W;XNt0_vmsgFMQauXZ
z<nY0wzZ=R%8`7PMWH!N4B+GGa>5xk=BXB&jcuAvnkzuYf{VBPYyOTTF-AOL46Fivw
zRk=IKU1FuG{T_&!9h!W|T4tQg_-|RSjFJbJB0F}2=w8?__w2y~f$Z>^8{iFv&yDRz
z;=G^SZh1fX{I1p53Bre+Ai~%Wf_H+DeISe`h|TPsAex|fHlgBT@pkf~jXo{++TbSt
zW<xtY_vJPEmhf8N8tt0Ux`e3KP21#K7q~72rLl>@M^f+KgiqIXi37AfsapehKQyA+
znSIZUR+i`NB6YC*pKnUcy%9=Ef4({p`t_cnSjGTPb3p4`sMQ3u0xh$<cIG|W(Up^O
zUdubZd<Ica;wgDwbvMqun9`gnp!!;*2He!5P~KNvs$O~?e)b}p67tutPe^>mS6P{N
zPpIO;J-(c0DtDRBB$ZX_tJ0cvC@8^e{YGt*jy)r)az|p%h}9c?&DyrmCL=d}ouMtt
zy?j%!OZB=Sl$(}7$tKC^`=pHCY=>I!^BQFIn)WmLp{0NWIY8M19UW{RVQ8CY={K;Z
zjo-YMHEnk2@PLvM+dE=lYWF!s!AP0Ccf{PIev}aI<=s1CNX|*kg;}OCWn=Lf&=JWh
z3Euh#Q_tIb?O(#@htrO%HP5|nHQ|pvH~gRGxjA!GTGyQ|#jiLed^S=HXt2B)3M3i+
z(5$ikrGdt#Cf;45-ril}%yN`dGAJQDw#!))^)<%czJ?YuO(=VrflN4c(amdfv)&9O
zcU}P(`u@(F0?SkSCWM#!&r6+xzWV`x6hC~BPEQVAX}jf53oY&q9J<iPg|x5H`}=YN
z=Fngn0pBU+!%+92y)DwSBU%2OMCCul$b}w<+S{UkH_|ULdgtVf<Si^l(54pW9>ei5
z<Xh!j=zw5rixI@uLVPG^@9s088}q8!-|tWKXC)>2gAkn{!_6y(xOT(9Sy_2RoTfCj
zoAStadK!^W2|Fmgkt@Ald2ki2_QQDB=EO&(r806XtBgF3q*0cul;dpD3{e>=>p`oi
zPvTgaV7W>uXIClk;6s~LRI;0t31HX~#-<n0$GFH~FDMU!^iLv{X!^xAN$*1>Xjohl
zBTXa{R55-SBV86=IDW}uO}{io+8n0cGA=XNr3wny@1(sk=n;dgO$K{J!S}NMf<?wj
zF1N`>Qetc;jVpw#R6DLT*m(+8N{wT}(C@g?VDBk}PYAPC$CU=VPa(=o%ENnOTxqcX
z6e3<6mdBaC+F%DN=x<{?RsxJG&<U8=$WmI5(t6>&Al^@F6pyDOb~z$@tYjkK5u@$3
z2*{+pMn50n;Bc_+Q%)<-SP^rdve5WhE8V9Y#_ctzomd2i(9}HtF~muF3gN%<pMnJ-
z_NBs|;P{Cuxoeb@9dwRj+)YFTk`C9sqS%l~%g6DFI4wNq2PUldO<Yfl@>np}?$-j<
z>wS|LzaRLwT43^e-xS8bMe)8^I++UKYTNnw$~$jWwd}eOqH;7!TgYc%@i48-pXQb$
zQw_H$jSWgwN+cvIBF4!`v_c4xV^QP;hO{!yO-FuR$bg)Sdc+DChSaOBEjrSL<}7_Q
zGN44N4V6e)W?E$cX5u*3-f08p0T(3HbU~S)YEXuJss>gHrBcYn;daMD{L^Fno*g+(
zkQ$7n%o4CL&b30C9ioUGtMn(-iH)_>>_ofcPXS4Fydw?ys63aH9TYT3kE)Kfn7{ho
zeyOCPihrxAnKY?<vSw@zbdCZyx*G}DD39=dkWCof6B=vbmvL)g=x|`gxb)gL^z(J%
zyxOIjaeW|*BnW>@oHu(ugh7IVqGkAWJ)<fsF?D$A(W%2yKN*LqE5WasAseqkXN5cz
z1Er<-wPGYC6CgZ25hcNs1%cv7nx2lA!|Y_ODx)OP3=PHDfaCY7EDOP|236n=0MMsL
znr?=AhB6W(Ih8q+@;)1frB=hDp{PJ4=Yw%MAC8MiT2=;5l8CD2W}~WAS$1WyXj|Yo
zzgdXn#MEO^oWB>JFtZOR`Ix@b27u4e%;S=(B2n-KTcDTasOBV=dOIfUp-@LeO1WdG
zcd;VOK4f;|gOlEi_b6zL5?Cb=_aLPk4FZ=4T&AG5LEuhY94cp*2;tun{11YEA^2Ac
zrx}d+^^oAW3XJy@*jMO71wTgclLQ|x_?d#w5d3VxQBP6^&@U0ZN${%$-zfO)g5M?h
z6M{c2_-lfHB=A$Ae<S!m6mCF_NcA@`-LX;wR@WKtA$Y0aXb-2CE8j83IDyqdKSl8A
z0?{7wF=JdH@L~mNK1l*y+b)U<H>&bs?L$-qV>N!<`>x<skdyF(%g+v8Jo*iokYd5&
zNuo=9SlrIsDUEnU;BJBM3A6?g23;yOvl&C0pf#Ai^k-ynBAo|0ZcA=;rgUPgtty6#
z)MCJV;nX7_1*ulMuZc=tnky+_Vv5sCco5|kbE^BNGf+CW1oLB51G8vcC<Mj97sQ}z
zm0kjFa#AOa3nM^rl$Y>R@R3a38<3y*(7zOtdI5EgAQ_5Yy@cddVD?cC30AxYxZ}LZ
zmjIWtEmnpLJbZWo)-gfE1?p2rc_~i;rM%wYX>SC#3Ew_mKI#KUdFeZVPw_GVr&})}
zM$gDboUS|d2fdb4z{Ka(OUOX~*?jxaOUM`uK1>*Kf$HO^Uj`;U<C!=vP4l!jdm?zg
zZGjK>pR+vDo6t{hf$ufY9PQ1$8GOG3joP~({e@1L)LOGIOQ)N_NBu?RQD0I3?$uxD
z^mEYjIo0*!)nDjDePUgYTw$g1iV%17U#H&#caCRa_3q2kc_0$Xa8Uj5>cD~O>*<%y
zjiAx_h;Ki74xO(=y47CHz8t82;}LW8bLaKIt@7}Kz=8D_O4_2oFl1n98}?<%C7+@(
z{e=#HI7%G7aLJ7Mwe#v5E!lDHqT2aq5xS^;uE?EjlFA{{WhVzopB3(wRx8@#`lXB2
zHTL}4L-zkblYxf&ZB~6uHLM?W;OU4z>A-0?zv94Y*uL+;X}b8*fn)l&n@7*!JmA)&
zl<#5SUBC~f_S&%pp3eU>UE!c%-${{S=&+LZQe^0GfU{uH4`y^IGIS_1bU47lc3C_F
zD@BH#dWY{Dm+u?wG)&LScJO_py8VzUGC*vu`Dl+8BY@XPqdf2{c6(F4e>DcT>H=OF
z^lk6|yZFF)m3`oR=u};xC2=NLstc+2@5=|yU%WnWly*YI(oTRXL(B)x*IpkudzB9y
zOIKkR>ncQ)uELE<S0N(eJh!d_UJSNb4st%f>ni9f_@S$i42^|J>qAW^Y5Ah9U^c~c
z6|RD=!o-RzMOWdfjs9!H&7n=Ewk~(o24ib-@SfCl>rx{3tV>+$-w?beX-xv_EciDk
zV)vA?(OotNHSDaSWyZT`*{qYs!lpp(&pEBu>H5TzcKv?R-ic2ujZmr3g4n5b-<GmD
zDY$u02I_Ggl<KqiTz!$Jhvlq9ovYx;y!VjfPpQvn6_sht3Db3P_`$odH2XFNHyO}a
zxIA|hG!}l;?B5dHmbB5#OIT}acjuNX$1BiSIQy>Dm{X7m^g*co!G6<aA0a;@+5xs|
zxf7hcRm+xH`h~jk3DO+%3F1&xh-5xr6g=WQTTx+Ak3S}ayLuHB`ktp06*k@qMFj}E
zd(Ad|mpuB5i%ajYjvdh>YvGJzKJV6&UJ^3>D}M=fg;hJE*sx{ipqm00EYDy?gdf<7
z2s6v)B!nkp^Oy?;3`3JX;LqO$2dP=GZ}nrZjsQP1lsk)^_&TuNSwI;eoW+^|NjZsd
zXOZR4BX<^ta%TbO4x!#k6QC?dyig22KAZl=kV3%xR5Km^C*UFissLjk^3NUQlIz1S
zMlLi*Nc-A=b9=gmKI70US99YIa%OgI0-%KYUEM-`@&j?K66(K7El?r0|A~^|KL)bx
z2cnFH`b0Weg!<(y)PDk$M)L81A}iVJ!~LMFAqu3UBW=n~_5-2mqio7&M1j<Ov_;Ve
zBq({k@+X0E^a^$raRR%FApB(V@c>^E33x^r13_3qa{B58=Qcu4e<HhE_|S5|fTB-Q
z6!2YZQNcIHrarCqJsHbx88X3!JxJgRf?YEJg{KCV+>gz}LM<878QpAu3}gEa5L%h-
zk6|49V?d7@YVocug7zqSO@i8|#Nm%&u5nwd+%e!=`Y^g<K!4Eq$AYkV{vO0>Wf(&*
z-W@|UCSRXswb6zcB(yqN!g+0~M36{58J{>E)P*W>A)+5CLH0+8exs=0aCs~e2ay9U
z^dXhjb14<x8YVNKO1l_oW$qY=k4G}36+*5eHE*OM1HuysHw%CZphj4Mp8vEHOPNIg
zOc&Y&2aQf3!g}euwWyLEuyU{WaVP=w;Ues0L};xPBIe0TOm0<h4EU&m*tJAbtUR3*
zzX-!E{^>D(kC=Qkmtw9Z?*w+hY7B~2ehzG66fqd9Q|qu$&#j+oC#nv2Uwg&nl8$%S
zptD7xQ(Sw<#IG1BEPllZV6iF2665^^A1?T@f@2JEIxZ;lV=OX0L-6^6FA^LBgwrn;
z{A$4=Sz<bt5V@RR3%*0}7X*J<@HYg1NAN!i{)NIx&y&hCFx9b`RoZ1pyGU%xTXt+0
z@#&3<-yt@QVpw{_rUx_&$9RqfoSJv^z)I&~5}R%iv1YS~MOTQp6E(5Ko?Ii)*&G{u
z4DS`VM?v}$``(#r7sWc(j(NqRxcDXpXj~`+1@B>22x2g|N-SE90fYe^7d&FKguB3p
z0UsBtK%w)Z|0yJ;^Ngnu`o#d{K;j%n{gQFhv`Q?x2z-|KhzpV*uUK>$=pQ;6B#u>I
z=Xq161OG(QoWRrG)DuzlsFOkB9<gZJ9MCZ_#D&$MIK)?JzXTq^LH&_}g91HVx8iW}
zJqtV+2l0h*P#`{!xpvySpyArZg&m+c`Z>K6MK#26@#N~{%fw{S8guO|OlJCY@KXKu
zBks)pE7E)8@P=<eaI`lkA2_v-%FDt*0k~J(nM327cs;=@?#w9zgVoQ_0^&gB6(Q#6
zmmIogr>SJu?`y!E^}7|gbv>+cNaY>p;d>mo)eg*t9Ei^&#>}DXYt@hBK@^Cu4$ygC
zsz)Cj)Gt&n1?>J|Z|A{A*azDEWAKpTVrGoC##%e;vJPpdE!m8TGQUsK&Qmc8WE8XA
zHqC+@Of^c*ao{w|{LsPyX%sbCIQVI_ZM1Me!f6)Zfb<MRZWolKku>@ra^RThwWl07
zjrvy|IF0TP95~Gue{tY=V$jNg3MfAhIF-pkMQpq6V}Ku8yY0rh+PU>Lvj&#@Cx|;|
zId}fBTlSsgox=u>KJ@ZVyJ{Ufesl;t>+Aj_1fHkUBifjPsmve7gr=snRxg4cyzyAo
z{JObIX4W4HXBOJX;nQjtE^M4OYTk_cnKNNHd&)i~@|spRuW@!`P2GZd3un)*Uo-%|
z_*Ri^+U9-Prpa<^12~lx+m2z@3an#3kljAs=#Y52O}G2Ehs4v_?+3ZCj?d5*Y`164
zT>t|JANg6-|CfZGsewmW=$RU0X0a&Dyj>>R_|(xiye@LiMB5(QHqnleye8VQ6t{_X
zjP5bfjwM(o+A&JZL_0?Fm}uiQM}Ibiml^#Hr<~I!SaQykhn#ZGR2uSP)AosybEeu>
z*xU5vydM1+XS3_)Sd^K{oyml|baSJbmdAy7ZLRSNqirzFFBARP;N$bVE^ZjraB`E`
zlv#1ZOJ-A9Q+34}ky5U%tX!{!n%C%BQXg&4xxvd)AKjDF&`0Y=+ha^GYG{zy!iHNU
zc2~nk68n5mWN@U*%9lQD)<c)=Ikhdh8v1I{)}Eog%0<m@ikjDHWx+k6*f|Q0EEtTG
zuV7DY#^jSx`r^{wv|h8-o(1$3cp&-Yt&mS{BTMQ}XX#Z+Jo%A`C;fr&;NNtA6q^+2
zrq6$V&ud{fy>cgZ1TaRP6b_PTGO)Dotd(`JlkGqCP5KKj59iH~noCY!9-|RX_R<#5
zfpF|79}W8kO)&i@Y@uA?3+6{l|DF(@(&a3)=8yboxv(8Ylg?R2$tK^x`@Suk{E?pG
zPsxfv9O;8Na<J(uKqX5dlhjiR3k!>2tGuL#3k$argUAw&@KFrPa5$~k&utG8rL&O-
zIhDH9`B_G(pBMLp)bt<gN%`nMomLPe=*O^~v8G?8+XBd;A+D09uhB_NssAr{r-+zx
ztzx6EHkMOr`g%QuRwL-U4suGi5Z<7tqzUN;k`zv=owsl<w0rfd^(3s&=$|3+{)8EG
zf51k&*XT*$X5y>1@b6lkrGHe@FK}Qb<6j7-W~@j_PsWF2P!AfAJ^Mni#t#KUp-@67
z97+r(k@|=hr3@<Q$CPI*cY0%AYHV(s^lvb4jmS51|H_g9#YLJQuUybBK5}f47Dx(?
zP0*8J_LlC;)${aDW*4JBeUj!uC7JW28MtLbM%YNvGbw?B0kNKfw1TNbeDu5<j(C(I
z8EC|d{&JN_2#ZOs3r<CmSkD&yL3A`(5$#`Otp*aGmA;|DKgH(c&wL`C>>zaqSE1N|
zVjazM`Vw%GYxtQAy{RPOI>v3e8E(N?u_e>QWT)9-%AqqmOtQ=lQ{&7I<1GynElb1w
zSrjI;U_VIxhwf#=!52li@QT2z1wM^c6M9@crz9}iyMlip_*a5s(UT=USYlxb5MCA-
z$KpQYT?HQ?I4%jNA20Yxf=?5Cy5MIEzC_`)n9LHN>qX*olS<cc@u@kul*{pRYy9NG
ziQHZmo_H<gj*)Z%=##@N@<DI2B^ws2*b)wRAB%cW6PL(mFjiLa9;uZHJW(L-CZ^97
zh($8SR|&jAV6(uV2*lzS^W86Sr@$8k{!SpSI`e%l5LcUUOT<J=*^Fa3m-$ddS15I1
zF@z=@tc%$Je23gaFx~v#;1xOj1=Tp(%LE)#iT##@Xz(cf^upl{9uZ6svz1ZfWdc3|
zhc(F}ns6`pidx{S5<Xmi3W@I_n{$N9SdX*Bi-OrlIV4zds*B^i$<(f(#pHmr*y`jv
z0ywUHT=29PGoSSsbhCQeoANIdPxq%ctOUVv-pF~tCwQ5Fuf{=(xDq1IB0>*$>JNIb
zQlLd(%n~j>5;fq_!h9IF9Ei^&a*BKbT1)5M0lK4pX%#>zzc=g#!NHe)BJdBrOu(r=
zj&@{Ff9}FT?V!G-K;?ge!%<$w-+=eQ;SIPSo#kbA15Wv=yeu3PfO|zwnSDXe=Tz5^
zSLBpA3dvSK??>d6iE-Z=kyGZK;IpoWH4dqM$ARwXm&~VuTkS|foC5KU2Xyki2;8b4
zEy`0MzB)iB-&??M!9o2(<x*e^yTL=15Q%>eBy$>8Tslm#w?^jF<$bIY#4PMOJOm#O
z3p?s@Z?JD9v8y{33_@#nNmC}yg@>&Qt&lX4Wa?E1KMnqO9XJhgJhW6md6+a<%a{qk
z@!-%?9qFBbM}ecgdS*He{#LKw?psCI_7JST5S44Hni_mr)HE(@TwFh|v9NI7f|*O^
z!U~eC9c`DsvlhX&vba<$T+EJqYtETfU(--uJF|Y#Fs*Q=ZF4ze#-jRj{*PS*+fDm!
zqNd8q_7XL5uXi{J?y#-v5H<am+t%4rmA$e2tsSB!x2OqD!|)J1#Kv{bem}_dQG9;J
zq(?2e3D&<MQPUuZn#`EZ-Jn<=C2=C2Y>(IpZxZ_U5C2^}1OJ9S0|%U9r))He36|I?
z$0c@hdItVViJffEz;`)41ApxG46I~QwrAj{Jf4AHR-S=nCCP122hU5}W6pms#Oqd4
z!@`DBd!}~!c~ePK*NR_4Fm+DT=@r{VFx6POD71d`{8goUhV;^EF0GtZKH#1q6_3D4
z?pKvxn_nfZtUPvAN-tv{DdT$i_L1`AUV)ZVibAViC=PWw{iUaSm}MDzN;YYk>B0ZE
zHwEs1eU+2T``^>6;$EEny~+>F_ma-3EX`lFDk=Z+(CK>$_QkO(snBRSZ-KUIOhE$9
z^$x^Ly3=hhEhrl&SufejZSSr0?X`{W!UGt??Zyl36(nrBdX_$)giU^PEeo3rIPFcU
zj&y&tM?Q<2g8uW0-%bd3w#7}b<q9nA{EXQ(&}HHm>{K`L#7F!~u6h-YarYSuOu69+
zSi((}ZK?b8%rgCFH`4aioi9-N!U_H*;CkF#T5_Y4PSmC*+NRn`4KGvNB#x>fm%T&V
z;IVh2Ufm|{xozUURBsde{cU6aUEA2dXbU^$vd8%2{nrO6)H`@(lmmG(c0L7^63DH(
z(j%E&SBFW&)*{)71rJ+7I0UYYyGHzJ8ITbM;k;PM2s0qt>#AH2Z-k)F;d<D7>%1ZC
zlDOGJe_QC+dg$*6{TdJb{qxEpew><W_Q4L>#VkwYa#wlyzGc3pnfv1yf|8ah(dE9&
zaJWY{@0G`}(Ow^+2l*J*=`-C5ET%Lca7z-%=bk=9NhyD0and)nNGXTfLdua!NI7~@
zZ5@0P59`q%T;Cwa+)!h~>{%cUC)uTer<-=O$S#lO%+G`J1Q|=h6LSQg>MXf@TO^mq
zvYTX*Wq#=rTppK>C2gZ8&JnQXmSyQ!s$*IYTWnd*u7*)_y)5AelT<}2(ohMih<-BG
zMs-?qr1=?Z|Jp~i&Tt=yvuOe130h_N7?GE7a551-0)he+ffiw3rypWNX~s}MDvjU?
zR%t7&(u^S>Q)!%x(u~1Cs5B<Tm3AposI+PvGpy3CvP=6R$W$69Q)!m~q0*QTR~jv_
zP-$~<tguS^iCr2*VO$y~Q)w@QK&3IkTbkJ&DO4KO@fxeN`>fK;ZXi?LI2omxQ6N+r
z6XHsvb5Lpb<9Lb+iIwyNU{n$(QAu-vP)SUPD~YI7(igZ^w3(-)BwSf8iIb?LdqJR*
znBXc2#J0(}F&3?$XS!TTFE=jz{<@NmD6uv>?oCG=tIDLZjhR7-#H}_F3@LFpEhI;k
zI6BIll;#W}%{NimY!YjcZKqiT><-OXOV|327IQ|FRGcc|oSIbOIOin9qH&3I7iX%v
zDNe{r6=|Y{1NOn;*vr~oKB@yBvRwY2xbk~3#bwM1c2!B2p#FCti?J?Z9QeL=%kHa@
zFvCrv9$Dcg@onNJef|CYnxnPXZ@sRRvyF(;m2!5(=}Nh08nXP2e!fX}x>9~O-RVl1
z*MM7cr5y1%PR8i;P{?C&l5(Y-Xt`2OQ?8Vg|BqcMhg<1NIkg3s$p><!4D&FD^JVfe
z-I6LqO1vxO7cd{vx5~>3>Ng4enZTU_cM04p@b?106!^7*24)c|j~=uPdkDl^0OREX
zM+uxRaHhbs1uhYImB94^am#W!_XvDc;1dGh5crP3e<%oH0p~Mm{zv^x3_*rR2s}#Q
zXn`jRJVoH?0;OK&GQrmf+#v9JfzprK)e0vA8`dy+Rx~``7W_TIzY!euWsMO$T3Mq6
zw;1CEf_D>qfZ!#9mkB;n@Tr1N6C865m$y*xRf1n4IO@;o&4QyHq=BNNzZs&xxgHM)
z{+Pg*1imTo4+8%r5bdG-_~-oOhm-LXfn5dm7g#J1GIi#|bznG7^5a>+INHT<p1|`2
zt`vBsK(vSXwn%<ymvO7me<cv(oB5s>i1E$%2LeBl{L(H1*Nf6k$Xyv?yfefLDnpES
zhNS|B39Jw(?J%bcUM~>ipYvTH@M3|h1w!V}=~935PKA>$0K3*k`&g?7<B!LitubUi
zh)dwn7;1%YZRZ0sAo@E=G^P)WZ|%FJ6}Zc}HMlwq-xrA4hjH9xtWmTP4`>={s444v
zdFju}-H3F$`!(EM-&^0>15rP3!058qnGiMq2glJ~Cg6o`zF;rlba(^qHfMRkF}PD}
zyiCAxH#+$eZUf)RE$~$dANrR9?fLC`rK3KlFdhfetdN|An9sr-ajJ`xFAuns?cmn5
z1s=Yxs2`of8$9hzosZ&odYOQG+M9-1mhT@g>q-zD^~=O8(Hh^{S;v77&uE?&F%xp2
zw`SbMPEC$1YJ<fWW-fXkkJISMqJFBDbSKyW#8JPjyMbb+iwmCi<}3rp-{ZLAjLmZw
zqrB5w;PYty<h_Xg`v`n={qY3mK<%LZa@4N?PnXtc{uI0gKFUw!Vdmuk+^hLh@F7z2
zCEWqMnm=9W^}y=qTw$d0iV%0yuS*8-(<I#qJnij*r;=8NgX%|lC{TU9d_M<`&PRMf
z92DrhG(PZTu|k(85u^OXhuN0{@zMBj@?n0o%flN42iE)<DylrK()<}x(iY91oa_B`
zo>DD}-#%K0Z|%dO`NJN%TkTu>R9qPu#s{kd#9ok43=hK}Q-lKU8ybGsF`|A5|A~bo
zorXVN9#sHN!~9VPo{so#2TsGAZW9jRr(yi5pmaW(KE8F}cpT`~twZT}MCjHn%=a|#
zp5RCO^~pF{yXXY5XS+7)1QpI40E;i$;(NcEL9tE2_q}=eA=oZ_kXBQ}CKfew<89Et
ztIzH7LFMhH7(`v)p%~Pm7}TK{)S(yzM<7nG+c$P72Duf32DRf-@^^9WiWiBPl8>zz
zWUBz_-{K9^$PGM9mN-UkjCG$D=<9y}?_z<zi!IP!cd7#64M%5!r3#etz`iWdKiY={
zIyy$|&B@btDsBpF^!-1|({{`}{TXGR-lFag+y}0UIn%zlVPr#1e)T%+Cfig{aVs07
zpI*@{dOz#eYLyl1jL@1rCuk$K=~}R%Th6Y{nsPx68SLF!xV(hS*K;1LDl03W-nRkn
zu=kNZ6zQ`Y;1YWu=|xEYS;IS}k$rOX0msLK$jJRy+ELf&QFE(N=HF8m{Ah1xL$`uL
zM?Rxj*V4)^9Bpc$^4yAxP`^D@xyU`N;JDEIJ-xM_+A-JZ4RELJsLMlW%W!E+GI+Z+
z%o!BY(sK6fgU1J++R_l5Z@;F@(;wAV!i1JyVEwwLN9l`B&$r&rTW_TP5%h*&sLpyr
z4Q{<5JrE!x_3lrz-jGo`Fd;m2<<1bSJ<S!zT?<dqPlr2`?oi)ZraAdf*hTy7=@*8L
zlGDak4cXpp$AR&|w^hGq@ei0DKFd54+C&NAJhOY*c++3^8#tgY4)_P(Mx`G2^=Tgr
z*&a?CFx_k<6L?DLn-a?(eZp)cjiOi%Rgdu51E!NsQ3aW}WA7a5ruH{+R}T+m;(jAO
z7@P_$VOY2)k^&3uz6}MI?l5wPx`^33v2T_?p{qaGDXpbgR-vTkKz-!QRI_`5>F>{K
zCRu$u`4b9}k5U?yg?z-~PA8gDHp#Ne2Oq1K_}Sf-{;PIWFZnK$xy$HTS;0TzQ7<7^
z-J)Ky3l~;`KG~&SvIAtXfp@8w(8u2tmwJhgWl(LgOTB~^_121dNtiw<X=UjSOTC1h
za}#B^TfKzL;tg6?(PHW)WEIb}E;02IHi}2h^`m3zC5c!+qKfDf6R;_)UYUUPIvsV@
zFH2ZJ`*l|)rz!$g&M6$MCH>?$OZpoRWJyn-*tBeV8279uu>l^|`WPq_L>ZDXe7r3^
zX1)nv#TuP!*nosksBGyAIgxihR&@DIQfdRZx-H~I!IQujUob5n|5N4oC+Bp@@^SIW
zg#Q!<n)Zk?$$v!UA*$q=jHng*Ao45}92yvUEAuR<INuZo-bB?juZ{tY*Af&slOflF
z7TZ-V6j`c4HL}97h)hu3NnLs-)9H7iA}&Pq0w&V$8bw@#=rv5F-|ecyw<CIwO2^8L
z&I`}<OV2434d87@1#(oY%+-j_z@dH@DdHla7cr53*D2yUL~mpw{ob#L_oHlH5vN~l
zl1APXXs<NqCH}ASTfp+I7x0E`pp#w}2)P#HPbsM+h964>wYLR-Pw;O9|A)eLET*v(
z7gG^Q5osNq@os_-5WGb2GQmd*K2`8(g3lEkV~fjMCHN(RZxFm$a9n6U-z|dQC-_4O
zZ%K+t{Fn*o7eS|`L$4Im<?6b{9fF;=D<%Nu!Clt=Qp^^mljqCTLrq*#$l;ix>1I1k
z;CTYK2z*sR9r=h)?<aKX7-uMTB91uTXlRAh4&ZCGAA%yui>D!n2!3g4*HIp64(dZy
zvg@}qFgmvcAL`yJspTkS=w;<{z+%K5<pqC$Cv=S?-HLjoS_#jBZ<v+nfK`Z7dFWRP
zNobREy0ImbByDk=H<@N%ALWo>#i=e%K9Z2xOVk!K-~tcd3}lOf<_(_qrd$L*ys5+m
zPkU3Z1s~ln-mnq`NBz?1;evTRF02N{Azezl88}^cx)*tl2BZh(Rvb<~%;B~a3fGzg
z@p=3Zq+wQTjnpzdic>D;QrthgfjZiexdHfxZWhK~!>^-$S<8`)>O<`yaRLRxKf&QB
zFZ*KPeQ<cgw;(vm%f1b`Ri1TSfP1Bp*}niEo}J#{l}2X22o9^CbA+49D?;2^zqf#6
zu80es_U6!-&&5IQwZ<WpcN}m>J96--wcCN&kpuD3xOeiM3f!t6o+uoMuMROM-)!JC
zAJBP`&Vi(nLyL=A@<RX**NU!w2bY#I*Wf{eWMkmg_#w#r3~NOl(nz(d@AuR9HBFl`
zj9D5vj|T>RFz?bZv2S(YG|kX$Xa!2Y)IyL>!wu7%9SGlKVMwP()U6JjhW`T&JRR|!
z4xENP9%CvXKMn8q95_uEUpR1jWc<s4=b>qIYjB{#ffvvZj!%IfV(H_O8UHb!uN#-l
z(ClRb)voX4jG&@uNIS?Jtq$*yICe-J|05)hr_$5en51`jz21izqs&PydcC%01MzwN
zZil?lEpO~6OVs)ywScsH{UGfh@uCqEA==VLr^oBRle{rm<c-NO<_>wISKheA<MCQV
ziZPGZcO1auHH3_o$Lk9rWE|Hp1wOA+D}MD-0(@RqRW!ZiZ%V7Ul6UEC5^>`h?Em_@
zJtqdg*_+)EZ7621)O{MJH=NC}hKB78cXRBPhPNC3%(0IKM@l1uBB7Ogj%r(uwsAw~
z_@elyPKf0!7+g?Ta3s?HO0EN99;$Qc!$^DDdKp&2zgviQ0H*=#A^bZBvcEsh(#I+X
z)t}f7s*@o5o6|iDvOjEI>p#C&c|y38Y3$hrC)GZ7Qk?<W-#L9}o$x2@fV)?mR3`_{
zU!GwuA&Y;DrYIzvvnb&uM2k71&f6QlfG8xVo6fGNU*S)^`3GsWzHb*?v0ZZUmMCw$
zN=o-GUaV~?-BrpFHF=`;)5f^QWaW!G%JMe&q8<d|5@qCVVYV-7q}l$aDegBj(8G8x
zYI>7QV~5s|+iuChPGg_aNRgoAY*%_;py4|@sS`C}m&FM9DT~>#XDqx(_XfTL$55tW
zciD9@n&oVIy>d29pGk{k!`rKsYiatDx=MDuy(UKbiOAXDJ(`vaiR(U>plzdaK>a^R
z*kw!FHYo?xMEt-OwQW`os8M|#Ut<UdDK^tS^@z>RGa3&hHlw=Jn&9EzeikcH#`&~j
zLn~6Bwjeg^rKB^xI2k{#fJ9o!*=J&Pi;46l`>A`~lRmaVqUAv=&~hF~Q!E^iR;6AR
z@z=|o>`3JGpE*jPHYYBzKT}-dum3994%;X_hxZYB5Mb4h;d+5jV0DA&Pb(RThSfgC
z{~-96f`2VC6kI?`CqW&{Sg;hqIF=t6M`tsR>%}-${}`_ne5&A(?QlAlWjOt8!7md0
zQiW@qMP_rISf1UW(zWjV5J1KC)%dx^J0*ce0kv((Lp26hELc2A)FX$*-VA-uvY~6m
zo(wC+d`(ajOH#wNJ_fS_-3p@xP7sLISf<YxxKtqej_K$ThLGqmyjkE~0)Hv+Hv(gQ
zp<<<8g5a3qost+BW3*nf6P3IXDT^R2o0)<G7>}d80WsW;bw-TNEy4U8*=V)d8wx>i
z@CEw<@8x9zUhLt+%Cm7s3w$Hod<nOMuci7`2_LQ>g+y8zcaAXJFC1uv+fl!yr-1uZ
z68~E98V}#Iz^xT^2fJ6Ylk^f2ai7NpPkWOwF0|jqacP>Ty(x{TF2+(^SP6=w9jX5U
zJ|T`P-orGtpRPOg2Q9f$pxJ*b4q8%`5TW+dbBXw9{8J!4k7OruE@<?a@rE5BIO-R9
z1}NsKxUk#J$D5>n7{?W7PnC}H*h34|Z$FZqjO&r!()jxpbVqwLF!yr%sJ#71b}}$`
zw??v)K`%E}Kj$D$0sW^J0Xq66<L|&Rm&64czmEE`Cu-|@SmTh&JI=#LOYC%=s2xc-
zC=efAcV~G^fLrxTBqjvns{?fM{SbHq4l0kzrNEM%k{0dE_959BR#ZAj34&T9+39k=
zOS049Vft{`nW;<b{<R0Hc$hu~$wF&)c}^zIb*oh!JfUdNKj6S2VsXiH=s`v=r5wOd
zga2)X@e_^)`4<ixlZM?qdII9Xp<5FP;hlg(8;O|oJ~-K-m*@Ov`j^JXE;}1&>$mQa
zv!avh=PjHz>Xh<|p@Z5-pu;`hA<*d%=yV8l{@YE+)HG##mR{2#&~XcNCbXA8M?Ll0
z`gE{fWm^>Jh-Al)Z#Vrb66g#RfzH4<fsV2?Bc99_{7P?o|KG*0^sDSw+UGPT%SNM^
zU>TF;xQxl1ex?87@hg3Y)35Z0Ucb^x@?-mz{=LVqv=Rhy@!pM2=|y0h?N=IaRY_V_
z!_<b_hB-}LntE3}0@2UuO*66WslTaz#mx}?%&oXVL_f<a&(sEnw(J?vQ>z&TAJaeX
z{PTMTRNMz2&!1KP(fkZPo(HYU>S-X&XfbU{Pao2JEv8*v@WcFDQ0C9!ZMubWi$kmS
zmV~;@d}&9aS(d+NVDJxnBR#Y;pFmB<c0T={f{NQvi`OgPFkeraS9wJKs{G4WW#q35
z)$Qp5U(<n_q|T-H^sKm@y-~jpZ`AWD`>)D`uW5fxYUfYADFs?V!m7yy>F_rFc2slv
znvUSb(->>Nqe4P~B{uq@m4gF`jb4D*Xam`dZJ4D`QF5a-A~y;KQs8SkCO2A6Tbp)f
zxsl0oBl0#4sgW5Bqz-<Ny-kOw-sL~%s+I5>-D0fq6aP7ZI`%fbP`ph?$lLVE!yt*u
zW^dET2XE8hx_i307_ujueo_Wen=UsOL;mET!rL@++uo)t+T`N-%r<eK*Cy^wZE^5C
zQQy@z_D|c!eyP!hx?_5Lgg@keb&ztqcJwxFKaZ8K={2qJH9d%ZO*>_PChbQH5nwQv
z{Wd?~@9pw6y+eFQ-|wM6F7*36^e2RVFC0oceO5osKBO0>ni2S#?v3;LQuutEJ^9~0
zZ#2Y^i%AS=bGW@<!^<^skZ5wB94NyfqBNV^OGNpd9?W_lnw2CdPt%*7@&I}g=!2Dn
z@>PqEzN{??<q%sy+20aS4z)=z7aZBhUZ-g(ZzqlwBAz^&{YTTfz>OlEJjSLxAi~KJ
zHsx8DY*P7{?t#2-*rG}0W148++LB4-V;Z&AbFdPszko!VgFnUb4_a0D1&Bw|3(5{!
zQ+OT`S|sFTBJ2i2O=bcux&EGhKE#32jC?>UtpZ22Ra%)<nnBC%R2nCvGy}^LTpAPN
zN}GdJD(y@h^R3b**`>_}nM&hiDveh5sBTP%EA2s~P-*AkxWX!JmR%b4I+e!BR2o?W
zP-#r?mS$psg-hE6c&k;~GOIL`mi(wRPDW`at;ADlOo%IO0#c}MyKwxD3i*Xy(s*E0
z5+_kf<A6{}Oo%Iq%122$EdXV^OWKGel%$fVq-Ir;BDhLILfb^vT{#E;=zSdiq>XhM
z+Ri7RdKxKMEB4V7zZ7RCh=7GD)Cbl;S~(&^V_PK;XvJ2^`EA`SS?>jjG**cLajPOu
zXLkmN$LM~_46`3|I(aA#zKIMp4SbUk-6vmljE`i`@qA%EgYBgXJhaw_>hUQErGSe=
zBr44c=teU0oWy`qo#7E6@2RT27uN(_2(Y`P*I@q?$3NV1biOOyLUX>g+@$l6@d`JI
z2f3T{*YE2WSSqUjjn@}+rrQ^Erpp&}k2GZYntr}=`GS7i<qP_4q-!0%ppQ-+mio!K
z)Z>z>BJJi2`dOJ#UQkfKT;Puc-XidJfe#7%wZPvBd|lvI0>4$zz+yekSO%tfhCK!L
z6*yAh2?BAaGvBEKA@yYZT!HHZUL)`Zfj<?vL*SDFF_btzZe@ml7Wh{MO$=e8n-Cf>
z#4N*bfWV^#Lb}Fush4?%;EM$=75GDe(vRADg=>#Pn1=I^PiWG#(B2UI9l<{r{4WZ}
zSDVtrz_W-oGcpB-<d1R8!>p-+`Z7LL@M8p@Aoyg#XA0gRIO@y!R|t-Jvo$aJmm&I>
z%iS#ajRNlzi1siao=yy35s3a~9R1DtKNkE81<4Ttr5kvbFw7FzO(6Q6=_M*ZZKJ_>
znLs=|7{_GFuuk9tfoKoYS4n<pm+@nvUndabnfdM(i1Exg?gxgrAE^F@w9EK^LjO!4
z#y9i*OF<Lkn{X4?hhc$0Tqnk*9p*^Es{~@abNUQ{X9-*=@Irx7e-q=0_(>CoeLtf;
ztet}UfXA1uiDPa7mrE0e-n=DXRJCX`?R*kiJb0uYCQY0>qz$+h+?MAA{y`w_U8bWC
z*z@zX5L{DVpr))<<)!bEdk^V!?|!d6KObdX8VBr*xE{mJ57CZcG2D(7y7_`p;JxhB
zSfm(HM|r`~7~f~alI_?CH(vtAmVtRBE?^9EdFWpXiC^=}kwWN~`kcae9FFrQcLnaF
z1PNBW2Dp>22XHCdVr7VX-Nn}zr^37t7d-7v#oLztcpO)prcK&0=x4fnykR8>j{0T(
z4mh>V8&-pm5F=*wMjZ1U_eYA*Lx5XxIQcL~*nD9JpGVUs>v*J9OS%*60OF`$)<&RI
z7jN)f-<+Oc_?wpr_--7I@^ZTXJ-r3K*FbZ$BX1e{kNSqLKfaYXP<ubY;V7?wu31at
z6mzSyyn=IqQ+_Hh8wUm8UR&z|x<2`w>iS`0Oh^3+Fn8MhjQN@al~;tAvwpV$KTRdO
zem(8&;zw#34ys=U4hmFXFW)H8=zPQ%#6f}1dmNyneqHFEr2NE(*_Q+H(O7fx)dRQ6
z!}Es&Yvh!+xaa%6G;#(GY=cHl*YVU^+w*fbbl8B#hQ`H<7T3-|Y}q^o1+QB$Z(jX;
zwHNk)MT@azcKuvy6Krx|YsJaUt=dW3>l~Ny0ga1m>wd7LvGy$Ffb-k|N)5(Y!YtZ&
zTVof=D$zlp9L^HTtH%zgUA%bF>={cI*Ed>qn7g3Piq`V}+|JTe1-;rghs)MlU0V0A
zJx~vwMvgvHPC<juo;XZ3=xDOC0u93L7J_uV#A$aqa2njdcHrrV<Hbq^@Y78~69fm~
zc)8U+5R?`+Xwd(~fn#vfLW>GW$E2cD9uB~frgwATcyQ`?fux&RZ@|ghL1U*Ky+4-}
zTjOxw-k&MO?Ik+4oBSd03_ZkUmi=8_L01-+w38N3ha>0(i+(VpLyM<Fi>E`2$K?k4
z$__0aw-(PC?Y4&eUHpdPLm{S^W1D3w)f{{k8h*TN8fAfBvJ>dC7^@g%&s{M8tSJ3p
zOF)kjPbwb$Ti+8Uo(SIfYQ~mNKA~pPl*-CclP2N)-zJq;A3tU6sBx2PMpajjuhv$^
zQpSuLcRcba`UNriq^i?K)r_s0gc2)H(9Vw~j4K~kHEy)FB1V~1HSYK+W6G<w<uTgi
zQIjUuj4rPlGo^YIBxGr*=_?_;rRX0xm3VA|rNonQpVK3BCdpLsQoDFbqxPjz;>lcs
zZYdrNug^+PCle@pgoaWNJVIwGkI-K!kI>A_sZX;<Xks2*ioCzole-i1;DJDH@R=LT
zj2u2$oJtQ|@NE@$(f59S7rBcb+i(gjxl<~Bu^&tBW>|9Tq2@hfv}4z31w-IA`dKZJ
z94>b{z5Jq_-@zrbne)mCBg>|~jgOn@MFq#gaWrwv_HY~{979pY^~~`z563`98SgO1
z$BJVR?85Cc^|Q)p*1D9f(O$Yw8xl3Q>1BaE6~WK<reCWS9OtfM!I5w%P4$H9=#x5?
zRW@tW&CtR<M`*`t!E20y!3{mon%}L_*6TUDHfeUNh&vVB#&q)<4P3Pi4Qq6&)oAb$
z*Pu{o$S&8X%7y*-UUDH#>Of8x()oC^#geu44Zy2gN+pQC8F}sE0OsURVTJi#(F>a3
z)(g@DA*Vfg?@g9gkg_JXw1UiWe`TE@qx&)b3;y^Vbb|I73oH+I-i|Hk7nPNV{o!OY
zrQ{yvG`bUQTyGrpd#D6m5Lo`#h33++Z<@MAwP<9JZqc9)1kPaJ5w<?i@Vz|@E!8x&
z_exFQh>!^z__s^5-VF5Wd_h9^d{oi&ha1Z#>L=_iFtm`*)P7fN`i6kdFkdasdNUz>
zflm)aJD)#MpVrEf<{Yr33tCyyYW;vkZP%%+wEeg5$LCGd?>TT;Z*o}&=qoDgb1o~e
zzs_21w4#kv);5FMxZkqw;j#|U#-H5_6{-W3g;{hjubbR|kcv&@kf3UQ-P|QJ>$OAR
z!Nl#wK=~S1dQDgAq7_44W|U)t9a!A89UDNW3GT<8I!!*&X)?RBj?ptg_&Z31--9n!
z9Epfehw9Ld<wH2_=@!zSkhCXTNPAM!o`|JE9Z8kBYdL8qEy^=f;44A7G3RsK5rk88
zb$*-ojpZfaUD^dz(Um6Dez=qy25(vA)_J)shx2p8+7$VayJS$8<scQ2^#;tiR$zT6
z<6D=$6FEK?eWzC}J`B?ax4zS(NE+$ZcOp`)OW)~nP%g0ao!FuIeV}Z%^qp*q<@9`n
zP1)hrcVegKScTEM#q^!n={eDki|ISD({t2XpN92l{Q;Z|&lVlaGkQN-aQp@RJW5IT
zOA;*+_oL;ThY?u>85+PJRT{4tJ?_p1X&OJR?g4z<%60{3GkQwe1q5B$j6z9TP0-5r
z6P0b6q!B#NosHJ6QGaa?C0W^isj{t?wBdkL-PzVj(g~DgWqVm=drH#Y1XL<ul$W~1
zcv6x+x028$M5mQ@)PfeM^vUiseIrRYlS)Ds4sG#(LH#B{Z*Zs+m1it7?r7!q^cjam
zsR*AWtW-pwCi-;5^BHRT3`GaTeS)~v9t*}?VYu!-l^k=0(Q;xn*m`lnR&fMr2@&(~
zWCsnaphSX%)(*IS@NU7b;)fzSTsg|1F*8k3ry+WQqSCnCuBh7)eL+!QK%pU~0&w{!
zBhd;Zfp|^)YCwA6X#i1>7a1h4m5pG3X7^|&u^07zTA+HpZ_;}7vK{V0?C}=pt3lt=
z0-bM}7U+CWv_OC6`}(;_@~GW4H4`UIsnE<@Ls7b0^skJRrJ8wLC=s`#{#D8{&AeUW
zNF|*O?mFKgcWL&W9z6I0pvF8?H+S~J8va~cKuaK+xy|1Ng8?7U+^XyR30ST-Fx#a1
zbUmXgD=~F=s%REL3&8K)Lq6o87&(ya`nBQ+mgNZ$o}R2#Wt1eEp`j2zWdO;t5ML@%
za5n)!D4?h5W~gT<BQcUwnKLQxvvKHO!=k0>>48Yj2jg-+92b$av<%cR5ufgv*{D`k
zmZPHK0wfhjkcmEh3Xz<cdMt|b_u>;q`hb#;{zx7GJ~L$JY>o0%LaDnGsEHIXC$PT3
zvpAyx9QQ84I31}Qg?@{`#{}*a_`1Ni1b!{>?+O~}0wLR^^2w_OLtHb4RRYHftQR<2
z;3|Qa2*lHc^KBRSfWTh~d{H1C?9BIxKs=}kcj_#W4h-omvChdGcz_Z9j^KE*F%D4;
zrIXGQ;UubI93mRVF-REiC3ru<F@<vaF@jGJ9Fs8f&lJ2t@TG#U5d4Qq2S#5f@LGXr
zH|fOaKNonn@INf+&j`fzBpn+4x5D?Hz>kFgOO*~5=A(V=iQh<3e58_1=P|k}ego~|
z^dSP#F2+X*U$sC?;M6{&R?_DSY!rz0ak-ZZ{E_fCOZrU$Zx#3p;d@Nrb3*@}KwLMj
z#|M&*cCpUTX3+w=PV{MRQ2ndfIz$FWs7Hs$weJFJ-{kW5mYO2L?s{fnBrp%&n%ZB7
zi0@U5bsm$r_ZY5+hBRG3jE!`Hs1ftsA?dg$nD6NW@O#U7Lhcom$M*~-Ep92sJoPng
zNy~kVs4JAZuoyy1Ign)90erSN)+Qo?DNpscBI+0udKu!BH$%}_w}Il0@(hdxy;9Ph
z0Atu*MncpFyj40zxJO&m-SFt#1kXct&v2el;v)d5%@PuD57PY*7cloRANrX>(omq7
z5A5KR*myukdCA*>TWQ2%#cL3E^4$nr$|g2DEI`c3hkMP;u~TCaPkSRfknQ)eWIN_*
zZ~7**m+mfaSP6pTyjfQRcfNsI{Pd!hU?Gsee}Xt3(L6RVKXC}*cPkDj-?zXmzA$qs
zT@#OvQ8uMvzKRQIpR<11(}2>sy}{Go+|gio-pd5s!<R?n_SqKrc7x{Vm%KNC4rqZ7
z@5s*fcBVIuZ$P7aGFkYkU#QNG@_0A+UXtzv)L)MN>(UoE<)`wj@c`Vbi`0e2MLrHs
z@aiIU84CvMdSK4rK;;!7=B(ctz)w@ju3t}kyF7r@J~*g;n2R`2eZ72dfkx*bK5O1+
zfv+p(HCxAMKRQcYdxMYiQ+b%}IRN+SEOk8!DN!86M{^kk)>#@X8$PgepyEM;i%SP%
zOZt82EDatsP}p1JMJP+hlRKufRDh1{&{;aGX5o?<^VOaaO0TJQQSJP*NFOSu)?||u
z$GqA)r3e+{P&!zId-SrX$GyQG(4w<+Dj0-zuzS?2Q{YKQH|a*l2?^g~;Yg=Je!Byw
z!TgW|Pe=SI2Tp_dRR>Ok^#cb^lgVEkcmPeY+lTYvX4a`pqCJerq18cJjBC~S@4gR&
zwM=R^<~wcvP+2kh&}$jlRU6Q;;e3alQQd!pp3&*_@HM7jw(^HDXQ^4M)v~UGxBNep
zVzrUOr`0Z8*f?#}yczW~XV%Y*p0ZCxI89T#JU|zD;q1Bfi%8tI>L-tX<lk(xeftN;
zd>|V@Y%xZTnLVSXa>4vrv(Ks-w_wq{+POG|@4;`c`p}=uX(Q`r)h?O4xX~v6*2nY-
zix$jWQn%P9FLF|$+_7l({Il%DYEEP)`!$XAi<d04Q$Ep|YU9gh*VWO~I%CP~xr=Ad
zx9KmMP~jkHqpI7b$&HI=LhHjOyrz3j`GUTzuA#o}2R6qM%Nl2&S0BsKdD%I&b7Rfg
ziN~I1^ly*VQfI#(q@WHTa4`iUTi3|B1;qd2HPJ{7Ji^*WsWE1BlI9C~6pZkJq;Gir
z-(}1BXL-x{H=GJac!ANGU?~`-Jmgd`N~Iwr3PzuJw}9B@*#hD@wX1w=3y8Z8um!{h
z*#ZKJLzig&hK7a{n~rFjrwv$d^wzG`o5o`^2%{;X;z!~GX!JT5zHKx%>6=Y$Lta7X
z-aP|0L+}~=aBosWaQacXpEVrMznAgv)6<VCisXJ4nz^U*zEk&|0)Ib$=wX%(+!Mt6
z<Bh~upyeG2zdV1-ukKRy(yyVA<8%7wiP9_HAFLPI)^F#2Cl*Z4Gz_izEPWbj;F#uy
z54Eg*et#f5vJrc^-`{=CfOGx+p2O6h?*4hjZzqJ0n0bZ0t9w%5f|2)z6T@9i{n)?P
zznpo=QNQT^*irYWW5oDyR&>6(pyWm`ov1l;ywvc#==`vM;7?8eDeq=pGGb!*{OJ4v
zxAn*lpW3Ua5RQSy@NN%qQjf;A=dSF|J6)+oY{4mQwTK64zlTl{e^Oe+pO)qCk}A8i
zlVU=s*whR9`4f_})3Wf_DIK&0nI1gs!lBa88-#qY=A`?R)BOH)+62PncX|CMGL;=t
zjRR)`4|Xbh7#G0`Y8!}~;$NoqU+PJuD5g8tQyyj=15N*x+Th^{lmfK__Nnr)BGE_C
zTv923k03pT)+XpP>2h(Q@~GP1fk;~t7B1EF$Mh6hBOt=B66RMgIJZ&Lcj!sTr(=yq
zdm&*y&oBDpG1}(|bqnTd`V)E*R;u*Ra0C(-EjX7bY4}WIN{@uugm)o@0^+E!l@fNU
z?IF-8y%s0Ha>u_AOwCx40=ZOB3+h1wW5E~lhXSEsC=^Nvg+qzKq!2BO_2eAt=V6y{
ze5r9-D~02Sac>CfeOkGE5JK=MLrwdo5{?6smPNd9JfQZ8!1pK?mRNdCr8q|nP=xNv
zO-6S_-HEh}^ROy}_$c6Eht(qXp;3e=PP=w4(IpH9L=NXVC4D{@X}-x@>Eyi9M46@&
zB0<&4ce3KJs1=AzS9192h`MV=-_u1R9#{2ndHR6-jFV?F<SJDoY6X?UB_aRs+j-(e
zyav$}{)#}XFEbAL2g^mC6FJDcf@8^p<s*L;{BH`^v3x@O_U_`H1jqeK{Q41sW4({@
z;{>l1e3Ia&2wpGvY{AbJe7WG434W#ETLj;(a9ZaknVNRJ$X{+!>5g5*Z$_%Ui?}@r
zgUA853(IRf(k#~iw0JPK+h3Z+7VWq?Y^T3bBy{J?)j~}ysncPTGSU4?FZcv05Tr#l
zqDe4r!IgJTu~q`4O7{B^qUQ5Bj<ymVu+YsHq^YQvBi)L6q%J{70$Q~j_>aIx(||Wr
zfk1C@=vNAfzs8Sq>Y<TEVLT4vlaRCw5t^T^V8uOBrX*Z9t89yv;R5_R%exr(hb|6<
zc-osh2joAtz&8RkM|mkzf!^E#pGV4+`cLpUXKyRZYD8!uRYC-JEnj!)4|<$Zplh@h
zhm)@kIE@eDqh|*N;`2zEB8{Lqr)c7%umgvq9g!!2Vn&DyyWM>0#{h4s|2)!<j2_@?
zg;Xe$#%&)Q-ta95j`n6&0;l#-d$Vv*0Pd9vWu63jKBu~Vyi%devyg1{UyiU+c{Fw%
z{gO$2a+;(&fv3HhFCj4(2h}eqj8q<GWmh{s25z;3p5PRSkH)>Ty?+L7)i05l5Lk*c
zv@MqBLkAYAZNH<fk>YgD_tR-gwJ3i3(CbTw6lY0$OL15hw77ohV(R+1U=PLr19=YJ
zX17~4GS#rAj}Q*P>0R+DLFpMqk1D4;ClmO)j&vICpF402YkZ$eK>lRlG~_t|$D@L8
zTMNfj5fez$$$?wb@iyS?A^%a1I%{emdaG$%*0{KSUSnY)oGdJv3s(qq)rMM@<m?Th
zxKt}tz8GrGnN?rYP+vQ<e$g<kaHhqj{2qKS?9Xdz*rQ?1y!v@{3zymE=<2<VJsGw2
z+u5<L#K=LF?IkMWOVY8iM2AUwhp6bk+$7zes_d;L?(Z;4w}ekhRJ6MNL`CY+*w$x+
z_0HR(sK~Logb~EMsIfpqMGN9YMJzG$2OiSRa~90Ta+E*tz8-vE4}7kBq)2IaOStnZ
zks_trHtDvRdW_^XQ;(&%&D3LbkC}Qb!7@{iQDSE5F`CCr9q&*2`ysqF8Cgy#l1;Fr
zNLel^Qno{i^h3j3W%^UH(K&3Tei!dGk&P<_OY?8kUK8224Z9LC5i?t<zs@%7*)VVb
z^G!bUDww5b*GwXDr1qSi_N89Xo%1rY5=Ui|uoB#l`y%P-Ib4%C8+N!vyi>NNxbO43
zF4N40Gn%jj)O0$;P#VNg4?+wTs<>FhP{Y^y*ZI~P>-1)SLmAd&s&Yp+8<9))bZ+)(
z$9MN>eQz;o=kbCgH=3EDRYiH9uhR3L+7}&SruVy<%|=;hPjI78t7_`EswDsCx#x5#
zd+Be@T0U&in{`;E>o4uPD;V29yolaOu{*W(>dnhQw-Rw1|ImBq0ZhMd#(V8}$epg5
zrLWSJ;OR=*62c!0B$41LdsR^|`kLRLvxNmu0smP?y^9USor0(1gW*(DKV>L3h|p`U
zA~W#JHKwujmcT-67hx1;M|TFyzL8KsQNd-?yY37(n&W752(zTeT+?5_GHU<{o4W2C
zaNDsH!n4cgB!thvUfvf(w@lQ__VzZkAWWaHD$+x#Y_ff2QC2^c=cmmilFZC=C!=c1
zdt?!BH$(HoV)+mGnPv)jb@Q!!e^S=h{$+ts=M!NHK55uQeQFy@oZ5;KaV?&wuWDWY
zp4c0=Nio7LGg4EgvQECgCF|st)e}tCbigW(Eu%XM+c7{ym!6pA&x!a8ajDG!Y=tcm
z9RzNs-Wztmx(UN8znKil=UXenWcO=;b*tIihh6N=w^xK2-)6!SG_qWJerm31WMrgs
z&bQi-bL;sStST=gg5y%n671H{-xB-f`;$B4wD#8TMrQj-{l42%X&c?#5@39VsW>O@
z3Tk?>68gPwaRP2jSU71>9ZXJp^aAz-j-d%k<~NWj^qo9C%p$)*5&Cwe59yWRh2xiC
ztA)Y5X#!E!g+;zMBpsp_gTBCD3X6Des7?AZ%+kGK>GWurh+88o%)-54Ie9|p9foXg
zSRodBIem0k)C~0DnPAaTbN#f$*^obuNW~YoQHrNBtoqRm99YrRX5m|0dzjWApF_$*
zN`4iHl{|xz@1>u|=w~-8BpW0gB91Z~<6H$?f&#cPR`Q8)1t3q`<cv|yp?<b`wxM5a
zj5*LY^t4z(D-7v}&kh$?i^u&Ih!l$uhkynBWt>lRXK;uYQ<MvRx)9WL?$BR}7yE;X
zV%Fj%$PTo^xXmptBnjeVWg$Bm(Wy%ONEaJ|;*%L@+CoKL2o%|gY6V<D7{L0fl`PRZ
z=X5I>kSYldkw;n_bOI}^Ld4w+m4{DcWuVGgfo>FP+60RLsQ6qmMo@Xsf^(XKvkdWZ
z9@=lezwg7TsP1cvuwq1edM+)&l9OicHS_y`Y?K<2g%j~6W&XxYBEEMMp%w-gux0`l
z(Tq}1H0?Lv@234;)|o;>`y5HHR-YM>nvq&)=-?rQL~14>e*6iDe;KJ6hj{fQw5%4k
zWi8m$Mm!d@SUUGm$iOsN+0<q_O=+_ZohfaGWlEbJXG)v2e^c5ZENU^er&|`asr#^~
z4Yfco%TWfpi5`nuNP#>Q>VlL~u_s2q(rm{f&leyXq&L}@71SYGB3!>-;KKqR6ZodU
zcLn~hf_NQM<y<Wg&o~xvLvMry+HVW~p5R{y{*}UYEb+2{8{!fcV53VI#}kTijC{s%
z$1@IbCgTvPFg`|b%npp7AvgvN<8uYaY{vL1!7mYfjo=%VV4K8vY!rK&z&nNSK_&3k
zpA?ApkpZIqqCkj(I3L7f3_lh4x#a(w;xo|yY$S?XmSIFe678{w8U4?q=$ll%VuE!e
z7gx(8SjQXzA_tVq&f2|#b>~!T@g&i;GBqD|?=s=Q$IMSQ!>K+qG0p53Fni<Wz9i^F
zFh>~X^+qDab{Hwlk`yr$Q-P<3@bkEl#KhzTAWs-!LJ+7rI1`UD^d4O;67n+KCGb^&
z7&UCpiQZ@PQ7hjAlK!;7y$9g;ltThR9^EL9A*M_2olJFA$ZCYmM@QoZB*E#K0;%rK
zpe9u(Ma41dodS8<Fi4*t&lYD!`V;V#NnU!cQNRd@6Y%3MbM3dojQAlzDV<w_uLRY=
z9T67_L2>W}=K=2($E9h-9=`RMZb_)_4I@Bsl$U_J*ub3=7pjC0{Z1k2BK$Z<AdLkI
z<8e63OO68Pfdfdvic?*jeAF&Wuu6PZSb&I=?+Bo)twaa(v^NFgOn=FdZbd!qjWnUX
zbpLt7N)R09P2UcDf|m(6)x{y$P5&G?U3cmadi|jg!hu=9$;a=fbY9}ykAOdec&c%D
z!wwJ}^~;z8wAsr9+|%AHI^XN9;Cll+Bn0<{-5@y5n@#<Eyq5{MM}VI5Pw?FZI-Q@s
z4k%E+e1gMKUfvzR`{3|~Z$WVMbKY-&Q+_Hh2L}b<UWI|YH$l(mRM(GJVIYsnx2_xJ
z5Drvc5n_(|b)su^no4&4dfMA*CQ^sup!#8M;z0HF@@)Z)&Ov-UC;(gHqkgx>i*=t+
z{qVGO_DiStBtMmxgo6U{(S7OYzfPY5kK!OcJh3<sUmao&zRpyJ)h|>p3ZbJ04l5cK
zjfGZNn+{amt<h7+Br}4To<fJUsn=_MhqWnv*t@k8Xq>)E!-fK0J!wpTz=*<W&iRW2
z$8$`#?`!bmo^N++Q{}DbP-`2wz1R=2R1vTnL$R&Ba0oow5Av!IkRy|}iieyk1f$B^
zO@*MttNlKW`KIw2w8z-4d-TYvXsZnv$-^fs@8;CItvSUyaoV9MYrue`$V~F6LtJL8
zxbY2*RL}0MTkWqLJE>}tOBz3oyR1#w9gb0_b?>WT*GE=3g6-p?+C|GWx-KBjoC{mX
zbLtm0&R#HI8;l9d=&&~ZuGXe%-Zd{Io7Ht4Dg<s7f<f)LuGo&A?e%Z*l4#@x9%ft9
z+&Be-#@T1hhgEZ3L+v71N8znqU-$ce7hBU^Y-{?uQ%eA^FFF$}ErFB=_GN4O(LQWV
zEkyum4ZxXws!{~_ALYzGm9z#}^8bu7L=~~vqS;GpX3vLoX?|Tj`$k+B^H=|0Z*~gt
zznGmW>AxNbko3Q>%lFXi^ke?eYk#v-HPtG!({*^ic8avahs)~p8ky4C!Rl1CudT1W
z)`vJ2OYNYnPB(hw&v>b}<j=coR;;p$(W#O@??8%WbE@ReJ3$eX(?MZ68<u5ki_^jE
z#F{9|;B-isK8^^t?M;WWxhbs++2*FhY?4@;4ku$%gVqSd*mOAAnlgcHO^1`IDWfq{
z)1%q{HCobPY1(0FIuXOm3fYK|Au27C(ef9JU!AL*isX_4|Myv%z91rwmjyx;!Xl5S
zutG=6cF!sSl=imZSo$MDnD&L>trf)eRQ!5h5olrAk_B<c2!4{_SVCk$+cd$a3l0$k
z^PesF3c*(izDDp33U7s_=_a(oD-d(}P3^EWMGvV!b2(jg3GC057HqMm#S6DYC!7|S
zi6-IS!qRk@Ra*zFLYx-vL=csTyP;K<rWb+Fhr<e1+#`rex)cmjw#CZOBZx{`4eEz3
z4uxP<%qcKPZUp{W3w$2IOv-d*qjB#I9zj&<w_up!Wdct1aV*?NXu+SZJB^L~2%;j?
zev6NU8x&}v-)m_~?RQSm#7BW%M(BD-VE?V>T9^awM%=-dPQsCv`p+XE$><8cZ*WjM
z@D;>?>i7TI`x3yaimU&7-_6VNvc4oNLV_VI0-}Tv0;nhgQn83E0v4?SLhuFIWD^l3
zwrZ^(pIWz4x4Q3ITv}~iQC!;E8eFQi)moP>Zq-(;wg0dFf4?(x@0&O85nf1wOW!2-
zo;hdEoi{Ug?%X@SnK|<o4kNzu9^eN_XyS?GWt2<#LEw2k<Licl4!k{ZRQ@%{D<m}G
zWDgvbHzL?CKc<0>@zsEu>0>>Z%RtLn`7Qqy!qXV&DSs1sem?lcN5|jgeK+&Vy62~l
zZ3SI!M16Ly69b6LhgDVWbOfhnOgmPZmi0;)!Rdp7$k+@0Vy!ftgKD6wr&tbMDis4K
zydzkxRvSE<k8k@tD8t!Iii19@+xIm~LjDq;M>t<SHyeB@{P!4q4*c5;p4Ay2J<8#F
zR$F}B1U#DoeB=Z?o9oXEo?|(z^5T@otpdaRZorT4+Dg)y*ekGk)#~QPRg=~%Yg`R{
zcGWTFW7G)rwsY5!#z%G%26GZOHO403!)xtLy@x04fINIeFen7=dY{q8Xlq9z;cBgD
z<D$l;E3ov{$X18Ocn%pgde_Hzc3R$<MWUHSqF;$cqTk@hNN6U;qrW`%L{mJSPI`lB
z&C42(Y3xLsqUs~2QCkx|H)BmSVSERZAf%_WYkM!HxXac%Z&#sEED$v;hdM8WuXF7&
z9KP0H;OU7-Fg$Ua3{OPjb}}zhb~2qGe~5>u$l0@>6Dz4K9pLmiA@{qjeK7SZ66?z)
zh0nN7ZpHDj`GNnI*j0i5?bsjdN-Fp9d1voFGq%6(RQFla-y1iyHR242MJr4F(B32Z
zEbOy%`$s=;=H<@Ye~TMmTG*3)3g<TeyGohAxRJ7*EGS$bat_3L!tWmE&U3NwF6^B_
zJC<H#+T`jb!}25L+3w&H&pq;zh*!O2Z1#ZTs*2%TJT`3mYH|*{dcbjg7L~O|mU%~G
zjbM&9pf1}BANgkaZzEn!-q`Fx#gUV<PwD;8lymw$m=`&=_x(uRcIgW(>%jWEnakI#
zY-~CvMQ!o7@AMy1H8OB63Mv>GxCI6&v0kydv}Y+6t+{)_l4L~*%t)4mb9$S!TR5kR
zd?B=tF7^h9<;iei52aof_Nq(5ZV8H!^LpGfJ2D24A|stt?SYL2PK^M3*ZkOWZ*j9r
zj9#O&K?DD{y4~0*<X802+y(d?Jf16eu|tzv+6%HLaLmhHF{5b}%p^PR?QS>DCw>6O
zskvB{wy+6yCV%8|aTqqObDTT#md;-{8%s>wJ6xGz`T~S6<t^uGwL9G2mEa(8>w~>5
z?{rIhK!~4lXHrc^d8gZ}uNE)LYgRw=W0worMD^RC?OXL_cDOejT(<u7@EKWWdfy41
z<8Ij5imxbt3$4X&GA_9uE4z3{*5lZaVwD%R8Jvb7c9nW5Y@7E9E3}Rj!iy3RZ%Cmm
z));vWLT6KCIE2ms%h1(8&SOFyXRW$uEm*U1frZ00Gle(~YQP+L*WpOiW106?k@Sam
z5Ds;Qy-Gs%H8|=hlk)*ecmUY(BIJ3B5>A0PF>dx8kwBJ2asrPPbtw?|#1Vi(LYd~|
zgt8}hm|FFA7`#()s51&HK*Un*zQ@h<&<73g+Marmr1d|>?s-{i_q?2>r9A#Zo;J3|
zlXVo2YEU1KmVo;gX!;Pk(P$;H>`Q_AFKPZg&7=P-pgUgf0?MOW2#-fxcs#?x@2mM*
z&5zUkM9rh%ME@I_U!wUHns3qk>56wQ)$1&NsMlFsqr#m&@)ALU-LrAJ(QMSf)8W}n
z3EP`B#@7J?u$$JgpuA;O&iC~?l9P4$BPIU&5=k|lk`mTVJRU;vL<mJW3SFS7WYsvS
zC&v(IFB^H!5JNBRbtYB%T0RhTq^RF!e4$4W-#!eq9N!DZ3&#5!E*oR%knNwSm&0aZ
zAOkFC!QDA{D%0Ao>=wlHmK7J-$vBukls{eMBAm<`!e@exFsG4^d^Z1C4A9Q^H-I<w
z2>B9kvK`@VQxEssxx-chZ{;`tSCBoQLeGNt3$8}=d@^je5d!0Pi-v+{J8HX45E!s7
zwp&&Ao#j!amC**+>r9Hyf{gDe>aqUPQO|<+i>`!>uNT{Gg}_W7+8vko&UQ~hVCa=x
z4*oh@2|U^{Gau3M;9GGpeZ=+Xm_F7GBfip7@YOhM_bCKMxs>vG<MoV>_nHp84eyJg
zOWtG4+3<epQBdIX#rXIMM927QK+W{Uz|Uo%<*fXcK7w%ne)#o}@f`%YnGaqEx%_Sc
zC>`}Ic)#>D$o=#YC#9oaBd8f4?wh>YnGeQGm+QCEw5pIW3Q${BrQm*buCJ?;<r^c%
zj2S7OwCqimzMe1&kXgs^MOnwe??7F5zp~gr^Vfn#qw}$TJ}h5itlxO%JBIB~s_z<X
zU&=Rw?Psw447Q)J<iu&$0v)~7rF|E*f#ZE%*uH9Q)!K~<Gix^zvHcIa3fotu-T`di
zF!kvCW(U~*Z`j9sBjQ^#yiBYaM)1=xIrxO@oecwpHt_G<ec+bUoKSzK%IWJIJH6uk
zOWi(4U*P0k+S+@7(=coNO)t65;EH(zLV^Fv0a=0n)dATJvublI`zt-C3R_ZPqpHiC
zaTTrkPCv#_aX!LA&fv{%ZwD~{(c3?~)Vn0q5}nr*TUOP4Z3R;7gk8t&$?uC@L;A-l
z%Yh9F>6fJgUS#~OHMs}eNTk2_Duwjd<PB?9_<l{!u$b)|do9ubM5KRUvyb$Ty?$7;
zLiz_EGk5Pe(%&lGiLOTaRpn7g|Ai>00O=ntK!0WT%0dD9f!xEoUAPp$es`1h(!jqD
z^uyNNUg2<Ig;MVs_VyB>UvDwBp{s!Yjy(e{tSQ<lpns$J<>d}f#Q9tN3I5S?Ty!&z
zi6+cHLQwuUAYKqh`Rk(WkUoIpv;gEE8DRWB4lw>v#f%d`qVrb;@sFY*ISSnA0m468
z0Dk;}dx8P*j~0BN($jr>e}94ZDY^=gpi|k7&7-hDAaE@->J~b~1<Jpn?9_wHoNbRG
z4BhH1c2Uud7x)ccLCH{!b`!9lrNR6x{4{}mcGd|%oeDoY&ZpvNfgdEn8D`yDlA(Qs
zPKP>MJY1Zx_Y-45@C+Ti7Qt+0h?fHjr+6KX795EV*UW^3QSzGALOCEI;`Lx#aKs%8
zzrT|;OPP4<4{nGA@{En9v>Z1;mYu5e0fGDg$R~<E&r<?9v8oo4`==6k);U?z)$b&y
z{TPI!gpTy}K_fVj?rB0&#Ru4*`iJ2Fz^Kn=BwsezA25(Vmp=jae-Nk*>;H2aR)10R
zZ)+ZKt-$(F5!gOU^W~aHZI$prnjflpK)j+4SW?0d*E}kv@PLaX{5Z{{_6d(_#PBp=
z{}yNkus_;Pu;NfZQ^Ni&I-JDU0nqgYgZ+&}inq=dXr7+~Hk`jOg)SjFmZx^@nyp{y
zUu94m&PN-X4xFF;AH*@xh{yL@@ODmrB=?(spg~cOd<cosywh;{h(60r2G6o#D+L!}
ztJXrFc79n{aDL=tgrjZ;&i7kze&kbV=(q!2dTcnKvO9RPoR!~v>fqT+a#nr|&Oo+W
zlC)s+6*A^myP_~Ws>Sj}if#fi;MpR!<ZL)u9&N$-gmryAwwiQ&E7@@VD#-Ziu-#S&
z%=DqYxIed*z(19!S8@*c>r&_urZ(~s9Ra=-2lLSuoX=;a8i(z8KaKb>kw@i^@wEl#
z?}PAk;QYzZ^UJR-I3L5IX~Fq-K@V-N<hLz2|Ci9=ePTY)%83J?1m{1C5I=nZoFB~A
z=jzk+aQflx!RaqxEyX8S70!d43{IcH>6Lw@dsr>#@U*gWZxcrGti;b4JS*!P2G588
z?*`9C`ZI$^4@BnZvoTs++9f!>SfBXP&dCpYiygGHG-*^_7vc07D@z$GOG#FsV7ci_
zX=N!h2Y=<hF?`d~M$)CB#-*#8S2Z*@Hlh^@#M^RIo3uIxk=o^A>lmY%3btv=;Pfb<
zEZNmVwrO(yrus6SKL@{K=14FHAK<%_6=v`1x$re9XW&1_H}`AUO+wiR0!k0-LHYP$
zp!AQqvW-xFFg^bknV#?5{c&F>7Oun>{$)VXbFXjh5z86>0I>P771Lv1)4uP;zN3BH
zV^7pz(!S!HXrHy)|6J{jt8R@r<ySbdoJvQ9^tz+Z4D9*y@n&~kc-|gcLifMlDR}(I
zRCxSeE31!>&%B@Xf1G*m<MGvteLOzytI25#k0+L&YUcfJ!sF#bXoq-wSyWBDug1iC
z!Q(OUUhsII0-u+O_!b_o;rn3Xy~g9$>$<*6#&_D9c;B(QzS#fv1XXzaDMr%;qdSRs
z{Ne;W{zi8ifbw9{y+Y$(LrmBO#-DSq(D?fxT#)BaxmRfX!;oDZ@n_sCG@cm4T@jgZ
zuh4i1+~UZBCC5*|6X_~69>3rYrIMa*uh4i(55lOKOzKx?JVk_6+lR*Yl`GU~F(=z+
zo#CAs`i{G@3{&p`$3OlA!fHNuKz@-1;TIt_c<-FT?r{vq;uIh}7Jp1fPzc8qVB%Dp
zBC76e5Ys`E_y{%UL34>v+&hIrF92)S7_e{)6|}w(-o(IiNHEKv^QwB`AkwbRm{(6>
ze;k7-lk>hxxG&f`5%P?A_0%NHo)|Y!0;Xz~5Iaz3jydri+j1n7#gLrP2&DU|obLzk
zfjHE8u@VZOYO{?bd>x=i$EMZicW7FDs@*V{c)YA+TKywLlEFW&=>?kF`1)TJ&P@v)
zf^!2G72F%w3NDVGsqo!3KTz{SG(Sr7`)mH|ng^aK*U#5{ljc`zex2gez|~JhF5<ZQ
z&aL2>wFjjk*gHDw8C+d(wK9|@u}AI13eFcDSO15fT7weDBy@s1Ocz1DN@zD&_vvh0
z{T0aALio=2+qn8`P|$JvszNPXJ@OYwiJ9AOI0Q_ecKJVm=Q*D<sEw;H#bvDVwzF{c
z!ndKoCeC)7ATaRbBDSYKp4t|!&W6<2V<Sn&me<DB`Ia?XTk6qm#bM;P=ytHDOGx7B
zsYJb!TJS$jR1wa?)k~P)Cvot;5?Z5U`rg7}{BHCv@YOhMXW{D6=b^ys8DAT?dh}(4
zSKzRmJxxCPFDUrs*F!5KezyjGBYma3H*<BkNv!;qHX<+`T>WI|`T0OACyu|%dT-Q&
z(r<(J(?_V1E^Y<qgi!*k$F1P(c>a4ktl*TslEKy2ELb*wY11la-<3^E_Wh#Z>iibe
zl~U%vFOlki6W$E0Osfo@jmEcp9+cr{_&oGk$u9PJQ1Wc-#37t7oSQVu`0+vE{KVji
zt3PV+ti;<5o|W}=gXhElfx)wp#z%{Ch<^`ctr#5h*G2Q+M|~xxzvIiTz4IH5-3um7
zs_i0F9i^L@{GOTo{*{>geiXkiLNj2HAsm5O22i-Pr?GPfh+}qX9{Vm`^hKQf&Zagq
z_r3Q?*ba4-g{gnoWtch(y}hpn|JxIgdg9Il>|nhVzBwhd{t{o_f93@E(E!sgbqmY-
z500EL3jU{D?+mZBTYUQaof=p-roYdgUNOU*{yrx@{oM`xR}KgT{#OThb7obRCQg69
z)XBN5_*ymnea@_k8L6hfuSje9`we`!cW&tBbDaMEv~+itcCn!wbSAJ<xNJ7k^|Rl*
z4sGwqQ_#Yypq&l2k0RDyZ1f48VD7u@ll~)ImtyYwpCLBqzLx-z6I(X++;@W3#@u%r
zpqEAG{@nNO>{g<?nKbtuzmQ_?JEhj#cZ#k;B<(}n`^XjQl$rZ(6vl3y`_As0!0`ZZ
z;dqw0?;<ByQBSd)W$wGk2_j7tInOfpUF1{1wTRq55n_<J?-CA>*9s?m)bigx_x)jw
z#c$K}d`<61@0obiGYTW;0u|x^s`<|gqrXI(ytzV~yt!JZr&3-gNU$K5Hw43p=vgX<
z*ZUW6>N|>CEZ$tKE#9ox#gEj=kO|NONwuE~pK_Ecm19#5;306(a~B3&+(RUTw^zG%
zO?~GyciT~Byhc2rDBfsW34H%Vz3hL3ADBYVf~<4;BDs8CZD&E&d8a_(6I%)VWE@N%
zKl0!rYjA3zPdmRX2vr*Sh<pS-%U3e|HbhUzRmW{;Cry2iaMtA=2^xyA@|(W};%8In
zS@|vaHj<kLL|?=_O-&KsCdi1AX;;Mj`_OD#5Iytn>$L^ZFNfX?9l1%if-%au2z**o
z-_OQ%*O?J%zXe%Ghe6(ogZH&9h@SVOFAm#%3V~5BrB&eh8ex2GK=h@95MF`9ayCR?
zIuQzf`LzYn9|^s=R%B$Y{FY*fBQ1#jap?K^@ViOilOXzEL(flN0MSdM+BAQeZ>T=7
zQ@;a*zJB=V(N*Ho*=e|JLjppdu~WZ05PBI3SlzU4HSTw^3!cy{N3i*$prU2MFY_<K
zD~Gj;t*SWiY&}lbED6KE<MRmT)3w>>LCIh0^9W~G;TD50h5ufI&w>9jgJ*3HT1;He
zTKlFE&Q{<b29MS{$R1yr#OkAdIDZU$&`r?%-d6Z%D&aqb@J_aE<3DC!V&gWxA^S!1
z7cLB}+Amtzyf$FgG}kUt_U(0cJ2DI~zGl><E*J&~ZbW7vATto~l^6(^%deQwkr)8T
z3<R`$c74zs=%Ik?GiGoSr`Nxx`b(WWy*^&-9T*HSZQMT_zCPtJz_W3f|90EF{pG%S
z`@e7b7S`aE4|H<RI?oy44RTr=Cb{DVx0YAoyC*h=#_1h5wocP~HT{HiR0(F(zw2ag
zc5+W^od~>3>&H&|p2P6iPc{9QqN7Swd|elg^gMv{gvJeO&4WeNaBQ?nZ{<NStpABq
zv^k`Br-pQ1)fO)>vhP)e9QBV6p@)L+DVM#Zn{e!G1mb_7d76tU|G!$~*3tw|miO~N
z(b#?{9Ldg|Q4-0C?CH7Tb$u_r<nQIfzCNCRk&`2POg_Y0efo^@VPmhOWcF*`>K=>J
z;UdkmUyEdo-|U5FpHn_8aw@KLCwxCI@{R1ZC-Zyqx6;2`-j!n#@rtZQC9cQ!V_=i#
zJ*OyKRt1y#ZrOn_vV*QuUofj{;qP5lHIV+uPW_e2LJzgw%CI{E#fzriare;=X6LR2
zi05Y)A55t%tSfYCe4@teXgcol>}dQ;9Ut3zHNXln!p|<kXwy2+31Xe+QHW>9t@ErD
z6Z{WCxG^xYvs#SoQ1OPmRcn?y?wT_8?AeD<{fhP&)2YH$+PR?wTloi<tqYyHGkf{$
z><~X<mzzBy>4>05Q|cTH!D!hKN*=F$C)Dmcyv7M*I3B&WeGad2vI}w!&vOgis9T!V
z)7``E<yClnLPJ?%dte7Fxhfh8Wx2VbNT|py_lq*5XYBJ?rJ0?cLa81)rAoRrC~El2
zAvYbY*iQpb&;S){ju|9kne5Ka-hcF*|Nn@lrHAVS1Nvwy33DXtvHLX@vCI?7-!mOy
zCx8UAg%CxQbPWW1pqg=iAiU2h>2vVDqI6$@_dTWX9=!N*#$f$;(hPfGG##5^-?fJ8
zw`sWeNlh=*^kLK{mKxA|&YUM~Bs|c2;XhD3OIBvqqY5(I?XLM=n%_(F=m5+0muVFK
zN{zx_tK-{K8c_U@OF;9cgy$FnI{ZW`96sUZ`Z{<5cGFaO6qw-fn>7x<K^GuWl7Pck
z;TdJc8>DHCra%Hjjz>f2QJT)vG^XhaP1kAKqUl+ho~J3&A@N+P>5ZCh(ez$TAJ+6q
zO<&dYeY71+=O<`ONNrbV3pCHx0boerpyviCPasw33M-U$?$yv62Zq;{Xdx*ZHY2{!
zYtWmd!%bq1A7l-}W&4>5+TS14Z^7WrS%A|(9cB_%KT{9o8#>lh(0&U~&-)YPJZv`^
z0>+oE0wPa=HS+IQdwYt1{;#2*rLK{)@3+Pe@}EJdk5e1!Nv3oDfWSvh1?{);TY&rF
zyqrSM%5ULD<b&7R4sx^nics&IX|@vhO*n|$X;)0j`_8f<0!WvO<8mCP9(8b!MbEFF
z)U&4e7mtQ)1`gY8g}}JK#b<+M-LM_*lc`s7JNWBtCGZxW9-Rr<c{rF4|GqGNZ{aY0
zH~KpGemHFRDFjA-OIdGtJ>zR@{D5Va&iKI)==tT`*7yORp}9D0XXUpP?O$5s2e(4c
z&qsld6nxV7!QBY+(?=whj(UxtX1QzwkG4$8h4IoUOZfb-q}4~5*xA`Q!>GE^$|QbT
zmhgML6Xvh@7Ivy}KQsH`ezEq$Jqq_nKV@A$&cLUUod|KBS`)w;>GSqD1K()R>R`Uw
z%HjW`!Skv3o57>@v-_nS^wFBgng9`iN6X*_Pds?M3DH&4j*k#{KE>iN&H(35<_X6l
z@Le$Opp30{wy~btU>n>WZ=lQFbmJTClB=!pcgS7R@y&Hd1tSm5<}k$4rlpN5PKpmi
zh{446c4y=35ysa{n%G4H5priT0}+{lh_A#zM8?cd2h9BV-$(wMgq0JgG%skFuzcB~
z=HnWsE?>EH{*qvlexZa-Y+5uQJ5t8y?!S;F@@XrVFI>~OI?z@zX=%f%)hnBq9Tx=7
zkV^zfZ&=l|dd-R;<SkdE0e_ORSk$m!P4kk~&C3G$)85kgVzo#a<vFu()#`<qbsvPk
z<XS)ZYxktaSX1NifyUk^t-^kr@heg-NpQz&xYJF0iOa;9(~jBkx)ZhMXuQ<h`+o4h
zmboY)2K3GeiKU-+cQ6j|uC@jge$e&SE^l54lsNn=H|JMw_(eC0;u>C$l?j)NmHsH+
z3SeGQR{9w@q89w4VjL){j062!83&3saHrDM&h2jWA8uuJG_Vz<#yX-bS6sR|R8k6b
z^v4|M2s=G6&atU=kLoOE@T3^W04n$Sfs>V6?)0oF&+9p9M{-yPdb6*$IW#W!l2B_H
zI|MZMTw8HlpK;s&<<v}yGM<*v##lnAO2!iKVKc%1_EXTyP3$vWE+=?)Hl(m1<Ph<`
zc#&JL1{BWM0}9#ME(R3xy>NI#zxO<MWN~hGL8$z^6GHp_zxq&aw(<>K5INCXjlFua
zyn_A@`@;knZop2k_1ES_mS!)UQ8V2wdVa5vljC{LxixNXF~%)I-v88K*uu>Y_dXTz
zdgUh``C4A&<bK_#+c)HdvpnbZigK?Ax~}(!if}=<e}+%W&h33zUgVUSW2U<U+Y#fy
zG-5<CUN4=h&pI%e@wu+t3a~@<HL6UUtrV$hKGgWh)-h%q7H_RQvG@h(AQ)U3RTM7f
z*h;vJ8y@t`3WZ(oJ05mHD9rM_KWxCjN<L(sce%G$7HWz2>V}B$S9oPvF8KF16!+>b
zSADx3SAB@9dT`*T*elR`CvZ&1?HP9a`y(^=>87glM`l#n?P^oCh|imL`5wFP51Mxc
zmXQ)hW}HQND`u|5a+@)-Zvs12qfJXq`*CE(1(fW}j$3NlU-nIS5W<at!KJYrnGwYs
zA~G^_U~v=z;zU1%?K8(cxELKHH-aYB1yC#C(m>EUA~p9BLiq(kLJU6H2(Dr9T|7O+
z(=WyNuls=35acBxg6@pqej~VNQUnNW-@=nU<qCCLWRDZA*x4`<`<m=9N;eQNO4)87
z9)cMo86FaIMl=Q`Nis4OA0BcR89M=M4TMgImq^b7Jv_7kezT$}O=EZn_Lexxl&m);
z=}OiR;5i)7sm5Up3Bk@1rR+#!bZD9o#wpU|sHHaPktgViQ_!3mjq+u``NDo=5Q+Wm
z%BJ}X38Jm5ZD^kFc+YzkgCKSzp^_ETu_=J}8?S(RzsSduPRD!E%OhC9LUgc=szB9U
zFpZ;QZIa_L#V_hEd+z8#`w$3uK2*{$(a9ZMKZ;CA!%X<Ub}0P6D`}Vt{|w-{F2YK}
zj+eV%@&3hQir<=AJQ=M>D*IZ6VP`mkIyT@JO){xfQ0cm5!%HwwizIvfk&^u415x7s
zw$<3Z8emlJ4tK9EP70Y^QibdD>+DRWGRRd_hfIagu+pIo5zAbFU%e3cClz%kYKo$x
zoN%qs<1{@()9-3}t)@3B>RhPl!zftB+sWgOyoEAOIZll~x`%6u_k2Fni)Wm_>o%xy
zNq32+Cuq7>)6=y6IhtOe>G$>ZS8Bc6G`&;PdlZEwO*M!KJsCDcImmcweEjnv<UT(B
zi8>En9E!e}MblG0&(u@K0J9DBb?^e(P2-=p>kQnd=@Xg)>6DD&#+ESEn=zh9>Q|tj
z=<vrieQqcERy?lcP{k(|5f8VNPPw`voRwX`-veL9hH0p#$LR4*h!R{~0vBi4NB~?7
z9Q4v2*W}xR*UDQL6iq|YxaQvx-yFzoXOC+FxlL<a^V^7MpdA@_j@2<Q+U4AYp_6a=
zoI$N|z6kDD%5hhuN8&>`UH%lD7KvA#SoU;B;4pqS9}h&l>KcALcnNx_AHh!7@CI%<
zd}e$PgZ)|%8uwWFEzE)5&GF#CXXUr(4(Ra_wB1GsjNdI;0iJoY-6ja~;=&Tf#rw|k
z;D-QRE{@A_n0ilxufjn+^&(Yz*0^TL-w-|nhwZjPV5Bd4FxVls5_l`WrN=|YF+JN^
zdS!<|;kULD_@{6fzgyl1tPGP`y8I0zzuo#lkE1orFTalIST1kjFyiaZ?{MfQxlbW6
z;_H3|cwW!=df=b~Z|@l1{d&kNBsAe<ue0j@2!j3lhPFf;<Ew$sOy4u$=c?d@vz6Z-
zXn&m1IG8@PN#dAZTW=v`{0-`r;h;;UcOm3GaZnF+TO8AO5PU|t^tcr~ucuxC4m#?w
z?wWdcgRjCtJ$xF7qh2F?rrvYl{oiH0bjG-=+S+7i<F55Jwe48nRr>pcao0X5|IE1S
zfA6>}pNd<g-r?l!eB70_9$zEML7%nzO@n9a^ACgP8_#DMf5Q4MHVFvt%M*@mrF@z?
zA1MBEZ+had-&%sP(xuB68snoK+XZF(@X_PDYJ4=a4N7Jkl*~3LhtHfm^S^z&av7<U
z23Xl_TPEWKneov-hh-ZSw_Dc%d{XMWI_QwF56a8oYg4Y$df8jDeA#hTJUO{x8f}vy
zPmG6RKa_|X^8B?L@{F(Nx>c>`f^vNw206F7h1FE99{~pAqZeX}bLYqJZ#fNL3&l?N
zDyOfL`?J<Va-Ms>C|23yo!B>eJh{i@gXhIA@9|F0r3X)p{Z{cKN^*~Et;JRY{bJp8
z$h7mENv_tu@Iq(O04;Bg%WF&8r;W|epLWWsy>a`s=AxsO7289_U)j6QjO`yg`&Y~2
zv3bL{xWVEqw<kLR&Q-x@kW5&<iL#v-hFcbL7N{{)y(r5VLv6SXi?YhFC~L#;|Cv0o
zd{|AcEXpe6BCNw-;UcX?8y0O?S)rC>DK4^RWrbRHwf~V^c7;$kJDcOFP1(z4u$%Od
zbXdA{FZ6hOpau??Swn*ZWK^yS%d5KUrB;2o1Z&8U8jjv^*_HBRc~vDCN)rb0x^8(@
z$M#y;#v87ky}SxBCk^6l)61*WARenr!tyE^#B<(;cu9PDl^Vq3P}zmS@+uj`6UF=0
z@~ZeCo&q3tae0-qjeC`c&&WE{`%dT_?pPjb*x9&Ql=(-8;B(lu{1J?iv7`M6j%_K%
z%V3Ii8iI%wVb_tFLLBD`wK|Gu$TlT~FL1bKIv8H_u!0>QhS$8&VBw%gj7jSO8;82B
z*Bui4F!c^d3MA6i%gLU0LDuvOvc%7Uwd^A=$eJa5HDp7K@FC#qjPN?}j8&Z{8k!R!
zn`UUT4306vj{(2f2wx0-r4hao{HaFxso>8x!p{c3*$CeZ{$V5hVem$QW!8JCag|;`
ziSX9o*t?9g?5%i?cW`{gxl+UN*Q#(QKHfo~))?>D`PL{#>GRQ)HDT!E@22q%;BE=)
zy?{^3_ybbnk3&d`euhSa&yVd`vr{>u2>=@c2feh%8LDs<uT|iLqC`oI_(Et#++mQ}
z&KhU%KEP%B*-GI1<A}o|P7ZExTH_38Z_*iO$iq02>*K8E&rjCBi}Iz5Jb{y016aA}
zh-Vt<%l{wnSq#w5_cwqy_09$F<EOqZ>2e&V-o@arV}RvYeGR>W{lPzK>5#SX^n(B3
zGG1#tYn-8o_l#|v?KVMR;Ic)$j`yGC(Z)DK5%cTgw|@O3j%$rG6x{$B+jiS+g}}&f
z(Z9exW-EbzDp9ZGLGY={&%(c>jnF#}2lLU!xImPMT|XSQ`xFABTuS+xV*VIkTkEI#
zAiM&H<?L~RQa&4gIh*4QHIN(SQhFHpxmILkt^Af=3z>gE{CY^--NNxp?}whB4<ed$
z)H?#y%rBn}KYjUBf}<YG)zo`V$)#KvFP(wotF2UahU1SKJ{%U@=+d#%)_q-=zmi!$
z)wCOTQfZ%^HjYH=S}g0Qmhy(td8+oUR-Eu`Wxnn6psYn_`aJYm+rIDfpyV&{d4%(6
zyxHJO;lIb=`82RLi-SJjXwPVt=_!Z*RfFeK@t(n>_QxMc=%Y1}(LhlFk2i|Tx1Z0$
z?+*2OK0@Hf_&gH_{!pH9%mv>SxIfKx{}(Tx8r2~)ZneY5bk*np?n`FzRA%wiS7Py0
zW;>UTE}mj5t;PmcWX1*@V~ce6kggjW=*UhMDfe^vAbd;8A%YM51yqm57f?Op<~-wu
zUzP<_+~o!Pr(>6wsO<9cy4vL>SU&ZnxqRwBiOZ+%vX@WYB|{7T@~KOW<x?;dH^9j~
zr?m{rq{iswQwIT=a=YjCY|aXGFYWo=kes_aJquxq?QL_()a;XbF0I%oOQr^?B~vR*
z^J~G9DZs4$H<F+iH?o^_nVjI+8QgzN$k|81{dK99Oy&7Yrs|sXlBrwAUOV>M{r(>o
zOP%DcmBmsKYq3-@!TsggO$m#oo(>jE{ZcKK%1T@;wK%=SQuuT`LHaxY`SLGq;?tm3
zHm&I7l}%6hYm|N%U)l7sUfFb|UfJ}DUfHw-Ym|D)Dy6l>9tL;9dtrbhX_XST(qLuE
z3U&TGnT|9HX75}rQaU-lND2Gfj85E3ey+bpN%ptdf()ftqcj9!bB&VhZ}TXG_8KKB
zCah5+)?uzuDnxh2T@N7;Q~`7<M1!5KCvd#O;FFACSz>f2bspsD7dYtJGgh*vx<t-%
z?IlKwcQ#bQ?il-2(o;fT?{ipUgfE*@s*sAKaKKh=TT6`QCeOMymKe>}ON==3VOA5c
zaK;j&*~$W4vfeo8C0-eU1WSx&32~fSH55||7Libz90_lBg|(RI*)QrFwit>1jaoM}
zYF(Wy8@ec~VlPPDLM|H`<#-oo<+E-+tyT?f&XQF_l+fIsY9qQ}(RD}K2(@VF1#8jJ
zOXi}XmyAV2uNsSn_5%)=Su`X!7p;OU8hQk{5x*@SSJWM^=_F0(Yuco!bAhJ7j%860
zFiTle@}lP7*8JZT&o3Dnd_q-{!6-CI!UJCwet_l&Yks8W4^)Fx?$<S)rs<Jd@0)7y
z%3ZAKa!pq&%H0QK%;$%CZ0H&lFN{nww{Wu9^hWdTqU3BZQ?BVTn+{(GE&gsA<GM|!
z|7V)weo47Mqbcr-tmy%|m$0ViZXJ#np6GAiiM|z&3&c+92XZVFO-h?<dT^h_R-rD;
zfYb%PL=P(nfWN>&FYPfl{FYoRuQ&Kha1fC+;tTy9@v$Yh9Z^RAGaKHlui>%)Su~XU
zC+g+2fFEdt`(A6zDd&0&Zye(X8q^wdl4oJE5$<~_WBO3;boqD=5?)@q7AK9daXd$w
zZC(ZE`y1dl@|%AXc)tE@hvz6k?=J9omXn;7--4@g*_tG+q%pRl9?;v6LT@8vM*50T
z57Sx8Q~VnAc;8tbd^gh(^}ZZO9vS6|Q4gFd9MtpkO+9Ojt%P-H1`gY8g}_K($-)FS
zu5I1lDD<2c;=zH>(ktB`A!tLB+*6Pkzgvd-oz7aGa<s3qcNX)jUgxS@-b#$G8_TX5
zhwVOvz$m|NwcuG^j1Tuv9C&*zPdB_`(;2ht#xE=XzU`r+WBhIn{6>DeEdp=0yjs;B
zv+MRS0!HIt`pR+8F}*M0F!S*Vc>V_UP?q9S=ye~25SAhJazsnwv&R6tk3$%*rykx0
z;=tQufZY#8NEHt1p-mM>y+-(q^mUJc_sa$0;?x*mbFfuY+=k+as;U|p>r?0YI%PVs
zzFlL0Wi<(7fSI*CU%b7V=Aa(vr=rWp0QpqhtSX+oO4%abWAJ<$wi!HY{WAv7+Wm&X
zv-SDA!SjvwnZe`fcUj}bDUVwPhWTBOAMfNbJ^dJU{+M3e)ZvazB6fn=!;yj6!^TC8
zOIIvuQcHPMwmLReH)d29jMe$&of)gkjMaT5#_F2+4i7cDnH`t@5^nd7OMYvh$LcnP
zzC43<OPZH98}=3t*&T)tVZJ^KuR*7iE%yX>p#$rB%>9>M2w#_S*zN_s>z{}(+PTdw
z>eFvXL@t#zK9~8MFnx&5+n)WLm|Gbd;PhFM+tS(xpYfqs6-^61<2r7|@v(V<|CZR5
zf&cB;t92!n`}n-GH`dU+?o{_#)8896v^C-kh?P{9`k}o?^jV0FkUrY%%yZ}MpS-^2
zHvcQjk@Yn<vg~)VzGi*M8H)k8kB)QaalkF?eeh>)dK4LdYxR<0`H}K$cW{a49(hT`
zt6nlTd%$s3#qcd28@7ElIfq?6;J7}E%334KyrVG?m*Wkn%l5)YzFGd;h*y(0HhWNU
z<mBvAdOtMfoPH1HMUL%#KN7cHIuu>H)+VSdYN^d8w0?mZz8hSa+`}50(w?QX!?#yy
zIH#f{94;*h=kzvdw{T7s`9f$PUF;3$sfML`DD|?iS6vczOMDZ0XX;8H>eRuhARoJ0
z>DRM1Xr~t6d{^K@6|v*q0K1Y#*VS3C7vJ3I%H~G=rXFf;Zgi6?yBj?L`Mmh@o10zP
z-sk~HPt9F1dD+6Ib&h+BTh31MBRKBNTiU#AHcWiEx4C8Pp%PtqDR23j)s*zER1&v7
zSi5t(D|;j1XWW@o(^1~;_Ua2=iWlWItDm{UmASc;eH&rz8>*_1E7WOy!cf)8I~%8p
z@+!0yyJ<<!I*dcH<ksO>pJGg^KrQ28$EK%RO+)P&YFufCTqJ93;0s)~8arZxw_X{d
z3xeQ5D6eDaN<EIX5`NsWX+n6B?QqRZ$au|KH8Qpq-bB4#kYE6dkyPUth(n$CRl<G2
z){2m4*v+HnemKVAQ0K#x@G!86aWnf!;B+B&AfZj<^GFci5v@Q%ndan#5}G?yA+d+T
zI|YY2Ba#4~{jx3Gc@+I)w1#|!gkGTOLx6NB|Bc4lU()=0n*Y1vUA)=_|3%5kSO^|*
z;qeR$kGm&4?w#=CG(S=EC^!lKhUS-Oeud^+G=I9{IVK_te}1UPNUl-g#+b<2NVOUh
z(Ty5-I#fa#O|k8qnKj1OLA^;F6Djf{C0Sm6sW&9s+Y82XYjd*Tys;tgs!%?CTSJ(s
z0F{EMmtO+DI2Wf!LWLqM%mediC_)ClJ_X97Qzc_qD0f-^^L;%wak9P-NRdBgA*t_$
z7AArV@t6ojxe6Vx={!vtx9Kn@k<ziT_lywer9F00rLQf~*OQiMnHI_VpnWuB5^L<j
z13sVD*u@}3g1jd=3(L=$ivG>gB&{SYKkq*1yp=+4GGr_pls{dBV-jXf;j=+^1P<ec
znZGA^`P^k7obPXd-_+{|K8FgHv&SxmAp8zXhpd&~{NF+Ld<s1aqc7NkWbg^G-9`wE
z^cC#~UbS$Enw!8HSZ~pp;CbI!9&8}#*ot0`!_>PNJl{anWBsM0o;7w+bUS1-7-+ez
z;EnVZlfA{#A^Q{q;_?#e@ZQ<(B?yf4MW=yp#liHoG1gF8h45+|w)+$UBfiq{;F&+h
z*9`|9czdj&^f1WHuMSa!9>0Oi_!fcp%ejYEVth658~H8eYiofHH;I+s(iaiv-w(eY
zGQNW#H-Gni@P0nfDvF~X>%FP>33xw!ZHx_+F|I*4ST6L_1!DuW#ER{eb~-jNa?F^K
zGGvg}`k>O+6UGKAQC=B4UtMkIOWoPTb5KvS92o(agJ3QD%8m#ye=Vh~>z&;ZRA!4i
zdsWYF8v*dUonnc$z1>-3Z=(^lbzOt_OZjFH{|w^)l|cM6TN`y?bq+d`s<l<Cb1rhf
zJc$2pLHIw=U}xvfvJFbTy>AEqJJs6R=r=n+_<zGb-W#;pC3_fQ4Ngy*;gUU!o=|%j
znecxh;D6`t17Vgc)Zd{|u4AWHoPVj?=jaQZ+)G<~4{#c0jsM@5TxW2_yaA!Wf8~Iz
z!2jxi?1ovjxt0Buo>K*5TCex>E_23JwB|eg7(>PR2n#ubH)AO=;Qphxe|V{PNvI_{
zujiJm`)j_of*)343@P;F_r<Ou{^I~upSQ?uP>BB~*_8;0e@*TIHxlvhy-FeeHF?9D
z70zFiGc0ENu<!<>0EvkIz-AxuAA9|<W`+0<K4$LTam2q>KL5KK@mG(mLi{g6IR%J+
ztpfbJR~8E34+Oslfqek{-A&p{4*>Xpzg~w@q11bZy}bnR_hdUwObC>&ekZR+>F_hq
z!kVI;0{l0cUtVr)BHrJk@%|CAW6sUEaH0wK*9qGH2E+^EX#YsrG3NmYPYb~Q`T*<y
zae(!YE-r@-07d7o3hE!-g98E(xYGlqe~bYA_yzX_1Lz+kI6tMQ`#Apr0`pUJ6(VUL
z%uk~nzH6cNuFx5@+qI$W)Pu{MZI2-c-RdlMQ2~bu{06U}WT-~F3E<Dtpnev9dIS9I
ztZ%?^D*Ws?pNgXeevkwQ$bA|FY|~m4Vs8c;5I-*d-V!rRt_m>zwFqW2LqGweH^gMt
z;b_5;=n^pg(Dzm&l-B?hpDDz?hK1kX$(nU}2|Qx|X9zv8+r?t{<+uS(J;ic9Adnvb
z$wZO!JSC7%0oNjO|HSCAL~OeHo#eC={znNN>Fa|=a3I~&grtfO0}a$a3<m&4eKsTc
zvcdn4==%M*rhuWPzCQ?bhxPwC4X?kb`L{LyH^uYqBk+Be=F2sY+A45ApdJYys`)XR
zAFKJpHIES*(QnlJahgX>lIzziJ`MQ41xX6vf4l;~io*ku68>+|;UvBeJ|Gg|f57;~
zfd8Xy!2cK_fJ#A$mtP!*{{i$v7>EB6l!c;_UuqZZ&udIqXEKJLH^heX7aHNdmk=HA
zuXgTcw4;1rcr7U%sSW4f2t7iRwzJ`Uw4v$1`Pu(LL<8-}z+3QkPJbl#n<?~Ak9-J;
zp?Rm_^bviQn+%?1gF8$YVGGqlpLTv(5Z0ugc9D<aksGE3zTblLBZPl-+*(tS<se3U
zf{dmE=TisIUXru&TW|)VZ%NX^x=_fB-z^G*S1nee@+Pnbj9bJeoA;gN(H5MK=QPk`
zt4YVVk`3ptf-DU<zX<ik{W&AC+*9C<e3YC6{yIyCtOajJM?lt!gZXF+&S!nE#$h|&
zPorE)2Y_e(7++g({yqp#2hL}G^vk&|I3L5J=`0;6y$gD1b0vLk!TG<0j-L;-a^k=z
z!THZ3#8018TJX7%;L8yPmD9uNhqni(zkszgu;Z1%>37E*ewMiHf(P!u45we*H8{Ok
zAOG^>^c~z|W5oE{F2d<qz8Rc8gVSel`v3MVHi(u<Yn#F8d!K|YbXV;gGtFpW5w!GQ
zI)5g9$94or*kR+j@HHvt;XlXj)oa*oTkWg?lpZ^4<l~27HtR8E4J&_*A9{<JzjE&W
zxUUlnSK<r*GN9<W*SGeF<&6Iku=%kS(_>%LzVF4pqkY?BPt;(dz2clGj9>j38(dVk
zMx631oLEk!qe6P!(Pu`Vh1);g?9L0%+ha@U{`Wftj~|%|kKb!$_3`l;_>=yRGw^*p
zzIw5b$H#p&Ic?$b#PU<kz~4=HygZsa#N*4NY65;WCg2Mmj|upK$NLocyiCZq@OTa1
z2NUo$9=~4K^-iCF-?6&B*!b91c>F0wugbCU_{9l${EhB3bN_mU#=nLbN5}WCS7<z^
zH7>~Wr`{_x{$a>2j`%b06&g>B;jV~GyjN&E1a5J#@x4Oh@eA%yD(PwW3XP}qAdH&H
z<bH+5Q$$#`eQ11Nxk8;5bJBg*8Qz(p@3<?=HV7R5_!9`L`P>0{ZZ6L*_97fH_}M*<
z;aHpkgb%4X=OF}7(R1aeh^jjq#B|UkK0?iT8jzm{{{n?VFM!vqF<{{qDrkKnyorJ3
zkn~dX?0dmWq+Ol+D`9`IgG9(P=GSuu*1kCEM94F?-k^{$dt%%`37D!`LhL}DITPvO
zn+6F5unS`AM<Cfx<$OPQ55%F)i;W?RR6C(3;p?~~9orT?KWSU^6g#0OZFD}ahuSqg
z)yC$`3tm>KOcU+U^w3`w&h5Obac<zEf_tN02riDEsqo!3KTz{SG(Sr7`)mH|ng^aK
z*U#5{ljc`zex2gez|~JhuHv}*&bQMrYY$38uy-I%8C+d(wK9|@u}AGfH=^bIqT}lS
z@KbA0;+TYsaEIw4s8<Q?2HQ0{8&`h?GPV%D^Zhoi{u&f?+`g(%3s;Z)1=4hI^&dd*
zxrCS$W8>;ekuBDE+gZ4J;oDGP6KA_k5E%Gz5!+KAPi+fVXG7}iv5}->%WLE6e9M}x
zE%oTO;^6(zj??Mg(|yjMPr+~KmDGa&sS)mbEnK~X`F#=x?`s>ldX#u{H4fWZxO((?
zC@_DFuMJ#1`ZB^Ra9GZsCLjG56#VjQ3s>j8nQKKx*2-@w$2ro$)lY_=pAWQh;=m{2
z>fc6)pS~2hy4oHio%!#|SWbHL-(Sh#>T4D(o4<5-?vJ7CKmrLKIE}0GTTshn{`(SN
z8*c_yrd0;dM&nyP56bW}d>;C&&=>nWD0wz^;t<Xk&P|%-n+G2h&QA=UgGP@UJS*{b
zgJ)%Z-QfA~e_-%zr18<B9OB;tSt|y|{B_a%cN*aQ^26%*a%=DWMq~DS-H4hlLe){a
z8Bjd~s(&Rw^~}~39i05mrZ$7Ar^M7h>@rNfV+N+ZRn5mOYg$;<7@NP+akJUMdMSK!
zN@)EhzP$g;3Gm#5;!@dzA|iWGJf-%ah);jNQv>V9^!M4*D`uF}-{-`qzq^6|$^oIk
z|LOp5&aBGP#Od#sIysjWU#q6S&zV&*Bh~cx6=_X>zX6#^!{E*5IQ{);>FzA;z-|#U
zm#<mb*mTUy)$><3uUg&QxN6dxWsR$wmoLL7V*n?!{_GHKuk75}?_GzscjPH(VO7x1
z2HUX{Lv40(@JSA>VD7u@#PB0XQp|n-GsNcHciD;I5eV(M?*y%lx$i~%0B7&gpZngO
z-AV|O=Dy<>Qp|m))SCNF(N&0~eQ0|hxk8;XbKi}^z&v&$Dr^h8e(pQFZ>i?Ki@XM5
z^;C$@eHS@Fq=_QuS?0crd<wW0k^3h?3^Mm!!U6JH;e?M`{@driKTI?l1+h)j^EJI+
zW8%*!jGPNph@m@w)%@p$(O;rX-&~<h-(0QJQz@?#Bv25`8{+LhMB-4TzkpNUQQTtj
z2B?Kt<6p0fAE}kw0`x#q?dQU$9HmO-*pvf!2psg>g#j1$5Xs=})UI7q-#N|Qc9a>f
z5f3PeH`-PL-#<|=``_RPrqCOnsF%|h$>sBEI}5VTI|T}#*h=6h<6!#Ou)#&v;M78&
zc79nL0p7?*<RkD|zLMd$A$mftI&MSTah8KK<NFN!9SItWvGSY01>$E@=vnzK_%@<X
z1EMct8m6X*Zxduh$+RnC{(We+Er_1^_x0L>=$U`MP;9pq0;61tz^66!{cK!!ogEo?
zepDFwhz<kaii7vHEr_1?qc0BIeF}jQUuhM1zD5{d8xVczAcR-ou$&FimrjI&Uw&;t
z^hZK(t`!+sE5D@};z$dke;j&#K8SA8flq?ye+{{xz5t?^Ms>}S)eVbA)N<;3u!Hpu
ztk;hmT|cHB7HY;OAoLmQ^}A!{`xkcyYjzcGX7!}QE3Fjd9$^%p1G3HFS)1{(q8#*D
zYu_+<wgP`Qc(&Gj`o%$?SUqdJIQ|&;N}h1M1Af<R*NmUPs=4v-`Kx0=-}IP-r|3%z
z-ZwPNZ<@cLxna@LHA_@~TQ?0I!}7;Z+;uE}r=^_%^D|)nR|3rcGFq}pemb3r`yDfX
z#fnwO9I|vl)53)SYUeCpdHjNub<}Yhm#%7F)zG+n>5AqhO&!4U{Vy0F&A%{X$tH1z
z{2x`9XV+%PC*NiJjo03hUjI84GvrNM_0PbP4PWBVcx#qvm>=N1la*rw^{LF%f3oFU
z$YhbzE%%45$L4(UeD_%2SPhNK&l?n*A6p^5SnR6U7V+H}`(x~V@%^Q~q^@LSN$$qh
z39+i!@b5YLntA8Bu@&bzKXCPxSAyRX@HfU@1^<4)>sa`k=XEHCJ{z~+SLOXMG%lw#
zFP?+S`pW*5`ylM2E#3p~qlm;xPL=d=uL`<dF8Lc7x)a0r%R<gtOv}G?kvmhF$@xCb
z<V13?C-K1S?1pnEPxRbg8;|+}|00FiC!bvAt*pJ4vPBzC`^jlP$v*j-x4e}-7RM!#
zHIzlN>i+FzANm31kyCkHUgWsF*^_=q`dOV|8Yj6j>Y;&n8=wXUF2rYEU>avEP2=?4
ztBQtkiUtfAFcR#_a^Z&5)lDQ9F}R*ycD1l0!)_1X^!-r%4DHg)`{ZPI)-&`D@3(ep
zFkqPZJ?gk)v!ndt_1!x%_5NVTJ+K=-kmZAXw1~!I-g_XLox5V<Dwr4_C-(7ggW_t_
zV9vo}Fy|47&ks!8Opvhv%I?F_KJ>myu283U5)9NIT(&N>>I-J1o;GYa%t09GE%>X1
zqEi8XIsB%Js2T4>RNhHMrm2O{=|UuQHbsU*=nSy>+F3>jy$GGDL!Z-=@t*^4)(6$c
znyBW!6QD2xlct;lwCLEB^GJuLoafa!UhaOy`xlQXersy+<dTpEQSd^LDd&%B{PYP;
zFVOTM4Pyh&=2UXxC@EoW;F1!K9%4FE&v!U=d{1e~@I!75PHO6S&`p8_4oOZ4OdF*i
z=oBy;o|ENOdfrb$u2=E7+hpkuoQPGfO4A{l0(chrVVVNO5`M9!>owh^>1CSUs_Ffj
zzNjfn%5;c7rDNlT-hAMo*XgF*_YPu@du#w4<0I+Ve#se#D0tY;0)%s>0DJtVtpwfz
zg!68K?9CK<lObc-ptjLP&cW#&@v0La208-3#tR@H_es6U7zoE!jIIHPsYei+kc{mJ
z0GoQ8u9*tJwenkldK90EX+&z}w*ciVkCve#-i<gLzgt8oXPT`99`(-zdW)8VCk({$
zXbS*81>tPfsTaXPM_|>Sqka)&Y?f`e6#_GT7{^X$+t^|>U@6NF4Vjq_ZfonDhlA-W
z#6idOy@kX0-I5Q%_rqbkPa!Y>aItR3>lt4g0C;pygr@<3NB4)GU(Rg+;L)!`Z!Qko
zS^15!PWku4uZKvlZOT3R0QCHP6zE8)$9iw(_c8E(`T_tPdX1Le^WbARST2m0PTPoK
zJ5TeAX&~jJYirsum%Vr5KCgS?hGuNJ|F_w4FGoeYS*jaOc;gYWZVMkLp8kxX&&vO*
z!LyS8-Qdw^#M=qPj~9pQHzfSMUf?;621;%SKi>KHxH4VZ*^}FAYn*-6$jXj)cWqv_
zXt`knzIj>G@LFfz=J_lAD=8W7$0OP!e2zQA*89xT`Hc*%t&aobVvVo85Qs6^ePrGE
zt^vrUxHABGO7QWRRJN|GtM-{()vgT<rmbAQxT!G#fS$apamkv6O~-UbT>I`jY{K%D
zO~X1l&Ukc3#8xq#)#<^u6Aqs_d1it&mSd#I+I9KFnbVH(6Hq-EOI>E3v}$$J(kaag
zR?c5}lEeD~;ld@&3mVootz3oKpE6%8lmW<L_QY+u`jK7O+tvSY@d5I4GXQx4K<?&f
zaBr7Py|)GKsaIZm-wytFtYzx`Wet$OYy;$;;N)R;<=!rb->~>zjuc?}`>&P7cLvJ#
zu8)YJnexE2j6VbZ{oKo14~D7sLk2nx=S)~r_U@hgj{k9MR*!clyyv}Juy(@8mToZr
ze#pSk4nk+aAp9W%vvv@AQRNvGHzMZS24<($7@phmd~Ghw&^&-WVk=tfb6$Tw+Rr)m
zQKabb3CEZH?#{~bw;(mYoA9#tyMm<?_O58D_-;#C#re67tyTS<hU|ud35&`;ymP?#
zTcP#Fgg3o6pf$9mynm=6+)zB>l(Kj1uu7*gujR<fQW&Fu#WZ=t{X#=~1z$`+fr0k$
z1YBdM0Q*gV;!ksN%>|3x*$QGmS0MI$uP{4%aBr_VyR!b?-0Xr-II`&Q@Y-`X=4Pk%
zo%WsZ+U(iaJQ_LCn}wZc!;wO7@BR;a;o0YSZg#)kr>g5BdDOb2!COa|-j^S>h0?Rm
z^41Zmk4qybDeb(-qP_n$-7S57aLCE^Jm*s2-sRXR*Y&>Nv)e1#g}pa~5q<AVvQI7=
zoEJGcyuNtWbhoBm+Ed%5y`o*(SGw&|f4qI_ueC=VU(7$14&!~hxcY%_dH=1rOIs=>
zw?W3Zh-!pFr}5o!uB%2}n;RQ3P7u6OwxNq143~`La7k_%hCr%&W`*FtJv=lV&JTAh
z$Pee_XSoRY#rjbaa$8c!FLlVRNg+?^kXyp_R&1^755}*|D)#nPyAfcNMq<AxDULVS
zPlDz;HFl$Q_OfDobNwjls1cnV>P(7{?RevK^WW)XI~{8NWjv3q4V{ebcoTxL9mMRo
zBNN7U+>k%EQy(RwbF(|mAK4kD1=IDo&S=>P;Wl@MX?SUjjOq|48XA~N+Fv#<plmYw
zlkQr0*Z@9`<2QUu-GyTjdy!j#t+{L9c^ZcVQ?MG$bH1P$p5O9BXpFIK17&RN=~nx(
zofO3OD8!6Sf*IQ*U>KVS?AX|4mDp-P$N8~s@?#4{A!ck6jMzd1gBY6#l46^O5T<P^
zj${4Uei+0?w3M+)Fk?Fw3}X{PQf#*)gt4u_(c;H;XAs+M5HmIjW^A{DVQeBuitQ7G
zFt#gkY+)pK1u^{-9Aml?#}>x)F+7Y(1a?f`c!V&f*KqtjAtvu&h!~RuAtpQ|Dkc#m
z#DswMjrS2#)XohZT(-ftjTPF+jVg9#87t~AZKGwfn!KR*olv{)@ERwKR&;gKx_u6>
zak2|?4$pH7U6?b<>gn#`_VOycKB1v5uG<5>ez__d3T3&up-8C6EoT5-2t#;^Qbnv`
zF$hnhk~7SA7peic3nkbWl0xF#uLk?>PYRSrBXJ~9s<W}#GA@@onJAhH@v(^_sU3-;
zkG`lMvL#6VC+O_WJorc_ba{5~D)7$Rp(yM*k{>dZY;@K9)#OI+2kujr%RhPgxNPZs
z><oTYb~ggcKQDu^Hz#zp<{)vR;l#m1AitJ`!-+{lo`9DN!_IIdt$>6&rTMN4V6BK`
zc!{!xm0j#ihAa$%W)*eH%N>wgmS56iLXVkyygL;wS;&{+g6xtWf129k&r?fuSb5U0
zXnv&;d3(%ql_VMLnp{$apD(k<PBDOCNtm_bI>{=_3(#MxK~)!HHe96Qj?{FTrblWz
zU(+T{H){HAO|Q`OYE6HnDc%wi@2@o7uIW3PzOU*3DT<FM(GOt^j@O0IUI<0C5PG1d
zU)S^qO`A1cs_9vpZqoDznqIEyJ(}L9=`)&QFj;=*bxrZYBJb&Rd11|0Xj-M|KAP%s
z4D6ykgbIo4gKftVpA1I-Q&G1-Q`AHmoJM>Mcl&D|@p5}`7x@>8{EOZM%}>$vo0=}x
zbh)M{Yl`xa>rozZ{r5C~iKe$`datGrX!>(aQ7&@*OZxghX#OvnVyX|rL#SUuQ8$I6
z_6bFPgbq^IhjhL|^;-TlO;O)O?;Dz;z6rll)3y3~ov+a8T7HqHS8IBMrl@~%{ll6*
zrs=OW)%gg$qxlasMSbLT9>xQO;;knX4TsRdn(Fj>`zxN42MTbV^Fuuo;2M3ugUJKl
zM1;mC5Ab77I~1L)AG7vzPxuz}bx>_~)8v8Mbp}u&q~iWkQ#>HTqrik-pjW+pA7gDS
z0KcKJ<xi>yh2ea#92BhNx?C5aUm8BG^F0>j%h@wz&`W!DT$R2ys;|exm$Weq9t3x&
z4mU|}F#K)pyf=`HF+OKdRCrSl#&*-29DoNqt;qpbB6>VzNp3PEOdraZE`kR;p$4(c
z>CkYR>C3+jd=>+=^ZgCrjr``{0ba-Ls|rPflc0wNHnewwhGK>%>J`3*%TTwH+}K3D
zVmwgt=-7%I6ZJ|_FC}lb9vVJ#P`IoXJnuWp1K+sfa&f*KN1kGNE*p=NuZPA!9QCZp
z0cA5F<6*n45E$iGb}e``LP^fbZ+SB`(5NQ4ryw!n>$U(a8q*|)hT6<W_j6Hx>mXx(
z3$-@$@fHpvzFs-t`{{6#d<w=WmtI4_^LobD9S0qFdq4PIEN8qdZ71t-%=q|`>z6Yc
zS#gZ720k-=>}}0e!3k$8zrFDMI^%FKePuZ4m|k1&6Ug{`)MMW1_`3&z8tLoJwDEfC
zq4gC<Jw8XK9^>-k^PkV$c;6i+qtlr~FnUCN`m60KPsdkDe4m*rlvidBL08Wq*zK$B
z+$FrpaIA%F&BWmq$lAwN%Xj3j^cjTX&FXA1_)_>EFnHGbUl=@}mKP14wf#>9&szP7
z!J{>i$@?P0@8Rvhj+AoXdx7WMP#hm4@cJ#_u0UeCV77r6W^d<ggZ>Nm9ie6hG^}0J
z)DUZ$zp!cL7^nY2e*(b#1q)U-t^J(l9QZ5rmL#mugX#7Tt<W1eaZDFYK;Rw7OhCv?
zKuDM%fk_Si_<z+tU!n;JUq*9#DTam8o9fZLtnrw}&RwCWc9>B1_D)PS{YG!<QYc{)
zn-<N-w1xOyFE3<?95Zefu4!ByYyq><ls2qdy|Q`PaY5h=36wQv4Xc_~uUQd<yyc2C
z;7?NHVGRq`G%s1*yeyDE?d_JW<~y{7P4Z2SFD~lXwjP*&5T9AVEo|85d(NJHz)s?0
zW&X?pwS`R?emK5`O<6F{V2iS}_hT;C%SN}qTkhu8InDv+IeWE)KZ_0T@no!DkC(XQ
zZv4H!a}S;VYEIvWv-8HE^-`#+CEIxwAM;qwcLKB;4Xv-G(2B+GfYvpJ)`2OsZj5~Z
zt=E-ST}ge3{OX7lntvHtvf1e~?mTDvt<GLm-esY2S*=Ipy!w0(N%Q_HhRTB~>-)BZ
ze?I;!q`f*tEQ2cd$(`3aBFJxTte+F@(Q2f!Jk?dP6Jl77*yG7dU7gb0`dmqAUJC8l
z$XuP$r@2`0A!j2>6L%=SWH5Af(3fi8w1(?|A>6B{H5_P8Ybf(_xo*(&mb_3jn9~{-
zO}OVL*`dM3<Wl)hj^<{UUv$q;hAxOK_ZE*kSk@kPul=SMUbr`=DujEVsx+Q?KT<e!
zfw#7~r;;vRt*-0yn739YH9+&?uPa$(&CmsTk)ysgV!B)X{Qe=QKuu{VF5bbEhDeAr
z8uB9RhdmGp)ppB^teZSCFLL4m2Tpen?cnvxI(YqNw}TP9BoP#)TLOpu(=LGvLmf=P
zBOQwXUF-tsW&iApIio`Q7HUStiD^!#@Gwuo^M>ZjjD+px%!Y7Y_i#b?a30pDR$%tc
z73+(mO6yl`Xk8s>{k#pW>!CG5e(|wzQGA|+^@}&JFYbY~E#AZH-qT}jn1G?Kx;^o#
zDl?s1)m3W;iT=LwE0%sjzMx-<Us<arW{gcozem{Z8wxuvupjRTJ+#^RlQiUJ?&2Ih
zcLm#4?bIZV879z^G)ZGc;v|h5acQssS54EP$X|e~CTak_buKa&;Hs$_uR(lQumD$0
z)u8P6d9wA@0mV@;&*AtNFiZEl@LUE8B)}cY?)zOlZAHi4Jqw<vb<hwBz5@X+6x|^N
z3V+MfpK&mz7eEn{Q;lOk!lrjYxOWiSZy-Tz5<Hr*Jr9P-p#Eq(w$K1b8QY;a=J~N5
z=*Jc!Xu#MQ%!wGGe(*3h5hTU73L%Vb8ICjk*ro@ut%R7dG5B=Gb^<(%O$14?5g}o0
zn{jMmBte;l?gz)17<4;hx(^=4Bmz4okN65>BJ%igLQEb%su&Z4K156$UX++bkQCE&
zgd!$)JdU}EF-=1dVv?Yv7}F6dCM8IS2?6b!vr#2i$jM!iv_|{RovqOpEC@L*-7S+h
z&{PC#v|Vm%hSY;Pcv{<9qmAICt;~!y+TGPkY69I4swo@~B1%|Tog;*?yGO>0Nqq4|
z+zg$S96A#sJX8SRLf=CQ3Bp0sbd=yn5Hr8Otw5=nYLWRC1eWtc^@xj*qgU1y^3<v;
z{9oatG%ryk&rhPL>*khpqya`PFGli{=9WAbDlzAlJXT`PEqRSC<3D-&xYV3m@^Gm+
zx8z}jJ0;dk5<r!fgp(`s)jX0Se;!Fx%_Ax3ym=&LN%Ke|yE>1gcn9-HO08KVK$R^C
zvs#!ik3{A*Jc^qTLRmebsEhhU-kqW;kObk6({#0_>oh%I(~C8|L(?B?`iQ2FYx=6D
zZ)p0NqF6{TzY{9a6i)+xH?*&&wVEETDVkCV$8eI+1)6Tqv_;eJYl?Aw(YsO8TQ$|`
z3gJnW@IPw$rlx<_^kYRmojy;e&)ZwehiQ6%rsEVf=aI-TJKnIIf510}@PF0(yPE&E
z=20#TcS{xTqU92Ppyr2Yew60-*Zf2^e}Tp+IFEsCqR<9S(LM=(il*Pv^c+o5P7?k@
z9pAN@zfDs#n-cy@O<Ohny{5>IgzNmcC_mwmFH&?36x~D9KAIvw5{~=`)%gjb9EG2(
z>0C`wA4R@IQ`AS{&(QR2O)t<?=OcvrDSAKA^bt+*?iKlSn!c>*dz$L>qne7Ir}N?I
ze0Vw^-d;L<w5Eq>dYGb|Um_MJP`)y4;u?Lw<MT`SRx#$6By4Obc8TrzCAg)5!&^pl
zki4#+Um^|2?K%Va-ja%qiXrrMO+U~SH$vu>;DL;yB5;&RuD9j7A!0ZmNX{>j9N~fE
z4dNc6r4dk6bfJqiJx|kT6s7%0hI8VT=;4wCSC_!W8ID!+F8dC8X&bE=hl_YE9$Ilo
zL(;sI*AU-9I@~0^!5HJ@S$z>zI`dNSKsaa=lH71ejQDa|@bDdzq~#<Tt-yoq{3C@P
z9zcl?_k}Kk2PWa`BumNdc_{_Vs~<)c-`@bgk-mZn;B%;8x#i$ZJv>OE>n$C!R(^}#
zhaSt{c4Hwh;){ay_{iCABLs$CId!JlO5iu)$cxL%uYsSx%eq>m<+-4j<1qE^0^bt{
z^;n<jsAtVfDaZ4a&b*Xvl}PSFMq)WDzuiwmcpCFkdaOr$Xxx(AOOP1(=y?Ik?>xwu
zk3y}@e7uFjD8Gt+;Ca~YQwWUsDkg#F^^6ZMJ#paec_|fB5mKSU4PwtrsaT9a|9-H%
z=@?%PsF^<GH=TJY6?j27<8Uy2WjN@VUaMRx(Ow1j*RR+7T|N&+ek+IS>lq(fZE@5)
z0zOlZ?Ui3&@|Bw8qtViv0v<0PNgvZiXUtzw8#?aHTJ-4QV`|f%ztVdUyS+}GQ-$*&
zCu0L+cUX&NiQ6uy&!5A7j;!xD`3dsWI}jgP%7N!I@TkG_+1YOJtowg3c-HX`44!Sv
zX9kb=5GP+NhxmJeM;pjzx~ptpaOa<PPD-JniZ9}HlsL|b5AOEjr-lWL`qA}WGyw&L
zotb}<nSb(?n13>dZ{yH(jD>^&D#EeVO50k=uCFlGlXcSnDO&i@Te&4qP5AsQM4!Nx
zH#7a@B%q@4SvA}6(sSI19$M>s^A{c2=Z@Adl6HIiBX)aa@9~fJEEHp=%6l|(5#RK&
zTsD1tR&DwiSipF~vVd`q-UCuwz?cII7;|6&Bl_;0%X|wM?z=^>fU%<602iU|4nk*P
zPe|Cu*g@z;6^~WK5c6#Vz0?|&c`KfWH40e3$hoxmQdq$F{qxcO&YY|P&YZ(1EQ!8x
zXOnN+!hNF%wk;~gRZLz{UNIy0Xj;ISlRXC(FrpvYS}V%?yK};GU;!igjvYoD8Y_;h
zI6oZ=7&owk0raU|7BCW~isXCwVgaKdyO*|rkp~MHCyE7(ls;I%I5GPhVgciLZ2_ZO
zU;(2_EMVX|Sipc*U;#tRVF3fuzyd}fg#`@J&RD=`!_r54EnwUuy~Uq?G3RTr9ctfn
zjcnS#C{Xq<9ye!Li2aK@wJnRsl0xp%A={Ed?$#lXCfUEZSL|OLU+i^Dw11IoUE^0t
z_AhP=+x9Phm1O@Sm5you;y~U0cmC9h4z&N6Y!-KFX2ro~j|0{(Xr#w?hV_dQb|Zge
zSijJM!1{%3g?eWy>lgorD{bo+l!^6=)$p+KdmM*Yzqk_~v3~I|Kst97xL^Ch6s!dE
ztS<lr?Yzj-pKzdG>OKO>*ogC1vlGhL#QKHAwiO&>lVHa7Fc`)r0y{QADH$6Psd0X6
zV*P@#g{aTiB$xsm5}OE;VmlV0jBP3ov3|j{iS-MK?VI2jn*<{!!GxJM5hTTSD?%9C
z3LGtd+Qj;W#C8kBj7@?W+s$AYn+TF(`xqgN?MfVC{URRIM-VY431Unif?-S|uw(MZ
zA%ro#hC{4h1TlF8*cg)pAtvuYFpNnA2{A#~zL^wz$`x|@>RP{;iTvG<S{sUI7Cw1$
z5+_MWbxxcaA$2lQG!+-`-1<d_b}dits~FR$JJ61y@{}O;|Fn%?yq9SF;=Kgp7yrj%
z`Ix7V5{zH`I>Gn_YiP#!g>CyIP2(46U}bFZF-6^BnvT#ERgU4@gF$G6rj44OqUmXx
zUZ&}lnqsh9uDe6iUuycarWo6h@b@(Rx2C`+DGy=XL};a^z~hBKK-0;Z9<J$enjWv|
znVO!hDaK6YdbD^#_2i1sPc`4F>2sR?QPVdy)#<{VV!7S}R?2udXf1SaO?5ds=PRD8
z3}uWK@ycWc#3vMuwM<5cXj-K7XoFbf)tX1V91C`lf1$`f<8u$z{9&3Nt!YftrJA0k
zDau2xM|sHg=W2elrof#g9C)+P`!sz*Q>0(yFY4=G);!+lBLAnNA&gCu4`JLzXg5uf
zAK?e8>$xso_&QAw(G>Mf<a0DdeG?vUL!qnn^*UdnZ)y1jnxg)R-gTOy{t5q}rjKg+
zl%_f#p|>>uH%(C=d7X#xAECg`g<?ES=w6!Y^mCk<a_15~#(ssKq;R#q-+iQi00nP6
zPHIDEF-!{ZSh;LHoxz@)z*v3f>)<n@>*pqjksLh7QeW{l6Z#8HU(@t`O;O)vj={xx
zjsj9D*W2>P^>cx6J~v-z+ZRLpVmD}S_}w_~p&ZiL89E2;MOt$V#^Kq)vz+9{LSp=G
z-lbsCW+XYZi=v0}rHkOXPWTG(Yts=3G~&y@1-w76fEW6HwEGEqKLW4grdr^Z!)L~a
z_BAcr7q8;7`+`{F9xK1a$gey(aSi3$2x9zhDW2!FY+nq89zRT29)3A;toL#pXuEt@
zhW0kli)bnJtT_f{Qy@dzmE^WUVx+GO?Lu0%FVODASC|{IqTMp%>xR0LmhFqPP=4!h
zE%S@EOdRupcF&BD)zqox$#S29H_D|Kb$C7FLz^fLygkQ2Y-CjEaD&)$40=sMpnpGl
zYDLCZ1HVyzy=H@-tHVw55*RamTfmRQ!St2kpksP%z4syG?@=!Y2OWR+AW$Q|-n^Cv
z_0al?qaL3lQ;&J@<I7iSPVTS~V@Bu=F=R?WFn6G?s!GY#xxNkpxRLd>?bvBLx+csY
z^5+gzqP#M;FS^?Hg}${3B&er)?!Y$?s%4*X9G-2YIDAC1F0IupC%mx@I>YBd8Ge?}
zBb;^Y2R;u<{xY9OIP3VW244#QPYs@R`*DM39mY4Ea=4y#^-l)RHsV8rN1N{k`Gfu*
z;Q1Srb^3nN%bJdxzq(2GW$*my0>(}l%NvJ}_Dx%GV~bHf!(A^rxJSlF*&`#KlMc-h
z7*$i(>2n0)Ny|(V*uf^fnSC;3D~~UcnTn(Nf)33>Q<a$}5Zb}gTp31~zd8mp4{A_o
z>llj6_CU`R_+DnGjD(#soY(bGQD;sSNGSLA&Li_bMKN2z+)Vnp@C`CgAjw)qeqf8@
zZW-~<m#bt`j4NF42VQg!=kE8noR)iG>w*E^xB;!vSoU5m*$0g~bzV_y63$a&XX1QL
z>~WlbT~ji=q|egr@8(|H`t?}&B4=PrcKx_D^9o~!T;zZr9y>$m|Hd8@`YY;FZ+Gcn
z9>HDMNu#_qHx}yGlHGgU+<6i1cmesxTU>L$3o(HWtJV60M|#XRlbP;1&+p-~3msk;
zT{0M7X`FimfzapALI5|DzHE_u1WiI@d7JfS(tBc;i|qP)XaCW2yPba2AI4rc_PWT)
zkv(Re<E=dW70MQE`1<&-k8j*tZ6)39baFfABh8I_tBt1jKa#OTPF?Y2UgT)mX8L96
zoUGWzA?UW}Em<Ek7*AFkO@9wX7VMlL8%_7=IY3s#59r-{AlAFD>?7Qes;a%osnzf3
z;_QUOW*n7rVGTDb@Z{Um?Wv!>&K#)il&9|<U2jO#Hq^ZnTU2Z~on7YFE^4WbsL{=o
zEv9efXsxm3^pD)>=GFvi!|83fY+|rA!35cwfU^0F&l&U?oacl#6qOdDBb(#qgmS#x
ztXynjlADv8o12##$<5Cx$YnocfLx(Y*l;>9K!0%A$)S~H8xBs#41LM&Tgl8WHQ}hg
z=+(=AfuB21Q%?ATJ5PfoxaZXF(d^-vH%Ile>eU!rePUp`M$@x9WDq?+X(6lEA1HHv
zG1vTO4HR4JIY}#2$MsOg*i#MeFyH8%3EB#@UQpFvYI>2TkD|j!<l?s)t^KQ}|523f
zos0^gM<=5XKy*YOXqcedS7}rmsJfuQeWj^Egf6k2o2|+Y5gigG>+~!@JK=`-I(U!m
zCO{iSBC7_`nHInrRY!^pDe(bmNwvyD{0yK!rQ=hL{&3)+mvRviJJ`Gh+PRyd#~RFQ
zN$E)0kvHNC-3YyE23oE+c%wz}eu2yOw{*z%Pt?mHRy2?SmKzS<h%aYvB$wc??Z!f2
z=;fUa{?E1&_{mxi<w_Sh0VnfO^vi+(nh{_AH^K91_nq&zf#~^A&~f{!LTw=WI7lB(
z&`^w(--5j${$mO~E5C&RW~9>FsumDk#B!fyD}mpHgW!#JMJK_-`_A%c1BfpAuAvu!
zpAKoUf#@RC>vVwVqPL-UDh}H{1%Yutikrdz)K&s-0jVXdqbqPQA8i24CFdjDd;x(K
z_bJXsxs==kp7~>Z-Eh#c>{&)e`br)Gp9a8O@;m7H<=g{)I>uK6YR1QMnae=SS^13~
zf^Z+`&C$Ay?;!Y%d_-BF{d}O66GuG@IF2?U#7`gF3cB0~kmI`1_+0YcPLbm=HSJh+
zR(d8|gA8)Kv}u(i#*DuxtIocGyP_-QE+fbH^VY(#@|`0-obYC0<@}+~gOb16=Ml~q
z(47WPl$Q^gIE1sZvyl)7o|T#phdA)8yzgk1zsJUa54Sk*Xtc58WSrjvJRc<HcN>1J
zQ*9yZ&wI5KSvwb=rD+ZM^T3m3%Z&D71;(1QQKM_S3Qv}z&MZ62EIa#3EIXUa?~l-t
zZU#>dU%G2}vTAzO%Cl3&BJqUf%N8{s*D!VY%BAy{1h$6%8x0@7*L85RD)#oiBK!|j
zE<TH4KS3uX+bTb+;pAuSWoHpAHIwa@uW$={_8$_#ufp!}HnrVy#KM}LyFbL!l=}lG
z_kX`Wbjr|uoYuik)ER=^ji*+eG5-4PuCwQ>&iE5sa;ied7FFD6NQPlwWm_lv*rMUN
ziCTSTY=6;-4Df#7j2qnAFXva!M-ca{iu0Z9iY?=>)A28F8I?P=wY;x$?5v8@3@LxL
zTV-j*S%$2*&)V&8`A9J=34hiipDkgaza2r07XUH7aFIJvA;#zFy^*mpY~m~rfNpk=
z`dhM_m##^s6A#U9T6!XOLtdoUg7xx^2A7?g-DBdRk-Y4tlgqplxeqcWh^J}kTJJ;}
z3)UJZQ6ek9kd?=zceT9B5o1*u6=IA&X8;(>R=YU_dL#AShVif0aG=DCioITeCDvXe
zAvsZPdE2dqeuW|T5@a|>A;Uwv4jJy)gS1U5j5;Y~c$fi}A#TU5Peg{diG@_h9VMI8
z-ik|MAXTtoWexR5kSs~IhWbZ{pR%l>Qua|Ewu^KRC}!94S$t&kYrcJGakX5bPTK$x
z2iuh%ohDSgdv+{!?$z+{y-4cMG(7w>__w8ihhb218iI%)!K~#BAy~}h(B>NmFA^zy
zfx|Tn<u!xU<%8hePp#D058f$CItAW&N;(hTE0mP;{_a#U+zBt@X97%z_?ZyKzY^9k
zmk6b%=~jZ-q@vjbZ(?9CNCr7svoGh(h7XIm=#le&ft*P_P~<#M3FJ&S6QIuX0{J{h
z&ZAh)S2$U-RQ$}5@%yRlLUs%)k8}tsPi4H3nLzmpwEYA+!^D<;si^^#3&j0f4Sm0?
zA#dP90)_ugL*%%YJcn6*$Xs~b1mOqj@FDv8%Qb|4l}5#{)A7Zj^ctkbgwokMXonw3
zwJ)Ms{>+%@6fi@cljT)<-cLfVS5fFiinF}@s5c}VR=Bgg+MFynZ*0iBDwI#()=-hC
z6qI=R#o&u`ae5?FAi}~tFpq{JWZ;+}{E`$QicBE%9{{;xQEt#hiEtlEmlWwt1f(mV
z^eV&-Z~-3_%JC7fp>(tiE}sh9*--kch$<Z@o!1StBLi<i%Q*+53vp};JqudSBP#Rv
z6nc{(b8(<t=_235$$0VtxSWt8^|Z^M1&`b?E%5yf;7vWEO*(F^smO9mkJmk{f)dVF
zehc<Q=+6^06l3ML;4er9E4}SDLSUq?i0F`NnG!YG0usH_u4pklyzi`wZ9(bl4ZXIY
z^s}Lt>UXz7Zl>?|V9$rlc27ZI=#?x3kH<dAy#$Gok0|Tyc{rGlHlXzAH3%Po!*-uS
zV8-_(_*@)}uNw|J@HUhlZG}7yC_VZP^!##e14@tnKj_WHVLL0orJU2vd(8Ct$RN{q
z5O^aWr7S-`A86&oQIGZB)Z@HbKYam|4kW!^Zzw2W`c9GbQN!D@|6uf~43fTP!Ls>Z
zNhJL&Rn?^KeOZw7O{IKR(l(IP=IkF?3G5^3Vy*lugrs+H`@qpPle!E^XHjR6^bC^z
zl|a%nGqVA8yDe8g@|Rsk(xvHDNc!oSnc0amv)}1LD7}LlbQreTwui5idD+`j0qJ@c
zc3~xfblE`g5!XA{E9(&l((lw}+TuX^p8Z?0`vXcJKqx&{R2h!L=JRr5Q!57<{IJ+L
zR`{=nmn3QcLjQdLq36c{h&$PpHE~FM-l#s4xBo*y;<CBkXZ$t_0P*h!{hhR@P%jKQ
zlYobxzsQ}U@bGgq9-bq3xVNb=yKrzcd)3ml$+Z6V?B#-oA4@#kt0o$L=m&yz7uMe%
zIVF4f$>n*GWimVZcIjSp{p@J9=cK~APe<=B0J}#N0lfAIc6<Am)$p$;!R}*=y=s8n
z)iT?;XFaDo0|~^1ZdZcZ9jemocl#~{sEscww=NOX-lRe8kpgPpjEj9xyIv%>L6QJ!
zk1Fj2(I0U9BmlL?$dqTw{ve?CegbN52mb+%T?e%{nV|N#FBYi%Ee&da3;8=;gW9LV
zzo~6dyQjjE*{PnV(BgS=QJSFkXa!%7#x;j3p!!gF=PD_C^njqJftb#Kud%L3;OiK|
z&AQ?^$r9dX!0Chl2H_ZjL!FTZ3YmueD3dc%Lm^W$g)%uKT@<QxiIk@d9<A_c6mVzZ
z(Fyygq{O4myA4F~bH<}j$>7oQI9T|s;L#1igA(^x_-x*l2zoyr9QY=~M_kj#qtAoi
zyz@TJY~#_y7X2`I13%MZ;H3Fg;M2jQ2SV>s9JaIao4*wbciKwet^5|OLNaPn=xv0|
zNM9jw*HpML%fP@P3qJy1f`hnbTX-~~LtiffKV2>k%f?6%vD;L?%lsMXD>@GB;gH$x
zDF_U`;=948fk&5ce1P|u`Dg==F8M3M)4`)z7R(>xYYUI=j_`Ew=vwIc<<}M-Jsx^|
zOW5uu2#os{y$pOBcyyHI=jWq9M+)A?qoemD%uio{N1M|CxTDBU@#xW`+F=u<ba@7k
z{zBr>N1-n0XHaH#b4)`V1}|Bc)@YW4nS4(8vFAI6f5&GK&N{o<=RwH_?IFTBj&zG3
z4!#urdkvmrEsq&I>+rJ%&${}i!SmVwhry$bjyETWe-H3cgj0AweymIIXWF7{C;YtA
z9Yj8tDcqwvWD#Wa=!sp1JEMp*uyY1>{z|~k-{4n9Xl7;t_pZavY;iO5w^QsK0^CWu
zGg)0=4n+2A>B#i$q`gC42;VB$^9!l4XYLnrxm#G)e{e+h3;DU)FC>mU|I|jF`){1^
zMtlnQoT(Lu5NY0PBd2h$$f<JwKYL#SAVqQY-#tAuyE}W$>@F+<iwmv@1j#PKa(Hox
z;uS8BkEooBy9U@57DWX_;~kTDCgQCzpGQ2<sL{kkQDZQg1dSM@iJDVmG{GdFCgkw{
z`@O2}sjeAzXIYk@|9QJTRj=xGbyszDb@%VRdUb4B|7IiQ(^we9mhp})t0@XgDHHDX
zPQk_H7yBmM#~ssuCQP{7h(b&Gt!>(b``BapPc%|_)L#9s=zo}z7Bb;Bkm@IcR~JF5
z@8oMuC(b^;1j&;WR6R8eRV&l&0+?>6U~=6G)9s89rrVzrsJca)Zda#Gw>>wWnsNk;
zw?B7QmA70OZ!-<>Hug~tLMkuNQfDyDH{iyy={WCYJ#WCxF(A`^TOe(*-!3riw_D1+
z>cD>6b88v_b1zpG+@33-xAp^qyavO+$1r_6MS8$&ffd-%+lk+AJ}JC=-_X|^;qHp`
zn=oE}eYjheTDTwk25`5e@WU|+-2Gc5r){_u+|4v)!#%#N9Pyvw^_uVTI}Ue0X2RXM
z+Hmh8cOToc;eM=RxI4QIH~jg`l$J{W0HmG)j^GkN=jjscunjlLX9*@5Ah>D6ZFV49
zcME{d6Cq+0&IDYGQ-cjRKlTI?AI?bHhFj9dBZb!6>Q`*ICH+XGs5<jkY`7(T9=OY}
z88+OKP8)9H_#Y$8T-=@D<5diepVi@2I^2kFVGfMAS;Ut6HO>D)^Y1C1x2#~}c#2cr
zt<roS&DUvuh~EEtZL@u|w&lJ}mscypFiLYr;OEZp;D8ho`dn6TC`R)KGWZbhc@u7F
zLA02F^nek>l>02*f;d~>gnPI1hEgl-8UE=9));}kO*ntvBsSrSnsNo~C4+4t@C}w6
zdO+mFEOHivTy#EU2>aSJ4GBCyjy#~mnfNiUJkNt<L*|W0L+=d8kK2$r>#EBRWEpA2
zX0%K31n|#bv&pJ&3CsGiEd<`GZ^=t2o_*dX3o@5JW)H^PhXY_ydgrp)i2G0};V%+L
zsvEGGa*M$GaveeD?U2iM+>J;#+NBI_l9LJd@!0R{*lc<g3C8&){|%l4F0X3`ka_Bh
z$Y-ClX&VxZ@>2JMXFIUGjv(_#k>4MiMYg-`)D{T%?bi`xPWW$*RTx>Tz7+=}4Wp)<
zUq>d~$3e!g2Szy|@HS*#!T#-^UjUiY8_HPaAzMtiYdgct8%H+mrzGbk&OYSGsV-iW
z19Ii*Y9v%%9b=~NM|%J|NZyZjPy5jpw=3;Ut9YYkQgC(tKk}$8txzGq?w$zH2JZ3T
zcPg6Rx_I%5ruL7!hwZs@=Qqt?&@y-N{6&kzLuI;J-2&Ig)lb^#;ClMh^5}Zr-FDN$
zPXxN2H|pMDqi%CN(D3?|d86*IQFl+c+YYt+jv|7&y4z0U=gQr7BGcXWLx10JZsB!T
zIxjeHURiKc`Qw{w@WEH+^lGkk8b18!qyNks(mYScnwxLdu{)aI)UmfmB}XR*oc+RE
z4&<F-*ExkZZEkg9@XFS^c?iBh21*(A&CNl)t@(~1zM=W;Aii~UvN5?k?}J)ijd%8e
z&d9yIn<5kT++2*7Dn&hOouR6hHFY(OkosVQ_uZ|0fudb{t$bR4H~8Ai*)aWLNZ#!N
z@4sQOJDqrc%v&Eg_uh-ny|4WX;Ov)=e}jK??hRKf%kLS=w8g9W2Ujf1>3StsKGAYk
zWg>dwi(dTHP24N7mabZMk#q0ReW9TKEAi?Xn6Dp9^YsCJ4iY={z4zXmu2_~&6mHnC
zVRX`>LH*9TeY|*s>?kf=BFfsmz6ZenP@Q)0UU&J)?~_9R_anfUE*le-L)Px@@f!Z0
zpqzVS=dp!K9P2h#@-rE*iF3Mk>oQ5C?nBDMrdyZEVgdg&lK(HTfIq}{`psn`L0xhB
zT`POYk9+*Y$}`W4ogclxyD;)4oYJbuos~fTxIS`}x63Gv{visp9{B`GF$5~46akI$
z-Yxgk@W~@bG}Jq>$#56dv})g@>YaE=!BItSsSB6Y(LU}TZeMReWH`U%_Gp>ET=q#t
zB2l+6l8BTkKT0e+q9J}BKZ-b;31}BgyCZ9ACB$bC;#EjD38wDT!BZTD;Ik!wLPl)W
z5jgH75kSEGMZns9MtXN`N6y_*lD|6y{N0Z+_m%xb$DohST%aY~9VPj@1Ap>&XZa>Y
z9d{OZ)^ie!=9>daQ%DsaxqKcHS^Dwm%#Ryj{{!8zp3~vgI(!Of7cczJHK6`W%>$?x
z0RMf>f24R9y;1=C-kR^Lc}yP=Kp&8#ln2<b6aVGtA<F5BaX;(!MQ_iB*qiPDUqI~9
zWP+xy@5FyOP{1US(ZM>zy)FEB9nRC?5*@D6;dwf|N{2V=@NOMGqQgx(d`X9I>hN71
z{!4`}&^;cPx)lj)bvRXpj!nEE*@y#(3`RN=a_+J$f<z11l{C4xLar7J_f29WF{E*%
zQC{Rp$bFib7TKBwbj6&U!wg3`X!{ImKnm-ksQ{xxPJY(!#}04#dl}(0#91DCD=Bde
zSYw0;+Tt_FG>%)m6+FhBfc!X-S5xk9;C)0l5JsfclKUt4ji!K(TlFn@4C%khB6lFt
zjN_K#*5v@2L1%~M%3c6JJwqx(vrs+|GQ95W8y#pC%6Yzhv|I<8g>trgw&Su5jCz#g
zK6MX3noZ9m!H`RC0iT0rA$2C?F2lxpbf8(N;JNRO&8BTgC`u<*u+QTjmGXM&bnv!w
zn2IsT!<b@|ty!qx^UQDO4m1lD3n4ehE)D#v*v#|$E_nZX`2CRQcd#YL_Vepef;fqC
z?DuAQzXb1}U!Yll9M8v;!=uN!0~_0!<&xl!eN?^gU|kdoooOJ(j%?_HKlXkHgftL)
zqJ!i$5IwDdP?t9R8{C-x1-(NRPUUX@bnt`%^q*dU0X%PlXN-J4$X+sdcK%-*JUclD
zaUtxFK|{WQeI5@Ew_IoQiP#r>EqJ!UOE`E>=pB?(&7Ez=Ke9epzjM1Qdvcji!`#37
z>wGqviU)Do*VPYA!!P@|apQVQ@gPl}H|x)v^?xE14|%`r-BmoOAz0b<pON>=?nEEi
z_T{%?PvZgTxJByAXs6osYkWa9dsiP3{tK<;m;DXxm;DXfq~CBk^IlchM|%~{0LK2C
zm5+92ir<;1UHYA=%5d4fweW_``we#HUeM>X2gXeL-sWia2a`YaJ}5bR@<Ho*4~}F_
zKX!05Yx-9P$Frr^7p{AGWFZz3eGZFt_TRj3!Ed&d?&X~HRG-g2P&4TpIO1!Qf9bte
zvUKvN`mbA8+5d{dg`4};Idh|Z7Co@{q`Q&-+sVK4evAC!>#FJ^+0tvAb+c<K27LB~
z-<XSjCh>+7**o|M1JVyDh(EN7?QAl@9e9U21-o3i*qxx117FsDYs%vBq5Zsqcv<5k
zh4GR|EOFpzvD3bMc42(`v3S$ho`P5RHa#^US@(n&JN8RnG+xzjt=cb96g!PlUOT1-
z80k#C=wh!OY6c@UafXtXX#z9ck}X5wci;1z>#(e56*L*H_tieVUXPddTaD!*WBsm;
zpH()rC~;Qo%<^MqxOH8UKA=m|v%4g{woB4Cx?K`~xGUlq6W~%Dz2dPQoN57dyy=8#
z%N8zKxu|I;d1b`PpJ_FO8dlVD&Sz|A-Dg9YBaZirDxria=o5`Vce5!5$3(@kUM0n`
zg5s!)j16awk(?i7<lL`wp2^60K<9ivBj@2WC*mk=<zBMVi|vErqh(V1-5HWU5y^H=
z7wJG|3`%R~LI54eOytxOrCsu->JdG%6Q`E!lo37nazp15?UFYwd|4fLbV$48yri{D
z%5xHyjxF+aOJmCU?f3?^;o&6%+?nQbvg1Uv1bo&xGFVP_f6**4tp(qU?rKCh3Ua%b
z51)syT|l_$DPU(Vbw$M8B%29mf_d3b;K$@^{P_bmmi9xP!-D$zrL7N2dltzoO|n_q
zCNL~b6713<1cP|sI&7o-((d+4ix6{SX_Af7BG3^?X_Amp+G6Cgv;(jm>6i9+P+Aj`
zS(;?Cv_)WeZjz8u+JnepX|u5{@=JR$DD9g_W@(bm(jEZA(j+0HwErN7rLD#GB^L5f
zP}0A_u_Vc2N&f=Fk|e<{$vX@=Ea_ov&xA_y4n-16k}Q;jTSb*5389jZ(KVgpp0bDf
zdC6F4IMSTU62rS_-G~>VR3sqyBDR+hH_ln2tDNWzwc^1lk;u#!9bRT8Q?5}O$7?e7
z<kh%0td5lKE}FyO5YlJENz(DcNz!}5NgwXMZ?J6ZZFA?&nl*8@6S*PYua>oaFOoWK
z{u1)ThLcULnBPur?09hhA_Vpi{`|di>HJkr<d%3Z-saC$F2&*|ky|x~6ektKV#?#o
z_b(q;{?5_m({QX@mvt_UISmjmVZcG8qS$o-t(7roNUG(RySJW2RmOT2#WhCZU0DY@
znXy9jv}7%Y+R9OO^|P%QT|P>x%Ju^Imu=x_cMJvsyzjXC>+o0|&e7q?I{cgt&)4C_
zI=oGXK+vTeJU=AF`~(Sqs>7e@@Gm<2K!sSpLgXR<J1HL-s6%KpgrA_pDLR~?!((*V
zs>2mJ{E`l@(BVxw{F)A-Wsq_=>hKjE{z8X%lu7=3D)jVud1!N{dxLa1Scm)RP`9IV
zwc?$p&><loD7ycs6xPn4bvnj%QDCF9OW0ebyC_%qVVXzzvf2pRK|-{HD8#2}ex?o=
z>ab0RD|L8|4$&^MKiWn1|ElJ1*5Um+{GJYR{v!Vq9in}Ne^c-OJI((|haaghg0YQq
zk(3T=bcp&$`UtguMAs{VQBKm2(joet@N;#DekVM}SP56_{dK(}m+18CbclW^a`)&E
z{ZRO4boiVOU(%tjN8~S>|4@bahLZg}j1=78>!rg1I{dT__4#`f70>xgCA{vpXq$qs
z>+2q@{^A{uTv`1k{aT3>A>5>*^6w*`AZe{FPBtK41`WN7rVeh<Rd`&7KhhzZj$M_W
zf+R%O53Le|GnFC7PRDB?ZzT>%5|-;)SLr4Us;VQS>;%ob2yvMLf?UoEve#lS?u%|J
zgv*>^DDVi%tJnEv&<_lct;u^EMPc~NAU@L#xq`jG56+NsGNvHn*3M}ancGo(X_oS^
zzZ@6sOG-S5pO+-6e%SV;&tNmoulOSHQD$iJ<G2+=a+iYFW&5HMwpwx+Y9d2J5{hXE
z%awiy#bemXpaa8l<!7LsdGpwGHWG|_R6GTqb+d`*U6f9&tU#RCo$XPk(+d&e77ob`
z0`JQu3^~hdU*$;T&D8m3un~-LewF8e$Gww5R(-2lAo0%(DYYiEQC_b_D1P58a<3xI
zsBiDf(SGZY#`^mGhV^|1n^9h0-V=LcvuPU=jPm+6g6IA$505V)@U}rg--D3TU*{Wv
zZBWn`Lx0fDeY7CU<2`7e-znfJYm-&qzE4A70ydssB{mYz*OKeUe$L}j4v%{w9`|6x
zjQaLt9k@T`F!~Bnj(yFPs{`+sht~$7Lf8|GtXESMbFwEGGitxlN<5btjeYiu@i6|3
z#=JejCun_lm;H&vzK7R1MR<6z&)wwn2+7~-^T@A4`~idKc=x!$v#&pI@VrNOZwO(3
z_VKqh%ZDZV@-~CV7($~zMaai9!NqG*!1o2u=N;}{cL)yNBlZR2-@J?V1v#$wz8hE>
zbaTy`i6a|(%*ucbpSLo|TN!*JtPJwg8@p{~AOo?oGFX?N-WZzR==SbGkhWV3e89{A
zb^%UQ7Jq*|rq--^J;TUgN$awcYx#r47Rr4?0;~iNLxOU(fXz?T0ygD=S%F%>hQf`b
zV1@9cTRMosjr)Q5m+M`H)oz>zw{AG+!Ni7hoG9ip9^&+>8PPnj`iD;OdbfI0pJyjd
zum0hr%Qkz}8xKEd!r^b?Lw4S<n$gYkvr05-iIG=3HT!b^=C4)1+UK(qCsn^b>4D9W
z>KBjLcfzb|oq3hc2$b;~<e~gg$>0cs{rxek@H@`1TJO5Z1aI?!1+Q$WxWcKaz<F)D
z$*ulRpR*@Ut*NX2`=kqSULPLTXTmC+*Vy&Wyu!j0HxG7t*NoXt4a)rTYYu8&P`w%7
zBN4xrqY8twh-#_vu#x!rhA3?qxEMX(sAPsC-=tm*zJ<DG$8aC)7_Q<hM;J038a8CW
z0z7lS?8W01Q;t!F4Ch?vMPSNsE=>|L<LCU2=_}rW>B0PqE`~Y70&UJPKzllj#``F9
zhA-ENIm7&~4EEY5OoZWrPCw^DwXZg3(5csN6mtfYsm&Q`x6~+ehF2QA=opwYM7)<8
zdc9thSQ~ZYwf)x2a3^&tv4|3Jz<Jv(<6O7XLLTW{<ky{xTomc#K)AZ6%h%;2J7|2s
z#T|Rn_CUrOWqYvBrS^L1{Pt!(InLo~XB)@ah6fQE0K{v=0N}-FBMc8<k#gTz%HH64
zKj9&r@Qk1EowG*DE>A=;dz8C8eiqFD7L;RJsuvrcHU_voy1x>5<*Wl}C$NW^r4RRt
z>}#43+#a3a?=^;&12Hu(^>=!Z?g`6*?hMlI5Z?cq)V$QUP0InU!W6a~aEF8}2kyeY
zCj|3SmF>XmNINrRJ8%zD)|>NEmG!{8Nd8AKFI8C&Ak7^FBuv(xxDf)s#`YI}9s<S#
zY{IN&aLhUv+ZBG+agz0UowW#Io1fJxS=@u$By2PNtP3RzK)z(vBCPkbZj!9cItzfU
zvx#4=-;?CGR5HI&-99QADP2=+e@ga{A9skM*oJG(iIrz?LhYqFt|L|9Ohhqb)AMOZ
z<S?JM{|?QlC0I#NE3RkJ609vmTmx8cE#kFk6mEkMhde@jq$BQFlu)y7c}d|&b9QF#
z3?!-C$mP7ECMA_)PM%M#T2rbPQOwglRszSlR;6AG_C+Q8BBH-m0_at^cJ6T!$l<x0
zNjSM#;Bk28e;t`si;$8gA%%rg5QSTrI0jZ?k59icI^#+<nNQ~;az&PO>9bCJ=9SS|
zA^Ay=hwtKya%z!|iP9PAn|9wfLPEpOEnL#lHdo%(TIb>o&+%@I4H%9L=k-Y0D#yDi
zRs^)k#cf!Yp@+{lRaunnK#+W$d-wF~<r(_*#E$CMOShw6FS7LOVr_)#<5m*2?hk;a
zN7zs*4AkcbYaTt7`R*JYo~px@I=obem+A0!9ezWHPwMa)9sXR0zf_^AW)|HW@~NhD
zkT3juntxyOc!y*@=TkEuUnGhLMko9*%|ksaJk;4#W4cpxc$iL~srk7&T&UBRYW_?e
zuGQ%mX&yR2DQ~?_|C;7E=ny(8Iqvr~k9HOLEjs+Q3aOissoJ+_o#EGYJp=Ws`v<f_
zNWDr7O%X1hC@3xUYG_FCW$?V{dG)GvB|O;V(&17|h^9)S=^ZpxiXqNO<m~kC>#l%&
zUyUlY1MDjrXkF<b7!}0A5qwnauo|^q?+bKSh$B5=WOOs1BAd{S8hy?P`ytL_Yx4es
z-S+o6BdkN*kSiDmez1}6M|qh|IdsvS=3Ar7xws87Xqqk$?Mq6$0y*=^;y*4dH7Z{;
z)Zoqt$d|+UnCDl*bX_*Z0<zSoC49KP9^|GYR((s~hTK`{>>zd^Vn(}^<Cc}1BoNS%
zv%_+!Bf)>x76Ol<%T#xzFmwfKyAIT-sc#u_d}5Odu~}-=6o%GZ)TkAEpdKvKCab=c
zn<4PLEu_<ocB#4^Y42u{dlhL^t!V0X5srHe7~Y$FR+3nccd!}dRo8;gL5*5{2;{gw
z%fqlN1m0GoRv(2NzQI{!t5K_4Ai(>O<xveuVtKq*&GS10{2XRlWYxF&r^p|Ijpgy)
zCh>f2xql*!$D>>UHWH6}FhZmK`mhY{Pq`9oB+6N8)IR-??w5xb4WYt>`Q;N@O%2*o
zrC(LQjiZ$R*s&w)8*|sA_G^ssIC(v4(+Wo%w(c%^)Z=kgbm#5y)zt6+?b2#$?9jYP
zgz)5Jr~Z{@eZA>l4IYDr8{CMH$3sAFc7OlA;P(VWnI4;$&1EvWs5b3%b+z3<VT$+G
zu1>i#W@S&DvR{wsOVQwYb!lE*`iW4N=GR*5wz`z#uhN#b=jUXH=46-jAT-vU#i2MQ
zJ7cZ2-{`g0ev_dyP3u*+a_)6{-L)!NcWsMWcP*Hf{j4=D+h2xFPs=`z)3Q(Zr)9ez
zlwn$STkpYc*7RcsN3y0v4VNvw#%X&Qlcq5(yWqO=>o6_*7h6i}oZ~p{y2+n*?f$k5
z)2{nZXshZ!v+%Q=mYprXt*Xw=mfn9|+wA^V<T5S$PJR^t<mt+^?ES;qOf@Y#9*^j0
z*+rO^eY#A`-fk>@s!Yp1RqHX!^|Wj^o)kSM_Jbbt^mxnHp7d66)wXmxQ!l#6TSf1$
z=~U=3MLIt%d;7D`yE-lVQTbr}&JJoudwg0pM;4_SZSTsg?6{hh{cOhU==<~x>zy-S
z`yrWYeQLQ^u4iStYF74!jN|@LBv+|L{6q_zO@`{&Rh*UGVL9np*;DkG-V?gj?u_X#
zair0tCS@NQ0vM=S4K4T=%*j>@{+V;K%lIAm8*IUxY_$YnwmI1!LCl_$%`};leI_Ct
z0&m17bFv>qMCN2a34F~ZZbM8<vYD_73~+LlP>#r}{COK2U=x{R&C>W)Ds!?~n#{?T
z(ulUPG|6UZ&wycRl3<r6bF5h!L0OrT&C+B}HcN~20>{!Mn+a85Sehhcl(q;tEbRbn
zGAEm*$((E{4M?SwCfO`)0TNi6BxIEK0CHH`Y-}<oo2AK|Y$@%2a6C83W@#J1urx`?
zDD7X!VQFiz$(-y53HC`zM7mg#WU-`eU|5nQ*d@t4YnJpdHkp$hl;jcnV@Z;QlDsKk
zSdt`!N<w1SRM&(MeEN9L$tGIpu$RB&*Cz;9DaCGPCQ~pcdzJ+Do^tDiwb|0$!&9rJ
z&xVtv<Asx?_k@!^*lpinlW2~A*i*8%hNon24Nb}Zh^n2x^XJ3Rl<du+DcS79`6<~u
zI3@f0xbOMe`>YDx(K>{pOLWNSVG<s%!zLX9=$G`*>+nJy-m1g@)!{dF2xW=Lzo0{m
zGs17x;onq<H!MkqU6cwjkWenNmktlo;Upb?Mu)i9L~f}LPu1b2I=oDW7z;)279D;^
zhmY&<WgSAnAaZZ%@Q*6=^m%zuDlp%x)gkUz;h`9lP`9IVmE!5NSQM#0Q@Un)EuqfY
zc~7TfSQi~MZW0NrRJx0Dg&(4MlrOq;w1b3b2bSv|s`=?UoUg-WI$WW{vvr7ek^Rvw
zvj5eZ$LJ*K_v!F49pd~Y{YN@P`w0KK-XHHC!oRD-f2%M8WgF8Yc$`QG#fpTekA%b3
z{t;cT$atN8gbvZ~MD9c#qTdOBnhwv@`|El|F4F1ib%=f_^54)Q`l0Yo>+o3}zNkZ8
zkH}Wd|DOsySBH2`a(}N<hy8W9uMYM3dj~7txgIYwkaup@wgb26>s~8g6v*%n!;dWH
z>QBiAjI0RQ{BAfS8$CmM?)P-~ybgb>!@uYdJzq=$uF)n1sExlEY$$z`zC)1DJI6s!
zky_&pU`uDvsEibqfGcFG{<*xwPM?uIBFnMSqkZiVbG_eVLodi6+{va~K`r>f8B&=u
zvZvziLGRC?1ChcyYbyF0Sd1PSGz}?~i>sUjM&!`DjNite(Q-=6DaMGdUL|xwREKjB
z8pkdE0(f1vmQX>fC3iXMF*GEh7~J`0d8OY5``s*ZR(;D)M?3T0u?ZuASzg8C;8{1D
zFanyY;Y!@uf$ExZQX#e*uoaO}R5<`4+nMdwfhj>H`^rpgHf=<L(SDWd!2iw`0&mr~
zstIY^vdH27Gt29R>yy)rY}DUdhkaR(QfwsF*D@vOTY@z9U7L6=M!WQ_2haUkUT<t9
z@U|&I-?2!?sA-dJO3-&UB>Z;nqor9Mk7Kl7-$mf(=zKGH6^wa)7_XcO*m!;zy@hzb
zw%mV^#^X`002_(NJs6=;UO(26`%{i>M4}w~nkmQr;+I!UArNO|?>APN2FP#V;e9)n
z1daQR?1G2)$_Mb8lC~tMMSJBvy!W(+_pYrmdjhVH?!{tLu$&i+<f&dophXBgN27~0
z%YeO(qplG0+1v1*5fJ&Cd=B||k~;Spd<Ei<89aOWvj)$*<7WoX-W`lkD387PLn9xf
zhbtY9X~@UZz~wQ7!1o2em(QyVxr-%9^BnC={%|mCpTm*AV{^ABw=Qd6-nwK-)AFe+
zmo02>X<fGB1mbILEsN&1ENkhhWoiFQb_k(GY6E8J$|W$g(974ZSh+x)d72H-EsKRo
zqZ@YIVj;K7leb#PTP=JdtQJn>dqU(m*j~jjaRkJ{E@wBfJFY?M&WyY)x2Q8^{0Z~h
z+E$!!$kGK(ixxF4sy(iC`F0jsb{wUQTG+a@tp&sI4x25Q16E+Ua75m6A!NC5d3SK%
zELS?)v$Ct!ZT@R9tQTZSS|=LCSEPHop7-sY*4l!%_gL&<*S28bp1*`>6DC~X^~W7o
zS5D5ISWhTW#~Toj>i9^+3zILn?uz#L?M+}xRK^i)i1*R)7R3AO_#(t>os>VJ{5~;(
zNX?zqa%NMzv(Zic)vXznS^*Ao#y3Th6&2N~^s>6QxZZj%wMQ!bK7qq7TiC><?wwz{
z-k-~2eVm8tIlJ5`ZMmi8O|Be!idrSN_LPCO>tatZ#c^A19<(lAF=4u_EIaR%+Ictc
z>uioWwe=+fok7lC&J$%D-0$*>hjXw!OwCaL;IHyuA03&BeGflFZlT}|*V(cMmZXh1
zu~n%hL)m&V-XICIr7_~{jXf@3j72dqtJ(9uNRRR`ASj;kmkS<<uY9~N;Wa!EFKGN0
zr(;*0UX)lBUp)8wGu-i82CB)-f9;?0%EZ6>pZmv(dVLsM9WU&6cu``_Jb<Up`|?4w
zqpEUFBA(T{a{0oh6SDNlu8ltFixa%;sky>x=$O8|b<xU&?Q>VOFK=0PG6tuJtj#df
zm`B`z)o5!+A6*@bRf{&-Et9#sG1pr&1PQS+G$coIER>3V4Y*{7RLof_x-)M+zDfI3
z?D5@vpxrW#yI;JQJdw2E;RUm>E?!@}xI1@Y8(XlvX+=}}EZ$mEm&`vIn(1PE(z;L*
zILGpvw-yn0zVX<m^7G?c{CSE$Kfwm-$|ABv)O<R8V&$6iyz^xN+0_dw*B~9Y!}ivX
z<(CdWKT-^FbosczSW>y`=D%{}VrMu^&22@9j~K**u@F27lS`*d!0e2<t;n6BbH}S`
zs%%>GQqsGt>U3_-uMr*JT|2YWIbH(i`-`PbOVMwf!o&6+#_sjKNb%e$;PwMH>wK?x
z?qtOGKLGLjisv4U_|!wumyQFRf`O`X8X@+K37!R33g<?``7)g<mzO%zDn}N3g=5h-
zlVE!J3?33JEry^Mj*xP_!o3SCi<8xpt7q-;-qHA;jreJB!5mLk|NiLew~kKgys}E1
zO)(xDsf?+gh33@H(t*yWA!T@2j%Q5poKUTNJSQ@8lxt<Q1^cf6<<Fxmj_R9Li0R0}
zyXZ-hevJ+{p#>=Sng-tA&^$iT1*re0;$8F>0_rYq4haEZNr>A`fcBfUs^T`Ss<=b%
zzn6^YIDk6{Klfw|9!MnNw6kg}%uegeNEJLM>eYDO!x7i(U+N{wqh4{!8y5HWiABAU
z1$b46dIv_lTO!4bZH$zONJ-KwE(c#;h@U4TC6ZWL1m>wof(%HXjWpr|x)P7;@Hrj+
zOowPh(MAA2k%^Cf<J;+IWNCEdONa{{(o&#CDRy~`I1&Q&lf^NIWAI_RO}qoL5pNSf
zCILatT^4ZZ2r(F5bWO4VEyok?E2AGm+!GlSBL9N&PC&X%9CM8)K=f!7b&xFtzAh|R
za4Gn~S>zflIb4Ux{48=7%ALS%>OvQpLDP`J^F#ZSiqSbk!=c|6pFz4&k7CqU4U-5-
z(m4>$#b(NV0NzKz5e=vnF+;9|?TfyVK~{ZBu7d=0hZ$tmxAZa;&)dqTvyosNw+!v)
z9AOKAXZ!OptEueYi150zJ@D!$REXajuo-d~EAdRmMmfKKQqGzXSw0$RGqKsU5edfm
zm0t*ctt|xJs&A4w;V-kuJ&!b_yyUOJW8li5SCL}WBgL}NhEfmz`mrAGU^B|ASPFh0
zY&LB}f>B<@Rp7Zl+l2@}3B0YvsK9uUix#8e5y<)1qYn!MvAlYO=J{;`KZltXS@o?P
zg#5ACcz(obNjzU$j%D$9lq0@N;&Bf~Xw<iIxk?wg5(<GR$NR{XI}^NL9>*RM<rX3|
z<*oo<i;c(Sd6B5?7~Lgp$H=i=(RN&t*LJL2ux$R)T{&+uukDbojmH6=NS$gsMnaf(
z`w11iD|+O8U9HXa37J*t>n!m7uyD!pu+{<<?Vi?Ra(xeKE#xxfwHA4;MP6$G1aC)|
zBm6{ZE!4=Y=3CCqYb`=ri@SOh!%{8Z4XwqB=GNs{A&ees-OD=HTJVDlA0+N!fE4i3
z?~bd$r?`8V)>`N|wH92Vi0RZ?L@NxfMO<Zw)}lnmskJE6acV7+P9?M!4UJGt+~St@
zsT)>_dV+a0;#~sIw#<~pc9lw_Qu)YzIpTepnPCM-rB-nKRTLbRX=q2QGf*(q89${u
zV^GOS=k8U81#@5AE6LvnDkoiwWpQ7e{8R76lFv@=yDl;)dD6Mg%)LsG`_oBtGV&)~
z5?OcdP%Hy@Xxl^1hI0nSYt~Wi0R@M=N<qQl3S>jae3F8%2!2N7tlBsr;*3zLjUjI0
zY(u$G8Bav|{NK^N2UeZgYf#x*&+UCi-0Qc-S8$vbKV`}nX1LR-;DAEJ*{*`)5PtRj
zL%wZxI|Ya8>q^0)MwuKH9A5I};?m+`%%+RQN=40aDkj%)c~;je9Yi&U*Ou@V9mDkf
z+B1rd?%l5@tfdqk`=&cIR6y*^wxZ(%L($<*FU+pyI2KoZY*BmD(l*%H7vU?}Z31NC
z4oC7W*rsDUp5MgZ;?Gn3`3W{qSCk&Wu>(5c<jS+Z<W8(ydq^d5AYcXCQ+VKeLcTzH
za23m=p}gQxfC!?hku^lnSmim0^9!Fy!wEVa(SW8a6$VAkE7Q|@i|+Ly$0G=mskbOK
z^cJOt-l8<Ew>TGoo3FRPGLO~*k=YzmX6P~iu!xsRK)9wZqhjajGLpV7qcTI65prW$
z-UVGo$#!%Zwi`>;Gw`{bRl8B8fOQvb(4lq%psHv!{sG(xPX`y^mQ0XIYHdc14hQKF
zpkI#KjS)D(uy%tZh9;bLR_%t_wS5_Mp`Lf&xJ$Jgv$a;kZw)_$b|NeB`AwwUC&=Zj
z#lUFSsTSi!lsCmM+z4$g1`ynwv>2#gPFf70pt)!<ieAI{-D{keADxB>+Xg*_RD3ah
z%pSzo9g?lZp!Kb<xnRB@x3w65K%S5GQqCt!i&4B488`ZwM%aM3|L%oo$(Qi+ZzJE2
z9*Bq`SNa98ynSr4wHS{=;80r#{H53o6uF!txS{1utBeeY&zc*snR1lzQR$Af7(*a8
z6PryNkzmxLoGAA(wh(x$zU6$r|1yi*^GGwwOWqB3U>3Pok!I8*^&{|?VdM4hNQ-eI
z@-d)g&^DwP<yD*qp6$i*I?`gW-TPy+$exQ)aR&ta>%sOWq5KRj#v@3dBe~%ptG=@O
z;aG_9{5sNN9FBbd`uhEv$F;Q>3n1s$w*+w#<#-<%?NWIPc)vWpr;#XUYcbAM>2iK7
zmqabbn679s#*7@J+(6dmvWi~yq>vV4Ao@{$&PGqq*-%$D{2ScAQAcKGaD3KjJ3Lck
zojwHn(&akNhaCIntv-*C{MUUR`MnT-$l&?9|D?h5p5Ry{1bN;|!MFsz3j7~ct~^wE
zZ{WpA5%O^l(2sh+W9)JFFnBzt+`$Hq=PMWOmi9OgC(~293|X?Gi@J<l7uIWVMkvRk
zOIjB;jP;q8Ws6(Km`uYslQU*@v@C0C80pX-rC$zHf>K#f!+!q0OOV&-GfU?$WbVi@
zmO_J0!n+Dm8IB_-k36I&6&k!2d4)z^p^;Z;<P{of;v5j=U>e2=d4)zup>c1|Dm1#Y
zmJ{9p(hKgnR|T^#?#Y;a;f2=R!}I=Ec;p`m`$%db4y?n2-#t<*HFR92V(7R`#i-n3
zOvO+cYAS|~%Tx><S5q+pZ<J7KU~RuDrMLL5(pyw%y~QJHVn&tLTf8cI3+^ck{cVzk
z{;JeMe;-C<p}(p$2J9;}@Vxz%>-~yKjR)&n&aZyA<*Djd_xS9@1=YWpbSu{Dd+CV2
z6Bbs#dP=PN-9GP4oL&9Sq^q#v-tP{tnsCaSjx%gt<P;BU_`No9W*}cid6pECFI4iA
zX3d*?N@N~XADg4;c^!|{AKLb~W3I4Qh__7lK>uA+p<qh)5y2(61zTrxJ7z|lNlF2-
zw>h_?EZ%QuKPo#GAGY|O!uatUzI;w${D`uXBUnn$J${4d#?Fqne`T=D`|xDmhsSvz
z%j2ia95TZ#>vR#jx=xmso8cbRX&JLSEu)R<8JGrdUp+Hx92)R!ezdvX4!UaW?jm+s
z=5lmn(ux{rm1jq>&bOAlld(5L&EsXA$Kn-NVhO{aMX`b%bvvH-^|LUC#d|r5W%5+Q
z9b5{}`)PELpKzy0yqK1__pAeCE{w<Z?gAxIVxOo7CDDq6znI-udR9r)tuc_uh)+sM
zv_3sRP)UTr!B!HTmsS$pv0Wt*A)?`0Ni<26L`RxRqBdlo$xkg)Nkjp{VZ65qL5kzR
zjfhN>Rm~RYEZSio&QCXH&6lh-I;#$$xI$#s8IpC4&LVCm&O4Z;KRUajkRndv(|OQE
zofkRZT~p~i{e2|XZ(k#|i>BJF*4n4lIGghj_s`T1p{kpKIGf$P<hq@m`0OjA$AlJ9
zlSa<6xSF(Z7I|sjEb=`&D@Tn8UHw?}Au-1zxM*v)9*UHuwObFBrL|kPl%=&>Ez+>h
z?bdHMtlW>cw|Ja;q`7$91(^2XE9-JwMXm#7oh&fNiAYq`1v8K;cb?WR<!kM#I@a1H
zyP&npb@4g5?o?RF9HZy)63Mrb%_?*OFp>AQb{Xyir|W!-ZX)+N9k%Ka*Fn-RQ6Z;R
zNco$zmJf;)(cb-^4gp??whzFU%w0;VIZFhrWy!WdI^0KxKvqh5ez?0OoTT?ZQuF_#
z!xMG-$(nE1;VPYeuI9h2!z)#~bF)?p-lnG!-J#DjJ!k4#w3ek+B;KP4%__5wtVQ8M
zLzXXto4Dt-igJ-3(3N;xhtKH{bEf2C;3CQ5aMz>9qj7`I@tDqkwi7vPe|jyGi;kK~
zSgu<Ior@RE0V27}7L}WT;{g~Av=TTsi8D=8<P~(NX+CF!w)Sx#isEC%CO%T!bYcOu
zc!Se?5Mwtn<<5t~WPXsFjvN@4EBZZl!!^txo-@lsJCllW9YQ@VD#;nz$CCa?_wy*?
z$9dky`IXdy*JUG?Cfw{HIn>pin9dGjR((rxGrFG-a?=s3zGd$~j<=ajXCuKlzvOw~
z53_~9Uy7|Lou0%X7ihaW&^{)AVaVZCPKXG<HHRwsF4AVI?9lH<aK`zi*jMfhNhrpu
zZ|W^1|FUzril-s-lPq$qpK;tu3})`IEOM6CuIjsxtA`x#Nj_^ytS{Q%EU(vl;4uJa
z&^DwP?c5vpx9rdIeDf!iXV10j&Hl&DB3nz@dn^Qazv?kV#91EC*{E;t!@$px-0+W8
z-`=+(n`N@R4z!fLx!({i$2yU4TzgJdHOuLPjbQ;c63_2oghsnm_f_d4S3)5W<vxSZ
zlp6%T78}d+wK&vLj_Zn+a`f0nwP;;VTFMH%>wxlW)a}Z-R%~&bg8r<vlqW(!r-_zw
zg}(zHT<nWy8a&6ei+vs;^Dp&z$g_{#;PVK{-|X|qXCL2S@PP3gj17vA&%XUbgXg{T
ziovr_;~Aw0^6a~RH+YOKZtxsIKH{!_|MB6B`@^k+JnLJ6gYSGTq}YMdnG104E~+7S
z=Y{I%NGYgV_jHaEC-;obF*v;ud8OlmywdR#p>#ZnPw2?;@D!By{dQesJ1Z0sh1Kx3
z0=zel^MP4oOwh~LHRiRBA+6)*dkU8`n|{Yp$B_58mO$~i!S$z9tz4#8w}U3ni5Bn$
z;dMOUkHhCbURK=k;{EM7!}}ZJf%iAWmG`$74V5D>1ot>M?fnh$!228G+WVW<Dn1!@
z_x5eu-P^4lxqEwEyL(Hk_6}|1%M9l;$t%hQ{)?HK&U7zd*KegnC!X4dz}*_Od0$wJ
znK+ot6!9*kr?&VW{njResY|Ql%`@v+4s~N4O<kgH3@eQD*pGEXH@35Vvzh%%&0SKr
zc7{?b(>dEPIA<$Ct5gL}*_!u~*-E|2P(ci~bb%*O#m;xjW}fzr-WL9s9eaY(M8z@&
zJjdNP-aB~JhhPa+Q6t1L+c%(!LLFH{=}ia|d{cjfKTq>#Gd56Hls@K3F^*5??M*%E
z!6`>2mO|&%-FtW=_VY{2)!8GatFuQ8S7+ZbT%AqB1@*NMIk-9lcJK*xb@pS8{JyBe
zcXhZ`hwF8SuS!9vf2ra3w{h!mNb}VL+cf`?4sX%O@z*tye5c;8P6k5kDBqd)X5M$m
zBH_z3>#QI1Ht}VU*7Nwh%=-DJuEi5Nd|rq6#+Ip3Xf5$+hHv<gPcu9HS>39rfsea~
ze40rU7(b(oxEbXDh0pSUAh*+3UZK^oO%~qn{TZi0EX^h#E70i$BM=#E3xT)r=YrXI
zYhRE>?m(m&gL2WsU@y!fhud4^(7vQ%?q~KK_FNKiJ)^v0?k5i}W`g|qT*OVeqrmI3
zDHc#GVy4_I@RtO+>4;U|V%${@?zjxH>Ra+76rb(5XJb#}xTQY@e?UfQ8F+gc-qix!
zme>@DnA8o}ipVG`+Y@0D8{3UzE{Sp$-d^@;q~(COmz@JSVp%p>^)0&^0(c$GAl!Fm
zealyX|7V6&1`eED2ANgZSPx)bLafI-*o^i|{vP}g$qoNtlr!5U#Wv&qEU$yvK5$=|
z6ONu52|2%=@yroI`8JN8nuMG=I^PUl1!G*d)b-%UV&nN$Vk7Z<ZMm0_#^X`01AIL7
zF7o~Q`u7vhkN1&z+`obM%QNuthK6yqY3g+4mHLrg!N<=F;p4Tqp7~ikJw1!3Yre=%
zM6b|y+5b04IjStKNm=#%_=7FkgUGp>g#QUa&bQ-?Onn2&6!ETp0veNdrqoaBNg!P=
zM1J;89!Spv>G|0^TKA_0XXTG952QDTfb=i*EYhT!zN?Q5{~Z_ecT9(5?YRT#(|jPk
z0^eHhGy_OSTpW_=ba6<QG=TKD%1{o;bX**g={SM(q%5N%4#{p6hh!<#6AsC~tsIj1
zi>g>C`_B~0?qe@4%lzp%aJm9aU3`vp>?f=nz<Oa8V7*u4BPOuEWXhE@+-Pn-!FE?*
zUG=ve0M>hlf%O4Cu&&oT>0w~Kd$$QcU46<5tfTl0U_H5AV4dho2|p{l1+4q_Z9K8$
z#NEifS43m&{OFD%&gyb2L!2Mk1Q(Jz9Z{hk#^bwp`PI@RJA}tC&g1dQIoFRhBD`DR
z@w{C%0d>rZ$D6mjFN3G%Ck&6r?I>%D_^siGqx^^!@+;rQ<%vDoL~M+=zb08rq#g|S
zP3c6oFtIzMya;-SJ5}eKfrZOQfx+d3%O8hA2Ac)xxP?;}tikCn$RcOqwncB?{I19%
zHw|fQ8}t-X@u~PRdywB2pFz4tibU=l{Q6it6a2W1%b$-tAHSrWPpycU<y{Is2VA~{
zxb0TI5F@neTZ;PRg3FijeezJF96!qQG4Ru}S>V|&Y!5yLNPHyRfX$R!2;Rq8JHqA9
zg4|4OHf=<L(Jp1sF9=?2%USg;C)An?F8>?I<$}wztX0@p-wts3)Un7Pg3TrymtPA3
zwinCm2$#PA`8n9Pr*4Iue?8dVB$V&gBQ)AC^#J%BaQO=MgR$6nejVWQ6;qJ!Uthmp
z^SB2i-RK7uCxG|s%d$z7<9%exEduYC7vS=cV?Q$GR;&Hx{8%mt_U#R$G$1b^erNbS
z?AyDrmPiFA1A_AQ?Rool_5%<ecohh~D~#fK5B$*JdGEYp@a+4)H~8JvzFkcw{)C|P
zK8~Pa`EL5unlffwkHYeKr&`-xHae?Ep+U9#POI(Gx;d~QJf&%22=>;iN}RAW${I1^
z(_G%-(>uA$ba9_)UcvJml-q*alaHD;ZB_{3K0%tSOS>D+Pfi##6cb-&ov{L5&yQ?b
zuzddVGaTAnBXQA^mIZT9Yg)ddrFEIph+!_0w{P#>+UCKK6?oOk!}4KR{(SYV72WAe
z-I`6`4Om{x)@7BD&jq0Ty%}z`_+GFD@3|8+8s8vh?Gp?%9`V4e9dTvW{;XxzKEW_+
zM?5fVM_ik=`zwF|jfW?#6rS@y<L_6Vw0t!F(Xh??kGF@$<3YMbJImTt7Vf>m7Vb+v
z0T%A+Rci-;`2Vhjd-vSU_}_qh70wRC)7jGYE!^+STe!Eko)Emq$TNQK=o8elKF77Z
zcg_GuRL4ftA2u!AA2ux9Z#693Ps}6gyCb3=@<5XnQ8({h;EE!Hv`-kK&XLKat{~||
zv23!D^lR|6uZ0jmgbtDPM<BPmTex40I@mM~2}B;zLrBF$1kIj9WRYYe=|>>VN6(q>
z$898?`{}YN7LbjkAA_76ko4j=AeRG@Uh)%EE8B6;#{LG<T8g*1oGjd_Me&i_j*#?$
zhFnKTIyEA>AnBinTopE(EF`_`s}RTqNnZ)MT#)oO$gRT0>)!#Ao_rhmL$KLoBk62A
zBET%KBP6{K@^eAbd7t~&gZq$Beg=|01?f2;>8TqbHx^qbNP6mJ$nbcS>i|hl{R#Pg
zef|51=g0fOK*&=cfcMJ_kaR)9T2F6UE)FbOKiwHZ-Z*kp7ZCEw2SNz>0Nf9G3-{g2
z!u@~HEA%KO7VaD^h42_+uR2Y$d@OM^qQ256=3nG9$Y*cEys?1DU+;6sC-!}}!4oTg
z)Zp36pD}p$=9dhfz4rG8&(Y#<29HsgQ+XBPczb~7F@#ja-P7WSgU3GZVC3(ZZ<tx_
z^V?fiw6`o=F?Hp#h3!DPR*3)Iw&1qf`F>&23r=i*VG1rM(apstMgzi|-!y+g%iP8D
z7cELNOII#Y%ToAN?3RC+DTj>Rar``o*3X-?=S|u}*go+1k0o~gS-uNIj=>oB@$n6l
z<^JrNlXK+)W?}2nww5JL-N4TMp(?=5?{o8xVN82==QrH}&a+(SjHh5XK=Z{*TIa*t
zOOzjfFU4-pfXn#-_EPamAI!#b)&uq$RxEqT`qnopuPn|(A8h!76R&d$zqt8~g15KS
zHa9qhTv&Rb!(S)be5&G|fttVH;@@vfhEoccZl2v-e_2s;+hv8#8!jto-g;TwX=q3`
zmp31FncIBPWlr-Zrwn_!Eb+3~dS|K}@v`W8SI0bj4~&!C$ojZWbJrK>n6ti6#hilm
zMLOm>wQ_#4*Lpek^-})&2-DYl@*5Qy_nMf5(E&?exU1H?p?E@UbE3JSrZHR(<o@lN
zl6lb$rQhAkcO<x^i5wPj@DJMPza!F5isRhHv`#$Id=ZjYx-gyp(PDRh`lN|^&(bH2
z7l|d}g;Q1}iW7SxzG~og)24WC<pq0Ht!VYP`uh{TmiPCTjl7LH_4ilR`P&hHta!m&
zR(*=vBb|QG(TSyz`fUd#Vx#`)#SVL4?Uz`yy#GP(7bT9b;RoEy@+sBUeUCO-`nnT-
zAHpD`@caAlZW)s%#0uGea>`<r{or~hQdx^d5Ztolr}@{b9!blpB&Amg|Mo0p3KmVE
zjHL7}JTd0=@nTqS0cqT$Cgvv5x_sev_t$rBq)S?F?Vl%0ZFbh3>kei|(Nyf={oXw&
z^u_78t?`QBm7TBQg>AEzqw(5$@l%x_3*!nG;2rmKvs%t<a@<oZ`XcFRY)cE<W;U%@
zxuo53m-nI(>EqbGQnX;n=O)7~l-piGBYFz{uxQ1~rH;F@vKJVBO}v$8S?0K>RaR-f
zYff)!v6m)y@Wje9&WoKNy}-LL!X>zuMJ}tP-C{jJDqizZ#6XoWzD7_xJ+Bsn75gK<
zmwM1Kj%}<@tOLWRTjzLdHt}rg*xs<#XG542ciidVIi#NAxW`IBr=YS(!kMy@q+0vT
zQ2V%rPUP}Mkiyqt==v*h6h2c6)<UouLbcci$uSYw`>>&obzFjWI1{Tt90JgmJ6i$~
z&|)YKiFR?>*44(GrD^ysjUhk>aZ|2WxOZV?ak6@H^{hSKI~t#y5kD>ER>YIlzdySA
zt)r7VuQ<cUzK7;5EG|C?J4Odf(FGYxUQeh-QRobbQTEE;_A=O9D1d}(A>Le`(LL&i
zI=otkPoguir@f-Ry8J@(f7bk86;B6H;u0SXM|l@FnegZv!VlH_zM3DW_rC#nEz7?J
zkS)Wn>vUW~a3HboyeoWfs~ny?blAk6L>8wY6uOkY48Hhxk=6h$CwdCt72^M9jc!St
ziSOS=&Kfs|*wJI$NfKqnO(Xm;&5zRjc+F4M{E?bpt@#Udc$p5b)!}VAyjO>h=<rD$
z;!4YLH|y|a9pVa0`mc5Pwhn;?O8N&Xq<?IlFBe~sblv(vfb-8v9F%3y(z%f9@~Ygt
zcS#J1{TSuRe1QF#X%UBV9$Qls7>}1t4%fkyD>w}NV1F+oB>HWXSFj8>^jss~k6I{q
z(T|YvmY->a(-3EQ=qIGagJ8|$N*_lC(O2WR#jk?*yFQ{poabW75m{$Hvx&HzDTnLr
zeBTxVZ`HTt9;ETuHd*y8y%5D8Yzu)u8=G<5vS+|g&mwmz(untID({U5uRGfVeNYIa
zjy)fsoNZT&jdFgyDQEfVDW8foJ~(XJhy>&O%C7+n+%JQk56dO*2mh@MsZ2jJ&5%Kv
za(?KGLOj2Buo=e{bdi11rfo<t+NFXr+@JNu14jtF?Z>`iIC3y5+hqH(uQ&`6emm=j
z1<QBqk#3&f@!;p!rGaPPFwgG+@O`lH{D{YrSRVU^DfdH_E^;Ll0#T0r-jsV0ynlXy
z)&X)0ExBKV-;9mNML9x+>E{Wj`E{<H7(HfOL#<FQt7unLhqMzlXs^6>qNlYJ`qGAi
zpr300^#6lgo%V^<Nw9wH7&UrA=b+}q?rdBAU8Zvg-SyqlEF3asbWdp(q>b~Mg}i1V
zuUQC9C2+a~L1{Hi*LK=IZuMW(ET}P8Im$UNuUQD2<o8jZJ3D5Q-!VR^+Pxc^1;a~@
z^JW&!LTG*KI9^OjfgiSu1DhMgflUIZ0F(I_T<;REvN~buASf*BO+PN{O()cP)Bka0
zy=mvct@t>qu5<Qw3ctCz)``?QCqYp#d1CdZJ*G{ZR~MOE<?KDV2}?yUoj9d78p?~$
ztr}UF&K>aC7v6M|1HB0in~MiICtc8go%1PYkTZJnO104RfN3xM^#}EjZB6@|Px2My
zi~fsN?!f+>h%+9*^H&$UhbmbAN)7AB<1S%+FCJUn@C7e1e(or5_HX=c;?1)zPn_;8
z-n$?X^ZJfF(TnXrn;`wfn-go6{jgznQDTXJ^bg7xK+l8ps^2J({yelq0Md^wi<J|j
zkM{x8o~Y@yH~;$XgOtVPUSB})H3Gr+1q9#6fZz|-UAzY%`0jP_cH>oBLGY8pFIeul
z5CreEYY2XPstUW_jcvFI!S62+JYXj0m^1``K#Jd<{Kj4rK=20%1W&=QD+vDJ@)U0$
zBz&ug5d4I4ei*)qH1)yW72op%u%}P$6DwDr7d_v*AabF*ii-|E^8;kz19*ENeA1Z+
zfw5xQBK?2F<dGv9>YW&7>9sel+V`k>Ctgx;RFPW>Jh&p-$KAv2>-F~rM27R0*`sCt
za@i{tiA3GPNFq|^RxyKQg6_+Kt+R&9v9%-4e3NjePX|wt=?WDm3*`j^lYp7e0FS|k
zQ24PDP|&6{w(hiHMGIuNVGGM~?{ErHmjTA2#cbN)PJH^6(HXMnF_DPzM*ev4ha35a
zgKsnPGmpuBG{A{YzafbTVh#o-5`Tv~(b+1U$Ejzs{EiRgdAtcsmfynzc^=oO$<7D&
z6Ws#$cT*_e1@I@Tf*U%8^e3Z%4M-ou5HA7=Juw@kZ(fc-ri6gH=S004&wDuHdi_hi
zM0wOJPI<%P-afIYH?ja~{it_f#JeR@%-F_AnTV7mz2b84<%RfpGEyRmrA1(#iX_N@
z^x24VBv(jZs$l$#GU8^G_p||7Q=ONyt9tfy?khcBhc*O$2g)0WJew>C+<P`h2%L>E
z*e(ow12%trLbPBQhAG0%Hd&Bx(Z$#;3j~P;=T&(ek3b11gF;t6BFUK$I7fN8U^?HA
z^IVMcE3N^r%hr-Aup#ihkbHSaLNQi-iyuVtBU$9E`j#xgX|T`RWI^Di_d(!jTL}E6
z*bL~i^xxol{n;KJK;UJ3BKmS1j7fw*EeO1f?J|>@7HtG?v|kz8$vwxCA^Ut-u6!$a
zUOSsCNH~f6%DEXE>(K!Op5pLOhs~yKNHE$ZMR<?(V|l%>k-*y!cxpb<v-Ce30#B`h
zoZo&OK;Wq_LT(N=o2>fElDRoR;Hi&LkY5jsazd<!4S^Fz_s=hYz!Szx7#utp*mh%W
zt@2r;ej7)P5=49SxO%-*Yfjkqq7b&7x4d7}v|wdVW7}QxE&u-m$}RT<`#x@qJ^6#}
z!Jb0B=_ds?>Uce$yF#2%tf;G7+PY}vk|t*aUhCV(IwMpsSiF4x(x!${PF=gx=?bj7
z4E6Rc?U#g&>oKdkdl2~4{dx=n&pW2cJEqBSobz!tuAjsAk;rT}Z(RR&tji0pigCSi
z0HGl8GxE0erft33y9W_)dG2)s0S7|uMCp*mc|G>^49ofq{JWTtwl=D#%a{bNJMizH
zxZamT`1d_xgCF4E-!<{?e`);tp%0wcU}qnv@Y2oWn}=3!!t(B7z+QZD^xVm*%5{4@
zJF(3vcjC=09pv5FLEaxmC%2zFV9^Ut*Lv4G6QY}w%|mPU?NIVh*SJqSu^|!|$GiRc
z{ellr|I-Wh?zvgUpA>QC06@Pcu#3Mc4WKu^3;;bM0J=B)$svzEzRKSkkBzT+ybcih
zGJ()5>YniJ+#8QgtYIE4-4%%bP5HKJ?Qu(Yb;m0Z{R{&`9|sJ*HxTm(F?6p_@+kiG
zIvVk1<z7W)V8)IV(~P|*G4yWTBt#H=%EZv=m}Yz!Lw`_X==%$Xei!x)Vdw`4hW;*+
z4^Lz02MUJ%LnN*UF!X~3L#N>F3PYbD7&^Zq9~BIJqG0GW8hi~~*G$=oC;0SW$do;D
zd}ns-Deef6W*0%}4*)(V6z~8xXoxaQ)}snE=NR^&G8RWHAmq*f!`w@hak@BwFt4hT
zg&+YI3f`-X(-At(237h7M8o@Bl956@V1pAs_R8pS0-k5?LnLU3I-wzm4#TE?r>Mj!
zV5dqVf9I*hd5A8OME<T-iE9xx&L<Cm=VZ&?4FEjk2`4K6Zd{Jt003VN;Fu33+^4op
zyV!!)<Ni$`|41F4qQk3nh^!Ee3UO(MPe6j*K0z*LTk%@##C;V=ph6oce-h=5@C!FW
z8z|q3qH?hn{}jp?Y?R|iE#SBSg9iLnX3~L3@}K&M76A};`(}z|0Oij@#_S>T0)aFF
zhDLeC1T;AY`Q*oKp!^&N_%^z}EJFamq4F*QPY~B8tG*?CAbiUf0&mr~<RuiJ15jQ@
zF!rb{<z0$20}w9bn8xeR_UH&GZ%4il%(CB-IN;hqIm^!lD92+nt0$%BvA=OWk_4%9
z0m{D(xtp=E9vuPY1flD&*|ZG_M!Tdqz_WfVuOp!R0_5icl-~+Dznwb*%K4P#Iok9p
z5{&Z`pYZ<m@cSXoH^Ww(b@l5}q6?**4U`W@o_~G;P!73;)^QI2KLi`wh2@e=Tk$b~
z(`y4yHrvC~8%K7*Ry?&dgs10i#digsuC8qOH@Gjgt@!cC)@foZzRVZLLxp`~rNMJ-
zInU=2GXFxKhdlfCH9n7!{B=H$d_I@HVel1*KVtB_2flCc?CU=@c=qYv89c{`zZyKA
z(?Rw4P=vzNO(CC&GjXsUu@xWlaR$u|CEA#7!Q@lNH1rrujuy@visuc*KM{uFd6c}n
zE@)2WfU7|Ai}H5jVLS0&J&2OC*}DOfuV^`WS<|B0h0Qenj7RZAem!<~CRnbpbUetN
zZN-R>1u%YtTUuE+wD{C9h;Mei^Sz2*%n}6sX>qz<tPu1+Dg-_4#pXdl(47a{;IHNj
zn|tr=9CwH_V)Dv87VYf@u}Bc}jynV&aFP#W@V5&tF28tl!Cua>PxYVR)J*<dpWng+
z{KI)wkF}*uz)SdMVVQv6iKNbayTAl|s4@XRBEtlH=r|zQ1+mq8{mCmG{^Tfc+@1b5
z@#e9|0l!`-_;n5O>$C~@*kjWs;JXaHW|vUl^+jlikOg=OSam@q(CgAZz54O5Zw*ow
zmU}foueAku|F8vk4?1CyF=IzNulXgM;e+MWF%Im%Q|Z@EylMLO-$}mj-tSHa8XY)b
z5$kWd_Hc$51rAu0_4ji~oR;t%u!!}y2rf>D0~WFVcKC_A3OXUjolsVeI6lEOG|?67
zZvsC)&74@d<~;BG$OZ1nV*8EsdcY_AHUti3`(N2bc=dE()O`D&j%_C52tss#LU8#Z
zYhE5DbF@OCkIu-<6z4bu@!1mCW$^?moaiw($Tu=SRyZkN{q_&i2^`ciS$+ox=>*95
zL9TvB2I(V_Vw`hPEbPOC9!oNiXn+K}lb;patIE^5pKQ|MRXThEpMdN~FT=={;U9JQ
zXO+&IM!cusDv0-#D$S$1!tbs5p_(79`EiP;Z&dNBa<lfTa+}I`_7r3Tr3;dBXZRxr
z$sjyovI5Y?l?i0f4|b6SHX2Txs^BA9oT{wW4T-Z20nn-r>EBW5Xeh=O#&>W)klX1N
z*fdMC$p)5xfYTUn3xTi0#&gtEz&P(4n=GKUU>{&tC)q;aEugjNd=w85AcLkMg~vj>
zk`g!K$Gr0FtRw<##`z_-f=6c!$d6mVa^i20&}9d*jI?4i%j0N%IWsJ>>RbE;<bTVO
zA#2sQWD<%$IE&obNHdOGdJgy_vdCSEG=esoN}or>2NXL1mP>zO$aMfLm%a-*vz_&E
z;2tk@eq{%N|F@rMgghUk9_3V4JZj|oQ444-=k>rn)fupyWc~N@3o$}oC!<}G_krg_
zf&HWdU^&Ta#^-}YZVeL5@(6PI?TqnX2<5x=h#B=w{s#OUl^y!E>YHM}z#uB;M^KH#
z^4K?w<ED;L=^|G`ArR%*?@hTA!TaY|Od(KV0;_{IY6w^?tUE)D8yiL|Q|#JYEU+u*
z#CRBgb<n&8_O3vT^A_0bb3S%lAq;+0B*XXlr;vr)(``il4r0qI+uAT^GVJ(V=0ms6
z73ZrTXK>lK$X-l~Y@cZvxma9%nw9Jx@_a~rH<0Jf+dmII=b`6M1oZr|^nPyLpZ^sH
zCFW2SV9)=X$DYI3b5XajXX`qP17)k-cND*KJkRt|@(cPX@!g^GBW;_va+yY_1${1{
z$#tfGk{{XrNnnr-AL)s-kM#R|AL)PFa4zgu;)Pee;JkVEK5xbzFL-myK)5EU7eC_S
zb9~;A+DM3RhI<k-|Bl*th=04WaCEY8(dOgqa;7$4bm}_y8Z13!l-`Wg`!iDSK<fJ$
zsZw&!lnMj!+iSg>A`=QWm)5-*yDd11c!!@ir2oS;`wlq!g}-j_0<-W)ZN$Mp=z-wV
zCuhs>vm?%RbeaB>#csU<)}Pa+;RW#+e5({BDm^!L)}U*b_w(F%yx-b$9^zl3G`{>R
zM|mshE?uSGb?IG~#+N@{=dGlx^mJNcB~ueoI!RyjDdfbkeCpcximx11lvw<!f8eaY
zFCSAo!~cqPODGTN);*!n_y5I9Xn?-MBTg(y2P|&or^VCCe*5irFxZvKLHd4^Cee<3
zrE-q0I5=e)E}{p=+-fu*=I}V~r}h0D>5@Y#-?x-?@;mW<b{p9_G$}lOBoRKdW#H&M
z-plxKb{jP&zdZ2CGPba7$_n@jSs{+nA3=G?m|j}i#lrj@B&UtZPZMKurd?muHVqK`
z=}CSV+>K3v5M6=bYq6Imw{c?SnWi7~Rgr5tvmci)5{zE_D(9#AF7$&=U;)6FI|{gb
zt%UdjLcEHnVo;&7`X-)WUNR+-cFBTF@lI~+3G6Iza^6=vIq#cMOmFOQlEUtR1zN{Y
zM@_p~&w$hcvvdzq?^*9A&uYZ?M>@P(hu_E5=IHpEhPvO-{Ck>zU-2$3kU;Bb2Z7RY
z(S!#YCHzp$@2mH}VLRST_LAWY2Xyztk9ac)-DpT8p(kd8(?b`<mjTeUi{NxLT24O7
z(YM4Wc`fcI!k5D|5BN>^@tU8Y`NK6oUGobx->msnnqRB=FKPZN&EKZ^yEKo{M~?qJ
z&Hq^QFKPa_ntw<0+Z4|Mj_2nN(0rZFM|y}xg}5}s0&MlbvUGM3BjhKKWR>FHiesW}
zWM3J85NAkzr%|5xC?^zYlcgSrmSZ<Uxi+Cb!8-t=1!(u2)B|le-MMyQ;CU{_Q=#Z5
zU}-~W(=;Sdj&Fyc1mNvZPxjk_FsV^q2?ymU_t50Wc`l|LM=o5q3~EJ+DOU^r;S8w^
zhcqQGLk0sz23hqjy$QwhHn!<(BpAmndlCF}TL?Vi@uGBk`5?r3-Ps-;s0YeNBEMG4
z`Sr%YWZRvW&qNwGn>HfBIKT4Sz&~#b=`=$wiGGla-Fb=-{$<!$55GU~{NBN4l$ZKC
zc&MH-2=}AeE-9WH_h)%5n*=_?K@0BhT+{=pt&sEExdZh;1&=d_KNh_T-necRl;KmH
z=huOHpkg`l{d!>37Ggcv@6Gbg1n-|;pdNtSLQC!v@SCymxGa}c2ra_cu4oa)jBZel
zU2@VQ^ofVG2w2x7@1uM-^W$<HdV#*n!~%V(^b7ppQNmu*ZtxssKJW7gnSTMcdDuwg
zIZ6p(fA&(m+5|-YW}ibo@6HVd&s*rb2G6_WhX&6l+$#oOh4}9co_ERL3?6rbtDhoL
zAB-+sNkkEjk34sv!Q;v3j`VrCpB;B1c(%_X@H=12pr#;q(d$dyq7nOz?A-Uu$OhkI
z%=TAVZCSRsHSHsY+{pT1ukNqFIwnv&ENxo4u<Z;}_kgN*NAobbe)J(dqj`{PlGi)r
z^$wp1y~F?Tc^{ee@p24f;aC4ny@MK|mBsrdd96cO>oB#av<|A(caqNGefotF<wA^4
z{4!hPz*mI#W6!$YX{{}bfaS(sa0^~=W4~}yzAEB+ah0AD?8W)DQbjORtl;4(27Y8x
zIAxf~f26G7Q**iEW4rUHoBFF;Gbk0fRew~}7O54;h4l52WCdW&hp4iMIc0@k-Q0Ij
z)EPRpnaYHkeXn;+?iy!W>4bsv8lnT|ojR>}f;;d2s55VCV-gVlZwGqUL?#q&E*R*X
z)DkV4*U<l-n#KVWUigsE{^QO^AE}obEQ;#Z^7Y@H=D+hP%f>sHc)k2ka)#?{*#oi>
zC$=iJWGG(yToU$Su%$WTj08@7)na$Lg845?!~8RoiE_A5Kdb8Bo;SL@FkTX=y1M-{
zh4HGZy^_|uD>nCjzG8Fb3kTj-UvS`U``?jR;mv_PebgK5`-9nI9RU5cbAMixIOS9S
znBkUe*(c%@c%JiRXcWq^3~R*uLOoVt73d$OdsU~;{&i8}ti5_sb|6kT>N&sZU*(lS
z*7e@#A1mqgVeE`}VZXzR5^H9So8k8DLWzBIC=qRQyL?i8)D3?%-C9VZTZ5&6-K%>p
za?Y(!z8$;7WyaF^?ad>a^(2Fh<HRY}^yTnLxUhZhiuUC#%T7kF_sF&{zZIKl=s-q8
z1yTzwN4!k@=R_k|JoW;w46_lUp7+LT=st>(=6N@G`$Rp6ytz6d{Ec2^)CK?k>T=oV
z{4VTs&YJR)l9IB%z4~HagEyz#8yxuQ`4rVEF{M`dsHfB_-5anl>I78m;WH`{311i>
zVDU=*nI@8piquN8V*(dFV~dnZWvrw;2&rStsSo3*QgLZBwIZ11us>BQl6HMUR4NCE
zO64vH-HS;+a15lJ-j{(H38o6rnOj!ey0RTv6Uy;Lq&VbFpdv?c`+@5RP*icFzzwV;
zhp#jD2^4)jHk^wygkaCN`AzvOwvEhw91%aej@b|J=X?CYcOWEik0}X$>h%p3u!Y%3
zl>(UEJEH*RI$co{?J0YxpGCHsXh~;UBKg$B!==*UM`VvX?2keVL|iF~?F6MALP*a$
z9chQOV;;x_1l7?DF#MWdq#X7KS&}T;A?6;gy$l^LlBQ5*iZ1OKLrOXUikN4l$#u2T
zw(PEN8Ra<fSC%);Uqtois*&*B>Udkc{zH)LmPL|nGvIUHd)X_Y+>eV-o4>^IUh#^E
zN+`VcrQNw=KhvM=g=2^8%e(I9k>uPdPT|<bF=Uc+XCZ#*VTiwxoO?9lGiRY*&?6+R
zDK&tBtQ1aQDUCS|04=+x1WaWtaZpm@x|Iz{wLr0#xtKB5GzREYxZO34%QJGOC2MiP
ziZj+awpTx9rOHO3QpWTg(G@~xD6>Z}$T4&;(&42#yj_Ri(4jB)BhA09!*^BaT&cs2
zN{8tDOzRF`)BGPa|DNJ`={QX%&`Dxc5*|Z^=p^^n{7}s|YJRc~F%*dWTpcde;aNI7
zPfh=EFW2E$ba<^U?`ujq=>q7ZlG1%hhu_vA+J}oWyD#bx^$}jz$NjCAdtZki=<uH^
zq>BqtGv1_U?cjJaEoq>78sMP-q|dp-dY&SQgwZ*Pg9DG}ueu!>S;QYrz6^$@p4Xg8
zm$^q*0Zk-Tc}9n5BH_^mQas<U!Zw;A&QSJ4(@H*?RKlNjB5#%BN)1(c{)8uK9dsF4
zHye|AM9+)|e`Nx4wK_yJM597nnqgn$#qbGoIeXfgj-9w~rQR8XM~24pFDQ>sE}Qxx
zfydSqos6Q!`J55fA#TVOtOh^W$oHcSmfWrAWGDKWMrdgOi#|f}d@|ZJ4GBCht|O_K
zyx9YzlAJLisu=ww-DQn9ZdJ1$#rK2vHBE>HWNAE$AHi-%1-a>nRbPzVj*H<cgRJ_N
z;g*-1&lWrz2}V07zX_gNEt@bznwl=@^Stit^Xdtz-coL`<j_9@4IBF@sSumxX)84h
zX)~E=(MIsb`K8zoFsx>fRo{vxNc=oQDns*Kc@Sh?$s+eW(v0KE>o(dtgI+~SQ9893
z`nS6dJlmyIr?bBAU^B|=jiC~2wPn&aBpK!PegZuAXL)$634ymYsJ%BKr@ziO0(*j0
z@82TRzit>qgjilZV&?h%4g4IH9s0HETYWTg$7198VQdoO`Py<9AdSbMoIh@4lY1EX
zcpQqHf1mLD4n~^MF4aE<&;3~*#!4Z|vG1C4FN3eeMmfAZ2vKe!Vx}A(WkI{JT#|SK
z(?&j+IG@AH8jbZ`(8#8amk#C6>&klq+ZFS=)RhhY2K`=p0y`GjI!*MjOMG!W^w>96
z7(B<mbA28m^UwEr$g_`q#pe-{U+?qC=e=;J!E?NP*x-2&JZ13g>n|8Q`}A)No@37Y
z2G8f%e+(Y?yvuJO*6$h|tOxX{bcWGIHR|rOc!v3II;ML{(J7OANGXa2&g(?;I?+#r
zPV{&_nIkjvI?=AKl#zZf@tuHOkynX^RifQ<0%qxQ%!wP_@}gwT!rB(Q&Go`Q!T8L6
z-PVlyPQdQY?gUJxX<a9}(PHTu4xE5-8R@hWuqU(=u=>I)H}7BYi!G@-XKu8juB`;C
zLo+<GE-K-rb#V!wuP>}AD*Wu`y>pR+OsrzKl*N!`F=SZ`r7SoT`+30?<yX*|*hx=S
z^lK~bzpnqZ0W)9t@Ui-|E3rbpn%w8VfT`7_0nBx(3SAv>j#R49<1<vDa3#hWPofN+
zHpLsX$GRgX@-I;e_2t^RuX-~v<0(k>(=g*HNK33#scOa(-HoNyqiVj>59AwTX*X1l
z+nF*Hn(riCPfd2Z0u2>RcA}z>uEyeJwNTp)D%*3<Jw10g5@vF?lgV?wQ<@K!p%&Gg
zp7FGg2E%vyjHhnhIM=WfXj0RihK1kOpqQ)B@9iRXjh^eI6mxvbhO04|>oit8l6}XW
zVa{|?YB|2Zr=5=}wH(tHn`$|h^?7VvQ(^hv+uZM(iIr>5i=6L94yUg%B;e!tzwB!4
zD^O0cru<yF25|%-Lg$!{1b#`ImqN*$rzR?$myt=(2TI9V64-mHvZPokCfnqs43!1o
zf$r%liZgT-S=195+J_0%N|ljK+rX2@s4a^J<7-V2+aKug3LQR<k3ZITivr_`P6_{(
z=KrNZdWbOHO==#fitqz957bEZyH+F0H)=%qR$Wf5Tp^Sq+T`2Aw+NC+IM-~mltS0l
zm%$fj&tvV<a%d@0AD{z@)2}mi%i&CX3|!7y)gk>0>^duPEbxpR$hjt#>u2#BnpZ{>
zrVvZ(%f7e@LJaw>Zj=|f19DKVXOM+)d(U9Eu^CbsPQT*(P9K~_&cb{P>TtRzWRbHl
z(4uuXKXc6ScbSF=+Xn4QO036^c}M$gK`hM}Pm6gTQEWc>aU0_v4FO%YFDhXxe$Dds
z2mj5Ggkr4v7XJy!&t;Lb>Ra+CivLs=ISb=1{VinJ1~y%agram}*}jPLy0blq^N=_|
z-hj=N<9YaU9bnvLM?r2THk&pg!DyGVo4}ixkuU#zSgxGyj5=qKg}s)u{Vu}BdJrEX
zu^tvCojeU`=vx`I4Jk%_lNfnqf0oxvOQSp+lTO}>yc{s;<o6)wx1Wh|*CX9%m*kJZ
z&%tJsRo~PQ2;d<h^(B5r;`tqn(5Odhf=U-T;%X$ySr~HaFr@qE$FYLM**fFK)uyRa
zpI`Oky0GeU<)9EYocH;)E3o0b&oAlPc*NnU;Q}01q$1n(`9+^#I}=5w?d~Vu=a*5*
zZh_1VqbKfckl8r3JkI>N1$mtL6M-}5eSX0%f#&30#+gIofnIOoraaUfhMEgBV&?8V
zA3@=E@5cNaHQk0EYp-(ljp_00?>5SueMRQy>=l{6V|)C%C&S~{=9Bk%Li~NzG@IVM
zhBUXC-np7L7~CDrTMh2*#-#Z9nr!cXS;)Uv^M(+QGD5tR()|+Pzw0~Ne^+rqRF|iH
zchxkC@2<b?MBiQO=(}rE;JfQ-nbhOP(!RSQ^xd^+EimaszqRds_y^xz%P!iWeRoMJ
zJ$l8L(Vv(2?h4Z2y9=ob$v*Z=stio^!QQ*dcUQP?D>(ZmeCh>o_8;iGt1sZ|NaZl#
z)o$5{5hKQf)xNt%Xir|scbDRTWbY%Q<9pV3SNPm_@V+!YYXReV_)2w^?=GWs$2}$N
zyUWpd_UF<QO|<W>C7b{vb|WF*T}w-7lJz#W70ORnYcQ$g`e0?~wvv<<x({L35bavo
zLw;Pxo|F+;)7h*H`LX~~#E)x!neTevU9gQ2-(9qk!8Pe<c1Gxusd^i}yRiE)Dlzy?
z`|g5ggvjO1$oRb+C6GXbcmw{AHPU#^W-E7Iv%~V);PLK3;U6#GT>zWJP9C490*MdR
zJb*fZ!~x8SvGpw)692k}#IyPCGH*29_~?n*Q1Q@(_hoh+Dt@&_#n)?8e2qrKaV8;D
zytndwMZ`^fbpgo}Us}U7KT`8Rq9uQV=BH{NT~OqKEKB}k%`eeB&_T&xt@#Tyf2rny
zAWQy@n!iKy_iFwT%>(U|@;7N7sGjg|YaVE&@Wve>QK0u(iI>Mf<+)Z*&X(*%7`d+u
zKsvNh{ufam5nh`tl>fi#yURx<&2yXvhHZm>LP`K74fSNAw<H_oCz{HaMW6h*jq<+^
z0Uz!5Wf|HiKdx)qqR|kvQ2rA1o1A=ios4?yXO!bdEtJ3PT4YT3GmQ}a)kJ~Ih=TL_
zvpveNkqWV4FbT<R17C}ca(=xjXIZkB_eI)FY&LB~f^h-LabM-+y9@VgF21{xzl7Xn
z*m!;&p!}(&$lnK>O{|}Zj$Z|y^<#M*p!})pk&iLQCfo8nh5J8f=MGT*)F#Nyu}cI0
zDmLT%Dh7e?gN^6c0m@%79{GMfN)RW3w^9CzNl5qmfqy?yZXwdm<MP^W#>V5aToSYa
zBOAJ+4H!Lo3|5mS<+1`uYC=dGkhc`y71{uGWy8P0{i`j-k3+Uj+hLDgas)ht*vGzV
z9FF|8K977pm+mt73dFx<@Vp0}HhA`RJi8QOfA;C$8a&5{zZg896CW8obpX5{SiiM6
z*v`lJVW;-7Hx*Z}k*G=cVEid#dj`grCe9m+=Ry2W1c;w^pw&GPUk$j*fz}0i2tN$r
zCwmIQSFOH-Kq0<QwZANWhy7pdYcLjX#zI+6gbuWvS8M>EX5wNC{teR>91gX_7Touf
z1t(hYlciUS{=L0gv~rB)JV-<FPs32Wv^iQ;x2~jl3Vx4lJ`cZ_Hb0Hu=j)RVg)k7W
z=_tQBRy7>^9)jN^o6pDZrOn^Ruj~th@L%oaO{m-)Z;n(|tV`55{Vzt^-#ar0zXLVz
z%rh3u!4FpE;74|54&J-(umf-7pO}NMo_U~m63oGaQ~>0X1`s_+6LWB+rp>|o4g-X~
zdgcK>guY2W5SI0rIe75mfmbL6pkIJDwE#d5+k^Km>)W@l=k5ap{Uq9hn>;b}G#}W5
z4>nNrq59U?iT2>;>F?;Rv6kIHlfux4i?wS|c805_wIPdecB8-|T)Aq>W)Y5e=M0N*
zriCoRS=Q&Vbqzn~_p489wMF=v-Nqn%wKfO`;^(aG*dW}z6skf?ltDOAj&LTilVQpr
zd{{;%KdRR%J9EVF(UHYp&Bx6k{QDZHeO8B8>Tn~z`B>kdX_Wdk&Hq93|4|{={1LPp
z-(Z4%1LzfgFU<qYk#ern==V(;{r;LRC-A=F0w>qrSJJl#TN#9hNjB^|bnSc@d|B=y
zi*PiRScK!dSS-TN(oKgm31Q!=4(Z>nV8x5ly9F_REA!H5>XJoxt-qHMT3E5S3Fkk~
z$oHdlh-f^4NnKh7`b57FBP4EZlvi{f*eWC6k51Eae5C*-uECFa*ZOT?W5wu-Ibp?p
zA*ahmEKN36T#Kx4rn7^Xg%ub76gkfax#@^i-xAyk(&^I@DrRBDvb^(Qwh;JBu@Q&S
zRK~XRF~W|pVqQmIt^=$XPO5Ukipws5+*h#K#5ORlZ#i+;M{ObS7Is>`1!)&y<8|!-
zD^9Xc?TyW*ZAdWMC3!CRLToIr7d8_342$qfke&lpocv$N`R!ND!ayvq9-&d+<ip_S
zFw-KdzA2WK16C}S<9<Cb$_eqf?Ds}}Q#=p<`~s}leD}!3TgaIGMs{Hp=;|Xw7;t|5
zhFyUHcg-UFSo8|rJA2%32=B5xu?gXA6fXy9EgN{E!B44NJZlts{DQ%ABzwc)+1uYU
zc=qa#3?8FIdW9gAhtb^aYvkhzm!5mWlL0@TKiHP^40_xXenxiNg&On=+n8>_%p)5|
z_YlmScS*85Zz|rj@DqVDAII02$PCwYVhQoG&cQ5ayWYvI%bQNvAt&NHwA1!{222@$
z!u+<j6(=0BbV1XiMNNxpk89mt4|SY{OINh4n7gobX<N&ZrsZ@q-W^kMndGlP=4Ili
zd~)lu#Vse#J-T)I()mkJdQ{w$mrCB0rp5DDE@@v8B>yaG`Zf=emz$|+kLRkWnUX1n
z&2v{YwXbXoc6-N_)PO&uW#K};r!837vZTFbS&;q{Pdivw1zu3PqJ0s-(jfm;H*m79
zB!29kv9P&m;pYO0Po2Sq1k!u-I|ELJ)75$!&rHXi(qkAiABH=MqnQx1TN1l9n?I7R
zHqab<G;@)L3N+bRtfg?5_$aA3bqwNIqTzh6q8GDdi3a#60rXs<mT365f}Sh%5)I!|
zOEgpjOEi2>?940l5)IetB^tJF_&nY}N}a00+cyuY{V3{O<~G;&cA8J^UDW(Q?~3NX
z_U_l1eBiaI*GDS$`Y6(GLgmy2lPjZ%_3nh!<UQif<ig9an8VZ-XNX$b0gE=gQR_{p
z1q$8JyQpnwO=JJ1Sg_&mhCR1i%P$*DnDswC1bw)jiPy;wb30k8;lzm3r~v6v8G!WM
zdlE&SCrdR%=lr3*fPe9VDTm3T4X4K!7fiV+afY`-)@LZ?`V8WLWD5}IHAI}-xIV++
zEqh0tURa-DE7oV=5j^i*tk2Nz&|hDgUY+600gujbr{uPlLYsWf{kt0o_J40g3xA6(
zbktG`%b47al@#^{evX9@VqSEgUcGwtm6Z{GkA$M)n0Fl7``>2)Ojipke54mt_|I7h
zEPhd0DY9>SWmr|g^DbOn?v-Lugc=m(mYGQVw|Wd|@6G_Rgxy<{tcl=$JJi6$*+ZUJ
zmV}l>xE;F&OCpHp6=D=wmP8neWP3>jrd?<HUSVnXB=o`uh5Sz0itP!eaPfmOTC+3d
zO{Q=GgeoEkNO2vea1n&QH9DmhySqFYV5j1GVLHEq9^%ha#6^HJxf3Y!2pGyt!FDvW
z@8{2V`SUC`(vB`>uw-K8S)nzrS9E4JU&+Ja1FT}#EoQ*a#VEE@w7L8#h%d=vE{_+c
z>Bu7HwFFz3kU0Y>Dl@}e9=S7h?i^+PPGl!sN@j{KjGx{<5$M5#cKQuOa^#AI3n2i7
z{2ANJuT}Xox0gRy<<Ht)KKsaYYu$u5cGCxc66gBs)0eljH_bhD%&JkcY{J9Qe)~9)
z^0pac9PeAvV%`V;kG(Getg5*FzH{%pFE20qN+2vR5O%~Y5I{x4Zmc2=xFaEiKth3F
z5)>39R;{?SqGAhzid#jiEn3^s{?&q7t91jbR@-XPzx}joTkBr5pWpACnYnM?eJ}7p
zQ0kXS?wdJh&di-N+r4+roHI{n;bmrNBMz7eq-9|^r04Jn3cm{Q2?{g{Xsl2Nu>uEN
z1?~$Ojj|kCr+p#r0EH~$0EH~$0EMjR0SZ{4&+>_%unOqI&=CXa2jT#Q+&H5|X-OTR
zkR4~Jh$gkpk5$NwqnF1j<Ro>hLWb{Hg+vyQ1muPEek3}Sze)MGO5eI#`M*YW(%TbO
zqe-w8XA$Xb6~B*yFfmf*C(wW_D4U|-Zz%XQ1!Hxa<G-a~NFx|tCIxBYV&z|^{414z
zjiTEq1#JTBaC}U{kCp#Z>C^5_mZ{yKq*yo0`&bcvu>!;5fAAwMG)32UfP%yH&Jr*G
zX$a<2rfD$#z9f0vU5W!dGP%WmqkOC^GK`kxQwkufU<>gmA@>lpG{--q{FnDa@5@JE
zmghHa<fr9+TswFyvBFPxRpZCup-4{zzau$IB1f<D^kJqQ=#thQsYW77o2wGjR7y`~
zBR~5!<X5BOO%JQ3-lqhDfuTq?+9Xin(pb8b2EYRn(3Sh>F2w@I842jd#?qy}j$#~}
zfR4&cb%XjQmo^MPX3wM1O728l`jZI3v~~F5rvQ9%I$VdaNr#c+?b#<f?Jxpk=xzc0
z4;^XvK7P}$Lb7%vUI%^rW<rF*V@}6we-#2o`LebFCf@w+3LsLW$m}eHsokkQ_8<?;
z?t^%GEg?GHKk4nnr#q63<=td-N3zkrVg_ja&c|;K##z)lxIyfr%iV^!KN#^k_#^^G
zz2yA>AoX3p`y&uWz2x5uI_l5FFTFpIBYxk)W#m^tF!gc2+YN+~Um?{krKkMxz-0&6
zFJCMyL=3&&`J7)DrLY17y4^5$u%rCS5HiYFI36&)bNZc+-$Lron%{gyOy%{{JqH}!
zgZSXLc=!qEy3x4N{e>hs<fwedz&Glp8}Ul%DZg}F<cN;?u1QCA9Kl6&X}HJ{9nB{u
z-9(9JI?9(E>9$mkB2^XTJWE$V%Hs~?Z`BAX&a5i08YxMW(QV0V#GtgGwHLwfAgjyL
z)uAWXJQXdYMg_|?7XxO8M;-N&r3$1+AC1(DGz_2OFVQgKskg1uFnoeHXc+M{Dt=_Z
z^mN^7z%&~0)*&6}sn`GBfT?%?)qrXCdEbEXM2ik^q{rwNIXYfG%A+<N6+8s-NF>Gs
zK9E{4SRVb_8@h_}_{AiblPV9i<T6^aE;CnMvdgcD?DBMablWpTm+aD(LQN^}gOpB+
zG#^PZL;zAKuzd`#Wt-E1vU2s)E)^Lqtd-)+^aH=d7gOzDK!6#0f&#ri?{e>oHFotM
zzX+3zU6Hu*dKOoPSzP(76jz2l5#&RDQ&;!JnY!9(?Yem2yKL;LBx0Q$W9}*<V&JBT
z9RqKUI5F^>y{g#g)tUZ$CO0iRYl)cL41CBilGOzKJqhref&W(mJm-Hf^M;|Uo7UMW
zmt_5VM@H$p?ycUvl(DRyXS1=a_YL8y9kDI^!`<t>o6)9sxxZ~MQq@(qbrTuO`m<*&
z>qRz}1@)+4U}75|`ykvEegD~73_YGe@%dyF>w=%bSXMh3#)6)Y!fqYBb#So#$?eKm
z7E=-q#<GBwdOmZ9N@~bmky>l|Ji?z#Enh%R+Sw)!D}H8@sy;u(>!_#d^B>sC$|{Cf
zQRE%Y0>w&Y9g8%5L}ulbDbo?TRNBgt5VU-TapW<EmQT4F-3L(1=Rk~ZF`l}Ha#GD_
zgs)yKaegpA`dW`Sb*1OCilvSBAn|BrDXT-!>FCx2xMECYT_EUCcHRQn=9$L2P|&ID
zjNB*<Xk8?-=xc#;#2P5vzDWHdoPvME_&94>H|$O9$6q7(exZd6`fmF2t!0U7DgJ|x
zI!++|!*S))P&j<_#k3j~m=+UR{6}A4<M(7OOAL_Kvf%r(q4k|va_MVUT%^2f)Ra~t
z-JwI-TGnr|2u#!76Utw!{D;xngnuczc+T)U3Vv6{d#6gH9$1WlPg`1ar^PRZhbs7R
zl^+(Zc=3FbT0Fm1<=2<zGu)5_Db^kSu?8GDG-D!#p_q2pH26sWk^~f}GgcVF5(5he
zR;W5eNw{vYV9TY(SZ8BZ5ez3<ki{oH!&sbS_y`48EBH7Cqjz)s90fNi_*?~dDEMjx
zqZ~|sr-HXA_(26fqTm-4{AUIKL%|<NSfKn=J~|ef@)JW8tjh})V%&%rC<@RdiB%8J
zfi7u*2kymbvsG&HX}QM8&wdv99jW3?j~0!M2|9pf83%P7=SpMgQl<bN5JzQM<vzMa
z`0Bxo5a)ag-KiK`Y}CY0SOWx=5A{qg{3n3pWte|y{E?%DRfCUoj4e;dLGkqBNzNzm
zNG|~n?H1=+fHCvK7>#b@H>iF5roW1~$BcL#^zoZ<2ePM8>~}taN9HRanC2$}d<8CA
zqEjwwI0Dq}R3Eg|M-KCi-&j`G(ZEG;5uN6n=zIc?ENZh_Tz<D52%}!Iwg7(8Po!`L
zT{gyhGRCrUN<g;;7nN@h0*V}Z&?oADyMZ_AC5MD3#2@8XfQuYpzknj=FTnTY*q9%`
zfFkEpMC*Ds1s-L<8~o;`0X{t@D+&A&o>4wN4x8S4sC=}9N{-6s6DZ`alz67YT*Hp&
zsNb9UT?|;4kIF!f=o;Xgbk_pjfs5{ocy^(1^pQfg5sY({JCP`i>^fJuan92DbqiY>
ztl?5VP(No*Yvb7#D=0}!^Wu3eI(Es@Ig9HTHMW`YQJl)5wSMvZSdw~;k`#;T8)T-f
zjSJOn7d9_$l$kcyx0*QBwlSX9QM=Anu5W8^nK`YsWdW}<PB>wD&GfpFGufXxar(5G
zoqPexLnrwwN?H;5?><*qGxCK*0hLwd2SpUX72IVitIJf@*FuS@>s;miRbtYU6clQt
z64RAkVt`mNz(F`y*{JjbDg=1Ny))Ke)^5KLK%c7&y`;R-!D%c6*dc`go-M6=O<P*Y
zoU43Fz%K1bFBR+`Uuv^|MJbd-fPb==#b&c`uJYdLK;zmlpoP51r@Y9gyvXOg%yX4b
ze%LPVNb6Y*Ls|#?T;-Eu^_H-}uFh3XaaR=7;#}q4-G>_IDzC!1$|qxi-NRz>oN+Lu
z<>A<n7O+u6T3`0L%0}0di|be7z13S>haIgfI#)S`&sFXnJy-c;T3t6`T3?UCo*k`&
ze6F%l`u!a^Sflcsd9Jd~I!?RCJ6D-k*MEY<u~xM9>s)1CSEsx#<ihOBx;hp*J=b-v
zGF1hAZm;{AnbCR}ONPXkUM9y9E5pCWiUZ-F$4V3VSSDxq4F!KDefk*XWpFH8@UnQm
zf=d+KU!}WFEsNivmc?&Y`9!!@k&B>3I=O4#8zR7v!}4LGMe&#&Z<+?nD__#0IBKfv
zTxHonF~7b=)vj}uRqgl|k-N@SR`udrRP8!f8TFE25jm$?;`g?QocLU2V{N#yJc+g8
zQDv2t$?rBV9PCnK>fPpDR<z_w@4;Og?y{mqeU9X$5H;<$6|H%>G}@B3LzCpHGR9bg
zb)Z+34_PZ(@_nrm5B`1qSUPN8WJcqnB{L_TGNE$f<b$&SO>NP&0Nu3!{k2$t?y{ow
z#TKA>VwMZg%h|kDmldryT)7Rs<{)iDhfS(4W<@K06Z(g={)}zrR)CIc5IO$UXCQH?
z!_!eyS}%x{7liw&$WeRK<+5}RFH656m!&C+O=)3S8m6>zq$#a$+s>6vUbmcBQ(8IR
zK6YtJD@U2qy3sSGbpiH+kSVPn?&#e&V2zpF#741>S!b1e9!#wkvj>;J1i`r9W#$A^
zXE&E*d*M4uLgOCG#EQr4H%DgoK6~e`hyxQ^DJ9m)%RxD~=PK;;uHO0a7V*Hl^z!2h
zOBB)a40hA%eF40Dvu{SUX4zJyG@^A(++wscqJ^bs#~G2$rnA;KDXoF2Z_Yb!-T*8<
zpMz!Q<xUe@(JG3yqE+{jvZ9sw{6O1EffcQ1U_~nnR<vyA30TpR`@W-gw9f0d;F}^d
zIXhY{{2}yTY)4DKHDPc_m6_%Ak+%PKw6gkRL7nYrIYn$2>u~^11`KH3xWY4_^|CUc
zwP{5dG>-F%lLy;buCsMTR-eIx9We~JrYxt(GoxiLw4Z&Dwz7Y*8DbuFf90eZEv`r!
z+bwm-I&PtTo;IW9Ewp=PwD`D+Um~*vX0&LNp5KfX;j|eoZ>jxmNVqIforNV)k%RR}
zv5cs2(bm46v@dQeg&xJVjiS#%Kt~r*^gZ<R0R23Ui`>4f+xL-4_;;Sq3f8$x_O>0K
zww}_0>sMd}Yc96F({8%CxaK9;25(rwGTWRAjK$=r6|8yj+u#i=ShaGaJ8h4Q%_SZ~
zTP%^;DU`o*+=S}bX^ngK5PfiFp@7e~HrCIL8lk#2&~qTLBFD~VLsZ|FhNym@#)hZX
zNyAe)%-BINJf%nE7kV8auKb3lUa_;IhNoW1jvAhNJv(Z63Y%xMeP*U0oA6=C@KnZu
zFg%qLXLu?-DZ^8po0!V##KcruQYNNwC_;HQaYqj0JE4iGYAO7IK~)w4i8|#sNdKUl
zn5tAlqobs-h>ZM@E`^w?d<;<*Hk~1bNTNyki<IB0gi8=MvA_tzCKl1e3!BbGEttY4
zTD*`Bb(7FUlsQ>wnlDe-be9sB;n~FExZfy$r}D2x=ce~Szlo@ys`!VLk6pu@zB76s
zK4}wC5c_qRh{7iDOCcpj?~HRk;SZaLIw6h<3uwU6i#&Q5xispQX3wKGCU+t({lbr6
z+7IxfwImSq!Wh9Zbo8E~cd8Seb}a~)`C-IZ|I(3$PvtS_(ysy7X2k2DkKau2BWTR|
z-6|lA{IWU#6K{TZ1rVuGWY#kX<Nb=i0qB`bj&{OdkISU{3t+uNe@_|{AA_zIm)~s%
z!YE%hwa;^YBEUX=b9w;>?V~v7r+Xh1e~6=!S{cTDbAN|ou#Ck=>l2>kQN4VEi~0$@
zK$4?+c?*}3Up~bB$(V@Be_N%e{M5sPg;P}LW`4v+5*io<S)kMHrZ<?7u&XRKzk)u1
zPsinVK7I?9gJ3i+Dj((`cEqor?jGRi9z>Uii(DeQSAp04MUN9I-!Z@&{i@*KDm~?g
zrvN*mqrPj<6;d5Va1q@eG&%}P5KrYHI`YX$jgHoN^V;j?RaQV~7ulPQsPf9PDk-*0
z#zxfOk7J~EN1#E6w>7~cdwcyHgqAOozJg)Leo-TqT!xd1LTme?mbr}!wPJ+SUoaIW
z+8dWi(z>(fHP$uZCA6_sCT(l4Z}`^Iw)*+dc<^aED9wj?tx&Qsbu0`7r7&|CS9`+n
z`u6tL<~d8-N$WzE;Skp7h)V64d$2Y?strQic^KIVVt=VSu{(e#rLRy~Qn&k_3X@cg
zh7+b!ala9Nn-NdL_dWxrZjaXz&k_8XhL9f(=@$){ri;HCFb%i&3>d@8W0%T<;UjX5
zcua31V!)Vk#bE{v+Njbb(&qs79=U)q4G8a14Y)VpCL=wjJ8`xF7Xn^wz?dckUbmz}
zdV0j&V!($3_UcC#Tx{3z3VzxL|H%jcGZwa~jo8Wb_Fw>1Nh<&&&aOguB~aB0u0i+#
z;9g{Sf25o<puE&J4`)nFUb?uUy}4y^8*9&av(mncIcaLBtJFi4$96@THJs5SV$mac
ziZG^-F;?kZO(J!*@ZugF^cABuKx1l@255RJukcSd<z7l6F84}=$)jRSOj6_;J5!Z=
zS##1TbxT7fSW%M@?plFdW0O{(9MOrg!ef}qSf!(sir9!zkRjJM*3W6Kn^!+~ZWLIw
zbYT=|TRMj=TFhx~hwfTqYg_$7dR{QDwSI0h>`!BIY;SCxw{Usq5zUJ!X=9W?J$5*o
zwj~Rj+v{|jo2X_@_C-X$BSuWxf6?z=J7|~ew@dc>wUGUuMsJ7q^#3X=WbvcZ`YO&)
z(o+{!9;NX2XLgtL*OF&0vGmt|>5D94$G5WoC1GDT2I+4q9HO*zu@V5Yz&9ldw>7o2
zwp+G=X=ti%wIIRd)2XaL04pN)CGLx4!^NKO?jn01_Id&ybpOu4B?PQ@cME#Cyel7f
zwdV^w(vELjY}x(j%g#Pk&@*oG!ut8Z*b;+BZ7n})8x`Kkcv*-gGtOzAJ9l9t=mHsk
z1w5X~X4KDNTuA2L4x$Myjq^@uncF<C8DB+qzjPTRbDdn@(B4AWOu}9wS{66XS?(1n
zn_h$MQ;R6>997cV#(EqYB1@}FKYn=y6@$p44AcS@l&Dw^C?Z8>sf$-@lrLm*H%{Fy
z-9(O8$n1<a!S@6d7dhrznItDCTW}DQ=l2`TV0jhbyF^C!enS{$nfpdI2ban1#)xO6
zIk-#`i8dg+I`t;gycl19iyP#73WW2w=eQ9j;t?Jbdza(fp6hnEentmd1*|Nqu(@&h
zra@w7kETs)@aEp!uj#ebH(8@eGT%ICjdkgdnii}cY_XlW<-0)FyXi-lzNIm{x~X`k
z=Xh7eGbTPyvc>kZe{H$qhP;irBSPzP`(Tq|_ety0%WzPZ_1K!wy7WHQjiK(_tdG7g
zx?kOWL+_d$i`NFObv9aS>}yi43N~f03HK^!8nni3n!P4<o!t~{8n`ZOjiK_cvDT$p
z<rG@)(yxWHv>BhaK6PDKQdncwaol>2u~JZmlqQRE>SMw8a=-@!b6^G6Svoga3yewS
zyQJ~2JtlM&2GHyfuBqz-<)NzrB^}t$Fm=5%J9E9$Cv|pcoijSL##xuLUKCZYN$GRg
zI#D!aU9flcn&8gwuS;*T)~7esa9+9Bg{G}8wbteKvet*DO+=h%s+KXxC3p73Eg7i4
zceh;LD_}j<ecoVe$DEBh*6V9S8?!C<`@+h;CUBM0B(6&76>KV7V>dOSo(^A!FSs>9
z&BZ#K@&l(SveslxtVvz(u1k?Is3WHF>MvzvXk7q#xa)+hrO86oBG-eJvfk3Ut`Eu>
zq~+XX?&}5WNX#BMdp7Djus(!Z2=u917b+@S@AR&@%Gr6_mNakgh8tlUecms&b2!J^
zmi#B6+P36BzTuwnK8J&}O0=1O_zOAu!#G6l?bNhy!xG@p*zxi6d18><@o_KP_Y-dK
zU_b2mNOR`~mlkgdZnq|$mSML&6iP1(_E?(X%<E5~aAt7ps>}hwK@+EE1de+<HJnCR
zC(!Q~8SZg!GesbHa^_G?z^Mx}f-;}fa8vNkRhhJ!c$-B9Ui`&v{KY?jEcyLIQwJ@c
zHCR#$@n^W9r-k?jnD`r5>N>e@u;-DkJJL-l##V?x`A`lFbHx#;BD`*qaU(n^u&Qn!
zoKNWeeLCu;8!DUBG0dY0Q@`z4;?!UccMc+eTM?RWiPK6-5PT08toKcCMa`Vf#```5
zW~s90cZP?#H+6d5gvpa<SmMlq!$9#lF1aePzk3o^`1T|$J8y4$68hqvw7k-fd@L)K
zl8?s~tteq$w<6?Yg@gE_WgU?6@)gr#nTl4L=m#rAoCqsDoQPLbkcjgepy;rq!gOGk
z>3(bpB8Ow^nVTuJ7wehl+14gl&lLZhCu(VQr8sZ%=nA=M!K{gG_|2|*)?FH0GI1$|
zC$?a;Ev~y~?5*LvUd2wvh2J{r(~6XWWkn?^C%v{~e)TQ+r75Rfw*JPll+#9@dg;P*
zPFNdk870Ck&I#4yoJyz*=X`g@DVMkWHZ@#7<i{x8{a@{<x<+KW`Htx24$OD+`?v$U
zyUx%aIT%<ORmI)XGtRB;nSS0e1p`Wl_95$<Cv<lz^G5d{?utS+*z7Tf<X{uk)bh&l
zV6%^+!RA{V5m$*|H{D}EEvnTZyIPvaq)|2|q~7PmHEasgJ_pD-p(W$wtD;yd3W|Yw
z8P}@NlJN?AZ4|pv4b$&O^ZaE9EAsM%Qv5*VqSte-e+V~QV!g=4=&;X8#X)`8{&Jnj
z!&;_&39|oyP&I_=j`2Y#(JOTcy`GM<#0HU1YrH6im?V)fFu6hWqTxu$#i>k)4OSaP
z9#%s+`FAC<f{?`#h5QjC$1`QWK??bJ>XM0V?Z90x@=4@^nh|d>4vDW91BXhS9pvp=
zpu54Nv->j+bT>rlCV_t6c1lG!1^<X@pXJcS_Vs#NN}-3;2uv&FU$yVk0d`j|v~ByD
z`C_7+4W4+z!rsRenhmO6pc$Ze9cF-rs+Yn!`A<3NcfNnr?uwMcW!?Iwoc!IFPsjN0
zzxDZ)VRQN}sB(_KHn?n*9X`uB@t8MK!wa0U;$NdscYn1b{(TzpMee|`>lCNCK_`7u
zk8T+m=bh3sqh?`tw>~{F%unp@3a2bj5Aon3ImDyl3Dl_^;;F_E_trYazeKRe7~|H9
zYK*@Z9gop5{(f|fpBx?IA4ErUTXc+n7{#tpWBj9No_8B#{Nv~te^QO>e@DmlTWVbY
zJ36lOym7rdI<AlM#`W&#xL)Fo>rbQO`XX;!e;OUvH+$pyQ{j#4ZF;<Z=8aeJiXN|@
zdE-@lhDzS=@oK&3dy80NH|z1rdg>UjA$uHdP{j-AJZgtcs2E;eX1O>_9MXovPAId2
z=_x0qiVTq>asx%8yXfKcwue#6cE_qcr^&JHfC$-PJ5zYJkZo*Eq_Wd|5KtQx>HY9r
zgd^<ZRZHOkdd}Fu2x03C;E%v{EXUJtyF|7lxPp=9kFmiqBKIUl5FL~F6d*cHT#HEB
z0f9OEWcGZC2^pUlZ&{S$q_`AwBytWS;>+r<Ae!D$LE>o3S@{^k2;jk(poU<~cpBpI
z0*8aH?5mpCCsMyVN^bW&iu3VD4v}Y`4oMg}%o5X)0IzqxZ0V*);iia$pCA_IY`N;<
z^KC_%=a6(R`?Ldt+4v+b7m}}TldZQ6!FOba@5IsJ7F6xjX5$fwYC#LoiWSPtSVXV`
z8y4z<IFe<yucCgX9TG#PYhN{+eLqi=f!&7K<JtGet_7Bun#sODmbwydOgGavmVFTj
zxLjO_rhcQNClX#c>JUd+&Q)7iae&z}%U#N7u0)-@8Yt8G`&d3A(Z{gs##y<I2w%YU
zVuC(qjKUX*F2+S<zls1EABmLIBE))pBvMi<MB*Z;P!ZH4JQd5eMj$yIEq#B^G%Bw~
z;<@Zw)~{se`4zy}BD4duRkhYugddb$@WD7jDm}_dj6`q^kaPnOd{XwtClP#6Vi95&
z!7r-vDjJ*GQ3|Z`ardB`#}<b=FcpXT1QjPX_FNT9O&%XBYl0g;!b!OsA;eCVpDHGT
zi;6XoBk+^RHhFr6Rg+f%#emU8*b)VxKm%XQYI$0o5P5WLZ)V(1U#HY^LTOn?W2rVU
z0C&fhySTl()!p#S5$H^DyLVH47-Q2eorh{YtTyBRR{7T`A1{Ku>GfH)=@tE-;nx-X
zrh-3G@NNmy7EjtFOGb5>euLTod!yP?dW)j(!_PYuK+sUz9J9~>1i2t~Sx^y+Bq=o{
zyA?VBU(=+kVgqKjey3iru_c0Ew80kpk76>RJn_ZBdwE|~@OugdI}|TMiVft;Fh1Uy
zt-cB_SMW#$qi1qFCO@V>Rl)O>|1E__UuC-U6?~<FQ9e$0tAaNx_?HTPK*8XL)1z6K
z{(lwxhJrs<@TU^C(P@a@M$aO8EY?c6pMonDJW9f(Ig$rD3(b{JzHYAmy1DGJz;bi>
zK2?DxhXyF1guX@-)fB0mra|R$qv%F^g5I(~^NjLQDGZ};783pySy<~e1;4LgFir6S
zi#c35*vrGPVpf1zhAUKjm4dOKh3T=6hvR1|c(#ID6x^oZixj+C!Rr-#y@G$N;CmJP
zu!2?j1*R>&-=9_dI|_bR!o(ss7J53BhZ>_B`DhGQ%hQd4vloDcvuXM=8^imk;An1*
z?nLWrjhG1(wa+wYjgakF0jHPa{M;5!&kQG=6>!pWoFPGHpc`;1QXm5hIAd++COeHn
z+wDvyNzZoDvH)j=@bi$J&d7{Z01w+?0^q1Xx}DLkJ*ZSau&iS8&x;OTRyRav<$;fx
zflG#UgA$^{AnZdv+A~7_Al289UiTyRk)Hb?@Z5iJU-p6L{32MSqnay2zT}TbzU1S9
z6d`|(g7F~gNAM0T;*tMHEb5WJOTllVNCac@;P}s^Pb+&wCweNlRMLsz3P%5<bfQ|p
zlNJ5d3V)Y^KTy8P*9ISS9}*i<{&t~)Bg#j8P`)<!VY*`#U9Ey=Du1q`Tfp&HTSS4W
zOF8i92lwGOi4ggIH^PrlFrGd#0|kRld@lhlW+dHxDONlL5Eaj9QDN+|@tcQ>3nWp2
zT+q#u;h5iIKy+{Af=iHWjD`#!jbPHH-T`=k5wC-o*<<LQ!F|uvk%mw6pmE>yVW4~2
zh}S_(GEB#niiaU4DSNGsgim!(?nGQhemR&__-&5j$ngk*Ux&-2y9uzjQ4wM7S`aYl
z@Z^Xd!l{Yi`}obJ{HSjH&c|=wamYU3PXu@sF5|xW)Mmt+-(3L&>O#BxyAh&xr~1fL
zSn7aO4<_9MfLG%pI&^k+MCaqTfEMuXmC-T3K7I@E@UXVUP)NYXZ{aU+OTzh`kKdvX
zKtTQ3?|l4rp9liYudc@gd~}}yx@-NJ0rv6H{cphClYq|0M~~~khpso1+{Z`HTM?NA
zA3cd*%?BoGcEpG86bZ;(6X&-bc%#4c0>7e!bBX=&(e+*mKIX=fFyy0)yaYO$BmC}3
zAdLI=B|b30$2r0o{jVR5qYhlu|L~&0j`)2GmyuuTRKWc>Huh&XKqJ4>vj9_i%C7_$
zIl%r?DN2_EujfZ5l0W`aDN3oY==RX}r~G|<l-`DW;4PK!OLHx`1bp=W5AcIIHulHI
z#{im3H6MCjO~A*1;h;-`j{%rpJU#}gTT}i%J_ei)KFWZn`olLFJEHTo$H2>g8zQ4)
zetmolybrOIp7I;2C;|K1W8nRWOM;Jqc<J-_(DO9qM`bqp%fL4QgO@nx<9E<_P!OL~
zz7$1G`5l9>(XR$kUcfV5x<N;Cu}L=v@MuLx&t`Io^1DvrIX^s$*%6&Tznc-G`(KVh
z=Pw`4&ANQu3_5>)zcTW}3lBTGZv#RmAHM@m-<R?wM|6we8}&Sx>eHpjSSRqZXy!Ng
zFMxGDQ~i(&g>laM$f`)x?Nx`SqN;o}lP9A?Gw28|nYMh_r9&h4wtrcc?+%0x%}jI?
z)!q0U_EzpV_`$m@bxWGY*#V~4oYe{>kK!*!a`MTMk8dUEK%b8ghL=t0$Wi>A9KsLc
z>GAtZ1E%4DVc|J~pVAQM`yl+X0n>E$mI2fBLa#^cK#yr8sx}B1(}mDOm+p_pq3CbW
z_X1pDz?e2fwE<&#h%P@PJsv}1wh@o-Js!S{LOkxp!&JkV4#am2dJI>w!GQ6~EjAnQ
z;efsRL1Ey;qdH!}zxTnreDL2<|5?C|2R-Uve2xqCDuNQ`wn6)g5W@$2gAdNAQ9F?K
z)gEA%qRhcjl;QoPo`wwX5L1n0Eoy9?-x%FLg}tUG_=R*_CXYKvIxb!Z>r!;-Qgr!R
zD7ws|S61v>7nTc=8ywB(Nl(m>?l;b?S=_L2>D<QTQ;}iU{Ys?H7)!7N^{Z2K@umc&
z?Xs;)+a>0#9Xm%Z&ILr$y~;5B8{gE1woA0?_jgmTWvIM(DlUdbi`eeoFR(TvZgL-C
z|6lHtyfpxatjDU#(A(6%qDZA3L)hQbi{MGw^m=%cq3@Eh-KWL!ctR}}q>=g~P?MS8
z-UL;TbbhnEn$%Ln@5OY|)R77)UiP)LhuH3yZQerR3_X#5`1C|>^681Z<ku7Vsb5bd
zMg`;|+u4=lc8@BE%%kRsA$i_*9>{fjla|P(c)ibGEwD>pG*^?B#=s8u^QJPXJ7Bp@
zOH?QYVhq;8utelDw}UhZW=Axx<TLkD#?bzMVQniKSrxj`f_6fXH95-GSWQdT1e!*#
zahjH`u}6j0xk@V`1bu=4YbB750c&oovDQ25LWEN^)_U92H8AfFU4tN}CYsnZ(8iz`
zOGq6NBNfV66&j0jLO(<7ylYD;Yg}B4&xQij!_=mMP4&7iz>A;fLDuN?f^znFZnB0{
zgsgXq`dcOCq2bn!(;%?PzY(8Jte=sB8nB?N5kd_J)Ibn5;GzaXio3virAe{ISszmR
zES9bnU3%1syUyu^pU66~UTJoKifhxWxnQTMbS>DZ1$*b6sunK56p@KjXZu_h2~~GQ
ztkFACtq9$>pTM@Q!7{unwV&u~$uQQc%4Nu~&gqP{E%{IC95Da{gz_H`x6S$sRBkfA
z8>qc)GGA(27eNqY{ijjPkSZMi{wr-Ob=>q|QEhhSa%?5F-DL%}V@}S0iv9}E$$x6>
zr|mt?tl0R^9~^(=51p)vg=H!9S3a{WW$f-#UpaM@qzt;nttnU52HR6^`CH!wC57RZ
zaapP1neNKs_ff6~ctNS{U@L7zCsL`ou?_D8p5{jHOt+xK%}+~%kkiiWm6n#4p4PK$
z;Mik&xG7FnQ9(gLVL@@}K*E1_U3Rvc-oq8ys4RMw5TB~a|G+DAM9aLNlfSo+KpjA8
zbo^i6M~LVX%;Og#A^|rc(&>osV(w1B(CM&5NkIXE&*3^LwB*F4*jLz>6*>sBGWA=Q
zD9xiU_j>?tNNqo-7K;FRNWtbQegXt`g!eD%p%72WJ)$s#IG_MHYdfyDQ<q?a_`rO1
z8xc-jg6(R9Jh)ftvT?|Du+CMK0fAfx>s-au)Mev|q8FAl=)Phh5Jb_pR3R=)Z7;94
z#1Jo!%|Kw=;Sev6KZTc+Sz>4&R$0XM@DgkhAKHyp6cDaJxEQM=6s|<LPekU5vhR!D
z3Q}n&LcSfRt@Z_a$7uk4lXi%+EF3|seBgGLg{gsMv%KnzH3uxO@R|&kNqFrAk78a^
zDj^>&!gM4fCKzi&OouwBWg`nBkqG(t;e7ik>B9iIEM#rk_c>&dZCyx;D$mUmW8@sN
zgB4XAY)bEjIpp{GPtgoA^cQ^>l$|-@#*P2H?dove;UUMlI=w7q_$<sEm_2CbIAxcb
zIReG)DR*8GJlmT&oVm17z1}JAMQdQcJOt*B525vyUqVwyW?^<=@z@Ckm@}Ls)tu2E
zb4KP5XwC>Yb7|9hvA1bm9K!Pk_ay2aaB}B*z_*qm&W@cof;4ZO6FYA#i<>u=$Ict)
zdGp3Sa^6^>N2m3)oHthJ(P_Qo%^NFOk7PTB1m+3M8|QoT#9*E`R(bGIa^C0=I$Lp~
zoH#m!&R2X}&Kw=Wn>v0jr;ZNc%^lClx#NOpKJUrN;{q=qJ3HJ8r9jb();za|+bA4~
za2WID1)?9u7w}6dOtqwJ_w4WN5saHXI`r%jqhGSY8^t`S+)Xpf-GZ8xLloGH_StDR
z_TJcbN0aD5W7>5-V|5eT%?lPSI?i2^vpJkH${zVZhTS)xG&8$LG8|IkOkpKXQSxvo
zFm@`1a|dRqP-?g(xRmtKA={^7e6<h%o9#@u=U_LG*3(Vt*3%K?16<KxKim&HbO)(5
zo?1^i`EW0b?xIxh4wkst4zk%eO*x(h>Mb_)P3v#C_z8cjokeTf^gxHsCO_hDv$JSL
zoKW|MJevjLhjtp!;%cD(8RjoDvDxlPf&?st!|h9lrc~OE_jTxVXX*YNtA8;%s(&#&
z3H^(nUqk}~pTYJ@i2nF<IFw-TcfQ=$OfL-lOx4V=ACh~&DPoq~3O%bcx?0eXECESo
z7<u3k2bA1UuhFdtd;%QNeG-@7G8H>5VJymtqR3s;vMe#is1@pDP-%C%EYwLFhQ9#U
zHkHY?xB@IjEEVrm_Wji|Po<s7zCU)3N;{i<e{5f1XGj$Q;{DsW<S*T>3E}wK7zQko
zoWh=ET>)SIQWDxa5}$-9I#C6{;)v`Gv{*ttgR0YXMY1;(akLphVWT&kDq9&<L><fL
zK&N^G#<!;^gCvBNNn-j4&7z2<MvKpIA+R5T*V*j*Z%18;VyQJgiYpA*K#sDrsQXey
zYNt?UXPL}-#O$u8mo%_J32C;XI+wo>B4=u}2jlLW3+#Br9?!l7+Y;pHm&!`m__EFh
zmU29neLtU)KiT5(X;*NLvd6~9en-Vpmy3@Dva{Y|RilSc9aiH4KXJV!UG^4gzf##D
z@TH<Qs0=~KQ0bzoi*-o+O<*W7dfmzF`4SWI2wVvhQ)g0lrm-D&XF_(CI57SC5TaH3
zz$p@<ER0+If1x@7(K>&kJ+1t8%70X;KD>mlF&p*rvVz}K@H-0Lt>FJFVRQRBsZNL<
zGG6pn@k131F*e5^qu>b&K2gEb6<nv_1_dusaJzypQ1HbHzFNWGSMV(gzFoohDR`@b
zf1}{X75uz{UsXOt<-Fbf-_pk?rL={9D>evGy=+$a5`GH=f`sYT-M$qHpvYmWOr#7F
z^WfDq=-S*cfD<Z%prK-vL5zkXB?-%DD29!OBG_ywhK+_|*k~w*jfP^_Xefq_hGO_E
zRdGwDQiixt!IvobS_Q9HFdB#}`bP@>rGg(&@DmDtM!|nl@Egj<Ivl4*^>c^aq?AC=
zP^<(J*HE^LTDsf!NeC1<RC+=M5a2zhY0yx5<32YOMiOt-e^&WuD26f8SRvvSRlwI2
z{0{}cCt+HTV@6OsR_G{Fa8CuRhM}IwiWOiGi>A?@SnBn}a$xU{f1Oqwp!}>zP$cOC
z3T@7SR1Zu89={~D3e*;>Rcush6&=xGz{4R+4I$ult;eWK0H07@0xvq;qTR7HM74$a
zh=(F-mDL^wD8CF#PGQ6!q2P&9&A>Wd!FbfNy2N)B-5TXzr{Xs$_)Z0HQSh%6{D?}A
zUc&c%PQ{~FF#La1{JRnsr7~U&SMX>VFRB%MzJgaPI?R8pwt@Pi{KTy){>KXbxq`PT
z7`>9!I8Y9z|D#I(x`N+P@gGUpMm>?biCuwuB>!mTAB!b8NT$DfH4HQ$FE*lK*=6Gw
z>xgmzQlcCTH5(lu&S5>#TWdfth_ntEjB{udlP+~CU{p+;qXCHFtX*n5?mI_AhCdcz
zgD&j_&=nZ*I#{FVf)bJOHt445NchyT$zg6b^UFRGaDXC|(_zfnF?5*Yt$~`z@LPOz
z^8nvv#Ot7s-<(`TY}b*7@8dV;_b3MD?Krmz7^7bDo&{|3s}o#-0M?SV%kPU2wL8^E
zrox8cUysYALnpSD;UYS8W_Cp9<2V0K;BJ-CF~2^33#cF9c@^h;{1&F+mh|-TJ0HJA
z#6uGN7R?5o<`)wky99g`EkVqUD&F*be00YoYu#iLsIZTZ?px42l-BQjeDrt~1k@+}
z&ev|mWgyUeV4`M6eE8HbimQRE<=EIC>T5=SDZU!@tlQtD^wIU&1iIlSfeQQR`aF&7
zdnKTI5;)_&5sb@Z)G$hZgJjb{OZ_hc7dhhhEnG%^{b(-ekIV0N17Y;%en$YN^psx-
zE^>hV+y48F2VT#QOeBB&Y8d@y0k7MmpCY9E@sNnQ?_z@wnrq1=;G^_G;FI8^^nX=)
z;zQ4?3HT_bdQO6m{wbi-d<;UETmnA&V{fjfmQ}=53Hj(xV@T(t$k_9>NB`dfOZOo@
zhB5`i{`Tnq4C0dEgZR~a9A@NKhOp6J`hN=ebQN!UzIGdM5+aFDDj(GmIh5D0hB07~
z#4}wwQ%O1+(?<UruoSQ^Uz$O8jF0YOz`9;?4LW~*-$k6xFUO$s=Xbr4AGIMl;=`Zc
zZNLx0Mf?`xB1d!$@J&9R0&W^`L`UT$M|4yVMm-Orxxl5!Sm#&67}OW>x}HZX+7Prb
zMvaO@-QKh?Dk?^nNv(}!v@pis$pzC|7^_k4u9HmW*ZntXVbr6isNTj}80Y9-=Ez=o
zz5&xyjz)`i)N9w^GG<R}osL9$dP}$+*YOHR^gmHydR3;UFU{7i3P<sesxZa(M)-ML
zI!}s!*@*9l@H@D+DICRrpu&`X5LkofX=)&z3{Fdjh{FK)z-7)3G>X_Ez5;Q0^AJZV
z6s12xg(?40fNOBAHR5Z1@Tq`}@(a|r*l5r%0KCb7+W_mgK)T-wT$_z}%xdB;1O6W1
zEe8Ap!1o#OCcs+__zuAL8}Pk=w;AyN0Di=P5f+abFwI&|8Zf>h#0~@g3*hGr_)Wks
z8t}gW|Ji_d1Kt&dVOGHsuN!bWVC2Crgvk<bDT3OZ9Kq-#;#~<cJP@$%0~B8d_!A?3
z4B*cUc)Xl|8AJ5nz!fm!X8;D?i$4=E%H+ZGRG9h$W_LFJs8Ix;s{zDM0DPGN<7sH4
zy`)1t`j&mG0pmV4+Q*AW-?h;m9-IOASp&uwn2q}P;&TE2-GK3Qvp+XryhS<4Lpt35
zD8M}oxEtU>28^efgEC47`Xa!`8t_=a^t5M(_@00p47eCDJ-yi>9#1ysLIXY;@EQXy
z0epi2M*wdzV2oAgK?BAU+j+u(2LOJ_fcpb}+knwmoPQf|H9la220RpSz5x#bj69`7
z`G)}>VZh@6<MQIs_X6~Gzz+0>1IGCGV9YIn76V3K46HEVk$}zqf_nuv8u3+t?=)bP
zJ@5+yJ`3>U8b;&81zz>RdTh`!O>i#F@$3}r@vC68aZLPlAH2W^clh9|eDF;^*lS;P
zzwN&Goj!P%4}RANd;MMJ7sUJ_or2M(F>tjH_WHA;Z}!En^1*9;@Mgfo!w?Kc%p*Y>
zzbD`tpy0nCOnq{Yg6XXq&j1~tLT`}5fYGM}#;wjT<#>eG<5KBU<|B-L?WMl}^wef2
zbN&Zq+kNw598x5WeIHy^J66oY*;G<JjZd(mW1kr9o#7<WpklOlU=*WAXln1gDv8$A
z-hon#9;vBeyVAVpNKKBDtV-t&$B|F+UUbwI-;~a@k^vkuB?Dd(lv83*G8sTwWB_;P
zfOjfa1y0J67@aenYb7x{=L(&3h0eJ`=S-(^Nn)L|S6g&?7e{%8uhcnL>YOWe&Xqdn
zN}Y41&bd<O?A7cD<P000dptX=%4?O_<HA}RMtTji&u52?^cs(oBBR&?!1i!<Se4hl
zlyo1?4r^(s@(wfOq;Yqp#xS%gqh&-=??f_6O7$OGU}~CZQfd|n;heN85G#O^#@&?~
z%19b>*JwUSIwJ0_BVz74B1(<BqC-UQIwJ0_I5y3=>xh`Udc%`=9T|7mkui528NDm0
zy`<`NwsH(F$eZLLFExwjHZEgB-Q{IC)GZMn!ypm5DiOA#3~VK!hAD$YXf#m*;*ppL
z5}>O_Saiq>4yqyZ-E~~v7z7F$16Rd>Tr@MD%4EVQj0sXHOxSmOKC2+E3=-=r2qWWe
zFR{KdFw$2L#*HW&6I)uw`pd{j6cn{5m4T^%ID?OshvY-Xh^rXgSriqv)3}jUokigU
zoKEgV#qTT*Omr4i)oI~l@AE|zoJWoseGnC#qtEs(E$1#R=dXp9^D0_#wU=WHM3<Jc
z-LR;wxvj3bp#f9w@Fq)i-2Bj+?jtEQ0n@?LEsN{g=@_*(#Mu{6+-{rV7S*>md8qAU
zy!kq2TJsM5d$CImI#vz(b}1-7NNUj0IeVX<D|%&XZ@SR-DeiXCfwrf(kJH{<`x5$T
z#*bL<sAB`A+B2PdC)V#0BJhdrI2kxMyzYc?GmfpBe$s>qlcr<!Ac`7SJLRMkCQY4D
zH>tMv#9C`rH0Jn8Q>P$}#GfC<Pp>(BQr!tP(~;wZW383Zh^gbI)=Zsjt%zc#*G!#q
z((&VJt@EO|8Iz{ZsGB^l=J=CpC*cqQEPaR{f{hVbJ8{ezfRD5B(Qi*N6t#07jaAgn
zeL7xITc(Lq)JBH(h$4z?_7t_v?6sn{c?(Zbn~#^mcE9$eZPq_Upu=%9^XQB}KGg4r
zA`^%D<wXzi+bRO<ot*BRh>fnqXkP!&36OHOablHxze4u<fWMEO04rw?vUb`LYr?iE
zOG>gkL`me^q9p%<3u-=}P1m@Z&+ErUtSL(jstBm6K~=U#s%lVmfNJy}sX97DIZ^G{
zGnG}-A*`Bji!sOUh3-;GSF+2h*$d_4D#uUuOea!Rj{gv;@svNawp=hKvZFVy9%Huc
zDD2x|)%Lh_M>hYa@o$iRcV^XmZiRPd?Mkcp{EgkXKEd@7t`Bg%hwEKxfnC;=)lhH7
zLe5w1pihmzeftez@sq?nw2(zk;0Y{Ej_yUL>KGeFwr%V3W|7qc>W`QF%?gevULLk_
z%3W1zc%>_X={V7ARq*_(mkRop%?##L-F5hx!)KLmNewRzE*(4<x4Dr8tjoR(wP|DG
zmAca}f={J8eXKJ)({(c4^n5z32Wrw#l?G>c3!w{BDb{8Wj$*V?s{PcC_5^%XN~u5<
z@E-YbA5Ee%y%b#8-pV)<4Io{r%83&Z+=(kcRVqY{EQa`o4~)P9=I3yZWv|H0&A>i^
z6p?}xW<!CH8w!R}LZMJ<C>%;lNe|HiwfC4pcmOUeigu<7%<JhvEWCn@wjc0%Ez)Bx
zmbb$!Cm(C0Ve+xCdLH=@Z163*Th{pmqm;ZZ-be1_A~gU^=e*5?<vUnJMi#vNVkP+~
zPd@qOmeoQ2e)oK_S@rx|_oL@;I#hc86VUwqI(GfI&wDYgldeB4uItwxxUL_g$GYEL
z&Hjz*YTMD(M)D+kQld%r9vq^`lWc`clWaRrvWG}lt8w1!ysO#&eY33V&9dcji(O(-
zdjEve?4n7NFy)xjY|DY`Yf&B3FEXt;uc^NF%AWe#IsOOwA=cL}#_@ZdOl$6cUtbG(
zeGLoCz6DKjndqdmT_)ms+ZE!#b+<HnQN)WxnEd^l+VXLb+~=yheY(f)Hum4K?~jLA
zce~l_ZardNAP@QOHVDn9oqU0ecDMNTb8&lu?ly>CA#acGZg(7r?ndRqOB*Q*Qg>q&
ztNrV41-9*OSRg-Fe(;tRtl}r>jQA(%IY&>WC+ShUhtHBv(zZkCNqU^~U~G5mVSKL~
zyi-I?Ne`9}_xF3n+th*Pl-(`Wo81zKl*Gd#eSrU2I)wV$!(#Ge<Y7Kce{&%E8x;`!
zElc$`)+OA({)Xu-_;c0Y?%h*=d(uC>9b*0MrP%&vejgw5{Vjfai}tq!vPkhtg8s(y
z+bi+?ZP$V5Z)$#HWkk$xtW>;z{SEV5%CoA!J)J~<qxnrP#~fn)?Zepq_O+Sc5{RnB
z?gagf=eOPQ{q3^@(cjek#s}n~zmcxC^{4pdKU(}+zn3MzTd-I-)V4z(ED%+Bu&d-a
z@4iL$7KNJ<bgNznyWx~@YB(*N5zY$dxaZ~E5wugPwg%5Bel(or^e^m@8qRQCS|)VP
za98&E2UZO!E|@wvCpCN?2SXHG9$W@22hX9P;|5a*zcjcUcn-EvFg3g|=nl>veL~1h
z6ZzMrhMPm_eQ8tR)<a{pML5^NOjCBD>!iExqHG)i-XCDT>pEv-W#{pq<C352I=$@i
zasjgZQ2$&x85OLZe4vl;9_TSLM{KUQ(@Xr%@{{RVe!Vp1M9=ckAy}V>5nW5%V5jF`
zt#S&GCxz!NX~(2^lbwxqKsu7nTAD^y>UjZ`qTv1{Hrd_!QfQwREU}Z?b0?3>TlGCL
zF7N!NJX(yzYXIwvW0>UI<AB&-!%f|=eT;`#R`lp>byFOJ$m^0`84&0zwU3AwT0)I=
zhhTz133z}#m}w|DmSb7tDwc;K2@)8m?waq2GU36$gWq6M05_%!7MfRv*vCd)gb8Q5
zX_8Ok)f@?uWQY~`=JnYWCYEC3hXI4c-()W)GChD}bZZLIvX00)GHXoMTT`>JChp?=
zTo10vrW0_pT%6nsGX~~qzF43?P^bB3d#CvpP<b%$()d{4Y_Awtl~3ZJ-;6;hdQT`b
z#Gm+EldaGE^`G#Ib%oe7fAfqpe@D|Z>lJ7SkpG(UuUGyHmNka(e}vKo`Ovap_+JYC
zT*0?l){zu{2b3$wzgyvl@xuZLJ|*T}Z!U`yrhtSTq!(i;z2A(6IdU}(Bp2GIi{^oi
zSG<O7C=c+!zQM!Mgg1C#*x&(TIOd_6{JrrIw<?Y_<WRnGlzuNfFb#O%G9nH0@E3GW
zO8dXc2M-MYLDlD<U{i_W|DoXbB#h^PY!|e{1d2yHOeA0PaG2K)xRVuahxp}IM3V#A
zB+6hfOfU_Y&{jg2iCt<P>viRW30~KFQ5EvfmNl93epkUCNSIXExO0JtDT;|>6El&D
z)KMnl*YOZd4ouV}!35KQ2`;2=iCt=S1WfQM37BBtVB$C*69k(~e1qcA633Gt-x9G*
z#IFt^5jhm-1j@kQ66Uv<rU4UNNX^8n(%OynSLK5V{sezX)%44jHI?$laORr-P{Oq1
zMYqI>iiv3^6T`jk6h`W3OC(rxKs-5==$nbSFrQAE23&9{4KDaY4qUJgF4#A?sP%C{
zu*t=Aibqq-AYV5{XIv!sk|h@4P@<D4hrP4~(|`*urNIS%9)Jt>!3FyU7bjERMq3bU
za&Zd9gNswi-y0VRzK@WK97=Q=<>2SS*A`3zF1VDM3yfVh0JTf`;DX`jRFA>%IGyr-
zN5L551e5rmdK5hd7>4ATecV&`v@<9jxSL77=5Dap(?$Xt?P;+u!-yh>LY_&9{fwFK
z3YrFt<wFS*9|r+>wlxl}&c@l+xz3OjXJ8O#TjS_zoL9|fTc=ZKyPd@(={ZhXHsCBe
z&iWx6XJR8=Mi{`ub{YW)^>)1Tt$9jBHO-=u-GtM6$-g-I?9zsq__+tXejc!omlb|a
z0I#Q5_JQZA7kE8uu@5}YX29!-fPLV35&>QhE%t%uVF|qMtn35NofvrC{OkkI-2!-S
zcGM>Oz;n&xMT(oV5GDcAz$dgUi^#{ug6`xW1r+(!Fi1uIL?};^KL<*Z<j(^s`3qnO
ziTu@;6(Ro$%PJv%4c_O;--44=$-fUT#pG|r9tHC8o-%-Zyw40I|24cY!xyOY!Q`X7
zL&y(f4+Htbpxj7)8I+{S$H&QV@==b%$zP1`7V_~;R8IccP?jbiyCEvcKOf8J<bT_;
zMv}i4tl(ax3B7>)jh59;{wB+6B>z^+T15V4%Q}bryDV!y`QWF8eDHG?`QWFX{QE7d
znfz^J6B+&^FqTRFW0tj${3k8zZ1Q)Y>d1f2vKEv7qGc^1AH#Jv`MY2+ll<2qT_XQY
z%W5G19n1O_`S0Qzko*r|zn}b1EbCnIKf^{4`1rTZCqICVBjks$!G!#D%UXfWJup-y
z9Sxa1IAnuVyh#c_Xbk==KxS<D0gb{)WXfAucq<AbvkAu2lDD3KD4$@|HaZ!)ISqHX
z45?;M`&ZEE@IKE5?KyEzf^%36moq_U<Sj6L$VX-o^6~CpLOwF>OFnvXKk|`zDf!qU
z)1Q1~K7f4a_zol=nGYhr7kU`^$b1O-$b2aI5muk&%nu_NnGYu)nIBF*GA|<^nU|A~
z%qz%8=9T0l^AY4DbD9C;97o1s(R9FZMXNZ_C42aKh$@`Y&Q@s&#utm3U+S}HqV+1?
z^iVH+Z-vYG7LrXc2~?OWmCC4G{*Mvhiq#n9Q>B=6&!G!l=%XQUY%E>3Q$Y8l1aviu
zjyoTklX@|CFhz?V&hA9~8u#r<olnORfezRC=%`bUA_AXl0c_@X0$|K0an8qY&xb*A
zOB_`kzrE%mdp7~yD&UO!_C|ZqEF9;q00v`ByWY1WMD>FD*^||;-oHTn8b!wg7-1UF
zK7RX50WJxC`#b=;TXFfFuYDu+$?;o)dP#=glAA%N`OQ~1PrygXy@*SKkG?c1B*91D
zC&7p6i|Ve@^R-()jJIU?D5XhL^MN^wT>?HzX%b9=kJ7cEOM;L7qrr#Kf8>qv>*Hg<
zIN*}#e*;#6PV>PNHsAz&4EQeaN$@ey0bLS&3`D<AhL1s8kY5sf40;E2nvZ@6lS{zI
zpwEC$f{($ipi6>}A%);Wk4L(vcE0u)8bL%7d<>llI?V_5ZE^|t7`hPnB={Km8t9VX
zW7v0+<KwV3$S(;#4#Rl!_}~XJ-~@ae_GjRe;A40#=#t=L_(#d{QHJc2;iHUr)$LJ1
ziQp3OQFc7=f8p5JAK!DPoL*M$k0oKqH}96e0X`DFi1_+dWlyB0Ip6QD0K%9jDjNW6
zKJ;^w`0!aNtZV~r8ZN)v4utW1t9%$RzexEA{d6BBM>m3A`jW_R#K}q0U6Lf-)+Fiv
zmK@zkdMQqVkCER1-PO4Kj>e5q&m&(3Nbh=n_eUU%_O1E^@N8W49+82I9JTLTxQzTp
zoeG#cKYY{e24LhjYBgX=Px(#4MGmmv3gD<Uz*8UeIlooLQFnnr_dnfVDSsayqiAf*
z#zps~cVTiw=i_5E-7^V3M$@>|d>n@`xdeQSo&kIke2iWKI?V^=O)dc+qdS0~jf?mw
z!bL6-AG?50)L(q<F(yZ)r~K%hnOp)s#?ZS+5`2uIxkdBwP09=|0Uu+i?Puen`}V>`
zE&(57ZUa6UK3-7iDL<-na*6nO1^8t6pnB4L(A+>S0Ut+%fuD_w?%Nj^xdeP1u>kla
z_&8#NN>BNnhKpPRK90Br_$2r^;@6<le4Ig<!6oA38Q^E*qWccSMJ@p!M;;EmeqJ$=
z`tkLvBkNUq%5RpUNx;XE&4^2ak0UPzo#tb9G(Z11Kk{0{Q9Rvu7%p;&`1la`B=|Ur
z>Vnc!ehs+DCE(*Is+T1AIEv<H%||0;21oh(=BuNqt!Cq*`|5s^fRCg82l2`9@psT^
zKAI3F2iQOF9!2$%1RrB_K&SbjzD<tu_wg~d1h{3mh>t2<<cRJqT*mWbEUiW8_c;VT
z=j&HvA4LqMr~DQvsswzDeHwAe@ImF!e6$$(l_6}FkIJF@u_9y7$M4bf9He=f%9p|v
zvYwAY*mw>ey#%o4Bi*1o(MLyhr^}aS(E0OQjX0fOu0iL|Z;g>3wIMmGKYxCkB%b-`
zMnrH#=g)65@Vb13OqDpltuj65r`sh_e%p-viuaJ;4kJJ6W8@O$_agARd=VmoBRW67
zZ%RCuZvayz&hK5s>HPW|biVuur2BAw^lnZrLHUj$8lB$|rb<}8W2jH*{K^bEUwa%A
zL7dL-aD&cYKFUMqN6&0>iOM$`c)B<B=MlKb5gpBiMt?qL8gTCdM|6}gIijO6YK)_C
z)qpjh2x{lI5<G4Jl2s#?^20YIJ6H*>EUSz}-QKJOS5;Lhqr%Bp2`)IprQ2vL!M#!L
zE-S%bo|RzP#<9O%&k0y;^>-$s6^`LnP438Ex7>hfC2h5a;Zv`?9M?jHBls#6wve8B
z^UWHDPw;ITMm&8r{LFx9c7Mo#Y1VzlfN568SC({0PqX(w4LAeg{}^x(tc492Z`{!@
zG&!Y{d`mhxb&I2Y@UeiYe%e7FvJSKrMMFb-9}Orf^Mly=w?~6}<(@4zzrnq7SaFNm
zbR!Ff$jiid_U$Mo88(bk`wg?f6d`S7Vv7^4^>dq-jgVU>VH(nEZLD8NX3xfXq47~m
zUYdUhX~)$@#!a1G6Pa-MgrP$t6IvE6X<pda8aa9N@DXLh%ZFE#R~&vyWkqCOOKSwC
zM6AQ+MP@WES~7FeDHEzHM;;tISh{q>8@fzjb(z5WTA08(mmdFiJ9eLRnZP>GCa|K@
zh2^lttjop3<D2KyO=wv>uX%pm)Rxvo^$TG;E3kF<m2bEi95=CXUj5RA?PO(3qW=(J
z{Iu4Vxl0?`J#?#yt!ry<ZC*Uzi>&2HwgObw*4Vyui5K&hV5|o(m-fEu<}7Vq*xtO@
z!$0FFyI!&o-^plep9>>HUi=@0@0L%C<qb`Z4d3!8hAwYwKDRNNqImh)^$VkHJ%Y!z
z<y<F)#0TE`l~MKk`XJGtil*T!ux<rXoTZDEL94c=mezI)R!KaJG;tMjxOy#Y@Bnwm
zx-Zk-G-r_eR}x@4r_;|WpHVElkBBWFE2CIx@kX(tD8EsxXiTh8tSH`R6e}8`jbcSH
zQKMK<oX;p0D#kuNAMaGoAj1w8!QF*-*tOlymKbUEs<E}Laq`0Y`Ig<!$$Tx=Vpir`
z@fNdW?qsZ#UJ*`cncF<Cxv>?g(`Agzb#i?}dkbMR345$)S==~hxzgjX`(@LP7bjRm
zaidj9Yw^+ndRkxiN<V&i1yBJ(MH#3CDkxF098g4x%u*Mx)+k@d<Zhh0UAl=JuaMc9
ze+S<aP+a7gZ)MSolCtOZ9Xmkwyt2ri*XX)->tT_Z-)}I3Y~Jf0Ht)qSwuiS{H;K&N
z{f1;k&3!#5&3$p6u`geSNv|zV;PxCh!bEIlHO3~`9|M8gbKUON&&sx3V7co8rPjSy
z&mI!0?YQ%}!r5;fS6DyftRJ2AX49ZS9Xqo6c34-BU$Y~Xe*^TpGZYcK0+GNjJCeQ2
zid4_uyvv&KdVTZiJDQu8-#NtEfi~zXc42SN$De=xf2{}%S(W`-zhSda=A?Lo9nJ^Q
z-zKn*g#C^hvi71ThHYa<AjO7eF+LYsVnOEze<Lk17rI}$wb|~<zU#}+ESpu9dRYB{
zys#a1!hvuwxT5&6)NtUpJ5$3>S!!z7CIW<ms|Ghf<tv-?y^4y$cHct81q<uG=ZLYl
zXV`u7L+NEfXnqA3WcH;p^2c=BLAEeuOm5P+)a9rem+HuJh4TpPo@AD|PHs22++5c^
z5q?1~^uIE5Tz7yYdXc&p&df$4ahjTd?SuFsv%eE?J29l3)byI^X-DWPu*8J)o?yhm
z)ato*((#&DOlw>3;Tj#9UN>R#WSnX~sV}WH{~gzCrS`>RQcO-SKo+zPvofS-vRX?_
zNzYg4>q4=UfhCSj$HyZl`9-Q4z2f*xe86%^o<mmHn6?jgtn@-0rE4FTxAG$AVw+UM
zR<!1=1PW_Ootd>l8F^1&jx`Q}gP=0zS5=}1Bpz!xU))}q%|42Zu=n5ujvTremaKSD
z0H>{=gy5;T%vJ>mH&tpSO+_$1GSd>Zh@h2*_{g4?n2rcq?2L`1g$FDy(d~Q3MbZiY
z9_KUUA>074LpVtls0>s02@jtGrTdhwb)T}5P;g4y9|b2vohg-Oik;}G<Ug<cb;^HS
zZI{MU3a^wrg;f=z+okZYEBFHie<ERl#;5Jo0v&?rMLz{&z%h))QI4OWV6+><r%2e^
zq_$(<s!VTemhss9Nq2`6XW}P%y0A9^a3l`^-mdN6*lzX<%n?jOuLobs#&)i0)GQl!
z*oakQ;-y2?G)kj4wsWcSu>+UlXTzteU#K>gFTuK)ssmu7ZbUQ~6T)n0(aW`VprcLN
zagG+tjC{q-prZjpX|>n_t?A#^YGX<jX8`YaG=tH-l?$AJth~iDjfG!|%b-i41;YVG
zybhN8=<Y#r&)1QLKQ@*wj3xQ#Q9%Y>jiOUeiVXDZm{}vBXirph3e2QgRmTxdhwBhF
z_{f|Dm=-Mkt_28_?s&jI^%DX1@tgTMaNs%4`S{J+g6wH*_}wZXjQc`u)3UzdCjxv0
zE?S6HE{7&*YIo`zH0_e3`Sf~RCS4QYB3wkrQw4mY^KDDY=>U%UmEUa#!Ytnoz;F49
z06!T^m-{QgZzQ1ei3#&=0uAbh%SXJEqw>)`jQi$)6YwBhen;X+gWr5w_@?y4FJ2ee
z0rrb`^DjV*7QZPn^8DLs@~J*`J)7dcG9soF(&gU`f0l*}-^XtOjc45+x*t;cF!P#x
z6!ZhE`AAp!5gqk=gWrOofOUS9H#wqffN#=G0IcaKUvi-^<VY1GqGF_oCr26`iIg#3
z{#K2URHMqu5koE+Ia1-Ty5vYp=Pa&Y)YxVXZ*5$tmg2vx(<Wsj$NqX<_5jL}@W^CG
z-Rde8rsorNKRm8HNAMvdN6O)1iAr5M1s~^wXZzq~KKM!>?D41ad%zd}oDcS<Qbqr9
zY&@TANNx7m!INX1RX!4yyS^@RthU-ZFjTj&aWS8j<H@%SygXk>ioFap9~k7v@+mqA
zGEwIX`N`$^LVhftrIR2NI!z}58t3V>YU$fI%SU>^cmjxCEeGLz9kBYvWN_mv526eX
zrR$QxeQQpa4DM?ogS(dADeWsomkiF`u)i|6hL*)R8Vo`y2+5*H)QqP|t+NwqcnN`L
z5+$Cyp-VicrH)cOH&TA=9whOctor?39k!gP@Xart)516<rgQPhZa?ilA)+a?0FPq+
z4DlTKpSgc$F<p-Y61t!67Q&@tYogLI@7S6s>QIo-1+ww6Yya7h&}HsOO74a<a*-R>
z(B`*eakpPO3DWHANswm06E8@!w|HVd5{{7|4XD_Ka*A+e`ovN*qij*BnSqQ-&ED%w
zYIdpZ#z@WX5m_WPL#JS&*+U|$sB}mcdK)BWzjocroV;#Pk=pM?7Ea7DMQT|jQuAJ(
zJlPo1TR(N&2XS6b0?8T0UKDUYK&*9NwiSq2_g*@?q^5NCt2L$dC1>?LtD&g`$G?ok
zb@-U-9fQYo?C9559s^U%2f*a>Z-#LgO#c!w`=*+LU42Sy`1!kvO9Jroc6BQW!Oz{5
zSCS1sXIEB91b+6ew32H0S-Vn7I^bvSa!NX^8iX?H>mh^Nc7OJiCBN3+07?5KjSJ9c
z!gJo5grEhGyD5jg$l*4DaxMgMe`*$|=0gzYI)7k6oC9->`Bg6{L0sx#KZh93i8bCB
z&L@Ff%0=y|;hf6T95HNbYB);=GISuVGT?~A=A?#GD}EvaDLUX*obHI>>5$-6xD+_%
zW)kKtV_{y7G~PI;kXDkm@p{geBC(V6os`(!fI9UgcH1GbgPBH`Bz6$krCwg(h@w4R
zJqq%&T{qM2E`@lL)HHo?gm|*p`#ViPMjb^tDa1QA{zF5IV<DbROJdqRMnb&ty?O!u
z5ZAC6f!%~mteDyF06)VN*iFpD{&+^86(_Kpl!*muj{BY`usb#z3weCkAMtJXMPR3Q
z;#0!MV8`(yVSgjfdIS&_@H&&#_53nqbn76C!}H8qM<qiTUW^OKb$%kb+7dI^BTByu
zOSxPa`1r_tDVNJn7+EOga#TgJDQWHfF)J{wOZ0|{cpicZnoH46>_4tVURZ3UI=7xu
zqOn~H|GI)dQSfI<l$Ir7It!jfZCJQv(c0k(#saV@db2j|Rn%64yZc0K^ng<ijhIl>
zW;V5^!3zY5+JX)?9sJxDPEQz!%7G23JZDJA8JGeaQZNw(Yfx-MDuY7X?QAAV&vnvr
z0B4cesE2IWo<h2eGyo6V=>#AI8&Xam1gK!R<35Sou(n8+O{g}C$-fl_ZOGrO>^0q`
z#BmTI6cPSDWt?@Z63g8WgExfV27@@{Kk_At>2~0LSO(pbn9ga%%%;T(AoZM2Oy^#T
ztdbDZg?@`126(wd1LX*MYrk0e|2yuxJ{s+X#>Ud6eFyg)<Hbe;)b}Vqv?sYtdS@|v
z7B@C<B(5;-n{^3b9fzP7uJh4d4p`+)WS(n5$jt95z%P2S(SVQN>}Euv?c<z}-<-pc
zJ@MvutAH@>n|n6k$$lchSKvyG;&ajeJn_*U#B{k&8gx9Z01n~uiRp6x4BRwaezzS6
zqkMV8029vd=sqSL`av>cx_nx<-h_+BPzEk?R6bh2Hu5WI2RsOu-}%IJ1sK<!cneQ=
zcF4~!rYpD=F+Ekh;rYdM1=|prjf={s#}nmO2G}egjmbH<{LUw)E35!P5iZJa4`RB)
z;}B2vKy>N2$kBbN-y8j)uokc`AD$fSh|VXbE2OfWii`52e94iv*NBlMbW<(~DP5H$
zO-f3))up?1X?t}^>8Kx2uf2@|<nZ{y`^s0R?WLq*T~fNbvntEKW>UJ!^2Aa)h4)M8
z6xt`Hlh}AEox+byNbZ-?N#b}Zoy5mU=_EQvN>^EKNa+ChKAwU3BARleD#{P0l#Y5<
zm!@2ol&(ukH*-QuYvatC#SIIW&TZT`t>OJjG`(eMYeVDA8Ljn;+n^!4X!6p<4eia4
zky#Uum|4GMN!!dxi{>=Wo!dA!a!N~UCz52#YFO0P+*a41bZ?>CB|2_?=*_P{O2^MA
zsYJJ_OG+0jrK>!+QaY~s{ayaGl91A|^p0h8e|8`5L`L_3`@bxs+wH#1GP<G!GP-*{
z`EQZY*({@bz?9KF?UT{H33z;Sdu`*{GwSCoY=jssgs)@!fy6Sp4J@OBawnf<q!i8Q
zbK3rKyo~P0oyq9l5{YGWM%kh=Is+M%(Y@Q5jP8=eGCERpV<Fv6DTV{cifxeD^&*)a
zUWnSQr(E|+EwfW<Z=K2L@H%vl<37`gj1IBi4!GYX?Y1r%9YjY$Jg;SRFMBe&m;V2j
z(eZ32WptacyyMB}9zL{XbYEzaevH4!<xgT69Y&5)w6ixD#4Mwm$TGV3fsU2YO=1}x
zE#t+==q9s_j?nQkx+yH9qqwMy?l_jw(OrLpYu}XWx@2^;I@l$nlc$;;livCHUs_ZG
z$-n_okNe~+k<rm=fOO!aOGZc5n!99l=ny`c)jrASM(HkP_$0?7*@u#&Wj=tg`4G`^
zIKPbUV$kV01ii3dMt3RVRNh49IlqkVO2i~1qni)9WMp)ZoF^rtBU#jBuT;^%6$l!#
z8CF%(vY9=}=zfQEnl7xeBN>ffMn|%wX)50IwgWI^QF%iE6VC7aGP<`x@P?lVuuo={
z|15BuaFOh2Pcphz#1F#dcYYb&bs!-AD8D_)=x#=QGBUacL8t3)PcpivK{p4N-}(40
zECWF@GP+|yr}@~EjE>q&mv2upy4j$MlhJuAzO)gm<?y{~(v??~mrI?xWMp&$#>dF$
zjzB-^vdH-5S!84zd-GcB=aWr6sme!I_dE<bM4a<Ry3({e1r!R$78@7o6p*n|@1)s^
z9blS;E>s|S6#pGuYYBiO_<J0}59sOL@p@$cV}+x5Q-%j47_>7+I?&VX_ZtnvC-^Z9
zBfby9-i!^HM)zNhc#?>}XTTU$9=lW?j2@9|#A7xR5d-c8_%H(otvJ$vA@&m|7%*gz
zQDt`I-y3j~5s%q~PBfDa@%W+;s|^^lg!sMz<EbTXG2p`id-Wp=E@);Zrq%*ReF~bD
zu7%%2!LK6x6X5P=_&^(Gk=r@<Q7LbDd*ib9I?v=Iy62+CiZV;0M`%ls5<QX)NAA%G
zCEioD@yM12h~pFxYmu^fapOK1p+r8OWy^(>6uJ8BSB^686Saf6u%)3AtVE4jR)Ejg
zq!loRDdVY#6&}NMBfsg(5u>7-ceH8FoW2=oTe1-Pb*yQp;}wcb&wOFUyHR5%9~_Y$
zcbqP1UY9iQYaz`$jb1+O>7q;LZqL%Z&XnimV?;{iKC{{0WS3dXH(b`6v)3FfiJYwU
zgDH$NRp!#&M>`S6^>BBwIPMhpP4<_%?~+&!8?&V_k6zPG%Err^-NO)aWjqlp<jVMK
zypT(#iBm+Q4F6F?kyCs^E_y@!N34)bq7o>g$@B?@TxQukA(x5tgj^Xh<{LA$t;V}V
z2DHvHwLt3ukpZo<Of(oISpRVx(mG>W7I!@@GN5%v#4OPIkH~<yD^rTQ?hH62?qXt&
z-6%4kl9ov?5^U2kMkVbc+aZ-Sj*T_uh+A9F+YYOw{p{T>7otyQS_RFs*Vs*w(3ItU
zhlriSn>MWx*ILc}nqITUSY>3Aae2e?zSiJ%HieragRC8cQ!dE5bVqRY5UaLhNbj1S
zcMrC9eiG`~(QEZ!tEOY{>Sp}Hyd!?^Sp7Hr{;hZQ$j~5b=RbF)FK<x!#NB0!^T50J
zy}RXt`^1*Z*X3FrYwV)z>+GT%uS@HdYh8X#U_;u*K=)pK4jXL${<IA_)|1_P_o?bt
z-1~TI%(ZykUh9<Fb?Ixv8%2M+ZtmLDx`}H;bu-qclv=<Bfwk)9BOF-k;y3?#cS7Uj
zyKYFiJ~UzR<i_H=ZwO8}zx&<5q+TB;O!vF<54#~e;hf3$-;jDE;wH~8esJ=AH>TX+
z0ynSwM>mEhtmr<XSMCj>Pu2HDN3Z<Sj+r-D9V5p#ZnQcYH`?7(yIZ}AH(Gsg5adRu
z_uRG4&Y!GHE3sx(uTSf1&$_fnb$0dooa+L$t0UHRIX$o55UAaO7;Dz0*QNEdXFXeV
zX?D$ZIUPCcb2^UQl5zjLQ<k7+F1s-k-x@vfkh;9+H-oJm)7E9-+oxkq=m!G&MJ3l-
z*TB%~tcR~j!SC;{3F7yOYupVM>ZSOaKtF5N!^Ao2;e>0Q>#=RW?(Q2L@Os~k0m)VI
zN7ldzb=^M#CU`@N<TJkt+}CYLnJ}~X$c?D8;xje|u6HIZEH3VqtGE*#1M-VEijIa2
zqF3=XVne9t@uF=T?A~WwWAFUMmN1na-z_jgX*m(wlK-SZI8o5=X!_`R-}|0p9jVQ<
z1hknVz$z<W>{YFB3)BjagIeM3^F&_(wZedN%l{$!p2F=G>{)lWd+uRZguA)Rhl~x5
zns{1<-S!Zf=nS@J4$W|mdz-?r_gNUM&m7`93;&h(S@`^Lo^!sNSKZrPI`@ve&vZEV
z)6T=G;icgeN$3RK1;J3=nW4bp_wbD}irX>*@}{Zby5LV&WzuKgbIjgid;eZHCQhF=
zv-2H2F`pRN$|<FnpP@cI>E&aPUPemY+yd7ra)UjO7~<v(a#PdYQs?~cF~M*Yn=lx3
zf&)ujLH1Sg>ST$b>PdINRS&<|lTI&ZP`{EA&EYZMVWK9O!<~)@;MS6|;c+D;2!4ob
zbZE)+R#fCSa%lbI6I@F}OD49pTjF>Rb8o7)DmpdN9~6Jb_0QDfE3iX97pn^P6x2??
za5Hr6a?t?@gxePd!w9F4KWoS3op+IYao{`7C2SRRnLQ=%JVarkvNKgftc36)I#x7z
z8HQF~NRfcoQ?YD<$2BhpaXbo)l?Yz$VY(lAqm;FMH&fhRw0&_1`gd{4xp;Y=_^zOF
znc}>}<1!<dQFrCoTZd+hybB}k=-_#EuRAG0@!;!0QG8bR&f>EiH@MR7_Tl<&zsr9r
z|Eb{e57+fwF#e-{503arWgxg}lwFn*JiGX};TGrQb53#w!y0eStyiCMNpR)&zmXbl
z7(#2yTff@Tb%Drq9Sn>fg$1tb96iiUbyAK?OG|Uy7w|hLyJvQ{f}RC1zU!QPm@_zU
zeE+eo=mxDg9zi<~$q^)aP?IYsN6>RLf_#e?VpXu4F^)tJHE=qFH%`t}io2MWL@t)o
zcqDu$v}Byz*Cf6za%jo^30${?mW)@}3!~U=YUo`Q&GY5ZB5fI5Tr6_22+6sAO2h3E
zA;(*4%hGn(@LeskX!t?XOcW8ShEN4qwqw-D)FtvL5^<@ZeFjtvQ7e(-Eg-wo@E~Mk
zDoqL42636lR+ECbkZ~CCmx&@8R+uQ%V&J}v^Pxzooah0AzZV5AcD`d@0^7gmjmtZC
zTwaTPN#2TaP%Zw=qrU|mhI|S=Do0=llfQo7hw41rnq}Mer}IUf9H<|^K@ZRn^zzdt
zwz=o!+|hSINw@y<!#Q|n4%>399;g_mMIZivhH1e$!E^4pr0;@pH<QBsyx(Jpo`WHJ
zmh;P1$9y+6+~hoJ^=d-le)`o8%o}Ye*0aIu^z0mH*rzzdCSgRrgsUdICp7GbVN^OO
zba&XzeiUX_)tG$akQ|dShY!m!`Ia#zz12f;y&WtvMx}MX8kINL-l&}DjmjHsZ&cPt
zN988l8<porN99dX>;^R|Z;s}<)fknx*xso89gWJ{?3hvcLtBqZ>rFK(e`tH7()C8=
z?Y1{6`+B4DcH0}3)p}HJw!Kj~OOMLUwl^xzN~Om)M(-U_x;5yZ`}Rbp$Gmp;$Bfig
z`*hzJ<y|Bgqak}7lI*Wl?(SHJ=JB0l+W`@>!*-^~*G=oU%T3b~N!PE2&VPh`lIz$j
z32!>+^-lv#f@aKdGuYE7d6TT;3W>Y|!L_(zonaJUfF({w<N#chO#UJ<Av;Z6i%50n
zlMo!Ql6i><8K0QMRuz_g70oFXF-dTK4P(y*Hny~w_E9!L(y_QA5;FcSKw`d<1`}v%
z4IrG&KD{o<ilo=35W;wZu<!=<x>wTH0#S$y#-}L(d`NQ;20q3`YhGl_a>FN5zdK5r
zUN|aYWVSTDkT@mmGE7HqXmek-sC1E!n<5f^f>=nXxnIQROEtAkT5#VMmy#rd_sbr0
ze_W)@i?an8JKP(mw{x>d_QW?;40*EV*yOv$mLh-z)G=fN`>JXkr~J+u4ey03M}uZ7
zu3yQvfluX)Z<{FhG4rgv1Nsq_lKK&t^f}nMr(R7j(D9LIa%vCi^0ATBk>W7}&_XnZ
z<L|T#*o|^<ZH!C02AIwAPV}xGn=cj27^`TkX~1YlB}42C_9$sgd!z#m6!E7W+LRJd
zd&pASR~@V4;1gen*24}}ebw<gI^<eT=!mQ%<$k=HY}$2)gI#L!D$<<LXtX`q*DugO
zFbgsGh=o^xo|Pk<Q2$U~T6VVy-KKZ{`_wcHR*lOMxxwsi|7U8qH>PH*xHN52ANx(6
zP)&h%TgbIbfl13c8aV_8@I6w73z26O?U?lHZpafeZFod%k?}3%!x&o!(`nXt7&jmv
zFKg^yqx@fkJ;Fb$w&uN{;MW!Wrh-3G@NNmyfrYe{j}+J`Jq>Gy@n*{KU`3BDvTSGm
zM(j1A`#=oMTLAm;I~WiG!f0!A%y%#l<j`hpdLHu^fz$!nt<?eeng%_B*#gY$K8`3#
z^_23#F2mRbkW2VKt77a@@V^xNp@c<>gasOd=t=*c*(*_SnSw_s7$4Fc{|yDBqcJ>B
z`3n?&xq>kXbH3kG@YM=d)gx|K@Gn&S|0wtg1wSKU3)RbJ_))$2#Fwt#{$BMy4=h)&
z?;{Cla;UHZO6aTPm}y$mppv-~btR)PAxewFu#ZY+AAO9CkGvuaYrUr6_Z9rHgax)?
za3$fppXdcX@)_=@;0gs-DY!<#Cn)$d1ve>wp~7Pgg7aCWV9Y}dqvP;>Zd33b3jU>n
zA5btl4b$&b@T&^`tAwf2*(l5ZWA91;t17PcUEX_ndD%A-NCIIMP%(iJzy%Y66jYQQ
zRBC__d{IIo0g9l4*1A-yC@ujvwA89qi(5;pwu08GwQXFmimk<J#aj1Twbs`E`_9aL
z@80_!lCW6YKa<>d?m2Vj+?lyEbMKvV&I~GD7GZHJ9m6E66eam9e%zHFdkdCmsdX^{
z_0_s(h(s+54{AM(Pk?}3YOBR+GVDke7OTmz2Z!tff>^931&ht-#cHq;4Hv7yx-?)(
z&$iRDfM<pAvz6=9fS7@$ZLnAk);2>_Y>^u2G`N4V_{=qW@fp;k)2Rez=?<B%bJiX6
zHY_pvytE<kJMBXt_#L{m3zSG8=u)x)u)N_wkNaFgxI)8AAQDd~d<=q!!v^3F(#tTw
zM@K?HPfQy4UMd1~Eci_Hx`dDhioSh}Gq-A#X-h~!;6o-4hfAIfJ`;muLMR4>*VZA3
zr+w0uW%wfD;tOLWk|&sx(18_RzSKhG@9R#a3m)O+OIrfID_!x<DLRu}S1J_^9F=Ne
zl!^tXE{@lHIwE^9PGUo`>%7j#w+uKMNJ3}^#Z}(y%Yb7*NC>|2=9~|X7ZSJ(!&lzi
zlOg_)BzzbQ+}F+f4)94y_|W*=*0Onj0M7f)`oP0Z0vq7<I52=YA@6ORjmJSgHf9F$
z`O2F=9JC)Y(ieQ?&Bp`SGaNYVzVa4qK(RQ+`-88%g-gM3lAj5<ue^orpgHBu*ZfJ!
zQMdzftOI}Wm80k^F#Ooh1l(7S?(CNwHvPd@j^bWmnC@o+?kh(z+I_4XPCH~deAdgw
z=Yci_hd*oq!PQQSp9h-kx<0<r1HpH{Ul?#7U(X%jOV$pa@?N*>GT_^B_ycLK_Sd@+
zcpDD3zYH7<Ebp5*T;=G)^S(Iz;ZqP?^7?RGVtUH!je`NWf5oCc2Z8R4kHVyW_{QXs
zHy*gtuAJ*rzONj8X5kvnbvf2D5cid%?;Owu;qV7vIr?4%21gzqI1+&S%hC68#B`t>
zeeVRHQ;va3oXGc;qwhnwMiJs!e}oK4%F%Bd=z}HJ`{OG|zt44g%0nBIkfa>_@#fl*
za`fjtaLRG8636_R<v4e>m;S?mpQz*Az*pY>-$A5PUgm*;@{R;_wX6Pk`I35IInr@3
zkneavHy`VHAP(~J+02kk9_tTu;maixLNa-O0Np8Xj&LQH_qIwe^6-q6kWAj+5#z|~
z=HjczxvLxlg22mgupG=M1LZXVy6SmAf8gZx1rsk-9(imlPCbv*%;EUw6I?DkVvRqn
zV#KgAhK^X{4{nf*IV)y$S>r3K+b?Tho3DyB{w+>x1B|^v+c9f=YrQM}d-|NO%6$6X
z=fc@Le&OJN#2<HX@bd}(f(z%U{AU-=(d7ddj!`7uk&qsv#ec6gK8F<Ke~VK-HKd6(
zJ_~sZaE=}?;r#o6A8Py^3^3OMUnBTFx6T(w?k?;6xGn!ax6ZGto7*sVUSr+DrlkwT
zbViKoV0-7XqtS?aBF9To(+r^P&FWhthu7{WQ+>9gE>rz3Q~fSe{r^V`Z|%}lU!Ez-
zRDWZaslI3NEKJ176x+Vv;zlj2xj#+ym8m_lZ{-CaO>U@fei(dN4D>64uM0dr_>PHr
zNGp%8ZpYF>-~7;Rq5p)>LjTpI7Wzn&)I$HyVxiwViG}{36D{=roNO5?WXS5Bd>N_?
zSKi_l`YvMJLjSMGbuFCfuxeJm;kVF_tvU6S*9adL`*9=u^Ez&XkC%Xdnl{&*N@j$Q
z*rzO8)|}df5&p<8Ho`A6qP<}N-q$#%=+tNqc67-psgCv@bKx^RKxvFdj45*>nv#>i
z6ZZ2w`w~s>cWs!z^WFRZzUlI|?(2(&hOaB?)eluP|N5NaVdFPfr`?d#tLnzI?jIQs
zuL-o}-WcfqaQBybPI%hb@rx_MSEgJQx;nTva(QYrSZb_Ej~Z+2wotUD@bTL-x7vko
z;XI}A-*hs-lu92u7xXdut_~F!om4ZXH!M~zH*d{++`iT>+|Ic5m^bTjQq8$#M(@?3
z)S@S9CatlU)`^d&HM$*OFr_24`x7-S@z^Ue+Ct^wHKDdhG}spGWkk(beuB(To7LM`
zgKN8GCth3exUWJU=E`*?t1Tlg%gIfmEF;ig^6QkOM^nvts+8R))XZ5I92LGixXxN1
zo|CgKJZJp6a7Fm?@R*vmlsRUbwJxPs>YQ*}%E<7Vl(xvaKvDIYNLzX@gJ<hfdrr7K
zwcXfxWLr+uSeFx>AZ`am>(eG(SZ1s%Doy1X=&9>-qEp1>pa|C}nlpY=-b3%9WqzkL
zVEnrKd^mR)J07||&v^T)lr@1X?X{uHgVFrb>@{KBQL8N=cQmrq#+h?J`xgEw>HUo0
zep>PS$@;<vqZPlWn1sPSU2lz<s<`5{DR&j=4K3SuS5w;pxT^uQsX&{p?<(_TGf%zY
zORevy@9J^+y2ZJ!;M`Gv4%<>)cU9*m$z2Vh6}rmn&2O8HJ7%}#&I#fe)0T_8=eC8`
zrQrUB+QPVhDMe%2f<3F(1abf10`ky%{3K0qqL^cmW{&6dmhndHLwrx&D82{F?y1oG
zeUTeQ!56tv(1jwB9<&GUIQ&`qLYy=!k{VoE))vD;9?Vu)WSQcnk!X6bA+%`ha(hK+
zNYx{L2a43l3i?x^tiO^Oz5VVxA#X{_cVZ*z_=|ievVy6_LHJJe4d(3b)U?z41Vi?U
z{N5H6t(aJV%1pg+?0c69DZ!q;aX52MY+cH@bf|l-6AR;bT_$dcyG;BINyd6yCa9)e
z=y91K<u;$o#9u*s+T}9Q8?_Tmjk!z^9RZfk8EN*F6zb=e1h<JXG^$>X*mCGr*^{6Q
z6OB7gF`<PkijrM4;G7-flvx=eUQDQGp~8o4k_t+RhvGzZ8Toq7xj^&x(Dbdbj@n^Q
zic7)yDP1YHFEFPm1MTO<lfp63P79@1Jri6SS~7NNP@P9Z%j)i)^>QS?wAfC+eBR-o
zhJsah7MxMg&+7Ks>nXqJ8Csq>C={u>Grzyp>$BHGORfCBw;i$ZgyBaVf5y*`y(-i?
z_QuE}d%}@B?W#~#)m@=8FT88^`Jppc=A=gE9C!yx`_O;33;vsnFVc>?Z+<Yl7k}*o
z`{kfpr61O#Fe9V=yJ>|P|9Y&)fF9+&dc&T3LU+5WXk`CkL9+k@96O!mtdaZG>U8FZ
zY)U#vr?aYD7TvNO1YRJ`Gre9GAL_n#mY8$1XN`)PbDu5N+~_*Sytp;@Dlz7M0>o8u
zV{Z6pQ0qeK4Z5qIqg*T~@d1}H_qoc&f<j-UG52}O#iF-%vG|s9v7id^BW=w6E#+bX
zl35Tl=00D!Sm1)@=$JA0`O3wD#AvGcVxYViU<XHjq=0yVBErey0<#c3O^6$XI7T>o
zL47L3M^amkUrHPA3zdfkN@4C08WLY<_C0|41MTzFmI;f%29FQPGLrWq30xPMeFrEm
zi^{al4LoI%LVnB-Yx2%;`)ft5j~#z4kMqV&ogW<*S;pfu*m>|2bDSC+HjDR03cNQW
z*i|tSN-J&)Hinw2UX0}C|JqK!euf?nev|)Os}RG%GY|NNgC!ge%2Q6>j-g;VhJqG*
z;*mR3BaQaZL9<bwyZ*DCe+Rs)vWtR!B0;-2jeWkFeSX`m(&q~XNROXL2acgdPHzu<
zB_FZons^IQk60_k)!SoJ%I3?a$A80Iqx<_G<J~jf;ddynDt68p@gDz5ymPn4yZoQx
zRLB&E##iGq?{szf*Wz7%i|*#H$GiC-bvJ)K*3FI2V%>aayqourb@QF^Zhm~Mo4*n7
z=Jl~|{zkl;ua0%|H_TW!zd?83zr?z)`GD@ee=+;?M>VjMQ)j;C-FJ=ey<w5{3#a@3
z2mLxOgw=W(N_8QQZ{r+8Bp@_ZnvT<0z`N!oAQ2oJlyUb4oVwrffFgizvH&sKo`F*i
zfRw6!k(k5{IFcrwf(U()=}Gx$$mRCjh>N}ymf=yvQo-q!4b7U{ggl-ExtWQ$4GAfz
zp1;Lw*A5ECE$b`=X-Q|D#Wyv)e48J@X=4Y@af10TU6o{XLP*I9A^I(3bG|^b`a`v<
zziN@=kAxJ~52fHDQdl?35M{7GBq1#myoUr}2J~MRvBp6ve+MN*wt;esVPAghDmn3|
zeGb%fA$giW!)y~d0DeYD#tN6xhQ=ZCM@WPA1V~09J0(H(jcQerYKir_10XewrNo{q
z@hV3n!MVuo9n9^ylG+hV_yQ;+B`ttIhirA#s)DN}((4w&HiT#t6o6^%%OAv5Vxb$(
z5YI+it>ZVl<NK(1Hhw4mK6gCmhQE2`gU04{DVi76?6iKxp#Mc4Se|DBW%Bbwx+F|}
zlSHDwvPq%vNg|PQstE8$GE>M08&oWShD#}Llf-K+M~bMbdh}7>wb%;gBPm`E01Xo^
zYRD9TpON>dpUQDRM6%`05=cgmQ;EufG_qI@k;M3sx`n)=`{^kLOOl6b#4r!u*q;iO
zcRxvF0CG`PXwS5#MoMpsWu_6$mg7W^#kqto2NqPrGs;NccwRZ67_Vvk4UK=K@lO@r
zQ3n>T+b9k)u&&sRBg-)4!sW<9HM|NK8<RS++~P0*Iz0HIcWmxE<j4X;5c(<@f7A{k
z?`r&S+F=CEN_-i@8t<WTG$L_8LGdIWnH3z3O7QU-M}rf*Uc*x~eVN8rX#8T0!(3J5
zY|!{djo+{FpJ@C^jsHgD$iH0YRgEM6f`6=V3r0W0Eog`+-_qr<bU7?t4ojC~_l_|Z
zCvn_98qRku$PBn4NgZQ8RM8$D+%(7WL2lZwFzv#d@>>npYWPd-K=QIG%zkr>!4N2w
zH%B|LG;6$7<L7DoLXEG}`1KmUOXK%w{1J`o{F`_Liu~W}cubiIj>abrHvd*Q{WruB
z2z}>^9cC;vPtVPWeRfDa%iT!kFyk3uamT*;4l|`}7ihGOV~o>oI_fY}#s|SrO#2by
zNiJ}Ma-`vyMn@WRfQI8VoTK5*8a}4sI|^Fa8gADRV<qL-crz7PrQs3{+cbPs!`B6V
z1srxz5ScJV#w8HX!y%KXie%$K0e7mzPz(|#<(v@QhGe50%mw@5+{Krg2^<xk5IFq1
z`6_YUuP1OBen*J3%fYuO3Eu=QFQno!KF4d_U>6@77Q^v4T-VJV1U$e99h~zz;BG#Q
zpa$!}A24`$`0!*f-tsd6_mwvf<>dgF5RL%Fb=`d23v*Zk7bXS0d<AHP#?&Nymw=WU
zrx#p=bKZB>2k#97hZhWP9zG0uv1QHC*d>t9SKfm6K|_a02)^=m`!P7SByc6%-$J~^
z%CpDM>ML*eAA(_$p9#3Hyxq|bV&%=({7K5uBMWig)A4TLD@Tv}5Q%|5A^7fF@dA{C
z*YO8mIZD}<J5Y|&pMlT0Z{4*}%J(_!l>P>^DLUQ_Sof}W)w2xf(QXEP?&IrqD#}r}
zd%oUJK;A!+@I3{Z>$-in0>?m_5J+>i(|*?h-++VdGy?|%%ljq{m%RRm1MiE&A3g=a
zC9glr!1R>Y8wUe$zoSckyuo$ILFAj@bMA+8eaiQhqyJi51K&?_U5>R3Ny;$*F9{uS
z*g1f0*eQoIt|lqR0UYC<aUQ2m@H-wIFcL9NIR<Jj%J-Gyfbl3tIq0mvA{U?Uehfta
z?TEw9z?;Fx>rmc-I2eHY@5jK~LGM60267B?%E7Ukf%2GVS9=-wJn$14=?lK{4q`f%
zlljBjwFJsL5@)V<HE29=(1kBuxYTuz_wh{vK2Y<ex%m9@SbvVZTo<2T-fF}-<;`*N
z`Q@!aoFlK$#pjpT=91UV#aEAWcX@9Gz5xg8g>o4H{SG^W$Acb}SkI5&VQ26}L_767
zQnQ95qQ!1%ty?f`C>?foyMM+AY}X8T9fXc}>=eE)IdeRA%FsZ%_Rsk8_RsJ%2#v(L
z=sw&ZLqyxE`Cj9?D4X+o2S+@IR1Px|fV122bwvVjc7MFfs{owC_%kk?-F}A)XZQZV
zh2!xRD<0pqL%^L!8u1>$@y(+G`!w)F6s9r*oR2vPYD|dlc%<<ezW90{-Uu9-Fvo&F
z+_}As^&+NIm&{$#*t(>#zBRTl@oaZDtv5RB0fTk2zHrA0ZdRdpcxbNY-VpKa9Co!W
zMCbOONU{^e&?*!|`I^)(SX|%Kf^A$K!h*T;=f{!xjmzQ)-BKL3rHw-u7_Fx-Ua~+r
zr>J3UubfUs4I8=VPA9v)aa~R)T}~%mPAC5%r;{YTbN_Gmp3Lh+zirhU%IRcN*N*KT
zrxWu|HBGc<PA5t3vhU%!rzW7-tbM`4=DAA@S*^&tA^1I)SBZF=r0{*?2H)Q6c+D_Z
zZZ%E&6U(-9YNkxAn^-e#eBIRPwY5i0#XM4+R5Rsk(<dHv+_bu*rc610im@slbL>&a
zeGO?8{p>h>>Vy-Is+%}rDkRp9H_nPj99MJPgyY5;XT~X0Cmi>+>BrVgF;>QD(~g=t
zt!`Y+gkz^qISPv&<%+otUOtw#8c&<{YCD*jOLq|2X5miRW+7K<K<~R?ud{Qy8~1;-
z>0%?)&j^2~{fv}1wv|OIj4&<UdmH>U0@2eIZuHjp-9G&Ns%$SM+|)iTTD~SV+5)@!
zO>0u3@2v?L6&2ahtmybPX7s`}MieWyBb7;sYl7>HadO2qfpw-nvyG9)D2cV!g*44v
zm!i*%bzya8q^wKTXQojm`IA)ZB=74){yN$0VV%v`bphcq+kyfEJ)54sz0AHotvc8q
ziB^<WdCP&=58KjI3MKuzbX6-ah_pFnJB&HKT^8*jSg-s3(Ri?cqJG5`h1{+D9=y&W
z?QY%i%V8~hGbY51-z+c>qd{E2ep0MuEttZE$F@e&BE4)YxV-nZ6UOG9-?yN(xo^HY
z%I}U8EH1GZ4c(Y`e)&E5{mSoF$1#7+ecE1Bcq+N$)X~R9nym6qM@NE{|FnbS-_JY0
z;_k><r<aEEt2Rbvg+uAqId!R#nW4ECZk%l1Wo;W~8L75ytUb{zJpj3~?aQ_s1<yr-
zJu2<gV?WNY^KYbiJFMJoyZ@M;C8?3+gD{7R`B|3!M|-hRz=TEh3zyDs*jF#+hWpJE
zy9-$7+`RRT;3kt@Nss-?XnqT(@Po`e+!XA0VX>Q63|m|)uPhkM%sC_*e+A_rEXoJo
zExiDLy)uYL7%zB_@Yk_FfgS8a4)7KQEc>p5s)E5ZtlXU1$F@uJ0@z8y{?XK|fCbVo
z56aXQe=rM@$@ah=+4t_Z5!D>a>d-+M)t~74&N0lEP<E`H<K{a?^rv$vWciL96`qIv
z=}w#4xS|0D7P<VqyA)AP;g%^4txFeTM}pP@suCW;adqmvg{Rdn0&OXcfQ9josjW+!
zu!Uh>0SGsM>9a`VBE$Sf9zImf8}M~$o&e%?fJ1Op^Yim3IO)!BN=}0zbY?B{GD#sn
z=2)K%>>}$%$B1rMmiIELghz}_LgCX|K1h)#ne5C`U)Lm}F!IyQsKH5<d}GNNa!~Ei
zAr<9Du(o+Ib}T%2V!07YPnno%W?=Qu+(41p-Rxoav<_mOcWP;6&KjbDnPVKwo-shi
zCb8^^8;%*LD$}`Bk#vPJ=~*F(#GnquSU{S|K=^1K0$Y^%0x8}fT=rySjB3Wi#aM-(
z_2y_M;jdY(h}Agt3gV=|3}yI)4}D)GXWw9!HcfypQd&rr*v*(#V1Q^>c=oIMN`pbw
zcwV0S_>ATxpkcpwaPNaaHCI|$=nVGugEKht-jGH6al?M;V6IKh9+e%ys<0CZ(z0A@
z$7cDKu*DRJkHYm}GlE71DmtBj_}(pLo13tLZCWXER*|iisI?Q8v&|WZMQcmYhj+cM
zZDzuXw-d6<FdlSjy<0K8*b40}hkXnegy<s*j??tD8vYEkXXJYh7a@E><A2roy9#ID
zWIWxK$<M{A1;>ymcz=x#()e(Vqt&O8{}>H1D=qwJ%%sy!MNCF+)MiHCRq0?Nz*q#?
z2v(UDIrA(k0zH#P7noZXPGn4ir|&pC7_IF6zJ{pO`+Yk9TQz)IL)5pJPhEos%={u}
z!tbX)qVEgh<^ExOl~SU<rM|jrlM>+h5y-)_Czr6F#s_P>Qsakee4NIQ)%ckjKVQQ&
z8m`xHqlR~BxLHG#ORoE*mea1`^BVqM!#`>GhKBEG_>qFt0#Odz5%X`B;n6`j5YH9D
zay)McF{X6`Ob94n(!hplyJEm+E^^_{DLR$Y!bmc2#<3bFOzUV{FjmMz&Lz+81HNUT
z`-9JVBG3j=c=bvMxKFY7YMiE^eRRZnBIRRb_v;DL613})X%K&R621wbv2M_=7%&EU
zA0(Ed`>iK3n9k{1WO2^xa87wTWK6_KHwSaUW}LhE>Vcv+CWHzvUnbINH$yM0PYa)Q
z3;0g*vIw@yD^K>7nv{g^643BY<Aj{aIOBb1eV~m>!1LE{J&`jPv}zpWbJ{2QeA@b)
zn?Or;-7TQI>LurWplIs}!B^hA1HkdS1TMpP3N)9zynh2_oAih6Ah^m~fbm2YA7eQj
zl?BW3CJvXpf>(g|!Ql^|g5Z+ZjeUjbDbHyS!2Md^ZtQ=2fAa;u_8JQb#P0{5H4-SV
z9A~clbsGWvL>2A%^_92V<%nfk=1*Q=0hwPv-xkn#J@TdCVBmFq+ShI`D!TAF?V5ae
z&UxyE^;d?2@>q5T@}WPt`DEXw_dp{b^TiO?mU92Kj%Z7(MvbZxWod`BrQN1=X-k*R
zTZG-yTa6)$8y0Fc)R(osp}NW5-&oV`(w4Gf_?4rAe0&<_VI<<X9r(W2cB*X-|HrhQ
z3!%@%25mBNMCGOIY46N?a9i5FSu}6dn5zAwzm!|irN8XbUv}v)yY!bFvM|}L^q1#%
z=`X$d%ZmLq*{5oKFZ7qL?dy#<lj|>yH|>SZi%u!y4<_&Qj`jT7{3H*$K-r%iTdrgG
z_B><<ySKk&%I@uq6usbYWudq{pW=|wRh3}hYG(9d+NxnduCeSZv6;JZKU|KDLacoS
zYq9Xv?fs1&{W*~`tjstWTE1GWlg9PGuzh#F(Z9B#@U5bznz3a8Ph6-je`q)!+w-KS
zci_8XkWtnLTYOg+w5J;-*i`(Ml8s!$%BZM4z3_3axdk2F->$_66}5C}PXxx)<`|KC
zvd5g;9w>aKw%vXvy}Fibt7S8OlNnok%EEp-vgHmoaB^M|WtymS+PN0Xm<}CH+X8dE
z(#>6|b#tMRN!=W_&pxx_Vms3EY^6QzRp+SLF!l1tH|z!dQ?TemkBQgV!5Nq4onLcP
z<g7(c+GeP4)kf;ug2A(gXV}4&8;X=BtuZtuv)5$vQghoN%LqgFc5RUz%7^aFw67^D
zcsZ0&d}c5l3Kp*qt;`&h8d(`!ku@FfcGwgT_x^!B)VM*@&@g+ysoYe5P%5|c&HAR+
z#@4#V`g*)e4S{#=YHH#h#W!P2?KUbim_@Bys0f=4M=A>X^RLGNpe)F;d-Sn`2SBw}
zOf{TI<=VQSDAx+op<qiB)!H9djB`|K7wJyE&sA!B*U4|k&2oZLsa@iJwKNa)sML(x
z_1YPS$yzx~e2`nEcDSh2_}P70T%~q|EQ|vMfN^C^rFNvK)X4atQmIvE<)HBl0O2>O
zRH@ZuW#b%^8Rn!2el7-b9ga(JP|t>~a1C=azuUK9^27W#PJW9+qDi<2$a4;X(?Kut
zXD1E`ol(M-I*9;p#}>lzg=nm)yVJnQL<MH<P&Sz@$Q2FSe&4?IR;bcA2XZU3{Kaau
zBIV>x?%B$Rd^S!ODCz=9FTUG2i-ov`4HX_=b%L$I8{!%^<7Tzi#LZyv@~LaM)8T$&
z1}8LWZD8_RK1Z0h0Y+%r+Q4+d*+?o~@tjc}<BA^xe2Oc63h>#kcoy(dS3DbyH&2}3
z8ejw_UC%Zsv%G_OBHj~~Mqrwv^SUF2&fhUHeqMjP(D^$h#?O3suOrRX>$(5;uj;!%
z7IObdUES2FHPa01`cQEhaN`pzd)eHD#0MWlG`kh%PQXSUiawaaR{t@7KFV#HyWFsD
z3KbLrdp@@bJ>0rkW1tw>KBXV#27DCR+fu0k(;PKmP8!s9nEfPhw0C=_8q7;j4Mx6L
zHMnbyVAd`)g1Nr^E-^0nC@gAbrD!}^HyA#WDh9_XMH5}c_$FaCXxOOXG7VQKXsp$6
ze=825JP}19x`8MVF`+7Os;1A<_*@MaYlw+|;X6;k4k#GEgW8EH81WcnZ84z6k|`KH
zozLOHBjig`Fy5sVig*x;!uD4hzN+E-8sa{6Na6UnzMm+`t`v@3aKJcMDdaE$D}|#}
zk?V)UShB#^R4N6W0KN_@<f@T~Y2~>G$Z-@s)h*BZ6XdC35)rQ8SIA-L?T|u_6Y>LG
za-7o&oH(!CI8DK;K}QsFsjnkhtVub-04Hd9sCR}m=GQ%}v(6c)NN`;@?H9oLICFw?
z?o-I6JpqP@!{ma^ICsl?7WfWVymRU+Z~DDR#z&|>_!LwbXpbg)lt1_sa#`rV#za38
z@Jn!{#_3t#!#VFe>w_;}3}GDC<8brc54;Qq`J8f-&!>>f+6EdQq5iN11XsOe9{?0(
zNeI63=6nE-e<W}vDCBbg3VBqv`GZgKl#lz#?Z>4Ycm<Wfa=eMdmA`^~;C&?4`|~MK
zSG|baIMcIUzCa;Y07H$ADC7!G1fP>Xr#(QvUm;g;D)`9j55DpiJPL+t9Lyj4HUsnP
z<LkzD&g+qnFZ>L=u3sU?moBHge6eRBAN!H3Ub^)IUWSA6(r_@4kNw}xHx{^4Udm+%
z$G&Z_xUWYa2Oq_9QM{?&s>({iszy{+bX*@-FuhA3_y0g2cb{rZ(pov{Nx<Wdt&gLd
z6Nqnc5X7_RZ*t+eIDg26vv)k{!r7}{aN+C~cq*v?d2IckxNwX*rhY2PqZa3UKUM+!
zJ%F?KNMP3h&ZmV0jgN6~W)AVrQ*1Nv{h+UtHMTpcuj@B|2+R(-x!hOTM^W~}ia8!8
z>hQ42mTNHDD;-`<<*@yv!{hDg(&2UK@ct)sc(eG*U`;ViBZze$5jengc*ns#pPAm*
z)7fJWojtdurFHgEP4gP&&u^GtHnVy0Y4egcQo~S_-1W^(EsYBs7RRQ!ueEkD`^_<F
z7e0t;3nrz*J9F%@jq~bin-?u;Jf-fq=EY5O7eaPm^QV{X3}#5&*oFmj;Ze~VBmXWS
z^ht}G=P#{a5+g5mQ|nrnEN)zMN-T1UM2ZhtU2DUVr7f|TH%+0&@H5mre%-vKjSH7F
zE{f5AYwOaeyq%xXx@107OR@Ovrtgx!G0&)vHq@UM<2dk)R=A7AQxu<pDX)039>s&z
zFb~~t({_8c3k6&dQCK4o<V*Mm!S5z>Kr}wEmo92;JY^ADl1r19;!*2mI@&s@^5WY%
zy=vN*K^-SsLWwT#2jcWcX3^a}FS@%-rMp|Bba%omu@9RWeftikKj1k=aDZ`u5x%5-
zaCA`N<J7oOf5v@Zj4UG*ZA?PDEeY)}!?P2qJ?B6DT$z2HSsiFkj}9t5I4Q>m+&kx5
zQ|a}xo-m--%X+x*$uVo%&7%W5@L{^n(mFlt_w;jP)#smojvD0-GIp6|sDI$?u`j(n
zQ|`@%wrKqV^KhlyyIL#vQbPez?peVz$}h34gSHMh<>HwG7O11r{&oP$y+xwj%kB5D
za;B>cM9%tl0Lr~Vj&g5ZGnISiz3eFWj-_&My}1qR`lUd*_d<mo7y;#;Wj|L@@N#P8
z?0^|6D?STNJH_Ca*8O{^&>K5-(tgzEN#{`dyfa-RR}v4p!!m=p;y_1Lo>i1HDjR<V
zhtgv%%g)WyUUI}mmG`|sHT>j6hxfachg(6}_5!X(>_^z?q{B}Q7QX|lbnM;kcAJ?g
z9h4651ox|@dAL`Hw^{4(ju0K*tw=c1t-~8FIy{QQ0{D(w+>xTgdjP~$F&$ow=<vvR
zuhQX-$;B5A*PS(fAv(NT(cy8PWhW+fWUa01fUL)HE5BVH1hEznp)(4(GD)F+Hv7Ed
zmRmD+r;{sSN_-m02M#{b<O>O(R{39!ZqBuEIz9%~67>8i-2BCQy3NYROqE*wy3}y%
zm7|+ft-CeE7^mQjpN7y3%EIZq>$fXMx!ZB-O|vk8g4+k#p&4rfGerf*Tj)*0&&NJW
zU>}^S&rJTp#ci?xx3cVLMLZf2$Kg=Fa};q7P_JxhFfN516EHmXRek94L;Z>Rg^ewB
z^5|=><95jQ4Z)rVG20(l8Osg(#$YNMpV<rgE1#+hAKE?&H9|41*WPKkGWVT^D}5Il
zu4MWwmK*JliXmewCMO6VQ_vizAzFjb*J=nwl_*M{L*dE)g2pi+EBLz#=WDzujxaWh
zXB!3~!HYEBU*m%`j!AuqhoVaO$0$!WPIb_ujf=j^b+5&(;dO7+>ZI?gbS@9K6A>F%
zK;a(ifRc&|$LHbZY1R%8+RFY{KuNv-Sm*yy4N=eH(RK~=G%P1_Bz%7QR((GZ?<kt2
zbf{<X0L0{YKGS28T0GhYYlw+y!KY~mg{0undec*kN)z!&)0Gwjm9aDL32!uCww(aJ
z4lAVQAQ98bpbyC5Do@h@7+5xQwmSFx`V~?qgBNWlA#k*lZ%P%Df_m+cLJCuWR<i3J
z;guIbJu8o7B|r8%LG$7MFr>}Ik9z<`zmVWe<!LlM3nxw-Y0h~a&Ryk5XFWLz4e~jm
z87FSOGT_fSkuK<0NPUQ8&cwZo&A*;7*9kV+!~9_t2(Ig9odA52p9%OSI55OIA?r4r
z@xHUIevv}zCx{=Y`Pfbws6g;5q+S7y&sBfe0)i`l*~5UI<YxlzyT3W;7xC#|7ynZ@
zcgf401^myhc;|FGPF&^9qx{Elu)NOwV>#Z$;gXk6okbrU{_rUXE_wM-tVumk-WMpO
z@()3L2@YTIdx+&90|w`QV62va{F&uAbLWqBm#iK5%9~F`;y@hCAKNSg%j@U+18BS+
z`My9QmH&6dGd=k*N=sn=*pJ-x@-N_JILPO;Yx30tckvaJ0w1aQD3?Kbh_%+wUD%*k
z)T|g@RZ&?rv~tw0G*Uy$m1?R(9%6Zy@b1D~stmsa@#yMWPjlYVuhx2+?9RHmfBrts
z7vYeA=M|gDQjPNY#bN6_2M1*Q1rCmQHn%nh2PBTy7!?rDZt(*b&d1?q7tZeR3m492
z|EvpV^NtNYkjG)=Z?1Seg5o_F@qA?EIPvP)E9+^3$(#jz&ooM7=C(H0Pn^3X>Rs+K
z-i!AAf|nJeoHZ`7e#|Zwyj-~VOI!|*EmgUI>sInBK31x|QxVlx?750)_x0VSBT72`
zK3k@*eY50!$_}1T)~N|3OqrkBQ18*fXr03BeIaYekVB~4IAkBojEg%y+RA+P>6qf8
zcH-0tQ#~$Iv!%*9mE1M$IJ?gv^s1?6v@U6Ag3@B~+{I@Yye}ZmUkD|}vWCU2jm?WN
zQGrMJiF}G%)BdY;M2X$=Ke9|^Y@mucdfnLN=;i3dL`#HiljIv~&lajoyv?#srMueq
z!qdyOQl;^1@D{Nnc{Z*X5-n0nB<7@buPAyV@zou#H}&d{pKLleeC=A}X=BIQlpC{t
z-d>6_XBq|3GNXbzojC)ebM#p>x<Q}a8r`AK-l)tTp51fR(>w9PT44;n)(GF&-i+1i
z(~WM?forfogvcn5Mq}qK(OYBZo1$;T&fgoJU6uV+PJ>cjg;(<4#?Zd@jaGH9_B7N~
z2Fh7x3{s^m?N?d_u8%fB=fsyNXq(J3er3RF$a&2&iQh)rWYgHz9UPVsT%NN~RzDOa
zH%JKEE<(f|T-fpU1?KV8F9q#es9%btU_r+|p-|Q4^&dd@an7ti@-MP7(!J?d_ToDS
zk+$GW{;iDKiwjTfI38(S8I1(K{)`<u{c)y>oZa-R)W}H({sWo)gM2MD?}buHYgH0^
zg<4_J-7S<l=tfjo%(Lq$EU1VD5Q|1b8)Rno@86$JT#IW28$5XMaAH_V5plc64zNQN
z!df0Q3sJ!|EHDq&U44&KMTv#lS6y9{Fl;RhN>^0weakeD4dptG3q0m5tu30EUkH>R
z4<o};xrTWhJTcYx!8i2w$HxoPU7-HRtx}pqm6GuYj=#sWM^n=IVE~$5V1ExaK;|ru
zOIA(Za_hF;X@KO51fMF|qVf3>);lahNip(6e<=DME?I~hk+_j5oUtZ>mFy>~Ei*Ci
zVOFY*Lpj|!My(e(M$#wvWg+?Gcye5X(<V$lO@Jf^1ElcsvRNy5VgboHou#in9j7`u
zv#YNT1}8b?yF)<vjIo?!^m2;oLT)A{+`4=Yh?G7n9+^z(v3I(TNP?~-ac#d{JMesg
z8bkbX@SSXP@O?tVD>dAL&u-Fxr_~5AX&lpTqE>iE<DY5u16avVOHENnpic>o={CU+
z)cn`!Y5NU&+I^#zS0+O#q=+r&ZQkAtG6NdBs4{#C33v6!c<{}?{}mEagQzj_(`nP{
zk~4J;BDYerSvuF4Ow8s)>;MhRH9S<qIT|k1aJh!(X^87c`VAW1q2Xo?AJ_0X4R>hx
zmWH@fOmAYgMPR;$Wg3oC(C~*!KSARhUNJcm3*hUpBBKncm^NFdCgiM+OP;kA@($MV
zZcq%wHMC<@VZ%lpCWL-ozLY`0QTGX<0u-0L6ikd-P>v)7PDH!-Qtt%*dIDF1XH8@+
zlDP&5r=2Hw*8CN+Fzm#FbM8}Qq@ldA3EvnqPMUGJ@|X4z@GWizeeNr7`j0_>B?+Ie
zycuZUaXV`lzfX~oiIJp3iVV!E#U{=<Bgnv+!0U0O5>X+G_pJyAM<ezh2J-n888x8s
zx#JJ412ay{x*X`?aXfbRl$S62*TBCQi;bUb$EhoSIg5d>!NL4x;9y|>FjBg&D_(4D
zlm7522rhZKY@<w1c?CEafcuxQ%N+tb#uR_>D=2c01_%2W<?&62f%3`$UG<WCB5)r5
z;45$LePD3z#}_Cba#^2FInuRIUKjn#Q{Lx*JNZj<@zwkIUITtB4wi#*8N?Gty(Du1
zf#ySYr*{}RymEM%gpTavRdP{~S8?<Xy-;6W`*`hdy#s69A7brPuSdu6RMYmmwjm$a
z;s=8SJfL!MvRR{iVEMHTe2zWqif7w@#f7tt|ILMC%;2|{3Xm59?u>_&-vf9r#FFPT
zTzo%h8`R<(opfONs=BVkUmeAny0f!M2QMg_*3i^4`>2_<V=Bk(Cv}5Vc$d1NOWoj6
zhd_nVrEZu#y%nmA*-N6$O><k9G|!HyjYOkTH+;6zthiJo9ru25*)b<hPW=bf4Ql*V
zJ}GOu)D0eWgV|rtL7JV?Htup_)inpHs=c!h2<KfEUMcQ{<^BnEgKrNkJjsoJ`n3;n
zR~9ps%fpStf^c`48F~E%#TJ^o-o4P=TfT+np7AX-hn3}e!vEyH_con#A7*V~0A92{
z)HkcRG`zNb)OE%^{RS9ym)0(*8FJ5vF+aolZXeZtY=4x#s&@41&;V-}G2;dVb`f*_
zfKc+7ity^k%EMTH?w5V->b&-$>y3MIQ+~fKv!79yUOTPkpnC?4xer%=t@d^Mwe)4R
zl_eLg4wS48pVVHuD~{CxtbCU=ZE5Q2v84vC^~xse!S}w_!dEA16^ihRWMQWg;s}_;
zhEjn){G{BSW?>UF3uhzAl?%)nR4jz-HR8Au2&RNGSM0>9bg99W2Onzp4E3D+fvhx_
zcJ$AJOD}s4tH<r~EHvZ0kHD?v1iH0EGVBBB*g`czs9*8fDqSQsxD;Gl?d3x^y6L1|
zc%i+VstOnP8HzhK(s1BECYyaav8df-^YBh_&*&6)OQ*OubY?Za$>!G1vH!j^?0Bz!
zNIoea+(RwSo_kd8a)@&4e$*JHoP*YMV6ndunZfKsp!Z3ohfvQx*b>XO@8srLX~Ecv
zenI<JD@I7n9SJc{>6jlR#Qa*v+@28g^okl><%BHz0C*rNC6Y+LGJ*4T;ara0zMzxZ
zCC>;*Tdwq0yX2{%mdchdC%bjOX{q+^34s~cSP(6hz0CV@Vpe&yRK{moOEn^!ACdg%
zoTRi=;}*}Y#}-~AvpDhcPaKQFt<lB>AdSlA_vy<x)@$w6p_2F^P#$+{uMQK3D5ifs
zroB2se4juw?bOqzDuJW3Iq3v}W*KLTZv(>Nb1RN#`00x2AG3<jz^(jn<%CQ-5ggBu
z@O_+Ya|ry5-Oiska8TOEfRxq;$52PwgqSo=SyGxrQ`+BwP?`|@(yXHpLus7NJJyjl
z+mU9C1)0($8q%y<Ae1JA1Zis#Luu3qEpVhY$D~~WGNnm0rC}aXqzNHG+AD~qv=$tz
z9ckyrr0oEi(j=PF{s@G56M|oweIQ~eZ3B)?6mp*<$sP=hk~ZMj1W7jMODRbR36ho~
zhLV1d<1MeGB_L6fL{U;J5K0n)M-qrI#D)9l=eA*;nVFk`S&$Sn#Y(ZmfiTun4X1>|
z;nZ*>oR*RvX3Bw*Lj8PJlXvEMfp6L8TNju$c`Kp$w9d#ovnJ1Y^cRo)5-jDI2e$w#
zkp)5oOoN~`z{BIq^KQ$=6*&bT(i%>_%zc7$_MlI2e2R1Oe2U{UoCA15rYJeZ*7Y-`
z(R4>=8iC1b{YBPJ8(Pz;0x8QMz&qu7neilVE>~g{j1y7Gxas=iTz8U7n7Wc^N81vT
zlJZlf`}}D_q`FdIy1K3-aw|@rQ3_s%B>hxvap#Z@$H}o?lJpoasRdlCy`+z%`i=cy
zX0&&sx?yJ_v;XidB59_27LhblJ&Q;d<siu?{Q20kh~$f&MI>KDeAgn9;n>D{6J(pb
zB#TJ?LXQkjC}_^tFsk7<HM~H>D>XzT=ZIq7qv4M<d|E>cb`t+54PRFfNrY};JYc+q
z=~#h%H7wUqk66}m8lR$JlZK~jc(#V;YIvQ78#H`C!=G#Tl!omZzNz6m3fe&pp+;i9
z>~0!j>R51{FMFiMp@I=Q1`2_5G}QHI==!4iFsTv1yIN`gHx-XBC#B@a7%58se2o`r
z9FH$C0ysqDM`|1oWZ_3XBz~sGkstAGM7;?_y$Rnkjjz&hjfQxj3E#~c-lZYxQRt{g
zN&l$Ef2|?jawPt*8os9?Mpe=+)Tcl^44K}-I4C$&&;k$AaFm9lH9T5Flt=hZ(&=@%
ztVT^=p&{C-@Li%I+Nt2*)9^N(UYE=Iv8F$+A=<6*Z`Tm*R&d-OfuAU7;|WUK*5$B!
zX}q6?XvY$Ngoa}@JVwLW8tVMpixkc^t;L5D?N<ymHmdt+l*yNsfh&FkKQ5yVjKCmB
zK$}Ur%qi|cEI2%PU-^=ZI)122@G}k31KC22*EIY<L-Z8!BE=o^?5pUfKcRXUl{@Tl
zSP#UzuVSpI`lQlN&^Yd(dKrrIar8?FX`t{rI+)0xSq6kJQhW?CWaG%gL7EQMX7CMh
zFc(CNkIk##)J6;IkkLgMm<QnShYAo_79CQ?A-g9#m<ysMy7^MkvdlrQc;|G2=0p85
zM9{-M??z5t91ptdy0T1ZfGKov&g+1?`6y4zc31^A`}m$kIfi;T6yhsyCPr*?OA<a`
zd9xlvJ+trl14cl1{=`dimY)eYMijTQJ?|>uyzi`!OdJe+nZyX{;ls!i<BQ;&fqXur
zi@f_mo5Dz6VA)*tm!ATZ*Y*crc?&R-$Q!kv5B<+AuiMo?X+Yu+7y;eoC`3QDH-X0T
zVicFaa^MN-mRHRC-A`h@Kc50kjgyMMiF2l>JUnG30QVbb6km*(5*_aXe&dYd?<3N=
zA4Qsx^2%}Us=s24_#H9MC}H2O#=-otZ!<8zzIrK{3>vRTKHM7#yzY@WbCtKG5jfM6
z52LRH^06Pe`A!G!$m7_<;PwjT(lEQX&KNPYvJ?9T7T$nf6t~Xk@(P{b@IUAkYJSL@
zjKF629XZ1fo>^>uH#j&T@tYhR@ofHgyKubp7<inkfOt0hU%7BLZ}|cv4e@Nof8{v?
za1I~;5Jcg49GJ030^%_onT1X~`!sM4Dd@)LC%E|ju-lN8qdIA~(ZPjBzjR+wS!&cZ
zKgxwjI;)#=8*hxQ-CxEVto1JAjV|MjF5?Z4gKOvPFtnvh=MwE&W!5pT+{Q)qv+MWS
za-!PsR0d&Xyz%oc;|;IzMtJ{C;!3r5_5tC%!+Mq!eLJ`@nd!#ce$$OKZLV>Lm}?M|
z<w9YufyG4A@QMplj+fP9qG>T7Q>+h4`;7blx#`@JDOZ?nk??9GWu4h)RqZqPJTWGx
zed<8t>F#Cr^^xjed)_*8%=mGQE#Vui>jKe=(yGG8ueA%e(~ojo<MPy+@SL*Je%QP3
z{Y}A#-g9`bv#t*qqi?jMy|E_fVTGT%xCch(CeWhMn-XZZMqjDqnxo#-Z@`Cj+0)Nn
zX<Ze##@=}+@_BTbeO;tF(Ejt39oxFMSy6n>tg+&GG^{q$$f-VOoNa__im;oYRoFgZ
zbahQzV2;@q0B<0?p#7%nQMMaRu8``K%`mHfVnk{V#X6-{;lmS#R@cnw9X)k;*vKht
z-v!Sg@XW0YBY)d>E@utgV6yx!?z<szsFqj??m?`JUBnk4zLE8^i}(!0-=^wl7aT!w
zVBJ>uxjw-9y4u{?=viOY9LO&y^Yqw99p_9t<nj8DWf`B*;}wP}-!k2nDM47KWK=z0
zaguEYSLT>-felBB51neiVx;t2YMXiIhXPeU$QqdY+sMjm$EQY?95^l<u`gLQe2zW%
z+-0Fa@#&1a?%L#MDkamM5^0Jw%eIRPBdL+@kTG+{Hv6~6Hy>8lnEdBC=R~X{KR#)F
z)mxGIGe_91C#_U5gEFVQ7O{q&IPqUqZ<Re_x6+nH<%%g3JvA~da{7=tkh)>j=ux&k
zx`Fx8@e@XD=+kZYc-0T|b-+JlPHN;Qt0KomW<*Z0Pwvlohk^3-y5GHY)#|6pOZVq^
z>5qBo(j=p>05%O~W-$yOUNNG<6r2~Nr5zbGi*WwaRfnggrHytDi3oCY#sS9*XRkp$
zf@%GNDLn=td23&xW%nxxru70Xm$ZnII7rh9?eDJ|m<BAB968C(3Xoo63z7chEGw)W
zelOJHwYBe!?e=E8Ha|gcae{LAz1aJy;4`H#Kk=AS+=jGclbBMx4f?fSQ;K$wp7xkh
zK#O3!pI}NsGYoUQ*OWqN7s{%!qh-}t$TxqQ+PoBo8l&?HAO{5Nn3%1_kz#9sD_Rdm
zxOO!LLNVT89y+IA?;|PX$NU8D!}0AMYx0&YppqTBlP}V&^Xr&1oL{1by$o06eCs4=
z&j$+RT%z(P#+)MVxuPQ~7T}&c2?&!7h0=VEK*N})RLApxYK`<W5Rk1nxSx>;j_Cp@
zH^Ju^VmTv5vGb5<zCe*RQ$$K;gbXwm@N%OS^PCcMH&MkB_a&ChMnN5l16i3SKrVn>
zA<rta;BYbv4&+%fOAaSE1t+d#@l2IlEK)=kaVNQ=lEA<@-=S&~OD4yK)h{k9{?)81
zZ$WMb!;e(;{0NaUsmWic33w~0El_Ts{54lA;%b~;O40l^Hz?u;oZclw{F)Cd;=?$_
zB)9rC+vP$4hWRHI|0kS!GGvy4Qm**Qak^L%<JUY_5zocx6+*<Xd9xy-6x8~vUvsM>
zZUy?B5b<liu86PW)N?_Zcw%Fl4c4JJ<}nF>rGbH}?^$4`*hlEw7MS6(me}`R;c0v2
z6&~?z)`;0NABBtcGGIuc>XYlK*@RDMc%_D0v?A<xS{3+`#^2TW-xSW*9jX>NV<xKJ
ze2o`r{6LK#qH#<_3xBP~G2txuRE^KkIJ&CHTcYvh8b4p*$yAe+W0c8D0Zz<I@Z(lZ
zdKSP<rkeCL50poE@L{q4Rg-cjQ1c#@<C*$SASZH%vUH9P$6!v?&8Zrmts#1a&~Mdn
zhl1Q)k97LR3e@S$Z)^N^4WCjFlD(nQi^ed#3UT^07QokGKXG($Nt>fnX9IFx*Co$-
z2J(jKcsKB=ECWy$bVy}M703X$AbpPM$k^LEPE#82*zSnR@)0CM>qrO_Kw;hBzA;38
z3)DUEaHwZM%XeQl{g=R<IL15Ybv{1MZF7#>ADThnb#+K*{VjDc7xa}k^K0Nc$QAFL
z`c!yXt>C-FiFCnLICot)`*Yw^T=C8+({e6fha5hbdEeP<Gc^&<TffROXD(=H!@`Gl
zEP;GJm1WKupe4KR7SLV!%R&7~e-c5ipQpTh`M(DKV^_R$>QlKDoQH@PaIhR1nu+;)
z6Nl@%-S9x^h$^z%YVa{V<rUyy0Pa^scDoSt5{dQv_*IeJHX_=oXFd3fJoZ6%{_X>Q
zqDPcMeB~|Vy>jk{(+-(G_Al4{Eo5JF%8{-_$#vQ8-F!oUJNZj<@zwkIMgyONgY`nW
z3~oR15!^Cy_kQ9Po$(Vt4TDQu6WQe_{$*$)S>yf?Yp2>zd?pw)P5i{0oCJ7)ux%`H
z;cTzpbZ|h%pYPz{XIs3+!2yY{cW}h#;~dXO6@cgBEH*9xXCHV}NAm&3=h!nYoNa%H
z3uhbuz=dPXh!v0N@!T+-afEme;61?)CX*N6ANs}-SQW98>c;;9H}MgBrD&`jHEMq;
z8d2R{dd4n2<Nt)7@dQ4Qt*Kb*BKTjkZ{b(VNt}bPQZt^@rDlv8YAZywaUmBSMc5y{
zBCPej&@$>R3G1VC7i02+x%^Y`2Vyt$C%<|z?ip^p>v)D^qe6OypFRSr#pg`>TXt>%
zqeSocxX%-Ob5c+66!8Q<bljqT_RPuw#!Tf4{td?$-25mLzThpP0p>1Z#tpD`5p(_k
zJ9$iLYRhBdpZ&{}wOQA;4;#0zk3HjN<qbYld2}yuyur=aGU*LIp(RjKt-QgLbF>8d
znaN{HE@~NDvU(TZ;D^NCnV><#`ceG34#)1i!SBX|)oQJE`<h$nMtATGaR(2<9sDvo
zH`KH4GI0lwz#V*<xP$NVOuK_OXm{{px`VH3h&gy89o)f}CAfo&yaab}a-X5NwL5sf
zPB~$Z?iBZ|PH`{p6!*r?IBZWgAL|_Zj?S>--T6WJa(v(`>JHA~NO^;w(+O|z5WT^3
z4-jwa2NS%qAJm@R4<y7qq+@=X5c4w~^OJ;_t>WX|kYyLc8@vkF)t=tpP2l`pf;V_F
z9=|tuG9I@#`04stupd;Id+{uYf4X7tQO@8?TpG*~aH<aFxR^}CqrlvRR6bwu%tFxq
zgu~|x{v1eNU+{ZDN%RFb{tdFv7o4;NUvLOC#TWehNWj7KF&xkH^Av)WFZdRIoZbQo
zCNWhs3Eu<4+z3BEuV3WPP8^t@Gye`qY5j0iI?}`!T%>&nGNnm0rTq;Er3t|=&8kHV
zrE&J>I7gcJf>W9`24qT;XcB6GP?``Dq+N~}N}Giv>PQn`aFMnKWJ;50O1lgQr3oQH
z+8+@^X^U~3>qrw{aFO;h$do40l=cT8lqLkfH1Y4Iw2e5#4g6lt98i)y5GRx*Q6wAy
zgp!1iAgL8Gl(YlKdlV9v#7k4s4jk`M(&;#%Bq4Ytf!H}+HFK$hX(alBul(=u1*gw9
zr#C;t@o$`SYVzM`rnrA+>C(kO+!q|tqG^sr;Y57FIol-D+t)$UcpA=eV_d@lV;R1{
z7d$Dq;|tE~PEsPY9A3ek0wnQ5Y!g3IzTiJg$VIMD{J!AQ#l3oU>8D<oZs}}ZlJpoa
zNt(Tv^!Kmo`+XLw>Jy(Uxbd#X72J5&?Fw%EI|oTV=FdkSSMc9@T*2A*x?I6K;0peT
z*3$e^K`P&=wJ{fHc#ekO((nom;Xo#Qc(4k*PeW9^;LmEfL&MiJL>Ff~za|8hYS>%D
zAsP<V@K_De`Gg-`TVS(>XKJ`wL(C{k{0$oZM8k(Pd{V>TX!wSPZz+g9&?UW{qG7&<
z7^*1O*7>rlG(J(o$r_%l;XDP6wHp2$6W&PA^+3cC_C<}qt?~C2&Ou1@@d1tJYP_4q
z2Wk9ZjUS=$8jT|#l770zkss0fquvCf-k1+_iN-P33jI<IuhnpahIeR)dK5m?qom)e
z@n329dkz1h;X4|Bs-T7XWO^%2rMEEL3*KGB!5U&NS?GsrI9@}PN9ZT$^txQuDVn}q
zL$p)j`?iK?r-FZ1!|&_#x?I-%nvMZj_|R?zzMvu6t>Cyn0zc9a+E?PXE{9#J@je=&
z9ZURS8dhsKLBkU@)cLm;DxCZDi7WVx+7%r6miE$1zN*kV?4|gT?S{4aJZemZ5FT&H
z5|oDgjp?=7q+-G0NoTXPjeuQh+dr~QyClPoWCiTB9D8ucJ|Gydho%G&>?17uCM%6+
zTdYiBNzb;^vVdoW@w3%R7h*;#kVmWt5d>ZiSCZxZ@6rW8!;ylZ!3ca+LsYEb=qO^A
zaSg_8=HE&0r$4Sc6yn(-ztW!I2eBf2!Dm)sb6_0h<00A)hwIj*pn-MBtfCg3?CTWZ
z3r7HV$xGb;G|R_B6b)4PP`?b3A9|8OxT5>bD$>9gYjR|fMgUlc!*$)Xdx2}&IEx1i
zOddWAIM%RubnL9c%a`#Ml06)Yji30+n{@~3nO(;pR)OHkUtVwEe5vw>OF&4C6Z6i%
zIXb`8N2aFpCG>h6ZoZ3vJAC+TlR!S7Sw-GD(59$p&+iss?)?1~=v5vLh4{)_uo~ol
zB;k7sG?%<?C`X4p!LLC5Z9-b!e|*qLU^(8z;gVN826$hI_5R>N;I5bA2H;Fjd3d-<
z0PZ)xC~iVbiH>&xzxhS6yPol|mOy#sICJNZ^^CzcA#4Z5b>E8r2D};v^OuK%f%*0E
zm9UNSdgM#N!NBVt3Fwkna*U!2Upko($ag%Tn{O&`M;;!Q60|2c7nrN#;!C^t1Rpt~
z0y_sYbYz|W(h)&kr)!=5hE`+9;)aDozAE+?9Efz|{r|L1zqtahz5CYwBGz~Qw+t|x
zV(pa$#@LDx``!Y>$yt{P#%c4qOfdc@Ofb5(1s)QGi^|Pg-w0l7)i<>^w$?S)*Fy^v
zBR`r#olFxpWd}*A*|v-lHBEdt&^8!PblG5dZ7`17A9J*>YTp|pjA--XC59EmH=S9W
zbe(>)IKdiY=^~HqMmTPsVGhdoEZm<@XK$|KkG1*p`$}X*6;QQ~e?H!Lfm~wQ-?sA#
znNqAbUKQ&NNh)}39slrkM*mRew&M;mp3dlJSC_Ph#~jn!IJu^#`|6yM)g@Q-od5L4
zvg&>2m?bIiY|Fv={^!>WSltb)`4i5-+WmxAW2Jt==gY%G!{Mg(7dyfSo(pOYSX~HN
zgfk(F@EXV>{2gV%|NO<B_aJu_lDnUzyt*x;uW|At)feAWI_3vh<Nu}FKiDs&H`N|k
zvU+u1$ra)H_U~hj|3LL6_w*lghwK6HXY2vcRD00se5~-FgkEZ_o>rO*i;h=!e!IU>
zcU1Lv?in)Xex!W6_8t3e>>e<DbwPhCDSdkXKvMcu{X@y<<>A%aP@?(m>vlfLF9_};
zkc}5s>sIHrRc3lSzKg&um>7PDb|Y&Sm}|saJ7`}f`v}-r7P(;1C_5Njk#%Pzfc*f9
z4*IeEwzyIESQR-tw6gBS)X4G!$3@PJtcs+-A^Mwi)gCnQSi88#s$**S7g-iL1AN=<
z6R}x9jH)Pbu8vVsBd5Y?dnqF#3%T<Eq}@sP>K(?izA!h*=I#UOR?s?PStJ@fJJcB4
ze?VeLCpEVJK#ZCinFE^>mEitWp`x*0!!8EGec7rnI>QwnNrg-HX_01Zhj3#5l*#6U
zoiWRpY<6l<|H<Zuos)jG)hUCOyE@1ISm)SZ?hHFdv_BjCcK_<_U*H<M)uZ%@4p^)V
z&kW||z*jz)NyqfJjVkeMKah^{L3`7xfk2Bhd-dvd5YQ9zJs6$fV{sYPk}$yi5B?G;
zb?<**U%rxCWMdZsy5aAFV+1*rTm3FLYV7-0b(grigI@W+)V493eDudP{f9pK6PkXP
zkN#`e$Dov17*0$KO7?X9gx#l>Ev~z?hfi2@1&2-@lxfQ>&pVT04)^SHV6M=%Emb*C
zPZ>WjC#A}624fnRv>N7!Y)&7&i({mA!yhSZ51CWoZQopf+SJAs4cPcV_A?j>wgr)S
z3s0+E1RwjuWIqGazMH1}=?|Br|H6coc`?YG+=Qmbc#AWDQ280#IQ6+T3(-)x#8<y3
zffI7ua0owVK)3Vf4IGsAA|RxhnEEpZIMUvTNqYg&?M^hM{SE|3Q~Z8u)&W}D5O9ok
zr2W&8W)0BNBpTAJ{#u$45~OjOn0XtAV}_PyX2zsJbtZX}Xi96<(u9y8?GY^v8Y^>=
zBdvE#+Ey)1qA6{QmL>$hG@Al=7aqj%6ouU9NU}Mr*zQC@lFjKu-T~oFkTer9l=LC;
z74S-$0Wu{?6eUduLP<jKNCL5Q)+>V~h5VQ+T-Ga7)&2!83V6z)N8sRGi98S@*!)3n
z{*o42z~U!jnlcbq9jr}L1|tJ2G@ZF|LN^1O5@1eOO=u4lGJe79&>c?2BgQ41`;M`4
zr2tL<{|KpA&B`@?g(4DX2;u0aHg0EP@ao^^l>y1~a!H};AL)V~>k`$EJiEV}Ly&H?
zmn1FPOOj^kAsPE+r-8j6SJ75-Pyq=$4Ggk!m(5*hSl5RJAA}+g%59yCkDKd5BM${O
zG7m{U;m^luO>>tU)=i;;LSS#EH8n0WteZ6kijf;MY`294=J9<LE&`CSbOA<ZEMHuK
z+nYf^p1d@Z8^31}RAlFvxoF>^EMo#_L4X3}E623M{lj@_*@d-*Q@g)S6FtkJAwej+
z@b%*gcOI9m<MI=hH%Kpa3Ag(p>uFh|Atf+Cu9GqZ(XQegnO<F}GLn-JGa<VS3DbNl
z9za*<qp)b%l~PpJ7uv08gnyws^Aiekm}TcSkJb>HA;B9pT&5u&lS02z!!`}?)$qp}
zKC0p48vaSc*A;|evdFQZ^PoHnbIk(LnFM0c5vT_p>v)Y%)o_l6^EEtM!*eynpepHa
z((o<~@6qrn4cj%`so`HW{6xdg6inES02)xrw})#uMnheXyWD-?Ev;#P4-FORX>CW%
zJ6oPW+$}Nfz{6DV12sNM<G2n@8mO@ni24xzSsI_K;bIM;SrxwXG+d)0>PP6PA4z|U
z#(${c!y5it!)G*nSwqy5q<>eZ$3sc*e<^6;Sw`G~rd?o}hUn~qqdWqSQ0XmQF6$Ug
zpRFO<pYScx5baO!3pBh~r`P4Opjnjo+ciXc6daFVfoP8c@gNnrUBg#3)a8inG7wU9
z8|{<)3A+s(tm&gQ)cLn3DV&ChyV+IX1hfLRbcZwAf*=9cPHIbnI*0{_C!Ou@OR*(E
z3lUq9pJ|AmB=~C@exM;n2+tB9$f=Axe!3okI5M$EeWh(l@N`ZHep`~)QI10sxDsti
z%D^)q37^llqEovHOh_V+G>o>6y+`D2pzapLI%mL$5}Pl=Y5FPn3E*&obMCVxNk0t?
zxOWMm85CYuhxF4i8r<PvF6b+7Rw<JG#TD<IVx(}(%VB$A-|+{ZElED}n~d)g&{N}y
z^Ecx>8wcwHqn8A}M_!M^&4&>r#upJTs!0=UN%CI+ZHkU}gDpT@^-{nW*-AHqKKGTk
z+sUARnuHJi&n>SIPXZI8QbO1cimMz&-$MOe2pY?qp}AR(H*vV~SHie{I^GSK7ni&e
z-bbdVJUqoE0QcLHl#D`5iH>&xzb#40bVNG$qewGSUOCR)`NNxvaiWfQ17CSdevZg$
z9Lyh{wi1|MKi}t|@p|M-!NI`m9tr3wZz-PCvGS&q34wg<M{d4ez#VyMWJ2)Rl3-22
z-P@9k7&*K`Oi4OqOVa(Dc(01vlJrJ}4QY+GE?K-}?mV2G(WIcp>zkXJ8Zh<1RSt$M
zUeeS&zhR-F%`X-<E^2Vj8y78THij%|Sgu&>mMv(gi#E)i->_IEZCx_A{<Nj7b5B7E
zic$s~ZV3w(&uv0v+`7X>U<$W{nkf^9%w4i%apSzDOK1|Jr8U<(r;Fz<Iwc-4ciz0k
z4a?lJRd)SWB=KvvES<Lq*@=ms>j;dq#7Ig?)7*L`G|r()N8Ddx(xk3<C;TDSfb|+5
z=(J9w-cuVBZjU2@jru$KoL}l}j5jzqAn}_V9P#+F>C_$r>^v{J(&yv+FD{&&;bRw$
zMsLPC1g?hxCBDZ1a17*TY=8ld2datJY85yF03X92{9lLnu>E0^BI|l~a#4^D?m;lL
z!fCLW_p2D`AZ$n@+(>+{0@V(OmOHU*V--XFeX1fRm!c|$xw)$xM7P+XBe3Gh+=jXH
z8tWD=Y+Y!$W;XY7hk~(VD)*P!3hznR${}55D_v$Q|Ic?QP~XKeM60Dk?(Z^N@tUnn
z*?(p$Qtf-FRKpjB%iyF((j5xS9=kVMS=hYjlrsKcA~#2ysi^%6avZCbcClJvq-#5a
z9JQUn#g=^;tX70qV%2sAWUi`&Rm&@8MxTCzb55@s24u5kUkPU8{!ccYi(1Vvx`o#n
z;n3i1;|9T&rMKN?RfpSC#xzFz)I{bCE$vrY)wBBPPd3>Py=M#>b9Bm<Z5h$tH92!C
zqI2<kdh{mz-W`1fzwcLOS7nE5+y4+PtI3{I9-V{VmgoljZi?=}?|VjBdA3neksS@x
z<j+Zuj>Ye>(ev<oN%T?tK4k<dvyIHEY}l0iVdqbgo1!v%omFjKZsIrG{!p8l^6<8r
ztBuks*+pS6_fRP9SNJ6M4;WUs<>-p)qj!`W*7!rBy^XZ$9~ixA4jJ>4cC+wT)wOem
zMdv2aTBA25(C&@Ciad0$zRk!&>IbmX!Api&eZrjgk*g`~Ki>JY5ot5#U<ZY8_0z`A
zCD;Wb!w8m+V1CA(*2kE!o_UfS*~n1_a)iku)Z*yqJnoYa=cx?GxNOaJsMzcry$btv
z^OcZRE@k{iGymYcId{^`<pHRqe?v2ujSI}vxI9YG-VnEPsk;;Ud$*O#lg8y=w@qc`
zGUafumCG%(a_J2#7sMa2k$=j{Wy<09QdqgfsG*fj%j~7xLcrmRS-CVVgOy7lQVJ`V
zNicFb;-{6camgz_J2g_I%v{d708u|(6<iUDHXUQz<&XD2h5HX2d-PztPq$s24+|(B
zwWq)o?1OMx#J1=4r)kc^MksIW^vI-8!=MIx`Lg@f^=JWe&IK@!SrD_FK`uzWZcA!p
zyjad4YO?vbxvkVPM#5S1g$g?`0`+Iv&s7w>oEkYhV1~+y&zfv*x5yIyB9_(mZdh=G
zuaR%@AMfE}CS#{gn!S(r>G8fl#}+fW-*g#Xsy!68V74Q+hr(mfIpy?+Er%_3Ax|2I
ziSfn&WfyV`%|gt~9zA4-gr&-`16VoCCzdKB4vl4;5I6ex+{Wr8X#o?IhgOcrR{J3o
z<RqRHxVB1|mj(7mj00#Ma&S^vpRe@Wj(l!cI~PJE^ft8S!0H$>Ef}!&<yH%>=lvc&
zcuY*Y$Aa2wL3wLBqG4CywdS}^TXTF(Y%Oj>Vr;cQZe`CgUhFyE0eQK$=a?Xj4}kKp
zds~I0#iC;%swNWKR^eE&=pb#n-XUS4B>qe`S(u!PSwyo3jtkW$3zIXlG~qRVI-iA0
zU=Gs69G7`2zpWp_+*GxEMXym&YQFLzZuVz>Uy;n!IA6nQOmH&{#IX6fZCGb!=4N18
zE5%H)QtWUb41>OKN;n)&4M)OhDd}M*=_4uR$Gom4Z-sjwhUGK355saqVjgZ+W&xZL
z;AefFQG=6_^5H3i^pM)2Ln_LRU@c5p8<rnDvD^ryr%X&WGoV_{4HTK(@itIm_p}Z|
z+cLUiMnzKPSXRIcTM;YM%x46HrOg2N1PI`~NFZ}%omGZ&&Jtq1`?Hvpp{NV2NFj8f
zv4AD~CIR6jF0}j81aLW2p{|!iLX9O5X2*<x$;u384T&;fhvJZ5Xi+tt`cz)~@;MS0
z|G~96IjpZe1E(u+;M$V~@OGP^%3WVAdmYFv#c~(qbq7d-5>O<S;X+ZIm*I$I#@MW>
zn?c=<Lw+Sw<aGjXe3>eG8BWQpezzm}e4Hbxr(0>GB9-H}!0;YZ@E7-p#Q=a&3u*i{
z^A!;{gpFPOVl8fFo=bB3WbXjSJE~;tbsyqTmM<_PV+!1NGfWzPVMrlFOgqc!vGR+F
zV#x(sf>*ZG>8VC&(%Qh}wUR%|LHOlY_AMF%g7IYi!p4?5c}Z=q!;7t9-w^DHibHi;
z*~<<4#$YOD+03u8B*x=7o(EQiW28{<lkKyNz*L%#LSq4K7m@DRMeLmoL{5SYM4H<M
zB10k5aox_CLuBp39Kvt>fXU7z<`Aq8j839|{{=40G2{sa&C@i5_KI|KorV~Jh3`rY
zx1h%{-S4!X_a%*^u~JXWMUNTJK0us3KyVaPa7=OvexSw=(fAP>pP=DHO+QiN&;m(1
zXy>R`<`NPDmuvdD8b2TNtc<@{<5y{Tvx3x1i*9*?*3xcN@(m0j$TEV-XW(tVi9(5C
z-O1_z{xuHV4_$``53K#KmzFz;5ld<wcT^zmR1VA11|uOt=Z^d7kLo*$c)7#qYf`#=
zT~k}}9K$fpaaZ691yxnJek)z)?o&1a%xcF1_{=k7So{P}Z>R1_G&kXxgcGLalsiK<
z4xYQ@@l+lffS!OBCe2S10~nDzq?bmE>5yLfZe*7_Nq;~Kc3(Gw`b>CcF%4R{@S)xr
z(i(ueTaYs{ACE}Zp$-{5cj8EM&g*dQ<_iLM^mpWQLNiX>d}yKOD^8>fR(Sa`-v-~c
zu6XCvSKjOk!N<Pi534|MT{oBV`3m3<mw=EOC+2<==e+N1!+c0H@X3b}$-}o6co7cr
z@wI}1e7-dfa(@6?vg>XE-JQRGLDVeJ{J~e=0_tgh<!1u^6b_fXZe_rkKYze`g@<n>
zP*?e5>~G-AMK7!YpHp6_lq9gcpWtv^x99}m{Up}&BX18bc|~U-n(0}87^Nium(8Nw
z^1g+b5*_aX=7B)m@@@j|+_&zUk@804+$|6ND5?JX4bWZkx~Bmjh=cia#skO`V{SL!
zFwmTOaoRtxizkUk-Z8+Lp7PKKB#`gxICIOJ3fz&$JTQ>&bU-)XX}}#m%4P8Ax!rqK
z3@<M)E5kp6`mL(06l`SGNJZ$7p1TyUGzeX5CVbV_Oqhwgq8s`Dt350B*P01jw6&A!
z>96#j6>1)4#9pnKaMXy3{iS+Fb$4l=yEM=L6Po9)Ju6}>BkbXV2^@Tt;`xVNif6Cl
z`M~`*WwsaVl;ca+_N;p#dsh5S?^*G;-7B1-88!m4(n6NAN`l(NB40MK__Nx?BDQ1#
zHnGr4CWw0ZMc=9ju{|x^t0JUam$gx?iZBDKBDCa`RF_OiToqv^RzGOzhJ7svXJ8i#
z!mF`o1>y6hMrp2E6=C;$*fj&IAG8!g7U4|DBD@B&2!BUe@l_F0uEm}gKf!Jn8U2iz
zT-~6-S@i&WU0~INlIoWHk}25h0;?h<i*L!tP8Z42t!|ly)gSb#2s61V!Xjr?1oLg|
zqA|Rspud@vKE1z{lzvrzI~l#yXxWAmC9aC_J?F(#sf#<jo5pvcDV9|cu3BI&QR?E$
z<LcssMG>C<f<+N-q`J5m>f(%qMG>M<7ssfwC_)tK;us~SE_N-7Fahe~N7b4L-SnCW
zsj?=*H$wHXH4!8x2zn6Im}WOdRcj)s1ht`_vLu2q%aRDYJi`TCOCm(OmPD|xDJpn5
zlu>*p^lHK4^`VuSgHj_aVMj21vf0@s5nh!~^RM0>9{SxqruP0}2UbKF;aL&kY43^%
zKa&*^GMp6=qEvmyF{-{}n0rNpZ~9gm_*hmNaIc7v$l=#&Cvw!-wQ50xhkW86&<h+q
z=%dFs9`P=q5Z`vhOWz{djK&s3n5rM4`$2`i7mrXA)7-J3)<c-#QU+kFj}hLjKAhzc
zMrLzzYLj<4gi)eC|1%<-<q!@PwtKzHAsi;k^PXUfFNbi1D9=fAmO~g#<+&*f7+eH0
z=Zt@kLzY9h7bmhD!WK?DUkL2CPBaM@0C~<KaB}WN{_MoTS>WFRLRx$|1WJ?T5JVdE
zX_Tg-DQz1FkfsQJX|lWlr47L$%OOyjEQdg87N;aBO`=KYtECAcL0T(fDQz4MSq=fx
z)N%+SZLyXn(Uiv7Ip$3W3DUM`X_&uP%OOyjEQcV{9@f$%n$mu*r3t|=O_n%7-i!xv
z$Z`nxa-N!!Y)(Y~)`=p4Glska!kZw8bIFwSA+jUOA;cw31DTQ}ijt-Rp(G)AB!SpD
zgNH$qLVmiILqIij!!cB<gTH&b90G3?`i^Hri5U;@w(6kzk!Mu{)jPZ-Y0+MiG)oW3
z*e{!H#Gib7XqSX$n}gE&H`_3?ysIH(c~(Q{nTI4F^XDVaY6v?#t0C+_eAj9S{>32t
z1_8TR4dD^o80tZOsh~Ml!|@u{Yj}!=OEg@r;T0NQts!(eVm)xbhFdj!Oheo(iGNK)
zShNy{1Gj=0&IHfb5YGg`(H#Xsmm_ephUfr-&(rWs4OeRjy`{w8sNo$NZqo2c4S%B{
zp47ts7Y#qs@KXhCoi7{u9`f0TXgEy6Y7KQg?s5Z;H<i@_EPa$U#%J1!0i8sw910ZO
z?5}YQ)UsLuCXOW@*AZ(9)Q3RShs4j&c%6nV8bZe>eCKL-sfMT@p`(5z{YH)7so~Ew
z{FR378vb5G)RUxtTc`g(<Ns99!rKMoE$9IS_SA5&hA5BF4^!zaT`p^ark|)G+Mn<(
z)DZ1Y@Na2&kxsA6WnH7`w`z#?DEvRw5baU$XEl65!&fxa<*?8`$!7;NMEexHRKq?R
z9;o5r8tVMp$0@u68*9uooQ*YNDgsatLfT-(Z*<~*Pjz@u-TU9@q-$dhbz?lg#lT$3
z?f>Y;8W@xk0ve>`4=sfuf;URfdkGr3gyZq+Dn~lgq4CFpbB+PV!-s*0Ej1xDgW{Gq
z6@$TT30#Iz;pNN3fN1jb#2=0T!6h&IRkV0^9e-E_f{QQzP~bF(@P|u4NR1Qo*Ww(V
zTxK9LHJwWR>v6dGz6;#p<GVfs`Futv`S*f0g^|9n1-L7J1wo*dJ|3dJ@^%{q+CP%;
zJq4OeULhWs=D|t$wu9y>M-lF0M;1dU=Dp~fMBb-fc_pk1)&tv9HyjMW6Ba|r1-(RK
zJwFMHAq+vZQ_pzlN}#-QoVm(dG8*`aD%$hwD{n~~Vykg5e|b0<m|s619tbg`jubK>
z@VZ9=y6UgwJw+FJ7=0y>kNwEa_X%+3pVy5UlN?extg1?^Kh#gf@T!W+s-e5I5g9Rb
z#0bUNk$p7^A3~#w+lcf;ef{sPh4A0K`oT%KKe`o*waDqbVGMX5W~*E-h{8D<UEtt=
zjQ=*0->PZE*XVPmXY0Gk!2yZm^-cxEv-RKS!r3FYxNx@m-?(tLZoKxXfb?v|@3`;`
zoMY5h0r7Ym#Ld}&;}uZZzmtPq8aQ49Rp7;e<8@F4jgR%=c+K_1<MrQzpX$TE;ov!P
zVx9+p`ZhO1{+_L-P}{s{$>QdP3mX=XTe_%zNn`V(*4Z*W*tn>!zPYt-!LXs7w^-@m
zf(r445_Y|y!ai6sVR&rGg!%>bO)U!>V)%lgjVt2F-1+n4NYm1Vain$Wycp6rbV2NV
zDUsI3MbqZaTiC#=QvPJ|s@p5Gm~q2v_uMR|L-)1IG^Wcm=6}L8<_x}vSgodM1mQ)6
zz~QmOo{Vr}YuGc-(!Fs<P0~Y+v4_r{+tSiH`>3XQ4fE$W%rBeSym%KI-WZ13GX!fs
zwKQV*?wD;1SBPp}REJfg7B;lTb`|;5a{0S@HX4Z!Wiiv4E4oZ)Jf<_oANR&|CP^zu
z^8DTNS!#R1!e%VUtF{qsj~mRis!d2zQn~Je><@C6nc2PX;8fuk>z55?V4a=Q-MIhb
zO&5+c$4BY%4`<r>Mj6ipGu3(T3xiJx9^`NE(Tvxy1j6dzV=5MJC<9e&M$3emvm#f7
zt_T`8&$@W6HLh3R)uH0*y3({+>#qpN`H5GUrKz*RYwUF*%Lp8IY@2C}lJph)U1OB3
z4nA!377CWi5;#c37`?~W2p$j~Nwv-tiljwOB=757sc`c~8Y))F6j|!(>mqZ)H(G6>
zHCCIw#%v4dd<52EVT8EU-Q=iL<!GJ7Jn?+@Icl>KbEL0rwS{|2?w^6YkWoFREp?8y
zDea;6er_CAl{S~--r*CnUaGF<nJli5Qf(QD|A^b@ysC>6rf~=PC!5B$?pTn)GJ?x<
z77oHYI!99w1a3RsGJem67H)1d$I@~pVBhc;qhPR|8cMI)eAM-}IrN@Tpt!X?XY!g6
zGgr-@^>Y5NmlS>D;mqf9+E?U-%;M8SXJ-z|Utt~c&z*fv&Hr_IN@XB)M&{s?Ux>#=
zEbHJ;jy!QE3|T^FPB{R1x?esr7w^TY0aKfoF0OCD;yVfNx`zLa4a1yr_`d?rkeI{&
z6L6-)DiT<y!z{{}+^b}GzqBETq^BK{mX;Bom7P}5ExjL4CkBK4gJyqh%giT``OMxJ
z1SHAqz8e_K&Aiz<q}iOT+2(ue#|qM+n3Fa*&CQ`D(S{{+4fB``etop#7!_)n+PG*2
zmj5=7&B7GFaT|_#p_ba_Rv}J|5id@`0)h3|6yf+-;@eZO1h{#8KGRXyFM-c*SUwfb
za_PLl!#Lhmv|7;e@x4WwnU%7j0*-PS{C-3_^N{d@p}=$aiPfGmpK%48sbSo_l=+P7
z-b3S8g~#HWQ&ifNu?ujn(t-Dh@REk67Wf}$WQ(K)k{#fAoadl4C;<>U<A7f#Ddfl8
z3~zh41AdFup0^TF<(QD<EDC1JsDfd@*Cj3|pP2I9DPMc|-j%ONe7DL(PnKaodm}_v
zAy@yC2`c2aP~7#a;_mtfb--O;JL?xZ&ib%xah&xj9>MRbUj`cHPtA>neb&P`#|fH=
z_SFX-3jyT-N!~W)LJvq*e*oiT(8zf6|FQQafK?S&|95%sC3#t1RucAS1O!DS5W?b?
z5L7@x78U9ic9Y5ylR(*2v})a|AXZu2wTjlZ=;vBn1+^BewP4lyp>1hvt)*(MwbWWa
z{r`Sv=H55&z6T^MYW-)D`_4UQ&Ye3mckbMK&u`|8nyn7H3&jaq5hs+n@?Kh_alkc#
zA%g^u<wt+M$_=kFX04whB&dgrVNJ6_r`${}>;>b8L3)Z6I!(nRjX+_T>Ziz<qPnBS
z6_u>PzMCd%I0+81Y5e^Z3aA713sq;u$h3zvimtO_gg%BQ6E%;X$3U9qG#7}j6q~1!
zCdFT<Qkdq5zBppE0_9n^##M`?nROmgp7z`7Vm~Wodbu%;Je)F1+;gX&8JHE0nW6y+
zfno-jZ)A4y^ZGV>QPUeWeNG{f)^9Yz^?S{Kp!uDOw_!#iVrIi!B*-PY7U8>T{!q>L
z)BG`-AFg>cThTvF^SJE7&(eI8=5d`wezBILEen60=5NvbeVYD2%YUr-7c||X<kqcv
z7WAEJKDl*|iieL7l!n266+ia}p8^skwU^d|xzQL{!=i(GjG$fE?HY0)acs8>mb%Xm
zx!Hy8p&9NWk&rt8i{0bZ;b_Ob-O1tJMkgjJIR$QZKKNJ`ex7!6MVK1}^Nf>C27BG`
z*1=49*Av%IypylRjm?q(D3NXy@j}r}O0IBk6h{$Xh<{S_l^sZN-AYJ%>3Fnui9ZV6
zDCM||Bz~c$m!SKl{7S8VgQmD1qIZ|(aXsXGKhkuAKJGcqzo_+J*79vy{-&lowETU|
z?^L{v+U0pT#ztnbcTw?nZ%zB__$tj;YkHEVXn%6tWX(^}`m?lrww5o@bg7o39kM(e
ziYLdT9Tt$kA2@(+L8z5Ps7&l8?XeS-=bM&7&z_s4p%|KDjdbNXa2sSiR-T8T`Pld@
zG}3d2BfalH77U#s;JI}O{Thc6j0%Px5Ey!y#o*C4QbGkJrXHRM&iN@?DS%h>QRw_J
zjov7oUPQ%ZuR-$W-4)Wu5Qs6(n~UqIUNd#Prw1S`N$)i9e1!^zc@UWCkzW^70v{-E
zUMXacr_l=le0k`9q-P1L;yyLcn}0X>aX}^US7W28Ux)mi*x_|&+sM;G+}lAwlV0Vm
zk=Uq*b}E5-0YI~0EM(k*VIu@ay%gMpq{@Oy;9p4AD|!e#UxR}I_qSP&;<J!E(_{V!
zH83!LJFpq&EtwBKUHkhOa-&{K(ErKtOi$hi6(0mDOYVdmeMT?@fy$DnpyAasuQdbm
zXZHs+^Y=^eXEQPo0_E*M@YX9Yp%@0HcPyw;jt<8uxztMzl@O@Mc5mv90q^C{2Oyz0
zJ)p;Wo&p)`h4ssj83j@~WKcX2_J~wgRSr?wtwAcwwkIK#aa344Qh83@m&s528E6K&
z8SgDp>30WgR?FG081O7&Gre6H^+WzHk4HQoDeNXBfX6GzZjnkp;@(i&l0I(>b`uhC
zJe&U~n&tV?o!DNNM;=|F?cKuUJAv=*>GK`}Kgi?Nv(+9>A?}(U$lQTJ7UB8ofFX;9
z%k@^eYTpkyW0j8!&L(>3<AQYYWxiIEx7upaJ$zRD6qqN@JZ{p6{*{9d94;tVr5zV+
z#|6I<xZpxQ_MIkJW7~1T-OiccOI%R(;c80#+z}@=Osj+0dRD_Zbz|o>&6zqI0AuK}
zkFWi6I9K9E%$zlK{_Gawj!OLNkjTe1&6_cQdW$b^GNpA`?51JvIez2>i4>Hou6bt5
z{6;@!hb>Z{U(_&tI{V#e^BZQjG|ctozjWtJZK?O!%W|7rW&i~91>5YvDPOb~O|PFh
z{ajz;utm*S^*3=u=S5foGf}K(@r<QqO+Lj!cB^q{Iyl}nRFP!;R~6sZhluw+ZF+OJ
zcBF!WuIZ;e*GCBN7lbeub*1sayskYC%|%w=ZT)pSMAz($6j$s|+Ieuro~vB3e`JT0
zEB2l1ug%?PMF%VkzZCv?rwxv^JeoUh^s>oCEAv)nSyxP+xH5NmUDu+?Ut5tg{KS=+
zT?>E&X0OibbX@5>rJt^jmTp=eS&<<$v?46jS>dkEEZx*`b4_Epb>dv&Ys;+_KpYQ(
z57xDIr!#6Uj=gS;t946XTIH;E{rEmsyxcli_>2viqigdsHdDWBbImv&zc#aUo7KPL
zziX-~LCTYPWJ-!5jZ)^~S`W4QLvJkgI*zKD65DJIuPrEj+R9!PS)D<tmTXv?Rl2S0
zjGE!4uMNL=i(C4uk;AJeZ^y^c>ij90t8$lT-I}*5dwJ%noM5?^qs+^b%R9g?&;BlN
zmsXaya4*Um(dCUz$y{GR<dVU@uKUBLOZdtBV8a`zeo0qz{O_mmHf(zWDlY<pd7T5K
z@~Q@VutF-oB}ipvq+8WvU49w~jTjwSG~!kwlqc4lGPL;MvyUiwq2z@~9x%$Lygr4$
z?C|qWo5f$d>wN8#obdUPB{%f!e`fK*@}~~V9sXfD-LUJN`bkb!^z87GNZkzwkGHQ8
zujyI4^P2vtcun7p3M!yfzFi;R2mEt?4^s)g&f+~@jT)KD{#N&{Y5b-SAc`6)%kOef
zkL>O}vwLPs$c4Z8pN5=apDMTHuKW0sqe`;#J9J7!|4+!N($TiNdC5^umO@zH)P3w;
zO}X9^!n#j=tkZ+7R0oBy{yF#&U=K_}Se+go!djU{ix5BY41{%1Hb2c^wzp18Agoos
z@JbJ19pWGSq>rc$6-4#tIQ9)6Q5`CXDrKJtqB@N3%Xw0}iy*4Q1SQ=ei0UvwNf|dz
z5Y=IVu#&%65Y;2qv4W@`sg6V3BN|aXDhm%DI|HA=HcxjO=%;us%jfwvfO(r=%=TM4
z3PwFUuA_LnGqeSBJxCqGU#CY+(IOLb#d-~ydjehgb<R)b!hQ02-Ub+z);PQ>IK_Zb
zUt_M312iAy@|>CR0vvCT!@i34gdR;mr%pb=zZpmapY~3nAgUltG8k}-HXqw@98=Gl
z$5t-KfCP`hnQ`Tu7088L!Q>QCXRuVltGbvJdZirAw~uaCXo89d?h?omB(PRGD^3z>
z*+>C<_?2@~%2tznPR8abuj*_!V%6X;REeafIikNDp%7Ib(pS!cUpdRjw8spSW9(Cf
zSoQ!p1iw5Bg(>+GNxl`Curf5!^h{1`tQ}94ThD))UlwU!`bE%bc}P1gw{|!=3$2iL
zS`N!D{EZtcpN~RgNCy)~J+I_@i5KUl;Kf;{JMvb6$Jr^cvRaFMpFw3CzzD%d`zM;d
ztSN490VQwL^f?XA{zikbzt{W+ng`e+ATz2}z+YU6w4if89gj9C@xwKLyyhop9w3m!
zPt*KdO`Ej*0?l8n`D--4M$=og{C>?ptUzV^X-#!`>@Au{xx}ftSFT$%_<W}ZW$`p)
zxeO5cZE#5-G@il`Nr-5uw@hA$)E$F}q%OhJ$zctDZXom%x*VG{#q||18lX%8%ZFUa
z;DewX^(E~A@j_#|gy?8lZ`L#oMqjMyb(;QIQ?x4qtKZc0V@27kQ*PtB3f0FGtQG!Q
zP4)3Mp5&C%qFu!E218{~pn1NW^JCWw&}%iAI}Qi&*g}0UI*K5e>wJLpChB;TbOyt7
z>ktBH)EY211ND#=Ok)!>(#u$fx>)L^ZqTEX^`dwf5r|I-qqH8bD?>IOAW5w>q~yV+
zx^vHl+>4`%w_k^SBY(Nmz@tw{2?TFVy#}ye8m4lfym@n=$2tv$KzU=ALyvc8FkA?M
zao&PP@Z*C@;IGDpcReo@Y{VX~JKG!{jS@2PdowmuZ!35YJmjk(1NDMn?q48dy9x%L
z$H-sdP}SChYQfp5#Vo^%DOxF@Z%KFP@Z7<$4FaPa9gt^xBxEcvU-21O4%~lc{z_Sf
zUf6;G_qUl|=>qUPp6Pk*kmq1s8s#lTzup?qw{#8kyz9aGW?*{#LCy5;1JAY^41w~N
zF>k%GF@G{>5tOo^9@F=(uh*`5-eVy*>aT31KA!2JhnGOT061L6`t#D`+Y1Brrh}U4
z)q`J%jp-p?LZ<hb#;I@fj)=$igbi0!R19rBHe56~2^(&o#Ts1KTk-ya-H8>tebIql
z!yB*kUTYU@_*~sG__$&#!BbTQ@VwJ5@_10jUxJN29Rv9*We-2lXY0dTfgi}@tx5&N
z^Dg;;!Sil-!r=L|++^^)3tlyNw)VFTp1sUYgU1ue#%WZ*4u%9_K_?w}>x1v1S^a3X
z`LvLr9@Vn&fytk!qdon}0e(h+KhNU}WXERj#NOq4q`!Aq^YK%gTgJespE`&2^O?Vz
zv<7(6WY+zFD}NF5S2>q;pD^m<2JJmYy@#vWj!w6u(_aa6x{2={&g}mxbUNkU{8G+Y
zRlUB#r56ie+>T5CIV`v|zBS~FaPM&Gl*{j<(yGe$0g?75s-}UX0V>0bd!`RW-zh+J
zrUyhnY!isiOw3$e<IP;fbgq$VR%eJfCGNMlo;_)Gn_%UO%vN(kljpELcu9PjwQTq$
zuSa@V@n`YUB(p-Tu+qibik{IrGTXYn?D+Vn;blsrUd<#8)i>%R<m^9be9Ahe{NLa7
z-g~g*bq4H1ssB*8$b0ovvoi1IF?*PmIo7d81M0lB!R}Wmt2eI|s52uHsd{YW+Ng8X
zJ*U<5J}csMZjM~|z@<^Q`p(D&Bkqah^vRq4jcD@)`O&75Z$!`QI6o`e7+IQk7*2SL
zd=Z_y50IlC$B@!q5)&>}gHb5qVq>o5vwE)OL0veT(k;q80XyCE!*1U}*}1v!yodhM
zvM1|SyjRFyO0M=(E54o=ONVS1x0!v0@iB=dJ+n*rp8L9|1A2XUA=+pzU(+d$M=)$q
z=1z{z<=gh_9;!FG1aIo1G7<<LCTDi(s`)b%qKA2zIedSIY0z32!8Fa2RHBh-*v)6m
z>lrw1Og6s|Uch!uhBw1;tU48B-^126w5?Q*P(Rn#6fM0Zbg6rpa}A5xANDJLSi>kN
z#!c+Xmj~il78*t60|1{u@?n8b8L<(-2r6GB5SCC6KVsX!2mR+TvGIBUZ|XaU=T;#x
ze-Ty(nW4zfF7s-OsTLB#L4Kf8m6~B#h23QRqeSA(F!YXLMc|MLLV|}d5nN54Vj4Ch
zy>I|?;iR{=&cMq|K~xM7C6op#@#f$~0yFORJO}St-6HTID=lM%rf9o_C#((HjQ%Ul
z|622Z);vCFMek!Jx6zUW)_`eHU=lPh;c<%y-&^woH9bbt;W{4GE&8V^-de5A?=VAh
z?Ntuumh*L!ZV>|eO#Iw!-rL|AkQ1407Jw+sYvt>pd3=r#1?pJl$$dvd6EJ&8-6O|B
zao0)C!OOfg<c^R4Z#~ZQvf_Ha9O_c$x#8{>Jv2(uI|+9$^-j_A=1@bTH&@dZt&fj=
zIqnjzzZ{l2)^RXY1_hdD&*B>}un)afLk_p;W0l=OnL63!80pFUv8x~phRzW1+&YAQ
zfx`xSoI!hF-_Xm%Qy{G=w<4f-C_V)i80mPsM<?q=Zv+3H7irK@*ynk1{TQ;Z!O!)w
ztA3ad2AWEZ{N<E`_u?4u?FS%-oL-2NZktL*n1_8cJ(_GUHR8S9KzVbXMZ_Imq(KAa
z&7FnhdA9|_g%B9$&3hXB2|*?BS7W1*O@|ow*}t>R<!NCiDDL$nJ(hJOHtMlmGf*!8
zImD(yHkOfruo1kGzt|7KZwly;eF2-Hm;Vj$cQGOm0w(hUw#N<Fn7`dX2?czsD908I
z=sV5w7W^N0mXGP-i7Nqo5K1Vd^}36WH%M^)Sm8m4^y(Q;BMD3o{f1dySv~h`9dD9A
zc?+*aB;Eidf4hMQ3h#lAR}S=H5_n#=d!ro`@_Kmr<0}yZ^`?WGdQX8zUn%Ehx(s?X
zR5(XEuVPTEFoHn?2eo1TSpG5X7{UB$bEnSvJXb^QN2H-;=0ZHE(ggn&4OxN-@Fh&k
z_8KGLt-!!$b*1d#2hSolzqK9@O8yp)M?4={KQMUS4o?_7Um`adJa2<n4W7;YZG&$U
zMxdUZHg9j1e+W*tzisxssoK0sYMXsd9$=e&V)|FbAb-3pO14jC^@^&22g0l_72a-E
zZ#S#Ao7LeY?2B*)nPQRpQkvCO$E?iiW7^H?dKQ~9tN%(HB=>5%SIXu04U($L_ra{L
z9X*C!ZA1qVcaLlAyfPTgkv?W`-Diic#Oy8Kq7DN)Eb3O)MfR1QmPM+It<hQ5sIu|p
z%bdbag$G+_|Gf6}6T{U-<<8kx)Q&7GE4D(=IiZp76rX*@U-3K$r-9fx*LzQDy+M13
zV|9T+`-%p;v{Ve*mx@6<94YI3L64`ROCyU%+!|d1qxIrWo1=>&nVrweio)h8rt5FZ
zoBDw@U8{?tOxI%!({(@2Z*lVq56aHX&V>z5EY&@A!`RQ3>V0b%L*yE%A7!cT?OC&s
zuw_?d6!6+TZm12RrFuXXUq&e|_AS+wS^SQE+%rQD%8r5k8MaEAp{vvpG(%VA@J;k_
z&!jzACaN&46R@?-?CgEn@i>+RuhP4+H6O5f97EDL{E1qjacX`8Z3bp7t1rkQ%6!ah
zGbknR5E1=<Zpy`nub5)-X)d(8rU$p$G}{N&=$mHQn00_*EUjtQyhxr7n%9@mG>b+q
zqshGzdGtV-N^veRi|)o$>b!(cz<ypP3`)}!dk-CGQEZK=G=t{UUfxj#4VVry&ceOa
z3R7to-~;Q|MmpZ^DC{tQxY`WS`|xA70?!0WlaW!5=pVp)aoF|u>jHXjf!AqM%@6ai
zXQuZKc*=qyP~Pk_ps*sS1U_IY%|?1QTYoTI2!V0lT$=Ze3MzrW8XLQJ9dgHG2lt^o
zP}#*Z&{h#JmF7-`%+q6!#z4J*sWkUI$i^`;5H^B0^G6=nI3>IQiJ_O*4SXw1rD7Uh
z4&6PNN@IY5T4O4W(L%)X?ZH$UTMC_4m`Y=-py$=!ZcL@Ib<k^tsWhK$uM8XWN81ns
z@*5mYozMF7%8?^lN{{W{Xb1Vdz<c@Ijj1#rP>`P<(`E2SQ*$<LYerKKs;p?knn3xB
z+AXF3A6QDg-iod2N@-X4`LbI|dCTCgJ4gtA3S>u~nC!)>4}|6P0Q%HQtk!dYEvI#L
z;<&nQ*Iu+_PGDQVi46~06(cGRh#8f&-)=^2H>0+jQQOU^G^c1!D8UtVlw*;0Gin;I
zS->&n3u}LmPF7Xk)<=f-QtbQ7@(rZ0o^r@Bl7;p3cIErZdied^i^4FNI>(L7v92f^
z!3A16*Tk**gG;w@sBtf=cIP2hb;RmZx~YD;lF@OMRsECq<=p^37#eIB^Tpko<A3Ye
z<nN|z4+DXRVSICXyJ?@!%5FN?QFc=f28QJ{^toG3<ppI|meZobE@C<Dd|)l7l83!*
z3)Q?1Is`4Ja8=-0PS<-npw$V>DaDB~zRGgCKG|}5J5-KNSWed`ET`*}EvHOt9JaPu
zPCLpG>ZiJ<Xi3674rKjzZARsw16nl-J`cAz)iA9Vt33L@SlErFrGcT^7jlOkMs=!P
z6(SDOkkD>a-LFQ~B$pg%jjGkU;z`hGL<ha;m(ZvR1C5MtMbj6GPt8K<e~l7w_dpm~
ztC23gV)d7yGO`55qdI@UC*+aP35KANwQDPltfwF$8gzo80s_Ohma!Q2qt+N%-^X!J
z1rq}wG_w8>vT8%mGo;ekWSlqpH}GB@)xG_ok@X*l^Nd^6^TIsrnCWqxBMpzi5GZf<
zxlmXUR01C~vVMZ(TVrJHiDOv@!EiMMhH))-F8F+GY;(IavR;6A&#1RMBkK*&V?P-T
z8zC_2CHF1x(}POjUr5%=V;SyBqZb&TnfESqmSbZ%b~7F|c0S_Eu>}LKlTk0RTfuwA
zNgAvfzz4^p#_oX}_i!)-$D_ucfreMlyEC#9G-!>HmF>s79$q_S{*Hy*C`Uf)&nt)b
zK1n^cdsA;bcrSmuGqO&Fo_AiR%b>@jp4Zgk4M_EUR#e2}{o@Skx2m#IxT-;e_3{U;
zS<j&Ovvw=%m)y#F8k&K=y=6S=Y-t$y!SjX9q}kxv&0Os9pp3s1+ecbP{wlriSy^xL
zcu+Q5-kuVWJ|9^>)GYORJN($-Vd%6r8$53VAD4qZoBLmkcy=HEGI+c|B)k|wAFr^s
z*Clv9C;TpjCqw)Z-tn5}Bb4>?$^N#wdN<vF{eV@^?3%nNy15QIS38$cBD&1`G?aC~
zz~lG34c5OF?MB#kBkWhg2;0K<DQB+z-?V^1%3#JX-&j_^qp*|}c6s}n=H8kNYVm>>
z4}cjqQR#bYdxIU;8_tT)Li>6>rqy5L+-+_+XYR}y@#*zbn=Ctm_YAw~aoY}k<hX8b
z&4e*^V`@$rSvT?2+S=nLPQ+)5FRGbv!l`498+%IKaT6w-Ji)p!5p&XUV^6>_N`65?
zK5^9P$JLD)H4!P+j<n8CM2xK&J8JCl*3yJz;;6AFoO)8t1Zzn`cFJ)RPpLb;X4FZi
zPB_k5Y~{&gwPk9{{AO#D9a`pw^YXlbx@%>iZXQOm!PI=ID+6^IDQhs?D|YBSWrx1Q
zl{Fah5{@v|dyX*PU;j-jr?>T+^DMikl@r}+56TZ^<&kDOSuxPAhuc}PE4SKRzHeP&
zje5y>+3GT<%bcSN9y~numyV<IN3F1}QJv;)wX4@{x4Sh|U;bc5{z8224N)#M;@iW^
zxHszH{OV3w@o%ez&MA4&j&HD+S<%|j)`a51wN~v!>-6HnP8ZjXF4`KpqByG!G0SR4
z7HtSEE4FG+DEf#4j{8|#?bY^nx7!?*$C}J#@wm0!iCfF!wHwyEKY71y@YjCF7eQFn
z-8hZo{71OgdskLtlKBm}C)@f0$GQNv^(!0f$vrV9*>x{dE1wT{qNOD-R^>#Uj0+#n
ziaHAp8jv~o&VCO?aymE1ezok8j@|RmKjzL3-w1^wvBghf0aNGqTsPhM>1K=+z9{NM
z7XEV;4jb^J0hy7-6DqQz=k)rqYajZftmw>$TXjD&_K?Lq&vEwd8DK0blG-sRz0P6I
zl`_mP$BS}U>M3ly{W+#N(ls|6?r>!|<A}0wxNC>poPjwxopSnPX$03f8ReK3&gg)c
zo&{JRy@L~0=KF_qAF@9OKJR-U0{e|0lwbZwliq3V0Xd~8KV9eg;gbkmZVaT8d;5Aw
zheR4ro{z=ME3^42MeE4qjA;!m&2?A?1`t41Rsj?r$ecTW&a|26hz4_jv>f=I46ZQ_
zmB9u0fU&R7TrjnXTp6r+qVRAgyRhL%i{frD)QR|yne|g=W3}?Zeflbi?Mg~@a;rmi
zNG@y|_ET9*e)_z*3oQHSFuT92u^q&0KN7-Mmi>UuW!RBR%Q={zUG`II%^WRJ1#XM8
z{kS?rem_Y<6R_I3v#7Pc_EBH*St%cD$am2`feanJCCm#FOPKph*#{RfC(J+_<4!;h
zaiLsHFBN`>_#?aVIht5*5Bn-a6avA>9m?m&4(z@sk^KEY2|vKD*#y-{Q7k2{hmF%b
zn;gFsl2?7V`mcg}+t+?OMf)fff2taUo*F+{Qgc>J5gI&KJ)~&q<Ahk&QdK7Az{pch
z$hM0{m1M_;#g2>(jqMm4Lm|>QAj!_PM&%F4b~A^-UbUBQ-t$tNl0-{!c1|%cyp!bi
zw%p7vFdL*U6h127b5jyr7#wzwfa4N+P031@6;Z~3>na|+pTmjSH9oKDb(%h@#;IFR
z>v8J1PU12IW>WERjw>PjJDUGY@iqz~&<t!S;;N)v^Zhlg)bbNFf1>8Urg@B$mE)Q;
zf4SyYY95`FoOg|OX>yBpX>x~_cbA6?3M7jS-;>l8vfKzLdRmOfXcE2-?%mH3<3Z(%
zPZQX@#ohX1eKC;ZB%dayqenp}XwA^RN>Ewivt)tBe59Dh4=O!vz;l82Ek8i7)xJk~
zPw`mk>Ok|c(Qsy@C+^NiK^6=_tOv#{cSukPd=G5QqYfF(*y-hQ2Ccxpska*6m<x?~
zZ#RH_MEO{I$%`~7^UU;6?+n?0#E;oJ*uOHIjLkT24&TkZIL3SXbpbu5=V1!e^TIsr
znCZO_{`+2}K?CK@y%}+j8S&n3puBm&kCWEm_Vg~qj&a_6=8e}k81VE>vhm|)^=<ro
zb708C#{6WFQ6Ya0Xm4!nXxMHUs23PepZ^`mCNMG(Hi9?v_h+!_+SLomdWHSLe-KEE
zEIKhWe?{n|tk<wHf8KRr{`kZ*&Rg^`_=B+p1La0}i@Sp7@l4M%?1B$sJ;lV-x?l^0
zAl6e{0|nk+Oi%aUOy6etjQojv_f}v%#XrPxWjZ|?w;7n;v7lx-ex~GdUi5?#sK<71
z>irVDmp>Z68K^fM)YRks5y!@IAYOur^<W?ihScv7>lr*`pnyK{)?hs)zih{PzWP{?
zUGFs~(5v)5pG9nbH+eiL`CC06@qA?Qc8~y`x5JM$%i{~NzuDk<8~obf+1&qP@a#VR
zW$<`}>=&#@lH@&x^hWXr|Fe;~{pzbkzD8v<SzR5zIqI4hHRA)UxkryVSkQF#OiSF!
z46*tthxPdMnlrPa((2J-ec7Cqv=006v}9m@;!TmGf!b=(GX~=i7%}3&071Mk?LbgF
z5Y!F?wU5SUZ<TH|exe6&2ZGYBV!ciqardWNlSHMr^|9f-RQm(+@x^FgwLAQ$Vf}v_
z{_~U_^6(#lc!2+4s)2@hK5>E&&pjT*^TGPdds}Z<+t;-X;_<+f6%hbD4J*P4h-Z0d
zRVe=if;b0l2wx%aPPM>0Hz(j7%Psx1bX$)N;kz&@C!Z^4Q%|pSy~#S#k`<~I-w9J5
zR#~eJ4eJW5=*`u-vn{7h$6ZyrZFLC8Vm0i&Ixmj*Rs&agvqr8C_aU4VG2x`unNu<q
zpfn{DfKnFMsx}~{5d75m|9Hpzf&XzSGdAww%jbC8dZi=gbU0RcVZrP^1OgbKN%G1P
z$9lw02P;+1B&<|>3Sgxsc(-xB`J{%GGCDUGES<Sj!AfOuz)DdCD`os@7ICGF`>yqX
zC8tcFrRqsOv{d=EF9KSUH{@MHOJ#tTI$s*jsMOF>9}O+t>pE*tl5OFP&V-ga2($z%
zJKy9F7_=l=-OFCdp3MucLkhISxgi=_YVef!O=3Vx{0>WomhOP$)KqBcssOaa1Fuhp
zmaa;ImZ<PxDzrrL`$^CeBzA5(XlZp?Xz5T`r!=&5RS;TQz5k#kdv;CH;>1LinxZCW
z{hpvDu_NJY5;jZuisgqX*No!_tQCX*qR$UvqUneasu_Tlh6u%VPXjTXqL3FrKuJxB
z8D;|Fc%JD@#v;l1eh1aAk?A1Wo}#5wuy3|RaZhYlBbNHrDX|NY_#<kW%}22No;nX8
zE9i3ZO*uqm%}&kQFeo6BmeSNnoRCRR5)#bS3`oDOO8j-~!nxFVAxV1eSQF~xd6@fY
z0=!PsuN>C2$N5A_4H`G~7cid)mES6?32k1mrYRa@nyYD(#+oii*MnZuTBYfInr_f^
zi>7~26i++Rw_(fTadx?;z@8)>#3u#F(*`Ew8ZppoHFh;cA1i$+_GwpRKWe1M25O%M
zSug~#E7VV`u&d=rs8=vC@Gv&{uUXj5K%dnr?5ZCQyFX2OqjY*`RSem{I+9u&I$Q~~
z;j<2P$UPoAUL0lKejWBrz0u%VU%@aB0#omF@DB!+zz52kheueeu&Za0{9|d-yAU$t
zy!lJPk4vL>HDp-{dHxI7XF1pr;Vo7|CVqq1)f<rY$3{K2a|Y@Ku&V-=V*(=sVIz1W
ze+9s2WI2?8T5z6H;d&^15L5z>>uHvw=nn9&VPpPwgIyIbM*P9pg5hHbjCv_%`B^@u
zw>#|WyNK_CEf7+$E0*7@=iOmfTcOtq?5gAl=#^n({&s_1m7IWhuN=HK4B&&<RSE9{
zFMrvhrSzs_->8=o-Up4?cwVN<ps}l#8FgIzDajkuF6Jo>_9iT~3cD(MBMG~TqapQc
zu5WH>YMD9>dyD2Ms`=^j=FFLimBsqObl<P31vdMcvpriqm+kcS>F!3E@<p|7!K|5e
z^)si=z|bx^w7F&K^mFGoPdx`mFezp2H&YPHza<Xl4Jbefc!Ze(#-#R}+S1b0Fl~Md
z-QVlf=1uo@r%s#JG;@KOn#!P3Z2XdAS9}-Lx3|nwBGfGb&k{D17R~b6!fxi99uLa+
z%W$}N8<A%>B?0<ue!LyMK>jw5L3}ax*-c0QUx=NbXqM;W?eV<9^AX3cLIUD>TfC)N
z>a+QOWbo)tZ2cIKXCwA)`P`rm^gDs?;py`p0zb&(nHliI13Ygx2|E7F0N)VcF{DKW
zt-ll;>f4Tk-#hGUB8DY5G`BQNZw{=kt8e22HSuXcf3L+SEvTF1e2PrMFV%inYq!es
zK(6Vtnx@Zb1c>JeW=)+jBf-pQSdd`MNm8?#=TGxv=5xwaGwhvu;*_egeS*sdR@Ll1
zT(-w+*^ZaB<7Hn7yzFay@o*->S{R1o5L#RjYKNV9YV*vd<}+LB=gq;A;q%TM*EH|z
zGpD1(wPPlZnpihT(Ju%uOLKP~_^DIrP%*z}SD@IB+h<25&yM=O`r6w&Csk>#vhw!t
z*ZN-CpYe|2BVqU&wQmW3*G?>^EAIa@_)2n1V44)(MC>I`+qTPTQU(5;D1Vw%LKK`P
zm5526CY6u}rb#6tylGMiNn)B*LKc`NRVaf_)HJEBwo90-kc$EfPWF8}x7)#o7A7V?
z-DJC~-GYwR!#mesWQBTKhgf}_m+UDe+b_zze9O_xt@>X0P*v;o4kh}8_rKnn57*Dy
zP2AnPiF>Ouf7h|AtZvoIt*uYT-COMH$d>&2_;RajkK+XqvveL-`D+b#Td?)LRVpro
zoE;>2438|*dlC4oR=H=s{q>2pO!2mwprzJ4eoZj8?N;1c?M%t!^r)w-r<So_lnGK9
zahV+z_(j{u^j_GN6>=TF=x);Q@OuQfRs#82PK0aSEPIZPiBlo>uD7g`LtQ5vjbx5!
z?s-lW(~H6jyZp0XLsqnNba8xkH0C;o{EzDntLs&Ge*V{f+pFOGnD;yI2j|BoUlnb3
z>#J*`5x1<z1~)wN@2*{R+3*wRwnUdszRGnX-K*}3EXq49WJj{T^HISC(J7gc94F(N
zPqLzQZcgOv8%B(`FLqw3a4ekKT6wzN^$?lRb?r8*<mG6nQ>B}A(!X-u;#&c`W#;sc
zxEb-kXGIr{7>T+#T)t-?*@wAUqvlSZJ%7f`)<27k30!Hq4!xeT-*+fqgFm*70S^j!
z+c?yi)U_FFEEjdgn#yjZ2ot-w<6y^iyB1XT%pb`Al7YRz*LQTwirjEH;_ST6M^NOH
z<qpdWIqm~}mxsgI;S4vc+|B43vN2ce>4_af4kS<X&D$@Nz|xd=|8$jh9BtSO*)Bf(
zY&8o^zo6TrBl&&{M`S#+abgpu$DLS0Q_6kVhGb5|XUVw}8y3&R`pSj;w7Ul4(=r<;
z%xs=N8<WGvl+g6a@5>9brp-RL7M2G4<U*KqMDfY2=K1jOH?9aaBl{L8ZK2@gSrgBj
zKeY+p{r32xZaU`OEY3cgP=wD{YTD80oS9SS8mgxjb!Su-#eibUduqj5(Pl~Q<XK}>
zOz(k=!Dp*Yq~|73+{<<ce%C&Zoo~_}_8c~Zy_^JQ$7_lfnMmD2=gK`Hbsc#=JecH*
z72oXg$&5VlbDc<?Sk(~Ofjk(ois3qx34&K8&Vr?j>RUUYUqyc_j3u0~j^E*9`dg8l
zj4@euE|x+r43*g(?M`ktr!OyTo2H1--oOVc7WF+pF4VH)Y4AIM)8nAZXKY-}_5$Yz
zV}jU=0OMvL;ziN)HS`V?Ctw%Jz|ba0pBUVvdRR$z2aWWhLhLxS5@Ah>gf@~Fl_$K^
zv%x-#7C?MX8bUmg5cbfd;q**w`jyzNl1ToJQ$iM%`BcBNm2fuLMiKJ&N+rB9C0EP}
zPJC**6H8X`&W`kLW>7A>B*~wBT4w2h^(T1s%0uQ}^#{emzG=Dtd-y?pA+?t{G2FrK
zw!?FwWZx2#$)oP;hsStH(Lv;=nNSxCOsIqPCLrO=wA`>&kq^TZ3HeCO8im^@48ne;
zz;-ixW)@}Vm)4d}?D+0j-1&|t!z~fXFMVrl>7U2u>$t*{$#&UYG1;ynAG)|{j0tz4
zUUHrSZ{A%-%JSgeth>CFm{Iw0<Rh9q&kltM%)FEGpniBC$jrN^kpsSZJg2CAtEP8q
z`ASWn)HB;&Rx{yf!IK$qf7Sfo6wh8jX3pWxmKk{HZiGkAB0PFg;rnR*Sk2dJ9+o+Y
zpQ!n-Ykr}ou)Ik+*J*yOnt^Ap)AW8F|A6AT;%6?)hjIzLiE=T0E3xSKW8l`QS75QA
zgOz|95@<58=(rtM(MdY!S2;m1<aTvkyvDd)a@}Yw<YpJRheq5(!XbA+MhL+@+Hr4p
zvbnd>$rF{Fd^bA=K9-4}r=1)T=4OF;#)*<a;HkXp^^nd#uA7ttfQ3+8Cz-5wBLGpB
z&(jaepV8M7@p9eqB#=_#I_2;<JT_$Ea6Beuq46FXc<ra@FfFgv{Af*2)ABPlKTFdV
zEnlqpOEkSh%W>TV*nLn_w6jw5Ph4qLfY_I`{0+^&rH^}G^E);FDV}8P*HBrUgvdUw
zjOheJWl*4bHeA<;gI=qF+}rfA?06V(+ob@x!;#(<5}W+Pw;7&WhtSWF4ZKsP1Y8GG
zuT2Y}pOuoD6?DKD{T7nPJ(ChfLBjl@y)fhq0UO7T7f|04aNnBw%bg6~i=%?KUl-6r
zdtsYP3G*N^>LqtRSlnePp(0r??;_|?77Ry2V5ApAdut7lTkv%pH!heM_^Ywut;!1p
zKf)fbJMSSrv>5o7a5FYj?|JYeu~E-!pVSKgxrJ;?>CU?ma-$rD)4<*aSuh03E6%Tf
z9aIAU0yZPP;{OH9HW>`tATY{N@}WMA<=742+W~r3c`z~XA7eApE9LtL>w)Qc?<U}b
zlNC$RFSQ2nEgc3u?|PJBpMmN12Q|uDIvV`xj0}W8c}wp?Jdb7minK2C8`OIlGM<lm
zM7|h!UOeZL%KMIzi=Nl6smJ@stQXc_92?Wa16~64ren|0!(x$Yb!zG{UkqxMAbfmr
zRl`={!UHSXu%3G94ehw_S05KvO$m=iwl=(7_<{Tyk3&3L;C%+q9_&$r=iTtE!SgP9
z$>4bxY&Uqe_74o6IIzd^QH>{(?e#n!4$R&`0&ji9<E=#n%^&IU%pBrJ@(0^H;P*d{
z%iFHaI4%b}7=s~(VpgMv*s3uKUoe6@8yGDHb@*UxVA`U$EW7G;_6?IgZpeYbWaYZF
zW3ug-Y&#~~j>*c)(RA&x^7eL2HW`yWR(-hbe@s?A8}|W|HC$F&JJMsa)(+2=<?MNL
z&x!K~_C9`zepKZ7fxOAi#e(fc$PWBKzHYl*u$_?tem-sIVv=By@&oyi?Ow~s05nSF
zs!ANZ+0HGea@9aE-*w#Up)4qAPkaC!OqA4F<tz(tZ^*pbvin+F4!7dH;9ICJW_888
z(~-4HO1E`9qh=bpjytgi{Iw~vP#Rg}>}xAB6Pg`&cB|g{vNcF!p#>OShZ%(B*4g)T
zxr_4wt)aDxN;j2lt{K<yT_B+!P*(cREq1pB)UyVbTY`titUmbaILs<1x7Mz0R`N~@
zi#9xH55Ig%sB}Z^Mt4KbsM^fcf`1bCM7^fCg#3^H&L-BTwxOKYz-YYyAm^%C_H+eu
zUavvUNW`vswP!t$MmM~)@1F>AF7B75A<q2iRh5&kbPoP{<>a}Wyx*FCPQ0eP3=rp;
zJu?7t_84%M8$NFnA<mkeb2mqqmX}7#$N#p|=7L`l)(nR;ru`?^4KKNF39-to=-H9c
zdELj`FWIm3ajZ-LoNLS6NHG9T+r6=@<hPOB&P&6Yk#OfVktKP3vZ71Ei(@py_muCp
zC-xH91mZID%mapOsyk32o44E3=QKAo*ELL^4ohgiddpsR$J1|zpT#@7@3L}eUO3jF
z08piiiGv+Vh*=Wc%<o$=q@bi9|2y?4g7nOo+oQ}4S7>mvFzlA+650GTbP<uwk{qC$
z*#c~SytoEeSEe3r(f!O`d9~af0I_fV48PL7pa9KZd6r@%Y}vz-08Q&14QL)&;C&1w
z0h&h%pa}@UnwkJKk1i;M;3wFw^a0Id1<<78W(8<g#|qGz_yzTP5T>k&!CYf!1VG7}
zZha^Xpr6BIogl5mmM7?EZH(VVJHR*MYfGGv-2?%@%KpI5vHyYaHGX4lB*d~6JHNyx
z(G+X}^Rg$1VdsDO^Ji=l_7d#0-bn#FoA(5Evby;}h+2{lRr$O_2|h=UmtAmXK3aAt
zI8(fKy^{vcj4L=Z4%N%l<h;wU`%WsdnV6c08du0BYu;><U=g4=K?uQKg>16?QYZ5J
zrk1`5Y4YLf)DZgtm582S*7%BJ7xM>U*$3fe7inr9XvVCvA`@1ICaz=+RAFnhBB!hj
zohp1I_{)rVp7bs&GHzvPyu{xH{v{(m^$b0rF~kZ@Qtmg0fIAAC`aQ{)p9IM`k@I(o
zFP{Q#mdN?r<jb4DC07T}{0DV?L?1u@{Ib3P<s)++)zwX$SaXWy+#Kl~XO2H|3dHH`
z&5=X<k}YVS3Saj(M}`c;?OIX@(ZBe!GdgGLLd&^5Qo_FH)#w}msm>jmgTyKbprWvj
z1SIKj(!y-unlOKpc<|=FVW&lH#ZGq(nda{kWE!g!NSJklJ0z1<)~7Xs_MD>jw>4d%
z>HV6n*A!hm-+}Cnidri*1>z-0EP7HwRA1BlUp4<X#nVhB$R}<w>f5-#g@?6Scp$67
zqvIF8TJyMnMLt{8MjgLY^UE}Ug+dbT8#IM&PtpN$Dv0blO&`}3<rewR6(!Ot2qN?a
zalKQeZy>EGVFGF8^HT@ZXj)gO=FREp<gnHbG}0>9_Xj%vxNfXJ3*{90M@|2(DXya+
zsIZL+0*jo=@j>|}eZ3LyA+J(uTt`80fr1tBJP+dbW0$%?A(@;zBmA3)r#u)cg96R7
z!N5%F2k5mL(PRh8W94}Y%FYINwwa!|RmD4QN+5c~bL$W~0f!CsID@iNH}o==f$wF+
zd%G3bG4<{S7;=^uY0#sS^`gkXU2DX9yQ8!ot^-5%@%S-Y8m|Gv$=HnZ<_rLjd(RKv
zegM(T;p5M@OZ(cEH4pn{dd%BrM!dHhC~xj?9EN*3B?QWwcP{jJhXuoh5E$ppKNdW%
zZ!la9K~_STe=YWT-B}-a+mk?K>1J%E-mTz!W22teKB*T#H1mH3*#vCCun__ye;8V9
z+35RHLZG}wtp9(fXr&;UMgNENkY-BQ28mIQk`B=84;jnhT|bs%2R0*r9oSyVu?54&
z5E$uos0YvEnI6)X06vIlc4$NlUmgP?IEA$Xua9><(C15Fdd#z#znj3HuA-BE1Lf_o
z6S39Um_Odz49sspuaxbX=c69KKp1#lwj-mwrDK&`^w3L7pdRldQ|~nJacoR48yf@l
zrh}S#3&6**QIGjzNFbVUDbpH6vuaSKTB5I2GhK_5XS#Mny|&MEJ*O@)`&G?`o!T^Y
z?m3)A+ca~wo=NMAl*XK?)7A9Zgoc{AOFlT8mokhjZBdsv@awnikR>x)Cm~+T_I9SL
zIs+aLY;AaI`+@u#k3&4~iu(+nug;GeJnx2Q4W6z3C4*<{e$(LDt9)Sad;)!D@a*|`
zhf7d9c3g4l)<^u|9?#5xAI2a2H-bL^2&Q;$YNH$0JtCOK+|qf|D|}C`Npn#5!>rRm
z35;_0m?a#g_*R{Lbh}zPxat65mb?<}m}NU=*^XJZW0rM5q%g8X%_Cjej#(ySmc<9m
zWGA)0511vOLMtQy<Qw5T)6F8a-f&H*GTQ?pfl>m9%vM0;FBA}&?E{hDlR27H79eti
z0Fl`Wi2T_0fyhe<Lmq-}Y(kN%BU7T=@5}tQ6*}D7a^^Z`!-j+Kwq0LdSX%n2I1e3)
z;f~tT=o)LSO~~**=lPtn&uUJ)&v|-7{j^qV-qC8!KNOZ$=C|(r-R5jvNANQ4-W;wD
zZ#kGHsE-$BbnQ|4>2=mh+e(vv>aTM)xnB8hv2L|HZmwzkf%6<zyW9FZ#BEp=#$-}B
zEM382$@yz-4T$EVO&KY!4X?3lCu&f1PR%9R?}nz-hOOSK1wLJ$kpM&cJC^##d)jl}
zo2v!b3#Kst-F6S|Our2r^fAu%TszC2pn%XDO(1mau~ERF1@|SxpzgA{Rg)qMpE|f<
zQPpXn<q2B*5Aw5mbH=B@p=HN@?1pC?=GrBf)P5LQxb3Xy(nnv7bQ=HLvIT`pbDa#d
z6oEnOB9rpEBkLRGt8DIG;+n0Ud#QRkHPI4RGyz2(MJO^JcDa0>4@A0E9mX75auWYL
zopcz0$oiOD*3}L7RY2sVQ3N7$!}h}-=6JF0C-y()xG(*L-H7`2g2EgxHQ!F{qmwX4
zyHR6~#|Y-Q4o4<oj>i&n6dQ&yiLzQS$0rbxm_#|8n4>7_NtCsMIr5umOAvD$A(&%U
z0COB6m}6D|b39HkM<in(DwyN(f;qkcem0Wc`zeu)0hF-Cd3aAKp;$Ta(IuZ&$dOn#
z@zGW&QyzyTrabm*#gxY``!wkhc+2_yQ3rGR>6Qj1?4?ksUJ^|oph+PC4PwO+fd;wq
zNK(sD`UW&utU<tH#B`8Y{L0}xH1%+NxCRpB=WQ=5a@xw!B*E>FIZOi+2dLuE=}jY!
zNB357piJLCF3q`g%07aqQcfU*fJB&r7oR4DLy?ye$|vdw?5YamFQ)F&WPp0MF2JUK
zS1I8tu<HAszt1Y+v&rR7hkNZCrj?z7X{Am9+%=5VrWt<eaH=mG?nK;3@DJFL1wXn|
z<0^?6dY9qq_%rnIPyj0-qLHTH3_Y_4^>on0J}2C0rAD)0SrS}m3D1oDA}1d1Bls9@
z#6rr4XnbdyrdMnFn5G{oN=r|E6peGV=3z$_9=EP6yQk_T@mrbLP1@sI2aH>OfL^O{
zp=un(W2Fbxl)b8vp7RH!2h1lW1aYB0IBaN&R_bzlsFzmZLYKo-d{&zD0=PlepOC+@
zG<u^TW8L67F+_<Qm@SFdiXn&#&4DZ=G3v+LuLJA9;h}Ax2j0UK4D}RTh~3olrh?vQ
zvp3Sq9SQ!YY4if+&BHnE%hKpwn4De=?baHXMi1@Lw9Ci-2%guU^|2dVDE1G;qw5zv
zv|9<8_zmJhY!?$$bkgrea7KB#e4o83NkcI&B<mFtR`#v5hW<9}<Du_`!gsK@0UOKV
zT^HtW2R7rpMfZa*#}*79Ltvy=^dfj3&-6HSivfHP?<sl}@>bwIMYI%q^~_f@2By~^
z)X1OA>^ogzlYau`Ej|;`Z1>FHZg8C97Q}ny$iY4X&l|vTikCv}rMDX#r}%p4jl{<D
zGF=9R<IJDdYLBIZhExrROK8n%dxcd=Gt=5}oS+xeFCNFi)5~kcg5%7Vc7Y!}O4v%8
z4W7Ns#U2mJ_)9$=`n(Ho@OV)2t34j^d_vu8@PtktF?ik$&lo&g{Z@l#>;9v`v$y!W
z!SjjnslgM+iFrIv2A+33@7njk?;TDvd}?#U^f6Og>H`i#^<A|8Cz^fkFpW6*ly6;C
zrhS?{HmHB)-Xk%4s_S+jrX7g+N&qpF`B-))*#AuqJyUPaFUFsz-|;FO=K6LVCJBeJ
zw(koLlX{Vrk2=57_W_0xXO@<7tg|(Im(Az*)}T+%s1L6^An-~w;R185=K}Mi^|T@9
zStXgbZmG-o=#>uj@p^F{Ii+{~l=|~Hd1^|1{cZIR$lkj8?e%|`y|=6KEAt2CXI{8v
zgn7hryS{O`waQi~0*{1by&*vgki2h5bV_YarT*_L1gV&!kMDNj)*r>)Tb=5REm?`Q
zx>j}V(e-e|{nMD<Wykp<Z{6;_z0u{EW!*#B9$<{Qj`a-%VoW565q1T{h-O5K++LAL
z-L<1exOS%tC;yIr(cH+AB}H!2fV-6J+KJarj4XNJTW(Y7*AtTH{K%5a*GEH@|8XPq
zSJ~;p=mk73D|*gh|3-$Ml#h-%`wmm2wnptC(r=CmrMMoic>aW`qw@el9CS!r@Q0o~
zdkzBIRIIq6Ljgy)O;L{<7IrbAOgV%c6t+t}jN;IJ!6;I5y`S!(_jt8+P!Pr8=4)F3
zqOjf*h@!@_k14^cvAl{85z%mrBJ@STCq^{Gn`5<jgXC9ti|GxrMu3cs5MSrdld2WW
zg0d&D?KPHQy%$&rZK2b$CoG|W=R?Pl|M_7D{Me>(iL;90Lb<M(bAB=Q&7i#e$ynU?
zQl}Lmc09CckwGj!!_0u#3E*{XaCkRjC+gT&Vcf6B{;Sx`=0G$h$rNuy?tfc)bf0YL
zyYY=DmUA>LvDm`OCiFT@e}Yd;c6u*sOZ97-|Fh=*s(ExlGGhRiM43qeYmUsszy%Y&
zhvs{0{WaPWev7t*-=U9BSi<|^toN9=8h8dYM6oFcEa6F4#?!&q?dN0(M}5f*2Yj20
zC48~2Kjb9I65au~5nEhb(?d0_)O4h#uyTnWYz0DLDHVE+rnhPOpr%i13QL&i;S@;$
z>8A}gq%a%!0eY>rkjHTpkEP{~ft2<KBR%J7q}PX$fe^5eyJ$zPTGZ=cq|+;q7TF4H
zEQ<~qqwuOvD_}4LEXG;ig~FRbCGa?2(!=#*h+cso<Mx(^Eh7RJ^6YOw=2^uV@9hUH
z<k?FQM_WuV%!9xvNA|_wna5xVlsD%PD4?!WLZG}ke?juRvw|UDA<v@~c3e;i{MFd9
z67sxru+Qu6V9V2T+N^HIX6mtCJPRt@KLhmw7V^AnA)CO+K-dW0sF%FogGXPK5?+AB
z(2G3|K3)CcJ~8u`e>V8#*jSF;Sjh9)2FkGo!^aR9<t<>HuzXB!Hx}{&)(P!pfe@S#
zQNa7xtLNQV$O}e54}C{U2$Z(~{jPsKympBE24^}HJOVwh9Oz9YP>=22EHC;WKYzQi
zkQclNy?Sh{7pBYLTgW+qy)`o(hExn5*m?_j=aMkbQfbBU+uQ1n_R&7m;Xu!HV2uZZ
ze_!hP4W~gt%MQ3*ycp-Y*UJzdP=(lM+m-;H_rNon<pYe*v8@Krw*NbWXB+>!!L!f!
z%;53dNciwXdY!;`MLf&<Ax^&E?c&P$!~UMW@C7+w^IrR8;%r;3ABWG1pE7e!<C(`z
z8Zl_dfCFL}m&$H8jJF%czY>P=NqibR<J%46Z->`9yKoM~9x2^IS1^jHo>v*hFBoxB
z!?e2Ed2?qqoKrV;UelbZv*BSV^w`JO{yCg0aU*8Vnu^suntk!FLn6mIVl(DXZ}G)V
zrnC+#kT%Rc$B&#Kkz%E-Yo6IMztNA`VT;t~7b!PKb<^fI%x-Cz>&t)X>e8sZU6$M2
zG6RF^{rGKm;FK@gi>BAloPMsaaoD0}EM1Z~qVpoS<46?iSv>SCn49GTXzzTg?Z&33
z>b$K_2JZzH%Uqc*)!xu{@i&5YaqUu#Mc7e{+Nr35yR)_8MXeY)0E77n^rFT{@uId-
zCNC5R?CI7+?`Ph$<>;PP-EqCFx@$Ur|G|F4ABJPGcWd8s-_2Q2J7`%+PX}>M+PG7D
zh7cD@8~2^Amv&i)G{4^~k}kd?bJ;5cGP}*#y0M2_-DS(bj6c4Tf3S7-Gswx9&SyN>
zb@=y?i`Q#^<G!9Vr}nTe%eq{#tf<R%nbWs)gR{0sT~6o92YU{`A3AT={>gn4I(?TF
z_i*aMb+OLx1Y^2dU9*;*(zUSL8C$pi`27<aQE7CMW^)-F2V;E6Bf#1VyAFTWlHG$H
zeH|?Bi*d-xS@v<tkbW&^14Og23{#{}XE!fWQ1zI2F^f)KA6{_ng>X!kcCUFyctK>^
zozFzS;Wl6zKscJ~mU8K*)2?wtk<!i=sN<qp)Ouiw+X7>}FF&z}(#x-KTVRkkq|rr6
zJ1aWtuz!!Y^V{GrZM@yLP1+;dq+Q=8?Hk(S=xx0HqqeEP+!l587>~-Q;p2OWW9+jV
zxzs)<fqtk?M|qLEU>DB`0}~lUOeBMT<MPU|sFmwJ6Fwx#D_q!pc=2F~c{(NL5goHJ
zCFW5bvw?2s3?Fl0_ld<dI7>s!EyaRcIF%cMFFHu>NlD}7#m7V5LV(8C0U(o<+RKXv
zQ-`q4Zgh@M066Y3y0hP_NhYZk?*lmd*4cl^Zbk<IaNHX6^THmKG{?mH&;xL)3TU^v
z*B<A=H-oicyasQE$Sjom?FqnW{Dr)R3Uot2u5Z*^v+GEKZYUdt&qliiJM8;@gzb4g
zl3>HNX7K}Z11xBEGj?btk!T8<!2HS+#IW-kf8N5z)Sd=qYBUbTz0?-@scnRqsYx_b
z+W>~Ci6EGoLn%}1i|r^cwX40<9O^SQiAHJ;Hc3qcDXGz@#?(e)o9v}_tDo9g5HmH2
zW@<FpGH)VCN$q~bFtvJY3%%4H^i%sD#7s@1nc96|n3@PuQrn3brgj6iyO~HLrGJ8B
zN)pAC*o2sp2!biO)retAFJpT%DJAz<h?tT@Atl@*DkTvlrG$vKfqLEL2=((}P0`Xz
zLYKOiIp4CKg+<o0KYi|Ji0KdeGoQ4TI5Q~%-^%zbF8F+~ybplcu}yt|?L+MI>}G&_
z*ook;#`d8p7s-PP(c|rr94WU(GTbN4S$XaA(&>wxqmo6^u#!d6I+8^neo0?iS;l__
z-Qev=c7wOWbc1L8yAX%$<j+5gOgDI&icB|nn-HJI4PI6nH+U(qChXV2CB*i>YrNtV
z=yMOtitTz%(XL$M6{V~u7My)VFMw%W<Dr8!fm8bk#oGfl9joaCP3ttBt|@K_9&cZy
z=}ns6rs?-JeL&NnYx+w~cWC;arvK3t#z>~?bkr2aN8yKPdX%Q4G##VqIhvlU>1CQ;
zsp*ZHqQ{f;9@Z2<i||`CMGq(Z?=}6CraE76D=hIY45QR@yJ>ourn(-j>l9C~u}MHQ
z(i6ZLowWeX0F{KImlePn=?P!1d88{Y{7`<OD8J~{XnwS&XK0FkLG<Qmx=2&hhsaSM
za{RTLU!^IG%o6{IrcY>!{#fLw7oo4|<A0-hJkLe`FGU@Ebdq-fvIxb?h)|SAXfJiV
zqs!$~YWZ=RqP>aUBu&xYgm2WeMIW!r<y@@gD>X&?6aDXMiuNb`lbSxG=?j|bayUCQ
z|2Iw19(kObsVN?i!gtX05KVRdIZcZ3bWS8w<ZjV${~h{z`vU~r;n4C22;dzNtb~Y$
z;)4SOKJ*koJsrG8d`<%da34#1{jsLcYx)OG-`5oFT?P=~T_efGVo?5^zAsP`-alOC
zG|9!HQCQhU{iY2zq_`LT06lw#&n0%UvCH%5V57a;aWFi#02>1zP(|2`^qj|_cPJwR
zp)+`%TL%~Q(5e9d=r39|0H7M##l4&oj)ufIZ`N9{(G;!J0RXrUlHNkRx;QyGz3kQC
z#pb2c^!Cy3o9E5G89c6CN|*<Uk-zLaQI2%=SCOoj`wJZQL`rIw6)11)a@6ziG<p{%
zr&oyfDT5n=s(e*LpX7z2j@aXMXMLdWm4JIaH~^ri4`iO6SKrhN3;-y?{ok4a07X|p
z@2A*;AyD4paZvaus01GUmRZjwBf%b?MsFKrMtM8TNBu2?jO9gNCV}PHfz7yX9p43C
zF0si!AA>d0>xBE(2iVakN<ezSsdSz2_R*Sw0-f;Q;n#DSN{;E<{jqQ4uTw4f({;Q_
z0_E+*c3O>%<>kH2!14z5eghfLN4*Se3_S0#pk{gTy!OkB-d6(kcpsU1{|DYnk9`kA
zX4L<3huevykph@8r<@<E->S+=86YrZ(9kx_rR!23=4rf<0tcbO+D8g}MMetPc;S=4
z#>>t_0-jWCbT?_1g#4`@k9fRzSwA%RLhR!qt^(rO*f$$IZ<1ddd@=U_WbkbC|1fwo
zZd;liWk?U53O$Rf03HtsJFYm1$Ai<>oxfd;%<TV>1me=AjUx$q%;<*&tM}**aX^K)
zz#B|vyKsj{--wC%c;t*x2n};*R;cr6Z=B*h(N9&59q69}+EpH-{d5i(tQ;T`xZ6hu
zh*kZMKQN;Ucmdi+7qpKqXdhkh1^GWr1tY$&X?Myom>OL$TVVh8(FK1FtI-8T2g*>p
zFHX(ykT%8*ydJ(o=G?uWGPb~Uei-w{4`6TsoFB$;(J{E-1?BuO=8q=$q0G*svN%6{
zN}M0Yl=H)XYv+d#eYF0YsFqx-G;`IKldNNwTU`g&A5{9hm0jPbbW^7@YA!B)ZTQ7o
z+|pl-98o=aJ6^J<^zV91{Z!Ft2xuIsHHILK+ePEvfW|;0jo*vLUzElmO#AcC)W=I_
zl?9iB*4Bru!C1A;t&VINp7H)Gg*RGVk4?^F*Tdo5koj~<x189ix^|T{#m#Koa+r0D
zm2rd9wW|JLl;*YNaDG_2X^rKVirRV5cBZ&DSkRhUU%%XDu8xNuwFYHYX8P%dRJxe-
z_saSZhb&z9*=L{eO^d@8;`mr{Fl&fBg4kHpumyhMz-q9^u?u%%?80qyWr)EG1Cs|Y
zWN;3k>z@3f3|(-_j|yM#-p?@vVV8T6MH!uM!`OwU>KYllkjFLM=)_P)E;vX0FGen0
z5LxukMt9+u-zKD<j1vic%|(=E^f_7&TPS|zV8@EV9{Xmc8#)@36<v3GC6;;X)%k*~
z==sQ?8;&+tkGIQT>5ApxLay~%g&P_SJ;!~yqU5(((F;O$B;NV_@pe@!QyQ_ylqR<_
zrCEDSX)#kO*nR1)Sv=mp+TLSQkJ+ur71MfN(u(Y^s@`gCS|9B>t*f0@l=0q&#@lx|
zEaPtSg)fT-<pchqy&Qf)Z<qVBh+mrLuKBhOKfr4A#cX3Zo|=ui5q2YgHmZ!ga5w_O
zEte4xf8a2TY_K0JJsdk&$#C5gHS%J6O3Zya=C>&^_v@H95;22SYCl}Uu@X%kG19|x
z!YSwdSq9b*ROi*2&n_7N&4t~NH(QO)*rkq|FdIy#MxBxAVCrmGmK1dE)DOb_KJsE;
z9)xx^J4qd6<b`v$VZX5gBQNag<dGNm;K&ilV=pM0mNfd}K1i0CQ)kuqi@!kpSAXiP
z8h-(qT@1^kEWW}1`z`E;Xj*!ZKTk4h8g>}<5u^B_{seaLvCX(OI&LxOP05GR=F7vb
zW|Vi>D0SFY9XA<tLGoc+bkr<Hd52Av!yH;Em}C{UQ<4sIXmDWE2u68_EmDWk+Qv8<
z9R?&Hc8rcHXOwr?3UyeMj(ZIB)#Ss@(^1cRQBSBtzN_S%<Y4zpKIASPg)^xr93r7D
zt0eZ+$AH+?HAPFj;SDuK3!ODZOKVy)$l-Hb5|I@SQ@=d~gB;>Qxn6|~exNr)+zY9L
z9}<(75uM`rG%<OZv8N`gL-vfx%Z19BC+$+jYL+uIQ>CPAKa-V|EpV}tvJJ0O(skIy
zI)H!)L72~U^Q0#t7WaVl5N1Np7D`PsJOl>GoF*g~DYsL?r>TG3)!4f!ja+VsG;(S2
zY2?zR)5tgJZqcqCcIK(gGn<;vY^k3&XKHiHyfZP}`s*{N;{&^P%*0U>>jo)$rs1wR
z^;wh{khU+~BHks58~nVkZv4bkhg<G_nQ>|BFF1J%E%$qw*}R!v$XjH&_v?MBub+O2
z%d%<u?1siV`3{*URyFsQaJRn9_UlrpTf<pdXj|yh@&aQ@V7?4UILsnDEGrP^kdWUu
zC$zDY(Ie5W#;T2N@kpDyi-i?;GrL{}Eo{^u5I<Ga9;7K=TKHjM1Edmqil(^7gm2XJ
zTbf>_>7AP5fhc+a<%K@2={8M&t0_PiiT}5vPJyPdZBy>xS_uV6By^;vCuure({nUk
zqUnX2-k|9kMa@AQ0(!r!LH*azjo^G-H&;OZziJ-&5+0zB4BE(7yua>a56$=1@fB)t
zfQ@Gw2MKWPJE6!geFNBE)ATH@U$5imYl{9)^uMX~mTP*w*1uK9->>Ndn*K=Z{Y=xJ
zYyDSs{2w)aThqU5y-yY8*msuCK?lI|JDoJ`t|`jL{5xnLLeV}%A040QkJl94tnhVO
zZ?>l2(DF+(y+YILbUez%bUC;}1`FJx2OHd>>)#(-;h<$1gDaB!5X-QHz~BnI8v0%U
zVj(&?Yz+r`{YtsN9?|)KMpKlxfaOHH6u-mBk?4J2$KyImdwXsV`oVO(`xxo*KH;DX
zDQU5)XDp+j>es6Yk5+m+0ZQwFYsjG2>cJP)`dAMu!ab8R_yYGE?~#<y84{jbhfoJ(
zV~EEY6!)E}mw~}-tr~pMf;N1Hk&d@}baHxGzeMur-%|qKo#ni!XNKroV5?<U{e<*B
zL1UvFIlaJpaa8g4ai1jV9SUBjO*KEv!=9NQ`a`b$nG(?dn0m2tuxNuRAyD3YTo1Xk
zf{GVHV4Syz{HZ}D@K<BQlhg}EFJq6_oo#V<gD>7R^!Ogfkcllg_~JvzCNMG(Hi9?u
zSA0C!djmRT1LZCG8)Pr+S+4^>5H_dL<FUqhOD_TcP8z*!kQwz-)`%)u4;kx)FIx;O
z?+$E6dY$9oaqUvV$B-E5bsi3$$1^>zy@C%8(&#)I@m;V5g54DYGrd{hz3YZPLju$5
zk3BPg3&5YQqLY3D<?Xx$vAwY|f5lpp`3>rQ1R2jkJ+I$Lqt}ILm1(^UPzLA)2Xl0(
zR&q%%he`<4<9%tAx64TIacn#<UvC)_ULOX_P>y)TpsI?>ssV%g?`kYZMb+RoczuY4
zc@}RhN4wXD&%-Y=YdjeI_N=`=uwT<M@%nJCcK{xQXggT6UI*~((=PIOP{y+lkbro$
zvF~V>g#0RxM?CL^bp~IE{f7;nZTo41=RLuDNdk^%oBpk4`JiUoec#~Ow|r{wc&6B1
z`=)*;@azv*-UH+HVK8i>Z5*nx=Rq3%y)hH59i*`zR<Nu}7<va|^kvP2c+J>}qvEwk
z)E;(NymsE4#)jE5o8qSp=~vmmUq!zG6$6f#G;lzC*1V>8&4e+Q;q#%YruM*$%0N}O
z56WmCl<}1qlyMp##m=~Pmk)dC@`2s18j~@neN2Y-Z=uFyWF06wC9Axxj|K0Ylnx&n
z&Y3%NMtpkx)F!y4;D_P%@VzoLV|&Wb3=FW)YgfKY&kjQ{7GsT_ThyaZ@p*%>|B~%q
z>K2yxP9L5NIDL3ThH3atA11-+!z4O=nCm%xu;0yt(}%{Ao;Kp_v~j2QbP(sHjr&fQ
zpLVH7n&0o`ri<^I)%XhBFu>_U#@g6gIDL5ImHZyoq)<<5(wNRO9-Qepbg<vdgF}Zd
z)m=t47I&GDc?O+6Oo~jR(}#dgV{s3AQg{-bJ_KUuGNSR6F4wij>BHT8`(J~t4Ne~_
zQ^rle=|d!vtDQb%!Rf;{#OXuYJve>%Mr4*aeK=1$eTZqN4|b$T21MXE44r`119k2~
zdSLeCaQXo0<(In)Id~!=h0_PoZg=`{V;M$?<aS;f#=w=%Ya&bX`ea3ygcrw79dEbQ
z>BA%PW%$@$jygE7P9NCss8I)VTIut_q0fhi^7*hO#rMKG?Z4rdDKYozm={xG?$a^9
zNb&jb1M&HAUd)YYpAULe!J{c@JR?3I7AmLQGOFOwaM0(&Gvf1Mp)v9xosQ}A;V9kR
z@Ar`h`_kRhjO7L8^5Iy2;K5*yJBaxorBF+Fe8}hb;tvdu4_e@Re8}eq;sfbCK74|R
zpvMQw#Nz`$Y1#4p2%C6(0G^;cK0JjlT>Ct5zwn|dXaw_;Cx~I^*ZlbtHhf&#8$g*_
zJ~r|Az|_R!gQWHpIHo4iOzlZ9OicvA)Wm}WQ|pUOJU%cr@%X^hh*U^w5={XgsZ31-
zDXE=_7^X&pk9d4wYU1%hQlm|nd6Q_Sb~+fQCW4gI?n4YytH&lDADEi>X^_<J1;^AR
znyIY=!_-8Ok{VkDQv)cVJU%?Y!bwX1zz$QAD5mrQ7^WnGU`pb}fhoO=O*}sMDY>+O
zG9`&ZO72l$n34#RQi8DE<AYR!{9KJ+czl>BBzdl-zH^etNJw)|9vC5QGFdbd$zlA1
zX-t>aku3Vhm-D5SMcf&5`0#GB!-sd196o$fh(rF#pAVB9KKvrd;R73JyTb>|%^Vgx
zGBz}}V{B{`s=Ad9AJD%F_V<jU_TidVXnK;S<1{@>)2W&+(G(aD)8V)>p|@!IJxzb8
z>1IuF(M0cUP2bV<-<tlPq8u+lJ*Ts#Rhkad^aM>$)O4n%4VuEfD#u^0DeSAluh#T`
zG<{Ul7d1sECwjlr^pBeAe7Sh!GTsHQAhe67eKgheXsu8@hu#Thi*#ko0MZkRzM7Py
zNrdJoJ=$4?k82+3663W|exWEo(<6o<{76l|rYSHPk)NySH#9|kh#d7H$A4S%cr=Lo
z9!($8^l?ow)<fcvf1$7H<6qbOo0|SpQH~9u9*6e{Ez%U_5x$2y-qGc9255P$rf6@X
zhptX2+MCe1nl|a<b-A2nT8{b_J+wcecWR3EC;X2!-KgpFn(A^mZ)^TtP0=2CoC{mH
zP`t7TE!MQBraJ%bV8wG4Lyl?S#Bmv;aJ#<VUFF*V5pFep5+g`)oC-LR3}y%nNl2Ql
z@9Chi9QYv#vY^KOI{RqG(rh<t`g=|PrYWjl{5{|{OY-*+l%qNEwjpdS6t5CeYF({f
zW%#tx-%H-H!McVBdaWLE5ZA{R=;Qf(LNhhf6MqlAb-YPBgW<V#aJS<y{}OsqP&9K>
zFQXKEFC*UDtqABHja%n*FVdipo9SiU2sYP<_jX5VJ=8Bl^e+5-D7)&1b<c1zHlrNb
zgquQ)(81fU18?fx1YW1@sS2GJ(7OZWI5bH^F@f^tzJTO^ltwR5-q>ZR=jt?ic>I|8
zD|`+-%N7h*Ly(ma7L{P1*PZo&_ge{>_{D9Tq=(zw*Ncjlg71Pu4hA7^f{r)IMleSG
z6@3dl?tzpLC~xse(D+x1R;s@Tbenv1r-W^g80GEIi27Ry8O!Un8<uwmHY0x>(G6M$
zVGD+jAu!VG#C;ym^g3W;03RGm(24gL9%;c497@oMW$>;C9<36XUVrQv`Rl}bN_T$*
z%G(L|hgFS@`QyFK!2AaFehnGVM?E~UB=Ed=ye5_RZ{T@6^>VN=P>*fRtQTH0FFiam
zBq)Cm3#K-uuARJ#F#>}J3{s9C;;mUbx%BQZ&*O~|XkR<|^B5!0uW9D&el0T>wy0|y
z`1PBt9xX5l@meOM1?G7Ac!sfA`Kf?scl1p!9+dIu{%mxW63DYVlK_1-KXzMQAb*?3
zAfC;Cy}=h^|0f2|W{<Za6`;@N{hGnE8MB*^fOvKvA8D4)Ogs*fJU?^<?{x{XKn3`N
zJ$;@WJa20Wn&)k8@}mR1u0MMV^!LtF#Ke}VEe*{r4bz*G7i0Er%QlZcXr-%&gbRpW
zk3!fF;|>O4_{7wiQ>Qi5&6+x6MuM5qupq(AnLj(hG|!*rGxHk;%#wi%x;FM{<ig+q
zHG4mDVUL%oee6Q}*oCje*oCk0UBa38Up00i&E5Hhc$7$V+G_N|j`oF|z2!M%_=5HO
zeX#_mxymwUEK%$GFo3~a$@!)5ckSS)1-wmIFC|uT{(f*J=bOBhoOiCj)CwJ9-H7k%
zRpH*wOU|mul#K1KW-eQ9A0Nir&iBTy*isyaSwgMvY+<EluH+25UeotUtMcJE;aw{u
z^WH7TSwpNrR$hG{%Ih0eI708$^e>7I%0E!?JlmlBZVR?Pi7%0UtHK$}V#}7hq+6n^
zT{CZ3;d#N<e_I)=!aQcVV+~m?d9@B&11FVRDv$4QE2fdx$1N#|WmC%<D!&=^Q_@Or
zODo;3q?P%}Y2fTzQ11s>z1M^@uG><0s|&M0t`({8ZOK~NT@Tm#2gx}@sNug~Z>@Gl
zN`5Uk-K2bVWJ>1xjGw&!l=ajyTyz9DtO)maEb|}liV^S4*@7nuJrH&e>utOQ&9~{Z
zV%sdcfnzU1?yFpI!*#;ZNal#<@}~~o9CgDBx}9)TBrCe8Ulx|M?(RB={Li;fE#7uw
z4gaD`q8&%x<j%ijLh-hv@1o?iq3-<BueXMaHjKO}8X7mq4X-<@cw6*>k!vI25jBwu
zmK0*e54%_KId6;}KEKS{CjD++clgARp&f2)%#CjNyiH|?PWoN+{CV9Y1tV&*qQfK8
zZ>T{{xbpcqcQ3~m7?VQN+~I0{h{P?f{1NQHM~m-|;6Ir6SkyT`Tv8Br3&LS6Na(sw
z(a>->uY33I<zVIyz<#Ih-4EeD(D&W#L%-Y&9|xs_!fw|}*T!grzTJ=DUyuGco?`)^
zfW;wl$af9fM{73$_67R_)~6}@{^{K8Ez*Y7k6L2;BEt3FE495eX@v%Ri#P?a?DJ*u
z?E7%s5Yq#|1+oIe(-2R|Y@9H&8H+7h_Jt+1Kl0=43g0cjMYgQVK+R2A&GYA2_QkfC
zw_bweKUuRTQuIx`h@WH-*{5gC8Z&e1T+6=1E-KZsyR&AUHg)#=nG|;Fu7%sO8b{4-
zoR8C9YL|3^5P5W}K-&iQ#^nh4vA5I|ExIIpY3MTdTh29hO;L;Uhdr&@Enkv&D2TBZ
zpSJSBh)+~8>csRs5eQ2@pOpYYm;g_E7VM+;ChX%w7SzJUPhHg;9oIOh^82`hfWG`J
zPHHBqYM?h>>s^nT=`)~o{jL-zC`H)Z)MDPO9@?Aa*M3e(L4)Tx6dI>1w3z0zojiiS
zIFqyD%(Q2uo#9Y5rJhF*P^B4w-O(z;qp`bPNw;Hnr_yDjA(4W>SA|G91vXIfC?w@L
zIjRWMvM*DLmtmKAqL{S+Ed3NAmXwa-l+sD+<?5U|sZ*h+lHxVc^=bM9pf_iGh&pBn
zcB@eW`L)L?;aISzi4ecQ79<^B8z52Y*IufGOTliT&<`}BptgB9YkRw@`0dz5B~iK)
zhoDU`mmRPn?`Q#DHL$!o@079@wirNvx~b;-HnseKt;sIPCweA<dT`l<uGAC*dIVB>
zStDn#ISKz)&BNp>NGPg{$QxUe@Fkjuok{pZG=G@phiU#8&ErDK@wjzFf4b(+(fmTq
z<1#Xyjz<K+!#k89cz3FJ%b!(jUkt5vX5S8;A(9@#OKKdR4w}e;hw!BSQQrd1;f+n8
zxh1;(k&`3{t}i-S+?22*D|(csBQ!-XA@R5egwEEqMN`zD$S=|KYE998MShc}cWHXR
zrVnZQV@;pc^aV{{()1%mIoP>`oku<%2Bf|45FqV~hXN^jD4vg=az#E|%SUQC+JVR?
zYx&t)Ua#eiTE0NbS84feT7I{dKcXqxG4qiUP>*Q??ZB=P13lHJ7&7kC?#lM4gMA0|
zkT*G2o`%>*9R#6Ew-9=`Mk#@>4%!CIxDd+6WeQS44@eBXj30tW9jAl}NKCy~klnLV
zv{Gi%Msa--o`enkQ93<bUxsYFoFv^jAtet&mpOli+>4`%w_k^SBY!#QS9~aldR~}^
z9aHa9u<5R6puBl_KH3>xA_k=`+ej~lmlWwS3>DeEFj+5u1^976CGfb9Oo%D}_uzTm
z**1t3Fz{J@Gd9}(b;$oac7|Z1o>v~~1)$4<K9J#_NC_JuG0IVZe#5yTMJol8EG~e~
zchl%?gUrZZG43CkrO5p429hkf4DsdIg5hHbjPy#@foJ)c9-a{rzy~48lJ$t`qT>w`
zgd|JQ|M>OH7i9*f*B{iVmy$QY^C=$;f%0~!f<hTK=Fe+4Oz&9mMmaj*dF7WQ2m1`v
zI~ml}I}N<o4%k;PP!G?yB)wUXRYS(}B3^>bTIQDt7o}^B2l}dk6>XTcT=akKh~)ff
zbEnRk*=z|=_?1K?Ra3&FjI9!H7k(hW#^VsrZ?*dj9#1IiQG@5*@T|eJ)xTu$Y~61f
zJbQ}|44zMn&kUXjB<~CfYR8T%PTewyKO8*o;@6Ow{f{WBwI28PjONcBOPme(aL&90
zoH&~ZqW9t}YZbNC5^T(H9$Y)*z~F>Z`RzDiJ5Jb+6MjLC=hGNjzc8Fob;SxNysI52
zOu`A_(^I~d_HJSOG*{U-rK?(R>(jw|-3_d4|EFExgn!Z=>Rr<beKw{#%L?~5$qM(`
z$O$Gpzp7TaXQZrf|FleY&Q>1k|Din8XZs%N73xT3@ld~6Jk)0^5B0Y>?)5G#=MV4f
ziO-UQtv-Yv?PcNZQ!=p(Y+q~3;a0pC#{bsEtgi6fa%An2(rq2jsF_Bt<IZyD>}ykG
zp)|6{+1FNNCNw+l>{h+?Wor=p&0E!xEd>~*)zQi?x6Zz&%U!S(IM&eGMWvg{HrI^n
z_%7hN4=5{r=N7Bm0_s@<%LQ_Sr?);<+&auECjhtBs%=*CP78}RthSeBu6KU&KHrl7
z#5r9Y3;zfY`CmJ&#^07fb2i|&RkQ3_3Vyp@!*7v@-Dhae`l#!=;iY~5)UP2cx)|_V
zjNqG_KfS7Q@|DiPU$2}zca!&9^UsObl$S-D-7_)wIpX%9%lPv)0WZ4DwQD|_`+Rh1
zd1<74{BJvLjx^;RmKB{EnU=AHZ<IfkFP;O9mZ^rW(6YPmLg}MrL-WG10w86s3+LG#
z6jp`_wfTKZh7^?a<A0|fMTkB#=JtTQZ2(<xrR~~X`xgQk%gqhjm!kqPI)ugpb(1=K
z<Nx)*-K4Lvap<7%u1n2VLwi^f-etX}@vb9fy>WgH^fmFWqlkCOTl=XAyzA%!es~k_
zy1>V~jwReBia$|sS9J^)2WgtWjLreFb@Hr<=gptmgikNKCI+LI?L?bJaIyxzYP$8I
zlt&x7!(+_A5fak?c&s+YFNZ&Yp8?u7%&V&$p?+RV!n~ZX?+NhY#}O^b^4)?jsn2PN
z>sK|f^(xN(S{g75ql(8NsvEXT6#R3EXr?%PMxz~%7<L^m1IJ<Iy)2seNeWP$009;A
zp;#|e1AGGW@o-904_Bu~lpjLaLlyz3NER0;m}LRjmz6X%5!ym34R_11!&-B#$SEsB
zr><mj#Ca|;;(5|LtjM^Pq45%b2l$tb_|!9$L!-(HO}bgGCG9`Mu&LkCzI-$!wE3vt
zvwb=2($)--^S9BLH-a<nz5NddWv6%=c6(r!VRq~oe29m7S)=ehzw4!`gYyqz9tbQ-
z&AELHXyh`-=xGf^Jg2Dv5D9>RiWOi6g%%!$T;czwcz(qTu!D=nc%p&A!`LQ#PtD`5
z7rt8aFrbOvY)w(I62DaQ%M?#QhyW6o(-UCmP8DweLYE=d2ZZoM04o6{6bLCer^~o}
ztOe1*yU&3KgrvSvzcT0QMhy(Xuq!|ia^e9(lB4ywF=;pkz##z6Ce7=@`Ghx4y1)wq
z>yICx*J_}nzdkl!A5BU#l98VC64FyQlvdINeZK$7g53~nwlzS<aZv81(=bT|7?wqc
zjC0Xxo#k-`JsSIlUKZ-hKE{amc1LMF)Hg#mso5gf));8;HPXxeEqJtXKY06fkeGUZ
z0MF|d4D%o`_1*#hSWpRkpu9Q%ue~!0jiU(T`0Z`(OyZ^2++EC>LOHI`gxH6oCRnQW
z>P0cOl~5%q6{VzSiN!!clq!Yzphd8XH7$k2DzqZu3W{PWTGUHHX{Ch->O(9T1Ydk@
zpYl-s|G(MU-J4sEm2evLJ~F%eee><?%<SIo-u&|2d<ff>06(L>9g`^jXn@}oY`){J
zxdDAwfZs9L@W9iOEMSZ0o&8Y<bR<WRpL6_lyLodrKu7WrY<%LFG7p2Ve#uKvubNKK
zY4iDYz773CfZrl)zILQ|T~(0Sjt(RW>-Pteue@{&dLGG?Wf*+rrF)@sf0kDVbfobv
z69#mocfe2gvvX@^`POFG{q=ha`d%bcjP|C_!vXhRsb3w?k-i2W-HwD)D38nQ-rwGz
zpzHeK2_!<l{n+yR{SI9pm*rBt*elLJ7m9S;JFq1u5+?R4^Cr(4-Xn5Y_VE>@IoIxs
zjh<`wACJA_DVApsFE>0kU7<dsH9VX6h${PZzRbI~2;~2Zq{AwqG7TUdGKt84oOG;k
zhTZ!H1{y><*!fM;(Ig#B($ORxoU+LMJ=f_b>8K_hnTC-L>Gc(m4p0W?XIihv&IZOq
zU9SNg!Y}|hFw3sPFs_*l<D5iJxeTM?XBf-QEW76=h$@Fjo?d+Oor(2>WiTvf=}ha%
zg+1lyrOHG;)!lvToyc)3vL&)PvNduy$-zuy)*@>tN54;G|J*(*p5viC&xH2;E!B<r
zcS9Y2{p1gGdHZy%(6!LZ`jCK3<Wjd`2HsomVuszI`qO7FdfC?Pdq47lb?24shdz#e
zXQRAdkyjx<c`vrU6xpCyiT2ffF&iuHS2^qz&dz)LFD)ZQ8{ud+!<+avNS>minxK5)
zeyIx0Q(lMXXN+f>Jz(utK;@JNREA!7d>f*fj&zn8&E(+}dw6+pEPnW#4bQziIEr=N
zTNiIoKhOuPG9g$c%O8}Tde*kOUMt>=A6|UA{m6x%<2{qv>`QB2RZ!(D#~<e9TV2DU
zihQONRKc0^pvwJ#D(iAFyTc7X0yeSpckJr#+R4A3op(W>NZMKaj_9Bum33poF?$n%
z%BjW!m6hBJs{U!$1S)s~wH~MfDptt>Dh~=!nZwDc3Lx4h0Yn^Q81;ZkL4e9d7^hsI
z@{q(2(eY~qREh#r_|;~?1S&%URN4%nG9*By%>XJ73s6BZR(~6T$|C|)@ZXZw^C<f7
z0hOHWAq%Ti1ymSB^vNn^D*j-haWEAOs957jr2xL-3l>7G$&+4tWy=>Lv`;}5Yo8Qk
z_+d0zpbCc+G3YG#ghL`d;)f-66KlZkOEm>@&@CT{k50FY3Gv87N1)U3J+fw8i<if}
z`&1s*JdT?ea4eRLy<L`~_KxqKZh3-7(k1BpfD$&Mgo27VDqwR2Ni7d5<3Xseh>^<^
z%6I~sABmC6iZWJkypkAY(c~%UhE>H=s;2D=;wk>qw~BcR_=j+mXPosL&iZp_eN(MD
z?n>@r6&(FBrF)mCvxV{kg=4lDYjOpC|2yu&o1Q7dFtBgpDx-a=`hzcTHq0`(OJWE%
z+>~6=+Xi<@JPHq-w;D0HOM(pIs~WEw?$VKj&$j`7CU^M}?Km3XXK<I~Uihf{WVQ1#
zsC?Qxk}P9mEm9PTH)={N(rF~W-<QyHNc7X~rk}}O7GVp)UDj?wJ1)c5l&diCygAZ|
z&xtpvs;yY_IKKL&&Oxsrv3~Wq3wT~A?(!D=*glq5kGq^ieuw~*^r!IC{alZ`%)^i8
w&J?4)8FEj}Kk9Io%suea?MOI<LN~cfW-Ib^{pxU+%ntY!kk~IQm(tq)7r<5MU;qFB

literal 0
HcmV?d00001

diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Lib/IAR/iar_cortexM0l_math.a b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Lib/IAR/iar_cortexM0l_math.a
new file mode 100644
index 0000000000000000000000000000000000000000..5a31073aceab972ad0646b12a39ee7bd351e4a1b
GIT binary patch
literal 3255522
zcmeFa3t$z+y+1yC_MDTG_Y)FA0s#W@3`qz9tXd#I!7B0+ta4349was-F$oI3K(AWc
zOBK*6AU<lnEm~{Us<mpXh+1E@*s9lSTQ6;`wN_j0!&+<W|MQuh*`3{U62i;B_LoU^
zzw>>}cb+?E_dDO69dS&3S3}EjDU(b5p<-%vMOAf0_4H{aCFPRkoU5y<Bvw&gJ+(r{
z>QaQTb_?;TMM9kP7a>+3EyM*?LVV>EA#Q6F;+b=V_``HzWy}}W*qOpwc(kxOFBjG~
z5P$Mt!us_o!un^S2n~Kugr?mpLZ`Nf&}Dfd^u5PL=%=8+xlGtYFBA6EVct<cPuM&*
z_ISq+Ulg`J{#GY!b%c-FD%|7LIU?Kx{PLY5yla<t{QOrUtd2<T<-$EWGDPIE^F-vU
z4~xhHA@_(bSt;CO=ldf1{9i=$_oX5!^ed56xJo3=xLYJGe^w-|eMux;1NygrB9fkr
ziKJg1Cz9SjUc_?uidgv$5j*}=5o?|(V&{J#Vqc4i*rV+O#}RIWyftIQzuPgW@Ch;K
zgr~%y|2j?#`qe}+IQ@Px_=MNQ;7vafgCBWC<VQA&{JJ?J|B9<b{!h;k1^F>iP?aJI
zS~En!%~_)02YW@qAKS%{F=vS($IKH${v#%abiE>mY<^h`*;6To{9~CYJbtApTzkDJ
zyuDKt{(htwnp`J_&e$Y|p1Dm7{o;LM==FaRL+@@AL!Wy?41H^_C`w5YMPrT=MK$M%
zqWX|1TK~Q%+Ip%ex@D^<+Fc@wUR)`P{ybh3$J#}4X{9Ls>`kJ0ZGkAh{uojGy?vti
zh08_pJ5^%X(3ixpnw?@;ca9i##~WhU3$KY`e|S_3kL?q~NBlqxKl*wxykW2yzM)zS
zzqU>c|L#R%_@B=aB}1POCG%sVr0zXYvi?t^Wb3P9MCd^=qU<6uVojwOvAIBuxW7=0
z`2CAwWaMQra`@|F<cwFu$fds$BfoN+82R`{F)HazF>1oQV$|^kVpMy%7`5d#G3uLR
z#i&Pb7o%R8C`Ns_Pm~TnOO(!hR+N4YM|X=T-SnO)y`x!_KKYa=eYI1RewZdk&n^<9
zyUN7q+wKsffAXpr{pL+#Ojd~)Q}w7AbIMg>%$D25nD1RA#yq=RjQMqy81r71IBLY(
z;;0kv6-S+Mt2pY5!^BbFepwu~_cC$RTdTy_q({Wq3Ac%{^GAxY^{<Pumo$s9x2A}(
zdma>HUtK1~{wpNL4f=~1H|a7lZq74e+{#nMxSrd^xUD&2+%5NuagW_9#{J?hG48MP
z#Q3x?iSeZcV*IDd#Q4)r7vnET5#z6~6yxtcMT~#?axwl_!2dp8Ovv6QCR98xCY%%&
z6FQC-6EH_lxbbl@;rpkE3C}l*32$bJiS{rtap*2Fv9eQ4TyUG1So@Tic=iWk;#V#Z
z6Tf+>n7C)7nE1coy;~(FWps&2rRRuAGYh?=`*<-)A2&ZJChhO|;8{_Y9};DiSBbKP
zrQUJ=^`cB4cOE0k(5_{_dsa*iPZyJmc8bZzjS-Vi1w1b%CSN~OO#XhJnEZdGV)8%k
z7v)195#<#>5#{q<7v(FD7UgH<i1N*#-~Izp{`5vs{+lXM{=sZfQFMx^IBu}0IDL$$
zIOk?japeW|U2AIVS9RAmPpK3-erCl~FFvKhi%)Z+jg6i-;;uO3TAXo5d{yh2YwH_p
z8|u4j8=EU?r&O-1uBvTqZ|!k~6G~`J9<!mou}P}XWlhAY?}lDg{$Ba2kO}y*Tz%+w
z%H6yEUh3r*y^o^xTH(rNZga<#n7ryL*)559eOCvG9f8Cex_g?snmW+py%)d~3FOt&
z)pS-<S9g7zQFxE$wSz%(yTzkbRI9pqBsEYQnwxuE)e`BdZ){yRebxHP#N;YJS(m^|
zTE(QT?JRYZJB9*mUn<>W0U1|?s!xC&pUNw+tU_h&s<l06`{uUwZjs{{Iukusy-ZjK
zTwJ{}d{t0-Wr{=v)55*x->ZOTm<7{0^sY@cS)71Q>1p%2Qwmr0)@UZ9_eN7QQhcN7
zsY+e)X8yf2T9rF?;tHno*KHFgpc!U1y6SPlt~RsL%<B45PEXK44Qo2v*3~w2w4dP(
z7mwr?#vth-ElG_XJ++-(9p0~jqt7M#6?kNyk~Q_K1DTWJPbw*Ksk-sI($y5qowAw}
zuf^r~wXJRIsdWnPjsRK1H6A0N%V5N->S{8kJx8z9B<TqhIdte*(bT%SrKfvw#njr0
z%IPLrSzhJCr&d&&?CBLVJbX%pFEvnKYT#ySpk`__sV|+G$Vq|wh1sn=OPbDF(B9az
zZdv`Rwx){mO8ILPM@MZEiOcCdC@f2xK)P~jLUHE@A*iIPd`3cPRy~1k=O-|zq_(+r
z9Y$DhwbJawmDAjW#Zb)Ns;b$EYpl45E3TNm)nBoDX$HkLTSN9Mn`}u_Lu;qRFg^nW
zjNOI~+(p(m^mKH&<2OK(l?~8XjsQuHMw6z-bAS}5O^xe-SWufB--e7c#!W(?NX}U2
zC0f(b)I3YLF}8w-panEC+l!epvlm0AyR}_5p`7zv<V>jY5Qz1h-P+jL*2Em0(HA7h
z88V(2Op1}|6RMmZpOCa*x@v#2>iAS31ro^)F>@m!E}=sVCdD}SrJNd{Bd-3qEO7;x
z$);4sWk*sVGkIm0$w-Jx=nw-*IW)|az~d51S|A;+Co>ryfY{?fQXo+m?{MYRV+uOd
zK)*_2T>CrJK+{TMpxq=bu302CSYt_4&kOP{rF#j7a&22vyPhR$gLG$lj3di=F-Vn_
zz+@9gcV@yM*_i@^R9Te-N?4f$<Un=MH3_Su>4EBKvcEct8dn`n4^&5y1JzN~xauf+
zusVtytPbYIM7@K{LehiPQRF~%9BO=Z6g^lSha9YqLyfPFLyxPDLsr$11FxBn_X$Q^
zLZ+%%BA#21giKYLL_AfaL@c*jiI}=>iFjrOQ8(3#?$sod7<98*9@$?bgKk#FBb)W`
zsQxN=bYJN`a^ix^A6#B#Zo!>?jIWTQ2P@=|<13`-!3sI#V1*oNe1#l(T!kERutE;i
ztq>lR&hnmBB*O97(dn6-91+t9Wl%7`%h`u1;}S`NV=<FSI_tZ7TFu7@rgDi1^Yw8t
zjJ(|Z9J3sn6IUJ|BSE<m>gP|bTScuw*#Tv(e5riWu2iRI^=Rk-;w2&CW<W$2tE;Q2
zt-hzp=o^<3-%vi5r`%6=v(aRK`}nBAQpD@@O05&RMfWVPyan}=BCg8N*wEwIIwaz=
z?|2lQ*r1pyd~8>F@Dbj7N>}5@BWPthiK;_$Ynx}|lZejAK~ypaaoVc6wX3!fPZMj*
zPV*DZODF-yRca{mHH$BeW2sRUO2A2^&8viwg>E+L(3S!j4;EMcP?^$kg^MebLokZs
z5WE&^ZHG~?v%@#inYl?%kd2opL6$+LFME$^Hins<Swobor?tVm2w5~uiz}9oVQTj?
zjN)iUB4M)_Cf`T*8nPQR6HL5j2P#rrIZe8$*+(}@>7&Qxm_UPBM3q=yS8W~jJ+(a@
z?xfJ{5_E<x!O5xBXmMRRljf^k977i_o}scc8Ht2-Rod2glN#f`Y+ZuZ;1N_dB(!(n
z{y|s4CB!L`Vv=fVGpIq8abjkfO{S(}hN`VM*1I&WWnEn5MBFg==_&-sW@<y)%+yy`
zCihj-BN+K=d$5_QOH;QtOejr}rjSE0r!Y@UQjJWctXY1CU`TW~)VFyT7d1H)Gm)a0
zsn)J?J6xs#?n^=3knicLZ})~7Q#ceejiR`z))_ghGqfXa$f(P2O;dflCr`vxEfJkU
zBF^=<rqxJ+xSN1+Ezh_Trw!Td2O@3)iRcs(agww*tu}u$6{?eIR3+4?leD9`xx2~B
zPoX-gMpaUcI!QZQ8~qotOVG(Zf>J<2SCg5cM==vQGP-d(JI-$MepnsMm6kleq-scr
zaGsR&qrCl81TCylr#7Glq#c6JNb$AqX#ru0yRr_ZD(yVnsV9-{&Ni&VB_g$&E0>M{
zuQHB=HBDWso4iEbJ@qE)K2-5h3bs}x@=X&`7uF4WWATxyS01cuy=a7Wrxy+%uX^L*
z5vw;A%wN4I?1da(OW$lL>+Mj?p3t3S^hAIpdqUHs7CmIlG)ku;Icao0#!p=r;;t^n
zbvoaC=${My^Ps|<VcOl&3iF><s4%V4;VD7PDAIhb2cE*+{DJFP1~z6-CF5G*nO#O+
z649I<Z-K2FakoH>YZ+ti?l$Ia88>9qC3RN4ca1ZyRmwQTQzi!-J6*rd>coDXRaNDV
zgJ(%y3a^nkPl%w`Nm<9_z6DXUK4j3EeR0(f>3&7}%tH_PKD6j-V80@LW`x%7LqT5+
zQMrucs@KG1S6B7L-ftbD!jb7!kLiHYdtpqe_)J~b60fW-$*rEZB9Cd!tF=iEYL4R>
zO&!nkI?3eqlEmm1Pa3moqJk+8hQ4?Sb5ZGf$*Pwm38nF)V-(EuCP+**HG8tA;yC96
z-Eq#nv}dvKhIWu+w6?R*?|32j6)8uA1jIziwQE6KtpXki@#=KSxH`&vYp3Y(T6tUO
z@Zws`NS9bAS1RK>MJAK1#2OuzQTL8DYdYF%d${o5?N+O!9rq>OJzZ-XdQ2iLr<@p-
z9nFwd3^PmDv}%^#u$uZ(JBCvqNn0MxM(fRdnmA!#4)<GRCDUvM!!nzwe!4h)lr&g-
zog~-*E`6F;Zf#Ta)z&2@Y;+&jm$#o|R#J1~YUpDmC|5%LzKUrLXS%698>Ue!k7%eg
zh+b*kDZota+AY0l!Id+L<I&vG(3EA`D|OrZ>47nmfaw*`#|-{(#50ZhCSdlWwzot^
zU8zi7mH}CZ=GU93l#&)m>(COU^?H}tnr1|!mx8Rsxq6n##3cywgQfBKafLTn{#4ok
z87QnKCn~6q7s$!aOPp0NNdg_H%!Yw-nU=^tSb;3eREe{38r*kjXuG9%U9lH6)n7GD
z^%S^9Oe48VGZMQrH>qimG^%KlgS`^RGwL7D^Kv(Ny(BT3%e845rE+OTa*yWa<XSre
zX+5iEuZ)0ZFGZkel95Q*kfTLS89w!Fr%6Uim*kb7B<Hq7-cA^W4R8W#j5L8_1pAPB
zoKfhF7?0*JiEID#Za^JT$IIJzKp{C%i5*&CZuf)(_W~{>P&=t5P%r0kKhQv~eZXvW
z*G%9eI#1m}QXpgX3~oxfrqg(0AhBye)smk5F+edAYO|x)5uWK$r_%OCuLCv3OXb=W
zjTUlgMt&a6pVl=$>P&qW$OJ?$IkdZ0KP{+eMjs*?FXh@2-E^J-QImW&zj$JBynE&?
zqa{3|(G&*Js|;;E%08s?(j=oY>K!0Rl$2<DOXZBj_LixYm9D*I!`u_*S(YVqu*6v5
zVM6T7l$=PFC_!YbC?>b8y9Eyjcy2&!{Tc@<yaCS?P3=9RthK(YtgB~DM`Kf)C~It5
zwRUxFTWfohj<>cqcZjl{rge^J?ODxDwJl9}L#WG13e#!B=ht?_e(K=y8k)Q6*MJGv
z0j1s`FmqGGtR*LwVR^Hw6>nxVb?Y*;bu{Q`{i;=X-^JAC6wt}GbM2~jWQK%ZZXV5%
zsmFrGYQKm}awOK&H#kZ?B~FVFXNiqE>h5r%*(YJ~&WFpv@o4XS*yc(KVT+jP_Td@g
zA_EuTUt-|4NETNcxB$N0z-^H$Zt>wc;$9z~B=-35H1V7dPZhuR;pyTXA08F|^5H{7
zCMw7J9giai<rOtYuROUMulB6$Y3W#lS-WH9qOOiJn(&aivgX943zpVSb>PZ5OBbzN
z+Of8)p=ssp`tH_-6YG0g=B;gS=xN21?Mm7g^|jI<YHQK%wcYDsU|Q2%T8h!Swhd#7
z!*aSF8gf`wREg5Kkvc<^Hfkwn09DM;IL20mtAgD=&E?=KfFEO^$15r{pTZSWG{zB9
ztr0bXD!teHFrx^uVAhh7SqqmgD5;rTGhsqWO~;zf*0!dulI7FOs>;hM$|@@=C$E@N
zS<>9mRe~!)OlmG!*0iQ`<=hq1r%atu*0ZLwWbBb>-jYdkm|yLQvzE>0X~}|9YHQ}t
zt@*5vvE-za7tUF*@H0N*2`8Pj=;Vb<PCDU)l1UvU2UIwBSfE)}E@^6Os_$+(vHXO&
zD^FT=M#-c}@*)FlYHw_<Z$B1`JUwkqz#BT(9$VAVg|44;VtL6VlA1wU*wM~tV_WMg
zzG&0jy1HcKoTFFPcXoEKoV#XKQ)6ROW66q+uFtP(YHw&Maax?CY-MYE!^(!0b520Q
z8kw+mAy&of+sax-mP|rl9mse#>omEnjQ<PT8`{=3Hmy7yx}XkKZ#vvMy&|5}(#>-A
zv*qOVypknasa41(JD}v82He!+aHTJmS2?<)tG;W!V84JU`<3^Sm>fj4I3*-RNG!n_
zKZ%hPoSmP>es`8x=mVRwR9O!!QLpoyIDj!KM8lfy)@}@MXWl4l5!S|=9(g@-ZOCD?
zHZ)*ByW~fcIEms;xdo)qg_PVq!#}UulDgGOH2OvOzW1;AZ6sat<}@|e!w}jHO%C~g
z!jg^w-v|SwOYSnMv`)6RuXdSBB-3%P!IJgbPM7nBC8;jH-l+;+rE6{LX>E7uKeknM
zoI+fhj-@gfI9&eARv^n~t@RBpO%0!SB_^!zZat^TOEGl)S@msRwH~#_KKzn}ao}wA
zdpsS;kJ*9#45Z1z;AGp*(t9`@=FfKIW-Cf)uWj#cUEPlP4NW1!NvUfAv6$Q=?zGZ}
zjT)aSQ%S<Lmc8B19wM^tz7qS4gj*U#V=S$1j)W)FT`b|Ix<@6<Du1RftKzg_zkkji
zRX97gH+N>JWr<i46U8ZY$;GD)``dF_4|aZrWs6wC3R~wQ=G^J<9Qp=12#YQ8!Vm~x
zhm>{MZR0X{$?|H&AHoasLt=C&B(7_=PO@TlIBai!O$-{Jl4OsJM#l}c?eZUdb~gX&
zC#9Tgca2U;3ELT^58J7q{Te72*y~0oC8u=TNkbpH6?uik8lDesO6ao-h4gpuZb&S3
z;h^%EgxCc3aTyWY9+n%yxuB$^WCCDUrkz1T>PTYiG9i_ei`rUN2HHpsve3t8kntu?
zhg3xDq->Pam@<U*>1dYI$zW4F*15E+L0B^f74Xi}S`_P?)7>MiS%V60BfdC!74EP;
zzZBP;ux95J?gnupj+9kxpRd7awdUmHlg39DAwEQ~Md-YYoOF>SlB}dqk{t`jBC%*J
zDHe+*$5LXcNolc+K{ADNVj*VbZn)TL$Q6&40|}vBvBi)G*^U5ivz>971;Oc{)i>3z
zY86%)qBWIe73Cu0-cN{VTGENhR=SmK<%A2YAy%PXWDg5Xw1z+!x1hqxMkEvpTd`0|
zD8tH=ZNU)`66fO(V!jg(6S8Qeo1q$rC6*AFt&Lmxh_GWvXMQSkM&=s}GZ$oq^3k|K
zT7eMJOtByr0}cSqfP&hw(Xrgrto)k%r9<9Yh;9pM8Y&UZ%71NP{%;p%DPHPe<g#Fp
zn-BW96qMA=<B%{sMygIKv#eaBET2xBnGaQ{YD$&AjHpBuM+mq5>_oQsV+w9n@cV?x
zLj064Mabt1!uJ&Zf#Rn@J?T4$qb%1GV&=O^$qggKfu{^ea&j?;CF!yx=|Z55l%#Wk
zna!+aIHj_*wg}tBwta8NvWwE~l+3W5nr)Ad+DApgc4ZRg*|2?V$o^_5m9gES3@MV9
zWv6BW&y3;pNGMGb)02Vh38fH0aN9+;113E_w}tSGjt#G5&axyZ0Uz5#D0MJ!1Sblp
zJO{KJDA!10An@{a+RI^VgAA`+rp1LI10jZzPv0&iDoUVlDCA5seket$SrDlaw1C{}
zsOT8QGeJc_E+a{Zm1cpJ@Ua28GccB3H5IA&0wu?GWmt%@WcIvPeG+(PJ+?v487DHC
z8?Oz>?S!1x?MOQ3j)2@vklSDisCclxBhW#&Cy)!)_s5Xqhz|zlVUmA|Aw4%J1bh<?
zG?^R5V63s<*&Y~{GT`zR*Wobbstq|*Ne0T@i38o<=}?522e~C0G2m{*&GK!79Q!C3
zo&mv>`z7SQ8x#WmG7htR+feux&{z*7k%8rV1Ba=P7uZOL?K{5@%+xm$a!gNs`sal>
zf2d7;;~`fBdN342$kaCva=M){lgmJT<pF)mA$O|cn;=-<J0PcLHe4z)P~WEm`91+T
zT@TK348%_g$n7=C$GL)ma(Y&EteyR^QBI$MT>u&CQub$~yf8;*Ghn0qH?&c{F1wbe
znD{R@&bcC4>@;v*B{vv2ZI<8m;W^?#AD$$h^x<jZe|&hV_?-_=7k~5NQ9Q?a1X~Od
zgVZ(nCdfy^X31;kfNhqgjb*SA(%NX)*gpoAOH}5NESFVNrXCT?rEFxMEpoteIbgXw
zAk(911Y9{_xje8Hn*ZM{m(J|!SS~Lfuv}_`EFQ>ykKZ%rS>~`?E}cd{1j}W23)XBz
zC=%X_Leg?c7_?lbz;Ibn4a4QNR(e6{_!Q&{WVdC1$<EDB379p-U+xa^mUa7=W79q>
zCROkKc}=z$FU07DwU-oGWs#S!pKU!iMp*mKo_(B%ZVZ)VoW3iLUbZpZi+mLFv5G_~
zmJEC5xfEfK5IfUmPTKp6nqMZRzaT~|KYeRalDN;!p$s{nIXgofx3M`^xL1r=cKU@y
z*2KumJ5j2M;H{p0j0mGtd8g+TUlzwn+j!QnSD&-)c$+5HjURr9#*${%Jc~C+&ixF}
z{WY^*2K(z-usm*UwoY*Dtd~nWYpR_Tjm|mQwlC<6j;OvpT6^`0@o>&(qo-ZHFy(Cf
zbl6`bDe3me%Kxw<XFg$DxtB&q%=v6ea`d#X{od}byxE~Z59ICc{4-pM^`s=HG*9^Z
z9+vteu+ust*0IxGjHYt!v{PuOwTo$|tuFX9|B7cKetM=ovcQg1fNo_J&jqDBPsR(#
z?M`v%Gb2`hC;|iS7^qa&+Tk|f9>TT8J6aw1RA(oRLphCSI$>2A23(3O1Mbx9yjy@x
zmlSEjt<KK74Okl~h7osKPT?ycJ%a<bUB`$!BPXA<zmnG4F07+7vv_$sc8jry_1Ca#
zKB=>CvvSY9IDCnHY3K`9=*-;nX2Hb!*yBGe2d7snFATIt-pWf06fC=Wgs(aAEJBt!
zXz``h$P$YP2FvIYf(vAHF#!|7B#g5goHUCG%5We#!8{o~nc#GXO0dqM5<Kcq30{%W
z#RQK2MToh<(Z7UX6ONGB(nd&0FOYH@4ofT}@G}cRVVS~W`E^+`RtZc9o>@SL&e-ud
zoHI-7&>3qaS)N&RhtAj?B+E1F5f;m!pD};_ai(z?Sq{xKo^nX0@#KJMoaTFJFr@K&
zH{!h-$6;NQ#&KM)e6Xbv{5OQa`Cv=@1BIh2Bu+yv`CNV=zeM4s3g1EbG-X7Gb?hdU
zei$JRA;v?}G@@h9k#vrT5KL<Ygpv}LXS4CO3^MpAjOb{;t;`7qD``Z}>cxnTQU}A4
zFru@qY4^rFBLj*PXGFgbO*ay9!4Nc}zYInFF{1wqO+F^540zC}T-r|~`bM<r9~0<X
z02+(U9%ksk*fM+G84EBbf@fCmG>k>fV>%tL4an6(PV1(e4jqV?`kEm3ux1)CSl`hY
zf<H9)IvO;hzX>^x_+SVc(FbD;`Q~AjU=tvk%ndD&W54qX(Zi0$)1VQ3ogs&&l!0=0
z;xLWqm-UkGZpfL%ei?FGO@h?u{1}_$HWco^70(1gqjEL|@n#6H9(@_nzY4jLrXm%8
zAJA-<J&<GlsIM<0`qPjrQaVf!G@}0&a=M*4pE6K?(1`vw$ek*={!_5Ni*vl0tuG^b
zE97)NFmz-f9yFq#2{~Op3|UuBzVu9I0mt#TKUVb0ivC*Bry^5?0W12yp%q>BEKVP1
zPv4)Td`HA;4p;gEwwiwo?d8~6;ZQt%t7@hk8GAXKcfejg;OXl)BM*4`?)T+{e-lq%
z-h(uV0egA8r|<9ZOXfVP9DaMbZ1h90mrGaPNcdS4F>;d?B}`;3S6;p8#k7|5ojCE3
zWnba5mVaA10UOrxjiZJ}#iUAQFVAR+6vtW1>lU_*jiZ*;U7k?(*_Nz|MAA!!?RD+s
z<E5QE?S;WDImJn0x~to@lGioI3ijr;SjBNR^15X$vC3E+J+1DnVXtWmIa>)1#fM@Y
zZ|}=Gz9~IAd|Y<49@g<V2y6F$^lBX+UVS^P<Nsk;$C)1Tu63Le>q+@&t>bch_H7;i
zRPLwwC+*)p>v(}-9nUqa<B)`P+&;qA@q@pzc;~7EAJ+obaoo81tm72-tmCwnO_vmH
z9lsS=8!3M4IFmht!?cc*W?IL2IUkyJoElB*_~-j)9mmt^k++V&gtE~(PRK`a#Ip!l
z=02?Bv^l~KPOwf!7ZWg1zpUePq~OT}v<1LsPSE903GR2O1V53{#RQK2MToh9CMsk}
za48O2#|bIv1yXLt0qZz{pIHb>nPe^}D97QPokA`rm?w!mvz(S#PC&!Bb9M^8oWQU9
zlVkaY$%GcHUM=4+9cj04Y54{&E#EMe@u!)V^A8AVI)izOxU_r&mzHnfC8PtFmT%xY
zD35FVdP10PZc^#{uzd4*4IxTN7{NIFXus0824>@H8QO#f+{bD8`XsuKzs1fCgayE9
zL1hm!tiYHud)^rl@s{r?7;9lCi9G9g(DFSEa$2_`E`pZtV<GpjDWKvUqb#2e|AbtB
zEZ>h}sP@P5{RfQvC0e-wHzAJ8$_+C!Jc}oyGSD&_w0tiz<aqfqQ0`6~rsca1a*6WY
z4LP&EcR{Y*B!JKG3=WfAf<f6I%lBiD+l;jA*S;*@CujH1@_jbsSU>9P%ksSeaz&5{
zhM?v9TFCMGqQ1T?-`|8Be>Z~RWf07Mi{yASTVIy%V#w)waF$~r9<+RqhMX=RhN29V
z^DN)oJqRZ4{qAuwy}I9fT+|^`gaOO<$ISA5GCIY(2;cee^Rk<q6Zg32^5GfcLIdaU
zy4b*J`TmN5a~N+kaQchy^5Hq+9v_}09`WI6Vy_QR6~FS~>Edl49u@!e;X~YaKwbm=
zh*-X-{aYBmryY{rd+OBkBV+eQ;|`d;2h84|EVK6t{P2gwVw|mmdz;<#Z9lNRD*j!}
z-kek&tM{b?UgCzA_#f~q<~*hxeycaz{1A-ZY8#7&mU_Ht9}Pc`l16T^qJ)Wz-_v34
z-eINZmX1p~6T82O$1VF3J7<vRD1L9y^u1x!&uYY^se6^9_=>r%yY_}L%2B-2D#=*h
z5=SrV42@oxP~L`oa&e**j-$BPzA5SE%!zxIoA~l2a1&qW(=Xk`JC&RG@>#Ak_=ZyD
zCXO=YE#F!+KaP{uX}F2AwGtV@zYYe&es<!Zi+DGT;8(dW;+x}K#79YE_leOs2p93s
z#T&sJCrAhIQPM^HbA}O|=^^hL!6~tx6lnzK{aZ+yR*&pf9@r=sTUW@PJTArktLq^?
zwNDT6iH;|@VFQo%5T^~CCMk8Dg%0x;AF|*Fb)E4RRtG+}*-1yCn688PG+|Xoxuu&E
zD6K5u)3S1J2R2<&qy>C>R_>j^+DI`h;4^Xxe+d#F%v}rkr*iU1`zvYm4?iX&lh^d2
zS-@F1(*oZ4F|vU334<1J!dIPm79q>rhXp*be>fBM%K|=63ijb2&I=26aRM5*EU}ot
z(Z2{WH$)Lr7Vs}2N((q4CA~n(tvFx-C-5^1K`FyQzwTHs{^2oc13w;8LhwxEw<FJ3
zBM!fRcucMfa2Ps!C$Jv$50A+wK7an7C@c9xs0i)JdlcNF-~)s(<2*;0BE$;{|Fyz@
ztMK;~{x5}d(*nx#0%Q7N3a3vpac&w(D><!pw32^Sr7tGLf!%l@`E@{JW*|9=BaxBZ
zY<n$3^U+6RB$v&VA*9`aZsO}z&axzER**h+d#n_qfrBCF9{vc*J_<)Ll!9O;{|zcS
zCMX2FA|RIv%in2E|N5kl4ahZPi2TVX;UEi?9NU%Q6b!M~oTxl&)h7Wn%P031GUUQ4
z9yF5A#*oyy4e>Z5`FzMdYznA&u)Z-2!N(KG1?&4P<T&7iA?P0dZa<CW^D!2)pp5N-
zs0=iY@^VAdy5ST<4oxWo<?h6RZtrv`*yjXtOEhA@-H4mTz8`Y^aSuNMh3k)z{2j<`
zMjot3Uq<o^vxOL8luJiBEt&Pb3399-^$k)&#DjaR+zPq=7|9=p9EvFQ^<^Y~5pt)h
z{7mpN5VL&curKT7zrKv*^C73}!C8)hc+g0`2y(i7yxC%)oSamhk6rd}AL!{-<^A;z
zFF~FNu8n*cN65fF(5q{Y>^{(P!)duowrqa$WL}~Fuj~k|>(9Z+-Ne`iZ{j%Y)^l|g
zeS-bQYis3xg!nv6W1~4U9GWq`X71rPrt7vIu%-`K(?40(^nvZ7vCTZTKt9OrqV<KZ
z%;{SO%;|<XeII_-oCli2Yfg6?{h;i8C{%y9i}uXr&UVo$@!Lhech5z4gz+ddNZb%R
zeeZiogI^fYQr`06-~RRC*t+_bP8n;d`)bP_GPbMkmo0D0*z0v!)mc?pQ#ZtF_Lj6%
zw1_QEnz|Nib7za#Y;7mrQg<WpJ6wEM-9F%NySUcEJjLci(Xe6I1JBtdp&OEBChzrX
zP+eSFJgIoYu)jWM-|_bM*>W_amxQEQ#JPLpxxZVjv^zVkT-$6d;!Z0O`x<9Q>y%u3
zOf*`1#ezAuRk-1lSNNBb9zFNmTzf5dPAS~beC~z!TzF6P+^@Z1ujSq;nv$}Xw3Kkw
zKkVrIcSujUfa#J`R!{i*4_LG#y`PFZ7#(Z*7PN<JEkBml@)1XsNV9lpY3Wp;Yn`oA
z#!Z<rhnTZ@ih~u{(UDSgDxJl-7dHLV)D?7C4drg359$iy?WzuZc(aoxp`6B}o3M^e
zw3W&%VI4PU$Sp|W*vhdz_H1mM?U0s(taix8j@h>X>mkK3pU-mk$leOFYd)`W_Q<9+
z@WA%TE|Dpm6YDc8_neC(mxM31zYx0Inw7gQ)SY{7Ip}?DrXme8c#1vpZsQySFpd`x
zzTw162w8F((*fK-a|tZj1Z2Ym?XnPYxQjh5+uaQgcZtV6*<~T(aF-HrjRL0c7DDFY
z1wPlz!C{FN1b*fx%JjS&#iy0_F$FpBh;tsKsaUoF8sjB}OOrG3-z)s@guwr)@SuaX
z-jam&HR{_zIb2WI6Q(6{&@O}IH^4P7HK4uPp3TPRV5NN;ia#RTvurQe-Q?CJFf^Z|
za+W1QJ8IiAmv&Nc8I>qFUco8_k5`a(D$1RqAoUU7q~J~kZ&UC=1=&B83kK>>6wt`D
zF}i_r?IZ>Qr#@}hCF>^0l;B`mogHD&5&RJ(;@(ri5VUds9*X+21xh9ia$|zZfLGu!
zvzZFH{_G>Z1!M8m1o{>zeRA4Ed@aVdIl^>X1Z~{)XedrxI_P-N#?7rwP{g><0g73V
zHpnHi(FW_AjiLTXoHikj4e0wR<alKTL(s-;VJt5S3IX4Q15M_J#gJpavpo=%fws--
zaF}xSU}~Exno<VJ-H8KT-|0}WW&^n;8ZqE*#LZ$q4LOeWV0Z=uQ|@cH@DjD(%aAk6
zHy@SQ3>xdvmyP=+$c=<dFuV_fsqcNrv3}IomyJ6Fn{<C{+`}LTl~P|{HtsUWaqb9)
zV0|xxobC@j4q4vdKH@h*PS*oNM+V|S8}}}we4Hy7DA$0_Fx%xm$hCmZb|IgEP|xz*
z^sYbOM4VnRbxMD2;T9(w!xlcABV@o9exz;TveC_xd0l?=7Vx|S{3c><;G2kP;{S}w
z*djIXO~iEZp^qOG{FaFhwkQ;Qxr3y?;5ZT%aA(8F!~KoK%5wcV!`{D<D8GT|eM|As
zznEBUP6&r&0<WH0b3{zwvattD-~%S`PnHRMz@hw5P2kQf>v)u3Airc7_*|&?fAoWi
zQT(<!k2{Cm0`9c=LD}#41B`u}^|s?b2g+^734^}mw%Tmv4e;{(Taf3W1n?~Xk+TIk
znR3UK-4=IT$qVjC{`TEFW5@0lqvzI&F_+hVYe?B$_skCOeJlSDHE-ExrA@6Fv@rx;
zC?W6UjbZS@33*@HcuDcDA~EJ$wb6w9Sj7t)W0j4=c0XsA7R{Wp_t!~TFNjflP8Xw3
ztUYZ=@m=3UDSnp!i<+O=YtkmvY%Ka>QSQdAMGdiGdqruqHm$a5$mqLngUqY>zo~f@
zG81d^Hik+gwVAbV#&JY(a`Cc_IrsqNzUSob<ZM{j%d@O8xVLxie0Y;D&E=tM5o6eo
z@A)qHo}U9_@RiNhT*qjBh4MX5lb?aih-O#c7mKEaA}Ocb5jpFM4Y6qASoa%|v!biM
zwg;P)x2ny`^YOXJ$nwkWa5R7D1x~t@WJ=vxXZOJH?$SS-OX_7`w0mHDH>fG=9ck&C
zzSzooVI20Iw{3APOxby`@LTpZ1%qCRrVl+2A1aIt-4Q)EV_b5|xsh`+PhM<IJRs@$
z2PEBcK+;!R2PA&~fr&qVAmZP}FbRq8VO$)fga5(5-PHS+c+ERcycghnF!zF9zN~Ak
zf5^85lK7d=jDm0o%N=_nM@1s3kwIyxk)+hH1;#z+Op}~P;yCvz&h9wQcNOPhZb|Rc
z_P{x_kV|W(ou6wnnH|oM+P@K}<N0&uL9&O7F|G_2Uwqo0KW7?cxJ1*3%sjnVa~zB|
zYO+7vi#3NZ+4IRt2U;QQq**AZVOtQ^RAaG*;_|%)EY?(K54r^?zg+4p)l5@_#cH8u
zy0Z_ywFK)i?x#%gmIE!{6LGkoGR0dCq%FXa+Jh0!x$k})PvJ<r3#Vor=?~+S(GB*q
zh-h|37YN)7MH4b<<H~#uCxp~Tlr|cIN^nSR>k)CZ?N-_}JL6%cO%wduvM@cfY%KgS
zTH7X9TPD~nn`UQZfWWe8f?wO|O51!$oPtA^?FK}gvi*nBrr8-Z&QhBu__f`pw6#ED
zoz}*-bF_U^Y18bCTa`9V@N0WlX`^xe>r~=t`m55USs8y(nl!<$X(omf+w6H9ulhB8
z8Z5S#W@YdaVGT9Gr|G~J@P<Q;4ji<za?f+Whp_JB@-c)zp<q~_%OYeUgD<#nXjx(@
z0oh(4g*}4RI|4sbUkS$2o*vGYa98Z~m^4UwU>PJmIt&ss`<ULeX8jFitF2wSbk;Hv
zx-L4j#90l^#)ry@kDti<)a>qhd`{=O==7sG=j6Q0(_eAQT~ohKguWUbl>dap@VZs#
zCWV0@vICzKhLtuz>FvYA=@C(Z9!MjgOin636O6fxpd!opK=7e`fgvyM3k<2nhVldX
zQgK$?H;fl#m87D10-tHX^c|qEYME8Cs?L&QEPfZO$(UccNIFHqg$gcFuvS4D!6|pX
zf)^^dQ^6Y*{FZ`uD)_X5KUVM!1^=MnKNS2>!6BHtm`|~S(-k~M!37GQsNiY^Kd<1W
z3Vun!YZSaz!Fv?^o`QQ7d|ts{D)<`(KU5Gm$+BF93Jz0nf`XG3+=_vjXwmsMq+`{H
z1Dh~~^##lz#Ogxuy`~AIqnD>Ec#M*prSRhwJWatC1=lFJUO~PMN<Cj9L_Sw2oF7pp
z{T2o9Rqz1?f2iQ|3cf^$^uJK}YYP5N!7$qi`jQnKq~J&e`9#I^6BJ&h;9LclC@76P
z(9@vsP6c}ik$%0xFH-PI1#eXFzZJYw!5=8NN5N+l{Dp#VDELPO|Dj-v{fTm<D>zue
zqZF)CaE5|A*sp1U@06f_hmnp$h}n?*2B3K>M>>~h6Md(|{0-4E$Uu&+Bmc4QZ!ss7
z|3L+xQt(#_zOA4f?^vMZy+#Ogsw^qynIQdf^3ej44~QhP)_H_z=U}J`5)_W%7Pr{n
zNMayRrPJ;XgX6sf2eRJp_fEzq&^Hw6O!BXws6UJSQLIdkaf;wOR|ND;gj|1KX!`=L
z0nQ!4ut4c!`!Z}n-<cywx5Y`|naM9fLpe7OGMO8%4aj{Fa$2_|>6|+Pa#uiZyw1!J
z4A%F1SfS=z6AZz{{vHezUOB<A0R%Joy*bW~c0oDbn4!ts5W(*}Z@ySWtiQ{E;TpHt
zKgf_nQ@V0@B8K90Dv}rtxg{Dg;BLgt@|_JiIwl1}u)fFOf_N_|1pFBsroJky$kU52
z7+wa!tZ)5bJbj?RtZ!dV0slLse@+4afE?S4`k-0{;`|*mi(?n|&naLy<aB=&82ZWs
z`X)o}RK+*J%RtQfei3prL1X#Q<T9{)LAfU($NVVQm-E0cA*buh*_VNM(0Sl@hCa?c
z43u+rk%Rwc@cSuK@E#og5u9^%m9u%=^r_SO{T1@h70G<uH{?dJ3kJLb{w=%$X1Z6?
zfqsR2&;fphJU8$a@;te9tsGf6+3-O8vqmJIN+Y=&Y)mV;K0GRaXtjVXhKdUCDKZDA
zBjPn6H_|>puYrDkrM$A@Kz#@3Nnm&!9J(jLH1D4A5WmP$J$J^D@g!ge40sX@coGbF
z5_EO1>}l!vf8vWQ>aIrbP1iQyNuc~D@BwrFBpxZF?7@FFf<MYwZ)@)n;Yj#rKqB}c
z3t^leL0d=r>JpwrERv~x1@J9%_zGk?UuSv7`8rFc>p9?jorS{HRd6(T$Vwkc;p!<s
z{%+Y<;ZrW+y}SPtuivF(Bj|0h6ZRelhvjL-B`tgMLt<>p?);4fpPTha{+8MH-Y4?s
z9zT1g*cTF&b;lLgNr{$##4$?Z=(=geH%f_J0f{O@$37|Xx{}D6npLH98t>{6+hz_E
zo9}sUny^dk>!UMk_P(8z^MbhM(}6Nh!fSR+9oqX;{?Pf0W{T~xy3W`{)F(-VuC6W~
z)iSo_fAhta)|TD**w*h_T`$UKLOuj}0lB)C))s3EYag5E)IK&fCd)<1u+qF?*z?bY
zozJH~gs)HY$=7+U&!W+a_f_(d)NoViudl+*@Kw0Ua-0>W_?;E-E%n+fZ2P3YNLPi>
z$YUZG{NZW%1oRq<u1^|zBYYLQX3mlyR?pyv)wye)^i&8<{$F@1To7IV*G_xgiLZE6
z(vZ+z$F~Gs(e;u%?pWogkoUr<kjR7y_J6DF@Uieyu<aMB;HNNV=mp6s=c9ynB&B=i
zVr%3JFdN6hws@(+4o`zz$bP<J&@0I)7lf^7$<Xr`Th;y4G-tn>PU)wn=KX3qhnlkc
zuHEJ5EVedT`&D(H)sIq9*Hcngw6CUmP3p?(yIec-7hCV|U)SZKe$?@nyBAwGhgiox
z%5@jUdq~`kA%Bqm7IT&^T6viFg*9)_U3ZH%+IiR1_q6b3b-6L)?ioQ>ix6EN?2*#t
z;eY6NkqY#m=S@Nct~k5SbzCi8h~wO<I6sZ!+@?6sd7NpEwr`(H=ZLN$aP6=o&c=^2
z-v^TlbiPXR(Q_*yxo#NBW;yN{hRiXJHYMY{4I9)m%ag%-u~EDi`!!5d>eukFyILIl
zuOS~tb)e10PWn2^>DuS{5hc^rg5rj&1#S6ra2U=OB(0JpXIshayjy{7B*pJ=@jH-y
zkHdX077iDr@mnw{Tx#P2{cAYrkeGTGBB^{iI%Sn&y{}kl4<N#)Yw&g`-Z?;a;xLkJ
zS1cMs$&$$yILV$<yi-6w%b#qoVl^w4OjhqCi=m}h$Z8zR{K=9Oi;Y8;Ovd#n6!O!G
z2P>zj#9<WjIK>*NSTflbCs~)`-3Q)_{$yt=78fWai%o)@xDdnw(lAM5qLI_hidCvv
zPLc!jXBaKBaZVf=#{Qjr9r@b+ZQ%(M<wy25avrb1qfu0NHIxv_HAQ$k5V8tEZwK1F
z)tkv=8}19Nw!@WgCOcf$lfmQ4H<NRuniT}>c6=U+fCC5b920Qpfl9!^3o5}bhf44(
zhf3gNwHz@wI0ccfIo}N;clacvq!&nW)GXI(Jf^;!qGHjN;l)?7on+A0OOUQFh#*~$
z_#k~Gv~jct=}&;>WOn%7jSqfWWYz8Tr*W>WT|8^f9AV!OD;X_UAVL}IgneTyHI>T|
z8S91pRTXy@H$JX)VLLapwRYCZhmj82;)Q*EWY|RUGjL?3Zipl&$K;5~2sn{o@(xhw
zSCJZUAvrX6k<2)Ek(7gV7fJ8MT_ibybBMDVi{+EuYzC|nafOO-Dq4bYhJuR}T&7@~
zf}IL}LBao0@M{WwL%|;?Nbf)DeObX*6#T1#e^)R&<j6@c0?1EPc)5b}6+A(~1_iY@
z$hivNpy1UC?oe>6s^|9!F@HQyh+BY{6#iR<^EaA&Iwq0-Plac(oWS{eO@67u<<<be
z`IAg<fa4UbQSbypEW>?H!T%tHy!76H{8}Y<j)MQG<TfjK6(QtrQ2g5zyi>vZ387zl
zZvaZ~8_2(?_`g>0bp_v1^8Zp0kAhNvIw8tasNiq~#}Y#CR0U@cLjN4aU##GA1#1Z*
z-=^T%ihi+zUsQ0b;@_a)4z@FvXXVxkSOLCCwZG?0@eN4wcFVk51L}-uEGQN*1qo_`
zHGd7bj!j<$R8Wq_BkWCq>+4?Tgz>URK{@{L8u8V{@xv%f1i5c1{{0F*z90FZp52tk
z^&<5FqUmH!^9WI0EZ)lg0Puw>ALbz#76<KZF%yYV1a}pdtGry1B~6Ey&_%pPf?+5K
zCV4P^S^DE`adcAuye;Y=*B@_-2hb<^W<gXz7pU^Fof&?@Yrv3meh3|p1cNLFqYpHX
z>2y5kZBYn0t($T>1idXvAopiym}?OUgWeXo7zp(63WlKf!IS7DURl8q^tR|kNBVB}
zRDw-_XfiiE208XSRrcj=@q!_Trj#LubI{x3H;`MR_$Js5#H`*l40w9B1w*jD``|_K
zOi&1TQ0}(DLOhv3j%m$o*5c0K%>;5UgJ!l%J*KBS&?sydOph|KzHi_#^=0Ei80oNm
zXWp=y`ldjR>8TGzkb!v6E8|m;b9@GrkOF+I+tjxLa=PC*XE0D-Ipoapt%lsGlIuSO
z>$@9rV<E!waV}z@zM$OiAXg4L<<QkKB$69~O6VCLm$EAt-1?yca!gNsX^xo0gWel6
zAXlQ~Fip$Abe{J{;2VIwdT&%z_1k;nAB8d>*L!1NPlvL`rd4bIfA`+t#O4k1BmE7)
zyaW6OU~b?WfNA0tIgFeW_jGvMho_5w`S7Sn^(u!S<3e{=<G(=eh<Io4+cXF0oKe<V
z-&K27b5m_gQ+;Do*9=kGsNFE?SFP%5I?Hgd=xC^zu9@_`m}VjsM`%ljY2tvt4mGK{
zWLeXi&XsdlOrJJ=+L7_YKvNI6VGOuoe6rjy<kO;9gdb^Z;0u9~YeT)fsB0`JIdAmt
zp5Z?Ia*B2Kb67Lrh2eQ&B;%*fdB!^Y239utp={^Sy1Koou|$6$a36kr`GG*fIA;vy
zu<;gn+_%B|SYV#~Sl~~bj|IA0Iy@fO(m{PY(B0Bu1-5ip@vR~4-j)v5SsB>Uq0<^Y
zcZHRZcQU>iICllMdq|M(E1i!OwQx&^6?Q^?a`6kDImO)4;o78YGpFqRIk$8u4X?nK
z4l5dmG<n-KSZgvS*32wgP?XoXr06tfONSL{E2`pT@;a^3$coGrZ^m)BA;hxItwsCY
z(&6i9%g_#-7#3UNg&~%JH$-GzcH1~Ssag!U3nX~K*wUdY&P!t4P&*pUP+K}AV@rp#
z<(3W!W7yK+>}ZqR(&0?Cr9-CL(!q-6O791xgQLXR(dIjA?RDHsS<|tl1E`l>=6FhY
zRBY)Wr3bcj=ws`O1KQGohLVuD598t>T?~%wmJXbEocVuEFFzD<ZU)@ZA?obtus3dJ
zg<WcQh9AdqZc&_P<2bh}&X3}Dbhusa=x}DHovC(oP%Z@DjnlD5?&z@2*<M?^5PUZh
z+|gl=+|gm3;bxFX#@*537}yrobbr|03=Vp_=VO%)v@O_4e9hkb<))KCru#@nY1hdh
zEAMuo#(oZp;O^((e77=gKZg&HY9bDEKL^ql;7H~E44nAx$MF=7G#c5Oail+lQ^uKK
z{|FJy&fpr)PYgol{{YG4`>Y754=Zi77M0+T+SViDXnRO$)9j2NC~cbH*T(%BST+{^
z7_DuStBuPNESqL$q=CS)X@XxH_h+EC`8ZC&A<K3HB2L+80H!w0&Nx+R(*(aZ?$1DN
zEjZTUklOA-#L;$((x%xNyOcIf@N4594b;XJ0R9%GvlkpqH0ZKinw9Y<rAZU~nz%;;
zH9e2xRVwi`9SasUX;ua=5Vn^l_%t1u|HE*o(Sd{Z-*rESrR-u>&<pn?$}7ikh|t5?
z*p@+$NrR*ZmO;{^!yx?`sz07Lty%A)Xuj<n-U1=yZRbGL+s=Vgj@-#1hwbNW=fEME
zyGC#4K#XBvI|n;<bmpfrXJo#yFmnM0RDZT};FQe;zdZ`_l~Cdp3d#j%;ENP47o369
zi;HsSD!4(x9SUBr;5QZgwt`P8_#*}7LNfHcsc^l3|4)U(wOQsfRKaQmk5=$A3Vv3>
zCIwp+lncesf0@F+qTqG~zoX!H6?|5~pD6f$3jSKbe=2A}C+lCJV3C636r7~s7S*l~
z5MqUdlP4Fvf2|;|RpK$$7ch+wazzR+QTRAQ{Q6fbc(kH(!GiSp3QETS;LQsEyn<&d
zc(H<)5h9;2EBtB&rNaf%->vZPDfpOzKT+^SLZtth!e3QTI$|KbbOZoQVtWDRDp;am
zDIwC2Q+TC<H44(0!*nMrSg&Baf?b42FC79Pw^7lzD0sbsUsLeg3O=adZUvuG@Mj9X
zuHah={$0T+`xE)3DwwC>Xay@3oTlJ*_G_B@tZ=%J-_K$H7L$%ch?$V&54Uk6M{*R$
z$8R@>+gK_TUk+oyCl&rn1^=j^9PU^v{t9tSL9#Y6>?T0mpld%N$wxzgC2O5Wh-MCk
zsvtq(7<E2>0LnFz7zkA9G`qt%klh@{CeVjvM*MnvVIS%+3P&)Mf?&$o{q!#w2RYtN
z219UN`9E<9q?;M21PcI3X8SU1MxXIFR0pm4BoNHx7o(w^TL(u{$7=&}mqAYJ);bA0
z0&<r_u0Oju+=okqzDL0jtZx?v3NM^s*Z_i={H~n-?dHH;n|SNR_UOyMAlr~bQ_6s0
z9p_&#0&+_f-vqmXnC0t+9It_32-bHxE{MMcg@8YU!_+q!ehB>O4u+ROzz}i6%EA5H
z&Ea`0+K+Hkd6D-KHTC@!a%=~-A5_agJm@#@PskN1z6pYU149bE{^0sN1N8;{2F5||
zRLS+9UIuEG?>`|o6Ev0&O)dlV1?BcYj`>lpFMoiaK~C2fv%3t$gZ==&HuQ1sVW3>f
z<nj_<sF+$^QB_@0-J3r^_0;LpoCI|#8|I!ck5)w;EVx8?7$#>776jKHpoH9k-5idz
zKfnQe@3<4)<Mr4(A6_au%sJT@AYb<38S-5Vj}#L(cnE&>lEobc&Vm0O1GnKQv&V<$
z1Xli&#4mjOT=`0gCUM_}ziR}Lo&o-q|8xPHw;OEyAdK<hg<_h4V@4LA0ZtO#Fb~>O
zU|wrmPg7TG`|5dX+Z%dXJKDQf@*Zkc>zQlo8*3ZtyBo0LU)$JRQ9Gq_9o{5uZEx+7
zyQloyI1%XYB(G^&)6mvcC2t|U>L;kWIN*gQ!`EPXMb*Lk8XSCQ4Y(l;xFLM9+z`&h
z-9t!lBT4*7M^fb4AE(EfqgS5X-PDhL9S(lo=TKfqjlV?2oTFFPcXoEKoV#XKQ)44m
znOAgleSTF_dqYdf^s=h*vI@?)D_h$eRyN?pm^Iz4-L(xJYdTvG<+~Ez1lIff?RY4h
zKH#C?c_{n>zo&;{?2YgJe*c;tg7d=K_HNUCA!eJ~MTF^jtu~p6bRZu6KP&uQ($4B=
zZNv?3^i3=1;*fzQc#)OKv(>(K&C;Iw)lJ<ZG)iRs)UrB(_A~(tXT1unrlYC3nar3Y
z-`UaKv$UnP8Jh@?N)y@KkAfZ&_gLw9qsC<eli#^`NjgPjJ9}5`3)xp-JBsYurLE^Q
z^@zV&*?+c*M`m{eL&|@KvT}0rnNn_K0e1>)WRdM`WU<4R8(C!gZ&`f5+1>K}vM+?}
zONt|<qWqo<vExOt2yYwFS<-z|-2!W@;D?`^>a07;zt8zaesUrtKi!AwBk(CEw40}U
zh$5g}`f^Z!^(_+?yRS7{gXo_SwQt}jClJ9N4kOz}6hsG)%i=x`d1psk=iHE-vTo>u
z{P@F&kibp~;?G6dc82`;!yk(x$%FnDIWHO;dOS8(n7flZO@_peQG$b93g_GQ>N^GT
zBlW=MDSwOiKFK&Q+dGrYqOOj{wGBPB-95bF#GCk```*9ew-G$zN7%?{di!yKk3Nsi
z$;rWH5#3m5=4TFUJC!fxN9?W?V3wVli`KO)8p+kQdQi*D@hxy<uT|cr>%ga2JLw|S
zz~7F(k?Y)O3u|uFdlI0M*ivE5n>g{eh)&0m>|LSOXR?Rzq75&;E{1h$b!l4jv-4kt
zU>y!DX3MMBT97^Xr@+sbH20FVj&~INH^?a$LKBBPO*(v>Pkovvt~aOt8YhIYIIsuG
zhqefvmywf>hy5fgDU@W#!ZCcYB$gD5#gbzwvDBorSO$%JI<OYAa?iimzC?a5`n(fz
z&o2k5*RMt6X-C?}vXP8cu5YSe)hetqL~AO`D#}F!KlVLM>n5F8E~05kCnj6z7WNGf
z7g$5ALc7Qw7Mf_mW+LFmEG#I2K|O56LMfpPi|-8bs^W3Jgd9_drxDW1f_N4o3r#wJ
z8)&^!?_|S9f#@;<v!@+VHlZb!5X3VbCGw4FN6E?YN+?5<T39SX*D~hU^Ooe{Bo5BC
z?xVgKSW-LfZJhDg)s0C%Hh=VZi$>K@dhHxwQ>uuh*VZ8ZsbgM}@r8)b`^+ZUW7sr4
zut1mSz2LYl=rNAfyTY02VnJ?YsvVmSS{9H&8VP5DgAoS+Lm&o{9UC3XP0h-$$zM9;
zt%bODLz;#`7R}0kZDIaz7iKA5MlN=iPlaVQyWejSN5;qulj7bLo|*6LexDY{Ss*u^
zmsdpyrm%O|aJJgd9IzE_M0|~ca>W5ShY1&YXgA;rM3@jb->M@{t0!TFqR&$JT!o*a
z@RbU0B1D7Gi-k}xjGd?OyO|%ZnEMD}m41*A`l|?W2*G!1cLVN!9;7s9fkf*$=Eb08
zc%iZlj_~`WX#K~T6Kcf?mGJ)*{Jny*^)VvuAdWdemJsQJ^q-TD5=%ZHlK9qf@_?ss
z`U(WLW}<+mMeV&nxpoo*0Uf7$!(rS68QO@MR%gel3m1h?AD4B{NT4sco^uSQQu@UN
zLn#Pm@^kvRo^vDQ);hz-r!r{oAB4X6rI~?}UZC=2J2SkC1~5mER(%q9X7W4?DgG+x
zpyR>yoC3&cySJ7l?7(5_8xFavOaT?I2*`a0a$ExlhG2bn;|k;T6b!-joH-a+pA8BD
z--N@o_g?`y_B-37ul1Z8Acsj*%Av_+!0?V+&-pIo`m>&sj7<Bpp7Si^IP(R=Ga#7F
z@DK)Z)Fh|`F9VwOeGK;*a;5?uO(_HG@dgev`T4jIraNrk`F&ufzI!0Y^lZPr)^olO
zIo@FeLvTIke<7#)gYC^g{lWE|-$CwF$@QOt^{v5#!g{cLNFoFE1?A3#9P^``9@mtk
zyM$TaD<P-riy<om@!)#SwT3><Jq(m<2<ZEcp^tn9!j#EX6(wfa-@4C?>S~o>|LZ>K
zBV<1Ay3a6n{lL1<$7tQ>^XMS-i3;z0c%hC0a^2@LAD$tuF>nr`9R|*IpKlsC2lVX*
zj;%w*4}5rzc-n_2$!$tBiR(PCX#|k#Jn#ANbl+6ObsqnI-9zN|B{~T&cixQYK%84N
zkn}J7{(NNXKHM<>@Gtoo?}PUG-e}vQZ`nN+Zj$nuv9_(PyUjz^tZnQ4#*^C;9nwnA
z^eG?RN{{TGfkmEyMV?RABF`G!QiQ~6oUMUHo&$c@wAV!*XR>zIcb>8b7I?e`o+t3b
z={&Z5G<GtlCyv<K4tF5aYdfnEkG^b0`1BtAl@%r)T-Zrn0Af}e&;Es-^k>b5o%H|n
zE$le*{)L?ky|8nKT-eFb3p+oR3p*L8H<oT*au#-^tX%f_qm@2v)OZTZwH$oy9BVll
z&RWhT&RR}JAC@3zE$2hLV9T|fx9_>`j-)Not+QG#X$ha(Tok!ltZOW?uPQ0Md1&~m
zok=%m=3lilmV4FUtp!&mT^rq*u_fy(Ih(V#iI!BHXSSr^ys;%2=Z9NDq_<i)=apw|
z&e&!@A#jeB+fRf<#<ncLyl>f$Wo#=zEDf>TZ7_a6cl|GOw`Ffmx-xoIY-`@Gho4A-
z?##`i<l!1IqI_oFt@b0C+ji%t?)Ygw*O<7|x&WS{a51EH7HKiik^{87UC3F{V&chs
zEjwNOJzvu`Ep1oY6HcC4Gpz(^(x8hvG*73C>|m+VP|6Y!-u}c)d;6DXMrxwlB6Ue<
zo!DkmZ=tG-F1s$buAA1$`UUG!*h^h>xq|g!-E~=mb=P#ApHqh@Ol3*vOR?Esleu+f
zU$AVtyt@3lK3X69D_H&m=?m6Xm(eV{uB+zh{CewyOV9@oV=N_M>?LhJ*imHmpl;<v
zrP4fIs)OqRf7?G+hmQ)N<YIFab%<`x#%})Eo5kL?*LW?)cHnw>*e)s99-Dd2-uwht
z5w4};gRi;ncU?2H)`#;N(sfKjZAyeU8vSh%sf(gEx(zOW&Z+(2Ym4S_OlDkXKb9q)
z%g@*mtF#|s+h^>^LX2Z3V@CmE8QV(AGdAa-1#{4X*ZrpWj<@w%b?7p@C(mOU=XCj)
z$a9F6c82||Ro{rE)DOcreR;KYO~`qj{)@lma&;(@6pd8BIP#&=?~lr}Lr1NNSjUVS
z{l@ro+lrj~@}^^NcK%v_eC*Ai`Qs_Cq*U6`)9@vMum8!mX8wK9`n(_W2-W=kcc;FR
zfA-Ms=$ecP7p?;DW|ue1<+Wu@n0b<IU9@UYY2G=5o<+J(yS$!^2^ZYoy4Ov0tjV#%
z7i3SqtNc61e2}up{>=sW*g>{^t#wwr9sBxqwuMyd@}A{^Zx4L>-M1jQa!R!2Tv?uu
zj0v{A>zI@??L{+Z+2!+hj@&(_<+HPvSEDYsZ@BRJ<dm;%h+MFwMShA`T!f}PB8%>U
z=g+`Gx^w&Btf4;z3%a{b{%tEGk~JtRD=U(1hjJr@g^`@>LEIw#bA<>K3Wt~4(W4?s
zwl&wbiqjEd501fks>bdjR%~0<lDA9pCd&BrjN9SrLHR|{_nQlbpg}93DF#gw(-7=%
z?3O`;@+VNto(q{pL+tXAIXS~iOCzaO5o@$uo&PcJ>D7(aN3uG92sc`^qv$|$q@Bct
zjb3j<kdv^!ZAC{oR~r&g0T<=(u$)!-8KB9x#)WmKm7PcP@p4I$`_SK|NZlkE8_|Eq
z$|>ZIvs*z=?p)9=tb44i945X~QchaiBdmL^tXyf1hG4Q@%m1#GHRxH$aOpqUUG=}u
z${Ng-s542eZ)gzK_pHop-Z5?=<&<_*<9<+hpU4*iL8&AqZ!jqvNckLP9#E;WG5$b-
z%ma|2o_k1HRW7Utt;{SY8iIyMUWGIdTDf^7lt}`TJZR+?kWfQHy_6VQM8YYOASH&E
zkg$e?Q&9WwE2S5a&@DZRtRGm}gSZCyW6)B%>(_L)H3{n>D<_`~m)uQ1CE|s{h`&l9
zRJ^uLSPxs7xzsLkd;;QOYj7d)<h72klC@hYu_GY1DdHoFSODUIc{_|?0u?wsxF3Dw
zlJKSW7o^9->GpY{+;htz(3j7Hw6(+H$3e-3xR1>DLGDfe0g7#l^Dna)VIAQ70E4_2
zh`{-Qz`TSU0j{lCVlhEHvsyBj5IBmrEJD-`4tuG=K1K7Wk91pXxoQI=yjm==l;9Bz
zM@eVoB^;m=JR&Osc}AEY=n$8I%Lz)~W<%dHL*M2Np1x(&_o$<9^9Dv7ean<OxeY({
zq3Q(WqDXge1x^Moi#Ys~4gP&De<sG{sW_ry*_GjwuM9ID#--?-`JSidF#f3I@cfFw
zVf<2*(>dRWm`=m^#VC?<z6&wUVVs5aLLH)EXhQMdyMU2A9M1V>sF7qwcHwZ&mm$3*
zGqOo4<M|m)X2hRI3sO2AxP*X}hk|Vz7^%bIoLLu1W`tQfXVu-?jP6;&?qLO`I3p~I
zbADKp8F>*0{Ba2UCF+7Si-OM<%qL{Uqhk4$;T2bg8RwQ5&Y6YL9L6`xg7M6PX^tK`
z)W^bYMvj`t_)Z+onZ?o^#`oc1Dnfr5&qE5;RJ&wT9WR@T=SNXI)P2_mM)>x%b5>2V
zYXc+9);Yh8n3QJ3pT{u}AqDK4-N8BABi`r|=X=DRE^(np+~^XyB&l?MZ~@{nY{OZV
z`fge3H)N@K=Ey?+cW+?iRUFQlV@i@4@s~OWA}WVXZnm7CoJ($zzU0uZGeMPs3!5s<
z#cmoch<q+{iHRJH(o8R+^uy;xl&ZamGUB|5>{56>rDh(7UxocT4h1(Yz;9cxA0EI|
z_&VAmgob`o!EY$|Dj`;SxspW(mk$)qH<*ZL5`sTW;Ug7Zt#JK*{d|R=p!laLyjJ0z
z3hz<)r3(L&!ug^x^V_NLTNQr0!XH%l!wP>^;qpCuly9HH<@@!(-%+@H&mK7LT&4af
zA#nMgJ@S+LCIBy0{IQBJH{J(dZoCivJjFj=@%hp*%X_-QI~2~FE7Jc{(XUjve7_#_
zyA^();y<bIA1VCXY=89scL?#5@?F(0lL>La6$yZkfPLP@QjkBW^vvRA;3UOWg<xJ-
zT82Mf93DsBqe>1uxSV{GIl^n?3YD`g2}%HxEcI=G^oU|r3HK_<0ZW_%m9PLEO<1Mi
zY(m^wtyB1A3UXjk?hXZ?QIG?N^!F6x0Ac#+grLt?kb4{v?^N(I1$QdQ4kiC_LZttb
z!r7{%4_1&HAP`@u;3@^rQSdTCq<>T4A1IiG&SSc<3eHq;rGo1eyowO%gP|%&P&lfM
zUiSj!4%CxOXGfTe!_>zIu9eIr5Q3g$e4dzLCRFmJfM)X5xOE;A&_%Q&Aopd+@kOIx
z2zpli3l}%XLNF`<fn<(LhNo~*npciieG+(P@+Z&;sEQkOyfz^B4CHv#1w#i2roNXT
zcZx|+34--4$1kM$8mZPBtnX@c5T}q};BTRs&C!GL)EN{4z6l4K%nknqIrckM;<A<j
zzc=DK9H!j0kShU=a+n8Ypxm7}(CwWL1uthqZiz+=xEpb^eChe{X_XIeh7h991mun`
za=f1WQt_TpdBs9-35n(F%R}tva3`D+R0jNg9A<qphtna&(Fb2+8Hm%{&#Xs2<WR)8
z5cCk60y*8zsJaZ)S02z;13BJ~1;fiAnB}_;a{8A6mx>J37xetP2XeX|db|=3dVYQ1
zC?75r87LR@{Q42(W~z23pMfxC@-+1VzjFWDpXb-~X_eC*(fxaVwV-nm20Xv&*Whh0
z`6B*D@dbbbc;mkb-Q!&r?|gW!>@ep<&##Moc!u04$0Nmj&bIXY`frbkSaM+R|6J(|
zszq%0T0N!_KwBiq{iigEo?rVkBKfJ}Pd*$IhF5r`kNP&7vGF+|-aqTWXPF5Bd^&KF
zCSor92t2=<r&Rts_<S|jH#WLHU(NA8U#`s^^*tnyuNl+ld=wsEvRejxy#{=}K3TqA
z^zsUcdYlJ*y<R^YzFyAs?09+oalp%~#q;u7iXTbmk?Kf$c{zP>IQ+Zd6D7h)c5_=t
zJtE=oaMU5fQ}hWdQbD-aN}-`GEtO}#`&QZ>(|s%LM?Uv0kxpMN>3?;r^uJ1%nMlI@
zmc8B19+K|26E({BkXzfkdusWc_>yJ+GbK_2hpQ{^NE3s^td>h#M9U3H4`pUub3-iS
zn#`@)SH`xaT%Eo-1rAV2IL~Z};=HjXg7d>IVbWV|ob$?4Hpd`i;XD&gSFvrEwmb|M
ztPJT+_04@5+fp|t-%tWd(zfL7bWei&$aZU+j43>_J><i~+bZNM{6g{VZ8Ho!NldP*
zLrzJqwq#%GNI-koml{@mpZ2I|ue%YY_q6%T64~z8zQ3}4yKWyH(5gIr`>U&2xA@Zi
zp)PBxwJo$cd7HI4749Oba2Hwe+vIEPlC15iTe9J7Bc9u_FLm3)NfTc<s-?6zN!Rwk
zTiI9Bv2~M*t?i*L)-}mj<C9j~X2w?UO}i@fE7s1?b;&n`HmAuxcWb$AgwaD{b7b2%
z1CI#ZY7P}I`l?bocoOs{)umzl2<VNKr(vu(eIF5etmu>xm6L;qq1kCaC;u=sJ7dSe
zQ@78rOWhu;NZn#xCw4|f2rU@eeB*Q0RiUpWUt?{HZI9K3aGqa>aa)&+*b|6lmBY<x
z=jeIqkWNQ?pZ8j>;hs|$68PuyGX4>G4&5uG`*qIwFW956wsE?y#rme@IOlAC-Eq!I
zjV8O!IacWx;gr)IJ?CqCv|CQ|`HYn(!5=1N3fw?CFNl^_e=B-=DDSV^?C8jX=qQQh
z#$zM)L`&x!4@vUEW%t5qCK*mL4{U&QO-f3U{h0Xl`*vi<4Y}n?qboP^p^;~#<c`d@
zTetj?TvJQlx<MoJew25P-I{*}d22@K99DdJ<e-rc<^3q7V`To?`<+rZzA$q4h=P=w
zS!X1tJOD48=mq1B$wSM9#CdGKgL4({d-IEcrQCcbz%!8Jf%8W^cDWun4}~%!dC~)?
z(6;zV2Wzh5dQ&*aPAQ=4O-26Wb~HDCw>}l^w!;O3@*(=bh9PLjVmmT3l9Ubskh8LK
zz-XNYf|N^5O-&~u1%wHZI4UbE6%rMNg@Y#M<U~@3My$co(S|Pc>bLF)JK7w=Zyg_4
zb)enHPNId}|D$6zIh;5`QU3TjfywD$^KfYF*cU)D9Bg)n1{M4Wq~$nbozlVP5s>x(
z?Iy`^u-OyJDdbP*R?r;>o5w<VgPEA-#pF)uVDoq=FQ18jCP`|uj30*bhLDK8VIZfs
z)p#P5SIE?*q)G>yCqub|Sn3*5=os@<C^wIUI!S=r%TuBJ0urRZ$||_MJQW&RL;{z%
zq+`req2VPY+#m^3VpJ&!catE!cAi$*Jn2v%^K_`7kTP6wa=dn)4iyh4<@XLn%8ZnH
zxV9i2Y@ShtyM+YpO!K2qPCgsy7n0~W)chz^IE=J^fOhb1Fzm#D8%&FRrL})I7-?LG
zRZ|)!vp;G#nDHn!++g+zMp%cS8_Y<w3EW@^%wf)^aux=Z8%#XYNx4L)#H#d4CzW${
z*h>v|qh_;7xM@2!93hbVrHd_#2$_xXDFj+g9m$gkhRF(SIf2lTJX!0cy`6cXxCG>y
z>*O@+I_%{Jdp@W#aHZ=HI4rS(z+c(15FrK2=?`vD2}GGk^!#7Au%smKb|sJYh@L0S
zJdb#rD|rHl+|vRX-MoR36dcZ(YsHex2p5c<^GFm{k{RLpu5)HvNirk*aG*&ESU2bV
zFNa7FcB+OPRjX3Q2}=O@YY$z!HZby_r1N}}Q=nZN7-6BDb0HK;X+~Hm=d22}YXc)}
zY<!}E;7uvPvs0jx2~wN_?b^VIzbiOTj)90JmJ^J{;hddHE+=?f5_!%*dPoxZ)o}5k
z1qVjR971k4jjktPxk)Bu7S5T)Ce<tc3O!`Z_FTc@7a}{UAuiiCXj_6j$R(tElyhc}
zl1k_=>a(Dz+)p6%b4MaQDM-7Fx)>5UdZe0;9`yP+OxwkzXh)CqLvr-!)2(A4>ckc1
zR~7uKf<Gt3tok+~F8{wM+-6$>Pa*_=u)+%!UZ(I$h0j#@9EJ1oo9S05yhY({3co<%
z7b$$R!mm>JR~7!>3cpL?_bPmk!hfjn=N0~v!hfUi-zofW3jc?~lQ|YqzH~y=Pks&q
z_;7_!Qv3>qAE)ry3SX-56$+P@Eu`mWmDG0&+Yz@p-y+1k$=eI&H;E93v*yg%ppQEs
zigB7x<eXs+VJ*Y?nVo#(oio15oUn?^)e|~rd{N~rOM((;=M1ja(i!0#1ve7ncl=8V
z->mQ*3cpd|w<`P&h4cM;>Ul!JXBGV=g}<Wk*A@N;h0|M!>HekgG;}|44rjt5LX>BW
z!Y3-cTH(hie4fHjP&geGn7&y-4r}T;OX24!oZd^6+obTT6~0s9FDiVWg0Ct1+X{bI
z;T$v66D34GSqdMla1KlIPf&1)qHAZARSIuY{4Rx`r|^puuANlAuIRTZ`n?K&P~nd&
z{27J6sPLaF9L?<u{7p|3P(6%RFHo+X#6aK!15~?#zn5IlW?D3d41|fCN|q(i7j!Ba
zgU6>SW<iwBQb05L=lbbXvH^0O3W6c%Wbp>33Qm#1umA*-c|9@ALIapryjC4_Dp`YT
z5>;`7j@N=>W^*RwFdM~%pi{}YkmHj~FjRnGl7D~;zQ81?1i|{gh)zo6Y{R=ZGx=xG
zk&A<w0^fuKP3DGekYm5IJy28`VmM!i!<5?vxf0MQr|V6*J8_`fI{{>P0&=`x3x?ew
znB^<X!yKm@*ARXtAU6)46P&Yx;bjoa^1TB&`4b3wx)Nsj-oRnzdtssDz@$W6@IGRu
zzPljD^sH}RP9^t4uE^EmMS@NxFG5bYb6-v+uR-oqPmLRU88NebGjRc;%CdZYIhC9O
zIb9F_x-k$x35{avtAm^_ALj}N$~6S!IwAKSXlxhq83-p=luuLcBoge;r=()ajH*g0
zxqqLM>T;Ql>r*1XF)^^4(8p*up)=4y-c|O_hZ|*wIVbv*e8Goj$nQXUq?p(aq=!RF
zh6DYoM1k0&lLFGmWUmk3-&ZB_0$-IFByZZa3LD#w4e}}n{rO^)4^Q*$F2vo6%o*Rt
ze6-jn9~Gzj@L{6Ez;lo>Z|+Ir-Ni@Yqf(DWsxvF59=M}QX=54Iw#u+4Z0%XiO|>me
z_|Qey3{l!B${e?+`c<pCn$D`M(s*01TNJgnH+Ohj84;^2*Qq2{;lq%tlY`_<(b%DH
zbTp;h^>g9ZEIQZs`hcNYO&rPwN3*8P`bgYe+#VkAc^U9|`DFRL@R2JdnsK%cZqaJs
zBNqOT5H-7#fp8pO-nRy}H}V``-oh`h^JH?w9bdeTI0Ww(-*+pbc6ST5aTlRTxEu9|
z@DzQ<iabsDeB4JW)V@d2A6o90EZ((}-nF6^h9Vat$>8NUW##kica|ymq3JAB@SM+C
z#*z2$bu<L-GyI0dx2^Qt(s9Hps)7E%N-roKKLj@)Kwb^mU&1#m$dryXZ_0g;hB*5m
zU1-Y>TntekxcIsAfr}xoTh7m=Th0*m!Her{e(++5-!^Et<RC+_DP+Iyxa3@OM`Y_9
z?0}RxChe#nu6TE-b+s6?am6c1?`Gy*eR?eW>fEh^t`u8hUrE{=9vRyn+C^8I*tSS<
zXj>SRal)ZY0&Yt@Dka7i$FOfp2$T`Rp_CR!uQ#yaIaft*$d+z9U)mSl9N8HjDYi#s
zT7kVz;M8$lc$>XFv|~beXkONpHqMz>rsAA&WiHO?S5C-FyHez(ZjR+)AEvzI&FR}_
zgp>2;*CcO0I&X2!tb&YfmEoMcMKviqrsSPkv#}snkhwi;$Kslq1*zN9B(%22X02Rs
z*=*|<v3Zewr!n^O{MlmP#=CC0t2&%fGXvK^WJ_dQ`t}esEv`x4A@XL|d@-SBM`NnY
z;WGu+wxn6p@A|^*@ZJye->do1o|%?Z6WO-$E^18P5+0d+ONn$?DJ>qGw-I?oYwo)%
zvOP1Lgx!;74vWGG<m}%@uChu7!Qtk_y?Hy(GTX$cr%(T4QFv$cDtl+-s?bhxRcUy1
z-ZA0Qyr!Dl=82u9dB^6p)ilkUI7D0(*-2iN;sN{r*!vQ|s*0=sd*6La@?Msg9l{m@
zDxg9VB7$3kEV3xdB3jGeB#=OYKxh(B6d_u)mfAKTOF*njt+jksky>l}RR!x-v<g_4
z+G?#@wdmKnRV`Zm|9&%P-n;K6gn)ocGs&GZ=ggV8v)$$0vrP7JD(~2?)`se?*6JYg
z`)1!Xx;wb4M$Z{xU3YBPTStSM-9zfIuRCV=5nFCW4_?Xp+lW`3xhcnt@HaJezZR|S
zIpRlKzUJ>WVp7jLcfyZVb5={B*|)}D==*7=QjN-N@%QkpC2o2Ne^5O`=+*PD=0UaP
zQ+}{%`t(!&%78@Np6|1s#7zg+8G`x<{J%)}Zr@8pF8ruyZwHlc`Fz&BK1Azh!XbrL
zd|9J5Q4y~+IfcqAjni*Vz@B<Om0x~&yV_Ev`3KEO!R+SC-evr~l}W*XlYM>Q(#8$Q
zbprnE>%%!tQeg3tQykv~19geztB=eq+*+6i%<t>@vCm1mweFM&jx*HPr68vd>7fn3
zyy_HW2eL18!nd3>_Wv9wxM1WB;knK|)QU-QeruK8<RsNCE&I3Q8+=F6{~L6ts;t+?
zz9pwQq2mIl{D>uvcft#ubB_o){d+xFbbin`<Y&6h%gfQ&3xgNWT^OD~jh9hM;pN1M
zHgvRnRx<X4`9YDLl#V@Ne9m`^;F`w{2D&XlS(KXcQgZl`qAld@?X#eDV!hlwTlSCn
zOZPwu_K#U4`^QWkHqkzXH74!5#y&aZ?MRIi_M?pxI#go?YYcX*jTIfLaUN?7K{$JT
zY#guM+c?haP>sv&4tD#LGbh?$?#M_s`JOt_hutY0>)I|(I;Y!q)^^ExA(+~2F?Lf4
zbXy<1B&~ng7q~e6?BwvpC!ZJgmE>Uepc7k?!xs*`aiaa4?<s5mo}?=XX78l}tQXcW
z(cbNQ>Ij@K=vbREEWF4Z=T;0$x6{tMFTS`g?pZa_e$UsT9&GUMR|6jLvjItMG@$Qz
zR|Af*C)(Tn9csX{s>aa1YGjw5>qw2C;PbH0D#xA8_uusTp7`bw*UO5(@|kyUa?Y)6
ztl?fxmu<ZN^}x1a>UF%;PEUTl)05uau6D)@6hs-jiDe$ZN8p%R-AVLo6;Xbz9Qd{B
zOU1fz*!{_NE_1LoR4NwfUlyy4p?ugF>N@8rzXO&R7l*;)I6ri{V2h}L^WoxbRpt{Y
z>Fv8rmMZg+l=-MbW%PMIkuo24sEj_(WtXO_wq0TR^F+KqKa>9KkpA2z{rS)0blls0
z$EboYcj#n2(5aBK=F;?xj7+~DV{=2`-`GzpkdqP#gd&0DZh@3s#(_M=_}s<m`Hs^g
zB}Fq|5m+5(#*OIxi%ZnG|BQ1d;~sSc=HZ@ryYG{B--~whw69xPiv3Ann!-0-+S73g
zF){Z*^YOP<53nQ^_i%h&a`RN%9`k>aaJt(rDRDww*dUZSH{I!<m6xX~yi(4e(a!mu
zJM1osdATpmxg@OG+b;i|wr=gWRcj;82bXpY*g3u+ezY$R#C}luI=u5_yPBqZ+hol3
z%l3eNQ1N@K36z33NlVf8eO$_xeNvF>i#o81WT;u5+^^psL7|o<e2mpY{q>ZL?47`<
zJd~`JEWehK{V=cwQd~NgWtsUuLw!`S3@aaIr$#eblCrk2*03BA&0@*FD~c#sj*RAz
zM#YkFOuuqeG?zus1u>%3D@UhiP)-)Eg?F&i(xXf(ypEpH#^_9*JwnyXv6>-5cVy!v
zO~+&7va(enI16j6#&*V*Jw82`l)tcQO;r_+@7kN>j}=+FA3HrGhrcYT7ZNcFlV@b+
z@tiD4=VNE&_ar(REGd^F;#=@?92;<?Qd=~QS~uTdHiz3}uVOaMOH<k9)aMa_<6hyY
z05S(hyaK#)TPgRrvMI)BUBRcqF#)+12^IW+6;RoVEnxP!%x=|!GCTpvaf)!oTW}LA
z_?jzwOq&&4CLG5|CGiS=#R{5S*+bf_;C|tlhup>Fhz%nB8>MV>Wna{01xfgA!Y-T(
zc7BOV-A*<x@HDQ$|6?s7;W-aT6?s|>#023OgIw0+sfC(1DQ5@|-M>s}vljZ@U|VKm
zi8SHx)RM<qt`VL_<Wrc^x-BmWM|Yg#7#!&jp-O59r2YYk=wFfj5)vjm`XUIgxd<6=
z0?F8e2qC2iw+Xh1x^!%ps*Mw?Ya4`Y)@HJ!13_SIhLBj>5~+<p2XjqrlVY`9Dzz~?
z8%LBkSk`6;3AG)#vN5kMkFs%<bNs%PjUnAuN*B3@TgjLzIZ!fw%VL6U_bM6l@_~{u
z0kabWrWctL30i0Bl9NnH=s8Yvm)6;nUD;J8oAv4Ji3C(pg<@*+QYJ>C5jZ6QPpRmp
z9EXs%JP>bMs_uO#0R36&JxL`usY-Y)p;H7>N!-^M1@pYzQI3F@9GZSEA$eUI&S7Nh
zW}Z!O0uG#c^HL_*RVd05$Qj}a#GBEaA*!m$1k8^IUI@JVL#LI1SDB7aQYEGkB$nX)
zi5EW9WeE~9mmsrHS4Y4q)#xz6dk#)RkXQ(6CW->iRs7_l0=q~y5aVjkYLJnk>ePIe
zRe=N>1>!AB)!h@t;$Z@k6*yG3A)DJgh%E`HWJUs!6|z^VI1`C&XK#43O(?^0;RGfS
zd7Ep};}O^R?hY=Fxoeuu?FK`Iv+00hyvJY-8OrNOaNQ!dzu50<Y@?I;2I6{1o+-k<
zsHD8M(sG`1y7$xiKw0xA;#05lw3CwlF8Cq~E9Y3wvrck^%SPWezf67IjW&x|I%#OX
zW9?6X`?9#(=g=X?6Ui!{jPz+^sJNe1j@>?oPMUm=>gtz#TB|UvfAdc3s|nNkdTd(%
zg^~CYO>54FXzzvfwRoA1ui^KdZv8N~di{PN9nHe}T~KW~A37=O-CeKeJ+Y1_VXD7G
z9nYlq!}9XUlZQ{SeAflL6<GXj;A1a|4>*QsRs*cLfek%@zY4O$jFJ&W=2l*0`ECs6
z<Wb2!G8ex?d>aMBcv@MlwzqAyl`URYunBH4G~dz*e896K*n1W)RRqORy?1P$+i;=F
z!82UQHHHgaTNy5-^l+WO4R@8;?iPB9IjuIeEx_;Aq*he332tVq9K8u{#N*Ktzr{Qh
z4oya>8mcq`;#yDvHA4Od;M@EE2^@vT4)L)9`E!7Hjle4fE*JP?fj<@au)s$JzAA9H
zz$DbAek}+*O5o7~#|k_{V2!{z0+$Q?zCc><vA&-Pd{p2Q0%^3${C5Rr;1VOABk(wZ
z!vvlq@EZaz5x7*~bpme`_#1&+1^!;(PJwR-{HMS$Uif+bG=bd&_7XTu;K>5d6*x^`
zt-!egZ<cxc8zJ5Wc{`%<#m9p4k|Ul*i2Uw?7YIIB@Z$wnMl9eTBRJ*9EYJ53mgk!x
zacZg)Un=;w1n0Av`Fz_Yyg}%^{)yiqI3H}pX~aqRl)%>nzCnokKM@?#FokCjf<H%a
zd_q@vslcH^A5NHp-}VBP(F$;7w1RpoNQb&H?S~2Z%Y*PjfwT%>d44D$TqUrD5an+q
z1pjRUe=hKDfxjh0xg7$Z68J|#lz)j3<^L)0J%RrgNLxCVr`vf#y2d0_#$hPmhd9a?
z2|P~V2?9qEf}g)V3C|Ju4MLQ!B1HLb3S21g5`k9|rdifC0$T)bAVm2e6QcYUfxi^^
z8-WiKrd!q@1pZOr3j$vvL_Kd1qMi>0{zssX*9+*Wgs3N9U@w7v1=7_g>nSD#|0x3L
zX`lEQfs+YQPldp0fwKk9BSbwH5~3VkMH7BU;P(ZtBg8}JW`UasQSNrZ?-uwwf%LIW
z{yzzPP2hV1KO{u?{|FxBbq)SJfqez`7kHe&Qw5GDMEUW8PZ3xxuwLMW0&nAeAp`S9
z2!&OeVext@A;e)>P2i*idtcv9$;;omK0I=}5RxEoFz#PNh6jsK-T4l&g%+M^+ju7Q
zX@|fU1imkjFWAgi_fGuG+(bGa$*QF&zg75tFOVP0$p1Hidn@;d<UcF$)q~9cl+<V1
z!Cyt~^~2jvT59px6J$9+Tn=jX_)DAjh^~aV=6e!i4fY`fQ$Ipn3tS^%d>k4naEid0
z0viQ33%nTTBmY@g8ic&(5_&_ammoNb<HvG5kguZ_QcWn#vgUN?PAdzkLNHv<lXwCQ
zCGev<9=74y9O`a}WcBs%{W}C}x_Gfzs@TKVD@nUZjxk8WYccc#T-R^A8zOvTr9RFh
zLlfrCeZ`@<Dx8VfUHoIrt;r*UNtb*0xG>O_R-w+r7XsfirV<yox4$po4#E4mH+cK|
zB3?{+_wfdPigEX&qDRLpr0xJ8=bd*ZbX^4ueJcy8ZQwI^FbsK&?+&Ce?em3X{SkbV
z4B~>@kaoB4Xk0+mZLF7*J$%i*wXb<sRVwM_TU?0eq?ZY}mv2^|j@380ua#goVXF4l
zclr_dKJM<AFg^z8CZCH%Kiy3bzUKgOJB@{3ABFkAqUC(xcA^63V>b?W@$JXzEekY9
zJl=z(yFU6*V0qS;FKop5uIsKZ34Glp-wnK$UVXu5){Eh1eMO%7O2K!YyCO+@`}=+H
zl_8Jq<8Lko*5~DW9DGATCto%WhPL>EgU}Y_kq?)Y3T^QXaq;1?wpYHHE<SUgY^%OC
z;4{~Uxi66KYZw>zeB1^;(%C*f?HP!BE!OS=pXo0it16IhhNr%NfNu=wtdIE&goBF3
z0IfiWn8jLgK|zrs>3B$KsltX19jp@t`?gry)kB>oX0g_jE2-0B?JH)nrsfzCy&&`L
zFCLPW+X90-xX$h|2p}!gwkO~r>zM>RMZF~&5-rL;FbE(m%IHPO1bRWvOu)M)Sg7%C
zWbQt+(>`n#WnYo)?%VTrtkk(a<0ki~mJB(3Hej5SP8+aJ8?a6ru=<8+jWu<1aRt{+
zgRbT5>KTm<(?*;zdF<r!<20N`CA6{gX3W80SqDcFYK=T$TIKxt4bw)=onBp4Rb5qZ
zPF?*4)2rvrs3{mau(W7kF?HLf)y|tSZ3f<D<~Gzel+UP}JHK{Lb$v|P^IG3tbU^vF
z#iL5v?gtokgVuVexA;13z~VMwtMEA0zcmk!2wY9X0jVtVCBX4+Q7>j){we52fKl*K
zm+9Axn#y|1P72gB;}ttH1TdPy-(HC}Ua1eks!J;u`ug}&cK{Q&jlMofDJ*3t+IYqG
zv&RPZ*?s!Q_Orjwy`TMq-u>)h5yt)O6Bnx6R11&SH*M!#W2!X@o|8kDEbZ>B)&7&S
z;XgTZElso{tJBwHaJy`5yq*r<w%q!<30{=b;XgS*daWOEc2PR~`dT%qh)2~l!LKoV
z`PO7!YaMOvoc7nuYophMS0t}Y-C)t<at%G>Zp$mQURK-BHx*_Etv;Du#t-j>uQc3r
zK1DW*Z|b@T(t?Q9RDid!-c4P;K0MtDB7cDOhAxSGcj*A~%*NU*>(28d&vMlp&+7qi
zyH}LaH*^~O69?cq7h7K&PFLI5=6$s+)+f)|*|NR0nk{R))lSQ|%6!+*Uv+A;4}Pb|
zRHXj!gFLpc#5z$Kdc}KT6+k!R8n)52-CA#7%Q5rva0E?1_QvBL$-VKg-2<#A)l9VJ
zVcRXVeJf_$LffyZ2*V>Wy==$N9&Z_b+x2DJO~1I|yE~U{j`b@cFBMw>v9)GyEziii
zM>jD~k8a9_<aLk2XL7U%{;pw87KJ(4t*?gHC9h9iWwkhcayIlSo4q6ZT3fH+AEvGL
zU2j$~)^d-1_vl?cLTGj3T257K+1)E|KKpfo_0e9-yVrE$h^4Jb`JuJ87gqMS%aY-h
zIvFiZZnn`s8-Alx*Q8zNTWhsstqYG%y*9F;PetU~|5xEd>PJXDTM@x%M4B_eoq^G?
zlyM#JiDFcDBJWbfRqUfkf?;C&wsYTxpzs>*=)Pg5{i@i`wItfk<rVbF?r~o*x!V%%
z>E4#>=%Nr@M<3;c=sLRPe_(LtA2~i}5q4*PBKwK7r+h;{dhNtpK=lo|%|$)_qt{OU
z$gxk|h#lN7CNDTo`)K7UXPxj9@H!*M=k~$Q?s*@dl>G$oMQO(zQ5)Kkb;P~LmSg+&
zZ#dtjEnT|vFRS(vC+X+SV6o>GvIzft!`?sD@n<|qU(toLPuX+M@!<yNTx{Ilf9kNp
zZGE=V*Y(La!CCaV|49zt!HwHz6=3Xq)@2wm-+>wLw5!Iy5Al$CC~B|Kx8Und%)I3k
zW!@5r2GX%}dm8s`k2{Xe$$`xSEF<hP*`+-->5A@--G$q-rzSNasdjQtP1?~NE~k-x
zD%G*mGH=Pu;ZE(}g=NLRtYc_dF%CPmt1`<Se;W3P?|vk$D7rfRkIKx<&&dx&jtJO&
zu|n`rMBC(D!FO<865BU#IPiA`{`fb6pUj+41KOVW;PqH4ai8{6T;>g|f?lM**00~+
zQNu7CvP*keM)nS1Qx!$|kRG0q{SdGQQe5T@r)K8!U1KH4+Jp4SXeLYYL%BGR9u>`E
z$@dgRzk%4JqdBCVilTA%(WgaoS(No@@6oVe;QP*HB!~qA@t-RkeHojTO`QABCDV2E
z*t{;ppC?YshOync6MskH%<ok|JcM!5ext|f6HvJl1aOSY&Lsy|sP-B?u4^|Edf?l=
z-s*i^PgO@P3EY%@e0r1&e<Ln?vco816i9<Gy0I<UVHBbI6*r0?I#SJHKXm$21jq6%
zPRmS%pe1C7d|0;rB$zoSg_4qzl9R$okx)ufT5s^0!0BtH(jDE`HtHE#+Q-k@!}-az
zvbu75t!3kbvo)e*U~!QZfQyaB>Whv&qsR)Tgw9B|Q*9_t`McO%?R=-Z)6;j1O|c-{
z1X(sJ!yd7IJINRJrP<l&lKwUeZEf|9mi?pVHX-HnN~N0#w%x1J-4{&ITqSTXZlDO@
zN9II=)|tBGBvaC>(yg;8<B;>Ns6tW&KjL{fP&EPlMMD|)ZoH6UZ&Vzh6MSswOz`}m
ztMZ6gMPD3H%_Y#aO>)(Cr>nL}tc_NbILn<&nb5Vxgh&vENNs1cHs*pg?j)LDyY<<o
zntXKkbWl~GfeejU&^`j{TIl#iq_E99LE`ug0E3(*t_ofhC&rbkhs24u#B`xgiWB3y
z>SN->_`cW^K;)>Pxg!a0z-qym5!|d64&$w8G#LodaR$Vk4X~O?Ap^(pX+@q&z^%k}
zyhjrW{1`m)5+-(<!yQ!TKbt^{v>0>zP-G0DYJ-Y-GHA^ca74*K$P??BXCsx6<~3j@
zNIWU;rmO<<*|L<0=WsxKn}GA8V^#qoK^m%1%uFQKMPU;M5!VX=I|0t-rA$mi+o|IZ
zz!6h)Gj!nRnb~?pXM*R~F;A+<OmtEGIEx_h+>PL7<>+u3;dC4lqZp~E#45v~W6lk!
zgo!n!frAvBGrm=NUm>E%6js5|mILaq)=uMm08<0w{{-GFP-%8Rr1l~4uxRlCS6Y0)
zl@=dxrNsxl01JRFmz5SDaHYiuTxszES6Y0)l@=dxrNswaY4HJ9T71Bj79Vh>#Rptz
z@c~~Y_1{1U{3gLS3x22ITLphW@EwBxLGTv^e?{=O1^<`ecpFpo2MKZhEWz^x?<;se
z!Iicj+M~4nz<-+LkC%KJ7_z;y1<n)tZ5&s;KW!m|i1IEO=Mq93+Lz%zwVx<8K;Ye*
zdND>eYF;MY%ii!%9?BU%#M)1IV5qf(Yi$$Hm~L6$mouxDpameQRxbvmKjk$7ITpls
z3H*mZ`nDyVawx*H1X7!b_*DY$7RWg#oxVm1yJKJp%LFbI*evi?f!hUAW0?G7&{o3f
z0xuW1QQ-Xo(aeNUnt;U-G>3PpSRh|VwTXD0u`HUS0wE>v?)vUWyYb_+Rq$#PW#Jas
z5pAOJ9n>cJCiwV6#v4us!QGs{;yP(@6Qsac;p6&XScL1ty@E~EXClvC{CX@TbR`x{
z+N(|UBk&omffzFqbvWGhZ2})P3cP{Wnw$K041QlXK?->Lo0{qNOd7A%t4(xScE_}d
zc7c!c&hfzIr2^m2uET+$jfI!MXYL5N1*t&3J8)pV%-0lbh7G<+264e{NV~gtI#f8$
zHG}Kod(6Xk6W-IQS>g>|ZIdPWdL6JI?P=lULIq}sw=&>+aJc(>I{4T>*5}qX@oM2r
z0U!Qb1+Ny)d@z}Dc5BV>{^K5(Ch(otsy00a?)E(gJ~JO?9kRV%?Ui@HXZpdrH3M<4
z_R1bt``Xi93HQ+cuQ@KPhk<ZVapET4`_f(+Qd%-h>$&V(d!+}~6hcgUrGO*WslD=F
ztG$xFpV})~9_^JB>s_^=bVO~IMD3MSE6a6BQk$h90nbnHuZ$bAH5~b5!A<CJXtUJL
zt5utL?!SNJeS1cZ`8e*VXXMZB;kaZ-f`{Wd^`(3J2536|nOq!?C@wx6>Mf?No$4)6
z9hlaZFu$<i*s%rs^@Td776H-ppn(JVFX|A}4n|$5j=p&hcAfDio>|ktb{2L_=|bs#
zOmlk+o~DLuzlyt5MyA0tC~R97H8fVwJ-v2%eP#V3i}M0v)tuVt<qNCp8*1z3;r&Q$
zdSq4OA#Wd;n8n@b{nJ$WYO1%yZwBJx_#16q5Tfsqs`5rw&#YW9r?CNAHrmnJGk!%E
zH*7I-y_;Iz&{$tPZ&oaGlFC$DLzg#HH!heT%h_!!Y7Aeb9k`WGUr;-zv36dJ{)8h6
zJh~BArZzNI!5?lc|2f-p%E#?RGis`5ToB_pdJ%o##!GZt1Z(Pew;piR2N?ZZ;81I~
zxaQ#?YPZDp_nwcJfB>W5?`{9(fN@0_QF4j7HGaburI^%G@TH_pLY%1XlKu!}c`<dD
z^j*N>>MmB4j)v*L_&KH95*0VZw`(`VDp&a|*4ivlaYOuDAKef~<9mhQr}qkvCJNnL
z+AiEH{6Df+c+oE|+w6xQ;NBG*E0XPgN{gbp!rokT4_~Dy;g0&$ml^a0fxi)ygj>0d
zC1oFC?jj$yZ}V9<&4jcDt}6r14NAuC1cMXb>D?um-#-c$l0LXqtsZ%Oa(Gd<-%PYq
z=tB~I<E(ePXNZf`e|8Tf!$s<1agjP|gM;SytlzOU2X;4WUufL1o4IJvC604UxanG#
zTEMLD53O7-`n1bMm+<)^7+pIBnVIk-yHL4MwBZ&osSv*M0?q<D?z5ewEDWk`mtz>@
zDm%n-VOMVs=qlrDv<X@+OiANDhR(7_yX3;Gf^y;0^yb1tiOyRv7njql>IOKL%jn9>
zu7YH9RoP>6y74n%lOl?gcU(^XBf!<?kV=%e9SDC%^CxNeK}I_nJ&y>XAC8WSLHPyE
z1h#f~)}_mwD}3L#hi5Gwmvw0oNHi}iB{W~;0MQ2i#!#PWtqc@n*A9mOG=*zNe{#4q
zO2|e-{%O7{0MnlWAfMqEfm|FAcoDeg6DR^dA^EL|*CnY`>wH#fTayS{XR>z40plk*
zyY)$4Qzt-l$bANV*2T^?I+5Lo;YSD0Xe(*V5d&=gLiMH4kItCEr9@K7M<9LTN$;yP
z{OF7seHyO{<g{`t(w3+RE*j`oB+czPB>mud4oNkhL!zxbha~UAb4V)}AjUaJq*ab~
z4x&XAnEt<`_q;ZYz-cVTgZLQ&mCykA-ULwT<ik?r&wUDL_yLx9Kf#9zev;r+iJ+i`
z&uT($^hY>N;B9OV*6bESe1*J=5cQQ1;?Txm?FeGbT2j19w1IE3`kEt2-@V-zgyG?Z
z!k!;`LCjX334Qv#z&{F9V+^_)bA0sPL^>9nY9Z#zOMjaAXtBx%L=k1C%^NGnlpjmE
z0j4+be%MyP6eI{P$k$Op2tUH23A~-Ez;k;AA-gbv`g#*40bW5!DJH2Sf{;1*YI|g2
zRSGLc%)Xeg5`1-f@febVCnI+A*%<p<+yvnsD|{ShhM!_=-7CmceJ1kU#eWMvz1~!@
zSlTNHc^G`=1GMJUah<2W$HBMK%^+!Se=D$*=|0IDy#1Yp>x-t9-ryC4Y{wNe-pd61
zY8<%aV<86%kn_&*XipGw1o+Gqi6K{kPog_;U=7XJ6qqrCZ<0Y=a2wL@X8!<ue2?%3
zZ-1wtac_8;fIo)AUEkNRh~H_0?>W%i{VmS4tj(aYzZgmt*pJ;f-1Yqxd_#10Lc9l<
zyS_YJFf7mda)pz)S76c$e2_J?3SNQ9iQqHy!SQBbeO`gdc<`O4auXwOe}4?Vp<rSA
zkW_*7dHJ44rkP)}uF2;Wto#dnq_aNWeHn;*1uOq?)rU(!1@d{#f^%@=GxZTN5QYbp
z6qjg8iH`RvSvjubcEMNjZrdqYnLe*_E`AjZtgoIUoA}LNU}&;!V14C0{%~-yR2q`z
zm|Ho6JO8;k_+?z<P&AZ^<22|eHmcE2h}@T+-+KGg*~pF44s0h&bAo-_1%L4*D`n_B
z`(KFTFxUyJ7cjUy{HjV;+WirYet$N>%JHKQn_xxFQK#K-r(osFWjEX@SUJdc!>${)
zwi~Wc5|0se^Jdo0DxXkSKeuvDOcL>5Cs=s`k52s~?yv|}^n>$&KKb$;#c}qwb>!vf
zM}QHwj`Y*%=HBHhyNz5W&H_P+<qxG%T{xP~I8n|LP1rgznz(hO=1(*$&Jf9q-a0bF
z2x9)I1ToBX?If9jF@ccgUA>cJhDd2X)>4`bk;*iy%^@=qKXAKbFnlnZ%^{5p=7Q1D
zf-X~g&o5}$Sn)f2c;*(6tz<FH7*+Hafj?9BOBPe&voaty`0-3Thq9QUbEA^Q_=CZV
ze^)pM(wN+sG^Uo)n2RWl$?kwO#*YSl8Kg0KF>7gzzNvIT8uJLHF@rLdIOdx%aZIWf
z$IRE_m{cu}xe((Z*XH36$9#rslkeUp@F%Pjq7THx)tV^D;)1nLbBSYE1;sIA`t|z*
zlKdf_>=MU}&FEUi;h;buE{_?Pk+&0!6*yqi$E|%}tCo@bFz`zit*)VQvTWiL?ZOND
z#~_CnA#pnr{B6rG4H14`iLj=~^N0}o;W!X64SV4h(@glHifIbaP>5!tglx1|Ov4Xc
z5YrIQEhfY?1nzkTiohX+7>1yArmkdiyppq9SHetuK*B;l3scKfVm+^^JVb{_O!FBo
z0=Cgf;ny*@nC2bezEly@5J?p=&A(Jyi)pUMf<#V-#5Aou!sA<1L_ET~MK{rdC%Q>9
zqMM9XqMPu6if&T&S9C+!D#ZcS0+qM`xDqSiJL88KL5dwdCIoIoH%E{k^!|jP4-@=k
z!Os$Wis1i`5H~U7@w-m&MuE4netgf{LfEDV=Mr%4ON7JwAA=HZ;2JO=6wMvqeGwQQ
zenk9giE!BKFPaF4>&zRxBAme;6yaQe@54uWD+6AP!+n|+;OmG8hqCY|-36uYu~Hvb
z3d56FzwQ;}(`4&RKzH$ffv+PXoPUE4O>7nFJoWKA_o`N0t^2zQd`a$xNExq4V*{=)
zUQOQM72)JTL^9sX1pI0oxa4DDI{1vpfDax9enP(vhnue+eCCS8kgGtxJ8-x~ILpB|
zNoOa-+km;7{b%rXM1*rA8uvy*O&WR3Q{UAYxO2EqAZ5Iwij|p`bvN=j|Luuz#z6$p
z5fM(4OQg}B2<IyBbwq@76Zp)0aJ(5f&R!ADo#5+;2qz8iAwyA~{Y4QKSf6)XMuX4H
zuUXgR^NMiJ2OsII4@*`B;$9KXOjmulRAPKy5zZ1<eXNIpa8OC<@%tyi8B(nI_iY<<
zBhHD?X&cii!ND?c@Wy_RS`a$gw`bSGXB$(9CLJ~jj`B%Uj;+_~%Nvxwdqdy8bL*-W
z%z;3Tg14cT$m3?#W8oB+T74U>uYzsNH$S86*Ab&f9zGEcC#h3}(<#E~6yf|=yMEOo
z9CgRmBAoJ05ssy;ZD1SoG=2yiP7%(5dvoI}$6h_Z@}q2kQCps0{dXe6EBsklS6hWL
z!4K_J>hng^)*w!l+@vQsgiTL$2%Gi|@+V4eq9VEZyPcZVw|~rpM!Sb)rZSn)?qQ>N
zmO^r~Tf2wtpnc7^l_Y2H)--%Rf6J$R$9g0=6_n)c)vD&ROLAaUBa$3#Rr6mY$x&-s
zOLFwRr2~?jhh37K`j{jqMN4wNsU<lnT9UI63r#N3!y?H!@Jp2M;3n{wtP|oT*{&pq
z4j0{qHLOAmYhFQ;zsEg>HN5UBNRAuUWaRAtp-B;qVNFKvL%{iMCMkZA+T){Lc(wC$
zO7cZW+>Qi);_`dL!LzqvC;qDhIs6Qx?QNKHF9V<m9OAE(py$A^5e`RddmMi7i`nB4
zG4?q3fjx!$TEiaaX3&9kNYL}&V2@M5LBkhS%618F#^@04OQ_RPdmMhKqwr@kA-?b$
zJDghLxWCc<gRnv1zJ)s!Z0}RJ<93wRDcs?bcZE_{+MUF}^5c3ekng|EKIb_Of+u)|
zJAcA@b>E+T!ha^9yZC>=r(ZfWgGqbsb8LLsHXp&=r>^tVmju35ZU#wvg;^WG*Ad~)
zO^`_NYVroJaHl7PC*!?Lz^}&P7TVN;kIycSM|;AZMc^|Z|JxJptN>p}ggY;TkM}EY
z@CvgYLF3-=G68=KhkF=)4&lx_ZSZ-87(a$^XDj&F-}Zz%)sTdAM7VP;_>8clJ>kxe
zz}FGs&VArB^TF|EVEta<&J*D4h;XMrUP1UW$^N2<3armNE|uUj^J~^M`MkoNMc_02
z#gbKlxL3GCM|q|`Tv9PUuW)Cbt3KAlKnVMsp(Xnx-5EN#xTvGjorM%lcS?7REzTFv
zKBpSf6TiIQ{`3+xVLEcKKrT<f)2tOPoC|1`3#Wa~k6k!#fVa4CN_Xx~z%vu%&JJ$$
zyAtxVtQQmT6zd-eI2L@o@pwF^Dsw%<LeFR267ut{V_Y~df9l(iREX#>NO!aX*H=ui
zGpDkles4d*l_t^tYE&OPvtUZ~-1*Z+oilXgkP(MNprhucQ<l>y%lUH2a%SOe!)H|@
zwhzoRP^X`>s`43?4KeL+eSg+soHsgm@H4L4Ajf$U4@mtR?NFQI=sDQmXNGx4ZpR8|
z7P=5%6nxkY+(Gz+YZpIAPhe%^%&D6<tAG(UJP;3Ofd$~r8iy#F%{WnrlXJh@%~{T4
z32x3bfBgHfuTP4VD?*%2N{B;D+1vcePVLfnKrVU@sm-(6-iDb<r1PHI@h_LAItqVA
z?eWL#A*En{%}y<3*&&00ta6-HPF7xS;%9M>IZl($d0lS+`2EeP*atnmcS>LXImzAp
zD~8uBtFex3Iwxgi<eCANwZgY585_`9y@#Lg@3Zy%B&36YA;2WSAYd3U0GLwb!**|0
zp9jwO^?3-~51voX2sQ#7yCZU~b4_?<>WbRYS2cxOYDfF7+78&%J=~nyVy{ci9y8*%
z*j6B^rMER^#I`(cUB?a4LM`)MSg@skLT-R1w-|o^dYTZ~Tdq3Qzhi6Owh>#Mu_;L-
zj<oCzeY0neUfmS1hBn>T-ND9YPV+rG?G|fG%KE&~*1D7?YuyAK-^1}plhu+`WMM17
zvYyG!-`bhB`7Nc6MAvYq(+8P(-{h}6-(8G0A!68vYq)hb_R_FnkhE^5eXCD<hg+>I
zlAf>wp<rOh(}nk8cd=0a+)2mv$qx8}cK;!26STUE-#qc=+(%EoY5ef<!yEItrx><D
zi#opIWXJyAT^DxAS(N=a|GM<1b2(q`$39p)ExGvp!knUMCAat4di34ldS@DTB|GAT
zPq`}@%cF)0Zc27eV9ChePqcT~PxZ&(!wcQDU7TPx%%yB+ZI_%Ef~nmWWBa2(xAnnG
z()uTdF9}?nel~xoekS{;1ApdBu3Jz)qk7tCczCR)o5;}%=FMn?$Iphn%7FB}#CO@o
z`(F>dvA11baaZ7c!U3RjBDO+vw%c8>5t?IX1)_bUf&3`9LmQGG$?w&xC?ETw`P6=B
zCl;rsq@<+6Po3jD>+B2!B7vNgNFWr!*!^U2Ni-)XGY<u)b#;#Dk(rs3lcRPxD^#BB
z9>VG5UV4ZHZlB>^%3nk#@WX-=`W>2`cvEpdH!b_bV6RvimZq5PByBL|+SlyljBI{W
znu;T7zS`I9l#J~AfngRC_BH!jX8tnNvJzyyui5wE{E<cPP?R$lG+Oo#e9<hHeU&8c
zPuA>9kMb7(Z$*IYui2NCO#*)isvXLjeR*9-7(@cMC~Nk0>rTQ5MZgYZ&Awg*B+xyU
z-lS}WFFk{l3p52hD}33xr2L4Kug^m@D|}tMk@6=^Q9M0WJ=`}%ZB({W8b`;pdV95N
zP%*1mMvClRw#t{0!za$oq#3)h)xK!X{pi!L6>&se^~{-Y1GvT)&E<$Z2Wo7ev$ej=
zJPurP1Dyq0_F7+lPvU#P6nO*@Z&^EVyoe)Z8=^FP*iL<diHDK>JQ5~5jZ5_<7a{#M
zAnCLYQlTH>j#{D>=priS^6>1NHrMz4tV@cJ`-SovsJ2ZjKx?sW+GEO(I-Bm@Htk3>
z8}?`f?#o7XRT<G>FR);nnY!d8QxXq}DqTv)I(xD!yTW7#k<i&^6Exz01eD+t9H?j-
zA)5m-QY!F^pC+9n6zdoySc>A+s7mP`uBb5_B}fQuilLnlr=4YJr^acg8yYjE>=;Ai
zrO!3xx2E8XOueeI82iy)O=pTF<AI-HxiJ0KRFq?iWp&I?`kKyEV!89dvm1xsIveGf
zdJ~6^x#5_mGnH6wI(YQRoFyZ}b7G^cyO%P-igZk)E=6V{SJlW8OeNNMIr7;{F#mcf
z6N%X`g7OxQpmo+Y{)yN4nNH-$6bhzyB$6s*BR&!b)))Z`p#D24s8E4l%XR(~SAKju
zJ3~aB=Sq>-^^ZkuNRH|ku`l`$fGCYm;3$0Z@F|w>x?r~gi?>r>2HZ9iA8-uOjE2fa
zVna{hy)hGScvdEtTzGEfMV9ZzU{2mg=xTUw?L5o3Q80EsqeIeh7)#PyB}D1PQ6Kh8
z$&A=GqylLK#Zm0#h%;ro?ICjxo;_riv4_lUWe*uSP<zPeUhE;mrIwR)Li&m6!_s$8
zNFR$XCwnODeR`=H4Rt5<;TH54j3edfFAMyZPvhSfxKSXVfaLqRz+VcyQOf;^5JEP7
z6s8>g9l>!aD4g@je2zBrc|j6a#+Ja375qfWSFg6npCGvMlL@?B@EO8CUvOn~iTuk1
zze4g?3cf~gKH+)(p9ua7!G9(A!-795_#Xv-Uhp>r|EJ&|3y!<I>Q5RW>dzFsQ1BxK
zKVI+?1wTXZiGoiTyj~zT1LHU?CB(bm)dIOW80o78|DnL!1^!0hHi19oe56>`&j=v|
z<ck~Ic`P9g%i{K8{2A5GYbDu&IDBoXDqtW?Fg!S)S~Q2=mFRDHCUoaffyR~S+k$^8
z@J2$2VJRDNyA<`(pJqOmyXpxbil|=m2G41D4DgF)k9xLi2GBeeDD-oakHT-A!RU`S
z^!4za2YDzTM&3{ig1f#Z@X-;GH+V(bZ(ylD<1Q!##sZSeab~z5W9xp*nySx4p1b%f
zSX$^xESPk;hwpXpp^2?RormwA;Nx@08@&B}50}n}Hu${#Jst~&7nC>fO~75;##=<}
zvF>8N8fgq!EKCF+?&#`LZBJ#P5`0Dkjmtp=zG(7t$F$Ga6zpLKzDWjg!EH#p+xIB=
zdbhD&y#0MM2jlE6D0M#OsqbC90nr7rH+V(!gV2d2j30*(L#_h*u^WfG`0@GLW>|B?
z<2^{a$FBx_EYJG*62?H>>r!++_&TDpa5ebMd~m!OSf5vAVFUQiQ@M%Jb3ongdmnsd
zps{`JsVoe^1#RZntZSZ^k4txb6ToNsi>0jsaj(k4R9Aht^kRH`yt?a~=c<qOFc1zJ
zynh}=hYszyN6}q9)M;Y&s69FJoqM%?f%a-Uyc!Ex`>C;zV!fyqkdC-F+dBz3?klca
z2{jZ_6Y#E9PZ!Rs{b&zPr|u+G;SPB?G!~R5^1;?vC>~}ESogk7+d<fv?YP*+Y)VI=
zyj*QGQ9ftxf;oGA<@}5ms3S)YJ1hzdoR&_7g-(TqPKAa4YU5KF<iXdoR#^DJ?le4&
z8=msxivERm$iG*9Mq?eXr%zEk@Y5V5z$o~TOHV;IVhgNg#$W6Ng@wo|AVyQ@94t{u
zA$6NuNg?&o1SN$OmhxDdrWvoGk1MaBX-4tj*Gdr~P1~0KUfY%`UZs`*m4=>u29VjM
zmXM~^6889%T0&alryjRj0-n6@+1j@B?O&|fJhJABn&2f1yQi%wI5O?}_q+Mm<o<9-
z&Gn)C(zDlIpOm>aYh}(gz7>I$kyYudGuEWHST*71^p>)kWW-H1Nr<=Bgb-V`LB!cb
z>CF-FMAnV1NnH_H_r03m)nu->23R{&|C+fzx-xZxv%<G7xh7>r(0Vv8+_Eh%W&M+R
zR4K5U?G?$uORN)>mr`rJeJvFfNKXR2&=NiuJp}py>kVDrMGu1Rn0ked{ok&At}LzP
zva*a3&I+d`ur8^>hkm3svlXd^TUrrom8({^!rQtaJ|D3a=4?$}7Y!$kEif%3&3$%g
z_u}khaQ3DeyV*bbZ)zM0t)o@HS(@WuT4ZYE*-fhqjc2x`<%Z_&yZ6kx-&f(xTWeCF
zN)j#dsotA<&AClmSl*8x={&b-kJYtS(cHZ@G@jeEhcw-5s0+7TQI<0z(DGnK0Ot%e
z+Z$3^qU*-?jIOYDeDG@ODrcQjm~(A@*~A^$SR;Y!an2uNonRfYl~#|$R+^PkXuaHO
z=JgzXww0n)T!vPBt;dm8$_8h3z=}dqCE9$~&H^iSjk7MYK3b955?Oy%MWp2l9NTb2
ziz3ZgEj}E9<_vIWG+R4rUd@Xuw)p1zEc{a(j(-HkO1Fi`KGa%1f?CTK2TBc4Yq{HY
ztF`#FR!dG{UO}I1Xtvn>yB)vjjNdqcKtu52$JU>Glm44|X;FweE#V$c=!n^ly`)?4
zF>B<w;8@>L|7ywpeg5x)b#oV<JTdsFCiZTN*egyv>0=b1+Z)Au#EFjoobMIp6wV1(
zJ9jQE8y=20k6CA|b&}Run)x?N(~kD_`}kGIe@q(q?mHs0S6%o*XC`!J^2d$R?K@{^
z(fI>^5gs#qc5?XMrGX{ECH+rwFj78iF^B8Gv@hG=m$98+D0t*+bMOz)gaqZ4oJb@Z
z$b{}nejvXW^iKj)@)3^C$<J{@S%DA~S-K|`MN*5pcTdVx;6IFyeiyOhKPsAuB6lwB
ziUBGFb5hySsY%B<{w~p|%9+{K$uC4zN9E-OBHaRZE+*c#*Wvq-JZKNKHp_uOX!&c|
z1b%aJLL1QR#Ai`ln}tT>ZfzEp7HyVSP&iSW<xx<k<A`gsYy-xRu1VAJ>-K`l*ge*=
zq0Pd_@()4Q+APDPnJjsaA}D2+Q=?fd`MjctnfZul4rw_knjEu79~sSM(c?(0oPo74
zDm~*nK<Fe?X~B$6kMh0Y1%;z8qqDM!zpHR)ri{+(LYyBvl?u%0ZrzFZP&o5@6%dCH
zZBc+ZEj@#T(=-7br)B4o@V_J|^_SDSc2gV}DG<ofQ`PZf63(3m*U7p~$787^FA%rK
zV>9zOD3_5oM`+_TZ8c~ym6q|EW;9yH=l5i>O=Lm;%ja13g!C+)UZFKWbMuMrpR45F
zEFgh1K0NE<Wq~XFS32KTyINK`x7!`mP{DT_^&v9@l?+9Vhhu-sE*K4KI+_hlmA6!a
zeei0kkO@M4f)X5%`PUG-FAtyynsFjQ>r57bR*5M|WfPV$L1#~PWmlOjb7Hi?WJ6h@
zg;$FT@%)L*r-TvtH!WpiD*9tv=Mb<-iY~>JEJvSqimTqZk^{dR>-@7#K3aXcDgGuB
zdvF-d3#PfmbWBGMCWq-)R1V{JTscfvpqV<Jhm<M9ba%8^$Ni8pIZP)GFPDq-?(W#A
zoDwI-^*TnziJN1b<Ko0yW5lU(;w>@ac_6aem<fVqs!xnBMr$#)tCljc7>ABI1K=en
zM62O*o1iZa9S_k&f)iBoEP}+&Re*OP4h;QBLVf-z1lnOJV~!yi2-yT3FGmXJBw!QB
zK*(XWt*HcTj*fLxrV^ClATMEJTeu`S#kO@e0q0f6JTLm+yp#z}osN%04d5l<tm$~9
zCK4ppJ`)V=A(V1VM^Wd7rR*vfmyWrF6xpmLy`tDjMK--fEvB=I&hD}yI%Yo=nTZKF
zz)q0ZBEF~aG#HICLci)6W6m+DgqswVabMIxDq&(xlm(K4+%aqeLoN=|(2g5oOU!kp
z#T3Wd+S@h7tqGHQ@HAl}MiVBjl_reS7m6#9^i%LI5IE8r3-MQ|m5Phm$F*ZhF1V&K
zB)HG~g%CsWvcMY!{)rHeh0m(3asnq2a#sFoXMLv&ewN@Bf>#N?K=4I^Un%%<!IhQ@
z>RT`P&62-K@Vf;6wcrm4zFqLA1%FQP*92EuD`?+`f`2Ue$y{zYUn(K;^9AoI_yEBN
z3Vw><rwTqv@Tr2&6nufeMMA$y@U;Se%JIj1|BNuDEp3$Rz<C#P+j%WSuAXQJa*RyW
zy#Bhc615n>gYz6FZIl~%CS00I%LJML-;pz`mS8!8q?B;30;Cp6i@?nS9})PXKuW2}
z*HhpSfmDtneY(JAfj0=GFEr*qBJj@wQ!u!scNbVBaHPO<1#S^|zrg1Nz9TS<zObGy
zgcOi@La7HgD4K!0Q#_Dw9*LfS6@oikJZuCHCG0F~PDe<Ixx2nyD8v_VZ-5XRH{^IY
z60bNN(T4dtMD0h$i^WpKNV)4<3cikL!|cYTc8|ND)Hqh^<2qsZ2?oHulFeA0i9C1l
z2o@CI)=V(zauD2n>EOfF-YV32__~5`u)Cm?@b>p~41QZ$A71T{$yg)2puK@lC--UI
z!bDE=G6BCD2Zk&bhC>aD^Uf;U(}tM{z5?Mh{l-(Fl{U;b!8ZwXZ`cNcyM4a}-@RsV
zUCfVp_%7?JolUq{RPs5*?tXkDA70mS0`>zpC>7Yg-8kIm&4Nk_$KD(G_TsK@B=}gK
z^+6#=1>#;Um(#(A|5l*~PU^0&225t0p*yMq>+@>4Tm-)JB;O6Z{oMsVbEj@kdu2EH
zOh0(nW+3j>UU|pWKHe)B$mi8w@j;Vh2k0CZ<}(lu8eCeU{b%SnwjVC2+OdX?hm@8o
zhT`HOgLQ#@dsE-qPo1Vyd*uu3O?@UND1Mc_{pn&gVLGC}jc+C3X`U^|ldRPV`N_&9
zS)7z?{WOl?>6B&tDgn>59!kJN){_Z%iuKn7JYv0@fTt=GNJFCb3a@e#9ILApw*aGd
zik0ARgZMD;vxpCu;vv^wDVb6}b8yKa*bDcttFO$gtg4FXvdrA8`ikzbW$mx=w9Dbf
zsFBAVdi@nMF`Wu5oeC^pE(MkvJkEXAbj0?7$$Spn`g!cU8FMgL)`%0Po!wB~L9Lg)
zn@o>9VOr(<`3=)X&7EFdRaIS8a86zQ1=FkN&8R6DI<T~8VDU8k44zgyZ^pD4c)6L|
zP}@*Gqi*i}+Jm|QuDKD22FrK-of<504VJ}tQ0f=|L#x3On}q#+Y?#+%x7&14PjP0>
zse^%?-|sI&F9M8$+wA}?s)D;*+AL5Nf!B?2Z_raBj1%=%QXaHzF@g5=@uxfiOl+Th
zeUhwHqondbN=ZebN)P2ZrH7KL+Mo!(u_4LN=$hK*mmT!Kb{>qS=gp|*`+|incyH|y
z=x4q4ixrzwtWh;r)>s$y3Vkg-eQmGg)U|0Vqu1CglUFCLNoh`kB0vyvSxo?OQ;i?-
z)*6TOS|7Yf1Zv7^EMVD1N$_)leLHvF_EKs~xH+`S`eCTWUlVNUtyC-et2kf<1TPka
z3%}rg%Lm^VR7TPKe#>qNRD@biLk+_e-D-A(Lzl%!wveB7Y7Sj8X!!;A))_*bqfqCv
zSgZC{XE4@IU2_O^ns)hG^!YU&K%G~j&Ic0e)Ev63X=l7n-Ou*xd<b>=Yt87fou9qV
zU}dOf<Uy`;H0oS-kn6k>bv|&A>wE}x`ez^H@tltF-0wOAdtFOh^P^Gcw^3(&&FgvB
zYsRc4@0$0=)_gE_9qDpG)OiK!d^n*__myVq^vA9vU6Sq8tzeycwa4px0Ck2gaJN%)
zB(`(^>h#aR^?s1+9Em!=eUR&1hB_a<psXm=y#M`oWF+-C?PH8**ezv6Hq^w*dWNCY
zH1%(x4c40Ug7kHv714D`W!BE`zZh!S8an!^BWwEh2+AEo*BruZ>e;f^>AR#Ovl&0L
znN6SM2!FHP5~_grpdNN}sHH4v+75acimbM-4>uP<-7we^QZ+_&++0vGAF6aoLxS*C
zB=_TWA$4aq_fDv7xo~rS`ZglJ)$AAkkmXC@)GZHL=Dx4%i!}SCB>3ftV9r!skyNTj
z>!&*-*I8@ve5$ZolA-XI46jGY&1oC#RVf(F6pZGIS2A2GV)!<X|Hp7K;2(jp@0TjM
zPZhBi$7fv@f~L@~X4#v>^U*I}vvLMFzCa|HOvguBMXc|4;P9w1c*z|VMmg-{iAAA7
zKM%iaIri`gPGHIWlFgT;G~JcmH|N3!>x;5Vrhc@-V1s`3<;2ct{%A$k<Nx;_do=Z>
z@DG+cKV9;**TUg&cjp=VjJKV@`s=g4#cms>aMsk9ocd*x43&eCy{KTGQ=d0G>sw`K
zgc|Cy9uNJpi4}(H21aH*QWQGrqmw=^+}68G_~j+TqsievEeTv2ytMyGKgKjdKZJ96
zV83M!M1L*zvZ)o=zKa*!m;&3M?6g33P81q!`SiXNbnJ1|UhAHd>)1U4Nlsu$Zt38Z
z$QglfULZNQ@{5`*sEkaDoN*-D|I;O1p+@(NUFZbL0?CowQk@ZU>Ps}55=qGf2R3L)
zj&xfVxh`@>ULbT#PPguvnSqp;hTVAl+>{>zhg8EZHa7?KLx7+3OyGxcCo}==-rE~D
zU$pH%*}(#RM*%;}Q_1enc2UtYz+GB)&)Yd&o&aeo4pFmv0i*|kHjw1fv-^vknNLx{
zO3<~U-CynOTo%4VQIw|LOLlf13%{*MqH6cDo!ym0dWVSX+Pz|D=d<(}QlV@HZMwhN
zS-Jc{Gm9iToqE;I$|m7|6#*Qt+Id|_ctR1-(O2zm-ASP0h0?ft)$Ub5!oL+karEg+
zLK?<QJDqyX&dMRB4=Gis^>sPTB@jC%SE0=7a+(1F5E?4y&d2tU_TTNyJPyFWAkZ@k
zbAPw<dy<x=riem<jyi4X4PFyCK^~_~vz;Z*7g#4wd2gaEK6K)qRYv*jgI6c65FLbO
z6M=gT>uzHdk*T~lwa(NfCz+B^h^f$}bgZ){yRvIcHmjvyBB(SG+=&@P>5+s*$OD<+
z9hIC)z>|aOF0ZSfNI+(&-rTyBiT6~gDFiH~=%yScP`cdNu4bKXvMI3C*;8HFV@!5E
z68Tt1(1RlQH5MY2uL#m`e*%@@X7m9qB^Ze&==d%+##%8&K{P5JxEk3^<dzxgK%t@O
zaTUJOI5DmncS4*P*NiKR6XTk3(?Q&T15G2i35Sl~0)$#2!H1-&c%<s(6awnk=(t4_
z32snC#&2pO!F!6xxXh<cL@)-2j#p_S!3ITS{JJI*yrqbYPf`Org<vEO9XD$tL5m_X
zenk<_A$U^}84p#HaSlNl4jo^ui3F<@k@1U~NbtHMGA>mUcn(1s4jpgMM1sWYU?dp0
zE-?E9m*dd!Lx5Nv1W%KuV!e8%5)4qI#h7Xsm;r(%ipcnWO(fW*h>UYFIN&6pa~mDc
z)<lB1zTmx@Nboog9cSv%B8Y1X&eTMLg*bGqm-g8N+ZB<qUgT2<daBW4JRJx6PEfCi
zjPKG!f`=55F}6%1CqX_A9Z%Opg3A?=@t-x3;A2H(%u5@^33y%cY9iznrQ;WcO85#6
zFcTzB7q4aBad2tfvXqI-abTJVcwOk26NU?gfY*hNIaL^Z0$vw7=2YQC1iUVE%&7vA
zfY*hNIbk3Yl;O}ZCk#XaUKcv%gn>xF>q5tzFc1lNUFet-1|k8k3mtQ+(0Bq~7dqxt
zp_>G}E_BSP0+E2%g^oE@T(<zcE_BQZ1CfB&g^oE@AQEg)M8>>@gGj(xQ{&7;E~Y}q
zoIyoqVlfU3D!~pMI_3<5NU$4+VrC+7Djz|utbz{?1rzS8g{VvJtLL&_hPIS1BW~qO
zYGUS;M4Y6dP?_+jE5*nl02Djy4BJUMA}K2p%^Q(7x$FN;z&oDL(BRQ57|nZiLf&f=
zqLLRj%9p91N%^uZe_|FotyC>vBE%HGDsZE~7YLzL@(v-MY3~b8Z#%@336bAL@a}^1
z9f|p+f}bk*Xu;1G{Of|x7Myo3*4HHXGQqDAoVJ?Gze(_01pkHLzY^T5TKSCR)2ArQ
zzb-g0D&l(t|3vTzt`@dGoe=rdwIg02c(LHe2|h~jv4U^nIALCIBgEJJEi!)Ud5ko)
zVZg~B{_VZilTXc18#<Ei6>NAYM&K+SdXHTjc_t`t-Ao95v*mJT)e^J-B&8!c6OcNF
za|okalbblTHHcp+`ON~?2>lkpId0^?Tj*N_ZWsCv!Ktf6zE=e97W&762QjbAPa(v4
zvjz4PdSAf@3O-ceDMCL>@bd&#2)#yNz0fZb{Bpss7PwOAT(@k;Z36EU`fmhs-7^0%
z!Ko5V{6&GU3jIUD@ij>0ClR7wQGxkF=Xxcbs=%zLRNx6hhc9kLrwTChrwP4E;5?x>
z3cf_}s|0>u=r;(yN#JIo-!0JSpgtlvbv${#KMQ<G=<f;si9kQr65F35FqaVJsJBl#
zb@z!E2^=EyF@jGLc&^YZ1kM)ve8Ddke3`)ILf;_x%>r)~`keyr75W2$KQ8#Q0$&jN
zTY~QqXyJLt_9qF<Bt$>D2wo`oF#=13K2q=r0;dRln!uStpCkA}!J7nLDfAY>HwwH(
z=$i%pTIgE^-!Awc1U@J9HwAxR;KxGu<B7`tr4gcE*@E{Jyq~~<LLVvk1c6h8K26|E
zq0bR~q2P-Jzf$mKfop`mL-3~se^KyP1%FHM_XX$emhBA-j1r<BLj^xY@UsLzPhf@6
zXA3@G@Pz`KguYzhDuL@I{|14ZguYquUkm<#!0kfEZ7m`2CtX_sw+TEA;(>g8#(D!k
zGvShpg^l3hGn{47eH93^aJcK^bv(6=`n<Z@{je@d-34`(R$oAO@o9MTI#Tl7pxDEA
zIr!$d8!XIT-Q|Da+1=zmf$)u$`Y@a-%;P(l>#fgJeWvgUn>9bvd_dF`bV~)Vu685%
z!jk6(bwJ$BSpvQtZh|m-`#T}qvVPhIpSQms;Qf+s7T)01)gFzv(urOs;8)|okj27U
z@NwQ*B_8)GBq6>Ihnw#w;41))e5T*zy8{QNeLjE+4}))#L0oVf((dkcg%0*nuK6&m
zk9qjY3Sb{$GF{NCyPVV;jlc=mzV>vrFDlg5jjpOxat~s6e>Z`T{bPOY>1uBQUw2hQ
zV&v7;ejI#eoZHjYegS;vC03;{Z-0mO!LtN8Y@ZoMw%6-v@GS6|e(>#)fw)&!`&{su
z_VHf9Kt8Xob`AK>#l4j0Wj+JppuxuvR!Z0s?Ne8~WXO<W#k+4^?FWxhr|Hzy{z~g=
z&ry@iNb7DdGs{cxMswQ%&R<<7a4*IC45DDNb-xRzZuhPPJX0AS8WQ(XeA6I+4lL1l
zH!y*o3HhtS1n!;4k8&nZxBI9BysO1u7bf5VV2$$NlYo=77=1b{y4^!c_g}YLdorw?
zH?OX-l6%MW?K{05nqM{6z}m|C@`W?2%WJADtE%gVS$(UFkHX67)9b4j9(JYgD!0;i
zRl7>xL-2;Qzd}2g()Z{QMTbY}n={s_^xdiS-Kq55LH+Hos?xW*b!)eU|Lb%reOvy!
z_x#|s0KUi2T3`P>JM>E5Y7+MMv0>h~+fw?js#`D}ItWRA|1fkTFdk9x(bn4De9=gW
zF!pGBKa`;DO{^o@-cP!;y_MfVXnX(A$;|J7wl|)eFWb&mt?hmN=D4nRcj$WOuFYH7
z;~KboTbZ>wb4^ZjW{dMkbdz&`CbZ?8N77U(id2e9bwMhuQUypQA(hoq^hlQC4JvxS
zqRi%8Xo1^1t+&!X&TYwVKGGTl{k@_`qPIAY7}s{jksn>&rMc+AO)1-{5y-kyTy*6I
z54b63>LDHO^tL*x1%8y`S^QE9UDbtMrA+N~Zm7;8XE*%rT6uOuS56RJ^~B2KeApqf
zi09`R?d$xeep8;UXYb8<O#3)0ZJpm+o})xJf<-t#XJ&8bH|5Oe9o+MGQRnA+_<YV^
zpw8d#b31=Ob^fBy?fgaR{6jyt^AF|u*GK0}ob&n2zrSi!m9xHi&d$&2{L88y#QCFh
zC(iwx`d>Y&8vUQU^K&}?vg!wM{^-1k^FF8k&m1)q{hzn<b2|UBnGfRp(YlFspHu&5
zjhco2*X>m2cUqc?oaVNkf(P;x;M3DvZvUQ6%Vs?|3$AwI>NXo%_u0+%j!!@M@S{@e
zWGlU(`#S%M9?FX0xflJgVi@t1gSU^_qn-QJ^BlcMd8B5v^9Y~SrWN{)Ax<~XOg>B9
z&w9g8I-jMpN9#9>_MhcjxAJ-JgMC3+lC|>(F9v_Q^>=<)UOA8C%ezIsyj!^I_qFf|
z%=e`(;8O1bY6iNv-b2#RmwdE?eKF5r_NA>6HqU21-}!#vu7`awZD9E%;HE96UQ^zT
zi5VlqXU4?TYw9t4rXJFRsNc6fsYJhNsFCUEhwVh;Yr$K#ZpGW*R&r!1jx4;3WHslt
zI5>RGIhgMpHQ!I|>E*JsXofpo9&hv2Sbb_^+)+!5dthmCZy2)m*Jj#36HAMi)gIH1
zwzM$LcwuSb3oHmOzV|=lhoAd``ulEC=-lNoON*;#m2CcH(=P|mxFB@$S%WIR@om@@
z#PE|o{;J{2&ewJm4Rxx+RZD4!af`9Uc-H<#sj|d)e&M!XHo?3?*t9Li!f#|ff5vXo
zwJpZL2y8K;S<f#!-<L(>4qvyAR;XITbxVJ>AcBED?xc^EH(|Fq#*jZ!o&0k#$51~5
zwK>NBIxcgJ@6a40mkx!MIY!9wo!P5z-@ZrY96@u8uoE~jcg$%ik@;PYSVqwO5Q5TW
zk!6wjN5fR&mL*-CXYHeCP!Wy{8bk7tw4gW^Xu+5W3@TtjL4%5Lq;zZK^~n6=0-@rZ
zBf7(7F%2rZ;qtKU!)Z`);6JkY9o+;<ul8Y3f#0(BciaXQEKh@q<uIt&f$}bcitoaD
z;vtZx;t+$1tA*q>sQ4ZXDrge160F*wq8SDiEKDhB@_c1bu>uAaB<)lrF{oGxg9;Mg
zRz$OB^))c4AT<MZib2IH7*z0sK`}`*s8|h42NEt-1eiXohNS}uR7g_0c&~;*1qnYP
zfxCFGhCu}hR7py%gmJ`byH8&dc9L)|cj#UNg9=ipjid}J*2-xrvFepU#acN{BV>Uw
zgNhayRB!;MKq6@jDq3JrL0W^7Quaf44#c2>6XY?dnC6@q*oQ#{1h?v}P-;*zO~}{}
zo0H*eeww-%&4ximv&{ti(2hZcdkv!~0&9Rl1wrdf$cd4u3@UWRaTmSF5z_=^P$Ah>
zBr~u+U3ww`v!OQo@e<}S#Pg@P@;{8_2f?GupY6(zTOUwvr}LF%gw!85L|BD<uFjw}
z^&0;<*Z7%Uj6y+c$~FG8ukkZIRmtKRhtWKf!!)alhXF{+3F7t(knk8{+==fgabn!<
z>X<k&?pT@X3sPq@)hbk=KI0#7n5HoOlFDIBc^<~FX(<!aap-uLAv5ukA~T-kGu%i_
z$Dw1Y+NesHpuU`rso|#UMq)Y+9q%$^CSFox#*;96ni~mf+Ut0iAv5ukA~T+Zt5<U)
zF&&4FcNsDhFDWwPNtk)fjl^^=0~PNwWF}rxWX6+l>1l2xrmO3a@h(GV;&nx4JRg&;
zxS2?tW8Qf$!eNG<X|5r&ewe-$hmJG#m|wM&2`b?0cqLM%0;V^q9LAX#X;T%`)TGq$
zN>>ik)P2-(CPq3|2I&E6{28xw<uJWT<uJ~~c*n{hJwVL@<CU%)rs=I+$C()QSQ(^g
zzNX`qt{kQ}sT{_c82eZmqz9-OVZ73n!!&i#bexG9h?PNlfSMP^D_uEEZ&EpoyI`VB
z8K%eJ(DBu-9Ht*qxW2fVejkU9d4Zc*F&DeO<fphUd!`eYL<P!o%CTauTFL}3M;&v@
zO_fYfQWMRXldTFcu}hH|bG{XsiAidT8FR8VHxj!PnK9>Bb0aZHO)g_ju;xZ$mm)Lf
z>}qZ#CaGy<%n8=qNbFK%#++Tvjl?81p^Q1Hnj48-ip-cZs=1Mvq^6QFCslJJu}hH|
zb1pSE5|h*<GUh~TZX|XoGGorAA~V4&QpcP)MP{O>x<xY{f<uv+*n-0>3#Lod{hIMv
zYD)DzpXu{)sA5bc&hHJVUutby%0yyzA=*O<%{kaMhOd;t2HsX)LZ7JW|Ej=^0+qoA
zBunoQho+k{*Z{5!Hh?E%Nz)*q3n6f2umPOPp2U^G2Jlk_A1(aKU<3JI7kswlD}xR2
zHwmr`Hh?RG4e%?24dBXP1GqBS0Im!+fd5MBqvAWyzg=);umM~dY=B=GYyf{#^7jb8
zGT1=AGT1=AGS~pF3^srl;G$%ImB9vZWv~HU8EgPo1{=UPalD}6NYx=4G;ERa8%T&l
zt5vpZutC)k1YT3zoZP7287ZWDjT#=D_;46(V7;jIks$^fnR_wVK&zLbMd56%2pYzV
z@dm+fA_RV?;139VOz67>r)m_-`!GM`4-2G>lJr8sO9baSBYm9Exvq#`EbwxnFBiC8
z=o<y!BKZ9Rw+nr@;9MuFJ(xt*9)Ze0g6$E!gb?_t0>=q`w&1j@WB%nrUoLRH&^HRc
zMezFtZWsD)!S@K{wX51AFrSd^5xhk3Qw5F_`fS0K!2;VO^yLEAOa4Z|w+Mc}!0kfc
zEx0mBKs`Rcv`1h*A=@K(iQuOS94GYIf?q7~a-lC5xL)WR1>Yk0{Q|cOeYfCy1p4p@
zQ{y9$_JXQCf|m$>s=#qVpDp;s0xuW(a)IlGzESWkg5NK2yU=$FzDJ-Bm#k`!z<ffE
zkKiSOpDJ*i&}R#NvB1lPzFeR(06;w(1>Yik_Y2%E^xcB*5lCfq)gFQQglv!CC4!$S
zaGcO*3x2V{%Z0vN;Ci8N6nu-|_Y2%E^tS|uwxv365+SblsK5fD_Y-`m;P~XN_|6i%
zLST*1?-Kl8!5<g=X~AC={2zjUB6u3!0@(jtLbPMF;1dL|7yNR8%Z0vP@Qs3R68LMO
zZx{HSz?USSPT+Z-Jwm5(An{B>&V#@KLdR_}A(SRyaRj$3y!FHb`8sN_QGvoNi)N@m
zg>9zY_4$C*@g$z$HQ4wjuEUNPZ2TDO;7CthM2m5_PxC1FI%2SKJjQF0yP(uPR_ep@
zS79@rY3?T~ZmTMI4K|L+HP2t2k8Y{pHP|QuAD_nF;5FDd34H%*qkZ1~7US`MK^uHt
zgN+R^bm)k|#v7QRiQdKmzZwUYU@V*jYXi<Z#{;i3D&P`nWw1df@&%xi4@0g3`R>4h
zB{E-AFlXT77Y}dP27<eL_k!=+m}76?`+=KpRNsynY@{B6MxY?uhu1U}*uLF3-1S|G
z#aE)U6JoxHxX0yo@UcAWYtLZgm*7KJS_QAc#*^SP<J_LX#>?P4uT^b&g8_H@PChFB
z#%P9-?e!XLoDDwH53^p0dkr@JANWlB)W=Qmkk4zdF&BJo8Ek|Hl@^umkHyB2(vrcN
zf8Q1xdALC$#4I)nIHdy{Y8o2r8!M+HwP>z}g2P?z+-mqYrDplS`o_6+Rn>EhN;x;T
zH|g4WGwZB@jnx-vR+kdGE(+JAGcH)rP&o@FSXEW^^aZoZ-8IathY^J}u)cbZWV#3}
z;jUr$q%#IqHa6DRPG8Vi-C){)jS5XtYrDH^(+$+8oxfoEyf3W9#s!$3_+|F?r<bV-
z(-FPvUzLETS!-Q57utFkP793xapAl$`7_G|$I7<uH3*;sn}<ge@R0Rv0-mLQ_8Jl`
zGTt)?AT2V2@x}vBRrcP7g%%mT6Y}#d{v0s@zmC+;Uy|~191aVN+Ih8&hsec#Ns(EP
zSenH{4Z@{(yc=;@W#E!3F7aL>#l;ESgAK;ZXNW=OR?c9>B|~C9_UBg5oiV4rbgzC6
zOwT`y*~PG;QNs_5*@bCrr|kutnNMp=+q|&g*s%rs<yif!`nuWGGa4JFL4SJCz=8Z1
zUHxeXqb^iOPw@x4&Uh2gtZ8673p?fpe#9A*$4;K+_FX?s4cUGbr@KhgfWrQ`)Fv-#
zXsn)ldMzxl>K9p@7Z9uF)J`v72><pl&a#GBbMflqvt}W-56nrWyV3jSJO3+cdlA1I
zh}Zom?Y1rnF-b^Oc_XW5RxX&+*f6k0$j@j`{kRIM7R+djk?R$=P|NXRR6B20EOU~|
zR8HB;8>$-@%#Y>lwiPvoFRGm}LwT54P&=owc3zDBgfq9Yu_lIIncC1;1rPEu!gIFg
zl#knsX4F*AxFE)H^r8lA#~d%wZPCKYIq`160OLA5K=se9LvDcKnu&vHg%NYTUx}^+
z7zLlO{SAQ5!n)cj(1L%q9p!mH;4GNeP&;d0byb1(#GiH?*izCNC)#F2x4UgKqJK!V
z&B!pG_%|z0{2Ark^t#ddhn?}R-J>vrV_x29J>ZLGX69wY-SThKZuv9z=1nNUE&nIt
zmcQs1m%-mh53Be5jTOIxPkpKlR#(`Yi|*m85F`dR+{t_&N%R4MKb?HPVYHbj!bID8
zsw>!hR^XzHIsNf_(`Eoa!Ba&(Y)$F2Hq3&@t0c!Ca9WhNVka1!_)hOG!TkQwq+p6K
z`@&%L$m^5Ci@N=0qMh<oZ=dCN9P8cg8BQ7s+0H+^2a<C>2rLdJbsLu)zI4<ECBjf|
zh`s~6k+tt_w`2G5TD_ge-p4!kKBx7;<kryYg7ztMCH%sU`R=_J%3@AIW~Sfge6l1Q
z2t@pLz;T-FLcb4t%Kv9c7`P2Q3qxz$)OC}K>`;5O{j3)m-=$69Pf{nukNx`^LCe0^
z4j!RbAPTXPB&cHDC%$cm0#BZ|U@kPJX5mMez17a>%4^O)@wy}^WEowlZFWw#KY+D@
z#bqB1`+hqoe>(`5;t1EG5Z5(-RP*O)<RM187*VE%&<{sPm6P~6%>*`ic-E!MoGaAs
z=ZnW>U0MW^57SmkXg<#Ys&3-<N04PR4x>6!3fGX9SX~+=WTT;tWIizf)87wli(hWl
zF2(Q+h>u~4lezK0LeM=TaL>7BU}@W$9Ixc;)|I>t9$D1(e!WZXb(0=$!BalH_L~bT
ztIB6oHq3xwdU@4MwO>i>LOt*&N6H&$Fn;LZS!^YZIbwkQ3UFU)`AA@cONpeGk3jmw
zlU`Hl2}qAVZL*r})ByHRJ|X?Y^kM0{C!~+XH=DLZ)yW<%ALb|$u!_N+?shvEJ$P;h
z(~R4}j8<+3!#!*}t2hc@h3JB_9~(fYwAvbaY_x#)0xo!N`TQm!E`+xP;t8YhvjzS{
z=v*Q6%l9!Mzh5#RIQ_a2KU&}*p_d6hQt&efapLm?mJ6&BcsuLG0{%H6zCTj%%X$YB
z;?N&=`7qqq!cxqtdw4wRD~u$)yxo_F;o)V&Avp9-{I>B-=+xr^pA-11KsDHqh5rw6
ztTZ!8Ui!1lM~hWHAc`niI&Y&KWE53SwEz+V?|y9s%mI2I59I5p41{_NEQ_0`3Ou)0
z20}$0PP8|8WgtT^NyFR?kpg`I-Noxd9g~5q2H!XJ>Pa}YS0)g|oZRR>fpCwN^KzUS
zxWTY{1(~YPM4r3&Ht^~7ri#VVUKz-P;6oEzg*s5&^*si@m94m1%Y4qqQciUjlrrA_
zUVsa%Em;Y*E8WGP#uYTajq_d&n)_RNZ!AF0JI4b>RN(XGIvj4kV(^(O5<{*6`Mffa
zvEaiSTC1=P6nFcs1>cWbaak}!O5`g;<KAq8?=cVGF<8Xz51FP2uTytFO7O;T3ux?b
zd$N+}z<0c<#0B>t?XE8a7YxUN_3`1%Ks*hdb@#U`_&OphISzbgJ~-YCtdG~KyS`E2
zJ5S{%M&ABj55A#bVf&C&f%SR$o<XLWU$d^s=as4a6MUqzJ}g-kh<jx!AGqqnB@pBD
z%2d*E<1_UUG7v(hQd(5t3j6YcHDvIxp_+Z)GL=vCNOa0nI%O(YYMn9_Zbisfdu27G
zeN{E6ucQrq`$B-Y0Nyo}q%bBBQIfvmQmbz(;bChJR$mI43iT29_cu-4mDRA~<AxnZ
znF^<=)1OtROy$ev&x#sNK5Hgo`@lX$cFI)R{2rrj+S;kr)J~B~+^5wVye{isa)(Kz
za^N<%eCc)KLJ_l@aon*LKfU<pATqL)z*BpZrKAo7TS^+^L|IDuqi$J>!d!l?qKUGU
zsK`=Y)3TJP$Wrc6vXrQjr6{LYkfqS+RdnxPcAy2Mwm8NU_5*Qx<(8!++lNe+a{Wvr
zOSxA2BlwK66hDU4XKlw^ebHqpY9(q}ioPXuK$Nl#{^v!Ma!E{*;%Gt2#afQyXfeuk
zjDuWQhewQZ;1^atuPh1t73u`5(fGYDR{aue*~2|jln|sSr)qn4{+Ld32~kF5bmg_C
zWGJDS3}s|aw@1NPfg@x@D5G-nNxKwBGC!$pMuI<~@e9}rKg4JkqfQA5Mgf6e0lu0N
zlmlPS92Y0@24c4a<$2(~6p^41Nf8Okiz=-pD5qn^A;%*d!SeJ_e9+KsB~`(fp|F;q
zq`4(16sLGMZVDXO#!ab4f)Z^dK}p_=1SQx?KvI^c#VnClIUdmoN049P|0$4zL;Ng(
zKN0$Cg!tUIhY+7VKM_2Ge8B0fnox;Qz;~kH{A$K>V+bRbr9?7-UJ=UetPl5qpA)tz
zI+=+Y_ANSbo6~(|MJLa2kT6M|q7w{+D-<J*RT2vnoy_O=Sx@kOS`T31u6Gv{{;_~0
z8_~)2Sh(&7sj2!*;ge$4ufW$4(aAmFGoP4ES;9IT?&drIzLjnUNqhS{6&FyFyP)uS
z`+GhvFkVjH;1!)b&_U5jdV2g*eS4ylUf?sI)-mKN@Zshaog5FoNs{jd+km*6{T=Xi
zM07H+gQAmsh)zCrpHR|X5kXgoL~cPI=f6GC$u{tHM0D~Y_&5%%uRYNT<rW<gopc9Z
zM?@#bfbTq<(;K|~y%KzU+hhBXRDtdF^4*I}GrwkClg}$Uc^Z7CzwL=mUU1ciOF#vd
z^NLR1ch$#y2Esw5#}9D{P73xVIVmnF5_6P&OHNK3piUE$ob=?%?6gLiRUWrc(H1L}
z*x!LlRxb0H7)f)8`oEh)Ti4K_#%pmynzGeV!|#sVcLu-p_NQ}^8K=Gd>9<_Wv_@H;
zfTvmOTsYUy1{Y3il%Kh9iaz<P#RTpLveh7fv_|=T0v=LViy_ha<aL86{)lIPkko`b
zIjv7};+;YLU9BTsIBp=;U=LmfoTNwa_&UVaD9|IXuddU&QP^32|F;GC;_d!1)4lu0
z%)RXX;pz8hlbnn={!mL!Jk9Ntopjox%$W1#lAYAy9mHqVBJPx(ydJpLH)C!?Z9}=X
z*MOCU-L&!k*8>lP_+d|MHGG$mv~5@$-}+kJ55ywnI$x*wBrZOo6PZIVK50D{`zwVv
zZ_;fEP+~SIr=c?eM!}tS;Om5cY_&m1q#x)hDU1^ZC#jFQ1t+Ob19J&Z(v09_i!wq{
z=-?9Ao%~g85Rw+RJNd1)J4xHel1wl^dE0jG>Jb=Zz4eQ0WS@}o(9-mbwSP%UUmIPS
ziG4znSB6(d)}%E@TCAER#AP)h#7#9p#9M0uq}TeJ!^jP<8(*`$=65xb4cVoURp}e7
zW2~KbzLdTp1skmP!dK{2%K?`U-nGkW?B=9(z7`s}6f0Agpp~@FR(NlP`>o`bU`2Av
z$cm8gS<QhK&1<b=xnYXWY7R-ckQHdrWpz$}l^?KzQa)t)rM%7$AxEDvh#Xzgv;{uZ
zRXex3+Nsa#kG0d(pWLzx?R+qyow~NYw^NtZ?J(zbx6|DZf2^JCfxBdg<5{c5vo=1S
z`mBLiJ5Bw`ErH79meG~&@zk~H64K__c=|D(x~#V~dfvRP;YjQ8Y(3H#Pu0$?t=iev
zykCiSK9JB(-45MOX>+Wdf!Mse$7b*I9!zMbyKibdXRGm??H$jy=G{L%xn<OJ_jt+}
zs`V*tj<qw0cIp=D96kGNO?*7vt!aPWn^ZfuwrXcv^L_=|`A|YT56`>@xjrvY<9UI1
zJVUYdsr$_9Jv0N?`waJZ>M`oryz5bo&pWSb?-dqbpNS)l^{Lvq745{`3HvFSyOTb5
zytR7d0%+~G(b@-blocgoj`bY!9_4PcZd1@Q_bBGK9(&HTDR0_r&TFnI3p*6JO9reI
zc-v2bU;Zh7E3!_66W{(;sBh+V$CS<5k%2pI@&>E9C!DLKC){)OE(@k_co3;OZYp}K
zM@F9^xjD6^0Qa<tilkE0GhAisQWdx6@vd&>C%f|XC?w2=ls98ydWO4&l+<NH(zA^_
zt(L*o0QmO~Zz!k;w~WAXIgV{OqDA56D0Ur)wj?*FVI0yh4!6CM<=S(g!e`<CN<M4V
z_W;H|<Je*!rjom0%=bzVQS(guHCtOtUachjzE(R9*nta!OYZ&8$v4U0%|)T2P~q&}
z+rm#;jy-&W<6rmb$u|wZ@v>hmsVWKu14C~8$8~SK|KLOSE&5_mXJ2GmR{kyBvf$$T
z`i5^``v2K`7r>~Bvv2%db~l^NZFAoQNH!NB+>;O>plG;=U;!Z@P^Gc~5;v4ffPkn7
zkt#)Nap6T95bxI4`dX{4DD{R{yc8{{^=oZEOKq#x+Ny1}*81xI_nVosd(O!s0rArR
z$0TQ-d7gRZKJ%QjGtbPJAFgW{6UZ<(>d^yc%733a`sPLFUD3F%nS~htHL(8kiM@h#
zmD$=b#w?uuDoXCJP8pJ_t^wG*zTuwKz{d61EV{PeiKEZ}hB(mhbJ1-`w&dRR(@$zF
zT!UXZ@eQ7}xC|gaei=Zjsh?g9(=$Imn9b_|(o9c7agU*O`2}aqojmn3x%wlP-i*bY
zin=XA#STRDDW?<<s2`T!>#T1GkJciyuy1}regRMR&%nw41!80A<;e2quMyF;!j9@&
znG<7{;q<bZas{$~n2%CSZ)tk1kL#V%Fc$7D9XetJ6&7r#{MY4&UIJwn9(Bn7u>8<I
zU@J+PkAqdd$$i?IK0K#*1mfEYvOMCyKCgfwxh|qk_#c^9$dCsF1>08J5o}am5osw1
znreNB>nG$DGbkqq#qs`4ntoz#A;0)fu}JelDlQ?3=bwrb|3~NM5kDYsoYg<NFhu;1
z0!M*I_vlHS=TM5{{zsRFiDzLEQk?cbx}uVJC2<_~k3>((Eg*$Ep-4fRCl!e}g6JPO
z{vRwS=jM~;bwQ{lAyiDlCpbM390+o9uTm1cSWLhL0VI@*bkZ=pA6VJ6qz(GmdP7bj
zYtOnHprN>gXf_s|k8JmC83QQ8Ms-~c5H*|3!(0u3Sy<7fu=XNS$8ypbuA4M9H_dO=
z^uchBs~ucZt$CrriAn51Q>ryzddiekJp&3_Ii8SSq!*h#%@SjvjuYNA%zbM*BGC-P
zqx+43k*Ra5A_Wwm3kBqG;|&0Wdyzb@1~@1jEW@W<4Pfv62nxd()YSl8J<ElsxEer4
zyd?rk+(_>k1j;*V`7v7QEv^QjH%@52or{gaB>ctI057BUc?L7#ec;80VFDHFcq<f0
zDpqk}fbyPbd830UZ*gCM@}6vYZ-C<;cyw(RL4Q%Jw0Gh`iUiLKBJJ@8iDwY-L|19Q
zC5W>K%F)TCy$vn|C*YZ>(moL-L~w!?EUd8qAc(UG!YHY<JK@r`*#sX8BJC9@Dk@|q
zA<L046c}=Q)l34ux}<#%Tu71NRY9bEw#+aA&!LsJPiB~ahsR3$4naJF;AKIiJxgSG
z7QqHQ(*9TwXA)G44AbW6s7Re4Q{<QS<#^bvgw9e_AuiQE4UCtDLxnVSl*Ann*qLAv
z6Bj>>N)Ydkcd3R1F>!;#Vi4Kbi1XI<bjYzpo6RlAbUc7Z+H7z^remR~Gumu&L8c>J
zR1j@8x**eWw;<DIvkNjEbMZ)<4KK)actqXNX44BY9R~%OHrrm1yLN&Vh>)!h@0-`t
zQ7rOLo9!>ibUZ4^wAlj$nT|zxq|H7c$aLh0{L^MH5M(;;6J*-#2ZBt;d_2--PY`4}
zf+GL4*%t(vj<*DvHamkLckLD95n&4+D83PF5YAZy_u-K?2P}eLzn+fyqI|SDWCfXy
zfG8hr4qZW}<Hv$bn}b)7={QrAk2Z&|Ak)E97o^PrEXZ`+Cdjlogaw(7vqkx6KaK|?
zhJfM>Wg+087R+?iqY9+GQ&z_H>*=^257-HuqlFT#1rJU`AYf%cVi2%POPiGdA^|(J
zv{?lZO$6-D(q;v4r~<GvOPj?<t_j$crOhfpZ~}H@X|w1EPQY#~Z5ABC3D}9HEo)+S
zq9$grCRli|60l=So5cr_;AY{RLEx-~)4<z;2M0zFP!J+>1TW)}HpL+_N3cQE0_|4?
zaTY;;QDEAa;X!bM=LL~A#UX+doG)sD_RE4ei=bQ-nDz!d2u|>fAkwBFL~w$2q84b&
zT9}!rg+|r_#Uoe==HQXGtc5cOZWaEG1kPIE>#PM2UfKjKI^rRq9FR5(joKuj6p%Ix
zjSfOU86a&I8bkt00BN((AQEu=OPhrTk$|IL+AK5@BH-AUHVciaA>hcDwycFS616a$
zwZNhyQUXc?Y0FxeO>n#LpHAScg>vwcg15^YhNJ1Cw+UU&bi2Z4MiPZh-_a>-rdbM`
znOzh%%_BJFB2ec((j(PHp+c(oz~q@1Z^Lb%MgFef4;1_}A-+C^f+m!#3^Y3NAR%yZ
z)&=l#h4Y63{YNT%w8BqQ_*8|@Rd__<Z3=H!_$3OzRN<WprvPI7|D*69Dg1tg?@{>A
z6#jFCiz^(E-`^_y&&vO8h5uXOpC~*7-InFcCPaFr3a?N&j+GMrbqXJ&@KY4tsPI_|
zU!ZUveaHCDRrp2)DJ)3mZ!{{l?jlUb)f9xt$1p-Xnid1#gibepSdtw*S!lpoid5DQ
zYI~=*c#xjx1fTz@A3tD9(CwoV3~##FqEZ$)K{o_R<a#w=06$sQ65@BzMulIl@M{%*
ztAckZ`rQh$q8R=u1)o#&7ZrR((ce(;uZsSG!r9#!o@$UxzeM4c3LmWSI)zVAIQ5+w
zZkD36yEA-?qO-fxf3>2oRdA!C#}vFu(XUtdZ3^D0=zA5uPvI{q{5J~!tHM7}kT;bu
zA0Bif!c0QsBcx!7qE{+7SkdbhJW0_fDxBS%;pZs&QiZoGe4WBCR`^v4zh1#x6#aGu
z?@{!J72K=n`xJah(GM#4nxem>aLy<&KlmUL<trcr-c#Xy6h2VlCn<cQf>RZJrh;cH
zdQ`!sir%i^Iz`{4;ATbdRQQbw-m2&iDI6ygiu^sN@D~;Sn!?{v@O?%9NI@T7g)9$e
zJqQa3(T+V8?4#(_3JzEF28Exd;50>VQTSqouU7b4g>P1Pr-Iii`ppX7q3F96d`QtB
zSMWJS|D}SjDEb=;|C@pzD0&{=+$>iyA<9*$@cs%HH*LUwvZ6OC`Wyx4EBayuS19@#
z1ve=A<qB?9^qmU7MZwz@{T+pWpl|~Miuv;svfdTmN5O%LUaR1ViatTX$%@{n;9Ny-
zQE;)MuU2@6f*TbbJ=<aG99ROuFy|168}cnB(PcPKi6Ij=H-e`c55uB(!Vp3u))61S
z>biS+(Fyj9$SAc+KznwUV@j@%^0R{)7vJ~5x6+<r#q3r|=Pitz?FlHpNh&^6r!bwU
z0Q;NJiu!cLr`WVej`iM@6m(Z%=E1fnvk-hpx{F!n;#&&7%j^MF2zPluK*gVwgwI{x
z;kZtK9|ms2DGYn?z4+#v?q&kc_bI+U;-(Ov3v72riPy9+_)6?@dQo5Sg+V8uRc`X#
zg$K>v1|ZC-;A^xH8+-(Ad;YeAueUuTig%xj@1Zj5r<pA>IQe769=x+$-S!1~hGJ#@
z-o#^1w*eiJQ|)f^Aqe*P&I2FAv%H^ngTqDO>yB#uHQ=-AnV;h{jGtrBp1&W0?@ZzA
zwA|%Q>5X?eSeU<0Q<*OXpH&Wi_0bS_pElGNd{+J_D`?2)R+%3`KCeud{xpPvA;W6w
zlIqM44Tt41MA9B!C)tMA)sK|?hu4|^dY(upt}`EIl^xfa{|f2MuRsGOy79Z8Y!VG7
zE$Yl);lMLBe$FS1U%MfJK%AtC3-J=9RPigx!g<=z6BYtUo%!b-c#8I02cE0_#et`5
z|90SMj)UWPgF}x*VGzGhqfVP;Ozh?2uU^YQ!fTU&lT?i73)Gpn9g_S1&Y?s0Ra~nA
z&;nx`!(*n-z;ysa#tj${9=B{sTkGQH72#R+gX^jX*9@+$sU0$VXl=M<*@`gkQqgQ@
z57myX{USB!tvnxBqd%@j|DUEt&rfngT<&mOjsBRb(I<q0(xpFs5|MRh1*T9q3G5N?
z+t2ePqGT@?Y)L!PH;eU|{i*u&QIyC_%lDG*IUmqEm&o_~L!C>Mc_P@-vuHcj>w^cN
zP%m|Rj0#Wi*T8J*_3=9%?seSp@SgLIho6aaiEMW~Jay<h9-Q@L9Zv-Prb`T|YkxGy
z6Fr9JHSQH{+}*1lj`i_GX{cF4s7hfr7<>E0?Gnh*u{ji8`>a<zIIBH=ko@O%N>LlC
zLk&9P*i=EXbMX&Rs-qfo{Q9;Gf5e(8yglVG>nE1v)o^CfK(I^0sHmMcR%++f1GQiL
zfHR9Y4qf*?;LM_5gE7Lewlj+k0KX7VU<HD(i&H}ICv6(H`lkJg)*oTPRN*;(>%$ju
z>%-fq>Hol2O8VcBZ~M_je+C}E{DFvd`2$zDGUmyni_R4N`uOD!6bhUX=0f<t2r+f}
zzY4OBh@Y+C9g6-QA*KeoGROtmbVA^z3LmDRSO^E5Qvu`?mp%aJ${-hdIg>`nmp<VV
z1@B?}kO=n?V(OABnG8RQ5RayDshqFJ?g}!75v9b0t~Ez!b#}Xmw0J0vSn|(*HTWr}
zgtGlY!QUy!=^4^Roo7MYgE*!mt+sO0xthxy3x7Za5v$A;s;pbiWODV!ZMZs;%%Fl%
z`h+3hk*=ax$uaF@t0)xyZsWcKVmu^LgFPcEKqa6(_{H5^MY#=pR6uYW_o_k}>YfS~
zZZio4l3C9*`%$;{9%My*I{fUx-vpl&t|D06?OsLsEBLJ0Yso3?Wv=+%1K(CVgL2on
z_`Z#<oMq35;&YexDvUFZDz|a3q6E;fzUF2EemNct?YKDueAeta2AwbvF<n+sn!#s{
zNK|>8?=HB|>}`sqT?oEL3$ejR;I?P`=ivLk&EImm%iE63QQ^mJ_JLrJ?;LbupPirr
zybNeB?~<JE9b}ZxRV{a-z&~`wHv@dEFZQPbJT$~Jkr#V*&H`U|R$I;mpVc0$ZyLtu
zUTyg{_|6o*PRm{1-+_;xfXpA9!Z1EJUl9b5)xK80Cf~^@guVW1z(+dcqx7XA?p~D{
zX^Rg-Kp675S7oN#;-fzeAy#FEjX083nVOo~IxN`09DY^CtPttMS7k=BsgAG8eD13<
zJlP1>2b?3X_qNVDic>_R*e&}2;`v7G@Cn+xpTwmO=v=Eg*B02sqVPr=&Te%naK4bG
z@e7qM3**|%^+4vt6Yz@@&l3Jc;ulZ?PZcU#7S3Vvvjl?tlxqA*Wf>F0{|yTPH1Yc2
z2byJgK9U(voBnC8^N%vL3Wt9$Arunfa~#X?Ca!jx=HSm2ABYM5631mirdFt(=io2U
zzT?0{+I9!-({6F#L$rH=lf*jaTGG#ed>v1_!hZ|*kKn#d;YT$;F%ze2t;AZ$k_oGp
zE@;P{y(`s^^Y#_Zyv4U^@lhPc#PhZ0#jolXS6uM!3PG;3F71}&VdBE?d8=ER=S7=w
zKi-P2*Io>bUjdFCZ?*B8GaOfm^SrMkxI7&3jI{D0f+AMuL18tAx}|*Cf}x44&5>#?
z%IOSRi%ZPq!DQl6@_2!hU0Gf?LVeB0tDE<+ccCq>8P=7CdO6}bN!x1I(At`#U+wBn
zw>f^X#_@|a{<98;T7&N}Lt6n`Ke~zEFXv*7u7mN&=9uLfPz%&bdHfWpPdyw8+)I`%
zo!8zpe{nPK-<GFDeQ0oQBI&_VaRG<-iM(UukH_yVw=HdP+Uc{*Lw4;1NnYefHJgsl
z3oK#9Pk{OwGMczyV`UUOku@X5%b#ezJ=U6)XOM$SUQTW*X0M0eHR&MM49D?Kzt=NE
zmHpH4jsx<p?zzm&EllTGP{Q|zdS+2Ye=>`+pq|t-dy#o)4VbSrJXcuE!uJI|vjohE
zlcKKEJ=@LfBJG{KH{OXKSY^%rf!dOuKm4)Q=f6ul-)q#&t=?_Ml>-iL9^3EbziAsn
zdC_OJQ;LQ}3nK#~Mz4QpIYoI<Z?B(gf3avgejIvU)3=h-xMoTbCakVZ@asDzzjmF)
z&p5Y5z1K`CdRjXrG$i^x#QP#*Yz<{Ze-TNK6m2qhTphZn=RH66?D+B6`=9sS`OX7v
zr!u!%Z_kyJ{F8g?vDdVXMOT!V$gQ!Jr=xhcc(&==dmp@HY{m0|=;NBc4ZHNN`$JLR
zXjY^=a#~c|S=meCrvtBzdUkq>{$S%80qP1H*SWwii+XozMGs@AUuCFo^a@a(5gg%=
zC%P|UL_(Vk<nxC;gTsS0=8oIOKAa?{X6zP`Qv*5G<2g0AXCtRs$f>sT+nSZjT40{*
zo-EoUD9jP_?Y-{dq7IE|P8MnEB2E8re~p1Of34DFfAs2_UWFUU6ZS2jqE{)~_#fds
z><S|E7-r+(iHlnG6XfwH|NDlP-``AW_(|1Ihk8;2nZ67AH3u>_6c63g@cyZ9SMHhi
z+KiFCTYbJIrM~l*v{&x&=#x6n++^xKvwWWM6C*E`FZQMN%k-@se~s_L9#8ej4Sds_
z?JcT%F*UHz?CWjvwKV2)<;T#L(>}VljO`}*uA|<X9=6L{xit7kR8Rakkbaq7k7@J@
z<`;TX>b!x%;?kVb%A9_Kb4q)AQ%pU#xL;1NG$+SfWzNpS#qWLlVwzRgxm!gEsiRs7
z?3&$UC8QERM6rm5sx?!%kxb5%$E!koTkHLNA=y#D#$Z^YTd_dX`{##l1*T6+ZE0zj
z=V}bd2~n(#2RU_qYkOn!>IqE?+Lz%_g@HM}=(9ouA1l0OHsO4UL3zC%XCyNMh-7l}
z(y`~&YWk3jd@^(5GC^*`DH%gT<@C6l9ys5jIwON9kKYI^0vZeweM|T*)%2RoEXv+u
zJV&-b*qZ^AVS&fwuD#fEiMi4Ewmv3zwJ{@i?U-Ec@hA2^Sq)DE?OR7^O+N#Q6fxf>
zrhj3HDXkJUWrg`A%%W;qFZoMU@QM)K9fO#dKEp8dr&{$<atuEHCyqhi(1KyN_dbVX
zaD9)b0vUS;4BgZFfwsMsd#bV`FL4ZFoSnbv4vxX_BhlV+4ED=hy3!hhjiclklp`>(
z$h&;hy41h|jKej)Wy61cKTG*#kHdFxS&+xnL;1lRZ^{%5#NgnZAjV#OPO!fih{P+c
zftX#yvDizD#c!jg(N-{?uh>}RgoI_}Sme$J_gKU$T+`cZW0Ap9<yc&vo%bBD@ubLs
zr0FYi3Qs^Z3rKSg#+7m~cEHEqW*dy{$p+)<jC@9OJ(!(?adoJi9((A4!MM72Z=zgb
z;$U1|RYmk&;fuj|ZXk`HIKA;4{a|E?U4wDDb1-70iNT0Lw++l9wIdo_O@=ngFpMh}
z>4W9q`p%miT!z>1Wek7GG<<6_Q{^!8i(!_scR+1nW$x@@eRHdRy5wn7FPUGJ)wZ{E
zS)W|9nJ==yN;!<aX%@+0v<vzA(udK#dZsrmpRcq`Yb1q&mAS#e))?ZOtU1ps22hb4
zK-~KD)f_<Ws8Y+w0rY+3waWm)q>z5EZW}=iCq_`sa82K>XBY6@;TS|e)ekv}?$Zx3
zjPBR1ag-)U=Yx7$CWmLB6$9ZRU5<q7NwB^2_ULk;z3!m%t+z*)BaI789BB{h85tZ~
z97`N(59`4o@p?Q*Hnu7mKpEDBb8M}44lS(1)PaX80AskO^F<u8#9f?Xz82>yRdMv+
z&KzhL1_}9Uh8uRm@Qv%yre6~j@7{EQ%>+gl`JE;V)T1@RpDw3ALy+px7@jVf-j>C1
z3d4o6FdmO~hLa-#qA+3D4CT>gfx|MWKyep>%;#mmb_g%plAHOrOn*37?>N<g;6y>E
zJy8+~W(p$hg_1}h^GSP+BoeH{Bkjup5huZB(uCa!2qFP<;xt@zV|^2{UDytUw@7yt
z;jM~J$o6u#Pan{5%nE_@P8=ZtlGq`K!!-iRo1}zcAlX`0@Pr>j$hfClo;aRDRsp=y
z<K8oE-cc*OMZ;kp7Rj$dAeJb-H{e0W3AW*pHj4nFz+nx<!<NAzDFku>m-b{yB$$dv
z+VcUyNx<fkHb0O-Bxom1*cStWNU)JKVe{)4L;_~RX$+vrnyO9Gs|c9}o6t(@Q<{od
zv7hz<)ZSDwrzBd2HI`^9r$1|{9uG24Fba>fPXh#zfHfuUxqu)NIHL)G!er202vimq
z!zoNUZ0RjpTzNZMoU~7Aak<<#jo@q%C2bid-r}j<yu!|dlTNVyeUt~Dq<^M!PSRYb
znxN@il*BnFsI_NNO8%BPpx{*sK23-pF25zr)U>}T_`aeG^)AqZy5!>l5abi;U4Y`8
z6NGP6bfMk_yh-8BDqNew#W^SN?@;)~%KuuX2lb5`34==dAbvJByS>~t%;^mG`=1L%
zG(J2=c0%DmN;9X#vv}BzSQ`SjY6pm@9Y9e#fTDJC61DSth6Db0LgenB3eQlb$tHw9
z-{JHhr69L5lRiV?vlTvH;VlYZuJBa~zewSiC|uMMdYq`Gykxb+)zxIR#Ge^7qQv=K
zYsoHbEFMuyKm-otIhGa@^mzqEEdhUqc!8#g+Ci!Ltwa0+Lf{`MJXe*bkP!Y<FQ&if
zLxAF}9Kfl{-%&f@U#s{<-vNHP!efemr^2sSxTvi{Ra>ECwZ*mOq_u@_N*Yn}qOP??
zd0`ogN7NQ-!_>THFOPYTp_@H3%|Os&rsbIZQ_Q|Tk6G*Yz?h>A^9CcGu1Ab4!IGYB
zrUij#rNVmD$PmPg0FcLwG$L@7m>!%Qjby1Fc@<%?{Khb#H@A+s)uRD1l*DKdbOaLN
zU<o?fU(k_TK?f9clvLC4Gf50MM1p_8!OsDqKtpIVbvC!%iCUFm6_I=#=x)Q0dO5hI
z&u;L%gNNz%RLqbCUGxWes>nZ*#OKx@<mnbwq7W)F1u6mU!5>Ej^l`EXj6=rG_a^w(
z+B2-exb@3gP%!Gvy3HgINM@zeJdTFkXXCS?J{^8GvKGUj5N#krCEW8|eA~bWDbvL)
zbMf5*KKp>T0=UaN4ZVWXLvG_PZyFjY*{Kfe5zt<aE3<KPsXH>@m*c_jkhpmhd~A2t
z2eK**s=kZ<;D_L=2AzETaG)WdyS)8TDR&58r{ym1FTux&54Ulb_j?e*6tr&RE^j#o
zT6fBOF8HkSLaGastQ_A4U#B}!;O=siLOA|337@+hzXTsepxe01u@1s>rke@4yWO4#
zpH&XZ5*n7{E<6~9ZNzC_1z)3dI_yV)*|SrJNUpaN6t|o2MF_(G=?33=2$jW2`1ZNd
z{c|tPp>}0u@?|*e{q&v^O?wzL_CI{n2*dKeiN~JI>QWq&D7_u_hrsOdT@OBnXMAOf
zlQ`$U?eX0TK1)6-HUWBp$sXV1;IrDJ!WN&q94~_JDfly8bZudhm1AePd*#>*KC2v-
zTuoMv=fKyUa=ZyXs~lCDG>p$(jt{}NA9R)jT}&AAx!dCzRBm_L;~(H-c*ZwC#3pff
zdwc}G?vx``o+!s4TYS}MH~hy<75L7MV+n`5yc@yCax#CIA{B=Db?et&3qGqHc;&?T
z-1@b*fX}LDzME;1#dnV_KI?r$K6iW%+2Vt!7A9GI&)MR`_gb9K9p6i~_#nFCeANH7
z*WYX4!>hlG;peq|eEb=FR{f1o+{_>Jgb#7!DU^Zbxh>MRPH!18vbHuX%;EKfb7aqq
z>j@8J){pB6f93Ur&qBvYbh39pS#IlI)DvFgz%#XP+i(t}%YaXf)BKJN9MluOA@0YQ
z<>AhJDRQ0pQh1m%U(#J?zN9&BXyzF&{0(av6T?C-uu2Ngl&Ny~XRBk<E&p6`HGLwy
zPh3%-z$?WOkf(#d4+-k=QZJZMvQCcrjF`i(q#w;Ks)tbAg?{U&YUtKNi&tvAQbRYc
z`1=_(bRCMbHQm?Hg;MTtD?jRL;Gx62%${J0#66+H`IIBokg_Y(jyvV^RH#LJ9@nTn
zu2Fkjqjts0x$V(qOPW@;FPl4U#j-`s3))xC9XDmhq#5&uNjR4pQj?a7Lv@bPu86O)
zMlB`1RH<EX{N7c~v-`s<Uiad#n0N7hm6JzDcUVmKUa?2|!mxgZK&5uo(v_{}ENxyG
zmg=#dKOn;iVqCNKMUZ_@>K?+hxL)iop%*J~q568gP<@4>>xMh=3#P26)@%Rb2^Af=
zn|AtVY`WTiGZa8QMZKd}YkNZ@qJ1O7BA#CQH48!U_4<3LB-$s^D{^VioL=9Y&|}l~
zvA=)8P>QG<pop5LmF@RHr87D~@4ywo+f&cH)UWT@+B0}&hkuebKa{(vLF*G5v8k|Q
zXvd8`8$;QfZt58dnVWJu^o}1w*)}>s+jPm;-~C#~iBbsl&5%&v4CyO@%P%b2#_jZn
znXYTUD1v^cp?TM2FYbrgFdoAKf`GqhFtomyuI*^mL)2^Wm>*GbGmvJQV}3Yqbal#r
z-IK4J^p}c)DJM@FSDF_%*Ie#3hP{v)SZQW>&-a}-e$9<Y;|o+<;TV-_m<w!Ln0+(7
zW>2rLcYa|h^e;=j-fVA{xtt1@8RbIBYZ~fA_2JJ+$%`2~sy>|fq_;FKxyX~`n@X?p
zap6N6hEfWb{c;QL1O|mmsm=v;NlovcQ~V@|<ME{0b-4!Q_T*$$JDxxj^eofUIa;<5
zrP^gy7STJ1LZf6*P7cwZ5p7@6210%z39sNedW{lh-Jwx({sN~)iRTcSllWyXCca^b
z$qM{}UxK(~ozU)XryphD(h)<yDc<R?6Pl7{T`&;vdiq}OU4PE4UmG*wZzp}gu7C24
zlg0(sl;)w+FDST<$$W9jj>)_GGf;Lk3%yxcUSI#xGN>FEi!QJC7k!;8si;Dj&r6~4
zsQWs9x><(vLuSeu$gI1sQ|sz$w!Y3#N}+LbZo$uijVHy{+o#ChK3_1}G#97J-hMIY
z?CsOi(<%IKB8uKVEh~%YV?@#0r{&}j{XJ39+o$ChlJGA)N8j6LBCNBww>Wz{x^f+O
zctHA?dN{r?{i)NKs&-+BaI$m<2{}I9N*^3|3H>Qf@p-fv&_<$5@^6X488@UuJ;U;j
z)5S4OVc|KGfMFAc6I)eyaHkT1)6<FziXB#nFdY5yKwE<VKRcCuA|Qwa&Pd2$h^MQ*
z(lkjA5pr>XN-%_ML3e%RfCdd80(wI?3U=I(ENjbRpt?}p8x9%1(dNC_@-BvhrI!)V
z<%nC{rdKWer=bDpa{9BWNRjGia0tVAYVpWsql<k_+G7D_YIHec`(iX%(ms<W%c1pF
z0$uf1zK0@mo%?A*$e`a6rpx=f2tQEtbO<KmK|=8LP`Egz2zY;m4_5v{p9TCv7Xki4
z7Xi4?MF1{d99ZL_@G&wq?Y~vJ+*H6GiHb)|w*$Jxp<O*CD>2{9Hlwk3aJD^_V32NN
zG2f~Lcpe}fP*eh-sDxmm5-9tqJo7#wBKc6^T(2OWLkNGa6A>>{_&|ko9fJN;JEcF@
z5r|J#I6uRPi^|AWm4QLfwKAv%bURXaR|eh<G@_tbX`;lCwI?gX-gzw^<U<tt3(%`T
zRg0?4)3mFZDwbP?o&@@v$PFM`M>LV3gDB{*1f6SV)Sm$0dMEzXCl4J7Q<rc$T&Ob{
zMp4PvUA2i01ZH~HvIttKi`qmz7{1FyT&4$bJNXGTMn92xCu60H@2`0G^>MNYtj5Kc
z=kK1{L=5%+UXu7GsrXpeG?!pJ-YA{ImOTi|Pr&Tu=!>o+`;}z2-1A&~1Hi{#<~GYf
zu*Ww7Oy|0pfV<0k2l#GD!slLop9y(Fso^&3L9ml=g}kwk42%DAIPA+=AAyhU&ia5;
z7*u^1wTX0e)-dSgLzN3dK6iNsf^WI<w*z;1uL0jpb_V5km$w0#qhN3wcX_YM?p}HA
zY9bi2!mu27;X(IplN5+S#MfvcHuwnK_UufCDC7IWZQOiwG0tm}@a=QO_g!QvnHq+B
z8FvEY%&iE^_CS{qhUIt@k3E^cg0G+ScGwj2_I^+ZA;9pAk7JvLxO>@}Y9ifPwmt!T
zR=<K~gfNWHU5>AT?@rK}E=3_tvU2<zeBCKWWnrQmVG&#Mats7tcgisld{#NiZSnE7
zXRqfu;Ooxv`#s>Z-e3@g!mzyV<@e{nM>^{TqCptqU6!|P`Gbgy^SR@D%@!ZJY@E*>
z-(PL<VF<+e+{@)3gU^zUicNs!s1$p@GEi8n{`xCMmV+<(1=#b#eWin!4GGr_8(vd4
zyk_{&L#&q9)Yq!ZQ4YUaUT~5~D85=giY;|~wfu8mE$2B}Tn3e=`ovGu8hqsEYt2Rj
zCPvr0pK#8{GF&%rw-7*{uk|e(&T+F5_;3y#Vf<=ai^RBYehr*2vKtEHcN_p{YDHpO
zvE|Ek^(QPuK<9Z|JYVaVHh-S4^+yMuA~fVJ63^GN6%P4N6Cc?L{|qghC_MaoX@eYi
zj`-M4@MnvIQWJQtc9w&`L>!o!@GlfsDJJj&ZIgpPq+R8}ecDY9e28|p4W~4D#DzcS
z!hh|;-*DmYxp05H?d0#~GT^^Jdu;$8*Zq0bB7?AviJt;E0?)Ph+&k8K0dXm{Ks(Y4
zVh*7baQrZ@E?NdS%xm5}F%34arD@^91hTMobplzkYH<QtxoUnKS=CzG(&cv}enj&v
zv!ZEX>zev`^H;UEH?L?}d|v#NFsoq`?;^=M|GZi!k43H%<RhN)x9K_54I6vR^&G5X
z9M^F;eizPv+FdxSAhQi^8Eh<1dXM6|h~uY*QN$%VH7p?&lzzi|p5qD*2?d9r;OjyD
zd^x5H4z^l9s)b>Gli8FTEIo$A31S<OZ|}XjhnxSrdvsqXppV3a@`KWdppW-=dV;<n
z+Jw`0{AoUTFhn{OIJu`Vn90a=bykQ`p=CXw>uod7ZC$u<akGZoaIzi;9$#S-G`|cJ
zUyeJc9mm*Jq-#OySk&Wqu|MgVc@_NxDvl!CDO4^5E>tcK2$hRq;<T|l<Y{BU`0v8j
zrM6pfHX5FT+1?`U-CbARscqVzT@fnS(HPC$YHrQnlJ~s^e|oG#%M6_uO7HCOYX{yt
z2+h=3RWv6Sjb_JgjRs?HM6+V`(X`l_Xdt#bni~5c>W@`NGh=O0BX(z0kG&JsV&P~?
zEE4s_u8(?S2cw=?PG{QoPyYGwCsmQ`?SW3ZqLJYCRN=ZclC|A0TyI2z!z|9USaxSX
zgbBogovFf=8q4bR3zt8ZxjjXMsg4-ieZtii(YJer>&}R_-6LG@M1sRpIx|I>l$fv6
z5H4TL+o=ne7w4F1!sUsXof=ADb~d04Y1<7EUW)~`>(V8->LY=;Pnz;UgA0x|krazJ
z=2KjjUpV56`=wYhh!`Ugv$I2_`!LcqJA>6`EY;$O`K?fbcXz}e_epi7{y`)-!fSEI
zJg)Swk9gvKUMmg}=fOy@E~B%dBqN5?^j|kBa(AR}zx2oXqC`eTLFd>g@jQVS-ucdh
z@9w&VC)jOj@L!}ghZcqOt&JgLYwvB9SL!<|wi-LixArg1+N$r!Da{0yQ|jM3J(RJf
z&-O{tvMo7V8vNNYz0()%8?DEzE&G8dX1P){9d&QUTB6cNi&bl;$fHj);FE$L=!=aM
zp;81rJ!YWIyy%@~oENV?k=Hb|tPJfHyn&e3=@Tv)HWlgG@f6MMl<7)-pN13rL`+tU
zVf3nKlzG-ge&~us!kQl~mfl$vN$ZS8s(=M!0rW0^Bo+3=h~DY1){)PYh|xI#kH6Z$
zXz*93zz$aXV27%`=<6LN4H#{A|1P-GxUK+o<c*rBr)td8$y%~px$rv$eiPz;tS8Ck
z)z)B~MleQmJA<OEIjWxO(Zl*gt5lsc|BRJ&B+D$v1?$KjE;SyHuH}djr7<fG8KT4$
zgNbr$olT;a&J(tYIxtaQGv@EqN_)k;(Ja88u|(Mt`45vPnvYSgMe}0$BJZA92C&>%
zChVM8uAmjh!UFc7Uuh6=!nf2woOzuxlq{93m1302ju#=%vR-6tp;%$3jIS_WI<J=B
znJ3baapbweKw_bs#`aWEMo2ONdx8oHRi710LHkXJvX#?2Wei#@P31z$n=tx|<&&;_
zENKym`0I)-?pP1SXZdC#l^)91rxhz-s~!E3OynRFvW_`m4-3T8Nwwk>C6j&B%0s}F
zheY2Esqh_TslJH~TCB*$=|_G-@%$9Ub6YKXZZG)ykt083E_1}*UK-C)i6ck#k&?Ji
zsVkK=5&wuhiyJK_^KI2h22v@E=OIt|$~p<cF9SKqh!sH26+q6N{#tOG@jboMgK^}=
zs3=ooEbf9NI`kN$EXu$;sR8dj88SoEC#8`u8thC#j8aO;^f}7xI7gX$i^*`QF~|@R
zgTy^hU$FCgHD`D+#<nwkj$s3mm5}2s1?is}wR#hKoQy~IIM##J2Yp()^3$OL!SF$Z
z_lfXUPtanij_|U-$TIn~fGa%vi&umXD=DL4G}+TPkiI27yjocK=_su%$Ha)IqHISt
z-Zs63tnpOz!P|#;r3<fc;pGDFi?`DUyL?!|Db(sV=|lP)sOqH+oV@>rluNTx_8ZZT
ziXOf*8;pp*dQ!<h58U7{u+hF1?I_Rj&1m>m#AsD~P2Xx&w5BjZym26`1?%(o2kS%o
z!}UG(H`HhC@2Jn&-%&P6Ybeg$PunMKzpw-QvkvxCbsLDgya)A)711(PW+<et(W*TA
ze;mE*QdtZ7khw^Q^`UDYhdaD<4aPwY)A#>(%ATz3{a&pGy^GZ9$a3Y9<FYN{AHKfi
z?E_WX&Hho~tB%SMl8o=u;yBuH3rn6jprZx&)$P?aPn)5||B2rT4O;sHT1v>!y8h>5
zOyeI0zhpJzR#*~+<1os&zd;&TbNT=3MS2_6adq>1JZ8@8^ZAFrShm>b9gdUaysLdn
z$FC`0RJNpcZgooF<nl*aHdd#IKL~98)krL*+QRRe^9ui3)=Kzwfz5fP`9g`G@!iok
zpL}}Wv*PdkC!T!ae(BC%^TLA1+DG3U?XCRIdt&eJW+nX0AFlUizEm3+cftnq1<iY|
zFEo5(hB0T8KfT(QU+MR>^rkB{aMya@^vu#XM3pS1eRRL?yK!Et?KhXy5`GUq?7VCU
zG^)7=r`u)aXM6MWy{4&`2XhMZbG+XE`T6+;_NTJ4vOk{Q7A)?WmX?+=WhU(O=~IgP
z6HcBjFmDgk!8C7P5h8p+!@EHrissYxEF`IZQXWfvV_Wf#>L+Dl8N|{x&Ot`wKeMd4
zO*!SMKc@Sr^&}00@&d=l^x?yw1ZgB5KaZh%Oh07;7p~{yNu8|ePv}`$s}Zb&I4(|I
z44%DuRxWvdV9{`z>s~!1RFN53YTK07g@UiFH~F|^B4~oI|6tNS5Ht{;)U$#lq#=>i
z_H#A;DLud70T4<+2(%-br}d0Xu4xC_!Tz+KmoJf_M0)g;NF9;#3L=Q4kyyV0{3$$C
zMmvd=!PTU+GTtTCn*I#pB_Xf`i9Dlc=ST#JJcBGq1c^MO7ZnR+v8Mk_PfurU9GL=X
z83QQ8iXW4E{>9!)JR8k#8=G;~>_Ri7=Uz|^1_Pa}ju7e!!T^fYDwX08mbJwSY>8Sq
zE|r=_)FR|cEY*+1$}ZH<u!t*`!NrO{_`xcy3PSKBN;EmnCL#n;tl)w;h&YJM4^OWh
zN{H~o3B$6d;1fk2QHOY*Mg~P5k6b{;Ohfy*531YW{ign|E+yopf2M@=`?AI_AJjzY
zheJ8n4%kw@sC*G5;aSxwqi;UxCZBKk?Y_40*Vd#`dKHB)+BN5ui*}v0X?MRD7GAXL
zqI>vU(YWWi>XbRJjJ~<$0>IynzIpV`fhV<wDc{P!qH)eES2UjW?cM!$_m`|>-#y@o
zy>l+z`F3I1FH=(nrqg52D|`1|(db*f?@{LCq<`Dw<{V3I{!aVwr0SINJvAwo?+Xi3
zDhic%MN0Xil<-m~1H`T^xcOh}y?H4`I|BEwhv0o%^DdvXQsr>d6MJP2WiD?%xjLm{
zPa>Iv#;4=H(${b4D!>z>JmE?W{BE7^^vwJ^w4|YZnL_<8Bh#B*TnL%&HH}a(2uWUC
zTo4XHWDl(z+UL~9p>;#+>Zj&c7Wd2VU0mG5n=-7vvcC7J6G5%3pES90bo%sf4y~)4
zQa>{vCwU9u{&m{3=H~|sgp`lcZazn$lcle>0_`x*+p`GizO9ub&OVb7Ct@9+pDlvT
zcELH-!-iQeh)N7pj9r*xs-*u}Ul3d~wG1^#%#^;!XqOj+T>R2^8MYS$gYpHj%W%CQ
zb{WnW#Jxs#Hbvt15Wn?;*llFzQ>H&+(I8WI8%4cH`>jQTXx(kd7sUTsG>GxtM!!Mi
z<GU)g?Ubc_k?b~VhLJ|CTtO4@jT}uHHF5<_#5d*?(x}lQXd=EzQ%GAwTKl;O`BS4H
z#1{;8A3;I5pBg<&NV#275bCE!c_k@76EPvseMWW;qj^&h5axbG7zlx$+J+zxD8ko3
z5U;8SjjUk&RrR1zP#AwzJ!teQNxZ5aG%EY>1+#%MwV#Vu)q{q7dHK;=sckh)ZA0hb
zef5x$l~2CSlDg8OhDu2NTY?ug_K;E5m(&x`D-i>E1+~9;1zrcLcm?i37Re@FfqRVH
zJc*#ZdyK-6L{Qc}MvtBX!7K1#BQulj9cVvy%Cd#veAvh?ND#pNuu)W!AfRR*Hp=>t
zaP)6Y_D0uRbEY}jRBufvTZy+OnAoNwC2`<~_*_p|!bAEZFNgVhe*#~Ak5GGe>k@qg
z-%Va~^Izm4(H@_-F&HTHt_xp1Bro6%<Oj;jzUlRxHOIRyZ~E+EfeQoK=7rwWKJ}B@
zC52e%>Rj#cSYWvfiC9wu8K&u7+5dG@_m!k<YRNE$+$BH2Q+-XD{e0nm*%_uq@(NNP
zkUXdTnOwfJGW!KQb<=#M!*^wPM^7a!(90Le3=dtnHYeZ<6qhgZn$h>X>+?T6YvTpk
zfwh5rbFJ6k=hcOGSTu<v+luFKcwmX-NDb^>kF2loUC{5OA*k;!_l<I&C)1lz>NWA(
zpfKpouJER$S9(L{g<0P063ZR%W(N-E&ccrZGlbWJ{+-g?(%gRBv*pE4kKSHy!LXn=
zSj7m2dJE09SuR9GZTTD$(Gk1&wb6ts`wG5HsGwsR`7&7uO8jNQb2s(-JihEW8w2na
za=)jn>@|cOh)4X!c)*iiKv_DIgjTFhO<3G?4y2wZJH%D1wIs{+CtS7HEIl9cWS7wM
zHhA)P$-|zE49b*001r?sd3yFFp4z%}HM}43WC+2AwP(mbag)U(p8OC~Ed}YwBoV%X
z<A#NDNFrm8l0x_}7g7k{)L+=nuMqo59o`$JcHuk1!QU6y-jo;5FdSsU_9g;qS8?|e
zq5bEhWM>OuLlyx&ZO7(9w2G^Z5lu0iDw>9_(J<i>naDyyXClz_wZcZahQ+T8mF_IK
zgbBlzSz%`pCIDNKs7fdd_0&i*wJkfTJuXZET8heVAa<^&V>2FU2PALjdODmr?3oC)
zO@!JZLeW;Cwj~M0h!GWQUO-kg+@g7QqVCW<cj|QTMdofE)-CFl;40z0B}!=jc!L*=
zWSmaG!eN^l0Z+9=8Go~m4rd@%)mS`;oq(}|bKCl^(Nk}^1>Wcz3kjX^u*p|T-w2`8
zm(8|O`pzYE`j)GNd9rlZbo;=U{K(ej@s?x%Q^ZYiVr_!>&N{e-;g3?qd2yVRd$n$q
zmGag)I-D8euBBI{_Z#czaC*;zce%{bAJ);~^yWs2O0ZyT5VYVy-ec?Ocm~amMj`l(
zOdz(N4rdJPtUYA{FRr7*>CGXcV*Ta1M69zJ>s%S^m+R<o2J4T{Kc0h%d=cD^N7|!A
zrp_QZ36HcNkVJy(kwIxQtGYIe;GiJVW(Gkd2;-49lLxVDE~?|Xn8jS&A#y=m=3*8>
zgUAJKnTuHjY$j>TT+Ak5<49ZPVm1MrMA|YJv%BV^5ey&ULBkweM+d+CrCp9uD#&#3
zN<(P}kVQeJ<2NFMv^OFHf=q|AzULz3%XoBcHi3LO3R|WCIRwXRA}ZPo5d-=Lfit4T
z2+d)PboQ^KW1Gk<ZES3pWIATzk#--M+5PM2_&}sUd#B9o{v>i>HA23L2W>`htw@1(
z5RszC5S%UIr~L{ZjMixaB2r+m+wp*vz*zvnKqe*oIuI{qA0aEmE$;AsL`2gF9uUr1
z1hN9*h#Sc_o!})rNSh!zA5Wq8b2dwR9FIqv4UDcsanDfPKL!t9hlKZtkkjBpmop><
zX#izG3lcazUxeqYcu*(;dLpxM3B!3gng3~4{?QD|6SJPWp36hy{YlQ4&&<Gi^0jHE
zzaHW_3rN0&@Q8T?@&aHJke;oZ{@(uFv|!=5!Wl(>nTpRd!=h#DIlf@wYf}qfpBhwt
z8M#O_4ZF00T{h~bmuW-bVODCUKP~GdMC9osl1dqjFs6T0)(Kf7v)-JVb#i(`A)-cE
z-TQU%!S!h;&p(HvbAI!A1^-LIX9%&~=@mjqSym<Sw-x?(g@2-O6G_uQmk|6sOoMn|
zg%42p2@2<~8TxZq4EcF12l0r)`7uj;xx!Z|oXtu8D-^U&75{<4?^W=ALWJjhDEXgN
z_{$1^UBQ1Sh{Yknm!Y88VT!81j^#tAxk;6?A0Zx;6yR3C_$Rk>f}bpujmZwZw}0bU
zJn7^`LkJwmbHss&h5-}}11K6M$JH>v9SsBA(J;Ur4FlZKFu)xR1KiOtz&VM-iadu9
z__+$dK;hp}xM&#oU#IY!l>c1{-=*-!6#k^bf1&VSDf~5sbB2fM{ZrxpRya2<FhA*p
z@Gnw$9|eahI7UHkTp-^Jh0j)atHPHke7(ZIrSK~izFpz}qwpUo`~ihOt>8-v{$9bi
z6~wDU<TqQvas@?4gYXa?4WH{bvE5OwL`SOvXVQ+QwB!*$bQ*{rem5dL81Wu*yc#SX
z(b0ei90&z7?+tiLLDA8GKTNy;yLSkYp<gQej|%^j!udw0KcuYS$9YHs7u(nozMsMe
zDSxq-AN&&)U2I<m-&qQur}#w0VA(`e3<_pdOexdDqiN0HbX1JvvI(3{?XC{{i$WA1
zJfb>K+%I4QJCYKWi|=<%&+=k`3kcD^A~%4LI6`8eBWOms@`tDJhb8>c&<=m(UibqF
zf0Ro2W9<n}u~D8s3K(AnVVT^08|bNN=L09aSi#K-?jS@>->l#r3hq|$Q9^{<r{GHp
z9#rrxLWF-`L3R$}d|eZU36ZJ(3UZSt;~S;$@d~nYke@#T$RANKs^}{e&dVq0&lYAp
z{F)+utAckZ`fi0ks^Bw(i2o&pA5`!SMgN<^KT;4gLL&YWLewXJH4|<iM7oy~BEFpp
zzeVA@75<RIpI7i@MgN1s-&F7)3Vx`d2YrL_@`IS^<SAIJ=v?t2eV~HF6>LzDpa1m#
zF(Kl4T;b0t{Gh^LQ~3J|eyr$z$P<RkRFFTViI*r?rC>E7(%~-)LjJBG-)RcxtOx0H
z6`Zf&#R_gF1pkc+zenK@Dg2iTe?`GRDEeO&{tpE|R?vg*W07wKLkgBFSVf5Z)GAo7
z-~<JyD!7Oc{fXb(gy$>z#R}i7;8ldozrt@<@NPwaSmDno2wfbJ{#y!vU%`(Q-H(CI
z^l}s|CPe%L6@H?E;}xCL7UVxu!TE~5PT`vr+)RjacPjiw1#crn{P!sQVFjO3^cNNW
zih_S2L_F!3^d~GJMEEL&*D8F1!Y3>IYy}r8`cj3rE4WU<ixu3g;5I^}bFG3mEBYM@
zzgxja6?{g)-w>i+UQ_TbMgKtId;!uwK#2VJRCpf+2NELPdWDZw@H9g3&sBJff{O{k
zzeeF36ugWO{5uKDF(shj0}Ad_um#hXflA0}!rnOOgb@5O!ZKVeLl}m9Cd7p3eT2yW
z;|jj2;9ClQte_u1oyb?LV5Ne?6>LyY`@Alik+XhyE7%ODuOa8+hQc`l0%TA8<N*F|
z!&j1^S&Zcv<lnFdR33P*YKS6k)}xd5W@Ijd`gQQJGW)oAh}O9Ho&n!^Nzxtd;v0t-
zK7Wt6%_PN#Yzgxrey7Yr#aqUT`g9QN!KdMS21Sk=%RSG<Hxqo!i`y&%!5-fh@bPQS
zZQSL(4POy_p}UQ{yjS7FhQEs3W<3b@WPX5wG2P7s{Bk^~+PL`;d~A0{$q!5#jE^oS
zrf>k<3Of0$Y9yb#ygvpXe+RmayS(c$K<kt6xyyTR7=kWIzjBxNw-wzhZ#6okRbGC;
z(IhKJ1NgQi$)CF%2Ov18aOF1ca(Md6Z)rE5yBw`mnl{DF1l-+j_khnT2R}e*SdP2!
zpt{<K)9eLbqjWm#M}XP09qK24PCA%?xcTnwkBLTWP}rE=d_Nf?PZG1S2<JZ7_H^H=
zmh*IOzL!C;_tTeA@$4_`e;CTbu)J^LvB#G)ROxd`mbm>PT=w`*1|P#SzB0u{JQI=G
z<2x067$RK^e|g#CTL3<*J<t_}VSMg#tYo@Kl<DS5Hjxi^IW8F1y>i?NKC2v-TuoMv
zJHgkTa_j@2RgNlK{@msG4fyy&h2?;V6Nc%!%du^^{6VBx;=tV=_kzzV#{k8ZtQ>p5
z*PU|w8hlnc2HE0spLFwQ@SPpcRl?ye@1zllpSt*-5r+BW9Gkr#G=a}5N4kxVQ$2RR
zR$F|0H`64G?;=}#m{}2qeD3%zwZ)fh<8$Zl23vfEHa>TJKL8(wrfA;+8y}~r?B)0s
z_`-O}vL7&CG=xjQhyS?w7X%`{x4RflZQ0}d7<}wcjIUmCGrsr?;PRSb-8x~Xwx*^!
zOmp}Xc21H5=lBUbO-q_rYT|$!d5K5cs`*PLP2x=}nwFm9WQmg`hq`9N9?4={!y$3p
z9%9`N5~qE2PT09s^)~ijPSIG#I$`JWcy~U2!p^36UGQt;$WPeegtTQS)i@Po8RA?i
zAc<|l6L2ztKLG+&6^IW4{sZ_~_%XWMVXi~U96upvS<Oi6{v6!rGqgI6VEFQOALoFs
zt+o7l-%qXM)*kmgJUAhTbq$rL70s)m^3=3=p1Oxetnk#?4!D7K6Lq5ILGX((T^KA6
zp*rk9Br8wAaYrI}6W$E<Sx&+kHm2_LISB_DJAM+*@sn`=(@w(qI^?q<mI3vn+bQ?|
z&Ph0jI_*Y`e0AE*KI8alH(LBUpC95QK+ZrM`_pb@tsm9aM0}2D$xgdb$KH57RJY)1
zH(XD{X*Zs&giq=|(z_gNlOV_waMC7#E11r(w!>{QT!-6aBstthhUs#+O{R6Y&5L>l
z4!6lfGU9BTJM@fDW&cc61P;FWg<)Q1<`xQGb@EL{QAK}&i<58usArS_kAFAC&$&T(
z?LFOmi09n2?ebu5v6oi1N$+2Nz>i(rd1@DT5WBeZu!}o=e@A(v)=`|fpSD-neqj$h
zpjXVtNgLd8-RGd?Dm!>&v838!G2^jlgFO3hjNWjmjJ@r_f9|^Y&WV04cH(|tr)Rr%
z_0`%lAsmBV>6vG4GhiFrw95Q>ne*C%%YuLCu{yXUxT<JLFr#D1gjt*J=rDRuowq8e
zUw874*9ZU7L&DX;hl*AQr*@dvwu~E|XI!^z+{t<G7Zm_sHEvLzac%p!%DjO+W_INC
zO6{ffI;-TV14e~!hjn(2<@WAeh)HDD0Peo78nNGV-NPwazc9k}XM4)dJKI-&-`OW@
zI!imDqd{BKF;UyyF-`lR!#_gnZ19)uH_9#q*9B+$z&UDDqc*Bzk#>H^nc96FleB+z
z1j^Q)onChS*_mbQ&K`N`ByHqHP1<=EP1k;U(Q@ry7d4awM`%_5_dp7Em488X)5BFa
zMgIwP!;z2O^j_!`+W$e)t8r_U1aE)|gBONN5{X^)$z0@`{^{3VU5%eeGqF;BM~gmG
zZq>Q%HMv#C^m(vVC*WNlej8hAat0Tfrmt_x`A=sUa!X8VAk#M|v!7}BdfK<s1bofd
zK7&0tre1+vIKD80c&s2^-#if{A3?lw2aazsx7&nL#daH?#n|GToSDx_=r3dkj1<>$
zqx?R6bHq2w@5cp0>DU32?e!IS{ieCG(ll~Qy*^XVwV`Gvx3lP#2AW8x4vl)P9P=IT
zpW(HVn3k}1ybnZ1;{um*R-b0uf<k_7L784w#<}(|QSNeY%+C2a+!Ki>HlWPN4)Mj(
zMyh-N$;|8$`o-YK?I*L+(>DNp2<VaRC9$R%8IHM&UnaC!7c-2g^g58Kq9Y6-(h)ni
zIaIVVHA5IyJHRphn?-sr&IQ0=sa4FRgITQTfM2YLa0!<Fesu<XSk?x^aYas~A?6tq
zLy+u;8F&XV@HS)RR)4)kZ{o=Fn7<bzFKhUMK)Tsu(7kJ(JL!Y^+kC}6Rz#mWbJKNW
zJ$l;;kG>(@Z1bl2&bgpIuzJ!mGuOM;S5)<<3`6c+<G$pTkBVJv=VbN|WCaG~obUCt
zp5|R&fMYGVDSTj)+yxz4HTq`afnK=DF132_q-BTZksLYyJ~T(5S@NU?_N>Qf!2Y%I
zYu-U6e7U1{6OOqs&9so&BjoiBDejTpulML7!?4e+t=5}W0<YZM0VC7ASyf(NdK%8Y
z;AZ7w?4K^=m3d%DMhzsR>Sks+gs86n6usdqIQTigWf`s#m?;l{5+D4|2@L&G`*9Zx
zs_xgjOwZ2a*ynt@U!9Doe@D+L<all(5vN=<w`lt1dUpN;z%RqY3&l3;IXUD>U5brv
zSLivpM1DfgHf+v~;TQ{ky9Ov;VtQ_#M8F!;3qumY-q;vUtPlvctaVxu;#hTky9$2*
z5vHCe2r`a$Nm#IK<*X(I*{&Cg;MvT_%GRZdSX#+Ahu}FfVH9QnWmrXHa@W`orf4_5
z({+dKF_0F<Gw0|LDJ}NC&iC}ENsA{v`bG1Fw20cIMOjj5G4D&078zd^Y4PVTPFmnH
zPD+bM&~g4Fq{ZXNXcB2*pAFUD(tQ<T7;#kCq{d&8NsYfIks5Eiq{h3}Ag9#$n_Fu9
z-7Yo$ZkHN=w@Zz`+oZ<7tq3VKK5|Qqk5n8Esqs-VsqvBixl0W!Wr}YZd~=MUxD|)M
zYx-a~$JGw5sn)!h*}|IFpefawFFj>Ss-A(ZEIFQ#UZfYBJ<Sqhpw5pM%&cRN3mk^w
z(fvli$kg*hBjF<#FK4;sk{?rW2La*+3FFH~Y&E)3IA;=&(`h81*lHyCW+msNPLSMc
zL|5{7cqO0QinLR3p8<?6CwBmp@p!P?mf$oz(w+(kBEd}3gw0nFhy?rqmG(A35DA=d
zlfe*=V>4=)gR~g+hFYp7WcPM&&LR(LjNlFt#g+&mS)E2QPA9k)5BH4{9*VKi#u)9&
z$Od>(Ml+4j8O>l&&d1}?X5x-Sx}5%#<NjwP^~X1|2!%|}?Hal~;X9|RFFcP|CM&@*
zpQSRBZE{PuZ*t2xcAMPNtW9p2T{gLypWp7b$52iD?e?UC|E1s_La1szPnaop1QLH$
z;jbzG4;229!YSv-A0h-lUrxluW-8!f&kBA3UPpe&zME9|QbIh?n?eZ6hxnV1Kay$0
z%nPJy2yV&BG3pd177vwo;=4wGJVzX!qBww}n1Iiaj^ClbBSbd;sPOj{{-MITD}(-2
zFeASZOIEP}#pXTGg_0ZaQxt!rf?~@K=-*WM8U@!9BHX14|E|KhJA>)nsPLaCTx{M0
zzo<t1ZWh&;m#D^m%r72Idk`TU)#&`WK^9S2`CTj2F03pbQK3Kt4&)_-Hy{OHR!~$Z
z@aKs`<>*g@D8OG7{;|Rh76kq|szBU8OuSs-{7t}c)XF5iLE%#rJX67Q6kMrbhk_Rq
zBHR{*U#ak06n>k+?^pO9g^LQsT!*Mo^f0Sm)-d0Aqz1zwD%Ac(MpjWt_z-aS)GieZ
z9#OHVI8*bOy-f2SLpOV7n1L*hnU-z#_nCdY9<w&Z17nUh%o~g}x*jny1xtF+Ov?hE
z<%jjCkuHcCsX!hx0z_cqO(vSCxSKnxIL(5R7_dqRVO0>KyHpWEs$M{7bqPRD>(C$F
zQSb|YluXnHpzue0!XNRE2OkxarxJ$M?^dL<jd&UQJ|WVnLlaRWpVL`{)6gCaH($Xo
zT@ycyj6j6OH5>U!hp{PW0K&Wq25zu)n;sybTyfJEwbdO>{K@!M?Gq1`aInAH<68l~
zWIF&xyZC;N35vVy0acWf6dxOrrUNqkpsgI1^K|&xgGW#aQap=barZnI-$L+}Nfw8_
z%*A&J_}+4GNW@*<<#<8tO2X$ZZyyLzzG>WMJqUL43^e4aZYJQD<3ZKN%?|Lf-B}+H
zU&5fzchSVZ4SZ41$rlh@Vv4hiCVmb^3AL2n#$Dba7;yh^GXZy(w*oSeuLQSom-irK
z;50WAaCdpDA=|9-azN9tyzX{u0AF{?@eK%u?v!IX1lSYZC`SPVM|aB60zRu86nHc&
z$6a_ZWZQ_-tOj4BbUN%ufZ4P26!`dY;5Kf)S0TXoPIDVK-;mPeeESg49(-+BzKh-Q
z@%?P?r?blBk1_T?3}s<h-Z$~s<9iK!6!>oQAqe*PQp;t1F+KzlhVi*I@w35)s_A0b
zH|+5Z0-x0$R{D(3U5?S<dk1u;OIb^ktQ><7$sp<Nu-)Z26MPKM_$;}atQ_;f*PU{#
z1D{onDwQ(hbC+W?_^fj9bAg6@?)F$$scFN6uhVju<0s%_c$Q;;VkPcwkNd&bopSsi
z@LA=s>XGreHSu2u-<c{sJ8+kG40haDpGBXhiT`!*S>;Gq5fXQ6x;KHZ9(0zMbL=$a
zb8F6Tx5Wq1FHExdZm{JKuaY>QJHDUV;<J{>lEwFkEk20gczj(n@xeC{zAOjhp&?v?
z@qz!iDMRP<#<7IMt%=_Ud{#ZPerOn9;#bws8iyu+T{v7FrjhpWIuKxLYHLS~5U#^(
z;{Q<&oa37K$2IX)f7>jev@A`0AG^3P$2IXkizYs$@*_6UK&kek3xCgrQxl)0Tk%j6
zzX$LXJZFPQoac7^0DcyJ>^1Wtb&hN1f3BMO*4?#>c|$G5y<JToXP%NI=Yo={=?|?*
z&ahm0NHu*sl9*SDPlF`)W)z=AO@H`^n$Jm1pPe#1Xnc4~<CJ+*#>|{Zt8vntdE+LY
zGVW^*kH*u_m^yya)KeYA$)}$_?To37r%#?79<(exZq(c}R$|Y?-1g|QB~2^am(88F
zV%ehR1??;6j+-)L(u{e-B%I6pMB-jhTAkb2ytuh(W%HEk$*0Uceg2~Gph03=7GU$z
zg{@6XM=x$|Z(rODd_mi)(eb6I@F0>}K$^O2DV+-!x6YrpVA;}^)^oz;<44VHYHM3L
z_mm~`n-?x@UKpOeY{fU{H!ocf4c8B@s~%j#Z8LLQmmXKsKdz?V?QT11si>@D^m@>a
zppW91wIwTCSE73_X=`2Fykc-v(>rc_^bPOThV*D%umBx8PJTRv^6rpo`r>tDUc?AK
z){m>{C)D)+2VVppd<nqTk4U1;Shi}#g66q1vDtKG%d!<qCahYzpuKh3(v`ODd7{>j
zshYk}v-e8n{9U?d26FFxQ1`?LpU{0&yie%lFOav-CJ0JNe>}K?=?rUE(!Wo4+(4W0
zDDbhZ?TyW=XEx23H_*y3hgQ;mUMlHRXWy=e4^*h(LutPkmG+0$KxzN?hIxghv@d*r
ze@G>LyifnGn?L{0Qqtc9C4D2-yg$&1D=l{#+n>fYs75ERkM%`)NoiHIBUl!_G#DuM
zZS{x3ktpycfqS<$gd&lD7Wz6LDXi5_5St2k#hg}=6Z+a1Ev%J2J+7!hi|Jdu;7Hl=
zLZMK)-=SaK5&HU=1m_&BDngDVarDvpelo7KfhkzwhZkQlrX!3+jIxfR^Ttfnq7nZv
zf1SLN(}N2UJ+T|0_8-`R>-oerdX_tN=gms(AD66F4cYI<b(c@4r2k?}bVKy9s3*Em
z^F$_TV<OYFiy~jw9*G32aTTGz$NmY?i=&T5&FER08Cj`~i!9K-6=~ESjhxc@?bgRy
zjn+oZXj-I=Z8~4u&~&EuXw#&UFzzq?{ed*0=Kp2XZcg!ctQtZ+PduX9Wu4kv=Br%0
z6o%fU8wHF8L&HBjmFo?#LX5!p@FX;plex$>{Y&01Q0m$)5E0u2@@(4$mV5=a3y9Z-
z+%E7jYWFL<UEt_nZ~R?u8O~;!DbDQzkobq%E<jC&Fdl2Wz_V~qB<|QQz*k%wsY$jA
z&@To*wOybC=tDq{Oheb23uQQ#rn}n(!g8o+<!U*gOl=pyG6~m>xd<($ZLu68ru#9j
z#Ih6k#j*|Nvc+^Z{1HUVbs~sZlfVqS@D#I?AeNwD_=mx4hi!0@a+rbmM{FPXk=i~m
z%D#QThwTHwL3eNS*PJyV!&lT}Mau<so|X%I?fn+!J)6HT@7dsmM$Sj0%q8B`l*h*h
zR;>Sh_x2F1eqCz+^E$bb$3J}!K{6ia9)e^Xi9H1O$M+EYP1Ma&+DEqmxVu+n;*$r{
zK}m+R+(Tf5^1Z&1`333y3i^p{0{3B)z>@2|S+$8>1cSIUAQ%)^p1F1rbfJn}1a4}4
z7r}Mt6zY@r*l!^^dYQnvILk<xK&2r5s&OBKK<VJvMZlo8T?7;fBk?$P5pbB#C(*Wx
z;6C8r!DH<rAP?`X*{tX1(;eSYK;&*Prc$?;I|}%r{X7ZW5x`vqB)mg{wIcw#3wn~s
z1*!OsfEaXpNu(N;*qyLN#U*wpY*FzXnIsA$Rm-p<TzduDjN7~J6*vZ>!MN!heWVl(
z*NMFXhZhac$3??qZ^uQ$VK)qX!J<KJ82Iu<!{cJZz!xMM)Ruw&M*sPb5DipsOClQV
zGqboM*S2NACL;D?%Rm<q@g%kkxJATM*fL-j5zpX~SxZDbgX?$WA_BM1W;jH|K0P(y
z5E1)urEM1xu}{w~=prKa=|v?D5%H{wONfYPRXm@Qh=7Jd9b^d=9>;Js_4vjBOR@?j
zrt!eO=#2q$(bI8D)x#Pc?8Tq5Ge9VvYFi?NWOW)2Y~-GRZz}E#AUqVK*cqT0qg@%%
zMWiyTwq;^@m-Gh1_i>rX971OzCnbDmcJ<}=>?S<8jfKD&6yL#C#B;j_g{S=3bzb)s
z_JDr8A{{;A(<}1$h5&xuQ9=79!i+CxLjV^NVZ_`DlyodT7wa8;tMHYU#X}vUFJePL
zA9SX;{yM5@1o0dwJ1hD`g`c7DuPc0!!j~$1y~4kxaL!~i-fI-Rn&rVS;p+(TOZX;2
z`1d2k0}41<6G=V?#7Zo@MCCw%)Lnsg(PHt43Irl>Afo;K$9@CAU{$~q6r|!675c>`
zC@A1Gg?~f&Hz}Oo2CRV93jemkzoYO@g@0c`QGuVT@XsZXLsX#sdx~`}Dh2ZphpkBP
zh>AqTeZ>_1@pj=vN?hR|6DgcHi7WhLR^<ZXRu=%|#7tb_AN;}}B@?v)DEtvACu+EX
zU_2ld_@@$<DTRN8+eRF6_eMgb^AAGI=5TL_xKcpDSqg3>L^w7nVIw*``Pvn{O2NAo
z6jz5J-S>$De(4(qaITEl93W<_ke?tP&T5%>EW_)uSunTh0RqY$H@w%PI~xXC@eSK2
z9xCCWD7D9T1^BwNVc;#yMf}JfP(?XO#m7!Sb2Z)(3vC6nigY^s?7=@lCGc~^GM0ND
z2zEXb0>7`tWP{6GeEq@qmd)RCy31Pt;oO}K13v>_cQy=sfQIbOhJlkYD%kF<4~Q*c
zFlM@J7&sk#Yd|O8r)?N`5`6sLbQ^bh{{(sezMBd7Xgv1dzlF@@E5vQqyZAOh=1p@m
z0lyp%x>DRc4?e5B$f__bue;q|1z&f{;VJH3IX(m*CAr(U%kg~-#_p8kJ@8rOpunVI
zIqt%PZr(<m#tT8#D4h=b5n%T0%m!a~HViC>;F@F)sA6@;cOL{|GQNGTbj`BvZ5a5!
z;EN$F`yYm~Ff6ZIL48Si_cjc~z{l{64^az4+^wMA2|i0cDmDS!8wTzMpVb}}ijncX
zjK|*p9tYn+(3q}RK>$ovj++t5Ao#h>halMFI{-eb9F|;7R*qkRuRG;<4}4ZRs#M~P
z&s`30WuhDyD#DP@-5!4gUw1YP6x$Tp2iW3sw?{enx>Jsmz-N`isz>I}y<uP~_|8=6
z*@3&fw}Ox5WV?OZhJlB{$8^ZYPb?bZ?hOM^fv+BP@^LzyhJ0=Xf4(fO_#pa)Nfw_U
zd{+MO%8B#2;|ts3vlhvc#aCsE4<a}opL@eV1Nb(<m*rqQG=%OA15bg^D}0@nd&9u9
zwscuPG>k7WWZ1~zVVkKLHoT^8c+K#khukqRvZh|}AAZL`OFxm$@f`#Iu{#FNMg!`i
z5ox{qNqgMQ*P&nhCa_2*K6Ea#5CQ$#cL7g~)BM_%aW})~iR%?lj3?mNZg=<>Y4<zu
zRB_#6f|RQLJb@s-Qth`6yr<(6(S(5cm%~3@ONpn={G>T<gEH|#?CbFFB{nNtQJ7e=
z9_#SW)@C~JTy4GsFVU7c@IviE2VNj<^-aVd67vBG+^2B?z%r&bMB_ep%TSCx<-&jA
z!e4da?*k`^ZNwb{0mvJEDw0UNf;ik4EBqL#geH^)g?f4IJX~CQeB(gN7qW4nrD@?p
z&DurK!d(P$WaX;)Vm`^frGQt;I_H=~YYCcay!orz+nZOkEIyCTnB2pfQ4tr^9;s^R
zpqB8=<|S=&PnkV(MBTX0XOn=vA3C)EkM9+jHx+umO^XLd%fo{v9sT}?A%h3=U+I?5
zJr;2xI-W&;tm8~%@$~3Q=Chl-EX4kgx%SiX=ZY#jqTtl6u`*EJ4`Xx2c`MtSmrQP*
zzoKcyc^Z}2K@@vHc=ZNUueIUgvPeTa6T(_QI*lHCrjJa<|NmvLfL#Enll@;Zk8c@B
zY#B&J?~=22$9~Izqw<gR^<e!ROnSios--Ji&smCnQP!@2mc`4O+BF=U!%rjc&vnl(
z!vCXtUMKvm?jya+-ho>{%u6S$ZSO!jsd`)i)2J{c#ie{{RG1krx^@}-Cdn=X5qtZ&
ztqXbH>y%{+TU%P2S7=5>x=dHbI-zMn`!Z59)0t5nTf*j_r;d#^DuP=4=73$UO$j&Y
z&dUMblKT!sb%>1!dv$ZWnO&5)E<iO({MG=zyFb#+%d@><t$No*cY5%BT()U`^rlO%
zU!zxf4}@E_Sd~!QHx5d8P|$CRzItidCP~rntbXvFU0V>=uj&2H{Z-ah-<Gj{t+#Py
z);0Q-{%wmV+;maOR((fKRKNPHsBx`-=X=`1BL6ih*Zs5T6YVcWnOnTEjIHVa<+-XV
znidO31F^L2+y>y&qS4e?B#Qfi1)id%Zr6muz7`8?PZO?iMC*)1GCFHS9<^9{=Sb-i
zA*$db@f0mx@#vUJVC>O|r_;N=A>@g9J0I2tg(^dy&dlwb#y;?Zx6|0s*wa9czd7OR
zOMk6BAJVrPJ5sLRF?Qz*{+-bY8!k=hoT2%4H2Qs8_5PRsG8=0AR{70-=f04&HAR%)
zMEQ*?Q(68Ee#DRyHBf%@+Eh{g)NA~z{Jt%oSmxG@|I$(Zbd*0WmL4yEK$JhA${&cA
zKW%%ut^Aqs@>}IaHxm9;k<54vShXZ;BpT6i=R!kBk9k!2^-iBCzo*kg`Ay^)<-d&O
zH@2EP{G$A+EdOPGls^UKPuXhrzw~*`{cauWe_p#Kr1cxMpQY)oRYy&13o&A*$hkKb
zMJt{gl_^8u#PeiqH$^^mtw811yIs1fBL$shs-+4Pf14xE!$X5YGS5%Gz&7Ad9O(0#
zLF-lkB6AE){yUJX<*y;wlzzsK92V+Mn!{)o<IbHDoKAZ~iyor#plM#iW61*^Q}=nM
z|I?!{-k5>2L`P3e4S4+N9=+P<(M_Y*iVV}Em*+`Jz*DfuS3Lgf86J5md1_##Z&GH)
zb<B^piuTdH`n#*l>yXh>r}rfjwTRaO>(YD#r}}%s-jo5RG0^Mj<xT17)d!%=y8Zze
z)SKg&Yu-9?byRPT#Po!9hX22j-(){|^l`pWyulfaNBNKM)8`Lxa!yU@;+~RQ@H(&v
zo+Hy&<JzBP82y;s3okY=F*fVavOg>L!fKEV)MFhXYF-#Xk)^O)m(|MDG<La~CdG1r
znAZ2HWhnTI>G7Uee`N$%o)F6%SbiubjyXY*4TKL92VVst_%MSg6!mWb5NQfq3<&xh
zW(2G>v<|A)|GY*2zRoe=HGd|K=6_ckJGbKDKu>RK;i=y9Pc11}9bTMw{-#B>-odF^
z{a@<YV|m`Q7oUC6F5kMw6QqWG-g9Tx*4*{P-e(sDR!qJ9(n|u1$7KCtbD+hX<IU(j
zGBpq}`+1l6mNn)-jck1-#>TrG8|GVDuN-fFz?%|I3ubr&!}9Ypycsjn(&~ox<{|l&
z1(O@SIi=n}y*I1an=;+o)0~rqfz_|C7)1jT-(O$BQKWhVJA#;ZH&X^9zZ^wsggPe)
z^yNOT^e6+D8apfULmWFJ@x;~GSLPHx0gk1lDJ}N){Gu0uc9PWPi%DOVQ^s$pd*Pdk
zgYwtp<S;x}MN=06&Ce&Ah9~u#Ktmy-VLa4<U(=%p(bT0-wm&Z?mu@lD&*QSsD-ao>
zE>EDf33##OrFQ)Jxq18^yN+S09Djaci1-7<E#3I@dxS~*6=~LC`R7+uk@f)|p&5UH
zj7Mm_ULfNLv?1*adh{e;pbdxiUr;LI2{hrH|Fx1owF&uMEBOmi@kb_j!VF*;q%tP=
z0{gl9i;N4q>eBxX{9sjfccs7&vBTz3hymlD=jaa#G2k=*F7)XCdPp%a<Qu;AnF9_j
z2wqsQ=h?uD(`Rk^H3Y#=edezYLKMvQW|W?6R(ace=QZXRtj_Bl$ntu=p?lY#abJ%W
z6e#VX8Ka~)$?bhb<C#O}yb@T6{W}?F{V+8!)y#tcS#ei{eeo+HKz0}uAa5K_fJ~oa
z6CjNcAhS_wv#M`ehBsK@P3fJURySD4n)=?A@Lf^?@sf9%5HAb9(&B~l&z9k`o|)2e
zDDh&SYSgzIzTWYmj6}(q9YzvCbG0EQ%^D<NNt&I86g78{)>YJ8V@O%^EWPc&#q?{9
z++G~9>3ArGZZM=6qM)G|y1|fgXc%$Gp&JY-h)x4eL3D#*lSDTfQWUk4nWE@ML&~BX
z$W2*vqhS+9HyKhY93(rX(M^UF4SA@vxH!7Wkn(5(iIzON$&do68AKtFZdP##iFC7y
zM~I}G4Vz55*{}(v@2fCEDt%vtxfn4Xy;x$~brDN@lvu*Tz4$1?$IF=ENJQ!H4}`ND
z2m2q<vHs#WfOcUz;V3*j;-8S;YjDTsB7pK+3L;V*_s{I<+Drm+I*sHL$NfvbGm`VM
z0+9wD^;<-{Fpv587!P#ie<>VDhD>>&#SK3Gm=S_<;hahE4jyR3Pb6e0<c}`POn?J=
z^90Y~0cV6za!#kqGSmmqwMGK^Qp4WzB4k>;g&-(gOwH7`+`XQTzX`8Kc+thcl931v
z6DJh`cCV+KhVd!lopB=TQ0C(dTRs}dN<*3~&@`(+i1UH<i4si{e6Sc3m(oyS1hT>!
zZ51~D9gvv;aL`3F3(wtnpuA5&--Ky_Q+m$s>e&aLGG~nh42cSyOD9c#JkooH&3lgU
zgVly-9Uc_s*7bBaQzpR>PuE_vLDVaH4ILa_N7QR3vl4s=g<eBo7tl=A%C)`!G_baV
zBFuCGndp`Va$6<{hw4kp`|y3~fh2v2ft`KHhnQ8AR$`)NNkjGB9`8zQYDK&|PIUDz
z714MrCT3eUlf8fK7X3?>c$!sWM_)c{XA`4S*7LNk_3Y|)VH8CZpR!zs79E@pW;S73
z;I#F|df`bsibvOG6F5WkK?qqm(M46+BUY5IE~>oaJ-AC3r3$#F(WWB$|Ht0D09H|4
z|Kq!N_ukyxM{@Ii5lBLKV@M#ptPkE2MT7u~l#+xbnAi|v5-j*gQeVY)K(qnDQnZ#@
z+oHwRZ@=1twXL>V5v#S<uf|7(TJ@*a+J61|um8_yX7=8_n@hN$SZy=O?wNDu%-NaQ
znX_}}?3qRXA&9=>zrP>GlV}3|h<{qatqO7?LBES$!X!<5RpHc+#Q7_R={pINHSJD9
z^uD`PI`0)nyrzAKgNs$MRx+6G!QsLyP1%Gbs5Kh<^U31jW6kbf@eFY!KBu54J@5m>
zp*0T?qO@-)oMj=7yDid_34y06oNwL|FH<;Q2_ZgB;b$nEZ+lU`^_c+n9O9f8k$<g%
z>lOV<g<q}kn-$J!6ZyZT==Ui6K85pVAJZRIIDfJc{~v|_S>b<EP)7qYJ*Z%gg2NOX
zMTm0lWIJH}<xax%$X(-`d0;^p2VmW`n7^FKByLMa-&@D#wSvVXZXFPT19=e)baZ@0
zL2>JV|B-m6d?d3fqN4%l8#2WCdztBZ3Lm2I6BT}n!l`h`zf|FM3a46O{&t10Q@BtU
z;NPI|%_=?W79rogivA<T_j85sSMYa={*uD~q;S6B!t#8ea6fMa@MJ>B9i(t^i$I^G
z@R<toa|Gn)OY?*^gvhs(?S(h}?j*z*vIgJ;;y5(zJb=UAO8c)AGK<@Tl{n{UwChES
zN8D1}vg7Y!B05K|`lJ%p1usKM!+HSP3kpc+5OihXTEeA7x{P2oQF9GZ{3y04IZlEf
z=|T=_An1UCj?B1}a1|*cER?f)x`13q974A#cqic?P1~*DPYJO^`G|tQRrF^S{<4Cv
z6GF~)=nO)hf_D;9o`OFmq&x-L$;khl!e3SJbwcDj+a=TM2!S^%e4WC(2qEtp1ve{r
zn}QmbL=fja<-cedlMs#L4CPLO!ci8PSK;Klfka2(?`Lr>MSlo9@w%+cwr5oNxn69)
z%w*ivv7!=+L4jfiUoC#N4Uc9KSeb+GYVfgPo#A8$-<zly6|gf@C_Z*Jh7a)g+-u{r
zqGut^UXP#Pu`2F?$Q6lKIrx4Gz7dMY4%RsM{sg{n*cnvZS>G%0P`*6|pR>Lr@Id)6
z245#=_IeD(1Luqwd>mA0+HhzFABrgY1{9qL?0(yE*!eoZw+=M6n-2#A`JDBAAAHn`
z&fu)?4rmWfdz`^p-_=kYd^|dXv%cG)l@~affII8^2KcP{Qh_nVs>g@m`;$zLIy>v}
z5_I=pqBtbttjA+ebbK~AgR>qJph)7W$K~L&>Olp}z<S(+1H-U|IKxeck+%<N_Wtq;
z_%?_f(I+S0m-FS*GMWp!Ry*W<bBLzhAEUmHIrz>kk`qd&yyrl$_rD24HLV&nio{SB
zf%T<wx7Xt)@Qs$qQRfeU+2uV5KIW&qLd8kk=_2t9@S$n?1R65z@?HX;bw3alf%2U7
zcn67MmV`766%k_9qXI4s<5apGIP0+vd{#Xyy&9_?UEqtS9^1fY)nlZ(Fy%SxaX0wH
z><($1zA%u_c|X#jBqxj1=##S^XMm6Sc|XP|R^rb4u?T$e)ME|!ta_YalUIuSX74YZ
z;9I8B?Z8>zKY)+*Wcd;lBg^M>33&&6Ry_hXKBvpd|AKEM(kTy*FcD(OD+H4z52`=R
z=ae@Jd{%w&C<*g9%Qw{~4=OIq=ae_yCJz(eFrU+9Wg+<ffmGJRE7=5ex~x=;!utX$
z-42{CEAzo;weu94ym6DtrWV-3kvvu=O`2RT*^lh8vJ%f2gs{iTVD^xbwuZL$*7ll}
zh^=2Op~A6G@#^~KcC7^8ge_@pU%jTTzDX+)`+8S3H8$5<@y6y=YqS!4TUN4GUAU^g
zs-eE74lj6#tZnTzwO?M_R&yS5P*h(Dt6JeiqLsAPH>pG$fjR6Fu+e!*O?!K5BaE)~
zZB`kY*3??jnw2YC>o2rRlLeHQZCSgr`CsL+qV979*hi=d50qLYMQHDQv_8U$r=3^p
zio%n$8*MoI<tE^K^2p#7He?GkpvS*sAp#~kJW|rM2W;u|D0wsrPZb*{SR@0kYOh)d
zAU#apkHUkR8L14?Jz7c>o)hIP%hAjw5-Sj&0i2}waL{Ap=-%FqV>@TH3eniy*nVto
z8pU-bcyo~5+Scu-YQ=TYy|HYng|jbCwh;8%vMFH%L#j;5vJH{4GAo@q%O+SD2jC<N
zSzS}h)bSI!AU4Cc!846|bxrkr>9VT4bn2u&3uac$;dnc}vS9lBMR*B*+{`g!3TCQJ
z$_vhxTkV&OFB?DZoC)I#urW42HlW!Y7p9a>J+6)mRv`zzbTIIxgU{QS4!(*RgG;*@
zXZ_e-Vf@eWUf_IVO>-6IAWijc_zHqceB0my7Z>>t_Z5V`3S52>;THp6L}-Y(H{6Tv
zCs%upn|nh<M<4Z*#QObkls*m}sFeG6y2<rO_w%}^8_<Yyi17G!V)pQ7T{r*XG7NwC
z6FG~P%$zxU(IWgJ36rK*p0?!7+4C1y&91CGt5WNXq|BQ=|1^A7N76eY^hFiRW>=kA
zu?RkNGv{iTMiS;vpI<S5j&@0evIt+@Su$^WrFL<Iws`iU#Z_~rSIk>dIa|9(3(Q05
z(}S#w%?Tq|McnR$At`;GFp~bDM}6uc=_TOynSg7kS4!{mo)4TbWQx-XBghu+<AjmS
z;fM)&``R|V*=Kec?xbXX9byVT0Pzz&DShZDfr^hs?9!8RhK^2-_+k7;H|d8VWJI<A
z9$yvZhq2Qzg&#&}5Bh9DVOMEIP4&)}S6T`;gr?5hADTLIf5Frf_fMNzw!drY$o*YK
zmD<(0`TKcJ6X!&6p8lj>_|31r^wpw@Z&trnIJws)upz(>6_)mz0?P;Xdf}*EufTGF
zy-`@y8xmMHu(t~HdJ6=W0qpI<^xkO#O9S?9VX(JLU?E`d6?%YGXuM(&`1^%dy9;Zy
z-n}zJ544=7{mh!xqD6&afNPLgbJtG6(ShTiJUG=waO;|G>Y2bKfoInqk#xj2kza<j
z?jo$VZ)?;qNfj?5_xu?z;~R$C?Ma>VjQi3-r+f5Kq0x228+>kGqA%!6@n!gOeEGgY
z-|#`dGK_?;6qW4pxJM-?`U=OaG>j8|4Ae(7e^i}elmsj^CmPN0bbz3b^OyV(>`95f
z6wjrjYVCxe=VC#)&*Dgwgi@bHaC_E~qjb+n3n+tFqR*JT1dap=qf$KU^M0A=TbQ-_
zdA0|}49>^)NIgog0Gn!)t^u^5x_Kw*8t^b)e@@DD8>y*Tsi|&k?tN8eN~U3CJI{J{
zMkvFGb<PcC<QjTf$ZZ5+bkp_u5U;eg>y!R|P2cC`(a!sYw&o8qD{xuINLYwMJFW3n
z!@-dtFjSu>T1@6*emWS;E-K=0$gxC~qnAD>kU}-Mn6$9!(@*oKQW>_B>QI0BTz@vx
zHX|)jX(s)Qq%>Y|4`@gCVxF}M#C-4Jn4Z>oh3=|N(;hAbc32+;EOJigLe8;luge80
z{DRc<WL^QjGG3R@#T7yJa~|>qr$=PmBxK1*w+HqaytYN~kcciOAZK*o`jx3I#EWT+
z^-ZU4GPTO>Ua`4X-*m3O@%1CGSc!{HryYtEQ(J&^EBH)ZPpioAC!d)7h2*Kpug^zC
zW4#6w3~Ci=<Nbzr3f9JwfMi&RCmAUiZva@u(o=N9JItHr4`t2FT9otVeDpz=MN83B
zJ)x}E=4Tz8A5v+7G+f`0iza7khPNWaRt%#U6o2w5kYElM*YJ-7We^tM6H1WF@P?UB
z4OE1tWkEddOkz2h!YLIYTFa%yH&MNYV5rv+0Kb7WT9$uL=u-=!fa0|TT=*?Tf0vL|
z!3D_2ccO@AD}0c`%N0IF;d2!(_L&6#w<!nX^t*(p$PbkKF@!iYtr9u*03LS4l8N_{
zZv|NEl)S49_B(FzP%E&ChUPZ%P2)!{-58W)_(G=PPc=p-7$ZEUG2RQ$RMR-wWqi{W
zU~Hc&S+E3B41WlCaw1L-xq^Zi^a1&~%TENc!G>vu8(1_bZs+a1D!Sv>)YV04Pzof8
zl0Qa><>dW@SWx<%g3l@_o+P06DxA8Ae1{Z#L&3Kd1c(adQCI{)>!Kwhfqcy*Is)#M
zx*;-w)75D>n3wBc3><B=pxEWTjJvozhCHXW`V`!-GJ8e}L@35#&%P!hK5O;O;JZ@x
zAR)&(Ijw-X=)6CQ!B?TK%lpKzAKk{@n`HmO##czQm+xV8Vk?dLtaz1!?-B4>vdL$K
zHHg^d{T6(=c7kFobMPHP@9$M<cHpe<Bj|7(QqIr`f}Na;n>xqI1pGQ2&>P`U4L;s?
zHX*e!1GVXP9Cp4I8y}in1oGX31Gl|JQZ%g#d<!hZ2KOOuFW-Lf{o0mpMLCY_d|NT5
z4qAye=(Hw%6&-g6(pe8Qxd<%Z>p1N43e)4W0xkd_^HZKQW=Py=JzEOCc&umb;IrD<
zZY6SB&#nO93S83}ob`Pfe3rJvP!WOUby}xB0H0M441qA8(>lf1jjZxfS1>T2(>j$3
zKHgup3)2}0$4x4qY%?Ym9NC&wIx${rQog(a1J<N}YirUSqA$t*)Dw<VyL|qvNpqlb
zsCB5#j=MGKg0hK6zv<WK%$ih%O2(c-GU2G#0qqv0DU*-CMM>PEf&H**m&e)(Xkb6A
z{=Yi@uiFo6z@ilQx3fR4MM)}gX;J#ofJMn>QQC#6ru-Fld@V}y4jj`OC1)!}WV5Tb
zhBdA2nkykfv3AW;DQ>d?m7+!ILPA)St^)l0T9hWE^r0Z@Vz(%rPCUG<ifz4ug5p?G
z#kO8?S(JqIm=-0G;<PAfaTt%R4~_puPs%PHos13u!_ps2^BR0vypLt6@A?(if17LT
z#moeDq@5vmfo9o}hTH5&C&7+15q6{!*pWuSj#QxRNLj*mlq}8(;#{KaNZA!5lnp7f
zqDa|~GAi<w?I^7xTiK0LE7FwBC{&T8>_y2HiON<KtT4lNB0uazVG9v^D+2D0Si#`0
z{=qm-!O?-^pFGr0W@#VtsoAWY)4KM6fdT9APv^jZgikuJOKBPfIXVL-z64J{gM?ME
z4{dMMo1}ecOCS4?XH<yBoZ;vBOkaY}2OCkym*&f)l?WChm#`2e`f_L_GE7hBs8uC<
z5`CF85*aSfML>U;=u4vkCxV6)da+CmMyL9s(S&GbGm<LpLa+&W>POW@Y(mSjRzHcV
zf9f_Nshp%uh^|{<o6s-9HlfTE+Js!N2^l6#LI%G580zno8_JZ1pv+Iv5cDyWEPqQ`
zfh!dK7=myW7<^y|qGGZF^V1MCCx#*Dv_J~A$YQdDH5QCLsnl5Qq&l>gUg6JX+GeDM
z4MFpg(s)5RK1L$tBLqWpU6Pa<#4C;odIFvaUeoLLdb|l<uQ$=_^ZFA4-Xyyrh{cqK
zpaq`+L(oo?2F4$gkR|KK5VQ@+@IofA-zuO8Tq24Xg8HUY2}KM+ebc!#6)^-wr*j#W
zlmSB!7GhsPL(n?%IWq)t#4_++#xexi@3_SiATO%=*)jxi8H<LXU4&TVzFWcF3Q{|e
ze!qebD7aU_hZTH8L4c@G9)(2^KC#gl;XuAm+7MK&rUl`PAmTIx&A?ne9z#$YR;`EI
z1*v!$p#3siz!#4pXfUi2cSHL+gVPZ7YjhiXZ$fcJa2kSciPI3YHBLj&4)94sdvpn%
z_5D6n;nUG90&^OIE|1d?^fXlGoEY-11I=#W$wQx{mSq!C8#7RAI}Jf&Y<&G0g1!L0
z1wu;nX&+Gg{k;}^@fd=Z#AygRDNaMs^WYm7T{MAxfU~__{OPhC*e=ozA#tZ6C=Gn^
z7=p%u&uZuX3_<+z*@_tDa~guSgD)OK(0$<J{bW5b1VkY2Gz2|pD_?(xpvS?-`%8J0
z!$9a8H)*o6>`41g9F`zuIXbdm(GYnD1}s4XmLSpLKKp(}pROfnLfL<SB?#X&?z<QR
zuPX7q-lJW=vsr?smQMT>EJ3_Q1D2oxOVHZ7dVIX)^YUes0ZY)QX9*HYTv~#DIA95~
zS%U7wTvPsBJI<CMaR-j}Nn%Z^<Ff?8_Mn+=Y5zH(o9Ccv?&oyR6@X4V&<^}uI{3Np
zESiYYhk~q&-3~ODcz9Knb|67<tf<ls^m~VA(Tg!Wi-h!;b|8_`uN~-p-HgYH2=_*O
z$^~|zeA<O3l))}^&@^wPU8wKW!?FWmUb4e5fB)}m2jU*g@~1n`@!El&Rdyiw37vm9
zKOt!cs)wggEIW`MWe0M_vID^^L_3gW76M8;P%_+kqU=DrWi*m@pfD=!Kw)NS2NJ1v
zI}jX(qAWpAu@ydT?;!L>%<-iq=!duuVM~zHJ4mM`$R#a7R*XJD!Z9f71g{{=Dd<zR
z1s%JZwJ+cu$rglRDV&0+oUFk7$|>k&M8^`fIR#OZEG8|iwdfQ?t<_GdLvzt7h-sUV
z7PbY!DTo)`1KP1W1+ka|wjj}jwi8#+25dq9zD_~ncRcQ~W#_S0H?7H^eehd60q_sl
zf~-Np$Mb)>E$A+2UuSUIf*wJ)vG=CK*@8C5X$$I!(-w3a_(F0f6;;GCV0JQXLG<Kv
z2B$6P$~bL7zlZ9K#}<@tv+?w23p&BZ*PkuuWbn~e;0*gfu-Er`@Wo>bIwwwB&?#}+
zf?kNz78Fd!(;sDK*Xqv}lmWhYY(Zt<<I{}t`m+U12VXq4pl^WB(w6->1^pO&Rz0XW
z8HhV=K|iyVuRmMR6X4_hWj!c|fzUT@a_NMl@d_%NFrid#N_S*i(3_*hb;7ow6WNsp
z_Lw`bDzfjK+=s5FwWj$z?q3(#^e#-29BNZ9JBQqLk2#$C=#duQfv*JH=ba}vy|Z}3
z6mfg(C;L$69(3%|5!yQ+wcD7v2i?U{c#?LF4QB_t9{Bh$&8yuUj`Q)CuH6BAR`@aC
zb?iZxqy2Xje`3_5fJWdaqSA+mJ>M;ofdT%8g#dC7yZ?>C17gp2i^M(a@Umn$81PaY
z5ryY#bhfsF0l%RcQFw~BI0{eGRz~52wKY+AmUd|ro~hj!g=cHqqi~OQR}?-@`)?Z#
zjjKHYoFuk6y_#MDG8^rC2#~mm_ync_9#5|)`4VAO6}Q4`6QA{ND=x;Kk!zc<vm?7^
zc%wV9xno(mR*d~3nNStp)J~*~FID7nYkNCMo_OSK_VBCH+B$Dd?fCEoqxal9x^4C#
zC%ktbhadOriynMs;qCmy4t){sHMJ8^mB?<F<5AD(tmCoWpG+6q_k}AQYjeNy$-=;f
zpSjrG5+6seX^QE7#do&28rJ9g3f89lhh-3NdmZiis@+mIb^LL))QJu@V5A!`(tW;+
zbk)$iE^Qgkcnja{6R+Vz9ml_w>3_}!fJfNmPbdIQ+TiYS$8uU!JKhCF+N}CjHEWyN
zxs#xI{|7f7bpPHI^aZVWDAl%y$*p!Ob~bBmY(6iXSSb?424+=l_3dk0!YQxof*Qux
zH`dlt@vdCk*wo(G9Hu{EsA|bVTor6<uY)Zkoc^5dxa4p3^|cN4wO<Z%j9K5-cu{>M
zN8b7iYnmd}df3oD!n6K3+u&s5AMNA8`W+LW`7P{-^#jz${e*5lNcel*{2#&>br0zg
z|1DvyOYm<5F%%%H&At^NHOjsvDUMZQ*tdeei?(kCpYLnmlG0<@w`58m`&N>*Bi?;_
z5If=}p{Qa*ykF`;I5j1qF=4#gVHk9361*byc0Gvg@&qnSU2o{Y!N3o1+`_Z|L){Qg
zPNnyKb+?J>YvG2K4YyytW1T+IcygrpY`m*i!rL2OzPfOOjO)8gAN<>%Yjy|l%e2<3
z6>1x`F<;v6+v48n+p<-=I@`b1+;sk&?k?jd??$snE1bE)RXBTvw$;7G+p}}V_yexZ
z2{(Ce)`mX3;_($<4y_8^nzuSs7aE&W7YcN_ip?t5ursTgL+6Fw&#Ma|1@w7c3EP&>
zEKc`qUpw=J^tv1q_^O%Zz`r~*Fa4F=nO&}14`kn}?ah8P+jZ;K8T+3aG)L>1Hc0C>
zdm86lz2RzYTDIBk?a}hR-EN%S-CB>aWy6dgJk>C#YlCs?46WL0jI4Pou{&G)qN>qi
zRio`%MUH>FdGqQycgY%U(Tc8L;VQaeg?1}ywDtBGqgbPxJ-2AZ8C6MD?RmxbuFY8;
z3U;}Mon3WS)q{B_-1~mcg`xRf3Ae49IVs)qjWsh*O@BWp6F6(*xvd>F8=JSdD=+&B
zEj1@G$F=SD8P7hYZK)WfZ8W!>KWEd1O=wkfqjyVUzIUS=XZJ>Ji?Ma%jQdgk%TWGG
zEwN{sH?i9odE0@dviu__p!_=S$Ysb|q#51F)1z;3Z|k0sbHKGpEBe-o8&<UDt<4E`
zt)8=LL&;@qb@Lmi-uqVGn>lB86?LuZ+MB&qyCeJRY}eNA8LvGh+f%lljyBX)8$R_^
zVE5bDrcm~Xm0qnt>()lE*zfBxyL~+y(enN+#>U1u*LEdr@^%~O57Sl{TU=;E?N)QE
zcgyXfM|is3H){of6&WiU&?CCSJt7@FB7h#T#L*)bcX_tWLc6(TkH`xEXOD1iZ<wj2
z7i7=va`oh8cWH^)soAcc%h4lD)gz2>k1$k^Kp)LFQJVzxi0`9CFW-=`^^4&i5z;DU
zi;iZGFwvqniymR1M|_uc+GyB%gc<G;o}1lA>=7Q(Biyn_<YjhwM2~RG9+4BfM;PHA
zVW=KqqDPqM5eceC$nr;e1eV|me79D5H)-3mwXu2oU7K_H`H15Ds!a6OwK*B+0V_6?
zpuaAu(o_#v(lw}SMc1_K>$JR_RP@Ll=mGLRbNT@%LL=nT<Uc(Mr|I&1H4>pa5%@$A
z-@cBVWCG|%a5Fs3rRBiOaK|b=S;sDvhOzB6>_X`?VXHM3zUw(*_2{6hC_T|<dIP1N
zg501{l+IXcYtTIXFN`Jn+C66`4cW>fXlr>sw#m~`ZuKaia?*}_55D6Nw&U)FN1svP
zc8@M{8-v{XC{#|@|ABI;$L{gksPSVwb|Z^0a>qF%;r~!x=feaS(DWG|ZZRhVv(XAW
zbL7ZZ5uHM`Wl<}v+p|*A4+5*kadg&GdZSo@;-{xwdWCVN>jr&#+9hYFU0Mp#VfR(c
zS37zQQ4Rou)r<02$;EoTNED0VNXL4ySmDIFr*NLFK%Hc@c#iig?l<GsUX2fy>G!SD
zf9PWGbsP7v_ZkoDXMH2>qRa~mntY+mp|5@Mlz)u-QgWv+(QQuumAhj}y(g4+K~uq!
zmrcDb$JCd-VCt7w`_>z6?j%p!#Z!#+*S_RyeX+#Ia$n*xF8aEsBkvJkraM^ts(bC^
zXN%LM)IZ&G>dt7Xc^9m>{KQ=zz3MVkKk5IJ%yvs=%eRHhOexdXWK_9R3l5>DHhI?a
z+wfBA1J7mtCcQXP))U9%T`>R9xWub=d)ADq8~QVpa;-aQ*bT-y%DcYH_p?qTgCZC1
zP4xY=)6<w#l#e$2OpL_eb0iu+(~AQBP|)o@CpRPLPRYUd-~FS8l?<Qg&Nte|yR(e-
zlikTnz?fB*>dsDfyYoWeP7vH_Iqt+^{^Gpiyov51M*Dboj<Nm(cghkt>SmUKQk9H+
z1tWy`x&D9@pXVQvIUzFz;@2ia{JIm|$&<mBQRLQ>VB^$velG8`s|>jMX9f9g#+xW_
z%!MMM5zg`OhReXbN(C&HDquDe!mnnWo0|1Fc$-OU;g=>feOXGz?|?o}QlD9~{>9Wn
z&eo}o`0@BHu0VhSYH;x5@mpNU$;7WAj*rK0!N=u^--d%9kKcli%M(v*#ycciU4bAG
z3KSoY-|7mbknl$w;^XmKUFnh?pQq7pbtU@vBVq!oBt9O0t1Fm9!sR5?u4y~F23NS%
zm6A!~QzTj+kH6KGGnm9=VZ$AX!pG}KJRH1MU|UX4yXXq@O5-Zm*PsAf47Z+k$#i%X
z|KgXw5}FV;qH?giU`3yZ>){`P=Xf>PSE0e)<3|_&(xBg=G}ysI)L{Ru&u~R+u#-NB
zXoZ*>%&#<9d%PN~uU@oku#>+94Mv&NV6BwdzXmH#OMN2uk<3C%dwof#rj4z=5`8m_
zBzLo?ZS`5nXs^$Nwz?iAGK?ST`IffIJx<yx<PT6)B@cDGhbdK+M^&X8No7Jm{T)s6
z+0{?9R#-vmCw|j5rhc+7Wb4-(o?+pv6rvQ>4Mq%2b)(T&RdpLuSN#%KkD;qJ8d6#P
z3CUDezcQsV8iz|!S^dhC%IHkuP*%S(v$LswsLZIWer4w65f{qp5i>Q7NS7dt*Yros
zOrbl4YHO?^Ay=|fSv_hdhp2J*L1v+>9yQa_NtkL^R*#xlgGjvEuB;w4hZK|e3lNWP
zt~QJrRA75XD=XLA(YgvgnL<~=t~{MH#beq1nxA!qSp=IpBNEyDIvp41Am$<Wzh>`6
zJU}QkrFLnEkW)(10m6ZXZe3eIK#MfCKp?PBiGd<WzJ(FKC9(Nplp~wvNJ4_4U5cLv
zh~UQ*3lbuvqG!SF!B(g}sGUpO*g$B1HcNI}sb+wJ(i7~&fjn~w**YK-(BMciA;p1A
zuvbJY3Ess)4nkf`*D4_*9OTvT6WJ>D#-?x@BBb-pKDk}^NP#T?#@KIhK=LfY{oxeG
z=&{SaBSIo}gDk-;LY6?LfJFrM93N6pE`pzk=pq7H+69VFT#_VQa+*aufXK5raJLCm
za-Ee-&)ls--~s|EaFLbjLxlCvwMDk-%wu&}0gwq)>E{t{6S5W&$i`kkpsqR(%p%Ok
zxf_RUH^v5oOP&`aW@?MkGK@VU=sdqH=xi~@C@~UNAu8pajdaFJL_VISyd_HB^McMZ
zzvFCb<Yz2eUI`@3z#+@W80yMqT~3%Ta#A8=s&324#K1u$^O8fvWZtFx+?&kHtJ?A|
z6&cmZ1;~*>sD`u{N-U)qN{qZFL|z&qq#AM#B}|S`(gg%}isX$Agk+5ll5rsciyHq>
z+6__QCXfZ#IM*&&%B>_&$x(x5IOwu*8DoF4hKU>)98R{bB?boN$UI;dfdhlpLO-->
zhf1qNu~CD%_B4y;7!4{pYBb0mynukoy0*~D>_vpd#W=K;dU<3tRN9KXoTEV&uF@);
zB}mgE1AwZczX5PR#9-qMoDblT1A{S^EfQ8C8s7kTOyuMFcR1t#U@ThRSjZDy7vCw6
zofx&|Jz7dAJFztYR3nBv@nHwR;=Thw<y~ymB-U3C0`{*S@Dm81&{q%q)>jX(mC+Hu
zdeHY{2iB(!e2z~YU^3#ML_U5H(6lE}RlfB5w1Qg|e4G$VHob&NP)`bfSK<72B-3{i
z;?>DJ2}ANL+vI1Dq{@)r1^)qHtfefbdvI_wmux~3&<hxN->hKqpunQE0tfO8aUjnr
zC`u2U<BA)|93n(%-cb053KzWx>B;OxNKYdKeuBcw6n?V8rz`wSg=0Nc@PA3+oIf)E
zYK32<V27e#tMD5Y&e6>4en-LYDLNmbr2kamPbmB;g;UouUG!62PqaQ3((Yuv(j%>p
z#b(u(Zy|@(`h8w9;o1R%XwHnjx4`}svUtQT03vW8FY;1QMXx9*ZUOK=633=o?-HWO
zqQd}BP*v~~0?$+U5QU$p@KY3iy29rxe3`;mDExedH!Iv~`mZUvXnI_yN8zIBfm=<_
zo#0qL(e$AIO5wjD1pd6jdlmkU!vCglaSQO`>7A@6`tV(<z7q&>VC4jyhrI>%pGRaC
z&5Aj;b2QlXp~WL^1)AE>Od}sZTlp0ae2pU+U-3vWMth7AZhXZfA@UUuzx;{^KJ)>W
zK*;bX^D7?s%m=>W5fH>6Kk4yvmyZZS_$G^+nu|ppl+cCs;mZi2HAG1Op#a1fMi<mv
zC_R59a5sD`|7tF*{R)0C3x1pgKhgyqH4t<_K}Tk^yXHe?=J#Q(n6rEz<Y1#j1VGf8
z|01VQ7s%`k{HYTw;C9HoDv^AAIywV?*oteZgonrj0<X)mFhJw=`P|1tU>I!AC^-A>
z^3>~w*OaJ)Vo;zM&|aJXezpydW)WDKgKs?e>SA2i`KJ3VsF)FhuR_V=&0yF9^*&bW
zVu4#(&H`pH-!GuNZEWFqm4ok5@Ude!!x|9m@?Hkt^-d<>&ibx_0%V7D24{VPP>@vo
z&d>>h{kn<hy=OR?fM16LO&bo2!N>c~_JHCLf!%LA4m)2R_~wE}KK^oHAfL0ocY}`)
z7H4qQ_kS^93S;m&>zfO0M78e>&iZ<BGtPE00e9AS1^BG`qNpOosz)>UrpCCgvmW1u
zBH;tq8JzX_2^0-=r!zR~abLcsEpajdch-Xn#j1zZ4_S|Ua9|j=SR!)4S7{+OxDRoA
zahkxl!Io}CoqX?s?~EAZ+{t%p5#-0<d(3g&X;}1m&bpWll4kFJxlkI_pt1j9D2u@Q
zzK+9QkBh)Z1?vnSfMAz*2l$wu@(L9*@gxYd%exzVmVQ)h0_20qF7FZWS@&b8O`fwJ
z&w{T2d3jw7Wf5Z4;~yj9+l_3*$VfdPIxNpwk8$9Orygg3&#DKaVR_Dad=ZIOJ@|NM
z@ZxaZkBdiX+GLR$eRAH9d%?&2Y!^=W7>GOT@e}aHQ;%oBXVv2bAx+A2eqQG_@GVp6
zcHpe<G;}I!8Urhd2rQrT^EykxXVoKM<2%dIU#h`366vfjpUn)h<ZZCY!y`fj@;T*o
zgU_mOijB`%z8yAsb`K+`yj?bVoWL;fy3Wu4+z&phU6{^5$R7{*4~PBW!xW)UxY*Gy
zPut{8QQVXV&!O>?3Tz>~i`>M5f>J@3=Sk(|0xO#^b%M-rWY3{$*+T|AhyGQ&$O+$s
zu%D3dOQN?zn9`@)*t^!J<vDbKV^xF!&!HP_H^6`b*dB%V?>R&@^@xq1_%k+~YVLL5
zB#p;G&!K+;p-Frv4&p-q`J;4)!sCCXz2CR8miJlL5nECWcorQ;&!Va-VY#bnTD`VO
zvyioob&VH_RkkRnqZm8=adUwFZMBDE5ZekI?OWwGr=#i9XB}UsBlf)kr=tO<qXDO*
z*0$yC4Qp1{w6(8U4j-EH>ucNFmW$6|RZWy|IrVx)b8QnE>l1nyXtPdSUenUjw!HtZ
zaWyvAF0aMJcy(K2TNS?g)Y2ID&VWa9IuZ{b>2&m@OLzm#T+_U&@w}?}Yg$*=G=;r%
z{^OjE{y$6y<SN~9+xSmzt97)G2kR%F7T4FGgcp%px*9#Mo427>?x%J0kA(lDdmaSr
z<8s8AS13SMyUP)&(Jn`V62s-_fUdVJ{z_wA9ekr*L(SlGz-KhJSJq#+xMroGd8PC|
zFHgFL24u<+U5@C1WcMlpDx8Yof`t9^lF+npLHfR7aR0oB%hBscayi0-`~%$(`{^CM
z%h5;o-MD+M*VFClPJwHQt4AAIy+3)|KCM364L2XH!H4s-hQ#iX4bwt}4HY3@uCd9R
zJuOsF-2h4rC`q}~fLB-lJ<I6Xm*v~~RMtm-|K~?tMX4TbXlnKu(>1uR=r@&WQ?*2u
zhPOX%?aDrPdW2_8HPid%9fDPHO0{xM%Dr)VR{=~3g<U!8r#DucJ*nSG-0-M$M4IR=
zclS&i?C#$AWa=($!)cnQ#~7&{xTV*%Ezmt&tMh6F-frw+_T-hl$vp|($vrP=v$Ior
zJl&z5GU1jL>`vX4(B<0fzuAMDd$v?G1h*x??aII1eT%O<apTAaIE6G=EdZw!w1Ek(
zq+GU$xn=IZqz&o@yL<L(CuE~MaL3Zde)mcDZC<!(dAmK~*70=vd%UIo?gX3@;GpAz
zQ_giyp|%@b+d8!X+?)b%bJCvr@<G>TSC1S0U<TZCLg)=A?N9D;ZE|hBCi{S<ZMrNw
zt>H1vom0~A_gv%af6X3KZRBg)znGKX;K?t~8PU*@cWKVBYGYe^_26pvRysKyTfPvS
zZXSLrZTH&`estgUs(&Vj`)BY|=%1;%*IGRdJ#|!^{gb^i(yPCW{uzqdKSSuBvsC~5
zdarA1pgV;QQ3VNb^3tBXsyEo<?GE-lrTsiR8T~V<C-l9sU9L_3n><@n8$7puu_0lb
z7tVA3?N`h=_dpVy(0rQ`Z~CNr=O@zw?w;c8NbgMQxnjm$Pr2b#RXHeOlV@w_yLlV_
zs2#}mZ1QjQj`wf!;_Tg&u$AtH8=gw)4(&2GxVF~Wdg%EF(Hp}(G)eT(;J=`UCW#)J
zf*y*W+kITOT-7cO|8(D4>e9Xr4m^ku_;8N6Zi$#o03Gie^!J&#C1L-q6sP}|x$y6%
z{^hHJE>l+?T&7;?F?B;PdMId+=natKNzSXcdvnc8%H75SeVX1}V(uorxt_!#g&PN(
z&%o=NZnMChFdBt+oB5xnKbI)dG0kYW3}XeZRv*Tn3lHeS`E$LDTwKqM_;dXUST&BL
zdq)^%v~Xalj>ex04_Oa07b??Df%4~qNlTcNkSI)`NEfCV*crsqH%xM3sT}LjT<X@4
z4<uoS;PN{D5qOT*OX6CX{rA()>&L6~OQoCF4~3goV)@VLBk_eheJPnkH-G8Wo$!(9
zkiK0f?t)*}*F2X@cBMa_@mTufp3bDv2~P)%CU;`OwkF>NyMAJ%yDu5~)=8DVLBg}^
z!bRr^&#uhOp$QA-jdzdx60(fR9@5rHr--?;J^I2wc`liCTa>tjufLbJ-q$wlX`|k)
zcR%iHg40-@`;xWWe5;IQ?v&xz8^h?{wfd~G-6e^+gW=jW6iyr|Zgcqc?#?AY$-ChD
z6NGD5%c#1td-7Y#JbA5lithrW0foCU(f7knBip^&(^{F4f|mPCjLbi9Wa3ka0Y4li
z5~k+n2K=M)iU;}q{=l8?Y@=zTJ2V{(>1l)9ImvMPqF0x1ZAM1W?+%vwiwlMn2-Z!0
zcWTI;XVg!2r!8?O7<pyx0%KV+at<rY$O!oTL3fDR{WIXym6?(e5YRoyXrRYL_6YP1
zUH3p;s2@1T&As#3)xi#-%tW^r#w#Ns5tNv#a9m{5&$W4UF|Ser%Tm&*1g7E$dvtv<
zHH$AR;RkitqicCe2Bu`<^_m!75?@L!<d30mf`d*H)xqHFi2j8rd?czvA)@~z3Kxm$
zv^1ir$UqN?>dZ`{iK`LK$zik%DZ*c(CYVHgmcZdIQInEN{1WDDgttUZhRjN5iIqM-
zf2#d~yz7Z4B@;gxH4Xc9txU}#Z3}6ZTi43mA*B5lG+#@prq@b2z7{lDt(0+e%CQh7
zw89QZou2lUE8JI_R~cUu4zCTynR?pArQmSc9KB9M5%7<|bG$0-CUny$`To+6&(qf_
z6?Tw*ULQ||rP1?q<exnqlU=^tC^eQ2HJ0-%)ff~`&~2Vo=kBaMryo`3TWeh44kmmf
z-B^F;K3}ut{koyt*I=x0rxe^|6n-+Q?7pxn6K`IA7A6^g(Bo2NX;G@I2CB@RIoKT>
z9Z_cPBIAOMP-g3=OJ$Zd3Ce5*m04l@$}9z4@w2PUXi~C*oZF;>5>uIl-*2Q+`-5(C
z|Dq73)t=L1sI@=pef8S&x>RhtarGFA?SFKs*`7c$HCwMPRU0=Aq-yKcrEZ%{9J;Mn
zm&)x7;8bqCy3%g+Reed9`iw7_3SZTibg9sGlA8+cCEcdcUe={5`iSgQX)o(iAJw9s
zVV(9eDn$kMGZHPO_OdRu+It`ht@etNCDht0O3tzCHMX=vubpqqxAa=#f3Q<nF~`_#
zXdZa7^oj_d0q|b2-g6VZoJ?@!AQ&!^H!de6tIfZItdesfffTf{nq(`;<Vss|os~pL
zy7VYv?0FpUaA+XRM3*tObKv{H7@i{{g^-t#DPR*}kfPc=MVLvIXPV;DUO?m!4%C1^
zB`>g&$Eqywsj*0Wn3Jq)XA{u=Y-k(zbTX2Oi-Jx-NrG<W^C7}ZfViuZ5f%q>30MU|
zXN0etgHDiZ(HUW5)5!%u3E#zc07WRr`KLG_<nB&JCPAt^^L<@GX5=JfmS_CvmSjfS
z1)1k=i_8cw6A7~r-GBoXB$y+v!1HxDKqOcoa_}tnj?>O2*dT~JZ^8jif@s-A5XfTV
zPR}LG6~cLzO}&7CS;&BN5k}&yGR-0!EHd#dGcB}bV&TI9av&(mnM(`-UI0VjS#hPE
z;%bK-0wZN%mJ^co@I!zvqM_K;grjkQlYsq&WI|I4Adr_m?0`|pb>X@o!eJ77!0?jN
zIZ4DI9#?FzE+bPcNo+U1uZ^xpAnUZyN@ad^?Qm1RfW$*M)YwtUORX#%D6+l_t@@%L
zJ|G54wz$wj0%j9*E1zwk>=pxs*G9*;ssQHQovZ_&wxAPmv<o^Tyd|JpcSg`H;kJRY
zM+}s52#4y&c`pv|?&)OY6v&Wg_FzF~gr9boXZB%1W`uQ!1U3*yh#DyTB_MwfT!R>h
z1eGEO&&zRuNN|lH^1N9R38G~eL6qwA3kdmxM4n|+R}!c@5!Pb1fijPosB+|4W?E#+
zG>=IP15RJPXa)Mjyh@05o_7`gzQT7BCLfd27p8#>TvYn3I(?mlPQuzxBTU7++X_ER
z;mZ`hLg9@HZ&z@gqF<r#4GQ0^aN&srxpyd>KC8Um9>up;;SVePcM5-2;fECdhQj}$
zaB2q15qAfxad)zfF_F285cDyGI55cs_yJ(d8M}DL2Z`bq!R3JKcQPB*ZS?cY;-L+f
zes}^0@*;8Xf38!Q3k}95PgZaz+XD-tcM_sOty{wP@nqX(037y~*ndPJhiqoJFgS0G
zU1N${0UmK{a4SCJPGW<VGnmzh0HI)n6WL{isDY>vprE5>Txj+cC?~N(>BB%DkE=+>
zLNptl@F4{`ktTj3#)}WD(bo_Hr#m#^FBR-naJV7qGZb8@;3W!<#CTx7Sqj!E*rDLR
z+*z#veF|j_zx*FUoU8PtS>a_M+@Qo6Xf!}OghL)$KOSeb)9`b0csN%iLbY#~w;FtP
zF|K>EgYQYKFW}>MeL{ueW2ay^fX7t3?QMB0%UMXXUv~}~0QV;xtaz1!?{x5?FZBs)
z9DEJnyR{EjUuQJ~ig-s1K4*Pz2j7P=`1pgzUXO1;GoKNI?>f-XwBhhN_;}yh9#BXk
zU<~zfR{H>a)u5A)^H2uzIqSO&qi&|XAcC`ReYZo~WyIif*7siMFg}i)!CBu2a$yB^
zG68qiH;9gF)fY`ELach^gO3k(XK?n@1`P157<|rpbmpVJanxh;kofBHC-7PIfUXmP
z^|%KIhHQ(ZXxiVvS7{+OxDRoAu}>?A&spsW@ELXmp=3Jc9T=)<qhjzq=D6<vK^f37
z$Qhi@LQlhas~SvfLSb11WPM-9VXw!;ky6ov92GtQX7Be^;A4KuD^#4s<xeU_05}hP
zxW#=!J}zpPcRBd1`+=&9KzYu3+yuU9$jj?e*D{dLS&yei#pkT%8Xc*JrB^A>Sq~rh
z;;F}Q@LBahQAMCUXFVo?kB(og2d5bfvFfo3v&zXbIqK}ZAKSsl{FH~N2*jQB_!bi5
zsmDI>S@k%<CeP`t_9Xb0sdPJV)_2U<$aJbdXSJE&v+5DBU6(%&?EU2o@Qp+|>+84i
zIi1VeZ1V7%Km^Kn%DWhRR((@!d`@}S+T;lfJa}WtyU8X`SnL&_(^>6y@a;ev>p?jT
zgidF*nYanI$FJby$?2>%7kt*Vb&BGmym6DurwS)Dbvlx-+V}|*CP}ZgBm1hAO9eUL
ztM(u5t9Fv=ZS21{hvR&j%CB7A9qzsZzG{3E+6qVOt41yMh%G<yrycmq4*Y%KB=H{6
zSB*15&ahf=Plyi%{yoHZEBq63S8({Ql~=8rFdiR<9`IfJ6nxiK)zsC6eb-jm9obg3
ztz9XWrtE%fxHE!Qi%(3;uVsn56<NY6$ERG{+v{6bHLd4ujGbUDq>w>7+SmGQerz-5
zOgfH!Y^om)_^}Q6u?_gK{U`ddSq~!V$F@6hz>iIR6AT~E;%k#~(e60;v006Ow2y}X
z<|`t^<;NzzMy6qpHBOEA@vQp@@$syKg!p(C>3uxexKy1UAgkSzjnrsQHbIHu$rjJY
zvxM}Ro@^q;>B$ygLG?Aw^()uo(LArd87^`m&G|(wr+XW5`$w}xb0~*5V~dfJ<M@nL
zc~xU`TYF7&ZM}H7<1<>{PH`7#mQNc$qE)zopV4wZS<t9;M}JDISJ0gw)cWUrJ9ihs
z1LtaQVAIfB{WlH0)pwJ(yZG+n4fWdCoL9BH&8}{Jqp>k{V=6x5G%Xt+gK9{|2Y@OX
z5;mr8c~o<4t<28dl-iI452)1qh1oe96B~jX_X&FTrmO}@&DxmMz}$N^*OtWW%#FbY
zz<h6ZTDRGd+%r}9meGr6l!&?Eg(dyXO!)W|3YrH0EDc_Ee)!s@!!u3hNzlT1G%Jrs
zv+`i)zAf$^`r3KniDqumRD5pr6s(4kp3+^a$!jLS7tFndG~v}JVrI9+XJQpYmdFiH
z8&AWuh7dk7l>nIBjSpi9x%lYUmUI~txpT!etu(hvLpKpTIY>=WwbZ&3wuEdsvym35
zO^Qm>v41$rmxa^<y!*_!M@v?1CQFxzw2>;!jWk(H9i=CC8d44T{~6uI@UHT0$%Fry
zZ=-*UOUK94HU_rr)x6mO_`Z2dz1^wsk4xoevqozB^@FaSV)hZO=&sZao4gs{&F#uS
z%spB=Q2J8lCVguV$0o0i&wCl0hHgbq+Um#Q1GRE+;ilrdQn~`@H-W8{4gOp68WL~v
z!$Zrrt+>IreRYFzoA;LYwX1Sm-RU<C-Wb}Hzd8Blq+7h`ZPT;$9&dKi*7SzThJ;PB
zuMOIiq54!F`jqTv?0=@M|7jZ|eJvaPF=eCdZCTw34F#Gh?oJv;M~a9QptorvmWtjW
z+jR(hI%V5=;Pn~lm6Fd4^J(2_Jwrs^6tq}@h(&smshLW$TeJ8)T0u{$<O}!CB-|IP
zcP7C{GBMoe)77=*bq9ej(JGCW?zp>oNKNS(EM%J)4IvSewP0UN2&bi}G+iqY{epcl
z-x_h~HL?w4PWHuoMKO^k`<a!KebL(!q+Y=24MHDG%T7WMqDI*;LpzX%o@3yHa>hpX
zAK%t9v@d4Uo6QGrHotx#+rKHW^-*nMc3@+n_^_Pz)a$Rwo|cLJl(`8#?5QVS%lJ-k
zgQ*Q~sBTE;-qDcM-P;iC9?@704Y#8)rMtIL58n?@IF^PnB}bZRyT3_WQp7lOcL%rV
za>SwBvL8@y=#D#65WX+f)s}wPQElDT-s&{fG6glMs%5HcEZUARt+%G2eD&blo*V{W
zxR0Z6t=?{pfSiqi21^HLZ^{ho+Qfz=+X%?qm>kx&8d}cM7?HN3zLj^|>`vMeRP7S2
zZ`Bxp4ze_lm4`YwsCwPu^zF#7zMZ1<Xk?Vw^{vHc!sRP|eQW7d_Eq>FtMXeKSB@R_
z)V})G$|=W(yrKtsL26@(b9D68x0W`Jt#M^*4d~nc_3e=GXiYr|eJizRO81Z>=v&F>
z(ZYO3p>M5z5nJQRyBk~ITADGo#+9Qiw!XD;#@4tp=f6VV>d?1IQTjF*zHbp75=-BD
z@ZBp*-$wL`uJmn0Z=`lxdPCPni_sg=yA~y)e=SNx4_g%KV|mvtN<odKuPh4m^OjU`
z4U4iP%rjbOF{!P!{T&CXulZXBPRdcAoiujgT@34Bq7^5+2^r9R5cvD-7+skcy6`Tp
zOWV0h&ycRnx5-aYdf>?HIeB$y&~@^B^&v`po$}JWN3D-h`b^Ktq(PqCS?5OFnA<!R
zNx^ThFrS)-k@f3Qx-svDNigij{1BZbhqx2Q82VVZImn%WFH?>|T|b2{Q(C1urr)#?
z!^z>lOerpaZ%*32Ov!BgGUe<(U#6Usk$n(})i{pMsf8~kS%Kp1p3Gl7!j~xv<O^hY
z97{WGk@955`xD}Q1H4Ei-j6}LcyDBov{TY;8By^v5Te5PDc%c0{$k=t97%{om`VlT
zs~81xAn+Wod*E*D$$h^Y9?rjBr5`k;f8Z~Li*p)WoY!ZpKk0*vqV!_Jc<1i)$4|Z^
zyWrF_zwqJOeRWSQ``S5^*6us|<)tt3@9dW|e{<^JzpzVUUn*-DRyP{)iA!HR_v)oD
zE`DYFvN88({$~8LaVydvxBgNOq(5Q(rS7+=>5pd@K7IcSKTyZAq%Pmg%<&12eyi{y
z-y@nk`ND(l_F0dW-gEL<Y5RXYD*f@SweWCWaq5{RD*&sLM;ZF}Zaw*q(uC{+;8iST
zLvh_xm#;WyvMk%uYb9L%e58EmUfob!^Gu`!@s!MS>2qK5&6|Jsy$QZ)Gk=^=|4-jf
zI*kuH-08z#Hm=m&jh;)Y?k!C)^r6Fx&M!^ipM>L=pF45swLF&g;@o@gHR-?QU&cBK
zLnD{I5cN07S5<U*qVKT|;~mX?>F7;uxV@hV&GLqD!%oWf2Xp-a_)i-v{JDYLypqwy
z_{Qe2VZ(;|a|aQO9)mMNMwUM#6Q0+8e^QVE9@YrKMN9by4{i90?o4&(o#0L=%z$IJ
z?<~JRBO^B>BP-wz8v5+qj6g<a@vu>&CkWvXNQf|Mv=G!+=sE7xA#UGk?&Mr|LWg@O
z?hgGSuhhq8ptO2gC?g{SN7ir^0xA^CFx(vo!O#00En8^I5*Pv13gGc^^!`}dk|s+l
z@Wl@!p$wGpo7PS<mEL4?^k!b=61iIH$f=MJcJyve&EgW=Rivp;cdp6E`5n+*B=uRd
z(_2ytnc-JRg$E*h8e7vcxLn8m13-X}c58Mn39}_(0top-NVtH6wnk<tDkkAulE5q@
zMv=hpVt|8L#+HzfhJ{(UMIuXEYWgog00Q>5tQ>`awQbN~B8iP~-EL1!WBhbvOXP*x
zGqZ?S2^<;QbMuH_BE%wZ``{rWFMTuD%DmqvZ!>t;%Dg`(4nNPexw&M0g(%!S*XHLF
z<!fz;>uM^RHGO?rCW}0jl=YI5Gl-NX!Lw5E3@IYzzXXq@3>!&`iO!d}u2%4j5mi5n
zl=YHQR!*KC!BZ!ACZ9;kD}qN-PM$^z`*GsZnwF-uZTMXCMQJ%Cenk*hl2`}gAW?>g
zNjx{qIcy9$Q}Dz}JU7f)BCflF#HBT>8=Ixj$)}L@yMnq>P$_l#TvFc`0wTO;RFZlM
z-hP5ui}&Kh5UE#_x^!jP_?cB}*21~<lC(UMpOnlI^5EelC*X~q#HF<n@~ASBPbT?X
z8@c=>k}nY4brJ4UPb2wTg4;$uU6k+lAp2MnS&&Q9L<jbr8=>Tj4(sFf70(E9mwddm
zqLfYHC45UEUQxa<Lr~6*P-f2~C9$Qw6+NyaJ?kKc5hirPMYl68UGQ_`fzHe<8Ang-
z%#r13L67YmlrQP!hz}`{aeTkKvuLP@WBRRk=}Hg>PM5AEao}|6N>mL*b?Hi04P<rc
zN>~kqb?KJ0NkoQ;8{n&%Ok|`OsYf@*Dnu=<Kz%elZJm8XgtLwNTzxl0u-@O0^PYHT
zJP%>U^DJgOt_RQ8pD;P&@fiR0I(J0Kh&kga<c!CfM_}gDDd!J;W<0|`&Wz`kB~PZx
z<G?Cxn=mu|<b+4wIn0cQ^QaT{oci|@_KaUvn&|0B!VX2pbIubfo9EKU_8xA|b5(zH
zo-g%3=SdqDnR_voa^S{A_CI_K_?&{P5`7PM7!T?0OQ($E`+c8@IZ&_3{Tq^_=0L&R
zJWf+eIPJ0KKx6u!1BofnqM$nv_yp%bLTF{oInY&(IZ(E94kTt&n4C?OVWK;bg1OK`
zdcK$o-Hs882MdDv8Jr98buBB%xzL@U#GDJ+-^|fpG;RAtP>7lo^_nqeMK76sr$sND
z{mzSCF(VTruibR1ziOrlovmg_(8;fva?Ui2&jK-Ldd-xRrgJ3)+W9q8&YG?yMa-IB
zGv&1Dza$0f{54a~o8FcbkxNdTMu-^>_5VTBK65%~+NVwjP21e*5I#-JDa{Jba5#B7
zgijNb&?X4D+#!6Lm;`#W`#4KGWZLFWe^&V)B0DEge^&W_PXcC8e>UY5>hHuch5EB8
z=TKRZIn<k`oJ38IOrqX2<t(ZzGK+fCl+&okBh#oiO*xOs6mujoYkJd^6R8?8Nm3*^
zle$ZAiFwnTrkqOsO>ilaoJ&nZCyC6Z-ZJH6>RLgyrbus@ayIoWso~kwTc(^&4U3vi
zy=BVzRBQBn>Mc`FsD2hbp?b@dGb*2$4uxk_Z<%sRRViml)|Bf1nQ~6Gm1NtT>TOd_
zs{SO|!}FoHO*yN|6Z53V^yzI=POJDiWc#%0ZBx#xt`z){3Dn!BoLK#r;J4G|%<3<o
z+h$hpn0=;J@0fk&R_~a7CRgv6eP&nhn0=;K@0d~Zt9MN~!OFKLSbxRWv*nBl-TSZT
zo)SS{{i|u4WBt{%O|t%K+GbgQHPytZ1rwvcnrdRyf{D>zO*t|0aRT<9bsY}C_pIx1
z0`{JD9ZtaBv#!Gl*n8G>I01Xlx=szQ^PY7bPQcz%*E#kH7<FHt3E0!t1Po184)sdk
z$mx?1QJ?eXGStlRC1s_Wd*+(f_WE@voLQ=Q0tsg(>Onn4Pc^gk96i?<>>8`nv*@Tl
z=6xcsiSK3;aup8o@VhTSg?j*YMnI`V@vyA|OG(b?Kn84565(4Cn-408*T5m4b%+;0
z18B`?9Bf*#OJ{^rRV1W?9u9C}!37o&j74T_TF~3UNDmIs306Xopff^M13Cf4MF$Y^
zq+N(DSQwL++gNSqAsxFf*plm<$&t+}SPpJULD+ypie~H<2w(~!FC$YdNt2+{e}n@Y
zClE9tgFMShEhJEdTVUncjR<#PLq$LAU?j4c16c*x;yne)d_?KmIRqU-KF?DAVw?PV
zRvtRkvM><T)5%DS$i=hFRcYlC99Fg;MT)hnlf}A7WaC+8TV%@?+3{rtI9W8v+T6*=
zWg;8TGTRbcw#}W^)ojFnbXdgOkZBJNbVCBRMkJIXx()}r1i?-)$n$F=#{z=r9CH-~
zMY}G1VIOkIp16=ewfOVlGLX0n_ZpdA?O=o)dgP0CCqd{eam7jkm4A0wK1cpu9HKoK
zxf5LST!e=%h9AM*5G>EnA%@;V5M6qX(BI*Jp!Yf$xl0J*c@iWDG9$Z%D4yTKA;^qG
z3p*Y8e=UV|cQV5Em1nvUqkaT?geaZ^vLkkPG7>H7Y~*_Z2d;EoCnG-<qIjMrM4e4=
zzYxW9rWAEuCnM3Ks*!sy4)kt<UkgDzvxy-8PzNJF5u$jOZFNrHwmKiV*+ghaf@g#v
zo>fad+rh|Bg&>|)OFi4sx24#(*g$9!0`@9-W&@#2+d3I}NQmNDwbZs4Ep-`kvVm~V
z3Emc>c$V#S4#6*lAf8n_J>Su{ovuUfbUDV}?qGz?BF`ISsow5jWWNx`bGdBvw>ub#
zZuDCs!rl<VSRd(4u7tfIg#AMZ<5>xNBZjaY$jJ?R#LZ%a?JUomWyub8F!HJp#`7t%
zWQRH!i7we)5n<1EP#7CXo|Uj?g)kR#LMh{{ggqNW*j})Vgbeg8f)7OF^V}-Sbw?*7
z>`L;yT$byOPDY~3#eOheh+0Bmic;~+tq1UISW3u#AkV81Lq{Ztmcy<o<(y5BB;@eS
z{Aj@)os6(c$}=Sha$iyGPqKE439^MKo>?grX)z%?l036cXo$X51J!y~Y!lCl(}g6S
zy(ow1?~FuO#23l+UI(8ri$yM;Rj&6s`sQNCRnNUQ#B*<j$i?$-abT1XL|=)$K;=0k
z@-&D%Jj*;w`sQJS$Y<ta0=9%a&p<_RV+f+J!n+}JEFs`skY}0WoW41%NeK!~UMsMZ
z#hM#^U))K|jTqUD;}e`4QCxID{cLk1dAY;RjZ|`-U4#^{NKLNdn;TJ1^xTM2l=QIh
zNoZbn7~BSenDZr-C!YBdS<y#7?659y3WUl#dHDH~l7E!*C3UHu@Pj_S`I5?ZwDTpE
zEqcDBh=-joF+CDEU%C(n=1T-I=S$H!IA2oNIP82$rS~&mBFEw9ODg{-GGC&sNcfoZ
zrD$QxAy>`<&L)U&w)A`l9|F;W8jzdH8ojjpC}vCDVzv}5Y7WHg#ev2pIGWi~v>=Ww
zIa^wM^s}XCQS4c=oz5XRy4g~+sLPOFwUnG!#y4M*^U7#ZM?YVhhZ~1m^mYd$(ZX&)
zxzyw<&iRrO_C^e0J0OhDG+gVDnBp99zO+J?>`(_I(IvYpA}r4Nk`nf83}JgAOwK5l
z5FBy7v{{zxj!s6R%f+5xo97&9zH|o!U~)nbEhjQxI;Zb^iIbe@>5`Olc3(ODPL^;d
zc8IB9WVWQLwj)N>P|&#MOVJgHcfJ&zE57+sbe{O;OVN4anJ-1>h-bbOorCiwQf%|3
zfqfl&F;2KG-K&In>+M~IzpwC}gxFr~PQp-Ro4Vn|amcNyegH@tj?)#J=^h-h_I0$c
z{#iT$@?z#Ia3IeR2g0pc2)8PDfG}0=xXRMMq3{n0`OY4O2-A}Zfr~BWfuEpoexQKq
zoT@RM3rNJd#R~C73a?gpox=GJ4Aa*t{4#}KrSO{+{&j_0`#IjD=s#8P*9!ht@ja*T
z7Zm=w!rxN(2MYI~$$5PrA<CPn@LYutQ}`%_mn(dV!sjUbbcHWfI5%9Syz>>_tZ=?*
z!|Qb^{04<{pI7qlQ1~4RzgOWuQuxCPe?;MbQ275S{4IsQt8l)L!|NpwLOy>@5+9`S
z5`~Xf_$-CbRroT6^Y<L{w<x?_;a^kuwF<vY;X4(6pThZu5A#2!@cjyZMd1e({(-{(
zsqhd~49i=jV7Y>G6kMv{`3kO6@Df5?Z-c@&E4V{JF4a-){R%#;;FAizpx|E=<cbOT
z-B5RgsR|BJaIAtmIbN_Q)t!Xtk<pDElGNxP4^C@zx7O4(u5-Sv22MF#v0GerI2*2y
z(1OfX5JMU~Vu%9~IFJ{?a6I<~U95)AQo>A4Tcz;x6~0d4{Dsf-YZQKi!nY}Whr++F
z@Ou@$SK(r7R^&gR@LmPQ5XLR|KZWyS0K85>b^Q<_@O*_AD!fGDUr_K=MW3he1qv5K
z7xJqW&Y!cq<t+;DRQTlz7eg26w<!EuD*ZbOzhB`GDEv1He?s9eDEwuGzoYQKDV#Gc
zUf)ZIdgUs7u)<3fUas&t3g>bU`IjraTH$R9|BAw|QTPoC|E9vfrSSU|{(!>8&_#KE
zr|?56{SAd<!9bLkuki8u*$N+|@KS|~p^Wso3ZJLas}$a<;FSvYDEM6kx#Y`sd0as;
zbRq9phwfB0gy$%@NWp3aS1Wjtf?rdR6HAukn+opa`0IBc+HZsNuqwd*k_Lym7}l^M
zI#q#vDrWHrRRCL`f#uA6!}yU)HwFa_U$SZVQ;g9bV+7vb8J_@$c+)u9Wqi}+XKbG<
zNw5S$hCdm2vKOa^TmeB0CIb1n%SQwutYpNzAs63uU}fPla2X*wfG7zdCOBe_0u`va
zP<k3cT~Jno35Oj0KD4-$<}1Q;fUr;+J$;b#5b;5Ht|<77g1rj9PsocxNf7!J<TRW(
zr`F6rT0t&l5uc{gPgjsikNhhXY#;<5=PTUj_BsVODf(>+-=*MgLgary;lEVyF+#|B
zR^cxz_&Oo@-&Z&v9=s0cE96gA_#g#~3BgZgKzO2pe4Z1Zui#Qb<X@>^lY$p2*rgzq
z0`qNFkk57EyA-^a5OSy#2p>_9N`d8kLBUrQ{cVNw`Ob6~1})_!5dx=@ARJ5xd7~9h
zB|-X0gy5&LAWjP~;Zj2I*D1VN!3zn&@4--GdWaBsuEL8IUZU_R3eHe;{@N%1*@{jj
zKso0tdb@%hioQYNn-tup=;JXUnC~P7=P0;9!BvE~PK$yUDR_l~HxMHKRt4`=^xX>o
ziNYUN@VAQotis<VL_2+`po#Zhc)buI=(!3O5aK#x6+THpzNt+9(-pp0!DWQtU#0LC
z1=kUR{|bfQpx|ag@b7?jV)|VQ?osfk3O+&zz5@zAui$G6zD<byA1K`9t1Q5i6wD?>
z{vw5sRrnMIXAz>_^A$Xs5cyXsyh*`ULdfY*_yz^L3BkWj;dd%{HzD}%SNKB;{+bZ{
z&nUcC!Pf}Ef1yvpE<*5KqwviNzfIx06uei_A5id@ivC+d)azM=_bU8#Ldbnr;U6m8
z#H)hjPa;HmrosydQLd2+AFuEe6+Vj){HH5i)A_MA=vO>*_%EIS7<=*!6+&Amx5e#I
z=s1~I5y{8dqBG!{Y7#9|9s*A(F3#(s%p%|yb)WsW-vz^LQAow40A1bemzj(~BJHNp
ze8mpFTHL(h(JTUU?rVHC`08R@_hg5>H&L-*4897*hhmBF0hSY%vk_FVvYZ9nUXQc!
zv=#S2@mcXI2j4RAVXM$SVU2_DYvB8OAFjUpQ4hvb`t}%n&id{H--j{yIvv-2ko!l+
z;JXeqG;KI|ar1fK*&djPi2(i3XaDVN@bOIm@?ji^Kt5-EyTNzJ-k^%td4JboAbceT
zpR>OI4-*ys>~jWZeG7-hw{LYT_^kSJg2fQ49+!cS3mwkjtj8rIG_5lRpR*qSH&W9$
zcXbA5J$9DFSC7Af&#DI}hzzX9JvcCATZl6l<M8b#8I3yc17<JwBJgd9;*f}w?~mXc
zWbZ&KkCX53Q=ngB@Nu$fzwU?`azV{`>E}SOXV+(HS~Y0wf5IOYkoA2Xhh1I`_(p@~
z3?G1Cmv=4rn4j_r6*KW92(!z(34G|%eS&lU?H_>8x*tOoH|06&@iXvs8S=XQ?Z18M
zY4Pp9-3&gf9+qB>RgVk77f(GlfzPVP$bRav6MQ>VJ^1sAf!B53j~P%x@$A379(-0k
z#t3N=cixY$f-jzWYzLoJ4@*x|eyQXBeh+-h)b;GZdEXM|MSeym*vjYJ-+Bo6ta=1&
ze9rx{M}Ti6(%Jv~Ha@4kvuyIPCMN>rJLR1NKC8YdHa@4k^KA0^+kbnFO&%5oMBsIu
z`)_xGuLpXK^<X*!p>zN3tV%2Ziqz<nbN}r@;In?NLxqSydE+Ke9$#P!N7{dTQu)ME
z$$sShw=a_qg7E&^gQ)>Z+8Wy0Tia_^BDQ|DgbJ@+vwC%XbGuf8SCdOx+gGott8dau
z>grdnJ+G>%vAN!gH#V<Yqm|$VXUST1;i~$ohWeVi`c|108^+asd2L(GdB{OgeI=}F
z#g^DwNo#$RO0*G}!!BWZ<(VZl?d`3N*k`uB%_>9Fnp!JbvvOr?{e^aEvViikEo)ac
z|Eu=jR`)pq>>AkA-ub8&NfFvRAFYqD;%VpAx}xwT?M55U{<sNvgvYD(*wV3OqxKye
z&gaD4Hr&9R_<<-qL3=a`PZg#ii)3I``Be)6G%&uolwt(~&o47l8Kh%hqbNK_E3)An
z&1DXJ25^#C5AHvGy!M-JY;J5nwoRvt>q@YPF}t;`+fUVs>!N#OS$HRB_QlCoB6@Av
zlrVxJRVHQGhDceNmCl@H6D*7aaFT_ruBm0}_=z+K&S-3}tiNz^&B~^FjlSr0P4zR^
z)UT>4FP%E6kHOHY`N!IZdDe`X$8{TKtB@tN1A8$K?8W@~+Kc(Cm@&Ati*eR<&F#Y(
z5Mkzt%a^p($FZw2e240nS2Wi)q2BT5nzd-bv1MAcW^HS2{qn`FHO+0S*0ipkv$nam
zy>U%*n>Opj<uxrWZOdn`URhsPS6^3f&YIRQudHvbZ77&hQeIk8#%=tUH#XNU$78H^
zbz5Uw6=o1EjZO8fB@LS1wez7v?ps|lp|Q3W%wh7w3F1Wt%s19FS78p)RNsa)*H@Y4
z0~ga)*R(f;N&BV>cH0*85e=cq&6>CA1DiERHf!c90&<1txNX*Ky939xyA{X8(e2pW
zfl9f5r<;6l!u`DN=>{~~8qaG+*Q{-*Y1MR(ZzsmupLN~*hs!Yhm^oIRIeqcmszpm?
z&YZny5q^<`Nz*G&TXN>?`HQP&S5}@?sdYwD=FOge8uCbbM})qpV%hAfGb<KB;>@|)
zrICdB)8|*rpQBw8p)9JHf7+6H(<`-$Becb{7cH)uGreNolFHfIMOuI+=JX)zV%t(W
z$X!^Xwv?8XzFSHs{Xy4T7R#r-<{D}yy#(Ao6L1anO6h&Jr*RDp$Q0+6(m}RxpDm@6
zIrcCiZ(rM{{X;jq40lp8w~?Mw)vo<SPf8y;N}y$vfbY_ia)yphj_fM^8{Oot(n5y)
zy``vKrFR;p*i|~T2Yt4nuq(f!rg~?~D=mc^LQ{wDFP)mdfA7@v{d<cxX;<ea?&o>f
zlX~GdzxvWw(<{DN{aRsOuPLw;V6PXZ_l5+P4D7AKVDB`61%SO<=;`e$tk9S<5%~Ls
zSGx;qwBEflLl3l^ru~dvl7VZhSjN*jaQss!Z*(|a(@p(1phyDGu01$0EY!89bHL!z
z-0M=BMq#~?S|0=fpZ+=$=3zyATcf@x6}xS?jh;Vqw++MX_M}dF#(n9a(>?mA(CE71
z4L-Lo(HHck_%a9m$}pZ;U9!jH9+jNvOBu7$Fi!X}P#@9Ys5-+{Qd9Cnph=0oM9-z8
zY7Kpy-y*m@7n4xxJ81zqJnKf)Ci;xYOR#lc!l)F_`n+Ez`f9RPKa8@w&>3+)wr3Te
zI){IN9Cq@FZ@tKU`uN_58=a2rYdnnIw30I2MrvwSYO3397>hGgG7Te}XIC~hsxowS
z&JAVca{DT`5yWeAx;`Ibl)5`!yD@xRb!Y!&#&r=R0iEWs4TK&20z>tAqGi}R@)wcV
z)vu`NRiI;Wg!iYK6G)*RSxj0Z9+GpKYR=R2)BLH_Chep;^oKszpUt$*NJ~^hTR$Ty
zjTe-CdL&XlLNGMfB}u74EkR4r6I=;~*Yvu*9&duz>rM3fy#9oMHwh;Ea9}m3r*&ST
zUz(;pTndCn-Eu;#sfhr{u|tE*^eKSKc^b>U@i<Qp67JJn;K462O;1L|<-!&=E}x4l
zYQV%Hot7_=ag&e*qr;9pu*<+{g5W|CT})uVQ$P{8P9r^D80(vk@s9M$?OtJN=$p><
zD|#S%#Y$FmI&}>xrnUg-R`8j+o>r0JPd+jE3&~THU!RYP#(Ir57}P4##`_KLlx!^V
z0?DutPcl+4tN?I-;C^m+hk4Wdp{$u%i*nwak1pu4XmCyUgtA_npLKA4NTmhRaD6{6
znw+T_-ii!cF^pnR{K=<4f;n7V!#@&~L0G&_C_yg68)iN=P!XDz1@X8uiREAlr&NUa
zHjI2T1gqCCBF+x-ih|!z@b`qU%5cEYI`c>3K;BaHcNGrpCHOpqNY7UIAcdDJe2T*7
zDtw;8zfCy-?AJwziu^#yA47-(?-qcQBja%MP{G7|$+v!RFH|;mt>_+O@!)Er%7*4P
z@=f_#4&J#5;kBGpV|0Qs!h_dx@YW4pwGpr71Q^@rN){}E6vH0^p3FCK9&+Jz9^?!9
zfc)I$CxX~u!+JFb4J;ZIxAS&h72WY`>gu92Xm})vl6MiN!c<R)1)2>CUZ-HUf>az#
zcLt91SOKkv^`J-~Uo(l0fP1G}P9|_VHw_2#T9@N!qJ_aOkMGGXk0H-#%{>J-q|BaC
zUPkOFYR|p~OX0&+njMq@vGd&wzAI%9v9pP9sM+~)(Rum0t}|4CKtA3FhW+RkcKsmx
z4_3vIW|!B1PHLqwpB1li@HK(Yl1)A<tU<&suN8bxScx|1tnYO6?ni9tR@7+~Ohkv`
zka31i5bWeH;%3fvG683QL$?iw9pK}AXA@G}GEiG?$6@E&ZR10ei$K16aNxGLNQ$QI
z1>XV-vB7<a+shY1r~9=n-HJZu;Cl{y2dzXKbXr^XVQlR{I_rTZ7lGw_9f$q8HR#~u
zWOCH`17P<0c7u=kDbIQg6L(sddcYTtb!iXy&@@7x-HPJ0E<Fss72tCQXMKy(Biax{
zMFf`5X}viSd{#X$1j2kyYtRhvS>>ayU|>F{^`;VhrJ%E2n9e{rZc1rsfh`=_+EO}M
zvLD&nat^MEFko%@x3;!4h?~sQ=ik~g2P%hJrwhk%x3*kRHu2~`@%cHkwp5{#v8RYk
z_&6WFoIPRs@wd2$TQp#C8L+qvSX|<;)BGn|T%;107MG0!7MF&I#bp<!n(|lJ@wK?f
zJ8*n0E^Q6iz7X3knGL8EEiM-l!s2oj;OE!kG8v^01z8un#f4tF(H0j$ajclSh8l5M
zT!i$P78jA?w76(-7*}9w5w?}z=t<edqm$7AU}*V+X<lQbW%aSV^j)9A@-DyLiEJ9|
zEDwg<1)61N$+Fp52E)#h1v^Vf*;x{Voh4V<S&}N!l#L}&k)-S^{)$9pTS=@i!*-Pf
z*j2(770fFcxB?N|p7IN%$ltv@$7@g72z$yj*i&w6)aOWh%2tOxrNZMGmF(#lRX6-R
zpXp2R`DjytMa4yn3d|=osu(U$=crXBKTP!bXd?l7u|yLTdXYrUNUF4^z>?yrA5|Bz
zq^!zX{UD3~X<JgHE|8X#jcCBICFPgOl9G~=nL<m73zigNLWw%%hBBoICFxT%p?nPe
z)rB^;0)PDXV?tqX*XO{5!ZB}!E<|WTIW2|>Wo{sa19UN2A|{jye=3zhJE;zZpr7u~
zX4+<?g-s}DCZ+L$dq9(K!5)hVr3-n538nQjU_x1i!oX}|60%_Zm{6*bj9otnx^P4X
zF1|!eC|%Ksz__RvF`@KL=b}%<gc6-j^+L*k2?a}>ub?4lO8K0bP&i;2crRm_P`a3?
zg2lsyLRR&&WkTTs5ltvfgjg1CQIJZ6_&NoJaT2&QlsgFu=K~Uz4F~dl(k7H@`791!
zgAu0*Wri7_38gJg6Uvr2O(=u0o_{x#t1~!FD8ELx=&~`PxFVc|v%Pw!$7w>DAEyar
zG58);*Rq2$$940e>h{?gRNQGoc>#R!m{3Zg8sjmctOXynD4Vc96Uvn~zWz)oH-m3M
zjC!zc_ICag_~J34`~YJi9uvwfahgyj!9)>{38fx<d^)jR`ZJ-d246fTl&isqDhql2
znNYTXFCG)h-@#`Yl>0NGB&SE}(Vqz=3w&1j`ZJ-70AH!92iu2%&^K<%_$f9MN<r9$
zGO3_I8dv0bQhB*xn^aypF<u+W5?mBvz=kqlLlGU}v+uF;>Do{xl>G<TP$rZe#)g7~
zk7YxdG38URq3{+B*iZ&+C<8W>0UJu+)mXS4ULcgXw4q!-U_-IlQ0~MWT>e};&NdWr
z2ac}|1*`U&>6Vt01G;$*s^)%9_gn$!w4m(3&!vN(3!jyVD19i%y4Wo!+)X~(f+8r6
z1yfp3e(&&Ec`=61ijW@Df+AA-wV=GOoAJ1(;NDCa4<iaJD*3diOeh0#&@^wPMWyeU
zwJa!@e(W&JcmAC$DBBzLnbLx?B~A;9-q(Txg9<Gu$#5=-vY_amC<}^6wOdeXKLZvN
zp$Vh~<$4Umum$B84hxDdEhsRf&<Djj!4KtMU_m){?bRiIRLRqkEGX#h`fONGIOeU;
zg$OMubBc;yMszGu_?yhD$EUqd3#4#>E+#EvL7D4Mr7~zI)u9md3V$}!HX|);L7A77
z#tZHNZNP#e8o@eo?Pb7%qI_WnoKT{jDdn_MbQQ}wVyzikQ>rejBLP}GTqhi`px7El
zM5!5}gTmoxoKQaN7L>c}6;m~IT2LN|(}FTLP7BJsI4vlZaavIF;<TVVAEyPS1k2&^
zSWw!)XRVy~XF<8##@C+(<tFeg2=}r`WFMlKi-f}~;ETtC^1V1MD4XN7pp?V%5RV0=
z7JTtoP`(Vlcq}Mi10Sk<L<`E-!55DO<!|7#v|)c1lwf+K9{pKRGQek*uRjaQFz}VC
zdN?d76JaZfgd<r{CQO+$MVe5K?1l2+^`hT|Ehs0kD-G=VbzW6uA27KuSPeEjIgk5^
zMK&P|lO%`QWXaAUcR^zg=e}m7g?B_N!FFcnaf2qAm%L$0cvxEz`%veeVC>Qn+B+Y$
zTa19*6YSzBJW0F8hO+~+1563iyxPs-IP<4#cL0B%GXN31jy=J0wEwn}0J(?QV>X=L
zXHVF0Ln{!@yB5j70Dr?m01Y^f|8Eo?fFpT?z&*sUaY8t753vzZc)mvGT`L%Pk8nm5
zo~kW~!c(-BQFxlx5`_=ZE{(#ov}>dAOl^A<o~?a13ioLLKYQ;1SVfh#kI&q>_vV)5
z=BAOG0)!BHF@z#j0zniDB1I9A5J)gV+Cp$Cngm1zMNJejp^L1$Yenp3T`cSB+Oh0f
zR#`=K?W-=<)&KLH^UiIFn)t2Xf4|={$vw|`%Xv?kGw00AJ9Fl)7`o7SEQ-d+YWx*6
zS=<MFtL7gdK1X}sj~{6+(>??;n{L}0Ki|9B0vF?n`81Gz(yp|WOO-8IzNETh{*r<M
ztm(HD%Y><}8eWJ@Exy-pfKh<;{Md&}!;6k7Nl~G&2iVJxY4*S$Uj~g!rOE1l3uhOF
zGvuKWSre^o%b>wd%-U-GQ98+jhLA_>q1i8-5p#{K%Z8=caETk0v<S71O<EK#J(CuN
ztKZU6Yy$=>rxmVou@)hgc`BRN;>$pM&WSs!*;iidPdt3Df_g%#t@kYZ%*mTvF@MqY
zqfZ?&wrJ4L>itsP?XctPu;c6hmg8$CMq`ID4WaqdmcaS%S+4CzmSj@{fUL&W5IDRV
zTjbp!emL%D_G{_JZ|n46U*)uJA-3>qLHFW}#`U!6<e87_&sc1Y_`2yP-&(prmSj^N
zumnpSVJ|_J##5_cI+I2DkJ8DF@gHeU-0fock20Q*^&e%t+T4Gnt+(Vq(voKWqjvUM
zX1AM3Sj(&(%Bx<tdBjY@>o)Dsuy79DU|D?KM(HZ)HD(ePI-|1kBz<Eh!IPxKihkcr
z>Hu;4DOq^cGgvj&IxO`zPT}pVb~|z2d(FB|YiCvNSY~#&p6zaY_xZQqIreMZ51#AU
zYbxJ>hUS>N3x9X$_D#Fjc~Tm3ws<$>Z1Ldd+~8<%)lWALgmxLJ8;tsdE6fI~!L`ZJ
zXf~CEjJ)8Cx}c-e$urgmo3M1o{7~>pqw9^OHwBHYH|AD_k{gUJ<4V^BeGTVl_1JUC
zXy-E@Wd6P618ZDjQi-prER?+GZtxz<e7fW@t2S{+NnMV6&u(z`W<FA~*E&0~u*A1*
zS5DVGw}E#c^I*vV@CKClHaNCii*KXs%H5R}*kE)!P`WE<Zhs|fv*EhJ*t|K{g?Q2x
zMz>c=HwPDv9d@3vnVdw*viw&VT{nZDxXtKxsPvBD=By5TZiV$%GG8ls1=jnQxVH`3
zvnwk;&jrEK;GwK`b>o9)0#B)XFT4Go>s7kHBHjGNUM1d~#64Go^H}B+s7-ldrxMQ=
zqf2?IXR8A(;+Oo~8w1;zuWMshV@Aml#z`fIvIeF5w;xq^Ldh8=WjWsTz~-#Fq$Z>D
zV>8wT-J5gvBq}Srg1I@J_iRz^@Fv>f^u*i}7o=xo$G2-qPS&1_RmomL$;Ku6(bC?m
zz@A%F*`7k#&Q9!CQk>=5^BZvXX8r*!JwLH~iM!s{XyiEe>`>f?!7WeBEAgt_y{Zm<
zjj<)}?PsbI2T|fNCGN(fOJ?R6>B(F2>YR;O@}|_e#eq6^F-|OTqkcDL^+`|MHn8s4
zlIbOQ>N`ED$x~-F7I(1fosFqY#UW?Cr!k@FF{3!-srMqb4l!?iYI{dxajv7@YQ(bd
z&pdX}XiC^*HePO|Y<BfB_Ko_R(O}jGuP_^(^=4z8$E-K<toocrAAVl^JoQGSAClq@
zS@qeC377ktjQn*oe48Ad_s#HbHVSe|y{e3f8>07*wavfXeboh{jpyFopIsliBD100
z<ry2&uXJo=PahMi2)P@LPNQcyIu*}w)&IsYn!KU32BY&+GmNHnxt>sJz0s*;MtzpK
zXRT_#2he`w5<MlZrpKD~^2>AD?b!pZeVH$o?8DwDDsgT5G&{Z@?lMv~u#cx~+m)5P
z!RWfH)ZBJs){TbiN*-G-!~^PBGq$<5AIeJFXlzRXx;7f!J}<p*Y?A74XO6u;>&QL#
zBd<f5pO+lMF?Li*MON=UzXIoj%=d95mM3;8sSXwg-C1V`-Pot|gX4nZRlKIo$QhU8
zQu{x7E05~Xwy`CN+jWn1K{vE*d`V){sFFq5=mFTX0kqJl8A**s*SgZY?D(Ekl^uV4
zoDiHCOvyPqczSSZR%+JiIhk7~m$ch@MoD>AL3-NO-gTK<rkAwaJgMZ3?9}ws&DnM7
zn?{#pY(BnZUnn&_33LYN^u}XLg2+FB{2h%>^eIQZ8_1r7)jS)so7Rpt_T|3q8EZ9-
z%e5N(P2TqY1`m4FBx6$u>pq4&4PH?D5c4+p5F^jmkkw>uYCvyz{a|)|LgQ*9h@KX#
zcXc<Odl3E6Y&_3n<U20+8QEJ3vXeHTM_%DXZYJ^{8!|dgK|eWphO6Ng!`OU!2qO=A
zom-7fr-l6JHIL13Z+<V7yXPA0hgULR#c^7m*tx{Dr99Ma&wbz>$b1{ecx~cv9B&`w
z9I@wjYJYu%{Z*SdqQtd*d3Ljr)9|6+*X8=Q@6Gbo8{PJnx^N5>hUyGU@vUujS)Td@
zV-waMd7jZoDgk^S5OVCV1l3<I$ST}(0rEPO`7wG+aiY7#)#%<na?jqZggtkGzc=%b
z=-0K0gG<iFUfZ6PSyvn^4|WTkTDLi;AREVP*9%I$jm+KJKCI5WIk(P(BQCczVKYbL
z=6$^RcvBpl7wi(^m~lFK;*;5a#PYHeFupt*@<i=pXJeg_8cJ$(aQ{9x>h0X!A0M8*
z{{NW0a`fzVM#%{!J+l4{vsYFNvsX^D*(;~T*()o4%!!`8+}q}0zCEVo5K7G1%e`%B
z$(WMvS<PoJmvKf(S7Ut1jX8SunqG2jNnYsi?4{4q{?E@|*#Dfp5;2>FFnbhY&;I1u
zD@)B@IjK3PXN70496fur!)%thX<Ern%vPMeGBzDolD@g5WFKZT&R*%DGcbEjK>mkk
zum6W;uk7&b6;iWTNX=f^KQ?>e_B~gGwt@~r|8sfhHKr-h05L9VvGKCsadS+d1z?^0
z!>dN0<S=rv$iek<%nTEYMqAde4`R`1pVMuf{E55w{9Z|p{B*C+=}9bfTV`H%l9iv%
zI22|FI=QpPOipqh_Z~T3-xBxnflT#Au(6b7`Du5$+PK)Wz9k{66Tn{{ezxv$JX>dV
zbh&z2X1>eHb-8j~W-rv#G`~RM<VMNQwT|=u;6_Qrsis$?wGzHYdE>9~d1-H+=njQ<
zGn4V5x$)h*A3#)*izY3`64)oDr1Oo(nfSHsVK=^$Yj3nSD(&1g*7=T0%~5IRoR)U3
zayp|O2SCKfd(;M0MZ!WH%K4WkD@k_LUyC=|%Zii`s)rjOhyPl6#MNt&&`X6ETUQG=
zw4_^KLmg~C(wSd!I*ixd4u|=VIp!WW`?JgXfc@F}tu>$`ZF$D>BTCbsPG4pveEU)Q
zlOuLnj;ymsem-pS*=N-zd)$eR{64Eb@wkup)2eMAw;i|4`eB)QmpIxz{%oqpz5gL<
zj5yOWFC25?2KTvRb|}q%FkHQL<jzq$Gdkl5)!IPsX|Eo8%z3w3W<_ng$B+HU<6iQL
zPI=)69=FStKisu))f<c*@sexh>LE7ovRa$B;=PeOM<2@Q>^?Wp>%3d57mnOn`~|3U
z0zJ>Wwc@#858v-=)335z2{+!|X}<4K!xiW<#8o}hU3kmzuiE9mb;iigN9-E;`LQ34
z{Cw!-<mY`yx?H1kUFS9}8?h^YZssyndQ#<66*YF@QRPn~@wy$Tu$h_n+j@`t!<nm8
z<t)bqo6?_5uBm)#PWSw|-BU6O+$#dTM}BUZ!@gbPvCNu#GxLW3+T%XnsrAo0X2h-$
z*D6gGy7wB-g$b(oz1Dbq$6Hs`x`L};u@=9++gI#bmQem%>vO}ka`ATGJ+;=iHLmoo
zZ&>S0*If6~74K*K(lR^GtM}@X7fl;B>Fl#Ao>RLCCDSEGsN!|UXXb6%nwfX!Dv$fQ
zuH+r>)VpfT_WZdWA5!I=Tr{oE9VqSBk<wD<^nR9k%B3Se_nm6pS?kIgw#@7MeT}ux
zaLsm~dCSa`&FL@na2OuTGPi^*cRKo(X*Gs2UUMhqoP)*6T{)ZFD+4{ezLl;O$x}`?
z7qv-ywb>^1jcrr^tZnKSIoed18``FRf7{fzS#2uJZEaJ3q;2Xiw@v;1wyCdnwyCNQ
zy4$4wV%yZ;X`A{tZBu_fp-p8!*f#YiJZ-Z6THDk=^tH+QYJZ#5H?~dvy0)pWPHa<Q
zHnmNCf7{eQX^Z-Aai-xg9>h7oPdu;u=^oVYeHf<2(=xm|t-mnU5cr;tQbnDlUSZ-S
z)!Jo+{7IQfeypLDFx#JPIRe@3`wnzEAiC8|bGiJkj6}aH!S6Jo@kmXPlH6j3;v|oW
z<fdk69v8_C&C)zmbEJQmf0DAe%{(p6;wzGFi`hO-vcIONW4=mtd9&OON~(rtlE2p!
zW#=YZW}qOyzh(CJ=P3*SH2TF^UsJ2=_^A<}?}Z}y*obeJwIcb*h;NsRMe=^LH0x`R
zR3&(?S(?jgS<<Bbg$NV-_eyg46R|g3n^Ij_$+)J-$WC-6OwG>D?wFmM<Vw$Sd5g1y
zf$ZEKy_CJo*ur_OGF_i`u|@M*<(i)suV110sqy+%MgF1wqg5WR88MCKwU+2K&UjnP
zi~NZ_dIeLH0{EIud$ju?f3C7HvqPMP&>+PxMGd36oY%@3l${$)O$_uOh!$~m!pU2a
zE8ki?#g%$4I^^freVuU9mW&2k2jlo;j>|O+&5@DYS2xGj+VmKUF6$LTXSJo7<Ta5r
zHIuw9lE!9|H;qC5qx|Dk;V-G35SQ0`l5Tx%Y<*qU$Ht(Joq{QBmW)h)j!OS&O}y6m
zrY`Fzs9|)wxU7rJK?RoCE!))<XN+0+w$MJ~ICX{jFFdgOpL>PLM*{6lzn_I~uD1NV
zn7Yio!gRL}UuQD0hZmOp1{vlCGo>A`E%~5f_!X@y&D2bO!+sr^i};ODs%|t>GM@)$
zKe^2u=jK&rY9}W84r1@bLc_e%nH;32|3v(}6Y-YVozAp$GBR*g=$)iAGDBqiRWX!C
zPA(bO;3CvJS!s04BclrY!aG@MbS@yH-h~xrrYMbW-O2DyQPN($NqmDUdP^39bC)wY
zg`CS1z?oE~IO*-kd4imhg+<iK$|1*%%U0+pP6w53F*zj*`%|ZL7wXK{I*QZ1Cpo_c
z$G324wKCnOkSvnQO8-G5y$c|_+nJii=J^{9EP(WGXFJu%0WT6%;VS=bXLb%Xyj7^y
z-OdgjNmN1VWwGye=65Dzonol;UAvKSuS$;s-R<nzOQoO7c;CK^^P@Q4vq<;rM>-R<
zzXw{Em*b;>6Y)#D2gH$(Bt42qpgUMEMu`L6z<4E!k-Q&7@`nhp`F{!NHHe%7oP(dT
zc3jxn*<jI{Ee<RNgVt<DthGNtdJUwNz-9O;YiES5Jq#AD+2X)MV9=V)h_#l6ZgUN!
z=Rj*ce#+XSu(ec(Y0VY~Qox`!n-OcROsqW*O9yOg=Y_4!6l=CPP%74JMy$1)#o9qw
zI%Heh7`AqkShK}}8^xN<h_&`Fv33G*I)19AzYSaa1}xUp76-ltgEh4ovDS{q(RB@^
zGoZD=wsv3G+Hnxmnk^2D1B2FVMy$0av9<tMgP$tf(_w4;dOEGy;=om4(3;JNwe~io
zEZb_}<@hOUZ-lKK1dG;eao{a5Xw7ECS{sOwg4Q-d>ss5|Kf~4rKul}4IM5#qTC*9k
z*3J`a*TK>~wlxn%Xnka@7HhURuu81ij96>WiZur?6+czeoUpZLz+%~Kao}k%ST>sx
zYpo;3JJvKCT0L!ReZ$r|Kul}4IM5ypTC*9k*5-?~nXt6Twl*qkZJt=O#euWLn$3u{
zcCT1l3`=YzRny5~YxjsXTO7Dstl5lMYhI78>2#ES9)8N&nPF=lh*?ux97q6zHMJSB
z)=m{`i=a`5pR%?hZ0!`WW{U$;#G1{Bwe~Bqwi=c$x2;_gwzf;G+2X)8V$Ej6TKiP2
zZG@$3ZEHKi);<wywm9$)v1T)3t&PG=!XEM&e*8eYs_Cs^YsC<=-E47SBp7Trn-Od6
zGO^}^rEJ^UBVlWoiZxptxJ0bkj96=b6>Gg=X}E3erLeVE#hNV+ydu_YMy$17IKWxc
zqhM*gZSDQAwVn{OrnWfH0}R&GX2e=sF4nfe(oMFt@50uWi8Wgs_@!908L`&>DAsO+
zrH5^6sW`pUW5^?7%@zm#Al7U~thEdjgEf5wmR_{2bqQNbhnO|B#ep<1SW}x3Yi+hz
zdl{DAwXF>fTbm`;Y;mAWtl5lMYqyBC_hIQ9+uHGAYrDmoEe_l))@(+sH8wbFiqm)X
z>Wu2WGs4!s6>GLQz%zW-)Mmt3Ynz*;6U^8f&#p(MEnnk0-+6&`p>nm9TGOqxmCD(I
zacclHIYK9TezKF~IdPIW{yg7o6er1ZAJ9p%GulbAJnSSfm6HT_-NQ~2ecv695I9Lx
z+%hjasC@>{{LVus3Aj;ClI^x8oFrRDem?4i^rvtWVAbjUj@e4zK}Bt5-m#mNi$tZn
z@G9FK5^<5Ndei1bTqG-tM}9u~Q2JAFk@Q^SS+WS0Pqe9u8rwzU)-IAqT5ypJ|7zrk
z;~L>2`4%pcfi1d7p0|q*7eiEq>1a?ck^@mL64UKkTT=Oyds*pA`E$G7hoZpoVY^6_
zgXEit%VG5=wu2=7N&0x`AW?;<gXBbON5nxgT02NSHk5<pzFO=2TIC=)KkOjsd{&fu
zWMZ6q1f_1Jd*tCCagR9S+#?UvSkE+bk2u=o9%-F+*geuZ^{{)Sb?RaFNbA(Y?vd81
zhutHsQxCgGTBja%kF-ub>>g>Ide}YEI`y!7q;=|H_eks1!|svRsfXPoty2%XM_Q*I
zc8|19J?tK7oqE_k(mM69d!%*hVfRSu)WhzP)~ScxBdt>pyGL559(IqkPCe`%X`Oo5
zJ<>Y$uzRF+>S6at>(s;Uk=Cf+itFtE_uM02CeS^yRl7$LZTE<Y8|~sAd1*!bJ=yIp
zeYf^6E8_1tUoDaso2A()k{6n#`L$~pZn$gr$fGN!#NGehE$RNaA}daEy9;-g)&1oA
zo8@+or21Vm$$hRt**Q_}5p7}Tiav4HUla>hH_P`gBH7-|_Ddq!)~t@Nh-6E%G_Sgb
zsXA<KmgaSol#Y>D_lWyP-6Oq~y+@YE?lrHq$F29;AC|}NHLrD>NFHjI=5~=h*euQ6
z?m^gVV^m&uET0zBdS2^6Nq2iQi+^+vqN5~HJ4$Rf$ra0EJpx|qEwONUGYjvym8-;`
zWV=ds#JEa6R<4rsYw0S1TfvX7<|s!=jyOu5Sr%J;m-U+j-7rr#lUyf~C!0yG7s(UN
zBsV8S93>Adi+7aVDe3kui><KBx-Wr_lGGSS$+gY2_DT9*EsNc~F6++;aFjTr93{_)
zqr`<PER0;(od1E3;x%`acu?LSeX-vBGQr&iSEPE2ahQCS(1OF{>x7mZCf_9dpu^-}
z32_dSjs7@?$wq&i!(^jB&SA3AALlUH=#O)lZ1l%DOg8$X93~t6@eY%#{P7NxtNif}
zldJsk4wI|=@eY%#{P7NxtNhIzCRh1m941%!qZ}rU{y2w8qd(4J(&&$Jm^Aw1943wa
zIEP82Kh9y&=#Mx|8vU^jlSY4(!-QXg=dFeBahMcB%$q2-IB*0QytQC6Vs0(?YsH%F
z08uw8A`X)pv1W?{=ZZC(5o_&9v1U6!l(mS%<O#86ivy2~HJcG@EeD74H7L3508!Q=
z4wGz%SyNja$O3~kwHdM2=(VFY+X14iMI0uTV$Bu@&J=4lBi7oTV$F7dC~Fai$sJ<N
z76)z@Yc?a+nhUq*SvK1NqO3(6CQgW1Q(GLcz+g>nMy$0-V$F7dC~Fai$waYcivuT%
zHJcG@?P{@RJ3y4Rh{I%uShK}}?PASl#9I4Etl16_Wi8?``B1Fc;=l)D&1S?}8-ZI_
zY&Y8hqO3(6Cc`0SyV>HvFfiC|HY3*B#bV8NfGBGbhsi}^%@zmNi8Y%MYwabmW;;NX
zwTQ#yFJjFW2mUP9Y(}iLZsL@%9U#hD#9`7^oD#M;&_$dQHY3*BQn6+`K$NwJ!=zfQ
z+2Q~{i^O)b8L`$L5^J^tL|KbCOdb?#wm9&BShE?i)>1rrpV|%(Wi8?`2|~<$YKsHO
zV6bd9Bi34}ShF1<%38!>GDED{;=mbV&1S?}yHTv!4iIH6;xM^Etl8qg^<vFt#9I4W
ztZhW;uf<PUi#SZa5^J_N@TFL@8L`&JiBrOMfGBGbhsm+xl(5BtW5g+8Gh(e>CDv>Q
zh_V)Om~0elwm5L5ShE?i*4`3pwgW_2i#SXUh&5XrcvGy|j96>^#VKJsK$NwJ!=y-@
z61F(dPn;4qBi7m~v1U6!l(mS%q)x2a;y|rfvl+40I52WVvK=7GTEt=UlvuOHfhWb9
z&4{(uUfc+_14LPiI81WIjbMud9A0=V*o;_fXNfi20ivu$942$cnk^1gi8Y%MYwd2a
zW;;NXwTQ#yF0p2d19yrwn-Oa*0cXN&H`@WCtVJ9qZiso*+u{Jv^jTAz5o7J=a+si3
zDu;;&UKPH<QdUtmtI9C@B3e?^w_l;*!c(DGi>%Lyg@!vZ;Y6>QWTu#@&XAd9W?Q*d
z2S;x+3(8oq%P_I-B}(r!Jr18EV5X}Re0Ym++vQyR^mPp4i8ygE25Ekf$c)Jcgf|oj
z@3>4L(6fUNS`w%kyJ@|XBYJpfsU^J@%8|=*+=n^JGR|FNGQukn6eK-5i=H4*5W*H1
zv5baqY8c@+@J!=mLQl--iqFVV_<>KLImM5*$4nt7Jdd;vqoJIbZmDbtuR=yPF{G?b
zAkZS&w&iG}x@}EkBF*YrG*m__=vqvQszqZhYr(9MjKDll+QwQ&vhhQ$2{Z>4+uA%t
zIEXooDO-aoMt`yP8n0FSN#HX^f2a=2VV++N4H}H`nJ67PP+Wd3G-xmuWZ_kKRG80L
zwc<0pU-3_dK4Uc~oDPdnL~Wljo+IgSe3;J|D-zl25asZx*YakJo@yQHdN3cx=!w;#
zt_S&y%~ADW7zme(F+TRBLtPK*GqytU8R~kl-i+}n8yyZ+<(&*ZV@Ij-GMpIZGZtHq
z<B)bWeoo^Qq+^WFJ?M}FlWt$ezE$;LI2@(NuHI0~$N*IhhP-CcX6&mM{g4=&o*#t`
zs$Fr8ss_VtVLoFsR5cj#TvVC2PfGQ(KkHR3*lQSzt;IBym?r^9wyTzr-{7Z1j)#hE
z4~*LX%%bbMF;=W9!H}0qx-ZxlP5Rk1w!7vtR)e1obtTw08Jnvr!SFi#bl+f%PaElQ
zqpAh>DPys<;9#~IKV2>rQ*F+tJ@hfdd>AWNe1_ZbQ;o$4A8*hhE9*4a6&TA`)nlml
z5%&dSd`wP<`cPsQU@WAn$B@@k+Kzo?h4V`AbaSu^GIpG*9z*UjeP}b5iYn@m2bS&|
zjEzxzhCF}PeEUpVKd_{miPdf1Ov7Q5`&gHYF+L%wL!NDEzJ1=MA8$D-%x7$#YA1#~
z%Ruwh*V?BW`l*ih!PeDath;I^hU^ncosn&d&5+lyI#>H@RzEbT4{UZ>#ya4q!x@Na
z^NcM}e1`f+Vdr3Mf@)QU>_RGAMxIh^hP;$fZ2Ou<KRTv|0qz^dj>Aufi&a~b&)90k
zXQ&S>@|z!6FCr~l64`91WuzWI9kRuA4`=K))ffzQW3bYUjZu|js4LCNF~$c0bttvi
zP|L_vRVs$MwCur*#U3aj^l5znQ_k4S_~|fR?F(kZ7}H_an@TCS4&jt6AXDyFDH-aN
zJT{_IPS)x0MGRC@5A4j7v4bilL!FYnH7X@9ztlD@oRWDm<%cRILzWM1dqb_QJQ_^S
z4tfk=>@)mysIy`AQQ1teQ}QDmIwdt2`%0x`s8cfgsFWwzDR)DoC-w&lvc8rPo+DuT
zCP)F-hYQG4C4D+@a@6TSojM)RCp8nIPHO6uz24d$L7ScwWx6hG8U;}0GmTU1VxmZE
z!t!j$dAQ+hjxYx1bjX7N<t4;+6rRkn3!BCyLM~G2@HS;;3Sq1=!;pOvc@tvIu%gls
zYs014fmYKMo<tD&ePOwMdl3a=uH5W<ggAlIjL4JGQKv}u#DhZHTF;}L9IR0~n`MtQ
zrZL54*+X<xj`sKxmE!_buSV50Y~H??god?k*>i7{c@93D$f9i7w`QWs#iN)HutpWa
z9@?WSWRE~mTK4UVs2mreG<Enz<+vIo&rqTgZUlL)Vuefp8A#5WQ90W4K~x=kLxX3Z
zQCgfGcp?{-qdl=kCA24tsG`~zm{GRutHdZ<oK5&FT~z7q(~>CGH!MAVtV7Ar=~I?q
zA>!%Pl?&&WEva5OeZt~}b1P<7FPUC);-qntN(XA3{)5Xpe9x-VKYgLe;CCopY3Za%
zqb3`Ut?ryWgDXQiQqC@$N4jTkk||5ds!0tV`VOenZ;>SRUkH5j%a$3AtKAuy7WlsT
zRSOKqPN5)H8;&Rp+%Xq^xonfe7hLE(hcCG7<Mi+am%47_$vof3Iefu|QyhDqI()&U
z`bH5Z<HHwRoKboHYo8G5%dW#0T!$~XaHetig6r@Fm%6$NUlAR?;Nr;yxBrF<t`wJH
zd4?trOIF{d92dkJ^l=<VCf@LJ8T}wiB#=(^n<l<V79jKs!mWjine-%MTw0Oe@(d2)
zO?nU+HsMZ&1S^vOun-%(V3wzgC(R$sEXkad^}%@f0v$FFrrg2IgX1&b9v>80S{gF(
zCmTk)b|~t&jBsJ`ig){{{H+3r{mDncoU^OSFrhERQMDVHSe&WL8f+#R7tBLK-+=hm
z@Wydi`{V(tH4L0x7!LT}o+aWSdO>iL;FCmr5^z5eOVS+>`V*lK3B8ku3i3+cfo8r=
z<XwsQ;ldd|uEE&SQhk)GlE8_GmX{RzB0AdZXY0^e$kHkr#GgrnP##p^0c1(~9YG7a
zq!R?w1w(>Gf`bH47MvnDOK^^0o!}b5?Sfodf%)tf<P9p)PYLc5{6O#@g5L`A?mhK+
ztxU`l940tYkhh8`pCC9_kawZUUnh8p;3mOsf_DktC-`T<R|MY?d|%Lw`$n|u6YL_`
zLvWDbP{GN9Qw5g@{!(y_;99|*g4YT@AovHteS$9vek}NzU^2?a@}&vp2^I(*B{*8}
z48bzN1%kY<MLWEcPOKNaUhrl?-o~JOui(pquL*uB_%A^po)DsbK(M=DZ^2^(j~ARO
zI9>2;!4-m63N{H|D|nsY!-9_rzA5;&;Aetg2y#tHmam;)Kf!^5qXowb&J-*ctQEu>
z@4DRtHwfM&xJU3w!Dj_u6MRGP8$o>NPT9*5>?qh<uu$+g!SRAz*n{<%FStUmMzB$E
zi{PDtT<(ME9u<5-@Sxzkf-axd^9r^T%oZFVI9PC!;HiS;f|Y`+1uqc1TJTqbdj#(g
zd`9qj!H)z#6~qVqR6U%69R%|QM+ou}Io4OrU%-h%&l6lEc(LGRf?EXna2M0xBY3|c
zAB7_SuY&IiekiDB7s#LExSeXKuN883`B-Rt1xn2}Sjkt(Glk9(dXUgVg+4~;<At6o
z^mL)Cgq|<-3ZZL+=GO<A|7AjN5qgKvHwt}^;QhjXLg;6Neog2%g#K9Q&xGdPV&>x}
zqTcC3(<4T@tI$1#9wIcILrgbC@HCOn5qhrBzZ80n;9B8dDRh(2*9v`|(02;`kl-JM
z|D4c&7J5Gsr$HYG{zLeOg#J!2$oUL<?FI7%`w9*d97#mI#|V9*;0(dD1Q!X?w?ez?
z1TP^X{pCV$7Q8|5Zo&Hn|0MWl!B>b#zhCIT3w|Y-!1)jPB?{7~PP&U=4<gd{75YfQ
zV+E%OP7|CXxJ2-mM5I4Q=<@|P3SJ}l8^PNI9}xTl5$XRV^mBp-1pgs;NYKIg66H@8
zOd}#aANnD`lVFkHNJ0AQD5p1@c!ppZ5$Wd$y-=`D@Df2j<id2@1g{sonTYha3H>`k
zx&o>Hir{|1_XWQc{1*}FIo43$FPJOXL$I&lP{Csak0&Di1ffq8oGbWC!E*%H3SKGL
zL`3>+LjPLuF2O$t{z>pf!8ZlpCL;a&LjP0H&3PI1NfQhS76|qe97sg^p+c7kP8KW^
zoFlkcuvYLqBGRuFx<PQK;LU=!3GNkqQt(+K(!VJ5>w+H({!7ro`5g5L2<8ZOBqDu*
z(0v4t5<FgzPXaRibipb?E*Qr2i-le(xL&YHaGT(Df_DnuOGNs;LO&+>vf$f-?+bn*
z=;C<*%Ht&>J(n3HohjH|aG>B&!Lfpq1WzR*{dA!#1kV;cPjIc^2EnTZe?>(4>x8~l
z@L|Dc1z!|=L+~TPPl-tXh0rF?A5f1}!H$9jf`x)31V<5(eyq?Z3C<LpFSuB+M(|?6
z%ZNz7LFlc5HwoS=xL5EA!IuR8N<@0TaKUoFC-{w^m**Sc2L!VPy9xFpB7LFILj;c#
zJXLVIV5Q(v!R17xuMzq}!A8Mf30^07hu}kke<ULP6GFcrcu??D!7l`N^86@WuCj3-
z;yTheFX%<Y4|gVTHEdsHH~YLTmn-CkQO0nzYksNChal|D)=`(*AQTPab*9B(@TTDV
zobo|`Ea>Od2|8Jj4{ean6C5gdl;CNCX9&&}Tp+kskSom5&aVZp7raaGKEW3SUl#nQ
z;Fp4KPKB`J6D$zyE?6RXjNoL!se+3I&lYSDyi#zd;I)E#1s@iCUGPo8j|D#y3~)+A
z`BDY@2=)`?qc@a~7Mw0PQ*fnVt>AjWdO^C^nEocg#{{1gd|B`{!7l{A5zItKVEP=v
z?t;Aq#|rYnHR@FeRtcUhxI%D)V58uzf_Dl&EcmG48-fP~O-?b$$0e95*iNueaDd=R
zf|CSi3YH7j2(A{~DtNWvO@ey_xzZ)`e@5^<!H)#L5yUsgm0q@B2f-nNBLt5V94}ZY
zI8X3G!HWeO1-A&^A$X7A3xY2R9u$06(8-}6agShU!ES;B1P2RF6g)-n7lKO#R|{Ss
zxI=K4;O_+=5`0GRdBG0_KM_pgP>%AY2zC(67aT5FEO@$Lso*?8zGq207YSY}$hQ*7
zzftfW!TSaOBKWG{=Yn4g@_jm{PZaDb*i-Om!Eu782u>5M7F;HHh2T|!y99qD_@E%)
zU1Gj}6MReX6Tw4*>QWne>eeW3{PNi<P8nYiL3`yAHHiqiqtKm&=A#<aA1(ArLQfKU
zrqFzvndyHa^irW$3w?pmR|tKT(7S~GjnKCX{h%P9%%a`rh5n1s2ZerD=r4rk^I6pQ
zaXv!114PidLgxwHSLh<4M+rSa@C?B+kuMN>vCy?buNSNr{#K!{7WyWk_Xz!ap&u7~
zTKKOB{kqWV)-_ID{z)46rSQKMTHVS9U){n6cH#U6>?x>jWrHpe`WPbG;RK=8t!>EF
zEp6Zu;qy5Z+EKT*fek`mNksZhLaSTdkgHqVzz2l?h@iUF4gTvwzez;;cZ62Az9Cn)
zyn)G_|A6U&>ee^tK0@~+BK;tt)va*I)h%$~8N#0>sBVRWzf$O0BGRuBTHP9lT-_1}
zUN8LJg6h^d_>T$wBoXQN39W9GL#}R-1HTmhw}R?cIry2JH-R}sq|Xyt-8u(f-7*Ir
zBm5Ht)va^zD}=5hB0Zn~q&;;j9jI=h1FsbRCP8&89sFB`zLSXb_X(|TtwXMEsRQ2>
z{yT!|);jnm=UJeOi1a?8)vb2$)h%{lKj9A&94&Z~;3Oi_^N9u8Q@7rM>XtjOR`_cK
z)vb5%w+ekV5$UfLTHT6=e6P??3honBx8fmxPw0<`NdKA8>ef8u>Xtk(hx0TrPf*>O
z2R%gS5k#aPEws8-54pNU53CaY0zq}F9{dZ1zL<#g^+Ky#_mHbw_P{%Zf1jYbbr1dv
zLcc^r`qzY3xAGxZxA1{3jPWeLPf*>;2i;ldZbYQ-Ews9|54pOf51b_Yse<a(KKQ>7
zdMOd<R|u_c^+T?1@dK|G{<VVYRzLW^7y2P0(myJ+y7dqF8$y31_?e)(^$&Rx&jWxd
zM5J#gv~mT2uUr7Y5yBrWs9XWypDuJM5$Vf?R;~fal}iA4vGD5!m1_X}-wJ&r5$X2`
zty~3=D;ELqCE>p&s9Xi$e=hXbM5H%(-T=OG9RQWf0N73Vy#<x)0Q{qc9!Es_@j@$C
z0_4ht09-2k6@to@0R9z1UqwXvEkY~T0_4i20DMUJj|wW+0{DLu`Yj^TzbmwIH9)Rh
z48RngZvfi~Dpv#OBZTfxMEb!(E7t?$%H;qo6@Iy(ay@{5uF$K9NPmIQ$`t{*azOxZ
z6#gDT<%$6RaiO0kBK`A1E7t_%$|V8(TKHV+pY_<u^CS48uO;Fo*XxKlpXg7-4}0*3
zF14!`oQ=o6D@tQ7xwBhw$qgNK$&JInGMrWi%eup1TDeJ<FWG7NQ>>nDtDDPd6(u;a
zStA_Q)eb*n4>$r!B{69ElR+nY5IpEeRLmqVh=&|L64=5Q^S84ysMN!P`vl(=R40j$
ztCPqaOqS&5Ms5bg^H)=j2_9ptLOc+F=OQqv6Hzn1EX*4Z`23yWz_;$6CPG>1BT)K~
zD}C$)B}YprIZ(-A$Cg9Y@O9Moe0ln1VIS-orUM%gZODIR0TVMWa~Q;K17gWAg%e4g
zRyfqVl+3sd9Y=bE7Vyk9h|HNU%fby$L>Q<~j6I$q_10a9D&Y<7Y(!`CEoS82suE!p
z6)A|*>xmJjYpjZ*`o-x@fF2*2i{D1X>D`8k@rA4SZJg+Fr*PYc$3t$z&))1LCxH=N
zj|)&SwGTwmj+e&iT?9S0LHxE5jA(nmg3^`oN}%KGI}{!Enillp>-$&e@gbG?trm>v
zd|$#&Jw9Fu^m_czwBfA)y`1}<?SW%RZR~zq@r%|Q0KH?uqaFrVwNWp=zUM%XvwHj%
zU*F5o32w9-H%d9az9V~~UL0%Uw)pxMABhi3#_5oZuWtkN?E3Nm<<?R?uBKiq>T%0R
zoE5dA9+hMCSgdo5gz@$G#e~+?<3Z@z_27WTjm5nMKOBaONORi<y@@&+6FvYcy1x{l
z@z%y@Xd+(k2I&2wh5Zq~-`dZJ%Rp?$+iPFivb`tbl3#k3eveAbgyChxqWkHe<{8FJ
z@Yql7!=3HI$s)SGJ?HCJ48e}sz5*3(Z!+|lp7!!ZlXL*aqU}wG9uCcB8$Y@eZEqR$
z?EO|C+O!v6kG0GfGYRwMn9QxEdeonTvllIn3FGVWd+6Eq=q8#i)#H!QYfU}ggq~fG
z9#Qt<>+vb`m3rVrMQttB<Lis@0UD7<Lwr4oa6sGj=q-vZ)nh31T2qfxpl8>kZ<M{l
zxcxf^defo{Ch_?C?uA}4WZZ8U3f0E)#p@ZDL{77Cu@u%D8P{Jz(6j5C7^TNMT+#h1
z4|?4pXTJU@y?A@aM%jZ;M{TqpZ*M|W`BI|v;_X#N*~^U5i?_EZ${tUMxG~?^arIam
zrAIk8A|Hyue|XygJ)Ckh+g8Te`&E>^p`uNDz9R-7IV3M?>o;&vzX5~#4eEbnUS6T%
z>u}J30gCE3q;Noyip})Z9(}@C(~K0yMAJto47j6IPObq)9wOb1p_KMrQn{phadp`&
z#Fo$3DD>=w^XFGAs5bgyjheoTtLHB)ub5}_Ew7lh^vu$ERSPQYc-4YA3yr>5>qe`V
zo;|0cw6dbCykfCVx}>^n_E}4pl%0tbG}YX~oW*7HAzWNBPlQnnriivMYT}7~%c`pv
zSIt^lU9rS2!@PyF?P%GoS&J*qj<%)?sIy(Pbk+i7hJ=yaB0Q~AwzzD;nXxKime!bG
zHd`Bw7||_4I=+tNg<GdDs&-~1Ep@{jwR@t2=)LDO{_$Px?DdcDs-u)GbjX!4bilYM
zie`sJuZvm<$P;r4XyM9W7vy|?MQ<MC20IG0a0PO24DB_Zh@yGmKOIF|Mn~oFv{@Dg
zzV~ecXc-B{moaprkq}j33j;=044q_ji=o>a17he@b)(%jX&EVM<$?&EX3UDw?_ey9
zp)-whW9WA3nYKv!kg+vJ?l!KAp^q^5Q8jzx@cn2M&0+0T&}0q9FBSWP&$#tRdw+#f
zHPR^<Cx<|0)5g#B4s`#1eP`n(X7s+&CCisoSIl2hP=Mom={y{T?5cz9gGn8T{RS8X
zIJPM$?H?m4DirpBSoT15q(_YeLyUrQTSXtB{rlN8j@_bghCDQm3`;P|^ec)VHTs29
zQn_EaM6@#`CMm4O9*q6Mrd862_QKiyQI*KZR0ONBNsCYpEoaiAaD{o?53)rvE(|yl
zjjL7!E1frg={)t^{;aBM3`@ANQ8usi7pQ!*XZeNK?8$@h?U3(Npf#hdFSPfWlQ+3y
z{-WtepE|1Fm?QgE&tH_+{paj$d40y@VdySBan$5v8B82EwY22eqf3sD5llR3%J?zk
z#vc>IJmI91CQKPW@uU+@$m_E(uT6yvuNZ*lnLe>%UPalGiW3V@IC}a?v*zaY>7({1
zuwp@ZRoQ|O^Qx+==T(57y=du(@bYbWeaM;v*7$`B7%iVyHLG;?!Uc1x&dkdnGjw{{
zqD4!lA3c9oMR|EedETiD7oRn&V!`anyup136!z`M1qh~BEtoxh_Vh6)AYqA0SUP^;
z;`wFs`c~%W^%?im>vTllzWg7zVD`MF<rUNa9kyVO-!uMq+l&<Pq{<~MXDeGyE%h)x
z`U}g`Rg<+TIai3V3y|M~t2d}Y54&S=+2Z8}_Y0V6zw!vJTDSnq?9Ier>@cPw#5tAA
zhftqewYmdF7rJdDxs<hSiN60^(rxIYIQ5;sq-qJe_xwdw^C}kitu)NKoe#d_+U)qA
zPfl|jn_pI42~GWR>Ia6jFtlO1u~yN}z3!Hd0>gRNSC_r*N>Z{h6?4j#&Z}Mmi<<ps
zr{d#aE?+vkI?P@i%`L@QY}JA@!@`M5IA`9%vg*<$71c`@g(dHriW{bvSIwTy63<#%
zHLtpAL74xvCDqb}xFBgsb$Qi-NcJzAaalfPE}valG5f5rg<i{-RIR9pq{vy0MM5Ig
zde}1lg%beG{n&oK^-k1W-`45DzNj-SYw3a|Rc9{1$hM>sD_R<kga~JLWf@kl^jK&X
z!|8JV4z+PTX*#zNUof4o5dUhr$&Vyb$_f6<zzil*)tob@`h*IsgwokaB-gA0W9+=L
zGr@6a4kpiuYVxcQzLm7kG#5?&WmS1O&RHCtok=f)9<9_Sm(5Z<kG9_Ii@=V~iCUtq
zjxC#Ay>KyX1dPB^6mD>7wQ;+dl-{|ABKr*jeT|uv)wyQ?(*8vtA2E~K7xWBZ;stS&
zWnE^aWh!MQeb-Ft0Ok0jplSgwV;0PYUjy^?SElukpexTPynPkC=1Imi>pHESRk>rC
z+1+}!yYb!U-+t%VuW>(ku4k{Qd;=PqW9}~e-J#pJ?_TE#HRNqc+>p1$kDqUYr@>u6
z-8c|BU}SDE>l3bUG&mbPjgF>Kp~nrgac`(yy;12%aW@*3&XgUYo!PF-9h=sL9y82M
z6GQ2jdp7Me%q_b@$r}nP3sTaz_NnZXQl4dQ?bH6fP{tKGmF-j9n@_Lokg_CeX^wTJ
zE6crY;7n(Z*=V#c4yDx->p}tKV5Foqc`Lms#i6W_d(+7?L)l670puCxXQ$RDD>_~4
zWvA5p8{L(~mEQWdGC$AEGkO?B#xT_eMnh8L1DW1U&t<Yjj7<|l#YS?IXC}F}PQYLa
zTW3*ru@QiVt1-1{OsF{9Rc|$>G!>%^3PV<XqRK1yJ$VIV@@m&&UbYVN%7BJXSxl~X
zZE0S93nfjCv6+q(<i?iY)}hTbXgC{-J2>lojhRiwAs^Z&p~-6&hx{mgLepbLaVW9g
z-RLQF*Lxa^b3OIWMqJK6<9XYJbe$2}<mzec>;5;hKJ#)%V^Y1NvCiYD#|x45d5wwq
z`SJ5%j|Ctp?$DvWV`D-?BKAe%riqpQ%{i6+E#;No4ZbY}mA<X>E1las8w1<i8$H`D
z7;QZF=lvb)+h38}5WGBRL-LjEU86&jLVq#LCT}RaA+gfklvLRxt9OoTgSn-keO@T5
z-dX8xJi4+wc-98TmYl3t(8~^l+HKIiEd#x+9r{{%R#MiDLH4OY4s5l5ER^0rTo+1f
z@K&a8O08TM8XdYk=-xbS=9ug>^dI(~V)Ug9#M`NOirS}zxPoeLw|GNz-%$N0$UR1`
zt&@mla)*Tb&&=%NAlsk)XKc9tjL9xW&*9#sZf=ZqyEka-*<#(+(bjDpTF-)pg`VQt
zrmf|~ShM?qw#NR)vf4V@nyo`?>`k7=B=iywdPI`y8|)Pwo7Rpt_Vs<+GuGKOF4x(B
zW1?T6!Pk_qX_B!iw9i-<@-_HDrJCzPe(e1O9R2G;i47f^oSPc3pAQ}ESf9|i%E(0D
z$*gyEH=cXxpxGGOY*vo0TvKUnc(~HB!C7T)7*l0zSX1?fDr?)NS?2abS%b3NGacJD
zW*LZ|oi%nQ_&JK7a{>7|il6fc;z~c~>>PKQrTIC7vc{G<wyn!C@f(-5s?2ISIb>{F
zm+j4Ype(QO^bUKU?X>&j|JIQY<HC=Od>9+UBOm&!jC>&(`Lf$E@*%Gu8TpV`8%I9a
z{E?9lHV=<{KikNMvEoNYzEIT27w$itLt8QO!TOJke6Zf?kq_2>WaNXj|HC66N5q`7
zv((7PkuqmcjvD#0)X0~kM!sw{@?}Mje7sD+TfG(@kkJ1i%tq5erosj&;QSdIuPGci
z#{^mc*2$*v0&c7_-LjN<J>XvFl`R+wUpUEu=Y1W<Z|9g9IJ0+J)~^oY1HL||+dBCZ
zcklVVk{tQzUZ2yGSm?IQyzC?^Kb>(X%no#NXN{Sh<UH;@a=gAJ?&AZQ+gS=@DZ`(3
z8U2IHJGQVUhPvJ{<zf>ph6{MMoAsE1FaC9Oxq4Y<zRSvWxpG}*FVxgDzkq^Vh5c-w
z3j66-VS`zI+2}*F623+le|5o&3iEh(D7>4Q%rnU_Pw3wL4MY{WXwu@@hIwL2`di@4
z#7}$YzQbl2j&lO3Nw_JWU?$)i&*SvCJZ?{d$K&yOd>(&7q9=fdM#3BIjY>Orjdi~I
zl=L~LrJY*{79UCG!#;eHNo_z?BzPUwLoa#aAnd50)#6h=NmPVTJ?H_sdH@1m(hTz9
z6;qBm=qtx5f`?#GSCgUY=G6R=etntcF#hFqILwdcn0p=U+Aixoc5N$tKt<Z}jAcih
zk&&NXU|Ii|nEvF5U6#Y$E~k3S$A#YSF5U96dw!3KA(P#CJ(AtkPdsp>!<{$i#+q{X
zyp?I0f9ki}X}SZ0ZgiRnBfoN={?Dcnzbf<|KYIM%V+CjYvnfXR#H-wA{j({#)^|qw
zRhB2=-cvfw_w{uJx(snuPpm4uWyDDtPrd0&e=>7vzukRj^xHk`>wdcnJ;^<MIWE^p
zce~DQS~g-={#>^sr+U>L18!b*N3YrY=8XB&9qbXj?Jw>XW41F^_99B=ncpd<WFvkB
zW(O&*)BN&XNKYT&JJY%wpM`cW{O9ki#jo%7P17HSe!);5hMsI~*WZPH*Ko~spF97g
z{JEAR{rvp7`SS`B3cdW{tJJCKPp6!l{`8!cbC;z*8GNoe`p#T@nb)_r)^fROdcHjx
zd+$GDU}!M;DbVDQKQY74FM(P!{MnWxa8%~3qcU?+Cgo-h80gQ)Ts%7`GcS(_;+M0N
zT+p>F&-PST7QRW?H6uI8l`z%s&&bHg&S;nDO7GzE7H0<o12P9>PRdI?wo_`)UNn&d
z1LwFpp|wk0`PSkouGDjp<qPWTjoa1N8{ft1LSQ)p!PJb*jLcwaQc_Znp8m+s<uAl=
z<_f8?>m?ju|G8rq9a;9K$F5gVUXESO+#G5EYcSpI^`VVaOzhD^*5#%iv*;Z2$n7HY
z3NtnHacEya=Ax2?6>|)8gPD@SCo!KRui2d+^GY+d6O()bv3CJR%&W}QG%||u^DZbN
zqn$E31q@$RnNrElr3xq|@2D(*>QC*0u9SJJ3Q6?nNrJEMc&k*(K7Gl!NHJ96enn*b
z8b4o^N<VOrN<Wv$hYVqy>j!(!B0YRK=`TrF!(5}89OSJuu6W_ChPg&FEuD;IWGq%1
znISU%q8LgeCzp)l(CXeLN~2>Q8Fh-GG&&cMafpoB3zbT@9^~{!^Mj*wdiNz~rskmB
zjb^|8<ZK{k3G3Qu4jN3(qne{q4I4qucbcP86^|yT7hIm+Wo5YWBsH3)7_-RGHR2nX
z-es7pHkrCcT>Zeitegy8BQAH~T@D+Y#Rgx#^e%^u&0^zo#ej{?Vxt}A81Hh}*eo^%
zg5g_MR=RL$HEv3n$*M7Z%Vyb(Ox1S2WwUKYN7YomW#u-bTW{9Kw_I#&wQVdH8(U4W
zv0Q9yHO0nqv9Z<EHoS|fxd*qK!L+x~IVYlMZJV4sF@bD6az>>sU*kI8d4YAInxLmy
zD;#Mn)f9~fd(;$-Ecm=F{;@G^?NoZHOr?%Dt4us$t)|k~|IVp2HD)Sx>Z#P7swdKf
ztfg@?>0UjPo*Q&8!c3Z1G%YfdPH<zwl$ms7wBRcWVsv9>QfEsu>9RLVf5J?f95<7C
z?U{6%E?L}6`qc)^q|+|KOnOgbCOyTTNuM`d=PdrrH`%)S-!zk6s%BCrXHxZ^;eWy@
z_W4fEq)FkK)QOqYo<}GC;5_P#%%h1vFps7*n@8`dE#)kl!ddirHH%)|+FA4n%%V;`
zi~bFxAC4JpKi|iKfBF?b^I7x&%G=^B8vU?<dA>91W5H3g=>^UfX44Cu&1ciK&L5mj
z*E!>6(~F&Pv+2do_}TPgXY_1(u`_x$z1SHwn_ldUn@ulv#?7V|JL6{4i=C0#^kQf1
zY<jUXZZ=)-jGIl@JL6{4_0G82biFffHeK(Gn@!g{<7d<L&iL7My)%9`UGI#aP1if)
zXVdl0_}O&5Gj2A$L~0bCO)rreg=f=Cq(<S{^b)C2cs9LMY=mdiOT|WbHoa7AglE%B
z#YW6*dYLnBHoeRlH=ADOjGIj_bH>f4^|lRrHm$d9*t2Q9ZNr{T>&1r5rk6W^{@E0d
zyQ<j~7pkLpQT$)`A;2#%aN<LNjV2=;W#T^s*d48cZ+sB4abk)O+q_@HNO%0m2XI9Y
z#b;z0e&7?LM?NIS1}22+D}WP_kl*zqUZ8CedP0S4A{PyVDS|FpL%Fgd0oV{vB#5{&
zTC58`DXQRWYFTh*h%yjpS$(O8kxKlK8-eDczJ9`YmB@nXmRdUt4<b5?lL;dKxW<<A
zb$MY%zP-bD=J(-;ViPEjY<yI_5<lcjxD*OH)F~!4Pr;1Y&?wj!HFk?feaVF{G3os@
zk-+TGwqt0Q8*^EUAHEPnxF0_q_Qd%lZ0@dQgxTuwRm7l6@L>wmA(yRDx{SnDXcts&
z!Vj%VcnUuqa`i%_xuKSk$akXnhCeD#Xs7Hmtk(8#sAVM9{%Dxf<)1+K7C#h^&=q!d
zI2SQ63EN;-hq@vs6Sx`=z5+zxf&e<)qM3x)9LGZ8ewaexzo}tlr?ScLT_`IyBeAK@
zK`Px2lL&d*z?ND@ity9ndYjG29%YxIZj=cGUDnA2t_!F`UDnCX%UTD8{o3YdHH_S$
zY%-Lxepb`GtUMdlZFUM_vP#2HAEPG|Si9(tlkt*WH~uMv=_(CFon}&0n(2_MtschN
zfM|Qd9F>NlPBS?w&15?b?>R{;{ic?YsVWsioob?;3OnLA;Uo1$q|bvknCn%W&r-=4
zvL=dcXR!f#Y%4H#)iN?y=`z$=Oo_^3S2&9muyX)E^j<>j?ym#q6Z~NFvl>QX#cRP~
zB8cCwX`cF0h?oeSxOrMGpQwcsn+w-KD26|7!SH%Xi+tZ{p;+~j8sCa)UZ}`eGr?{-
zBHOB^j~{&jTZbo^!;=iU$NlUlD(tBbv%`~2{D5$HlCj6w!;=iBA$7zcI6TR;_<4)O
z=ucN9{rf&$;kQ3s5oq@53abrYt7zR<DfB`Qcy9Mu>}a}QUl80R_#_d&*8Ri)CU&9e
z3n6_-=$%Bo8+$D=7+JleD{1_G;Bypw5e1tYKQ3JnB9bBZ)_8erZ?+B}G!8F&0pic3
zA$&zpl^!%5I$ZA4US8uvp}!-d^!%P8<!MCFYT0wpJUb?>mOTeuBD7le9Q0(NrxHQW
z5xQD%wICl%rX95g8}xPvt=3=zeT&d)4K~ocvrhe|1osiae@*B&g#JkAPlaZKF`bhL
zeZCS#Iz#Aup}Pv*U+5!+9wYRzLZ2e^G@&bno+tDQp=*TZ^(FJG7n+wmq<MkD^6VD+
zHlZI7`VT_$T95iK3jL<gZwt+9HOjvb+J&A<+Dn9eUa*nQ7P_0zy@Vbt^l+iovggpB
zA^e4cb%JUQHpq7heXAfIzE}A?C#aS+NB%q6pYUq?wM0CLaGmt8UPSz`Fh5f8(V7<T
zztW4zO?7WPzz}~3M4!0ZI_eMrp=c1VBR!WVd{a;z0-)6)frlYJAs<yz2P|m5HA&h}
z1f3(aT8<DjFOezdg&F0?3w@H%(}kWX^a7#J5xhuHEjtK1n?+A8I|%v)q3;$wy2O~z
zpM-u<@MYo0EI$an&qe;V$UV|U5{Zy!3Ef`ko<gf-2q7OP^hlAPAT;mKF#QandAUY<
zk<isbuNIo;43uvWx>4wBg}zScyM(?^=*NV9Qs|e3eog52g#JkAZ-mALjmj@cx?qaX
z9fZyo`Us)>3tcSq7@^g2gxC*iIYQtsMXr|r1>Gd{b%OT_J|U=9@`s*UZV>g~$^M16
z=C3891KWo{f719F##>1Fy@x=w3xdk3TVpYhA3YSHqYedh^`C$FCUsC{%d$*(uxT|)
z8lHzxJxqXV4#N<j*04h13<nPA4n#b(r1b5B7O3<gSA5h!)f%YyNQ`!Eak-^zbb22i
zYU(b?gOv0Mf)@z#wgUOr3Em~hgNpoj1iuyJ!9)Hu)P>0Jq!Mcc*9&qDX!5!CB=J>2
z-q#`R#)UVLYfBP&SCu%}=A)vd^92VBaxG)>>jW<q+$Fe2@Oi;E1iujEGX6|I8Er_M
zCAduR0zs~oNBLgC7X=Rpaybghxy(GVK(I*gKW4crlud0o<7#oat6tcl@f#n=!~PC$
z{H8-|mb>bK%6AQ?ibObfMcX?GdgU$T8^5g1t$4Nv&yzOW#)&=bQ?+raD=yM!Z+4QC
zz=+OwKSm$)ukdEaOXKtoKo7@avu$CVo{6#N%4S;4m%G{sy=z*~i?8nx9MIpipvMcX
z=z0vq0CRi`dh5YM(}uS?=yAWZJuncf4gI&-a#!`xn+iVl>}I51e0|@6-XEh20v&Gg
z`}byay0I<j#n<<rXk?!D#BcHS-PZ|^Va6+gj<0X${78K{z;bJ;9{r*BNDJkQug902
z^&-pKQY4J8$FMGX?uuyWSbRP5dbF+{zkr^--#9^VV?A!c56!iRG`CgIo2a8P;RB$e
ztM?rA*2ZXPB3|$Go_cZkc-45ly@f67JrS30mm~F3K=Jlo2E!Z0{0@3EL9_p<r*?s?
z@4NU#*Q0cB>z1)v2R){zy-xUXBOSktRRi?w@lh#B&>opam+waC+4}=sLT$7cUyt8G
zZwE4EzBt!cTTAsgV_55!v04v3yB_wq+EP6>K(96R*bP0q9^IqL7hjLP(6j3iiqebU
zA2W|?-7;2JLC>xSFL=1MRFCb@YfU}wg`QoHKH8kJSBU)<-CrJu-ZYU%LwtR^jEtN{
z{?PJNBcNy3gQt|-Nb`y(y1yI^z3$+%A7Bbo8};IslbRo857&rcy?A>|p=Z}OB}y;e
z-uY4XFok`uy-T9(@dT0^%NM^q)mG>=qHe4Q<=lwz%To;;g*PFTG&Wcn*Dgb$$Nofn
zI8@X|dq)f@EXs@8esp!J0Y!s`DE%K_ohpf!7bxBUBM;CWC)y~~;nk_mEdAeFor<j=
zv!VUN+rMk|slQ-a)SE}GPQ}X&o4x{(uk7xN{(A{%equv!@vBjJjo;ZKg<fNC6m4N#
ze<p@bHU1hyC#YG=W?8uO{K6)HTz$$H)c_XeyHE`6HoC;nS?U&}ZGxi&Z#CK*=?QW4
z8KBAH=R>&q)4yrC4=y-UIvWqk>u2l-m(J;5)b`b$3d;NTFOnsq$`&kGSY1|)Wl;(W
zuwn|<w)yepo%%(ut<>+|vb<9Z3oR853@@}ar>wj@LU7e3dkLmFOP0=x+^rjog+8jQ
zD;Ce0x125WKUz7d|LBsRapff0b1`cn9bP%<@XAT~ty|CM@XAS8%4vFa<-+-8OR5)6
z4=)9#+NE^hblpBb{B~*UTDpp>d*Q6?-@S5@J#_1pleRk4l16dshZ+B+D<^Ss*0+Uz
zrj?WI#{VCzoTS#7GVsxWuQAI<7C^GsQF4*(e#neSWN9R>LZp@*x<xHJ<R`6G7J6K*
zEaX>q72_JyYO+$YjL&Z0v)gCP8#{Z|S!1(S{qYSWFHmphap9e+vE$Yihm86_{U}@`
z_(Qp&E}`zBz_vq%Yh%$i*Y-oFwcq%d;cO^sa&B99T5iKjhK0Db`LU@v4SzF=HlIE<
z`-=CBqAdreW^H)bDB9ZRw9u8t*5a%`7)6c6r)Aa`Vc{Rwwz|{WshAV73>C8wOINYt
zsYP7SWopspoc1}V6=7MJ^3#&Gn%h1y4rN)F_p2{#IO2-F8@yL0Z}c`=ShQy*N^4<3
z6SoSF4poI*4SS7LELf8YZm)WGWpZOe<zU>*;-WyFdOPN<f5*s!Rvxr^*1IbA8-7rJ
zP(6^Q5X-1g--+d3bS$yn)wtK_2%V15>5dcz=oHXcFeub5DveQZr%6B>mTj-m0eT$}
z>k2(L(gi^WL3gQ-l+A^UCtXS|$zn7ye^)r>Hn_BlTG*)Gj<Ix|6pxF2*m1qQ5^G<8
zQYJT!ZJ{=7AEQ0%-WfWKv*!7#G&&bIN~2?J7o$CE-AQy=<Gd){K4?{~%l0tZv!)$I
zm$mE=rOQ2_b%Ur!A63f)qfeu*hYL0GD4x^sG)ik2E|GfBo?6d|OFk`4ZaQ|R9cK&b
zcEc^?#v!U@5{&Gov_{=-{Tg-7TBjG<EL%7(qn~JT8Dwe~K$_dA%i=OJq%1mpHzm{g
zQ>L}-lzEVb!u2^q%Ar$sS2A5PmvMw>*(p0giUp@s{S(Kj{cqT`N6~J>kA6dmQ_%@w
z+8Af<|I|5fBxQaq@uc%}8sQig=&^g39ZRTBmC_mEn9E4PQ9vv1a4Z2<beXw$l#XF}
zDA@y8BuZkg`tC-8?7f6=%NkN6?h{?N1fzYENA^iOX#>4adY}c`hxaj-^-x+S`aVmP
z4{2tjQ*!7lIp`kIRmtpH_Z2NWWk*P}8WSaDp|pff*;C1M+u(>2EjwjrNOKxpk}_Rt
zuTyqWGHDMZU9{|!9U%2K`q2NqSi-C~FuC4~5!SnIEf!na{+6{V3CnRM)z^a>^_Ho|
z-p7oy#-6qcUu^2^y~3=w8hn>0A<g%XbLlwV(qTCj<4V%^j&mFl(xBBI$7E!j%Z(bd
z;>S6AT+2ZUj&sSdkPHjiQE6Hl=P-{n2B4P}H_nBAe4J}C)V}`VaV`mMYL9cNh;y`I
z{jum2>i_*C9c$lCMkJ1O8Bz5}3y;@&q~qw84moYJ&dDv7U5|9EYd~~4(s`nEJA~&N
zj&!<bMr!9Y(l8^iSG%x~Q3qA`1oU&=o02f9+3`%&(<ObK%jVee9Mu;3xZ(J3NU!En
zH}<G8)*eNg+$x9Baihjj_NdYnRPv#Uj*J?v$Vh_mLzm4Rj&c03M?pKrQ9~ac3E>#+
zX<jbMX2-d}k4tP~JP5}_h!@H@!bOPe(TdAebvN_~!Ucca(k33n?c>aczS_G!NgZuG
za_pmR`ax@xr>FVccb~8Ox<8f$Gk(vp5+_t@iJblLM%uq*+{H90P+@D|aef8wIIr<K
z9LB|S%#Tg|j`M|Txe%=U;7%L#qStqx>00Jq8E{yS8gm98afW5O-GhENacDth{@lU@
ztc`)cc287?=B%8v^7v8wJM-zOukmlhF8&>Py=C6GdBm>51pb&N=NHe-p88rsVFH5V
zM<JNAa^g^(WP0K39&S(R>OVX(^|f!n(?9nzTTZPr)|9<KJgtBFll;r-@Z9WIZ*DpM
zx?|Pt{QLC*ZU6hi*4T>9<CO&8rrPm0>^jT0s&-Veb$!kH-tErLn^$#FtLr&u<-Dce
zSIaZjurc*t`MJ6VwMnsMkJh2)%+<az<8ScYU-R^pUf<m{R=s)ji@e|czqj;=eI=pS
zB;rR-!)p@t3AoZNPsruOOV8*=y)#@s%M29+gBihKFtKls9vwS&>`_oqke!{K<4Us3
zqqDKPNHD{Ha>3k!>Vg_b3JQ7@oKP@R{V5W3L4hCJ$)`kz{rmSHt>uw0S{@ZY)s@=O
z<tuR|XQNQp*Bt2&x_rG`%D6{##y!-AZ2H?7XikrwuH=rcgo$|By57upxUk;R4Y+WV
zYqy_gy(PQFf6}!ZZ^zmjokCW^%_wa6X}|dUhi0FsB}<rAmMrO;oO%ON55X_IV#yJS
zDX)NDM4l{IQkaqTC`jJ>ZehKWeu+6uum?Y{T8yNBQu2EsUe^q)ve7>^oeVzv2MsK;
z(LXbb3_ec;#sDyKJCJd-W()+QQ)e<}X~rNhx^^d{77Q$FawHhN`jDX(F&U5)V0??x
zMur1YQc3f9S1*?^8IaMA^qY!Cb_24qN%NsSZxwPI&|YPaWyL@vvjLs*DPN^%<Tap6
zSJJnF_EilA-J>UIZxt5m7^w69J9W8Q%OFjA;51N+wG7f_8Auu{s0_-;VA4xSaxsm;
zfn;7{^U+W5VibLFY8vU&u{*tsQS`y>GD$zHXcT>Lb`I%*aFKZzqv(S>bR=D)XcT>L
zerM9RDH=r|+_f8Ne%9T)7)2l4vlr<TNpr!LAv*tC6pj3c==^)Zb*UC(8LH(Q6b<=M
zE&p24DBn<BzRqwBc$c7jLv{J;6piu?)#cl+Xq0cLF5i2KM)`*7@{K~L^e#d9hU)TN
z0@}9-<r}8+_bo!+!*t%hMaXxU&eyjHc@EQg>V;s22ZF5N2Q)Z)AvA}lWsu>(!zf@t
zeRwEaHHl`RjKkZjHsn)3&_E%F=NC|8lxCom!@Kn$;}p$6F^Bi=OU7AbEU7}-M(Awo
zGy~a=(Ai$88OU~o&h|RZK(-@vw!ha5WIIA<`<iAT+Yvh3e`yA?9ig+$^`mu42BUe7
zN^kcN%AsAvtz9FnlS-ijjs~OBRzxqua;#P3lx0}Z>jprN4;`uvh+_!d2~YGA@n8&!
zqLx8RCc*(ciq6>ojTg*AC>&a!ez0@*n~bn7@h^7M)r~iE2|I91@QueBMsC7ShfJl|
zWY`<^oyN&qgUVMfD!-|*#YAQ=FJ|kE8!Ds4+QKBUAbDS>@}_!Z<HJSy_@NAcsbQo*
z$rwt$e+lQ?70l!C!yA}{SVKL*IYkL45n_eC!I`0ilL@iHzTnJJ!YPDUVIepxlyCwe
zR``f;Q22+#rR1YKz0ptbGADs!kq*<{ib;qy^9&SbLKS9q)G%_FO2hD2C@VH2v8i4}
zDn3#G@m)2H+^<qG<RhJm%}8u2KCtl(e&`j12UQw|2k--v5S!vvsOkDlAv~;7Fx2&#
z(!4(VkwQv#n=09(Dh)#^*=;q=OU9kgCRWvL-q!3<(vKbu_hIxvc4ZbA$sP^w11dj)
zALImnMjY}RY8asr@CiHd(;=;(TM-Una8}BU&@z;%#w~=OWcGYGGq&R$dPnT7VPrpk
zc;}gL4<<$(&cf&cvwLe8xj_vn47sWoUcV&_SBEr1ex6<FGQvHg!)<!E?yX_uPxv7d
z!U6nrxCi4B`W@jDHAFESgnA$gLhPR9?%c1+I+@TNWk9a)*D%7pszaU8WI|BcWVi`G
zrOSxU^;AMCGST4-mFp>l*j#5KD`~DBs=4-pVHgZQL~Ft7jv7YT<8>(Y-l6LK8^vb$
zhAzX78b)ICVDID04X8GOolS>)s2NN`B~s~7D$`iYNUR|@QXkTLV|NWBAF92<@FLU<
zh234lNNlP>NOhlX&1Y&D@gXI47GVN@IxK_{7<i_Jkq)Ye4EbV-Vl#3aex`9MAvTM-
z$YKFZLG!*EM)Z1Q4DZnf?yF%WHr38Z!R}H8GgN69uGYrxs$t|JRT_p;n!9QkDaKES
z`*a?6)i4s9#|_BiVZ9@7t6^jd8UUS=@IHPzoQ7P$B+S+Aa9a%{8&u8=|D<>CZ8ePW
z!|poVsdK)qhLPBuFArySDl_8)@j8^c?ND`NE@)E1IjRdVWEa8?BJg>39kOodEX}L<
z6{@%enXy&?zD@!?!U6nr$io~K2~Vh6Gwh&heJY_`m5w0~a#$k7)`xG9Y1^j|cvvDE
zLag3I2w4uiN~_Al*J1E-2tqbLOcREyx-z^#)pZJ?UNIT6kzt$=Yn-p0@s%=kw7oTq
z#EPBZusRUGQ^N=k5*Sj)irSYSBIGEbG#FvGM9VbqorSPfq-{M>!w8ok&>;^Iq#<Oh
zGBeEAR-dS0WU;b3nGjpT=@F|3l-04Sgr^e5Dq9Sh4kbKL!w8RPG+Xlndo66ef%b>y
z{u)NQs}eHQ9r_f)Vr7+~lyJW)VI{0$z(L5ai!MlrE$dNGAP4q0)KZ(9eXav$eVA#V
z<AAw7%$xyjNgi2`W=@2;Cak$2!mJB3?MW9lzX{K7Ya*IogqfE{n4g82jS*&KiJWa<
zK7t=kEeI?fx@kG0YTJcSi%*Uc&(uQwVv`n6iV{z^#k<3)Cr62=+G3B(uslPPhb0e5
zes_HGxFBDdawZ$&@IbK}fOmn+6w~r_@uc~KnI)N%vOXA(^LdBOOEFX3!OVl>Gv6K`
z6q)~rUK4h8Ri+dAnr2#5z9SQhGhqrtMjKxf<_VqyeT=7U#7%<xh<LdB9U@*vcwcCq
zhmb~FD|s>zbehn8gzhJ_dfO24(L$@Y4M9&5dZy@?3;heBxq2$|UoG?nLSG@YdJ7S9
z_2Mn;?H2xRqPJJ*hlPGd=;wvrFZ2PSKNk8kq0xa<y*Tu+96_Peh0YVYw;+cV>J1mV
zSm>Cy5FtNZ<fS4%OX!6{uN1mg=!=EEOz6!*Zx{M{p>G!YUZH<4^y5N5E%Ylwzb^E9
zLVqOm*Ft|Mv>$zf`!|`0^5+QMQE2r-F68R%M97DUe5A;a7y2ZjPZzpW=(B`gDD+C9
zYlXg8=&J;;5xiNDCq69SULx{;Qs`%eeobhOqm+Ln^ru4etc2;EM95Qw&Ja3Z=&nNd
z7y3w{#|V9_&{KpyP3Sp7&lUQYLa!8>i}o;oE~3Nyn}psf^mRh-<Z*`^0M`<6<#C-H
zhrNjS;Rt}{&A{)yMM)($el5L|A3a0ZI*HUpGx06V_LhYuUaj0D%a`o5{3%vXx7E$%
zw2Bh&T#M5h;jpfD_!)b^5l||LLCc>EI@yEZK}VuuCV4?T<nWQerb~lt)S#0pZ((BK
zTrD}PlAr{<@xf9b0{VC{kAu|LPOr;Fx=`q8M9>^eD8F22-nArstsn;r>fIwW2MN-A
zOP{FTri4BR1JdekO3*y$N%PfX+T+1Zns3*WUM4hOB__RIaHH^d2+dcBneH~h`-T6g
z(9a9aSBGim9pQgM#EkNdAomXK1c=~=1oMbU*IVd8g2Rc>KUV08g6i#1==0TK+To&L
z#IuReUoG@{!3{*{?-0CJ_`8YFze8vql+;simBQXLB7arn2Sxs|@V^q82cxPN5$Sm!
ziZl;KRWG3j2^I_gIH4yCJwvck_=|-;N9YTPC>NKgB5oA^PNC_cApbTZ%CT4IKM6iV
zM7drS`k>&4MCgAdv=e8PwBsW}zn#!|g58PGA0YHmf@6r#pCI%!!C6G;zb5i`gbv_<
zp?-)6`Dmd}5PF5sYlK#B<3g`d_&bGvgV1*fJ}CUxgnmb8AI?6RUpf(X1_@m(^emz0
z34OL;o$xObnzz1bXPe-4!oNf42Zer0@MYm26#9K4+V_y~zY*Gvb6=J#kqCJ^BJ#-<
zx~s?wg+Em2F+z_QdaBT~gq|n#*@CNuf2q)$guYgAkMQpo`cFb*B#YSw#843e!w^Q{
z$VNRb&k(=yMlptl|Bt;Z0j#Px*XP`Gx7>szWFa9TaAi>t!~{ZE6q}HMfXW)sB9ep<
zOoTv80>zbRtyRlY1gim25vk(R7Oh&^`YO2BVjJAr+Sa07w7%-o)>`Yc^?l#WoO|a^
zLUIX)YMV*U{OAAYpY_aH?*E<nPbBb{cndb>MYlzu)e4u`nDPcg;Y%HqmkT{z%$pOh
zDP|aI=sk(?Kh{(NUts9{5A>Gl4OV%~1)H-&axtJ;<P23FrlSbwU;y+x8Ja7?Y{Ys$
zYA_gX8Wr6A3PZ0BdK@n^tcE}@?*izhchC>BzZ)<Y39p&K>~A7WfV`cXfj^@3>^~R~
z-vZU7JlPL65ziVTU<$TdSUdoF!y%_0hFk>d-H#22y+KMWs|<P(bEPW;-G@zY-;K~a
ziIdU@v|j6a_|~QMT|<W~f0W?2TqImI0$&zDL)bn%D~Z7Ny@gFLZ_WwvE!bQSJ?3Y5
zxIBnJ-duS4Rp?=;+XZvs=^fDHd|`R`87KnF<MWB$zVAS9kxJKz+21~+r8Su4;ZzZU
z<(Uf!he6Nn2cOy)$eRljPk^4=KKHOt&s<128G5|8v0kP#kcLj2IA&Z}3tg@J8&@<Y
zU#fS#@^2*`@DL&^|MECwy(|BEdgY%ObUo51D%bnPUKHQ^WR0fmU|L)p!zWu`(|Ass
zYc<}%>3o~U^Yq@K@m#O>Kn$N|JsQIYEM7d^!1a1OY23i|dVg{mP_EbeD2De7KS{30
zvHFYkeC+e<*t)&`t`r~2URks541585+L~3>TqM^dSKvXuj-QD?uX_vdM%Ps}R;*oK
zQ&C$}wXCLbqBV4xHClYIzM^XB(#D##M{R|jSWg(!n<H8@H*Uh1?k}2)d$@a7%~db%
zXuZ(j@Ch@*aeu;|tD_<dr|>q_iK9pJUwxl`@uyK1iYr~+So3L@8ExY1+9tMhaC~dI
z{&lP7s&Lcw2s5GGy$>aF7#FL4AKqHxZe^OkdQD?>&Ek&ENGravuKRS?&Ba`zu;N)R
zo4eia=rpkYLzm6{5%)Uz`=Wcx<~lms9pCP{_3kBa&yEvWH^)1?@0+%tw8K?$ViDZ;
z%~f$b)vCDs2QS;bIe2#4uL4;wd25p@%W7MOo#0<te0t>-wHqp*s9jmSztUTmR8>|7
zS=AMF8>*hb-hO;+I$Use@C$9;TI&YpvTlgxvu<Ec>js$@>Bvov`H_YaM4BignqSs=
zIC;+=_~-#=NP2Oo%~KnyoKo8|bf|x6@yyC#ez4%|f$tx%cjrISa4N@(Uw=)qAH<$~
zfMe|0%@l;Woqz1L1@Fn9kC)u<Ty8JmJMLa*hxpoSVrY;v#2+ZyGyQ)ZJM#*>k^URJ
zrv44Ng)$dh>#Q2HlPQyTF28v4&eNvIt$L)hD(gHccV(oZ`s$G(-?%xBf6^ziywD{L
z&m@Evjr{vdXr#wl%eZ@2J#7JRN0U>U#jDM0gM1hJc8pczUF@g%eOPBub{JohvXe81
zW#;1VScq0-2uaTIIbr;bq$DII<b@>L@#o2G_%ve{th2T~1ZAr;ty?cSchs3r@l4}G
zuN(M_&<Pxi26ynNXHWNMaY~86T<ZPi8JXF9V7KQ48_JrREqi8W_Cw_7CahXhKfekC
zUekmx(x&A;3uzg)(9)GFN>@SijI=Dus<26`L%i=+4iY(J#Fmt#UwVb-D>gnu>#0w_
zv?Sen;>mo7Js9>vQrBPwDtdrlz(?&3${>&Zt89gJNfPNnxgR8D<N1{XJv;?Qy-=nf
z8|f3XSR~FTiA_xC0EBJ_Ov9)|L>k6FUk?D&-opi^36x6&2&RPt*yn)~*8$L*75^M5
zOhCUSg-Pl!iYDMllJ7%`bXsD_AEWp?sD}xC7b#34_o{ruNU>SganR)Dv4gqJWSSI-
z$6?S^26-0i<L>Iv<if`HFi?hJ62p>giQmvf1HY_l7A-*wAQG(xi3vOpItmzr7(+1i
z2%edNmj*d(GKH_crD8*s5d$est9FLvUC6{20L@?;mS03cC$KOh3<a-ew_yc4*3cna
zVCWqOy&Ap2D$is?Zv&>z+bT^bGn5|3mEi(RE&a&5MbAc>-oCRjP;#D#Y?1v~8;WIB
zK+i2(YRY)EQC<!7_UH;~-|TN5rr<9+&@=n{0rWWW&9EK<U7UwG#=e<h0|XedNLUFy
z9(Rrhc156}@D^;k-o=_8hEfFT-H#22y+KL<m_jce!}6=pi@Xx#W(M7lP4CBIoDkpB
z(%oG?N$Ty(L?_q?_5&xq2yEY5*!1$g0=*G3IVPr!NiXkP&|`j<m#H+#n}+3wp%;%~
z`FZH!UzFFGVfl3^EmHOA#O&|MeWO=4oGK!)eWqc#9C~g)Fm)n&reS$8^xXFGTEW14
zCr&IJFYUiF?#f<VlwUAGYIbce{wPgU(`zrTs>dVN=*F6r$}ZTmp5nxy>ydtbd|LM6
zgOLh?)(w$;UMmu;Z)iNvx?LJi`>}q#bYRhaGA2D>Js-m-SqEeIMB!K8714gIUjQ6j
zwfV^52HKAYf~V+BY&~i}KEGfb%o!CGv<Np{(9~R0-!yb+{pw|FR@PXfn`_oJN8GC|
zZ^WD^D71z)!(2=UZl75zGWv8xR%GByJ!?f4gWhXJ?zJMXSylr>cdr$>OE+r&ZdPP@
z*;UThdacN{%4Uu)=VaryCx7kqoE2G){t;M_m76u6_aN@iv?7z5R%A!GT=ONm9@lo-
zeX@rhpNPsUnymx2bB&Xp#YACfe%9`j$HcJ(NPNe3u47`vIh!;?Tkk)3L$GM(_|vRW
zW7>RI^=Y|!fM?jWivJpL>lFI{p5PCDX-Z1VWmk=8xqE=Wo!q{f@=!bZWsrY!K=Luu
zmZaw2t(A0Q%d&y{4>-fDZKH}uxBWhl^b%|QuK^xtT6u<MFt5!*$;qNcQ!A{zYX{t-
z+O!&NvW}U$WL(Qb9p@eR8Vt_w(%}5)C;Z9S^2sNNh3PrNj{f%I(@?yo=T?}Wn_+t1
zwA`+drsr#g={dzo@&`ubI^i>?ob-SG?4o=9_4R8GwO2MBURSE?zZ7b6P8${o`9rDB
zxM7)&uli-0nVGBXv``{7oJMJ|p3zE~lt@#xl!U%SSwg7dUtp4!Q(d_S!5BtN(qn0n
z4yMDh96l~5^F;NZ<Jbj|pO)f`OLu&uq$xU&qDE<{9wZrQq$UHCbPy(KE*w;+ZI79x
zkKnZBbF>@yTha+kM1u`89m==tLd_)2T*@Rpu5X4kNhe5?bWz_7nxrRSi!n-%Ps^ph
zj3*$E7^NqsWl=_(P^gZ+CMKoy{RbHc56?<Hm>E=H<4V#my2ASv=St64ZO_W|i-no`
zsi*Uia!5lpepL6op_--vuIMNImE2DyWt&ao^iasKfSKfYvAcleWGN+?BBdndQcAK)
zN=dGeQj%6FCE-stluNQ#>@FmEQS2@tVPl|xI1*@DfuWp)mLRP6T1iUHXrN>pHm;!r
ziA}`In8FbNmi)0tqp`_Yc4#5VG$CXx`?HXwQV1E#o-HJ~M+h0q-Yg)At?=`0rH6g%
z0J?NYD}6{=>2b~qD?RAns1G?$DO%&jVlnW86i;xB>3lzu>4l2FgZW@@x{DOQ!0#nR
zdenM937Weh?clNiskGiFM{Qj01y4U7w7+uY4eeS-!FrG36V`iJByVGlFqeH<)ht@#
zDC<31WQIahpm>adu)w>?)Qi`8A4X<WY2g|p0-Dp#de1N1jbSB5Fs=9eNLW19`z)9m
zk2T67TYyckW-|2RvEJ{%m=4f0s<LOO@;I&xKg1N%kGxlkg@s$sekZ1wn?@CPzXJQZ
z-aXKB%T`4RVp{KaL$6I&Q2S<oTQCLVvEF|XrvfLw8Tcrsi#KBqb!0`~06h#@B>WzF
zJnp=Py3;O*ebajXS4|H?DFXHG$A&}SASD7;?6BT_P|(|VCe8u+UNggfLyuPPc&ztd
z!z8{6dD#yPkqB(xTiEn!(qS<kA(La`kHG2Uax(OopXGICy)T2_fS8gbW4;z%2|ah5
zJG0(5KyOh8<?+_6x9?f#WkbgH;ZzZU?KQ3UuS3u62d{Dr<W1}STUz@tWksOgi4)al
zTa*buV!elrUcS~X<D$Ysp)qdaxT1Ki_m7}XgkJ0YzoGTMO&nTApC9Y}i)d}nTJOge
z{QFt&`I+OxwauKcJX~H=->`V<nI%OfWj$=Y=b-mm?|ZHHz1I6UKZ5daXT2AfU1`0)
zy4QNIS?~XhJD&W7(}UJ~G5Uvlhj5=&@ea7O%X@!@w)*b1{iLStK4O=L(LQRIf5x=S
z?-8$u3%mT7nJq(d{nn__ZE!AM*(YyW?TEanUH-(%uL$W=hSXOlbn6UVA$_VYoF6M+
zHn2@u<VV0FpZJnnQ_$24_7|;4$eUUl%umkKZ1I(LZ9(NYw60yAfxnO1;Xe_Ucx8is
z7ULs-@i30p27e=L@aIVz{M=X@d_dUXon^l{=}v#25q<p^)USm#JxT3FW!NkFmVdRd
zz%No3_+vE-yhw)y9vZF%o+ZjWPNTHIO9?FS&=MB-7ubiR`BFF_9Xz8+3;fj>!B`8t
zLkqk!DknW({b$qIz9_{xHfnztB4vNik&Jpt91QI5e%Rl~p=5R9^_=~^`zIcsgx$bj
zgHB)q8f+Tc@Z=X`e`l_!{e3q$drs8;{vGfWu$lJv-$TY<x4QkEG6yxn{!a6ID$n^a
z`0ktE**4w$zU(t(e&-oW^E)Z+AJ|VNWt&a&dj@2%f|Cpty9-E;mr{~RQc6-RcIT4J
z5xWaW7K+`uB(+jXLMu7SCD|yYB=<=v$pd0{A;}YBcL52Tcxa>iI;7GlPfE>bpyUQ@
zFv^p}CK^WhQ6d{-*|&uxQ-qMQ?Ak(-MMB6}_G}?ZY}vi`cbrDFx109&6Dh~JK31jQ
zfuZZ%{!U14H?%sqEI@il`@4QTgw-3C#Uxe+Ghz?FJr4s~ul@bgx4(bD!)=5a;4wcU
zHu6?XIsM3cmHup{r&wzxrl6ZfnY(Y=-y5J8kNtfu^nT(Nu2IweUWO^iyNnskx94+V
zT;{|#gK2*+$E==bDuLgCO}FFTsoB-BD?$*lX@7rM)5B0k^i2EvQ-`Q`A9Co;&W8Q{
zVqKuh+;8aJkQ$%;{fs#6?=L}bgsMv?AA!-w<)6^wIMBY`nf=|L7N7lnF!azBQC=1(
z1IstvvW$VAyp0HzNc0N!^!9ClUN&TGUuX9BozQdp!K)ktdDH%WpVmH1SrMpr;>3vs
z%JeQsSN8Yu6UV_a&(QVT^UHHYH4*!J?|0UZ%G>keHGRITEswGu>n9}NqpwC{RQBE{
z7ih}#yV4TFCtKHPJm=Xajpuvwys1Y+g775i@_cXpVV42rd-IRS@PQa4lYUoTjY&_m
z-i_h=SpSUS@qxo=XHb6s7~~cwfHgu(C(qZE+(5n*JVkVp*i)AJWviPj8X8wG`@H*V
ziG1_C>#w29HPL#<kI1Aye(aPUGwJJ%>^1A-W7EB^T|QSY<@22uk5z%#?w*r_Ue_-0
zr4@S>Q0`s+*lXI?O#5%+HYtBR^@wTTI08pt-jBF=;lqUQ{&wF$_fsB<yj%Z0VZ#qa
zKYYGRxp?{KL)Xw>X4u|nZA@%!30ep4KN!Nt#jWG;IpbPqV`Z&p<M3K*V{I)yzN<dL
ztv;G;dA8W%6R9>nQ7u1@>`|Yr<p;=Rn*2bj{3L6@+Kv(rqQqS&@lBSf^t)eTxDIWs
zLmTVR#=1|V#O)~YAW94u?n0SwqRjBPBX6g-wRoU+qt#aaM(FGIjn++0IB|<z?7cp5
zOR(5FaMM9=>)yb~myWHi#0UioL#@8rVvJL$HJBfYe2mu?AIA+?&K8dv_X%R$d1U0r
zbbXdbeSTJbJX)l~OLJ>+u%>O86}r{F4Ig~L5lz4m4dUa}!Tf^S!1d?X`mZmrf(4#h
z-=-<G-c3F$I4+3#r{fqUTfriqs?pk*uq7bsmd7=KPm{~f=-RMSa}Kyi+8dc0QjQO1
zt1>(reQw&upel{!y5-0ZTg!4}k3H&B(+<Ya*|`0HeUo)V+LokNd#k6?Y7JKQ;pc04
z8rYUI-DAmrFzQDDAALO!QURe0e?A8Q=={zDMCab+cB}Ymt>3vze6`l=3;Fw$HTe?8
zy$~AWoZ>sze@X7`mp0_%YqR-*F@Am}_Tx!^+TJzK54nEf4ypgvhoK5*L2*fl{(?rH
zeYNAi>y7kZ3_g!Ki+(M2LYZ%U=rmn1FZ~z!_^54u;EZDVMcTf@ou;hwVx@tPCxz+*
zZ+-Zcd-4Mbp*`#U7mxVjKhSHB_;gp#I|wqaZxRpsBMv|W5Bdq51f}QthGqZ&It8#0
zJ~^4$FEO!laXXrmnG5+j&|A>o8F`%JpX&1^rRHP~Q_`j};4=qhhVkXqKG13cT%`Di
z9`HFunLaxc2hz5mL;dQS-V>;i(dTYm)A`HH4YXr8fi^TcY9iL_fd3zVF6Xoe%qh^L
z63d>I*`Gf}Ct?$#DV9B3iU=G8b+<xu(sF+S*-t5Ntf^W#ucm3uO1Ku9n>p}DkbOvb
zU47NLu6&-9(<4cO>xQU2EsJF=pp0cyG_9$(>;>sLy!A9u$`X`x=txQ*qqHjDvKOXj
zknfAuCoCo3FN^&7<g3Z|7o{8^zl{8VJf`zQrH6-R9m5PNaI8ww*Xf^=T;){RU3^Y5
zU71W_2NR|&nAn6#3csv-evJv|Ex@cW=~HMvJ}3E%*kNCYez|=krDYc%@*(*E0}Ygj
z1m^&D7m(zL-8m%84=J;`L1v#z!gq54K~<8j6Gbf`5ye4Fnk))fNWu?c0nQ?k#V&M<
zB$dUA@1I@E=HT-}q|}TJQgJ@XBS?f|E$Lot=oLw99!*hXctR-7C5csJb*kypNn=xK
z7iK^4S*1tTM?1XG?XZwD8ykbqLb+`c^7gIb+)%~s(TY1$D{jyFXmRB%j!i~!d)Bva
zdl<#7!iLc(BW=Vc<GrAil0Jb=#{7^GrKJ6^$+%WYNn?9I6dJ1hV$!wDBI3QED5;qA
z8Ei6E<rkC66$Fe``Ni$aAC7!1S9Fg%7h;p~UQi+C4lU?1X30X#oiH{TvuGi1U&kn@
zs5%~5&z(z|NyK|Wk?WE5+-bumV^zl^>$yX}Z8BDMJhHxh9qoLA!5n^MKEd#L1t&No
zGx7l}G;}B=i7BVx4$!4fu!KVBM)Jy!XNgk{3l+tZ2m*t@M!!gJQ}iWLT*UrFig{1N
zBl%Ah&zA?t(_bCad7B|GP)_gy<ph7KN<U4dpRM=`#h<Tu@hK|ke^v2cQ|UJ;{$|DB
zrTBXl|6RrZK=Ds2{>O^Hi|xfI-AjrS?%S&UBS^7fy%jY1$ajcaC{=j*=*Ul*etx(*
zsN-lLtvGbzP$gT!=1f0jUsW}Wmf%oABwC#h8p5rph!nS`V#QA<#jR<c;ukBrloWck
zie9edS1Epz;<u6_|4zk!OHmFc^M7B_7nS@K#s5z6oLbEPf#Pw+6z%krB7c&i$16FJ
zB+9uuhy9sCiu|W5exag^Nujq?(OpXZEyeFq{9aPz=XXU}-iwO9LW=wc6%`*MLV6+Q
z3-u<EBE3xU;sZq}hsz`>U##TINFiUPc=6#P<iA|;;=@JYZy=9+TNT}|C_np1xfu#g
zf#T6zT)?7%daEcj0-qXDbR_J6PBAv-b*m%A(@acxuOkyrUo)61)h2tf+DvbV%E0@F
zo_!Tyy<^S7z!w;L{BTX3-e8qyvZ416Tt41YX*!vq^mtw{yo1Y=e&)JG&qkWwzK4NC
zqbrf%?pGLk--jOl+lAGJ-qTQ`OGPu7{cXcJ4cleAVD|R_PH<kl%&;B;UAzNxY_6#U
zegifPStR@gdOYqN4>UmpTxQxK<qqcbaLB2Lp%j67_hZ9hZ;%qp8p(6QWi+}E`+EB>
zf!>x5=F5IVuU|jQ@Jl5N<#k2x#}A;#3fMmPxUhY1Nikv>et`S(2`;12kFc+o_a^k1
zpXGIil)no-KF*oJT&b1>Slb<EWD$Yon@ITp=q*y|Ix+jZ7JB#>?Zc@e0?RX3s$B~u
zw;#MqF_1Tr@*AP&wvX2e2I^H~O!aZO6MB2qI5VAr^u&Vvg7E~%Rp=5?A3I^9RP7p3
zU%-ySMo?&lL55qs-!C~Th&snSCg89~!hZ^m&OU#LsK;?}>DS{heb9Xtz0XB#QS>Bo
zBx~5lmrdw-z*`J^?>e?#!29#Hj;$B)Zm3&X(>S`;vRigM_NMP<Pj!7$T~kF}bv1s{
zN5oGA_yfNl-;RRFa~U=FP3+(|zr6U$wQO5^0dEcPo`!p${0-EzfVVsX-2zAWOageP
zc6DR3<?(sn1KR=MtrooblhGk(<?2=Eh8bDGsB5}ix@)@E4cBx((wD$}VlIJ`@HyAZ
z6&1pD-Ai_#!SrKSG#1Q#9_I%5v9sRA$5N6Wyn1(lzq7*DG1g#fi2pw4i3EYFZ$0SU
z=-gz5{rBWQ>uj}#{A`J5$n#4)o2<bPEU`EJd5N{@!qOMA()zC`vA3OD`j4!Wv(G3A
z<DFm6HtUv^rN7Uza_=tjY_rAw&g^qaoULAz;TL6iyIn>QWrRc-!ETq4gffyv8P3+!
zG0vu>NJ*(hhu0_X)_DWHo2<4~Z#cJk@I5;JuKc}DH~~2M<hBIj<Qq@6##!E7Nqe1V
zU?>}W=MvB09T>x*dDh^2Fp3_;)}|BknAd7;DBYLUlKsUJ|2@uQ-dzri1BsU1I<54*
ztlf}$wpuqY!icxzY$@?V!@n!(8BeRdWxC3>e&A0Ic<)JimPaskTc~vt0P0Ywr_zs-
zS`x1Dr<R5*lcYyK&PUs_i|rS%huNp%cp>N806Bkb1D?5QxqS{75&E6Y3UT)P{q-|_
z{yE7&oISo(Bd_1kXYx+|6@D?}xzkFXd}`^)uKDE`P2O4Zfz+@3vWqu6BiBCe1Rfhj
zOnLIo*_$(-yKdgclP>!2(3hO1VF4%k!t+j>k`OxGUtjUuL3HS-1IY4vApzvA7}N-W
zJSo|ia=b5ZAP`?qw$FD`PEJn0#6hPY-;R#R$%UL>n<0K&fE9>=*_nfK!if_q#}O`0
zagqzdK6?ZV<hK1IRG}_|J&F+@!DW!YQry5_@J?VqBpu)EEPJAc5i_TY5l`xy`7kn{
zgU!W=Pm-crDAF<FlhbmE?L0-fjuB7po6`o_|5C1F#HUF45afwq#Kmb@EF%=fhf7lW
zodk)n??&<AlDwgm-b39g;Js5)QhA-<2J=ja`0$jpbn*jWQ3??so|4&*{3i0mho@xs
zCoeu4BkWl5eiCOSa=C%yRFZzN>ueAUA4}3NC`oVdd=THVN7z@68X}y^*(yK*fWV|Q
z(f|<V2fD5I(GeiUd&Lg1MkJ(?vWM7*N;J@F1bmg`c(HpX3GMDc|4t`uzy{!xgarUs
zhC(FB{Bud9;=-t648ANC=edd~eVMBnDNO80#rY(!qCP0rlKw%|J%@zNhz3njWcagC
zEGLOo%s?J?&Tq}z?47^a>vq&{&DrdoyV>h@)=g*gR14;~EpXG?H-lCzmWcMAMLJ#7
zRKD4}V6&I|s{}7==KcmPo%;`H>D=c@=C@>i?h{gRYv(>sEH|C|gihRa?z1;;y4y3h
zjlJ3?(qyl>{}XIXBV|wB5#c_^k!kJ6Gas#3ip^`Cc}uF;YX)aojPJxI<=oqYO~!A5
zN;&sFrdY&9s71=T*NjcZKNRwXD4%<=$Fm4J97(ipI_ZVjWX$oSl=O!bikPEDDQQsD
zz?fr2De1*R%2<uabkf*bPeyK4tAONNz*`n$RcjgP6WC;|YAqv87UeTmwU&`yE~JcA
zt!3?NEk<sRHCkFsdIdHab9^Z!eTG62b95;s%@E}?=Gan7dX11W=EzdoeuO`L*gNr4
zg}rh4|11LG^&HR;-e)3(dHu_Z7eF}p&59R5IQTmhFMx3H-%-2(!ofeTcmafizl#SK
z4*~a*;_~-xQq(ts6q{x7rMCw`5Al3J6+gC)0C0V_yE?qY@=bysUTTb+SG)i?d!UCx
zozeC&4g|0wfqL<}`b<S;=EaR&1X2?~-G%WkWF<y00n}fipm+e(K5+u5W8(x+w_&=>
z?4W%!&|Zppgc<&T>7yTcIgRAUtn}=!Vk+?2!wv4f3820XJ-2LEmvl8Yy}UP}_cL8V
z?H3q&j{^1kT?cw5fO<!=ocyM$37|IMV4iI%f!}})Lly}?h8~YQ#{)%+fN9zeK>ekr
zhoOw<-H$yS`UWMk{s(&VTt=h&u&<BH<i2==$sJrxZ@;1U1E81R)zaNv6HsjIhvSPx
z_M<ZZ^*o@L@c^hdL676W@;U=hZ-ZVu04jl7cbu^+0?W_Gpy=cBV<g4{pbo?17@x@4
zzRm#D$xw3pfvG40c@sdL3O%=d{Q1Q|y%3Pm!m%za3fd(yI$=UlyvXRl98pgM8SPzb
zd{mIp-nGVJ+L>#OIsLiTn5SbSu4z4wnF?P_pIgk-T}!;Oe$C1bAH<H(3Fw6J<BkG=
z%45(Ap!Nc&y#VTeo+HrcyB^|7ECJLly#T5PpoVcbl#l5>44`)3FClN{5r?2}g7JO3
z-Fo2|$kd;SPDQ+f0ym9%2mOT!jeb|GERH~<PwUX=l?odD_@V1|3s8=*=&{yuDcg2p
zq4A8@oK2q1!5f^dX|?`M&enNYeColz7xBE>z$Pz#r}$g<WxbHag{3Wt*LYJ)uTHo6
z*Oi0-*!i~oK8vZ|t+DAX{Vyo-<28ALrvW3aDCfG8q+NUWh5+KZIvwSAwr&zFdS0|>
zlW5V4wWtr}vd+QQNU_+}Z4>Kco4mLFEh`CSTN~}`sW-+tDMruQYTryqlIgw<%3*q1
z&ezb!B(yRA8S1nv1O3N{)rk?S6C+l~5i74d+U;|m;SoA?8*i+89_@3sh5-tDwr&!w
ze7-J#{qPviroUw|cRp4tnny`L!tQ8N&pcA@Xu3zzEQd#%N1CI}*>I@*LBP&Iz|P<Q
zgR|9hvokd1mSM$bwWZuLsu*(<GgP0S&eovlO>~xeAn`=zs@Vp;FWs4~@wflp1O0AJ
z-MaTN=kdPL<<Rz79<j)WPweu!JziA$5unoFbAU>>F1OE?sPqj{RC-=&6qQarv*87a
zLi_Eq85z&LW(A&n%D?`Nk6dBVeOwyt$^3YdfBpWw9ZBE#C_ix4tCM&7?fNivv5eV&
zVIcRJC|G^QpPazg_DtSMFk5Q9b4%c!4N?n`b#aN)=al~&d>$d|i*p}2h~6H3$XZ;X
zC1kw?BOZaQPXc5eR*-eF&sPAbIyZ6Q?TZCuUHPMViZ0F^nsa<&<wNHx$a*j#>yvUu
zKzQ~|6gKsD`sAhh>{J|<qX=1d|Hi`~iEg0H<j{~co#IZ?AZzAyA#32%v}EhcnopLZ
ziy@AItS6`C5@mUmavib;H2orEy!XXG)?bkF0XSL_$hssgi)Cn#^^}x;ydh4-7K%dF
zQ}TvVO4Gi8tV>f;S$+WwP6DznO-m;)7W@#hF3s#m{uuO3K-Q(%{mE|=V>BFl@j}+e
zK-Uc%CxF!YlIHWAhr3$R4AY`8&Eg0BQ3I?8@FA%I%>^+1bFss=n@gC3Py!fDGEnT!
zBe@S_idCEsuIJ7VvElP|BrHM5p%V$Rh`G@s=4(al){2;~6|tM<;Yg50%p;)=ps{7H
zZbV1yNX7Xi=ZW52UrV|Y8=6SMCPss%C^D=Pit|Zg6=`bOh|O;;-0VGbvzPl9%BGw}
z%A(!0_SG<VxyUUMUheP4hK|f3eN#*0{v6C<rjcHS%|(B?|Gr8iEkez18uxFNEt(^!
zXpyXsNYN5(ER&S|bMv+D>rk|S{eyNf>BHD$Ok9Oh(uLS${GyVQO2mRO+k@{Bl5iEZ
zj3>!P6qCjd@bS=KWnytKcOJneV~&Clb7wI&8Ncs}xq~Y(0%INxq0OB(A!f`Pg}8my
z`N+8&8<O{|=gwo;WLzlg*t4EHOR>rLMOVz7ps0f}hg}rHotK4}F-Kg8xf9##A{5BZ
zVo=LSpTZ_%P6NEyL9$%b%b3R>LXr$oJYzKt%Sc}rQpRee%i4Fh7eemVTI$a>giOmN
z0`DRnLCE^7b9D%=e6}FuVzh{BaVr(&;{^Hbit>?x{Kty&F@b!sqRonKQ}hu<f2ZhR
zoEOxespxr%UZdzciYDVcrQY$1&QuiD#)QHcF3O-fobb^=y;T$%fsbIQG7@$`Cyb4G
zQN0MHCdB<1GL>{to(XX~xW&f<aTmr3aW9G!;(i=>?a&U|XF}X>0GHKgraKn1(PusT
z7lHFila3q{ci)7#&w-u`ElN!pn-KRh=)JEisC}M8dc9|*#0PPojDy7YJIr80+zDy%
ztr1=XJsx+CM`sZCdC+qq)y^R9%b_>VY#jJ~*z{(<$a>wu)$~n>`*;1~gSc-7H2fjT
zVLv*9xHqE{@j%>rp%+x;bp~-i1HA!S``ul0jqvZF=Z<q{5cm7giwEMK)jxVX+<D0M
znrnoYL(lC;XAt))=(+9FA?|7%H2sx`OQE+N^>Cb7E(0l$@R-kDc7=pbC@d<B7YR?5
z0~|rZ!<<Q@n`)by8=I?^V()@_Nflqcy1u?<RkOtvl%pG)>sK$US!pTocxBzH8h5{L
z)$-NWXyI4dSZpb?HZ@mOuUOMmbuMzSsAV-v*PL6Sm$1AMAELAbWGoXk0dwdjl*~J0
zbX9Y6W8Km<%{5JK8&<Bac6Y0mE^Vw?tCuDlC`)cwvvk$b{p#gmAmK|e1EOd5d!ICO
zTBty;+ZVYEsDtawH5$+P^IsZIuiLk3Jm=r-8t+&c!ZU#@qSx&ox(uj;>++9d`1F|X
z1k(%m8!_pL*570JK2{*w8I<Q&FHuS*$I7vWY3V#`_)4W4aA6Z(w{@PsCfvYu{-B{~
zFruD9(&>L~`Peas|M^VgT$pGLT^2h<$K<;_W^cg+m*H$3uQLS`U5@8W!5H%_DkyN%
znYCc7%Tc??W$LS{nL4J(av}BV<&AW|T@w*3Z|ASO>HNm#<r?g+#^Q*UEKe*f=rP1S
za;$p6_Fl04^98n7;z__`EkbPfy65ipYURiUKzZhVq!(w`aP|jro0Pv5dIV>W4*n6W
zQI0s}{stQByU+HMnqS>?n(EG7RkJKyU0c;?+5QwR`}mP<J0E%+ClwEf6=#%`Pp_E2
zptN-A{P}nwkBCa<ox0$Rsk6!}rp}u;d!DsEnsWNoS*Ie8lwTT^&!4eqYQ-5d=A*>Y
z=~x05DQZ^9tQoVWSr<no^JmODb;0Q+^Q?=avhu0(%PXdp%s73)ys21Q)0b-r@HE@J
zrpfxb?X)<)<i3W3@xD<9<98?r<L^IoIUJ1lv2F}5ZwuE})!NseXq|vxM#5S2Mte(e
zTGVZ{bqx2NpEI6NX&szcxxMza!^{z`tExN9I_h3Sj&R}Ov}^6a)&tJ5p4R;0yf#m(
zzgYGxc$j7U_J9+`YQ15P75P7iNr8U^8fQG;W^@N4DZ|cO+j^-#RvmjR-@3jlN8o3>
z%>V_Gm%fUG>$#}-&gFK4{4(hd!ndJxXS_c!_s@>!gsj2m`TG`qGw4t9JlWuHxa!-2
zzc=VV6jwG~q@8!w?$Bzd4&N#bI9d2oX{fr0Im>27QZI7W41@dWWlkvf(Yf}hm&SUm
z1jn&9FS7HF!}?~&x$YG!^Tm)ar_f0_{cnAojN5`q`Tm5^g^n|9%D@2$p>-pY=h{oU
znQx=r&5TcUH{(^FZq@ix988b(-#oP4yK9!spR@Q=|LS!6CuaP5kghczv3Uhh-Zmu8
zy>Ft1b3YB=-i|YtxV0xcHOuP(_v2BseZE9rz)2YFIC<$_8;M)zrywoh{B~5b%V!GZ
zr#n!-RVn{QDT9~Fk9VNFLn;4KDTB`uB|qAM@?A>#Wuc5&IX}h8;+JYeqf!TmTz7Vm
zYp=@n-zwLG^HY4b6H3RqX4`+qAyqf2o>)eHgf}Vv(sYA_<3ENZx<X79Z`srR{UWN&
zB#?N^o{^b-Kk`q&7HlYMg1hjUnb{A5TS$q%bo{im+^-`aO#l&G{fwl(lnGqjvS;;4
z<;{_c&IP6pNqRp@xHd9z1tMPVf}lCrlJ<hRf;-P)=XUH^iPs^f&J);P#wK*Qj$i0-
zd9Ibnb#&C(h;4_fLzmS;XC!v4#Gff0+AkVho%ya#gV6aur85fYr?@(;uFgZ$IXt)I
zVUa^d9O07m3v~>Co#)yvypqEnDIk16`NA{@i-Iui!FCTTGVnT-Nwlx3rfO-OWwYU>
zV@4O`TRwaW2j;F5&d9g?Nr5vG>^^p1JI$MI_qTJLfu2z|jC&UBR+f#TfpB{5peN)>
zwlmO5Uaz=aA}A+1_OnUDNX34bl>O-h*JrY^gq+4hI1ne1sSB_d2{Kin@qd62H?~?*
zYDNR?*6bu+9v~^kCSx8}2uT_#6EWulgd{sD6EP<egd}fLCSMm3t)0V(7+WDtIIIcH
zSw>ohO~$N>Qqr{)ikNj#N_r24B4%ZjlD<Qsh*=w@?Q5kZRW^x)=SDOzktZ(J>XT%P
zM8;Hu(A8vR`>~<3Bs_Vdfr-y!gFeZNB84&4v_jaARw0^0vIAQ*F!5Gw&?niBO~zEy
z3gHkf7os^N4cMZAi7T-|pJbItVN5lxkWpX@g=h}RDcGWciIcEFpX6kb!kB7WA+Lb-
zip0<C&x=04M*GAwI4oN<>sih(PB><iSUv7Z#y7v6S5D}YEUuvqv)43R&M!|$NqbQA
zDaC8s=`%7DQz9P2aiR5DF&@NmwKXIjfD}nSt00v-N9OFjZ@X3BiFs&JK`O32n4IlB
zpQjE->jnVD35<rG*3d5`6=%szecGkWNDbq@X1Yel9j3E2;y=X*5tn{JQQB$Amn%w?
zm;5?KTNNehOF2<r(!GivRFo(%<y%#`v`2F-_-mvg%i`DC$^S+1e^Y!S^C3Nj6zSrV
z)8J1~@&Y9%%0s<U#nYn-*Mxsj(Q}l1sp9!U2g_?v{3VKBrsP*Do(=)1cZ1@2w`IAU
zSd`zR_-`qGkK&(Hl(%5&(S-r?J+Js*DgKX&zOCeRD?z;v6wgZp*R<bBiV1L!8lR!0
z*evTG(Bv<o_D?QM^<(qkb^s7f>C5w4zkItos74&4o?q7f1J;D2^&>@puBezDxMSZ+
zK2^0IcRW-6EYmTYM9V>WlV>k8NHKc6YkR=3*C9Lv3|4eFDehIHNpVN#6*2_9nJT?p
z(M6=tt0aZqa#HABOp5ZZRCEI=^fr+~kJo<c?N;gES9C8a^qwMx-hNW(y-$kr{;8-J
z$C7#>Qt0unMm;kWngYc`UHn9Llc^W)yAPGfjG?qptq2(YcJDrL%<EW*5zKcVR$!8i
zVqr$$tktvM1fcd<Lx*gEq4(d=qpx{0n9JRd!JOh5XoeXOQ0!L;zrY;P&j7dR*-B5T
zS^tMqLY^;D;_jR8K70Z_j+Yr$L!dV&1!pj?gk~`N`xngR7dp^0`}-6s<@s+0^WBHX
zF{kF3O5izvadC=-bj(HegX4iFh`<L<{xH$?hCnYLGU{Q-MWEjO*l^ezq{Oo3L$9NH
z_d!8#_8rjswR;fU%%Em}Tl&EvkCyK4@_f?ETY_7(d_;FOBz*-$??)pp5WA6)RpZcz
zz<#`iO)qb7j{HF*HKOrH*wxFM2|ea#d1$H#<oPpBFK-_7B!sV&6v=~<UfwF`xyOUo
zG6t5HZ<Kc_^cIQK*yt6odU-#Go_pLd<RY*<Q!j`Un)R_CoxMvDhMwDBoB|?{pKbJG
zIP}7hvpk%7B2dqKmts2fo`IZtOlKg)yA%`i!_m;yyA(xZ#*LTSUHe<#CkG<(E=8|b
zfzO&(fhCv$m{2P8^t%-4hxsl=lJPD@qV+#+Q$ZbES7P6#@LT?9XOP}sd|=4Uf(x~H
zdygs~V(ZCwA*B1o&#gm&$d5nt!+83o<Vc*cPn<TjN8fA^Bj5XGL+_gny>B-B=eZFe
zuplqJ(u2T`-ZvYxHyg5W=aWCPdd&1F2mc7(Y>0SY{|)ZYe6xYH-J1>Yk8XLR4%hF{
z9j>=^=5YOO)2o1VxNh;~0Uv;kn}YM&tnkPsp78J`ITrnP`z_a#cX86QPHO2f@V?2{
z26hhcLeC$EUJ!brIP{XBmkhnsab4BCe&BuTrGNqAr2yID<CmO}mu;N|zv5hoo@&kE
zo^k|Wwtelu-|4Re*kO+_6UwJ2{zMRO0!S8I7cT+ahnD~@1}=I1a(jh*2jIWNI{<^6
zWbqC_#tB*Zfx>TQJm*i$ZR&%!00_hTYjdBDNY4*?yOvIwDN2ayF3tT>sM?u@Hv~e?
z7`!2nT3wVMP+Cnv@BjTy)I+Ux&I-OMu)xX4eUz3WkF|zz_u=sQtJgGE*DNkw&6h*h
zoq-QSOk1<6y18!kswUH3D9;HAWADI_MwV-jA&MO$ik*?2nVHxJpQcVsR8dZ1;u56J
zN^!;zDNY@gnUmP35t0=|fioluT!qrq3EfjD@DZHQe8zSIf0;UgWoU1#EfvLE_E-%C
zW+sIK7xvAd(PM&;2o!i+-;4*rEu=(8fs4{|Y1V6oJc0sGNXrtYKCaHT>{F8a@<Kvm
zi$Z}<$;hHam<6h;xo-Lk$$dX&3E;3u{0kXb<hqZxvM24()(g5oTl*?Q8Y~kf?6^Wz
zX;h5^RUOcMT=fIgKwOoSE$;+ZWwP-_XBrX|t}0W@A&3N-Dpxr}i0ee{4?(FJ4Yb9u
zn_g=^TrhKQf=Fb{11{y<tHdVbOF^Zadsk5`;$5Ip&b`Md7BOv4QqH~D`ZFMr_0LiD
zpA3lv@?`y#b8nfDGnVyJ&b@1eoUyE*a_&7N<cwwg^B`|ue@B?ukwIZc)dBKP(LI{5
zUr=<bqCX~uo$NKz(5DYZ;m#z=tx$9a>%rCLPEy#-?oss)CB<f0HPHMvX!{EhQ)$NT
zXrZY-SzH~O<=E$*2X(|~CM)nJ1%A9$&7vh}0YswJoWuloIFY%~lhc)y)033bk(ASq
z)C`5DK=Bwd^fDT#7cck`MrP)9t0SddP%rN>9Gda0#0aoiYUU}+`a3ek1AYvP6Z|+W
zPVnQ~n8CRnv~PxLACCjWvzX!fOp!CLy>H{kFhk{yTjq23E5Pd2JOw@1NGvsFyxP!v
z4tjso71X{7emsmR`)mh#?Z5z7?0KG;VLb%8`1hETb4(@h8?a%>B4HdRD33eG16f1}
zA~wN~snE-YoO&2a5vXT^ALl@Co=VrrJ}`Rwz74%wbb(UdZ|I$l`|fx3g4Digymw$j
z<T=Flbp~qO3%%hTl=l&2`nbFRJ@${~;YBME$eW<XFQFF?sPQ-Gx#J9+CQ_aWY6Nfs
zE>h__G5cEuJ@<IH^N{T`7k*v<J+~jcDl(8a!HUbY@-SsZpq>d<Y=Pcz$T==dXCQ?S
zWP~VK5%qyQF&vgChK!2}<$}+mu@mE7`8ktUPduI%T49jk@C$>P)4THX+=}RGP`Ns^
zs<CR-xm;D+ShG?A8WEAyQ0wS)4Y`t)In33ql!<k*9Q~M}pSk=_>=L9#W&hr21yAFl
z(ar*`0Co?aBFcLdy%3(bKDX$FyLL0;4w)-7E6#^25#yQf2;Cx=OepPHD1(Qg7s}{`
zGJ2tm|4=AHT!$r;ad|J4p+On%;VvkDH1!;m(S3K6Xk63}^2=a+_t<_?6Ud0TJ_dpj
zb$$G_2~tSc#{#6-gw>7K#$?Ohgf}8<tu3d+TkyUtk0pH*&rYTPS=Vdu^wbI21!DbU
zQJ&S>0`2{AYg=_F8=ijSEF0SU>%s-r_3`DfTZ;$U8*e#awH8>;V9(9z#o;#3%{j&N
zuxoG1uWhak7U?BTPqjAcJ)4<|{$x)SefvV5EG=e@qbKa)8pqc#=6qn1za$O|)7S+}
zV-puPZdz{7l%U473e*Vt14Vlr&w_XI1O8Cay&2E-9p1<D&Zz_&2Am&}9UJs^C7b(u
z<c;XTpX@V$GpdS90A~y;p6w)T=z|51s)nF9FgQct8B|+GPqf4{lKusFhBz@Ko^d%w
zH-cx3C7$8Mw^AL?al|uL5YJH2pv1(LNUiGc49bH-!bz!6SPMy0f8ZHOM-R{F{#mU*
zjq}HAhj<44%NA;Q1~Vx<1L(!Kk!=DtwW_VCZ^i@Q>M7CjjPYr?zk}>{Y!N(TVp<ku
zYE|2$lr&yXXv<M}#-z+_O89Y8A{f9kPLetb&p1h@cOTDSPuk%b*L8ts;8%;Vjp5gf
zuzSGHa&&Qx!Duyc4N~^N#5HJ*!tx{%4j-_IO42u_n1s3D?-P5GAT!N%Ga)saXKpml
znUM_G;oS<ZT1luu5X994s{()I6=6e*NQ$w^co`^!B&#SB@g`6RNw!fY;wL~MBzcQ6
z5p(Gage2@vH1xx+tgxJ<Or$Vgh7F77NE(HZv8=G1WTy}^egYdbN!}4c#<Ifl_7(QR
z90IO5+%-3IanuN(95Kw%g+EPwc6`QR4qQqGVx|$s7^NtuFxPgRu6UX_nZ8WPFI4<h
zigF@T|31ZkUs29w%0Ey%-zsG}oX(V+p(kJynryp*O`eB+v<!M?FkzE^-uPgXDRIIk
zwQ<5G`*F?xtJyg4GqADQE^M+7Gh3f|H2X5l#-?}g_qgq%E0N&to3P0rp@$;dh1HPg
z<^2VETpeeI0tj@ypTnm8tf>UvgiUtD37Z4}OU&t@ybX})@W7eS!?eTAqI1~fT<C?B
zp4;yr`1`S84mE&?@Kxx|a~X~9!@l0%UqJ6ZU7&RL8+u>CxeyO*a&lUHu*vVBH(YC%
zyZaG#^l?ej;D*j%lMLv^1DoVS&mHH^V3T6#@tR_WS0K>aw-tKvz$OnskH?9}7gJ0G
z@+NHZeXTq`c`{JXgiW4@-a5!x9@7~}ftrjRb2z9;!PvOhc+5bZ2)(GuXVzclavYxM
z$^70Y7mEWXBl^qyatxm=p7Nrip!M}AgR4n`c(o!bO0e#ZGDuIiz8Ax%Dc|o>NPn3x
z#H1&QAL*{h!5XH&xC|)Qc-Ya#gZHaXn@c6G@ff6~;{sxhGWdz$DS8lFPogGG=dY=1
ztXbAWelRuvmWT9%`6+n59M_4X%UJY8>+TUP2$@nau}4u9t)0DSO7-GiH0AS!rqtqQ
z?y;64#&ysa5?<GM?JJ$MctKN59JmPF@YHnAd)KG#@~dpp;;M#*ro~h1m)0y>2G@jV
zu5Mhhv}RRxZFs`y!u-(%i*borT(=6d6c0D`O?6EbaIf7^x3Z>jbggB#>^LHqmoXOt
z<@$0@FRG%UD(_-m$=_5xhN{FKgd<oe5^;g~8XE0;(Dsv>_(~|^Hgcc%dSoc-Hu7H0
zZDasX-(L@&)Hbp9(%PVM7?}@G2~mfU;mYsT{__xNm6a3gF0Jc0-}cJy)%~+BJig=9
zgO#a;^#dP2;DkN5_=@|=`VXNSt{j?IKk#jR)rJB&ZbQfUd?RCz`-2Q7qs|;RuB0Db
z;kI$5?zS<-8K=2z^o>aNUv&SKKp{HZE4tUe=Fy>{CN8cB`JGHG!SGMtmXS~WqHl&S
zW@<vHZsgw|MdM(3W!$}s7(Eak#*&NJStg+hI<JU871D!Xf$|`jIz3hXXU-BUES$`A
z$B(q+)T~)PI}5{P+w^v$&W)a0YZ2S(Zk-!^#&rXKDLR40X!oHX+~9$4pqx8UX6C2|
zK0d~4SOq-rJp#!>>gZSnJn$WWtQlJbt2iSqi!$+cr(AylpL?%C@@;DI%XXGMtN#E>
z=!B^Im;_tg4wE?ZvyMqTfL0TeAY~6sOoBhzVXY@&vgSMtocKYn)>_Eaa!TDG^NO_=
zv?dW|Af;wBw3iUd7>*4ElN>K}8J9^R$uuEkT!{^uBulZ$xCInKlGxg4S&?NgBpHQG
z#<J{%B-4eEaV0hYDkS{jD&rPV2uWhg{`BF5P&)@=?R|zF+Etk85{wSbgqhP5w5;D?
zpX&vFtLP3ze@P1a(R-w@-~Cnb4$cko0aB#%4RrGS!At%`#gA2diQ=a!e!k+*RQx?G
z7gvREktSgsqpFWb1kaZU=RlM9k3(NDsO87j(HaT;(6~CN<|wU^5Tl8Cd?#y!0rMJF
zvuFuM9U{@{G*BAxX&59OOo}-=TJgN*QGSY&&s2Q5qBH<fzgF>$iqh~#`3;J{RneVF
z4iXazW4I`TLjW^JG*B<zwHEP$2IZ{82qtK7tQSta^oA(?p`dzpemv_~qb#xohF%Nw
z@X*mNm`3zJVP?PIP75XmRUVHg!$F)056WE;yG73ir?>A0%y@Jq65M?gG-!n$ifk8F
zL!y_r1A2F~(`w(}shIkYcc5qXHwe&x=bahWL!gUmFt_KJO5itO!;nS7L(s!C6lXMc
zMZm?U-CBz$kr;-Y<L368diP_)VQ&BtfonYGxr|2lVP9|Gc${G8>H?*^-_W}ijr)dH
zj=O6b(Mxd-Zbu^9*V$T&-$F0nEkvUqVP7AYbe#C?AIr;BdgRTu7P-)i2Q(NDJ$IZt
z0}W1v9<Lc@F#CHu^s=GE_Tf|!f$cNbT6_<BZa;W+Wgu^Y2K%)3Vakd?JrguI06kv2
zSTEBVNV(Rc=<wEBj8h;(*PfxKXNY<ts6ig5Qtw)eo?dGq23?Qz^OY+smLoAL`}f2O
z*uOc5js_MWm(PE0S5kER9LPocN8$o%O3C=6V(}M)-@AUI*W%x6@s9&1=#h_nd^Rlp
z@+vIXQQY2Z@z*T=G$qI%L_Kctmj|I+R!u&!;7##bd{Dyj_`Gj`rNy7rwD>!QYp8p5
z*HHMF)HP0eR%F%10e#iQU(Hn)5;Cyfeem+#S=JAO^V_V!UtZ!Fe1&ohh1CI@2U|<w
zBFfrk-;&mUMajIRUpa$ILoHtD`McDc*%E|as7t+TT9Tlb487ER=@{xzH9y-DELc16
zUbu!jrFeSVp97gMxh=NxI?owuxq85w;OI6#UqcG#FYz4HxTGl0u}VvSk!5Y}*qKzg
zC0@<S7D5-#AMosc_mPHEc`$wWdQ`Uk3+%~<O~&y87vI3b3@pxoWplZGp6+cbi{7Tn
z;Nr>kHkF&_Z+hb+>0>H)K>K}qih{iUuUkSZoY{adf}ws+0YD7j!ii2GBVYQG${iR=
zp^mfSj8}E3zy6JnofTQ<>9SB0H4{Q}NB;dycIjULdC1dDLLRqcTqBT&^ftxC7sA_A
zlHqNt8py}&6sI8F@f`=9Kr$UpQMh7Ygr!HS6`=@QO>D#gHnJvq73pbg<Or@JeCBrp
ze-Jx?b&wqT5f^@`qSy#CNBvR}8!5x4)^T8E2eFZ*l<3$9{8I6i;TFgv*a-YmQMQXR
z<(n!cjaRZKDUsO7DVf=n(2g5YzNu2uyo#f5s?2P1hliUCV+Ix2o09a4uke1wxzh7h
z8xV?TXZpn@>DCiZKJ_$>DIVMuXn3T#S_Dv0BP<?AZ2^b)WV`s<1U~*lItv@lsZ>&S
zL7rc#g&^-@18_pZWMkEaOr0A|Esy4uMs2LmpmmYQ5}*qSi-`tGWGM^XQlg2pwT;0h
z9ZYeLucOPD_8%$d9^Dwo_;OGw=iZeRi}+ihQqH~iDHbumuj94oSc-eGje{9S)nATu
z)<22aL@ev4oO_(7GM4pI&OKTZWi0EboO>S$Ib&Hr9ay!m|I>$Jj?96T`7IWlU7dZM
z<zEfX)Zl;;+-Xwu9t?NqV9f>4JTzE?3#B-0oX{PCHTvXnb!bjJIu5ONu%_g$!5Yy8
zE#ft)qky4k2bwIS&<MQldo)=qbW*YLGMB34q<pE_z4TGM3z;T$P@V~zypBxqfF}I{
z@qs2MLoXiCWEU*mLpo@m37Y&EGfY47?pT<hNiL=WZUK?t?wg>=An0-Sn85^1hC%Pw
zrV@A)B;ri{QwMq`Xz~v9IRDLHf+k!UvA|RUzX6*L4m<)q9(Rrhrlklpg5QEo*W0h@
zbq1RJ3VQQoF){HzaC);xqtYjJfzsY@==}vC2hVjgyaIvVzI$*N*bN!`(HUs62opTt
zEDSs^@_KpKK#$|V@;U=eHbHLybj%>!Yih!8LC+oM&OnnNLT{0l&)qfqo1GCKXp#>-
zw;z~_B9J#hlL^ps+oyvjz(P9yO2(o5P8E(H8y2B!EMyDnM2KJ^y?&=YYhTG&j>8i@
zN&h`j5iti5arScs1^Zix=%}D1Vp0C*7A0xtZ>kzjq1WO2#phPIuk_LR)R90YrDF?^
z4rIb3(F>XMLMFYC$$vOxA}+}iGP$f5GSMKDzvIRze-8CLWYT?SHE1Lt6A6ZRUj^fP
z!1j}xfJp=l0a6lmLG@D;40%+npAasn=%i_5aABLhaSR+ay^!_$tW>PR<XVZ2-84<8
z++F*=ay*sTiQc-({JLi4a;h`EJ(aub-meQQ2T`4Aeps10UOI=mn`<n#d5cePI~d4#
zDZh3N98A%*RW$c->yKH-D>qs*g?p(9m0!rK432Fp#5#X_W4LyCZLn}(*56`s<y#YB
zYCB2vO6D3~Iiz+eG_$Q=Wc9Ot)`fO$WpJEq;ZO9H9d_8GT+r}1@=+{abmT#xBfFK`
zsu{Z5sw@X?tLFaM@l1M<PNha9<69b+Bp)9LXKU<;j#>J+g7S#K$UQ(xmcl_5k&=N#
zN~&KL%RPjXDyWPMr341%I!$L^6e||Otn*@pp{BsJKLac|b?ocx;lBbb5hs`gOD@AO
zN5B&4%1SH`$xBU5Oj?d8QAKcSMORi!`#S>xmW<*u5%{t?7ow&iIs>3Yq^$MX$A~2)
zM-wLL{*{9d{ch+ICXw#0qA&?FN8Me~V!_v`qwcQ053Y(59VUUhE82Xn!4`o@;O>gD
z?@%UT61cqL^{b5%36sF(6(#(&qF@rZyrP60U=p~zB6oN&Nm%5N5qr~adC51sSY854
zjj)K}htyF+O0s!FT7uT%Bnp$V<=B^&1=S<kJJhlgnt6bZkWdruo0N_qQgJScR6H}P
z7-LM6iej<JQ&8q&6H*o#4V1`Y%H3k3iTt%mm;}fR2`7t;mw=+NB$e1?d?hG^Bv(-;
z;s-z>B&m$47^X1Yx78%D5)F}Mmy;|NLdLS}a*_=~$XJ$L-oET!u;YkUqI~LLM;C6b
z^oileaiy6#i4^Agp8tBs4%QS0*pUN0t{^#H(J6|~Q}jGVFI4mfMRzLtyrQow8pP?q
z^0E~zQgoW4P>TtLF<g{^Iz}lPs2A^wlrS<gFHdv^QrLE5%6rUXS*NlRBbeYy0<LoL
zfGd;Z1Xrr#1Xq3vi}*i`wvnBIjm_qaV%QHvK%Z&omI$*E>)jiLsV9Fy$aHt#1XuE*
zhbFcQt0B?L8xOrdwbN=3t_;Df|3e3QCb*J-xf&0+aydYbIUSU@0Wuv#cpiE@?i`QK
zz?Ijb=dOUjP>R4?%>CFfhZ>{=cN6IGoG`;a2=s9|9hF|C3si>vhTe;Df-7H3iw|5m
z2@^cuY#eyr{`7HK0X_DQ<I)+p(geMDz?JKu=Z<q{;L2^#TZB5z@CpQa`~D6+_jtJT
zknJ^Br1Z^*_5)K<1nQaKN`L6N?bE>(b4AJs=rtfe$A#rEkYYv3m;wMUkr4S-`5{o4
z@niFqde<n-ujPpKqA;IXKUOuE0@1Viy-zOUyikFDtS)yMPzM*9>ouMe=mw3aAFFR@
zJSYAxji(>0Ju!TmctOh*(T^2xw{CFoIC0QrK<UTo&oMl%z0t-a-EZ}Y;rm<BUr|I|
zENi5ePJV*H^Yt)_rsF*6F_dP_%H|3QXDlB(W^^^YL*er+6-^g3HP_TP4INs)dfA$l
zHJ12(%LGf|cFP+vhYAX<q0JUQ_ENESc}+!aP1UlR#);O@Wv*7$(xr_xYd-^Stz7tK
zdDEJu`s;u(T|YAPrff{lp*Jzj>;-RnJzQ0<{Ct5o=i>V1v8oW;-E$7p>*0!MvvD0z
z4z3>S#cnk0=6`X!l)tum2D>qj!4a%>iTJlVh&KDaWBW->@FwctYOm?v>K^6a>f?vL
zvYUv_EkWzR=7Sm2@@u^t8)}`66KXvh*VWn^y{(=t!q3%4XN%p+Jv>tg8m{yziG?(e
zkXb^v5{Qm><GUzj4@&uvrMT(sO4)wMQVs&|L0jt3mO8YhuCr3YRflX#)ozsXE=ma(
z?Lj#oqMY#fPTF(Gk`7jd;f>2`tAE3HgA?`xEwT<=cJN?e_)FtzIby*gcg%w0J*^|8
zcd&N-^=%1O+A7s&x#K3aeOsni`dWkezKxZ^a)B%PZnZZaS6hkE3|ql`&&E-;wXA8}
z1nU@8zITfgb5!yxomTnblYr%Im0FT-s0<c)S_8GkD9y7iSU4Od)#CUB$GJJI$Z>Ly
zaek#ITAHdUTAD<rzI7n5``!P>?BlW>C*Nbqe`EE|!&E@%!tEGW@9gvd4*AA%`%A>9
ze9rCSvnsjHXn{{Tr{0wx;NLjsh3dWg)xM|w{^XrlpL5#_)z9?{o$H)~)jJ8H{>~75
zHpPE_lVhjDX_?Tt{WW-V`Rm)x`E}V+de*Ch&zo{P^Eu~Z^$s-i1E-asEXYFVKi4lI
zH1pK4yinkq_KdrCPdXfjW#&~w;!%&`7)9_X>91@A0V!v2W@cu;xo05GjKn#aIdkVD
z?VJ>6NS@;_fS#S4nv*$T;ZjJ?A1?W!sRM-8`CP+eCua`IB(Kn^FQYznZS0XnJZ3Mu
zb#3Ht9XCjD>Pj?QTf-Ami)Ekc=NqUpFt5O-N-TSNW`F*?n}AJ-rdak2DOx8);&bzG
zdG-Tvw^O3yRd9LM2HES_B6!sq$?25QomoN^yql$@90WU@>{764X=G`PN~i{#nMw9d
zvdh3`XOoqE8;-qC5FE>MadKK8{LT#60Z+gQdV{{8KNtuGg9*V<Ffou6Og;v>ZeZ?`
z^b4-=eZ_mF^HtBaSk%+(9AkF@R>8s}td}s$2+I#FVZwrg-<wAbyc)n+Hx11PV3kkG
zu5<!k?ZB`BydwFQ*exgd2pa&Xvq)LMp)oC)|4b68cqmK@gTf-0k<xaKB1xE$;%EU2
z-Ge|%OO<WSCn=MfwWO>n8Yq$ND0hpACc^wB{OqBUN)|0`b&R)Rqm*<zHW|MTN-3$d
z?=l`OE3YJttvnm4EEjnelM)D%u_}Kt=}sYKtjb?Z`X?b}tjb^9zWf15Rpp;Wx>V$0
ztja%&beE7aR^^{X`mT^NR^^}7zWgv!Rr%$l%dyE=m0wPJpO7+E<(HFwAf${{`Q`1)
z|MbDV9&{@AYjlM$)@zF1t|)KMbP~s*<hr8w74L9bfOnnBWh%ZuDfCZJe1YOi6i;gt
z)46(t`RPK8e1+m^#3jE<@r{bVMDdp?{%*Ddm+o(pCQ0Ky%Nt1^n`M0!nh%2>@~TcH
zUbQ+})}+sLR|mBmC8Y0m)&z)yrbYUoyIR#OT7rWFk!bZ$Q2Lk~t!NP`uDQjEpQ-2^
z(p1YjPw~x)UQ7!8D;2*{(HlvjzgzL&SM)Jb=<iqj%ZmPr6#5@2-ix7UyOKzu-%s&j
zMUN$g{vyRMQ*<RM^w%l=az%N=qyG05|AeCZNumF;;twkN2U6$<F%#I1G(~erp+8jd
zqZKVAg}xaIO@ZQ3JdvbGpdKfz8Te>{q9cLV=wfWl>sCjK+h<I9uOkyr2s4;SW(jV2
zWA%op44fBw_GZ8?$C`zKFEI4BLT`oMV3o&2_TWD}=JN_}(KA$eoTm&QLQg-F+@fbA
zO>bW@tlH>GB)Iz~l34~l{I?6MA<@g53ngCA%wYC+G|sWVm`dQy{vLx9j+YZNn9Ia=
z;b6`+mB4SnhHF|R{2h8c?i`QKkjw<k-Qh|PLn#6u2=2#*!`>hzIF8Vp=Q0}Ihkd=-
zUxwZ;_aJC`JfC&Fks0y%)@y@a8}hP9_qecqZyDun2P}CaWM<&?LLZl(LXY`b9(F|_
zpNz)o?fV%L2dH$Nn9Ice0zG$}J3}&^e(uweUYcdS0#<L|Ind)%58KxnlDP(YZa;X}
zU?6WInU_G%Z6B`{4Ae7`%>RO(xM8YvSC2?$;rMVgbcJLVjT>7awYx?#{|^TjA%bM~
z`qn!t>&e8R>ybY3>09qV0l#FQ3lSX!JW_fB`P|}>9X{QPMf-<q7&&2ixV)ymVe!;6
zOUjC-9SxvS41Mn^vEEf;y+GrC;3~1GiB(>L<sz}GdVxj_XygO3{4vziK%+bchkMU(
zA8vKGdcQ%N2{e+LKw}bCk`)wHG+Xxwe|kx%6-=A-r<WA@%8o=Ktq&jk@@@wY$j;Uq
zf^}^<mgfd*$O}t6Lo+I@VP{l$j=i?RzHy+ns&s9JecQRE>oY#c^|#o!HkF>8v9feo
zMsEMo7BBSu(Dy>$`nsR-txKSPoV8l$U)iz(+SV;n|M8X}^h3}O3jI(!eg9>;e(7aN
z&`*Yb>X;;vBN=gOfl)_Hp2sgs&G+1V_CU|()&uF5bF8y<Oz|;o&end#IdHuqdzY5S
z{#jr5Ahy4rkZ0X;PHDaB<J-Bu7W<Z%R<u}oYX=@Y;Ei#M7q%bA_{(QU#-4`}F?0c}
zT?b%ot6KOqM*?ftDqu}6{BjnQNifZST-l7v9`b*&ehvA_JN?HM-Fqm0@=m6gO-K5I
zi_!_SVewajGi1yIPN-o7b2EMJ8%)1ycjyA={9%EF&>|-}_tEFk=6?Z%CeH^6q0#&l
zfzS$*frL2%K|2o6S?<^qGc$8CBXLen&e(B8&;TN410D+%Wai`?Gj<Z;vlO50B&Wm5
zYTGntsuR11QL-aAvH1k<2L3#C0xggn@`=+f)KD_!by2c$eKYqUdl|NbhWU-vK*@@v
z$eyd#bdB$uL5%Fn*kUlU32C`+Lv}m1(9)GFN>?>o_N25d$`XN(os^Qo%gnQ6fsdV(
zmPU3a>P`ecc2Z`hNF@t=?4;~$vQvZsWH|QX#m9z0*A47fN%}=mmv`$tH-7e9-equZ
z<)f*<zrv(r<bEnCy8yY{BSC3(P>Z@?AI0u`lGnxVJd$^%l!W=Q&<cBzAhU}VTrzb|
zBndk*RX|zH54>olTTWCBCJt)~HtDa9d(%WB<Hm@bduxT9@s5a`dv^*s<DW<5+<RZh
z86S_9%ksI$mPP|Ezp8%vt7H8$MIvKaKjqxJP{<j}`YGq$eL~Jy)=xS2J`!@qvVO|j
z*FO;Htkr8RKsxv27&2z9MCM3au*sNpQcC&&g(7B+l#=2wshIUq+P>bQ&|qyyT}E2Y
z93p0IvNhbhf?^S~J}Kwk9*RZG8l{|jK~XnjRrj*?b$5i2CE#tB;G~q3QYNOnH7jLC
zswW#LO^U_uL;FBr(X;#7PH<Q-Jux+_G;4nUw`bwn<Z)$v?KFRC)*ohNy)i3Qr6nEF
zr<mIN|4Z!5{~yiH-NDh)d4NKel|>4hBj4I4f1={KSc3daMQ17b7Zrbw;%gO8D23&G
zN%0pc{%*Dp1NKc)JigJC%yLJPVzVqFY<yTa<aM4(erz4#X8Jkh>hK})=&X>toi)XQ
zn?Wrm6vl8-1|t!J%TSM4l^J+*l!GTzTA`DQjnGW0QYJNV9@^sd*YTCAW#T*sQBXWM
zPkNj<&%`)!o}HLL|8yIr(HYq1Fz^U7?7#%lkGwk;CeHIR28wqkH@N#15a`4D3iRBv
zU0qTW=Q#+yr*#FjUjV9?cNeDM%N^*MIL{>jF*yCrupR<k{7=lW1*Q`C4cIVbkuV>)
z5sy2^qcfbRTGPW&iolyDPfi^A1}TA4Pw35a8IA74zTUnkq4z`gAZU8~4ZSa?S=NuW
zba(d^?CAZNg^9ZtG8Ty;5`pb|3!7eVaz=bO&t&K^Kg+`fT?Fzb&NCHy@!&jF&~wMR
zGo0sq=q*z9>BQ{skD-U#j%Z(JIL~jP=k|kFIR^43&htN7`!HoipdRs?@#CWKP1wb6
z3iHEZ{3FP?sIX9Q<MWH+{x;Gd`iXiX_)V`rz@viSjBc!1Db_K`!>q^psq&wK<hcFk
z>B(mrjsaiJI~vH2a9;AcMRwfvWGk^G;}8#HN9YZ(Y+Bh-fq8fwdSRYkn5P%!`Ok)V
z#PwLhJXiO^JQ~dNA#RHDw@{D6Jl%Kb#XEV#6(G$VzWZ%IsR{B#Tmb^)iMj&(iRlXP
zhtd_`hYww|`(`XE`{hC3M(_2`rr>5@s~3xpJXlg@)%p=ngVVpiWreK~mVfIDS<*q^
zkFu<d_Vu3DeOa#CJU9*9nwI0VdMc^uN>5LvPBfp@-w}(aT2QjDb+4%9%GxJH4gQ$Y
zqBRVLaYVT#6g6C4NljNOYjEpBD^SBTSe|9ov4&zSCG)oW>&oDe@NZf1*5Ik?s)p%R
zzSb5|!xMF3EClnmURk%dE&v+N_ij8?T^yM}WDMnaT`ua1N@c(GG33a$WTRJA4ob(e
zvex2(!Hrhi@o(TrZE?0bLqgjI6ra=<+BT#(fZvB1mb3Yk+I3tqHhwt9xwbZd#bf!_
zd)je`j&8JOwr6l9^`f$<o^}k;n##&xp@Vif8-H{lF}keGF7^m8Kt5?Rju-d35xCbK
zTu`=oxvg-o>!P?<(H_TXxHN)u-4|GXk^hT-y@{|@e!zd+h~z^HxF*bhT*c+oSP-aR
z8wJ14zS;?GvE=$PfMYX>p)ClM-A4GUxa409e~IgagukxFIQoP&0r=H80e=zMatZ)^
z^}DnxCnqyC5)aB8dg)gb{KfA-g^Ia)Z1q~gU;QQg<pKP)9!07PUQfec-M`@RXNnv6
ztKA9kee{maqI6(5PJ_Rg*M+};b<v(W5u3Y6Y`he$5+bokY(n3R?}5965`B@_#I)T1
zfs7XQ$Re?m(y}NE0RTHWC54w@8x0Eq06RG?jVwJxh5&$_oS8}XEwTW>PR`CIdyeSW
zaO}kkfE@!}H?U`hGs6Za+|>dxym%}OdiWW5)E0yZZ-!-Pu47%Y*WwP_ZmtM}2@F3<
z=a4*xaRLldPRb<(5R)($zT@N$0IAG0SIaafnrUt{Q;d;NW}2sEIz5_cUNlp=UK7s}
zpm8MBK=W!{&8QkJJ@bTOImv}0h4IVSkmW2=F4B-OP0o~(o`Oxr4=5?=&xMrnB+>bW
zBpiom$iZ$iHWW0Sv;~`tRi)EOUl&rws?zDC(?s!%FUN-Ua3rq^A!Am?V%t|5MnS65
zvq-PNCgTS|v6_$M50r_xpD2AH32_q{%PJR=ye@={Rh4J8uW~4|$+2BXawUrqv8=J2
z<V_)DENd($DHnw^RwKKZ^i3gUtg2kxzRHeZu_J@Pj_eay<_E8EHR%Zm>~NQoosK~y
zbTx+*=IXN*FP4&lKTq*onZtDYqN6_Fy&!)#j#uYU7}qjC46Q?6^LgBPUF!%6(@z&y
zheqPh78I6`7IEoQnWBpntyOfBqIW9#h@#Ib`o5wBdRY#=PmzvNv{KP#MXyoxRz=@c
z)QfYT`LY!qr6`Jz3579SltD29ZgVBn<AFB=Z{#RC5_Ui*jIArE?lENI+C?*%P+h<q
zA5=FfPN=RjPN?q3n9v`ajRQXe8=K7;$nZ2y0DWe<V=)_PdiVMO=RsE@!QD5Zy1vkJ
zA(DtPc2;B4%gct|Pjm&fZ$fo{fF5rgW|$0tUfv_X(|CHC!G!9*fH^hSR03~8bsM3F
ze=#>YgX*?(jw(G2r3gX9CRDcvdc0qlVIKr~v$;I6%{>U3vI*6_0toKATDrUY3U+Yl
zBjNfC%X$VJi^Nch!1ld`O|SQhz}-%i$uaRq;PmpYf*$j;yw0GyjYy0Ks=E(*?l^Y_
z)ja||UW?3N_P1ZZ=<#spA=}IMCG>ubhMwDx&Y-#?=(+9VwSs~9%q3aVptl`zjtkQn
zNKY&nn?F`ybu#J-(JRUys{p{RS7iM*O;pp1=zV5=OD@9!ik@ZfeR82VU^1d_$;)E+
zWNV|wbN+1Bc>0#ysqvi8cWFF*OX^ny2fs?5h)EAv2V(dn>o+lcqV--3-^cnShR0{T
zqn*JWvcHw5@tlmugQsX0wjM?F=)1q--^F!g2Y{a2KisfO=7mdU&7To2J+XA;$Z+ZE
z`i8odHI3ng6Gj*2k1iNJreMs8XO0~cUcS09Tr%$rOIx-zwPa$?;(2Z>d*QrZ_mH1A
z_mInRr}kKth+!;)0|Og@SG&?lix)K2!~x9px`%Y#Lq;zH$~)xUy=b0>=DmYiC4VmU
z9Ga&cg2TOGxKF<T^CHe6`CPy+dy$%OUer0H{CHPL<Qh8$3%Bl8&LKa1=<?mS1&i8z
zc*`-v%CEIHj;JMK7Ot$Tl};clD;praTS&K8{!vK}!T}_7>x6DqU7gacdKc2vqPvBB
zd(|J6{9sjhT)1%kz@Ho#4$mcnEoX@5wn4>dZC?D)>1Pc`o)hwp5jEsjR;e1`%&;(6
zw0_|KnxDnG9zB&0GmJeCA!6uab<`4%RSt~k&gJ$wa&6QOff1!RL;V3_L<?KTopoBt
z{OiV@8I7mhcG`{pivj#JIdyO^=y$Tt_>*)lnDNS#zn)eSx|pd6p}LWOe-th7SQjzw
z-ZkoQ-34mXNMb#AV>BXI&odUmo<RcaIj-NJVVUATXHY(*btz8PVAn%nE<|<~2FA9l
zP=K2JJ%;RPt?t(3=hLbi_#4j&@TG3U$mdo9Cx89{oFgJIs{nCI`E6Eu`^)1q_ykux
z56`KVJu`Cvr7MM0XbOzyw9LHkL$sY@9pgDYE%&F8y@)M>@ytrgqU;}()vdDZ+36WP
zIa5SShGQ>Y>?RCdH?Z{vcC*eiw+r8XFi;5N5q=dPUFe1;N3LHYWy?+EhGrT-G$d=q
z?gEl4q?Cl24F7#H&)jI9h0#27qj?q}XC%lx^P+jmqj}~<^DK;Hz>XK2f^Db)G^5tl
zjH<Pl@Hf>^sb5LT11;l8peUu1^b`t3JO`9gQdvJ^&O1s;IR?@2=_3n0=#uW2Xg7`J
zocE;L75y10Y&(A@g$?cl#nS{$o<CZdK1lIH6hB_^Cn^3k#q(`#>YMn1m~*&3+{f~h
z)HhpD{_*6oSyl~l^3HLnO9yp$?sNnX=m*BtK_#N6J^wAK?W_qidM9a$`~n)sShNHb
zBGGDC6Qx;SQTCl?dYacsixr)z=vj&`Rdj=*H!2De6If110R!9P=KNAtVg%Ei@AG2q
zB*w!GJUR93<6(O|)>HytVCbC#z4PSciP1LA+fS?c9is$hhANN8iQ#*gkNQk<i=K@%
zy?s@f$LLBVxce1`UJdkIGipQ`JF5-7mC*aTuAuhK{@R$*k9VMF_V)?s@oX}~dI)s!
z2+Ubt?99M<h9QfD3!sPTDb7<~xEX@jZo#JOU5&(e%=x!NZypOV!aneN`~CvG)w)3G
z?>F?8qH*6a$|Cy;HobiT+<mu0#^c(VIsY!`jfRdHK7v3m?<MGQ99UkaQYLS%y!kcs
z;xXs{9eVCKXKCee&9OcV3AnQ@Qt3J|`&$h?_jtJTknJ<g`4>UY?FXig2;|L`H(cT5
zwhvP_qGy`(H$!g@QaLUxhk+C;bjFUAYjEPT=T9sgqs;$Z+w=c6NYoRt=MUnLjc%%K
zYHn<<T8h03>Lpct_3HZi8mxfl*KkHRHshl?H7niE;H<1$h41Gqt693{+={wY%U8>9
z>6jnRky)FXtEyM5X{tIGIarj;rI#Q+y<>@`EHY6OFo#|OjF6+NnwuNzmab{8X>!}J
za&@)4E5FdAmnIu1OKw=Rbk)(d=ZittBYmQBUCuHjMrA#1#m_iQD}K6R#ZR){);hy4
zMtu^)_c6W@<+pO8ox@EwC$cW*6v%ttiZ2~feA>%$#^k%x4KuGG@(n4@wDE2V8SO(+
zIAaRNm}fviL5%iTm*d${<TCYD)hugFQHM`{=pb&?-8bV;8#DeWnDND7=v|f5yDI1N
zwJN9Aj4$B8(Y2P{vg5HgeK&im>znGDD(b4M@hdbUej>o%r1e$JwGeqOqvpPe9sNv|
zS7W&-=iy#6zGlYHz}-;(OzL4XzB~knd&6*_dUe-pZ{fyIGd`(l#&_U)&GP!ZA0jQo
zb;EYIaKn~?7QmYSOX-G<iNd=7Q?Yy}BjS}!n*XhLAKVsfZWA8Lj=i#CRp|%m;~)6p
z6mQ!HS$`}2z*(PkN@>3q4^q~YzMVe$frpUtcGf$kZ#!#~#+5E;p-(gKA@beW;y*;b
zms;q-EqI80{Vod~BHx0`=<_XDkaUQgH(r)}h@7eUFI|>8X4$}N4md-HOgW})K(RIC
z$4jmrU=5pEaZU$4%S6wnR;(!fWqRHN_oC0g%=&fdFP-|Nk)>AN{Fb!5WdmP5@a`iG
zr}ELvXIplv&9}bfgBX8w2n51&H<J;%fFYj5VwKzIqz#KzE|EZlT&$Air1%3Pa-E4M
z?DG#Ux;N-g^7v9tOZT0B-TI(k?)fXO`l?Jj+?2BEZW&r>XWsF6Xod5g^*}a)&U4nV
zOeZw`PXFMt86E0A7P`<`L)UH<PAK=$xpvx1BRp2najcuO9e)Ns<77KGWoN$X?~{8m
zzEb1M-Ri$6c|=0!BHx863+CFR4oiFHVQDWrEbYtf!&2XNc<PTFp8Cs&r+%g9u-d-;
zaMTkql|AzP!|nlC-3Qs{uU^wwU9*_)%dD(fcLwf!)7Gr2ZmwIss;OfGt-S2Yd*j3Q
zA?~6Y8YWggh0?L8X<~M!*8>df1|Qr2Ci*gy5`BS0uZ@)7T{vE(Y;KqGhYQEcOdH!J
zy{R%?*DmEPH`9i8Nq<tAzSb_~oeRh3c-g$G+9kcKGJUmO%KI0VAjfysr{ElB7ej+{
zMH&C=HM@BAMY4<Uv`g7=5zAOZFNdLY0R~p%{;6)EJqrdN!7Y?Odfh+^krViT_Ra+C
zs;c_```&X01!PhICqzX>L<M9X-i>Gmgoua}BFHEx0s<QIOGavDjzmhPWM*ch#Lpbz
zZgQS}Xl7=nrbcGw&&<qB&Hn4N?%L<Q=Za<Z?>{_G_j%rT-+lHz`<%0fwZ7}S);@Q-
z-15gjB`2G_nw){0TI&q#(`Fake!0<lu<8oz+oppalNTK}IRg8&+2t-Oj@iD}4Jcc^
z*aFc_O44^7%2qFq$(CB#zSXKViha2JwfMFiL|K$1WwXf+n<ewG{I%R7|61K3hn|x!
zvAET@<iJZc2U@=(nbvR1Kl!xyqm<HGCrM%Mv^CDJw)VChA{UEW{Xq`ARC6HP+TkJu
zXiX?J@zPsszmqT3)`m(kt;OP2hsgn2iwCl;U1qJ(EraAw?@ip}*4m}kS}bmLiM19F
zWLx`%wKhUpf{)bJ`0b+Vy}e+q#o|`aTWj$^wzY%AGr*HhmA?hCwJvFE-K3Z&jm51F
zlmk3zJdkZ|iM4jF)VMshhO?@AZ;P$9SlnunwH6O#TYK1AyINXW7h4;Zw)T*<7K>Xw
zXsyKq+1A?2n&3${%HLzLHGKWmduu1f&(##S+F1_pq_KXswQ1Jc(^7+psH4CRk!ovG
zt+iO(3OPb+@j#}vs(<v8y2GoKtF$E_*6(3EE{*T<%zu4Hci;UFJlI`|@^VFdQ~1R6
zBdOGOPWbMBzZZOvTuQv%tx35_`Ch#X`wxZ}?=nfP_!7AxN0|84*D&&JsQgv`PnEQK
zoNtRctp6GC>T$l^%3=LaXIGE&t@;``{v!pdFVW;%_WDuY<eFZOMy0AZ;8;0XKXIYU
ze!X~zTOA~SH7CX;S5u1{XPwp5ij%*l7LTzmTWh0aAJaqW6?rJ;UQJs_6&ZK={6B8-
zwGj)#O`Le_v4@Ry`LCCD>*SaU`L^ds@QLKRb|c$%{-g!u`VA;c?HvpJOXOd(Gbb%{
z`EQhVZci69J5y9k{yNLa0oS(f1)SnQsymVwPtQjp2|CE?ExI1!Y}tW?Iy*Mc<z(AR
zE0P|q<;|RO^?z+2<4zxWm1m1RY8p>E%ezCHw`yoEBe<WwGPHcK6xX~@)VCPYzIr2V
zK2kEgbtgHoeruyB-)(GmY~4#AwdyYyM^SyO!en_=WXE(%KWFI|EWO;))t0We^j1qB
zxAe!BzG&%IOFy(!V3uBI4@>v5lwUUE`aLZjY3XQ7`IRrq=UBSb(iN7jvGf{C@3eH2
zrH@#;#nM+TecjTsv`zcXE$v|G?w0nkbbzJDS$dMC(=9#S(v_B8VCgq4{kEmIT6%}2
zPg?r4rN6iIkCr0exxbR7oh<EaskiiSOGjHe*3z}IP&ogmq}w;eq96c?LD|jH9+vhd
zm3p7Dycqae?>IX?fmCMS8J6NhranrM<GN>6(u*zsHA~l8y3W!&E!{*a=ig)bM=gEM
z(%)G6hNb-6Dc318ev+yoC+D}e{4SPuwY0CLgDf3p>2a2xL@MV?z@)Z!nxzXZ{eq<z
zTDscOZ(90oQaOK}<$qx51D5{S(q}B)YU%GS{UfQI|DNTAV$l28$<n<n-Oo~DJa}$z
z>EWbu{xHiQW9ei|=UBSH(iN6|+0x5M<^0u_zt&RuJp;YYCQI+Jbc>}wxAYgJa{gA!
z|Bs~~TH2g>DEHgiQhxlF`~j98L@MX^wERFzM_PK4r4uZ@k$K$0Vx1(=U_E)6$6ZO~
z&$-j2=Euc4iTR~<h)N-<NOXanB`3+J79_+vaxq;&|NdB~ySb7)%OjRPW9gfg0%|B<
zODcg+*OQ7K(>oQ}UVr>2l*>41xukN6KJ`wdG6wY@aOAc=vgAGz<3u28{f8#2V^A%*
zQtEV)Ke;q;R6laNA9=g*9dgnU+i0&o#_0oT=##`a9V`JE``PtslOB?(z06pt_eo-$
zDl$Ji)ShUK4!8E`Up`OE*woIT*cV4jS?%dN$&{+jH$5%=KC!M|2dNj^uGXynpHo+_
zqttsUUaY2K{qw#hGrrX}>ea_M<z%o}MfIOXIZ*o?Gj^6ZmikJPzexV1%hJ#7Qjc-x
z(sB#>A!emM#_7SDdeW6?z3<C68Tz?)$nmR+V`8Qz{h@rXy}tw6ZTr_S>z{YMKtS|i
z{pYc|_HGk#!OsQPf1Z^Cwa@#@U7UMS`j6-RTd`30cKl?qP`{UY^cU^PBk6~HeJs?U
zrQYsVUYoEPviAOV7TYq82NIAE?bXLZ?JM=*9_l~!&)X>VhDasuPhhluXs^Crka|(#
z{;im)pGv*>yfU@Z_UdD%eo@n26la`AEL88l)i5ai|M&Jb_v_W)LZ|+IEL7KO52vwE
zotSd}iG@0CVpDunHC}4cyh*c9BhHHV4A&j1W-U6UwnjC!i!<uuy*~Ndil@pHXj-NJ
zTvQZq`KW%jb63T$lCszNrkXqp>w7i%M79-e%H-RsI**4E30eh;#}9j>e-$&5Cay*1
zhkl8Y!iJ8YL<9=Izz{!)D2Ps({H_itA3rQ}R1$}_lV|!r5H+RmG5ZIjraDhO_|R&E
z)5LS8Pn$Sn+N7z|=Jj`-r^Z00YG~g7rP!&z^@3yFeRI~o_<rLfhxYzI5lF?z{3np=
zKY>*L38eZ2yQtZrIDEEl9{=Q9um9e*#v=xdpEP&w{PCYUbMmyQQ>RVsbi$l@XH1?p
zd&-PX)wd>$7k}RPnX_frzP!mr<E12)`hRmEl?v!;Al0h>1X9%mQtc&LvTFAHyJ_`*
z{#~Ca_Vne(zmZIFeXd0Mkua)Rb7r5`iGM<Yw~C=s5=SL(I&LKjOX8@Wt-k5FRT?<8
zN#Ar#<vzWn{J(QM>`mo9hf3!Be6lLpvAuiu2P@Z?Tzhw=yb8JUqPr}2sgu_r=fCRr
z_*MJvGn!sEyt&l~*ZS~>+uzgvvZ47W9%(;s*ythotF}9pnsYy<Uh>34?PrV_I>f!0
zclj&xr@AYTu$I?<%o(&izNY0jKc*fnkIA&WGT!sdkH6<n)wDeKW9rfJz)Z{c&1l`-
zU0Ust^&fK<_kD0p>u+wOUZ+0v9qsQ^(|%4~CM<pa#NoeoS0$YaYw|;SKT%lIdPpx!
z>q~pj=(9&odbpGHLs$1(eF=5_NVJyg=42$Ocj`9kZPzPaw`kYR=~xWu=q}yzqoTaT
zSbUg`GUYTrtV`Za7GMd$tXhEoP=MHfOMuu)dz<me*#I&770=_ZOp?;ReQvIXh~0l>
z@vP6iOvu*l?-$Q1jbFWQlB<>$Tm9o@$Gl2QP3Q5gG<NlV5-2uSe)n^`q}!0AlV%s)
z9`B%f)#~-rx{H%Jyaah-(wacA?mrO^M@d-RXL=-sz7i;wPoC<r^9$QITVBYOI_<XX
znB0lfAe8K5Yh0N7yNztnDu1(;t$)9ji}HW>UhdH<fAfJ}|NE`nmHgc&+NxFl#uKT>
zN%!c9`}3c9FUr3~qi;I^N9B7pVrx~dCcwG+?t&louaDNUpJ`2!4jRn#--V+kUQ1#O
zZ&}h)4?I>FQ9ZC>$)F@xt#n_kbca>CH&(j4snXrC(hsfDU9r-ARN7lx-w-Q3VwJuh
z4{TX7NFt@i?vixdgIKG9@dj7LR$jF;u83#6u4l~Q722(L6z5eghX>EJ>c2U*>YvxD
zn8xt~la!Qa%aLuyR#ji1-4t8JsdcecKadvs$zL|QildYCXePeu4mq@%!*vl>f0ARw
zIHWIHkO(V|HM0mSbpG@5*L<;v-tWj4Jg#rcUyFw&L;Q?u{uL{_OVS5o(R3}skIPxJ
zBwZSdmTM6%IEsc!N;}#h{$JPp6)R%rI$fYeH*1jy^6G6!y*K4gi@2z3zPlA|kjy=?
z=mjmpJ;${!ls|ew&w59T##qsba(G58YAFX@^E0ieyJQB%qWviP$6{<c=^533jAPv^
zC(g<L_3ylLLfB3v=p|6(-ydwlB9Z_beOtJ?)7`Qzq}+M^D<`&-y7n`<*GO+l&<P1O
z>)ta#h)d4t3&Jmw8uB)V6G^Kl9n*Bu@zq|c{;#&KzoJ`h@`R6;9!n+8mnLV#cABce
zV>5hmJ0x?pg#XM0IY{z|9_0Vl>Om5s)~f%RpHh?LIz7mLR)IvykZ@~FpSV0qZuAv}
zW3H%5Bq@$-qyBhY81=`w9IK-Kcw7?o$GPV><*)vDTnzQcd2m)j{qeXA>W|ZVtbzLD
zKbB+Fhx~usnAzcJxzj1LX3m|chQ^$UuxZIP#g5(FZ=@vOa-mDEEpESkJLz-{-KmL^
z8Qxlkc^g4LEn;NPzZS*Q>LXD+&Hvdbo*h0Wisv7BW%>3W4d0m|oq~&(*-H9(OV77d
z7oZ$xX;7|V7m{k&g``i}@n<akouvfMQok9pMN;H0>AsfAZV1f}v6LSzp!{S@CtA9e
z5tQR_-ng#cA{7n$j^*`LD3WLOP_C~+k^DZE*H@uPp6F7_^;Ia6KY_fYC)@F<q~a?&
z%hI#$c%$Vnvh-3rzQ*$3w)DGp{0El5$5Ip+*L}kB&s+ME9sjN6-?j7uJ6_`X<$iXw
zv^}Y`qhU{S{9rq-VNY^g!&Bt=a65jK)jz@VQ!Slg$8V(n#J9MPR1ClM)~{Vj<*ynr
zrI16m*G=IaP!r{Co(m>6@zqiX-9;cl2U7Wq5~Egf#yWCyI+Fk9FbJ9B_i-f|+aFoF
zmQ)t{^`zpO);p4V^~ax}T;`gVODYehPp9Dya{HYn-%Rw~NK2PndV{6USStEM>-Dj8
zf~DXb&VSlcsh;`#BjFRXrH%TJJhF{KwS+Z0ME>MaG~}G4(hVO8pLkh@j`dLgsSls%
zFY4fvgioCD3BxBY`-I^W@5@;2yN&xBE;r0!#)}U@jkPmRZdX5q7}TELMdp1hqeA>X
zv94Y>sTbYM)Qg`v@};)DL#5vI>hzCQH0@DW?<$#4chsI}wd=zPj*&S^xMKYW%B1%6
z&4M0B*H@DKMe-+ImVR2x1ZLc6@^6Jtbdq{;C5uSW4<PLO@+Wg>ZuN+mCQ@%q%+#bm
zl<&3occIj4*v50zKkq|=<&f|7pU31tZF|?YckWO1l_XyuCa_u_qKjOYOUuychv#@r
z{%YH+?E1;VCtjC&oKJgltNJ0|QW~pm?`^5~Nx~;u%fgD|L4Wh1z54KpPEv22mS+Dw
zE7{udT`cvw$T9BkZ-q}>C-vg^#(B+k>t8u@m(=4p?TOga5Bd7=iF<0=L-z2Y-W2JS
z+WUJ}>M>7gk8(bw5@pe^*S4Z8dd6Rat_D@4zX{!^SNEQMIpOa|S=@W7-ccH5@n}wN
z>VI35#k@IFCoP!t_uo0Q?Kj4xVG9=2FnRL4Y3I}iF?`~;#%Nd8{;Qpiyx`?{DQr6S
z`@hbrsmyEI&#uWcC`)Scget78$up=I*5nh}gpn<8=2m6Oo7a^$ch_XfThx`e$h_f;
zP=##!JGc#*^IO)Hx71xYu}UHeJbQjC_dqO^G?7J^EpP3f$dtFKD{rHsCRX7!^x5;<
zs-4+XzGGeaj_!?EC@G;H+4FbO-3_ryBJZurmhbHHO@k@tx2r2}SN9tG_I2g$bq8Hj
z`yJ}aJJf}O>{3_0i@pZG>HJ;m%6E0WGWWMz-Tc}u6Wy4Iu*}ZC-QBRv`Fqrr@8QN|
z$~)GTcXZ=3<$KnZ@2R^Kn(n_-U3n)rH*@}8b>(|GxU%?3+}?HNd%KmH@_p*c_tB{K
zrt>@3m3MYmX3pQYu6$qPDXJ|b5~G^!zx~|0%=!D*mGAFv%anJiEAQeqXUY$#D?h+J
zk}2<6SKd|4!KUXsu&(?-`{}cI|J~}!yV;M1#qxvd$`5jHWv+j4UHQQd^C^B3`Pr9j
z{~Y2ltKugS{wQ1CU3URAmG`JC@8NdMoZqvqyr=7&DL=HXT;8#iDeqNR-plpNl=rSH
z@9l<W%KOx<zdnxLFY%MOzIEk&-SL_7es$&j^sVtt=l8EG@1KcwPTYXH@&Rr^ru~6+
z<pbUFO!=U?@<Hx`O!?rt^1<%%OnF0Hd4sz;Q|{}^y}Kb(KBTUEh+Cg2Kdi3&Fn3p`
zd}!VH40ZQq$`7wAKiqA}lpj&o{t=E{9`Td7Pt}!w%3-R-PvVZOD?ie)D=B^w_vyOw
zPrG+A<-_XAhgEGwYansM>&l0_X4sNx`G~sm5sqCa@sqgE)Rlk6b<C8Htm~hVu1lu;
zsJil_GUjLEM%9&%a)UDGA6-{|v^z3WKDw@av>Tl%Kc=qy7&k6cKBlgGjGLM%Ken#?
zST{RUKDMrZ#=3=>^5g2tk8|f{%8#!rKi*xGDL<jE`~=;l(=<LO)|H>=)@IH>sjmDa
zcT=W(TwVD%$L_TFN!-bG<tMvJrhI%||BQER){dXVol<xHDURK4@sqd-b>$P>bD8pq
zb>$P?E1B|B>#l#Qdoxo$Nq0xb>*0OlExGZNxQb&tc>EBWyH6%xa@{leO>Sr=zrr1p
z$zS76&E&uB=4A5g-SSNSYwpXL{PphYO#XZByP5oz?ygM!8}8vu{wDWKCcoDGI+Op7
zdnc3M;EKig^oWkHyPY!m8{9sb{4K6$CcnlVmdSt9jn3rPxrv$lwQhDMf1_KL$$#Hn
zl*wQ1zLv><%iWa8-|X(p<gaoMW%Ad#pJwvkb+2UdbKM^^`T4F8xhUzDL|)duV<tbx
z?VZWbb3HQov)zzPezrS0lRwK%$mAEeGc)-`ZfPdJ)O{(FZ**%i`GxK~nfwxWM<&1A
zJ($UV);*ocFLuAm<d?a(Gx^)a4_-Sz?s9E2`CHvynfz_8dnSLU^O^jAxlx(?4;*iq
zj-SNc;bvv>m$)UF{N?V#O#U)=RVKg6-I&Q=>Tb{EuW%1!@~69>Wb$8fTQm7t?hl##
zmt8*cA9B-)JHxff<S%laGWj#zA({Net|613>_%qtpLZu`@>AXEnfw>rqD+2@J3o_O
z=~id*)7-Z*`SaYZnf!EjZzg}fdoq)s;a<w*zv$k~<WF;d&Ezj|Eo*qA#LaYjWbzlf
zZkhb&+`vr!TsI<<|B5>)lmDulk;$)ipN)CJMQw!GKQHDxkss|=$GqHU8^Igjiuo1f
z$G9KFyvW5iZmhd6=7*3!(LELO!uPe2mq7e7=7p7MBjny6VqVWb!u>Vo_55M3MdV@i
z{3Bh5nAh`1xP2|(T6o<yvWIoB<=2WG)W+@a##+9MBj4GbZu!l7kU!9!Yx%jN_u2@F
zc$MW()%yFoTP(jqc1pF87jE#Qs(e;x{R7+!@q9VfM(okIEx%djeH(YEycj{NyBD>*
zyX#?jXvjA1AUDeLD})+vBkv(OGuGGp@8P~=`R-c(V0UAzulLj2J!tvOdOtnguPi@T
z>mQ;nH2JE0V;kYO+8Cd?LJqZY<K5no-_+}!;ttK^k8(%Gy!OA~znItYI@+BX^FwIw
zSogV@*ZFjuTNU%2C_l;F81p)xPH=a}yxdS5!Ap<Fyq^Cl_lua<^M|`PV_whybQ8a=
z=YPiWBenX`e1qF9=7-S!P>1V7KP$)&alJEn?|jS;q5N<+GUm1ZVeTZ$7xelQ-1L~&
z{y5dmk9jSh=vKt@JJDV%cUjEKbF^`Lxf^0$CPW({r|*t=ZLfuU)bcBId^);c#Bv?)
zo!uW|x#Rrp)s-n<H8P})+s*B4{*F_%yshgJ{U1Z9-`e$$dA<JLZdA<6gli)|134w;
z^?7!1^J8AGzo$Dt=0)$d5kBr~F|YUA%-v-9>h*Vbn=HRs?`KE%M6ADp^V_(WVqUMm
zk9#NPrGYl`0_*0oPV}Smv8CHB=JooW+#xZq{oCFh9`ib%n!7QU-z<%^aeKIFmaq2j
zPHthWuk8<X7stGw-_LzB<~wozAa`fX>v;8dTP(jq+wbFEj^#tBKiIt+^V**S+zxUb
z{b+ynb^q*6i8JTS9y@9BtZDPv|1go)$IqEPQC=x8M-HAMFOZSVfD`90n!jM$ne#h$
zme<LjJxksQUuE(8$u6;jd&nEFt64UU>0YvGwuiiJ+rG*BvhADfG_!BQ=-9Vj>9^kL
zx3tk7@@8(UCok-_Z~fypcBNI1^-QnPGrdO7^cp?WYxGR7A#di6=cd=_nO>u3dW}QV
zYe;a6oxzT|>U9rIuW@L4jYHFG9GYI^(DWLIrq?($y+*I}8oknM^h&SME4@aq^cua=
zYxGL5(JQ@1uk;$d(rffiuhBcbM(^|*z0+&-POs5By+-f!8okqN^iHqQJH1Aq^csEA
zYxGI4(I>q|pY$4i(rffduhA#HMxXQ=ebQ_6O|Q{6y++^k8hz7i^i8kPH@!yR^csEB
zYxGU8(Ko$Dzw{dY(rfffuhB2PM!)nL{nBgnORv!{y+*(E8vW91^iQwRKfOl(^cwxs
zYxGaA(LcRLf4K$=vu4L;-;ZqB?7<bPj<U=v?zi=t`X1a@Q{5gcgqkd4U6W;iYO?fd
zO_pg>lVz-HvJ6m7mKj)+W!lta8S9!X)2lX{y=Mlprj(gllVy6<WSJ8+Stfl=mYG_U
zWqQ?QneR1OCTUHUnN^cz>C|MI?=@K_X-$?@Sd(Sx)MT0OHCcX`pf;OrIs5wtJ?eh5
zphxz)NZHz^vi;m6dsj&On#xGt+HAJvp4pb0wh`+OEg+$5&&{^n^g9gI%Gu{dlGmKe
zqO8qkn_@xNmS&q`@z#_g2Wqm2fZA;K0TIqMrAXu2Y_?_Oa&2i{Q`x@io^1+kQFCth
zx~8%>**)77`la^VY*T2Orqce|hEaM=g+01wTSEOcmG;lJi<WFE?9n~j68f^XG+P-R
zT3ec}j5e(;&D=!~v~F!_wkh;)O(}}LCX2SO$)Y}MvS`lQY<G9Uw3(;PSTO$>c{@5n
zvnJcKyNq^CzPGH`nry!wBJ5*c_5{|RE!oW3lCM2mvbAT|o|-wY_N3|=0`Z2<Trg(Z
zIm2g9owiVMUytqrj<$7No@QHz_4iEb8_~PnM(v&={kCyfCdM|7_UbNbZ5zjV^lcm#
zy|Rs?6Q|EyIBn|0k9(?EyzPgJrQ5s>EBv@ejm6u3Vk_PDgInRpJ--!yOgC6*ZExtf
z(m7+MO_@1Yb22~c4#>KmGH3q8>64}`m@_Y(zjcT7Ve5`@A9aUxHr5`q`CNDCBdyuI
zuB%qxn$GW<I@LK|d!X)?s&k!i+r#Hfn|_!}ztIa#8R>zT8QS!%w$9LFq|W@ARRd|_
zbQ!%gbCxvKl#yx+K09;j)LGNGVs-Y_ADGA~A3a!qs?5wxrJnshdLqZ_&+C&tt<Oi#
zl0$VT>44N;jRPM!v3junRGH_QGkbsZin97Ya!KjK+SBAmB<j0`Lv<I^l~H>d2R?FQ
z^<dqpOpV$zCI68V^;q3`vYu*BlTF$6_sOBUljcpIzTl&SUp-nku6pnz{a-y=*R^`E
zuHW?7N4iCi)<3Zxl*joOer{@L_dY%UrMIN~O_Je1??w5~dr|)XdN0b^!s+ET&|G3;
z|C#;J|NKu_{EP2JNf)B~x4#c1OC`o%n0hZSxMZ6@I#tI!R^O8H*Gh84$eEKT9zJLG
z^qHqk95rX&nUiM8&s7!fc<+*57kALIBc@HCB>QXTr-y%9(Bq?pp*wrZg7omb+M^TY
z2Q+8SJ}oUAqlMFF&6%`d;{0g~&Yqi=yq43WX?{`lXS60xK6~b@1v6)-#~)AZr?jf~
zcHR#27fhAcd8Fmf=ISoFCAVnGjA>KONNXIpX#UK_)0)oMZIQgJyXmp+OWb;KnhRen
zpMQF1VLAi0$@l*Azc7`bKV!~3d6{@IArdKhNNzJB<|FAY_neoGkRO&xdQ<chj_%37
z!4zrlx<VltO5w{K@5a9o6rMeM{>;;6%iDUa^>T77Wi6@7-sa?HvNOrDPb;~b>^WqY
zl6{wNM3yDIq&Oi)B-xE)y~uu^Z*4h7@LaNre^2o5OpaYjsl3+QCC_neF~`2nv34AL
zm1E~~jKH3RXpQ7Ye7l{0GE^>M(@%0F|K6r@j$=d_ChV|ChVX9{rQhJ+(Ugwo-&zVz
z<lkKW{f^QP`1b;(zvUlqJWhCZYmq)!AlEL*yXt6GzwhXZJl}MVw|7OZq{rnu*T2G!
zbB%BCeNR`U^R)gUuE=GzzI>+_wZ43(lk|9BSER4BzIR1#SnJ4l?o8X1@7$o)ndpj)
zf!2}lbg{NG#}(;Xt<&g=bg9;n@AR0qBj4#btrJApGV)r93`40cJuVrhon~YsWs!-d
z=loSNOe{Tz3>~d4lcB?_)$*>$EUH$M40A|ZlkqGvQ8W`I!@SUpynngKgs3(k8D>JY
z0m(2As@IVW^FgbvD7YfiM5~cuP_-Hv2DjQ;(G{7y)z&1#N~&J8?21g;YBkBQkhJ8l
zl40Rg&yfuCuX+cPVIEe`k(t68s#cQ>i$WU^k6e+NubI%w6`AtYb0ouDubv|r=54iU
z$uNJb)ntOP9;?+P!)mPF^&YN>M5s2srz;`@s^>_CHD5hPGR*gC(~@D{SF0W3imb(I
zHOa6Dt0mqQS$)+K$slj44M+wFQ?1tMib#}dHOZWiR%>)+5l=n($eWhFmTTFebJwy!
zeaZZ^S>Zx??NXU{G->IZxt6=^)0N8l+jn>5TFMKZ%3=ga<(16~mrz-ynHK*zSGX!^
zBk!XvIC(9Nli4P5E9Dh#MPWsLMQKHDMR7&4qCCV6DGbREDGkXDDGo`7lsCK0h0XcR
zrOmm`#m&j)awpfR&?(=k)G61g*eU5$UhCEt*5=oi*5=k0*CuPrr%K@4srge&r{+#A
zo|>Fmeo<b3`(pmZ(u=tli!UZGmRrl~zgy>9ms;mq7h5N-%a^)K3zz0EEnS+sRA%y}
zWeMCYjLwfPjn0iOj!s6GpKwnUp2$B@dLs8k@rmS#a(4;D>z?mk>YnRf?4EQluXpPU
z>+|bN>vQXi>y!26xo&P@ZhmfQZf<UIZZfz0rhBvSX8z66o4GfOZzgY+w{zPSw##o<
z+Ag<Ual2%@@&)dK!Ug#YN*ClVC|;0UP#)%n6^7-9m4@Yp6^A9m$`84R3J>KUDm|2Y
zsQ6IwP`QiiQs|QJQtFcHA}hR0`9^nR;l})pr5kfM7H>>$EYEN=3N!LEN;7gZiZhZK
z<yYOSg;(>hmR`-hT6{HmwcNpVD0IkoD0RqnD0WCXl&_RmW?h-TvUFwc%HoyDmE{xN
ziG>sMCzejkomf0EIkEhV1oAzTf2Q<I?wR5<$us4Cu3w>FzF(<du3xcV(yx4nyQ6SN
z{*KZexjTw?BzKe-x`l;>`Guv0xrN1r$-?rx?%l$>`FBh2=H8VR{BF4*nyrv8lnOcd
zUB#qOUg=gAR_0fhR_0a~S0*dVN4O&jN92zv9g#btctmnU`961F;lBKRrTcRCiPX5S
z+}U+5bk27!b<TAzc1}8%uXooMuFqdzx;}S(@%rTY@>DmqFf~85G&MK1I5nAC-s-j%
zw&u5%w&u1Lw<cT5JGq?-JLPvO?UdW8xKpxId6ipLSe0K@T9sQ>T$QXUk9A`UWAkH6
zV{>DRW0SGvr`%J8r}9sgp2|H{d@6aW+{^VU^vd@t^~&`s_DXt{Z*{j8Zq46Xx;1xe
z@z&(l@&dP@upqynv>>;jxFA_je%rlWcsu`g>FwOx#kZ5U%Pm}sLW_KhQj1)RVvD3j
z`672w;iCLSrHgVG6)#FIDvxv{3nTL*OCxh5izAbf<;UD(g~#%bl^)AIR(vdZtlZ6Y
zD|E|uD|O3tD|Sn|mDjm-g?0ILrFFS=#dXQL@+>#2Fe^W+G%Gi&I4hY|e%-xZcs>7m
z>Gj;}#n+S9%e%YX3%locmtW-Cy|{a_d--Y!^t?KMb?NHd)y1omtIOlv_`>-7_|o{?
zc+m#q%g?#z3eV-AD?OKcuJ~N?TzQZiR2Y;WR2q~UR2-BHDsOZf3mfwrOB-_=iyM=T
z<)v<EVQGG8X=!e0acQ!&{DJ$R@In5A(g(Q@iXS8&$ZsX&3-Xe!Qa+b2=97H+Tz78a
z-2Azvb93hw&rQxP50${yq4}Yup}C==r-qjAarYGN$=_4DCwEWrp5&hL-fr*0-ub;t
zd*}8p?w#yizRq1&xK4hH<+|K;#p{ym%9GvX!sPtq(&XIa;^bs<`DOQV;pP0xrI&Lr
z7hg_ZF1K}U3vKglOKo#)i*1v(<;&gWh0F7omoCp;Uc5ZHygbH@DU8XFDUHdEDUM0T
zl%I4@7M{#MS$Z<}Wbw)5$#PHmd4Qhzo~53-p2eO?&+-Php|Bypp|l~lp|~O0P@d=J
z73SsVmFDH<73U@M%5S;13UB4#D!r9^tN2#(R=JsLR%n)QR%(`OR&16uD_`g?EL@ns
zuykSW!s3O=h2;@$L}5gJL}^5BL~%qiqWp+^r0_`ok<uf%M~aUmkCeN*u7$4ouBEQI
zuEnlN*YZv7rov76n@Tt3ZW4WaQ~7jvdg1i^>7~<irx#C8PA|XaUMswof35Ud?zQ4;
z$!q0Z-L8dQ^ShRI&Fxy;HQBYi#;uVTx2-9y$*n1_N!FCdxp9SY`EjLjxpBpD$++^f
z?%Be#`DaVd=AJD+n><?{;06>1<Oh@n<OUQ6Bm>HKNg(iD`MXMY<?brpmE2Wc>=qXm
z=NFe2=N1<iCyUGPx%Ue1<=-p4mwT`HUh-bKBtIWg%9l!|T&Y+}O6Bw1d4==x=atUO
zomV_BIj?-AJF;+O{>ajixg(25CP$VZa1Rt7$UjheAooD=f#iYmer~_Qe);`M`{nj4
z?w9OWzQNs4xFLT->4w}5#T$|v%G2HS!u0&~()8T);`C&C`4#s{;g$R=rB`yV6kkbR
zDYuhA>vs8erFOY?#db-%@@lubusXlGv^uxCxH?%~KHeQ)I6i-T>G<67#p9FX%TK$f
z3s2{tE<K%ly7+YRbh(e~Q|OcLQ|goJQ|y!UDc|O9E8Ld9t#n)Nw&HEcZRK;^IfZlb
z=akOLog<j(obo#o==@IpozgqGcZ%;M@044*mW7u2mZg@tmV(_{mM?Y}7cS0UT)H@S
zaq;5h;_@grsxT@)sx&G$syHecRo>#Z6t?8Il(yuy6t^T>$_KlH3kT;9E*+dZxOi}K
zaQS9;bK&Ov&83@jHy3YCZZ6MuvkSBHvrDscvx~En+2uFf8-+LWZ<OB1y-|E4d86FX
zbu4tucPw?xbu4yFI+m|-*A%YFUsJj!cTMq{<eKsXH=!^gKcO@sH=#HonNWVgy-;`|
z|3c}7+zW!uUMM%XhC)NWq12FTC^jSw<%+8mD)~yOlB*OeNu|780?U`@mzS33mKT>N
z%gZ0S4+|gWKP-Ki`>^<7@*zK~<W_k3=O%o9mf!hz_cr{Y(A)FJcaBj;9m!Y7OIe^?
zz6a_^S)hjHD^^Y!^(k9H9cxd|r4DUThqgJtveOcO&;6g)Yf`tz&&T>_`?u74;d*@M
zn6;yIIfrv;L(Z*`r%l?H`hog(Kb#wA!|t;|>ISaIz0rc@^`2?N>T|#PXYKJETF0)J
zJ|At-hTWfDi#E7-+TdPjBR;p()q9T5f98G5eV<Ja4YuPA&EH$#d#qiR_Q#d?Px7yg
z`+eFk$<|N#t4`aSw)Kzi9OD_e7Iitt?nm3AO}kIM7T4t2xd*xSCi3=N)UQzAo|pD2
zv}gUmwFB3){^8nzd$4}<Qa5l9vA?CQ!1KuSX}`<00?!-!-}0NRoNH4*9S>_S9T&S^
zu<LVe?uUL4+=Jb3I$riXT$_2qwRzrj{J0nLaU8i<?jeq+^(XCn+PD7Z`q~Hd1@}PT
za}V?t_YlXMzT_U{+S<o*E$#C-{;j^>=nr{+827;O!RrPr^PeBmj{c&4!@I{W^p8Eh
zFr63MZGV=3YU#Rkemrx=X@144&+3?Sue+`~*$=)t;a<5PpTG7fzqzr4&JphY&o>YD
zBYt}z_pX0@=a@a0*5w>~UTuputsnGSTr<uu?uC1@e$#v9o~=LiS$HPvXMI+lInF<M
z_D$q%T&Q26zKs{{RcOz~k!P=Py*NMR*(=-+eNNxYvj^^%v7is+*#pnR7%^7zyn*M9
z^H;tH`oQKD{T1jh#+p8mwgUYb=e1lb(BE->%e@5pAkK5S*T8tm_yzhvo+U7z%rW{v
zo;5JuasFFg=Ole#^>wb&2i9J?F6?^g`mp=q*>&#Q{qpSGKhMtd=o+C9?0G|6Kh_`2
zYprAbrRUOy^{2MYHLSnW^=0FsYnDE+@#5L_8Eiaxc6~-0?{xjq7xV#rLm$ys^Z|WG
zAJUifL0p$M-_rHTSkMPHKXt6=1Dn4(mh^$mZyjs;Ag*8L0(}tIF>{4JVD8X=%q9AO
zxy2k~uF(f^eKQy7gSgI_tMq}~yUt<eGJO!&J#(Eti0l9G*Bkx%W)Bat<Acu})#!`g
zS)Iy*&O0vm^EbSg%7rcim-_2kA41>Ie#6%vT;z8ge`+cx%6FaPuekVvR9<{~r}_R@
zYu4%-rSGnJX14Eo#2u;p`1bav`$v{MP9N&pKIx{Z{_I0vN##kgGQsbE$_J@jId<5I
z{%e2S&RhTZ!ABkAyUy4#l{0OBG~EBFaSzs$%9Od!9OjSjvwtdghR*2k@BTt}l|76B
z-#Nw_WGtx5IW}I}7HzU785^#}HEn$LUbrXLC}YLFa?ep-@hm)(%@ciAo;k`d`hq^O
zd8K_tpGA2_U(%;G54Er9bDN(!7L19_TOBLL%;s}-EM-h>p6ggM=28C1*l#3n>w@~5
zm;<(6Xm1nk**fBS6|QINi~Ff?Kep}|`wI6P<)w^$h38?8GFRn!D?D$MpEC9p`oq>W
zV_%`aqCA!U6i7Ki*8u%1V;|^m)&_Gx#v?EuCN~(bz<8NFVLSulX>x|~4vcq{zw$jW
z2TU$8_JKJN<*~FCm`^6h82i8+KsGT4<X!^vku}d8kb4cxfhe!#Spsvw<Ya?9Yhb=d
z`7M1Bm;+IcOJ4=nOO)r*mw`DD<+}8BV7<xu3(Nr-i@<t}a$d$NuwJ9Qm$3}2XOr`T
zWvm11J<5N}Z?tm8p86^)nFH2dsu%2f$QQ29*mFOrp0N8(^@TkTV~?I<?0Mc)e^`GY
z*8+3E`YY8Z)}IyYU&fyPX6)&I#-8y=^^A>|>JsLFjc2NNY`jzbWAg#ItaWU@Ag{Fz
zn@`Aby@t&<y*Bq?^O3PfRx|d@SM-5CgUx4sHlESud#b-|J!s$1N48#4eP-(kJ*0hX
z>rMNfF|hTB-U7EU_Bv*^eyd|CV`}T0v1h%f`j5Fl-sFSM73P4+51mWQ0h2E}*O&t)
ze{?P~2TVTcTxAYKeaT#A4w!t?xy~Fg`KN1vIbiZp*9vpM<fpDB`qSjAt~KU>$zNTI
z%mI_nx>lJ3CckwpGY3q*>sn_HME#2_U=Bn*jI3Y|M171bVGcySjI3b}AbXg9$Rg$d
zvWYn$_lgc+>{W&#%a{YE-&EEy2crH)7BUBrjjRu3C37I^b7U!VAnJ8wEptG|-n0IY
z#ms@I=aJRSfvE41<*etZ_hqcn0UM+KZ}WbmzqI9W=78#kD}UVRyWQIkd7(PvyDJ<0
zf&-VNxZuQ=jef;#x1{)B{oLjL;EgX0w(Aal?7PeSd5>?8JW`$Xa9HYZ`|jSzDekl3
zzt=7CkIx>M;)neF#Xh(5*c3-x*>;g{Tr&%Kr#kQcFMZZ;UUshPK;+;9FP!c7UUPAZ
zFP?9{z@N8v4RcI&=a?Pm`L>tbfIOu?8|MFUj{n`14Jq!pV#Aq!#2%Ftf3*0_8UENi
zA4V>#ZXOh7_`~}AB*h~aw3_aZzWhbi;mGlEgQobqAN?)zo$+nh>&R36qc6UrIv=@z
z>_Mmat-p4P1(>s^zjcy7_cJB*1oOoI>MO_lGuAZsHh=u^4#)cc{&8!?6zG*b7a#3^
z_Rh}e8^s*&-u)T>Kz=uG^UzOw;nV)nclJa-DMoQGAMW>kva@0q^wwz)dcX6k1JGxR
zX$D?0(7!P7V8uA-xqSxo^$$PPGsQoA=NM(I1?qB6#6z@2o3zc^;96YM)|cK3_k@n*
z9=TWUIpQUrg=gZ~SUWr`&ur^g`+`29Z|EcXiaxXTu6;?L(zmQF`kFpB`JiLLm@qc1
zHO7iDi+GE%WK7Yyj4@-)m`D7@TwqS1gISBr73Pe|E1gTsDU)M5*O+q=pD`Dilgv%l
zDsz=N8}S-*nK_NlX6-W9ne!$;buF+aSR1Sn)(UGT;yKn5YYLst8e^@o=1e~8T4YV4
z<5}yhRn~08d#q*Fw8?p0>#X^R|77iNB#%r$21xx))Q@;j+S^2XiV38BS^Jx~p6M6v
zXA}2hdWW@N;eI1tl;^4NJf^33-U`o)>_Ub~e^lrX(`&5#3jG!Fr1WQn{xm(v+ON>x
z5nsyMuP`2_HyN)A<Ap3m2FQ3;7*Er)to;h(9r35khYIt-^fGI|!hDH%ROVBK`DA*W
z`Bq`RnSN(JR+x{b_nEJO`HC(;C&+vb%xA+1%=f^2M|U6tWIY7dgW(F+eqg;sJS*!d
zu$~Nuu-*de&F~59F|ZyDx3KmD>owwCS<iv>Y&eItA6V}Z|H}7(3@}{8+7HNph=--E
zfDAAk#o7<ZfQXOfUIOw6or?^Rdkx5dh?nJA0y4mG8f!lw1Hewm0O^Z>JVd7>1EjA4
zGQjYjm%a?hQ!oHBK>9i$10uebu?Wax!;P%{fDDLuTgEaV0}N-f_5(5?;%}J?0U2Pp
zl(ip_0bns?fXt<UJ~15IAagCCZz4XIxfqZEhI?820T~eSy3FN(3^1I`+7HM8nfr>N
zWGw{rA(#poAZsNc10tT6wG@y6U@&BWthIm)i1=RCVo-ft#qF&9fDDLuU)FL!27vL9
z0kYPEtoaoGTV63CGQjGC7r=z9ecDUy0=r&nAK3k*c7olnVo_v(Jr6jA=VR^jysUkm
zpS4eaq;`b$mttLHfc0m^`j@p&f2a0^jR&|XAOmc?So@40YoGC~*!Z&c8Sm8ou=xNk
z1B<funJ=k5V)H4rOKiR=wnqlod{oSj46ymi+6S|;_L<M%MCLbZpZU((Xa2MHSr4fl
zW9tRH38rQ3v!1YNSzoMu)|=WU$N*c9shwl%Rc#q$fURe2Ua&7~pY@*FKPC^fj5;PS
zz{}c($rEt2Uc=-K_*(D5<dNPR_h|A;@118bc?M3`XEb@I&rTnhJk-9Sk4#=_-_eIA
zPg(og$0l!s$zRq!@))~8$H?S$YHyi5*Rf@cP2Q*Wm+1rS5}hNaFLdrOhfJU7++vQI
zzDeyf(?{4nI!8@kVGrpXHhqSjq;uT#oz8vMfaybB8>|u2m)KjnhD@Kb_H~V!zQsP%
zHE8-6yG_@q>1$oPtYOpVtbJYMvi8yUsr`p6ATQ<E04ghx0nr{rmLLNRU#P4>21NVN
z@QBJLWR&3*?q6k?;Te@}JRh<S8DRKFWg#-a@R7<&WPsr(m8Hl4!&fS6kpa=ZL>40h
z44<j2Mg|yuQ(2A-Fnp)79vKkrPs4-E57iOq3S>aEM-5Lhzf{MdYnX3_KUEhY1JF(A
zD0CGv!0@Z;GGu_^Th(>Q0K>nk3y}eak5yM91EM{PE=2|yzE)j}3^4qyx)>Q?_*`{0
zGQjY=>T+a&;d|Bf$be}7f(4KPV1MKTSOFOj?P0J4G9cQ;U=3tIw2#3e$N;cE@(HYh
z3^4meu?#XG+Rb1cWPq%FkNg7*Ap^kv$VadeG63v^`~*uO1EO6G)<OnE`&!0AF<G>;
z!D`5WXm5k%kO5$S<U3do84&GnuplxZ+TmbDWB}L^{Q;Il2AF-RSQ8l#?Q^gwG9cRN
zU{z#5wAaD1$be|KgLRPsvi3dt4=jufkhS5_k6>kFK(yz<(#Qa_uN7+}1EPHo7Dom|
zJ0Gl$3^4m$u{<)s?0d!f$be}7-}hmo|6;3$2Z{_(+u)VA8~tq$uSOPN6AU`wrAB|}
z@b?E{6M!Qwxwp}mUpyq`2RdBc=x6LS85yCr$AhOg`evOjR9gg@@%2L*{YBlsIoR%V
z@Yi2k?(ZG25&WVy%)?(>?(ZD@6SZlOCHow{+@I6$jg(LL{)@|e{ws;vK**K_3zqrY
zw`+}TQ5$LghfDnn=j;w{Qrl_$@}>TR7rLk|1)l2h$0h#CA-$0~^mD@pla~0tUpox^
zMgKRnyMM7i^^K#{CIgqP?6}x}wf{Kqn%ZomW-s#7mrhq34ji}S)`k9<+vb7q)W&Q5
z`_KB9URka-AGoi5=g;~r=Y65U=0n3*k2=Sfzw)J&xA^LrXZz>Bep$+2?7eb<Z~u+2
zBE!_S^q0-|3$OWl%4fX0YM#IUE8hf%G7lS0xa2H<-+A8wpE5rirmvXm2b^__+N|K#
z?lb22*T?>#!RB*A<;dB7ZI8Rv#s%l@vHO|6WBG?E|8e50XZQnt@_^dJ$igMxJ>7rl
zYmXrdSuYKjO`GYrANQo%(8$Ic+s*K2w0<V#M;@z8_lqjetIdt9Y(8O{e{ae!k(Fwb
z&wqQ0zuo;N<xN_jJJ~N<^+w8{yj7ay%X_}9Ha)n0|IbhK2d(|H+WN@U$~&j{4ekG$
z@+uEb8t=b9G>?6NeDI_18|PQPUBGTYZurwXp5*&{qpVy4GIzhZC;0CTYlfYHobgxO
zd7OXZwHDswkH7c5WBtnWTPY`jUGl)8WBmG#ZLwFBv$$pIXy1SRPAM;Q>6b_O@}TzK
z<eOh~^GNUR*##Mm-1ChOj_@sp?yg)2GW)-t8Rpw=?3nU4U0*)Z|M`%;u%DDe`QtB-
z@Zb6RKFX<JR~_)eP~WV$ANH1VF3&zO#22S`NqL>!Ha7TkH+RK8Q;sHCJIK%6=^*Sj
z<hH+l=>Y$&NrxzxgUoL?rk~&A#vb0}yr0#nkKg#~LsR~T?;OJhqz-jC$Ml7^MVqwE
zHMkbnH2tFY!aZRlqAR#p?m6;BJPXgnv!Oe9R-W1Pm-YpHf(?l-p|9vO(|6jJ^r`7V
z?Q8lx@=J^bV}gx|-ON}qW|41VEE!YA7Tv>GGv=m$buKU`m>bLy<_dGh^tH|<=9JDY
znPbc~=A7wwor}y#)B8GCnX`rmbS^WencL_t<~noU@Pn=e)`Z~-T`R1a$Y-&ZSW|{W
zbgi-GBEQ92WK9}w(Y4B&H9VthnKf-VN7p)QKJs740%QWR0bPi!KxRZf3|WFqLAIb9
zku}I1!&fSckV(iUWE8RrnPqrPWf?NfaGJ_GWM1UYkcG%ZY-n^TvJ#mY`7~rHG8Ng1
zZbjB2a}6J=EJh|Ho6)t%YGiig+mPkRbYwfa7g>+YH~gu(0G(jCRCNV91Koj6Mwg&d
z49BXjLFX90Rb7NmGTf`W3Y``CI&>L2&2X~nI&@y-@6d(lL~M9;B)SrvX?R<8DLU0~
zxawMTZshmS#pq;oGddbwjm|baueuzaE;=8aueu(cANfDg{dbcG6HqR?e<StfeC!3<
z+emw6N1*#RalOb7itgXU{g~as{chrZ%^u--Ht{@Wr=a^c@w|~g6y3jx{s7a!BT9d5
zqQ4@aD7wEwe}aL)LZbUC^tahZj7Np>FuRHIsxV$)DaKE9e}(Y`V}Sug_g5HiuooCW
z=0k<~V0Ib0zruWpe5A~$3iHYAIObc0`DXSV^RdEwG`kPoUtzvRzEb9Mh52lDBD%lA
ze2@I4=>7`p!R$)bONI3UmjULK^;BU!nH|b{tFYd{reFYBj}_LV*{$gQ3hOoUowA-Q
ztY@=x(ft+Hd*nYw_g9byU}CVb=>7`w0;~)M5Zzxvo`9jj(jspv$eYNIiteu<kHFku
zZ;@9O<W=NLMfX>bXJ)4(?<&YUv)_@27387W^~lQ#^3v>m<Y@(YYCHh)HXv`Y4Zr{*
zj|1}9cmw2hKwe`@U{i=Z56E-l8Ibn@d5`S@1`vG^&<Dm#p!);*BJ#1KPXhYHcnoxZ
zK;J}uR&;+rA7S%=0Yvu)^cA)cHj(JFfIc&x1br9KcgCNf4+HwpcolSiKwm~aSM+H>
zpBfK?z76PG<7d#v0ex(|4f;Buud(H@=|rCg^ttgo=>CAdkNmHE4`2XnLNI{T4PXG{
zi@*~BJb?`f29Rq7FhJyo<z51K1e+5KAom);0Ff`2X9-{c<Eha70SplNW9f?k9>S&t
z14v&5Fo5x0;Hdzf!UhHdNM8r=mhofg{s0DuJhO~d00Tt6S;jJe0gPuu_XjY5jJ?|6
zG8Y1P5SttfAaf;v0gSH$PX_R$@p$O|00w}Y0t3ig4B*koQ_EZp;MK@i%UllNS>p-O
z{Q(RR`D<AV0X%HHVuP%e0A7xKwydQ928g`2thE5%j{LT)#Q+8{-V(eX!0T{bU;tUm
z0X!dhZ&~XBydU{*kp%$^V7w^0KY#%uA1<;afB}q0MfV3V0NfZDKx9$C9)WWK1Bk2&
zU;yJ|8$^}`?3u`$i>wRSJCQ#ZSs1_o#_OW{0~jFk=^{%57{GX7bbkN?M1Ealaljrk
z-Wc5<zyOhN7g-*_0LC+;`vVw2WPbnyh%N}&gK$z{0MQizdl9Y*3?RBBfB_;eFS;gR
zZ$^GzbWy+_jXb^Rs(`&3`Fhc10Spj%d(m|PdpGj;q6-5U08R}IAi6Su0f@l>1BfmS
z*we<t4;Eb;u(u<>FS<B@0gSgFEV?>?0pRk$0HVtS_B<RP7(jG=z}}DXKbF7S%F+GQ
zNB46+x}Ww^zkppY^$*znq<#XsU*#gf0QNli40%3uKhLY&B^bc^1Kp2b1Km%5rTzr#
zPjo-rBD$ach97}rME5fush`2d3*FE7q5Bz6bU)*Z?q|Hw{fs}lpZSpbA#A=>Z2qA8
znNRp6;U>}j%s1tB!2mWNQ$K~x*GlwP*nCd?7B=5g|AnmwcqQeQZM~rTm2<ZB1P{gf
zLie-Y(EY4GbU*7c^>f&Ih0jt>+tzdH_ptSz`aet_p!<~@H+g~XM}DCDktgVW^^2Ii
zN&O=xkI?=2-O&BWE9K(B04C3rqXz?+yi5HjCJ$3Tipfjm`oRDuPgB2&$y;<k@)zBY
zJWl;ACa=-`aIWZn<T*Se@*UleyhryV|Iz*EgVYaW`a*pbU;xu6@R;h$Fnt5RsXh+V
zN9ca^6S^OLh3<#5Mfao6QooJqJN2D_0ZbpJejL-6>T3Z5m_Eg)i+)A-qi@wW0|qdC
z3~!5mM)#wy(ft7oVER0men<DC?^FMe;Q@5N)-k-G=hBAZ32mEe7~X(i)_X8KqW8u<
z8eV~q)@Lw015d5bXm|(yTKmB85V~Lc$ncW(9erqcO8b^RHoT>M&lngU)3ITU46nhb
z>lhlIgJ;(<HoT`}&m1s3sB?okVt7&K4s*!xWH5ZGbB#G?_!Hd^9)<UZt48<hoHhK4
z?g!7}C(t==csKQ586HmkScaGJH|QENJgsYsHD-7_^=}y-*R{zSHN38Cmo;p7Ue`8j
z-0*(t|1x_3zlh2Rvlmo$AVbWaz>lIb#_SE1J;)%lM^rW;qs(4W*@X-<dq!m&GS2Ls
z)PH975Plt%k!CNY{xq|v@B^ugHG2#Hkjh}Q$5b{Wqs?B!pQJL}>^b~QD&x)GQ`wIW
zFndsS13JR&Mb#bX5VI$P*_Wzo&^cy*sxCq&nSF}x$6ihSb!N}1ZbQeJy^H@$b)eb9
zsvFUfW-p`rRfn2A9n8K)_hWCT{ynqD@!P@mtFA_8oBgi39Gxz@ANwBNkG&tn{$BwG
z01J=@8&D2bpuU{17{d4j+E<KWd_(FV1dDJ##!o0#0Rw<tz%a&VD7NAGz&c<6<3AJ&
zfdPykQLF?8F#bfb6#Z%ZiefGL+xQp7VvL9JGm6!~0LI@amIDJAzoS?W3}F0^VnHx~
z@k5Fg!2r=836=x{7{8=g6AWPdlVVXYfbmm`Rlxw!Uuk?6^II{l@m;C^5-bb`h<;44
zG8iEGGmTGEY|Z)tYl8ude^V?D1~7h3u{sza`a6x!V|^>eH@+|Re_{)O0gNA1TLBDU
z{Gr+sU;yJ6)z$z5ME@wZ2pGWlNwrnL0LEXcEdvIKep756FhKO58Xt;$R2vCf33+M!
zsoGLt0OMEH)<WK5dw~Irk3~MKji$Dm*lfn%sx1cwFn(8UJurarziJDD0gNA3TM-Ok
z{IS}SU;yKn)z$<9ME@+dC>X%_X|+|s0LEXdEei%Pep_u_Fo5yjY72t_j2~B984O_j
zx!TfT0OQxy)&>I@|E{(;7{K^>wbj7@#^0+g4+b!PAKee%pZb5{0>A*~A5g9U3;=fk
zet=5=1Hk=*FW?%$0MS1T7Xbzk-S5FCa1~&H=r4xL00Tt7F<b{2Ao`EtLcjpgj|^7=
z27o&OKf$Gd0pM1^S8y$00Q0{n7Xt=>`-h`}s{sQ<e=}ST7$Ewc;d;OTa6jNbxF9e9
z+&}mbt_TbOcLaWfOHvGAerdQS@Fv_77(nKta#GPx4OayQi2iDs%gSj*zcpMJ7$Ewu
z;ljWG(T@#R1_p@!Y`8Qq0Nfh*TGpBe14REeTpSnxZVrwPt_}<UcL#ol%L4<z?ZNTE
z^??DR{~In43=sX`aD`w1^B*dg2nL9Lakxe>0Nf+?2V5i=KxC80K7p$Q1HfIvVZvpC
z0nERtTqhVH`p@A)!2r>Z4p#~Wi2iiAR4_pFtHZT|0iu5$E*1;`_m6!BR|^J+{&u)r
zFhKOX!}WpzME85_Ke%8p0NgP4AzU#S0PYz35iS`F5dHF^YdrR5^v{bf^4O!%PcOO(
zA3*A_7hR^DHrzJ$EnGJkAo}m&!odKd8@<}cRew3UUpaKRbTB~l>x-_%2ax*r;o`vn
z=AYjLSC74J{(I%}vFAm%E5|Ro9v{Hn(f|Mbzc%^@TMY*TaC~6@zcl)j9&HB}p#Go{
z?>73+9J2&W;K2sJe6!KdeC-ynfd?ZLf8FSpbbUFE6S(DB@eTB923Am?#LJI1`p1sh
zCyg7p=B`HnlQRdU@dLlSq0zUz;5aaZ`Zm6QX`}DAc6J(1u-!s={-1vy9)x}v{G0KO
z{?@6Nf-UHu!DD@+|MTlttIq_iF?`QPf7kr)s4oRR<>3#O`)A+%f%;g$9#8#rx$nR9
z9{3ma!OUF0+~59}ErV@b27l?i<-YH-pQrH%{l+c#Yu@{H8kaEdz~z4P*>9)u3H{z%
z=0EjW*I?t`aM1(H{Ok=S_#k{14YMy@=108VB8^*k;e=)Wk<L4&@e9xIzRbUP@-7WF
zuNr3kVyRzp*`8@U!-dx_^%vd0ulk_ip$43?)EC}85PpjJ*|507QvXz!p72)8+lHfl
zw8X!DLO=K{=5xb_^OyLBFEqe&G0z*mJ8+4=bNvzUU(El8zW=k>AN}kI^@+iYopkkL
z|NGoA@MY>VYdw6izhwUt(zu8Te^}&q{mdy1F+Sq(uPySQpEU)H#JX$PJY<o->q|4$
z7YAl~`j-p+h8yRkaTDjQT<FK$dp7)?`tW|V_d<XD&zGoA4_@!~iuh9AT>;;xKEDAc
ze%8;;uT0}APX66F{@G^dH^lgg-BzCC-)(bY8fUS%oy6d`|1wxheTqwNINNvI{ZjQY
zg1z?Wb++%l=M`!E#pJNSKiO$D7)*VWpBc8mf7t1&G#=w;Tju*)_PiQQh8$~XdF*`u
zi`}n<-$cGO{PwAN{`?Ntsm~LvHh1hie{I`usV@{h^x7Yt<@aoUBbW_2*|2!zSw5Hl
zF8nF-vmt-~TtDbf-&3C|ylUTpbN!>Qt%q+_pX+Y7%<<oP?!VHwj`f}9_<J9_EsgJZ
z_mbJZ<K1_raUO4daHhZI+Z(}p>eKzkX=nO5mxna&qx{4yf83IL()f?geP;RblkW!u
zs&DxHtIqICKm8DVG5Vt6qW4etH+OwBjSKnNxYPY>&9}fWqhA`f-agZJ{p}O*&gh+n
zo7>Lxr#<vz_-OP|L;o{o_^ZD8bQ(8u{tr*{cP{-|8b5N?&Zqew9{U^^61~=N)@jrI
zce?xnz8ihl(E9di{`B`>O5;iv6{h(QAKeN+u0Ha0M^E*qtob#(x%$r6T{*>nZu)C!
zyvdSZO!iZ{{|}f`eeJt;p6uWM)9>Kl)dzp!^hy5kO>e1B9xVF!4X66vEB*);RiFKD
zwodd94S6?>OZj=HiT+O?zL&<Q+%Rr}zx%Ggq;V=oU4Du$4bT`sjS2YCgX8`DujKF(
zfD?SL_fPiM{;ny0Wl^`2{TGK-V+z2sYfm2MyR9vz@hsoF;3R+EJ56yd-}tW+{pFvj
z?v(-KHa>TPA9d~a_$|OKepqsXzy0@3@h%_kf4qNqXbW#R$6r6<IRClJckqUP{J=BD
z`k%kpQez_Ui#+(nWBpGKs>VtvCca^eKVwmwG%n_z&BypP_cq1H^!?drKe0tM<^sRV
zjlVnE-+pX076Z)OzHqd^_NsOoqk*61i|t1Fwl6fr&-`V-qkOBq6hmul$HLwt{S}jU
z#oq(o^Y0z@8GqGvO>s5nj~wCme5onEX0PLh`@K6>V@B{BJ#z9ef9*-tSQ0Sz7f$`O
zzv7Bc-f*TLJLO3K{-aItH~pu6%KtcDjY+{T)pyDfe%F50SQRk&F{d8xA3bAVjbXu$
z^~IBi`d@y%DL&_=v4{CdTlUBA1@86ZM-K6a{iP{h=Yzw%U(vOzH=OM6@7>^cJHEQt
z91MTQ{)2t172WWwfvf$`+7I$4-Pjb*b3kdJ|I?PHxSn-y_4lv*p((y++VlPV-tDU~
zJNWI6d!Vnssb4jg2h892y*_^NiPab%u>Y?w@9i%+r&k*P!*`CEU7&S2$Ls}di#BN+
zKO)!Snr2_<y>L(X2(cBoSMJ&D5q%b(iD%;(c~+j;>=*3|`UD>$eMDc;XJ+qcU(%=a
zEqzR1)8}R%=~yr(j19I1W5t-6J*8vGm@>B59*i|(ZuXbX1?B`kNahH0g*jvPn$9KW
z6mtvPgt^9?Gy6{GB6AWSCAJE4l{stnpw4CHwAqO|*O~J%eu=ffnqY0<S7xoSX3XBy
zwZxiYZDHH6)>w09pXyp<P2%Ik)?uv<mo;nltgdC&G;15%hqca{H~Uv*0Wtv}C^7<B
zfy^*_S!D?_1=)g(LDnF1%)VAxgiJEKTV)k8E5=J9%aCbir>m?(=9&GjvJjbwY(z#P
zE0LKoo(frtOvR^)ZH25w<{CesvKX0cyn)JUWOj_VLY5=bjb~6<kIawpSLgzCg7Ffn
zE6^D+9t&N9PQfROjzQO;bBy0mU4%};M~kh7u0m%SAELSpon}0V>N<2@jNd{Rq7(7q
zV#}c`(V51#s4hjPqFd3i=vs8H@iVH6(aHFDvGvf^=xpP2RF|XEjptEakIs+rUtj?+
zf$>6$6~GKJ9t<o2rZ65!u?CnU#)pALz$EyHi8}$SfLUU^7+3~O1Gd3-1nYo#jK5MW
z1ST?GOR*A|3G9ST36=s=84spd3(RHwm|`(7nek?d)xc~q-V7`UrZb*Ru^yN&#-D)&
z!Gy-kDOLnC#&|TaB$(28JjI$|&KREt76p^yqsCSRtAbf$yc$>*ObfQfb_MH#d5u3*
zEDR>bhm9=@Rt7U0->6s`Ol>@*Vr?*YjBf*rgURu6W9x#|!R#^K4J;3)2is%&g7v}t
z#(%0UfK7mHfQ^8yfX!fhsoE0Q6xbHn7}y%v9LBGzErLygZGx?gt%A)G<K?hruxap_
zW8+}!VDlJ%tF{m}5k7QmX>28ICgXe6mcpjOr;d$<t%c1M<Lj`+u*vYTV{2opVY3;Z
zthO9B9X@w#JZwE|KI5O&7Q`krURrHMY({KHY;tT#Y)a#?)z-x3G=5ucQEXCdQ?*gW
zR>fwG@p{;@*tEuztF4R88{_w|g|Uf^S65pZn>ohwVM}9E8xOCxHa55M^J<G@lN)cZ
zwmLRDwmUXFwmdey@%(D*WAn%OKe7GqCJ!e72O#w~QeVzj&OmJcjkE`c00$tp|3<DS
z*H?}~Z2yhi51a$sgWT^X?l;B@itWFN=P^G8w*MxcH^vW&?Z1isFuw-2|0en?jVJv1
z=Qk+_U~z?F`){JZ%|F6;Y+^jjZ^C$OV!Yr|7(cQ7H!+@YEO0Gi`)^{r&HuuD*u;D=
zzYOzb6Y~YG2F^z2(<bJV`EjuQH!<I0e4@<93iHwYKFrq&^VR%8%;yU88IFkgEw+D!
z`ELFr)<cE$0H?(Iko8hwy~KD%Sx*(#llh@oZxz-X+!P#utj7xL(fn4d*9z+uE(;Do
z)^mmRY<@1*dxiB5_XP(a@}Pn|FuxeKe+79F;~_<!RFEg;N5l57Aa7!Pq}cuy<Pn@3
z9DvyV7339M9GslUvkLOe{B+2>3i8hUcgVvE@=)X>u@u<;73BbI-?zxq3i8zafY|;O
z<ZX<v6x+XoJT|`}wtoeA9pf#<_OBq%;TYi>Mc!AC_c8ubZ2t=S!2FWf{uT5^jK>t)
zzk)u2!-NA6+rNUof!l-w5Zk|kK7#Xv`xJduL0`dzqQAuUub|K1NZ|m)_OGDt;7;KH
zL?2erhvrws_OGBXV?3wm(+c|3{IJ;m74&V4?-bj=f<89CEw+CJeI4UH#rChD&&|(^
z?O#FP$M{dN{VU)B^9zF)D&PgUVmJW76BY1;`H{gJ74Qb!G8};5kqUUk{LbK&3U~!B
z8V*44Oa(k+erjz03V0{RkBaSI0T01x!vToxUjZ+{b;AJ&o~nSS%nuIUs(`o5KMo$N
zfXB>lj_qFouf=#%vHdIHIrFn)`&YnwG5%C+{|a~zP9APv@L~nL7~@gJ_OE~^&5sY>
ztbjMozYiX*fJX(NR=}r%R|9x8#;XdR4d7Xe69Df9@UF!VfQJKk7@q>Z1;NV!yd2|M
z#r6;2X^TSuZwK%;z6pF3g2w}R+~O9%>jAuuF9V;3;Q0Waw>SszegN;|`+x%wdmvyB
zSX>15Lcm_IcnR!@fIVSx6xbU9d&A-@utx&+h{auCuLSHBd@=ZB#GVP*GZv?T?H{mr
zV*ISw{sDW);ySRG0`?NV9ykE8rvmnr#eraN1?(++L->fq9t+rG7B_;u7O>YWo&<X?
zV9!~c3HDyV-m~}<?7@INXmKgnivfGl;#IIG1NNlFv0!fo>`jYr!5$6RqZapqy&AAr
z@rB_N6MHsb&sv-e_HMx5wfGtA;eb7CaW&Y>0ecx=8$LI&rvvu1#o=IY2kdQpbNJ}Q
z9uL^#7Po`F9<bLfo(FqAV9(>@!`CPFe!$+3@xSstzyVlX5PU&^FNpEL(pG>^h;hMk
ztpEpL@kL(lCBR2m+!3~afCI32B>0Q~pMj4O4nUqYzyZYgVd;wiAA(O44nX=UzyVmi
z6MRa5Pr(NY2OxbN-~eKLv5ZB4kFmHZZ2tfU5aW$yECYOw#aUtd2RMKje=Kt$zz5-z
zg#(be65s%0JhIHC0H1^p7Y;z?T7Uzv_%1JVF~CPz+!wZgfCC^_2@XK!a)8f@amzB-
z1AJGEUzW8H-~eJAv#gZ>2Vn7L@M!@)&En9o{R138jBl2;7~tb9ZVlT%C<kEg*^spy
z;PWib4ckA!0TBBH2OzQ_zz5<JhXW8<5#RtUUJgDnz$fBEhXW8<6W{<WzRrs*3h<FJ
zPFiGDP`*<3Ji`HqEDLY|7N_S$)&=;^7(XqtFu;f6(}x2PSsCB}Vm!6T(f|iQ3;-N}
z$l3r05aX*w76<rPiyLeZSsmbOW4yJ<@&E@A<E};42l(C?e=WKozyVlXVuR?40AC#A
zu|<~zH~?Z8-~dF|1UP^gpDns5z(-r$Bes8l10Yrl4nTBSfX^mI0uDfQU4ZY7@!O&c
z0~~<GRbu-GH~?a~-~dFI2KaPhFyH`0*9JHMV!Pk~L>CA6c#GS__789X#CpL2h%OKC
z`4;EdAi6%l_s95e!2$seAjW|URtWeDVm!EDi2w%><H7}N1pEy#K3uR!fCGqe;(}EI
z96*d07c3Lt04z=w+dseo5IY73AXq5i4<V)n4nVL{z+XbF3mkx8sQ?EM<H`kV1^g|<
zmcaoC77O@eh?#){5UdvP*Ti^p!Eyl(AjX{w)(iN1V*I&a!2kyk<In{w2K+@a9$m0x
zfCGqe>4G%_{-zk8E?6|c0a)BGwts*Fi1F%zWdj@lF+y+vf^`ENK#X4(EFAEMSzIx;
ze}Dt9cw_u&K`^z(Ai)6$)(-gFVtl(`@c;*4am(2L0S+L>y9<^NZ~zwPjO`!b00jF7
zH~_H)0{%c^qTm3;RtRta#KOS=h%FKDClW&i2OzdafCC^l4h}$Uk$^wa;;ym%0~|n%
zmls<mzyXMDqp@0I>jXG}7(XwzP{1EbOcxx0*h&EoAjZ>+Efw&m5(5SYAhuS31BmhU
zVv7Yh0E-*P_789X7Eg{pH{j0|+h1eN#MTRN05SevY{7s(*y7Uh7YF>s#Hzsoh%Fi5
z0AgIe*qQ-<bBxayTQuO0Cgu$eKy1~3zdFY2i!B@A0K~r?-~hzd4fwlb{Jz-20S+L>
z@r$h-@R!GUezBzk9Dv2)<8Kf6+hcsc*x~_yyx8U%yC=4Kz+X=+9~^+#@&OJ&Z2JHQ
zAhv$M-yh@uEsyO_`Q26@+n@8X{b>)|pZ2l+xgNGZF@o6s+)uhs!0wlL1Y!oU{dpet
z3<fv=d){>afc1yQG{ON`f2I2gtUotd|6=>o-^51*H~<@ubf1BZ7q&m+hwaaJV*3+&
zi0#jKYwRT)fXxTuGMFFO{>+zjKZ4DtbYFtaw{(Ak%}0&-gafeon(kMy`Hbz){KocY
zzNh;aY&~H6vp%r>Sug2+23t?Wp#(SpTW{F@tUqjj)+2E%tWRuz)+@F@>lfRf^<1&_
zjqT5R$M$FaWBVfy(tQvnFEmyb4#4C|#pDaNKk}v$_eYpK!uAhv04A@n{fU{x_D7zj
z`zB1@Y3wc>fXPE_f8-;!Kk`yzeTn%sdCHzjVk@!zk+;MLX^gPRWA<3GZwT8Tc}+YK
zF_+l>$a8G}00&_5KHYy|`hd73jZHRvQHlF8OrK!;qhGN7(Kp!s=pSr<^bxkd#y*?A
z!uCghVf&-cu>H|**#77{Y=870wm<qX-N#}2Qe&;*08F0}ho!ODrf-SQ(im;i$L#TB
z-xjt%`kHtyVm`6`(dX>>3~&IZ@6-Jsh6jiX3vd927qI=o57_?T3F63z4aN2cZ(#d_
zKd}A5BgCD7Pq6*LE7<<v7i@p<40}e29mVzs@1*-j3=d)ZgO9NN!Ascw;3sT<@Kn05
z#PF8J#=`*^9!vL`7+y>Fn;4!;_njEtBmRyURBV6nAhtjI^058EiyEsB2Vi(oWBB0!
z3~#3UQw)z{`-4v_hF5hj033kfS>go2x7hyR-E{wo;o)>2i{a&TKa1gM;t+K&g5m9S
ze~aO9;ugW@*#6-4bia$?`C#}S+aJ7-?GOIP_QxJb_raLGknV>udxAZ&#KvO#V{fGU
zW6T~&_sN*OlJ1u=dxkho-K$~tPP%`_>>=Vh0~~<aOW6L{PuTw0Q|Z1Mv$xXyHD-^c
z`)tf!OZVHDJ;$C~>^p3K?7ejVjoE|gJ{+?b)BQMRPX@CuvHh_()BQPSj}rHaeTwam
zy_)XVF?%-Mw`2CM?wx@HFngG|TI^$Nf9&OSKabhd>AoJbx6}PSW{;=)e9T@Calen*
z^Xa}Hv-i{eKgI_H;|H+);S19JK*lE!N37Q{z9AU@fb9<-LEN$4qwy8QBkMC5pP|pj
zGaBEK?jJHf1lwQx$oLZCowW~*Ptm@mkBx6h_ZJx-L)^5Ek?}R@ek0>^h_lu)Hohm_
ze`I`+&JE^>@kQx=B(eSBld%1Djv3z+jDN!RhmRueTj!|pRXTT>!^UUn+-8m&-xZAi
z!uE#`)3w1GF}^Gqe}?T3pGF+It})}=()~@w$LZQ+jT&E<?sqaik2rT-<Hq;t+D8T$
zABgR*GQ#*m;^kF_7@w%J1sP*}Bk}brgN%<<*@TQTz7pGCWtj1q#ObSyGrp7feU*X6
zhpKEuMjBsAyuZp&<5N|(B4dqjWq*LmVB=%ceOAWTvY$X@xbe9v+mZ3c_p0ni2N)k5
zj337Khc6DsA7lH&Cu94ojxoNO{SB&vjE`pDgX$>bt5tWQ!_Z~uG~>6i{o%XQ{aeO|
zt8PR`8eguu6CG-Ny6RSRtnuxtd(pwh$E$8eM;l+Sx*HvCe7@>-biDEX>HaVC2PifG
zBbdKHu>%;w{0WLJz!>IlQ0xH)F@J<&6EKSTE7*^s7{>e=>{C&UWBv}sK42j8hbT4z
zBbmQMu@e}|{3(j9z*y#QQS1c<1B-#l%s+$ekH03}Z)W}+#dcsk^Y^6t&&(gB*bt0p
z{vySWU`X>PDYgV-n!ic0Cm7WHQHo8$sOGOq_p6ydOR+5&*Zf`VA5si#{xJ3xDMmJb
znPO)!wAlWNsm;HJ?T^1L-QQ;ZxDfZbnZJ(xOp4*npBK!(r&u4%Z~i~E1+WRsKd80>
zHiP*O)t11fF#n?38rU4>f5i4zo5cK+*!~r4mbhQe{F!RoVB?s-Gu=OD{!q1zu#wDP
z%6>1kq0FC(?XNbL`CHTdb>@#{-<aBH=C5Txnc8sX&sEzF8_)c`>_1Z*(EPz_8)74x
zzgTTYY)JDbr~C5E->kMLHmLcdvHhzyYSmwz?$<MaHnzXoxaRLp_wSiMTy0})Wb>D+
z?Tig={`6q}b+xszxy}Eswm3Gq`RCPE$7aWN$A&k5zS{QK_~!2qasMA&033kD2Pjtn
z2O#GwhX9vAdlp}yTm#pW>njHV7s35le1dWnZ~$??AY29<fW<c`*8vA`i2d#oTnHQh
z+z1?r#Y;5pC#=R(D7OL!0M`NsVDT5q#lQi?eTEjVq1+AQ2bTi}VDTNw^}qqh_$vow
z@gT|#F+bpn-~cRsM7bn50E;hCt_cnx?oYIM6y>JisNkyL04#n*xhyyUi*He`3l1Re
zU$l4_<;GYaaAj}+aX+KQ(_s56#|GC12LSg52Vn6y%FV$6z}2x{;qKr7;PP0{7T=>>
zAL||N4-UZMfshZ%5n8+u@<Ta9izh<9G{6DCHNpYJ{gH5y$RoH(H~_dxH~@=Z!uD5A
z)8d<y>x2Wa_$TE;;Q-)9k&ket$^lg0_oZAa9Dv1FA#aJdLjEcT3l|FqVDVYX)xrV9
z{g!aKZ~zwHrCcu@fW?0)7Yqjw_hDMRSh^n*E*X6Sw+sgW*Nncg_%r3A;Q%Z?O}T0~
z0E=H!E*lQO;@gz#h6AwpH|4_N04zRExpFuFi=R_29S*?a>y&GU1Bm-O;o{){EIv=U
zdN_c%-xDq$4#493l<S8Bu=qdq1;7DVe4zRY-~cRsP<;t-02W`Uz6Lk|i$7Ff1RQ|H
zC#tUk4#46U)t3PWVDXLW>wp7@`$zGGfQRsnzySzeQlE*%PpU5k4#46o)z<<CVDXpg
zi-7~M_)PWHfY;)FQ+zq#Ig9U9Uk@BW+<%HM2oAvFL)BLV2Vn7|>PvzHi2G9UHNgSI
z{izm@s=g`kDZVN=0E=G*&#F($;#<|%1qWd9uj&hf1F-m5^_9T^Sp2N|(%=B%zE*r~
zZ~zv6tG+lm0E^F6UmYBP#qX*w4-UZMd)3zm2Vn8P>I;Meu=rs06~Y0;{je5KjD4X#
zMtqHM0C9h;#Uo>%sE-m~CH9KNFRL#T4#47@)z^u=6Zg;J3xxx)_-OT&!U0(PwE9xv
z04%;*eXZDA7Jse2SU3QS&sJY8_FCL;Yw_Ib+r_@a*9!*__upDPIQF6Xi18J}0mS{d
z7Eg|SsXk_W&2Rv5f3C%&t8W_n6kjzQfW@z?FB=ZP;@j2N4F_QH@7TlY6Sw$y^_9Z`
zSp2;D(%}FszFvLp*xMF=ufBLV0E^F8Up*W^-0zDoAA8>7`_<PE2N2)?Oe_E#K->o`
zbv0%n?gu8801klIe>ebQ4d4Lc{$RNmjY)|6go#yv1Bm;DiDiHTAod@AgIEVRfVh8{
zSO_?PxR01v2{?ebpO{z*H~{He55GdJ1sp)!Ura0p96;P>OsobRK-_OkEC(Dw+;>c@
z2OL1$e@rY09DvLX4?je#2pmA%k1TUZV@l$_WMWO=0OI~+nTr~e689++s{#i=><au9
zu`F-^ao;krE^q*G|FWzFjfo-lpBNcpW#9nfer8!q8dDSZH4|$C2N3r+6N>`}K<q#K
z9I-me0oZ%CiRFO<i2I(2^??H*_6PotSRgn6+aIK{LT~_aKQysKZ~(;q!!HtR1P2iJ
zM-z(#2N3s36RQLV5Z~iXEE60++&4|E6C6O?KTRwY900NZ@T0^^!2!hm)WlN30f=n%
z@T<gH!2!hm)x=`K0mOaQ#A?9-#QoO9a=`%*+XcT%tQQ=B?f=qPFgSp?4_kBvdjQh?
z*rH1`rY!EuCe{oNAnwm577Y#{?$ah#4Gw_VHTY{{+28<(ZG!_4UB@1PbpJN7aBu*`
z{=<)puJmvK#LmH=6H5mNK<q#KI<a<e0L0$GzY~iG2SDsU{JiLD4+lW(9{j!Na*gS;
z{e2Z;{onxN{%>Ld;Q-=3aAF1F0BrxD#uCB-#C_q!8o~j@{o%wS!T}KbPmCh5if{mN
zzc{gsZ~$@NII)g!0K`7x{~#6;4uIH5{3FCl!T}IFiT{LHN;m*wD~Yir))EeY*h~B`
zg2g->0I`{H0D{%n1AzZVV>pTBgafesof_*22N3t43l`LvP+~*z4-qR02Vnb0HI@_(
zAnr>i))WrF_Md7jDjWc@|M;hfRfPkH`_(m;Rs30kZ9V=iVqM_?;{J7FVc`JcK6YYd
z;Q)x8#eYUDEgXRDuhm#vIDojnomgBr0Al~)0EpFv1Bm<GiRFa@i2L4&^~K*O*x$ne
zh%Mmp2ipE%jTIJ~L1TyE0K}H?_!Ei!hXWwi7=I(N$8Z3|BEtd1eez=avj-sEFE6%?
z#x#p<<MD42>kJ1F_s<gx4F^DMH2zUyrQrbLetKf5;Q(xZwZ>Y*0mS#=i!G)x*>Rt}
z*lHTH9rxQ4%MAx0ww=enORP5>K-_;%EI1qhvElfKi4}(f5Zlq?KPHwO4uE&q5@SxR
zIUIoPKi61vH~@|P7Y;yU)rA8P|G&nti$7aq+Qqij7<Xdb;Q-?M`NbC2nE1GlUu<Re
z0Hpi*iKT}Fi2M4*)@BcY#@@pLh%N5%#}k_m2OzdOdjPQgJsg18@*2}Gw!g=}FSb5=
z0Mh;cuS@=^Ru2!b;{!)Y{)dmQ9%%Ik?kMMVKlc5B*3O{*A2j;>{~Q80K>LG!_-ENm
z(0wu-0oNV0?j3pF{udID!2Jw*_pL_1`?znW?+y6&8;$;Ji#Ng@u!msK9lvSxH>~*y
z90JcZ=)kRw{-C?wNZ%*mUXbg&p6DJ3;vo9|w9((Oq;>j!fge5I=r3rt2OI<aHu$jz
z8~r<19+19oplfLKAMDph_gD~T@!Ag>{bjcfP2WGT!@5R)%V9^uLFnF$%f8X*M{YS8
zE`sqIyl{1+pFD1c?%{x&xaYz~|C?VeNZ(Iz=JG~A>y8z==YzP9C1*AIRew2;co0uK
z$m>%Y{pmx$3}@ltF2Zq*{@3SSk-op+?IWe$qgSQxG5B)dM*n!rwZxk+-v*z*zx4l@
z8*~o}+{V^+jsC!|tRp^!`8oLdVxzzNryJlnn74x;{KInp{4RG6w)s4G<V(x_m&M$$
zc|N$;mgW9|tM7;V&^<7XcP;nlJ^!fgiGd3_=!WI~p*^0|y)x{X8GPAt|HV_DffHdJ
z4gUU;<^H~_Um(6l_t;!8P4-6od@FG`th>QK93|;4ztz1sa3&M_O1%?)uX}We)0wd6
za^G#$pVIdy+*4ZaFMr}MgC&ka_x4=yKg;~Vr9AOI?5Swj@MHNc_I--!dliP<xy%<2
z+m84k-6Pcfnq~eEr!?0+L&Obz;oN2ZON(0)PlP;a7(9KMe{6M|29q-lCk<cbH*DA`
zegDEU2QKr2x3t$iNpLY6cUb1n_|2}wD<Q8MlHV=${R$o7WRPPGH$T4Af2-qO>H8Tr
z-LlkwuU}{4o^<b1k4u*NW5(<cSL5Mqwwt}wfBB5Aa5l)vh9gEU^^;Z}1b2h{Z1~jy
zOZ~%FcPFk2x!UlX(o%olt%vGfE8?w={pAur`msK6I>_OMPGO0k^~?TnJ06bb*fmT1
z&hHI^<MD7kuPs>OhqoR=JeP;_`SqwJzP#Vz#Caj-8-{gR;*T15B-{`3zoBJriSICa
zxb6vq3mWjV#s0LZBjJKPoY14|7yEt-k51nU@x${M`!9ZJ4BU|JG24B@Vt?W_#}Rj?
zd(WOfbg{pF{fTfz=%a?h_KW@L_nfSI)ZmUTdw!9>@y8Py;`<{$|NTXN{MJcuNV>P}
zxs{9jd2dgJOVT}WYff0?_b$wUQ$i0mgaa1&Lv}oa_&D@q!-)46`tR;F8;%LR*)Z_2
zg?`l`XAw`Qd+M&ZdZB-H(1HfjvkhZrE%Y}G|7=5i|HNkpF7%Hcx0tv*^m0R?*+PH(
zq-AhX=<9|*{q(c{i>Nb!*K+E@KFKUHM#`8XAtgf2oeU`rNCVNFN^@yYo%5U~4bn(O
zBceelM5^;_Nuoh1R6<DJkRr2G@BXjWb)WC|`@T=!obx>Qu=iTm^<URcF1q&c3?JIm
z-7oY>YA+p_=2M*BBmVEz2gCib@8?v@>66TRuQ0D-?eTq*?RPweW|g2_z4uA)Wck{{
z{E9L&dM9_?H3ALGW(#+>@12a?RG4RRZl&Hymqw#<m}!ASeEr{E$$wi4^DSO~w^vfB
z=@>LF>Xw{RBYP#qzbwqV`1!70$&<~-=XjlyQ?5j>By2CtzxeQrN0KL6Je9)?3|!==
z&pwhI@l9bKMy-b)NzQ6H*=8uw#>$m{B>Cv;!hDP_Kle<^wU~lNX0w;)FX)+Eu)Q!Z
z<N6*wlf@5CM>C^N%gI*mne5qCn4dBK_a4c+_dT2DXcS%4BdNT(Fi&IEBR!Jj-dQ#S
z3J3ao<v9Dfp)g-#)V}V?C3R=RjZ!z}j9$<^Iru?g-p2mU-IK1j&Vw_h&dm9weD|bJ
zD9qm|@xN}#nKvAsNrg*&|G92Stv6nQSGAedZyxNH6u<KD3@aRKyR*9`9cM3uZ?zfM
z`!{w?np|*r<`wRB@#9^S&nCZNv#@A(gKzDcd|&+Vj4Yh&lK;9SLx#TvKg$eH&Vz4s
zNnSg&7!A*6Ydd%Bl62|4B+c{q>B26_o4c3V3@#k*r<*$`kGCpF^F6M3qI2@o<}4Z?
zb$iafn>#0;)_Et*`zZ5gr{s?1%WcLN&UfY9PRXrRR;2kKpFGeh`C!g_aKZEiId`4X
zDcN|gWx^$Bf;TSjn6w(b3XYgQBIl_d9g{vs96m!8jj-9p9h2fcR>K|BcjP>^>EWcp
zj>5c<YJ+2+(qJ8&GJQ(UJ(c4BzoIZdWb@Y@l981U&osj|uN~bXnfKhsHtUS0SgBfv
z<c?D}!9mjp<sAD%`=m|g6ZmNQqntWVwNDQ0F3cG@>gM*z>GyB8S!y)L^1It5&%eLL
zW~^hMm9u<eyX56cpQrgFtE;z5uAaUP4bo<_Z~O6~<jUhsi=<!6sW{=G<hh<-p-Ixm
z<&3`Zq2!4#3-d{u?P#0qx&83WH{AEkk!_RrUi}sx+-Ab>y}E63^4Z_zc%PWle{-8;
zO=c(jxXqBCk=rKO|NZwiQw~>t;YDqdsdabRtT~$Iv+uV~UU@xo=bmfw)WfZlis#rF
zWC<GQf5loS7v}9o<FwiJ%?ny3`QH}ios@0RDyeh(;Td;0_aA?6nGBu#OPYUj(ZrU?
zWha>iN?)9_;o6o-)h@rm%hNCC?E9=mvT%K2F3O1BEs_Zp51(a%Mmq7#7ReW5|AM=>
z+52<eXr7Gzr7$n$w0oK-FVr{9)MoVu?roM_^vZtteP*a~+Kp<K6g}yH&Ge(CuDG;W
zQoF;!9PjsYCcXDy^4rQoIj#dF-!y+PIW)E~U*-9KA4nGE9L@|tYyI-c2a-~|3-eY+
zU->{%>FL7UmBp)?CV$^%*@2cpaDR)YN#}h>F_(ZYk@Wie{$$+r!aSDa$KIc`s(m=a
zfH{V<%H5xQ`$u6u%hZDVl9Qi3CUM;(ncCpKWY?WBFaB_DTvFnPCP~*nk43Y!tb`Nu
znk3K8EX;3t^t2{PruN}X1?DPRzt}iA{`bN>msQs{PHvi3nCmioZKI^r?T62*LE|mb
zyixMPo)ekdu<VAdzcfrXPb|!PsW7Nv@_J4&<~-1OlKrPOOsalgnEz7q`FoSLPaMvK
zU@qj8%J(KWUUN7r0!_H#yA6`XpBLuBoPBqL<cs{me3<*T-;>NPdpL6ft@!ND_ax`6
zEzFC#_uspdirq~!MyE=O54$_rbLQc*pwW<PpMH08*OJpM(*iB|s2O)9O_~+v$=q1}
zuB2!Y)0EM{lHcE`pWOSxnasy9W0qW=)K6;OaX2$0>SoDzAJj{>|5%teQ|g|2$=Od7
z=FWWjdEMlXE6-;BCP9NP-nwqmbHmwa(3Z`y=Epk8lidsRXpZYqCuw+EN#=Oa@sd@4
z-<d3atuUYF_{^Qj(t8SXYStFLGikoBFt6tHk+qZO#+71D2%Rwb;^f-Nkcx-T%0|P!
zY(lN%nDwPCQ-ryqf6uCwl<i!YXH)N)JCdCzoS){}lq-Ela`T+Re48ONY9=?{b~v*H
zt-IZYHIt3s6z1K0^xW;qF?ptWqjM%pFTOq5e9lG8KUoIK6|-(jZdr7ZWul;kmo0N!
za_3!zc{ndTe`~Vm$HH8kmoB<BsW7xKAE)ZGw<JZ+Kb*OOR$k})TarGD3-fYzO|6j(
zxw|ko=fsjVlJY+m=I6XM@#ducpu?FiXz9C8yE&;|@^ID*^ImgDS5Fo!EX>vU<@oB!
z;yVtXHHF6h&X6Q&y!|rEjA3r<+(S9Z=w5|+JBRw_Bu!7eJk8zdvhSuO%q+~`Y1i?l
z<n1blGilJ`ckif{)LLDb$Mav)YDw2-g}FSFH{F<Awy!XsXL;=#lfFX_XWlUP)@%6<
zNz=0rXW^jPzjfUW$)<T%F(-#ko(z3Cp0Qr-@LB6<_}^S~eKO#qik7LvT-};URg;&S
z7v}lga#Gc#`!9vLKDG0&OIGC<=KE~_?b_tk;->MV+b2caU7K7svoP;x@zyHIHCG+Z
z_+id(|D9Em^#z6bKm0TQj{glWfWOOsqdXvf7C+N{1p8h5PUQpfS@=xM2;vp+S^3QF
zN7#4aJMrD{4*0HoXZJ7cT5wIcHe4gF71zxD4!f3IQ?4!E0@s>ru6!Zx1^0v*L%as=
z75B{j6uXz)Q}<cyUUSctKg6@ZGr<fZUIfny&y4#uho7bROz~{tP4KMo%(=f~&mzyH
z`#$!p^33w=;#u%4^Gv%>WY0R!yz+~97kDS!SF(47cSd<eyi2@O?nBwT#yh8cBi=>c
zN%yVnUFDrs-VyII@3i||_OA2JEB}bKfHlE=F<UEGGnj?M6Jaf3O>rO1)*99v<s-2c
zu_i@M($*-}D%LFb<7_QsO=E4tJ7KM3&2#_G)<V`q)<)Jy)=Jh)<tee2vZgXqiMPU9
z%bM%{psmHM$*j$+(X7?1*~(jDEoV)4pV8KO)_nILZ7*O?P!1D&1$&0_nAl6$Q`lSZ
zX4q@kbKKvwy@)-@eNWq~*t3+^#9qdp=02(Ib?kY{Z(=WGPjp|^_Dc3l_gif*Wlwb<
z*7jQVT;)5l7qcfb<B8Y9Ud^8Eey;81?CI?7ct7m*?D_8hS}j0LKy5&cK&?Q{;C`{y
z64VsTgi>QrYfy8zzihP#H3>7KctzAI)GY2tTP;IPLv4e1M6E;3qx>jpA!;J`wXIg7
zW>TIMwG=fKGo{p6)LPVB?vGn7MomU-hSx-`M$M+YDQY=tI%+#=JZe2^KIKnQ3sMs@
zgNheLtw_!2e!bO_)RgYyTdhgW>HfaeqSU1B`&+F_%^JNbt6`~SscD@Puv(Xz*ZBdf
zg{g_1E3jIbnpt^P)Y8<{%(PNtQ)^RmJD*^+I5jylu6SM4>eTGcGgvK8P4Aq8)%w)@
z%D<u)peLX=h+KsA3iJ%h!=jg<r*MwKdJTFG=PRrip(jyJ7QG5Ri}M)P%h1!%+u)ti
z>(KK!zhS))JrOgs^hoqd^i0arqL-qlqPN0Zqt~M6az4a*F?urRMyyw(XLFv!dO3PJ
z=S-~Eqvuop7QG-nA-y499K9kvqw^}(OVU#^lZ!V;uSw78e2ev>^rZBr^r-Zz^sLUq
zST9RYOK*#JN3ToI>->!M!qyYV-k2VlUYVZRc^m7c>8a_h>9Ogx>A9WHv0j{>oZg%s
zonD=u-FY7C<>~3^?dkF9_38PQ|AiKSCV)187l>AXW}rMUv;;H-=ZH*eKyz@u$g~JF
z3A71vN6;$JER+|9mVu_>oRVoBXdcQBLkmF@K^wtKL@Plvao)+a6f_mI6}&~X7Bm;<
zqfCoIlR=xoYecI-vvHovv>Y@Yv>m)hv>r4c=dVl)LK8w8LL)*eLNjt+%d{jkCA1|p
zCbT9rC+E9Ni$aq^o5HI^t3tC<UKv^zniez5c$a8hXkN~bnHGj7hBk&qhE|4V=De9{
zX=rNBp_$f(=B9izv^X?5=hjTCL$g!f8Co8i9@-unA6g%ppYqSp0?`DOgN9a!X6U?}
zX^Cix&e56Hi00^gooSJ1l4z4?lxUS`mdZ;*%S6+3PS3PXG*9KHp@pJ}I@f1fDVnMC
zex{|OsiLi-v7)u2xhh``Ef!7Ixk1xv(QMIf(Qwgn(R9&v(Rk5%(R`ghG%XlSm>Fy|
zVzgp3W96}-C8H@j$7otJnzQqbrbVMkJNIZ>HJY{akfvp$X*(xrS~r@v^4rkD(Zrpr
zG_4%X+<8mW($UnN!!)fO&E5G-)8f(Oo!d069?jl)PSf(y^quoGtsl+b`A_o#@C5J%
z@Cfh<@C=+6H7@~A0dE110j~ki!TD12BJd=fJ2kHY&jRlP&loQQPs2G?^E&W6oL@CB
z1W&}dR`W{mOq_Q$F9lD<Iau>r@LZHHhZln<<J_!yHF!37H+VRBIe0qG*(P{Bcs|OX
z!wbR_Vg?<L2(Jjw$a!7!lJJ!9mhh(Wn(&;IPlp$UC*|C)c~y8;cvpB>cv*N_&Iy~>
zh3BRGI=nDEF}yLnY`ii&Gv|%XOEXU`dTUjq$A;I2=car+yf{2L=a$W@!?VM?!}G?=
z!_#xl*}T5YlEVBuyg)obX5jG%@e1(_otHK*5l_)MYV#WL9Pu9UAn_vcB%Ql9uX0%Q
zES<+TFB4CbnR&c(yiPn%<>%pr;)y!fZC)v!sq*yjQt?#rR`J&HTJc<!uZI_lC+pm}
zd9{6`XX`w<dAWGH&Y7Fni|6b7xp~2O!g#}Y@p#2}#>(TvOU6@nj@`UwJZI(e;YH&~
z<4xn$<5lBXE3XeP8&BIgdGosQyz##A!12QI#F^p8%f~CnGk4zJymUNu=kU#I$8*Pf
z$Aia<zy80%oIkvJJbUN)&CAErch29uemsBW|3&YA34ivv0RH|`{ywY#3_$#OOZj=q
z1&qIM8NV<7eq#)x_rHwK19Jca5WW9pd|p@t7=ZYFmhpXH6!?De`!3`A#_w+oL-hWa
zaXnxfU;yIvTE_KKo?yJ51zb;`gTVVQ;Cd@xFna$5+z*%u7=U=c3b<d&8;tj}fcxol
z7ToUw?svTZ#$ZJ6zkuh#=Q4O+3V2?8UW4bUfal5QIPm@pc;1vx7@x-ip2zrn8v7BS
z*8+Q9J+Cl&{{=kHFd{Gj@p&)cc~^d6d>;yUAAGKa_oaaM1=a)xAbS4=yiYJFuqg3;
zE8u;DP2v5E-hTn_Bg_g6K=l3#cwb>zU;yI#T)_M6b1r!Q1-$P*|H67uz<K}^0~-_9
zivrdQSQ*xj==~S4p1{z+0L1mCfb~ZCh;cnCU_J7=8`i4=)+?XKVLdBgJ@Yvoy#E5$
zJLM-v@4tZc(C2zsFSD$dKJUYNnq@upIUv0MEbFcE72|rGWj*$}A=c|G>oqJ93_x7Z
zv#jSnXN32kWxZGaV%!h1><2JOut{;h$g*F+DzSe=??20a68D!Z3_#p(vg|j?XN=x|
zmi@@*p4hLl>{mVy#eSA$KZB8i0f^pzmi-QP3I-s0|5^4!m?{{6xL;=3FMZyM{WQyd
z3WEg$5WW8_`z>r13_#qEv+Tz(TkOx#`_Hmp`#cx>d6xYg#*6(udjDDWd)O}+fav{a
zsRv-fV8f#KpQT>#c`@pVEcJxXkx_4CsW*JSjCv$XJ>qj`)GJx)6<9PFfav{asb^r+
zVAW#1lcnBKeq{9iv(!UA*G9dRrC#!RH|nV@^%M*o3_$e$v(#I#aWDYU`_EF3!OXz`
z#Ck1Dy{5d$SkGmt=X}nNdM``8=ks^egIVf9pUb0O%u+AL`q7xZ=>2D@Cw-0&?>}qx
zrsq?}dNfNt>T`e8t6Az*SU{M-=>2D@XJG_k0AjtHrQTJ3W%T~D)Wa}^FaWV$&QdQc
z&ob82S?Xz@L!{o$Qg4%O0izhb|19-5%pwdx^!~Hd>#&S4jj^83QqL>*GS>T9>V4&3
z#(p46Kj3qbc>h`Y1?6Ez?>|dF0YeE(8T*Ya{f6=}qxYYsAMv?M`jssGiqB)x&t&Om
zVt-?-X7v8E^gFPdFr2X;%F++{TqoXtmVQZjnz5hC(ogvuDE(HJehW4fMl|+gS^6=b
z8>L^%(yzgi!j#5-E=xb>bEforS^7QLQyA3P4`%5HeJ+)LF-yM~`$uC|V?UXtpY%Ca
z`pqo;rq8$1k7nsdeeRWhHA}w=3kwq)``Il0tk22f{b%WSmERe?|1ABm&(-4nXX%%f
z=NbFyEd8|4;nHts>9@)DfYFWKf0lkc_UD%K8T<7t{krl#V?UpzpZ7Umy#FlyzVbh#
z9*{*3@VQ|0f-HIgSs*aOQBTOCC-@vOdP5ey0k#;%IO-8u^a!6jMz6@CSHL2}Bu70X
zi=N?g%IF<g^bXi%80M&lWYI%>t{J@~i(Ufj4D%fIlq`CR&q1TNWYJq-qhSD|9+O3n
z@wsXAnk;$^EHzAZ)N``vIZ@xS+|j7_WYK$+KN`LNEP9a7Wuq5m(Tk#fWXyK-{<G*w
zQC~8aJ9__F^d{JD81JY@WznO2?i=qvi(aL?(x_);(X)I`9K9=x-sSV-=wVs(FrO<&
zFUz8r`Mf#ae-=GWxu((k&!V^ad^&nu7Cp}A*75$c=yl3FjoyD2Jum8e#=1wnFN@x%
z{L|?DXVC*;;$h>X_n$>Cgq4Q@h<aicJ<;dr(HpbqjXqzG9+^dt^tpSy|15f?@=~Ms
zpGD7v(TCNK-hURo)93fmL$m0iF#RvyZ{B|vy)^2lSr~xm{b$irJqG~2HK4b8J^*@b
zK#yf+fZ2iQ{Ri|~W(k-nh<a{7&-I)Ey#IjStNhid2M6?E&n3Y759r0pV~u)pKu`7@
z1N7#A-t74X=+OZ^+H()^{sVfo@>-+!AJDTsCjsw2pm!_3HR|C3J)D^e^zrEZ2lR4g
zEtt88dU`-l_Z$ZF_JH2*`3&gs0X^Px8_??mdcEg4pyvnle9w76?+@tx%ziKf68(UH
zAK<wV_yqyK!1E&T69RsM=SblF2mA)*!$$8v;78cZNt`{2-haTaU>1d$l<55j{0wGP
zm{o~>N5Jn;er)vq1AYiIEzGt=za-$7C{H$e{{cV6b1?8*0)C6<W8lXG{Fvy^*z8R7
zYXW|a@@Au-6Yz7CI~%?KfZyZ!8~8y1Kge@A@csjSk@9GxpA_(uJjVmSDd0CT+rx}c
z^rHfPl;?in{RjLi<<&+%E8u5&P6&Qi!0+<>5d5%!AI3}({#f+>1Adw3jo|$U{4~!Y
z!TS&RZOXTe-haT4V`hojrRdiM{5oct@b9AcAMo>-abngf`h5YvPx-ge`w#em%tSF8
z75&11U#L9X==}%$M9)#d`w#ey%Eyh~f54Aq=8D;?=vM~(O6BE7??2#YdQJ=8f57il
zes1*s1AZtoUCeexzck>NGV6tZ8omF3pXxa<_^koI)$?KSV*`Gy=f>dI1{eU(lflmo
z__>}lgZCfsdzHT%z5jq8%uE`yY0>)+_{GesF|!u^<ba>-IW~Cz0l!)KywQ&i_|cww
zgI^u+t33|~KRe)Odrl61cfjxV{2cu7fFJI;I{4)Qzufb7@Y4f+y65oV{RjMZ<@-kO
zKj6nlf8KI_qhBBJ>y`H#{rrHR?>Rqs{{g>W`M>d>0}O!Y0^$7!7y#t~$Db8o06a%1
ziN7nr8z>(*ewF|O;JHJ1{{aR-dBO3!1b7B!6k!13cMUKA$`6j$BEUm1(+C3)uT_8n
zP@ZtSmI0o^bCB@<0}O!jh2y;lFaXi}x7o>fuL2B!=PAK+1b7bR4##^P;60Q-9G`^%
z0}#D`o6U^RN`L`S9&vn@0z66d{%w{sK5GF6K>5V+Sq$(f$|;V|YJgW^78C{`KFa|H
zK)J>7Sr70o$}f)ZLVy8Kj&Xcf0=$g!jN`i$U;vbB9N)D7Z=-zU_$~$*0OcIVcQwH4
zDDODF%K-*JxySKc5AZ(9KaOibfC2DatR$`#0bYn%Sr~x0mIN38<s!$mCcqmhA33f?
z0S17XTNr@2Rs|RU<t4|pEWk4{qYDEN*SY`$p#0>x76y1IW_n=&;#wJC0F<X3*U|t3
z;5lG;{{aTT^TFV;0z6jq{sRm^T&n{Nfby2(S{`5kJZB8vE5Lgxe>v_20UpeA$?*OI
z41n^O<6aVA06fPG??1o*D4#j*MFAeobI+2vR|R-A<u%8>EWiLLw>j>00p3md&2cXb
zFaVybmc+d>z{`2w8a!Qqr&F$T+-rmJcAoDX_u>Ep;JIyh{{aR-dCze#5Ab}R^M>~y
zU;sS-4IVJS12Pj10}yM400W>r=vYexc*5xY2N-}@YXleo<wM6>B)}tj?i}8KfC2D4
zI(Wta&&Z5A3_z@P0t|riqhl=;U;sSV4qh_AOM2cN-hY4rU<MurAl6y|1|ZIt+Khax
z#R5F0=jP%42N(e5O~+a;zyL5~4+9Wuy#NEC{OMQ=1{eU(<-_|AFaVy{2TvN{NtH_-
zYs~;}s(k8Liw1a9&;3hcts3A}$pU}@h_!5h0f@D2fB}fLZh&`<{A+*#h_!HlhxJ^+
zoLDOdcv<CH$67kT0FXfd0}yNN00W?W>sX5icwEmd#QP7%036OUgy#+Lyq<HI6Knkd
z@2mXl*b4+005TC^0AjBY;Dwck9earY13-oX3_$EP0=%*Ev12b1;E~B(fB}fTN`L`S
zUUuwd0z9+lG~)dS7y#vG$6hGFLzC$M0}y+q00W>r?bu5N7y!?K#QP600G<yCj~(E#
zJvS0wJHTrzZ#(vK0iK(T2^fIb>jijk<!{GcFu(wKE+yW7fC2El%AD9s26*!5{RbF;
z*lPwD0J6DY0Aep1;L*vvfB}fTYJdUoJWP1@0MG6@nRx#J2Eg+(;o$>3JeeBs@v&D9
zFaVynnG<{I08byi{{RCJd+h)N;Q5^J_yHb2djA0iAol732Eg+?b7C(a;Q7h;fB}fT
zet-c`{&&;@0t|rXg5v!L7y#vgM=c@10C<jQPShF#^9G(T$~;0~9zi+bQL6|r0LlxG
zT1J2Y@SIZS9Rl+Xo?nXhA7B7H*A(wRzyNsODf1M8c?!=##rqF10LmAST1;RbgUl2d
zfT-037y#vsM=d8X&*3?%c>e(g!1Gs`2MNrBkjVlA5VfKJ1K@eB%##G>Nyu=40f<^t
zfC2D)SLRUy^C+JCiuWI20F+lAwX6UG;5o5){{aTT^JAHZ3CzQgDFXu#wXzU3Gs~KR
z0XTm_&%itl88k2eQELm#+bG{WYH<MuKso18s|(EQDDOOKc>xB%b8hke0}O!j&!ZL?
zU;yHLP=Eo5T48_z@Vs2+i30OPWaz*EM6EF}Z{+#9%p(Qnkvw-7??1o*C@(!~nE?iX
zj2;+(sC5SBos^#*wa@?q5Vg?&0}!>+z`T^_{W4D#n5QBG2nHZ(tpNr=`RY-N4KM)8
zS&v$6U|x$XAsB$D<pvl4GKOFPqShN=0F=KTwcx-!7@0&c08uLrFaXM9k6Lno0q`7S
z=FLLXoS8ohFaS}D4$PyGc?1Ixwd%mUn&%<sL@hfo&qhWP3_#Sn1M_amZ;x7dfC2Da
zW#;7q^KxV@!2m=pJupwFT=%H82j=aR?;f@Iz&xIE-lJ9@nAcO@d(`p+^L(E3%)DP<
z-Y;tZ0R|v?0fBkI=nVuIfanzj7y#wLM=v2TPe_Io3_$c60t|rXOEZrcm`5aY3I-s0
z6@ht0&!fis4=?~^#=!tYuOl$;NOlzrK=eWa^N?g(!2m?BBrq?jJo)IQ1m-Epl!F0?
zUQ1x!Qu*@HiwQ6Q(VGd;qhVe%Fs~WCn*ak4y_^68;5plP{{aR-`SZ~W3NQd<a=`#Z
zuPDF(kVOXr5WS?pJgMh+=R~h5zyK(pK6+6B20%IW(W?r~t48nNGQpyk6<`43e5>Ww
zN3Sa|?;7XVEki7NVF3n!Ofj2}y)I^tMFt?wvs>m^^wL7~)bRc-i!6F=0R}+%_R)(A
zFaTth!2m?BE-<efy}JMd5WTzr1EAdd%#ysoysz@_qZb%p0LVmx0f=5<h@Rn1WZ}U8
zL@zNgPaM6)00R)c#=yLB^d18YK=dL53_$cI$;xA1IWVuRy!_~82IiSPrycJ<zyK&e
zKYF171|WK)mhBe3(!jj5=e^_o2N;0p{adbn^jZT9fb#XD7aL#zJU5<s?ZCYD*)dBF
z1|WL5fq8DvnZGG|y@7de<?lx?I4}=RCLIhw^oj!vfalfY{RbF;=q(2rfao;`=FL6d
z9`8TE07UQKvhSi-9bf?ByncWIh+cMp0U#p}1|WLffqD1n{ac1!^uhxSK=j5fTQ7R$
z0R|v?=K%&Fdg&p0>XyL=0}#FTz`T9*{sRm^^x}gt0G{(7z4`zH5WRcL^ow48V4gqD
z_mlm1WAyq1^Zv^J_dhT3{~hn2zmNCNe~<Ui&s$0+pfLc4e;?jIzaQ_P&x7|LU;zB{
z;{Ega@&5Tfc>jDqynntg-ap?T@1N^|_s{jg`{#Ns^Xs?FuP0{;a((gsx!&pd0)9X6
z{<%MR|J<+iyaB(T>A3@bzw!PpgVCRd0)Ia6{&`+3s}TmkpQrR(0)O7p^9lTU#QW#@
z#QW!YE%4_T@1N%x@1N%z@1N&AJ-@);hXQ{;@cwyU@csh~fWJ?8|GZy#|GaN_|Ga;A
z|GbZQ|Gb}g|GcjS{{G_q^FF8N9{BrC{)J^=`g(x(Z`qi>Uf}(+e&GGHp5XnnzTo|{
z-lXRv_<B^}>l5BT>s5MQLiGMw&p0!Y^$qWz^)5X>!PmnAUmx-QSue@^VEx4VXFW~N
zRq*xJvO!@0d_5*Ngserpf7WZff7Wljf7bJ?ukU#OtoP~p3%(!V{aZGv?-zLg>>qgl
z>?c{@U-16fZ?eAs;Qg~7Wqp6b`)9u*4<*0=_<n}>&;Ew@&whvZ&;Ez^&whya&;E$_
z&wfeX3Ym_0|LmuD|Lm`L|LnJT|71Mk{j(qA{j)#g{j*=E=RNp-j`z?0j`z=gkN401
zkM~bKke&nK^#XY@0S3V93C@J%92vZS>J9Q`$cV)IryfbqiST*_@1Obw@1J@G@1N{Q
zynpJQtj>?{dWc*b>La{=>Lv1S$dttUr=G(54=?~;Z{ht@f8qU8kKz3X7yz%=EK3&#
z!0S2AoTR?P`={Qs>|GcDuLsHHp+3a>r(VSSr+&oyr=HB}Tneu@)AK339wqmO`V{Y<
zdNn<-!s}VQf9hMjf9hTGgDgYX>tVcq>SMfr>gDu23$LfMUSH$=Q*Yz_TSl?h<9Pqn
z=Xn3r>*;wHUe9N}zQ_Bg-cQfJ@P2??B(gB^{^=Le^Dw-h!29PMCA@$7jjYbc@O~ug
z{R!Sb{R(+Z0S3VP8N7e`8@zw|o%H++?}xJ9AL0GeFQw;cct1rBRDc2Sek(m+!}~FE
zqv+4@{^{4!^ESMnBWH^K4)33S5AUB0PP~8m!Soys?-%j@0}O!olbp#(e~I@`ziHXl
zFaX|<X1zbf`=?*U`zNy#@1K5_Gds!d#QUe;&3gZf_fJ2Z_5K*|pME(#&%^s^a=0vu
z+xu<2f6M6hejM*VzyNr^o}TyN{d{`vhxhyG`5&$aWL+P?`$sQG&jWEiA?x}A-amRn
zdOnEj5#)}cPh?%MNY4v#J%gMw^bNd!^p5oW5Z6P}b3|M(!TS#|0IsKygND9>_mAF!
z_mBR9_m3Wvb$tf!AH4?epUhFbfAk!@f3ipM{?U7~uK(cuqX&`8hCYP%k6wiLA7B7n
zPr~~TFaWMMrRS5l9+h={3hy7i%Cg{L09?<?y1s??kKSe3@h||cho$G3xL%f?XX1LA
zWzfR_xZakYZ{m7f*7Z5OfAqTayc5^+@cz;F@cz;J$iK4;eAff<{sRnv>xJogD6S`_
z=c2gYn4XW~dSrS|itCl>c`2@Erst-(-f7wWFaWNH;{BtK;{BtS;{Bta;{Btirst}-
z-kP4T;(9FJe}DmSy*52>#r53a`Yzr-dT)CEitE9_^<lh!^y2h97T1%5>&tlm=*{W*
zEUrg$Ml1R>-amSEdR~j`*}?T~ynpoW^!ygr!}0#n$MOEr%hU5*Tu)EWb#c8tJ>SLk
z_~80H-amSM(0MPe=ach@zK{2h-jDZB1}xq`en5H-jQa)Yc`)uLa3(C-uz3IY4e9wX
z?neZj6XSjb-anbKc>nkrc>e(g!2OQ&{22E`@cud167L_sB)ETq_m7`qXJEhpxZjeV
zFXMg;-alEhc>nk{>3K8m=hzt=FaYlNr037L9~9gl!u!WB3ObL*{UmZc@t5%a@te}~
zY21%W&#7_0Dm|~p{VY2p1O~wUuJrsG_rvi1@yGD~@ypWlY}`+?Gf1MphWC%(mY#3p
zejMJvon7L79o|3w9o|2FUV840`+e#8H|_`G{c|oV-ame!os|Lu;C>=!;&P5E-ame0
zdOnW(k$C@{yNdUZUukEtzyP?PnVy^DerI}qj{Bi_{{aTT{ZhPt{8PMt{M7VZ9rs()
z^L5;h4ern4{o~iB=k2(k%bC0QyLkWjz3KTo?g!)j2N(eNi_`OX+)qx=<#E3`J)g(@
zXwK**s~7JdzdAjy$NlW!{x;q}es_9)kNe@|>f(>%{o|LX=lQsw&Y8Ys`{MoMw+Ef?
z<9@uI*#iUMetml0kNf$Y`AhaM-ameSdj5~|0QSG}cbpdpIuFQsg5Z1s-aouSaQ?tP
z3!lmP1iXKE1@egPJ2=l^-;M9+yaV~gb`6||!27pr<h(?Bo{;ktc5S)F&ReAC3ptO0
z_iy*ed5!eEA?G>l-g1wf_ejqlavsE<4W1F_Mbh(#oF~Eiw`a_Glk|Kd=TU<5DfX=L
z%sRh<_ixX%^DTJ)@Gj~3Mb5+6nNlzS&da3d897g5?-uWv^ET=EM$Y5dyU9E1yiR)F
zk@GzEZu5>i?-QK=!TW~?3eE@FTEUv({1DzhJdv#}tTE0TrRO8D7O^I=Ho*Wmuausb
z<UEtDZLD$5I|b*T@cwO0bUq62A6_awPsw?zpmUX+w;~_h)?nwcY;9(Zc3vwzZ^?PC
z;CvU}KfG6P{tNHl_5_{7<h)pLe$4g~_7vyK@c!Y=g7as1|F$PNpJsa%dzQ{?a-Plh
zHugB@-O}@$oQJc$kv-CRIomtgL!GBf&vkO%E<NALc|6;j*`uA;OV4|9o{yY&+vA=0
zv%Q}hz<EHc4X6>E7fjECa-I<H-)ao!4b$_XoJS;g-f9%*70IKw8pe4>t8J)poOevm
zk8&O|I3J1k4=<UXC*?e))mGG4&RgRBTMgzsCb{`mqdBjco;T$@C*Hr+c+PtUoj>I~
zXwW%S&Won!Q8`a)wIwyC^QP(fRL-N4`yXHcs8y+1sa>gIsb#5Yoo~hax0=`aSG<3C
z*x-CD-aou-dY+Z@w0QqkV>@q~o^RzmF6S0ljqbc|aDEr>-)eg2d-49^eXaJV2XG$P
zdINd{=Y`Yru$(8x`?ns$dE?;xG2XxRB+e(}{lhD#=Vdw1%sCC#<2dik`3=?sIS-BZ
zZ#|Op(wz5TJ(Tm*!TD;ue|YQke68sHTTkYEHr~JWY|d|6FGo-3e7E&_^nA{LTQ5jY
z=zO^Kiu8=mk6SNEPw9NQ^_ujY&YxQ^N>A#1I^Mtatj@3F{ll|!PKNck&bxDdhV{VC
z!&`4mkL<jBaDE=|-+F52>+$~K?Kz*rdT{6Q@&2txcV0g@zi+)fJ-ze&c>nPJ>G@wi
z4-kAl0Pml9f#CB4c>ks;_<RB0Kl28rJ)lAOJc4NxXcRuLke(Oj^9;e~8%*m!^YHlx
z(?ZZhd_Kao5;PN^pD-;2O~vOc@cvD6@%anWV$fuKJ_GOHG#j7a!24&OgL76)<MDY9
z(|*u^d>+KKAv7YN7va1X(~x|g#Iz+eCZ9Lqd>7N8d>+NLDKsjdSK&Mu)3AJ=g>zy|
z<MMeI&W|w-%;#ZD8$%;oe0W~Qv@<j`pQpk5H;v8bZ8)FCG&rBfF>MZw&gXT~^Ui#p
z$Fw~(KA-nV&p-2dAiRIm2z_2C`23J*iD-&GUxfG1ypd^-XplaS#JM}BQTn`6dS05(
zGnuxD#_97;rhTG;qJ^S~`g|1LKl4(Y_hTBW&r_MUipJ{mR)MpDVE}v{%gzi&qxE?$
z({9mleV)s-T{K>w_e#%S^La4ShS7+9UMxM2&F9HXTSj9>YesYS`7^wK)1=X+(Wrf1
z&9rMYY@cT{Z5xf-=iSot+k76*v~e_YpO-W391Y#)>4MMKnbwZx?(=u1#iPmld>-Dv
zY4$$9hxgAsALl%o#_#ifrv2jq_&lI_19${JFBp7&(7XgZ1-u132A?-H?*R|O=Ml}D
zz@zYaMe{E3FnpfTybU}KpLaCx0}sUKA<Y}XBk_4j^G@(ke4Y~T-#iwdw@lBM!;8U_
ziQd0?G(N9s-VGj(&vTl$gU93Zp6U5>J`albZyu4)i<)<Yhvf65<}Kkd`MfFTdzlC2
z^Qgh+Q_ZWwv-0^>^Rn=?e7+U$pLtijfAhe69@e}uJTjk`#rr>ep55VjTD*Vr*nHlW
z^U2JE^LbqJ=J4ozUe~-kJUpN0HE$1(&*y#3`@;kDd0@PM^9b<@@eF-_*t|qMMV~J=
zuMyAD=a0>c#FO;-WW0a#EPa02yi7bzotx+L&guDiJ`Zi)C?2WLO9!2&=kwI&t>Urz
zyfx>;nFs6h*qj?@9<9%7<Nce5>+{^f=ezO#nfEsD7Z2Fy!SVjhBldZ5&Z{#I+2_g4
zTgGGddGqvqKA%T7ZyJx<=hgB4&BOM2cJsFJxP9K;yl*^kpNBVZ9FN@R<;^?CLyz9S
zdFno2Z(ci|JKj4UywBqw_U5BU@ALZR-Q(f=JU`w)+5dR|%=-tO{|5`epFJPISOFLS
z&krz`00tm>|J7gsJa53*1Aad&0-pyqp>|{dU=?5hJiowL1{eU(H!#)#1|WL>#z4SA
zzyNqYg0T`X0G^*<ECmdJ=PTg-8*`!a1z|B@06d?;SPd8eoj2%t4#sxCc))tV0C@g`
zu^>DTo)2NH2n+!12n-1<2@HVeOBibc1K{}+#-hLgcs_-(Dlh<^Utuf@41nib80!K9
zpz{ko4}<r^7#Ua@-WSi$FqQ@e0Ja7O!1FeYy@3IM#o>K~&4B@c)!}{h{0?Jzc%MDr
z!&n~}0G)pb3j_n;`5?v$!2o!Eh_OU40G=;mtPu===Z_eR1Oq_!zcB!jRe}NV{1RiC
zU;sSd#8@X70G*!*3&ncq`6$Lpv0i$9im_Czr=G83tQ8D^=dT!x1q0yuEXHcV0C;|j
zv0N|!p6_C;7Yu;TU-Uc}_6K9cJTJ!BG4>BwG8llkzvRFGz?!k&=zK<4G#CKSr!iIy
z2Eg-cjAerXfNf)cgLQ)e@cbKN;a~tfAIDfZ7y!@DF_sPn!1HyCwSxih{2gQQU;tqA
z*q>qb*stUMZ4961`54>B{toL01K{~T#sb0scs`J^g47G1A7m^c41nhg8EZ(r;rT<x
zB2tfdK9RACFaVxkWGo{Lfae<->j(qj`A5b=!T@+a67`ZXlR8flmJ$X4wvze^))EE)
z_7VmF7L$6+^O=m*gaOcblb+{fY$x>{tS1bB&Y$!=DC$FFL}5i?0ANR{A7M#h0CX;;
z=S@+68iVS2RK})KpTerb0C;|tv8>dyu&povu&&g*I=>PY76t$|miic076w4)S$dup
z^|dj!u(mJ&I^Pl&mwFsF7X|=UmwMgvyNu<90q}e;V|`%&bpEC1fzclrBMd7H1EBLT
zVToY?JYURMV;BI>A2Svi2Eg;lj8%pK@cc4knPC86o9S<0onZhx|IAou7y!>lGgcY~
z!1L3LrG^3Ud^KaOVE{aT%~)(00MBPLRvQMu^V^K&h5_(=H)FkF06hQASa28s&xbQs
zoPII(kH(ODo}97eFaWUT^qZbPXDm7lfalX0t4_b_`E|y!)6aUoow4rpyPkh%EIj>i
z?2nC+hn0r`(0QJor$>Knj6JM941mt}gvF;HkNvqZ`kvQE|85Mw=lRj!8{_YJf9d(3
zo(E{N0Wbi}3ZNHwexS_~zyNr@pv@Y<0C@hO%_5*jFq;4az^nocfae$5ECUPxvkk@o
z#90Rz0M9?PSqK;a&quUb3G|YvpV$nA=PBB31q=YQ7U(U^Ucdl&9;3}>zyL6-fnMYJ
zjW)}Ho)h&QoAL0x$MpPBW<k({m<@peU{(aZDC$QxL&7Wx3_#SEY{n$&O*V6)^GQ9A
z5`8KM27p-=7y!?&v{@Dy0MECySr-@p&%d-;7#IN0$Fx})7yzAT>Uo+rTf>YEvo<gQ
zp1*0cI4}U7&uOzdFaSF5lvy4afav|(j1RLuFaSFLlvyD3K+gxYSs@qz&ksF3OB82{
zJYUpijbH$DKC0)D+H4XtN}gAmo|noj6MClSo7$`sdMC3_%s?><1p~lr6byjprP}Ni
z`f1ctIRgNF)n=@iwSocA`Kruf!2ozZtIcY`0O-6`&vQlJwHYsFy<h-z{;KD}+H4pM
z0JCB+06LG=^JLMN6Bqzy&0qj@KC9=^+H4y7G_z_j06MRgSvK@+&$qQ%Hy8k&-|Bg|
z=;Jmc$E+L-famAhEFBDh=j+<69SnfZclA78o6Um(U{((XK<B-Bp0CaJq3<*62Ls^w
zzcvd91K|0<HY*4Npz~loPZ)o}W(=7%gaOd`u*@RD0C+yJ%__nGcz&_XGQt3OzOl_Z
z!T{*}SY{z%06ZVrW+h<&be=4;l=vy0uWYlHFaVyvY_pj7G0~r~8BNb?#=o%{PS0}=
zp6_h4o-hEO|7^3M_(7fzZL^{<06LG>^Q3LI6n}|XQy2ixpSD?47y!?wwpmpe0G(Is
zdDb@D%8V<st}p<ee{Hj{FaXTP;*T*a3j?6@Y&}ogW^3`+qTfc|c6z=ov$!w-p3iNw
zy7+a>?!o{>??1uM^L%fc^~LYg`M1mh!vJ_bINm>b;pus}%o4)@MDO2bjF~lt0nqul
z%p$`8cs{w!D#HNiyj*6PVE}Y)uIHVn=jSpDjUVdy=r$`21HkMw3;?s#_^F<+ZnM@f
z06JgS^Vn@R8wP+`Z5RNZx9fTCHrtKA%d9sHfX?4#790k^^Wkk)90ow=@p_)T&6YD`
z?s@a+`MjP-k3VfQ>ddOc0O-74&$GALb{GI=-C+Pc|K4WdVE{ZIAMc+t0PxRkhTik^
z@z-s}-t+eH-)#n;S$zEX=+E1XzUTGh-`fno=lSFB+l)W6{xASK|CcNP7yz>W;RDDD
zfC12Xz+?%)0O(xc_`4Dq0G$s^76Ckh&Iu-~00uzk1(Rg}0}#Fc1ipc+0~i3EA50bk
z3;@~xFaTsFzyRnxVX_op0LcD_uOMpy20-Tvlf?i75bup;G(=v*G8=T>Fj)>T0AxGB
zcaZe}1EBMV$%23Zh|fj>9};;H%Z$)@#AHdp0K{j@GA1H#Vwn><pO`EP7yzA99G}$$
zUWM!m7yz;?U;uP(aeUSj7yzALOcn+VfX*?F?+RxCq~{rvr2zv#wg!9+SsO3_I^UQq
z4j2HPa~$7Q&HzZyJ0{Bm27qi2_#U!8U;uRfaa;>56GZ1A$F(AX7a}_Z1|Y5_mMKEE
z2pJ<}jlclteB`(mStdzbn=GS*tP&UiotI3O2@F77+Y<ODvQA(Cbbc~fC@=tiK8j_f
zzyRnxWwKOY0CcW0St~FAasJ;jSjb|50f=jJ0-r@z3k-nHTPDi|20-U7$F<%vUv&O5
zSuijFI)|C87#IMZ$4r(CJekgAj(d$|&ggt*vS?rcbWU^Jt2hGye$6s$$g+U}AlnAM
zjjS6O0G;1V77h#m**NfVWaYpBkevfRN0tr@fX;O$YX=6PmY?q&_hQTBA^RUbkE|XT
z0G;<tmJbYo&V4592L^!bANW7AfM5V(ZIHkRk`)94p!1-~5`qDUwM7C0K-LfpfX;^|
ziwFil=R}iL1OuS+qRBFX0U+B5zLBgW7yz9gO%@UifX<PQwGw9lq~}S;S}K77h_zK>
zd}V>10g#?AO%@Xj0NMXA0Aw}60O-7FvYcQ5$o_``AnOSRK<7`B1qB13bEwIRf&tKZ
z)UlSdOewOZ;7iGxf&tL^)MQb?0O*|RSgR&50I_yWU;xOnf&qxNZ2|*8))fqZpMPap
zSTF!O$2!)^oB@!YXHAwC3_z@{En|zUEf@fuZ%q~#3_yC$b<FBA2H^1dU6$nq1E6!S
zW3A5_0Pw$-0Y(-W3_$e$6Zl}V!e9V&9yVEGFaSCio2)SyfH?o3zyOd%1_PjTvdJog
z0nmBbv6rz-Go71F))@?d&d(+b4F<r^N3*On7yzB8O_mxA0NMXA0A#Jf0O)*eve;k%
zbj~(eZ7={jZ#(vK2|Tx-?`BzV@ZORCwhTD3;NZb^4tMMo6L@i*#~pjg1fD$hmI(|1
zS#$8_WY56>#9lOkM<@Fq27s(O7yzBu9eY{Jw9~oWWZl64==^T7@L&L9Z=Ar#la&Vp
zp!2-R(t`nry|rcR#a`Po_jJBDS$r@6k<Yh`KC=2?0Ce7W?Bx@9ezN~z0Lc1-0nqv1
zWC6ke=p1me0$~7j9ynQoFaSCiJZcS=IY{;(8H8jJ!T^x{Pex&!SKthQ^t^Dg3}FCt
zZg|u>66PIret6VE66PUvj(F5c66Pgzo_N$!66Ps%t~gnXFaSDVJZdos^B7T^NnilT
zYJ>sMdE-&bu}nvuJ5JUk3;@}W%zuyt2?Id(Kl34EMZy5+JaV!mVF1YfXTF52Nf-c~
zPfivk3;@~x%%_l52?L<>%E_{X0noYSWL?4l==^fBFkt|qHkL3SLsljXfX*|IT3P}F
zpmWX1+Jphn`Q~JC!T^xX$$So3oiG48@0=`87yz>WneQR%69z!%pOXa&15nz}K_@E|
z20-VbM=dd7o``Hw7=WlXTIML(qhyehMG6Dp=aX7iDGY$lODD?|1|Vvi3G+>4ox%X<
z{Pd`WCNKa|8%<yUqE>2|sX9+RYN-hfK-5+f=BvnBg#pm{>SVFP0O*``vRYvPqIR1w
zzeScS3;@~x%y*IX3Im|?*U5r~0f^dg!h9H6u`mESkDV-87yz<mnJ<f4a{>cE_ACql
zS+p<!QJYR+0LZF^0r2x{nP*F20HXJwFyBVjEewFpZzl^E27qi_=Htl9g#jQtm-#ue
zbYTE=u6xwl6Xxx7zI)W-6Xx-B&O2GXFaSF5J!<)u>8o?!$@+x>h~9s~{2y7sFaXgT
zNSF^KD;Neq=fOuWAz_{{dJ72*09nH@0Avp{e@GTF3;@~0%qNmn3<E&+Kl6)Z8N&dO
zZOnWlS;sH{WFIsCNER{-K=eiu<|D~Uh5_*NlPyab1|ZH?TE=qpS~vrM`Af@Sj$Vvq
zGDmO5GMdS1h5?A)O~U*pS<Wy3(fhZI=Q!_~zyRp{`RD~%CbXXq&Ag~(Mw1=Q{3uz{
zFaTu#Gha&9Gz@^wrzeXV20-W3N3SYjUNz3ICNKce%SxDMjq|ORaUH!b&H%vsw+!s)
zg;^$c^!^i@kG;;$0KogV3~jQspNR}W^wun6o2+dZ0G)477B>t4+1$+MlGP0Z5WW9|
z`CYQSVF1YXCgVGLeU|y{=YLxkI1GTF503YrzySF9;g%)NJaP0E6BvN#H73j(NAEF#
z0f^pz!aQ>HCKDKd=v7)~xu0KdS?0_$ll>0^K-M`7K%D=#4D{%QS|)n*{uAb-$x4R-
z@bl9xOC1IvdjARY)zNF^3;?`;%U~yq9R?uI|64|T^lB}$J$kp6;ZBx241k~SZdvaz
z0MYxm40y8OVF02xY#H%n#lrx^`G3ohk6yB6%17@%VZJ<i&71+i{JCY&Ul+6JVF04{
zpD>?JRy_<roL^610HT*|nf7GcGv6M)Zq5L(?0e?lqZgjQ07UOUVLm>3<p~Tx^!^j(
z=cAWynfkS3wmu9%^x6~V?W6aezyQSgf6f3{7QK1P=#O4~0s|1e|AhJd=;bFc0MYxm
zjQ{BMColkq4jsyH20*n}Z|+@p<^GD#JUZxp{xAQ`zvF-7@4R+H(e?cKp~rGx;D29n
zS9Sz{C;rd*{2l(x-{F7f|MJiLJN^8m`N-UAi~l}bzh~Cu&JTaTyHrj6KK_}1r{Bxp
z<-g%)^D|b|JobP5S)b#a(|0W9@9Xn4Z8!cYeuh5RJ2QI?;%CJFJfEMzpZOX3ocw)$
zhCVO<%)is;=I`>~=<|=cwpFItrpHgx_h@=_Zodaly7Ur#pZC{%+pXJ@M%DDa<{!DQ
z)st&0->vV*KlAVOJ^8!*H~PN(EPkfGH@}PD$!F&?JX_(B-}tkx!*joF{+z$B>oMlG
zxhwd2x-K0nuYHBzr|Z+;V6ka@23@Bct|>i+&!Foy>)$~``3$;l-9DU_&u56gKA+FP
zpZN^Bj{JQ-gRUn(kI$g%%J1Vd==$={{5xG|{x1KGt~Wo6pQ-E4@8Wmr`adyjOJ=~<
zn#brq{MT?=UYFt@oTmG+Xa8jb`u}sz`MNKs4;j+;r)$o?T=!?gPm6k<e!-G!b)U{C
zwz_kh^FF#+_v`$D>mT}Uds0XDZNz}h%{I>ZqoM8}|IEMBedO=*-{^kwv-p|1ulz24
zr|vJGh0mn>%xC2@>wfcH_)fa-d{@3R*Pd%Ixa{J8__LmaaeJ@(nZK{+VaPGxf6dR+
zb8*I+uRr1U>G{~b{k9MJJbF&1d~<b{&#UL<qzm48o$sUP=8C2#%;Wp&`RP6Q(r38_
zdXB!%tN1k6K+n@p`>KrR8tA#Y>Wtc>xCVN@cK7c;jBB9h?9`&44dxo?c{^%etASht
zJ$F6&mdocF#IK*vHQ>)&13icQeXfC?M}8jHK+h$=k87aklh4C7&~wV?<r?UD<@<0A
z^xX1&xdwWE`Dgx}o@4$l|Baq!eilDd&o#e`->K)D&%$TYbIxbwGwXThyYQX#-1A-e
z&U*d_T^M1i@@0<Fd+^4!vop2EK7731hZW<F&s<*arBn1?{4k+(-mPbRd#2uxg&*x0
z@bI7$OX)qCcGQFYSI)ZlBE2sQFCO{mrEizLRPW8UdY$^TI^onS_5R$psc5fZ`@X8I
z_h?9khCM2MIqG`7PYa7Q@A_7)5{cfc7MGRjbl19mx9a^GIQ_-;mCt;mmfo|nBX+f!
zwJX%q`&O~)?iPE?Pidg{Zu<pqJaF%qHJa%C<DdC=dJp-#{5N_Z`C0r-y_fthey83~
zJ`0~o?<t>^&#d>A@4|P|d&_s_JL~=BT5wJD9&@d@W_q8wmRwW4*Ia9^x!!N?1@}bn
zIroZtruUtD$vxG3&%NfJ^X&5s-2Cab|M;`kfj7H8^(TK{>%k{m?)`<Ir*&cJPo;n4
z_i252D);vtd>*Y6H#Gg?OFpmGi_N!h-OTsVx-tEaJs<OZwSM$1cHvsCht`pG7xjFf
z>!tPNjyHF`!}Zj<@@l1_OS#@!U)KJ3=bPLQtuswaRA0#b(t1<;(>C+DpIUcbx~O0_
z_gm}F1>5g@o@YSo(1ul~&)^x*dbG87i77k-T9@)#-ZzP7K<m?t&$dnA8PGaa@4(El
zJOf&<`fr-|1kZrhttA!qkK`H9`c-D(gyB2`TF2^r(d#ju0j+1P{(Ei+&w$podRLbk
z%rl_%?W|7U4&)ioI#;dBpZPokTJP$7*d(84K<i%aSI6h`48+@?&ojWEc?Pr&^7nZL
zv>x*Fcm}jC^80uOv_A5Acm}ji@_Bg%v|jRkcm}j?@_l&*w0?3ucm}kNa=my4w4QQ3
zc?Ptua=m#5w7zmbcm}l2a=&;6wBB+*c?PuZa=&>7wEptX{5!3~{9XPVt;hT<ex}xC
zeiy$}>ocE)&!lyl&&p@kdd+v?J89kKyYij2ese9jCR)e2R$Mc!=Uhv!sn&I_HP>A0
zJNJTnqII5o#XZw{&%NZHYTf5vbI-N@-#`37=KRv*kJLW!&YB-G51#X8QSAp48@`*F
z-gN7++82Jid|2k__WMuJ{_scRs+k?{o_n(PiT8JYn)lH!*Pp8WV#0UL^A`4Qc!u_k
z(GPu=`_<OYCA5F+&c8nQl9_`_Y9IOX&JhE4)}K&X`^lJZSN1Q}ZN>%KS1xY7w_o1y
z7cbWS^75Xe`whKtPFd|U73LoQ=#clGzfAkh@VEc%vt<9|3fgyu*V@{<)jh+m(*Co4
z=nK78-P@&-_MwlbHGibh*t%7;A8lB1Y|jM~%2d_9w6VhU?r-hccZ2q)r;A_Q?S)E<
zZ_++Bb?(G2rT6u$uKjBNHUD&~viy=;v~Ts@SG(hwD(i03{?)0>s19wu?{J6qv1O+e
zw42mve{Jn&oA!U%_PtgE>uO&cQ)zGOx^4H@*Z!7s#IG&8oYvtU?Q>7OzN2~V6IS1=
z{cgatRS*8Nr*vcOdks#V)^t*vHuq`&<DdC=+6Vc&{5RSU`C0r-?Th>_ey8?FJ`0~o
z`y`*0&#e8D@4|P|zR7pxJ8S>sT5wIYk8-WJX4+4=mRwWqt6XcYx%OA?1@}bzEcc3g
zru~+C$vxG+%f05Fr~7Yw7VMeueVAv3XGZ%m&l1m+_GO+mo;mH$Jc~S&+NXI|d1kd=
z^DOgBYv1Ns=b6|3&AY%mp?#cpg?C2#Iqwqhl=gMrHQqVx@4Sn=liKHbS9xc(-}5f>
zPHW%iUFV%=?Pm@6`rFP2`LpVP=f1DCpTDnqpyjNxfAjNH7yLV^=pXz()d!_+`tDag
zkLrZ0PkDb2pI7xly%F<%;`^v>xUlT_U3_2F51%*B-O2S(9Z_;Yr*FAlswZ}gX|bK_
zsk&ldpZmVxdaJ(Z_f_Mq+z-_m{cn8WGwzq_joXU0+r<4;-7)Ruz8kpTsz0i}G;STw
zgX)mEU0++x^P+m>u1?!l@jR(6x#QGgD|y~jpWMH$=DR$Ps#Cr#HY)JEs$N;0^Z7EK
zXVop;R##fW^RD`3$~hC?;(bsZ(|$tHMZ7PnXKtL9_Zsh$>YCS{DY}67P4&&VpC`V|
z`=~l+(H~V_;(b-UbIhsV&f$Gl-P3-`loxs5RsYQ2(`puLfa;*Zt*So98lZZpN1akL
zSp!rTEkAVfbk+dXN8Q#HpUN7bI;ld@i=JT(P`z}^FEu8!2B>a&a$C=dtO2T@h80`%
zBx```sG@6*nZO#Lda8A!4&zt@R98K;_lq&C0jjUA*wk_~Yk=ykiq-xe#TuY`>#9~W
zA7>3v-Bq#Q{UcceRDbn(v+M}=1Jz-DZa;cBYk=ypO^yD1j5R=Y**&NJJCrp*_1PCw
ziw|WDP@UGT^bJE;15~eF^hWQ&tO2UqPS3nQh&4d<Tlc3g8^ju*I<C{XGY7H;sGhsN
zWch)t0jldxn6oOMH9+-Uu}}Kuvj(Wn>oD)8eAWQfd)2QwE1xw$b>9npisZ8f#MeKc
zHGn^}2B;3?@3RJ|9^~h-2B<FN_pt`3KIHST2B=Qt^Rfo0UgZ0*2B>c2`?3b8e&l+v
z2B?nYda(wmp5%J62B@y&db0+ozT|$e2B^;Dez69q-sFC=2B_}jezOLs{^WUJ4M^+I
z_`I+Ns2=5cVhvDT%Jaq=p!$^Oku^YdD$grxfa+DAXVw7Ktvv6n0jghlA6Nra$MU|g
z2B@CpePRtzUCaB%8ld`?_mMR~buRBKYk=xq-e=YT)xEs$tO2Tj`Dgx}>R|pZ{|)O0
zKZBpe&s1H^@8Wl=KIXIVnN%n9S^3PWm-#MyC)Le-SH83AXRZa;M0GURifg8Nnrq25
zRb9=s=9;U%=3a15RA+OqxM!-j?Ow)vs=Awd%{^EB&9lHWp*oyrg=a?fIL{K#l<IPx
zHJ&-u=RAu%ld98sR(WPsuk$SPOsj6^S?8Ho{m#3<JE1zBcZGLG^*rwq@099#-ZkDi
z)%U!MypyW)c~^O7RqyjI^G>Vo=UwNWSN(rht3#RLr+j#X`hbsn{F~WawrLUd1AU(S
zCG&mRpN~>s&~eo_nQM;79IgH!=cJD^w?1FoY7W+&*IF;iJafcz$Ejaf_R*xwvg0aS
zjlw#Wsn;u0W&Vm2)j!<zUER$1Z4HX4k9cF;g_*X)cBK78^CrLK)tuR*xcZ9gZ&;G|
z$yrC5rb&&|==x0Ff^DNuSD$gPagsN5`?;oxP*csG{BQ2jr_VV{eaBx17Ub@FsIqwg
z)L<(|w#wbNrr;d)A!pY(C3kP7n&+w?DO2vP0k4l*UrK#R{hRI|aNg=h=czxbIQ;Ma
zCBOLMeDx_KP8{EV#_KIFRKHSxP1*jh+`RK5^)1h@d9z>RKJCh=f7w#JM!!Y3?YcyL
zOy?ONJo@{zcIDL1oI0TPqqV#5yi|S7voEdcd*s5F<<;L@TDf}PuJyjSTz$^=5^wa`
ze?!A7)bCu;{Ng_6wO@Os`kog~9^Jdes+-M&p$0yo!tcEvti9-J^+9(QH0<^6w`EPE
zqGlfa!E2AyA2jhA^+o?SIPsCKC5xH{O^sdlq2@hrpWgL4^+_)t{c4X12e+jC(jC|T
z+x_D!s#}fDK3(*<o4a3j-U~OXe>&KAaJNsFA8R!|`})uc%ez)Mv3-vEsneS8?=ork
z%0zuttsND+Jk#Vt)5Pf!{w>$4^M;%I)li>Rs>+y7yPw&R_FEfHTikJ3qcYZGP-nFH
z@Qa7bweNMi`mfq84|KTl-4!*}hh4DaoDO>$pJEyxJ<GhtmD*1$)x>%j>X^-|Zf`f{
zsOfjAKU-R@@k7@f@l74|Y2!odwk3|a&@@AOqHtfQHam`MW<3&h(%Lh+w{G^|q`TC=
zb@;b?t1h2>bhrArj%RdjSz>4r(;(@&KI+uIMQ)MG)`L-py<V(Y^KYxSFwcM<?ZG4O
zYBu+pk&V>nU3*W?gN-&WNc+9DCtUWxsFOcwqP}l^mEuiL`|7u}|Kp$ecj^QAyZkrm
z2l-k2O!bBQE`BG!n;w(T!e`>MQFroL`ONAU`7V4X^^JU2zO(vAt_9abeI(b4Yo>mZ
zYsocLU&*!RnybI$UT{y;XL7H&XX-b(m)ukJo!o2gx%y9@1)d4@p*$-*GwMfqmUyPr
zm-4Lf%&9-+S>%~ipUSh!Gpl};XPIYOeJjs8&%F9q-UZ$X^|8Dwyff-&d6#&n)YtN^
z@y@Bg<z3{RRG-Vc$~&ummv@<WT756?I`6#tU)BQF1ZrT`2-XVL4C&IWC9Emxi&<+}
zbJQQR7O^I&PiC!R%~HS2TE?2DzL~X-HBbFBYawf*`e@cl)=c%&tfj1}>Z@66S##B2
zvlg=^tIuYwX3bW=&05ZyuD+YKo;6?nH+unlg8Fdw3ib^3<Lo8uDb(cbG3+($IqJ{Z
zi`bLYr?XeFXQ^LjFJn(r-_Bmgo~Qnuy^uXoeLQ<5d#3t%_EPp#_4Vwv?78ai*^Ake
z)#tNUvuCT{XD??@SKrTG&z?{1PYuxbmunC4XX*lKfJ?W|I>6tT9&paq)BfY<Nf%gi
zDF0u6pY(yH5A6M$&m*0n?V$(%;`2%`xaF_4fAD>%Q_u}oH>mbI-&guU=Q8v6aXq9X
zJkz(-uUs$b35%OQv6t&9UE%T{4*tybmcCHGO!wW~59%iFPrnPk`;q%4y<z|E#y@aB
zr8|^(dhP$X-_jq7T~p(Go(Jg=#n&zVj^{;sM4g@$cknz(m-wd2+;4c^q)+U;_~Ng5
z9;H*Xs5AX5o>%D=cV|m}$@47TV$Sf%+j!okU({Yw;&a{y=@=)qn!JVgMS8}f(Iq$Y
zK1tU&Sa15Lyl>Js#xA`06W&MZ97R{o+sOMWz2lonl|SZvmhLg5YIZ&EyY!Fe7S;ZU
z^*}nvO{KT4WxbFdvLLs^8rBo(BIS1O|B&@Y`pA-&V?SU$l1|d;$a1S#ucVh;xiPF{
zJ(F&-`J4OSW4)7pQa<PJcUcdmqip(p(sI^I=_&0`zu_I$Q|T&gXMdGty_LRlRd#3r
z>#=l})7xIPjP+W2%Pn)aEnz*E?y_al$hTSVrN4Z9Q?<qH2hw3qo%73^>=)8wTJ4y<
zi2X#mOt=49zQKMYeP+#}^Im5^l1{VhpRX3OUrDbi_1Cit*w3WfJbP68SK04U{pRwk
zUtvF#j<c)Zf%)v0(sKqKSo;$DDSa6GYw0j!9{a8IoknYV&1FB9&NKIl`g7Q?rT6sw
z_43*5=hA(CzVM_M+3%(QT)lelENTGhK$ZXa?0ISc=|La9y!<(80O>-{9enj!Y5?g&
zb@n|wlNvxe(bW?s&7cO5Ui9QoW2aLCNH>~z^yq2S0Md^t|1^3kHGp)a>Mu^1LJc52
zsdM$I&rkzMSGsk@oTsS)q%U1s_3g>j0MeNn&RI8!8bEr}_EO(Zqy~`gv}k&fiPQkn
zpQc=U@l(_Q(xI;Ux#pA90MetrTitB}HGp)fqqj^OPYob_>djK?$58`Fr}}wj(Q(uO
z(yRJ)${9-yAl>T7VFSic14zHx|5tW2HGp)ix86T`G&O+qto#1G>j`QA=~`Q#o;ivd
zK>F6v^M8Mw8bCVNfa~f$P7NTv>x~-oMp6Sv_xfYgi6f~2q<`K2Yxfb<0MfxW&HQ3G
zHGuT63wGT(oEkv7*ygoi7&U<Ov1a#H9YzfxoovtGMUPPfNG}`T;=0GE0i>Ii+gmV{
z8bJEl1J~3VN(~?#ZNW8Lhfo7ZPwV}A=ONSp($&`YId%v&fb_Km@4hgY8bCVRwk>xI
zrUsDSwyWTmLDT@!-EQbLZ4fnp^ta=R)E`6*ARVqryQ2qD14xfMa?U#gsR5+R&3!+A
zAT@yWx%XGzHqdGS*Xd@?K4l;^fb_aLUB1ev29R#|>bbAwQv*o9%U?J$pBg|q-Yr+R
z&!+~Eo>zBj?R;tg>3Yk5yE>m5K>FU3RnN<(29VA-yyGeP)Bw`^u6*L?d};vcem_h*
zBA*%{{-1pQAO1`YARUmuPYobFke^2lAYG8(M-3o-kk3O6Af1rUOAR2sknckcAl;Df
zOAR3Xkn2GWARUqGMGYW5k?TnfAYGB`O${J@k^4anAf1u>MGYXmk^4yvAl;GsO${LZ
zk>`OLKsqGP3pIfBNS-HZ0O^uEZ`1(NCwU&J0i;v%yix;5ujF~A29R#a^G*#Q{gU^A
z8bCTG?+Z16^i19-Y5?h)yl>P1(l>b@sR5*O^1f07Nblr*rUsDi$@@+XApMi|fEqwL
zDC-3^fb>w-6KVj~7is|38)^XQqpU~N0MbcWuc!f}m$IHw14uVzy`u(@e#&}C4Imwr
z^^zJudMfKFHGp(g)>~=->8q^A)Bw_1S+A)9q_?u3Qv*nMWxb~ckp9YkKn)-rmi>Yn
zKzc0u2{nLpS@s)h0O_;rN7Mk)Y1yx+0i@TmpHTxyw`ISh29SQsemE}H0Mc>UFR1~f
z=dzzt14!3pzoiC{zRP}04IrJD{hAs;dN2DqHGp(q_Iqjo>A(Cl|4uqEf0zG8dN4nW
zpDA6K-^K5gKFnv~Gf5}rv+|jx7xP{CPSTC}u6$?d$6O1piF9PH71vC9GS`x8DqWdt
z%{7<4%)Q{ANN46=anGbTb1%84(w({2+;i#AJPSM%(xG`)cxI$W^DOa9NtfnX<C&8_
z&9lfeDV>^Um1kCZHP157v~+8pb)I?Y*Srh76VkDHS9oWnXY(%cPD$71UE`gTzRkPH
zJ1L!;ca?WmdN=Pf@3eGp-gVx2>EEmctO?S=Su0pGq=&PXu%<{CXRTq)kv`5^#F`|X
zoVAKIOL{qL8Ecw!bJjZ6Jn84Gg{+Cv(OD~5Go`1qma?WwS7)td&6U2+TFja(ot?Fs
zHCuW+YdLGWba&Qz)_m#j>;>!z(&5=F*fXTZvzM@^NS9}?Vb761&tAlyB%PkUiakqu
zJ$o5@nsj^iI`%y2_w0r2iS)<pk?fW1nbPywOW9MU>$BIg=StsaFJ@1c&d*-Wo-Mtf
zy_`Lr{+>Oay`DW^`v1@^hcY{cwJ}YAy5O~`2Qv#MUSW&?n!zcT{Fj;d+@D9v7kIY&
z-<er+L+TIo9Q0e}hq=Q|bD-`R+xX{9?`Q8e<^WCNxL<c>9vEHHGz#jJ-SxiA%<Zxx
z^$+gpzA4kS`ut<$BQ$98K_+`-uhdUCq3E*A>;*TO20|V5<Rh<SZn*OpV;a#&&YU+R
zGh+Qm$IEAUb=H{73pY+m{f5We<Yi_&(cCl^>a0(G=$IL?qMR}CXfSVH(<IYt+uoDp
zL$to_mQ3$WZ>4_3$)&EyOq-iA4Tm~z&*C#P2b<P3#uAOETB!qhFYh|pG#~1|D!1>*
zTUPh8)UPOc-3NKqM@&0azD0$-FXh#Hx=rd|EbKBm@1Opco2Eov`P-tdd5y2ym--nw
zE9>WF7A`(RzQ*>cSLQu-L?-n&F1zWZyul@JGtG*+wcCrka-TSGf-xm%TE(`m$Xz;n
zLkamF_kTJqw_J&dssFKPO7GksYBe=YjJi0lLcQE`b1pDO1<kDF@G`ld{rX)=`69o(
z^3Q;4TF*`Wk@nB78_-~EXVcuMyMJvyb3olbR~z$!CinM`-3KIR{ZU%J$-Wvj2Hf6p
zaq6EmXn*Q}{73qmrbk`>WYg{ai&e}qh6c^=>eBQ3pE&gh(*WrM=Dgge|I|0%P5qUA
z#cK55o;$=eL;8jaH=Wr3uf4Y!lY^#s+fAGL9ed)jrZLiI)Ia%|ewEg(D)e6#H19X<
zn&GBN(wB6(q)fj!p=yi|n&pd~{`ctnKOJitCVkAA!{$D^@w!#1KXY%dhaY|W!pAO^
zPjm3P@{c|@`_{|k*DPGWtMB4fMNA{5Pbz-Xi+wN2e<$^CLVl~hCD!Mfrb=JcW=iS4
zZ@+efF-T~x^Pbq;=laY3svuwIrY2+itg85W>hFBCzh<BDtGbwGOW$_#qX&Dh{pqs9
zOjFc!U*GV0?-!?hca?mf-bc0X-SE@tssD58Y3KGXHmQke!t{kT4y^5U)b>-2kwP<G
zy)w5~*OyjTk}uS$(-pmj|2ru4hxY!u?U7-tZ!pc7zVqD1BOaN3&c4(yDwta3kuu-U
zsUqL#`4wOHyz$EBsed$m?Z}?xe>uZ6ZTi~5i!1l6SblZtCtW&xTaVG7=a~jhAN)|Y
zK|O{Ys$@(x8hNSD%Jq0~()ZWPXDZuhZTH4ApHBUz_61$LFFCu8Y3%gbD^EJD`?`Y%
zQva#UZLfFx{H|B4$%pFRu0glUi?vAosELp4>sqW*Jg3)vsUe-mc3oQ#Qh%yKgDbi&
zex-|P{`CEW%6{18f}=_svxX;-+10vB<F{8=mv43MGY2{^Sl=i0ukNijv2*^dWz17R
zS17mPiq7YqwITJhCN+Am(>FExn+JgoF?Yj#oi6_H5@XKsC|V_ZIwrH%-zuML-SY!G
zPT1Br^}GH!czVYHZ7wvA1D#{n-7h@+K=lt(|Lg5(RUV$uxtn<+=py}gyw_pqk7pU9
zhi6iwOoI-S7cIL(zSw0gziwY?UCY!TyK_pX_61iRW1b7T%X^#tYWM86xv5|F=81#a
z)m>l5JQ~w!ZauNx702&Q{j;%o6CPSPY^-@Y=sGKxmVD^WT2~uGi05<SfthW))cLrs
ze6`WHlx;g^Ot;iu%Z#1ZrtGPwm}i7;RBY!JZC+YGKlR%>*I3Z{=?`m}$Ar%G$=s`3
zcRH{$_22rJdac#04g<}TLYJC0<?2?;Pby`MBc4_7OBb}fZRetU<jdXu-W4qu{aP>e
z=jwNx*J4t||D`_Nr&pA1(Q{^A>erojaAxyQk~7UCLnrI`ZOP`h7ker7@6P{XLbJxl
zRyR)#U9HRR6PrC<;gi(QTX4qU2dDLKXC53nT-8SZJn+}Pe^P(1$!lF6NX9*Go*lYf
zyYf4lp4_mMF`amN1))*X1J&l6$A`}MM$ZrLpI7rno5h0x<)8U?{BP)j{9XPV`GNc_
zex`gueiy$}{ve-)&m^Ca&&p?(U&wdiJIOcXyYijoA95|YCh`%vR$MdriCjyrseDDQ
zHP>AJBKLxOBA=0a#XXbX$i3vA%6H^mbI;{J@+|O7$cN-v;hB*i$+N^WC0~+fjb~2&
zB+nwxq<l)ARi0V-l|0Kl)AB8O)_LaTU-B;865k2=n7k{zGx9Temw2b-Yx1t~&dJ~8
zUF4mV&&j*WJ1f7FcbRuuz9;WG@4Wm^)&kZ9`Jk*7tQqn{SxZ<`<cqS_u;$1gWi4V&
zl26K7#hN9*l(mdCO};5>9c!NaQ`SP(MER(!m8_ZaQ&~${Q{}6&*0ScxUu7+3O_tBf
zTFsg*zm>I|HC?_dYdvee{8#n@_5}H`>=o=8@?+Uc*i+=ove&TZ$e(2|Vo#D!%U;Ev
zCBK%vj6F@hEqfh%p8Q+(LiR-Yxa^heneublOW9LXUpMZxw&(gB5qmLvvV30lYW8gT
zz3k=e>GFNq>)G?=|56K36UYaqR-k5(A51MlO(9>HT7#NH{xG!&HHmy;Y87f0`Nh;S
z)HL#qsdcD%<R4QDQ4`5WrdFb6lAla1MNK7NnOcjQOa3yo7&V!EW@<HRHu=rea@2J4
zovqf3HJ|)vYC&p3YD0WEYDH>B`O(yp)Rgk2sWquN<xf+KQj^N3rdFk9m0wLQOHC`^
znp&5dSN=7%Fg3A!Y-(j{X8GCF($v)QwW+nKx#e$Di&K-!=cZPtW|!YhEl*7^-<w*W
znqU4my#PIdd~kXNdItI7^b+(G^cMK2^cwUW^2g~#=t<<0)2q<4$S<dtp{J2=POn4H
zBmbOUh@MD3I=vD-ll*jgDS9gT>hxOlT=LiH#puc8v(u~5v&nC#m!qdcbEn6n*Q4i?
z|4uJRPbeRrUXh+remuP-J*9kkdQEyx`SbLm^rZ6X=~d}j<=4~8($mVfr`M(Dm48n!
zOiwHypI(`sS$;mfG(9!FH9kDOHa)leeR^?va{2u9>h$dN?)dri^7Qob{pt1T`O*H-
z0800ra)>{R1E}9&<3avDdIA4^hX;>8$j=iO(6mwY1N=Vm0cSPp^B<oF-GR?HqS-6^
z`Mlx<W_92BFW*PpK%;S`{^k3M9~c`N{KNGSM{x7Ok$-c&#1k~B|L$L0PjLk+-}vWG
zuDAGt-W9L@llvjg;Qsg8|H1tdZ_uL0%-^}6=qzvty{m2cjr%SBU}Tx%zwtbv%kX@R
zsBp(Vo)_^5ts3S3%JU>H;mBEwf8lu(pKwo!U-$Anic`4dwafPMyoy%{y<6?!c^0?u
z+Cx)*=6M&taLkZTcJn@nW0<p{*lykz@eKL(YW~FgB(CAnL-{}QzKL%buye@|ypQ4>
zdKUR(7w@Zhhg+LmwTt&z+{2b#9sbArF8<-HH)nm%dLRzsyXD(=vR;UXD1Y*~J6TV}
zMXZ_H=sVUM@e%X8j^Dw0Bu?VB;U9g=dL>?B`41<2%X%hm;_WAEe#3evej@Yukgr(}
z#Zl~AzkECErFe?pTOaz0^;BF%>smK`#d<5g;(|f_zhpfYXK`HdC10>!i?{gu_rJHX
zo{PI!SE=eY)_d_6t=9DUd`sL9#9>T$=dG>m7veFlKjZH$>?h(fuK1wp7WNzQ8MlA+
z=w|jKaT*UcS^63Km3WPsRS$g1ekN`s#&~?neusVv!?~;CpikHj#c|wTcjYGbOYt1<
ze|B7)9^BkVTu0UQbvCl!itp%Lb==47$KpIHpYhoS_G|GT_q9291N*tSk9p-=u4lg&
z|FN(A?2o7i#DV;G!Jc*03*te>-dklI^@O;PK1b)SrQQ%9(znXWHPj>GM4EhGYz_5_
zc#&=AG+s?TBW~oqk7s^Jy(50)vr~ThfO<$A$%ap>d_cV<o}~LF16NT`i7R>Zh;{E%
zZ;3B?uKhXhQ;&%=nbZ8CmDFqEO>Y0+>+ey|i94xuWRdr%_r#xE^6FhHs0YQNe6nxG
zyVQ%~QTDCdyPSGbTuS8{)t6ImichI|_qcbcN5!dZ|L@yCy((U1&h1qK^{lv+`W1&~
zsdvS%WR`9#pdJ>-^34xd6;LmWXF0E6$TI3_aV=k5`}tDpZSgJdG^x0hdR&}Kr!vEq
zP_K)389e2yx2fmFy*wYTeVck;{7a|tV;0j7h=b{O<_~YtFNlX}SNoQ?=qJR*tgAHr
zP5KS-F*P>)vxt5~oJ_MajTX_bh?jY-;_GkF&xo7Z_-FAq=y$}=)a%>zb^0N3G>hK+
z=r#H!@igOKzw$NuDRDL3x{X;#za_rr^F6;TpdS-w)39QL1@vp;ZQ5P?=BxB`;%+7s
zDfue>p7@)l6Z2l7AH<h}!^!z=$IJAK;&GOgto<_mq_~{gCoh~&zbQVa{ra=#(~shN
z!Rd@@KJX>_Rq;BPzw_ff`dM*1Z|}Qz9{sNPojHGpx%9*0cplnx`CR&C@jR`EOrAqO
zEw1OdV#my(-xlBVPM1e!(~pbu**9;;i}dT_eTuAT@FM*@J|F#k!^Q8tK))~k=gv{r
zzJLZG4yZ=;xwFs!!~;$KwA3s#0C7RH>yCRK4M2R*s=3EJj|L!4sQym_o<jo=FEsA-
z-=9ST5I6MA#hso-0}wwns`Sp8XaM4fzB#h_Of&%TMCCVboq+}*u4uuShBMFr#23AN
z<HqS|0OE{BY_2~Y4M4n6t2Q4^Ljw?ZG-OBJX=niAk1lWY(Nr`5aY*9}>Q6-j5RbI4
z<i;sz0OFGJyEdGH1|UAE`?9UipaF<e`lCqmXV3t|E8TGG&Zp4;#4U9l*y(9B0Q_S#
zfMrX6pNs||j;Yq~xs%ZV#53Jk;ke0Y0OFb!wV5yp4M2R;XVcH0ga#nasbJguiD&@g
zoradWaUvRkxTo7&t$qp(K>SmQSMGlb4L}^!iAU~!5)D8+RHX;<o<su>7d7pjQ=dcw
z5Fgd(suw4q0f>`oKljE7XaM4+wp_JwJQ{$wsrf59j7I|yKlNSPBID5j#8Ks!m^uy(
zKs;6M)@#S10f?*GG=Jk*Gyw5c{l|A5iv}Rhs>9>O#-ag;w;DZp{und>aaY@x)ER>Y
zApYvc-+msA1|SY=a*eU0(E!9_ZJk?rG#Y@otnV({@&p=y_^hW_<UWB0AWmybpE6IN
z0f^Vit+{p-8i2U1mX&*rLIV)L^+2`rN1*|T<Eqhm_2Xy&;<>(?)BABW0C8Q#PcHK~
zdb{|p2@^JsL<11#Rpo|3BhdiFdleL^JQ58++}EC;zZ-!DApUE_f0IU_0f+;ub5)%Y
zXaM5Detqo75oiG7!mcj5csLq>_^@|pcO8xfAWp1dk4uN60f-ly(&pP?XaM5Is%NGR
zLjw>$w)frphM@t7Bdb@j#4t1f@nl6l`1CO}0C8n6jeP1cGyw5sKlW|(7#e^$v->8T
z{TLd6c(ZYzZySmRAnxqa`ZI^30f;|a@N3(lXaM5Smb_bGC>nrxv`z2+J_HRwT-wlm
z1w+sP#HTgBXZR2_0C8#`ecNCN8i07Uj<YTpf(9UNZT_S^gV6xQuN5mO7>ouWj_uep
zM-N5=5YKk<%;tm90K~OTYF2458i4q=Q|>-yFd6_JHyXgsKHCPN0f=`SxM|@aGyrjL
zwcCssga#n~?S=BK2B86ngWFfO+8{Il@o;1AD=`QSKwRABcYhm*1|UA}g4Q1oL<0~f
zxBP|$1JMA)%biqv>_9XCadY*?bsvZZAbxIB@p}iN0f?jf{)6iVnqTTX-RieX4MYPF
zSGQtEk%6WGc+SabHGj-U0}yBT>yC~2XaM5vrY>2Qj|L#_uGX5_`Dg&*?=C;<$$T^b
zad?kR8JLd-ARh0orrq+<0L10}*sw)D8i4q`j*s7+j|L!4@6Y|W<f8$I*PB24x_mSM
zaeFV1u8@xgAb#)kg%{<c0f^)K>*SL8XaM5*y3RQ*9}PfU->BS^^3edq_ca@RY(5%*
zIKN*$KPn#$K)hew)<@=}0f_tSSMG>>G=TVj^7()GGa7(6K>j`&fOtTD9vXnSKz<(@
zfcQW@4;p|tK|U`UfOtW^4;p~DLB1~<fcQbK2O5AlLarAYfOtZ#CmMjbLasL&fcQf0
z2O5AlL+%$EfOtdhCmMjbL+&>kfcQh62Q&b2h&(T70OApOp3nfqCGxzX0f<lJc|-#c
zr^xe)1|VLM=NSz^+#=6A8i4pk-Ul=Qag4k#XaM3Fd7sb##5MB1p#g|*<b6Z~5a-DI
ziUuIwk@p!5K-?qmI~suaN7e&00CAA47ia+DAz4q*09aqp09bF(0K`YK9-#q<lVrU@
z0}wCCdWHrdZj$v54M6-P>meF|I7-$_Gyw6Gtfy!I;wo8h(E!9(vL2%Wh_ht9MgtIU
z$$E|kAnua&9t}YJCHnyyfH+L{3p4=nnCvHL0OB&)Z_oh5XR;rm0f^INzd{2LugQLf
z1|V*e{SFO4{3iP$8h|)X_DeJX@to|ZXaM3m*>BMR#CNhEqXCHXWWPoO5bw!;js_s^
zll>kIK>R2502+WeQ0fIV0P&#I6KDY9La8^<0K|t<kDvjF6Qy230}wAtJ%a`yZj^cl
z4M6-T^$;3>I8y2*Gyw6W)Kh2x;!3Hv&;Z1jQjehlh%=>LLjw?RN<D`LAnufU4-G*4
zDfJ*4fH+j@MKl2MsMM2a0OC@qH_-sZr&5oi0f<wjUPS{CuSz|O1|V*gdKV2q{3`V@
z8h|)f>SZ(l@vPL-XaM3`skhMp#J5t9qXCF>rCvt^5bsJoj|L#_m3kiyK>REH02+We
zSo#Gt0P(Q&6KDY9V(B-~0K~`AkDvjFlcirl0}wAuKZ6D!ZkB!r4M6-X{SX>}I9mE8
zGyw6m^iya6;%e!)&;Z2O(vP75h_j_%Ljw?ROFxGOAnula4-G*4E&U)GfH++GMKl2M
zxb%}~0OE4#H_-sZ=hBa&0f^J3Uqu5DuS-9R1|V*ieiscu{4V`48h|)n`eif#@x1iY
zXaM4R>9^4U#P`yVqXCHXrC&z_5bsMrj|L#_mwq1&K>RQN%)b){%-`j|5f9AI;%ABr
z=6CTs#Rv0Q_)Ox2`K)|q@xpu;zLU6NzAN8Z{4m#oYa))AYsEDaPt3LCnxe08jk(rb
zbMeL83+{<HW9}9AOuRAol6xxdn0w7V7k|vNz%wBZnP-J(Mm#dl63>*lWS%viIq}In
zi#(I!lzCQpX2mP>Eb~l@Tjp8knHRszyTCgkj+u9bcSbxj?-K8nxMtop-Z}Bjyo<b(
z;+%O`d1u8t^DgsFi+ko>=bcCYV+~*}U`-GQ&04{lAs(8wgf&H6G;0lOj`(QSBGx2v
z(yUdiS>mNx%UILIO|#aq=82zXEo4m;N6lKvnkk-|wUjkgTs3PgYp(ce)?(IVan`KW
ztl8qNS<6||#a*-3v*wGxW-nk*5QoiP!JZ)=o4tfRMO-#}4SSCGZ1y7dByrm8RqR>f
zwb{$q)5LAF*Rkh`-)1jlPZY<^Udf&*o}0atJvHUJ<6difuIC7{7qcg$&$CCfSF>k}
z_hv6=PZ#&iUeBH{{+n8Wnm`;lwE{JRcyMY7Y6@}T)Ed+r;=`#$s7b_$Q>#$3h!>}p
zp{5ZxPOU@DBYvD(h?+<oIkgfslX!A!DQYTl<<wf#T;j{A#i+@|nNzD#vxzsSmZPQ<
zcTTNG%_shxT9BF$e~229T9KMjJUX=`HKn+8YE5cR@#)l})TH9nsa2_2#j8`xQqziC
zr`DzB6~9g`Oie6~om!ciSv)(nG&Qxjc4}>EZt?BZ;?(5g+^N;6*~Pn4%Tv>fd#Bc?
z=Ewh|2cQ?AClCiuuRzZr9-dx;o<dway#_sp_;`8|dJ=K+^eXf$;^paO=xM~w)9cXl
zh@Ynyq9+nZPp?GJB%YpLik?bbJ-rq^m-u>mF?up__VjA>Y~t<d<>=|e-P7yQ^NGKw
z7o;b|AErm7SEOeYk54a2Pbn^+UXz|vd_KJ>J*hZ-dR2N>@%r?#^t9sk>2>LO#qZM#
z(-Vv1r&p$D7SB&FO;0VZpI)1uTYNvgI6b*Ie|mL#cJco7^7QoL{^|AU`NjWV_~)U_
zAGcI8CIDTa!t6ttnCG9)1JpSFQ0A%z`_s9AHl+?`j{3ZLIv+6M>;Ezbo4=RN34GLW
zf99L-F15@7n1m7o{>gM}|Aa9L=oDQW{FUkW<FD!bz?N;lXC^+}$e0FnjRt4#%Picr
zB%LSt=Fpx@rp@`rK%j#Ro$^y=#g~KA`GV@Z{+GGw-d*XO!CBw$$Shb@C!IGq?y2pW
z?bj_#=MK*P<MYhOS!Y@XIt<30$9$IQRji*e8R#<4f3P9bvd35HJi^7*)?|urs$mQV
zI?nnQD>JuUH9MV8n0sx=EPw1oV?NM*-YQs}skyalI<N5G9}6>+%YKs1EezN`FVm+>
z)pUNLTEFMxe8bdqjv;w}N@myYBP;^~=48~037LZzwKWC>9ja`P$20Tp`7oVtIAi0W
z%q#t`FlGha>i!*%W@5FI&O01<p<8Cn;y=>4hoU9hW!kO1FP(qrl{}bfyQLtVgShvs
z2AN@BTxhHe%*?#$cVxzF8EOm-I@*9OH^qZ0en{sdHms<WY5G=OV{XvhUTsk>^Ze5b
z(|L*WUOhMSMUOL$(Ltvx^Xe&?_iH?w&QGjqaa87#<G)PjD9(QG&%C88tEcl6r*His
zuXf*Ag>w}%zQ~(+!Eu&}2_tmf+3WL~XFD1*gl^ci#`3&}?_QtITl6{a^}N1YD;Z;i
z&e&xBth~C7CZ_Wj=j?teZ{DhZPSYI5$}b<wi)XK;^B8Rh_Q^Y8*gNT5Mv=|!^2UF1
zv1Nh4IKB8)<Gh#89A?ZDx@XhLHS^A|{bM?>QNHMPdGos0HAV`Z^t_A8=AAlfK{~%t
zW8WEhC7wRrm@0JD8IK&5mzmr<o#&`A_t)H$Ms7{#I<6VJJvYB|wRFB?;AQJ_XVjRH
z&UswZYe{Z}<BM3P2~5|0J!j|s@J<_JywG{~U;Je5ln$%X`HynL@^g<ms=P5_=)ylt
z?Ueids8Q)WNS(G#a*sK7Z#oy!?CV={%XPmyoewF0@>RJft$9726Upv5C->1a&a%uE
z^yo_m70s<!x34j3=+r$w*fZddM?O#IM_yjOWx%M%s~OXVuD!GKy8{-Fou1B<lw0@G
zfNDdIFa{1Ce9-nM2YlJKRXSf%^o8634_0|EoikZl`k?^>_g!L{Ffes*)~Yw)q-n#9
zu|sDsdfBxD-o56BbpGVErKJb7d%LzVdFb*VA9?hEP=0<okJ4@bPyI&?FJ=rMI{x%I
z8~Z=Cu}eCi^6>F*_n&gyhICG4XXzRJ+m^pNomV;U`yu_`xNdwpw^FXv!~N@3{4Jed
zIeC2j{(ql-uQ7%A3g7j*rvD?~zLCzeEG>3U|6x<kGzJkL;`#dy^!qEPcRJtl%6;GT
zdu;7z>72_?#a8zF_m=C@d6zD|=kzP_!lZQW<&FuD_j`8lU+MhI$TnU2HM_XUB``4m
z=jl8Hs=SsioEX&DqQ(|`jV-Yfd)FxT5_?6l0E&ttg0ypJB8VcQhy}%hJ$4jL?7eqI
zv4Xu<1c~PEXKv<vKkj!+gmd0^@0m4gty!Xrba>X&=f~E`wtbkWD)v5s?SB#vB|3^%
zkzzjX_TIMrn8Ld<rX}V{vF*uBESNGa{dgnWzRapJyQjS!zreOPbNJ4}X>+qPZ2L3!
z`ua?ZbnhpgPIR3gf(A`XJd;#i_i2WYY&vau!D8Y8MF)DGRdQPUCR1$tHHX`0c@OAx
zxrXl9WOqpMj&D`pwr{ic%TDjq($TiPn>()ay;E+#w(Z|+pXuQ}Ahf%9QqiTFjqK%J
z@y9=H`#3Y-)b`E_&L<vLbgX3i{NAf?y4v=0Qht5v^|IIr+n&z1w~l(vZ%|b-lkmiL
zY_q~^WRno_$fA=S9unYHu40;Pe`iMRL0&Uov=UD(y4t3l4ZPeJ$J_RKx_m6;HLq5-
zZLi1c+4HG;R}8T2_jHIoHg((QB-@_PrObq>jT;n^OeZ|Ob$|4oTH+6P@%W<iO-t)D
zwP>%iw*8;OuC=FT)~hL=V06K1YjaNx`!L<M541P_o@aPmx@|9LN$1_3N6WUh?FZf7
z6z!QKWQlE0DDIT2XYSLPwtb;T@ohX8z3U?$Wpv7W)k}JYeBNT)A6h!@&6J3={Qvhf
z8(p*MnB!BXu6MER6P^8O>68M09I@>cO$weerNoW$lIe^`y5;K5Q--$k70)!fY0tn4
zQxZe2+4hYN6wUD1wYHvktkGH53_tBLWJ9EF|ESXF1dl<Hj~nV9Qm0Cu9zI>#+V+te
z$93`ud9uW|mz3vtS&!BuKiT$^QZ~JvJoT?$;`v7RJ<#Lm<kxRD*!Goft&5vH`MX@=
z5l1KPxOd#-lkXgD`%C2`T2B6J-)`F;lYgPYlYewBA{k(K&MiIDC(VEECLVNj=+>Q+
zCKc>@%(mZj=gag-4l~M&XC2+zW88pAxf8r?`%dLzYD_8-bJ4c<ls)CMd)pB;<?jf>
z17EH1Y4;v^gT)h%E`Gpyv3s7`skVKnbnkKQO<vfGhaMe$<L}Mf*HnqL?MF2`o!7m5
zqX#W?PwLP7Hz&GQZf@I`s*q>h#2!y$#G{W+zx{yM#3eJH+xDk|?K@2T>DzYV=||V!
zJfi5ts6Q6j_Nn@JNt<xW@2zdGD(=nZ2{D$Aw*9J@Uj7qy4q9g0vl>02^MvdI8Mb|^
zIu0c!)Lz(Cb`0<t6uy-{zSKV}Z2MO=YHb-mqhVGXJXrV=;+p!6Z{M+pZ67PZuH*Pp
z^%8A+S)U_{jKA{cvu!`C_PIN5&BJ=i&I7)OrsvkVmHUur+t+F}bBbI0M%lK#t)V$v
zxdrs>Y1`l0**uS1OshoO9@p4<m&f(6`)u3iTAaRQoONk;*}=evF}C-Zac>H&wC#6&
zw$>Rp?vGFHb<fMqEpzPNab0ZtUiXU~9J^!SGTYvlzkm4HQf1!T_P<7~>^1i9Z5?DM
z1YgLOu##iPlwD-o2aBwE-}TYpm$tpIpCZ?~=AO{nwjbubaiZ&j-Z8d4v2!yUx;o{5
zWZM^OQS*yS!??z>qk>Q6Y1m<xI~ftS{jra$!d+@szuigq$fgJOaC!Jk9os(HzOuz!
z?tB|)+bcUX?WXhnb(d`WWxM7tbKYCIitNnbn>jFPlyj?zo?SGjF~<)zoEt_SlN}p;
zHp|Dp95cbEg!~;#_-_t}Z5^|-iHq#y;LC{|?K$T5$z<C;S|z(CW46@HBRf3!c-D>l
zXY|*>18w_h4k7zT#|~X*+f%DFCTMi~I$5@THOD;dN8h^8QFesz300YpdvuMqakl-n
zxOpc>eGYouUH91T`pq0wA*P{ipRH20Zlhc#huZeqLSudywX(t$+kRW!L+3{(#8;A?
zC45Vrx6c__=c&7G-z{@YuaV`y+i%-@8+p6%$kxyE%ikHs4%D{dmz<oI50afId{Oy}
z%ysJf^IF?J+=5HJoSshoXxoeP?_1dE_58NB{kVsVFN|mu6lL3!%SenGF}K+*+rHcl
zkM1Kb9IP%oTKKef<t#AbU{O!o{@l*Nr-wKG?V#**;p_TlYWVP+6$(g(Bs*XG`Zx^F
zx;{X5!0>_nlxa8o;ow!a{kq1(4>>N`@Vbxg*>#v@aeR5KscqkGoTa(r#y>-Cdv_Nb
zW(`~Kc)_-Rw|slju;g2%WG4+@TCR*q!`4?BZQIAI{<YSyo{cu!_VVhVc{((pXqIh1
zulw-Cp*jC<D?4xa-d67!K6H1jNZY>N=+x3f-CVEQ_V#uhx;EtPgmUtC4zWYG-#vOr
z>6Xs2Q-`l^%fl{1{=T-^w$Hb%Vy+?U8fV(}`rcGIFnGtv*0%k=*w@nrZ|y(Bw&!;)
z(0=fgq8DuYen(PY47#wegzWg?^IP>LanPd2!)*J1{Coa8-2>#G<<ICoAU}(rse6I^
zE`F!(2l83?Ou8q?XXP{Nz98R)@1%Q!d{@4+?ho=TcqY0>$g|>^={_OPl4q)Wg*<DX
zx$YP8E_f%pXUMzao$0<I?~-?_dxyMh-ns4{auzrfx`)VF;mqhhB4>#+rF)5-HO`#w
zCvp}!le(wKS>?=fcJYI9mO0b9x5!!N%<KLlcY!;hdyL!_?u_m;a+kPMy4T2E<Id@R
zBX^NIse6vxRqm|rJ93w~)4KP_UFXj0{v)-3nxK1-)Cy{b?n6>bs43JIe6-XWYL4zl
zQj4fbx+h7kqGsv7B(;p1rhAjrI%=NoPf`o1iMmHgt)yn^J|(r3nyP!1)LLq;?pIQa
zsmZ!$Nv)=4>%JwmoSLqCm(+S{zV2Vr3+M^Dhe@xXXXrjAy@Z~kdzthadXDaA(u?Rx
zx~EC6qG##8CcTWFrhA+8I(nY&Z_*3tiMq#0ucT+{J}14Do~nDD^jdnZ?sw9Q>B+k1
zNw217>%J$woSv?GpY(cqzV3g51;7Nl2MSgIGw41jSOQF;d!b+rFo*7kf<?e2x+e-&
z0ki17C|CweqkE%Z9WamXkAj83M7l=`Rsu8WJ}FoVOr?9JU@b70?w5kaz+}2-3RVNN
z>Aopg4os(er(iuWpYET61;K>6hYD5%GwMDnSQ1RBd#PYeFsJUPf<?ikx~B?O1+(hD
zDp(dwt9z?pT`;fiuY!fa#Ja}{Rt7WcJ}X!nOs#vZU~MqB?ze))!Q{H<3RVZR>%J>k
z9!#%$uV8&JzwW;>3osMt9xSs0GlTBKGD|R1=w2+d1~Z55$1;mBljxo-vkEhd?#nXE
zFw^MXEVB+XkM7Sh3o#Sv9xbyHGn4MqGD|U2>0T|f7BiRb*D{MSlj)u<vl=s-?%OiU
zG1KYZEwdgopYGo>3o;Yx9xk&YGo$X~GD|X3GF!68!mP>6sr$LiqRgbar^~F$%&Pmk
z%(Be1cy`&7Vb*2l)qG}VVP<08<7HN6X4ZXPW@%<>-Rou6X6DxYUS@G-a^3S~R%d3{
zeP3pIW_sQGW!7ir*Zp6(05}2N1BNSrGthltxCA%_-3x|mfOF9OV7Lf43EdNhtAMl6
zePOr^I1Sw!hU<Xy(EVY!5I7OtBZe!1GtqrwxD+@Q-7AJ`fpgLQVz?MM8Qn96tAVr8
zePg&BI33+PhU<az(fwn%AUGl2LxwAYGtzxzxFk3w-AjgRf^*XSWVk3eDcw_stAexA
zePy^TI4#{<hU<d!(*0$)FgP*YV}>h(Gt+%$xHLF5-D`$xgLBjUX1F*wIo)%HtAn%C
zeP_5lI6d8ahU<g#)BR_-KsZ6&gN7@FGt_-(xI{Qb-HV26gmbj*M;k6uILZI^q~R*z
zEOlQRE)z~u_om@G;XHMJ8ZH!0RQIUiO5sd(pBgR|PF44+;acHbb-x-e7EV_8tl?_m
zY<1rnE*DN0ZkIhnxL!D4-M@wlh7;C3Y`9`LW8KGwONLX{y==H<IA`6@hKq)i);(>w
zYB+1%*M`f6)7HIhxNbOa-QR`_hZEO5Zn$zdbKU2LONUd}y>7U6ICtIehKq-j*FA5z
zdN_OC_lC=d)7QOkxPCZ)-Ty`lKoihCaI^w61KkHlOF&c5y>PS!GzZ-eM~gs{&^>Xq
z3N#Dd7e~uL(?Hu`PZg~L%|rLc(L&HfbdMaZ1kFVE$<b2KRCKQ#tp&|R_sh{@&}4Ma
z9IXb;M)%Fpa?o^i?;NcM%}4jo(Sp!~bPpY^2+c_M(b1C7lyom0tqILZ_tQm-GMbd`
zsiRe)S?RtyS{9m??yaMBp?T^4I$9W-nC`Kom7$sGK08_(nwsvlqqU*A>3%y}9GaZ&
zxueyg+3CJJS{|C7?!BY+q50|lJ6a%`pzgt=6`~n7_%D|pEfGyo_u|nS(HwO@9xW10
zQupN1D$y);Umh(JO;h*g(K^vQb$=c$6irn3=+R2iOm&|gEfq~w_v+DF(Oh-E9xWD4
zR`=}DYSC<U-ySU&O;`8s(R$H*b^jhM7)@CB@X?CVjCCI$Eg4N&_wv!2(VTTZA1xY9
zTKDwPs?n@<Umq<SO<VW&(Yn#Rb$=f%98FyJ_|eMI%ypk1Egel=_xjP=(cE>vA1xkD
zUibXb>e1|V-yba>O<(u^(fZN+@&4lh$ou!%fBDav1JLp}*MIrvH4oszM!SFcd72CG
z&(8^8`F)xX@NGh~uY4ZO2`E?k`WHU0<^@D8nEZwBqqza|iv93~@2mL%uJhOZ!}HJ_
zf$k;R|HJdrJOS(Cd)Yis%@t@~$uFDdt@#3nHk8QbeQ3@=kH*_S^S(51pu&mnpLw5}
zJK#C^Sr+db{{?@CQN+8@EY5@G5G<WlF^lt}c?7S2-J8jI(p-W)7Y1Z<-ZY<}<+Kl<
zIFFiBkX&`nC(f(p6*%Ac<rC*wa|>ofAJ5>tYkt9i9wRfj51M08qR77=xi6Y$@a^qI
zAGuGOYtZ-4h99|ans3l6<kAQ3qvjl#q@xeqSNtsG9sK5y_XGD?a}VO|SHI`JYyQEa
zYHi<B4>SkCyYiiP)C<i+aIfa`j(VcG2nXzozoXu0K0;#0ZEvYZnv*bOO!v3cE6q!&
zJnPvT>Y3&yG}$}-4fRg*6K-ZydP6<b9EIPT?te|a)I5cxu)(jXr<$uU_U@-w$4tG|
ze1(KI^IlPpHD_V|rn;}F*P6EwR`u*l>bd4FY+L90l6tTC3w;~sdPzUf9EOdTR=l8J
zXdc5y?^ZA9Cz{JJ{+C<N={K6s@W(Un=kz1ZX}FhE>^c2P^BVfj-u8@srnwETJbFB%
z-)VlslQA!z(hoJq!Rj3Tlzyps4j(+LKBb>(u7hRn;V1N4&372SclZ<fvF1En&iL|}
zeyw>A#ak_YOh3oxMef6>*v60P_xQi~J9z*3=jtQyfaXAy^ze8DUeG*<tjt1>z!RDa
zkurPJL-2;?L%jd3>qGE}=0r??{`3KOMe`!gZwq?>p3&Thyfc4(0N&C32#+a;joCWI
zPje(3CXPr4FKM2{Vc&n#z*CwlQE5?p8hA_dC03kjmIfZvoQZ$}H}8YjG;iX)llOh_
zoaRonI9>cccu(^u;yNVV0}pBrMVqU=?|~OJkHW+2-Cgjc=2DEU6@3@HsreM6KGnGk
z9@U(R#aGYW0k3LaMVAxf?|^4Dw_@x0{CB{+nqQIo#fID9Va>6aS+>h<@UrGvc#nE^
z3p}m47T+HXzXjgbe2Z!JHEw~&HRmGd-zQSR>-ZVTGkP+}B^5lcxfjC<eV+>6*Zhm+
zx7OTb9?%?&m-`)VGB0QzM!=rOH<%|h7bEIS*bU|l&Bqv=QSAovh~{LJX?!Auc}4Rw
z3eI&&VV=?4jPZ7PQkZu%Kf@zx-F4<6&CwWS-}yT8lICd)d-LoX^OWXl>^U~`8uOOs
zYpmJ%>ow*v&Dn4|aP}(mn&xd(c`)HB^Bg`?ayP0~Ds+{3PxCj{_-wtxJg7MwcV7N+
zg?Ul)ICA-YxXe7Mxf}z3j=jvhsrei~K5KNDc~o;c#-6%yiFsA?I+h&sy~I4LxgGcK
zl)c2ftN9&MiX6DeJghk$QKOtLGB0bM$GA&&7n!Fu*Q4#wH5Zt-HQ%FK&dwK@$2I5U
z_^B7?nb$S%<H?^<=b7g<_v87d`sbPVHUH!Lb63y72WSq6cfM)o;0rVlWU6zSbMOh8
z3(_=g|5^A3%?J77JMt`igyw`~{+9bJd<A}FGDAlf*l-3uLvurXbM`m`-=X;-o@L*k
zh7Zvkk?_6?PQ#aIp2)jDo1KPF(Oi)yRqvgGZ_#{_6$e62!N+LM$ROVur{HTeZ=_@Y
zb0^_*G<RfWACHspJ(@p~=<(A@_#n+83Ei>x1bmU^k@%Jvc>+F3b4m6u`Thialjf6z
z|Gw!se3a&t6e`%~IDD1nmCX7l>ll2N=9V-pkZ=sXOY=*9Z`0uzd>FoRa!g*vy*LVA
zrg<h~i^d#<Pt#nJH`|*Wg>Tb*lVq=ZN8sZ$=OoiH><E0F=AArot9=AMPjgT9F1>mf
zzEAT{wtVzE3?HaDC>fKg9ELB{Je1=_&K!bI)LfJSsUC;m8#N#0-igwO;3G9BCHB_g
zgYcD_m$Id}+d=qD%}p8URrDZyr{<?T{`&U;_)yJJasPAl0r*nQQ)v+V!vXkI%~f%;
z?%EIEs`)CN6Nm4IkJX$NyLWl^!`Euw%Ed9;_rd3C?#jdOhVFy!)%+E&lezZ62Wt+?
zo?Tn^!WU~E%foYn_QEG?F3Yb4bMA$2)_j)3-kbl1kJg-)`}qd_4PUK!EqhMb{SBY3
zxh;X4H~$6St@$l(2L}BGAFeqrTe5Th1z)atE|w8n_rRxXu1leJL-xS8Yrf08Kfm7t
zAFnwtZRhRS4PUQ$FI`p--wmIyxi62>^Y4c5Xa9r01M&B6yOYraGzVs3+UR8T0?mUd
zx$4Jc^aS=u$c4#_-oFdILGxi;HoEOXkI<Z$`1d7up;u^L%qi#NJJB;VH>P49&z<NU
znjdrZdZnG{A(|so>dJ*A^b*aJsrWS@2|Yz~Wy<xdm4x1+`7&*9rS3qFVQ+?<nFDho
zcA(d2-pomlCOgn`G<POC^vQPg9?hTWbZo(P^dQZlsnpP6J9?4k(e${Qu?;;*b7{U^
zwR#(RljhTmUD0nFdX(nW?75I@8+w)I)l{ytYb$z|=GI)>>%0}cOY>`T`v0^QJxp_K
z?z)}af?lS1HVbC?Y(Y=cT$>?xf7ycGrujCGPPaFs$7#;Zh2l}0(d(A~_xDWQ`=|A0
z^gPYI*<bYiCiFhdzlk4~xCuQ_b8yz*?7s=UQ1ft#hv(gdp2!{*xj2Q!?)?+JQS)(5
z_`Cm!9;rDw<BwGS6TMRNa_Y9cz7aiBb8}igkJyObsrfm_Pq*BN9;!JypYOigfL^M3
zI=QN^*?^v^xjLm*4c>s>s`)yj`V`uL9;-P!KQ=kK9=(=*GX9>d-hcS4N6*#VoxTZm
z)}!}o{*FWChwIRTZ8<!ti`JnRYaY+$6Ft|VCu=TG;PYJT(3>@%=X1NgYtf@Mr>Dau
zkG1I4n%5H(TXQXXw&wQy5Pg3Qdbj5HJUAG)20dJJeA?CMxdy#l^L+Xp&%FjcU2}c9
zEZM&ry<PKty07(GjUKN#KQo`#S&d$=c|Uc=JV`{)*W91cKP^v0@7MgF!8ryc;sIa>
z5D!4JDn%0U0B9aiy?`^T@BnBokZYmotMCA5K2X8bR;%y;XiiYKJ6S970BBxNk5W5U
z;sMaypw>|nR^kEB{Gcu^YOKTqpgBT|sytYM2SD?L2DV?e0uKN?g?IqAE*rE04}j(i
zowYB%0uO-Z3|;^B(sDcinm3e{XZCVD0Gc~AtZV1xcmOnisP@TR%kcnc4$(a8;RHMY
znn$!}vNZt@faVe%U)CZ44}j(qJ<grI3=e?j6t&rqybKS3<`w-LK6M!$0L?AxwCcBI
zcmOoNsN?5%OYs0`j#1UftxNF$Xr57?LGDZO0BEjJsZn*7;sMZnqoDP#;_(1z&XG&4
zP4RdDH1Fuci}CSz05tcg+tXU{cmOp2Xi244OYi__4pQ!go0i}K&^)B1t`nEw0nl8e
z^DXKw!2_WANIq_F7vllYoTS?++ZN*i(7dDy!BZCF0npqe=Wz`e;{nk8q}1rlMR))-
zM=2p=&mueknx}Moq5mR00Gg|m?Av+~9stc(>bK;(MR))-XX#G%v4wa5G;hgcQN%(#
z0Ghkh+`IciJOKCp%U>Ec|Hp-R05pf`>)UH_cmOnysnzVoad-eUm#O2};c<8XG@q%(
z^q=GK0BBBAo3v*O@BnCDlTW~w1$Y27w<+)7sSEG`Xns?1@8%2e0BDZWp{qF--~rG)
zr+QOP#^M3cT&J+!b7JuTXui{9kN&ZE05s>x<7&BBJOG;a)WiGHd^`Y}`?Pe(ruldP
zH2*0mXzF}C0Gb0;?pe$EcmOmHDkdiPd^`Y}3zgGyVICd;&4-%5ap62X0Gbmus?5lF
zcmOmnYW}%j=ivd++^EinGh*-nXnxd+&j(`g0BDZXfhjX%@BnC@)X{qVV(<X4Q;G-R
zV!etncmUXs#{-bl^Tk{|0Gcxul)Y;%9stdoay}Y77Y_hCr+5IaUFtCx4}j)Ry{cSh
zE*=2Qp}LU#BpMHZ=20z*PKw3@pt)3Tn}VY80BAmybHSd`cmOn~YVD4)(Rctfud3(L
z=X3A?Xl|9?ncZ{n0BC+y*H$y;-~rGatGgNf=HLO)JgYz6|2zi|faY2q`R!vA9std^
z>iyS|C_Dg~b5%BMUKAbx&AVz9H!2DbfaYGMy!tH)4}j)h+0D!ug$F=$u<pBEn~euR
z^ROc4t(lDnKy$Gw<(M`b4}j)l?N91F8xMfyWLY<tnT-cP^Rj|oznX;yfSp-90QWo(
z&cXwr`B}T#&YOh?Ky$Pz_j8_w2SD?*T5V}M3lD(iYE|p?!z?@iny;17I4u$nfaYu+
zcitI^2SD?-cHWMN!~>wYTelZEM&bd`{H+1Yev8BdpgCNvpXZ6h1E6_an*;97!~?)i
zE*^k`1CwUr0nmJ|D8HFA@c?K}SN+E$X5s<Ryso1Q8_&c8pt)Tm<`tZY2SD??%3psJ
zfd@cyyh=Lli@*b*d0x&9Vk7VXXs%bKUK1kl0BF9~$fOPtcmUY(6%T+@`3O7!n)j8`
zKQkN;faZQRkG&W!9)O<v!tnr1FS{We4}j)?oqrh;jt4;Vz-r}o495eYxnR3pn}p*5
z(0s7)VnxI80BBCwj=ZmD-~rIQuwI=`&A<boxnW)x6KCK7(EPCGD+6cX0ni+=UHgX4
zzyqLpVqYsaoq-2HbH%D%E<OVffaZ%ioOvIH2S9ViJPTe7!vmmsV@H>43c~}Sxno_Y
zM26u3(EPEAv17yV0B8<b{~Vpd@BnBYncePcVR!&Em#q1oTw!<sG@q<!u1C}H0I;Ks
z2VmKfqto#KXkOV{|HSEd05rF({QA)8cmOoNta-&T)A0akj@jV!4%6`fXr9@eH`S)&
z0nl8tR~_?A#{;1GW;0$q3&jJVIcM&vXF~A+Xx`cGVw*$p0BG)+=i=y4JOG-1w##iw
zC>{XKL5mLWABqP+^U#XEYZ{6NKy%UlSY0j@4}j*Q4OyKdlzk-4N&EfXqYyj*nwM5O
z;&cce0L@K%JAO+D9stcxyAeM>1P_4bsNFB=8-fQw^VCYE4G+Nspt)-EGdhIe0nmK4
z5&dh0-~rH_wJ5uyA$R~ZZ>{#%&%t;AG<U7r?`gq!05pFs``XE1JOG-*)@kR~U_1bt
z$M$>L!eBfAn#-0wC@2^YfabILR~Q$J2S9V$QtI~!#si>vZKdY62*v}Txov;6tQL$1
zK=a!o8x;=51E4u>DgN0(cmOodtxe%aL3jW(*X`=t3qg1Q$Y;U>u)O@=L3jW(=WY9<
zH9>d)H1DnW$e18J0Gj)j;%y1S1EBeDcDKd_;Q`PbxYdyZg75%n9^C1O_Ca_6G#4)5
zTKynA0GbbXdSZnjJOG*#x3Aw1L3jW(FK+nEe**CUXl~rz0?z~S0BC;P{o6MJ@c?L!
z+|}$8fp`EkPi~cSav&Z6&6OKiacv+T0L_>CQavsZ4}j*(Eee<shzCIP=9*TT7KjIc
zopU?@kBW>9!~>xDb8CAK4#WeXIdn7bcMZe?pm}t2_O=Yf1E9HdCmz=g!~;OS7ao8n
z!z%~k0nnVf7gdV~;sMaSx+l%@1mXeE+`0zK{;|rw>wo!msXgCV@c?L!U0TlvRy+Wj
zXV+_4iWLul=GxV1e%6WyfP6AM0KwG`S@8g9&RyRTyR3KsH1BT1(~VX<0PMWu0hoDU
zg%uBg=HF#MjI-ha&>XxRgQBc>05lITvCMQU9ste7dtS@miU&aR@ovnTV#NcXIe8w<
z-K=;3G%xQ!lTlVY0PM`;0XQ5w#N^{GvE}ClSLkcS1E4v2-{tLY#RH&udL7$3Sn&X8
zu3o>Bt*v+fG+(dYvZhu%0GhLR>+o+@JOG-vH>6P=D;@yN-P@5>!-@w$^Y<R-{n?5K
zKy&yq$5yc70nj|YrzOi+@c?Kp-~JLmS;YhJTX8EM0H0Ast#|-5r?1>Mg{^o1G_P;t
zvjSE;0PO7J0jO3bpA`>)=J(Cn_`MYmfadr;3C?B31E6_+_14>2@c?M9pIiCwtat!4
z-*0jHw^lp=n)A0e;~Og;0L}ZmJm4EE9ste#yOZY|D;@yze^&m5|BMGfa{&40@c?KZ
zAU_WefaU`7`|tp0J|Le54}j(b@_F$9XkH-S2M>Ve2J(IJ0BC+7&jSwt&j$|x&kGNL
z<_YpV@c?M9AkP~QfaVMGKJWl&&LHm#4}j(k@;>nZXzn2I8xMfy4{{#x0B8;&=LHXd
z<`Ht9@BnBoA?FPbfaVi&9`OKZP9f(N4}j(sa-Q)3Xl^0r9S?x!7jhr)0B}F>0B~RM
z0BD{e_X!Vx<{EO}@BnDOA@>mvfaV->U-1BF-XZrH4}j(#a^LX)X#OGf01p850S^H6
z0uO-ZAyQB90B9~E^#%_B^#>0C^#~7u<|I<D@BnCDBJ~UpfaWGr@9+R<ej@b{4}j(<
zQZMlUXr3bV6c2zcSJBj4JOI>RJOI>VJOG-rNWI1bpm~ebb36c=yGXsq1EBef^aDHq
z^anfu^b0%yn#V{#!2_VVjPx5k0GiK8Kf(i`IgRuyJOG;4NI$~^pt+6oJ3IiI-$*~i
z1E4vM^h-Pdn&(JA#RH(Zj`UkR0GjVeKgI)~Igj*fJOG;aNI%B|pt+CqdprP|{|Fwy
z1E4vO-~~JYng<D<zyqMUkl+nG0N@Wi0N@ck0GbmCUcm#Pd6D25JOG*-3Esg2p!t#D
zAv^$@BMDx@1E6`5;3+%+nkxz3!ULfBlHf5s0GcxiUc&>Rd6VEdJOG+I3Esm4p!t*F
zK|BDOLkV8Q1E6`7;7L3Hno9}Z!~>xDl;BZ30Gd+?Ud02Td6nQ<JOG+o3Ess6p!t>H
zVLSkuV+mfy1E6`9;AuPnnrjK(#si@Fmf&$b0Ge|NUdIEVd6(dMJOG+|3Esy8p!t`~
z19$*52a|aL4}j)jGEd+E&|FOB4LksvkI6iO2S9T&nOE=tXkI4s3?2Z@&1Bxe1EBet
z%tLqpG)I$p2@ingX);gY0bstu1Hin62SD>RnaA(|XwD|{8Xf@6+hm@@1E9H^%zJnM
zG=GzM5D$Rna569A0nj{7=1DvNn#;+&i3dRQIhjZC0BBAp^C}(y&Ff^I#RH(Zoy@y<
z05rdoc^D6X=6EtM;{nh-Pv&Vn0GjK`ye%GpomC~Hi+LOmfaZKMuj2vGyiewNJOG;e
z$-IvTK=VK01MmQ74k&y99stb)ZEN@h@c{gn3ku(W2SD>d;Un+>Xig}61s(wS3p@bu
z8F&CRHx#}D4}j)}!iV4i&>T_t5<CE!Ckmf}2S9U0;al(kXuc?X3?2aZ89V^+HFy9t
zZxlWU4}j*5!uQ|-(EL&OAUpt?LkeGn2SD>k;gj$HXf7#y6CMD~Cxwp^55RvprSMgF
z05q=@J_`?k=9a>D;Q`S6Qur`D0PtgY0N~5;0BD{md>S4A%{7H@!vg^Sh6eyX4iA9l
zoWj@P0noft_&huSntKZ0hX+9OPvHac0B8;>d?6kH%|nGx!~>wYsPK(=05l&JJ`xWA
z{3IR#_)0tgnwJWni3dP)Q{g-D0BC+Hd?+3O%~6Ff#RH&us_?0J05n$>z7-FE=BvWT
z;sMZ{Rrp#w0GhW7pNj`Tb64Se@c?N4Dts^=0L@{AFUA9)d93iscmOn)6}}k{0Q@r^
z0QhJ;0Pxdz0N|_f0BBw-d^R2c&25G6#si@Ft?=P^05r!Hz8nvL=DEVB;{niISNL{3
z0GjU#ACCt>b6(-=@c?MvD||j40L^`c@5ck6`LE~!cmOm97QFxufabxXC*T3lTv+r5
zJOG*xiynaoKyzZzEARklUMzYB9stdaMeo1^p!u=rA$R~ZM;5&V4}j*$qNm^i&|F#c
z7CZo&FN+?72S9UX(QEJkXx=P(4jur_okj1#1AzX62LL??4}j*-q8H%-&^%i7Bs>6`
zON-uw2SD>_(WCGHXihD96&?W1t3}Vk1E9IJ=v{aKG`|)-3=e?j*rJ!=0nj{K^fWvG
znrn;Rh6h0NZPDZK0BFuFdL14B&AUa<!vmnXx9EL%05ty=JrECo=HQ|i;sMY+T=Yad
z0Gf-7-iQZ4^KsE5@c?K}E_x*%0L{xq&%^_uxw+__cmOm%7d;dYfad6;m*N4?JYDou
zJOG-ji{6R{K=XCcWAOlJ&MtZ_9steTMbE_ppt-x~y?6jLe-}L%4}j+Iq8Ilw9steb
zMNh^9pt-#0&3FJbpBFtE4*>c!9su-eJOG;4i=K@KKy!Q1yYT>MelL1B9stepMK8w#
zpn1ON>39G%*B8AV4}j+TqQ~O_u;u(3y&eyM=KZ4Q;{ib5#{+=gj|V{WfBE<PcbWst
zKg*xdJYe}*=4WayFu#l6srkTs7Cw{a1oK(>%$gU>ci}r}ZZO}K@2vU3JPV$Q<_Pnw
zcxIX>%(LW~YOXNPnrE*0!n_OKiRKLRu6SpfH_W@_ooend@0xe6`NNzA&V=R=b5=Mr
z_(wQHoF&eb<`Q$(ICGj$%vt12YECg{l{2e(#hhi%wB{Cb);aT<U(8+LPH2uXcZEBn
zdB)r&?v&;lbJw_Yns3Zq<W6eNF?W?at9i%VW$v`*9&^{Z^O}E5Eubc74l=cZnt^|a
z8bU3hrf4oQwT7Cb`N-5FYLez8Q>&<1nwLy1qo!$YGPRDHr}@d$LTaMsC{rt`nVP3e
zEv2Svt}?ZjnydNB)M9F~<}6dIso9#hOf9FTYwj|&o|>=u%k%<zg61&OE9e=T$4oDw
zr{FK6$Ixr&IhxN*FQO-DPBXoVo~3!s^fG#y<~Gyo=y{soOfRG-YK}9#lAft~&h%1x
zs^&V=Yw5X~?@TYIC*#kfN7Jk6*_!uEFQ=z#?lZlfp0D}OU;!|J=0JlLzzmuP4VC~?
zXf8BZ1I(fM&|ncTiRMIuRlqEo7Y&vH(`arqSO?6b`O#n@Fp=g+gO$KcnkNmG5)Z(C
zxzb=QFqh^_gT=sPnllYn1G8z~G*}Kyr@7N$Jusi<PlE-)gqlMQRs=I@9yM4JOsTol
zU`;Tm=2L@3!K9i~4ORuSYF;&17EG(T)nHvPujW^Sg~7y{V+~dYGi#nTSQ<>Nxz=E9
zFgN~NFgREoOs+ZCV0AFN=3Rs3!StGY4b}(qYyLH}05gH+U^6Q)GiV+*vjj7R=3+Bz
zFmq@=HnRvbiRNT8t1z=@UN*A~GYzv1GY+#3GmqwHGYc^jX^u9t5;K$LX){YPQ)#X?
zvlcU#=4&&HF_US|HnSQto91mZ%Q4ew?l!X?GoR*fGYc{kY7RHEA~U1raWhLYQ)(_Z
zvnDgA=5sTPGLvdfH?t};EB<w6SY}yfTKw(IxXilDy!hXlftiJwi8aTYS(%wx^Sqg*
znW^#DGh;JrGjnUcH?uf1x#oN`t247}-Z!&6Gri`1GwU<+YyLM}0Gxp4fWsBQ8E76j
zTmqbe=7PgDz&U6>I9vprgyw|9Rlr$jUN~F^oQCFx!*#%UXnr_c2%L!Kh{Kh@nP{Fk
zTne0u=8D6$z`1C?I9v>zjOL8P)xg<k-Z)$ioQ~#>!}Y-VX#O}{5S$SEA#g-+MQ}!%
zM-G<+r=+>$a7}PdnokZF1t+CB<#1JSR+?81mj$P#x#e(Oa9)~U4i^R|ra9(tWpHMi
zXAYMJr>42)aBXmInr{vl2PdaF=Wum!cA9q%mj|b(x#w_waDJM94i^X~s5$6xg>Z(N
zhYptrr>ME;aE)+|wtRHMMG7bRUrst)C7h+^rNd>yX=-jdTqm5T=BLAj!ij2*I$SB7
zsphG}rNXIdt~y*RoU7)m!^OhMYR)=bEu5|9t;6NQ>1yseTrZq2`(JRtaKUiGn!^rP
z3}>u)>~P6&%9_g#*9_;Z`Rs7faMGI74p$9lt$FQm*>KvL+YZ+a=dJneaN%&`n&S>v
z4ri`;?r`aF>YD2g*AC~d`R;J>aPpe-4p$FnuX*oq`EdH0`wrI+=dbziXaQ&fngfqk
zfM%e1@MsBW3YrU#)_~@q`S55FXcC$ek5++Zp?UFW8E6{pH==Q%b)b1@emq(TnuzAe
zqm`hUXr4S;3Yv=M%A>WQxoEyTS`3<u=FFqjpxJ2NJX#K#j^@sz^`QCK^5=~fB%08F
zIrL~nXhxbxkCud{q`CBHO=wPNPiRo0MHx*>bL!Em(5y7C9xV$^OLObdy3o8dzaA|N
zO-ys_(aO-wG|wI_4NXmR?a|uM+%(@FEe=gibMDdV(Cjqt9xV?|Pjm0l`q2E?|3w2t
z3q%vt9DKAwG(*k9M@vLg)LeYDMl?sw$484qlhmAiv`REf&C5s2MAOvVe6&t9PtDIq
z3q=#v9DTG>G*ivfM@vOh)m(kFRy0@5*GG#*lhvGkv|2P<&D%%IMbp*XeY9RQU-rMz
zfYE}{gf)jBtr*Q%^Z3z{(UdipAFUb9S@ZePqS2%^rys2v&06#N(X!FBHMbwF8_iqu
z`_aPD#5KnstsKo<^Ze1$(bP59AFUnDUGx3X;?d+a=O3*e&0h2V(elysHTNH_AI+Zx
zfHqUJ>jn)98kAkP%~X>HV6i*jW~zT;(4c+c*>!OT><hO$@1N+OXm@^JIRAWvf96m8
znek)GIPmAnIE)|5pUwO!!k<5%`*DOnKO;SP{8)a@-1%i3_*tGonLqLKJcDvS=4Z~G
zpPtOmO;4UXpP!xkv1brJ-^nsFKflA@r~1$Qo;3G<&G}vLoa}q?`|NwYbK-aQYo6xL
z@2&o`zYo8AW_~C0r~kD~dG92j;rdN~A3n#r!)fk(mNT2)Iq`W4#M}4cGnI|%*PPE4
z6k7dfK3lwXW_~_jymiWZK4Vbm^_zUovQg^}^H~eTpV`FcJ+rAmJfC^p;j&SD?&~*$
zLiy}d-p9-HOtCoR;yc6#ocNLNQNyofdA>`CcllrVK1m*X8uFb^jX&3h?{$7mtFC;v
z>%%_w<@<f?dwm$+u~paeWB8uu+MF8Cciq!4$%F4({+AGMzH`a)HT?MACw`0%;JZ8I
zN|EoMoRuQapwY|t0N%x;do}!c7Wb}%c=J5kpG@-Lnbg~NYCO;7!1nWFcs6<0UmwQv
zslNPUU!GCjg{`{soEpqM*M?`+IdV@!o|kV}`CoWu*Mduy=eaornonS!T{WviE}maC
zYjPIP&?&IdOP=Gk;79j(mcC*4uJAlNN47u7Gi@-p-aejd-Gv9X^K7dx&%2)In|FQn
z<vim9+v_gmIoI3QU@p(P{mIUeJnwr~e8YI=kM3Oy=D9a|=@iJbPtK|)&p*Rb<vZTN
z8q3%`yoWrN4F!1@WdqWR@jlZ1@|EG84E3#CiT4sQt!j1Njhk2D+Poh-&pY<KqrQ_P
zoA90-Czfc%yQ<>m^E>Zrwabo9yt5~x_IKyKy%@f@H}7u8khTMOe{Bcs7{WVT-226F
z-sAr6Pe$=BcXV3q!u$03y^0&}v_vb%iM-dyCVeOKZtvLJdGdY>*LL&b9apU$F^%_J
zxzbQy-gUk*>GHnQij_6rCO%+8!93>MIhk*{M&5mu?=s~5r~Z>+;S9{rSR?14&zn3J
z&O+H|W#v44NKg0UOx(IX)R%K{<9ft2&c>^YZeE;^if8ORIU^p&`cCGYJUQSvk+Tx|
zR~0wTOP8IiT{ttXw>}xgxf!+b#c<Bf-ZeXhaDKY1Y&(E6RAkxW-khTni}!cuEDc<+
zqZ8*THOA+6&Q!vj60JB_>t{ta;cR6`+_C3;#mp#Nn=|G)y=ryN*@}?Ll{jl<g7cN(
zyrl)E730ihSj~Gi=Wc*?Y#z>D9&45FIDdJpssC^W2UzE4a1Jx9eco^u(*nyr<2;rL
z{*ca@ToH2XHs{iF`i<+H&6pXlE^<DzBPyQZjIN*Mag1}CFz3ku&T48*=wF=IfeX6q
z<jj^>+<GhLw#c$k8#%jOR_<NH`Q5vw%Sz7hsEtLIagJMWEwPxh+-2v$1)S&5zfxm3
z(@zd0%;8*n99ut&vt98_b_D19)y0?@obemiJ*RWdZ{1!I!dd^2UPjJ)*=K3y+c*XG
zd6QwjUA+001LW+d{*y<}{};>LZ@B|cEj#VF2Zt;-a&s5LEZKRv4~;FQf8b7B4QNuB
zd*K++w<vexn*aC`+>a*yL8Z7O;eIh?xhF?`msQ}dy!KgLnfsE{XKhvPOrB{gYjAHq
zd&T|A-MKL}tPb}l(Q`t5?vUe@ZVk9cxjm{h<}NLr^sXuQsj_==3+`0x1drC-t1P#l
z+i|x#k2~9*`xWWx+L1f9*Ezd0_w4rQz;4{N*CVrgaNpjJaQ%Zjm+p9~5BKi)(6arx
zd+~!u4dnif8W=yAJ6N{=@uA$qQ+?7Mxr?rUydA-P%<l1eBzH2f+wIZZ%k0j3ow=K?
z9V1=2pJ&^59>*R1xm}jrQ;*iM6S%9%Eh?K&pXUCq>C#Eu*(!~5n{Suo(XD~w6z=YX
z`iXLX!|L3SI~@1xXSv5KYveIcD`MK(syWTm^EXfNwcP1t6^_cijwu^1cRQ$56Z7;V
z%v-qT&mHeu)KTtvlfqZ!u9yCyvE29UykT<ZZ{$8C_kO3{Q}ebn%v=8=_kaA?FBWP*
zr|hRv2dZWsl3HN*F-+>ggSU+>)P!TNt_DyS)<1WY+A#OYHGler|HCH!)Cjk<aH$i+
z?;iD~Rt&uL+J}14|3*%!8AGn+k-Fi0`Lh?b!~4RGsnn0?vx%P6kZq?Nr%*>ykLQ+J
zQsC&)Nz@aELzShbMDCBBKwY`{ca|HqrT(7I<ESsOyCPkwF?LCNovAYc+is7h*4S-%
zJ(7A8`{&yc)SLzz(jBQgX={%UrS>dd9Y2`*<FsnjKx$Cq6=nNVhsq?J>O(F1VX5mM
z)T2U6vU^aIDlH1^MqO$fm))7#<Pq!Ik@}Q0?`(T&RIZqx+fk=nqdi(vt8PUlx1e5)
znEkFPH7hf+N@MC)!pv?Bs9l31Ce){XRSgfTLk-J0Bkot~SjO~~HK=8uL)TWNo)rpR
zU74EJG-O!?>e|%cn6lKiV?jZssBblb#+RVRB?R^@N}a12*rYJE?zpw|57awvYj$30
zUJL7u+|<3|)}40Lz8u!M-%|f_SjT^*1{Sw=%BBvsuvX2a7J6IlK2i^lTOYioCe{o*
z_KLcg5V-z1wXsIf+$Yq>V?q88sgYBI-O{L&O+$v?rB)US9e9g+`8l-z4Qgh_^dZ-%
zn>lAVU#50e4fno4{Tvh#eU=)UFmu}}>S$(U>Tzo6h}i{>QcrJ1IUJ&<x<*Itr>^FT
zx%oG>HECY`J=9l^*w|gv*tT(YNz~a&ivqS$YYQ#0+d{qlVQK82)Z8)&4K`4B8?Q)P
zOYL=9wRko4ckybcRn*|LwT)L$hZ}4tlRzzw{qu*V)ML9Xg_cm01GZIKL|wK^Y8yvw
zj@{)EOMR}tCutrv`sUxcq)tcfca5f2I~=-YK7HA!0!K&8re>!e&otkzbL6&D2{WnP
z(Psxq{r0|4Rcg5N<(yK-hg{1rPs?+9{~Mpp(+e_Bv5?gC;dh%#U3W{HDz)AJ;W6{{
zJ<VIF5k!q&|2#qJ{IORxrPe=qdtB<h-A8Y!`BgJpNZs$0UEI9wJm#(Ekoy0x<>WW?
zfX|k}Ip_m#EH9-O+_zYA(htsA3Yp4rBX^Qz#rO1u1r~c#QL^)TS`O!<KXkM7E<lf{
zXi1ko@g`t$A$rB0fNu@zIPs$;V0ICDMyr6*rb?w1`|Q8AIK5+wzrCqm1`qo0ElCe4
z=<iUPKC;X2y!4Vme*MbPPcnUPNl%&UJE9_erK;~k=`A~boU71Z+WI_^9&=)vb2a)*
z=V=e6*BtjAQImet+WVIDoE=_$YteTqd!3QqGka<qgPyYMe(+4HM-S@jS=ChKJNDbA
z#QsJv$~VQ%RO>wr9X%#Cq9<*hoFaYc^Q6|MqQ7g}W>R7^`ctrbZd2)#TO6F|(vm)v
zJ>jVIs=5;@8q{{KjnjCaw)Cthw+qs@lE+ms9ph~KTVp*t(7(R89+n<f(zT%JDmyyW
zcNt(hOm^oE&P%({&-#zKFFkGK=!&Kb?eFe3YMALr**zwWT+oyLHp%In^tg#5a+t2Q
zxVOu2d(**A^%>?k+;p>#eR~dz=ts|MIdqHky&6NVNbf5&_`USM_X7)=P8dJ<%77ZC
zEAAMw#r%`>!iau7&7ZzLY<S;c=BK4Q+V^oWKmEn<9K9!+j{0`QIrE$8j|+NEGN0!4
z$YDL)%%^)Ys$%z%rUTy|ecya?`sLCt9n81c>pY-yee>;ByA<qH(sb-d^R2%~|Mcu|
zOL}OP_Q}#mFPJAqFZF5bWS-us@fF+DHJv}!Jk@OJt1c}MN^i~GB3SxsVzV~pZ7el!
z<+JqJ6!WI&wG$gTO24&hn9saTNAp&<N#Ct%-&cBXQoRq-f7{fZZIH-~sb|c|0896+
zwZkBk&tA98$pKf7sCnF*p8U|9Ec&u@wG+~tpO}+Je|E02Q+o76b27o+BPz}{2*~t6
zb8^Aq{mKn8$SB;L>Rr;e9ZDB8r@e_e^-j{i?SI-LJ$!BP&(g<B7i%TGe0C9w^z(0j
z++%LjRdcJ}NMBDkH;vxjyFfST?}zhwn%fv=Zsh{$^DDkjGPm`RxwYq{-&=CtH^}a(
zxz%r^?+?!LS$hA;Z<wC{wKOz&eqexAUp@;C`0<}Nf(5Lf?+YGyoq5gzCK&oDNpQiL
zj|(hdgXSMR1s`mD*UbV(DD$?W-~_XH830!J`f`upg-I_gf*Bq>YbCg$|I^R@V23l0
zw+Mb{`^ZT!g!x<I1xM6P-z8XL-Tgs=Co12|^aWEay)##EMXB3W1zW_W?i74c;$~aH
z7;z~lrZJn8y54yjSYzqc<KE0Em9Mn+26L>xv_o)*{l&_HJ@%cSE%>AJxeuOTkQ-<E
z3J!5Sy=@9uB>QAO!6S1{I0`1Ic6{?>W}N*;KTiUi3_8+A@JZ&OV8JL04j!Dy?9=o>
z_5`rXoqcr$uY~S(63kNP?<m17se6*gfn6eY-x>>kX`cMW6%6xcXGy^^Ym({<mKm|5
zgW#ER+xrWqxwCbo;F{%I+yvXWY@Q_errxGWf^oiVoG3Ww%mx?1I?L7%6TIWOuBTw0
z9&1|)?)ha+4Z%M7R~Hie^Lo|$fncC(E3XUy2OV6or9W6`^YVy(;GyLS!vzy9SY|J{
zXwK3cf{kX!pX&uan!RK}PcTx<;$ec5mMp3$SZVFT`(43HyW^I20W+OlFhFqAqu7Fi
zopQt;b^t$Bp6}TK4COGdir^^sm<#Q|Qt@+r+JdLfM^_X~Wfy(46}YP99G8}0E5E4R
zg0J??PHYCo$~n8W;H;jrQW}G`5+Wxy0&jhoX(yPg+sxSCz+LMjstWeX7m-vC{52`O
zjbN}_GtSfohjp3Jw-#7zf7q>Gz+;WWM$`n8B~5==9bDFEx^p$K+1}76KZDOYg*sOO
zqumI3SP7gqK4e5iuv+erTjjxPiNXEKf!R6+pDzP$dlTeP8tfJyw6`Sqtw)f(V7Qz?
zYm0;94g{7KEN2azT?9PWKJZ(?bOi$^7XsJav8Mk3w%cYk<Fdhb5!S=`z<4fJd%<~~
ztt-9<>(#Rs61-Q=YRL)aD`<WB9k?&2b#RXVW51LC-{!G4{1*(E)4J*lIIy7gN5O*S
ztk%!q!Ftx$202vC>}(zS30&x6J!24s-Ny)P^AF&|ZPtzNz=(IOWdtV{44m~Etk^#A
ztC>0*y|e~SdI4rU5ct5Ll(Nrq2K9dmcI**!#-NwnkK=>dJ_19&2}*tdj_ep*SFmJa
z@Vfip$=o581yha>S$YRtc_XBhV9QRSajD?Ty`d!pV>X%|mjcdAnqEq<X5+A>SHYY6
z!zv5r>@s8hC2;4h8TNubCx!1b)3e?Ad=Z_`fkD?t+%TxD;+bwUT~C8WKg`TFXs!Lp
zgvdE3z@$BARTEsAbM}6N=n5R&H+#?#@Tp%^ra^iRhg!~Aa1fko7u{5_>iOt9W@@ju
zFMe+5UNEbBOdY|k4)anCVywTX^8AS1;MW|n%>~0gihW~HWtW|27pyS|(=KUu+=w0E
z*|iJH38r1L=#D|5t+&Q3UTzSn-Im!)TsDJmXUEqQj5}xP7lT?yZCtSIj6tvsHY`tA
zX3%Wj^_!P_t^@NPT+u^t@3ob`2=;xwD!<_0{HtFZB<!^6mo?W6D(<qfhxsSL!k+6k
zn?GHB`LgxP%}*<naAv~-^V5qg`?7J4LDWAit!I8S_}FFhZ1ZUfEm^)L#(cUGi|=e*
zVi0(xMdi#V2QQD<vD<u`wsC8c&YEvGaKW3Mj|^h>FyA_d;OB_ll?6km?r{(tUB^5r
zuyp9&c=Plc%)PVkyg~l1=Be5Vu3m7krC{sKLw<s<2OZgG-o^;?R&ol?u4dj8SbNTi
z1i{<cCqJ0CnPA>(H^JRE&a4;g-T7QT!QcDNPcoB8)o^=rGT>6yU+Q8el$<jvo09{t
zvh-@>Ffe&3bF#qYaVd=io0l*r4}2b%+DR~aDRVO6UY6b&ZziCo=G5jEyuR*!qM3}Q
znp53TaC`EDH|De-Gp9aY@cWs^Jp{w|f0|Qp{DWr)1j|o)VHG_8^<{f=n`)X{RZwt!
z8FSOX_8Z@A6MWzNLxj1F-sV=i2+kk+sk6DQEzGU0CwSlbxty8oikn+qP;mdMFF6JK
zH~jbieEz?dQ3eH^{N}5rmSF_ue*2FlLuP?Y%YK;$-dkqKOz_gu%b<vzb`LG345F~)
zylqLB`QWl;qs#~=ES@qa{B3Dr5Xg$}H(7ESrg3bZWtMX?GelVy$lMTMaWshKaK3St
zYKDz8e4ORA%n<D?yJU{2WwFRCQOx3C7|RU>zXbeXkk8~o=>gYdt~e18FSEslfKf7E
z%nta)Af?$wCI-BdIip8FvdkK_11vIc<PT_Xkk#7aPyF*5reu7H!~Pd!_K5e7mHA_;
z|6qf}_Ll7KU%{ZVpi))*AIL0{<+o1ek+Xi|WhP1Rt7lMLOxa0(AImbEwDn7t`J}L)
zugoZSeOnsTx2(cO-){^898uBB_mIphZGA&zX36K<-Y_|<D_{1>Z4je#l|??sWqxt=
znISVw6`ziV@mX8-@wD6qVLDe^H|@C0Gh?Ssmzk#KwBHR1U0LIacMgL{N7P*HeL&_L
zCvSh5amso(HK;Z2*Xv%Ner48~<F#Gp9S5%oGV^?$TEn2+usYkPKB&X&<1%%r%s-{4
z4lqbKsoojS!iJHWP~YG4l*~f4JcDE&N}bZwAm`ZM!l%5Gxv0UEwK5ys^Kg{;D8i$t
zLD~}=*?XLlIVp8=fXqrklj|GSE3!$o$&Z>aGo6{VQ0AtIle!wjp4jZiNnd1s+U~wt
zW~koo!)1<oH?fdG_%1EyOx!Q?RIP~<WTrYfp{$t#%wMB8;Z$p8t1sidWWI_WU&Txc
zK5c7_zaVqg5jS6%wFbKVY*;y;-(QV8|2s2R;5cuYyNZmfXeJKN4vAw=%KX(}th>x$
zM_h}Wsl>HoZ`Z#&GK<}F86oqSn@cV;xeVz1$$6d3WkJqe%|x@bOFrk<GM~kanIkh=
zsWJ7;)Dze(Vf4jr%xYCfyUV<`epEp-84c@EYt%-W+qR7CWG1EsJ?o8pDD&Gkr$CwE
z>N%A$Q<du<TSg@P!7Nv6M0c6z)(?LyGhNl;0W#MmI2JP#+3>!l95={(7c;E2nbacs
z<r{WI=Dgsc&NAy|4at&uZ^Dq7X0p37AboHdGv$pM*l+MgGx5D2cydrP!+r*te?2*f
z8E~WdUzh{S3{00<aOQvsG7o0;&ytzYxqq<Cg;&gPVm55uFGl9W4d#<DBNpqMAai0s
zpQ>g8bupiMz08Z<%{O6YOfuh$xv|V2^~}UN$$aZ=GCw{vPl6e;Q_n3jM{YDvidnK?
zkM%N7x|=7-OnK2fS?0=m-Ab8>xW9SoF*0AiHgAF%vul?inKRd!H^r=(tFxQTn<LDd
zWaj+ayjkYX;vJ93?CI{%z)auc%_&GUr{UJviXDoWsl2l}C4uI&B%4$7>i@j%?*q-`
z9%W9|5t&Obn3KkATBU8Q%%@)FBr>C(GAENcwQTE?GOJE#Rm-pej^-54F{k;UIo0oE
zZXMpDw_yx|&8gom^XnIL6PRJUHk&AO>_T%>m}MWCn*(oLze$i`9yXg>l`3=XDRa}9
zZHqRFkonfJ;XMy#+_eoF$ejDm+*D@WroW}iyc=X+%P<>#&8_yAxwmlrGv>B`@ElOD
zv|&Hmm@436s=;hi6}HP9T%*ocnT03Rc93~^yQw71#Gg!MVJ>d^Ygxmnv^G`8N#^4N
zrV=qD=cxHa=H%aN)Rb9ydiAj~FCRCRjF~xiwZ}3ycdS~)Fg9&X)pL~j`M9Zs%+R^3
zT$VYyedT<H;i+n>W?Px351C5JO#My8jWSoatZ-LmYv1yP4LelBRN=NVV}CT2nK`>&
z*#w!j$Co)P^Y*&ZS$@pi4@_le?ygX(yUgB$OHP&fJNBn|!$fT{UE#3I;dx6uG2P;`
zfBWM34O>;#bdlPIxoTy)N)MUK-<eLsZ2n7;*)pGx`f-C{y7ri^bVBCzYo=2%tN&2w
zi_Gf|1&bMGtfJ{^wPbGJRiK^B?ypVfLyxPLf1K%to~A1X$Q-{QZ<NgP=S=5BtIL&V
zlj){OrmOxfbG>Ko6EfRx%yn7j`*hQZnej{Id?<5%FT0mA>(BV^z0CXjb7UH3@3ZOZ
z|H#~5>)WrU+yB4oGyg9(^FJKGrLSLw2gvjFAK?O8f5{X+!0Vs)7C3=T*)N3`c=-9D
z1#Y0s=i9;$^v=3$fg^~>JRv;6p-+DcSCEylN%(?#8Otni1}-0?gf~d|5Fp$^%KLG`
z9~62&zygQR@m)LN5v*@(373%krkL;vZ(n~2fK#aPI$d}Lr&lM0TUh*ZgYXMiUd#@F
zV<_-qqVNn3&wB*GHCUh37QSK6)BFK&4j-R95#FKBlf%M2xIT^-{$bUlss3;fcOP~a
z9-{QaD*kX0{T^ibp=-=dKkEl4aV{-Ec!|7ell<T&9PYOjej?;vVLv#EgLm%=Px0@a
zjlxy5xZ@>!h41aQzHk<MZsil+A~W@}58OrL)J4Kyc-?gLfy3B!ql)ktnJJH_!DTc~
zStoqPwCiJq)A;LJP2n}ZTz%pVx6$hAYT-A6t~d$DarAOo;W@s)d|kMXu9xNr-w}P$
z!3)mg+J&!E(OgPj*gh5RW5jtE;Xl@#D?Jqs<ki_T!h<w8>n~i0|Cw6Cha5efIt5Oo
z!0B+|Mf#s=Alyj8$$K8?HP25(c)*b~IAJe5N#OC+$#5lSj|B-|Qu0_e;Y`LHJtMry
z_9GL8JIQh6N8wL;9^UQ_hqCNYZ{bm1AAC0vE~WLsIl`wzAE+gqO4|OD!mBjcKT^1r
z8T-DBM-NKf8#^A3rOw`3!n1_@eZ&o}<>p@lg>R|**Q;@GE@68Dg?G8LyNGZv4R<FB
z{}PqlKscDEyN(DC({5L9;bNBVyyt?hl$GS>0w>ci>60@W)Ak)f&Tun@cH|R&X5#jk
zF>o~Jwv`f|ruMdk(Qq|UTdN9R^JdHXQE)cBx6~5eX6NQDBjIjJZLTN$O~9sYPH;Hs
zf7TNor}Lj%M!@B4-B?TboS!zX9}cGzxS^`>I?vW8IKu7pSzk){o&D=#hQaatvM!(S
zJaKD-hr;#bTAMWloomXP2}9s~(pRSsM)T^uy5C^9pCgGU2cds8Ol&p?4rtw~jlu(!
zSye{3py-t|g%8TLGOItFklzYt;e|ddztRtG$ZdIR;fEe3Y!HsfF`=07L^qZN^nokt
zyX<jqbhJxLyZ44O>ajHG4>YxN@n!yiJL(o6DE!g6B@cVTA@x|&NqD47i#H0F)OT?~
z;gfDGa_<hO<hbZ!H#E413+r`*TXI`CNBE@=aj(0;G5N=J6`tw)xOKuc#Vp7rd{g-a
zBRau3ZH)c9Bbr^a*y0`Go=(ko7yfC`{F5EvpkB<YC_GfaJa6Hm3eP+LJG$QLn4f=#
zlWG>@E4<XDxfj~PO}WmkBK%a2xn9CiEr~wW8tt!PblKK$RhQ;W5WZ^Soc%4~tP0F2
zB)rwesNuq0b&cBG9DVTR>@UsWu;$F}Dm<3`?1jQ*rObNN1l`boR{bV$T2*ER2(NV}
z@>C<ZEziiJ!f%z2bQF&3)XcRF&=#l8eD@n%SCyGfh3~o)5hR>fP{gVFXpZ&~h3mt8
zJqRBl{MUl;rNV)A4S!GvE%Mv&8g<~pl4nd1K5XKQ?X}><s?YfJE4)}*SX1G~;=}xf
z9~&5Upe7tyiLe~PlU<$uyKrUmr%xBYtl#wG)!@v2nx0#Dv((Uz!ks0A&Jg}=bm;La
zaA?1V<`y39Lr8n!()Nag2%k11<WNO8wca7$2(MNlq@{3cuY!GrU)vj;Tn>(HcJRlt
z@NAC3^@MAyA3R?8wp_vMO2fIO20bVR@3u9lf^cu)L4$>Va|((T4z797g%W6~C4%yn
zfQx${*k1U!i-8v5<hBGR7e!;86ZozO+}xzVUxc6Q6F5pZx<-NVh0$Ki1YRoySC=F3
z2jT0USsjG4yJWQpZ}+!#R{^-YHP+Yp;qT^Is|kk}Xmu1G&)vE}xV+)kb9vBhds%bk
zfzxYeZ6Ul~Bde!yd%s#Y=0eY{WKGWr$5+Z)N_f5>t-XZn%Ws__d|z(s{v2?A-&r%h
zh4=f`TFdCZaDSuz<Np>LCZOTJ-&!vjMR5Gr@2q)*3(Re8Eqq{ptCw(sKUy~#7NJvi
zDeFVSC|EyNvX&8k@K<YZ;RqX9BZMbxXFX&Xh@qc)S+k7OWPZkQYdzr%-K{Rd8wOev
z3}ey!!#rz>aidImzs6cfIK;oL9fe1{WVH&H_{^GY94md^<OqCgn2%Yn%LLXCUa?W2
zlW>cD0v8LvI4SUoVM->wm=jn)c*ZS(4#G8F473X0_&#utVOIJ-EfMt5D5Z0sG!LpH
z+@n*FtMHHEL8}ZC)ArHUpu2{Z@qd^aR9d*mT*3W>kE|a&S2#(>;B$t>aZ8&WoHq?_
za&NGM@RP5CLxiKO5OUD4KEv<!4*AzGKuhn;2x%dF<=zlq;VeId>@iC2z+1nDW*WvQ
zE_HNhW8p6oLcN5;Oby*-6yN?gewv<X7^b+Ce$yKZpE-Z}G~qO_PXEiWP(!Yj2>W6f
zsijv3hP4uYGd?UxIL@@NqlUF|zFd9A_m|;1C(h_9d}s2EXyH7+4ZmhsF7FFn!%JU)
z`&<w{Lio=I;cE;N*7=-$#4DpnN1qLfXdqnZr3ioFL#xa@YM3+E(^F>_5MK1u%>KfS
zmXAyje$+GaxnbJooH!HNKzPzBvjT-H^`CXtsNNpOQf8Gr24`wNdyMd=b7pThjNPCk
zFK6cv{<LdUPvKBEMlBN_wZNR$hT&UqaN?ZS!lz!E6D^!-!{{`_0-6|w=mz`YR&&gq
zA^fWA+*HF9hVH#Iw~p|v&0<1?Yh4|4)2Q;He-)lr_b)itfO%oUyS|ur$1si&y9dp0
zDE#ZG`BB2bHj8~~SjpI38)Mt;f{QJ`V5#u2F$=N`bGatz`?!9>%lgM{H;m?p9UtNf
z2|w$$aH4Ru4;P*@tY^SB$3?Zb!PVYa6eWCZ-^FhXGrD}srNzC4x9zcHr(sN8HlJHk
zO8DDu@d3i&o{LX6tZM9^J(hO<6E64C(yhYh_FeXqaJn~^1q!e0nDERnvdh*#Oz0#0
zuG{kchN<;j_hI=j!t?sAh!d_i*UDVN_eQUrVwl}u)|6S5Zdl&MtJkgSZ5ZGDs~aXB
zG42O{^REpP;edOa{{<d6eRUb(f~TyB7Ct!F+FZg3$F21fUicUDo8X4`uX7WAxR3cH
zaKz8nI|@%6xZ#Fjpcj}=-B<YHt>&A+8Fx0{4Bj~X&vS;co^8H$H{p*<nI{2<ymNC8
z;gNfrCk2=MW=mh;lcUU&gj23<o-Dlbxor;(Bfi!=bvNOc3z;_o$Gm-qzwpfc%$tI1
z&Ps|AzImy6lW@-M%$tRGe!8ofaL-Z6rwsc(*PMbu<}_5Ee`og#!^$U_QxafKi-S2e
zh5zsC_-nOc?%mC)Y9_pN9dpv)rc?L23O_x=oJ2V42IgeKQ>X23C|q^)flEdWNHC{(
zqB+ei&8aRRy!Em}8;xS%XHI=r;jeR;n*fKs{m2~QvB#L30+(IV+#Gx(XOH<C<)Np!
zRaJ!7ZeVU2-1hSmp2BY@oGc#+$KC(bDdD*bn41dMee`q{;k*6MTr$eWdULCTg!g`R
z*52Iqd=YETJuvFWK2rr2m})S|RE4g>gI~Mwt#IMd7n6k#?`kRuocQ;qvcQWUy_{wg
zmHnpb#0x*(%2Xma@-J6Q2v7dkwX4FFPrE)}`0~c4lEIm0ru-zl`K}wOMzPszs$PQd
z=Z#GzghS6v{Z)AMJ-0p>h3AH;ntO#$Z(%Aaoch0adJC_9@NNa+)<f>SGV0JZQ-$}M
zYMf}Q@@(PR&!ssE*FHDBzVPk+9^?v!b1!WwJG}edhg*evU-c+l_;=UGPDY99VY)(d
z;o(0%DPg)r&Y(R{-y5|m&2*8AM!7m*y2=*e<qMcj12=!=#U$b97r*Rdl&<!sD>V|H
zzJ}>kaP@Cr=McU=`OPz<jNLI^?UL~J9pC*e+<hU_`S4?=yq{;fVT9?5fx_dvd~_Es
zzn<xwcr~*!dYNw8*>u%*!s|z5HWF^Xch;}M@0T&17>@tp=TgG+Z_55rxPGsH@(bVJ
z`b%!3?Bz6F{X60PFMa*ibo+0tbp8K30P6q82E>~G4>OQ0TEJI}<9~X<5zz$9-_B=P
zguywoEVB%wus_Eq%UjV0K3Mu0reVf+?<{*nCwOHkZy1PPcF!%rq8B{2JQ2+x-O^Qb
zgS(ckq8;3{6f+KV2lKb+`4}c+W3CI9JE9|;wzM@2hiC4imNlX$?6>4I%twpwlPwcP
zSJ-N~BHF@wOJmU&R$7*b#<1A(jd4KO=Z&$9HVn#wyfZB)MQ;eQ)H2M9W4>vYXwe<q
zEgwaDaJCE-{b8tOuV@gxEftNUqIZFgmQcgc>?+X0@>KMQ`j&2nxv~6E&9YT=iPDy0
zhS6~-SkN*}^oj2*w?(7K2xu)j#nXUQqE*}q_};iSniM`CFwQVT@r4ftoEP0<dq91|
z7>)XIRY0uh7xM$Meni8V9xzmN46lF#qGdP-R5p&zzD4^7gc;^3xu`?HGto5~1#~lv
zl%-hJfGwhL6b&e1n5y>0zYCZuI>%f88=`gG^=~eE$65bnqIvA`&tX_D`=8eMk1~u`
z>`(LjkBk0c^{;7|u)!tW{3AsN8Q}j~w2*fGy+jYG<G)=rk&^z!4U6Vb+RoqGFly^c
zzw)~&`bdgjbHlWaFLTImspupd{Jt>^T)ndM{G3ED@%K9-n#mZypN$iyU%BpnVWOQh
z^m{7$Nm)OWt7|lroPHZcM|tjBz%YC*D_ruOAbQGf-wUFtEc2}=x=M)eT+vp>`o0%^
zrH5}H!xV;8`ptKT=qx3Dix~#7edRAcQ$=sN?{iHwm!m$7M0Z*1vp}?$nLeLHf0^Jj
zz%Y?Be(vd$EIN$6&rgP->{zv!kGJSC8PifklS!G@NOYOq(-w#}vv695=rcak`WdEk
zdUf-+kBLsxbXqaPfc{>i<g_WG*JOEL7R@HbyT0f)JH4YtyP5C(TJ#$a@9u_4_5Y=p
zx5=9}%xZ1#e1>6d`fGk~SJ88xdYuqW=crdz!@~BhwZbbzw4DI2G|_hkd9^Z3?S$G5
zyy8XYDdd%18?ER0)B&RR9GjXXnoq*iB8KH{Q`dK@yJ$asrk)l3r}osEh6x@}FZa~x
zq66LYOcyO^w`Xh7gQ7i`h$iIfnJKzZ8_zz5Q4X>%>A6Mpp*K_V8>YGGZ^x&&h)%S0
z$`R3urc5bsTvy#1be`gCnCZ0*DonX1x>1HlJ;PW#HazVSDf&@@$K!@*NS+>TMMvu7
zu|%|_vL2sAPkKAKmtnpG8Xuj!L3E|K$+-+8Ucbq>$&R8gwVb?LG^WCnix}3tb<^}o
zZlX0MO*$re)AUK@4YS_0*?>vjqC3@?bWyaY&+aviJG)==)9%5BiQn9Ov3siMP~+U~
z4MRV?MKkwE(WCOZKWKp_b#r2K(WTZ+j1g_hYvOa!r#eh*XPEv8t%^=uBsx{vgtx8G
zsy0vPD0-Fu1e5!3)Pc?uGDNp3F`=tySLx$dh<>$Yd{!GYEWhzRM91nlK2fx+BI7@c
zo^{8qr%@h!+pTj;6kThITXs9NtyXS5Mc>NfmM9w6<#C@y=UOtZyJ%fw#;p{+tIoJj
z?a{n4$956j>)_aBqJ4#reJ}b~udyAB65{Sqa_l0}!S1`hbU+JR>)KlMu!*iQqKP$h
zeI&Zr7njDOjU9H05PdA%<#s1DvK}sVL?<ie5-3{PP3KFZmo0OyVw9P#T}C;3if&fJ
z`Iu;DFUOQH?!Z=Ew~lc!O3s|Fo@0_lM{6=Bk5PE)b^B-ZK+)6ok6tI5TF~e$(bd|I
z?kL(??$L3gubmwAxH}r#%ux+RXX`d9RJ67qMqLrT?fl3}Mp^3AbIwS2(cOBD+%MW&
z;gR``d(pnvC8t3~i3;pB*J-WjaJ`&9_Ckv*?9^8DxC<kqM3ajeaZ7Z$?jx#;HdkPT
zr|5I1haWUb*W=#d!wVSI%f64p@Bu~v3+Q7ve3j^Rha6w`L9??sHWl5jxnrnkcUi+O
zh<=wetdvpGTKAhYY_#ZjwT5jLE$`{jEYb54hnl~)#%OxOhenF7S9<7GqsV3Tzc!?t
zacj065Iw}%D0POb8?sq+zFb2xMe92-xV7kg(+1BF&Ch=D1=0Op3@Tw1zh;9H2MrVb
zZ<zUaXn-XKy$~Jn!a#e`0%r`ICVF7&fd@nr%p8!*sE9SpZ|P!w+XVAlqeUMqH{hE2
zG+9Hg_AhN5rY+5<9Bw{su=&)9q8DcMdpZ=&aC5&}q8pAj-xTezRKFzA4=?o18is}#
z+PAsrh)vCtLQ8zz=aA@$tIU%`QygHPEV^QWKH;J*9_)Qu^hM9!1&mT!%e<BDqBGw5
zBTBT!s6Q@<-q_Z>Ni@fgy?Tl6xYoRBw8uf_&EsFq->a}uV(Xbx(MxnlcXLwEA}jSg
zFM8ya9zPi6ww5_n-9(pcXigg1<m2uqMW2l8p4%wBRn4hvFFIvbw;<6f*LB-3dgVZK
zlF=;lbZa8IWwJTxXqPVL<l~Pm(e>pRG|XdNYKV^MX>JNyW|c0>M9;j``KD2xKRE|>
zE@o8d`sSAP5N-2zr*P3XBRU;6O7%T+E5C@&`KV(<(K=%~P87YfwYkY?o-ZBli|)C|
z+;p_h4i3FU|9syeTr|*S9S({P+Qn1~w9rrO>xdq@vi%s*M7y_NBD(13-!F?cn)rJj
zqpnvmRj8GzMgvV%nj$)BqN!A9r9Io-5xw+t+agApuVt!QN6}4tm`aCsn$>2D=%*{%
zq#Gsw%lNKsN*GnYuBnopMN3`Q+F$h4j;4~LslIKMCc5e(Q)$sw+qLQ-`s(wRUZSza
zv|J}TYjabn(OMt0$ZK5Ll}#0IW~zB_Q`N_b?wV>UJ=$xqsr>Bc)NKCQ9S!zkvl^nq
zdYevx7F)jAbkSpvHBB<kg)^qBq>C<Fq-kN}XsBkoPD{~e9Ze@fqs`SMPITH0rc<HS
z_G<iA^x992${J^cz3FP5M7M2gIvv{W<Aw>M-$t5Fh=yCQVTS0q*G#8G%k?##6W?<A
z22+glBHVP<rK0P)m`;nfoBy{rqVH}oofwU`k9`}_c{A&~iq^ZNezfSlt?TbL&W<yt
ztKSpdce?5HXumb<)fWBtY~4Ph0lOPyfDT-wZh~mRNp+5i9z4Jx2{hsC+J%gBzOq3X
z4Gh|FFsNgY=)-BX0*upSjzJ|WL?^CV>!@hOC(Pe(ieBt$kPMn}zF%vLZv3Y~I%vn;
zfAJ9g_;t<s#>ukUprW0kBiFB)B3kn08d;(zPccXeO}SW&rlKn+8Ki}_+^@Qi=*t<^
z78<9_I)ln~i_YArT8e1RDOEE>Z}v7w4$b+es`jEgCmW=P_B`O{38FuLsxs3!aTXa=
zxK?!NMpcfA7JaSqebJ+*8YGD(U956R(WQ47q=`1&r&15mr{7l`Yn(n_29<`0PF=6!
zGSR9pRM;(g^#p@t(X0zpcrLp2MuT+Gt~-}6EBf`*at%ep4l~FYulUd9#u$guB!im$
zMbCCJNE%K1o3a~3*IsInHrjUcGAW{O-!w=ZjoaHGb9C<FrAvy|y}eW&(Yt$<YA2fa
z>yiUR_l`73AMLwlNvr7J$IT>w20qG62I$~9e%d2i__7jbMGtRY;;wN{Juy?oThYa*
znn?p~yh!n)qK|JelL#7lw_=S%Cx2!p6}0j&Gr6#nR=KFNab`_4Q;nDC=0nY-gLa<v
z<9yN2W6dOlhF<^2?V_WfH<J=t`ZzN=;d}qS@Gax~N;gy0Q_<C17s?QA{dU3cj5{ok
znZgR1X{?x;%1VpQzST@>Xzks8s4sf^Q!~k-xrds`4$pkW0=<pnY=D{ihKl|^Fu${C
z@E`NJiw+-cCPlRPTKR%Rk3VT9Ni_M<X0pU%|4rV-#?iLSOr0x5pKqLJy=e4TzTYZ3
z{X{dVqSfd7e!uATYs@5zX5TjVY0>TPm`NAy-p5S7>|htmb<;TMZkwt2uITt(bEb=y
z|HSUG==s5Bl19@nZ}&=c{XJ&VM%(ZA-3QV4-<nArjenMz%+dL)=g1bVpQ)W4KS!hY
zqxon5H{CPk<M?ChNB=)-w0}GRuK)P}?EdotB>d+GXlDEXcml3}$rfM0<S$tkya7La
z`6T{;b^m;@;1Ov5&pYu6+{=C?UID-C=i(PAk^R_$XJGs1bny*z|9n@x1JAN<ihm$9
z>zV}*LB*^K;v?9bd0M;#12T__pWwr%{T4h0b3P@Dui%$YTP=7Cj%TbFf5FI%l@>e(
z|9)I7K7&OcW5jFF@Z(JJ8(jJjWWjSV;lniX9pwGsZozx7`n|LG58A#TYQckW=Us2{
zA^5!OC|-o(?^=i-VcXmK7CZ^v-&PY}!m~G}EqD{AzbPpGgi3F|v*1zK|2ji_3WHxi
z6|cglSGUBkFz?m*06YtIUmX<R!r7PG1Mn`mzFZ~#g<LP^2jF2?@nX987+SsX5--E8
z=g#71@P6Ju08c})=MLg)*!HZEcpG{=t1AA67f*`@;Bg3l`knY3sy=-yUWda^?uy@G
z_>;5#cpkny-Xp$;#gEtc<9%rSc%Jwlu0FE*<ALya<R(6dLXQTB7h==HcH)QV`ml~a
zo`|OpN{TNc?17zlBYuAHO8gOr(^JGFF(Unt_$2;K+aO+v__TTAmuQye?}umN=KV3^
zoAAEhUAz;;?>7|xMAE&oet0N)-^(dJig$OPi<ct$?j`Y4)VaIc7f;2xJIlmZG5$`7
zFW!p$cgBjpV#DnozIZIU-2P2`7SC>#6t6}2tuH?8pw_r${+@H=xj2z}RD2gMscXf1
z@qOw{@n5XDIl%`HhQrOC;=_1+!(O}?VK<72AEVlhjA?i>PNbxWFT*8ew|F!1q%0JF
z#=7f1)9`3?zCK8N8qcmZorYIq=CzXI*ZB2XmN%Y_vsY8Zw=v=BPVsIOx;kI{8(Xh<
zc;n&t<4P~_aeTO3+Z!)O?B)F8=V)~KsTZD(8<&oXufzA!3NO4JWiJJYzvIBgL0)(~
zoGvyHpNHMWLgMvUbK$x8Jvv`FCZ3NM=M%*D5p~}8e_Y*robyzjIR5mW-qZW(J#){@
zbY{|-&P+Pf&Sdxd6C>+F+;uUFy2e$sDvR9}v3U7zo_lz>JmDU05>cQCK9rjj1PO96
zC}3n4jMt5<ixm+oDi$xV{hb{B{quX~^)zXlv}w-y<eX1l?~@?=vHq>MBmeRIv#aMh
z2ITx_1IU4tp0$w$dE}V~kOz6+GnancF(H9xK7?Gz?N9&J#~mAT`qO#jLw^0u@wtu>
zx%!)5M^0q-o1aBi#Qw&)$cr5Q#;NBzW@PajByuCqKK1&?96R!{r@o2&2zW|EhU8)6
z<H(V`&v*;6B)CyVp5)}$fAw#UDS7+XpFpnUjVD!POSC6Hf_%v-PwxGjV@zIoB7vOA
z<xl+gzdF{W`NVz5o7j&Z{a44F9D7_q?qv1x#ea3|$@7o>zUz!H{`6zt>^cTz_Oa`b
zLwWjZA3+x7V_(}v9;NuTP}eajk3IT5<WkOl^fqKu(vN-u`ILwBQ$Fe#m9z9Taw;+X
z#d931a{nWDBCjGo@|klSvl4vdROD9f`D*SQ$F98ltN)GsivOzvWLO3de;PTKGau%V
zW$`_nLZ0Q$hkkUnV_MF9=r-h9ybqm=Y|EWr*+;(R%&!E`c8rVfEB}F<%Uus%kF3kP
z9{d3EF8G6MA92jfy$?)2?2I`QA9(b`j(v$dZ~^i!4-DV-VaLFnHOwOilN|o|Lym=c
z<o-VLFlXQY(GNK$CV&4Haxq{3@}D}6jrsVOA45K7`pXv}BV*ooI&w1q_r46WGAs9e
z4|$pI-+Lo6Gso|JKXNn8dl!+N8Qt@X4>;qsufFH54>*SA&G&p9Ihxn+ZX!!_%iVuG
z%Nfgk#@&yc<(L}(-3O7Yx&N*=AzSmoy8_79fV-Z0zhi8k8eE8+%_j$ci>%G^AcnjR
zyz=P#9CLHxP6fFe_RhB<d-Lm)3FL2XKKa}~I|k<+Coe+|Cv@^{$l^Twr3CUg-7lH%
zbxh98mrfv;^PM|RLpJC59Z}?S_U`zm=op>XZodFIom+2zGqO7Gyxohu4srX}-s6~^
zC%*Xa$nAXci!Ee#*1q`0KRM&k|L3;*{>d>s*WUK8$no&Etsu+ezwKx5Mq}0cH^194
zJs<0f$n`Asi^%r;_|_MY?@@2P6d51>*1ti{CvdADS)WI4(UJH0#4YC|^Rsr#268{6
zn_oH8u|J=?`DWyQ&b;}bkO4~FoI?)i=`Wbb0v-K=j6Bf(7ubJvOwb#jp9szvv3oy%
zr{LJ2b3Xq;<bxJJUlAN5^pl&OM^5O*n=V3D=**k`8hN4YO>dmxm?3yYWaNe}`P^B^
z4xReB0`f!t&zb+=7^26tBghd++Ri^XmZ+`$^6k!8{6F0Ig||DVXn3Q5T+w+qMv*OQ
z-1sQ+MX!DK<H#7@^;rrzqwZ&a@OO?iTKnt?<c(gv;jfW7I(fry-{!cZf4QNL?9s{%
zXCi;}>h+PgIR@$E^^YKj^wI0P$Rg3#Pa}`?tLy&rbjKv!ecch{lFq$u>vYE^ZC&@%
z)12!9Os-W=bBxl1*K)`yedgLX{?@Td?6tQcujIM*ACXyl@|qxWOUJJnBD-|jH67%a
zlGo(k>KLXM)F+W+x=#H#vP_~ni#*eu`rN6GX?pqU1IRTEu3kIUu}$Y){lm97*CA+K
zef%wsadKbHAm{YdRWEUlbyBXn9C@dAT*V^uRJrOGZ+6_%OIKct?9<6BPeK0ayeofw
ziesSmuDlUBsKAwfgDjMJ#qZwajLW;`iqF5vF;VZk;xy!<YFGUJ|8Z>8>zCh*e3X7U
zkBroXm;d4aI8N$}%Wp<jYU*+xd8t<}`~6=#X6pXSZbokE&}FA1J9YYHZ~T=rzOQuI
zO@HMWs?nuyMULveOJ8RlOLg$l8<D5tFXfP_Dqs4meaBV(T)7t6st1(+gM5{&{Cv+b
zR%a-eBWE?Iw2-y>?TMeXopFMXpSY;)n5!#JY#?{_{uAGCIrge?;t=vzz7tExV7+k3
zw~@oT^^zX4Sm$3-MIP(aOP<_uOjhZVvysbs_2SfyW3wK;_yOdzuDJL;$Y_1=Vn1?P
zI~U)MtXAyew;`|f;zhsPcFfk7FS;JNt>YKLGXT(Ty$9Y;)ES@HxaguS$8ZHNsw2ns
zUl+cx=~%A&F8mboTo+zgMW*Y$7e0<$7jt0;*{=A75#+mGIzHHNjMrC>za2R*cqff@
z$9kP}{CecQPC3pZ^Hn|m-*v}*O)fZ!?ANz1SVI2m_6we&9Rqgwf-Z7k@3{cpw-Z{h
z<^}g550<__Kql;$@*h?m7xoSL24ur-miLhlJ0QQf;ux`a%ZHH@+mYvy70b#7@?yU}
z_90}(zI`l=+}O!uUs`tT*hR-qLw@YT$9}ow7_zq<yA(OHg=6c;lKGGQ$D%Xt@};Ba
zE;^>{iK7|h%5FY-ALZDxBS+6bzU%`>Ute&H*(pb_M$T;E=r*!u!K2o^Gfwm6BfWXY
zoIQO6Aa{1>k>Q+U&n`V8Ab)o5k>AZa2JIb3u0{@R=g2m)Xq6)`%sAsZ-AB%waZK7v
zhcn2fee>|W(~eCW9DY0UX;&Wp^^{}OK6Usq<kZB&b!62}Ic$>7IM9{D=a7zBOCOFR
zxAyx(cT^p__Tr&akzaf2(9bH4VY}<lG33~;IW&hX+rdMRBhU7cL;s9S+uILe$hEZ(
zeYWJ-wuM72<l7R5zE^aN+aC`0kaK(KU=~?7^WZ(myFGO9ZOFXcdhnNdXUys42QSJy
z_U+#fE+PN+k%M0cj)4;nz8^WbHyv~X$HKuoHX;v49&8~K7d!aftmESTc;Gx_<9>c1
zg?!w14-7JnkuwhbEpl?h123l?E7w1840$>Azzi~T@&O&Wx$_Ua8`-%JA9y3_jBkDC
zfvb{^p?m9rb>!&w4ty)&SUUQ^N06tRIe;Tmmp$+W<m!S4SY+$|DE%<*jE5ad=f@pm
z_Y*0DoSh}z6?3fJGt%E8Z}&CnXHm!8-7g(M?(Pn03fa4xq=%8eQ>A}I2JeLQ+psg1
z_Na7e*s*w@kyen$J6C!t<e0p(rL&OBd%uK*9Gmwp>3Zbz{y}1p(K}80Puy{OZ<aoa
ztR5?ck=NUiZVfnQuOa<4a(ipikNl3^Ta-SD{N9|DL57c%?m~{QB)t_`J|K;}&bZyQ
zbja(NzJydot}iM*=y7acSULmwK3w{h+cAEA>0;#kyb^`1pGSK9FW&Dxe=&c5fZoq>
ze^>p*{=xhC!Rx<Z(ldY203SjQ5R<&f0=gvaFCK6gnLw}f9jFMt@F&0YZ%`Dlf5N30
z@_}LLHYg1~@yDq2CgcPYk_`pI$v>o}Pa`h~q#QDXCFvgI21)5OWC!P@m*ExIhVZJ2
zN1$Z*`#094DdY$n(!)?V9G~n+0`i2c^cyH2zV^E}OA2y@r%B7m7XE|ub>s`*CA|+B
z!}m-73r9dc{oAvpYoVa%{PtXF3wguONY6o8q5bBlbPjTdC!`RvhpKc7@`pD`e~k>{
z9nz2Bh{`)&yI=Yw6dK%XUz4)PBR(VD4dsUPD@!^Jxx}AHFGJBW9FL`=$S3|$nnp%3
zc;FG_6tf53iLBzxf#1PVn@_$<AGiX_kbi!4?*NV5;#&_q1I5U7zj)_?4<Wz!;RF6(
zIEL~312-YZC?D8ImQg+M19(N3FaErLpa<p2n}0q$kU_4|IB+)<DbmZ|J#aemjXyu|
z3Y01j{_KwjE<nyPc5oh9NAlof$UDM2y&?1Xrh|Wi%H`>w3J0%);^jj>{m4NE`Nw}h
z_&k&_UwG;AgC9c<^45a{vXBoQJc&G{dGM{sM80(JXHd}$fAWWe$DpV=<0pwjbI3<7
z9C{2&o6G*YedxW&NxuEi|3ZQD?28{cbOZ8|2M_HcGkMLS??I(=+mG)$)I)aisY6-h
zCto~tACx?Y?cX2zd*mq7hhKxj=h6RKIeaPdl&2hCL#9$Z{48>npE~?6$W~r?ID&lT
z;PCBG3VrH_-#q*`$XUL0_+==F9{hp($OXt-R*ozpbGdWGK<@G#M>@z}o_hpG{_@fz
zw?c{ZiSONc<ju%oK7Hh;P$=F1-ItFXLmo4DbOD*ng`);?nWr4>Ae;Gtqe0{|j~u-X
zN~iO`bMw(tk<)zQ=*v(*edUFhj$VkorvF$Cnazb`&mgz?mSg82yZPZ`1oE2~9lHxk
zs)PS|^4Q-Y$NBAJzk$N)iU0WZv8#~h%*xxybneLCg$nD7&%Imz6tbNM<TCP|H_JMd
zT9<zN8}dIR=lM(7`)$X1rZ2b^dC%qr@IGHqcfIF=SD^Cx>bDMGa01!S+b>v0{`1=x
zJP#$<t<O#_I3GFC>hTh?pr;&v1bNVNj=v9?P<Tgi<U+rC{B|hHKJ)ZT$4^H-G=AZ)
zp)`Bqo6Ln*BPaUa3wMzfz3@UCj=H}48~0s!7|OJFeB-|^Ttsd(c+s;^tZ7d*F8Ubq
zqwl#0JmnbD;}<=Q9O;)YdLOc+FJ6QrPa3=UB$RIlzP@wu+mS2%;Kgr15%<iKS6r+i
zU;609ryyhc>cy`>HTTF9rAsbH*7Vd%n#h};e~Arc-93-rddV^5PG7iW71>kYiRa<f
znQnWmapKcZ;_;8Y|HLeEs8^hL8VbD|zxMcvk0Fox+Y`mFIVN>Zc?`MKGnBKDO_h~2
z@~ICf4?*d7ss3~2EaX(nm&SC*s`8iKkG$%^OGRW>@4GaJ-0JAkdyri%UG{F|S5Lpp
z|5eAZ9=dD*RpF6`@4xI!WLaOi%!fSd)a7?Vd3gAtGcG?9xz-CW_dev<R{iojk#Bwd
z@-vZftzF?m&h>p)+=Z;`HCMa~c~|oa{6WXO2Clppx!1ibMPy&kyE20O>&Yu0fD-b=
z@TDuyLJqcaRdVQ9*mqp@2=cJXRc9j;`_xr=<YL`de;wJ_*3}<JKK8t;r@!nN*}>H&
za<VU9{eO{_ol{qkmlf6TLz#Kcz1OM7k(+%%Z6Z6Hyk-Qi4xrz2+BH{0$@$THj$iX;
z<Y=F~=5;7MpS|02?JdaDve%x0Ozmf`^&?mN;I;Q7TRXY-gUHuzT?g)RjP1GCJ%ya@
z-Pe5*S=(P-w~V|kef<xiEdBDGAHDtra<?b1XOX>q_4;4Ks~0?da^(hiZxg6d|K)~v
zAcuSMhR{jJ;=X#r!^q>VeYT5CZuhe@$mQPk+3z5m``TxZBcI#2aSuvYaL0K!z6RCn
z)9@}Xw?YAX;PyY<_)g??+Zu7ZV|FF&3FLMk(>{spuK#mu$nT!|x&MKZ_L18z`P{Y0
z@jmxC9$DV(O@8Eg&%EhjC~wvNjW>M^x!#}Lv;;-2zrXl-cn=&XbkF%bJOcoY@4cVr
zk@J1y^8sXi_rLH6^1esE@CjsopZ>xca=)pYM^OAee)E|(e-8QI&%rsz0FQ1?AqTv6
z%hSjLf8v&-$OAue%RVx}fm`2ziueWiE%(B2yA*!wImie9_|`?ZHU7^p^?w4dF!3nd
z${XR<ej0A|naB(KZ_D1~m|_05=a3t|7XDJl4*$<>ry@VR_C^2a97FucFFuAG@e^=Q
zIhL5Xy^TEaJK>&mO!2L7&pNL7wcF1_ws`N32J*$n?|2PL>E~dn+=ZO+%$K^z8h5|6
zhP?5^up}LG96EUtx#M@hl6LIz&9LO1>sS2x<f~9(KMQNcN#u}Ez?$M%<R9KiBagg1
z_!X4f&%s)CH*(2O!J6jSWN_CO^2r~(YXYVBcVVr35IJT4-Jd~L`HZ_+<dtuMHQ6!C
zuiyP7a?5XqHQlkxSHqg`Tpwd}Px2baFgNdg0XgR5Fj5@L{QY}H<e69Qn}hNkSO4#Q
zFGGd?42-e?vdz<9J`efkkAJxZrFs=cr5ict{QXZM>wNb83i8g6z({t?b8=Wg?)fYj
z>5hGVV0aSw=g0%+Ap<Qwu!kJ<z3@okSZMq~6M5)&J$MZ=(RV%gKIEc(U#TG*edbqQ
zhr0gz@F=9iqtPw!sB|H6(r3aWm1Cvvd}s=JY2U-IK$-s>JgVJ~-1Gn*=^Q)l|LW<;
zPrv)CB`Epbm)-N#5mf!(f=9{wkfjzMIfy*<{qRWYnCh5bMy~oSc%*e~^+Wmt$XBNy
zm65SN`_VIyvwjR7sU2%w{Mv8fRat%jkK&KRqxl{1sD1@<*R$|Q@7U{4!y~_QeZJ=(
z^PO-E_Uhv=AcuVnwiJ%VwjVzqdF<vBr^1m78?aR=A(#Ei6R*M%4Hj&59z{M|gDsI`
zwBLC0gUD&W9kx`C)js+481mY<@gf`<@ic7JzKq=V!?2}u>^6AnJ;-l=47P-h;ePh1
zAadM`u%&b?_hHy_I@c|+zi}ZPd2t?WRo{zT_tmhab!_*qzZplq`*he6JI4F=r@xAv
zci@?;koA7wGv^@h{m3(?z>ysruvM=j_kBKW=^gw1{IlOi{(Jpfw<8070`?3X2mZ>p
z-h(Xosb&*-@LOR|!ZG3AZ~qcrIp+tkm+=kQ+Ze)L$IZxxm!CTTN1A*T_DbH3ocMR2
z+d)=*8{Tij@#0s(o{VG0fAb&TMsED?U{A-f<9Ge%MaYj6&wm(>Wcf$fD|!oZ<j*|6
zfGm0K1wZoS7s8&DW6EEC;R)o*PlY`#$Clsrog>JX2dxjlkuqn%UfC(gnH$yuvgQll
z4I*!T4EE$4bN<usK8@V@n_*ASvFEpb?^5K?@$a7tN8+3Xdxh^n4&C@Zyl(}x=!-w7
zAdh|l>`6K%{pBCLgk1XHz@DaK({KOb0QvODkFJCxePq}x{S<QQ&;Ce6R(<WiPC;J%
zQrMGq%=&Bpl}2v;?_p2ZvFrEQFCxF5{qa-Cu=ilk*m3ON`|&l%vhTil5P9|+U{BgH
z?f?7Y+mUO3FYIYMw*9gHUO>Km4)(+y<9-bG%pK?cv!A?#tovL4$3))!<o`T`%scVY
zt;oH94EFRL`~Lh(|Bn1S12X}~z+VS51INMt>8Ec(7G4~!BM<-Bh=e1jaxkliAs2rE
z%rqPu|H{vPj(q&-FcWc%{M|1b$jN75rs7!n9?V>vYf}E;=PDeTrNFF4MsEHlnCUon
z-v5gaBR~Hkm<c(C{+VCA6*+nuW=f8wzXE1X&UJ5o_v#EB`Bj2hRTjDWM}8SZwtjm2
zM>sm{b(n>XVK(+M%*uX(oc(DqQ**5S-M@MUdHXEP<Q#MVNtoF=*Ub6RYj?mAXSc$v
z?<VB$Z~3)~41VZ0Cy>KG2WE<n#eeQMpFtjf3ucmz$-fq6md-VH{`a@<ha=iVn03Aj
z`TVcH{tw9LFaPc|<n$GosXA8wH@{<%*B4+W>zMtAC-9!|@R~eRFw=GH{t=k@I@ch7
z`HeX^l5QGi#Uyh4_x!$uEPw6~0D1mT!%W&S{q`Rc$o0PoX4;PJzwM7<<ojbV6L*aN
zzroDhasJ==lNVWkCu?`E@u@-Y@0fq@U$T2A%XjR*ll9{mivf(o2souM9wXtD!32zk
zuL)QOK8o<Mi#f{?@MHnNbhHcw-=Q%XE^EMdB>0Sn%bV~~fote+9TTplVm-`)OX=`c
z4eP_#RLsT(a5}_B@SQPS+lF)F|KI0hE(&8^G$y$iOn33{69l-Vh~X}{MXoL;yLy=6
zQsL)l7~$$;yla3dt|4Z+Yz(+YnBW>?s%wH-F3KgkXqV<<T(+z0>brWbk!$E0yKs2f
zTjw_ejCGT6`zcIv({MZC_qkaNb8#5v;o&w280!(?c62bw(}mm8!*q`X*Of8ct-xhe
zjB{&nzK_Z70o=wRX1H~@od$+`Ot`HU#(8YGy(0`>LkVv41T#Fii*OSz)&*R=n{;6w
z%B8qz7YDb|baO7kBe-~v=u%uAm*VNVOt{UaM{==l*#+E+i}k23!L7MCci*MD2QJPt
zbXjh=m)wR6cucsi<q|wLTxR4_J!3dOaakVRO}Ys;>jrMoO}RBU4X2FThOb~A&P{rF
zH|r7HqDO@D9k=G`!ug)t_Q-Hq#VvVM_}aiNdxq|jTZhjLH{~(iipO$yJT`o9<nDXM
zZq+k!k36`C^bj7_13aRK^2i<<P8pBt;owy8bUhu<z|-@L;X9f~@#yd!8@^(AhMp08
zv^^Gl@6Y9fc>#v`ojM8Y11ulb%V4bk&-G1m^YBEKfJy#8*Eih_%f}1L#}CWLC1aRJ
z!7!hSVF3-6V;`2|0Aqbaj1B0pJPlZ$CMNkTObXbrTt~26$C&P$V0r*^VQ$=o!!p9X
zz=iusm*l44{)T1bWn7$}g=NOMWH;}Uy@E^ji!RC2aT)He%kcJGhF^l~$}ZfaxNx89
z!UGyywhzk*mX&Yl;sQE+&v41GtYn|%k^?rJAGr)zR)%llG6L|M-IyEm!dl`5Zo*Hx
zB`@XXVVUt>#?AX#H|FDDsqk*aE4UTE=$3pPx9RS>O>fU_`Xx8+mED9#aT7k(O$0Qz
z?CraGSbn^3=;i~u8}}Ko>|pu%EVmM{-Lh}wHevahzKPomU>?kmdk8<_0bbw%e$pfP
zDUaf(J%X3<2!7Us1vn28;618W@Th*#BLzAhCD8R)-k!(uOCH=W!}Syo@TndU&^)rg
z50@Kw1mDmj1auD`FyQN^NA+1AHDG(>zz9yq9?LiJSOMHCc?mD+1zyrmc_kn16}^mC
z^s`>f&v|7p@7275SM!Tr!r$@AzOL8y_Pn-V_DX)mOZrqV8PL4Azwea-1Fz^Cdc}Ya
zKg;mSe$%V@EUy-@y}&>6%7L-h_D#HY0QZqT!YBEFkMdJK#Yg*OALHxzSs(nZJ~F`j
zq=4Y-`$Zof==fA$*Cz*hzL8({DSp*Q1vI!`-=_oyaDM3P1auz}Fnp@tgs)k?e!%vD
zz{m%GBm6({jRL?=`x$@N&-&r#`=tQy#{+_Y;1~TwpyP-8(hmYX|JX14HNWbo1AV_1
z82IJD(BBQ{ellRd=cb<uSpGr4hVPI3{lM4{KifYJZ~;ER1XTDa282KtKI(x^zzp;P
zWBAMt4B@mN7z8XhHQ@6RoZ=V;kB9$XykR(nVIdmBA`FJbI2e08j6DIyo`|t{2V+BB
zjE(d#HYUU4rUK(og>k6C=A@5Fp#dgEhL{vH;IY(%F=@e=gfWK07z@D|i@+F*;V^~>
z7v=*lEI_)jAmzfsv<r(eE-cQ$V;t{deS(V(h%PqRak1g9i;ebNY+Q!1rnn>+R}zdX
zDcE;O;ektv4qZ~*aOp6nbQn`Qj43@ha_Ql*OOH-mdYphU0o*W_-8fFU@eu9CBa9o5
z@oo;r5C>z3!#i#+)OB-_o|}s)FlJP@?1!;~_uX;`9{VCgw;VIwhSzc%e%o!}BexM6
zyN$@iZNvx<?gOx1lO8-sdGIjp!J~`^kMkbRCwRDk=;4AL4;SuwxM<JA#TAbXV?%ag
zBiQ%I;ekhv4n1<*^cXNEV5xYFAUqm|#~vd(@fdLc>pJNraLP-BXfF|AyhKd!@-PN?
zyyN9VT`wQ$dHI;?Rs5P)!TVk%H1H~sp;w7nUej-TO?>1vLu0QQnRv|@fc2B~5kbmF
zglQiUWqd?j@WC46<AWU^AMX12XwS#TRak#DpAv+1J3R0y(V<U?TRs!kXEQkRnc=a|
zj81%Job&^n@`DiV2NA{(VxnKbJANV5^$U@nUx>k4jQ9O&Xy8{PL%$lc{T4p*TcNSv
zicI`gj0}Jv6#!v60HRC)#9_@1b^=1U8xW$sfDqRLYOo(r!-Iet9R}369k7C<fE6AG
ztmq_Q#VMQ&(Ks1la5C1x#ZVU)BRyP<^>HmUz_rK_*J2~w4vld;GQsT_6(qxSkc=`x
zGTsS_;cifj_JU%(AJoEwpcWklwfHD#hsQxXItkiwIz&a75Ebi&I+0$e6B~s3kzuGG
z8;3@bNoW+K!&H<BQ}J%N6YYgN@j<vB9fteyad;G+ghz2ELdSZMZfqDC#3qq(jEU0m
zUbGt@MhEdpbR38AN5J@V!}cyo!Z?KSmxl4@hw+zXF%0K04Dc`}1q>^QFfKb7R_emo
z>|t0%g73>1ODHf-Rg6t)Fjo5*n;yV;9b#-&hcRnlEHGi*S{PffVeF1Dwls$EJHglr
z=E88?B@qN{=YUH}lCY~txui7hlKhNI%CasA=UfutT~bJJNd?g*MLI62)OAU*o=d7o
zE*6(vI-$69x9ZZ9noIZgU3z-p()~l1p4DACZn$({y7Ul?%>s<g$jGIa#x6YuW3z&}
z;rF|-1mVU!z>TFy*uGJ2EJM4o0OQ7TtQ!k*ZY<Bcv9RFAilQ5fcHCIG>&D_eH&&J0
z5-z*hgyLplKZQ+cZr0a#vzdXL4Gi6EPIt3G!_DSRHygIxY|(bJ(UF@ikKJs1;%2Lu
zhsAM^lps73?6XKI(j)mOkCdTdyT*8=91Aaq!Fi-S?~%fSM=FXQDcbQ!<*rAH_dHTn
z^60qi(Gv>l%jhZ1qx<?EJu~p=fuTpw=^j03c=WvK(ZiNUFWMeGI`Zh{u}6<jJbD%L
zVg&BR3BrpdfEQ1aaGvtwY1)hX884n?y*SQ!alm`=kl@7&q8E>Jym+bW#bZ4$UXi>Q
zki8tCc(J_d<&qj)w(sTA125+vdbzCb<#5Bx0n^KcEH78Ey<BAE<w|2O7n^vw3g%-8
z+$R%+k4*rdoFsi5LHXn~?UVhCPtLMF8RvX5;C*sP@W}<yCr3IyxzzQ^v7S$^NIn+G
zK7&wvY+m&lNzKQBzRySxe1?DMGqSqRzzv@POrH_5d`7|c8Ih6CD2;taY~nL2m|r4r
zKb|1`QUdt#6zP`<%8zGg*d{W5JjeR+Am_*PydMt>e!M99@o2}7m%DyE-t*&C$u9xf
z&m|PUlvn*+O7qL0@8>cDKL^`OE~opspyB88rk@L2ey(Wyx#-BxmB)TAKJjx^ET9v3
zKu!<=Jplr8iVPS86_7J@K!)w8oMQuWkPFCpJ|KsMfLs&<a<mhW%iVw+?*-(l6wrYj
zFcL~Y&#M6=r3DPo4;YyNY+Z)|Bc}(9pb;?gX21wr0i$RKjOZv}l*a)hJ_#6A92Px+
zvpB$sB#C1Q3MbMuE+rV8$Z|LVc$^3cI8hLBBGSQ$QWqy;J)EdWI2Mv|o=|Wstm1r9
z!|_lb=hFim4-auZtHbpSoChY(hb){g*f<{<;e2U~^RWreSMZ=h5J4#jf=ZGMVtFd4
zr0JlPXM#$W4Ps#~r~p2wgoL0{5Q9pj6I4pwpc3l^m5LN(Lvqk0lpq^cgJx0-a-n|E
zOb>!wco;OZdXNtpK@*rkGh_wLf*mv?qo7$D2hG?dXjbqLkpLkgMTXb}6(TZpNKY^!
zBFBY@JRc&$LWn4eAtKrd5#?@(i1$K7RSxk9B_xH_5TDZEd_Tlz1|c~-4DmS~zHWs0
zycy!dR){a!AwD_^@#S%dk558;6%Q*35LQxTn9WmRB}0exJQG%OTv*BTVI?etm7*9{
zqMfi(?uM0kFRWDMu$fT8dRPscDJ{(B`(ZOP2pi#H*vuJWGjD~>q8&D)qp(>Xht2pT
zY*w)dmc%1~AR<@_L_m^^;7KY1(sTq*F%ghuBSeym0Ki9xln?<05iZk-fKoRCVEX_n
zQUoi=5rI%5SW%4#NiBjG`Vk>Lh~ULxM9At9qF_V>U`B|d6%h(H{ESgVD2*cmY*&N|
z7G;xoR3(Tgn*vcaNk+LO6;;!8luI#DHOof%Bo|cyALUa*R4s^6A=!zlrEXM>^`dG;
zin0YcY7t75Eviu~sYSU$KWe21QLZ?QT3J2H7mTO{%qU;9qE^9<3WZVBDvhI7Y!bC9
zSWHUdF_0i)QVPUCij2ugDh4uiOinQ|kYi&?l8b>nA5&673>3wfn(V|txf=uVUJO*F
zm{gEsLPCj2MKva*w3uAz$AruvCKrb>A*aWbf)Nw)W=ttsF`;P3)WRqxl*ch4K8Xoc
zEUqW<xSAm1dJ4qV6d5;?R9wx_aU;dV)f^i)lU!WQ^KmmJ#MPo0x00Q>TJFZxcrUJ2
zrMO;@<5oh6>qRwgrL?$F=*O+hAZ`?gaVw|C&4LlP@@CvDT5+pr$F0IBZk5MyeiFB;
zI6=Z-W(h!$Ns1uTG$9iVL1tM3OK=1Uc!Es`1X&OXJlP@0QkRgEJ%X%A1eTQHYYM?8
zRYFW^aQ!|ZrU!6-NQhaTz)}Vw0+V1<79kdF0whO-SQ-;*azcm|JV7Rj1U!Bxv?Q6p
z0hQ3wbV3G9Ld$Xq4G0OXASUoaC!v+P3AxZqXcgGvCFKN2DhWQRChVk^0HB|+(}RQx
zh6y{XCy11huz{K2Q&z$**a=V=CG65Tp%x|yyMiS#fG2T4Bv}BGWQt6ZfJ%}XIw=As
zN#@ujmgkaWo=>uQAxRcRINwQ<<!;hQ_L5{(N@4{$i5HY4TTqi?3T}C!pA<8Lq*xdx
z#hjkRibhh*n@P54CB>o*KVy^>%VRh{Ns3i0MF2bn0FmMWNNFiD#Q`d%W$2Uvn3R@d
zQ$(IiX?Z@y=Y^D36jNNGlhVrFlu_uVw5pUM3UUe*loVf3Q#Skr0rXRLW{|SLFlFcT
z6j3x%cHT_Ex}LI&c1kFWQg(TqvI>)wUB%O6nn+_AkcPiGjc1rNm1W^`E=>VGO=N^L
zRS@BOoitVIra`8crYcezE6HiHq@=O3nkLIy8ZY(X`-3!I9;Q24Jx!F1bO)GeqHLu*
z1v?E&qjaY<PJ{9!-KpRiGDBq849JLZjsjGMD$yA(!({qdF4G4>re6><RH2jUm%4Di
zm+4oe3|o>jVoAxcWi=y~wG3D4XF8=phAR&<qpY6cOGah{%nV<)GNXc>5lW-Xs5H(9
z<w<5#!LnEh&*CK_%a%ZvE0I~UL}lUkX2lYdrE+W*y0k2n=d)~C$WlcyOO`uXs@%<r
z<zAMmN?EBSXSI@&mC9;XD{EP~)X(-ygRER0W;;1OtCWmvCvRqzvX$)=?W|fFWjp0@
zRxMAmohp_iN_Y;Gh#X%6IiW=6I)KV`N_1`nm|Q={=7=(v>*x6#UlwxxqL}LxI=Ozi
zn;R8+xqem3=_NU5mz11dR&#b)%NeD9Zd4lNjPfuy%IP_?WaLJ9GiR2q+^A^htkNhq
zDvxtkd6FAd0T2NVIKTk0Bmlb50d%PgK%ocdiUeRC26#aMSWyLHUIVZW1FA3pWN`?@
zvJQxX0hcuaQM5p}V8iuCpj#RPp)dj63Z5tPATJiEJYJ^ra-PY{WiC$^h5Vo(=J8@D
zKPYwca<P{mRHQsxkn>zY$+JZ@FBUbpUOx}Y12{j-t7SdU7mU16F!Qj!=Ens)4~nDw
zxHQhI#Yui#VG7-nP@s#Q0$uJFK(SY#t4cvHs0E`iDA<KzVFaH^MWY}W&4OOE3f-bz
z(2Ao%w+uh6I4N|iRFNw)MWf6W#iCFg6g$O1xmz@fz2cy%6!oGC=leyWJSf`5VbLmE
z#c^>|9G54>aTPC-B~YSEOsP}iN@7VUbxXYxQ;|woMJ|yQrG!=05?R$sc%@&WDuWVU
z9hRu7ULq<+iLRI>qH2}ss$Bw=5nOLv0@X>WSHa6<8I<WVQ|_0!vRD?%-EyZ)ReR-O
zMJlruxhz(cGFw&4VpS`1m43NX8I-x|u-vKYWxisRyA`v{SFLilYL|t|sNAcJ%R+Th
zo>cG(SpgNg!d1kIQ0Z2B6{adzv<mD2Rn>}C9aQA%u+p#U@VNo!&5BaBDub#G-y6Z#
z#}&0Ysr0INm8^m)UFE7`Rj78Wz3Q+kSGB5A)vIdNt`4dOd}Rb5?W$FU`|8j6APF#x
zCShJk!Mu>huxSRv)>)Vzaxg#SF>F@Au!acp#1708yBId#!>}z0<%1YdFpN?$jL~4;
z*oS%J0K=As7`CIs{Lz5<qlsZP3&UDA%p*rIj~rvz>IB2~U_R)@T`bH8SrWKdnuO<`
zDHofhUF<aDV%J$0>*ZW*ns>3Y@ElD8o}=-1Tx_=MV&~yGnyo+QgDg;7ETy_wMsu;D
zzKbmkT<p@&#qQ`XHe$HglIdb=mWyrKE;crDv6ZolU7fhtJq+c85<$2n61XLrbW8A@
zwUngY(lq0i)>(KylyggI-Yv}vZmA)<C4a{)WxH-^zUP*<{+tg=Kygcy>XsPIErt4S
zsW5O$OGCG`qr0Vu;g(9KTdG-Zsb#yR*vKta#%^hK;+FO>4;H~aIzf1J5_oi)^hgoP
zqbF&PKFxUab=ISMIgg&^J^HNR(Ho*i_jf#cw(HU7dmepD`g1-A6pv1+9-YxVdZ_Qw
z3j>e7H1y~@x<`)~9=&9G^qS?-Tee4!jXZi~?9o>z9(@moc_7RMr+^o$lU^)Bd9f7j
z#by{Uw!wNaALqp~yce4jyx6Ab#R45Kmg{=4g`OANhPhx+hIydk#THdB*3`UMxbMY^
z1248b^kTcZ7mFHRtZaI*70ZjYZ7&udd9mu)i>*z(*gg((K$r(k0Uui@eOQ$8u_@Ze
z&M-c9gY&T&-p9@fK6X>|vG6=7o9p`6g`SVyhB;tRhWVf3V;5B)+thq)xbI_&10TCQ
z^s&3TkBu5Wwru*?70buAZ66yS`Pk~%$F5C$>^|m)IXKM!U=BD1{8F9t>+pP%l%oC8
z4C9wJSU(GMKq<rfr8&VbZHn-mX~!?+x_)V)=a;r&4j7bS{-^k*Mb$4gHNO<@`=#Q*
zFD(!K(ys28qK028n|^7<@=I;oFU3cGsXF#cYZJe;j|JEW4)Z^l15SZ}UMB;3gbL^>
zI-t)m0eyoFuu(3cXZV0VCj|6O5uH=jbKQWx&<p6>Fb53EF#l5m`l1@pn_55*_XB!y
z5YU&00ex2w=usn}m(75_Vg>ZJ9nj;WfL<L3^tDMq-^Xx_z;T!e;y4L#oF;LJpm01%
z<M=d#<LfNU3ppH5^Ef^$;CMrX`C$jgvt1mY@8S5C1lN^u94PSgri$Z?hH^o?Fu?Jp
zA&&3pI36)@ykz2d&BF1PjpOiq7+x9U`0515_pl(AhFLbu2RRZ1IhqVgX)4Gi=^!`F
z1i5uK2>UfbF3ktISs}<Z#GsVv1i5TC$j$eH+?Eu?({hjlN|2+}AjfDZALI&yAh$FO
zayxpEix@$!WCppK735lWkc*9iTxA^ORwqGj4+~)c56J`(l1UJfX)+`MDkLZAkUY(V
z<aIU#`;s9!&4=V!AtX1%kd*I)<ZL%2&-X&|mK4H)9Fl<&k|{MLGa8)lhvdQ_Brgp^
z@{S&oBSuIrnIXAmh2)kUl4GNgTp5St)k#R+!@{tS6E+AUY>*&q&}3LDQDGxVhmC0_
zY^<|k*vAPQX+CVs3SpxmhNW^RY-GD(W4;$Qwxlp#lEVg2!Um;=4Mq#grG6N;t6^hl
z7&dnFun{rBM#&5tH7jhi?646Vg^kKMY^+Yg#vT@72|NPNfkf~r5W(wYL?<YiGs3)a
zhKb-CY=lj45j?|3@HruZZ;BB;(TU)>ZUkTGMeuDY!Vz)=&npppQH|hDEn*OTm@^I{
z`0_A<@9GgeYDDm|8NpYq2;R0MczhJWtK$g1Hi_W-FmFubQ7%D5xhW9k>SR<;Q!r<Q
zdE*Qd<u=$To8h8dhL3V{LX_JSqk5(j<#OF9x6q4n+ftNE%TX?`M7c#Z$~Cp9k?zBs
zaS-K}hf!`<hwB<qu53oR6)VcM?I;%?MY-xY%B@YJ+&&g#0Um?rU}EwVh{<&_rUMG*
zj4*GUVPf(I8)NfaOwRBzc}|GQn_^7QcVcp`8<Q7$F?m~xaX^mAc_k(<sxi5##o##@
zm@^Jy^71ey@9HrwZ^Y!X8IxD6nB2Bwa(on%tK*owHi^mmSez~4aRcU!#uSJfbuzA(
zD3~+Cym5w!8yjq#Epu@r!^e#|A#QAnalPD$8@X=WSm?!#Z7I%`<hYSn;>MyHH=0`9
zDD`2^IEWj|!?>}l$GNf*H_B$*Sh3<p+lKR_xKSO)jkQVK*vANrgwgN(BjMQtnj|EW
zB8VhS5Yr4ntg{3*#SuiBCx}^rAQ~beO?3z&+a-wk9zkqL1Ww8X0ThCuRDxhMLMHnJ
zQ5X=!(vTo_bON6;2%=;XM9m_ImQBc0BZ8=m31W3Z5PMhxn}xM+mPqg<Nboe7kY*{E
z7t#rSno02MYyz9(5`3CZ@UudKZ-@zLu9M)i-2^}1OYmD#0-u!=JWvumr6zbrOUSeR
z1YZ~=_@!Zj-_aBJoRQ#5W`eI-3BF|~<hfCTuZ$D?>LkJMVM&a_lLSR16%uBoG?|nr
zDybytq%zGUm320WEpkaE%_o&vA*nRPq_o&cD%oyQneQc)Eh&jpa#8_GQlZqO!e~jE
z>L-=LAgL@3lgf^s#21aEQZkcD%}OdQJ1H-Yl1gQqR8}WRWe-bXH9SSsh?Gf!lu45*
zsYa!g8l5tynUuNCrmz(*Wv2O*IV+^hhM1C8Iw>>TO_}q(l({9P@S2=5fs!&QHDxkd
zO0M-&W?_&rmxd{GM^E7^M#?OiDYIs!%$A*!S4JtbGESMRla#rKrCAbB^CXcbra+pg
zlWCo#(k4l#i5VtMY_Mr|ii0^N%q!=FG_fhB^{Gyp$aT}iLN85hOKFaj(?niL6N_q^
zXliML?5Bz1AWbX})5NZx=B5moQ<`aF#Yz)xJ8evj(nNKfCe|itVjs(}vv`J|h2Jm*
zGJKuP=(AMDoTW4T43ptE*bF<zWq9XrPRQ_^Vn(0qWcXY+!!PtQ{I-<gX5|c@S2Fyf
zn&F#T#+dDA_~IbLFAp>PuAbrM447Y<8Ggme@NGL|%#AX9b)4bXCK-Mo%d!-n<tZYo
zOo6OYC$l<5Wlf6CDl<%0*<iEmBA4YC`K&T0WR*=Zt1ou4O0Jt#7J6A_Tgq~joK^Bl
zR#{ZDN>j@kR6nZ}2U%r#m{oT5EVpRD{L;)SD^^x%+gW3AlvS$Ztg<%AD*ITDt>HPo
zM&!&XkTdIKPOnipvqtC48760LusL>x%ke9G&YTl+=BAj_S2{T}*Ugy=y_~r%<+z%h
zGxJK$TvT&rQ_C5(e$Ffoa^~_dXYT4bZpDE4rI|BVten}lbH>UjXI95Kb8V6{_c4Ic
zI3Q>O01^N|lR%;=pwKh`(+mLXEWqj<AnNc;$E*NALj+R21C%<<L+5({Y)Js8Ww@RK
z0Hp%JXh5d>Fz*}yurvf<M+bP_0H9<7P_qDN*+8z30H}-sSe*c{hvl&bo+lbaULZkU
zpvk<{pz=zC&I{8_URY=I*d~`JHu=0TE98ZSn3py?d1bSk7v_6;VN1&64LJ`QN?xGU
zyufIAxzUHY=pZjF4fDc|p2s&~Zdx+)Le0txEjur7j`BifoEKInd0`JLU<_V>r^*T{
z2?{Dr79@r$C=6Xtr<sDf&K9sHS0I}3OwFuNP#a=FYIX`rvs+N-dj)k%D&UM<0E|*l
zDYc+7T0v&|a5^ZcOT&V?qZja|QBX@}L9JN@wPhFN=BS`n#szhCQc(A>BG$r-M2jd|
zBq&-mS(I8-QEAadYnmxq>ueEgb48-f7p+;LXf?#5)b13OcDHEF_lnk*RK#0y5ww(|
zMX5!L(TZ}bUsPLzqO~+ET043XZyQCcWEQQORkT`mQErclR%KkYRwqSk4=b@WUgBw@
z1g1a<)X9=gQzet8OJIg6fep6A*0~a2=SyHtD1l9}q}Mwov)(O%g<c74OC^q$O9HKw
zz@l0LO|4|m{gOowN?>_d0=s&Ns~aUyHcMc|DuK3LGU_9kKaWdbZBhdJSeb3$Wxhd_
zg(*-L>SS4OP-U}0mxURoENrl4c9Sdfn|xWA6UxG-Sk^Z?WplGz78ZJCVOuJ54Y@2d
zl(Mj>mW8HPHX8l1)fkk8<zZRa)yv$b0oOCj!irTE+IHF49KjrWTo%?QWnmwyunb<|
z8KR<2fr?ruD>_3}OopzgGfYL@U@L5stME;}qRt5wbyKY9%}&K^b}Q;aucB^C6^@ZB
z0;5#aMYW<fwTi*?D;6`TsLR8Ox~o^Xrcn`^W<_1GDr(!V7|jvP&BqmWZBkM9u`1ib
zt9%QdVVD9{t4>z+7F9J{bk&++s@4WuW!qepZ^N?$b3)bH6svl>Q#IS&s<qIoTH8{U
zYspoirBtm&wQ4oBs?q9Kt=6DwEf1^Ku3qKZMpbB=RcpnnT5Y>(v`26{u3Br8s<n@k
z5=oFG2}qKrNQt6Ja+)E@b(VzfKB<#DNzMu+*$_!$wnOSvmn7$VB)KJ%60MLVrIIA0
zkvQEaC1ya9OGA>}(Mj0mlR9mZWX&SUmQCXI5vem{l3bmT<Q_H!+x#hMikKp1!IVgo
zQ{*f)B`wlZ;xscQuCr6H&7abz_$hH#m=YV}6hGUU(igi^;(TvP+>)kXn?EJhl_`-@
zr$k1Z!W;c5sX3Sumxfc~jy?t3{3*R|PKh;ZN^IFv_~vLzZ;q$L)yb5&hfTv{-n2v$
z(>M*LHJY3zXlh!f=xJ@5nby|XX_n@ub(){nW`$|3Ax`sjXWF2;)7pG*THBJQNm`zk
zX=PfY)M<^;rUBibmYKn{wltj9cJyhHHl_{QoYrdAwAQkxL47oBFym=$buz8(VKZ1A
zpONas3|<E_HcieDb!tXlq-Q{#nX%W|85najdYzxKXN4KNA<ppi&Wy3xow4V8GxnA=
z17_tJxvtFElsaQG+6-v)XXNH!#$Fo2TbAlGV9uB^>gJ4Hvu5m;Jp(pJGe&bfW3NtT
z>^*!|nk8n*Suji1sadH;&k}WJmfT=x;eMahXZcxjPM9S(#aUvmGppCSv*bc=mfV(S
zrG_#~E~>L+Q=8@J{;bp*%#zE)S#npOh5LL~Z<w>>iZx5N?OCoqn$=t5S#oVMOYY-y
z(i|~I&Vf0xPR&Ux^c-Jj=EMzdPM_oF#5rM3-0aNhE8RJ9p*JUP%X8AEGAAyob7E7Q
z;~M=rsXdqzmxpuWt}&-?nsefcH7B<1Ic{?_r?<y*;@V_R+{fl&donLIh<UsL=CwLG
zPc*1`xkk@}1~ad1u=8w#o7WrsJl7EBwM}uJZ*=C3T6bPs=*?@}(mdIa=jDbnuPv(c
zT2q@B=>ELi8q90U!+C92pBEd(ywNb{wH0e#YuoceeKc>h#`D_RWM13H7O+ixLE0o1
z@J+B_*U1H9lUk5h=moIJEZ7_D0z95A=$rfkw<#>xo8kh$*;z1Fx(oI~Z^7P{7RXI`
zLEcmr>_v6KZfXlcqrV`x2MhM{aKYZy7sO3t!Pqnx>=kRlZrcmO=4ioaj~DE<$%4I)
zQ?UC^Nfe+cnxYi=AX5xQt+NzX<0!JmQ&LT!sD?=4wGL%cT}rO?C~8Zl6k4SyMuY41
zDTNtO)Y6cmc65rU8I(zz6jie*s%2B4Hlj>sOi`;7irT{#VgGdzuMvwx4J>wOa*?c2
zi^?LsXwuALXPsSSYuut(;}`Xsu-Ivci(IX<XfAdajaqN9vn4G`HF;5~D~nW3UF<O0
zBGu?GD$T)SXKA?D+0hsInz3ls&Bad5TI{s!MWHrYG@Ika&gx{bvxhCg_IrtBh$V>u
zOMRML!Wn9bV(2BAVV3&q>=M@EmdF;rB(;R4enVWsTb(7U)m@TXy`}z^v_vrSl1eK}
z3ZpLd8EpwL{Uz9b!~esj{*Jyxw2UQ-HkbM}YpLI|mq2T@WHIBV{_13@zlSZu_G4LO
zh-IAt%Ojdx<``<Z!_dnH!z_>1*=4rHEsHIFS#Jr;qlUQ5wK~h4R(IKG^_E9l(lXD;
z%W7R&HW_t!#AwR`(_dDbgJp{uE{}HfWxi!BTXl1JRI`>xEqhsLjh3zEczLusSsv}-
zHL^z3q#CGEb*cvQhMH1mYSac>gLy-ZT;Xfdicq6A#TvfSshPEIO<w8MsBO8XG}Ic^
z)M_2NUsGCxT8A0ds9n8AtQa-3Vb-V>t46i$8dw?C%+|O@txamwKE6V(5G&FOSn1TM
z6=j89G3(4qXM<Z2SNIiuMOf)<c2>-l?uxO}Tj^}eE6S$2(rIcdoko8}X%AL9t>H>%
z*H|$(t(8vOhRcsu%=UPtvo=}j>|?7~6JI5p#H!Q;tNl8;iZ`iMs!6ZPO=h*f!LGvo
z&??#HSEaVF+TRpc@pfmGYIj%Vc5k)6Ev*twc~xyFt4dQ{?Kibm(Cn|m{?Mx09Ip0v
z^;M#6tXd6oRcTwR{kFXd+M`vgHD2wnO;-E+*c#i!*Tg2VrZ>Ubs7|hNO=_*vq}Pll
zvo_jb*I;|RCbs!Cy)CSbHpMlr-C66jyK6?fw>H|A*7&Bprfw>0W>Z}oHMKRN*<VxJ
zgEgx;TpR7`Ykb>Svo_5&vu&-7+V+~z9<9Ol82+EEjrIXe(+o|ovou!cXuJ-4W_5w4
z8zN2CJ2X}A(xB0!=`ESoXcaEnr!{6k%gm6bcXV2+8?;TEv{JWdx@FUHeMH;Ln3kIp
zn%=|e@Yq<#8$_LGfI4W9b+Q3#O@pq}4W`~*XX~)9UB@^1I<YC#yA82UZo*RD?AC=w
zuio8~>QY0lYjqf{4Yl57w7T5r*R|%LF1LpD?v7rUHjTPnH|xr#RqwX!y1Y56+s$!Z
zZcpmnJ!~Du>bk@b>o^0}WrkcQ7-}8%wbuc|tPj@Nb(Z1Qb%tN(7-4<T5Z8I8vu-lo
zb%E)v54NOrl9AUnMp>sAb$!5S>+tul_nE;ujMeqQj=nB3#=6az>m9~gAGGZCE;Cvm
zG2?Z$Iawd<VH>b+ZAeXG18;&2xk+viO=?4F(i@=3Y^Y6k1NQYc^d`T-HHD3FL)_q-
zoekL6+Yp+)jq#SWK{n+Lt*LBKO?6|;Xd7yyztL|FHq_Q|W4xnph)rX|ZkijNrnNC{
z*&FKSXk*kIZ>a6b#&{1j;C^m^Cfk7fxdHcc1McSry(u=}er~}1+yI-s2E8pew1(QC
zoBf8?8Z-=M*r0dy2Hdv|yJ0rqzHQKLy8-uY!)}cmMsw1j_rWH;$!rQuVY9p0+w5-3
zo7$$j*=_bWwf11sXbm^JyT+!yX>E4fqfNU#-Za{i&F((71@n(BsYPtzEwClG$StBp
zZNdCw3$&OmwZ(41<JXqn;<vb#uw}HwExy&+GF#m(q1D?OY)e~YOWx92$`;j9w+2mZ
zi*EI|`mMnhJbrBrcJ(c>Wo+3kbF0&`wgzo`tJ@lFjauU^t2x;k>|@(l8{d}N#5Udr
z+j5)SCfd}t(x$gTo7q;|>^6+IZN1HJb8TVUXp7r?yR!}ZzuQ8)w>{pLw#l}<t+kbH
zs;zF1o7y(r?r-<ogKeud+#c`h+hW_;w%g`*r)_PI+x9m6{oAAVcpJvs_IRIRREA|>
zj>q6lm<2Qi1~f&6Y<3u`*=6Wvk5OB&hA~5i+0hxPX)torWR#}GFfG{gYQoyZOc-Ww
z%=DXB6Yk3<-XfYr3p7ECY?3XiNww%E-C~+di)~_Uu8Ft#Ceap}pe;7ZcBcuCT}`^(
zYg#R-DYfLL+)|oKOKqwx*!yU~+SMF3dpm<>zoj>&w$YT^W)mK}n!Oh69kgNXYEGKH
zy>YYO#&-z#NA7?f8a_%p)Q$q@v>j$=u*2?PyW9@3%kPl8!VbMF?nt|x9c8z>qwT^^
z-<9EVDqOA)|LZ&WuCW7l%^hmj+8MU&9eH=OqwbD(`n!{z;U2b&?cuw`9<fXAfn9o!
z+?DpIU1g8n)%KX(!5+Jd?Q^@tKEF%u3%m5bxGU{<c9s3^uD0LX9qdcH_@2BA_LN;}
zPu*qqv|V|xzpL&IcKdt7-Qk|Ti|-q|VBg%O_O0DX%ifjuN4x6&c(=bl*`4e$Em$vG
za9_6IzHGsL*@FAB1@~nO?#mY3mo2poYhY{G8tmyUxX)T}pS9pVYcXxR1@~EN4FCG=
zNsHNM+G@Mkw%V}9w1@4%KCBsSd{5e&w0rvmoPs@hkAzcd5B@$l&+Mst>>m7md*nX9
zC+!P++P=7l?|1g7{qCN;-`nf&%X=DJs=uf25&QkU!Je^4@0)wdzO^^lxA(yQXph++
z@2UIvzO+Bt8}1Wu3ijoF5>BaoWuJ!g%)YwM?ep+Y{C}ysZ|FAN_kZ}vYN#VimXYi2
zj^l<q?xd4WI_ad7PCDs~jEs!;$jHdZ$jHdZ$jHd}T%S1K|L;5}=cHLW5~Az6-mmLG
zI#A(v??5>S;BV1^c96g$Fg(JBU(P`Y|MubkWB8N&|JQHfvX2m1f{;0aP<g253Q*4#
zp`I&2Jy#}(V+uiBQ3>LaMi3u#sP7t3-!-AWYe9V%6T}IdAg(zC@x&#FPaf2JeW>>a
zQ11<)-Ww6bshA*cBn0s+C5SIXhJb!vf~GPALuUvMWe9=E5E7dq6fQ$(e1<3s8Dc=p
z5J#j8u`Oqavr2}zt!9XqT88+pXNaniA%@HhF>hsvU7R7#+Zp1nlObNa8RDmxA?kjH
z7zr}OVwfTJqYQB|&Jg#L4DmM25WmSD9%{Ed)NXmG-SRxs!;5SWFLOP-D)jKZVh=wq
z_3$fl4}VPQ;jgGY{3ET0|DgBqkXzx~W)DAU_3&%Bhd*KW@YkFk{)yYefAV_xg5Se;
zf*yW4?BO?}9{yC^!{11H_-APk|Aol%(8tTuRF-GxEYG1VFECkNVza!$WqFOy@?{~*
z4~SX*h?M2G<t%?z$?~_=EdNr=^569=Up2D)keTJ@tt`Kbv;28G%indf{A)MM|Maqa
z-OutPL6%<(v;2OP<uArr{(h3>-=<mqH<{C+hgU~*PG?b0=b4-?vN>Jma=I$y^j<Ni
zk4rgyMb7ERl$?G=&FPP{oc_Vc>1{KoPg*&B4d?U|c22+M<n$+QPXFZPbjYpfogk-A
zhdF&C%IT-#oPHz8>Ce)f{)NcvB$?M~Dz7tiUguC=7nr;*v3XtL^18<7^|FxH2gJO7
zM9S;ia$Y~H<n`NXUVo|O_3wIKuNrxM$js~WR$kx5dHuYd*Y7%c{k5Cde|mYn?&tN9
zAg?cmd3`_1>lfp^em}|UZ_~W~n=E(~Rqzm9@K{vvc&6ZqY{8Scf~N`vuU9O1<5Iy}
zkqh22rQlsr3*IBG;C(O(UfV2qlUBi7!v*hzUGT0s1@DPl@ILtkuM-r!>9F8!L<R3u
zT<~rr1@Bo}@V*d5k0gs8O%*+cE_xg)dID4QB(~@&T+!3`qE{A*-hf#2jz~psTP}KM
zm7;fBEqX7tqW4{gx~@_5hRmWjZxy{=T=dS{MenXt^j^C~@26Mv>VDB135wogSoHRz
zqIWSadiRr}_ckqhze%XWQY0}(lf*J2iK7fjTxLn)Ax9GL1(IlqBrze8#HvgZ#}$&e
zs*=QGjU+xAB++M*#FRx6>zE`?+9Yw^A&I9hNqqK6qCX&snUEwlBa%2Blf=!0B%Y@v
z@s)(WT&hIO(j{UGm54J;iMYj<h!<Rm_y#pu=+Pwx#S$?mm53d=M4VGf#2vLnywXa<
z54}Xxj1n<ymWTzbMC{=baltMT_nZ>(#w`)Qyb{syOT=hUB9_7uaS)Y=OL2*Kkd%mb
zX^HqlLT@fr=EvwVzl_TKQKrmaX3P9TuFSs|%6v;K^Al2;UzN-Jaiz>(Rm=Qit;~Nk
z%6y+$=BKPOzmCiNNxRHncgp-zx6FU`%Y1)O=4Zk(zZsSJ({Y)<nUwkGX_@~@LT@fr
z;b-XzzlAFN8K%PDVk`U$uEKv4D*T{W;pe0Zzav-pb4rE3qgMD=T800iSNNJy;fKu%
zzhG7PJzU{0*cJYsQ{msZ75<l3;TwL19}Oz}Qdr>+q6&X0uJ8|%3jZ#x@PEjv4s}-@
z>aIG}UG<|(Rlm$u^@m(le=k(^mRQv%q^iCuSM}pcRlllM^~YLO|7cY8KC`M%Syg=<
zSM`&2Rln|3^`~xC|Lj-w{-CPQgjIbrs_LiXs(v%6>d#YvvdEg=rE2;tUDLNvO+Ulb
z^jmCAf5FxCZ$eEU6l?mNRMU6lnto2H>37tc{z|LqKa83_Y}WJztETVants8q>GzzP
z{>H88zr32>@N4>LP}7&fntl+~^h<F~e~{GlcWF)kL)Ja0t$I*f_5Q1^9%bs@Ww!1;
z<m%pgq3*TBx;G)!y;ZsH9ark!RkiLt*6Q9zqwe*Yb#Kb5d+WIFowV!Tb*Jt<b?e?|
zzwY%1b#ErDdz(?+I~~`(n@Qb!p4PpuWW(!H4R4licw4C9onac@Ew<sk;2PdH0eWl2
zhBqfQydAmWol_d#9kt=T(i+|m1L~?~!&|T#-X3mv7wm?2&uMsX+=lndZ+N3Y!&?d)
z-a*vxF2xP+LDKNvr48>7MM2*LMMB+_<Qa;D+cgrt3?NkjdTK?A9G56^MW)DO3PoN~
zDe{p<ksl0-Y?~B0X;I`FrpOaEMP73#@`+24pL~k!1Qa<PQshQNk*8vcypd4kvy>vg
zkWHx6G)abTk{oK10@EZVwn-{nlhg$0u@#%-5vfUT%T4mE(j;%IP4cDIB)=O?a>#6w
z^H!7G#ZB_O-6ZciP4czdB!Bu%awKSyi(!-8kDBDgxJlkmn&jKGN&cpK1*nM%P!kn+
zrdJTzUP0!11y$@7#-(0iMeY@jDZRoKwO4qg^$H)1UZHLF3X@i^u!ehu6Lzm~&FK}M
zxV^$BzgOr4y~1?ZD{Mr)!l}4dxRLY<&(dDu3)vE&msVitmcXHwATTXKVq1d3wFFIo
z-dV9F9FbbWw%iiVDlOr*+7e!BE#bS-5{Ar{FmJVlUEC7R+b!X)(-L00E#ar%5=MfS
zuo$+4{ir2ej9bF}q$RvfTf%RuZ6LaBu&8bDOxqCIwjpzELlxV`xYRaQ<hF54X&YD6
zw(&@78z0QJF=@4pHQY8%*lpvQ(>9*CZR3;QHabDum=4><M$|S=#ckt8(l(x@ZQ~2s
zXV6ri!O(pMhx!bG=`$p@&rrBNLlgRp0kO|GBJ~;Da-VTl=`(Jtea1_z&-iZi8PG3l
z%v*iNF77kV+kM7er_Xrp_8C9@K4T>4GZw=>V?XLMF2;Sv{iM%$oAw#Msg956j?bcw
z&odogWIMjhb$nIq_~TN?Uy(chF{R^QQ9J%4t>b?%JN~5A@z-$2KVf(LYfi_1;&%K`
zLC2pCJN`!0@lVAa|3=dBpQRoD3)%0}RKL&A{XU2KeSzusCAQyJxPD&~`uzd1-#;St
z``dEAe^%-DZ>#<OOReAkZuI-m|LV_M{r)cQ_s`q?{#~cvf9>}BKmC4xB<S}S!+w81
z>h~|k{r>%=-+!C-`@bog9HXIjh-mUCLz9<TntaI7<a?1OCnTC&m1*+0LX%fjntZI$
z<VTYxr!1OW$257;rpfCLO+IyL@^e6wGa*fGMl^XkrpcQLO+HU)@+;LPXX!4vg}US!
zrc2&pyW|V5OMVle_f_nYb5fVwk-OwMrAyvXyW}gaOa3sRSJv#33s#rh!(H-%-6iii
zUGk0FC4c!{ay00YOJSEhh`QvZxJy1ry5zgGOa7q-gfV(RSVjZFQD#86%nk?-xdGw5
zI3P?&1H!62ARJc)gsbX+@K_rVKAHo<lr<o%;{oBMJs@0n285^XfbcmO5N5&wVKW*K
zPR9en&167$o(>3KsX<|u9u&6Fpm2s66mGGD!V7Lt_$CetbJC!&BM%DaltJN+Iw-u-
z28AC6^wOGx!h$s@?BPM-f;}kQa|VSs?x66?9~4G|L18Hz6b_<6;Zi&(JV*wGcj=(;
zhZ-`VMrc5d&^XEr8JF21;~_U>ycdUz32De!m4}Su%8+qY9WowkL&isQ$e6N*jCDL@
zoV16G>&}qz)EzQD2Sdh8IAm-_L&oWN$hesd8PC%p<1006%+kZg78*9rFvG?zcG!5q
z4IAIYVPj4jHg@D;<D4>V+);;(SK6@g!yGmitYKph4;vTkVdI`NY`k%YjbHw-F&YdT
zOX09_5Dgob;$h=KGHkp{hmAkfh!1r>AL@MmQD(%y%#QdExe@=pIO0!8BmSy9;vZK=
z{HyAS|5zLGKbj-{lr`e7;}QR)J>p+?M*OGli2pel@n^yje={2KPsbzv&1A%Xo{som
zsZoEH9`(1-sDFkT^>4AG{tIr@|0a(5bJD24Baiy$lu`eVI_kgDM*Sb=sJ~#1`g?fP
zzhIC0_ncAxjXUc93P$~<aMVADM*U0isQ(}t_1~qV{vR4qEJ75|AWDRjj?5uS6%jQq
zA!-F`bjK7#T~QJBNJG>I6KZxAqSi2?PS}XL<{;{ci>OZlqNYPcZA6GV6(j0Kf~aRH
zqP{>qj-kgW4vkR)Ge$}57^QGylqQZ*N2D=oTOOm%Dr3}bb&PtcjZxptF>2l#qjvEa
zb>1GM?mA=CYj=$L8H`bj;TW|ajZqilG3tIYM!ikPsNeLs2(>nmXU0X59T#P8TvVlT
zaYY^%k16Bg6?I&Eq>YOo%yDtj8W-2_xOl=I7q2<v;uCjV{1l9f)8V+d5sizd;&Jgt
zGA=$#$HgzygvihnB8MhKfte5`c0yFR2~iU##3Ry#xGhhJXO#)@wmKoc)F#C5=7czJ
zO^CaALOgFzh<BX{@wGc4{tPC>#c)F0k0!*6@q~CknGoNm6XI`r(qz%3$upCt$WEFv
zH)*QUq`4wbn#Yt$^NKoYKGG)557wl)h9}Jv_M~~unKYlcljf&j(wq(_&5dZ%JQYux
zH<C&7SvqNcp{7iRo-#Q!WeUucDX~+g!cCc)IAtD@rp#@5$~>z~nYYy`^QAUremAGg
zc?*DPJY}A@r_8&~l=<47GJghB=3+Qy?nhJR#dylRpG=u=(<$>eJsq%UI^db<KxC%_
znVSw&X*yVur-Nh4bZ|wT4jyUK!3S$PSi{r7341!Y=1d1q-09#`I2~+6)4{2DI=GQc
z2hY;!;0rYqF!W5op_xEnW&(+w2^4N7(8QVGh%^&y%QL}QWhS_-&IB*Dnc%xQ6U<vP
z!7iQ&&f7D=U1uhE?al;0gPCA4oC)@$nc!kP6WmW`g16~R@SA3+WyDZN8HT#dGSowk
zq25ajwJI~zafP9-stom5W2lc7L#<<mI%zZ1b%&vzx(xL>WT?%Ep-#sPbu(e8=P5&d
zrDv%vG)tXfW~p23EcJq$rM`)?)SNU+?Z~s#Ic1i*qs~&Vv{~whIZG{Av(z4*r7qaB
z)IDdGdgIPgzk*q6DV(JaqFL%vJWD-DW~q1SEcJ&zA}*sN;!);^c$qySKID#w@1-N+
zs(eH|t{f4ssz=1f+7a=ibwpgpN5qr%5%IcnM11NV5kH4V#Lei4csf2J-b{{&&(kB~
zS9(s|LUZC7W=_1t&WSI$Iq{n`C+^5|;yGnbyra&Eue3SwhdC!MSaaeYo)a(FbK*T`
zPJH9eiNAt5aVeY=5288oQamR<Nan<M>74k7hFTDsH;*#&=4E!?e8|n4@1=QjRh~DG
zEA!@6b>4ie&6^*sd2=1ln<wpg^SU!{K6U5K&*8ke8O@ug<9YLDGH*Ul=gqJ5g1Lnj
z%rne_d5c{zUvLZNH)+A#kr&K!%7S@ET`*s13+4|C>O6SCykIYw_nZaujk{p}3Kq<z
zaKSu?7R*cWg83j>FyEyM<{x@7fErJ5lvxZevx~t)ZZUW-Ee5OdVsKnp46dq+!DDSP
z_-HK#>v%CZX)gxXoyFj(yBK^97lX}cF*qGB1~-$%;CZ?je5Il8f|i0a%u;ZRT?$@s
zOTjm3DcF&hf^*7Ja7SGVUTI6g4-4uqcqzDGF9r9UrQnUb6#NR8f`e!&xD+o150a(e
zUAh$fK`hNPEG@DuEpsfbN-Vu1v-B~ArLU+g{YYc!4;Iv9FiW4XS^Ap8(obBL{uHwG
zM#R#mVwS#<u=KN(rN2PUg+t4<z%0`eyG$$GGObC=^tQZApH-IW+v+m?Qd_3KTg&t=
zUZ&66%k*7mnSSjq(?7#ydOupGFUHIC{bZSbn=aG8(Tc<~E0V~rNHVt~sq%_+Oj(hx
zs4LPVZAJQEtw?KlMLJ=xNY|Vd>501{eF|5kjc7$W6|YD)k`?J$x*~m{S0xUuN&>Sg
zN$jemaI2CgtxDVSs&rOam2Ru6(o1bs`fjaCyLeSPZ?8&somJ_zyDI$*SEc=ERk|3j
zO81jh>210y{YGmR&#YM@yJpGUnx)EX)-h$xx}vUGkF+)G175RE*lX4`XU%%zu34YL
zHESbUvrffp){SJ%dX}zPU+8s<L+h5ntXmShZYkWlrAh17w!ChgRo1QB>bmt(TerSj
z>((w_x6a$^)?H`adhM=TKf`rvKU%jg#_QJoWZin3u3Nv+M#wW8p~!B8GPe<`@<w<}
z*$A(w8{s2uBm96j!V~sJc+J@epST<0r)VQQ6>o$$l8x|Lx)FY%H$x6>h61x0O6+E+
zaGRkfZHC+OW_VWF3~#HO;Y)2Z{BA+r0dI!q?alD6vl+g2H^ZOdX1E`1h8N?_@P4ux
zzD+m7--x4+G8}!G<>-eTN57Xj`nbZ;S5=OFta0>5%+V)pj=t`2^i!9kKSvyWI_Bt`
z2}eIqIr=NwqR%i}^euLae!*?g-=LnbBX7~?lr8#>x<$Xzw&))g)EMv<eZk(M?>Sra
z8+VKT6>iZ7(H4Cv-l88QTlBkhi~fVQrK8NYbeY|j9&+2#dwE+ru53$J)otmqwk>_c
z+tNvUTe|LSOHbWx>2tI#osPGqo5{BHJl&SQq8;fBvm@PNccd5Gj`U65k<KYQ(j9e2
zdZq11Kdc>T5AR49>>cTzvm?E6ccfq8j&u<1NSERr=|Qq1y-RnbKWNuF%IsQ~*<I@)
zw`;wZcdg^fu60%2wH|A`)<?W+owRqY>&~wA)ZMi{N4wVPc-Oj_>{`#$UF$2_v(7Mk
z)-86=dco~k-{d{(oU&)#QTMD@+Me|T?^ze@J?oycXT5RvtY6`tbr9`Ym*PF^L9%DP
zOZTilXg@s4?1z`x{qP~TAHJ9O!{f?+cvamGA8Y&JN4y`NwD-g7&VKmR-48!U`{C($
zKfIajhtJdf@GCk9&oBq!E%qRM!5xI(<b&{>auD8855ia4LHGk7gct0C@SbxJzHtx2
zU(rE$DLx1vBnRQU^dS7h@JM8NBy&7cWgZ<<cyvYO(IbsVA25$j*gU%C@aT!lqfZf!
zPQ^UBk?`nQ%A+snC=!^XNMes7g*%Eg`6xQ897VU)qv)k}6n)1>(RuqQy6YT8uic~Q
zXLJ-@jE|!G$x-w+J&Jxa$7GQ`Cd=G0Syhh7SJY$jBkh>{0Uwi3*vI5+&N2CkdrbZm
z9g|PR$K)HyG5J|~O#Xt7%K~#;me}L6!X1}2`M7*mIWFH;kIOH$<MMZWTt06fm+v~q
z<=5_U`Db)oz8D{u?<dFQx9M^DH**4u><KJ$C$OrVz*p20_>p!3f3Q#BYt9M$#65vO
zMJMp7_yoR@oWRf06Zi`{i3R2)me`Y6;Z9;rK8epNC-H6dBz~!##NY8reBM5Z?>Z;(
zYxgAn8J)xz<CFM)auUByPvYOqsYql`MKX6PQk7HD74=l~NIMmMuunzToKw*g_f+&L
zJ{8?aPDRhsQ_&Z6Iue-Ek;I;k6z+7S$)}^U%IWB~dOCWkosPca)6seRbadA_9ldr>
zM?a&}(Z%?5bU!&Ay-iO?zZn5tW(D++6VQ7_Kvz`(J=O&D(H78kM?g<q0ey}IbTbjq
z^He}znKS4Xdj`GW&Y*Ad8FWrLgYKwj&@1f>`hm}&3-%dw&pCtMxM$F>=nT3PpFt0j
zGw5A<2K`~q%9q)*@<Z;d{9ZXLUscb_kF~S%NBgXN-8m~ib<fJ5<FoS3<gENWJu81@
z&dImfbMg!Bocv8WC*M)e$*;6?@(+AYzF?n|?>Xn>H|{z4S9DIk6rYnHB<JLJ={fli
za~@x2&*O*OdHh~EkFTod@nh{g{%D`a*PZkDse2xOj?d$p$$9)dJ&(UK7w|3i0)D|=
zz~7V$_>Ou3ztS$?ANB=&&$)o#xEJuR=mNeJU%(HN3;11n0smnxMwi)((L?TH^j^6b
zT~#kekF|@@NBd%Q-MJV&buUJr<BQSF<YM$Zy%>FEE=9N4OVJDNQuIx^6x~rTMX$6=
z(GUAlbkDgIy>Tx^zv4^LgXB{5F1-}}VMRvfL`GFa=87sZk2I0_V2jK(M`WJ3BJ(L0
znH!17JWEC93v-!~*vpK<U1l`pGILwK%)HbtGvDpY%w6X)^V+@4{ERO%_mj)a+w?N?
zo4umQ+!aMtuP88NP5EG7QLZ^xlqc>L<x_k`xshB^o~2imFU(a%Vy`L+cU94ptIBQl
zs`661s(iPvDtDc$%4_$k@-x1w+)u75Z_}&FZ}yrkbJuKDy=FhsuGt@)YxWcOn*Axh
zX5UDz+0W8z_7~>5EwR^ag}ZKR%60p;dfk4hUAMp6*X_H`b^En@-ToP0x9=y{?YHT5
z`!{<dmbn|Ts@{knX*c2z&W-qqdn5jo+=!p0H{vhM%~)b@#tL^c)|8v^ZS`jSQo9*{
zw{OOGotyD%_h$Svz8T+7ZpLrZoAGZ}Vjgl5^Inyh$C|`^bR_1fD>0uFiFuw%%vbgn
z^Mbp@d{b^Qchp<VEA1BZ!@kAbb8azj+*{1A_!jdZxy8IoZ!v$^+sZ@kw(?%RtvuFl
zD<7TP%2W5Y@;SM!JWp>cU)ej#3+|5cO}(SM((Wif>^sUm=Z^Bmy`%h!?<fzFJIcHC
zj`D}SYd_@f+V9o7_G9g?{n5E=KXvcgpOd@x^YpI$mAz-b;O^Pq)O+?T?VkO^xo5v|
z@7cfNd-j9mp8YPpXa8aE#}B#t@q6`t{8+mme{}B0Pu=_R=j49;JiQ-(Wgo;ZxCik!
z^+Ehfdl3I{9>j0l2l21uLHsU#5dYz1R#j#8ktVYr9GQLM%Iv2^W}l@p`-OeTD%?X>
zQy;P~wTJ9?=OO#reaQYy9<p!KhwN|ek*aEs)DO-h^@;mP{ggaXpQVq~FYIGg;U24+
z`dEFbJyyRvkJZ=iWA$h9Sbdv5R)2F(994Vbd~lyQpOPoev-FAcg?;KM+*3zWpE@tK
zr_Oihsq@->>ikTeI&agb&TsBnqH52Q5AL(%Q~E6V!ah$F?s=lA&y$zh^W?kpJbCRt
zPktuPleg*f<Tt0V?=^+}=ql{zRAIkzFW7JD3-*=vg8kvVVBfee*k8#D_Fejd{lmRf
z-)k?`kM2wLbNW*K%Dqy*X|L2D&MWne`%3+lyi(t#uhc)>Yv;Z8+WF|dc0Q-Cov+**
z=bQG%`Qg5CekE_5cj+7F5BD~Cuf0t^x^I)u>D%Nh_b&OSy-R+$?~-5XyX23iavxlk
z`;@BO7w$c$Y45r3?tAWM`kwpke$YOpAG9yrM@`c{YTw<D+RyZ(_B;LLe&Ig5n)ccK
z?tXTErk~y4+}BjozNX*Zuj$Y9Yx-OJ#{F==alg`U+#mOc_AC9N{Yihhe@KG=FH%L&
zpoTJ_l5(JtN}!UGV0}{XGa9T<2J}!Ce$IhGDi9|8Jb*_yga#g|_1E%@;qgR<g6Gg+
zMk06~1C}Iv=!9kj0)b76;dwZt5Hh%=5j-~ndy)d1)cog?24I2);7zh%fjZz!s+p8X
z!2UGACKbT^^fOY%{^yd08F;<_9KH+<ekFp}Wx&^C;k7yNDuqLbFC!6rR)+VWfUl?i
zGf52sfy0O3by3zPFj%A*JXD<Z2^kDN8D3k?#zfSU!23&yC`*DtN`p1Z{Iy3-cpoO1
zmST?tey9Qt>HpkOBg2B}#b)h{)8l3wa4XfGFr$K3ne?QY1iUUX%k&sM9N3`X=w+22
zzenrw!Qo=EZjb%f2Tgn8zy2rKkXcy194y~|&KbC#M1~=VJPXUp5s<)z<rTmZ6k(aA
zzpkeapR1l%Vc9i8FB;&QnTN(1ScCk3rf1%P&%y=M(+6iTfX^d5v<BgG_VNjso+)^q
zWCrBC41(oF1tx>?YzAey3@Qp4oD(w`mKlTL3F|O}^J)fXwG1vA898TWWLS2&U}xmK
zlaaG-MlSl9C>LZR_za>#oQd*DCIVkI`p@kAYjrYUZn9u+a^P+X;B$)LbV^`!DqwA@
zU~X#QZ5rTsTHtuv;Bh+Oa=JZY(FeOT1iLc^gEIk(GX;l}%(CEbvS4qrc`nO>x#@tn
z=|I-p$*Wlh3{|ISWYwINRl(O(!PZp4)l70>HYvo}1T4*@NP{89<j6diBZ~sqnGzV7
z3YeK1*q0XgV0KQ(yE&m4=KMmO^TEROi*%j=_lx=KT`GAyuYq4_fraUUYZ>O_LJEE*
z7=PeZS_KWvNw**s!SDlL(*4hoBw_vLVEtBM{r156{m+s7&#|lXu)YO?D2cGnC4#8Q
zu-+AdsHm{+HG*gu;76K=mSh#fHeerGk_8tmNe}h`pU_JIY!4x!*CN;^VnVMZuwA5t
z-XOuCqrfGg!4^P=UO|}!mw*FXKmbEhJoF@MGT4&Jp(k0?{(6!gX@Xa0fk}tKud~6Z
za}M1)=yCB%!J#Kvi@=tQ4?W3Z3Z5j{198nB1nV4CnH~h5Br0${s4n!NlGuatQV*)h
ze=S{9QF~BP>p=~p2a{$GhINmtb`J(q5*OSaT=#o$Dd@rZum{(o9t@T)t|UFUnD*cX
znUzT@E5mjmgFzsd*{odPvT|L>$|W%?gDok8MJIzRDHpY@+%U2cX=WqXCZejHjml0o
zD!ADQ`c|S+kd45WjKH3Yz?F=OX*Oz*U`o>9Niv77BzSXFUC2=-F-PU4992_tR7K5E
zMJ-1)jGReYU`pDDwj|hcX5G)3r66a5scP2ZoLNb7W--l~4Kgp1bY847d9lpqMcAIi
zx&XGM1g@lV=u3j1DmILKKw9~rYUhKplMi4U3!vX5D23ok#)rNnc&R~yEI>T2z*d<8
zTjmOET_~_6slb8*$5vGEPqhNuFbWQ76`ZPFaLR7Msrv<|6c!w?-keGTPHI|k8e~x=
z>7okReznXM)w)nrOHxq<&rPjpMYUlR6VfUsRlAs!-C_d0AW11KCg8Otm9&^NXvons
zkgew+KQEAENg~ObLXs7YBpViKRBh5IyQER~Nuv~!MlB|dN=h0H8uIT9Wa2r<y-Ovb
zrht>Cm4t>>@~d{qFS{kb9+v!CT=FYv$#2mAyh*9dfPuzTv@+AM{+W|u*#_IpuB2tV
zL06P2S5fLxMfvMaT9vr!R^od2|J+HsE>-E8R;3$m)vAY8tCm)+23M27`;x$)4C`qv
z1bd4EKg<1}LrKyELBsz0KZo)^2X+Yd-yY$xZ>=mHI+Xu&NB-wf!nu!Vny`;s1kuH?
zpW6h{=fJ-162!0v`@2sNtpN7<kRS#l*zaS4=ucqZPYGg_JTxdt8mvk5e+Ffh18b58
zn^FLqQv5%I63h`WKmHk%Mn-R%;K5oMy^FzzwKIC3bLhejdtk=;8NC&N6&q&s!3gZw
zIHUI`V8*5yeU$9s|La#H=^ma&Jv>;;e4Fjz!H4CCgu{Ndved&5$UQt9$9Zr@_`24^
zj~IvMWXS?s68G@`Gbd{<*pglkpY_3_4F1oYEXH6_CjZPy^3WF{>8wX1@I)B!L|AY^
zIB-D(utr2MLnJUm<o~lp>KYg!#-TG=vcQwX|L08BT<|3Qtk(+u&zJ;L+3QdK8IxoV
zL2nv@eI3zE4uLI+z>q~lLJmP+8Uj}mfh&pN+<-c24uLC)MvNS4nmJUma;S@QC~xOb
zpOZs1H;0D(9BKtQR0(rvFv_7~oJ0Ld4mHvo8YS}>EJ+OeKc<;H21gQCxjY^c^0-&b
z<Fb^;19Bc0lsxXJc?^am9x?K`Y36as%Hyt`$9+y7*W5g$2=llV<Z&g;<H0D8!BEEi
zNgg-SJRT(rGW4Fwa9ogSrXaW3f(-VoJR}rk=sT0kQb8V23UWs+$aSqCj~E3Rj7Yg;
z738j6ko%m1TyqQZuwRf{K|!vB1sQBe87yVFKPkwKv>=a?#fYMc5gaojnkhzYwis2p
zVl*Taqh7HXm8D`dpcJEyT8!#iF&Z(75jc=h$tp%&yBL818P(ikH0&3nR#1#8VKEwv
zi&1}4j2dY%`fESZU_3H^%|{CST53oD2U7fJJ}O{9s{g!4gQS`!NtG;;>e?jL=a5v*
zC8=Sbq*?(<RYH;)j7h3LA*n`6QlljJjx-pK%wN~hta9Kt3Sd3{&vaD4dHkQ}Xq3#R
zRWiGF$?S7VX3Z^`!+yzZ1tqf*mdwGpWcDW|vyqm}QL-#jbXf$SLu|8U5nNnxNGOZF
zQdt~O$|9H?VqGhXBL*0a7MP6oU#C&5x!^JSU^fQ;jK&z;#^nF`i~&Vg0-C7=ZMG7?
zF)bJpDnYMQ2?mr(0M15G*DAq?0Vbmb_M-jQVhn07*o!{+j3HQzF}RG$KZlX5vJ_oq
zX{O4yxhgv(RM}ps$_^-1wxj;Fc-ax7$~LVk+qJ7~pHpRPZj~MOt86Q*vV(Dz?N6#~
zBdxNdWX+-InnN=+r_I%zA))5<N;PLdsW~0B=D=|j6sVfhv}#V*t~q^f%^CJ<PAjZA
zgK^F2PyQOe&L~+|DY~wLYoWHex;iA()n2Kt4k&fCqt(?Bqpmisy4tntYM)zIhyA+R
z3hU}%Tvz*(x(df<b(Cx*6x~Q@rjfL{MlvKcl3uBi3@DAHqcxHdqmeYNM$)w#NuS$D
zz??{0VIvug8%clKNJeRjq#5XY;wW-RfZiyHA_o-cb<!wu#GuHgMUh>bBKus59QG-)
z6;kA2Op*O5MUK+o2{KKi%{7f7p=tC=;0P*BqoXyA5vyr*?WWP^HjQDwX@D1K48~2P
zKW!SLbguv|pwQ-eg(0a|7*L=GN$V9xtX`pO_X>S(FW4BpLM!YQ!1ojS(_Uee2E&hO
z`E9P{4@uzlDJ{RFwfqsQ<#+9t-{-dc;jrZo#x1`;ZTX`#n0p*JdJ>p>3OIZkSbJ8R
z>Dq0k&uuec=`n+Go9R#6%qZPw(_EiDB!Q2o^w}K^j6AE)?z(-DSnjh2<377T?XySe
zjzV)CWk~8M16oHJu{uiE?I?eZx)|KL6l^-WKL&#?9+LiAbMc7PA9vmU_^%_Ef*r>}
z=3e@1#nB@cO?O?I9u8@GFs12Hu4@fRU28z=S|cv_ZQ)<1%^Kwfq#<oU8gU1t;c!3#
zcTF1QAUm!>Ufcy!EgcL;wIOcA9pZ-5A?~kpmJYjz&KN-;iXbSOAXr2Y|2ggq3+HkU
z955cv=K}PUiv-b@ps!pei2oevc@@s>8aQA&oZk)TNjKpfZ$V!=hHG~l%rFPe_3oh?
zR`8+cJRpcpc-VLTpBuKAfE|{C8%Ab`F)Bke=?t-q4o&x2HbZo|46((7^)6(HDKSIz
zNf}~Y2J2nP5DRLC7}hexo(>+oks&6`4AHVO#3}|4-p&wnPKFqCGsKPuPQ0HXW`YdS
zA7+Tn2%PvhLo6j3Vl>SV2P9ZwRF6*4hh7*M?>fWw=rjlZ7k}u5O^RTKNrzroRRQ};
z1p`b2|H}YZ%miP|0$U6pT46^V@WR|fD-3$h_2~e7u@G#re^%IH0$x}ORv4Mp$0)F)
z>8!qtz=>wE`Ya1pG?&%4cyOeJtUe`zB`sz3b@|YZUQoe~*0TDZk<}+m@TRS-zKX$?
zwzK-21HQDI)ptCwr~Rxx6M#P*X7$Yotm!zbFD2kjr&;}g%<+iI@f4loq1T)T7oKO>
z98YsOo)dEXq?qH|QjTAfb39nl{JfguhqN5OYvlNGGspK@IerD___Cejk2pDgz|Ha7
zUXF)ebACF=@trWoL$5hsk8}KDlH*6x9KTP33r77lqIs~v_!0xw7YpVW2i}(eE|>^D
zm~?1^!8Ja=pn~_Mf%Rp8A7+9hW`QAw4_&Z12W&9+&;^4z3H(d|mRJamSaj%uEhS)s
zrQm{*1rJdLkD?3SfBofPf_V&E@Mx~!aRT&@iv_POK@YiH@Ty9|n^z0okXG<^4d^>J
z3tq1Uz2~^#mF<Fe#3^_KZo%93p|?CJc%AUDzq}q7yv3y8jid!{p9KGl`s+Y@{~2H<
z20SkoTrUnxF9GZ?5ezWt(Eoya25&(H(@O)-%K#_L1TV}2D-0jnUvm!lUoO~RJ{Vy^
z(d!Sv35yQhucZX+uN2%bl0*nvS1FoAEJGrOB@xY$h!aRODUzrykqE3W1nx7MS4lLa
zk!aT-(YQ&XUW-I47~FfCL`NJF4Y(xQ_DM7ykf;-qXd?m(KPJ&)LZXqBMEhh3jZr1k
zq)TX-DWO@mgur@6TS5s<i6zu0mC(8jCcaWa3u*}sYbCU2l+c7(LM^L=Rxz0Qb_vZn
zB{b-k(2ie1GeHUUhb6QbfukRn&{9%DqiG2pkY$XhGKT8}%ra%nuw_hhWy}d>JSmoO
zTPkBPyl_=1<9W4=hqN-@HOhG0EaP6Qj92V3KH`+|fLq4fei=^(W!wqNcq1xfaJ%qg
zQpO``8Sj%7JVsS8*v@#Fso+_*g28phTS5g-i51)@Rq(o8!QeXM1+{{QwF=%dDtN-I
z;FeXvt9Av?ITbwUR`8Br!81Vx_lFg{8C7s2uHdDlf=AN|J|L?yqN*}nQ^+h+l^M1w
z(_B^NgsMC#R^_%-mDiN2Jg-*eA+0L!8dZ7RtjfJsRbH{H@)4&h54cr%+po&gK~?UA
zRe2+-%JsM^FD6xaB(2K(WKABUYI2jV$;(Vlo@Hxtm#fKJLQS3$YjU4dlh>7+yr9<P
zVXY?b88vyrtjR5_Ca>BxdCsZHU^L4+eodYUYI1*AlQ*N9+=y%PQc{yg)0%uh)+0pK
zBe)KUSf(B^Y(1j6dc+C!Xi}_4ZK)ouDfMVxtw%#zJ=!(u(YRTUdaZi2V%MW1PCXiM
z>(RDfkEVlq)Cud+MqG~;lX^6g)}wv05sgues7W`XWu_6$vW=+AHKHw{5lxAWs84D{
z>q;Y9P#e*()`<3uMl@kIqL$T&R_#VK=QJX4mZKfN5zPdRs6T8(n{gvrN*d8<+K3Lw
ze?AsNQ4C8_G)GaK04A0QHkJe~mO@eUDn$)x6t!!Bon?ZdWr3e%Q`8ZMq6S=w+V;WB
z3c$_^!Oe;(YB8axk(8qL$tE>MH>qW&NzJlNs>?O0Eul$GiA}J4o7B3}q!!dBHLNwM
zJ)=oYnBXH@O={I{Qgcp|8g!e~j^Ctaf+p1;HmS|HNi8K!YBX(92joB3iUFUB1*eJw
zqe=kFN(9qN0?$eTmr4bnN&}n90Q1TM^U4Oh$^pa51;5G%=PCg2Dg^5)2D2&wyD9~@
zifn<G)H0WumO0C|%r4h5w}h5CCAQ2ysb#J!EptI_nZsJk+%sC{gw--v?Up&`w9G-b
zW$ySbb0%n+{b9@8j9cbX(lSTWmU%#eMMbwomT8L&+ZN&4O5}vLI4QNoHKi@it8H;e
zYm2)^TO7CA;)>lCk2q~{z-^1$ep{Rl+F~bciyLuUTuj>HNZJ<n$$z#K14a}JRul(L
zl<?1!Qow~$!H3eohBCmMvcR0O!H#mkkaEF~^1+!3z?%xenu@`UO2Cdv!Hpt20rXo3
zEYk_ViVEO*E#QPsFe!C{HKh~GtDRs->jb+-Cm6Rn!HV4pjyRoQ!0iOvekXt)>tG}9
z1dB;07)d+9KKajoV!&}?!E@rkauWWTPYT#gDi}^0_)P}5P!_mQHuz2sI8QDZPd->s
zAy`l`m`(}UPARxfB+Vk4W?6=28IEQ-fo8#PV%HR!omasT)@XLupxJSYW>;*QJ>q~5
z?9%MEPqWh@&2GdryO@A8oYL$**=5J*F1yTh*;%g3ZV6p>O6s!UFtH12mmSu+?4HqO
zC#){JYIoT=r^|v1%<lMIb|&nyn{k(2O1kW5+GP*O0SAE&#WDj9!woo`FyMfz<g6(J
z&b&I{!1brIYYaH!)_}8O4>({bIotk#GaU{%8}Wd%m<%{0>439O4mxA>ptH;jI<wrM
zvn32VQ_`Tbt_(U0D%il<ptENTIuq8QvuY1IbMBzC;}1GB;h?h_4?0T;xWVb5b3hKM
zh#pc|W=LhYA(az`)JbVbT~mhCd2LADHHOr2Ye-$OhtwnPkh<*;sng+*x)Beli^-5W
zk`Af+<gf~Mk-E$btFzp&x+M&&U=^w06sZf^u)1dqs}t6+x@r%rU=pc2{;)a|4y&8-
zu)36h{hJP}2jobC=#hkFMiPb_NjPC7nUqG7HDx53*G7_EV<Z{3Mv@hKBst=aB-{Q-
zG98X28}Uf8n2sd-<Y)qZP_oR7CbQgVvL%cr-~}b?%4o8njV61>Xfk1qCad;n0xnRp
z<BujY;b^iMk0wj$XmUV<;lm)3;Sk9Q2&_*;t|^F|*ATgDAadM7<cf_*@O{W_ACc1`
zA~#}0E~bdwr^m=;W{jNW#>g!J>>UZb9c7GM(8kC;V~m`z#>iEBjGS}FAXhv_&V*y+
zW;{kNrDNm)4UW!#_6`SrjxY|!=D4w@j2rXXxUp-E8!O=IfT?3_`{M@m{u&$cxB-Ta
zu}_14^Pic+fqNrNfXz5ztSb{>TTB>x)`YPN9?qOQVeI%5#!NV2Y{nDDQaWKA(BRfE
zlLEs{3Y;`4tSOViyf!K9T9d+xJt-V<CxvZ)Qh=UaVI!Ut7Sl;#pPmxHtPy6pDPc<j
zZ$_CC7PKj0&zcfe?I{6F8UaiiVJ4gsHsdK_DV-7y=xLv2rhSH+_Bjc>7-ia@*QWhl
zYuaD2r~M=Dw7(rr`y27JznD(@`}B;z%*^<++>E~^f$yS#38R7QV$Jxg_KXkqi@y`j
z_?z*Jzm(4S2Q<U59K&!DSS||KEE?D>7C0~VKer_W(<T0Aw9vE6GB?X?NwdtlGRrJz
zv&^0~%dFb7%$z$58ShzUGoEFZ(plz!21A7d2SoxaMFI0f1M|cJN5usTB?K=e{^y?1
zbM`VfXKzV!_PR1>FKBc2o;7E$x^wnUIA?FhbM{g?XCKhui*R6zNb|~?Hm~ej^U8`l
zuWX0&%0@h|ET;3yJ`I)#2S$hl7KjEWhy|XA3r0u?en|Y!1)&#XmRpQDX)#{Y7UNxO
zF<x;O<Lz)U-bfeYeHyF|ZYkc9z~s=D;ynwj4tFWu3Blw@m*NACr8()Zok8zf(8KAn
z^mYh6nkh@~bIbIWv<&vbGQDRl)2r?>y%R3eo9Qxrz=16xtypW?inZ&mSli)>wUMq^
z`~P_n68H`p*beThwG*ydo9U``z^zG~wkGYmYtnYOCT*l^(mn?+gSIa1x$DwSxGrs`
z>(T+Y5pvo_xa)3&+v!HQ&uxZV8khv`X1J4Xh6ft>0xp;XDcAzq7PseaaXaZ2cc4KY
zKZOjww&U)lJMKZctNqQYlLQQ6A_znigpA-moFNF2g?n+1_?!DC1%ePnxF?qgLXqLV
zTp<Wag?n?2AT%BB&ke|Wn{bbALDn0?eY$;^`(ASobKg~;AkGJeZujd5?%QL6xSPPe
zdrA;LiNA9TiDOiT7^gGDBa|U}nGA7-%@8YGhWNlA=DyF0hq>>UGGxG&!`%0_c9{Dv
z7#ZS}nIWdF4Dk$Sh>o2hZa5iY!_5$1yu;l0#o#da{WgLOczl@q-cSGLzKNq$4>3mf
z5DyW|b7Fdk%WMy^%=HlO`NJ7bXT%<2R_Y;M$S}`I=^<{ZJ;avQLwwU==9AGwoHTog
zDXWKgiedhf-9ub=dWdzmhxqKl%qPExxDfOZ3t<oOCW84-aSw4X=^^&g9^x07C5}^B
zVuH>Rk5QIrF<Ig&n<ZAcEb)=g5)~m!oD;LeoRlSA$ys7h$r5+eEU}|yi645FfI2F1
z+RPF&R+e~<vqZn0C2l%dV$;nMU%f2R@Uz6FAWJNTS>j!kB}U^c@gT_(2Wgi0L*{gz
z%IS#C=`zacFuO_rFZa!IIbG#*I?Qg;1u>^HQchRooK7n_T~c#8r{#3bfV{Vv(<d#+
zd*htmwhy!4Ywlt8yXxok^FdCZ4|DqKD5np_IsI;u(|6OH{*%n>$EdtMPUrPUD6jW2
zdHo8T*H^f_{((QteV-K%bKfsz$bc({x$kZ5F!v3!3-wcGUZ1w|`ZJu@J9b{b;pFuV
zH?M#34s+iZgTvhS+Xyn?@nP<JKmD8g){jz$R`){$ZZ}iVFSFowa|Qi94;Hsj(9eiq
zaZ3gLg$ypYQqXUy;BspP{hLwHPnzI(TLt|o2GiRv=+_-Ez1@QT**kQ)F9e59_nQdJ
z?zo`eOTg?-3;Hjzs2`__`UG9nAETn)Vv71zwy3XiMg1dR)GI<!KPMLTIjN|>l8gGF
zQq=FLMSVvr>OYL4e%dVRGgeW5j*EJ~UDR(nMSasP>R-L0-tde1rJ$%Ug+={cRMbb~
zqW&N$>IZ32|3i{I57AOYle~;b9&B!2WJ#XoNM034UJyy1kw{*VNuE|nUQ$V((@0)3
zNdAOL@{<<HKfxs5wn_e)L-K1b37!GTSACK{ACUZfNb;{Ek{^mm{%%6@yD7>4Buo4;
zs>F}eCH@gA@x4rmzrvRI6|Tg8;9>rfP~y*uCH{z1;$O-oen2Vlx78BAt(ExiMu|UV
zmiTF_#6QC&zGIj88%~Mea7+9buf*5=5`Qr$@rz-Je;bwfk+{U)PfGlLTH=3`koBg@
z{C~Ochp5cMd?x-fTjrO!!`$~7vCPj(W&VX+=E30RZ>eQ|ODpr=49I$$W&Xe1_fuTv
z`|QKq_qq$YZ?DYP{4#$bDDw+pnST?N`Qf<C-%HB;URvgVkrn<pRpBS-3jY{Y_!d*)
zud)?>m8<X{1;~4ghuQB}GUULO!|eBt2H9_;!k;!P{ESuMpW_POZ&&!6PKDoeEBsgQ
zF!y~aILv*&iy#9YALhOf(!aTHkEg00qN|>a{(9S<$W}d;t9q(X^#rl%F;dl2<f=z2
zRZmi@9;a13&8T`O%&IqORlO&;>b32vcg?AKYi`y1<X64(LDicNtKRFV>J7zJ?`~4{
zcGIf&ldO5isG2uU*Strl=D}Ph?+RP<R=Aq?L8y6W#hQ0Ss(CNvng_K7@3va=wzZn~
z-Kcq|%$hfC)x2l8=5_3vcf+Z98*a_};?=ymU-K>oHSh{*-rK0=jl?zYep2)H)0+32
zgseApnEQT+AOp@E=DwG?!`$~7vF^=Eb?=4z*VFcHsdaBlt9#!J$a<THx$mbKGT`=M
z?t9%m%za-7>K-`S-kYfI4aarwUQ+k=(z^GHY<S11hBrYsyvGP;Ffk49D%<c@xrX;q
zfULK8nEQSuLk3(q%zf`@hq>?5X2YAY8s2l<@cQkBchhNjn{LDV>O<B$ILv*&iy#9Y
zALhOfQpkOi6yo740myzMnV}Hmz7fk&2y)*@5Glk+6jEdg(F%nml|r0GA<dxB36nyQ
z`$kVNh1xcSAoq>dTna(%8=Vg*G#^svbp-R7VhY_&D72eW=qK4k$EYS6r<>>zf_Y0!
z6J24OXoYK{4?+{26`Kfh-{_^>L{Jw&ko!j4S`$I;8=W$nXxeI`XSj(vb`#xjnrOpq
zqAz|ET@0ECa^L7})I=k36G849?Waxjo9snLVItfZ-HRSFz34LAi<Y@w^j_#iXT)AK
zEA^rm^5IOSTWT-b(t6Q1qZgetd(o8Di=JYb#bo!Q>rO9PcYD!izZYEydeK7Ii{3;q
zhbitw_mW<;m-eDxFm>-Z)j|_6vFkC@LRZ-qTIE{kqtHU<#1@*9TIiMBLW4>R-BDX;
zM{A)UMhl%bTWH2=q35`T`t26F>9o+M+d^Oc7P=I)&{Eh!@1hnOja%qJ(n1Gm3;iM6
zn5WtpzF)vH)5ehd#w^#ys?f%Q*v5?1#){m=w9>|s+QyvL#+uQ_C(Jg6{5O7Lw=rbD
z@tWJlkp0HzgEpQI+xT_V#xN@h-%Z+hH*MpeWFJ08_2F^44?kl1@D;WXuW)_%gV2Z1
zihUSz-}t56hoJ_9A@_~9wLT2FZ+yz^!_!tDeun#S$L_;7oIbqa_TevnAHEp$VaR>s
zw^1J+iTg0*zVUwAhkuhDe3a_oF}i~vG97%G?cimugWn4sd`9fxS*e3x$Q|5OI{22_
z!CP7fe=|Dxq}jn!RtG<|JNUZO!Ru}ZfA%~0LeRnBRO2@h%u9+p_+HY%dua#%BKz@i
zsvl3#{rEA{kFT=*c$MqNABBE=PVC2XQa^qr_v1mOAKy{?@s8Gye;EDvwAqhmtbY95
z?#DNse!S`S<F9@{z7+K1rLZ5ri~8|s+>ak5{rDj5$A3s#<|$f+?=EDSp=FV!WtO95
zRiI@-q-92;WksQ7Nu^~@qh-yY<r5|?Pg=D6#HQtI4lS>_wEW4Z<?{h8gE=j~j$nRL
zOv`r@THZ}*`6t<xk5OHD9OfTAV!HAbwkxl2UHOC1mCuS@`H0k&U&=7!Na@PA)vmm)
zb>;6yS3YHS<!P%cKeM~?4W}z_xLx^+-<2;0U3oF=%5S5tJQ8>1`$<>cPrLGOazH*x
z4akuFmLD<$@?~~FUgiem_rm|j)OCP4S!`|Wv0RNk(pk!8si6mUGasESED%^q=u6#D
z7D5l*tEjODYeWQW7)2#uAp$!Ch!6xJ3S45tD5#-_9=7G5v)?)M{r7q9vw%zXD>LW3
z=Pg6cqI_4)q8xY4qA8x5MZ>){i#qvg7A^GGEb1AkStPUHMUz4`i-v@27PXJmESeXs
zS=299v#3S9W>HC^W>KAF&7#q%nnjLu&7!5IT1DN>wTc?bf6;D&wN_D~tyWQ6d#$25
z&RRu%UA2m2{<~<Jr&f{7ei!BXY8A=scTw*^t)lE;t)k*kt)gM!T16crwTc!*YZVQM
z)hd#?@1mKBT1EAewTfi!yGTpdDq3!;o#<k&osc|9qR3i1;j-0E*zC0vUT5uu(^WfR
zb=OXKJhc;UZ|#KLS3BYJ*G}{Z)J`-C)=o?e)lLi!*G{yH)K1Ke)=m_}YA2e<YbT~B
zYbQpfYA5p2wG&HBbrRjobrM;YI*IYtI*CEHI*B&+I*HlNI*C56I*F$4I*F;CI*Ae9
zI*HD{I*CR8I*DF^I*BI1I*G}lI*Fm-I*AUEI*IwwI*I<VI*FF?I*A#HItlsjDJ90F
z>LggYPGXs<ZlbHXZbD|i6XUFP69a8^6Rqua6SJIk6Zx*Xi5z#`#1v26#BgujL?>U}
z#6o}FM9)Cogv@>?CWY!IhJ@=T+DGap=0)o!`o-!d<XO&%l4RY)=v3W=BV9MK)Ko9g
z-CQrx&{8ik!CEg-XsefKYp<7><E)qH>#CQK+3&<OPrZc9eJ65#^%9Hy^%A`U^%B{^
zdWqsty~MC^y+p@Iy~KiOy~Kc6y@bquCuSz=C1mb9p{463mP@Ioi>1D~$g1bQZFZUa
zcGfpLUG>dYcYU+RQ{U|N);HUI_02xN%zFp)?Dxcwp8IYWk-6_^eRDyqzFD5hY@VL1
zZyuGZZ_Z2CH!m?YFn2RIFlSjBn8#Zim<QP!nA_MJm}fg>-rJ>Tzo&Zi+;?Z6%zgVC
zn0o~pn41I}m?wuCn1_ZNm^(xonCC}j-aDpezh@-%+&4?h+_x#q+|`n09%s!m542^O
zTidhDvz%Gxd{>q^$DL)K;>j`(_hy+p`LfIl{aNOofh=?5V3v7OD9bz~oMmnw$uiH2
zW|{lNvdk^wS>}>tmU(n4%j`&JnU|Uxn!8&XnkQHrnhR|W&28-s&2yX$&3#=B&CT2m
z&C@&$%_F@H&AGmY=EeSo=H7vZ=ImfYb8)Dld04oixnrcEc|o+Hc|fe8xmCQOd1kVq
zd2FhoSxYxGFE=#`bg?uF6j}A$x6Lkd-_Aw>r>jxG>TVS9cp3%V-bMktuTj9~m$~nt
z%zTIR?036}%zj531qxz~0?p%%0@IU?0;5um0(t31fhDHKfo_(@f$`SHfkC#$fj0KW
zf!R)(_jc*o@2MU=_ubhibKm~PfnI^efhNJmfytr9fuZ5Xfew+zf%#FH_m1h=?-@xw
z_s!BW_ibtt=xS*a7-ww~7-(w}Xl-v2nB{B|$aggf<hYvzrg)kJhI^X?I{BIe7W$h6
zdIp;WCWV>=hJ>30+DDoM=0%$X`o)?A<k`l7l4O&>=v0${Bi$sh)RZ0QZpjWzux1Ae
zZP|gg_UynMXLg{kD?8B4ogJ9w$qtP4W(RV8*@4CW>_G2ecAz+v9T*nQ4s?uU2Np!L
z0|R2&fmZSCz|3TJU~DQoprx||%S~2S7mL+ZWVO0nHmgf=S}w2C>T<fRE|16Ra(k^V
zyU*(K`K_)VL91(G$m$v#wz}Fytgg9HtE(Vpb;)yyUDK0R*Qk`$m6x`<mY8x}-7Gn-
z@zxyIAX|>BjXlRT+nM9)<H~V0b?3OIdU9MNyg9DUz8u#ge~znHFvm4Hl;av2&T(~!
z<hbTXb6ovnIj)xR9M_Cwj%!RR$Hme)u4N{f`L@Wsw^h%5x3<gNx3j4$-`&(T#naR^
z+}qUE$=B4i&@VIJL7Dds>ACOr5t;jrHg)xjHFdR!H+7XHo4Q7)nz|h6rmm%?X0Gm*
zX08d=X0Ae8Ggn)CGuIra%ze9M=G&uZzjJ*u`|WS$>K$z6Dh@Ss4GTAOb&ND~Er`mz
zcTCTI&rIsMZ!Ilz-=^lVE|%u8B5U)Q%ho(5`L~$Y**xZSH;;Kd&0}tF^O)V&Jm&K^
zkM#&Pk4+3Uj|~pXGk+t^V{@a;V+HZ%vFXX?u~8{`?r*wzY>BBwted4pY`nEaY>=%*
ztc|@zY__vStdF}zY^tY4Y=pN(th290Y>~f3tXHr_Y;veYY-qSetV5(lY<{#wtbeRU
ztYy4KY(}z0Y)q;}jHO$|mYHPc+amMcRz3IK+Aee7&X%!!cgxrmPs`YFZ_8LGU(47+
zzs!6GW!^ia=f2xVWbQlKGS)BNGFFmo85^By8FQpt#+I5|#kyNs#U@x=#R_e$Vr}iM
zVso4_^X-;-Z;zh)&h^RMx4%`acd%8gIMgaOEZi#AG14lwASyH8ahdl{>bY+%Epy){
zo2`qKPo&^#bJ=Y+uhV98x@|U($7XYTZ8p2lX7l-NwjM#7ZDPn~leuqOyNJy;H)^vL
z#BH|eNt<m{N}j=+w%L}LTHCr=THD53TiXWNTHD&#Tia$kTig1$Tid33TH9pq+t%6F
z+P28w+SV)B+BP}V+BP)Y+SVb`+BQGh+SWhb+BPHE+9q?~HkNK}TV`rw>uPCZ8)t1}
z8)$E1o8@d{%Xhc2P4Tp`4fnROb@H{bE%djs^$fPLO$xQK4GFigwU4y1&5O3N^^3Q$
zl_cBPMyJ}?9O*W;rKYyF?v}Q;3D&l@LVH`=9A{fwUw2#EG*4UGNN-zPuCJ|avA?aY
zcd)IkIMmiQEZo-CG1AtyAllY8Al}wCGuhTQHr3XqrQ6z;o7#oDSlWe)tnI=sd%LjL
z*)HsKw+nkb?ZR$vyRhU%!#;nzaF1ZS@WfEN@Zd<h@Z4y-a6!CXczUv3cvPxgI4|8U
zyu{Q#+|ANHJl@(qJjmWYJlokm+{fKMJk`@aEOX!C&c62HMgI2TUcvU^$)Wb)q2c!7
z4w3fZ`O)^_{_*zV8Oioxnfng2bo=l!Q-^R@ONa0{YlrYadx!8WXNPdUyF+-2r$czS
zSDshv>kwY(?-1@8>=2$5>JT0h=@6b5?GWx4?+`9Yb_kD7$un!y9l}dZ9mCx%9m5l>
z9m9q8j^R1Zj^V!Uj^SyZj^UBsj^SKi$M9l*$8hgp$8d3|V|ZAkV|YQdV|YNkV|Zq=
zV|Z+;V^~Xf3@<m?y<IGJZ;{pRb=mD+uhZ^zy6s+%$L@9e>|USW?(Gq@dnbnM-oX*O
zcW%_~Er{E_)01}ZsFdBCm$rMCm^yj8Svq;gTRV9N**ke>J3D#%xI1~LdOCSWcsqGJ
z`#O0S`8#=g1v_~shdOzOMml-tM>~1@$2)mvBs+P>q&j(7x|4UAsk67MrL%XOwX=7i
zy|Z_gv$Hqf-Pt?E)7d-R*V((!-`U$U*x5TN)Y&^E(%CyN+S%JL-q~A{?Cc$#>g;u-
zJA0R!a=qOxx!wuZTyLR0*E`3V>+S2#^-lBTdPn+ly^H<1-rm7nZ*eHsJ1mmxT@cOn
z4v6P^XC`yKGWYG3=ec^9oAOd!EP1ISYhKD_&r5loc`2tmFXi#%rQE)}l+T}+>JiLK
zO$_Cw21oKzbEA2wf_PqPdNMCHDxH^FVsfOqSsbbHR!3@(-I1E@bfo&Y9jU1vM{0!6
zky_+;q<RG%smUQnYG}lfnjdwf`o|rq8A(TKOv;gx{CR4biKV()SZbV=r3TtrYL=6w
z^4%;o#lup=eJr)m&r&^uEHx>_QbQsvH809i{o*WDl4PmTX_i`Q(o)?mT55t-OBLF+
z)EuXl>g(20(>z*gq)$sN_G_u$K`m7r(o(}BT53U5OAUx?shLSFH8!oKmRq`*imY8s
zE_)Ywc3c;e)7{17@pLh{eO*jGe-~4aU>DQGP#4qSNEdlVTo+S8yo+givWsa{x{GOv
zsjI1*rK@SYwX126y{l=qv#Y6(yQ^ucr>kj%ud8X1zpJTNu&ZfusH<scq^oIuw5zFq
zysK$Ova4xKx~plKrJHG-wVP?6y_;#4vzsa3-OV(`)6F#8*Uhxh-_6uB*v&L4)Xg*`
z(#<q4+RfB2-py2!>}DFB?q*tQ>28`}?QSZxcQ?&(b~p8PcQ;M*bT^IkbvG^ccQ^G8
zb~hD=x|@bYx|<e6yPF2YyPIYvyPL+QyPK9<diaa1J^U_v55L#h!|!zW@OwNx{BB<l
zzc1LsKQYw9KRD7up0n1&Ul8x%pPuaDAC>OmUt;O$A8+mHA7t<8pY81F@8j<2pX%x9
zAK~liU*zxU?-lInpB(Dx9~$ZDpC9e%?;r2!pONh8ACvCsUuNm$A7}05A87C8pXKc3
z&v*CoPx18f5BK%*FAVnbPYU(&4~g{h&x`i*_lx)Pmn3`nN2h!Fms)!JCs=#?3+=uA
zbDX{XeciqN(>%TXBYnO7i-W!W#i8E*VUgbc1<~IA0rB4cnaSS%vFYCa<rb&2$m(>u
z>`tfG?R0uPPN&=Fbozo$=fsfHIXL2U&W$>q1#zcydeZ3}m3BIpSn{3Yt@+MD_I&4T
zXTGzKJKs6glkXhi%Xcmc<~t{c@|{B?`Of*#d}sf7zH>%0-#I3o?_6f-;~Z!0;~Z%3
z<DBL0<DBB@;~ehm<6Ic*<D3-g;~Wy{<D3`m<Lnpj<19(`agI*+aW1v=bxyGMbr#zD
zI_J3iI;VO1I!F5YIu{4~I*UVnox>u1oeQFUode>1oimetonzB|oy#o+(IRU>)MYP-
zdff$4kEbB&_7y~Z!Gh?-P(gHXq#!ysUJ#w0EQpRu7etp>`bEcE`$Y%Y`$cEF`$eaE
z`b9_h`b8H7`$Z>*`bCFE`bFnQ`$hZ5`$cCY`$fm3`$d;o`bWoE`$q@b`$uQF`$wmE
z`bUTR`bQTA`$s2*`bURE`bX!*`$tQX{iCDP{i91Q1ELeG1EPiY0ns_`0nurm0nw4Z
z0nx?50ny^nfatKufarqwfauKRfauutfar1y=Dyu7tH<NAx_vIIFDNtLA({P-$lQ0_
zWu2aMSx2Q^)+LsK*74SX)<O1x*4b{E`S!@{w@>E2g9ELTLj$ctBLl7T<1+J|l-cjJ
z%zax1S;yH2S!cNiS*LggS%>=uSr-NeSto@CS%*XhS?9$ESxb_GtfSL|tV=D0)(Q4P
z>l}BXb(*KpI?`8YT^ua57KaM0!y<*&1@S`b%w(Z;Y`W08+=97p_u!DnGdSe-4G#H&
znEj3q4oy!E4vk6=4lS_^35~Z83C(uP%(q8ozkM?I9UKyx92ycD8W|FrAD5Z$q|AP&
zW$xQDG&IgWG&IXSG&IFCG&I~dG_)`{G&CtPG&C<hG*prt8XBD*8d_=@7Mfrm7MkN8
z7MkW678>ar7Frw}7AlSm3oVEb3(ZUp3yn<=3oW;}Jw<l6$Ln@`JU+L_7j%0jM%<pc
zakpoB((M_Qc6*jshI_`_hkItbhkK@ahI>Z%hI<wThkGVRhI{76hkIruhkM4PhkKS;
zF!${q;hEwa;aM2O+;@D0rzAPTGdexOv(z%uGr>O6GslhD@8C#Jab%=tL0o3OA^V+{
zxo^v;WRZPT((4|T^!P?4eZf)5iIGvsx$#lS>FH6)C6>|2@%GWl+3wNFslL(4MZwX@
z$&t~?`SH=o8OhPfG3n9CWfshRyT>G__{Jm`1~K;?ACoLek4Y}Ij7?6kk4?^TW9~aR
zHd!1Qn_LiAxo?ZtU1ah2iY&fhkwxadEpy{Vmg(st%M!~t%Xs@Z%WU^Ji_Cpn76r#y
zCP&6u=EuibWbWG{bKjO(?(vo>zVViY!SR+!k@1#!@$r_D^mxls`vl7z_XNu{-vrCz
z-~>x?WP)Wue1c_WdV*!SePYn-o*4A_CI)?xiNU$?iNWdViNPiINx|9fNkN(W4lW8#
z3Qmqp3eJyD3d-DfQ0Bgav)q$|Q+$(y3nP<*^Wu|(CF#k*rS{_B9CvYWny)yxI8q#3
z5HAkSOcw{2+dXct&*Sz*Jnp%1k9&IB<6dH);-2lE;-2c8;$9S);+`L$;+~P7;$CK-
z>Xx~0_rl0j_q_O2cS(Axd#Qbzdya3KdvRo%dqI4fTjsvqGWQ+#`liQyk?HZd>FMz$
z_LBH)UrBsXq$EB+UJ{>?E{QL*&xp(1cYI-FMqK8;<4f%`<8yp7<1+UhUyz;|hupU>
zqUXMs*k{>i`}ExR{Itw{`)1o0MrPaRrDxlh`sUadN9NcUr03X|`{qV`>A8_5K0Wt6
zKP_|LzWI@b>G_eRz6FuR=>?JHG6lZGx6rpJy-?=F7g6pzy{ty{{~p(Neb<}uhZbuO
zU-*`dd2+h;OQ(Ca*1rzcF5lX|`v352_%rx#@ICOo@ONs|cwB>zz~6KH?;O8h;NKVc
zc>+IQ;Lj8E^E;GA9VNS$sq1LH?lpFI*<5u!r$=05!SBYY>w2p=OS|P{Pj!9pYxpy|
zPWWE<J9NG9S@4;3-SD&EXVUfK?@Q@E@cY&M;OD9P!k?$^53fhvCtk0*U%Vf6-*~_3
z{#%th9rtZoUVTk)El+lNgnin1sd^p<4oSa6p|AQL;M$HX`BeIoXQ}7&c=8t(pH^Ib
z&v31d)wgIhUmK~O*N){D?dG-ps-F>Dd!IASv>Ts0)boR1!=KS}gztsFL(daF3qF&c
zEBq|@ne=?&THu=KIm5NWHPiEkdx3kR=MMJ@_e{?pe_u-P0l%Nq`@qlR^j`4isrQ4|
z!|6TY^$J>tct3*P8{V&afA~BEy+?dr>V4w#6!c#4d8_w}??cdg#`mS(H@;6n?;YQ_
zdjH|O_T_ayt3MNX7Po!;hNGmvu^#4ZE^{<`&{!AmnOn(!yJCr29}kWyV(;u-SpCf5
zS-tv_pWU%_zFIGTuUf}?KQu?Jo2ES?Y)yQIT0h?}KEyt{b87WFg=aah?LTbzCll3r
z${t<8ZsTLrx_bMnNh@@^)%t4cc~Eoo8(6(&;938;ypHz3kNIl74egMvdE;Hxy4&`Y
zP3z|Aq}Ct&8vcydA$%|V9a@j@S@4;(F5zdv&!qJU*8<l>>lCgPu9?;=+zZ?jty{QP
zxMy0w@GRh&&^m@^1<#DuGdxRprnIi%S;I4@^$qU=-U+R9cvtYwXuZR`gm+5o9^N&)
zb6WrS`|WBU=-;pQ1Abm9?F;;QYJcGMaM~w$y=uSU{czehc)x1@;Pc?LkMMb^{e;hx
z)4syzt@anb4?+73-<R5N_&x>gJAB`2|KWNNv=4E;sQrlRNzlH;^``bGu17)p6xXZT
zuehEC?OR;$YX9PX5VVhRzo`9;`$^Eg#{H)DH||G4`yBVH+V8lZ1?_v>?`r=C?#<7;
zzg%Avuojws`-mfW*r*3{n=N*1SYgzK$G_g_aNldxhnCy_bcDV7nuE3S^r1W1fem`i
zg*Ef_hAg&E=xY?#&Y>B(?1xYF9u8~xriTZ!o98U5UemCamam%5f)5z=WXIAc*mut_
zP<171)k|#8@p-DgJiTre`~B{@)q4ik+5<1IXM-M`t?JE%37grRt23+j7_7ZMbvS!<
zbBU@yh2QLB_w=1sy(eKUcI|MK<q40fM+06-F#mm%RbAS){|p<EH$l~>{fTR=L9e3f
zJr8U3<i9nv!WN@dy?UbW?b_5!!>elqtlep=?$-W(eW<EmKO8n|`If@!ngVP2=W7pZ
z^%f0K^=!}0wY2oMzN)V6zgAD1biB8!Z;gLyq}BMVdv(o%wf^vHIa={vP1U>Oxh=Ka
zmvgIY9IX9)(KcGc&K*_#gI~j+Q5}Tug}+1f5Ize&lj<V;EclsJAK_Zyny5~~wZb)1
zy@Y##d!o7t_X_t+^%I^2JQJ#;@T}mOQ9Xrc3D1=3Dm-g==2TzdUBEk`It%X#-Wk<f
zc$e@_sqVtNhIdZ&7uEu-397@eR$$FgJ%+UeYl`YJtTkA3RG(oj!kVNy4QmzFEY)jR
z%dn=YZo^uKHBa>$_5$n)s^hR%V9!uJhrI-Qit0M-HP~}h-(fGpo}@YtdlmL9)qB{>
zu&1f+!(N9yPxT*vzn%I3et#+T1N^*F{QOe<d8$9)^^{Vd!0YAIFYtai^$omV)j#lg
zaOxxYyi`BI=gFzB;PY1f1>Xm!K7;Q|^&5Pjoca#FZ`FTrJ#gwnxL#C0!u7<dFX4Jq
z{R!72r#^-2RZzde^(?4w;d)p73-^PdK8E{6^)uX0g8CZnH`U*8KMLw|xL;Mj!~HC%
z@8Nz|{SWJbpgxH8LiIzeCxZGS)*ICyu^tKPlUT1*zr=bbsBdDuQ~eX`p`bpB^-}dy
ztfzwdD%M-oU$Gtw>a$p{Rlmi0E~xKfy;uDg`+=Z7jQv9OW9%n_`ZD$#)t|8+3F_0>
zuT;OrekQ1IW4}}V8~dT4K92oT^>gf}g8Dl4Th-sO9}DX9*soQ;$9^uT?_<AL{r}nf
z_T}!b(rW_Lg0J_zk@wFP0}p(YU!Irqr-2LZNVIai{H=ixJP(a`SXS#b2WrJ#^`CR>
zooe8P7i{l4-f5-RD5xFZcHZuI=d?ZpLk;`Jan!NzZM~*JEtzjW?`YWFz!NvWehb@_
z&}$&nmMtbTn>*LQ7suz<W^=0anhCY0;<%NCml=2?*rh#deO0fqP<uMQ-IZ00Gw?^z
z`F`w?@AR4swdl=GBiM?%1|FHbWHReN!@wm2zn;w&f2q%yP~-pnXBjhJ)N4M}s)J8I
z#U5>B;FUXGf1bVBZ+>-;fZFx@J1g0nB?f+Z^xZdE)(X9+KrQpFd538$^%($a+IO$N
z&(g2yJqT*s?x#Oy!(P^BUg%MsXKiGYANN-GEU0y72Y<zE9s}>JYrT!}UIy-|d&f>z
zr?!EAa*pm{?xfxmp%y;>_5rqdgFd4`O}ul&Pi*C+DGC=&Gsjuz5d$AB<iE26T<^J1
zE6XOFV0Vw1r0~*~8mHKtD|(NH+PUzx^UVCjc!i(tsCR{3x_w-APlsCCV%-gv{p47M
zr#3&DVf>no0id>S>UOiXcibq2uU1^SRdekgQH>d()^>RJ4sB{(18;riyi0519j0(s
z?DRd_tKSS!_-n;8_i5jj>6ip+ak%aS+Mc$96dvmoen{Im(WP+N9eIyxffxHLd{$%E
zW7@*c3#u^>)arY>)z+5p?W6G81KaCrU&Ni&7zt|kjaCh`rhoNP`0e9&8fsTh^r*&E
zP|NSSt%;U%yqm&vw@tQczr?yIT=&F|rdqA-OyRpJ54F&4S(jIh*`U^cIIflU!II7j
z@6`#l)*cyTSGaHcziqYY^*bp12fv0tBOD0d3x9|3Abb{lCgDQ(S@1InAHuc3H4#pP
zYlUkjya@LK_e8i6?iKEt@FP46cqW7+;aR~mBRmPu5}qmHN_f`r%n4t@yMT8>I1}C#
zyfea^@Gjw<67Ga|4ey-rC#(fn6NE!yt-zX5cvP;X>NSP96xJH7Il`x~7GX^iPKC7!
zYnJdTtYui!gj->)!<r}j3VQ+e1mRfNE3jt>&%$1UJw><{_8ROt!nd#&VNVjyg}n-U
zmhdj@W!Te%dttA`o+tbZwE$`Y;b5p0P%{V*LoI=tLbw=e4b&XM$54x)CJ|1CS_L(W
z@G{ggsA+_oq1HjoBm4}t5NaafXsDG?GYL;aErps&xEg9L)Lg>XP>Z1^6V8TO4K<ta
zHq>&c>4dwX)<exF{0+STdII5a=oQd22#-TAfu2IR9C{7(9Kz?&i=ZbFPKRCvJ&W)<
z^fKsagxjIlLC+)n4!sb1BH?)GmC!Q@&qFVTo=UhLdM)%^!uQaNp(hj0hh7amoA5sL
za_H%V`=QrE&nNtkzu!i40Dixk2k`T@(_DZ*Pt6B-J*6}!;Pt9`0q;l64S2t5e!%BZ
zN^=B0FEvl#^W-#F;PY1V1-=hXa|XUIHE-bi<TQ8S`&RP@t_MzY2(A}3kKlUZG?(Cd
zQ}YR~M^1AJu2(g$;CkjXx8QnL^9$|=PIC<I7d6k|e&RIO;C@r{4em!ya}MrTHSgel
z<}~-<epmAk)&ov+5Y`Jd4`DswG#6pLQS%YjBTjP?)+;qHVLjtCH(|X~^ApxXPIDC2
zOEphnJ>@i4VZBxJ71m=xa~AY|S+CW+h4oy}+=caC&0p9L1kGXCFVsAS{Y21QhW$p(
zXV{Mf&1u-L)VzlMOwinh{Z7qq*bfEGao8`_Jcs>M&|HW8R?T<Vj|I(n*ss;Rhy7g8
z+=u;M&3}jo1kHhn7t}n6ctX%zh<HQIhloc6&54Lt)VzpzM$p`dct_2Th=&Btk%*Vn
zJc)Qp&|HalOU;*v#{|uph}YD-iFi)X+=+Nk&7X(|1<j#|7u7t9cv8?@ig;7ar-(-d
z&8di2)x3&$R?ysvcvsD@h=&Euv51$|Jd1c*&|HgnTg|tK#|6!~h}YG;i+Enp+>3Z$
z&A&Jg2%3X&UQqKe&J%*>Vw^YBe2nvmpg9@m6*Vv8JR@js#(780&o~bWnxk=EQu8#<
zQ-bDdoVV0`jq{kGIUDCSHE-iQCur`*c~8yXI1dV%!*O0z^El3vg649ZH`RQO^QfRX
z9p_awuj4!`Xl}=OSIzG@4-1;(ab8yQJkHaC=6amB)qIchxS%;7=XEvj<2)~D?#Fpw
z&HsDv%g^1E(J=vFf#Lff$?H^U@Bw`XF3#(dHh6(4r#I%ENE!UV;--J)-S)4JIRGoP
zYIm1o<1YqZaA06V$6xz(i~`u<Xi1)9%~pdyxYs|#abmrWX#h*u*UfNj3j9Al;nyb}
zCZEA8d^s`TI5o=P7jB$g?HH`-m<h1P);S+L^6MFV!!PNt9Q!JCj0M=E(~@0|BgYK>
zVN2yf$CR+aLv&pFtK<2n4L)L3*}o3^2!of{G4G0Fb~A&Y=((T<vzO_Z53tIN&9}1`
z_85FcpR@O{83BX0_`cDD?D#N)zetRHjQw7FX*H$<EVFoJJvRLhgU@*3yT<IfwFa+o
zYq}ZhJlfzlj#%5UMV2Mim=&<j*<p6p??;30U{5i&`5A-v_$J(gZOAqFj{(2*VI9xu
zm>96o#hV7Q;j0Zk<mK#P%$#rVA~pMtW@9ev8YE!sC#O$f-QU(RH(;f$&re}Hx)^-P
z=Fm*`zY{t}2kbQB+j;Ei6$XFu!LN(ik6HhZM@c`<ws3<_@!q_G$$v6Q@hZRE^$Z(%
zLDxiKMo8cP9ILfLpBVsa?RfM>w&)RqZ)sjTz!tAJc$fC|US)OK8T`vn_1|FQg+7x2
z7OSfN7VGOY_?V6LR<oZE>N5;rvp;IDW%m{u{LC|!_t=>u`pg4ZZS4aeGVfr6uc>!;
zh^_rmpOFB&-E{K?wy411Z}P5x#%}&jpQ!-L?LQr69i`8gbgK`4`-0WlXz)7U9{8Gt
z>l^$|-EH5n^vn9p23T+7N88z@3SH9x%s2BD!QL&_XFR}uLl*C1cf@or4a|U}#(&2e
zb(mf~69N`o(mTq^-!k~1&ztUNFO=&uBw)kScOPUwk1+V5re|X8<Q9GA1guybJ<L9T
zz~GDCdjEf{lXUeGZ}iQQpV>1zbq@#3usaKXV{biNTs_kQmi*ZI2b)!F@JUn4|77MZ
z`V0)%vTFZHw(wSiUmCsYU-s#MiPbYRV9ozdKFvN28hq0P+c~!Q4}Hc4>{)*O0;}1`
z;GepeUSiKp)@O3SqU|5Q$_}m9H73BM(JpCr>ZCry12(;0RmOg;Z}3ywwpOzBBgRzE
z{D4(&?_5Lc_lm(+&3XMM?Z>@3M*!G$?S-4QcICRK1vrFfowsTWn~$vK6adRMUw50f
zZlu9yJ$>zV?K8i@YrWFfq`muv?l}OCqW{`EwdKF*oCRRrEf??7oVOT!*S>D|XjR!m
zt2qw9zW;sYKiUU<4F2oa#JyVXw87P!2w>r(EzH{9XAM4V+QR#_{PjAA0@!%fw-0E$
zcIX}m;8@1q^N`l@XPt8ath}Z0VJ&n)*Zcr8uYKzg?a^BYRC6?dogX;<sP^n527h*6
zgU7VWCjF{89l+ABj<2ct+8cb@TkqA<%DNi7TD?DOYtIxI{90Dsx>|!F`PG~eVC}WT
z>uKMQH2AhxU#+h_Rb=pP<@+0GgC`jL+u@rVYMmzbtmdQui`TR_(mGBs__+Pk8fycK
z3|{WUJ597_M;iRxxP#f+pM$$rb6$YeyH;AYQ3VEH_juE$T18i_nj-`3UTbJG?Ys5{
ze|O*G&9z9jqnc9#EI&NdLi_nqgU`Euu%(uByTR-IbGeoF=_TE>0vuh|qph_`zw4YG
zVEs?*ZL}eKbWIm9{~~u=ZTV+9#|PN|<@xQje_zqPb>NYMU&Egf4+!52e~0)$_$>HL
z;sxPn!OtXq5UvHTiFiV|R=8&33*lbio`^Sudxd)@{t%u8JQLy(;aR~mBR&zHB|KB&
z72#RKGber#-UYl9;u+yx!8;?q5#A-dQ{o-rUBf#k{t?y!tO?>FVXeTLAwCk;609lW
zC1I_>nj?M^)*`G);wfRR!kQ(%64o-TY2qzmt;3op{u1^A><QvAVXwfRAwCoK66`7B
zHDRy8o+Ew}_9E;_#dFHNTD@mcXNSEEdzyGp*z2(8iT{LJ05ySlP^cA9Gl&m`S^_nN
zcu}Y|P;-bMg<1qP3Fq$WS_L(WbbP2~P}7Jvg<1zSkN8ulg-{cTM}=AmHIw*MsHIR-
ziC2YM3pJPcRj9>KlZj`AS`9Uu_*SUpP}7Nbg<20apZHhk1<(_ShlO4NJ%jjI=q1oo
zh?j+413icMS?ER3lZdB<UIjgi_*&>?(9?*wg<c0ekN8{Yh0qg;$Aw-AJ(Kuc=%vt8
ziPwc*3q6<kUFgNolZoerUJX5)_+IGc(9?<cg<cOmpZH(E0)PpK2L`MFn1T3Uz!HEd
zh!+N|0hojMVZb7QNr)!~tOA&Y_+r2^fN6*~2CM^^hxlW_LV$^gM+U3}n2Gpgz*2yz
zh*t)z1(=KYWx!&9$%tnLtOl5k_-4Rzfa!>L2CN5|kN9W6f`AE$hX$+&n34Esz><I|
ziI)bf37C`kX~3d@Nr|ThtO}Tw`08pbD={tc)_`>Z^AdjzSQs!d@z{Ws0W%Yy4Okj5
zHSyYjwE=SzzYSO%FgfwufYkxB6W<M39xy%e-hlN1^ArCKvjEHl#Dl}E05b#e;V?_U
zOhLRj%o;Fr5I+vH2+SnJlf$e6GYj$MFw4M9L%cc6IxzDPe-5({%tXYa!>j}|6Y=RV
zOTkP<ygJNUFmn;V4zn1{WW=+>tOhe1@$E3n!AwWIJIs18^AZ0Jvmnfb#KXg^2s0z`
z@i0rmOi8>v%$hKB5<d^KD9oh9(^t=`a%LsI9%fmXX^FRoSr=wr;_qP=hMAane3+GC
zW+px#W@(tIiPwi&8)k0e_hA-?nVfijnAKrsC%zwMd6?;m_lH>@W`5%T@%P(E2f**&
zPI>@--geRj@aHLg0Iz2|=>&MarKA_&{gje!fcLBP1AHE(q$A+-QhEYD&r;GA@OdkJ
z0pCX{=?wV3l-_{vvy^lPeBVlc!1Yi{Is~p4rAOd;DkWV4*PGHOa6NL;DR8|iy#m)W
zC*1<qyV5UkKXB49aK9)$1NRdrT?6-<(l>BFa?&|)zbd^0_cJHm1NXbqKd>Hf(m}9Z
zC_M!02`60y>y6S!upV*JNw8iiy#(tSC*1_=ozhRR9&*xAuwE)X1?wp%T?Ol{(pRt^
zbJAI`UMsx?>p3Ug1?#=iU$7r=(qXV)C_M)I2`60!`;F3Pupe>KX|P`@y$1UkC*217
zozicxA9B)huwN=Y2m2`}T?hNE(s!^QbJBURUn{)_`#C4w2m8I!e-ICF(t!{!C_M=A
z1Seex@rKfe5RY)ui4d<Sy$JCPC*26~j?#}14{_3w5HBe`3GoysT?z4)(w7jAanhL(
zuPMC=@f;`J3GtrNpAZjn(xDJ9Dm@DEBqv=8@ut$J5RY=wsSvLU(yI{93ev3*?<)NY
z@vtBr3-Pkjvtag@cv_IIg?L-(TZqR6>0F4{mEMJTUXbpEcwgyXI1dQY!EjzsdKk?9
za-I;Ri{ZSX^f8=A1nFcruPD6?=NUn|8O}ROKf`%QkdB7)lG4*~o)V<1;k>2vHJrx;
z>1;T!DZLHnIYGJ`&U;FK!+B7U4u|ui(&KQR6r{`Hys7j#oJR%ebU3dny$<JDLAo8z
zyGp;qd03E+hx4-1^KhOPr0e0lt@J&d#|7zpIIk<c59fJ7x*yK_O8-MXK#&fIe1Xyf
zkxvk$3nJg3^g-k!1nGpxS17#@`3yn2A@UtcKSVx6kdBCaiP961PZ6XmBHyC)MdV`y
z>5RzND7_K+96`Dx@;yp_L_SE64vBn`(j$>i5~NEa-=y?O<f8=Xl*m^py%PB>LAoXK
zT}r=1K1`5~iF}#TGm%ddq-!GIru0qZ;{@rP$k!>o6Zt$rx+n5|O8-PYP>>Fae4)}q
zkxvw)iz45s^ikv^1?i;7S1P>}`Ak8&De|34KSe%NkdBIcsnS!CPZgxABHya?Rpes@
z>8!}tD!mo?TtT`k^1VubMLt-N4vT!T(qoZN7NpA}->mdm<f8@Yw8&R0y%zawLAovS
z-AcbjK3tHFi+s7#bCFLMr0XKzuJm2x;|1xw$k!{q7x{cax-atmO8-SYK#&fMdV$h|
zQBM%03!~nk^kLK^1nI=6S17$0^$bC}G3p&kKSn)7kdBOciPDo%PZ6Xmqu!$QWz=H?
z>CC9tD7_i=96`D>>OD$-Mm<Q74vl(|(xXvN5~NF`-lX(t)T0FH)Tmb}y?TePX9?1+
zQSVavHR@r4bZpeil%9=xnjl>p^){t%qaG(n=SICw>D{R33DUh$?^F6W>VblEaMTNx
z9*%mVAYB~wMx~FV9w|sCN4-+%<)~*0(#=utRQfsUp@MXD)Jv6~j(VyfT^;pSrLUtN
zD@bQYy;kY%sOJjO-BIsV`a9~uf^>M)i<KUada@v09`$CW&!ZkKNT<I`*Q=FYk9xKs
z-5&LBrQf3-E=b2my<F+}sHY3k^-*tE`abIMf^>e=>y_S*dcGjtAN78v{~x(;U+1&P
z2>=(cbN?H;{pDB61=tG9b07SFzJQz0waV*MVfX`T*v9AWyrFXrz!lg#J(u_CHN!7Z
zd&K*B=}S6C0o=jci?-)|bl&g}tY39BFLFxfG=NKJvGsgjvy+COAaM2;M~&l#uOPD6
z?C5yR@E7>+s^j?akj|L^*KjSE<2bO_@EcS#>ELK84Bx@ZFS|KTe`WX&Hg+B0_|K<0
zCj(qW!NHM^mG2sUgz+Oh4&NJwFX7bRa~->$GyDnDBab^umPvmC`V?NPeA=;imf=^J
z+U-Th*$FyF1l+~HPrvFALk$1IUHjj1T<N8AO2B0tx_6!9#g2xb!8T~U<C$#3*U;?s
zPaP*8G5ihNj%{{)aNF`~&I-7W-yi$NvG=m!cX)B6a1{J$_#XDG{?5_vpy7Xb`uF{g
z<y&=547iYJou3>n)*F6^XGg~!j+Hux2HeQ*)yEy1790ME`M;iY_$TR{TQyhm*cr#p
z{)S(o<*<v6F&%Y|4!D!%uU&VHsb}~nUWrvYcHO?Ln$rU=rRD86GygfmPqC}vZEW*l
z!&h-zR}<^<jp47jJo;{CTcdM^z_mQT=w9~J6Nca7z#I27$7G#j1ny<?=7-que8Yd?
zIQS@wH`6&u;9{nos>!zh$M9p=Z>`I2xnTG*KCIh-eSXOBXMARF#7Z~noF{NK0|#ZZ
z)-M}=jTfgiWu_TAM+)4{xD_o}j{?KLv2V4F{hgz8s=(#!{<1AQb-Ur`a2@Et3Qrim
zj_D^lvHHUBcRXB{#|l^JoGoxY`Q|R{^jyR5aYvKx?BD)6#|zv~zuaETX*K*G7FRyI
z_ol_woG@@f#S;ry=bsHfh}}1U?GGEikY}GC#CASo_(R-lhOpXWbj}&Lq7TAu_Iq2y
zFEVx4NOtR;i>f(l;EqCv$FP;Z8~%||C&#fTHyJ*Xr>{(8zpXI*Bw4q5*s5WMucXz3
z)0oIH{3RP2%wT=Wb<P~Prq^1{Vz~zlzezH0E_-#g;X7HMzkm&zZun334_U+(<m#L}
za8X0YEoHafW%yCDIy}y<ACrC*^riIK_Fp#eL&Kkv)#XX{;B1}q2d?Uq-78ogGyE!l
zIG<(*?p#o<5de3!^T0D~_YuRt;&MI98m%>aEYBT&j-B-wewG<SUtqP`7`~Q@_>1g|
zGCgw&8bzCtFS9Rp>6!&_UFP2dtoCz;-{rM2uds72UE=`mOZ@RF%YM}Gzr0xVI@|Y~
zu89B_R^!h%*wJ?lKg=WJf-HZs;fpz#c#CB>HT*HzMQ^hi=XA{lxU%|xtY-DXhF>N!
zdJXF|+wjet|8*_nZ4Lj-uHo;pPp{~j4sdC0kG;ok{mSsuXoEjsd*>Ryn!jTovMX&3
ze@)|lAF&rM>6#I6ZB@|_dns)AZD#iPgq4>VzMBPN13S{x@ZUV#`7`$Dzq%#`TwMN_
zpR+yh8Gamd%P{+MwBgH{_R%I*Y%%;f?)qP_5kKjg7jSj|3x3HW&l`T7f6QOACwu4`
z8E|(i{9D-83jNFn(9kw#B5d@Rx~2wP-i-NMS;;iR&-3-!ZR|_~!`Jit_)>QCnBng^
zbBwbVFB(3dqXj$IrLKnG$GLMSYjjQ5_<;NC(f(WZ-N%OiCmPz#j*K#VKtI*m!(8_n
zexUI$?Pa+;4PVfL8vEGmvkiZcdG_~gOv7o_nj>(9%}?xSuOBx2Lf;qu!1A8dHOgx4
z@Y{oIP#eQP^jzB*JC@KjP2dtgdGAMd;3dOP<h=hdYm;aAiY6{U!tOYwXSzWntvq{_
z6}+x%roc5mIN}()rK{mLdVf!xH9f0qtiU~f*5((s^9{p))OyXY?E5Z;52@vyzq6jF
z^^6U0lJCtq&TOw5zN8m_|AW1hYxtAS_xh8KIiYL5z*X+v_!nFEoZ(lx*K(2#Zmny?
zz+LWN{x@5EOg|F@H01Js{$UR-)iq_{GFSIYvIbd(pXu{2PO*3Q7``UkV`tdwQw@Jp
zgJow~#eXJLYu3PZKK|D^b}Vf8oeFwgU`+}Q-_uhcr`YK$`WZ!_f#=+FiDkW^YvRC#
z+Gkv5u?~hGYSST^&-<UQp#wMis_hzkcD~_{`Ymvsz45T&lX@wYW{-Vo_@zD^P{tk@
zWca4CJ}+ngy`Z0w0vi6U_f)dt7j#V@xYRyVs@S(y!%ubjy9|4Cx8bYG1Zrr1jy3#M
zU$L9C_sew80C26f&)%f{{+i*pYV+33+Dk1B-&MNjEm~x+;lC=mbc;5k$nasUTyv{7
zFRf?1fRi2H=Qi!mfZ@yf>*{UVBiV*O>)v;7*H)KSbF|gohh*P7wAF=%Uu)*IJG4hn
z=^hE-Zr@#J((Ybn__vn#xl>#CfZ^l1^U9stg!P7>%kj=#+TKovud8;iyS0xF=w~K?
zN8`iucWXC~)jb=)^&WfU9_{Cpo@oQl_Y3wPt@#s%@5}zrf3)%k4FA`p7w^@2zpr~j
zfD6uTcb|4&Tf+|)`Q<)s$S%Vd_S@rT%`(vNhkexKer@<4=sA&G@nZ+>*DNK5U(7b^
z0c~)Z?ok2m`252UYUXDQ|Cnp*gIb>l4Ii0%%tP8OYYjiytv5fc<u)~ZWrII_SiAD2
z;V<j$d_-%e89uW=PCufZjOv*{;G8WlKC0CoWcbdmwzOzRf6>pF0uRodm_;*B&^<Z8
zMZY%dG3i&(GlsxP4|$-bW}0pI(juE{YJ1cA85iL3**2(_cIR^4^8;M<*h{sv1GgG}
zwf9!m)*gIL_Xq)Zy~0*U`|V!CzjphfI$F-Fx~B-Z>?S33wX#PHKil7T)zkW~GJI`a
zL-n-mI)=Y3w`YBA#ai971YGw|f7aKE8yJ4K+m|)a4!);*oPhg2_E?s-t)bz6>;6@i
z*5U)*69rtjJP2NE(#Y_`oj=`B`|y3k7uWo$M%sof!yk8Ry~djTUEOm9T={}XW38Z`
z;g?%6u!)vjt$Vb9J8ycriFS8Q!$0SFB3s+?hVJPCF1<@lt9JGQ!%r99WYs=?$?(-h
zoH<(RPQza}?2jC6#|qsu23-3~^JG3Yqi0fqb02wkGcDsYe0O49Gi}Bt{me1&pncQ6
zxmG+)_oM+ApZ|Sx?d%CX;|iSo%rPyrijjsdFXvJVEqFLr<!yaWwbXX@(LHa#)sM8a
z(&p{dGqb?iAO573wxwg|YL6Un_s8>W+Ebqy{=Fp!ZQ7q%hL7*Fv8}cJZyJ8SS*g}q
z_j~Nh*SGiaHd>#@4S(N8b6f3?%erR|xc;1VZM9pA4ZmNzR_(ON&$`DCxc@_??X>c~
zhW`(K4Sz;HK=@wxJLCt1&w|e+Um*M}_?hGnglmCoBA*~!D_k@A1>s)cp2#-{_X_t+
z{y}&a@Jz@@2+s<h8Tkp}S;8|VUm-kec;@6Ugm(e&gnWkZuHc=K-w@s<yi@WW!n=ld
zPX0q!3$P~0hX`v0)(rU(VJ*R$B3~k`HCS`xPlUAyYm$75uvTHsl3x+lGOTIxEy7xd
zHBbIU*bA^H$j1nK1@;X28DTHMo+4i(>^0bP<Zpz%2z!!zj<8o@&ywE}_A=~g@;$;{
zhdodJN2mo*6UYY%wE}7e`5~c}KusZEB-9$HIpmLoS_CzTe3DSBpk|R@5^5RLH1bVC
zt%I6J{z<5XP!q{V3AGYxCiy9$mO@P>UnSI9sJY~?gjx(WnS7Q|tD$C--x6v$)O7M)
zLam3IPyS2j1<(`7hY7s`dItG1p_f2UAzvo+8t6IX&xBqCJ&Amp(5s+lkzW&f8T2&r
zZ9=buo=5&o=!MV|$;S!35_%^2IiZ(APemQJy4OO_r93<IV(7`_^MqavJ)8WV(95Bx
zlkXFHJ@kC?e*zW&Oh7(RzzTpF$PWrw0x$*nLIG<4<{*D4U=hG1<P!y~0+@yTqJU)p
z(~xfzunu4z@{a-*0!&0cQou@pnaEEHSPC!|>fqH_3osY?O96`kCL^CIU^T#O<TnK@
z2bhk0r-1bU^O64)upnSU@}UA&1k6Z&RKSveDan@#SQ9WO`BMRl0wyJ&DqvN>tmIb(
zEDM+xeFD{37cejRR{;wHCMF*%U}eC}<Yxse4VapIt$?)wbCbUnusC3H<#Ux-y&AL2
zECXm>faL+xlkXL<K45<Gzrrj4GXeQvVOD^df&8#AOTbJ)zF3$wVCEoyEX*P>laNmq
zW)+xO$S(`C49qm-n}t~iW*+j-!Yl+c5&39gR)U#{{IoDj!AwQIT9~z9<|2PB%wjN;
zk<S)pHJI7RZws>=%yi_tg;@_~KJwqfEC@3p`EX%Ygqe~2xG+n?Oi8|6m^ESMB!4c<
zqA-(^PZwrYm|4lM3$rZDwB*}`Sr=wr^6$bdd|J-L<l}`|8D?hk^TI3*Gd22fs%LGO
zxyj!PvpCG;<nx7D9cFg&`@$>_Gd=l!Vb+J4pZveT1pp^NK49PqfHNRJFmMULDUdH1
zxCY=H$R7+`1aK1M69%pVI1BO%1D64u2Kk18>j2J!{KLS704G8|V&F=EGa)}Qa4Ep4
zkgpiH7T{dSUkqFfa5CgG2CfD;8}b_imjj#*`Hq3>0nUf~$G`;vCqzDE;EI4VB0n;4
zNx&(QFB!Nd;GD>x3|tg&Qsh$xt_nCS@+$+E1)LW7mVxU6&WrrZz=Z)PMm}cX%78N?
zKQnM?z^Re18Mrp!+{oVyTpVz6<Z}kD4mdmVI|G*ooF4g}f$Ia#kNnTT1p+5XK4{<y
zfiomOG;oQ)DUvT5xJKX{$sY||Byf`ClLoF5I7{+N1D6S$Ci$j;>jch|{L{dN0w+p7
zYT!zNGbKMYaH+tllCK)LR^VL8UkzL=aI)mH2Cf!3Tk=~2mkXRO`L2QM1<sfJ*T4k>
zCrmzU;EI7WCO<ZC$-pU-FB`aK;GD^y4O}#E(&W<yt{OON@@oT^4V*Ulwt?#g&YS$(
zz=Z=RPCjnn%7HT{KR0mcz^Rk38@P7h+{xb!Ts&~{<nsou9yojQdjppboId%!f$Im(
zpZwpT1%M_%K5)<qKr<jeIA{r=DUdH5v<A=|$R7?`1ZWcE69=sVGz;>JgO&lB2KmN8
z>j2Gz{Ntd7fF?pda?naZGa)}YXepqnkgpuH7SLSCUk+LfXfot82dxG)8}gfjmIIm&
z`OZP>0nLZ}=b#0FCPY4T(277aB0oB4NuVi_FCDZd(45Gh4q6mwQsh$ytqL?N@~eZE
z1)3K5)<Nq6&5Qi&poM`ZMm~1X%0M$CKRak?tE8r8M_)T=ZJ@c4za6wV(B#PH4q6>(
zcI0;lEe|w3^1UyYS|4bB<bMY(5HvyZ!Gl%^nj!h&K}!Tp5q;FvS|ezV<c|j}5;RHj
z$v-2tO3*CHFArKKXqx1k2dxt{Px8-$77Cgu`RG9_1<jQF^q{4Jrb@ng&{{!rC4W6=
zv7pJ4&mOc|&}`99UajSVrc1ti(0W1hCI3BW!Jr9~4<EE*(2U8C4_Y#4%IIUS)|x?c
zCVxI?(V$6_Pam{u(5%U?4_Y>8+T_~@ts69N^6!Hd4w^Xn>Z`SK(9Frt4_Z2C>g4MO
ztsOLX<?okTe6=QzK7Y{aL9-{nKWO=&>67mtw0_Y1$^VbP-%2?E{C<@Oz|Y%8xd71q
z<<C?30KA^<loP<~Re1r>{^k8_$NSrk_p9;)_&l~#jsTyR$`j!8ETvolK5vyT0PSDC
zk5YU;rTD&7-T>ccDdi6EeXINdu7^^}A%ONT*Ne&{;Cd>hTmr5)l~2I+SV}nsT(2sx
zfa|%GatpZLRek~YLn-ALaKETL1Ma6%++U@*-&DQ<w12rDOL2de;(k?m2i(u4lzYJa
zuJR994@xNqf%QV=A+Vm5QZ54Pjmk%0Ju1ceREqUV<t4D5l~Qg3>z&F^U_C6w`pB_f
zsyqeOQ%<=GthXv(f%TYE&I0ST%3EMP=ajp^dav>q*bg}6FtA^!JO=g?PPq*1H!7cj
z{fJXe1N)WAYhXX)l-t05r}7)v4>{#HuwSY?2li7=xen~ND&K+qm{ZOJ`?bn@U_a-S
z`@nv$@*ju?IORYPFQ_~S;t5W<5X2iQAA)#<Q%(f&ipq;1p5c@mLA;~#BZ!AM<wy`O
zsXPhdDNeZ(#9Jy~f_RKm&IIwA%9|jb<CHr=yr=RfhzB|4P!KPwJPP7TPPr7sn<}4z
zc$8C41@WrNt011`lv_c(tMV&|hdJd~5HG7d3*u=`xfaCRD&K;5oKwyP@w&>pAfD%x
zdqKRf@-H|KaLU2pyrA+hI8SiO#o)Z5@-aA%aLUQxyrS|lIL~m(&EUMF@-sLOamvx)
zyrl9pI8SlP)!@9P@-;Y*amv}?yr%LtIL~p)-Qc{Z@;5jSa?0W0yr}XxI8SoQ<>0)j
z@;Nw<a?0u8ysGj#IL~s*?clu2asK5v4|B@#;JmEzJUCBt%Jty9t@1rMk8{fT;JmK#
zJ~+>F%KhNHukt_02XM*(Azz^KK*%R>$^{|cpz=YW{YyTABR|2BuTXg*<TE(shLG=2
z`61*(IOT|tFHw0S<Wo51ijZ$n`6A?FIOU9xuTgm;<a0RXj*#zB`6J|mIOUL#FH(6V
z<dZn%l8|pw`6T3{IOUX(uTps><g+;CmXPmK`6cATIOUj-FH?CY<kL9invic(`6lG!
zIOUv>uTyy^<nuV?o{;ZT`6uK9Ipv^`FI0Ib(EcT#$SD_ve51-oAs@*pCxv{a%1a@i
z$tgF5e5cA!f%Y%?P>%d4N4`|$sgO_Ql&eC%RpqOYj}?@&LcUhzt&q<Zl)FN{SLLse
z4;GZeLcUn#v5-#|l*>ZCS>>}p`<HyQpqv)+)he%re72z67V_OHzlD6bpd1(S<topG
ze7c}q7xL{Y--Ud<Kz?2zU$63B$ma{neIehk@?WS22+Dz>UZC<|s3!=@g`wV{@?oI;
zOFcqRP7L)5l@~)jLr`uE^$wLELp?-Ljtun@l_x_zMNqB`^%j*cLp?@N&J6V$l{Z5@
zM^Nqz^&XW!Lp?}P4h{7pl}AH8Nl-2g^(K{1Lp@4RP7U=cl~+SOOHghN^)8iPLp@AT
zjt%uPm1jdeO;D~4^){7nLp@GV&JFcCm3KouPf+d+^*)t<Lp@MX4i5D~m4`z;QBW=p
z^+uJCLp@SZP7d`-m6t<3Q&4UW^-h(aLp@Ybjt=!wm8U~JRZy-D^;VUyLp@fYJ}XeK
zRe3wqa|Pw@Q14awJJf>(<?v81R(U+slLhL_0`+E<&qF<0P)-l^YL(YRJzG$25A|-9
z-$OlIP>v7va+T*pJzY?)5A}AH??XLaP|gqadX@J>Jzr4n5A}YP|3g23pd29j1ymjo
z{RDz?f#^3-`9Sm|2+9efUqR&s(a#_#H;8@*l^;YugrFQD`XyAJ5d9Q_a)s!(Q29di
zV+hI_qF+Ph4bjgbD0hf{50yVeKZu|lBKk#C9ufT{f^v!IH&OXS^rHyMDWYFR<rUG-
zA}F_reixNrL_dt693%Q=RGtz2G=g%C=(kb%M)czd$~mH6N97&S&m$=Jh<+cHe?&i!
zpd2Lng;X9A{X~Ltk?1#4`AGC53Cc;LUrFU9(a$6(H;H~Hm7hdEl%O0X`lVE!68%(y
za+T<}Qu#{sV+qPxqF+npEz!><D0hi|FO|PUKbW8#Ci=xx9uxg!f^wPYH&gjc^rH#N
zX`)|E<u%dICMdUwem9lhL_eIM94GqaRGt(4bb@l7=(kh(PW0mm%6Xz+Pvt$)&nGDN
ziGDwo|3p8apd2Xr1yvpt{e*&Yq3AbM`B3yD3d)J1Us2^n(a$I-H;R5ol^;bvq@Wxr
z`XyDK6#bNfa;50ERQXc$V+zWdqF+<xP0`OOD0hl}PnADKKd7J_D*8oL9u@thf^w<o
zH&yvm^rH&OsiI$1<yFzoDk!&#epi)WML(>d94q=|Rh||7w1RT2=(kn*R`lZv%DJLn
zSLI#N&nqbRihf^}e?>pApd2jvg;gFF{ltQDvFJBe`B?NL3(Co&Us>g4(a$U>H;aB}
zm7hgFw4fX<`lVH#7X8$Ma<%BUR{2`=V++dJqF-C(ZPCvyD0ho~Z<W7AKe(VAF8ak)
z9vA)Of^xa&H&^*w^rH*P>7rj<<#o}|E-1H)es?3ktNY;v<#^FAukyU;rx%p#MZdku
z_o5$PP|g?q`YP{>etto@U-bK{{4eGK1m%D+FQD?km?sdF3&y;G$_HZ}K~PQ@^9m|2
zjClq@xnayZsQfVIAq3@!F)yL=#F(cLlq<%(g~}IW9z#&h81ot`Z;W{kLAhhhd#L;|
z=0ODIkTEZ!^2nGc5tK{Dyot&uV;)6NP8stmDzA)r7D2gX%)6-kGUj0f<(MOSUPk4a
zF;62X*Nk}^m2bv8j-Z?~=5<uw8S^}Xa?hCeQTb=g0}0AOV_rz*p)pS+C>M=+BbATF
zJd&WCH0G65UK;aEf^yTCcT)Lj(EcSSDkw*dc`22r#ypjvTs7vcRK6PXSb}oanAcKy
zYs_;A%3WjLOXaUI4<;ywjd?MZ$HqLFpj<X+|B`c7`E1Oi3Cd|>UQOk-G0!F_w~cu>
zmEXoZoS+;x=H*nL8}oF6a^0A>Q~7Sp;|a=nV_r|?y)n-xDEEzdKb8N+JfNT)IOYXa
z9vt(8f^y-QH&pp>%p(fQiDO<-<;5}2C@43Mc}JBW$2_E<969DCRh}I4l!9{Qn735<
za?t*zCL<_kj(JU$H^)4upxim;Jyrf3^Pqxq=$IE(d34N^3d*Hp-c;q&F^?)Jr;d45
zl~>0+tDxLE=3P~O9rLh)a_pFwHS+9wo>ow<9rLy--;Q})K{<EK>#Dpv=6MC>-ZAg1
z^6!`j7L<d>ys*l{W1d)0E*|s7Dj$z|WI;K3%qy$BJm#4N<>oQ(tn%}ihZdBh$Go)4
z(_@}mP_7>H)+%3*d2B&Bd(3OAyglZ*1?BEB@2&Fpm<Jb>!^gb1%Hw06Tu?3_^X4j_
zk9l-KIepBltGqtu*#+hHG4HPO`<RCpl;g*|yvp-~_AfPcLAid++pBy(=J5sP{4uYu
z^8T3T7nJ+Qyg%gsHTi$B{f7)I&t$mo?F>6BzqXr_VMpZGREG@PB)@)oYlb}~zj}VE
zV*TaU#_Ousz4GgyB~@&9RffNlTgANc>xet6*n{%xBgZP)hRO^-{6Qt_B)`5qyOQyW
z3@_*+e=on@d2c2Aq&&m-{93{8mtUX!xPr|n%kVA>D%j2&8D80=g552@ZhN4D^-0U?
zN|dw5uV;7%>5={PT83X)T+R+&&G60n<?Np;89wXLa(3l%hPV2=jHNGS`1#Fc?DEA7
z|LpNHb|RJG)BBgP?=NI{v)X0sqw^Vl=F|<g=v;<x*m8q)Kbzsxp1Q$qJ|q8o;SCl!
zCI5T<8*D;S-uL-5yY1f$FWH`E@BA%4|G6}4c2Yi<VQIGUFZuHur&-RQ89w*&b@tXD
z8QyW{bynkehL^o`osIe}!%Ih9XB&UX@c%Zw&eHJ=?~%U7Iv$hvzvmj8el){>c=Z~4
z^Kgd0GVU7t=En?ox4OoDJe1*eDzCERKV<lc@2|4I_GkDf!K>`IeeymhUu6gOX1KlG
zRkr!N46kwXRrd0?86K7Sym31-Jn+sH)>LHp@M%}rsqGowu+tT`W^0C@yZs8wk7W3k
zBbV9fuQL3J_b#(1zR2)?-plO1O&R_eyUbqwJj4IK`!f5_r}DmjzQmS(oZ-tqy2MVb
zm)|$<64O4&@LJt3v6b&;_-XSc_RE?K|K|8bW?7x#&whH5^?OUc|3w#>?+y7Jofp|#
zugdrM@I|&Mkl}|;q!@oO!{6PMV!NKp@OjHqY}+##p5HIUHms2MTPwv@{x`!fB`>g&
zW%7Q$zQDRH&hWJ>E-;fX!{-mWAoIWSI_h6wi)Uqclk?|UlNlMF*>;}ootokCXV0^-
z#Tov^u=DKfgbaVF@p(40D8r{-KF3at%J5!0&#~dd<@0#?91}w_{HD?8Sgk=B{zubu
ztfYU2i}YFcbszcj_MBx`ddd5K?JUdbp5f!hpJju!4DW6`%jV_EpIdc?z0fhk?>caX
zt!kU$7v4I<-f5NLM~cs|H=AYn*7j%EGuiS!Z#lzC8p`ML<7t*(PrkRcr&;Y<89uV)
zG&}i7hWE@p&E9_?!)<q-X6}14y!NqE?3TOay7=%E`{1?=zc%|6%ezUwk1nU!zKSY-
z<la-PU%HC#{w>M&UasO_f0AS!FI4f6FUj6HUB%z-m1H;muHr8}lw<{eR`DnQ`j@@_
zTNPgz{+As&R>i%`{$+O_uHwZ7|FU)mt9Vh(f7y_IReX5zA6BxviVyz!AGTOj@c}FT
zVavBx@q$7Bu!Ub$@%;M#uqojx?mYiDb8V>Ny|@3(TCA5}pZlBDcvt>+_up*a+f}@8
zlfRk&4f*%4oMeubRlIQ5Np|Xa`T2p9?D?nV&l_`+HT-WC_cTArHZ7LdQ+9&2pI^ln
zMNhD>w~9aY#tGJ7S`}Y8QT`iuldAZdHYeEMW2^XQHBK=5h$_DQ;9u;C!BzZ+)qk;_
z{j2!#seiHS&MJP<{ugW5y^7y<$6u_Mql(u&Ds#9Ut9a}8|70bt<#o^clg(~c#m8y#
z_l@Px`;YwZ^{V*mzb06($Ex_|j}!6?*(!c$L4sYsr;4BNnP9tauj2PUlweQPsN${u
z`a^p5D*3?hAMEeTm3-c^KjgU-mHe%OKUjl*E4irohxGVW@_&=ZS%+UL`F&fC%X2C!
zd8en2vqnEu@=1lqr6;hGuWWFfoe}c;FZ?dgt*GSZOMhq2ZLZ{XUy%Q9=7vh{8u2^3
z<-<z;r1f`ZTT{s+*M4Jz->l^4cK;?lhn2kXtG}^j&sOr$<9?IpT2%5kTm8nKSX{|}
zs{B=Y6y?u7@GBcrQpx+R`c<BDQORHQ{K_62TgiXu@T>GRR&w)gzp{0%N?v&Q7kTc5
zy#9B8VRv+^<bTZkMS37Bc{cln^=@0qXWjFQJO`taZ~x_IR@A7Hn?C+odL}FR&;>uU
zfe%;m4}1PB&&8<Z*B<<t)xN!w=l>O#9?J^;PB_kXT&v)hmc`{c85MG0$64OL75v>=
zap}pd;N_=|u~&{&@L`c-5~o%0FP}cfcI>U-4-PpdJ)9MMPQzm?x}}02z4$+Qjz$Hy
z@Ax14_#^qbFa1w?J}daGqyNXozgfYjH~XJFSEGXe@5WJf_2~-UHF{KfL@W5`ZyaUg
z=2!4Kla9)BHY)gwZI80`lPY-TrlZnRDnCDVgzX+&!INu_$a6O;_}G#oY+LsVek}Kh
z^q^MoL3bTt&$p@I2jhq3IUE(d;G@H=U4sg~f8Jr~S(U%<ahPqnuYw<X;IKTGqk<3q
z^C$K|RXP7<<4@A#TF%EW`-$~FTh7lG{3OrmDCfRfKd~Xdl=It8|0q4N<@~kCk1RJ@
z&Kp1Tqdd2xoJWTI$SS@n=LL;^lpfl0e&SM$z5aeVU%WFW&+#bd4+moGj+Nzn)0mj_
z+?MnHE##jsE9d9S56N>q%K6LRA7Z{~<-E;XhonchoF6Mb#OAxp`LYg&<T)SZJo~mo
ztbfmP{?p-u($g#d{Jn#$s&zSUG3%f__oJNut{r6ly5&4@??LGSF6TXd|AC#ktDKi@
z_(7fnQqDIo`hi)mm+|TOKS<AT8Mj(~V2%@I{GWdg$a6u;`1-F7uoj2PxM#%y=`k+j
z%?l5(t6R(Xr3MG&IU!|yYid7xbA1_KA@)m8av68Mw4XijN*S*^dcQn3q>P_$wx3O2
zTE=&jeJ?%CW&E{$-?P^|WqfMzdwGsX8Shs7J$t*bjMwh)z4Sbn@f){(&z7(<e(dl*
zd9FwqkG!{!b;v2>t7h$!9_cc^yvshe@4+%Y`M!PfoRKm<;CPgEsJg*Be-@RV>Ki<J
zNt7)~-r$e)jmmRJZg5l0C|mv04PKtyD?QjZ_{A-I+3VYH@KaCkmFJM$;3tOcWuEmn
z_#ch-O3(HUe*E$t_E13ne%Bs(F3Ao4=gK{7)xsP6-=aOz<9&mlZ?%Wr7=MGOtG<)x
zl-%IA9Q=;8DY(J!f9E^t3BSR!rhmtJw7<dI<$fp6ExEz-@A{6}>fYc*Kkt?v@*8}S
z%wk--{RV%1!EQNMrui4WcC*(nr1_DDcT3NCnqNElExR|K=C!{3R-S8;=G~tBmKE(t
z^XY@Wl^*pp4>tIgy%0+CJ*i#toD=!|Vi#K(Nb{VRcS%osnvWf`i_P+-`5P^E$#YNA
z{Ktx&tZ7l2|L4F?>48u4g12|F?Y-0d#i={xIVkeKciPEvTBZ4;ckYy)`7|$z?_e_@
zN%IXK?U3i9q<MP&4)${8b?)r7LwfA5^HmS;VE&WW`Gu20o|AH&_xe(>QTwm+bx#WE
z$-mAk1_^fO=IeZ9mXPPBT<6;_aux_)=k<4T>EXZ5pAK+#ahd%4W4Sy><vJhHinC^u
zuJdSBsr39`=k|l8tV`ePe8W4X@?4ecyg^ARYuWlbe=Dz4W(2PD2k$9m*B-gfSN^(P
zp0jeDn>TD{Z&h65uP)jyGX>YUrO$Tu@L$*X+Q+s_p5YpAdTJY+w)YzUI<ie>5U%lF
z{%vg4r`LFV*f!Q^?KNJKy^Vda@*2PO`c|1)xW?D)*~<L$ukqYBw#su^uJK<dZDqYi
zUgJyKZ<QH`YrMg2TiJ2#8sB&18+lI4H9qHqZ<wpmHC})2H!>4(jmNrw!&aNF@h2Yq
zMxNVpm3KT5VY|*=<rg+bWQO7@|Kthz``A@pJSZa1ak<K~vm$Kumsk1ei(6#o;wlgC
z+`?SJtK7G8i#*rmD(^mS3p>8}D!;$=7Manw%Kxgdh4mhLm46-kTAuTAmA|m=YxZon
zt9-KeYnkb|%DZ*>nyqhql{b)?n(Rlf@>>#Lv3E>Y`M(>#k{J-`>sbC3n|bC6|7O5f
z@*J2e{G)nbv6=_3@Ha1fDKjHi_;cb*wk~{yKmPKU@?4lJeBszHS&dh(@OiDilo^vN
zd`{*I)_I=%{h=@9IWbrGqP1VJ0mH8F|IYkEW>T*37i5}{b-Kdey6+2lZp;<_$se29
z9ks6T(v6#ChUE%BynHkJq~bC^H(;|oN9HoWv;JmgJ${*6Q=4Sw<udQPV-x$YxXitQ
zP4Zls%lxgPP3+5cm-%knCYh1B%rDp2#CHDoGH>)_Se`R;nGb(A%tGTY^T4dI%+y@w
z`@4qOwC?hA9|+5HXD;(Te{E!UG`h@R+PqO_a4z$sPi$n%ZoSOw6>gO0&|Kov8*XH=
zlb3ku<<Dhi=Mp#X{+w0pzQl`P`&^z&bBXVm__^%Ymw27_pUaHTCBF2w&)LZpm-wGY
zKa)8167RkKGq!HxCBA9?XEGBczpwXatYeQ${KZE<ljqi4;x{EfWub<b_=3o%GDCEU
zU-W;<uH1Zymkj?@o?~;7pUe4_)%@!spH;R&W{xiM>)&r+wRT?Q|9yLdJlEzTzjyiu
zc75$dz9tX;&4i1*^?x?7&zD`~(cj^mn~Qw>=btcb^hI7{`6n{dbdj$c@Co}g_ag66
z{}Xxc%|(7T^)b8r*hT)v&W~jVO8)sPAG3$jDSmbQ$MPJU6#t~{$L#+9rTF+;KV~<5
zm*RDfhS;euQvA0ML-Jgl6kjtx#NJ++;uCs@WX3ARn_EK6Iy1%7$&chYIVm3f<|DSU
zAjRK)?jxDWO7U4EKVnC6QoL{TkL0;IDQ>M?FaIr$6u<M}dYR$6z|XB&&(55<z>mya
zFVE4rz(tq!OzgP8Kfiyy%zRzoYybL?&3NYmfBlOO<+(Z+_)9C~zXh@I0)KAEhcY83
zzc%@hjTw4@zj*xvdCtxS{#x_{wx-PmzUHkDWTxx_|8(jHZ0o%jIM0<|E6(%7_sBm#
zeV(8B{e781JJ0Xf_&$4L&v~Bx`1|r4p7XrV!1r0J_s;WKS@PdqfB8Ir`|^8i%hL0F
z-|qM1xjg52`Rnhon#0d?Tk(4`<942V?C-JR?auQL@01y@2Iu+Tzr4%l+;^T^KYdqb
z;?8mJ(s!BX^f|t*|GV<so^x`2zsov(caD#|xK3v1&hbsV*0Gao&+)roTPM%)ImbPd
z*0Je}&hdR6*2&D>Io`swjvX9)j=%BqT6wO|Ieznowd|f&=lHB8Yh_079RIuDTGsf^
zb9_|2wep;wv;0_U4Xb(LEFZFKjm-3&<?&b7u+!Vm@-dUv$a8<r@??iK?2R|h@_D8;
zG6Q&)-|@>ktgiPgU%lZSc@EH7-hSyj?D71w{HOl!$jsnbKBxXWOk|zqk6v0W&jmWm
z#kVqxR(^(0dwsRc7@py^idVCPN6zp=_SN#7pfmiLyH>MxpPk{|etTPH63_6PK7X4P
zJbi}mUjDW`H|Pw1Vc^^B=$JEnXv4Q<hVcw<e03G;)bR{Y?^z|Yjq-DXtJuQ(&hU??
zu9BI@)7+o8>i<|e>#!>JE(#-HVPgk&cMIptUf6+NySod!TT}$WLhNqE#4gTkQ87WW
zQB+hE>~6ivH`j0dai8;WONDc0=C}7+?~A3+Uh3e?*6WRz+S2N}%{%#0Z3k9b9m$tk
z#(yPxE`O={+pn}ZLoYR3>6OSb{H2v|U14=9Uuyc86<F2K`g+|8i#uff^ARhMs-X4n
z*Ii+CFs=VS#|qT@@<Q#&%PkJk3vG35IeN#uP~YI?R%i2t26bJIZku1|u8PYoF3}6U
z=CmBuCcV&K*Oyrx&lg&D>oO#_e4$;(FS9sBFEq5tGK?wpLNDiEW_3beXoj~-@$mO^
zZ63MQ;ubyErJ+kv^5%1W*mtSbA$_hDYb`~SozHbf`lS}f=(*mxw*-y+o@@2JORUc6
zb6xDW1jX7v*Ke(tSX`s$+P%aQ#Fu-nm%c5wI;zjrc4;w&rh2a7YZjx->t|YO_+mV`
z{Y<yiS!{J$pK0+N*5BX#Om`%QTHK>&TJ?A+TFrQ-k#j?>4(u~+Wp(}9wST71Du-Ge
zq-Q$AB@{KwJ=4Os7g?RzXL>qp5k93P>!8VtEG|;A=4ieM^KT~WnZk>#j%~7z{}ck3
z9m!hhT!_U<O4e5^LeOq%vhMZ`u{ycQIszf^Z<VZG*+MLCQnIFfx)2LXB<tNH3#|@s
zvW5pO#P}ac*7td##ZgMqft41*emO~-Ixn<3ze!s4)&kt$kfa5}7Fb-RB+Wc|0XmOK
zQkUintd4M!{#$qf4mC>BAD`x1oTViFb#6Xh<xA33tL9ss;v~&5bUyyPd8+wp&$qZs
zPqkw9`FI=oR2wGGvpUF6wfFIPh*<noXU&^uahRTJSdV$=*Z-+rt2)o>EI-wh)bsGl
z^Ql(7JJ;eeJ=H<G=c0Lrr@CeOT&v^!M4z^viv<s!Xql38El$%D9rYs^yTYI7$(UfP
z6a7T9Z3xEJ8BcWJ=wOT6^hD1z494U(PqbLRV5>v@L<8Rhp;Cz_`Ytla;y69gZcBo!
z^Hie74hXV3*NN7=AP5yMBx+>lAdBmisI?R4V8Y5ojXFHX>S!lwv!FTHFgQ`;yUwvV
zPl-CD@*HfjC#tjS9IMlvsO#ba5s)!aWmllZeR`~k(*n`p!DF4<I?(EXKUS}jfq1;<
zvA+5dU~!-x>!!;A=rZlGcHbCab;ciSp|Jtj-~6#YwK|zsYd+S!1p<&%@Uc#LKij&F
zKh~B}v+?!qBQ3qc`ug@GbsaJrN%}~Wy=PmU^hX+#eKz(jc%(<4`CHtmN4hP-ADz2D
z($x$7tq%JmUDC%Nk19OU&|3Z$N6Pv-gFov3eyD36&ayi14>j!IECj?n)Z>A(EUwf;
zjqNfETUS5Smz8E&9r=fv-gOo>4t}T=?##3}QxCQM?wOeE^-%r&W?G&4hkCT_OjJwv
zP~VlFX>q3#wA}9*xNti`hhCdub?_7P;MN(iZB5WW6K7c6`~+>@d<N!@PSDLoXIP#6
z1pW7`ACA{a&@Rz_7MChPb-f?XW=YUeWBja+{{vmp*bm_k9%vd5KZ{fKKz}7p$GBY&
z^wZqw_$Ty%eyu(o`6oV5=Y(l^+~a}f37m#?4Iijy<!NYB;eqzLI~6I}AL!DVQ?dEy
zeZ5g`D)9Ke=D#%s*UsP9A=9Ry%ijBXq0|&SSaM%0UYm^elke-gNt1ED*L|yJFd3B^
z-`CZbCt*Rw`&wrFBqZm!ucr!6LiJzww9lo9nDqFbW*svT$Ijo=a~>1%X3sqhI6ndT
zmfX`;BPRfp?rF*V6VSQmJxzUfJcc#Ar*DUi$HemY^l_f?nCyPfI{%Er*zfWBY{)na
zNQl=TxyGSoRJ`UqH5OHN#;f5w7U@Icbx6*!xH~pp!%mLDhA#2?X3!Y)s1vV}V+?YY
zir3{j8c`YJ_1D1B82s_B4$eLrY46<CC*~-uG4JYtfum4n^IiSyJ_>v0+|~K!NR%0N
z*UHn6#F{pD^@00Hr1QF~OUw}%T=1^8A2<SMUG8eJ>?4rt#U1@=4oA-`cl6%C;n;Za
zj-Jmx9PumesOm6en07}`4jP7PeeP&<j$vri_>Mk4ITV8{+)-!Wp_u4?M=RtSYR#MD
zw9ly_n0`M_w+tDAv8UqnUG5?1vn@^=obg5DxpBI6m@i6>h|{e3eDSMooCcg7jPqV`
znr7r+%qtkDp#=t`u}hqmzAy;Cp54|9qX%Jo%xxW0Xb^n%-`29x1Cg}!w!RuS5ECZd
z)+0p+!nwz7oquHj{OjG;VUq^nPpRA5x#R$h$aq^@UGI;(?{8_FY5iflbxV7c?T^LB
zZ|V5k{qSV%EnPXYAIi_XrROU4!;t>BG$p<-w)ouAx`BOhv*Ilcsn!?2+;8cNhkcOm
z+f8jYuMeu+yQvYLeNg-4O|6mC8;v&K)Dw$(qe0+J^+9jgeQ#>g%U&qk;-&^K?}aSY
zZmPY0FTBZhQ@_3Mi8DWMsIKjakc1l=;?ooDPT$aB-+I7(+YN2Mr3cOj-OwhjdSJ}Z
z8`}6!cjRexLtF3aj>FY&X#bAg(In3e4M^P`w|-sM0|&aH)5Gifyhk_OI(=QsX6l9}
z+pg=l6J2pA=(=7R&=q-xUe~HQyJB?9>$>4|7o4khUGt6Tf^503>w1qaX#4Y;R*vqB
zg%7T2^n}hh9eGVhmF$c+o3Ck!o1Ks~@R}yh=!CL^uj#Hzogn{QQ@;lt(Wvq@?J>6_
ze6n9tAFqz6|MjZYdDa27?q1b;OFN*5<Epl-*8wi;uj-%=?eSp7Rb8;YJ;M85Rr8<r
znAqs5{`l1n_Oe&iduKa*&3IK8b!>;Qcd_~|O*^!{9;+P>x5ei}v3j{rTg+b`tIgfp
zqR^yRjgM@D9bIE}<nT5q=N+p#3bw)4BC&cVrZsZA#_H6`tuZ6{iq<RJ8c#1=(VTZ%
z0lTi~$G}zynSVv^)og|M;a4;^sU-@uwqBRCMEmO2->=saLAkEzr;jag@cU)WwW$Se
z#b4G2ty<u{<FfiWwSe>b%X&V%IWo<-ta*DhN7g=<b$sULaBFZ`ADjQ+cgf4zVdy`2
zp6;^VE$|PbUs_a+m}b}(6Qe1Un_=SK7~N8?85)GdXuEq&k#1Csy3cKjs5UWr&(;(Z
zYQ$*xOCJ==9it(ud~p7Iv`+Q$L7(_&9s9EhzDGps#GOsxzcyNfJ2yf4>Cw8)tqErL
zjMghB8slf3Xm#;zi~+@>wO;<lh;fb9h0%>rHu;i1pWF!3&tKAJ<s0F0*d;aZH$?W}
zOX@YhAzJxf($mrqfz2*yhqn!Iq{1crwypv0XTGFcS~S3~cNevrQv<kPyQszX*GJI<
z7xi<m`Y5ybqF#5mUdLS2h%@z2q}@f`Kc*hC)x4+&OVq>9To?89?YfBnc0un4*2Td)
z7u3b8E@mIUpfz9CLGx7?blmDX$U6Cgo@!PHm%3cgynkwAig7`whSx?Zj|=*?XKh^i
zeO`UtYolMndHsCG8$a~C295QG|N8S<u9P>@`JLDJJFvbF=XFUi@U!-L?P34}ik#O<
zZv`=_&TEzpg0hL{^j9l^-|2Ju*+p<=(>eWd*g(!%=hSVWfwq0lY3Y0h=GHr>ZDQ<*
zD0WVRr`hqu<(yurY=_I!vs&<p4F#gk>ZGMMRM>J>pEk0gmj7Ap^wSGoeb4Is-Cn3x
z|E&7<@IuMrXElwx7qYpY)xA-k`0^x5`;7O*wKGv#ysRg-ZjREA_iJI)tSG&_uoi0d
ziPA%LYvD`XC=L5k6T6B=>5j0P=<FP&N4nI6Q{oxDnz<%6oI0c5PSt?t#xq)OYz<uS
zJEOj(YoJxnGkWY^bzJv8qwWi<qgkOdI-zcL=%3U2`b#yGNjR-Tc2vVW^R)ixS`E+F
zoYuuztHGFZTD_vGBB;x0eKWo)uGmiNo^n-@A>V18^sox*{y3#=7gxcEJEzp%s0vmb
zJ*Aa?RmRa}r?hf-Wn3L=4X654#^bi9v}5kdcv<a~`bAg5Yxh%nXnG|)`w*#Lt5rh$
z)ktmdydutqN9u+(6|rMMq^56G5dlLZbz16*=-Mn&Q=O=QvgIN*WLO2fPamljid8`P
z^OG7ER~`e-pVS5O$|Lu-liIpYc|`i3)M8)Dp?9B?nrc@${9EUwzV1;D3k#prr#Z^O
zS|jPpi)FF?f$G20$|Ao*wLtZ<ShPyD$%`^bnV{;wt_=EjP>pU=24`!i7EWIV9ywHJ
zXlV@lXzKgXrE&DCsYA<@#*e+GeoZKa>hn#VzoZlf_?lY9rxX@9G4)AGNgOL>>c+z*
zaXYp3@B5a->n9FvRHP(+opNY}xDs&L;LsxTt=DM|Emp4t{_Wz>DnE+jt(QZahZo1)
z+zuVzuQ(iEB6M&5;#hGbLO)(BhN1f-wEmo8urG|z%_xRcLnAcnm!df36QRMoieh5v
z2zBpW6lKyx==MBCapTDeZ4z6=x(}bwAG3=f>-rOV)F^^2Q%>m2PlZvX^9k*|voMa<
zI-#|D6-JGmC$xH=!r1-sxYmd*1dpr7wSGV$%-(Zcdr2WY3qG!MKNm#Zfyedqu7X(F
z;JBviQxK1f9@ozK3Zj(LagDg<fqoB;X_+7otT}N^x7PMR^zvg`>3acu9&=33g%?1s
z*2mO$Kmk;)bWA-86+pd=$28$~ezbgXRCh1Pk9Oyd>YRr8(Pr~e9r-68eEg2;pd<OL
zy~I%+HY^{C*^cUrlKJ48`>1YA$cu-cj_B28d2#US5zW{lFQ)G~qV3b>MT6iYy7y!r
zxDGg?IVR+>_7_KVPUSopQuv6be~}wGe;>B?I=OM|?qRLjIXBuIIjoP}bK_a)VO<@a
z3uA{L*53ZP@T=)zttGiIx%6Sp_cbRzxgORG;W^Ro@gYq=FehToLz=5dPE=cUNUOx>
zz`}8dwDaN|NNRmZ7d6X)>Xi=Z?bJCiIm00>b22*|&kkzvgzWfw=Aizlk{x9>9Mo~I
z+|h2zK~1&Q9g{j9)K%Txv7-7xt((Uk;aLyrw`<uD`TBrH%*}?27Y^vW2H6m^<$w-J
z$%^xS2ek9?tZ;NapzTLz#ZJ!y+N(lVEXr{}CqB!9k?;5GhK*U!G-kiv>XHQ>Vf!^t
zt}J*lYrhV<ni+d~?AMFInc-{SueBOvM$z2+^<YXS-1xXp<wPb-xw21hkI95WJNN0-
zN|_Kbd!JT)nGr2}?b9z?G9tm)r{{ZQM87=ybbG#xNd6SA%Wh>r&)9Gc4atBTJHvHd
z(+uzq2-l-&GGJ@3aD8~n4K5O{Ij6dzOP+A;?CFL*pZ4mWPwDaP%3jS9o*wp{dv*HY
z^q4Svul_EP9(#N4)!@hJkYL}dCDx`x+T43JwqrV!`M5^|bEHH4%X_r>)wJjownvN4
zON#-s_GsG1X)(O}9{uTJy?X7@UnkRGP>wz7HYE+Zz1yv&J=37crQO>0b81xDx?4l`
zrA8LN-FkOOYCP+_TdR~wjpH?T>xv{-%+9)7GjDQ*&#PS;+T9iD&h63?`CV~x!!A7+
z=YkQFcj>q#F38`0m)2<I0<FADoin?jONL#VaLE}TlXmLGKxfR1+^J{kJ0rvDof@6W
z84Jel)I?1Mx0X9K-IP@DE4xz-uT*&Fx>KirbwY=SJM`K?CmcV%L#vK-Le3>SbYn#)
z3>vmWz3-&RvBo>JQ=1fVDz-xxUHKz*euwF^CVyl~T$pw~`&;(y57Sq*e@nvLFkR*N
zS5o&6)Bc|SO3B(`+VapZshuxOJ68TBZ9i|<X}f<)uPfX2ROz2GFl@UP-TFfY&fKmW
zi~Nw@UAL?Ey6@7y=63y&@4M8?x?Qg?|0ZQ$Zqti7zKL7ZHceRcRi3QfrdhLmm80Xg
zX|H)-#J|-xy_)`u_>|kG-2y+0Tk36^HuYzTO4zDbXMU3L$F}NGr%zHmbgMe1eUxb5
zt@`la58~Tks}`C3L0k)MRlgtaWySX``e*!mDRF&^uKM~;cJJDvZO6Wo^0T*S`Oj}<
zTlXzmZ1h{n=eb2aKfaN`Y+KZK<QsYWa<iK6UrURq&01l^YuT}OvqrpoCBMgQ)`7!c
zNz;~_wc5Lv5?W@n78w3gZa8n&;_qHa=KGt}XZQ=LcX*R7eD_>NF4&}>hCi2;12*ZH
z_s=Av_9o3a@|nct-J~}^B+KiM8+HGvWcd}n(Rv>ziR;#ldSOhGq?xu+oxeU6mkt}X
z^Z2LoqtZsb`u&N#NVie@PkJKPA8*in|0c?j6C3o+)I?dlc!MUSJeI*jHt5?KkHy|#
zgBEmsENKdE&>;bjB>L-my_4>d1jVk`zH=W+ov`(qIrBsL<Y)c;kOW!ZX}v~fPml&x
z*X#LZ4<yNLy}rr&K&Cxer&ZV97k9@xT~_$MtY5ND^KQ8(C5Nulh*I}tdxLd4Wmmiu
zEx1m*R*IM9U)O4vgLfrO>{^{z>#hvnzE+P$+>vY3*J}3Kccfy+wYo4WPW&sc)v`_E
z<W{=1`t<T`DfD=anyqh3pW|!vaNI4~v}lc9?s`k&2dz<;#G8__?i%ep;HG%yTcfeB
zZ%B`itF`Z_8#4XUYR&Wgx~$x^T3=1QE_)`e)&!U96483Kz7M)4XUeX&_A%GwobzfO
zwd|^#j$fru3S5<A2Uh9m&9M>|yh@9fjg`f{SLug+S7f|xl|HO>McTQq(l>fpD!yE)
z`5Impr_(ESz~vaZymF=9Y#Sp>My}MJ_oJm<la-pGZ?t47vQpz-U6QEpEA;f}OEUWE
z3cdX6qIiU@&~LLYO62qvS|{U0>DFO|?pks|zEoVHH9RgzV44-0u=TvSCoI?P70=6x
z!^<_~=sC$Vf4Q!#eNGnlU9P7to|Ux5a&>ESR>oytuA}ZpNy5uz`m<k@)H%IOH@!O}
z>sKz*!4uEO*AdIKwaXc4)OeY8o_|^v7h0w>bDx&GUzh5oji)5<m8Dv>{3&U>b*Y{>
z5-D@0EY;q1BIRhCrCK)Tq&zCSRNXtA6j$e^n$H?#6}h`a>kU=$+P6gKemA9Q;1c~j
z%ao4Ym*~_irgX2dL`$xANRNz5^j%4Zba}E^?;MDbmM0c#A|j;rqQ#mq`h=7nxLDhF
zI3ZcQ7wf4f$K`F##oBCy<xhDXs^9)SCacbb>gk|kGH_L>?#*>fDvu1+6Pu69r$(XH
zy!5E-D;TQP^@t4kvPd^IJtBEy7HQ?Xhvn?1MViq6u=q|~q<cOel8h}E>6)2`WP8a)
zx;yJ3k>4TuVBJBvd?Q3FRyZgfc82Kshy!xpFT{HOIv`y-gy_>d`{h=J5Ir_vzcg_T
z(cNG7$+7r_8aaEP6xqK}zvkE{{(%d%*_Log?6y!(R|^+=^@ZB`%wAdGwou*M?3H_u
z7U-+QJyPuG0!<pVNBYfQpiVA(WK*97YG1rt;=LB=@?yIsW7Y+l<IpbgOrEa?>hF>s
zj`=$B)=rrbI$vA%-zjSc&evAocE~}@*HLqJ$k`n8^>E%Da`ojr&9f^^;v(niTElu>
zHc#tb*)BJR%+qu|x68%4^Ys0PZE_;dJpDdvn{0hMSBvJ_CUc|a>X5Ll;=5|D-mz_!
zh9l-`zsp;sK*PD3z2_Eroqw(-e%vfaKLqRb*_&nR`CxsLXS2xKV9m9AlYAc)tb@Ea
z$)3i+ns9xibT1gJWBYHE^q+&Y{Lc-t_hOKyUa&!$uMg6cA{*qzm>|t}WW7xH3DOQe
z>m_U9AU&M0PF8=Jqt!>Rlfuz+^j6w+vT?&4UA|_m6c{&0Cs$c3p-tzg-?=s7Qe=*9
z>#|0Me+|^P?^nyM=s@iduv%(v4AjK@t0i<?pf1?IN}e|j)UJ(IiLFSWHhr*C0=@=l
z*U>BGa&&+$OutexZw$~U>sLtAaRJ(~<_ekFG(g|QESJND12nA9a!LF$TW9@TCT`KQ
zb^4-ZQhvj1U0ZsY_>7&c_fIaB-afNcIxLm3g=TBy+a==v*<bqwERp#a{k2@dC9-Ip
zzh*zOSQd`<SC8h4C8)8#Hc1YZX&(N%d|Ids{Wwe0<PMb%=V$5i@I@kPW~oo(MdC4X
zmKJ&(BHtU#(p-~5<VwC-S}A*otbaFC2k%}ezELyve1nBjb>&QL@Nj{A9y(K#CoGWt
zb!Tdr`vMu1d#29cJzomEo}r5y&X-G(Gt}{Do{U~PL(@*4C%FgD(9t>P$zjY;=Y4af
zMfMqb&}XhZedebDNx?G4;ir@Rf+Z!yPebzu%j|xB8gnE_(%Ag8RO=v_nb}XbzL_JR
z&Q8|`L38BJu<4q%#2h)0d%C`k43t@s)AUo<K=BzgP4oW<khJd8bimR8i8wJ;Z&nGA
zeto8D-z&4lHRDvx<vUweADW^s)6SMs-KOZ{E&j4I^%VVC$6t!>ovbw<&XUmflXc0I
zS@P}AB+Zd;mbBSENsk_#DO+1i(kbm`%G+-fweP1HQeneH9kytO^lm&+S67-L3*JxA
zmzVuy---#^Wr&|#s69d7x%o-l^YPlO&2+gRGG0?crpX=8@%r`3REd5xPOD{_DhKC`
z)5A@t$l}W5bV~4K8F*)`23?#aHT=fvy>yf0d#SNHs_{hGA3H{y&zT^-#*fhv7sgB4
zLSr;8-FVq@ZnXM087H2@M(eoXv2r@+Xx$q<M(UZPv|Oe!647^*zHL5Q%48g+UqeR8
zf`cQq{*96Hvhzrd%Q;dE=aIUv;|Q6(V}!=89xi8Fj?n54hsm#R!!@DkFe$x$xL)Z$
zRGKv$uCBX=$bdJ))bE|IOk6Td>s0rZ8TMh?Wa41)OB|}pbdZb-8meVo2T7mGL)FD+
zpfrjbqD4anNReqnH1KwR`BZ#}R`cjD5z)R{yl+35G|E@I?&>R*^ZIK1$3F7l<X~NA
z>mxJz57w}my`?~=!TSADFWGx=kS@&LOKNo<q`qBy%26ll>#aSc;`V|1{cU$y^UpvH
z^Xx9EJ`d1!GrLK*RRi>1Ojp@odw_P&-Bo@i_t(<ByNEHrzk2TJEMu$n*9G4@$(FnQ
zv|Rm85<R`2W(nyiFG}=N+x-smC%UihD&0ZcM)lR+W7|vSJbks->2{J%`{=eT?c`^l
zK3b()TX~YckM(_NBT?bK)#FENS>3L;PHog$2LI}%C6=|4${TyBds0hz+pw25s@_sI
zzwW7LX0?zOp*=O=MsxXCtEVn3)?DU4=%J5B|09KF_0S1X&16UE9@-&iGbwweyH4rf
zR5p$7t}l-Ih<o1dx-PwsOw?|=vP%=W)2Ex>+tXMorthZxoEpoNy<N3tn?`b~O;>Hc
zt)cw>-bMHRXdqSAb<uYJG>~rfx@f(P^~LXbXPx+^o~)kVS-&=^Cwr=P))VXM%F(z^
zdhSylIX<P6=510(4ixF6ht}1W&F4Dmvd`W!*SDia`gn_P){a_rBdq7j4*KewNcPSh
z^mTKQ_&@En`ZhyWZf>tpzwOeZaeH0U&Mv=Sw^PR+n`~LsPK%|nNu8SQ^m=zMiHmQm
z7ms>M-|1~NT{cg7S*)!t7+gyRTxg@+qH4;$A#HSY!J5)ITN}MLp@!@^+*&8xs4nR{
zx7Pj@t4sGkt#nOLHQBkTmF7>XYJHzu>Eqf}rR=Mg`hHCn>AtX~HvCapf~&REq;{2M
zZ(IwFIZ#P1O>UvTvQ(0ULM?RE(2DZ%OmnRgT|wRsXs%vmD#*(W%{3^nyd;GGqeYX;
z$)z^`sB?pI68^23mfKQR=B{q0YhB7pPw!^hzE2q`|D>sQI#XIc1T@vn#Y)TGvQ4#?
ze<|s6#mD;jmz1ode6(i6l5#kwk8a*xLfRZ}q8-zhu-J!9w7qX}8Sm6Y*Iq6rzc)A5
z@|BCpltzu!b#YPo^s<o_|5`+PFKDFmI~9>jRT`<cSy;;4YN)m%g=OZ1hB|F_A-SHv
zp}M^+DEUt|(1*<nO4r^E^!GszS(dti_RZ@d7sBdmj_C#DW7GPYF)6>~d{<AKH_b0q
zLhI?B{rRMRje5E}Pd;gNr><U{o>$sUuB#QF<&ic8>*|B%d8F~FI(q9!ZmHF`j^-+q
zTMDMFqZ<Nq$?qMtb@cn3a;sTwUDzq7Y<=ggUry(c;i2BTrF;&lT*F(}EXyvh;-C+l
zvdg+j&;h>g;^P6e-_9m)Pl|S`lTGIK7CpH;s}xBsIy{fXRNQV@Im0Yc)5p+V?=#Dh
z*LJPdEwfZwXxB`aGRcN2b}e5klVrGQ)1_N7%CK=ZZRDO&F6FUlJ--Z6Fv3gcymgZy
z-Mln+H#a$u;;HYW)60jAp6YH-FJ<d{>a?Bdq)T!wt)4HP_|K`O)q>N?_Oi8f%Fi@%
zCZ?ul@l9jhZ))nRd#NQkYfW|kC$+pjP(x>`tGsSoLygL=lJvE@*52eIw^vlRa@a0%
z%2wUVdpgV3`_(k<&r~vVS~aaYG?jELTus9sIZ3J0RdqmHCwbSWswRe{82eIJ)u4%g
z4BzclG^+P+qhOONy13cDM)b?d`mN?KW8}Qb`mV@NBWuOVIyuu1BP_O(uKw}Ou#K#w
zEt9_*XWc95${SydCWk8OxKp2vbL}eX^YBlG@vVZsTldk}y`q8!FZf{Ov{lgK)7~2s
z?v>YR!`~S<r<B**J>ME-3YOQX)^CjQC(CK02Ct2iJ<Dl#&sRn&=W^;+{-t5xTvnSF
zeqju+Usj9cd~U2wDx>q<o*7XA)~i#pkyNUT7Wwwn_;aDOHhufVa35S+-I5cHLK#YH
z_k_nriQT2Naoi)L#6P9<+|`Fhp|>S9{!)VBzObbFpM7AYR4S=wBJUeXS4-$}$35fh
z$P(&wJl<IEUP4n2-!(=ZEUrrq-Z8w}7FXRLXQcj8OsDO;ZJb?NOmBqWGN#uorW$_J
zs1{dLz4zTP9*r-m?e<?c0`nAA=Y!Xb(#MNv{liy{)18WFfn%{oho6NtIO2+tw5qT!
zIC<F^YA>v%qhgG=_X=r;i_ym5DTUM{_LA|iKp~xY>!Q)ZEU3QsFBr$V71Ym9&Kvpv
zc&Pj9bH;>q9(w-sStAzK*MFjn!Ve4Rr?gSV;OPad`TiLryift1=yBS3dosTkEOW{z
z)ib|#su5{)a>}n|>z*_MHssUL7HaINolh5aGmR^c@@mN;4&#MiUTr-&!uV4-ujZV4
z!pL+gj}BXX+{o1{k9OaE%*dN6k0zN%joce^tIO3RM&>%X^=RT@!|8D@b@_V8c<q-<
zlhPkDt{2Xw-3uNx4o2qG;nfZp^LyshTut^Hy`6GuyB_<DDjRZW*>T~<FYg?>eEweJ
z<iqT`dg~rz>h$bdQ+FFR3T4-Ual4FX>aJBk>@=2ich|)kb{fW?Y&x&x4&%YvY*vmY
z%$O+Iv|jh^M%D*eHPz&8#>OdGwZn?7M)?9+wZV}s#({_|dg<n7qiUBd`s~vtW6#gb
zx+eQ3qv)#4`n=jkBh)Li#<bmF{Cg*pHX66y=rtjec3!d0h|HZy(?qN_@*T~nO%m1^
z!`f%mV$N#}^GgO@R&uqGc4-FP*mRZAw0Z`uH*%#Be8WwrEni`r8Re#}bh+^@o0~=?
zEi+2)Pp_J3nbERkdhJwmsWIkVI-S>JiLrP=I_(&=*w|AcokkoCHBQB()uRcEjH|wB
zwW-@8Bi=2oj;|SFJlv5+jXn#FhmF(d%8&)d-DjzFq0Tq11f*7vH}i~>B~oj>0`rWW
zQLgITY_74ekE?c`5^Ricc2%D}K}NHUE_x$jj#0F>i+;{J$M~G!tb6MP8j(|-HP!e4
zV@?5QeZ6zG;S-TcM?Ca5(sfRy^K<wck>8!Pp3f{}%yK6U^_yuFt?8tbj?OSv>_{<x
zzV$O6C;u_Cm+~_T7yo0<J2}m0-|M$owCYr2=DL5)S6e3=Tkicblk-h79C?13*%wVP
zqTBs6N2eQaTn+tUy3QDD#Ke9#FZ>*BXvXj6$+4r1ZB4$J&p(VXW(RyV>kS`nbUyRN
zy#8jWQPSy)89H=`@!a@q2D}|?Y@GPX+&yBD(dx)YGxg^I#<!0j%taIW8%rvEFkAlV
zYm^@H-mE*jk8vREojD*=Z=+h$Tl3_yp2n^sZ%v;fJ&b(a-<aw5bTg)}dTsvn>T2A-
z{mLwKp|epb`zv!ohfc=C7B5ZL=N*g_b6=QeCbl;|oqui~$=J>)>iXP#u%V67xb`!%
zR?XH%|0&7l*_f8bq+>~DVBZ!-z~`stl;8gtL6x7H+m<&oW(|2_x>Rdwj0sCLm&P_R
zx;}kub{^W;FbY35+h%NJWbgXOoUyxsk+}S!`Q)GaM%ax6bK?8DM!zfxX8k2~jC@TW
znDxAB8|MP<o8unB7<~GknGhgG>Ob-3q)LXd+$-K}de>$Y9edYo>F;H1*>}ebuIy=e
zypA(}Jg8|bEEQ+2oma#7-ut#W)~IfDTzAWy^`@$^|L#rm?D{H3s+>1XqfKR_Ny{7N
z^R$(Wpt;x0OJ)V*)VXWsqcP=;52>!1<tvmk^2$|nPjVT<b3&}yXJcuj<-sdvi*BWi
zo^LOk!}FCi29&vMp1V`r7|=JyY_+18(PMqInY~j{qec8B(=C4y!!ze4vt~jeBTvhV
z=88=PjSs;W%*q2jjMHb&n|~@6Fy=a)H&cDfXZ&M7XWAn38fnL!HFpH(F^=zxGF!CI
zZS;M0#w=Sbmyx#Q8PonDhq1ZmX>(>|cB9tnQ)WttyAgFO(mdEZo6#g|q`9_6R^z<S
zNz+W9#lUPevp>va?6JPwa5$rp^QXh?Ge3hduDZkQ+TYEH9Ts8EtDW8`vg3sLDStX+
z$dlt{$oDkHK9A#O-`lB;*By?T!w$O|MMIC8;Y(eNmN7@nQsbSC32Ba)w>zaWR@6Rh
zI>gC1FzJxFufZRC)S-iB2ls#Nv2PEUzK?&{Z<an_zCG~Ge!cg8^I^aj`^7c;OmzEX
zKYlyh%uw@#eN)zOvr)Ep_Srsr%@1#1+k5%%G1JGsv|HCcGi3jByX*H|X27y!drXyG
z=Bues?el$inmQoS-gxT{GgaG1_J0$?%mZ~3>^t*>nb)h`x3_A&-RxZ|-u`j!HnW$<
z9s9hqTg}*<x9x>fwwQae-n8%W++zOBblqNK)MoQYrmOZNyEd6mvRtuOPTFWr&k<wa
zT5zKood1$Nd&doCni3c6lNYTwKUO|xe{gA?`Hy#$-P3iQnYZO>`vO^Ow(ApVPZ+nx
zOf^yMrS`2hJr+6azAsjpJ9nM1hZS9AZohEM{;11JGw1Uo_H0X6n4i)gw#${}X5ESh
z?S0ZNH=Wz<x6i7*%&ayo+`ew&QuF4HJ@x|!mYB(LyQ~=JVsmi1o%Tz`7n|MfVfHKC
zLd~cV+w3vR7MZKVw%DU$L(C_Mo9su^g_vs#ZM1Kxv(UWIeZ76|qy=Wb4QuT~56(A7
zKV5D2c|FhkRCblUNQrso)6pyJpSsO88=qWeKe;T}^vJZ-9uOO3_U*RV-Z)*5>9KE-
zJ$0QqX5-W$cE`j(GpXwW`>+E6=9eS$?D=2KHpgY3Yd>9VwmEoIkiB15fAi{%K)dtO
zS>}#f0ru6GXPTea`r9j}nQ0zKGt2J43^Q@$410s|ex}>W>GmZ(rkgd^PqBwyooY7p
zpJ)%PGsQH9jkAwFFv-l@ZM3~@v5DrrmLu%tmy9?4n+&!8avf*7HyUh@96QDgY%;(;
zC3%#Y*s`y^Vuz7t@ov5Bap#Ad&4zWikMkU6cJc3G&$MHR*=l`9`>MRYX2p~3?1h2{
znIE6Dwy*j*z+9WDr9Go>f3uSH=^A&hueoEmkNtMjKBik(BYQ<hFSAWjef!k%Jx%{o
zb?s4Wx|?f;dE1>cbu-tVFzmIab}?sXu-W^*>14L=Rm&dKt)rRQQQf}va(gp8e^vW&
zX=i%*RkEMm)5hHOqP+crM{6@p$FlaQ`7O;R(WUH1e>XSB)hl7&JoF!PZe&q=z=Nh{
zP~F1z-v9WRBQJW`YnqMCI_>h?ohvjle<kIypIg(wTt7LNeOAW$X8Bw>>|Rsqnwt)1
zvnRi*Z8~?(VxQl|+id2N$zDEMOuzkZ_A@raT-P_9z3on$xvfAN`-8k*=8C&6_8vjC
z%rUD|+2g<0Fvmvyu{9r9-Hhw<(-sj|)y(|+i>*kbDrUa04>rFemCRpV-`MV!sAwL@
z|H4*oX?fH8=~LS{*K+2@Badt+Mwc<~hTgY*Pb_6Vn{dZgxphf1X5dX*uT#a%z}{DF
z^C}lJ^Yo9g?OR{O^c#J_7Mr=S85ta9dp5P8d3#r+?Z@i^=9$|LTk5X)%{dv4+uWk_
zn#Fw%+uUq<%oU;gZK-$UGM_%(WBZXir<u0SPTRA9?54~1ZMLglvYEGYZMGfio7J2Z
zvfj4nMrJc@jy1Nybu*cLH?FW5`!krUJeS(s3cHy*?k=)jUy#mR<iEhS<aZjgwbxu*
z>mjMl*WUtdZueZw9+CbwZQ^Y14xM2ea?Hux_F#&wT=PGU?K{TV#+3Wz=o&P_b}-#{
zN7R(TwiijC9gk=AwdFkX!Es<+cbn&iw+_$C9c`_qzH*Gp(#F=i^K(b<e*f48*Gh7v
zjcsHblq1p6yIEaZj}HlsQ4b7Tvn%%;o-=FNs_eSsIBctG%RJ|n<9V72w#2^I9oLde
z*~06@I!4A9wT&(q<GAqH!&dp%1xMV!d2CPP&N|kV%VAq|=(Hp6uq?J(i%vS4N4eQ<
z4RtuI50!0*&vD12U8!vUmOSE^H0h_;Y?p(Mtx+Gm(mo1z)T#NxYo=qjqj~Hjudge1
zI4&=|<JEWUHpj{FSG}TJZFUq3yx>)#;s(bLGtz60+geAx0>`}`B(HQhZQAcu{>(B*
zl@>d_#;#xNxK(Vk*RjbVj<<!@czx|K-!Zw~Qm;zYgB?>BEb!``HPG?dX^vOO>sgLR
zt7do|zu@QaKQ_+mM3c#ms=<T3zNZ@NxV*EwSNRje9BuQp@#;8gpyT|VMqZQ3_I8v`
zHoTT3c5#faTh(jZs&<Y;Z%TQEw{GEh_{_s=pIZ~hkIFf`cAT#3aK7l~wc2`A`W2qa
zE1+sk$A#z*o`YUia!k7Q$g|<5G8Pv6s%L@D#T>IvM|!@_=HZCny5IB2#axb@r8av`
znvvB}z2Q<%PcJt|O_w>IAK$w;?2d7sO<VnnxUr|Z=g!Et5w-3$@=U3e7%`xJRnKPY
zZ$<Qd;o%vQ`C>$+OKzSqQymc@mp{~UeiI(iYueRXmAh_^xVCM7t&Y*lA`%-etu@&e
z98ty`SF3WH$q_g1HLBIKO7DnsFFb0^$<idk<;sVeVQ(r$WZAyI=Bemh5q-^ZHFvc6
zbt2(~N6m9tE}kg3eSeL6(aTOeec@5#R+c6wl3#dKznkUaajX09)VFMG7{B)7KezGU
zxADKX@&9Mz|KHAE&(2@p&fkxnzdt*Fzjprq?fmoD`RB9q&uizO-_Gxco!=ijzh8EK
z|LpvJ8vOnm{C*q!{u}&x82tGd{COGt`5F9q8vOYh{COMv`5Syc7<_*ie7_ic{}_Bf
z8GL^ke7_ld{~3Hg8hn2me7_oe{~CNh8+?Boe7_rf{~P=~82o$~{Ja?a{22T^8T@=1
z{Ja_b{2BZ_8vJ}3{Ja|c{2Kf`8~l75{Jb0d{2RO;7`#3hyj~c*ei*!-7`(n1yxthR
z{usO-8N5Cjyj~f+ei^);8N9w3yxtkS{u#U;8oWLVub0B>r|^0zyuJ#rx5DeM@Omt~
zJ`1nc!t1y2dM>=a3$ORW>%Z`RAiO^a?-#=Rhwy$PyuS$VH^Tdm@O~t`KMC(w!uyx-
zekQ!X3Ga8p`=9WBD7-%k@0Y^+r|^C%yuS+Xx5E3c@O~`3KMU{I!uz-IelEPf3-9;B
z`@iscK=^zhd|nVfKM0>EgwGek=MCZWhwyns_<SOKUJ*XO2%l$!&o{#79pUqj@Oeo1
zd?b8c5<Wi(pQnV+SHkBl;q#a9c})0xCVXBKKEDZ{=Y-F9!sk8V^Pli}Q22Z(d|nhj
zKMJ2Gh0mA5=S|`Br|@~y+JXOlJ{3N%3ZGwv&$GhkTjBGr@cCExJS==Z7CtWvpPz-#
z)57O#;q$ie`CIrrE_^;0KCcU(--XZf!smP8^S<!;Uw9r6o)3iQ1>yNYc%BfRFNEg}
z;rT;&9ub~Tgy$9E`9*l15uR^^=N;ksM|d6*o{xm*CE@u=c%BlTuY~6<;rUB=9uuC=
zgy%Kk`AvA96Q1vc=RM*1Pk0^_o)3lRMdA5Tc%BrVFNNn#;rUZ|9u=NXh38e_`BiwH
z6`pT}=Uw6XS9l&4o{xp+W#Rc*c%BxXudN;F-}AQc{4G3>3(x1m^Sbc-E<Dc*&-cRf
zzVQ4noCgT!1HyTMaDE`1CkW>Y!g+&m{ve!32<H>Rd4+I(A)IFj=NrO#hj9KOoQDYK
zBf@!!aDF13rwHdO!g-5u{vw>m2<J1xd5v&>Bb?_5=R3lAk8u7YoCgW#L&ABHaDF75
zCkf|E!g-T${v@173FlM7d6jT}C7fpo=Uc*gmvH_ioQDbLW5RivaDFD7rwQk4!g-r;
z{wAEq3FmXdd7W^6C!FUA=X=6=pK$&soCgZ$gTi^CaDFJ9Ckp3_!g-@`{wSPB3g?sH
zyb_#Wg7Zvpz6s7d!TBdR4+ZC=;Jg%^pMvvLaJ~x8TfzA&IFAMAv*5fIoZo`;TyVY%
z&U?Z6FE|ed=fmK<7@Qx2^JH+o49=Uu`7=0=2Ite@yc(QegY#@~z75X1!TC2h4+rPt
z;Jh51pM&#saJ~-C+rjxeIFASC^WeN5oZo}<d~m)G&ildnKe!J7_XFU*0Nfvd`vh>m
z0PY*W{R6m<0QVE%z5?7|fcp$^zX9$$!2Jif4*~Zh;JyUhpMd)mi@EZ5zXI-C!2Juj
zj{)~H;Jyaj-+=oZaK8iYd%*n<xDNvNL*Tv$+#iAaByhh3?wi2<6S$88_fz1$3fy0T
z`z&z31@61R{TH|o1NUR#z6{)-f%`OYzXtBx!2KJzj|2B};Jyyr-+}u)aK8uc`@sDl
zxDN#PgW$dp+#iDbL~y?d?i<1VBe;(Q_mkkh65L;c`%G}Z3GO?={U^8&1^1)iz7*V_
zg8Ni(zY6YK!Tl?^j|KO$;Jy~z--7#GaK8)gd%^uLxDN*R!{ELc+#iGcWN^O>?wi5=
zGq{fi_tW6M8r)xl`)qK(4eq<GuEpQ|H@FW6_v7Hc9NeFS`*d)>4({8*{X4ji2lw;f
zz8>7)gZq4NzYp&F!Tmp&2LST{U|s;s4}f_BFkb-X4Z!>Xm`AYK1Ap@gU|s>tFMxRl
zFy8>?9l-npn1=xK5mxu;Z(ah-Pk?y}Fkb=YEx`N*n8yI~8DL%m%x{2s4lv&V<~_jt
z2bc!|^C4hf1k8_sc@i*R0_IJ?{0W#x0rM$fUIomrfO!@$-vZ`c!2AoChXM03U|t5y
z&wzOvFkb`aZNU5un8yM0IbdD~%<q7C9x&en=6%5Y510o6^Fd%<2+R+Gc_J`h1m=yv
z{1KQ(0`o~=UJ1-Efq5n{-vs8J!2A=Khq8YDfAdjbUJA@lfq5!0Uj^o^!2A`M#{%<N
zU|tK%Z-IF(Fy95{y}<kzm<I#%VPIYi%#VS2GB95T=FPzT8JI@{^J!pS4a~2Bc{VWL
z2Ik$s{2Q2u1M_iUUJhmdpPvKsbYQ*?%-ezaJL~)MH;)JA^T50wnBN2Qd|<v0%=>})
zKQIpn<^#dJAebKn^Mqi&5X>8b`9m;|2<8*Pyds!i1oMnwz7fnjg84@<4+-WY!Mr4x
zp9J%iV7?N}TY~vZFpml5Gr_zjnBN5RoK~0gZ@v@EdxH5-Fb@jmL&3Z#m>&i6q+q@j
z%$tJwQ!tMT=2OAEDwtmd^Q>UL70kPW`ByLx3+7|NyeycX1@p9Ez81{eg85r8j|=8=
z!MrY*-v#r$V7?d3`-1sjFb@pogTcHom>&l7#9+P{%o~IGV=#{l=99s^GMHZm^UPqr
z8O%F_`DZW>4d$c4yfm1f2J_Tlz8cJ1gZXPPj}7Lt!Mrw@-v;yCV7?p7dxQCJFb@vq
z!@;~bm>&o8<Y2xW%$tMxb1;t%=F`EvI+$Mv^Xy>09n8Cf`FAi659Z^+ygZnn2lMn`
zz8=imgZX<fj}PYa!Mr}0-v{&jV7?#B`-Ay^unz$C1Hirj*dGA<1Yo}a>>Ggn1F(-^
zv3dXY6TrR#*k1tq3}C+j>^p${2e1zT_9MW)1lXSd`xIcm0_<CW{R^;<0roS%z6RLe
z0Q($ZzXR-hfc+1!4+8c>z`h9B9|8L$V7~<Hn}Gcji`DhFj{^2nz`hFDUjh3pV7~?I
zyMX-{unz<FW5B))*q;IWG+@65?Aw6-8?cW9_H)3#4%puT`#fO32kiTR{U5Lo1onf#
zz7W_S0{cW@zX<Fbf&C+}j|BFUz`hdLUjq9~V803MJAwTtunz_Hqrkot*q;LXRA9df
z>|25TE3l6R_Ormg7TDhc`&?kZ3+#J={V%W&2KK|iz8Kga1N&rPzYOe~f&DYEj|TSB
zz`h#TUjzGWV80FQyMg^Tun!0J<G{Wg*q;OYbYQ;@?Aw9;JFt%j_VcXn>EFH{*xv*D
zd|<y1?E8WJKd=u7_5;DbAlM%S`-EV>5bPU*{X?*i2=)`fz9QIP1pAC&zY**^g8fIZ
z4+-`o!M-Hep9K4qV80UVTY~*du#XA$Gr_(l*xv;EoM68b?0bU!Pp}UP_CvwGDA*qb
z`=nsM6zrRV{Zp`y3ieaMzAD&X1^cXEzZLAeg8f&p4-58V!M-fmp9TB0V80gZ+k*XD
zu#XG&bHTnY*xv>FykNf<?E8ZKU$74h_JhH`FxVdk`@~?s80;H^{bR6?4EB@3zB1Tf
z2K&rlzZvX1gZ*c)4-NLC!M?QhKK|RE2K&@tzZ&dYgZ*o;j}7*-!M--w-v;~KV80ve
zdxQONun!LQ!@<5d*dGV`<Y2!X?3;uAbFhyN_S3<>I@n(a`|M!99qhY<{dcer5BB51
zzC75U2mAD3zaH${gZ+Dp&G5I6Z!s7D_VdBMKG@#}`}|<PAME>s{eO@L0P+DqUI54s
z0C@r+UjXC{fcycFM*#8(KwbgJF93N4Am0Gw9f14;kcR;B5kOu7$WH)y3Lswr<Sl^w
z1(3%8@)<y01ITXxc@7}o0pvY^{0EQ+0rDY0UIfUG0C^H1UjpP!fcy!NM*;FFKwbsN
zuK;-#Am0MyU4Z-xkcR>CF+g4h$j<<I8W!vPFJA-XZGij@kjG)MDgW|0KwbyP@35Y~
z{_;FPz6Z$r0Qnyv55#Kb{pEvzybzEd0`f#az6i)00r?{!j|AkCfV>irUjp(>K)wmc
zI|2D8AP)uPqky~=ke>qbR6xE8$XfyVD<F>r<g<Xh7LeZp@?1c^3&?u``7a<32IRwl
zycl@>pC1GAWI(<Q$eRKAGa!!!<kNt>8jxQD@@zo94amCz`8OaB2jt^`yd0391M+l0
zz7ELS0r@*1j|b%QfV>`%-vjb|FzNq%ACUJ0@_#@c5Xc7tc|jmQ2;>QYd?AoG1oDSK
z9udeV0(nIszX;?RfqWy7cVx}?|MHJO9umk$0(nUwKMCY1fqW&9w*>N+KpqpwX99Um
zAioLZIe~m9koN@gpFkcI$cF-XQ6N7G<Vk^iDUde>@~1!^709Ooc~v043glUVd@GQ5
z1@f;z9u~;Q0(n^=KMUk(fqX5Hw*~UIKpq#!=K^_MAioRbd4YT{koN`hzd#-s$Oi*?
zVIV&Y<cWcNF_1R~^2b0P8OSFCd1WBK4CI-Cd^3=D2J+899va9;19@p6KMmxmfqXTP
zw+8apKpq>&X9Ia{AioXdxuM7Z`EDTZ4dlOpJUEaK2lC=TejLb?1Nm|wZw}<ofjl~p
zPY3eqKz<#_vjh2dAny+3-+??lkdFuQ@<4tb$kPM)dLVBP<nMtzK9J7`^7=r2AIS3q
z`F<ep59I%WJV1~S2=W3!ejvyb1o?s>ZxG}Uf;>WyPYCh~L4F~~GX(jDAny?5AA&qY
zkdFxR5<z|<$WsLQiXd+h<S&9eMv%`4@)|*YBgk_E`Hmp(5#&FDJV=la3GyOAek90~
z1o@I6ZxZBBf;>u#Mg5mg3GymIekI7W1o@UA?-Jx+f;>!+j|uWJL4GF4(**gNAa4`o
zZ-P8dkk1M7IzfIX$nymGo*?fN<bQ%ZP>>G_@<Ks=D9959`Jxtc|1WP8<d1?pQjkvy
z@=8H|DabPg`KBQ66rTU*pMpG8kdF%TQbB$y$WsORsvvI_<gbD}R*=sM@>)TDE68&N
z`K}=E739ByJXnwq3-V$?ek{n71^KcdZx-awf;?J~PYd#DL4GaBvjzFKAnz9B--0|`
zkdF)UazTDB$kPS+x)yWwFK-v*?}9vDkk1S9dO?0K$nypHz98=x<o|*^V2}?C@`6Er
zFvt@|{QvpFAa5At4}&~nkWUQqia~xc$TJ4{#vtz)<R61PWRQ;x@{&P*GRRW~`N|+~
z8RRd6JZ6y34Dy;mely5(2KmnDef%%)8RS2MJZO*)4f3Kvel*CF2Kmw;ZyMxJgFI@G
zPYv>_L4GyJvqsSW`PLxs8suMtJZzAU4f3)<em2O{2Km|`ZyV%qgFJ4K&kgdrL4G&L
z^S0)tfBD`Z?;GTQgFJAM4-WFeL4G*M69@U?Aa5MxkApmNkWUWs%0YfP$TJ7|<{<AJ
z<e!5)bdZk@^3p+mI>=K8`RX8V9l!q1Uk7>YAfMg(KL6#lgZy@o=MM7SLEgKSqxs8!
z2YK)yA0FhzTW*ZM{CJQjZ?Vw+^5sF^JZ%5x&x1UAkWUZt>Op=z$g>Ce_8{*b<llol
ze2|Y1^727`KFHGt`T8JlALQ?YJbsYR5Aym!em}_b2l@UW?;qs<gFXPz4*>cCESB$I
ze*owc0Q~}>ZvgZUfIb4yPXPJ~Kz{+~GXVVtpzi?mAAmjt(2oH65<q_f=u-gw3ZQQR
z^e=!u2GGv{`Wirg1L$)A{SKh-0rWqBJ_rj$@YfFk`XWGo1n83h{Su&W0`yOSJ_^uJ
z0s1OHe+B5X0R0xA?*jB+fIbY+j{*8JKz|14(*XS%pl<{8Z-71y(9Z$-IzWF1=<@*m
z9-!|7^nZXp5YP_-`a(c|2<Q_5{UV@m1oV%9J`&JR0{Tioe+lR_0sSVR?*#OpfIbw^
zj{^EqKz|D8Qvv-dpl=2AuYf)l(9Z(;T0nmb=yL)6E}-uP^uK^U7|;&``eHzT4Cs>q
z{W73$2K3K>J{r(Z1Nv$}e~tD2{_C>={WhTQ#&Vq<_|Ja>`fxx$4(Q7P{W+jd2lVTJ
zz8%oN1NwMCKM&~Z0sTFo&j<ATfW9Bl{{#AftbNR1KM?2(0{uatPYCo2fxaQoKLq-S
zKtB=aD+2vRpw9^O8-czf(0>H_kU&2Y=t~0qNuW;&^echBCD6YF`j|jJ6X<IK{Y{|H
z3G_RGz9-QC1p1&rKNRST0{u~-PYU!)fxaowKLz@zKtC1es{;L1==^`572f^dZw30U
zK>ro!!vg(Spf3ybXMsK~(60shwm|<D=;H$YT%fND^ml<iFVOD=`o2K_7w7{6{a~Ok
z4D^SAJ~7ZQ2KvT8{}|{a1N~&6uMG5;fj%?PZ-z<#_nm?MGth?y`q4mN8t6|0eQKaz
z4fL&n{x#6YW}Scj`q@BV8|ZHXeQu!N4fMT%{x{GE2m0YaUmWO<1ATI!Uk>!mf&Mwr
zM+f@pKwll`uLFH{px+Mk-GTl)(1(YD-TwOVKwlo{&jWpWpkEL4?O8d)zy3YY#|QfP
zKwlr|?*n~)px+Pl{ek{J&<6<m0YP6N=nn*af}mdz^bLakLC{AC`Uyc_A?PmzeTJal
z5cC~_{zK4*XyrZs`Vm22BIr-Vg#3SfilAQ+^euw^MbO6x`WZoABj|4geU6~t5%fKR
z{zuRU3Hl*HUnJ;{1bvdAUlR09g8oU+M+y2VL0={4uLOOTpx+YoU4s5g(1!{7F+pD@
z=+6XwnxJ13^lgIvP0+^)`Z+;gC+P14eV(A-6ZCz8{!eSK^VbIo`awZoDCiFbeWIXW
z6!eXP{!!3J3i?SwUn%G>1%0NV-xTzng8oy`hYI>pL0>B9PX&FdpkEdAt%Ckl(8mh;
zSwUYb=x+smuAtu)^u2=qSI`Fw`e8v|Ea;B~eX^im7WB=6{#npR3;Jn6UoGgbwOnL>
zeYT+A7WCbM{#($83;J<EUoPm+1%0}pUl;W4g8p65#|!#-L0>QE?*)Cnpx+nt{eu2q
z&<70qfk9s|=nn>c!d4FZuU{DS4TJt+&_@jVi9ug6=r0C+#-QIA^c{o#V{2aU*M|)H
zkwITF=uZZH%Aj8v^euz_WzfeA`k6srGw5#yea@iY8T37a{%6n!4f>%$Uo_~C27S_?
zUmEmHgZ^pIM-BR^L0>iKuLgbApx+wwU0a{)zy52`hYk9%L0>lL&jx+kpkEvGZR7a=
z{oA0A8}xI7zHZRp4f?!6zc=Xn2L0cl4;=J^gT8Rk9}fD&LBBZY8wdU4ppP8%lY_o;
z&|ePv%+c}xesj=w4*JhQA3Eqq2Yu<FKOOX`gMM|;w+{N(K_5HlX9s=lpuZjTxr2Up
z(Dx4d-$5Td=!XY=@t{8*^vQ#MdC)fx`sYC(J?N(gef6Nf9`xCRetXb&k8}6_MYdll
zNT2yPc3Q8^YX64UzbRNa>NnJSy|Kmm`gaO)#r?)E>$P+GKgj+k1#9hpFv5C$JoFEu
ztk)77{vdNo3I<;PgXY%jZr2pdwqD=YOu>HZwfdkG+_YXNtWLpe>(y~N1;4CUtN!o(
z-(N-ZI(h&1b^WSN-v9mc{!N{{|NHmn^mX$7@4w$U)yez6|6j~9C-49M|8K*cy#M?4
zvR-uZ{_oeXlIZ09-|wf*FDLK+et%<gr1Jjn_q)78D)0Y(|Hm4p^8WA76W_!7+IszW
zLMre7{=6Qcsl5OD^Ly_~<vr|Y3VKGR@;>z=1v4I`^3GtrZvL9e+vj@<qOv%9`+ZA6
zQfX)J-Ct9XrmnO1l`knM)y3I6`Ev>yk8$??{K@+B&v*9z{xJnX+nl{WeXxGtC!M{Y
zyidWUJI>yh-lbUQ5oho1Z&Q#VgNyg1Hz_Dr+{L@z>l8E<7jNfRDe!IY;(hEz3WA5b
zc=vg3{r7WRyi-3*!NrX(-fNRm@ZyAvce$r2NO#l4J3P_)_20O7mwB9mhG|^AS3XQZ
z-$Jh5P6;WP<>~6(^?nLAwsQ3jk5575U{~+&cT$ir%hkJ9ob~5l<LW)+RtoYSarIt)
zBL%f$UA>QAOF`S`uHM&TQ!w&>EPZuc72Wr>jTnf5T_^@97AgvN*1`rX6j4M4Bt%K+
zzE`okyRh@In>zz01}b(ZwkV3y_0IeKoxk>H>defEz1Lpr%$ds7`9^J{<;|<}!|e(j
zwyMroH!E;sM0IAQSKy;>b)LMYwx6y#S6rz;%Z=4J^-=};ov2QWRJ9#$Rp&Q-1wyi_
zbNfa0eM+m-;d}-5n$+O;GZjefR)a~WD)4+*4c0qRfq$MgxaMdD>c-Vz-6QIIt*ODp
zgB7qlQiECh)P8rZ2DzsKVQ*@1)y@hmDX760+tv0lHel1O6-Y5R;K)sCe;sJRnDrI-
zG0A|N)>NQMqybN?RNr&C0hMJH=)T{8mlvz`m1e+{1r?b5+<=GYs_&a?z*Vy=u%LEL
z25Bp>)vPA%;?=$@)nv_>3S1jslj#xa^M=%9d}sxJF09Fp!4;^yOWp5Zfkr7c>EWk7
z_oJH3_O3wxpEVicskUnkLw=iFfhlbaIdNhIg8LaV)ujTn#u&22*b1!lH)PN#wVmb|
z@~oqJzpaM+H&kt}Gln!DRDsO9h8#z=-M$zy(pJ51rCMBSt&W{$wYb?z9k*7sxUIW7
zK1bBzhAtIo?^}xtI#r;DwibihS3t9&79HADVA%0mY}rC>mz%Ztv2g|5Kh)yx25NsT
zsYO>KwO$+5X4P61NU*HUJ=N8*JG3@6mDTq5sLh+D<yaq6n<ER$v3*r-rvEL+-b1x%
zol}k@S88+H_i~(iRhvbh%5fpDHb=ZKhhkKR>t3n8p;H|`dRmSfc6Dg@upAi^>#+CT
za%6_pq07y3JX}(TL08N1WKSK&r<UWHT!*@g<#_R=4r9-h<7G}A&NyC<S2gR>>2Nt-
zo7Sb}K6TrsE-UR+t#e)8+@hWzSeFaem*e@ox|CL_<!!IaZ%fqj&(-CU`Re^L>$3f9
z_5R=L@<hD)JXMU?C#oD*S{U*8%yP)Rjc6KBj&mc8xX`y8C#D(klSerY>5SOVtsJ{H
z8Zl{HIX0g#;-yjLSar*Y1@`4wkY&X7gUXRuYQ&*ZxjKKo9^I|WF}+(o2K6jg=Z)86
zSeJ4*d8*qT$}uQbJ>I4qeOA}w&}QZ6bhsYP8kVE!)p{(bQx3z|^?12PIg0Y?F{x5H
zz8M*_UvU|pbu#9szh$^?XUv5^%W!I<F-^aeAvw&LC*GA|*%D*+eNl#(J;prwungX^
zG0pCjVbl|2F1=m`>l|bLNG*eD&HA*vPzFQO`doan41fC9XU1W*{IT^}b+7941M0KK
z_A>05Tc6`Llwr}f`V3xKhTyaHsa;ftG56|oUQ!u)f344?_%bx9+<*}gWhiRafbKzM
zc;2f4rD<ijIJ^NHdX!<4PXoT0pgvb(1139_Vf^|Aoamrlf2;uw2A0A2MgtzPDMR+V
z1{`Kph8sl<_^eAAb~R{7PqQ*4bZN-fEz96CxFN@wl)-XJL+b06p?Xw9wyaTxSIZkR
zyu1`A_cvr(ekm5DHDuMCQgvK6q~=R0y5}}z;M-DEsojXHpO)fr`$jx^uN3<<jhL2R
zifETcyqQ{xVZn`f<6J2kFK9&hSgHCi+(taOzZ56VH{#+QrO@7QM6V5{aQxngJy(>%
zq^b$?=9l7K3lkpKmf~P<6HbjPMc7Ca)(kF%%`_A4^DRYXoe6EGlp=kD39pVT#nR&@
z96X{FV{V!-Wl$*^eK28X+fqC&HsO+9rP$Q4F+Z7?!mVp#_BJg=iy@5}*R&KbrZncc
zdZpMH)tKLElw$mf#%xetf`$hgvu9oj?xi*6u<Q~ne%_eQStS^p+n6pdN>E;_2}j;9
z!P)jrXnUgs!I~y)n_2=hmnJMdQ-T*kO?c->30BN+!gae#Fla{;I&UsP{<$VJSXF`p
znN4_dK?x>)Q}=62U|6LozekkdLi47K2`GV|Ra2HuEkUCZO&R4{f=fP4`DIiIf)bl@
z)Q}Q1S>Ke0ZPoopo3gxT3H;NW(!O&E>c4Bsg{@0)zOX5kMkR2s-;6(Mm7uCcGa6Mc
z!Ty2G*twt>j+2_v`e!k+!<$jcD#o&<&1mzy7?yjR(ehp~GUR4#e61M%Pnt3BVlfPI
zn(_AWV(d0(&JFvDfws*#aceQ2^=r-stBVmjra3PyD2Abbb52VvMsiYfRtYag-!09#
zc6u>xpK8vQ?#1xPXwEIp#mN2GoW>5tm|NDI2`EOR#x3~Tsu+8^wP0WKVpt7p!MUxA
zamk|vZ#FE($e0$aW>}2pE7jxWMesh@g6@Bd@bgj&CVVYI<ck(u^|}b9xh=T$K@pN_
zx8%0;BGfc%$#wc7EY-B+oD)Sba%suw`--qKs3iw&DMJ1EE!k*g5ms$)$yalW)I78$
zH^&xX*}aw=6<h?vuPs^RRfM^fT5<D)B9u36#a<(d5Z$vC)9i|n<IswO`xIfCS1YEP
z7vW`GEB0tz1gABvxUoSIt{iT~{2E2*bF~#6OA4{?RV%K`DMaJER(z6Gh<SBe)96_t
z{&r|h+l)eZpfx?y3UO<EYsQ~0MDLK+Tza4o+ZMFunyrPXp4^(NRu&@Qd~431TZsFa
ztr;3qh(6z1b8KKCHdby!3(rE;Z?s{db0OS%wV{4kAuc$!VYF=_ntHdPdG|s@#<$`9
zc7@1X(}p393(@6B8&<1Th`CqWa79@GUcG8V<39zk%4@@g9}BRkZd(>SEx_vzZ8`aN
z0eYY<&nX2+8sC<NCkyZ}xGl%*EkL^kZMkw|0cP%K%WF#tAfIc?KiUEqX0~O+umU)L
zZObmc1=w22ls2vf_}J8xcEbx`(bJR~sMk4|vRlsroStgRCT0c5k2Pg};{x<sZORP8
z0>m6L<)+enoV#qwNjdrW_rjDWAM(-TuPLuS%11!$b___*$KLksXmBwfuWj3L^O1Zs
z8rP0yJM!Te*p7Qv<wHBS9b3%JS8+i*E{w{@htuttJv|={@3iC4N%<J~sU0_r%tuIB
zJHBB)wwknOi(dJ-ZrPqrX8HI%q&?#r=cB26dv2|n4@R};sp35NEN{=t*?CyFuRX87
z$-`kq-OkLzohRz?%X!HDrJjE}548=<7{4zMo!gkvX=5G+Tbr@v;yk#IHshQ4JVg7M
zaYIlZR_M$)%p(tbH<<CKQywlJGvlIxYI*5qY}GptZ{M16Uxz&WE-+)KCV8l+*MZw=
z=AlmK4y;}L56$d4FyzNSw0G^mo3H+<^ZGlm`Q3l$v#<lbQvbm=xdW4r|AXE64t%`x
z9|mW3V5K$xF!XB&wwtTkN*!qvsoJI;=`ih|ntylX=n4No`;HuL{|`2v9f|(`U=`Dm
zoh<&L%gT;4Xz>s24s_)I*FPGkb>yMazo_-BBZGhbRsYS{k)7ZCMYcgFKEL}HFWYqD
z?9{)wVcm&sj{n8!(VciY`7gHnbs|^&#R6R?UYh+E!5ccUf7oA)JJyK@y#AtJdM6q=
z|3&k+oft6auR1TJ6BR49JfqGuF#C%O9XoSaqrX^>&eT@>i_r0%dE{R%9D_SE^J6aB
z&F{<~k8)ACtusrn=Hkwo&a8GO7s+=ztMNJ)p`SXlaBVIIly&CExw$YlF;{VFE?#vt
zXR=Q&4h%Nu%yH^@lg(*8I2ZjR%=ynM7nPQp^FaGtT-$BVu?=&vFh$*8B^M44&ABx9
z4-9{pv-yWVDo(QCj{AQwx48vdT>1mMUKU(_{11v8ELgDP4^B+A;Di-_;1_GbquM`c
zxyphiL4R=XfCV|_4`!uVFmA*j^mt~$Bes9=CdY!0EdF4zK^OjQ_6L31bYV?Hb${P3
zY*hFg^G0=HlP|x~Wm*^3fASmm61%YSwciL`*M;9s{YHcTy72n0-#Br#3%9KLjZv?<
zaN4Zj`2M#GJBR$n+}d6Fe#&pOY~PiuM*PMpo36CB{SEuEUHQoTH(t)@O24MR5jeXm
zb8GxY>Bg=M&&$E$<6Ze9D+i5lbfw#a93;Q(%G9(Rm=|<qi(@%BZe+>eZ8_-M(URwv
z<lus2$->wi*t%G<$MhVe1X|L4d=C20wd9<^IXJt;lG}Ubpyw$|9&ek2L$@q>(I^L|
zA5>fV3mb~m{oj9~R{d_={_GbLI(K8z^<VhOZk%%Z7bZ>U#_qd*;YM&b7Owb(Uh}*0
zT;eZm+18Cg0l!f7OgA>4_zTlBx=|VW3mIA6II;IHbSvq`AEv*syg_${*ZYNR^X|+o
z{R#U4-8udHPwaN>&c{!Gq9mj{`(OKsu?xC$&B>qGzr8y@?ojui=}yaKKQZD?cLv7&
z#MY19xzq0_zLj+6-ElwBr(qA~4)_V3MGw~L{uAi~dazZ?pD>!(gB=Xj@@Dp+S$;Ow
zE$G4KS=o5Jy$204v(e~m4}RBYW6Yf%yml}fOF#DD`t{kkR?>s+bFxv^peI|;%tkMZ
zo_sVp8@>a2a+X6jHn{erS>J4=hxBA>yKLmm?@6b6*=W1HC!d%6fa95-bp84RVHrJn
z_t6h*%IZmV;aJGUJ(>L954^44izS<WprUgxj+p-gt?hboUDyxUOz6eO?myrX+>3RF
z|3J{ZUhHrE19P|bqI-L_oKw9RTki)B-|EGsCEuZcuU_}%J8l=M_ThItt7pZfso#;+
z(Teehzav|+qUVP1_&d&unmON57+}SEA>UDwWX0!h-%+~BikpY3+sCaqwwHQ5-HMf4
ztLMM5;(kN*`aCNR%KL__I=%Vy-8VdI-<w_;-*DTeH$R^H2K|`coU;2H4o&aPjOE|3
zLD!pBao>=%zBgC-enY^2z4_Vc8^&Jk&0d;suzuN_5uLuFd2VkWZSW1nHT&>w*;hPo
z(}xD%zT#}(KJ57DD^`x|Lrv;e%<$<$heKb%_&yx5?kgIt?!#fTzT)$NKI|W$o}b!>
z?Z<z`yeEBFb--7Q`Pqjrx_m{8YJGX2@mFLu@5`XdUvaQ!Uz%rsL6Ci4zJBrr-8}ko
z!KE+w6{+q&@&$*N_T{DZU*Na9FUQROg0>g?@>#$aJk9J&m+@b)^h;mfviky-_hsKM
zU+}w;H8+`j!HzE0{9ExE!v|V($oJ34ceUoSN1w4h#F`n(XZ5=YYgRq@8Q->Av&Wjx
zSbWNwE{UIEam$*aexGsUoi*o<`3&y@Yc99_jIz4@xT3>ntTpS$h4nte+_oR1i#{P`
zOh3A3eZq+8{b+mV6JBcj(fHga^*ii-e3kqOe-8I!^5Rd3z1)v(5uZ@;tRHK;e?n4D
zKb{`;2~}(K=eVAqFsEgI{%HOQm8|+Rw%RAeIrL}w&yV=)(Vy{8KVn8yfBs7Qh}TQ|
zbK;?o7`?kcQ`US$>V^Jnl=u-{GyBtb+DB~o+@D8Ae?+A+wY+{G;n&cHrtLl=!`z0W
zYJWsGI~#`o%fj;UHeCKX3)z7-+<83<!{*rV@Ubi;Z?fT$jaeu-X2ZR+voPYi4cGZ+
zVaF>Q#ye*rC)b8<nk-0$w(Q;^3k%!Wvb1g%9`vzQ^QjMLHo}(iZ$H4@%a)cmJ|H>9
zmQRm=z`NzPjM?-7t@ql}IOzl2Qf!&*{{d_6+p?qc2i*E%%RROqP*G;f=4Kzzvyq1L
z>wLge3k|>jdyf@%8V-5=9v8=JxbfP1d<@j^{eSOKYmSEP*1t#hO&U(pzQ>qj8ZMsp
z9--GXJTdA$mcP_6v+sKx{G;Kg*6(rIKvMnqdpv6;G5^;)WLv4*Pu`*2LE<On9qM{Y
zytnTinny`IzWg0JES0z@>K!b1Npy362dncEO^3ci-@6juS-ykyM~UlA)a_!4gUjBc
zmofP5<6Cs?sQzv<<1N~2z-Fi4qUl(0@0PcyJss>c=PgPS!JYnZ@of#*VC-8wKBx|*
z{%@hAf-l>?#h%BYRn50p^aGro^9KHv$s14Jz_AHgU3r5}mZZ(zH>f;_^jrD{&t1tS
z;csv(nB3>~21#?t3j^N3c{6#X^Bb5RC$H6egP+$(CI2<fz9f&mevQOG<c6!SF~Go%
zQHNinYAZXAT>TnXdfBl>>}$-jx8r+{*RXN7<MyGiksEGDXUo?(u*i-T4PRr@4m<8H
zeudg+?1=ZTaN(96@29_l?>jqAI{FGm`F4E0_7%?59>DSOuQ1Vc0Mn<wLUG>#>~8-`
z)xidEdAC>S>otI%8@)ni^Z@oQc?rK|0~q)IB}#V<;Q92ISaE&;fByFpt?v$C^R+K=
zBx?W>_Y&4c1L)@Y5~)T589ekQhL{axY}c2#(SIQ08@z=5=z)wZe1Ype1L^nX1qQ|q
zq|?<GNLewEJrBJ=&%Fa_xbg+|UL45hkuT6Vb0Cu^y}-Or1L-l~1^yHdWaCaR;AT9C
zSL?jMr4EDWpZgpgZ3ofd*>fy#8pN&gbA0w4MDyLxF(`fz|6BMR+g7UE!O!t;uX^11
zIUG_3v1b40*pjJU-}*Vee;UMVRiDGUWDpyFdxj+A!SuZQ3^zLr=FU^kU}QU(FE&1d
zlha_<);_~Z-@&x<eug`7gXwJl3^i8{roZJg*zFz6*apuKd2z7HH$TPxdxNQa^%PG(
z4rb(~r>IsunBM!IqI<m|v|sWR6U>IN<IJZ>=s$!d<DO#2s3A=6um0f1dkB}deu`Hy
z>UmY4B7d2B{L2#<?H<DY8Bfsu{17^xc!IunhVaw6Cm8Z!2xH=&U~It<R`Ga(DRqW&
z?w}{|F&)bCPERnS?@-RH^8|szhw}OF#|ZEoN}I=zF+Fl9*IalEuf;=|we2z7b_`|L
zq{kR_dME>@J%-)Qq1@y67(Lz$<)dzo(em$5mNa;b8a0QpdBG$6Y&ncQUp~V9p2KLD
z`beFpF^t1@Kf>xs!#HHYBLvSJM%#c#7&dPhEk-{=tIfk$&*~BW9394=jUVCim0`S6
z{17Xj4dco;4>9@YFuGiRhz?ck*<jy8{Ag^?^hFPGw2M6>f*vB+&Yn%jJVaL)d!Fh2
z5T9q*)1m1@Y}eZJamfSqdn|iSeER@34yfCgAK<KBJ-+V&yzblc^r8o-^I5$<=mAa_
z+cVth0bJ`j@VeCl6t#C?{U#5vv7ZCS72ikikq%t(`abSVb>QW+`|yr(;LqLnQLxy7
z#_Ak{1v?yQ;eQ_{ryVGbypQA?4jk6wK03d4pku@P`0tMc2j^#^M-4|>KhMOm=8iPg
zXQFF&M^@dDiG70{`FeIHTDdy%m`^5F1v)ZzSSG5>cBHLECT6a4WPY7YygKN}13C9F
zSaIao2lsI3fg}H&zK6PB9Jy@6Jp`3FvQ6AQ+^RR62PfZynb~l5;XTCn8_vC^_i%5-
za5kxS52jOxbN1)E2#Fldk2mfjWzlfr@Lg2fKAbC;-G#%+;d~Kt7fY`XXUnm7k?~?U
z$M?Pq!<^w<)c7t2RUN@og?A9wWCS0-xPxO|M)0@(4&HGDtL(S~qj4ixclI6FOdmmG
z?>q2H7{OXY?qK1{5iIL?2Z#2I;MbaWaO?aC-u|9}FBv1aFCzn$-j87H(F`=n8^Iwf
zGtk9wBx{Ccz_yjT5~y<q9D0sqOrH#l8#0pZn`B_}#F0!dyp5?rBkBF(HoRw#WMRr}
zc&!`Bx!Z2T{oqI%>TY9#Jd*P~Z)3#$kt`l?8~ikqe(i6gd(lW{RJ)Cqbw|<S^DWdc
z9YtOGE&S{~igym&!hQQuY`FLqPEH=hF#)%*a^@&57;y{!b4T&4<t+@{IEt@~ZlTGM
zQ7p;1iEpW+*x>$6oO?Km?M~jroG+tjzUC%Il&Ci1ChFH4O;eYfc+_q*>-W8hHGN03
zxbaOmIgaLwf*UY&AI($GZXh*uH0NEofv|a_IcoC_wBIzE#_>0hd1N$iO}c@&w9!n^
z+<@t$(d^Xf2CjWk_m`!^w`4SZ-=w2zJtr0^>Db=RiF0?PqfcKa)|{1&TMkZYJ)~pO
z6ekwjrQ_R7C;FMDBVw)-Gb*Q}bb}KuK3vD_!%m!~&V8zy>cqRdt|RGz6HVq^N7*MQ
zj`O~bs3IpW8FU>#>WpDZ`|Fs}b_}zsUdJ7)F|7LW8u||#!<JXCVW-;|TJE_9gWxf=
zo_h`cv&XQ%&o$g!JBC(+uc5<%G3;n|4ce43tY7UK9^D<oysWF}^kEF|U%86tyfNIn
z`zo%~9LumdS5dd+SXz5ug>(0@%o}(W>j#eI;dWQ?#APhqs$4~b8Dm-L!xfB37|Y~K
zSCF(~Ec@-ef-}3u^2V$y_;hA0$9P^rgPUXdfLEY-HI^gVT!B~4SSsb0F|Ud<&EH&B
zbuDKul`rFRXJ>xhdKoWmovBH<jNDPqTr}x2s(U%}uFYkbL^`u}^UE+@=*)pdm(XR4
zGiN@#gq}y8x$)d3^uFZGbL&<6$eEdu>i#dzd_V3IEQ+1^-RctB)*Z*}2A9yV?Kpn<
zlZGl*<M<*o4LL)`@!GL8JaZk#gUi!Y9)BF?2c;odJC2h_q+!;oakS`?hRJ)z@wZ_b
z`kWibV_#EI>()5>rKjTct8r|yFBL~}#xZSfDx#~n(91g&b|x+?9gvFZon5%1Z7R}j
zT-c&Q!Tgaf-0@n$08e#Wub?Q*g{w9zI6BXT6)_4tHo9=y1O;^uyYN~c1?OcKwrZrn
zGt-5^xiYF{x$s=3jJ<g-EIKM<V9oLDy-ddI=HuxXAS1$ZJl8nLFt8iX^POaD96O#*
zs>|r$JD%BDdK`@&&yq`e^jSQfRg?8Nzg4wbJ*<z7XXzw8PG1_&U;Xv4d^DcVo9MCY
z^LXm>QqZVqJU2c}!JOI?7<3{9Ijttpc0~#%^q9cPK`GD=oWM(tDQN97fw7%akl;6g
z<~36ABz6KHW?e+Lr4!URd=W|8C(wAuMLak@fqN1zqV1Il?CEw9GagUiIqQo!{$&FD
zm|Vo)q6s{bdjVE;T-hq~0zz85a^8OzaG-}Pzbw9h*8^QSaQX$*b8+RmAr}BYSH5p|
z0W)G<*{RY6tXkqq-`D4HcAG1=UObPd$6R@P!+HF><jQ{$=TYyGD;tkJj}D(**`xb;
z^e=SfpgQN(`HU0k^z9s6T27?P^>c9VHj&P|&%wuTA{}R)!?dvzRbAp7e0?Uez0Emz
zMonb3Cg<R~a3bISJ&O^WC-PM0Sx84FQup6kSSS-YWbs)v%2dzuJByO{6IK1<tUAwe
zA_Lo=g;L#(CS_-^xrrOkKR<&ob2mDlJp+4NH-1@t2F*sgF*4)~zPh`yWcV4Joax5+
z&Swyp<i@|%&Olo0M&I|RQNGuW_vF*Kc+QPhn@=O+rW;p8ord{KH+~v>8n3e5*t`2_
zEGbv7uYDSQjVDq6<rLnSPGbI*Q%JI!MDyfRXg_2UT@p?qZTuw0xt_wr>65sz_bL32
zoy23t>Um2hF)jO~I=^!gZ{9eGZAT|DW6w!+NSnm;StoJuzFO|&ld#B|#6$f~;=sR2
zT-E3#+SQoM(BCJpvB_i(&p3hF=9Ag#zzM|JOy;*aC-8arWd7%I0;8r(W`OMpoD81K
zc1=#8;jGDgn0p+dt0pty?s44SHJNP=9f#@Z$xNAd91+(h(`o8)TzN8?Z#2hY^mQ_Q
zn;ysbqRIUH_ZYU+nnKTe$MCYn6h1t349zU3kn@jWET(Yp)MHpUdJ3yb$B^PVg_D{d
z!?(~W{O|8kn9P~Ng1bkdSv!TchmOK??-a(&JBrz7r|_ufQEW?}!Z)@@aqig^8Z<eo
z>Z4O=p8Fr(6i?ycJO3fOwmT;t_zwjw-RU>yKa^X#GsOKrRH177|A)#>?wrv`-S6qn
zDLF@wAL>qrTSxFC$(`Nz9>J?M?yNWK2yX3h=NGplIDN*Q7y2B*=Iid9XM6;SPu=PG
z<1i+Fb!W}%hgJOV&eY_?FskLjnem75p}7ZJj6aN1T|B7tI1HV}gOh3>hW$tn=6*T^
zBX<ubr5(b(U=P;batO<G9$X%I2=*&ISj*`U%9A}f%i<7DobX^ywL|c{?7<0d52DUP
z4_>%%5T~;|XtMSoT>p7+M({xtR`cX}`-50#;>k+w529N~PYx(MfGd4Hneg-gT!wk_
z_=y9^n&8PdOAa7tx+kkoJAl72p6qCM08xuPY1jM!@-}&L+`s*pdB~Gf@9xLfi=Lc*
zU_U0`R&COLWW4mG*W~@^m+i^%efMK$sV4^+??;WgQ)%&iAN*QPWv#3GaMg0EimUgb
zwK^m4T=YIfjGC(Q82fPDeJUNh>_ejv^}Oo);Gvt!t8eyV--@Y>KED^=c1)$&>b>ZE
zd@64T?1fL-R0a&$i>;YcS*^`pWWJlqjfHzq>CaSlc(4bSmA!c6@E*9-_hQ$1dk|;p
z#eMF3u(hWboA=v;3j@5kp#B~_9OK1b-*@BdR4<Ocx*NrzUOc#MHw=@!SQfP#4Oe?{
zxYKSl-{r;C=DX4Iq!%An*^L&Ly=e4m7n(fq;-E9TVD!O@q04unO0E|-`R&4=%HB+|
z+lANlz4^4+E?hVDW_IpQ9O~)KlG{76cz`#n?cE8#G2X19-KnmJ;mxWOcB<<Md9$ed
zPJEu_&2Ke#;?zoSK6syu#AI)ty_k%F$Gy2`O){#bdDA~I8JF*Q({@NQ65guiv`$vn
z74qio{2lmI?#)H_c3`cM4+k9B0krnv-&yK@OCRo-xC09%9}elY1D!_t@KdcFxIEd1
z+N|wx3-n<F{dW9}SI=9!9f?bP*fD5347d1j|B&ridB}(DT5m_Ai$2_tzYXhd`mn~m
zZK(g;havm7VbNC~-q&qId4UhRxo$(SfiLIw*oK#lefhZNHVp3Q%Qo+~;y@o?dSBQI
z!y&%hwQ4J-jq~M;8C#L&?aMj?x56acm;IWn`;&a>k-G(_SNT$RYYWPfeYt7Z77RM>
z%m3oGsPnmfnKE_@F5mU#6^kt>eeKKZRkonlPhVbsu^B$4zC3?&GgjB0#siBtL*INF
z*LZEl2lHu+w%Lqo{io5T!Dh6xpT=(AH>vCHO=G3Yo8UZc8t-h{glUn}xHfc?iVxNE
z95z9>W*Y06Zo<4>(|EOTBNm>R#_-IIn4dOH^_v?p``$FB={6$f%`{G#un_@2r!lYF
zMocW7#sxJtVsLFgHh8lEU7GuG<CzUGGWTQCWgGC*+K+2|HsHokKN@H@V26tzqZ)2N
zn2#Udd|!_N;eH%&c|GbR`Ekdl^?10_kNGp#WBm?44zphmm!s<SZPvqB_T%&Xbx6PM
z$7XleA?}4A$L(DQ^KX7!n6M6y3jBD^c^%?wOy@g`b!creoz<$WgWP^PO`orYYp?0-
ze|#-+?51=0g0)B*J)N%ZYhmm@o$h_sVoTt3dem8qcJb3WDQgY(E}BlKi)&!EaXRf*
zt-+3c(`hk%4NT5VXFaaL!YkAH%VdqZ9?x{9XRpT8chkA~%4*#BHJ#HpuZBh0boK~c
zjYYL*@b9qI$Z9r&$6K#P|IRb$m$wQ_`_5pqj8%9scm}WSS_L!b84QSB1^=ltSjTA<
zj)ctM{*J5gJ#hx5vX$yONi%ro;Yzq|p1}!+R$}Ra8GJQsrMh0+3{IM`5?NPg@Ui7e
z7(SdqhiWU)<^2qvf3X7gIWuT_Vg;s_&EVVxD-d1VpC6{Iz`|z!wC%kD>pJ;!d94-L
z-p8LW-z~@PLH=xiPPJqF>AP$>l0E#n%X>LC1^M$u|K(T~@6S5M%aORqpZz{BgZ~D9
zdgzy7>|TG)UcC%`Px*7(^kry#$)BgN47qpxd9Beh+<fKF%<oIF?YlpprY%Kap=#GJ
zMZX#Wd>FVC6%7M;bKp{3HVxp#rb{uqdjR+TS^|v}z$I6gAlET~0h^a#uWJB@&RnAQ
z;{diCx&-Cn0nBc(1bb!&@Z6up7`h^WiRp{+accmjZHtk3D1e1wi_!3W0ROXJj6K%^
z=-zrUdOi%G;lD+=_%47)Z!Q9V1#r}kMMx_N;J1iHD$g27o#P^$X&gx7wu@kH7RW7m
z3$dwZAlu$vi0TaF&g6v%8WG5rQ44W@Vjx!!U#Na(7|5!o3$Y|3kRkaC)b%0)`S|t%
z^jQ(ezB?DFx`ldP)B@Z+7|5@~7r^9PAZ<(+V8Ycv&d;BZwf6&g=k|QueG^Edo%2yG
zJCMVp=A%zhAd`mAhgXdto@qNDOBx38L*6_bZyUr~x91_#GKgK1=ONoBh>nr-P|ZGw
zUXJt7)Fp_KZRV-#)&_Czzqzmq3F5Mwb77kh#8unp0*ivUB7811>w~z+elDzc2T|K<
zE-a4+F(`Kq+Q>nikUmFUzdDH0);TD662w-abMPuFh=oJusOz}}@ow`u*jyIG9XUw|
zuNBOIt4SEvB$&N6C8^*42lHQ060&*(^Tfa;9F~GPqe&8i9fR32dp5dF2<EM{+4$-m
z%<y%yv14X1oA}Sh*u-F-!E97o9L&)TXXDWNV1E2EOXc5#8KIwrKPur`v2qrc>w`JZ
zcNRL`3}y|RSx9*t%p{{(82%xcf3NBA^j9#S1?%8Z63mlLbjUIY;hZ!ryc&hjafTMJ
z+lJ7fffmk|AxycLh->{r=<A(`-a|uJtxh7gjSb<J(+Q~R5yDPW65taM!b8;)a49;3
z?T*Hy+1wDW9v_e3l_4xBkAu85gwFfpV0bWudq>B?=}ZWJ6~togr4U*s$Kt`A5PI3i
zqV9_jF8>{aL7zi-d}9nEb3=H;E(W{GL-_P-G;Y_L$yY0*@w@R%KI<2a`t4`(_PZ!p
zcAv>p3!~I|@H4rlM-*I#&E)iFk??b#$v(3p5#}+Ig`FZ18!(e6?nNLzdM2kvM<902
zOd7O_K=_K8+;cq~)3?lIzu<68+&`0-O~Ntc)JzVN!(f>@lPNx7sDFDV&Fh5W&y$&4
zekv3hA7=8qTPSw_nn_KSP<1_;nVffUCI;0A<u#|7sM{cvB?TdP&?=OjcZ6V#c_>E=
z4S`diQ2PB0M$G}Cj9nWH{fJP`whcyrYba-Z2tpH|P)02Zf*cY`?;b($j1T3or-3M+
zA4*egAU3WJ<zKTvSZ)tx%IyFs2SXVb7NF{hq3qEt01wha`8w4f<1^H9r}^W_(@?go
z>kp@_P#!%s1L?m)Y3()x{fk3+uF?$buO7y3`=`UWei*looQ|lLVXXYm4^KLUamr>t
z^s)-$2|GV5Mi@&zPs1CBFlv@fgQZItBdw+(+B1xMp8G-$2;*&?FDjzK_^pF4G)ZAB
zzwLv_Wnrup=A+JQ52I02AH3Kd#+r&ZY8(q=v9~uYFNQJ8&>K$I!g%$V7lJdxxW&Z_
z3txuOzho-5e-2}hol|k_PZ)m<oeF(v7<XrT;;KP7N3Zt8jRxV&wf01Mt8gxR?V<7*
z;cPR<0~f5qd9bqw4kMfvcipkkA)LFy-7$MyI2$x`$25;{#wt@V)IXfhyr-aDWH`GS
zPC>CQoC!xK<Idu6UUHs{E$hNrRyYa1$>Hp|eG<AH4(F6XlaPHToU^{V;XqnAw=8qR
z)Z5|wua_GdJqhQzrxS7YT{tf!OhoXHaGo@s2$TG9?!NA-uE!X`B>}D&S380M#;*8j
z5~1SC37FkBf(_j!pnjJKz9=7$ZG9rRY4>=T*+p=){dnwij9^)|i#q=;LY-gZg6$p=
z9MIPV4gDkd^u;*LiHM+&ZXAAVBlx}jI80a+LBAW$xVR>QF9V&?Y<mRl>pLU-Km`9g
zGZr^bM$pi0ESk#^bT1!+Y3UI>v}+8G-j7i0c?@!2M$qDi6MBADkFRh-;O_`7wsOL*
z;s_pnIvNkFMe<hsXjG~f$v16A!@OA}zh4=Jk?kY-%Wo6{E!FMXqp-kQJ$`H?whvIx
zcOHr3!y|dDU<72BNG{nj0@pnv>B$keJtLA`vxehVcqISKACBvZkvwWK9P)xldf#=#
zu~m^Y4s*n|Es;E9;)wZsBk6p>0shA#)p^Pe7=9s=(Uly~@k%7icH5&YBa#Wj?2-8-
zl7GJs!}fQP^jba)e&5yS=s8SXS2L34kB1_=ERsnvLvg?$iVs>0g-87;wn!a<1}&mE
z*=q>W%%Zry`Vjbci{gy~gHf+v6my3U#<2lWG|3r+;lrcYbM+v67#F3^QyYXx_b85e
zHV{>(N6{sIAeMzj(Yf_NG>DI){iOj|GdGIXJ_As1c@$e448Z&iQ7k)Xhoa;tJ|1BQ
zze7>nn?rS7%P5AdCi==z?9qo<e?5vno&ve|qPRT{aC{y`$5z1B4^jM;D&hN&C@%4m
z&^s@Rrqw0HmPhf}ehn@dM6<7>26@KOJezF`%jVJSzQPtB?W398(-zCRMzi)K8=UJC
z&EO~-yh1c@HMK$MuxPeU>5nF3q8T`)Kf1d`^JGOo4DgQTpPl_MIxw0RgZsfXGMbY<
zTVskgnsXPbc0n}vTUf(&Wi+p3^u_2+(Q3Tuivhc$`PsNHx*v{a_Q^hIdRn#P`k+)F
z%}@Eg@#<PMpKR=nb9bY8$)-1!KaJ+zS61+R7tJKC6)e9+)3vP?^8ZA$)8$^cSRBn9
z?_P+l8pGq&d!cuo7zXU`iSLbK*xI2dwzP^-`Su>L?-;|-r9JScTMUi6^}t%|7#_IS
z9aeTRv<dBwyY?}>)}TAQ$HdU#bT|B)7{lu>-7woLhMEFP7zV_sI<zI0hR4vv#!_9s
zGlnrQyJGI#7(PnqilU`4G;iG%{_A2Go!SLYw#6{jvkRnsF|1sr3zCn<&~~>4%Fo6y
zWUvJ$q{gV<Lzv@8dJM15H%IBc7=G$xj$zMYSbn23mcNT(1OLv*{2IeHwL7EkpBQ#H
z(n<Zlf@(*0LR{row)xc&2MuG{U`0nfsvpaW?j2FwES8@#JD^3oSY8Y5fPNOS+|i%|
zoO;DF?35Y2ZDPrBW(XS?%j$XUk>IGFx2`>AkBz0SZ+j%U#nS3&J7~RP`7XL0BK>2z
zplLfy4~u2z3#J$!7t6~NO~IsCPAF~*v&HKDHn&B!)v*k+ZHu>?V)^T38=To0OaFv6
zSa2|wZ(Fv(xD&A)Ew@Ii3$Z*ur8VBA#j-_tE9|%t%b4x0;FcMysy3}q?^!I{zHN!L
zx9at}mI(S1%VTX?qEU`oZfXmh%a3Iz&lYegkLAQlEs#?^j`Ne7V@};T{%6-54Nc;B
z_gypWXc@<EvznoUSscsTHpBidajbi(DLPoivGLTV*k%*QW|f<w{=hgk+1UiM9O7s+
zpb5S^#j(=+#&B|tWA?1ZIN=e;2W=apu3sEarJ2AtIF8FaO>izUj$V~aP(3k@J(C-$
z-v!38gpIIfNgPw(HpIi#aZJ=Tgwf_W_G!})Lw3gTi_!p52jaNay#aO~i=(EzzPi4B
z9A9s%j~qFUu~K~)U5lgfYh!fIh~v%#V@MC<*tMlGM!ksR$&`9<dmqPMlj>pWSM`01
zjo_UV$99{IFf~7ptNR<ltt^hE&+1}SwRldAsSBxgJky%gMdt?bY<{i|jGDzWczhk?
zw27yjR~xrG#?xS3ZS1y;=kVUO5!E}Miyzj)VB2_J39E&=1LIjxzZM?Y$Ft)JL-oHy
z@pN)B#K`gSjL4~}ey1DHHOp(_jCVZ$v#bd(|9D=?FhH%)cxDC|s62N(U(_<d2yHyy
z9;|`Sb5(0!1My4Z`TR?D)L9+RyYs7K!^U`~cBqclJK}lhYBeP9jpqvQYG`#No-?ad
z!}^o)9I>-13@^m9on2MLq{j2#n<~h<roLZd71(FQb79LWIQSr*jwzK<?Rh+Fx>d&H
zx9ai2N;vvSecla~Q1U~)zHcRUetA4M9;}cS7RK}a=W;2%Jf3aM%B3pR6F7cqnPgo%
zfl1p-rRnt(xaVbww6;kC^-W78eX9iCb}5$Lv`=8>>LRJsJb@Ya3MG>s2~_G7O6GkN
zxX+<L>ZeKIy!rXkpn(Z=yOJk4*e9@Kr98=TR06+h{z*f}C2(i#UrBOH;Fz<yQV-7r
z7UcesT2D*h+U|cOgTMrK4*V_s2u<M013A*I=mc7Q`X%j6OyFVDUsC*>1U7g7DUDc^
zK;7nSsp*OYzIyUQdbc)#-5dUpc5O~z?C9^3XL15BF8L-k+n2z<>0hNghZESY+E*#@
zL;~&YzDS+UC2(58XX%bUfpO<QNx_#BIRD>Asn(4IF6!}7+Ic5|a{{xZ-VYNPao~e=
z`B?%de|#?uf0IB>+xODFtOPck{7xG6ErB04yp?YJO5lNqZzTLnpl`i5(y=1-IfuWN
zT2v(P`utZ?Qnf_-Uw$clGE8Lk@)y#;dWqc7|An-rQ6k$#K9_QuC34U4XA;^ZvQ_p|
zX`xvnS9E$R-8D~Sq1O}1sCyz^w?CE~dnfY5^GDL`{)wz?@<=*`L^?P<l-><W<f0`H
zBtwTpUb=o?>N+Zse=6UXhC3&+nUpE{x+bz;%snY?N+O+3-IbPjCDQZP9cjH^BK^$o
zNZSHc>yshv2u-BNj@#1Ks6>u_aZ6eouU=<zOIk21kxiX$N>TIFau?r_JQgSN^0jnn
z@QOq(sgy36txe=e+v`%r#zY!KU6USfOXP*)SEc>C66y2fiWI(I-QV$wWP2o$yFD*U
z<;N3gz2%amKa<F-kJF^ci|TtAr%4v6iA;A)m7ZToB<3m7+#8AfFIAQ-?j+KrSTEhW
zpU9}*ddcreBJTyKNaZgQX?pOYwDN5t1G6qjtv@F6c&iK2zORYQo^W2W_^H<K>T}Y;
zKk9pDoR!+=Co-nSS!q*oA~)Kdkqj#mc{1*_6j@cvtEW#%FAcQ3_v@r2)zR`%=abTA
zV=W(eose=HX?b(&acO8XEiXJdCarCy<u2o6(rZ&K=Q$pg+I7@&>fHY%FAFWzf2T>?
zx@lRh@UZl-mzEhl4@=dowOkf(Na|^;rTyN6k}I_=eRDvHAEf1>rU#^r!?YYTcE5CD
zxR$v~_DR=9Yq|8=Ug?pumTfEcNN*=-`Cq?1(#J_!_6gf9ee%%q?BQL~J8vy}eA+2J
z_0w{1>z&fg04*E3CQD~Sw2WW1L)sp$<?CD9rP<M1_N%sC@{HGVxwK8{uha5P)K<x8
zj+UK{Z&Ck)sAa&n&FX(2wLH*nvlOyi%XgDDNj+9;S%2L|DSMrk(%lWx?oC>H8*Grq
zZ_{#)-Fm6oPA#{`u9J@J(emWUwUW~TEie68Bjp^{@|M{eY0)t)?@n1QwLYcR!}?Xy
zv9oGD-&-l!T-5Sh&6Uz6S<5{GR!9RcX}KhBxs-ZU%b-)sB<mYmI%Y4G4&Bz$RGs|Q
z^q!V~r!0|XKhQFD{bK3!V=d?3TO<v6uGVMGMN;xBEvpY$DCND?QXjiO8k(hL@X7ho
z>d#uX_%Tm<{!Pov?dM4?eroAEd9LL8Tgxiz=18mlYPsc3l5{m+%WgH2q`yV#^_VTS
zEYosG^ekyWB^}p#=%lGtbzGg9C?(X;alwEDX|<t_;V0vy-F0*v*FIJ{R!_&SYon#J
z4RkE27A0LU(J?JDLOR=2$Ar&e>i=$a>^31(+TB{mr|BWmYEvDf`UOh~W;)hA7${Bc
zq~qph0nz{q9osCPA+@wrw~PIx-0nKo3795b?WLao(nng^N5?0_y(QOvYI*vpQVUxh
z6T5m!&m<kMZgrPd+38rN?i6XrARVm}CrST?=;-rvqO`+a$3;_IrNP5>+<Rxd^l_w)
z7bF*HmXnUx{&SWZJL`C()mZ6(i(1YyC#jFCj_1loNwS-cyMsnboTB6W*TW^*Lr1TX
zj*_*Pj(uf&>9CJ_Kg(fKb3YxgZyh4douT8LI)kO}0Xp_i7$`Xg>-hPHowRSJj>{&g
z)Mc1jPq!s$RHTkqY&6oAXtn+h*+^NjI=*h!U+S2kqsJm^$ycl6i^4wA_E|cPn%-M_
zkfdYE(_T{Lc{-X7>nU|zpyRBw-KDXMbbQ{Sn-sQ0$1dx-O3Rn2^;E5kw0DJ$7sJh^
zbE|YL{Lo3dx<<zyV>?P2>vZb(u4dA`4LUCE(O$Z<Nyp<mOr`5vbi8NOR!Z5X<CnzN
z(xDwX7G<}T*6q}>`s5Z;+-{x9t2L7*?NzN!Q^|V2y8mEf$>^YZUK11P?IHEL`3<Eb
zM|8~0t1m?!)$z2CvDELlj;kITN%<#q^dDGPI(AA&&57EQ&l$CxwzZ^&=X89qyr!g_
zSNmC64axhWPW{fNx>QZC9)DR?N|tq09I8mxsX7LpuO!_}Q{Qt`xn}%j9V5DwXx?1W
z@l?%1&D3i;e*5%K^Y*%qCRhGwTyN;uFZq||&P^T1B>vE7ZmaF)_Eob#LwyeGPntS+
zb*ldNK@)UOt?xf?G&eJK9C7!hrp*H#dmetK34N%e(Za_X<&lmbd>&|OJkjykfO{H;
zr)s}%ouOIyOs&t78=6bcb^Q4BnkMgs`ktpRYs_A${ccsNX7p<v9|!3*5pUGzcD$fj
z_g2T!j%PI|-sw26>M2e7dmRnl9n(DjpktE$h~{&aj`<r8YJPoG`)lMr&7V&?-X61C
zlk-_e%Wlb<uU~XrSZkZ+)mOEjeBPwV_@?%wE9*69zv~#eV~u9(4;|0Puhb-DtL02s
zrg8nLWB1;RHQj!x?`^z5Qz=KsmDzJNcT{`f#w^X+-)jGGh}TT`qxO%=ks6a+wY-bL
zn!BoX4V$h>`m1A{g_ow+Keb&xOwznk?Y_+}n%Q}3J&YZ#X_v3|n_3PUS+xf*57amp
z=(r_Lqxq!T`MvsT!V1;;{oY+uq}rjo%ryx`I<|CcuPIh-cKueG@M0a$-fXP-qT0CG
z#+vaZYJ2ssrAbq5?(eFa4y8H{A5&sGPql~Ae%ZcPZAJGFw$^28JMDOEyHK?&jc(dL
zR&7S2-nM1AIu3sxv-MDIkIB1jx2e|k_IlgLs*Sf<Y-?Dd?sty2?WbDLo?f<Is$E#m
z!FGXa5B%(IyI-}JZa22QtlERlB{t7hd%fOGoA0W9d3(K0zG@%WbFe8_?els!`&X(o
zi#`_jI*aWK;`l{z{zY;9MN!^GQGSZJUy8VYig=zB@q8)bc~ivmr-=7S5$~5G-Zw?O
ze~PG&6j47ZqP|i@{iTTd)QkGni~81!`qzv0(2Mrbi}uos_S1{@)Qk4ji}u!w_ScL4
zpcnl^FZzpK^dG(GPkPb6^rFA%MgP-_{-_uIQ!o0fUi4qR=+Ao5zxATO>qY<9i}9cr
z<3lgTi(ZT$y%<k=F~0O-yy?aG(~I$_7vobe#;ab8U%lD?jc2_W-+D3L^<w<%g+I^>
z|DYHCLNEM>UicHe@GpAdZ}h_d=!HMh3;(1S{z@<WmtOcYz3^{(;qUaq|LKK4)C>P8
z3x6pK|0xT9DhvNA3x6vM|0@fBEDQfE3x6#O|1ArDE(`xI8~vZZmxceAMLdv2e2_)F
zkVX8EQ?~stp2#A;$RggzBL2uC9?2p;$s%6KB7Vstp2;G<$s*p#BL2xD9?Bv<$|7FM
zB7Vvup2{M=$|By%BL2!E9?K#=%OYOOB7Vyvp35S>%Oc*(BL2$)56GPIKYSnyydVqw
zAPYPp3w$99ydewxAqzYr3w$CAydn$yA`3htKa>84Z)AaYWPyKVfrn&)k7R+DWPzV#
zfv04FuVjI@WP!hAfyZQl&t!quWP#sgf#+m_?_`1ZWP$%=fd^%Q4`qQDWq}`MfhT2w
zFJ*x@Wr06sfk$P5Pi28uWr1I1foElbZ)JgZWr2TXfrn**k7a?EWr3e%fv07GuVsO^
zWr4qCfyZTm&t-wvWr5#if#+p`?`47aWr6=?kq^isKafSfAdCD#7WsrM@(Wqy8?wkh
zWRZ`^B0rHuz9NhKMHcytEb<#!<U6v+e`Jvl$s#|JMZP49{7Dx1lq~WqS>#)?$iHNf
zkI5oGlSRHJi~LO%`J62BJ6Ys=vdI5rkq^ouKa@qjD2x127Wt$s@=ICdo3hA1Ws#4{
zB0rTyzAB6SRTlZIEb?1f<h!!Se`S#m%OXFPMZPSH{8<+Hv@G&#S>)TY$iHQgkIN!I
zmqorVi~L;{`MfOhds*cBvdI5s!3W5KACLuKAPfFL7JPy%_yt+;4YJ@LWWh(sf}fBD
zUm*+rLKb|6Ecgvs@Ex+?KV-p&$buh{1z#cy{zMjhiY)jQS@12g;9q3H$H;=8kp*8P
z3;sqHe2y&m9a-=_vfzJY!3W8LACd)MBn$pX7JQN{_$68JO|syhWWh(tf}fHFUnL9v
zN)~*UEch*1@LjUtzhuFO$$}q~1z#o${!A8pnk@J=S@3PL;NN7y$H{`9lLcQV3;s?P
ze4Z@$Jz4O5vf%$@!3WBMACv`OC=32j7JQ;C_(fUpjk4e$Wx+?vf}d0bU#STGQW1Qn
zBKS>3@STd_KNZ1;DuN$X1YfEM{!|fssv`JRMewbP;9nKN$0~xKRRmwF2>w<Pe6Aw+
zT}AM{ir{}0!3QgXA65iktO)*C5qz>D_+>@#&5Gck6~RX<f}d6dU#$rKS`mD<BKU1Z
z@ZE~wzZJoUD}o<a1YfQQ{#+4!x+3^>Meyy4;NKO&$18%LR|H?L2>xCXe7++1eMRv7
zis1hhp$8~JA5er|pa}gy5qg3m^aVxe4T{ho6ro2bLZ48CUZDv6LJ@j~BJ>SK=pBmC
zKNO*dC_*1mgkGWu{X`LZiX!wCMd&Sx&|egx$0$OdQG{Nj2>nJ8dX6IW9YyFpiqL-)
zp$92KA5w%~qzL^;5qgp$^d&{;O^VQ;6ro2cLZ4EEUZn{AN)dXNBJ?dq=v|7?zZ9W|
zDMBApgkGiy{Y(*hnj-WyMd)pc(BBlH$0<UeQ-ofp2>nhGdY&TmJw@n!iqQWQp$95L
zA5?^1s0jT~5qhE`^hHJJjf&786`@BeLZ4KGUa1KEQW1KlBJ@o~=$(qtKNX>eDncJs
zgkGu${ZtWpsv`7NMd+=H&|ejy$0|afRfJxv2>n(Odafe$T}9}<iqL-*p$98MA6A53
ztO)&B5qh#B^kqfp&5F>U6`@BfLZ4QIUabiIS`m7-BJ^!V=-rCYzZIc}D?%SvgkG))
z{rvy2bROVUm2KAEr=|CvKsxCVLQ4oFM3E*<1Vj)iB8U`~4vLBt6~zMRhay-gB1#bi
zER@AQC%p$!NJv5&2`z<?1PBnAb(rVBuDP7~=NpyeoW0-odG32H$UYsiUx)15A^Ug8
zJ|424hwSSi`+LYfAF|(v?E4}6e+Ul%;R7JN0E8ca@B|RP0KywU_yY)!0O1oLyaI$@
zfba|uz5&8JK==m;4*}sLAiM;GpMdZb5WWJ!TR`{=2#*2bGa$SMgx`Sh91y+(!h1mY
z4+swe;X@$22!tPj@FWnv1j3s@_!9_^0^w62yb6S0f$%I4z6HX&K=>C34+G(2AiNBO
zpMmf+5WWV&+d%jm2#*8db0EA9gx`ViJP^JI!uvq@9|#Ww;e#N&5QHCs@I(;42*Mjd
z_#+691mTk)yb^?8g78cbz6ruRLHH*K4+Y_)AiNZWpMvmI5WWh+TS53M2#*Efvmm?{
zgx`YjToAqs!h1pZF9;6?;lm)j7=#~#@MI9a48og1_%jHP2I12nyc&dGgYaw+z74{=
zLHIWa4+r7nAiNxepM&sp5WWt=+d=p{2#*Kh^B}w)gx`bkd=S15!uvt^KL`&9;R7MO
zAcP-;@PrV)5W*Wm_(KSf2;mbUyds2Ogz$_Iz7fJZLik4r4+-HTA-p7npM>y~5WW(^
zTSE9t2#*QjGa<Ytgx`eloDjYf!h1saPY4eR;X@(3D1;w{@T3sF6vCTA_)`dv3gJ^B
zyefoWh48Epz7@i|Likq*4-4UAA-pVvpM~(W5WW_|+d}wT2#*Wlb0NGggx`hmyb!(@
z!uvw_UkDEj;e#Q(FoYk5@Wc?l7{VJv_+to<4B?X@yfTDehVaY~z8S(hL-=P14-Mg?
zA-pt%pN8<%5WX71TSNG32#*cnvmv}Tgx`kn+z`GS!h1vbZwL<#;lm-kID{XE@Z=D_
z9KxGJ_;U!44&l=wygGzmhw$tWz8%85L-=<H4-etvA-p_<pNH`D5WXJ5+e7$!2#*ip
z^C7%Ggx`no{1Cn$!uvz`e~1qN@dF^f0K^}F_yiEY0OA`!`~!%O0Pzzbz5>KwfcOj$
zzX9SqK>P=Y4*~HbAie~|pMdxj5WfQATR{8^h>rpBGa$YO#NUAU91y<);(I{+4~P!}
z@k1cK2*e+O_#_a&1mc@O{1b?e0`XHIz6!)&f%q&CzXjsEK>Qbo4+HUIAifO5pMm%^
z5WfcE+d%vqh>rvDb0EGB#NUDVJP^MJ;`>1SABYbG@q-|~5X2vX_(TxDh@a!9z7fPf
zg7`=fKMCS1LHs3%&jj(CAifjCe}ec>5I+jyOF{f8h))Iat02A=#J__0SP(x8;%h<t
zEr`zr@w*_t7sUU9_+St}4C0GH{4t162Jy=vz8S<ngZO9=KMmrmLHsog`G21c;<rJ3
zH;DfR@!=qT9K@G{_;V1S4&v8Ad^?DL2l4SBejdcvgZO(8pAX{qL3}@m{|E5_A$}ml
z7linO5T6j@7eahPh<^z25g~pe#8-s)ix8g?;x|HkM~MFj@gX68B*d45_>&Ny65>}v
zd`pOb3Gp!@ekR1%g!r2fpA+JDLVQn%{|WIyA$};t7lrtv5T6v{mqL6~h<^(4Q6YXR
z#8-v*s}P?R;<rM4SBU=#@nIo;EX0?E__Gk77UI`Jd|NooeCppqd|a$cc<Sdud|lM~
zJoR@WJ}<=Yh4{V@{}<u|L;PTfFAVXAAwDt0FNXNW5dRqBBSZXTh_4Lsmmxkg#BYZ9
z&Jh0@;zL9HXoxQj@uwj^HN>xm_|_2r8scL^{A`G?4e_@jJ~zbghWOqP{~O|iL;P@v
zFAnj?AwD_8FNgT%5dR$FqeJ|3h_4Ru*C9ST#BYcA?hyYS;=@Dyc!)0#@#i5vJ;bkv
z`1TP09^&Ie{CtS75ApXQK0n0ohxq;w{~wYE0Lce{<OM+T10Z<<kbD71-T)+j0Fp-l
z$tQs16+rR}AbAFmd;>_{0VMwbl7|4vM}XudK=KnHc?ytx1xVfkB!2;t#{kJ^faEnm
z@*5y|4v>5YNZtb^{{fN*0m+Ae<V8U8BOrMakbDV9-UK9n0+L4o$)|wiRY3A9AbA#$
zd<#h41tk9hl7|7w$AIKzK=Lync^Z&>4M^SwB!7c*?x%SikbDkEUI!$<1Cr+f$@hTd
zeL(U*AbB8=d=N-p2qZrQk|zSm7lGuBK=MZ*c_fg05=dSNB)<fbX9CGLf#jV)@=qXn
zD3E*<NL~sgKLwJf0?Ai_<gGyRS0H&TkbD+MUJE3@1(N3i$#;R|y+HC`AbBv5d>BYx
z3?x4Wk|)DC#?yQmNZt%2e+H6A1Ied><kdj(Yan?xkbE0R-VG%G29k#Z$;W}@<v{Xt
zAbC2Fd>u&M4kUjElE(wd=Yiz)K=OMac|MSQA4uL0B>xAJ2L#Cng5(83@`E6GLXdnR
zNZt@6e~9P9r+Gw>d?H9*5hT9|l4k_TH-h9HLGq6vc}S3aBuHKoBtHp~rv%AYg5)hh
z@|PfaOptsgNL~{pzX_7(1j%=T<UK+1pCEZqkbEdeUKAuh3X&%U$(MrUO+oUfAbC`f
zd@4v@6(qk3l4k|Uw}RwdLGrI4d03EqEJ$7!BtHw1rv=H^g5+&M^0y#)T#$S&NM08t
zzYCJ*1<Ch<<b6T%zaV*FkbE#mUKk`l43Z}X$rpp<jY0CqAbDhvd@@L086>|9l4l0V
zH-qGzLGsTad1#P)G)P_=BtH$3rv}MagXFD2^4B1FY><35NM0KxzYUV-2FZ7W<h?=i
z-ynH#kbF2uUK}Jp4w5Ga$(MuV%|Y_#AbE6<d^$*89VEXFl4l3Ww}a%}LGte)d3ca~
zJV;(1BtH+5rw7T`gXHZ&^7kNle2{!TNM0W#zYmh<2g&z?<o!YN{~&pQkbFQ$ULYht
z5RxYd$rps=4MOq<A$f$5d_qWGAtb*Ll4l6XH-zLJLh=tGd5DmFL`YsDBtH?7rwGYc
zgybzk@)sd_jF5arNM0i(zY&t>2+4PZ<UK<2A0c^=kbFo;UL+(x5|Sqg$(MxWO+xY~
zA$gRLd`d`OB_zKRl4l9Yw}j+fLh>&md6<xVOh{fPBtH|9rwPf|gyd~P@;4!QoREA@
zNM0u-zY~(@$@Blyd{0Q;CnWz9k_QUO2ZiK?Lh?f)d7_YfQApk>B!3i=M+(U&h2)h&
z@=GCkrjUG7NZu(V{}hsk3du)><fTILQz3b(kbG50-YO)26_Upa$!CS+wL<b+A$hKl
zd{;=`D<uCFk_QXPhlS+DLh@r#{QJ{9SxCMtBySdyKMTpDh2+yh@@gUZwU9hpNWLv3
z?-r7O3(3QU<l{o}av}M-kUU*TzAhwh7m~jV$>W9O^Fs1^A^E+KJYPt@FC_05lK%_I
z1BT=SL-K+l`N5DpVMx9(BySj!KMctuhU61N@`@q(#gIH>NWL-WtWWcfA^FFUJY+~d
zG9)h<lAjF8Q-<U#L-Lj(`OA<zW=K9WB(E8g-werfhU7bQ{vL16dxqpcL-L>@`OuKO
zXh?oEBu^TWFAd3?hU8B}@~9#C)R4StNPaaW&l-|%4avKP<X=Pbup#-_ki2Y2el{de
z8<MXL$=inHZ$t99A^F^pylzN-Hzdy+lJ5=4`-bFyL-N2O`QVVea7cbQBu^ZYFAm8Y
zhvbh#^2j0i<dD2_NPama&m59(4#_)*<ex+G&>{Kgki2wAemW#i9g?pO$y<lyuS4?K
zA^Ge$`~P|Eko<N?o;xJp9g_DB$$y9B!9()lA$jqT{CG&7JS1Npk~a^@pNHhpL-Oe%
zdG(O|dPtr<_ZCm{?IC&hko<c{9zG-=ACi|3$<K%6=|l4MA$j}UCqB*Jhve}?^7$co
z{gC{ANS;3=-yf3q56S<B^Z`Kn0U&(=kp2Kjp8%v^0Ma)A=^udf5kUG0Abkap{sKs!
z0i@pm(suyqKY;WhK>86NeF>2M1W2C(q+bEjw*cv1fb=my`WYa74Uql@NS_0w-vQG1
z0O@~#^g%%SAs~Gbkp2irp9G{|0@61D>7Rh~Q9$}BAbk~({t8H+1*G2s(su#rzku{%
zK>9HteHoDc3`m~_q+bKlw*l$jfb?-d`Z*wd9gzMGNS_C!-viS30qOsM^npP7K_Go0
zkp2)zp9rL11kyJG=^uggkwE%MAbll}{t`%^38dcy(su&sKY{e2K>AT2eJPOs6iA;6
zq+bQnw*u*3f%LIJ`dJ`-Es*{eNS_O&-v!e50_lH&^ua*-VIX}mkp37*pA4j52GTbJ
z>7Rl0(LnlXAbmBE{u)T14W!=&(su*tzk&4OK>BeYeL0Z+97vxIq+bWpw*%?lf%Ne}
z`gtIIJ&^t$NS_a+-v`q71L^;P^Z`NofgpWBkp3V@pAe*92+}tM=^ujh5kdNiAbmxU
z{vt@95v1P;(su;uKZ5ijLHdy(eMyl1BuJkUq+bcrw*={5g7h&#`k5eoO_2U3NS_m=
z-wD$91nGZ*^g%)Tp&)%xkp3u0pA@8D3eq<P>7Ro1Q9=5tAbnMk{wheH6{Oz^(su>v
zzk>8(LHe;EeOZwHEJ&Xgq+bitw}py|r~O-yJ}yW<7o@KXE7$s)`@0~0UXXq-NZ%Kv
z{|nLw2I&Wb^o2qC!ytWP`0@Yy#UOoSkp3}99~q>d4ANHy=`VxynL+x^Abn?${xe7)
z8l)c$(w7G5Ps3xcr+sRWel<wn8l-;>(#HnrXM^;$LHgSueQuC`H%Q+br2h@l2M6hg
zgY?Bg`r{yda*%#GNZ%Z!e-6?|2kEDS^wmN7>mYr0kbXPF?t0pH2kF0q^x;AJ@gRM9
zkp4VKpB|)N57M^>>EDC&@j?3eAbow1{ys>bAEe(8()S1H|AX`aLizzAeSwhvKuDh;
zq+bxyHwft;g!B<Y`UxR@g^>P2NS`63-w@Jw2<bm0|Ms*G5z>zc=}W|8o2UJWkUm97
zzape>5z@a1>0^ZSGeY_rA^nYzK1WEuBc$&U(*FqQgM{=$Li!>h{gIG9Nl3pWq;C?^
zKMCohg!EHF`YIv)m5@G5NWUed?-J5~3F*Ux^kYK$G9mq$c=iALG$H+(kiJb+{D1!@
zq>mHQ&k5=4g!Fep`aB{1o{+vzNdG6K4;0c53h4`l^oK(FL?Qj6d~Udy`$i%CqmVvQ
zNIxm0uN2Z>3h6WD9RF#*DWvZd(tir+LxuFCLi$o6{i%>XRY<=oq;D0{zY6JNh4iyR
z`dT6Vt&l!fNWUwj?-kPj3h9G|^ut2>Vj=ypkUm*RzbvG07ScZp>7#}8(?a@cA^o+G
zK3hn?Eu`-j(tpcy($hX%?nj^Y<3jp!A^o|KK3zz^E~IZ4(!UGo<AwC|Li&0k{k@Pr
zUr4_%r0*Bf{|o5@hV%nN`hp?-!H_;-NWU<oZy3@)4Cy0=^b<q+iXr{QkUnEbzcHlm
z7}9?X=|hI}BSZR<A^pjaK4nP1GNf-A(!UJpV}|rIL;9K_{mqa*XPyh5_B%uRo+16u
zkUnTgKQyE-8qyyP>63=^OGEmmA^p>kK59rmHKeZ^(q9efvxf9rL;9}yy?)w%4e7&%
z^kYN%vLXH1kUnilzc!?A8`8fG>Enj<b3^*NA^qKuK5t0BH>B?y(*F(V1Lt1rX+Jom
zFC5Yz4(Stz^ov9K#v%RVkUnxqKRKkY9MWG7=`)A)n?w4};r;*p=a4>hNIyEHFCEgK
z4(U^e^s7Vq)*=1tkUn-uKRcwa9n#+p>2rtlyF>ckA^q==K6pq!Jftrk(jO1$lZW)n
zL;B_+{qvAMdPqM#q^};*Uk~ZChxFS+`tISoU6bVe@ChER(IoxBzh0iDNs52;1pkiE
zB!PeZt{4C3t|wUOrb#-)zfO9nB)L9*f<CoM(h~mFDN{*G;a{8oRFWK?JVDM5C22hW
z`o{-K(#QPk=DAAJasKs<F-lSq|2nL%lGMn*26-z<5BXO`QJ&#{soHni*f*}IhAR!s
zX;)P1ahH>PY!%h<Y;MvyS4H)RGA5P!DXRYuCzBTTRMei<2a{GLC~Cr*T}d6|6?MY3
zuacTySJXGBY)G25R#87rU70lUe~NmrKl6@{D{8^MSCc+0P}IjR>?dhe)czZuOZwJb
zqb_NUO)4C$QBTf}O!{oDM%5JfCjI@jMxB!6ob>8Bje6>+K50#pM)mc(Kg2#jtA73E
zts&koX;r(fD?@gFp;f<Kd~wKkX<9YBB6Wz3PN!y!`EN-3vpRLfnZrY-Y}BdIQNIl7
zovu?me)wj{NA`L(%jVM|qo(N9qwl>pWb+=qy65IwL-+?)_r3DkkhhZz>Zz>B?A|k|
zrGrMX`@^8x9vVC(ZHR?Bp<C}Eh2LAKzikN`GNr>pb$;YNWa4B?^~=T9LsCvzs=k$v
z5|4UYsp`1fiH;vxscTS|c>TJSI=uI##DSBo)v#Z(5}z2YRX=AWCib;adu}+M*tXwB
zeX(tSVt|jW`sLj36H~U?sx`%1602?P)Nv!%B`(`+r(XPbS>pSa_Ue+zHxj!x+pFQb
zrzLjSIjEiX;}Yk7<DfRIdnR#ocSp6UwO``F-yBt^xnYU#4{%Z^l=vj3r#h*JMmZ#Y
zKGj+6aYmDv+~lmD>D7_2;$s)}onNje?DBV2hq_iI#GiFl`+t(3Fn+q5I=s`AaQTs&
zx_a^736;ONs~J_lC%in;LmfQn$Apo$J=FZPtqDhWd8!`|+LZ9c^Iq!AqpK5YI=$3s
zL5mU&ANE$)?3kI*{F;w?+Gb+HZ{FS1z;(kDN(#HFhudf%Ztbqlc(Z51&KG>u{+0d-
zQO<s9pNXys1B(6B$>|mer*`?PKPNmGd}wZf>hf39V6T`!^>A3t;D=p->XILe22ail
zQeSn=7~Eq|u)6%SGlLhd>Y<)^a&&Om_z=}^)!xC=!b8=QjsF|0HH4`vU;k`y;MFko
z^~>)M{yQ~X{outVgN?sOs3{q*4<5QTQjLG+<-zgqMycihj2?VoZcp`a?;(Rfo7hV|
z{9B*FwL_!T3jdJ7#|QLQ2Y>H1xFa$~&33XId@QJs`o(8Y232?OtA40$8}x~HKXvcg
zhCzG1`m6Wb%LeuH8KACzJ9p3^zgRW#x;p6Z9&u`~IVT4l>@`rGSn=B+r}%jF(3D++
znnny#<1c(QDCy<FYS)+zgDe*&sQ1%W4jQ&DQH>b7V9?ziL)2~OULE9nJV}j-pD^fj
z?lY>@spkgeG(M|(_lX-c$>BM5&XLGLFZ3Oz)<^gaQl}1A_Z@H^bYT4m^@m`?AkC4H
zYVI%h<1btur4IIMjQ6k|tv2kciqB6Rqvm)Q#y?&*R=xdQTKt|r#;GrQoR0tZ>Uj0`
zw@2cK2To9PUH8NfpZ%hGbNjdPXZB1~hr4W!|FwRSTC;6!ysqa<>RIP^;!9RcQOmZ?
ziT71sR^wcz#FyGnQ!j0QKHhTXE9$?liSdVyO;;<wjfqb-%ut7W^oSonV<!K3p7G=V
znWa{H+s2z*UsK(8KOXqUvN`Hkes=~Mie6X8?WrGF6gN+u*rRNq*H3S#KmC?7Fwf#m
zwNI2fuyg4G)$Y#|1HY?Us7CkuZQ#Kd7OOk|`C(wR=`D3!!dC-B<K9un7}pQnesqbt
zeZ<OvOT(9`J#yY0n7n_vs+suez|VqLsu86x3^eUurT#ecxq)wouTf{z#}54B=)3B|
z#gPO3;?}CEZN3A8P4BC3t#ux_>xB>1xjMtZkE_<Hzi+u8SG#n*I>fCp?k|gtYS52W
zaqT~DQeO@&jQc(A6Sd;cw77!8Pt_Cgr{fkb`%EoQJ`%Ueb&LAa_&sqQe}AC{m3<pm
z|LRxj(7BuAMj5uMr&`v=`5xP*ez5kPxVbaFQFmIt9_MTSKh@^jDRHCD?@$W@M#o)U
z{=M3CBr&cn@&|SH;68E7ukKPKGke6%`{hS<%*$SJ88d%YQ|fKwe)Qj??pX08wyt)s
zs_NQecOBfX4*RAdHf6~HH8A*c?99Oj)oCYkV;5Tep*B8ejBU7dNG&Tm8C&%G5jFUY
zgR%WS{8P=mw<}ir(s4EWv#(=^MxRilx^Ikavp%I>Ke{T`{rcakZs@|;-!lGHKPa9N
z`^TZv>XZd9#`<nMtA5=zELQU_)bQ;CV_$k*RRhC%#(GaMscX;r$FliLjhpBidnYDM
zoqXLQ)*>WBE&A}mfX};SssFe)4_N1xqjnvx8Bph#r~Wpqc);KG1?t}w83P{JUsNMj
zo*i(+sYum292=1DUZOtp+r9y>`If5n&wMvvPS|Dj_T|q9T<lk&zP|Fq0e=m>q9!^m
z8=#q7t$uW9-T=(6Rij2u8*uA`t7=l+*a4sHXi(3sduG7a<JZ++yZ0Ypoqtok_g~n6
z*5*d_)XUuljC5{MuXH#Ju#Ih1mw&4rFl0uXx}x9R{#BoJsC5@_^l$#_o{D9a{TJ1A
zs#dNS`oHY*NL5dy^glNIv3hOtzx`LQRg53rJ=Fj339WI{_doZ4p;>QyFzB29v!X1G
zHI<+AuUu$tj9>p=|BS=7Mt#WJ{R3L<jn8Dh*1sXn$=LGNOZ~mqyBM8apYQ))j+^nf
ze-rwr`FI+S&5Y@vw8-1o+t8zbD7qPg4tw^0*VWIsWs+_G_(cK6g%2P1dm}Z-cz)lV
zeoq2Jj9-jx=%-&FX3Xy>>$j>l!noz<+<ucr^faD--q`QQ!_mgY?I-(9a_?i@{`0|p
zD?jRI>^o+6KW*~><G6cY_j@>Fps{w}#(uL41{v>6SlusXc%t#c#|!%{KAU9x<nYXX
zuCYUnw$mr}3;Ao9(cWf6zkM+yjbHv3-*3zD=Z&8)=+&>P|5&4?Phh_vPmechv)%fo
z4Smu0!TVPIUdf$gTpj(W@6=bO81GcK^flg?YHazYuJ5;NryCcKywvxC<4ohChgp5s
z9GGov`V)OWPkP;WXYOBp4dwHU@A(|)duz>`#*Yhj_8sKC$mss*mwnsLyk(3Wvc9kT
zYfFsD9V`0ov084dJMw1V9e=GfZhqs{zU?#D7*F|6=zGR~t?|vW=lV9{1LMAL;`)BP
z>?7kF<D>d+4&P`zZtdT<t@>l*$EhxT({^n()~&bbtDCmPm_6h{pWnQ`GA2H1>T~k)
zR^y=4HGLv}{>ErpQ{2bmjUC34xXeCdd+#)^zIV1y=Yw6w{r?>6W1snxaps!+eLmm0
z$9N$A`#x_k-f#Ti;g&xCJ^P!n_T0KYi@pCamVC6l&nIn%jnjtB?_*i;r|~VT>3wb=
z{mbZ_JHAiS)>Foj+lTh)SpKikerjwV=U2`c-|&m<^X*U=U#$1-^I<QeG5@f0pFE!w
zWAzF{pG`LD#!nJEV}5y*X*_Sy6cf~%WBjt9I>zRDzOnU(qL`^Q7mYXPWyIK378~E|
zb2cWVywvzh*Pk)_%FB&2vi8M%dgY4oukXH#DX6P4{yc9>%!jwG8hi9#7qhM7nsKOZ
zd5pF8mhr*GH)86YnvG-ky%G}^)M^~KVth=_fOexgd}vI`n0v-r&)AsZa~~M@+>D6v
zT-RlMc+NLw{BFh6w#_-_`Wc<+(>Dw;4V4zA(}O#EkJ8$hK6h^FZ69H8>bzFnJ9eUz
z$?AMjZ_@{^rc*mIdLKXJVbZ;Gwzsar+jM8-vEKhW_?p%S?(bdjT!87Xhu`%cvo_fD
zamkk6;ip1P500<vJ-;==<nq<>-qta_OnD3E_qJaeW9l_(dhg{Y`<Y@wU+6vfL9D4%
z|6K2RLkF2cug3On{UXuiof6smO4&1}zxMm}?in%6bmwE2-WBhSG?mS_=-rez+BARk
zgXozd<4r&IYL4#n;ftpCool1#l}$G3?-oaQ#!fX2D9?;;-Z9<eWIPxBT<1*Fj^B<)
z-=8tZl=juH(GIEeOnX-CjNTZ%z!Wj-%jl^;EH=G5YJK!qR!d9?eOE>Yy}R6$*?mE@
zN8>7!-fBkl!q?t2HMLEM?q2qRX;byE=;%r7P1(5vqkqodWHO%V8U6P7&8GQ(1Vr!7
z-(otq(=9q;($}Vx&#a=|%C?){fA3MR8L#ayH7vT_%h0&fq?>uQm(9CBnl4T#?e&(`
z9@FGuIlZEP*l+rLpxSF(^g+{#UMG8HrW`W41|RITcgCNl`QE#GmEQl$w8Uv^uf;q5
zHubjJ)a%vQ)23gQHNAc>J!iVmxv1B~4~(W$ZL@k!>yc`Dv3XLjGr1Y2UvG@;_3pbl
zrsMU4dwm;LU|L<<yO&LAq3K>#aIebGFPZvW@$6;uOt~qf(ze&P_pX?VDxUOQbG+7+
zRN2<^-?th}Z(O<7b5hTnrqR{qJ)duCGTp4r@453>t7%k2a?fF_I!v$M{HN#WA)O`$
zO!oZUs>@W;{&UaQi<RW)hu`#Ey<eX^T)Vkv{YtB3Uz_)P9(mp_`IO6&o_YRG$qwD;
z_8fKJH8~=5YR~S4p2-${#`b*vShwU~6Q1dr|FwUz)${#(9$gxo+-pjB&-$0bl0D~k
z@3}G|Dmi7DQ_q<py_4fM=zIR;)Gzs+?f0YN9>*px-q#ov);uV=_o?crCDlWcPp20}
zITa60wk^+yvdkHg9Ncm?YD((pWWD}))FX9#@)7S}qdGA$**|7y)VT9glBbXSGU}f3
zmE_s8)<@k>o0;5u&B~|=d2^Dpwk?S2y7WeJ@53{qG*=fU&rW|aYWkhGlV{WokFwD%
zPYzQCMLBw`PKIxE)WWE>$w3K0QQpt3OP)O4Bg${a#^lLsZKBq^`)P8I-H#)~zTc9Z
zeC|$U<bPi$_o;4(+)(jN@)BKnWN+>F$?L-MBYQ{gPM$qBIdaqFUy@yx{S(=9{r=<~
z-yez$KXx#=>HN=;YibTBdtU!0vYY$yWH;x{k<MdICD#vnKk}80|0RDuZ%O3cbLWx`
z+vY~rKQJawJ~uTobWmFIyEn&1o?e@kyu$0*$Y0LqC65?6AhOg@nB1}|B6807OUX-q
z^Nk#`vphMY)H!l-LsfF8jYZ_m0aufCLmot&`Sf~n!_wx6it@(feFthI#`kSa9$Zlp
z;k2bA`G`w)M308f<Ok26kJ$X&<K*BCCn6H|X;Z?_{1)+y!7|0VV^_qt3v5%;dvA@1
zD{xGCebJ_fsCc)O%HP&RytUseWkCJnh$qgzDT{+&i>O{7n6hEcOA$`(At`J2J|FS*
zn~^Ew>k=bgt%^=Dg!GMAJ+)uT?)jk+HHC309*2A)cD|U9vb4n^;-?GGr2N@m7jb9O
z@Ra=b?uBnJeLkhocq{y)S>sbqTUUply*@GJlZi#)!&bbU61O`e+*|u<N^Zm1@WI<>
zr;O@*JpA__^HP5Q@YnFy|67pKn!Pi8!GyO{0(`y-KYL?YO6-CS;jetWI;H=AtHOr`
zzn|h`vnc%C<d0HrOrI6rIq&0?Jx3>nr`UX+@|<>5c=_?KQu3!HgeOe@CS~~HnDA>B
z->3Yh4GFJ2xjUtOns<2jd3#cN{be71!1F-LL|bk6dpUok%$;{P?7NMBro67+4C_ib
znKGe!RoIdH|E5H}TNrlW?{g{bCFx<;SD8|d3^*IMEIvKurT-lZ8~!*urKw|o*zDAT
zlvOY93`_p1IHl#kFT>t><#Nh2-wk1N!mCpLUcV}A_x-vQ{k4T*e%aSkhL4*ScJ1e;
zly^@~3cI)JPRgF{qr%2dxR-MF<Akurs7EO|EiqvQ)|%7{uY`m>ykSVqPV)|1lw*^6
zrk_Jt;Bm*)J$tlazTdm0e&}>Bbk=(B)QKP63T;^Im+ISE75djJ!KpQKib9h|ho|l?
z&It8N?3McB^XEcO^y!=W<lOPlZQ*gL2l^cdJsFsgI_i%fLc94sn_3_Eb!eK;h}8Fg
z*cf`!XH2S-+nUh&?h{gf{%UdPD}gViM%ug<>Jt7+>WNQY3bpSuD|MiLbm-`Wxv6J2
z3<=G8enBdWIzzvh_I4^ZgoSQhv^+IY-#xTs-I~<1pE!li*zrN?U>ied=${)>&wSMx
z(kJWF)WL4eA@5)NBK7PKwINoP+f$zjx)f3z{#|P7AK4*wV|S;H>#v5yEZ>t_ijyJO
zbs%;A=-)%WNIR6;S@L7Z&bDKzTjy>MX$bl|wP)KWA<HJ8NzL7`HY9Pgn!3VuNytc~
zrUw2xH)QMGtkmMTX(3*H3R1t$9v4#iR&nZ!vxkP%9KM{|?QU#HP;*sk^A}Med-~L;
zX7&gOnYsFA>XCD9Aydz{r0#mzI^=8Xj?{1OboJ0pd62r}t2;eT?0=HFKk8bKUpn+@
z=Q7KCWR9{)t9`SeNAypQX>Qi3J@Px;(kA}#Uys8t_@w<f_GpikL;h)ZTlV(wvI$9>
z@$Gj#4lImJD~$i5$2+;b(_XIrsK@fY1JZ7Ny0XXdorBW8j#=0vLibGCbC+lKD1Uo+
zn&rondZbs3POFR=)uU<bgtU~(gdSthzm$e8eR^E&H$5$LP-u@+f6Pw1e$%H1g5OB<
z+3nav^Yfy#+2i#+)^=Z-c3RUJ9KCy0TKL~h!CrpvryX8Y8$4+5`n2Iemx8|y|1_<=
zEIYWz@h{T;+pY#T4&I*jzp<x+Z)JR!w%PKJ;DD(=rhSwAQ}C7>d(-~@=$qhP9~?}(
zGh}nH-t}nO$j9#oyBs=^b_z>_ClCKGE#ad#f^%z-RyA~b@OvMnr0uep5d3OjR@(CH
zVZqB%^3&#Tiw~yMk+y1Tba0|`dD`B9;NaV*tJ7}X@C?56Mnl?*C+&joxHYB~uhRrS
zliHfLdhFdG9tP9md~OA;?Aev(d7~=m)jDmu$A3jZD|cI^5BNMYNPXEMeZ{K?8shGj
zUex<UP*ah2`V{@apu8Ra>G#Wa2UWikl78;kwxHm^sPz4tKMDHoMojvjudNMAI2oH>
zF?dOk^ZJDJXwP{;9utP9?`xYDG&XQldg6ugLC4$2r9b-fxu6kQlhSLx9vEb^cUt<b
zCB1?kubq|NeNs?Rz|?u^D`Gu^mc}khZ}YJWy6v$veW#)c`mu9W`kU7}0^hyze)_EZ
zn}HirH>9uow<_?zqnpz+_7(;D{_s`$;IA?RkAC`Xdg*%zT)g^+^k3dQ5%}_gU(&yM
z`C#DNGY+I5ANgb8@kxi%A94X6F!rzXWl^67o*waUy1W1Tf$N_`dcEt?z-2>I((A0>
z2>klFtaK;M^uUr41?dYrUkDsIwj{mn&al9`Nfqgbo8klim{FVlzZ=nkKP<SOexxBd
z@Wkro^t)V`-~F^beaTh(z&SrWNbg>+4ZL?$$>?mj7jP=oBE$M-W5BK}b{S)uYXW}n
zbjdKbl>}6IcxNnpkR6a1>z^@FYowABk}=ix?|>z1qcVPSKNRrXo<12qfxiR{$&Aa$
z?)ATbS#60Ke+~XT;DG<IjQr8-0^G)r&ge0HMZj+#PRKa6ctODI<5MzLteY7yq~X<!
zcfOevFx2<;jQs~k1uUGhAjA25V!%J!-pTm4q;EiY{>qG<EnxxY9Ny13Y3&=ZdcuYb
zn-G_P$=`0y*!8Ssz~swcWz3)T$bU`H|1y?**y?|N@ve-MKQ;J=|F<V2RxS5GX?ZZC
zqqe|*&eWqBtrltieGi??=-Km(f3R{U<JXDD{9|7>X3Ti+SN}!F(laLS`@vte&CA%5
z`?Y`Uf}#v<=O+K$jLR9PL*Db>6j_sTV$wVQ)4#fw(X?T%|HSsDj0GpA`M>#Udq!CO
zc>kZ$9%O`j4fDU#SChGDY`p&)dn_~C)<^r_b9TtYzrp?oH@Riz-S+Zd)#;NN6zSkU
zXGvh@*||FZMK{7Scl~nTZ~NTnOtrGfucW4bW>oh&zqr>1XI4%x^*dSnZ04oixqjo`
z7?tT&W%AQCj?df^^sish@|QA~&p+a4?3$kW<&nL9nV-$cY;FI}uhDZs=1+-V`b8dm
zCv(TA8~ip7T9sLPakXDZ-us#J{NM81FmGe#khkXeMLhm2bI#e9{ce1}HS?m~I6u>X
z?=ruhIn?iD(T|xskH`6)U%5ZC)zHhY&g)R-j_E;uemI`_`Cp!X%jW%?nPX$`SLtv*
zbH-e)-|W+=nM2Os^L;QsC-d!YO}>Xb3o~2R)cP*ZEXy=ry5#%f2i2KZ<8pmR^t+Zh
zb*IU9!mXxEzeoT0F8Q@RGj{e7-(O#Qn7KD~uWyULHfwgz?|omWw#r)e?U%mEdmXb%
zyEgcaneUOc{mnJL*LwM8?JauC_xroSSr$WI_nmHx%u<g{_3isrpR9s_@xHz@24=->
zf6muCIw`ANAMYEX8Ifi6ZnW>1lCfDUnuC2mJTfV3;5={NluusCda2UEx7(c8va+V=
zeK#h(nYHsmXZJ^b?_`<AwRHbPS(P;``)c=qtM6w8j=tPID|2Jkw5<H@n~r~;)i@@#
z`}kekvdZ&LcMtpY`>fDO$GSVN{5dPP^w;hd^A2QPoVBaF-OER^`d{DL-G9u<thS|}
zbbt2QGg;1Ed<w^#vcCLmY4@Z3GPB<FoZtO^?}Dto2VU*|LiDAqgt&>_PefnIip?C^
zJ-APO*0xs@yZ<tvF>73F-|pcFZCMLH4ex$-*n_MaetzAjzo5y^{KvJs;Z>__`-#@w
zPcL-LKGF2J+q-K$vd?|q-tD=se6yn>Zg%t7*CYE;Mpd`=|Dv+{E-dbL`C{MfJiF{}
zSxxcTdB@al$u`es_n-22x0Hxc*_y6H-Ev32klp{+J>9C_nv$J2{=07Xx6jDV@BE^h
z_vyLW0}pKI_H5mvZ0pHux-D^7o;_6ecDG*#zn5Kq;`MGd3)g42&YRXPc=zV)`Q9&d
zTa^EG_K3V;-Tu>mm%VM%pl-GaKV^?di0StF%3rhJ=m_a{{@CH{JAZcT7SMbm`_>}o
zZXfqLlRY8AvRm`prtHA$k9=PFD>Hlc!8<-#_X@J@7hd;COe)O|?{&rJ#OA8(<E@20
zQAG{ezyFiz^J`#pw)494K7mU+vagRk<@2-YQFd>aLq2{U`kZT(zxe#L$Tr9E&<-E}
zWS5-Z-~Gbpm+n3}C!gQo6SO8Ur%$&vKKqKpa{`;+^64=kCTElBb)R2%#N|x;ewt6n
zgCRNl-g&`i->eZivqug02}mE8vps0A&#su4at1z*@p0SzYR=^HP@gT<b93td>+bVp
z&7z#foi090ZZ6ANu-3}w%8d7NX3l)<{e0p2oXnx^-hYn%Ea!0eO>dW!tvMD>)!s{z
zzRxMUU+kTA_UD|Cx@>Phri<UmGkU*$?r2Wf*?+wMedh0+sy~i+KT189<GgF1_n>j9
zIrw6y_tKJ_oQ8E@d+&X%DCe^kAA9FCm**T@xYoPngSwpO<}CHLalDoD%Jli(zI*TF
zw7fLKJ0k8uj%MN{@2EUY?$#Hc_YRqFo%_@HBySI`b8h4d1H2#q<dr+%#VGHJ#DLuM
zlLNhvT?xz0oaX7hc75;MNwe*}2ZhGv&UjPj-I6mT_xjRKubnGL<hH-x;uRM#K6k@s
z^<G&yFXe9kuH0+F+8Mb$e!Jk69W^g^;J@i!@mCh-7G$0C`eFNu+*?;pcr}lDKlk(Y
z-@W>4Hsv0*{l)98Gh1?}^w{C`{pxRWHxBv2>*Ro4xdUF=;AQIAoBP)4HD2mJf8<8(
zc-!mP+P`v_{5{ue>$9hG6G~t4nr&^${p#TauYkhL+ywz6y$XK1kef3i(d(VXWx4;n
z-OsCQa7}L1_Yq$2+TX|xPxkk^T75hBXp6g7;@|gk&->bWZTeEln>J4C_3s;2dFwvB
z?^*V&Q(nyRX3y(>UU`e_uX@&Y`RDcTR_>X3B`k0A#0#FgjlJ{U+>-7&{Xkq^N$NRI
z!<R{U7c?h5e^@y(@0FxKJiTYXkhkQ+UpzOBeL2tL{0`63L9_BkYrgdKh?<{gKYXKS
zqVGF-vp;{=bG-BFyyq^w<2lN5UEbf`Z+J#N`6Tc3>#usY-~TG_g+C{H{?@)DZ{?#=
zp3mO-DKC0VlBcQlK;D{N13aVJj^@486y^Ee-M{mAAoe`=5P6yZ^YYBrrsvIWbnwiz
z&ClC1%;0&_<5J$3pB{RA6kL_}b7!kZpT5`fKAUpgBYkK~p4F)<9?!mXFVEM#*yHB~
zPx3NXWqZ`Dv&^@>Z1gaE@0fpe$iE);e|hG=^y^WN`?>!4Gwgr$NWB%7|9I6dj}^8t
z`Ej+|JPf@C=3Bq8*<<yDXYyB^`_Ln6<*593d#&_%yn8~v*UyVQT+^oJzvwc@!>V<5
ze#oa&Jt}<{<bT^W-ecR?rTIUv<VNCyck@TI4EFf$&-MA67xwkIUiVr4{A=MJo<7_2
zug>%L2$}dpepkJ_htn5(^H0vV^C(UKBj4th*5d=iiTtj2I^C7wXY#k+ZE>IZNpimN
z!v^=Anc4Z<tt#FBbSTQ#eOu_h=cS5#_rNUow|=^spZ2Hf?tY^&-}{+=+`k*pk#B$T
zh<p3SuKa!T_Pa+G84AiD{NNrR>QHcM+cx*0_dE*vMs9Y$n(tRIG37(|55vL=JZ7(S
zZ~dru!3SN7+y__06@0dPj{A)GX9@--PII5~{iuSkt6p#q?VM2X*~Ss>xznc=L`EdK
zk5*qRSW?i>{m0OS1vB1_bWi(gS;6h#K=+jU?-fK9c)EW#cVmJ5hYs#Z7q=9A*UR93
z=GkuxGOs*zvpuo9VE?u|ZoNZ)EeIQN!!2~zk%GyOs@z(g|1O9+S>pEP=O{SzR<2u@
zKE0qMJjIRW!3BrvPrJSN<WfP;{m0#6*HsrxoqN!&QMpkN6Z*5;vQ4c8CvN=DEz|lz
z!PTQ*xZU2Wy<l9q(e0YI?S(Nz-g7&$-}S;qtEFy3`*gpsplH6^f%82sbnThxR`x=#
z3(qWl$*rtrz=gg;$GRO{Ipjj2+jDNiY)4)Qz7g+sWbX?XdYq4Os~tS`Lh+6;xB8OV
z7vh%qxt&<P;KJxJ?r!5;mR)cNw{tu3*LxQ>S?JuZPTqLoNJFP<_5CduKFzr8df=yT
zFSsAR<{CTV#|u-oU2)yo^6Q1sYl>Y@{&4ido!L3Azl{9n!V6=PU8meVe_?jqY1g6y
z85crBj=TCyyKrHz+d<cG`^y&!4L`efnQAYbzW+bhAKtrl;pL_;T)X<UUpQ2^(KW2)
z(S^Uu-*fdmY`FMt@lw~Eg$@_n3f^=b73Fy`G;fyc<|hA(&bd=uzdRm(@nr5e*D0&}
zTy!oN=6ZF=po?KegIxz$J$Lb5Szp)Dg<~$RuZeIC{AKdRw3`90XWyQ2F|EVX)jR2p
ziyvtnT?ab9bMc;&g{xQn>WdM9T`p%%e{|8SU%QLn_RlURkGSRX?4s=#qh76b2_3QP
z;)La8E?GhQFZTPQz$IF9<YLi*be9)vPF?Jm3>W^_MgI3L{QtYi|D6l}GZ*=vb>aWb
zMgHHq@b7Vve=isQJumX_?ZSV?MgFr~_|Lq^f3^$%9SZsH;=+HYLjJqC@ZYhJ|E@0l
zcP`|=y9@seh5WO)@Xu7pKbs5xjD`HOy713j$UnOae+Gs8S-9|LQplf;3x7t1{8_p1
zXI99coeO`4h5T8%@Ml`cpRF^0#)bS@JM(8=$e+D4e+Py9T{!c1Qpn$pGk-^g{9QTo
zcUH*Xoil%jh5TJQ^LJXv->ox$$A$b|JM(v5$ltv)KLdsQEI9KsQOM7RGe0AR{H!?h
zGgHXVjx#?)Mf@x|^D|Y%&z3VkV@3R|IrB4D#Lu2HKZ8a5EIRWuS;Wt#Ge4t6{H!|j
zGh4*Zt}{QwMf@x~^D|w<&$cr^<3;?eJM%MN#LvDnzXL`5E;#c$QN-_tGruE6{H{3j
zJ5$8(juXE_Mf@%~@jF$-@0Jt4V@3R~Iq^GJ#P6OHzk@~mE;{i$S;X(A6ThQH{H{9j
zJ6pu>t`on*Mf@&1@jG3_@3s@a<3;?gJMlYT#P7Znp8>^u7C7;lP|Rn86Q2>qd{#K|
znNiGVhZCP6#e9}H@tIQ0XNwb`F~xk=IPsZN%x8}ipFzcZ7CG^mRLp0S6Q5DVd{#N}
znN`eZmlL01#e9}I@tIc4XPXnBam9SrIq{iS%x9kypMk}E7CP~nSj=amBcGAQd{#R0
znOV$drz4-C#e9}J@|jx9XR9NhvBiAWI`WxY%xAA7pTWg^7CZ8pT+C;)BcIX5d{#U1
znO(wXw<Dk7C481U@|j-3XS*Yx@g;oLJMx)d!e_rD-vK3j7dY~rP{MbEBi|7vd{;Q~
zol(Mfha=x1C484S@|{w`cZ(z6F(rK0IP#rS!gr4&-$5mO7di5sRKj<YBi~Uad{;U0
zomIkjmm}X{C484T@|{+~cbg;MaV31$Ir5!X!grq|-+?837dr5rSi*Os1K*J)d{;W~
zoms+nrvu-iC484U@SR%1cdG;6v6uL+b>KVq65qWJd<S3RyV$`zq~g2Tf$!)`d{;a0
zoqdV#ZU?@@FY#UOz<2s3zS|x6j=#iry#wF*m-y~?;2Gc&&jJoS6I|liz=3CkOFSz$
z@XT<DX9owKAujPO;lMM+C7vxDc*eNIvxWoD9G7_ZaNrr_63-$IJd<4F*~EcoluJCT
zIPlDJiDwrFo?$NWEaSj4%_W{~9C*gL#IueA&pelS_Hp1DsFY_R2cC&ac{Z}=8L5<K
zC3~KkN_lp&=NYP$XDNH0sY-davgaAAlxHn_p1DeS_Oj<0tdwUld!ETkc{a1>8LgCO
zHG7`fN_lp(=NYb)XE}SG=}LLFv*#JFlxIDAp7~07_Os_1u#{&(d!7kPc{a4?8L^aS
zMSGqZOL=y*=NYn;XGwdWDNA{_wC5SKlxIzQo;gc-_O$02w3KI2d!9*4c{a7@8MTaO
zRePRU%XoIR=NYz)XIXomY0G%FwdWbPjAvbYo_Wi7_O<63xQu6Ed!C8Qcs91@8M%yS
zWjmgk%XoIS;~Bb)XK6d0smpk_w&NMQjAv~-p1I3-_O|00yo_gYJD$nQcs94=8NG~W
zbvvHf%XoIT;~Bn;XL&oG>C1Swx8oVVjAwm2p83mo_P665pp16`JKhP(csH=)9ifbO
z1v}mu%6NCM;~nBM?-F*rQ(WfV!j5;0%e-sY@y>CXcMm(>K`!$yV#hnlW!_Efct^R+
zyNVs}ESGtAvEv=)GVd~WywhCf-Nuf0oXfoH*zwMDnRg#M-hnRjE@a0$(PiF^?084I
z%)62u?@X6@ce3Lh>N4+Aw!Bka=H1GccdX02YuWP7b(wcBTi(Gg^Dbt~JK1I4&1`u`
zyUe?qE$?iXd3Uqr9quyka<;tFmGf?A%R62<?|Qbp^Of`NXUjWaIq!nDyc3r5ZfMIp
zVma@Mw!AZz^X_QNJ7hWUlD524mh*0D%R6Q{@0zx}bC&b&Y0EokIq#yjypxvmZfeUr
zYB}$!w!E{J^X_WPJ8U`cvbMa_mh*0F%R6p4@4B|U^Op1OYs))uIq$-@yc3u6Zfwgt
zayjqHw!AZ!^X_cRJ9Ihk(zd))m-B9I%R6=j@7lJ!b64>0ZOc1&1@GcEypvb(Zf?Un
zdIj(5HoUV}@a}HIJA4K2@;1EFSMY9c!#jQj@A@{p^H=chZ^Ict1!n;^oC#ELHekaU
zK?P?8Hk=t$aCTtB8A1hT2{xQ5RB*On!x=*bXAL%-IaF}=V8a<i1!oa9oJmx0HetgV
zMFnRSHk?^haCTwC8Ab(X88)10RB*Oo!x={<XB{@2c~o-tVZ#|nC1)WvoQYI&He$mW
zNhN0`Hk_GMa&}_F8A>H*DK?y`RC2ar!x>8@XDv3Ixm0rYV#66sC1)`<oXJ#jHe<sX
zO(kbFHk{d1a&}|G8BQf<IX0Z>RC2as%^6Q6XFb-O`BZZDW6c>*C1*j_oC#HOHe}5i
zQ6*<Z)|?qta&~0R8B!%@N!FYxRdTju%^A}b&YG+_bGpLWlQm~hS2&BZ=1l4eXH(Xk
zQC;Dz%9=B)E1X?fbB1+=vn*@Qw61WrWz8Aa70$Y>IrF;0*_SnEU{^Q`v*t|f3TI>1
zoRMAOtjwA-vn!mPS#ySVg|jqk&eX1Owr0&4+ZE2*tT}VL!r7ZOXK+_Ii?ilT?h0pf
z)|}B@;jGS@GrKFC-C1*ncZIV&YtHnpaJFa78DAA=eb$`$RdM!b%^6@7XMxt730847
zXw4a66=#LkoEcVec4*BRVijkJR-7qTakgm18DkY^jaHmFR&n-d#TjH3XOUK%Nmg+-
zX~h|36=#)JoLN?Jc4@^KW))|dR-9>8akgp28D|w|omQNAR&n-e#TjT7XQ5V{iB@qo
zYQ-686=$VZoS9Z}c51~LY87XxR-CC;akgs38EZ9XtyY}5R&(}h#TjfhXR%hC$yReV
zYsDFDHD|R}oY_`$c5B5MZZ&7QR-EZpbGB>68E-Xby;hw0R&(}i#TjrlXTesS30HGA
zY{eOIHD|?EoEcYhc5KBNay4hkR-7qUbGB^78FMvf%~qT_S9A7k#Tj%pXVF%iNmp|=
zZN(XNHD}dUoLN_Mc5THOb~R_&R-9?qaJFs98Fvk5-Iknr*Kqc2$r*SJXW^EdiPvy8
zZpj&W4QJ(+oSD~fc5cZTdJSjkmYk{AaJFvA8G8+9?UtOm*Kqc3$r*eNXYrPt$=7f;
zZ^;>b4QKV1oY~iKc5lfUehp{&mYnI=aJFyB8Gj9D{g#~h*Kqc4$sIrqcLA2%3Dj^m
zV96ap4R-~W+!@qxcVNjKLM?X*mfR`Sa<^c~9YZa54VK(F)N=P=$sI&3cM+D{Nz`&T
zVaXjuEq4``+*#CecVWpLMlE+4mfUI7a<^g09Y-y99hTgA)N=P>$sI^7cOjPCiPUm8
zV#yszEq5iB+?mvJcVfvMN-cLOmfWe-a<^j19ZM~DEtcH5)N=P?$sJ5BcQF>+$<%T;
zW5FFwEq65*+}YG|cVodFP91kS7ToF7akpc^9Zwy1Jr>;g)N%J?!5vT?cR?213Dt2o
zWWgO#9d|_*+!@tzcVxjGQXO|m7ThV-akpf_9a9~5O%~ia)p7S^!5vf`cTpDHN!4*T
zWx*X)9d}h0+*#FecV)pHRvmX)7Tjsoakpi`9akN9T^8JV)p7S_!5vr~cVQOXiPdo`
zYr!4aRqo0xxHG%T-I)b<Xji#Qv*1qcDtBuZ+_7EduFZlwx2xQ}S#Sq;mAg0#?&Pj=
zH)p{e-Bs@DEV#3~%H5p>cX(I1%d_B4?<#kD7Tob&<*v_yJHM;k{aJ7ac$K?A3+@E3
zayMwf9pP2(3N5%Zyvp671$T&7xl6R*PVp*tix%85UgfUQz@6h&?j8-?L0;u9(!iZ$
zJ$I7^?kMZIt2A(DS<l_2fji84?lKMBY1VVMY2c2tp1V#1cb@g!eHyp}t>-S(z@2D4
zccTXGNb9*PHE?HI&)unkJJfpaQVrax)^oRN;EuJPyH*2tuJzo#8n}b4=PuU3ooqdK
zvj*;H>$$5n@Hkx0-K~K;+<NYE4czJ0bGK{Yj<=q>UITZ&4cz@2xC3tBE|_JF-5a<Y
zHgHGWz+JI{JL3lKjt$%)H*lA1;7+-LyJZ7+%njT%8@O|B;O^PL9drYC(FX3M8@QV`
za7W$1UA2Kb>jv(w4cuWjaF=c1PP>7-Z3B1Q4cv7bxbtq{?%Ti}cmsFg2JXZgxEnWc
zN8Z3)xq&<L2JX%c+@Uvcmu}!r{Tg@c2JYCeao29(&ixv9?*{JRuW=V|;7<M;ck_Dg
z=&x~CujkJG8h7`4?(na1m#^ne{~CAudhYnIao4Zs&i@*B|9Ub2*T@3s$pl;@8=xm6
zaE+{hp3J~CvIBZD1lPzC=*bjZBU_*+V{nbEfu794HL?eKG6>hmBIwB^TqB#HC!=tU
ztb(4*!gaC>dNK^x$uj84G+Za!peN&SoveeN%)@oE4|*~X*U3WY$wXWy8=)s7ah<G$
zp3KB`vJ-kT6xYd8=*d)ECtIN>V{x6Vg`UjCb+Q+FG8os%V(7_aTqm2MC!=wltcIS<
z#&xnAdNLf>$#Uq)bX+Ifp(o>UoveqR%*S=IA9^w%*U5tD$%Nb>8=@y8a)Ydhp3KM%
zvLkvjBsa*C=*g7aAX}m*V{(J6iJr{K4YDVCGAK95qUgz_+#s8xC!=zMtcsq@$_=tB
zdNM3G$g=3kwA>)uq9@~WgRG05%*ze3FM2XCH^{>1$i&<r8>1s5bAzmmj?ByrvNJj|
zG&ji7=*ZOEAX}p&V{?P7jgHLCO|mySGB`KM;^@fa+$5W$BcpSZtd5S%&P}pAIx;*r
z$@1vP^xP!dqa)*UldO-9%+F1-KRPl%H^~C&$OPRa8>Ay6bd#)*j?B<avO_vDL^sJ2
z>Btn_BwM5-V|0_Ok&evKO|nNiGDtVcBI(E^-6Wf&BcpVatdfq*(oM2UIx<W*$ujB4
zG~FWGq$A^Wi>#B5%+oEhPdYMCx5z^2$VA;D8>O33H~bb^DIJ-qTV$tnWT<YDrP7h9
zx<$51N5<+FSt}ixt6OBRbY!q@k;T%H$+|^0OGifQ7FjJFnXOx7w{&E<Zjt5Ek?Fcc
zwo6CG>lRrr9ht9NWWRJ|z;2NR(~$|gMK(-FMy!#nn2yX?BiS(>8L~#QWI8fsjbzJo
zWXu}Ln(4@#HIhBkkwI%Di>4!!)<`x@M@FrYteTF@S|iyt9T~PpvTQmsZH;8xbY$Eb
z$-3#tyfu=2(~^N}Bnzh{6W2&KPD@6vk*u7S%v>YcIV~BwMzVBTGIfn)>$GI-8p+ye
z$=o%Pz0;DxYa)xMC6m`gHcv}NuZgUlmdsug**z^8z9zDKS~7i2Wc##a{F=!6Y03OG
zk^R$>0c;`*s3jBFL^e=MMzD#jpq9*F6WKv68Nw#AgjzC%O=JtTWDJ|g8fwWLHjzEl
zl0j@Di>M`&*hDr_OGdGYtfH38ViVa#Eg8lpvW!|Xjm=~mwPYNd$vSGuJT{Yk)RKX0
zCJU)06WL5QQcFg%nXIIi%w#j!Ni7-5X0nu8GL_9_E45@So5@;g$y_#*z0{JyY$l7T
zC6n1qHd9MRvze@>mds`|*-b4O&StWlS~8u@WIMHFJe$dSYRP;yll|0^0c|D=swETJ
zOg2<YMzn>jsFuuV3)xXE8PXQAq*^kiEo4izWK3Jgnrg|Mwvav5l0j`Di>f7)+Cnx}
zOGdSYtg4pGY75y_Eg9ApvaDJ%tu16*wPajd$hvCDyta^i)slg2Aq%S|6Wc;IR!c^<
zg{-WW%xnwUSuGjb7P7QjGPNyaYqex-TgcjK$=u#1d#fdbdz&n-mQ3z#vbh>Ey0^*d
zYRK%~CcCR4!+V=7uZB$TZL+-@GQPLT`fAAh-X{C2Ap?AyEU<=5@NKfe8ZyGS$qH-8
z4BsX@tRX{un=G-0Oz~~9#Tqikx5*l7$Q<7$d#oXYe48w?hD`EpvdJ1U%D2fXYsf6$
zCcCU5!`w=iSwp6|m29(yjB_hlXAPO>R<h3;GSIDLp*3WpTggUi$Vj)6mDZ4%ZY4Xd
zAw%6tmRdumx|M9ThKzM9S!)fM>sGSY8Zy|eWU)15vRlb!YshG~lGWCb*={Afts%qR
zN|swgrn{AFw}y;&D_L(1neSGz-x@ODtz^M9WWw)|4cCwnze84BLuULA*>MdS@;hY7
zHDt=~kS*7cF~39BTtnvk4%u@J8T313(KTe!?~qN`kWs%wR$W78{SMi64H@=3WZ5-j
z+V7BU*N}0)L)KkG=KT)YcMTc%J7nQCWa96Tjn|Noze84DLuURC*?A2a`a5LlHDv1V
zkgeB{v2P=5uOV~aM)qDq2EUCgzJ^SG8`*pf8T~f0`WiC(ZDjW~Wcb_2@@vTSw~_7F
zknwLL>#rg6-$wRdLkFOZE`WwkKpWiv4IP0tx&j(H18sB%G;|2s=n`n?6tvMT(9khx
zqidj{bI?ZjKtl(ijV^+QPC^^q1PvX9Ho6KLIt%S|7c_Jj+UYWA=rpv`ZP3thXs7F-
zq4UsA_d!DkqMa^;hE7B~-3SdGiFUdY8afm0bSE@)DB9^#Xy{b5)2-0Zv1q4jp`mlp
zPWM7X2cw-XhK5c?JKYS0jz&9O4Ta7|JKYV14o5p(4uwufJKYY2jz>FP4~5Q02i*^a
z4oC-G5QR=i2i*{bjz|Yx5rxi32i*~c4oL@H5`|7l2i+2dj!6ey6NS!62i+5e4oU}I
z6opPo2i+8fj!Fkz6@|`92i+Bg4oe4J7KKhr2i+Ehj!Oq!7lqDC2i+Hi4onAK7==zu
z2i+Kjj!Xw#8HLVF2i+Nk4$WP<Gzy)XyL4+5IyQId+9-5x?$W(c=-}L?i=)uVxl1=k
zp`&w`u8u-y=PunHg$~bMx;zS<p1X8=6gob4>G~*ie(uu!QRo2Or3<9c3A#%+NTDNi
zm#&aPXXq~7A%zanUAjaHoua#RixfIWcj+1_bdK)QJyPf(-KC49&`G*SH%XzRbdRo*
zLTBk7-6e$%(>=OO3Z15Vbej}9PWR|KDRiFh(S1_rK;5GYrO=7GM>k5LBXy6iltO3f
z9^EO04%I!nR0^G{dvvQ5I#&1SS}Am{?$Nzc=wRKWi>1)Xx<@xlp`&$=u9iY)>mJ=L
z<@YW3@6qK_=yctu+ojO)x=+_jq4Ra0?w3Lb>^@yEg-+Ogx?u_(vHNtz6gp$~>5eIM
z$nMi6Q|Of4r(34bF}qLKOrdjjpYEAL2kkyxG=)yueY$B19ku&()f75w_vx-FblC3G
zWmD+1-KX28&~dv@*G-}GcAxH>LI>_XT{wkK+<m%n3LUvlx^fDgxlX!s3OClBbm<g2
zb)9tU6gqaDbnO&6cb#<a6gqgFbnz5Ad7X6g6gqmHboCTEd!2Om6gqsJbomrIeVugs
z6gqyLbo~@Mf1Pyy6gq&NbOHI#OY5W?sL&DYq${Y<8SJDxsL&zoq)VvKDeR<MsL(Nd
zK-W;AbNGPnp+X1o0bN9ePT~W)i3%OX2Xqw`I*SkJE-G{wAJAn~=rlf{+o;fSd_dPx
zq4W5F?xR8n@&R2)g-+xHx{(SU$p>^L6*`j-=uRqhC?C+JROnPbpj)ZXv3x++QlWGC
zfbOM22lD}4OodM71G<?C9nA-HH5EFW59w|ybT}W<<y7c&KBU{J(D8go*HfYM`H=3X
zLI?CAT~LKi=tH`p3LVjhbVU_9qYvqhDs)I6(j`^sls=?es?afgNY_-MbNZ0(sX_<!
zAzf63PU=ItsR|v{hjdjHI;#)qt}1j`AJS!2=(Ikh+p5rUeMr|;q4WBP?yEuv_7PoJ
zg-+}vy0Ho!*++C`6*{wz=*}v1Xdls~Rp`_{qFbxbv3*3>R-tqIi0-XI2lo+OT!l{V
zBf7Z?9o<KCbrm|hkLd0yba)@p<yGkPKBC*J(D8jl*H@wQ`-twZLI?N}U0{Vy@FTjx
z3LW7`bcGc<!(DWT6*|OSbcq!@#a(oZ6*|UUbd41{$6a)f6*|aWbdeQ0$z61l6*|gY
zbd?o4%UyJr6*|mabeR=8&0Tbx6*|scbe$DC&s}t%6*|yebfFbG(Oq<-6*|&gbfpzK
z(_M6@6*|;ibg30O)m?O}6*|^kbgdOS*Ijh46*}0D>0&E%vLDmUR_JIyrmL;c*?vrS
zTcN}Km@c<cI%w2my4?yL@5gk#6*}LK&9XZk@W*t)6*}RM>4qzG#2?cYSLlpCraP|C
zA%9GlT%l9`m~Od3$NVu}bA`_NW4h-G9rVX^(G@!BkLji>bkrZyRafY&Kc>5`&|!Z<
zmtCRL{)BG3LdX3HU3Z1f`xCnF3LW?-bm0{`@lWW+D|F<a(3Mx{%s-(!uh5}?LYH2l
zQ~!i+y+X(S30-@I&ixa*_X-{SCv@=@I{8oN<|}mcpU~A;=<GkCyRXpUf5IQLLZ|-;
z|F{Yr|0i_)6*~V<=>9+bf9C)B@m4#<{J(z~=&hLl^Y{J=QOy7Mt<UvU%zwX|MMD(x
z-@j(w7{&b0E4ur#V*cl+d^%S#|N9*CTB?};{l5SG1I7IByLQm$iuvDvYW5Dr{O5^z
zb)RDX^J$y@RLp<goDa?_=0E>dhfKx%^BDVcv10!DJn3Dln15b>sLi~QXp}K8K2*#<
z&$=2*jrr%hbeWsR{PS+t25QVd|Ha?*(wKiArNM(V=HJi2lOr_d-`5wzCTYySzl%k)
zH0Ix@?YzYr^Y1sdgJ(AWz9)YCvBv!SpXI(?WBxqM`1L1^`SUSmz#)zK^Aeu=kH-A@
z>6o0NF@K(pT`ka<KVQ>URBFthw-((^jrsGp{F}QP^XIWHNT)S_KA-u^QEUFZZhp4A
z*8KTBQxL8-f1b-`4bYlD-?h!pYR#Ybq7TMv&7c22?WSwZ--qS9=4;L05C6y&TJ!hi
z#J?YD&EKEskzZ=f->0p`JGJKTSLy2qwC3-d<(<E@=I@`+N9VQX@1v_jj@JDByuGVb
zYyQ3-i>TL{zrQd2)2cOppDTtv)|$WH!!O$C%-{EIvpjX??>`!Yb>`<m&bu)>^Yh`1
zMWW99y!h;!=XK`i$H0IoI`i`+_3#{>`T5c({vDn9d9yZkt<L=X+56&Vo%wn6TjjSp
z^Ydx*f;~F(^J+xL5uN$@RrS$no%wk-*)CmYe!lJdu25%w-sJ>U>&(x;{3DGz^YifV
zz)qd{`S@D0L2rIuHji`Bo1dSPOa1ib=jqltQF`<9b$?@=-u%4%a@8=s`T09ec~NhE
z9@l<0LvMaQk9A$BH$Shp>|UieKfiwr*{C-^&o>_ZT5o>7C&ca6o1gdT=MU=5&;O87
zr}XCc!Q=v?-u!-;JT*^meqZ#czN|ODKT_vk)0^KX16tbj=J(5rRf@s<zS+=aXE48i
zW^VE}nBPZMwxI^|`)S>_z6SIAD%ms1V19oU{y4^9exDr;o@y|^-(LECuEG4iOOIY^
zFu(tFCqFQl--lN5pBv2Y$4lpS7|id>cZTjWnBSiTX@45b@6-FE&l=3{*K2th2J`#&
zr-{V|^ZU13NsYn$KAthH*<gM@zftkPV18fsn`LQXet)OdxLTOs=RR`-EX?os{tZ1X
z%<p@rH{&hL@Bcq<47V_!2b>m7v@o9!`Zdn9FrODZ-dbc~K0lmkT5VxIPx!yR$-;cT
z7}mVi!hGHcd;3QV^Z6sQ>30kBc_iYkzb(w?lTnQ(3-fs;cu~HE`TTO`M!ALgJmd7{
zbqn+PCZM6+!hGJj^}5E=eEwNhV{d6b51p9lV`)Ag9W4*FG@qB|OzmfBK0oCbC0Ux!
zQ|%MRTAI&S7jvdsn$KJFN6oV|pTABdFSRtE$4(9T(9(Q9d;7o7EzRe(ihkc&n$K@f
zj_k8EpXV-x9kVo_?_S??*3x|5+vk&MX+Hn$_@>y>d>$NZS8HiLAAYl`+0uMo-2Lc*
zrTP5$@(N2U^Lf&A%hk$!zPvIgz{-5y{JpHFmHGVHV?w-@`8+x<ZMc>Bd>WE4(aL;Y
zJ#>7gmHGU7C3KOM`8<nVtF6rE+c8d?tjy=#jhnVwna{uT@9(xUpNH=*`rXQWK8~q6
zWo14uyG}G&na|I^q~uwd&(kHb<yPkN^{Io`tjy=_1fO;*^Z9$>7RB0p9)ISMowfOV
zes;09wfVeWRS{xsKEMAqw(tLObnfvv*Z==7avEj_=bdeAcChn#*Y#%3%!Xl@Ic+mz
zo6XLL>w0%kB1wh9rxHp@Ast9MAR#464k3|4sU&Qe+2?WZkKgU~``$jEPqAIs`~7-7
zpO5?f(T?+c=TEKeIN$pRjcmtx|Lm%acAWoX+vc?6J`i0|+>ZOf@r!lsxG!`cv#1^S
zho;>t+Hs$FB5++h?iZU@zSoZXMoEiZ?YMuOEd071_mN*t{?Ly5$&&-mx8uHY@ZCS#
zaevv|?QT2nGr^Cwa^QY5{10ab?mI2hJsr6JOxhLbz<p?hZ>$6NqZ5k<I&fcla3jru
z`_mT_r#Nt*a{GL?1NSSZ-sKM5w_aKNm;?8(z1N?0`0qY8ZnXpVv*SD7bl|@BrTcaV
z?r#Gh{oH~3T;|1Z9Jt@L8*<Wt``*a6eskdd*URCC1NXsa=QcTTKU{LSU3>0}9wA-Z
zbAL>JwpV-ZlXw2?*Pi=j|CGe`+&6o?GqgST&&S)1YtMbOE^m5!?x(H4DrnDr)vH%^
zd+x7a+n;RDefIw8=i76?{UYYo_S|=!U)a>1`|tHXKWfi?c+$|l?YSS1e*H*$?#oB-
z{oJ1W^SSh^?YU2vZ@$%@`}N949`3+>d%%>A9k_p&ZST>6`*^rRpAOv5%cn<l;J!ZK
zBWnll@5|ed?7)4#XnIBm?)Tq)kllg%{`R)T9k~B{PO0m_Jiu|w(;b)(JpS;C4$KQ`
z(qHeu{NVP6cRMgoxOsbL2j&Z<L-u!I-cYgfSO?}0cQ2jmz&zqX)U^)GC!Tnsp#$@Z
zMMqn9WPai3<<yaRhI4^?N9G&LcLa1~-m&75=#I=kTt^S+$UMYx&8UvdN1nPgsU!1}
z+R#}YnV(#%n%|Lm%1>X~J2GFfI6Tvld5g!`mpU?ksamzZBlDP%=eKlZKJ#*)PdhTN
z$tpO|k@?N)Z9jHoo|9I8z9aLU+JwJ4GVk%Q-|fi!C;H1)j?9Dhwsdi1KD2+Zrz7(s
z>%u@s=0|}CVjP(#EowW^k@?b;VQG%co7OGNbY%WCd4HZG^Qb2tDRX2#<(d4bBlD_2
zbBQDKtBt!}c4VIQV#5YU=3CbzwmCBI+F7{Uk@?rnjRzf>hpqngxFhqiEj=$dGA|2H
z|J#xInfEjI9GR!p>}lPJ`PzWHE}fXSm4<qCV*b`CH>eZyxUQ>XJ29Vo>brrRnAc5j
zF}f4;yY<miIx){nojtn~^Sv3X%Q`XdJM+z>otXc9c7I7H=7Ft4R&`=N_`#GnIx#Oi
z@XWSO%n$p2vbz)WM9-@SJ279J*5#*8%o|%JU+BdAv18HSotQ^fue#TX`Q(s&t(}-x
zR{ZVa#Qd^NcP}UAnRogJIWgZHnIG%Kyt8T9Kquy(jyuwvn1`C@GM$)@ram&;iFs*l
z-!doWr>#>Tbz+|ScgYeb=Bp7aUUp*M`oqT?oS46Ue`>1}^VopKPo0?0o_0Iv#Ju)O
z;&CVDx2c)GIx)|6toh4{`L6%Vcb%B`uKKW*GxOi<W6sXZgBSem;mmyae!D<t=EdLm
z#W*uR{>Pf^%shF{#8hYI%LyfuotZaJTQtj=`SXdj^PQPTZ}`~m%zS#^w~L*bSI1sl
z>CF84e#1Iv=Gm?twm382uJhXE%)C1~;%jH--^QRHoSBEO8vlzk^YMYRt~oO=PpW8e
zW`4fl$(An6(|a!O<idQt>2)_3=I#Bq_`5KF-@Gf*g?W6%*M<x8`6b6jx-hT*>r93V
z^ZQkovt5|yFS|a^h57!`hFTZq{h7@RU6}uewqEYSK44^rwJz)jwm5HgVPBBhb%zW4
zgS4LeT-YZp^7!6`{X#qMGcN2Kj`&=4VgK-RuUjtcBZ7S&a%Dg9Wv>pd>?>CLba!Qc
z@sXFGEBlPD9$~KRH+J+$a%JD~N|#}->_7H8jdNum64-vaEBldSj}*AFFWJ>p>B|1(
z;_W9~*{6*B>p55UEB{_x<I29}#Ho$0>|gGEx80R}Oy=ItUD?mv`RE&0_BB7eeZrOf
z&F^b2y0XtndiJ_2`<;WfMpyPd&lk4o%>HNj6xYt|gN}~y>dby<NL)~7_C>e-Vmq@x
zI_osBGyA0bjj5g4FQs3e+?jpTuSaHeX8-iYj`^M0N3C6J@63Mc=)%RF*;mCBt?bPH
z>S+49&g`?+#=X~>{nmQ-Pdc;jI@SDDXZByo7mjvjA9il<+0N|8HgEX7GyAg53vPF2
ze|9GO;V$gcEXf_auwOgk)uRjhwq^JIy0CwH>||IM_Hk>sCv{;z_xH2Iy0EXClQ*sl
z`#abE)4Q<G`@LI17xsI9{$1IHeV^M`Pjq4bSF!rJF6;vvi`H~uKe#!0V;A;?3%hLZ
z!v1i{mCw4cPyA%Zp)TwfofrMog?;0)i5I%Ce~k10y9@isHn;C~VL#dQWvj02D|;?=
z?#li$Ym!G-_L*P#_U+1kGySiquIxKof7HJ#`_Hqsl&<VUPY#;cmHlXgLrz!rrSad-
z>&pK0mF2Zv*{AwWT-cTU>Nh=K?8?4%`I%R{vVXO|vZ*Wk*r&5T>dJohefK?G+1ECn
z{<bUo+nkqAb!DIX$GA&f+3!B*bfYW#-Z9_Y@5=r+{K>Z6*awGLJ9lG0Jfz;M8~fs#
zcZ0gIKR%cp+l_s4WRHQ}*e~z+Hnki3=8VTCcVqwDDQZ?X_R;4rm2_i2eQ2ev8~f_R
zLl$*oe|`D(@^0+2yKPw8js5ntF`K)w@7~??aX0qg;cxHl#y)&k`jKwz$0s$N?#8~n
z!<(18u|NM|)W6->r@wcrsT=$C|E+G<oqhW&MwjmF-?v`$?#@2`_*22%+0S?A8`qtE
zefpt+-Pzy2GbgP(`+Qf2%<k;>7r!;DJNtg;A@jSl|KE7Q)}1`S2>YV$<OA+^U(ubs
zz^?b#b|*iuaOCFh<O!x-{J1;$f<ZNVyOTGFayrtT{6Xj&r@NC!h>pM9oqWRJ!#BE<
zSC}@nsXO_F$FH~TL7w3~vvUvf4Hq4~dyseVdL^g_`G=gq*dF8|wtSS_gM7rp$*Dca
zOH4jIsR#Lq9piI*kf(4vSKNbq#e&?r9^@_lxwfze`HLAPFZLjh@zd>Bdyvl<RlTVP
zd5r^&ANC->G06615Aqy)nhy6M-;r!P*@L{t-o}eP$bSr~zTSg8$XB=T^&lTIxTJMY
z@*-bdbM8rgWKgb0Px2&RoDJwnz9eycR8R6I+rKe-l0OL;FtR6klvN*2=t(}MP2ZV4
z$*UBvDeOsp<;M=yJ;}2~+7|RA-?HS-=X#QN`DOB&p5$MG4!qfuJWNT{`#s6WY<X>W
zPx3OC+8yjke#WKr$DZVAVt@XnC;6K6<ZC_2+vL7g-;?}JLB|$u<Z<SdbaW%1Gv&wb
zZsc_a#`w9B-|>7Y)QvpPpY;iD<a^#5Kg5l^PxkgPZsdO)oU+`=1FfGs+l_os$o^6{
z@<MNWnQr8Vx>PN8BTrOvWQ7~~qTRh;cO!3fw`Q{&`6J&WAG?u9O6s-OjeJsa*>`T_
zm14g-<wky~dzVXY<e4sK|Kmo!Y3;T~H}XzH9<+8R|8#P=i#vI!amzj2$w%!v8{ke}
zszaYBck)w13k`SjRCBkFa3^0?b!WUgd8@*t8Sdn-MwkWe<gpyTtaK-zwe#U8+{tT=
z9I(`#{MJ5ml{<MZpWPeW$#>=6-QrH(>)EJX?&QB#743H?54L#YQFroTQ-3+*PF}1_
z*Q@U2$F_{T=}w+3=+Ou6<jWRqZ|6bY?BJ!&9^}t{@9OPA9_^1ILAn+@w)v(!#)G`t
zlJx^T$gc%|pW;EDZBt{02l=+PeX>2syA4b$@*w{<rLx+CJlvR97kH45^V|2F2YI<;
zS66$GpUdj-rU!Ytz5TX%kgt1W^rs%=?YxS=_8@=P<+)=X<neyneAa_}-jah?J;>{I
zymZrp{9a!30}t|iFL!tFB;WUXSQk(7evb|H_9Xuomlfnm9`LJ@7*Fzn0Z$I_BriDq
zr4&!{gN1Kpc#<bf+cDFVd||7v3q8pjF8#5}ll<Ye^G|q^M|AshsVDhFkNQ=f<Q4yU
zu)&l3;>y-rJ;^h6?6}L5eB(Hm{hs6<=XO2nN&Ydt#~DxZkPdEFJjq8cbNknmyyR~^
zn>@)+w&~H<i#%mR7gsOxl^;5LdXcv@I`s7-f4Q<%loxr-olRCR@|kbl8tz42bLJo8
zyvT1}J~z#aJZJQ=IbP&DQ}>m7k@pP$@KG=FpJz5a<3%2H^ouLK$cHX@^mQ-tqR$s>
z_98zzCF5f+@}$@M@9`pEI;`)vUgS;loKAX?KULh&i#%%m>A$?lr{;ck2ll`1s<kb>
z$*(SZ%+Z@XYs!os-sD>k8Ghd6UE6zvdXs<cbT{6cJnWA@4Du!)oB3{<H+k9hPfqqG
zKf8HKt~Ytw@`z$@^0g0I*Lst;9di0fZ}PXJHZSugkLzk%<4r#IrIa_l$?Kl#xy_sW
z?#U~=yvg&f*uLMJd~ZklQE&3T$wSY0lmCtAbj6!I@VVnRyvYX-T65o<ym0QcHa_Hs
z`}cD3Ay0h#qPq|IV&4t^KID!2W=HstKfda1@ga{q?d(t=^2yJ>Jl2Q2a_QJCAM(qc
z+RyeO&pdO_d>``7bE<4U<edXTp7tUCyypB1KIEbIyzq(-`RG>%zU4z+y5G(BeaKIj
zyuRCqJat~`0Uz?!o$ej;A#Xir!&x8l*A=6#`jE$ty8W*Y`Rw&;ntaG>@9E#R7y0cM
zesk$Xp4)k$M=$c-MnFI>^4{(TB6^YkeruMc7kTgtEr<0YAAabyvAxKPPff_`MSgtk
z4|%=FlP{e+zZd!PfEKo1<jsp-TG)&H`P85ndXY!JxBGv+$fx&D+t`b|de|@9dXZm0
zRQPEx^6VWN_xB>-e&?y9y~w*SaX!<F{QH5`mwS<if2Y@tUgYCr-frwgUOum1YhUv7
z*7u!!$<u!t<>pJi{+ADX`;xcc7#-$I{=V}E3BKg<dxsD9C7*wKbDA%C{Yd}GzU24&
zt<CWz&wsevJYVwt9hX-7lJ~#fVu3ID|I&)3zVHAqUwzpZK49vk^}g@|`wqP83qNou
zW`{34!Myc*eBleWJAUg6Z?LlJgfIL-w_kttg-3`T_NOm=!p(Q<ec=^GxjgI#zc8@8
zy&pWo@t?Z*!8be->+J{c@ZE|)Klq1;n^Au75D{sHAAH2&w}<<|OEk9_=LbJ=c=A*~
zc#4Q^v;E*J!dsX6!CM@dWb=c+Xn1F#A3Vlq_n-HJ&u~lmpC7zNr`2!z!Eda(ywwk$
z<CE}Re()XhYQOS>_xNP*5kL5k)efiq;6WTm|K<lD(q;MIe()k&f4bubKk`ermc8Lg
z)@F3<4PSC|MYrDYCMS>i^oBo4a}4eckCHJgrZ;@b^+)^nhF9snV?=NGm7{-+>kZG+
zqt~?F@GUpS<@bhn$#|-?H~dS=N4DPZFh_n{*c(3P7v~px!^_lJ{?{9RW@Fx)z2RxH
zmTm0~U$ge(PkO`K6rJ7I8~*0N!$*3<<81aj)f+y?ZOFym@H(Am{nZ<O=cNS=z2SM*
zz5Z|?_@3C^?fby{j62b#5B$%)>t21}f&AM9_JI%j**&Tcyim7rYajTbQv-+ffhY1A
zKekVT_@e7MQ~JOgC6~_X1Ao->(c(VvNR`jj^np*BxMD#cc%|L1EbRlo^yY?_`@l0f
zZ(7#}zNz`$&3)jVino5$2mWd1wlDg?L;bY%P#^fHZ{GW{54_ZXch2>JpNf6+Y9Dy2
zcVGLr4}8`7m+tq0x9YyMwLkn-hbNr;;j!!$J^kUcie~%y!)u+H*v}t+>%h=Be|WC2
z=wyHRt}Z?){_tKE?I-xde~rC0%^x0Y)6e<-@L{$uOa0-+zInsu4?p(e(+mCK$&Tkg
z?+;(LZ1@^~c(Z-}Z}`KX&3|NzKRnt?zwGdbPm9{Q#~)s8`16PT;n$Am{p1hNb~5R_
zKYZI*r$7AR-3DB^=@0+5@%<)$c(}(NYZCw;_kF5!0KDAto^Ao~bBBNP3xKDqdbeKy
zeBH}saRKmlfeFb0@OPmPMh3v+z4^uX0QkIRk4+1J*ZZS?egOR5M-S!)!1LYwq%Huy
zZ*BQg0q}mi`z;HA{~K|6RRBETkpHa@fDha@`rQC{!Dm{28~{If?1L`?;0d43ITQe2
z_>Rku0q};2pPvnYKa8DoB>*0At?P{d_{8#E_X6M*Kb-MMU--ottsVQqGgiLctuK7z
zoe@5L;T<pj5!e_0F?LZ@UwFvdy{&!WBi+9o+818(oylYR!cVUMcXD5N$`*@q`odQp
z^eE~JZ`rW5vM>DQlH|ww!ecHxwzw~R=GE!T`@(B(`RkRw@S8tZZR`urS<qrzU--@$
zi$CcL@A-+-zP|9ERV%*j3lF-g`-#5rq3)~C_k|a2+4GOS@S`a&-|P!dTHm>;FMMgs
zWvv6@O^e$(1;U>ikM#(IM=fgT6$qc&G&eX9UiI3!=s@_@gwaMIJnNOuhXum7-V7NV
z2=AJ;Ix`UdwRfxBKzP`ZMMZ(|vELo941||`FY&QJ_}M>RTO0^a`$UW7f$+7J*{=k`
z+wR}<W+41+iTBn(c-+dmoq;37=l=B5o<MlrWub=y;dj?RbvzKB*Xhi;K=|I{p;rUp
zeQ!Q?BM|;K|Jc1ic;Hx{M}pvkrxbMzf)_ruvuhCi@aC4@LGZ-KNA?YZFCPCwL=e1j
z;EBW__~Y?C2M56;|CpH?1fTrYnv5WL<?l~T4}xDF)pbq~JhS_l(jfR|V{u&&yz_@&
zJ{bi6Y-?B=1P}dE(91#a(JiOG9t1D_#nMed@YCPz-W~)`9dhl{Ao%LDUH1pUTc7EF
zBnbXGDF0*-Jodroehq@p{^)~0g5b6PJ#jM#e!K4O{UCVm^d7B);k&D2I|ajgUrX;E
z4FA2U$R`*c{G)||!SLaZuSEvKi*NfNDHwiy?Sa9;@Z_gYrv}59Pra5A3~wHCZ+bBN
z`H(hqg5lBMb}0>pPap4I7YwgH!tcpo`1OT>OM~IrJBGd#4Bvh_d~Gni`}K&ogW=y(
zBHj;%hrb@WD;PfhRM5U)c=>jHz72+-H$8s}hNn;H@=Gv$eS*W);Qx60rhkIr@7rC!
z8w`(s;#`Xm`24Gf+lRpGTXuF1f!{yA-XjE_f9sMyA@Kd*mWGDF`v*^o3xWUtHfcZz
zK7cKrBSP>49D6V}1YbbR*~}390jGE7gy0kSe0gCAet`>x6(RTr1`jqv@DE(=`E&?A
zf&+gq3&Brt<%?Az_zDI+zb*uS!7tO^3BhOZQSb*L_zk{k_%sCHf%}(Vh2THf^z?Tj
z_z+4{PlVt{sB$?Uf-hmmk5@zRCq%8d5rR+Q_w;)q_!Uk$wd{v)q2=NB{qQf$da`pr
zd<-ou9{un$ocy<UKYR_B-|W{9e?#!3*napNHnr>D55L3o9mD$Jdq~M0(+~ecvD4&!
zV*gza?VQ;UKg8r2bNk_o@NQGq4}XOFJ9Yi=NsJoxWIy~8+y8pDAHIoEOIG&7KjGH*
zwSM?0Jojzvho2%nYimDz6`$VP(GP#c#Km9s!)M{|d8i+L3;(Uh`r*5n-2dl(_%A;D
z?qWZD80ndR_QQ|S<MOS3_%fX4HTA=v5nJCXRP2A}rL~Ts_%%8=cMZk2ap+O6Q2ZNP
z9tsG>$FavA7K)#vWn)|@zK+uJ0ipOiI{iI76racGoUx(!J&vB59E$Jbc1m_A{*S?*
z%?-r|@?}U_D1MOqHFcr*LXz4%8Hzt7q2$?6d?MMWR)pdg`N()R6yHeXhBrg;kDPA3
zB@`dYro4|s@sq6I|9L3BlCOLZgyJvhWPTrt&*brwCqwa@xQG23itpsylfQ@JKl%F9
zjZl0jKLy<j#gEdVu0<HWl>9>uVfa(7b#)EHr}E+qw=n!F(>D2r;aeGVBPb02N?uG<
z7(SMD)k$Ih`B`=i3d7g(#J!X-{4D`-<HPW|{8O40hTrAqcXPw=z5ITuFbw}oclU}g
zd@%W=?P2&~&OH897`~W!+n0vnkMX^*G7O*09mm(g@XP!azcCEoOpEL-Vfbfa7JnRu
zk7m)9&%^N3G#>jp3}4NXTSvn1*Ccj68HUfMZN&L7{5Cg7T@Ax`)0p>982%ftNAHB;
z!<n)2p>X^-pKod#jxQ&Ew^KO&oFm_M4;TC2_0col;rMk@eh&!8w-b3QEFAw%bW>b7
zKAzE!3<$^1^HjUx;rM!vcNi0nzsKr0DIA~A=N)H+<M)}=K0h4aPlq-o;rM@kdZ;>F
z?0>f%cODJL5A^=uPlw|R+IwMHIR2nNetbC`pHRS8Ys2vi)op((9N*BD*S3b^ADXpz
zM>syB#`#}_<0pD!(t&V%MLE{*!|@lz`kV~MXXM%9d^moi?!R6M$9Lra+4XSzN5fV%
zgp2*}UN^rv96!?D;cX)DCAoWbiol<=@ZYWx_>@}i^Nhf+^!$r`BJeGR&FB|_f9ZU1
zOawlrwe^+={7l844UWLqG<w0P2>ea`hmDWG=VW!riooxbawsPP-_z`;3nK78y*Q{W
z0w2`j2elFSp<F(GA_8C3tiop^@JD^^^I`-(spub9N8p#*x?o)dzNwhVO%eE~4*s$&
z0v}c0;++xrshp)*$5*xg)PV^6RZrT#kHBX&+UH~hek;E{zeM1>YBA$V1pcc(n*NT!
zhxPNz^%3~7j)y;pz?XI6K&wdnSr@Z9M&i?||EF^#el6$6-6QdBMLGLL;@_J3YEUFT
zuIKtjM&jq%|9(OwzOF|Sk|XhV4f}j}BtEYflE*~i_qwomVkEw=n1RzH@qaD*A}<mj
z*x!lsBJqQb`LH4qU)aaN_DK9;z1BS$iBD`<muDmKi#@z>c_hBE^7=KA_{aXtULPs;
zzh~}|O_BJ?&d0qUiLWec?aoO2Wk0w2G7_IzX8wUl{AOnk9f`zumKAs+693t`h36vi
zp-sPdDH1>0uStJJ;!B&k{8l9Xv<tsCM&eVOVQCqKU+tHr4pI2lGS4|jiT&?+Jg7$$
zKDJSn-ck73_I}|Xg|989ZD<t!wl_z`MB#IDdEOF*->vr8peTHA=bclc@V^a6OOL__
z_sZhQQTX9*@0}5aFK%e#>?r(kE5eGS@X4Lcu8hJj=e5Efg>No%-;+`J=a$`A5`~ZM
zbNA&@`01_;UK53{u5IDEDExIkFT5Rv&o1)Atx@>xl79L)3g4aO_GeM}?_yl`N8!Wk
z6Y^~oe!LDtevHDG_s5i<qwweLF1ZkePjBIZ-=pyB4O#I|6u!O2^$k(@_ukn0APOJf
zpk1w^@$;SB+aVfX-}FPS(PIDI&wkf48lT^&qdw92{k9zqh{pHV_WRIi{C{H)$3)`;
zd~Uxb8b9FYpACw}7x?Q3Bct&L-g;|nG(N$5t0zU{7re1}dNjVlQ&oA<_y^z5DT>BN
zSeIHJjh`?krY;&^;d!?wqVX5jG%t$AXZXmk%cAic+P-)x8sFiiS6+?Af0$JLMl?Re
z$H#7t7W?n<Vc+f1_!3V%*cpvK@ygLJqVXwST=#V}e#P%fzKh1U_=fd(H2%fe?aoBw
zW9)J4LNtEH4`2R08egL&>z`=+joZ8$qVYL8pKprB@0j`OBQf|MmrZUTga2`BXO|d!
zke?jx9)llp%i~@#_#&T;=@WxLa{Sfc7<`hgUyh8yFS&MbLJYo1-y8j7@J}vXJv0U%
z<%I#MG59Gxu8fPpS2<vDW(@wyl%Sb0_$;l5X2;;S?3On#2H)k0hbv<6U)opK#o)ti
zAO1uPeoWg}i(>F){*<vS27hMft1DyhX~tH(5`$mUXt5y%-)8WVO)>a4n_RcW;N#rB
z>SG<*PI{(zd=`VR^WdxdV(@ncdVUjw&$DRF(HQ)mE4rSH!T0&<bLV34e=cr)DFz?t
z#M)~y_(9wKeIsVBe4(qS-ig5<>iF%07<{5L<6Fhz7kzns`&fLV@3nV{75ne?MoITr
ze57^9J!A2cM#lDz#aDW0Wl${s(*C!?WAT};NQ;ZbZ+hr0Yb?Igv(1BI@t=M-Ze%Pz
z)K@o-iN%kaawj7eU+T#rQ)BU`4tOyq7N6?VXXnJ?SKZvZBo^Q5=DC%z_*WNgvBlzJ
z9eCr3Sp2Lf!xqQlYaL#+EEa$3%C}d>iv9Qg?85(I@w@Knu|5{x>)O<}WAVREdTdK9
zKG;9EeHe=$cJldMvG`(N@31Epf9#%^1F`sIcTfE;7QgJW1wY2(o3*@kIu`%z-h=03
z@zMJHemNFDZAR<AV)51H`rM4gUpq44ZmigUpLS!KWAWR*n%gQ4->pMc`#Ai!qn>t-
z!-qR-Ww$u|xD(cS#No^J*z6mJKX>Q$zH#_;19yhT;nywsG&&C7?$X_fark%5PY1-|
z;~lbdXdHgt^V>(o;p<J?oF0e2_l0$n;_&&ty>eO{e&6L!=f>gt9a}Xw4*&1P+>$ta
zz(dDW#^DFHC)ncf1uyh@A`X9WcI!oP_=KH)UmAyB__>42<M0ii-?%ys|8R>1Yvb?{
z*Jr&MhoAV9=*@BXiqqP^ABVsAgL5Cp;WPeY%kDV*#@Fq8<M18t8+kAe|8aiTBXMH?
zd!0S^V;p{D?>A1z;Y*IlKOcub*)`~L96seee_V^huiXEw8*%uSpUG~B!@s=2y(tbK
z^D{rRh{w-tJl!@PU-K6Uj`8@L9k02@<8$u2sz*G2XQ#nl@%Wzi{_Pi!|2cVOU_3tP
zrHNtj_@OtPi;l+^{gjy)k3Txnb3i;k>CK-EiN`Pf_qddJeAD;;921X!`iI9e;_*?J
zcg>2&Pknyl%y@j&U1Dd)<FD?#uP`2;^_kStc>LA{C#vG{UGLAb$K$`g`s)+%_^^*<
zFN(*H{p7`^@%XZvr!SAkpPhVWRXjfJk>g*B$FJ>vctbqC?GO5IipRh0x_wJLKJIwm
z599H3_kRA9czoR_?tdPSzdLQ#SMm6~pZ)ewJbv%zBfgKv_dR*V@p$~-S8tz=#|NG?
z?tDCc@Nru&#p4SPceoahKm6E?f8z0p$9{Y}9>4f>hsJn(<D)VkO29wf^meNReB>qd
z4hi_l-|Fv_Aojoax~ID&;4h!{UC#u3=I5Nf6Y!gRrT0$2ckcT_U;_U0tKWqt;6pEN
z7oC6~edmCL1bpdxD~$yF=}X@klz>mY=h@*2_|@||q$S{6FN+_SfPXzXXHo(__V1TW
zO~B9Yu{}EhUwhDr*$MdD@7yU&5c}VILHE)G{O(7hs}k_NpB`;X5c}U}eg5MK_}~K{
zU6_C$zIgeP1bp#jZ$6(O_P<ZeM=KNX$$zwWO#*)To8PTX5c}Wf?-Oq%;Gci<+@=J4
z^llfoB;cn{x%5E-zWRhqI}^nI_qlZ8vjlwhDd+Yk;J2T5;y?nv`%&M0n}GlR>Yif>
z`0y<so=CutpZdm`1bq2DU;H%zfBx(C%L!ut{V(QSOTe%HOX@!f`1V&s-cG>3->U1q
z1bqBq^$!y8^LPHSWg@=*_qVi7#NXd;QO87l{ynC<B;xnK5Y;Ua-+xXU_e8P({;!_!
zPNWau`8Rqe(hp!M2~4CfU~NKZBK-lo9*#<+Phjc(xJ3E|x-YUM(l;=9cyc2B1L<vs
zCelaHa_`7Q`U&#uMkmr&@KogZM6v$?ldn!nq|e~D)l(DcH}D;qok-t7kGpw^^dIco
zP>@I;Lhsa)MEVhuZkH$0m(XT)O(OjX3zN)5`V>Ar^F$*33UAgtok-uppsvp*iv16G
zY0LA8^fA0LWMv}#3>iPKPNc8ltHRe3#r_9eX<DC1pTnomyp>45!=P^OCjQs=uy$J_
z{SQU{A0^TU;kfyeMEW6S_WL}MzKFc{_9oIF;T3!!kv@q<8xJSaFR{V<Xd-<RB`+OM
zq<`X{_NNo+qwuz$OQfIT;lD2=(pT|f=9NVHD~|8KmPnt)!O(va>9;6Yc`K2=i!bio
zNu>W`-;}0A`Y@_KeK?7Jj59r2C()PjPnkm!{Tc6n>zG8JhM%8n68##3tGXr8x6$>G
zTN3>n%X@ey(Z{i8mR}P69ItK*ND})W7;rB*iT;l1{lk;!^BA%qI*ERd(_h6W(f8rj
z%9=#~heL955`7?V)(uG#`yY7ygAqyeg<Se0HHrR^r#;h?=o2}amXSoi$dC5SB>G0`
z-kFv}|H#qf*-7+~9Bs-=qMyX>TaZLw$xlOyljtuwl~<NTpUKltRVC4Ha$#Lv5`8CE
zK7BNa{*#qIE=Zye<;L$%CyD(Js=vP^iN2IKIzFF7e@e64iX{3}S_Z62qF-fe_$x{D
zt+b7QJ&FF6cGfqN=wsR5|Lr9DS=tPEH;KNMM~rPr^tWtE_%Mk+m%EWWljwK(CvbNX
zeJ{(rzD%P3<&^VRN%X-SeE49J*#F>}*AFMr7qjm4_eu1}JhS)5B>H6BHl0kOUuNvm
zGfDK#gcqMrqJQS&wBM4%{s;dSd^L%FnjLNaOrozQ;{5d_vH!v8AKgq6`ycGKxFLyt
zn?;$8N%Y;k64;zX|4l|i3k!WXAAQ-{LO;%@iySQU<>aL~TIkRD*u}*{pU%5Kbg|H{
zGwg*P7W#IcPW7;e{SPT<>tmshr~Y$43;jI4<pCD@dg}dyE%f&koD8+l=d<vsNDKWw
zgCk-s^!;r7Il)5z&wGzsE%X6p_$OQF2ikCOutn^D$nyN*7W#t%+KjT$Cp2~4Xbb&9
zv5Dg>^bKu4nqi@T=vZ#1g+8Je8>U+5C#rvHrbX<3NTcg4i`f5=^{?hz=rj7WPoaf=
zqZ6BpE%Y7bgq2z7KYC$XrA6$2zZqe*7W$EnZMIwJOZu(P;}-gpR=)bAg+8S}To+mB
zS33995(|Ax^BbPC(7*In?u!=sm~2N^TIgr`H(|AfzNWV8Ua`>Mw7d1|7W$lA@;6xM
zcWQHRqlLbwHGST((EoJgvG*+WL9IKz%|btvYxsv2`l9@v++m?V>c^jUS?H7M)#q~y
z{ZgGu_gLtgTC@8r3;k1HwK`}K`ycx3$io);sctSkVxh09;m9!y{Z*?Rf3nbLb#lZh
z3;k9fE;wVM?<(xmUo7-r4ZCr{LLXL>?_~@9SZU*ax6qemef&?0*#FQ&?_Rfv{SUqQ
z)4vw_wRSY!w$QiLv)5e<{af7!-M7%k^?r7<g?_HzA8lc!uWQ$uR#vh9VSyjCwbJJm
zb*R0Sey>w!9j)|zxm|a*(*M=a)Y(cO*gS{sR{Fsn@9bu!FD%U6(@K9>wU3XLKCvu6
zKP&xWKl}Mx=^MM%E6_^+*jt_<R{F^5yM<ZlCp+gDX{E1hddnCq{bhBx<E-?VMO;d>
z(r@<oF{_onvx40Ntn{B<e`Ao9KD72rhFa-I`*Pk0D}8BBV@6r&PrDmB+De~VO^0+V
z{c6iEkGImdHuSTJR<Zx#FT9v(rH`#*)>JF~Y&T<OSm|qP(<;YGf7=J&&$80zc5hX_
zRqTKGiRlGa`rcA{&$H71Ht9-<l|HzpH_NQ_!zJWYTIq}H=v8B-Kd$OTomK3AMD4St
zm43O-10J{1H#hj-1y=g!I=sHnN*~>vQH!ng(@kqwVx_O{+N;l5>96ZJ=mjf%cKa_c
zx6*IdW#LO!`tBP2R$J-6tN7x7R{HRsp7ffPe!S3sUboVhSFm7%mHs@V>qaYmdT+h)
zwv~RpHzPJ%>Dx=#{hpQnz3jo;tn~5ue6!t3KVNz3M^^g!vX1Pq(%<*<s9je2{Qf$)
z+bZ@ya{0h7tn~eT|H&RJ{eNpizp~N?*lOL^R{8-SI3Kdo7x;{M*edov^4&kav(hJ+
zoqp6xzu>z&f3VUwxY*+-EB%A_?I*4D5k7qGw3U9s)d^><^c8-+{1+?zg$w`u)k>e?
z=>fl4={Njx`DH78hY6RiTIoL=8hOo1AL14JUsn1NdmgxMr7!Wk<G)t=6XVivS?N>s
zT~TkPU-9)H?^wnDM{RR%w9>ygE~UvzALF70%~tvuM}P9LL0{wBf3-B|Z(QNo+Mv(T
zWmH>(en+2b2ZO%HJ?lCcV*jIWA9OV6gWUPIlR-aZCudiKzQ~5KE(ZOP#i`v4`Xp=e
zdl>Xfc6r>*pl>qyWe<b?$>w*w4EiWjcl#LhQ}#RTYtUEu>dD>){gtm>@HgnQ4F99A
zLBD1C^&o@3%hvyf81!F`_&3y`57XnHaD#r#$F4;hV*jHnev3Bf&%Ad!)}T+*@kqQu
zzvlKY5)Jw`uWYdx^l!fNKf|Dpv-zn32K}5Div}9>bxs&J*r302QtVKJKF@32h8y&I
zcB~&^(D(V-(G-LJ&j*`Q4f;U8eQdNrKWOlTu?BsiJp;xW^oOo&7;n%gx^7>FLBD9y
zbCV4EMsqVV4f;n_bYaj(ntgt%K|g8S>(dSTO4m%AY0zK#tXqyjpJ~VAxd#2F?o09v
z`c8NB&o}5lz4-4OgFe*%tt&9-N4=O<WYCwo<K8@j{#3X1B?f(}?T42d^s6rZv&^7x
zb>*`a2K}pH!Bqx*tQiNY4YB{R9cI=V^tGnmtuw^_$9gWc8}zx>dOvE=@0z>yF@wI>
zvz8|e`d=>`SYXfxTQ=q?gMQc-PAoL&i?wDhGU$)3JhRxKPu7yT#GqgHxf9PC^vxEH
zdCs7J_Vj^e27R>0EH4=J(@xy_q9OJ_F5i2FL4R$Vr7I2kY$NWzWYBMWb;c?~?0;PF
zfz^iC|G37W{~7e*PI&eegMM7=pRXG9<-R{`twDe8`|Dme=+m{_TW5&<j~}15!Ju#V
z?(1(D^zR1z`=%lGKmMZemO(#n;4^O<^z}CVu*smmH?!wvgFfHEQ{Oe{_uci{dj@^K
zyUuMf#Qw(*bK9nW-~RY%<KH*v2X67~c7wj)@I4<G^auZO>qCP+;n3b68)E+xn#b-i
z=o_AF-)Yc4+<)UI27ScazTIWePyFtUPYwEtqg+2T=r0};@wq{t@x|0H4El{7^1n31
z{wI9;=pKXq<GU;N8uTH5`PM#zeq`63Um0Tm6aLx1-=IHv;<2v{vHuApem-E(ue|@)
zgNE4ugl{h$GU#8PdgU8~KIWRshYk9fy)S-i(APZr>~{wJ&FzmLG3awnJM_Ilzq9A=
zqXvD?mG2%i=zpHP<_AOUf8y6q{b-2&PyB4&af7~SW5Q1c{m~;5P8jq_|KfJipkMmI
zy_1I6|HO?aP8sx1pW1fXppSaxqMr@=sn1M3W6)Q<IsB|4_CK*zi*p8j)>n_5GsONU
zj$iYOLErVrobv|#*WU#GYS4#${O?~4`myu2UNGp(UNG;XL4S5&@NWiv+LJE-X3($g
z^6DjnzU^`8mks*2y;@%}=;JQ?=!!u<_t>1PhS>k4ot=I+#QrC}z2kR-K5yS?e;8u_
zllrv0X3+Qj{)TG?{oh{?{L`QhJoo&c2L0emYW_0l3%9uZZO|WHvGH$%KJoa3>jwSe
z3l3d3=o_Cn@gIZ!@sBS4W6($bzk(YE{p9U$-Z1DZZ&~@TL4WyzJO3K=nJ=xpY0z)(
zee0${-+5BeErb5^^OtTJ^r3gmylsg6x9t7)wn1O|!`6C({`3Ry)Eo4vckk9<(64^O
zY%u6sAA7mMpnpAS#2te^_V?boW6;mO$>FX+UwcU2T|?}@HQ~#<hS-1Wk?!{l`rZF5
zyl060x4!VjJwxoj^-HHlgFg7Gsf`Bx@H^gaH2&+0|F_YgKmKUkeS<#vO?CGT`sF)(
zcHf|HzW)AwgZ}ya_$Grs`kc}xgMRueo0<&z>TmwiWYAy#w95m7KKl*H4-ES4M-)FW
z=)136^S}`MZ-nf7V2J%U3jTOti2XMr9GeZX|Hk8?&4$>2V^V6fA@<+cIj7kW`)|Cy
zpxF@nZ@B!g*%140wBOcji2XN~>}@v0{u?WQXg0+D8v(yI8)E;Bfqym|V*icHx0(&H
z|Aup8vmy51*!Q5>5d7bt|0njpKmWJb|Ni{vV*mT|-xvGepZ~qs|Ni{*#Qyi^pD*^m
zKmR_l|NZ&*i~aA<pGWL}fBt-8|NHaj75m?xKfl=j{``H!{`cqaC-%QTe_yfx{rUTg
z{qN7uL+pQlem-LV`}6Y>``@3RpV<Ea{5-|}58&r3_J06BZ?XRa`1y<dAHeTJ?Ee6M
zKVts}@cR<`KY-t#*#7~K>h~%3e*nK<vHt`3eT)4c!0%t|{{TJ@V*dy5`4Ia*fX|EA
z{{eh{#QqQ9^Cb3v0G}_h{{#5EiTxkI=TGc^GM`7W|H*tl#r`Mrc@_Jg%;#6^e=?tE
zvH!_@zQz70^LZEhpUmf9?0+)f2eJRjd_TngC-Z#~`=8ABN9=zx-zTyE$$Y=W{wMQ&
z6Z@ac_fPD9GT%qB|H*tm#r`MreHHtk%=cI9e=^@^vHt`4evADd$oF0B|3JR~V*dy7
zJP`XokmrNg|A9O&#QqQD`62dyAkP!A{{wlxi2WbP^G59dK%PHh{|E9s68k@p=abm~
zfjqCo{tx8&CH8+H&oi<A19`rQ{U6BlPVE0co_}Kh2l6}=`#*^1quBpJJTJxm590YL
z_J0u1Q?dVpc)p7LAH?%k?EfI1zheIf@jMp$KZxhE*#AL1uf_fk;`uH1e-O`evHyd3
zzKi`I#PeS4{~(_KV*dy6J`npqi1&lo|3SPj#QqQB{UP>$5bqPQ|ATqIi2WbT`$p{l
zVBSAs{|ECv68k@x_mkNF!Mv};{txE;CH8+X?=!LggL%J+{U6NxPVE0+-hX2M2lGA@
z`#+fXquBq!yf4N659a+T_J1(%Q?dVpdB2MNAI$q!?EhfizheIf^F9{)KbZHk*#9BC
zuf_fk;r%W4e+ch$vHwGOzl;4J!uwwA{}A5)V*iJ59uWIKg!6&e{~??g#QqQA{2=y!
z2<Hj0|3f%mi2WbJc|+{~5Y8WB|A%lM5&J)c^NHC1A)Hsl{tw~&BKCg>=NYm8Lpa}v
z{U6GCN9_Ml&Oc)RhjJbg`#+TPk=XyCoR`G@59RzM_J1hnDY5@UIbVtWAIf=4?Eg^C
zUt<4<avl@=Ka}&C*#DuN*Tnu0<@_f0e<<fUvHwFk---Pn%6U)h|4`0<V*iJ79u)gO
zl=Gq3|Dl{0#r_ZD{3!N+80Sf`|HC+6iv1tPc~k8FFwUQ1|A%oN75hJo^QqYXVVqaR
z{tx5)D)xUE=UK7;!#LlH{U648SM2{V&c9;+hjAVj`#+5HvDp7%oR`J^599nS_J0`X
zX|eyqIA4qXAI5oG?Ei4i-(vrVa~>D_Kb-Tq*#F_2*Tw!1=lm}Ae>mrPvH!z4-;4bp
z&Us(#|8UO#V*iJ89}xRLocn>;|KZ#h#QqQG{vh^$IQI#$|HHXoi2WbVeM9X3aPA*s
z|A%uQ5&J)!`-#~9;oMim{txH=BKCg-_ZhMOBe>s){U5=7N9_Ly?muGxM{pk!`#*yF
zk=Xwc+?T}ukKq0!_J0KTDY5?}xL=9=AHjV~?EeVvUyqJkJ%am~*#8mS&&2+Z;JzmI
ze+2h8vHv5u&x!pX!TnC`{|N4TV*f{Q{}cN^g8QJ@|B>7e#r}`vz9{y8B=<+L|0B6i
ziv1tS{Zj1zNbZ|r|3`BF6#GAt`>5Fek=#$k{*UCoD)xUQ_gAt1Be~Ct{U6EwR_y;s
z?z>|DM{@ra`#+NVu-N~R+>gcnkL12A_J1VzXR-eyxlfDzPvL$o_CJODw%Gp^?%!hn
zQ@D?d{ZHY3F7`i#`?}cw6z=b0|5Lcni~UdGelPYvh5NqP{}k^3V*gW^2Z;SoVLl-C
zKZSXL*#8vf2V(zIm?wz+Phq|w_CJMrgV_HR<_}{3Q<z7H{ZC;&A@+Y1^9r&5qnKZa
z{U60VL+t-3<{M)FM=|dZ`#*~LhuHs7%tOTfk77O|_J0)f60!fIn4gIKAH_UH?Efg{
zD`NjgF>ew3KZ^N_*#A+?W5oWCVm>4Ge-!f?vHzo(--!Jm#XLvs|0w1=V*f`m?-Bc-
z%KS&{e=74JvHz*ehs6G;GA|PQpUV75?0+irB(eXg%$LOer!sF6`=84EN$h_r^C+?Z
zsm!Ou{--jp68oRZ{7US9D)TI{|EbKk#Qvu;?-Ki;%KS_0e=74ZvHz*e$He}pGA|SR
zpUV79?0*{bG_n6_%-6*Jr!j96`=7@AP3(Uf^Ek2pY0T%u{--go6Z@aW{7&qD8uL7{
z|7pzk#Qvu-?-To<#{5t0e;V^ZvHxkz2gUxUF)tMRpT_)9?0*{bM6v&A%ooM}r!j97
z`=7@AQS5&j^GLD(qnS^N{U6P|Qtba|=9gmsM>Ee9`#+lbrr7_{%sa*Yk7oWU_J4Gk
z=AmN$M>8K4`#+j_so4L~%umJsk7k}K_J1_<Rk8o0nYW7lAI<z#?Eh%yv10#6GoKav
zKbm>1*#FVYZ^izPW}Ykde>C%5vHxS3_lo@=!~9q5{}|@MV*kf59~S#RhIz5r|1r#u
z#r}_Bo-Fo%4D)5N|6`api~S$N{8{Y(80OJp|Hm+&7W+Sjd9~R8G0d;U{*PgvE%tv5
z^KG&JW0-e~{U5{pTkQWB=HX)h$1ook`#*+xx!C`)%+JOCk7b@N_J1t%b+P|rnYWAm
zAItn*?EhHi@nZkSGM^XwKbCpD*#EK2@5TO)Wu7nge=PHTvHxTLoA<X~K9>2v*#EKY
z1H}H1Wj`SHe=Pd~vHxS)ABg=Q%RWKu|5)}5V*kgoZxH)Gmi>d+|8({dV*k_GPl)|b
zXI~-qKb`%B*#C6)8Djs_*>8ybPiNmD_CKBdhuHsg_90^b)7g)R{ZD6KBKAL>{fXHB
zboMD?|I^v8i2YAz-y-%uo&Ag0|8({-V*k_G&xrj`XI~@sKb`%J*#C6)Ib#3Q+3$$`
zAIH8&?Eg6SKVtvKu@4gaKaTy7*#B|ti^TqqV}B&}e;oTHvH#=PFNysh$G%DI|2Xzf
zV*kgnj}rSoj{TI_|8eZA#Qu+Ce<k*R9Q!P>|Kr$iiTxkPzDw-?IQCy+|HrWp6Z=1o
z{g~MQaqP>){*PyWCiZ_k`!uot<Jqr?{U6W1P3-@8_HSbU$Fq+U`#+xjoY?>I?CZq-
zk7s`;_J2J4JhA`d+3$({AJ4u|?EiT7e`5c~vkw&eKc4-d*#GhD3&sAAXMgy~jzi<w
zCyM<a&wf$t|9JL|V*kgpe-!&ao_(a){|W3T#r{uVUn%x~0{cs`{}b3}iv6F!epBrK
z1ooX`|0l5j6#GAceW=*~3G7G3{!d_ED)xT@`%|(16WFJU{hz>oRqX!+_N`+7C$N7N
z`#*twtl0kv>}SRPPhejw_J0EVTe1HW*yoD<pTK@s?EeJzy<-0}*#C<C&v;b(V6p!h
z?1#nvXRt38`=7!7SnPiW`(&~I8SIzE{%5dn7W<#U{#opQ2K#8S{~7G3#r|iouNM2C
z!Twt8e+K((vHuzDx5fTvu<sW8pTYiH?0*LPaIyax?8n9aXRt39`=7!7T<m`a`*gAY
z6WOne{h!FbUF`ov_U~f<C$f(h`#+KWyx9MV?CZt;Ph@{D_J1P#e6jx%+3$<}pUA#n
z?Egge|6>0qk_Qm`KaqTZ*#C*-1;qYOBtIbbe<FDTvHugv7l{3zNZvr~|3vZ!V*e+S
zM-clzk$i&K|B2)k#QskrzaaL15_tx(|C7i!i2a{L-a+jDB=Qep|0j`$5c@xge1zEl
zN#rHO{!b!5A@+X~c?z-rlgL+y{hvhMLhSz}@)u(NCy~bx`#*_%hS>i}<Tb?pPa?k|
z_J0z24zd4}$ajeSpG4k6?EfV4A7cL}kp~g`Kbd@p*#F7oMa2G3CO;zfe=>OzvHz3F
zmx%qJOx{H7|77wfV*e+TM-lr!nS6@a|H<T4#QskvzasX3GI<uU|C7nLi2a{T-bL*H
zWb!X!|0k1&5&J)xe2m!t$>e3k{!b=9BldqXc^a|*lgZbJ{hv(UM(lqk`5UqSndEWA
z{%4ZU5&NG>UPtVICixw)|C!`@#QtZJ?-Bc-N!~~7e<t}KvHzLmfyDl2k`EI5pGjUw
z?0+WtA+i6N<cY-oXOb@x`=3ePNbG+m`6IFandFhg{%4X;68oP?UP<hKCix|?|C!{O
z#QtZJZxZ`Ig}js4|0(33#Qskq4<+`03i&9p|5M0IiT$5KeoE~B6!KJ6cg9a4UnTZ`
z3VAEB|5M0ciT$5K9!u>16!KYO|EG}G68k@e{Fd1NDdf4t{!by_CH8*`c`vd5Q^<db
z{hvY}Ozi&@@?m2Cr;ryD`#**JnAra*<jKVTXOS-x`=3SLOzeLa`7^QqS>(~g{%4U-
z6Z@Y<UQO(O7Wp-?|5@bO#QtZIZxj2UMcz&9e-`;SvHw}*;l%!Dk&hGmpG96y?0**d
zIkEp)<mtrzXOXWH`=3SLPV9dc`8%=yS>*A={%4WT6Z@Y<UQg_Q7WqA~|5M5HiT$5S
zzEAA`RPuge|EH4w6Z=1vJfPVBspJF2{!b+@DE5CU`9ZP&Q^^yG{hvy{Q0)Iy@`hsn
zr;<Mu`#+UDqS*hb<P*jIPbIG?_J1n*MX~==$uo-mpGv+_?Eh5qj$;3(l7AHYKb1VB
z*#D{IBgOttB`+!Ve;WBovH#P^Q;PkcM!r()|1|QJV*jU+zZCmFjXb8<|7qki#r{tt
zuPOF_8u?AJ|I^5Giv6EPzEkY~H1eKe|EH1v6#GAoJgC_JY2-u2{!b$>D)xUG`BAa|
z)5w#G{hvm@RP6sW@}^?{r;$Gu`#+65s@VT&<Wt4|PbaS`_J2D0Rk8om$+L?6pH9A2
z?EiG~u44bElYbTaKb<_R*#GI|W5xbYCoe1Ze>(YDvH#P_(~A9{PQF&`|8(-UV*jU;
zzZLsGojk7C|LNp&#r{txuPgR{I{96(|I^9yiv6EXzE|x3bn?Dp|EH7x75hJ(Jh0gR
z>EwgO{?8yUEcSl}`C+mDGsqK*{hvX;SnU4{^2TESXOKS@`#*y`ve^F_<denz&mgZX
z_J0QXWwHM=$TN%mpFzG^?Eeh%&SL*(kbf5YKZ889*#8;iqs9KuATKTUe+Kz!vHvs3
zQ;YqdLB3k-{|xfhV*h85zZUyHgFLp_{~6@7#s1GEuPyd}Ci!i#|1-&Ri~XNTzFX}7
zO!D4h|7Vi_7W+SwJh<5ZndHO8{?8;YF7|&W`EjxTGs%;S{hvv`T<rf$^5$ayXOce`
z`#+OBy4e4j<kQ9e&m^xd_J1b%b+P|5$+L_7pGm%5?Eg&i?qdIEl7AQbKa)JX*#DX2
z<Hi1Glb09!pG|&V?0+_Sda?i6<m<)$XOp)V`=3qzUhIE1d3>?|+2r%Z{%4cd7yF-0
zeqZc=HhF%r|JmgG#r|iL_ZR!0P5xi(e>OaT*#B(!0I~ns@B(80v*8EC{%6Azi2cuo
zFA)2m4R0X!KO6o)?0+^qg4q9T_yn>4Iq(W%|8w9M#Qx{NGl>1qfo~A|p9Ak8_CM!8
z{vplCfrk+Lp93Eu_CE(+LhOGI{Dj#59C!+`|2gm#V*hjCEyVukz+Z^{&w<Af`=0}!
zA@)B9UPJ7E4*Z7L{~UM@vHv;n9b*4;;623t=fHo6{m+315&NG5A0qZY2VO+%e=hup
z*#BI360!fe@FimZbKy<I{^!D<i2cunM-ls<3!ftPKNns_?0+u&irD{Lcown$x$rGw
z|8wD8#Qx{Pzli<Mg@+OQp9>!&_CFV1M(lqs{EXQDTzDF>|GDrrV*hjDZN&cP!rzGf
z&xOYk`=1M+BlbTRUPtVIF8q$z|5@-nV*h8s_lW(U1@9yFe-`|Y*#BAZKw|%A!3T-`
zp9L=@_J0=qkl6oO@I+$&XTcYV{htMIB=&z6{E^uIS@1|=|7XD`iT$4iuO#+=7W|Uf
z|5@-%V*h8sH;Mh91@9#Ge-`|c*#BAZP-6dQ!AFVxp9L=^_J0=ql-U1S@Kj>|XTevA
z{m+B968oPAe<k)m4<1YGe;$06*#A6uEwTT3@LOX4^WeF}{^!AWiT%%m_Y(V`2mdAZ
zKMx*E?0+77nArb3crmg6dGKRm|MTF<#Qx{Omx=w)gEtfVp9g;?_CF6EP3(Uje45z*
zJa{#+|9S9hV*m5t*~I?m!M6>#a5E3yP3(Uj{F~VS+3;{;|7XL;iT$4qFDLeYHvF8}
z|Jm?#V*h8u*NOd~4R0s*e>VJ`*#Ft^cw+x&!{>?ppAD}k_J20~p4k7{@O)zbXT$f2
z{htl*C-#3f{GZtW+3<j3|7XJoiv6DrFDUkZHvFL2|Jm?_V*h8u7mEF#4R0v+e>VJ~
z*#Ft^h+_X|!zYUU&xcnO`=1ZLDE2=eo>A<7K76Ct|9p5yvH$t-k7EDx;UUHT=fg*e
z{m+M&6#JhKKPmP<AD&X|e?EMr*#CTZOR@j?@Rwr$^WibY{^!GIiv7=r*A)Ao55Fn)
zKOde`?0-Idr`Z2|cu%qa`S71&|MTHN#s25Rhl>5rhZjwG`DQ-+sM!B}cv7+da~=|3
zD)xU4ys6m#Iq;`q|L4G?iv6DhpDOl$4!o+^|2gohV*lsBvx@zn1K%q4e-6B>*#9~3
zuVVk_z{86Dp93E&_J0n%tl0lK@Uvq7=fKm7{htG0EB1d5ysg;(Iq<h)|L4Htiv6Dh
zpDXr%4!o|||2goxV*lsB^NRhS1K%t5e-6B_*#9~3zheLA!UK!_p9>!>_J1zCu-N~(
z@WW#N=fV?<{hte8EcSmcys_B-x$wtg|L4LZi~XMqpDgx&F1)hX|GDtXV*lsDGmHJ7
z3*RjEe=fYU*#Eik&tm`Q!b6Mwp9>!?_J1zCwAlZ-@Y7=d=fYEq{hte8E%tvdytUZ>
zx$xIw|L4MEi~XMqpDp%(F1)tb|GDtnV*d-^xyAk$z;}!NFM#(J`(FV6E%v_v9$f5y
z0eraF{{nb%vHu0|<6{2{;K{}Q7r>W`{V#ww7yDlTe=hdF03KcJe*t{D*#81}b+P{i
z@atm#3*gzs{ujWvi~TQvcNhC#0RJxbzW^Ry?0*4#yx9K&czLn^1@QA?{|n&h#r_w-
z*FW0yPXWBW*#83fd$Iq8@c3f?3*qy{{ujdQi~TQz-xvE|2+uF}zYxA(?0+G=zu5mm
z_<#NX3-JNyKP$u!p#N?mz5xAi3-Jf&pH+xYK>zGQ`~v!S72+Gvzq=6sfc`9n`ZERV
z&sK<^K!4Ukd<FWm7ve9_-=z?rf&OlV_zm=TEyQ=Azk4D61N|%t@geAEQ-~iyKdVA~
z3HsR;;!n`evJjtwezryU74)+%!ndHGeG&cz{Vs~|G3a+wgr7mbt0H_2`rQ@bZ_w|u
z2%m#~w?+6J^t&#?_n_Z>5&j2#7K-pe=(ACTA3~p%B7710>=faT&}XR#pM*YJMffH3
zSu4Ufq0e3s{t0~+i||qCvsr|nLZ8(ld=>ia7U8eZXSoQUg+ALw_$~BVFT!`B&wdg9
z3w;-g@L}k?QG_2u-<2YK8T#(b!=It=(mZ?``fkm`uc7bSJbWAa?#;u$q3_~6d>s02
z&cn~4@9I2!9s2Ih!{4Fr@;rPV`fks|@1gJdJbWMe?$5*jp=ZH7d?0!@%)<|&XT>~x
zA$oSq!ylq&$vk`_dbZ5NFQRA7JUw#)_3W94e?-rsdH6{5Y?_CkM9->u_)7Hbnuotc
z&$4;=O!RD<r)ONCo^|u^o#@#&5C4gth4b*C=-F6|A4Si~Vtgrjb{6AL(X+G|pNgKX
z#rRe9tS!d3qGxY0{uMooi}A7O*<6gDMbGMDd@Xu*7wZ|`SI_cdd@g#n7vp!)v%VPL
zi=O?(_+RucD8>h)cSA9L7`-cs@x|!fQH(!E?~-DCGJ3ZZ<CoF9rWoIh-aW<mXY?*A
z#z&)fQ!#!Ty{n4x)#%+-jK4<jvSNHTdbbthx6!+<7~hTFeZ}~1^e!yXJF&0cjV1VT
z^sX$ym!o%Q3H}_tOH1@l?W=cd34R^DYfJF$=-pd_e@E})5_~**H<#!g9iVr03BDe^
zyG!u*=v`id&qwd}68t`T*O%b?(YwC{|BucBCHR1JHYmXlq_aW^z95|)O7I8iEK!0_
zNN0-@{6acwl;9iE*`oyikj^3{_=t2iDZx*qvq}lRBAs1I@E7SUQ-aS(XPXlIMmp=1
z;5*XUrv(3z&O#+R6Zz|GG#@{b&Pwy~CF$%mAAge0QuFaC>1;J0zmm>c^YJa|>@^?%
zlFnlD@iFOaHXlEe&T8}VHR<d&AAgh1a`W*y>1;P2zmv{-^YK0D>^C3(lg@(k@j>Zq
zIA3Q(f1MTQ<BQVSaX$Vioh9evlhWC8K7J{kHRt1-(%Ex9{wbYB=i{T&*>paBDxFp5
z<Ezryb-vE9eRP(ckIzbH+xhsdbk?1Z?@DLi`S`DN7M_m}OK0Qx__1_WF2$FnvvVo_
zES;rG@oDL7U5Z~zXYEpaTRMA};@{F)yc8do&gP}~xpY=9#n+{?dnx`do#jjMdFgCl
zir-6T{Zf2iI{TO6|I%Hc6d#!G2BrAHbXO?F7pA*IDgH3sB}(y$>26VqUrcw6Qr$Uv
z>+VsCe@u6gQha2(o0Q@w(_N($UzzSMrTEKqmnp?(rn^lkely*5O7WfP?o*2YOn0GD
zd}z8GmEuR!U8xjbn(j`e_|tTkD#NFyyHy!}HQlw!@U7|YRfc~}cd;^jY`UA3;b+rb
ztqfnA?rvrH+jN&J!{?^ET^W8i-Sx`wz3J{(hW|}>!7_Ysx*L|^htplL3}4)eu;Mb^
zA^mihEW;<KyJeZ~n0~rzmf@Sz-Lnk;obIA!_~>*uEyGWzyJ{J}I^A8%@Ym@sTZYe0
zciS@jcDn19;k(n_w+#QC?!smG@N_pW(;eAQcjYpCdAd87;m^}ux(uJ5?$%|xWBcl^
zU50N@ckeRY!F_cXFUQBHyLmZ&KHb&J@%8EMUXH&{clmPN>3wy#FURkvyM8&oKi&Py
z@&9QSP_CJPuVw?~_yIL5D90D5*+Dt}K+O`$@d;|SP>x?vvxahfgPJ{*;~&&4q8uNg
zW)tQ32{o%I$5*J?MLGUL%`(dI8EUpsj^9wTj&gj5nthbxKh!Lw93P@)BjxxJH7hB{
zm#EoEIsQb=Qp)iuYPM32Us1D`a(s)Ly_Dl$)GVePAERb7<@gyjt0~9VsM$?9{zlDm
z%JDgBwo{=QPcO}SD)2pO_EUlXQL~^5e2|(ARp5uztf&HCq-IAInj!VlEU5yYq-IMM
z_$4)Ks=zm?*;57nNzI}v@KI_uRe_&Uv#JVwm6}~u;IGsys{)^;W?L2bEj8<^z;~(H
zR|Wn{&B7}1VQMy3fgkgyjAa%0GBrD^z@MpES_M8$&DJXLYiib3fp1f@w+j55n#EP%
z<J4@f0zao_brtwJHM^_8->F$%1wK#B_A2muYSveQ?^CnC3jCj%1y<k#)oic=Kd5Gf
z75G9mJFLJTs##(sK2gmUEAfkJ)>w&eRI|rQ{G*yhR^lVoY_bwRsb-ax_)0aqti)fc
zS!N|ZQ_VIj@tbPaS&8pdv(HNWr<#RU;zQMJv=Tq6W~G&ynR;t>T8TeZv(!q>RAK)s
z@vCaqT8VE}vsdcgy)=uh#K)@HY^7$jUYgZb;%n9Hwi17<X1SG`>3V6lTZ!LQv))R4
zubTZ<;(ygFxDp?%X2X^EVKpnR#22gCaV7p(&5|qe$!fM-iC<Q;=1P3Cnmt$IpVch7
z5+AK*)0OyXHLI?~SF71|CH`8?vMce~YPMa4-&V8kDtxz^eOKYX)hxUUAFgKORrql=
zE3d+rtJ!%K{#?z{tMKV+wqAu_SF`pie7l;xS7`?Csabp#K3>h{tMKz`R$qm$SF`&n
z{JomxSK;&3Y`+S>uV(#K_<l9}ufqSUT|gB+VC@E~@B?dCP=zm8yMrqH!P+HM;S<(w
zp$fmSb`4edhP8XB!auBCL=`?_?Ix=56Khvdg|Aq<iz@uZ+GSMXGuCdS3cs;-9aZ>_
zwfm^Tf2>_d6+UF`Myl{5YgbZ*FIl^jD*VaXrBvZl)^4Q=zp{2MRrr>*d#S>|tX)hs
zK4$G^s_`>xS5u9zS-YER{LR|sRO55jZl@Z*vvxhz_@1@<smA}TT~IYXXzhlo@k47@
zRE;lMyQ6CS(b^?d<CE5IsT#kuc1_jzrnP&j#y_oHR5d<o?WU@=qjJ}-sv2Llc30K-
ztF_Cj#%HbFRyBTW?YgS*U2FGMtsR)Vc45`{u(cbj#*eLCSv9_F?ar$4XKR;MjZa&<
zwQBs@+O<{V+t%)_8vnL-an<;^wVSKP&#hfuHNI}`?yB*3YnNAz&s)2_YW&{X^;P5h
z*6yzw|F?F5)%d`*8?4rj&`rC-YJB0^9aiHH*DkRdpSX65)%eA=YplUHuH9n|{&DRh
zYw(e4H(7(9T)WB|eC66**5EJKF0%%oxptd1_|3KJtigA#-DeH{bL~QF@S$rrT7w^5
zyV4qb>Dryv;7`{swFaNMcB?h`)wOG_!MCp6YYqN&?P6>2v1>P5gP&cy+8TWA+TGUR
zZ`UrjMmyb}+U?fhch|1B2H(4Ozcu*ZwF|Dn2d~|54Ssm-ifi!2Yj<3OKVG}!8hrBF
zE!W_e*RHt+-@JCuHTdVXi>|>(uibPFetPYyYw*=;cU^<OUc2lXeD>OH*WkC;uDb@`
zy>{O<`0up~uhCAthj!yN`0=$XufdnE-FXfEeC^U}@ab!}UV~p>yY?D<``W$N;NRCS
zz6Kw^cJsCP`L(OB#n-RheJ%ce?ec5!`D?ddi{D?n{#tzh+Wpt!|5p~EmOcPw18V69
zP*$Lpz5rzhYUvM9mY|kC0c8tnl`-h9tU)b(1IixM(m$XqLM?p+$|ls(PoS(qEqw*b
zF4QW+&`nu}TKWu>ZKzeop_{S}we%e*`%p{&fwB;_|Mel<F0Z8@L0O4f`Vy3#sHHza
zS&CZv6qK!~{jXo4>$A1WTy#_RqL%&zWie{$V^B7umVO3hHEQW=P<Er1{sv_^YUy)O
zwxgDQ2W35K>3dN2qn7>$WkG7`gHSf4mVO9jMQZ7bP<Eu2{s?7BYUz_uwxpJR31v-c
z>6=jYq?Y~(Wl?JBqfj=bmVOFlRch(0P<Ex3{t9JTYU#63wxyPS3uRqu>AO(&rI!8+
zWnt>*!%#M+j(!YfW$Nh5P<EzH8Je!j($vwXp=?bZ{Tj;J)X}%0>`fj08_MF;(Z``|
zP96Om%Ief9v(rV{ojUqEl;x?T&qLXsI{H17^{J!pL)o7?`ahHfs-q7?*`PZ5L6jA$
zqc23+p*s3QlqIU8Pej?GI{HPFHL9a;MA@S{Wstfki&RG+iLyy`^phy7R7YQlvP*UJ
zmnh3rN1utZO?C8}DC<;5--)tMb@ZPo3spxSin394%1CuqR;rG^6lJIC=uc6Ws*XMt
zWvlAwS5elgj=mLTuj=SuQ5LI?J{D!O>gZ=tR;!M_7G<~U=x<S$tByVwWxML=cTv`>
zj=mRVzv}3JQ5LL@J{V=g>gb12R;-S`7-h%mlp%9fmaL9G8D-1r=$BE}td72!kJEmu
zqkl$Ov^r(dT$N3$qn}1uwL1E0lwGT%zeZWMI{IuDWj5B)Z=<YR9ep>-zS-!%Q5Mcd
zAC9tdHu`atm9x>8qwJiG{v2iLZ1m|UTW6zRM_D@?eLKqD*_6R^Q5MfeACIzmHu`y#
z)w9vpqwJoI{vKudZ1njk+h?QSM_E4`eLu?n+35dK7SKi?kg|a``hk=cw9yx&?4XVQ
zAY}<{^a&|jXro_9SwkCrL&_f7=pRxR(MBJUvWYhOiIi2e(O0DGqK*C{Wf^Vs87bRn
zqu)qbM;m=d%0AlYKT;ObMjw*0kv95~l$Es6m!#~Zjs7HMDQ)yADO+iyUrAX@8+}X4
zUfSqiQWn!jACt0~Hu{;A)wI#qr0k}R{w8HPZS*-Q+i9cUNm)-DeNW1M+US2$7Su)`
zl(L~V`k|B+wb2))?5K_YC}l})^hqgOYNKCDSyLN*Q_7y&ltFb;7S%={m9nWeWmKJ%
zRkhJqrR=JW{wifzZS+|w+iIiVN?BJMeOJo9+UUPh7S=`|ma?%n`mvOiwb7TQ?5vIc
zEM;kJ^l9yAx^1IhOIceReOt=j+UVa>7S~1}m$JEb`ni<VwbR$7?5>^uE@gS`^m!@U
zYgfj%ld`^c`o5I?wbTElEU=wEFlB@7^n)oYY^N_w*<m~VVagKQ=@V17*iOHgvc`60
zjyoxPY^Q%rS!6qXWXdMn=_gZG*-l@Xvdeb*%amod(`Tk^vz>l3Wu5Kxohkclr~gb@
zXghsq%0}DiM^jeXPG6d`({}pPl%=-Qr>1PRoqjcCt?l%!DSK_Fe@$6zJAG`*X4~m!
zQ&!tfUz@VqcKX|t<+ju3rfj#Jem7;k?ex7V`)#NHO<8a|eQ?T#+v$f>R@_csoU-F~
z`s0)(w`ZwOPT6uh{c_5h+v%HA_S~)vdPil^?ex(pn{KC{PFZz3eRayN+v%@UmfcRD
zowDtA`t6i;x6^m0?7N-*J7wYR^x-KRZ>JwmS$R8sdCJb)>CaP^-cFyMvh{ZQ^^~=@
z)3>MWy`BC&W%2Fw@hO{cr=L$*eLH=9%I@3g?^BlFPM@E${dQ&iJ1FaKr|(bMe>?qu
zVgc;*0g4T<(+?<Cz)oMF*a18Jfno{l^a+YBu+uLn*1%5Rpx6UD{exl=>|zo+h)uB5
zPbgNwPG6ze1v~wPVj1l88H#PNi*aZ#*1=BSq1XpI{fA;9?DQdujj+>?C|1HwU!vFv
zJN=1bDeUwqimkAVv1l*W!cO0!*b6)Ti()bC^f8LfFzII$t6|dDD0ai7zfmlQNuQ(G
z4wHUIu^uLUk77Se`X9xDnDjx44KeA56f0uV7b$kcq(4$Di7BSUL2QXB#>7Fai7Dp9
zLF|c1|D;$HlRiqZDJK1tVpU8rD-L2;O!_OuvY7N)ifu9Jw-oDQ(swEL#iajIER0DX
zrq~#heoV14CViP=XH5Dt#nPDcX^O2e>DLr%V~V+HC-%mqe^V@uDJG|#*c_97PO&;B
zeVt-=O!_;;@|g5_itRD!_Y~`6()TI$$E5#LERabbsMsKreo(POCVin|hfMlI#S)qH
ziHa>U=@%7iWQsXzC-%sse^e}zNgt`$B$Iwpu}UU=rDB&%`b)(!ne>^8Z8GUM73*Zu
zcPjSD6a&>(ER;zfs@N!#epInirkJU=Vy8^{Q^iu5^r?!iGU-<pYh}{6D)!10gVk0n
zmPsG0*esKNR<T+peXU}*Ofg(-#d4YSxr*&F>30?DWzzR5_RFOIRV<iEAFS9glYUsS
zVkUjDV#iGSW5tr0^vQ}XGwGKVYi80nEB4H!e^xA-Ngu7)G?RW>v1%rLwPM#yF>Gzb
zvYGVRifuE+xU~`MX3}>n_RSOn*G4RyNguA*IFo){v2rGTxnk$cUFy#jOJ~xjE4I!Q
zW7k@&ok`!W*gKQ{U9os3eY|4xO!|4n>Y4QQirq8m?-k2u(&sC-&lKa=TCAT*->=v|
zlm1_^fcp2vw-y^{(hn?F&=fP+TI`@nf3R3WlRjawg(m&NVhv6DhQ%J5^bd<gH0dK2
zn`qKcELPDJv)D@PqDg<TSVogRW3i1U{l;P)P5O?-KAQ9&i-k1lLlzrp(vK`w(xfk0
z?4(J5vRF!!K4r0$CjH7{Elv8C#a^29FN?)A>0=g~Y0}RuR@0=fS?s1sf3sLllRjs$
zou(MiN5p!X^gWCHH0gg93u=l9eMD@iNk6n$QIo!Cv7;va(PBwW`lQ8{n)FMHH8ts*
z7JF*aKP?v3q>ox`s!2b!SXGn0>Q*hznPONU5zA`QXDznX6yy4cSXYz2Yq75;{nuh)
zP5Q9K#+vkFi<LFS%(fIeYto-Bme!<C+vU|uCjHuCZB6>N#on6qZ;Qn>>EjlgYtqjx
zR@bDjTkNh$f45j(lRj^;y`~u7mSTNP`o6{fn)H8*1vcpe7aMHS4=z^N6f@jH?666H
zxL9J7K5?<dCjH`KjZON-#U7jVkBdb%=_41LY|>9IR@tPlT<o$*f4Nv@lRk5?%_jZk
zVx7(Z`pz%iGU-1T3vJSeE;ibvA6=}pNng6yX_NkRvD7Ag>SC)+`qjl+oAj-Vy*B^r
zUw`M0Ngun|Y?FR=vDzkm?P9l0`rE~Fn_{{j7Tax#@qSpWw@Kf-*l&~mcd_6meehz#
zP5R-*iktMsiyb%Vj~7dB(kCyr+@xP#thq_wyx4P74En=j(M|g3#ipC|(~DI%>8lsJ
zZqi>bmffV!UTnKbzr9#@lfHYg@1_{|hs460V&WeX8*hq{e@LvnDQ5m5vGb-F`iFMT
zX*R{wKP0x^6l4F8SbI~<{X=5!O)>ZniN!a?<Ub@f-xQ<&kXU_F%>F}S_f0YU4~gYB
z#q>WUw%-)v|BzUJQ_TNE&CSiG`2YX@Z#e;)`OoDDXy(5!XFxOmdpQJ}`RB<g(9Azy
zj)7+WeR2*o^Y52~pqW39oCMAM`Q#{Q=Fcl<K{J1TISiWl`^ag~%->IrgJ%A|avn7E
z_m=~qnV*N82+jO_<Va}d=Ot%CGe18$6q@;Y%Bk>xpRXJX5BPb@x$uCWzZ?t?_<hL9
z@POZs91RcneaYGIfZv}S4iET!%IWZc->)1G5BPn{`S5_>zZ?(`_&mr7@qo{V91#!r
zyvP~xfX|N{5)b%1$tm%G&zBq%55)ePa!x$p^Ct(z13r&(QZ(`Tl%t}F&#RmjO?-ak
zuxR4*ET=^ipKm!Xn)tlSdC?^H-;@KRiSL7)7)^XX<j82^`yyvX6W<>>G@AH6$*IxA
z_e+kACcbZSZZz@zlY^s)@1vX?O?*G)=xE~mDrZL%-(NXAn)p7;>CwdZTaJ(WeBb5#
zxX<@r4v_mi599>7&+|c!ko!C@<P5pb^Ft1i`#et)(_gvI^F@x4`#f*t9J$Z)M-Gzv
zJdflgxzF=Sj*|O4ujDMb&+|(Tllwf+<TSa@^G%ME`#kUDJh{*FPY#s(JP+kWxzF=a
zj+928mvW{w^8A!TrIF{UoGOhxU*%Y7<at}VXjdc8UpZJBc^=Ej(#Z2!j+REA*K)Qr
z^8A*=rIF{koGy(#-{p8|<asaWOC!&JIba%jAIJ&Q$ooN#m`2_ga>g|B{*Xhak@tz5
zGL5`nmMm(%$NNUknR~o{<e<67`$$fjd%U0IsJX}cO3s>lyuakIxySoVPMdqY-{iQt
z$NNssn|r+f<iNSd`%q4td%Pdz$hpV+^7-9U?(zPVL+2jvQ#p0+@qX<Q9(#}Xt(-ge
zc>l`5bC372oILk<Kg-dhVA;o}oIQ7Wf6L)>m-o4xK6iP)%kguU_r07ycX|KI0d$x1
zfSf>gIUmRobeHpjoI!UvKgc0;m-B?2LU%b|$T4)6^M;&5cR7E^L3Ee%h@3=sIiJW;
zbeHproJDszzsO;9m-CFAMt3>i$Z>R+^NyTHcR2sZfpmxSkeo<&I3LN8bcgejoJn^$
zKZOT<afkDioJw~%U&*m_hx3-4OLsVb$-#7o^O&4WcQ~KP(R7FNnw(8{IKRo^bcget
zoKAN*-^uZGhx4ACPj@)~$pLkT^PrqicQ_x)5p{?2qMT88I6ulE)xddDPN@dYmvT%s
zaNd-2s)6&T98?XQN9Cky;Cw1aRRiZ$Ijb5tzsh0Nz<E|qs|L=ua$GfV-j(yJf%C5%
zSPh(q<-}^>d@M&+1LtKqvl=)*%c0f4d0I}b2F}-VY&CG+mUF9t^S2ya^_<7$<f`X<
zE=N~A=XE)|>N&s5;Z@IhUQVxi&i8VB)pOpL^Q)fozZ_uo+y~?YtLJ_oM_4`g1v$g&
zxj)DuR?mGxPO*CK7jlf%bKj72te*Ra9Ax#}M|}K)>$#uQe(F`veMQc)dhRcBnALNi
zk<;up_ZvCRZgby}^XxYFA34x&b03lu?Kbx#Inr)(Uy?KJHuonv)NXU1l2h$A_bWNp
zZgby~bL}?wFFDw5|92mIC-*k@GdbFBb6=CQ?Kbx}Ioxh@pOe$=HupO@-fnZ>lk@F1
z_dhw{ZgU@$6Ye(mLpkDZabJ`(?iTk)Ipl6}pOjPX7WYdz=5BG{lymMD_fI+KZgC%#
zlkV34IXcVesIRXJ-<io|;_gI=CxjRzA-GeZNO3P-r05?hTBHSvmQtWdffgt&QoIye
zxWDn4Op=MayE~8|eb0Wg*7=+dla=J2v-k7heM*eFPP|u%S=Wj8D>3Xk@t!57T_@hR
z#JKCkdzYAZop}Ee1FsYBVPfKS;(bhvyiUBAiJ8}l_cJl{I`N(+rd}uB*TmTCz<ZmR
zdmVUx6N9e<?{Q-Cb>MwYjJ^)M*NNHJf%iKx{5tTSC#GKq-uJ}#>%e=Tn13C3{}ThS
z1N#7C0(M|OK#af+><fq)*n#~4F$6oXPavjX2lflZ80^5lftZ6G*gp`1umk%DViI;>
zKe2n4SqJtN#4K#b{-V9Kr5*bWVj8w%zd?+{cI-QddDxEq2Qd)au@508VmtOD#7Jz%
zzJ!>G?bx3XL$MwE6k;m2W4}U-#dhplh`HE~{R=S|+p&)!CSyDHGsI|Y$G(P`jqTXq
z5W}$@`y66Awqw6TjK_BDdx-hij{OfYAltAHA|_-T_Cv&oY{R~Yn2~MR9}z>c4f`Zw
zO15FYM2yKc?3;)=*@pcSF(})xkJ|n2XdCuZ#Heh;zKWQYZP;HC!?F$gEMi)=VZTL;
z%Qo!0h<VwD{TDGX+prHKCT1J<W5md8!@i7|nQhpg5ks>L`!r%|wqn0VjLlZ;+laZ@
ziv1fgI9sugBPM4n_H)GOY{kBgn4PWI-x0%;g4N!8i0Rpi{T?wsTe0sW=4UJRf5ZT7
z#XgXjpsm;s5+k$~`$A%dwqk!s4AEBX6NxF>iv1!nMq9COB<5%<_K(CMZN)y4n53=P
zPZFcF1^Y^3mbPGjNet5#>@$gJ+JgNiF-}{s?<D4F3-+JHKyAT3l$fY3*pCt;wFUc9
zVy3oWe@YD17VJ}rsoH}5Dlt}Dux};iY76$S#9(c~K9-oQE!fWzqqPP5T4J`gV1G*t
z*B0z^iRs#c{Vp+HTd?mX=4&(dzr=uT#y*&su+7*H6C<`6`(k3oHe-KG4B2MvlZh$Y
zjQuh(W}C5ZCgyB2_RqwiZN@&Dn6%B<PZOiI8T)Et);42*O$^&+?6Zk!+l>7-F>af&
z?<VGLGxp!az-`7poS3-H*pCw<w;B6#V&*nue@+bDChXIRsoRA8Ix%*eux}^kZWH$J
z#NchhKAxDoP1w&9qqhnBdSdoAVSi5y-zMzyiRs&f{XQ{%o3QUE=5G`B|HJ@p!aabP
zz)iRh5F@w=_X1)DH{pIj4B;l+6No9?g!=+9hMRD2Am(rr?hnKuZo)l+n8b~^PY|QH
z5%&sW7B}L4K@8(Y+%t%2+=%-IF^(H??;z%JBkmu>KyJi6B)juUBkm)_NN&WvgqX>V
zxStS1xe@miVk$S{zCw)UM%-J7x!j2R3o)1*agQM;b0h9E#At5By@r_0jkw<s!?_Xn
z9AY{*;=V(S=SJLni22-r`wuao8*mRICUgVtL&S(~z`cl=(G9pC5ktBG_atIUH{iZR
zjOhm4n}|8xfcq0Ms2gyPA|`bM?o-65Zos{YnAHuqUq#+o(13duF|8YL-y+6!1MXeK
zyl%k#ix}7qxQ7uFy8-txVq`bqUPjF92Hekxp<R!A8Zou&abF|Gc0KNG#N4jO{f!vh
z^|;3ole-@GIbw9z<6cM1?t0wsh~Zt2dmb^p>v7*B#&<pLeZ>5($Ni5O;Pto%5)-^0
z_d#NW*W+GD%<y{L4~ZdOk9#69#p`ijB*u6>?v2D8ugCq7807W1M-r2~9`{LNl-J>2
zNzC#(+%Jh?UWa=oG0p36-z3I)9qygPJg>w3lNjiAxQ7xGy$<(LVx-sMUP{dLI^0i*
zp<ai3DlygTa9<_HdL8bq#9Xh#{goK(b-2e8lf4f2Sz@%;;a*G3_Bz~eiQ!&{doD5E
z>u}#C#(N#^y~KR4!~K^S@U^%H6BE7`_hDkh*WzAG%=lW|kBK2)i+eIL<!f<YCdPa%
z?#;xUuf_eD81%K&{ohGU`dZwliBVsRdo?lZYjM9OhJ7vW*~GN3rSAVuV%*o_-c8K=
zTHL>hfnSSzI5F{SaUUl}el70h#LTb7{hS#3wYaAfQ@<AXbz<z-;NDKm{TkfgiNRlk
zdwlp;88x`i6QjQd_j+RX*Wi9n4F4M3^NHzSgZn-){%dgWC+2?*?*HTfs6ifpoB%b*
z2aqG626+K;2Gk%wKn{T#<O#?rP=kB{IR<KwHz4Og4e|%%AgDneft&<2$S07apayvb
zau(Dezd#OyYUCNnX;6)P133-|be*$<oCnp&Kac~V8hHqEB2*(EL5_rK<R!?NP>uWq
zITWgqry!?7HS!hYSg1zcf}9K0$X}3yp&EG%axzpSpFxg>YUDM@*-(xA200w6k>?<%
zLpAap<anq?-h-SE)yRL41ELyv5OP9PBOgMJh$`eo$Qe<E{K!8S%BzqkA*VzY@+IV$
zs6yU^oD)^ZpOAy13V9TAQdA+ILXL_m<W<O7QHA^pIV`G>XCbFW74j|QxTr$jg`5{v
z$iI*SqY8N#a$-~=A486eD&%E)y^gCweuf+xRmjtjQ=<y`8ggt@A#X#@jVk1C$iY#G
zJPtWIDv{42M@J>{I^^uAM1F@H9+k-Rkkg|Q`5tn7R3h&~&W}puf5-t+i98TFK`N0C
zB1cFi@<QYcsYHH=93qv-6OmJ-68R!>j8r0TB>QGsCGtn)AgM$iiJT;r$S0Abq!M{0
za+Xvgzf@cAQHeYgIZY~&Zz9J@CGt+>JgGqbi5w^u$U~76r2_dVa->usFGbFj3goBA
zp;Cc76**NZkgp=gN(J&(<Xovh{)!wd706?elcfUrEON9|Ag@KvmI~yz$l+3fJQq1#
zDv<9Y$4dqBUgUhKK>mvyFcrvykrSo@`7m<CR3I-#&X@}1$H*a5fjk*GWh#&_L*Nj3
zGjh(9BY#E?nsVgP$VpR<d>T1w%8^$iXH7ZsYviygN1lzGHs#2-k>jQuc{g(2lq3H}
z4xDo2;mC<oj(i+Ba>|jHBWF%I@^j?SDMy};oI2&m*O6nV9C<r(?vx{cM-HBH<nhSK
zQ;vKdIeN;G*CS_7Ir4kt@F_>0kDNYb$oG-srwn<&z0XR@kpCkGP#N-o<OC{1K9C$i
zWylMXGpG#tL2?L{Ax}t7p)%wP$uU%hydgP<%8)-K2T|Dx$|I7Ks0{f;auk&zuSm|K
zGUOM@VN`}ZBRP%AkZ&Z%Q5o`%<UA@v{*fF=WynL46R8aONOB~VAumbJq%!0u$)Qw=
zJS91mN|CRe&|FrEyd^o8N|C=L2U98XnB-(CMLv@pO{K_dlC!B4`Au>-l_JkcPN!1j
zJIV1>io7Q|pGuMcBnMO}@}T5|Dn&k&98smni;^>{6!}qdNR=W_N=~U#<V(phRf@bR
zIj2gIKP3lMDe|b~q$))|l^j*2$g7gGss#B}a#)oh&q_|K669OSaaDr6D><)9kbfly
zRtfU3<isjLK9(F=CCJN?GphvoS#oHVAWut9trFyG$+1;}ye&DmN|3)L2UiL5xa8z2
zK|YrpT_wotlC!G>`CW2&l_1YcPOlQ=d&%)tg1j#|ze<q*B?nju^1$Q-D?vV(9APEM
z3zIXf82Mpxh!rDGOir<4<co{u<rX7vOwO@l<d4ZgR*XC{ImwEVPbNoMG4jgfEGtHS
znH*-t$TO4EtQh%ba-0<-?@Z3KV&tF6fmVz>G&#|Vk&h-vS~2p{<V-6@ewrL=#mG~W
zQ>_^JYI3X<BX3R4wPNJ2$-!2PJT^JmijmJIM_V!S+T?62LVlYZZbis*lhdsT`EGK&
z6(R3k8J}E){5Lt^ijW5<CtMNo;pB)bLSCGlaYe|FlS8fud2({f6(L_vj=3V_&B-}e
zg#0-<=!%d>CnsGI^6BKLD?(nKoOMOWuam>B2zhpL+7%(+PL8`G<lV`6SA_g~!gBW_
z<l)JQSA={#Ir55-mnUalA@cL&&?`iqo}7Ax$k&r&uMl~Aa_$u(e@_m+Lgewu$ybPc
zJ~{ddk=G|@Um^1Q<nSv*o}Zk4g~<1l<F62Te{%j6BL7bgz(Vu^$O%}8egHWF3(*%K
zXJ8@v1LP1aM4y11f`#Z8kYlhAeFJh17NUPZ4#Gn85y(kch<*Y&3JcL!AZK9#`U~VR
zEI^-uoQ4JHH<0770DT8?9u}bgKn}zL^dZQJSb%;6IT8!dmmp_i0s0f<P%J>7f}Dy4
z=vR<qu>gGwaxNC2e?bn$0`xJ+$yk7X200oF(AOYmV*&ab<ZvuNpM#u^1?YE><FNpJ
z4{|;hp#MP*$O801$O&11eh4`t3(yxKXJi5TBjk|GN1ue8lKJSDkYh3*eG_s{=A(Z?
z4$6G=QOHS|kA4a{D)Z4-A!lVi`YYtH%txPvoR<0Mw~*s9AAJ{cUgo3!LJrJ)^kK+}
znU8)9IWqInmmz0nKKe7{(9B1lhMb!D=+}^AGar2$a&G3Me?tz=eDrb1$(fIS4mmpW
z(bpkoXFmEn<nYW#pJ(C1k9p|#kmEBCeIIgu=Ar*X4$wUGfyfD(hkg(_Li5lUB4=nG
z`a|Rp%|oAvoT7Q?7m;H$4}GJT$9~E~|A-u<dFUgNlQa+gByyDIp|3>F(meE+$YGj?
zK2yt#1$pQ<k>fNEeJ66B=Ar*Y4%9sKp~#7vhkg_}QuEN4B4=tI`cvdk%|oAxoT_=~
zSCL~i4}B|guI8eDMGn?n^s&gvnu~tc>2n3S=xdR)H5dIYa=7NA&qYqxT=cuh@tTXi
z7dc;Z(f=X`Y%cm><b=&dKa3o)x#)|LGd36fF>=V}qEALn*<AF?$T6FXz8N`ZbJ0H|
z2W>9;Xyl~LML&%kwYd`NtC6!d7yUJI*yf_oMo!yY^xMdBn~T01Id5~(e<KHOF8Xlf
z#LYoJjvTo;=*y8aHwXPWa_HuuPe)GO9Q5nRv73Xw9XWS%(7z)GZw~r+<mAmkKaU)}
zIq2(=vo{C*J#zTwpwCB6-yHP&$nl$lz8^V%bI|`I2XGGhfaC<uK|hcj!8zy)k~265
z{XudF=b%rx{bK(d^b5%`oP)k0Ifrx5KO_fn4*H1XB+fxUksQT2=qr-5I2-*%au{c$
z&qz+=Z1fw+ah#35BRP+=(SOu!P0B_elAOrd=tq(xIU9XRawcb^KS>VdZ1gF~sho{|
zB{`O}(YGY$ayI&x<Y3N5ACsKS+307Iqd6OWO>#D8qrXWG=WO&j$?2SpekVDev(fh?
z=W{mtpX7kfMjw=%(AnsRRxbC+MqiYi(b?#al0!NheNu8tXQN+Aj_EA)P02Z(h5o6q
zr#cILRB}>hp`S{Q>MZnC$yuF+{wg`Fv(RTHr*#(kt>n1QLf@5~*IDSlk^?&neOPj0
zXQ3ZUj_fS-WyzVHh5jr#w6oBsC8u^4`nBZP&O+aooZDIG-;#qn3w>O2a%Z8ROOEa=
z^mR8FW3$lTC5Lww`n=@y&O*PJ9N$^!`;zlJ3;kbmfM=l(Oiu7j^n=L}o{7FNIm0v2
zA0~%*Ci=wW6wgGzm>lDo=o^!BJQMw6a*$`Dk4#STO!Sk<QJ#suGC9jL(O)Kqc_#YI
z<TTGjznL88ndm!{^E?y%XL6utq7O|@^i1@l$&sFkzBD=0Gtr+Whk7RZ)Z|ppM8BFG
z>zU|VlXE?@7xk~n!JdgeHaXcd(a$DFdnWqY<ZRDGf14ccndozq(>(+IZgRY5pzlr2
z_YCyE$pN2%J~%nyGtdtwM|=kQ;^d6aK!2PZ@)_uplT$te{c>{5XP|FR&iM@V&&ffb
zfj&Ap=`+wzCr5n-`s(DY&p>~j9QGOLvy;<41O0Y#+-IQgPR{!b^xq#Rf0}_lyuEQ$
z2Kw>AnFBM>mw%HNlY##HzOv8^^y$_0z8UD(tGiq?{=aW8w#`8Q{*9e!2KxA+ejn1&
z&v%RMOh;c|F{U9M{r&Ly<>~12PuZN8j(&gaF=IOV{+Ty5>FEE*Dqg082QanlNjmrd
zeMNWE!3)s$zMc+#K+u?r>EH<rUvoMgd;#y%N7BI?c=7z}bnpk<s<x$rN04B@J{^1l
z_n|A&!7KP@-GX%R3;eE5PY2Ine8z-y@D2K#jZ6pcpmIoJI`{`Ow?(Iehj9EsNILik
zhnsxT!Alqy?wSsMf?>5yI(Q1McckgyD+IT^PXlk^Lu_Xn_zM?yG^ByY@IhXl20lZG
zb$%Ln4IXpS(!g)Xys1qC&tc~4S83ooTpjyY8h8(nFWgH5|KU{2jWqBe;>KJ~10Uk%
z&u7xWizt12G!6WS%IOEvz>|3Na7P;W5}!J3N&|1=(dJcY;7?R#f1U;&Mft$lY2Z`b
z{bh0*com~8$EJZ_acj$vH1I6)%KE2)Z;>}SA`QHYo38@Wz`qy~?U@E1#@*|VY2ahj
zxLc-ym(hAkoCbb|&b-G6p2ntwZAS1l8d;qYyp6cMrAF{Krv8^>1dn6LzEmUl93M<H
zM({e0fA`V|en*@AQzLjDK^N~D!S{#^x?!a5{~F6jmyF<lycmAQ2p-7L^rJ@bLC!5Z
zU<5Bj`F4j9{1EktO-ArUE(fhPf-f?jFE)ZVl00vY5&V&$?kPs_NM@cNX9S;Q!GK{#
z@Ja?2#v8#eY5O|T2%gEF;9w*8CY7n)M(|F0?{G1Ke=;D*#t0rtSf<nnK1%0-52@g#
zoa^6}3Vw=nU1KVEDqsFwnF_wjwHbw};H~^=lbH(s%1^qaRPb09eyd3Re?H6T7pdU2
z?3O-CrSAW#T+JV;;JMfx`y~~8m%z_1q=NV2>Tx<1{FmB_BdOrQocnWMD)=w~yT3{W
zFXsD+8&koLDe_vC3Z9Hv+vlm^%Q&iMr-C>0@zRu3@MrW}#-)Nsvu(<-RPbq}5ecc_
z)%?#gDi!=1RYPzpcs6g7eNw@<v3}^93f_(MylpD@H)VTesnq>nb!F9mDd6J_pYbLI
zyd2GlmK5-FqGM`OsQbU_YyXlI@O2)$<fMSNlWduq0{%{tSd#)C&;55VQ>gp@#g5lc
zQ^4y9@3@x&eviEEW(s&d!`pvO0pI7h&a)}t{dB%Pkplit*ni)qfCn^Awl@WQph@=I
zQosuu?6p1x{2-U`l_}r}<t8pl0bl6g#91le4Y_|lIR*To3tPsffJY=fJ~Rb<qIoyt
zQ@|^_Bt)iwU!*GzP65xT{DV&l_(rwfZYkg$<qfw>0srXP3bPdI{;xcEoTY$|H2CS;
zWbl$IOIwq{Px{KbE*U(f4+G1R!B<+pHZK{xCF9R&$>1;fX6TZ^WBS}&o(w+Iso~F)
z!E3s|^I<ahP5iGvlEHJ5cm0wKzSHCW7n8wzI=}6QWbmK9d~q}xJg9!6gUQtWU)elv
zS2B1}7f$~#8T_aL#cPwnlS&F-o(#U!l${Hb!JE<>W+a0@74JJK89b_=wv0&zpQ^<$
zBpJM_#Gv?O@T+$2i%bU3>V9!>GWb@7gME|1yZZRETQc}pE@Jy+@UQ|`nkR#g6`mqW
z1}`f#zQ+K5me()s2Jo~jY#R*VYqjjIFo3sZXf7~-zxB)FOapja8?y}t@VOE{RT;qR
zdawG|0DjlAVNVU<d9C~Ro&kI>??JyA!28nwbHxDu*M_0z4d8(}C{G!{2m5pU5d(N(
zpJePafFD-8V21%bu?_W`4B(6Xw|$L)y8p|MnlCeeKjw64z5zV4i%~NS;FI}kJ~e<>
z_UocC2Jp)QdxjXmGrMs%-aw6y<pKSp4B(ypniXOI|E%|RKLdDZS3Nxp;G_8{91P&4
z{k+D~0DhXci-`d|wJY-XN#LvbZR|<{Z|#O(a}xM#;hEJ*;ITbAT#^Jn+u)(ON#M2V
z-x!m?Z=3s2mjs?$^E!DF_-@}syhsA?&A0hc68LYg?%zoQ4{qs}8%f~9Sq}O+3B0(!
zP0l4z_kY=%)RRfz$@yP8oJ8IKWo4`PC4o10W8jV?@aHzzY)%4?Zg|C-B=G6npD#-S
zukP*X1xeu7m3%of2|T;x@spFlw^N3WOQP=oGKIzPB=GO_O#_m^!^=;PNuuumvd+K5
zlfcV!`86O3{JfDTypq7v`)a345_SKVK3{E{1m2!>zF87=|Ci32EJ^~8@1IdUdhq!|
z26gDc>$}>&Q4fBfe{_`|JikYMi}m39P41hc2k-A~q)`w4-@RC!9z4K}1LS(}0f!HN
zp$9L}XToDW_<>fl?&`r4G+lmE55A!7mMePj27?cs*MmPe>Eic#@CXk+_)ZT#p<Z`D
z4_={f<t{z=h2OHRdhiV2d#~4nZ+Kwn7kcmxdo5Y42mes{?OZ*0h<ol%(}RyVA$y`8
zyu?t^7(Muj?tO>q!Bg~Fke~-&G3G?H9=yeQLYN->#q+QI_24nqM0n}JXPmIoMGs!1
z;ul*z_>GfG&Gg_ow)lwk;5*(}{7whn<AxiZI`AK-G&JeJgB%lEqXQpu>h4k<c#)fR
zc{=L;FS+fSp#x8{XQe?0zU1f6RXXq{i)>!$z@OZ-{Fx3sO7E8sbl_7~xZT!)SNUqo
zbshMXk25dpz_XP1Kc@rVvhMsT9e9_aACKt3zudq4fDSy&u9RIm@G%c0Zq<R88Fp*E
z4*bkU*Ht?3G<8Ro=)l($KFrgBx0$(lh7SBqN#i6Pc$}ZE7^efD^Ktob9eADbiwEk!
z@60airvuOP^s>G>@IBYm1?#~3T(ZGW2ma^QZVw%JptlY>>A(klV{fAaFLcE<nGXEW
z_85^4Jkg)kJzDTZznI^t1#k4T&L%DRqw`MGXu%^r7*?hQpEOyUuLZ9(ZdIlh{8Db2
zq6N=%&3%m)eABpDf)>0}fA&HP{%OqZ$6D}Em(0GW1t0aX?3Nb1)R4cgX~9o@wf3Tx
zy8oYV@BO0|eAVgsC$!+LPCs*43;yc1Df_kHvHokbOH1AVMIotMwBWV=_5FG+_^qpF
zuF_KXf6)l9rCRV^hg8qkg7^CQgPB_JUw_*(MGGFR)1>iQ@L_NIjM9P^yQpKZ7W~*D
zx_B*kvLmlWYr&V@urpi>-mGF)pceeu!EruX@Mue1+_m7-{@(4N1+VsEv6UA5+9xVg
zEqJzX?lCR+wo5MbXu!LDeW+6d{_Ue}%^L7<FRZH7fRFpff^rRbxfRn2HQ?utotUiw
zPd9svQ3Jm2$&q>uc)OcMC^g{k?i=}110L`5G0!yM^ZHJFr~$9{!L&OX@O#%SxTyip
zch;(_8t{GBZo8lX@AuxJGaB%Jy)K;4fCv2dy~7&tf%mKSYrqTss(6<M{NT&oTQ%Sb
zx4LZ9fG@l;ZjA=KVc*%yHQ*0_+_^{t9<jwQb2Q)+kI_%lfLHvW^HUA@#S{I;X}~jf
znKD8HzOntjK^pLm2R)9{fPZ|hE=mI)vcF%r27Khwxq%w+l2gw5XuwZy%5>L&r#!^j
zNdvwzpJk%~Z+XilGY$C5^DD#}@R+ys`Je`$S=jbQ4PNswRht_8=60t>HF(ZBE2`Dt
zJGVYBRfG3D*uFpw{`1RKS!(d0Hz`xq;6u;%)2qRY-to0k4SsZT*-JHe($h!(tp;D(
z;r1gnc+)11_tfA|N9?|(29Nq^-7jkD{?GTFeOV1&b%XYt8vN?Ufv45rSqD5grUu{o
zOvoWMc-M))>{C<sf4-adE;V@AeJ^cQgO9z_bE6u(Y|)i9YVfmP`ma!fr~TxQ&(+{-
zSH{j$gSS2L)eJTG+f5UvsKMjb6pmMe&t0%?v>LqbP{}Yg_}veFN>u+&Jnzjh{ng-m
zuTPFtgZF)Nb(k9bZ#RoTHF)64+dgXQ{?EHJ*+UIpcxsoE8vO9SKijIo6W5KiP=hai
zwaY{e-uR>I|Ea(qm(1)@fk%GQyh{Z>`RrFMD)7n|ZmU;;Uw$pRN(G*I@8%K}_~vDI
z@>SrS7k!zf0{`4C+Nc5#{nTr{3VigjFI6h=(gz>rD)7@cO@E;RPrbVLQx*8?KXu$!
zfwz84eOm?o`pb(qRn+~T8@2hG3Vim8iI-I1wP%H#Q-R-ZCOfU7?*H6fHOExoyGQE}
zsla;=`g6Yu{PzWCcdNjI&)&OT1wQ<#HJer7#UGoqP6d9v{*zTI@Z`r2TBZVD-a2}b
z3cPuTkhv=G=jZy(P*L}PPL<~r75MazJtnBYt5<uBQGs9I%WJp_Jp0FfgH+(#e;*RB
z0`LA&bc_o8d$++6D(e2vQH&2!fsaolcolg0)oZ;~;O8&e=dJ=z-|M`S3VeOP2evBk
z_SYCJRN(KwtCOn0<2Ra%RN(VBhQC*W*FR~>8zuPtZ??88!Sk=V(xe36-#e*R3Euyu
zw-rk8|CfZ6DB%NGKQ~_qKY-#ymJ+^z&s9bx`~jmsCMn?)*fc<+r0)Oh+O2XWd;>S1
z{;Pz4;O^UJO85vq40^1DpWxhqKb7zm>@fVHr0)N$o31yN@ELe6zow+_|E!|Nmz3}w
z)R>-E!hbMm-VaLn5DFfgP{NO(wD?X5UqbitZ<O#Se5LqW37^6!|6NM>73O}kO$pz^
zKXsdw@Gq>IvQ7yf!_vQ3DdA`MJz%*KzJ`IPKUc!v;4Yr8gwJ8r|7I!Sclf9FGv)vL
z9u`ef!vAnO_Y)<25be`OE8&OuIc=B{zKEZu4pPD&QI-*}gim7I>{uoI67x&?D&d<r
z`9+u#{t3IzKqY(>rThGp@KgL}@1=yV;>+u9O86_n2RJF=vxqm^D&e;{v&vEl-^DPg
zObP$RpkKvG_%IHS{HTB*BcQrl0bhpQ(Jlpb|7T8$X;Z+bQCQHZfM4Uqp;`re8}<Dw
z74UDYtu9f($1&um0tNgWOD5$go|CU5SDK-KzvJqw6a{=9&v)t-@OuO$sul2kRP_i7
z_&;9%`>z5%khur`R=^KpKjDdjy8knJIX_UqAF{pdjsiZBko&h3@Qd`>cU=MB$ieAX
z74VNlhFwy?M-nMMuYjLqf8h@b_)5b5KB<7eB>4PM1$-vkzdEFV-^6>t0R?;~?j!dq
z;6GU%zEc4oiml5w1$F<YTSzu5;7gg;zD@yuil}n60zQ=wIV%+Kt4v8*qM+{o^tbAT
z3iwyv2y+$G{h$8ntC<S;S-M|-rhu>IJ)fk2zh$OsyaGNKnPH3qeiyr}5eoQTHk1xg
z!2c55oTz{gCjMib0)CjE?P3-1#VibrR8aSS+Ll4#3ixEIW&|tXm$|pmUjg4t>Pa63
z{4<~2@1>yb|1{4GR|Whu<K8+d;HydTu~WcbbN3S~1$;JDTg(*j+ibgTqJZyaX%<t!
zfAhQ92RVE=<A-$1;l~-ZwM!0P&QJH-<nZTw($pk}PiI=6dO7?$&%Ugd!?&~jLAji|
z|DT<CQ!Iy%$6{E49Dbgn?{ehu^;qO)$l>of6Ks^j=kwK9208pbFOs!#_<rUDsN~fB
z|Ln8ff*d}e-*f+!!w)n+?ztSkptWb8%BlPRS?=41a`=RPS@5SEej%Omwj92pPy61I
z!#~vb!gV=(L|>X+lfzGB@zrHHd_~g6pXBftEm(Y34xf=z-f21fMxoPA%Hcb@lzLPS
z|IxZhhvo1gT}eGChaai$w0&~;l05Tv%i&L2y?BQlJ|&k%`o%+jrQTm{mczGn!fb;a
z{-xO$*2>{yI?#8O9DXJn)p9v}O>Y-0k;C6KvU{N%KBwlh^W^Y5b;r$?!}qj2Z@L`*
zr|3OX<?ul*44fo~AF3&3yd1u$!X0Df@JICt9VMsk|CHjqVRHDT+KvsD!#A~jM53I!
z|5FC`#L3~K+Wa_HPTl`0)*GYb@Ku>dMabc=TG<vVhtDeHNst_Vs|h>(<?vk@NBYX)
zzj|ilC5I17Qs^#+AM3$w7dd=c^4*Sd__N|Zvy;Q8WgTiQhhJ-)*g_89R&|l79R97^
z7ZN#qT$3&_Is9C%dp`*9b&X!uBf#I4J>iW2pO>M3r$F8R$-%wb1o*zH?3xAmzs$uA
z0(@ZKchv~+gY9Xk6yOUpR+I_whaD;|7T^>6wV*(NUo5a7SD^0yWUHbq0sgVsW$6NZ
zWEQol0{mpX+YADHWmn(p1o+DiT4)6L%u+m*0{musA_M`xvoj-J3h<xV&wU}lht{?E
znE*f9&{IzY_|jVMJrv+ilNtXMsQW+Z+m1T|{Az36{}A9?`+N9r0{m<1)?OFjWBcx>
zYXbai*1Des_}aRAE(-9sO^p0Wpzi-9(-mh0_}xOU{2;*h_Bj8P0RP)>ZYKoz;3RX7
z3h=|JFCG@)i|Z);Mu0!=aL56Hy8oYkv*~LAe!0e%y9M~>URduGsQdqE=fdp*d~|0Y
zZV}+8yJogofUnMZ@dg3@x{eoL3h>z_x~~!7w`<t`g#h23v|zaa|J`>(mkRLVZNK@s
z06$)u?Lq;*yfZuJ3Gn9$b+ZNd^k&bUDZsBcH+h->-=2EJR000I%g-kX@bQ)On<!BC
zf8x;x6#OS&->*?)1^D{{AC3~>^K*<FAyD^!;@W?P3h@0!jUFt(|M$5uQGgHd-GT%G
zen4?^e*wP0Enmk9@CQzFjuzk(ynLsx0Kee0F?|I12Dg@n3h)n_><bp)BmB=VP=KFs
zg{rpzU*Ui?z5@J(UpaaU@EHcZ>?Kh5f5Ol;?gD&=Y7bWd{=>fwP6B+0?)w}B_z|n)
z?F9G|ecP-B_!G5vECu)!i&mQp)cv2ZC|oAMw>Y`kM1X(s&Lgn^ALF*2On{&9{^*Y!
zzQ$P&?>YR9Ys$Jge2&cz-*EUHOTO*m@I4M$(81w<w2W)x@Ij8XZ{hGmwlz0$_#(|y
z>pA?9rykUD>i&=a_G~q$?*I6P-IW}^$(Jk3IsB8N>7^V#%7-J0IsBCAv4tGI$|b@1
z9RAA1Ub&pQ|Kn4gvpM{hckMDce3w1e=^Xycr`AReA7+JZ3Wpzauakkpm-$^UJ%>Nj
zG*HXo(`=7YbNDqs9jfH;ZMsj9bNDxBEajZK|DTAyddcDE^!olE4qxXVx1V$PJAczY
z<M4Sp*FNR&dv=&V;qZNq==+Gn|0$mFfWrqGyXQ|1KWOIfcR75a)j790{GqGO{^0P5
zE*yA^!!N4baFbK_|C5Wiu5<WDE6RW2@R45jxyIoq)h@ik;VWH!^)jdK|G3SS7dd>U
z9bp$Z{HB$g&vW=r$Gtkssrx_9%lbzSAL_CNKXCX_z3zX{srx@}ob(ijKecN92@aoX
z*VAJhe$}mxM>%|}t2Z6t@UI#(4srNce~<r`!_V4z`5=d{^`YqjPTl`;<s0{L_*}m!
z*~{T~y*POfhws&2zKg^E>K(t6!v}lp-d7xc*mWV>IefA5>svYeu}A#3aQI{u*Ee(c
zWjBUw;_%I$zPEwHKN}Rkp2J7mSN<i3pZ3<|wH&_Mb0w=e{I%U1S8@1kQ%t|$)cqgp
z_VWr3-)(06a!%d<vC_<?96sDXHZ9@s<H{WubNF&6{k4cw_kYZ!1q(TRx(ew64!`d0
z`|~(_yRwCIIsCi1)^j*~yk2}3ho3k5e=|9Jy^=mNIQ+dgs-|)Hd|zDqj8pf2%;?Xj
za`=8n`%U5S|30gnMBi_~m}`H0%Haq8xM?DXFF1AZ1P*_&i{*F@pKx0KI1azC=<Zk!
z-|)?SV>osHNAuaEIef&EV@7fKiKp3&<kbBiZD<_M;V*ukJdDF<?Db$Mhu`@1*&!Uh
z<57DDbNG*Cs|RuTkcZA1$l*tB8k5N3OST&@fWx1BD<Xlzr~EV^o=TB1qZ7U3IDE^o
z9{oA|%fGnw<M1(m>mJMDXD;=O;qW!z?;XwIZ|(|<;_x{?=pV_c`#-9DL|+cy^O4UY
zICcL=-CWj(Q}=(=fUm+i{Lmv#g>m?zh2KLt{LxQUAsjwwzsg_^zqD8y%;B4!6B5MX
zpAMcB$l;@2y)}TtPaSa0pTk!@J*79N?*FKFAN)9c)^1UL9DeKD%X~R}*H13`aQLtL
zXL)n@u*2=WIsDi^P4?pOW$!xW$>Gn=&gjMA)Ber97l&WFd9eqFZ~M+2cMkt{S+^U9
zkNemsZXAB@dly|feBEPPT{!&Rv&On`_`Hj*I&<p&kIaAX#Nqp%G|!2{|2^OzM-CtO
zMIT2FKluN?ap2VbAE9Wn=kSMrH`|`WC$3T1arnh|^|#~jjo<psmcu_j-qV)DN51R_
z8xB8tmz52Nul&PdYYu<;E}1ol&wSHiD^A`25v7(^9KLhq_m&*~b6*cj4j+2QbqfwZ
z`rsG~4qy6zf;opjJz=^zhflq>){MiiZu_+vhj0C!yBUXnUHL@D;bZ@7x{SlmKC{b|
z!`Gg1-ju`Nt{!5_srx@Xx<<;W`#;?2w3Ng5zHX?L!~Z_C#e~BLfB2dShaZ02OcVb9
zzIbaB4u5>4M#ABfpLsyS;g|0mF5&RaTSz1v{`qriF^7--(lIfIpWc0jn8R0Z?JMT+
z*KcnUaro@#|109~+dn-i;_%%cStjDt{U4SwP{gVGKkSUNh*S4}SV|k?)cqf}$H+K!
z|A+ndfN|>n4;%X<<JA2hwrD5g)cqgUyp(b3{txS##5i^Thy8C5<JA2hwz?1F)cqfp
z>&-ZI|A+nS$T)TXhj~~sPTl`uEhdap_kY+R5#wwa;~hg8uc67ONud#Fp3vN)xkz)8
zW<Sl=p(4JDW&zC<no%_IG+{K}L&e;lMoRN`h?qChlnjyZbQ(3y-!ylJnDDDKXJ`)5
z>=+{D>u46!%%IO`9L*q_$RRTBPvb&kKE#ZF7;MH{2b=RsnjD&>!4~`_&BMW#{07bW
z!B+ej&ECP*d^638!8Uv@&8LHH`7oM(gY9@QO|QZB+=fOx*nxKqa^!V1g@c^9kw!7d
znLi!m!vCPTJjj)QKgf+Aq}e{mov#_>!57hdHmDaLJ;;*}805wK(D)AW=8l7WxNMLw
z?-}UJn+N*wvVpyM)<A!*9T>p>q4{%QApd1x5I;LGm>(G!!gmi0<r@Zu@nr+U`7D|V
z1N-nH10#6Mz`i_iU?g`R7{#pyMsqeWhIb^!^6JEXJU_8NPfm>ELSj6BoS49GB@W;h
z6BGH##DRQ&;vl{?aWG$%IFv6)9LA?44(Fp1NAUQ>kvu$c6!%UX%^ecQa%ti?-aX(G
z-Z)@9FC8#}XAGFgH3KH`=L075djqEMYXhe89|uh1hX+jOy9UhQ>j%u_O9#y6GY8D!
z;|I*;g9pr~-z^I`8S=Q>09xq}Sj_)RSi;*AmhtL@<vcH8B~MQHg7bt`{Bgn>{#(LY
zeldZR2MO!>{)CNuOTs3;D&c>8e!><$C1D#MnXsM5C+y&12|KxW!ftM#u!l<%zUJNW
z`*>sg0bUya4bPyz=bHG#{CWHlelPwgzZQR-{}_LQAC5o8cg3IP>*IgmOXGj!v*OS3
z@$u*RkoXHcI{p$5jQ^Rt#b4o8@z?l&ali78xEs7C?k3NVyTw!D{@_B~9sVTl9={d$
zC%+W;fS-zc#1F(h;oIW=;;ZBS<_qIq@TqbC^3icG`G7di`^3q)Z=8}l#;Lh1PRo1x
z>v?m3126BN!n67txvqaY|EGT@zu!NbU+<qw_O5(>w0|Mr)4!N+>R-xN^e^Xg`d9K#
z``7Sc{p)zY{tY~&e-rQ3zlGcOZ{w2w9sG5_*Sx;pTVB+!ho|*>&sF_C@@M^+aHpR{
zxY|!D{LoJ(9O`E-?CfVHtm|hZEa_(_%;@JReA3TZ7~IcQi0bDq1oZP1-1>P7mi>H%
z|6=`xj@Uq<IyOYej|~%2V*3a}Y^3lcHd^>Swx4h*HcmJdn;;yF9Vl#z9W1Pg9VRS_
z9U*)cJ6aeMJ61@H9WO-0P89rNCkxK8Qw6iw>B9S%nL=yK9HBC1o{$r>P)LedEWC<Y
zDm;u?A>54lLbwpKMmQ0(PS_W-LD&+rSy&abRhS>MU6>NHQy3MqM@WeIS_qFhAo#?5
zD>%j+5o9q(g`VgWLUZ)@LV5HVAuIZ<po{)V_&55J@F4n%a6S4L;e7OU;aK!<!q?G%
z2>*+|E3AyZFU*U6ButKeDvXSNCd5U*5W=Eg3f|Fz;1I18q|q9oJ4!D!MI{SmQAQyv
zDnrmlWefjA<q7wr3We)YCBpfra^YxHm9RIeR@fZXAgqjP7Uo5@36r8ag%MG2gt(|4
zAuNjC&`~0}LzIbJ8YPo=M_S06BCX|Rk#_Q|NJqIY(pCOXq=)=|q?i19q_6yZq`&-F
zWU&0}$T0c;A|vE0BctT=BKyfFN5;!XMkdPRBZtVtBZtd<B1g#`Bge{3BPYmv`c9HJ
z_nj&)?>j@D-FLQJ-*>+JW#2{ehkcjGZ}wdw|B3b)$NPRM-`978d`sWW@>PAe$rtq9
zA)nfJk9>6BeewZ)zmZ4uJuLU@dra=!_oUps?+^0#5ohJC5f|i@5trq;5!d8~h#PVq
zaZCO<;*R`Q#Gmp@5s&1jBL0#ejCd~J9`RDXHbRhp9-)#?kI>1-MHu9RB8>8=h)j7v
zM6TQ|qCjpHQ6gs%74ptL)$&@}KNa?AmK*!D%awh)<j?wa%kT90Aivs2q&U+@syN)o
zOtGtvm1095JH@g-PKw!m+!Pc0cq)eV@m2Ke<F5$m6Rhy;6Rxo96RD8)iB)um$19q`
z2P(?KhbpqdM=EsTV-^2~Pf$DvpRBkMK27mc_$<Zo@Og@T;foYo!j~#mhp$vD3}2)8
zEPTCUO!#I+V)!;iU)mk^4&SSA2|u8)2tTCwFYK72BkYu-ChUx&AdL2rw3}3fT~+)Q
zc0+L|?03c0u)B&gVGk6C!=5O1g*{hn2z#km9wt}J2~#UR4bv-zhovg|hh->2!*Uef
zVTB5Zuu_F-Sf!#Tv`*0++N7umZByigzE&iK_9$M3epEaTl_+n8%9NKvEtRK2?UV;Y
zos?gNx+}j7^-?Yl?X8><8l)T_8m1f)8mWv4ja3GPCMbJ_4pQ2N4p&M-M=Rfij8`^>
zOj4GHOjBlt%u?z?<}3dVS*&~zvRrv1WVP}_$U5bTkj={dA={PPLUt+FgzQr;3i(Dk
zJ>)y(xR8^|K_NdVqeIRs14Aw=-9xS^Z9;A;#UZzquY>O^8-gDzOM?GaW(2=fYJ=s<
ze}Xm22f+sAjo>upPr=#B6T$h){lO*5ZNZhwHNkbtMZwL=>A~&FalvntgM;5Iqk~1N
zz+h9AN3f;JCfH6T33gV!3Gz@i26?MWgZx#QK_Mz#P=xB=pcvJ|pm^2Iph2pOLBmxi
zgT|;122D_H51OL-GH8ZsanM}V%%DZ8@j=T}LxWbSVuRMHLV`A{JcG8Y?1T2Gq(KK%
zJ%NW+&4I^N6@jN!If3U?hCsUE1YT1;3H(j<d*B__&w&qArvsm=4h6nY?FtlB8v@m;
z<$+16Ie|viq`)lIh`<6>d|;`nPhgeGH?Usi9N4Nd5A0HX4CqmH1Tb|?fK*)=V4*e!
z*r`<k&g$m@9_o7mzUp5C0@ddO!qmqCqSX5W`m47F3{<ZU7^YqnFj_r5V1jyFz!df1
zfSKx;fO+bmfW_)w0V~vY0c+JJ0UOob{@c{e{=3xW{`=KA{)f~C|Kn=G|Frsv|9SNv
z{+HEP{C`!S@xP@$?0-+a+yAk8lmFl9mHw~P^ZZrnDgJu(Xn&(R(LYPw*S|pR?_Z{N
z^RHH0`!}jZ{_X15z2B%CdVf%t_LgX}dYfzXy=^ovdpl_!_4d%*>g}t!+&fTnx_7wd
zQ158X&ff8w4ZR0zmiHc^ncI7uW^(UIno+%{YX<b5tBL5nNYlIba*b>6H5#kl8#SWd
z+cdBJc552^4rogKj%c#{PHOaiKWbk3UC=!8yQ;b6cT;oO?~dlQ-$TtIzh|0VelIl}
z{gj#&etOM3Kci-fU$$nnU!f+^uUr%9SE~u|Yu32?b!lw;-f1L$BJEpWnYPK-T3hbx
zsLk<p*BX3%w1RJ-_Ni~U_O@?~_Ns4!_DA0#+V6ZvY4`e$*Z$9UiguOnEbT(y1={Jp
zOSPZ)uF?+i-Jp&2-Kq_tYO$B^eyxM=5v|Pkr1rhfkJ>h$i`p8WU$lijx3p<K_q1xC
zC)yW2FSPf41nmtUt@ff%iuROGruG}30__f;GVOYwTJ3V5X6;;`PVHo$ciK@tBHaKV
zGhL*QjV{2)S?BK4OK0Qbr<3@E=(@f8>YBa#>ngkl>T<nD=u*7L=@j0Rb<ezK=<a&Y
z*Zu0fRCnHcmF~Fr2HgSgt-9^ryLDfBAJ8rF{!TaB`+MD|-sf~9ynogucwg5=c;D9b
z_I{{y^M0nY_I{-kd#iPCy$rf0uMAzeSH3RSt5lclRijgQHS3;vb?NSUz0>{bCDxz!
zGS{E*veO^%a?x-1^3t#K3eYe03fIr^iqTK<O3;t;8mb@QHAdgp>r;Jz*L1zR*F3$g
z*J8bi*BAO8&-MBi&#n3@&)xcb&x3lS=TW`N^R)hj=TG|ko>%lYJ#XqSdfwH4@A+8&
zt>+8<E>F3Blc!F<($lD4;F+WU%(GZO&a+BC*t1a|>)D|X_3Y7mdy0~rJk65KJ#CZz
z>*bQv)yq4nzE@yUX|Fy>S-oPDl6oa33B86VJ?%9v=}xc7Nx$@(nRKq#!ldK9mM0zP
zwKi#cugyv8dhJMB)@xtVoL)zgCigm(G`iQhq=CJDPKxSvBPpoY-6YRmkCW_sy-1Sv
zk|%xe&?j|xq$SmQ<R%q+lqO|*)FkOWnv-66bR|9U_>gql!^CjS!_sih!_jce!^5!O
z!_TnYBh;|YBg(MMBf&7&W2j-W#~8zCk4c7s9y1Kl9t#Y?9?J|~9%~Ga9-9qj9y<&l
z-S-<h-H#aR-M=@Kx}P^>yI(aJ+<!C3-TyQ^bAM{M=l;@g-Cbq4;GS$a>7Hr$#=X$6
z)4js5(Y?X2(!Im5z`e&X&0U=QiMx67P<Q*}{_gI{;qJc4e(oX3uI^FE*6#7i68E9W
z-EL!&TihlkSG&zjE_7RvobI+fS?l&?@=LcZ$&cN3CI8`eF!`$6vE;LEKO`S>yO_M+
z?bqb(Znu-yyFE-^?)E%+o|`;*s+&G}tXq2WV7I*FShup|Ft@s7U$?eo7q{+YD>qS!
z*v%~Et*c#1i>q5om8)+`fon)gnrl>w)-@sJrR%Vi$F5^j{&1a~a@BQK$~o6XDaTz`
zrW|lxpR&VsTgnF4y(ueP52eg^J()7i^<2s)u2)iqy8f0D=lW+#AJ@N9db_?#ad*|E
z*t({sNL_PM-n*2fw7b-#)Vj2!l(@V}$#VHGCCNpWDtEC<edgkp`lpL;>J68W)Qc`r
zsi$2MQV+WfOWo@-E_I8`)YP>ub5fVMEKZ%{vMP15%f{5vE?=b%a@n66<MLf<sLSb8
zAD0WME-t^OTDja#mAE`g?RI{V+Ul%Kt#&q~7CC38W;z$9>Yb}n1?Q&Jznr^L?>T==
zz3yykyy$FWJnigaJnZaa-0K`{+~OQ%T<e@*T<Sc`ILG-D;}qwq#<9+GjDww*82dS|
zHikKGHu^d5G`cw-FxogDGfJJ$7~eZxHg-7OFxENUGnP6%HRd?IGA27|j7le?@r6^a
z@u5?x@s?Aa@rqNs@vKvi@wk&D?SPYI+72hDw2e-lX<s-6rY&-cNSomlmp0L9NZLrJ
zv1y4;Q_`ZHW~YTXEl%@xT9xMPv?<NXX=j?m=|EbK<FT|h#~;&b9WSSqINnUla{M#R
z;P_XX!jY#vchsdla7;_P<(Qv##jzsotYbskamUWIgN`54b~>7-Z*sIrU*+hU{<))X
z`YgxL^hu7<>7yMJ(+4?@OpkS(m>%XhBi+w&LAsmciga7Y_35UL+tWWd>`U)-_%6M{
z;dFYr!^QMGhwJHS4tLYF4o}lxIlM}L>Yz=(>yVay-61diqC<K5X@`dN?;JYQ_c?q>
z-|k?VvEIQpV}*lT#sUYwj2RAL85131Ge$ZL%1Cq=oe}LYDI?TjR)(*`=NYaJt1@gH
zHf5MP?9BLJe=wud{&+@%{n?BP`zsmw_O~+9>>p(4?4M_Fdqu`y_J)i<?Xxm&+LvTp
zwy(|j(Y`I?n0-&i0eea2PJ64&P4>>2tL(iq7u$zq&bE)voMNAtIo5t;<`DadnQ`_r
zG9&C4Wd_=Rk?Co_G1JL@N2aCyflP`0@ys5(vzhI7S2FADZe^C*J<QCtdy#3hQ)X)H
zk~3e~<zzm!E6u!TSC@Iit|RlZ-TTZlcG9e4b~afD?A)?;+WBQ|whPNzZPzbriQV9=
zId)^SrrJ%(`owNd)-b!JSqXM)v!d*_WCh#p&GNB3oaJJ7I?KlHVwS1h^{kJ!_p-Wd
z|H^8z6|$;q^;w0snOT{(MOg;h>MW&gYt{?f?yN_)lI+{IR@uMWx@2Fl^~pYM8=C!{
zZA|ul+d<i1*^bWMXgfK3mF=AD#kNbb=h&{zo@%=#dz|gw>|wTtvlDDjXGhsy%nq@=
zk?m{yXSSQ|vurzCdA7_pDf>U0tn4>7CD|=Dwb?Z`?b#(Z@3V7kq&cZJwmBLb_ncQY
zy>tGu>67!PO<c}zHbZl+*nE<6&SqN9Nt^jOhiq2l?6ujDv(08l&U%{zIV)|B=Pa^0
zmov-eYR+VvKXS&}JkA+r^D-yFMw=65la>==Q;_3pQ<dXp(~@In^ESuKMw~0MvC8eX
zcFAqC_RX!c4$CdGj?K-p9-NzQJvLWwJvCQuJummU_43?@*6VX`TW`<()p~#KMeAd^
zKUkm5J!XA1_n<YwTC5-EZn1uu`=zxuce!<X?gHz=+?m$Zxs$A0a>rPA=MJ@&<i%TC
z=S5k&=7m`M<@s8N=eb+=&$G84nrCkPNuJnxT3(OUg1io^m3a+T)H}4=nOA7_O<tze
z$-HE%3wbK5>v=D&?&UqTdY1R6l|1h^D?{E@tL(h<R;790Th-?svFgm*Z}l;6hm~3W
zW-G`1HCA5v%dCR)7g$B-&#)SpKgnuz{uryt`9rPd<|kM!%a5{Jmmg}iJ>So2f4+y+
zv3y6XbNQB5*YZuQZs&ine3IW~`6|EJQlDRAnVDZ|S)8A1S(~3`*^#fe{E#oVloh<N
zv@dvU=~-~sGN|B&WmLh>mIDjUS&l9^WjVRvh~=DueU{4#c37?}*lfAIV6EkWg5{RS
z3l>_QE0}5dOTlEzI|bt`pB4<a6bce8lL}%jvkLlHmKFqB))#nNb``i-{#RgYX<le%
z=~O7P^e*hN2rcZeh%Ici7+hFoF|M%K;<LgWiv@*7i<N~si%o@ci(Q2;EWRy#Z1H{J
zU5kr_H!W@!Ua`1e_>;wp!qXP2!lM?(!h;t1g}W`P3b$Ic6t1`EDg461q-e2)ZP7dn
z_oC?*0Y#r$^eq}=F`#Iu#i*hLi%CT>7ITWiEtVDqSgb4Zve;haVsW6z&f-LoxyAV+
zvBj@N@67KOb(udaYBpCC)tDz2m73=k<(romWtcY=8O+}nsm;a3ugtBBpP9QAKQ!-M
zeA_&t__}#Q@z3TXiqDyUTKv8F?BegtmlPi`|FU?u`S#+i<_C&5m>(}*Wq!VRsrj$P
z^Ud!T&oF;hJlR}PJkC6&c!YUw@j&y6;{N8%#eL1Yi$lyMC4S~MCB4kuOPtLEN^Hy{
zOU%p%l!(knmAo^XT+(Sax1`x@c}cC=`jRrU9VG>3-;`vUohnH&yI7(%yHO&T-7k4z
z_JT;(>XLhAX(hMJ3QK-5t0}o?)>iVP+53`{X0p;FW)7wM&Adu?nT3>YHH$6XU^b+5
zmDwkyOU<U2E-+hII?HTT=@hg7m5w*tTRO_@yV4<MKb9t#T`i3<yImS?_Ovw6Oepm+
zqkmD%a!MV|%1f=yno4D6Z%ajHlCpO)o3bvMds(wApsZFFSynDfEGv|aF3XlpDKpCE
zmFZ<G%9OH=WiMsB%AUy%l|7W5F1sVUTy|4-tL&=mQP~CA%d#J3`m&R<tg<7r(y{}x
zhO*tV*JayeqVkP0tMWB6*Yf4E-sOvA5#@7b1Ink%MwL&JO)eiNn_E6Yw!D0>Y(sgx
zY-f42>`-~Q>~wjc>~guU>{hvl>`}Rs>}9!)OkZv;%PN=1O3Oc(Hk7|HeO=yeDynES
zwXUc(b*m^d^{*%}?OTy$npj~p9bKU(CWp#&Ud1cZl@))RZmM`}y1U|@>EVi7re`XC
zHN8@C+4PT!^QKQKPMZo9$4w0thfH%S_M4Vh>@sbx*k;;YvC-6|a;>Rd<qFeYm5WV-
zD(9KTRL(RVTsg&bT;&AQ>6Jvdt{i5%x^kc?kqAxqRYsW}s|+(eUm0lnYo)L0y-E+$
z=atT;s!BUkW2J>@VWrfxrjnU<RQ5<eR(46vt6HU`M3MSdRZ06)l}h8Q3Zx^dvZRx$
zjM6z(Nz&z2YUze5LAtBzh4fI>Q|ald2hyLb?nr;H`c3+z>Y9{SU6LBA&Pj8sPD?AQ
zj!T=X4oiEg4oIcdd!+W&+ohh>o24Pu>!h*OtE5A#mr2K0FOtrzo-18kJwy6s^%Uv$
z>Iu?=)nlY5tA|T3Ru7Witd5sHtd5cXTOA?QRfkA3tNo>=)!x#^Y7gm~YG<jW#!hNe
zV=48hF_i|^h@{aq?@b2RyfGP9({3`orrBgsO`XY_no5&xH6<qdYw}G_)MT6dRFh_M
zqsCzJphjczPmSC}Tl3N+qvmgulA6aR4K?>oUf0|<5!c={v8lag;$C~%B(V0pNp$TG
zCWC5EnvARc&SZM+Hztc}_nEAz-DR?^cDu>`+RY{>YS)=us9kMxqjtH;gWAO=|JKeo
z(bdi}$*i4bQd&F7q_K9q$(!2ICX%}0Cbo5hOnTKNm;}|un#9yanhdE6GZ|kOWHO_!
zx5?r<FOx6p+)ci!b22$tXJ>M%&eG&koy_D`oy6pE-ABo*x*kbV-D^osU7Mt$u1V5d
zS10MItCX15mr5M!3nkw5Ig-%&3`zg`RLSsqz2wt+wPa4cT(Z3WrDQ|>bIGpyCz8YU
z4<u*m?@F%L|1P;xe?#(D{Z)yg{*olM{ycHE&PZzNPf0rJk4gTkKP0heI3RIp*emJX
zuv5~vVVfkeVY6gR!+ObQ4QnI|8&*nIH!PKGX;>uL*Dz0VykVB)r-o^g8x4~s4;m&&
z{%sg5(KU>eWHk(xlr;>LG&RIax*K98(#A-MU1PY!voTl_LPYL<jlPm$jh>Q;jc$_J
zjZTtfjdqd^jaHIfjb@U=jZ(>(Mv>%d;|KAb#%}Sm#xAk4v0ZFzY!(+b){AQ!tHqs-
z6=K#@BDQKO5W6+yiUXQ5#ZgU0@t`JycwCcCJiSRJ{=7*LuWfoM-rn?Fe6Z;+@u{Xq
z;!90`if=XD5kGFaCFV^x#D=D8;@qao;>xBA;?}0K;`dEIh|QZ%ik+K}iT#=nizAx9
z5f5nICm!9rM?AH8hj>BrHu0+F&EhT18^rsXzZ4&DUM2pid4>39^AhpH=0)O{&GW_j
z=Go%x<{9Gh=BeW5=1Jn7<_Ticma$^TmQiA#mf_;?mLcN!mPGN$mU!{xmVV-SEm7i?
zEfM1XwS<YkZV472Yw;JKZ}AmhZ}Ae}Z}AZS)8Z=DwK$5iTI|GSE!N_u77KBAi%cwS
zH4!_sip1WnA4FlTJ)*eQH=+@(ouWytZK8Rt&7zg94WiAhwW7VPRidM<<)ZVgC8F!C
zg`)edd7^(>vqe-C7G<>>MP;qYqNY~8sJm4olC~*D4sC+SyX~bYtnGy;uI-s<WZP5G
z<hDnmd2RPaE8Fgh{@3=0=<BxMM912$i_W+GBD&soMf9NUlIY*IpG3O0v!blFGotdg
z??ugRCqzAMM@6#sBO=H4Z$&=s2SnlRUyBmj_lQQd?-WgG-!7WpzE!lUeY0pw`v%dz
z_I08Y?Q29A+P@IpY+oUI*uGTss(rC2sePd+r+uENvVD%IwSA`OefxBgS;th7bH`+n
zU&lmIM8|khV#ip~n2yn+&pJkk7Ih30t?3vn+SV~pbg&~qbgCmxbg84C==Y9j(UXoy
zk<igcl+qC<%I^pfRd)o6Iy(GC|8@9^EIYkLZk?W@fKGQ&RHv(GaHq5AlTJs`j7~ez
zl1>}Zx=t(6&Q5dDp-!3Thfb;JYNteWr;~}Eb$(>3&i5>>vxgORzGd~Dui5L)4kqbp
zW42u_tXEeP3+ZZL{krPdu&x^RX;&qi(^bw^bd|DAUBzrqS0OvvmCw#~<+AHt+3bE-
zCi|x=o$0!aEUPPpm3J9fbC;g=bZMFFwVFA;Rx;n$a@OZHX9HfpWTRjI%cj15!4|&$
zo2`ER7u)vw2|Mum5j*wz0lW12Pj>6|J@(}F9VWc~gQdK_#qwX@WHqmEu#VTivj1LR
zV^(jjFt;~9v%oi(SoE6<Y{;AQZ2X&ZY}T6}+0r*Zu=Q_Fvt4gavBPgpupi$XXV=~w
zW%u43Vb9+jW|}wOvWz$1u+ldNSmT?0tozN^O!{^YvwyprdB5Gs!rty+@o%@Yk#D!L
zDQ~y1`EUQnR=wTCw!GcQ_P<@vh;7U+zFo_Hd%K1`e!GhCw_mX2w<}rR+vTkK?K0N>
zb_x6M?P6xx{W){%UdRHv7qIB=`D}3aTsFRY4x8CMn=S30$<}wzV7t1fv%}rf*pJ;)
z*|qK|>|Xa|_Pl!%({xW{8Ql|DY4>>6*!>CX?jFaaJ!6?e&uHe|Gm3@xjAZdWBiN{(
z;cQCJFt(s)C|lJtm~HJD#P;_LWG8zP*~Oj#>{d?#d)yPxgq}E-+|!@s_w-}cJ+Z8#
zCx)?i(ah>y6mx$U$pYW?Wijs}*pPR9*o1fCY!=P3cVTS9yHK|KT?jk!E|{Ht7sP&f
z7s&p67r_3Z(Z2I%S?_wYvUh&0`JFH8p^?4!VUF*;neTfq)`w=mdrvm{eJ}Redk?mV
zX3cwdw*9>uJ4o~WdslY(y$kz;=IMK9rg-nf=;_Z2-#fB8ny&W_O#H!~+0gX*V8?=K
z`hBov!)QMJV8iCptoUHfHq-3=V8xEnod00SZqPjZV8LF}Bz-VvIW(0ttsl(T2O9H_
zGUh_#PZRmklntU8M>FH2lr5%NN3-Lj2|Gk{hUO~G-H#IXH;tMmou=fYm^IS8rIG$8
zX7)7R|A|-_O+3vgnkh63Xjai|{g1KzG$&~;(%hnXLL<<m(B#w9&~(t?%bLcWCWwYU
zDK?a50?lli<un^<_An9qj^-TAuQc~*{-M#)WHT`<r)i;iM`I=uGbfRR`O);HNu(Jo
zGGWtbKBrkr^OZ=-zNI-$b46szZqq!YQHo?Nji!jEUS!7J&`8AQ%#OyBCRA*}`qPXM
zTe3+s^Tbx{3!49lt=T@B<6;|jf##;zmOY~3VmoG_$rIbNDw=k&1N$g;WR?;~<|=Vw
z0W?t(XEs>k!p76gl(@2`5;wM<W|zdB9hP{oA8D>hda-*FPxeCM#WXaT5^q*2@nKC8
zU)D`yYU0NnOnNgP6Mq(N62KB@MwtYX8zhJ=Gzn&_O+wf<lTdcRB#fOh31^pRemCjE
zo|r^1xk+D^ViL&;OrltgNi^#;p-({?%dDmSn1{4K3zEjMSZO>PDotP$r32V(X(C%L
z9mqCH2eCcU!R$NfP<Bo_jQuJd&hAS`uz#c@nNB*2Wl2Y~a_LysEFH(*Nk3sS)A7v7
zbOQ4=oya0gC$Ryhli3*4DeN=TscezyG`7ZcI@@kKgB>)T$-Xz8%`ThHVSkv;Wlv4#
zGll5_mTJ0?6`Fp|YE2ijF4HAUBwNO8WXqX{Y$XepeZgX7tJpBv8a7e3md%l^W6Ndh
z*(TXWwnw&!9hLo$os(^0*Jaz-ec5*QuWSd?$#$}A*=|-Y+rwI9U$b|zeN1L{fH|3c
z!+g!YWf5kF*#NU6Y>e4a_L<pnw#e)RTVr;LZ8tm34x0VIzBl`kT{b(%em6VMo|;`?
za<fY;)$C_hV0MMonq6a^X7rP4euG(?-(>FQw^)$*A1ucF4jXEIk4-TDlg&1Nz?PXm
zVjIk#u-)c=u_NYxv$N(e*e~Y)vOmpVvKQu@Y0Tv;(_G0)&DE^QT+6!6^~}`5z#J@6
zn74(Ig<GVvc#BLn$|9RhvB+ifE%Mnai$b==qL}TsC}k%s%Gm{rO7@#Y4SQr!$GAlU
z`#*~A!>y_F?E|<;AOW%<A&@Xa0!hdudne~n6h%NbiVOkSviC~P^K%yWs1|3fb=FbE
zs&(&OXPtFa9CZ(5$P#_ed*%B43AxUFu5*9y?-h>^Bkp^A8u6dU=MkShx<?Fqd>P?E
z?jPYp9vl%u{yIWQ{x-r&9)XJ_6L867S6nukgexPv<C@46+-x!pw~XwG`<cwd?I5#o
zf0BK1XUH7f4RQeP5t)m7P3GZx$ssr#MTnzP#5g~S6eps{aT<ye2PkS>G)0G-L^0s<
zC?;Gb#fo!K?6|p<kys~KIBo+a0{1&*9PThB3U{6ogS$nE!#$xS;NDS^as8BuI2Y<<
zoF_FM7eJkYlTdSTdTK6i6tw^sOD)2sQA=<I)N))kwGs!ZHMsfIdR!Z|5x0rjg4;ty
zaYw2D!(F7##NDCJ!9AtU#eJa8#|=;y;fS=QI0kJwj!XLqC!?*x8EI>AqiO4LakO7?
z8MIBfBHC75Ee)HeXuEI=XnSz0Xn)`~(+=R;X$Nt~Xh(3DX~%JQX{T_{XlHRBX%}!q
zw97aW{VI-0zkv&)-@?i0cX1~AKe#dUN4R+U6I=%U8Lo)_AFhu68aJK(4!4m05x0u|
z8Mm3<gWF5*!yTs&;x5yNad+uB{4=@>{v(})AEJBUNuE?Z)6)|l<jKU#Jbm#-Pe1$^
z&p>><Cl8<D8G<kJ48_-aV)Ln|0>8jhg<s{V!*BL9;@dqf_+y?3{*vb?{2k9R_@|!Z
z@E<&*@q?bRc%oMVp5c{(=X#~$rCu3$gI5+l+-oX6)~f)Y=2eU@^eV&Gcva$|R}Fr?
zR|CGys~Nx13&rpDnvOr>H5-4ys}+CCYXSa=*JAuTuOIP!UO(Yo7_0G~jCJ?`#s<8Y
zu^F#pY{QRa?8L_~cH>hSf8g^Nf8r|{hw%=^aeOP|6n;759R3%^CHzjt75qWQ4g6Wg
zZTt<!ef%TFL;P#T6MPQ?dying#8a4W@oeTtynxw-S226>Hs%06k~xe|X5t9hOjklF
z(~Z!`q!4B?Jqb&g-h{PGHenkxfUu9rBb;Q05Uwyo3HO;Y!V9L7(8<&ihL}bI$=ga`
zdILg`_h^F5dmO>&9ZeYR9Y=`sP9mgxPa+h0rxR+tvk1^TmoVSEknodt3E@}o3c~N+
zHH5?74TSUFErh?lA>m)|nS{6AKM=lnFCgGpO9)ifasr37k|1QQC8$}y5bUhYgz>E3
z2+6Engltwjp_H|s(8xMWn8i9ySi(9@Si?F`*vh(0_=9zwaDsJ<@E7YI;U4P|;Tfxg
z@R9X`FvxmCAo_eDFnm4}0)4&^BtC-#z0WtoC?A4Lj1S2r)raho=i}*8>ErF<@Zq@p
z;1lTbqffBQdLNO?4j-w@0UxEyX&<f2H6N4910S2qe?FsJKKn$t4Esd6xckPsc>5-~
z@O&q^$bB<hjJ`Q8qkZ#T;(VvMr2Ce;6!_M-RQoo%puP^5xxUj~R`||#+2A|RWvB0A
zmxI1Px}5c0>2lq7oy$Yt4KA;Ix43lq?r{0$yT`?Yz0ZZkKIFn@A9qo(PrI1d7hJ}$
zueijqZ@Q$j@46JSAGlPrpSYmx7cO(zZ(LTeKe}vSce(6j_qiNoe|0&-#<^Z+6I~y&
z$*wQio~~VNmg_Lv&()p7b@k?ixbiq+S2;)FYUF5KM{|s>u^gLg8fTPiK4+|J6(`!&
z!HIWm<)pa&$Vqcu&&hJ#&dGB<z$tb;#VL2a%BgX^&uMgh!9iU=ab~&>aavu8ehXb0
ze#=|~{n}h5ersKIej8jz`fYWM_S@+?$*<jYs^0<Ea=#<4O@60bXZf9XUE=qb>l(is
zu3P=?xbF3P=z83*!}XHif3COv-nw@9b-KRu>viq(8+66{k04V0U5Olj52C=|lc@4%
z5v~4y#IgQ7Vxqs0nCUMi7Wu1)wf=e{^tTe{`Hv+2<R3xY;2%xg=^sx#=s%Ho#y_2S
z%|D0uz`ua_pMNQ_)4z)N)xUvA3UCk^0W*l)fFFpGfQ3X|z%n8TSV@cySVx=~u#uP(
zu#H$6@H??FU>|X2z#-zIfD^=30q2OD11=Ny1l%AV3AjT%AMlX)cfeEP<A9gM*8%T|
z-2q+1?*V;8kHBFfE093q1-g@Dfi#jK(3=z<=tr6m$Rni&3Q5>kVN!XZn$#3%B+U-A
zla>UAlhy=AlC}iKlG+24Nk;?INEZULNVfv>N&g0xklqAVk$M6fNZ$jUBoFRP5{o;R
z#N#d|$+#;>2JUK7IQJLQ1nw46Dt9L-m%Eo#&OJzK;vOf>;+`cf=3XYP=H4J}=H4ak
z;XWcA;XWgs=e{Q0<bEVQ;`WkWafe7<T%6l5m*nOaM0H~ZVa<C%95+c&kee<@=mvsh
zZc#xRx0E20TXqoQRuVMEtv)EqZF*3=+k&7;Zf!xCZodZQy6p@qcKb7^((QCmz1!6w
zhui(28E(&murv5Ui`@o-R=BzF*0|Amzq)aF+uQ`a-`$kF{caZC5w{55DYtmuMYnX`
zHMe};ZMRC^L#*-dsoNahYqzDmk8W#tJ#JfgLvHOnocmFpoBIVG&HW~i<^G80@BWI%
zckkkf-G_N$?j*k6ox!)d2lB(+#r#Nj4L{D^&QEcV<Y%}i@pIiX`Ni%<{7Uy4e!aVs
z?{shF&vgHhKhOPV{!;gC{5JPL_&>WJ=WlYq$lu|9i@(?XU;aV&*ZdRi-Td?J-}qPD
z-GXnqGlL(vbAvnF#lf%KwZR|V?ZLh7k-<amNx^uJ%wTtqqF_&t>R=xaXK<iLYp}or
z+w$;O7p(Ev8f@~|8w@;-29Nc)5In)-@8D#QN5SbHuYz+tJ_i?hd=0MfAcoX?c!fAU
z{6l7Wh(hLjs6v)`SVLBMM1-vOh!5G~kruMcBR^!HM@7gHkLHlm9<xF&c`ORK;jt>@
zp2x<Je?5K=`Oo8E$a{}7A>AHVLk2zWh2Y4~LfpvjL+Iqb5Fav5z$KFfLb8uQPUZ=;
zWSPK1)(b|Ffgq9`C5R&@3nr4M2&RyW1^MI}K`GfOs3Ersn#s!q)5&WEbIDr;OUUhl
zHu4d{&*XE0&Ey+`UE~LXedHH{Bjitl)8qlcWiml{lS~!fC$ohe<Y3_|vRwF)Y!LR6
zM+t|?(LxtWijYjn5;7^pLO)8akWWE{5=yI3MOh{^QPv6pWs7hurCk_HIU-D<oD*hJ
zt_$-h{|HMc&xJLV55i_jzi<WxFPclCh?Y`(L@Oyg(JvIKXe&i0+D$=32Pl!E<CH|v
zIZB4;Dy2Yln^GluL}?K{r_2_;qbwG6Q&x!vDH}z2>MoHx^-qx(^^}N1{Y%87-VuqZ
zPedx}8<COPEdtbG(O4=eG?wZWI+5xZnn@Le=2OE$%c!Q%I%;^RgBlY$i#joM0W~}H
zN9wfDHPqVBjZ`#r2embHFLi0?Vd|RD)6~tOm#Mo$|E3-a{fBxc^eOdf=o{+Y(9hJ4
z&;jb(P#mo%)Q$En)RX2WX4AaHJet2)OcRP#G^N-?Gl@si!o}lgG2%GdMDZkAwm6Gc
zEH0$gh%0DLaRY6R7}A!Af1s@vFQ#o0x6yWq*VFzKZ>60Q@1|WA|4F+oK0*6ee1Y~#
ze4X}Le2+FHenNARyrR)0pJ;4JAB`{hPLoMUbiKrrj!4+_NC}UgAQ98kB`SKp#6&Nb
zjHEY8BI(m53H14r$@Jxt9Qx0aV)|A|6}?^3L_Z>#K|d>*N53XnM!zRnO@AucNPjEY
zLGO|LK_8YJp_8O%>7LRnbU*2BdWiH9T`v8PZjgSU18FaPy!0DAQA+g8kkUN!r9PhJ
z(jd=9X{hIPsmgP{)a1EbI?{8UbiC(QX@ch->15AC(y5+jq|-dFNNYUrN?SaiNN0M!
zmM-w@k}mfglCJY~k!|**%6|9sl^yWp$xe7mWEVWOvKyW@*?rFlS%+t=?2TuttjjY;
zHt0D`M)0bUk-eNUZ?8GB0I$U|q1Q^8!fS)f;I%`Bc<qyo^ExJr_c||2^|~(0@wzW7
z_If6(_If94@#>My^ct2e@FL1rc+utSyx8(BUVQm(FPZ#LFP;3PmtB6zYpndHSDgHT
zSE~HESC0Ih*ED&LSB-qw%ONK+X3J@eMRH$8o1Dk^MJ{3dCRa1|$}Nl|^3ja5@)*Wd
zc?#pMJd^Q6Uch)QuV8$ZH!=q0(-{QCJO)LvjKNZ@VQ>|j7@>+?45i`#!=yOD7^S$#
zh*I2SBq{!3WGJ37@)hqG<%%9gy<(UF6+~vMg3es3U^7=M_{@z8DRYNH%iO21F^?%C
znCBI-%<GCt%zKJ#W{0Af`9@LA>{7Ha2NkoJgs_E7O4v_KR@i!GVAwXMD6E~S3_Hv;
zhGC)duq({*VRx7bVNaN8VXv9FVV{{LVS~)tFoL%;jN&~zjOD#3jO*PNCiY$*ruN<z
zX7Sz=Hro48Sd91SuoUmhVOid{!iu~fhE;jL2y6C!A2!pwH*BHzaM(}YMCE#KnsS@B
zuX3+9PkF>!tUT+jQeO2oEAM%aQg(PpDc^V}D!aYYm0!Jcm9DH(C5=_9WV4(~K5Mp8
z%37$@v3^q8SwAbsv9>DXS-X{!S$`^XStpgHtc%Jz)(s_O{iAGUJykAay;ZJZbtyNo
z29>|F@TxyqWYsAaQ+1i;ue!|=s2;QAs+TOCs*`0?4X`3q1fK~iicgBl$0t)2<Wr!M
z_>`+OKJ_Y_52}jr`9T%uvsg9Rr%g50XT7S_XRE5tXSWLa98|UXoK!9Ixu{y>b3?V+
z=e}yUPlxKD&ui6bpH9_ZJ_D*dJ~;IgA9wX@A1`&64@dpghp%?^m8j{yYBk5#tPb`a
zrI!1SR~vj2)WCPLdc1FrI?1<Ko#9)hF7RzqSNcv@H~Y?2&-7iYUg*0@-R8SN{fqB!
z>g~Sm>V3Y4)W>~KsxSIpRNwTyp?>IlU;UqNhx(K6YjwYGry9@hS5w&E)jn*JhR3FB
zq-<Y}mK~(AvqLrG*kPIkwn3B5Ml|{Cv6>2YtfrBjqM5<Y)GT1<Ykp#vX?|hXYPPc-
zntkk9n&a&Gnv3ioHGi|$XdbaQYF@IpYd*2}Y6jScH3ZHn4V80A<IB0B;dAb5WSkC-
zp7TlrIG;4*IenTW&Nodaho~*&P_<PYmbQfxsGZFbXcu$j+SMGbb`!^{{hbr8J;;gD
zp5`QIuW%-7?{c!W9h@TVTTX?xhtr__#zD1iesi=;zlGXBzZKe0zqMMm-$t#~Z-+L*
zZ?87a@31z_@02#r@1nNc?}oO~@1Ays-xKWuzn9uJzYp3Ce!bcqeqXiw{Rp}feq`Nc
zKZfqMA4m7EA5Zt%Pps?qQ|gBO3_6lOqVw{P&;|I%=tTZWI+cIA&gwr^7vW#5i}SD4
zP4;il<@rNhx&ItpqyIwPO#kJ&h5l=FZT`RNe)Zq3+v(q~JK%p%cgp{S?l1rIx;y??
zbshe<b#MJ2>U#a3>Aw5F)wu_J)_Di?>$m~mb&>$0UK>Ew+XKAykpcet#DHLZW`IOr
z7@*Qu2N?B^07O40AVR-1AV$9?AW6R^AWgp~AV+^BpiqA<pj>|=piciFz@h&yV5a_4
zz&!n6z*4<S;7UC`aJ`-rxLGd<+^G)>{6lXJJggrRcuF4|cu_w&@R~k1@Q%Jb@R7bT
z@VS0w;9LEoz)t<jz&`!Pz;F6pfv$#wfn>v(K!)LJAjfb&kY{)nC^CEqR2cdLbp|}w
zVxV$I8Q9!NLoheipx~w$Oxz4ZICrXH0=L+Z%B?U=<<=X@xK2YOccx(`cb;J(cZp#o
zx6QDTyUwtSyUB2nyTfpX+itkVJ!rVkJ#Ki;J!kmH{mU@G{o6nYx^JKbJuz^C{xb-I
z-WilZT?TVdzhO+!cSBr|t1&HzV$2U>7%PI<#^#_P<Ln@zaY>NexF$$r+#F;w?g;|M
zBS8_y^Fh(Zn?Z@jM?tB^S3y&ZpM&y^UxP}FBwm$~!D}!E@=&9gH_NEy%`+mrCC2f*
zHe)hxopB0pqp_Ixo3WO+#|U``jPrO$jVpMkjlb|N8h7xn84vL87*FvY8n5u48t?I5
z8K3b!7(ej3js3g<BZ2?jNaMSjIDE26z-O40e74EL=b9q;0#iI+YD(v;Oa**{sfuqi
zIr!nGANY}`W&BvvI)1Wg8$ZqT2S3|%oL^wN%r7zB;a8bD_zk9ae5dIPf2Ii+Jl8}C
zUTpFWUSSFjUSm=OZ!npIx0uER?=-~)?=__bA2j6$A2(G7pE0!rUo!m=eBHDx_>O5^
z@I%wK;11It!7ok6gWsDj2X~q71oxRbf`?7-f(hm?!R}^U2+d3l@iwzV{LCRCLFTX!
zq1h55Ge?AA4VNJXb9#u?To^LSTpcpb><o!9w}vE|mxrX9*N0@9w}<4K_lFdjPlc45
zuY}Z??}ap(pM{|2k0G<n10i$GE`r5oPr-7tzhJdlBv^0O2sWGTg6-x=!5(w6V81y_
zaKt=KaMD~aIA@+N_{+RNaKpS(aM!$1@X-9bpu>Dv@X~xv@XmZg&}n`o_+ow~7&2pf
z<Cbp%qQzZEwy=br7M{?@A{Y8wj6$9zTqv}}3T2kbLX{<7sJB!KEf$9mSbh*jSe6N+
zEI$k5EWZhpE&GL&EhmLpmMg+M%ROPS<+-rj@=;i085A~JTt!ZcmuQA1K-6jxixyh6
zqGc8!YO_R%)><ZtHdt~*TP$Uw9hOGX9?LAze#>IfVapoP3CkAIS<7D0CCf3<HOnQ@
zEz51ueM^VvvE{w!nWazk(n1J*XQ735TKqzLEyB=2i#qhX#UAQnjSO|SCWq3jS)mMT
zNvN;2AvC}`Bb0Al6e_Z=3YA(nhbpb@p*ri)P_y-7C}O=88g6|OI?nnoG{*WRG~S9A
zr&wv?G%H7(Wfh8Zt!i<R)g~^pMvAMf$>Mrzmbk@QB8Jum@hs~MajSKac%gN*c$syx
z_$O<-c#ZX#c)j(Kc$4+E_%~~Zc$f9Pc(1ije85VO9I?_RC#?RGvsRJhqE#cgYDFYB
ztx=M@))dJDYmVe!YnkM^wMp{II!p52x<t}xT`TFeZj%gH_eqAWCnR{=UlOA2p2WlU
zTtc^flrU|B5?>op8en5cv6P-vV3SBCHoa6~8zoiSCP)po$x@3gUy9f&rQtS*bgZpa
z8f{xHjkEnCO|tEjPO|+eO}CwqX4|ey^K1{LMYdPcQd_sQ()L|iYx9sb*?eS9Td-`p
zElf7sW|7Ucjg>95CCZlCrpQ*<rpZ>>>SXI|(`6fM3uT*at7N~~Hp_O|+GXvwW3v6W
zOR__@JF;W8r?OMF53+N%0of&+tNg0XQ-0GHAirZ1%m1<I<d1D5<sG&d`3qaB{IxAl
z{@zw8@3cAOJ+@YPziqjE$o7l;yKSeOU_U4)+0V+!_8W4V{gIque=Ya1_sIS1BNTyl
zih^%vD};7|LTpzl<aV1vWsg+o?8yqFJzHV5mnwk0Q4wyRr5I~pq8M*qtC(Qlrbw{w
zQzY9@DpKuN6zTT+iY)sJMXtS5QDFb7m}YkmE3>o0s_gu*TDu~w(QXcFu}6eKdqUU@
zduG@idvVxYdtKN<`}D9S_Jv_T+E<0O*|&tPw(kx5*?v51gZ*;YCi~s6ZT4qjJM16B
zcH0NT_S%Wc{dT7EkUdCw)Gkw=up5=9?W2|F?QzOW_H^YHd!h1%y;gb4{y*hi`vT=Z
z_La)V_D#wT`yS<U`%&df`z7TY`yJ&6`%`77{e!aGKA`+!cU2A88LF>#uIjs8sv;l;
z6%h$nxg)VE3X-m(BZVpkQlnxaP{l^(tNf9bDlW1~#Ygt21jtcUC~{FHMee8+$WxUH
z`JmDw11baJsx~7GwGH8_0U}k0BL;N@GFlyp#Hpi@boB(JP#urds*{lasV5=})RU2w
z>I`I)dJ596&Owf;^N>sGLgbEm8uCnCihNX8AcN{^gruoMn3@J8NYjkSG)@G|$suDj
zGmv=AY$QX|iWF<+A$6LC$aKvTWRYeWvRbnO*`isA?A5GBPH5I4e`(eu_cXsEFEpEx
zPR&;2t7bdmrrn9Kw7U_$wjEJu_aPST0c5Q95R#}pf@EorBPH6CNQ3qaGD~|7S)#p&
ztkqsde$!q-_G_;rr?fYbYuek$1MOYprS?A3t$m1m*FHwbx(<Y`dxi*fFA$aP6=K)D
zLB{LeAt|~K$W&b?Qm*SlT68_g54t|&N8JGOi*5+nsT)SH93wcV!-JbT7w}j|1aEb2
z;ET=!5cE_)*VBQ&-V2EJOrX=Vz(~C>n4sr?$@&0Lpyz^WJrAJzU@%`V0Bw2^*rXSO
zJ$flPs+WUH`Y>=uuL95X8t_rC1A}@4AQ?=6X|MpE!3N|81egsYL4+Y3Bp616DTW9z
z%`gr$7{-H{hG?+FFafMJ#DQ&w1hC(b2u>N2!8OA~@W7A?UK!Frw;>&TH)H~eF$=Jb
zIY4Nf3e?6tfEWuvl(7g*G8TheV+p7*mH~&c9JCrM!3twF*kG&yzZ>hoVPgZhU~B}p
zjLo3K*aF@gonXKSv5$EF174;XfNPowq^8-xXqp2?n_5A<X)eex%?HJ%1)$Ef2+S}o
z28&Ef!5Y&tu+_92>@%$ZCrxeOs%a(o$FvH(G_3($rnTU^>1RMTuLo@NFF;`a6{yV{
zf!(|bM47jMiRP^!*Srl>n70Fmc?W1U?*uE%yTAtXZt%N#4>)XY2N%qH!7cMX&|%&W
z-kT4A0rQ{0)p8IpEQbKsas<dMM}g6D42-cH2l18@Ak%UZ6kAS#ddnFw!*UiZwwwcN
zEa$;C%LTB{auJ-eTmn}um%#(eU*M(X3h1_61tYB20L6M8aI80g(0UVStbYUS2?L_7
zx3RMicR(Jd(s~y-t@prO>wWN(^&jx7^#RyzeF%<PAAyUQJJ!eGsr6s*(fR}oS~~#A
z)&ZEdr+{aB2IRKqz>JBoy#R@}|3H@QB`Co(+FpTKw%1@OW}WQ~*lv3Z4q(pM-hmso
z_uvucjqL;I#o+B90nPpi_+vutoj`{fY5xo+VAAYepa4^2?*<UFz}^E^Vm8}*!CuU9
z`xo#R=AOL|yufr~hVA{p9q9)?$N&hzC^0r<5JX~9FgeH&D91Eoen7s0<(OYEyD*24
zVQ?PvH|7cEJ@O6oV_d;E;DzC0q~JR+V#Z+NF`1ZROg#q6>yN~8`y;XZ{zxpxKN8FH
zkHm8QBe8t{NG#_+63hFK#B%>5|NlqDa4;f_1_LnBm{d$YrV4{%=8gOg+Ate2doV{a
zmoRrR&qjU&pD;rhw^84KH-<lI7=&Rgm~oh-QC~qerWDhJnKNn#EW@nF>=-o&4r0z?
zZjKrNk1=mCeWUsTA-o@WhWCL0j0B?({{q4>vEjWS9a9wE18OnT!@I#k%<Awium$r+
z_-Akub0xeJ{Db)~{1fQHd<*{w$fG|1UyNY%d!WMDN52D6qu+vwnB38CK*i|Sz=3HU
z{R*rY{Ss`z{66|WaAfogaAEXwa2wMx`Wg5z`Y9L~-2sSWIsjwL6A(1!UmzRv7?{R9
z0%I@<V;+JjV;+EMWBvgRWA1~QWA1?^WA1{rWA1?8F#E^c2B*i|0@ud;4IYlU30{r4
z0eZ$<2O}b`0cylm;1_WPh$8+1+K9^lL|g(f5f?#f#08KaaUN7foC9dYSuii+3}}lu
z1vW;U1bZS*fTIz|!KH{};7-I*@GRm8_!w~r3`HCSq_KYj@398}Z|r`c7`qRc$L<AV
z$F_sSv3o$)*xjIH>@Ltab|;uMb_ZBGb~{)%b{p6}b}KkAb_+N&b`!Whb|ZK+_E+$F
z>@T2q?0SG3_cNf4TMPWgtpTCqRsrp}m0;w!HV`vz1(-Z;ImjQk3{;O>3ea(j!TfQH
zK-;(lVAHtyV9&U@;MllUaB18eaCh8n@NC>n@M+u(Ff{IefD{RVccc^WB3pnWvKg2o
z8^PGf29Ow82eKk-KuKgZXpF1`vm(pE(#SHfF0ust7Fi4qL>7V5kp<v-WFB}JITgH)
z%mF=-SpYXa6Hv#e1J3v~AR3<vG~*`%Fg_VXk52@t;}byM_&89BT~u<8j|Owcj|V@E
z9|wLN9|3lc9}SL-4+j^<j|8{JBcNlv4SX1H0R!VrfEZ-}j3^!8MrnX7N(GEjVPH&@
z9K=USK}M7q6i10bU6cUKhzbUaqIh6+6c=ob3IKmZalpwaUvMRg1@1>N!GBR+;Byom
z3`bFcN3;j<iFN}a(L|t(b^+FCJcx`Q0g|JKk?iOpq%3*>X^QScW=HoR%c8rGpQAgG
z9nl|<Kcn9vXQJOAH=<u5kD^~7ucMzKz0n;AF6J>pjd_Up#oR|kF?SJ7%xwh3+(e>d
zt|OCTt{{0amyybti-;rU95OfN46-8TB(fpqIP!bU5#(^pA>@3_0pwQ9KIBPEJMu1O
zH_{)o6LFca9r2v76$zNI8Ier*712*vkBpkI4vC$x8cCb55-FIl0;!&`41p7tAoC|I
zMA|0ILpDulMfOaXjU1gY1GzZif5@E)PUPu?X5_<!24rAD9YTz)Mi{Xb2sgGAk;P6!
zjIo8t=-50YE;a|rh@FBI#bzM2v6GSi#bWbRY!b36HXhj=I{|5rjY5vaMk1GEBapkX
z;mEUCfP9R#Aw#idgcN5$m~mPpC{BgQ;uMG}PKu0)3q|7N1V~04A1R9CB6V^8$n-ci
zvM`Q?tcqhGo8#!n-Z%<!JkA}t97ja%#u1Qbao_D9<G$L5;s)%b_%C*5e78L)zSAy?
z|6n)9zp;;re`$}8e{Ro+@30reKgJ5f{;~fr9-B|&Z`oJH->`3vzhZBXzhpm#MTjrO
zpSItLKVg3wf7JdV{*Zkze!rcVu-DE=*lp(~?66A{w%H8{o9y8U8|<+OKikt1R@(~`
z+Uzw6KiXl!68rpwh4!|Dx%Q0-bL_hlX4sD;K>LM+7W=J)M*EY5TKl_%Dtli-ncXFE
zn%y(8z#fp8YZoVG*>#EO_K}IH_L#(Edun2WJuh*By)tpU-H|xf-kKP0U!Dl;za(1i
zI}?regNZu(*+iB7MxxyQC{b*GohY>TB=YSelCbxPBtJVl$;U28V%SwlG`lT{Y>!ML
z*^`q9_UxqZw$h{_TVqncZB|l`ZAnt6ZEezf+qR_FwtY!2Y$uaCY*&&V+wLd*V|$Tw
z$JUv2(>9cJ)kaFbWMd|uvjruevdNN<*^J4DY@?I++v1YjZRyFoY=z0c*=mwE+hFnr
z+x+Bpwx5z$*?vu4Vf#IKsqJv`LfiS|xwgNPXWRZwo^E@a?6iGJZnEK0YHie%N*gDo
z)Fw<RvZ+(@Z1$9F+xV1pTXM=ITXss4tu!Uh)|e7)o0T%wwj?Fowk8F!ZB4P*{zx&{
zPNb-9f2AmF_fjObXDI^P#}uAzFeSi7oak#~Ok~;uC(><_i5@onM51lfM7%9#;;=P!
z;(#@8Vz0GwVyD$H@xAqjiLb0bPJC`%Kk;Adj)@Pf2PWRNo}PHqdTruW>w}3Gt^Z9t
zYyCX&gmrl05v%*816J=zd#$`lyR7m_zgdlwHd#kcT5pY;w8ok~=_hN!q-ECXNeiv$
zq*m+PNwcggCPC|lNiEi$lj^MpCskR`PAaorpHyUhI4RfqYEqW9Yf_r^+oTk$M{2y4
zl^SE^r;f8KQp2sLRKz+a)ohJR)mhV1mDa*kskJ&)WJOc?*14$x))lF~)(xo)>&{e~
z^<b*I^-QXZ^?K@e%fr+`%gfYWOIK>AWjOVn#eMQii}&Pb7T)B?7Ww4+7USewmeG^1
zSz;$&vZPHuYssH{!csN)u*ETXzom8Z9?OrDcUaa>-eTE4d4uJ^<h7PlliMs;Coi+y
zpS;lWVsfkH)8rYJp~+4QF|E<UNUN~~rj=VHX~h;@TApQOT9zd`ZL(!jTC!zoTAZak
zEy~iA7Gar{1}sa`ES5ECddt={m1S?5%yK+UXt|Wev)oSew{)cWSl*?1TKdw+7JNF<
zLQNlG;iM0l1?gYRs`O5?HT|7=Z2C)cVtR);GyS2tDE+RvHvNVfrvGK0mwwLtQ~F8s
zhV&!mo$33{2h;bM&!lfRUrXO?evrQ2{9pQNb7%T;^VjsnW>UsnGb3Y`nVW%{B^ga-
zT}F)=WR#nuGm6X;Gjh#28JXtNj8t=DMxuFUMvQq;#yIn;j8W#z8CLV241@VdhRS?C
zLuURvLuh`S5oCUy;b-p7@HT(XpqV`~-Oa2_f|-{&Y?5X6nGBg-rtr-7rU{uZO{tk3
zrrgYjrt-`?rl!p6rrDX7OiMD)nAT(-H*Lv0Xll>gYdV^_({v$oi|JP82GhTpYfNu4
zSD1P-7n{Ck&NX>VnQ3B8ahiBj8ceb&RVKrf5>xn;0@H*k*{0MfX{OvM$)@rtv8JXe
zk)~Nw!cB{(*i5UZ7)+a|s7!mNNKHqk2u$ava7{O-uuYGqFifwekWF1vTusAMz8l@L
z28_(CZX-AAgHe+8%BahFY6MvijZs;5j44^yjM-TijU`#9jrCbajnlIZ7#C#iF}7v>
zX8bj4qj6`}I^&;NZN}4CON>{u<{9s2%`!gELX97@8jJ&3RYsTW5+gl3-^j_HViaVj
z8kO0JMoV_IF(Ny{7@rM{>DeY@ezwL~nJqWAWDAXRvV)9Ev)RTq*$m^BY>Kfx+tqk9
z`@7*ncE90fc9-E%_B+F??Eeg1*-s3^+4l{koWBi>oWBf#Ip+-GoZ|*f&Ow7cr`-^l
zv%`>-v&oQ|v(8YI(`Km2Sz>VJ%rms+%ryL%<23x7Q*YRoQ(^ccr`T{jXR6_1PKM!D
zPKx2*oLIx_oJd1=&M3pT9E-tis?NZisxWY;iVWhZJcD*B$6%kzFhouz8<M8F8ZxJT
z(-%$c(^pUJ)H|oX)wfQ4u3t9wk$&COJNm6tuj%(ry{JDr^_2d?)WiC}r~aXTG<B!`
z)zr=U&r{dyzfN7LC+05Id*#m4`{&Noi*g-UBS)Rynp>`q$Su^z=jQ0sa?|wrxk>tp
z+!%dxZiIeTE}~zQYt*mGRp~e8O7y?y2I~*z`s>f+dh4&|QuX(8iTY=`-*xYE`*nS}
zpLMvrw>om(Go4S~Lme;gwoaCJRj1E8uLF4}bWwQ+b;)_{x+!_vb;WtV>T2@V=$v`W
zb**^|b<6VR=+@>z-PXJYU3*@o?nqv-?p)qf-Hp6--GjU&-HW^!-KV?=-9R3qBjg)&
z)O@9moiEk}=ks*(e2&hL&(Mv^C+ni~3A&X0uiC8qUTtyy2W@TsOD&rJMBAEwPrEGt
zhIVcKMeUaSQ`+|Y!`dVHd$s5CcWAHYZ`A&izgGJ^e}(o#{z7ek{v0j70M$|o8niwI
z6<S_Fkycuet<@Dw)*=N7+Q@<^ZDK*VHlx6*Ehx}xs|w`WmI8rxc0r(aaRE!as(`B9
zSU}Y7D)^@Pv!G9Ns^F96uYy;aI|Ut@Ck6L4ZwhW`x(hC8h6_$<NQH+rUWI!#eudjL
zg2IiOu);MOQ{j)A@WT0;n8I0_iG>bLb|F@ST3Dv3EzH-Tg_)Yx!W7NY!dT6k!m*mo
zg@|T%p+R$~Fidl%FjRB3Fi3N^&{xw@NY}hABx!mIzpK9$_N(2BI@MUKlG?whLoF=2
zuT~b_P@9S_s>6#;s$+@{sV5e-tFw!KQx_L)P}dZ#Qag*5s^=8VRWB);u3lZ#q~26i
zrQTIktp2koM}4YjvifpSg8FvRc=f+U*vY&iv-)$9T0K-GQM(lL)wE)cnqBOr#uj1J
zvSOTCUp$~fiaS-2#jjNf#T}~j;`^%n;v1^+;)|-r;*+ZB#RpaMi+8J*7jISlT)bYj
zwYW{yUc6X!r1%Hb*<w_6t+-xwuee<Gw75X^wm4JOQ=Fn2E}ozwO^Z-@PP3`}rs-56
z)8s1oG=a)6&0htkF;(NIkyVM)@T!bygUbAAUCQ!lZ<USHo+_tL`$su{+70FMX&062
zrkzx7o%W}4&$QjjL({e@&rJInYcTssd3V}E<&$Z%v6eHZvTItca%ftq(xoI<Ni9iN
z`j#Xrc_mRwNy#Xsw#2Nom8g^vC1Pc42~U|?;;YOlp(&@85S2A0!(q;n-mp0(@52_C
zya-!a@-S>e$*r&*C6~kYm7EScR&prpe94}$>m}R5?w70&dsfmG_O4`6SWn69u;CJC
z7_qcAj9yw2#xBhb<Cms|$x0K#bfx3N?4={a#+Dkx;!2fasimT@oYKIsX{D^Nno>%b
zqm&RfyL3>osI*JbR{BQqOKFGVx6*rxy`|R`M@r8t&XyiiTrJ(FxLdkI@uYO4;&th2
z#plwciow!W1)&ToC}s5uR#~}%Tb8c~Ez3|S%aRnPvM9x<vQdhtGLs^yOsU8y3svNo
zaTVodEJb}8MFGnQiq^70`O>n_^3`Rp<r~YM$aj?8#hMAP%8!+um7gy=BEMd?SAMVT
zH+e_dFY-5KZSt<NMe@P2*>XZTb_uGyM$RgqCJ!vnk&DVx<;wCnxv_k#d}O&@KE7Nh
zPbink)5`hs+;X<Oq?|6VEhoyI<-@Ys<vp@R<?m!|<<Dg6%kRs!m0y?bDL*eeRDMi$
zx_qDPa`_I~t?~`Bhvh3}FUl9o-j~mj^_Dwj!{s$HV#PEWts+O}TahZ`Rm94~6%jI3
zg-vFz(8@+tNMunJJXvCeuPnWSD$A{Kk(E{qNoy;*q|S=h(%BVHqzfzVN`I=jBK^7I
zjC5<oA?falJ<>lbwn|S{tdm}>ST4O$F<<&m#dPV@ibm<%igIaJMZR>fB14L=Oq7x<
z$4i-&K<Zy<kP0g0Qh8;FR9ERIwN-jbBPvPK36;Z=l*%4SX60K+LFH3PdF4GxedRR?
zT6tFTL*)_4;>vbOTjf^C`pTarTPv4Kc2~}q9ITv<9Sm%gT&ygY+^Ec#+^<ZRbW|ot
zUROp+Ix7*$K&4)StCC6FtN0SHDz=1EMU(KWTqKgJA+fsZv)EkqN<6CSU-9^=+v0?(
z%i_sZr^Go`e~OE%c8RO1Hi?_6R*R=sEfLSHnj>CX<rJ@~su6FfDi;4%l`U?snkYV0
z6(c@b6)wJ5WfI@0Qi|_a3B?^%{^HkFUgFLwH*tT}x6toZJ)xxPx1sdvj!@s~yP-kV
zS3^Uq&xD3m9||>8?+!((H;0a`UK1Kyy)-nXx-~Sj8V${_t_>}#o)%hLogM0^o)|i-
zIwo{}b$BS&)*HH}IxKW!wIFnRwO{DoYOm14)uhl<)x)Ao)!m{S)o(=itDlHEs_%$i
zRsSXWRDDX+SN*5xTlFpxv1X%)TC+;Ts#z=wteGtm)U=4?HB};QO@YW-lOYPPNfbrZ
zM2Zq>5YglsohZ9TDk`esi7IM*L=80*5n6*6&8g`ZF0A<=Tv78}xVGjW;l`Tl!W}i|
zgnMg_2oKk^3s2Q-5nilWE4)#&On9%RRrsU^6~3&g6@I8G7WUR;3BT5)2nn^(LUQdW
zA*0qH<kZTAyxL%)xRxzc)>4IrT7nR%9S}s+eiFpgz7QnUKEUedZwRK=o)Z+;9uZX5
zwhJ0+w+dkGTEU#!WrBsZt%BvXPQjYm8o{r%#e(g%Qv~g`$%2EmQGye-KybcRFSuGO
z6Wp%l2_Dw^2%goF1#fF{g3q;mA^o-QL%!EO3nA9s3!&Cs4e_o!6XIWYFeJF{_Yg_l
z#t>EAst{w{q7bBRR!Br$b4W~GMMzRzen?tfT1ZY^d`MwkL`Zp^HKeXi72>E9h0Lt;
z51Ciz6|%IB7_zeNYw-HI&%vAPUIp*0dldXf-QU57>n>o2zmEoAtlJxWt!``Zow{|w
zkLs2MKd);Iep}}Z#v0Uv`|65<ztv?1yVfTKlj|dc8TIyHPQ5mmS1%40)pLUt^~_*h
zy<4!Q{u_T(eK$X{{xv_g{$GAd{Vje*{YC!N`s4iK`ak#;_1pOM^*{5S^*{1w*0=KK
z)jRo1>TCFI^+o)3^_l!l^-264^^yGcdOQDMy@r3hUd%sNAISf!p27dSp2WXjKg@el
z-^Kf{{uS?C{Ucsi{Y_qf{RQ6l`lCG8hISsMVGEDZu!hHOSjr1(n8On`wD9B&l{`&D
zKF`#U&I1kcyoiPfUUY+nm)M}>r8Wq#ahk)+Z=mx^8eDi)4Ff?94IhKhhUY=E8tw<p
zYq%P;q~UZ>Tf?70>l$_jZEW~8=(mQppgj!>f(|rH4?5aVA9T8*B<Ny8cF?tkl%P8e
zQ9%zIK+w|$UC^rrNzjJ|ZcujvGiac}E$Dm0FxR!Qi%V{N#bq=;;<6iWa=DG?xq`+c
zTxsJTuBve}*U-3{YinH04R4&qjcjb<#x|C7lN)onX^pAe?8XV)g2r%eNuz;V)hOdO
zH1fF4MizHwqX&0x<M+VDjXi-Y8s7x2Y5X^EL*uQ$EsYlfcQzgk+}qe5c(8Fx;PJ*a
zfoB?*1YT;K9eBO5Dez8XdEmpw+`x{;)WDaG69V5ih6i>v8Up(oWr4$uyg)(|E6}~k
zBaqhgJ;1xEJHW5$bwE(l;{ajP-vP3w^8u=+BLRk{JptCH%>kpDRt1b}S`-k|G&3Nv
zsWBk6sWc$7DJLMeX<|T8Q*=Oi69}kj(gid%NdnL&ZosT2M!?)AQo!P-ul~!MI{jBS
z{pY{F>4E>|rfdG&o6h*}X*%e?ziFrck){p)C!2oqKi4$R|F0(Kf1|0^|87%}|HGzC
z|Bj|a|Cdc;{ogfN{X3gf{$H8|{zFY1{}Ihpe_}J<pWNK%=h^(u&!@S=&%gP$AFuh6
zpRoD3pR9SWpQ?GQpT2pGpQU+;A84NC7t!407u8(u7uP)1FS&V=-{j_KzpUnwetFG0
zzv5<zUwLz&UrjT^ud$iv=WHJ0%xM0^X>ESNS=fA^v#j|lr>*%EXKnKV&W7ggoGs1k
zIXjwv<m_o~<?L^Ea1J+DaZWVnbIvxWaV|B-a;`Ox=G<yFa_%?FIggupoM+A6oR`h+
zoOjK`?9S#cc5m}b_F(fv_V?!NY?qcZZ1<LfY+B1sHlt+&+qY!}JD_DQo8N-6MJ?5A
zX-gqn*^<uIwZyT_Eo0b7i-{fHqF|3};j?2}SnT)~4|Yn+H{Z0DF5j${SH8I|4}FVT
zuKSj?ob|10Ip|y8veUPvWrHtlS>ZdYWv*{)3+lVDrP_B{OM&lCE$O~%TH<`yw~Y4P
z)ME7gtwrv;tA*#gx5eA{K#RNYk(Obf6D^;8&bIvLbFt-t&()S|J~vxV``m3g;Paqm
zhtIz)>wTWL{OI$l<p-blEe@Z~mP()AmOP(<mQ<hNmKYzrW0Vikq4)7{NPOsyKp&=q
z;p6Kd`UE%zSv<!_mca3hC2`ziDI9;X)Q%G@gX0gD#j%xzIM%Sj9ZOha9kW=`jz(6T
zqm-58$YxD)B(u^T<5}4bJ1ftjW)(SvtWpPuRq3FzY8^OMljDoG)A81Oy5nE(*^a-x
z=Q_@NFLWICUh4SWdxhgy?^TYUyw^GAdv9<+@6C=H@82AS-n$&>-tCS!@BI#Ji_u~9
zKIV{lpK=6wpK~z1FF8owR~<vln~qNA9mfmiKaTs%$Brw^4#!F63&%d@YsWU`d&gR4
zr(+4T$1#i9?`UKWIZBz|9obBRGnq+pMl#7x8<XZ#F&Rz))5pnX`Z+1gK<5Z1-`T?u
zI$txy&PNQn^9DoZJj>8I4>F9-oeZn<7Y1-HXM{Uj8DpIe#&~BXV}dh}k>E^aBs*gm
zsm_s%bf=Dy<rFh=odJvjrzc~Y(}hvy?DMK}zVoVeKJjXF-tua3Uhsm>BVIF{yS?T(
zH+s!=ws|dd&i7j4gkC>7YrNW=g<h+jX<k1&W4$&w!@V{+4PM)vQm-9OuGelS!)vdT
z=(XQD=y}Nb!Skr|spkpj9naIwOP=SQ$2>1N+dZ#1H+$Z2uJXL)T;O@v`9IHpoVA{h
zokgA<&J54z&Unw4&M}^EoJP+NPMK$?Gsv^s$@Ki<BzX=vhv;9OAL-wn&*%j7E}e*8
zrn{rZ=@fJ?osMp%GtgCZ7P^qmMyJ#L(K<R8Eu!<$47vb~r-!0r=u*@~SD-Sw3Js!b
zQ6}AhlIUi1h-O1S(g6C57LMMfMWB~yk?1j66xvRkfNrM6qpN61=mOeA^nbL;Xe})R
zEuu|9GiW(z94!wWO)Er=v}ve}R*G_I6)1yNjS^{f=m50={XlI-pHiLZ9qRwki_{tD
zQR-}T549EDM4gAWQ5T}~sY_5uU4~XuSD*#dm1r7uH5yA@hmNAINA=WSQ3-W38bIBO
zdQ!KeF4Uc9KV>)ij?#`kq3lC%Q4XNzDTmO*lq2Zxl;h|I%1Lwu<qSHPat?J+E~1r`
z%V-|u3Ob2$9gU{kL;>YCs-fIPMU?xfALSuRr94J)ln%6){0x0fet|wBzd~=2-=Js6
z@6bQVAJ84-PV{GT7rKnxgU%-Rp-togw2VB2W|N1}Wbz0YNybAf*##=eL>NMLgFa*r
z=s~8!VGla|?BNCf^I*dJ9xQmp!xx_P;J`mT0^n8;E?n)wgNr<Z;S3J}tn(1TVh=IQ
z@Q}iI4>=s;5eAJODk$^NK(2=lGCT~B=wX5b?iTpL-3B|{5qR5uB)s4r4v)BxhP&M(
z;IHoE;7{)3;avA<=yaa|E8XK@o_hjJbx(xR?#U3iPlOuxR48&!gB<sCNOjMIIQJ~r
z<CX(oyG?};-SXgdw*q+Dtq2})D~7+hmB4jwWpJrmIh^HI2^-z2VToG}%yO%PiEa&W
ztXm^AyEQ|FTMOj5Iia^3ge15B!6DKN_=z+VJ|oSBcS&>LB~mLqMw$!vkmkcpqy?~z
zv<S{8Eruv*DXb<fgZZT8a58BHj3Kqbk))MSOIig(No$}VX)UCYeug;Gde}?+1->T!
z3Lg<S!t2CM@C<PaJV4wEw-dKP?0ODdO56cw5qH8y;x1T1+zqpcdtf559gZdLg=XSD
zY}I=|<Pi@*Z{nYjL_7$GTo1vIu1DZA*Q4-`>oIuA^*B80dIIioJqb6uo`P+zXW%^7
zvk-MX2diAq!+h5ZFxB-UjB&k$tvFnUTGzjz$n^^JbG-_wuGioQ*Xyvy<pzA^auYsu
z`5Rtyxdl(V+=lyI?!ezLYhCWbB`){iOqctx!Q~$~&E)}{;_?tCxIBVmFeaDBQ0DS4
z403q_87>`=h#4R}g&zpdU<ctjyp6d)cma<P{)4|0UcwES6@*u?mGBxmFcpM1FqiNa
zPQ*kJ-a$LzJyc-?gb&acLneHL-|(Mc7v?{FC;SI<1^*eI#QcHpf?F`F@!fDCW;(tH
z)?$kAy)YdUi~j<{F?xI-lwbldp7?%9!1Un;;9JaN%uU=NJc~Jq*?}8^>oLnPb8uf_
z6Q&fCjY+}{!*Li3CJe*JeS_W@H_Xt8Z}1c5*@*A(F6I*EC}t04Bc=^A4})T=F!`8N
zOf&{yG#C+vgP~$ZV7kA5hp#XXFxN1rF#9pvFl#W2F*7jrm|{#OCLS{eW5h_me}i0%
z7seIS|Lq%m|7{pP!TgOmk2&=1E8K<o1+yIU!?z*Wj48+Dd>e!*m`IH6+W=HzLNGqx
z`k^~!c(@OCVqReG4S#`uVU7>?!o8Ty!#!{%X2EbbgqWJ)E?9s`8~zL@U`7siLLDY_
z_!IQU(1t%k{O||Z`}G5S^YuM^gt_tc9X#{(Ej)nP{`C!9_w_YgikbEG6>R+a5|&`H
zzWxUjzrKJGU!OxWM*j5~<b8b#nO{2~2{SnK1b!U)7d{<&4DSp*f)_DIhaSS+Ll5Au
zL;t{^hVH|;L-(L_=q{`rx&!ktlZI}?=%HH>8TuP)hHgUP&<)5Lx(+Er*#BkdD(oJ-
z0$&dP1s@DvhF1qK!Bc}5;l9BOaNFQ{xMuJiTs(Ld&KNuc>jzK4;=z+JbMOR=A3P4n
z3?75V!J|+%cm#3>4?)J@LFhX8Cma|!0N)SnhaCg^;H`nZ@WMblJUp-m{ywl9ZW!1F
zR}AcgtphutV_-Y17}y4L2e!hA16yF!z$R!P*a+1Fze2&lFOWU39+C%shTr?w!mj=`
z@MZrh_)q^zc(uO`p6p)%_w_G_Tl<&6HT_HBqW;BjM*kvM*S`Q3_s@qJ{c~Y_e=8i_
zKL;B7XG3ZKOvvq@0loVF2VMIi9O!ex_kAs}qpum>>T84-`WoQjzB>4OUk%*QR}EM6
zRl?T3a_HzQgB5)xFt@K5PU<UyQGEpv>C1!azNt{ymjl^-S&-6~3BP|yhuvS&;HxjG
z@WGdf@Y<JTc<M_c-2Wv3Zu=4k*M6A*mwbtaGrx?74PVB=X<s7XlrN)U!k2Iu@ns}5
ze?g%9iw*L=SRnI@36j1T;9#!~e(cr2XT2(Tr#B2<>XpNzy;8WRR}44xieOu>0M73X
zhG;JjR`+sYL2m$@+{=LzdVS%@UKZ5#GNHKF3;OrcA-$Ih3B4ZhOOG3T+e3tpdtBhn
z9y~nPGXfs$8Af;Z457dD44^;u^r1iW^q?(0U1)hvCpxv~1DewF4jtd~2DSIRLRCF4
zP(jZ#l-<*Tl6xMb-@6~8-QD-mm)&>K2i>>PYuz`|Q{C6m{oPm4-?}fOYr8L^OS;dY
zv%1fq4c#ZvlJ4VZR`(G!vHK7@w)+5T>E4Gby4z8H_imKcy%Tlo-j06l+KP5|ZAM>o
z{fge}T95wKwGKVewHn>qwG!RZwE|t;wG3U<wFI5swGgfAnuiv5wW1kav(fmj8R(d<
z|DmQXCo1b|MuWN<P-a&hO6sac2R~P!A3v9(&puB>?|d#qFMZBKkA2QT+dof1H+{}P
zSAL$1F8GYiQ=gO2+RyQ5;pYix`sXM#?sFtM`f~(o_#BQ(KLeEe*@iMcn^D)#26UiP
zi+<=-p-(#%=$%d}da*MUJ=!Ti_jK~nO`TkHWv4$nzmtu^P8M3z$v_J`>1cW<1&!@=
zN5eabsG*a9N;|(hxt(8~jLre4Yv&i|z^88Khfkf(r=LDJ?|gdWy!7d%^XRAN&OM(x
zoSQy9cCP&Nk8{B%Y(D*T%US#BhO_X~6=(XVOU}4Y|3}m}$H%pGf7iC%)VABqS#4u9
zwrz7V$keutTied;eP&|Yw$od?_g&}rygB`2e{ye{WDeF|>#H-9AXR&(l&*S5rSsm!
zNGHF0Egk;uxwO~2C(<7s52YO)ccnEQx1<Ff*Q6;OSEQulqV!3}S?P_AQ_?dX$D{{3
z4okOm9FT^0?2&qR?3CJfY?T^!$fOz_V(FR=p>#n<m~=`<uykaHzqD_MkMvi&hxFfe
zS7}|lqqL~qR+`psC1u;qq|e%orMKEQNzb?INDsGbO1HOflnUEH>es$b>eRkUYSzA7
zs@=X=s@gtZy10F|bb9*?>6rE@(gE$rBihGFKedgLHnk0tmbDF%X0`Q~#<lg9zG~|(
zz1Q}i<Z|0j$?>*tlHF~eB$Bp&B|&X%61TP{iB(&jM8B;{vc9ccvb?QWGP^BbGNCP7
zGNdhC(z7jD^1U@)(%!0&RJY0{`K_-d$*s>N^47<a$F27z*IRE(&a_^a9B92F+0uGJ
z65e`7;?sIU;?R0TV$ym*qS?AfvbJ@HWMS(T$<$V<WK?UEq+e^8<iD06$;TEyNn?wb
zq_o9NlG)-UiEXi!ylk<Q+-otFTy8Ox9B<K+>~7JNNLn^Zf?61fdkY%YEh{CPT9!yQ
zv@DRUXqh9K(=uH$sYOLHtOXzPZW%54(L7wz(L7jE+uTo5*xXB!+T2Y-n}3U+HGdc1
zYW^%f-~6xmaC4h@dvl{Ws<~F|-&`SfZY~j<Hy4O?o3q7CbGmqGbCP&wbDVg5GZhbR
zek<<Y{6hS->4~_l>AtwC>9#np>6$pX>5^F9bWZ%Z>7@92(^2u+rUT-GO}oWgo3@K1
zn`C0&Cb8JDDMD=46fD+m@)xT%d5M=axr%2rIf}<N*@y=<nTxwM8Hv9%>Wf<&wZxT;
z8^yVej5w)rjX0)px%hG8BJuUcx#Ba8GsOoRr--*UP7p^nju!hi4ih^z4icL+_7!V4
z_7Dpi{}U}~{2`jr_*pcr@n6xP##T}H#s<;Xh8j^@L%FD`p-7b1kSj`V$PmdJl0{D%
z;zTzZsOVh78_}VL=c4Tmk3_<TyCVOF8zSe1D<X@A^CI1bQzB?MDq7ZXKs38yw`fAc
zR?*M~si<dzQ1qidRMb%)AgZnR78TaJiPGvFMQpvb=y|=F=ytuK=wiLD=xDu$XjeUm
zB=u`WLG>#{?)8gB*7fs52K6&U8|zg>tLn##=GTuBsnib<jjZo4>RaDS^rx<i=wsc_
zsK&Z4QDt@iMrGBtM#a}PM7^o2ih5928g;d<AnJ5oR@DBw)Tk|W@lg?VY?M#k+bGAn
z=TT;LkD|2e?nDXdu177cyA(CE?rhZfy5mtp>JCNqsM{0uy>@$4M{RUeO>I<EVQpws
zT5Uj-qSh<wd97>Iom%^-OSM)}$7@ZZcGv1hNo%#DLTWcedE$c%wzVsxjA|E0Y1Gb(
z!bd`)7S>LVnpQh5YE12jsDZVEqPo`hjrvm4J*u_lx3H?_t1!RjgD|D0O-O1QgimX#
zgtux+g%@h_g-2^Lg}Z8!h2ol6VNeYby4SoC+SEJ|8rIwss@L2QuBo{qTu^gPIJM@4
zaCFTf;eeVw!mc&jgkP$q!q)0YVO4doFu&SYm{RQ_B-KvBr`0yXTh(U53)Kd~qt)8N
zUDX?fl4@09aP>-|NA+T%ZS`ECQT248M)f4&+UhaFMb*QE)2sUn$5!_g4yyhyvU~OS
z$Zu62BipOmBWtP}BMYmlBh#u%BNbKokuRz;BJWluMP9B_MxLmOiQHTDB2rfMC^D?-
zcBFUJ)kue`3z243ry_N#4o5Oodn1=sZI7H?6&*RTDl&3dRd8hQD&NRomF|)6D;@A{
zE3G2SDorA@EA=81Dm5bCRzl>X%GHtAE0;!|tDGNsxN=71j>^fAqRKImftAA|-75z~
z+En(8G_3qDLcQ`^#G1+v5sNBYBc@l@M~tnkj2Ki|6w$phC*pfWYD7mxd_-*pi72Xg
z6_HW#I3l*<Zp5pKYZ3P=E<{|dI2Cca;&8-)ioFrrDz-%kE2I(r6%i3G6@d{}72Xk>
zDqJEqR@g<Xt}u^SP+<@;wL&{$OvQ$XffZ{bx>YQX_*T9kqP=`(L`}I$L{a(Ji1hMd
z5wYd{BVLvFjJRL^C;V#p*YMNj|ArqdZwcR4UK=hfFAEPS&kuJk&j`0JPYO3ESA?sV
zzX@Mc{xp1H`MvPz<=4Z<mR|}VTz)#dNBNQPA7y*P-<53(uP>8?mz0HvXO#tn$Cr7A
zzb$hPe^h1@exuAZ{9KuS_>nS=@SSB$xTI`Vcu3jeaL=+i;r3-y!%fP@hijLO2p5zM
z3}05(D|}Abe_@l#zJ-k_dmq-ftR?Kf(weZ(rKMplrFmghrRib$r3qoFr8G=Y`YP;2
z>Ep0_rFX*qDg7txROz{}1Et5qwv`?T6PE4_3n-O^xs^tSS(gTd8J2p7X_UHztt+(+
zTU=@yHnUVeY(l9<*w9iYtas_ku-_$%!akPF4r?k=39Bd>8<tlxEG(s@e;6(49`?NC
zSLof6&!JaJ+Cxv3G=%OisSMp(QWz>M$qEf9NeXo<QH0u*ya_cdc@nBoayN8c$<@#$
zCFetDm7EBjSaKkAc*)MtJ|)qie~KeRKNSatwiJ7XRuwyi78F~DrWG59DvNbPUlnf*
zeNenE^jh(<(6hz!Lk|^C58Y8bF;rYUGBmh&V5nztuTcBqKOv^YUqf_?--SSNW5|l)
zs*ribMIlp)vqDA}Cx;9yR)lmfeiQP&=t;=CqB|iCMOQ=0iq3`P6demmD%ux9infP5
zE0ToVDGCd@T;v~evdBGTf02F2)*|x|VUa;dV3B5sdl3_2TeLF7xM*RBR?(~wLDA%p
zWksVy<`xYOQ7P&jGOFmm-~mP7g1Z&{8~m-XDfnGsRd9V_QE+KtR&aJ<QgBis8%zpc
z2R|!(9DJwncJSrGE5WA<&jcSRJQBREa8IzPa7%DdVN|e3VQ{crp?9!pp>wcKp>;46
z8V9c|)CrznxFL9I;hNyFg-e3*0sY{fg;Rom6^sr3P%t#Osi1FgWkJ{A{DSX6sRjQA
zDGQo{UKLaYJuD~+x?YeKbgm#N=x6~Ow7cL{kgVWgP<X-3Aisi3K`sTSf~*S;1sN9X
z3eqTu4pJ?M2wGYY5HzR2BWQAgebA@^^Pm9*n}WI*Xas%FR}K0%e|b<t{`{cw{OLh?
z`Qw99@`nd0^7{w9%<mTTApb|;wfql(=ki+ukLFhg?#?d`l;vjyhUX^*`sK5MuK6zm
zt@9rS8s*;%)XKjYD9Aq<xIF(r;N1Kjfm8COfn)N+0te;$1@_E$4g8g78~8ELB(OP8
zH?S&iLttUvn!xnD#ew*dJb`cXR05ymjSjq(Hz@E@Ua!EDdA|b=<b4j<me&>_%Bu?q
z&MOV@%F7LK%u5L{&r=5I=e-V4%X<{CHt$xzlDta+v-3^`Ov*bLFfwmPz<@kyK=-_`
zfFHTO0q=8N1DbMe0xIzXu=8_u0@8BV2gK&C3V4&dDByAK%z#_D69X>gjtn@NJ0Rdd
zZufxgxj+2HxgY#Pa-03VbF2KFatr+}b2I%7aufVDa^?Q2xzGHU<=*w5n|sxNO72<z
zF}X+l2j}kg@0Ba_|D6-z|0yTHzct6*zb41dzc|O#KRZX)KPhK}Kh0U~{~~9R|NWd<
z{?~FQ`Jc-f>3=k5fdAf{?*3bHe)tJ<-ungSH2HbtRQlQH6!@9vr2FaT#QCY^y!Bg~
z^TcmS&TYRrIhXxZa!&b;&N=8eC})RXuN;Zr@9a>&PuV_xt=Z0gwb@pFCE134+1Z+Y
z$=L!w{D?EZm)Z0D9%fJRyOBM{??U!qzZ2QL{Pt)6_T85K$yc1+>Kl?><LjMW<m;TB
z>1&mp;A@mE_tnaN=F4Q?^<9~L#dksWY2O*yhkPew@AMs!E%oi69qQXX+sF4umb34N
zEGysUECb)FEDhhHELGpEtYyB5S#x}8mWuC-tkJ#?vIhEI&+6fOA?v5l@vIL%`?H#S
zwq;fNh_ecOLbK9*e6nJFT(VyKSZ6)*G0wW_qmy;PXMNUjpVe9Wd=_VI@tKt+^qHI$
z;4>=A-DgmiolmbU6Q4hsIzFE>!KXcQrB8k4e4nz+X+C+G<9yOGhxo*0_V#(3`P=(x
z<|psFnJwN|GpoJNW)^xM&CKxLn;GZ5HS?`^ROVyv;LMxe-kBG@oimSnTW9X`HqPAQ
zt(__KUY{A@y*ks~dvT_%_v}n#Z<S1K?=hK-_mIpL-n}#DdH<I&#rtc<81Hu(gS;Cv
zdU#i6{PZf!c<+^&(dd<!QQ<{1^1NPVq<B5dP<Y+Uc<FU1<G$CajB8$pGR}JK$~f#L
z%h>4^nIZKG%n0@J%<%Sd%y9Cu%&_n>%+UAJ%Gl_&K4Z1l>WoERi!)|;&CVF_rIIn!
zYfMHTuOS(KJo{vP^6Z+?;`u$j%JY4CfoF4ix@UEItY>lhYtNkYhn^|v*FBZ#=RDt}
zAMt#WzT5L|dbH=&^f1qJ={}yv(w#i_r(1Y#PuKU9q;K>LPhainpT5x3J$<^Tefl_0
zi}azM2I;*$HPe54K>A0IRq4$hi_<GTW~b+SsHCTQj7?W~3{8LO(Kr3RN4NB=9zW8~
zczjGd<k6b8!=pA$>`|5$?2(t|;gOzZ=MkS~;z821Jzk_S9uL!&d)!Q$>v1_v#p86^
zD32p)13dPmb@SMo_RU?C*6tpfR_pGYR_yMUmg#Pv7VmDJ_SW4X?XkON+6{L|JMX?a
z?Wp_WwB7D=(xTm`q=mVUOY?Rgp62M@Kh4~|N1C4d@6-+MpHo-5ccjjDZ%m!)UX?n=
zy(o2{dv<Df_mtG{ZpzemZf{fT+@7VDxZO|9a=V@y?{+cut=p;8$8LvHZ@TSCJ@2+9
z^{AUDb+=n+s?^OdHPp>L)!WS>)xpgo)y&N>Ro6{B72GzYu5eqMI?rucs*2nE)KP9T
zQv172O6}@4D)p=D;M6wPKB+aXT~iBPf25?leoTpVZA*FOTA%X3wIb!JYhlV6*Q}I-
zuE{CeU6m;!*S9HwuFq23UGJyZxZX%Ha=nzI;d&-zo$Jw*#jg8OX1Z=q8Sg4h8R{C5
z(#th4<(G?B%6k{*ltvfZlrk5ylpL2$DTywcDKRdP^2B9z%1xK0DHmMkr5tscp0e9z
zVv5vdR7!};kQ6VMzA5%D-BL_lekN<Xd`=d)bR;ixX-uB&Qk6W(r6hT{OKx%>m$c+R
z&I!pMooRBD^Q+_v=O@Xz&UcfOoUbJl=Znctolhm-az2uL(Rpw3G3RZ`yPc)UQs;=|
zQ0JgzFK6#$duP{VQ)jzmZD;djfwN)qQfKYt+0Gl2Cpxc79_G9vxwrGe<lj!SlRr33
zNp5r+pIqiNGCA96P;#PEpX3;)uE~#`ekR>;`jm9esUzu#Q&ZATr|KlJQ)yC=Q(lt0
zQ$~`lQ&N(VlOjpO>21<lr{_tFoE{`ice<4{*6E+5!A|FrdN`d(`tEorsl#zkQmy0G
zq#{R2Qo3VAlF~6K>7}E0(mhAlq<<XklTJBWChd1LO4{P6n-t-wp5*JuBsn>*PBM2~
znxyMEF9{rHBrSKGoHWOAY|<ph;Yq_C2PXA#?49)6p=;6yho6a!4xbat96A!S9hwpo
z9BLBZI+P_oawtf=?vRyu)*&VFkV9PJb_bFe<?t#oz~M=vtHZrSD~B72n;b4DZge=C
zxYFT7;yi~#i7F0z5=T00OYG+$P5jS3GVzmraALE)Z(@bLdt$D=V`8GcO=66_S>j`R
zgTx#5+KK1vHzppo7bNbmUzHeTza%lheqN%h{ftB_dzHjZ_Tv&a+K)(FX+J1&o;|+N
zmVNick@mk6`q_U?_|NV`!biKdgeJR&gmSy;gdDrlgao_%gtvBC36Jbj60Y0DC!DdP
z2?y<7Cv3BOmLRlykl<%`E5X_BYJ!E`g#<mj(+OaAG-0{jfrL4ByAmeZZA}<vCrRjS
z7n$(OHaOv5Tfc;QTaSbiTjzufTib+KTZ@EOwnho}Z1obZ*lHx4v|XRD*LGck%yvaW
znC;>OFWb2Z_O>$;Ol(yWG;PNvtg{`Nu-JA;!gSky31e-0CSYznp_}cG_^&pf<6CY1
zjjyt4iO;jCk59I#iYGRu@lR~><8Rtz#h<fDjX!LY5Wn3<5g%pqHa@`SMZAm6<9JJ(
zd+~ZUH{;jaT!~+9b3T5K&8hf_Hb>)!*&K-PWwSf}r}eh@ch=GIb=Jc8BJ0rjbnAe4
zg|&D53v0LdJJyczm#l5#k6D|?@3uCImssn?2U}~#yIXIFx3N}@H?Uq6uV%e8ewFot
z`1#he<5jGu#gDL_6yMi+T>NjVk?|j_hQv2m^^Y&L>J^`9)iplW>Q~$=tFLkQtUknD
zvFeCBVbvVB$Eq$a+Nv@x#Hu9D)2blO)+#&B&?+rX-6}C|wUsh%ffb3HV)Z(1q}8*y
zepZj-{#f3P`(Sw^uF>*JT&d-SxJ=8_adDQ%;$B%Eio0jIH|~n%j<^$+TjKUuO5&m|
zg>fO4p>ZCT0dcmLK5>SY?s00C&T*?O?c(NJTE?kZn#PT=G>GeKsT=p(LL=_I#fG?g
z3)Q$1i`8)%7R%z47K`FuSj>&PYcVtKlEu`xV-^$Rc3F&#lUR(13$hpz=VsAA&dQ>9
zoW4c(xD6J6VpmxFh@E5cC3d34``BR??XkTqnqz;M*Tr_2SH;$tm&F#E7sjTV=f+a=
z%-E;qDX}-r6JpPqD`O9vli2O%Z(@b!&tv_}AICbG-;Xsjza6V%emz!TemQoD`T5ux
z=BH!FnjeoHXnr`htNH%eFJ`-9Tg<k_R+!0RbIioC31*S8Z_GktAD9Kk{$u7Fd(zA^
zcAuGRtjx?YHq^{E*3--~*4E54*3ir_R?SQ=c9oe{>^w8I*vV!PJKSttY;Utwu|G|h
z#r|u$D7MaYUTl%+tk^WuX|b%SO6)V!39+|K$HbmD9T9ujbV%%W(*dzU(>}3&rafbw
zOuNRKnf_L4n|@cSntoO;HvOQSZrY(7W7?t|VA`PUVv3*JX;P_dGAUJ-nG`9rO!Aa*
zCRxf?CTYrhCdtanCh^MSCJN<l6QY!uyio?3yi~fGJXKnmJXGqN+*7VMxuslga$Pyw
z<ce~F$pz&Qle5YmCMT6&jgKi?jSnd+jrS{ajdv>(jdv*D8gEfPG>%qYH5MsP8AmGj
zA(@gH2Ps31{gs}^-bx!|52b;zi*lo}qjIIOopP?Rm2#4?xpJ7Xv9g!3f%1oup0eFY
zOIdBCuFN;upiDMmlyalB%Ev~ll-G@xE6*4$R_-@ipxkVPpRZ~(OX+1aO=)MOqBJs^
zs8lx^r(9(;S~<^XxN@@55an>Afy&-S{ggiqdn-E(dnjuRyDAF|e=AZ9e<+CISH%;<
zPm1e??-geZI}`^DTNPUjn-t-O^$IV;8ik!<rNYRtOrdUAtXOSWpqOWvtC(z<r5J9Q
zuIO!;qWEc$sOT_=Q`8tJ6a@xEkz(*xAvbuXcx>=Oaoyml;*7x~#eRePip>W2d9?;N
z6<!9{6m|yxC=3lQDbx(kD^?ktQOq+qshDJNTrtexh@zLlLB;n?`xNb)_9&`1?NsD%
z+NQwg<P<TRq7{!ei51s22^FU{MJV=d3RTE91t~%{1t>f=`6_HSc_|Dwc_=n)a#gI@
z<gA#p$w4t;ldWRNCTm5HO%{r8`euq&ePczXzM&#lUtf`+ud8^YucdgPuc5f2zfo~Q
zf4yRlzCa<-U#AGtU#)P{U#YOvU#`&8U!nm0MT({R^A$7o=PJhO&sGf7pP}fgKTYvj
zPeswBH%U>ZH$jo5H&zj=H(K#hZ=~X`-f+c5y&;ODdV>@@^ad!R^!h6N^?ECu^m;1H
z^tvnXIYz}gy+7<Cy<hA!y&vo-y>Dzky)W!<-H+^h-S=$0?mM<fx1CMXZDm>AX7;IW
zBYRV~jy<be!yeSFVz=s6u;IF8tha6nYo}Yp8tE3W>biOCD%~7*o^BR9NjHNXrklq0
z(oJE%>m;%5Itgr*P8^%3qhu3xSoW<BVIS(q*?)B2vL|(3vwL)2vQnMrY>>`V)=lRz
zYo+s$)zf*vg3dj5sm>jCrp_&Ptj-N~pw4x+tIk#SllB$1N&6C8s(q2o)IQHDwa>CI
zv`@3QwNJ4Zv`?@{w2!gdwU4qw?Zd3E_CeNB`v7aAy^qz@-oviZ-pwx1-pQ(H?_fu0
zZ)1CFZ(;E{SN5G&G+U!3Wec>#Y_gV!m1_yvM_Q5WHLY;=lvWtKPb-9t)(U1rv;tXo
ztpL_q%a7I9@@3a+d9%y3yx3V<p6oa+cXp7L8{1XOh5fAQ%r<E{v1OVLY^J6?8>?x@
zzR<K`?`T@H7c{NdBbpZMc1?3usA<OfYMQc+n#Qb&rV*>DX~?e8G+-BK>a!}Edh7^I
zUADKT4*OF>o9)ohVrw)s*nACjHd#ZBjnUZ1KGN90Ue#F7p3(qzuZDn))=*`GHP*52
z8f#fAjWw*k#%dNcR<X-8R<biSR<PqVma_vjma$zlma?DJm#~fMi`i23MQn!pLRP81
zfPJn$pS`U<k3Em;u=-qfoBA9!Qhhe-qdtpuP@l;ftIuH7)u*$oam`bo#!gnB$_`VX
z!uC>EVZW=Xu<dG-*($Y3Y@XUgHWAlbwF&G4wejo~wQ=kTT)WlAvJ$m1Y#=UIwb87F
z+9*~Rmq2YKyI5@mI~~_(wc%`kTz@tWV?S&h%GTp5-Z+F!!^LhK%s$0+W8)z9EUp6^
z2eMmmg>4+bdf~F&*q=4PwQ*xVb_K3E8~d^oa1FuLePbW?>xMpT%ZA=;Ij(G6aT|KE
zuW;SPb!kIS_9(8MxS}@nVEu48;WEXgwV^w^7S}>tQ*e#g(2ebb>*xAz>^odFxC+*H
zWs`Bm;Ch7XDy~zw_Ts|l^;vvwpT+0*S$vM4#pn51e6F9x=lfZF&Y#8S{aJkOpY76R
zGxuiyU55UY!QnwVF=}lxc+@XB=2Wf>=Eshb4}L6z#Xq&>cel$RY@S%|Z-C*B+b88#
zgJiJz#Y21yAR1Q6ljM(rqG4f7wS4;UXb64sL!Ne53Oh6Vl6z~Vux<S)l1wG=;_g&3
zdz}RS8M26^-xEV-z&b)kh(Q^zMY@HGpzBC8av?DahTA!j)5D@bcGi!4GZjKwrjW$%
ziv(7>mGpiS0mlyRCJ7bcF!k&~(*H*oEV+D~l=lyVotMuNtr4M6fA%sl86E<|4&5Mq
z`UXRu<Q@tA90>1RpOA}10Weqn6*>0AA9N=Y;;_vRM!t(B1N3~s^mQ`1+1CeB#F<2u
zdclU3`J~9#6E-)Mkllkl!0>1lvA*L5;maC`jjAiWO>HHo<DH?!<~^CB=>(}&Ur0~l
z0JH3W5z__sP}kUnjyrA(g7e*}&j)MRs@IE}YFoj%&wXh92@CK&+n+8eHG`5hgQ(6J
zQ%KJpLIs<QVXoJ3I$2~0#a~9!ZkILzD;q<<z14$+ZsX~&Y#qp!O{DG>T9Eo>GVNZc
z0cSj?(k?Y>Fe7I=4Jz6I7At2_&qRQc$LG-R4+NmwI*+b9v<@oPEu<U0*1+2xi|Mqr
zs~|aPDgD@E1>mCi-+<qv_-}weL-A(;e~04l0{#t(e+%$$QvBP1uR-y(0AG{hYXcqw
z#bW_HCW^-fc#IT}74VoT9y{PUP&^mFbE0@|fagf@TmjFS;<*D}1B%xI@S0G(Hh|ZN
z;<W<2W)!a-;5DRpEdj47#cRvpHKus28NB8cuRVkJfa1Mi@Sae-Hw@k*iua1adq(lz
zF?bIt-b)7WDaCus;60{zuNl1O6z@HQH9)Zz7_143wZUMGP^=XOYldR&FjzwrYl*>{
zqF7rD))>WFW3c8Z)*gd3NU;_ftVxQs$zY9AtW^eUmSXKPSi=-+nZcT-SlbNNIK^6L
zu;wY&K7)IJ;$C2IPf*+&4DJz%dxgP0LvimgxQ8h2B?k8t#l0oKJw|b_32@I*+<OAt
zgB16o0QV%ty(z#wN^!3WaL-cQy8_(96!)?K_cX=5t%`e`;$Bz9Jx}BQ$e`hq4CYkJ
z;83g##+;WyqK^zNEW*_i4aw)CVVYVrJg$;LSeO(-|486bv;>xX7Q-)RF^q~A!S+ca
zFu-88_?ZxfypM#@(<1>f3!L)DJ-R&%;7BNZJ01d-hl0Ula}X@{3Iw7V023$pgH@9+
zi0}Hq5qEF6HOdRphzIm{aEH)Ot}tY)3w-G1470X50{LPOiOzOl6lViIldNH8kR=>@
zZ4R+NOd(;J2|RQ&g2M+4AnJiW$P#toX^}R}t<i+fwdydZVk4Aft%vb340OM&3fClS
zVU)>g@Kad{F^$V$;;kic-FXpsk5~X(*}2fuV>a~bITLPQm<Hb$O@U!ClVHHc3D8A3
z7T<GbG^}|v0v=5o2HSTHhOCwWa9_J0th~}2wtwmYk2iLMC!_yk7F_<$^q%~Qi8|iF
zyzJ7<{BW&hqDVR8JEVx|Ym>w5JD0}H$xmP=^;R&Km%L@#%$_rAgC8<+J8v`bC$2KW
zix-&DS57hI7mhH!PwZndcJ5%R8=@KG7a@#?#Dh7t#)fg~*u<<lw}Cmmeg*TZVm4C|
zF@bs62R~}yM0X})b%)@!AYTx>Hb$_2@l`=TmAwM*5iWw>Rf_~~bbhM7NIt2$dvNl)
z&i?-x!(j=7b>4FIfZu<+=C=&2Qb)yf&IR3XGSD*?$8fcRzZ+BguME6f9`f^|XQK>6
zb8BL_I>Nsn^RPq)i<bA3cg~TTR2ifiPm^;shQ}bk_(lf#{;K?Zsl6eCLA%Z6T>as3
z${!z=!RpHa{M^AHCG;!ZCg*As&qdyBCxd5hhxvJA1~T~Gc3#faEuODjXEGi~=xu&Z
zCI5<sl5fxDTutLOk>?dg!y1W_pI_dOqT%K53^`Ztc-`dtc1FW0X(>O~R@+3w*&mH^
zZZF`qm50oW1~&W?Kkrumkb*{J7sBlmy#8c=f)oOt^dg;eFyOEhblV0HZV%x-A{CZW
zNSQvIpO57eq)=r$mT>zE?<4W6lz{liWPWb$y(EGC@iPdw_wZhmwe}L|@ogSIPeo%S
zkT-iN;r1og1KE^~?>A++nxC^zc8P)6!4PiGV$G1d>%{Q-kvczrSG9}4utb+|`x)zs
zSf3Zc`>w|PTppq$f<v<`3Afj=_K3sBC>W<_&(CYMb5XF(&y{d}0PB;m>!aY!K5u@G
z7t{*j$*n-b^$4tCvU9r-Y+}Rt`JO#h2-ix*gzFzz=j0{9dH-!QKlj&KMM6-w?S$(s
zxEF}+y9g-hw~NOE<F`k^*P(j}*LQHg5YeazU`HR|af0|pILx1Lm~cG__Y|49JRDX`
zKE~q*7krp1N982p`W5awqNg1Oe^k!!xS}{C6dq1KPq<!&dy@<@4TZ`Hmw3F<nim4Q
z#{5ILK8O341et}vrD4~39C9f;7$*0>MYtY_dz^^$gQ07;yF5PW8Xp9zU+)vHKVlys
ztJVcUYRe-Yw~T)n2-nM=60Ub*uON?90wFf-1&?RG9SVR+Z(kFxuVOzTAAb46!<#WY
z&bi|04}nK1;d(Ci9MU_>56s0%9{)^V=?8W$@r3Kg*q6x9Grl0vO5$<R{+~YZU~Vem
zdNuYgQf%V`E&Vfiyj1tn8|JoV5w4G8e<Kfud4p$CE{~(u_<F&as|AGX@z?{&E`=w&
zmK5{&>dZ(_P?(kxuK#17B*C5@aC>$okGqDvbO)cG)r6Z3*h@)N4|n*JTF2wDdxmac
zf3}fua|8P=xp&$Xws^GgI89vX0<MeO2{%))CzEm0UEt@}cRYUE>){M)@(+ZYH`upH
z<_#xUvH3HP>zeBvA!+?L!p$P=?W9!25x)NU!Q;IfHV*Li&2PfZDeV7b(@}fqwYCfG
z#DUp~b`W}^E9GVw&Ir2vr!8E1*Nw-AQS)tKk9H5r%{QDQ^s=oD%)i`|$Bp-QTf@#T
zy(l;PaMsW(Pp#mnULPJ$%E~Ok;8I`8%|)C?RJ*$+ynNq}$C-a-SwQl}0hF7WIJ4+A
zU31uSbRdsE*ZG=3Y1JUg%~PCfG;xn9<S!V)<5Ha)Cg2-2lyb8cXCGCv#&9-v7>`$1
z6&r!$fDx3N!#E%5t#^j-(sU$`V@LNegiB{eQEo=#45fQU8NjfL(LBEWJ#!Nbo-&ql
z^Bd<Z6|T^SV=m)(-1}pL9-R4SJmqFP&SJVtUl$*ao517YDdsvbb<!lt&3&BLG{sgM
zE?H0Jaq<o)EjV^eg>skxXF4@=)r6m^Q+WKm#!UlqyG^4UUck9eSGlUgxYg5nTy5;6
z2C2R?D2F8w8_+$r8=>~XOdfAnn{5E+j9HY!8HgXKo&I{*@Ow6o!+&i6*gSVG<uC|h
z3>v?Jf$<jeczph9mH-BCo=-V^f;fa0k5&ciTMKyHKBw0@_?oeha@Ym23cdGX4K#dQ
z#N&DQ^3^bP^b*S98pJcyJYf~wS-q6U`Lg>fL1eXz{(sCv8;`DlLlMh){Ez<)_&v(u
zA^aJNKMVLfJTJh%1^729hn4U(D83fpYw~;nj|K3UD2Jo)7%3hr;4$+&0?!5ToG6E}
z@Ej?gE8scv`~t59;5DHf{=#cS@mc|1GoE+gwFJDTl*49tjVWGhz-!L)5xf_G_k?n|
z4et@fdj)vUc%Fjy67Zf<4%6X1rg*Ob?>Wz3uoeJof^v8dYlLF00M-o8Yp|98Yl?DM
z5NnKLtpU~?&v&pE0c(<SI1y`<Vyyz!EYE|mmH}&;au^b8oMNp5);!OTa4!Jv3CiJ1
z+#?kC3gDjMc@yp>z&%Ad?1_7f;$8#Xb3C8Iy$HA`DThmOk5b&LfP0qbS-6)0_cY}&
zEADZMdmV7k^ZW~Y0boy{9G=A<L9tf=_6(kvVJ`vfDU`#y*kdU68o-{z^EK>6fIW$F
zI2d~r#a;#2vv?kdy$rCYQ4S+xkE7V@0DB(K@30pF_C(6zXY7#_dnI7c<ar<VQox={
zIc$wRmSV4Eu;=o85PLC$J(+U28+$axUd>?7=6NFaat3=k<uEz+c#6HA!Jg0aN1O!=
z&IHQgb(|3tX9a^ZgXfhvOBkFfl*95kV<^rV24@b>H*pp*IFl%c^KnK|oK+0YES`tr
zEMst{QH}%PjH5W~7@T=LKgC(d;7p_(KfoDDaaJ-oGkM;Mvy{P^N;&R;GnV44WpL*5
zd=_UhgEN_OyaH!5#aYeZ%;tG6&T<B4I^{SA&UlKmp23;V^IyaQ3}OPx@e#xb6tMz>
zn1ScTh$R@r6qMsCh%qQ)4F)j>&zBL4Fo;Pg$72wqP{b+>Viul9BbH$h)8Ly!J!BB$
zP{cY6VjiAfBNk#16H$);AV#8yl^DcKJnu#<#UQ4l95+IYMG<Q;h`D$^j#!LAOh!50
zgcyw?R$~ye@jM-|9D|sSa-0e=9!0FjAm-!wJ7PfwF(Kvn7Ggw-Sdl@@$n$!{k_=)>
z%5gEom=v)lgP4=&`-nvu#H5ttX^2rNVpRq)E3X3}mSqsrQjWtR#-)gL8N|H2K7d%5
zK}<|Jeuo&DB35P)GxNFuVrd33HRZS;Vr+_7n?cOY>j{X(8N}q2<AsRPDPna7F*~m_
zAeLtk(^HN!BF3kP^%=zcy#9b(fI&_`IX;OTfg)F6kTdYQ1ab)mIR)joCUOjlT!TT*
z!Rr;sMHu8Hl;feuQ7Cd12006_V<4Adkke3(qaw$l$aNUxJiNYvT!=wVL^=M79El=V
zVvsZOx(9M8200bwxGi!lid>69&c*8?$i)Q6$tcHrk)u)MY69eJyiS5#PJo<_a-0}B
z9!0JvK+ebOC&&c_$O$ROmysh<<cb31jJ&RbTvC9Xl5$)cIVMG}DL~H2>n+Gd1;|M$
z$Fq^6Qsk-v<gC07gIrdCoEGPwivT$;MXoDA&dcjF$b|*Si7Cg=kt0*&$^zufyl#VB
zT7aCIa@-v`Hbt(jikzF*bC8RxA}6ODuSbqfk*ljBXXkYu<npS>=_$wgk>gY3`s<MM
z(>CP&2DpYJ?_cvv28!=8xc5Z{-#*CTW`_)3HOpXL9X>c#A%j(gGRV%9L0X~==2987
zJeR@1donn3MFzr?GEnZ7fq%3N#KAIXbCm%#m%%4Z<m33B$Gc|9pl*~5uJuHH>0>nL
zS4YG0jA)R(iG~F?qCs#3H70R1>~@a^g+Vkptim-p8kD{8d+kzqk}HMvucff~q7-&)
zm4d)S3f4MOD4HjQn1NF0{!Ri9G9@5?h}zU43G@k&fV#c}>gPxR!}?%aD+U!R2Gg@*
zXbBTTqk$N-XNzG_S23(D7D4JG5h!+vV1k1P%9n|tM_&;fDMwEGI10+PN5NUkD4=tq
zK=-E*)};yI*m)tC_z59$oe+BT6T;WRNHD%03ByAo@jZScA+2vD#N|c6^h*)Y<`n_s
zmqx(TAK~y+84eTnhC{niILsOy4#{O<kbfl%bUeaf*4!`%Xb*+Sk3wNhNGOnHp>Xe0
z2=sU!0*PTE@M&2H?Eer92OkB)Pk+?4=LW;*#vn-eCkU$TgTQl45ZL4d!mE9O_&&3N
z@a9(l*gp#Zf8PLToe}`~h5oSMfIocL;1AQk_(A+_KghH51EaxyuukC%CqjI|VH$qT
z^#RpwK47xc2MVjaA?=_yELHV}-pyX1f5Hp8Z}5USZOGS7dP2&2Pta)bfW^l=;NUtB
zaHw^M%X{6yY>7LF3*BIZ)D5Ogb%QGju5iM~6@CqLg~CTJFw@ipT0S|$)RWGTwbB_r
z6ga`22q!o>(h0^sbA(|gj<DsO19<LtfY{j%a4OCosvYg&>JK|8KW+yH7uvzAL|d?N
zvW4((HqiI54UC#)1Lx(|aNg7!Mm1YO|7a_S8fFEqH!Sfzt}Wqangw)ow1DD&&0+pl
zbND&T9JH>Q!Qf?PV6HTUF~+7~U1<Vi{7t~@hcOJ<WemE*jiLJ`BUm@r2tGYCgn3{H
zbx8&=!NdUaOE$p}*G<UN^`TFQJ|uqAgT697Nb8{o!}sb!*&tn*b4&+*jM4#vv)V9g
zqBd;5qy?T+v>@XjO?W#^6Bb<4fSJ=Z;QCc{xI0xHR$oyA{mE+3bbcfBAGZ-+p4<R!
z!#2R}gX`hnzUzVA4lw>d2L2N=5b!|&p1uNTt5t<xwyJPCcO58n*Fm^qExcT{7IxfU
z1JzU4K<cU0pf+GN=x$yGl^<6^56_kGs(1zb)LQ|W^5w96(Q=q`c^Nz$vJ4V8FNNTL
zm%x3;B_PRI3>B)2A@|NAupP4qggX$^e^>y44hujhWj?&d_h6@&=Yehid2ld%E?8F1
zfmhmd;L+pRuzuWZ@Y*^H=C;g)?Zz`9^3@FJF?j~e-!UCJTBd=X(KJwdJ{1bbPK934
zQy`~W1=eY(z=m6sp}yZ_nCU+WdSy<8?TaVEKSw5j<A?F^)?_@qdNK~ohmC{d!DAsb
zYYco|I0nWX7!4IIqd-f06qsEf2|c=v1S^LTVDx4<bc`Ghi-U*3*tDT=bLLPe+dKqb
zl?;Y;%Ljw|fkCjkVIVwZ214P<0dT#eKTOc<4}uH*pzkNdx4M1d%H=)~_@y^A>Gg&|
zS9(Fs=bqrA+Y^pl>;e8Cy2Ce(?y&SsH<-}Y6`nI);lIOO;A8xMjIQ?|rpJKa%+v=z
z@x5h#FbDtr#*`h#_r+iQg?XI$iCG=+k(o2#1GD4yzl^@-J7#lDJ2NG^jafXlm3i>A
znK{3yiTT;kz@*CRnL%Ufn7D^EOowJQbD+GE`6sl3S=hInS#q(Ixxci8xtdVK47Vv{
zez)Z_Zn8W^duT3m=bvn5@3JhWB{qXeF->RY*QPQ<LQ<H>F3F6`!9*r!d;*hnD~?fL
z5zA;R6ihz8|8Hv{VfMMmnHOzunSh8l%#;6KG23^)WEzINU<yt@W2{u3GQKw-GeZ_W
zVsxH8U`DRJ&qUI@OrZK5=1<ZsW(K}DaDCQw2F$K8%L@Ntl-5_6j?zoaEBlL#O67TG
zmeV;Vqv{MZ%K0?YrTQdu!07}-D~~b99gZ?X$`3P3Z4WWOiViRV7W<jKxqBHSqdklw
zZ5LCiy_2~Ux1E`~ejB6vb_+9g<z~jhS<0lEi<lcakxY|n7;}74FmrcG0JCVgFEh1=
z7qjz|8)H}J%-qU#V0@Ie%(X{WjMYVRX3stoX0_0e@pRK?#u(`^o7QPEy=SU1Iz!eo
zBY&teezj{DqqLPw+_Pm&^7+M#^Y#VI0pGcdvB@mv{_5$>^+{8h)jcLLzRlwpLB?q2
z$&(RG+R35JKG7iNqkVs-=Y~Fva#~MjVXtn?(X8Ks`NzKs7Fxa+oE_ULh$yWS#GS7Y
z?6EHrBu&f_>?}_eB%F^I96%aWKK8ZXZQ&Eayc72Xi%o6_G6!82^h-S>Xxw>B;Ir|7
z;P~&I0>4+A1<mzg0v8)EfqsUq;Nb>C!I5Vh1;1vl6nr^7N3gr!M8PZZ5W(TL?t=Mm
zI#h3*%~w4qicy_lb5(Wqn!T$3Epk!q*1kw}vFXosiqw<q@&_lc?bQE&A_gcPtn-G$
z1Ni+ndHA(7b=2EVUtkCR|7}z8TMjGW@4g*`UvITP<o$vm#1BqOYTj}<0{{NoyXYT?
z*Y=C)^brVRi^X=+VmOR}#}IP|{pK{OD(^1@{E&hECG!{#f8cS(^vADv*npT$-(mAt
z8GQJ6TMUOy@LXatKBM2T<uLC@eENu(W9Wq#4!7X>#(aD)1I>SK^FBq&I~nX;`XYwI
zG<Z#7MD2J!N+s`KbZeEtLzB!H4)5S~i*ap|!SR~Xm`-2gLOuE+Ax$wH7Q$;A^RNan
zQrFMC-*Ki=2CtL4$T^&Z*I#Z|CIgotz2%)g$hRUHe6buT=P(rBBe`F`48kuB=lzk_
z*)k|^7%S)S72ZdAMY;?YEL4#r2K+zYqzvCw!7Y5IoWovtujNnTWw147KJTYED`c>v
z`!YF)%dj5g%`r0Y(_O>+EIO|cza0TNhuN@Z<XfL29xK$~{g-18WDq(@U(Vq<tSh<n
zwhU_AOyr%u3|y1JlDk%N4(nm<$xANE!128U@7HWPBLkmR?s5(XVtvZb9Fu{u)R*^h
z$N?FQj187^7!hk&{&trPp7s&){?3sth%*hM<s5#*I+w2(%Yf)?l_Q4!pYIbUL%g*^
z&S6X33-Xx(GRQf&oA-kpJ!PQ!c%PiZow#4*flhdyxd(Zl$l6*4S)Y%{IZTRsN<Q8M
z{i4w)c>m~yF22s%({c{4;=Ys5QNx^r-8p%uuN1xxe@}W*&S6>HoAR^EFeh>83hy_a
znkNHi#WgvHb8-L5{ik7l)ZFBKs0rg`5YgkVoWsDl$K_Xt;eMO(fcK}m_mjaCt;cc>
zA7dYot9C_P?)6OG>053377dPjUdlP_jJ-m>>RmLL-Fd_NS>NlUVScJy&f#k8C-M_z
z(a_M!@;+DJ+-TS~AWqI<ZtOX7^W<pgwjh!Bzr-{eFv2b8@HqA*dDQc0xayxS@ASot
z?nXo0fh;+P)v<TUyIhHe`1`rMU$*;XG+a+FkaIX5`<uLZUo^P27xO;av@Q601Iy(c
z#>XBgUl9=v()m@qzc$4;8VdAk<sAOUJ}Iwv#5bYwZIG|F`JeB$)hrq&?`@WI+yHy2
z{Ht~}47}aO`*E6rXedm4C+Bzr_FK9Cl4y`LeBgaL{~6Knv&R=X$0@KU%QeU1^_%vc
z_wT+Ah=yGoe#tq$fqh%PwM#S{cl=M@>Fd>hM4rKPB^(#Q-cF`8O5t33H{S1CSt12@
zyB>t&DcJwX^mHkVZ|%wZfUOjNKdLw3I1J7RviFG;wEOhs{lV_nr9e;iBOJfMIYP`%
zNny&20i@G6jNT&!|EB{9$9-_tkgZ}VT-z|1_Y)obr4W}ngmAnF=Mfq1D1{9BVZ6_H
z*+>eC*5QQXOgOVh?~PKp7&VgjAGMZA!L|2j!tp7bYs6`~6o#G{Lpps)<B?LhHFX@}
zxE9VnGNG3gW<46u`<3h$2^<tmBpeUJ`AAe7B~YF+iFEpyM++q|+)9OT91UkEVG|{=
zxPA)nZzjEzz>1J*gyU~GXUXlG5>WYXI_dO1T~0~h!@ik><90ZU$>*ICxHD!p?}s`^
zNI?7g9K!KFoY&-ry9Cmf%;SC1I5P>XB=ZT!32~;Aw`vmDp}UaxPxmdA!0UoVgyV}i
z_sQ}p63B5`LOOlbmxCpc*|C&xToSPX8TLmEPejXkzg4SE48mS33CA-LKM?a0F-$$W
ziuYmHC5hqD#5IKDpolTZujgWza(gZB&z`s{hKS{=gyW}(LrCu<Vz^HQq|>)GjTQr1
zAB5wsh*gNtR}69a>v=yn!b%KRoi-AV*CL)F1{z{;YgOZY-akw5`w<$1<GhG@$nHsE
z*w;mi_kUaaiQ)ZTZNl+k#6@KGR}ripsY^P2VL`13953k+jw>T}A`3F{>zqxzU;O!v
z2#lT@5ROM9z9Oe?h+wS1i1(3)9YubfU`#lUjTnr0NJXGyWXk)?$Gt@GxY&$v{2Or^
zIcF+@Z!Q+3(|49IBAD1_NjPqfSdOfmBZ8^n*1R8`JX{1l|JV?Yw<F#oEB{16!cIHh
zr<OEDf%{+w!f|@Ugyeiq6x5t@<o)XtF;SqZ;!HTckGPR|-H3v)TP~#2*B)^=3id2^
zBb*k1*pi%$iUQFqci!**?h*ys>pcml6CnO1OZB7RW1<)DgR8HIf+#~D!f6PIQOV*-
zs4Eos^8WajUg)Pg_!CZFKpaa>yc5E*`T)}Dn-3}y!fd}F!f6kPb%_&;n!|@+-cR3u
zO9)q@LJ6l!ARZ=14hvysmvG)^4;Bhx$Ib}CX%>i?$y_HPkO4y8e~-};Le|kJ!s!`^
ztI3>2LWmh7CY`=~;3y$%y(l4^)`8fY9QqvzD$}ERzkYXJB%Ho2Bb*L`_?+0KMnc%B
z&AgA__emu5vDrd6jRY|~Iea=2c2C&K`}^;sBjHoUR>J8gi1W!j_ejvcvW;~5{_FK3
z;gIWg!f7kW1<1lBkw9nc;PU`qMn&R-xH|}^yC7d6XMROM<?Wq(PGDqB1Z4T{BAh0J
zoPzi!M!@|AyZQXU*?SQX_HH-f^cv(H<l2!4nE7}Q>C6@Ej);KRkiCS{a*&%4P1^|2
zTfUFa8&p69$UpBRoX&&%g&0kbfN?MP^Erg`eImeFcz|#k5ON%%Yzv2@YYy`H1Z7q@
z-2ZWqaQYDPAaed$I6QfKh;-%_j82Ec70F@3X-CMFNQF2Yq6A0yJcE{FIH>+PLO5Ls
z`4ri+F&rAnQ9kEzV@5bgWyc7oIU(mF7y5+5PdLu!9|Bv$z@^Ix!s$`S%gDHlFnG$I
zAf360%a6jKZSzUOX;sMGNS9+_FlfUmJ}<F0JPgKmJxw?r3;7)}v<!oRiqm|Kf>{#=
z&702<PUAujNP3SCgZt~x^7)E8ze2&f%Q?d7U&s^5?21t6pyx<u?qUlK1s~aY!f9j3
zCCRhPp^(X3;PV)YEuk>}&jrHiX2>_mEtgO*lwag?8op}y`;tq9)6|fYlHSup!GGOl
zKEDy&BNQxuTqc~}hP;(z)rG+9*H=hquH#o+2vkM>LpUuCxh?5_Jp^Pcukv}1y6qv*
z^Yc~0>2%0{$z`_?2zh#q&w;E`$6QG8b;4<Q$dSpdX(7mSZt(e#Pu)Uba>otA>3hhd
z$+#N)dhaIb%#Dm!1j8_&TZGg8kZY5#mx7^w)@?pd@*p}GF4W&9oGyrboPd2Wth;)L
z&zam?7Yx+tF5xso<m}|**kG75=^mdy8SyO$gr)Zgrzaw>CqoN@;NI!`q%)V&{1kOY
z^9O{}8j<^xb4P+8e%M1kuQEF@2ySIQB%BV3`T#ki9|XbsAMrVsyg5NIN#`-)G)mME
zFlP}2k9t1g^DV8lfiO$?gmC&L>I{Ukfv`3DDe26;1Y8Kj&y{;dIBgTP2=Xl|5bD1?
z<MS{M7MP29@|<wGC+ZdC;?h7U3V6ZiWZn!4gqw3;5>69EO@lmY2>{!MmwbL^YeE3L
zzw(N3dMWB2WYIqX;Aj7ubmnSaN&_He%p1aKsi=*Ran=FQKkp5nx3OLx0E-U2C7jNR
z`Uwdg8~`hIWB447SBpPP=_x0i28$XCSrhM%^)2V~Idzx(;i8BTPM<{`hWLs6Vetw|
zI&(W2X8v&f9VMK0i&_mCu*e^N-)8wd&y2qQu*ywAI9(U@95Sxf4@@U1`J7Knj2{>m
zDG8_fqUJ+Rp7etyM`QW?&!iwf_@Ea@I6WA3A+lM=4^H-sC!M(<I@J%x(|E#Z#i$*T
z;-9{-RhYo%g);JdA!SJ-;dErwm&oP&zVNXnk<St7@AQS=SCa^*F{1`W@*RAk*)EyS
z7p=k1QG7l!g>d>a>Qp3ZurIh~q>#?s(TPSMc)v51aN0C#S!6%;0Vhn0cIJ_sPWiyY
zuW5wStx@kHg9Ck_;$b?UQ#z~Z109|jgwwQ96C+(G;lEGL<nv2vpS|HhVJ6}9Zq&_)
zOPV)09Lge{xhDIo-q4|$O*kzawKcL#g#Z30o6kEn7<t3}=Q)Ja$x(kJVY9rU)GwFM
zK~?_tf|hA{gwxPbqa!o(yr8fokIzTx-0^~INAd}$ucMAfv^INzp>_f3%uP+R@Pd**
z1%%VyQR^cm^Sn?$E#&i5{$0IbpKlT2ba~VRNqK=MJeg9==d9-3^Msd$#e~!BQ8OgQ
zTRh?1ff7D{Wp3dK_G+bs)ALbRBrE56!tZaTq%)WG@jnlcJSZca){ojFIgsZ8MXu$1
zUaR|U4;VJKf^a?n>XXD=>H%{zD)=1Nc4H5iyseUO9sz2Y<j@Qc_^_&q&v!+BcZaKO
zRfO{oQ0FA;(%oV4m1@$N`zpKa4(H5k2<I)J7D{Zw+@ZE_EuRN_rsWQONG;)f2h>YR
z>o|Al7gERP#QwCqLGz4y!g&&?sge%X4Xzc}^ZBv2$J{{mKm+0Y3e;VRyN4S*Uf)PM
zb7ifo-Jt8IM#6a+sLc|C{%)}FW)q(`J6P@tt8AJH=X0QbOYS~&g$V;&_#E2xEv`^b
zTL|ZYpvFtYrmi3gY31{2i)OgO$LVc^^G8qzChQj%&?;;row>CINiGnvr=4)#32Mbe
zc*X^`tn1+OY?pmpz_Y!BaJ~xa$>iEP7nptN9iMaCIlu+tjs7K^=YpCu(I|HY)o$<k
z{9E;XXE^xuJ>mQq)TN1Sv@^VQ`#?H#agPn0K{@gx;k+8uu1WnQXSkN|k<ZJ0>2Lz)
z$WMgxaZukT^~4Fj&HBve=pG$(0<WUag!6b%11B~PPVjX17d~HCwZI9AR(~a&|ARU?
zQUC1-g-u^cXYOuinj<_q{f%(m5Nhe<`Z-5%(f-co@vitdLdVzdg!7G1Zztk4j$nH8
z2cOeh*2fW!TKpuOr-Yh3Nh)xFJ3W8#`MtH*9pK!vUxf3UP`4-hLLI=}^*6zc$^Yg0
zUT<)K-oyS7&Wl2ApTrM#fNks_KJWLi+#cu6e}wa?Q2!?pckN;8pf0pC2RJ^;9(K5Q
zp`3?>9s#|mX%AsBfAfL=4Yvow;aw@`Z=sJsnQA*2?bDTZ<_2va*g*>0m2%z}dJWV<
zYzN+>yYYF#McQ`o$-f)rd@=MRXu}9Q@QwSMGZa<ZLdLl6l=IBcv!LzwZDC??cRqi}
zh-|?!u{-7bH1suSfTk@(PwYWEbBW?%ws0u42j#pr^ggI(g$*1?{+m}^a>oY3C-<bB
z4~PB;Ee^K<-SD1#j?r<04eDw=Dd*9lheG29*uZlY%rpM~=VE#nS%Y3gFUt9M=(Er{
zSFIsEwHNKoJ<bWRhP6|AQ_kB%FNXG6V+}_mdh>b6`0mz_pW2&pz90HE)G5OXx=-oD
z=Ojx`Tfu~gK9utW(bJ*JT&+MQ^>2RCXMq(AQRz!LzYu*Ny7{XmG>7%2ow>?zg(W;l
z?n^l@5xpU*z0VRHCiUa<mOsrb;af;Q%K41wAJP4jEJ2$1H;4JN(E{4W_oti(i5?Tx
zeQW`mLH+rBrch)7`{Mdj&Ywgdif&i4fHz|X(9Yau&;Sd_^&3Dr?-IQ#x;7ubvVZfO
zwHM4Ge#Ah^`I_iwQ9loJxZpLA&w1u8GzZ6+ft2$+(et9?zM8>+A%pn*=Xz=e|F{mK
zoF9t57}eNi2Gd>+qMf<WxrSzNu-{<Hd8O!`(e_bhP-8!s&x;<eFoh|P2UE^RMSqPB
zyI~4CJ%;c((lCEhu(cdQIgb@RIQo3KDOle5n=j4(i62DxdkE$HSM=#<zS0B+7!9SJ
zxzlHROd$TBp_KDx(aWQuMke6-`EMR|=x7u8s5OjozAgHF^ia7mc%A*5Q*FO$42f;S
zDCg;-CrIb|7{g!~&gWOP78}F*Bf}}@_o8n|)xQ{lZS8Q{nQNUAV+0N>Mo`WRMsJap
zZ!rSBU4QegQCdbYrFaD8d}8z;>6ZaUP&IcXpMy2YF@)Wck(Be0(W9gXP8q`3jKBHV
z+jfR<Z1O0|`OD~I((6+U;Y-jc+L@c((qI4^l%pu;J)_r2nY#uMF?=+ir!5IIfMaf>
zDd$V0A4)Bj8^G!3e{;4^zionDy~a?^vqsO9{u{Fi>@COe`P+e8Heqgb4CVZ6^i^p;
zjZF~uZ4B+q<u>)%1m-$pDd%;g_eyW1=|lRNzj<Aa!}_qWWh~`<aP((soT)xUt{unc
zc&Cllhg*BcQO+Yr50|=@=z+52Z@zc?1wDwJJDzg>Ir_YGhm#)M7mcT#xnIv|dLT;~
zPdRTLy<j@GK^In!o51IR({JfQiT4D``R?c!Q)6FUaDDwZC;Vc8F68%_NI6d)J!Sgy
zoenItn#kver#{hvz?%~(=hvg}Oy`8@z^N}2X=ko@=t>>9sWFLiUOsx$wB#%1i;w@!
z8}E3n4bioeDChH|e@%yowLxR)WIl&1QPqZzn<rB)1ArbkP5G?_dous#lfM%!=ru`&
za`^!C!D*k(THxcSg4f}Hx#b`0wcy1Y70P7?&?~2DUA3UO&lEn-yjiIU-7Tk3E?0nl
zIvu%96M9_#n{(c$rU`8yrcf?(fSx<8?T-0_^;7x$^Mp7J2tGKKa(M*w<>{*J8ZfAA
zD(%cgFH_fmqjRQFE~|jvJssLZ1Aa&R%}Zy;s)J$NG|J@|(BG#a+tgv#(CK`R`twG0
zxZyCJav2BA08pE5>TvJw-+c9Dg&LgxHl1?$2h0i3q|IvJt1*Li=B{%<4W=KRLAh)M
zW(g?yvk~Gd{^qgw%Qu4VyqT2CO<>-Ds!A|B5&1W#ov{{k+i^1~m#M%^0^Rt11E>v|
z#pkzAzuW*WcC#p#x4_&2%?ih_w`S4KTzAW|4Pf?Z7Ui-Sm~Ehq@7Kf3^|SfBcl^Wk
zP_b_|<#HOBf1o@4*Mp?+Zw`F!y!Fs!+8oMdI4~nYA2tDa2h8E~;iGQ=yna20a`_I-
zQBW6GfOkFS(q9|?mm5E%0?^M0^W&KPz^nzmRL(&EbAR*XN6s?vp?)sqav_+<pdOYC
zkj3-(ocY8N3<QbiQ7$urnGO0fO8|Wm{^rk@9}vKfA@eDhC&63?J*FdoMw|JxGnZb_
zQvi#u&!=401hXIXr$QC%-~G+2caK)Z&zN68xf}}SLukhuRq)*QH^(0Hc^#;yFQ8mT
z1v4bn|Njwn*6~p!T^GjP-5nN(0Kt;J2Mg{F!98doNNi?sm&M)PVR15D1<T^@?y%V6
zu(0TNiuaq&ANkdW4PmCIrRv`2sk1!*i8GgU`1ZK{0<fi1Np1KQawa;WZ~y`}l+-@%
z{o=#Q*!;evHf#%76rE;iWyH5iIXt{y+seS$Qrd7Y<W;nP#>(h)HkOmmd9D(=XDO`>
z6GNs&KbcqwjXRfi`1#pEm5_TwX>E8JaxeO~IF)emU1{y(>KE;=h&};++ORZaWAul?
z74d9TEN@@BR7KP~<);m2Lw-g#epUg~Gn8>S{AMdFz}v2jHVh6K8(q151)N$H%jYM^
zTmc9EDWeUaLk>spI9DF?%9YhVZa-*Zd9;Wws|~wDR!7HFFOPo@#q#_azxyL9c{y#k
z9`Zc8*=~P4Zd%Ua{D%ziN7)7C^#3zII;yZgy5EoG|M}nGpJ~Gb@n<xD7W_Nf=LPV0
zfxlB5R*3(G=D!90n~pEQ*TQV{^4f4je2to~6@1N(N5J<2z9(%MBfdw?_X@se$1mWq
z0FQ|_{1K0l=CJ~gnf7@HJeJ@w)rL*tG1ffR;4yc61b!CaXQB<a#Lr0cvjRUe$5Y^E
z34W&9Firf7H9u?cGk5$2o(tePp$+fEb42r80nZuj^BQ<Af#;MqEELZ%&2tSr=N#XG
z=OTDcYQstK9MwEm!E@H}Ab2i==d?Bq70+?aa~(YA9Y2EC0(ebm!&mVd(Y#i`YexIL
z30_O!HKh%E#cNFSS_7{+$EV=62ws!ga9O-YHLq3hnsq!2Ud!M$tqrrqYh3eM2d{a@
zzu>(9yeDYGbMYRbd9MKP8QSM%@LmGmQ?y~dc#qM%*MRpN$JgM!2)rk0!-4T0rFpLc
z?^%w=!Fw5aPt%4G<2_FEUI*Uu9KVD2Lhzob4L`<vq~^U6yk}~k_rZH9cu&=aE#o~_
z^Ii+ya~&Uq_hRs#ta)!XyqxB}8oXyao(S*d;5}U%CXM%a&3ip~&v*P0J`2ESf;PMw
zpAnkR3h<eseO?KlCEznf8<vgF7|mx5_{?#96F!T;XOcFY8=p~{&nobl<#;H3mVwVS
zZ5TK{<20Xj;4{zhQ}`?dpNZP=aePK<J}bdzruKO&e3pXGRBhNfK4UeXwcs<?@mcsR
z2A|2=aCLk}Yd)*NXSU<H@L3K%)3ssl_>9+l)`QP{$A95m0GtzO!{c#|pgC6n=M38C
z#c(bG&M7qK7KUBaoNIt{4#$__Tm+nxXv6Vwj-okN0p~1^N5i=cIH%Eu@#7pvbFKr<
zc^tonb0Kg}qz(VaIg;jF37j)&pLfH#6ga2Sh7IH#OLMLT&bb^PhjTG-PNq3GGrXnd
zTn(JFIi3#Za^Rd!8>WzRJk7ZtIOlWx9nJ;8IiWVZA?Jvib475@sC`}!=aS%@QX3YL
zb4<;-COGGGd>_t5!8xfmoFeC_nsZff&gytToXgTDs;3RZ$T_a&To;`4I(`u6!r+`(
z8@`cqWX-uUIA_*AZ-{ega89ia`^Y)A=3E<`b2~l}=i=a;TpKQub9BwQIyh%{JR{EK
z!8yG)%p~Xdyl-X!=lqU;#I*ppCeVhb<QhS9tpKhWw9iZ8S^`{CXv11^jiI^L0M{Ij
zuf(+oxF*qt!{i!8bFBidSsagvYZ-7&qYb0UHIC+52VC<weiPS1;F?Gqev@k?&9xG^
zX3{?IiEAlvO{ERn$u*YdS_=`i8aqA|*J9wBOdIZ#Yc$QZ8n|Y2JSnc_z%`vVOeoiQ
znrl69&FA=2TnmD0LTz|at`RlYir|`2`@AZyCBZeNHY_REn3`)%aLwuXR$PmMYf^1E
zQ?5}p*Q(%})$y>nmIc?e+AyeG<7%#T!8NbrXK^hIu8FnbQ@KXgTq}cXX6^H~xRwUj
z)Y`DCTw`mlwZS#F<8yH>4z9_y;aa&y*IcWEYj(%;;#wYD(`&=La*eOK)(6-8j{n74
z09X^yhKFU1K(kf=)(o`I3u7$-tSM;2%Cg3wS!<yG80(9%76H~IwBcx3qtL8XfHe!p
zBV#QCtZ8V&*s{i<S?d669*$qeS_oJZ(T2ZejYP9n0@h5l&pTr+1+1xP!{)NaqFHMJ
zYc7tD###(mlhKCTWsOF&R>S9Ttf$6W4p`IChUsOEN3+%g)_fd)jkO@KCZrAT%Nmhp
ztq80cX`k1|S`t`O(uM_QjY+fC1lF7!-;K2>uqLGqC(Ig^W~~aWSvejYYgu4TOB;rm
zH7?Cs7g+Oh{5aOaz?zsgd@*Zenzb^pW~P1K9BXM{O-&p2m^C)dS{qn%b9_41;=r1m
zHe51mbegp~ux96YcC6)rH9c*ZW!CsKYkgqN&++eA3j}L|+VIS*5o*>7!J47=d3mfQ
zf;B~LSZCH4HEWGv&C&7oSc?Q}lG<?4tWj##D#4ni<MFYU3Dz{VVWe5()U0)aHBZOy
zV=WY{iE6`7vqq{}D+Oz&+UNbTmI~HXwPCASW7Vv+3Tv*856D`quqLYwcg-5DX029O
zv(-LNkhNT4O;;Nxn>Aj|TCcF?>-dAL1q*A!+VI+}5o^|pg*9XC^9or@7S@!tVYyjj
z)~q!PYtD{u$Xc|pCan$U%^J04ty);Kc05GZvV}EmZ5VLYxHW6t!kV}C?PJ4QxUeR!
z4Ij=Lxn`|gSTol?Z;`chVNG2dcAPbK&04##=B|A{BWv-(n!Gk#IcxNqwR&OA-tin+
z%NN%4wPDU#<JYY93v2$4|Hxi|uqU7mkIo)}X0JflGtfRSlD!0BPeB`2ojnH4UW2gb
z;P{g4MF@Km+HmabQE2umggpz#qhv2b*wfI4ac7T1v)3W)c{qM0dm+M}h&KE?dnB5@
z5@F9o`@Bo`QiMGfZP<ABSTuVr!k&xcW3m?`?8#`u&9g_N*{c!uY#dLMy&PdrM;oS|
zJs!<okFe+C_?zqn3421?@b>HxY4(bQJtOV&I@wDS_LQ_?@!4b2>@^8{PLA)%UX-vW
zr46Ug9+hUVO4ze<JW%$sggq^77=HG+G<#jbo|of?vKJ=oiD~x6ggr9NUYW3GrhVQh
zduhU+nl|h|du*D$Het_A`+QRN;)FdpZM*>X=rntE!k(SunX;EB?CELa46w(i+3OSb
z{2c$3y+C14P#d3sJwnZ1p|EGDeO@YiiNc<uHm(7CjGDbhVb9U=RoROa_9V6O5ZI&C
z>{SYTmX62DUZ$|8sg0w+9;arnQ`qx#{8sitg*{Pi`~~(%HG8GPo~ibEuk57?d#c*F
z4eYUM_F9EKSMBp**^3qSWVP`g*rVlfJ}>OqI-V?hxx${VHckY4yqdjUVb9m`XW0uD
z_Jp<ZCD<d@>=g@p#@grAvX?CEDQn|Wu*a;~YZmsL9p9F{XkkxU8_$A0YRz7?uxIUf
zxa?&Md)nGK80>Lt_PT{VZ^zGNFI?CY*T&Cak6g1?F6^0WpSR0iy0E9Njl01fyJoLl
z*mHM$UiRXJJ$Y@s4)*9Zd-cMez2o_^moMz;YvX*d$FJGz7xw%e|CcO)kO|Pn2O%S%
z$qERW0qygG$r1>e0&QFoG6tHgfsi?Hd||Q(LMA~QkA#eZCaWN1795Y5EQ63~(8e(#
z<Dkhp2$=`RFD45iWFoZjPsm7UvJygOLi@a9vJ^t5LK`=QjD;p^A!IHbADJwMkjc=-
zTOp&N$!Z9h4aZX^%OPYsv~gO<cxbX7LgvHqm&t+%nGkJ!7cwH6tcZ{q(LS%4EQydQ
z(Z+=#W1`8L2$>VdcP5J>WKy*8WXPy!vMNGm#qprYvIv<LZ5$dhE}E>1ka=<ZXtFT$
z(nGcJYskoGvNA$uhV}OUdDCQRgiMV#?hP3mP1Z)p+&DfpSsWpgqm7qCMn{v?5i&cD
zXHAwz$n<FA?2z%%WPOCpkK<pH1rjnr+W0(Vgfv+pAv2_XUN%`GAycG{>qEv!lQj}D
zM~<&e7D>n?Y2yKrQPO0Ugv^rTag${dGELezLS&pYStlX$<oMlWp@dA7HvSM9DNR;N
z$V_RU_f3{c$W&?L7Ll>iWUYkEmE(hx#S$`E+IUA~v@}^QA+zOp;$*pmOqVuJ5*aT|
z)=S8IIsQ0VFd-AB$%Y9TF-=xX$c*W`|L>KPB@;4bnrxYnG1Fwtgv^=t`Q~KNgiM+?
zo>T5^{QI6oLS{|-Jan>bLZ(d{2a1fFChI0--W)%jES!*u)5eb?Bd5vA37I+V^VZ4I
z37I-=+$l14nyj6WxpRDWvUox!PaCg_jGiW|CuH^<&z&rvkm=LLxgz7I$@&SIKgWM3
z3n*j)wehjY2x_u|LS|6=ym+#NLZ(m~SBs3HCTl2U4jo^fETWJ})W+i?qo~O$3YkU6
zqbJKKWE!<`yvR6evW`OL(edlaLJFBkO*T@<NNTc@LS|C?ynC{gLZ(t1H;jy>CTl5V
zE*&4AET)jj)W#blqp8Vi3YksE(<jR*WIDBR%E)+XvYtZb)A9Gof(n^XZG1B_qMEFz
zkQvoJub(WbkSW#1MI&RX$(jn8Q^)rwiz;MNwei%*sA{sRLT1(32Y@WAkZIM%VI$+J
z$+`-eS7(0!vamuXRvW*KjI1UrD`aN1Z{Gm2w9@V*|32L}GPZi&dXJE~b@me=iz{Su
zwejM}=xVaMLT1<5XMilPkm=RNnIq$?$@&VJUuXXTvcN(nSR0>?jIbsvEM$hYZ(jnk
z#6qT68`qAEu_kLQWR9Kv3dkZ0nPhD|JTl6ftg?_<cJ?tK%PeG?wQ=;wIBT-bLgv}o
z-+(N%kcrmD-y<Wf$x72rjL^P)56DsrnQCp^J~GytthJE2cJ@Oci!EfbwekMQXlt_C
zLT209CxI-tkm=UO2_)mK$$AT!Z)g7mvfx4{TpM4IjJWQex`U7z*S>uf$dU`0a&25f
zGUl4BxsW+`_FEu}E@aZR@eIkRYqIJ>X5HC`fh@a_Y1hU<B;&5hx(k_iXMYB=@IoeD
z8$XeZye2CzWahPR-v+YuLZ)6Dcae;}CTlNb?w$P{$l?o`d~Li&GWwdVzL42>_IV)7
zFJ$_)aURL|YqI`A=HJ=>fi8g13DCxeq$8l|3J9G6?b{cEE`iV~(8iUdW1#682%Q6G
zzX-YrLMK5RkCKjprmG-y7My(~=rRbM25lTmIu4qygV1?!_LrawA#@_N@h|B}Xu1+Y
zXF~h-ouEr0bSkuQGwE1px)ws`!r704E{4#_(8k-OqoL_)2%QaQp9;DhLZ?F;r<0C{
zrt2YeKAin4=z<8H5N&)<IwG2`h|n3)zI`p|k_ep=ZCp?~CYr8^&^dATyP%6AbW*hO
zMCqt#x++3v#n}ggE{o7<(Z(UA<D%)h2%Q&ae+;@XLMKMkjS)IBny!q{nbE#|Gw9L?
zof>W2Q#v-9t_{~yvHNMz#SuC=+IXpSbTnNZp|j)cvq6_f==5mgtkUt(bbW-*kF);<
zT_B+oq>ax?M@Z8Z5;{ZLw=V}>BB4{Hjq6IsNYgbEI!Dfa9dwa|PLehrEFC3HS4rqB
zIs16fWfD3~+BmXwoHSi0KCff<_n-?UbfUEJXX!|3x>7=CO8fTxpi3oms<d%y=~!vH
zRzl~>*$;#+me9%4#=E7XrRi!3oh@gd5V~9zoi1&hTsmHwu9rpU%h^AKE|^6pOdDU9
zj+mw^X3-hbzI{dLl38@hv~hVmRB&s$W)__@XTK4;XcnC`Z9HE(YMQQ^MQ6>~hlDPh
zMW;<02bhkVrt4<Wd2{wBp$lixiPOdprX#26%2{;gv~S-Mx^xzuI&IuxI(C|_oki!)
z+0TS7o<%258?Ts-o~Em3(b;qMIibsE(dpC1Iri*#Yr1|Goj+&)6S{yFoj`4TWIBSH
zuAoI{Q2X{pp-X7dDb!O~GNNOs=^9#e4xRl{=ptHl61DM|=_qQtiWZ$kXCD>1j24|n
zZ5(Ghj+(BcMd#7kUxhBDMJG}l|Cx@YrYmXDnbf|0SLjk&bSkxRqsRT`(R3{>I+xCV
zEOap~I+@yd({wcT6W0=p&SvaBE$tRsbUImAn{Uza)O0;9I-kz|Ep$OGI-%P5*1Cm9
z(-pPojB4M$E_6vPI;GmU*mO)aT~mwBsk7e;T~v!ssy3cB9aT+N)jB#jb{`nJtQMVC
zZ5(bou9~i^HGM?v{xEc5t(b8hZTxOJvYM`}rKWhaZ{HZYv=*IOZQO4<wwkW3)nI<?
zelm1%Ejqc{c;R$(HC<hc&aSi13|(G}POmo3I2~V2*Vmf4C3gQAy1*8lU~PPII>MT+
zutjHB`}U=wOKj08*2XobW31^KTXc?{{c7kUTXd2&-DHc7vZkwS-8vq-j}2XBi%zpP
zjyfG@P1o6?^X%+zLl@ej6RnNEPDfhPm9{=#^Jw3`H*~43cDJ~n4c&G+)|#%hHUDnx
zemHco1L<UI<Gs_-)^xQ4>1;du<j~~~?E2KBjT2ADThsLpr1S0UpF<ZsF!H5G8(*G|
zxTY%}NM~I8_SK<F9!RHL8<(Drxu$C#_~Cu*emiv01L>q|<Jr?u*L2kb>8v~Z@X%!s
zq|>gAgMW}CUH3pb@6P@_bm0T(#B1Z{SNg`!rCt6&#nHEK4_*2|I`!JP`{{ppG+p}u
zI`__gK6LQ|=;UkT^*7{5S3iKxzO&B{UH*Ve{N6bKbo@14|H^d!_0OLkeB{@Ce*ML-
zMf~c+uhRT_{)4VOzpC@=9)12WetrMufs0@7zIxDsUkAT<kd<FO>FaO$%)O*Pd61c3
zLQg;VqX+%DU+}Q^{GylN_bnZI?i*a0E`B<C`1k(den2nyd!Boc`k4p2p3w3B+k?k+
z?E63T;N^X~<o7%{bBB8g-{u}dH@P>#b^d$TJZN^sgHf00@L%A*#pmc!pW%Br#ou{?
zKXZ()>xc&{{_-H=PY-Gx@F2PJ;BbrwL-u))eUArwc6w0v4?5&q>8Wq#@7O@UeVqq0
zR?|;kL05hm_ZL{qJ%$(1lb=f`e6|OLW^j+BX&zLa>_L?Y9+VsFA=A#ik%oJ4E!u<C
z5!}0Ys0aDN_<IL%Po%ycWC-CtO5OSTyLhmr1OH#J2UA*k@T!>yL5)3_S>J;zwLM4^
z#NS!fgB}*W{z`P*{ki|PA3u*0+)tng_fjb6LA$*CH*<OrH!I&u1`j-G_<K|E{U-Kc
zV0;e}{B&dT7dMjs>&Ec6ZoK%1`z$?mW7R`9-raG-|Ard_F1xYp93AkJZah5V#>azh
z{P4Q*eGh-;4>#^?=Dx=3+?c!4jqXd_C^FxTM>FX{Pjw?;f*aRHxzWe%#)oh>28X%v
zyq_B_dU5aME^ef0&pn%3(Hn2V-&4<x)HRt6P{oaAmEGuB&W(X3`Bj+zosWN(ga0oR
ze<lroHYxv3eE!|<E~NS7!rnJ7w0!Qu^M@`Bx$VNoD=zds=faKSbdwLcFvsh{-@9BW
zzSTuWiyroJy3Y$-creq2&y%?q)L0i1cwG24jK3q49(0Hc>$|uR8SFyU<}UoG@51&V
z7lOrwujO5sUdn}>g<V*d$Azp}T^OI%g_lWPs1whH1z)1^;9WHGzKBMPhtU{*GaAb;
zMq}^EXdF2djT15Sfp<h>=f-F(Tp5k<h0&-tGa4BtaX;pf(U=%X?|4u&u7yNnVCQJW
zX+!V0aWvxAjz$=wakG3hDwU)=T`(Hgb3`Ls2Kvp(qv44cjg|jJ!G05kGf$#$`A!rr
zT#mxwQ&HG@C<@c|N1?~|D3n<jg^x?3uw`}>I!um2f>BXe7QsIcjY3S1C^9wlj+;dx
zd)+9wszl*R`6v`95rvTaQCO9g-=~hkkAzXk@huX5?;;WSG!oXGNR+!ozxG5V5*>)d
z{aumxV`C&DmPew(+(<m19EsT@BjFz&iBtU|(WYx8Znus^tA>#{T0IgaD@9^b$w=JE
zABn<QBhf2WB$mYI9$TLy@akm*l01w+mTM8nb(+rWpAks8Cjy@~M&RnQ2yC8BPj(_*
zTu%f(hDBg?uL#s@AAu)L=-bweK>Psi$yF)>|K+F8n<WCrQbZtc+z1T(7>+&9!twq#
zz1IujXmlhT{r87s^p<c;UqNSfPB^Aa42R1dj;@2kfga&V*ESqC8-!zFRqjdcAC4b|
z>Col~N98o(I1!(J_KAB<KOcswcZOl(`C&+Yco;hG9fmC%hvD6lVJJRh7}|{)hEd_e
zu&mE8?CdZMs>v|u8pE)=!Z55VO2;+lFmz2b4CUev!`F{PvF|DU(3?Za{tm_d14Get
z$57l`Jrv#N4aNP5L($AN6fpznj&>P}0nPc}HHYFy#i6KBY$$r<9E!=Qhhlx)q42&R
zg2Rvbb#(~5$A@5j%n(f8JOn+K4&go@L-1oH|9tQeg!UMM?5+9Vb%vmMzz{qvJ_NmT
zaZEh~E#eM=dN&w39}Py><-yQL1|#0y!3bDCnAsGAF=NtTY>gg_L;VKhbO(ByjRxaz
z6?&n5gE223|4#bB2ueWD^J5rJJr2XjD`6;kGz{nW(6w9_hA;ENFk(U&enf;}Q139@
zY8wWr7lzpZVR%$5425%qp<9YD%=tD5`kz6#b88Sjo*IO>HeJfi^dlDy!t2R{a5Z`m
zcJ&>E3GD`<dHq4i6gUWHiw%N1`ydoZK8VktfoT4GAnsfrh>phx;>zBEsIhJ!*3BJ=
z1mgyx<<Nmx+MWNu`9Nf-F%VVD4n((n1K~+K5Yyre#N5}Rn0+S{6HkX?s5caCHin|i
zf>6Yp5Q<~NLNT@n_vCI7ipSOY-(^CPJ8vkqqz*;79|N%Mp8+Uva{#6uAAnbT2B7Ae
z0hl#w0IrW5fQ$nNpmxUr7}#I{W&{ktx*`LxJM#d<B;@$MKi1vvkLhRoW1!t1wKn!g
zhWY(*ZESzc9NZs4UHaoyqyCs;^+*0<{jn`ef0RqqA6wq{L!SHnF#b$GJc;QCYkfaV
zoYN1dNA*LJf&EaaLqBw`*AK%h_QRZl{jefkKdkxL7t8+Xiy7DZBJxOIwAs-YrIz)@
zx5<5>Blu@M`l48~zPO0K2rJ$fNwXUFuP?H_>w{T$`XJHCJ{Yj456-OYgMz>J!Jz0q
z*xjoS-Zt-p0#*B<L5V)-m$eT@C+vgiZ+m0T?cSJiyf?<|>W%)(d!x~m-Y68&8y~y%
z#{R~=F)Xk*iWcsT%jtV#=+6+OdJ%#pS3*$W&k!u%9D+>qLoi}=2p$dyffXErDK$fI
z$u9)ya?-6!5`w|+dtvUKUijm9FC5y*%!sAEaB^ZV{5hl-wsz`;S@n8hK>1#%mbVvD
zq~QPmw<kv5?}@UfdgA)-o*25kCz4I>iP=MYB1`9<m|m|Z;+F4;kUTwcG+9sN{MZA%
z@AjbY(F4zR^g#9{Jy2tO4|E$u2d-TYOsv@hzn7-RmaPYdC+LB`uezh*weIv+yYoKQ
z9eQ?mxINubE~Go|H|>rwf!&d(P<QM|-5u6{-C#fH2LDstuzFWFBwyMMA>+G24eW+w
z!QIfHMmLNr(GB}Db>p0@E8;%uimVs9;<uQt<hHt^=#;L=HMA>|cI=9OYIVio(p@np
zYgcrP$3K731(z>&!6=4s7G6!?Yf2Zi8QKMpI&?vgT3v9jR2MYK(gpkCbV1f<oiX5i
zXQ+Lh5r0KzRGHWrg9mlS(zcy(uv%x_EZP|_({;wjFP-r5K_~okq7!cZ(Fq3^bi$I6
zoe<W$6QpS;#H-v1-n^aAKWQgqdD{_tuXRL|108X1ZAbK+))9|~c0_Oo?wuag5yeY%
z#P|#yar0{j6nfYJy-sw%^6edPVO|G(@pM48o*m%Vumj-V0YN!BpnCicsPMc!3Y>3`
z#CzN0;ga^)HKsj0ecPjIv-bE>sXaF2X^*Cf+vDBKc9?L9&Qwf0EMDFY*~YiSwEpez
zt$90i3TTIzyzP)GNjtQD6^sR!f^lhoFcK~gMu~C3XwWYh-J1ntaHU{G<qk$f!e9(|
z(H8B_w?)-GZINqnTf7_D7OGcUjA+;vf#urbRo1qc_mfW2<2JZ>q7AxjYlDAgw?W^i
zHh9#j4Vu+#gZ;(YAWPad^pRS_d$Tp-9c&G(X^p{?T4PygYy8!sHSSezjrX}*<41zl
zi2J-1zMg4?mpfYF>bzFi>uQDRU0R__tyU;nycJ%gX@!*^TcYWWmSpEzV*bjOC^fz%
zRNt1U(WE8*^lwQgg8tBt7D)E61@n4Zz`L;pd65=qFt`OKv~B@AumzsxX@L|8Ti~~6
z%~APubJW=09JOXQN7abtDBHd{a#n4Qp9PxZdXnbY@J}-gKGzKXJDcIv+-6u3)eN;d
zHp7!@%`m)BGo(q@4D()c&&2ah@%zrE_&JwePE=DI>ChCpsx?Kwf=#hA3Ei9*%r!dO
z1a1Ck0?+IwSQ6d@yMmkGkTk)GyiIT{K@+Gajj{PeW6a##7z2NAj9Ouhk+EfC+^pCb
z3$iyx;~$Oi<6a}II@Ac&)-=M^@r}^EPb0i&&<G)=8{uxcMriP{A$DBl-tzk!qSvB^
z*zInJZ=D*Va`lD?E!YrC6F0=+XASW1WCMKJ+<?c1`_2z)fK<&JAYu6i_>j2)ZvIyv
z`)}6Abh|z}Ev=8jBkJQxm-<**qdpoIs*isY*T<Y^^-$_$J?KsKP-|*E92-y%Rh!hq
zA7$zxdxm<5{z%{CN?rW6w=M?GXC6&tUAzpgi`-US)Xh~F{eITL_<MD*@L(ORSy2ZY
zMse&`2MdDgU~Hi}=##h(YCo-woX2b9`TE+}HnBGP_o<Bn^=so|@!E(;SsPhi)xx$j
zwScX)aCBNN)DEqM1C49J&#x91q^*T-Z)>9Eg_>CRM@_t&Q4{`QH4)mZCRUZLiF4^|
z;=}tOq`k!bCwB&+?5rSE8XSZQ&4W;~ToBpcASC!u1CK7&fOkg?Oqp2&EyHRcbF&&a
zU#12|rK^FG@2cbc`Re4Bt0V68>X;H*9qAfZ$M2=8BT?$=82qXlZl11&fX&q~b29hK
z?^6xM>s3SlqSdfADKmMVRz<>NRZ)0tRRoQ#iZ<P=qDPIY=$pSPddK5_`uD4#@qsF+
zxU>qgx~t$_yDIoApbDmDtAZx~0V%El2X+JfW&`O41KXMcwfw+2EzseW;La&QtBr!=
z69i>@3Fg$KBT+z5GrnNveGAvMh0IGVG>o?3Zfjv}MGMC=S$Oav5FaiCBF^?eB$yUR
zPCF3))(ym?!htxMC=eST1z_}_0cf!-0J+@(cn}<bC6xluG;;uce&GK67b>I1w#v9U
zr84^Vsf>@cD`Qxp%6J#QGMW2IxS%Sb!lFu;9Z?DYw5-JYNhOR)TM0*BRYcrV6;W<|
zMRXop5o5bn#HuP45tFkbPJF3=i&rb)^3Do4JG}x9^{;@f^(tUi;R*;#SOIk(lt(sQ
z9uF6m$LjF%=+vS-GL$KggQ?1+=L>%%I_8fhtNc-Fgg^GR_eWr5f9%cVj}q_8Vd2?w
zh_|U6x{NPJ=eHbERxO9tIm==3e`Rswa#^JLqb#aSEsI{g%ktS*7OV4>#oixfaQH?U
zoZMXoCuWr4>nVesb<1E$p)wd5uM9fg@q_<<KO~srhf@RnFr|SXY8Ub29$bD{cds-W
zdQ0<uQW|5!N+V07(pXWnGzujujaBzcA)8$a6X%t}`>;}I(Wn%*6)lB?iAtf_{gPPV
zEr}a*OCm#9Nz`gs5@AJ3Vt#^>*n77G&h0OO`?E{npU@I`Q?CSG7Ak>9aZBLRt>Uov
z6vwg|#Sz`FIGWThjy(B`<LUQe*l?{Fy6q^2tW%5ONUvh(SG^cg<tm1?pNk^kVo@C3
zToet)7scr=MN!i#ioKbOqQJW%m~g5Ho~|i^DkF+udT<fk_Ai3GX^NoZ^TOP#wlIz@
zDU5gFg^{UQVU#OT81)htM)3XL&^_iigv|a8JqG-S_H}+kgZ#gt!uLYRcC`>bZ6k9&
zu@IJYD}-KB2*t9HHGf+WOHLL<!_@`x*<BC|TazCzQxIp97evR$1@KH2K)-nf@O)qa
zbgEYX=L-}-z>oY`dNn`3ZOf156UmEr&5zfC<iRuL$Dr5wu>M#+++5CmSEKTwSo3_S
zTOuF2B+7@ucgb|`&5N<q^I}Zzyl_{~i-9@vqQl2L2s)Do1=r?bts@UEwa$a(et8g*
zEDwr3%#FWea%17F+^E|xH{J*3#++QaQRY)F96y_j85X(laCk2CYLg3p`{hFWWVvwm
zK~4n3<izrsIT5FCPPDC&6Pt68zy6Q|)lTQYsMR^3T{-ZfMGoXInFI9`<-mYD*)e5z
zcC4D39lLsD#{tQX!<n+<uUFZij%363CE2iKXf}*(m<>G(Wka<eS&`*RRy^6972C&T
z#gO({QPw{zUZlv1#gDR}jyDTl&&+~peX^iv^(;`?vY^4c%(!wqGukZY7@ipo8)t_8
zEi;P!%!KJzGU4s!OsF>|6PC8igjZ!Vp+fRZh<uO{d-i3->)$gXZ?BAKfQ$&slo2yu
zX26!eGT_j{47e~T18&vHfO~l|;LfM?xN;^vj;~IS-O=f>xLJC5il#?!-1P9fmJac@
zro-tm=`f>RIy5bt4k?nQ!@+xLIsZ<}b2Kfy-O{3MKw7*{n-*i9rlG-_1`B4VL5{v@
zFuz(Fq{*6w`zDhGKAalO7Ny3{LF9q!aIf3ksj=&0D#STO4tPZ>j0sN#-7ppR97u)y
zUsIy~`IH#AHYKLHQgWZql(37W#L1s2aOrXiT-%reS4O13*;Xm=XNeTp7C!~%T~Cha
zt;x}5Omgm5lpG2DlH)?6<XCts89Mxt4B5vg!^QT=Ft%(mluMcnx9%i`XJ=C6oR}25
zIwnPJ|D?E*EGatNOTzj>5_FuD1lKwxLA~-xurGNM<h!33V|ORUqe+P&ofBh5`NX)F
zJTZ#iPlW!vnJqCX5uS8PgdF7)p?>m27<w-u7VSz1@5F?-+A$&iDVGr6laiIan*gbI
zCP3N=36Qcw0wgG#fY0v)cz7#5PHvBnEo0+jQgD29D;*yd62?cO8}V>%OFYaP6%Wl?
z$3v<T@o*?^JPf`P7r8ga#bHle^lTm%@r%U8g70xq;zAtkUlRw_qvGI5qc{jE5C^We
zKc(k_pHj2>Ps#Dm4|zK4hitHZNSD9AOWJAQWp{<|(&XMZc`*K)g!p}vC)dA9@W`)n
zr07>Ebn%P0qQ1z<{9h#1ssE(T;Qu5d$A7Zyug_xl{VeA*e3qNuPjai<C%Ks7lN{Lj
zudHhKuXqytD~&gOl+4XP%H^*gWa7#X;$QEBTz&Um1}u0lKdQc$(a+vVoayf*tl~Sl
zefO<c<KD`wl5gd~<u_8u^+q}ucq21Uz83GG*K#xKYk7O%mHg=WO5&w{#op{odDZTv
zT#5fuc5V1aCN=p-T7P~aIhMYVD?u-0{6EjhB|evPm7YtFd(Y&<*k=-6g5$-f(j)Sz
zoXhi6{Ej}6@%^62)$~s!=l;K?ZKuCwYNEeo-=@cMv*}~``1z3}T>3~-20fA#FCI#~
z=?~>i`G<1()&to-@_~#l{6HF>VXnsD`*J+%eTmffBwzP?axmFFX|?UHJZ^DUdVjqm
zPnO-0;F@>j=!@G@boy->UH-OQxp_-+kGLhB3f+=<CvVEJ(3|om<4s8&b3+Ptx*=r~
z-jGTgu1keR*QNM}Ym#ODHTh;;lWPyI%BFEwWmxg6Qu+K9`8ec?tj%^sn(E8)zUyU~
zlH{`F-h4^cHMt~3{=FzG7F?9{xG2#NFUYNN7o=SA3o_>1c{x4!yrj%}UV`j%GNki4
zS)A~k*z3>A<pyWv@!K=<ayGvzosq}4Ps`;Ir$rS!ElZA{lA--hNv*V}B=xS7a<27B
znegp|R9<#M9#uafW1bwB+>?&W_L9dX;KDIcLyk$stjA=N_o!s<bX20^AC)U>j!3b(
zM`YN`!(#t_SiY1!ETymhB^@IFk})~|l2r!|Nle#6ax&2&xwQUI?gRa&oOyjv4$L?x
z8~qQ;)N2Q%chmuqTn8liK`rOHYMGWuOVD~HAL}Vu{K^(<x-D1B+7fcbD<8tWGAuhs
zJ4Qk}#mJR-F=DOWFN<sKmygf(NzKXo<oA;M<l?!#k}7PkRL{6qLig;Exo!5y?ytM$
z%;Md054+|0{ax~M)Gm2eaF^UUx>HVv?3A6!cgn2IJEVW39a81(ACh9`A9AkTA2RjI
zb_ojKE+4aQm!&b=q-y(Za{I?t8MJJx#HqGb#y#93NycoEk%hL%$D^C2OUPz9nryTD
zwrP`i8f=pDuQp1K-#1EUzm2l=!Unk#wm}kS+#r6t*Gr35>t)dAbuwZ8I+<U2ovggM
zR@OwXm6bWy%6zp(CUjgQVR6<-%jK)3Y_-*r^x-PGK5CV$EU-#?99}8;d#scjiB`(Q
zwJW4t?G<wE>2eu5VY#F%x?Gl=SSCgKER!wCmr03DOJ#NarIO|45*a;Zi99c{MCzVd
zEUWr2md~jcOU<o|WJ;q&a`yE?N&fpnsakrWgq~X<3qlu&O0z(2ZJRG28qb$RZ|6z6
z>GLFu-#p2Bey*e+I9HOSohzTV&5?VJ=g6Tqvt{}3vn8VRY^ir{mShf{CAU-0k|kSb
zN}EPACH3nWl=x;yNXZ$J^2~JE)Ni^3rJOF;H~lU>>;EoqUQCm)Nz>#_(P`4_#8kN%
zGF56Nohn<`O_8*<r%1miljZQ($&#tiWa)Z%l5FTUNnXUCB)_ekC>^Rzl;7`95by8_
z@-X)VNub9|-VWoX;`eb<XVExm88A-T-xw>MBF0MlEMuj`o-tCZ<rwk*I9hVf8ZB|k
zj+VRUN6FsMQ8GF8C<)#&l6#Jil;<x-$cBj{q<fJOlKt3lIn`shgeM#>R&9@r9OD-6
zpDua%Gg>lO(c%{wB|&>4rO}57Y2+6nHT#E4*^R>_^V6a7w!lz1*m;PIUou!~-VBp3
znZsmt^FdN;`arpRI#l{63zZKw2T16s{_;@wlZM~=%GQc~CDD*R(qemWS@<$Ut`!N9
z<UM*x`4v5-^_?CvFk259(XzXYpV3Xmo#`sk$+}8N%`VblWM?U&I?1>HI?56Mjxugw
z2dT2Ty}W(ePUaVAClxyd%h`o(rNh-W@+e&!>C&*ZT%FKLY8-AU>*KVPM1d`&?Xc#u
z=8tCb{AE)qRHUi2?bbxbE^RF9Z#0s_85_y<#tr4sqz3ZzNPT$}x4v8ptS5gBt1IjO
zs3T)u)|R$~YfIs-wdCdEnzHd)kaSKTBxxGfkUit8OUpym<kk18;;C3wl7v-}37a7a
zo{9|3C-R`3B{k;;%F6Qr@?Y`*sa3PGOdDQF&hD=$Nj_GP%B3nu_mJ{3VWq#Uxm`}Y
znajz^CS~Q~q%v~pu%DdySz7+AR9d!#mE!eWQo^2;kotK`NUq@G@@!Ty*>a|+^hr`w
z@>eS&m!b-bd)IH0?{y(LP`Hq^>QYdiEG!^{F6WnjQ{|Vzwe!h~5qYIuOddJ*A-5DS
znOi3H%q5SO<s=`HLq?^~At&l*mt<qJNs!Je5udZjI=?J(zISH%uriaRy`52tWXdQ3
zjWS5B@#&?(!F1B_OIoQ@HmykCG*WVPYRPgZm3+^XN^UhuDZ9s~kVyxVOWQBWq(IqZ
z^0ZG<S-UEUbiSQfGG$6EhZ`o60pk)%h64#?=jZr5$KuQ5ka#k5MO=w{GmeZ;A4f9G
z`(dR@`rY~w@zr|#{6Fi@;Lq0VQ~z2Wt&djjE$^)>x!zf$roFKW$9ZiX3Vms{xc|bs
z)8x6;{?Dh@r7};fYAYXGYtuin;*Wk{wfb<+TG8#U_2|-VD_77htI@6-R(Qed*1XwQ
zt!)XfSO<n&vW`8zU>$97-qMH9T3h_jSaVjNvW8?lX*C#g+{*d!sP(wp5o^t*zpRcm
z4q0h-9<=u7KVY?=sjScOY-{qM7%S_8eb&+@d##)YcU!Yd@3Imu+hGkz{fBkIz0E4|
zYKt|h{buX@sf||FzztU0jq9x0+16UeC#<$UeO_th?zO_Ia&?&%Tyv=vx@)oJDX_>I
zKXZXKDc*c*{J^=E=iY2<V53=9do{zVUShhHf6+ASN3yBbrHIMas;3jJ{;eih<&KQA
zK9n14ZCyFq>Yi?tm1)EXYt&tjb>16oWn2(pH5xY58s0q2TIUyP9ZA*Cy7?l+dUC9X
z^?Y?#>+#4=*42*ftpkB=t>sx;SrPv>v+7=KY^B@Qz`8KGt~Dv7mK9jDhV?jKRcqW&
z%gT4FvbAe(1*_`pa@LW7epXP!l9pYxm{l@yVQc=w0@in(*9u;g%i0m1-AdRZi`B$0
zqct~WI_uiAR95;U$*npol30=Mgx2b|@vOQ1egxhq_&G5BowtG2=e!8)-SBbX_(XRD
zm#Axj8;4#9+*a~b;O4&%2d-SA1E;s#7Z{#uM_}tCn*z(Y*90akzbx>=%lU!xSI-P=
z+kQ%5ri|kPPn{Yb_$|qhz?R{?0@pkV4t(9RQDCVf)dG9@mk(U9sz~7B^f?2ck4zJo
z>|Ol8I)A<j7_#hgz<jqiU{|}90VgX@4A|$_CE)zaQUOPseXac9<ebVkQXjAM|NH+B
zH{;FJb@mw^fPcR4JI9A7GwuJ%(c}Vr=6JSQ)PBPX@bB(_%kkFBt^3Im{K^Y>V*bD1
zgZ+jh;P2mmljFV0$zm>XG&usNI9_d+KgKWyd<`)%98b9eoqU0{{QkhQ7BPlD;OmT;
z&T;#n{bR^5a6J+g6V9>myHPQQP2hWpY0t6dsNZAAI{eBb0LOp~i(?G8!1o)In`5cf
z>to17{K_f#{)79gm){*@m<Aq`m}?x<9{tnFFWAQKf3`XsV|WK1x0taUUp&1TL&oA)
zu0dOlmm{9W7#4!ZHl`RyJK0Ak@8HXKzOU19y!SZr_<N6Vtez>ccOyrWgD{Qbjt(ik
zVI27xd0TPJw>G_#kC2_;PkWu!`<-kBKS%E!j$bR}@hXlcH(?3K?!yatT^#vYdxJTi
zIab`sQ^>^c{nM898ZLw9gZB)_1#K!hISZrt{g37F8fJs%jJG1kPS1m!{Do&<c>K%M
z_Zpsq=aqLZ$DC13y<}8=<ucUZ7;&hz*RUQu_q;Fv^Wb9gj$X1X+{d(wcNWKD&AWRI
z2g38yTZ!ZFMSYwchnr+WE<PIQHH-+)VQ&=20wuzoe1|Oje$WuN*YG1e&%HZ1-t92b
z>&tzp&+ikA8sjx=39kk31M(%mtsU>=K@8#dbxuz58t#PGi#HL+-mj;6&wTt}PQ+}E
z6VlJ{8YYF;ls7NOwH0PN`4JmFkbeoD=QX?vuRE_F$Ge_|UNSzvawT?i{BPwFuVGnu
zZF(zmOnYp(mn_h)yotRWfBR>Z*KjVpe!c!21JkT?awxWueQ8u~qxTmBb7YgZFu(8I
zdW(}!vE&UIj_B>))*N{s@TTSHS+>(l2I*IB#Ym2m|JviN%#rsB?_2USbDr+^l2!VZ
zXVISH(iF;TxEkJ1yhmR0b1Hq%OQz{p&P5518=L>-HOvj~Io=r@w}u~e@-IG+!`Zgz
zgxBymyf1m1neo7BuP+y4I~kqLkIs1wtHXPjH#x`kNiI2g8QsY5tSElfYd9X>-@N;t
z@;EoX;pAwf<oDAC-}V~Dhxb5ldyXUL-E;CaHvLV$$otT1_#fUUy`LZR_}u&3ONQ%L
z?nYIP4HG=~8a9acQtx<<6$`&~@;FYD7s^xrjn{BPyx)3Lb4(Qa-pT1`_<&r`%zwRx
zDdIiZJBj0oJ^wlR9Y^l*{oMTKHM|k;+uk2{nWypdr*}R_lj~8A<JReM?K5}C`LvB^
z_vE-Re|#tJW8Q84{H_FcDUQ7V+edDZVXBqL$pLwHlh?)d#I|9W_>8c#a}4a0)X4{_
zc7yk)@5$`T*ZKO7B)5BVOgJrtO$P2)ZpZ|VPx7R)vvTCK#$I>TgJXZBcJf3HU*UbO
zMq1l&QG6cR_b&6ixsuMw8Tow4gRZ?Y*rPb|nPsQqh%XtP{E@sDJ;*XSvu$`PKG*Cr
z9N*^5YLn6Xl}l2E<FT#TY{Odd*=N`1xVUN#C$FT%Szf;vbJ~W(;`7mN$FWBD+)j>3
zr_;>;_>{*sj254vb{CG1#^-bLO*)_S;E!wtY{PHyIcs;|=-yP&CPVlu_oNNSI`W%s
z*e*Vc?Is-4oh$6*q0~Cc&$V+=+i+ieUfY#9E`49j$w?`Cn7?OC3EMDXe5Tu3ITp%X
z%E?bjaEQluU1{6!Vtnq~uMYD1sa(eP<*Hmdz~gtStZi5_&JFB+n(S8xe<yEcq2hD$
zb$Q!xW}H9Rkv6Z>5fz;rmR4SJXz454hhuo(zg5{T!|~gy04JX%*?#h2<t^LrX`F}H
zclR=1<(SxHFv)Yk{$q~^soGYt4ZFs<ialyKb3$HJb@E)A>>`8bs%{&ujq@2hC&x6Y
zgPfd~zyI)H@3NY<Vct0Bu{Uq`pnaLzPX5clZRE=Ss$&}-j`JeBEXS2C>e*yOf91lw
z+sy0kNqyU}a-2KaTQ`xn3vcM;#q{3jL3Falw&CbFzq0dk%(SS9?aPt5x{mL!L^Ink
zcASIR6W8+m(9NBEnSeDsuN$|t4S&aZn*D4QS-J<UY%;9Ba%X0(<o!3SjcwRG&gE?3
zI5uIhlSlJt8DH1jcDCX6IN!4;EamlCxPwh5_E%0#QI7fcceEoH^Z1SIWS>~X`+vR8
zPJT_#g&q{W-NiP%ALosBT#g(1ceBaZ{>rtPKhJ|AaeCN>1?1e)F3EBA^qx-M&B56`
zAM%ITh7;uc({4J8_vf9xogAEdGdxI9v#)I!Le5d`zSDVszuM2q$N4zTgEzef*p)bP
z9&1NWB^UW6)FuP`D>o+&$CHx=*;Oa=x!OF;9yy86`<#QFJe{}`$qH^6VjC`z^I_XP
zo}XuxVNTA@=dnEh&xhNFS>&AA4jsdJMwdt@f9LN}JU$<yY{N5hUTwD-$?I>7%O<1z
zE0^c^a30r89^0^voO|09Jmfr^4|no<R=PM3%Q3<>93<!Gb_$NYACGWye8M96yxcO<
zHjE_a@b=Yko{vLEIr%=7hVgvFXxs3Uoafu~hVb<#8Do>7{+0XlF^uQqxiPk3E4dc1
z8x7+5Gk>g2*7{c-(ArSmPdbmYFAN|fd1RdZy+2=P(eXB!>|Z%Sjr;NW@P52)m`tuI
z>}7pC@WxDV@`GN5c+hI}MBDJ1TzA-&d-3zAKgssx3XST)=T^qawqZHBHnC51<L7;6
zvXeKIsw-L1HB)TEd2;<?H}32~?EzDr9HMC*d4H-f%{B}u*Esg6_T*vX{O;rvC2Gg{
z-m%~9e8IfVO0b~T)`N-Dr`u%Ef8`d1wdV0|JHs~YDA!8%nwEUt=9}r{8C`A8T&fo{
zZNrsvJ!L24xNFBOC+Eno3GWNhvu(qia?NG8ZN$9J8grcdqu~vBe@Z#mHasfVW%lZN
zd_G>DYx{DMj@0p>-jaE?VO6<yv;VHe^RdT#Cod^}O<wn<7TAVk<@(OfS%d3<PYawJ
zCI4z3R6DTHHjFFRfOg#~JpSVsIr&QMh39jV#dZ(N1FjS8{(<C)vo5j8@c+tPimuG(
z<AWu(VPm<Lw8vNUVD^TkP9D?r@*X4!TV@+>mg`M>ZaL1Q0+!o!0$_5Q7M1bfY5W!T
zVn2Rvy;j&uN_)`a6u&RUc~$9^_TrK}9<x^3hPUOq)m~7X$Fuz^+n4J!t0@1yf~#%A
z;&N?kPcF>o*vr*U-qXlJd_L@6V;fGF>tB0F0lt6tTHBWc)jc2YAGOxmhT-KJ*>0AH
zpKt2*cAeZF&~dPli}#(Y>+Nzm$u|dXunXtl`Lk?;O$XvvZdB@QJTH4~v<>^qwYL2}
zGtaZqo18qU%Ncq8{<q0KoPp<k`_1;w^t|65+-&=DrlzO$ApXQHwkHj9#a?Z(`=;j4
zH{I&wPt{1t`A@cOw&97nuD7!$_u$KeZ8jZ^U%6EOB;o7XxZO6aG1vaKorv!<><=fe
zYElBO_X2j<hC^n3z-|?f_tOMBogAw?aX3FXwbM3?GHVF-lkaZqowdu!x7zsCjc@IC
z+lF6eox$$+pBqwekL}C7D*nk0&&xfwVVhZtu%CT!L+#q@<YBFP$9yN(KHG55tXJ6W
z-ndbr=6>6kla=<B8=<LUY{NvereXi}!i{xTVx0V}A<xJmFY(%jmuB6=&i}-XbUkg`
zm#cO5ksCp!lx<jQ)<*2`2W|}cq-<Z_R_=S`thKfcXU+PFedx9u=f@pza=5zR<oj!M
z&^8P<Yb<uc>uwax@~4x}wc-j{?R$UPhR<dl#tythR(jnb+n3vQ={%2H=wG&Bw^^&P
zd!Kb<cg4d_p4azN%+HE*#5P<v>pAw+6J)fH9dUBLavbBoJN>9_m~Ym6>~)9TDB9+j
zlmF#+$W31ExNUfF)`jf72i$1=?6^%w=vOY7rQGPd{e*2;an_D(9pi>O;-r%oCi~o&
zTJ@A|IC9pP?3mqdEJ}LX_T`9`-|5Es^QUdYn6n0DZ`tm~j`?Ste6a#s-H7RY);9b(
z>s0pKP0ao+a?bYUjwRVZX8r9s+py`ZW!Xd5GKXy6c_)wT!76?~;(~3sb=JG=`YZTz
zbuKzNWjmI-aVYI2+c52{iP@PKyJ26y<m8t{EO2Aj^2@g2-B~xYug`U3W5^YI{G9*g
znw6i;^Um+8ZCH5L*6iss+?f8~)!4kVX>N=-c+EDPJnL^Zrnu36!gVJHZN@}5+BUgi
z8-|`WI{V=`H>zj7>Exr88RJH=`!{XF*RzgiyGQc#T7S#-<)$6=xbZ&pwr$vZ*81#J
zE;lY!ykq<F)S5-|c*ePF8!n&qKzsHuH-0~M*U4GCJlKuizu&VBv(K8Loo*2S{nq!L
z{Iv!Hc-`cAU>lyFbwztjUpHPpd0_i;*<wQYxomxC8`ht-NBeaTH>M4H<m9#G>E=c|
zJhqJo!1|=!u(KP#CH~v?<+w$4aO2IHzis0Pu!d=`3Z^qK=ZRgh?f>%KPPS%VTZgB%
z@dsGvwBNMg^<U_j?aO^j*NmRR%V+j4x1h;$yG&y@yt|$|d2o#z@VL8P*v30xz0~eg
z*A2g*f1I4SQMKH7n&PExoCMZX?fEs_SbXWFlOMOaDnFM+uWaKhu<mLrapPy#*S0TL
z?sR|~n~S}%jmyB=tbM(r8*Sddaq{LK`ZM1y=B;f!2i9-x=Vf@lk9_Ck(7i6@M#H-A
zZR0?&#%sST&f}5xgOgA9t_VM`>mO|6N3afTzb?dF?BySAUvAy={5-FF{c9U{g0*7%
zVIDU+m;PjT$o;=OyX!gK`1I+MZM+KBlkL;l+?b?4J2`hMGq3w`|Jla5V9nXyoWYGv
z4Zk?~ck|P_Q7O|`+xQr)OWUJT@i^W7YSWSYm5bLWxf}IXf3uCN!P>RmI0^4>eZM<-
zd1VtaPp{k$+jtzTZ`<kP@pJzA!^zQm^TUOvhkn||@n8*Ho%-rR&!9NUm#??_vkL{*
z$5F=rV4Yk=eRSb&inz*`yVvNQ3-d$cD&vN*mag)==I^@{o5%P1g$v0l##6={VZB{>
zpSo~hVQfy{*vE89e#TSADPc`sHGJSgk*@Kb{J!*eUATE9zB0ZE>-Or(O&6vVO`v?a
zesiwTJ(-$785f1MebxN33oqWr=KZC)z}MFzp)#Hd>;LNb85e@~#pVEdPP*_WM<Qh$
z7WN2K*<*A|h9`3J0U!V6LbXSUl<`~GM^Lj4y6~)4V&%&Xtg2j?wlT3X?hAVj>cxH+
z%BD`@<O$B)<HD6eNtE$o*pE<^cDfLLB{pa9);1TiR8FdlGsB*Rir(zPp2e~GgV{E?
z=mR8E#;0LlL+xJU!n<zCm~-U%l}p%YC6C9kWXiZU?0u-emoopacyi^-D~w#kpPQCk
z84rj35tU*-9iI2GIfjd7yU4nwP{z?=4@DK3;ll9!vH6BOrn-<mS4w649rjsNz$6z|
zk4UL}xrYbGx#0ger7~_0doilUXgWW&Q#pBvhllfg*px~o@bG=!Nu{d0T)2}uwUd*m
zBU}gxORbC(#Ga0-G?ee}N^E}Owm~k|Y11g<3$gE`3Jl<RxFn78<tonU<HFduX_aw_
z*c(!bdhvYgo>uwt7Q?!k<C9hy&xrjab*GaHsfwplz8uDy?Om8UEuAtB5_?Q)QyUjj
zypPRiOw-bZ2`$qr<0r8Xr3N;o!?ZuW^5r(3ZRmnKX9i{5CHAUR@p>+N8lJ()a~xC4
zh5nB+DC0G;pQUb9ci~a3j84v@UlkWxZ_KES^TeK)8Xf4u$yAw~{KrcbT?ibMNf{rC
zeKD2S--S(=GbuXazj7h_`niy;Qf6gbDfZ6Pt`aVcTNIlY`LzghD}QEI#-n0?O`(tr
z?Ym}iawLc6bK%I5EXp`m?7=CW%Y_m}vpV^bU$eO|V@g(K{44h9lz(Qvzc*QxFL$zE
zdKcO>&!&u<#a^CTk=lirJ+XO|my`4LWzVjRx5a*+N|=QIjyt>Z<y4kU;KJqm*_Cm+
z*b`J8;<!*cD2J0@Iqn->t#vt+@x9nLRGUB3`%0dZIV}InwLJfUp4Nbz%D7<cEvol#
z_~#d5^Dfi9<j?!(QpOWw|525C7L9WAV{<U;Jf`>cEtfJ58GDqf^L_eZ9dj#RKIYKd
zbj%LrR>m)5A5%@Z9*us5@+e<!=7P&~&L-qh#yw-NQ>{BshwNo+p61Te%)e}$R~avj
z{ZM5e=j+=Mo3r`XVdhz8%BPI8#-6D<b}$+lBlD@_IvTq-=2Iu^Xtcb|kv<#ys_OW@
zXw0sXU-@!5kL-%Z#g+M$aoyN^RR_06BTeE0PG0A}&Gg=S7f{B7V}Dj{T_26nr(<(G
zSFDbPw{$^e969!I)y(D0^PE{w`SLwSERIH@PX(3n=h){}{pLrbP1{1sm;2djHa{P`
zkTPx^d%;SkM`M4U-<&+q{8OUwbkuLkcz5g<tArEi;5~`W34J^|8mL=X87GfDW%cLq
zX!P0~n;*J3IvT&HDWZ(8$G)=~8qVVqRz&%7Me7fa#*HgQlyUjkn^w6)qw&2`QRT}U
zecLCRo<LD$JU{lYmF^i0D^4*dhjen+XasjHri=r~9=B@QF&e{;#O9Oc435V1BE^;Q
z1K9^x4_Y$cbaHX!%Pn2qG#UqA7gxp|WUpLxZy1d$O-nd=rupke<N2-<>X%peq=dQ?
z6pe3LN;)~GbE`%pWpqhpoJ029RYNNp+3&{YpT?^cjl$JRDdQuuFRyl#<N3R~l=9`G
zb}7yGlccmVt|EK)Ds}N_1obKH<fZQWjj!uWX=OY{_V-oi{LyIa=jY_8Ce9s=X0!a1
zaU972s14bo(fm_vzG~e}{Jw1&W&B5S0_tg6dXRP*<;z_ioiZ8?@|0D^jU-E;awX;Y
zKB}yf$GS5?G^+evRvB-Syn(6{CmI#%lvBQ()|+3WP<&H4Wt>Vf399#}DCAD<@8q|B
zeiwzbgZ!28Ey*pYk*}f<_p-n8<+>(+9);Hx$}8hyl5J4GKaRr91+jUr8Sc}~{9axe
zPm}zEnth8-W~T~H4s3>NQJ8(Gf-(*#8430K#VAA;s_5jyCOu1kb3#RB{7!NdYQ%{s
zRQac(^5w?<dpHVt8dXxi+|S{aRIh{dHn+#-$zJnD;YNna%6OsVF;vaHQP?@GvhwB3
zZr>4wDK{!B<BXEoP}#OJAJz(R@@I!{h(e`h0m}HK<T})&)lo<pKT!E{X@izW;ZFBJ
zWn5FTA8OSizQ1F!d9`upMIpMFrHqG4K12o2j6&_HmXl+<V`>!Ay|t8aRLPL2Boq01
zn~9Te8$2co%Xf=1{wg^WwP`s0)~ryz+}kfvQ794(W!zS>C@N@J6rSIS&BL8GC<^PV
zR#C=#C9k5c^yA-O6`PZrErfZziK{B(#FA-I?Yi;v3#sbl=Pv9Rg_)<SGA}p^<X)H?
z$DG|#)s!z+H+{<}e4k!T8JCu9jH=g!9`1+OyxkG?qtLNcb!9wT@-u2ztth10ADhGb
zceN<&&rw4e2bYYE${;+CJT;tr-YS)NydTt1#?K{(qk5O)=T{?0`Eq+_l!`)|wL!|b
zyJU6L?xIonmb9jm=X<?i6c+cbsf^c4o=5$cCklaQV{?8p=iu@7tEG(dOXf$F$sC0t
zvtsjq>!suC{ZvaCADCQ_>YS3-Nt@crmkT^3NfZLSwUu#&$quQp@p+!+s^jDZ&-oFF
z&Liq5;}MfDQY-$8#G8k)Il`MiM8aLOt}>1>86>sybtIClkIfg}|2z`2lGjtlKPIQ7
z?8lMF(Z8PZ<qq5TBC+Bezo(l_mPvVUMxs#J`c5A4o-2`9H@m(v-ZFV7wf#KZ<Ik}<
z#p_N*Voloy$~etrqST_J^qcM2{Nky9Mq*L!hRXQP<ffF{jzq?h4V5p~xX)fX&5s%?
z<3f|IQZ08x;%Ci9PTn!LL}K9jM#^~7<gZl0_4KBbH+FK6ldOtFqyCMRaj3~?sb@<f
z;XN0dk9=&tc|T2*@vF&ksa3NgF?Dtm<;zWWPm9EdPfe6@ugQ9;mJ^wi+_tHcr(A4I
zB=&ooD&u972U9;hk;s<2nUk}8CNdJ?Bbq7WY?B#Ni-ttv(!<#N<({GRwre(5#^)wi
zrb_qW>s;4d`Er>*b&tfYWG$3&y~&=bm`;%>)vtx(URE%9&92}`j5ymu84sL%nhI<g
ziSvFfl`qHnzs8ZsHLImEjyM@MwX+^`n*WW>ckWv=5<6PAQpO)A=ce*ijl|det&}hK
z`Eo!cs^n~~j9X3?PK_-eiBX=`P9AhQKb}|jTPx$8lb2KXi$x-SjW$kB^u$8^`)k@L
z<D`?RQ+|0P5tXE^8l5W=b1St~SF%T9XYaPk`0C{DR755o$5U;UFIPHi+DPOs6|9WQ
zPBu^NP9BLS(}SJ7>86SJ{@({H<GGXHQ_tf>Vq1%L%9leu;%fwM?P;fs15d_JW&Ae+
z3A43#@~PLni9m_y_R9G2<N#Iq7ZGT7r@iv!R{!}p0z<2GP{y4nE2tXWi@>}U9h^Mt
z%QqshCqYM*<r;IZ{X43*mm_egM@J{;`u5ofygt@Z8RwqNq3UoV0!fN>a`LZl{Y4*t
zN+)G}d~%7ZwT?j9*PWCv7yH7#2n03htc<Hqc2U*Y8G#l%V)L@?EfMINv5PVuKlw&g
zdVK^24C~_LXfInCf$-~HlyUsYK&q5WA}~CltCO!CJ}&}e7I#&~|0gG@?$3z8_@7;s
zFL%4v6y|St?xxJ%0AwlE#&P_)L$P_>DMm(MbiwY*>>EJdQuT?BfO}kbC#U<^P#(W$
z-Idu>fJ~;!H!uQy>-BK*yCeHVpyTEq%Ir5lZd0A@9)ZTGdn#Y9cfL*$z`&l$>_tGf
zQ-!sSK=F&QdEW<{M<BC*FJ<;AApfaSHj2Q{Ik7q5E$c+!@#kL3>|sDgR4uL^f#YpM
zoP6*HRs=SBLzLOyfE=kRP%#1%bM;of-0*H?BG7YqZ)NsAAZx0Y7mq--2fdv<@mqx=
zkiAA9W%flNkE$}}<$1O`HfOwE_6QtK+*g@B6UeM8PsRw$4e9ITk8exO-+!{NGW#iz
zYgKoXM$lX8r+m5ODH8DgOzo%4UJGPjd0vO(=$qKQ@(!QFF|}!bW%gkpAFD>a3rEwP
zu{q{z{s~8hOaqkJqk#;qI{J4wE)E;u<eNXf7tZ?E0A==XAZM%M-V8^*fKcVjJ<oPI
z90?YODzmo(SzP6JHXQqZ#O9#~9p~TcG*Fp+AIR&f)`!B8`_I^%barZSCjTI1_JknQ
ztA^|eN7R@>PJa6E?c6uw$slF+iy-%_#&6`$*A7#@T=i+I!!dY6m@<1wkPTKdmWCrs
ziowd4w?1or`2P`gmvK?2-~Yz}u>chj1(A?WYt>a(;SJI$NOyO)wbr_JcXxO9o?~El
zcNcbd{m*sd|NGvWhs>u21csUGyq?%qSV5{YA?t@}%9K8cKJ!0^eZn|--0dq#H7I0_
zF^wJ}pRdXP^Vx?Ek@J73B-N*ob;wlRzYq3AR?+`=+w&^>AY?}ssdj~|Ri^l2`8*g`
z|DWgXpW6q8{i;cIEo412bx!YtuQ&eZyqhPA-|pInRP#dCJX781K4`e$fByTkP`MtB
zzNC5>vM!oV2K0e`T3`DAF8o?A`T88}ORAM2Yo}?nTOTyC?e~9Pd}dd9+{62k>S)ON
zYI6Of4>W84=g1qn^g*?Me^QMNS%Xcrwtet?b^rhK<#$>1L4w`@QvD5Cr%fYUibG#G
zfd0QbAK9!Ax}F(8s?8y5xyhnYA1rSF_y2kHPwL6znfy1YZilS*rga*9Q2hRXPJPL@
zYMhH0NUG@}Yr?6+hid$>{eOP_>zCro8x11W`;c|xwB|`Qp7$9<|KGLGyjKmc>w`$O
zKxAz>nck?zDYL=<=iQ&XSdHqC!K6ANvi_X@IbDs`g9ei{J0a~(>U6XkM>Y&5)ew<2
z>U3{^HHz*IrX5rbX?)VSJ=JK|bO@=wh^%9$&fBCR;xUAz0Sak>(#`eNh%FmJsy!lW
z-D&X3YJ6KfgrpS;X@-*3;%dykFoaZ>MApO8{yEj?rahFTDGF(eQqr_)T<J8FRI^0Z
z%+uHL)hN##N{7bC`TrhDlSWpf@${jjdM2{2p6rKKW98wYB#lx?tCV*4uZH{Qp`=<T
zvi6<=E9H3h|B$pyAx%@dUQ~_3n14uhP-J~RW#v>$KjR;g<|(9oN^erDF>TjBq#7x*
zhM)SxSHt1iKlE2jHA=LG(a#9k&tw>>eu}K~r$Hgr@CzJ9(olu8R7u0H8khSIBh^-s
zSpXX7QH_kX!$?}Ikmf3V{i_<UZw@2XU6FYKD(h5@evSSmX|h7vtn{=^HR`ziORC8t
zGX<1nUyU(E|B{i7G+u`POJ`eG!(hR`q<SqfcR(<y#*8!nk~Cf+tyfytOulX!!%4MV
zWHy0}8&zX|`{5)lSV$9=2G^^GMe1-;ofny3pvS+fuyE3Fl4dNV9ZLaUtK{d=a8eBz
znQ@@C@2W8O-EfM3T?J{(lJ1Kt7+a4Z)rXNe2+Dp`g(=}9NE)<|7A@_+U4=%&Mv!X9
z$gBjlyjq3fTSt(zY9Y;9Dn3_*pAY5Z(v|7@a|9hYUWKyeBT1UJkhU!~tEs{h?~$aM
zGct2QssB|Wu4*LJ-!11EKa$pMufoaYBT4mWWG;g~Z>U0#D<er7xsX;axvi?g+WMnN
zwQ6K`gZ^184V$i`NLsp(rY;?tBiEBNid4r&<~ykFv?{!vIf|sY3u*6?=lCkb9~(ug
zaU(MzG;l-}YQB!5R>P|Bx#?)yF}MoOPNPZnZ)8q{UiGcQq`1)}4PQvhm#oUG@Nx8L
zQf(ZWC83CdD#Y#?P15>>G=J%zOljpjA5E&8Bl9M-F{uizOvjKkfgx>Rx)EK4enDeM
zHFabrh3bS=NwaGV%?PeS{b^&!F`x>a*Nq|7+mX2y3ig!iyfucTF$`%9Q&Ep9JZm(T
zeo2c*W?N`n=PLAc8%xq6hBS$3Rog1eE*eX!(<AdQbkM#Eujh{?X%<7;#o`cG!RyRe
zQVk!Ok)gLOt1#pDSnAiJ3eq?x?PgVY+HM@FzK_h&kfB}`x}}UGX&^&d$YfQw3L__u
zBh~(qSsQBms}h&@jU#C#Lz>Cd^>Zbx-i{;H1(JCj!kbDIT8<}aDnr`J<n^=?+r!3_
zY6i*74*A@##IGUa>F{mYZ?^pVMkTyA%l*<5lDQu8x>$)Z_htXHm5^35;Z!Bg7)&75
z8j{%`>Uy{mO+6=&w47!Ba{`IXhw$<Vq&h@0A4FC=<-AKKkTjnm?PoIFREcvJCXi|r
z$qW%`udYO6?TOTXc_my-C(_%+l?doGkyO7(=8WjZoJtJKm`Ku)hP0%qW@;t=n>vwH
z+el`SX!W>Ce5{#B(wc@er)k{qN;rR<NUD1z^GZ}as1hl*lSrD>kTx|1_o>8`$VsG{
zNHWtzPNmXL`gan|D6GV-d6P&xPmZ^35~*I2%stV~v`W}Mo<!2PhP19}Q+y?Qx0p<-
zr6jXaG%TVLgM22Fw6GyfY>Eu7#OkWaq&iD7KSkC)mAJ5cGD$NV($1#WZk70cc`~U6
zlgwDrt}gO<uRn#%I#og%+cdbneBHWCA=PJ+IV|#atVDkH6p{uvq{U73ttv5o#uQTR
zCYjZuBPNyDaAXQes~ghnrhl7N;`C?PU%E~*&qW@3m3U!4m89tnX?xQ*?MgI^nM$hp
zBr{*M@n;2WMouN&Zx!gUa4Kbfs({<hsib;PG8aZhuPYE;JC&pn4rztc;U^U+GM+}N
z6(zG{RDQPt|M*QKX^BIc;$(iU0yFx^$E71B^JR48Tm@FIoJP_dhqTA3@OTCGT%AU$
zF(or-)bwBlPBfTKX<UKxt*6uGJr%gtbvmj3l+3A7*wzX>&Y4cqFo(3v>DAf_yqh_l
zRGUg>*=Xdl3j8=aouqXRX`WN-`4!OqI-OLvO6J{Y`}7LvI?f<zqC?u~<UgSTO=D+}
zYFf!m99<t#f##!TkkzmX7%iGXxq~ZUylV!j-j&SF(Z@b=`*a3LV;$03r$ME1+j1tU
z7M9G`QN29b&wnOKiyhKrr!i?2Fzh>%R3}U3@2GKng}i@1lcd=WX}8ma@CxW$n@Osn
zB{O=|C`ejc4QElHUj?M`P9wc4@U`nKQhhC%<0CEC3cSjhMbdzWwBV_4=L$TSIg3<#
zOJ@D(Wt$4=9L^$X#Y39$lwwzb!(V2R>T=0EAe}X@z;=h(Bu#lpTb^8vDzG$WHmPQp
z%nZ`1CKZ@CayH%4t-$bwv&o=A1^VxtO{(W5bA{ALqXL<=vq>8DkXAk2{8El!<2j^S
zUov}0Zg0!c$!`ux%O29Sr}<CI(X!7RQXMdvPo(en%JFl>9Fpceq<v3O*UNF|${bRS
zFqvVb_2<jM_2<&H)8&vxK53sQ$NVmHN%g~I&QYGf%PZB{b4eQdke0suTq#G)jJc%R
zVloR!U$&H^<B_=}t$j#ypS;(WL+|rkQr$6`m!t_x%kjW&9!ZlQ(&nctbIY+iY96U3
znaos@*|c(uA3l#TsT|Vqr<8H!NZme<RIg0tE@{!fa{R~hNE-iW^=ls8{kt4>TFfWa
zGLzX%GOd!%nfH7W3jjM4=TlUXTz}<!Qk^rI-=y(b<;Yz&pTrD+*a37fNsf1EKB)$p
z%y`nLsB-+!UO<h*<?~{?fb4pe<6x%+r21$w2TBpX<rtZ<fW#m`-hc%(8083>x`0$W
zO=d-Db(eB9u312072ws41$3@mIZnS{K&q=I^Q832ULK$ILK4#eVjGZg>v9B!FC^7m
zlbKWMYFv)`|12b5!*V>Dy^x~x%W+`yLQ*|8nM<Y82Ic5~e<6vH0I?Eij7B;BFjz#Y
z)h4s6wCGD2YCRT_SPBqRfwsRX!`#wEq&jXg-%3Yo%g}4lA`)`}VlU8@yJgTgw}@2Z
zO=e)}(bY0+)L2Z<FP341@nU*&whT$_7nAD0$($^GJz55xl*J^51H^Km-}|HiH(@cU
zHk{1TQk`A0JufD)9w6oe)!kHvdavbHx^XgZOWLc-u+DsmynkH=u^~uvQ5nKQmXK=7
z$xJT&m|2Doe=nggQ_FB@+7kLOu?*AKEg{vLlet}bHnI$V-daLpOhBv&x;?lI7xk8s
zYSGDTFP-UAhSDBONh}J8NkLRn2EBr%q&jsn|4VCf%CLOSQWCQQVpq_#lrp%TSW2p4
zCo{tIcZ?kG+fpitD1#Umlpb1!T&HEE`gSr$Og?^P_z}B|#K3@97-a8WhVi48k!s(`
ztTEN?S_bo7%SfyYh?zn6+m&H$?J`nbJefzPz4m43X1tul)R6g{<ut{j3^l&XNj39i
zW|?x0$`De$oO(AagTaL5)T2omE-znBs;4J&&7@bq3<;N)lNcQktAnopD#g9JD@e8W
zWcHbsf0Bk?=M^NDhx|RUf=XVM;&H|bQXM{-kESk<OOZ8o1&R3qu|Md?tx`NZxPnxp
zPiClzFO?$o{R&!et`ru!D{0WFQrxs!Nvhu`bJpZ~NV<K!SCSYa5KDx<?k&aXAuCC>
z{bUxKHgA>2-=>u$)(FHLq1?5l*mZX$sqUZ5Ym@oXQn=`^A~8uIHVK`bQ;K<5MXCuX
zGu<?JN+}u@ucGJ)rKlOcirS7TMgRG$Nc93`?whU+Eya^lt4NF!h;>3k`<0^i&sC&a
zf-)OUj%B6T<FcB>LV=hlbSk$L)(NXgbp~aAoQhNBI>)RgF;gIR3N?u>#mn8RNi_&%
z#+=rMmLl}oYU&qM3Ncp5*RK?tTCO40CzLsKx{Ffi`>!D}SRfV)Rdp#vQJ*!W+J!Q!
zPP*+%aeT!Z5~~Gbw$NO=QrKKsL#k^i^X%keUW&i#ttByCAhrwbYF>(qo!63T9?Hx+
zc{M79Q|4M~&`>@;U@e{0mhGpmCDlWexp?aRqXcITt|c*IAXW@reqSQ%r`M8dCCcnP
z#XK)TvDG>fO9o=f(3Sfo*c-NvR7X+f>nY-T3F;47M`F%E>=`<Jt^{El*O6*0$_zgF
z94o=BJL^dEPzic`UPpWPmEca}^`!cXGN(`Ncb34$Z9R!$1F>vq(S{Oa7p|vRX*0?!
zKk2V1!OFSoNvs=)c|!x{m!S5<dQ#m+nfIqB(@J3XeLabZ1F><a*EqQ@rwyc<j?x66
zt;0$%FLncE4VJcJ=>{?$P=d=NH<0Q*N;iP|mY1N>&J85S4#e7_D|sa{|FD5n3sTww
z)G4h5)h#xXSUeDuhsMX2V3qeqQk_WY576V#5?rg;NMiOt>>ldwC)d4nBdLa@Gzw@u
zO3?YjM(WbNM7++8bmz|!q-bp-)t8ix0kvr>J<1N7NDLr|1w{R9ORza*6RGy3v<~Q?
zX$h`Q*hFFlLChf1H7vnT+C-{LDLn)V)h&_l+f5{<kgR9iOjESvy396{YF0`!fi8Y6
zMoQ3TD*srF*Xf(d;B7Gm_TNk!rDrK!1q!Jx#;nzwNsJ=t8g8bMcZ#v~+GbL%OKC3<
zUoOVU23trhBZz54A5InHL6<G0I+)UDAp1kb_>#4ScwaHZKBDNo#n7F;g;XO`8V>aD
zmSUJ4+Cr^16l2-VEwpKMG1`3CLaLuBod>$Us2JU?w~`o25KD=)W);J?_f}GEO=&@p
z-Na(_9<r6hT7sBM<UgVq@f)|w_iZtx7eToLi;;F`D~ZVjv6*N@WihfFZzI*@l%@nN
zDJVw1>o#hiQ;Zi8+h}ikF$xQ|k?M6ycY-d&$-n1pBQc&J))Uo+$@a&$k!pELn}WXi
z6(i^CHWCX8VnUIQdoj`-wv+07O22}PyA&fKdOL|31+k;Zrfo68hi@m<0F}lCwXrRR
z|F-S4v2`)Tn4(Um#c+MNom3xGIvCWoSuxr*+d*PbK`bizOQ#qXJ$I05he|7h{?aT)
z<5Ic*M-jxVqOM<x@O{A!Qe9E$X;8=4MR<IA2Z?C~v8~AEaS_h^+(D{2D$NbDzEy<n
zE<0)d)gm}~?Ih!iMVK4ElT?pXx*Vi)q6mXW?<6s@AXXNA+h2sVT{}s&N~PUFPj<?2
zYIl-YS`br<&TlA!rO_@@9aHIh(4OT*_~pHe#N2||TeNsyk$gYwBGovR1_%wGD*G+j
zMPDWq!F<my${ACH(dT!O>Yqv{g#3mUAz5=biQxsYyvVL^5jwWtO{$G5EfLZzDMH=k
z-6Yl*#QdUbSw*-!Za1lJs`N%^V`34O?%hpdf<bIB`Fl+|tIv0nYN|?;grWkA(8FX8
zkxvm8cGyF9J>_`*dr0+GrCUPpyB6VO^&S#q3}THDwJXBp<$FlASfy=3BkYP0d1()c
zMFug+D8#G?M%sHxby}r=LI#FKxbnwd60;0qm(fL?B1}u&ORC{2jTD-qS%lsb_tLu`
zg%IP6LcbJ3kN1-5yGloebYB<Z(969f1{%adqnbyB7-0GzsrIY1R;d5YLUaiHkHkuY
zm}%7RLLnaZ{f|@^R(dRS@0j#oSN=z0s>$>3|7haALik+yk5n^Onl0qIqY&@w5>44$
zhyXL9+I59k(1}R(WTopula?03Kb=U7Hq7rw)MZW~-c2G>tyyWm(2Yrjn7NNgEH^yA
zLiG1YIqz#C)uEL>44Dlo#9cEcG2hU>Gt=(MLJSFFQjJ<^$WUZ~bZq-GEy^xL@noi#
zX@&T26_e`MN@s?K#TFvwDw7y;5KE4XL*@MS_K|AaN{fb8`$+e;^F9)54r0zxH&;1c
z#y(QrTj|x%;f{saI(Z+7Ne8j%D9lM7|NecXnz+)mq3f*+aryN=GBYiNdHwyAVpNC>
z^ZlfHxzfF%hm8vHHfTSIaR;&PC`(&D|NZxqYUxTFhaP<^K;6~*Nh~~wiAU*g3o!QT
zeo~!X>F3bxCk1F){{V@Z2eI=g>UM!N-4Bpz@JeHcPF*ZO^Na&j|7-!o*dvb<1(-JZ
z0I5E&ba-g<{sI{6KR{yeK`cIbJ*5ESUmqaV?v+*#O;}%m2IdDztUid@N8gqfU~teu
zQe9u^`B3_t0(|Oski_(Z*nV_uQUUT-9VFHKmF5q%8Cif^R}NCrKXM(f<#+=N5L~Z@
zxNiZZ3q-Fg3b40R4T%v5u>vV5zd+Uv)R1ZgOFM{Gq!wVxq#6=S5Mm0FMvU}?xrS6n
zSo%T~6;gooS2ZN&ptOV!(P}T*&h!we#;`Pq=*M5u91c80Hh&f%A?*+abtu5NzK2Nl
zhow_Qv+N7-V#Og6!w{|b5Ir<2fdAz~q}s&NGNLwy1z4tin8Z4Sn1@uZQ-I%p946H*
zmfjKV&?rDu>R}QS5n?0K*H8IaJK->?rm-}UsN2hYXwYGbsm+JurNdP9ARoP7946H}
zmTnSlzLt;0CPzq&MToUX&(7rIjo%ScEo5mck>%lhxK<w_u^1sHBSr4b$B1P|NOh8>
zzeFQ8=i|(UBP3=c#BQV=EA!Dp>nN#)a@Uqe>Cyar#J4|6-)H4Rj7QR+mXCQ!M@jXS
zrQ<~1#^mGn*rOx{B*cQG<RSSm+jEpuds$jfG^{!wu}_bZSdkDjl9m@rtJ&xnsV=kh
zpy+UVK2CWbBQYf*wj@1>&4+fyF;dNDX-3iSUis*@_!#L0<|BO9F*5eam&X1vQaxws
zN>RHW`I!If7>Q8{u`0>)4>_L8aZ;^kX-`q4Lq5L69Vf9YA*Ll|noApc)NxWBXz5c?
zxnVwf?Kn<iUPA0k8l;ntsz=93HKL_qMI$xxF}K+X8v8vD>zz)}gim>3j}xT&(bBo1
zDKGMHulNLsp$V}xY5M&<Xv~*eX-i8Bi>6=AgZW9h|3V(b+@z_e^YGWV6QsJ+(#xU=
zHF*ekI7wo1LTpYNwL1^_Q71_?simn!gE!_$WBMfZUz3M1b52s_@;pr2e3DeJTDn`5
zJvR?4?w%wuJ|Wg8#Z1n__Qt2=d1M}>%|$*V^H9^{6o~~2F+r)rK)LR`Q}TOCy4FKZ
zQLBnPT%UQ0#0-Vlp`?|Uhx><5k!oN|<BOgo=b`q)DOqQf2QfzJcw`=4Se+)-$CeHl
ztq#n?tI*RV1}VfMrBNPoJMc8AcDA&_D6@-fzxFhVRSGdn1=W<}T|Z5#t1Ue-YGEzs
zYjB3dG{tR;GxXe8uIJA)q?+5(93yHh*PC&MRy36B?|+6SXv^c7e1=qyTe@VF_$?RP
z_njdzQXy6<Iljro@>gd_wYsHUM(-cxVyfv``MW+BVye=f8@U)9aF$fZTl!`+_*^dX
z`kW;(S0VN)c^=6{@8xGnHNK^RM%w@7qU*)8^l(QmoSvVhgPU_<s&$T3|64j~G-zcm
zeziMCVz@#qSL!xD7q=77k!piWOO4)6$;I9==SZwqi1|t@M&)AWu5+Zi;nG{9xIwun
zeR7V(ghkS?bEH?93;*WlNj1f#$ws^La$(_lo+f4HLJV2TPRW(|n)9T3<I-)Trct>#
zH2=IjkI#izv$Q)<9`DKXq*~<CcB2%JT%>(FPh!zROj@ebB^PZSE|BV!OaG0Qx#Z$=
z<OLG57Gl?umsKwKp9`cK=F*6xdq#4dn=a6LgItJlOZ^+kaqe6o)i;-p92wThg-)Z3
zBnB?T!ll(;a&YXgi=^7;(wZZ;S2^;2%S93^7h>kpnFrE4pMH^47hQUElzc4*-w$3S
zF?AufF1<J{z4W&iNj1}@Sx411ImofNL_IhM9)DgUjomqD6?}<QPhGlpG<<_})B9Z_
zF?u0ZFX=4HLI0JPNVV3beMe(w=fL6eB@)XQKVMuTy@@%vQ0FqK4!iX6X!O6beTT~=
z<}bwlrMmrdV3mBCRHI!QdNi;k2S>(Urf&H;(y_iwA2V~1xBD`we!Fz`C^tR_I<=Qc
z3}J{ROgBPvu&VhLQf+r>@ll{p4!k|DkXXYIbC`B@&%xc2E2O&b((5DJ4mt9=-W3v)
z7-AFCc)J`lK6!;y6JDBr^s!YA7Jt1$D_i6sU;iq_HO)aM`>UjS@zVXH|LWzSCgLiI
zaSXAJ$?QiqdJnxyswFRNK<fWCTfVQal32(P6Pd0&&PMjFtE4*f(hsB#H?#3t=NgHb
z46&1G<hg8AcD+WbK`)I#x_vksUox-Ji2d0RW0~6T%|_oT*GTp0r9((VHf7`MzH1}~
zGsI%1v&*Gh|LPj4cD=L;$#iZu-nP0<Vl_j|X3CnBjXeMBq`LOfGo<yyvvIfTI*I9w
zIpeO=`~KO8TzZ{U^In>V)TJ~VN6%fStNGa&Tzj4RWM!l4@9U&`_|iqB9r4*%;c|n-
zh=y3v^gc9OKF>EuweqE%NNs(x@%M-uB$hP9l%}li*?6?|2C0s|^c87t`)mZ>zd>S7
zL+oifYnzP?O>UBE>`Q}@G+Sk(sq0Oe)jS*f!*5at{cM!v-6YlDmrf%k)y>A~88=A`
zYlvk{Bfn+A@z70DZGLGv(x%s082aueiFFMzuj$IeEL^j=MXK8`y+`_SO+Frci^Rl+
z*w|!#CJRIQ-6GZWmnI~+)@0%Qid%G&ve1`qQT(nfw7zspUT?^PbR(&1y>$JxZj%_>
z5Nn$zEXl%-cDG4c0MeGE<ukMJJK;8o#SJmJY4^A+c#pnK$_bGEB%K<Xg;6_hlbGFb
zI(?gNRcGP&!`q|`fxPdx>3KmGbPVoLX?7OG_@>XPS@6XjQog{W$UCGFEsw9@4v7IS
z#?T$AAC!eXv+j_x2ckFLAw7>QygPh{#0tl_TX(3*pINZ~aEFvjAU#adcg{kb<y{g}
z9Ab-8<JRI9gxn=%7DzLbbed;jXaBo2vPl+tO};DZDCE2=?~?Kiq^n6ker2NZ<+~(C
zIm9ZbckeUtXPtYbtOIFp(xci;B(%RrVwua&=X-SdRwf1|-XrB8NS~7qozKLg(f3Hq
zbBKLTn~r2+-;R5vj09<T(%ik7xb^TJ>F>yt&&NF)wn^-SruSw2SSF<NNqNiVIJi$@
zs6#Au3Yn7$yMp_qYz1k7Qu~RS_-odE5^Eh|u2YkLGZA$7J}GxWdZF~9uUy~z`y?hi
z#Ac@>MRK0j4@j8|(iEkI>6xeuen7fOnfR9eK-T%n_4j)~%4?ABC<O**V)%*&B*r_$
zdMC4<nHY2N0V&Ht+NAXI&rFQdd`M!!Lri$u?VO46Z6A_y9;9DN!&_%!Z2UtKGah2c
zQ?KTk7&-DGDFZ?pr_@3x6GOK>q`umj5M!Qh{K}A)@Iz8Qgmh48{`(A>vwlQk(97!;
zk0_}&18F@Tk+LJCl}e_!G7z5oh{URgnDun^T!#Goe?-cake(_{KAeGe2Op7`_7K~i
z0`_E}<(o&O%n50(((er!&@y{Wv8yvs+3_)LUYda?{*Os{6w+m-^jUJ;s>ifvN(Oq2
zdrSu7Gq7&SV^UUyv|EXXW?<~u$7J|-2EIR*k5`Lh@$)e$$3pt9)U+T2UQSOaGb;m|
z+@H{n6xlEO2`S@38n6@}nSuBJJfXF{GLSg?3H|iXz>$qlNck7iiKV%28JKnJ2|e$c
z0nHCjs9Q%lzD_ME8$(*MbkRNoe|D)QOREgb4X&j^Q+YfYwWQn(>CKXMQ@Q?$wG^V8
zfwn7ZX=dFF>G{`^GBu=0OHSX?#h9w4@(=0Qq4AV<ze<O((Nj|1hIDJm??F1QdOoG`
zx6;ui?kQcoBF;w1Q&JX(v~4NzWIDp;J*7p5)3JWbQ+l{B9lFP#l5#qve@nUB(sAI^
zQ(Chj9j1+*(Ti2-sIq=W%J7gzE)~vChhyk7T01ixL$aRH^U3MBHsBd4-$OdOlszIH
zBUU}5Wkb?&i=WZ`{^{s=`57tuLt48OTau2OTF+@(o^0RpIi1N!$FO$KNx2}><0a47
zbT}kDr~cvT=vVffwg#u;#K`BQ%n)hzl6B8?6l{A=aXr$p=frcG_-8tF?ms8xiAdL%
zzB{F3S>qSf&Nf{d(Jv_7A|2@df|NBP?O$0JE9c36K|dO$!*bvYYTF<k`BPtza!8~P
zOcQ>j;n%(wGC!3D-zzWZ^_w(Ic=>{qQ6ddt3VxIZGn1Fp|4tgx+rOlh*V3@c=Orn>
zL^{Kyc{&Y$l)t1lN7Ll}q?Z(PK-`iAFG<-Z(ju1iDrs;#`I4?|OvB*&FG*uf8uovA
zNy<HuUNMC(NJCHCSJY=#8isU#MGK~+VPDuQQYMNtjp_M_H1rtwiu8x3q3_gJ)OkRf
zT=y$dUW#;&X+TLDT&}#Lg?VYne))<HWTatHo!6u+6=@?=-Pkl3wtr1_;b{o+c}>2-
zX&9F9nv}C5{bU;Mk%o68U(?d=VzDfEO$R!sA!*xdQU;4Omg%Qs8jjq1O(r&J`2P7d
zbv92!+s1E5`7F|5rUC=m?yomATu&UA&^NTOUK&1Sy&+|{NUNF7e@jKwlsEM3Ln{7V
z^@g-wr(!F=A?3PA&zagiNJWzuZ^-*rDtc(WrT8nU$T5B^>x5Dv&1V{RB2}EKw>0xm
zDxSr?r8S%i!_v2;JQ(Rh)7dSl$eQ<-?yXCeIkLC(Zbd4#AA3v6ijj6SHJdAL%%`_x
zH9ZxMdhe*i#8mXMdPmBUk-jtq4@<?2karY6FjY)}ca+^H6}S7nBW27;gPH~vq)Pwp
z9gWUPh39|o<o&T!WL$Vh%Ab)=HLZ+D#nRvJXj4ck4m5vHyZuse&-pzmn?_pJbgV}z
zOk>{D**{a!wdg%vZl8*XVed(~HPXALdp4;Uz41LgGMD2Veos%0Q$aW1lQM0jiA`_x
zQt_t22YG!w74<DX&<BlFSakkC%Da(nHhub#g1}U{eU*aLYPqdVLDe|9Uo0GHYtx6D
zDVV=Y_P?BhO=mvP>$531_~-*ECrA3*^t2`gPnv$DN0fpu_8;l)&J;9o`$)>rkw!ON
zTAKp9ypMEdxtwqCM>@JNMY?7mN%=a`@upo<Q;=}rBW)a?f}E=#X~oDC@iab?vUjBQ
zO;ZP?V3f%x8da5oDeXVW^XU}K_4!1~<&hpZWo4vbZP_P^OG?3(k)J3iCI!3ae<Ee}
zNHd(;2c_Wf@lRywlY$d>KaqiZ3eJ4`M9TA#t~kBzn1ahzpXqL!6kP54na<d!;Cjes
zQr3^O$7yvdx$XCvrZ<<{iJ$48CUU#{Gbsn?#@^2qS0@G6&VMGapUJpV`<dE)PR7Mw
zpUL=bGNfTnn$MGQ%IOO|eVB}+?qBHK?PMH``a(OeCPO;swBUR)b`1SO!%rq-<IFFV
ze>fQ{*MA{p3rP!|I`2-#jO$;h<<?}3fAfWYu1m(SdS6MoL()s9gNu?;^v73PHYXWr
zeqU+$v}8mjeWmOP$&jWx`Ho6P_t9U;{-0#DS@@Oe{hbW+?O#cGMbcfTgC)uMb?+-J
z%1g$p&tGX^Mlx<S`bP0d$&fZXb%_z{sM|L(=$(vZy}r@Qz+_C${6@+-`n&%(T8w1m
zPWnduyCoxh#W#xRm<-qdzL7GJr14JL_Q_&iev@@!$@u*18*Mg8#vQ}&G}15`(t)SM
z#>rUg{+&8DkmE*ur}|pSs4n<UH@+u9TJg00V-hg)I}LfA1grJmDdK4o>ehTG<tj-}
zo<849!m-!i>FDJotgicmW}Z#L=vF^SnM=}~r!F-~@bmpabtwt<i9hJV4%xr_2QAu^
z1nJUK(V8Ui{2%n!vLwve`h)5%NJ7=|AEc}%Y1h-d$w_ej^n<d;CP7>8Cv_N}gj<$B
zNjXl^x2J=Blf?Y^Nn^^BkeU9I!V8noz3)#_#*;Mg>269A9xwe#%j1%;XZKGkh)BYO
zvvQn}BuFQpKKdr1^N*jj%OeT(4Svzz-IH+5{ue15N?Q7))h-GB!hg|0ha?2#{-S@a
zlF)L{FY-1`g7o&OZVS1N)xYRalO+7J?-vbgn1s;Fzet%<(&Q)2pNXi|{7v*J5u1&E
zQ~x)K_`A(-Qr?tw`|16IL^O&0O&e|{%KJCJDfdbu77Y7M%A%6CKixW>h&CI4(~O!#
zyg&4tdQl>F-uO+*sgnLb@uo!ieWAfsYZ5WEu?DwUmWYg&8vI~>qA~(_=FCLcwbS6>
z$%&}<mj-K&O~hj_4OYIDI0BqIC{gB>G`LmYMEskn!Kce){}K&W_LW!z+#xFwmcupp
zUUDLSPt@Q^v5B}fM}w7%B_0942};C_O&UDkClM8UH8{vU5n)F(SeaR37VwIWiD-CB
zgTvb-;^7kw{%w~Cey738(-PN!BTW)f*+7$jH%mmXW}3XJQKGz$tjWsS68nI^Yb4@k
zM@?SxEdkryG&%4?0>=AmvU0e@N8p)H5+HBju-iQ`x$-pm;q?T(s?cO*bcvzBZB8d(
z?r2RucO(Jj(=@qae**j$YO?aX#9827TN7kGo+ihyPr&hgn*3u$0v4RmWMzAa#lWs}
z65w}FlW$E;kgumE4;Y_-H=i_FxnJTn@XjF#n69VAQT-E;Yox{RD-zJdN{f{VCZ+>B
z=Oo~67cD-Lnt)9`wKz3C0YiheSb1UMKJc`V1lXi&aXY^Rd?=LdJQ7gTM~hRsCny_&
zKX*z%`gkoK-!=h%%+g|8hXiOY)net0i66mXtrFz-gBCwFOhA5(7WZqMfNp2BSQ%tu
zOz<Mj1nHq_ai{O`Snyho{~;a)-?UiyWa3cpvnTPWqhE*n-HXR*lRB(>BObGC>#(xR
z#HwJ&)A4BAy$<g@5|1z5b=YTrJPw4`Vda{MXThmk;}MZnhhMIXhgoSI?z<u$kNVeP
zWuA$7!4qf4qjFLmHkld^*SU3g>9}}kuc*VyLlYN+w-1iTq`h_6tzSH%kJRDA<#L?!
zby!(xVrTHhtaz+^QitPG;!*gn4&RN9#~(lIuyWMI*WhPC@z`yk%|$-((k;;Dw}^*_
zgElK;O$-kH{6{>FxN37>mw1fw)8=os@v=Tio0Y#NP6vNCmdBkV|2BxngmSrGHy)t_
zWqYyN#PZ<Jzv6IiiZ)k%iNmD%+WhWq970!VvvS+S`{3sf<8Yd^Is0}T#vRk<`&Z%+
zcu|{`=_V!!Up^j(!%ww2v?dP2K4|l?|HOLxt<B1N6E}o+ZH&Wi!@AsIbsQ=!>hj7Z
zap>Swmz4!4wg^w19*32v%MB;SAuXUT4;&Q-v&g!voH+4EIBP&0Cg#=UYn5>bsI1FD
z#c`-JxGpP0PK*+6mllVLX?1yFd>mXB*5#&=ad^18E-PP7920)y8;9_HbvfB14mv05
z^69_gu<ue`R`#4&C%meS?DxDbx3G`H{f~8dXzMu4(5T1Cr4tW@W1Gc6qeVTg(Tl^j
z*7dk;y*T7L*W;PLW0jf0nqOma#=Rcry^F=rz<PZCc`Q0d)nnz^iL1hkZpUI)em$;#
zH5P$Y^|<g{EPf2G$I7}Bdxg8!#3E^WJ)ZktEE+GW#~M3g!E5TVa`41w;UlYJVZOf}
zJ1&XEsT1{h%-mS?zg&-%ktc==2TzE_)#vqi-N;xB|5T3~4UI)d&HAkTJaJz5L`5vd
zwW!aIMPlq(*5?t~v3TrUpOvjA77V+`#lqF2KF<x0MQvbx{t^_6DN*%VxqITp@OsF{
z^XqeiZnAw<eNO!&7Tt%`XJzt<DZ>V~a{TG_InO*6e=e%e2aIBIdrf^-UZ1!#T&xp|
zw)^Yzp*pd+bfP|+{EWeX%kput{KTf=gRf(7?0J1|@iaz!KRM3*7#M0cVCDRYU&D<r
z#UQCg15P;|gF2QCc+-&>tZ;6?$^aDOhI{Xh!E5&hyl6`dCI>d)H)~_$^WT7#4=4@}
zk6RFfe)$df`pg)ZRyAPz$uXe84OrQMV&yOoi-E@U2CO?U28$Lp;Hc^tc&ur_$`uq(
zho9xfV934(+%Y`{txq)I0SPhSOAT0=gJSNmUauJZeAa-&{bDfZV*{S$5reK84Ow}F
z;_|R<rx=tsZ^(IVVxZr;A#bpY!CI$=tgJ$@d-%_mF?fiE+}9umg8~}zUfmd&L^fpQ
z7>e)1_!W&_c@25+=V&~wXvq8DM9aKpLsrJ2+31Gs{vaCLr#9q4H=_}<pdtTvDH=~!
zHDu)<iW9_Lk4D3Y8*=6TXmL0j@}}L<@V?lPm5nHt5Id}kM)}i*oW4974L>yGc?+WD
z{i=qn+(hw)SbuUfjy2O^zcJBBGS}h3!=mxdL5G#8C?*lVu8M|<n-1HRL}Q(w4kzSB
ziz%tY%3Bn-h!4j{BP&OTzehylOPLP03yH?)zjatyjA9${H1}w%ovg!0x<$ivo(_Ng
zBO0ex=&*7c#XsVBTX7us>hM_eX#9OdhxZsoL+`u}E5lKYByOn_4aX;PeRZO-<E;)?
z{)mG24;@y%qc}=@=2aAuo9goSCsBCON|){LMWL^qE-U*{tR?>YLKG%;*X0!_qhRWz
z%V!ToVMVAeD;H8cCbrrcg}s@&9Iz=0J|((bwmJ%D`{}YWBgJfDo*RYx6Lk5}v?#HD
zby;UZ6h17~W#vhV>%<X5qEKhIF8Apdg)ud{Jf}Pg24{5T4gDx(Kk?nnC|EqyWvyiK
zCSU2YbxahTzv{AbD8+~3jDRR~Zmh?{JfpDNSdW+Vh=QB79xJ0#3@N_bR<5h79{;kB
z!m*xu+{!WvLBV>g{7P}AIHFk;!qW7(L@x>#3iNnP-6%v>>#?#e#iC;V9Es?$dVK9o
zB(6-?<9AOZ5wl2-m3t{(6<ghu`?u@yUzg<meR>>rIucPQ^jMjgVp{Rv`y$c%t{zX>
z6^XOY^mygwNQ8Wp6&PzGm3zf!mqx-*rx8Dx7l}iLjrh~_NO)K@lArftXgW4xlTnfA
z+Nlw{42{GVw?^#RKN4;I8?kaW#n0lz!bn&rHR6J-NX*M=#Ql>a(W1N&D}z&vEuIk;
zi3TGZ@zQ`u44K@BH+e?l>)b}Hd`@w=_-JQwIyW`qi)|y3ytfhGwwK3!xDhM6Q>-q2
z*D?|ZZZzWW267#b8?m-tB-X!a#LD#)&x@P=iolGzjoIXL1oZS9v*nuz3^r-Z%KQ}b
zi(T$VAiG^-?r<Xl*Sj_5KQBfg$g43c4^&(*c0C+{4zZ2dog=U~y)k?4jDTTLV^&tE
z*kSCmIszYuHfG-?5y%`Tw{s(KX@=a2BPzZa`;3pk*0qh<dqf1RcgTK&BQSY?V^+qf
z7-WpH2ozmz%-!=NaN}-c?wSz+zvqov`J>{Lal5DpSZOq2r(O{luhWEW{37tpun8-h
zR4g+#`YQrw9h-2IjuGhIsR=i5iNG?qCam02@y_^@Sp@oqH{q8pB5*&k2|s8Ofxw(5
ztV~le(fG7x1Wf;K!Uw;FW7vo$yyJa1UQBAj$~zS|jpscIm*>$<c;fAFSZ-><L$8Em
z#GWRsEL5@8IP;inceV*f9tg+I>rL2uPdLmTHDTqXioeD->%#HqYZEqD9u9wPeb!hI
zj&+UoSsAKgwDFCJ;V8G(=Od%SajA_yZy6enE?xC`zWA!*xbdipaC{5W=ZeB`#7FCM
zQdT(jrs}h@SH*hc_A%iYP^HhtVd1zrSdJeMj_zahS-Gs@!SU(t;rO~hpSN`iNAzla
zp4}!K+qUYnGF!!r<4lWilpND%f8%hRx}eW(nuf#iwmvJ*Ra`lKuN97a@AUc7_ug>*
zsn0t;^v2BkO<7s5V$X5k$Gs73+LUAO^u`LirrhmnZ)kRC%F2NipN>Bt>y0hmP5IJ+
z-p~te%A5D}Mn+syRz~dJjHX<$t~U&eo3j7%-pKFUlx-ID#({sDvhriax#Q~-d!u+}
zQ{FnNHx4as%HxOjhRM37tZZ4a@E8@nQL|spS18+`Y|5`Q#hSg`l$ARxULMbjmg7Hf
z%H^Tr(SDTk`1i){-%VMWv|{S<yT5uP$<TlgckGRg<_0|5MXuk`fR$G(?jFOuH<q{>
za8o0ByuJqV|ED)RdmFH_Y{ll|VVb>hKg)n4zJ;NEsR7%(55u7T2CST0@%woH!!Wd(
zXuuP0g&}9Q0ViG-?{=vHD+5=IKmK$i3?aJ=_`tp}%syzq<9CJO@hJmVKCU=`Y`rE7
z1MVB}%Oznr^1^_3%nd`+&jzgQT(JV#Z+sY*>B?7fL>OK*Z^l;!g`rF9W~^LY@dP=u
zRQBuCjGgkr&_urCZ_>gL<=>2zxhv)%_l*d{!^CFn8Z0hvPBYf<2}4O)Ggcn2xP&~s
zOBlWnZ^pju!{9!t88>tc!@qNyv9fx_F67ZBVQ93m83!~AL+Ea~UoQ+(YMQZfe8o59
z;Xgys@>(<Y`V@-z2hCXPbtvY(Y{ts?6$6p`-wlO@mLYe!7K&s&Lw<KI6boAzvhsh$
zN#yK<a=)`7TkZ`-QfEWHzBN?VZyU0*fyGkfz~!MZi7@0k3qlc-WXQW`gkoBbAuBgn
zyhXMj6^bT*8}h9op$Hsd$dmhpV#FjvR;I9+jQk@%6u*`k@`j91blYgi>4~AJ*lozl
z8y2^bkA{Sz_Ov1Q^$msPHA8lG4@KMqLsk~C*p585LnuyuHstP3q0rW9&d;qv(Os`O
zE2mieNA@!e6`Q&_f6|l3<J6p&)D4wBKyy}xu^5s3<5MpT^>5BAU-!a}@a7y|+Y2ue
zo3rwb#gXKd*LoqctU32S-wPuLH0STfdtvYJ=B(^vu_ifauWUD`Ie*yN3lYnj^PF|P
zFnmLERxYx5lw3Q%7oHw$&f{kELd(<5x#PrM2)Npum6<GNB@Y<VOKj)nY|*b5u6=6G
z2g`b)fo2O<p0c=>+#o}2<>oDTRYEUJv1q}8k-f0ru>~t@S?o(5>(dLZ+*+_RdcoJP
z1)u2BOTHyruyUBi$K(c%y`&G_f|ptL!l#lJ>}ev`+rI@Xqgf119-!L`l@nU9k+y6<
zs|9cQ5rU&jTCnn)#o6TAmmz4mvjq=%90HF6Ex6U45agbe?ZkE#i<5)ShG6I27X0vN
z2yQ=X!TtA#$eczCR_?QSo$~uU1fdO$*lkS+s+t+`g(V@FV`jw4gcj42e@qR*gAPVK
zaa;)M_b_7X;j*8P5i2iR+)wta7B4!^h_4riU`mD&=jViATaoOS5~6HS9vd5iFGG#k
zw08)M#~JaOfDm+>VZ_Rr7C)4ab`L?{HAWoODFidO8Sz7x5bR(hRtB{gqx{n>MBaxo
z;!!Qcs=jT+hD}1yzSfA9Pc059J8Fa=?}rg@`4Wr~^^Cd4+h8owH)ds5lZi10-w(!h
z8)Lq7Js2O`8gt@>VCZ)<X60IoXUcgs!SD(;<~MtTkr-{vmD_?*oodX=ycYA62QClB
z%1UF_S`dtVgN%9jj9^?HWh~Ecf|ZNPV@3v}-h5+jG$a^iD~)-4-(YmyY|P5a7CV(E
z<^?0^urceW2c!I~F;9pO#>nf&tQ>9eRe5YsFgCq1W*zTf)O<1Kk*;!lt(L5eZ82DR
zNZVlPIJV@UcH(baw&cDR!LW30$;#grr<IHJ<@(W*Ya0Y3(!V9AX$FhY-jbEgEtV^X
zzYD^!?3R4uSrDd{wq(x-L0HniB`ddEyjO02F-UrpEqVFLAe@@jl1&c<;rf!6tW0k)
zVY%-1Abi*%=UpEJjRP(D<?<ltoova<`xZBrFU$yn_1%{2JuwJvpS9%eBZJWOLrYc`
zxY)8hvu_ZB8klf{vLHknm~fxGAS9WZuyVr1pXI3dAQZPZ;hOLuRR3kde*^_#pqB|N
zLtKnn)^!cS*cjQba}cJanec-)L6}uw!pavH$Ch`Q%i|er!q!GXSUK8+$2AGUx~V3t
z>~XPfIawnJ+g6(JkuQPRx!Hu<y$!^ky(X+&a`ABa=e<DeJ8Qz}*8_3jx(OdUABckw
zWxErB%FN{{2Lo~FiwS?(6NtlFtvG(G-0HPr<(Z4C%T~)|yVk9E*gV<KsTDt-CdcX2
zij{RP_Aaj+F6Z%U#SI6^d3(3woNBp_gjTE^bn$uFJ|_^HN?P&1DS=qmuN6Ot3B;;l
ztymf9V)*iW|3J*2*^0k;1Y*|WRvh(LAf~Ks#mY|?=a(Bf2V(fXR-A1eh(X6&@%~nU
zsJ_^Wm8~uoFjwdWBD=N~pVSUS^1D`S^D_WZKU%SJ*ToCw3oirEQ{R-G9tWVSi75}h
z9e}nrrmReMF@@##Z~%<En)09{0nqCy+j9Ukf=pR??cxq|zl{NSl5EPSRtDgDt|?nA
z3c$&7Q&yI{*u;EbQUErNFy&^W1F(3KDW?w&z?3<rteki8i&?8Y02LcdIV?W_>AOsM
zL3#kf51O(v;KexRzaj$A;fg7b2nvA3JvqNu02)1)^SA~m2buFb2cY(sDQ|Bhj(h_%
z*02k}egiXBcDz{0Jf%edX4#qX&Bg&3*4~V5>j$9tFEduIym-pI^|L>`Ld^L4Yk#zj
zG2@=K{xC{2V`a{Zxy+}o`r~P(85^AQ$GJgf9DU3myGEI@^6157<~zH@r=MrWR-64%
zyuyq#R{KkL#*CF!FLpE6&i04pAv1QI;*WY~%s6k1Kb~JTW98V3@66Bo`(w)sxxd06
zGd`JdPJuuAYnZb#?h|#)`C)=T+zrjyGSVMb=H{Ff><?`RbDr((ubgPU?COsr-Oah_
zpZ-|kZO%b$<$8LV^Kd(VWl8fsbAR}zoAb98{;(@F=Z;PMQMcNh^XvO7Z<?3<_QU?s
z=6wCL9~MlN<Gk_1fcfU^SL>%tY94sk4}Wep=Pg(LV6fMmpPu!T=k?}ncFa$?)f~3p
zPu5MC^S`_NFz|sn@7yH&y)@@%tNfI0&1Q@Jpr>iUA+!DPNXLQ)P4>foh8DbWv>&FM
zTkzeXekgLVVEz7n@czSsQSJxR9u{1b@28Axo|`V`>1Dyk<K_BdE%<Y|A1c!=*e1wN
zIocfN<p+yu3m(uzwjXT4D?9n&$Y=|`;NqvOZT@K^$DeP(_GW(YSZTqb&HZ4w*@F8v
z@>3o+FRtr{ormQ3KYcOkj0L~_=!>{(7Hs^=SDD?6$G-Uf!h$nz`{KkW3m$XX7qc~5
z^TyM@%Jt@phkeo2u(iCN;EQ_Zt=V*kFD}}*W^C|P_BW@k@I`U=);w&1FS>iT=H)Yd
z(V$mrJ~BbJi)qcZBYd$Stu;3o?2EjD*6h&77oDqGvtNm?GQ>G6#}~&(wU(a`zL+wl
zH7|+rMZ&z+yf4&OIpciG&lj&Yw&ri{zSzFIHMi*Ii-9$*xkCqEWs!4`qc8NXw&rY0
zU!1?!nuoOX#jNM8d3IA@<(2c6hQ6@*-I`Bo`r>H=OMdv(2kQ(h`NvxyWtwxdXFlj`
zXUR_YeekuNCA(ku!QO6`9ChADx#ygJ+y@@PmOS`?59&l)^3>fvs7bMu=M_H6M&~`N
zec)4J$)^|lpx!`BzB}6oheufQyU9MvPiO5hKJcDn$<6=qf%Y;>w(akO1M4lhbGeT)
z*4aDX2W|%}IU?N$-%nU_TD%W-Ub5tpa36@n&I1E|(Eh0<kMZ=ui+7ehv%3#g{IKMu
z9etG5&KsS5V5)D$d#rtMrKJ@gZsmiC)>eGBnUC_^`MRzTw7OXFgE~Ig<8H+-zI&rQ
zz=}V-_g3aR|9I{#e-~SEorm6-m2Jg3H@y*BYQ;@2dMg*6jZS)F?=UMit?@?bcq@4x
z?hU({R&2M`TiNmKwANdC)K=VPskf}JwBinPz43{xxZ_lB<;!#DvEE2HZ^d1Pd86@7
zEABeL8~YwvakmO@WzciC0&iG<mD>z&T+p)St_j{4rf1DvBD|GT&z*z3r88p99lg9U
z+0mLi^zep9M{91|$y-_W@;aM0=J{B&osBmFL#^4$)Ei%7t=Y`bTY2|vr00#WLThfS
z?Tw#R)~x%(3o8d(v-SrsM2xoPpU=JUYl=00eBgyu^Q`&h4KI10)|ww)@WPLc)_miH
z7nbj~=5q(V(5uFpkL>Zn=Tp|acZ(MmT(Ra&YrNol&zhGl@xrTT);w#D7p8r%=5bTJ
z(EXP+4<6%%d-ZL&>>n?TXllb5{k`DQ%7&xLy>QOPhJEwBP}$aoyQF);q^k|v$9v&F
z4;wZL_d-gb4c80wLY+t({@7ElBguvz{N)9|92-9OhZmle+AukJVN8D;USlQ4{nv(P
zn0VpjcpLu5zzc;lZRGW9FX%0{;W#ZXtX*TnUf(<su+4_szVpOWlJh+C#E7Fdta0BH
zw&!j5=`~MzJxPv#&J)RxY<Sl(PyBdg!wdI&V&)ec9<j?4owRJZaFZv_=-P7lDo^A!
zx8<&jJfUr2%Vx7YvB1HWH79wZ>mRoKXrw33cemxEgFTV&ZOd!=c%n`(TOL>9i8(R0
zT%6;Hj%l_Wmg0#M`L_H=j3?46ZP_5y6JG|}@_S!Tj2~&s=iv#P$+o<yizjx?vE_;F
zJQ1?YmW%8?@nF3z2U&QcdZ#Tr8hJwZfGyW+;)(euZ25jYPjt9s%k--!YHr)|>`y%r
zRcp%?uX>{Ptu6O@+!KAj%YL_eLZ_}BYhCV%IgRc3#;KlgHn!ufhk9a<r5%s`uO|YW
z?KopwPh9I{$KBWUM2?#sH(k~fpM34Oc5Y7$3$x?@ruIbBcsrglwkPIi*m2G<IZlxs
z_ZZL<JF4wizoI8RhuHCh{GK>H+K#uU_eAVeJ02C^6A$LuaeR1B6s@phm%yIVx3J@%
zJ$quvZaaD3N3O5Nj_3c;6O&KbagkF`m|U@ASF4^_eAkY3O?txVnH^tm+7lb!+wqEq
zJ<;W-9an1h#DDedx#w38c<S48<F_6-+R~n{*Lon>+Mbu)^}u--doH=^fv7+2x%*iU
zT!%f^J?eo(e|tW|9=O}vo@egxKw5%5r)==RqfC2tSmA-JVtalw-vhOM?0Ls@59AEB
z=Yiur@N|qldk^<O?lgPW87TjrZ_j5d<^GlSJgv|JPd3?eY^Db?_t>*pq6Z$<*z>&z
z52T*9=cPd&xP8T*v%EYIe^1WS!vj~J+4HlG9*Fp0&ug4LaQ3G?7g&2Bu)YJkwDQ1V
zeFuJF-~o3N2VSG&A?}I;=V^IJx6Xkbzqw=GpAP)wtvl@89eC+ecg**9;M9BWXc6wf
z=GWXYKEZ*npLIvwEC-%;)Extg9XNEKJKptiVBMYW^0*xM&<1zh9^=4+R=6X4nge%T
z;Etp79r*2Zcl224z^lf)W8)?{?r?Wl?{VOk1KlyB#z7vpI~tyL;NgXG+$#>;BhwwP
z?mF<h1a~AqbKn&b?l}A2ffIt<;qlXf^}XD&sh%U(ba#iPz9Uz6bjPHYj_l;@4h?HZ
zzG>x-A{R#<Z{m(yogEnl?g)S*ziH@>oqmq;ezH4kdpmO2S71`SBWt_`eq}iFhFT!E
z$dQxo0+*^CS??;~KE#oCpMiA59Od<Jp!rlsHe_JnJV)NQ9jIOI$OY>m^V*JVv>e#A
z%aISvgY?NAxo{dV>ZE*p9Ps9nY(ET$zT?PwlGmnMM>ePcY~IQ7^JTm5j+~Ybyw-N&
zhVha~XzaurdjmU-oH!}~Ftv2zA0EJ9CnsLq4S3MeiG4c&KCVvu+yPkW<HQqM13IBj
z+|d{)h;`!2O@LErPTZ$H(6+#dTm5#!_(~_<`^in_W1KkYl^cRbI`OYZZdg0Xi5J{*
zgYFzB#w9o8E_LGDC*5#lofH3E;|ALuvj1K;4Bh9%ySBLD_Aw`pUgL)D7o7ORVmC~`
z>BN&}yW!m<CvG!Yj{Dk)kBxG}iZ4!_F~kj8TF(5tj~n83oq1M?8@3rbbH^MvG&XnU
zQ^{_~vUldJXg5%MXZ{u9h8BN0^K>6K6nZ*yTQ@h<1Ud7e&TeQG<;)3f+)$eA%<pX6
za5%@AN1DpV%bex+nHx&_JM(5;Hyj$~%szG8<n>W!zW&V>1v8wv=$$Kgp|iZN<_d$=
z&OGIwD>Ak?vk=hOzSo&|oOMNm!_Mq?)D^L3ocS8NV)a#L&fVdPZ}*(}>v~rNJeTt=
zcg3s^&TKT_6}3N|dHFO~bgA#coyNK1Uws$eKg<;uTDow^09UlOcHtZ4t|)YI;p}`@
z?CR{o@6%jS4=y|~&J|&PF5IxUE9Ql{@DzVnJc)CW*X>>LM}`Zp=<13Ag)ZE_y(<n?
zx$sVVS2P*y!tNHXh#uv_M_agJ;ba%?)mW}$jtgI|>ne_~3n%>SfvWW`eE&la{I^5S
z`=STx?04Z84|>4=xC@uu=z$3rT=>KJ9{-P_^N#bXKAWfoOM=)78WCeu)Cf!2g@wf#
zd+&l>*Iu`GL=<Tvy@P-h1qB2_M5GUhsIj0%V<Upb-eZeha{hQfzJX=;x9#5VeV&<f
z{Mx^dPSbPU-SVTO^Xt0qzT#_M*YfV3@zc@S=F#r(gWKk=Io;i+dE0D1qq}e3yKM$c
z?CytKwN0~;-Tmd^{O>{C-L5@<e@Ay$c5Rz}_1(Sb__o=$yu1H<M%&zZU3VAsY@6RM
z<L|F*n_d@m_ktVS=6|Pm_ZL-dQ*(TGA9Y*XeATtPZ|vVTw{+<4S;N}qgCn~8z42{R
zdT@8Qn%*{V?bn^>k+wO1x9%SQXxlu$V|Ty2qHRw6qlD{z+pPMb#3#PkHici7_>R}x
z=HU-YylhKb_FE<X?<Z|D>D3Y+`EA?m`h1D6{*~ALWQp%>)-FFUFY(JQ+Ht=w@lN}-
z%X@Q5e9Xb^(sM?MYmaP~XD60;ZpU^h8Cl}ZCGE0cP>J_Csa;y%QQ}k1ZkJK@CGLGu
zJ3ikMIOgqAb6ttwySZKdb6JV^u5Fj|E-3NIx3|l>(@Wemuw4p{=lzXnmuX!~{Px6l
zY2Km4&1betuOmuaGOt}eY+d48A8VKM_bc(_Rqe87*Ao9@L%STgV~Ky<*e>IK@8-ka
zY?rOyck>1Bwad+4baUU&+U3>vyLrKP?b3ZyH^22;yUhM)H}9}xL0UZ5&Fyz9U_ac=
zm$fX&JIlIx&|eF3;-YR|bW}m+J=D!_cPhy4)4O^5V+ztRp_`9BxgeW{cXQ8k3Uchg
zZtin&L1x|F&9kpA$j)`${K72-DZ90szpE|COV@Ps{(TD4;nHsQpn{A&ubZzQS&$!2
z?dBnq3UcAG-MnySL7wQ+&9BZY$bJRg{NrN<X*|4}4_IB0*IRY-F;5qyXrFGr>ZO8=
z+ohZPy;+cNx9{dz?-k^nU%Pt4X9b!6ZC8KvT|xfzSy%7)dqJ*$ud5H=v3=IP+0`fS
z);_IX?&|AXwol_TT|MBh?eotyU48#i?Q`_fu3p=zeFiS*>doETXUnXv{`I8x=`yve
zTb|QCBgb}i;l=Iq@sO@Q_v-dhzplRZmi8IntE&gqw$B$;UE!*=&+#{P^~!<mGqJR*
zUmL-nU)a@OO>Cdz&gS*Z<n2%D>elnx=hN<8-Q}_N<WIW#>{Yz~zjuX`(?0JV($%+b
zY@bdCboH1wcs+Y`^_+Lx=k=Ytdd;Wp(`K8le)U^k|BuD~_}BJ%=Br}=+N?wN{ixWx
z?b;#Nzf<f(_Un+xUMqId!5y;g3&lS5$PPJYeX%d?*dbF_6#Lea4*BHKV)r?*Lki~>
zlPm0yzB7tF?ZOUueqyl~l=A*Y7JKzg9k>q{`-SQbdALupH{I4D-`5rU)BYWDOj)u2
zH>^VjU0dvC6FOw$rN!Q3I{)tcV&<D2a>Z%IKJw8HnRP6$V?~F2)}`3TuJ4fc1;sw&
zg$`*ryqLa!hpcQ>?9$C0vUTrb-}G^ZoUlu=tN+^}cW+<p+kWnl=YHwpe%p0Si*LJl
zNb`<4_tP#Oy?4iqdAExvwd$Bx-{|6Lhj+~0FLm+kf{y9=bQjMn?wIkbyLjPo9rLdx
zUA*LU{(gQJFT0>)E_k4eS6$wb`%o9Jy}n~!8r{X~D|r9+bn%A9jyb(=7eCXtWA1M3
zf|syk)>m}#b7MN@kL$bm`6(UK?TRjbVOGb~_u#(^I%eS+{Q1(3`Sf_+E*<l?Zv4Av
zJLd8Zyq{M(X510H-?uyF#nybB_dBN9etg_7I;Q)sypA6_rgjHj*B>1-_qWbovQwvQ
z`L44U?%pZ;eBRmf_V1L_|I^vC59yRU-|Fn?fA5sXUheEkg`M*8Go3y9m`*t$ojv5_
zPC097XZJgYw_DKJw_V&Ri)VFq_0^s7{*=zX>6T8}du(Ty)^^HCLpr<X?VVD8S7-JH
zoie+rvyUCoDgUbM?4pUC((K00K5|B<biA^&Tg~m1t9o|!?u$ER#F?GF{mM>Rc|vFZ
zZ+)kH(yg;Ud4c!av9sU)SEn3%WM@CWxl_sx?(9_`cgn>5I(xx?J7wLjoqgZWo$~n(
zojq*3!tC>Vk$X2UjJ_}OEqfQ{#?Om<ajU|N`cIKhKD;o?-YRloL1DJMT;#tN7iPz2
zi`?S4!n941e?F}+7c4FEhvyfj*McIyd|6?p%_<@fUzqh%iafi#FdvU8^2mn5G#^sr
zUUwFz;I1NHGq^D4Hx>De(S@n6EOMvGg_(Fmk^k~QVU}M}<n87c=ItIu{&Y!Uem$ee
zFRd=jfhQFC@uv&Zy<3r|yi~~dv&enlEKKhsihTWhg_+#C$fteA>)p4=ZNDqb>n)1B
z`)`H$u33@!zwrN?KMQ|n-X^@Q`8QmT3eEcn@5{W;@V?E*2p`LQ%<!?zYY4B!yr%Hl
z%xes<)x75L+Rf(>J{R*jh0o1=j^T4PpL6)!&DS7&E!fKyg|ChI8ilWw`I?2Vo%tGu
zuci5#hOe#p8i%j7`I?8Xz4;!5?}hoEgzt^{9)<6f`JRREo%tSy@1^;khVQNU9*6I>
z`JRXGz4;jkKMUq(BK&NapONshVt!`A&yM*S3O`HcXDa+`nV+%nvu1wg!q1-h84N#*
z=4UeeY?`0Z@Uv=uX2Z`ey}-`lXW9Hrho5cpGai1{&Ch)J**Cuf;djCOPK4hL^E(oL
zSIqBB_}wwTL*aMH{7!}6E%Q4Te%H+JT=?BHzk}g-(fm$^-%ay7%DJJV`JD~FyXJQ|
z{4Sf{>F~R4e#gV_I^WMO;dkF$1H!eyTob~z!CWK4wZdF8!nMO(L&CMhTvNieh3gOh
z?w*e3niH-)<{A{PMdq5s^{1n`MulsYxn_lHm$`<8Yni#Gg=?F+#)WI0x#opypScEx
zYoWO&hHIm_Muuypxn_oIr@4lPYpJ=WhHI<2#)fOHx#oszuek<?Yq7Z|hikLBMu%&)
zxn_rJx4DLgYq`0mhikjJ#)oS?&$-3n+HdXw;a*_w3E|#g?h)Z$VeT2>-eK+`;a+0y
zDdFB??lIwBW9~WO-ec}T;a+6!N#WjP?or`hMSiC^+`G&@EZob?JuTeZ%snpL>&!hb
z-22QuFx(5xJu%!H%{?;QE6qJK+&j%ZG~7$gJvH20%{?~UYt213+<VPEINXcPJvrQ)
z%{@BYtIa(-+`G*^JlxC8J)QhXdpvAi!@b_z^TWO0oB_gFfOBita5gY!gm6|cXNGWg
zFlUHxmM~|EaJDdKjBwU4XO3|8FlUf(7BOd%a5gb#lyFutXO?hwF=v=?mN93VaJJ!k
z#OwLJz?^x)*~grL!db|iiNe{)oRPv=$()(O*~y%t$Rib)GgUZSnKM>6Ynd}wID45h
zSU8KBGg&yBnKN2AtC=%fIJ=oMTsX^_GhH~_nKNEE>zOlOIQyA1U^ok!GhsLznloZJ
zE1EN7I6Im%WH?KjGi5kinlolNYnn4>ID48iXgG_SGif-RnloxRtC}-wIJ=rNY&grB
zGi^BAnlo-V>*B5E^VrzVoPonx*qn*O+1Q+s!&%v!nZw!HoT0;6+MKDw+1i}3nLD&I
zXYO$JHfQi~7B^?|a5gt*^l(-;XZCP*H)r^8mN#emaJDyR{BYJcXZ~>ZH_rg!S-?CK
zgl7Zuj1Zm`%rirHb}-Kn;aS2wQ-o&=^NbOmHOw<dc=j;QAmLfWJd=cH6Z4D`o>j~<
zOL%tS+)xspWy~{8c(#FG(>*-vm}j2w>|>sR!n2ThCJN6+<{2qGE174e@a$xsp~AD2
zd8Xpr+SWW{g=a1DUERa8mw5&Y&tm48EIga>`F0P_YUY_OJiD1^xbQ4zp6SA~oq5I!
z&wA#WFFgC1XTb0*Xr2kfv!QuL49|+@nK3*&nrFzg{OD-&Oc|an%`;|r)-=zY;n~wX
zgNA2O^Gq6^P0cfEcvdyftl`<!Ji~@(S@TRAo^8!DZg|!;&%EK;*E|D<XJPY99G;EM
zGje!VHqXrA+1Wfphi7T?OdX!B%`<j*);7=F;n~|fgNJ8v^GqI|&CN4<cvd&h?BUtn
zJi~`)dGkykp6$&uet6b5&-~%p-^>8QEWpeJ!fe3I2*Rwu%nZWpz|0WBEWyka!fe6J
z7{aW<%pAh(!OS4SEW*qr!fe9KD8j75%q+s}!ptzjECUX`!feCLIKr&M%sj&E!^}X!
zEX2%2!feFMNW!ed%uK@U#LQ5_EXB-J!feINSi-Eu%v{3k#mr#BEXK@a!fb|fu)?gy
z%xuE!hWn7hEXT}r!feOPc*3m5%zVP^$IO7jEXd4+!feRQh{CLhftkYW$jp$!EXmB2
z!feURn8K{d%$&mP$;_a_EXvHJ!feXSsKTtu%&fxf%FM9BEX&Na!feaTxWcT<%)G+v
z%gn&SEX>Tr!fedU$il45%*?{<%*@cjEX^x!b(pQ08C#gO!G(30y_p$Yn8lfyT$s(d
ze7wV~&dlt>?9R;a!Yt3s^ulb<%=p5rk2ICT?9a>q!z|D%UUHZXvR5N2-gqQAafjKV
znIVQ*qM0d%*`k>-hFPPTIfmJznL&nGq?t*E*`%3KhFK*%&tt>v(#$Z!EYr+1!)(*c
zIK!;d%sj*F)677_EY!?I!)(;dNW-ku%uK`V)XY%BEY-|Z!)(>eSi`K9`|z=0_R8Gh
z*f5JVGubekH8a{Ut2Hy*FuOG~+%U^EGu<%TH8b8Y>oqgqF#9z#;4lj|GvP2BHZx-K
z2}hWjahM&O8FH8<o0)Q$Et?s0m^GW3bC^Aw8FZLMv)?%`%%;tZI?Srg%sR}j%?vxt
zvdv68%(l&pJIuPx%sb4!%?v!u!p%%P%*M@(Jj}|?%skA_`Mi${vvf0453_YMV-K@-
zGjr$jYJ*4lxG;-1Gx;!^H#7P$t2Z<IFuON1{4mQmGku<O+n5=DnDv{Pf0+H79YELx
zn4Lh_4VWE4*cF(aLD(Ib9YWY8n4Ln{Etnlc*fp4)L)bl-9Yokgn4Lt}O_&`;*j1RF
z1=sz<%?=~%GR#gR>^97fBkVfN&VzjQ;bsRCb|Gdb5_ThIM-p}=a3qcoyA!iR3A+@t
zQwh5jvttRn7I^T-huw?W!Gv9m*~x_6jM>qIU5(k<gx!tV;n2%E-0XD1ZpZ9+!mh{c
ze8TRB-0SgS7i4xqVK+q2_V}<XGCQNNJ2E?@uuC#KrLbEvJEpK}GCQZRdonwyu!}M~
zsj!<eJF2j&GCQlVyD~ehu*)JxdP3N3nH^Wyb(x)4*nOEDSlES`omkk7nH^c!m6@Gc
z*qxajTG*wTom$wfnH^i$wV9n;*u9w@T-e2#om|+>albwx?CQ+UF6{2i4lnHT%uX-t
z_RNki?E1{kFYNxz4lwKj%}y}v2F;Ez><Z1!FzgP^4l(Q!%}z1w7R`<^>>AC^G3*}A
z4l?W_%}z4xCe4mA>?+O9GVCtR4m0dB%}z7yHqDMR>^jZPGweRi4m9jS%}zAzM$L|t
z{m!9gXBu{=W``PfsqQ=U#IRd6JJzskH9Oa^do?@Qu!}W2*|3{6JKC_TH9Om|yEQx9
zu*)?&-LTs=JKnJCH9Oz1`!ze@unRUj;jkMvJL0e_Hap|6J2pGyuuC>O<*-}kes)sW
zHJhDt*gcyabl63kopjhun;mu7Rhyl4*j<|)cGzW`op#u5n;m!9b(@`c*nOKFc-V!T
zop{)dn;m)Bm7AS;*qxgldf26#oqE`<n;m=DwVR!L*u9$_eAvaCoqX8Mn;m`F)tjAt
z*xj2Qe%R%koqpKun;n1H^_!i4*!`OfK*$1^OhCv6n2bQk3Yg45$PSncLC6xAOhL#N
zn2bTl8ko#M$R3ysLdYVROhU*en2bWmDwxbd$S#-+L&!3iOhd>vn2bZnI+)Bu$Uc}1
zM94zm6FoU(BTPmjWF<^yB4j5_h9YDsOr|1aD@?{BWGzhQB4jU21|wuKOeP~_GfYM!
zWHn4?BV;#Bh9hJ-;J2QfJ5Knk$#{gUhsk_|?1#yKge-{3goJE}$%urkh{=qE?1;&b
zge-~4l!R=F$(V$!iOHOV?1{;suva_SWKu#l#bi`MR>fpiLUzSuSVES?WLiSD#bjJU
z*2QFALiWXEU_us#zR@Wm8)GsuAuD4tGa)-;GBhDeV=^@%TVpadA!}nYHz9jtGB_cN
zV=_4*n`1IMA**9DJ0ZJcGCU#6V=_G<+ha05A?sr@KOy^LGC&~<WHLb^8)Py<x%92p
zCNq?KUTSSJL?KILGDRU<WHLq}Yh*G<A$w#pNFj@4GD#tuWHL%2t7I}uA-iNUOd-o;
zGEE`dWHL^vzqYl>JcaC&$v}lHl*vTpyOUa*j8w=<naotkPMHi<$Wob1RmfJEj8({5
znaowlUYQJ5$YPmHR>)?Vj8@2MnaozmZkY^M$a0xXSIBmmj918dnao$newhqd$by+n
z7|$aInT%M-ikZw<$c~u|S;&%^Oj*d5nT%P;n&DqREo9G31}$XKOeQU4(@aJ!WYtV&
zEo9eBhAm{-Or|Yl+f2qSWZg{WEo9$J1}<dbOeQX5<4i^_WaUg|E@bCShAw33Or|bm
z>rBQjWbI7mE@baa1}|jsOeQa6^GrrBWc5sDFJ$*jhA(9KOr|en`%K0!Wc^I$FJ%8r
z1~6m+O(rm815HLSWCcxTFk}Z!hA?CaO{Oqp3r)r_WDQN`Fk}x+1~Ft2O(rp96HP`j
zWED+jk;-8!lVJ>5Mw4j_*+!Fb3|U8$c?{V{lYtCbNRx>S*+`R-3|UE&nGD%Ulc5Y*
zN|UJ!*-DeK3|UK)xeVD$lfevGOq0nB*-Vqs3|UQ+*$mlDli>_mPLt^j*-n%33|UW;
z`3%`llK~A`P?HG_*-(=a4Ovl>8KsZLpMS*b+MT!m^7N1`H5t>8H8q*jkUcdS)R09r
znbeR?H5t{ARW+H_kX<zy){td2nbwePH5u2Cbv2pSkbN~7*pP)KpKwOV#+r<5$jX|`
zY{<@XeK;dzX-%d!WNS^vHe_v0<~C$+O$Ik)aZM&SWOGeMH)M59W;bMaO@=pQc}=D_
zWP44<H)MTH<~L-2O$In*flVejWP?pcIAn!QW;kSrO@=sRiA|<BWQ$G4IAo1Y<~U@J
zO$Iq+kxeE!WRvNCpBb{sCbJx}%O=Advdkva9J0+O;~cWiCi5J!&n5#Mvd|_I9kS6T
zBOS8RCNmwf(<Vb5veYJ19kSIXV;!>ACUYIK*CvA<ve+h*9kSUbqaCu^CbJ!~+a|*u
zvfL)q9kSgf;~lczCi5M#-zEbdvfw5Y9<t$ZqRtFiag!Mj*>RI04_R`PDG%9llQ9oj
zbCWp_*>m{qXND}g$)tyDy2+^1gWum|)<bsPWY|NN-DKKBw%ughL)P77-b41?WZ**<
z-elrKHr{09Lss5o=0kSgWavYd-el@Sw%%myL)PA8?nCz8Wbi{4pT7B7A)9Y9`XQ@t
zGW*OoTbc}i$nu*^f5`TmjDN`bo6LX6{+kX!=mMBdK<EaTjzH)Nn9e}x4ww!>=n|Mt
zLFg8kjzQ=en9f1y9+(b7=pvX-Lg*%#jzZ`vn9f4zE|?BO=rWj2L+Cb`jzj1=n9f7!
zK9~+f=t7uIMCeACjzs86n9fA#PM8iw=u((YMd((Tjz#ENn9fD$UYHI>=wg^oM(Adk
zjz;Ken9fG%ZkP^7=yI4&N9cB#jz{Qvn9fJ&ewYqO=z^F|Na%)`j!5W=n9fM(j+hQf
z=#p@*;NNZC*K|xm*TlWoogKO-rh}4Y@9t|lDWRKUIx3;7Vmd3KyJ9*lq03@AEuq_D
zIxeB>VmdFO`vN!ooX~|aof!58`<jkS=*pPROz6&-4o&FNm`+XT)|ie>=-QahP3Yd3
z4o>Lem`+aU=9rF7=<1lxPU!BK4o~Rvm`+dV_Lz=O==$JQJ12C1Ob3YG<36Sn6uLpC
zBNVzqrZW_}L#9I%x<sZ^6uL#GV-&hZrgId!N2Y@mx=5yz6uL>KqZGPIrn3~fOQypV
zx=g0i6uM2O;}p71rt=iKPo@JEx=^MQ6}nNTBNe(*rZW|~Q>H@&mt-H)sS4dH)3FL&
zE7Q3O-7C|<3SBJI$qL;p)6oiDEz{Ww-7WVz<=oKaGM%o_?J^y&(DgE%uh9K69k9>^
zGo3K@a(kPOSm=tG&RFP<nGRX#l9^6f=$4s|S?HRX&ROW5nGRa$qM1%w=%$&DTIi~o
z&RXcMaSlH>blFU&Ep*#V$1QZ-Oy@0h-%JNCbm2@VE_CBeM=o^bOlK~1=S+t#bm>f|
zE_CZm$1Zg3Oy@3i?@R|Tbn#3lFLd)vM=x~sOlL22_e_T`boorDFLe7%$1imKOy@6j
z|4aukbOB8#FmwY=M=*2+O=mE42Tg}CbO}wTFn1ocm+2UWuA%81hVG&1Acig?zW4J&
zH_>zyLs!vs7DIQ@bQnXI(R3O^x6yPQL)X!C9z*xhbRa_)(sUw2H<J7Cd7&$5I+LM0
zX*!glOKCclp<8J>mZ58DI+vk)X*!spi)lKUp_^$snxU&{I-BH3_cR^O(B(9p&d}{N
z9naA9G@Z}T{WKlW&;>P}(9jJv9nsJgHJ#DW9W@=&&?WVK7o8uvrKV#Vx~8Uc8oH;Z
zgBrT1rT`bZsivbEx~itL8oH~d!y3A*rqjxNbPv;U4P95$c@5oH(}4|LSks9O-B{C+
z4P9BhdAy!;_b?sW(4{q<+R&{v9ox{gHJ#hgy)_-&(8V>K+|bQ69o^8?HJ#ni-8CKF
z(B(Cq-q7te9ba;<yPM8$=>D1xaOeWltG*yKN=-*NbcIc4ICO_ihd6YJO{X|?i%rKk
zbd62tICPIq2RXMl>~1>Ap_}YeN-qdqWz$&>-DT5Z4qax`X%5|HPwRa_=sKIubLc*s
z4s_^3n@)7-Mw36eAatcoXF7DJO@}&ksZFOkbgNCrI&`f~=Q?z+O$R%4u}vqNbNz0n
zqaC{1rn4Qo+or=Ey4-ktc)O{)(R;igbiGaIJ9NKI2RwAaO(#5b!%as#bjA7k>A`dH
zZl*&{zH2wrDG%Lp(=iWSbJIBw-E-4H4_$QANvBu68*}>}p{s5>>!G`DI_#m#ZaVFu
z+ip7Uq3dos@1gr{I`E+jZ#waz8*e)Dp(}4X^PxL$I`pASZ#wm%TW>n{p=)nC_n~`l
zI{2ZBZ#wy*n~xW%N9gLC&VK0bn+|{I@{>pE5xV`R;~%>Irt=@V|Aqk&SOA6z5ZC~Q
z5fE4bh8Ymp0fr$ESOSJA5ZD5SF%Vb-aKCy6_JCm!Fi&b>m;`}MU>F5~RbZF}fn8u2
z2IO~I7^XpB8yLnxU>z9dL0}&k20~yV7$!nsBN#?PU?mu4LSQEthC*N|7^XsCD;UN?
zU@aKtLSQc#21AMqTNoxoRv+1d^G(mdYB0=(z-}O4-7~Np4AUX79Sq|kupYRd_YCX@
z!+;1Z2*ZR3YzXGzJp(JkFe3sx!Z0KPOM?AY&%l;2jETUSFwBX-o-hoGz@jiriom8Y
zjEcajFwBa;t}qOXz_Kt*i@>&^k9J{TT^Qy?U|$#pMqptWCPrXm7)C~5Wf*2gU}qSH
zMqp_erbb|E7{*3mZ5ZZ8U~d=(M__RnCP!d%7)D26br@zxV0RdXM__pvrbl3V7{*6n
zeHi9PV1F0}NML~&CP-j|7)D57g&1Z?V22onNMMN=rbu9mFi*HJutp4XB(O&egCwv>
z43i|VNerVTuu2TGB(O^i!z8dw4AUgAO$_5Cuucr~B(P5m10}Ff3=<`=Q4Av`uu=>&
zC9qQrLnW|O3{xerRhY9~6j&>Uxf0kbhQSh8EQZMv*er(85?C#U*%H_-hT%fr=+B1f
z64)+=@d799&xZLD*e`|w6Id{Y2@}{bh7l83F@_lv*fEA76Ie2aDHGT-hA|UZGln@6
z*fWMf6Ie8cNfX#KhEWq(HHKLe*fs2jFQWPTC&RP}Y#YP439K8#yb0_Z!@vnF9K*y3
zY#jD#7X?<1VdeyOj$!BomJWgLivnB6Fm?iK$E%uO9N0UC!4p_KhRGAyJciK|SUrZ>
z6WBe5;S*RshUpX7K8EoVSU-mO6WBk70Tft3h6zMYd}qT53J>mv85Gz-h9MMKLWU_6
z*g}Re6j(!sITYAKhCviqM9zSV1DnV&iUO<1FpC1a2oJ)=fn{WvMuBZ)7)OD1WSB>R
zePkF&frVt4NP&%H7)gPZWSB{Ton#nFfu&@aN`b9p7)yb*WSC3vn07J@rodt{Os2qQ
zg2!}mU^N+LQ(!k4hErfUF~7bfu$>I!DX^Xl^C_^O3<D~#pbQf#u%QeiDzKsqGb*s7
z3_~igqzqFku%!%RDzK&ub1JZ>41+4Ls0@=Tu&E5ADzK^yvnsHw48tn0tPImCu&oT^
zDzL5$^D3~f3<E2$unZF`u(1pyE3mQ*Gb^yO3_~lhv<y=#u(b?hE3mc<b1Sg741+7M
zxD1mku(=GQE3mo@vn#N>48tq1ybRMTu)Pf9i?9EVhWQoPUxon|SYU<;7T92h5f)fs
zh8Y&vVTK_VSYn1L7T98jF&0>3hB+44V}?N%SY(Dt7T9FuPc99tGWI@~26mZCkGnLm
z%nZ{ku+0qPEU?ZD^DMB>3<E8&&<qnTu+a=7EwIuIGcB;w3`32+`3{Du7T9Wru@+cs
zhPf8lYh3Ry4J<apWD9II!)ObvHp6TS>^8%23oJLobPH@Z!*~m<H^Y1j>^H-J3oJOp
zgbQpq!-xy4IKzw!>^Q@a3oJRqlnZP*!<Y-KIm4U_>^Z}r3oJS~o|gtToqO$YSzy%}
zW?f*{8HQb8*%_u?VB5KO>&pV`&M@x+`_3@%0t?SD@d6vqF!BN`&oJ`>JI^rm0!z;@
z_2_>$qX&OkVC@;^USRJT247(D875y~^BG28VD%YhUtsqchF@U$8Kz%g`x(YxVEq~9
zUts?k24G+T8YW<10~$tPU<DdxU|<IthG1X`8m3@i3mV2?U=89^x-75<z3iFG0*lZv
z2?LwZFbV^!&@c-FyU;KU1Iy4b4FlWIFb)Ij&@c}J`_M2D0}GLT^5ubzXc&osm1vlW
zft_d=ih-qQn2Ld|NH6R1z*;oS#lT*KyMB3KF&ZXgU^5y<V_-EJW@BJC8ir$FIU1&8
zU^^PdV_-cR=3`(#8U|!wK^i7xU_%;4WMD-aW@KPT8ir(GNgAePU`ratWMEAi=44<`
z8U|%xQ5q&?U{e}KWnfhrW@TVk8ir+HSsJEgU|Sl-Wnf(z=4D`C8U|)yVHzf8U}G9a
zW?*F+W@cb#8ir<IX&R<xU~3x2W?*d^=4N1T8U|-zaT+FPU~?KqXJB<2W@lh`8ir?J
zc^al?V0*$PxgxMW4f8XwKMeykus{tHG_XMpBQ&r=4Kp;bLk&YTutW`0lymepaMG>_
ztWm=p4eU|FAPp>1!z2xCQo|?>tWv`)4eV0GFbynI!!!+SQ^Pn7tW(204eV3HKn*NZ
z!$b{iRKrLOtW?8H4eV6IPz@|q!&FV5Z?+1?YL;!<DwwPJZo^i=U`^XaTLqIfH%{Iv
z7_EWTDwwT#vtp}YxCWN1V7lhy6SfM*Yx=a^DwwZXyx&&AfDJ5I!Gz`e`G;V{23D+K
z#s+q*V8{lRtYFFpwya>x2G*=#&Ib0ZV9*8@tzgmyHmzXP23D>5lw29uwSr+AShj*`
z8`!pjaT{2-f_WR*w}OEiSh#|T8`!vlksDaKf|(oGxq_ifuJCuk)D3K1!PpI~UBTRi
z`}MnE@CFvIVDbhwuVC~BR<B_826nGt_y(4*VEP8OuVDNJ)~{gx2KKLD00$PZU;+m=
zuwVoSR<K|O2X?Sv2nUw1U<wDeuwV=a*05j>2llXF5C;~qU=jy5u{QmBWndKxW^rH_
ztJBV<fn}^Kb}bETV-4QBG+XxmRf`WOh2!~)HXU3VSjcMDrZljTb#&X(z)Dt+PNnQ=
ze^KwQrGcfa`(2toy?+sm<-l6jmuHj)_OkXozcjFz1(P|jnRVHfrFo~tFS_Hp(!g%k
z%v(wW%USEIN(0+jA2yWcprt=+$3CTj{j4_qO9Km9r`%H-*wDIhWNBbUYtZ=8z>e1J
zDW!oWt@SfY16x|}K2#c5)B1fuX<$!l|0Sh?MXjP0rGZVY^VXIIR<&SO2X?gvy-*rh
z)|&p$(yT7~Nz2|W4XkUuvbi*{uLT1;u&}l5=cR#-t(M=E23EG({a6~<**fv}(!kOd
zOzptd7L4t{+7`_1z}^-N?!e*}Ozyzu7L4w|>K4rI!0r|d@4)gFOz*(<7L4z}`WDRZ
z!2T8t@W28WOz^-47mV=03Kz`qzz!D-@xT%nO!2@L7mV@18W+s*z#bP2^1vb&O!B}c
z7mRXxwm%4Fd0>|dhIwF_3#NHsn`_<Vs{-p>FwX<~TrkiB3tceLvtN%N1S37L(gia;
zu+s%YJ+RaTQ$4WN1!Fz1)&+Atu-65Ho%_T0g2^7(?1IrASnYz@9@y=I;T~A-g6SUE
z?t<|iSnq=Q9@y`K0UucKf(akk@PZK^Sn+}xAK3ANAs<-sf+-)^@`5oRSo4B8pW=$|
z1cN@X=mnELu;~S(KCtQqvp%rv1;akD>;=<4u<ZroKCtcu^FFZe1p_~@@C6e;u<->W
zKd|xzGoL*Cx4P_(s{>14F!cjlUoiFqYhN(;1AAXE_ydbyF!=+UUoiRut6wnt1G`@^
z`~%BhF#QADUoidy>t8Vc1N&b%0D=oZI01qiKsW+|D?m5{f;&Js1cFOII0b@RKsW}1
zYd|;$f_p$X2!e}1I0=HAKsXA5t3Wslg1bOC41&u*I1Pf^KsXM9>p(aUg8M)?5P}Oq
zI1z#yK{yhED?vCDf;&Mt6oN}ZI2D3hK{ytIYe6^{f_p(Y7=nvII2nSQK{y(?U-0j*
zyC%3Bgu@}Y9E8&$xE+M!A-Eod^C7q&gaabDAcPYlxFLiiBDf-iGa|SnghL{@B!p8U
zxFv*RBDf}mb0WAWgo7fuD1?(DxG99ABDgAqvm&@Fgu^1ZEQHe{xGjX^BDgMu^CGw}
zgaaeEFoY8$xG{tyBe*hzGb6Y&ghL~^G=x)w*ZqY`x4SmDHiUB{xHp7@Be*z(lOwn}
zgrg(4I)t->dCnKY;SpRO!s!v*9>VbvTpz;uk(JMXu1mXL8(bj52@>2O!VwZ&A;K9F
z+#$jt5?ms}DH7Zw!Z8wDBf>cn+#|w45?mz0NfO*7!ch`jCBj(}+$F+c5?m(2X%gHf
z!f_H@C&GCW+$X|;5?m<4i4xo>!jTeODZ-f&+$qAL5?m_6sS?~O!m$!uE5f-F+$+Mt
z5?n08$r9Ww!qF03EyCFn+%3Z45?n6A=@Q&7!toMZFT(i}+%Lib6I?LD3Bw-h6XA$~
z6ZMI3#sqhaaL5FgjBv^Xw~TPi1lNpk&II?2aL@!7jd0QgH;r)AkhAziIBSBtMmTJO
z%SJeDg4;$oZi4GZIB$acMmTVS3r9F{f*VITa)K*IICFwKM>uqXOGh|$f?G#8c7kh1
zICp}3M>u$bi-#~P|850;KKQ!e>JiSK;O-F)pWyNlPM_fR5sshW`Vr2b;QkQ~px^@1
z)`iyvH;`}y1y_)829cZiP&kBwOGr3{f?G&9hJtHIIER9JNH~asi%2+$f}2P<ih`?1
zIE#Y2NH~mw%Sbqlg4;+qj@UDOAe=|}<M|JS11Y$WgcB*ak%S{DxRQi3DY%n_Ln*kF
zgi|TFm4ssn?)nG9xfI+>!od_=Ov1?&+)TpJ6kJWh*%aJO!r>HLPQvLF+)l#r6kJcj
z`4rqw!T}XrP{Iin+)%<16<krm85P`7!XXu0Qo<<}+)~0Z6<kxoIThSf!a)^WRKiIW
z+*HC*6<k%qSryz>!ePZ!{XfEK72H<BaTQ!w!g&?kSHgi6Tv)=172H_DkriB7!kHD^
zS;C<eTw21Z1xMmN;n)hUE#ce>?k(Zq3N9|;<jOzxe@{5Nf~!k7yMnt*IJ|<(OE|rP
z+e<jUg6m5-zk>TqIKYAnOgO=U8%#LDf-6io!-6|ZIK*=4U*8o@vEUXHj<K})ev5F9
zW%xT=go7;KKD|Xa$#T)6Ey7WjmG^ED&a$-bzePCA(ywfbaGK@Ao?C?DET?#jaGnMC
znQ)*57n*RQ@%7j&9BILoCY))(ohBS=!KEggYQe209BcFfH*3Z48-jaHIM}lF^3B4@
zmdj4wEF5jY)h3*6!QCbtZo%ayoNmGGCLC|U^(LHe!Tly2aKQzqW1iyUjebWs;({wq
z2fcJdaK{OUTyV(=r(AH$3CCP;%?amRaL)+`U2xF}CtYyUsnriR1XrDK)&+N+aM%Tx
zop9O(x1Dg@1=pQ$-UauaaNq?Oo^av?H=c0h1y`PM=H>UFHVKDbaOnxBUU2IP$6j#l
z3FlsL?+FKA`rN%qIQfE`PdNI5t4}!la>WUogu^em{Djjlxc!9VFS!1M^Dnsngaa_R
z0EH7UxB-PDFt`GRGcdRVg+nm71cg&DxCMn{Ft`SVb1=9Eg@Z7-2!)d{xCw=$Ft`eZ
zvoN>|g~Kqo429D$xDAElFt`qd^Dwv%g#$6T5QP&lxDkaTF}M<iGcmXmg+np86opeU
zxD|zCF}N0mb1}FVg@ZA;7=@EDxEY0`F}NCqvoW|Eg~Ktp9JPAKn}XX>I39!RQ8*ui
z`%yR`g9}nPA%h!II3jsYctbcN$ydH19FoB$DV&nQEh!w6!8NJnB{%VPenU7YgNsr)
zDTA9*I4XmyQaCGvyHYqTgUeDlErZ)qI4*<hQaCSz`%+zRy(zdbIZxjd+?c|V8C;pd
znHk)f!l4;ln!>3W+?v9%8C;vfxf$G>!oe9_oWjW&+?>ME8C;#h*%{oO!r>WQp2F!F
z+@8Ym8C;*j`5D}w!T}mwpu!0n+@Qh{8eE~m85-Q7!XX-5qQWT}+@iuU%Ju&>;T#R_
zQQ;sBE>htn4Q^85C=ISs;VcdAQsFQSE>qz&4Q^B6I1R2-;XDoQQ{g}jE>z(}4Q^E7
zNDZ!3;Y<zgRN+u%weqTPss^{JaI6N`s&K9b_o{HP1{bSvvgY>p|0x`;!PP39t-;+Y
z9InCTsy!~eIk;Vg<2ATmh4VGIUxfoUxL~#7mYahcRybmVD^@sTgF99@WP?jqm)^<i
zeEAjOn9Zc+uL$RCaL)<{ZB`9^ML21Ln^rh#gR53JYq>tZA{@5CWh<Pv!EGxXx50HQ
zoVUS!D;&7Ng)5x6!Hp{%xxtkyoVmfBD;&DPr7N7e!L6%luiqS8yTZ8}+`GcT8(h4?
z$s63f!qFRCy~5cW+`Yo#8(hA^=^Na>!tonizry(&+`qyB99+P{2^`$O!Vw%?!NM6F
z+`+;j99+V}DIDCw!Z93N!@@Zn+{3~_99+c0NgUk7!cj~=W}|Qx2Y0b>7zdZJa2f}<
zv2Yv**RgOO2lugXAO{z+a3TjcvT!5^SF&&>^LzcGa46$Jcu_c&gIifRmV;|qIG2Na
zSvZ)3i&;3CgPU16nuDuZIGcmJSvZ`7%UL&0y(PGvh2uH6o`v%{xSxdsI=G;P6FRt|
zg(Et+qJ=X$xTA$bI=G~TQ#!b%g=0FnriF7lxTl4KItRV*yl_$nH??q72UoRlRtI;r
za99VIwZ?wI>%RDT;kXX2YvH^O?rY(|4lZor#13w3;m8iIY~jof?rh=E4lZrs)K0e<
z&k4tNaBU0cc6P6MPB^%Oi(5FkgPU78x`V4*IJ<+pTR6PgSN%gcy@T6ZIKG4HTR6Xi
z`&&4`g9}_+&$%_Y!G$9{xWa`qJh;P!Lp->|g;PAZ#f4)$xW<KZJh;b&gFLv%g_AtE
z$%UglxXOjIJh;n+!#taZJu95%SyTV4aGdA9E1wn4^WZ+$ulL>>T<F4y9^B}{kse&>
z!kHf2>B6BNT<XH9p82bu5svlXS{Kgs;9eIF_TXX{PWIqt7moJeY8TG-;BFTV_uz6D
zPWRw;7moMfdKb?3;C>el_~3$9*Dr4kZg}B{53YFOj1TU3;gAn5dEt}~Zh7ID&(@Al
z3+H@r&kF~AaM24VeQ?tYM}2VB3uk?B*9(VzaM=r|eO8a!ARPC>buXOvx%`?9I<zzI
z_lyntty@`s>9j$wx-8EgxIyzyEX#x)HmL7uWx4jNr*z@jWoiG$Q~LV_W%(^nX`73A
zyE#wkwad#gcJxzv=<2dudD~OE?S`@(aqUw&^VYI_d&W~bsH!Zh3ZK%~b!8dYijrHe
zvYfT!QyO_kS@!vQy{_zEmUrG*ueO8BGHdO6{Wh#Dx6ECye~d0mhcW9lVM1B{ciVbh
zJEbfuuU)T#8D;5v=6d}yt1KrLt=ERRW!d?l^&0s|8T^{{y5zC4jQILV9kQ$}=e_x)
zK3i3mJ=Z;{#p}xQ+T15~+tXzkKjujt_k3A;_I^@3z0B*l?n%A)T3P;e=93!pR$0as
zJ*f*fm*s+kp40*Fmt~Kgp48@#%d+w7b(---S%$s2PS<`@mQ&ZQ)1m(>%MSC_>BC>j
zvUbcmJ-D?jxA$JB8=94;%XRB?*q_St&6(@;L5uP{T(nO2?^&Mf4qB(H_AAdpJFQcz
z1IzRJ*K76m!Q~n8=2}fStQ?=xTAg=Pd48X}R=X6GXUUkgdb(42Zt1;NeT&O;@O5j|
z^_X&A?^=C(TzQ5Rt<}7f%cFzV>gqGf^X-mn)$-i(%>Fvs*rPlbzZng<q&&^nMP08f
z=Q<pHc};mL$3!!4<o)%IdX|;v<!hsztII=#RV(Vt)4nJwyRAI$wu)NaS)P$QMlbd+
z&oN)GQJ=x(`TPyk@59S8Y3&+q8eN`~=C09@34Hv~Yt&^*d8XaAMjuQs&uQ1L(db#_
z`QeN;I%aNprWdZ!Ckx7RdaE@WySO~x?ZBTuQJ(w0TCI;)^7+59TBFvM=c}w%*A3;F
zFlV*i`v)I)^lA;>Se_4htyaOS<r#X-YW?et@^m<3wR-=%Ja2Sbt%Khy&+P}U)>9vr
z=dU}g)=i(4XTz7P)cou6-2D0~J@Q?7Fm34EpUSiFp;h|!xAL4nYL&)rTaoXZR;h5u
zij2Q{m0tUEMLM6pO0~OH<c*H2wCCOxX{4;VsAUD*@KrjyRYjJ5u~MJ^wSvC?O5J@p
z|9<sK{q64+8S~&uttqHT!N`@mq_83{G_KTl#TB{vs+AgkOhtA$ZKV!Bz9KU^@OCFx
zr27FYb>SHmd40Q;`s$pDRDZrg1A0`X`D-h5z$F!#wQ7YHT~U!^X0Omm*YI}3SLm%9
zDpJv~Lglye{z_M9+p3D(cghNlt*c0<_A9tgRphyrEA&L4ij;1<LZ|kt$Pb?`*PDYX
zGUT7jb<@y_9JF$|ei~Vk#Sbjkpm7yBdDwF8eQ!nHs#~u6@2g1J70Xp{e?|T{X}MND
zSdmffmg|&<EArR<mg}Dj`FC5F>53&4IpLFK`gmDIUVV9)s#jO!n&r#%%esnuGjo~x
zJzbH$Lzd~!&sSvE+GQI3Qbnd-woENwtH@C&F4MF(`8poGOn-Za_p{G3&3UgPFa7?6
zj{c}3mwohv7JXKck2XG`PG47~>WL?`^t+1uI{gV1|5T9ygP+if-*~^(PpI3rm6>?S
z6I!`LWm+H4|Ne7j9y*G@-?cIYd-3*rRc7h0OSN>r${h2-QWYLpne{I$)uMwdbK2ue
z)%LK;Y`kx&<{Vj>3kEIKq3tT!-z?R%j+MFmqNQrtr84h&sm7F4=Gr5c>d(hk=A+%0
zs{e_Vx#{P}^~<T1`Ru*NRee?^{MN_y$$6FeV)5g;^1{lLPkCIgURs$i`#-KzOZner
zk89Pn{C$td)&3^l{+P%0Kv^a8ipRB2b!Bec^>N)@Uzrd8w?sens?0T8mgwd?Dzo{S
zC3>r0WiDH^M5o<dnb#*R(XyeHIsdLDI($@RUc7mU#*M4YDd#WIcK23hUAHBwxUVuL
ze_NurXI5rO^Cdd@!OFD#{xLl|uQId${h0o;urjSSJf?w<Rc73R$Mn?`m1#cVF<rE(
zGX3tLq`bB=Ki%+{+H9yy#W{~@#6K$YewWAe{fm{k_~6HM=|3y;!p^+i>y<h7o5ebG
z6CdZT#TvY&GHsq*tk2)C%)Rp#>+DY|v&-1UTJ%L_?&!T(dwx@yudiLK+8-)&)tQU+
z+Rv4Fxp1)x|ESDytrlzSc2!xl!(!&+RcZazqdK>FRYtu2s2<s^D!;FJRL%FU%B>GQ
zsvBEY<;{_gYW;y#IjQMUwf<{W7GL$KZab_h2c7n)UOTcXLpnUFw(Y9&!~TzIP{*oV
zwcVrI(zyzL`yzEIsY=nSi!{PjnZ9z7K0Ki+JI`9Al2fZvJ#3LipIOE4!y?Y{RXOg8
zMe5eGDsxZb?Judy?(G)oy(_BHxbGqrUQ?BK{#d9%H&o?>j~D8VTdFeWrG+}8vMMc>
zEmW`Cs?^L_sAn6i^7`O~YI%EAx>YaK4SlO}-z5vRWI$E6IewwGyQeDG9JP>hWK}lo
zxlmI^SLN_uAJNC-t8(}IkErA1s(kYNBf5QBRZd&-h@QTmk2CcV?fww2d*CCw<l(B^
zSpJA+F09JaJs)A-P?baVh}ti!O25M&QNyaLY}xe@ty)`^?msTjwi~K)@0JBR`5%0J
zo>`zFFILglUZ9PyRAv681={2Fs_b;v0`+*C*LCv(jo)0ARp%|x8~>@wKHU~*zmKa@
zdB_4?{CQQL`SSuz{JJU!e>Y#Re^-^JP4l()PgQwo{d}GOTUFZ3pRbYIRHx6l`Ff#Q
zbzZxDzIOgob&k4zzD{gWojcE(uRHhP&x_`3`99U`k>~5X{dxNx=j-T$s`JWM59_)^
zs&nWY4{Pe-)oIMbdhMv{JonJUYF<#C14liq<2qHRqUm8Zbg53RdRX&Is<ZoP59?i5
z=jsj*Ywr`Q^XUE$>y%Tgv+Z^d>$WqibM9yJH2>V{O#kORZSGN>FIUXdZkJT2<biqe
z71g<C=sZ<kU7go!=V|)&)%n}y^Yr4))u}vjo_;N_&dQ_b>BySu?6l83UD!~a^M9YK
zez#TQ@tLbf?x@bkFV5xnwmKb_&Q-I!tJ8bhT(uioou>xP)kPz#)1q>&`i`wm&x_`2
z&P4v5=j!Dt)%mc^T>Ut`I!Et5R|n0iPR&nqbmE-qEPr>7Zk}JAKc1bV5sRwvBF)j_
zCA`ji=jioi)!BI09R0kiI(yzSM}JvYoeR&OqhmHy=iY8}RQiu<c%E}~=Zn>8-F%Lw
zzrxq$yN8s2Rp)_C4{7sT)%jrkL;CHV>Kr!zAsz6a>fA8yA$9qvIuG9dka~PposX`2
zNL63)_h&t%Vc%Bgx}t~l;Q#pdtsc_4U#j!o4iD+=KY0INJ*e-utI6fBKd4=Hs>!`;
z9@L@DYdGgVsP4PfWY3Wg>ioTGa(3f`x_Q5v+*A6X?)Xbho;u}0jcr|%tpyKi&fjX%
zwdI3a)utx3+dQb3{$7*$pUl>O3TpD<%d_=;r<xqJe71HduE~WnXKUZ?H5qZwY_&PI
zCL5|}tILTs`R$U~I{DO^bUJ>vdYoC4n~$2UYtOC8^gU;*sz*&;`(>8;TwIesy+2F$
zTwW7BKa2fXO==#Sr5V@N<iRPk^zcnJd8_{{JziFmUCL%@O;t_YW0sz&t4VeDS$e6d
zCJ!7sOK;rH``cxfHutTer}2P37*LbW?>wN-2G_vJc|czetI31~59s?*yuR@d=%;Zt
z`M%Es`fXB8{&vFy+B&r+=bin4ww+m%J3Bw1?Pu3y!9fqG+1#4Ez2gJgVL?rH{Q7?F
z@F<_p8~3Z(<2AW5_iOv*H5u~I{n~bQO&%Y4zqYQe$-9mB>$j(B^5?7W*U!(^r0~@H
z^}`Fief#_M-<NB0cgy?r`D-;<w9Wnc@XeaM`N>Re{&!8bd1WTg^))$S`Aoh1K~2t?
zIaAMmQo}xJrt(EirdH3?(*M@v$xCKx{`WQc<hYrd`BP0=95quDeyd5xJ!fj@Hnq9v
zml?XFS#5g%XNIbGuFbUPX6U+IYV+jc8M<)y+I%>9hECbLHaqp7q2iXcIr7#SI^w`u
z@<}t)^5EK(m(0*kht_7q-)884ZEEvK^BMZ!@3q<Z-E_TDP@AtdP1l-Ewb}Kl>6+K2
zHf`rm*Z7j!oH=f~`nnb_>~!6FLTv_LH(fnWsm<&&r%PwlW_{sw9ez%2wj4NJyIxS6
z-<nO=|1PXe%P*(t-<Q^=)4!%^{gt&jXZ1AAxu!NZ&z`0cH`Hdp@M)^Kh0mjYnl7xU
z&9W<|scTJbUO8!+4s58+XKknHk6yLee&1<&w@+>U^2dEzcNg#Pqx&>-U~Nv{c%SaN
zr#4qFy-!ySuVt=xpFEn+Z_s^eHNG~pD(=%SlWMc#!u#~b)Y`nH`?O?6ZQeipK8>7J
zo1b>QPq)me%`QJq)k*VfbMTg_YQ2c}|IAeV^jK|9UN}{+JW-pACr;Jem3;npPSsth
z&Fwc%)y3;;GyI&XYWEDUzspoLd%iXcTTj(n8*7uDrs|P@^6|c&qJFRQb$MfoE_|D>
zZ>H#o&9(Xcp(*<Hz1lP%HAOFcSeyNurfAxywP|zJ6jgj#%g@ym>6_Xd*M5px{7{>-
zT29fwf2z$T+f32C-)eLHCzI8*O<k&9o~)Ca)us2c$=Y-0x(u2zS?@Hj%c#MVHFvkV
zOs<-&+P&&B>*C2eX1}^DICipj`b%Aw9x+)jA5@n$yHD1nL+bMMPxtDo!|Sr~-FwyM
zsJi^?*?aY6+q(RF(Y<=CLtWmVbgz09)#cN^_ex#s^3_fEYP)0V^8LB@YQwR0`MLOB
z4L-3he;j<T&N#I$+x_WYwK%gbJAN}s8_%iBpWm9Kkr&jZ#kxs4=c2moK6jFKy{s;K
zj-I3!udK`7y(VesHFeqd>Pb57hPv!`+9d6GOI=!an56aPb=iOaNxHL||86@;-Rk-8
zrxW!<6aRf>q88rH+by4{oBQ(bW=_;01M0HRJrniz-F4ZkdZNY*t;-&lOw?&3>$2-{
z6Sd9Qx->s>qLxmm%g%dD)UA{2((LC6I(S-Lws~)Y{x!2MzdbuagJ;*lx0s-kxpnz=
z(gb}qzb;?&ouC<u>hjS|6Lj8^y1aYt1Z}shE^if2(BhSK`RBnCbWQ5={LT}!$NIXg
z|L=GpIdxh2=6IDqSC_}uj@JPj>oRZ7cs=t<U1p9NuiAgrWn$BK9rRXRhF>*a|M+)Z
z`k%_5zgw4H?Z>Ot2X(1vIbKhHT$gLM8L!IE>vGX2<Fwz`bvfhZaa!|jU9@bRuK!<M
zI?NcS=D*bC(81%h=y$#zRpZoi+xq<J;&J+=S$%%>INi5%eZFWjPRH$1pLcc}r}uZO
z&&D6eYT#b=$(FHdvtNA{J~LL&98jNW3&-lFgX%M4;#lo;NPYU;IaUuIR-apM9IKO#
ztj{IqjMe)`*XNWjW7W5PeTrI-Rjb1K9J13`E$>pF-M${99wmI-*T?8<)#u|iV|35)
z^?CKdG5Xude7q53wCc3_%xf5<o@do(+?8YW<+=5_^W-r+uhr+~c4PFHi|cd#zGL+0
zW%cR)$7r2WTA#x{8m)g{Q=b+aN2}_Fdh&Rq)$A5NpZi8@VtIWw3>>Yas_Qeqe6&{8
z)n{za(K@TCKD~|^t<AmbbJby^Re5K9PHHh)fAp)*-+vgT;e+b4`#Ym_;1J&5Q=>F*
zczxcQKT2Ij*TaJ!rKiT#!&Mulb0^hjz;&avX-a)=Jad$8m|maL3rFdj`|ES`fuq#>
z!TRjlY?PYKtIvNwAE{vr>hsF0BenOV^?36}YU+~ujCo)r^OXA34jsvLr9Kzbj#RtU
zlgA&a$DXXu9w&@c@zebKqeg1gKkD<+o+ITK>$BjO5qk3F`V9Tg2%Y#^eQtVggf_gv
z=dpN%PTs`VeewuBy}3Sr+{OR?PklDs%-?@lpQY#V_Mh@`yYlb9s89J{N67!>`}U_1
zTJ;_O?wjE%{;@v4y*XTu{ZgOT*A7>^KlnMAGhB1GZOGtJ!*$3G4Y|5$xTfyhkgit^
z*WSA{WRFvaYuIiL`LtlTn(ft)wfha%ZTmK4;?`mMX8(qie>_Y#v}(wSFAXCX){q09
z7^ZU%ZOGTthG~79hHMx#OkMuokjWLpG`C$tDlQzRzjSQK@fxP#MGe{a@L~F+xFMgl
z7^aHu4O#ueP;GWYM!hpsXPwZHYc~wl%99&Xv|y-?JiQ@1jUTFsXEo%_+lOlV^BOYm
zx}mD<(U9BD9I8zhHRO!Kp*s1phWzEgp;~lhLq6Yrs1CTMAuB&0qW;%6WXP*S^u<jL
zxn$)K^(bpdn+JwyWo1Kt7&1hM)HdK%8=}Dt4H<pu5Pj9FAy*zhL>KgF$ls3|q9^(`
zum>KZzYJ)|Q$OFMJMQLnzITt_8`6-=fLNU{q9KPrdXHv}Zpb&2?$Hk88?vhJJ-U8U
z1N)YHv|&m^&OP@Y9Xh=s`xoD%{`WWJ{nq#B-PsM9ztcU^+=kSBJy?_HH>CR;gZ1OW
zhBV7yo&Q)vUU+aYd6kBY9Whutt!T)l4TE*{>W2LF%E4N(wjm#%G+28*)sO{k2kX{n
z8d9^*U_JR<LyCXDTl;Tp$nPKAO-`sG>t489Prb(LS;C*c*^tww-mQvF4QVmpZmrwg
zke6@0Tl@Tnk8{D@y79w?Tv&3qmVeTamVdij&A({K+kd`WmwnxksoxIL{BIj_#oL4Q
z>kkcS{p28>{&PdN%pIhAe{0B$(S!8S)`ncwYmf@JZ%pf}2dVFljoEVQAieOX#!PEJ
zNG)45=8BesbnWhq`O7wgv|z8sy!G)w{cqpKOnhmed_ZG*J~2>(TQz3S=>zrh!HwBC
zXrT5xv@t^~2I|T-jXCAQftqzxW46~oecHA$Ic%WXb!g0OEe5KlurWnH4A9apjrscD
z1N3vZ#>{(afV!(O*UcZGJC18it8oLA6C3k-?*ZE8)W(dwc7TpOqcNwRF+g{o-I#4U
z4bYnN8nf(x0s6g1W2&|rpl%m8=7`VwtLZX6pI7>8$(4;6zr4Txdv#;ZoY`N0zrHcs
z-P2z;+{C}D>aQ8MHm3aI{(8HjF^3%6UwhRw=8ZP}bw+(-hV9m0{hJzd?2rAlqIYAy
z-`r2%+|ighPxn)sevP^8k$$>-U}JWj&`+ZWH)d_0e%dg!F}2tC)6XLsd7kK}qsQ?6
z3j68G@r`ik`)Smq#&m7gPwS>M=CjZ5(znwZGx^oKbjbaUIeq0_I&XGke!2fH^_|1l
zW5`{4<l)9#QgfI7{YYbWzVt5rX>ntg9(R|D9&gO`N8Y8Ymo;XuJ?_%*m3;i4`s#@_
zjj4FIuijh7_wCufYQCW{&n)b#!e<*(H?glSf4(sX-`Q9FH#X*l8~W<uR~plJc3-{n
z8lQjXzWVWv#=O|7uMXVQn5G^2>bT8~Iq~f~b^UvdnKbuK4gR1ppEup9hd*x2F{j?C
zji2#-+3!w${bgg``{)ks{!L>#F1<q?zHdywfp_S<9~<*Zk2_TL3m^B;J2dk5##DaS
zM+>%T%Bm;(=(+8i@~1I<^zn{O>;?LeqiD+g?fa;8i>7?J^>%gJy(z^n-L9T{HKpIQ
z+f})5Q=TusU4!>;%HGG^u9*im<?>x_*Yeg)nYF36UOA*GpU>;9PY!EJhueDVk0YAW
zcv^4meKa4hWp5o>(3EXIxlPA(Y|2Sb+@|x2nlgCMZMwdg_uKO}HI_7`#bLK;h?;WF
z_q{abxTcI+-%ImPY|6`HdTG@uP1*gLUV7nl{=P#mZ91zdBev<K&(3Yi3okY4rwjOe
zrZ;Jai<)wBMU(ctl-GSslMcF~DQk9V(ot76<>yU}D!R5QogQvPY|xbQ+ZuJ+%}sgm
zv__p@)|4$R8+BP_Q}+9$LD$wa<?JUKbW43x1`cXabyHJT_H0mN@1}fnXoLFP(Uil#
zuUEgjnsVv-dJP)D>lst8A$K=r-PQFPKBOt%x3Aa8;k?~8^%^~@DHpv|r?F%Cyr<P^
z+=QkqFXzAaHszD<{Q1<TwA`gmW2W=^H`QwN{Y|NxSF4e;n=-Rkt%l8M%EnV`HTdDC
z{IXxI20X(1{kTSbA8pEcOKa47NmF_ctWo_FO_|-JMinb~`@hxb#??*v@!M)$wYG`t
z(f=tr>$s?%E{xlOilSn72L?8<Gmotp*oEEQKb6gEcXxMpw;mG<yIZlSWnsJbJ?|gS
z=gZzZacbsnv3Dvze~+VfYo^LB@o_Y1$W+<pQ5>zWH&sR@#L-p%6dC@U<M4EftoAC7
za_pEQOTCSw8WX0-;16-sF=~p;`kDI$O_7$boS%=A<)0sMboTIM`R-R7y`D8$KKRRi
zx1B66C3Bq=n=B8ealHRbk{e8M)cyP<InNwNQ|3*QQ*9it?vvyoXB-`?I7xQ!#L<I{
ziL!}5j(*WZSuv}c0xKuV{5jNAYS2V!&!y(yt(z#n=T%dTcY=JFUrnQ*OpvDws!7>8
zL2fRrrcGlfNF`KFr<zTWBTK01e(njfV`(*gc{g6xFQ=x=1LI|AMK$G`F<!bVtEqJB
z@$ySGHNUSrUQ$gpwM-l*_k^kWcW1`QdG&bw+2iDh25M4w87EseR@2gQ<7Aa)YT9NT
zE3-$b>DcwLGEu1M>awx&R&zByiXAI=v{KWDnq#G=t(yKg$H?B%YO*{SBO7#Le>RSh
z1-hsy->5P2UpF=XKEN1xyQi8e<rpKk_EA&V>(O$0teTqa9W6T!R1>C-mX(I6seSX&
z(lty?T?>wu&qu1M@3&F%z!)_RJ~2va#;a+RZj_9fq^1cSN6AW4)ikx#C~2FnrkTkj
z<-?h3(p(-Xx2n}-STs_O*Qsev?~ziasA+!Hkuv{WH7&G`kYDDjY0=#g^4KCZEnYi9
zs+X#1$<Pt9-3n&?5whrNJ{}k@f3D?r&xXqr8`QL5$8Z_9SxxgM44198scCl9a9Lod
znsh<K<@?=giu*WB?%t=S{|*n6V-Bim@~mO9{t-2eZ99y=Kc=SPp~K{jlWH39d#Idu
zhU0#2sEj_Zrp|MR$^w_v)TY}|`Ra<AR27EG4cFDw&@@E$B{kK&IYgGaqo#5zhR84X
z)Kp}^5V_-ln)1{hA_qNIlh-v^mV2ru)5F2?>vJ_FZW=7Nzf#kiQG;ddTQ$Wu9xO|I
zP}8LxgXP;#YC8OSkX-XsO`G=)lAV9Be^Up^Jij=8%?HUlf7CRx;2^0>Qd5s_17(v`
zH8npmP^KHzR7W>Z9?anS>^M*kvZyI%sev-o&UKbFKt6GD-CY_W=XiL&g#);*)pWYo
z0GX0SLtCm0kUO($XpW`7?4C<Q<L>mAIr3_#+nWCJVm=Ku8`58n3D!{gdi`a|5Dn$@
z$MW}LHI$MNE7ip`^n6>atWi=!=f}m$ccnG7DI!+RFQ*}Go>&=PQA2~?_mkf$YpD6b
zesXCw4ON=aPd2Hkq3o^u$)B|~^t*6BxvZ{+?)~g58-;6V|LMN+YeNnHzh+;#u!)9-
z#q^bRBe;LrzVdC9hRUY(kvgd%&(%J%QVR{eU(!cDXr-ZZef!7>Z8fy2dLLORn*Ff%
zmghTasP+BcvQLbL%B}A$U0pTg9M)TI>!G2S;k~7*w}y^n=`FwZW&fY|lKTD{>btX-
zEHg+$^(OX`*M?{)m#UZSH(Wzsf_h2ENDZC&*i)__qoIX|d&>IbH55Cmr%afrp}K8*
z%F$Calr^-c%r;#^Z+`WV+h=I#;MpFsah!(Y=Jb%yG#ZNT+Cz@gYp7KD9@4LH9F5)O
zhPfKLdcC`>y+Fh7%XXKy7qK0&-DU5k8md;ayG&WGA*-XCG_2Cl?f7o8@LCP6+|W(#
zU(fT8=q8(P;&u(Y$%k7sl$o`g?6+M**I#s%$vfH3U0tPmkA}KT>MHZ>*HB5(Rc<<{
zp`ZD>%Bn}$|4&`y*<%`-dZdfQNzQj%7y0D0h5~K7$lm8PbU(C<{CPn`%YMhm@s~B!
z^<0d!UDZ(N+!$%Np`njmV`Q#d8rohyMy|Z0p&{v=WwHC5=Np~n_6MBbWu0ZE#~g>)
z&hl`AhDO)yEbBbiPz`4%dFG{tlHxnbMsGB9cta<7=^dXR(Md*r{J%e)<n_<oKWir`
zzG-Ohi;nWf4-F08)lrIH8Y(l1AOF$N2USO@O488!d>!T06!!B|2ier9p`arj<ara<
z)vOLO+^iu(+Ya)CmHi9tAZs`@l<_NC?sc*MXQO2quZD)siIyAv8Y<B>S_Ws;((`iB
za$$BYEiks1{+wEhy53&S$fKpqrR`;Ekd_YiYcGcu&{AxT_VQgpEd@K;$&Q7!bmx9M
zd9$dNW~^@~8x+^__XgU@{Ux>ZDZHI5UPepHvb2+n%V|mVysdQcht$R$ZROa?TG}z8
zt^8P3OP!<I%Jwz1<jvbwUaY01V;|bcDs{Bf?@$}Lww{)9&uk<8;aWQ1x{VyyNJ~SD
zw2|+cXsJMAYuP+POIJ>}mdB#BG*W3Ti%KmOifJwN&9!v3Ol$eKrItpdwvsVz*xswH
z<b`%xy0o~JEZsp%gZs3Sb2{<()mq7aF<LrhZ7Dl;(^BudE#>JRTJo)FDU0;h(!L=r
z`Fp-vimum^zh|VSbYBY@IZ#XM5?aV@gSFIjTMOwOs^!<cE#!a^T2h*|kk>|O`Td9%
zveZ~D-Fw?y#*Np~sQu05yNO!LGrhTNFhxs8S~Qodrt!Fin#+{`w3PA<vdt_lEja<X
zTdk#<I!L!xOAk6g_Aqe&l90z|Ybi&PlsV>UY0pI|`!C=R{TE1ib`i(Bhm?7iYH4OA
zDF-drQsGP?&#lzb2@*2*8ZF=NUC93Hw3IkN$deniq^m7t*3DW9b*p5Lty((yP$l<o
z*HYU}DrwuPrEeouvdtbIuaQb_*vIkCu9CkGa6Dc{$p(kD6tO!>&OXX@Gbu_wJ<f3!
zQL@x2ExGbV$x&ytwBl2wJabM<6^}$p?*-1^tVr4RvX<Jljg+gdvb{wk<%jE9n(!+^
zRv<0;&qT;Ex3#otc7!~2S4$PTL`eI6EuAhKA)_8@sd-v6Ip;CYceR<kpP;2dOPa~N
z&$X1+r<v^hQcId@&E)FW9A8^g`Rc8fHr#D0i+<odtZgcLePaKHG?g2^XeqK@Q~CCr
zmhStS$f7^B)HR`r?D329x3!5}{fFylY!mtHpO#Ebo5*}AT8hinM7B%QQr5SP<=k}6
z&%Va;MuwI`rZtvMvz9hDZ!E)YS}I?#u^i{%b@H{5+~?9#*zrdEe{5Pht7#+)`?*e{
z8_DP_I=WuGkyNtjsQKT9@_Y^*-8<h<Cg;*o`*{szxx6}h(ygKFmQP2WD>Rhz3+U*1
zdINc>ppLrTXdsh9bo6>z16iu5j(Wy6kR6KY=uM3VQd5E-JHqABQvCRSxcpc~M?Kbu
z%iQI4^lDhRY*bN4UBkoW(8@Y`7N{>*R@G6bXZ7Wk>N<L~y}tZYQ^)rctuG6P>F7>G
zeHl?#M<P#sIjp{puDq)!mo?B)qXYHixkfrVIlZ3z+(bt;TGo@<B6PI3P(4{AN=K!?
z*Of6s$DcpfmD8c40=l|#Qwtp}=ulT)Yo#M^iMsMz8y!vmS4U=TucMR;b!6oZIvP5^
zj%?jYNAJ4Vkt1W+u8MW!g04EcZ3>eIy6dRP%`kbdr;d&;50i<#byTi@n9R~oM{8<^
z$+G=*l*3t@*Q1VR#n+a-2kR(#eQh~)sE+y%uPv7k*HJ=vZFz7c`;(=%q|t2uvs&`Q
zSRQ9bEtxr9M=QqHl6fZS$QMydmY<@d@p)>=Cew8E>0M3P=|9fPftqsYOdVaEUQ^DD
z(^2J?HRV!`j#d|{DR=1DuWvQvX@ic&oTwr1%;xxOYsfcqb%YKz<e&L$cZnL(wope!
z|5cYcm*~iFp}H)(Oh-xcs>{kNIIrES%kWh?x>}*SlxuWU$y7~tT&JU@H>$}#8+2q|
zR!t7uq@#YZ)#Su2I=WS(nvC0~qiT+-a?TDNEx%t?F5SiL)>W13_UNe3u&Q#~KCZL+
zRps6TI;s$;B99!>(fp@X<f$V%`nRo$Jbz3_9miFXS5D~YM6)XL#wi^Y%3Vd?KBJ>)
zZ!61t=eW-HRhID=bkulSW%=-ujy5!}EFWFbkv+Jwe0)tuy}wqHk8f~Xj#ZM6NJpWX
zO7h`t9sSq7l8nF0byuvCymwzm_5W0qw;t&D|HvxJ8;^99I;Wz%{DkA$wW2)#R7VHO
zRg@>6>nN+Sf;{|EM+2@^kb7S1=<<>Za_d_i73o_+u6?hgiPb8|B_DP4&{|&3{;cEQ
zCoeB&e$|n7O?f%tJI8%+c{%i_j>77em%V;*-FeH&=s!C8`na4_{p0%GQcl)O*3q)j
z<z&TF9VIp{Ckq>O)GS9incc+py(%j$89MsCyR1w!>nLJ!S^3h+$3<EG|0!;tudF=b
z<a+#6Ms9U;eh!zBi@ZAeHnWVJ?q@&Sl#zq7=xJV&GBP@wp5Fc}EgR<0Q}xrOWtm)h
zQX5LkoO$&0xKn9q%&VtTrAy1V`SdhCxs<$KKu^~$m6Cf4>M3YpDY-aAPyKq9k`s&Q
z>2Re|vRkO092q5L<KlX1LnUR&l6qRZqNMbc($kOrCFR#Lda6^aq@;2@kF$i_T|rOr
z@g?N!N_q;}P(lu=qNjnwOGs4X@xn{UvNiN%2^5!}ntBq?ipvkR^|WYvae1MRo?ebC
zF4xp!`yz_V3E_Ggp1Zhg*HBN#-xiY<8|%rsubA{S(UWRgG5Mw$``f&jJRYg1C&9(!
zd==04HB|POdg^;DRE9U#(@u4$%-vE?zuSe%FRk=cvskD+(?(B|eixMs+Ue=+*`l&v
zH2XKZs0{0<r>HJPrN5J&f488hd>*5x+o?t5?yh>uakYq?+FeiW78j8%dg^IO?;^5L
zZ;oe`BJx`wJ>|C)mdE?)sq^i^{Bs3*TDhvQY&%d-&juEjMF#6BIIOVzHbhS`?htuo
zn4VTV43X1E=qX`ih!mqZ?ju8Ft}%LwZWtn;jn&h_tRZsacs<>FUPum_sHdzu3&|>z
z_55YJLNaBFp0tsL<mqX8x|FAo{O><Knco$Z5i|8v_dr4Eou#L-(+l$VB=xkvML{`N
ztEX=T3(8h{J(c(tEORJ&>V7;}-k+_fWtw2QU@p(oK3KM%ujk)!43^m!>Z$Rc0{pyK
zPZQ4-kcK6CIxwezj9R9rFI@^q=W;z2DOZ56?|SNxmS0X<t*6;n^UIoR^>lG@ewnyV
z&-Y==FSl>dQ^l(JWzS7|>TSs<^Kaq#Zs(Ktw(9x!DDz3pcCLeg`DFc_T&H3A<lkL-
ziggFcZF~M7pCH*~AGg~W#GhZYe<OnA#e;gP(lAJlIjpB%S%YM$qa3H_d1b;ej>C?;
zQg=enzjKmThMi(RBlF5Hr}fl6PhPq7te)cD<&hER^>k=|9{Klzp59H%BiCKhQ_dE7
zWb-R}zW;h2nR-=EL%-&h8?Wp6_o#Er7B}^DU7cH|lAe;=<(BJj>#10=+)~`tQ_J7E
z<ez(7M`v@%<?(vjIy;wa_)t&xV{*w)kMxvLCYMy6=&5vSPFdwCubV45<)deMn!G5d
zobW<VTYBY`g<k3DPUW2P>}x%xX6BGR-|DI8tsK(!j@QM?9Q=K3J&hcYLpJ%u@u-zU
zzWc1F^UmyY##cRkj?XTOeAiR94cX<HA6(bNv&)!7J-<JeU8elf(~Lkix$uvkwmr=z
zEB@2dt!>%l^&~z08JkV^PT_iMmQ9*cxn6Q*lZ%a94{x%{3MM_x+?!Qi&S3kdWR+da
z?7z$^|5)_&J%3iIwQ(JO&LRsrI1fj%$OBIHYgQK7%&n)<ZL-J&kDeA6$sz~&c)Ys-
zk>S_V`oRG)H;aMZc>JPBHUkyi>=*m88>nX^zi61#Kx<$4#GPCQdO5)-y5=!Za9*GI
zme)WX4|v7+d<I(7!Yds44RrUbN6ZU0kYDW)1q&G{qL@c)2{F+0vu;tPh=GpBxW$R0
z2KtlY5>1L3sO%z_xLKU%sq7MMOB!eyImOdb2D;PVDSDJKki+2+AIlmjY`sGaDsP~n
z^&R3@1p{qJu#3@^4D@h}U8Gbt@coSJVq#ST)!AbcrfLQnENo(G4FkXbWfkU{2D&xF
zDyG#oP(}zp4l_{slNK?xu7P4YScIvbfpmY(Vq&;~j?6WSlm-TRSI#U(H!@JRYnkF#
zV*}OglPLx@HBdiGhWOabK=W2*h#rv!I#D}AJdHBY`v)e`Rv0KS+$3&F1J%f45>1*L
zsLS?raiWERW;RO~m0KBT#~Y*A(wgHm#V884HBeH1qnOvuKn0GZ2}gSag||r)<2x9r
z*Uwb(t)qeB^r@n2X9I05nJR9_80h+i6w#oofxdN15&ODvoQ=t%a1ZupX|kBx(?GIX
zvdHLVpn-Ri#GpRx*PtZvq%Ze({}at(4SXNve`0@s&U1r*qR>E&$FsjeJIFx!$Nv?7
z1{<h)?!O{tsDWDU`y(z5GtdD15fw(T{hxn}#Ul;0YSwRI8fBnEMShE3V+=&6eu-;i
zIbI!qiHhS5Wc-&X7ECZu_W6k-Wuk#fR!9_`Cv*I+{}iXE7^qd>pQ7+I1NE`~5dTd#
z(74q<#M}Q2q!0Tc8qef>J^U^<%rem45#NP1&Oqm~d>1`52D-QXn>eFoyPJIz!FmJz
ze)Cm~HyHT;YrcvH3g@Z7S5bM6fj__hA`Ej4RIbez@nN2UYXAH!8Z0nSQ~hVLY$4BI
z^0WB0i1TvclZaYkpxADo#M-3>8e#k>l9w51(vpt?D>&|a6Pooa4K(NW2a&wWKuZRG
z5Mqsi*0|n_HERvDdBc10d!2!Hg})a~HW=u@(|2O=Mgtui`%Zk^WZ>^Jz7sXK80f;D
zw?e(uKv%?D@o1ZYZhU+ritqS;J-!hmcXAzsyb<Si8R-6r*CNXv13id-EjsPxy8iP@
zY}&`1^GYP{XO?{>>KtTVc`0Td;&#1Wid%;b6rcG*<T=XmS@A-2J;v*%<_oduIOpa5
zbMftjfvydGE~=d3y!)Psv8OqnTb_xNXAE?*@iSpQ%k}>9sc3TEK>H>>73vEH+Mf5R
zxOUM%8xJH1-z5XBY>^=36$35&`a~#K4P;P15p>N!GeVyT|8)aRIP+MDn+6)z`LWQF
zf%+yt5|?iosPlqH!gibMsNy3Le%C-vZafqd?-{68zlY-ReO~vr2jW*e=WERaQRX4%
zug(L}>yd%1597tk$Gks`h!^osxURCq3ts~Jx&6Lq^vpmPo81@Vo*U@kn|osS3*HB&
z+!JqJ@_NjFPvm`Vps9!N3e_84|E=$e$!`tR>Bk+h_Z{y;x;x^{djnN1aYy9*$n&1R
zEgF9^khjZiG4iv4{-)j%8@}-Vw&<3)`_;hrUAZO9-wd>$NR<C!pcVWRMxB1L-;SFi
zE|J&Qx|?GEF9WrycT+t7&HK}n8^ZO+K!r!&5S9NK$eHbi=#<3kbmw(3BboCYd0p&C
zG0@?6*TlV411+C+O{At7XiD%k5t7dP-_fh0sfp{f?Nu=#gV#;s6)`)L_ci?$vEOW<
zuO+XD2Nna}yl`10Te<GKT^9N522zZdM3{s9U2;iucJlhKdPz)laeQxI6wBT0-++ta
zn8!e$oEO9+uYoSFzaakkIBxYXh#Ua}O-nd0Dr8Y8X3Tk^%BoPU9Op%!YzpPveNIfx
zuF#LDb7ENzg|59nEB5D9Xv6fg;zllo|IhlYc$-_H_Q%eMv^)w`Y<EUv4^qgTcv_Uq
zr_d|IX;Ck~LPtuS7Oe{?H2dNy(KlG3KHX1=2?Z6ZlYUYtg%rxZ^rTo5qR_{xC&j+P
z3Z1-tLYyz6(7b^s#Qmb&-gR8O4OOW2hU4OQF@^l~j|)q2g<d8c6In|tw13PoQLvOk
zGjkjhWlFO>yN`+*WfUr@Iw~5KRVd~C5rJ|FU7dbJM3+}+X~83+M+Jpqj~x~RDk@a7
z-C;4Zl0weJLt<iOg&r6Vi5XSc&r*kkwyHwIFCG+gt0`2!`$4g&x<WqV0kOP>!uKUS
zAXeApc2y6E^|cfldV9avR9m62f&0bQFohh>ePVkZh3>51CwA0TXnB2RJ%xHD>=irf
zD^z~WUa=!wp``44#r6gYo!+%aY;CAeT+|-1sgXj>-|rUd8!P-i&~CA&i9*kVcZ=ms
zdA_5&#NuWO|NrqWF*kzap14!!A{F|l-zjE9DRjK#PBBTP(3A^1#3-Rq<8C{|K&g-`
zZM*0Rg|08&E;=+<NU5@2G;g6$%Ujz-<CdK70oz2)R_woHt0>!Ap~dUAib8D^>QHa1
z$lg}r-&flrtjs5)wury&6k3*Ti+I;wp^iH@i}+|hAGujv?4Z!&x0}R)j@*ChCb6!Q
zLhTA{60<w=_(wL1i7_0H)*D4^7oPve2GORgLMq(`5#EjME51RL?yk^<bL&OU9tutE
zvR<S!!&29Y_dVIah3f?MQfP0bb>d)eg$CYSD^~PTsCevJF}<%sFKlZ>zkZzGHEV>7
zRj5^+HKI~~g**>ei(CT~IzM8yNM=sRvRWhzRH*XyRpR6zg+4W1B~}eqXwB=DV)78K
zpUEpl*P&czK`TYQVchTF3K2Y9p>Zu&h%{#TZ_CBw5emIgFBgYKvY(;L#k^7M$C+hf
z@MwiHIxQ2CW4JDpmWrZdxqjy_73s{N3QNU<aUB0^OT_N+3Qg*>M8r){`1{j~Mc0YE
zUREv^)h2P>*IF!m%trBx#H+~){T{kV9Gar=eXAD=?No(YZ&@h1OjF3(XrZVyU7>w1
z76==&`-BDJ!G8*6&9gvko}tjGee=cGnH(p~7ZI~~{?GG7o;Zar&zvXTGe;JlCl06;
z3OPAfOxGxMGkUIQu4O;}%n|u@3Kg3(M|@!3E;C2$({tP|&lVF69Pgg9MN@_C{H};B
zvlV(@Oc9TmwPOro%^Zac3-qGjTwb5ob)x({g(_LK;xF^R+FEgJzC!nhX~dKT3WaV}
zi$)6-8u2ntIGN}2#EEN**#73TgkiBlU1rS`&6g;&{p1Xhb*VzhfBqA9n2pQ+C+05W
z{iNq~(PBB*<FaWY%L*Rv?o@G;ImkUl=vFHH`gMwkSjG7mGg;V}&2~=`XI69Fy`Ly1
ztWhXFc%rDbR-ycDCx{=+Zu;?J%Q}TNo*yT=uUF`E>R1u9f%9E?thmh_7CT17ZB*#M
zn$e=}Ca%Yaqr`7!%`BtDmdzZurXxk?Eeai-G(u$E%KOfN;o>~A*4JTT^fra>|2IsO
z*sjo_jzh&`=AXGkgk}fF=jvclYo|hkGY5%J%xyIWi6y%@u7d}Prn?m?ylH^=&Fu87
zzgV+Jp@lj73%OUJTdG)*%ydofC)V#%DEwGof&DyBVjq#r+*7iTSbIRB4_$kUsDlax
zFYYCNG5O9zV(B4;)b<`C{4npgb$W>R%)}Ahh5iWVeS0@i@hGqR*Ih+CQy0`#j625l
z)S`<ha9p9EaWUc)v+(K8qT2~xXa710Gjn>mPGa3juE$;-MZ;5E&&xZASIn&UqQ%tH
zynlMyi-Kpk9vie5Cz#8|wi6xBay{;DEB-Qnzi%Vvo>Qn$!8W4od0tO#TZ>D~(fU@R
z+XY^q=Ua*t=C#xoV%|lLU!@kJ^d<Hywz)XVY`O*_`ZCAyp%mYlivmK-xWfK55hCcS
zLT@Lk#7?Gnf0Sr&jpP0$Qru^@D-tRCT<7}k5FwJ8Yvwc)nj5?iU2ZD!-Q??%sfpOe
z^j2#kY7y7NpvK|~v&Du+qTMaNJ|r|0Z<q_RHxxr}D|9fjfk<b@PYoC9J6tD+>x&$B
z70Ugio>;}KR=l1lc~7A>F?GdW=7<G#M6LS@&AlEb&N6pdYKzEtg>KZUEp9VE4Xq{G
zJy6KLxu!^97JgAfbbF{!-P|?ATV}MZF8V#<ab{E#UzmpDRmGsk3T^pSMf_l%EmcJf
zeZuRcTV;{R{Jpr67?!}-F{&tjGD95|#E_?aJ+50pd}FpASzZiy#@Cna<-|wkwAW=t
zujjna1(g*qnLApP5uIM}dW|bB;+YRml@iTgD)jYlNpXdlS+=BT@QU~QUM0j4W{Ks+
zMa9>=kKZjOHZkE26~S+Ky@iL0dCcKsiV7!l#;zh_!dtHIcZJ0d=B5ILMUQv9j$4O_
z`^?MQLZaz=p6_fyahUlbIarkZ!11jRES50seF_LCGv})OV)RFaip1v=Z<!T+L89d+
zh3Yj55~rA|@p(n*&m6bCdBh@S?~l2KnK`UbZZY5s@5}9SiFl^QkW<wA%6YwzLu_WQ
zPRlN`eB<?5IlCCmJP?~rJY$|(lT|eOuF#c-S;Q9Rf<Qp!XKtG4R}K5Y&woC9Rq@QL
z(H>RJpL~71<WenTeyZwJ8JWrJ?5dbVe*TfwraHyUHN~PT_>1lTmZ_S=tk5Y#^^_TQ
zHC<KvH}7LLjH<=VRvS}Qf0!{jQdBMeDAadal4=KY=#RfDCv#lPA656iye_Z*QXOY%
zY9*?2{^L5^{6jU6xj5H%)dl9N|GugUB=Pkn@v~|;b4%Axsw>Q$H$SKfCiC?+?7eCP
z^WfIEs>{qHdETh<r6_c4<}1}8=84}gRA-o{x<6NCOXcS=x1Oqc{GW9bRQvzW?T=N~
z|1;>3s#O}di+iA2%RKS-zUl|_SkHT^Iz}G%&K;G8d9eO%RXlUwPEr+4=k<{PrfMK_
zo94Re5OZVFRaGW)P46qJNE1J=x_3!6m$|UPMb%@bvirO$B!izv1)o#(Wlq(dQSD@o
zO*y6d#T?rAq^d?H$1DE0Y67!MqhqSm%(i=vs4PrXp~I@iW`!CU4ytA`tEcT(U1pYv
z-KTOgLmuu?HM4M?HQBA2#dPi4sk+Ea3)!KvGQTU^RN+?M|BPEylbHAVZ&n>;UVOAs
z^_O|5=>}Cr8^`&;I#qw>k|JwW8<?6ot5wgK<4h}6x$OM>bl?h=WJW((rkcTQ7O_-y
zoLT+QVpSruSm+{Eafd=V<}FZlVwyANsb(|351Okw$4p3=t@_KHHp8GQ;pFFO-L$F>
z%qn%_R9dDt&kWUZ=Ih^6RiBwhZ%tC=bMbX``*>9Zvv=GW)o5nzo+DN3nSpx4RJWP0
z^9@!RnFs&%SCw@0b>wbeRcmIaUA<J3m}RxyRhyWm-d$9;nYS8rQYAB22S=+yJPHj-
zX`^b!tQX%>HHhio1J!(Hf?lOM%G}y7LiLO}rg0OMnb|m`p{kfyp=`!_stD$@hheJz
z%&q%ts`Si}v#Y6gGV2ehth&kcG_9ce#=Kvotjfn+Wh$vE?c;nuDW-~GRytHf)rXlf
zw~%T&^W2~Us#Q#FWRU6@vsJO&s(5CQIlJly^X1blDmSx!4^LDPKkv&ywy4_7=sW3A
zt(b4sNl~%PA>oNpQ<$kqpQ9EsXY76(wT&6*^E~P_b8*2(QTLc35AH;LU~Vy7k4j-y
zY;rNm$2@F26%`!dxEweVRi1faz`m&Z%&4L}qQJcUWMfnev+caqQ3IJzB9}&uXLdEu
zi;80&>7k8Uz&vwjQq&semGEIv+nKj^_li2ij4v1+b%vQ>P(@v1zBJa0y2pG!pmJ0K
z^YfEpQE!+(B7>qnGavNuME+zx4^NEz$9!AxQDhqPi}6%sCNuHL#z@=$&-c(qI+-5}
zMn`&>zn&C}^f5mbd=wF2el8dtktNG)%915Z^FSZ~Kg-K<vm7i7%fw1y{bqe*y=T2(
zJ!BE<BI`J7FKZ)f8Oy+$${NAy&1%PL%Bs#P&dSNM`UCjMdd9lSI>=hX(y~UfVpvUC
z<ypB{MqdE0S(jNmSaVn-S?yW1S@~H;FOSDM$y&jh!0N!N&dS01=?UOEYZGfKt0Sul
z%jXW@E$cXI9;+X#E-O3hy(@rYECZ`6s}jrN4B#GX9cwr%oE2~c@RYTcHHsC^^4bG<
zz*^1f$Ew6iu?2936~~gS?5u~@0G6}5vWl?YTG&QbUseg$2Qxor^=1`iz03??C94A~
z7wdKg$BosPm2To#vIen2SqbR@%w;uYr5OX*&Faa@#k!Ifz&KWERzhk3I#zAgr<4E|
zu^O`ylX)&y1nYMa|IKQ~`uQ(_C9H7Phra<Rtg5WXe*&1yD#E(-oBd{ae{s%OlJz~2
z+p@~BuKx@mmgW2rz<O4FR>JoHMzgZAwtfqsAuHi4*AmO~g=>UWops}L0Nq%BJ_Vp=
z<!9~u7(hMNtq**T_49oIQ&|3Y9A8#R*1@*{G+^C)!?nYD{W^dFtUs>;n8dQZ<T$Xh
zvzELFAego8IoB;~>$3pLvUWWUpdxE;0_T*q_X$5{?Rw1TS=%0Qd)B&#0Tg5{dBF9@
z(#Hp2zt8bu{k<2!K-QbPoJSVj37`?{@NLcqYvru~vaqHR=ip`lJy>^cu<fkf*V!(X
z_F4c*S2>?7x)MMw*80or?<I~Q>-j~_J8S0!o}V@DJRdv9^RPCb<#?XqI$_;9&3>@v
zoeJRB$pBih_MYJRS%Z!TaP1h^A?v@R-2VvA!<v7X_k%+LG-0he$o?D%K(N;D=NjJ^
z09fnyvVD63h+?hW9l(!WTraG-I|F#NgXd&T-OlrG3!nh2|JDEwZQ=E`nftSrY~uWE
z<e0KXZQymip5wQU=V8rT8^EJA90yj9)x17daow)uwyeP`0@$;h^S_MeU=3Z$F<Zj5
zx0uhfVi)mVwUBLC!2Mb6=ks{;xE|+n{^tZxhc$9`0NWLAV+bG*OXxWlI<6mW03S76
zZ!D?i`ikSRXYrbx$?;;<o53;rkLztZudiubS5pHBVTmc6lgR<Boy75+$ZKf=kHKm*
zp8X!j``K9beGJ$7=m0WD@!DlI8_DNJaNP{&91i0g59JsR;k{-suOF5e#J&vVy<`B#
zx_<ztW4V7n&P89gg;lB#ub<w$&-LPcs%HS29=sQIXCJz;4PAL3@4|M(@Lu0JfFM?x
zPV9R}_NxQ$ztQYR`v4}k<Mq&%bJ2!l+&X}LtpYgJlK1Qu0o-rS^#G2C<Qf&6cU1u9
zr~q7%Y-0rP^Q@p|yat-`e$XU<VvTtXHsbnj$a6K|T!gb9^_lhfaa}%MhtG#`yV?O1
zuEn{j$^C0^?N;aUs`5Tjg=14WfaFS?+lsvJRN(!-JnzNjIM!vkKFV<2mJVP;sQ?z2
zWPeNWHJ~`Jvtj{s4&`_i4Ir!t$E7gmG=y_qknIlUF$!@1`~mFG$8{RS@yyFLlP7@a
z++44@xb}1Mn##_x%EmR9mFLOAc?|e5!|z95pC6H4KgxLg@VWf>>h$A=!;kHDKQuNz
zZ}p?G#gD>fKhiV&cx3Wpf4UzABcDt2BRtiQyeWSCO!DLMKR;If^<%^z9`m;!!N2@S
z{OQNVAAT(U?nnP`euRDHc|QB`^phVuKKe1?gC9}vd5m{{ynExvzSn+Ce#QM?`jPX6
zAJ3opvE`{B!xH?c^~4YJBR{S@^ken|Kib6mk?%gYx$DQeJAU-J?MJCwetfy<$Icsm
z48HD1`D=c@XDC0u?8ksheEy;zAI|%+{+u6O&-#)7j2{n9`7!4t+i}7V>oGr$A7vko
z_)+?>AFmFw?Fal2`+4rYejME6N59?NZ<il8cla@7yB`&|al0)%#%7MkCZ2DDA1l_g
z59|E+w}x$7?FUx*k+Op4UG9fm#>bcVv1+j&O&9s`ZGj&P=KE25o*ysfa9(EnQBvVN
z==~U?^CO#<W3Fa@<NWwDliSYlqso7NzW1FUL#O%?nC!>4Nq#h&=*R2veoPwYN1m~M
z>>bTMjq>Bo2#)h`Ke7+=W9tw<>JRqg{y;xs2XIbf{g~U&kI=q;9O~^yL@z%c_uyQ0
z_an6{*FYD}O^hF#I`Nzx{WufNv1reA(AJNhZP@l!evE19M`m+w3$|7Iu|(xZp(sB#
zMsQs<^J7mFKdLtN<48l!e*-^G)@K{)@mO{IXb|Sd*;*X8ntq(F?nm8f9RDhQ)U531
zdj@iBD{w8A^P^Z<KUSA!TS~FLCH#E9T0f?R`jJ$G^IVvHEaXRYL5^7g9xFe`E69)H
zdD)iS+%~5l<8%1&Ih!9HvU2?de5m2~VT0F)Y#tvbyL^0qTp!xneK>9Pp_Ijkd6_<>
znSAJ(?!)yoA1bH%uq4?B(?34;*N4l$eJJzG2j!;^iQj!_{mq91Uwp{**@sadeTaYW
zL)CXY&Kn<ozVbo7^kLg`AM8(k=$_!i@yFcukq<*2_;BUE4<Yw_7<<QuTeo~DMm|iq
z;lu4~K7?N7<ClH7anXlD7kn6Y&WCene8_Q{?KtVf{^LGaj{4Bzh!3j{`S9g{4>kAu
zFk>%|wcCe$yL{-i!-rkld`Q~jL;cM@#BKC}-}FVUbv|@l<HMR&KD=GwL&@bn3|#8N
z?#1lWLLaIu@L}XU_G^w0e-wUf;Q4iYUgN{JI3G&S@}bWRAJ$Iy;ptQ#a!+A9Ci$S5
z;KSK*KBSECq0(p{`i}Hr<!~SF4fVk}*oQiU*zW;8tc&&GeqSFPy*VGfeCXGMW895n
z+r@`}o!R$JKD6w>`DxFwYwN><);^e9a@<>RuE58IkMGaTenxQnralBW@u5*8A7UH$
zpw#zaUtR7K#&*>5A%9ID>Q?umOI07HRQ6$YMITO;_u*Mt&U0xWf=c;Ny@U^~iuo|O
zDEm;D>!T323HIS(e$HW#53W3%gWTLMC+9P}4?VK_Fec!I-si;{j~Dx0UR-i`@yO=I
zCyN)UnO?r{uowB#y(pRHMU50Mnk0GA>aQ1FetXeB(Th<(yqNmU3+)##7JTwz<p(b|
zzVl+|8!ryL^5WPFFU~yk;$ngq*B*O8552e(@5TLlUOc$NbKUad@lDos)>VFdnU7!O
z^XIwUS#E!t`<-OFj(c(Ts29f%dvWlf7rXX*v1zXtt9E;_a3}k)-HYj4y%@9Ei-8-x
z=(gUAHfz0Ty4s6cE4?VQ+=~KBz3?sa!nnYTFY~;3GRKQ6iWi6UUaZ%8F<b4$_*q``
zp5aA{>0Z>H>P6AX+-HIpf5v%{Fvg2>qrBKM!VAMNFNP2CqWvH*!UlLzFxHFAK3=@;
z<;D3PUTo;*#f&aq^y=(IqmEt_j`kv>trt&QdvT;C$Evv(L!=i`DlbAKy-07$em7>n
z8hSA++>4lcUR0^$g}as)&uegQs(BGt#fy%WyeL<J$13aPdmDSPwxk!sihI!@)QhY|
zym(Q_iygu2M}GD_$cyZGxPMMBwr2NYL{=~A20U<hJs`ISi<}<B*gXifdhjXJgWV<%
zMjAb+nd(7Wk_V^$dNA#`2MrTFuzvU8!dDMweD<KxM-MFTJUH{l!_V10sQto&e@{Kw
z_r!xik31;(z=K!!JXn6mgVwh^@ZRv?{5228U-6*gB@f=6_h8vs51OCmaZY$}=$Hrn
zj(CvokO$ZIdoXdY2W5AA@N|a<x@{iR+Ty{7jUFsm??L!l55BJQV95%$YZ?E&nEhDj
zLH+sMW{wB56%VTGxv$29>2V&EnCZcd=^nn$c#vZ<&o#k==y4vTj%NEtdJs0;gM=Y$
z+aM3}4&d|sJZRI$gP%P;Fmz{My0Yz^IZhotNNVrFoVFg6YVE<<7Ca6-_@VM(W+dC*
zjN{jsW7E)shxI+^U)KX;Z4Z>19)wi)U{4jcy^;sF%X`qJtOwsp@th?*aE7v9MLZ}J
z;=%S{531$&;B;OOB6E9iCx-_evT-Z}ZuIlH@!jplNT-`$!@4oq;)W%|jhX3gxKiEF
zCcEMN>xTZf8~&fn@BH`+AOFPX-*daS-2N5!d%^vm@;Fa;yoWq)yc@6Xy3ygb8+UHH
z5qaH>(^uT6cFB$H=iMlD){O<H+;ARuWBgG!zvghG%K<lT?{y=5w;OwQxDm3=4P~<%
z=^NbWzs`+^tKDd{(v98A+{m|t=U(W>k9lrH&vE0d!HrTnH|DC{NS?`K{pZGoseEj*
z8-@vPB#w2X&1g3ck8mSsm>UxYyYX~@8+BscSkcFgw4Q8hcRt_6jhvm`7}mj!o9(!N
z8#iXObo29JH);qs=0v*jsi_+c8oRNi0ncC0jV5*6SXPVwuFm#Vbz^ZQH$Io=vCFdk
zrQCQ?+>MH%ZcHug#;t;G6fEGzz#un{<!1kLxY0VB8><5@eD=Cf&F#VzhYMG%E@U&i
z(81)w+B6qFCc9Anp9>>@yKwZU3#M-_H2mVi%#YmmoeQ4VE{K;d7@oOs^N9=ohx|C+
z1?^ovf6E2O4Q_vp$G+^su?sHzJ?lb+(=NoGaADn17ZMJ+kmG<0QF~pOw#$XX+g<p!
z#f8F~Txhr61<e{4POfy}$1*;)#D!K1UHEUF3;Sog@J8=KcC8EHaV`v=;llE1E?l1M
z;@3hh6ddP5<Y*U0jBsJ)P!}!@a^ZV_7jpM=p>A&%diLP4ySlKevkUh+xRBJ&h5T(?
zsMpekZg63`%7yh2E}U<|^E7n9QlICq>q7n7F2vMuVSH5=7FBX#UwQVsj0+!1x?nEm
zLcXFdR0(lG70h$wb75Q_7v|)2VPiHIzpv%QEw2-ATu%J6JK?rCkw4RkvguCLO?3iE
zPQ?6iVql^Z6TUm4`QpT)k4~(A=fv*UPQLayaq+1Ww;wz4_<<9z?>X`1wiCZ^I+1$K
z3G-zqoEMz%opmDHX(w`>a3bia69o=AQE0yth4(m7WTz8Fx3M<!-y8VYS|>tQIT5_v
z$+hi7o`p{2nCC=5Vf%DWSk+D#XFBnBx)a~0IPq?x6VJvuac{H}S4TK;YN!+Y2RX61
zzZ1**I-&G(Vrq9MhIetIXD26GM?2A|trJyR@m$TF$SRyjk8t916DJ-tbmClnCwA6x
zVo5D0rdM}jKouw2RCJ<FIVVC(JK-(vL}F1V9)>t^BG`$w`J9-U$BBM9ols?SqFlg%
zEM5nGIvu!eb6}6zf!QVp2B$e7k{u}Z*8xYO1Fye3aO#T#OFud=;++HXwFAXpIFOOx
zz{5ul?230_=3NIm-EyGP4eoQrfhQOF_&EorpLU?l32uMXf#ib@T;0dx>~<h_hXXaY
za@&m#++XLw+SNSo3I}R0<zovSxHHdz<+B~=t#|PKupRg}lWmyJ^GspeCOVLPoCA+W
zIrzDl1Ko!>P;8(BANx75y|)8{dT^hv4*clk!0u=sx2*%^S~>6)4s267&^N+?qD>rl
z(SYZu=RmtK2eQ^=+p0S7UnK{^$~*A8G`B6mV~0ABr?3Mzf*qKa&w*-r9Qc&OffZRD
zXzsTo({0B-haEkvc4W`A<DAisVJUVL`e(<@Uv`ZDVMmFtcHH}D$K-c*lzPp7KeuCI
zf*r*k*+KX17<I>vV6yXd(T>>5c4WC=$Nn>RM4z-H?Wmof3)|6Pza6i4+c9H@9idz8
zxUkWVUhC|zuCin8ay#lTvE%6iJI2nnBd21=Zmk_rady1@kLR6gN1jQ1Y@8j<M%(dx
zxE&*h*x?yq=X-|PQMI=nSGwELxr-e?I@&R<y&XB)*s-C79o3{A7bERx)6~vu*^c4$
z?Z^nTLtoR5plWt(tYk;U@^&06ZAX(5>`zfU+K1TjqJSNJgY5X8i~Y-PM{2-^sa_lG
zP8+`#x51Zb!|Ze$vZvZG|DO%He%r9{2lFfQqYXLU*)Z>w4OyPspnqb6`+*HJ@7a)f
z%f_!KZ1{V{hQSwY_;A*SuBU8xc+3VIw&CJ_8^ZS3_*!H`v8^^N-Drb<tqoIF+3;(b
z4ZRlI5I^6BCUb23T#wsmY*;YU2Fo-XhEBHO*?1cw$JlUigbg7>ZO{$mx%%-Oy=@#L
z8!C3OVM#|D-#gKU-mPu8-rR;t!iGf=Hl#MTA*O*1XX@Hev^LvY-G=v-ZD>}(hRtPc
zaFpOap*EZkv7vCVjqiVHLqaYas%K|k16F+VSkcUB#Tu&>DH&F@GFq`U*$VR?E7~Vo
zvGbc1)=ySMzqew?Yb!FIThThfij5DgNV;c5#BD2<-mv1+6)S38v_gH>iU%jH2t8)S
zutQdy+-HS*mlbWd^BkM4_`KeVs%xy6w8DyuORVrOu%gXeE0!Cqc%`wT#4IZYPPbyu
zWGnuRx1z=vE5?nm;`k6N(g#>kub&l@d-1s4tT1-ABCG?SZ)?S&mR9_hR#b?xqJLAi
zub~w$>sb*L#y-`sLRZC#^A)T}En`Kcl2-H$wPIz66?Y3*;mm7A?Oaw2&c-(SEqpI%
z3v6}^s#z@PZL(ltss$JRS@8Rp1%-cDfG-w)-^GH>Z!Ea?!U9u*1tlL@(CR)Pziq*W
z8y4KSV!@va7UVx`L4%VP^gU{U{-6bW_F8a%rv=Gd`P?Q8>aMe(>naPTF0)|GA`8yU
zv*3loV`?oZ5NAQ{|14-f#exwNESNpUf^8!#xHyE{4B#>PT9B=m1*N+29GxwEuW}29
zw6S1D3k#MB3wB3XaK5nx55g_@RL25iO$+>0EhtpUf(qp<s9(y0=EW@NQrLol!4`}U
zvLG&(1@p66u-b3NcDEUa>}H%Xn{hSWjJqjjB>XkwO`;i}znPKv$&93TW*A?YVSZ+Y
z<FOg;cr*NW%*aA!WV>cYj!Ud_X5>7@JZ47rLwtN6pWkJMZ!5RoXoh_)_g~55EH&fb
zLNk8OHRF@PjMo}7p3F4k&NMTwOfuv2I5Q56GGp5?Ggb{UV_vKovwE8`w!0YvV$A5=
z!3^2f%+CqTC@;+jj^sHSn~@rB#)mp)+^=cI*{WvjtZ2rPvSv&#X~v*XGunliQNMs0
zCGxUeIoXCRX8s&06X%_o*ka9uAtMvR(lXIDDHAn+XCmK^Oc+0B;`#eboO+#!RnIdq
z`AH^X9%LfyZYF{#6aTJe;@-tf>^_?b-N{V!Ihu*^gWPv-CVub8#PuziSid0?6V_y+
z)rw4%T#^aXeC{(l6PtB>JT4RXFB65QaQpF@xHvi!i-z+!gELXRe<tj`GjYFrCf3Dd
zVrYj<)NPvycZ*EKi%hJE$i#rgnWz@dV}@noa*a&Pu9AuN6*5t<OeWqH&&2j3+^-<F
z$(M<gT$wnTEfZ7y8EELvfX$YHOPLv%Wz0ac<P11|XYhNF8JO`U0}Vc8Ameogjz7=9
zm?s&i@*o4>?_^-h%?$Lont}WmGjRV*2J|N~(CA18Quk+I@9qrr+0N%SXW;fa9%oes
zYAnmZ=Y<(qF*gGoU}UH>uxCaFx=qbMmWdfSH6{ZCM`R#qNCqzV&%lU287R~v1J`0Q
zFscLp-8O^YgU-Nkk%4>>893J{1F`ipkTom=hpK0wQ{@a~mdoJxf-?|NECXLcGN2U5
zK*hWnxSNCfWy#>r1WkM$HKCQogrDgqC@ChC{cFONpC<JFYC`4*6PCX*q52CGZa*<0
z_JIkOJ0>i<X+q_zCS1K>Lf11U{5@`h?y!lUvzf4emkG_bneb$z2?N)fU|M0qoFyiN
zEHGiuY!kwDCfu53Ld<j%zDzP<>^KwbBTbk))P&%HCT!`;WA`-SL>Cj9bTr{+TNB!~
zG~t;rp;v?npBtGlv_8*S+l2AedHhNyOe<%Ct)vOFLQQZLGC`By1W#@gwAoE?`_rLz
zr^8`O$BfK$nA6fRDJdN(ztS=4dpdr8N=N^9>3H)p9i5-1BmQAJ<h^uUpmc;?OUK@e
z=_qkF9V<?xBkK_!V}Cl5cX6L>>3F&^9ax)=(<{<ZVM#hx&re5|**v~B9badrqr<dx
zT$-4UDr3{JYD79bgVQmxe>$G`PDey{9=mfof}+zgt#vv+A|1`6(s8g!I`TJ2$J9FM
zcw2+pRY}M8^63baO2^P*>9`Y;j>-knF+Wc_eq~QbtAG)E+(ra!Mhwg};%b@^#gdGe
z_REN;-;Aj7$%wgcjrjb+h(-xUtaxC=?>k1QZW^)niV;cYjgY5}Sa-~be+P~Hy2gl=
zJB;|b*@%YgjhMg6h__3PsJhUI8FP%dr!%5RoDoB(8*y@y5uUL|v>VC&hZym#zY#V2
z7%{!O5!X8#ku%zenAS#YfDvCKji}tjh_T^DoC-6-THT0dm5tDqGlEJQku}taR)vgM
zkk5$tTt?)|W<*<G8WuRyaL<y4Y^F3IB@MbiX}J6&4c5<TsP{e%<6fm<|I;*leVB$~
z_tMaX(y;Jq8g5+RHmB22>v$T597@B6y=i!~BMrXIX{f(G4Z~KYVg1rH#4kvLV|E&<
z>(bC?7WbW&h6@wZ@M}yO3XMpE7|e6Ta{pdwxZO1ksU6c0+Kz2$nT9bU4Xc~6Jq^?F
zy>1$E)k;HH)iiXgkcOG1)3B{r8Ym<UiTTrzGY`*^Jq_*ssTk`@#Zqf3j+j#MC?ysD
z{-h%3&s0?Yl8WZ<Q!(IGD&n4|V*SHZoV=Tghc{D^cqJ8{^QkC$Iu*5#rJ~irRP@`E
z%AX&kV!@_VY+aj*Q!7$&cX2A-%}YhHf!nK7QD8<Y%1uc{-SMfAqf*g%D33oN732Hx
z9NoEZ=Txk1pNgHW*dCdR^AV}I*@)+?mx`CQQt_!O&s~AXE1imrVyUo)q{5p&6<PD7
zB3JfQ1o=}?z?FhR))W*rrJ!g^3PS&+px6)AXVyD@{4xba5>gQIAO*p9QjqUP3UXgg
zLAG-#@SRA3^Kc5x`%;j)GX=l5q~Oc?6ue%Qg2zi!aC<=tF3nECacv6r%uK<CsVP`8
zAqBe8DVQ`Y1w#g=pj+P*wCs_BhA}Cq6wULrPC*u=@awh|-Y-(vmlT|@m4e+>Q?RT;
z3g?FV6-z;MND3O{PeJM2Y)iHjq<E9@!jX)N=45O)CSy)gGDiMNM)bF2gndj#!8ggs
ze3p#YkCJizUNY8GGXA@oj2;(~(cpA43LQ&E`hjFT*`18T+mbPVV=@M>Nk-)IWE5S*
z=jJ5ifi4-lW+h|Rv}AOdn2c&;lHnbej8_Abaj0)HbUl*MH6|IAqmyB8m5fI+8CxTg
zF`-d1RP~ZkpjI-zR7u9M^2yMYN=CcTWP}z<Mq*GhPUcL8I!iLzc#=@io`jDXN!Xj3
zgz<lq(CB9pJfD+r=Uoz(yi7uug#U4L)=^n5T_4utv5wu{sMxJwaEV}dV`Cx~Dt00b
z(%s!5-QC^Y9mnoGzJ9a5KW5F$uDRD!Gqd+^@28uQSwbeI8>jeg&O~)HGqjtofNuP}
zg^pV{^Buc+ZQV_PSvOY<yP2!o&A;m1cs=gs?7eQLs&-R<wHxb;-RwKt&A^l0WGZy?
zbbmKeySjP5r5kU#ZcfUGwWPbrT_$)7#k0)mrh7)Wh|7rQ7}rhDk==w1?&e(oZbtpx
zO~(Jaxc#FGiO*e>zU@No-!2xmcZoAsm+&uiv8=p{#=<UibGlfX-X-F7U1-I0u^_yQ
ziWglx^6g@VM;AFxU8vZ0G18)oXrnHU>vi!*qYJkuUC7_>5<UW9?^+j<%3Wli?Lz5f
z7k!R&;kmzy4ZFH%+9GVpbum_^i*Ttfb}#GV-vwQ0NOm!CMi&v2y4X3ki;m$!ZcrB^
z`gP&^R~ItBJ1P6tiPFbTe!cF*sH>A{t(}C`cOqZaNkvH~7xFv#n%Rj~N+%=ZJH<ZJ
z$)b=>;{7|>>Lp}cI#IOm<dtP7cT76@qu+_HRwu*MI<b8q?A`9fN2Qa6mpTbQ*NOD0
zP7;rFvf)4{nY)CIt)1k_b+S{YlOm~3_AKk9c!B68#eBM;PwFIpjF1~H<Od49zCyoe
zr-<ct5dO7;MISowdDX$R&JOIFI~ZQqfnG%iJ&HTHo7=(b^bXD>bx;}8!M5-Y5?^$%
z#J2-?_YOumb)aL@!8fxGE*f@FrPIMC^$sE)bui;@2PQW<_<gy9OBaN`Vh6IvItVz}
z!RS35Jl)now|s~2X>|}I-NDr5!q&nL-bi+^e?|w<lRB6*wu5KGJLnkL!Ir)q`1R~y
z;D7C0{n}39`*z`*YR9Ofoi|PGY_Dy{ue_bUMeUr+X(u_Yor#I<+>LIhG_;-hf$eB}
zx6|a>&MJp?jIG+~GHDkv)^;qk+Iji39Uin}eyg4CYwfI27Pil}({iGnr3&q6?rW!F
zM>{h&w{uIjo%A*B3}4xf;^KB*%x&kFL_3?O2>o&GG>&Lz&fs=b`?ZtsS37-vx3TM6
z8&)6MXnfTs@I!6FchN>jZ5v<9+gMZ7#?zcO($d=Kli0?V=r;62+sF@S6F#ywcDlA<
zXfNiLZ45AJW2=4}+L}WCNgF-xx3N~Wjk{Od2vut1_31Wd9dF~*p*C#xv{AgRjlLV(
zkfDv+(rx%JYomEV8>1wJo#|~np4dk4=r-Dh3fh1+HuV;^{<Pxrqm}AUt@M4{Dq>Ns
zoNH~xtiF|`%2r+#w=yQLRonwxxt7$5O-w7PVS*mm%1ED9*0~9JhgP0jwGwI~?C7`h
zTeFqvPg~i1zm?0Xtr%TxB}A!}veT`6Io8VPLt>phtsLIg${qPuEM-~=lWL`8X{$Kf
zw=!UME0WX1niE>ZU8a@$Ls~KK-%4PwRx*FL(D<!|uOC_%^tuI!&K6cTx3H(Sh4bYt
zJSc3zD7yvM)E2_yTSVNeg___NUi!80%cDiaK3kYz+rnJ)7NiVY*sRmSfoCn8e%Qjb
z+b!HzX+cZ51(UNa*qvy><8TXsds~Ru-a_KW7BXldU%G{|Wy0<P@hr1jXq(nT*Mt^c
zjcVcTkQP4lZ{bs~7QXy$=Ib}nK8W^8w2o#G^J(T&O*0?Lnt5B$%&V+sx>A~HjccYc
zqM7QTW=egV$#-ui-LaVj>t-TMn+bT{jJsAdwojWezTb?dYBTq)Hgi>}8O77h>_67b
z#)HkQ+TF~Yt<8*=Yv!MI&HP;1%)g79shZnNrbIJglbdlF+l=AxX6_Gc=3Jj<cK2vT
z`ezd}J~uJ&Z4+O*nrLWgBBQQ}fQlx86>H*tP7^27nvhFqVs=y$145d3=hsAuM-$;r
zO<3AAamTEQ!v;;P(r#jmS`%OIH&L$IMCjEfOq80qa=MAF$C{XVu!$bKo2c8;M8t+B
zjMg@xw6clyi<=lbSJ<7=MCPO>9LF@FI;@E;1DcrByNM6~Yb4`)BQ_r!x%|43b)Ah2
zZf>Nhrjg*XM$`%#*`3wM<djBU$2Jlh-iYptMh^HiGR;lU>>G))Y((9-ksW%CjMiwR
z@lhk*cN$T--pI;Jjr=~_NZN@;^bR+&Yi}bXwl`8G--x|TBPXSVou!Sm&1=MCW+UgP
zG%|Bsqu47N@f_I5**=X-?;)P&M+1(Z8aVQ%fl*xzlr%SBP}{)f@&<YqHV~WDfNDwu
z^Wqw43va;wMFV?%8tCWNK!UyCSvD}+xPdy|28`7k*zl-<FSi@;R%t*%xq<#?8;CjH
zfbyXR#_nk#Yik2{<QkZ<u7To}4Ln}lz?``aRLp2VZBhes$215mL<3L$5qAG>py+o!
zcfZv$`9nP!FYCG7UeB<`dLpapIaX57pWJ%f)9cxkSWkCUJ^CT_%=fRSz@wh4PW243
zsVBg+p6$=;d8t{C&Xam1?$wiWqn;C&>-ll69*dLpEK;Z^XKy`cw%7AZUeILfnI~0G
z+LC&X&a3CWL_OM*>zOdNp5S5i$PcKe`fu?(|EuHow>nHd)G_T<9ii=Y$TikcR#nHD
zk~%)**6}pGjzNia*hSSbJEV><zdG=!BiFHxgVuF4nbe`IU&lv{IvzZ(<FC7Q=wGj6
z*rhtG&(<;NL>=yjgzla?0=Cw%SWehjTgS?kbwn?!LwZgfantKqGg0)TL_egC*nV|L
z{Z&WguUeLWsU_rXEepD9@olL^qOKO_@><3h)?%Jj%b=86v|?-d9ahWjz*=5=)pFLQ
zmKxhycA3|bW>AZib}a!<YngJt7PFhR^uAKd-Sf3{pRDDGLali1YLVVvi;sLQV`PNA
zRkeIvT#Mq|TJmQI{YkZWjIL$K&|2>Iuchs;T6X?dL*$nlCcmpeySs)rEj1jdt0A_$
zhN*=$Xl2##GP#Cbu{DH-)i5fshI?K$)H>I&*0u&mvl@Osui=DN4GB+bn0T*-2RCY{
zzEs1Cb2XTq5VzVxHEi2cgV)v?ddSsqY;BG3$<;7;Q4JR)Ye<|{!{`Y$Tpd|M`k)%d
z_pL#thZz5;X56Q0uD-4&xucp9P1T&Qt|qFan*Mp!98IsrFQJ;Bk=1MsuExf<nohTB
zmOE7Q%(9vSqiV+M3Y}-w1V5<emufW|uU2Dpp_-~w)l5B7&BcAy1Z}V8t9&)<WU5hL
zRV`x2)#8j@&E6T+SWc{_dQ>$NhE#K+Up3A>t7-mO#k9{=oPJY<OJ@~LO;t>;sS<a#
zD(v#As7kM5L}C@YqpElwTt%jD6+PUmSnW_HzN=LP7*)}(Q^mw*RUCLwg}!PPDOak5
z52T9ur>am?s1n$PDzdj#@k_3Xh3f=uWff+Nsz{Tp;?uM$Bqmg`e`FQvgQ^JWBc9<;
zB?Es{BK@(F^RFr~ZLcJup;GuJD;Zu~$=V!2Pp!l#u9C>`N*V(z>Fr&~e3wf0*;aDT
ztP;oPm85D`()qZO{&xlMdL_G+E4gu|67yq~gdeD+d}k$}H&rrneI?7JE7`lW5|w$C
z7)n&)JE@Y)(Ur6gspNORO2+<G$<kjH?D$+EFbx$v>8!x2se%{P6=alDP@h}D$FvIi
zB~&mevVx^S6>RdU;HYZ_SM4fzYF;5?EEQrOt04S|(79Vd#q|o>l`Hskrh>nYS1|OT
z(A`zR+|3oNT3>;jbcKioRB&Wo1!pCMok<nk87*uLsX(`11;#xqu>M(&)2DJgUYFz7
zQBF`}IpJ01L>HG6pHnVy$mIezRZe<%IT?ZFWO|j8<t&<wXr^MWFL)Z|q&+G})JY)W
zS~;;w<-#XjPRNmR0``^Ty}cY)`Eu;mm1DlLT*SM|#hsy?httZrIli2WBg#2Bu$=w9
z%Y{FnjCJ42Sn|FMiGRx&(^^LVx-t=`F5`8684Vd_6eO0B5LHG%a2fW#W$3w;ao4_#
za~5UnH5B^VWz2b6#>jhR{JCDnzshBlo+%^lSQ#D%$}rej#;r|d9HR_bsWK#&l!?!H
z86T&YQ8huxjV!}yP#Mqq2%CRO+4Q}X*&j;j_p+3KTT98QE5)b06rF-nE@YM>pH#}U
z=u-X{TuQBPDUoianAw+d)uNQmhJvSE%FidIl-(^Q;Cd+<%B37TQ_9j~!sdZe8h4Zu
zwy_jlnNp6gDrNEFQhLoPrE;2BXM8CSMwGH+U?~%Omx{cH65_v>VDPSlqunLUX({1r
zO$lkGC79%ua6G*P$%GO<MU;p;NC~>$CG2x45$CoN+D%Ic&@U13_Y&4TDxv4?60)zB
zV0b~uoGM|ALJ4(yN^ss<!kG;v%v@7K*Rm3P=9i#6vxK>mOL#fD1iv9--miq&Jxl2L
zQH=Y?ViaE$GpW6pn)+faDvH@%Sj<0J#iS<{^CY^MRUyT^^DV~Pt(a5x#f-KnCf}eK
zb**Bgo)n81b+L%?6m#feG5t>$6Mv)_m3_rb+g?nmTrnDJi&?&+nDzz5n9nL^!<1q^
zj48%>XfZqb7xSZMF<w85*!QW3->-`BX)j`bgBVv7;Z;~9&NfASPb$JCx`@poMZEPb
z5<ajZ*4P)(Y+i(xK@oGciYR<s#Em;e0%ui3lu{8#6a|7qp$PlEMXcRcME!;$9<C{3
z{PH4V<`;2zW)Yt!6=6EMh=oIn$n9Ii`5r~|_)&=cheDAvQAlBHAxd?H^e8XHCcltH
z8HHpf6mlZ6kWViP#d}mJ@I{4$+7z<Mw2&ITLawM6^5;RJ_#2u+W?U&0ciKYaPZUyq
zu#j`Rgx;n?o>9mUsX`nV7czHFAyLx`ksB}88(zqf0fn^pD&*RK1$_Tpz_T|6^zSUd
zw6TD3RRy>d6)-!yfWYJemc|qi9a6wrzXFoo3Xr!iAj`afZ3YG8YZkEUaREiQ3)p?F
zfZ_|HKUF~C;R1H<DIjl40b6AY$doQXZfOBYa|>8AqkzZ>1uPj^fd9Y(X7(<?>32S3
zzUE{6HlMy-`8;XL=Sx*Smy7dh$<F6cN<Mip`4E~f&LjEEcF)JwKA(XWLe?N(#6t2>
ze4J15?R?f>%P06kK9f)73k*&^zjo(yaZ5fG>+{(loloGBe8$bqM{{~UZ^!4OFe0DS
z0r|}PJ0J7^^7!>RkF#&`L~cqRiyQL<J}{5}3iCLfl}Bb$9&@AfFbvM)y-yzdUGs>r
z&0~yN9{2R~s8-KI`e7b6s(F07oX4Sad4wO&WB9>5RCeZ(zcCL<nLIRC<_RBY9;;{P
zVKF6-w`20yJTwoNetCTFktcG8a`E|)%m4n(<zQ<r{<XREC==tnTzu1V`5l+b-tb(3
zN6qD{M=o0&bFsC|6`1E-)@bMQ{7EjgcXFAdlFL1%TryAPGEyOz(|d9W+>*<W^|@@6
z&c$R&E_HKqnK?ZdmGQYm56`9NfLylr$`u&P9C3HeVan?qfe*^Tzdnce<vFY<$l-oQ
z4hac4^oYz6`5!rGdF7DhltX{(9JU$fps$ld?o%<pmm}hlIp|!>Aww~TzmDX<-W(on
z%^_MghtJYEELxg_^4uKUr{~ZxK8MjGa@ajU==91#6n)_9r)(Cy&gN`;Hn#QI6qaYx
zt00?I8QEM;$QJo3*^~rk^S4(vE1j}YvdYHBD4T5UY`#CqM)GbphgGuCQpzUmR5mS#
zvl+Z6o7G!{?D}lXq_Rm^oK3f6Hp8c7vvyoI=Z9ru)IXcZp4l}1$fEbhEatz=Vqa?(
z_iD3nEX^V{H;b;+EdGhhVqsVod;POeb<e`mK8q;xEUKSp@m(W}v5&Hlx|PM@D_Pt*
zmxaagEJ6=tQM4nASMpi(TbIR*6<M$#iz73$xHTyY!%<my56U9Bx3Kd&llNaTg%2T<
z$(@<3Xv}1LWhRP+ncU9IL_aYTr^rk~USyKtl}VLTCjVMx^2;cbfjXH?dYZ|CyP2$0
z$z+F8CdW=?qI@`$ySp>d+MJ0gLVr~zev2}Rn4L-TluYu*WKuCClg7T8bp6TT{kIIh
zzssOUcLsf%GZ<W*!N}qa#${(PB{>6$=nN!-Gnns_!6KIomfB>n+$4jQx*15RWgvY|
zwCkc>6irdk6a;UNkl7++*9#pfp}SbvkQBD23Y%jy7(Z03(NC<^L#+8dogVMg`O%fm
zho*G8tI}yIN~ba_o&2P9Qlip{3`)n}I~`}|bj+>O(Kb%!zD_!qpQdx-ZaTYE(m^Sm
zMW@o4ayXqKyVLpKrgUD*q*J>xo$Q6_M9fOZb#gj}qlNC^ba97IXZQcokp7y+jJIhF
z>`dcJLmCYgX=D_n5s;CFc|sZwBGOO{Ok<;G8gm`f7-E^mCxbL9HPeWFl!n8tG@f1&
zGUw8eJ)Xw&18MZykw&Xr8mVj2a9t+&^U^pmBaJl^(il4;jnDt2QT&%!<7X;5A5#Tp
zCzZ9Wsf?~o<y}dtz%`}fl9I~3m{fL$q%zAlmESI@l-Z=>W0J~a-Bk9e3HrTMeyXHW
zpp=U9sZ?$rPDO5as));^(jk*d<jPdE7p8J>Rw@#cQ~5M1m6SoL81+u&*zXi1zohW_
zbqdMtDLk)F;ZS)BQ}a`JnU+FWTndlEQjqsgVW4{o<#s99o27^xDxs&I!khakgx*Nu
zu5t=%PN(okA%)aEDQIm;Ve|SF`b(vdw<raJ*(vOpB5aIFA%Cz~r%wu7|Cda^ugPS*
zNk*e185)xLuRNKk{A5(qlUW#_Om|o^ZvM#}cTZ-NeKG}R$!O^(vrau(VB3=Mzmd#o
z<z&X37CePyp6y9y<(6a-?MTLPRWf@PCDUtmG7*!LQ5v1h*ulwU_fF>i?<D4YNuv67
z5<2Zktf)_-tt<)Cyd-4Ol6V=LgjHw~8~l=Z<C=txtr(jo@me<tOEn>LFNsc-B#e}j
zSa~XmhC@kc>=HINB~i34iCZg@7`Gsa1c@Y0PfX(Pkx6(D5G7=LCGqNKB8DFmS@<%M
zqLxHdY7!Y-l1N~7qQI{u@-iwB-JnEfc_)(Ql*lQoM1C12Vx^VHlE;bU-%8}dl|*`+
zOT_kAB1`utlDjQYoY@ljA)P3G^AnjpCy|7yiR>GjNY{`=9`#LR=$`~Uz9xv=&jhje
zC2+hUfw$!esO2Y!e2D~H;}TdBmOzSM0(;yNXtGV<s%ZkhbQ923OJLMJA)}JO0;L3E
zP9`9KD1pMA2`Fq#pml8mmzO8-d0qmKW+d?UgaizRCoue<1Z;aIFy%))p6}zC+a1q~
zrg)ZB#S>W=&+5#0;uGQ_BA%3hcs6*%lV%@}ym>t7`l44C^ZW70-iRmpVmva6@x&dD
zM{0LG;hW-FEE7+_ig;!(h{sJLo{1CVu^JK2kOA@N{uNJ;pK;v#5XbxOIFy>>XsC)~
ze^DGcnQ_P@#t{|~$Lzp3>^<Tb;t+?rc^seh<G7$6NA>+Uw%&*%_F^1!72~iw97q4%
z!rrDhI@iT<U_~6M^W#_~5r@NsIQor<<JLcMH1&*Q+mBen-^Vh!I~LuhSUyz7a-=Yp
zl#E#BB*bD89?LiXSWdXdl4d7pX0aIQ#qv=tmP7YqiB*YZl2R;cCu3<n7>oSQSiIz8
z>9aN#rDd^X&5dRD^jNgV#nL`B7P)@0xc-UZe_vxb_BMv7ju=KX#Gq0hLvCISGt**t
z8XH4RNDNDTV|eZoLz{IBYm8$s*N)-k;}~Rb$6$RWhBs$p*l<jY_r>sPYYfN=8L1dL
z7sVhoTj)-Xp?*{h3kSvU<nI`Yenm6oQ#99JMw8GI&A^&yjuuDblNHUE#Ar4|Mq?Bh
zO|3^XvmBziVIEDKel&g5quG5w8r$p9v?xV0_f#}D4@DERGnyV7quIPR8pCDLl+BH1
z?DS|(jElx~Xfz#tqnYz3iYs5E2znF6hxRCz)<<!xEQ*NSD88gbu_8vygQE!dj^d+J
z6pO8*1jZ~1f6XYmA4V}#HHy=hqHs7JMU_Gn!}mn7V{;VRGEpS0h~oSFD3(Y>p*$f9
zm*GODe-wjzMj`(_k_Yc1MJ_@l?G2HPtB7Q0ek5vXk%Y%a(itLXzL9KmiR6)WB!Nbe
zG-yRK=y4?LZbfqCa-_g3MUrzQl5cw=nYksBeMItPWh8zJBB_*!r02v)k(U_Bp?`$k
zo`U{8g0goJ{OXKAqA`N)6%nZBM_`v0L2_(_STlkFz7Ycd9wGd95!^S5z)>rLlt&S?
zt47f0as-lRBG`5$g3Eg%FxVVHfJ_AWD<XI`KZ1WGBA7EFg3ZGtINv`4^&Sy8e+wt>
zZ8%jO;e4zQXHa=Kl6m25NDb$BOgOiL!!hy>$J;5KB+GCr4Z?Y&5zgNa!x?`woW;uF
zY*Gy8*x_(gc7>y{F&yi);rJ~JCt+?lMbpA*85_>0Aws8bI3xcT#>_8aEPow_d|Md%
zYr{BQ5{6247>|>}(2oqmIxq}(k1&Gl!-zEtBSSBYVzn@8?}pKSEsQtk!}xkUjQ{Nq
zqtEs*25$&slyn#q7Kbr?b{MlKhp}K(n22$Qv9ebftAB<f^C1-3?oi~LLfKRq%9esq
zwxx%%JuZ|Tp`!VU<|5|Sf^H=ET0-uTkXIFYmxTW5P*y91vT}DQOE-nGU|lG)mxnTa
zUMLf$hcaqhD1(QF(x-1I|N9-n*Uurmc@;u?YY4S9Aru#fkdYNaY+?vO5h1t-gkbF+
zg1%h{k4;0kt{cLcry=aW6N3EJ5aCA*Vb-w_M(qm`c#;r46GGd{5K0z=kR%a8z=RNN
zhlilmKZF}SLOAg)m@RLES=JHEr21g`mId=6Cz#sgVA7(3@qZDFxo0pB9D+G*E@btC
zS@<kiU|NFtaV?mJ^TDJZ55{YMFnZg9xgs0PZmD3FED|!ag84Ern932sME(<uRnK7V
zd=C;B$sm?@28rLFAQ7txq9`|rfRrF~qk}jf6ojl-5EC7P_+}nNslMPn3qt!|5T{gv
zkh&1WuoFT2yFZAOZ9&+`2B9Jq#KuKIOqeC?O$;J)L=g7>2zt*T<i5XP^t%`Q+wp?<
z`WG0Ly+ASd1xr$1@K^K;%3i#{-SY*i4lmeX{(@opFKAMGLEzmNJiPXTE$3e_>i7#<
z_6ge77u;L_0=ZQ$7`*TW)e<j6{_qPf4}Zb({xA6bCy<P<ff&9C<Uo5M6Y2tKDG9_o
zJCLhMfh>&-<Xb=>aqfXUwF^YfG>|^Jf#f_1<oWGDc3uf&@Yz6$js#+|Cy+gx0~snK
z=F0;ynit59>4E$+E|BaYfoSy!WW(<O{(K4`?qvXXS^`*79l-0t0K75+P>c^?d{_Ww
zz5y7x1R!r6z<-7TglPtF>0toVZU#_wF#y9;0c<!Fz_%R%_{#~s)d7rH5<u4M0Par?
zVE(888V3Ym{8s?7Km7Ud&L6i<fA%%_)3e;4;9P%BrT8-_+F#_o`J?RV&u9mKQqBBP
z(er1#nm?I${JC+}p9$y0_^6=o^=I4`AtU3@r4{}RpYKoXbbn5d^QYfXe}ek>bMUvH
z$e-}T`K2H7Eq?r4<%eORAB!{mD2wysPN*Maef@}a_T#vfAHNO!aMJKY=7ArL*Zp{`
z<j2I5e#9N{<H&YDzRCJwA>}7Nmwpt^^yAV*Kl+UD!?nL3YkT-n_0^XfZ+sch?u$pQ
zugH1vr6S9htBJn!j_}37-<M@>zU12YqG;^P7cF1(ANevx)t7K(U$!XvQg_IgYdd}E
zDesH<YF}n9@g-`u;7#_WW~4951AK)a$``%wK8$_mgI9--I9K`z-<%J7a(rk=^5IgX
z4_^a(P<QuXkev@UCO*v2@geZB536qZkbKF9t*3n`J?z8LT|TtR`=GqWhxbc-xGU+y
z@5w%BjPjx1KpzbM@?rQ7Z>-*Vi#!Q$9P7QATIP*gjyE%tz440lMl#SFA9rt&=irU6
ziRg92{INH)Z+YW+$(tFcy>UJ4&E#F)*voq}c8xa{OS~B>=`HqoZ~Bb#Ms0vMKYMy}
z>$?|k-g<GN!;8i`FAkM@QJC$;#w0J|BfMA^;DxW77n5zhFgNxRxhP&de&of6n_iq#
z_M-Zf7uybbk+8#yMRHyOkL<<p#a^h-^5WA(FV2qeqO89c8+v#V^3{_mZ#*$<^W;~J
zCl`x7smSz1Ho=p?Fi*z$d7|m!$vZ1gju?89rs2tg2cB46_vFt7Pn1r0QncTbRogsq
zTJK5kRi0c~;7REWK^yOh!%$Cp_Vwh#Zx3=md9dK62d2#)e6IB1P=N>0X&#J^_26N!
z2lZYatabFj!Q6xY^gKAG=0WTo55`^f;O<!uDvo%tbdLwdn>={6)`Km}JaC`m!JjD}
z93AaJ_&^T^_wwN44|h`Dxr_J89o2ew@=D#Ak>k#TBzH<8+>s1$=ZTv;<u>ljF&1Mj
zcgh~RGyA4H4==h?c+#C|2i>`~-JMKXcg9M&b7`SFaT4wfnBdOwVeTR~%$;Aq-Prco
z4cnJ)bTzxNqRI`80ym1&+?W*WhH|hQ5ngWeaCBpbxf@n`ZnQjgW8NJ%Ze4LB@r;|u
zvvOniZa1tqy3w@8jaf_GxGL!;V&HE49O;GtE~C}cjht_;41Vj%zIIovYF()*c4cCg
zE2k1%aSd~&&DRwP7gx?(x#DHuN~gLjv+lccLB$o%^MZfOmFfFjQQYE+_&089m%B1%
zo-6yOxnexVmApZ&^!eKr*`F?=ri}{`oi4nqcR{kuh0{4M*d@788sWk}0WQe8xp2?M
zMdX{g(4pzV_=hg+x#1%GLN3IdaN+HK7p84<;oy1~bXU3%H{XRf(_NS{PRI>$LA|#N
zp}(AI`{2xoZf7<$I&-t!8JApVijtlA9qG)xKxY)(ozb#&CdAlTob8<H|HzpYH=R+u
z=#2hJXAv86rg57y{bZe4vdWnw3!G7(;f&unXG(@R^S!q-Q~q;e<3}g1bUO*3tP_#t
zPSoW((IdqPi6|#F2Rd=t-3cRGCxVTgL~Rl$K0kC~^i3yLU3B8`Nhj_daKdJr6H)7(
zs9fp9m-$YNnBl~daZc<WB5e0|LhqL&o*x`Z>2jo@!IAG}j*Q54WMQ%+TOu7f6X3{0
zH%BaN9K~7Hkqk{C_rQ@a*Bu$C<j9N@j!5r!WcOA_&f~~~6^<CsbHsg`BT-`<#rxw(
zV=qTO{BYp!_YREibU?D+0qIf)wr4wVEYX20;SN0Va}ak92kfjI@HKECTHS%ndk&Oc
zbD-s%gQ%O}z|TDn^x5pd@O2JMTIRr<ISwqF;=sC54s0Iaz}}t?9Q|f5e7E*oZnH<V
z#-4{o_NZsrqZen7Nr*jG-u5^++T&_&kC&c3{!i@*x@}L`WqYDd+Y@`(o`jwDB+1#6
zB5hCFB74$j+LJLsv|;vS_7(kaJ2F1mk^Zk8X-#&dRM?S}XGeUB9kEe%L<ZUs=59xj
ztsVZxc6e#o;rh@H`x|yxDcNCs!VbOtcBpT);~{pauCU|sJUh-#v*YL(JN6E;V{<P%
z*8Q+$**jb2bl5Vv&X(aNw)Dxe<!8JtZ$oWq@v)`c$(BqDTcY)C@l&(K{*EmMS8REF
z#+IuJww%~y%MN*4)~vQ=?qXZU&Js2z+VXjr(C=$Y;cpw_KH1>?uMK8RHaw}YK{?Nc
z11UDhMA?Y_!G>Y(HvF=&q0Puf`1@@Le_(^dbsID;*l_8%4SV<5uxg79lVoi8Yq<?w
zbA;R!8$w3eU^&2sdp&J9{>>WRSTn87nqD>5bQD^Xm2QnstTlSU)+l>fv(>>`+;gqz
zr)y2uV{0;1t?^K{M*WmErw&@PcDps>WUcwK(wdU_)&x$sMt7_=X9rs&^S3o)e_HYJ
zofUZ<RsybI#p4ny4rW=gAi;{>VOG@pSP|xAg}#LqiuzWpRI_5h9V?nITM=<u&<|U2
za;Ftb<b=Gm71ax^@RP9O(ReF%4YguwA1glmvLy9`C1zcgoN2IRX_+NGb1W%Nw8S~w
zlB<4}tZ}iVpOqyQ&n<C#W{JvOLAz>6pR<;fDp=yU%MvAdp}X3W{}x%2G1C&G36>ll
zX35mPmURDTLGVWl?si)s(`Z5OatrcuEHF*7;BbTm6a6h{ak0SD$^vBr3l^wb@Zqin
z;a7#uSqr3(Snz9?1qt#NJXvjl0C3Y|mIcWZEKnOJ=6x;r-+$&Ld^G1#w>hgD&BgcL
zoQNEAZYG(tD8igqe&%?)m~+<3oXG~})I2lC{H{4WubR{MtT`zP<~-PC&N6u+D{YSZ
zB6E(-G-vn(b8?27qt?fqmH(OX`hyv6U1l6^Fk@hu8OhmZ+)6Y<GTe-MUo(uI&DdaR
zCVVPpc&VA8aL0`PSIme#Z6+|+W=z;=M&1T99!QxnccB?IGtAH#XU2*lX0-inhUrgJ
zWZs+dvcnYXI#c9IOnH}Sie0=Z8$(Tb?=8lTrovxj${SrF^Td?(w@m3)HpS$WDN+Yb
zY2Idv&U#Z8t~8~5o+%HenKE^ZDH#Jzx%8JQL%y4coJkW7x0&#(+61RU6J*m(Xpb>L
zJIDk{PZM(OOt@@f!a!{kfxR|i#|;x+UogSoxC!(23I1jifqyrl&oUD{B!&KD6M=6u
z;bDIh#{4lR?6WbuUmEkW$r!B)W2WXA6Ps+zfk<QC`WvI;DrnZmL>m~hN8On2yT+(p
zHD=6NV_qm2Bfra-S~+8`OB>UBkumlX#w;3dO!^RG6nYyApP~^@-y1Q!(@1<bj967-
zBz#;(9E~^Pb%+s<y^R>;Xe2NyMl8@Z618xQ*r94f-9;lVoiyV6ej~KE8ZiPRT$T%&
zxkkiJF=EpwBTD}<;zSQ4y1y8r`pS^s&4%by8Zs>35c?EEv0oVy5Mam(H$#EBGi0No
zA^GZt?7wG7?Nvh*&l-vvREAvHWyl9PL+(f$@^hgfPbCcLHQo^IA%^_Z+YrN_1`K&`
zfN6&TBkByWEH+?trUBM*28<0cz{X4T4q|R9=sJS`$bgYI4KPzOVCV@04EGr@V2c4d
z>kRmNnE`5&2K+b4fV(3M_}I^YtN(jW_owHa`S&^Xjn6q){+z;`=WI@TPEz=Dr2L)}
z<oul3md|n0f6gei=i=V>oSv7Tb64>>uMa-w^!Ddeu7A$<l|pCUbCynfj@Rhtj2rkI
zgPzZY|4pCkuk}TpCVlo->64zX&x%xiJfrj(9jK3%n?7Hx^*Lv#PpP^-viI}}x~k8l
zv-;>O=!@E0f+wd>v6Mb*7wY3PL!S}j^m#H^pMQJlbKr*_iEs6o-L8jejUGP>^*EcZ
zCt|01EDO>TeoQ_7veQG^SdU^&Jyt%@!$C#R&g*gUs2&Bo^;oh|53AKecaa_^XX=qM
zUJr?(dg%1l<K<6XcD&amutS$2b-G+H)}<svmnCt!m<H?e!BdyL_PPX{2)?#1S0Cz<
zcU_k`7j)4%rc3)CU1T@u;<!eaAB%NG%t4os3Azj%ri)S^T~dDOF!6&9cRF<_s?$NT
zM2BaYI@HGLurx#meJ>qa?RAhg)xkttht7vOth=Fu`2`)ikLe(@SBy95(6vT~wM&G|
zEFIb==&)*-(Cwo`!!K=t)z;=&r#5AE+DMdWix`?VnQ_{T4$(%*OPff0ZTgsMb5L6w
zkB8cPyspjq3)&bR)24opw(#L=b7ze<sf)E4GE19d6SVOfs?CSq+N}Mhh0c2|N;<T}
z{a=go#ag_`(BfOHmZ%@1C2Ct~QEaEhSQ9NyX=&m0K#MmjS}Z@W#e<_-B<<Fs_eL$Y
zt=7VLkrrhVLUz0s$A)O({I?dZKQx*7PLqr6n)uadiu=AM3(_@FiP0qZg(mOaHCbY-
z$qgeh*AVl2nk>4e$+feZ1Sn|oa;GMea+;i%(!_0nCQZ{dnK)Jxg+ZEF{H00JHw^~7
z(O^@n25MCr#O7=8IYonoQ5q-(XyD?iL5-CL!wfXo_Dq9kcQlB(tigLl4Q3zG;KX(f
z%-3s>vqFPEb2V5#RRiTw8aV!=LFpfL`g~DG`lY(4f1oZfed?6vsM9-1omJuLT=Z4P
z&Pkm-b9MgHRcHPab&jj5V{lQO_!H{9+NaL=E$VDpr_SA_>Uho;`V-aZF<hMmebqVg
z-!rs7JR`L8nYe#GqkqXWmS;ZWRNOQ4gP#%ZDd=|3=xg$fC0fro`rsMrD$npg_l&Y5
z&-l6P8PnyTu~qsR*B3s+YQ{6-$3CNV&@=k=dd7n9YV3QX#+_C*?5osB%2%T`MU6gD
zYRm~xV~496*R0eqd9FsNni}P|)%bErjnRr~tURd3p>0AJHLRAa5iv*bC#&&kgc`&9
zt8wbTr`UHsrLy=bL*t&Z&GRW5#!rdA|CG;XpE7UPQ_e^|#b)|b3I;yquWwIS+46)-
zc~5YRctVl$6ME`DVd<?WoH_YK<S0EMb?Fn{Pkh4UzE9Zk;W78?9^;wun3AB!{Ac@^
zS(=a8b4}0{9^<y*F}d>}^I`O3#`b)S%&SM7t$2iP(jx+WA5m=nh)<6nG5X>or1m}H
z$l6CdnDq#|p^u39`H<@NhkPx3$jF$7EOCFxPQ!;N-+hSY>4!LPe@M)Vhm=lv$gBPj
z>Gk;m6B-||H2VQtLLYF_;Q^}J5752-0EeRw2$Fw5>cR(<k9|PLUk~{D`aXTD?lU^&
zJ~RFAv)uAN8=l@5c)R-?-+y21tM^51iTgYmc3<3Q?qSw(4~L?Ac*NWz!2KR!hWCiQ
zdynMP_sHCSkGvK4D4KFl_!90>`ROjz4R@){x=VeCX!fFMiKcRwx+8a~k-JOPg1eND
zxl2jUyA-^-Lw3a-(vt3w;Cn~J`R@??_zpfwcW~Kz2kSL=Fq(M>%^`QV|Km2-+HP~E
z;5LV%ZnM?(Hfx{XX5sDIOgVL%p<8d$W7%!qO}tHGpWEcWzeQ~AExgljVe#S?YBsmH
ztbU6_S8lQX&@JY!zr~2TxA-;U7Hz*($?H-jq(oKhf2ut8R24aTs%*Ni%G|T64BDy6
z`<1GcPE{rBA5|<q-{e-~O%7z=WLfA<hB@5ioz_hXRBqyX<R)5jH#xoFCTqvsWOUD)
zynlIvobnsECEnnH&kgpO-9Ylu4gQ?JLB;MH_(|X3$qYdsbc0#nuJfb$I(fO*MGc<o
zTywgPjP7*?-@H!4vFikEyv~C~*V!`eI-`1Br{%Q@ft4!UPgX(BPlZ7iDpWmI!9_`h
zi+fdAyhep@5-KDPRzdUoHMX^0V@Uor$|9~|?R<@+de@kwdX1*z*KpZ%P2{&;WBT}O
zwD!7&>zk{bs=CUgl&jSFUB$-YDhHliW$4AL<n6tR_L{4#pLvxZgRc_${R)>`uZWtg
zSE!A+f{F7LHtAjAznfPGIevxno31c!@fGsNUEyi3D=c|)nbyk7m?vLG-tRJ>%rE2q
z_%eHyF7s#4Wdc`U=BUJF`V78I=(kIpXt_kcyi0_JU*fpaC3@>#BJjo~4j#M2Z~052
zUfLzLj=jXYo|mwArHpiiG7X8!sQD-}!%Ufshsr3OSEk=?WqhQR*)m<3?g7f^e7VTX
zri-LyUqmtVBERh~VyktL<ti5`Qn-lnhKux?e-VdK7g_N~iGpq=&X+3jUz`$Vo=Qj>
zE0K6liT!7k=-RF%?(9koo}whMM@lUHc!Bh~3mnL}K*x&<+_t&E-|81IzkEUXmM-u@
z<^pRZFNk_ALgv?bn%d8Esqj3Xqt5fh^*nu_pU3#tdB&VPkMrj9BB%U30priJ^zZXT
zy*bC)s&k^|-Z}C5of8<cb8LNlj=T%!1Xk=Eh0^EPHAD0R#r*48@|w=FE$1v*p=XhI
zI4g1+&k797S)vurvTVay0_UA&_NcSC{O=6oy3b%*a)y3!XL#yyhOdTaxN`RlEsAHv
z@9r6qOLqpDNoNH9_Y5=MpT?@@G=0-fb1&dD|5~0#;pu6zFP>)AzSDTFIn9Wfr%@Yx
znm6ARInts?dafdi!WG3`LXp396uEj`k;)^A$jB+;HD8fIqZPUJ=M=Twr&wQl3eUJx
z^!Gf)Rijgs+&#te)2Fc7c8c%IPH|+?DPsGaV*LA)Jg7NIP3lRc0#0IOd6G|0PO|sn
zNs$+GlKyK>a!%qTNrO%@{@V#un@>=XbAp*+CwSs;f(oq@%vU*qhQbMIWKXbYp7@8D
zktYOR=s5Gcj`OtmIHfVindyF<I|j$ezI~jrr;ek%<v7txj?-_#aSr``9FI50_*i)i
zl8^D+_ZU@X$C&Zx7}w4pBYM{{{*pSz_G!nk_~)1?WpNaVhNE20JW6QLQNG(8MMnK7
z8kdifec&hqWsb6Y_EF4+9;M>P5yrF~K_UMLwh>3DaXP{{-6I^iaRlq5N2ruL!iWV&
z*gN_NhJO^u?N*?7sRHZc6nN;NK!l+J@9rodsi=VBRt0R9Do{K@fxf*JSoiiYs#S;a
zO+HMc?_q|U9~N=9!`wfAn1Ee^w(2lLryWN2pTpezbO^WlLzHG5qG!+{QIqiyC!Za{
z;L;&t_8+2S?IDKEI>fpmhq(CtAm%LxNyt4&XV^i8I35(a1P4)6If#zJL0-rnq+;$t
zevUZE)ZYi#*m(fuq5~L4A0XKE0A>0I_@a7%F((cnz3Bi)799|EWe*69!vSJm?x(73
zKVRebGs0^>ON{rk^WJ_go!*buw*9y)+fUrY{Z#bc&%3w#=vTduX({`V_S?rE^L<==
zw2vp}_hGSXAAYO$ku-Im*u(bG{c*3zRo%<rjJ-^Iv6p4mdy!Y$%R%M6T-di)oK^Rt
zC9xOFL3?rkx`&XaJ)*AR9`Zx>P;Iw|c8xu}zp{s42lvpMJq(fD!?<C4nErD&bK7>a
zG=Dd%BX%R}v|HqK?Pllo-RwWI8-)$KIX-VUiX(S(?)NT~I(LcJVi%XAcX8Eq7uWPf
zQx)yFXd4A>q2P@XGChRszdJcsx)a5?ogDYriGtxy5yRZc&Qm+tyk#e{OLnq){7#nj
z+R41vJD6UvgK>#F80x))J|;W(@7@kRoZdmlwjI<i+d;v^9Re%2gRr;T@vPd8b@Fy}
zeYbPpY&*&iw{zs&cDC%?&Z?E$nK@;<$UWUoj}O~;Q?pHc|F)6gzl~svZP-8FhSr5`
zsO;W`g48x-r)^{IKie4oX)8bKw$hxwmCV4c1Xyjw?CDnSUfjyDy<1`RR%XoDN}qvS
z>HfTh+=eX#WNyJQXbabDwy^8j78YFE!l3<Ic(q3GCAJ8B-xjpKZsv5;W@NHAGcIH^
zUu-v1tiBn)%bU?Wu$dF<HnVcpW(E)0Oy{>vBsOotGG`N)LpLF7zlkxLn|OU?6DbD;
zU1k#(XK!Nd&`k{fv5}URjfCcIL^Et72OKssQ)?riuWls$&_>MJ$Z5%qEE={^)FGB9
zr&S)SJbBK9%d^l?o*!EBq+OF2_*r=lua{@)9C`j7CQryuIqtW~u|8jpz7cX1I?4%r
zh#W^$<e01=N9%eyyynPpX}BB<er@1g+XeyI-GFMu29`T*;EVPKB2+eTTVVq$WH<0>
zj^Gd9!1Z6UENGYIWxg!l5we_hl4Y`vEHx^!SSZM{OIDVCb7e^xF3W>o>si{qUdXP;
zHDWyqPU{(>vz`o<^*m5m&m!6Nw9i?O&G7Z?_yvF3{vS5Xxd<5T1X<c}PX*>EK+Ss4
zodc_eL+4K!EZSt)kT1i#a2eqzmSKyw44<#b;CxtyZR^EYQU<4Cg8p+IA6nOm9F}!#
z2w%rbhjo~0twZYCIvNkHLz8vPkz7aN&~>Q(SS#`r){1(fYdIOVmL3jkao1cc@@v-8
zd2lT{GHaPVdo5W*)}r)%4SibH;E}TixzIH<+pXb=#u~<7Swqx;HSAxvhPN}<pf`98
z65m#n*tD9%*{k^wyc#{*)l64kP3)!B?A^bb?lr504`nr@2Cc^Li!?M!Q=Tc!#UN?^
zvzEq0O_~|X(nRc)X7g%kYNktbX@IndyGjY1pA-`^r0@%rLfT4-tS3?&RFa}?w-nc<
zr1(8m3cdbPjQY3=m)cd#OIt;x|0>p7tRm;pD)yaUMcvL-oL#w!SCdzv+IJN{->pQg
zdL?~QR$}10l3`{mv3jtQ@n=`!w0$MhmaoKP;!08PbtS%URxqz}1p$dGSm3>aKx5J0
z6LUpD-?{?7B`c5|zXGqnR)|``%SHXX<xGlSj;+UXMj9^1`1W%CIk_CoP0RV;!sXl@
zvz+&TmZ99ejF#eM9En**vFkE6>n|hW<}#KYTZWI^GA7MmhS|tvBG-5+4?33ereG<G
zkxMCaTFOS9r9`SMWwydnY}PNO|D2`V8@810A4@pgx`d3}C8AdT5?t+<Fhp|+kFG4C
z`@j+otXo3z%q7elyacPSi|Ns{m`hoUDGOT6TARgqsx4-a@?vi9T}-|7V&tYT#_ylS
z4E?l-J9UewOIyVHfJJy%ETZ4zMO;3=h@zc~Sh8{v7Lyn8rOzS`zgtLj)k4N5FXX<@
zLaI#`B6WWu)~6TpW$QxrFI`B;_=O_QxRA@Q7LZl8fEn=%#93(pwFV1VetUt4ODy2u
zjSJYYaDk}Bu|WLi#(Z{k&Bvo?KEI;oi#(C}`0CCVIWzM)aAZDyvSK`EKKqBy$NT3z
zezneHSKd4k*PF*D`+02CoG0*N^TcZ~59xLD(3?4rnnClB{5qGrjdRJ&oXg0dxty_{
zOYqaV{8pOF);)8vl$uM+)VVC^KUZM$=8#%5hk>bcIOI167qdBZKbXUkvvat=eGVzh
z=Fo5A9CrUb2g}!z)R#*#EkP0`Pf7d@C3$~alI15Q1tw3DxP_AZZ?q)q|I9|cYqqFy
zH=Ewkv)SY_8*Sa$WL}>w>KV*tqwH)n=gbzhV`d9{;4EZXXYnw17SW-z_-r?e#Tv5&
zPHPt4`)AR*W)>4AW^riXEQ~+TB&U8RJu_yqI&da8Eob8UcqT39XEJ8jOm?lDiRR>)
z#PpfT+qV+TsFFY-Ndg0J36hK@_;^=>nTmq8MFRcB62y&_;7tz+CjC2uT_rPk5;KE9
z*BLbE&0yfo8LU1!L(~GFfz{j@qz#|J`=8TAjqK@c&701xu<5wiPbW`fI$thNXUYLV
zUpt+f64S9CIGyy*(|BD!jgcACL>=~NoUxpS-s5Qmou5X<&T0HwF-_F`nudIzX(+#)
ziecqcf)l4w<~5bCMpH%IwW+K=HI?I=r}B8wRGh|4CGpP`8oQ?OzoIEjik`w+mnj_6
zox=U=Q?OQ;LiqYAlt@nD?a(Rw^J6lzS|%f#GnwNdleud<8PjKz@mHQq`rgUnr)n}^
zr%h(aKa-jLaS}4MlQ@(*NyJwsiT`q#Bx*WLBIwK{QQLD8HA^RnJdR2H)oT)?Url6A
z*+kaHO=P$GL{2}Sh^p#Dw2n>0N^T<F^Cl8CVj@|;CQ$W%RGoJ`mTlO_mA&^)h$N+q
zQgL6$WmI-iNW<QHZ})xO_RI=NvPv0+LTRFCDU^mpk|K{Hi9+<=*ZIExyr27XK2JUU
z`<%yd{=VN|w=rpayjvQdZ<5AYN~Ce2L}^^kR~lEflE$?u(zv0bG=7*z8h7|5h5HOi
zF}~YR3Xi)ig=geTG1#&cUgj!=SDQ)US9eI^x7JB9zW-JVfBH=lfALBZe|JX`AGsij
zk7r8a-$Etv*%OlZ@4b@v@>WTlNmLSNS&_gwzDVHQ&n0la771MNoCGeMB!P?iN#Nqv
z61W5=flF>=9A3tm7sn-s#c_!)aa{b0I4)Koj*C#maUnNxT)<o$=iMoebIFL~Y^>t=
z+V5ic>MJpP@s1e&>w*|QlPQKzhKk{1C&cjKy<+&Atzvkuh#3CpuPEO3S(MSG7RBqE
zMe&OzqIgN7D4yplil<tM;xvjV9-=6Ud-90lcE3b$%OMebZ>I<&r-<NN@<s6Vu_BD`
z`w_v{nu*}QG)3?)(jxd9W)b}1lrVmyUl_l5TNp1qFN`N;2;-q4!npHsVcfz%7>6yw
z_!ePdTw+-WXB`t_{C#5~eE6CW{-jt4Z;ltj%e;l~^g}{;sJ0Mpzd;B$<PyTwehT7}
zgM#>)`-1pnjUfIaR}jA$C5V?h2{N37AnvCwh#!^|#CNX|WZV@2eC-PXe4<r=@x3wv
zctffHekxD^54RP-kLn6Ava0|tBOrkP`^}Gk9O1`19`WOq4g7e*X@1;=;K%hn`0)(~
z`SCTo`0<hT{P;aKe!OIw5084ohab7ehwr$^hYMu!;ormf@W*z1_=SCZIHAgi9~0%n
zcdqc_{9kzS$!EOy{bpYLYzZ$On#jxOb@AdGt$6Vj9bWvE0xw?2&5Os+@!&__^WfVb
z@ZhX<JosQ958e>XgC{!k;I<|_jPLE|!I`9Z@K<Yi7;csuk9xt4o89Eb*H>`kKT^5z
zjzDfa&z2i^(dEW9mAP?d0dB^3sBqzxBV2gUBQ9LGfeYt5&4mxqxbRwcE<Ex87rsx6
z3m06^g@0gW{I~C%c-U)BMqh>#=c(ev-)3^+6``EC&k0U^=Uz^Hbqgo{NSG7PS?0iP
z$2b^1iUa?8jRS8i=D;K3IdIII17|tJfj`~D!T4@>4&0iP1DBd*$43U(@$>EMxMwvx
zz9okppNU|{uQ{;eVTSDZuI=pjq8K}VdzB5Rj<ey=!-oHBVZ+<bvElS2HeA<_@p~&a
z{2qnz=Zb7Ng@=vt7GcF(-?K8lyOkB!tYgK0<gwycqFHe-XI6Zp2`fIT&We{vvf@Y9
zu;N0KEcmlN7Cfbu1=lTS!Ix54@TLG3-1i6zu86bX!%8f8J|7Eiw!n-te_+OMbur^X
zSC|<-hZ!G^WyVjrGUG;O%=n5XGk#5)nem;V%(&FlTD<4wT0HL7T6{<4TE@?jSc?}2
zt;NlbuEke%*WwMzYjH<`wYcD)HTeCJHF)r&HTZ^xHTcWIHFz9t4X)<C1|KnBgJ<nr
zgHvSI;FBzC@YCOz@V&2?@Y&l;c<Fg2+$4huUkGNxD~>VY=K4(dpUq5or63bt{PQ17
zcl-mr+<%bo_zxzw|AXECRw1ot6$a0(f{NcNL{V1ZG50Eny<Y*B+7)PwT7kbtD_|tC
z0;eYa!tnLKuqpX31X}-vR>i--^lKT69xOvv-ZH#$S_UcgWpH3xhV#8kFj2Y$D*j90
zi!DJt&l3E2zX)n|ix3#S2#v;zFe9-Ds$c(r&y7D&o%{zrTmJ#Mjep?yuisGk;5YQ;
z{RS@Q-=MGl8)BG#!?oT8_^)&U<op-F23vp(o&{)sKM%iZ=RrAo9*!H&!%2yGXq)&2
zKd%1*`Q%?<Y5fc6ioc*?ZVra;&jEMd9PD<Q16Q><$ocmZ?)3bG@pC^x!0#t$Q+|RA
z_fN<eoQ0;ESs09*g*8UAut|It%*KB}P|FV}O#A^i5C4GS4L{)D><q|v%z#1847fPV
zK;pI;IKMIt51viK=-Fxb=RFPUw5MSY=QP+1e21V*-yt*nJ6ziL9Xdq5!{FFAn7j53
zxZ}Tpg5@{Rmiq>lGgIJxZwg{hPC@R8DX7{q1vi)egJ)0vgAYaj!4HrBVC}B|K$z`6
zP<TBFninQPKV%Xt^(VnWa1wk!eub!puaHFh3c2QAp=8}xxHL5ZS8q+g?X(H#w4H!w
zn<n7Z!Z-|djl-w>ahP-&hiQ#*m|HUrfBL?_-?A^j6z~Ps!WUrW{Q~SmpMj(9GjK*T
zjxpoc5}$#6Vhq@>j{!^47_6}xgVhaVur&J#7TQ0-Z1yMkX8#GsRX@SUzoYQ3dlX(2
zkHQnLQRvt`3a#v;Q2*v5T&Vg8XF@+hmcd7e7y1Zcqa)ziI0DCs5imb60w6O2+rNDP
zx!WH=ApHaUv;6?mn?AtM!Z1AT8ipJB!*Ic67;-d*A!f}mxc3c#W!Vtu_z!_1HUzvp
zL$EOT9)@e)Ls#T`xNP_y^2FXl<d;FPYaRr>gh5a`GzgsXgYa$U9rWIN2UkzNgHtEo
zLFkruV6`*=JDv=HaM1w#bRU2hI|rbFWdJh!--1`=Ti6%$7UXr`!e73(@OJnOT)q4T
zGGg9<tH~R{B;SDO*Vpj<`fKP+dJSi-UPF+=YsS}uz5?lvSMVeI6?EFaf+E#d;Pba1
zu<m}~FYbp?&wjYJs~_Uo`r**)m$2c&OPCFQ32k~W;iSMzI6m?Ml<Qx>uh<vRZu$Z;
zq+Wo{WFN@4_Q6zgA2eI{0adXN_RaMI@BLnQozn{?4!z*KtrwJ6df<C^4_qtmfe5c2
z(AnJst86{c@%lL=TzC%qLY@P={&RRN@ElS{o`F&QGvJ^;gGZ*%AW7;O7)*A<n$~W(
zm)s4}*4?0`*bP5_K7}hCPr)PSDaboKh4-pYA^-0aFz<c>ti?~@j^`5y-Sq@i*q*@0
zSC66a{9`Z;ehf@{kD;0WF?fD>1kzU?K~Kyhh%<Qv8j_FT^Tb0axc(6KB|U`s!w;cq
z!$UYc+XZXeyPz?v3+(N>fO~5f+*s-amnWUTU(^Y=+&jT-C*#*FopAHz18}Z*0NjBO
zpa~wpaoz{OJaivwYwv?a)O}bmybou^?t|W!4*1g40cr6aplaCxeX<=8GTjcMciZ7c
zMmyLZYllVUb}0Vc274a1!Mpr6h;(TKag8=;VQPazz4u_|+&#$jy$8xV_n?#W9yku%
zg{6ykp&;xoY~Onq9t+(Cr_npG)Nlv#Xm>!x{0?+T-vQhIZo_ozZAeVH4N^9@p+WIB
z7|h**w;i{@C+8Nd+TVg))mxzO_a?MFy$Soz+=RCtH^EcuCj4Q!2`T-pAYR!DRe`Ob
ziMK)rZz~)ex&cGAH^4LM2K+L-0d%n&!2RVq6gFK4x%lf)YjGVkWv|1X?=7(JP76Fw
zZvm^LEikmH1)LX}VY0Is0!}r<FQ;aRQfr3Q)h394-UMtVO_1i@1U!41Ad9^T1m0YO
zybISrIOH1S>s<p80mi>STm|7PS0OLvDhQffg=~qdz&p_h=`D@Gp4bS9hZ=!Nz7b+(
z8erjW0|aF@z|^q@aNFDfBfsmx_F+A|$gc-umwM<>uZP`C_0Z6B1vZ|$0wq3IKv4S%
zq;On;<u{ihu<9~=4!I1r`j??w;4;8S9W-94gAK8DaLS|(SS9NqY@!y%TWY~3u@<@x
z)xr+>S~x#b1A_NzfXJ+YZ^vrj=;j)D_`4c39#%tXel>8qR70qGHH`eb1jap=psC~%
ztn;}9Nqa8AH2Wp6d2<o&UAPDvLoPz5-bI+>zX(S^R6*P2Do~86f;8hQm=>>sL*p0V
zdh-R4Ot=8CmKR_|_5$clpNI2z&I3!vd2l;=9v*Hw4@wJ_kla}bU-BwpuTv$Q-(Cr8
zRx7~aSq0oJt^g^o3JBj-0sX8Mu>Dmzq*s>1m%wt+#mk|Xw;X=GFM|WMWpF97444ed
z;HYRBTpcR~j%%ghNH2vO2TFlgrW9PJ&cV%_=YT);9Jtz?W9;p7z&lq0jvXb?oLvI!
z_9bv^YYALlIt#0h&w|D2vryr77Jh1;1^u;W;Z$ESd@3yl4ZmWD(<z2t&SF?Ua0YxY
zo`IX8XMoM%3>+3b1LY${@a;+w?20Xd1d}4@kthO*iPPZRavCltoQ4I<)4(VlLF#lN
z^xY{0iHt&UJX#2sHWkA3d;#q2EP$B20_boo0JiM~V7ihIIo<j2`b<7Zdgj9kt$ZkF
z$%nC*r(k2nDew$91+~~InBqPKTL<&NuR0Iv!}DNzZyszDX8e9M7cMvC!W1<ZRLpY0
zQz{p#zUIK#^&F5(%7GJybKs184!oYp27!CoV49f?$;YyxLpd9k7qVbyR~F+wWI?r4
z7L0Ds0?E~rVEODMq!pip4$qVDN9!bPXFUmS{h4sKA`@N&WCA;60);0Nf(A37syYMS
zg=YZoz6{V6&VZ27bhy}%4)3Vxz-^We6sdIZ|C$D6*VBN}odKr9X`m*b297hSkaIT`
z+A>n%`_WWbr<@8V3n>uUnF3XLDe%%U1^#VIfvqdaVB4JxiD#0b!6O;o?@R_(mSj+S
znFPnmlOWMQ3F;|H@RlnHnBFDA=1YlS8I}l928mEEm<W$Y5@6;^0*J*X0L3H$oFx(<
zbvz!fG{?is_;~nj5fAHR<3aa(9Jt<&gOs#5s5=q|JsacT#~dAm@6%yt4jpXl=@7Y<
z4(js+gya&?tV+PICp6gMPJ@uOG`Lnug&A!ssJ@K_uaH=%;*W*Vx)@kz6azM&qam9f
z4UgAF!<w5>u*W(I0%s%P(#c2|-W&-+4<o?PIRau<!=a%#96o7<gGhfE><<Wo2<|Yb
zz7z@r2BE<IF$A<?L%>ZU1oE1Lq0J%~zI_V<iL@Xv*cb%<9f43}7YO$k17NBk07Ntb
zfYRd+F5do-&gKt|m45IV{9t*|7i1%R!9ds-+#7r#&D00#CcNQ!f;UXddIR4bFW6@5
z1qXh4f?tj&WNh_>n#UgS(A5JzF?qmhi91N`afh9+-QZx58+h@$L41uXoZaUNO`|T*
zO?81!k}mM4#TobxIfLS~6YNQM0&^uNaJugZq4tiDvg80~3LT(M!-4TWwTEZk_Ata|
z58o>7U>WRy^Zf}Bk2nE}!Y4qz;W%KX$H92w7+5770|(h-;C1^bgd8~vv2(VNlx+(q
zx7b3#qa#q_as(>>*+BJK8>ru915N$ba3jDPZgX41y-QZmVPFNFBZuK(%wc#Wei$A%
z9fHRP8E4889;aBsBLz$7YO{a`$1R}!_d&RO>LA?Qeh^x^55QHA15n3&04|o9L%EJQ
zoOx>oc_C(y&Tj_sb*2z)XbM4NCg4GsfSt4n9J*l)hKG%TGGhd48AhP6$q2+A7y_q*
zAuKQLhwp{^;e*D0=;_%9_q_K(J=;DwSGkvQyY@o#paFP>8-TTt0qEE3!*&yWkRI0q
zws<|5mC=Kto4WAOS{E8-aVR>8L)>N@yt)7^od9;PU?6)21J<1wO!ZOVg)arJb5Nl8
zf)3Dhb-;N@8}>zNgR+P=a5e6MZ>D>oXJR)rB<zN4+1(Iudlwu$vJ1A&X#sDx7EGyV
z!IOtO;iB_SNLbwgj>S8GqO}7gUTVUepC<HhYC?6D2E^-Wz=>gX*cqh`yrSwb-lzt5
z&D5aa>vr%>+z$G3+d<;aHkdxL4Ia#?LQ%FV_-#=Iy+>O?#APddUEKn=inqW?tu5g2
zQU%ofRbUO53cRe^43&DDA$V9B^rMtPP*fQ{Hg1A?vrQ2DRSAp}l|W2R3C3=3goYy<
zA!bey46_wMXp15YJyd{8&I%B;x&gF{HvqHN26*;D9`gO<;RL5VC|1eAl&&0H8<K^{
zNLc_8Szu{g4^K?jL)L^098Qn{aakD{ytNKWZPtO)Piaudl7{ik(r~Fu3cQ@8KxIV|
zrivt?ZigiJ^hv-LUkUh+T>@&(i-QN_o6?lti@{j97*q&}fqlIwNSlbl+b<$;Doz9r
z%7_5hO=0M=5(eUj5NKx#!LLn1aOHs@xH|}f?6Lq16bdlj{{mpx!w>(w_~AM$KloMf
zfda+{?*@1wJCqmp3h=^W9S_tS@__RgH;573@KlN$sMonb?GP7?edmONG)^$w$O((>
z98i0L1CIY;2cCR(xU-!de7o6Tod+8{TgwJ9rL3@7n-vCLvp{kX3+&)!fzfJa$lA*c
zIv>}<*O;}CFTNIZo7TY8fi-aYKPJ#mW`b|>OrRR`4~x6DioKp(!8XaSV9~aJvF_|;
zY~7<J%x`rOyR&l<<MI209lP)wtA4+LEeI`O`X=*OcHA#)uyqdG_~R!QxalW$%YGJP
zF8qO+J)gnyS!S>yooP%V<U8h7`weRtox*-eOksO0{==v#lUT>SuNce11h!vw0!wur
z$DW-1f^qeK#!R?AW9fQh*ptXl7)RqMwtwOymazUK)^0t5tz>?{_H+(oq02*9gT@dx
z>Gd8{s2Idf47|e%_}^jA_YYvKw6_?g<qa0{?KM`T@ERLA_6ifp>&J|qyu@OeUSf^A
zUSMPXeVEwAUd(8?2a6Kv!D>yPWAEdiVcfU6F`e0`n78s%tjOUB_NeeN_Urj0OrG@-
zc7XB_iw^0+F4lHpFGe3=e<dDZN*4Dqi<Ay5`d&MBe!dOs-r9!Ex!l8~&)&uKU*5qy
zIqzWEy0@|Bh+EiT{Y`B3ODm=z(~22d-N3vvu45<fw_uHn&Dcw|X6%<o6DC@A4bysa
z6+6Ov6^q#0h!w^(VArqJW3MK!U~_U;FhSeP*tYCC%=BR`=DAXXCGM!f%6+P_JC&EP
zx9=`uvjP_}9-}I3BXI%4ub;<kzgJ>Gij`Q}@d~UWuN-TAQik<0m0{z%O0gCHbC~eO
z5=?pcEQX1k#SWPkV;=Emu$Y@gSoV+8SmmbESc`oj_PC$`8+?|JePhnYR<%!I{K0vc
zTum;f_Av+370<ye4rF7FNm*FHos$@CE)&aC$;67CGO+5RbnJR>8uoxK4eP~Hv7yiu
z>}y>z_Uls;_D?bi<F-u1L{k$mxwd#rWg!mRp&EyQD;>+yBCzrcRP3ryEOwtBjlG<X
z#6F#fz<xXp!~X3K#dt3TV^X3)m{LLjrZMY>frBq*{M;KmtmB2*)p%g;;_jG#k}DQ5
z=Zw*uoUo)`2P_k_$8zgVV5cRIV<jm^vGVyN*aa6G?9vM>td?OKFJH05>ZL8PhO`4%
z<8L#p(ajWV>^H_5^o+3jhW*%OnSEGoh5=T+sE1W~=wcPG0Xt`aVP~%DVEMAzSk}qi
zSlY4{7Votai+!t!h3(V8{F>A-H~H<DUA8J_wXy{>^-;m}-YH|d3^!q0TQ*`F6cjPB
z+zlA_KRN85uPpX+PzD<}T89l>m%_RgC9%7C;#dQd7*_5tg5?egVeuw{Sa2&p=B&hr
z9m?my^wx4?YJr^C`VZ_FuNfP*e3J$Hx``QkQ?Lemz|4d>jQyqTZd;@XoL!(ygwIjh
z4*j4MZ2L~};rfrFJ3dYky+1~oJok}uH)@!YV?9W5R)0&`$@_}JHrYpc+xeVQUH+63
z8T*K0Xxm8<-_b$&!hes_Javl__vi-Y;Q3~XG;x*k^;kWnS*wmh7pkV1PG6viJ*}X8
ztSY6{#+{{v+7(f-Jp~jt(L74;k1WdRXBiZS>QstSViINAA)ewDL8B~ei=-rs2T}M-
zeJE$G-6%@D4wS}DTZ(q<A<6?yGm6>NKFaG#oMLxu59PC<CdKE;R?1Jh5+!oC9A$Mz
zl9G5yn8NA6OUV*rrwH{hQB=9-b#_L7)uBwj*D<i|)iHi_U+19Kbsej!8l9se=XC56
za&(-3Cg^nE_t$w@Zmsi<M$s8Lp`i0cn@i`F`X}uV-y5`F9FEcc+%2a4p5J)SKZ1#A
zh45cpAcp=<5+=(7#LdO~#HK%&h{A;wf_2`R2%FnYe3|7Wtbe?wJ(@m8+x^{vRyQR>
zTmRo1>Zz~kRE~)~RN9xZ*!i)vSieu3V<$d##W;=F#S9P6L?0WXMh^_KM%%tij~aZ-
z8D;k-F>>_PQiNx}Z^X=tci~Zedf}|SRbhG0S;96va|msE+7hz=346%UBkSPMhowP$
zU7rGLA1DMG-FFC>Y%lab+4j^=<KCk0`#Xxh$+t~>G;jHNe{Rk6I(_4!r`h$p9;_|B
z?j23TZp5{(u6kEzTv!`_IzO+Ubvk|Jo1@$1F$b->xAxq%kL<>(n@`-kbnbY`#rR{i
zD%Ybf7xZn-&dVIxQ#o(Fx#FpnO!?WvB4u8O_)9e{`OYmL6f9{wAaOR%T%i~@Q$Mq8
zVo=m<eC)KBQE1^h!&3#%_g&AA-aB+^qXGM=9zCtR5MA$Fal9g@6&udBp{&pTsqLJV
zxu@==;_k)FTUw@><~u7gK4|_;_t!X{zO2@kma=_Qn&7tl)S|6ysj^#QQ_gSxovfrB
zo?NZ8oTR)lA?c!mV3NXy^ND40I*F39Zxc?*L?m#plSzn|dKCXhB0SztTqXXK=vbV!
zNJZRZA(yy4f?MM1_<z%-`5x0VcuMKZTv2py&ZG2q>_9hUQ>I^M5vMCMbJ6qGFw_4L
zOT-Uil;|N^h|@$EVNS>sKWMjT1P!MxQ5&hwRDSA>*kiGOV)9~?Vy;K)M?a1-iFy>N
z8`&J85Rn!BE6h6VS}1p@Lr6pLQjlIyLSRS0vcH<YvtPDvtIv@4ikGC9hUb2dBknG4
zzOF$oLCyhAo{sho7WQDb`GmmnxudUa8;_*hI9h93tv%dhdD_DMp!|VRvr<!A6Mo|d
zhGF{^_w^Y>>&xqP;hw;bRq5zz59|)u#iCWXLrJqmT~F=VHfz<PElw(5lsz_m-RPnC
zWrLIakgU!6-gSo3cO^9?s>P&5vxL_O1q+Pv9p-(&t;to%A;3<serG<u_6ZaD|NlRt
z<ljGH*S}Swf0euoe+jPDC8BEO523e0-itXR^6w8q`0sb3VVS%mUx@LgQ6g?>n2=c_
z?@K>nwb(=a`16>^_(R^EJH&(EErk8=dSYpTyhmk(#=>dh`Fu9vHBa6t8d32pjKF^R
z5bx&5`(;ZA&Y2Teei{(QKgqkMO2o~|6Ed@+#LXY%y<4IEocTe^ni-?1%#e5RG0kQA
z7VY2nI$Fth@;+wKUVkHK!QTRCeBa2sd5~r_h10(Lw~ZF}A9+uCXtyVqsJ4?|sS97p
zJNtmD_O+4veBvC{dxE^b;nb>eXR5*Y0qVyu<Xu*zuKU7Iz4>`D_Q+@QUO$gLHFhIb
zeXKmT_Y--?gJQWq9gD3U)sHnACGWdnY|_U+F^V5YV(yQScmHw>(@0)S*@uW2_(0A9
z{g~Kcr5Nd9?wH#{<V@&~UVMK&`po;{=soYr`QQ*8IjA2kF{l{b`i`6x6H$u;kE6~E
z)I{wWAm@g6RP<YuDCxH<QFq>uGvsUJ>gz|5Wv?$r>b@rDiF0JaE8R%NS2B?g`^nkz
zHiEOiIil`mPK5bOa?Th=<h@Xc*zsaD{B0jObDF}}^<{;(^?HUo_mcBRI=s5)SD0zf
zv#^=x<Se3wX+5_N8+@i3MterirT3u^yRU_Mcc+E&b(1q{XQ=H{?$EzaK8930A?H<k
z$hXH1A-Rt=L$n@~v+I3u{G*0o<wx<sJrBt_wkcTZ;Zjh0*RvpxE^?*?1T}Z+1s(4c
z3S#ag=UY>t<%5L4#ruZ?%kPu3?q|S{j*ft$j+_9!4s!0P2IRFb`|Gqn@gHj=XP}F}
zR-2mt$h{T6w0q<{Ec6??>+F|&SJhALE;$=JeUt8F`>NeJ>ihmSIVY!m)NeEH;;lHJ
z)LZ1t6!sapIpm#jv&wtdO>%zj^v-Er@xod=z5csF&eFqPdv8d3&0hcLS$3VAtG=E~
zEgGKHEx$dEw2(74-lMsBzlU=(w})UeId4z72R0pXmu-@A@4ZIO-g39?*Ie92t}40Z
zTqWmlt?O)~uWMzas;gBaIg=Y*ZZrhBcr~cINH>u4`I<9PALOi2ukQT$3OTDAolLI;
zIIUh*b-H$$oZGdIl9xRlpVuil#@CTEyxd``*50AKR?5M;mYnCO?AvQB?89rg?YGvD
zvpvD?Of}e9R4<-jM|0l)MA)UxC$?T1JO241IrD9fTU``5&U^96v92m|{_7muRW*0?
z$A!yBYcG(yVBJxf3$JY7p3kt&J5TO~#Ut$J8;{(t^f*GTBzMFsoB4`#o5l)V8@~#2
zU({KTmpfWlmWx_DmXo`KW;Ix*X;oA<aoDDe+#?4L_m{3coLky*$fA_oDeDgPp6jv9
zJ{M<s;2gPMzF72@oVLg=F}AQMA$QH?gZ*di59XicKWKB7+&h5>28-nnoGX4|?pRFj
zAa(QcGoxlTXL8K^7=IyH{mhK%d{L?Cts*m1S`oRMYD_qbY)yJjvzg?dCij$+vD|5X
z<B7sMMpp{Soh4>ODSTkaTo`EBT|n-yC;N{VFy?H5{QmFx<SvWcN8~H+Gs^GXEA+p6
zZSSR1eFj0NVhku~$Mxy==SAz6<|*oX=aKs^LXSC5Uav3rsqVR4a`(yT?#k`LS#udJ
z{~U4;wm~3+*5Ek;z=w9CBX%X59iwJ9P|VSOT+x}%s?ur8GSkV;B6sB(?HyUV+H6_l
zd)}QS_ol`k+R1_4mM3YuH=-T-bl3CDfL#@tBD=!TK6TKN%Vg1-&#2znok8x_pF1Kl
z3U?gH(B82T?b&$E{&XeHy7Z?S325gEYV1gFQRhjwRsWJk?%z_iqBK3V;Iz-%&CxF2
zynSujvu(qv{@ZS*l6$#HH89m$)hzY**3D=~Yi}J(8QRjGLfulDLhkE!m18MRDtl7a
zsz{*Sy?67Q<S)wClarMT(H?)a=}5B2rrpWxn<UXrH&Pl(`nvI6QtHMEwBH{ox+i%k
znk2C+s-j)LPhmds%Z9<k#0~cn$-RGHJ}uEn-anB^-U__|Ku$h!NR}fpMs_BFd=Ip)
zzn5UM{$j$sOg4HOsLMDe^sX~b@LQ*e-U&6*><Na_v+<v$hT_RLgPhd0_`8y&@y8|8
z(fgrL!X;i)!Xmy;97AsjE^&$YYB9F>ePX}j$ae)H`Z7*hv?H!n<SKe&{1ncO%My-@
z+aer{-W#q$)^Tfu_Q#zQ+>PEIZv<rGf&~QP_ym~IJH(KGiay3SLMQn8(VOH3?_K&~
z-X{7CPc?d<Y~m@PKj6-wJ8;LNx5{a*Ai5@(7rlqm3B6m`I1kY)IZWvo$6oY?31i<)
z7hu<*UuIK9@0l@H1v<ehOP6AmMsFKS7Ge5#W&wICGcS7Qw5{c!A79HxUs%I}-aM*n
z*3zFat)aUz&Od_utP+2TWnz)|P5dH$64S&KF+q$GBg7!_hUg=@i7ujzXeF)^wZwVi
zEOCm+AmWKAB9QPP?1;mJ5rGjJ#3n+T;3t@g1==KSh}KK%pf%Ah&<beDv<R99?Fh|~
zwu`1j6QMEFW~n38=hR!&OVoTSo$5=qr5aGTQzfY^)alrP*!!_{vH7voSohciv0AY*
zv8=IEF)w3o#+1b*#(2jZjM)(*8M6{S8r>CL9i0*FA8iq>87&&U5H%2WGwMuKbkwmZ
z?I_8p#mIrk>yZVKA(57m+ah@)CnLHdDkEqS$0Bw{2t-VUKMXGqj|sO5-xkgu{xR%k
zSZ<hCm|mD<*pJXhp{1drp(denp$j41A>|=qA;uvxA+y0<!9~G7!4NDMJQmavlpJIm
zv^i)gusiT<piiJqAXngEKuthI!2SS{fKUDn{#1Vxe{ugYzec}UKO;Y3zYo4OzM;Oj
zFQ;$6Pl=Da&vu_b-W}d)-j?2y-lJaCUIAWOUMrptJkvZ6dWw1udX#y%dTjRi?taxh
z%zcmhU$-{5c(;9S>~2q7GhEGG`CNNla$GE31YKS_=Q&$C3p)2XWjh^k;&tkFOmj4J
zWO2OjKsZnw7VTT?gX~r9C+({29POm--kiuiVS0k?MEmim<C@369jiKKe@y&X-_g{g
zx<~)mHrRUDuD5-CB=d;=kwu#Z8#fy%n?CC#Yi;Wps|!}PR=idnhr<plA09fCeMtY%
zyk)iJF-soHHj6-u4HmBsCLPo|IB}rpfYE_P^BVJ`=A7oOW}ar^W)DrnOchOEn#7rG
zHyJigH{NYLZgk2>*XX-pvEhEhx&3APP51xacYfc2eM@_*_FC*+HmEYNFj&&B(m$xb
zs8^|HrnjJ5rfZ}-%lLK)1AGcj0R=uY^1deao{~UOp}f$E)REPBsO_sQtbKEj!ydLh
zb-OKh|K3%yOMlmdR;HG^)|;I%J7srv?(p2fv!hYdO7o9KiH5Gmn0m6hiu!Z4Ks8~t
zmhHCNm$#kUhHv|%ny9Lz`gp6?R_?7=wj9_pqmrwlq0+xObhGH@7G)ddg-xe7?b<Y;
z6saVk)Vk4j<8Q^&in|owD1<ABDl~7f+At@dC$BEwC+9E6D|cDeM0Rq0%KDA#J7t_@
zm}E-VQPvGgM@oxHH%VDa%}8cSsz^SPaFtjqQ6^3ie<v0$CM?z{YA*VpNQ#JpNV~9|
z@S;$mkcLpNppPJj-~|C)fnokAeo_9beCB+Uyh*(Bymxty^2~GRa;tJb;d0|*;ws_X
z&H0KWfP<Uk61zV82exQ7QMRkBW~^UX5?EweZZX?1&#pbWR(Wmb8izH@OodDu|M&i%
zV7&i(7^j7C$Sjb+INpq7$vC?hXFcPvGV;N<RWc*261Nzqf{_(cQC?UftQnbs!Z->j
zJ1i5kE6c>d$`WypajI4piA=@`VdRNpC{z3<lvjQe{ETcd|Ch`c^TdO{zld7K$wgV?
zC*kn-C$azUEU^{kju~QUd72nyoX5*#2Kh!5E>98E<^Kp*lt;c2>dO;^#PT@tZ;8w%
zpNZ#7V?^`PC*my1DIW>Xr4i!b(g#8dWtJg=WoeL@T6{;mTqN_$TcUjN4UxR~its~O
z<|U!C*hg$w>?Jr+u6ahh{nJg{`}2gTLK){F5&Wl%IQr)Sp^NfPJHhv-jhO#^ml*m@
zW}jO`?eA71_xBAV66K&KV&Ctp#Ma-9gfPlPmx<AZTH^6S4bgz|Q58X5I8V4PR1l^p
zE1e@G7tRt)3ulOlc``Q@5Y6+ah_my#L_Eq+Ckc!B3}V-O8nGVbsU+gtuXv*W7oE8E
zi_BKBMCz|7BH&j9VS{p3FroM>kl_C1PyC!CGnW_9KIcJPnsX(xQ2uftPR!X626M*<
z6_mxSi9bIN6C*z@h=)JPTxLq-|1=_Ee(ocjQAX1x)P7=w_)i^Tb(YL)JBeqr8bs6V
zcA^+%Hx<Hjb`x=MR*}#`Ic`0{GAm6?{g5DD{vb1*5K;bvpGf(^L-?b7$3{?oFcS(t
zm<Vo^^%iOGW)^7eGjp^{DEED*h0RRTPRxwc3{VCfp$X0m(f&-oqm4|HdGIBze!7=d
zFx^dyMcJ^EW-{GDQ=h&|lR!D~I&I>66Rqca1FZ#R#%fx^_X{-d?-evllpoK~<h~cs
z*uUq|roWL{GM#qkTQcqZw**=`%9Sy+qu(NEy5B-*n^4B|q0LWu(1xd6Xq{7J-aJmr
zn>s>^nmSB#LfO-lwtdQwCN^b2TltU7p*pl@|LvkR{ii`IMwwKF=JlTv&Eh|K+Afq&
zC24H`iO{}J3ea9nl3A6Vc7BqXmOlB98iaD|0#$c%mbz*3JCzS**w57AuOrmXuY=S&
zlxJU1qrX0<I(>aiHAdOCjVk{27Ik%^g*rY#=G@EF=7~$xl8H)c0?NEa)I$^b)IAf~
zR5_G?lc+P}bn2V&80x)oG7AS$PmcRiL&rU+$5Ae}qpFPCQU%8kQy0IG8QGZn_=^Fx
z;R{d;QC{9bb^EfNYW`(2bqC7MvQ*|TlGOh`i%?&FCUZ0=wc;}iHTCnq*g%x2f5qaT
zr(=~qPsZ}0eElJIXlx+1bF4qM4rT4fvC(7qW1YwD#2TaAeKl5MtS**m>|*TKPh<u!
zj=k|IKeqH!c5E`r;|a0WpQy2vPZ6<-D4YAn&W*aqz8`gry+2CkbgS6h(F3tjqeiig
zD6>;y)kd{q#Yfd*|9vF$yFzTwN152`AH`$Op)AiG>-Uj0*6QPG3<c%-pE2AYr()(t
zzQnvAAv6BFnA(w-F?l1;VxmyqZ;LS=xf!E2axF#zW&f&}uOG@{dOsA!-1tCpfQ*=w
z4~a4UA80W)hzSJ6D1Gpb;r-weGe1o70h^ev;e#=khmB(L5i8J%aUI?fV>YZBqlvhI
zYz*_TWX#l%P)z?2$q-m#Du-60(}xzKgAq^o8m&Jx8m%%k7%ha@!n5en_g&FX-rtSB
zia0|<blm&uXs`Db(Uyog<VDNB&xq!HpBOzmNb-lU==MSX=;}d_=p4i%Y@;0qEuxJE
zjic2Nm(Y%88q|#b`ff{f-#d~~tcxyxCmNmljyF0G@ru<b-FFL7%I{{P1QEL!i5eXk
zh<Y;67j+eJjP|IwftyiY16QLg5!0xMk{>t|#Wj!@_46&sH{zr2zm1NneH$E=hggSm
zl*`*=QKoMXMQI}Lp&!NkRy%6yjYia~HzWhu5Ov{=WK`xG!Kg6AL)Jv?d$Sm+`ers#
z6tR(yk>jriB70u<M&3Z2q%AV#_4UYr*Y%OMh?$&=RDN9$Dfl`wa`6?(PhumVz6y!F
z_R1%+7_pS2kv^|1BM-kailiW}vMZAJ)wam_ex=Caev+|>MArB7M4s+vjwBFonT@dM
zpN!bu|1m-yv6r5RpD(*224CKZc<_?sFm)06FDoNrU!I9@Lrf+mLhB_hV*Sgo2zJD0
zTp|Wu9E<39VHr__SPeu(zt|b!@?vX*DdIL#5i&0XB3NIrM@;vT3}-&Pt#2y4y6;nX
zF5)@8;m&;z!%h3{hHE0WQyb3OS04Vo_jLH1UXt@9hF|K93D4;b3Xej}$3EPo*D74I
z*ED<`;y=5?r+c=Azv)p7Z|fmhkYIRj4|{lY&q|mx;zIw0?dbU!Ce!mKj14iO2Vn!x
zZ-%u$ZwRYFyy$FL%=6qZ*XJo==7=4Igvmbl3gdY05H|aa<VdDr51#3TU4FJJtN<}3
zg)on2l3^Cl_`~)fzO)p|&G@>2U)|%O!`&ondJ)>t{V24k`)+6);!f3}hr3HdDcz?+
zHzEc_3;pvnG<5W-cj(inB#*KVEqQ7Zn)FmR)E}{_Eunf(<w8}SiiQd!PQ?^D{$wGf
z_sLX9D`Hk}LNcCohlD<953xi1sxCzBNqLCmlY)@7h-DEWuOEkn+<WXDQjNHlRY>$>
z;}F-!5MquPmvV^QW0?@n$3h`<k4WD2H@NH3Y;eP)@!%rFzWRcF9(4s<Ke`nRh=ZLE
z7JO6`y!7y7@aKml6AKT%@z5u@;-O=3I^tu-!FCTJ*zloduo_}z>w=jd3I>1gVhw)V
zMRK$0pxUmnp!}}4K~%)h+Jh{+T7tB@YJwCIPs<DX-I*LT+8Gnn-AS@F*Pzl)+o04=
zv!Gza*>(o)>)af)y;CMg5-~Tnpl=VB0^dBC4s3rw^0zmE`474SsSnx$JrIk#6sYsy
zY~aQR*@66s%S8l^-S-K6e%~SR24ZxEf$8^k0z>a_541<TPApL4K3Cwn`>O$Lh~13`
z40a3#bap%ss7D;HB_N@rCcv+wB;W{QdWivBIwAr@JA4BEwUd1BP(XkC{(!sfdjhHv
z>yrzJZ5Ih}Z)Xp%K-_QIe`EV6fByE@{)=rS1H9wk)7IeM+IHT*67j$^|A;oKzf)VF
zzbRsaNBrg5O#HdpF#q{`Bqvn#e|k^czxf`Qe<@;yKm0=OjrrN%d*f$>_~BhYnR|_X
z?Dx+5{k%)E#5BK0cVqpo-VN|8L0r+=FX*n3-|@TJe)|z)l=G9mE9}R1m(B0T9g;VG
z^X<Cx!ME|w3*WPdJ>KvQyi?<Q{7#AQKExs8e5LP%`m)~f@cnU{WRhmSUAJ-H#@p(?
zXAz$i^9{Vs>3jV4vd@0RDnI(HyWQ`@cDu`G_7=%4YkeNwD)G5?E8FKBVwfR5A-CLp
z>~7im7$KgC`K-US-G}p*yw9(jB->>3d3y7YcgxNHyvq^i?C}o2+2QSUv&q{GG0)T9
z8*Zj~^WKc{{?khGPY3VbR!i?&tp?szh=p$Qj%k(jc5mhOK7_dFjF)ojsF!eSzt`#w
zl968bdVQnXtNli?R~_P|RIm6O0bYJLoV;uiJKgKG{f3s8)D2}XHpEf6y@s!^cs{;9
z?b(Ew>I={G>kmA`ueW$QA--DVx%+yWr^59ZPkzK&?LEg^4tl<5(e=EGxT}I^ev7Cl
z(Zc5GgBa|jhknbT$F`Pk4@tyh>pf<h%RGjfb37h5lWaD`qpaE0Bcs{cBLZ>ST^<LT
zH+yI|OL-_EX8YHDrRlr-WYY)t*G(k9ZFj%ibk)76snR_WvD`%W6HQ_6MosSSI}q13
za_4T^<No{FX7{mcB;)0FzkThm+ofyY-A*Ci+vDbQt<CMowMI7s#C~(#q_4%hv0n>u
zo4ZPKU@Nz0SNFNKUft<-0Wo1Qx7e%fZk|_vyILVW{LWSN>JwMVtG8TP5i36H`k^ty
z^=V^_>vhD9Pq=0`n!Cm{Vy+&DA+LAUZRB&^+PLZ>iFope%WOlh%ZG+`m!}ORTP}Aw
z-;m>y(?EBLMV#5m#k#@LMXy26WgBA7@-FNRf-b-6*SLJFC;9Uy=bQB}oiEnkcg{mB
zy3*OVKF`^<KHhmB;?hpe>+3C@x$E_u|6Cy%wY>9-D}v7VuB>scL%jN<Q{t6Ar=TnC
zPWFghmpSdalI^5;g>Vu?9NXS$>hb}nfy?03g_yRCQ|V=1r;N*g9U~Fne(!kba<?OX
z`Ih5W#JbNovRzJdoU4m;{8&eF?<0=4>kJ*M>$DsT5Ca!=45(vqJW=<{!5H!Ieh0<6
z`woJ2R~=SsNj9G2Fi=Z4JgoJ1XhNLa+##!$;t*52#laIXb1nyi+C_V{+OPI9h@U^S
z|5MXqKVEaezQ2ZK>GAgUH9_`gYaH#<5Ld_TU29bBEo;`<<A|{@*-6z*+OgLR*v(gy
zy#2aeUv-t;z3P0sI>g?C>{6;7?Lw;$+BqW*uWE-?OWSR!=CYGSO#bVMUzgsT_;ji3
zMBgRS!&aWCyOew4%q9AXluIP5w>#l-$@GNfCG8V9;`ZVvq%N_Y;JEbb_`*e!;lDWk
z@?!h(_KWq$>k-e-IG%nn>UiWu&*Sch?e9CTe^K+e+C}-}vWWAq9$T*Zc5Jfh{js-I
zB=f&<tf{K%SY=iIu^hzz1CRMu*&jPzWq!;Uxq!{bHdcur6RBc7wibDT(W4_5`i?%o
zaPR1C<Oqt77F|d^nsOohXc+PZhmIb)pnFvJ!nUK^kvrfz%5&k5?b7*i+sX5!N9eG9
zc)r25<@`C@^T;Vg+0xH@*an=pwzWroLCsd@{CZoJ^E|c^$TdtHS*Uz{<V)p)BmI@6
zcPKq_wKDTad1cg*Y~&!UkN8&VA30vBcEkkv2<{`wm5VmwmE$&S$W3(Ee6DD)>8~iU
z=|G+$!lt~!%_h6zkPQtv3ssvF6;d{)6&yC&$X|?EOH}k(vsc`;UMMGBMv?XF@+9ld
z@?h&G<TcE#^UAfY<I0t-1CircYkjbM#tO=ZtW=TjxM9Upe!=Q*S+3Po8R<TJte%$H
zTHP$$XH|ndh@4ew8Lw4D+0tPT<V0Q_-e1;ncxPGt;f=_Tq#kA|3p+el>U?;tlyoIJ
zhwqmvAHG&9dbkpKlbJ(tr9+2;N}n8ZLJp<!kZx)AA+^%jLvqNcSReX#PXEx%x$TEW
z&XI0~<51hVdCP`#pDfFeXSr=jJ6CP#e=gtB9yu3(OE`DTa@#pW%k{{=$XWg?;jx@4
zS+p1_AzjQ%i?)(Bi-wXqi!$V85-sQ@ffj)!b{3Av(P&xdmTa(4FX6Y4N4{p_;M$T`
z2Y;SzKlte^>2A&(d~i1DVAI*4gBOs;F*%rYR_kEc*$oHXkkeT{u>b7Dfn8_&4{Sny
z=kfv0vqc9MixUt0S4_H|69>ABjSk!{-f`eE@;<x=P8Khk(~7^C2OtM@*W9AG#$2zs
zz+40QAU|{A;-ls)#rw?X&ya3N#{BIWPV+}+=FM7>CwgX9e5Tbb<IDxKSmcai&Fs&3
znjJi2Wu}Y#(H64}XT;5f&oG;@AeS^~I$re9^li~K(<jI)rJ2?hg_)KVIhmeBj%l}P
zV3DG!QxU)EA>^ATOm-H%G*K$LXCjW=Q-R6S={S?A)4nFdr%4ZGVA6hiyUEqlQYMwi
zNzEE3ogOxhIQ`hz6Zxq!W7E^=#@Oj_<L$^*nHvk8-fhf$TETd}kn~ndMgxW8Mo$Z0
z7~Me*tJ<in@RU(*A<ZZO`7CQA_d;DG+rlkICdh5AHBv47ZYWzgU?_+@SH0nUL9yXP
zL6YIS0@8UMH@sW0->{)T-LL}rFAl?`g1P+>1t0c%As5!X-@KrV@f95D`!$dkbKEah
zV7i~9Kx_X}KIzDK_K)QM-uEK^)4m7Dm$mMz&Og7eIRE6nlgOR9><h|2u+KGr&psRE
z(fIf2<S*@2&Hubt4mq`3ds*|V_WnMVv-iJKWN*Z6Z|^CKy&b1?_BNl|$Z%}}d(WI&
zHpo2n#ehKG?Y4pIsVajbr*aI8k%MzH*nY~wV8baL0}<ro1Pqq)mh`{pebN7zN4mLN
z`VaG}^jq_?_3MzQbJfqyJE)(Sw?{t$IXgamySzm`i@Y&C1LW^o^;GgI^<?r+>Iop1
z=d8DoYo<4utED%TOL{$Sy$87qy4Q0*>ee8~*P@$~Tc(?ko2DCqe4o9pU9OR?Wv+(q
zUgZARb+_cs;_GwY<3h*-GJd*5PBH#1ClUXcLpniQ{85epek(^6uSb4x4PKBl1!+02
zAr`s98gR`y1xIqIV2ZrqA<)dBfKrYUNFj%~gssi_j4fpMVE<*49h*w*MRq3El^u@V
z%qHEUF;<bSi4|naU}?xR&QgN1-&5SOyC_GIb38-Q%TA!|%=V?IApfXK5z1Dfuw{!-
zma<3}IiWL_^+M-u)@_|`<R!ConzJHxs<WJRN|2-6sgsl?s}r5YspF4)<&gG~tcTjB
zSq<8{$XzCAZ_e`7mdUcw7D66#v-a{yVeOfdD|<elB%Nm8p64fT?zw;R{GJ=gZ-(zF
zKk2Zi;H2@MbmThM?Fl)_w#W12%x*j6J@4<{f3j}3&dGw^YRG|l?v^@fxtsr_&Tbau
zLwR>kXa3$bmicklKql!%n|9sLEZKD<GkMo#<VkIJ6=v%1%E;WZD-Jo+RV|;)2`$IW
zJ}qnHPtR-VW@c*b%nZ{~$s}E>k(Owtx)xWalok{6s^51`WxUz>F{5qgYvfq-cD854
z?7W`gy0Z@XR;`_d8L~SwGdOm}Blr4#hhIkL4(E(3J8Y4MC3YBOc<$JfVYy>Fa<U3L
zq%wGR2xQD_vLQeFNOLy5QF9{wjOK7U>1us6pQKx9wxwg5Ey&yQYgVNH(Kwwxs&NuI
z+$N2v^b(DL^dt>8<a3W`Sf=Z07^W+0VCkgWT~b#`A5)i0f2J;mJa4Hwb9%D+Vp@Ru
zOd9EY_0)&bRMcOl38_Cu{`a$5OWJd_%W2ouDv=9LQOiyXR7*-bsuqj9u!@>jny{K<
z+VXZA<cObdH%M#QuANr8T^;%2fbHwkY`2T1>22puBi*sk_QllYZ9h`SwvDHf9=T=P
ztJHJbx>FfHmkl}PBikBM@og7VmA9QketA(fBlVMNeCkuxDCC;Ys(Pd*s@kXes#+uO
zjH&KTRZ`VS<x|x_4tiv(T<YVk;;D^W`H_!~+q#nCwe?rZp{?IiNH?vpbufi{>&uk6
zEl-fA?%dLva%D?HO2L*($XUB@DM&f6<z$N1mPF*Q*|&tI%&7RJ45+vumtC!LC?!|L
zBqd5k4|#2474;Mi73CBu6*=U%r#ADa^lxTQxxM*cGTBwj*gTUQx_Kh`#O4plr2F2w
zxhGk4^TXs7<$K73KUc0#Zc)CNd``I(IdOmGtYjPI<YZ8$AwSNi?4P`_$s>7WlS4A;
z${RKvOg_EIFqzn-i@f>4O=`)zHYq2|Zjwh1eMU(zc|eIPxm{^3^65EBb4ig(Q%R0W
zpOZ+puBP-lNkZv)5|h$H<k|Z+-biZQ*qBtlu^Kt|z>Q~;Y&Yg5>2AzG{+)kgY|?MV
zu%r=1|0L4IHz+zJomR9>A`~r=mp`azkhDutCrMUu2Xge&3Q9?D6l9a`DM%n+pQXT+
z6t2LWWUufyk#zT}3e$<A3KNMd8%B}Gf4-qVv3bL@#F7nN$m#oTXic=*a5Yh9LoM?A
z+#Aj%&dC=h4$5aE*Iz3ipO_~fn;0b@hP=PAyl0}iyi=lt{BhI)_$qfGu}{u0@rIlp
z>I0<6?MU>O+m>h}w<(eA25gj*PUMvnO`MnILp^~`*|mw6WtS69$<8N`odFlw$pjPG
zu>=j-VbmX3BiolSx&CQF-}+9}B`9Ctnvk;oT0+43%cxfX>&p{1t}jmDU7wFS217Dw
z37s+t33W15)HjHh2}*F5@l7z6aZez-2NE*J5}0JH6TYrHh<XS&*6mFwT?Yxt>vp3~
zg7rGp1j;()1jTh5P(R_Pw0Odxv`|8aG*1HARmhQElMpHWH{L<|cRbl!*e3lgUQBu-
zenn~&br_yWy^U{@dJ%tC>KW=YcuU=nx0JdYzgy}C>Nc=TU5THOtd4&pc^>r~swB_E
zXG-SBhe&3l&V#;WQoM>JJzh{U2K664N(99}lJJeMm+*`yyAV_f`*>H0qw!`ER;U*t
zC1D!BR$_nrq_`gHNZb(L9bYD{8J{e^9rY!w#g*bI;_~qd;_Kqc?!-?q;rMrA{PFE#
zT&PEpEw&~;Tx=!IPHZub>{M(O`w=HB_APEnbOQA&o`{abHHr?#ofdtAx)$!DJ#pru
zPvUlncA?${v*_Kp|3q%ay%1?Z9gH%OD{(0zHF5qTRj7|a5jhv9AaW*-TcjY4>}I?Z
zJ{i|8oECRUI0^MM!iA}EcEZtddxgVMXG2KXKW<UTC+?$=2kLJ$2sy+R3Z00f3faby
zT@F(r%Qy`o^EgQ%6V&VYDrgYbD~QKk7o?z$N21`)I3GdvxI=>5P~Ssda8n$IpkmyN
zfP5U;{kSV26?Z{EJT5~(81+Do3h>713UI}35@1K2ka>QlxMBVkdME!9o$RUR@&BSn
z@z2s7`KRe*S7aOiSGp+w7y4hmPpCKYly8WBmG2$Bi0=*Rkht@`pqumc(0A~4qdv)6
zzApMC?*n=tZ#$jrmXz||rYG^X(tUYbP|rl0w~;Q-dxg%yTZcL)Z+I@!@A90dU*M@g
z{gYsx68ce|Gjv^^({!?n!pD<GpXbh@4{>LqUP>)@8a<agg&xVBh&n3!x#@IOZW>*L
zI|lVtK5<3RpKyiI8@WR0WOs$e6+n06@}rw^`Jf()B$o%BiOY>X!RdlJEiIf5^b$@x
zdIINh)NirmJVM{iX+xLgw4#$;m+u@F^j91Q>9;w|QST*{!<ZhxVMMp#*pE6eiW~-X
zZVo;APj+3@hiPZW=$F`a=vnOAbg~<BoP8HvpM58NGy4wIlljf2PXEBBM(<+VhB`B+
z*tXK6*;MF`Y@1PkW*gfkx+t3x{V%H`o$S&)W!*r($|_GUVwFR^8aLMUbTd{Nx+d#7
z)UjE^Dn<XwB1!LMkwAT$5*9If0*ff!n?;09c5imG2+?I3hmA!L^>AJ>^V4rJ^U*69
zhwS78F!RuD7zbnKM*SRaMi+T@Ehl||amcRDMaDU~mYp8TIAm`}pK+AeveNk(hwShS
zGfpSt)G_+YWQRGDaU2+(p8bqNc6&q^XPMFM`NTM6&!>TL3K@sWIArI?lyNi|N0M>=
zxBv71|GCQO1CgJV|NHz!?Vx2wLuiTdS!8_vFh0K-ABMqae0~vgjL%PEmeHjCLCi4v
zL*I#SjL#JDA2CUMWps(gi7&)wMx*ExqiOw-(JLAzhKTo!cF{ZHEu&%dns`OLBwjF@
zMm@xHM%#$-vzCcR#6zN!ctCUz?ZiFe4sn~fN!%c=6V1dmMh~fhxI)wsHAFRWk+?uq
z66HiGQ9=|GMMNQyPvj9fL>7@rq!Xz`GLb;U5d=XcVu(m0oCqa?hycQm@FqM7H^PN*
zB<zXf#8JYAup%spgM=AjOc)Y-2|WTQD8wE@i`YS^6WfR_gfg*_P$1+88A6H>CqxKA
zf{)-PI0zPE4Y5jFrv0JK(`ISYv?<zG+GpA*?E`I)_LlaF)<=6zdqR6idq8WW-KMqD
znrT;QS7^1gi?m8w8SO0XG%cT&L(8P4(h_NLG%78M7DfxA`O&;+ZZs#F9qlO1nr2Be
zry0}s(e!8-Z4Ye+O^vpdrc6_$$<m~0;xr)|AB~H~N?SwwOZ`Kgqs~zOqmENYsl(I(
z>MLq5^(plswS#(x`adk)<yRGJ8^>|QR_yLX6blPQu>r-xBsaA;?Cy>U^_a)*4!XO$
z8)=Z1ZY0Fk<1=%u=f!W`|HG{Ley$ia91TK!QBU+8`VxJD-bZht*U(EShN@60DnQw&
z3+jm4py$z3=rPn3J%Ada2IyvVJ*tZ?M;D=U(dno*Iu0F){zkqcgGevZjx-^)NCi@i
z<RO_zG7^hKAVG)^;*PvVo+9^=TgX-90-{Ew2p?e~G{g?EL{1~e5EEn{Vu)--HXy5!
zWyk_#7BU4HkBmfqX})OsHJzGfO`WDfQ>4k&q-hc~k(ywQkH$^&QuA1IM{`|sQKQyK
zH9QSN<EXLLoY5TDm}vHDc4#(h^fW6qi!`$}Q#9i=BQ!tML+T!NtGZrYsV-9Is8iK(
z>Tq>{+C%+X{X~6NeNBBqtx}8CY&A_yQJ+(vP@Aatstwee)Vk_r>Urwv>IrHs^-tB1
zsz=qLs#TS%3RD@Y1XZLeQ01w5t$M7wqq?fXRB{zxMOWFYEL0~|rmDRv1Jy>=YSj|e
zY}I7d7}X!;7iF)qRavJjSLQ3zmGR0jrJvGG`CNHld0lxysZa`(bfvxWyz+$7Sh-ud
zRjH?3uAHx&rW~jItN5zuQ?x2-6=jM%MXDl35v=f1yjDC?+*Djrs1!m4Lt(EtuQ;wa
zq}Zj{tk6{~QOs6oD@G}P$Oq&d@_Ko>JYSwFkC6w<J>{?D59BxGxLhvh%4u?I`6;=n
z+(^DvzE-|eK1Z%C*OLE`^~>61wXzafjx0$QA@h^HlRc5$l3kK1Wqg^l%tm%fW-2q1
zZIP{!Es@QVO_2SSev$S_o1~S}0%@8wS{f*Imp+r;kzSUnqynk4)JAG9HIeR;>PvN`
z3#HSfW2L_&1Cn-0t)y6zC5e}WNIWGkCHEv(Bx;F3;w-V2m`jW$hLVkvm6Caq$r3He
zH*v4HNn9b$6DNx!#J=J;;)mjEVni$w)5SJobFr~_r+9;Sg?Ns5lK8J^Skxt|7nO>#
zMDe0vk-O-b=$7cBNG4*5>_ulprlQ@VO`?^exgu@R2+^>xQ&=Y~5oQWwg@Hm>;bY+q
zAu1FJU4+)c6T$<+?ZUOf#lmUA(ZcV7UO}UvOpq;z7X%C31WyG23Q&Pa;3BXR92e{p
zY!&DV76_&YMhd?0JNb3|B7Pb_ito#R#lOe@hcD-|`F8wMd}IC&z8-%ue;R)@{~NEH
zSI;ZvrSqbAzPwkwySz(08IQ@c<(=dm;BDjS@)q#4d4IV>+%|3%H;<dh4dJ?TA9JsB
zHC!Iok$aYF!rjT$<1Xe-<!W)ia5^~EoB~b~CzRvPdBVBQQFC}42hM4ZF~@+jhO>Y(
zne&%D$Zla*uyfdP>;U!~_C59`wv<h0Td|L_jo2I6%h)s6quF0sova#GJ}Z$G%yMNt
zWL;s&SxlA<>lkYfYZGfZYX)mH>kG4kS<TF2CNKk;Z<+U)mzWZ!3)6ymglWiJ$6Umm
z%>2t3U^Fqx7#WO6h8N=*;|4>`;4thMCmH(~`i$j_8H`bkVR{?AlAc44rTfue(r?lc
zI*)EoH>dBXZ>F!H&!mr{54*IvRJvrlM7#L7Ja_rmMeV|Ip|~7(+2gXoWr@pFm%q*f
z&W+9`&Z*8}&Th^Ro&Rx`Iy*a`b2f3_?!4N0j`LXOZ?q2D2U<2QhUP<iM!QZ^(pWTW
zni<WIww5-ZHi7no+D)yY=27FQe$*G#f2nFJi)u|ZqZ(4zQs+}AP=7deI#oI4IK?>m
zI6ZZ`=A>|<J6SlHI&F8-ahmNk+G*Ia)v?Sm-7(D3&GEkDMMt5dqocXwKF5uYiybFB
z{&whfsCCG5h;#6Dc;;};LE%7mIPYNWu+3qm!wiR!4g>Zd?ThS_>;vsz+26ER+q3Mg
z><`-;*z4HOvL9tXWY=U@Y?o{oX!pwQrk&c3WoKn)YPa2PmEBCck#+-=kCZ}60>z*5
zf^warpwKDjD2FJUDa$BRD1U5wY-?<DY@=;GZ6DcQvK84n*q*R8vemPlZ#&NRi%qLd
zsZEMakj-nGn>H#NhK+@dvCS5nWj0f6ep`22S6gRWM_RjE-?zrCdDgbpX4X5bb*yJv
zkF@T$s<+Cwim~#tdSrFUN@!(ob<E1pO4n+()hMe0%LdB=%UDZq%g2`gSPCueEst3m
zTIyQPvedHdx2U(svxu?qw0LN7!GdpLYhh+#V6n<#y2XFzd(T&&&psb<-u3+5^T>JD
zd5iPL=Qp2Ua(>eJALrW7m7PmD7kKW)x$Ea-=cwn*&l#Otdv4CTQRfEE)}PHg8-3Q}
z?ESOYS<YFjvnFS^oLzcW`|S5KZD&f)B%cX5^Zd+}GvYH2XO5rQc}C~Vj5B{v_nfXe
zoq0O+^qbQ+Pb*G4pFVYZ&uP8Wb54&s-G8d?RL-f$Q?94(oKl}+oH~1I->LPd=A9aI
zYS6siJkLDJ+|B&1xyGDfe$ITq`Fitt=3~qUPu8EzJsEY<?c|-4>XY=7XHM=tsdsYj
z$x$c!Pt=~sJ`sN6?TMQw6enmW%unn-p?hNHiND8tj#nN}J05iW#qq1h#mDWBn;qYN
zeEIRo$A27aJyv`y;h4{{hsW?^oMRTp4j$WhZ2qw^#|Dqq9nCo!arEucn@8nGsYg#7
zH9WfN=(MB1%sR|U&63P~%^sUwFyoq8njJLTXg1$$jM>1E+9TOV!j8N?a{Y+(h{KVi
zM+}ZEKcao)+u`QJg@<DgdmO%dSbf;#@ae-whjkCnIQ+-7)3nSq$<){MktuG<Ha%~;
z-*lbn9Mh4ey(S+_(o6zPo|*h(!Z)!tF*ey~GT&shNxyN8ai(#w@eAWC#zJEoV-sV2
z<Aug!j0X<Y9?Cova_HruD~E)KY!8_n(m%BD(3nF52Wt*y9t=MC;^5_jf`c{(jSp@*
zIRD_NgP#sm9Y{YAc;MNAO9yxdEDszwu>QcD10xRf?626Lyx(vCqy5-^*8a2m_w3i*
zKV$#zeeL^-_r>q?+;?}MY9DRiiG4fwt=Ol%@9W;iy?J{h_P*JBeXoQNDh}`6ym#T=
zF?;*>RPRaO6S(K;o{M`pd(Q9KyJyXw8GC*kwHp;1#Tj`R-7!)aIT;-@+HSPeXoAtu
z?z-JsyF+$A-~G>S-fqj?`*-W@p0)eGT^+khcE#`V*mY-@a+lMtW4pHPTC!{Wu0g|E
z!wkb9!)JyU4LOGA4EGx98csL-xwCcW`<>A{-|hT&r(~zyPSc&6cFy0awX=6e#g3#M
zK0EI3Q15WwabkzTj%7P0>=-hrGsrXuGI(Zi(SU7m)?kmpYJ;f;-?uky&)*)g{q^>%
z+XdULwjbQSZu_k5f3~%6E7}&b&2`(&ZPIOa+f27@+BR?7$Zg$Q%eE$L_1t=At75C;
zR<o^Jwl3T{dTZa7$}P!Te74-%qS`{;a%{`CEsM8|-O|6gYIDkF-^~v;Yc@M?KE8ST
z<|UiQZ646C(ofa*(|@S1(RbEAp>LqSM1P$Az^1BAshj*ZJ=mn#<h<$lrtO=SY#O_%
ze`D3gl#RX{?{8FZq-{L5aofg48^>(y+fcb7X@mEMyBm}n95<M4*t}uE2CWS}>&w<B
ztoK-dd%bME{d&{&8`sZW|94&Iy5e;)>s;5}SSMO%v+m%!b?auX`=!^aSD+W6_e$@I
z9#8MQ-d?@cdQ<eiuKl<+du{OAr)w{)Wv)H7cIVn<YbUH7TvNR!b&c<u2W!-8sB4a{
z*|KKA8m%=wx@EfYy6(C+btSsCx`%Yv>CV*swYqh6!Rm<BuU21P&0T$NwbANTtF>1T
z>(uFF=mh9I(m`~bb&l(7(^;f5N~dR4*(&0$=&GBmB&%#!9a^<+)y!2tS2nNATN$?U
z#mY-7*(=YiG+eoS<%E@kE2>wdtngWJZ-sJ&<BG#8Hm#Vu;_vc~<%P?mmcLnkbvbYO
z`Q>|->nzt^KD?}MS^6^nWe=CBmr<7;UAAS}{ADATbuBGk8ng86(rZfvOD&e}UAlVd
z<fUJh)Gx_c60qdq63r6olA}wuESbM#<dV+C#fzgCzg>K7F@Lee;ysIX7HcmaUR1j%
zeUaay2a8mToE9Bfq`zqHqQ48<7ZxszT=;t7<%QgZXBX~TxMJaig@X&K7NjijUT|lD
ze1Y8plLhM+%v|tme)Igi`JwZl&A%|8G5_RzgZYc+kD1>)uWVlYJhyo_=85K65mc-0
zyead(%&niBG1q_YgSqOtPIHgU)t@_e?tgRI=DeR1G3Vu+OLN$BPS4pnXX%`Ab3V<k
zn4K`&WA@G2;@Q@-56oUOd+O}3v+8GM&I*|IaF%+O(=4-D`m^TF`fq02%z~K_GhfcU
zG?O*+)XW_-m(CnJvu{TEjQAODGj7Zf&9IuWZ^r5wlV=Q1ubrMY-FN!^>B{L2(@m#u
zm_BRzuW8NGa;Jq%do~T9MxS<K+O}y6r)f>=np!+Hdg`00SEh2Oo}IdD>hh`Mrw&Z{
zFePb<=agGhBvWjr9GJ3Z%G4=eC)ZETnCw6K!DQ8B$H|8$Z=5`P@^9@H?L6&J?PuD!
zHeLIK_BQQ>+FIIOlZq!rPkJ-y$|UZjvy*mBS~h9iq)!toCMHaDpZM=Y(L}3>`zEfQ
zIC<jmgxU#d6MQG!o1mCrKf!pyx(PET{21RjK6`x7_{Zas@wD+r$8R1#Z~TAb+Qt=(
z3m^Al+{JOsapvO;#w{K<dR+I|lCd#k-;TXHmN)j?*xh4SjGZvHe@x|=#4#RYZjKR;
zu^zL3jP97pV}?i9j!qlxJNn*e#c2D{CZpGlo-z8zsK!y*qk={~9)*mejxrmiKWgr%
z|Fqh)3bewto@-suVrZSz+OD-oYm`>^$l{UFBj1d?GLk#;?8sdsmyaAb^3#Zl5eXyQ
zNBlcNG{SPk-Vr(@wEzGA|4-uo{$XODh><No6R}!i6~xFcAct5Qv3O#U#Da<W5_2O)
z_5x3c-6eK|7}*Y>#N@<;#K?|-M$C?wB{8xoI7-Zz*j{2}U$B|jI$}D+$kt#Uu^GfB
z5hJ^UzeI2FgV+!;vO#Dk_K{dMF|tQ^Pb`aA3Nf-x2qzXu%$t}iu@^+A@QBzQVq~*$
zk(h><j2NF7lNgm4h1hvw=ETg1mf;{VvTHCPrcZ1wF|u)3Ol%IZX~ZTH8~xue{Li0X
z_%~u?`_N6Sl~@C@Dq<zX@`+{szln$;-Y{YT&`12l-xBY0Vh{h{N?ax03&d2!B*b{c
z7{na^-%y+*-V?+QLr?J?-%Y&Rh;1ag3bL(OPHZ8u*~F$28&6D&=q-K|y#?7^^b_kM
z)<TTzFDi)@6U!x*PArjFG_jEXcNreU`-a$4V)u#NBsz`D#4zYJKI3BI<q*w=3o)|Y
zup)Mb*l}WH$FYx?A+fE{bPVFFiLPTAu?5g~4B(TAciiuOd?c}-zxwfEVxNe0{J;CC
zCEf~Rg~Z4PB#l@+u}EUU#C(Y+#EsZ1XhVAOyTp5gXhi;jPNWBy6R(iyMcB}cbmMl!
zYf0=h^dnukG4bvtw(}R+l62zhi0Kep0$oW5K7)9*iH(8Aq#gh9vmO6TtQUHdHoTE|
ztBI9Cd(w($6K@K!IOtGX@Id1ACguuFN;Ce5c<&Iq4t+`!t|4C8&qiE8j7f}2j6yUk
z7SOGH#LbBJ5Yev~LBrC3>k}P|9<i0sv()2rf7apCiA^Ln`e!Zv-;Y}S8?nJ3Wam<Y
zw-IX~Rt3#VHJ(qrnMC`N4E;+L9!4}U0mQtBkuA(~Vh@SkCU*5l1%82;nwS(CnR1*#
zyiP<bV+*}Z8GiCdDSm|50b;v<l;GQmZ6dY?I+|j95%JC;dYY-w)D+>Ph_2@M_d@(D
zv4QXJ@or)*#OlA3txW-5O!PK+#4@0}$-|?+=i#Bm{Gq|g#orL`Gor<L06k7Ne&u^M
zjuTUTC)=DXoJ)*OG&+vZ>15((zh~elh?zpOlaB8q-fcv?vjO^@RDAjORD2<^S>MT)
zCj}o*Op9oGetjdmo+P}VSSPV&XnYd!N}}^AB9;riPduLZEgp{|x}Okee`0a>Z?X7m
zVo#w1ioyRSTA<6sFld6JaM8CYoI|uhF3<->;8x!v@H51Ye<NF=aD3mlFx-&XR_KO8
z@zun;jOd3JKtmLaPyQB+k0V;55zrF_;lp18@lV7$zLITG0ABmmAFm)*2%V81o<_7r
z3B)3yIr71Mzxv>AM0@lK`Xev=-d8XD##c}LA7bcN4_rY^NHj@o=#t!V`>$>|@lzIl
z8X6^6-1zG|d@r$`&?~*g*L{71>kwP|m28(@<1@a#!nKKw{YrLBFYzB=Uf`dJ^?f0m
zrssI$muGklv2y5}p5obGp5Up(;-PhVj0b&rg!>S4gYM}e{`kuS{4TK@&_LbCkuUdf
zIWZyhP<L_Kmpix}F^ex`8+98$`sEgGOf*t^pp*I+-~8oYd>zqCt%7FiIzI2qb$kZV
zPECS->MH(s_$vNm_zFHmtatb_-ah;f-bkz(x~fa~`{9dt7O@m)tS;aY!#EyDv{v5G
zTcP;NVHAHvbXRwvz0%;9hBdfmSdGh|!&2d_VI@u_Mu8?vfu9<d<7PygbqM+_DZXP^
zit7(caJ^x&)e_@NhDG>XV$-4965?Zq1^9oT`S^EYL!WtgFR`}IT>K;STpYagGaD};
zmIZAW6OaAO#KVckD-b#_I{xmn3;u%GBWS*y@oS%H_(h`q(m?;^g!4Z;;!I-H&twbc
zfS><tkDC)sm>G0o6x`^uEp9+e9~v<meC20rd@<3A&4pgf5})|l0v}E6zag?6JC6?z
zox^*GhO7-bvNL$q&}qDsSOGL;=6LduIUYN75)X&I>;&#LbR2(2bY?H0H9Lym9x}tP
z5xWT8*<oBdbQtFknc~bLvOzP!ZHJ8U^FxPlb7E#g2l0bL2XG@|218_<whv!RY~|2i
zd@*!td+=#PM)*XcR~rq@+AjRtpdmg;tOxqF9eBf_0bWI{bdYS>w&7XCk_WfqvCy?`
z!2<_3<6eXM_&aFaHsOy3H{!R6*6kXxi-YTN&EPs*I;e;9i7^M);?%)4xGk~s(7~<7
z%?5SwgT#!WiCc;553a=54z9pg4wBBvGJGzvX@g7giGyS-w;2C#U@`uEU=cnzKz4Hr
z@HS!}2j=5d(9q4r3kK%mSp#$M<N>m$n}vrH3mlk<dqG<_9e*(}9e*@14ZjVY-4y)d
zz!Y3FFd3IYb2kZR4ot$S0~2w|0O_lY$IXeE4UEGN4UjF~7~EiBG_FrfZ-DIbwD83P
zBk{S!rVo&f-d}9=z<=0({eQ6U#D@BRV?F)9u(tl6*vEdd-TQ%+_J79;`oCdW(D8l2
zV*9^f;r+u{AT)hLm}~za_JY_W===Jy>;0dwi~W6=hM26s7ZddNV9fq*j0)Xf7iQ7l
ziJj{2z|5clY{T~Sw_-bp=|d0LjIHW#!j|+mV)OdRHt-`hslNdm(_fGM{X}+xwb;<7
z8myOCJ2Zn;SoNn5SlOpa>^<~@6<ErraxCss85RL8VF~8_sTgx5n!=aR6&7N5KfTAU
ze=5K(L1UPQ$v@>{0%9!a4YM)3Pg$7dr%deBC$c?E$Bc>X{gj67fDSPQTlXm$)A^Ky
zErljA0h{qD9@8c^7W%|k>_=Y=_PH+_>+2(1#Yn8NF9NF}Ru0`_7?#}^ilz32VDZo}
z24TT{ftXKU0Okfgqd)ef&kwuX=ZoFwBilxA4DIv66n&nU5IRS9%(>4EvnP5-D`+0y
zVaNL3VkUiWuzk=!zQVTjy~Nh{y}(xYkuBsiY<}NUY-ZmRY%+9_kFb$_kFcM;53%81
zvXQ)xb@txFntJbIwa`o6#)^7xVY$6Gu{3BWZ(vcq*Rhb^YnUH&lvl9Vy_d14#P0W!
zP30x*a_>b9>%D*}p|8X+PA`hN^dgu;FWFkEv9rA@?0BydGllL_j_vA|VcUA8*am1Y
z#n|#*5w@^bh|Pu`laGz><zZUAT<mub*=Dk_{vH<A)x*SEddN<bj#c)!V8uPoSY8j=
zY*MkL9w#ii#}NyKe$yWF?6Je%_E4~A&~n;fw|cCxt36iO1?W00FiFpOjMsAxV?g71
z2D9lojh*W`g`I@n^CWh#=LEL9=Qy^#hipHOVrzTMu$4VWutm^;nqt#>Ot6VP#@J|R
zLJwl!x({H3-TSc~=tK8n4c&XNs%|5!6k5?;SXQ?omfXD)i-m4<I~Lfz4fF2aioJt|
zbTjs-TOYgAy$QPxJ?REa)4d*(b+5w&-DF$37Nd2q!6@Cjm<4pEI@r<fRhV)23TzKF
zr^~R--Al1`-AgbX=ua16^ST#eGrAXG+TCP}IuHBXH5dEQH3$3LMRut(v5u}8SX0+@
ztOgp@saRpx6fCD}GL{Ct>Le_(Ya$lhH6HVYc6BWFs%s4Pq-!*G4?0#Y>~hyg4C@+!
zDWGZngL1llqb^;)PzUH+f1qc&zN5#xzM-aFWb66`-PQFO-P$#TZh-D}0A1eIk1p)`
zgwBEnwig}W)s1R(b)mmINz<tV?eA<yyE@y@mQJ#bZAL$IHlf9xjc6WpvJGfbXFVFz
zS%-!}Gh2;%c2=QpJ3pY$p`WclZ*`WVS36753!P+3TZ~FOi%@=NA<BTRwg9#5%tOz2
z=A!1%*k+>#JF`%u&P>z*dfPNquQL^0*_nba?j+mWM09#*0y?QP9vuT6ZY=t}BL*Gn
zh(ddz$&El8JHpZGjxe+g`rKeNyCVoq?FdBUq1E+AgF1XspAH|?4Z2+~^ht*&dbh(J
zy#WocD~fi!LlqrwQ4#dKuTbZXm#BTm3)HHEY<r)g$2*>&CLNE_ebD(nK(}_>M>llb
zLv^9~y@M|3xP{K@xQR}I{`Ur|)o~5|)qWNI(oVL(m(i~FOK3~`MYJBeU>q%O$I!fX
z1kHd(SdGTCtI)7^1?msIunc|ME=8ZWi_wSB4hzw%?E>^dI}cSuN6bO_?QE3U&P1J{
zDW;?6+g(ueb{c91eX$d|r`-`XXtzi8+sW3Lg05<}L6@{!qw}CUwnQhjpGU{EpF{t)
zkqz=0^mE%Ow6Dz^ZHFHDI9k(o3@vXviWWkfd>Bn@GezUuOwdT^ln<i5Z3j^IwteVp
zXqNY&_u7omf7^DUm!V(Yi7ML+P;uLKl+#AG%v(^0w#}$@n?8CLy5<e&;kNbY{<d}K
zE@+(Bpc~tC(KT&4=nCkaSE94qmZMYKmZ1~c$o6?L`lodf`mJ>#I@n5f(DTsN*12dy
z>uj_Nn&_EmLF;rht92Th41M%uG`v+C4Q!o+dP6Hc9(~z54t>-*2E7B_^eFUF>qr!7
z9f8WBq5gxgTYn?8)?bJn^wi&x)2&~TW368hlUA~=9zu4u4kBAx2axs9S@$8!T6>WN
zt=-5hXs$buajosh$ksOGR}1NzH6#5kO-NVEN2H~NY_aQ*%9dKBxTOZkgD(36lGIXx
z#I%$nVbExoAf7G7$lI18<T>=(1<37|JmgwSE^@JjY`3!zX-g);Z%Id(&~c|Cl$K<~
zq9qAA1x<H6a;PO1+0zn(?0~*I5?R+0f#|e^Axm4x);k25(GrAcw*(?%q5Jkjem46c
z!_D5vr)IJN_duGO-I3a6SEK@Z@Ha?q^J^r%`4y4~ZTNE}r1>f0*Zc(WfKL1&@~rtj
z@}T)1atoUA+sK9HTZpRpUqk}^_%(#ld=+tOzKqy5lP&or#Ju?eV%Cf!2cauR5QAnl
zqTj4S^q?`9BTJg4$h>9=G6Q;ZAu^_!kNj=oAwQbP_MDCMHL;M6CI-?39lA48-b6zR
zo1BmwXwvPGgeE&As>v1!fj->|@o2I{-ZY&@o<ggB2D#aE8oAPBj^NO(A4eoj#}HnV
z8Nz^u-4wBDGC|HY9YRh*&%Pfy*t8EZYTAPsG?8ulE<~@%5Lwx@16d56`!-~H(^h0s
z(`IB0H18XcAB`K3&yDMlKIq@qAdQWyk(x#wq#RoK6-Z9wG9;~WDUtwP{30ZzaRK7j
zI3IC`Mt%<Rv~d=4zi|d~6MFfn2;MjaQ8j8Kl18$fpMWqL$0JUSV-XwZ=tm(Z8%H8X
z8b=@pp{f6)F=+gy(Qo{z(SyGJt7b{#7tP$p&zk9tWNSa58PnLW`TMa?^W!7g-FIvH
zK6Yw4K6YrDpuum|RD5jK6n<>f<Uo&KuSxh=r-}MlqX~gF|AWTkV}<6;$8yax==4i8
zw>}nWu6}&4!9SACex641F;~O;n5|(zzn`J8{g|dX|1ni#{*i3?6E%lECTRA2jMMCZ
zu0L9%_c2nl>SKgv2{is8ni(I1HQFBoHDjUo_tX4r@X-u6cxyg2knO*_rn$jQQ`_)P
zQvnXZYfWy$OHF#i3r!-J08ccb4UaYc4G%S*-~-&#Ja4$8dDw7Ua~rIH8=4CZ*EQ;f
zs~Rb|0sm;24Hq@k23$h{Ljcj7YEWyAHmEel;0eezI~$~$Ee&GL`UcV#5NMV*@HF!q
zxSE;Z3@|n08W@_94KA8r^`tpK)%4dpYP#y}H7(!|*lIr1TWd<{Ej9UI5uDQ`*PqeE
z)}PjdflF{g<5hoL^RE7=<^>o9hc$QVO*Gf*4{0ueSFm3rCyw9<>y0$*deSa1)Y#YW
z&{)+QXwHCRutj59zge@tev`%!OoMfr4fT2&-TF0}<=`9WXlB>1)J&~ku9;9zS_exs
zf9e)#zSS+z4AznE!CXyS-E7Urx|y14Fc79`-q%ghWY=kHQo%!*poy#-rwOVXtMLIF
zK}++hZiMDZ-Cy-Ra1ws0FW3E0V|CxvN-z_K)!e!vHN9?7?FfECpZZ)~kNRX?xB5sO
zX(_a;jp|y}26ZiJeQ*^%s#n$3tC!T(spo;QP^H$ct5lDzt5E-~B`wDi_2=3mbzkj!
zbw@2}FXX9fYje~UwOQ&Sa2V3n>9wiq#M)$aG?)wtYX90ewP$UN`Yrejk?M!F;p*G9
zq3Ub3q}33p*3<^5Wwm~40k{obYFe#_+OF1JZ3%|MTlKNp*J_j6m+F1sIXqKut$m{2
zQ2R)&TT9vw_tgt)@2Y3l-d0Zq=i!EWRP8nOpPH-cZ#AU(a7o==b3xr&gQ*+9f6%B)
zYgFoj8ihIwEC`7@u12hms1d4zz=hzd-D=qCS2axa6EGrN)c@Ad)R$|V)EIaXc4~1A
zMa`|TQPXQkJHkS3Q*%yzuI7yTBsdc0>Vq{W)J8SO)COQm99HYqn5b9P98xa<Ut+&{
zM$KNec8!sGYz=8m>{S1(Hc$^&Z&!b+Cf$k6>gMWA>bmL;>Pj#u)~fTWb=4WwtJO*1
zQLIphRWDNqR4-9`flaYM{i1rF`cd^9^&N03W~wh$Pgf(=Q`K@XD<-Mg)f3dt)#KFm
z;8%=RpQ+YTAFm#vHmxQti{GkU)jw6+s=uo?f@?9XT2VcuT2wutnhVB7pK4Ndk7`VH
zm+Eg7X?3=#K3BD<`l^~#9aW@#QLn14s#R4~RjZ1?!KhTFSCy+0t4dYTU}6-i{HqF7
zo>h6Ox8P%BsUB8ksBTxKsjgL#Rz{LaQ<b2SRmH0W;ATXtXjPFayQ*-NB^VmPs$*4w
zDw8UI)jsevyj5GPJXIU2+*P_&q^<E*wXo{7YIfC2)l_gco~lMyJy!kq;i2mL2h!ZQ
zr|SK1N7eq}mZ}l_jq9rN4_8%%A1<qMz~Z=|O89`OqCOz15O6t^Dvu9x)te7e)iW?U
zgsNK~_^PWPxT*`_bud-Z4|Em(gR_eHfwVguRdyfjRhAzps?*?jSgA}tSg7`WIHxiM
z)8mwC!-tb9-4DlA%fa_JqMH4|R5kU3v1-Bx()!r1`ct`A^{vuKHCRcyA3IfTl?JND
z%5AC|FhKNGg_RpsIhE^GY2bmZQAJg*R)tiqQu%=mvP|`+a*66$<s#Jsa6;y)u2#-g
zU8tO?QiB;XRVApLtYTG8QqjN<8K<(W9HTm2IZAb`lC(trD)&|XQ5shMQf>uT<eO5r
z@{4kL<!9wWFh)Kpr&abUCsuYVM}s%guKZrnsvN3lR`ynq_DF-Wv7$~{Q&FQV2Zy9m
znNv}&OsgnWCV)xuUKv`Euk^3TReFL?lBs-Nk*<7Lk*d61L0Tn=%8M28N=-$qQU-2G
zgpySergW|dQQCuH5}-U&;io)a;iEJK&%{HytHMpWt>Ue6V+CoOyi~5Jc&=Pj@l-h%
zoRf#jNfq~%V=C?{|CW>H$-m0a<=2&c<yVy*;GbMl)|OvTR+MAPVz5wD%8YV_GO1jq
zi~$!#qzot*D80&g%6DL-FqMzW>B_t1&dM9$r8p|la(ktsoT3z!lXi-w(xv>o(xLpU
z(i$8UbLGkM6UrmyN0kS`R54W=lp8Dc%MU8`z*pI;TvEPUIj`JMIisAkR<<k0m2Xv!
zEZ?mBRYtli>y`awddjY{HOdw+SXL=Nlr2}5mMv8lfXA{>nNl`i8CNz}838uS45d%m
zG^JbF6y<AhS|%#*myJ{2EE}V|0%prdrK;?&LQ?iy!2`eLyMkKwRY55mR#=pgmP^0l
zXjz}axU5I97hIQi#n!S`#fGwGg)SH`4T^<jwTjtg)rzU$y;LYhm6a*}D=k)hFD31l
z0!43Wo}#@pN6`olOuC}HG*wYlnyknL6DCfPSQ?{<E{#%zf)5j_@GK2hyekb<yZ|f4
zM{%drOL4u_Lvab*n0E?!>1&0k^reCWhRjoiL+K-hb?F1eS@2};C=Qq2R2(e5p)e{X
zZJ8?y{nAScz0wPcRp87Ziut7~#mrKLVltRB62-_;q2gBwU-6}c^nuxm?h=NgwZuiy
zP(oTXj*8L}dqqJBMUe$Ajin;K<h&xX<g6kXjGB`Q_mbm^*Cj_4&%moOQQRsyq_|pg
zKyjgjv}=qM(vn>YLCH=93mluR3cHfc3d@p>iql})=qXG~bQSwcbQHV5w^^>(Sh7U1
zreu*~WeI8B%vH=SnXQ;!GE*@L+?y$izs1^$pT!du!^Nb5Ge*%_JWA1AJVH?i9?oxh
zN%0SPe(^VXCfGPb^4Q`5c|`Fic@Q``U2?bL4*9F%R{0Y!a~kD0i|gfAifiRK_&Jqw
zNpZQHUtB6@7L%6FdpV^zUv5#HBR>VMPKMm1I90x{I9YB8#!j4kLvf6JO>vZb1$aB5
z@;Sx9@@d5Z@`=Tyz2hVQTjVMKQRFWFTtqrNZ{!_CujI`|&*gPs@;sIo7d?>Y72T6(
zg3ohP9$R!n9$s`+9tc*?CAnJ>E`L>o%AbJSqm=(!B$r<)lE`r|d<1ey5m(MDV#^ue
z`MAg_MKrlZk)!-n5o!BS<R(Sd@_j{?azk)_&d4_uoszF9Iw4;H=FbuNoFY^Cv?62q
zB=CRs$^RA_$$u2?l7B8FEuii4&cdzo=0bgW9k@X2<Ryh`<@trW@=P#-R>)%um&zjw
z7t4dd3z{c)E1V;LRX9`r6zrfW@|%U)@+*ZC<v2J(W8~68Ejhn%gq#Vc&@Y)?;SZT*
z;aAyd@P!6tCWZa7{e``<U4^7I)FIng*d|+3*dkjA?ofklZegu#dSSIp8w{dy*@(gt
z+0XYyvf=lnS)C{AdY>a}d7mk(e^1&(DYDY{NwR|X@v<y%ilSuk?;~W9??Yw5U={_)
z+~51j-n{pgJp;eUU3TmJJK44OZ)6wWla|qQne6=&nehE185>-qyE6Otw`5lD|COBu
z<LHX)@cT=$1Me@$jKDk6$n@VUWqR-BGM)Dl!afqo=D+95X1?djCWC{-kZHYlmi;cE
z%DxtmCX$`3r@%(mR$wLj2tLwTS$V-JSz*CRSq@l9X0pTrQ(1I@u`Cqaq<u240wdYG
zf?cu~U?^>u-7VN6yHT)7_78YUdNO6f8kx92N5(B6ZKY*0r-CIi+k%C%^WZGaksU3V
zB{MFVF53&{lD2GX!35ccf^jlk@Rzh?iwgcq=M?;rPAecSrti`*1z)6p^M|BA@=2Ge
zPx>jpN7|X+DQyO$sYUuBze!q>-yqEguc=y^l3yu}%P*Hkg56Xk_02Dky65Lg-+<$k
zA$^daCcTxPEWHM%Q=C+jA1#&TM@og@JB3J{^8=+0`TkPteA0UIl%B|UmmbM~Cp`%6
z(@UvA{xj+3{3p_NU_jlMF3Z0oU66lMItx6gtI`Sim!+ffFG~O9kv0?}9m-Qld-D|1
zc5tFZ(%L+Mv?7lyEe11+A<f8hmL}y<rLo{gQKW%+Hd3EFOQ{=JQfH)3^30|8^G--_
zf-7}IdLhq5s?Iwom4Y#~N6O0EC8g!<l-hwewMBX+PhWaGZ-dk{kF=-ONO$MyNVn&$
zl<I>+wOG0;Z=rN)-aP4iFsWurC+AI*j?bGc)dHVty!2b{Sm|KyC}~eFX;u9vY0Uj4
zsmc8=sQ|a?vm`fnK$4#ONs<JHRi`8@w_OsL+amD>&#FQ4Dz{ehB)3X(FPF5f$|P5E
zizRq&p+pVNRgQ$8n<Zi9rb}pGUL{H_bK@mva$_XN!M_TZ9LNok?9L68Y|kYvEFXzp
zuBT*GuDfI@xLB_xGjm@`rsO`8j0Yp@f#grlJ;}G6+mgW?(tf`#Y0tSLY0SAKsm&qn
zEL2jIqn705C?px+Xo)4UIRZ&|4p$NgrWQlumg6jWl|z+01z(FIxtU`vxte1sxsXFz
zTc;(m9CL{v=eUFg?v|;<KF3&Mm2*IH77VW4lEXQMl7l%05+m@q^d*~fHcHmztdr>E
zkT%z9$%34fl36*+BvZlZS|}NnGf(ng_H4=bY|`wSCh5zbEa}LeC}{@2YmB5aTT4=s
z{a2h1me&t)O7=H#T=uXy0$i_8V&Cjuv3qux_zf6eE#imSP2$_x4dQFyeN~B(><Y0w
zyG$&~Chf2HVwdbZv14|Q*ajT1G_iShve+y;L2L{rShRR&c7%9qcBps*_+SCz71_Sx
zMcH2Bx!I%@<|>|){YE@C`=xjUxM7dQU$P#G`?KzeyTK6qSKN?wO<bLIMO+4+7%tAq
zLd0oVDsdv%Vp4HvmPj0s#TR>lGsYCZ%%Y1QXVJv>z#Ov^U(T`-<5`ws75HOk#QZFC
zF*ED9n3hFaWQWC8S;pcsSqH?&!6n-*K9IFjY?NgnHUOhcU%W1BgIFg^PrMAgvQ^?)
zSu4a-vzCe{WRZ5+eDQyoa|j}JrucIv>6lFscVtcyH)oC)*MVuKB`(SQD=NtRBgz8b
z?3*Y)b66CaIVcJN>#RrQk=Z4Bo7paU4(?f_=uT$6=z3<2=pQi9%0<e|Qjs{bNW=vX
zEm!1}nI)oRri&~xNgFLubSyJoWRe*p+7C`zm}q-uuxL|efM_k4X<niwneL+bnXaOl
z;HSM5jn8~0(#m`+`jbIgYIj9L8Mj2e88<{7;Hq5~)n;52Rc2tKVldW}qRb4LC?!KI
ziUV(rD+<nFiF`8{A`h_FoJ7wv>_rbVY(=-hVLLCnlyOFcW|)f<V6vHsxEZD*M#dqL
z6ZmX<MHU&mMW-@$ijHNFR@)ZQ{)|ncT^Z{|+rVvGEn1tgQnV^#nTUXd3BzrHXlBM-
z(Ugo?qVeFlO%?q~*A{(CpCB4aCvCS;qK@<tqNeme!a8u?z6ndxhlTm+gThQO-+F{`
z>7ByJ^fqBI_-`MD9_e+$x9Qcw=U~B=3Gbwr2ydhp3jYBYE=Q<L&lHN&(}X-Q;u3_^
z^jIM!JxXW^UR;RqczU4FG~G{lAf2@1JcI`6u0s9vH$pvd<emwarau-gNPi%l1*Y6B
z;e_-X!qMqhh5x0IcONbYKc}I>PibmlXBuhENrm-kB4Je;Usww698;K`<|0f>qY4wi
zprZ&w)2xO5X%<2+@aRqnU#6W9K2AF-yq8AWbjHFfX$ORO8gc9!oVuMtLE3g9D{YI=
z8O*x%LhH1(!n0|sg(tzUTP8e|wph3)ZN6}48fn?h6mCeHCe%%vEL;Ju-8kXgw9&%p
zX(NT&VBGx@j7<A3_?7xa@HLgZRnaf#N$nN1rFID#Q%U=-MNpC2C@4y;7vzD1S1CwN
zEfd7177HT4#LE--re+J=Q!@l_z{g7xJWP!j+)j-VTu&vfyf6Wp8Z1zz1_;F9=6MPj
zscr&l>RSN?487-q)2UAc$5S5)Ou^H;E!ds<ufQPnnm|95wDm3ubW%~lvQ)KT0XTb7
z!PHcdU}7p?Fb2#$rr>9ai(oi~D(DA)&sNZyVkKxuIWMRNi_ct8m~vc@lVT=F2bb@V
zASPv>AUwrL5C}$}fxs<gtKfBtzThc%eR_ghDY}AdDJumRQ%JjSu|ScsKp;w)E8v3T
zH(lVAGDTpUGD%<orr&76v6PVlla&AX`@#47&flK$g|DA7$k$6Dt-l`r(v(jAf|NG?
zEO7rm@+YR$@kggr@&6{124E?FIJt=bDY<~(1s-4)zacq|U!9!HF9RDemY<Ux#ZONT
z=O=;_7{Cut_T>jAd+~k141C9bo&1XbH2FFI0r-Ir`PY)~@h>Ic<|E0ZC3uxDO8$q>
zO}@ZqfGeoxQ<CL;i)0D^G#G<CzG*U>e;}E`-wocNBVRw+j=wJ1hQB(Qv<J`f7bc(L
z&rUwUp9T)$Vg8t8WB!Qb{rsOvq)E7o-=DOD-<`CL-v&P627XPF9=|+EmtO={;WB<k
z(qevc(gJ=gxP`O$K}pm2zDbk$9$*-b<3CRt&3~9Qf`11*!=Jo=lD_e<q|ZEM5@{Ru
z@%TyIJZ4e{j|R?RBhM<So_98>hIazY!!q8Xq+;Hlr1!j?;2&o3HYBC<)+D9yRwR)Y
zVk~cNQWS4SQaEoixQGEftt4OGpF}U-w?xuNe9P-ie8uZXe9mhIFYy8IL*iXtN#ZSD
z0oaLGc&Uk(cnOI(FB%+0B`+XR#`8)P^IXAH<nW#(GI{qCU3j;^SG4C{Otj@8iB>#$
zB55t2=5Z2F^5}`jcuwFh8uKg?5AaSW?&Tc=gK-CMf8sXY?!?VJ1MnF2c<T~%d8-pw
z@|Go%HsfO6oWupZX^C@qlfY@5#v75S&HI%wf%heWG#f|pdJ_I}+Y)|r8^Le<!mUUc
z;ua_LbMwJ+?Bu2-v~lATnz@nSI@WUi6RNnL3FX{(U_2IbA1CB-?<Hh&Z-V!j%Ds?~
z$kimoab*dl{TR;WB!qBX5(2r7;6QqD&nLKZPbIwN9s?8dId^};WA5&R2i)!8L*C@B
zOSsO}Nw~sYmOxsO7<YDphC3}m!JPzdq=-8rfyez7&*pxKCk;s&w<q3_+ZJ!fZ3Iu!
zf?E-PmRlTe&dmo~(u|uDZ^Dg_Kgf*)XL2{!KYl0ID}EdI9hj3FxliKtxcB09xi`U|
zT*kc+znH6uU%-{elNRMnE+>8}mmaUpbpn@i4A&xFi+ei$FXtE-mESoB;=gcq#}9H0
zz^m-$tdH;Dtd4KxERQGc%6iV6_-fAd_)3m8IF?16k?{qb-*LH|Z*in)na1gjOX76I
z#dDg#w~XL?hzsSE#szW;z`FG2q{X>&65`%*qQSj<&Iycr!tsuKz;Ocu^CstM+;z@_
zxGS97;9+8%OL1xr8mHhW<47A*$l=BDILtT}hXzh2m17m>z&RU7;hY3B^E~HJ+-c6<
zxRV@1@G}o{HpUrq*2eAUtc)WqO+(K7I0MeCxGkJ1;A*btjE-Bw`5UXl`4LMRn@c$T
zu?slev2!`C;B8Lh)WlBaRK!l;6oI{|#mS8Q%T9^?#f}4qbC?|xJIMBr{lxYJle2^U
zGPZ^NB({-#FP6MRRL#B`Tfx2<TgukNl2&IvTNIna=Ei2Q>EL!IvMI4~Y|Gdv_GvIY
zgV~2;1K0;+eb`3edAhQ<#J*u~h<(9c6HD5j57~=j@3H5_-eS)L=kqFieC#Fms92o+
zUkqt}D%qc7r0h>IB6b(}pKNwR44qvaLt~eN1xjJ(##pg4V$QRZ!390Zj*L0V4vsm@
z_5&kyKl@#b5&LC~A^S0Sp<CEDV>Ys{#;jvsh#~FJRcv|8GPWpYF`EmH=p43F%nUXq
zW(wO9Own=d<1wSzhhs*t4}vfHgS9i}D{D*45NksWX^r-<R>pL)mc+EO=7Bp}&zcfb
z!<rCN$r=p?X%Xv3bUtf1I)~K{9%(A8H9C>?F*=S_12$<mt2jECl@}er$^@s>lNBHB
z%8H79%?bsx^a;x=`XS3T`Y!7g_@&ob_oJ_{Zbe^YU5h3yQ#A{Xma~-65|$WTQ!a}c
z&1BJ{omuu^oZ7L@M%%DXMq9AVz&kZ(?TbFfGK@aL+7?aPrw3Si(R)}r(Ysj7z(L)@
znjO7~H7$A_YZ92Kt5_qWm$QCFEoOa<BJWJiVf9AMV0A=IWi>~UR_Zv`hp5r4(x?%v
z_u!`fV5UcXVJ1ZlF=N0`?O_H*bufLST9_W-sn#)HL{&2%MO85GMv=B^A@fR99`iy}
zHd6!6YBEz8mB8dg#W3k$u7)xxQGra$C_m;I@K@cLhojyy4@SLY?ujBT)<?{(QTLb|
zqi!?TfXjN7xg_cmbAA-YoCQX!f;llt!W<JNWd4mLZ(}i;Um{(Y1CdV5o=DPewP7|z
zS}^M(&oV2)aXrQ?h&;l~jx=Vbf$6%3853#943FH-3<BSEBhx){9rI13F7tULX}vCE
z-i=(u{5NtQ^9s1H)0yhX$xK<~M5Yi7SS=<!@-M?F@)v^w9_%pVOymILcw{f*a3pEN
zwlVfZHZgWaHZZn=6I;nx8(GF!6<Nes3TA8$V^(AaV`^jyV<Pymv5XOsk&IsvVT`X4
zq$TUe=#B7VbVRr_n!uHP$@mcQj8Pi#i18kb+1rfth#QQgh%1a(@MbYaaD<xS7a?bO
zfITZ<yolg19!D@4_rRfbWL%A~V_b}|W*}hFo@R(6PBM5AM;T1;X%8{%BK9$?B6c&*
zMvzwRHilV*KEpU-J!2oZwK|OL5z86+5sMk?z_6XeSROHhu_$5+V=j2M;~3fzqZs2N
zMliG@NZa;1{d@Q@{d4#r{S!F1UG&!QHu}f#W_k^nw>9+Q@Jf1qco{tl{M&qbLU;~6
zIy{3O3Knhx-8(#%?iL<Ne+@2fApK#uAN@|a7ySkpxo_xr_)EGv{3%@qUhZ8wC;TRz
z9)6wf6i(W?7wDGZ2>ndBihcqdT@n3IIFG(JoJ}_bQ<qBL6mCz~3%8}~fUkR&z98J3
zK0EvveOfqa?Hbd^hVQ433^$_x4kO*&?ew9r&Gf#o4fIYhcvsUK!dB3$!<Nv?!Q-7n
z&kLJL&kUPNPXU{E96c&*6g@O-1U&$p-tR7MVZ$!3!v<WQf!W*Tawn|K<wjVO%VqF;
zYh2V}l`gWdQWs$uY5C^4(8ID_oWjywDB$|WyPOG&b~zCi;c^6w-vF1rVLmQ~VID5q
z!25meq8IkuMJMdB%d#-i{=MxoC+uIB>0wu0w7~(!T(rW}E`LJhF5g2*6IkH#DU{>V
z70PgF1s~YKr6!c(QW<LHQUX@+DVOZf<1T5TM_dxY4L;x!9=gXRDAdr!7YyOeE^k9O
zxV#9}b9oG&@Cuikp-Wt@hAwcq7)sj0GhGy+Q(eTNlU#V<43Bc5h5mK65B=qA4d(E$
zvw7%%^U=^=XH)QpTb+$U8=ZHA);VtpB`x9#=QW`v&MQOTJ1+s3IMaDnXsYwn&_w5n
zU=&9=j|dHO{uL7B{56EUZRh3O8{+2N8S=)tC4{t#pE_5EJajG(x$9g6j`20;%#eSa
zQ$ld(crcBX&Y{F7zkm>-vp4w0Oy@Tt&d$$69GxG9kk+x4^S>eIoUeqOcD?}av6-_x
z#Kc(?a=@7j2C|_uHDtT9eaL2KYw(cQI-7^Ac0L-i!r3H*w2>D$?+%&cY!EWTc{4c4
z6P<NK#yYPI(Q;k_X7W$ktdMWCsUe?f6TwgJp^XUXp#2JNp?wV|E#+ETU+@Q7XK)#<
z1zhEPT6J(XtvooLRs_a!0xdH*hL#!}K}!H{Ie-=x>_ZC-_MrKIz5I&yCiofcdGI6J
zBXF2+(QXD`r(F%cOuGmsGeT1YD{10j8I1=%GmqvR%%V92yU=WcNvqk8b}HDKb}aZj
z%@o|`6SO_SX0)BbCbX?!IPamY4K}2$3f@jz3ZC-@+MM9EwCTY*H0@y0c3w==3Z75<
z6EvIlJ&1IkC)4_aCeXTr#?acpeEvhN4f;W?4EjPX1^@XIH7BT>njX|nO#%zLff^B1
zLk$V4r22ykT}X8e%A>vt%A!66BRYwCCn%13BPfb`8NBEqsyfJzDhu+Wih@Wx`VEy4
z^nywadP21WNBR!+T+qK%^PsELqhLy7)crwf>h2&JbqDy;JnDuZ7IjUK3w31>X-(Tv
z7X(>TX9u09P6K!P1a)kX8Fgfk3H47PX;AN>ehxIGehS=9?E;T_1GO=5EwwgKhgu0X
z^<rv4;CyOM;B0C-IMtJ>v4In)5rJc<!C+SZaq<fM;p7_l#pxCJ)xAy+13R7W1hzWe
z2qZ1*Iww4^%1IMg?j#4-y1<DWnB&9<%y6QCah>2~9T?+uE-=E$9K7oQC(}S5rvriR
zPDX*Gef`pDYv5C-je!rH)`Ek5(`jkoHK&Dv|2WM76I<h?9jI^`A1HAe1wJ;%=|=$F
zX*huDG!Q^q*)~q?0Txb80cV`*!OcGER2E?BR2Xp3DHjawT}~+h+nwSAHakUur@huG
zFhIx2Ct$ggdjM%`&v$weFx%;Iz;vg3;B1d~x)w0n=~BQ5Clt)>?~c-dVMjs0fFm3H
z?M_FhfL2FJz(+^R0Mg?A;CM2i%+V~M$k7;F?rg{10qKqg0m+V=!RU^1ToVxHxH2Hf
zaS3?cUXHT^+#II`ym6cqK-%4p9kl}PJO1&%?fBiFbiA)P_WNIS?Dj_;+radeI@b9M
z9Y6SU9ZSLYc6QA5cXZ6~r#L2q^?lYc%HP~E)c=@c0Jz_W9Nqo*Ill4V<@g*7@GXw_
z{5Lw@^w)E|1|IkdN7R3@qtbuAqtu_Y!KXX2{U<xp{U<m&ffGK$(bE67!&(3D4ky73
zA8;`7?{(Pk-{G(u{P2$sTl{MsHu!&VSmRGx;)M=N{qr0a_-8rH0arZ9LEAshVVr-Y
z!zeJu108<&`8s^@^K=*hZ~T=*hu<@YX1_-c^<a<Rawzw^=1}DKk3$|f<Qj)mKZQer
zpV%P=OmenEkRRQ_&yVWh2|l^C!z;h@4p03~J3R0st#UJm8-B(Pm;LrT;NX_;bddXP
za}fD$a^QhsuIoVaTj}87x75J~Jo7mYr~PI)9QT{zaM+Ku&Br+G^&9D6==aBdJ2>ZG
z?AQ4X*z5ZB+OGifyw!fb-$(mdezo?~z&|guAM00SujQ9#|HqfK(9`UPeUt3_ePivr
z!9@?XZ}JVauk-b_uL2|eoqeJ2EBid(XZD%krQfwr@V#jt?R(8W9PD(=-q%-c@98VI
ze+P~_&;F?|%l?6{i~Vgd)hYIueXZ;-_@1-ZfUkbcUhI3=p67eWp6N?k>$~h7d=2bv
zeYe<K_>%7WTKf~eI`&6=m)jo#gMFU;F5g-92ENnmH-pDM&VG&WDEpPZf9;m|k~aHS
zyV<@&cGG=7*=d8*-exz-x5@55pE|prKBU=RZa3glY}f0PZ`T2Sd%9hNPqJOLPn=x^
zSngqV1wMgx**?B@Y2doM+Qs_3vWxV2W)}j+`&~P4pPP1WKG*EtfcK8sJ@Qf8-Sd&#
z-Si>tcb?rPAC?{J<6@@*2cBXl^s%zz_?)$4fC+!h&d$fw&f4do-8t~#ciA2D*=~2(
zXS3ZwAJU3nV`u2I%5Iy_GCO^6<LBDx`pmRj;WNc<F&Oe=?PmFmw43JhhcXE~`7abL
zp8?7r?_SCe?@q#&Z=no$f28zy*HSvbnJ=X@co$Nty>lt$V9uvf^1Tx%+1@dfH1Owx
zDY4%Elt^!HN(fl=Zz$g0FDP!_k121!rN2#i?0ubb&-*gv78vy!%0J!;3g#`LsKBdd
zQ-t1h3fJ3-!T`J8iem45j$-3|igF$t`@@vu-iIhhy!TQLfoX3*+2y^NvfX<FWi$Bp
zt0-%{mr+)FFQhE>CawFKlsVp0DAT<sQYM3YKaw)q`;YBkuOGI*yhsCoz;?*1$F|R_
z!?p`N{07@buNvE0uS(kwVB^2HE%eH<&GpK#%>*Yu-ZsH2+BVuN%r+d%d_P-1FHc)f
zFIQVv@bjP9KJ$8H`_SvI?OiX@(!XYV)$5Y&MK8=21y^5YEA<lD3cR?s95D82wp1?%
zTRSgXTWj$4&)A;wI$?Xv%gpw$7isVBx83VyWNYZP!*)A3{F`jod+FKgdabry2`2wy
z+XY_pZRdE+vYie-|0LV-UgK;>duiGJ^(3wSpEh4Tzt{|U4%+mA+uv!^>e*`3==ss6
z4h;WFn=;Q*n?ld`HhJLrXWFECrr0ESCfLM)?H_Iv>=|U^=jmtT1<t>#&1=usHqSku
z**pUC|E|qV&zm;aJg?eZ0{<VgQG2RvWS%k`ktcZzfNR6_WZ2L=X*LdU7r@4bpnGi2
zc%HU70XG7U*bs*rZT5Tav)K*z0t{@ndTz1V=()j0&y&0zu*zn+=Q5i`o{Mbe!5x8_
zHd8&P*i7=AXfqaW3XHV*&*QiC50CHGUp&aW!~NF19^KX*9_`jG9^|codg~gGYU@gm
za_bVfJCJXk>yd4p;gM#Y0yhX^t)o36t;0P+tb^blfw#4%hr6|_#~bU{9^`F;$JUQL
z?pxpWxMh74?iBoEeaQp2#yr&4D!5r7vKD#pthpXcYbM+;aIkjpu(h`Ju&}o9Aa5C*
zus-QwW^LwSY;6K}4R%`_dF-&>>9NInE8I9(Ypv&@W4+pAne_^|cQDs_zQ;`K*&b7@
zr+JXK55`!J^B8G8%Hy}yU-$3C9fZ$TU)}qyhTOZY`rsx)lU190y;Y-ol~o<wM<}u?
zbI-Rba?i5LgIfuSR%z}rR*CKrR<Uq5!QU#x-ODP#-Ob7eZYVsrdh7nk>V^9~t0!<z
z;hNQL_e)kc+)=A5?&NI+sTJZbv{JfrtR!$}fojEZx3{9ZTU$}#=E5l}YxiST=iLum
zore1hd##SR8(JB=Z@1d#PTpczZ?(f+*J_LV3agE9mtnq@j{9t@<?hq07Q>B(aaOb3
zM_EmC|Icy~+-vw^Im&&&@~>O3<xe;Ac0-HhkXwUgpIfzM7u<0uwrq4Ou&i^-wyc7i
z4oQ|pZn2j6ZjqK*aNi-oGRe)`GS1E2G7@e*Jhu#Vdu-|BcF)oS?mk?zeChU&<x@Az
z@*&)SkXiogCbYcj#<jcz_aLa2DmQyenVYqx$c?-WamteEcFfY*?XaZ-+=<w0Y3XKY
zdDd;4<w>|1vCh)eP1o{(+X~A)a6e+c<#xAOmilhfEZ4h{w<N||u5#0|T<Z46Vj<j>
z7`B+<)^9Pzt;b>_+?Z&#80l7T@yE5w;)g4F3%kf-z%|dJ*EP$c)0MnEk!bPJHO8XW
zHQeF@+@bKZD0KC-$a8hI$by>`&nyyMA6mq^-m!>;`xI9!0$eXx__!h#9<JoA3W>!_
zSH8tlSC+*?xLe_9@vp0`#Z^~Ji%W3B;)I3D)yzWXYHT5bdltJbn63sE&aVGs?Vg_`
z=^DS!PmkKRZQHgzwv8^QDpjtw-80i;+qUPLxyH6_@2PV?cYL4SCpPw%txvrFgNmxm
zh?DsW8#ZB)#<uVoHhhuCu<}LD!-}DEVKpp!k?F9sMFzu?pm{N9Sk$6Fm7$A%R0cx-
z;$5ZZqF0r!i=I|GEYesQcPcFwU9U7*bh%O=x)`S`2Q4~Y`M2*-<<CBik+HM#L*JIl
zH+}0XUqCNoS>^q{MU}Vvx+||kJEO7kpT644Gkwa+6VTD1Di8Ewm3#UGmD{1IF|Trc
z-^|L@eN!rzLtkTbWl!I*%8tIW%9cKjwUJX<)0a`H=u57YKzAdm67LJG6!isEa-qTD
zUOA`Fsd7f2ZRHf`ahOz&?$fUv-lttz-lwrSeplr8eXq#s`&5wzosJh3aeYrJqWbPv
zgh8|8T7_@lr3%l!a}}=8?>Jgv+jpSCqHlMFNuS2@*i@m@x3*$%-^z*s(Dmr8_}bf1
z@v*n1;w>~j)D=&A<rNQmnTk8m`w&%J>E%^i>|IcC4%#2nD~|O}syNs?wqh@IKq@M>
z_7+!c?9HoK3r&#JivHe&ioV|HiZ1Ab1XVQk`c~BSdQ_-;HCBjy1=DL)A?`J;K%pC=
zQ^DySR58EzPx)+Uh<q-e)cdY{T<^>BQP2~4P+r!1yS%9PT6tct#uhnWp4xk=JhAs^
zc`S5B_LPVAZZ8k)-Bj)i&5@PmuD$)`4!ynQHqakwDL3h@FE{8_m+SOuEE1-CKrd1L
zt4CD+tw-aMEGU25GrRm{&$RNV&?p&Oez#{t`OTj4@~hA*$tyqKlL?5nl=5THE{QJR
z*ArI0t0%C08+1(E%h&Zdm#^xvD_;gp6O;0u9)t3Z9_{jG=$rg5tM2($rs(-pCh5^w
zCojtIp2uaPp8I7y=$>3Ho7;1-Y-Z2dvZ>HOIZ`&ZXMfp<o?T@X&_mf+R?xGiET?CA
zSw@e>M(Hj~=xHyD>1is9fKH0CETBhH=F>x!c|bEoQ0CB6Rc6yOx6A_iDO1Yyd&ZY(
z_lznV)T6OfO3QwB7nFVN&Mx~1U6sVLm)$XCPrD<^9ztWquk2>GXW7+mm$FOHTd^)X
z-ECHOyxXwsFtk?&mF@2STe`jbN9kthu)Hf>-Tkt3dH0jjCD3HKUE0}wt+ciKQfVXf
zSx%O!x{sDhyAPDo-5RT9TPf1Lv6SDvrnCyWElWygb@!A`>uxWd1Pzzk(ox;2(qY}w
z(lY3|V5NE8g3_$+s?xM>jqNhCG_HF}X;k<4(lF?}RF?X6my~*S7nHg|^Chj+t~;^R
zsyn9C4EirYrTX1|rP|$|rGvUP7L0xA&n~OduU)34AE67QQ~I)NQ0ddIKP3;L5%a0!
zX4l)2t6eWjE<rEme#z;sTP4T4u9h5zcFft5-CZY2ws##a*$f?-T_vl#ww5gK+EB6t
znlj5uI=dE?w03osG(umdu|(BXQzGwDl(1bIYermxbs;6fE?x;2x-)Z1=5$Rjnb9?=
zWC}EBMwE={DlZw)Ra8;|J(`S?g0AF}oUZtij4q8$6Iznk6;Kk}<y{g9of^lIz%H8-
z-!AhKPiWTYl{j_{DY5MuP+|%FnlHtMUGIx^yIvI!?b28_4~qYE-Y)*pdA;~cr^dB8
zU;L)?RPl?>qs334akIPlPUp7b8=V`AuR`x;dGYzq#l@#Pdy0=k`=+UQe`js+?oMU#
zcIe=c#p^rK;x(Q8;uX-unN!@?IlZ{6b5d~|^l?TO*L7ADt2>K}<((QUC$pI9Oew}Y
z<BLVm%?T}D*cnhfx6`|LCNy*$izjv36p!n)C>{kp9lheR&LPD`odb&VIyJV=m!kB}
z_eIH_uZrTKv-6-Ryz_QZaObrme`xNUEAr?(S>)1rq{spKJG+W3I=2;>bZ#s%=+sy|
z%Zr9|E-upQ>@ND<p>cT{i#~VM6us|I6upK<kGSYb2U7H)gI9D1dOfp?u5?T*y3{eT
z=sdK0h8G?0C@VVLQCPGeIzH(|J35kzwsgc6ZGfgvaM6kmzoPyQucAfJ_i-p{@31av
z?l3E=@6cF3Iz`HkK}FJzKZP`Oe?Ao=9d8Ty9WM$w&;YtuIJ@I!;q;Cxg_EHNbf$1j
z$MM1u9ft}lIy5%Wj>3YD&4sxg>k2cW6VzXr*wI@U+tE=N1<jzk!k`XSp<joz&<pxO
zSfO)=pwPafs?fSaV+qYDH0hXJXwWgPPzSm~6@>#jiVJ_Y=M{c$*BC=7h40(r3tzWK
z6~2JpP(a~>cJIPF?QVrPpgm+$c&XjI@O-;b;c4g)4K6&={<q*j`;US>&?I_Su(kbV
z!N&F{1#6*CbhBV-`;~&l?f(??v}>%Q;{`44hYA|o_ZHMbw`g;LtbJVp+rF}ZgoaUX
zfv~-!fY;t!un>Ais)CvA(t@e&RKcWnjcp_-7}Z`?FsyxUK{<4eCKu$lk1NP-A6bwA
z&7<Oig!bHmnD&f<Na!EM6$G|N7WlP?6nM33EF`Z2r*_u@`*w!{Yv>}G6&SZ078tba
z6zD)B=}-QE_V4+>+dk!gZ+n~nx$SxWhqg!gZ`$tWzi89gNtg2<wq3}-+jcttCUlez
z=KtHaC;vj*_WU!@R9c&Vv~5NH!L}v&d!et?mcOm7F@IBAP5$~ejkUz)FK-j)FKI*a
z`=GnDAiu3`c7Ai)wETK#FpbGqwhhadww317&|}KZN88f!1#OA>oHmWk6rMk)Ehv9R
zn{WP9=rlR!k8QKfAJt}&KMa~pdih0dL-O<62IOZ$zv)X}O56Lqgtk|CF>M;l>3&{l
z+pWC7wySx5&~-YS=hk*2&$;bzo;@_4cIH{MZOJofTbE}5y{G=XA#J^RT5TP9e_A#6
zQ(fMdR#o1|R%zZ_=s=-)&szC;k6IVz-Ge67^t|h>lkzUNj?KFWeW<d$)2)Sh$6Isq
z4nr#{DQ{0}Y~GI6h`g=Pjq=M|+v<_Gs?|Af88oCU^LkrN@;Y1f^V*;%rIlCL`ZKq>
z^-HdzRbxxN%B5SM<`S(BauMiEUCZUPUd&z4dNy|sG^Y;dPHo+nJF#_V?pWwgt;-$O
zx-z%CwLiDGRbx?g<mR+C=Vr9l<)%WHN|GDfO6EqjqPbzvs9Koo-#RDPyLDQw2lT4O
z<T|zv&$VqW%e8FP*i|{XMy+YN`mKq%+R(8I&mGVjl>4j2H}`vs#<X(Eecxi6`=-Sr
z_XYH=^l~4z49UIQ@;B!ew5~qqTyA-n^H0mmoO95<x|egT<z~*|mMb~?p@DTKXGhEN
zoUJVfb2dT`YkSVBmQ6X!TGr+)Y0=nNi*veKx^voE+H#tplU0*b-6GFXwlFzTXl99W
z#4X$$v}Jyd5c*kDau&9X&zajYDrZ)U#?mUzncR|>GrlD=XEb!R;&UomqH;=GLUIbB
zvE`MM)#93y-r|sx481MWoR}7aoX8gKoX{4Hz4a^GujOmDSIdWNcj$0E%XVmakZsd)
zJKGYPT$i$qTFzzbwVcS-hCbK6>;Wx1vwt;j$^PD~vAR}fe`xN{e$(8W{Q|mOP1z5d
zYqRe)E3<Dw!;8$m+>B&jZ02R3gPzyy?BmT-vyU`S$UXpVuVL9cn@h8|HRoq<g3ecJ
z_Uh(@>=n(?+5OP`3drtm_Rj8TcFS&o{+D%jZL?Xny4f&W-mI~}24+*uzq5$uZ&?U*
z!Cq%^o1bMZXnvSA7aC#LvZgg(%9_-CE^9pW!j5E(Xx^7q(Y!OOv{_?^t<TD9UYV8E
z+@F;W9kGtAgyyEKnC9B7NN9>lvVxk$S^mvPmN)dp7G$|J&&qOao|<Lbtg*&MXPGru
zW*Ik^WEntrEGuhBb4r$0b9~mHCXGQBn)S8GKkH+YSJpe|kvU{NZ?ejI(qx+T0NP~Q
zSvQ-svaU7#%KR5PWgjxnHNDC_)$}y;I5f*{XC7#}nz^UxV&+chmmSaC)O09webe5|
z)lC}9Y*S``)7s2MO)D~cpljBh+1k{W+1S*WSqF_Xd8VR?$&@w`nKbmyIGJeEyi8%!
z%uHUB#y%UDIj?DC=B%dj%<0fU%gvn7l#w~MDJgR#G|?h5%bS8Si<^8i3!snYoSE5V
zo0-;Rk(tz_vC?!iqnie2Ml}7+2!(FirwqTQw;A3|FEZSrp>{XJq3K43ZPULQR?t&B
zm0{d;G(*2>e}+zz##Y;!q1CiL<4@zNjGv7fXRSBmQ)5TQ`^M&s*U(&3W;|(>WISvn
zGwwlujhAt~aY4qF##tE`p~W^K<4ohIj1!HO8AqYZmY=b&F*9R#V@k$$XtYIUY-|k4
zSlj5Iu?l)^E*VQ2?KAosEi<~I-KL+>(l{iev2j2~Ep*&Irz;xYrAr!Lrqj@LyO)kO
z-b@D%yruJ??{+$UUgOd9*^LL%r#EV>x2@?D8#knnZCsr`3c7E7>E(@`=_QTL>4ngM
zQ>AA$O48FC$@FCC!ST{#8yBQUHO@{CYt-0q6Vd}3N2mKVR;GJGCoVtTsWCI%zA+`;
z2AXk^>86b#=|+wI>H5%*b4efEXrHdtXqo=IL1W43r+;l2lK!b-K>9oA%6(3I(eN(q
zNyCe@htQb2mv+11M%wj;%V}4jH+L%Se8bVSGYtpQPC|QbYucfP^=bPXR;BHM4qb2B
z)`pI>O%2Uy>!C@fOk2^wrY&s{r!9s)9XGABVSZX$!>qLC28~rWKCPx<RGO-xB25n6
zy4*CXAtQ}wNKQkcVHc6cZ3s?V*x;Ks4|;Y^Y112Q)21|7q)lwl*mk;UqZ$UK4R839
zS^=HAkEw+XZ&LFbo~LF*^X^V+O2f6(#D+_$anQdzks97`I5nhUZ)#wJ#=_g2>ea9|
z)xBXwsta`Sx>Ic%+ET3=8dA-nkta_zY@kzh8}QVj(95ez9ndg0^;iA$)bI5gJ8w+t
z$NJ%^@9N7^UqMGNJM~F@YU;!Kgw%V`)C*0$ULTNprQR#`67==#Q_s{}rJk%eO+5y!
zy`iZG>IbCmssEX>6S{lvQa0DWOxaNXIAtv~_->>utG}GGr2axmAN2T+rnJ}ZPid*&
zmC{(RvH8}gRM)RcQP%gTNTJi$o<i0)rQr3oDF`(C*c47Zk+Ps(lrk6kee+VL*UwCu
zQa?FmLcPZF8<8@qzC2}kePK!kbp6s(3hNV7^6Fz!vZ3)8n37uWosv}VmJ$cOKkJl;
zdb5<!dV`dpdX4?3mEu$XE7_y|OR_6;0AD5B*FQ<NslT6W2~EH&$;R~;lJ)CPC+k2T
z@Idmw`rXNY>$WEUs?%73tCBz0ElvJV*PHwnx`9o}&+BTFpVTRmA3{S=oP4`ZlzhF8
zn|!5C;|b18zEC$g`E1>|<WtZVEKfdCSD1XTE+=^}bOsZXx7WoaZ>bAQ-U!V>@8s2W
zZpka^9FmvTStl>5GfnQPGf3{N8=Bl!r?CisCN<Q3Nvf@TpQMH^;gck3-Mu8H?q-r0
z8if~<M0KZ<_;p8<IM6HHl{B|*OVX^m^-0s~G<IQs(!{!+q;YlaNu!}-Sd&yyCr>J^
zW0H!XX(&v}spBMN*3C^ygTCRUq=dS$NwIaqlcMT0)?q<XNL_YPU|njGA9N3+lHBV;
zlU(ZjlN_Oe=#pezXP;zIXPIOQJw&}E{kkDZI(2^&htz3o#7~KTYu_gRs(qgLy;kES
z-bwsedp+@8?WM%m&`dm$__X$L;=|g#iT9wNxGC{Q?b^hvwaXL#g_dGh;<?(^#M8C)
zi6@||C`~+6OC|2FMHBZxV{t*^w%XZ=n`@^gZh+q6sKiyZm5Ix1ixc~yy_k{MQ=637
zSsR<!1|7zr#D-d*#M)Z-L^U)SZ4#xmW{FI#VIm2A#({}Q?XLtu?bifut;TA6l`yaN
zNy6;f`w26k+ju2mQtgF=@wKNC#z4byf5NcZT?ys2TM|m3=eRN<ueLuSyS67GqgG=(
zHYOz1)+EH&$`fLs^N1&e)d~`VYpW6hq4_vH!Mk>1f=BI`1Xt)kmL}NO<|o+HW+hnG
zYAne31moJs1cTb(1YPJtdL#_0bxs&iYn$-9Mq@-8C48;XP54wZDB(TyBEQAIs`(KA
zyykWM6KF?1h`(2JEB<!P)%Y9GkvtRsZ_Tmze`*fIpM$34*7y@O8{&`FtcpJbeaYVV
zy*2IeyK0)^x7TQ_Nk#m|8YX^S4H3T@x|5vvr8RTo7uQUW?}Y~CnE3XZ;qk3CrSVPB
zqs)r0sY!`f)x^ikYcw`xNIYHR7cZ{yjK`o;X&W!7v54o^7{xDyX62yx*)@OSX4HI(
zn+pBP*Ky-(p2m%>c@Q_MMq^oCjjO2nC$6;SbX*a1Ef2)y)a;JStl1iu4vouIafvnk
zad9=hanaDbY>Er5sfi1!k;etpXzWWo&Z|Zk=U!74=K>wf>2Y>76XUFF#>81d6SE}F
zxF$c&pe8d;7y6iSaf50i;<Rdl<Nj1@tW1x%Z`Dq5pQ~--K0r6qFz$7=PTY&?fpJfv
zq4_oTe)ap<JJqjZZ$VG<UhI|Xo3WRwFUMYhw&tnWQ`JXePgL)ZJqn%8EwTHn*TwFs
zUJ<(!nw#CRTdLb)H&!>qu7m!jEOuoz6}zk&i(OK!u{amRc301i?Wmp_+Xh|EQLzox
z6|uF|#j$E=bf(A3s*_^b>X=vxdYyr>Xtj5&sM;--U#+n_tzs8co5s$q){mVH9nS%=
zQ>%Z(Osf7IGaj0r&tpbaKZ+S%eJ7>@`kt3!imT7Y6jYyx$*tB{pL=35s<+3aR&R_+
zg6`+Cn3(Fmn5gQ`m~d!-*2V-@D`Wht*%%+_fr?_>syQ*v)pKJUt2H+0q!{b!u`w3a
z!(+^#6Iu{sP@NT{Tb&Z44b9NV7_I8ym_KU2n4fBonD1(*m@jJEn2&1nn0IQ8C8`ti
zQav!{nfiD1W9W*$kG`jV6@6R%B>Dz4MsG%6R$q?3s6HQk0eYiHqED&!MITr1j6MqO
z(Y4Y0)hnX+s24}?f(~hG^cHn}^hUKRdOb8r$>^18Bzn1;7u^qi(wWgc>M7A(>T%KS
zYK>J|9^IrajILK_N7q2NG$C4{j*6D5L!%jJn0iJNYL{qKZ5J(so~dy(N39#ZKs_jW
zo?2s@ev6u+{tz`){W@wgbWZO_jaA=@8m+z(H3FKar=!Z%N25yA`=bh>f4U_qN4+j8
zQ@t`OU9GWDyQ31-ZBcRRhNu|mqDrH})KpZ68jT8sM(TnnAN8y#PxX{2H|V8~jB-?$
zN7<>1qHLg@nigfIPK+{9M@Jb#N7X+{N9`3gMC}qa5Spr%QNLBjQ9o3=QQuU9qdu$t
zM1E9#i+rd082MVIu~wf(K2zO~e5|?^`4GCR7b0(~PDkEU9gVyO4c1+emsDFKFR0c<
zo`W9ilE@RP?#N@R*2u#ujm@f#+^3R8?pBeJJD}6bi`=Z5AGuLAD{>t)TgOGNRE>yS
zrYeu@hkk2zWREH>vP+c^*{;%9t|5_4D*woOm1krvbY1Nt6)KBJnaU`Vg~sckNU`d7
z1g82Lfk5x|RRmA<B%(@nFJit*W4~UGn58-&F++7KVk&fC_eD%l?T8qw+8i+&ny||w
zDpiXj%2izvCD4bhi^x~0B63xdh%A-HiWNnqs<;tJs(BF!(2boG5v>{<5uq9$5eg02
z{D=TmR)n7_CBj=37vZUjjBry0M>wl|BOFy4Th=MUMr9LWsWOW&ht8~agpo=sLSOYW
zTnC!7@4^SEUW99@9)<r=-U<JuydM5tc`5v>@@)7grN*K?6#iDZC;XLiTlfp;(yk7F
ztXvxYK-n994;r;i;Ww2v;n$S%@GH=(#l!zm3c}AR7lxmPcI~wAW6BBPN0g(&4?@Sb
zIDC&XH++{eJ$ySfZDYbWDZ|1yC<DURLf_Uke1+0Je3{ZRe2G$H-Rgz+C<ljkDgT7E
zL-+P$Sd;Q~ScCFuSS>VgZ-yzASHk4V3t<xI;T{PimHWd8<<2lvsj+d_hVhjv!nn%C
zVGE&?+Y&ZMSr;}-sS2A8&0KNVB&8^9f|46H7W%m}!bU15g$+}V4XaRUEZx$uVr70<
zfig2J54yT>VVTN^ury^*SPC?D-NWLQj$tuM>#!*3?HYuIDu;#zD+h!HKzsL7sJHTM
zsHgIIs2g;6Z-+W6uZ7wxFNWGellNGth4MhCsd9IyG4y%Yhw3R;hH5L9gbq<^tlqZJ
z0m_EZKMHl|Pld+qr9!_b(9ll`Ug!sC_|6P{t(X$}LNPA%8T5S1LLVv$LhmcGL+?P_
zH$L>bA~N)<A~^IibbdWTFDRTs&nj#}Peb$9F!Y#0JM@S`EA$}re?N!pQM?P;rFapt
zL!q&N?}ThtTnpKtxD>Juy1>UnRw@pLELZFf>4!$}hLAqRs*r9)e@G|vg4;t{6pbNG
zit3Phg~kr1LaG&Lh*H51kwZs#RtTe*5<)4)g%HpbE)PKzg&_h(b_fsp!to&s6j34b
z6d@tA6&h>UBV@Y5DP)SmHe?cXhYdr<DzrmJE3`sJK!f;8aE0PsaH--&a540V?*!*5
zt_9~PE(K>PG&b?^;8exI;AF+_-~{LtZwQW2tO|})^aqDSv$!odNYM}+pr{V^gMKj;
z?5RM5-4(oG7lp<$o)zq%m=bKO7#C~}UE{J~GetqLi6T4L2pY%n!McjbU~NTk@L=d2
zdjt<qI0gTf+XVlVYwTl#;4ku_!Jp(>!5^T5{5j~g{B6)n`SYOX&_uo+^hka!=z;uV
z&|T;w9}BuEKM-_XzANYow362cU6ij3Ixk-mbQZeFtwAT`^+Ctv>YyXgP$q-+%aNeH
za&FLW=qZDv`tr#^TjXPdHpw-%a%s?7d4AApd1lZ`=q$$t^~)oI7R!Tz`k=Y&7St(s
z2x^yG1+_qbSwE;jJ|w74{x`5%uCbUu1}fyQ17-53fh=^HZv~R_D}jXkLLdr_<|Bau
z`MyA&d}m-4^qSWO&XX?>oFiWpI8&~%o0|it%4-8B%awr>pyNygj*$xkN6D)KM?lkg
zT41?+LSU(UbYL;`or?qW<hg-4^7OzgxyE{q4osDY1}4h`0u!P8>=GCww+oDtTLeZx
z16n6AL_RPuQ2sl>A9~R51H9!g13cxA1Ki{q8~S>Hll)SEgZylO9dx1(1z5`W1enXW
z1(-rJdR2gdygxus-V>k${piMk!Sd<=Ex9b<uS{b}qX9o<ynyer`2k;`D?K^jgKS*D
zJK2bUH_(_a2zV~b3V13@33v>>>4<>)vY>#wGT(q((4KY-xF)j>xFRzR_!m0VLjumr
z{`#MlefK{NP3kxP$7Rp_kIEkSAA&yh75{y*3;ug#r~G%xG*<OK|824z{+nf+{5L|k
zdb$5v*&_edvQGb%(6Fxc@0Th37t0v`KImBs{JUfe{X1lH{M%$2+j@e3qimFay{y8&
z7CP5C{wi6Tze1MaFN5ZFh(9g!_a|kZ{si=|ZT%6MxxY|m=+BpFENm_Rg|eT1^JSm?
z=0X?yx!+9LBfsggJAPB4k$ur`qU?;{IN343G0@B2<u^jM#c!BwonM7aV`ne+E0J~i
z70Fut3ZSE{^2?S<{4!-?zjSD7bNrHJbNv!!)BWP1uRYo?T2|>7DJ%91mual+48I^*
zl3#!<#?KGB+W~%FGA}<5nTwwrG`KDNoMc9R4l*4-JLqx$^0ktE@wJe>^EH!cZ0^Ut
zhO)c9`m*c3y3px9>pMht+;@=dpsyA*ySMuOmag~xDP8IN9s1qfzMrM7z8|IazVD&s
zE%kjZC4FB?5#Q&~^`7VZNIJv!fpn7ZJ!pIn^Svc4@x39<^SuVW?<C)Ur7^x2rD47o
zp#AOTdq(QwdrE5WdjdM(#=b|Sy1s{`gM1G_6a1^s9_f3ZUDB66JD?AK*Jq3Ly3Z!*
zC7%sajTL^}XN~lr&noF|pB2yzU+>c|UFow}y2Pgs8scp}UD5`h4yoFw4SM3FPm>h!
zX^?V#>ZBT5e1?x&I>|>V9pfX1&UlFrE6wwvr5QdXG{<9nFlm?%A`S2nLVw)Fhby)7
zsghdwERbp}avh(!(t$p+rN6vqLYMr#_f+Xi@5$1~-V>owe%*Vl^pf{z=~?fQ&?`Ua
zT`Aq|T`t|~T?*~;mEMKYCEoecZtq;^nAdw}N>$z&Qi*pOG|ffcNm7n?f^@ET9Q4g6
zdPhk|dq+qsy~Cs$>pa&xNSf{)AWii4gYJ2#x3|>a+f(Z4?G6oeTW@EnxwoU#(Ayq*
z=vv;^(w|<I($8MzQjLxN+{;Az$jeB2$IAdZ=@-3pq-VT_N{@LBhGzOMuL066UVkL(
zynabmc>R<t_WCaA^7<-i@%k*$Sn5iz_Y&6YtpvOd8@lRMUN0nbyq-y>c|C!~`Y5jl
zk_xYTk|M7=&|6RQx*<vMx-N<Gx(e-eKd(y?53heDPG0As!*1qvT4LaJN;1^z1T@)y
zcpi~_@;oGY<9Pu3><>KmN^W`XmR#}NDbZN%r#!bxj(BdC?DO0R-S$nM>m+MD*GQIm
zu7ZYphvza$lV`uA#&Zeu+-c8V3Fg@?;d^#UG`9OJ&o;>v&lbrz&nD=+mwDDn3Os8h
zS)SF<e2?=~NFqFCk|0kB^xxe)X^Dd;DY5b-BpM4|*AtNp@)SvadkCNl|K5WmdFioG
z^4McOG~%y&%#mF3m?b&uF#~$>2R)`rc6&^gZ1tE3?f8`*V<k&G#z?w7MnOlu-eZ_V
z<xwG#c$7m^UgS|M;dm5E=6d8qUw)!Tj%2h)mZZ`nL!z<fb3IZe=^n|FM2|%1&WC!$
zN&G!xB%U5o(4e>V2$z_9gh~uOf}uyR<>4>+;qE8-<nANU*!0ibJtPm@-6gl&U7=Hd
z!QD}E%H2V7#N7^>^*h|HB%9nVC2QQxp<mzUZY=3=H<C2D8%Q*kz1&?#Lc42AF!v$Q
zwO`<_C7I<uKr+Ss534cmN4WoB%iO=S`R-q#cc1M3iH&vtz=pfOV*}mau-@*kSy%U$
ztiAhl*3$hcYwZ4n)pdWw4sw6M{&u_1es#OczIVILzI40EK6bmo-gUdiUU$2~UUIw4
zo^`v#9(VhPJ>Yhp-Q{+U-QsqJUFUX+UEy|;UF>$8?Q%QHwzwT(>)Z~pO1A?n>$Z<2
z-1f3Ux7}=&+fH_l+YWY`+ctKB+ZJ||+h(@HZ6jOcww}#)TgRrltzqNcR<V(8E7@ST
z<*cvUQr6vV3G3*#n6-B6V@=(9Sbeu{c8FUi``5Ld{qEYvespbNU%NK3PhA_?`>yru
z4cA)sU)LJ;oU58W;i_a0xhmK_t}=F;tCZc~%Cf6mX|~^$VtZW0Y?~|2Hn?J}+7)4?
zu0ob{6|f>#9?Nm%uyb9j*y*kd*om(5*wL<Y*-F>hY_aPsHrI6qo9;S|O>~{gM!QaC
zLtQ7b{;m^PPuFp*lj~U4#&tAn<~ou!a2>%8bsfeIaIIi}xRkS>TuRwDE+y<Umm>Co
zO96Y!C7-?GlFMFj$!1TwWU+@`GT6N?>FjowRCc3FGP~L(iCyZF!1lVtv+XXiY@<sw
zTkR6X%3LB?$|amdTtZo{OE5dnC5WBj62MM!@n^@l__D)Xyx9^LFE-D`gUxVpXOmo9
z*%%iWHq6C|^>=Y#JzeZsXBS)6*2RW3cd=p(T`XB`7jst2#gzT&Y{GtaHe%m88?w)x
z_1Oo`dh9J{9rlXzQ1*iJ5cZVwAohs!Kz5(=0CtD-UuKi@Z)T12PiC3(52n}o8`JLm
zm1%VT%v3vnVr0%A7|QuQgF3%uc+PK_`OdGHna(em$<EK2vCdDKVa`vO66Z%up7TQ{
z!}&gw<b02balXTZIp1aioNqE-&Nmnr=WC3u^Hs*&`7&eZe2LL^zQ|}fUtoSZoo7Bf
zon_uSonf9konjt3on&r19cQjM9b+yy9bry69cGR=9c1=79bk4i?PE4M?Pb<D?Piua
z?PB_zb};Qu+nGkEtxUDk7Dnc@iJ_b}GN{vfhUc`7neViQnd!8endG#R8RN8q8RoQ%
zDRElL<T)*2GMpAONltxCj8iWY=G4suICU|eP92Q1Q#)hp)XJDUwJ?TGO^mivBctWi
z!2EQqV?I09GH)EKnP-k_=7FP<x#g%}t~kn=3yxCelq1U=ab%c%juf-qkz_VH63l8x
zoLTCKF};om)9xr@8XW~pwIiRAIdU1&k;5R43mLBC0%o4$d}fB@TxOEv9A=E;EM}PF
zOs2$fI+N=-jY)T$!X!FQW}+P@F`<qV7=Op{jHlyR#@TTUW8*lAF>@Tr7&wk#hB^*o
z1~^tSKOD-LPYz|w8;26+nL{yi-=T=P=}^F2cF1SWJLEDa9dek%4%y6JhfHR>Lk6?K
zA&pt(kjnHsBr`n@NlcqVBGcdy&!`>Z7^y=HBX)>pL=I65$0355>k!UNcL-%BI)pHz
z9fFxkhd`#tA%Mwo@MqE-e3=9XA12DdiwSY?Wc(aF7!L<G#?ir*v377~OdXsUeFsNo
zh=V=z*WQl#Zg0zcu(xJj*;_GB>@Apk_U6nDdo$)=dlTlIy)kpb-iSG9Z@}!f*Jrlc
z>oM!?b(od*+RPIBAxyXZV5Y@>5L0Kb#VG9uFs%Jwny~*(3+;c=RrWvWIriV_srKLK
z@%CTok@lbIa{Etoq5VfX+x|VBYX6RovwurR*uSQO>|fD7_AhBS`{%TS{WIFi{wZy2
z|CrXbe?$+me@OqfyH9_$yGOsbyGy^cyG=i`yG7rzyGdWOyG~!UyGEa}yGkFkyG$Rj
z`<LEncZuF?_Yb|+?gG8s?mWH7?i}4|cZP1ZJ5ATvoucJ-CurL4IE~pIqxp76Xz+>}
zdY0WGda~U?daT`kdbr&_y3}qjoo~0B&a~S_C)w?!W9+umVRqZ-0K2WUm)#cH#cmUA
zXSb0yx7$D)+O4Ct?bgy-c5CRLwyWvSwkzqkwkzmow#(@Uw#(>Sw*B-K+a>e`+r{)L
z+dlfRZ7;powujzs+f8q@?W9-RcF;?0+v#50HoDEWg>JBIrq#AhwA8kdCT;6!#I}y+
z*w)f>ZENW1wrYB!t%@FPtE4M!6?BoUjLxx@(rLC5I>DBuqikt9#FnD{Y)RVPR!lqE
z6124~Mw{BAw7xAu53v=|e{2NwHyb|v!G=e_vf<KCY^vycHVf(NHVf!WHuLGTHuLD?
zHgo8MHnZv7HnZq0HZ$pUHZ$lIHq+?EHdE;?n<;dQ&1AaPW+JVynLsl(<7wPx94)XJ
zOE0t;P0z9!MNhFANsqGuT(He>y3D4MF0iSfGi}Q0WScTN)~1vWw<)0mZHj1bn?l;f
zrhvAy$)_!B@@ONQ99qXFn;vMBMgO$Uq(56{&~L5N>F3s|^h4_u`nGj4eZ@M7zF?h5
zpR$gpk66di`>bQ>?bb2$M(b#LwRIG|)H;IhwGOA-t;6UB>rh&49YRa3gK5$_h(@df
zXs)$CJ=fZgo^I_+Pqg--M_YT-mDXN#k+lb%W9?3-S-a5*)~<AvwF@0$?M(YxJJIge
z4z#1SJ#B4mN1IyP(t6f5^k8di`j3?r{msgP{$OQJzp^r;A6uEycdbn5>sH3}B`YKP
ztd${s%u1g=V5LXzveKouSn1H~thDJBRzvAURzv7ctHE@$)gZdoN{d!l4WMbOzZ7Qm
zhvHlPrWRQJqGnnBq^4N?pvGE#r-oa7qe`v5Q2AD$sZ6U+RFc(4D#q#q6=wCG3b1-d
zd0D-soUPtawpOnxbE{XBq16jY+v+)`W%Z2uVfmE$Wch@8WBHhRX8DMEVEK@`Y59P<
zY<ZtLZ+VY8X?d4AY<Y*;V|k0(W_gp^V0nXDWqF<Ix4cGmTVADFEw51ZmX|4&<-e4~
z@)9MsyhsTx|DmcZFHmzV&r{PZ&ruUB&r%~T&rs!-r>R2AlT^0l2`bg{I2C7kjEb;4
zN(EUSp?oY4Q*M@rD0|C;l%?eX%Gh#0rE9s58f3Yb`em_)`eL!0dS|hVdSS7XdStPK
zx^1zYx@xhF`p04`b=qPJb<|=rwa;P`wZmc~waH=wwZ>vSwaj82)oZbqYPVQJHCn8u
zsx4MgGK-ZIX|aMrES6JTi)GY2i>1^Ii+*aN#S&_?#bOE^b*G9g`lwusUMkI^hf1*M
zrlKsms1S=z%Fm*Ma<^!w94*=?Yl~LO)S`vbw`isYTQpIB%p0k1<_**b^Lpx~c^&oG
zyq3CaUPE0sucj`UtEn^QD(aZIk~(0npmv$dsV(L*YOT4HT5c|(7MZhDr#VA4o6}T{
zIYr6MNs2ZXQ<ynH@y&5+zBxwC1Wh(asj=n=HOyQ@m6!{uJaYk+Va}(L%z0F_IhP7G
z=TQFURg|asLdw~E0cB%8pE5I_M;VyUrG}c%q5hi9p}w2Vraqd@qF$TLq@J41pzfJX
zr*4={qy9CUN}V&CLY*+1OdT|vMC~@4NNqKnK&>|$PptqgHXBEEnT@4d%*If4W}_*E
z*(i!J8%g12BPfB{aB891Flv@rB{c;!&a8qOVOCC+nw3%cW~Ef7SqYVFR!qg36;WYk
zg;ao90p$g9G0UfH&GIO7vs}v1EQiuI%ciu<vZx=XnbarH8`BKxnQ1z8-!zT7X_`u1
zHcg?<n<i5yO_QiYris)Z&^FTqYJ+J!wbC?>T4EYYb(_Xet)|gbJxFO9MX{!l6k!@c
z2~ESPg{EQDY|~I`DrmfE2sP3)m?|?3q6$m{sVvg~D#g^FiUoz6`cZ+VzLdAA59Mm=
zP1%`xQ5GO0Q%_3A)PvG8b*FxsxKW=?T&cI9XC^Mx0~2TJmWdN}#l(@iVB$cX1RXZ9
zr}moIQQJ*ysSPGJ)G8Besvp#2Vnwx?SW@*S7L>}woRWaVCT5h-#FVNsF`?#|7*o?g
z<4ugHktT*zxrqT)XrfPLgHlZNs5lc{D#ApE3Nq2Ayg{xeLn(WcA(W-bV9Lm35Tyee
zXflxcWvoSgHXcB|HU3LJ2R$_YL*6$2O<pnnMP2}%GX6;(G5$gBHU3U+H~vO$1g$py
zO7<InA$yEJlWm{|<4>f@_#-JX{y>UBBIEZY$M_vN$M`Kd4K%^{4LQpAHCb-_iYx?W
z8^0t|jbD&)#?Q$JP>}I6(#QBI>1zChv<F!lKPHWhACWr756OX`Uq%neFGlytcSiTf
z=b(p1cgfpEcgU+ox5*2jQ%1MQBStsLeW2||H^_}f*U8mJ*T|)y9;2&do6!}r0i-s%
zOiGOYCB;UUND+u*bdj86^ba`=G{NWsIm+lfS#ETWECgj6oh4I^&X94S2&2<vkkKj9
z2jpgSlC(EEL0TFeCyhb6M#sp3Mn}nChDXUShDXSEhKI@LpofNs$lHbo$*Z6Xh6l(~
zhWp7QpnZn>$nA!E$&H}ZhI`1RhP%lgP@CZ{vcYgCsRl_5caUPk?W73AG2BMZG2BW{
z15Gg8LXI-rOqPQR4L6b5h8xLLP@LfgGQw~@83gh%Tt~VZt|je3mWFFcW5d;?4rrj^
zD)N`XD)NiLO7gA23i3JVp}}(Uw!t#;3h08tQt}k&h(SNO*I)^`9kkJ4F}d1c5!nyw
zG3X=PKn(`Hq{^U&lz_wr-K5B%i>w08G3X?xfhHJqkRuJ+$#PJkK^vJ3N-=09;|yBJ
z2vCqgGwBU-HE1I34H`)ckdZ+HsRJ5lP*48UuOmN$-s;zq&p{9LYsg!mEBe*s1${Mn
z5_DK!MeYS{*H@Ao^cCbPP`|#M>;bjv%gB0=N?%G!^d%$#66&*L6=;q=Lrw*a*Qd#m
zpmKeREYK&(EKrKRn2ZC3>l0)k$Xg#LT|jpF7-^x8l13nHeT38k{nQhYpFwZ*gyb{O
z13dwG3v^kJPo4*z)Z>wdL3{ML<TgDHxdF6FuZmm(>egFGwu0*P7LZC1t2dt{Kmxsa
z<U-JFy}9I6&^Wz0<Oooi-fXe}l&Lq1Oa{g3%_PG?0eUk?FOZAgbkY`Nt~ZS|1ZnF{
zB?o|h=uRO&f!^p&CZB@t>rNtXf-dV$B+r3P=uRLHf%fQ*C%1yu>w<@?L5p?Al3kz{
zP@V1=QUPLgN0T^6pgW3O0Gg#clAHn>r#pfi4l30hPUeF$KuNm8$QV$VZYAjt^3<&$
zok6y`<)j(NK(~w>3K{_Vu2V{W1ijWNA)kQm=@gSUK>vcy>J*X3K?ijT$=#qWItAo9
z&<fCEoqVzr)U1<7)`H|Zxg-t3KzyAXaz1FLPBu9iG!`^WCyOir<>_RS>7YcN3^E!N
z3i8uQCp|z;I%%X0$P}cnlS&Q&{n1V#zkxo0UTG(jk3n}q*R_+#OQ18_iR3ZR0nje(
z1adQIt#&-Q9MlKu(2gUUKs6wlb}UJOP!LZ$hMWhQp&d<50*wY$YDbYk`zCWiY1)xw
z0w@X;q8&l{g50&kNk@<s$V5Ag)B_C${T>=heg(Y;y%-uoJ_6kVT^kxq{sTG<Iyy9n
z+z;9T+B7tfTmxDP>Kz(Dwu2f$>Y@Im6hwlMp?)L>G#4}-G-0SOISNz(DjMoTW`j~e
z@k71INKg>SXQ&tH2C@fPf{cfHlDeRQpkG5g$S<I`pyxx}$%mlZpevvYL)^$ypd+BY
zLtM%2ppBqap#C8)WDlqfR1Z=OaV8}oF-SPXiL3(60Zj#sAL2-k1eJpdKv_c^$P`d4
zC>#_x#Gdp9xq$3I7DMbvLy$H|3-oiaE%^!b2J{T{V6Y8&6LcAL9&}=`HF*fM2eb{e
zey|m}60`)=1!@7+4YnkeAO?hk1cNQeg`ioWDWGwn;e*Y|Qcyl96O;ss8Ei&|fq>Rd
zdV-umwu4PcGmrsjDCqAXQ}X*D6Y?YIHRuWG9_Yp(WAb0nS<rFNLC~&2M&uUII?xKx
zB2Xu&d5|Gl1CoPi5C-B6G9c%JW`ZVx#(;)_N(SkZxuA4VA}AUZ0`dcS4ALVVLDnEs
zkUnTI=+8i1@*C(q=q2be=q~6Q=;A;f@(k!GXg_EtXftRHXc?$)pf=eKY6Mk-WFQiR
zfViN!1Ba5+K@&lvK^34PP!1>!6hCkX83_so`GDL&4j?O#F-R9Q2=q&9F!=@a4)g-_
z5Of=K6?6e~3Umat542rt5V;Yw8q^Q!0kwe|Kq`;~BnAmVRiHVbX<7rx@t~2Qa!?^C
z3zPzi1BHVELEa!&kR8YZWCYR%X@PzY&>}yB-hiHg9)NCwE`!d4PJ#}B_JFp5)`M1p
zmVmlJEucD(62yRTkN~t0Gz&BZG!8TzR0_%mWrC7GF`zJzKgbj046+58feb)HL4U>n
zfA5d@|7*X+|8M&x{y+Cq{D1C;`2V@@;{W@;iU0R~760%1BL3g^S^PiyB>ta$6#vgY
zi2u9y;{Vw@@qhPL{NKG1|97v&|J^I`fA&)R-@Oq3XV1m|*)#Ef_f-6!JrVzBkH!Dl
zBk_OsP^{U5|F!$#|LmSvv%CLmcf|kMZLwyz;BJclvm0W~uESju|7Talnq7grEY|E_
zxJzQqF2emI*6ae@d9h~a;LeIQI|FxGtl25BlW-@*njMEbCO#%U3U@@T*<r9la0kT)
z#RuT_i#6K^wij-Xc#n8D+%EAh@lLQEaNEV(#oOSvinoflfNh4`B;F+62(|%iJ={9+
zI`LYtHE^rNtHrCpR)VbnTMo7iZmD>wxF2i@*kZ6nV0~b{U_D^nU|n#X;!be~SUXr7
zSSwfySTk4?SfjWBtRAcmtQM>WtQt%WrUFxfDZu1n8JHAI0>*+dV6>P5Bf&Hu0t^>p
zV89a>BVZyhp;!RM2jhWp#T>9Iu!Z6UVDrJ|iRXgN0h<jrOFR>72H14*G_a}SDPWVq
zCW$A4O#mA&9tSp7JO*qu*eLNxuo2?nV8g_fU=?8H;xe#OaS2$lxCpFJTmY6Y&I8L8
z=YVC4v%oUN8DQyRU~`L8#VKIP;v}#{aROMpI1VgU93zefixNkIMTo<}!o;CqA>v?h
z5Llo%0L)+PC-w#N5qpDqi9N+0VD4f!u`8I1*cr@8>?n2svlrWmZNY5B)?zC#OR<I6
z9L!8?DmDQ#78{8T!3@OuVm+}gn2uOmJQQq*c(8bocp#XTc!2mX@t62R{3d=8Kf!(w
z--&O;SFkU{XW|p_5$pr;o_I&R1$#rhCSDOQ!Cny0iD$%9;tAMe;t}zXcmQ^vxJTS2
z?hv=ZZV@+$8^m?u8rW6h3UQhEm$*b+1p9}$K%6Je5od`rV5f;w#7W`=ahx~?c9b|m
z93~DC2Z;m3ez1MSUSbcio7hF{BzAypC$<q=i7mutViU2E*g&iYTSu%V))1?SRm4hS
z1+ko12DX&wCzcS4iA6*o(M$9Y-9#7B3D!Zh6KzB*(Lyv6O++KnK-3d;L@iN6RD-Dr
z6`>>)gq)BOQbIzo1VhjSMUdd@Nf0=J5h#HWB0@+A!1x4@;1V37idaZ2Am$VEh`GcZ
zVm2|0m`TharW4bMsl*gwGBJsmNK7Ec6XS@n#28{UF^U*Tj39;+!-z_vf+#1-h*F}2
zC?<-CLZX1kC-R6~B8SK(vWQF~ok$~6i4-E4NFox61R|b@BVvgdBASRIB8dnhoCqUA
zi4Y=~2qFRrf5MOOC42~P!i(@EJP3Efjc_Gg2xr2Ha3t&rJHnQ*A*=~2!jiBc%n38X
zlrSNT2t&ev&?oc=T|$S@CWaD2h{41_LW>wc{Kfy^zwuxAPy7e|4gZRN!9U}l@Q?Th
z{5}2_e}liqU*RwD7x;7h8U6%+j6cF3;t%lq_&xj%ejC4q-^6d=*YRuk75p;(FMbKX
zi2s9Mz|Y}l@iX{o{1ko?KaL;6kK#x0!}uZm0KOmJhwsJr;Jfji_zrwKz75}sZ^k#_
z8}SYJdVC$e249V@!hso#FT<DO{rD1mG2Vyw;yrjb-i3GI?RXpBiZ|m;cq86`*W<N#
z4PK3_aV4(6<+u!&;w;YKG*01SoWOA$!x3DB3vmI?!?`#IufiAL^YMB3Tzob@3!jP4
zz^CC;@hSLZd?G#pACHg2$Ka#!QTRxFI6e%o#LMwAyc93Ni||6c0MEm7@f<uG&%`tE
zbUYPL!ISYMJOPi#<M0?f8jr#w@Nhf~55<G=AUqKF$Ng|$+#C18J#ly34R^(zaVOjn
zx5w>pTihDA!Yy%g+zdCxjd3H~5ZA}`a9vy*ABqpb2jK&8E&MO`2m6iv#C~Akv9H({
z>=X78`+&W}-ePaCSJ+GJIra>Diao|2VGptU*gfnHb{o5e-N3G6*RU(tW$Y4m5&H)_
zkDbHLV5hND*a_@7b`(2;9mWn~2e5tEUThDx3)_ip$F^ZxvCY^fYy-9)TZ^s1R%0u%
z71%OtDYgV#j4i@?u^y}o>%`izHmntE#+tAOtRAbyYA`jX!jzaClVK8!#b}HIKl22J
zVJIfTgqQ&1VO*>VTZqla=3#TN+1N~M1~v_wicQ8QVH2?N*jQ`~HVPYwjlhOsl~_4e
zhLvE&SRqz`<zcy4HkO5DVCh&YmW(A~30OQ9i^X73SR@vXg<&CBFcydfV1Ae{=8bt_
z9+*4kin(A;m;+{y*<v=B6=sQ<V`i8MW{eqP`j{T3gK1+!u))|sObh#q{ziYHKhW>!
zSM&?|3H^w^N8h4v&{yb7^f~$reS$thAENisd*~hX7J3uCj$T8rpqJ50=s)NM^c;E?
zJ&m43PoT%pqv&DuAbJ4ZhweppqdU<Z=r(jKx*6SwZa~+eYtYr`N^}Lf4DCmkpo`F6
zv<K}%JJEKu6>UMA&<3;~twpO*HL64vs0@{$EJ~v!__M@O6h%-W%13!92VICRK<A-z
z(AnrrbUHc>oq|q6C!*ugvFI3d6gmPOj#i@OXc=097NLb`KAMYWqgiMMnueyL$!H>)
zfX1OQXfzs$hNGcq2pWV2p#G>Y>WzA$9;h4Yf;yv)s6A?n+Mrgb1!|6(qQ<BpYJlpY
zI_OYz2s#MWLjNLvkYC6T<Qwu8`HXx-J|ORqH^?jGCGs43iabUhA`g&z$Q|Ssaud0Z
zTtzM;{~{NW3&=U-EOHt-i5y3cB1e!z$N^*@vKQHn>_oOBTahiuCS(J$4q1b&Mph!r
zk)_BIWHHi*^dMbG2hxtTBF#u6QjgRjHHaEfB638ANDv00z~uyvU<iT;5kA62s*r`q
zd}J;%8<~krN2VcDkV(h{WE?UE8I6oYh9i|oIZ}!gBSlC7l859VSx5$whNL3NNFoxC
z#3Ip1BocvyAt6W*5`g$2K8P3MiMS)Kh%@4d*dw-xHDZNWAZCaOVuTnVdWa4(6d8;R
zLbQ;-qTiyQqVJ-wqR*m_qW7YAqBo*fq8FlPq9>w9q6eaTqC28nq8p;?qN}3IqD!KG
zMCV0kMW;n4MaM-)MTbQPMf*j2MSDcML_0*=L|a6gL>olwL~BH=L@PwgME#=0qCQcN
zs7ur#Y7@1HnnVqvdQq*YTBH&wL^6>?#E2+xVTFrOkw_#E@kAWaLeYHDT+wXNOwn}F
zRMBM7MA3NBSkY+FNYQXnrKns~Dk>Hgit<IdqHIy7C|#5)N){!G;zhBdXi=mnToft_
z76pp@MZO|$k*COA<SKF&Ig0E=HX<vLg~&`~A~F&gi1b7{qM@R}qJg3TqCdi4!XLtK
z!Y{&4!VkiC!q>u=!so)L!pFjg!u!Iz!rQ`|!t27T!pp)-!heM4glB}OgeQc@ghzyj
zga?HCgnNX$ggb;=g`0&Nh3kcDg{y@th0BFYg-e8e!X9ClutV4;Y!NmI8-#Vj8lg(4
z5XyuSAtR)OVj(U>ghC--$Q4!z7YOGG=LlyCrwgYFCkrPE#|y^_M+-*?hY2f$Wx^6+
zk+49RE6f&V3e$zD!en8BFisdFj1oo&!-OHiK%u|TSLiMD6uJvtgib;Sp`Fl1XeBfk
znhK4DhC+Rzj&P`OuyCMofbfstr{KHbtKhTXqu`z3jo_8wh2WXsvEZTLzTmFlw%~@~
zn&67yU%^GedBIu1X~9XsF~JeRA;AH`KEZCmPQiA;R>3C02EjVP8o?^Ta=}u;62T%t
zkDyD?A!rjc3mOIWf?9!EpcKdjQUN2Nz-2QoKm<YoU%(YC6wDXQ70edQ5KI$H5lj+{
z7mO8*7K{`O6I2Mw1jT|vLB1eYkR`|vqzRG*iGp}RtRPAdAqW!$3jziH0$+ibz(e3B
za27ZU>;<+0D}jZ;OkgZ96zB_d1VaUb1zLi?{NMZ^{BQg({7?M%{I~qq{1^OZ{3rZ}
z{QLa7{9F7R{A>Kn{7d|Q_~-a%_^0^C`A7MO`3Ly>_<Q&}`P=zh_?!3}_-pyA`78O$
z`2GCF{9b-Hzmwm_Z{auc>-n{OHDAe>^Cf(SPw@#p#uxDgd>+4wzkolNKbt?3KaD?y
zKZ!q{KbAj=KY~AuU(PS(7x4@DdHigCCO?gz!cXGI^JDo@{0M#+KbRlL_v8EUJ^Ai@
zSH2V9fp5#V=3Da3_$GWqzCK@vKa@Y1uf_k%`^Edg`^x*w`@nn0d&7Ild(L~pd&IlX
zyUV-9yTQB0yUe@9yTCigJIy=EJH|W0JILG5+r!(%+rit)+sxa*TgO|?Tgh9->*p=v
z_42xS9lTavGp~VH$E)V4cygYU$MPs}dxP;1o`A>WRq+<^=JICqX7Hx*Ci5op#_`7R
zM)HR7DtM*5VqO6+kC)BM<fZXac!|7tUJNga7tRai1@QuSzC3T92hWY?%yZz`@vM24
zJTsmN&yc6j)8P%}4dQ9>{&0VCzjMEEKXKo4-*R7ZUvQstA8{XW?{aT*Z*Z@1FLN()
zFL2LtPjgRjk8uxk4{-N!cXM}gw{f>{H*(i;*Kk*Imvj5Mi@3eqE^Y_6mD|j1;MQ`h
zxk|2_E8)^yl8bXuu8_;)a<~h)bGfs*Gq}^ZlerVP<G7=_Be}!4<=j$k5jUTk%gy3u
za8tQS+yrhcH;Nm<4dn)N1Gv6iZ>|T|mFvuP;M#JnxfWbgt})kutH;&m4(1Nz{^k7Q
z{NQ}$eBylIyyd*&yx=_LJmNgy+~wTj+~8d0{L8t>InO!6ImJ27Il?)}+0WU-*~!_?
z*}~b#S<hL+S;<+>>E|rs^m4j5?VJ`)6Q`b2!%=e-94Uw8P#l7Tazq?Hhr?OOnFo-K
z8JuaH$(#wCah%bd5u8d+Ij4kE$jRg6a56b*oD@zXCyo=%iR6TFf;j;kKaMxY104Hv
z<~VR{IaVACjw#28qtDUh4CM^s4B-5!`dRg@>T}h{s&`edt6o$+t9o4Zpz3bbt*RSU
zSF8T5`lsrA)tRc3RmZ9hR~@X{SGBupN7dG<%~cz!)>f^mT2ZyMYH?L>RaaF<RclpK
zRee=WmAXn%C9Ptr$g2N~r?dWRx@*8NF}k}(Hw*@hh7p4?Vr+wTcQ;B&j4%)rutCKH
z6}vF76$?dC9}pE4u|)+NmG|8blfU7d`@XJwpYx@*q^hK%q_m`@L|Gy)k(3BacqQx-
zW(lo?TtX<pmS9RyB?Tq9CGZkhNqPyiB)KG^B(@~FB(ell5?T^e;$PxZ;#uNR;#%TV
zVqaoYVp(EVVp0Mq(J%R{o>Bi$e^pPbKdC>c->P4!U#Op{$JCG1BkBk0A@!hoKz&_(
zRef1~L48(zT75!&Onq2=K)p}BN8PR7q28+AtnN^+SFcg8Qn#p=tCy&o)C<%NYK^*D
zU8yct&sD3{3bj-%QuEauHB(Ld|A#9HYMi=AjZzn=bJcJ)Or5SyRVS(A)ev=*Izk<;
z4p9fH{nXxSpxRCCtaeb_s;$)KY7;d;t*`#8no<2weN#=VKB+#a-l|@yUZ|d_o~TAu
z!>aqLyQ<r&o2qN7E2@jCbE-boN!4-H5!FG}KGhyow`zxKt7@~VL$zMDM%AWTsamFL
zRxMJ^SJkU(RaL4ARjH~(rBumOVwFI}Rk2ib6-7l<;Z#K`l&V0LtAeXws&rMVDoGWu
zf~cZY5vnj%uqr_1tMXELs9aS}DtncU%2H*fGFBO?^i+S8zm(sV)5=fE56ZX7SIQU4
zXUZqaQRT4mzVfc}w(_R(n(~VBqVk;bwDN@VnDVglfO4;Lx3WvQUAaZMN!hMkr(CUU
zQ7%_5Q8p<TC>#Dii&QHsm1W8~N|jQk6e|Tvu9BssD=A8%5~nOu7Ao_V2xYc1Q<<hr
zQ6?(ml+nsaWw<g#8L0GAdMklSH>H!(UTLGWRGKM`m4-?^<!{AL#W%&Y;*;Wo;;rJ9
zVqEc5@mTRt@t@+J;*MfKab3}`xTH9*IHNeJIIcLNIH=gC*rVuHY*%biY*Mr<)+tsi
zS`^C_OB79t1&Rhmt)fa%p(s_9D3l7RLZsj;I0~kMsvs%wied#?fmGxw;0l-`U6HCt
zRKzJ_6kr8N5uylG_$j;<K!vNqNnx+BQCKQW6-EjJ#jJcr{zLv%J|+Jse<yz}pO8P7
zkI6^n!}9y`yYgG|8}h62%kuN`GxAgNUine^LHR!U9(lKXyL^j$le}HNR=!H!B3~|V
zmM@aem)FZ{<n!d^^0{)ATrQW$g>tT(C8x{Da)KNy$H<ZLJb8{hOP(%Il_$yL<uP)w
z93&5s2g?2A-f|DQtK3O$C%2Yc$W7${xxW0b?3e7j?2GJ^?1SvB?3HX>_Eh#*HX?f<
z8<O3Y-IQIEU6x&tot2%I^~#RQ4$1b(_Q<+r+htp1n`9egYh|lsD`m@M&9a5EMp>P#
zT2?75la<JnGMP*y<I6ZQhKwpB$#AkF8A_HfL&&ma88WCWNfs}I$iOm?EL0XK^OJeY
zJY=piCz+khT4pXYkpX0SvOm&a(r?mf=||~%=^N>U^tp6QIw~EO-jm*u-jZII_De5H
z&q@2FC#1)uhot+ZJ<@LJ4(S%@CTY8Lt#p-irF5CJS-Mc#`2YE>T3RVBm6k{qQmIrV
z<w@C6x|AX%NU>6k6e-P<!lf{2nlwe4D2<gyOCzLV(jck7)JF=Gx=Ed+_EKx9h15g}
zkm^hSNPbDaNv0(qCGRD#B@>cok|&Z;$$yf2l0nIU<eKD)<bvd^<dmdWazt`avQM&G
z(k0m@>6COx)=O4PS|!UROC*aV^CfkX8cC(3Oj06IN~98zgePH3=n{&AAi+w|5~L(o
z0+(b;(j>`}1PMeEB>_o7C4mw@iI>Df;v#XB*h;J<W)fqGfn-)ZBmN=&BK|D?Abul$
zDSj><6OW3A#rMQ_!~^2%;w$2d;<Mt@;$HC)@j>xk@ow=>@iy^haff)Fc(u4iyiD9I
zUMOz-|2$bOt`L`s)nd6=A{L0bVy2iTCW&$4B5|QOUz{V(5~qt(#EIfqakMx>93~DD
z`-#299%5Iqqu5q#B{mZqiw(qoMKhxBqA#LPqW7XVq6yJ+(G$@_(SM>L(V*z2=&I<l
z=)CBR=%nbF=&)$Ns7KT-+Ai86+9+BtS|e%|tq?5{EfUQa)rqP_m7-EniAW)mh=d}p
zh$*6pNFto5NK`1w7v+dxqI6M;C_xk}iV}fDp`t*MugFW}E^-z*h-^d_B2y7Sq$m0#
z{3-k@oDxn7-wIy|$Ax3UN5Wy@J>ebUfbg2|itvK)jPR83xbU#>fUrl{E!-j8BHSq4
zAY3DC6)qPp5iSxo3hRW`!U|!jP%V@T#X^CQBV-7vLZT2W#0ZhXTw%5_QwS9%3FCz^
z!boA5Fj(j>^cDhzu0ltlt<XwnCNvW23;zm!3BC!Y1s?_P1g``y1WyHz1jB;+f;)l%
z!8O4Z!3Dt?!AZe!!C}FE!5%@kV7s7G&>>haSS@G~EE6;f777{!wSp=^xnPb!DUb?8
z0-k^+pb5wVyr4)>D99J&2w;LVL9!r001<!%;eud6fWSup6u1hU1a<-|ftkQaU?BL*
z|Hc2tpW=VyzvI8+kMqa)kNCs<d;CHEP5w3hW&U}7AO8gZDE|<DAAdK0Cx0t{Gryg`
zmfyx-!C%5};?L*T@vHe2{JDHJU(Ofv`Fu8?&ZqDR{9-<epU=<XXYtedDf|RJgb(I}
z_#ylNz7HSBcjY_s?f6!FGrkdDpZ|yVllP4`#hc{4<-O!R=RM(#^8Vuu@ow{O@cMZd
zd1ra2dA+<NyaT)*UN>($uanooThCj~YvC>9E#@uY)$?k2mAo=u2~WY3@B};#kHMqx
z2s|tg%`4y`cv-x3UJ5UP2jPKv;k*!D0MCa9<hk-3dA2-Do+%H&)8qZ-{^Wk;e&&AQ
zzTr-ApK%{^N4WR7cen%GYuwA+^V~DsliXw6L)?Ab-Q1nrt=vuA4cs-{R_=0cGj}1k
zfm_R+$1Ug1;VQXOu8_;+GPzVPk&ES`xdmJVH;bFjP2nbRAzUywoEyyb=X!HJxGr1=
zt_|0MYr-|;&T?ir-#OEqPn`Fh*PIuer<_NeVa`3yAm=9MD(4dC9OpErmve-3fYZb2
z=4|J5aymHcIIB1-IZHWBocWwOPBo{3Gl!$(NI60dm&4>xIYbVYgXR=)5S%PdIwysb
zz=3eUoN!Js$DiZP@!+^{95^-{3yulLkTc7kVSi^&vnSba*)Q48*-zLH*$>!v*|*r&
z*;m*X*k{-$*~i$2*!$SK**n==*c;jF*{j(t>}Bl5>;>$4b`86dUCLIo<!lj~$7Zo<
zY!VyC#;}p>Ty{1)gPqDwU_;nob~rnj?a%gRd$3*D4s08?Iop_R!2Zkn#rnpYVokE%
zvR<;Du^zKVSoc|XSOctUtjnzPtkbMs))CeLRu8M2wVl<;>R_#9wXs&PmarDF8vp-u
zNfoP%Rl-uRBrE}o!(y<=EIg}-RmjR?!C9HCR8}G@mKDVUu|ik@EN_+v%Z25@vSC@U
zOjri2zsz6EZ_Fv?B=Ze(g87X3m^s3{&m3glWL{-nVxD83W*%oAX6|S1VRkXMF*h+c
zFxN0!nai2Y%mvJPW(~8FS;|x~WlRy1$7C_7Od=D@L^BJRIZPNcjhW1hXGSw4n4!!-
zrY{r7bY(g+ZJCx#6Q&_^mNCQl&X{6MGTt&?GM+OYGe#Kq8Fv^r8CMyX80Q$L8OIri
z8T%P~7&{qT8Jidz7^@jAjAe|)j0KE3Mm3{?F_)oaNEt!~m%(6A7z9Q!qmYrufHN`~
zsf<KMEF+2$&Io4sGrSq@3}=Qt!<u2nFk<L4{?LEWztBI?-_c*u$LVAAhx7;ZyYyT1
zYxK+X^Yqj7UiuOG0s0<#7kwLj6MX}H4ZW4VjJ}w@fL=$hrdQDC(v@^6T}bE98FUIA
zPcNbu((~xq^bC3`J%J9PgXv-PAi5vji|$5uqTA6e>85l5eU>&u`%aspP14@dCTP!S
zk7>iSd$d8?4O&0#BJB+AB<&dOAZ;&g7i~MOlh#37OKYR8pf%GL(i&(rv`ShjO+}N@
zL^LjqNu$yTv|<{HmPdorGHI!_L>hz!riIgjXnr&=nj6iDW=FH6nbHhtv(y>tH|i91
zlKO@^L48VnL>;CMQEyXkP_IxgQ2VGSs7I*>s6Etf>Ne_T>IUi>YAbaabuo25wT@a%
zEvL?*DyR~wfXb%QsU#|nilG)z5mXp8jhal2qefFf)DUU_)tl-;b*9==t*K^IBdQ+t
zH|0BJn(~qImhzJFjPjT=Ou0uHq}-tNQ!Y@>P)<;eQVvpjDBYB8l+Bb4lr@xA$}-Ag
z%6v*4rHWEcDWNDR5(=NfrqC!P3YLPV<Wq7enG`4`i4seRqJ&d|DSi|$iW|j=VoR~4
zm{1HUv*cgoZ{*M959HV67vwSWDER^TE_r}_jeLoGj(m!IoP3D9kGzY#gS>^@L0(60
zBd;JglNXZf$u;B(@?5f#EF}xb95S6uCgaE$ase4ZhLO|AN#r<k6d6PgCi|1U$nIn(
zvK`ryY)UpH|0Vq*eI<P+y(hgUjg!Vm4@nP5cSr-ItE5Y$v!qj`W28f*y`){F?WE15
zcG4PBD`^>NF=;-jj#Nb|CzX&CBr%CcVv(pMBB_{!BIS|bqzqCjDS;G2iX?@S0!cn3
zAjyT~K(Z#8k&H-sq~FBv#A)Ir@eOf;_>}mF_#bhIc#C+Ac$s*Pc$#>ec$m14xQn=h
z*h%alt|hh+mlGEg7ZB@+)x>gQ2~j~56Zu3IkwzpEi-{;=9uZE=Af^x#h%v-SVkj|y
z=tJ}%x)AM&Rzx!*fH+H-A$%iD5k3%J6J8L;2&04tggb-*!d1d0!db#e!ZE@@LJy&v
zu#K>puz|3e&_Y;BSVU+f)DkKQr34j0Mi3G>1O|ajz!5Nn0zwV}Mt~BM2(bh(A)F9I
z@FjQ>TnP>Y8-h8(h@emSjsK3H#!uqk;wSJ=@sIHT;qT&a;jiH@;m_eu;g8`D;rHUZ
z@!Rp6@f+}K@GbbI_$GWKz7}7JFU70yQoIn)!PD_%JPwb>7vOX7nRqBZ5f8zG@nQHt
zybm6Tcfs4^t?_1f0A3G2gZqY?!hOKK#*O2~a1U|!ad&Vxas9XpxHGsDxFfg&xIMU?
zxUIO2xOKQT+zMPXZUL?iSB)#jmEaUOF^-30;;1+Rt_W9%%f)5k(s0SRI9wDi92bo9
z!+GLdagI0}oH@=Ir;q!M{f?c+PGa9+UtphNN3jpEcd!H4tJsU!GuV^Zqu2x3J=iYn
zR_sRXI_xU!3T!iW0k#fXjV;HPVC7gbmWO3xDOduw2#drbuvyqNY!WsW3&w_HgRs6>
zAl4P@fVIY&VF6e@>`d{u;?KqJi(eOy7e6T;DZXDkSbU@SO7Z#PzT)2E!^QiGcNOm_
z?ksLEUQ^ssysWsXxUsmlxU#skSXC@778J9K>BXdCY%!`huQ<Cnqd28FzBsxVR2)+5
zU+h)vR_s`8Q*2ReT&!RGyXbq-bkStdo1zy*V?_^(9u(avx>?j;bfKuP=tR+xqWwj?
zi*^)s7IhS@Eov=VR@79~SX5gyuc)+0RU|DE6tRowMWiBZ5vnM!D7z@VD5WUAD7pw#
z6kOz2<XPla<XB`=WL{)cq*pY9`Hq>we89ZMjANc)Mlkm<gP0qbE12_`)0pF!Lzumo
zU6}2d&6o|C)tHr-C76Yn222g60y77rz=$zC3=>1a5HLj;BnE+jVW5~q3<ML23B?3r
zd@vpuXN(=j5@Uif!2Ch~Kz~7hM88E(pr4{g(GSpf&^OWj=nLpG=o9E8=>6#3=pE=z
zbUS(tx&^%yy$Icau0>a(=c1Kp37U^)p{ZyBx(JO#BhWB36rF^QMT5~{=s>g&+5_#3
zwnJN@P0$ADKd2w5Y1Aa@4Qc}Q6g7%^fVzXaiRwpPK=q+|QHN3cP`gmuQJYa4P^(cZ
zQA<z@QT3>5R0V1dN`Vricqk@{g2JOPr~*_DDif88N<hV+B2XbHf0P%>4dsZkL7AhB
zP<p7D!f%D23*Q&MDtun}xNx{|sPI<dwZcn<XA4gj9xXgjxTkPu;g-UV!nK91h06+?
z3L6V+3o8rf7AgxRh5SNRA+?ZDSX78CL=?gbp@oTskiy8q(87R1??U%Nr$XC8i$dc<
z{leeK@5m|S2jpwyIPwW{1bGj68+jdh8F>zQ3V9595ZQz5LT*KFM6N@&A(tbYkd4S%
zWF>MgQi+rx`A8O$iX<S5kVqr~2}44WiAV@C5*dmNKzbwHk&Z|kq&d<EsfU~?_*U?_
z;C;cXg69Q~3x*4Z3T_o#E4Wl}rr<=uk%IjNy9;&{bQZK1tSM+ISX!{CprN3qpuC`@
zKwcm!;1)0n$OX6pbU}Uryda|>r68^#svx`|sKB=XSm07%Utm>WT3}f4C;vzObpB-i
zoBS8~WBCvB@8=KZ-^jn5e=h%2{;~Xn`91kv`CIch=C93f&0m(^l;4<Nn_rnfH(!}A
z$>-%W^C|iGd`x~peolU7eoB6Pesn%4KRDkn-!tDe-#*_e-!$Ja|8L&Uyf1kl^WNmW
z$Q#Rhn0G&KFz-g*mArF#r}B>F9n9;=>&n}j*O9k2uQhL3UQ=FUUTt1Q-kdx|o;Z(}
z$IPST;quUV`FZfXjJ%Y*_`ImR@VuZr-#lQROP*bxWu8f%LEfL-AGuSxA97#kj^{qf
z9myTay_I_{_fqcJ+>^OSa`)%%&fSsQncJSbI(KF6lH7&4^|{r#Wx48HS*|dblS|7b
z<`(A`=H}*R<wA24b0N8rxuLoKxn8+$xsJIuxn{Y5+*!mg#8<>e#9PD!;wfSjaUU^=
zxPiEWIFC4mIEFZg=s|QLwjeqXYZ0x8Wr#(H21E^_0x<_6M~Dzy1Oq`rU=b)p9wHl&
zhDbuhBEX1HL;%7Y;f`=Z*dWXiMhHE`ubi(rpK{*iyv%u;Gn(@t=T6RzoGUr!b57?R
z%Q=|Slhc*6C8r~2ZBA>>vYbUZ4LLPA6*(n2@*GhPH;0}>%E9KKa&mLBa?)~=av(X8
zIiWcLIbJz#IgUBjIc7P4oLTr!_!sy`_*?i3_!#^l{673P{5t$H{2crw{3!eYd^dat
zyc6CIUkzUgUjknUuY*^?%it=w6fS_X;Z!&QUIZ_I=fE@JsqlDsG#msEg8RaOa2L28
z+!AgA*N6Yk{+>OR{XY9u_VesV+5ctV%^t|^&%Th|mwi0@Q1;&JuI#PZ8?)DDw`MQP
zZpv=RuF0;*F3FZ>i?TV{^lVagadu&LZgy5SG&?aHk{yv9lI@@EneCeGkZqN1nr)c<
zC+kPnbk>Kg*IDCPkF$oehO!2-u4Y}#>dWfQI-IpPt2=93*2b)LS#4R%vYN6Qvud&`
zvgTyTvqV|kEP56x3!7D#m7A571<gv#f@DQxg=G0>d1kq0Ib>O7nPwSe{ek^}O~F3E
zUc;Wl9>a!VcVPpttFQ~OKG<>CA=qA67i=qRBWx|K6}Akv2-X0rhLyugU^18x#(~jb
zL|73F2}8g#VX3eLSTqa-3xfH=fG}s69n2DD4AY0rWPZ#1ocS*EW#-e&(aZ;#gPAun
zuVkLfJe7Gg^FZdF%pIAXnHw@!XRgd_&RmeG$()y2nyJi`Wb!hZnUqXiCOR`OGdnXq
zGbuARGcq$YGa%C|(=F2>(>l{M(=hXI#*d8Yj1L*FGsZI>XAEcD%^1kInsFhcFXMQ|
zp^To4u8gf29T{sgS~8YqEX=6SsLm+MP-jRp1R1OhY6c+#lTnZX&&bF~&WOv1$_UE{
z%<#@|&v4AJ$uP?RWXz`jO#hNTnf@kyJpD=faQaaCt@Nwu7t{OFd(#i4?@jMY-<rNL
zeQkPc`qK18>GkQ=>1FBabZNREot;iiC!}N23)11~8R^OCap~anu=Id*?{xQc$8?)?
zvvffE-?X1;(`l1wuhYiU9;Xeb-Ax-v>rcCo)|YlX?NC}zT36bZw2rhjX)S3>(iW!G
zrB$Vsrm4~-Y5X*18YK;vhEB^%%T7y6OG<;JMW%(M`KNiNxu)5tS*4kz8KnJ&eusXB
zzK6bqK7)=zA3z78H=viH=b$H{N1^+nyP?~mo1yEWtDwuFi=mCsT4)7y4pa^mK{-%5
zln5<`BB2OqCNvcq4~>R~LxZ3`P!FgR)D~(E1wdz0f2Mv(olJd`I-dF@bvSh>bs+U>
z>V?$4)Z?j#QhQRnQn#eGr>;p|nYtu(L26y<ywuWEWvV2Vm&!~fr(#o4sky0HsnFEK
z)R@$W)ZkRVRA8!es$Hr@s&T4b>P*Vllus#dQzlZzQbtnlrQAxnmU1!WOiFLc;gr28
zT`5~rI#SlAw4^LeS(s9nQk7DgqDqmZ@Kcy6loVVFDkU!^D<v%@F$IzmkrJHZmjX<2
zNwG_@OfgQ;OPNXjn*1sGZSsrcvE-5Dd&#$wuO(kh?n~}XK9sySxhr{Va!2x-<d)<m
z$qSR~lIJCtCM%OA$-HDnGC3KWj7rW;h9yIj6Ov<+LCHbMzR4cR&dIjP7Rg4*vq`^_
zz9da1y-6BRdXhApbT?@rsXysL(&?mQNe7emB<)P<OxlpNI%!2xbJF~z+N8>)IZ5&)
zQ4%MKo<vM4N<t>(BxNS0B*i5~C50sgBzY&fB{?QpCz&Q0CjCkLo;a2GKJiuJv&7NF
z2Z@7;*Ap)%o=rTNcqDOO;;zJPi5nBwCAKCmO<a^%pIDt(mZ(aUCh`-RiIhZKA}TR2
zF)I<8n3x!o7?Bv9=$i;kbWXHQv`92coK5(Z@Fig~;Z4GL!sCSDgu4kh6Z#X*C!9_=
zmT(|pPr{Cb%?TS4RwXP?Se($9P?J!RP?8`^5GJq_s0oAwOhSGFJRv<HDIqo?G9e_v
zKfyD>CBZ(yGQl`OKVc^RYy7A9xA8CH$KprghvIL=UyZ*Ie>(nn{K5D=@jK%?<2S^w
zj$aYKIDUS7ZG1)ioOpS>FrE`nizmcm;tS&8@#*o&@v-rd@uBhl@t*On@%HhS@y7A`
z@iTE><37c`je8L{7B><%6gLoeHSR*(>A2%@2jlj{?TqV;+Yq-ZZbjVUxW>5JxQe)v
zI9Z%9jvYshBgA3i^5e4O(&LiiAaRj#A#r|jz&MvUyEuzD<2b#zU$I|eKgPa^9glqy
zI~;pA_GWB<?D^PJvBzQ$#O{vW9=kbqeQaCove>5BhS=)ZvRHMjG?pLBilxNjVo|Yq
zv01Uu*o4@aSWs+GtWT^*tW&H_ta&UT_AlfIWE%1T@(S_{@(A((G6=a2xePfAIRQBg
z*$3%{Y=v|{)<Rk!OCSp%b&z?Gxex_J4B<lP5F(@)f`sHiG9W3CI0zUL3JHLCL0lpB
z5KD*&L?1E}^EKvE%-fh3F;8MfVuoS{V)|n)#GH;f7IPqGcg&8M%`xj^+G3W+G{rQ;
zRL7LXsAHrt{1|2oB?cFRiph=1ih;%?#6-u0#{|Xr#JI;e##qOg#Tdr?iT)lv75zT?
zW%SeNhtc<=Z%1E?z8KvX-5Y%<x+i*P^p@!M=+)6Hq8CTckFJfbh%SkiMGK?Z(bQ;s
zG&(vzIy*WoIx#vXIwCqa+Be!G+9}#L+B_N%{Wt1I)O6H`s8><XqDG@0L=8q=kGd3f
zCaO2;aMa$YuBa_h?NMu@Rz@{P&5x>$s*IWwC65wDv7@L_geXi@epGf;T2xXLBq|~*
zILbH5Bg#3-Hp)B-5cL=Q13V4>0Dc921|9`J01tw%gD-*4fP2A*!F$17;4R>G@M`c%
za5H#5xE5RiE&<EILNFUl1>?bJa6UL2oCZz=$ACfLV6ZRP1MCF00h@sh!G9xvL{3G%
zk9-;VG;%cZe&p@QYmpZt`y!7=9*XRV+!@&!xgl~@<nqYHk&Tfxk>!!<NNFTLk`+mb
z#6_Yab0cAqsgVhh(UIYifsx*kZjla=){&->29dubzD0bBcpEVhF%~frF%&Tn(I0U>
z;#9=3hyxM3Beq9uidYxX8nG;5QAB-2RYYloGC~}|jbKEOB8nrB5jhbV5y=s;5#Wf>
z2>%Gr2$u-E2#W}#h*{7t&==4o=r!m$=n?1vXb^M*bQyFObOLl3v=`I`+5&0^tpTkB
zHG}4ZYC#pC5|9ie0I@+-5FUgE<$<z5P*4IW8Wau+0{MX4L5?76kSWLj^gH}p_^0r9
z;S=Fw;UnQg;RE6Q;pf9og&z$+5WYKnd-$gCb>XeyOT!n2*M-jupBt_W7l(7h>EXoi
zqVR%nczAkvQaB_$B0MDAFB}-|9BvzK9u5fq8}=h?D(rpO%dlr*qha^MZiih9yBO9N
zc0BB0*q*Q*VVlF&hph@*9@Z4r5LO*l7N!c5gz>@{VWhC)Fk~1aEHf-6EG`Tj78>Rs
z<{9P^W*24=W)wCX`ZIJobTagH==0D=p$|d_L$8Nk3Oy6r8+s_TCv<0MXXu8|RiVp6
z7l$^6)`XUaszarr{7_~nITRaO7>WqZ3{44*3k8RUhWdwkhPsB@hgyajhw6p?3i%Q;
z8S*;hdB~%X2O)zY*F!FaoC)a-ITX?pvNNPJWJAd6kQE_|LmESBLdrwbA<__j2s4Bn
zf(<DQL4;(6q=dwUfI~t<{6joLTte(ZEJBPzW`lnQPX|v1zYcyL{3!TA@L=%u;7h@0
zf_sAx1@{E+4DJlx5WFgQd2my3LvVF)S+FWt63h!`1e1b`gOR~G!5P8H!Lh-S!6CtZ
z!N6eWVB28xU_kKSpdUd~LGOcJ1w9KI4Z0t6JLp=_#h|{R<3R_5_5|$++8ne#s4ZyO
z|37h8A5;}o8l(&o2XTYwLByb<pn@QHP<l{O5F{ufC^*PB$Ro%p$R@}v$S~+n;P=4K
zf$st*0>=VJ0*3+z0{a8c2c8N%8n{1jSKzk5je%<eTLPB^E(p{FRtC-qlm`j}*@4tR
zd>}e7FEA?*8ki6m9T*-M80a177U&RY8E71+7x*jSOTc8n>wxD0j{+V93<g{exD;?E
zpf})9Ku^HVfX;vo0jmO*2Q&pV1XKr<1*iff0lWZ404bn202z=IkP(m^5E~E~5E9@Q
z01R*runjN|00jK;|L*_U|DFGY|Cs-X|B(NHf4~2E|5N@){rCIt^55pa(SNOfi~kb;
z1^ycUO8+_ja(|&e+n?%>_ec5X`osKF{p0<k{KNbM{Js2L{q6lN{f+(g{D1j<@tgE}
z?f2a8k>3NqLBH#Mm;Cztj{6<-+vB&xZ?oTezc#;RevAC-{i^&*{gi%UKdv9$kLXwA
zm+zPDm*$t~7vl%=3-a^vbN6%fv-UIfGw}QE`_1>0?_1v&zK?zX^S$GH!}qf9S>F@B
zhkf_@cKL4cZTDU6yTW&|Z=-LuZ<(*kSK`a_W%!bOi+z#4IldXb$-c3^k-j0mzP=v5
zPQEt2X1<2Le|*0CeD-<gGvPDlGvYJkbJORF&pDryK1Y1^`E>hi_37|g<FnGI*=N2_
ztxvg++DGcc_hI^weXu@-J_w&opA?@spGcn&A3q<UkF$@hkGT)P=dbq<?<w#1-V@$q
z-Xq>a-UHtK-sinfc^~!O@4d@=n|Fuz8t;|f&EE69YrQMHOT1;?0&kW#*&FL!=#B8s
z^iJ`P^9Fl|di#5OdOLgDdYgL#y#IRr@S5^^@AcB_sn>|tkk^1$zt?%MQ(i~C_IvH}
z+UC{awZ?0uSF_iAuUfAPuM#hrm%xkZMfSpa6?!4OGQCo~;=I6Kp<aGoKrd%6TQ74j
zfY)EoAD&a5?>r|w$2><ohdc*7`#sNlp7K26xzDrPbE{{E=NiwIp3R=~J!?G6J=LC4
zPrfJ9lkAE0M0)0UW_Tuh#(GA2hIsmU0zI8PZ9L694L$z=zXLx5-vM6$p8$t}cY!y7
zSAge$CxM57dx2fREx>l*YTydsVqhb%8dwHY0VO~lkO3qCi+}|{I4~WU1cU%1fWbf?
zpgYhJXbm(48UTNLeDnC|@y27^<FUto9(O!$cwF*0<I(GJ$fL(&r$?v929Gw6Wgd$>
z>OHDFN<EYwA`gxS&4b{9@yPec_JDdMctm@IdjxuTd$@TxcvyNEd+2%ma{uB!>HgaN
znfs{wefQh$*W53<_qiW)Kj6OGeY^W6_jT?q?n~SkxNF=i-RHQ=-39I}cZxgC9p#?u
z4s%a&k8=mRhr0W_d%C;0+q#>(1Kj_*{cxLdd*?RcHs&_sHsm(o*6()C?WEfgw|#Ei
zZd={j-B!D;a9ixw=vL!a?xu2+xbfT=ZX~y2w*oh~Te@448^kTbEy&Hs&E3t>&Dzb>
zP2X+C^{eYg*Eg=?u8&+FxDL8rcfI6##<kb=pz9vj9j=>Q*Sog4E_Ge#TIV{?b*`(z
zRp`ogrMlu>(XP3!FxOPqc-JV`Fjs$9PgfULJ68)=BiFw!KU}6<-n+bXdFnFaGUPJg
z((iKK<&?`2mwhhXE?ZqXTvofRa9Qlq=u+cS?xJ#$xbR#UE+m&?mjV~KOS(&v3&aKF
z66E6J;_l+;V(nt$qVF=}{MGrR^K0kl&X1fQI1f5scfRP{=X~7xpz|K*?arH=*EzR3
zFLhq{|K~oH&U2jQ&O&FFGsPL_jB?I(hB>D=$2o(YL!JGdfzHm(w$A3x0OvnW-<>`?
zy>psydg3(fbl2&o(-o(4PA8lWJMDGqa@yjw!D*G#a;GMz2B#{gQYWR8*oo^zb0Rol
zobsKrouEz$PSH-`PJvEdPOeV&PL@u_PP2|b9j6^XIKFax>iE#{p5raYtB&U#PdOfS
z-0!%{ajRp8;~K}6j?IpZjx~<uj%r7#BhQiHNOCN8L^{G9(;br>A&wD_L5@C-?v9R*
z){Z8Q`i?UWUmZR=ymol*@W|nT!=S@8hl>t<4#yo1I_!4X?y$*WokNSm5{Cu<f8JE-
zP~sqS5IC?LC=OVMLI;FHrbCKDtV5(jh=ZSlhl7)Yjf0tkp~G+cZ}y+;-`c;he{BDs
z{T=%o_LuC>*!S8WvhT6qVZYgay?vYgGW&)0b@ub@=i1Bdh4yTFsy*HwWuI#gvrn~;
zvj^LU+WXsk+B@6Z+MC-0?Elz(xBG1O&Thi)iQTZ>UAvohm+j8lov=G>x7Ti`U8mg!
zyH$3}>=xP8+f~_>+9~Wrb{spJ9o`OYmuHt{2epg0i?R!|3$XLFbFs6tv#>L=`)m8d
zcFOj>?S$=^?TGD=?M>S&w&!e5+8(jpYujbJ#kSpcmF;rdCff$vD%(<9rLEYOYfG~w
z*kWw+ZL@5lwh6Y;wqdpbwqCZbw)VCbwnnzIHa~5qY~I_vw0UYXVl!kjVAF4N&gP`e
z5u1HB-8Nfn+HF?btgvaaX|SobDYH@9h;6twbQ^*V#wOn;+a}E>!6w=!+$PY*%f{8l
z-p10#$Y$31r}eb;d+V3hPpuzX4_Oab_gkO0K52c#dY^T-^%m=P>($mPtQT81SXWz@
zS*xtY)?914HPISloo}6Ooo1b29c>+M9cb-k?P_grZE0;}J!|#TYTD|()k~|VRu8R)
ztOl(5t<GDWv^rw7&#K#Mi&eYTYO57iO;!z7)mCLzN-MDy*NSdMu)<j7TV-28trD!F
zt-`GWth}sTt?aEVtc<K?Eq_{0S-!V?Y5CN0#B#`Tz_Q=+oaIT&BbNItyDYa@wp*^Y
zTyEK9*<e|1S!$`Y6kBpFX_f>_jAg!MmL=3O!7|!1%rd~z%hJ`-&eFot$a2==hsBh|
zdyAJAV-_P8Lly%TS1it1oU}M%vDc!@Vv9w)#VU*C7EKoQ7F8Cd7D@||1;>JBL9jqu
z<XL1{KrP}eqAbEJ0xUc&TrBJ?EGz&Pf6afGPno|npD-UYA2z>he$)Jl`C0Q5=7-Jq
zn(s94G~Zyp%6ysmBJ+ClD)YJK3UiS;$DC@8H%FW2n#0Uf&Ew6%=Aq{P=AP!x=C<bM
z<^c0QX5Y;|o4qr8VfMsq*zAtk4YSK;XU%%e4w?0s?KInLw%)AGY?;|YvpTbRW^>Hs
zW<oQz8O01|hBC`F%QQ<di!%e8g_!x70nMDuY|PBe49$L<elz`K`qp&Z^s(uGrgu!Q
zn_e<KV|v{5py?jd9j2R1*O|7OE;U_XsxhrJEisju3QSq1WK*nZp((;N!!+46)-=*I
z*wok5!_?8#+SJt4z;wpstI0=`Hzv<b9+^BaxovXI<f2KR$uW}yCc90xn`|^$YtmxU
zY%<@Z)}+EjZ6Y<{n=nmCCdDR56SzsbNs<Y~1Y{Cq;$z}&;$UKBVq&6a^2_*(@ucx9
z<7dXB#`leH8DBNNV0_B>sPTT|UB+9DJB-&DuQXn4+-O{5TxP5?mKgJl>BdCkBIA7H
zY~wWJMB`}VaN|H@Z(~<udt*yuBjZ`4pGMP0?~Ps>JvDl0G-Nbj)Ngdo=%mpRqkTqQ
zMq7;9jaC^gH)=9!Fsd>tHBuUhjW|X$BZ3jyD9<R%2x=5>6lD}<<Zt9@<YHuJWNrj7
z`V060_zZXlm;gKh3<K^0ZUQa?&H_#V4gq=qI{}@5^?)|OGQc809bg_{E<g?t0@wg5
z00%$;asiou6hIsR3<v@E0e}D}fDOP5U<mka_|5Q>;akIT!^ejI84em=H@swc#_+h|
zLBl<U+YL7vt}|>kTw=JuP-9qOSYjwM6c{oM$%a@%q+yO>hGDWH#4y4z*wEL|-O$m{
z+R(&M-*Cp@tHGqfYlG(oqXzd4ZW~-PxL|PF;F!UFgIxyO3^p39F<5EPY|v;>V^D6O
zHjo(b3>XF^gCc_h1Gqt&L83v70mvZGz}vvhz}~>pz}P^~;HUny{s;Y+`cL&A>fh5J
z(C^njuYXeii2gqPZv8F#?fR?rm+Lp_H|SUEm+C9^#rhn5nm$1vqo1drr4Q9l(2vp&
z(+|-1)OXRh)3?wE=>OIGq4!zuo!*4rnBK77UA>!nm-Wu-ozOe1*Q2*nuTyWmUYp)B
zy+wL;dh_(=>dEzldTc$a9!?LXm#delm!cP^2i6PG^V0+BIqBKxnduqo&Cbqh^#1=x
zY5Jpi`dt3E!S|ac^Zw}Xb2r{-w!O@oS-xmkGe4;J=NkM44QG4Mk0bG2n&ZmV-=@PC
zX=c^}zOIPpXtsjpPJbgNYJkuepD(qTY3>i>K3$o(UmI<6W%4(EV{OaFgb!^mn6>D|
zyWhQS^Q=Af&hzaG!GjvVpw`zJ%;uU)2$NUu>ym07GHWId-5Rf6Q}bo~Nx|Z3j{~yj
zlQW^!3yfbrUHSZS)r%FZu}y~bsub#@$Nt=p^XkjVkElj9^R`a^_i*o|(Y$$2h$9F6
zn=6NNM*fS~WmZ|0LVMsie}0A2ji>h(pZHat0}u|4qGaWpzE0j*oHtUoX>Y|Kbbn^q
z;bg$=+Y5G-Chch%fDZvmE3JHQ-r2~UyGwcK`ki-2=e!?-UmLt=G6y3Y?Oy=Gm)!E3
zbLB2*lRD4N>hhHv&s8hoyDo09^;b~_5El*^FqOH-UZ2~zYmH*uYUx==tLyUiXVGVV
z$NrSvNPBpi6&fHr5VPP^<y5{@eLd#n_H}ZJo5OgoEMTd)-EGbB`b|4U18)nC_1W|Z
zMQwniKJ~W+mOkeW56wL0r*5o06tws?kLr?faAnL#?%@r913mgv92w;1zI46M?A8x!
z_C_VXXW8E8^(;F)&OG`xZclUde~d_~`R?kC{d8ly=iN_zj?jAi`nqs-8>yo9_MICl
z8z_Q>H9OYvc;uc*&UV~m7|Ca>VB4=rPvU$|;?}#{zv9apL$(x{U&qZs0y{s2wPOeS
z9X2cM#l`1mtv9W@2`R$;wc1$7pFyhzY&&+mK8t!-=F)zNQ(qVX@Z0cZEFJl@HfsGk
z*-U=cC)hfO(~&$4o4l6)Qk=VLbk3Sr?|}%Kuyyr{xB>VgtD~zh1M{*wAB?ueoe#_c
z+%RtAd)>->KNZ*NIW;GPOAxp8=DDP!{&cR~8Pf|De0;P*b&`;p9P7E__~cY_<Pdv#
z%;Tj=RYSX%9cT+kj7t5n)Y0c;JlHXRDRE_C9GKI&WYN?U$SKfFb3aZI6Fra8TzGjV
z>LTXMVovcQaQU&I#T;|H$iRbbO($p8fy#4?n%>2Fhrh3?TD0KOw$LHMw}l}mf<n-b
zN*6Bl?GD1){aV1V3<=!vt6_nrX{Z0=4%-EnxBL5Xes7%*RBiTAc_z=V`swCv4|vcx
zfo}8kJ5tstX|MpIqJfP;oel1enkx;dy+2&fb(S_f8IilF*M~O19iKZn%bwRCEW<m>
zJv!@^wpZ-|yE*l@KPA~EyNA_>2k)^-ReY;^alymdyt}`SF|@=|eQjf%k!Z%;>Rv@%
z-b#rX@*1gb6LrKyvKv}gJ%TVUsR*v4yBz~$#5&iV4GS==ePUMU<Jqdev)rK0nKP@o
zQ}RnwvFejX+W$<GW_e3<n0r*ycWbSt4ppitdQqr3(&DROkv`QXC7-M%CTVJCiRrc7
z>;C`p`OkrxE6to5SC~yrK=AQu43ttG)%2rku|;bY`bJRI_8Z6M4co%zDK=lNw6D&u
z+`6Z~A{3HQG3IilJc8+8zSDYnnFZ)eDY6e=I{)gSxieUcxj_QvoGzpNC3#7|)c^l(
zlX|wIQMI7$ywaXIqsSkRQv3?$$boSyWOwX)rMzp8B>C(=VxMt0@g8D~Xt+N|cq)}B
zXg$m2pC!w9Hyzbn@h>$;=BQ-fmWf!0tr$$YK8BG{oJPNC9!k3%XG^tzGEH7;eUC)A
zdw{qrwwdregN3g#fZ$vg7+@9mZWS?puf>d;GSDu@zNlEeXULU?n+i4oN%@mRn>_G^
zi--_WX-*#@0RCaaVAf#fJXkx)H*?+l%jqBsQQCv^CeTo?9VvGsGLqZ=4kzYpQYMVJ
z1L83aYho`x4}viAk4CfmGo!pjHzR*1<0F))N8$Ph*<l6hiI6WFg~7+*uLDWt!hrpm
z6MmhC*}fi+9(j9RCwLuRdK>sL2H`P%qtES)0OD%o(Cxf%%){y6=yHeq&ieMboh7z{
zMdQ}3qgboBo{JWJrV#TDdRtB5+iXqZ^fX2<gFYDk7eqB^vbpvz{}&F=YCJ32XSL^{
z;#2(Wp^m>AwD|5{T`$-K{?>@;W`DJ3C3Ix_pRMX28X6(vkFGD~HcV@r3FW`F=g57;
z{&x%UgJv;f-;AzDOg~R(wyP(8Y0ub=*}7lvQI9pm7T_;kzhKovnwGQJpW5?xiuUmb
zj&xN6``i3O*E{Bb(;71R!guZ26wK1Uub#V4bLGg-Z@NBm+Pzs*9u@sfdv3G7-~4)D
z`w9*9lIW|hr<U?+HSChkFWNJG1DpEg-W#c=Jau?l*I&nDNt)&W+iC52R|ND-ap75-
zW>D^wuGg%A5gHDm?z8qTY^VT!p6qqf=x^`+r0cs>;GbHo%jb{Ud(!*=e{&X}GhUl@
zDD<PQ2i+5{)}AfnOlt2?_?y2UKp*$i9ul;F(DmaX#qwH{`S;#y?-x2i{r<~QWo`GM
z)q7oUrd>wY)}s*bw0Ccw&x^NX9g(&3X6xSS`ZN@3Sz9x4@{RUh&b%kSQSE$PGsocT
zYhBM;ja;nBCV^jT@2t!Eo3AMMH`WZl7QfQ<@6q<M8s}r%Uuy5ORV?hK2861aI6pR_
z>t&CofSNFCj|uHvw;Skv@oC@B>Kh$|7rMR{ZyBiGt85+D=0M?`sPWIt&g#QWx1Q^I
z{O4PB_4zmE&$SuxJZ{&sDHyE!<SN87UB6>RcGa3C^Pg(-W5VD6=_=}2)%5N2W4hjt
z_Ux(p!kvAh%@!7N)06JK<yE{q=o1|e%(H@3`7~5L*5*#p8TZE^s6~~j?a4<vPJly)
z=Kc8cV^o_--A(I8G1eRA4a6jl>iA*!0COJqM)^Z+Uge*3d8iBwn78WO@ev(Ybje;-
zCOQ5X)@GR{XWg*VqFt2{R}+VIyn!o~R3e^K{-@2kqs!g@`<oC}$snD2pyQB3w_jJ}
zCjPmv&A?gIru%l#ofQu?>GySfa<-0B@g}O_o;Dv_4*K8Yw|iC~3NH`oxMlaU|H}Ix
zm=0;P6L5L=-89n5@}%3yyE>k^HG?QuB(~hq=IZmckUQ3uf6HPW9}Ma^=g8pUGBVF&
zP@B1%6VKc(GZdBW4rAZe@sFLoN7<C9>y|c;w;s*E1^aWe^taFCfR2l<U#=-_!Nm<|
zvl{9-a#JRYD6KH6xvAr&kDo{9R>obvq0R9FHR2mU;^MiamsU4)9M#tmH+R&HcwL+E
z!4osrwq1NW=klG-YdXH#bhCNR1DkhOwfTRNz4B^fFJ#W({kW?-?h0udEh!1C@7H#N
zTtB#9nA%WMsW)&%$78?;!6jQoZdbIu5qbCQ<siaM^)9C1vX0Y4eM)uCtHYPHo$}u^
z%B9Pe_UiwCzw45Y-vZ%>RYChP7qxv8miFU<T8LHMo7#Lq$8~GxPAR7cKAzWh(Y-Hg
z&(D{yR6<}G=XJaX!bT`_i(1ZUdrIVxe6BI*nqutt^Rqe*)V$^@x^v>rYCDYI_2dk2
z!yh?1s_Bf54{@n$<eF2XecFDDI<ufJcrZf#{0+EI$BpX<mt@|3^G|EL&w&p<y=#yx
zdmR7pl#VAk>66lPq^MKcUd-AxdU9Y}y;L5s=%kJ_zy5WQHnu-Gq3z7!waq8q6zz~~
zKO28S$Db!Q#!2L@D|)qkdIy@?J8%4wc%IXn<2o*d1z^R({H){JuC?#}bS#wpR5TE?
z>6ngJ3)*F(tihj0wLQ!k?>c&U=(~^+Ksc)7*y9!r!oyLAk7zqu^_zVpJKI7y^v(8&
zj&ECP+XUze<za1q-<<V2eEF2S;OMbihjiR)@u!pDdN}fsw%gzQd~$F_RuEsUT5(Xv
z!<v=5c@HN)9nki^=l3lKtR^CO_$cfF9Vg3S2e`ucWBavCu+>ns|K6@>ZkvJoejPto
z0S|GgYijptd7(8tdf&$OXinPn_+A}XmxUZ)pLEaPt7VDT^ZxW8E=8~ltPl3+cpIbI
z%@W^s?a^{Z<DZ**9z+DOmND!1=s4W_ZzmIU?(J?ZgLs|YynF6*cjn0{+-@D8dp~Mp
zbpJTJOUoz38>PDx?=2X@q3~TgZa?VQNaxO9*R5rj-4W>SM8Z#+sg?0Ro+lkr(9S95
zc4@h0?&t6>Vc0lzYWMg~9q0F*B~T47Vs~npXVTYl=g~RWDEQt>J9PZN2a!T4SQ@`W
z%R|xEKW_h%+C$FD*tK2f1=e^VdHsFhb}cK#etoblqh$%HyRc=O&KG`6{Ul!9WxP$x
zQP=jK-@36%NJPJ@-m3G6^`Lu%R);TJw2Zaw@BS?$lMKQ$f7uqDU*uTr!7ufk=+yF8
z;nbGSd+AR2XZp-eop;RXti^@h9oej9v*@<9o7YCY!X8+G->mbIqn}aO6DfB$X}N9H
zyOo=ACXN<2|A*eB^OOsgz+x`%)<!MUtu<P{afi6RXu){lMxDRN|4d*&gj*e2-iv*=
zykq^fJWN|3x<ltRdv5ojr`_+iYgsUJXIp!aoejEPiEr2W&WaT(l=}3@1}!HlGCDRW
zkar5d8ZbBLJg6Wqx-cbsV!f6j;TOBtA6&E&sjQc+*ZEO|*~fy@r@pMy@?}WkiFJjy
zkp+2QYS!tzY3t~&{1lMsIxTzRy9d_xfsONz^4iwwd<rta&iikZ_gXENJ_Wv9v;OGm
z+%uy+YjmEq@U3(1LSV`oEwdimWU!`9u0kL<*H`QOi<WUM$7LU7wU%c);{8|G@O*PD
z^xv=2d0E?N1sp=FU8QAR@CU@IjIP_+o6gz&^ELl#f!Rdx&NeLvzqqbydj_k@675R)
z=W$-ngRl|s-Bv9l8xL=6t<MgC^;{IU>iq8D?efeQe1ldkKOY0$ZXunxo>A}8(W3J{
zUqjD~nvwVxEn81^0$O_aDbnxt++C^j!GXTBY1OUDm0IqulBKP*im^=-FR}XPi6AQ$
zbj7-!6<Q|OUsS!~A!dK-=t<;1e;oMxCnaV2!*VUJ&wM|#{G=-~WgTqga-CNaJJ%;a
z+yz;#W%=V*jFvOjzD#-%I=oEhn~P>+lGb0WS*GQD@-NJ?<qvBUhsy*0d1zGF^@JM4
z&81ogc(}fEY1k*n|38l^{pY7Ck<55{s`pZ@9~kv~SrYiNJ1&cReTmLnyWOT@Uv!r(
z(Yix*LgA7{*OO!ItONe}Y}2m>$f~xx&04QG0^8lJ+;cr9KDpta=K{v;V$K*qnzhdH
zb;zRGdMzpX<A)cEb^c4ZzbUHu_u9o;AEA6!FYao80Y-w6|GfC-yHN1dLjA>BR~hPj
z)YRIqh>QXBHtBr1Kk9JAg)U{2)?<8M7c?b>eg_dsLjHO5i9^YtcHZ+vTF3eC=GjFq
zw`;;PH5(V{{5q)aT-e78<V9NlVc-%M_4XTtp`u*=dH2??>`;TN_ZMp2XtMF>!V|s=
zLwcH5|MT&og#O@n6@-OaZ)#;FEbM=05=?G${pabj^xUA9hocL$P8IU8Z^6dcroa$%
z=Rbdk4D<&a_{?9R^(|U#-U3q#lYmnfK>xh{$49vTy$fIFYhCPM?8yA5HS_%zPW8>#
z`F_W-3%;b{rukY=EB_*&Z`q;ed;2-|-wt3EmF6Sc?lWKOaD(M0^XunUdGB32*{ItG
za-_Xp)_r}ATE9DRVMk-S^H)z3r{({4gTnG?Pn%9=qt^W%4d*suSIU8F88QF%ggEXl
z58EQ+My(gV?)%j6;PVUjiSp3~-Ok{V=Hp&Jbg)6|jLD@N8{Xzo-3oY%|LqSUE^AzO
zhH)CSK51%zZaCdF=rSFY`frz5_Q%|1CE2Ax>zX8?QA49U-1)x?)AhQ&VxgYK$(MVl
zUhARy-RJ5x2YVeaBp>*<W01g84wm^V>$Q%$>q=ey&#G_-REzrGzJXfLv%hDHtJnH#
z|7Cc6=HiWZFRv#2+dcXUAJ|?$0j$@$ZD*HF{odEswwJ~Y{_P>NRD_K^;%%MQdy$GK
zb(?l+tf$8B{@Y2)hK^fpJbAiK>%{v#4%L;7ezeTH(e-aXS$r|r66Cz9PV38c2b=3Q
zFJoHFZLj~gtL#WwYmT9+>a;GM6)mb;eEXK!J3Q;(-jZBkY$jb&RHyaq!jAm9t^-ih
zZ!=l{c9=8zr6xUH33XZrzc3wLr_AUv-n$(1Z=czv7&me}=vSxp^VNx7b+qN~MnA0G
z|Lr#ATZ#b6Zu>f|yEjQ~>fY{ZGF)0?`ESqJzU!<3W4TG4*6YE`jOx~I{igr<q2a%s
z=ir(MeH2%}PV4+{H|o`mFXHLV3)ZXi{Whxsb<JwB%w{!w;9pJK)8Cp~_!*6B^-qlo
z`&~0K`bC3vn$kR*ozyI7f2YZO{YvBfa$IA&dQ9W?^`Qo7{6Mqq>Y&Cy^@ip)>#}Bd
z{8>$JU$5r(*MpksvE7=~dD}D@SK2j8FScodOO|LH?>1;C<CU7fJ5(AYccG><ovy(<
zV>P=s<!Y*jp_)4vV>J6&!5Xjq9-6@YHkunOLyhaDZ?%piZ)&e>epH*_db?HyJ6~Jj
zb-0$)v%S{+{p#8)j~CVo>dR{l{}a}BJt5Xo*CA@d0136;enGXcDaYE*xrVi{U7u@W
zSB}-xhYr-lmY%F3&*`f9?Z2ufWKmtsn+{n`A)i#kc$!rcZVj$EJLy&v(g3KLb9J(M
z-}&L{3HgQUkbynbjbp2-jds*jpY{|~AJ0Qo1484g51;a^zN>Fkt(tjPwW<4VmDKD+
z)l1LKRo*Y>R|Rt<Ro1QOs)^Frs?%0(Rolsb=ItXtoA=)8@;qf(_q^P;CG(njig}2)
zn0YG$AoD65oaWgb|5mBA8Lr$8JW+Y+$@<Et_<5Dq4U|eYH@WitPq)g8@ShbkIl~p*
ze~wj*iC0$~UNWa5g<Djy<WpotFT}E91oWm{|Iy|0+{~@z7iqQSiz6xJ`;WzyBfr{~
zm%n{ihFEi@?Cy`wvS|CNvdZVUvP<H~vXE|*vc8Q^OFQyUls?|qQo8=Sxb)S=%+jYJ
zZl(Vt>O9=BeB(Zx8HyykWJX%DcVva^?7jD%k7wPFy|ed>l#vk`86kxzAyJtrTSCZ+
z_jkSTao_JB!ExQ+^E^LKf!l_^lw+^|2j&9*|9%<EU+#&zzfK5;e<%H}UzzoQAD2Us
zpBh(ypG20LA5|}#-`DC*-!AR9zEkB{zN+nRz8tZ4eDSpBeF-{0eD10@_)Pzc^znBy
z_F+%u_c`)E@V<I}z`N5a*ZT*`&AUoT+FNFT%DejPH!n`ga<BT%Ag?fC6|Y(wdM~5<
zbDr57HJ+)uI8R4Ub<f-Pm^{x<{_x<xS?iG{h4sLbs(Kv8UhohYoOYKUEO(cS^LMu(
zlXGvBp>%f@{N$GVBhSt4fuq|YLBP%3eb04{q01GAi*dCn(RHnjVsVYX_T7agzRU&n
z%*$mkPRvF2+CS&zsBY)o$1%>4A==Kb*chC<gTFa7r58GN`q(=W)9^bza{cAl9rfHX
z-XXw|i&WCF-0sNXUU-KCmt&}d6{WJn70=TSS!wU=XR&eiTzs1Lk*PHHg0DZ?sn;jj
z?K|q)*-xFft7jasJ$oU=Hfu!J7H@Fgc0PB==5J}D%{M<Sn<g@9n<ldXYofpy>kj>U
z)+~FZ|CPnBtyB^qD>q2SYFKRFvbes%l6=?4lK=RorSSV@3vKICi>EEt77h~^EgD{r
znRj?6o7c|YH?QL)H{amtG|TuMY&IAoZ1#3y&9wAiscFulrRi`slW73`kV&0Uv`K@V
zyh*vlo^ktFjq$}hPR5&_myJDKJ{z^%j5i{0Q!v8Q?;Glf*BDmtI2gX1WHqd?8ZxM=
ziZEF3kuu1u{H?!W_E>*^+*qHCgIZrwr0c<J`hW*RT~{BZNKfiXgeK~3q$}vH1n%e>
zTq)DFePpUDzj{`eouorYVA)&eQ9hT>V~$a67vBhNj#M%2!_Y-7euXTpsUcM@6@h)t
z42yEjV>1)Y+G~`WQ}3EJnk1byJkd-VV(~rq<-G##zvAY(KUY4YK1~#&zHnVY{o2(j
zwVB;mHL)xSHQTcbs+kW`RVh5>RTs>D-E(5gxz|>wa*y@WAC(s-g(|Py?yI=z{Z-ze
zE>R{FXesNE9w?>Cl`7$Nbd*%Y4;3$OmnzCc=_rnF94K5AELBie)mDfR+rP_tRD4$;
zTjTB_^{#xQX`y@?q$=N!-IPnx%aLOtQk2V!UcIBUoO;KFTjmbC_)pm~o_JZwHDOuG
zhZ8b7RADj-HrHgBQ-`Hb7ont8quHg;Y4k{Cth!6lIbD!yd-YQC-IkT49|^hS?~O`{
zpjKUpyLNxYBbM^SG4~b3&Eglu%q!!?n#%;mo`jEyTF7BUnZL4&QtQ1D39N7yiJLns
z5`IuCoV%qje0pF{h&Vh?sE18nC?@NNVAOV`;GW<$K?dCqx0&?3Z%c|^xLtS9An>Z#
zSRno8;Vtjn{9AEra<?vX&fT<^48NHn%6oI2q3_0%Z!R|u!p_{_q^r7a9HDjn%hc~{
zlNXb(703x)GgkY=uOjKs|L7b8f9d;%s|ntQS5ppm`8GW=`F`|@^OaJ5;q?|q@rEcf
z^U}#TU$NpgzEb@AFAq~`CeMMQI8W63G48*20=c7e8MyuDUU2PQ(C5;={fDzbJcZNY
znjmK$#SlmOh$lxvG&M)ZwP)<kFV)$*MV2p9=SN)*-MVtwQuGbml!GmsZ1^d*=A?p4
z@o_SjcKyFyyse447);N2k$Rw>^{S69>*>?KSr+5tSx8B)vE;h+GOu*nGvA;jW-e4H
zWFmOTFrAJ4$_QlzGBRghV5Ez$WvKAcWMEfcp|56$qE8v+rl*SPyzt<r#f6IAeL79U
z47%X2LUgXWAJ1FAayy^FL2>>*>M?EWTX|Yu%Bgd`3c=?leHqR@&VEi~)}%=z|9+V|
z@k<1C)Fdah!<Y86&hJgm4m9ta`Iw)4rUrBKOoiS%s$(t(s-?A4R8MR3C{dmgl-aza
z6!*S*QM`^kL!m72^z`{p3a4#-r^y4U(d2QD8OUeEpOZcB)gZg0zeL(S6-G+1XD6*&
zY9YyRH6(Fg*(COMP9UE9d6oFs>J1UeH!Gss4-QXt4P>0!Q4~V%|Iz<WAhPL&6Yw55
z)Ar$HVEF{1%Xx7Ea{=Ag|Gg6oLr=h4K~BWwgeB?(GN#i(cma>Z2~;%5b^_iJL(fQ0
zd_NyURB@}vFh?M<I);kwy*vhQjDJ^(j>kv;K~AJm2wzwi`v<vn=^uml2XT?~v0B6t
z^bF5+40DHtjzdUFX5$}tn_Rv){;zl80AfC9{|EDkwf%iar#bE)c(){F`u@}3--DI|
zO%P6TYW^>@BFgs<ylK)HX#Q=q?Ly`|+ea|JxDv7hDL1@60`DEy^zx&8!ELA}An6F^
z8fJrAP?4DB5qJw}F)1He7;QqFd)E=(@%a63NU~-B5WJHJxwD72Z>>Wc*xo~!gAila
zAWix7L-2-@<-#7aHm*P>q;?1&K}{|}7vJ4J1n;ZYl}v}1elI||504LEZbH8P6Pne3
ze*oTI+7k5#5?|+_KNoWlp7OkQ7W($X=>WXTIQz5?eEg@O!e^ogXF>B!LaKoz2jI;X
zV79W~-}x1qmLJ}S`HQ{UIOKe`a38$qVz(mpRbGukzrMKd!(7IfeFO@8BDD|RdIbrb
z`%CU0A*uihgx5TM@*b*F8ruW!z~498_v+rigZvpDBOHffrUx=v^w|S%#MU9>z4EDU
z$hk!h;X4_9olyBh>OJs&yc4|rcc`!(;<lgo3v(YMyB26xs{Ai_TfXE?`g{FC6Esg3
zgzzA(ntDijP3bRqcRGE&{<lNC7Fy|{LpTxi>=|@WJi80tq|wQ}yAP?$As<3D!jINX
zOCb|0>@Ik(nrPeY7Nk9bn&s4YVXjovk`HBYGVg-7Ec1nvo$dG8&=Kjv4$PZ!2GXI8
z<@z1)&Ly78*-2|mhA=}R2#5NfkN`by*4_bcV8bf0olxBv$gh|U;Zwmx5zz01)ot)T
z)(s!oew$B#I597`VQ%Hji-l-iqqf1@S<u#V+cq}{dTVNc@T?a{zL2se_cnM}i{7K!
zwp90oa_(;afjO5=xC=BO-th;#xwC|y{OPE$hh_y55dIa^ZUxQqoBaXr@mxNIKe275
z(5EZ>e_$?l@YDe6;{Lk@-s-{J(_6j&Ex^}tzukg)*_PscsOn1U7I??|@S(Rb+saT2
zzYW6C?33l8?*al_;EmrY%(zv>Dh=^V{M&^2no*J{l%p`P3Euyus&$)oTLO@*cJ?OB
z-A3fEK}?oTo8a5P+)-<@6vG1vd5I!CZnF3?lpad53BDV65>_^X8<`>1tl<rq(_tIw
zAl=%+4e(7N*&eyESbP?0>GweRT?>XBid~f60N)$mcDXio<xfF<<Ww6l*UR79$78R4
z`3=5Bl%+a;S10|!S8F^$c;AhSzwi!z{=dO@N<);{Z>E$5d_|rD!U4T^X7FKsw7<bO
zjO)zbbqVFK`2F4Kb(jzOgpA-XT&-FM-#0~f)7Dul2Jm0aFzYZk6zh0{e~_ZK4!(Ud
zs&B9NbhhK82bd6^*k9d<C!AjR1-^@-ct8A7jH$sZsJuWpqp(gHempAl7x-qXFL(Ks
zOY#V>@?HnwkJyrIe8vU#U*LPnP=fr|m_Q1C$l});%q5?d#o`YuTGzn0R@F%H+6i?S
z{_<fA!Yc=@F!;M##%tg^Y!@ZB##Z2m_jt^UaLm;{H+<Q@?N#uN=6QW`ReIJAe`wOZ
z3iHjgKh5y&FOyfn_nY1dYSni10iN`d^(xFgWuD*1_lMkC1>bhx8yHse(2Dq;m7^7y
zhlbsj#-A7ttbp%6!-sV%+ap4Fd`~vQNq^Z~!>dU;uYhmDbwBMDzbQ_<ON|)9Ps5d2
z@bg#6R>1e-lH=MkPYx~qZRw|Fn5*hdoW|4g7B7Qu$q=WQ<@1y$xWRI7gtyvq@8V7i
z$}NNM%<TZ)<$KqD;a;~=BOJDq?I-TE`s5P$1|_6)FAe_thMS(KK=^Dx|1eI|CwK{b
zpW3urFTDus!&y+NF2US3fxiRC_>^%8e7lbB{#zt&YrsMG<`-d}%OL#>SGZcg2)=6>
z<#HE$o)qKosi6qxWje{iU6IpW1mC<484`<>N{P7ab#{dR76wG%em+`X0N=w$N1qqI
zrDAZ@ChZF_7j7x=!LicEFMw}l7C*lQg$ySg!zWXO7yF|vaHJXh3*b9?e~)%S=l%oS
zZ}Yu*m?M9sP{U2}_0EHD>@N?i=g-yO!Hw^xBYb&BO$7Jjo&7xc{{ADPF(3bdA4l~_
zcpm1?W3ueH2Uy~H@NFKoy8QEV4n3~NZ1^Y4qho$j;#}m4euD4zp}MG_JFF*IWj-&2
zQ?uUL#@b%E^Amj2Q^j5Rd8oOJ?IEE?_;r^0G#0%#@dJGC`}=qQ_#^xY8@^fb1LoT2
zsQR$K)`Ne5TY##U&5yPBZP@k=RfKmZV4q_TcA0*FJ3%+*WbP016YMjh#W|RRa~9`d
zztJ|%fg1vMPW~Jdb0Rk3zn`gx`S=%f81}u4{v5b36!%NdIrIl%3rx7@U~b+??v6c!
z+4>G{4|wWt-`51Ju@@h8eTRAava&vQbRg+FxJ&%8MSX8kRmI93S|Oa>T0#bECm`@0
z+$>}V7{5=`-^QvsAJ4-4U38ioyHomM7ThzkR2pWT(wMM5OL?;}mk$y@gMB05J_~Lg
zcRxRvb?80*Z~0vs;q@X)TNs)TRI}g?;uo|vvrsjUq38ZK19N;V=~v7-eEH1(-bijH
z&m7!)k2yV!LioNlsslr;s5%4gC-#2@W@^*xFjQ4cGcfmGFZ}O6{-wofa9hd!JUGpg
znT0V)YD9bhF-#ohIc4NDxVzl%^O#oFz+(iX4G>R2jmih}<II(5aFcod@$9r>gB@lt
zZF>s#2gEcDF?(EZrog?1Vy$xO%7`k)wJ~)H_6lf~q%qgE?WVvjC!X#8)Isr0jN&gL
z#5b5<XU8-r5l?|T56XUJ@)I8&CRK7|67~>!HAykw79UN58xUnz%;an9U35mS58@~E
zS}&nL=--_L_n}~6{>d+z-_X$)&QHSL!e74k=nvzw6X144-qts9<##*!@uOPAXK*U1
zLDTyXCcs^3+0=QWP3aMuS49W$9QZ$_pl3NaCcw?fl9pnkS}Po_Mzrw__8+vH0?@9D
z9pAt`>e1xWZ`9OIXths?-(W9dRofW-`;FB%aI0GHxc6-pQbXIc2_U}2xqK;f`OA~9
z;En~gEPge8dL8|t?c-P2qZll>gdTlc_!Zo^lHNys^$4Rz_l|lYeubpLad73b+*fe_
zGTY_*Dn|c1IF^+5E9_m^cg_U6UYY#@Zewf`eP8-ahJy7pY7rm9cDD1sHFm-ma5p=b
z;`~Ka|9P<KGaba!P;Ph>95c`H1>Dp;Nh!aikfa1p@obL6{sxC!Xt0%Q*EqPh`6ZT*
zZ#nq}Gd3oV!(Imk-Zq$m!gd_o;>?8A$DKm-g5|7*5Z{B=S0T9b74bN@(^+k-jFIaI
z1*dX<8iPHM`xm)_J0F&efg4^+Pu$qtr}M#Dr~DB=<U=q~@PA_zW8l75)_7y=9Q7uu
ze3yO<_C_ibW>FEC`Oo0?XWRMVbIIXH)GT=;;*;zfcAz@5B0qz>AkR<F&$WfssGEXD
zh-WhJIUjXvi0?DF8D8b0{j9MckLnND8-@K7F)A#IlIz_lxF?pOpO3~<xS_U2vqxbs
zMSI%>mGIDY6x<qTe(8;deNaWsYDpu$%JnpH)E|bkqu>rnj@|yGrpk-@@MH25?6J%&
z)1v~Lt3H7nrRkN7Pn#$b)OIQ!@moT6HiNVSwLgLTCEbenr(~<yphPQ<|4h#R^Ionr
z4F<JnZ;pW5rfdJ#5xJwbpf4(~M_?aj?p9^chEnPXxO?XHU`EbsX9rQK+asRLpm|i#
zbwkk+a1))IW*cEM4hXVvAxHd~6M4I!Ct>5m;9eSVp>r6;q#HzCS~d)OHE|Png0epZ
z4})83lD+M)RKkrQy?^S6ZxelkHAqh6(lEHQx{Z(y2fsWW<mCHn2=;JjM0Ns4nqCco
z8?1uG)1mu$bAgehNr;~#wDmDC&e&!M+-J4O)Q5US+XENtg@#~nhuWzku!NCx2;6Ra
z``12_MP>%}5I%o|eV!L7;eiHQPd<XX?s8S)$4d!5fu?RK#Pg94unhdRs`e4wd{?W5
zK62l`A2{uI5%GWeXe0vNNPZ21doab|=Rv_vp1|0gSA(z@WM_3gP(d<j5ZsD`&jb%z
zul)<ip0PoEp=(Yn0htNHgW!%F<aBB9?Z>eIMMW~iBNE~54tRWO`~$c#OU-qBz_``~
zbiFM@{G!~v+<@W~^apT%KE~L6$ZCrU&~(!H0DDIP{eA)cikClt+w{K3=?|hkRsrl+
zH{QcO(qzs300a8h@4?;Lfx7a&dz5&94@DZ{DJ^Mm2Vh7Y--DYrmQ4G-{;6{T7zzo*
zU#fp};2%U!^&Z^21K9oyPzWyg2VR{VfW0Pz>S2FKsd@n1!eb3G2MSr*{d1fNi0`!I
zTjoEQrZ)iY<bSH92Si#@{W;(9ARbi2Z@hmF+24L}Lto;Z?Vq7@^;b}T*AM$qDm(`M
zmoszw!F|1?GrYfzTi#!M&7&Xorj*WK_fJui?+3ScQw)Fq+!}+wcnuxmQ{^<C^1sP8
z{|?;cRgDJUd3vt;p;Ma>&&q~=%#V*Q_8qv{Ki2nqhbrszlgc(n{Hqt&D*aln3cLgN
z{8B&WcNcTh{i-{O-oaj0^*-dsW;5CcZv7E2+WUM|T>WUMo+7@MbBMlQOlxo--~bpV
zyS|KyJASDF8i>br(sk8OM1s8!FoKReioVibIzK;>tzOvgif=vgH5z}@3;02dQgv@r
z{(|pfeP%E0eO>n)^1YVr+6&mi`E&ZcD>qtv`J!YIAMEef65pRV+FrmN5{~wJi~<sT
zU2s2oU{8$tB+$1#qOk`s332M8o{K@&zKa<#h(8uNrRMvq*1QMs3Z=U$J-R}|zGI&R
zdSI`N5OB%2;)J*du#ENpBm~B%WWHV^V{c*KjInp!=Z0_jTfjM7=~LfEd>;2%ZpI=W
zn!`w^PbG!UTfjgz>m}c|w3qv!ZMYFXEhaO?$D(`p4d5fqL9=f@Sz&z4ZuP%`y|sKs
zdmnUh{u{tf_N}7cthQ?Syk_@7e6~()Q6I@CN^byHS#rPihGT@yXF-%1@!V(>$$f?f
zSGxgoc~$Va`(g3A_doBBZrFc&yfNk-cqz3T@R-^iZ1;nk9p3W8j@_^qS7`jy+cr_E
z8?c(cK0MuVzKPyH4QUWx?h+=*dw_55HQ+eC7v8@%@U`-0CvHSMI!WVu-iz}wuL0vR
zp74A9;f8=W|0fH?ucO~!^j>=>_!{t^?|m0v(-j|kN%WJwhP}Ifg#|CV(XU;A4P{Pt
zcikQN;1#l1h4^@Aod&N2($FrzjcOU)yMo*EykxH%BA%WCOSo6M*|jdfl<b4(yS~`D
zc@?G~cf$Uje7>HS_1BS3z?&A2+d6S?CB0^NpLW7tU&<th7dIZ$30RbOl|yI5+-WbN
z8EwS(Gag^}q*v$Z1e{7NjHZ*e^|R;TtGy1`1FTJG^K_B@&;b~hJE5sVR=dP=<?SQH
z4}5tN<7sRh*a7&KdZ~5CwL)*tmTmP8*c(i}Y2?Y6%iaOl7ugnN$6kf3r~m!!SFlfL
z&cx&SmF(Rsz{Q3g>tDU~rSjD3&qq8%(e@3G@hsn0fSE0jSiE|^JLZA)xrg|NGVJXh
zO8S>x0iG80j{Mc6Sc!+|-OYB`OH7rG@i3I=X$P#WwW+q<LD<WqN-`Jm6^)q<JQS3@
z+X080A2e<ET$A!(HB&}B#%DDg9<mtLcEIRvoFi*zuqF4XE&bgF`;9duYwnnDZ`uIA
zdxNTJ!=??pm$Kxv!QNvieUrPeomU%Rdvj+@+q%Q@+;21~AwHz?T!?!X18W=Lel2~Z
zZD(#fxnuFaTVYR<)kDL5X7f!eV1l7FHLU^Jg6_RuIfy^W*}&*7v**<cc%et9X)9;v
zp_^iyax3grVp?Y1eqO!U3Rq(8Az7>7<F{^ChBsPZ-%<@%;dVB>rv-3Eg3a@mUgbo$
zqPuyBhgtp4&ux*?w*@dr+AZ@Il2T*0rOA7UpE)2c>sHai)&lrsdKE<r#cNJCp^`r@
zVQ;fboZKxs<K0WZE)~*VyxhxMaji=$M10P=%|X}3{D7B$Yic~Pez`4L@0$DkKH_<H
zxn#OJ4RO8%%yZ$#*_W3SFs_^jf16?dleWmp_2aF<X23(0G+#F76f3%-JRdj1UT9Yu
zpDWi(bTeS3*>eufF@a}XM`?5sUv&50Z<karzGlEtSs&9i(@=hLahmwo1bd{PUN*WI
z=#4f3#=4i>(WGIT<Ki${f%v7E6`V_+O-K{quP)Ern;cwiT!;>gnqcpg_M4K+e@Lnc
zu-Sq?EKPXHt1ey|WQdR25Pilaf_$<OaNB;T-o}@`>&|lnb%>{$xI65ekQdVkm@X$}
zK%*2xgL6E}8u3><xU-z+t;8Dv?;RWGYUJU<I2Y>CG{Ro1JFTU2m(F|xV8N`TLk+p>
z^3FP@ZHVvM)W+@nz$>)@aAK}wd_y;y+<7R`74cx-UR`$j@ZZcDV91vZZ#H!H3^?ij
zVMhGe7X4}`JF$%yfG;adPP}LwNpd<J(fb1SW?SU_oRnt@UI6yonH2k?zretWTR9N%
zX;;?7oyr<DUjQ!M?<e_!<2tL;7vU?2XX|Bh<k;GFR1cVSO2ktAWYDyuk?v?c?B9As
zb~@H=R@MWat=5xS&l6GX_$fcE9`<r6{KFkP49w~Q>*f}_SI_pq(GklcjQF}vT&j+A
z%T)D%gX?_Wty}xf?-==Jt`7EiYm(16PFJ?n0Y*;z_(@%Z;4cTx!W6{sC4D{UpkLrx
z2l%;bv0+`ILahV7T%iv3e&g$t9iDWu)&aKOGDKeYk>1Z?=*QM`*a!A-)OR4gFz_63
zcW!~E=Wb=94)?T55Ks8SH%5n|bj)+W<j32co@f30YtOL!0P%;1X}{W6s@`}Gcs&`8
z`8kfh#oqM=>2ugCE~3b_H@q=b3t0ZF`@34XUl{wK+6Kfowtj7HKO+CI7I6N|1avKV
zw5+|ylq2FHOWe6^uN^5@3mgFRnd`NCKacHj(#(jTtcjhmJ3iW|0e*m$?Np64X{X(I
z|GOI4Tkgdc*_|sbt^w}AFk@oP?mWTnSsVuOnLo(c*wy3pYk*hq{Ybt>C-$!0b^J}l
zbB=h+X~!B%UIUziPWnI9KAS{#5ydmru>Z_NGiU4H+guHNgaXUbYW&65wyS%|)vy;`
z!BT9yA?8*MT!qSSM%9lfLT%$hln`IqammKE^9x%w@E90lsH#tz@7iX_{H=mLYF{*`
zEnU@66>uDAUE8Z(-ypJ;zE*+w)jJ<&Z5UsKRRRB@59eJ)Yu{;8p>9zHd)Lg%g*HdO
z#HxTB;rWKUip~nMp(~(8d~A{)OPejzm1n@4xP52**#_Gkn-ZQkh^Ia6$Y#TTnEwno
z6?ax+pN$k9S;tKWA^!I8z=ZY3LEUG-x9A<X^X&U#i}k_4^=GixO}3M5ePN938E`QU
zXSOPp{-CVcf6Y|FzIXAQk@c1HEtSC2IDPeL<&|zRYkq|^!~-8rW3Uz?cvb?3gY~gl
zWtGvkmCArB;)l1L`DEqF&0Pun4tsstO48@gtsY1JtAM@n*n3G<hX>;o!2O_;d|UD0
zqo<W0x(@Nl9aJ@~E}TxN0A9!gJ#@v}y6aZ6MNWuk9z;WB_5Geg1#m_Tiv%h{&6X@#
zk1iqp`EquTWlH<sa^REP<DM_CfA`o@D}JOL_R{B9LM;uPtIC0EVmOgg9{$hT@|kWl
z;;W|-$ypk!+LZ$jrM6F}{J)tNODl~#h{w(`ePGdR!BP$!mC#l4@~4eoEHbg%Ww77=
zg3xF&QueV7_$vpB?PXdrX%>XJiZa-H4_@}MDCLhV18$4Th+mm>w6=vR-UjjEbC_>h
zc+Sd{0q-R><62ox4wc0v9cILnze}@ZZt~&JQ{cp$OaA^e&F`)GHRF#@;T|@-zt}u&
zqv9#>W#+rGp6Xv9m=|P3K1IBGO$&2Pb=#-FrBUS9c}j+sGA})I2l4I6vzW}Qzp*?8
zo{drO>8B%4x6M47cAmf<zEAnE+2W(&C&0nEpV#qZF|XQ;Gp7pi^Cd&$%(#kTo&Y~b
zt1Re=hl#V<dcDIF*xQfhQZ|eKeD?`(cj8tBo+M3inh}v*MtuIb*ke;Yg@aPy^$0jF
zmE!m(Od}G;N@366y`{;tXrZnYI6scek4i0N(@e`W6A}O4xX#<O__bRp@PW*TO-rp=
zG)>c#RZHP60OQMV8aBpL3S1#+o(rYb?PR6_0YpeIaB}e7#G7mSG4P0l@b4e{UwdVO
znrcBh0y>Qxlhh}fkAY+4N*noj+A7eb7w3=k1v3tMCM<TkkAZ(gJ0bU&#qyR(qT#K_
zaCeZZN@a4(_{?MACTUIYm*`ztFg|cvDuH_hv+XY9!-%&fz+2K`eNj^1kZ&wfSB!KD
zwl2ZO&(@$4;56M$^ek~dXJG6kYJv0%V^41zyT?nF0N?4pEPu&Up|i#vn@lBe*YLAu
z(a6zZrx>_Uxja9MQ`ozW92ZB5;ohM+q`>HHP;D{rq)e0xi_OM@jiMMIA{_*Q&A_Ox
z+pQQlRL=`di*Fg-HqwC9kUqjC?2M6#8ecK+t3C)b7E2Z{7|wE%6~o=cqxvqxpA<hH
z0rzU0Xyj2@Q=XywaVOGK=vN0BVu=eM0Wa%-^5LV(Og+Pk3^=5-sPnsNs3~Ul2sm4o
z8tRWc6(|gu93_$dVu9p`0sb-5Bj9rhyd!_a-rQ~wv$<0QcNrX3Sq9RYqeZ~=N+)y|
z{o3<2$Ze`adX0n#O@pf2$wj~eYw;x%k&#_B2yFI3Iu7$7VuK?sts>xv^%cq%WlT=$
zD{bFE`i>TnCjAFxXNrJ7ws`uma1ct?7jRoCgu9RNb~pVAnRkW2ExTLUTsX0=tZ&Iy
zhV&rc={WS;&PEji@9ZQdu<#fE!Gl98N2C)W7a4uP&a7MroHVunrXvLfs~-r6@F4w2
z0B7`rTUI26z*kc{*eVz&wSB;qJy!sCB^DFX4`}DQ3V_ST8~?n3rj+5qKgmZ(Z?bOl
zTW`IHPyjqPN>lFwQo46~ON`b?hho@JthbRXR{$Kii}nHqEBCQ_XKu42eahR<26}fs
z9p?i-F0^7je_c;N?_tDrKHROic2npP-FuY}+&Sl))%o&#bGkW91xU{lfN#~c`isj4
zUfuSZM?USlG+o053#4;lIPIw$`cpO^ICq-MH}m5q?&&UXvLXEo#)3mPk>)rL_;`6-
z>v;<S`#Kn@={&fL`5ZE$QycIq54d`#v#awoLn?KII}4CrM&CbNhl&--10G+ahF9LE
zsfCVYm=)5|@QaG+ygii51CHNE+1q)<B<FPM!#I$>ChX0kHpNAvJmCMK-8XZe2X|`s
zb$!o;yPH(5Z0&=f*SWwAoc>amd#l4oyGXVK>2YGT)wR3m!gGN)$PwnBTk(lY+xo9P
z(&=Q}Khz3aRn7%Yp|hJ<u0hi$ErH*>NWZhn_)N>0m?9VWh7-wqIo7V>TEbVBbKtJ$
z<#Thbbff+p;37WSZOJ)W6VXb|u0(pD+n1=d1Xts8fTuW}jmt5Wo7eQ$@I*SGP{Vdj
zn|AFS;4r?#$mcw>N!L7*6-4@=8EX&C`-5~jz;86lBgx^?SJu?^+|Gu(A+$7`CjI5H
zY~VglANFLgGwx_)Pc<PuQTW1pjUUglvw;`spA(yXx8kwJUK|GLjBeUuH73y(*}$2U
zMQLSg(dcWW2FoG+QF--s4W4MuY~WK`rPF0AE0Sm=KOxD6yQHh{zuli5ozDWU<?-fN
zma$sheZ~uYNUt>25_4b7rXmY?nDP&EvsyW9?yGdfBOTK|TH?O?O|LBAXsWqdXXU>;
zcVDGa7wMa7&MvCUONwLxe^WN{N|vzFD|P8{#w@sdy6v5=E*r6*3EWPFxs}YSBzJW+
z#mP*#hpH`ARChSvkqNv{G`==du7*`T?e`<3ld`GWRGXX%&jd~=m04is#iBm7yOT~x
zKjj})sMfQho(X(WCX`I3pIxAu59O^)xU0G>qN#RI;(R7>NxMH2XJYob)$RvvXTZHx
za{Ym7XwP^C@JxmL-(@)14y$flX+=7$6S6YZ-1LGB;Gjl7NXoD;z^g_ugd%-b?sWsz
z7o`pvz)xNDGs>u}x~_UtMJ)sFwz7GM|BKOYWB_;7|MTSxkEAd6sG4b!p6kYD^}V2&
z?R4O^>Yx_Vr&S{E$+>+=hdZz6WV3sY7H#Rkc`Y=rP8S>&ytiRhg!ErCWEA)2e8ba$
z4;vO5n4T>#ts<A<oDO$k4q7i%&h~4h16TI)%AIs|+gKGX8bPEN({i&`p|E2}2Oe!&
z>gjZpi<pXB-+mh0kqw%kRoRoBP6LiD88nn;s63}E`sOv#moalUEB`Znng;ya^k>;=
zEV~KHdc^T*aCc_?%1&9b#XAkSxek}?(zY>@%1xmLNRKvg>zwjOGpRJ-?Pd(#NV_!t
zQz=539qH8C{ach~<Ve$i)2rUSoBHN-lG2R&aw@zxBAMi%6z4dY3Vh#^gU(b=8fm44
zl=@V-YYPvdRoeNOl?q(oF8{bx=aqTIRyI7+yN#;0D#~K*Qh_J@R?sl@Ltc_1epMCe
z;LH{r6vN$ar2>a|SdcR{;)=AQ?$HILkJB-wRb0*APXT^0S-@IKclf-5zRpYv+|4aK
zZc#|N@HPdw$DxN!DX&@*70MPXke=>AkG(?f`=k`$B|E<jOR4CURPcBmh;()XuV@r_
z-kGNWXL)=?JEg7i$K5xx3P^t!{;>J3HYI-w@R@&eUrOP3O1L|qa4rSz^6Erw?@A}^
zBm>uZsCg-w??CMC<E4pYxYvt+apo?C!Rut;LFXhlB(K=d%6p8IAswH}nFjeW>%?T>
zNPAR=CYL>pk-v8;5b66Er7Y#UYt55^Kkal*Cpq)Aki3qsVlv$Q3Ee#{zoB$38MxKu
zFW8dT8Ybk*uAWDFz(I~$ISkug67a5d3RaV*Lc--dxo48#PLT7fv0Ru`PZDslaqnLy
z74hDb>$I&x`av64BDt%1X-UA>)|87*a(n#w&Z`AX65JJbkCxwwQm{(`F89o?VUph=
z?oMQlI?@|L%zAe^ZVDv<&s*=$m8A9Sym!RfS&$B~PxL@`-GV3yIN)zYb`t5u24&aI
zEhoY|Hsd#nWraTtB?3SELF=1D7S_Q3;6`&I+%10przTsOP?QMVaki-c{%pRm$^HzF
zMta6e<(o1A3EqjoE0@o*Pb~0$D`WH280j24Z)M9=jmReg=lsjMNMh^{cNz0@{7C;u
zk|;0ZYjHji_~@i@WQn&0>1DRs_8-DsBy0bo^z6;Khrm_;?mqUg*Q8ZizP2CfCGX5W
zlx9$>e+WGG__U`FBQ0#D?Ur+qj<R%ERQhI7_(R~ha}ftWERms<4s!ND`pU?HNhuWt
z!-v3s?`TkeXz;g2D)*+`L%6$Sx)&yexpws-aN`LzmmZEL7)q^3oJV@h<N<!E72|^h
z;LV5rUQaMQ^-q!z`y&DFG_TzllC1ggJ^?uOvjJTR7qm+x(Oiv4zscefC^;Wpm;ikH
zW`(o_MYNjapHndjaMzg`dP%Z8);9sT_}qq0370~DOHlHfBfaNW)N2XGPs$0v)0eB2
zN*HrYm-w74fOMcN8qWVk2rLP};pfw(NhrT6E#a?3g7l#YN7NE#62Ibs-@hv{7yrI@
zR-EY0cs$&Vdc@X?yBc)G1NXnrsWCoCDN;NOUy1ajTRX<$i7(URK^M?86&wGf;JUaT
zIRWWR_2iDl=IveMK{GI&V->G5J|w2`Ss&?7dmKx|qK)L@K~G>@C=&nmSAbaIDt|oO
zrAE4|ilrpe$Ai{Dew8x*(;TaqquNOv+^fFR`6YV!!b%+I5Nh!=ah{DGqHXJ=NXPo_
zLW-!;WJerm6uL|r;^v&~MO!8+kiPX*gP17iuk<+3FC=2);v5esL@~4>ad7uKBQ_!O
zUfDekv<<?GHgQ63RU*s@Mo16qm<fs4EGWc*?x81JA}*v=SEN$+7ShSaj&qCb4YI_6
zCc-xDTwKiRj<BXB8Pd;2{OuKfcCrx*dI^s4h1iJ0Y+>g5$ym6nP5kR7oQCR)1uX@O
z?W@?zRas#kofk-N`+fYJ@PK4dEa)tpL^EQ=+P(|LiN+%xZhcn0kh3Bx7Bm>#x}LF?
z9uYzgcJ@f0D<@?n6p^kI3;GQE29;RzldD4SzskhI-EMo^fuQtl{#ej%DB7~ey7;~q
z9Lr)rdR`}v0>PpS#Id03_+qpd^Qy;7Fu!O$2JU<V9qtN#l$(eF&4*0Ja7_9UouI^K
zFVg>V#s9oL_2NYg=s}{`Dr0!*8*g{UK8k_6;3sKOw}1LRi~+64$6w(wmDDD;H9Rm#
zFDwOJyL}k!90NL%Tc@pJES3)i{$v>-9Wjf>2LZ``g&5G7ymXO_33yr{Fi3qH>5I{a
zUIGnvY%!oeiD96RxutqnU~7OX2JVit6X*n@RQ94loAQF{cXZdlk6Wlu^U-jRTut0?
ztH<|KH0V}z)%v5Igd%SR@N^-a@*h*9ThU9^(V%Gw8ZM1C#a_Kd)RBku%Ox56H-9{h
zjRw7oY)MG;=korWLM5nZxNF{R$i4Zy)-f8iFwL(lqG?;*Z(bhOM|$V0FJ*6bktjxk
zPUeJLDq5wM=H`T|Aksnm6wTc5Dq@cY4GrHX#^~oUwKpIt8l;at>mG9BT+~q%=xbEp
z|A~sdr+0&saWx9=riCwY-)L(38U@;$fOEr9)GL3ke|GCbdTNg6Z?5Bnnxa6L^ER(K
z%FieL`tvhSkj|Rsy5n{KziCmR+0pcmkNP_$cD;Wm4C$}MVozUxLGBj?dLGUU*QgPJ
zFaNE%+eX1%_NT$JYdY4tQK0oPCRU4*cM86Cx?CRVwK?|Hu33=YjshJJ*-O4COgQT`
z17CKe<2IsP<=@<*i2{v~Yzui*TU0B*aO80$ysK7s632h}#(E^^hv>-{BISL|`5S&t
zMZ(>;$K(zEgPISKpe-uQdmAZ#_utixgm$C{?<)LoH5*?Q3A&>#TxsOq-~6k4A^Aur
zzM|%Nl_o185;RF16%mn-((hcI?ZhGdIQIn2RnH@jNYE?Ea5_c?vCi<ds#`|FUHOv-
zHGBh=T9Ke-GXJ3x*$@fw6|l=8y?J%LHlM^3fk@CfC2#OWW_)Ak%ah|kI`qK9-@N^+
zw2`2J`mIVCX~5XY+gm||^y!k<lXz3HTM?j-ie6iZxFKcDD`fK{0`As@6>sxCF&>Qo
z?UeV#`v@bIQ@oqDZ;_t8P;uxA1EDbjbX6}IY9h`{7hPefeTsDMO*g!+{MpKi0L@ik
zZgNBhv;39ks<BA_-t=E-qxT#W0eY-vcmD{EnHiq(8y*pG7ys>L4UbZ*WdvxolK=aW
z!?lMHPqw)Z(#xA$YV%CcDnx*ei+)QgLij2>59JqOq@zczt#e<kyAlB!FTE$1BZMno
zaZ465A$`58{X_0Mg_IGX|1y6<9Kp+M$t_uT7!G&$9zFm4w8EEP;h+su+FA%#_4>zk
z@%${(<G0g&;3Bse2?yQS#n^%H&$W468?A4UPCrA<oonJ|Q#feKwmfRXDW;^k`s>P(
zeqYG#3|G5)UO4E@zUHTgvu%IlY}$Dk4tM<@gDN;%>qEjpi}sxb6Ry1*%-J9AkM#ae
zz0^1tot?r#r^Y&G9X|PknUl`i6xjjT)m!4wan%g}--c~hCH%OpiK8e=9@z)j=ZxYY
zZx#**eVeV(&G5|-Lyqu6-f(y~U~TdW2df@yIB4IJNa@43gm&29w^Ac}0#xB|*mEU_
z!a)~z>-Zo{W+;_Crf)k8-Wf<_vSZJ7TM7fsoTk!T*cnqH_5sdGWPhMJlZc&b^<x<5
z>5j(Uh2;+oT`ubF4uf|Ix=4#It28x*f!0o~@p;${5wFWkEtSY#!Mx?2%k)EqVW7iP
zn#&H`38%g+zn_Zi7}!3UWXlze4g-zep=oHCNOvXM)d(!IZ{Rn9W?NqL4g>ujj>9dC
z_qQ6`jD<rOynCR3%*;l;Xc7k6zAr-hVdRucm;A!CkUa#&b4{1%g%!g<_jfTxHtfRr
z$V;0$;>b<{_P;|i_4^xPpb6Bw!xt8Ln&*;p11GYdAa%5Lk*tm}4D^Bt;^)H(*19e(
zbe#!<cNJQ{Bwai+e<}>LgkNxnp_!dl7lSVDhQfObQjc$4yza0X3Od8P=NCe&!v3*d
zdp(QnFzi~sXZ05v3k410=gpx|HnCjRGmQhtJ_A3cE9<64S19Nci`m;kxxYxT^8IZL
zg?Agymz-v;eeo<5w2SpQPeYGf##rJbijh5s)f=TOuUxW1LD$G+mm0dT>c^sD^AOp2
z`13@8h1Wei6f}=tP*CV4%kwNYv1nxf!Rh=g^WRqQP|!n?PP&CobXGGjpK=O?cOgRE
zam-RC7NMY(d>U^YYD2HVy!z$=vKJB3%*uSMs2&PB%J;F#p)1DAOnzhX$c{wGP7{*`
zRy-6mme80`X#K-TrZ~}C$i4&@j{%bq@s&`}U%vO^2;FbsW|E(~7z*!B+)>(MeEFF!
z6ttPI3~5652Rj)HCMl6U3L(Qp#^1ZALP57_9d{J6@zsK{nrANr-l>o_y}>x?@H+%F
zov)}@LoSXVFko92ko}5Gop%fgT+<<-_xwKfHKeI0li@<a=MZ?;B2?0m;q1*1A)o~v
zJM0S~Di>kEeSCxLT}UyIFxW@5g@8`9)Tuc{3_nc&M(YK#gK_kukiOvhvk=gbnsAnd
zq^Wq)Z(n?j>|>BUk)eOfo)-f8(tlU8LX3&e&@+gqg}}QRsb*g<{IH1+0qtoHK02i1
z`O^zRMd8Sv#vEzj1)?o%2<TF!xPn8-43sYD8wDUc8@G$;E?gV(2m#IN!Ufk5*R@%?
zaC1jwf1^dXhR)&0G6eLjWe?0k_)$2z4>d+1@Gi%zm-p$~19d_`>l*!CBZRQWLMNuH
zhU|5qM3&A=$ti?@4mPR%PDqtU<N1DhX=KNP?{WC~1p|=~(8#`9ydCmuT<?4${wA{T
zahj6zd|wN12<T^}thqyQ;=gH=s5nC4-48>%cG_hRmJra^uJJO4<i^L*j{c-W_CWON
zO=$JJ&W3>Qc1fBtBz&BY){dGS*$I)@-#JIsaY6u1u4v&AA&~jaIhF8z0=%cHBARlJ
z#o`YE^tux|8-yBd>vQ31zX<TINVC(eb5UxG1km!%>HH+P;f`o{EWRUqBZEo(G-lxw
z1km~F7JeZtKgy!H)$tkGA?dDlq{*iqB7g>1K;{F%v0a3w+^ZkiCmHW0rg<>`h5-8D
zaK6_B_Msu_JkJgSyj!9&RzMwbriB37VMCiH!h>(_)HH1`kUbNvNhxYcLJa|Q#g)s?
z2y&DEt%Dg?AUh{Fzm1&@R4gTc<~Xjin7}di_-u?q5wd^6G30ypu0bvV^vH+vSp?BO
z`Ll(X3<A81;`oZ@Y;i*}0kq1*rip~sy2&#dBnik~iganknF9N00_d2ZT#6)Yq@&Jc
zeGNl)RA$0e&Pdxr1kgCI-NX^j`_i9@Iz}V=DhU>IRQT#Z0_dN=CioM~@6}SV`}z{#
z-IWLdJe9keCjqq4{xa?aT1E{jM-f+KkA?J*h3c%ZBLQ^Nos#wh*Xcz{Yh_zxr$x21
zfzsB^^1oe{Jjyo_=7gt3VU%>GrpSIvBBV>{yJbiKy>&Q;0fF3toigOX0|LD3!YKKR
z;%=Wd0kqhpR9b|$7g{OmbTp8?my5rmDL${M5<sV|s&J3M@z#){JWm<fftkwXp}1|W
zKmZN5;X8SPk<Zp?S8+LHA0|t=^Ry9{3<31rf`w9qr_2ve?{P>H;N6(`6|>V?!eRu_
zeou9a5VTtPPn(zsBYQHtv46>#Q*RSM7j7XgK!`PYOa5^7CbBbgfiIQ3<?eL?XvSac
z^AocESd-^9UPbn2xH@i;i^=g4Ku^9%b%oFzb3_(7!A*d7X>1<!lO@J+5<qLd=gL9g
zy_7|!t<8??)lmO*AnW60BY+Nlh2;`~qf(gc;QU2o$Hu{ji0mgV3js9h9ZbxGd9jbA
z(cDbPzRlCaJkkX<1_J2UG4}L?`VLpp<FE?^c=v`jOoDW1_&fo$?d+${6MB`&NzH|6
zkv*K5)1xFMWi$lPy;rSJ6Rh7oA}JN5Ms{*^W4%c12G0;c6VJzUhR~`mOEQ6{`v3hL
zsxu_Cij)M<%O^dfATaiSAwG4Hf&lO8FvUC}enx(p09yK`FmgieJ%3_)a&lyEXNgRK
zSdxW|06Kf23Q|H(_c>x#c~WGDM?YkWs0mF%01dteI|(84P9+iDJ7Q#?C;JdZ#DATb
z0Q&sgA4CM}W)-4;MMMO6w`bR%p6KB<A_8dl+jmb9tOe&zP4=Eb_I%2I)tp*Hog#p)
zf7JLCVYD1~sz&zzcYf9#?w=B6JVgM_{|x0R!XYQiDHQQ3g6)6%?|ug-P};@`)bsrW
zq8vPd%o|RiuFMliEZ_uc)jWZ8IZvRy-^Wnx%VQ`Qe+=o}Ifi8R|3Tt4{~!hHe~{JL
ze^7k=5!7#R1hM=%givvZ(DLO&$hGPKIubj8idy#}ed&FOrEw4XeSHra%liurQv8L+
zy>_9^;T?!gU<WdZ+J>Hd`vZ~j|A7L0x1im|O(=SI1G*u&0eyG;4L!|Vhw$CMAg7fz
z$oA|S<iWoR#ob+jTJ)Ep1KTA?!+jB|^<IFkc+W%6Tz^8!)<2-%I&;u7nePyqdloV!
zn}IavrXbyxNysT-0!lRd2KDoNg_xGdp@6b6XwmjF<jOn>oq9I{mH7`tb{B^r!S+Gu
zyy*vsWNQGTi0FqnF1&;8=k-D{96ivt!Z(mCYd7>Fu?xC$suP-Udj-Xfv_V=Tt<aU^
zm(aQ8CWu<55xN}v0#f``2Vt0=L%oJI5MOc?l-pAYasMrcI=IRpPqinIklSPEOms2y
zx3CD>t1E!0yYe9M{v0T9FbjJ3Ap;WZOM|M~Qy{tOBxoV~A@qn45Bb{0LdJ5@&;zDO
z$bKaZifs;odO{$GNd*Vt$uQ7i2MT%^5D1C$`a`?JKF|Ql3u<KbfSQ|Jp&@N&=w!|T
zQu48biVm!y3y>w0e{A+&cW(mitQ$gat@NSF0bQtENE>>UrU9*PszJBa??LhTN)XZ7
zT_{0R4iZGmK<h6hq3&%l==n7fsL4za8jHFGQP*6DEQYT_z3W#XwbR_tJSzv3!_Nje
z3$sEx5=@Yu1U=*-d>$&{r-8Ou&p_s<DWI8kQV2Ip1c}ug<0+#L@qf+s@Tact;CXg7
z@wP4N_%`$^UPx>S-@Wz|?^W;}FL8ewf9cOR{H2U>yoAUo-uuH4{;kaiy!hrj{98;9
z-ixRkFCN-~zjWM+zZ}qvmtA~;N9#YwkG56eH8?8pbNDCtj4#D_=bMFiV_YuYsV@_s
zMw5o0)lS0SkB`TH?vBRecf;}bctY?3nmD|ePcYshDFFYt!Uuo0(*vJ6<bs!;bikAR
zu)(kWw7~CtH^Fm!Gr+rl(8Ygk)x<lMs^OVpmGR3ickxq7viLu&lKAUuBKU~r+jwHa
z4Scb}RlNNv9=!TXcKid6i+Jb~6MnFV4zJ)&ga3M#3ZGU+hWD2v!lQ<da7C7Txb=lU
zIBVD6xW7v)xO&?KT>AKTT>iZ&Tz}mc92?6hE(84$CpO-XJG#|_TMFsI9er%WiLo@}
zvMlOxocYzbk@0d|C3PvT@=g)%lWQ)HCnW<{@FE!}KN63lT8+XTABW;D(cp2m%)z)3
zHh-M^WiOl{t1FKEyaP^x#2Sa$FvTr@F~Ehk>EKjy@8iS*RB*cLcX3&)GPpAfVz`QD
zg1A7>8#vGFe7MvfoVfXnOE`OFCfxbo=W(m4XK{aoPviJM65$dYj<6hmcd_5YHnGEJ
z*03877qD{F-?8nH6Ij>7&sbHrA*|t8KQ>L~EtaI9<G=CHmsnrD7g+z&YV6ZLW!ST_
zCD@XXe5_knCf4yN8Ji{)kKMM5#6~9(uv*P%tm=e6HgMk)J5J|<_29F^ii=xd#T1ON
zE~>iN5w-hRFBN61!W}v6eL+cVEW0rFgyJT)@)s{Q;R6TuNf|5lzm+j8UWW!N%SM3}
znJ2>9l^tRR9Ct8o9KSJ2pO-L(5p$SFw<j^Y<DW6}sE?Q_hIbg+>ev5;?`;^~p#}`4
zX$|J;Oc^HBsu;sOk&9W;O~>qYKg1{sMq~Q3LokW|(3oU%f6P#$2S)R(6Nb{l8be%e
zf|1(L!#o$#z&Lv=V=T(=U{a>UF{h~oF>T`4Fm)E(m?iurj8!fJhPj>wL)UW}qd9sC
zGcdJ}j+@&;C(Ny)N2Y$F%|@rtygg%RvHFkbnA|=z2h@c=vS>lGNz|i5sh^>5PCrJo
zRpg@|_++4mgcH#zn^EYz3Ick~G8i3B<BPU?>57iEvP18mGDp|u>!WK$HPQQh%IG+w
zJ7~x6V(55B0rcSlAG*Po1O4(VGn!K4Jo@oVN^~q2F}f}CAXsW)E12x=YVf7ZAHjsB
ziC`ho(O^N``(S+Mn_!lcwqO#;hF}@bs^IQ|(%_u_{NS$5^k514hruU;k-?1j@xhQ)
zV6dc@XRs35G58U|GFT_nFjx=L3Vsr#60GHRCs@r?EI3o?R<P7H-eAEqmxHm348d$2
z)WLKqWWg5J|4_&LJE-0DHI!1#Pt=m@B<d&UC`x>E05uoVjhesKin{x;4z=T1fg+(Q
zM!6Pcqpk@hqm(<MQ7!ifsF;Bu)C+Yll+;^C)Fo+4l<6}A)HbswYK5SLy7N;S^;<z0
zb)0t%<+jC%5>sSBStrt>md8$`hFMO6Sd4drI+K3|z3cfIB=mP8=!ol65TAN~&<ppj
zppw|;pq-MMpz`J?L7jd1LDHjXK`aw-LFQATK_nBwLFY!jg9v?2K}OA%L1`rhL1M8Q
zLGtd3LA7d9K~Y?SK|Q;CL7qLAgK)_VK|4lggT`1$f;h+b13xEj1a2!X24eqA1$q~Z
z27Xi;2+UsS3LFY+4)ncL6Bt@s8h9+17r4})5-6t|6G-|A3Y5?Z44mk55Bw!#7wGlO
zB+!~kC-5~+B`|G9Ch&`laA15oe_;JGd!U9SW1vy^*}%{J#DTqM_XBRI{|+Dvn-6%<
zG!ekCI2@o!*B5Xg@hX7L>_tE$sv@8#xhO#MNk)K1V|>8tuF!zmK2!knfM>v7pM8Mt
zYtw)$O*#R-PgMe>Qe^^gXrTaUi>m<v(w76SGtdWEtWX9}x1RV*M(z0j&|39BOZVNs
zZfMN^OYD1pocwG5N1ILlDg{;kZYm}I=U1})C1M`>&vJ+RpJ@s9Z@%y4zx2i4Ki9_8
ze`H?UKfyuS|NX3#f0EH{|8MWE_?L@c^gk}5_5Vsn?l0qb=*Rnd!!MI%!7tf;!tX-s
zkRLl)k6*odtKV>3tslCt)UWDPuAiGol3#;egkS7KwBOnbFTZbN_I`%jCVp1b+J3v7
zN`4oGB>g_h-twbU=JuPv$Ly!7LhUCbPwdwz`qy`icg+`f;k$3s;b-5lnSS3NuR46k
zvS0X`dzbqLDHQnf(Wd&ke~t3JSAg|xw)FAsV0HAh7%}xtjnMYB7E$tjJ1yb+Cj6$a
z884S_d^e-7k@*?lwv7{?Ho~@#(b;96#MCJtTgDNek+dG48Jbp~*zg*kk)0Bsm$q3x
zas%-`4gw)Q{D}cRi7PHXX?HDsq|@|#!sk?cJa0(*9Qp|OT(9T$IsVP$6L9scPm=j5
zAD#GZ?}nx&@6PE-Zy%yz?>_do-o279y*;$6yj!dvc|Z3^_tpuF@y<fyykpTm-n@Yh
z-X0z%-qzNd-v6}jdf$^2^}fT-@BRH0o43$3t+!wksrPi;o|m-wnwQGeSudiEPhKAN
zy<V}ttzJeqYrMvP6njx*WO)5jjP(lth4cED;^Q?a?BEqTWbC!-tl>rZPtI#PUf9c-
zna``DkkzY%i^j{~5s}xci#wj*lb1Z(NG3h?d_H;>e|zm&CD-WbS5)q~bCl;PVvyu1
zP#)&FxEJVYq2%hB9B1JfKB(g<POaoweox$U0(Z@Gu!hYubc)t<kDS!=_Km+D*ELr>
zmR+ViTtkOEYBRb$TAnm|#MYI2u(#xSpxYBY^4mf^BAWs{#H*b>YKzP~wjOGE{6pRK
z7`7Dg@RsNE_{PTSaqjO~k8|%&+$Zz4+yh+Z-6sXVxYO?TyI*K*cmL^A>mI>h;=VhX
z?k*M|?XD`0albz8;XX^Sc6VZb;NJC8+5NY+g!{(#YwkT>Z0<h$=iE2(#P0V_?YQ~l
z7Ttn&zq&ned+$a*`N}Ot^|{;M+7dT0h733DfM_>`VYJ(Meh;@ctd*O>dtJ9DOiFHx
zmSS$?#aG=(zO%Z`T%>l((K~S!i`aCntN-D8Zu+yU7HOZWCvS_ZuhKJDW6J_pZvQ0L
z;fPRIhg5&psXRwlnPOwtkP>y*sv;TJ&g@&Rtq(a|3n4mJcXv`(Zi8KyH<C*(I;`JZ
zdUpq0_&>J0ph{|78vGu)Ov|OZ?4FKrIT{Fb*^F~`8M|ldQh9RU#iw4@<*J>4%P<Y6
zi+dxT%b^LW3vPeM`A^!Sv&D_C&g~uj&KI=XoUOi9IX|)~be{Z~<V<59>MSwi=WK51
z;2iwU&^cK`)%kIWr1NvC>&~qnmz=xaQ#-%mJ8^o8-*9>}{N1UG<CD`Xw>M6$bq!9<
z|7q5ZB3Vw2UNKJ1PtZ>7U)`MEP*^w(32Qmcn#wut;BGt7=5sm;Hq$v7e<X2=n%j1K
zwK?zj?`X_XnY7O_^Ylx{KjamTCd9dp1N(7~YQM0KpC&yV-TEvYX=}9|yHn*IBm4v%
z4Yj!(CHO8lUOOalyg9J#ppZH5;9@oAP{Q5ou=%6OL9eLH;hk}|gFbbv!)`m;q1x5W
z0e8XN!LC`u!PZ39A$a$uLq+0chaH}C4rYxf_LGVm_NWiD_JR+F?N5L1vOmzPvp@Tx
z*j`34)jqx<%>Izu-#-4Ky}j&?zCEq6vORf|sQqO+UVBp)M*EgFa(lV6f9+O`7VTOJ
z$L*f~=(YRE-E7BTUH0Ehe3sqC57Bm$|4??l*IewT9+=p%2dmj7<Vf1_HS^p39%ixo
zxkzb8d9ZJ5PO)M;L-)-#g{9v%=u(Sq!o>>P&x|>?IyAAi$3$q`@0%{Rds8O1$~|hf
zy%mzSA#wb+KF%z**>@>z_ZjzXQkRx&92>vb_!IhU+Ekit<SEN+PW5Hl{0oh;5tj<G
zsr}_><CJe`W1*&Ele#HtLzQvG=Cv4uP1`3@n|=3fYZUQMYw5I4){0!+)``#Rtht1X
ztq&TKtyx4vtO>Q=)&f_pt@-k_tzFK_S#P6mS@(ZuvtCo7wl*m{vbsRNW_8he!pgg`
z--@2H<-Z@vE4NZF$+DVWiL!cqE68f!)6pul(!k2{r;^n}77;7D``lKmC^{?F5+bX@
zcN><NwHeErGaoIb`CeJF%T-xgKFG8DYZqs^;*GYHM7vndL&lcBLhe~UAc$EqVXjz8
z`qEprI*?cv7;IU5zx&-H;@Xf!{J9Q`osBAs*MoT$f6C%4q9L?Jn4XKpPflZtXTMY|
zCK^O7e9=4>zS0*gCijReYU(!3e>u;XXI>mMf7ah-E)ZC0e))2aIreq5xvE`|dH5+u
z^V>Q4=Kn*~T}Czi|9u>%yHh%p?v(ECZjn+H<EO-W`wF%w2BKJ?fM6mhp@K*wD3W6v
z-QC?>e*Wj|d)?Zd-Pqymz|MHRpAT0}>yVymt&kp1=@7R*t`OZ5d%-DFGr`AVx`VSO
zegz-<R|ZWXy$(L=^e{N!TT<}yk&D4hca8_AF1ZFj_c95VE>I4ZW)lg15yl*x{$(wQ
zmwq&e)xA9^@o{Aksy9FA-}E<VHaI!x^dof8>E`I5SsK5fHBFnKq+{AaY1gEK)IV?q
zx&Pe_+?<^bRAQk7jz~2GD(DsmuG?e>dU)Lr)DM9I-$tAZe0L%^(BOn)pl|rmK)N8g
zKr?s#Kn_dVz%v>P0mnr90)}XR2W*Xf4R~Fj8!(amFrWgT6rk#JAwW|hG@yCiIe@Ol
zFrY12A;8d6Fu;VLKA^j8(O>XRzyGYwAOEneZ~k%b^8Doj()<y0m;Fz@z2Lv?66&up
z=j_jT%g`S>tl<CRn}Gju7drojo&~?o=sv$2i%ou`319stHeUNZM5OvnFJ1DRK7HOV
ztv}dr*4@!>;fKCors5I5{kyz=Y^(de^**z{+Mg-D?i>xi5|Kr|FG^ndwldxIE%C<r
zdcHXA`)b6`H&5QiH}a&GZ&#M2FKsWo?-=ivPm;~J4<)X{XC|}K=j*SJK34NjeQxsH
z@VTRr;N#&O;nN=J?jwLU@exi|^67aZ<P-jy-sj!NMemZ&ecsoKn!LrolzJocbG)DA
z-uF&=M)20TbH@84Ho$xFq^<X!o3=MmN6H&5$l*P;vgxJJGUlb7*Y3rR`{`BW`oT+0
z{D~KG;;Pq!PqAK?;*Wb-=(~7zt{Qlm7RY&FPw{!(l{oOkw9I&#5Xhb+r8-Zi_Cn9c
z$PCY)BFUcBUy+_KeWE-=<~%%ClT1C&2r7G4<p_ChXwrLfeqZolwCMHdum0un)T-FS
z@aHR!9|kENa-T3Bak9}KZytDi)E=07{5q}bQPg_K<CZR?hjZGJ`}%U9`yJONcb?ZJ
z?ulDj?t@Nu-PN98-D5_h-P2Wl+)FN6xHo)Jb#Gig<X)-H=>9Hx$?fKgKDW@;MmHsz
z61N%EEVtKwDQ*FHj2q*tlWy;;yxd#|%-p88l-;iI3cHEP)4LTMU2wIr>v1J}Hn^S*
z`r=9(mg$-vk?g7!fpq;F8tHl=z};2I-PpC-O2IW=hu>9Q=D=l<ea5A1rOV|mx!UFY
z_k5RtCr@4660W&;xW&4J9SL=THXL0(H0ZfZJ(O`ddYsecvHX@Z%gm_roe!<fa%ak&
z+vMLkrw*h#pGkw9gB;E{hj02hUwUoj{MB9EnQcSF8TpLSnZ|U<>2*)9Q#A6IlO0cy
zlWlIMQ>0<CQ&uCwiPk^DDQU>nN&d8<)BM~Kr|$oFoTle@9A(Z-I1)zN9qEEA96$Yi
z>v+XH&GE{|OOE-6&N|X3`a513w{p~RRCnZlE8-~1#OUY~w&+k%+T#$&(cmB#`q@G5
z;|mA>ts4#%R`CvjH;+3gH#<3KbLl%=bdhnGyw2h9q;kVPX?@r}PwB5cQ_wg2tm`@U
z*w1(E?{{PD#}7`}V`M$;-K<RPBabWmJ3!{M_qo4kr<FTt=k>M2?rTGZT~y~=JHP&i
zcK600JHF`{yS^D;yX9#MJI@IfyWK${yA=|x-O)d@wv9hXw(mYv+jggav<*s1w^coT
z+1B0lyluUDpzS?Q8{7OTbz7Ml5!;z347Tj&7i=z@ciVV#)!E>?KiSaaJhd5!xoRV#
zalxiwF~}z8ldaAA8BLova$+{$dKqn0?k`&JTlHA$F4tNA$tbXHba-a1ym-}m>EQ)y
zsiVQxU%G6q3*t1b1-Znm$6hm9OByd))iifobsnp;@}Bu*WsZ1i^<@8wRpgcbtTLE`
ztQ>FHSVc2wSZySVSnX`nTg6|Tw+tU6Th{s2SiY?LXt|=5Zdvgx$&!x#oMlzCzvWJ&
zrDdU#s^#c4A<KtDG?q1nGZq)`5-l=^e_FWdyt9B3A6jTP6D&>(owhh~%-iC`D^m-V
z5d{mBET4tz@m=$GPsYvfx3!wnF_)R|8NN2Z8gtkDNjloxxHi)K%$%#avVeg(#z59Q
zD2T)S4|?6K?a`pw>B1(nw8kPc|A7p%{N)>FFX-dUWciMnSxVZQZ7FD(IcbQQ9o1zt
ztJGgG9oMIrzSXTUW!L;@%C7X-^n+BQ={)}#({@H*)4(+|)1+ZVQ_p5T)7s))lm2Jp
zCYeyH33K>&lS39cCLQ7_CPz1rCJrs(CJe8gP0pe8OfEZ0nK&L|HK`a~HXh0EHU5UE
zH?}e<FvcG|F+N*)*_a19XMEb&-x$4SVQl_U*|;J?z<6D7-)N$K!YDPN&1gra%t-Q2
zjuB0KiczKr%4n}V+(<0c*=TE5*XYR;NuymI79*KIONQ(bJ%-=cY7I56=NrZdr5m2h
zPBb)7KV#Tj;$x_4YG&wLrC{i6&1=Y2vu%)JF>0_|)@-1xS8Aa2;ibW*^euxYsc{CJ
z495(7W9<xL`!x)r97GIM3+N1f3(g+3MiY;wc2^v&Fnn{g=F$D5*-MzCVNOv;w_my*
zja$<{+GH<%lrEk1sOb2zzJPYG{vx(czn~^x--k6_zuzTM-!&yhKfBpmf0)fwpVdxY
zUj*XT7bw}(+nyfM`y=sN@3vc!o+18)9`Wrpz3|Te^!j%L^jr>G>3y_U(W8kG&~v!8
zr+f9yxNd1}i|$bWS6#Y|SGwYy$+{Xc@wz5D$8>G2?Q|VIHFTYi9ny7*rqy-$Z(7GL
zp+m<8U9Mw;eXV1MP0?{iBXxWd!gM13bJRgZYwO%UCZ_YnlR>BdUu=v|w@ceY_NVp}
zt~c5XoA<OmhtS$p4H4QFADp#YQgpS?|0kg>>Bgizq`aV2%1G9F)nBRgviPl5(X9ts
zgU7I1hc%+KpnVsu)!%wrmmf=NsfRObttu{RlIO{q-Jh#8x8vVw8tJ8KK3l<RN)$wC
zR>in#-aM?Ynb0k%dF?K<<`1hy4Y5_S#>?y~4R_CX8uEJ&G?enN8h-9k8U<@E8b_b%
zY0Q~OYP9t+X^i0()RjcZ>Mx5c)g9g6s>@B>SJ%g5)N#C#>YLfl>K}A<)gRZ0tCx8&
zs*Ci_seL}trFLzuLhW%}p4!;PUA0&YO3iF1Ow9@7sP=e6OHD3LRBdCHPL1=#jB0dG
zhbogtx$0bXj;g5c9o2i;399bAp{fCRJJpX9>Z-0D!m3842P*O6lPddAs|so8s|t<P
zD;4a^n<@@_7gbIL1gZ2DTB+o+s;JZ-=T|W)+EHd>9#z%~_@i8ySEPJ<?YVM|<yB?h
z+vk*RiN4CI;%3Sg5%S8exm?O+lj};!N&`w2ry7)eaz81#4?kA=Bz{Q=;d@Fc=eCEE
zQMG}R(Ymx!wj!$%DsV~h>kW$H$&xC?#NoG!Y@81i8T2uV=Z-}vI$m~Ce3YlH=-(u&
zczcFUQJ;NA!B43}Va~QpVK*#W;R+^M;p&4p1=_d43R^#{70$J(C>$T*SNOZKBmaYL
zR9=nekGzC<k^Eix=kixHuE_7}pOxP+@sWotP2_Ld9FZ5Z<B-?0Ta}~O^vW??)yh?x
zevo4_cqm8K#K{>dM#(8ky2!oZ)0O+mC@vSYK`(cAV&;f{SI3c}nzAFgpR$i=JWW30
zemU+4^O@iy0iM=JZ1h!*G>PyZncdkw{GoUFFl%|!VaBJQ55Gh_J>2J+bojeU%wb~&
zufw4|hKJ<~We%raWj&l1up}F<Op&eKu9R(Qd?S1H@jcnGNR;f7dYJ6HO?z41Dh*lr
z8^W^Ft_Lz<d=oO)h<{~{KQ57(@z0P^5xyoPLp&$*=f1CuhO4QJBeR^0L?wsJJLIbL
zvRbe7+Hj3@@uT<BI*zH*|7~NW&%BF}RtR*G&SBD)9{nsLJ#mayI-hw;%BY}KD%t<5
zRL)+e)YYu(QW|#uNo7s?Ne$jKlbTkNm#X~5DHU~cO|pxwPf|FeR#M5}gCs{=s$}&k
ztfbRHgk;`BCrOH;w&Y-$h~!UKTFHd|NePDYtrF*UOC<_#W=gaQUYGdu^1MW@vY$lg
z7gLEfBRPq)RU8s^cB|qvzk9@`+-k&STHlGYdOi^EYDJ4DyN8P_G&_iYaMTnRs}mMa
zFh3Cc{&iezR`ahI$D3j?QOOr#!l_rp7@5zCjiJ58N@k42upzQyx_?;3MvRt3ufHLS
z$_iGBmR!mcwVFv0{pEuYb^LKmwEl>#sClxgXvreKsH*RdNY>Y35n-_=k-NA;5!SwR
zk!vQGM3|pNi==G2iHP~?i+n1O5OHQ_6j_X#J@oQN$Dts>vP05mvkt9P-8|GObn#G4
zOu(U<ALfTTxD^hqhH)KIDqIu3K+`AO>{csm_WZqY{p17Tle!pT2`F56{+EL=g;!H}
zAW&GC?$y4K<;0j!rfRd0*u^5D(xPWV@f%4(-v55v`(iwWFy9S?YPY0>bPbq=ekaTe
z-uO%u{BOQo5K_t!{1%xkDD@&%u#gxic!ASW@R*IFAO^!N*zjpxz;?7xU{$zIfaLT+
zU>=t$V3dy$DDMv!i05(?IAN+Oka9*?U@3i{Kc#MrKYHm8KVH0uzt!#;f5e3(ew`<$
z`E9B^_#aOm<yYmF;%C%j;+F}U<GW1g<WtEi;}fgP;`5rg$=A+uk?*-u0N-avb3Xpl
z@_bd-Ir)CPUgc%3>EX>9sOG)1^Om<!=ss_t7K+!z`8aP}lpQY(UX6G3p#ZPshaH~J
z)x$g)<VK#cxdNW+bm=_Tgdm=O84R9hCaye1Zn`{bVPZVY7wLGc6Q{U`?zM7{W|nfh
z<Y#b;lwaj`Ydp(6P4woTA2Q-THYdZazsbUlrCa1u<sfl63s!KEC0=t8<!*CXsl{>0
z=mv4c8d-AbTPSk<XUokc?zGNn;nv65>siaW;Pajn>;Hf=DG<#`9~{O>6JpPa4N>Qe
z3lZd;4&LP$3L4=E3~b`?@-O6Q@k!@s@q{?M-A-~Gb8_XFx7FofwiM&YGp6Hc*PCL$
zuF=ZgpjgVDDwDxJCvugY$a|LEmDQWwm&S;FeqEYfWR97gG(69yL?*KFHkY%dRAsYe
z72jfWe|wSb;qw5txVz?TbBXe7^zoc*#V1x-nf!ZL*X*lVuNb^#{i1k}^~xb6>n3w3
zEBA&CYtxttt7<17t4{S6%kZZ`7NZvpEJnBTS;i1)EGCgS7BlxqmU$y578iLfmO$P^
zEJC~c%vZ<9m|wU4VMcxb!u;>^B(uq#L}qowDP~frJF|hkKC_pG1hc#_19Q>-G}HcA
z8xv#mSEj}<nM^KEuQA=dbdKr4NgpPE7h|S=Em<ZdVOA!C-33ODp)SU}x*v?J?{XM*
zQ<51KV`CY|eFGW)Gqhl=6<1)KIN)R?53e#juIph?cvH=A<JMb-va|OXs@#waPc=gs
z9QkY+npad96p4Hc!6jSt(T@k|T~Q76oPqiDZw=GvWkqrHsO<>)58aORRo^w~i=PV9
z-^T3I*#wQz4H^ES3m5r9*Rc77j-Pyq&b~C7F5;0JU37vToxhJbot6$g-3IS8?fb=6
zTGy6R+P;q&w4t}J(zeE&rPX!xroE+LL`!6pp%oZqrgf~Ir%8B8q<KOprzsA}rul7j
zi>CL`MVhH~f12e^Gn&oMay0w*IN<(2<=+k<v2^PI>;dThTRC{KfAG(JpF5zs0CKwr
z(6zL|1F#ifaqT{c-8_J9GIYXTK+?(qbUUu$0PG03RH_dA=MJEI!{1>?U~%jKO7qM=
z02>2g);9;PeFxCf%2%*2@L$J2KR_ex0PGKrOr#w6{5pX0GHx7D-GTkG1E_!#cL25t
zdUXj0XY&uB@3{Y9k02xS0IHjbH~_l^=j@P!hj;(E)<J%-Q{YZGfCd^J55T4&I??)|
z`OE>dU|<US1v~)<5bYby1F&~UKCXNqY<&O;3LiP3x(36l2aw7&;RCRRC^h9hh!y;2
zCatl--a*~&J`@_YzYlg2vtpb3eZ%_@wqt3Z>L7e;*#FlzAKM2T3YG2t{lNG8(2qhg
z>?8cRvkwhR|Jeuo3Iw@sf9(7}KjGfbeX5(#?zRv8Q<?X{_To>;hyBZH`%u*RT-a0C
zWZQ=x^*z}Ky9~{=)P1dqJ?OW~9oSh=uik?g$}jDM%|=!nW`FV79%QK!5Bm#<_&q4`
zY4kqWa~$>x->-DugX&m=_o*(!Uzt6K6YaJSwjN(J9rj<Y??OS7max}wv}qT5@2|HH
zb|Ajo8v75P??N;Uim>BQc<$fx^~LwWMuc@<aQ~s{F7)*^H|#qYbL>Lmg7o`fKhpAN
zcQ22!16{eYzDIQ*NUwLGrIo2Yuq}D}eq`_Wg&im|vJdtkE*tGYJ?*V~V0ZH5R?{90
z{SFjhRSP>27ERkwcVX!s*ra5fF5I)dw+%(eyodb=F5hiv@m|Ir*sFYVNZ)&YXdAjh
z^I(taO3Za{L6R4)?tv}KoC35*|9lJjF@S=-iN4@1D9Zip9@x1UGN0VTif%zXKaax>
zML%g1s!{je0~?skahE;Dhno;C!w&W-7Tq=>Q!b-Du#b_d*V)Tt*@PGfYI{_-g1>45
zYM+zd1KXMM*P?q)s0}FZm;mfq*r{(omz$aQz^*3#D(xQg$T}2ly0c4lE|MRuLtY=}
zcfsby`NZUIr^7mAD=`fF7eiZXkog_rF4*Ik+qUd}e!B))?)}=Ox)=@tYmm#i@?Egi
z@sTUp&0<`GLi;|!UPfi%Dui;)-UU0J8;mb@vqM&)XFndnj)o)CDpap_YZq*M`o}Ks
z7Ui!%TQBgiuQBSo0_k&I+y(m||N59+(#|r3B}DB~-Hp31m!Zaa|6Q;RTFLd?Ww%*|
zq>nqp9*4{L5_GA>Y!~c?zFarh^}N0WO_^)MPKT(%5)@J(w+l8!Pfkhg=G84iWN8uD
z@7Ri1ghKCg?1H_~Ye%MC?t=wro|a~p>UvB+S%9v`uIzv<5?Og}=Z4M#q%txNdmppE
z=OMCp_YT-8>2P%J@JG%=_iCGA2jpOL4)W5g+5sD;(z)+DpYF^-Qn^L24{}&$4q6v_
zvjg@`CtF_agnXHW$k(6kP~DI~n^~xCGi3*CpUewy?1**FKtE0=!Jf#gh#9D|J7EXx
zqHI(D+nHIIhW<LAhMkdZ>@+k{9<l>AQ>X;Loo1$Kh(p~2_D7=bO+hA^);nNNMe#S?
zsXR0Vp?Hq&P+gM2%t@#+QF#Y!txg*q*{PG8galS3V6Wu-y9p>higyR>uoNZOcY4$&
zpg|%7?3i#Cj6(tTo7-TcB|@{jO|LZ$^?jXzeUplUG3dPVz&6-#nT(LPO*O_Kj_2*$
zRQDwD!zfhBS-%aoUH9vMZr@ZKh0a6YU=PJNdj!&1`mhalU!w1Fx5vdtAjZg-u#;k(
zHVln+rf!2x82QefZC{RIsMYQ|?5F4?4M9y`G237-_UB^!cGvnK)TVrXo9e2V#tcFe
z&%?LDmTbc}c>8qk0K~@a3wtYpt^<&9qQf@WnFShIZFBzUhcGL~u)}gqr62lrLSq|j
z&{idtwrkV-pu=QY*k`F{=z~(6gtoyx?H4`I_MQKFA*LU!+f=vZ5Tyr7(b(Gp+cnbU
z`c|}M4|F7Jaf|A?;NJY(vk8oDfnA&I-@Yv$u5O5Modi2C%dr&5YP)F*Y~J2}sonDK
zB13}bDq#NwV?c&B1`4;p9`5{;_gg2Pkf15A*IQH<MqsN8nyyRV0$aI@(1WcT{$0?n
z!EM-!sVX8u5+9%~u%jzFf!?a%Awq6aaj+wE=}aed@4?9}u(3Pp61K%u*8vSP2Eo3J
zr$h&2gLd5l`@0=&`>n9}cBpjLVvFj|=ry%LMq#>JV4FuLs=n1M*#`aXP=GxemDpA&
z&R%Q_?Dkw}1-D#lTOg$}F4(Ej5p01L)#<jtrmuT)XLBIxFVvW|wrR%k7b*)`*mVEW
z41E@w+5~&Q{MO;k%QXKUZ}o0cT^qd1AE<1<WfN=xe|>G-G=BUWqQus~-p!A}CWvjK
zWE1QJm0lHWGAcDeF2V0$2Z#4UBlN1}#U|Jgw%>fbIaK@$Vz#*t`#8w$2I$h)E1O_n
zSQ|^&Y%^_uIMh&^R5xc4s)ydaI<pD3hcqE4HajZopkSfnu&0Bgse`1Fy*9xv@rJF-
z=9F12w02+%J3C^y8fYNia1(46gEe$EdB0Xey;G{Nzw>9g3Yra--UNF_tcd8Qt7;X*
z)5*U{b$RYbRYLZT%$s2AI89Hx`Rv(G=t0Hy2G#3{X{&%1b>=s~4l-|kVq=f70*ZV)
z1Uo*yhClvoLWvt-BUwcGyAgY)9J=!G7wr3ZKQDuH*vdD+ev+@Qcw_tbcW52@v_W-$
zPHcaJ{;p+hfNf=U!Sjtr3g4izGml^oDB1ffR6cZb1MDtqpI_dvC6q$#{&?64s>v&X
z_L?tjfK8^@&6o}5)?&!iCJOe0cs7cl)bIWqV6R!9;JMK!UIguHI&V;2p$nE@AVQwm
z2H0}eM;L50M16(?B(-60XyjTURQXVD1MEB{J)|~j^9rCub`jViifQ-+1txK9fDLG~
zDbogVEFZGlI#^GO&xh)Zw$>Tx^C71TE9+n%+Nm<PzAgC?ikcW-r@BQ&h997`(C&4x
z9n}}@T-Wh_5A_n8Vb2J8<{f0@TD1;#rAsVj>z9(=Lix2tuyf>={^p;b^=2JxPFXfz
ztq*<3gZjQagZ(4J%3SD?%H4IaN5xItSodpx4Mk@sty5hjgOMD_LkzJFwyLiGK12*G
zXG0$U{{2t&lALL?p;PR~*1?Vy*WkB~<H~{_U-p0<rC8Bd(7=xMI@q|fe>GiKmwO4B
z#UF)zrF`{FsCZU+9qeDX-yB(A)z5%zPe`s)-KBlg7tmZE?>gAVIzMG!|7-mm%J*Z0
zJ*G&9XVCSQ%{8!_-Ai6x`{Dc)LOaaDPE)Vz6X;6Sz#7=p@)Ia)Rc`6f8>0@`Z;Eky
z42^xMUjuvFI~OX~C@zm6W3}&VRM&~qDGhp``*96yanDBPtufg>gmk4}!QNA?MJm+w
z<l!3F=@$B>tT`AxfKvHyzz)=X?fcN_JJ>a_;SF_4Sj$wp2L&?!2m4U5Qg@-q#E3Pp
z?~OGJSz{AOfo|;hu2J2nQ_Oe%y)PZt!1i}R+j=c|D;bhnG=V*-_~~0vYK-O@*aedm
zl-FdsZ$dI-hhb;x;jbG|({bT7uo+g8;9YAjz7E~(W`q5yrdQXX^S=A5U{5^3x4C-f
z_EqRq>(VOKr4mA1f$+{_t6*!)$2zbY6?z%UuP4J^71A~d+Ohnz3U<iv59(IkRT81d
zA3tHoYL5F7G-2>%6>OBhtbbVbSRp{yigID!3QfdAR+>*&!G2j~K6N#^1P6(JxU))i
zuf!f<Auh$lRj_U5AIGddjK@GyIq|TE)$WOgoTX2#g5C4E{_xc<H58QgJQ#MeGFgz&
z&LQ_zu!%M#IjpJ=CqRTWE7;Gv{5>9$<kMdTduep5#_EgvaZqoH(kj)}!bQhICF~Nb
zU`wsuB(y4HauLeE!2^3+x4ADsHH-|aU}qgzySGw4bRJqy+E}4FT!o*{L3T7VD`11Y
zRWZ79F6k^(gztxat~rl0ki|~h3fO1!egD0pD;WdLpz2nrZkNUMseeDWuPb1?on8ES
zg|9dodK&)$_PpK_PC}W>nJZw|{ju=L3X}Z_sQN-G?0hM4ML~=U*H*yhTPy$43U6lw
zbn+Yq_P>6nheP8t=T^WTT<d-GicUxvbTuY?h3bNxl{^kvPx-8Xt$6+$x0N#k#~|rb
z4zL%dnHd5}Oc<|#9eG}^-b&fAV94;K2JDEjiv>XmW3nq?V=nbtd_{&70JTL4!M@nu
zeSgShlywE{&xLa6S2CUb{-v+?mZ|O-GlMUbJ+inAw&{1Wr<ZlhydfxZ6!ypzE_y-O
z5z;c)tzXS<TOO42gwi8_!%o?8iaSIcsaOV^cAA{8%Q?wzkWSQR*f0BJ;tCaxzFr1<
z_r09VWoXtJ@;vcmnd+JeJ#&Ki#&0i!Ej%Ij+H$OeBeZ(*66~ElT(yTbCgPUCPX6kf
zbIbTlJ4ozwH0+?MINCzt(?QE%L(lu(XE}4p8frY_2K#7~bSubv&T<*->yP9cFH_7c
zq5boE%Tzb*<%l`-XHjt(Z0{=zWtUa2n?dEV;;^SiP%?%7u5vGfUH)h>>++)}V~7q(
z4?AlKF-B0}*7_3I?BD;sxFo`A2(@FUVSnvP?osH!{k|oz=WqH+S}L;Ahtw0>mZ&b<
z`#xQWhoNo>Z2eQ}Dwa+mbs)j(UtzCphFcplWBafK?f?dUzh2VK(}Zr`$%Gv@8&eHv
zizjsn+z3>(-(C`FSA%XpyaxMj#V1rDt3#M2a6h2Z9k(RBsSHUxKet46-^_0+L1NP3
zOW?LZaX4s6O+*ng&GCUfxZyl`=!&Al61Y1kp0->%rY8q2d@zQcxQwd95J5|03EU)f
zt|%_$y2wJ>C9<#|7vCifu^S65fqR9kd)!Mb$E6_FO4cQ+D;F^?0jb#TErMHyCgzRB
z%V))**rvrrsy7$2Bnl0<k1m2chitz7#X|`q&_yB%cIa+z2t$g&zZby`1fOKxVm(R-
zVjQY~eY%EC0f;&J^CGy95K{iIn1bYoH0E9}Qr$Z7HC_lG_hb>=PJGr+UA%CS2U^;?
z4SROUvs_T}rAv$8u42L(vv~F-C*;B$4?A}P1MHA?O7tSQxhV1sUrh32gDeDtVgIi5
z4+|9c+-(uuV~B@2EPl3RhW;M5TBN#o@x_dg`+L1baH}EppT^>@0t2+Etps~{&QIu|
zhVSBw;Ev-5L1;0Yl@_Y7;(;AKQ`7;Ww~2lc+<0uI>@5tA?Ga?WHx{VAo|D%uA*E+}
z0o;FdWR5OieryvCNA)jI-MxznTZDnxwgqq-;!^l~LF3*Ap(ddY_V~VRtPxuGzb=5g
zkrOqa7xs^>5*TiLfSo>`nq@*b@5=>nQzF&%WMN8vi7@^&754jX+*}|$JaT;j+?!yg
zE-lPY&k@e#V-~2cpP2J3A;#eR0=Pv%??o?gzndmJs1Ap{zb57>!ibCS0=QEV<8xnd
ziJBlBBRRkh;KQF|1lkCb1#rU>p`gEzEiy`Ip4EVTKuqi~p%!^~0o=E^nMy1OHw_X-
z>4X=kZXi~AfS{Jbwg7HlhP@dUaufOpuSE9esh(hZV-LaX_0s(R?qbf&%zKJ=6BxC|
zU}v!H9GS3DPM!xhGc=dm=MPnM5%?Yd!2X~-Cy@|D{5cQqY3@AxHop_pLHHg1WuEF1
zrsuU0PR{4fgIk;0qL=eK%Pj;o>{Hk)lr#NHkYq`j2X{Dmf3MFAU;9HaPD`ApI)<&y
zO@zy`3G?7a=jhb=d3S+E!uqFEuy6P%uz~Q<G-Mv!@5C|q&A)z8M+p7xK2LQIF@rS(
z??CH$aN83qZ8|S3TTMuq(1$%lOhhH2Izf3J-2H5s9GTC3RY5Rjkc6GY^nr51-~--y
za1&%5#6IsOUPkyV!wCC{?f%~g1qGXP;9kfawLB;Gpp?*UK08Ns6_tM%6SP_e=D;n{
z+#|{yEqxK8IJ5)y7GD~ECY+eBp96PBZY7m-jQ<r7tO?&?hfyaxpWw=sKL>7*qPp_t
z6uLeTu4cS~eZ~>y_k?Nnv^j8}q`r|d7j5vCfd6@8j_Njkj?N>Pdf?{3?Na_B#9VFK
zYl6zqf3WA6QJqb&i;bKEcTHnP$L7rEUlH!n`@_!Tn?o-N%xO+@;O2>V%w~>anL+p{
zZwC91ZKt0T62EHAfqN)?qRQO;drt{hoaE-HF65z-bV70Op*e6XHSn5mF1q^>LEt|Q
z*o!3WJtSn)(#(N7s-32-*$}BzLfFHVS*jyRXK|n4qA)QFZmc>N2WKxFze|Yz-VOVb
zx%fMT&#r%G!Tr@~;a{`aPm>9%Lshd>ck)!pO#(5#coy7dm79H<U2DBg$Y*&Adz6mT
zR|%!hpU;B3t>%-DW>3&vAuMX%gPlqzkt9Mu-Q`(u)0J@-KfA7eiLexig#F4GYXaf>
ze9SDk_tN|pHT&8RNBD9%be8H`zCDE@^d9n>1-D?AN1SI9&?tg_zAfxsvfM-vs;muX
z!JXI>E}hw^$MFO_MHO~1Z{)-hPX8x83vS3_jYMbT3N8??GYY^yrb5|yLf13qS#V#*
z9Zfr%ReP4;r@b>nbu-8R#1NPp=V!p}S?t5fndOdCgz4kMu%}s1IZ4=GC(eMov}e^V
zGZFn!1lyEG*x9TfiXi-u`!NG<)^0DA%q)+D5u$$-!2ag=XehzjH)jUiv)RaG%w&&-
z5WMCd&rn@X#gQOF>eb{KaO+m@d37dXFo3`$3Bg|HtzJLEhmzPCa0kbC`RvRok`LjE
z`$^dG<ZAOG+?x!X0XK3=#ojZxMi0W@L|54N{9Nfqun@DH0rztplSVUzB`$=~BHbCP
z`-yt*L@0MtoB_9WWn!{3ESV03Uz1|62O4(Yj=+4Gdj{Oy8G5kJBqrGq&=T~p6M8z<
ziXioMeHz^4UAwwCEf#J;*!G%+{m?WwGXl$e-!!<_%Pu2LlZ;FV&Nthpsjld-oDrew
zNZmBJ<-50BF<s1UKsa0Z74}9wH}wcEAs?o}ou9jM?sUn34k2ta6Lv^P>a+-NAEr)&
z8^EE6JJXbR8UzKc>#$GyI7N-n-He$A_ks4$<EN!Ast~GU&QDX_((_(QgaPJ=X>dE3
z*cCi|U0Z>m_1YKqOi%I35x!YDPJ_F``@GiEd<(J!<e&-coL>DcO^6|APJ^36l&kV|
zRjwo<Rs0C-pVnOxCoF##o(A`bdbfC|9|VdLt_QMDQ(aU=twRK_&HX8GtN5p3bLu*?
z5W)NL@)Xre{nX1(NY)>p0(XoiOoLM|3wR0JL<;Pv23_VRWF|CEfg8tbwhdFgKAZ%M
zU={4ED$21F?i3eIf&0hzSM#S#S6K)o-#1fKcU82Si4d^<Yzo{)eymTMs!CxX@I1Z?
zd#qYPbcBPWm#4tp<ZTxGRLl_?f;<HQJFREu_V8CRF;n2C($P6;>S*x}UQ9d`_FI2r
zxA0RxJg30D<yeaIl%nMZe&M+76xDTgXI#Up(HTyGTg>nd?J4tL%lMoeRoHvoyt#<?
zvX`C$cbY#BiB4gh=JAHp{ICOC&pL|_yu&;NZaDWtX{WjyrtpQDJChf3C-HG~Ym?uu
zOyI3M=O@8^r%dkTWSGSmo)a}ZNp)k}wukXN;$4&A_ETZLWs<#U5bsji2z#>JXZ!Kh
zQ9mZZT`1qt(#c-gUi?MYLfDy&BUA8!`8ku|W_09I#$?BB5+3WF4*Rpa=0rScGkFr+
zlRo`@b#ig39e*|hnxwk4AF^8UCN^=C;MUYg_}rwn*I&Hd^hwyOO``dOzjZHY65OFy
zNBT@Y|JaCUIqC*Gw$Q)YdsUz1B)C!4DKwr`VW`6wUD1Pm+pLe(_z@MQNpQb<??85P
z*tZhz+#x<mb#G^Of8ZA|Jd@zImE^`Y`7^5w|5ug)_HaY&zu_mFHYUK`D@W$iM9p*w
z-Yjkgc5+v57vWpP1}4BwtlA=ZVnOXQ{#k81?B{-I{)EpyS3d#nWlgOrC#=qX#7_u)
zpP;(BPg&pNPgZ`M0JpTJX?YXnuixNhV_w1D?pur8e?D&71h}(Rol2QF-kptitGEF>
zyaTbX@D-<U6W|7y(+n}8#FmLa!+!zxdCguv$NN@9PJsK|!PH|D;(AZ<*wg+KRJXVG
z*JFIYfb#^n-OZi0nK&Aph9^{-!Jcp2>;ru8S?vjM*BfS~I)TC6!zUb)hn-(%_7r?`
zt;htp`Q>@WKQW%3jE}g;3H!e;ayRjMlC%@x9=LdQdmLAA4R8B<b)4z~BaE)#Q&E%S
z;8xhveR$lcCJ`?s-wS)eznmcaR7cA=xFa5W*ElZIhQlu<*1(Ritse$&pjkQ&Zj57@
z3&*v)k@)idcd#!!9g={*bSGmR+#hd6rH`NMkHsgMJQ%0C!{0+M;Hzh@j)U7|Obs;N
z-ggdf^$ZPr#6`hp@U+h7#=+h4hHUhB82J=_e>)6zib>ul@y73c#=%YV#mjEvB7Y<C
zrNIucUo2-Ij*sIo83*^yQ=@w0yA`4M^FK7ksjhK`UI_l}`NQMj7CO{kVw~-LApVH7
zFzg*$O8Mja+t|jzopk3rhH>i$K6uLI{V}S8%){V?7tmiG12@!8+_PhO@$UG$lVh-t
z%sT3VcYa101NYTc@f~COUQT#>x8^abo2>rR9)E?lY7E?78})o2TT-^g(-s%Op7Ou%
zvhY7oy%_^{*`-!lW2Aj^{7>=cu(P~<(iDHtdUp)mY#Y44IX2a7gipMB8TOa6bPVt|
zM#wR6&s`yKaZDjy5AV1TGe&ip5j)!WyE&m_;MUs-3K+Y8OcO60<OO@p$O<+5Ah+EZ
zxC8H>HXl=zRKd^I8N!Zp4o(qoh*KK_H{xi2g|Qim9KKOo2KJrz^$z2oO$m&F`*Ddn
zuCbnb()faxEMrvn`O35eo;hH56x^2o(ODnevJ%6;;$9r3de8<>58?3*BctH%{AzaJ
zsP&>C{slyWooEqTe*D4F-=p9r-ASNsv@D$m|9Y_k_M;VNIPocOKaYZYb+Kz7M#D_l
z@!unIN2#uK)W1I}O5#sP!7cmFX6mSJ4<o*hcn9{TTNLT>op%#Q!JYfmS?s7@0u7$a
zDFJq<PgU;W?l7Dl1vl{HLlL7V*miIpKSN-jTElx2=a2Ci1^4l*{!XK{PuFl+dN!j}
zxBAG?GERHx=qR|I7iiHM^^{-4F@IEnJ!{99Ih^!qsZnrOZ)Yzu%JFd;hnM4ro$KfG
z6FBK%rcrQnpIk{Zx}iRXW69he`TTbT_Xxi_B6WTkrx!9m0`Bq0j3!6;J`CXUM21JG
zE_T~wFD{fs909lbJ|!(9AxFA#!D)@Km;EJ_gv;>$F#_)RDcYqY#K)aDdA>r}(XMT2
z!>zXFjDQ>ego2C_h^Ym~axWeBwV6!*;3C~`kAVAs<$oE)zzdBydhSajRCgPdU5}go
z8#e;l02}$|Mk0wdIN`g|u*WURRE0}+4;}&CfB_BPkqo^GoGp(#>~zmZmf`H$tVTdn
zV5rb!gzf%UT*?D|*zaC0FUCpuD35^N0FB;}k=%*TxK%;P5vuF0z*~UhCG(De7J>0M
z_K|qQk2u6rM%epK344b-d~9nNbP67ttqjLs%fksv&%qA3{QDf7*T~>7Xc(~9bq~M(
z`wG{U+X?&Ni;Ee!te9WJpl^`nQa#MV_Z(NOUOr59!)LXg;CNR)4TJVU5b^Es3y(**
z;?nG4swXaXJ{6aRdpr!f2)f7b51+Vo4@a_0hMjTT>pM7KW@s2R6Evq$!^eN#!ihJ>
z!u~i9`8rND_2e+<DYzrThHo!i!CeUq8m7ABU5rUMd1<#{&{{~PcNm@%g>bwRmatde
zs*c0i<?9WD4#Vz!jp0j{Xk2ZA66~1oc_DDgrV_)T(U2@7JZv8shkL=u3;X7wu@`Wg
z%?!h!-(dN9f5`IEIoyj!n?qFheED_^?)LH7A<%Y^wizF~kRFYzR~&>r^s=ldoYQj0
z5a>QAkeY`&-iPB3l{dgn`qwX^IIU}CL!b!}c&2zL=6f*ip~t8H_tSp{;H<>5hd?i)
zgyzMNeyuOgWc<+()m3+I@WNdxyfp+`5@wID4Cyzz<GAqz*jt}&biqwK#14VZ#H#w)
zp|g#SI3B^1u)|)~V24W@3LF9r3Q~jj5UJK0XP)m0`|MSf7B~m2<q+soOobZ{p~_5g
zFC6rSsBZgikrB>RNNEVPE0p(Shul6M#VL=9!=C%O99>-GXPzO@wRrx7Z7Are7H;Yi
z1MIvD-c`qyxo-}F=7q)4<-r$8DmaSdEbPCp#4F-#<_88r4@0PnGAMLX4!8TGW02~?
zGyBQnXj2*nK`TQVQ8id^BZc!0ErY#yZ*6hhvihe%(9sALemnS4QUuq3kOe#PL{=f3
z@V_G$(Aa4Ec5m?a3Lh>r>lW<G-|gkb#l;f_L4N~#3^gcI%Yl1j7duFG=P$iu#W9JT
z90YBS5W29z{JTuJx|u-OqkkJmk87)N9R%Hugg5qsaeg#7)d!ZaQ_p6whb5lS8w5>{
zdUuV%3x~F`e+-pizdmPU9m~fhF$j7eUYkOLxx^K0-Z0M~)wM@_Uc}xiWf%l45Rt6?
z0fCe`Z29fY0jhU@>C`mVEMj&5bV9^k#|O$RC$L-wg9GCq$FKs2y9a7TMzQK#odcjD
z60+4i@N97q`(m_V;9>9pcBQ3iz_Pv%8&Xy_0Qw@7+~R@ar`_0?2cHIT3=}Lk;qAc2
zITH5Q>Ffc}9!c|kF~DNciA7jG9>{ppjy<Dxe_)cQ4I3|#JOH{R_ZhDaqzyJ>tCt7^
z+xCC3%>AeVzE4fqu%_4n&@5>#IXiF+*MN1)J~?o2xDGpdH*5gmP>a2T3mO1D6X(-D
z1EKs?SaCnMfiTohES<H(fMDMb?4E|z0BD`COPCBief=G)#-=}ThV>gZYC~gS;cO}P
z)2Pw_=%8@5A0FV<DZ(cGlo%*T`;2A#C_F&FS%A%b$~yoWDSkKD2WrYbV#N@Q16mRv
zu&a>={oaIk*kRADe$Y=DF<<E~G|$6stIhS#XTHWB5ufPqKgh;LvJLfvwo2({cYk-q
zORUsHXaBfFCiWTeZ~trD3#@AGuYS;7Y5QE=Z*KS$oBXQ0U*vH*Ht=3a|C`lESQDtA
zA2eBX&%f&*%umHy9Lwpy$^HNv=91Ar5q%GvW}My+dMyLW5Bh&d-NBlP-tO1OCSwa(
zuk}ZC-NYJfLH(fRLYzeRlajAtuaV>WrN*ydoqwI{7qhsGmH!&u4>~V`Z^HZ4SN_c?
z(u4bLT?kmM8@~NKuW{JpDEEHQfO&PwvA^0Ejol2e?tk+UiH&kJ?YCk?U`Gv)_JckQ
zMp>&r^-C=Fh?q*hBilvn2)kVW=dk~<rMr^-pdIsa?ofXg$60JfKVQE>L=3jDg`+>L
z^c0p-$<z<JGD4qe`sc$=V576Q`>cy2v40<~_PMY|U>&c`_kre2H*&HMT@Z@Bbb7ci
zgZ>!SIJmbD;TMc$bM5K_J(>lx);_Bpf9#ZIQ=h)8A9ho=wy!_K2P+|1(Fa;Je#~F{
zoGd-DIa`H&To2r_EVJ+Xt_{0l6Z>EHfsPG#TV~(=Bq!|WnkRj7?GD(OlGMJlGWJ-5
zw|DwL<3{ZH^*-UB)>!_#iG3JOE39-9w(mi(1=cztp%3(Lu&4g(>s>d&HU^*W<FPTu
zs<=n?ZQL`&W?LQW18p2FegD28C4FqCl4svof-d&9gmd5XDs5~auWcXb=9n;=_sIun
zVD+{P`nI#wu>Ve{`V!|<uqTI9`#@7ClPKT!AyE-K*C^fR{#zdFSs~h&D<Fq$`Yg}~
zdOLx6TzwaFWw86tSo+51rLbS`(e-g2mBik-y4wp{Jm)a$y{LN8e=l>fx13W1i;9}=
z{o*5x%?KRr1)ZL5xBlLrL;P438**=l0v|Tju)X)$IUX#x#-Co$@X0z--|Mi+fprqC
z>{T^o$FlHz@2yK@#r855^@6@n-Ok5eJ~k$7-BMm}gDV5Jd*W5E=6yOWWB;>W(EhRO
zOzV{tKEOP0y4#x*xQAh_y4l<JYzLEEdbt;Lfez>6d(TR3V%l?%z13msm`Bep_WpUb
zin;LMOfP5#h21>SyC=JZIeF=L@8QS=Od>L{cRy<m^X0sEFX##FoN(=Jm6^r_9<%Rl
z2%E$-`&jnIWsYP1ZRLAGYiPq-uXkK*1oP2Yqc=Zr2!qy9>Q#O`fC*7K+zUEHK8GcG
z&3St<kz&HVWY=!Y4SwEUxm#pRH9LDRXcP%BF!uJ+5;54_{T^G>4$S82W=|xl4Rd>L
zxd-%%^v7p=%IBIf>;2<B8w!6g&7{Ge@$e?hx7O|+&^9V>?CcrrtjBa!|LvLOtiv#s
z|LXZ*SA%gWuI>Tdqc{2GJ&vV6F=B5@dgK;<U~*m+^pwh%W2~RO>j6!qt%o^1>kq$T
z>Qgd$a(<U!-rPv<VWKO>WF<Z5k@(k3D#YFHnK)O7AtSE!L}!1(2wc3>^OXD%bLtGH
z2eg#hPQ>>}TD`+~g`MyD5Ag;w6?Cd6{#`ESk#9r~=qv?!g!DY+&Bo|C`}LIDyu!%a
zdGw?rGcoFxPCcN(<YHpe6Vm$(lX%pu$AjxBrdivdXTv-lqp7al1NuyFl~jA8vL0d#
z<>Y&mIv!vKrKNka=<j1*h>P}scGJZ}0zIE2?_fd%xOyB?lQE$@EIp~!H!(;Kx*pJV
z%4ON@wv)bwnPph-&Ud?laim@B{*6n*{Mei72F)jj?U8O7G66Ha-q#(>h{t5Dkh&eU
zv6$G!wr<da3Yh!dZJmt7_)XV!yO$<lVkUlebC1Mf(nh~^gH{xI=u7uU!wVR#fsfs{
zqRwMp_2zYp-#v>_>VDM?I#La!XWgMAr!aV8S~n+WG{&*xZudp~6BxC&o86!>rPy-0
z+y6#5#;6(JO)fZ&iTsW1=As<KWH(;y2K}k+hBMviib0su^(VS#+ygKRwa2?x5Pq23
zHG$orO=VH--7Qn=g<-F9?Y5uxz|8-&@0Q_l$4pjOcK@$i^~1P(CCC{g`$MmL26DuN
zmuqyV=h$Pul__<Drj<h3;cl)uYs|;*65V7TD~!{3;ckCj3(Ubc-fqyl`u&Z)I}T%l
z$^XXK&Hcg%^Y+^TCG4jGrtI4m1+=inzO7JX==Cu2-{&azj_6>Z?-P_Swpy5l??V*O
z$wHR(P(-e)VT8(wl%PBnOmle)#iKz9^Xx|>1vIo0D{3ggO!64Q&mWZk<c?q-R+dtZ
z+Q?!ms|qQguf<sNo-%Ps5))qgn({Y89Mf5sNjY6EiaFl!gaX=Ibd9N$igh8(kES~m
z6u%(m-k<A~aSeV9=5Hbebh&V?Sju2DHzut;fpYFLC#IqEKT3WEJBEjJngW_#7b%ex
zw@zlvbk8x$$9YB!rr)1Z#lnC&Jmg6MJ+F}wX9}|k4W?||mSX6;kA6R8PLV#pi~cfe
zNCB;{js+bGN9HD)eMODJTe^-8URR*}{=15<*^;4v4w&_x80FaBBD$MKh@vmBfWF1R
zL#a`oLwm8XQ9vV1n}dO}<2Qv?;@KzXot;1%3T%>@lg7~DhnC5pANERomOTD`2)!*m
zPL8S^K*z`plG8i;(925QWY88%RqrHA>{8G!I)BOkag)&!2EWJ%*)BAbX*C&i$C$0k
z$yxU8XleTr@~^;Fw3kZ(IqS?{^mEU5WY8o#@XH}5q%@(?AsOWJnZM8+5$R;Hf_ijm
z^aC>Jm0{1_Ca1Mlqy6Hpks}5x(az{g<dKC6v_FI)gO(ZYYCM^Ns|@`u`8+vC{2QA4
z!71{Vaw!_09zh13Glt9%a<$zTboOgMvYt;NI_QH3IW+teTKS6;88p!NzuS=iV&0<#
zs?5lO*WaSmei@MYQuENqTeQibkM^!hm8|qG8_n4-Pqr<7g}yl^O%|-oL`%$xl0iGI
zX;pyS+4&58cbAJ?+y4Z8o`IEoYVt8Uii4gEx@z$Pd!&}_RP=N44blVp2k5>dOC&aq
zd+4KTGbGSld#g7_5*5FV)-@X-6&}8YCfiX+d&)P^58XRRpvM*y&`c^exPlG{Zy-sV
zC!vqWRFN!gFQK8hG7@ODmEwv?uRL&Q)@z?ggT5Ga+}*b%Vh{?wo}Ntt9k<l17o`5k
zc(lWZ$E4-xShP^deNx$(3+UaS$t2Kt+iko`IvaZyE!YW>d=g^N_Wfwm67m%K!DJi>
z^xxK(&yiekQRvvcXc7w{0?on_LBc>`=u*BA5@^Fg5`H9nVhB1+(SyX56od}eaU%I9
z1)$HH*^odt?x~|0i8jdxJ?LXVica)Gn}=zWk}i3mOU|g0KvT{EDNiEdUC_%((j-2d
z6S_D>lthbhKtFgYKmxtF8@XI0ngkp4<IgN4o>(h%Wd$9n^SlL`_V;cVXwe-bt#{$0
zP0(#4i(TQ7M(E><(_P!4256?e(Js)bt7jePa`n|kzZ9Z$F?ndCQxA7^#XD)DUurgY
zfreeZX+zfqGgUOBb5+;=QDt;!Kv|cimLj_KL~$4B+l9n^>Y9{2f~HM;+vO}Ki>^$`
z?uz7>MyEf2(FNLfx86PODxwodr+vNOHM=E({$8KlMOhR^Z*^Yn0$n`M5vZ%Pj~`vV
zgzg&d;6=O9#CPR1a-)~I&Ub-kUZKRPE~g@P^i9=>F15F;XsmHaSKSL{^mQk{F3{8a
z5a`h*c#R%CbIPf!8BL3}LD_T}pF2R6TsP|itv##923`8zJE+NA?XDWzE!3M5)h;H3
z4OC*id>82OC3H!5eGpqgC5?-AadR%A-mVLDDeljsrkS|AK%>uAn6(Q%Fpc`AK;QMb
zWfJ9Jut$9Pa~!qkut5a<zAu4G#1|REsJk&U#P@dwQCG2J#Q$*ps7JR4h@kCP`GP_e
z4(vuTeCi<X*pX2YmCeL7-7Zv5TLTev|IUq65vRD?Q6g()#O$3G)F4v{k#DjYRe7j@
z2%3Op%I}DLm5r!YlN@5!`v%m3TLy9BQ60)5Je>%7f$!rU5L3@qp%ky(CT{utL{+9=
zBMMmlK*helL<B8C(+UjntiU(ak+yi^o4pd$k<s(Sr{hH^^NmwP&>4(pizH^07NBY*
zju8to^HFMA{zTOE52ykgPa<d#x(7HD75(0zn9tf0c};Us-H<u))8QOcL#iPW^a)$?
zbch^_nW&{QHR5mL3zT}R0@1we8S2WY3=y;o*Ehw8j#nR}k~oEk1E<qain2UJWw%t+
zls+2~bPa2r8Hj^|cTwNN_B&m+ZljtKHapMv-a@V2TJ8kRL!+0ooo%nKp`I3xcM4p&
zf)e~a*vWA+3H5HUyA$*fgVsAcC6oxLBOEQA`fNB9t88N@;|v<bYEaV&T8W3<estEn
zPe27km3Dqfjzhh{6m|xlxrpMs|GpD+6w~uwch)JLLmjQi?7Yo#2DRMzq?2Xh6zbPZ
zYA0wcex*z4l+BJp)rj2a{COz?HKm!<$sZbqQgXm`g8t&w<A}~4;Skgg;zFnUY9Q)P
zN=zrZ)gNV;8`TNgj5HOYoeS5!QNzT5PUA>V)WDoqr-_+6YMs%w6LcGuB<(xHSDa8t
zeap_v%?_wRH{;HbJUdimv|cA@I?`Rz=+p?ZLY1d0bt>stpzaqQ?xe7rp%R-UIzjL8
z_K0w2P`M%M^Db|v%EP0m6+w>9&u8>d?ix&;paog)K+`!aqJ;{K*zQPPR7Wx4Ry(Ha
zRZ%Tz^BtfQ`Q_7O$FEpL)aS<G4o3%hRP#u02PAO>MZe$G0UDCthuS(g8>CQ`+P^za
zJd;4#yViBY{wIc-j{eyJ`jT&wzI7A`38NBUeCZgN5<nroe(b0%=R;lX$m;;@$-?<p
z9fjdss14TV9ba`gP(gB!IuaP!P$Y|c9iU5jA>>vE-y25M5!98AB@{hsHI>kD&5;&0
z@Cnrcnw8_fV>{ZXc9ATTXFG0w+eX?kM0c#;*hFSZhj)OUCBJEK$Flq?GAGctBXMmB
z>5g#ksH<5(3a2`DfY#;qC+m)j$7hh6e@r_ls#8e5>7yO%TjNLvX6+8p!F+N=wZkiQ
z7|CQM-*Nx=AoA{U>5hN*FGwA{Xa{Iyt~?d!NUf$ITfTC2yt_j}HgvIcpaO`<?p3-D
z(9dM$-)q;KYeo8KZM4gk{zZOwUuyq-=?~K6{7gG&Yxdk8Yd7Tog-m-t&`#T1hm2{W
zv_m;H$dIXycF^5C&GNTBQ}-t_RpD2=`EEIqY**d>sOCG;@ML*AXmXZZEondLS%P$b
zUC=%tT!dt(d)Ln0Ux*}*=KM=4enM6=WVYWs{So>5$dmSA_4mj{o7DE{l{ZMO6L;D{
z%QNNb^>zt-4w5-HvE9Kk3;Dbr+pfg;66rdT&<;AEVk{Thxo$s0GAPBg^SVDlvN=Vy
z|K@#+R5=sc4jQ1RZwIu8KYD<y`RLVd7H|(~*y7UODw2Zyy=d1C`k)v-%XX3HH<32F
z#_fMYt|L|a^xBOit|B#18ttGR>h@HrUGK#u<gN0<?KL3;<Z!=4JBv6D=|_909dtz}
z4)e7aKS3fN+Htf?1SBAjon~q`7K%e!-==8?%~9J=+ig$ppGQWvueSBLokeD>&9`;1
z#~{}ZO|^j@>1mUZwy`TGkXy(5+72utk-3*iZLPau$p7-%+CZz+=lAcnw73wY-$Gs6
zP4ysT0)J(j&Xhm0;OO@@&@p8RDQbIv%o~Zjl;4ID_C#{Ne$%$w>W2K@nAHXvr&s2m
zw<%aVA<ytXZu`4qk34U1zfHBs7MXG^xefGBo06`!u^q8Q9)1J0CHI&ipERS}svnpj
zRafHLKpVB^(D^nW8UtjW*{QZqC3?tvQ4wvGXLXQiw?f)LH?_3DuZ@wcj$H5ZXfwK_
ziuBrZYLl~4M*co*+XkAdVNT|4Qt#!E{1*+|)Q%rU4nNjuTjrBN{;g1J1HDz!m_pl2
zv^a8?L$>XPswmQ2SG-MOKp2@BEYt>CtYVjW+HP9&Ba7d$wYjYEAkVZjwAJNuA<eh<
zTS2E)Lw2jRmxT>!>a@~|{>F@qj-6}$bD9zP>FGo(Xt?s%47EOPq(P?5^t5uJ_Yt}R
zU9BdHyNE@T)>hDWZ9LJ`T7Go{@iV2il}mRG(Oz27Dm1)|pd0$y3fiw8Y+qWPP3IBc
zbw0Ktr)LmW$MRZ(9#0`AuDxmnUD$U8&suF3M-ex>(^{RM4<oKI+-qfV7(~2Oztsww
zv7~@2t$7(e2-VAk)|-wLM8-!{tITQ_LX8~T3VO2Lbmv+T4(*6+wdhvu<rYM8KzQrx
zXU&MamxEhDYql`ox3ysI7h;Lx-fI7-9^uC5)S6~ii}<B!(+WDYVIgL%z9~Nuf;S9W
z8}xo4CcbF5F7|#$kOx#-L8EqzU7_`)atVURK&G{*^$Q{}O04xOq7d=(o?t8J*INJJ
zZXK=qfEb-(ZRL!9hsYLUXq{z$gSce9-vZjUm<yXNEk4<Z2QQXe+BaV!8k%NX?mW*x
zh;ELzfbMOw+)#`B$P<L9cTWrBwa1A1OT?CEifM?u`7JG=iHq!QY?(QG4}oK=ZOP?I
zL1Y?Kv<Md@BL+`?Z2`Sp^R&+`lFQc+Wi=mKiXL1+_%7$R(CQ>1IAvb7fR^rv`?Hpx
zv3LZDkk+Ebheb?%yxS63h(a9dyV(LdyC*oVw6x5}A=-=yE#h}BB7)AKTBKF}L(o2p
zZ2=A5`lhojt|wy<Z?{jjAm~pa-YJK-_`N)VXbcK&0exPkWZxEJN*E%%%)P}TAr#R)
z<Jhvx6N30Zj_$*o>i-YmcuR$n&_K#)YAX#HC8IPc>+a#+%iWVSL`6kXX;6{4d%O4I
zy4Q6tF4w#&r6CC+?WHe8{rdd=hW9zI^FFWhI?o4fQBXV3?p=PszdbKBI`P-3ZSBc@
zM-$&mz1ruVib(v`v!)&B`mUV2q8(d$Adwm9*6y)yU*ao<bNj6~dlIpndF?>+ch=K6
z?d<tMi4SI4wfo6-B`STUwP%M0Br1u2%s>zLQQ@dLBFQJw_Te{kqs_KN!qkuE9~|$*
z0q-F*&<Z{k-)p9KY)IU6r^{?iSeH1{{KVY$cXi_LNe|3GM|jreX7kk5D-wNiM)O9)
z(!|W$)#e3}?uq}ksm(xRIBl}hJUzuFakaO^JlD=S@moC4+`(Cx`0Va|GteLIesITp
zveiCulEqCk8a_8MaQhYW<Zm{K#iUF#&?a^*K4*@bZ<VO)Ofj$I&qz$RPBxcpw@5s)
zlVJwB#rs(#vmQJt5iP`-5g#U4`8`Op`s8ocM+b-*Xc{BJqRiQMf3m)vK5VvL^Mh4f
z7G~b5{mP=f4>AM2W4K#@x&7G(7BPCe*%SAUbt`+5*>_}!)myjL478B<{#s$qu<d6(
z*x+u~6})C8;TD<2p08Lt3g?@FPV$l`wr2V6=Pb8b*5>;5PS)<-7UpZ<$E>r*|F!`Q
z<-XFfw!`#x7JT@7Ti`@1Yuxoy+lTYbEOpG=HlVM3?Mh!8=59SJtMO&q=H+!P_N1q6
zTA6{>we4XW&|cn1Yiavjqh)ag^=)^<Dp@{#`nJg(<*ZLmnl_-zY&fE7`_fm+D!n9a
zJAs$6YU=rIy02o^mp{dAK(jeuTR|J{FOMar-D+!3=diYmuC{%)E@8cSlhp?FoMnqM
z+9DSevhrh6+wR=G!z#XZye-cypVi#TYy(=)b7xT6Dm|~Wj_pcl>y}<+{W*bdtMtlY
zm6Su<fDSb7YjoSq?U}5wH4$xjRp(g;aQoZB1JYTP;*hrgH=?_Dw!Pb(%9`uAqpi9A
z6zl3y?>1EE3D$-y>)U{S^rx0pZ54YHS*<gcwy~NStmfT|+unuISc9h*wgGKv_bR)#
z@h~DQWpq|sescnAZ1aq^4|{Q}T-xL|pgVm)`ny#diefE)Kho;m0B0>(`K1*X1Z8c*
zylVxT)Rf{kt=|J;Sf-v=t^0M6EI*g$tq`9htjC~^R-jj%nb+3J-gJ-!?=-c(l<i|h
zI@GqdtlrB?h^T4>TGoYE%3B|}2eH1H<*h>nyI7dnqE^+y0M^((PAky47H8gTO`7e)
zN@>b(C7$2PqRqVCx^S{L>ul)dR-l1hmT{pq|NDB@jD|C<MB-Z3F^f~Jqi;M}mcdD_
zKp$Ikj@G*6$ud@!k<j{fzX$8YG;He;qbuuD5TX@mXIGsAwH{J9vu4#FZGFAck#*AI
zP^;&?`K(zXds~67c2&mi);F1RSy?8()}xc=uuja})_RIHi<P<8s}*Q&Yckigj=*NH
zEL)ei26s$jCC_$iJrFvDHS>^jE70RsUzyi>Zrud){G&Oo%KN{VNe))6w;e{A8Bx<(
zfmU~U-k+8$W8at-U8609gfC2%%l8&c_eZ7$;$sWY@h&SKYH>2WWu_1Gw#?i($V^=M
zvPF8opP51EYyleI719SSZf9OGXMSsL`TVtune1KP!a_c0S|#gSfd03(s<MS2@R*rB
zN!1c5eaJi=ByG_yYG+=(z;6NC;KtVC7RhK6bHUt#79XsMnHhPjCAGuIbh&-C1?Yx9
ze3jMWCDAiE9vLn79Cggw@u@AwbPZD`Io<*^#ov5mwrqixF@3gCTFx~pnDSEzEf+V*
znW1&)7N9r&XC|ygJ5$8$JQ&mRmd<CIuSc}Bz2q<lU+ixITI5UILR$>7B4#pfS4-Q%
zLgshLj+WfCJIw4K-Yr0<eD978Eg=y%nM==jwrtkqGToY%w!Cn=%JjEg(gHNhPeePm
z9QcyOd|qhZvMBl@GiGphOR+A4Il6Xc3(z-Lv!=8>y_m+#*Nr!)e@<cEw)n64!_kvW
z-GQ&oK>K{s&G*fHi<6jfuLhcFXPL~m%U?IEhiJ@f%8O>8i+)7?xS1*=GJPhuH}}}#
znSo(V%`+2mOhRs5Gtf*|z0@_Q?m#gYFIP7|EPyiw6h-rkzYu0*rMMaBsk=|*H9OQr
zGi?vtZw^@+$y|KvPV<KJ2<E}w8_hs#{od*;&1*sqFl`evn*+FE%o4-7W~=FYm{HcJ
zn}H7d>Zs)AMq?n;^**Dy%3~*U>jzSE{24zcd24(#&}cWEK{XHiZ)5H>Lz;DWy_sE(
z(armQc`<Kc!kdA9JF|3O^JUdqCVe8fIcV-`=C!>$o0X)M%ttqTnt`_a=Dy9%mCHPs
z<?GfrA5L>+f=;YzE_&(0bZzu#2D<Ol=PhndxVDgKgId_!_hBA$tIV$1A=I9kHa@Ev
zXu^NkJEOVi*KB6;t;x;5k61HT4E%1gk<4WN^!nKZ^x}t7zcfK%Q<-DtcTKm;Co$K$
z3^e7~{9&XKdYXWi{C}0tn~HU#jGUQ|n+y&=8GEA5O}7Z&8SdQ1CZIFFc%-(8yzmpl
zH%Qk+CckGK&#h=$ZhXt=>MLym8uU;vaZ?SspE2nSx2dG=HKYDvQIr3|R}7KcohG19
zucX~*Dlj}_ysXJ-LOOIZR@h}Wy~1@cuA|O10quHsWlGaz8#Ck4)Z`{UqJ_ae%4nLQ
zY-HTxkeYz5z4#}t>2p*aqc0TIbc}Cc_~b*HD#vsT)w`%Bpm~4TH@pdZN6nahd0*4R
z_hpO^J;6;QJCux%8+SGVJ$&19K25kT3FBzz<|dV=h@n}zzDb+RX9S*D)daNiKeTx?
zeVbpxP`fT}a>o=gIE;l&*2)4#S%X~@(9s`soZU3zU>;*TX-1Rtof{0PVRF;p&^1P|
z!+0am*#Cq3*~m}LW<1w^X)J8bWOUAX-*{l*1;z+^pb_ZrZ&CL&K9Qbb<j;E1C>=Y^
za6vw9+!=I=VJtH@0&V_mtER^6XGx4>@Vdsm?kq;SO4nFTpfgmK>PDd3KOL@Ud^AC1
zB&)=Yv=BVQ#){Y2bQ#BJfZuNfn*K#)cN*D?QH;CRHyf8@;S3G(N+VJNVf?DdYy^7$
zP@D9|sXL+>eQ~E7<I|2ZE^3n-&zr&-5q8W*zyk0~AUA%F*w5H!h;Q7Mx0i8Z0lLwr
zJA`2-LmL4nAh0325s%%)c<vI>cvI-l$Yt$sJo#w{gWML<2p9sSWxE>btSyY}Q#%^Z
zsy8tnJn?Qk@OuNpd)<acz!%VEcs5$4u4dqRmNx#aS;^SEZAqhe>T-t1RmVoa9`Jr=
z-{_U$%1GF4(`aRKVd(G9Y`inWnX&EXlt#cMczkHW^!EHb#x=ozCXUID!I=8Z<TS&U
zkqG@@0?dND6@#V?=~j$^xxJ<bbu$=;iCv~uQ!E&-8lIQ{&)~A#1JjI@zjWluX456@
zI6eBQ(bP0LMyGn|O@MVE%C0m~=|AX}!%EY0=~w#2AgSs1yHE5rMSK(BAbkH_Y{H|4
z>0QwUriy|=`jGOLsrp$zeV*+#6JR9Zh?h)154@sxHD;JrUg)CJm!+BPYoF0qpE+Ry
z{Dhf3ER%zG2Yse5)wG)YfbN-(H~r?e(J4RUOn|NM^a$M4u%MBSE{!$S9IB_!opaR0
zI$ulgBOWyU-(6_lW3u{LMgO>Rx9Qy)4SmIVKhs%s1^wK>Ruf<{ObhZd^|qJNdBtl?
zJPR3}G<k(-*$y#13gKn~yatrs*>r%zrC(b--}K+}68f7{wkEL6eLASy$^=*r-+V1h
z2NLhlrFZ`}bPMw6+2dmk%ersSb09w&0Oz5s>Qh61;1&ABqTz;URyIB1RDVM{FOxpn
z-Q55f5F-C)4YRG&>8bY~HQ;>D(32;%H5@0Mrr$uC8UP>SacxaQn>m@jb!k<@?7xY0
zU3z(g#d;<kHzaQW?1)W!MGYR8$#f49r(utdK;JsMsA0v2csiMKy8&<|8XsP7u-%KM
zhiuMia85$dhi+bM=wU<YqOr3L|2HQfDGk^EM$_-<k2R#PiKLs|84c@WBj~Ofqz1sF
zxH*h#keBYKZ#aNz$mrfn|0stv%(o1sw>d;N09M7rW8n>G_%8a`%Y6;5nf~;kT_FuO
zRXgZP&dvtFu?Vr+(IA_-g+5O9ZV30<MDOfa-yj8Vpg-Q`*#H<9BLzzvawVR0pQ%e4
z7Im(m7sop`!2c|zuQ%H_0RBbKCYy%22ba(l`7;|*S&Qhxzf&3ncOB{Vn2CD8#+cUn
zU;WB=_H>-rxB3*@x%5wYAL_HW*wFL-4%P#11`gX>|2%CbJ+`f@em>8FPTAa9KdW^L
zU2x|?Jz#3gnA%dmY~BRzBEG(U@AhA`b&vG*%b@?!Mz?F~0dHgAzN&r}`z!4~OIiJV
z(<j;*x}g5W@OxUui;{Z4;+VR-us&zqAdMr+t4}@LPs2Op)_c-l(~h3Xt_PeB<ly;w
ziRuL{_t2U8^e0bg!|Idu3w}PPq1}_}0mEa`C0adhOFON0giyacs+A^yW9#p+nrO-<
zL_Oep^lbvy>y>r1&4rQmm`4VhXy)Pi`Y$?K2qUZ>us<wb1=TCpsA<D{0_t~#mC?Q`
zx7T05DQGTBHrE3#2q|-2eeiuTt#@Q)y+$XX9Y=c94?pM9wzj#{17?Wh_J#GVx%X*H
zICk}q))dnA&YfL99D0X#>(q>Tz!R~0H~C+r`39{xYTS77)-@Wm?x*p5X%5YA!&f6<
zjRY3FH!9v-q!FwJjjtv$XzHZbM&tZ*G|zz-M!+GdiFjhvho;a@8rqE=@Dnufx@P13
zq+>MrU84~&O3qv9jYKY;_V`$(F<wWZg$yZ;iysqdFC(Q!z%RLF<Qpp|;b@7QN{j{b
z<7mf=3yi*NkhGGyc}BoC`I36g$cqBgP+u+?nS>bH82r5P*Xc-_sy)pJxF^>GP8zrH
z57F{uiN^QZ{j}O8G$W{eFU|G}!3dZrXD4BexRKp7XBxt2F>@E~X)nkKaq_3BBO;A}
zmr`AK$mrw0jW)bF%xE~|P20{5GEPQ%(Ig83jDV#QdU3l^er65L;`b)wlH66ax5RbE
zJtfO&UtX;=0?vv{xQDT^)|E!7b1}L;a-j`+FEo1fI?>MX?TmoI66ieJc<zq_ZRO<|
z#`;-yv`v$z7!6KyXej1*9pJN64E?No<84XX2>x1UvwJ%2f%$#iw?k8D*8>OZ0K4T>
z`Rlsj_z7y3XII@g^B1+c@JU@$>VMSv_7Ca+*CqFSbKSLDU#VNhjdhocKT#*B`nq7r
zd+NJ^$~wS&83(EAdTR!#n;%H)8e00OSAqp~*e5+yJ8elF;K8Uj6xKZ%dQMH}=GC#k
zbW#%+<<_ko>!4;|%dP{gn5LN*>L`|Gs^{r5bt~t#P~{^h>+URUq(X>Eb$}zYwx3of
zUtUXH3L@4WS*xe+e2A@+Z>plE?LpQ7#>`tixGq1SoXXr9RktiyNnI{GTt^6#Q^%L@
zs{{O*vBKcGl}CkC=LI|K?#1w^s2rcVb_ko=KEt~XuxXH~>+2A4g;d9}Rdoj39qNCy
zrFC8SJnGoH#dUyN;~wW&w~Km>O6|6<%cAE{-$dEeU146Lo_a8|4lr$e!=~0XCuLAw
zjT5zhkDaA@`j6IrN=~JM)Zc0W??&eJv3BD4ajK_esCLnbBx=iwzS^J1nbfPrFKYn{
zC&lGy?ek<ZH7D<3ZT~R>)nwmV%S(!<F3oAE1)Ln7RZT5|iJ~6P(AGxM;nXEl%4?@l
zAykJHc`ab*totRby@rpXk`p<#G~5yD<8SwBt>X?;5tQ4tfUjfs;d(6v5=I@4&#B!W
z6G|N#xL8|#B#3H-K35CaJ4auq)Q;};r`AD}Yb8NDs4-oPT9<%rRQp(RE#UHubjH`N
z-Q-0bKZ>qxTeF_JssmcPa`_tS$?%w3!0Z`mkEpfz$H?C}c%b&Stp^p<7FzpyrYkjM
ze_$=(`9!z)))tI9Qggz#);fHdPyNueu{LDLo=V-jrWUY%oc{fCUp$^oeYeN0*0;rq
z+S}+{8(TAjI<aSdE#Ls{Y_hF2iYHSAd#!8jivLiyHCxm=-}+7Y7&fUEFoK#|e$_xz
zM<~tvM`~^{zfr#b+h%0Nf2Qm@^sWZ*gUbJH|2T(+Dd7=4HO+y86uZaIYee4tl(ERi
zHGnNN<C(eUu2VO~7t~ZEo%Mop>t$Wd@jsoEh4AVcz#Y=}s%wIJA5gO6lr_5^wNcWB
zBsITkn<;nk{2IU{diAlm=5C3R5=<+oNzbjJJpOU3#`A17<-)ORHGo%y9=}w>Mye^8
z)blmR50_E0r=6*>4p2~DUN~6;SVj@ElWO43V#=qhv>G={0YyHaSX20uL&?8`tpS`P
zfh)46<-t8l4+mV6th-C`TOC!?FUY4D<cDhj1BtL@U(Ik@F2%PhxaJ(`3T0E^&YG^6
zY)V9<PYvKB-8$%9qgi*JGWE&&nn1^MlpA2rnvAJwltX<>YXCcGeZrC&|EI?(TfR8f
zC=E%JxFm;~Hv%R_{l}&TaFsS^Sk@$-AX7SLPpf%`CQ$C(_+$9FFP@U)GG+kGB`)W?
z0p*OM^soJ7P)vbS_LRRhR1JeEkNx`%fX9?!>NZTRh@`*|KQrtsh@c>zKQe4Pdx&x#
z)n)*!rq1^!1L)vh%05=D;q0am%Fv%GL&Cz{6w!qW1K>E_uu~W?y}lIgU9sU*{dP*v
za-QLkU<<{+^u7Twp6YkpHLRd+pfDP48rB?HOW6~C)$q~VlM?hY%K-RKI9!II=$8kj
z^joUo+Dli8N6HDqu4)&G)-urm*ia{KPz~*=3n(Zzf<caSpim_k!~Vdz6z+C}0dS+H
zHh>J}Q>-cHBO(pyeKROtJ%<c)YNt^wh+zi6l=?FoWQa=rLw3ywFxbI=ljH4u44HnT
z<Yz^j4S+XAS-0LG8T(3JSGCFz^YjzhA#ABZuX;~*d$!mBSX5D1M?*DvfUNjoZ;0O4
zN8WPQ#voqNL++hxX#kumWzkf_g`Q_*$@)KfTkR9Fxq4K8<mMytf`i}nfMIo^`=fsL
z{#LRp>8<|k@+NZ6c%Qy(QUkf+Qnw!Pt)47;rr)R1ldUC>^z!T~a)Mu*{vo!K{He{P
z2kfgmuv&faLM55{xk{h^MMfs3R_OVSV)B)_3O(Rry(|{%e<g9rhc@%{euqlP@9OXC
zcPuX=i=*%A0W<5?@J&6TBcCidaaCU+xJmAxeM$eX9z+f*%FqLzmf0&!pYNGXK3#u8
zU-|bUIVL7ifAet$IrcqO4_I4iDFpr5Q>o-fbFuo|@KfY44nhxKcAWff8(0rGT#D96
z{pwZ*xfpR+?|F|(*8B+557J2FUl)S)fYF6?*{Q!WA4mRL>ZAV`c_H&dy!D<M1o=YO
zdOhHG<xoBKDhP<Iw^*jnT^miFe`kq)-Jc`mn;V?;fbHei;Gn-%cz`?`GDnXkhmkG5
zS?a&|g_4(En5GBZFXH0A)!Se0B)?RRRgVh&$jp5|s_Dr-<jsAbssR&hQSxy0oq3zd
zYi-|DhxKnDV|cHsRr0mu2LI>PfERYCv!l8?Yz2AJzn6n7SW13w(Nta0?@I0}sH+An
zF^etL)%Q<0k)zG(>J6a_$Pcl~>JxSjWaeK<HQ<Z|<ngP6`LoGh8%wI|=~m=}%>~ty
z{AQ4^qVuW&gY3`vwQBK$N#tucv#S@~o**6CaG`n+`WMN&`Ajw7lLf||s($?AJL%Y;
zq-t;77t+%_dUZtlM-prksT#1$W}9)<28SWiKs>5??#q7C;8bY!l9Jb?IrpNg0oM%S
z6H!gs@PhQ>$^PonpPi(Ww9sl<RR<|_c3?GNp6w9$R`-Usk)ngQRy)jYCf(`XSUv4g
z1IaRFO*P=5-E&$|y%205K`Y#<eV6D+K}Q!=yYyF*j((kA4OnTHF3+uYz$-}~SI??m
zwN_3_YMNgC`?HwjiJM#vIBFIa<GLqIF3Gawr|#vJ5|a0>uey7q_efbi?{$E&W|=am
z1E0tz$rttNj{4ptoz`~gEGMp!j)6LLfWMYM_CUu!b&1rU*P_eyyGV-K)}Y%ykxu&d
z)Sv@wwu&UJuIj{T5_>_pF3;yANn0V;Z5%sB`V}qG0d5;=l%u=FqLaSo73naWC?v`D
zJGw7l2&AhoZs-8ht>DBJoeu#+dbB7@_iF`;w4pj(m-Gfks(`2J0PhVq`Gk%Oi6QMQ
zVd-KPMv?-9sk(-aa1v<<uLCT&nu{3Si@p0u0c#MtlxcfN17?t}r#gsKMvK$|PMpNy
zu<ogsKdHSUOh^9ULvjKK>uNY#Ntgcw=m0}*O|g%zaKT2>w_tDGiU(^+eZ%W@<O`mp
z-`Sozz?bv$TBh4D>OtanF42i)t|Y$`PP#W(7t-$~^K^hc*JqrgyYzTI>05%8?suj=
zY0Vr9-SS<wq#V`XD!`?42K}m1i7iPF|Nf|&hnh~3b3RvXUNDtZx$j*SVAj3=`lgDP
zI!+Av7sVLgJVtEse^E7ic!Zcd@VE-_><(XQufiSvObp-DTqT?Ofq3GDu}W3`me`)A
zuL7*Q1FJMuKb-rBKOU&6)|+1ujmKnFD^k0N)vm%Sz`^TnWLF*Re@t9QyH|Dc`a>ee
z@pe^wu$dTKd%X%U^5zh7suH;-;uMF>s=O#8af$9+RnqhtA_jZ93h?tf=NzvhVl+fb
zC9~>`Lj`dYno<>6rzE=0##aHh-qwn^s*SD^ViFQwwZkkR_F03fCZFUI6U&cQ0q)*r
z<e{pD&U-}XSz%RmXYUf%R0LI}Y{)0#Pytnd$=5pDr^@r<H6pljbJZg69HKpDeO1fr
zEaFdF&nm#{o1$A<1>c%Z+?KGUD!4C=m^aU<>g}ZzqFb#)6=3;2A<wD8^d=FN&Q?_c
zSxlm)aaz^W%{1Z%)?Y2){Dpe_()yjp6I&nr&{}W65l^Ok*4}!CCPuD#rv(ham=|xf
zgDauL^b0*&!Gl<0_m&r0&tp+U*uY~g-~(D+Z`Yz44iS3-o3&1){luQHMs1G$UgFIA
zdM#iFLJn)RrSL%Fi@z!@)FOa*Mkdpmggb~w;X>`_f3D!+IUH@rkIlp+{XH!!e<RUE
zxvhQdw~iR-dP57CgF_E;w9V-&h~;USTEwcQM7dYGR@LfC?C3wO1w2Bx8^^Ub?3{@C
zAuO$1*?gk!C`F5pwkKK&@mjzt{MVn<df%BvbhANd%Y7}0Bm+o0(rrQPr$=f5$MEd3
z!&>2zzl4L&!nAIN--O*+!P-c~C;{!iQwtb}lCM76pZC5J+&JD^RKO>KA!dX2(yMob
z%vr0ofPZ+(uuQvf(Hp{DrmOaZ<~8BXN@wlum~KLJ_dG3NBaU3P)!JR}B<Mn{wfK!4
z1o>|ZZK}DQV3tqP0&e0w>~Br~j3&Yb=bxI5?0UkohhH>)J8KCaGu~?eQ?bW)P?Mdc
zC5(T2t$AptChQh;X*wh-LK(bM19*!O^B-#F^h*d%Z7rI;r-X!A=NdG-7VrqGcGPG9
zi;?<GtHFmA5&8w?nmhe>38~0ZP3Fmb!X8Jl25=gE9&$BBl52#Ri}y9A;2c8HuDcp>
zcNW3^*G&yzIF>4|YGkw03CV;@nzoWO0%_@ajld^`kky^00er{DH&1HvaY=+dhm$nY
z2?k-vlCDY1r4mZ(h#J6t<etK5;MEC)`mHDp;Ru#s`wgPm{1!#X5JzhO7jii+LNj?T
z<lm{$0nJoS4B_p|P>pe0B*7{#Py?8eQAhkVr{M<)W}9uA<ZodFTC<mCLwYE|KVz*1
z@FceeuGBmi>?DByxNBN=_z{E}7tQgu?S!RC3pIc>*|f=CWB0|2kpE@2=6C9P!VSqx
z&HcG+2wMD94d77DUiqhTrPne-=D=v>%vv{sSIPHEUif0dbmXT>z^I(IWVq6Wx`42*
zyT5Yek3He+omZ7v*|vnKpy!o<UnyJoxbmyOl92J#Tv@YqI^n|2rpiP0QwZge#!A4p
zw3(-`WcU2W=RU5iBoasQf!9@)-$sAnU5?5s0r%3wL0GwM?k9ZYV|L}}-FJA!^?Q|x
zD~Iqtk+&-W6Z6x&8<k@J*Z8*1oXWVSm-uJ5GAp}|JjdI_rdI-9Ce<mma!ULo{6yFB
zO2t<*zPx}{>2{(8e;ZD%1T0OV8=-Q0wh=$jkE!gNSA*ZrMO5xB)Zt&ngDU}N^X}@X
z$_QyWKI7Bj${*fJ{GHN$l}B|l{7Ys?C17yw*|w|lU<)7r`uC2?;cyO~t>03)>)CyL
z?%9o%fX^unT~oR4&29XM^@_@xgj;yr1Gh^1&$)Pu8;dFdyR$uZLFL!cOZfW5c9o}2
zUBnOe&#G*koPpmYm{AG1o?`Np%6!Yy`0&jW>c!b7@NU2UQ=@E;;av>h)PVUJlJQZ!
zY(5R2zyGb8okzku+V`vbobdSi=iO?+11%_eroOcpjW5D=sBMej`1W;Xb*LKzzxrpR
z8n8kYx;ph|_eeY@y;_Yd3C9N=s8nC`IEX(qPo)MN(Tr}XdYwloewZUr-!9&bKSpM&
zjcz;fo3`Fl1IDP+q}%GFOSa?JHeFX&7I@=H*K*X|&R+Ou;7m2(k5ZPUtC0&<<NqbL
z)iu{w;N2^at9#}y#rvOSsR5fb{Qy-RZS8^|TR>3D&pYDt`!MRpsq^tz2|^9HrLbdQ
zwfAou{Mp@6>Whii_{TQk>N{U&;KN_+Qv;^yFHVShd~g!JowiFIhMY)v=;y1B?ix$@
zYq?boc&D+Q8`To?w}jWlYt%nOKPTi;R;d3N-Y3v~-PM4Fnqujq-m7?%P~N#feaW*o
z!HI3B&MEFr5YlF=0Vfp~FjL)rwKE}n_EfcvWk&+8YofwBwLL)~7_9&d)rH5tSL`A+
zCMZKbRUGd(CLEtPT)~K~Ng%)JuK;}29ObKudqJ9nmuH?=bX1lnL`FQWFs)N2{B~=v
z0PI!s*QSc$1>%IZ8e@gyC4R!_Rei;bNt}dml%@i3Sv$STD%^$&63$PRSL_GfPQW}C
zR(QAFOrUZ&6@b~wODw7gQRF08@3~V!TzV<tj^oXW@S7JBV%}e=06f<~T~<YGa#})c
zPDaIvcc&8WBGW1$;NuCiHlM5jtXIMGqzbSvBZ2;$R&h*BNk|YAD<T&W6E2;`RR9ib
zR|KkJ|L?ejnB~w43?7*<`B!v>|8r=<v$lu|z=-X-f1qM*c~pXR;+~4YrAHEQVY@39
zTsxHTb+Lbi=${|U`@XH>4{=XIR^z4$+ZRCzcM8^3^oHz8ct&4U0obyEdzMxhmiQz*
zcUe+l&f1bt_}#JM&VODBmzx|a0C!e=Z%zfnygK1OmQ_W{_LT{g{T3B_*h>=}JSJ5D
zChg$ZuX4v^mxO@_Bjv9BjtO@BFXcn~=O++Ozb^;8+OJWA<)usJB(T@@mX}?yPDr2r
zvi#WB841^3b(RB`ZCm-na^KoX3Enxa<$j(M@y$3>`NY++_)9x$%K_*1q@%7}i})6w
z_pPG5()205uSHRwxbA&?EJsof7`PKD{PK0b`{T_qCFQG-ujAXi3d`R#yo?{4m0u3{
zxDi9S<u|WBiGN;mxjg6R!}#pG7t2Gy=6G__xpKhHJsEMj{JV!KUcL5s`SAI=csEN{
zdEt9~y!s8L9B_3{8t~<z3Uxf`E~eaPURnI5V~FyPNu}}6j)Kbpb2ofrRQVNOVf^Uq
z@ba`mZhYIjedQY`mBgD(A?1L_`-i=&{9)~#c<>qDa=k}h`~ZAwIr-f6_yRw#a=_|6
z<Gi-qGB`W_#@LGTpX`hAolo7%i>GD82bH^&1CDRc^@Ziz>r&zc4Eyq>?kD2!Mc9;^
zQ<LJ28!gKL<9GhtY2_$CYW$5af6DgVA;#~1Fjn?sG(LW@{6`t!|1Q7sx$K-084snt
zD<j&%;%g2Ml-ZL&@kchkE(2^}JG-v3qGd<o|9*Q?mXUTS-s$m!vNhfN;?ZR-Wq=#}
z;$}lxd2UdA%CVZVJD+yO9|l#G1?=^UKkQpk2AIMrixp+23GevllO$!LXs>uwKd<ay
z>AHBQhT<~78~)2LD0_@v5pQ=XudJfVBmM{_w=8y^YkY0Q<ubq`hHbf6)?L3aewEX?
zvTB!k@$P?8$`Gu%@q7A`%K)dipn+M|=V2AUL_{g8J3c-BK@Pqw?%|YpDHBr$7{=OI
zMA^Wp-?$Nfa9MrFe>m9Es4~o|AGi_A@G`(R)_mSqHqh|_Cw>xAR=;u>*QVW77I$g@
zx2V{+46u*$FKjLAU-k+YOz|qKOMZb{9JRI#)z*ny?zgfGaFM}FJ<56+?Kr*l;xa=+
z3oiWo!ZNsHBhIeNz6>yvC)L@Mb?Xc`7m;O|ZjKHYpF6D#f~>^#p7{5n{O2iOjQgc}
zF;#(s9~e<-j!JRpEnifz93k$;lJ_dWTK+k6Q1vXh1egBpwW{LAJzU_+E>-lv9o)Kx
zP8HxV?~y-Lb)LPByK=i#RsQG-ZbrIE73G$VlTd0^fYF=^(y2Oi>9{k&YE^~x8Ju#1
zQWYJWg0ovBRRMnUy%_@4^Y4i`@b?mxW+wv|+*7CmXH#&nmV6apJ98_pt6nXO$1P&#
zs0_3?oZ(8Q3Z+Bfa!;kJ0QdO@K2<ezBo<d6eL~e-7>V-;PE?VG!*QivG!<Y%lU#|a
zAE&}_(Ka~MGgAnTI*wGGoVy#Reg{zjUiA9s(JBk}4%}l?gzDXgtvG)90o4`n%{U=v
zj|#A)yRPq6EoxYU+i}icHN|EXu9>l2C5T*xJCEM10-R~ak@c!=Z(MMfcYCT_S3BXJ
zZCa*kq|L{LFLhM`2KA_evkLUb24}XIuL=sX{&#$BtNL_t25!c`suSQ-Cp@37I_oeA
z_q%zriV{1H)mDuwoeM{?Lg{}>z^-m8`leJZ|B9WT`%!rx{}FpF{jKtlbQtS*tX~PZ
z)(Z%)lpi<uVVA(3D_<tP!bXQbR$kJ)z*YyfD*^NR=(c9%x_}O><C=P<Yg#*Yma9Se
zsI~>W-a)GbJnXcY<;vt>BX-J!TuI6>U=?3QN;gv#_Ua&430T=hUH6r3p=H?a2X~cq
z=S#7B8*V92m?YQ%?KLIfXv<5pm8(OzSRwC%a%p-owxi&z@>N|ScJ=iXC17kTGLw}z
zcHY7!q%oCOQ*yC~j!~2ct8%b$6uh$KpTEt=Vw9F!FJKqJ5Xza%b69;OSlK8~#a=xS
zr37s5Yr)~l%vH(QI=}tOOBfc`V@s&=(0v+Ku`W;vxZSiBe#(Ul@mRR)Hl@oEEcT@1
zCgq!K6t>B3of0s;gJ-Q$DyM+4UoDm@wZ75V*1wCD>4`_Monwwl!27oS;h+Q$@53g4
znxn+I@4?y)TPeN4LD(1l7D~VZfAngS(yrAPJNEpy!hPCy?BORr72kJwV>=&wRRB)-
zrPdFMXTr5uTH}!7!#@Bl!`P>&S-2eAZ0J@1hPc1(nL?7j7~5Cbp{Un7Vav+Rio&n+
zv1(<L0`SG($&HF!$Q<l`sa_$wYK?s*(kL!9%)s6glqmpv{0dL5xVU~2wv;1M2+-r0
zDQvDH>((gdO!0jM;F5dYzpJ?V=L=?T(Je*U#*Y}cd)E|q;)XGZ!fXX#mbVvNPzalP
zF{FaCijLpi7~g^vg>LN&j88$b0`Sb^3z&+|D~~V@1r)`!S~KQoAztzQTQkP)9!3FJ
z=YQ`Z6!VVOVO;Km6`|+!7<_S*VuwnL87c`^01o<f&VB{XUWK9YLKXJ{<(L#fpdybZ
z#%M);3cyHTDcz<po7tFp`6h++L=onia-G6*bpa-)e3b(5)2k|%D#9{uU>tQz6ql4&
zF<gU_BIk8B25p?D0BrTcjkb!e?HL$StF^)%dj_L<FkP|wS_)?ClgSFeT_1QpUV3IY
z5mWo>ztVOG2IfKkx6)Su6pYRA$5Oy#Kl$lxX}}E}#_30Y=`}qXGd%XHls62=4E=px
z3V7}Fr#~rm@QcB)W<4k+VUJ>_*|(IQ&pC{#b8ILDEO(`AP3h#`J(!LaRi$vtV2sE5
ziqh1LyD;o6ic-LNkMx(6TBL2qYzg6)68PSj(1RtVSKBvYE=CoW0tWnVSbnL8izlWK
zcfB-c_i_x4np0Yp;ErJ?XO;p!JpW93DY(oDGwV`nY1@nWn4%jeN+(US$6)Rymj2(4
z7tl(@d#y34N@D3U@(j#V9j+99Z7K%Zh$;pDbLHoCKuZ_C_#HRV9aEY&@n77$;UlHb
zUH>K9e;h0Y%=xE(_m&o6Kg6Y32bV6t_%;r_U}q^=^d=7Hv7;35=!@5HDGmDkGS0?#
zW9dWN=W(JvYf4?cp2Q_bt|$ep`XrQl=`?0r9GBu!ns>b^&f?U<($A{;xEq=FrGR4}
zm1k4h`$HGEhih4S%0Ux{S4}H@v8g;xSNm5E8239L{*u3>N#jO(M&zfj2;*LS`XYZL
z<;H!PcrTyTRvfo=_K<w!U16MbQQyA=)SbAfHQn;r%WuW4_kAY!-JKh^eSe31Eg~n5
z2{FrGpUjGTO>B}!=AVx{dCDliRCYEl?6O{-{_u3%o_iX3z{eADN%Asz)y!jYPiy4z
z-yY1k_zsbL+@BifIlz_cV~KGt|J|1dG2`QQSr*7IU5<;p>6|CO!AHb7ugjGqY9Vot
zc3zf$?23ug9Jwg>8#x-+fjuWbXcHc{==f>5`-%f`x3Z7R)d73scHd{oZDWGtT+66(
zPwK9?bxj2M^b3A*q;9O7b8maxtFK7;^a}5|)6=2ymFA6c;m$Gg*#m3iA~zh7m;GK9
zml=FezSwSg+!xSZdDu$#xby#L<Zb?o;|^s6$lo4uirahFM-EDuAIDI5%X3of;@TTG
z$TM<n;vhY%<pF%FIOm_s<(jJLaaOb4<)aU##I0WHA|HM82YqVCLb-PI7kcs$dwIaD
z|IlT48+pc(@94W{Eag|cKBJYlr^z9~@6qFmzp{7HL+HeoUoszjKicihi0r`09`v8_
zFEaPbUFcc!Kgcxqo}%}!ACftgcA#~8`eYkx+tF}Tx6HPq1-<FyGg)cB3BB!Rhiu-D
zIy6OYmhG5kKtFA6k}Y+pLemC}vUU$O+INyc=C?_O-tMfGkpkst+?H|~B3z6%g_p|a
zA^7MRl312aW}}@i@?@ryMd&%4Vwo}XF50`MKz1%K51rkeC!5Z_j-LN3R~Dwcf_^wZ
zM;30lgw}1!lsUIuKzAKZm+_vTL$4;M%6<-{qQzM!WHY~=M8gG%vX>Lb(7R1E8N-r=
z1`QBptqwGF@zi+P@DdVwkvm#u@=QRRcEV%{-WW6+9xH1LK%$i?M`b_uLeW184#~QY
z#G<jfFj*!v5^dcbEE~gyqkG49%2rbkpobUv%9bSWMZ5cLm35{Cqc20fWQQ|%p;xD@
zm1SS^L;osVDa*dS9sOJHAv;v;jb7KgSoT=35uH25Nw%nTE!uPGJlP8MD)jeYTiHnU
zGW18BwJg2f4egXUUG}`i1$|6BS@!v%BigckT-x|_9=hf0f6}<_xoCsKcWGVUZ1mvP
zPtrF-mgoTRu(aue1-dEajg<CvGCIAuN7^+qfnqkikXrs4L*01yL^?Jxf*P`UC>2ls
zh9Yiim3mlwLV3iPq>!2KP_s_eN@J`CQ7ejd(giksD5gm*y>0sn_5FiV+GF<u#kP}4
zha5Ul7q$td%K48_g)okE*FrOD@LZAfnqxBxA-W^wIW?eWJ-R7Pajr$ZAH6DdTvUzv
zy(C+jv`B;U54|AGTU3rxk<Us`EK;DrH&dh@i=-&;>SSrQvk<jwkSWzTaZ#x@RH@Lh
z81-cfK?++~h{}ayrBCMHMkQQ8O6SbGiK3N4q_ga=p+qmDrLDG?Q46LWksh|mM3t{S
zD7|H!fjS?(S9*Wu8B|tUkd$nZf~pY(NdHVej#|~}BaQgOLK!D*ktY12p{}joDBb;&
zgt{8FM%w!|0cA{EAr1V9L9LRwOR;Z}D8n-s>A`*|Ds!5nbhJAbm9fD=ihUM|Duc|C
z<~<5W&A(_R&2Bw_5|&v=gB$juXnm8U27NFJKWAL>SG@~$)Av8g6ont^N5VIWNw^)A
ze(R$oyu=%|r~a*^;Lb*r|Mz~0BzG+e=hh=h%UXr1JM==b;OsI~c*+wA{kR*-PVzu<
zh30~?c-bPM#XF+bSeqpC;qy@GKDCmR$hjz6yiOwAHyhQSua@NRvP2o0l#=~hEl_X9
zq>|b-lTkZ7g_3c%38WFkk&MkBL#AdGNi^0YNNUv`Nx-D9$ZH>OO3wfIfE-+WO_KZe
zEs}gVTY`G|2D$3Y1<6SJYvg>@S;_vom&h%HDH3e?GvvjE$0b36$H+PRSdxJ|50H(g
zsFHn`TahX`LBdRJM0WK5+r-d~$Yl#q65BWfQWyr6oQteNB2!`{RUvBRe#H?<#a0y(
zKX_1*xKfVPIE6{Z7K)Mnhk_+LE&0fivpXeWV<pHQ^$y9x;d{vOk6R?dXLpeMJiH{6
z8gC)ZF>57`6}iat%PS@SadMDkqlYB#dKNPCADT09<~;KG1}DjK+F2w7H&0>*KaI32
zw3XEDKY{%H*jlpHCkeS=)(i=C1p|rQJw-xvpdjBKpAfH^Oh6VYM#b`vSmgP4-^HWP
zQOFYa&*G^KFyuGTJ8?%T2+7JF5aSA>kgHo?i>oh0ARR1TieE4eA~*Oy6>DH&$ke1q
zV(8uw<kZqOas8%1WaYa?@fR0=WXV#a`1K4QqyeTE=YI7@+U9G-)?FKs*E`C@p~khy
zeKw`y5XmZ}_g=Bs>gF=!k#jupwG=lbTVE`Gg>^x$`duLYbkGsmyCq*-yJa4-jecDW
zUOX51L7F43u$YbXf1fFS_F*Q{xFSPb)iDj35|<{%XeJ>E_fLu+6^$dZUL}dAo*zZ@
zI5Wg!#2*M;ELp6G_=0f1l_1`*?E}L0Nt~GO@)ohl9w9z9<qhIuI9R-Us0U$pB})9T
zr3=w+4i_(#KSda39}w@j-hp_te~);<v37*-rQPBRa0|lJ;xBd%Fd@!c`-peD*CCGY
z^A>Ng&?AbnHi&zNG>Bg<tHn{x<%kQjR)}-N3PjiecX9S*DPrek7x7`L5RuTnQ2aEU
zi)gTQ5W8<GMnpx-5pQ%TL^xl!5?hSqBkVgZ#05`oAOaRn7XK={ins?F7dhX|Mr<nh
zPc%94BI0+?H<2hZ9r4rslgQCK4Y3S6EZXmI3UNX3Milh@7-GrC9?_&nOvJklU7}Pu
z6*0{06xClQA{JFX6txrM5oae_MFnAT2$#S{(fXAL#D|PJ(Rm99;!{htsJJg0v23nJ
zbVh#!krP!WT5<OfV%=T2=<2b3h)I1Sk^X2XV#Z3IsC2__#4d8NC}CCrLar(h4Gj4p
zB7WzImep-RtO~p?@+|a1Y`&Ny`f+R>g7F|zboPiRVsJr*sB`UdL^eE4^l64WBA$0r
z)ZFWWNcx;4B4`~E+N})H!|U@9Ua4f!IB728RbztaL&$7I^<0doXo)4_5eOl29G!-6
zVuMA|4<;dQeT)*t^2gzOwnm8DQb*xy(+-Fv(LdlJEqg?N)_sBJ&I=ORPyYa)hX@dT
zdN~Ad5&DR-mHqIt5pU7Ai#_niJ2#4)5nb>Vm)3|Zw>*VQpRN#9S$Dwk9v-4iy=FLw
zvRFhdZ-%F69Yyr42Kdt%^F-SaweYy3wj$%^YWTAI)*=T>4cz(DbkVBrGI+?2DWYkm
zrEvCz31P`O34CkksBlJ%0RGqGhj8O+4*WOmvvA3uBKR7^JK>`Tci~rU28CfId2ml?
zukZrvI($_0QkWTf1^)ZjQ(?H{CAe2uhw#<A^YDUvvv7UYS-AgjlQ1OvG~8}`z0e(Y
z0>0>?L0G#k2_E}gD_r@P4sTsmAw1GfhBJ;UghBW4@Ix&U;TRbUhc6Nc8U83Zo5U6>
zXT#u&_4kD8m$C3x+dINDqDZ(5byGO^csSgox+=u%IRLkxku5wue=q!c>;)n0O%Oax
zd{#I`u@k=eZ;Fs`+82H#;<)hk{%vqRhb6r1xEa1-j4BKrTo3=WpD3(XtcJfX!U-);
zuYk`OK?&{ldBD+oVZzt*m%x7%#0r^xPH@e)qr%pI6I~U0Sor>!9lZbUKB0NH4SdhH
z5Mh#y6}&ezP&oL^0xm1?6FQYlhL?WdCbTC_z=rp37CziE28$|MFN~Zt0{ic$r|@3W
z7nu3La-sCv2iSAAoA3<yEzD_rk#Nz{H?W)|3xy{>^uT;X_QHFrE|}xgIl|17Phso8
zR>JK;9k3*&g-~YQ4*O|6SvdTt877Du7Yye&z^>{36UY#?F!}uNf*mWWVN<A|1X&*|
zVVO<Cf?{PEEYxE_kdj;q+kWb`U`c=khJ4y3I6qAQ(`|ezP&Tn)2QNJma4#3Z<_)z8
zU`Ou4<_0ziUM|Rk1r`_uOJ3%}_@jEk%Ay=t&{3`6KXew%L0&G%T5%rcG)o~Ecy|UC
z87~o7NK;_-M!w)3^*D^+#unVzln4t+xhI(ZlLm|Gx-IZilVEqY-4tv;o&cMF^QvHc
z2L{&g{gU9^1Og@wzaV&64S_Yt&I$%j$H3;>oEB8?JPNx@JT8DvJ`9U)VF_w$_Q66u
zX@ZYwp)le_qTto8-7wQzoZ$N809ec(w7|B;2j;?u367+0fjQ0u3BUnfu)Xn-f>nRk
z!sLyI1-hzLuzjoc3l^MM23wRFD%i5!4d(GaP_XE~MKJh&e?g;aA?%@KyI?!r0d{PT
zw}7_Z78Xg{ARvFRhT%F^3%mp~U^4F&0xf1LY)ziKz}o#UwC9(L!1dKHs0r#Q7|;I+
z9W*!y3M0Qkw=cC7Sj_zdtvhcm*wi`<J@bCLV8!_XXyTzMg5F)d(EG{>K63mebn?P6
zKCk>4^w!BAd?ocU6xI8gpYHhpiVk_tcX`tSy)7E#pDZvzr_b%<-;b(;3KF~dm*(i9
zX)mAg{TemUoWRF?Rcbl(5x<@Pb(;dZZ%zw;<ckFQo7KSA^99h?FKhUR5FF^Q-8w#J
z!F}jHk(ys?z6*V5r{Z(c^PrcH%lHR<uR~M&gnZq%94J4G%m2>Lf=*Z7=YNKshvqvM
z@Jk)eLeb~)_}iOPpy-de{0pa#L-V3?_ywC2q0<bR{N!O8l(Q;>?_5ZNp3F_-pN&X>
zW=@>sE2d+hZMb86o(2I8dBotO$PnmHUkd+?TMV>|hv%<-as>L*4$I$h;Sh9B3X*TT
zV;{7A7{V8S41s1x#_(;50->ojNBCPK{Gr0Nhxp5<`9Q61hw;10yrD(YL-^6SjZh+E
z7ytIcwNUbFUw%o`N+|chHa`9MQmBJ=6W?;RE3|UudOoJh8Jc_3lYcR50hB#$IiJ46
z9{Qf{#`kz{15M~%#J_#p3cBd<LjKde)1lM#_WYNllcCGk&EfNS6OfYyR{U*IW00A%
zr}M8&8-cW(oXnRgzCes0#(6goA0Xc$qr6=<Zy~X5-+3x+KV-!3Gw)-355y#W$NM<1
z3-VyeAg`>p6Ef#&FE5bt2y$*pH}96S8M2=FjHfU)LFNv2@UAoJA)YbqJijG1kmTlO
zp18RR^2fJ<*UwTzDrGgi*RCpv*j>kCx5yxmZ>V|e6Gf0smMUJVD-Y6mQpU?~E{0tH
zBIF%o7D8^tae0du--bMRcAuAJx&a9|P{7kuuR;cD@^~7@Y)H+P>%5b-7a)&CIXnx(
zImlwSEZ$N3R7l~?3?4yy0unjv3~vuQ2@-hb6z`)I1A-kr#*0yqAqFy&mlcbLgbz@7
z=O$qxjt~Mbn1_Tc=)m$?4?rOY!caV?A2ASh4V1Ux_E89Udn|AE&cl$+rAK-4fqjtO
zs}A#=vqB-6_xJG*Y}gH%;S|aXe&P?&UJK+|9QT26to?bH7H@%=&TZ#))oz3=`Lmh#
z1-lj^P1?X~wOR#XeqGI@N|!>YgcZE5a92plfIDyYh%;n1Vli)e-U5j9g(I)Q#~zXq
zIgfX++Xiyufi3UuX)DN!eY1E9x9N~*(+plt-DHT>?y0=Zm<jNY>Ob6~>0{t|JAQE=
z@qU0w6(iiXJzv1%o4#@{55EW3%0F-yWDbF=*S_WAJo~}lg#Fyp&9A`Fl|5W2{ss6C
z=LL7FRVVnVM<<sicnBW4|B%bw(*|Da+Quy&Y6Oc48@d0MieQ9`k^5z-0le?7p1ZqF
z3nn{jxlm*Uxbb#5*Z;2q9P6au4&9Z4-EK>`(LO@3tJA+R{FDQZy3OWhGw*|qPDR|K
za|^)nckXceBzfSVMYp(H!>)s)3$AgG4(5RGFTTv(ekKd-UUZQ=;Bp@P!Y!Q}Q+Wp5
zT$0MoJ(>dkvg{=H=I3PaL4Fb!k;wx0dosA+meRm-37NZJPXsGB;JKvOc<?7Bh8y`E
z4MuE5a;Im*!B$!bH)S~({N6u?tJ6n;r`8?e8e<~B5ut~;xnB=}pSOf@Ju~-$ZygTd
zUT_ZvUwX2OE7j}-SAzVwcO!hkF0Z$7!{2QMS7J7E&1sv!S?||#?H$*HZ_-wCUFDwO
zr~fVI{s>tPKAhstz0&Olo@}w0`-9;E9?o*)x>`AcXWGx>Iutp8;kRwM?cTQFPj0ig
z5iQnWm0$+905Jnxx^XI3J~9P7Sow#OmH7u05%`O<Zpkmu&*l+Mo^k~A=*U-2bLdyl
zz{?Mu`mPV4_1L$Z^OU!s($D>zxl`YO2+2Jh^vxa+WNH`Z)T%B}dUhuVUeyU2T=0lv
zdFT-+rMQiAqPGonaBUN(jL`&&R2w-J7WJSTyA7PQTLzGIyOv|OstTk5Rd9%!3Q*CY
zf^&JF5>!o>a*n-}f*k$|IIBrQ(ETh9hcm$eVHe)#3}xR3p*eRsUtJ17x4iN=MoAuM
znjx11^Sch>AIRa<wB~@$b!BosfU`ii5;8bF?=nFB|D|zmC!YafGfr__W~PAL<|T6y
zZYF~q*i6pJr7TduCMqXJK?N1p5;)@lM38R;j+4-a1I_6}aSA|akRu(&xjh5}fv12t
za3%=!<XR->!=xzC1&?q}V0Ji&uG-H*I356958lHG;p_o@>fFs4*$@Oe9Us6UR0V+c
z{_^37LU(}nUE0D?JlX<EU+l#>1N8#^Ctu5Pdb<{MfA=cR3HmC~+0LaL_V`jzL4qsi
zMuscs^SCqTknJK+@|6XghxrRYJC@pWoIUJ8Thun3bz&P({C+ErmA4h>(Q6BiRA&KV
zu_kkzLMDR_TTQSJna5+%_eR<Kqef$;n}4wFUVV?<*!-D&AM-i(1N=RE^uxQ@*CT`M
z1<b+NS(p0Qe}DDHQr%y%<!RlqvnrpnSIvAL`})umHvaPC*pGt`*er(!v0f>y?9kgS
zv9fuM?EWRD*f>cYJCsu!8xgE$Gd-(gk9BL<39`!APF6X4#pbeDl8u5bRm)?2c@p-7
zuQ+!1P62yf4KMc0b2j^DP)Y1BdJ(&*u`pIN>n_`F|LxdZ?k)C#_8YOPow@A85m#ev
zx-PR_o?MD8Vr8-w(HCOzwi#^O7iVKhqBQmv$mv*q$SL;nSI1+W`;M_+!4v<<8%#F5
zmli8_q_PDlQfyNhfnC)fAG<gL$Igq3ixq!Dv3&>Nv5YJjTZjS2(pQ4muLq)H1@)2a
z9!x~6BRZVT8#oYKJLv#>8)k28N#P#$wKqYrI^Q668G2`|ZC3!hsBcH??c^QoNaWU7
z*ut&sjvlXAP=y!U5w<QiCu$vg)yq|}6C<nGQ$WjNOKvP<mppZiP4jkR+e9vk&403p
z9r$QL>@aH~+y9V#EPcKMds?ea?52u2?A$$8vFl>2+3$@OvH#R)_N-l#V_R=eVgIZe
zkD>YgDG_WNjXC&gtYo?BdrVyFNC{#6=NN_i*OKGHcQHQoA4(#Y4aWS!y)F5EuQ%qq
z)teHiQ+LcVX-~<O>(64Ygm;x(vUwb{d8D%>;zE0jZT_Q@-pMU7%l!W3Bu+HMFngOy
zz&~nYey7)$1e0_zTF;u2u>p0Avc0M#5vGb6V5&=WowAt2PO6gDgQA%4dRYmlfgAGx
zBP!YBUmP=N%_~us6~t^-6qgLI$&b;-6qXE?T#q^VH@`&YbR~wxy-~9BYE}&Yz}1r5
zGtS4@k6bFLK6NHWefL6%==-Ud8$stvPzlK~;t!`w`d%?(eqTRPvgRl?=A2(rNk9`J
zCS;Ia;_Q!$*_A^ssZpR}SljR=8&<$#`g$=X33p;+E@UA~h;t%iaNf|8ZD$Y1r1r#=
zwEf%{^YG%)k~R3y7|7<sB}cmhV_bXom4qJlk8#NiEtyicJ?7~D7&`NRCj2;#mqL;5
zbV(9QVdfaKVa8^&%}$$qb)b@TkfTtE$nN{THzZQ&P_C2|CAvuml^jWgRHE|jFZg^O
zpU>xq&*%02yq{0+;KBlL@5sjY0fikU?vV%BeuZCGyF`Zjf(oCqHbo}%0t=7-v5&0h
zyB3ZevW>*}I~TgYUmdyZvqK@6xFT|y%&yS#&f-XHh)rRM$AZXPV=D`-3e6)Eb;}B&
z%jQH9af=GQPyeMQO<NRBj{l<FFEuO7i~Ua97HLxW`spam!Thgr3igHOeEpZP_tF4u
z@1E~Qne9hf*YYvr3QjkTd-sbmdioXZXzC~9!Gw02%Awa7`tk|w=Zkm7FCncoZvGo%
z)Rku1cF;?saD5|f@4z#om|agRl|M4>`c+MH3~Mp|*i%V+J$=teeO5txaG}9?DxjP;
zzVoIrrL2TTSz2ubS{Kqr?_M)j<!EX5j#d~gh848uTgr`&krJ9scZt!Wkx$bK3XL_c
zY}z)2&gdyGpoRZZ8q-Zq(@tEF8uJdEr1ixJjsJCI&<d=%#@~Tyw77>1<G#`)+Obpl
zM$OU#v}W%dqb4h!h95d^jPH%5EioK3PGNV@tZ1pm$jWWBV5=nKsdW*wD~*Z9Bl!f{
zf0^+{z%Ygu0E{zMQbK9}o_0pFIymjJF3M=PF@P3CqZ&<_V4CG3lCg5si?*m4XLO^v
z)3DiSWAe?dv_>C<F?-`CTIwjwNMqR3c9ueoQzPqWd9l96y_D6ok88b*n(F1WtagA=
zYrB|+<83u2oVKKGLvJ$944Bb$b2b`xVohl4>urt9ia*p>$JQ86F8@Vs^RzblADf^~
zk1R1ZzxhgyEweJN2^^x%-8<h1Huh8BZ!k4(Fzum!@0w+N5#L2cD1RG>EuGXy)JcQF
z<pou^Y{GD!`<Tjm^3^~eZJ{=Eh715w6V(?pU@%;5p!UxDXy{sgliJeMZRky_q7LT0
zHdJ<8r3MFg7zjR>s4r(fGu)7sQHyW483uk9Q!ivcFnpvLsG|Y*4CijBsR#bvHh@>k
zsrL1C264KGy6j|?p}L(*4G6eqDD`4e3;$j+>=xxy;kV8kK98NEu02&^@FN_j0)h$+
zl#55H$4ztwzXd7Oxp$R@&k2X9&G}Npp5_E<W2n$j=CFr4HJ@v!$=O9sY-JcE-TzUo
zdHDtighrhv<`~Y)NYu3}P8j;X;izey#|&TaXzF}*s-f<D2(@!(k|EL@M*XnyfT2DX
zLUs5QZ}@r>L^YPj8HQGQP@|G}8m^?cQgNXF48e~!Q!}Qi2Hj={>WAATLv!wWYVMhE
zL-pG=)E(F`LpsQsnzj^a_{&>Dz1JCJAPg>`5_SHDL-2Xjm3zSknraSprK`8WV&ZQE
zal+lez)nRp*SZ*<6@8CLKfT#7@Ov~O2IF98qI`+SUuI`WE+2^KeY4ikKj&k_$)c5p
zP5*UAkPa?0cwBiE5d&Iem_NTg;{1$-p={@q2*3j~!^-OqBZh@02K<8Ni2mrmdSdLI
zh&7w0^y{l`Mli;{>#MA)BRuNH^y}iTMXV?o)?=$KMR<`0^+>Dp5$tt+`USCPBkTs>
z>owO65hK^$>VH{iB7UCg)Z6WpM?i2d^h>XbBC1zE(LXWcMI7mWsE>?dM(n-XtiNy}
zKSFY<QQtZ%C*m*emi{{Vc!Y6nt^UB-qY*iS*Y(4bM<P@=uIRy-LlIx|FY1Y!gou-r
zGQHQ=-4UpbXZ1a>T@ko(gFagLUj(N?qc?n{Mwkl}`paIVh`L=8JtrR*alu`n_v%1J
zbk5@FOPoR?0-n<Kz3G7w-G)5<NRwYg&5=|3JJz6xr@{Y<ReOOE_A8F*A62?UT<TBJ
zo0@KpNUu7qpGVmkag3R$?=ad%T#t^|A0AsB;RcA)zX)6r@nQB(y(xEb#N!uH`q^(S
zBYu@o^$(oQBerLe^wCF6B7TR5>uc`*p}e#Y)Aud;Mfvgrp?|Yuf&zUQq*tH+O1ZD|
z*E>&srf^fi`rMFy3LovQKg<6>X|o0DrElL-LMB}Fq|Kd_pAR<cU!^>!^ywV*F1H?0
z7N*<jF%~V96s(QjJK`Q?>Bd$1A>D1t@ULb1gP&_DCQldXYrJky$mcBe&re>VyvsJ%
zSKYrrDWT2LCoC<clmcdS{r?qF2F#~*ZpAvvuJ=E5@DU|tdG)x?-bYHAD;&{1$`()n
ziJx_d`)rCNq+iEaOs9Zsdvx;1)0Cx?UAh$gNy?UIuXJlZWl&C(x9d27G|Ga4r@Gek
zBuYn2o9^Y!M9LfJ1Kq{B@szcz?&%1aSc>f1ZQU)wb_)J+o$lAmNJ`N8D%~tw3gvLY
zHQlo~Jmpnfg)X@?jB*lIu6r|rp!^GNbW6R0C>c|Qy5$*A%F~xR-N&0gl(<Tj?u3aa
z1t^l~dXa7vNU}(`lI2V}h3Dz4A3IQHxv_K~mfBJ378K}?QP)zg4dv?ID6A<1Ehlvr
zT}vntWtlotJ1fczBVE@PJCD+ra6}hVJcnWyc1YJS@RuC7WxsCNd5S!3u~*lZ_?`TC
zC`MOyVU*n6x?Sh@b%^YIahp!&K0vPEMd)rP_mESPiMs1oy2#07obK4SPI8$yT4(0<
zg1mkeLbogRG5N_9On2s53;AXjRF^SvkKA|LR|ocLAft=Cbazwg$b$v$I-9FE$oCRm
zbg=O&<hS_EIw0^O8Q|rh8#!D`zPZXycl2Trnf_<3uI-DC%<WmJ8{MKJKWSd3>)t0N
zhhJEvQ=Ao$%|({F4ZUpgpJV2_v<-B!+s-*U$&S-x6=Fu4t2#*zahcXaJ2S|em;Kb<
zS)N8lPmODr6O+irA4asEoJ4ZKgU{Oa5B8FmUhdbvoEuBFSM+G3VcW@va=Nt_vLeYp
z5?*T`UMG`lNFCbBv2b!V<eBz>OBngP!z1nJUIh8z!WJ#e03+K?-qUV>10gT&Y0!qQ
z@F7E5Z)*R9dyosSS8GqvUCBs8rS?g~X0j9evi8f=Ml$^91#P?Mda@$6RLeTBhU^+%
ztX){Vg8T<;&~EQqOrGbY(PpezKqf3zXk&5a<QIR%+Ew``WbqJRtE~G&;&-yOgWo1e
z5AM;mrduaS{#Wy~BQak|Bl=U?BKc?1YwmIFrpJAxIVX;3(@j5+_9dojg^;(T`B6#Q
ztmK!Z0n`DlN69nNEZ=?F%C~JK>ZaY=xl13AK3VV5ZV0_gx^5P&wLE@{bo&QQd#9p?
zWIjOFBKs;y%$InrboFHt`aVW`4OdPIsSefZa!N?Y%YwDkN+W4h6{vmlNkh_eAX--&
z1&N*Qqs8LIq{?JZt#2-mw01W@J9dpps-tez9v#RhDbbs>Evs`#*Pt7<pE1WtmhS7d
zFHamLX*aIb3NIZY9bCCmyXM0|QikO+?V+U!q=uP=T7K|u5^};qdn$D&$$ZdE3oVW!
z&FwbP-fNE_1w8+&u`wf(uHB!~z(811eEkm%aBnDydTm@YDuI)7%SJR=_xwqp^`A8_
zCVWXeS-)m_qZcWO+oKsF0Z82ZZq22fEu_KYuQmP^j->3=4vnJQjzm82Omk;}4JmH-
zBTbdxO46n17ERW^r6h1flV*X`iu4zEN3*|i9%*)Hy+%4ZhXjMwXn5;ph_&GB8fw@S
zF~#$W=5zXY;y%}l8cg9RQMu_KT>tS9ai0BIP5N{{@rsR61KZR?RIb!&UXr?q^-Gl+
z=*dpv`h`->;nL^CoAZU5LoXf?Wu{yWbmjr^;%uhorSm<a$=`fUAmuhuIF+MGJ6TKI
z`SXM(<J@&(!bFB9?Ac{v#aNnVaJro6^)*=&;dqWX@#Ua~7hXsl`<$SW9n})I4(`z$
z)GLU_ff&u=2Vx?%f4k<?7>|hT+orj-nng_MjnF&{Iz#OGNYoT3<Ph^e;xt&napJy@
zXw99fqeR9>gvRv!5#qqdAk7N%L&V%(f6atz0&!a(Sfi)xCLZed)~w0eNxU@x)WjO1
zh`2#l&9UYP;_4x1P4qB<xMA2)W3>!R-1~KdhV2_l9Q+pwyxI;Yo|{;$naK4g7X4hI
z=_>Ihc1<nOh+930l)qM*)njf%a}x_q;)*TApQdISHrSEqXknts+HObu$39Z~<g6w7
zESpj{6j>8(R{c<~xxa+yziwO&8(KhA+mEQd7tSO4ZvL$P={|?J#I0XVC;ugE^6F9d
zr~M*i`E{$8$tMVwL9f+THD3v@LOawQZ$1-x!=I@S{^=vQP#>wE*?u5g-rk}%g}o)D
z>}gV)#k?e>9K54$&v{0uNUK*LF}4x5oUBoI-?>ltaOS#t<;O-sJMW5m{hV6_bHzpV
zcl#Pby0J{HgjW(amY-EGh^-(jxNcPAa?TSxZ)?@j`m+RCi&71~WgvjtrRv@;HDTp@
zp?b$}8Nq9at3JC%MBw~js&D#o2@WO&Y6F!)n6x^rrljT(EY@VJ+XdN#ZBAKg$4i-n
zK98g7;MO$4rN9(5U@(br9eY^)+4KNmYFnZ@#Xg>JJU(9iFd&uyO^Z{HMQta5Pw!Os
zrAHD{1plee3CV;Z9Ze0s7*5b%B&!t<&;-#<yt=tJgwWWEQQw^jBmm!rs(EW5gttS%
zYG-c{;ofwhT7U-<hAg4#`w1=typ6BA?er$XsEe1{ps^=B_IFnY-&jZZ67HhD_GA?S
zxofj}VsIIuJJ~^PGG`It>S;UmyR{aCCW(!j>19f=KDSCe7dMMgRI^--+cS+%YFn({
zec}f`^Zf!fMlyzP_%=^HQ~m{yFgI17zB_=Qw|2I={Y?*k9^jAa$9NYW8T?DtH~$sB
zf%aWhWcLD}d0<Qh^m&X=&KXv5a4q<=(m~aYxO@0j<$bEl8MpEG8$SGl)z{*$zwA;i
zF20WM8GfZoueprJ%<WK}e_W3Lw&t1YQf~>q6ZlA#^UH{zLba&u7i#hU?P^kq>=pQ_
zqjyx#Kw^9cuU_>&jE5gBsZrhB!Nj9(Usoj@$;WqhUQzYtpTb`myQp$iWZ@ev&a05+
z>G)+1B`UXD$#}hgp{noc0em7&r`q2ek55fjsc!v<#n-W9s*m$_;DgSJR2^%!;paB+
zRB{&z-t;X?<s5*=hx{y1G4NsdhNXF`s$B?tmfI=S^<)@6HSD-5FBgJ8zxSBRP6Wc+
zolaG;3xW9Ox+GQeRTuo-x&x}Gjhpb_UhPwrJ-5g2`ng+0`nV2nxgtjOV0;yR!ehH?
zvB`404RM>wX~`md&fy4^rJV)dflE}~b~DABUBIb={b%8wTG1*gW;*=z5JFY8?ML`}
zOSq~mek}agmH<^^+L!Pp7(dl??m+myM35?q-xL0u<)LC|y22lqyQvDwI>X<$ZBa$s
zcpeV;>ZBTPd=y@{c%y2^lLz5+kM%0W+q>aH%34+Nr(5B#(^smpCu+iXDVC|6XI&3>
zs9U5mT3!y{^v+T>WL+M<&t#rzj(th^C&#&}As1tKF?yD&&_@$)IQU!X43~$$5lkvi
zVMXDT>l4aiDmUEn&8SkfixEC+*06Hd{=9Hc$3f*pN_Kd0Sf4WTL}oZO>4TDeCM`Tf
z+NI?2lERbgUMXYciQ!#6?MhR_-tdC?&y+_?W5N%+KT=j-jt-a5T9hr-wD9SZP0I5P
zq;T!oJId$>xbRbt>XltjP~nCjHA>gc;P4sS8%o@}fN)LdRi%GFI6NcilJfT#uW*s#
zypr_|5dP&(iSqNWE#asC*~M4SathyOtyiuz+Yo*TrdIY_+Jrakmn-v@tPCef#L98&
zrQ!Cs`AT;it8m~DTN$unUie9ChH|aboNx<xzVgAAzqs~;IZ7np7p_}zLMif`z&SQ$
zC@Xxv;>yR<lp4rqT=M!O%Ba9TTq^dEasd7wcRgdjG6eYs=Tov*nT+nh{d^ItJcNCU
z`);yR3BkAGJb?cxJBiJ>i#usb1mzBHAD67mrQXEF+{7z+kySXw7mV^i)K%Of8<cW&
z^hMk~Oo&pty%blS1yg?9QG^>h4^__IrNeE1>#H2urNmiTc`M6fB)H%HK&4+SAGhVO
zt5P1z!pZc`%BI*exZr1w%Db^SIM=!MN>S`_92I1%1jZi4)$d!Q)W;mb?NM1P-|aex
z!#rB5{JL`=?(pnI%11lmaL>Igl_$6Fz@_aoSN{EP8;+))qr^v1a7UlaD3T)axQ@BM
z6*1H>Tq<}{VNXHeh=(Q=*N8CO!NO66H6DVy-}yy>!h&$I3kMY#G!O>~=~LJuU2x>g
z4~jeRO}Mg(E(Ivi9v3+9N|6a!hg)vjq2T$f!flRtrbzW%hRb3<QfvV%#97^KQB-W1
zkL#XpQkXl<#f^A2D%>{AVEqr=QaIU6VILONDn_ioV-;OD6a`C0vBlQc6r+|y*in3i
zVvAWnHj7cN@S61ji)cKjSTywpi~CcgsQuP~mG~GGKEqG3Hb*pyy#7|~$8v?j@U9vA
zX+Wajb>6|cZWJoQpWeh?-oaILJ*dK_DwzuZJ6Eyk9cL7WYA#}LEIq9_e5DlYi_caB
zl@(zpSy_r+gAV)i{!vAwLW%V@OI4`(66}@WB*o<dKK5|V0fp=&3!8XrpCUZ%47TLY
zZbf@y4%QwTqi~Hqj(wZCT|tdJifymnrXYkL!CL)_P^=9(h|TvUDQ<xGVf~MVD>ee+
zu%1<6id_ynunCh$#o^W4u<v|>72yjhSW!lx;;#uFTTla0WdB5CYo~n_PlrOVZvI}1
ziFbk6_y3xs2cG+3pWSv*ls9{0=ge_dz-!&HsR&0!>BX&B2l@uZ2ZIxK*~4{;LGcDG
zeBl~JV}T9!GSOObD03xtr(~((^MR#U?5l+epPg3NjCGa@DsdjRFUDMf2%du#oSmaE
z_5O=FF*GBWIsL+%bN?;>wQ>TpG<{O;I{z!Cu69E1F*S%eJ9|t%Z>SgZICNNk>CHQg
zFLzMBx%D;X{fj>Nk-B!w{k1)EPWcneXl%DUL;Vm#D|;;mv70b|$2#QqvKlbG;OBD3
z#5#;+?qfMM>INpM<)J(heFbB^?7rN^_X1}6zq|6MPUkRo#kb|C6@{3*kvchljux}o
zw_090CdVwut(1%2i7@W1m*x02E=FX1QQlR<z<^@P<dAcDnAPQH<%yDP4D_c_elRx^
zqlN3_u)}E>7*{3l{Vxe)|5_%GLM38?oy2mZ*IrEV5x%_EE(U|V#g-Q@h{kMMz>vpG
zQZcA)`SOvEL`><~969bW7K5HRAwO9YirE6sl%FbwW5W39ax&i^Q`UV%{wvcL6XtqY
zp0vjkv*mcAybAAz340hXe+G8Ol&;w=uixl^LGRxs&$3#N*<2GXxA?gl^Di=&C%#{f
zDT#`ZYaT4ZAkP!!hAS2rr{6gFQI#nMfeVwb&zprQ(jw*Z1Jhx_qj330%8#&(@Id)2
z|FJN*7$P5W_!4I5_mN*(Fc1a<d&z?)K7_4jyUUB;ybTL{=OTZ7=Vh4I!&%-_`Yg=<
zjHA4k-xjv+^#*zT(feUgH(Pn{_Qo)E?i#sgNPQUOrL~;0r8;b_%Q87~@wG5W&LX+x
zkBecd4okW5O=%d!WuDx!p(t!^?p!(ItS$`NIZIArDZ|ume`M}Sk}&`LU$PGrewgjs
z@3J^BD=g4+TvoO2OqiZIBI}-=69(`3EPL6P6}HiDKxTZ99)=Kplm%Q!4lDWmPIiHR
zAPgP+RyL9nALgR&l+C8ahT*@zkoAMNhg}JOD%09ThDDrflWm$Ig@H|4WVs)3VbRe|
zvWiAjSi|)@vWnv1usus|$#M$<!om*J%A69wVTYS<$TVSIVK3~j$@;ef!ZJ@*$Yxt@
z3ETC$TsAW75LN&xm0ftWK5ST6EDOA}CQSU*AS>jp2s@6|%3dE{99C4Sl=a{(!xos!
zWH$k3VU@c@vcyHR!?bsJvd<&a==*kT8T8Q)v`02w7IR??{kAJlMq__LH$!t|8xjZ5
z<Ej&~I&=?u$8?5l%jPb$#eeCtM6*ux&zd8$lfBQ-4r>p~{*j;1!mLEuTK#==(A#)f
z@rgz>z<;;Q<iC3KPVFw4hi^6d@l3SLbHz1ucFZ=}yzz_Zq{ax@rAMV`gCj|{`Fs(2
z89iK<TA)KWeGZd};*{uWT&OHBP=X$=2$rGN^3k!&VX}8WnCO+qpfc36e6-bDUs>LT
zQ|Mrrw@gUSLe~@lWhrs#=;ZlsvP}WW=>3Pb$S$rrfG&LQBs2fE7i|OHDD!NKLBG_l
zmwA*#qo2*Sk<H1Wp{){E$x5O~Xy()9GFvYkI@EWGY@ZbhjnG-i^7`TE(`FX3)LZ`O
zIfu+-Ah|EPvE4-WFv$~r*MCOpiFQMqo}HE++Te_)FPxNS{o07e9G#FxKea{U-;YWc
zm99pM(Zf>7spaU^R|lmdv_<ImHvQ7I01NcMnI7pHGgCBRtXul!?F_2wzc*6B)hSeN
z(@W`m=64ha_(DqAHHzv~Kam~*4WahTYm>$<=tp^^K9Fwed5?m<zbCD~@dm}i-jQzR
zbfDH(*Gu=rK1Gc>)=JZST2UsV8`5nHno$w6u1ObtXh01ftdJ@y>rnM?%B9~KH&D;f
zrBcToS5RB3ilv)9E}-r>8KpC(=TIt%R(kH05p`{@O6qt)gIbg-lct`Mqt1U6No8aa
zicaQBxlUYEaU)ww`$b31^<qdT9-c-O73E8JYfqx`SL8}dk}^;wXHH7%;i)K#$xP|F
z<%dz15{^pu^e3RiZ&IY+Z|p|Z;F6@<7&}q+w+~49QBkOe9tl#_)(F(K;yu!g-+0u!
zRk6}7ZDA-3dx!Lr27&rD6D6H@2!<L+p-DXhAgGm}$Wo7mAQU~CAT{lFM}ePWrROhf
zMY$r;Qil^xsF+%WG#R@A_0k<K6|S{Gan1%v&wRE<ow0#Pan(yuw}d{@PX!B5;Q3xs
z8r2;2J=<NXa4<oQ|8S9B8vh*%Jmf4@-2NF_(dQ_oa>qlHx7$nm{~HcXZMT(%Ie!Yh
zfm<uh{m~N&ZCWYiHg<)Y1TL2z<adTzR4ta;ZGRq023ko=oF9dDmCcvV{&7FF)WJ*&
zxYHPVU27r*a_d9quAY&YMOBB2MbnZ?j@Lr>ES!|Mj9m;p%9xOxs4ES9ICo59EGP<%
zIW;U%l60ZIzXv7p>y)8{WBn5IPvX$hi5^MT6<#PJ`JLp>ac1a-kvEcVWPWI1VyC2S
z@u^VVrxy~z>&#Ht-lvkyMQNcMd)p+UgGr&Gu`QD4pv2Jf_f3-inLVN8osE*V`@2G+
z-M1uk!GEE9x7SHlMo~kby{(dD+7m;wqbntsKVw1<y}c}{yMheWMPHPtGJ`^wbd^cM
z;n2{#+e;+v^L;|Ay9*`2r@+wBoqEYGxl3rm2el+_=cdq&aS92<$v)J!Pa+xkViOu2
zFO<YzT^agjkSnRlSQ@H2z>@qEfro0p7D(Qi&I|21k|(+J&?Gee$0-R#@COOVJRxbL
zP9lB(W=Pi9d_$hjO_xAE3?mnrr$~TjKOwtVhb7bdKO%=0ACM>j-N-=cK8fW-C-T|a
zJrYvYbL2TgjO5_)N61^7c1WUO50EP_MoH}E-bG&VqDiWn>yg}Avc!Q^jVy-~BzwZI
zAs4h@C7DYuAukfqlHD&#k-}F9iM^}{c_RicxwcJ*wEY|)S!<(2HXngVsNG`Zm1!Tz
zUOf-_F3(F67RyA2F9b^FIOHS$%3LM<zHH>!hAoouvzbW8awo~=eQ8KFXrsi_ISEN=
zST9-nc|S57Ya?kY+k<4jTqOxl+=ZMMw?cA$>wn1mBTFP*LlMZ9%!QJV=LyJ#=9ZHB
zL<~|aGM60OibO`+&6SLQh9UP}m?a4-gCH;a{ShBa03ieK{}N|z1|k<xe~5_#Tag=j
z$Hjk&oselqzKT!m-hi~6{YCuD-Uj)R_euQwy*2WWZJ&5by9BxI;s^1g=mp40|88;m
z8gpc4+iUT+m$Q*m+h2+ilHZ7(BhST&q@M`W>?h**MdOH(MQviA)-Q<Fh6m!e^Z~>f
zk0vn{(Sz{5dq-S6y9=?2dQ1G^=1WA>r&{ryjAw`^nN?z*cN?O>s#5GR){Mx}Ulx~@
z-$B%SUKIa`zlnf0mx)(xtU~;WDiJU2zJiz;DHOk!UqFPM){8UA=Mb$cHR4gLLWHDT
zA%@)7APhlLaa67x@wG!J#zRGj>;pXU>K_~g$%HMgx<p6B%jsg5gwu$6w|sG${YeDv
zUXEDw<`}{=`lPr(oPr>J%M{~rhY**UN5#XY2?&aPs(4p@90FXEBtDnE1F?&AP~7CU
z4bk#BL0r{OMx>wKD?X(SN9?hQ6R)G95z@+?V!l-fVm>}v{PJ!9;?}1~@kACFaU(ZE
z-0$Iq7_%XXFAlmP4&4YBWAx4lR}w~ilj?u~42O#6TCGQ<&_l!<8doExHU^28Wh_TD
z-trf}aa)9V{GXrrSnqtqx=E0DNHG_2LF_5^z|Vx70=kO{bEiV2k6gsT)e|8jiOyon
zLtjG}^PR+{_Mb!cme`AJUiOCMBi4&|v)+Y#`nXnnI`DM}J9m{h{o9L>)D0`du#(3i
z+S^OS@1j~lEOspvlNa6#sh+VAYZ`8aoY$F)Z>H9SybGKwzOtz@g!+D#_{8f=A&YYU
zh}Ln+LM-j4M54grkg&!dqIYAukcYd!iDnfkLwIJRqMs3x5b3!uqPyn&kauB&qWEfN
zNaApx=-vMO5I=s8$kpal2-fqRh|rc9qVISk3Okt=0?O<Ztp+58EVgYI)xX;x;&SJy
z2+ZFT!rJ>t#DMJzakYFXsu+z5SyIs~D%VGZfFtgTP7(+qg;TdhPO~r}c>PUL(IrGk
zAhJd@xdRrG{N=i6!$L?%zwoMP!%goHEx1DTBhfuX@xEMST(dQ#qo7o@@quFq4RBVJ
zb<{3o%}b-`oa5RMyKJ54{PPtd37gcSyqv`$-yh3GUI5FG#$ysu^;^@B_6<VOa^|cM
z=Z9Po(q}rjA(bV<^?nal+0sQ@1*5@L_wz*W{D*>9rR0eAeeMgcU3XG+U-~}Sa6eP@
z7yc%=CFQ8d;%j@b_xe=Pu<}W8Z%dM>82K=`BmJPrYy4iY#m4<2h30l}?&H0p7pU4`
z|Ko9@zHgPme$Kl@t=fv<td3|A6Ma5-=JYm^?L=|#Js?%Y(CUL9zaxnrpj5#&T)gQ0
zxFq;I6f0^|^Mg+gp+o{CD_E>Vh_;O82M?p+B9-D)FymK%=mR_}cwZ?*^miyNn7PeY
zG$u|89-Z$ks`XC{me&A9|Ml+)&P#L?J>%{QzGAagwBF~xV24MWMDTYJ!LPC%M9>04
z@KfLh(E<P_ctP(v(bWz_FiW~d1Uv}~#-dk>@*N?;#NW$Ams-7p6_*x^DpK5o9pbD+
z1#7kjf3vm_c{ex)&wXens)@G?-j+Q_v|{1f;4#lxqR?wAf?GfR780Ts2M=j}2?4V#
zgR$fv!oFhD;IVn%gvpp$!LRGT3SW#)!A;Y?2p3Af!&A2o3T+{yaHpO=q3Qe2a2rLB
zuraR>P9eM#MmoQTKQVtRY;1cC=illSnjUF~3y-${Lu@~RzXCiHF05&R$9{Swe6jr=
z9AJ1TJTm(>JTU6Mu)nAVE?jm`2t-xFo!c6O<e^LOIR*7X47UuvA*fck7FZ0=oxUM#
zc&>vxUB4y_Ojp7eCSMkcR!QJ~E*FLMH9YvafimIkXeK<Wutcc%n+GTCEE1yi*>J{M
zgYZdECfux3BXs+i3U3lCg>iX@;SY#1;bF)9@WqS7LUPk?xT=*ew2I#ePhfI{TJtD)
zCW<LEJ4b;(HY*S!P<Z&hd#8obpV07-yi-CnJp>*Xd_uTzb0ECgBvV+{42B=PlP+8r
z?*)&{O%cYM0pMrgNkV$DGyJE?L19ja1H8O3K}h&$3op*wEBu+W8vX$hCrq<j4v#V4
zC45-F5bp3GTKF@1K71={n{aw+4m=%46?Vw~2AM7<3mKqaK`)=-h09)i3;H6#3R9Cu
zf{@$L!t#ZKK_6|9!n*SxgYLeE3ky-*L7$2Og)x1dL4*Y8zj2-i{dNTl_t-uP`ZDe<
zEUmd8w7$wic#ql`Bs~ETR*&BdA_lt%^SD((`1#I4r!7~51dkns`g<3GR!Z%KW4q1;
zeTZH!T=Ux)^mU_+aIH)e1RGi<{05W<wO?5wG`0$ZE@mzjI>&Q@9>Nz1>9grUE|v>~
z^{U*UC(q{zA9|k%s#2Q@FF!sS)Vs$-cqrjW5Ct$JFqv~OXx^`B!C`fL(5%Ku!4>b=
zAPDEX;L)S#pjz6vpdp?XbkhE-fIW*8ls`Nq04T6QPpUo%N`aw4JM;Pk(+`4zJP17k
z$5?0(+UA{L(-bJE=+hg)EFmxmUfC(Q?CcWcnA<M!Yj6s};-3jrksE@p+dLLL|GGA4
z&*z7N-ZR!gw5t1p)^$sQxM%JO*w-wB=0)5QIAF|znm67Oh(F8<dN5uqczbjjw)jq!
zVA|>jOev@od@CG<CB$42G=hg<$AOmw`ycngp3N>7eBS*YcJSFbLD1A|7`Cujkj!g`
z9Zoe0jyXJmbs%(t$m$kY&PuglQTRPr(x6<R>$wFhtd$7Nj@H1|aD@V-WhJa*7f-N5
zcL~<+$rglrmcdq=GX&PnMKHtbe8Kf79qi!6T!Gt&0(K%dTacY2hCQVo7nCgL!S-*>
z5S%Mvz(QxG3v&GOVDaro1RiZCVXb9{1$8?!VCkn02-c0Kz~ZP00$Sc7n8anTAi+8T
zW;rKLKsgr&yZ36Rz}jyItg#|maQR^*%#6NG;IN$x<Lsmgl16Z_NFTC5oQ;CTFCqx|
zi-Tdc16aWxgFlRX8!cGs;R^#OkOJ8q4;bM{u;4q%6;_FX3ATRR1l!^0FYrsThhb*G
zf(>)l!A`sa3Em4=!oFSg6dbc(3cJX47Ytrr0K1UjD)0z0hmD485s;tEh8?rpB*5+b
z9T@U^qhS5Wk3dSNouK9TSYYY3b%JoqFM)8u8bO(&KXCn_m4bJhJ_H6~mJ7aAz6m_H
zd5Pdza7Q57Y@tB#^hqGR*Fvy)=flACJLZCa==i`9{anHOjN5@_*|P;E=Cy(6cl_l~
ziz)-h{HOVk>?#7Y)=ly=E|dj^{h8qZ0T%~u?;7JrHR%Gc-5lZbNy<Qi_Fn<HTO0_?
z{>0DU&kLmP>f<ARFamD{_3*oL@&XTSe8<OIWe4suealzKGXmuUo&36use#K{+WA!%
z4+Xv`f5zv469QlH9`hl0;{xqdTKRXvcLZLhKHzV76&ZNiuZbTOM-EikHu4jPae+Tg
zZu29Kq5@?Db^O({g9A^rR`V;F{()yNU*~UG?i;v5c9ox@@d&(syn?THat*v4dx3Ab
zv?=fps*IoMYae(LP{Ma<un7#YF5*|AR|bav(eu|mTN0@4)%<(*EeP~zRq~U2%mOX0
z$@nq*X9sRpi}_o|rvsRI0)A`8j{x97E*~{}EWn1!;;ZRH0k}XqzhzN>z@5$c{HN0Q
z0mql-@-MG@6Oj4)BtNmJJ)pini~ncKlK|w?WBi26Edk5w()bsB?gcoO9O1X!ycKX<
zc$j}TxF%rb$pd`JgKGhk2?=}{{!+j?>Rx{1i_(AscpQI2R8fF8U>BeEP8;BCvz;Hm
zTM-aDKZ;Kn6a~EdLFF$!#0@a?lKB_M=>etB2z-a5rvtv<#_?08PXwH~6vkI&9}9@q
zhVnIYQUcOBA^c+n2Ln2e2k~7j_XT7f2;kRpV*_?aL-_Vfw+D!@zWm)1T7a3qH$Qt7
zDd3i?2R}uH4XCpP@Plka17;Sv@IUE;0?y2K<|k}~29Ulv^6wUd0(SS=^M7pu2GqP<
z&o?jI8W7Q9!ynn|6ac!pnt$nnUBG`8*8DKQ+JJk7%lNk{Rs^KU7W1t<76&A-toWd-
z76FCX7JMHs(*XNabN;f*8UMb0bNTnZr~F5@&*syvPxwR0e|fh-U;Q7Wrg?L24EmP@
zO!C(I^!nfR`p&by(e3ZFb)44^dgcFU!&e^v`g8x9RbP0^L67{uEE?n`SKjxJGw<h>
zdNum5pXuS%T)pXU_wya^tVfmq-mh<Y|Dc5a;{&gFmhKn)@4WBe<y|cC?|k)~_tM4a
z@A>=*Z|-@u|MS*1o~5(Qzq+Y~H+)v$|M7M+@0<hMpIm#F=WjgYKks@2uY7%u|D4P9
zydUZ;e|UK<Z}pmV|K^e^-bz`Lzo4*^H?l0zU$48u)ARTEe^*`NxmfM;=gG@?LPnJT
zAxSCknQ4T-NO+d_B?s^Sn^(yD@CWUGo}=egWQ6$ZSsLE9?*aa=8A{&UB(VQBx{L?@
z;_1JxK+H>yck|zLM!?JM+3cU5&*dH7zR}+zpT+a;T<71LN9T2rR{77#&*u@_miq6@
z&*hyBwenwjCY#sMVD3M=;5hF+#Ka#&&*0sy{0*&O{8JqQenOL2DLk9fF=!emiO0A9
z0=>mM$m>@1L-E4>Jo6PFppKGw-hA#GC``VaH(=HQ)vIE7y6h)Vq;3ZfIN1UP7XHW6
zCf$R^ltl9SKHY+Lo{!*}$J9VY6(ru=SJ$ADN<8m1;S%&s4VK5gUkZ)CjpnU_6+yvG
zNM800EtJq2%)9NTfL?e8<Gn2wK?$$?dCzUQP~Z1{ydn`Dx@W+LN3b{z?Huvqb(}f@
z75o75e10B<^8UK<QVt%0J~wmWF+U!FMlW*aWo?UxZe8WXLp_dx!ZvK=jf6x)m0Rq1
zNi|fcpVvBGD}V@HAFzfuw-^J(pjPs%*C3&_q~*LhJQ(!I_9eWQIS}ZfeG7R9k9k8Y
zQY?9&zW|^<+4Fetm@Uw`EK^=uy90Ek%!GFuy&jrWIKw?~b2W5f#c!@Va5;3m?icrQ
z(L$(A%MUJk)qE)H<u|UDH3tgo8|AkB{R4q~8|HQ<PeP8*9^%&bjzdfqf8w5`4MQH;
z_Hoy=3_#wy_HYHz9*D31JMPDeZz1j2x7@`WUP7v(UvXE7o<cqx=-^JzZG{j{Jm*%Y
zH$hCfPq^eyw;?myHg5B_S_rJ7g}d@$C8VjLnG1(jK!nfla#0t`AVqx*TxZ*2$n?*8
zZXZ_%QCQS*Ps}JF$JbSJM-Pi3XWg%J1Kx8XD?+Yv_YoM77Fq@O!0pqJdx;mgSof0<
zvr}bUbNw+0TU^4`E=qxHD=p$K&OQh^P;cOFABl(DeXix6*&Yjt8&q+bt<jLs896rr
zLW3l)ka8W$h>)JGB5utpEJP0Hb6pCM5b-t+H{&}D@-m6ZHN-(6JLv`7;-}saSA8Bg
zFVGzlRF%UGys!nLdUBH6vBnVs9n9jQ=<6Z&CK+7G_tlW_wdvgY*yWH0uM}?M<Ason
z@FZ>_bUx(hzJuHyrE?&4x%;_4R{Zq~)x>iXawq*(R_*5A7#a6-dmh965H;+_8ri`e
zXd3Wyvxw$C@aXYd>9mb|M*G$e38!+`TfFqE-9hGx(w_RIXA!s`-#_#_CdY9XVVnGJ
zRfcg_-ni|DdmhT2-cakeVJw7O!>;s$EP`_*eqQoZxd#5D1C;p%VWC{x)*?T*L@*Zz
z()q<OL0p<%;rF`KlN(?m_ES7?=gvyy`e_GUxtcDz-{AbM+?AoH{j#=f<{qp#;YY?e
za&@bZ`6VB)=a%Ol@$2BM=SqhT_?^0B!~KsE@0a{^HTO?lj9=+DYi_1vw4ampa_$Qb
z)$g<K67KvT1iy*@7IN3_!1#q^TXN?$A^hGL=W(C8!u)PDnR1Ux{QTa0HsSvI?d2D;
zXcm{Y8{jwL`G+HT=<N47a*9*p;o!IF<WG)5Ve3~~IKkOBYqej>gE7w1_+@^%Uq?8K
zHY>l*6<;{NJ?HtQLI*hzrHLOcuAf7l^#^>4`H>U8_b2%4<@cNotz+QgS6!T^z%O9K
z>^Gbp|0)r^&Yhg5-|xW(N$niV*f(Hk)-#Svb32$+^q8~7<q7ywTPtU-pao3)`G8aN
z{Vo`?p_zk=x&_{kxyz}muLi$QYv7n~y!P*NP(24wa1pG3Sj+JoItTvzql&W(UkJ{$
zzs`AbMFS>;U*+t#mV*ywR&d^D2*FR!Uf_6ivB6pYEX*;m0`P%Z=QsxobHIhJ#heJU
z<KPYd89A#H(!qUn9jE4D5_t5wn&bO#^Md*m93g)X_|-BQ=fU_+a1~t4>7qn|yOIT*
zw(Ary%E09)R^h?ZPgtDbOf>l0EC%Pnn_#df@C?VrKLA`EbDEQ=^#z|1p5heDcz_j+
zCpf2exq`n<WO5=JHi5-X$2jxs?ZH`*X&hOu4Y-tfgfr)(HF(|4!yHWT67Z|92RO-v
zmf$z``#C9d%)lF|@f=dzEbvvvZqCBSDPP9T7|vPy@4m%jJ2*DEUw!90MRN{)81%gw
zwT+{N_4*d^sGKrgx9^*~WRB=>r|-5Y0%zOy=f3OR!#Tfe+kCg|#c+<Vx$k>IjpDpI
zcE{KHIfAq7Wu5Pj`N5nm-Zy;L1;IGBqRYOlWB#14qvw4CEBrW`@Uy;tpL{sZ<$B)}
zcHSJpe3h^1HV;n6UWsqJ0Kl1S<oSMSap6qbF@4c<w{Y4|<oOQ!Z{l!YpY-iK>cDaI
z$?&zfvVo%zrTCuyV#^u&de9fX$%eBUyU!OLyPD&8F4kA7vF2FK-R`^P)iTbDoitz5
z6-)kMjETORhzmJCt^ZwGIF_7<BS>FZ%RCOh4d&}(ZpJCy4Dn43nZwbY_V)diGmCSi
z8{m8Q)*rS#c#H4LKU3@qk%O;0bdtSx#Mbvo=6CjP)N0?V>Tx#HxXibI@++J3+sgMp
z-(mJ4>O9|7$3C-NDolLWRt>Q4&;R4IXR?<a6!+8Thi?yCRyXGJDB~Ub;fgOlBQ<Z?
zU5EO8D8FB^Tbtke%no?TR@lAq`H}sC9h}kb1HAK;{qX5ypR02pv)#9}_?!rBWvArc
z_2Dufutl%yefrv(*g}tLpS&e^*$0_defCE*us8Kw@R2I&+4bOaJ{H}zY!89ar^&vW
zo&QPgb3gt%yE0Jbv*f~6cB53_V;HYsUmRxrThWW`qakN}<R{OwZB?gy{@gvsE*#7B
zDYHDwHbbTP=tzZZr1r4SYlWV@dm_On`h$kOD{Qxqle3ELr{Ce@lPqVCe~<LxRZG|f
z7_yI>iHJR=$N4PB@Y&cOp+5hPJv$2n_qox<WYhIfpOj5>cFK2<PkM4b8yW`mxm}yf
z{;1vRLoz$Xj{oN9vz2&)-4bf&gHdO)E!As$t_~b!Zy8<g6YH7A-W0OPCo=m8+eAL!
zNAmD6yLM=f&ze;S*`&a~puXMv+0DX9(67t!>^1%4Ao9#^HU>Nl`i_ld|HmExbt`wW
zQSUy077j+UmwUVgo$-lc*XMPB5NBv?<jW@@Y&(Tr?)(s>a3HZqv+jWasd)CXN4G$h
zcd_i{b~PZt@-X(d<ZB@1?of6`<3$jzGK7s?Q3?t*gR`6V7J}%sK(=j_2DGFU%BIYh
zgFZ}w*$GiX&@ZeHJNi5u6shxKyZt@`ni&JKyRkW-;Sd1(fF=uMFLz<T8cqZ0hMd_B
z0ZE{^z)fr%cR%Q`$blWvy&H6AU;`WCwiC1+x}H7j<Tg;Cz=mDeMg}GHuVy>03kSW1
ztYn`#fC32x%h`8p;UM9_5_XS;Kj^jpB6jySA5emL0lVrP5Cj{V&rbfi6|@6x&Yq8S
z0^L>2WoL`+K>yfB?B_jeKzq?MEOX!rP@&;BYjyS_(59(hEQ_}JpmEYq)~hvhL8j#s
ztb%=iy?2?8vzA|<^fuY~m6bi`oA;NhFRTZIVQ<@IpIPIY0dLvC0oK&#58kx<y{z{>
zZ@qVI>|veF>+r5P`HmI#^oe)q>$j}dbq~FrK(ASD`|o+<gfCf#uHW*m8+pOvn$&n7
z!8~KJ!>@TKoqNnmP+s(|G;L!!_Mh_(j%#7v1{Qj+Y-nbIPiVZo*56|Z@5{X9C+@Hw
zEE9T%yuHPGzk}`V3%SW^FFoU(qO4(+O`P)n@#_X_dtjD#!?sG+C?n1LMfDX{%!|X`
zZfh!7S8VrtKgqnn>e;v3yXH+9YxK$v?=R4EtnS~D-g~sgtn)~+x6`ab7LAYd2E^)F
zJ+DH&Pu<n9up8mtt2U`vk^@lhNrs$NUkUQwFf3s;{dM=|6GW^Fp<BIC*Z8ayzN0s4
z6_>T@)p~E<aTZIxVU4%#2Rduk{^j1^5ocJzR~C9NKYyCFcWRz@*5VviJbaF~bNWdZ
ziuuRO?rj!p-m{-xJK!0tbF0U_de5b^HpP7Ly1FQpm4B|^>wbDN>(1BrUQXSISnoh@
zyjl?lSZ`0Xd(~V>VBNU;*z4<xcvgyKi`T)EyIEGGyI!6HF{}c4y%&tIll7sy%1crm
z&06Dl)ys2Z6w4#=g4ZezjkV=+i5KE0g=O;7;8hbtVpT)cUPoK;EJCi->$ne&)zr-Q
zYB7efY^+#bI~Sr@L{h#NG!wzvE6etZ>4&radz<0)hy-H+Hl%u;zU9yQxaW}9DHjMU
zy=<RXlfsuZI1=kcHV3hwp4+`Pr+KmtAEkLAKDx7VYKdOwiEgZv8H`ut?X4_CFw!d=
z;LQ4Q2Ij@mI<X2`{JfSdbYM+dd3(J(v4Mpq0=y=MZCROOXD`wY8y55BMz6_7t65oV
zY`yveSF$kMS9z_wyqq=tucJX_zm&!5S>P2bUc{PqF!xF_vtotC&-Q9QX2HrVo%Y;2
zWX@s?efPxeFlA-9j(Q${YQjPt{_OcJWEN|(qSy0k)gNZTc(-S*%QW++=POT3!z2@#
z_S~~@#Sdos^)}Db%x}#6pUs}-Go#Ej-#eZ*X(P;#j5^Qu&qK_K>g%2zy9SwgQx%?e
zFZ-Dje&;<e<9eAPS;d~LyC0aTwK~rWkax`dX@%#it8bZU5V2>=me)*V7T5Eh@g?(T
z4c&9z+IA*=D%VpiddB<(KH(X^;0Y6xan$p4ejD>dRkG)&zb#DO&qPo0vHQ$i&|Xi*
z_&p{iZI@@$fkvkJwJ1;Qz-^{#oZ`7Uww}2Vi1&2ws%6F=MtgE2tC_M3!JghPt~1XM
z`FlDLt}zYHzMj#omznAD9-ePdmzXZaE}ljA%9)KlPM+7`WlXT$22ZQoB}~EgwVs#!
zi<$S8D?AmoM&^f?i##8K^~~4HEj$rb8s=5vT+ewvD&{|#hsW~ka;EviNsoAMDKppn
zo5$Qr5wkmZ*yEFzfVt+>fQNM@mkFx-;KA}{GrcC?c%ZK{m`lAnJP1Ao%qNGRcxbEg
zn1|1|c!2zJnP2<wdRW(GGYR&$JOTnv{F_I$$EDku%&YRN9{YliF|R+r;IY3cjj338
z&f^+7g}EJV^ayQBVw&WsJvI^#G3oVEkI?o+=GRHS$JK2KOpqtbV_)}P=8l8;9(&?;
zGviCLJ<flMVG=)Nc=#RK$+TIU>ak=Zn%PYGr>V(|Vp6#KJQTAcnGMac9$^I$%*C^}
zdju~eGXwo-9{Cai6Q4r#SiCNr2`k5Vd@RB+m-Zn%W?azBrgbon-IYjY6xGjTNk9nm
zG1tq(tT~A3*zD$kAOtd_XEuAZzJfB-d^UQh;{2G04zKgLI_$$lm8|qwe$1OW_uUeY
zdJ|8k!Fqv51;?Ff8*b(?w91WnB7c_0p`xwKn{`t_h`TfM-M0xKq0Wi<Var$G1(XBx
zUd$kn(!PPokbeXQ$F66(Kkfo%ezjrVFzp0RA78^<4}Au_Yq5%%aHJL3Az#51pKAgF
zH!Witx^DwtR4!)nme&Grhb(072&)8se{RWKc<K@`C2l@bUs(zSe=}n)8!7~%PS0h=
z+i8LNWhP8bgd7-DG{d;Y6au$;|6yFX#RhI~nqm}8oB?*yCK<ubIY9N`cgFkeS-{e)
zZ;TznG~kTY7^A-FFi@i(Va%FN0OomqVQd8K23~6#WNePx0d$QTU@VkH0>2LTGTK{6
zz^R-bM)qGU5NG|KG2bH;I9S%jNZ%6#d>r_OaaRrj{&~^Kn0V+7Ox@qXFr5JaJ!idO
zOaiw6q0*;}w%rauuFGS_X_+l>b7L!GZOba)f~XdT<o8mb?^rWq)XfTbk$#Wi7Gn-P
zVAsgNiDm;+s%|rI_om$&3H1#3pWof12WuG<n@8OPa;q82sL$>RYi}^@*}d*v*RC<x
zH@n@H;a3=)Bc1O0PnQ^GcF*0v=3Zc|Ahx*|tUJ#z%WZbwS9Ol@`bvYlfP9w0`&jEf
z_iG`;Y58^c+e`yP7gFJV&q>FaN-c9=)~IIq6c@Rd?Nl<T?OJ!{ZyAGTs&K!mkTCqb
zMedG1BF4;aj{Ex;e8yREfqU-}E(35k#~rwY%}{;Ia=(9x!T4mK?p_jJz*tF2a(_IW
z$8gTs?;ga-Wvr{%?f%>46ysa>4)>YX6O8j#+uX4Svls{{*}caqgVC@b=iYEJonfa4
zbsxm1GGdy8+@r>l8F}9!?khxx8H|k}_f_5p8OcO<_dPH7GyJl*xKC&7WAv9hxWBg9
z%Sd}|>uz#8j?r(v+C3#Mh5`0o=I&;`lW{24${lz<nsJ6_?tT&<#W+<r+kN>2jj?@j
z8t_dX!LYIZ0k8=mGj7610o;!SM$qBU02CvfQKISvU;$XhXmd9}*^Xwco#+I(9}i`0
zwtEg(yb-}zjco&fTi}eLqs@Tx$uNe#umKRiI)LH(xE7Gu0AXC2ssvOgfEkONDgcC~
zJ`6mu3;?Y4Vk93g0{pkzgOOIE1w68HXKa5a2QY8AGMxSh0sNS)jOUv;fOnS8j95|u
z;OKQH#*5=QfNe1j4Cj(8K;8m-#;&JnfXN%{8JW|E0hMv<7)KrV1L_v7Wl-_E0SoF@
zF;-{n0G!=t&8Rm<0vIcnGmxz$K;@k!jEe7Az}BQijK8*_fY0l!7;dN_!1zN8Mo=;Y
z5Ry5M;iL2hyxVNXSlkEz+<iHR(K_S|7(X+ck+|FekN}#Y4?}GMTl#;~iF;N7yrfff
z1!pOs069r-tXu$a`1zgww95=&dF~s%!E`nNvTckmah-O%X7QDdiTLhzwC)SN@Ay}@
z(}zCOV~PgdUfF%3H$434cI<f{eeSm|w_RsG(w*0Ix(UG_=pI4O+!hXZ({1;)x;@vw
zr4MtP+&)lV)Ag0N-TdZv(!Jl-xV^dAPQPeU>DF}QIo-nflH2sAr*t&F)Gedy5j`=j
z&<!SPr6>K96A;lY^lc3?xAK{0y5oSrjd1-Q{lx;dTfo6adc4OOw={<adKc}K+mAQ(
zbkK=Rx7(sR`VnKQ+Y3w$UD$lc&0}sAUGin0+pD@t`tc=kZY^n7=}6Fax4D4J^lwo#
zH~OcG^t^1MTZFNkK3RxyI}lw)C)`K4wOOB|v%Unn9er9%FI)UCR$&*?%e}nZN<$5F
zL8P0T`y3rT>iA~2*|*embG^OW+AJkq)@b8)%12JO9I$qCosiIDEta@BUKY_cu9j|l
z4+-eC1XH)Mtvve8lo{81gKT=C^q1?$5+?mX^*2|{UOIjC+hNx~4rl0Pe+OJAKc1%B
zZs>9KFU+B*2fuZF7@JMMvZuqf$o>TVX~F*tU3oN=T^ybnW5!s98Os=BnX$}ZkQ7Bi
z*-}~BQ}~EBk!aJxd*5wlvQ^qBTT;?aM2SKrO0<xQWD6<#zJC7ro!@!yx%Zs++~wSR
zp8MSAsWW}kc2ZKGQ*CN-BU1AG-7C`tWm$>nU#V%A{t=0#;!{)e-{F!<^T(#;*<q5E
z8}FN@?+=w+Ih<|!T6jQGfAPAhW#2x@Siv>Z{zrQxGYywahYklxI>*nNIxO2Id8{5|
z`gQ6*Nsu*WT2$&Qne>h}ZAW%WB2Gq{ZgcgP)LxA+Rg>Q)Q7R5G)&96yV)<i_>7mOT
zC3e&PrgA=B5+P@&=^)QTGGnvFl-IpZlDosx^y&jQ$=Z`{roKmAC6&pJropz(62qq}
zP0OSlC83SWOatCINUn@8HeG+gPLic&VhZoHm0Y&uo6hUmNDge~npXZ@CNVgyVfwAW
zQu6A&im4^EMB?&@Zu(=*V#&P^GN$jCizMTJNv7mx6A52#)<lwREU`8kH`y9tC|T?}
zXcD@TFHzXtYw|%xUs8i~nw<Q?lZ0oqn1p5MNTy1@nLG&5lI;EQ*<_hDM^ZFVV<Jmo
zOZrsbng~9tNo1Cko1D#1kx;yzn>ZX~N_s+`n5?i>lH{IwWCF?3B|f+An9#q;N&b~*
znRI2-BmpgHCbGw=l4sLNCdXZ*B@?U*CT40<5{;$tCX0R(Bs?#%$;l^kV)+o*L{U5=
zZW5m|>Dx9XK6m4&3Cn0gZ1f_`Bz9_4eCzvulQr*$#k8?N6VJ3ku_wdNB;!#3LhbD)
zwvPYAF|Hd;cxt_3XxDlZubyu4_9z#V>gT`3YDo?z3FkV*PxEX{t_8J;9cq@E3@`sB
zzTahLa!KK*c$R2n0=NATFVWO9DJ=XZ_OQ}2SswpY?C!-fAqCcp7Y8#;)T}>?r%*YQ
zqlzEJ*{RYd+P^=DZ3^dwjFR`_+`37j$Hi)~!k=Mb{eib)52-%kEyp+FBbwd9a?UF;
zWZ5PZjFgGPJeq`G-@gz$?QIZ#yjdcigX)B8P_Z~Qsalw|{i&Fn`$`yPQ7ArBRVqxE
zFA#riEfUIi<%wmd@`SI-9*KF(`@+{L55(HW*+NF-JuzYRb>Xc|cf^(6*M#Clx5bCU
zF9~zyZi%JOoD~{$-w>b5I3w(MbzS_m5EcHro-St9MhRCzsp6Htj|+eLTobRE4Hv$#
zNfs|x2@y`HUlG%VdxS^EFN&*H`3qMxB#QTK-yvLIa8BHJaI-M`VuE-(?jdwP5+}ZW
zZH;i{<`{8v?rP!jr4sRYrLAyUMI;_?wh~s4qT;4ub76Y}EWSk(3SEjI@m3uJ;Yf0n
zxOb_J@b9Tp;yr8G!bN^3#Bcsn78W}k7t0-05GLv!6<ftnh53}jVwZHHko)J5*fxLK
zxS{5tm{m1u+>je0Zfx#1=3NdJM-TNF7oOZFmZf$WU;b~8_%!FIahX$)_|u|BV@u;*
zVnwG<#v_XU;>FwF8_$mVE`W`1j5jpx6!XDL<Nk7Q@#KYP#*I1K#JSn|#&YMkh`ov*
z7)v5Ii9dh1ZS3X0LA<gp(|Fe!PjTF6it!6`cX64_72`eZb>b$@dE@OQH*u3$tntNO
z7jeZZ+?Z4EBu>~28UHO^Eq2&@!kC)lAZ|Qy*f{ipop?)JsIhjmt+*&{uQ7YSjhL7l
zVC=Vfx!Am7r*WUXmDss{i*c23so0^*)3}diA?8lH8T*pW#a*&a#;ie8@dZsgW6hsJ
zv4Pog;{)%E#A)^x#?ns(;u$X!<DOdvVuxLPWA#gV;^4zv<MSv_d<xSr-V&iB4!@*g
z92lS_cE3e8e(uE)D;3HZ`#Z43MU^CD4|A5-wQ<Hs%vBW^caIs#GL*$?lLJPLM22`9
zt=DL9h%Sz1cN%T(kQc`qwHT2aWW|v6H>0Ua8S!?v&qgbsQN-%rHAdC<$l}s{l}0zx
zN#eDUWk#<P3F7DCVxuLZIg#p>0;Ap&GosD69vbz9PKizw<QT2kH6g-Z-7xyRbxd^p
zbE?skbt59rwkt;M4nrdP;CUk-s{v8oe5{eSNuS7$E;2IF{VRH?35+oHKO(B|q>(_e
zTjXMW#7KqmTXewnpwar-cG0md`;2NwT1EQ;cNwMrZ4o(y`xq5;G>hh=w;HK8{}5%x
zc^SQ_|0XiOy4L8$hp(c{Y$qeq+j`M-zMavzvd<!$^5sVRi$99|Yb}i83Tj26O(sTD
z4{JpJJ$$3bcixF?#<)g>H>*TbB#sf~dZp;PqN-7P%4^XgO+_O#sX}zakY<#3u}n0-
zRLaQY{0ou8s#(K<_!7~6_i;l)Y_TZPd(d!)<f-W3?q0)ryil|*ywk7`EfCS8S`3Yl
z$D$(1H^T=YSG4xxXTxadp{Ojq#xObhzKDCb(r`ZNu4vDbGQ&qvIikd}V#B*p*`k~8
z3k-*%Zi+I#J~Tw5Z;0Tw9K-*h>ms**Hw;A}T{JPCYB&L>iV{dkhWY3<k*q?Z;d4A$
zbdVKis3^H2ddd?S-ix^;>J<XRi}4pkWUG^gmFLcj$PPygoiCmh{c$^JNKc9v6>ZvQ
zsGAZi3iaJ(2xpuT$?o+r6y6kz;ty>#<lezW<0rff|9gmv+|ad#fAV1w9Oq>C;u$2m
ze#y@8*UKo;?X=~F>ncx)E@xX95<i>}g*-Abl&U{2GJMK6^lUmRdSAvh{M~+7w5?jh
z@a=-tebpxw!?EEok=_rw;lY_uQBb>#;bQ3!QCu&{(4HPFN*SIJB(e615~s%mw!A%}
zaH&Coi7-fHCD$w1W4TMz&g>NQ+WU)+YqSW8*ZPTudEW$IxA=&*8hsY54A>#MZeAnk
z3)wFEysT2t8@W~V*RD)pfo~T5b1oLVI=@lWu)aW$ndT+BwdtYY-CYln?~WXS-P84=
z8UGuC**9xN=-yNTwSJ9gF!YMRr`<*5dgQ!dX3$B5os1Q95gbK102gQ}tr8W8AVHdr
zz35Kd3BiFyD@AzXVF6;lLgbbdD(LjI7LBCt6(ssE6NzsG2x7x6MZ}z)f?8yWDCof!
zf#1c&q6d#X1<P+O68$Q26ZjRGiY7}O1s|$~qN(zgf|zC_QG4Yw!TAA!DF6LpLAw-R
z6#7vp04#kGy}>}RPpB)p{9Q+oV$T&(TG#@O&Dx^>+LZ+z`!q%AT?&H9C=F3%FIC`u
zL0$B<pD2*dQ4@U_p5{-Ns)!zpkMdX6GeyUy`}x(qN+SMz5B~;9QB*?e;J;xjh*na5
z@+}w3iEh#w`Tc8XqEY!z{1Jbu$W-Y)-|2+3$X)pj|JQjb(H6Cr{K`8-ku&=lf3jj8
z*V4@AA8Ve)o3$VC?Z>Ba5$`sC6JrWj)6eAR2`BKg{1m>A%NRajc$vR3U<9`op5tFQ
zJ%k@Hjp1{X25@W<#vgy&hl>_R^EK-J;)j+*@+E)&;Et9N{MED`e9kI_@5=AOuP@)j
zzv9@5o7njCEdtu{^c6e!Y^W8Vw%yEMm)e3m*m>})iktBe`!)RY-+$nU!)pG`$!|Ec
z%9bz9Zp3%5w&Fip-heN0H0R&i{ssTzXw2`5{Dhxz(&ryZuEQD5+I;tCA8^=t!N~l_
zd;GgIlixB^jdNV&`B$~8aAy|^Kf|FC-{wN#5AJ%6Z*-Y5h{r2%OP3LYqqoa&qD!Aa
z&bt@*6X$LN!~PO{lXIKF5c4_y&8f+Ny6hS5>eOJcZ)Xvn?pSA_3ZCFUS63S-+|0+R
zt6v#-Rp;UAt4a-8`XAv;ha!Wgst@r|yF7!I75DL%EAJV2?YfH}vAt!Wa3%+5tjI7>
zeUyz~vA$}s@9RyRviza}b^ZqKYn5Oy#LvW2mr4u_Ju~n(7KlO4@ie^A{ItQbj1>H{
z*)fB&RafyslS2l>LrFMl9Bh!Oc?GvN3^GV{xrBc;@H6N*bOHZQZ@a;<Yv=J=?nZ-6
zZ_eU|+UpHY560sMI4%Z*nsNALbq9moH8J=dRU3nnBNF^JbE$#KbrGJRXl77YgW-Pi
zh6XpM5L}I>YtSNq@giwWgP<)C?nqKIutcNq!Z}5Qjk%|Am1&y6vz8P1j&Ui2gY-!J
z%<!y!=mOIsvwvK_DC7v9)jO!~krIKQ?dsJxe}4!MZ12?fn>mPcTUzwLnuOw&-@oan
z_#VKwHGI~;pRgaV`&gq-d$|{1Qd6n_XmB?Uy)Dzv(hI`#D~k2ox9q|{l@{oSO8oKf
zPao<#75m}u@^kd}^!ebo9^TOZ%-e|v-$`A#MDWI0H?QcQKeG*gkbYjjtz-+n=xVHf
z^w1_e=_0PbN3aq9n*ix2`*`7oXHMv|6FqQG^ss(=<$ByNDpY@Jb}hdB_+EXVrEa)Q
zc!0j_0au)QV5dGg(-|)b+M@6F%@OzU^VI*Lv>NZ+=B8h`#sS~H!BPJgu*37$uGHWB
z)E1v|T&AxwWP=;8T&&L(TH{VuLjB`G%W&642KpLlmiQ7w9erBk5?q$Y)^}oB;MHtp
z{p$7R_z|XpeyZ3Emyx6D7nhshxD-)ef6f^HJ3XcM-P#DZ8yV62aa4du{_WE<%rn4K
zJG%AC`t<O7O>KHNg}QjwmnOZ2eOz4pzCmx}Ep2?$t2#Z64o#f)yjsspmxJd#ex(=h
z&&HSBE!DG5XW`kIMSA8xRdMO7d3uMnRB-q6_w-1<OdOKj(rZpp!mmOZdQ#1FJmc6^
zy`x$R__@%FdQ1J}@Zg{XJ-c)oZnjgRckve$Z{C3DS?W^oqias<=>?JTal2!BKDS7C
zkmVu0wr&FcOc<>9SU8VO^Mds14$fkHbw54pylHF&eY;-Y=p?p+yiu>udIHm*TBo-n
zdJLQBch>t-K7u{zwAU-54r6{lto6Fr4`PFLOZ0Xp_G6)MO!Z6~|6%pT0=-q*e=&Y8
zPw#rrA8gkxj-LD7ZcK7bRnKYYH<olxQBPvsiCw^Hdg^dH7I{)iZ}@F1wkB*=m&5pl
zk%Go`&wBsFvbPWFdSo_XR_?vJJ9@uk4_9^S<}Uq)DO<JZZjSzn1sH$Rb$VNmUDf`q
z3o*Z7CCnOKiti`v9i>wDdv+c6YU-u#<j@B!yYHE9kX;RSq%B{U6Y~x;X?UQk(@=%g
zR^8S;sQVW4Ey>iSg}uS*AEoFH6u-ijWnI?Qr&VD1m2<i`ww7TfF)_LavtD4oqA*?2
zPzm<$P_%B3!*i@NFj6<^>@)1`)(G8;KZ~%-ZXvoqObam&+daBrQ3cqbnZK@Q&0`GW
z?a)1`m4{6zZ`K_OeT4Z?JanIwKEUowxaz)9ypOg2S*5ERa2JzlUZGo^mxHltEp<!D
zw=qW9BHg*Ix3IB1Bi)#sEbMibp6;%hOblGs(iMAN$M_PK?s#T8R(OJ;n?II{Ssakl
zEm@m_CHqM0GSjbOf86JJkB5^mf&C;eW6c%J(|loPPrZcg;{D_K4PU_gnO!_{w?xcM
zs+H%Feh$+b`OYgGO~9HuzVJfV$77=U54^A&v6$wYx4hD+Gg!)#a^Cih5=<uhInVBn
z2>b8K6J9t8$F7SX@dkFFSncsUyyC|&*0nc__emaLz1z}wR(qnc@2*L_&KIY#f@O)k
zR`x0Eq#%xGbmRmkWQlksAC6;hDS($|bPV$xJHe~Qj$q}Thk1^_A~0TkC{M;V99yu#
z<FS*%u#Cq6yyGLG*vrhFJnn`N?EU#IJhcbG*el@4+b*{s%MNqnb?w`W9rbhMmA%=G
zEplJU>(&p#zN}cr+llVNb{j9|X|(xct?EJ^e}RGQMm69?XZT{NquM-Of)CczuFhln
z@4zUZm^{yy+cB+|^1MdwHca~gg?As`g2|^4c(rYtu+B46+?7rnu{*~{xZ^jyupPVm
zxU*DGY;0pU*DKf^i*{(^_P<|;4VgA^zb{&gZQwL;85h=IDKd53OJgqB=g}(eo*mBE
zXj=srDRso8>Poo1x~s9d=Y`x1u>;nTlgrKgYljtFzRMlhuo63r-sHv<uD~=8rE?Ey
z*<g7-$=n<0a%_p)1+Ly7D=fn@p4;bTiB0mvTuRXr%#IFo59nB6VN)l$9I-hT_xlJ}
zz26MG^ywgX*EUlurgR^7;)M`9aAz0yyP+|*{IU<1mS~6#!dto6G#|Sh>cw5R+W-@I
zujT$%tA}MdIdNZD>tYJ#cHEFGE*8jH&fTr3gJn@HxOYx!VV?$tT-)Cq>~E6+S7W0F
zHdLv@buLxMI`Y`u=f*6oJXM(suBc-15(Vx#vI^#On9BVd&cwQWiQG#qO4zYA(>gKk
zirA3FsLuOh1<YHkUuTE0JobRvqhpyYi}ek*>G;UdFiumGPTg@Tw)9Pd&bcmW%;r&@
zPU<!?CcIj$Gge8$WU*H|*On8pFQKJ6@j3Ho?6xAE_ZoBPqE&f1+u~->7smH=%;u)h
z6)LxMHXfQpvu4wED%!@;so%*uV9OY4TX#X{%-az(_-VXO%ZgzX&lKw*4+qisSXd`q
zZvcgloYJ{}r4J48J*s0V{|{Z{5~d>y_o6*!`*nn4J?L3hpic6EZd8}xtFx)~H=5bK
zRcFVxPL%%9OXq$~JG$@bS{-+%HuU~=CmoyOU+Awhb~=YGTG09M<vNo&&8XZC3!Qho
zCX~F|MCVWPcl3`DUuO&R8~U8V)lrE3ik_Ne>oCa;sGwC@Cot*@`tq%U4srYw>imeR
z(|hP6T6Be|quX1HvY=`0Tf0A?L3>8EkNtX&rn>iQU)cE$tytQlJ=0KyHgMXt^ESRk
z8%WLC1s~p^6+I2w<aMvn)VezDjLHf$u&`QN;#7{Z(q3tomc2xauu^S%`xmIofg){s
zNeNoEAy3<A#dFkX`91CPPoJUD+PAcwmp?_z$Qjx$g@x$ApJeTeR!>m*j~BGfp5&uy
zh4I>IR*zAIRI#?(lU#HVfwilx9--y?PHA5$e1HOvquRO4@1rJ5!?an??xL^Q`?afA
z+(FmQ@6xU=xs8@~_-L~nvQh2ot=f;uZ=xX&y|gboXQ9~_*J@Y2%|vTYIBBn0e;w`g
zv(r|oOGmpMmus7DPD8&LT4-NrOhKP0m}oouUPF-~18t|aWYp%Xj`q2|N$9U)wzko~
z%jl5|Wo`Q5OXw)3pzSbu0S(+w)qVjbqA%Qu+A);#sEoz5R%ZNJ)Lv~=i>jJ{1}+G3
zK23>3kN)h|D$<WdkCwM-N!>q#?z+{ab<I+O+Qu|!fl?7lK3J!f=Zd4xHdJewe?(C~
z%U4>{I}o&Ay;MuN6QH3pg<6qe5c<6(SIc-R3SC-pSIZDTjh?=BQ|pM*DKz&?x|V#(
z3G_=yvetkg67BT7prxCC4DGOp*ShX-6s=PgYlYMtM(<7lEo?^wdicjlt)8w!s8Q(=
zt!qca(DxY!wXRAXME%fxTAk-Z(B|E{w4%5N&~<Bkv;rUQM{gN#)w*Q25AB!t(o*@b
z2j%y>X|?$7M%R6G)SCDgi26NVspT8J3-!CSOiM{I0ChjUSW7YEKh)S;sI_ykA3ADd
zpfytNgFevI(fYo5C%Sn~T}z?M8|`UfYQ>${j)s)UYkA9WLz^=xS`q16(3KcLtI=XJ
z8nb&!Gw#hs^tH=~X55YqXuqIO^IM-MN}+XY9!5P-`9H0iJJj7#!n+@u3HR5b?RV=n
z>5gmB$8oiqO^s{Nh|ns{v4gItjz@*2pR^15%&bI{nc{>xDi&(0EOA7O`yXlUs$PZi
z>h5UH1~{NcA7yF&p0q=Y&ZTK`5?7)<hmtf?jcrldhD6Pf3L8{yah#^a#~M{;h%^UB
zm!Y!*kY@H-E3~2RgytP1OEmS-Va=(ECFrJep_*6xEYOLty_)c(IU4I3pjmWr5h}lE
zr>3pB8G3p_AX(wP3Htq?ho*3!5Eay{(Y#DHMt9v?t?7Q<5RHqq)!b+&KyL<HX=eQ}
zK<~MkYdW6LM>7qLH5ak;P!UyMb6)`u_5Q7;*|&*{a$d7E%Z9YkcQ+WCt>?ASU}Qn~
zX0awZ;V-R8`>25)wV&rGg|pFLT9ce0hB|69GsKb3Q$x}3e>o!?Rnccfzd4IWl+j<8
ze{l*gG10Lj-#PKi80h52FPw+p6w$xtA2>Rv>F5XgTTYX<0-E->jPtup4)v=p=Gg9*
zMdfc7aDK_q&>Z|B=i@ypY8jZrQQAO3A35CMTpJ~$8rrFx!&jxy!_x~ceD)-?xbYlE
zu9JWc6~u7f#mpnD3mE6C`5a<$D4MhQ>kMM<9?5Bpnnv`DBRKE%rx0ms2uI=l1oE|g
zHz(!rICACXf1Kl-F~lX+o0Cy7f^?qP#8C|yMk2Pla~f5KkbVnSPIt)wvQu#t$9Zo*
z@}$>>)34Nr5Z^B4bUpiv*kqY;gu8o@Kw!uzQT&6P^3mm_JnKf#<(izgyStDRDr%fn
zjNizA1Bx7KNe8m@J&nWJ-;PXXOL0!CwjuY?Sq<azUx?R#;~EBGEl9h~phl?XPh_`R
zuLh~Q327MY(C9q=16fw{Q$v;i9TDGd)JXi&h*YAVG<?vn$e7=IjUyHfh>Fb{jmFk5
zh_32OjhOSF5$?cKjWer0AqwvvYt#?cAw4(mYlLOiB2PfJ#@0<Akno+?HDbs$h?dng
z4Y?=pkV2(P8sGL-BddE8G)CD~$n)0{4Zru52tNbSP=Vec(8<#pEQ{C3+s(%`_H|Yu
z#6^cRD9PoB5iM9_aD5rFsy$G{i1-q5EAiEMSWt?ry0T3J2`)hl!#8MT>O4p0*RIo0
ztbc~Q(RbFUj(Lilp0m^V<WPj@H7?f>j6Xr1=2~b}-!DMyV@))k1?3|JL41vI&SQjQ
z$JKy8=OW=O4Gr(uN63=_WsPXZhsfV51&x8}`v~I(RpU|qJw$Mts8JGn7cto~&1MPi
zAi8Fw>=(aoBUEZX`|;Imq^YHwJ+}E4l3CQo#uaZO+s-$!cU9j&X7)F*<M2!*adjP=
zyy`l_;#9NW&ZHyp!xiiwMQO<JyArm|(Nx4OtB~EbI0ZR-I+xwrcNKZP`7Yb&UNX{a
za+6)UKM5g8r?WEzR}flr61%qZ5;C8k$X=gy5$TGHW3vJ;Af-VfwwZ1sBC-YSi>>Dn
zJC&1cm+NPd-@S*~E&&NhbVVrp0xuq+UfatyYl}rdL;zduMhx=DZ6|wO&>6&uw}t(|
zK!PMpc(BvDM9ACPHSFRX92vf~n#~Wv5XER)c8eK`aJE>nI|gBdWn#`=UH}lXlrg(8
z5<*(P>9OC~Mk5a&X|YMfC?r(OV#mBbg=qRQ*a0yok>aItY|QfnvQAE#J*E<gylb6P
z&;Nc5u`QZVf0=O<NlO?~*Vuam83_8T{?ha?vSh_?^@5RbWG~~F`grjnB)03Dx(E$J
zGD<$H?^<^dxp|>RJzhB!xwgMjo!oQ)LF~)atFnTT9je9ZO`-b{-QIk4+hzNZA1@!M
z_Yn3X_~qN`9o4%LZb+uO>7^j#?y3~^^8W%6L)K;WTgJPPOMlO*e;xHlhRe>VZz=l^
zS$zdn=f(RWNJx~rjkhn7x9Yh1bps#di(0t)mZ2RB{Ti&k?S(h;=Vg$3cHDO4=OsUN
zrybjnis0?)W`<jltM(h!_l#{u0#w$k_rBVMuzQ@<OD}9hDoX6tTXt<gd=stJ-7UP3
zo;^#{Wk{aL?iHr$j8E>!XGMYfzRdN=;tsC5{NZ&7T%@5s=eQOrk5f@!sp^J|_|w&^
zf4d^;mNM#DMJ|X5jimlQ#u>3_o@TA`bwZ4CM_FWZM}&d*vs9&4BY(E{unspkAO$Av
zEbTk?$RR>AOFh~S(fZQB^4qu)d7fRz8s^&~>rYj)>Zfgx8jn{j@<(gLUbmD5-&&5`
z7%gP2KfMf@c$>=#+GvH?rQBsz8(JdA!fvvn=a(SqtJ7Ifg9Y+THJSC{{$k`!cOoko
zH%DF-$FVm1E<zqBh*+_fX2`_=z*3@{B72seWVQbmB1Y6BEb>cZ<mb0gR(P@zg5TTA
zGCgdFXh8uiD|Z2sy<sOSUcg6m^|!DrNCwE+F%Oo0vmVm-b`2}ANEflYwwg6~fro%l
zTh{w9E|PC=#Ts3wgM4F{vkn+)BLnS5tVPmV$Yg;Y%b|^f42!i`880-D7H<~IJ(Z1=
z2pKHbQ|d_ktSsxCHw*EsCA0X;)ezG4IW-zf70Hg6P_r3RM(mu1)SlKekxJFSYN7%L
zvZ||7E#s0B@}Q_iP3D*)A|LZjt#m6L@!9!Vt!$YBl5SF?#$?MQpJ(5w<xa^WlOJBH
zr8UtIM#eL>#!?xC6P~Z;f1Qf3RzFa)#3+cg@@=*4d!>=i_Umd@YspAq{xvm;nG|vg
zzod4NNkS~Po>l7~BOu@TXVfnLn1_#yBWiIk=V0R7(`vOhXJIJmn3{j=3_P&!keYq?
zG`z_=SS@7R6nvW&r1pE|Bs}oVSM7oR1Z;F?n_7k3IK1WL1~tL(D13PBI<>~{BQUDr
ztoF5h7#97pQ`5gY1fP7iT&?uNARG{5p?2%^0K8&{iCWX{ewbp+SM&GmgI`VRs99M5
zgO66R)i&t;h1HXl)k+n5;rsg()J{zFz)P1?)!_DS_yLuu*7%_d=6sz}J^k!AeB#!K
z>cLx`@VldZs`nE+V7ha+>I$eGc2;RqRSRi@L)(9-+IzRclDvA=CoaF>%W$pgsiiIO
z6|XAQc-^1y8J!B%KBZ<jtnayM%KQ)5wd9FvQr~x&8TUxFwfP%dyW@`PiJC?jGRji*
zEBOlZCQ?-s?>E4OZ?32+r`5xDm(HuUCVYXP2F9w+L7!p11+Kb3{1Yr9K&rgJkMOq-
zk*b0%b+Arqgz72RT6o)m5LGRk4=`fAM^)am2F{@RtFGm~hjZ(_RqK`C!TC2fsXnAu
z!*{~nRU4+?!WZpbRo4wv!iN-AsVa27f$e|TsA_+I4HI*gsz%kmf(wqBsT#emfPI||
zRrQL?;R%MW>Ve!cSk%H%CEk7sQ|_y(cBZ|6Po7j%WnC_XTU}|YSK>=x8&xUQApAKj
zZkthoqKe_lhhr)|N1wryrw3Fr4nBo-*8Wksxwi;j&gxK^@Gpd&JDOFJcRYcea=)rb
zHW$EF(H~V_dE~>I>)xq&x;=(RSg%zCPI>Ulj#3p5`&<~xEmA4Bc?4TT=c!;;58<zC
z@2On0cmN+_-BKAcyARK_r>mq1@4=@ZC95PE-i7;4Ur_mFa0lM(7O!$lF9&|0Dpv94
z-G--Hfl91SHf;0Yq>7yOEjaY#5tT;GoA5=KgDNAOEcgL)pNcQ%2K@YIfQkwy6E3;4
zQ$>Sw9nL+rMJ1Gz0Vl8aRH198!$;_DDzlntu;cgDDmL1wu=FikmDf5caB;YmN*eDP
zynCg&%4@x=Fo|ZYV#7~{6Tj%G%o--aY8hH8bdxJ^!U2{_=%UN;q!mL&W633WJ4sGO
zb=gJuP7PVbZ^Z?8FlkPC#6A%=4w_K@=5!w3zGz5Ue(gE<#8j_xyysas;dQ67&z1!E
z%DEQh$er=<g`MA&+XLcYl>b>dWnV13cksRPjj$Nl{`ni_iDPGAS@BEdtI-m;dc!m2
zSdkcx(#%(`P7uNRUH6r@UBTfOx!KAV85rz-`nvMY92Bl|xu*Ov4}o16my|C*hvD2G
z3CcNd0IYaRqAdFnf_EK4l%M{HhHu-PR(|q33T`7GQzj0bhLvi=l&{U6f|n%kS4L>3
zV7I_P<wDhy@Fr7VWgFcS@W%12%5sY$VW%=LWufhHSQxujImzu9EWO1^dGofT@E2`6
zW#8RL;49tBlnV|YhCT8YEAK!e;K@@$WsmdWaI&+3^0|yd3uFr&W$vReIKNR{dG5tQ
z*gTV|Y+M%#XB?1M&iWMsOIuQuLk17PzH{?TgmeJDQ#r}}tsD&hJvYouHrNmIcKl-|
zFWU#N)9Ye(yX}R8|NdfPK6~KP1>c!rVY^{8`U~?m5(Go8ADD|S2f|@WZ<*vfyWmaV
z%9w)E09cq=%uM>^4^IXcFt>O82R~c#khy!t4?Z+=n_0&2gE_A=nZW{I_*r}kbJt2A
z*nR6|=Iu>8;d<?JOxxfc@W!q)Ol{a3u6T$tJ(9M=Mv+m>nupt9)ZsWYxpFJ~NhX|`
z-?9Z(`xwmBn%E3`BnL6SC~byM1^6+)8Et}7jJ7jP95=#`2RATld^W(PPuDR^j(Nc)
zurqV|oF|;;X3rGe^?<K2teO6A+~E`7ESQqk_3*muCd~Pnb+Gb&KC?o79b9Y9Wi~8b
z3xf$Z(`tho%zvrO><nE4mx&daZ85H}mnW5JcH0H6S0gejUpvDdKc^TE+MVE%n<I=4
zq7%#w?PKiYI>M1lyBRk2tKrwvt&AOht6*xy4@Om#18f&l&k&{B!@(PB8Rtsu;8^u4
zMo;rfIJ2dkaemGgzJKdEL!`5iL!U6J9ag}ZOCK?I?y`a7r*jx9Fl#uZ{01ZV)^d2&
znN-H_x65EzuPcn)UMsjt?L4E3ZUsj*$1uz-EMY+w#`wKuDf~J(n$dG&3GBT%lCdJq
z0&W`*XDoP`!TzNO7*$>7@Mml{Lt4Qcwq5rh<DA7J_$tGjv2VK>{O{{V#@T37*fMQB
zL;9u(d^pI3@%Eh%zGdvd_&#I|*A7@SY&4AFe@~V$x>p&&geX%+$9_YY<|tq+N)*6U
z8jtbz86Tehpuu?9ZUA>&RAF?;8^Gl|=!|_<`tW7048z7>5B~2rk+CC27uLQvt@JjZ
z2Y(J9Rl-}iaMZGXrE{`eSaY^psmD?W&MR+IIv=17+e(_0MDbd1iF<=m^;1oFiE^Ei
z?{5yA)>x&qQketKr&cJ1IB39I151>8LfP;Q!$PI}YwB?4zeh?Rs#vhr<2y=L6Ke3f
z$SkG5d^Pys$~2|HEvm4Xl%(W@tH75l&ntE2E5p~~VwJvhFyTuZa3!WH6BemKN@>mv
zIOIp9QsglucuhuxQbx8Stg$;piS>;Rw;JtHYLcbH>3#nx4cIEc8y|ZsZ48r#XO3@D
zB4x_K*KFOD2=%hCInh<gT}Boze(j*ty@Cd>jImMr7$yVfdn{F=Wl>?CvYFD^Mhc95
z6(|KNP~hfkJSEX;Y1q`Cqcnb;3`gjzDm}R`1>f(cE4^wb!7cY>l(-rsm>Nz}s`etn
z`j#__6=DLsd~#G#_QgC{UDB_ZJ~js&;T}cQYz|mEw<{LxnFV}Wv!Z4C43Md5P$V}_
zgVu9(iaf?N$lYA67`Ju`98-U#=z>iGi>4AqkJ1Uyk-lK6G%*h119KJKmW%_T;I5+W
z!7=diPnKeI&L~*_AWf0pIRZX}Cn^5rjsO?SL`AmmFvy>XRlJxy1lZ4UMc;-&a1??R
zk17v>%GD<ne|QZ5Map5ta|!*xqbfx4!uvje#_dt;knIBxJ^d9iw}0RxbBAJt<S+PB
zze({yWiOaaa#ysb_JaAHu8K_8KVVvWm7<Nf2lTbtC_bv}28~%u6_3btgQC4=iek4e
zaMsvRu{-8B@cqYAOnTo5c#k-Wm+76LDMD4T&8q_>SSl(;U1$eZ6Ecc>8rnepGm>H&
zyA2$OnxX6awt{i{G5SQtFK~)9K<9L}fYDby^f;pyut(fZUw`l?_~6z|-|@H^n8<&n
z7fv(*<U<{Omt7P1aITuZ6Z-)en_kgxRDTESR7>gBjPKy|*Fw7X_HQ67IhVd6y%ALG
zyi5Q5`zvVFx=Fub_7!xtq|wWcHGrP$Np!Op^`Jd4k={eC2lWPV^kJ_rptK98ue<sg
zq~$>Lq4rPU$bl2|F4Iq7wdrBHapXrp?GK?pFRud?kM_`073#q82!Hzf?X`fnbO+rn
z>jNks-9%R%r~x|*-RX;LYd~+LD?Lf_9z@uzqI=fA0|V1G^ewvYz@Cz&^qjD2@G07i
zzP_XiSUDKdSISj^^F&?xY45k7qntyRy<G{+Fjacj*c%Y$tVn0NyaCx18a?*XYw)#_
zMBmi;3d~7n6oM^Z0nN2z3bl9zu#g*2KpM({!}}fuOi&J-;@cIzM3w;uk7k9#)i1$P
z#jgtfnlFJ)U7bS8!54sZzFI+0RtlOnyi%A~E(Q0Qr3!+*CE(cSLWR_4&%v^bxe5XF
z=b(S{U4<jNib1;SO@;a=&wxuqngTBO40K*jQb7Hmf>YZP73vC#08KqkAw;eSoNdGv
zwgwae`D92Tq3{VnyiX{o(w~4n_F;uTK?Pvb_Yej8^L+5|>K+AHIUh*v^jBDY;4$#z
z>`>THkp~igY*Kj0$pbal+!cI|<N|_^tHQRLM?k2#O5r;H5%6fTQLqLN!M>EG3f%7x
zz$qUyg)K`T09?~h;akFeAa3F*-0iss;FJZ}$>|<A?4zo%BI7Rb)l^iNoW29>n-<(X
zx8DKkDI|q}{2cIS=Zw4@BM0Pj#^j|A-Ui2h^vk=w%La?C^~kpvW`oup?egWKTOd}W
zS$?$RCNTZpAb-s9Ca6rVlXuR{0^Z)$@`1!G(60VUzRv#!*xgtnANw*B{JK&oe~Ft3
zHg3z6{|Byv61BVX7h5v`w;@aZ%<2qq>Qb6~&5d+WyE#eTUpgIVs3gj-+M5RaKF7+3
zSEYihiMV{fFcs8pfaISiq=0Fq6Y^gNuK{jdg#4;4*MQyG5c#R1t6-DI9(khHRS=-y
zFTV{=2K(N7%TISEfjzOC<onhp0pGRm^5&1O0C$?J{7cm<!1AqweEO-&Kvirb|GxDS
z=yP5wzh=!P@RDpMul(>LI8z~zH&MF?)+0Rm3sDyUbrnZ`ZD%5QHm@S@>7EGol+xuh
z3(f=CC>ePt?eide1xemgd=9LfnwC2<a2C8P8kHmMI14r&@0V+-NC2NKd*o!z62RJ#
zHaRRQ9u(&_$*q@)2m0X+a)AfqfOt`zT-CQ&(DtuNF3LF;Sl+9U1GzC^0n3v6q!j}y
z4GZNWV$J~Ru19hK;}Wpq<{i1TAPG1Sm?dZYNenLV(&VHa#Gs(%ik#U45vWZ)FLz5*
z1X_2-%7w(@;2#^8L#8k=^fg+pb3X<KE=9^EeM7<TO%Za*ZYZc{gvj+gML=ooZaJ|r
z0@CCElRI(^1}E2f%RQ2Z7y50JoJ}+U?8^0W$^#H+!Cd54?1Dh*Y6rR8FVSEN!A9<w
zYc!B9T_ShpSrmA9%2e*JX%yIKEs#sOej4<Raph7}PXjbxL+;O+Q-BenA}5|Z36d7k
z<qjV{3E2Ora`(GWfW$jQIV-;tKziS_?83qY;Rd6!OV&n$uWfy@w_hFyRvF#0A<K?~
zc;7bJ=m*C@i$;@di@`Bq)L1W@ka`q^UaFOiQ#}gqY^;*~7Jme^DptrIr5pi_n&-0r
zL5G1&%oEw9i3s51`bbtMA_7E`@5qkzhJ%E%8?qXE!a-_us%*lqL*V9$E3#fY4}t87
zbFu*qVIZ?0Mz(B27`PIF$%fS&1o)z8*$}sbAoTBX*`n8>z%wUYcGK!mV7%vmtnG^s
zFsHj)_K0l=c;DhDJN5JcxR|nCwszS8u*G|$>~KLaP*PhjyJu-Ic>T#)R`7T~IDFP#
zcA3R~z*%oCdpUO>D3Mtr>$rFy*#6o?);@PH_y_Z4V;1iPr|r11`gwZ*d73RNzhn;(
z7b?p-=I;hlM-*hMEO&zw=2Y3#!XVK7mmvGnItXmcnW9-d4+I6fM`*)#fk0Wek47rr
z1%iKe(fplvf#R#JH2JCkK-u<#CgUCe)+yK1Hh%O6XKFvtdbjw4^4PbuPv8FoqpsyN
zn*V=*M}AIA==1|?UKY@H9q<GDPd}t#gT4S;o<kcw?hBGeGHC^KJ|O#13hfo{10IE3
zrtuVfz+=O6v=0||f=3-^Xm2%lg6s^G#=N-$B>P0s?wIZXnEG*A;uCKW{N)g>(%u`m
zoeQR|ui6gu)(6paHf;wJR6p9Pg~tkSDz?$`_HF}bp$)W%p{-!!igh#)wG}9iJJFhD
zwt_c#cC<4Ww}8ll%V`*Q3(z;Vpw-;l45~YYwB6R5!GY@rwDoT`0gA5<4c@c~q^PrL
zl-7;F<O`Gb?chf6<g7exdS(N#Sx2EAh}{65Q3y1l#s;vYd{V|b#|vaf4a;0!?giAW
z|H-U+>j|Kd-!it_Jwe;UUov>N2XHv>T}JDK2T10Bks-@^fWNIZGS=7JflX?qOo@p*
zK(?33oGV=qUMm;N<aw<Jq}qHLz4mnr^YVdA+tGC()cLl|fXq5@m5?dpp0XBH6kn5>
zT(lN+9=jwnT;T?!EY8ZT-0lWA|0FW?f7bxB+lWjtyaw0?o|YL@TLYZ5kI5Xp=L%fE
zg~_a0?FyVP?w1K}bOCmrfigc1x&RAVUzuytE`a-bt4vOcGmr&dGL)sxpwDKlOx`;u
zP&4W%b3f2&Vf<Fgj7>X&(+8HxBwTa^>-mdij+#0GR;#hh-8ZX2^EG`LbN|&Kb*r|F
z)YK~A%}|#yxVQ=^y=TZ=Hd_VCMRGD*s~o_=RnjuMgB*a`%pA3R-X1)CGC>WyW)HT7
z4^e}c*@FS$U+Uw}b^!m~NnL-)4yasjp)OUh18F<IQG@TS1o~>9sr{}i!Ogn&)QV19
zz>9rD?L=)slJiUIHeFjFM|ehMm8}4g&mL3x{wqN1k^59^-Uc`?%BC((w*fbMGN`8Z
zHef-2l6t(w8f^8uNL2#XAX`0wI>EIDBcH_7MdizZZ9GgZ2wV<;>nZ9P>E)o5c$9iC
zdl{H4K1kJBy9}5e+eiKN*9!b+zKhy_)(XV^*-7<SVg>TEwos=VEWuYlPwK=;OE9MH
zMs?J&1dPwCsm&Ejfgs+N`g-3|u-w&(I;*f0I1|mO=;I~8qu7Y*?Y#tSJgP^HnzsNO
z7im%ZZ(0D49yMz2dJEuuLy1~GycjI=m8J5oEe3oRnOeJgF;MzAOR4!|4#r}}De4!@
z!B?k2%HtL0Ab;);CADJ_h%f4()W<IZyCQy4e3vZ(7AB39C9P&)uJa>hd#o9Flm3qK
z&e9CTc)zA3{4xb@$}cDxv8F(}riemVW(uB*@+c46OhA~!J<9zA6QDhHlQLyv0;(RT
zQ!aN2!J*J(3b-f)%7P1&XRCxD?^hgUb-yuKe^o?bry7Iyg{5V`&KMk1I7!K$Gy>$x
z!<5L|M&K+6rNnMC0%|sUDSs(OAZgg2lJdk5u<q}mT-##^68CJT^r#sE8rOp&suY0J
z-&`pXkpj@0xQcS$NC392UqP|@!3U)aKm$FV4|HFcQLOCw0EslD+#56iKNss#!m|v3
zRWFBvZ8HF|S*nySSp(4It4K*M)dxl_8YMYGA4JrVDBXO0P;_QSTJ%E?OsyW1K739O
zET8F@e(0<RA_{t>ZKicW&cSwRm0VrWENGUt-Kz`aTN|VwYw3dJSL>t~-oJo=P1Vw8
zV|hR%|4MpzH4kLJE|I=9#RadU3#GI3xS(ZOuJlAO7mN+uk-nnG1++U^(xN6Ezz$54
zuDGNF_?k)5o}M~jQT=&oW10?Fnh-0!xk4LQx#H3_QQE+g07+k3t_{qeMoQlu)&hnR
z5z>r@T0m16BK<m83n+B#mVV3E0@Eq~No%xgg5O)brHj)wK@EMA^j#lKkXyN4`VU(Z
zBmx)d<6k)-%-TVE^Cb>&8?u&$HgN#=?h@%K1_z7;no3vHX@FOn0_h)TH9%rLS9-Ol
z2JlJHke;Ax06kX~>Ddo#&^50h?RAz7ZWmFdhdtR~cQ{eHLx~Nz#?xejPwJqtZG@bE
zK^??h>mw&_Q3rOLyU8zD>fo<@8+pZd7P#{I2bq$}0uIsjWUfC8bXwJtC3-9%>3>Uh
z=u!iM+vQ}JyK3N-|8sImm>Te9KOs9TRRbd*ACi|$ssc$&4*6)QDquU_AX6|^kUgD3
z{_Um;Eb=dtRh3jhamYFHg$5PiU=Tz8FI5FpG^6BGK`OxUaum5!r~=A7j+4`dmB9*X
zI61pm89aUwOrArPfnj72IcvQ#xN7c4PF7V0vOU|#%|Dso`1K9su-i<~>b;J<A%Y3q
zn9gLxmI)qI+mVS>CQw3`lj}Y*z@Zfu<bNp)P%|tfd+%ca!+Qo~m8A>-f^^6_1O}+r
zWRoM`D*?lLCRrz037m+RC#&sI0+r4bvd<DFz?_?x8YC!zolhpEzI;#wnFoiZsHuwJ
zH~*iM<bWbDZ22waZKDYGUil>zNmB$_p5LW@H_|~1^^4Sv+jPKsStIo@k`CM>E2U)J
z=m40PN#(QYAg}wG)crpS;8#Yz)M&8+Q1E^r6&tSrmN9Nih5x4j{Hv}@-CV2yaQK>(
z5m^D`SYMKwZjcAng9%cacjUpJ9Ent1lsusBLZsGjkO#UNr=@ln$OD^CN2LlU<-mrR
zFsZ-~a$xuB{ZhU+<Ur)qE~)HDIUvdNk#g{m1DAuhN(uDkK&Gyjl;4yrxcA*ns=ZDY
z<R>~x6=lnU;<YQKeniWH7o=rU9$RHW*)ww~MYDw*VJxLXStvKwmx}&L1H}t;6O%$3
zD7ea!GCD^C4>mHSj_#*{ELk}zB}W=aE+<P(YSKX5$vKk6xD1H0m>@m-C<8+N43f^>
zlL6kDy`(2%8Q`>|lVlty1I(B$q<?lYK&`rwMBvDP8Tb<^V4MnCt>2RvU#OsB@HI&(
zmkP3SUXc6}r~nIiN}4`E1p(~Gq%JoqSo!fDN!O4HSZ8jL?op^<z#)T#cTzy*L^A2#
zD+)+?bb+LoMFEHQ#gn>G3UK6#Nwa|zpxg*Z{!SFocJ?Gm*?<BbxgH^@P$=N^d?+cX
zOB%Qq?j@0{q=8ac0BPusH2BKjNm>*y4bpyYCKZQCgI$+BNS8NC1HQ)^(o0Ke&@H{1
zWX+Zaw@X%#2(x6c_oyX_)k+2iri(~XugRdT!;oZghYV6vbV-(H$za=NO_JmY87RuD
zk&Jeb7tT?NBn<~LIDLvn^5&Dl;w4g~E_pKO_%lO%JuC&TWR4LBze|BNI|hg$<x*gr
z@rP)2M+)4kYA1RoN`cLAGqLcb6d+iCB_0fv0(S@Mh)32-fi1VIiB*<TVD7(H#891u
z`m9o-KTQg_*A^1550k*KD3@sQlLW5V-6b-sNMOZS7SSP}1e))s5lhoa0NR~IjEN-y
zu2v%P)^QSe@g<h16hs1kaX7Kciv(sIA>yZ%B#=BENi-6YfaT)|Vy!v})CGqSUr|UP
zSa%OmW|Rn|zW+zO)=mT|=e>zhpNL?o+a}_JG9suZxD(BCiNL?eg*cl*1Y=<iM9z64
zh!NNj#V`?Qw=5w#Mi4>nWmBR@AQ3ov2#DF6iJ)GZNAz+bF5ng#MAzjD?T)Ar6O4%f
zH=z^tw1_~ZgG!W9B7)3oMB)l5A~4@HO(+>7fD+kJLc$*ca4YX4Jp4%j^(VRs+Mfx)
ze{mb3sgeMCyMGXRo)f^)jCz7|9s$g6t0fF%6M#gqits0u02r0!ge4aVAUXOup*n^D
zcvepcxiA6T{`Zj36-fY#Zsrg|4iP|s&kch8J_1;wl1kX+PXJ}_E)%|NCjb}p9O2>y
z0(fT=L&#c70A52Vf#gI0Uvi=d4_6X^cffJNy=4T@q#jNfU%c>Nb-{%5CIrwf4kDZs
z5WpULKf+^O0_YjrMzGN)fCCRU5R^0spl|m&f~6V(9MW<o<S+?f=!+d8M3DfF#4RU8
z%M-w;qXnUbMgYgBg@gnu0Zil>5aOi?;AF54;fE9fO!L@;ND^UTpJx&Ri3BirPM(lP
zAOL6$g&<hSWApP+_CnAWLUV2&YMq&fwocDOrzhv3P2=-W)5tueIy4Uv`sbl*z4K6a
z*F4nOJ`Y`NnTLkI&qL&fdFV~uJY@ZD9`boT4=sK%4;2>8Lw&jPP{W;hDD1{O^z_<1
zlz(9!3W%MDN|AZ!{fT)f_Ru^uvu7UC@|}nJH_k(c*UUq=SI$H67W0t4U>-WanTLWD
z=OMb(JhXpo4m#R12Q6-zgVI0DL8UL}poF|RNHJ>;T778_G7!x{Pmj$(b9?5X(XDe(
zipv}{V!80GKL-^l&q4a6ImlsP7NY;0h2r1MLeGn4q12nR(4xdyC?a|m+7mnr$!(p5
z0#?mJ`%GpbE^8J#L!5=OdS{@p`WdLVbOvJIo`J^C%|PN4Gf-u~4D{4(2HLrJ270JI
z1Le<8L&3kNp}P0eP<P%ml$$gS38SZ>t%1|fk~P!NOOt76PH7tYH!=k!G)_S+#ZypQ
z+7xsNo`R+Vryxa_DX2j(1$oe>pksd~A+L9n(2u*55G!sHB8N;und>H@LE}kih&Bn`
z=$?S2D<>fK%?YR(nSeI=Pe3PDPCy$pCZO+Q<B;;_acJ(rICM2;9O~LV4s|+=Ll-&Y
z(8%Z*BwaTKz0DbeR-j|he?DW7rR5k@tS|-*caB0$C8N->OQX=skWuKl<0!OWV-%_!
z7=aqzj6j!DMj)Ap5y;qe1e)cHK*+!_RQPHbN=q7stU`vNX!~I(k~s|Nbq+yL;Sdye
zW(Zola|n8BG6a2_9fa<F7=%pI2cdwlLCD#D5c)wMgmixnK<xViQ2D6^V%*vRNT5Cd
zb#(Sa8y@#VVW1zfbMJ><u=}Bb&OYdKZXdKast>xirVqNV+y|}s`47st{SUem@ec~J
z{Rh=b|AYR1_zOL~@)ug}{}<Y8_!n9;&<lMp?1i+TUWnn+3q6tVh2%f~fmD+JK=1wj
zKvw#HAg`VtNb^AtlpN6mRa*5xx2C!wtI}@hINS~Gcj|@|sNGONRTs23whPjB?}Bi8
z7nD}}8`^j7H`MO+8&YEYhW^!cLZ=o?C5k;ep?maB$i1cm%82cNvfMf#Z)ykh;#E8J
z6>f*p?b;#sbQ|PY*aqnwZiDWbwLyP+TA^=Qt<Z`8TA_FBR;cFlF9?qR1$Daof~MzN
zpz@*?$R@l63N&hg>{@?9RY^Y~iq}tQnDP@!ENO<?4mU&XM$OQrmL_QOViTmWwh8(?
z_XBc!`~wQ#`vY3b`2l_T@EuY_zC$xhzeCAg-=OZ~g;@6uN}6qirXDmxbpJ-^lTst(
zTJ{w>82%M<;eCZ_>lz>$Xn;n{8lZE{^-yzcJ=A1f55;wTf&N|m0?n`b0+siDhODlA
zhJ0K<Ll(oIpl4~HpkcR9Q1i$~C^G#c^xEwsR6bk>g{Rg*A6@F8w*FcuE2$P@t*V7=
zdp<zS^B<t3<sYEBmKx}(s0P|>S_7qjeh;Obcn_`Bc@O2hdIvq-{|-7ye+T``tA>=e
zRYRRqRnUR7DkyVR)&C5gXIRf)7{*0XDN>?EBAY}KLX<M2RKLCV-upXFAtQ>SkVHeG
zBq5`uk_IJ7Mhgw3Bt<CI|Nr8C@w__Mxz2Sx=Xr5I_Xiy7s06NuD}i)zB@jNV0CwUE
zpqWwu4&5jR0YT;9Uf&bYbn*$f;r;}8z9<7iX&DHaQU-dmAA>c!9)p!#rJ(gtDe!hJ
z1v^VhfH|cEKtshKIiVQHR~3W7nnz$6{}GsO{0L+x7lFaGMWFBHLy#nT2!<v;1f~}Y
zL8VtASofj;5P1c_ZCnA!JM#d1aeDx2pWFvr(tVKIe-C6Gxd*Vb?}6L5?t;?ocR@r;
zKIoU{gXt#u;PbgVK)C!4NGZMz4u{+Z&Yx}pzU~%an%@Fblk$LQc^)tn-306Q-UQd)
z=YnU_T#!6=1I#;d1K?)g06y1qz#H!zFz4xY;E1~p$~&{cJY_amIW8OgIGzO<_F3TI
z<!b=D@)~F=yb7jmzY6}m%mgRNnc&^$E8vy<3J4$004)bIK#yex$WFKnW;tI5K3CF#
z^@?<GCO-|-Y)k`p%2Gk#u2gWQE(OG4Q-Dv)C6L6p1hPI~1VYh8(9)L-#;KFRt3MY2
z9=-rhjwJ!z{v<GMViF)8J`b>F=YjFDM8L2}1d8Z$z+=iea5?5IsGM>ZT!=XX=1n;R
zh|vka&msY|M8$)}X7OPD;nSer_%v9x{}k{Wivz}R9MJuV1xcz{py)dZ{t8cmm7h-l
zN5%<|-y8$RV`ISBi)fIuGa5`SI}YY-JPz9L90ORlV*tsB0->{`Ky&<2U~734j5~M)
zBn=$~|F5%yu1|-+Inp68R2K;>w?%@wf`ee2`#~T{KL7&k4uINY`+@mb1Q?V@fYTk}
zpdItSDglUJ55S)+6j;nc!OLg_>==cCTmpk#tq^z}2mzai24J+z04^o!L7%A}^lNk=
zqeBbK_i2I4BMtbnR0HT|)!>-18gOMQ@Uuw?R&7&)xp@lk*hv9w56gl54;gq)kO9v!
zDF|FH1v3*QAa+y?ia26${<#P&StA0%3qn9P7J_j?0SK+*1A-SHSYO})Xgm+ZbGd+C
z%>k|M9AFX820edR03oqJ@gpX<J(mdxkqmJ2GyVU+j1H7pH1OVn28P8{Q1zSwcC4TP
z!wE7VeJ6pwJtVLuhX|Hg5<!EI0NkG9!Ma6wFc^sgtadCouo(+NFJQpyzhS@}69&HD
z3<ZZQL&0-i2&jC#4=88v1GTzf(DE_}Tv!$arX1P}+~4m3#%uS0qbCDF@t55obMtQC
zdv+Iy{=O4L1?&WCFYEwk2eyN&JGKMS#cklj&j4VuGXS(C`vdmCR&a6KR&eaRA6WF=
z7ifL|SNs;R=*wnsZ2e|%>9`Nzv~B{eD>i{i5gS2U-3B0;y8&b=yuta>^}ySDJ&2*N
z1F^Yl!L~6ka6Qlql%HP%PIh^M$zGmd?ZMSxMx6)9nB@V!@K=GRJ1YS&S_xk7b_XqI
zR)B;yH(<2f4b0Xq2i?WXfY5vyND5gB(4-~6x^pqWEnf`wsuzJjg$uzx<As2-YXNYI
zn-7k?bp=_oT>;9P2aK-G1zz7>!0gp7AYV5JjC<$|{*7}6SGUdvrblK0yJt?I(b5U*
z333F=I0vxvl|6WAYY!~2cHqyMnIQh{4A5cszi_r7;p}uU^u`8EooNGJhgpNYr>6n^
zODhm+Wd+&-rvjH_Q^2%JOK{8B5=`1+0W6WppzNMGSpL%tY+GRlYy_qtHhmH(ZZ!cZ
zb|%1M-$bB0W(>q-6M*f=cp&i{5A<Rq;CXo*NN*lPAKQ$f@jFLRyND4q@a{j<<J&O$
zZ0;~>iyK0xMgK*MO8%g;27jZ=m;6S*lLt{|>@W0a*-w=AdjRcPJb=2A`cbQxA85{_
zK6JG2J38j_9nIU<i_Sdo4PAb#2OVtdMrGFB==m*QQN64SHNE%+-BI%y^&b9&zF+hS
z^~7|d8xM4#gE!hydUG3!nzo^Vt3RSO)DP%b)O)o3PAjVa(1I45x1je|H=`^{6Iy(@
z5q+Nf4vl&D79BVKE$X`D4f;3uH5#sOK<{6Ag{D>1qnmqQqA}C|*ZMlthxP(Zi>yWO
zU3-p#+8XrFKs7qot{NTleuhR<pQ1JUtI$W6D^W&e1$y^uIa*{<j%wYWply50&{5fA
zv?jI`4a_U~zd016%>GB{pJ|U!pOr=Ex}b+>holhQ99@9!&3b@ZRozGTf4YZeOt^=_
zbMB(X8}reP_&exg^=-8L<So=TI}e>vaTBfjn2WmoyMg-8xPe-_=b(poTt{y)ve8&5
z3w1et4P|CuMX_a>=)a~bXvjbYN;c0x?OZOSkzVO&dSDu=Vy2?Mbt&l5m`kX2+C}u*
z-DLFVvkPe7`y@1Z;5<5NavrsENJL*PJBRM@Ig84J&!9V*3FvE8JZf|3G&=swDKza$
z96ES679FlQiRQgIfjWMULDvjMqvIz=qY*a8(VH&E(9<iT&_x@MqSBp5P%ic`I*oM*
z70V(~7(R$@IC22ZIkg{snH+&;UJXaxZv#|Ngrb;A1pQeDqg$IGG@!$P{_WAD)L%MO
zJEBFmOw^(eEi~v?8#VgWL4}fBl<1{}3N&H49Np+4L(i<0qG=l?DBV|#)&+>r{+&X!
ze2)O#y^oI`4CA2^92Yewa!?$ZjpC>*)SS*lB@707kV!{(vuJ1qi;51gC}<svjM7;o
zG@VIA&oT(84;_!5q2ka~G8Uy0G3aw#82UXd6fM~of(Go}hoZZJQSP=NbiChQbnm7;
z=-zdK=(yFpQI^{-)UaqLx@GPTw7_vY`g!^`^oeBviZSs=&yM<`#|M2;kKQfl@y^ZY
znPwj}q<$0nxN0NX@n{2j_l`HZA!|LVy0i|Z#IHq%j(VZn(KYCHg(o`1UX4=l9;kZv
zDs+?2O7#9pcl6V|73dRNHxx5zIhy!qDSEPN3A(m%F&g)D5t{s9Axgfs0IfMUAMHEh
ziaycKLw9rLqK86VP`U3MbgH{EN}V+urJK(}XZ&_V;dTc!zSbV471*II88cDKxEW|K
zY>V#aPDiVPZO{^LYg9CU8d^EU3Vri?3VQB?C2CP+fv&na88ts=j>d<Zp><qSw0O@X
zl<sMQ-gcabJ}@#y6`#kW&DBQe-<#vmii9y_J2Z+w)DeX4_Ye8IU>NZ;A3}V-{Xu$b
ze<OSI1`)>TU&tcOPvjDI0C~E$AGu=x1MwXCj%XWu5y69Rh*e?_!qayn3fxy@g;y7n
zZ2JW%9{7Zus_R4?Zge2~j<+Kl`E5v}|3_r;+z-go(N^TcyA~wiPBTJ1*@P?+HX@n+
z?~u37Z;=OoUn6_#8<2$TSIEi8dSnCTC6c(N4#}GG0+D=rj<i3lK_<snBcFuN5QXnk
z<fdH}lGa;+Y%42AE}VOUWJt>XzsF;wc4jH^y}KAGdGrVgI8}rooQDW^T_G~Tq5#>~
zdLIeNy@yQNe-{yl<Rg);caWf8w~(4AdB{loP2@d07g2fMKnjd=kURC+2t73mDVAMB
z>NZ_P;w>_f$&DF^$Cb;-6jeHsv^foFwn#;4-(Esg=@*e_(q!cI`U^<h#3aP%MItgU
z@f`A-c@{yJpF!>p#v^HuP9s~6oI>J);*bQpSY-Ey6Ugl=F-WZ>`u~*K<H)RkQAkkf
zQN;7e5u_&YFf!BT5HkJkL8L6{0J4C-A6Y*?0vX>05I7q}GNlM|comG;|1u!tyLu#4
zuR})GYZ3fEHNtzSLKdS+<iaKeQZ_0>E)+@suO$d~qZq;c``>}{K!EJi^AVyK51ILk
zgGA=Bkqjvd(Jx~nV_)dV+RHS=l}<%UohXRSTM{zk6cMQoBp{xqcqF(Ki#Wp=<dSC?
zQr{bbJh-wC384ie$#y}=g%^8}Jx2nOn?Add%E6sT?DZXpC2Kpf!C@OR>xDmZGjc2P
zXT2Zt<NFpQIejxSg7ZP9SZ+e<i#H%URo;kd;d&&vaV_%UxEC_dXANTaV>R+9)dO(|
zU4<;1xDxq%X9YswxFO*)mLvG`rAUW*2{L#7V#MavLL`6x0>pCVd}PM^dC1G-bCE6U
zT@c1+XT<CDY@}%OEaXp*Bhq=+0g2pdkG%ap6KP4DfyDdUB1U~Sh;yPf^4)J5qWm@$
zxt1^mIpt%CtoSk+K~I_^;cLwh&kvK33x`dRdu|hv$c72XM0h;1ZmtpHTsa2c6OY2i
zHY4zad&BT;(hzKK^cP-v`8PbgeGu07{DiNb7=Vwj>WAkx^ua>ycbIG63(qL%fpw&A
zIC`WD4om(5zu5E{9%=1_ThR_!F}oeU_wXZ}NBRI$hFjsHb1m=-uVy%*p%I><d<U<$
zdJEfKe+^&T(E#^$*2A3<FX5B3>fmqpYT?n4=Wt1HHSBft8BCw|6yEr-60X5iz*c=v
z;E6}e;2f97u-StW*lu4j+}KqF?~Ql}YwZf*;2RI%_x|_cIn8%rTSY!xIOz^N<H9X?
z-l{yfqdXVJ5^uoh_v<k3KsMYlBMWxDb`_qvF%y1Rn*q;YT!!cUOoQ7ZQ{k|gDX<~)
zA{??V8Gc`t1kWa%hpoPzgY)%g;VEWkV288u@Y@Ba;hlHlV5wg$yuI!OTu+ICt$U8c
z6ZFU6%!yI(xVR&*#q7iI)2os22G4^qt$07YZdU|c)&St~G!*{X1;gi*5d7nx9{v}p
zgC9)M!pqL6;b3PKy!eU&zT+l`2kuDW&J7Yc>ahrJ-ywv1Yx(f?FdppO#DV>3Y<PAj
z6TZf0z+K;HaFd)0NBkngjXDziX_x?Kp!oma5C{7lz`*ts!{CfVA@HY3``~v+g5Yqo
zy>R2vK=_N<ZaDMkPT0w82fX#jHrRPm0DL`iE8IK54{ndx0v{Xmfj`5W;9q|?!1pxX
z@bZCmFh;r-_UK*%mvTJeiESS6Khi2V<BdB!Vc!aPdi8Snt^YE3@1rHKVeMiVcXJ{9
z|6VY>BGnaM<S-9@73%_fn9YF$!e_%4zn$PiVn_H^yFGjwZwD``odHX?+QNeSHn6>$
zH4LR%!6#=-h4E3AaKp%Cc%s}K{?cv=1I#42s&XP+vECTgWsiqjW*Nc1V#c77u@PvC
z>>s53Fa!~T{z5+={f4%z7=(P2e?o&60}uuJ0U5f!Lp!j&P<2@kG=5b#)RWu=9i99I
zYSey$-nVx^XZE&3;|o4QE(<<DKTozo&~P(!hus9F*1m(bu6qleO??feOm2Y4s(Prp
zxen^v`U0xRehvjsuYpcL&!C95Drn)3N+|qBIdt6i2^0uDhDtt^KwbXDP}#L2C}iqG
zC_z~O9e;BlTH}2WI-Q&kT{gM{30SwF_VSyM)#6;JFDeH**pm%a2WCMPIaeXg)J*7|
zGz0oxn+`o#kp`_jkpl61FG70*lc6tJNsy=cd1wvq9Q5_c8ED_U1V|Eo8rswn2bHdi
zh5p8$fI5CeLk9wnL$5QVpymljp#;id$oPIFw7}*d^iQ-OI#eDGJ$44rZ5;yP>mVp^
zu>mTI&_Upx1{!czLykw3(C=0`bl6h{Jv%0WN<WGqiI)(nInIYZeB?q`)^MP?$5>GC
zdj_=HgAP4CM1^b{$&k%*5>yTd(6W~}D8Lm9P1l4$2^AqwwcS1_pC1H;JlF$WHV=fd
z2)iKGwH?sQzuTaJ?Ez5LnXS;iPrlH})mxy5{XWow7aO7QSsS2e!Fp)V-L=r;30}~*
zy`Iq1^BxfK^GfK_Dt9Omaf7y1E`u_ymqJCP#n9o5g^+RId}z%&SIBYyT<FfzIna0;
zXULd13%Z}`2+jLy4{cd#2ifRmK<A34L-ocsP|40|5cA|z=zfDGROVm-?WdYUztT)0
z$1f((;L?duq;vvQnP&t&`ZZ<{tQ|ExHT*NQ6b>0KkNz>ZZ2oNsj`(HpEFCb^jPEx%
z`1Kha4)hvoOM47!$9EgTwsaX5gnu?<7j+sw{cAV8THj{S=sp;#@3b0T_ct5jS2P(+
zMehtNGT#`?I~oj$&aVuugqMcb@h=SfUpzOoo7WirY<*@ZL8}a#?o}9MKb{!EmXsO3
zGfEAc&KDcD)E60kn?E!#eG3fx_4f^!+`ER>Pj?KCvu+zEhvXS@kK`K6i*gKh1KEbg
zg;|Cm(p3X=@``~_cG>XlcbdU-X{uo*<&xp!$z(&o<0J$1SE6D0!gGcjxHE>%qw$6p
z4^A1R-LZyJ$CHMqyJ8H7q2q?%*P;wgjYkZFriTp&y&?_e>;r~}ry>lz5@4w8MGVc3
zupxcB!Qi6S8A4JthP5>+L;W9xVXmv(Fn_Pq(4rR`cBBgpg6DjL&mXR#%7tT?w2NgJ
zQZfuFNi@U1GK#_S8_7^NooLv#0dLSVu?AvPn4v#6#IW&AuwmoKUPJ%fJqF_T-3Fa_
zr(svzc0*l$fWfk9t6^l+*N`%Ii($y$$6(6eXn1<e+pr~Pok9G<%MjS_X=t-qZCL8L
z%CH#YZfMrH8T`&HGf?j?F|2sA$Z&gbfuYxSzM*CHJVSVhi{Xvj+0b!fmf`YsM}y-t
zdxQU%nFiO1GYt1!rW=elSsO<2R)$>l6vNC|3&W~xbHn%wQ^VnpCWew>W5W&G35I<u
zj11SdkLmO2BYLf2SpO~Vuih@}xBgG*Fa7bx0e!=dANqRJKK&u*Ui~-E9=+M_ulh#%
z7d=h;Nq_!$hdwH$P4AZfL4WvZt3JN9S&!>))W4YcPXEvDjlN}RgI>9*USAYcr!QjE
z>XoV*eRJe9{cu8+{`r*(J?7pM{i({w`pCB>`ek1p>5u$=s6T5`sHfOI(7&B`Pd{l@
zzP`ujwmvd2PhU^S)xYNE=wnpb`r+_v`dQJL`k!Yr^x^60`jQ)|`uqo%^z<jm`jXlt
zeZ#v%{l)gP`q|$S^udFt_3Ovt^lvA{>X%rZ(66$K)_-?Crl&7Fsz2;@SkLr~)c^E8
zpkMDBq4(Sl^qql-erE`zXW{gE53*K&kFM7LU@P_S`EvaMu~gqI6YIN_LVdP|uXojR
z^}!HZ?}0G&Pf@ylW;j)E7eUt7MiBMh{~K~i`?2~}`@{4PBSQ3};lcU=uvedq2I@!Q
zU3wd6hrUI(O;6VN>tmIEdPufK?;!TkOZgl1I<~joi@r{uMe@?W!g}iS_Ic<70$1u!
zY+Ip^-m+Z3*?Xz}>gvV%iscLSi3{fI=Q_{R(`LHpL#8_GhfQYb@uLoU(Jwpw>Yf?;
zyte83j<?qO>gQH^LD>}j!}}KcCpqT&{b{E9UuR78vyL0<hroD!v~rxjfitSB$N$qE
z+C8M}-SkIiv2sxNe(p~lcY43>^29#f*}-qREuXt}7vFU0@+v;-pu3&AzZvbi<q02k
zGa}#X?kHPyW{f7Cb<jIq-NrY%fTayOnO(hZ@5DM?$B*Yax7KQ%+ta7I_B)ljJt^fn
z$?-DXR&A-SmR_v0+FhhGSyQOXbAF(+F}tT*(tk(yyYZGz|M;dZH|vJ(!l~=J%}|!^
zEaR#!W5*R8-~F<#ZAO}I+Q=o{ueM~}iOM8h>-9ukd)!&w1#N=Pl5|?<u{lmR#r34_
z(xe#Or?1C!Z8b-Ar*jYM{>4S=?9~T!J(vicdM(i1vPX1Rh77u(CY>&~K%;wdUZpz$
zDRfpunJ!?xM7PRbq^tkU*DZO?)p^}!>xN>PI)#+3OW94;9b8P-%{C$GByBjIvIwJd
zOAOT|tM}=i1O@3*mhRDcnC#X;A9m>U54P!+o%Yuyi2ZbT0=DR)oPBh*e>UjCUaZ&c
z&Rnbe1J>vW*ws3P+bZ4WiSD|xrscYkn@e@y4lmZlkr(Q|t(vbJoitDPq<N0c_vUP!
zI?_o;#yjZ#Ewj@FkDH+**4yYDGp6a{bW?RjJ1upWoF?nm_L}MrJu=Znoix_@)5q)X
ztQ@CnG8)z9*9~j8r~K8Pl>OGm`25oPP8rZ<H}`3)uk~tEbv;_QfUjDa%@-~2L#KA;
z^>!_!|EP`kf3IavYti;JH)<DUzSTM?Uuz$4e5IXh`ck{*Wv$jIsYbh>{Y-n`txB8m
zyIi}oxJ;XNq*R+1RIJt66={FIFVHTya$h?|a#x$Z`i^$oaGrK@Nv^i~P>$AbceYkG
z?V2{^^%ZST;$`gyYMRz}UW#_~Q?gceElGP$oT$~hpVe9n#A~s4PHFMlSgqB%6IyiW
zxHh#QN{hfpw3ZtWX+uX2X!kvg&`v~vR=NSvo)|W0*$;Huew{|^>7~-T{gP{2^Q79X
zGO?DnT&VT<%F`BRaJ0h=miEVNhW0`uRXY|>*4hOVwVx;BwW4y2HZwd_dw%^st>4eR
z+SKcT+IyT`+JnwJv?gx@v_2=dYTdT`YF~}{Xx;B_)cQ)iwUg(s(;jPDqb-hIt-Zc&
zl{RQ(h4yORa_xQYQY~;=to`?5fp$fttJZ$qT<!fHXRXzxS=w14j@pkC?X|>vGqlGA
z)3qumYpwP3sag)O)GFL3Ydt=iYP0?)qc(0a))xOT(vnifG&w;dntNkI8ePsGO)qIs
z<2d=JX6)V%%{k6@%~zXmn*QRinq2W0&3uPXnxOJ_jfdi+=Gm<G8po<;jf<*L(>nXD
zW?xl<23FQ<$g}D+zsjF${AAUd?e<SK#-$Y+t>B5~lJ#Rv_=952Oh%E0ZC0q^=ib-2
zV()4aMs8~!rR8aocjRhTf4{DYIGv@5Tz6Hoxiv#`bAP&~aY3r){?m(^y^;%>^V802
zF5W(?!DACNPye3M44jYEyxe#~!+n2Tb2~grbI;|7Mo}86>0lhtSWJk}bf==42wzz9
z{G(p;GF+>Pc2;XfA1X8pNixl(A+hGd8KI_oHDB|+j-$zvur#wKGc?<-P&Etv$eN;7
z!vD5FoW|M~qj`QKMB}?NSR?A#qX|TJYd+1~sqwtIO|xOAzvge7uSNoG)+E|&(!g2X
zni+oUG~C8D8mWA>#?5q<COvtDrf&6eP5#p*nqb-@P1>*dn(I;XG!kbQ&8J(lHMZNG
zG{a5ynzPcGns4K6HGku+H3f^TG@b>P8gAfZ&EEH>nqHZS#(%uACghZn#?Ez29e?|u
zx^nA~`qr!8>M+(Xb<RM)`qBPA_2Fr~YLiRd>J4sP>LrDr)X#TxsF%L^sNTeSuQvP9
ztUiV`s>{sYs&B_Ps7WsM>cZ?7>X%;6)t5@2spkh)sTps|)fjr2+Nirk%~Cy5qa%gt
zy@wvC-%h!wwmWl2J=OV^x+o)8J>M-y?RzInZMWg7I=wVQ{bhT)y5o6@IwAC;+Nd!}
zJ(rrO{?~p+eViAse$^AFekD7pKK3(OJ)}LRo-=$zJ%SukpBi^i{eFLhy4@J4FCK!`
z)}{va#-m!bv$<M*KT4rCpDa_`922YS&4ub+Q9Lzd#!)klFx5tr=xS^vMa`Z-QZJ3b
zt20M2>J}(eUG*neEm7}PSN+(nZV~TPXLfB<FJb$u*&lq>SmI{&xYrxi^dN6F^mMIy
z*VZ-aR}VeZ)4f)zEppw|1&fxc=cX)HZ?Rvfwu^ODUooAl{sx@Y-Gff*OJWE0l#ZEd
z4}z`Q>V>uXvcHwO|AD1?aK&VGUb?AzfxU@(U-Sg^8Y3fhooZAy|I4t-o%mNZP&23!
zZ~m#el=nk*%=No!c|wos@T9M*MBQf<tE)rx3E!rg^Yp!H+WHn%!PQ39Ec>^rHAfm$
zroUgRV%aZLFY9Ym)mxsakQ<e%Pfq2kNl}kg9|nt63TBb2pte9&=zU+MzLKx{WPMvT
z6}_qI`;wzN8j`JQdU#dUvG9uOa%{S4_Hc?Sh;>o5t|m#<<e8{ioqR?WU=pvglEkUv
z8cwL5ZHQJCrA4WD=0{XdWs$0m*ZWm>H-xKvQxVm{NstPNbgET#YE`nQQdM$Jrn)d9
zR;{E9Rd5+k6|s<`+8D)D<@L~1t$Qe{$GJom-5RgTS7KCUuR>H&p1~^9ggvTFgS%AA
zF*{VR?gXejY`3a*skW#b>o=*=R&G$WpIE1A{<cOHy=%2<Fmt8K&SZtEpRr7J@X=yb
zt>Z$~ORcLarrt$mw8B}nJjzLB-D$77;WJZZoH$)&{d1b?ZQxWD=8A<XdYrim!B0}T
z<{7IZ&Bv=QFvgUU2mh3RrVT0A^M5N>7ynd#p3$!i5r0=|ANMFj?7u3%NIok)%Q}?a
z_HD|);`d5fX|wXuj7H@V!5ihGqF2iO(_Si1v1*m%yVc4MW>1w)qza`~PMNZBtVHP&
z{7C7OTBx)gxUWq2yQ}Oubz9lfep7kb<A!p^fo$dGmsgeZT&^e|Nz;`!MJdWT78jMB
z_#`Fs$~k4?&jjVsEvJ>MVq%r28e^2%3yv#+;;7QR=#X-c*+J#b&<N$Yi>Ol41u5e_
z{vUG@jncA0siauRl{~yexinR%%=pSvHm%|)D-BGgq?D$tF{3Cuf{4mHXK>0*tzpUt
z*AOKv2vWM|1}ZQ7+NmsEzg?LE{FQ6Ve3eH{H!I_IZ&Ze!T(5jl@1-=J>8bpIU!^>g
zv_d)9x=d;5vP9X+Sg7QsyDGCfU6fZAI4g-<CuP+Ydu89}8Oqv))0I5#H06VgDat3E
zla)tZ&6Flg6Qy^`1m%+V<CHI*Mir|G!-_p;{wQ2t{Zd@F8c+=E?o<3Y@=bBI?5o0I
z+!w`G?@q-+O`GCz?t6t@ce7%_{6<AD<&8pm_LbslU7aGyyjHQ@uUc^(s!~+nDp#a;
zKUR3oD^UPKk>WsXfx@Tqp5o5v9Yx3LTZ$S%u0ne0x}vJ#nxfS_Q<3F!S+Po$s!(KJ
zR0x}s6tk@o6;Xa?6gM=d6){(16$_eU6xu1r75g_IRro6oDITXCQ2c!ruIQSGDo(9|
z6oVX{!upI_@wr@~&<siykLHUNC7}WZe1NOyyU9|_{y<llOra{Sc#{-He7wRo0i$Ry
z4N(Zb2Pv*O?op&~+oixNw=2q${S{xUd=*cB`Y4#r8x{FG)+-(>y%a|;tX7y-tW<32
zb5pFgU#9r5Ww9baut33yo2T%3Fh^1Mah771nWJK!yPcvPW2+z`){2<4sS2pdLgDh=
zOc6ePk|J@Pu|iBSQvBUND&Kr%Sibq$ANf%4FS*!yK%VH?Cy&5=lh1{|%Ha#2<tHC?
z$SEH`$~(uumoIc}me2KnCx6X;E%!fEFBfOLkO!65$a^}U%6%tR%7a~>$Q}Jk<;nC%
z@+MFye|h1){6Imz{M*}Ga_hldd7pKT{OJD#m8M;p^3UAM^6Lju<;yN!lye>=$q5bT
z<feTIa;f=g`AOGUxoA_2+z59}9xOj1CqzZcXQl0zCl&zt%X(P;xLYrmOwh{f9aQpx
zm2!FYc8Q!y70R!xdGg!G*m89WL;fS5Dqm1dlF#^vmlyxS$X(4t<-W6n<qoU%$g}--
z$^YQC%SVO&@<*tzd|j-MT#~jyPQJ5FZc?#E&VTD6KiuUmrwlEZ_n9x1Z*W{B_gy+)
zKHht-9NFnC&%-;(Q+W3Bo!S}l>yb9{XQ!;>X(^U+&l~3Q{e_d{N2`qGJ6{{gpR|q2
zhI@x)-9vw5@g{?^p=kp$`&oUm{)OLUhgN-+z1r|u)*R3wyBPFQ=0s?fg)p0B{-U?C
zAF2i!4tXilN7l+hqpM|KPglv-CzZ?m(;myruNBLpav#dd@*l|V72cI`OK;2SDsIYt
zRp-d+>#}5`*O{{7#>=wjt*Nqvwu>_RPf0Rt*E!kVo&=fE_fs;-kCU>5foPfjSCq{5
z_hFg%&p{dZ8zI|0gv#oNAers3PBv{=Evp(*$kq=@W!%3a*`7aqS>GT>w)+=T#vGu@
zJb#d7CA|chX%ALr-W4jV=nR%^YTF}|weFIU8@J1hU;E2Ab-uC#)jl#}#Rl28l65lg
z!Zk9#d=J^gTzA=ltIK5tsY_%x&M%aaPrJ&>kGsga4$hWU!j3Y!%1(AiXe%pYSj%GY
zQ)M<m7P624GufUECb9{uCdgC^$H^`_jYuP>4M`W6{Fd$?8jzmr?UM@IzDfTye3fpl
z`YiP;?2sDW_$W1`v`TYMHAyc-zLf@O8>Cshm(pkWT4~14YUu{=Drxl6a_Kq8$5Ptl
zVrkn@p>)pI`%=4i`O;?<x1{UybET~G>(cFU*Q8&-6{(*%U5Y29NSAI)mfrO^FCB9}
zD>br+mp=L(D_z?jBNaVACMDfJBAt{TDHX-+mqzP=RKS3xM!WUWP*07NF<U8JI!PwY
z{VtOBz2Qr{A9189SC~?p6Ex{&4OzN~OpreF!%CMd36*ZO3YIzy21>J<c1nL2Z<CH)
z-YPAP+9KU7-6S=HcuS>TYo*SPp3-BZE2ViK-K6nlOQjxH7D=Oz&X=YN=SmfU&eBmg
zC#k=cy>$BzTj~F~r_%7esnYy73u%VJOd7J!MEYRm1Zk_)IO)Uh|0LMwe<jzm2PH*O
z1CnFBKFRceZxY<RuM*t2&k~!Kc1hIz50Z!REs`vGqa-ZwjpV_iSCXa)b&`9nHIktF
zPbKN6DkQhXWs?65Y!VZfBFT=S2a;{|cO~PqZ%ecXZ%VF`awG|>vm`zinUeJObV=ER
z6iG^KvSc0ayd-+lSxM6LcnSAwtmONn7|E*mV-k145lQ!^ND19$zvT31RI<MSk}Nx+
zlf*LAl3Sh%$w^bGWJ!}y0<QBUCjnbR4rWL`&813~{v=A4J;6!3;=?2i&OS-Pn!S?4
zCc7mbueVE*F8fPLRKAiFKOe~^>kX2G4{Ie^Ii3;-UL`TzxkB<k(nJ#0u}ETjbG{@F
znJam=!&y>n>m-qXw3D=E+e#+stR+3ZQzbE$7Lx8arjm)N6D5tp@e+~enE1iyu(+(^
zkNDWhUt&vqzj(LHck#BaZt-aD7qMK|DZb>>CO&TRUc9=dNqqLyTk(B-gE-##rP!_W
zx%j}fXX1EirI@k$iMZ!aiP+;|k=Qe$K>Ty-J+ajEj`+&6o8t2^IpSTxS>k&(nc|NP
z>EiM;DPkTzSzPXLUi_iyjQDQSY4J{StT=I2j5wnuN-Vi>SUf;FDE4%U5PLKs;&0~+
zViry-J~KllKKx21_J|XUllBV4B^F$9S`|~g<q%Dr<VzOc8pVqbKfs7*YC^=Ul|f=j
z&u;PRD?7w@=>g(FM?Z0YgO51t#0K%49sgsJ$FC7@E?6b*R<00-EL$elb}SO(lIDvC
zL*|NuCOeC{rH*26y`8vvg{|2B(=_qCq$%RA;K^d~BvbMALSykYxsjN;U{uuDI3%(>
z@mn<F`%`pnuuo)j?VD&l`KxG_)o0Pe(sq%9`h&=0VT;K8-8<2RsMn%z-u0rPo?21a
zg=*2R|AP)rj6M;a%qbNGQXYvaEel0sh4(~1g?B`k9r8prRXL(f+APt+`I(~Xm+2z6
z@Dx$t@?_EC#zax+p)(>okJF-M?@x;UMMaB_u89)We>@~=I(|TO(JNdurwtZSkLyLm
zH5!r42ZiY9QK_hKl}MD`#1r8UvPEUf7^3c16wwQqC{noMM0L+XMc)*`qH_B^B69Ig
zQ7&iO|1p_cMJMt$iyUzqMa+?PB7W)`(XwqGqU+r&L|;!V6Loql7F~EVUt|N#75UG0
z7Og396ty$$M0-qZMVicMBI3>|qS0=15hZ$(2y!zPVQR;TdZi=6tyV)qOzxm?VbFl^
z&iC)aaVL6&rfyxr=hdCUeZn^3DYN&&*egxKK>xSG^0rsP5l|=m;q+XXcK@l+22&yQ
z>3=L-5>qUEx%i>b>&bl~ftD}y9?lcKi@zaU?Vc^%^E6X9pLJPye<VdX`Ao9V(fz#e
zOXV4%l73oP`1ho+G&WjzXmONqQpq7<0PcX$?>i8VM#4gklU|serxsq?t`G*dN`%Eq
zq41k2Px$r%OBlY2F8owZ7Mc?Y!k%7?@YwzkVV7-?(D>?ZVT<<;q4K%Eu#)C0Z0z48
z%sS{TTsLE_F!IW3Va(c<LQK_iVKaV-(D~~Ep^IUj@PpYLA^Dt>@a!UcVeDO7;r0M)
z;lo!`gnf+3!jFBEgeOsB;mBko;i7XR0;>f>g1dQx0w<pVfzPw=f;re8!K1b>0w+nQ
z!0Ycvfz`oQLFSYu!N}P+f@$+!3EHw>2o!5-1jUc41kbjY3*zfa1+xi{1gy3K0Z(vG
zu(bcSAX|S^&^<0k@a6C|LHd*{f?4rtf-uKRf?X*|f^iGa2^87!g0z)!g1Gz`fsgkw
zLDr+gf(E~Xf`=910@f}>Q2AUh=n2*cYF;S>Vysl~?43~Xg~$_>wy*>wDqV2v16fc-
zCkT?;FoKoL5W)WTy@FWgZUL=*yP${RFYs#HBG^pdBryH3UT}iqC3w~BA$UV@7o2;$
zOkj^$EWp*z7lZ}P6-=v{EjYfzQSju+OhMt6=>o+=E5YZrmI8;{W&(>9CW6AN;{{7y
z$N2c<VZOiJAAVo#Pd;Jt5B~mx-}wBIF8)-_C%&?`ji11I&)2p#@$E2g`P!OS{L@?O
z`0|1pzQwAid`@OLAIyHt$DDq|?=dUnZvprCVLxy47x8cM@3&m%o9(;Cw=2)!e_EHu
zS6;u!FPf9YuR3*>A7>KJchJZ3>D|$ME;)+7to9K9#^wY3{+ob5Fc;?EKBeP(7_0dT
zm7Fi_5c8LY3iuh1IsA{SnEb{RDnHJO#5V&t{^oC?d{1I9zpFBkPg=8+e<Ce_A8zHx
zUy1neFLinIYs1#^AC|1<3zo0szdpO1Z)CiL-z{0dkAF9pKjP=ipP%E%x3IJ0=S58C
z&+NA1dxu)`ogbR<OXr*LU1P@c{Rc;R^C`o;Cr^I!T$lgk`JV3M%^B|DJ*0Q>>?=EY
ztKHgoQ%|?@uKsQ0ji<ihIhNJ)`WL<6MMYQhKK!WU4Te48Ro^e+(PtI$?u0+!Rkr8z
z&IjD$xm~@%1Cz6PvEob~y*8cq!##z!CGG+*Xy6>rIW&QH{dOF0X!;4>B=s@gt5=74
zwABZBS*OBz`Ta02B3RFxoU7)AO;PYDA_;HdQvok`A(!{(Ad@$)jmoRoMB?o^kK@Jv
z4&|K>3Fgsn1oA$a@8m7x1n^dt`0{=^`tbA`Z{EWfUc8bet9g+J-Fc?1%XquI7V`p6
z&gWTmx$xq)%;vp1=fHdYV+QZc4jZ0b%2XcV&tx89uPM(l!<d)!Zyc|A-w3xQ^Dp<p
z=r8W9(0(rYYA=^O`jzVx@|l}-rJdV6{GQvix0#!m_Ll4L`xO_zvyO|qP{W<sSH(T!
zTh4ubx|G}Ssfc@eZ2{LN>Ml2==@xh2vRv*oB%2#slgWKC>oT`ioWecv@B(+LWg>SE
zDS^8uD~>y5D25xe{TTOo!eMT0#{uq%RpDH#aF`oZqvHlUsJS*=IrsD}F}Goi&waCt
z!##I~!F6n>a4Bv?E=`Z+&MOPyUYQca{fgVo?M>az&Fk69U9)Bj7Xll(;g##S{?pcQ
zpW;_>ty0~%Grun3wya#pW$EW}vx}X%w<kGq;XQU-<M`>^z$Pm$*2R+R!ZqV&Wl!V|
z{xISid5v;vpdk*vc#xA}JixiN{W~Z8csFP2i_aXgO$SGW`M}w5u9;KQ^p-Pgb^~Vx
zt&U@qTEjWjUd8$BTFx0_mvU+|ia4y#4>%7N-sQaD-r`)ja)aaZIg4{<K_(}coz6L$
zeu?ASp2Ptz=Q!u7@f_`iSkCmOXpX`ziW3`lh$D;J&zV+>aukyx&Z%u$j^==pWB*9X
zL575!R8Jn~h>XQqkwxPqbdoraobjAYd>CinsbJ2->OfA{#GRbin*ulowZ5GG8=E+D
zzpUq2&++1vVLdo&PORVv%9nB|BMUh;t6e!!f;pU$OHQ2oukAQW3tP^&Ez>xQwU(Uu
z*=C&f4-+|b+wq)~9i!}2WQfhWImrIp(a&CL_nqy&tD8NDd}gD$?d<Zl_v{zbo7v|B
z-m(|!Ua{3zU$74}R<lDUSFt<1pRm`6O4vJ+9<paw-)G+*zQdlpG><)xki#B1a*ciV
zZU*~jXDZuz`bGASE$7*>(lhLVq*H9$rzhA$gU8qx=N)021RZ3rfWz5#nJ~MoUdMJH
zQ?V&a<m|vOF?$s7+45^_cKRzi``jp*9khtRt_;So$3y$rBWZis52|;v*ZvA%YiIef
z_5MC=Z?QMK__P<>q|k$H*}j7P+H4t{?!Jh99plO_fakEIQk~e2m3C~&x9RKy*3;N{
zFH3eG(Tu$_eB%Fy7_qlhj<7y-|7C5SI>=(I>SqOn^|HFPUs?MSKe3>~HWsI~m1RAy
zi52ehhL!7E&q`(1vM>jqv7V(@u*N@m%=*{yh?Q?#$ntQ#$5Qy+W+@rDEYFB+)`N?g
ztZ_x@EYs#ote1b2Sd^LPSlO%NS%tx|tQbi&Ywoe5EZvnz*2%{aEWvw(WiqU1v1Vvk
z2UjXsoZS+ZIak1vMQ~VW&ofy2?@(B7wFK6MFBn#hQ3$KpVJ}PVv5VESYa44m%a1h&
z_F=W0@@A2<yjT}YJy>b)R<QVeOIbfm7O^(Wa%FAzn8TX6!-;j3V#oTYoX)a7YQ_3`
z!Gd)#&y@AC+?X}4X&mcg?>}bb_`l3<+h0tZ#Xp!M-rtzl_H;2F=$*`6%8yK+$QI^c
z!aJrkvw?Z-ejPLOX$_OtRK@J>e!_JBSHkqNC}J8pJz&Nx&1bf(&tvxP$YGY^t}*f4
z3}&7>m05EjnVB7%$lQG~fq5f4j@fWOhFMe|#pKr?V!nRApE;=qWe)u|FmFuIG8ax&
zG8qn1CT+fuImeyLOk2-ne%VT8_U$1u3vgKG4n_#`oNzDmx@s45KeCPKc*u{biSc2^
zCwMb8$zDwR3=d}b^%cykx0f;#3KlZ`OXo4~Rys4gpF1+!U(IADH`*{AKTKs3J0~+K
zUneo=f1kk285m;>{T^nR{`<{n92;OrC-gBYOnMk?W?vYOEIJspsUH|+)0!FGHg6fP
zY+o@VX1-wju&ZXcI#e<o9LpH>j>U|<PKAsUPWKqGPPZ9Yr(DK+$85$@$4th0hjfO8
z{Ut`q%p}H;?OBHH^wW%=(@ruHrXFVuTO47`Ge5|fIw_n{Gy!I~kJB;O|C9{MA1TA(
zr;u^(JD1V?mC5+nNo8bxATqp~u#CeEA&kV@y$o5^E{6HzZ46$aALGa!ABHH$n=$>0
z7X!WM!MJ{A1ta;yQby?Eg^X%+9>Y}Q%rF%@GM+JKGJ**<jPpTL8CL@)GYlIhF{Z4V
zz~C$#qwjYbrqieWrW>0K(1k<2^!VPd^!;t0=pL`z=$Tcm^bduN^p+d1=}D<C>2u<r
z)47MA(&hSc`etD%{Uxc0zG%+_`WByj`fT?+`lC5Hbk}Lu=z&HV^mRW{=v^N!(8({(
z(N8~$r=QG;rSH8EO@DdpDBa!=Nq6N%(EGy>dZeG8-sG;P|C%MI*PDy!>fbziQ#*@3
z@db@OP(Y%mU%}BGPKDA#(I9#-e>dGGbUXd*rmgh0MVsk;)*I+0|GenfPagE#+7<NY
z_m<LgQx?)OQS<1<3TJvR!IA#KcP2eyi4EP#dMbVIUvql!2NSwo#dvz!^-)^?sUg}#
z!yv7N+E3H__tM@j`AQp^`ia*0^CK<xT?=h|(L0(~Y6ETMp*mVGzlJ6YtfJ++KcSV_
zl+aEN7SiUuyGJt=+@>X5$fapOHqDWqNjvD9PP;kp5-rU*iH7eyL#uysie{a0f;QvO
zF<J}zFiqfpfcC%@&|XY{Xjj`bwCyDd+O>-k+Dk-0dr0KaB<mQowiy(f(@#9jp)QQp
zd_9=Pj0&XP;OwA1^7W^kp1p<UHnf3uykRZvM(%3bnPcuWKh84R?ahm5T@J3a_MgtQ
z)aQ=01(`Exk_a0bM3_no^q5TRm^_K*(=nb#EgYq8Jv~J26%JC#e*M&w4!zVPKf0*?
zm7Uaz<d4)T>K3Z~u6NY0a~h~%@CEhVvuf&}OO@1Sbs05sXEAkPb|H1az+LL>id)pC
z#2ZwyB#WB1<qGx2^fYSt=Va=P2Z>bK@dWBgN*q<~9z%5=A4QF+kEE8SM^FpY2vr}T
zr;f}}Q~f{7s3CVn)CGrm)FKRv>bQVL-S~@0buGhE>*7MFe)PRm!-`#0%}4;%>zOaL
z=<Ft{IcGi9(PItu$Jk10boFv-@7cvvTlReFxRox{oBy1s3oGrY%u~~;EQ%F%$zls?
z{=g*aq@oGbSx3ewe}ji9=N*4jj5_-%%X4}u&f2e(*FK*pA*OAV(=S>mNoU_t__PMf
z|6F5A$oFcBJin3>ij-0Q`4v+H=7p5x7k4RV5^hm2q#Kk*mn@3w=M2i~>{N=GJeiX2
znMj#96i-=N6ib=8KblhMf0W{57D<7t!zthdOxd<iM`@U@qAY$RrTCo_Qsxr5lnN&%
zWmPMM!njDF;At3&t;;^jnU8^#_bEFl-{}67VwWux!p9Ai`<K>ITB)lkRkPhGhL)w2
zALkcR+z9h1?sm?UzYPwQBd2CinuDw<zb&Uw-aIv<pob??zWNzaW{n#m+ZO&Izta9B
z<30MwX}#U#+gCr6kFnaxi=5w+kG*Ro-#+!4oEG?!jGy$J{HnN$Jj3vWJj<hm+}&MB
z4o|;FZY13%4^7V{f2__T#~i#uHrkLz_8v$kufLW^9!F0gN6(BSzpsfV|2c4!{AOJw
z8U7wl{*n%p9SAzI^;8wP?y;1N(Fw_^%eds*9~k80rzzwm+X>{8!(rrtoM7^GdLWrS
zeFwRtd@Fg0elyu~=?1cCix>G)j0bt#<`v}mKbDZKQx}k*?3+v8G+{Owy=701WZIJV
z*-RsMmRgWED@@6B7i04F7h|N~=rBpR{5R=JQ$OkI(O#0m>nq8qvy+62`$$szw2*K;
zZ%Gr*y&|dnUy!nXJR@DZP(hOJcue~Dvxv0!(gPB2S3YUS;7wBBrRyZhuB)WeztTx3
zE?y$-+mS?S?mt6XmUN1=)&B%(Zf_K+BH<8ewa<PM_cKDGpU{)$dZ|g*T4kiaks{L6
z<vdb%J(G08KqU>$A(EC=U`X@D`$(PEdr0DYJ4gj&f6|NbTS(WhY#;^gUP~(I^C0z{
zUP0<yyOeafc>!rz_*@b+Z#L;<xjjkDw<S%pm_~wgEJ!&)rlidN2_*jMG2#!;VdCaD
zgG8*ZpXh1dOKiN~MGPQx5)DHii0Z^<qSyMj#FBUQL~DI5ajD%i;^e#K#JsRlqRY>R
zL~PuBVyOEaqW$w+VumoA_}4U(Xq%Bn{Ox;@nEF1EXagq@1MT97fw!ZHGlGs1GrA8F
zM-GJ(o#w*C@ej4cT&$9~pkG2{9v2XK3phm2Vmh%3PbRt!;E3CghY~&J2N6F#+(o2e
zwh>c%eTmtJHWAU;>xnb-J&C%&mBf^eWyDx$5pjpLE3qomnK;eIk?7JegZM{aO*}hp
z3UMsnjOey>B5{84IAVL~KZ2m^H{l*KK&YMeopAl~S3=0TPlS@{kA&aU7Q(Oow}gVo
zSA-pQF9;W}JtI8aP(et0UP=g}6%opR+$R_xxI-|Xev|MvJ)0o)%p}x2Nh1t|T_m)1
zCKAr769_XW#u3P;qY0vUM+ts;2MO()!wEZUA%cOdCCIxKgq3;;;em;OV1AlSnCC(#
z80U}(*Vp3+vnxUfxRAXB!uy>BS789*?%)=J_5O_nPs?=#m$R!04RhTI!Pl1(61)}?
z(n{tM^t)ygW;WOp5Q;4!`?D1xO=dx0{+&eVj+j8$U_OQqiyOkPaTvsZNcn*eS^Nzj
zllui9=hcCy6urj}Y;D2^J$sGU1i!?y-_+op$W{2HwlaJNw;2DcrvP6ozl)a-=HXim
zIe4qFt9Z);m+>!6Qt-5>Bz(T*S$xCEQ}~BAC-9PlDEt?@L--}<Bk-QH5WLw%9X?}@
z3O_kjieEoZh+mn`!T)e&;0>3_`0Dw1{HM#I_^0!O@S4lJ@I9{E@JrHt@hj(T!jDf~
zhd)2Z6F-vdj$bru8Q$sqLi{_sd3ajFZ2S!y2YkgzTYRSFG<-;u1-{(G6hHpJ1ib0k
zDDI762qzi*g{zhS!2Rv%!F}U?!Ch@@$GMT;<B&IvxcK1LIL)&<+#LTJ-07l9T%A`L
z?oI9^T*l%8+@{og+$D!R+_SjrxMK6GIAni1&Uok|E=+zNC;gIu+eeMVjW$H%RJ)Jj
zZj~Oy6|4=%Mdv`c#jaXh%sB<FaEb(X`v4!O{=>qJ6Vq^^ABi}57#4@C+J`gSxCeJ2
zcL%Owo<HtY!e(5S*#_MIi~(GJ?<!mu%?<bI<zn3Rt@Cl4^5@{rE_A{boSligYG#9@
z8K&Sqel^1_B~HZoJR66b<^2!)<l1lS8ixU_{Ae#$^QQ~DmD`DJY50Kk+1iX1=Doqv
z=hS28#5~7d8?M5R@Sb2DUKeAH{0gyoH|}DWJKe%6j^tp&e_qAnX_v9X&n{tkUP;*G
z)HB#*%TrjsE(SZ&b`(ntjKm(i8;;euz}QvCwAlMU6<9Nh1nXMC$C|mbv3JkXu<k}A
ztdft#hS%-GV%P1#{=KvV%QE%HCQ3JB6JL8{SsT5uf6`WAG3IVqAX|)8ymrN|*f0ls
zH^mWaI%y`>Rb-7dud~D!c$#6?BpPF((J{<1#xRCeK8P_}(vQ(bf5YVVeZkxg>A*zf
zzsK0yH(_AtHRftd9VW%62E$0H#C#uLh6!Lj!f>BFz=SNw$Cw?yiHZ80jd{H-6Vr1g
z4O2boB1X$i#C$7{$1GnEi&-0a95bckFeb<M0LCr_#q1f=WA>2M82bVlCdW>MnWEuh
z*3~mGZtfIJ?{Pdv-xZ3f^$)`IrR>5qjRas~@xB=AI~y@%t92Naa5W~Zd<DkHWhq7n
zEx<fzaKV(Xn1x9`YKPg}ZiC6$FctGD-W=1_I}vktn-M1H(!a3Ve}0Fx2MvU^WcG%o
zj{6$63fCDHed9yeEtBT3bn=@p+U=KNpUt0#t)o|kVegiO`B)Z*4KNDA<oEK!3M})&
zUNEkQ<=)K<BU+?~)zL17+1yDCn`4#`_J<T3c0Tubn3?gBFhA^pu<h5-FuM_b*sZ<l
zFo#rG*zTXgupI&1Fzd67u#7Hp*hFu9nEUb2umvr9!#*$H6{bQ1!m6Kd3G17^G3>o$
zZP>XYk1*#cE5c;tC1KIo^TX7`bHWzybPCHnJ2PzHlXaMx=ajJS{bph3UKod2&mI?s
z5e|oP?hS_ePV5iu3jP*KO8yd>__aOsKbFotoaz7l<Icx9&&>HShneFHW3$cdJhL-}
zP*FLS96KP9QgTX4sXi!FqzEZ7r${JK5{il_QgVore%tr@^^a@Y`~7;|_w#-{x~{tH
z^)7dw<R3{J<Lf<t%|EUElHU>1&+oq5!@uymgYQ6U<zLQy$RBuH&+mua<6n%b;@du`
z;OB{z@ddQ2{D<d?_{YWz_^PJ4{QZ$<_!sLl_-8j$`Ch~%{#aHbA2A%m->$QtPums7
zm%bUo&shxOe{%HaOCI&%|7hdzZ_0S_Z5UL3az257X#~qp(?#)-JDvCsZrJmszF6_~
zZ7lc_2Tl0*>-G8e>tOz2G?1T@qQZ}ESK#YQ$?z|d#rf|tH+kQm{o*|bEb|UA7kS@v
zzwjJhPV+p}r+E6jao&@H5uWR-m%Jmu0p3aeQ(n;dPM-9uR$ijUBVGfyfhWkn$Gb3C
z#dB4u<lXWr<IQAU<$dcd;&sTL=Y^1Rc`wt>@BnQYJoUe+yw9#lyo`iI-p{%i9_)J*
z&)zDGC%!L)S5g+lQ+)5o^U(I;QTQC5RxX3r&`aSNN)dS8SS-)?kSou!&XM<I-i~Ky
zX2shRXwKVr(U^xE)Z-1yfq8Ct4PMM)WnNsZJdf~2iZ^K_#-nck!%fLu<EC~maan&C
zxC@9mu6Ot+?wOMJ-0YFJ+yKC9?goC48=Tn3y;R-Jz51b@8wG0NDtI<=<Br|uR^PAT
z-kZI}J+52MHDr}=&!iP|I~y)=pU&lTi*>WPC}t+NGBuq$RhPn@oj%NM2E}uCP@}oe
z4o7fhs`he~Cw6hC0Rh}onC;wOQ9Q2WH6|DLoW|AKB61(wxN~g-(A@oJow-Mw;au;p
z*4#}nlzWf@;ogro;C5cu=9at!a_Rq6xE<DtTv<OEuJ$Q$?#BI1PQ}zOj<M1*C(Lz`
zld|UvXLtTIN4;f|lQ%cUna~*FtYTks#>4tKdFOjLYJv{V&Mz&TWQ~WMP)t3?Xy08<
zdERZ##=~-s&ZiQN9N-G4%kd(I8E}qMk&(^myOYUjeVxuZ_BVy2WOhXO&%}66L2NW9
z>v9B#-M*JIJ-drTQV!t6I&SAg`|&vFR3>M*oW^nOBXXjC;5Y{~(HtDgne#3X&Y`AT
zbJ8j;IA{7yI6>d_IT9M$oH%D7=f1BBr#(r5bLBs24!J{&(=z>sEh+np4YK^nUZ;O!
z-;A7No8^3BAH4gXoi+HD9lP|34O1Uv*EsaC#d+Oqlh}5)TES!X^STFY-=RA8{iQqX
zan)Pwmv%SUh0Ooh(5TDo%&bCo)2%#qLr)g__{>SRu4EcJ-6)y;2y=)n@QY;^B<^QB
zoeyJ|-wR<+_Xn|;=KR<LQa<cNBM$pJn!$G7Mqx8zJlOWx81~0X7j|$5f?YRZ%YM0L
z$!<|KV;_PUu_cJQY`*{y`*?yHJ24l)M&FcW541_J?cV-n1ud<!0_9g&R>t31JuY8a
z4(u6L<i06ZT*^4hvv7p<qv|DVPe(uN=4cP=(P9UySgMufsq>K4Ygf<GBHd*n{BE-h
z4wSP-(@R*pii%lH)fZTkZTYNMug<bA&7ERdZ>F(wRZ>`OCWl#VPI0VU>H(Ime>kf+
zY7gtpv7M|>`Tney>prZ#4II{FH-lv{N?~EXc(5S9F|1JqSJn<)N7h{{JJt{y#_IGm
zW1a9fVgVy`S+PeztkTnJtpADttcXfkmRzF*E4J$|^UlyZ^TE_IGjDN`>ALxaSt~!o
zTn9}tl}*Q)EA}JITbP$jTY5h;&8LT1zPp22w7-Svcch8Aka3^sm0!b5zH*D1TzP}(
zRreor;qhgre@`Lv(#t$%#dsDoedZ+7{`+xe^?DL>UHlLes2I!qr?H>;NH2^@Gz(!~
zvk7AMIQcQ#G2YBGBsSB;%afVKCo?<!@yx#6Zp^YUB$FQPz-&*jVag>#nFi?)ru1n8
zW^;}<6Mr7aym(24*>X*RS$AEUdFZAXQ|Znhuh`l(ubT}^UUwcYc%`+>dRer8^t#gZ
z&g(<ZsMp%FVXv`)=U%yky<WiKF0ZiH0<WAmkG#^~Hh59T?|HqOsPZDbukboFS?ZNM
zb;XPK;iA{ZhjU&BK4yD0e9ZLf`<U)kD?B<N^y6W#?;qm4$R7@PMNNf!g-q`8vVOnQ
zt82pF%VyliYtLJb*ZwyQFUo6**V2%OSHvL3t6{*!Yw#JutGUP4E1}EMOQPM>E3n1T
zE9;?-S7w8zmv^nI*K)O@*KXlo{3X}Lz3yGxWaM4?#c)6WlhK~@jiGURj^UL4i2+T1
z&zMhm%QzPOit#Dz1p^%XjA5|j31fxd#whk`W@wNb8UEN>Mx1jsBha>zp>1BqxS@ZQ
zA*NZxumKb>V3IkE^^Hu%#UJSm+1V5Z_1$5H?{FML_$wxi@2%mC*!n$;r?+-8zFqTY
zOc(etsxvtZVlsnKbCANA+vCAl_Qfy;y<8Z{cm(5*qb<V|YRQPuHD&BjHe?uz>oDq;
zfefwBDh$S`0z-HdC&TKo7~|EQKc3A0);ureEqOK^U+}yhGwZoK_@n1f-aAhoanv)z
zao97{^topMu-8*ks>}1}a;s<O$A_NpUe<d)ZM*B4ard^T`n7V;n6o9GWk-rVZ-id(
zO!Ue3)FYntJO@AJ`PLxK^QU66=frxVXVFZIr`b@H=ZV%(&-&ZJo{bj*Jx{0kdfM#g
zd*1M6dCn8*p3?Rt&+j_!p4HN5Pt*@5&&y->o_$?bp3iH{J<E!WJ*jDWo^26Yo(kUT
zo@Q7jPjw49&zCBap1aon(mSWt>A#*X)BoOEq`xZqLQhVermydtq?1@<^bqIQbiV!|
zT}!HuUiI|}UF~HXo%W!a&b!)3w@a_3PlQ&}cQ7mIHHb3$OYl{C&)<vmoR8<|(4K61
zK~*OGWo|lsDmI1QvF$KD0Ubx*G&n%#NrcmrXF}+Qp9ayXRetojY;U?>G@Je(*OT7p
zNT&Y>!qffM(e&B3&U8vMoPPL<H9a}mg3b#xp>JaK>4}D5de=X7`t+m{{k1@je)&I1
zy8W>&+NHn^+AGWo?W5jzTF0L+w79Wp+D6kPjeT*9b|n5aErB;kBf<M<pOw35z6))%
zlHO)oQ$-`~dU`Ew*UoC%l3OK>uU$qvy?TX~|MDU&^3FM$_UUZerI1Y80xq4Vrkg^O
zUpqt_9*m_$SM8@wWrWcnJ40wLs34jV(2q9$jZX{hVbOX^=(NqlB$@=zoi=WTrk#{>
zrb)lEr};Ek(T-%B(+=)2rlB!<v{9fIjk2IdJJSiEm0XskWge8E5vhNvLk8<q$JL+I
z(7tcf=+ZeVJ@FHDo$;P}$mA`x|JN{ex&Jx!TWK%#VL}(x*Hb_pFnmPSSgEI4KfO!U
zzH*!T_CPr`l2Ae&0u@sgzZO!#EqT=S+$?I<?vqrw({XB+Y!bEUZ34Ba>LB%OawHYO
z+DE-(w43^SX$Muea~oClJeT?=#7lVO0+sqfnm~n&V5lw?E>z<L1oa)smKvpLNgbSq
zP-W{4sA}oj)bAW1wZuq;YW7{8n$jXgy`A-sa?AHOCD~$?0$Ke|xz_QOvXDDNQ4W}*
zNW#V`{cEo&VV#4Nx4C^3{T<yDCulpxc%_*#C1|9?Wz|x~e5xs$CY2P^Z>1EOrYn@k
zX%{JEuXB_eTG^D552q;ORcVxl_+-j%+#$**xmb$pP!wf%aVRAyB$#4v6G(Zzx}Cyo
z<xz@HGAWOlG)gUqNICKzOVO%urJRm(q&#=Dqs;!Xq`dAhrCc~|NU>(?P%eNpDX%6}
zD4)v|C<CF=lvB216wu0V^5KW8<a;SU$d3v0<YKwcWY)kGc{G2V?C3K>-lOx99R9wK
zOf2grFYRe3$5}omKU-)duimXCuf$Z7pE^~Nqt{Ex-yU5dW0NnEgK_7`0pi(Y>&{c;
z7bnulWO6e3oa`a;{iiYHo2R452kD_?6~$n3T3-OUH)}h2#*;@LQDl;f`>156ECTsD
z9ZQ~-cO`E<MUdxD*^;ZtmShiUQ}Ufo1M<RgZL+vKko@JZGP$x@o{TyyMJ{#zM|!us
zL0Y`GLV6YTos<jvN-~_CCZ%7WBs~rqBlYRNCe^%oLE2mJjI_*rLh@E<Bb|Nnh*Xr?
zKst=RN3vhLO=`YZPSTAiA+gPhNq&=sB-cxMq(yEPDG_jzH1Z^sq;TvgNy8<9wDcpI
zbmLY8$$Ix*(ixpyq{l=4q^>hQq%sc<iT~S^G*L??xrX6M5k_vL*f-83Rt}sbL9!;D
z{$o!1Tx(1Mhw71x475mpht)`TPXkCuoGj`5ia4qJ)+X^q;4fme#!q6<(*@#e(kzh#
z|42MMGeJzd^oF?8YlsLGA0S?<?;-x(*Fkj9Z6Ufne?ZhbUPl~4+#v>ht|Yb=l@V9z
zSBc_(FA_i1oFf+R%qBwBGl^N9X~eF$Wa5z7A>xCP7~;WGQABZ<P~zUX-Ndq@0OEb>
zc4F~5m$?0=7xC*hDv>8kAf9W)5G(h%5c7cuBB#@aICl_A<QqYV7oO`A?<RqXS792&
zU873G%?vqWBtnu{H}#kBB72?Cj#?(1nf*qvJU>Uc>i&r^xA2ajaA}kvP8udW|1m&_
zx$=}SPw6C}ms<$CuQd?@Y4-{6l{<vD*KQJgY1aug%U20wSBnS}lmbHiQZ^yDIFm3Z
zd^9g%F_{p5@em=|J(l4AC5oVWE|hQu6-@a1F@WHlwVgmj@CcUUUWA!6Dj^X@AWXf)
z5DX8y5S)w<1mhkX!gLgrkPL(nzCF?>Aa;QX99azl@s1Kfg(pY2w=O||Ui<5jKv?%E
zp8M%>G5ecGn8Tch#+#2G1xMd`d@&sL(CQlU&<!2%SW|rJar1762b|a9k+=51qvukc
z$1Arx9!-;#9<ga<9@1u4J@)rp^r#6t=h3B@?NN8<lt%(9%|m@D$s^-jqQ`SYjK}v^
zkshDp_jxpcc6<0e*x~VJ+cpoYb&iKm5yNA<3&jIIiud@C=;jfoh4koYgnRt;w)Rk1
zHTPI7F!s3Rpy%QC668^SK+WT`62N1tO2%W6ChpNN`v=d<Si?UxS;A|!&Es7IKI5H!
zPvK=Rj^k?)BY4E%ApUG*AO5jiH@@pe8~(a`Gv05a0Y8^`56{%7!e`Z#<4b5I__NcO
z@vLKo_<8L-d_esf{7q&C{@L6yd}rDb{CT~2Jf`sgzJ(Qz2Ym^_lhT6lUb=pG>v}%^
zBZGxMI77p~NhaboK{&isjVm5ZcErDXXNx}?Z;Ag7FvYvwFu?CZYvTikH1O~+W&FE;
za`;^rB=IfQTkcC8>+YM|m))lpzquEmm~*$&`Q%=F_nrHD;;8$^+adRF`v=^cB%iwP
zDC%$@wQg~@YJcFq&AZOs|4X$yGP%-yUbW0U@x~SR3FJk0a9_T=P2gE~ou!lRlj+CZ
zlR!!COE(kTap;5Ydj=xhgM;?Eqn38Me@XLqj|Td<zbI$B%OXA9wVsmP|7~}7Z~KCB
z_dVj|-lt&iu2~FoM_QS=J2V@*OMB|L*Ny?*ox)Yz&uz%N_hd@Bzt;MPYp&S99dTO0
zsdX*lj&r}@dZ#|&=J&tHO>d6k8qW;lc7dPcX3C%9@Q6-aLR$+i-Kz-~K30db+;<1p
zwp@vWr<UQ40IuS$6kWt!Fg=G0zjqb~ayx}9?m3Rz;3nbh-zVU3VFz*0l?dFIl)bog
z`CYiR0)L!`fe&uqO*U?igD1}IF$uRoa>vELK;hnOcfzTCw8NQ2z;Nm-rnu20LtLV?
z4(@w45a$k3!9`q?$L%+l!qIECuwu>|*xZ(7>@VUX)}?<A%jJE-lE>a*HFk|+AI=V8
zUG@)P^H+MX9Y;E_17a=Mx|0vE2LN?gnRC_HM6F6}`;}7cwDA?}RK*2sqg6h3&%G?{
zqT@*{`(Y~fEaoV-v^^f1ONz#B>kY@QGxlI(2ZOLrd4AZn5k7XymxZ02pkXfs5wW%(
zvDhmiuGmkX5m>1(TkOBDQ0%Kn2sUj|AFB`z#zriuV=H2mu+7V|*xPXu*qGH#jAp_w
zO#a#u=5xXV2K4JQ#xU^%M)KD<rY&Iv<Fhu1>51>dsINZ3ILEbNoR%M9lwuk%Z9nc}
z7zb`+>b~8;{EYYyqxAI>Mm+R9=EY17CNcOlW@9QH;}e*IIXiv`b9H+x=G5yb41*hr
znSZ_;6XF?wdC;>BGfm)P<^>GQ0Gfh1{Q!?KM7UvcYn(A-mT=704J*uFLvzfV%SM<p
znz|Tpo+c($K^4<^LIE?iB_;fZ@ISX(KR4XGBUjwUXBOSug1)#Vj(&2>=Dc@Hem3ex
zAq=~HYaVcmbbRX8UESgK$F#*w`0x?86=0oP)7fgbZBmtPgGWo<OqYw@c;Oe^c6`Wl
zbKjojw)H&2t%#KB26%kL&Cem;E&b*Jw^Ih;ZhOy%xEUz~xz!)@b%U((+@ivnZuyf`
zw|qXqEut6WW`uQdyI1GnrfXs2wyW5}?YN4GTXMRd8}Ap$O)5goE&siu+d4<a4fRCK
zZJWy<G`ngQ4KetEewp_b?I$^d7Q|1Yw`Sj>wf$b9mHVHgCo#R~th=3Pb>mia+_@%n
zt>k@lZ`>Vp%S<KutWO!*x#tSH8F>+{cQYTo4SW{8Kl3Dd*Lo`2HuNa^&6{}i4oWn-
zxiK8QX0`_nC=5bxN&2DtV)*FT4@~qg77e|vm4ME-#-eXtc0pf~L!kF2*q~LWEzkuV
z6ZCSc9@^Gg3r)JDhDOQ&(9*Fo=)03*Xh+5$)cK}W)JxMJs4sb6Q4^cfsOr#3)V5b|
zQSWfCQ0`UFQ7NEaRMGKHRQ5s(Drj313eZu9Dzv_X`hB4ig%U4AZHu^qV!ghAg5dH|
z!#A@~LFy+_Jx5bf3NuGgFlIc;{J{a#U&C-zZDt6{eJK!C<?D-DZs(yuFeVCgj*9xZ
z;eoof3xmS+B2jnj9Z(w=tx?AR%u!~0jZxAAx~O&p2<3NK74<?)5oNSb8s#<c&(#O<
z+tuyTitE<aqU)8AFRoh8KDkEOy>~4+Kk9mKW5~5QaKJUVv&U5q+TnWo>|@u@KN?*P
zy=z^a9#*+R^($Q0QcGORrZ2l%QVU&ks&ZYQE1z*)IC#Q!=2eR8W8`7i{g-21w>G0(
z!-GOy>)Lm_zJUa|zRlR?+BC~?jim`6no~t~JqEzL4o0C}|2}tem9w{Z{hkMNy}xAY
z%I6xozO2)BwbB5(?v7P<O&FGQ-G`8Lbu9Sn^8V*9m%ZGdF3)NgTolx1U7*n)Tp%yT
zUH;gNxZFKE=z^br=5m+z#N|(=zy%`n$i*_G-bJya#--2jmdn26>n<P0uDZCm6uCqe
zo^wh5dDbO@b;`xL`nbz`xg?j6Jqa$|?a?kW1`#fhBYRx*M}k~d;eIZ+v-vLQFHDyz
zBF*L3e*_ofKNuINkBf^^t%J*RMH`o>y%sKC+l*a^x_T~0<3TQYFH~L9EEQci>C!G+
z6aSEz&cBgAa#xVfUlx(R9$%2Y#h;MKm3PRWj8SA(`4CcKs~_p((}O%!(~i6-^B8#|
zuo1~@yoX#<szN61DMwB{{tsykyo_{@IFH11<RG=QPa|I(NJsAJPDZ}fJA{PA#vpxr
zBawRz_aQm)yO274{>XMCA0#P(jjZgWBWI0BNSOp2QliflIbrCCEQqs3TJ}PbSM?#t
z?+5jfhTU378y$6|_I?2JW4jFUjHWnJHSCXb{Nq*U2P!|D-|YVCJkl`jTqif_9OeJk
zS*B*#Ia%zv^APu`vrKu1Gx*nIXF1vf=aI{`&S?u(&Pvz{=Y-r6=a#9<&Y$3g&a-K`
z&b`CJ-%d9@;cOY7;#~RUkh26R))})m%GtYdpEE;dx3h`Q4(E|_ALp=Dw(}U#)7kPo
z$$8r+oO6f+%9(ZC(OG-Y*16rl(wQ0salX^6@4O@rb_Q-&ch;-`IIk|tIM?IFow>Px
zoSsjtIzeGSoOUOEbvn{D?Q~FW(uorI)@k$huv6}@0Vi?dQzvd-hf~_bW2b!R1E-X@
zS|`u8DyKEY3a8`SN}RryU3PL<Jn!V|n(GvF;<OX-MY@xmPKr}i$RQ`2yD?5V8<9@W
z3HzMBW$$vDf8+1eYwY8c5y5scYM?t6ZxNkVDL5zFd{-y(7{Unyv2_AQLY;c+O`HP%
z>NyROw4BUy)SR}DC_053$T;oTE9PWf^V@M^b;U6P^WAam#1}_s|0hRpjrWeb{YD*`
zr9+O|bN!B8wmpu__;$yp=4M9;iAF~l^`0Xl=eDEHs~e6Vwf}R>47%i~QeNN~|25n3
zkzJ<aR9u?l^ur{_-mL`3Y{EfD`^*T(`u;tRT53BTeZBo0lP>WcQ{FKhcN)_ijrR~7
zJ8xnfi3>=_aytjd&oS1HGL7brvKvN@vuIt%$`nmUO1p}q@M#r}=42_yy_s8xlh4)>
z8GvQP9_BZMY2GZN>*WUoL1O|@#veg^EF46Lzj=lb2R}i4*e*bnTzZIbAG?oe)2Tri
z`QJqBEG|PFAHRY)u6q%&+dm&+Qk;e88p}YCbW#x&zDE#qMR5p)(ftU3Rv6;DcQB&v
zd;r3GcpG9=jf-$&GZ3jcWJGztJL0wi8j(wNLU^CFL;UHqM5KwEBEDb^5bz{0!uO#%
zV%Hh~K}X0UfYIWJ*6KeF)Gw<J^=3aD{_XneV0~@c!FBAtgE{D}!zyRk;YRj=1EROb
z;ks0Z!wT-PgZa@$2bacs4pvLI9sXIBJJj#}&w*BY$w4q)-~a;UI563n4*SleIqd98
zazJe*IIJNLI-ENg;h<8r$02e$$e~K#&!NwU@6eyibhz`B>JTkXZ~&q(4n;9YhppRi
z2ht}ihe%y>hj^ZmLr|8E1FRG1F!Ed3A=p9QVJJ+}!MOA<oICmp9-{ISzKy&9w@UsD
zpSnK<Py9Lt|8DdePTlqbo}S$czt-6aFWzW@AF*qKqxRIn$1hjI0|qPL?b4-i8FVq+
zCb|&rRGter7&{IBqI?2gNJxQ04jqD@tB!$xnu>&LYVLzu(sscOlKtVU_q^dX(=0d@
zOow-R65+<ju<)IAF7VVD2Y4FT2ENzR0&bmR3?IIy3*Yfc6W*<<3fG`2!0|_<;GF6$
zdyn_)_8`?|`#$_P``xj#_Tx7`*gKDm+sDX`*yp<p+UJKovyZ#nW$)70YXAOEll@-n
z`}Tu7?%3;PSK8BCO6~o=727lPFW4J-<=KxUow46veZv0Bc#1tq@vwb5D%So+Sd@Kb
z(LVdEo?Z6bHGlg*ratzkcx?NX<8*uCJ)(WWd#wE#fUA8f3SsXXYGV()U}0a|X>1Q)
z(zP!z0NKCsRJGqaq+l;wA!Yw_Xv?nc-@0A2^|GCW?>D=|j9I%EwIA%{-;djwDU8^e
zIuF{(?0#m~o84s>{jk+;W4g&MMD@Piee@l>PkSrve&v_ieS2JN_hh!vE>%6x&H!`9
z?!SE}>?F>m*ij!JvOD-W#x6-U$}SwW&kh~3%kF!&zg@-yZ@Yg}EIWS%y4__2(XM$1
z)~+qX#qMT}gI&xUYdb?R3%k2eV>=U$uHE6ons#-iDt6C%<?RNRB<*Unw`^na>$bXK
zKW!`X7Hl<}KHKh{oU*+vGj3aJ^V+tW|HAh4(Oz46S*Pvd(-zzK?+<JzHS26`+^TH@
zc30RQ%q+1Dt+{MVcy-=Z?01fBso`l`Gg7*3c6hSwXl|mdOv6E2t+5DOz`s4VGmxFO
zB~(9KTom87BcEvtZKT>B9P_Zfw&iA9V}i6TBg1VEhg;b?=9t+I*BaXLUu)YwTGz0Z
z)Kj*#$I02c@0PH2%-FP1yt!u6{p^R$o^M}m=2T{Em=2RRMf|rmPZEZ0-V_bk^grsc
zxiQghvumr_M%<{;<|O`}&EoFcHmDOfY{JT~*(7%t*~HDBvth|)+o)KcvZ<pTw{Z<W
zYIEaEyv_3M12*P;VK$igU>g_3KpQQq?KWd{uFdgq;eTbHA=@0i<!<x*DauBA&e6tL
z*3QPr+|ovh1hMH4*0(v7rez~ns%DccP_%jdPTEF&^Pe?B=eM=1%Zjy$&!Y8@*g5O6
z{EybIcPFgt`$w!bz7AUZ$o5&Mm_D)2!V9dA20par9KCO?P;|%oW__hK>}9ES{<mW5
zck&mkmCW<3jXlm->ja*#{&hIT`eETA>z%bR*7N<5*8X#Qt?x?ivYs>Wx0XS9Tg!Q~
ztiK<iSvQ{{SVxp&ti{@p)<?$R)}t#{)_N-D)<jDqYYsuj+9LpHt(~ZB{VGq+I_|cF
z^+xBWRq(qttJ<|6Rx>K|R)3*0R)6r5R`2}YTHS~pw&I)}u=;qT$7*{^yVd>I%~mVl
z8mzQs?pZ+$Zd++M->{nXx@J|nr^pJIe9o%#{8=mO>XTMSI#aD`#*SEZFU47P$sMq&
zFbuOg;2dnF=M`X86THpJ{0PS?J<rpsyMko(?J>^k_mHdAw>gB>lPw#oG$7Q<6lP*o
zjnlKz_6Au+hO1iLIHq9LabC*m$*nEeoz`{O(czykySW9})6LH?vf2mOZL@LMitB3_
zg!uyIvbz_CNa%!VoN0lLUVQ*NQCkbsd{PC=8ZC#-&Ho33{ksI?s-K4indQKEE}1ZE
z&otP4KoTrBIsvAW9t}HF7!I4N41wuA3WQ<%x5LQqxiG{J2256h0&CO2!*-gXVKdH7
zFgDc=R_bdBdm9dctsT{eZJgDDeY~m$tE*9j?Gs4DBnSUlo|xLOT==nUi4tG5+^;rg
znQ8pdG7~;wc>q6RiRKJiF7AA0c`CZgQZ}{KGBUTxvgul#<<~pamJ%%$mg4;-mY>Hi
zTh@L#ZyCIvWBEtswB-@abW7o}o|Z6&L`#47gO+j32+Noqdn~tw2U$W6`C7it;8{i$
zcv&u#P%ODMc*|?eXv>#Roh-k;wzK^D(b978JH+zproJUd9&9<Uscso*0<e5#D`N>k
zi&<``{D#KyR-g$%i_oBmIjDW&N9gCY3FwKO5vcs-L1<k0Gidj{F6h7JR;Xc56V!aD
z4yy648ag*y0logS1WNvU8TvxD5Q<aJg<jM<4Sj8%4*hMP43$MELVptvLSHi@pcl69
zf#P-tL7zwXLP_yF==BsY=-ep^6qt{PLNBACCfA*yQq^|QfqF}5atj2i*{u&Pc&-KA
z7*T_gCl#SbXQiPRzyGti{A<G^<KMD{kL;p_s>+<jJ<vxB7lR3ln`R>x|EvcsFpkeG
zg3(<T(H^Z9duUA-cy^tI^tNh?djS;|gpd-8mhj6Kh6m4EgeK-#TuRQgs7p_?xPLmy
zqBu9fBD^r#!nioxqOByvf>IG^(O9+J0#M7fpf@rs4m6W3lH1%ZVxFKZSkD|SfG=z<
z+J>PP-lHZKFDLXYoIijp(q>dG8owx541JTbc)he`-oCnSUbykoobz|Vd{u1LJXPw0
z`HJkgIa~3y`FZ6R=51=d=C6RA=7U--=Jh%c%v1Gi%^i)Z%wL+6oBNpkXWnUX$s7zT
zF!#33Ha}{6$~@ElxOs}hQS$)DcyoyJ0rMebn0c6Mu=y8MfH~W3n|UdQWBwNFY5p5W
zGMB{T%vbTQ<}W-D=I01D<`|-d`5@8QoI%nxzemzE|4ULaN08;sIb=!mZREdZWb!XF
z1M-sDd(ynwDbkFYHfhqVfcVyIjWBG6Ck&V+c=VW^!?&9ixi_1g#5I@&VDFmgV{Vys
zqpzE7LtQm{>2lG`5t(n6>Xc>HfXFZ#f*&&*wL5I~)F#%f#45^cm*qY)MT=c#*G&D*
zbWFU>QVdyU{dzPrNgaY2L<?hP4Mdt5sKL!Pl&s8J6wJ)RWev^5q_oXa#Wc+3HUVa+
z4H>hzRWY-orQfC%-&Rbod|5P2nwc{te)wp*HZfs(Zgj*H^lH%b#EWO9<IlQG^}1V4
z$?Z+1zK`oneI8VsqU$P574MXoc2!<B-CK6vbm>Zt>E4T(rcd(IOqI?inPN{SnEIwh
zn+6^UH)X_ym_qgknojTAZkoG`YijDxFfHYiP34*HrhXKZX`#EL=_6NL)29wl(>5y;
z(^6AC(<ptAsR>Bcv|U-jlqM@>`uN{p2zdP$B=E-)Bxi0OQaLpPsT!Sx6b-(G9C$hm
zfwv7nCLZ)a4&H5t{HSP#_+D#(R2SZb%$>ajQ8{rPVs!K>L^tLlL@X>H@**e;lIfEH
zvGO_wc}O@6u}8&1&e=yn-kI-%Xz1^PAT<0TSb1-V!#^fOZIucc`|1J7o^pf0Mw}sa
zefAL3b{HhJ(G=2CWdK<(0Yfw{s6(`~01)|98OWzNG04rZ-zM7vS4@_;ize}uIg@Gh
zM-z<wgh{IDh)E52(4+_O%;cF^mr2t~i%H(x0~6jvt%>+xmC2>faueML|CyY=eaYm*
z)dCYpezpnc#3_@o#N#HB;YUq;1L92_*au8jJ;F@NoPtfz&;XNGooyyIN*t4u|L7*Y
zOGK0PPgoQ65f>BCQwI~7N7g1&Rput;SB*@3a&=6WQh_FkG0G-$!Ez=<ZwZqu@}_Ys
za?N-g`os8>_E+OK3e(07f8H4%TX<va`0l0g@Iaq&VCxg(*EIrT=l>oWr{~@`est`P
z@w)?+#tT8E#xty9<7c=+<I8rr#@>dfjW?CkjdQk=j1?D!$8NogHh$V4ZY=jW#28T(
zXiU4j-PrRq*VyF{!&r46+4z;WyYUGk%GeO$Xk1}zYYbL}8YgTS8w(b6jaSArje)%?
z#zqh1jlt!T#(&QJHF}o%%jm@ZB_pdH^F}SS86y;O(&&ciTcZuNVI$PPextn$-A2dW
zwi%^&KQfBFUvI=JsWH;ZzG?LAaG6o~-YZ6{+zUpLxICj5R%eV1z$c7+rBaMie<T_e
zOdK>i_cX#Nxqgokza+>=>#VO)cOuVdSFo4S9Ft<?kHQ-@o1u+l)SQg4o3=)~W}!w0
zhfIv3TJ(&3Zi0+p1*%5#$qGhAp;AV0-j-n_X5A19{b_hoeZg>WbH-41cG3{`@~xq3
z^RS^)`GBE*Zja&8p?1T%-OYwO84ZRTPInDc4R0C#l)G-o{dvXk>i7l2*Ijvrzwewe
zRJ?e?P(C%qa3%DR;WJK*VGb(N5DVFBIIg(UaL<ab;rIm45c9;#F#8V0u(uFz_%j)8
zD7V+iP=RSDT-Va@wLZk~nzX(l{~O3~?Ukxw#$yFT@f%Wx;aOV-Z87Txl72r89PkSU
zEa+#0?J83SthKiW4)2ByB)SF++HUt4gy**#NE~W5I2qVruui;d;A3^mpiJ$$!T7H$
z2IB887y!HS41l-K7>MVcFqnu>F}Uu3$Y47@#^ASkq`?`$UIUq*K?c!pd<}XY^9%rG
zUIv&`6oY_Byg?WTZ4m72WI)%oGcXXdG?<z;G05xHGqA1!88n_#HLy)oFevbsGWd+!
z(l<9<*XPOo)IYE=ub((Lqrbm?QlC@wRv(fytp71+KtG4jqi<=^u76LVS>JrIUjOvV
z8vU{QoBG;CW%{I}SM-AdFX->X=jrb-J)`d~dqQ9BtMJ(H{zU!cy9f2P&PC{##O=`s
zZ41&r;_9p4uglX{+G6OVrpWp}9q#%&Z=m$IpLEp6hT7_@)1msqRwnxCN_zUn-!=8`
z465i`)XD4T7D(#P#QoKS`TWw`fn3r{2G8rA-I&%pJ@#HNu6b0?>&lRxW^%vYvw&{B
z{n$1=al=P?$N$~e`!RV(&#SFc?@~#r-f(KM-k+U?dg}OGJuTzYdJ5v{dJ9uYdXL)@
z^p2K9>p@e)^*Vz>^t^C^dff)w^=!5{dg<>x^?DwY^froddb&ql^{o65dX}y>dLXcc
z-p@57y~nS0^y2G*din**di4k8^jz5zdUtF$bybwsba&2w*DdY+qWhxqlkT^Sce=lW
z-{`L5U+PX8_UShL?b1yhZ`DOUY|@>$P^Wt^u3C4MQ=z-hu0;1K;Igjv*8<(`J=waa
zZk*D+as0UMy}+Zo)#!NLi{Jyg(W{}lu0y+ZmuhzC7G?S9+J>@q?-S{|7RE%~tiKrD
z_ivH9MvZV?&N(aHgZs^NkJAlxQ_Zz?_e*H#GTsApwI9jozAhBgO+ENqN7rjbrvkdD
zV<<JJlR5c8=fk6M9m@-^b#@+np>vASt8>+&Q|G!wi%!wIMxErQdpg{L+d82AH*|Wb
z*K{HwMLPff=Ib0E&C*$}%h2IxAJeJWcUb2$K2}FdFG>fwwpWKTxKoF6+fT>&1Ybup
zkf}3`r0QH(^U&eWqji3CIq9Tav(wp3wA2abKy;qM^mRZ|S~|RUsyfFT6?CrUO6gRG
zZfW1buWMh>`KcYZJg<%KpV8jBF{xdh{8pRhGpzl_c0iji+oRnv*`{sO^hkSuUcGj8
zXpQ!m`%Uc)aGAF3Qn9v7Z=v>TNv`&*L#MTGu+z0epvl@mu|)0qH__UpyW!g1CquN6
zfq~kWoVIJv1Gw5Y)1KNpn@QT~=WyB=!(6qC-4WWkS~l8oi{{$&Cq~+;S9G+yV}ROG
zG-YjRBRTEtHF0g3fj{5_*H^*4hrfe?>@Q%J`6uwv%?a?up%L(nn}gu8lxN_4eit|z
z)(UnPYXXap)Pn1(s=)l?<={D=|G*K}m%vlv1z_@<v*0V$C&AOlQ^9)Mj(|zlao`~F
z{owGCec-)SyTH6uf3Ur`H~60=3oO{8f}@8$!0I>Mz~xEKU`viY_?j6EEcF`#_J6Jq
zzEP$HewQG8$hD^;*wj!O3}4>Tvg=vbGARD3^>6=z)=Q7iTIWGiTC}fkwH8~3wNB;_
zXesaM(aLmb*IHI=)?!W8YhA6Y(VED(siovwre$Y+Ma$z~p%!H*R|`{qTFdNEy4Dsw
zS*uq+QS0Q7Xe~r%xYlrCh*n5wpw=vEyOzHaSF3%}Qwv;2(%N+br**~0RqH7fq4oK<
zwboj{xz_qMBdz&p9j!qRpjIVNSu6UptQM?ETx;a?A5fhCDoD!aJLu%r9BAXkM^I4d
z1gJ4)1oV$E2tsK-1MU0V2|D$l1yq#z095Q-3(A94ffE1R0I~b8fpo7Hfkvawflgu1
zf-F@|f*wyE19{v#40@Cr3xaT>K*x;tfu1kz1Sxm;f$-<}puM}9pkxOs=%j=PC~XK0
ziY{{kv19B&CLWfcSv3gg+6O%lwH5@LPE`fPuoXbdhQi0;e*df4-}+0_G-pY3f55zE
zmGz9~_@DQhf1izNs$Cw^1c&u&s=IV+ZppN1zI**pv*yNq&6wCbnoy5Q%^}rN&Ha;?
zH8<~^*Gx{z(OjZuYHrs~)2y96s=3t=ujzK;faZQ~m}Y@du;%T>9h&uzeKc#&ur*7!
z(>2r0iJHDE7)|32q~^O^xMo&>m8P|onP%I%fhM&Ztl3eZu4%UmpqXncqxtdAKOnSs
z1GxLbGB79j8?eTH7TET83fTQ@3@Etx3Ro5L9C!x)6u4un9ca?m3>>@I06ZCT7ib2*
z1#J3T2E;zQ0(@}c0uU0M2TZd&1AP4_9jNy-8R&gJ5tz2~An>|%1n|Ln2(Yy)5cn`}
zJFs#G7nliU00UM?K=U>n@MD%M@Z2^8&<SD#>{~Pk`aCiM4rk~9NgN>Xww^Lja!wY=
zx-SmQP5GnINn6$U3jD4iJvFBRtoo<{N|?}4!jEYDQXJHHHPWk5QQD~y5!s?)hJ2tg
zBwni#+kaa__TmkVyj|Bcl&p(1lGpMzKD1?Npt3SFPI@2H=r%m8@#jm72Bbbx1DCQ_
zgH7G3!B_XwU`+5dTr0dZbfPI5i>`Q$2a;%wxB*8Evx~MG&vrsJLSQBuKbLhiVp}vd
zzMfRk;Irj5?rTeGNPpT?_o`k~&y4?}-h}<CJ|R1;zB2euUHtMJb;;nD>g!g0>K|9S
z)Z1HH)eBBGsr$3))V09X>OE8C>XEnpQ<sjpq+Wm$4o5Ou{cPV!^<M?4>f3f4QLi?Q
zQ(s+(Qb#oGQ{S7sOFf(9uYOC(Tm8{%rn=xNRsG=}5A~ZiZt7X9PU^uecIx&Smg+wl
z5cOL?eRci>NPYFXs`{A-1$7`oO1<FsUp3i|Uuw~(m(&K>^J+%m8MV;K_i8sPM%6~5
zhSWA4`_;gkPt+_s1!}fu9;#V#?yG5o@2G9PuTUE;FHx(EysQ?1IIm{*J6mnI?UY*L
zspD#@%%f`8fbnW3<NMW$OGDM<LwBo1+U`*6TJcs>Z)U0a9H*(}PzY*|l`v|P!_I2!
zm+aMKcEZ%;%}v!L7WCDA)M}}{N>o$3gHcpVl9X0+@7+@UowKfbi~m!Vsk5LuH#wtv
zsC-g&EBvkMVf$g#udDs4?B;IO>eM#XEz%=Zl48AT+Tb14hQdnK_kN|Sn})@zsx#+R
zb#CVfPsPeqRdGyH{k?uvb-X2BwJz;|>M=@~DjpE5`g?GP>ditQRWCob>Z}1>HSrTc
z^=~Cc^>8Fob-^C4%3p=4);%;;l}RyB<#>Qq^JUakd!8w(uH;CoYVrQ5*lTU5V8?%|
z5dT|H!3BR-vA38~0nfixS*saVc@{IEQs~^H;{Cf#1<?9P<<aqal>kzW$}hQ_DyRBO
zRh09JRkC=6DqEmjmC&(Fm8VzJR19||sYIG4sN9`Bpz`H*n2OH+U==((KqYX+M<w<F
zTP67jT_puWR7nuSs_f}Rs?bitRm^BsD!&xXRN9^!sHEnDRh;?iDxW|Al~Zq}RgACv
zQ?3i#P(~RqD?j|Splnz1S-CiLN_h)5ro8>zu=1_D1IkMWdz9@Q+m-jMJyOnZs#mT*
zQltFB?WXe7R;lt_Te0$NTA}hgVy<$Z%xUGjPt%mooJmsN!AMXxSB_Tx{31;GT7Iyy
z7cW408MsY3Z-lLET0~dA>q}I2(8VfOPau``ufdfwf~=HhjLekXJ{l;Wxeiu-5u&aP
zFb62R&q^yt-2A7M6Skpr6Sl1MXnsMdv--1AXVjEZv+bBt)%Rhg{CfjR(Fc2!NDl2v
z8q1HA-rTQOIv-b~M0L8Uw7goXbfK|W37%M})QQYh@><VSdeM}oL_M6O^w2dy$>jF|
zrL;$3N@GWYm0;)qrGtNblxmyVN^?i)N?LA2CF~|fX~$!vQfv}j>A0Jf(y2{TrHsc0
zN=K8xN?~s5N~}#qC7Z|6N)k!`0E6faz=c0Q0lek~fc(+VfCs24K)~;}fIkn10r`gq
z0EVtTfb#V=fN9esz~#hxfIPAW5WQ9jc+pS_Fpn<=#5)!OT9$JFf9o;<PBCeKz3?PJ
z?hoOSvUd*vdiRF`#%+QDGYdNab5%ZoPvLC9h$S7+F-HJYRAK<>dy#<cW^jPnGz>6b
zW(v5y%K)&;2n<l0R0BM`stEAgAq`m8`KOric3n}m=%-?V&w`?g=4Zw9;Yr0G`EM0{
z*u#nq$^(jkfo{beS#65tv`31wvh|9_-FFoECn^<FJxUeJ#flX>TF)!KP0CT6LuD%d
zSU;}#v+=0nLR`G!q{9Klz8|5AcWZVlW=HN&41xJ5I?k~a|CZAf1;GTxBgPm-+ev4|
z@hkR<$NgZ6MqpFLhp+V&JqxrHU$fN|eU%jzNBX1`y-sf_JSMLzm`VLqIMqI{@G)gZ
z0qHiWkg+kU(BC+u0Ep{XAj7*A4lfE6DykkT^oQP8m^ZtlAoZz20aQ|=U=nay!9wS}
zg4vsF1^x4<6jV6J6@DunRhWDhr_ge0zd|7~RAI09ZUuO&zryMfZ-x6vmO{h|RYAYj
zL*Z$Zn?e-KSwV5uPT~4>O9iK$5QTO<eFgGckV1E%ssfIypirwUrC`waSN_DQU-C1A
zC3&3KynMmqY55O_-pgA$jmk$Xy_B!K(<eU>_Cy|FE|7Qr*d*_Jtxi7CuUbAAR3Tq7
z^q+in&L#OedVzeMOtyS=$4U9plvMd#)DihZYq9cvby4!j{rlvVVY}p~X8h!<O8N2!
z1DNt~ZL0kIE4+M39$KEoaFSn_wUaOIgvz@fGm#%c>B)zzY059vs>mOXl9&Gjm6T7M
z-jrMXZ%r=9|A$;3=&Kxj=#$*J?00hCsBh#5QZMBS1kdE&AL)`ab#9dlS$ZJ%Uv;hA
zt9?~+Qjl^vyZ6`Rye}2W#q-a}<*A&ND}R<D*N|~cuHF5xT=yU0aifiqavcZv%00B+
zDR+C;SMEX?PcAvYOD+&hkwXu=%c<v}<YuUja&?lnaz|P%<gka0<u(zzat(_>xv*Qx
za@rwsa-9Yea-nbk$jYBzmA%3IE{m4`B0JFeQPwYILiVG}i0q!_7qZiLdSwGbJ7tGV
zT4X)mHOk((cuy9{y)BynxFI{-eO1=#_(j=c=zQ7dt7l}j@12kh3{R0QF+C(Z@&2GJ
z@KS^<g||mGK`BVKv}e0)_i?W5ESe!JwMLTFyN8pt4|kQtnIdHA@2zDyMdq?Ru8}Mo
zpd(A~){w=eD#_ZRWMy?%#AGFFe#^}6TaoEDUX&>vpOraO_(6uw8kf<Qe=YN=<GIYO
zq^C0B&K)w)AI&l!ZZ*gVPZ*J*=--lA87Y&wns-IUgMLBglVqMuYRhREaALa59s6V%
z%+~~&XV;@;cmd%uqo5F(?Sla_uTO82VG=kpottzS$3~(|*#WGKqNR(>!H;m6;bJQp
zxVM>1ma?JDhaRwu<8gJFbQD15`LeW(=AD1izI!*MFBvXNkBlxzE1&x;P4JwOj+Yvf
zzTPq{J&-UUy<*oRt@Wi%8d>&8n&)3H9RaM7P93O}K6kQIx&&7&eS7`9bX{$ZbVGQi
zbR#59`u@aG>FUCG=`!X4=|b5s>5R7B(gzRkkoI%%k;culq)l$nq{RaW((g1e(hbj@
zrO%wQmkw};Nn39~q<_`wOSgq<NoPRRq^T1M(z1n8(w$ygQb{uFQVxP8shPxisY3f1
zDUUDjr4~v@r3(Cpq>vi@QlouOq!LaDq|`7ErEaa(NnvZMrCth8OxkH!BK7UfC8@-`
z0;w%(wp5z<DJiK(sZwb%N2Io3aZ-t&qNEm!_et&I?~)n<_)FoR@TIDgnNph0RH>vz
zywqd`TFO1hN$Ni>JE=b}pi=xy6R9e9J*j`|no^uv6{(Uid8u#4l2XXAP03^D)+D>=
zKO|)(ze-Y@KS`d9eJ9yr^+xi~r$I@FE6*hN@w+510a_({yB<jXN~)EFI8{k9zTJ?F
zEx#stF`!8Dk>)wcv4Jef^^6QjAoiG~?b;zpa!rh+|K3Q+0|t8~Q%8a%b8~zpuaJ3?
zH@6s)wT)!Srv2`cE#@f6w)Y6h_6s(WZA=Tv78zs7hpjr2bqPSpTeixQ|9zH~EVw2v
zdBW$9M4a-fL~!?_1S@4u0_FTs!ent=LcZd)#P@&~5<{B367>Te66Z4>OT=P?Up`vB
zD*?N6OG0YTb%_bRs}gmuE=Zg@n<wE%JR@PXnJ)3?ezHVwM54q6$U%wS<KYrk1tAhE
z^gxMbiR}`pk2n&<7*7dV7)j#k2dqTqB^L<_$3a3$-daM?W+rjukf8*^URz>*R$Zd>
zKY+xxZ88#yDq<3?-5cTuQkKPyoWF^``1V;mxqM0-7BD700(>Q&+CLx;JJBOPgl-o<
zviwNgsH$H4$?h8QFrAy?fT2?Hn$yMNY<!{kkM$h!+<TegHlb<aeTGTm``*NhOXeOB
zze)}h9;dZie6V4McxaT5_&-y&_=O3YxYc=rc$+6ioG*zKpM7L6ek2Aa4uF}8U;Usj
zZhJ{fyp^pc?j@%vJ}!_F4@=w<TeDpkOaHtirgCjwtk`=-%v@<w>|WQX7%FK<tP{~M
z#+ZL1_PR_U7U1_#Y+CKUSVV8N*w54ou|qB;Vq4!YiJhn{5R(te7Rv#h5>tPkDt0mB
zh?ov0PVCxBl$de#KC$xPU1Aox{$jU>_+r*)m|}PFR5ADlUhMuow3t(<lUSpnotVoT
zsMy0C6EQSdPwequO)*S^idbu;yco_@QcUugMl$?p;Nhagsd&e@^D+OT6Ar9JrA2}w
z8p3vj0`_(7IT6AL*4w?jb1<kOup}UVN2Y&<U#4%~_G{bj`8@TW=1cRfc;4J}P9uAP
zWzGs=R(LHi92v(w2k8*{A=*o-4fQPL8<|6HA{mpiiJOE-!lZ|{M?ap7?{If_$Ni8z
zW)!E9>^ciSdj7w_!<K)G5}{#J@m}7Jah~Y&G45CXMZ?7s4iv1eMSW6Di$pDeBG$|s
z!h-hf2n}EZ_SqD6?a`h&5rSQ11hZ1~cJFdq-g$p<FeqbNL*P8RB%m}nf5+#dOn<+d
z8Ge&HGks$V^0tFDu5D|ozvrXKdg`6}Xqs>OQktK;--<VQz?<uLKb^A-Ze*7oUtpEJ
zFlRA8hcNYTS9oQKEihCE9T_08<DTCS4br<H5c-9$hiDc}FR5FJHq>pPvlRW*Z{(RW
z4*6qb6X`?0F^O20P5cemBpe!uB-Bq&dYBWvJsRKj<GZhu@sQIU?h?n{-Nl4|&MDK}
zY886jtU5s$+douHywy>R)U6Ac)W*9Q=a#1!yT>0ev30*Or(Vco)7?SXhAI<mnW`Q3
z#eOul;|T>TuF1!0?AVDtb~zH;|Kbp~EjbNakduiuxtxP_C^?TkS#lXWbGZboo?C%^
zl~j%W9$bfo5u30y{Z_2z_f9PDVK4UC(HB^}^J{GC+!&U1ZVDTZ_>67to5z0jTf+8D
ztzj(!HnG#QVmQndNnDzz46b-p4i|A*5jW<lj2jqM#lb=~aBtT%ac#%IxNZqu+{<J7
zxV|+*+@*acII|&BoR6~wPV>Aajy`XNdylroHD}o4dY?MrmZh9<5EK&U5$cLV=b~{N
zH5lB!9vm)u6ps`CNWe)>3lBegPr<3bq~X?^J#iBMdEtzXuy7bJ4vq%q;o#$Z+)SYl
zPWUBaT=-94oX&ZF9M2{IC*2x|GbZoEU3{_&=jRrT^SvE{%T(Em8;#h9a}$K(D&@m*
z0M7_qV0t93pe_n`ZFD~_cJ%;GPW~W{s}X~v0Aq3Q6ytD;zvFP-@8fZ@j}mZCvJ!FY
zyhFGm^~1QUJ%@1;u}5&i$CBX&s*mEJ=p<aPAPHBEO2+k9CF39(DY$#lDY&Sv6x?>@
zW4I{hF<jM&V>p%CW4MdM$8dy&V>q=x$8cg|ssH;adM$ci^ttFd(e?kkPk6s*9npHC
zbw%ro_7UwT+E=u{s18v*qPj%&iRu*9E2>*mzo-vUKcc=w{fYV%^(*RI)W0YPQ68dP
zMEQtv66GbzO_ZM~M^T=lTt)ecau($+%3YMdXbz%zh~^@ik7!P!d5PvGnxANnqIrtu
zDw?lo&Z2pX<}RAQhyxK1A}&OHh&U1PBH~8GkBB1?Pa>{Fe2F*{@h0L<#Gi;m5sxA+
zMSO}l74a(KR>ZG}V-e3Hu0?!{I2Z9Q;$FnR$ODlNA}>UKh&&PbBJxJ$kH{mDPa>~G
zeu+F2`6lvC<e$hxk&hxTMShAr75OUiR^+e9W0B7yuSI@~JQw*c^8Ww*e=L0cSonU6
z@bebobuGf{TZH$u2=8wZuG1o1uSK|St8o2R;XbXx{aS_lwhH%e71q%ztfy62SF5nT
zR$-m3!g^bUb+-!ZZx!~@D(t6K*jKBtzgA(Nt-^j=g?+aQ`)?KI&??NMRhUbwFrQXo
zPOZYcT7|i_3iE3f=GZFCvsIX@K$x#Un6p5bw?LS?K$yQkI0u1n9s=Q91j6|UgmV%I
z=Oqx%O(2|~KsZN%aGnC;Tm{1U3WReO2<I&j&Rrm!zd*==K*)nY$b~@2hd{`QK*)<g
z$c;eAk3h(gK**Co$dy3Imq5swK**aw$elpQpFqf=K**y&$fZEYr$ET5K**~=$gM!g
zuRzGLK*+N|$hAPow?N3bK*+m5$h|<wzd-1LK<I-&=!HP&hd}6wK<JA==#4<=k3i^=
zK<JY|=#@a|mq6&5K<Jx5=$%05pFrrLK<J}D=%qmDr$FebK<KML=&eBLzd-1*K<KkT
z=(RxTw?OE*K<K+b=)XYd|Nnl9UW?ureJ;9Abp8MC6W%XcN3@=3UD5iYeMI|-_7&|f
zszX$ds4h``qB=$Ois}~CFX}_okEkzEf1*A`{fhb)^)Jdnl!qu6Q9h!aM0tsF6Xo}R
z?0pG*6vftW&Gbx`$sPg;OJE2ALV%E+ghc{ji?XjO(U4_A0@=s{1cZbg6eWNnyQrur
z>P1Ds4I?TlZYYYPh=^WAMZo296;R$e)z#hAmC4uyzxSB$_X;xAr|MtlU+2`RuHI%E
z{fPcVzoLK9&**RTJNh5T0mlQ!1;+=+3C9b^4aX115yun96~`CH8OIyP9mgNz0OJAU
z0^<YY1mgwc2IB|g2;&Lk3gZjo4C4*s4&x8w5aSW!65|u&6yp`+7ULJ=7~>h^8si(|
z9OE719^)V90nP`U7dSs~p5T1Jd4ux@=Ml~)oL4x%aGv3O!+D4E59cAyN1T^9KXIPo
ze8qW-^B3na&S#w0IKOe8<9vtt|02x)THFWN!&jSLj*gUWX}Q~S+tDE&TP7X#%&42{
zZ7sNHyY=uLzTfO`?ccTYj)3>ir3RG-z8U<~jPW6ZLQXb6ezZ8W&)(m|I&EFhYU%=?
zHvb;ECVb8xE!(vzyU+gmwhj?B%O37<t8Y}tCGEF&ih8b7)Z*73?DAt`yROe)T-Pnf
z78H{+W@(S%uV0LPV_Zr6(qE1zOspH86k>lqdFPtQl=v@Jr0zNMORuu$C-iwZesABs
z8KM2cf2l}ww0*CC(kmU)N4-0H;L4<T2Yq+C%@D`8g+mjX@5)$Lbn*J%zU(*bwVe6G
zA3F8&h~bWlBkz7EVRT7w;h1yL8^_*YJ2>vcZT}g6;Y|3%abFC$aa~^CO&h8g+&nI5
z^Q05@U75FSe&d$gZ~NrdJD>SFD>miy<bLGm?8i;N<kZEV&F!@ORNmo>UpVaZ-_L(3
z;H4?^w>(@>6uF{s+q&YZ)$ro?$z39gE+zg^6ykTVc=MxcOP)4om2L>^P<G($lVu-v
z+cJG|xAEnNUiGZ_;KyexKG>X9Iq0yZ>ixwJRrUQ>{~60Oj?VaeMA6LU&s~@qvS`t)
z?vHv`Kh@#(>L<=vXHT-uo!ue#?CdSlEpzHlzCP#7#V)rUzhU`pPrvu|ZKrEf=cZ-d
zK6hpQk-0yt37@y-o2+@4#&4c?;NKt5du^3>&H0HbH7k>IYJTmyv}RZGBQ<Ns@2|OQ
z>8CaIZ+~C2p#Axpo0t7rbNTXRnxl;6SdTcwV>@h*dQczgMg7Qwe8`LZ*bnRv_6z%m
z{lxxazp?*l2ik*np?zp4wHNG0`_T{R5A+NA2mOTpLcgK^(2wX(^eg%o{fz!bzoY+g
z9B@2vTyT7FoN&Bw+;IGG9C18xTycDHoN>Hy+;RLd4lo`tE-*eYPB30DZZLi@jxe4u
zt}wnZ&M@9E?lAr^4ly1vE-^kaPBC6FZZUo_jxnAwt}(tb&N1FG?lJyx9^ibyd4cl-
z=LyaioHsasa30}&!g+=B3+EZmH=K7k|8O4Se8hQ)^AqPO&R3kbIDc^-<9x<>jq@Al
zInH;S_c;GgoGkvU|Hq$Sdhpwfi;Ft#{Uc{vr{DLK-gExqy_Wwx(5>><HhsVO`QuN=
zor?=NaAwuno<EIT{@9N%{22a2M5ooKUK`^1-Dg>I|GjqZZ(q0GS#)x-$G0cGSvmR3
z-jj}fF@NSw#~%3glh0-!pLq1s!AC!t(>wD>^S4iYG}tob@Rt9a`C!WvvkpDe%kqBe
zj#ckg`?Y`P(bA_6p8j&sTce6Tf8)J~iUS!zey`UJdi2$s-yO1l=<ZYXU;C|idE-}c
z``*6pvln;9FMeVA!T9G}Hv4+-#+GaMy!*oqy9?G>p7piYKhtOPyr(CHrakq{2FuQ(
zgm<1?{nOef0zb}s{Mr8`?TDFVd(0!~<o3rSUV5Zp<Hm>cm&|?W@iRHw>|fsS;G&$A
z2WBjcy1!yro2`f5Xm;N#m;JYl`^#^0*}H+8KARD`vAZQ=!-;vZ>(kE-SXYyM)4g|p
zUa>ZF%IbTT`aOI1)+3*<vApfE=JYQ~t8*t5t{U;@*1G(&$5!@A3||>@IQy<ShabB$
zw$JY?dW2lRqDRiwJ6`B^@%FgcH{bs1sC~<4?(Vd_<5O#v%^Yl9c6!d7rH3b+Uo!Go
z)snG67ZyKsVZq`rHU%!ux%9xIvhZGuf-OfDM(moga70|2g&{Qu7SwO8S}=Wmmjx|~
zPR=iGy>-6jv7Gt6T1C(AQ*yr6w*8IT>2GbW_4{a6?Xb6QteyH;-`et7oomw)Thz`w
z?p^!vOmi&^Kh06ba;!%j;;|jJM?I(y^`d^{K|bU~e(VSK2m6Kn!+v6avESH#v;*xy
zyU;$gliCY*qy6Xy^auI{{eyl&f1%&df9OZ_C;Aori+)Cbqu<g0I1V@-I4(FoI8HcT
zIBqz8IF2};IIcLpIL<iUIPN(97zY>+7#A2H7$+Dn7&jO{7)KaS7*`ly7-tx77<U+d
z7>5{-7?&8I7^fJo7`GU|7{?gT7}prz80Q%8821?eI1g|>;Jm>3f%63C3(gyyKRAzY
zKH<E=`GxZg=NryDoPRhEaX#X_#QBNy6z40>Tb#c*k8wWZyvF&B^Bm_p&U>8ya23E5
zDebll^*HJ|&HJKlg>M`G9Ra<9-V7cOdzF&VKf)Ha@@=ywyj8pV?2!?VbcpJ>y;J9?
zZC%=RUEeJzW@(R0u_f_eCX7gWKDlGcovFX}n%HM=-_U-QY47##ls;$RyMw}qOdYx_
z<Kp#c!{!gKA8~PH;^@LL8^<0TcYb`^iRm}y-L&B5&69RzzIn?hw|<j#dh*ZNzvP_F
z{XXxw<52!fQywW;QCKqdhG~&Se-s@ozPBW+v_sj~Wm~3?FZZh0T`{@RTJ><%fEh<;
z6wSOibMY)&_3hOjv**q}JNuS72j)cIw*0nlZtFGo_PIyqww*V5-sX8n=GkgeYI16p
z);v<PzvgJo4>jj&{;IhQf9GNQD3m<{bvb~s)f@r*<aur99f9_}=6(aZqHjAe=axBV
zLBGfB+pBHWi)US&Sv2$Li~%zquCi85hIjaRRg5p+GX3ka4rN)T_m&(i{-Y?e=!R(}
zQ&$u|Qt;B0L;1%Y-{+mp{Uzt;?9-FK$@=8hH*eXMxp~rpoAYi;zp?Ga^WzVW+c>sx
zOycN^BkM=ZAD%Ys;`O^SrVb4s^6sEH13RU^*S|6?wBO#o6Z`zy>(11UDbFX5Ncu9N
zB>qzD(jGxE>$|n<x~)s+C^**Y_(+Gyi2LlV+N}xqZL_e|A7Le-C!3ECc{8|I(2jsM
z{wsVh+NOCQ^&IN4+Y%|^8c_1ru}jxq-1|r8-|snZ{ZHku-~2rO+<`MGKkfLj?GLL@
zd44zd-@kobeDd29*<T*};-+Jtes<&0qn~6R`Rb!7htGaceaQ0u>UZ0}^Yp>NZ+-qo
z#R0$9AANP`{_pEoyd1ypvlkb?knsH1d)Mw6w%ht_{WCRBr#)re`OcH~KH+#gd57(>
zliOc<WYfd*9?IP|?7@@=y4>GpYsh^8Tl_Z%Z3^8Ou>tn9>u$QYa_#DSp1u3n8qYP!
zs|#1%U-!kz@Rd1t?YQ&z71yuWddJ1vZ@zus^3KceUS?f3XX*JRGnQOfyl`>Q;s+P?
zT6ARL%!O?h9#}AALG*%?^S92=ogY2_eC?aHTWYIoZ>qhnwsUQZT3apb1L4mG+nu58
zCaBv2nDe#KfZsa*<osx8e_%ly&~;>CuSE|o3IhEX7SC96e#xAr)@64u>%4s5@|$nJ
zc>C5nu3z!{iXC_6+!em^i<S4+6|PEN?YZXInrH7`eNW|D*gLI@T_3R_bYsva|IGng
zLhfs`wafh}4-9)SciX&&Ha+~(BPX}p9!uWgc>LZc-g(lxGwrFGr|X}wK09pp+C5+I
zO?ZCs3!l9hzi-9M-`5Y_|LCiJuU8!S{EfkHJ$<nKJFDNdykC9j><3d0fAvx3k)xm7
zc=XfHZaQ}Ci|jAIJyCq}x3A~^+w;5Cr`rCo<HwYr4xAZ(?wg-0f3^PSp7Wi5-}}e)
z7mr;kVfz3=o`*ewh3*e5ru1H!<0~BH6`7R<rN!A5m8F@Z%1fs@aw{t`(}$1E7@L(O
z=a~b?j>;TcT2-Fw$V@LSE-oz@mz`7OsL0GNFV4!P1zDA}Bqo<+^dDpIKVoc#J-tVI
z*RFQJmlYN{%Iy<UViIFx;$q_C;(JU?h_~mLmfQP}8BTm@XW&D!Omq}ZDX6R%9ha09
z7oS45L7{ckALh1QO;!m}Ch`J&x<T*bV-r)zqqO@M&277>-FFk`C&k5+C$aZ$x})<`
z;!@+uGuZw0^CdTPenK3Le7I^utgo+^g4(K~;|`Gzy{D1?8g_rpCMl?$+I@G3eCR$#
z{#)4l6&u{p`84w1!|rd`#yfux6kX$cO&a#cu<O5GGBwxYX0ID`oyPoE*!M*X%+2j;
z%)5izG2p+&u3!4o-P}&2{YUKkSL=AU@4tpa1`e186jqLL%*ZIobIhVgQE{>HiNp-Y
z=hg>n0z0X}^NO2U0mo~eXvCg*fgM#N>fOwUWa5i9+&wQaQnle#_p*WRjDpaLmupS#
z8&B~`$)p8Z@va-kQ$jpxjW%p?<9JGpO-&|tv|`;tH;yM<=Q^Sl|8?VdN=_uvXv1TC
zJRNke{Zm$c;Veg97G3pvpfP8cm;$@2ds{sCzE%%aoh;spHL&_6qA`zxG1}?=o9<~$
zGD$^S?gCr1D=+RDW^^^Y4y}1%sr!c+E{f@B%<lgMVFruiP_$+3|AH{n7RjT_+&|24
ztsIU+^Y;IOFjLmd`*dM;Enikpml=9`NXFnu3=Rxemq>i1=Neuj$2f8e%V^i(IzE|*
zy?^{gsZ|#@?0-TW$;AG@@}lI|M(zK;YuNv}r4?EE*}0Xa<?3COY_#ARxRBpNwE!<K
zU#k%$SU?x>d^BOrWpmqD)dV*h1l*lYLkr%%;HHB>ue6n+37b|)Za4_+u1XbJ@EzP$
ziBQAHU1oxEXJs~;aL-mLSi3&uE;E7MU8z9}?%L?4gFt7(B03XxNkJXdIJ%ba&T)HG
zdY5H6c7Hcq?$^41Egw?w-KVR;UD*F)b>`;U9B>!+<5I8&yMOtzJG!4n|2pjdH=pwE
zfA$(ao+x)@7p0dv^7|9o@vnE7f?BH6_F6s-P&<x?(RA^B{Isc+c5lT!`VNQCba%Pr
z9g|;}>UVbtm;rLY{Q82s1<U|7U|#yo-2!I7XeD6QAL9e&S`PM#LiusHtbDknwHf!0
z$6u6!wDU!`==*fo$vl94Kd?{YCaQb%9b)DY?EB%D_`YAu2L+Wg3-j`d9Jnyaw?gPa
z&EvKp?dg$g`P4-0einw$<2VGL7x=lW2@pk3p$WA^ITNns=hk$i0C%A1<5TC%+*5bg
z^0}eVdm2K!(f@Bc{Iuu4+{yxopcl}B-_tn@p1Xz*j&);@OzN@oubQ~0PG54H&eQmL
z9St~`=che3>rMth_#8w7&JN%VaF<n#o|=CJ;bN^1cEeQ+yH7*teH?+Gr*TVwyDY@A
z2@pgdp$Yd6<4kauRSa)%)9WLPEN-}pLGNh@9Yz1&mCvmK?y`ze3m}4yqXmZsau&GD
zDh8)uUt{M_x#KF95KrUh6dG{a9ak|l0K(@dG+=eQ8?IvXK@NJM@S_MfT*a{aG=zS^
z5m;KzEdlPbipeHG5d9ZTcw!u9g1f9@c$J@ir(&Il8?Iu|dm2KQ(Ep33aBG0OtYXvx
zh#-?0EI2iYv%p<eF?eW+-lf}QcEfYA<U|@j9_alI4sH=}mvb>R0K&%y4S0oL#a?lf
zv*Ggm{7U(<BHaz`TWJc??i<y+l@V}Ri_V0zcbI~-`@L>85ZX=aSJ$}hK;W4fy}r0>
z1wRn(a#TTQ1e_btD_qY)ENRa^xK%9C<I}J3D$AQ2-8Pogry!oY(`{o3R%m*jc~BQi
z{S#qmvK`qug~SvMo9Xc}ak0djURqx1nALrFEb;L59PVcdG6h@0Of5~Vq&8AFQ%e9A
zW|tFF5Nw#u7L%9RX7)FQm?UDA!Y$Hnvk6|JE7<}ql25P{?J0Hkut@P<7D!TGvvj}N
z7q?z92T+J_kmM5xa)38{>^J+-LO&Y_ubO>OfUUNY#X_tmlc`xoGx$}FAd}?P(W{wH
zU}$>i*p@$y@FB#r1(Ccmn)eFm9grIE!-xPvJlc~UkeMT)!YAN5z(}14Hn$`qG*E^1
z^EHQ^8iBv+;eqzRm!NlJ4nN?r19P~exEgaf6kCfq9MreR9R3Kw=a4qSpYRAYR#9be
zF;r2CU#>P=jVQ&#4pb^!?1mCq8IbCfdNx%l>|a!+K&n&f-BhIzXsS{;09Taajaf4c
z!sD1b@o5B>V?%;R?G4O_Wfc?E2K#WGR==id#Wh0JS}$mY*lAi{ac`k&g`Kt1S3H(C
z!<2afb0;3?faTbb;3Cz)1Ng0LOjO-|K`n%J)6~+nUR4WU9oF@>c~jNW-M*^!HBBu{
z2x1N;<X@OOaY9Ed$A$!#xdu*viv@6?i;4F0bwM%gnVP1UT?bMX9}pC`ZmME-Xs#-L
zLsN|V4s$pmJ27|SicVOL4GD~PLs!JZ<$vB6@ZCLS?5O5;P1USiQ$=Q~5x(N6(+s=6
zruA7l&s8<Uck~p^xYIMk6nF}AC*J6c<=BuwkT&!N%nrRf-WF6tU^Pv(dY1yZX>Z>V
zR72OArdqvpq^f>bQ%z?|m!`&DoP1eLRSZ9}qIjAr?%Gtv?2@ml_<ccf_ogalXW^>i
zLz-e5&pnzNb@0nv^!#4c{DGi3uBn>oOo0bURLvg>niHC;na&hm^I=Uhohd-tw3x&1
zG3(v&k)XO~Q&r0|h41ypg6h<!s+MO8ulk6l8V?xEy$N|5b0@owC@jY@BCrtAU59$O
z#{H@ZcPQ|Qpu6u?>gJELJ{5HLyGq^s;nq=2Hy%Qm`xE-JV$OU5I~L{>SVJ5234he}
znV>xVDwXRFzCIU}54uX_x?`|on(}%ydk7)BFn1Cvcn&0o$^qEg2!GB(MRzFng{B=3
zS<D$mw8LRQW7_pcWXA>VH(aH5{ejt+ns&6;Je&}El<LGYu={16f#t8UzAL{jz|Ex-
z0>#LGhJv3`UkMbW{}~E?W}Vb1aOliq<=>@r7DBPAqhK-rJ4f*o>}!Ez{6E8?n`hq$
z925T;4&8M7x5k0LCt<#c&|krH<||lvSy17Rz%?@6l%Uehx^D%NN&gIqe)4@Mklgam
zkm%>&DUF1#>{&*R8JryhE0+wxlk&0N_k!l^tJ2I*haWV}bn(qKvaTzOFMnA>zVOe_
zf*%Fdj;m6w3;xrB>M2*HS{L&_X{zbUTWDleS61GJ4$+1B8A127tJ1BH@Uw#M;;YiF
z5A1WA?q_hGmlE<Y=1vxuHdqdS@{Sw#1L~KFXsHK$ntvAbO>c_60h+#FG<~~Ke+8kx
zfa|P(?XaG<#8VMn|3>rY;J*qgtD2&cex(G-sMWs-DrYuDWq<sJjjHlLg39WqsH9)o
zQB|JTR6YxZ<~f9H$K1(Sx5aX7NLK~)CHoa+`dv>fr*{8W(?}0V<{G&ihjR}#@?XKk
zA7;ixwf?SYrTwgFN<Vco{|`+g?dSZa_EV?zf~J+m=E5r(BE_HjseVyYiO;2&7aO^@
zR}V<hp?bBKG_|y+OPkVD`aMmck_YKeO(pH=@}~Awul6rZErca8-(lnmH!g2njKVz9
zhv{WaDefA~cN)3;v7agB!nA>6Vv?P)hY;G^l}+reF04$NQrg>9SJ7LYV)!{wI=`T|
zbQY|+l3Bq0in>0wBuy(lG`i<X4qyc5>NQ(5&9uMwHnG3@2(xNhX@A#WMSu00Jv7ZU
z8XzQhV7P&>8gnpWE#@#^+G7rX+Km*&zwB2fu!;^A{QRjhXfzr&H#HhW#a^0X+S~h@
z*jrtQd232(Z|}c~-s%+FG{rO)9&Ac1D8F~1I@d?jN@L-nrp7`8&G3t_%COP?KGMYg
z>Lbig(@OjM=vDMrui0PIOn2uHxKDtaoW*VjEJqiTdicZrE?j=m|2`9x$>s+LYC&gH
z)$)gMftp&np8e}e)-&BVYt^2@kJ~B(MpZu5B$c|GJ;8!XIKYMhbL!J}SdM*BZ&s_l
z#4kZ&qP=UTsT6l96vTbVHzK(LwrPS~;))S>n3I)FAJ~w)B$wdtFdu3mw+%rhkOJYa
z8T|43J_#ix0xN{n8f4at*8I_#5O|YwgA^&?!n+dEsR4?RI02UqxN5$`tW945_hNUr
zI%jRDFoWR~6=exf;HBX#Y_kEbHzBnejQs=_AtLS^;CKf#rte%Iz$u-8%|>z8ah2R=
z1Kt5pX~2$i*8`3lw?=ty2Am!KSZWkE8vtnv%7q=czo|8V>t!O7HCUs58P(fFcT5Vj
zvHk`2F_Bs>AREKg^#u?Yr;Xy$0Ed&5rABds0q3ir8uv>b{zPAx0o+u;#TvkE0Ni8)
zxC<s;U88=k2OOuaQJnpvvGF(oI3wdR`A@LJz<5l?Nn~I=CgUT;2F7D@FyIV~$K+_h
z85obrH=9Y6HXM!mZyDf>`1usz$_(hcagv#A1s5u*u{ixb6Z9GIbHQXYsWpH*m1`z}
z{t9d3asT^tGpP^%d)(fYz>Di9OO4r)@-H(#Y>oPP6yUgFYZO-tI3s>O2e=bT=OAya
ze}{Gg&cJx=d>Z^>z|Up70q3a^H^v*g5BwMK_qd(!8uN4PPk__ZHEQopz!4+%o&g;E
zS5jkk>^uh`r4qo(rnnC7{0(ph*1?^Z02ipRy3pqfgJCy->jt<q1Gpl<)f&K^Hi#<%
zPZ-i?5LW~TO=$-D_qajaX}|%sl9bH`<8}^kFeFN96!#0@jEtKZ76l`5U;|v5!m4$(
zLI17?oZSF!DlSG^;5TZ=RG7TA2K4;^I3s>J4LFTfb$J6jegd2kzx)SqO6Q@Q%4P$7
ze*n&Iz>bzcYGmBH0It@6zDEI<W&rm+;FQh-T-j`3$4`JW;^(t~Gh)YOz`=hdHOlMh
zZOo1#fU_&wT-Y%Ma9kiX$~(no%+KH1NUcWOsQ+S5fj$HA7yG@9SPb|j@n>VWls^Ec
z7zzDUHb?8cKuDiI0q4XH@w_n&aCo6vOd{?tz`ZPjKo)T?{bfwwoXf`a^&&oo`u98F
zjP!4h$(X(>cwpR!zC_7~-b@l*Bl_hm;PBd^m_*zTi!puqR%7}iJbcIjkrZT+_Y~k>
zH-LM>(}zCFCPGDh)4hDi8zRUFZ;H1u-ai5NngM;U*o^Tm^D)Ld+}9Xyke?612T8;v
z`sGW&y(@x17IBaJ`w)EENlYScR)8_y!GXqjn*|x;{St6S?0q8G81L+6#&`#Z7>j#z
zb01PKIuB&gfBOyM7PRo8&%%o;MSTN9edtr-e~0r7Gp6q?z`ZIeb7IGemd5mrXk|=a
zP-|oQ4g=0e|JJrKwm%&oZfx9|w>75kBf!-g@Za6-eCX{%5h{-FaJ#Yi^KNep_d4M4
zR*INJ-gyzm^!4gs40qlj?&(Nl`bs()!$o&8Hg4Yo&PZH6-q{$gG|Jez-@S{mxIb$U
z_f)hGc}W~xkj3#W>FPtjb|gYYT#s(XaOVJL<oM-Z-HrLLJjNI<sfRH?{|dPMqOnf=
z@@%Xz+{`#*eol-x=D+_K#O+Qn=I5$JWByA?GKRYdI3vgH&m|l4-<+PtaD7vZ`S}9i
zUNJDfFQgj7-PX(4@ml}h#*WvleT?Zl2sk6hop<#$Hg2Qg+rUPSvs?5t#`_uIob4yG
z!S~$hDcPKccRm}Y=};sQ?b0veMl^(x`B28|`w?)rI>FTmxQzZjB*zJE3zXrRyOMSQ
zE(!#^BvH!>@wE9#_~UsG1Fj>h=QErOyuRN7hwV{cJ^W!pS>z=HG+wO3<cv28a7K8C
z15V*p#>E-$c#iiGnbs-qT!Xw1aJ<U-o-^LZINqHuct14A`(KXtEl!{4=gS-~K3svx
znV&nS`#8NXE{^YTz$t!K&Xb(kJ05URz=d(J4M`z6<DF}e_d$;LeOVpVC)&G%<Hct~
zFgfErY>@X4j`u@Zol{=ZK+WED98R1^T>#ga)$^I?=TU&eexv_BW<ZohdvD};@8@tL
zZ>>SzM>yV3IejAUzc}8<IGo7)i9z1KINr}WeIl>NAkEKPIh@EF1Gp}%p3g)-PXwIe
z=i{6{kvEIueU!tAyh{!8?&NsC;`E8UdpX{xIh@FQ!XU5rV9nldIDH~-5a6Pq9^-E_
zhZA{I0T<2c`D`Bu{JN0K@qWkY6M3g`ybp6Yk#~(j-j_JuA2@v?@9P{dJpV-##)ZiH
zlR@6lA)23m;`E8U?Et6vc>{+Nd4~WF9!YADL_e2vyyrN5BJXUD_dyOP@;+dY_g#+n
zS5BYE`!UD+IENE?|1`)OHB|HSc}}0m8w)ta&-ZaSk@rTx8QE{l=Xn3%^ohL7Io|CY
zPUL;cAn#`!?<G#3$a|9Gg@+Gmau(0F3}f~t01n&Z{@}8#&gnYX8*qxBH*q-8-dw;L
z*>Bv*@xl}5G+{qPd+*_RA9BI_l0n|@I9_<hyHVb=95334$(f%+uQz6If50hzhG(i(
zeWJY?fK&XuUWPg4oenr7`;AQ;FFeQGDDO6o_W>8Y?-=C$FUJc{4L8brnd9Bzg17Sx
z#_SyfIK|KKux_KgHv>-bbD0a?1%T_u>iKLR2>d$uB*&{f_lo@x$9Ff!Tfr0}PMk-_
z4f5KCY4(P?us0ZRioG*j@b&_n5qtAF-c~MnOE}(A7rbi$2ant~NTQ!#<#@wg@V?FQ
zmb>8n)gZ5ZxaMcO3*IQeDSobU!8;0YM(mx-@pf>*yO`rGal!ip;9?qhS^k0vAJ3n2
zyq#R|e$DaXwGT|r;@Jm&+06)VD&Vj^u18&5@b(9s;^#^vh2)I4&>-)<9B(%ly!Uau
z)iSM9-Zub;kA{m$jOPm+Zx0u|=8>Acw=t#8?2QJT5#Cz>r}#PE1+RnSt#QG7r$OF&
zjyK5#@0%R&EEl}z0O#yG45FVSM``w^xZv#uI3=#;xZoWJI3v8vI9_<<oF??UxGvOj
zyz^Y}?ls7Jn&Z9B1@CVh?@SlGZASYL`5Pt-#4^#(qXDPHReu+}HvvxZGkygC6SfoA
z!TAPxcXPZ0UGVPXc;`}9=e*w<<ZV4hvv-IK-VT6M?1gVu(&WtE8vtkI__>PXz1{`y
zT#gsNLV?K{??VQ8-{*LTyWstV<J~3GI_13#I3vfg(PK3~k8;5q4>-lo_zf*g&g{Jz
za7K6+bG&0+@ZQPsD)*nA@jh#i_XNi~!3FOrj`tbaT&MO1jx%;#*9UOeZ(M(Ga=|+g
zaEhOwb-`O?kar!&o9TjgE62On1@D^%d4J=0vt00A;&@lO;Ef#bL+q@c&&2)YK)@+}
z&T+vz3~-8{@w<GOu${P{tTf1bH^=L6!Mlm$T}4@)^S%bS4y>NfM0>yEcne(cp5=J&
zcEKAu!5D8Zz$t#7=7M(s;1oaOJvU6w{5;hl@0}cPi3{F)INmiftyA8Y4Dz1fc&EGI
zJ;m`(b-^1r(T7B^dOj1!Hy&_`pDSJP_5z&Z=Q~{R<^Zk}Psp}K-enx`Oc%U$9B+{e
z-o1b`V((`h?`#*mCpq3bUGUm&G-hus;1oa4b-|kgIK|J?T<}f?oRRsvkmId&!FvbC
zyTS$UGk`O4zw9%PccBa3lN@ic3trnz#_a75IK|IPT<|6VPVw_yE_iPNoDq8$alH8Q
z2~60JE%3*mpReF}a}WdxapJnL3vfp6vmfPnSGeH)isM~KS)KEG-)!vqb3EV_Kd*Gb
z+Y4}tpYvSs<^ax!y-PXX)h>8fa=eRO@a_Sek^2iLINp0)@Sfs$b6xNTPBOONNCuqZ
zXMD#PCX~gvx(;xPpBGV-^YP6GoRRaCI*xav3*L1cufqjzJ>ZP23*U0QTU_v-;dqz0
z;BAp<%-%G>DSp1+1@BP6DSpm(!CMA6Bk_C>$Ggo1?`Dp7sSDoM0cRwh&v3ktxZpj{
z@fNt?ZF`F`d(#1@`1vsxyf*+&@$+&QycK{mV(%u7_X!ug+c@4SE_mMooRN6`h2!1n
zg7*T)yUYb|#I45Sc^KdnKR@GwcO2jpKNq^-y$x_i?0taa#W!<f!hVSRtH(Ir+bPQV
z{^~=(8QEW5;&`8P!E4FV?49p|w;SM$tovgDr}+6r7rc`=-UTjr7aHV!jN^UT1@F@w
z?>#PfKLebR<H<ic-u*6kt&=rB!!LW$gnkl_bGif02=6GsDSpN`c4KlDS2uFJYh@V4
ziM+K2c^~9>-*myd18`x$XNEsdj@Q;BE-^OAuBEu7<haD-xa7nHyFHc`%b&@KiBw8V
zOh}bWCfjNT4I2z^++phQ0njMjL!e9KI~mqQVh2nV8HU)Hih_#D^2+QS*s3m;b0+7O
z78g58DoG5yIw+>RvbZ$QQAA?$9641}vWf~z9LjcKNq#AbDKE{-uFR(3tQq-^tO7@N
zo}*lDTv3^wJFTiBdkVDaKW2DLc4cLGVNO-0qe9V9oSiGHk=1AC<di#RfKo>hBjjt#
zs&Y!Qi?Oj*uP<YrQC*>IXwJd!fc|`W0#s;aKVMeP84)i*Bq;ax<n~?!?-f{N0Y2q=
zUrwH{Zex3Ip}n`zUar^LdlO~fhH4~Y6WZH^_Hw<}-bR#bDRO%sp}mjLUar^L`_TQa
zVuA!egrc|KS7<NSYwdmMPl#&m{e<>@LVLMhYwt&22%xq17ux#^?d5u{y}$0eq7n%Z
z+6M^j<$A4sfbKh=5`2MMZ-1cBUar^L2a-cd=OLF!kkCFzXfM}m?Ssf?y7s|B`(UBH
zT(7kcCdxB`s78Wc<I?xPnb2OY*V;EDXLS4_Li-S*y<D%g4<Wzn+BX;4Hy7H=^;-Mp
zM0rL??tcrReG8$zT(7lnLExA6)FhEmp?#>(Uar^Lhmsb$_F+Q%FrmF%ueA>&c3u0H
zLi?6Nd%0d~-;zY@+P4zgw-VaR^;-K@BvIGCwa~t`&|a?B+P5akJw)06ZG`r1g!Xd1
z*1ioHs^bqA+J_76<$A4sIKiK}Qj$d43hmnp?d5u{eOsd3Q;_@LPH5jwXfM}m?c0%j
z9lu>@Zx`Cj^;&y7DbuxYFSKtjw3q9(_U(ysjZyA@gwQ@hXfM}m?IXw{9e)R*eFvev
zT(7m4>qC?QfFrHDbowF%eUXAbxn9#J*K7JBiE>Rswy&e0ucM$(uGjR*^_sqp<N;m(
zItltZ3Hs!EO`lw^>FY!u*Xipl=<6)#lj}8oa=oUnGf~cIWP76oeNlowxn9#J*K7Ks
z=*vZw;gR4>R=<DmBIuLrHGOiurmqV*sIxa(&=)P}lj}8oa=oT6ntY_w*Oj(c`b*$W
z>~W~qj-TXuJT8}0SNg(BMUvnNHRah1xvZPeUar^LcOyUP_`3`3y9@2*daZqT`bKz-
zKSpRDBea+6we~Ueec)RA9zy#bLVLMhYu|&u5L#;=E3}Ul+ROD?`&iN(PbgTD;8!vA
z{)-dZ%k^6OIMPnnK3-@aFSM8Iwf6C(i>`fw&^|$EFV}1B6G(!teWK7lQD`sMYwZ(B
zUtRkop?#9jUar^LCy^n#_Q^u~WTCxWueDDmqjl|j3hjFe?d5u{eNO^E$EPNVqzLU(
zg!Xd1);@(ebnR1x_NhX9xn66ZN=kL@dkO7(3GL;2t$i=uZ>~zDx6r<~&|a?B+V>_4
zb^LvV_I-r*a=q5R54ls<zAw3tlkwZ*4{)+XW{_uevL~t6$sPoL?oLe->>a<<$!P?C
zzD`LJNhcR|@?hdEDYbY!-j9Up<N>6kP98)Obn<nizfSH?M(X5&<QAPghD_7R<4Ltn
zzL6}|$)m|VI(Zy<P$y3$PwC`Q<Yk>amb|NzCy>u|at8TcCl4e4)yX4?Ra*?eKSN0~
zoqPjnuaifR9y)ml>8q2kCpYNi;p8Trd<&VPlP8lZoqRJ{sFO3vDxI7~?$gOPktcNW
zB=UkzzLmVClS{~_I(a(zPA5+z=XG*1v0C}~DI*~|c`E6klZ!~aPA(<=b#gfwrIQ^b
zOD7kQ5}lkwZqvzm<PM!Yg>2Bt*<`y;&Lz8baz1%oCl`{BI5`MR#h(FG63UW?A`v*7
zCZwex#|iRKLB3UxX9)70g8ZN$?-%3~g8Zi-w^1(UL0_@Iy##rpAkPrwy9N0vLEb0G
zZwvCLg8XkmJ}<~V+Rl^q*DlDhf;>==ZxrMyf;?N0?-b-Mg8YmizbVL{3i4?|=5L;(
z{{y_?gC&$B1UX5N2Mh8fK`s;IT0y>Bkhcr+9zi}R$X^KZuY&AlQ>>BWtF0g>2=Wj?
zzD1DB1$haR1A!)p_>(O<*@rx<lfB5>Iyr!Rt&@Gp1)c0o0)6EE%lZRJluq^|{dBU8
zz++-G$#^>{*2&>ykxp(!Ht6K`<Y}GUmb|5tTazz!as>IWPHsp1*~yN~--bl$<WSN_
zCx?)+Iys0G>f|soUne&w>vVE3c~U30BnNbI3-X0dZbp7(GTuuFf=l{=ezL!0xg+VO
zle>@%o!p5ybaDq$tCOS2W}V!bJg1W*$wxXlm7Lbe$wcz!`_qfG*2z6dyiQIeLv?a*
zGFd05keNC;iQK7^`;dopax8gCCwC_w>Et+aS|`U4DS+>9SJF}^$CEgn+=C3&$=%4U
zIvKv9k=`qFe1)UDBD1ofv^cw>vNUs4dFfO~Ze>Mg`tY$CW3!UvJagdKQJG^)tIBg7
zndxxfrL<&Rc21F_A`@Pxk(FCoQc;-&w`r=NT}&>?%7QyGSrye4m5$<y$Vj*`Q&j|a
zR^*!=DI_v4CN3F2;gy@LFjd)zi&eMc)GZYjm!Os<s#{6wR<gR)Q{75Yw^WXJl_Or|
zh*vq{RgQR-BVOf*S2^NU4tO0HGb3K*NKiT8RUoWZGdDryNKiQvRE`9dBSGazP&pD*
zjzpCsQRPTf?MO^O7pu(@RiZ?dC{ZO!REZL`7AjGaN|dA$C8<P7sxe6_N0Q2sq;e#w
z97!rilFE?`92hm)t-0hlFhIHgCf{(2i-VT(9XPz-1`4&ieZV6N>{eY|oLY@oc-bV^
zGFeyG6Sy_4$zTsBsd}jv=r30XKHwy<nUi!qP0=A!bjTDv5<IMFNzwH>Mc3;TU9VGg
zy-v~fx~HzLr@l^SQBPezd+PexQ`gU)x_<W5^|Pn0pQ$?bR2_S&&W2PSd#a8-Mc2<%
z9eb*dJr4IFnhWD_r@@J_y3WPL>h#9N>ADaXtLtrCtj+~-ak^f_#p$~dtFMjK)u!q-
z#p=5ptLt*AuE(kR4#x@|PHOc1($3yH4ZAL9#mUY}>HE%{pz)2UPKse~=cJUr(9=md
zzCX)JG0a*grTqJQT~s?aPHF74)2y;FQ<ZAx7PDIChO^4X>}S=DxPjGzH`KS7;`=u>
z0TvlWps&%?1gPQP1{;Sjf)xw0@U=}13&p13PaP;erC~!X6Wb;0n<Y1F1w}$5Is!Z!
z7Bpxm7m7_`baX9~8Ztu6HlT!Y<C`VKH=x5JfsBqP-wX>HG?WX4ra0DoOOP8hq-8=o
zhyuP@a$<v4SR^!(UyCdbzWTCcULh@P;D5PPa4jtq{6@<fxP_LA7Slp`if85K=fff7
zn5=woa*?Bi#wpD02IcakZct2Tvsg-vaH53mu|&8$am7+<iW4PhjFV!)9GF>7%~8q)
zbChDeIjppSIZC;_J5oE&iUo66X#;auxo8e67R`Zo2Ra)a2sc_Tn!}0(bL7&7=CE?n
z9JyFDM=ot>j$Gcr9J!d8Ljx}#PIsI|oYP8Xn6o<74yTpO7-x0NB4<^qS<WgI+nm+$
z2EuG&qo~d%+Jr0T&C-hX7IEdgF<LQihgPaLK`YnwUMqIqar)jzoMmdq<#B9i5GxlA
zl8YM}#L7j3<YLhvxwN4{a(M%T<YLhvxm13UWk&xo_WmQrX4unvq<8IVhZE|u!Xihx
zeL_l1Vr)!YOnh8?kBJHK_WaUvJ3Nm_y64-+If~0N2TdH%KPfq;vbfA1^*?duZtp%2
z`Lc%hA2$>~#$?=>l|FP(`VG2@F(b#17??3)h^}zh$dRMQj~Fv@*f4wdQu`HkPQBs)
zZpj?uC~{<1IEKd#8<aURXR5t>cY5p&xuYbnFuSC0QDJ3ekptx1vZ}u6rR9~5S>1=n
z+Ph;>J`{~8Ey2yaqQV@!Fp*z4#U3%RS7vruSw-fc;v7d_o+Hmbv9x?zj-w>Ez%F|n
zFJojDmgHvUW)2(%4by4EtP!Q<#o0wM1rhe{FjiM`sf4$wM@$U<&nU?)s>*X@{u8=D
z9hmO;r*&#w99d9-{WRz~dZ`Gm3za)E6&2KFSJWJ@FsZG(z(u67^a2tLM|pO6HNkO#
zLOQN9;EGjYX$eUtE8&KwnJkA-cv#qKgHQPZW5a{Rclye%hOxe0StBQx(8v`;C%lNh
zxT3HE0$bi=#1s%y?F0KySvQ*Hio)Dn2xYbSHBWkoLNC~5!Nb#V#SZGs^RdYVvs}kt
zyHn~0U{!H;Wr2!*CAA?smq=98x016-Lo9nQto+XEN9zVU^0TXo;ObxjEB?en%VD16
z!Bs=GxSTJ=ONxahQ`E{av@*Y_G#eIfM`cx+TJwX6ma1~K?1!wJs=}hm!V<OoeTf+*
z_ic$^MP*)LiAMjKNuYesRGnMk$epHY=vrM-INPDMXk9%cyGS$ZHHqwld!+JhQj5uO
z7+%Tc)hk^+*fn^#TWPK;sVJOM0z1Hp0@!mBv!|K*4c<K@orhcBmfa@lIn4K&q=8_A
znZc~m4lMo1Bza*ec#K%A(x+H<$|QAyGHDA|sOl-gQ<HNGvdf9d%W}*l<p9uf&Lq`B
z?r|GD4;AQ%lqNX-ALb|_<_^T`sL50|Zf0R#9$Ymxcd&T93i5!$$}x@^^rADAdC6^Z
zXdyJ4QVEgU!IyZv>r~-SO;^|!b}bEi_(Iba?g52ip5JOFk8xxdq1m2yVp$>hVQ^9Q
zlrd<zTqIiwyF7<dVU^qCSzCIkBY({B(!9d_LijcVc!u|0f2P})FC4%M1HCqyO=ao8
z2hBo=$0(rxAMF@73R=gwLak#D>N<vg3G>8wG>yf;LSJzqGiLDMaZncM#SIE83nAWB
z&>|(PlH6_%2<gzp8>F~o5Z^WhghfVs<MDAN+2m=xU1}Cev9xxhDWGMCXavLAXeIf|
z6cCPJIE1StZ+Ti*DqvcB!4%LIz;q(ff+tMY^-@qvZ@R<8)7nDV#b%e}I_Qb|4zqP%
zkkx4|oU>mtTi<tH3n#|#IE(d!QcI7Bb(*(WtiLr<3!3*>t#<}9UhT|5Re<Ubd01Zx
zwzlP83`g+kNxOX0iGIeyXBsD`z;-PsAHr?!DaXCI4I!_jdX!-(mE?tY{JFd2C-9CJ
z-p*vH9`0CiB7OO-U8#f|?<A&ive=(8tmFD~4rQ)CCxrf-fMDbML*Guyb>Ld>4?kXZ
zw3Ve;$kW)ilB3A`s}>7bI)u66HzkK6-FR|-)QxLn<J-tM+Z8U32aD2Jc`fE#s>N-<
zreV$}Y!82Sz6`gqpHR*Xqm00QLOIthxf~0ioHIi%M+H#MnJt&w<#MRfB|A!3C{(1e
z@><NfREyhyO~af|OoyE>!|ne^b|LjE@F)A{nmfv|sykk|yue>iJOF+67#f~nvf?BM
zPuIhzI~f62H>eHC;qj^s_&OkWvLRVEAu>EpHNnkdiC#^j<1oT~V+pT;QycoYZ!Ezf
z3pF9yePfAURHR0XbKh9PE1=Yd0qz@1aJiP65X;5VemB{*@>ltfL7zQ#o48<dm%XcE
z1uSyZh;1e=n(EzbD3WCxR-4>6oaiz~N8&{{4kujas1c93aX7(3M{QW=#^FR)I%>s!
zHx4IU>ZlPr-8h_Jt)n(<am#R$Z=}*Yz~^wWtL4MVZPp291uS;dh!SqCbC)wZ<)M#c
z*@R4YT<YXupi3Pchb3+tOt{ohBP!iDm|&%&CgiwpFwupM8nMESg9#TpYQ${!4JKIU
zs0jsJFuie&pGau8W`v8E|G~BHS5rh^^|BeBuU^Yn{+yZu3m&!Pb5leg)e?6c6uM?m
zQ!cvupy0wmE%}-sl-J!bykPmDhP-Wx=<U|gMHdlj%0jc7PkCHPs3kwTdvw8iLJc|0
zN7uD}k&y0%wdZW<c~e`sq3E$ka-)lcq7|@=P$Skz+~J9v4Fz36s1>ie@lfF6L5;YN
zABuW+SUj{@0qX{};i8#4RCKd&qDuy~;(a#`CtNM45j)&CoM54#HY}CgH=O7<6{r=T
z^Wo$+lY+ZUh;I({IB0gq<xaayNR4>d?2gMFcae=+am0;>0+%~##MAsxxXp4W4+SiD
z)P}p<a=DXjpvxV#;-njg6E1huh<$DxPO#ij8#cIcIML;fT5*OCr~Zj>Ae-&T&M73O
zXxL1TkAa_;u&UoXBObn<!~IM_reI5$simov)JE!NY6(F2EfZqGpY$@DEhaCs&FpUq
zF-gQjYHN|&TczD*lhh_avISWrpJr0Dm(<zQBE@@KAW41A(*0&X+<L_vNFlz#l1~uG
z0XF#9Z}z8!em)?)YW76|wjw0>B%XdGqglL<<dp&sMtgzKToEh*AizV9LGUGxj$X}t
z0z=b7$F}?lUi?fvnwd<^eBeQA?-oSz%4pszpm#uOzz-v!#2g7FJ^|MOO6mlv34zx$
z047ky^z$``of?7PG4Viazar!%%;5>kr!hZC2);1V{52u?0t@pu_+|&l;g674;cp}S
zIeTC;83D4+e+#<dk@2h24ZA;8_qT#>F!ZW)!(32xf2Zlj7Y3TapZIcAXFlnI<=BwC
z27itD1kQRfQAeK=l*7<mm2zCzROR0b%0sVGIqv3E<v(c3@m8m~H6gn&cM>W%<z%<u
z)yT%&f<J43iTdS7L3_Ka)K1URRqdw*?H#UCJ6*+8?LTSS=_Kmh)L_(Z&8oW32)eso
zrEY!_ofUNVxJuppB!W9Q%8rFjqJ*Y~qT&;N68$VF?|GHVb(829L3!`1RIZyuziP_s
zVT{fFj0EBVK#G${af@ye{U&Hnze?@;Ndy;Bl_8~lA99u2^^@qlrkw`N4Mu{|*<M$9
zAd%ZI{#VdF@+x)nljwIr_t>k{%}=5~G~INUJJCoeI@{$cKH(?P1wr|wt5mL=L>C3+
zSy!oCH;FE3%4s0xHaQTvpLu~fCWrT*g7zs_sa-#b{t~oLyGrf)NpxA$jt6PxQbP7%
z?qrSbj^*%2$XoEI>|UJR{N<w^zI~(Y11Le|KS98UJp2xTLV%Oo3@;bki@6gEVz3<k
z2ssFUt}KY-;~riHq+^)(PcZ0$UlJG={u2zk8DP;EaJrk95%L`7PP_z*I`h)of9ECL
zT4EI_?))bx^mD;OpjiD+Q0OOwr$#|nm3yyr@2uXzQZK=P7v%u*5_CfZ{{1-!zhVix
z`Dx&->85-B`>u5VDd^VC0Gpuv!K+lR3w|F#`6E}UTo?E7A}(d_*26HEcU<Y-Q*?_i
z<oyKg|GG-;`e^qTw8LrN-=9An04sHSHoW=8T}gv#*&_jhcG&G-m3H|Tj}+~Jnsz#k
zUTAWt%PTIwqy!1NA>Nxfjbz>YGz!*q(`f{27P#H%eo{M?=MSLNcwt8h{6f-9Q2xeM
zD%VY;5J5TYysxU~x@pv0Q(lkmc)!WP;_Ltl-gc*(q=&CkyM7vl3fe!pO6~gfB23W!
z`BiGyPotKac3A6lSJx~kC!6S(+RbfD^a(+8KPI<hGQ0;5zvFI>U~&SJTQj*2li~g!
z)i;RA?U@|Q<W@{hWpX%^2Qb;r<P;`%WO9EdM=|+&CU<3W5|bmDd>xZJGkFM;;eCX(
zfALK2z~tUch6}p1ejt;(Fu5m_mHwnLS?Ny(la>C!dkd+*l>YQ(veKWyOji06$7H2H
zy_l@@C!NVkf4K1p!EqVM`YD#f`v<8#-1t%aFjmfuBP}1n%DM5R<)c|SH?Fk&23F3E
zFD)O=%DHi-<)cjW2RY2$P4veV%sou>2SdzL8Y!RJNO^H1<@t@27dBE})JVCbk@A8@
z%BQjNZp^M2X4kEalxH_mp4UkEEsc~<ZlpZ7k@Cz&%Cj0N&w)GPLP`{5MMR{e2#_Q0
zOHNicePBaAd6G+DF(b8b^8wq!?t!L2_-qD$yuLMXmt<yuT+e^D27&LT4c600z99og
z3b>eV#OW*D;{@C|z^&ms%=GmYaNogM;eMQKLdpOc`=_XQG(rEvB1#hx_nbl8TLy7Q
z4dT8xi2K7J&Km*&$5Tm-+1t_}u8Tn&{K&f@-VB4dn+)O#4dSW|;+7l4tv85!)FAFT
zgSfX0;*J``eQyx=he4colCd~wX%N@NAP!zfU@ZO&;%)*Q>?YOJ*gTqU5VzbQ?tX)~
z=M3ULFo^r!AkGAr+l~08r9m9LYQ~Vh41>6AgScvgxK##mj~c|iVi0%KAns>_IPadu
z{M_Ck4&HiUXxv5{#1$IE%{Pc!ZxHuXBe>Bp^ZDbPw*aT?18}FHY>USw?*a}lEQm?O
ztxl1jCHOnsgjD%CjK9OR>}8DiIN)9rm4Phw?}6UNcpZI=@kRrI5#BR^d(}Yyp1O|E
zUxX2%q8&5)8S7u4G-LfE{f+S+0GyFHxMP4Z-jV6Xc$*J2#`_uIjEu*YLB@FV1{>2C
z1$UE;jPH+t!;7L~636$cp~iTt;DFx<Z_4$?c>e;N5&!MK!5Hu2VT8c7zXnOPchqqC
zHkb$$ajixe)Aw({;cYcBiTeIEQoe!sceq)jjPa(!4%P^--xy=OM*wFeUN((2Hb1h*
z8PnH!yfJ;J0cRv$c1|$HJ7c0T-rhGF<Gl<xBmR5+CS$leZZ_7xQIm}6YmsS8-{*ic
z;^+HrF~;k-)fjJdmNDKlfOF>OY?xU5@y4#n;!Km}>5xf;lqt1{gDKn~&4&_RpBV^p
z8lVWN6L5KeyUhu13zT_t<tG3a1u|Y|Nn_=B4faX+<9WS+6fWsBNc*6K*Ov%5dJPxK
zXE8L&B5xnSDZH>G(&UUc&meCd$2*79C-Sc2cn5Ph(cXH4yr((dd7M6x_cx9g4rOR^
zW^bEZLhw-!G3|o_-p?6;!}ezQo6o=~i@c)&7sYS`IGkv2wL#v8Io?H_K9ToHju#F+
zXmV!n5re!^o@Vb-PM^r@131Or>o}ZfZvx<ASUsQZ1A+H*HphEAr%&W9<aqmYIFWai
zLEe`+UU-y)CTHXO2FE*)!->3S4f2LNG(Y1$1(P%0j(}7A3`;gmh!c5-1J1~PqnhJg
z!|4<KJfGu*rI;pXypI~>{g~rj%jpw&zu<UbiEWhEns3bBIKW}QasIBC)j9QZD&Q19
z<GCy*XZB_T&d7e_E{=DTtj;O#T8<YEp=ff(yU!r+j~wrPoIcUdzjC~AXw)cg>nX<U
z9SS(b&ku0=MBY(=Q~V5vzK!zE0-TZk#={)%L!3U5_eqWy4rv?ZJz|j8QlQzpozo}s
z`T|a|7Y<b$<xK>f5qon0=LK3Yo_EOVoW|8uz(p}!28R>(8><0lWWTWwa9&Iw>cE7u
zXzu~QML{|C4^Gi&LY&BZ25?4rTNP@&PjUK0-Uz@cym0D8lQZ7y0cV7F2FJUL(<k!I
z<9LU1IMLpR0cT{tahT)X!|4-wKj(Pil$j=H_DWNY@x}rU+vB)BFRODpzA1o<Vz?0;
zPPBKjLEbw#-j_IiqP_QUyhAvg$omrDVpu(&?E}G^EBKM)t!L$EzsUP5$9p}86M0)t
zGsc?%IK|Jea{5Hx(STF@Je<RcywwJIAK`cpaQZ~ve{sBU%10CSSLFQ!aB-}j&qP0a
z6>0Xq#emNI90)kY-pL$J<V^vb5#B<M_Z?23Xzz567f!)xa%S&(z{RtAJ`?SIo8yJY
z$7ph9?_rJ?PQg{2XzxXXyxog6KYz&S6YWg`oZ@FVwQiL67Qh*?cO}RBF{e-Dy_e&K
zOCpW(z6?0Hb>AR~e*T5y{gk1d`S}9J3ztr4ayGsZCB}Hi0}k8ce)4l!ozwl~Er3(}
zd@F|&$9J(o-n|^}aZaD;=X#D8HfeHZ?<uJ4#_IV@^m9n5X75)Fi26j{Hh@#?ozCH&
zgl+!%#z4Rs;Vt8Mzv1+Wyt6o7*d@{A%-*el>(1)=Otkl1j`uqTbY}0z94~|zP0o1#
zG{_qbSE#T(#?=q9I;U|J54b3XgH4*8@!kxTM(kb6@&3f=6aBoB<Ao)$QQkd(i(&PA
zCi?l`9Pc>>L_0*@pEzFF71HF)-sTW=MtIW!hwahNzsl;I`uPUHMKK%<Ax+MBD-819
z&+(q;^ojO9%JG(SIB_0*V37AR$NLATPvrFkGR0mv1*gfGy*&VDWd2S99JWV4Uy{{1
z^>Z%ATfpH&d+#vFyNBbw%;^*DeVOCU;cz1FcYrf8k3uRmd(CWzhxUuSZ2%Vq<>(i<
zR74ZvMBagbGr~Ka<F&frt>$>)6t_{{`wjBG$MJf(;61|eX1n113ve;4p3nAyz#q4F
ztJM7L<AOI4aEhPd(kD&M{G16mBfPhByzq?`Ri8M%t2th{#G>NF@qOMP?<tNKz7eA8
z6M4^Zyl`r$;zZuCDr5Ez1|0ee;}pJgq3RQPM*uF2;XGv+ZTBH;^W&BexIl(Oy_hf;
zaWgoa(%u<v35T;$ZO-+r<#0YOa1V1hUl+LD9L~=L?f{4LcY!;?;R0OXzU6S}M@-KA
za-PEl$uOrlj~Uu{1iQes;Bd`c;5u=*5Er;)4%gfTZZL;y;Q}{-!-cxQ<#RZUS4__Q
zH-p2qlwnSBOE_FB7r3<?uC)u?!yK-S3*2rF7w!UgfWx(Qfjh$C+PT1e%i-)UaOXK(
zdlxv5nOgisxWKgloU(uE-~t!J;UZn&26MQME^xPUxK1u`GdNsl7r47PT$Bsk!yK-Q
z3*0^q7wrOfgu``pfjh(Dl;b;R^TT77HXh3Hi8EYV4yUZI&Tz>bu7`{Mjo@&xE^zrA
zF3tsR9*2u}fm_Sr5?tV(<Zy{Da0fVCk_+5%4wvi#cb>!bbb<4)*2XQx1+Ei^OLc*}
zj>GkGft$eLdb_}taJW7kj{cTbX~_(H^Jz?J4|`lva$I6^TykQ9-5zVlB!4C+CQ>Ob
zzGq@Q-I{Ex88mFL$;1v`K&J_g2sMe27IFZ?Pk`B>Hj1>x+L(%hipuiJ>>SvtE|zm9
z=av>1JK&AoG4N|>G3AxTrFo7b5|ii1shW~iR9NCrwhK%0OG!+nW0nlfnvw6wDsW`y
z!5htKQ+R!L?zF0k>?zO!RW;O*U!GkImF12iR>>7$3tmJ2F~eiBD=W(jbE+yG6-pn9
zN^_OX?3|o(#|&PZ+(DVPtSYAj$e^Ldrj^N<?DFiADSC)nBqNHmb7iHP64@gti#B2z
z^$r_nE#pVWLVmtH5vsJZpD!0{P<X1xi@-sznk3>+7OE0%c#$QXEWz>Uy_}54ryDp~
zg70)arjvu|kAx^i67keMDJ8*o1@Y)rNfPlP%9ScClZYSrMX98+2T{&Q<@%NczCW%e
zJPLy^oT>?B_yQ)iKM)RugYh^dy;tV=3P*WGW@SNXadt&zY38W%(y5Nz%8JbN;bSw#
zW+lma=D@L|GRKxymFGG#2NxDqI?4-6rVOqs$*n9bEvd-V&8l3Il?6kTRZ(40=_sy<
zjD*0hDuVFCF-lRQh(=&sB8hAe)TtygPeIAC7MH5X5QcH83XG7RY7I;n_!%`JIO5`z
zdIZNMC=v!!vLdixi%)`%(;qX;%FoWr(}d!xBKbG?*nWeMjQ(Tn{YQ+=u&4J(@7mR#
zURqpMSmY?TPe_SLjE#wliI0o#F)<<Do?lvShxtUh=iA3Qipw$wO&rjFP(n;)ahW~p
zf5i3n?gNo9Yk2>0L-Auw#*JC&LkFebpsN@&a{P#a86$@13WtpxIcoffF(Zc!vv)7G
zUs3PWm;t|Jj&T$@vMU_JV}}jO9GNrK-n~1W(vUk!@(Qy{`W6*dRu(xx&Mm9ztNv7^
zy*n1=L(z!R65PxyD$L2sEiK6}oMMj{*ef%;tgIq)P;rhUFVB%@pIBNxEyq!kTVR)6
zjv<&?SdyEWn>lb8G)$)rvqqGb7iSm66hzp&!(d%Wu=6(ch>5}f86~+zRe6rge?k|i
z1JfP<v`(#yBMU09p9VcgCwnILC{s~EU3NvyaUY?!?gH~?EZqaZaFl14R}&l;D5T>$
z1NJ$v=OD@CCb%MCCS&0fR#vMGKIIkG@L=(szOwxp>+6*@YIG+^t{_GU$t|uZtbp*A
zcN{SV#8msh{!`YCX1Ss;Hx~k0Eq=`t_prs;l?6~_o{z{^QiYwaM2mNNI17Jb*?VE-
zcUC`IH_(xvT~$<B0jlKUPb{<?B0jGww^A)G=S#ETAO?2%YULPOnO{_zU71zksH`ee
zYkn}%QdO>&ZOO{1f_0;?L@j?`V)n?LSmIYvnO9h%(SK$VDBm+x=N33}r>PpcR#z0x
zc4#eHSI@{U(#(2IB45FpXQ3;g#bh|3u4t*d(v?8D7DOb8x{1Kg(&DObeaIwLl~fc?
zDS@3ExPe$aJ+R!T3WS9CtV;5P$**mPXdl{&7Hl#}>!qNU<o9Pc?6hxewdwu==EGif
zw$+vsUaM_&t=6?#Wg@NCrL}FfVR@^NRT*vkSNYVL+Iz3^+HBhbN2ebgJYie!9qzft
zZ<TKyv3svy;YB{!bmA+|jvs$t5KDYhNWta*{&m?@_b5nSOd@rK1+neq8c))tAeLfC
zdqk!Z{3PpXEBYCDU0_m<SNWkXFbK_wS3%3V*n+USp#`CJsG~*QvV!JyvhHSeZx#f@
zHnIlQ1zs0G0(+(u1Oh&wZdQRr@#ea{1tx|kb-x$H5#LmA%I{HUT2Iy?ueDBEZ>C$8
zy1?}TbW5rWULQoa%yrGzH=|poy3qA4=oYDKxjsxTBlZRsn5i8S{j|_eEB*A4OGw~#
zsU$G2xNY4Be#CqIO3#-Ad=FVvzqF_NEF`&I_wbswzkcAk-fObwIuh<#=eNacv-i5R
zHr{o9Ap6z%!Z^Vw9P0I*=SHthwso!6FDGeXq@7ep+PB(Zi6$Q=eC@wsHH^^wuR0D6
zOlq}dx99GFz_pNj1+4X4<Go7SVyg?jCulXXTkA+?&{!9+&ZEv=kX`UVK?mZSU|!?5
z$#=7FooSV2b!-8tGp{2BfMR}wT`%>4RrRDino^x*ojjt7Ezn<Tdlzb(mBhC5EHJN2
zD*(;w<Tjcvi&`R4?GjikV-#(^OjfngNW<RM!dNTZvd^vPE6Od8hXh{J_st~sjm8s!
zcrvf6FR*~tz*w`YMbWBgk+pgfC6<&vT9}WNK6=1ddB9jr`c7JF-Qv4mvIlPPSlwzv
zU>f;g?Fo-{^`1RGmcYBD4nAQ7(bHD^3^&)wQ5r{m=b<vmKJg?9lfrBjm`&>~>r8dl
zb(T8lgV*Fkes}xcW7*^ZJXRP3WQn4hRsHMaJ}df7>r8h`>%H4~7g$zF>%CH?Rp#{>
z1<l~oE6%)1j&HRsaA~vJlUSKd>g+_;Y9f9VA&-GyU9)wv1`EWJjPRwSC0hgWvEB;3
zZ?;MH-?k4h9zEB2z>F9Ie~aMnb@&U6^{n#-UwPLBZ?bK%4-SkCt_uQ>2Z6`yzV+Pb
zy<S>tTL*K&lYH>W39k*o;mgVBFqBsZwA%cH=Mw>e_dxCyaF6Gjjs$0g?<#MY6#<*z
zKI1jEfAfd^n_rXnZ~p6L|Nr0Gze()_?`yRoD9zX&&KFjhsBm8x%e1!MFm`=m&t_Za
z1uIU-hSg+wm>>LjmCpteO+I+-gy$Mto!2U2_xZoD28Dpno530cs|~C{L9hnFDns`=
z0k8(ah|qn8pSlM50^YmHW8}Nuo9+3O(K4&+l1W{cNL`4sE?wms<Z}gUkQdA{uR7~s
z+ZG=fBOf|Ot#_V#$$vde@DI9t*FM~TgK4$r8fmkw&a#ShZncg?4LGy})*YWi?F*vl
z%B$>Iy0?oAp8+det947fVh`D2#f~a4*G(?y0{a?zRG_ZQatnE%;Yqe4l6v1<ccP$+
zx}w9rlda==d|=<e#2Ibh`@nOZC+sV5CADm_ZMKJ7VD(9BYpUDv!Q0>B@gCf|HrJZW
z1pkiWxdj%|PxE%VNyumu`51mE3;@<yK}B8QrW&4lKmpA^e#mMj%e>8IQlD=+Xf=6B
z77yvgZ%OlL$=mAVVH;RslO$j3%;3j*dwJVDB8ntatSzD_A~dqVUL@H%WhF}EQY2g3
zHa&LP+Ci;f-K{oHTeHX(lHKu9=#h~3@t@7l-2D8#()3AlLXX^#e&dP!xy%10O%I)_
zNVY0-()oLBmi_}JkBKKkkJ#qjJ1l<t&57;yx8L7yq%Bw4R#O-zeM?d&bO{`@GNQ;<
zXOgUu^|tqj<TqlgWb*757V8-?HDYSyRH>eH--DZyROcP*)o;|wvGaG&-(Bk;_f+3U
zR*prf)_>TKeILP6+`f5P@6r7($dYYJZLQ7M7O^mO<B*U=`L`8xu55`lH31P*V?Ax5
zG0#ecGoB4ugnF?i<h|g|$kl9)R2VunWKm^Hxy7a4KmM1tnASc_G8Imb^~8S@zv{Qm
z9@>7tZC8!-^1Q+@TRUmLsj!pe<yl%oeO52Eb3}vB-o<~+XEUkK`rmjwe-8L;CiNMW
zRG*!Zta%?RKAUhdtUcw(l^(B|G)G!)@-U4)?ol<SSJVr(w*K=Z%Yq{0>iDwMGOugs
zC%W+|1Flch@hJl?CMjH!X~0jCWkPD`C-Mm0c*phkc4%SClb)za>+fybH&6PRc-+<{
z({`)${yYyUd7ot3KG<fl1xCCwr4x41=6CNfX*QZPXp1x(je)SB`Q%UK+*ak8Vv66c
z*x_v(Vw)=EO`3BZJ$){Ln1-iBnsWN=@@$8_dqTNho=Z&ZBok&B5aT?Pz9#<G5J?KR
z!hG<zTH6Fmrm*1Pz(9~~&6-ETM`*CsD*5$pCfU1LJ^diP4f6C3u-(2>*Iu}7lefKQ
zSgqlbM`w`wS*>B60)yLtmTfgr5aZ#&k-?I+8ET5KdP=6^=7E915Y=J8<Sj|PTZE@3
zCMLmWYGRT-JQ21#w!+LBkZAQxzRv3H7u~G~lm<2rh319bp`b;0k3?U;z(7ANut7l&
zKxE$%*gO~sx;1a!yi=P%?EA~}q97!p^ODz+W>ULu0QK?lc^l-J9bmg%WS3sJjVfRp
ztndt%tcdDo^$hFeM|C`2(*bN*Zi<Ku_5qca<YrP!(CE+HQ3metXYMEici=X<Lo$U+
z7I26^bx6Bl(D6h~OK|(oBn)cbpBI9C9TXfbvq`hDL+zn#Hufe*+32clOxJpp*8%o!
zCKK)+**UWL8ahYDOVmoj2Q4JeW6)9lng=oEcm&BicBn_ZSJ~L|-2TLr+q@-Sc^?da
zUKLO>%uzy2dBI`(p#bi0$+!W;<dAWQMce?2%a?I)P~5<ZN@AMQJPf}|fRCMdmt~a1
z5mRwUC^o_ecd#U$m`dal_$5Oq8CeCbN<%`i)lIZy7BQ8DG{-hasa#D=(`ETlu*w_z
z4Qk6n!VuC%Vnv|0yp0`;`e0E-RWUJDG;5C61-4;94qOhOHWsddK-<dT)@a@$7)q@i
z6jZkDjOF+1$`hbGIswZ+!SboZR23YI;%OA8f!Mq`ir!ZE%Pp;f>k+1^ur^pU1&VAr
zMbpx0S-VII%g)V>C8k-;T42{6#YRv9oto9M4VD~cCD5H&?IN(m%R|OMM`m@5!jkK;
zWEN<tZWe;_3Mzw+>d-Kh{orXJ?^&Rsx;53goXXI?x}6>CPos>zsO}JnvJc)JrjKl0
zh9nX5ZT`W2aLdKh<Y|U^Z1J*sd3bqxd3kwz*}Qx_eZBl6u>ngMP5qnAUSwTtSt2bp
z-(~9GY_inR(rgaoc)QpPe!|<b_#z*gAcuj)yDGo|37)B;j|agsGyU=YD0@i~-nw@B
zk|b}F{xwN$%`RS)gal^#H<#wn8OY~`VLk%vmdM;%6K;%xKd1=798IDX08$ei^+3Nz
zVFo>CpDiGVLd^JCh}H0;h45!0qcM}8E5Xlbxe&94E%5Oj6B&b9!%7%ss2qz~82p*Z
zsshYWz5Izyu#^_S2O{-qu=Bg2SR$*o*5C$OD}N%87GnV>H1Ze>6clc+!417CR6Y>?
zphuV;l98KgaKj%w4&|8r295>|n`&?)5`r7bF?(F@#iknEcoY7h95d_?#p6ak{6RTp
ztb3bkfQzPh_}mVECNdtgPwD1p%oacoOk^Tv%jo84%s!-><1ve;-5ZD5XL9$J)!>HQ
zy>XZ=qdgsu*<QLi8nYbQ&xx27(9O}9b%Q8|USO6<H%DXULHj-tGhezn8Z)#Cu$ZAm
zCNd5>Ow&O4JWl&K0W<U+_+dp2Zq(8#GXb+>a)(#c;0F5CL?$S%rFiVU%rXHp^c^i%
zoCxfUkw${-`q7v*hyWaPc_>G5L%E$B%2C`<Zs&$_6zW5Ipx$1i^aCb}(hFLy^kXn=
zY==Ln$4nlyahR>94jF~nV{~&IX1nB4%sPR!@~1pvqcFok0ncJqNjFDfhI>gU#cZuy
zirGQ<lRxEQ9EF)YVB;`r0e?8bA&a4#<1kB+OED{eKl$@7S~w9i{Zz370EZX!V5YCc
z9RYd~JhHb&89do}Z0z>dC|(07OZc1+8?VRJDS>+f+{FM7W_q46P_ms?j>D`Cgq8e>
z`)43uSA!ez)Svh%`*R#-N2rhRQ})p~%=FrEM}Gpw0~Bqm!3{ZXMssnqjf<PnXsBL8
zFpG20aCc2DM0!1R2Z9?jJu(E4x56LHam+>m78<Rn!Hw5wqluX58?^u=PIy4>s=*Dk
z7Qz9u7vYbV<HnnEIc9ndVVZ`WoQCn7hMhI2;X|rnJZ5?gZJ7obAMC*h_ygLVHMp@1
z{^ZYE*`A%$3D1K7O9*DC;ZOc-MF~b@)(!sT&k3|}6lRanLi|L2XpR_6b|67!D8g(5
z{6Pm6)!@cw@F#yF5iQ1zbCeZ7k%|`MMhvCEPo$y6xbY+{#!qCX#i$h%68<0)*45xf
zG}Vlss2#9%HMsE`EyhoDEG@>3W$*{Xh1pK{lRsti)Lm#F(3&Re+Es%adiN(o^*p%;
zwKcf00RH69cVG*`3A2xAA%3=!Rn^wuMkM^npJhrhZs-}jtVHrs-)EQ+Xby#S0N$1e
zPw!eAe`%swd66Q#`_UsX^xF}k-;D@lFI4nt@E%1;dyk?;evhJO47_xa<L&3077D6h
z658+$i(G%;uumw#9@66kGwiiqg>5`adxPa`SpG8RFrG&+w?U9F`9~(7W%6H4#xG$Y
z9)G|Y@$mcjRPM-R_^om(!*8e4diafXD#LH3QyG3EoXV4!48K85W%w;^T3^cKIZUo$
z@?A{E<pTNdXYxZ#ewxX<nS7AR?=kr#lfPy11t$N+WN!!xw8sx~(2sirlyP5*a#tqz
zU~)eu4`=ykR-VP=TqaLvaut&oGI=SJ*D(2BCO^pJN0|H!llL(BRVKf|<ikw<gvlFm
zoZyiAKFr}R>w|3E+F=fVgnR)Rt`fR)NUXq>zzh%H<5D9->15Q+0|kTkZ!w%CVv)in
z`9-CEk}UvUR2n2jdq|zF@S;*rxT(utR0?k)#TS*rJ4pfJ8z}h%fE?fjAN%p$q)_Mw
zuQi1imD*5%qy{bxR5-T9XUy>3m~$92?FsY%pYF$A-we48PBRKvUdi%#EMJ5<oQ~Yi
z@;a8UWjO{ow)cX7z?{x8$lEX(ew3e<$FdwxaS=C=<?!SBRR0*3-^g<KF?d=IKk`oV
zsVpyJ`3#n?#T@i)VsaV`0m?%$hklP?@{LT+VR8YJ%b7fj$t#$AH<Pz8`C%sSWb$q%
z*E9J5laDj`8z!G&@^4K3i^&!k1MHta=Fr~|CMPnv7n27v`FbXgWAe>R&SUaaCO^sK
zT}<A`<ky(|9+N*}@^L1A!(@L5UfLhbp?__e9LePCnLLWgH#2!MlczGdlI6Ft@&znk
z!OGXNd=o2wfaSg5D2R?9%g3?&R+i^s4*i<S@-mjsVEJ*(!JnsC{tL@5vD^bD0M-Yx
zycNqMS>6qE&>zq86qaAd@_{VJ3l4}I#qtR(pM^Q-pU33mOg_!>-&t;k<3+@IVGery
zSsudjRxDqDIp9{Xd@akjvivcY?_&8rmcPmJLzsj9BP>70@{=q-#qu*O|BdArSl$X2
zLFBh%4ti!Wc^;FuGWju<?_}k>S$>F>f5!3?to&P+!|p?u5_OU$!1RW_rj`&_f`vlD
z%O)_z)bs#gaNmP%q5Cvp4#yuleIG(2c#%qjgx`|ki)|369r=#17Lfw32l%g318wrJ
zMezE@1MU{S!>mnTLEqD`nEu;|z6^$gu%hW+SbX^-Fh%u9hGQ`D2si*tQIoQr1tom{
zb^uO&>PSTsQYzr~01lT(F~teEyWzUf04F%n-XpM_I@4Dp=z9hRNIlx+$XCENxJ*r+
zaQcVij?{R`2NQ%K*$jU?E);NfC_@~$k|xAG1%EK?WpW82JpqU3k79ZS3V8o52V5~K
z5Yjs!^SJX6KzjrXig;kj_wR|0&~NA*_79eCno#`@@W<<Wwlg6e<Z9jL1(0}sp8^is
zqdxu{aCmW=*LMPNU`m68&xrH-E&)#QGag7|Lj5=gd40Z7^05a6a37+*`G8Z7tUMVG
z^})+~biDHbhvjI860a!3%YJmYC4f`<M=!Ag266Bb7#(gc;A&w~pgyd}gn5s+#Q0>p
zmeg;6z!yGZX|epNegh;aH9m!w|NS>WhNe&&^&23a&}0Aq8z57%u9<IuOojo1F=6TF
z%QKWs$nhH>b9J&m!M%`{yvRxr`Y5|vz+-(HCu99KI8u?57r95-gdD#y@-Qc3ygtgw
z5(%ZR7gdTRxLkce5g^BJj2za<&FB-ZN|6L_mpZEm6yKcusgqj}<vZ?JjNdqcCm_^>
z-#F>2ll@4lPWB*!b#geF$jNwd9bQSLCX_1#xfWzBdK`T8Kl2R~_!di6X<20!yo)*J
zioc2ynfHI#`x3w^s<Z8xJ9p1^b90m2kcA|KC4iU!BB*E}7y$)ISltMF1A-unfFOz3
zD%6DpP_wb9*rIg-suo)p)Gk`LfWl{~TBPn;x4PBx)&F_UypuckCQ5MmzV`ban0d~-
zocC<AW$t<3(+6uN(uu_8W!2UprEkQM<SQLgl*37@;|i(1MV7~jqM}?=`l3|R^@*-2
z-_ns~P^<6CyqWW+FIX;r@-A4;PEo|H*>mT%5^%DBKb)=Kv~T0!QaWVF_vGMWt6`t%
zQNAlbc)I-H>2gf2Dt4!l^Z$oDUHIX`p`DMT{>`T9*eiW(PAmUsJYAx00h;OZ@}5Ka
zqQrQ7Y5$+Pyzq6|d>{E9TwbEP|6BOJEUKEnaIxlaIr-O&>#nxGFXS7_560#Cy>47G
zfA$P0y7udy{krRr?&R0XG{}nwz%}MpJt17sGYt<n5bx;5PmPpx3YDA8lX^lng;>pb
zF@BLU)=^l=Su=~Z`}E|$>)H8ftxh)gDJPpW`W4ZxBM=OxYaiTu{f-3u?bNBkS$FGD
z{W(Xi^N?e`L(9dCa+fwm(`&Qp^@fsgP0mel&{%uuYEM&AVoTZ@cg=(~SLK{qbHf@>
z=TmDAthowDZ(r}g^Kw4eyVkp;<-)SGH90j}Q|2zC=EAZGlD;yhAE+CIa(5<mz><NY
zh5xLaBXZX6y~(pSDOBfbNm*mmtk0^+8Ikjky_s94<qXoaT;(uSe`@%?oSulqX}a%B
z%c;_e!=@~2bB~OYoIq_2dUxR~H+hrmd>b=wOsds#;apLx6=+?Z`I!w>Won}F7NqO-
zY?I1_V}n+otfraYa>%{jRhM{!ccbU}Q!sAM{6xu<Sntl(kgr%Xa}{ML)@qwmHg4Zl
zJ0h<{FAdf?^If9r!lYw3*fbAxYN3SMA{^sud*C=I6jxUq^4ArHj3#|Ud{b$uzj0(~
zQ&`)O(in6GLkUgimToLdX-o;lHI6NvR<<v!H8qBH?8bU;qqaWZnG%YJq`9n1$S)cR
zO_NIFn$9UL2?xSjV<7CUy=m8l!+Vr?OLeC&q}O>uj(UG%d1-v(rKM}bK~+v1$_X}Q
zh7vYiSh_E~He3?M*&18>O}FhjXLv5`cp4n2n;&`54wM!M>y5OK&{SEvFQX>x4SVQn
zqTF3(z2Ry|-0W@kZ1N8BYM}-nTrS49{Lz!XU(4S$*=W+b|DkeX>7O%<4UQ&<q#YZa
zT^^e}w)EAo8+dN%o#FekYO>Ds4r(dZj7EKf*5&t;pPW3obbW@geok50nh7;pV=&~{
zoUT=tewyL9;i9su)|^<QZ62`eL~vfs@NRS$cq&(vz7zIrsL674d2+I`>D<!W!;Vdp
zOYh8ZT<>kBmb>fem7dKPmVOfUW!GfsP3Pt48=lx}tT*cSq$D+r$VsZJ$@4kZ4AuWU
zJjZqD;t@z496nS#RI|&`@I*>Yw*iiwkj)+8J~U@!-B8CtXuGvTKHN_=oC&kbOve~!
zy(jxn$_{8QfR##Rr3e!SYIePqvU8~O&*zWu9nv1wv@gG$)UK6*%2j6|rmkmg&aC$q
zWx`<#^VM25yzXnx+!Cm-frCr!A!1F^E1oBkjJl~_2hMy<iL1qDhI~g87HVzMdY#jv
zH8tUmlhmRWI4iZTqblc?1~VK;J0$JP*0Rsbd4DhTyhEYou8gmog+8awyt2`2`qXHf
zj@vc2G?d}Xc4TY0sgu2vPcNMUd1~cc$h*~O%>}z=mX<&s%+?ChRQ?*sLs9uP$V1s$
z{>_tFi#eq=VF%KY66Tby#)#yiE)VS03ydb;rrssKs9LYZ*>PUZCwrasmuETa_NM5K
z6*>BP|E{{B&Xy<A|5*BjQ4yb9s@G&SJe&n*FZ9;(H&WrUfPSv|@=NqJKQ3ZYvS#4d
zA@lzvd{^ZkoaVed2fqR;QXL$(f{Zy(^(ejpzj8XX11^U{+cHbP%|YJ)uhFD@1H3Me
z+g%ap>%v5J`Uk8CYR6qD{sH;(EdPKW7r0kd{t5HVI~#iXvYCZxtBX8?w+-IrU*XRf
zx6W8P>gBZ6vsNq)FAiUAaBh1?DF5uM4ZpL0x#1eol(yQxs_dg74Q@Siae`y;Xm5Ox
zJ5XroLq;bUCY99F?VxPrJEkmoUrKlXW16A6eTB(}zHMakKGSoc$8WsucxR|~*8N_0
zsMeo$U9I7`dn41Af5_viPchBEyWvQCX3_xC>t1uD9y!S~qRG%l4Glf*nYoYL>rOHB
zv}fGao{CfabB(i0h8V>&dilNnwEnIc&xLzke($UmXTCG`B!5!gJY&guE5f~It!RFK
z-I1{;kxriz?ltM<Gl!fyddh$K7v;^H)Z2Y>=3-RK<w`pK$6oi5K}fq@7ys^~bw4+`
zd2e{#w_j~?pIc`b?lacxEST+oxZ1d}dT@h3-*`)NJLcsZzJs$n&-c6hsoj5b?fCG4
zSu6aP`IA?q7|T$F1Cw69<!xgb3U4<B-HUH|8y!Ao;)!9*;9rq){CIajsuef#A=eW3
zqMel}bc!)PztZPFxXS1`?45G`W@CSMc$~NlZC#P>O~R?;Fs?3wSBdU+Wv)V%J)x!J
z4*UEoQkN;^JSck&?XOuOBN58F@s})DeClVe<!*20NT2_*v4hI>yOd4u*V>#`4Vy)~
zlrn6(zs}~A1LgXG4%k%nq)jMyq@J%Ii%lqZ#O7)z`}6DDuIhQ}+2uNvJ7RN>>lkc8
zxg$28^6Wp^p(VKutto6Iaoly|#&GJ(?u5*hn2GGlY;><kEc82EmnMz(`7d4cjNj2W
z)#qP!a=p*Lw9ifD`g_ViLPrgZ{LF6PlvB&~HQxPQ9h%Q$XghG`@up=Mci_y+Jfrx{
z$a!~ZZ@pZ<#@nGbHGA16e@Cly{Dbx?u}!;_fy84maPGTSr?5@Wbi7UbI@YEy{QC<X
zTAW!Wcjzm|3D*(_igUso+IT!lFgxg*IN$td{zV^|KokA<p!MfC<uS1;zBZJ^SA@L4
zgPgzJ(8uVv@G%PHr^dnig+4~<@G(j;eT-6i8G2$bmn$K)Q>ShaFU>)^uuq?pnD!qv
z9X4F~P|9-|*@@lYYtt>US3)9;)A8o?1iBbG9VmabBN2W_xM2RW5;o(&GmK3}_jsoP
z#g|w5aWP-7rzq7g_4ZVIE6qdDWY*0_*r_AuKQ2pxUykE+mGQH7Gj?w$qsOROm89}~
zdJK84Sd|n=G#rWDRL<8rlrtOE^cWjgB|Wj!(DUP}Ro4B-kagRtB#h4rwDs%^qqui^
zPq=pVE9~5rUR6uz0aiG8ph?gLte|tJo{)4)bUM*XpBnIRigTsL$GJRlF5mI4_%xR<
z6Qd8=!VJ48*Aiu^3O<c)_2FDe!+<>)8L)>9vojx3<Mp~8wpyb~Yj$AJBc-KTCRJ&n
z7*SVMkz*+BZ&KPbdZHTn9jlViiW{pl@G8<9ec?MNm^=txUWF%sSVmv4f?-V26Rf>d
zA*AWuAcTIp*<HI0oXJ)LR3VS9EK5cy<CAa(_sqw96<r^Nw_*7@^xZpqMc)m+(bpmV
zEM#r`ao6y2dQQ7H98DkM?qt5%Ly;Mk8x`EYh9;-}5-faLfX|fW{#6<b_lNd{WYXOV
z?q9=9z3rlBx__N+>itgXDfh3k<Pd*_Q@@ih7(0F8)Wy>gdqh7YIfLwC7==NT4fmws
zCi_QV`%Sl~kx4;L7UjfFzv(`9W*~(X<WJM&AlF$Yr?cWH_pwod6q>(WabO-Ljt;1b
z+-0$l?`)IB$-Mpra55VcNT%iEK*!;CAH6(~Oe=nPcvS?0?0^!g!o#Z~HI?KA)U@2W
zD#F?1`4>-JpxnF02GdDj$}FZs*95aIYK|H>sKJEPFkAPu=)fUsLS_y*oXPE9hH6ht
z3XuMhqLE`_N{Do$qM<)A-LwEYZaMTPnfh_dp*zXcjsF~N=HF_2fGyY)9s`lM4~M@X
zTl{A>@gFJv4I~MF;NdwOpfL#bqXGQUrUj!6{EG$#+Qjkg8ek{T0O!$uiak<;Y!?hH
zw~0TXxJ?ayBN_)FrICmMdM3pG+9p2Ku7M+>aTlZyMHx7Q2L5Ri|GHfRgV9npfitS^
zh%zvX2Kcjfl(<b3t`LpUz$w@h_P|=gvp6LF1&5!|3a1IuN(JzI>a?-)glKqyJV|1#
zG}6lBq7x5HqfQ$u=}==imjY|CCp`e-ZX^=^h(sU_sTXYGKq?q7*%--(K_q{G1Ge~?
zklu<!UzEkxDQk~{X<Fl)MOvfyEbM{lV9=Vyh_?1iNN<HS3##};Xj<D3rfF>#QnW^K
zA6nZ92CZ3)XluILwDukbn0=<|#@UgkHBK0&HHzJ|_N7>}7}3_w7HdyI{cY^Z+CN*Z
zjTUPZzllA-CkE?gF`}#;n}cN@%vc-m*F#cP{MhDTIm>v)k+K4x(3Fz|rw6w2uIyw^
z*2X*ubE;1mLr04l|AStZA@s4f71f6`<(n$Ow$RIxHL*6%eSk|0!Q}IZ>XJ#YKj=VW
z<J=_pun;&+3odO0GuAeb^|)feB(%+pIe8FP5ZVe&%VP=XK<JGlm~+8+G%b%KaMCZ_
zQy!>hVm)>!6KGWNp{_O>BNMKf!ZBNLE{uTZB${?7T6W2%S!RP@ij~b~iAl9_F8H}P
z`%vVzY9?l3NBamjTYM%SH~9pfph}+!PEIzD@2N&q5I$GQafC6d4r2(sfxt8&y6ZT0
z3s4al-CE5=w0Jc*yqCkBi|{ITv~UdZW0Oq?pfY3=*$`+Grm3ow6U<(oVD+-ivx%oR
zZ;+_K_G%`0&qdD>SQo`-JGpUs{YtZ30v{0O(X3-Rft5g}JF1xosoIni%sv`J=wtQ<
z!R(`P1arv7&?L8>*kf2cy-ijHHMsF4<B5wio<M128-U~_>}W0_T9}JEnVnTm*p7Oc
z$7hg21L~`ph|aSa?c*H};;q$8M2ojVZ1%)BTTkp(J#h`Rah?-)m=<<dGr`+2_=IR<
ze1Mw9#@meDqm134jEyHeU>dupnu)&3*my#;F+R>sV-pE{K|!H}5O(v(9AJ{<wx>1A
z7-qpwk&uoj>{D5IG_$n2#Znku?jBKB{b}Ve?el0=K#5tC=-k$8kP=(DSQ!eUm~0;_
zte8wh8)9ElMTwb+7FVFZc)mxO<XeGU81?FlKPzCp2-q$lcJ^rOHWmkyk7S&bR;_um
z@VRQ!;w^*^N1N8mP=^wa-+d^_@8B;d*31aLg5yGj2It(aWqlEbSu^$<Sv^c|wUh<r
znEquPFyfQ;K`#!`GBx7`!xzWbaq}tv@87~hsHx0q^A7BBoX&R>M@r=|1d$qWB8imB
zu}GgW{I4oK8tIC$^i|Tdcd-B4H!$@*)N<*<*^6h|#_&@kvj<vfj^Af8ekmBgB{MbS
zbNH2U1kLgMqIEp~^`Fq(Am&0bQt;Rz<21)6cV@2gLvyfgq<i+}M30n3Q!!a&lY8Jv
z{Btyf%Tf#B*FG(7-qdB9<0f}%`s<3CeUaw4Stu~Hlo;1lyfwyf=qj4v(uxCk5hjoh
z#liIy4@*LEz;rtOb`Gy;Z5&?Xvu(zWw%)IBg2i0^)HY7AxpBBxwc%Q>vB5Ty5dr3i
zi*b;}ALcO}wmZ4M>W4%EY5rlMTq^eyaX0*vAfFthe=GPG!M_UXkWr2wq!i`~76=X%
zEEAk6I8*Qn!K(ys7W|nYJ>h7dZ+*nS3cexe!bMKLPmrE(q<aXK3DOgee0sbQFA}7O
z8|hlX9fJ1=?h`y9_@Uq@f(|^bncpp#E6Df&<ew&3D#$l1^64o@yhw1N;I)Evf|~_z
z7JNW(kKmsL|04LV;0J<!3@pn@6f6`xPVgi_ddyL;S;l=Y5ig~065+b?uF(H2G%sb!
z14PI}LMs<((8@&`@)JdVvdBjZO%GD$pDFZgp_dA+T%#dhEA+J@ZxVWo(02;GQ|LWH
z|5oVdg#Is~|0?twLjPUpe+lwci1kt~(r8Dr(D>a?wX<081mTwoeTLBEg;t@?VdqCe
zUnugWLaz||Dxt3y`bMFfg#NkE%0(LWd4M!rqMi_ZMvyOctoNUZNf<Z5zX^UM_}@h2
z_hYPyNrEXv<j*1^f1zL>!G40L5|Qsr!7+m4h{(@xjLc6DSK@rZ#e&sD<mU@Gu}<)M
zBJyu0BHu3r`EE}7Uco&?<l{F;;y%FxMCAVq5&G{6ekk~<pw8<S`4R<F1k;JgpG!pk
z;{^FyN%};=p+r1E&K4Xec#hx&MA(@{M7~9W%LFeITtkGN>jfJHw+P-sgq=HxuyeoQ
zLxPV9@{c1&GR9qypGcYSRiXbT$S<GNi{pI(7!b@7EEGJBi2VFcNxhQ=&k{UGkRHC2
z)3cYjRB#0m`D=t;E7&Obb3wlOGasW85q~H61QGe45&FLb`3;PEp9p>-NDpE1Qv}nA
z$e$&2SHS^-rGmo+xAA_4zy7xq@g{JG+~0Z-v1?j6G<O2q|6zg}P|zIsqnO`%%sl99
zZ1%ryEFDx$-Dkh&m;!ha_!UdS9pm?c&kMdQ_=TXl<KqQnD`|XGQZ+^X`$Ybj;Io2%
z7W}Gw4~hI4!55FB|D?z*yKfyuKepUyymRB~R`mwrVo{^PuM`e^EX04!fuZ4d310bK
zh&W@^2;&Mojx;h&fgL}T`Sr&SeSTRXy`6|xr27P46nt0Eiy^06#S{PrG5Dk>3Br8T
z)<24h5HN?od?Oq6E+R8#!_dfCW(xR6^$zUJi(=J=X0`E|u7JXg?byqNuATiB>dm`;
z>{bw?m+tMD&-7sE%`z{GD3gO@?A_wmw6XSzi1rB4<M?v>6dho{vQS;MosFYC`^^|*
zOGX7NT^XbIGw9(mX|v6b(fcLz&bKOI(=LwDOTxLc%PP#K7u()PvdnvnO+_X7k;C4O
zU>E4cDuKQRyWN*}I`la1>}s6mYD3qz@tIx(J$3FwhAvkd^>$*%urDw<n$`rp*6({3
z6Zi;rd;R_fJ-%JWZn5qCXQ8GYj#UC3tM?MVIKI*Wy@z^fQ67+1mRNgt_C}xBD=dmn
z0qyL&aU-Cga_n{x40}Jn*9ZL!=Vtb^b>6W5-o|dv{;v}datgfIjrU!<y`K0y%KWs)
zdlfg*i7;lj*B5#?W!h}9KHa0CXPpPUwz<(>QH;IG&^uR2qYts|-3`4GsIY!%qDp(Q
zdY?mYpy=`5%dI`Vq7zXU$Y>7_T(z~QH^ruh$J1Bp)j|)KoU-?IKIhw^$8uP1ys~D}
zu|DTJpjRS#yw`GLzF43051=;*eA=U&8xcO|Clo6ma`SLBpYy(biwE^nsz>)Zzj%x)
zrq$<Mtx5QU&-uTR&-wWnpvYDG;g<{5fSCvSoG*`}6SXxqn&;2epod$h6X-gdoId3@
z+i2cLZne<{u7i7{=%Ds!6z$QTjiOW3&%G9lKIQLN1kgZ?iGM`VX$YwsVbF&?HHwbc
zx<t`&+6hr~f>s(uyR|V<bdEOFM&q?yy^WD|7W(A-^C8C<^zYAqynm~=_jm3;u6)ZQ
z{^{S^o4j99``+Z1&p7(&TltHh-oN;J^cPp7_=B(b533@Y3pf6!tco}pZx9ZRA@B76
zpJtYSr>i3JM^*DCZca?U(e;C$xOm0m7nCwQLCwENzo*}`&947Ovw-<JVHmAG;va%^
z-QLzmoP6;SZ*>rVM)y3UyZ)rR9@T@Ed-zStJv@jC!KeGM=^jp@au5H5at{xh?%`kR
z$~`<N?%}&k_wZn=d-yKp9v&3;@MhCJ{EK@x?I>u-ZpvxC1uHN*HOG3-p^)aN&8c_Q
zX4mIny|!$mOL8)6vm0}o_I0Yrid&EMit>&1T{K7I^;ue-XCqd1yIwgo?%i?-Zp{rE
zTr1b-Xk9O;Y|85691!a6JT0`U^tez#XlCi+3@u|s&foU#Nzod-HCla57A8P8dYTNZ
zCuqnzNG@=(7Gk}#$8*nN9#(^~>BbzbaAAw1d0Wm!+O`a=uXH_}Y3mRIxW2}FQj5O9
z1vlYAntwZ;s88$c%-0)yDverY>$Uz(zRh1NulF_h;Yw_T&MozYaAJjql#U4(!%ewo
zsJygqsFyPn61pQ7gk9(hSM4A6>P`1&p>$8Eg~ysCE&r#J*V@{gE^Q8m#+NS4*cL89
zn-AIA?A>Cu*^AbC#ZmeCy;{9zlcQm6PEKP5)){luC6;M<Icg2Xiw?)BH57Nh(yPqd
zFQ<8%XIoP8MxZx-BYLDReM8#%`*O5gf32_9UCSOR)O52Knw|N#Wl6feFgw1{yI#ld
zada9_P#Pz8PS~7yLuh00diI^kOW1@oTv>&JjX|P)YUhM4iS_KKK<z*rlav#Ar&{nr
ziM2gKDYXOPUe0wO6X4*T(wGFN?6u*La`8??Is_N*K&y+lzcv>(GHP=}VXU{7q4I<!
zkLec9Jah{WG*1_|a35NS^#HSjs`f$D4K=l>O*$Nsb!9abRztP!hSd6m#xbQKWp#D9
zQ&VDnDV)_)>H}~apI#P*i@G=LR;@@u{ew8`Q&c^IQjd&A)*;*!*s?-u;HvfFOz_rn
zCB=jr{F{ASlI!&zIeQc89eE{_Rs9;gs&-fp5bevu*)*i|l5nBI>ae?^XJ{yT#a-uW
zz&e0PuL*BD<mhq2UT1!SoV~t!FWcE*p4aARnCG>(0dsyrzECRM^h0ph-xt0woPu;v
zr5_Iao7|0A&VtZcrJ149(!YlHh286YO)lYOpe9q$=9!0#9y8i0FHzOoUY@TWYuwc*
z)h1$f&qS<2S(Bq#t;8spX9yg?Q711Q!9zM%K?GHZl2RLWHRfI!@k_#3xmEQ-ijoAI
zOlN=giC^_Z7hG>Tv<pJsO>;{#GZ+eh{gj}j=9#Bs<PvdCcyUhbQRC;T#h1SL<=RUl
z{Uwf4eLd=bo4I18R`1M4AOJ{R4I{MuN{*R}aE3S6OwG+!t6gRrwdtE2n|qXbi_&Y;
zFuG|N-SMw$^+p4(JUFyB9`ZD<&l-Uh8{--`z-c{4t=pKq9_Wo<uhsU%XCPOdu|dm=
zhim(cmKQyp_LonlWBb%nx|{1=|5kcB9Nc{w7@A6>m2!h}wNl=J-oEE~Pls!HdZnv!
ze(4j+mHo##7nOBi^Q#(NIkS&|h15!CXFJCY&X1!wv_yw@CmiP2Du?%<z{>HoqFm<9
zdbm2<IaXcDDi@=ksxCSA?=`yQG<PZSw<I_5-mW1;0b5a%vtBv8KW@9Pxf&hyby?^I
zgeoxVw3cOW;EvXit?p)-IF23q$8fUdXllywZRlL)gi}B6{~L_;I}gQS<-WICZqJG<
z)3B;uG2)!&VAadxT6mv>qkXq4E4A*=R<1&*gta*}Su@~h&wF1sBv(~lSGlzGZy65g
z=-t08HMN}J8{IxFHDzv4u2u>`Ac|(>yt4OATg?NSqk-*tbnmTiIO(3hcl{x)Ks{gT
z-0JyaUeD(9#iOnf^ZDZ4<WbL;uau()I{JJu16JVq(y%+riSsMe!sGfR4IwCS)gd&&
zTJ=orEYFwB&;_N7GF}Z=#5`Z{RO0ir%(umfGueqd8lPJT0Mes&ud{J?me#XNi*vn}
z@5G2YEA5t}pVq;Q^I*Bf)=!pYN4*mP4xH;>+}oK!3=k>;Z!`>Fpx5dSZ8pA0nqNND
z&scXt<hbc84$OCypau7M9NN#kn9Hzfmj1lcT+pyV1ubwfXn|VL(Cb=}@~`2yMlERA
z*VV^o`1>6hvbA+V!+b1g7}tEHOFF&Q3p3qI-}tA0m2qiT57usbaN6avJmDq&bYr^P
zJul=>GjiQaD-Rm_ZSVViT|-z(v2W!%_#8W2-Ges)4Of+WaphfbYEQXkZoB*oJr5o6
zFE^GVa)AH%d;QKXj~M#g)zJmdcs_f+S{HGyF&fJvp3>|7!oZZ?SQYVzrdCBfppD-0
z`PMvH64C7_44^24HmHhchywSr%DcNQHJs%iu>zsmg_DYW`HzT30yP%i8G1JDX-kSQ
z2d8*y|JzhpJb?<X%iK%mo#plntMXj_EB}R_DO(NWia~yVZnzi@tLe)|-(YD~1l|73
zy2ar$Z}9o^CcW&BuYA_65BL?urm1rmSgMtGyFHn8&F{}z;q#|9zwZy-P}-hq&B!88
z=;{19?#l|#$k=$ni^zVxYbAPBW%rDHclWASGz?d~Cvy(!><TS?ZZ~w6A~?d-H;$ZU
zF2Hz4wQ;~)fbkdlsCTh`<dnavMG+sGcx`46F20DxB>f5Q<!g2rOZ#ri>@n$OL}{pS
zFGrvRM5(Z7{}O8Word1OeByx29{yGC<ttL$&H>vP^&)Jo!&rf37!PZ1eb^B9k`>84
zeiPUm?CSIPF+8K+@n32@R6XlYhQ4Y6S4r%$=SSUWhD9Sf1J+5*?BQNsaSB&PWNO|e
zu_?0((M9_F)460~-);UpuirTJgfZ^r!*28Yx;==~@i=qT+c_QQalG5`<#fCRr(+yX
z$F6e>ea@evPsb@Qj2znK!jrc9FEmEG<Ax3P#~J<ID~D}0^pR&5JZv~xubbt#Zam!|
zggzIITx!hXnvvJ9GBVsNGaoM3AJ-X;z-<`Xmez<7P4<Wp7)2G~pi8P!#;hdx?0$X3
zi073}uk$OTP*^q@H37;UvH9k))Dy}bvH9__)Dy}bv3by790WMmYBfc=$Be*n<aiZ<
z!>J;0pzS{Y%JGNGb*Og4B0^Pk)S^VSINJCeQIRq{9UF5fcchlJPS(=hk#<A1BNm&L
zMbFVJPOmQ4p$d!cuWL7>j@+)Id33PdQ0_=Ace^^&Zq^d29jWE-J8luG9kKX=yTfM?
zR6Ek@^&VP0>e%oshiXSGZdDdLblpI;BNlI07LR&Ha%7;|k$zmQ;(>Ii)llt79cz`v
z4z(Jp9kJM`EHYxv*WQ2FYN&Rk)ek9)9qLD@cEsXSKAt@c%n}<bX30PBK$NG0iWPIv
z*P&LwsVoNCu~^qH#^M(pv$#F+7@mtz?#S5OqilBYxd`Qs*nIq0>IvnJ*nIw2>Ivne
z+r%H|_`$)6zc(;1=9`4F;X2a)n_*_7r(&8PpB-wo>Kk3QfHdX;){hKoKOl{<`-^pN
zxG=-Xg<oFymzc4Kk!QFHwHI+`^31iZQ&U0v!<|~!wvH=F!7G=ZasloWmnIqRlwRh_
z)zf=$$!ms^;fm7E?keC&y%kI5*+^)TJ0&zpiv)<d%Sb`lbNuZEorwtuV}@w?;Ifc1
ze#7@+{O^}7LnD@Epv|hCy<^)sx`%N}I9O<|&yB^Wrw3aj=lt9X7V}=Dwd<s{V5#^r
zha_~)tw+^$8m}NWk0*!~zn%H2!Mm+IU*DT3$7ejUDk<HJ=TmFt`pR1QjL)T3*S4!`
z2J|so;4}WIrz9k(`rKk^cc4B8RwX^TPUZS1&N3BWD5^fuWnAkp0}OqBR9(Zk4#8}E
zSwD3pRpY!f1|++D_)|U6?6HF}`E{JkcRIRbwQy9$F#e2b@Qi9?HEoBZxO0Ka(+eh4
zRiBQ@&OFfr>N9@hFk|cdF-Dhz@UVlIfnhvlD~BPL)*8`Wz-sMra1nK-{<uw@W*&2t
z6b^QIPP3|YQgrV2YW0lN>cnVOTH7a;8Wd@Jdv!9cMi0yLj&N!m7Q0V(`4Y_wyi2To
z!+15)kb+1NEcp$`(laLT<}qFME}E%A7ajjKp^KpXzBC1$Xsp0O?+A7@=<9QQDmi|K
zeq>CiUsq?SW$6!KY5QO3`K-a^L7oJ0aWmCo_93JT1`iwtiCWkmY4Y_jVjm@(fK}vs
znd{nDa9R7qT6Vu+T%6%S2qOIH-h+w*)SC3rG}oj@up)C!`l2=o*tM+92pNxPz17{)
zJX<$a%T4g>ucu?XTfVEA=V#;hVf=k<B|71f3?r`1-Li8q6P-0W!|2a`((~C)hk9x(
zPcl3yy*dXWo|S>dWTZHp`02kIlS1W3T1V+g=Z{}BbK#=%7gx=nhu^m6pFd{d{5dnH
zFJ5$h>8P<I##WwS;`w|MkDb3{;q;m3m(8BLc;>>{7yYPg$wku_&z^tLqVwB(PJW{w
zX*v7K+BhfD@UBK}+nCq%)7)w1XG|zDlNF|^BsukNum)j|glQTQ408#R3(1r)O$g^i
zz57JZ4AX>gPSj&`AKwBMrfFDmh!fk?GKOZDrLsT@Gcrh&gjqVn<lsvwI4aE2@IVT4
zEg)ynl6jgwA}N`(Y}E{YL^#5N@*_g&<ZyvXiGnnuQ#LtI3kPwEM&x!OhjECggQ!L$
zx)qX>X0RwkW*QktW@S!LG$J#dY0~sn^0T1`d~{YIM3vnbam9k&v%*<qy+GD7)MXT6
zxWOttcvNhqQ7IwPBjEWGw+#BD(!-?VmZ1itGP9WWvkjv<=Q6zmdj4s1=TE<o@y{7j
zDwxS`d_9T}JEL>Dlb?w%&k=pt9Nn`Y`SgEbOsTVjL6T~zJj9ebJ2jQ$?UYWRzvQCD
zV1={DdJC-9FjHrDE+8*H2W`IztveO1p)Y2_10WKg#Gw>#qw(3X;$K0cq9&=3L(r%c
z4aNfK8D(G^4NSI)yHVW6z*f-+KuRN#8Z4!OEwSP@23`>jT&)_7L=145zxYEoF@qMg
ztwBDx?1S5(c^~$OfnU%-UaYuH4W^3*n?fTI1AnA}X|duq2DXXDdSs@Nh=I3g;1-*>
znc_AEUK5Q;kWPy-@Glym*BM*bDsE$d>zz}B-ZJ!AjMN|-w~P3$vEnucek2;Zk(o}(
z5d){t0Ha&ceyg~Rf$gHfMQ?jX890vy=%7Xe6!)OGje)mBBLFG2A~je*1N2m*0g5}d
zYoI4C5Na@d#s}CV27W>VbkU6xx2eH}qHz$J8G|NbU>gn0i50goaEEA&!=TN;p71cL
zlSq%P$7tXeHt}SN+ZgzpX!M74Sd@XoG{E&U*#wGDZP!2_aH;VzcK#(Asez6sOZ;&*
zF=HFFt-*ZJcplPMsnObmTpGB@CVshH13N@xIFS7iF>o3U+-(zAP~4^uJ`{}}KsGdD
zU@{GSU=#PHxQ&6n=qmOB&%%K`Q(BvF84VQM#Qobnkrs)@5p<wG%D{RWSZEWw+cj{H
zXuOG9a3mr%_&E*y(kA|>-A?>OG#-bPBM~w1dm8xICf?Vsfs>)eK6n#%4lk}8bt)(D
zxsXVQz}INyB+>Z-I!@}e>B-AQ<0)v+QjC=^Xr)GU4nofRR2wU%Thy1>49&4JF_?fQ
z*gU$&;W4~UFXA?PJzlTZ=k<HzJn`PdJk-wG_@*-?Ww|}T+4)AE^C$t%(#<gSbgCIb
z$C;@!r%s!#>2NR7O8fRH#^eZu3|>5Q*>R(aH2jt~%BLsjh*04S>lu0{Bg@Ef^wu+=
zj0MazJsAmy13&dT{EkGO-uV2+!~HUaXfV?ZiKCUFx(H~7pSzJ@-D3lq(R~Qva0nsn
z=8--&U=r-FgA|+2mx!r@%U;XHjwo0&hy~cq<6?-&CH|CZ>Sz{TH-ogb(Z@)_n|)O|
zV`+fCP_S4<%*AdV#bT9W;6Tl2Gi=ou?1-^MV1*EH=$h)bHB)S;sEr-572OKv=c|~A
zw#sr$tL22BVTa}itC--c4tkET-n8(+Dkh%64nBb=t<txy1JsU}10R=)&je#eK%X$f
ztn~-0m}tZfK7o}|`Y20n_`aq67(3(yI_H|lWvcLTgb6Tc9&b=3loRN%Z5|nw6=O?i
z#%><{xT7Hs6(JY9d3-@J#}VMV!VO2><uIOv=q`I6MUTWg1nOH~%>=JZ#7rYZYckf9
zXl}G=PHe0B0yMuse%M@7%|x^zJ}^c6<95WSpvI45*R`>Plb{VlAFpC!BX;l!AFJee
z0`I)&8v;G*l{ORRP>m;CqPnkwz!M+Z1ar*B6ZrhV@DLiYD;rF(>d;0-)W*}wJd-L2
zr>K%A5-v3>L7+1*qQ(*UR}FfTFhC_I64;I468Msa!nRd2aUFK^$TxJwW+JH00v^p4
zO(5`3092S@wrFCcMH3<|DrbwDv7<r+E@F*r1imbSOE6o>#;MJ^3US8JD5a>(kyVy_
zD_SPZ&s&*%kxEo;97o{0rFmR{R^dt_L>jo;WD@>`-8}X|W1&f)`N;MWY@4GzMvby6
zW;|c+o>#^2xLR2pPly!rN0Uj26vLQ^xNHc~#c&K*O*D36H52T8^GIdIZkr3PvU1lM
zW4r5oY`g1}^IVB8sy{d!M%ZkwW`Z4U9yxf5%|vuAcz0@_V!R-(sb<0)!wPE*6`yvv
zWnnMC4(5-mnTQlYtBMV-+SsdSnJuraW`ciT;XENsLG8>VZ%4TN2+{RA2?{^M4x2}8
z?H<o|Z-Z&YXTrSOmJ{TzdSq4Pu3FBHh_=iT;0pyTY^!D>THFa7{vitS#%dI%HvU~$
zWHPr`GZCGKZK6t4p4-u8hAUA_CZh9f1?L4*Twl#ZwAlJnF3Kd&CZ364)>bnSorf0)
z&s&IhS2GbU=HE_KQDP>d#nvBA5O0e#9BLFqF?n6``T_IfRZK)1ItUI`l$eQVF<;87
z%rowqY9^w^eB~Z)iJ6ENe~j_q_aPYHSj|MV_<4xm#ID3lM2l&UMM7NLPT4&mqKXnT
z5uMw5p@%rqLp;y<k{-om$x_Suc53-}q?Yy7ZEML#8Q&6M@`Ki!;XyFvb>ibz=6}Hu
z_&k0;5e>hs2S^g#$s^GWHRJb2R#)W%?+BQo@cv-LB|ZuzGxXgP2z{4`9yKGC{d+g<
zMby$B#_#}WM?k_Dk_bo`Ln;O;%`k=xm}NTI|9dy?CDbx9ZjmUI92{%t7=`jL(2GQ&
zG>493{vXx48Hlm@8e?qQTlacY>)vcVG2i%iZ(TA&R<s{}Qm#3MpX9&=Y~d%_^ho$g
zb0G1`Yj{seIyq@j(%YkxMg;JoK89lpzWD9pD+a$|e8uE8@e;p2zG6}v{bPx*7!z0#
zpB|n@H#+bn-YfVz9tEV|7Q`GOMf(K13-%JU0x0s$o%yN+=L%jWc(vedf_Dm90TiDS
z`fb7Y1g!vy3Ai9>zn9?gg8XPt{%FCuf(rz%7F;KIr{GROzCba5i{N{L9|<Bdr;;ZN
z9xvEWaI|2B-~z$Lg6jk~2<{ZTSFlC!dBKkaKNU>I8!zjZD%el(M8OKd34;7Xh5E|`
zHwfM+c(367g3k-SAo!`^7lNsHi=e#>!4m~f7Mvh>uHZ7km4Y`4HVNJ@_@E&FD5w1w
z1-}sF`@1UFYa&0xlRjDSG{JKPCkw6=tPzA~ipsY|@Ik>x1YZ<9B=|2u2d)j4moL~&
zaG2n5!79PIg7tD8JwfziElwhSn|xL1PlRRw3(EPHMR`0CG{feQ&J+50q5BCvMCj9n
zW@swvPZWBl&?;~x>|G)>{|cx5H9}t_bfeIWT~0X{<)FPCLO&$*qe4F;^gf|q7W%Nz
z9}4}6&`#b*V2^+A(|$<ku+RlU_Yk_j&?SOr362r@456!pUMX~q&>MxW7n(nrvV0Y=
z66Nm_`aY5WPG}Xl67oL@eV7REm-huf7W|wDJssx;!`LMXsz8;X!$Nl<B7cz}e{?0y
zMPQhJC=vQ+3#vespwAI{1`+xf3tl34DG~XvAVR-ZPz9<4-6-^}MC9Kk_$xs!0mJ+%
zfGza*k_H|S{IlTeMCAXw;OBxzh{&%3+#(;t$}ztRR0-slT+-c%$lqUZkl<h<@~Z&2
z&>Kq{$gp%o6{r$eCHhMQFBM!xME<LY(Ay~3Ah=oZHX_QuPw+Q_4-=99aU$~X7v!HO
zq*b6w;M=5;|1-fOf*SA3$d4BZrJp94DVQtRi-`OK1qTZbAtL`sBFdR4c)s9N!MQ}_
zUoN;xa5WM6uO=dYz2GK66_6MFJ4qw|uLU0#e2j?vPZ6Q_C&8Bm|0?(%5&8cq$S>BU
zokZkMAR>P!!OnsOg2xk~e~RD`!PAMz&qZFC|2)Adf-?md5D_o#GQrh?R}ztb9TEBY
z>6dtu;Liki5|RHQ!N&yuKt%o)BJ#Z?cv$ca!H<Z@|D~Xl&m+)YBJw8_kv~VUiy;35
zC%+#N`Xz#=3yvTnKYzQUUZo&^?j${1a4|7S(=HdhQt+ol<ljJq{#L<T1#cI;mx%n2
z3jRUxNh0z;PelG#1YZ|?N06V=nBU;@5a<<*CnA3;5&824y9@RfJduce!vseNjv^xe
z1S0ZJ7pxMTC%BA={QT*e_*22_h{%5<5&8McGVwOSy9DniBH!-?pA>wSi2N@Qk?%FZ
zw*}u9{DO!-7(9Hg1LFmg1yhNzlS71^UV=q}CkU1hk$;q6h2TWN^N6rBg9tkp3tl3)
zLU1eJ7w~J^Heyf$!{WJCKpH!q2++I}*mn98r8tdMAX)xSX6oaHhRyzk$kM@OtKNOS
z=U}j??=F^vRy-{Dq#(Zwk+0sS@Do=v=~QV2^6{5e%Ksp^|0w#u7Wp3qU-*vot$JAX
ze(fmsW80O?w<SDT)d&D_;;PX?)74qb-&1)v$suBRx)5<z^&sM`c?RgmFO>XpL3~f}
z3&BIMPreEc3uHKP(rJQx3nN`5xJQs-yvgS@CStwd&jk5)LB1C!6Orqr5%UH4lqY>i
zkWWw2oMu5hNpQ3v|B4_#cIzL@5E{+GSH{Rjy^F|<*>I}JS#JvXLsSiR=Cz7LceV*m
zn-7I6+OZcKoc30<ucy5tW-;pOv}b=7?dv8oI~0Sk>wN;fY3TddEjEbgMBF(>+A~Uq
z5kRteK5@GV9bmuGQC+p2jiWvL-w^rIl2O4*SH|dl2tC{&+ide=^!@?8dAyy(Y_aW~
zm5Y_K(B{}Jw!KHXoA<d`y=pM*?Wjfp<*`bjufdMnN9)!CJ&rrO8kd*a*se|3?Rtlx
zXWco`<!YnePV5-=1ttf}dqIysZO3kpfMKuS$iBG7Ekict*!G@t3PPyc<W@3PuRj<s
zSwb7e>Ls75X)oL4Rx(!a{SN9qeVVzXjb+Eer;xC>cXtUUa@rZ9$orMOpPw6oH*=h;
z91q;q)W&{(8@oMw(<t-aXKF-_yx-aFJqA7Ir@c<1Mw*`o?e?C8UY5x15F5ny4d_|t
zi=|I{MKSh1gWkDzLz0edZ~5qs1*csLy&~9PJ8(&<jpfGLyWggV$K_Y*y=Bw0?tkss
z%fJo7DmVRW?2Uk)b$wWuG3_yMv3)$ILXUj5!@4byjtzD@8+rppkN0kF)Qb&vdlU3p
zz^6URxe@({c6(yq+{o4%?e>J++#<y`j|2MmS5$Fv(ZE3}b@XVrH<@?v)@ZjmJe7Wk
zcKd%U+O0a5aA0&>zJ5kFpSC4JK%S!A9YqJ#d>D&mXddkeivSup@%fr)ZH5-7y=4(V
z12?|UqG-38iE6P7MB}zcx8?09Uv58RaP57M(P;Y>AA2;~K9~krdC9Dql~q_0Zsx*4
zTEPq}?(EcQ(-zLWq<D};!zZA4phYl*?1>gJ_ghDh?R!FN1lhUsmduU)BdH&r+sEpG
za@?%kaWm&FIREsCrA0&geV_4T+3!EZkNqKj><{r{JLr1$zv%@2-N%nrw_P)S>|M?u
z;>T)E<spwBFy6<b&-@GZ`<gwZy8c)n4AzS+;>RMwD_jGd&!eKQ?QNsSk{@S9fklYe
z?1G+gW)#@pnNeWlTEo8XP+?!SFYayFk-Mb<L0-MJ4D#w-@2KrmuhnMMcdFIuGmtLH
zNyiL&(2X^nO0tq`)9UnmZ?j{QRye=Kfk3M92>gnWe!1}t*LhEE(ekuhtyZtgt$HNA
zXVr7*485u$pkqz=oFS%U3MHL`?aH=Nrg=|lUwTMM<J(9Bg9H69L4ZE57T>Vevo<Nz
z(g*K6c!g=LN#B^#yxM@y1=;g*-rZZG4V-dXwsVuWIUb>A<7=I05!!=R8?_tvqMZm=
zx>hR*Yn_c+txKl{XJK-Kw(si0*Lt<RKYgWJSzrL<C^MxF=nd96Zj9fMrx}fLwW&9R
zuGb1&8~q!d8@*L$R$W^aUmV;VxWQd#tWT`<ZSY)g)Vr(P^;%Uz?Puv-@#QtK{*m;)
z+R2*gvy9n8lIncTucf;hq#atJ)+&`Ab=CPr>aph)slU!C(u8)T&N`!B>&zOIR3)MY
zNncY=Qk`p)RuEMN>W9)dMOg+9Wp0XX2TSq}bfTo1Dqrnu=}B9(ZnTxJ^-^uE$ykoI
zy0*}kod^2}C>za#{Vl#29__~ubXOVmfq@1>=I*KT;20=!vsI{fY#rk@t52h9+NMug
zPHc}y`ZTIHB(JkBfHNn60HJ|5x}p?+v$HX=-ssY4bH9>`mXs#{23MVPz0r_Z<?C$J
zxf^^{2|Q-I>pn}@^5Hdcy}iU<WxQ$<T5H>0eO$QmaJ_Aeu1yz}GhX}p@%JGBrLQib
z!Gp7CM2^31*IrkHv#|<cIKxwhYmSEDQ>Ng!X37{GAD`ktk2-4OdBxYJBJ`=ZEKrnM
z8$x?SXz$wB9b4j?;x%J^TzxXG2yJimAun3ih;YTpDpX~srX~bOP1ykS1~)ivG&aT6
zCP81z4I;$nX)O$C9Jylu=kFaxeo8~9rcNctcK2{Jc+oRjwxjkGEpF3k+18!Iu_dnF
z+mO+?9_>%ZaqQ41!Z`1=v_`GxoEFE8X<OpdUGt&;^?T<1$9%_(v>A60gvWK3#cit2
zso$H)fS-j|wB%(cH#*mwBkacc*$Lx2z2!R3eM!L<-F8=w9b>O{9PY}O;I7;W&ytZX
zU8;IkO|5d(6?XPj8Fg09u=YrLd(RaYu2!QlTH@7isVdaGgZx#m(2f>A=$l(IpECF0
zi4kePyE$%CZZ^We;wo^~uH9?Afd{bWLa@^s-Jxy6S0vOL8;_1VRr07YO+RotwCx@<
zrs+Gz*TghE?!tCsnw~w_jA@#m?oUBXQ_tm(`aNAkP90G(1LYq%b%c(U-95|E^OFYu
z3S(YZ4?<gpihVOLbL#G3=4A+PIqQ>#{^f(qCGP2b;|zo!eN4;ADhyPtL;O($-gFi0
z@t=79DF~_AD<gjn|8+^@vG4hYv2bOP*WG2<nY())Ir$aceZj%X!MBorZ}aWfHh<v0
z;D*sAy}M`g2PQphrMt_#{M|iY(O=R1Rqn|LSNh{OFEaG%-<~;?lILc;qCYpoeeS`@
z`E!aqeeU&NV$4RU%JiY14c^9oQ?5A84ETAb@h`^vOfjy|FL_MjeRh3FwLh_P9oqhk
zwYRo^k!pWp@h=xHh;IM117S0?=X_(-sF#hmY@t2<!NgUD>+*SiPqznQ+=+0Q<E@S*
zwi=(SjHmY9HQ~f)<1?yNaLfh9h^`)={~xQ20Su0bc%Eyj-Nt~24E>q}D^jSH5z#_1
zF2?fnR+t?3tioBw^7J_t<vCbsClQ#lRfzDRvm8MVs?{i;e=G`{e%^}xI6WQOBA%n)
zJWkeEM(1er1G0JtHe*)Zg}3eY!&0S3g{A7uuvEby0*rVDFu;hBpO~2FEdf0*$q0pe
zx;zQfU9NDJ8KUZp9yn7|f(2&mCI)HI=LG_RU?6~iHil80mOXsx#B(yU&o4c-Br|*X
zsi&6o>^*$qL|4)zm!||8`heWt6%#8a1ya+IcXo!6p53War(Up*0{?~JGFRxuG<rE>
zHW}UH<Ks~kkFhApNDLp3NHWtSv0p~zAo|H$Dv}KHx>V(z*;eJ}CK;)SJ!4khjFd7W
z36W9;q(FI1b%=$WtU}Jfq_MmUY=@aZbex2{tOVoSD9(eCVyAb({X^Hec)9#N^F4)H
z`R0Gm@YABT@r%6S;Y{I}xd!-*78PoRnY@fFGDOo6YK3>yGVI<(;G8w{B27oAmBU~x
zBQp|eg?f*PUTdfo>K!7pHPp%;Q2Y|=YYnx+jNOHU2qFlzLJp@$`dUM+FxNuGK}3`h
zfn;jX<HxrE5m68!g>)vGrb54<J!b|&WVKi<*gZ3xMb-yosemnKB_;DuIl4Fb%z!Ot
zh0@9SR5*;R(kYvq0T^KFz|2{>UC3D`9E3JGt6L#CH<KfwR!Gw=+_wxi5Nd@q7eDq%
zs1?#{6>WxFA<e~!ebdd5E2KGB%NG-Jh22R{$p{}cLdX^Jo1*w;$QAORCEpCWLXuO2
zeP+lNlAIyzi-cSuYY13~-Ev{63d7R5fV^XKXD?7W%mdG+7<cw5Mpq+c#gLRK>PISc
zQ-7#(B8A$37+B2J5|4I#Dj&jMmHx*(+BwM$9_=+c6LeIjM>~;CQ36#@Iq<sy91IEk
zsBa!aKrjjROORso=Y6>1!l31LK7+qX=3+OGY8D~f+legKJkk)I-bq_q5D7T9627V&
z<=$@o%2!uKG=Bl*Q7l#=sWuiBZHBF4E#MQjwYqI}6x+;ew!0@r4$L*xOhlWa@yX!A
zQ<pFf!>%-$SdATg0%uezJ`<ci2|j`Sp!iHo!wx=yg($vN4W24yIpYW`RgvX{fo75Q
z)l9Hh3<7~B;H_&J7>)#gp@nBHfm6Nd`3&f-lH&<9jbg8<j+9ZsGEOqfxTcy3vy2L>
zg-V}o46A01C(scA)(P>dQR4|*PaIqVn~R!QtyVUyc7tzKnqy=3R=MgevsbR+3=6e!
zJj`AhLtvF)>W*rwZa7(Oy?;k_r1!_zdjF1Us~*s|YN6~{<%~q40z2e{XH>GB;6}0F
z5`K)*&Es`Qfl2VIo+u}9mMyr18tmrrN|Q-&s6HttoT`#z2n=3e9#2&RI))H^4o*Sg
zn^ir=5k7UOUU;CI2~OR{SwIM@T8$?}=bwg5R6vtARx`0!Why6dO10uMk)te>6QV85
zh*;RJEEFisafE2iSrN@zTUiyhvTCbY79E3e4<JNasDcIa^dCcDi&4Sd)l6_=zj>7Q
z>{exLQ|%c;h`5>4Du#m@xXo!bJC<hmm}a+CGqF&a<&oJ@+O}#Y9H^Ulq%FlJgB$04
znUx$*_$jhN-dxSZ%gP#$G@#f_xRo^?#aeUgX?`V4$f(|<Ms*EJhx-JM)Q5?Cs;!I^
zm|G2UnWx1B0;k!TN4huQIwZ_hOdeS?oG1jwoHCCr6q<yUsz@Hq-kd;)9+@7<#oG*S
zK!j*vUvPLW;$A<D$V<*V@`@wZy7I_3H$FglokBXvx?XXEWL6p{+fwBtAQwCOqNbXO
z=+b%1<3N~4-lCAXgcz+i02*c!DhPd$1r~QyGcg%E-0KN)quF7*(Tr7%Laibj+>WC>
z{^;NL?Hv2!+Bo(Z1t=pf=~TQ1JG*HkFdxU$#wo8P9U*a0Yk&Xf`rs8QhQk_~^FF<8
zz47WH<LeA35YQv(5E1jnUKRQip_Mlg<b1YJ9!~_Vyoo^P39Y<|Kr3$|$cKo&@+JbU
zyon%J-bA34HxX#%O$2(0=r0$0KM{JZ(Dgz$3;heB?-u$2q4x;=jL`dpJ|y(3LVqOm
zr$Xafi)tTlI&7cvCPMv`HxcLpk@GsETzL~gK2YdkA|EdFIH4yA&8w3Aw?OD03%y3@
zW}&wV{R^S*7W&shKO{86Gt%B(p<fYtE5{Az&o&}njke1;77(#(+8Y4=k<s=qEJ}GH
zbKWm6K~o=>H#Yl~W$EzEi|5eyJewP5uR2>3Wwv$_9=1}lstIZUma6p>pdYWeD+L<`
zcMHBP$e=dV+a<`ak)+=fWEeZr9AzR$m3Y2jjo?PX?Sc;ozANZP-I%XHaH!x7g7*lv
z2+}u|`pxKc;%>nMf*%X^z`c(0je<J_pAmdlFbf?-y&A#Yg8Kv=xW!SPC5Y~c+IY`y
zZ$md>)FT`9E+R8#<KOe>iq?&@qjRw{FN#$g5qG*MdygX13GLX6ogMud40U97bROE*
z%`7hJh{-vcy_hqgH_cvQ(T<(PdK>Nle~+?c5+lSOx>s$@xI*n$j%E66(GxZ8UHl=5
zp>5r)bR{_U`h5UBTn=rv`7wH*LyzZV>=xVJtszbOlf3}R5Zm76n99lfM(oCy8hiFB
za3>fSs|5NQ?C7%A?H=fH+-VY*wc6OOP1x;vzlEN4Cqh@Mje0w=W9S!{9QgP`kMHua
z+aqAu>({3f!o*;VW4EVb^d87FJwami_~v1+-=ci;1(of<O;c^GAMZ2va#s{|Y*z6t
z&|`kuv(K_kgfY9lUqH|N8ySkWEp}G%AE0OTGv5Zd(SGc#;{Sr)xk?&+h;46i*T{HS
z-AH?}vvEg2&uRys65L3~&c-c=o>f2IE4WcFb~f%*=#`)Y*e{fGBXTzGpnkcL?WnVH
z2NV~Zvv-d^8&?Hy#%JmNS}uy}fg1>F@WX7}f1}yB=V4qTm&J!)UJTmW44fd#ECOiY
zMst;o<_Yvu&?PR5=~eP!Hk$HU>s}81T1yqk*}FH{Xx<pM*=R#c*Y1g;gW4lev`2k<
zuvnb!`=Uhv4Md{kZN%CP+z>vu2%rJ?B7Uf_HqQPHMbU9uw<tP6>mNnC)k}ILf3{X(
zlLsM~8bjM3@szKCoGSI`qwi&Q@caeVD(965w6m~s(eg!$XU<zxP%v-)j3sktYJCtb
zbaCs<-dPK$&YM}>Un^LQxxjt;_0^6#MYwOj)``GhIYpTBg(FjmN%bwVaw)1fibAO~
zW=>o3qss4KYVn}fsl^ga$$V#Du$)W3s~7lLv**rjC8p26=#on5GVR;UI_}$V$oDhr
zxOF^#m~{NZq~rgrNyiu9-NT_x#8Lldzl|fd@yu_wh}8d;Nyn{Mzh=%ke%tZGoa4xx
z<HdNAI@QzoyPtC$>G^Ll<#<sQqH}8wmlKmiG}moyCmoY-%$<MHk8*iHphlUc?0Q5u
zE}1`j26DMx(mgNft~YgO0Lp2Yp<FzmaxvmeCxi=nrs1gu;_tfgQzIpv!hU^0Kc}WI
zr<v22YaLjS3BpRQ@v&IjsVDzk&(2S4oz1*c&1Ozp1SzuK=?Daa%F=-TAb+nX<g=Io
z{XiUa7#m?p`{3TD9r0SWmfPT{yJM*S9Hy}yGS)lr!rv9+QHABI^Xv77l5kB9B0=n3
zd+2IRUQBFBTjQ>ou;!|qQ)_Nm<LP{A&4D#n;ppw_9e7^O2Yc6gm$Y11mbNCRMr+F4
zWz<|)HbK%?=JW$~gHZ0yqz+gzP_*!$m2*VS+P$}7>R_ijS4+woqh@_pP0om%f9%cM
zJSPX=8*({`S+74a{BTY_{-QGKNzcidq74e0vizng86`QXwKeG7PhPprn^u=}eclaO
z8YYwGYI*Uu8;|<2d$GH*JM;4zs>;;F=z14cUC*o6vrRg0i}ysW-dUTb)@J|Bp~PBa
zqch(SZKK|qt!;w7W@_hRx}w(X+U%^qeAlzXi%PtuVYP<4DIJ)dfl2SMUtj3-g;MJB
za17SzIHuPXhLY>@LV-F@D1N)~IH$O$*9RMhmj)V^mzIPdOLy?su22d%#i8WQ7lZdm
zx|;MZQ-j$eSEE<*2B6E_$)P}FxzbH<Oldl|G`Xp=bYI4E>A~=sLo}R!MDO<aJucMO
z*?9Bt0BWo|6GHBg-?CI+RT^x#xO8avx%6;7PTf#4?1mdq|1GRpbS>DY&ioANos4=<
zHv8`KU9QHfm2LNJ@lUY5f##{DsA2PzQZFndH_t3hX`WSjN5*UE1>sRcwuLVk;@)1g
zClS*g6EXR>><y#Yd)i=)jsr>cHJJSS^Fvzw9#8N6T5h+=@!R7c*K&JIUQlY*MU5?Z
z4jWI6HF!=NPmMiV>CXSf<i6UurDm_V(Hq;c?#$BaOT3F)jE(WAG3t=pXEG+E=9Ns=
zYwhJ!mCar=q(*BlK!3$QuGdeII<UN|vfI|^HQMF@yErNixJ~NyR$i7}Rrb~zeYF#E
zl!?5SjOXLsSw_7BrMYT(Hn<wcmHst7pJUcsu*(`5mnuzb);DRK7=MTHTbAQOKYo(l
zAHC>B54v*)O-4^X?y4V-no-XUJ#$*^gIQ+(*6u|Q?qNB5;zl|Hr6Ek#4%OA<`5bG8
z>VF=Y<2tlp1X2e_4%H5=R;BNWJJT61ttlvQY=y?0;qF6K&~O~A$;F5MLmF&oIO}JZ
zIn-6@sCQ+vW~O!Km<F5YDVzEDiD)(2PbqC~9qRn^gyFtJ46yR$mlf?=?V%?1_rR3s
z{N}uRZ&4m5iQ~4~5_~;rQ{Lt-nvt8@pqFTSS074k@Rq#gc_PVGH{0t}*S}Gl*U0PN
zxmoKotmR`*!v4_Y@Z@2oucbS31Ct$j=S;TxDKk5meTlbki&l_cnN`W_@kgcqNM~;k
zL@zqp<vQ`Tj`=j$(rmUI1))ku*9(-Dxuv<<E6NT>LzR;A)Ly;7wK-{1?~<gJ5S|%4
zSG3$**qE*A!|VLctZiAB<b1f-(YPVYvBB&u10#ir%e&SLb++tDf24GeF(Teu8mP%{
z%B!!*%7dGU*5gWZ+VsO(&6i)IPx)z;6Nn8?Ahz~W{GpBKCN_S3bKHT0BGtjMmAvQ!
zI9j=`?a#nWWULFmEO~ArzPIY!kdv_gX8iQ^lp8-NH_g&-b8wom*SPU@4QqybT^_f)
zBGA_rdfIOo@vap?t#zt#{=EFT`RN5!xpRA5z?JX)9)D*;PhU2(Fl}{_hx2g#EBqPb
z))`Ajy_~js){4d9#o?<BV`=)Fj!^#DR~vq3|8m1MqA6{)e^uE>LmJ$A=Hdj$;L+ar
zB6pzB(1(mpFia|`r`ti<$ahRx^1hVr{>L;!cl!#H4SnYu$@|V6QsgP}448z~c%7lz
z#S^^lP^~|$`8dOI;T23@{vnUmXXeid?lT<eU1qK#U3-!v^T<h_`}!Dq)!xw4o<k0D
zuft5|^e*mIo?G7b&o$1*+~eYt$N9bfwEnJZZx8p{UD*8oriNWV@h9cYGnQO(FFDUm
zfB%f9A10kXC*14yYhKaT9eMg;|DwEkGoNsuoVgg)a$(l#d0w|?@GV?1*md#mK3ezl
z2>Z~NCil5@n7w_*nw<r+{SQ|gH&zdB@OR>DWXGis8@_|HJJ0vK{0S#an(#{az?nn*
zz8gjv%ld8$AGrORgOiPADEq+W_xhI~oQ%F5v+&~Z0spF<R~<jz9grHt&HUW8#Jy-|
zCCpbD;|DkR{D)T=Jx?56uHU5=ZO3d>ZC#P>H5Zn@x=1Z7?@|lPdqPXc9rpQGq%Kp+
zc{tm=hW6L2kdcT}N;m$J<%&=J%(dL@%^d0TUp977x&DB%$;G0-+UB%s*eu$mlws5T
zbvC)k`imW~sp?6aQ0_=Q-#r$aQ0|D$pPGxoe{I`a>j~wK*!;r9MWeYu_*eI5t4%0(
z#OAMk`%iXgN%$eNDQqNh+;!u|aO%tMgv^y#BFL55=w6Xn=y$j-O&ag>U%KcSzoT!e
z&%f;CdY^x3pPS0{!^%KHM-7bp%x>V6Q_J-uYH@9!r|ojx#c$%Gkn>J0*Inc9P@C%g
zY?HsERXYAbdzILx`;-B$Al{))p@DPXwK|1u+UMsI<Q;0$fsVE5)%g8|cp8~ia)-WR
zoNz61psvT?nGS6Xo*MX*?VGHJ{h#?QqjknZ<j-O2Lj*<hrY^4P1E)8&uJ%_gqHVee
zSD3!ov!_o-M&!|JZhrJl*KhGqj&@?mPsQT3Mm$#6rW*qs7XnyJH>DSrEAHiTC8T!h
z)D7aLIY<}w>2ng({-dVDh6@X<Cgiz{?8I({p4~06S3)9;<KC=~Oz51NYA$7brL|c0
zUm|N$Z-S44TL1WEE>4XX5_6^4E80~xR{}mHi*|1|!dP0@WqfiOoe><p)q=kNwAO=;
zE+b|UZ)WruM=ncJdA>M?JYQah6+sP0VlS2Rtz*bpyDId?7DMkHcZbUQr(?*vbyW!C
z(}1>~onaJbrw@W##u<YL52w$^lH*8}pI4y>KZv0d29oHN=yYQEzA(DGTyd_{_&Ap*
z&gDDa6`$tvWn%OpTiC-c%C$sUs)A2nmZTOsPIDT@gOLGySQZn1NR8KF885U(mDY@f
zt!<^HSti?-1`$>^Mn#UHw6~<ReJG71f5)mMwBp9<47_g?gZ7;hOoPixV&~I9EW=rm
zICK(I=#|8NNTp*f<irs`v$78uSS;S^8fEaIm1W7WIG#%a_sqsr6kX^0t$YLf&izy(
z7yUQ-2FBmGtc^ca8{RT-Vs9y$KG;pq5p!c6YeC>slT+^kcM$f-g21N*!>2&|LNdim
z1>P*w+b(*hmkPXDsP{XirxpYrnjCrrl={Jc!Pw~wr!Jme1wW3`<P5Tlp$vm28}1jw
zO!gwMxq>eoILeZOoO*W^Ii{Bjd|FsAC$h<c!dO0-oau_A78D*4NO=UDw-pEGQR2ve
zsz^GfV_;q1=?m$_VzRDPEcn8l6-cI?t)S!R3o|N^Oe<VtcXTkwhW(PNaQGOVno5$>
zp;{Nz9Uaal&%b!;0@K?gm`?g{%!0O{3KeEs@^I#mgBnz%hS|Cj;lR<PA~T1aN^<D%
zGBzpD88m}F`|0p9HYG&*c11&fY<ie9Ctk%ZhyFNIKW;g6$C<kE@1YyEq9I=Z@m{JW
zJOm=~X&ks5P5j?%VkgD-L6Yz&56|ELjpM=Hii97UoM;#^;Bi6R$0iO@+{VBH(O~q=
zBiJJby3xRVo0t<F+Zxy@8ZSahBM}311&ZHc6TjZBfsaJv0Z5;UGBAb)KD3D+Z`VLS
zbQSyHE=YGr8JJH4ePhLK`e3<eaGiu1*b{yOYYBhEA(7KpuA`M@qB8-+6za6G!sy*w
zq0VUBiPVU;atm1T4~dQjf<6Fkt#C~TTH!qZOR*>Y3dC-z{tk&iJW|iu#DO?4Ua&Ee
zUjmW*4i4Dj&x3R;5(9v2owD{M5~j6tk)kz<+1Y_}aG*7d5pC@@NNJ7pq<dpm)?P-!
zw6+~7TBEop_5jxfrZtNZZS6BiY3(rjgng#0eF&y$?Ng*^jp8q`2R;FV)+|P}HOB6y
zwO>Q^1<M)(f}7TcAw_Ex^NI}cIYDa{Bg)#b`GMuZjJ5H8JtSqtk6k};UTIwAxK4-v
zmoW@}U`5bypy2*QoYHCo;(S%%ANe%~^F8=A2pxvrAYxA1|Cm!)2$j>WLG_jI7ZYqt
z>@ugEvjHy&LI``CWlrtSI3>rN7v?A@aK0IQ3J5va%_A3i0F%%*a~hQ3^+9MWG%b%M
zbW(cb3Ff3W9!<;R376vB!NmOss+p+A4yPgljVeCW)kb4v!W}?3<}|T$VFWxU(X>0k
zvP*Wv>;%g!*_H{LRVLNOiLB4y1VHgSs+o8lyIZT+;2gWb$@BzdS3)LsV7G)!^R!h$
zCN`rb=5Ys7Zf(p4XZZ#v)4x^pxDC$n8=Oo(j@>*SQ4&*=X*y)NHB*ym-hV7hOh<P=
z$A1ADfGS*5%|x_#b!#t;WiRp3fFUNlja_A8;tP{c7-ROtHPuY8H=s|Lg{moiCfLj1
z6BxQ5&KCrFiefkktOdAiBR9?)<eeA>)>JdWn>$nqR8@SXi9^KUXW~j!h)*K($j2(Y
zObC2LV_att$EiwAB=98xW(nI=aw4J8ER0~*wt`?*ahz3ZPb5s%7>mX0%4AhoES}fA
zVsPaVD2;3bkeq}a7a1X1I1AO2v#ds)WxPq_-4I8f3vlKkMCbV#n$DXnx@UVe6Vc+^
zA?6(&;;q$8M2q<p=Hmn6`f4Vk#eB;1Wd-7m)l6hzH;+_QY%;jDK$l(%VAfVM5s%iG
zN71cS-?+)7IJzXhQ!xW_*HkkREw;*5VpbwrY`qUDF$>_vGnj%XCR@asDkc-rhS(oe
zQDP>d#S_p&JRhS>YGBBTThrP?UWI%kusNx*d-+(mu{a=nHrrSnLOx(^EZ#Nvl(ez_
zg!X~M<9EK?;kW$5iIp;fFXGtVs(F0LcBGgK9&*(@zOqGD&7;(O(*IjG?$4;CeZ9li
zKs!=oy+aZyvfd%z>{4XC!?RS|UI*vjxoxR$p@Qu%nJ1&hCG$9HDYhl^IBt<8^UP8F
z$G>??gGW%o%F3~0hm6x4o7|bXT0otfXcp<7y-B7lnu;kfo7@9WIt5hdpU4vW0*APH
zQ<rIuo7}1C?<s2bMVjMgp}^2mV!Q|O=Xngrwq9V8ODhhL4#nwu3SM^!#R1dr@7wtt
zrnT`ojL)_iH`+QN!VeLi2&rxS5OeXa>utleyc2_MB*(ItU~+$S0B)j$h!-OYd=g#B
z_wQ!~@57y+G@l>D{eo((Ezq9{{ZGL(@Tk{GaG>BRf)fSL6I?EMnIKoGVE$&oUkg4Y
z_$R@a1pg`crC=vq>da54YvL(_eEA?fMR11TYQZZ7e<sM!6x3I1O#!X72Hz0=JA$7J
z@&Q8qG(1~~odi!193)sKNVj(C@!3YK61+n2Dna_6QO?(9;x57a1osN=7d$NZx*%Rs
zRX(SnTI&gRx(Hn)*kABQ8TUUB@q+j=5so*9h5ozHp9#$g@|63D(9aZFJ#|1ICp5p8
zQ9exQ;X<D$bfwVqguYnlYN5H32lLkneZA1P2>o-R?-TmhLO&t&(?Zi1i}ig;=(mLa
zSnzY<8$6$(=OLn8Ogd6De*RO~OZbC?9xU{kLZ2<Pn$!wAQ-z)<@{5JOOz6vnzE<cu
zp*IPAo8T^DB39iI{H-7+)u?(ZZ&mzpto-GHj7!9|l-?BlyXfPEO4-3rnF`e!p=f82
zH1s<Q(yx+qp<sU^${!+FCaBgBMgFm(H$`x!;2gmvMC4yBsMZ(-t=1St{*9t{li<$;
ze<64u5&Dk_J}&qa5&8EMQQyOYZwS6CNPkA=ck+4#sx?Z1YK>ClPa_}sy9o9WJWg;R
z5qHkh1xE^=EvVMSgPrq9!_I8Miv$-5^0O%Is5MT3wL+^O4neCm@nGj>(Z5^p9>Mzs
ze@je;m$IN*6A$?g3jJ3>`n6I|=Y0X_77Pk@7VJVq{vJXX3l0@LTX3A<6v26d7ZZ{H
z5}~UFYX#L>cPL-2bqBml_`eaf*1G$x&`%5UGaBptj^GD^{M(#-AMam4wYD9~4+@<r
z*jsRrAY+A4e+%zp_;dXhBHjdkF88-CMC_V&1~l&gw)r7~LdY}+{vyQ}DN#p1W3&Ge
zW9gt)>Q?+cJ9Fb9zKbQ{rt^s4vx093s?Y<FtD8OEJ(|eJM<i8K<liZJ4+-*9FYO%=
z{HlESi~I?}|2m5P??rCeef22%vE^RCn>8+IRc|1!H#HjkMBu>3LHySo7#e;Q;Ki;6
z6@%V`G%m8^h{!YrcKlFYK!pBEq3<E4<1>-qVZo0C12{t{=gpMJi;Bp&If@UFed}*0
zY-yOIiPnvJc26)%fT5AI%;fMJ*$(W?%W7~#v)VX&S3u!f780{%g0{1{fF^JBv0Fim
z9v2ks7OMohI7Y7z^!VV5-C~`e*ZC1j&0Z17Fak(6$CsN2myrF+GOsmFI~y{4_AR)e
zEgAD!>B<<rTcF4OirwaeVYl~7=<zlXyT!Km3!FQ=amQ}4?cI>wzCC`+u$OzVi>8&w
z8UuX|cDs{wuL83j>}s6mYU790P1x;vCqqx2`{1L?)keLY*fH!2Ob&jJgkFV3*zggg
z?e)7Cdg<--OKf|e!e_jfY<8?<tln+C@D0fl+Avn{C%sJvaGQ!s#_G+-1^(Z$N}!*@
zZg0ojKBj|ptSbNLw)fvJjz>S^mk9PVZii}P|GkafZtpkv=Gfg7M;-Zhtli#W=rKR-
z@m|G^bRvw|?Y#{>ezA|;)Nj)^ru)RmdBAI%8|@Xv*h_=nxk?&+h;8oz=#@Z)^-B{~
z+KbiO0lk5u$9pfg_VnI_UJ+!phi9$Y+S3cen5AcT(vK~7IP`GIDSH@}R(q$Rz4m^d
z0zH<)a&Ze$8|heQ`6}p@fKNT%Yq?P`)>(c#^d^B%J<7Qek1sx<xL<B$JG!rYzamrr
z=)Up~4^qYa;42Rg<V9Mag)`@h7x025(=IZ3rdROPg;Ov3QM5`c%hZ@RbvoUO?MCQI
zY|?Oowz(IZJo-SZ-j6!iuTZD<;g`IkBD@d3Y`vX=Pha_^w%qiUztTqY{8<b76udc@
zn^(z8Y&7LBw%%>M+B!=WNMHG_Hk#-EEjF6I^1qCtgW8@b+M_)kMW;k9UPxd0x1!{!
zF)LlAaVmZ5Mql}qC^}B-8bv3lKvq@;1JC%9D0wz#)wgbV0IRn&i$R*73aIib`sDlb
zjX&|&*UkDr>>B?S-tf4uAM2Da+Y(&;O8b6~&hQw(AAI3|@P+@+@`Yy@G>0|;N4OFF
z|1*F5yIg=v{iw>jw>bm-O~((e@DW$|6?kwu)x-3A`ZfFivG*nLQI%KwcjnGMNoF#c
zkO^4{0m34i><R*bNI;Q<O@$J+U_dq@EP_p<MFneh2#eW3YO%#u{gj_tYpvp1mlgpl
zwr-6p)?M3LYF+-%^WJl3OT^&v{oCKy3-><nIq!MTyWVAP?m348f3mj(^U++>_0@|n
zSYEj>e?ir}Rhq?N<6jr-x3;y1Cto+M<{jNh8DYEZe~22yziM&5YO%j(u|I0D(LWE(
z-iN_F{d!AsT4B#l7Y#-FQ;UAN9!QUv%Rd=wE`Oah-dz4qvF7r3#GA|Cm1r)1SDd;0
zVP!6_9lvusEaJ0w_0&2y>)V3OEwGBWgl(-BSj7h$g4<zQ+~5x(+)q=zE2UmLe0l3O
z*u)18Y2B}wnNp{9|G4;ynUm`*3a_cND%A20*0~1ELP(c-*D~0~JJ#o}TwbDe{p$>G
zU2$&S`k^bCo>cdPNcx9$4;kq^<~)hg|Nf=QbGIJGs5t9=N%f9HTGxkWjL!AeZOJar
zJ$^WAH$x;@!`2eKm{C^optS*^ExCJO`Ci}p1B_wnAxo3i<Jp<MItz~H)LC)7wob<}
zkn@xpzxNMY>g!w^A$MU(#`?UKD=>!t!WdpyGBZL=0(D)4`XQ)iK?QOQSz{#s^U99S
zy&QeN0b}btWNA=in{AG*waFOKeps3LSeXIkO<>i_Sv#|LB!{(pYuFOj3bk&wf~<)5
z02eHuvm)LDvUa<MXbmX{P^2B++lt^^*EzR4cDQ!gG+Tj9%Ggv$IPH4Zb-o>Y_FrDw
zb2PrU-)buuAU*~9=cI+TUHkUeOzu9~QQS^BWtHy@<F7P9PdFdJVO$Mb&>bEYbcG9o
zR@lsYVEyfCo?85H$Y;nlpIf}C#Mht)-3`UXb4w0{x`tp+AF_s>4Vy~v*PoyV5`BWM
z=GnzsrnmXLVmEvTYzd7C%`F)na)$du!XNG*^o1=A{zex(4EUNnN+Pu>U<(8(o!Xog
z^tLQ0J`&mz8XdxUj__B87lgD1M~>FAXa7XiQ%8dbC0r=sMy=-+mxcUIEbnXfUcXUF
zJHmFXaXUN#EI4Mn-r3^V<r+0WL#VK#>4zS4W;~-6+%w18taZPpVn%UurgfX8*(zzv
zHe1&x=S(erE#v^6UwljG{_HK;#jfFphH2I&+cvH1!8s4jnNwV!X{}#UGI{fiI;|-X
zwCv8%DvCeOwCr47a_#1!%7%X^IIm@5_6mI!8;jo#Iks)dwsw7Jj&;}h#Xk>OcFifi
zCDXFQ*+MBtx3eo8yDu#Mdq~UKl5K0Am22Df_+e|kwc$W&GHkY!x7HR}UaZY`wAOZc
zyqLE2b@^KBf&G@o$5U&2T3`IU%i|VzYi+@i;;m!#=c-EeR$9Zm9q!;OskOb3UvNZs
zw$^rizPJfx=S{S<1{{IF+o`p^k=ONkyS=rx@U`NfjMbj2>zd{G0(SaIqiw}s<ij$5
zbbhg3tZk!pzTq>&@CA^4eHJX~v%<;Bl78zOS-Z1$1>k9+&ZiyzQLCj(uqk!4Z7Vzj
zxU5^VcMOO3l7YC|V9d8+?|t4OO$A@`!CF38p`rInv2F~jcO&hFRs5{n_YXtPHCEZw
zCskZfd_c)8D>-L#zdCK#Df^ce+cI4_sX1D~kLFx9XL|8`<R@1wEje>@5BgZxUs+t9
zspYtHG|Yhw<&PjgsbU%O&GPA))|{jqP1(+u!FIkVWbHC<&a#r3BC!}AD^ha`(3X1-
z+t6}%T#L74*Jsbl{rh3PabmV!e<0P;RGw?8AG<%S?CT#aK42+N@fW*RW;foIjcWyb
z4s1M@&Y)ysU0?SFpDyr9z*=S1@c$P4NXNYw8{c49e}RJ{t?CbO@drxb$Nz~;>feAB
z;72s6Z;YDM?@%W7c9_&BmHUIg*KPUfFsirOFX{KA(_9k2D{55V?M{!^bLwgP>K117
zNh>_#?6ktO-r`=`;92MC+2@z~>a$;B&YB0(3abjamo}XFp}sm}$v5G8&O7r%56lP$
zmCYQI(dV>(dA{H0myYCdW0I|lx*4YRY*lH=s^4ZD4Qx2$ALf2qnc1qvA?B>T(A+1y
zH~kvbs&BycoHzX%wrb3KrH!H9BR(}+HDs^L*6()H;J;JXKzGk08VvsZx@G6NsYm)d
z8G)?m*RT-QqXz%igmugA8)?LU?d$!WX+3mnr-SDXAzimex12pT*iGfVW=;R}G-v<s
zIj^}%<-wA$(?LhA6K)Qc>Sx2?|I``R7zY0{hlJ`by>rpVNpF|GZW#Q}+8C-^w6W#=
zYd<Z2T@3!~&V6apm{F7GUPgoebNe{lS*y`3o88%Oll|hSUxyX7O1*p;Q(cbPFMf1_
znY!H#Nqcaeqsp1}7<`xfrdHocqyGYB^uMe?w~En!dXHcKXnJPPMH@Ze_oO;%H>T+u
zW^K&udG1S&+Mm3oZ^&5k<!O|;h*ES4aN1{?y%6&a<>3|}N!sa|c%OZ(V?Epg1U+;0
z^9m~5o^Xxcecan+mgkhoxgF+BUt)6Zh;a)5;Vy6s088!@x&?Ss>2#e?XT&W4grU=M
zBAs*#aE*he@$M7qRHpHx&QZc0Y3Hp<r}L|I($xTjJEHT^lW8Y}JEHS*r*aF>v35eZ
zBRa1zEa35dPKPYu&)qI2^reHvEx=Ee0$7xGOaV>k&)5$WdZnQB`7+C+N<s41Q=l9Z
zc%B&si}{mNpsMd;E3+I|7W@H+u6+Q181$N=>+irHM%J0TH{z6)WxrwgU&}04dpk6w
z`;(OgztNtrvf%#&KaZ{IFGSY=OK)J}zjBFveZrh?*MNUiirt^*wfl5i8myG9AsA1`
z*zji$fepU5vp3J1mq&Z+)imPw_VxDk_RNE6zP_4<{3k(M5dP1e+!?BJ1{c7*n!53i
z41F~$$Eged^5`(Y)ZJ0ql9MmGLtT=SlW4nc8J(PtK#0or{Im9r<6}JqG>I*E`^Nk2
zdkXj*ChZ7YI9k>5*Y@j3@Dz{(yKtv|MU5|=R{z~q$yYj5((p0RP~+1r1<9)1(GHa}
zYP_Mw_r!(QsA2~@RLrRE7pyL&4#RnNrhaOV3<hvKwP#*8<s6_Zh@K;d83a8A6y|mA
zg`Dom%69()9Sh1dhqt@CDcgNaQwIDpe6i7|WZsXLff0X}-3^&8kg2;QsAS&L;rJn{
zCn7^Vmx|20Um_EL%nvRx+%nKzgc}#bQMitMwh@chi{a4qFT?@C=NsuT0<IR-AZ@l9
zE&)Eq6zg~(p-TW*_v_a40;zD9kkoT9hz%Hlq{4Abq5JKodLlO?8)F0c3}amG)8X90
z?2mF2aIfJe;5^2|>|UVU1e}Veba_Ac-M9((+V2PX*FJOO-{^JM5O5MMTbkuGN6`4W
z0TC84odlfj5AyGz{9}65Nx;ZJXfC8LBvYIOj56f*iJaji0L}y`_lS~HP69^z(;fw7
z12^Ig0JiL7QZxSmb|{t&v-YtDdotL{k{^=e{3<NuCX)rJ@dk@#f8O<j=t#iNH=D|^
z|4hG%Rw*t9Cinuy$XSIy6NsVyg!B+O{3uQg^(SQIlG8;vFub48rI4KE<QR?#N__zi
z%CCikHk5YCB<HW>z=^=bK!6?hV@c47z{K=)lKdt%;zVF#D2Kd=6M>2O-AG5=0Zj7w
zS?e~cpgVv`X+hHbzTUGQt(ugfTK+HUq&t8~S=r3@tfYGbpP#Lv?Uu&~270zHz;W*l
zj(5eHYPegNoRZ47!K6@naxlZBP}k(nIVOdgCg*o0l~jn%@rNg4lO>_r<llfu;kQBj
zt9w${m~0ob??g`W13VaiDNm{t34R03_@Pk+6;!Y=CYxrPZ58n2X11U&kOmS_1=Un=
zV@x*fDB3FE*UeOr0?emGqzl`q;EkB<5VPBKfuA>10Y48vjy<Yi9~Jb7$^IL&+bH1o
z%~bFla$k#6@LMXVO3ZGffFCwf!Fq_dU{C%Ph~(emkn$`JZ%_+k7gOeH5IZT;M$2a+
zu^*@UW7vInLHu77eHaNptuu}wVP^Ze%&6XEr1G<~RDQ>WEol-8vcCC1wo7SCfm%Zw
zZ8xZm+5FDgUy1{@nT&XCjmV|85+Fa9R@%Bmw9&GI+L+A`NB!5~Ky4-?UfVI`Qd@W6
zIP6Lrtv8Iey#W@rF`LWS|2huTW-{Wn4Mss~b3m#9yVAx_9Sv>NOKr@~$L{BSf!a()
zoHpa*!Y{Dtn)Q;DKr(zNIxSACQ+L^1aAoFlx?C=|%j5DolUylXpvK&Ig&vc(A=WLx
zB7MnMxdp%{b10`ieN|t3h5i@a0fexCv_GPHxC3}oCD?~VcL4lo4mP9&G)|8Ek`GKm
z?9GhX#%E;W4j>;S%()2#*o`A&8G}h^TevfX;0}P$Hj^Ky!T6h?zK7PfRuS{D8^?o~
zU|4Tg5#x)q3^~YE(marNE-s_A<0l#on?ayuJ=sJSgB7(|jHL|8=`oTnO0rs5iJP@U
z0fp7Z@3Lu#hJhjQLS-Cz(S&vauiz-NkT?Z9*n~q$YZ;-JYDzg_iAt6cu2#uu1f#9x
zMxD6TAi;2BsFlELEbQC~XF)LxlK0gzfj`!fPoSd#%q+p^%}jz(Z&|e7Dbae%qxD8U
z^!)=Wqc+sAr<RF5s)lmH3nrfltE#S?!1GbbGjRmFaWtx)Lg1;4g+pNVSSEzEDmk6N
zOCcIhh@btVXis-Te@iVB@!5ZjjLo!|vAIKy&7-R2(+F=FEx)6di4tf*V+irecpEVW
zdU}kq+my0HO4)S6$A+@oYMJ0w7Ym0FuZ*W%4VDfDrlppN7HCJu345_CJ`*g4u5;A5
z@l-9s4pBn9Ql2vfDsu`UK64m2^HpX!fpr?kpCW}C2=OJ(M+b}*G==aQI$<0=XcHRP
zP|HMo8Q!cpI>^4emWjS<X-+4M!fqT{2E#&<8_oSGi&hZ$yn-1Zq@Z5oXcU=7k{h3E
zo=|c#2=R?DM<!<6_~|)?(5}6;N&^mjx?&BgFHFR%F`u1OwpqsPh+?uw@nzWleC%;$
zI4JC+Vlok5h6{@#Dw~P;Y(81==_5|1`EU@^MJ_Tv5yW`W;3DR29jnD`KTi_gn{nkZ
zSq_i|iWOOAe?*=d`tQo4z}Nnb#YXFa=W%S$p#UGtV;u^#LN4l1fVsvq!oPFho<kdB
z{RzAcI^s`&gy~P<LzSMaxrUWb<!uNSmDvA{yO#b2+9&P=hOQrkpiY{8mo2M@nzEsq
z{!5!T`EL+0oeA7+^ZGbv#thzLb9;>$JpS+9&A`9VzBpe3{Iti)UKzdwNJf1L%mt;~
z2n7F$a#3Fb|4@|aOMn!&|N0X6R(uIOj-lk62>x6qGG;6B13@p+q<w;?2o4ZDOOQXF
zDYsm3mEeyAw+jA`AblND{-EFy!4CxgCg{UyOu00{0fK`C`TWTIX@aW+*9z_wY!bX%
z@Ls`Z1)mpuQ}7)@-V>;wp6-a<1bYe&5gZ|?Y;GZUuF$Im*9mSC+$?y5;7<h~5PU?C
z&xx$}sNe^Je-rfKUe5e9!F<6&!JRU%j}Y<k9)CmAOte*KUOP$uU1+`~BkdwW9xn40
zO*1Cay@l>4^jM)wgg#GbW%ddAr9$(%%<_r80<M+(X2F{TZxQ)l3w^)P%0~d&cUb5@
zOa7}ue<<|dg--Ml5a7B-`A$T%2Y=>MG#pVYda%&r1xtlLUFh?Kt`vH)&})RgSm?`z
zRz3ny-wxsbMEE}w`c9!A5>&ncApd8f`4~jA*uM+%sfqOGM6@4&@>S-sLBUMHTtVd%
z0P;gf15Xn?gNX7IL~gp^`GOUK$|nHIts@P*M6iyC@>@iXv7Bk9+bp<8Q27Kvxw}aN
ze<Sz+5#{;N%5u*Nz99Irpz;ZTa{nX^<fAIl%JUQDy+oAfZ+&8pV1c0W2>|&Kq=9D$
z786mPzYbaMJi$4F3j~)F{Rr|XSSNV7;1(kE)DxlSdO><mBYl(L9mG_adka27WdDVJ
zTJSZ&4+Z(-iRG+3-+}OoqY$@0RX!wi7r}voX9)5Um*u7ieot^75%n(;nr=oZS10%*
z!FoadUS|F;1pkMK@^=XR8$te<rrh&_t%C0e{!{QXBFbBNor1hqFk7&vU|+%Aygmis
zlYp3}X+M?gRsj*arVWMUFMx@EW?&w&+I0aC`vb$2L8H_a^}BZga64<lxqd+Kpx_&V
zd<0~^x`wC28y{)>U{)>l;vJ6U^Mx|y)V&<|%vY4VTk;<hJo**#4@v&hf-irCd}4cN
z^IDAaR<#?5(<15uAS5mTaBiwsURVoVnU8ahKVNwcEkt>m{PVpMv6Yx%JfjeK?IR8n
z<TD9r`VS#;4HFZ$L5U2ZQ5}9{MmNfJ)YN|u3bU+P9lFuR)PF1ljMom)I+#i{^*@02
z7sWP2#0!CJqq)5ayV~w15rYGej+IMsY1&-lWQmc|w2=vN%kfr?_vyr~ROC31+}_0+
zj6H+UT(zBpV{GxmIB(573Yh7N1i5D*#}|5u+X^sZ_5B%gx0{WK5l-xH7%!hcH!F*g
zOYHA8Sa`g8ByM~^5?k*hg_>5DC<OXy?CRyV<aO$Xx9~`FsIjcohM{j`>far5`QTH|
z>^J3Z$Bt=V2~b-J<jPGV1|L8=wtWqdJHMTNB=+~C-W@aHKiCJ?@tFF|WTL*CPSLbu
zW@Zc~%7y#FiDOK@nfx6RvHiHZU&l=SpX_h^A&KLM%bwaees5uq)wgYE`{&0ekc*wS
zUqO!LsSis>ZKM-T{U3lF|1yxcC7Sxb2sv{d@Z9D`ef`n6*!H~(x${+S{DCh(V%vA-
zFijf`9@~f8fZC`pQSM5};lGj#8e*#6M7jGRgdtRNxTUJCJ$>)T$l*5hrE+=0jrX!_
zA1+A|xiiq&*nSL!9P6PR@3!1XCz|@70XefDxYVePatjjlt%KYI@Trga+=w37`ky*5
zYU-aKvGpI4pWk2cjpL9(gA_I3)S*KMtJGK9`seX#gRiFtY59O6+`Q1LzN@QNSFfs`
zHy^2sml-JZf)&e_RW7eq(YX7rsz&JU%B8VEvdy$%^{%Yh69RV|MORnPTX5l;)$=ZZ
zEqtOKykR=80)WRF&c`rVB38qg^0WKStFB(Pc>bDd+T%;m?iCBn<h=RwS5>Z!)n+u%
z5RBUO{~Ox+$KPH){9+B~OE%j2Ut$tK+WP-6hUNmg1~eZ@jLoIoPMH*K`R_Ifg>LQF
zF|>}G{*!UEQ@Lt4SvsuYUpEOLZSnsaM|%@&^^+59^&MJ17M!{1xL^&4p>c=QMkUab
zK$Eo>=i+x_i@$Q-s_Mn_mR2k}bs#JYPcl}$AwF;U@)gzdsu!<VURXFEP9hdmeRcTy
z_^|Xt&6T?}HkSRj5QctmBn<tcc?%atiDhe+Mt^g}48b=tw;w!w*mq-YAJf49+T1Ug
z{a>5=|16vPdAP@0wOKe?{x5y;{cYOZ$6W!$@P4oTzlQfw!}}+3mo$Dhe*1>^@uU9@
ztnU{sT>&TDHk*z9`0cl}wYw)@EbS9a^}Sai>#)V5AGabbA07cK&K@&uLdDeS#l_>N
zPQ^2Mgf*u8%;{&3pFFK%e0ljf<yvht=dAIQ&qNu6UlZj|Ej@pH#o47(p|N;^_Wfwa
z<S~;=CzoiKL^)GSC!aa}tTE-<#wc&v_^Hz>O2(9)HNAYiwn0ng%RD@<R<BvDwc>Mc
z-JX&R&j6<mggbyIl!bqCB<B5{%7{N%jf)c4Ytb9^)J*LYgtjki^n`u&U7KfxvRblt
zEzDe)+cH)^qU9eb);_5CG^^$2vCbo&dS5sj=EqqL*$8`{1#E!1YN#{*R+66rYIJVb
zCYV+}m(ozzIjgBIlmcn;>N>*{>x<bizHAz6eHuSJDBpNqXLskWO<OuAZPj{OUO))<
ztp$zsT5|oCP}ipNY|k!Vb8<^oCY~>gw8M|LI=8y&-P^ojE#K96H4NcfT3>c{d*)39
zGfNuou2R9{!#7p+$Dg=0MQP#1RsHjfv{UO@)!*QDq2zECa9V3rrPR?s%0GC%Yt^Bi
zSk~#9t12_xzbX`-P?Zs;j!xmtRq0_vcQE`|RT|Pss3#EikMe2$p~I?DA@2{buhNyg
zHGFrKMdY>c@t8I`!j?u&1<|&L^+qF{wk@36=vO>FoYojHLTrcA8-prk31>8RQYkH*
z*%&f-T7H`zSXDoCb+oCYT^$_;NAr&wuK5Qn%MBk+)?AI(I`8)-;Tt4#T)HTIHf>1W
zDLJ*de?9DMbj@|bjNKV_<LC}MN<6z<4WqMNVJ~JBvv6p{F=u0TL!H*ODZBYdXUtcV
z?ZxEgBcbB4M?!%dcfGsC*W?eu19Mm_$Zodv){cyPH3`PT+TlxI?pER-oW1)l=Uu+k
zoj{j=CudjR?G2~x2yDYQnqjSnFPt3CubNkNLseHT=~RD<W4m>muO)d`G6Hwo>ibt|
zVHm<!K}yCGH#;>p_Q(huv#f_<j<3eR>?2I(72Q+y*{=1^b5>a!Mpr>|gHa}`%NF5?
zaW%r#8#1Q0WT7M4)Cy$l>aYgPx{bN8qqI@CF;6<pv*X$ZBjotDsdc7dox#++$_B0e
z{?>>VQ>&@P(24+wGA3plZ9<!EbYKo0n8R7e^quzI$&Gq`YLlZryUC9r>pNQ=4F{b4
zo`D%T#u!J;AV=EHBSN$rt9O7JJ4d7@V@#ZyS(90_J)vexqpiUL<9}NiZE(#!<lCOS
z!`9+JJ$B3iYcYbsNAx!sZ8r5=8Z6uOMt7dO%C=Q+bPd<HS{qBNf;hScShpJMK2jES
zMbCDpW*1ru=fiu0I`=i7ab~G8_aW@Op}~f=WJn~(%nsH^qaCdewix5L_b}I^v%!Hg
z<xK3Gus?#`-`^RA!-gDJIIYFIJHN!=KP?=<hzBs@;Wuz*HR(IO4LBE^+Tmwg-OX7!
z^;%Pibh9se*DcOle5pHtF8>ba)@~Zl3U|E=XNA8->+@Y-_d>XiW#GEkNnOX%aor2b
zbu10ny?|Wze39#3GUSuK_H{40F-eWT9u71bGhqz}8`Bie67JNPZp=<N)R<xLzTtIG
z?~;0bHXI*x@XEK#ySoV2K3w;5U6{L(xZ-&mco*|DXSM9rvNE@8m1AdR=HSmZDQa#W
zZ}n{d-@Q-au7nwyz&jG|Qvu8u?nLSe<i~vZWWG|q_4)EOrl=XQM($mf$h}L8-n+ix
ze4YG#%3k8#ZOoSkv*y99jX0*|=fI^yQj^w8JDhi{ASbEWvdy_w-{lS4>a`wto+%o8
z=nCA6yob6}6{)8L^J;TSUSZB!+zqoEu5k4~l#jc6QI$13x2h+uKfHe6`Y88sql9to
zc4~Vlsb;|%ZmsGWc|!RzdH+cNptZRN4?7#2xPI`iYisfD%FnUkjx;*g68^>E2j1X&
zEIOjtY_V$G`B?)VQnB%9y-g+Y*OwD}oOs%9)sDE~apKlRmg{W+m?OLNpDT|OZoAjv
z9k&|Z5YjzX-D_Xx@MfLm_B?KJY}}ZG80h+$AL-81+yzSuG6vfFx^>Io8y(%VE^_!c
z-0PUSbCM%a_WD&;$3+#->TX9(`A9u!WO?reJ?{174ZBHqT(;EX^rY#Q!cLV(GL8nH
z;y+KaHT~o3^owR~%s4u!_}tb--{0~-`bBU|A(Us0b@0d6d2D0G>GqkgWE}O>TzA&M
zedqpg;@B<^o^g(6fnG9t3|jiI=5URhRP&JI;_{JQl8b&lbb7&3PrXIA7as8ZUehfO
zz3d|#H#&Q+G<-c2WYFWo8UNJvy3GErGp1ZS_0qd8y{j(8NRz5dnKbr{DdaMJ?w_lA
z7->&cU7aV%Q}Bb~&1VKTExM$tM|CE1YJCMu`a3-teecv4ue~$4iJF)bJQ(P~y3#i4
zi!+u4H&tgEB|bgv?SH5e7j_9PzNo*G|7N~?#y|5O?DC-J&RYGl+QlJHp8mPE^!K_8
zEnjx2jNXCDB8=Ye`A<e~of^F{=f1RPBSvqX8a+itM(;h{zVI1y^k%#gTB~YVpr18s
zqkc@AG{RvSa*Jclvg)E=d-76hbo;KKe&eZnHZoP$by=pSYCL>loHoGi_S{~Rdx2+`
z{zc7@#kyth^&XqYU+};M-Pt}*@^xp?8AZm?@w@4WBI77lhr+pkG|;ogIm|L}pV<kw
zXPjq=zHrvYa`nn%El-25_sV13)G4#4u2{2bLFMd{#Y?LzS1n$CLCKos3;33Gb<Fn?
z@jp#1DggXmJI+h~T?J>S{xkx*Au4zd!?){RgmWLP!%o$yJ97eo^mLfGT0-8wBlCv!
z)ZIPwq@0XEXJk5tAS!z=yE_@%lb|o^igcImy+<(ZG19KJc4v-m?*ZxzyED{1FOUsw
zC7D?MId<nD#P?1ObPnkDG?cLv*l~I;qusXOpKbT*`jAdJ!v_r-jN|Y@gY$C+A>FMH
zj`q|+cK47`c5ia8KK;P-r)Qw(;#0url+$leQnKHlOoj)Hevp{=J%4(@?(UPGp58s%
zA3$A~)fQo$_JNS=3e^j5ve)Z<67;&RD3n*&a|F{=fHZpHMlbq+I>YV`bx&40&gzP;
z9McLi`UVgVUAK=unc+x@8IJLp`e`9MjF_ERU_sPt86W6n)I}>}Z*mv#U}Wq~o^K|4
zn~95}?OE6r*GI${#|2j2aeV8>!|@C0YrW&(-zdzDfBMs%G(w1c+7nZQW|@+dXW<(S
zb7NT-O@zm2ma_EB{ot2icdZ8Jtjgt@r92S28S)Fr6jS1<hTN?pXP6RCGvxSp9M?)^
zN<2M1^a!X<DD7Ibc-89a(&Y;)Vf;EHkVTFBL#J!`nq^Z~;3dUs%`!94nQVRw={Br*
zzZcA4do~CMcCT{`4y{hyhTUvMFoTsmqBu}KH<->c<8d0g8902NLFZ#YlqEDwY3Bz+
z6xn97pm%<DK3RVzYxSCCnq@&+I$sH$iCK5UTzFw1z_#_k3GRlu@WS+Tk|iV;tXP9T
zR9Y5>vdQ8lz%zg8g(~d$!n{KA+zYBI7qC>1-ipLW2k!a!gUf|e7jLLUdn!{q?}AwO
zI6fLxnbVzo1}=`u!`!#B=Roo=CSP9nSQZ5{Ijc94XGCjXoYsjwctkj;XK`jWIqwSx
zH7w36Ag2(2e`YD@UfivSoJHiUhY|9Uv>@qyiiVCQ86na=@#4l!qvs`AO6QG=M)@Uq
z`OHtls&X%2`L2be2dWiXgdy&zF(tkpiELb>W6~~;HKv@Sudt<U9FsOj{Yf6P#LtfS
z*_7IVs8oGRgoeWo7N5)!1OJQml-aysyn=CoJ>_N#6R%;XJtdJ{QW<QPx#0^Ew0jC6
z_LMfVF>A;yBdET@GLXnW`5VVk=ql|6iLAmnQW3eN&8-&_Fzz9ISv^x(kMX&~R=i0w
z>NJl1je4qxZR)9lsM=WmD(t9RVHjyNpAcUs1t+Mx_EsCQZEm$uln|fEPO`VKaoSVc
zw%dvg5w&@6oDKD0-cid$yehWqX6$Gp0bYJ6xxJQ&Yp{b)pcT8~Gr@Bmd_o_i729i>
zn1&sE0>?+mGw}&_@CmG3@lluB_!XcZYZmrxgwZNlMtDmlXA(XzxP%$1P16ZCsN^)l
zewCa`INxY#T`dzvOQ#WB7;jWU7^aeCgjZB@CgDwkOSoHgWIBOg&7tjtdex1Yga)HW
z1a=U53G5s!@uX*JSm&sQ%^+|X(e+KWOz^HsV_E<$#TB0k4lnrTC@Vf&Z`3lw98JYH
z$1}z>umzfp*_=vXNr<-8GQo9X9F2LJN}vuUVJf4Hv2m>!D_}~@3fNm~whbpN)yfLk
z8?yqY#H@h5wPu?kZ&rdDqh^J?n;I)%3c;A`X$1PsU?~7U$j8tUvQ=^lf#wj#(U{#S
z1Y;hj5&ov8bP6F!&EqseCzYH+n1S6m8dE-nU`*~b!VPM2rx5N@$!Ua#4KCqR?8dQP
zP5w+m{29iJ2rpLX^zj-d;<N7o$LRhv0++CHybNmtWx};g>{mVI(dg+k!hF?w9*x#d
zBgAXp4rRuIC@0K?cIa%VWx|-;@|ekOh?(4SPA)HX#?e?a<pkEClrWDQJ5`4rrj&&E
z7R(37Xu%Y<BvClJ)gdX1be~$JTr9?F=UPE6`)bWa!wh390k9#+zOB|=Yep$)+iek}
z)dI*;sZE=*%cWBB&8x>i@GOL`t81AUjc(%%B*aT@ha_V$!a|&I2=`hP+EmNLI8|sS
zA->Q~NODRcc}Fc1oJ=fa!s(D!d?qF+4buqm8XBS+ZjR9~Jx0ULwbW3qG)yPNYiJS;
zIF;CfgV<5+&9zK0zPlWaLAY5B0_`Ah)gvs$ZXBBoCgEnq<ngFtP9gL{&Bl@Sqc}-!
zEs+M4u>lMyiw1mJ!vrl!j3X;jY$jG>H;$}Cv6;A4v3X==ip@k{RWpyQS+QB1TlDTw
z&bn!+g8a?3Ox&jG=8@GYHWSsV5*|6mip_)z>M?VK{;ED6jh;p>`S+rV14b2h)G`r2
z6Z|y&bL`N0yoL$m!Hq|LjgFN?n1<arHX)^Cnb@n?JbqxZnTW5!YeR(M(sZwHgzq%p
zaNk>#@nJk#th*v~sfrT(%_1Www~36bw+V)vRD@cy@xiULo$$tH=wr{I_@?3EIe`-m
zX^feD7UROf;^)T1X2GY3c+h#8hzH)cgnm!xFND@{fn|Px2zmZOBi%!2Wwr)-xX>dd
zA1@S@{B)tKgkCB%f2dI(Ki8+etA!2=y<2ET`D6aALhl#)KA|5J`moT?2>qJSZwjr<
z)==L+g|=}ifp!t0KTT*A>K1f&p?gXG2%(kP8p@q5eD&Q7=t`lLnHp#n+7^10nHp$i
zrUv>((W64zg8rq@zn1ck3;lbcpBGx0twH`>p+A)T&xE#MZrP7yBI-*OI!EX(LMt;<
z<SR2%$d8o#F_Qli&U;cc6zDHx9rPe#$M0N7-Ue*<odE@Kn^hKJAtD*PM_`LR?MxZe
zq?YA(Y!ieNK`nfo+Sjv2zoz{_YE~^lmyo4e{UFeTAAg4gUl4pl@Esz4Bz`1#T<~+j
zMOa`gzfzD3owRat2E0b-20<=x=JV%1@eU&N-y?WH@KM3v2_6yrqu@(|pA(^n3!Him
z5J5jC^bw)yxrF(z2>qte9|?V2=p>8{%PU(T$kYCjbax`?{zB6ZlJsby`C5te9HHqD
zj5O_-S-x868lg7{eT~rDg}y`RdxU;iXxcYY-yej2PUzQ!eoN@SSbVH+5E1gDgdQjK
zWTB@CO*=)(FBJM3p|=aYTj;$))6S6c_$or_e@^IDq3Q93`F|7qRQR+zWP6f`$nPYW
zEqwaRVE#SAe@yTXf-ecaMugm3f*%NeEI0=XocgN-R|#Gsc!gkCut{*Q;LSwnr#}$l
z-GcWCJ}mfz;32`Ig2#!d|8t?2;3<^!dcjSC*9dMWqMjzfJ%T?Kq^%XphXe}*`v?vZ
z94$CeaGKz3BJ|G}tP)%<SS`3guukv_!JiUQ|II=t;o3qvK!n~wLXQ$0C;W+m3x&U2
zuv+*V1aTRO+Xlr^Q39tq9(1A`<vMChHyVXm7R^-~E{APw>3Ch3$4U~mEYPuR+WYdR
zlDHKn$gRZubx#xmJs?4DC**iDP23V~p8kdLdMdUdQlJz_HkO;(p1@5m_ReFfJ_ot6
z#h1eX2VIG5W;)*30Zw5c$GcYIwgQY;eKnAykB7u9vA<hzo8+sR#4WMEf9`DDdK2aN
zvn{sX?)dU8@^Bp^d^OS-vdFdpa-4Toog!Q;={B}>S3xcxe9GauL2Z<~9Xq<W(%@*?
z&mmWC5;6Dy(y{IP6mr{R8zQp5OOV4~!d1xa7*#5nXlu2oCv33MIJWOZwrY3vhL43r
zWuQO79^0IkA;kVsAEr=kq!Vq`{sOsd$&ZB`bT(F>y-#$UGenU3`a>>uT+$(Teyk!%
zC-!#*<jf~4oGNOgzC>HFD<Nn0BPm8M(H87l$eHWF8zYx!3wAx^>TptUT&R~Dk+xui
zVfGc-zS0(K$nfFAl=N5If~`GW)f2G=>&_wjuPxXG6;b;z!(J>B<TYw87GW6@-%;Gx
zDojvx8GraijhZmyKwGfO<LDG^dkoD5bRB5E12Q(3y8M_FZNd1eGrGCeWyho$*YyFD
z0O~M~JQzm@;>>JmJNB2j{9r;H*YpJ2uuciKVM$t-XlGHMHzAH|vNk3z-=R&8qjR*1
z7#dFvakp&Jj7?{5q&I^mYYN8byR|Kwx4ODQg$*1q_~ebuPCDu<jUC&!C}U2%<=Mdg
zrs)~;1`dd$2Ab5jV2L(7Vtgj<(Tv}?D=)6NXux3ggSTx6*vMbZW5(|rS*Q&iI_^8R
zP>X5le@)f?YpS+j>3^1~+7k7&w-86m*ZXd(c*Uy9*`>=>zqR5Kv!}1FT(x?3b=8Vx
zI5Sqvp0aAilF9|ut7jLVJ+*Xd#b5(x^J}lKRp`q<5gRvR_PmuVSI-{5Y<}g!g_R5Q
zXRcUv;rvP%=jIRVJE(u(0kd%dn!R{A)+oNJS+;ud>Izu9uUx#ea#i0d%~E&6gKyfK
ztwzS;1q&b?VL$BTwJRZHiE%kwzP6&hixw{WMzGi)=>N4@(`<Kta_uoYUN&{bIx~I?
zeup+|aaZJT6gswQ#j0w}YPTK4LxcUUw#IAZn_*%PM#IFuXmP%1vA=1ty}<nV0JNR>
zYVxmQ)s_)4VT)L`MOlefZPA=~tF|aV!Ky8qVOq6CIZ>;&C@;aPEyM*bpE+G-RaR{w
zd@wd(2&~#}Q9*4(xRHanUspkGnW-$=o>nGrp^Hu(fXo+k{aQUOBUHg}uBx^BjG(rm
zh&|kW${sGX8o7}Er|u5~GPDow+;Lkneh~J|EX~bo&feXe**Mm!?BKS(aw7uVTEn(h
z1b)==VT@td=4zI3ZiA(9bf_-($FObM()vSKaikpTwAoQNWAl}{qw02UcIJ($JG%Kw
z99;ul!)E1vaCnPr4MN*?+MHXbHD~SD5qNcmq_4<571U0l9C@UUnt7n8;XkWnY3`Q8
zKXz{MrERqzO53d0)o0h`mgfHRaL(@exp;+=uk3IdhKBCX?S*(IhDF@`+$wE&$jHlW
z$ZDLZ-5%=P+!V@I_G4>bz7e)D?(I2S9h$A)2g?{(C`s7X95Za|^|peXNYK_CSO;kh
zeq{mhlU7H)eQU~2*LLTQ(=mg#f)pu}!Z4;N7Y);z64rJHw(r~jWN8-(;c6FIJHFC~
zm0HU%1Wttw430@*M4<={4|=x_2zs{m4C=5lNNO%F_B2f_ZVqYN0xFPdG6JD)F9|fI
z1-(sEi|3ad32Eq;1-oAFYSQWpY-zzH<g}D@4SGZ(8KGMlvUPL__H?kRbA^Ar|7R15
zM!SkFHh0jn)rpX>9)xU7YTAI1u13ICFX~~y*5q9mO2}2L+k%AF@49LKjtTkD<7~7d
zWGe%{q93TuAF?!2LvnKkLUPuHTnG_s+KeqaW^YW{?P_uEat(KBX^n1#F+TUu6Dnxy
z{yBQH*5kJoGmD?k)DcM3DrqZ%wmu|5TOU$ETkp!Q%bw&q{m=kSZ?Yh0>!Wj?R6$#H
z1Z^$ZJVOO-wMx)dD}uIO85gwGg`lmriXIxnwmP@fA#CfDb95E9)vCg_T6Zif=~L&D
z(5>SuoGNsyJEtz&g3zs&ZI2$->-B~MX+DH*^=+-|;<h4W>+=(G?XBgd4Bk3ntkzn$
z-`e<iT3z=c*4vSHcB!Lv(!{M}t<OQ)p|!ek4?%1I1YI?3%xn$LoYu74Ah{A+Mk_7-
zVdq-6|1W7QKN96nYq$I`Wr;QnwjQ~=a}csMht_=vM7r$_cS}xVf6dmUcg^0FGrH_h
z_O9NeUw6Liv+t;M>5=uXZOhrE^?;pTQRhRp5?et}&AN~0)G0Y!$rhC!l4EJGHZm-)
zZp#WXFs~LIQ#>VfMrdK~>xV5}><w;MMIm%*m&J3mg8g&Kifco6W#5uL8lh8d4VPxy
zw*E6sgWZ!>@7cc<p;I5vc%t}my*w$k*iy$<*JbCxE>J7_)nP4Pg-^v7pIRMu?F+uu
z<Zp4kN(E5G@ngKu#eE1H-+Ebpg@Yp1!FmgM@dt3e%B<xU{E=**-KqkqK4hg?i$~v~
z%vziXr0OX5cX|>g6IR`4--xK1Fl%XmMaZ%`1Xk5YOh4tqHepo@?(SUes6iM{C+sjR
z8S5*1cDk&;bL8HUdp#RHnbWS-*PZ=Rr^^;?tPWL&eyG##q9c@N@eg$b&n(mJrOll#
z^VF1lG^WvE$*NAaj+|@+C`Itn$;rAw`Fc65S*w$+6W=!S{5^Z5j{L;)kf!VXD|E}g
z=D6UcwqSVCuNZ{X(+R;#t^c!~=}SN4vF2l#pu~hQz4mp4Egj)3ZB~&?fA6e3LaA#`
zXOL3_FD*YE!AmE@U}NCI-bV1!g-?fi8^KGbj)(*=?QH}vo%^f=FYV3XrRQy)`>X^n
zJuR!6AxZ7New$p5Plq$sq5YyqKDzd22Di&Gm*eL@G`K&%Th|?DZoa*6vFCn?Tbi!F
zrET)+?sqMDD?F|qzt$~h{R6`2<q|JjyWrm2uk>uttGhWpHr-p;Y39(-GoBh1jnpp{
zdl8Lvjbk;UkuLTu)5}LT>itHa<MzA)3zRa;y*guE!tUV9;*mOI;*mnQ3xx5#&<W#_
zKBjcKPN*{yj}*et={S*2#v}cp13FbaQpOI2a7Wr%XJg+_+|Gzj2zNwhOGkAwZYqR3
zqSJ^O+ktjcr^Jjs(RfZBUS@g6`OIln&FAP~IMLMyB_8Q%4HA#^8W$BLcT~Z|f5a*{
zeN>rcpX-@!h%gKDz1t!IL2p(8K?l5v6)x*;Lmx|-<z`oh#_3+wB$()RJVffibc9Ha
z^y!FF;Qe|E*rzu;-lumu)~Ea2T%(Q?o=a+tc1<s{K)568>4}rk3E__DZ1AXHtj5rN
zRWMe5Az)RuF4q4`?>jpBvZ9^$9P0fAUgIoWv!EKk2Wgjw7bC_``tmP%T@quCcL3&i
zh|P*{mAVhcc>Q%9#&Q{v=&bg%<lYF(*&Bf+(>r(Wj=RCSTt?&U+jj)h490olbV#?u
zx({Y$_MDXNF#GGC+&einOGh|PSmBM2MovB6ez4G($f+oBy(LWr&HQ`2!tKRQb?QH;
z@xg%2I$jlgx7~t05@M$^B&l1!s>TTC`OZm{`B9C}AC0&Ae1}RhZmL_~UE_Ov9qbal
zwW^^{o<z}G5j)kIvJvAmIa43lCxdp9M(k9lzJ`X9h@FaXsUT=6S(sNyqI-&pdHOac
zA`&Ci?(U~zr)D99DAvQO%-F1aGb>v)@b`#U${?qm5ajeXmqdb`-Y-E;@4Ey+PEqBD
z67BX0i&0;TH8I9&C%fCMFBn@N!mk=xCsp5ZsqZ1w$NGPb*|)2(s&8pSK)dGzQZd?=
z0@aBxu=w?4^x)6Y9_*4Hw5lGs^#&`~oUUJn8L`kb@~a9oO93cXGh0_%f{Lqsx;L#m
z#(ywQFJmlz9v`1oKg8&)cD+1P@0SA;O{)v<e7oZZfV`2jp48jhFMScq*Q|K6`sFW1
zzm};b|72%w{L8xT>WP-0uquRZO)9eReVe&aNhEx0YWlCihf~)0@U1SqqP&nyGkmKd
zw@>6E;ae&9h>|nHx26X9*HZPtLafc@m_QaK2cQ-17@NznfzD*B?*~>+U9f6i^#XV(
zvJ|IgQp++*n`{{SjWgKlD@Mcmvc#W8LB4=A<G-HiS1rheTE#-S2?nd0EW<bv@mb$S
znJbl0>2g##(Vxa~cw0CqHOb(3@Ii_ZGu59;iOWE%$gyYpQ&~5oxlRrQ*o_?&g`wr-
z^mLN@DQVhbP7dXe7m4P2P9THyQ!HW{QBDbFa+=;DZ#~*n=JT_aRxC^v!L{6=B{J=F
zqYsR&B9Uof@Jf00)uCZdIXx?voF7w$=8`iE4eu!$=8`kgg3M<;0`JAhpK0VLor5Ou
zmoGm=q)kEclOR&~*~qC7O`05&{Rd`0gq-B3cz7NMNQ6b=KIBqKQ~?bmlCF)(eym*u
zhed*6#@@mnRd5j%9E!<)joA;e^4Jyxpq5>rfl{A11z{>kjmhSB*=-d}6$yTw;*V3n
za0*G~G1;DW74Yj$w%`MdFqK5R@GuoHaIcyD2}Ihq;2Dv447vOyH>%)IRKSs^0%rfA
zT?PF9lM*z6<+r|31;?o%Ju$n@AkG#EMxEV&J^3+cOXm0gDaUZg!26S=St3Jwk+qa*
zqlIB}*bKatRG~c*wDh5tAB#*M$P8&$%LgLCAR4qW@jVQcV^B8v2onDH!D>aq%=W(r
z#_KT*6^u5OpH^c_8ij&v6Q_~AQ`)9Qw2efnRk9Z$+kZM3)JAzS;<Yj8B(<H6oGI9q
zwhJQKekj_Q&2NMKSBW;05wGnz(Ut;Hj+xT7A)@V1qK(<zsqK%V&1A%DE5Z$eZBv&O
zQ`?Us+Ik?nRkB^w##<qKN_jHkw9x}z$Bn4FK-S!N(;1Vtag+UW+ZFni)@v+d(iZ90
zThlh;-K4t2@nch3lc)`d^{T!~Lrc|HbLs;)cv4p%p5d#vF~h*0S2=I~V$ISQ$>M>1
z2lUtM_(LrGai4N_e+|E2&vsjqEvc4(Eo8~Gbk?)=Tx%aoCWPTyTeGAhVYS*UF003y
zVhO4Wah~E_{XWlE^*}&_X$*ok7R^_YX_;VO5+l<VKnSK?ghK4bk%I*$fo0-17f6_A
z5%3)xlG6$7igCOe4FZ$Uws3a{!G@a9Hq+3oBGdL#a?=RZZX9Xw0vjqqJvs;5rh99d
z*pHoj0F^4fDue@dl1YPVb0d#72jIb%T4GC>OI65qnJUeahQ1|6*(4&%!{Co#G_TBT
z9?B=xM_N~Asv_G|7t=U?cc`|Oh^BIC8UYRH(7swGcrAmO7lE1;KUzh(S%u=8`e<}v
zOvy~bAF&%pUf(f~gkD&;D0Fiz6MfYpE+gEb>YGB~7{-_ikAM<`HN~vxE-0cU0~Eo`
z7l}HhsGM-0$!FqCgHPbes^pot3)L7$UJTJs0xOAbT&8uX2W9ruG7+C$4~{VlQwT;6
zXAo!#f{~v>Ou<QlDI>7IWE0tB8czc*QT;9>aCpIuj`9?9l)*I{R)~Z#8s#R7E0^a4
zP9s8mJ4?W+Qki9h_{<TJwv@3g@tOS0mK?(%6@=P&D>XVhlfY*OoDYP)*o`AgfoT+g
z?E(h^eN!XJM0`DbST!^%TWVP#cdG^RQ#DZ22z;J_hP#y+EAI-Zfe^2Z_i;nnbb=_m
zLn-6aCe{^!VY#5}j#?(lm9puCcxBH;lue<sn^j+@6Bt&|I2wJOZuXU#@k;n?_Z)Uq
z*HX(wd^R8dBzsRg*?hQTWhmWH%S3!>bKF%nCm=o>3r;<lscf@}><TmDn4DI2S23B0
zSHxkZh{|RnKAR6Vyi&xe<a5f1M5g)d5o2`Aap&_z3`@<cVnt4Qt{dLzW2DU6HP*e^
zw>OZ05RaCB=O3wTp&sB@vF$~>RX=IcR+i!GNByXt<m0c3XtZ1A8qXj9IX!(7Esl+S
z`#R`I>{}9M?Ay0h+K7D{!Xm{dFxdZNI-345S}T!o2Mk_6P=&(%SkEd#Z;ko<hs>uL
z3-`F5q<+F0^ZSYJ_8Rl+z%2jAbUWZiYvUs0z5qr{WL%Qb$hiDjA9R5gbm9<=jQbu2
z&%4Zwj7y4Jr*<sG|6QWxhT7PdC*{DdeSjZN)aY7UV{>PBtrYex8K%v7dK;Vbe7v*@
zwBeTe$#=EGH!ak?3HIoCpOL_!g?j2BZ2+GCQV4Mt>%126x5c}H8Ay}P5>x><k>(=<
z`HbRDoGqvVY9hT+=tjX^f+}Dp()S8Y!%>!hNl*pEMEWzKv#|J?pC`yW3F%RSvjyi0
zs(_ZruN8WiAYbgT+`WPa1YZ(-Mes903!Yt6y@Fi@iv`aVtQ1@<xJ6I}nnZmnuq03g
zmIOW_`3D76KuPfbEVK$F30eh`1cn?&J5&Hk&?<l=@D$;nDL6@Rk>C=+b%GlOcL+8L
z-XTcCQudc#$cT>%zAAW3(2C!@%y$T;31$fHm38wn5f*E&6R~7J6&g2gMW+&xpDuKv
z&_zNgdNi0M`FsINeKe3_`3r>JAasq;TZP^s^gf|)7Wy8c?-N=D;Dx@!Lbpo3@??Pe
zJ`(z4$)|xg>*qC$?dc?RXQ2~47z~m8F@oboP8rWZ&orU=VKw#g6)bVR@HY#6wa^Vh
zw+OvYXnO2mxqF2Fn9#oynh%o9e@SS*F(mz-(4PqXxzHZWHS^Pm_!XHi*iBFc;zj=l
zl1_#poZvXYQo(6Nl%FTKNN@=e<yR9?zE1FR!K(!M#+c=A5d4|oFNi3A2NC5T5PVed
zNx`E;lz&x_KLtti;gRM4PDFXWLMA!|lLRw}kS`SMDX0SRqCDTkv78FP3!EVI*@EYa
ze5K$L!R17hUq?i_O@dnluMun{qW+%>{zCA7h$w$I5#?0?ULb#NkbX*#zb#n)nBY5t
z9}rRgpG3$zcpU<I1^t3q#1uSx3!Wl4P;dwldQ^a3ls}6!uuO1<pbF3nJ<CZ0RUmQT
zdZ8~NLeJ$QUoUu_V2j|-h&~C_3%r{&%Bg_8pdXd|X9a1fPx-$H{#{T7>IL7y>l@0e
zfW4rDq=DT82MRKvCi(RBNSq?b7oseGp3w6JR}0n&UM`5wU{(3uf;SLR{%1npCisBh
zLBXd5|19{9;0HvM|GUsM_-Ffkye<Q?1-l5|%<D0p0B$4V_1+zFeeO@hj^E6X<ad52
z{*xIcQI*CZ#-?Gc`NSIg<It4B5>)q(@80Fe{j3RBu7iRv2>wkFpL3}Ey`<CNIg=Qa
z-ryDLeIoayAm8Ov->ZUOR_;;BKPvdzSI8?LKrwnh{0jNRdey5zT)or?12NfZHqaG~
zk9K^C%kavu{8m?hu0#kG5pm|7Ld2Q6663*e!gWN*^VJ>c2Z?xAJtW9GAZZ7d39&%1
zRdArq;I9&VSWvm>fPCUMD3KvFs=<qd=tjBaWF~A_^s-`&j2j>m#?G>4by(<aTrBX8
z^|N;LWkEKU{U@}aPrZp-VS=2`)iD<fgCV!vIK|>rCb}H>3DyKYr)sm6O1+$KZcpHp
ziapcNT(zBpV{AV<;|w+PC}5^566A6rhvm>_Tah5w8*-nRjfjyRkRaC$3y^n_#4WME
zgRww)%}Lz&F>-7_D!SpWk|+fFYV0^|Bin6|<GgbSvCP$mp>N}2;Q-{+xqv(jx!Ndq
zJ9bR_N`r%U$dD^Hi5PqU>Dcy-=&osd+8LL`{yx{o@cR{`N+lEJ9>xjEUuB6~qTDTg
zwK#ifQ$A5{Z$I=iw!tF!J76sPR@@5a#4<#VZ=qtxIcXrCf-ztmXLH?f{NBPITReyt
z`0btRpCss;06CVYK3==HkxqfKSbb9<$9L0-TcQhyrI0h%0ncr2)Ym^j-zAVcU**Oh
zo&y=%-=mNl4IbNv%cR<<FHx@3X@;Xo%JEvvtv$KPki$?beYg#&tv$J#7&-I0)}Gw0
zkTdVZ=IKPaL>Cp0LXLd450?<Nkxq0`aS(E&!KWOrwcIF|=%OO!bmK1!lw&?OB0N+K
z8?HP~7>9_5ilOaCD;{|2fT4y*i?8-jF=3jjCgP!@h%4m39xDEgJX9>i1Vzu<55L%;
zCd@d{L&c?Wbcz;^p}Bsxf$kjPxs+$t33ij=Qu6$*VQfbJAI#;4^83v!AU#?<6hrg8
zel&*Gao+H$&D`kG;#HFXGP>~xadevYc^n<olA@i3e7e>-j_#!K{f4>GgT|0JI!PNB
zM|-syadfh_FphR;7sb)J+GQ~`ZqORvgOK${jLCQJ!2<T3C-1%DOG6}g)UCxJ(+S15
z@76-Oyg1d=|IM9ToZ7#ACl`qyKhopHNn0YHvM7IA<+7Et$ImPtHh#$ef*T7p-T9}C
z%a52PBR*z%>A4lf6UG-$ipwZJXZqxEh>RJ>JnNiurc9q)e$H8E<)5-5|D^s<7jYAS
zk3(mdS1zrbx4QD|{%4J!ea`$P`KO$syzT%imoHpAZ~4fji>s@bR)Suza?QxdcQ5&;
zkhKV`$t#vKxp3*?`TP=f(c%m83r@m4!0h%+_6zb)DgF9=>esg~|BK6m+24jPsH5+N
zZ(C=yiRV<UW;;7La>~EM>{xFQv(=EDRPh+M5VK)LiN8Hvyt=w_*;$JbWqsAf8s`N}
zHLq*oW&)vsv?1CeJfc{YYw`cOu=qAySQuA*!+piQ{|&ip+Pc7f1^*gg{LcQ4ze6yl
z;A?#-&!-VxUv0XsV0<3?{<f|w$T#CIuU)Yi&vkbDQH%4a#s0Fz{)8pLYenEE5PwU&
zR-{F44-u~wQC6bYifB%}*NP}V!D~e{!}MAa<wU(!M0p8bD}sE#Dc_a<(}=|!G`&{b
zq`X!HF}QFwahKt>f|<%|#Z$^_MbPkC@wDN!A}C%f?lHVp1S4K6?onPVg5tH}1H)^@
zCwK0;t$TB~#@~f<8gqA*!gs}wBhj1B`!uKVCd6H~Xr6j!YpUjf#|nEmry&<{SaX1T
zVDX->VmP}%jn3_+VmP}H!#M{roL!J6&xqli3oGy&pbNhWTM>!5>4wgM&fO6I*Ilpm
zLJa2ucYR^gEX}d)=}@<ph1nj>v&*sjmdt*db1OVFY(wnU9X(qS=e4Nki&{RS)b>n0
zq;>t*ocnXN!eB*xb~oE8!Cc#r;F{vXU{-K;aqr9nq0-!U4<AU=8eMf7?93UFwk}%_
zJ4>8Rh>e(SK~&n&xmLtUv=tqB+KOni(A9J4i(1&eRV%bK)VW3+vew(+`(U`1q-^2O
z$g>q#8@(!RM6^vpoX->HH+T)(dBbuZULI&WKLEZLdIigh2L^j9oBA!G(V@bS4Xv?-
ze|y;4^s8*t?hGE{vCgN#L&26@t=n|;vM+j=XFDTUQ+x_~`Mu)RnXiRLqnE91dU<88
z*-Jb0+QT~zYYn-LrCPV9TorTKiI~d{#9W?)n9KFqwtCwxPg8wvSxDcSQlfRqZL;;!
zj;wwK9va}8<ldKim$**NZQ1MG>kDiLx{|l!<>uDVwv76_a<%-Vus7@o+c8q62LWq~
zt>C6?!<&G$p=VBVlc(Ogl^!z&Xeny^hUTU0_U%mHp0<NyYVcBaAq}4aLP5uHksg(o
zay@(-VEj_U^qb*V9y7A&?;z+47X^diVZoGe68wFnz?(&|$qx?{TSDo|Z-x))bojGK
zjrg-j3g<&d=Wu>76EUeft1_8VCM{AXjb&OEhz|@z{6yO<Icci(X=oc-YErwb@V;PG
zT022&df0)u+bK;`iqn<W%R*VrzJ_9W<_I>V!biq}k`VlHxIzxqiy+#chVv<?+L0#h
z=-kA1XEvu^zfoFX51VmGXB|t~nY7z`eW1ZolzTX(!P;f?9M!%?k7}J)jZ_z`vN6SL
zLp>GNh8&H(f@3i%j;;1aPg4Nt&7obb)}q0O>Bq!a)!qgV``Ku$cVjk;98V*@Ef2bb
zo#2xs9llA9gzgFjkxo<T`w@fK(Uff~44ze-6)Y}(HFPB8sP{J8g_ntz%tfCoTlJ!a
z?bPQ}?T)PvQI64Hf7sWO)ZhyvDtxYH_7byTtPsEIrzZ>yS}~JcA3af1rzWeKbC1mU
z+E7xXTa7|c<)k$mo=rF=Nopjz;ykoMx-jV3wX`@Z^GL`TrxcZItUN1b&WAPO!J0Ur
z=Fc8piI-Lg8aL6}s^JekUwq*iZ7s$%qriHT5$jrOu;sw}38d^e_nw=`e0*68-yiwP
zcSn8>&LjAPv4lgr^xZ`zuKuBL2F}-vuy&~I4SZv*e57cHn_6v6_1UFbS;*bA4PJtB
z;W?$=7pMoilIyi_FTA_6ZMAOGx+FJiy%!#O!P)tlvN`xOamBo1E3S{0ZtoV4uUJ~_
z&cqZ|=n={R${wLy!(0PrxyB#T3NtF~6)TD#&$Je%S8U2%UeaUpFY7EVh5IXuOQ9jX
z!j>1yaZoCbLrq#?rwUueqT(&k60Eo!TKZATu2c4#?Xc&?a?G}rR8*s#sx7&{I;?li
zZRtANb12Zv>%7*@=tW&_efBJP7<nw_x(9D34O`)F1W~<nty{H2>yN1`9<GBq&9gLI
z>9pBn1DR=>-m*8>v%N>j)h@fbirMP#Xm#U$^5&tRXM0OD_#DRH4!Y$cD)T9ac*TQn
zlkQhkXg!{)s42cBb4zYr_CnOmt6&atuB^DGVqNjOnO4YHdVEoANZG*GyMJ74<T*gu
zBNTk!^k10!^5HjQ+V0o%M)v5z!+Vb*{&&&x7bAC|Z4Pw@a;r1MxC1#=+PDL`cRAG^
z=u7h(oE^Rc8Gd?j2Wq}M+tRp&cOV?M__Tt{=HUG6_PvT`bqC6jJ5V4vy?9mTUUi?1
zy#v{BpS6Yc63_KU3}PdyvT+}R_oJd89d<R`ldTmMy@)%zc`wK8*2mP*L+U6DRu)%h
zYIrJ%zn7bJzy}b{7xP~J>|rfG4-uPrF7k;I-eW9bi&fi?SId0=B!8d06A7H6?H?#r
zcH&UTpE<4CJ1+Q)*}2H_xr9QlkNS)mw;KLpobVUpqraGc7-5j%FXqgTPIHOBnEsxV
zjfU*@Bn`XCljQQ~PKSHL{f@OmlRUPr8Hi78A2;2x?%2OPHTs5b2npNcH*^0efsWVc
z3y?d~(@D>FtVdvF%eiAb?r!kp;}}?REj&h8?L7iN2I}@IM|H)m_KO{9KUvx?|3c?|
zpL#CV*TJ`or{A5Z_yOIr^s@MB=U+OZQN>q=512FF!4RD8a1XgP8eVzaM+mR{nWn-k
zAJq_C`9sGgfB#9BkP%ziVeOfUs^O-kDv54d92+a{>$XI<m3_np1;eY(?e8vlKqQhW
zvFeuKQ=NWq=E5<}>CW(HhCuZUL&dUL4$HWS&P#vkxzIUxkFNh<xW|(p8gOr?gOhg}
z66IYS_N>*_p-E%ho-XIU<VmV{3So_Z$xK7Z`6~^<iu>SiXLZZ_i#EDF=`HVjf;)@b
z6Rexq-x>UU!IEAJGS+|Z1r*)k*ii8+7IjV<b9c{|HB6YxnY9G%v<KHY3+{)=I{2`u
zJoc$XalW}$KU$-rIRC;@whiLzofWS!uyVKiX8tIvh!LEf1xq~1j*B<nrmq{gH>>E}
zms;Mxw%l>?Pu`+CA(Qs3p#*%~SO%5N9FkS!sc~GqG0kBcvX}0OBEg)?5zP5zZRD<K
zFlYbaKsUFipYA++ET;V4+NC|wh}w<0jJVwOzy;l@iq&sSW6b5OB81OAol%yVTDCSZ
zWi%tcTDNCD!!Hlq>&d`+KA;WymtzB#^H(j+Wt{6aOIDWVS}aZPmn}{6j2N*G^-gkl
za84xYLml5Aw@0^3JO|6UlWvVUk1ob}<W%R85rulKzTk{^^qj5_xILFEA3%Go%EySV
zYuCdQiw{ntta>v%vG8onszEa`sSzI|5T-v6xNSM151^ZsPM7UV{R){n>9YpH9npE<
zWZDVgj_CZ|$+Q!~9ntxOjh<~_<geBBw>XXQ{Is7MPn$WOZqFstUn#Rdv?Cgic3dMw
zJEHL&<)_Hmu{nouM|9TN*>C!)`O1Dnv?Cg?RvMjOrEx)RnFXTI=s3~3q#vm!JJ)&#
z`wiiav~r)LL;YqeA=;5v-qmr95bcP@$DAErlMwAluP;-+j=pkkxXK~g5shJ`u|ww#
zL_4CfNooAb70H=_Xh+8JqmK6)q8({tox8&`1JRCXyh>@LzpxXYhwL>(JJRc0mBtQ@
zBSbr*@m>#m9dNYu{&h2NjB<BS-oK7`I@Ie{rP1Gx#;vC&X#A*S8gKBO#C;LM9hsY3
zmCg>{7a`mcoe!Q&J0aW=od-{*oe=(NoeY0vRe#IJSE6<g+}_|XMc7X2Pn7>Z-Icfh
z(XR1V0_&ypTz;>eGUB4#qF4_MZ{Ky7uDo%V$N1<v4KBK};eyBs2VH}8cnxx9!$DUl
z5J*qQCD9V{_8plwtf%hop(o{J1Ulmh%riQTUXF6Uhx7)Y?nvvM7s!U}f=oTX2Y8kq
z0p#0yC@)A?S;Y&|Q&BHSw}=;{L-2w`??<=lY4Cou<iy^OD7afU{8@bt_XJiH+5BB7
zzqDpOI<YQO_k>hG`y}=gj<8OLhp|CD?Do_^UO=~}*_~bN?gfE#zu#~n7B(Ghy%+8D
zwbE&@l;@^@h`X_CIv{)8l9p!o>Ndl%)E=|MiH8)mc=bQk_%Z@&td5)RsJ^sKUbt}<
z7ijIu8ZOX`_Iu%8I4wC@Y5w6!wCBAV-;>v>Qm=NPjvJ*ttsRj4sWmP8Dtl@zmYzN&
z)$YwmF-Gg5gt8o!hpj!>bX|WKR_r>KuGy*IS_kA6+TFcTTs3ltEZ!50*%50<iJlrS
z%4&{Uc@F6M;AkaWwOjPIqR(3U7%dtQm8FX3tfPC5w7btR8`L$vD7D8gEU*5$G$=n_
zl-m9x4JwFM(q4lMt?|?Swl$RQ^><1!&g$g0x<4^{kP=nSIzO|nJ97rF7Yo!d4NOs<
z-HK1-+0CtAt{a0oBt_o{zjAN|H~ho}u9gD*47X@gGX3;PceJKR|AnQ1wO<<OVfQ9`
zy_F+CtqUSuIC9uHraeZQd`qYsh{1MusCTkbP~H`b<7F);qi?|L)t$IF;-`EOC5Hrh
z8KU}zu1LW78r`>fll!+xK(VQAVNicai@iEtUMm;96Q9Z_cXiw(Zt5=kE|gzsxdel-
zHdFVucXfobJ$+K9K9mDxDd26us%{e(`*df_Z6YU)F6eBy7ykvH<H}#vzgrh{-{7z6
z{NB#o_|>fLdIzok(%Z6T8J1LN;UCS-jS5WHbHh{9e+m9@?C#a87K}Noa=B(15eR(&
z`3uPu*K?;Ca(9WG;d<_LLyl%9?v={*+{o166QFWY+8yh9Zd4$P8qXv@#`WA8fzD)C
zV)v|6F5t%a)7Tz<Ye){<p^Y^-zfzoY)>LbjVt*Pdq4O8d>NU&Ylg^j=3W$~XBtm@4
zjSFUw^RaN?$8B8a9CGsU-Mx5f8<*deoQcALC$@3jdy=!5oR#Y}%Xoh(8?#x__>)kH
zL3hInfm^#(3!oOB?kIx50R{^VJ~Na})?~8Q_tz{Fe12-BS(@@FHz6%Zn&!G*`h%O0
z5hCqfj}}bG%4XWLfaUV?nI3=-{^{SYG!Woe(V-Rn+m)uLliWsf!HPA@F)pQ{Y_g7k
z6>)i2npa4kXF*lv0+#C0o8(YDgnH&LU9sRohQgrdz0}V59zdHG$4A>H=5!~2OB^5V
zoY-?9`S+7=dd`~^%;YNj3wTK!GQNwy6+?9o_T+~_q;R2p!R#v&v+;*E!!erjYX*tO
zMdB(HZi-Woi`AR-SWNa#X17t`0hcYP15!z}1*cMhJ2AVBf=MDlV<RewDk!Idi80xi
zFuRR{t3{$SkS@Za3NE06A0}qEQSf__@B^tNs(>+TlYW<&-9|wQmKeu?mZww_Rd6E}
zB*$da7`1H|&JhU?_Yv$-1@}+^mpJuDvfH#EEE2SG8XKqJPgHPiVs;w^hee_Yg$Knc
zI8FtJ60_SV2;gjB8)@C#ggx4Y3^x>{#$?m*x$PKC6^T0JQb|-nA1Wx1$-b&x1=~ep
z26E@dDHuZqJcHT5NOqepJR=elQJBWu(H6|5f<Gi?w^7gu=Nzjz2z&{9@^3+;@O$)H
zDoBsX{v)&7D3~b{w*v2@#BWUnyQyGCO!nQ(Zlj<<B+kMGVm9`ug5OZVburoeEWNFQ
zKZ!&i<ena<-~}pRvu{G1n9c9r+bZac<wA)EA<1!wwtxYLlQLtnf5+@LU6>^jHz1ee
z5LM6_wp~f*$7J8!u7Vbk;3}j|eN@44Drk<$-plMZEqGBRmLhjUoPx<z@Ip-X+IAJ>
zqNf~#(HJ4lM6?A9s30dMdt$qTSRoSm$mLK+6<kIIb7Hc4wX5Jpk(i6~whp^m%E`Ph
zq`Zp5kEw-0oo@oM3i-6zZaWZfi^S>3rKSWecTvk*B12cFv)j{RnC5+fP1mfKqy&;-
zlHs&Ctxnx#bJ<<^gPzOfa=Sb(uQSP&(gh7NH$Fd&NxL}Ki{fnk0^3)3QG}@pmW47r
z`(N{#n2oEtb_C6Z*Tk@e3AR1aYhrf@!NV1y7k1+alRq*EEEB)sii6BD!Vv6mI=7HG
z0=sd14_V|AZK~Tm8kKKdsKn&Z2M8aEgfFXyS72=*c4(|3vM%G;YSdFjY*SB_62pPz
zuf~q@3hR+ZorL&0DfkH%E(C4Fwz+Fn(W!*^%<kaqSD9r5b{xLSuC8r60*Vb0wQ<1d
z*jD*9V<KKFn`mgAN}zEiBtNKOg1#~_Lxi_XJ`<y$1$+We4kd4%Z}4cx({8uPXX1C*
zAy0V0X!Qp*Oaw7w)GrgK^r$xDa0m9cup^()3Dp`$nsTEO!a*oBj*mebmJ5NmBICG8
zsh>{Z-N88W(F(;0b!ye|c$Z>MA;gc)ICSwIJQSd5duo~B$qrA3gm}r4sANlw<jl5`
z6Ck+?<)L$PEfevIcn_BBP3>eipda~a2+9fd*rDin4HGUD#i}FF6$|_X5_mDk*bp`w
z)gG^5!kCrm1Ug_qK?2vfMVm@6re`{Vw<OF2A&5azH8R1bLz;ujjVoxoYTQf$e?OsS
zLO?ZQCV^gIFocAk8e9Sg7hD1#_E5vVS|&cnZXEffuh>jng;pC!qZ=~_$5l6`5R7ij
zjCNy2v>RpYMkm$snS|LYIfYPTa0y1&%2^FJ8`{V^(1N;JCV1KzN29KCvo0mU+IYh@
zj?|^tWN_P!-8k!}6D0rB8s>51qgss`oM{BZgrCP&>{z~p=*Sp81*Z{~V>gbwk%A<F
z>Z99yC^Xi@6hfV<W;%g>Z;azds+#G9Xf-30#_5D;HLn>=LVPuxJT?>kZmDI0(`Fng
ztk`W!4TK0U^2pv)%LGT&ILaVxswIOPTTfS9kZq`Cf<L6NN(p~d>w`x=o@0p;;v2XV
zDvUXpMhHS1H2tlH3F8V^MvyDn-)f>)vNFy;ZwSWGnEx_@wDE6|iDVZp!;YCC#J6A}
zI7SPm5ail>Jm%V4#%phUA*zvuxLqy8=m>Gqp$pq<nTRhn0j1U&t1w*4gt5}6m@6IG
zvgHC<Hr{0_Cyx(9P`|I1iFozqk7#7KMCPXsW%ghP^X6J6;>(ynd*jORS18@0DJB!~
zW%wJD-ieUCr<RHMZ1ZPmoJ#X50%k)kS95$Bo>g4<$iBChiTLaya44d(nTXH68Y_g4
z+sNJ*?Kl|Bh-31U=BWqf@fs%L74fo95tYqEd^Uejykbo6)wN8-XY=R6gJw1p@!5P7
zpNk#JTWXnz&*p>nXfvCM_-yK9l_<Tvow{#87DZGx6Y-_ZA0x<)ju1~>{=kT1vSv08
z%suV2G9OtKQQ1ty*TZ`zpFEKLLFDu+2ZK*0U>=V!|BMxmrNiTQ>tOX8yn<!xbl)pD
zMxCo_`lEVwH;u3CtbW52=Wlgy$`cSWJa0Y@&zsEEw3o5}XLRv3v^3VM>Pw)l{)%y$
zYuJ#XB>WXqkv?+*1^pF<S5+UD4%Q_0|BOz)j+RE}Q8`q7M$ayan@T##JqEd`lU!pe
z|6_Z(aGs{Wp4iJb;(GaJWWm1wpE8%JAEBk~d&iY?lHPGSk^Z&wmaeJPbb80-R7Sny
z8WS66$0sa&4e72CzSDfeeQ!<nmHP3=j06t7V&Sza9iTdVT4@^oFaUs06$C)gUEN%1
zUVlb$#?;JrC*v<SR+9%;t`2|38<R7RP4-J(@N2q#O*7rTrnYh9O82h5Hr#K^?Q4R+
zSA3h#s~r7#^7JB3!A?~E8i6Z>R{j~0-YT^6$B6W8LM#7^Nb?0W%O4f|P*C|-L^=&u
z8|Ev2iok(FEB}e0rwOh6C4ycpwDOM#dWX=;A0lW53ZOpa{}6ao=;s9gE~xw)B0mFn
zGRiA|hCt=F5I92k=L+&|6y??lZWL@3+$E^|4npo;p`R0cNifl$YZe}PsW(q>gdn4=
zkUv{+uAu3+wN~g|f<G3#SMY$~OM<TmekN$aLxrkWu&dxG!LfpK1s4j|3jRRw$AUKs
z9uRz3@D;%~1TA<BX1#X7u7W)T#|oARE)=X1{DI(=g8Z8Z_1z@+u;62YZwS66XvZ5y
z%DV-72=*2%5u7MkCAd`ZYQeDJt%Canj|d(W+#~1FpNMdW^&%1O$NnbtaiQrcoB7E^
z<Yx=bCp6LngdQw(vC#bEEc0gxT_N-;q1Ot%N$AZ&?-aU8Xyp$V_1`Qs|8mRr{6^>}
zg?>ut7lnRV==X*GtI!raPO!Y4i1wuloh~%Kxl{T0kW%Fj5_*`>X9_(@=$S&#68Zw6
zFBE#6&_58oR&bl-?-u$7p>GlTcA*al{jkt~5c*ZYW5WNJ&|e6x{NSRW$}cwh*&Az%
z{q9EuZTi107Wyor4}L)f=LpW1{0oV=5v>>ezTjnoKO&-hli>A&KOv&Nn~5m@E5Z8&
z9}+xBMEU0hTLoYHf9!n;U=`Kb_RO8T=O($ixgj?zAqhKT!X}GALLd;3C1F!R0)$|K
z1ds$|D~VPuRI5oqya{2cwUw%Ek*c+7E4Z}UDg~_iRjZA=b*W2Rw^I3^=ggUV=iUT}
zTKcvB$0Re)yzhC>d$!r`%sI~?BK~_s#Q$6(-m?qY%IhZd@kGSuOKM^diTu3I_ydWs
z8zr$o;sl8^h=_NI#KjUhGZf>mBqIJMiC0RzR$>zo@%avh_&tfY5fOhs5%GT^@nMO-
zmUxVacz=?}*CmwSA|n2WM8y9>qQ>hsWT!+h%nSQ0i9IFuB_jSHBJ2h4EpWV)OC-)B
zB0a%-3tTGYWkkdm{I`h5pI!7LcyEDxIY;>>Y0sI#=*Qr_6};kzf48(dBvJ6*BHnMM
z{H%=ks>HV>zDq=W!GjBX!GjBQ@O}aGNaVz2OgC4e;2(!9_{R}{n6wjoxQI7N%2Op?
zDC1R16ujh!zk)L23x0CMyIR_Bm3V_h!BY<VA5aF~A@L_f#238fh%b1{fxnUQekYML
zgpuD?@RtJxUoKGa<s$xP(oXQ1BYq6;TR^YGG$QOdHyH68iTOmtA4!D$M2QzjER{H)
zh<Mc!S4dn<MEs3J#NQ(EI})2E?jj=o?Gk??@ux(@e~^gyPe|lT4$4nU<d<Y}^S&eT
z1BrhlBK|*#uy^x*2_%atk#DAn-HC`lKw`c`vY0ad7$WSZNSq;Yw#0=*#IKRKS|Z<{
zF@8M}@voQIByoqt?-CLJ#}a=k@n=NDKS)IUrz9Se_?*O7h=~8b#J@@Wl!*8$@7stU
zCoxfCKw=IN@$)1Ol{kWk_~VF(KV9N1i5E#+Lc}kO%O$RrxKSd%?bFW|BK+JWu~p(8
ziMJEs=VuZhlz2$uV?_8lOoX2oB(_U@UE)4Ie}IniP9lEt?3d3a{IrK#9G3TB$zi%D
z@2f^DoHl}0*kGD8UL%-aC>b{RnIWFR&M@aQlDVHL;conEiBC)9>niH^67lQrRwA-4
za)@{j$?)Gv6i;oZuzy(E9h2BDaWAnG|6kVL$cK^d_fF$KI^7gLmEle<$_K=SQ?wQu
zUL4KjRpnJBlZe0^B95*;L>xW65Z?`>K@y84mPwp}Lxth<C9alut;FpT_e#t|9%w&C
zBA-eqJ8{<~c9WPbah*gy1u(o>;=L02D~<Yf68GUMM)_`uk4yZ$L=-Dx84@9d1r!hO
zIl~L>y2?4dACVas*$@k=u><FH84UQu9lfMMVOH~LWRN){GD2>YT^_Dty`r5#&X2O2
z1G{Bti|8eq8~C6b$3!P~CDI>{CoV7HoH3v2$gWtXV{0zQy|}^{VKgxI%cJb>haIxm
zVObev_b}}4<>e%5i7xNDY&<cd?W33I@^<T|U+<#r>Y*@~L&Jek8f^smdaSryhL%~d
zW4p5oaWNJP%e4!u*=`B!j4LOqTr9M^3oDv^m9D{4G3?3=!GwpfZ_eLg*!|XUWU`Ac
zZ_8MnzusgbcBAb!73gn-PG`5MP*L89Hi8`OZ{oPF*_~6QPxKY-@<}Mn<;@z8Coi)?
zMtB}*uIGy<pgnNBusv`&7Ypn8ZLH?#%h0%adT_+{b4X@?t*~Q!`b(9Tl%u(+Z-HG`
zxT${$JL7mU?CCELnKS3_Fzhat>6szAynS%642J>p=a+``7j3r?b}TRLaM>42XLgMy
zJDhqawL56C>vjse4@`ErO`g<W*39tvVVuUy-&j<Nxjlx%j(V2ExGYeP=CCe+ol!6B
zjn9R46;b}y!R`q3^v7^6#B=k9<qy~CtHt(o9M<`R@`mOM%hPjMSKu0iCB$K!$(BFM
zVg3IZhqY*9Y{)@<t04$<DYuzq4d>&}B4mg1XoT!jjz-8Hg-?mbqJg9RLqh;+xbB^Z
zknK?%)hQss3LEfh)DJRM&*IekH*iJ|&j0e9(E~9pb@|$*mE~2Hi<VTb9--teF-V#h
zEnd93a&7(yLq0hv^w+0z9yByW=e)dT&GM7|W*VITwaA>u75-buoY@W$^vq|;oXe-J
zTwSwh`M|2PWX=<67FRA=Qn@5+?#k7dEv{TqQI$1(;E=q5`SbCjVE$P$XRu4pud7;F
zv#7Ri<@^vkxu}=&p|XC+Ry}j&n$;DR^NXvO*Hx~rUU6yhniUmw;H9orz69Yoo?L2b
zt82kkUbCutdFASXRf^icQT;nDdO&qW1)3$Ke$>IYIdZVSKK}pEh?BhF5tn0~%=v9=
zXT;`;Rqz4Cim>sOOBbzKURR5xboFz39Mr&)H5GLs_3F;41@t&&B5>*Qm5b`iYb)#4
ztO`YYTNT=nyk0L@`QkOGzv>ks{qHncINjm3v9)zeK-3!we_pMvV{L~Nht>6Bv|UKi
ze?7^0!!gp<qwhhuSdVJTBe*B(KVZ*vpC{1-UxUmUC0DFAE5GsC_IIRmrap?VIp$jE
zo|1gco{oIYVO2C=b2ucDuQ{xb;%g2E7<|oPO_;Aatc&7nj^$x1M>GCW=WC8ND4D_6
zoRQlvR;Ofc(J7f@LmbTa2@YoE^LtwMXSej&IWLgXmbz<6%96~sah79B*1@8SUQKDc
z6FkXabZvID$AE!2HK;VE1XCN8U<xn@&gFpMTuy*gkl90UE+>F<IR%`{39zP4=Uh$&
z=W;82;nzdEl9kYMQK~DoN9)$q_$H+<IG20GH)XXnD_Zl7fgY`8=`n5A7H#Jf0sKbo
zQ*$J?*-qx=tk{+toMVnCJ(MhR{$^DjO72(nbn=N$zBr+@syiD37ZvIu3mMYg*J;>Z
zhAGaGorkuIP)~<Y?`ZFkwcx~bDzSox(tl(io+ELHgmN+{DmAAvtb1-oP3F5t3zXpt
z$AWuR$pABPaZFn*7@uP$<MZ~Tslf)NM@uSdq9i@0#rmSwx-~Fv+}40A!_(wJEw}=%
z?pl+QlL~HVu)iK_dgU7MAb<PiUd7&FhznNcB-C?*)8A;hId)r?VsFw~lXrBxNy)Ws
zcW<|DSF4JuuBr0m`FAJoa5QSo-X_;J=S^DBUgZcXRdJ1<B=^L}EN}2o@*riDV1iXr
zstbKhuC~{cZ7s5VN?(j*k)g7tZB1?&>NLldq3$ND42|m~)Y_y4(cuF*D5&xx2fkCJ
z<7=|*QgS2GK>m>Wt_aW2A<bRU<zPzA;Z~&7P~~cTJ=wQM=|x}JN`Fz-hLrUvt8EW`
znRW2LhrY}@_}}A-($T+XxV=gXdWVD0J9x0liLE!!!BQdL(RuVJMx93Fv_qXTo#+}5
z*J(s;$hg*~M4WAjVC(h1*%PU_+pMkLpq7)mdvHP7k))mOZMG(Bv(^$<#pB7*;;M?{
zHp9{MNwSiSF&{UXQ|w>Nvne)|+s^U>ZgL*|+aq(6BVu}#Q@6h>=xlK{#kDwb6qRJU
zn+_bcwOCuL6wA)Q!bysyWzxch*lt-k1KY<JT2P~w##o#|vEU@Ow_-?pesWVc#Owxk
z-K}p}_QdYAD)ttwIUZ+(a<snP1KU=mArLRviBos(1XFR+HlWkL&2lr&5qw6}nw2a+
z*mlPrA<uaDO#b&@Q?%@)meif81z+x}Vrg-rW|Ry|<N1nx*VqgV?XNX%KWf=y$MvKv
zGbWg_bEk4Junla(N{SWNs{}AIuQ&qInVXYwo$%m_`pf_I>*>$I>ibp8%~tj_T8r(w
z>NEAygIhi;jjX$Ul%t#8%*u#wwKmK4Mrl*g+7(A`aNHa3JEEGd-O(-XRL;S*do8Zr
zskq}zK9W<_uWC`1t*LK!SC!Ue#0)5hk~_Qm*l_M@t&t&4<$G0q73T<d)ywpwct(76
zPx`&+ZroSGM}VWvzAG!k(Wo=`Z#{Zkyo4s_a05Cb{S~k8kZUa5TJ90Mc!7UvYT<{_
zb?F_4#iHE2RJ}t|3vY{}7LGBfg_}au!XsyY4QgR`;_x48_N9Z}U_R-YWL3dp>Mi}q
zs``%@t9_}Z-``u@8?~CA4lv3l=DRdoWxZ9k`_jGvUfHF8Zy8cLYM*2sUa1up6oUTu
z3B~U0n-J#zJ#RMne_zx2f6qf2TKSFGu5<KVmA#CAIo-G&G+)zJZ_0DpbH-1(uix=e
zFRS)To?kHf`;`B(`}Xg&ePF+2$5dUuuV32-y1aCgJ*Ou7zJ4#OFRSh<`-0~;x;?vV
zHMRcHDdQOO^pcm=r<d3-ettprvOLGYd)#ZaY7oXIkNafwt^8Z~P07AHMZ2mV<hzO5
z7s`fZnp2YRqFx>n^%7rxBkJU^vDzzTz0`_&iOv71W?Q{FvR)QHE4g-8Y7?ivq`eox
zwd+od+pO7cbepSw{A{DziJevb+*d>rn~kbpQa>3)wYf>|m0AHxbx_G!?sC5ards!<
z+Gm@GRim2gcU)-j_Zry)hc6mVTR(53uCXueyHs1Byv&ds&zGA;aOH*qLF&8I;$y2D
zrE|GwfLgZ#WWqS?Ey_k7@?V{_?&LpDPyTWXukUmMxwrB2h#dg2RkiaaM_i1~5tng#
zjyU@OO%?2E*>Q1k&H~T@)x>Lw0nIkR=8CPbIRfcAXIx<lj&Sg&>11lDI++?6<Vdkp
z<Mn!dUT-o;q_q5Q8Iu;xy)Z3fe$kk*X&IBoj2YW+z@)izZ3%O2t^!!7!?FgH%`Lmo
zo0N>W)hSwXMrvwm|8zm)bX9#H9E$k}a9+uL!MwM}<3YY$T5Y@*i+tsSyQw0~)HE>@
zOh)hN#81e)ZImodMpSW-(Kr?d6nH+wC`iF^Lvka;`E0YFr6>?YQE;uTCs9;@J0yzw
zv9UvXDxvvBIQfbkT)b3uDn1~}pQ&e<9qFt8Oy!$pW8wE0&B1=>Cw(EIs3X9R#Gk0f
zLI+N=`xJr*DItlM_+qTi5IfQ+U*KNYucK13Bb~3?JtFONcBIj|UAwRo>_}r0{EtKG
zkJwH#JJMKR8a>XU-o%bn;7g@?HCC6-jsz|w=I2JK0YMMAkf?b;XaqabcyA&Td0uFA
z5+hoS!^z`XrIQ#@X75%(?xd3#Q8gSDB~&_z5moD{5*$mD;uHAe{xd3cHX`QjW*iPK
zosEbhJ5jj8Y(!MOBvg`psCy1og*J4lSiJnQB0*Zzt3P$FC^n)N=oY{(tk>CysAq@y
zuwG{)qW&)GO>9JL)fcE+R8avwrD^d#mf#;!gK|$x3Q)t2^0Yw;)6z1j*(5daJ*`JB
zHS8qlBAe6ncrWF*gbW|k6aAD&<EU|w&1rhF@Ohn(5r2AGI>X6d;$kkQch92C&Tx9C
zn65HV<T8R>c#K9dP%P9g)e<)rCN2~oUs37!ZZA6Oh$v_^B#OS%l7s@^V*bq}6sRwd
zP&BB=utUZgl28y?6cHfuDK{)Dh6)q<2o<*jbS1%jl8bQB9Z51$h=PNAg2*qk`t}Vp
zI~gg6OjqC15w(<!g&$2Z+@5f<bOa-XsAw=!5Sf;~{U1G@Dq@Fps)QLf%)qy?l97Vg
zh!xo<M5al@8_;xQq#$+-t<$3tA_G}_EG<S?-dW$V*g_2xv9Nw`fqN($>$wx@O5_V#
zRhj!NfXq{{+)~e-&#^*J_`ROmmU`}dj+J@<>p|Fahi4A-1STT%G8YO5eKP@!$0qzu
z?9L#tGd4`y>bb*Yad;5u0@j9ueb`~|4Uj7k*ue_41%z95ErG7#>-zd|8f8r5fS$(n
z_1w|ZC^JeZ>{&)KTERQvS7LV#VT&l#Y{H{rcMgHYg{@I);ln65^hTzGNSm$^zQ3M3
zY%G1NSK<r;BMJ+{gArX(+OW%#;|L<ih79Tr3FpwWs4NRS1WnCWYHGHiso6?R%?3S^
zW~%UGBrg0IIk+7=2SoZ}r2IfVNy1XGJA-f>sq0(2sJ9t}tHf?8;bC1%IF41{vhO%r
zny^{V0O5XJOL!ZrzU43>m=YonUY?)44j{`7_1uXJ=5fN-*SBm}oNE^lBki`sLa*d9
z!VeGy9`CN_4r>=I2Bu2B+f>OjS;@Q}=v%!_%Lw|>JC`9`n7Ib5a7Bnre=#(A`ZEZT
zfi#zg(1YR-Vw33ypge9KtT&pD0s2x5U^Y<T@kWE|k?5UT!;(FS=u)R0;9g|<BoXO`
zCkmX3gcZ2oAo?WYAH}_A7NHUKz;g!>8J!O+G(d%JujkIYB2p=V<OM>{ogKnMDIwCs
zAHyE@2@h?;auy-d@};n4qbaR2Q(BGnOlzO;P)3OK&<+p!rKyy_0;8}6#0ISTmZhMU
zm@YicAgslzZ|M`qD@87^gq+T#Qx0B2sc)_4&fCH(w~Q{-+}R*}aZ6u9t^2~YBjjy1
zy|KeC!uQs5XAV|<%cw%loz21<x6<2Qc2yM17jVI*gzbIx+`)0cMaB|pBcccpn@<r-
zKPKi7NGPCh_hJuMWx{Jh$t`n+qlZ97PJPR?c>M<aO(?n5YjX}EvRz_28M2GPHW5R1
z*@gP+jm(YhFfv!mMH(^jWAJms+Di=j^%$dY9i5D~El9?AU(}6zNMzRVfEcA=X7!HN
z&W^)r_acn7^#>w)uDwWfqoSnzsg%WVK!l6ofCv}E0U>AcxPY8bge-;wLKedTA&cRF
zki~F7$YMAkWd0nX{aP7c3<rd~Many5c&n88v`c$291!vElk$Ty{BbEiDdiWW{3j{@
zMamyZ`Gl0kI|=xU<G};}BrjrlGNjx?%6U>2!vYarBxNxy5V9B!i1=doA8@6N#~(=a
z`z<N&l=2=a|3u0^mGU7eKPKg;rTm<fUzhTqrTmGM#V|nR15>t$^kRsR#V|mmpC;wr
zGF%J`MEH499woykN_mQud6Tf<ki3(K9*q0talz+jB#osMmi&=-@*l^v;*Ep@90Eit
z<jHS7_Y4~(BaX>4JRAdO!(OI@e$clPG0b3#Oj+av<$_A&`XJEl#oa~X=Mn=rim0C~
z(SxE<?kABnV3e0iY?gSZ#Dfw!xRZ9DO7tLY%2^VJNL(Uuv&1%uWYnU49Ij@>0TL%k
z<X}eX{kTmN^CXgbmGW|ldnI~N0m6^O$r7t11|@P(8tphpn|Pr_4i=+)i$qjc#4;p8
z3Ja)4+#bRU?fBRoz3`O`sw%YbS(R5J#znGXAtquq`+FFXCUoL2dU%5a_0^T(4I@y#
zUV3s7TXd&W%*m9)t}DYEp1_&<YjZ^DwM6<uwTq<@6<|JdjJk*(-mnxEfTDyJW4|04
zb27_dhtr|M5<R?OHSBoBiC&`1Ta7-}j!x{NyWOwC<$%|Z=!MS==KLK(1I>yyf_yzz
zR9R?A!V@Ojok^c+ctcOv8CN1)1jWMg--Q*~S*2_6J_dH^5#C`r1dTa=H^Q!=lL~w?
z$}YYq+O31Pj@{p1haHD7u^guw7BI9=*M<dD!j9Raza*JH<v0|=T#g#pp(q^|cEB~)
z^H$gy^~|RWF7%fd<*x;HT^SbeSJ)Ztfm1~+^cUToKBjND9K1_#p<Q%$`b5|n`Qx>M
z3+<x2)91jh0C{G;Fq{j~jsEmQ&dUlfq5ky4v$FDpTHg*EGDJxE=MByqCiYI>pZ<29
z1*ZP=z1Re2`_umi^{1~u^Po-S^5Kc~#x7990n!j5$0;|OWFA1xkZ0jmsxM9vexXTb
z_;TY~4*Q^C3S|HLADU#Icz2p)O-WWBjF2756A`j6;u6FD`maTV`<0I(WLyx!g+=<^
z#AU%S(J*d>5BtW#{`-6<V=U~ye}05)S4tw}4CP{z>_f!rD49P3jD_LfgiKW(>gbI2
z?_as9u3RT@D+giM>hjw4wRM#>wYj-9=p4GdQW;oRxvp-w(NTZt>P0n``9qZ4I`rlr
zICzk9+D`t11{-lt-pQXKk%IvS<(Xp*%8!tc>XOREYc4JS7Yq&<5gHsI+1d1G_*Ls!
zDdK^CY4!5uA)#XBinZmd7Ok$UUbMViR-K}J*>0fcEX|r#S+i>Xgt<lIhZPO1t67!R
z=SxjncG54v?C6ai#~m|ycGy70{EGRVb(KClY~Vk2*g&Ot{42*+{c4>hidL?!od1=k
z`1?wcPI^}U?++UYU*+{t16OICoeIkT(NP0@N1^{NJaeN4!Y%M+?-s^WzM^ThRV!E5
zDHfacSv(uq?&>&ffO>8D$`zMpaRY`VO&@1qdqUOLuB={yShm+y$Lp%?1J(K(jccnf
zT~WCttD<VrYDKkoyBoTH$T0@V9mg1iRncP%!Xc4k48r=TF$UoPV~jyq6CPs_)<umm
z2=GoP`zU<dqBUr?xB$wUKdih?*{8+^a{C2v2Z!)$P5ZW%n9RVzgCM^k1|S6V0SK?@
z0}uk`oW7|}`MH|#S2ZI$5E_s0b1@zvz+oqddZpFt^9fJGhCn>5#%42_VS^$3*s5(u
zGRg<{?A-5BGL%IrC7C^TX7Apa(jtd0<i2|6IQ3~uqqW_FmtcLAo;c<(Ca5ttsJ0XY
z8ZtqbcXVs}b?6oxccj}Ed&8V9-^v`*uw#p(`<RAjw|om*=OE|sd6^#^-RfL(<g(&!
zTQVDzooNTOhRcfQ$o*?G2SeH+C3|;D&l+Kn=;6OBW=ZDOqd!E4+>|EUk;E-pLvwmV
zW=ZB}M{{;B%fvgEEDp6$gXaYv%FM>(YnCA8Wtj_=5dl3cx2;F8P+1koYAp?9w>G1W
z|Mv17&ZKSeH{~?in*7a5meRv>yY{dfs}rjot2H~PrK(sA;s{zBAqCY8UC!C#JWmN~
zjY&av=Y60(uF<mHnr)HRmY_95*=5b{q3G6G=m@Q}S$Au}D-Rr=lvm&^N`|))GIV%G
z0E1Snjasm;)#XoY>Vd7VNyWBXQ(u2VQxCtl$>I0x(;ny0l5Rm?%cLT2%le{%z$3{P
zCC{q(6QRlXC+xl)x<kogu!-z?&k|W%oieT$wv3(N_qLV_+itCiJ1;Iu*jZk5EamBB
zUtmh1f}@b=+~+xHMSiu`TPAstW7Qh#xBK0Or(ji)ujTThae=3klY=;b{R!}!+=Be?
zVa_6R!8)~O2W0I8f{qN<-IWKdt=9?P_8)qlV0pc5i;9rLwuMDbct~igEJ|!!T6Aa1
z>&dx+sfD)&E-AF{%R3l{&g5|zOi=u$rOi2Zw332>KYHi-+uD`jLC1h+l&oG0Jo`M4
zD_MOOtSZv;BH9)@i%BQi8ak^<C)ysRv}fP3V32ZgkzOly)W)spKT21E1<tx7mhB$o
z7<tGVxB%VUdlW2C8_nrd6<2R5Y*5;AQD2_N)!;&z2c}n5{KGA3gR*<r0k(<-KOxni
z5tnIK75{n5l~-yAN1BLhgz<R%NxCIyL2A}U9u3ykSw*iVXS2=Pat|0SV-=|>ZR#!#
zmT}*yJ<4>fsK>u24?!(DQG@oZ5erb0k6VM2kTcrZVW)T4|3$i9zl}#xg9n+;!I;Tb
zZ;>BE8vIQSJzSP8<J1=>XWH5qmtgPt$>Wsvt3>JtW2RUGMGd*Rmc6i;H_6_95iBgv
zH)P?HN4o+a_+Fh|U2GHQrY&g8V9s>!jIkI#rwX6h7>IQh%Fj^x+&fNtVd5lbJ0`n3
zF}_oueZ-KNJ{h*g+_s#cGcTvn&olE#;v4b1a)P!NEjxQ>V!_fQ*%-?3j^l-R`?kxR
zR&nn4R%}gbb51MIe=7zd^g5z!!z<fdrKdGJU(xpQ>>rlFv(+N@$7WbswVhcQc9d?-
z^(R@+@h>k*^ZWcWi(U)p$0?4HOr`NpM+d=WUq#Ka?~ZTFDTqJf2h|GOTgl2=p!BF-
zz`EzT`lIw))7NHxc+}RqE#0<FFR_Z+R-4oVTgF+B985k`bWkhtIE%auxqEVg4e2?J
zDoS_jQ8}RCA*JC2cmqy|&&%joud!pjv63`T#R~+zpPJ=v><Ce8Ec+lvZD?A0>hAaZ
ztrm0{K@ZlJrRu{LpHs8CwVOoud#BA|x0iXl{nq~!`nJcT3%)Du0+&08F8DPKZcWoh
z&OYZdm)oAb9Mgx^WG~N7&aKK?o_$|xoqcopAKVUicTG)RSJ}7QRe28fICpP!r_8!h
zyJG4~-L6`?u`W;-xK7iqNM6<z$z6S&=C%$g)odj@yItkpT>MdCi(O5ti?xiN=Je#*
zy?r&ca9XUUOY!~embBVf%j9?TFmK=938O!EKZ2*NymC!#{UYJml)^kmo@3aBnDyQ2
zZ>*c+wEG*~-P+F4ESG(g`&WL*ZT*z&WxivYB{`>ZGv&sSmbBv|9rq5@)T*QYryT7T
zYHv6n1<kQ<c6{$`_i}AI`lIKMn&o!7yA82@=k`GV`}(%MzpLfIHSYKxHQJiB_fYe6
z#rqSVdWdrJvOxdauYXy&@%U2@xodmWR6b!Jl~#vr*=+F_&U4xwqrb<Q>1~%k_R)>E
zh1KmR46UZwCvLebx7z(sy>@f`=oWX9_Ge}73eEMN+I^+lIrKtJU2_=5DCV*lW_O9#
zUjODl+#9qt7_?y3+!wsJ`trat?#*|7>)hFPuS`3p@>AOyd+lB2a9pF!9NnS~EST<c
zzk)9IrRt*^C%s1(YURc})ftat#-d%9m(&lv?rmwPD38N`#jICc?u|+7gfYH0+nk#6
zYPw&GgR!dpDc$Bt`oy;0?o6BPa(`pyh*I^K@QH`pQ}|q551)AlgfV>DPvvvrv!&`s
zUGORLNuMz8N<Oc$vh1hMXUHdvyW(@N@aZ^Z*+V{I+!ddVcILB-K4IJypGREJjIt>4
zc1_tC(Bj$ds&;cA=_Pw?+9pg2XG?3fZ;b2fw%9hr&vv;t)E;(Q1|_-N>qZ4#?kfg<
zw^aR9IEd}4gUO$m9h^U=RBd)Y)6=53&>dhujyx4P(6l>o<fTo_e=B_4Z5W`Isyp0W
zD$|eMER(ydSvvO@<}9&HPYMTJE)yM0#hIj63d{6H*UR*F*UI#84BOs*`r|1lsZ@n=
zSK9vYm+=YXuK4_==b65^i|Tc6_n+i=!a2_a%7HHp7Ue?R>n#75-W;9$<*#DA_Mu4>
z$HXaFA5KD5f%gb_XM(M&9aJ!gC@Th2xohzlMwF*%7)F%r!?+qB2Km@*iLw1PHLkzS
z5u22n+6y;=D>AX)ci_O0+;^XLA7gkh>v(Jrn=K=*m!@X)itQhpkfvz?48>6kV!J0L
zC5s8@KT+k}^?%yrw%KB!)3jY$Z;w?&IxlT<TUA8ZE2mKZTc^eYgl#))8F@FRo@bn^
z#dsgf0FlbOokr~4Nko@+-R5`^=bbMR=Z4Mk-Z;$?*I&eZ{!7H%v)TXV9!(t(bEk;<
zn=cXdC!76fq85~OdWx2xkvsxpxh9StJ;?{nnsX?W&MOmw8^X9b!zuKSvszJ0?`XYI
z+qNW6jLi{abDeARbhEiIU3@aaR`)RnWf?)~B7;wTBi`o1QPT~V<zIxG>>*9B%wNhD
z`%tzR$|KTivqYrV&2ZW=Jp^TmtbD2TK9%V`g7nz>4{VOd@pE&13Z9hmA-fj%P(V%1
z7lk;1gI|k92_g@=(BYuMG-yeLt)^Xt7E!eg?$btSl@S_57F^ni%@?yFQZ#pV9_qgY
zr<YzAcW48`6^#4q?=}@DAhR=5w1F8It7dWF#d$h96UcX)XKbk1*L=6hZ=A-$t_qs7
zJ2HK;i<zR1^5m#|PiZWSFNRxTpcw{`-3$E)tgg^NGYlZ};&OEvm2#lj7~PJ)gJ`D@
zG#jhiJtpkLK(m4bKff%C&L8H1W`({qddx>IT&96$<9w-9i@q4EW>&0TR98`jp-n{z
zDfCi9YeS6@PUCg;{ZPACi6Lhby@@nDEHsFZxRbmh2V{J8GcMwl=&IYP(nn-Xj`xj*
z^b2a%A<~q1FDHHAfW4UYkT1|>w?6o7syC5!v<acqz~eMsvr}j=)NQ&qffk$qCWb@Z
zW_S~rFE_@kmEx+7Wcne<jqz%wNl6qZ($W}-RvO5l&Rw@?l^B^;=1Zo$gi(x9Wi$OL
zY{G9+hcY0KbM!KB(im!xt2s#lmWtEHP=hgGbJ8-Yd5#*65u2-*>ti7!d~Twj<<7?K
zKW06`FVw?56HqWVHD^+N9&7BcAjCa`%@9Z)PKRd%b9h1QFA);^8*ZM(1{T*!3l6HF
zldyxCba0I+n3EQEbnt6w;RR-54Ljh3Zk}J6f>RmXAqP&Bk$KEQ`3GVRJ7}T<cGok4
z+4ZucgA!?hpYNiJZ`i?pI$%FZI$$vSaCUScy7I$9^dF{0s1hHegRRm5gO6kF=-{`~
z;uu2NOF!&@ZQ}WjDVSpmIy&&cjCp(%p*%;z4mgDm?m$t&9V(IY<k7)W;5w|ak3fh$
zhE3cn*aUDP@svs%&i+tGn+{%r(!vMKrA4F{PP^c_S=w|1X3?gDmp7yZXBC=-HU1&w
zU>tU0pTds!bp*eF9V6KL8Wim&MZ)V468?$}7S9kwWXUdo6-y_)%?^1Rj6Hf|@Di-v
zK~S`t6p`MplHLZwbe!RhJzw>_T`9dWxPaaoq&Gtm>FtR0_9+^ebtdx0Nt1MMoCbn<
zW3ZRr4oh!_BGOwX?hP#I5t#o4tMJCDD0FWb2&Oj%ze|t20k)eI5#GMs$k85fV=TPs
z6ee!G+IEfgTJ2kw8&r%K)dpeYXdWyqNSGaWIjle|Kpd}vkQmv)l@%8#B6|GA6G2E`
zI2^dBa?#>yMIDIUqCo@m^AsDtVWS7mIaBi#yegUMQe#yNdawr66g5>#*D@^wRK!)#
zb4O7Vuw$`URj0*miBtU|L7b=fCG-uf`eOh`iz0Ih8&ixH<qpddJ(qblj4-N(kc(B{
z_5ngkV4TRs2@wO^2m{3KECP$7Z?8v&FffJCF>)^$VXP>jW1#MNCZV6On@ym1eY;<H
zo=vy`2M~tQJXp`2A7jNZDFU4ey@-Sjol%LQMTSb~f^Y(zl^B^5#-J;NIt`bhs3Pt%
zJ+6ny_!x0R(6cwg$R6T*ZV2UWhT)28!<{K}?87ORwveY%dg6r#1=?QE9bU^&Py#&*
zeK?6yBMG55{B3{}y-DU0ctO^;yt`mrDS>w?<ZB^unK*{$66W9tLUM%r#qL}JZzIqW
zc$-9P5}c@G)B~ZL*exTlW=*3_M<QumHN(i>eaH_dKti7P*K_AMR=ZNR%{p_NmHW$)
zqzL5Budo_{+~?UZ0=aWHvY~I8A-ghTo3(VC)ySM(nYGP2dz+Ox<i*wq=YHe?!24Df
zY6XrP>$x)stG=b7P*cGr8*2mXq1;l>ok&;B(C|iyIv}8ubxZE>SqXZ=QoRDU)N_ZG
z06k#?${{>+hph`eL9gMt1WxLM)*$FLJD1twl8aSWl?fReo=!Ybac&bL^I8l|l?W^)
zL<aI9QZ`eAXr{<u_N1mJa+c)>QDk1+QG|W<+=+~I5WxfW67H?%PGm6e{=APNcCem1
zk-;3XcSNtx>+89bjV$V08Y0&9;)4m5433O_82&gfpr~E$L<aMqk-^v3cMRs!9g{=s
zhI;Nq#x{-_5zK=pGT3-B6T!?L7akrAh)^DblI0Xi?nF9b4bemdb0;#GPd2<%M7Zn*
zg}kOTgzCq5_`q?Y=O+AsVN$V)#$h$7*r>eKn^eaA+N63JPGQLH8JnT_YyLK6<}}}H
z*mgFtEq`oS67@NXIkD|4unSLY%TWE<<G-SiuOhSNDT?2NY)O<;6jMl)Qxx-=Gf_@a
z%tIQ_VOakg%9!*aGTQm9wz3sDt1VkG(KM?q+c7+=t=_8Wk@#OxV$8ma5vS!dXBN&<
zEW7M!S;}irSXeyD{RU7>tX+g&WxMRdNAjkFcY)a8#kmqwvuK@S`K~=F`D0W`OilF)
z#d3?3pum(ss+w4m6cZns$``((#tGw<N0f$xaply$@ton8vOfl%aO)%Fd-Y+xUvG4A
zpu^~5Plm~P$Dzg!j5x+PfMjFDaZ-m7$60t}_jS<ztLFVp7$Rmnj+*`#N&X2n%^wmx
zKZ&tei3t)1NX(NsO(G{UqFs%|%O&0@aht>+OFSU)h{WGZd|%>UB_`lZr{5%rc@l?6
zER)E`L)u*~agD@n5=nW)aFT=&@0Iv_iT@+<uM$6zn1uTZ?NcO<kT_c6Jc;EJ>m`0u
z;&&x}U*bWDk4ii$@fnHlOZ=<EI6Or#eV;^Qn&2EMkCs>{F?zb-8mYfr;&l>llz6+u
zA4_~d;zJVuAn`?spGrI~(S=`_%wMd;J@UADj)<Qa{B_K6$RA0W=Qd>rFANBeAwo`-
za;B8emGWRI7fP9<NojwPlrNF;Dk;}V`CC%HPRhHbe2bL%tA^?Gy&(NPB4v&SrOdvq
z41ZqAZ%O%GDSs+uzI>v+6W21@3t9<aDrM;VNc{jQi|K6<e!i3^$?%yH=SuxzDRU$<
z{j8NTCsboP-<JATDesmtM>;cnzm$I|<%gxrhfsza)7!R7S&%s(oe!k^H))UOHev4~
z#-V%?#rSr}-6^x2M7&)XDsiMlG5sy{WQSn<xf16~Tu4OxY9j2`O57;1LE?2p#1Bf`
zCGopN#J`=0_&<~Qpu|HGpClswA0)mc@f9NCze7a)PbL0SB44ghA4^31REgas<`5B|
zBfx1lLgE;SMG~hG5r3Y<g%bImn(=Fhh)+%rV!gzxCEiFx{5FZ-mH2%k;{TY4cn?TC
zDDg3gd?0507bU(T@eLy4zfVN`;}TU~e<0f>CJ^y@AX8$F#6A)S5aDMi5%KtlPMj!_
zKb<JgCBn}ViPaKUNL)>XAF{>Kev8EKNNkoUrd!85sM{$6e@sNYpGsLwzYhIVQszrv
z+Wkr5I}$&YNb(}aS9x87om*m>#6A-FzLnu4Bo<5Lh<(PNE@l1{rd_qfwG#OzlKO8+
z+%7RlM0_!wJHo~Ew!ojsa1v87-V+j^k@$+lH;9P;j+Fl<(Z=gC;`t;dOT3NOVT}E|
zgNTQrpUCTTe<D^z$$}+2@}2b47>$sMV)2Iu6C2N|=HGyZ4X!%kR&j=DCh!n*KT|?-
z{ES32Zbt7*`JWQS%?giU-=o}3mIm>EF2jE%k?-v3=Ou|Ji+4zdAC)K`rV#IB_J^bV
zzIz(~(S9m<^TCBm)G!d|i)alrh+@H;TE491tfrYnocuXN91MMkI0?@oA`)+&oGr6~
z2z$Pwqx>5p9+-I(B=V+5<js!QOCoOyl+$q%5m!lkT;lH~BDsi#Z>>99kPPoTp@nuU
zsEk_BRPtce19)@ijh%6k4Y8n@9cU@|u)3=ge`&Bat9en(H)lk5DPC%s?XvI+wU-Pt
zLw=OMV%SydXP4Qm!|aGZaVyFNo!FH~e{63q|G=?jKGTq0u}sI-oWGSg!HqB)82jZ>
zcD4LfM1!bhC1kU|Z^G`MMkY+Q(dEU=7Ye_VMK95`6xVfE#N{U1t{w_=x_6+GOQVe-
zUys#g(jSK%%fTwdVJ{X`eTP{$J-y|*fG||KSZH?_Ry6x6U4ySHunWDuG?c(YSk3vn
z7Ixq5q+X)S+k0TwX4CYXi}#(T^o-qTe;>e(57^O5wB0Lt>_io91&Tqa%<4DMkPFNT
z8RdDPxt=Es#<c(y#(KuRM=Y$rx3QX|PaTCB6ZPPT?dOop{x-pm@#&A(E-sYg;LPmr
zYS?v!He)aBjN>3pc+>smMfuwgyNhMG8KTSUK3`D^V8Hz0b|Dt#FWPQ0?D&C=cDxpI
z>CEmb*r7>;9Zo5+bY^$JWQW_;N$p;N9WLL(AMV~EyJ%XE&tb=Om_J-X#6mfm*297W
zr~rD}@mkA;b`_{UbGwa$T^01SV>lNgSUt`gniXD7&+0K~sLu0odRC9sJh*W<4^grJ
zeQ^Cnrp~f@{0FgmEJnMaP2}?7iFL*<kgOiOx*Lmz>+}tVAkZm3m6};QZZ?IJwPT-2
z=J9xkNhWK@0}--Ac|1b)DeRGBEM)C?)ewLh&f5<o<fN!sGrI|DKEs5p9ckghB7Tf=
zPJ|q*jEa!$%A^Q6L%h;3{Nc%5sWOFAUIUq`b-2Tvd6tgzK;nOvq@w~I()a`DG`t+=
zeJxs!2@{6=8)!Mupl2uZJj=?lW=ZAztaGMU)n=Vjl9k=HDJK8-Ci7f^M+%Fw09$+m
zv$?SaV(Bu0%~@8C2m&Eq)%DRC*PbQiFlH!yR8tCYgz3ME&v54eHo({6<cJ{9u(EH9
z?cR>e9Mp&SJM8aJlGGfSA=9Adct>@-quM@JZHHCsXE5pZV{C5wub|^VVTOYS<2E%m
zF}H8v^7BZEp=sA>z9chK$JJ3x9Z#E?I{p~N)bX;JspGRqrjB1mGj;qjf~jMNVCqml
zy=ObfIMQ~%94N_5-}%>oLB-MQRe#I%nE6v}^eS4r+U#%fZ}%vfEq=@qT9Dc7jB8eo
zUemq}R2;q|O3w*%V;hv7?-fm$JGDU-_?-reK&AUr4bJ>|n3b*BSp!NA+q#TZHN{HK
zJ9A<hiZZ*eJ9icLr!;&sw0~X0Bl>=KhWr+>|MO#&Wi}o4i&+aj&GsWo&LeXQGGiLH
zrk7=YdNgB~AH&`)jh5oRicYuzS?L?tnt2PTHkw5pCLF=A_1?dp8{eQ}JH5ez?Trl@
zwo1nDME$*gRBdc@Zakv4URIpEuKTK$sKbAt4lgU78<M6#x;Z3W2kALTz6{+~ugU+u
zxCNQl995fdaWuy}SWB$ibfa!l+bpemoo4RYn{v5Q9Y_}hCbchTG--{o&FGBSs5au&
zCnyUtLWCtwkS%0{2um_{JBKO3ILtDr9KE$2^KIVj*lxecxy!0pv#m0Y6>}C^8<joI
zo8xcVd*G>(z6BVu(nJ~royH_D!`G<n+IQgB(|Q%yi#mxXh(KZ*hl38p-I#@W*_=Ve
z?`j<GcQ$7GK`+th2H}Kr=ggu<1DG!sRxvv-EV{ZlKB)O!!J?vt#Rmg90Z@1ZESRbE
z>f%211B(HE=g#>>N=nSmi;7&JE7=+-3@j`z2sj$i<-qT4%=5>C5W(Bx1gS}Ut6Nwk
zwEC<*KdlpXruk#qDvFK;wgw6UDr&_i%j*l;GnBTy2eyfl+JkPya3Y2asa{l68t}F<
ze*DguJsV|g%#w?v+y?TIiZ`u$IJ2R1OumA-9{XH)<Y7nhGfMXT3oJX8UN@A_DcYH0
z*{1Ha$bEI2HRrbrND^TOUR?B}z(eU<(~F$v9~rJ#TCLlZoWlzqS+Jm}ImObvta#d%
zISopy&#&%IR?3S$PEmKPD86yad4e|NJZN4^LF?su%6lsti{1&?w{1<g<UF##vg_ia
z+XL#Z1w}tfQE#d#9?;-uqpiK?)N=do%ZmOUP%^frTX)XOv~K&=QIHP>4<^KdXd<?$
zzK{B1eU`nwzQ+?qB=u;>QrZt5P+OizsPAie@rxc$sE+pf>|;eu2%A)*w!7>u|0@ag
z{ScOYOhZ`C3q`F68#h^P_t|~EcM|IRBP{0yo2|V*_qC$$jZ>a)$Vs!G06B=Kz*=-7
z3v?g_Sw&irvW=7=nxF*1%)1#{W9FU=5O`#8PE`<iG`^A1q6Klh<II?LM9uMoO2f9z
zzjGewJ2INaC|aY^oUu#kjbpb@>Je+PHM_4Q>Np3a9T-j|2|U!GrG@RQS=0P%VZ~oq
zG$SxJuq5;Kqc+5KVeaPY1xogT1*JvxfqOyqQjq!gqgt>qU2FO*LBX7*O7r9cO`zj=
zBKbE(PpD;a2}SCv%-tEF<H!JgkJ9G>&~YSjeov5;=!6^%C-^*!x4M=pi-LbnX@&bZ
z7QTqK{1h7@T5h8lxq;?%EF6b1^!7oraO_yBJ|S5+ngt7o*Jiid%Dfm<zX{|F;NN%+
z{2S%3>iioKQ(*cxkbfiRXSvJVG48>m_O1SP@_@wLu~QRsFL;}4Nzi?TyYGOXX|+>d
zV#u09iMds|TuXuzKh$cImwg?r`=W^-Vi=@4q;&4E<N>4p;r_;ep9zi*@Ng{csq=6!
zUnRxJ*R#G2V?Qz0QKd${ssjvJdzrCL`pfJaM83X;)_u|J8<?-czm&8jKZ~@GFMI6x
zLZ|iIyYyToJl!qF*Q<9zb~pE9O5RU3b#?EAV|flv&DrMxkP2vFevlg)HFfv*NuqJ%
z>v@jE-kPP`;R}aRZrH1-Q^)yxim=x#NykSy@-A`Q@Iw)XA-vrV+v^=*MOm&*1wY8(
zIXCG1AajQW8m_!&>BcGVl)bL=gUs6)Xjr<j?fn~%FT6_fgEU<D(v-rBwk*7g{2&(&
z01Znm`8;fnbFa3ofBJP0FNnQgP2ygUH*M>~dw02DY4cx!NwCu%2Zhlu>a`sPM@Thh
zu6*f!a)k7LK(k!%iC)yDKWCONjlJtzU<j!blYGYHb{qB2l>V4|vwmYDI6^!!efQ*F
z+Sc0Ffg{8Zj*v2gBP6&vb7`simQ8SkSWn95VK;Gvz?ggipmjJUN65#*r}LCPLmVM6
zhEMyce3B!iP4Hy6PU%x{Z;Y8PjJuN02X*d^)B7av2#mYp^Y>pSpD^x<&+DCnBcyBj
zgmG7VwhB57jG*osN63ZSC7(vgP{|Q;zs{%8RR`qL7<&MG8X*VIeq9G2xt~G*F$`nx
zS`qXdh~#@%OVuqgq$u&(HRXd4MajE@qGb0*oMQ5@-!S5@IGl8vj8h$=q{ew$r`|Yy
zGm*{%#$9QqkH3sh7<a|zL7mP+uea0Dd0dPS))r+hZkp(o{D0?_Q|H}$%<qe6@vmj`
z7#(Me*X-Fg4OAZe1(ioSs5}C`SV86CO9ur)Y)ooQ_n7Y8lR-65OD>O?fiZn!`gR9H
zhgM5Ik1rvsfu4wv3RfAiL$jsx)R<IiwAwzpvw<-KyOTJ?aNbo}&B!vG_lS%2BqSu`
zuA%0~CSm$v!QOBZVvb14kUJ$I#9N&bYIIH+(g@NBP7y3pdAZYwI?F|vYa|0~6X1&2
z9G^t`k6t3?kuJp~ONmRneRDjh)nY}wN4peHPx0=}@xQt31`+MSE=ALm`vsGWYe0og
zP0<GTPVNa}iot!m_Y^E4IS~4e9^NlR8Is#QmqM>tLE-TdxLZt=Aw30!M;0hUP!NaK
zv?*R#y%=c)Hjgx$D`eHY$uF$_h$)#(zM`zQNvju5VujHWNbx45XaO|`NnyxHG6sAe
z|J)cNkvSn5Nxs;qbI4p{$q?orONNjwf+1vwU<ericb1EM31|>Ywy^rF3k)H<CE>?$
z*mj8_WUq|yIi@>e<6l!>jD+jrwV1?oOk6z_3?X_|e_zWER}UCMp3xaX%5;VhpT&vS
z_a6K_kuO@$EJMgwe$mR$tH#1k51KO`c|OVIQBj9`vehT_A6z09qZ|AnBfNfogdTx4
z%nvfs7r<>ef*)j*ZpRPWVSbSFb-Tx?TqXEHMtc(vL*gJCmzf`Aj4zEI`Muf94>H!5
zN;T)o3K4<ew`xH`${*o{UzbB_uvZl7>U*Fzs6UFlep<40LWRghfpn^};5TO75U`5G
zd---*a(zsQ_p!Wd5GuJoCUi@o=00k`=TYqQF-y--1fNH7QWC|Fu!i_NiUS$ch4?&*
zvwBj_MSm>!DzJr2jQ7%GA!NZ8GRd3397%4Hl6W6GC(fd^&h$}|6rkolsX<9g(lV)e
zPHMp9QPLxqnp_;1g3)Ahyq7Y^k_hIH$%%f-KM*qPCnpP^e}F6)PbR0OGd#pMGR2?5
zO8c1hI@iht@jf=42hSEUE7#OvM(L?>34BXW3H3VFpKM6T;ndU&Lqcj(vvMeT*d?C7
z-#_L93XZZ^9vX4K$7Vb<o(-m8{`QZ>O9CbK32yYB4j%T2r-Qd)PA6dp6?E``Dfn*;
z?%;r(;_1MHg0Ulf*uhnFaNHE!jlmrpuva`CuzfhnIP8GqWIUry!3!AN!2!F))4}-&
z<&c7~gL~<K(^(q9#hp4hC@s<vIxxZkN8orKG6nbQ)B!ujGl`GU;CPfa<$%@dQB1*N
zTug@|uxC6Syafk5^20@Nq18Nv(ZL-YuuD805bwkqdk8}8@34vc6E^Ir?)jFqX#@U%
zHXXb?D=i9OJ_l<&IYUNcCzibdy{rv(Ycqnq?88g<h9coL2nn*+p(hs+nJ0GNXTF5D
z86j^Rtwe7Oz80%D8wz?e6p`LmOK)>v%D%+HTSdql$1>3ygO}6WD(THoM0z_Yy^VzF
zEW;c7<Lf2mNGEz@@C<tUrSxVfBE7{q^pd8+beQ37YseeNLD3t7htL~ucr2-*i14O&
zKke#V@;%_jSa_Q$Ox$p_i4kO}Hu!XmAm|j0cw$a6(SHw}82@cdAOW0O$}%JmCXlzp
z4$E)~CXimDtlaj&ijmv|^W9m5i;jk;VglhvC@>ZfI!4w#mz~OUhzSJT6jkId7$DN+
zmSgg%B}V#oBJ?0qM5w?g^-K^t8gfh)SStt}17#Y{&eK?e8w1kt5Op`R2`>qcr35kH
z5EexGKvfy87*Ui38)le^L&qMoVqw?R-{_tQykvr^gK#n05(E18)pO?-tk4rU3I`2E
z(9@c0q=oWHugWIm^-<j|ffrGI%L_W}2)w%>D+`GWg#S5&cD(=uW)_qahSO~9d>f9D
ztG0UX9KedK5cY}0$_V?h3KQ<=E@l`mc%%)(idclmreMRP*ERx636X*0p;;jU%Lq(f
z-|CqtBSgliLSgiJn?Z;SG*U-K=!nZJ$Sw_$_r3L^rXhgzgu}kxHT2x+CTggRz$=ch
z=guow^=*NuxVePLWH|(Iq#mcOo;#7jZy;Dd1ZJ5IfxE>az)`d~#|U5Oxw*TZJG>x6
zPl$BJo1gA%w#nIk;jCRan@w=*+1X#u9o{R@;)F<NycN?63VUBYcg`0F(rm&7SoJOA
zm<||FG|L>!V3eg;ky8SvsMfc7lvxzH@Tuj0gxwrMWF}H!Kusk12v2zZWSn7~jL7A!
z_2IK|hH-`ny+{X}k5NcFyg}Jk&z;D`_^2U+_jVG@=QEZ9v4i#8iHvPLeTiTrMWeEW
zlC>5Yhjql~rHDAJc-Es(awjql8<{2|m^+cdd^X|pON2`vmV6w+d1mB{4bEo@Rhen1
zctG*N0B3-q;sMLMyD1`%`(Z*AI*;06E}HjDlYo5XpPwv`=6e;}&Nx7vs6{ge$Xl=r
zbAT{Zf7<wODB~;0tC<4iuaH9&AQTJ=kk7>aG{rf*Z01l=#CM?iFDPQtUyx790CL{C
zA(-+|(eAaT^%hNdo}&HC8WVe*g_Har_gQ1&*@k+H-fwlq=q-wa`oE#Lcy}8`|G{o$
zCi)MGVfqjLtQX85e)j1M(|?>mjfCkxC~-MU{}Dgdb7tv3@RQ(0)HHv#zAUi_`;;e2
zTr83IN$RhbxJBakB;F?RF^Nw|d`;q8674vP>BlXxr^LPzN%hL`DH4}TTqbdg#Oo#A
zCh-o5Pe^=9;#(5=s3g+G?SU94v9H8)Bu<eyUE)fKwGv5(%J?@)+%NHNiH9VTw3K#Y
z_&M-ZDSsi6?{gR)FELS~7;X-IzLYPJ$e-4<zeM69iDGy;^z~A1mAG5t9TI;cQ4A-C
z{ZmqYOX9l{Ik5}V;b>3dZh2hrjgkdJCjUUhThb4t{5L6clp(`iM1%*VoGxX)t7JGi
zjTz1nYLttlEIz+Mo+o9F{$==TDPJSytx|52@?I(bM9M#v^21X8m6VT3xm_ZOiI|U%
zr2MgzRa~Q(u8oLruax~#&Xw{IiGtn(cH^ZyN!rblvY_>VKSApOyE>^~C+!5i2f_ut
z2f~9gyiJDhlk%NX=8IM4??EX)E@eJ<GQa;L<+mihEA^jC`3os~(6;nLI$&ZSiNhoc
z8V~$f<bxqc!gCUN;%p+);oCaW4_qd3mBcj?8;G#~j>Kk(JBWzChlu!hO1w+ry%GhD
z2jU;5418K5U*a-;yR>^x;ztrck!a!hj(G7B{Sx_7g7JG0k^Vr5gC(Muq0kE&55%8A
z88}<wMMT73EbUfGtdqE2qM-3Wye7)P9THoKi2prlw_oBt67QENXgm<_7-b+ysfjNT
z5&t!5_o2j(CH_OApz(k`2(v`IfJBbiXZ)T-lz))K^CX@xQP6nA=}*{X61a$Z-~x$@
ziSToov?t>q{e43s-w#tZXgpde$K!fJWcj7c-viYDLgH^E{!Zcx65o>eE)nrRl=9~i
zV|cxSpMb;+iG3vwlQ@!y_+zC!N#aEkmrA@$;uR9Fmbit8_}`K84vDu(yj$YWB|awc
zn8as^i2s6=Uz7NEiD1<i<#0&+0k5xK(4G(z@WMr2cl!~s;tB;zcKSQn2P@jZxgh^A
z#tIuxm*(GRh7ArHapgb5tQ~mv_&HO;wdZk(&r1A@L_R4qT-<{a@jiqyhF6Q6BL00c
z{4t3~C5mU7Q^Y$c?T$!%N#e=U`K=6pLE@iJV;}8DytBh~N#q-d!&I~eilUH(B!!4-
z&m<x+hlq2n4-w~(VC#S#U!J*ve<3E}&5Oir_@q2e;>8kuxE4@<3(gVZ2NI7<g!_nP
zNQ4v?aBIYG_V7ZxuCjA9ATr}3d9mP7?!eB${NKPtqLwtsW;L&sq@jyma-;0paYpot
zHiDcVWoO4b&??kn^fEfiZUv4d-ru8_5^2YF<#GURXg;HmU9n8Z)?AK$IF^kt8W{WK
zQFa4ihon0!E2Hd&!>$lzj$We6yB@Esc>RuEqRabScm1joZC4M4xg2kzl1rnFAYYFa
zr)Ovx-W&cPu?lfmiv?BRft_O#?6RPzol$Pu-Gvp+z6v0gD%gcy0~t!-A*|;7-4DAq
zqj5}j(dC^puxqRvBhS@o5>2keZnVFQJkV=J8$ph?^PqvO<_ya?PXf(q?;y0BSt0HC
z*~whbD+VjdL5E&{xNL}p_4hVbbM%3u^jF)uMR@x;cFq3g!;bOU9=t|zp&SQiW`9dy
zmo7phH)38Bld1uB#&M7)_4F6b&d~_Fi%s#2-RSbZ4Z8vaGJm)%iiQ57?fRYHHFl20
zutU=ce>kPY(wV<zlbvy0>&)(9*co?RG)u@|G&{%huw#6d1D6o7P>yEjAlt`q=xK*X
z2(i#Enw=vR2ik?u(~jX>i09^?mp3R(&XILGc8>D~50hjbr)TGQPp4lBv2%3i5ptHD
z<4m)2h_*Fv%;%+5`S3*KJ>|m_YfQ%E<k%D;$0^sDWF9p)m}GKr>@mr_THIoi$)Rx|
zLUt$*MaVwEJY=ZI!NGIYSjegImLUMisquM)9IH4@1=R3Fl@uYTD!m|6bt~30%9(-b
z-!ZcHOA=-b#7r9HYnN7*S5+=rQn`ABlDkA1xTJFNnoG+UEnd93a_yizL#|%2bme)5
zuzY1j{%}KJNd5>zT3)@PGJlXl&(f37<Qw6_daxleY?vX`EUIAWpkW<<JD_x5hv8y;
z-iX38%Wxs8|17=5S$d2AE_#baxF=hbdDxz%w|L98({hptKsy<E(BbulegW3GEk3Y`
zX-11yu2@=qY5BC3t7{f5A84>W#EP)-l}i_`SzcEgQa@)kPfZ$9uQqGTYwK25uedZ6
zSSA9OE?>E*uDrIgZq2Gt$lI#WhUE3t6&1|#;x*OF>#A3T^uN>Ohzjd{pWpbV?b_Jd
zx+Net2!%hdMkRSzU0+dES#ep&qW}8Z>J63Q7-{SAF)>`MM>X;8TK`RX=D02N+W$Jl
z7FC#fO0n3izr^j@_M?uJ7SwCYSFX4;iyO{!tutC!pJYI71TRJ+KL@-jnJoN;WmC(i
z7S5VfK67?a(S(^Z@zpV;DlD5gd+LN~v&tuwl}#^G>cb%yOqeziadiFWuzqIA#S_Y>
zmdu35qDh$FD&%Tf;k1%z#mc6zW@gE>iL);#EK@dyb+abSoK;?2SaQMavI)utC5Z=x
zoTl(2Rcp{}aY-mw{xC3F+$!iQl2Ek}exlP=FmUi7$j=G7iljA$e2-wHVDPXZ2>y*4
zo1NP)>GENNA-tn$+qJ}G<%7Gg+;6%2+WoP6;#$@R>}{`MU^0j)jwx9Oi^jH>WLlbj
zK5pdGp0;l&r74S3tc_}u(yU}DJ(OH^mvy(cZDg9Zvvr*3n7wuTIM*=@L{pTkyagQ6
zJgMkVazo&v!X@b#)SP+SxIZ7$b{>qGZ1onY2ex21^TFgpMF+JKkF!W=aW>SaD;UtM
zU^sn4y4q+7-Z$>I$b)nL2M?~A$mctJJW})27qN$C#KIpgmi^rDF^)^AsyvedD-6wC
zm$1Aq-Xf3~2nvDETwzhlFl4!9srn<E50f`LwVT9{<tuGAhuu*#+5eQ=qFHPk?QtBp
z94m$`$7t$^Iky$(U*fjdV@f})%hfj6TsNn?zcC79&tYmEpMybi7MpwYT5Y8*{gwpx
z6}HON#ae=`)_%pX7hLWYoPfTL^F}*0F+lHh1I>D)bQa|i6zAVQ&}`<)HLEKs=NIE*
zRLLt^@tPGCb=50Z)OPaTSU<HbSKjjQTec5uC%HoFU&z>W+8E5xtbJx3z&V;NVqlkw
zIhw~O+gv?tF?qIhZNvFCe+ovBI5@IJ(?({P2aVW9Yj@V4Z%aJ~L$DIWys{eF6odSX
z4iIN-)X3Mkgc*k=4^93O*BtyV*x4<L^T~Esd3iDx#&vR@*g}Q#$?^x&e5%az$-V&l
zjfUMgMa6uwv}=`iq4{KK_cLK<%qRO8q?f5Nj~Bswva~!wedK(yRPz(9OP{;-pv{}e
zgeYQI!XYWTYuD5$>ch79gwJ6+0;?O-2tH!-`51p5WsLQB#FmsqnXiUJBO@L~)3fwf
zVvWf`C9(K*Sg*$Fc>tT65h6w{#APG+Ia6>PkAgp%6!9-Zh!4G5>jSB)U8(!S)>xQ@
z!o*EiTd&cswR{UxD{e%`>cYf2%LR#>3KNw_AN$p>#cLqzNv2s$_&0W<_97GdhXdSt
z_%4$#a?po5K-{bE=Mitw_q{|G5H{F`7rwMd|5Ab;+_W$psK0kYPddJSlEGExU_Ex3
z5!)Q3C<PGFSC6m)E4uN{C(@6p3m;uGK7s`@IJ_94=vUk^5eD)_8Zt<TjLA1*by$s=
z^|&8tVK{_ugo&j9TRnfXbcO!)g{sK@ob+}zR#Vs9e+naP&S00quW@Z+#xyT7962!)
zpPDQQp^2F&CWIzt;%V#S<-zv_Hm=abOfLz^n3#zYm&8scX2Nt4nlm&}Qwd)4I-@kE
ziJ3gc#7sVYVy3u%-NZ~u9VTXqIrYR$eq%-^?@8ufa&)3ENY*Ejat(<twL40~Qpf9a
zFX^W-&RbsN*tg~di7&BfAipB<pAzx3BlK|+eG+%dc)ug!h5ge+d@$jAe#(E5G8>dK
zd+9OUM}*u>%Hnwha(^lF!p`u~QpQ7<kY`JoBM2G3T*@1z%<k{h2PN`)&-C_5`A#X{
zC*=pF{FIcBN?A<3gWKtwlz|**NIxG)nY{_Ace5UV$r95gevjqFwc<7+K7iaI%io)b
z6}=t+e6H;DPE7+|VfpEmml-{ZmFkEKieba65}WM|e<;TRb1zdu1@q=k6b%l1N6Mc`
z6bDAUoPGkQpvWoWN9&K!9yu4`KtvIx_7hRD(F-r2oh@h&@p0D(qa8nXM=x}#*QOrA
z10@S9l2&jt6$`T4;lnUHJDuN&zckpI)qjJdbLcE;$%SmT>w&K@y`pR=;yYY~-9*?`
znlmip;JZqM-JNIyS0{EQ(vJ1Z<sMW3Z!N}RM41kSIe!=7kkXGg-O|`EkFvW2c7|`m
zCvjzzT?Oo3HXF$O=<<%o$-;|3^b%d(l{hna3PmsVP?)1{M`O;5HiCRTR#aJNc^`Ic
zce;dYvEXp+@L~9b$qv_pklkI_L$j}vDkUBVQ<)){@DTRR`CA0L+sz7T8(rR*M8xaF
z?#U>B9-KJCJF$!Y5IG)S3)jJp<vrC0+6VD9v%k!f8Tc{8Tz_xEj`c-<<`1CJA86l4
zV7l3n+>ic18-tsb(H^`4a-sj|5435pyI6!qZlcS(26hE7Vg68+VxhliyL(_~Tyb&g
zh3uj~ls*MJqr5n@Lw3<0N}n<LGcIS0=f)S%LBq1bOXv&eh^(wUq1Ly<h71u>{@|hc
z`WMsFe*q2TiTs4VfM)WLJNpInOn(6#xVm!rK+IuZrymaHt@(`nSA7dj4JF_d&l!fu
zZ=?4af<RZ)d<2QgZ%yHv;!yr4LiQ=IN5~%KuMu)g#7r(4E+C1f0`gmER)m})`dS+<
zcv_D!g;SmqC0_)Ys*7>XoY`-ugY&=qw^RL7>!KAaR@N=ztE=4H#j6*ssHhU3K2P~k
zHT<!ZpF2DMsQNGXj5-uQxE56|T3lUTy`*|=NLXI8W_d_hBZ4|Ueh$Vh`OCgcKWAyy
ztjd~I^C!$5pFe2$8UEbL7CZa7_3Y=?v!7d6*Uqo2T3NHGwr=J88LL+=tE{N2oi8R#
zC?Bfh{P8nq%r99{u^g4v^@$4@>Ey5JyEbn_^@@u573dIFQ(IkIUa_)fRrT`9)%bF#
zHt=Qs*ZbTmuG#wM*3b1%r)NL6zG=hf*0*ra)PJd+!OyLt_P^{M!gxkjG~?Upe&p45
zN5_w?)JJ}7jr_nG!~WUN$PcWZ&?nH)2iCAE`U7h?B=Q4mSReI)H5_1kU=3@+A6Ub>
zs1K~MrVp&I=^t2Qjc=y-z?zZUFZS}m`S?isU7hkjHuOdHr{aq$jl~z$$Hf=bSpAFY
zVfjV%^Luvf@3pgM%aehOmdsrxDJ7ZT9jA%!smcd^{+ZG8L(u-mHM*J|?QzYn#!Qft
zX9P1r<eUNA3o7fZRHa?X@<A%d?Ad}ZrO*3<1*sV=1pyzdsVhuX`r2OP{$BV(x7&85
zhcB3wT9DeawIMa3QR$=pQOQbZ%nddx&gN?ZJzLAt<ASc8&bBmAgOiB;i+1fMN3%__
zZ?o*SG$~n14@c{E(B=QC{T0WMXZlnfN*+}8bn=N$zBpmMU3=KNPkS6+W}B+0@9vW!
zN~^k)-**|Zk0FY4WM^S-i7-!xFz*=e(8Wme`gXh%YVKc^U1i5xrhsxNSx>nkWql!2
zuc`v2dv|b?HCp!_eB2#8l&rQ!TI{0*MuMNp<}G34IjN2JeDBbHRXHLLUgRNFiA>|)
zmkXWpTRE}@edo1o$IjG(gd+nuI0E&YWoj9t{)ctX&8W$I|LDQ^$%?l~YjG~r>CEjQ
zHMcj~i{o}Vf(7Xgd{gH%3Ca=2o7%3-Am)>3$!y)4T9O{uVtvusx-~Fv+}40ABfcrV
z&D9bY7}njgL+PCvwDw5|D#xCBRqMf{p&O1Z<>(Jz&MNlg`5U_h6LCc9Apz_KS|;P`
zOF?RKBaW_{?K>=(JV5E;xkG!zjn#=Yt7=hIj^Z2~X!CBjZnHEeHQJgiL3@=oh`9nA
zKS}oN%X>TtEj&mWr7%4urMl3AW55PoD$tGaR2+@wa5wZy+v~|rd6Z`101t)BW7G*7
zOasuJDHT*DiIntXI>MW@W{U1pcw>spC39q?+L<3cRp)S~+E8UPrP^5@^;A1ApA+R~
z9fZn-dZBk~(359H%X)@e8og*=FWPs`n@O$7L2qL+Y3z^Q-tG+^bmTw7T2{JS8ugmS
z785S$^&OFOS>LSZ==4}>=0oWuAGTH{Xk!kXtB=^)yvUK>rsgv9tP177)0%#{L%5!%
z-ck|y>Cmp0pc8eVx2_d5{(9;3m|03k&qi%Wctz=rQbr$ztZiFsQk!1OHyrig_z0hI
zJX#EC(n1~+hO`A|qbE<pv=Rq#4*J{dt@^o>h}KF(Yt_7=?Q-m~@3u521iQ)eM>%SJ
zIlje}alf)Ppk-&`3gBwa#KarUX6>e)3eKzDjwYPRIJcZ_V4gbq*#E*+`?~*_t9JO#
z@rVDlJBM-2UW;qCt5xau)vnl%UH095GQwBtSX`;?yE8FSMqDtXwOMHhd|R10?%{xC
zhi@ld{vJKi?%V0yhHGt8k~k{jMbE7N<U6^=bSJmqI@0k@4hz$ryfd4(s%R6wlXqsr
zyLlfxQCNR?@QIGk6aS7}FbBp_@pbRyn6f4#zR^}}-;FzYrlZk`tyA2|m8|ZZ_ygDZ
zciza#NNBM(X*c2euuH!>Wa3Did1Qy<-uU<<#?wQ;sHeAc@bs`2PY;=`JDj7BWLNda
zeOLwETlfjcc+R-Asvn;H7&<)kjAn%01`<3z{dFGtCPMlA*LkRSw0Fqb%tIZXUo4p9
zCM!c+(=)A&JC3e<gD)!44^V5wS8roY!N(o^?!dyW=n+Vv^wgaJU$<G5AH|?M;LS_b
z>#cfsz-^*CU<`T#+Q-+TFJKHh_{Fm?-~*V$WMc;BFq!yK#2hBs$%AYI!LmK{`}SUG
zm)pG?9<<NgF~#mHef`@O`{m`&X)gQbveBAnbXot3-VeIF5C5TNZ@bOya3^Z&paYf1
z()wKavzIMTSE9G!`ZxcfT|RGPTA#-rKYqR=d%1l*rohlHPhOVR=jlqJajy|Nw{=;X
zW~;1E>w_6C)<1d3ZXI^(Cg0?7JsuuA-Cdy-7Zf7vk1BTO_$iwov9B*1-6OWo1Lw`o
zUhck1)oi&3-J>;i-Zo8j1n-zqnCHm*Y4)<Q(>1MfYo4p{)5m`Om)(x;kB<I9!Sv&!
zusiY#efPe8Kg}EcefP>S54+v&^yQy#`HBDPDdU#??y+Cr*YCg!*~{FC1Mkt6&)ev~
zI?q}7DWm>*y8o%fjoR|$W&W#|Zd&%c<D;bI${qo`t@Ne3KwV(REn`3H{&0_n-4nE%
z>Z=3p?%F$w-CC2aIqkKMnk)5s8a%(U59;ZjmzAe0WIbIW>giX<M`G3!y`HXMJw2vt
z!u9l+W}7=abu;Q|qh3$;%^MQ~YekY3+6D7AYHuo2M%vY3KeDf>sY}arcaPhw*&f>*
zZlKi7p$6KhH&E(kqk%R$&a<$AQa9h%-)NwXXf&gNQtQJBqk(SjQ6m~?0wz=$mG5%7
z4{gr8)ICo-v3XdvrrPUwT<EsCz4@11+KV}6|I;TAX&dHkOclA;HZUPwr|&(#K-ZzT
z8~+~UQ4lVj%RSz`Oj|N<;~0EZvnXqMVtln}3r_vQsgphu;vIx4`h|Xu7almxu%H9z
z`Ro9yq3@;^gYKV0HL!v^bY6d7QWCm#s)3k+qq`69tGRk>o{VH)D*A%j3!v@?CikHi
z&b$Qj<z#iAw)oOZx$nmQOtC*evkjnNa|DKV_oc&GaSF}=^e-LK+h$AfrTR2mBBH3h
z!Bei@)IBNLn{JEIv;oN(Q|Dirp0Q~D<=9LrNwXz@-+jOcTTE=$fT@#8yy%^(Ezg12
z4K|m=#8Pxa>^A_`UZ2gCJ#gUIbnJk@y}l0)USvaaUMn&k6FYcL=_Qb_po0q*R$j_|
z#@6?d>D~}#+FXI5vBJd#Imr2&N_O(VSX_fN+w{&0f4Nck5>w&hOogA2qKyjJKsWEe
zvE@gqYC&>8Jt=JiGlMj>4a`Ys=R!lXIGmj&Ik-BalPxZ<^2ODe>ty@YUtIAsl(BFZ
zootcePQRU~Bhbl~uc(ZLag9#4BNLMLLtl(F+{t#7FTeo?>!@UBTy(NUXI$DnBJK1}
zwxe~sc3~$v*^Wu@(}evcB0AZQ^`+6{Eb2|2Yzus;RIkP=JJ}X{6PeD9QiFcB6Lrl4
zLNk3$ouW?iCNdHBh;oqxy~LZqI2YrTb76*Rb+Rt|Q6YkR9*p8syndRHcuT0@cS<0g
zDspYPL>Jx*;uBtk%WqSG9=lV0KISbCeMwwkXP=ssL~%OBij`|tARki$=~Vp)D)-{$
zmlX+J_gv~+Vps}HdiSU3!-sp<VhmKgY$k@MAV1R*QojrRxe<C~YFb7w>Mw}UgY|q`
z-$B%0MZFv#p-%UwuvLFd9oXH$qFxs7V+jsR4bmw~3Q+T&)F6ejv`lI|_~h?ehd49i
zy?npfU&x3tGtp1ELCCP5nH-?}7s^ayW?DMsSkcv@4=S*$os4r~Yb-nh3lrCy`I_fz
z!))wpJU<UcBq(BkDfYt>3lNE7tcrq9!&nmJAa9@EKZ_kG3Wq~4J~1llK<pL`8knD_
z*f8ZWK7gMyHBYg798+Cttcu==)_|I#rfTV0re%Q2(fb%6s;F?PSS(i6X>nWPRKG}&
zmvQzMCL&YZ7mTQ@(A5Ui&5bH|R%1ngpU9$#02qgsUf4q?SwcUd<d&I)l3+fYMY!m}
zgdV*(v;+$;`UNi;hW(Kulv}(&M4C-Yh)h@C(h;@7Ol}4MK@CbcSvoVB&LFIaTSa7A
z`gWF{P8G33I#t398^*sLE8+`m#y-kMh)k1)ccU_4XeD+G<xLwsqY06Ly`W)f!H~MI
zzGJb48YW_4{gV9)%I)>siFCz$9l#0(T*9ro<?+qjA^8{dgyG07JRIN59lRi=o-jkt
z#qrJD*@P8(0_#WEbLU#D&=Z)r&?7Ce1hLiApFy|~$-<P-EOuuR9@e!4UfaRPOCZM!
zs)vxNXRo22J9_qJ5!`x?2<MC4Sp?P?5+UeWo<Ydgb4j>Z?9L)E|F9)6??_tDx1Q@^
zI5WUZP56K8eF<Py#r5~S@4h8@*<LoXhY$iHASUdt1RjkdZUhKcr~yeJC`*KZAevx{
zmRhS}H3<n=#a68gQWt8i;=U`m)oNSOwrcH$ty`79e!t($x$oU~6Ez@M+mA`^oH=LC
zoZ08zH#2AEWSv|BeKvL#0m}~g{iu-+o#0A>BAwum8tGt}qFLHStN59E9<~SR1l-TW
zxB<Aei>GD-^w8-f(CMtQi(ARC3moaU6MZkzMA7iSsfi92g0^*0R1z?t;;<#y!Sx|a
zy1ph7NXuHKT9$4vRgU(us>#k2Qq1V2y{u}AwwEf#$aEvdRZVsVz;8#c=ynS3gyT6p
z_BMXH_uv83iY7V+qAqMtx>+~cKHcF%_uY6@Fgjjxc+y>tf>NGztiof<q<b!FMA@t0
ziul0&6Fe#y9d9^1=~fk~Y(Iu>I~d*dcvLVtE^~O&{hsYf$I&P(J0#tFJ88S!;Y0V`
zcy#vQ_`u;wx9kr@8_LCF3#2=!Yhpzc9hG=&Pr5I|qwN#X8EhZAV@H+2;NsAX`1dr@
z5$pW`D6AK>XaaT!ZF_wx%+@A4mZHeCtvkXbg3FnBZ6mSl5&*H%H-Ld{6J3gcM;;;_
zmp9R&o9Glr6TRHgM5nNca(LG^8z$a71dKrmp&t!1^<6wj0YPjE_|nlSm_QKgNp{8q
zakr~3$R@9Qfb_fDo9w1f4{c5aU_uaTdlMbeP?EOo++M2;4+x{TR#BlVHU<0~d{3A3
z)lGE7dS}C%=Z+$(mL@u4y?Nqy5AEIDL`ST5A-wfKcRB&j6vrEGEa4VB+E&LNf=XD5
z1fZ%2ev3!jlnEkHn&@ypfkGSbAayI7=-^cV+UDVgicAN8dTLu5)k@W<Zd9>NBKW<E
zjkb<0GO`~HsVzE+J&kn4=5Qz|%npVqf=zg|{fH(K@El2P9}5>a31Y=0bfF&8l`@P!
z#TbW=Iv)TQ0P)Rc#r26xPY7j&vnJ;J?Nk($$EM+X&L7Hp^VF=jP7R4)QYS?htHiM4
z5>k#wKyP0qI?>i``63+_x5f&FkS=ssFeV^9=#sxCL_xeNQ0W!`f0j5}<nx3`!aIWh
zU2vt00)M590{=9O59IGb2wW+n0O#*2;z}6>_;G?`(ogX#Wfb@;Wfb@;Wfb5Sh<~H-
zUoLpF;F|=$M(|q%-zGSJ!!SJ$2);}37X?=b#=@VwJ(#}t#oty+@nR5S_&7rNrweW?
zsq_`RzxW?5_&9;52z`d&wSq4b{35|u3%*|P>jb|+@Vf;6rQnYX{<Pq)3jUhle-Zp2
zf`20TXM!i7ZkewXLgXt?@ScKS%lgGelb;gWN;lv?j5r=>41kkAL%aOtP6pMqlA~L|
z?O6$Dx3YN<lWKkkS?LB1T{UcI#%yMcA;b8d#H><+EWt}D%{&1ZOw%XG5n@nKc)q}~
z0%r-NwiNl;012NE_*a2EahUX>0&4{FWZxiuzx|UC<Hm_d1NrI%t`f)-bV+|n;HLry
zVxS`ZM1j)<ZWp*yAWzIDUlGPn!g7Jr1@a_U((e@bjKCEr7}9wHwelCplTV3%EHED*
zJH*Qc)(C7Ac(uTX1ime>2i}bghpj9M-Xib`fo}>-M%|IGRNy3mO9ieIc&ETu1b!-T
z5E?JTUnB4-fo}`+qZ81-L?CKB#_&gdR|eIKmsr%0Z$61G1F_O^v<C+)e$_H8f4<Y8
zId)Q(V!K$-g}glQI>|Fozui%mx&r0imyx+l8E~h(+rh`d%5B`rG&v|gwsE%^2Lj1x
z9?JO8#hpFh7JV9gox!W2<bkY2jP0&=@y!Gu%gb#RfZ&w32z&+33X%Zs{5I#}q*Xgn
z4x#S+J_n5(4t;LJuQ_MDANIsohnopF=Nix?BW8S2R5=HOr7~#pos^}f7Rkx6@I#R+
zL%!SaAUXA#g7K`Vd&*KTf{%U3ZJq+bnUBN!W6W_g0e=OLGx%rVD@FOS2){@P>c}Iy
zrv!B-_?SP+!*`T2#FLRYXZp?tUw4$C8o|f*LV0Ks%1~aZOWqaWJ5&6fz@6W>!IupN
z%0pLChVtCXO`I&V^TD?q4RN<}Qylp0^l_}9A)osc$ZYU2QpQVv8batm4J%dJP1>?`
zph(noZAWyVhLsN0I#XY+1NHY|Dw>E6)S*)#<xIZ%#b?i-F|T%!ee~W8sIJT=O6?^%
z0MI6BR1W8Ja!^M_<FSYRsWOkTob8^PPiMh5N_+RS1_w7!fm|MgCmWYJaJHHsIdEz^
zZF1o3-9L8VJOz?tjcusubgzv7TF@<eG6qjqw@TO~o&x!njVS&Eg9^^Jq2^N{ni<IR
z8+syJb67^M(Fguyxd$(mgR9BJYoGpS4}l!<m6Vc(j6K*&Nhth7I!T9glK#7NlBTP7
zGFNiV{oA*J<-XeeQ!o0T(@Em!t5uTTJ#+%3ect6mmSLfF>EA;KQ6-6m{}nWnVik<M
z?Ra1NwsqD_B3-nXtVQ;jk-q^k{R&vu{#Ts&2$iCd&^Wr*OiC{~JoCH}a9?3rmsr>y
z)mdAKM>?wGAYXDG2YHX{ILK%9agbV-={H)HDS9~M-Aa|o`1p>tt-V`|H%`sYZO`kd
z$*C!9m(w3VeIvL1Cg>M=oBeA7yS;1t&3VvO%5BMmu2L>w3v`vTm9A0(u=2v<wr1!m
zCA6%_&23weod9mqR^%G}e80<Ut1N7TEd03GZ4@Q6emgflw;0+d!PUm$&{gUcT-~en
zN7)ndy&L^)#qDW18TfrVf2X<LTJ2e5G#h=bmKE5YYV?{>b=fwf*W=+CRq@``uu<Gr
zwSJokJI&ia?CDcI#p?5&DR~9=Z9BqyT-dkX?DMzq>?t1DwNpxZYHDD;ujBTLLEaG=
zflb4`!!yng56TF19FZ|Ud|ytc_lS&S&=!Z&GU78%3g3{uEPGbPlI(KqPPK}lSyLX5
zG<>_tD88m@LU;*I%AA^CUikj5J*lIkCt8~0lH<Z=Yh1kvts9<XS)PwQtQFpk7F-s}
zuDsA_UcbxiC~nDXEzd2__qO<cR}Ag0yw;P(tjI3UkHh|6e`{XbW!aU5IBT<aUaNI@
zu+?~Z<QrK3+I7t9{(`*L9|V4olC&ByE@d@J37RxUYmW_?>x|;S8vh#Kn#48Vt1^qf
zTjeS7P1%v3(w@97ey!2_p{ggVHf=L{zZ!nBD$hG4Y^;snbl0{X-s8hr8`f+a<n0m8
z*>K~wKHkhQ!^W?<W?THmd~XJ@=fXd%^1!~LD!!)&ejB$9_ZEgTHe_rX;LXd(UOOPe
z=r{tUm%e@&?6md3GE&zM%LuIxbQtTiJJL2S4u>|K6}~kmOY;H0sUoXmP)2IU{BUi>
z%{h%ZM#s%Lf%Sb5K5KnRh9BXwB-|{7%W;Iu=@ibtKEC5-<YZ9T*Kt#YO2g)h!Xq+5
zo6ZmaJtw;(9a!q-<>9|%|0}z;;xF00wN~$ktBiuR$aP^jabtVM5ac5b96HSJbFwz3
z154d}VK^`6z3iD4c{zz|lQ&K+OkQj3{PtVWvsoQz^>6fTN^D79)89yf9>$S7liCy4
zg*uG(z-s?m--dXcsG7LZ==+l?#)g_gqwg(K;y2984{W-<!a%BKReX>W*x=t}Y(6dg
zL5_ce53VV2Ask$d;T1WjZA*nNLFKlog}>dU<9a;xq;0Ela_Zw*PlO*gE0a^hW?O3g
zZ@QpPsDHN$>gxI(U9{B4&{B;8vsr76^=R?5dJ1~1$wZIMTx0Bf@lCVC+6Yaq)mE=y
zd*Yb$cgD5X<iD96+?-OLw=t*O(FzT;!ggzeah1^*JJ$OhnEvXI^jCkRzxun;Uz3o6
zeebQvY5N(GUfPCU>S^OR=55X0_;_}B%;VV!`01Lk$rv<$r?CM&ui3LEZuNm2pS+R$
zdL#Mub|b(0J3c{|03(i7;c3VCR2UtfjG}yM7C=|D@vX7>!Hwp6jxoiUugpVRKVs*W
zz?Kx0Z{JI&7>7MOr7?Un^jypHYcLw-wQq?lfY0}*TruVR@ZWMw#q(KMb9q2F`+gAC
zeikrK1dH!!6x0;HzU%ESTB$vrh73<@W&YH{yLXkU833LOywWsBVTA$jdKi4x7@k{c
zT}u>Z!WZiTToLdXzxQLeD|7+ACr1O@x&VH^Pw4_A`7ZQ_s0;8^L>J)b$@`@XP@G-x
z2y_7osSB`ZXE4<=`(#??s9Q6h_NPIIV1Dudab1)=@V9}|fIn^QiT?RxHy^i!dIf$^
z{fh&)eLr}fHKR`;=(T$Go@@C|`c~dW*loUadAdJo_!fO6aj&<0OZ*q!yH`{LYOFh(
zly1Na&<z-V%gi76msP()-GH(Ggl@n(tsAflORs*b`byYK-@mpL`|FF(>D{CFoYKIk
ze_PhEaT(8KJUcjm1ZL(f^q;GeN>|goCDp$XYE$xnv74iA{{<sFqqaD4WaYZ?;jW~N
z-R#MJza`2Wxb~eW;=dp;Z;4Y<u+qOgQ2jwL@zIkk^T8L#k2!r*L(Unmo$=bY#xdE0
z?g%ci=JW|zS$_Y7x8wZ2APc19yf1S3FSvKFs3hFhWWCThb$PJRy2+gTv=!%H8W?+{
zs;&D_TRx=AU0VaXtgQidZOv4*RZ!By@*VSOY;EbJ`Om+1uP7(fSlgSRo$!fqT!+?9
zs64vgFN1~DPPj67;F=6IBO*;k62S(eRTXNiJJ4XPCym~7<AYnNtT4^`hbSwo`X!YW
zdheLsmpOs50>n^RA@3sp(#m70m_XOOC2kj#6_&2rs@teL*Hl`VW7Q1aGQoVrvkxa`
zPcUx@>=XM#`^NstzOnDwH}?19_bKgfChQaYhNOL9AB&YAkMRHo%>7gr+5bt0&p*?o
ziyZ;{O{q^Ff43Vak3;b!MJt{pX~h%hg?z5!NqU-AJSnrxbZSl%BqSsyBqX1ancFM3
zXYwYfRLn@RdZt^xVrr#8;Y1x)ev3EVd0M&k)bjCK59Q9L9P0%m+ZX6RkcuchV-!(l
zW`;s(p-iQUQjnOGm5`W}kXSkZpckI}d^+-aX>zYufVJYegk)c8lP~@>sIZu)6%`-Z
zr%$htQdOCgVr3Pp1ikEuNf2^!^+m@jpI>+K`LX!C)XC=>@p-Y6&vh4#*J>{>H1@{$
zsMKE0XOSUEy2z4rktJ<H+%r?G0u)&RG){&=zeJ^DMJJgbUo>9p!EA4$BFra7K~_nc
zQiM6C8<mk9sf<0i&eoUU%S=RA?6R^hYm&;i1C{Y4Je6k5KeT4dF=^C{L8`Q7OkX;v
z8B^NHakQQCSCLJJd@ycql$6(G;3L8`dCja$ta!plPn*1`wwuQReQqz9)_GgZeow4$
zxx+SG8ngn*pmY&|0fm`D^9KD<r9v=hL}4bBaTkaccw!W0J^+7=!i?s7Q1~JWGvwP%
zV!c+F38g;)tSf~Xa(1CGL$Xt0CMAvOaVpGcic?`GC5@3p6=qUG3=>tD(fDonf{ZB4
zq@<JONDPe;g_*28lIlsa6=t~MYYz!pVTNft8BIVGW{93kG^#K|(mIfw3NxfR6lRG2
zo1t6^Go07zfv?>tT`SCxJ|u>&6=q1EL%Ks@hPBGu>7xoW%)uQ((F!x9d?*yHFhj~w
zXafud*_FLYNa5}B@pI<aFK(dPOiBi6*F|Vbbta#*e`*?-CZ(i42|}NM3J8u#89hk&
z6$w<vnVg)$DZR;<Es9@?0F%?y<t=w89Q>1eWYNC|whY8CMM@^;<`F-KIF)lI7xpCn
zV}&z(ac|-;15fx1s_9zPUj+zNcoOdh@)3NJ9)lzK9e8txg6*CBXAoX>5K?vnN%=c0
zn1rKHL6r6$Ah((-X$e7F8gB}xG}}9Q1PGL76Jn)(U!-k7QE?Bsl2#azcBx3Sy^}8y
zX*MBN+KVFXO{D7sJ8fkVX)lO0+dKJrk!BNOrS*mc=JXbn$Gvz|+Qvqt6~mi3wY`&j
zfxw*Fgji|ki8RbZ8!y<>rbMLGi!|Fid4Wi?39-`d6KStN5-U)p?VO0TdqtY<oy?2G
znKqjcD=i5ne=U63p*fH%X%|JLCBmCIwY`%$-cy=Qh>@oE+3b&U7)M)|a#*#MXi+(=
zx)jlUu5wuF*R2GWkCZ~!Yo$pCm2jv8M#wBE4<t8YO5lP{6hS{lq&-j*2^c8WkRVE6
zL*c}Z@)|-ax@nu+$4Mn*yxOK9Qi<E9KOERvPVjm0C?zmez)%7sWL(<rtK+F7>=aL(
zVuQs5T!sg6D|k8FNIpSqoMc>sAqb3K!p^=8Iw(P`CrgjH#g6yOn>uG(k-?%2%a=Qw
zL0s2FN31BOYYQGI3K4LRG&ol@(eVr(&<Xl`g-*vLJfIV><12nT#^M2;faRm;bWnQ~
zbOJ`M=!i?1X4o54JQE2j(Cg4V2&Ur!>pe|$@S<{vAkeX&PC(&M10$ed1Qe+%OIItg
zlL(jv$lBXThmK={BaXd|j3YzEF^Pb=M5Wo8RY9W>PO>wl=ytZiZ^zE+Bs=`uo9JL2
zX<L`k1Of(B9JT~II7$T0EqKsa38em3s`}HlQt7Cbl}&a+!O!TVR#rAeYo*drD=U?*
z9AgE)9XV36k{b_|`3Y>k1EIa3UWJf}_a*H2@PJ5Aq4GrgO*|kH42Do`^R0v$BZzHr
z>{RT$s_^J=c_Z3)@M!z@hzN|gH_;Kxcm-It;6b?)a1$&zS2fY0%V?sbj8-|yXd=s~
zuSz~`T_vXzFa{+A0+nI<R^UM^BZy7G*`VkYoK6tyNp{8qaa&XyV58AZRw{l=lU?@o
z(53=_2|=jqo9rsnp(JhBM=FV16)9Bf`q-U71OYsUf?y+utd=IbwWGAAgLacmr-LtP
z&<SGm@Iq9=I){Xb4hid;D1k3#6cItJgqNZcnjI3V91@z91ip;Xh6rLMyd0Hqlajy}
zEqXdZEaz{L=lAd+zs*f_T#n+`_7+_c%}sP%sA`_}I$hGuO?1Qx+ly#R@KXS}BH&RP
z+V&z|4B00W#s+x?9881Pn9>nat~VISpv~lHI$ez_VYHb<O{Z&(qSIzNHJz^cD#f&!
zYE7r>yNXVm8PN33S$P35>U2$(biD(L*1yr|BAu?4Dt_8JU8K|1rs%YFx=5$1LB&s7
zr;BvDE>m>cI$fl9P8WZPv8Q{Di5+puMa>x0-qlTX@Xi)(v#}^L9gTRH(>Ud72WDW|
zN!Nv@lS1=*$fl}<*Qf+HUBi_~+UyRRZg&hsaJzcdP?*=4fFN{5RlHc)ny$q|p92x}
zP!UW9H(j5q2x#jFNT-WZbaZrGgGbw1CX;8Ize6S)oY$BHDqZ!8n>NF#a-bu&?NMil
zZB&;fT~zwecAE~iw~>z6V1pyUst_B4#roU7gB)*G4*g!#tb=6#0CAA`F5s^Y2g&{^
z;CN4Ryx{l0gTw)VAMp+ndpa`al(kn=Xq(@>Nfso_utJ}~uCAUqar7j^)8Wr6GWb*6
zalaPP=>1wB08>|MrTrhm1ta%sy{0hxel21&hwj(1@7L;{Zle2strt;-R8jnmz@NZP
z{6>Kf3*=ELq*GIhkgb#OJ%JwyOh@x1JxgGTz<vV92&@oD4IA>;3S1~~iNI!o>jd5^
z@aF<|2z*E&zm6#H4T1kB&_ov`Jy~Fyz<~n!T}uD)0#6e-O&~S8=zoF0MuDvYI|Ndv
zmVCDed`#d|0^bt&7l9uM+$*q6>fvcZ%*N~@3__Js@V^SqzCnNNi&Xw0Lg3upO@8j`
zCVsf!BLqK2aB51>f1=>C1V2Y`b@dMXFBJST@xMZF&Lc7W)q>w7_*TL15qyW>&kFv$
z;BN^2rr`e){6oPpgRJEH36Y;v!7~Nt`+)KH6MUrLCkPxb^lHIp3Vy!e%LTtu@U?<p
zEBH?ZzeDg}2>z(xPYV7U!G9;XQV~VEl!_?QtyDvS<JMc1k90!dS%Q}c-cRshf*&RL
zw*((2_+-JqEqJZqa|B;3_%gvS5&Q>&uNS;k@M{P$|9z{#p9_7v;P(rBPT*?-|0s~J
zB!>S#fhPMK^6e)CJw;%Vz#{|>7I?hC@d8gHM0oySVEFF{oG);>z!d`dQAWO2fgOYh
ze~sWj6L^on#|1tk@D+h?3H%Eo!tW8BGtZPCWd8)r5|}TrpTJ=Pk0M0);{`uK;28pI
z1)d{tiNNm({5~PVUoJRjry1{01pZv$c7YEG+$HcuLWF-s@IMHAPoRl!H_G!1yoTdQ
zBIFY$VceH-r7s~K)F3#yjijrk5&FZs%WD9g-%mCVB2uH{LDopdN8}xh3H|ILfzJti
zN8m>S)p(nN?^5C+$qmB0>Ce(1ZCvF95JA4N*8m=kG1P7HKyZ@(i98I%<2EHOzCx@;
z^mQ`<FLUvY1z(MBFfrV2P0#C5CxI^b#)&+ZFU_rJqs|s&2RRLX&U~B;?P7G%h_T((
zF1`ieLlQfg1uniN;0vR#xQ#o%zsS;B<!(NAeoYiSdyv~Sf#A$Xs29dOHxqEqN}|Xj
zrUrayrmAly3zff_I`BC88XSBW4wNC^ZFo@a^_qeoy5Os{5eK{<ZqtFk1ioflkb~~d
z@2r8YfWrHfi#!XOo+F(R2;VD!&U|bdWT<nZSpOKFlwm&DkDbBq9crJYrg?1pV>q1h
z-Uc7TQ(g~YBAyIkPI-I4moNTKPyi;UyhLbm+Vzp`kmuHb%?IC^PC?>!=XVMC%HhZK
z;ot&gm_9e(o#119<g?o~`P`ba&w$U)FGpV*;%-gZmmKoY^^_rBWYp&^%L|Sy`Z5jJ
z;Uh+l)Vi`?t^s>fri$i}2CUY0jjFf)hc#fQpjx7R;oZ;XscO;|HDDWJ@MPnA4xFv)
zQU^{A*sB~kdrzAKrv~heF?gDBR}3Cd?{J%Bp;tU-BY@O^-5rA`82^mHF=|9J1Af1e
z6ocm)g}_N#h3BAX!0H>y51#5PP7*B}X{$@mao*cUBzmRa0l2ttc+7}k?6Xpn<08Ic
z;jstjB0g2zhm>6pDZBo6DZ73f?{beZ5%wWv*ZsVJPY<+O%XRx9Emwz@YZ+c}`nS=6
zUnkI|{#DdlZCzD<)%&jNtk_C=?3H^^{KVpmmp|jvZ6(llr39Le<UnckRcv{+(zEC}
zWH4~81ezYX!R}_I_DOGbgWUt_2D@~9gWXjgYaPNGdv3pYtLOGhw;G2%o;|M6vwFnN
z#8z*!xdt0rii}=HiP_=ZWUW0q&)V2FCh<9c+qyCF&v^`dJ{OgqW%QbJ)`{W!vv@OH
zP5zzvHy8eN%%7jLHtt9`$r}orQ9Vg(Tw+|<XpLLZly9`G$j5~qu&FQk{V`8IAGdYS
zJ@qFblf3W4EH$G)qxj+Pxt>-#y<xsYy=Ruk7>ile_F3i!IMdql`mGjq(Z@?(-1HHs
z3}rkW#I|MM@|2sej4%66(Bn^-@NPqib%8Jbs{G(Z$2?~Ra1V%gY;UbqbKDYZfiJ0}
zNAP^#xeF`ep@x&@yTE_$@K-08XYRvZ`z$m|kGlN%8@bnBw`{%1etS1I*^lDw4m-WY
z3Ao?E#5Vh*vwVSGzW7pKu64n&zO)={=nfR9jo*L4y$sIn(*vzf8jtm*9Dyq$(h4xq
zWSWmhd+Y(<KK&JXEI*QM!yk%P;3*{3`7_ZlkN2m7rVaV+&C;V%Gx@DQjif~jXO2F(
zcD`Yjr)Beqn&mbhZWkD>`S?45e0sC=7|q8Y2eMf@oSN|~V6Wqm>jGMQp>)PT6#HXa
z1r4hG$!)%r)V_%6GcW|_80JP_S{h^Sg(rv&%Nu=}nZ$?UN#H(QcC0h;oP#Iv=dexy
zG3kCdlAnN!Q-Zd4GHdGv2O)(EYAJ8QQl=m5?rwhUFJTB+dZW`XT<N{Uy43T1b2N87
zUNAbnp)vi!(douR4?pr~DLB3nTOdPxy>O<ByB-PSv^$${rFNGR^5-FVLWIm8+_0l2
z7f!5}6KL<%)1#hREY`#+RlMt*-a2%p9op%oXEL#mr7x(H@L>1KG(yS&8MZPM&G6i~
z*jY{?e9pvUAN))=1w@S<#x(d#S{cTuV_|&CFdSQ!V`ISkK)<Ok=@4JFF{}6_I9BnA
zMpyCKk<vZ{DeVJT@sU-0?ih}rXRqQDqe=A{R@~7k$D|yU^3JI#<1nGt)gi!1KBEj?
zi3FZ3h)ys~%#kG%l!b8aFXH@a2L-2hIw&}yz#-h~bZT(t!-DPQ_|PB(bYyB&;<!)|
z22A&X!5DkGI6~OHO#dJXiOUa<3cM6qC9alb0k0FB3Js*+De!KAYbD%$gqXi%!K-B=
z!T%!oKLr0&aJ-cje>!0h%U^=`5nL@VLmsDc>CX|8P@Oys_-)~@75W^(7Yn{j@b40$
zbf~vNxK`*bg8x|HHi7pEd`RF%rWf;@n+Y-FbFHMmCm|lgcp9A71IE0m=;6oX!Bl!S
zAqmn2oqgKo;S4H^_u#Kz-NKkqfPBFbJ}K}I0^b#=DmKMXb8OD_D>wZy@+0LcCx8g@
zja|PQh^lfM_xcsrpZnl(n-UP5!Q%tnTfgGfJKxdOA0yJezHvDk`!Ht&!aYvnW%<(F
zk2-U<AY1fl@N)(qhsLgld=)I>u6FUA0zO-|=G68A7vDti?Q}AT+r56(8%;USnGoS~
z=l6JYCUzaSX#&AXPC$d=8_jJl2LVMEF}2{s7_NHS7p-3{cJQGnm5GDxUcb5oeBD{U
z`Zd$%Ot8pw=eH~s+GgVC1Wy5R2JfF{7&%UYFuwxm%x@SksB-YJ{!x_5Fdy&WaR&ch
zhGF#9-ZA#az?|}a0zQVPydJ_y+`WEv3;4RTe)R<S?E2scNJDw<^{ZFF*H!(x^E(u4
zI^_t@^dalYP@bEw0etp|i>?>pbFW`r4n8}-9DQksyVtMQIpm=WC_}#JaF5H?y0Ly$
zHh9R$;YBoGzJ9fBfQlxvepSdC9ki%!QNzN98E3<_Y@UXK&s;EXUM=P=2JuMJg$?r-
z)YQ(kXYKWQrTREiPTCuTa7~qFtzI&#wz{r%MosNP9TW<TGtXVTXvS=uaOyhURL)18
zwGc~6&f`!W1cq=*7+rbFpcxGf3+J4@xFLGzDwY)Nq|G?{?1i;UoYHgxbz-AyRbSWo
zl{yDjm5#1vhwbc9Jj<2e-%;AZUdc+|$Ca!^*Gg7`@kd8qcy?>-N|s;!bhTM5Bgf#b
zKijYub9LG_#0LN;X(xuzgR`=wt}HyzD_f2gtIu88Isj`~!|;1X-4Itjci!T;5oGb4
znmJ2i29B?^%r$)In1i&;#j-!N%ynp)>(DY+HxHKhUpdniCs{@gbA8x5_T)KdSBDqO
zpEYN8^{ERM&YLlJkiGDer2NL#&YH1!Zo{Go`PVwk=?fRsES}jAAum+iLaoME%$)hN
zBc7GYbJpAiGa9NF)ix}ykNCV}Dry8@HfQEces-O`c+T90IrAg*XRUcN8tNkGrAdn#
zYOwqgA-rO`qI||&rtVFRa12<s2=}E%L*y-6GGlHuTMuC~3Ep-GZ3a!1`d3)yLT0&U
z^;^7<eb;tg<RU$0kt@MoyTZa&K}r7veSqoHrgbG2rxGG7SwB-NS!7l#Sv%B9R)Sv1
z`q<PfSs&lgv9+Y56(^7So2@m0-TpOJb0JPKEodpkNt^|6mltL?n-#!uQfYa9Ml;US
zEDALHTdYky`|i`-RvXqOup2p^=lo&yE6|3^Wp+KX`;EZR7yH%SpEbDd`K-@A{PZ*L
zjn)I+>#fJIj<vdu^qy(rW3-tYxf({F>*-^}9o?1R+sZGolV9lg&@kN8xa;!WL!lrz
zpspAf$fe*%#Qj-1<`p^1Ml<%hx?porPh5J{?7e=+W5JgDv&^<wj_b)`#EtwSp0^cG
z;^*>&jtvd#U)NiuA%ryK8nJPFeW@^TLM6^e-MRR!zDA&JO<+w*>dt|@-UH=a<fs|D
z{D=1}DVSIIk6k-bPBKDaPix$C56->xG{<l9cLZ<>VxT!5csx#DEia5~Hg*Qyg4PyJ
zMJ#OnfpJ3isGb(iwJdD$_RDB7o_pjERxj3iW-|^k*mc9}MHPvqY0a4}sc2E!Ckw8u
z){~40+2y%Cnmy|S8?3hEtJs1Pe`Y-x#1n_7sBT7GZzFC<R(oijcdfN1z1g?gYVp^3
zTZ}rR`NOQl>q{R?M@<ekjxiXYkuzs>BI?=)S}tG^{<&y%PX8e2M*E+#;-obep&>{7
zr7gyR2j_kEWK89C=_)4Oc4MRoH)9Nbfi%X*R5C?&tX;{`vBr&LtSjn#j##@&qmH%f
z{KX;PEQ3hCP%f12ZAmQk;w00=kydjE^@wv?cUHZX-qxcf)Z7Cnf*QMS+#PD!5h#0+
zrEK)HnsrITF7Qfu$D~}!o8|0|kGW<#j4smQYcpDWOhMejoxb)EQl#tDnP>K%Ncy`h
z>DN2?>o|2y#iXZGy;?1CC<9%)-j+C&3R{y7S!8sUY?pS7ROH^yrMnffw0&*q?Yfk&
z*hSgVp2gN;V<%2$o3OD}=yi#up5{Qy4)nOR_T)C*cT!PXsi>`aZ+bcco2)g-n=@K6
zrT-Ya{IC04;|sPKKgcdrJw3PvFfMM5XMG>T+LU}%U^PxIMc<0U*`&s<hyMek^AEpt
zbdGn7&hcn7okwSII7a8Lc;2ofPjqy4^Kf*Iz9D|o=?(F9rNJJXmtbtRdI#GI+k2Pq
z-{>6ZNZ!=1Ab=jEPN&_OfKfSlv%jSPqjGt6HtdteT%3Kpk<x}c#dm$Q+p|8&NWRKa
z@9LCq@VnaYXbt`@TLU;8t)VNPx9i9gZ4F)VutoI4H-q<v9glbZV)!~z!4%l-f$!>+
zukfzcXH@$tk~gKGJ)~f~2)@;m=M-aPfA7trf{a%0YR`JB11&&}2Zd-A6L)S1+?kTH
z)BY~#@A@t~0^bEo@Lf>YwgG3%7uOBIo7Y_J{I;>bAZFL~$5$PFM@GKBY`>q@^;h3@
zUHiTTUw+wj?Hf8SG;|5hn77AB`^&^?PwprxP@{OEw|T>^i{HejGIvCInoSQxd5qnd
zZ^oxT3~jY9ipZC2iMq+>G2RYhQ&h(+^SiPss#R@@ipQQPKTbThtVG}P^iPjCH$Lbu
zo@<$<!Q#2aS%ZCp;;rD2y{8>FX`~e_%s=w>U{Cl4+V=(n!F0<Uysh@RynYwo^}6Tz
z+F+7@*;}7j=iyM;eh)vk_t-%3T>r8_-ecBzI2^X$^R<eC^I%B}de6zTe6>xvJdt+!
zQ}_G5!?#@Y%bpMPdSKLP!I@UYoNVhM<EW~`LzP$Jtm4lM%U7}^c${TUU2B<vmY<Cu
zT^cC;dGR@;PP44qAC$(8x#r<V|Gp{EGxxab%KyFh7&wofq@COQZ@cukEx`rHKM)KC
z^XGoN>eh^v<Hwx4?BPe@Q&xOVFn!P+*4(MfGgeXxgT8%T#?$G`t+`p}WUQQZ;knE9
z9wVF!dS&~46Mo;2-H^TEno(PdvU)ub{Fc?)G$%XQ(|QYfp!14xYVe}Kyo+_&44GEj
zFSqgHJ6<=QpNX<rj<Pv_>hj#ihacH{G|pMZS;i=v^Rv#0P*66cp==(ud<z#k%f{ch
zJUzRYigKoPGENHqv*9-<{NBHKd1_u^<eXqtB}1py9G=@0sS-w8k7%3hDp?*F;j!uw
zZPWGvc9rO8&wa@9&3q}hDOx2Lrk!+E?;gP#>xA;r@xf;stzR4d3lE<bJj;5!(QggE
z*D_mg<hj6Q-<jQ)$z?X5x}WC)=c;PuX~40rSI*Kj=Jov+R(mvS@xc><=U6pUmlvUp
zdyM&P-}`qN&e(~kPy5`nHC;<3GY#|NYaV#p_b`4<qnE&7XW9;^&xiCOvWeK;mX&6i
z*=e|#1H0XV**#0FV0u;>x44yq-rpBU8g|CS?*KoqH{7S5J$p9YLAWO>_dv@xkciKh
zJuH-#4<Qx((7p@OO4RwVKFd4|2hE!6duC>Z@^QYXHLyp)Dbr@>70j4+9;_3`<@!?c
ze1U;S;SAcMfv21}4yV5cthv2`_5ja!5|W4pf%YE=?ogU9P&{bRD4y8rLj&!H)`|G7
zxJy-P<CBI|P52J*^C{ru>9w=zW@zn3YRiC3#9_C?ctESqI=MHJ{AZ(hNKyhYAC6~b
zrjsSp^~iKGGJPKW>XGT>agIzUt4#MygMbrqP_Vzo;kZ7uo(#lkmS^?X5%Dlq6(bL0
zbvVudm!g~<O-xO13}dFr8;xcD!*igI1JSci`!)Z;^#|K<b<PUhjf6Va<_vR`W78n{
z?M;K_shQU!NClqgroqu^*<3+gN@D#)Y!NifF`Dl|;nSN2!<uim;!`KAj!n(@C9q7q
zCuGy$NuhK`aF|fAZ*aV(OjMN97B?8?$)R+HTBs;X4fB*xD#QF!;mZv3RE^(+T-isa
zo)*d=%M5H%u#ZeVEjyp2i%C*j5>HP_jfaRoli)nwbV6Dlvo{)ws8Ko+Hlgq^($9*a
z<KWK;{fCgghIH&?tV~NI`ctCk0?o`M`Up`udbKh;pQI9ODTo}sTG_LNG&u`(a!MML
zHVYi2@bu8kY*H=}3eO+SD<owLDLk*VDka28tOpg25LM|J#B;I08^09%Rax1@R}ts=
zq*ZzO#DA(5fcwGK-7S(O;I$3gitBvHY1X@5?v$KX3Z~E99ElZt6)_gd)QWK`<cvfB
zwIpPigWwDg9#mFp_;8>%)*FvFrPS~z22P1LlW+ljnm60bF>|eatI#vh%mFhNR&g^u
zWAxx#!V~l)o1Bj1pv~tZ1=%^_&L?~m3;Q@0ve~5LZ9MSEAY_)52bdy;tKZlwNWi5%
zZDUoQL;`0Yqqp8Kf}N764Yd^j+Zk)};V#0XZC)2mDk0<5HU*JN+%_mH#8XM|dGV<8
zBK4B~>N-NkrEQT|rwFi^qF6D^6;pvjomMq<PL3kmp_%)WQKlg7ZKNYs6osFP2S@G^
zlxxn98tG`p13JMy=natYQ6n9H#REFQ%Q_VwHPZ1h9?%I`K8l}?y?8(;VC0I9xRf~>
zwvPXFg7?q_z)HZgN=#!C!5Ezog6lPv;CAJlNN|l#-ijtVbn+$<tkEeV;HBRXN5B$8
zBm_FirxRSQQ%S%hf5A(@^ph8WX$MuOTc`RtAUJ)FfQJ>sm*7;DuqpzUoho@cbb>1h
zw&(=!ZKQ)`isoV$t>S0u>rpw7POwrXc@jZmoT3u&!g0h&pwn4p7q^mO7dX;yCpwzv
z3Cy!p$KFQUpAAG;`xHmDU*BY>4V!cw)qZ_bwA!aQs{Q&VJ00M+Q-LH!&mgQsg!A#(
z+k)x791oaQG|}-_hbP@tC|Bi42VX39NV<P(d(y$PZfsAw_n;)T%`<pyAG-VFQ8MYc
z%;8D*d$uPX$tWv3B;8B#sE~9#;P9mTQ#{(vMIG6}=pKnj1*4<I;Ys%@)S~jFV<#Rv
zB;9h~Hd^4lcx)fKW4m)du<GtKfgsj%Fet1&3|HlZtR!u-j!3oZigazTcwo1Zo4AWj
z8ID&)c#zyZjdaAua~3GNXG|hsd)M|VjN=HiwTX_ss$OX8c0P$9h=S0zZswB+Vx{w?
zb2>yq(B(~Z==NIWXs?$$+G`ba8Y`g%ftG>_30F7K5$oL!?@P6JOA{Tj-dDrBO?x*t
z(Glx?4ZL+nKb_!ZJc#F>COUX*k+$P>N!-&!$L)B~{|R_-mbNJsM4~j&0dE4uex${&
zY@#E2*5CzN?8+uOqNhblxvx~^J_u1@&>%Ql#YS7l78%>_h17f`7AfD;NJnfQx5JzH
z!Qezttg=P>Bs?Gzv?wC&9hyiGE2gVm>tAh0dP1ii>HD$?-MzIO-(6j7Hb?J6XF;=k
zkPw-ARG`{K4E#Rg=uiiG*Z2qwZrt3g4kd&9ae|*h2z;vG)q<ZZ_yWO~3*IESeK^?~
z!PTyD$XC1LA#a=TtKIRysl~(ipAr5y1XqWW!T)2yKNbIYG!6165yC%Pa30V}e1PCb
z3O-8kQv^;Bx;m5$a@3(@2zQ?NFBboc1;0e_)q<}V{KtY{C-`lG+lQ5@-SGIP-OPGR
z>}ogsFA?H;_{RJM1Fo9_Hmd3mIa1K?V4Uq-H5c$evT7~|e>c2ph{>|c9XolKOUx=I
zXrLgeZU3_XgZMsNA+TNGc7eMEQmuh}R0ktGN#HDjs|4~?JNoYwh*yfjrxD^)e~G}S
zg#K57iAWQ}9WC%of!`IlRp3(sxtpE*$D*(adHNaQT!B1dmN-v2B>bbmLJV}oj}}-d
z(2Ig0okt-ne}Pp38wFl1@F9V33-sWH&u}FIPZT&;;3k1-7&OQ?P~eFIYXst=PUU}#
zz~=;hATSM$pW%lJJVW4x0&fzSjm|>8F#^vLc%i^HfvDaX!*_jG2Gxl-LDZ0MK8Y^F
z--W2sh`9zlrFa+?$x()oJDr{KpapCk)rGt~@Hxo|sK@STF_fab`>NPttumLqD)4nj
zi{a-e*KB7(MC>?`hi0J6lPFhb&$r9sG~p9AV<UDOAS)4LyQ@KQMza}w95vi#0SHdM
zpMmd>c4Q7_cYd$LFvTxow{h?4|9P%qaL99;CJ>zQ&M)ZRDO?YLkM&NG7?zYllkRj1
z*K^=20-by)N@d7*8y>WmdQHJR68It?Mm7=femu_fjfL{z-%-bI^OTEkFdEBUZYJRF
zUHE?nAAjF5eP5)Vu&ZD9v=iO~AM;0fs6u6kyR{Scf=^Em2$KN!=~~%`N6Q%sf67oE
z`=GO2`ho9E@pl4ue!mMo`^{z-BjvfZ4%)y+I`d(-SK@B1gKHe=Q*%h*A>T|SE*{V}
z+rUR*lt+IW!szRF1eFt_r)!lJ6_qM21Z@u=I#gk0LrVvbP_8f6PWTr)3#RRd8btv8
zjGip9L)r<mtD_nVT7zN6!Wr{tQ}ZFJzz`v6j(Ia?YL$m5ht}61?$W?una3DsJEcxS
z6?~(#cR!o!;O6OCi(>F(<GT)=t>zL3&eOFvIB>SQRtL`0wQh*P(~LV~@PPX0w@Ex*
zYnP1x@^r1&V(<jx-55N{rIX+{5~G<z_*|uvKoT#+I5;{8yaVn)s~`+6wbft#Lx*dP
zz|W!4l|`dZoj9&2d}MgQfTHk%dG&MV)-Ein8aZfa>7cSfgUbdVIc3P;qFD<T7D0>0
zaGb3*vLbwtlnzkXhjb1O=^Xrb=^UJ)-o2Hu&HY<C-~TIJ|7Ua#ILhjiweC4|vX-r2
z0hNQ}@p99@cMihITKj#yDPPi-wP?=l`L#7gGwZlC>G!?^qVLAeng^s?T06m7WS_;w
zwM!n4H4=wsZ8Ve8OAb#zZv@=GHLXjmw9Lq<ThBO8-TKgV>ei!5b0J-8F0At?&4uV0
zT-%i9g7MKEZCewJqSoB@YoVZE;eajgZflL%oZFJS7GDt9;FjCgmYcJtGCyNYpxNwW
zZ8Y1Be)T)ew#t0ZYX5rQ8gH}F*Wa=N+t!R;Gpa7zX7qYIJfkY!n;JHX+p5-YGhwHB
z`-eS!s;5|ezB47S;J$4~c#jJk>&-rY3(ub7fn7VLq^G9Ftv5PuuNdSVkrB6PxOaHQ
z`QbqsaUDlw%n#p}lj%JoBN?>C;k1nSjFZAQWG~B}Rk0+y9NX5cB7bXKc|6ka?JA@A
znyLxmCD}EFQ}fFU-`}+-b#(N|FLPXS95>$Ad$8T!)9h=vHu~Z6H~V1wxLFz7+}7{%
zv|24@Tkggev*#5W>y6&IZC3w`Hsj^NZ&3B3{B?gpuG&JFxCSsTc@4^9Ehh5U_t=oR
z&gkV`ov=E%I(~Jy%Ir0^%G2vxRrlv7w<I;ktu>00t3p-Z+h!E)2#2Z+Z+6&dj@!6-
zTW{|%;jFdSZX4*$4`;8tY1<HQ@32{tI3;e~?c3s73~v#zKZY}>cwqOKlGf7$znixW
z_YMlDZ%E%%U<~l)WgL-VY#!wum63MU2-vAt0m}$oH9R9_gLkueRqE#IaLOi@qj6Q1
zD%-Tpjp5rXvNny#2yHq)Jgee^9AopnIVK+O2JC~%$l3s%p5_Fos$^|SZK(*4FwB;e
zP4(eX+1W^uk&y=X%8Kk3e?|zt(<@fw9G{J2)N&G_zOZ6jU#~wLY*|@R3eMEcOT!~F
zQV`3IoU~1g!l6xz!&7q}%${DcBRkk^6(v>07hJooA4(&BBV$fQ%8ZN@gc_cmwK=Wj
zgz!BTW=jb8?23`urP<lp@y$u7sU&Q^ocvbO>K=x7V?s-?HNMSUXRJ@e2JF(EiS6<0
zk~)SO-nDU?<2M?8e=;R*LrtO4_m(N~8|LMEH{D(_YFpf<Mo46S%}v9%#cgK#3~@c4
z6ECjkP$o^=j7>|nnH%C^8ylt;zO>7`@zvC6+pZns-T7+PZ^N&eHOalhp7!4LJ5s~j
zT0q^A^<a31IW;*u?Adrm{bOCU!BzD;yP!UXmPwTmKWsk~27GO1L66m$t>X$aR~tKb
zzUgW8Z^Uks4yz=it+;&gPHWSW{138oH|CcouFKuHF)n$nXEo+G+I{Pht2IX7WT+e*
zn7-+c^i6-HZ~D8@HxrS9eeapxjlT9X@^R!J>e*~=LyttB(MNOIR%Bb)VIRP@+BrKt
zt9|QDj6i_{HUe3ZTw0M_THVN{RTS8-5eWIik%Lx+uN?|Ng@NXlU3uJ0+<(>1G5HxA
zJ*$mY-+H4@F52`FJGTV3q@X1GUOL4%?Aa-e;hS^D6_)4MV2sOc-x5~<pYKn(V#@j9
zzvY;U=d-Zp@_=sk{UEIUEMT4p7T?n-s40AX*V|pRMSGMC8NSxa{HcX^?>go!zTL3>
z*IZ$myx>Rw;>6dT;rS^ou7A*c$@br;aJfvY-vetF#ON~-*UR=_zu#9G!uH=}--Q_y
zkBN)f{##O4G}j9DtsZLW?Z3rY!9s5Ty|Ox(YMFg9EpybZ8BhDu^Um|nOCBJu3zG-_
zHc%Syr;k0+KX2^j<F@$IC;Z6|s(*3dw(sNo#2I}8L9f-b_gu?&(zo*ZVY}(F<>~(9
z;al{9i@o0RExC8E>;<l|?!*RL>jh)LFAfil{U<g9uQt_Y;9Z7gPQ#Ai4^J+|X4>L&
zdiN+kr!+9?-<EZ3T*fmQ&khbCIX&_g`p;1bqpNY=lIq_GwJ~|X*v(P5|AG;oQCpli
z5`NwIa92{sZuaE7-xB2wJavB*@m~<A{*6;ouo9bk=dBGUK6;X6wtYH&%;}>pzVnRN
z&Umfz&C<YeTaK*^F0tnH30PVF!0=n*{JtQw-*Mg-x%|uS-7EW#Z)>t%Xq>t{SZLj3
z&gpB#1^O>gHFKZk8RbK&+%+?x%bFQr*UZ_fW(rGsV3X&ku{EO;=10xQKI9tft|n|m
z{uCRL$By<d9^29Hm%)PMM$5NoCzH?@n}d({caendH4d~b--+#chdUdGBw_izd)2Pw
zT5Ed~w<X`(XuXMT$$9q$tF7P2w&eQfxh=W(j@f;g3+_x`p3ZH_dHwv$Dv#wBWV+@p
zal5!ZebrXo7Tr1K_T)KM&EPE)%s0(_IQesed9Qz;*k9N;_ILJ;eMMlO60;(HpV;3H
z?i2gviTl9L%?uvnZVY$(xh;JEf7^CzGdX|4=o3`$>Bb4F$0qwyEUOqBqm!}2JYVlH
z4~2jS(=)llJWcH|$7btv?v*Y`NJvUZNIoMow^we@<W1N_JtM{HnQr-tx&0hF%hh44
z_j}W04qNqEzgRwAZ#lmc`@ml?veSCT>^YyA849I^GS#m0g2be(gv6wT#L@u(z3}Ac
z(~;LplY6}e?0P&aNcN?y^aW1CZgsP~sCa0fK7BKD^O4XwDOQ$F%fCD^X|XQ3=vbA;
zf4b<G3jJLd{rf`S<Dy@7(RjVH{e{Nf81~f8_IWI&c*~<pDM^=7(k7(m>=dgIrBr}z
z<-@RvT&1ARC2{vf<Ml@OyPCMu{Zpf$XPVmSUe=AmPmUD+50M7vNw+@hAC2SH*7xmA
z-248f0e=ipYVUhl8uz{<NqX;lUplz=y|k0#Xgk^O$I7=ZX_REwWZ>0qnm@*xxcojp
z@LS^d`}euN9$I~+sNKg_fcqvL>p_Njj6bA5Y`{f!dqe!Op^RHWs=yQ75Pw`+b{V*r
zk|-PEkJo&62%p{%KT7j)7n_`-TOLY(0GL{O!?C&8wq22u#t4ptJUK}B1Wn<7ocMaR
zA^yaaG={oBQLrI?TuO*xxML>19vk9M(l|Ft*c;-<r=*jG`>X5?@#C}dNcxB*wITlG
zl+@l3F&$%CbmKdcbV^ztvv*Gn9XrZTDLjny-^9?dA^w#9Lr70T#dAaascC6Mi-}@G
z{Hd9lL`M;o4e_UD=aW<iQe;E?sXa?blMV3`Qqq{TI~YiBh@X&|P0EKtL2@SK6_U~m
zRY@N1%<ok~3a^!npEJLHaRV|_nUX=;;s^~PE3@)RdqC5`G%+RB55oJJ0FH?nJxKTw
zT7ueaKPfqd^EQ33jv2oc0VbuT6Td{^;GfhZi}<e<j+9KwRXPQSW8G10zMoXslm62c
z&hW*(iC+agff@?@h<+2#2Y3><!MY1RNju<3UIFiC;IO@un?QKpK}dNSND94S5}p-l
zD^O6p&r?ZzA|mY>k!E`*KP}R1Laej`NMPEy-!&hPlJ>iZH14ct+HCLSJP?>Rn-DAQ
zT#;6Xa^}WKC2dbc+BqW4_D-H7(riMkv|os{<B@|?@hE8)R)Tf8Z5L^_ck*2#%_hW3
z3m`qr=_E+1v8DBhNb|#+Ikmm<zSKFj39-^9i?nkf=>l8Y;Sp(*M4Igl6(udrCd5j+
zR-~~hG~3dSjY#9Jb*9bsPUa}gTCfQ*(zramf65;m7jYu?O5Y{kORevFuD}V|)2+un
zRQ{M=3Ynj){E_-KDtlz3mW>T40O)kAFzIN)LuC&_W<hy?DPp*}1bQ6=8Hz}oI~PDC
zaK1j2zuHb9$6|A51&*^Oz<v?22Lggf&^d4q<ylG4*%O_CAqjHvU{`e=q29kidpGKz
zR6^!R+Z049aT<n?70%q<iLz1qp6Q4UtjG*W!~B<E_ycie6CJUlD10m)lmJ1l=3Lc8
z$0R(U6WomyLc*#hI+$G032xD;Sk*+wBX~e3V1g7s9Y4VXIsqeBbi}31VA%O8o{0qK
zDCg+}FW}vVPy}z|L8#lC=(tA3KAC_iK)n($9+Wi!;{a76P`T@?#7-h$ZXjz#6CFB^
zN;?khS7r=bl-NlG%r3TG+qqT&qtQ*WbEoKb{*Y)pZq|)1mD33%_ba)3N*UINF6GIN
zQeNjM<;jdqN_m~5lqWk%d0ms84ybq7sX&s}MdGPIY;WR01_|DPOl|W`0V2U;c(lzS
z8bpHY@o1ZG0f;AvZ9&Cg7>fr*P7v$KUc(%qJx8iZR~FMrs-0diiWvkbCDk6u0Xq)+
zBw`_mjb$e&^(abh^VNgg-`+$=EMqBHbXq49^wVvjrHKw*4-*~r(Bi0viOfZ;urm;d
zEeCNmH$|J!L^h#g!L8_Y@Fj(|Nf0aH%&3H$lmxzjkVAr4&S_E3>lG(oE@)^3v7Bc`
zIkzaz6^gTxAeQq&l)ySXNau<sI@EBhY)t!WG991d(RL5inc}7+R@iqD?TvVldIBCV
zu5IdKpq@`Aj14j$9881Pn9>nauJ1CC+PA~xXgXa%l>*vKqNdYTsOYqrPEDt4kD}9N
z+BIFdRBQIaW(G99b5<G<qfXakN!MkdKrIN5P8aEPg;YGWb-GBWtFNNdF2&<DNT=%q
zMW?OPMLJ!HDqXa7x=8PwuIVUKwsNmAu_I2ot^kJmxVniBZn4$243}4{;W7^O&YZ>>
zboIxhZPtaRlR{Gi0UPjmjY;69>mDVNHk-Gm(?uzWcV!bDrAj1iid1ARPmkv9O5$Wl
zr0X(-*0z>NI$aE|S{5C{l|<SiaYbYpXn+j1FRxLBkaY1UkhU2BGPX3?A?cybRxq+j
zvMS<~YmW*>yRQy*brT)2Ep&S%7-OS=SpPR6onQHA^b(P=0@c}!$3e2cpB*IoBiKQ*
zzhp5`*s|=;Q3n_M`vrI$q!mD$V@dBp0@6U+JmAXg`~AzE>9Il|!j8EOBLl_ixDA77
z^fnCsj8qq4q`i-D!N_eGzgC!i8wN3&|Br6N=$?X-`!<aGQAi%Nm4^lL?L@p>;8cOt
z0_O^>7kHV#D+Jyk@MeMhPNKYf1->lsw*o&D_=!NOypcaqAcsui{RMtY;5dO*0?!oK
zAaJR`wF0jaNc9iOyI$Y}0{QVo`s)J!B=DaCIYiSxgdv$QL*S7DhX^beI94Ff7a%|N
z=m;+oc(K4M1oFHA`md3C_!S|31HM2Q#8i*qe-`|2g6|a^{a^8?5`v$HGB7-6LWuK7
z2I9PMfjCtvh}*Y}j2Had;{P4N=LkMe@MVHuB>3fmHw(U5@M{I<ILr8M7yL27pAvkx
z;C~eSBf<9y&I`^NK7kPF?IC!s;D-x-gy6>sK3?EyLZ>PR<;)O#f#8b-ck78M{V?#i
zivJD5f3x5`bc6D!49RpoDfqL3zbg1^g8xPEe+d4G;GYSefV!u=6hg?$6TGM30|Y-(
z@R5YrC;u&h<Alzs64Iv#tP{9cAYT>qzf>T01u6V0Ld4rH_;mvB6!@UP#{|A0@O6QI
zB1HIi1pk*nFZ&JROBL8dV6ng>1r8xZ_>qE-7Fa2;T40U9dVv=SyqFN-FBSYsfmaK>
zS>QH-_X>Pc;Io7X|AOGZ6Zm(5p9nPAPmv#fni1v*EFeVqV!;OpJXYX1fu{;QQ{ZfY
z=Mo}(z2M6PUMBD=f$aj@*zXge-b)C5lWSxg;7=hmDVXcP$t8T}L^$dABs03Yq{sOo
zWAh*aH7Xr^wZxkl6Waeh0-q50hQK`n)%ci#&r;$c$ql9~-1JB3k2a`s0*D|g*BOMU
zH@6w;CJ2sU2%nHqLq2{MyA4I^a@RgB;3>kxu$UlI2FdND-nJcq`gb8O54=wD8xU0D
zOo$d~l(_i(n4|71eoj#4;u{D)t|++8aV|cdH!#MT5D73&_*lL)PoVCcEyxyq8vLBW
z_o5Kcl_JJ=SG)LFXh>owv%tj{0H2AL?l$iH#$iIPsEhJ*=eHk@pJC5&8~)yK=HqE}
zv`KCz;Fse;kwr|eo>8@{WTA3~tpksfugt-RqEv=_x8Xsu>oo;4t>CM)5eK{<ZfE+|
zg6}kE1j6gi?;HK_Q^_I6c0T2j_sZejyQJq|{qe2BF$&?oNDc1EQjC>$WDfW-+|FeG
z4SXyI%Hy0W4RN;`-233mSH7{9TMaH14I=~=%H!-W4ds=h@SNq>3w&oP-&pGvpw9Fy
z2VXg8l$VZ&hVtBezXTuSBcI)_$>&y=dmenGlaHe>4RN=++^Y_G_HahNpdRk)msQUi
zGC1azp0cj>;D!wwJVdF%b>o(vgj6Ocss~rVB0Ho9_aE1Tn~X|{Hr{tXJ6Bbcwx|cU
zFa}RHE_UE-UMn3q_2AY!a5ncA2Tr}V>tpaVgX`k9vCzC9un|D&z3q&_6O1=v@FZhT
z4DL7nF9y$vboM(z-*3IQiHqy&arjup;`uWh<}8@MXj)89Iq+(4U)#+)&U_eOMbm9G
z&S-0xS6|d`e`bijq<9Z0x*bw<`|nb8n}S!c$Cv>7ze>@~-4BhiM^BqkU%zPDx8|K)
zTT@e8Q#574!gJ5Aoj<d#NGrc`Ae=U5{>*7Jp>02J(VRuqxLr@F$Ktjaa|MsC-RRLC
z`Z}5j`Jn*E9=VD}Z%n-ZDCck#(Q|7t4_&Qec(;Fi<y*doETspofB5X*Y`nXU-LJBJ
z)poW&G@<6E?jJI|UN7I-zH3cCp|yCvsJ|)Awm|g4oUQu892IKFV5qdUnO3Wnnq$=8
ze(~0IaVPDx`t&JJ*y*oJo?cOR>hw$Nu9*Hv-80ierJ=HUh5y>MCGM!5zB*%l()4e^
zK4tnPuzxiDVc1VAo`d06Q~2;MDBG0#c6#c9({Vcs)FuAC%iLOjPyGq}?w~S6$mBeP
z{-mPq`3ZesCYZ*HIbiS@zNM*i563S$lLo8=FRp^eRBV-eXqGvMN)TRa2bCajTz5~)
z@AnViUiG?VW*&*N#qk$h9?Uth!diUF?@2pu3;!nn!CIVkPWSQPoXLL(dWU|3?evov
zD%f~pMSO7TfRFh5!(+^)y?<)DjuWok&CQ-uk{=oN`PQ8Bh@5ZzC!B9>S)S}Z*pO-_
zXJ%&h0=l?RVY#`veTfCTiDh$lEyeWmnLRM6W2)=Pr33BPMpSo>4oC;$*QsszlgtWm
z65cr+8s;p=$;{+e8%zyzc4juesm;@6BWYb`_Rok<i0<4p%sFYfJ3t(ZC$g{d+{9GU
zX5iVkonOT&gtnNF(diehv@Y>nid|n9dZwgbG&<dQ=;237;p0I;bJmNqY03byPw;2-
z=#hY5$05I54l=gk!B(#j;qBU;NXYbq4m)bLz=>@-1kQTVXAEJE0-loyVm;%1hU1?3
zaUo9@s>n^l&-icBL4-`Bp60~w|NG%)MLjHVwZLByV%~!L206|82Z0|6+$;V(afJRM
zLh$nh6i%0R5aKoQW8uf_5{jIr2RJ!8#<X*KaAuG*(<m-sWgW(rxXr^C5R-lI=b2T3
zVA$qQTn{FNmr2YjB}jpqC$=Z9;Ab25fUXR3&-uBCAzydrhgrxBi;koWA?J{s@~%fI
z=Q9$QanBFqtHS8*3@H31fX?7=A)|d=vWQ|jDTXfzlT=f64aaaF=i;kFBl$xNhepN;
zAIp_yJQ|g=ui2vA^TQ?@n{FpMob9d#>dc1^e70=OscrZCa02*tI2pw4&hL}p`+XOD
z?)=_>rphMoHccQn$@ifRbu~|WIrvay5tE9x$a-gae9`=HF9#orQW?(o-G&F%Uau*r
zNAPtO@BLtKrtf>;YqSG7;8QL>6CL6g4u9L}p5MG1d`txMVRs*<?;SkOc>5!>y+L!E
zk3n#j%PHVvc*@HZX5#L7-^t+X&b;q=;KRR?#{rXu^4#;j7lY|c<r{0c^ZP3J?2+w@
z=5zlAK06;A<!Fez=W{;+AO2PP&=i#+UvxhAys}~4na>?LWbm-=&gcFqSH<HSY81iI
z4~t2tszdX+2YWtuA8uWrjCzT7pMyQK+hZSRcGF!myBRS<sD+OESJl9@#hGAsbK6+Z
z)`~shEJ^J)kNW%7wv{NJZ;Xr<24;fw_7#$*<2eX3!|Zbher9;^;C($1jYsB1k5N-t
zSwzO1`L$(`7<+hLS;U{*Wka0Y!)-(k;~P9Oa$)<t+Icgfa~AoSLjioHDdjQ4N)N`A
zvZ|LuQ_6>?l>fV?l&kPH<5Bk$9GX(zuPJ3c9_ypirXQM7j?O4^8-f0*bf9OHb&-FC
z8Rf_+X#6SQ!;CVadq&y!Gt)jbZOMW;HDL5TVFsQseJ`46m~$>0uBMigvP=4>AwfW1
z)u*G;Q_VX+s7^;q)2E|-r0;c4tDeX^?v1Tx>c7l_;<U&$?|RlcZ4rDSYP~0vmX>Ag
zx#N3VefSNQW!!_Kcf7@i8+8@DANz;`qXqY$7n?Vfs{68s7krT)kKVD0Mq+mP@Kt3i
zZqC0GN0$A2m&GH1n0?F>7kP}oqPFyh4C_oyE_>SOidaCtY_55h$0)^A^A)qqfqJU>
zGBwp4&xz*hD=iCWjBHou-K1ok1ZerroAuN02Hg~Y?eg^CGV6SGE=zpLj@XIh^9Fo0
z!AySfFpuH4EaS>jGcE<Q+8*nNrJ4OL)9=e`ggkG?`IFv=4=(SWN#0(V8uwYoAM!J-
zWbm5SYx%y!%nyCb{Be0F#Ro5%c+><l_r*RQBhG6XTOpB&x2&5WG4F)3x1;hdD6E-a
z7IsTs|9wbd|87Yf-t80~-3@tvMrC^pHOIF9lks2W^h@`A_r5I(I==?-Ijk4@rjsg5
zfBJsQ`;Ss1^63i~)GVIaP`#*O;hg!iu~ulQWiL!hL>32*RBHo=p`BPfFT=Ff;BY7_
z3C-ZO3$ZAWpw7_funzNDVA*|PP~n@bbZ}-T`{EOPRuAz0D$0AG@ZJkv)3VZ)(Ct>T
z_3hvRl<U`W@34}+CX#;dg(+6NI{72AHo-$Oc!<6X#Rqt8;wucr(>b7s;q-zPhdv$q
znQxXl)+VNdN1ZHTm}RNz^2L#gqV9bhoSN}7U{$0<u39wAA!)fKXy^?fN7g5XC8m<r
z4q5_L3pl{_$1@yH;&xa`kHWeIPr?}vZ_c77Zl!e(t;b-2qfIz4b*0p&qXIZ<mC)+&
z=G07Q0lS5Ru~(4e4q6YvN_qhnUrY(F3D40$#^UKLr7ud3`N+k?ytt%%3Q_{bH^qZp
zqDmpZlazg1t>JXLZKlI9I(@lQPk-sW^yQ@>f9_IEhD?@XcKK^tvdLg4IE$$=E-E6N
zuH8sW)CA##<{H6t<>Z7%#Ax3MQC~K>h|#{41gGP{ZE^(D@kC8$N`H8=ZlQrXop3sy
zsA1D$oza(YI-aN@Kids_YiugHDAP&fDhqQDd%v{p+{1NrdGad^0ZfjS{1WViwKHm}
zA!+I0>NztE>qRTSpAkT__oUQM!0&zQB`Yyy2lzruX3RCLm#z2&`s!=jzM<KA5y_Le
zi@1^fjxe7C?n$X0i`(vpk06p#JrV8`PJCIpPlda3;!u^V-JpCkbCvoBB<=i#a~f(L
zwe^9O*Dq32A4*N7pr#hr8rDZvVu*F6YwqJn&84{3FfnkuC|pH^PD@z`BSnfa4g-Y`
zAQRmx)wJUJ#HA;Mvcg#tbN+TJULPKthPzw+p{zGg&3fz9kocu_x@9e)z%<j#Lf}Qp
ztP;F?5>k$b6mMS@PXGY%qz(d?WASxVVi9=aI#J8Bw4mfpKI1|R5pvzihL@3x!mK6@
zMOMFX<+K+P%O%M^0?P%C6?nG5SpqK>c!@xz0Eh5D75q_wPYP7ugz*2H;7NF6FuqiQ
zYM~N1e>XT+ZhtNKp9nGb{aJAJb;+@i^01PkR&ar52+oc0T*;-f2_cW9A{-+A#}Z<N
zLR}mOc&gyMxtVmHB0zq1aU5X1;0=U`Pbma~?=s=PQs6p)N-+>CLpKozyiMSp0`De-
zoCgUZXQ#jy1->HiPlO2nPk|o_R0@M!d1CoNj=EqDa+Ja#U>@m!MFQ2zHir8S2EpRh
zj|ov;(Ut9f;QR@w&d*<<va*ei!jBB_!07Q~x^ipF4?z7S#P~I>Z2ycgAp`uXB78{T
zPJyaHrOL`T=FU|LvBdOq@qbX@t}o%=A^x`9-+u|eJKlI!7#g;U9}s1)N{ZhFY+yNr
zs7Uo1M)8pz#CTL9uvB2VK!6xCGzN<zh}J-K5ktQDB)SZeAhoJJc#6X5co-JRPzDv-
zX{G+3XbO|Nkmp{hKLL%UJ1h0)U|F%R#ODNMK%CJugYQh;44rI-d*%8abc(Pupm2{9
zd8`kbBTxX-l}lT;=+l5YgZ~J8y4`C&+wESdUkyHch14O|Sm2V^0=_-Y2!z?4-&JTE
z95mg=o!`Z1SnR@X<6f!nNHq-R&226R0Yw%ue+3`wog(>}NW&Fc4j@jxz2LJ)26RJZ
z$afnaw4r)ULAypDth5maydQ37_GW>PZ%(&y=XWU@CtnV3<K{aJ9g1IpZsX?bgO~Cj
z-Aurr!sAR%d=Ct+PJ)Da1<+Y8C3x+IP<Sjqj?*+Omv`_ugAc_3(3_qv^D%IzyeZ&g
zc*<jW(-3#>5U2)UzVeN=+?rv_!DrWRuCP*GDH7*Q-w(leW~?ZMx%2xc@Qs8I)5kH4
zhVtBe1&FK^bn@BbOILiSIQURC%5=qd5%}!(XZJhuxi!t!gO7B^%eNE_are%I4)FB@
zoqXt`%8+j+3dLC;4}-4=bn?-khS0HtVMtkbb}&FA?WpeVU`R!0gNf{5IHZv_NZ+&e
zAHJDwGAbq7X%6<jh5tE?G%RBrgnb8JzeXDJfnOB+fA`v$v11R)_5l{}q3r{QwhtWI
zKCp1nw1&C`^JXk+STGGMH|NyOY*;ice9FXe6RU@5IE|Vh|GCAd1F4awhgH3O;Os-&
z2cp{t-p1=%|9(5*6V~cYwy&=M`+F1$X-ebF=Y5)Ac|SJ&gzn7)3HBy{Hnj;LL2m-M
zS8oD{>Z;wMuSom<TQd#Y1w=DVZx{IbHPc>34SI}oY487HxLlXvUMO)+)~SZ4SEkSI
zwD$a8r<bOOuKnsqccQ3m!yj-iy)=HK#jO33U-Z(j_WKiH5xq35{N6x3MlTKPzORBf
z7LRk?m$Vsp_HCuJScT9Q6LLr|jb+i*YRw_NG&E*TzHwIn$Ap+|i_YG6(o17Ir&06H
zn1Hh9NbEPCvzypFd=LF+^wO3}%qk_AHpFD6niU6#G5a#x{lB7@)}7hz*_fL8YfMRL
zWE=n|CRnaC6VYg#HP6{A8qNquCos?h(b()6Zu;A9_iT3(_-xtav&{lHobuAax5M^y
zK(<jQ-}B)6t;64Tx@T)|MN{pLUfRQG`CZLAUk<^}*}N=Faoe+@Uo_i&n1k<&X1hm#
zud8_Pcjfm7;A^xq>3~nU_yXt<zi{~5&R5`Y=3@u=IOWcIMb?$!tfYI^xfGf0&aCr9
z@G(5)IcH(rv(8h&*PU7C^TCIIB@Ywi%22+0*7^HjI#c|ez@6XM!Do+bUo`vsZ}8dq
zK+{o%xO?{3#00CIJ~YJ$pJP^c1SfTi%7zUu8#=sf_^`6B&lwv5zwXZJ7BL5oS=~c=
zX<y5%?mp<HO+xiVhpBfzJ4aQRws_*$c`<mhvBH6~;eF46^Te@r4xAnMDhF=i;J=^7
z;Au+z-zM?IF%BcP;R$8W+6bV9<(J>Z;F-o>V(>)c-!XWCkr2%s!Y3Ix^CMy`4Dh@+
z#5NW>`UnS(^*W;hI7$2{J{WpwJaWAnySElrFIu*!p?2P)l9GAYc00G$7}QX^v|*&J
z;WcaFjCr+XLyeLKr65+lWL9l;9kzefE<DO8sj<0coPGAf+9m%@YH1_B(zJ4T*qDPd
zt&CbZG^>1QR{6hcR(Uc$WjqGYNjLXzK4$+fJ^de<Rpwx<CzY!YO)5txmB-)(sDCCM
z@JVHs_<qfW@ttj1a+ul7x)}=%)9?K|h`#GhKcRbW*|)WmV%oE2;91l6ic(A)3H`BF
zGbz2~@U-(rz`fhFF0s-wBWh`nIn~lWiB(Ix!>yKfhnk?a)zVs`YH40<ILb6`jZ1-A
zS}##cE9s<`)>QZpsGjvJ_wDSpw5+}+e@R!WXH=l)hl#El&vkHkT4OBweaSIrlRQST
zRy`ZwR6X-YRL>Gb^(<Lb&lb-5slN`2W*1sZm7-akThXi`M$zoqh@#n(TG7lKt7vx4
zJ}a8-i71-=RV$jUbt;<uqI-&F%_umJ@d-<7|3=FH>`Gd6A1k|$*5ax@kXl^N*;-ti
zqncU26V0rvMT_hAZY{3=TOQH)`b>B~T}~}7pVqeeK(wtsU7ljab=J1p7#(B|w6@iL
z4>J7dw+(+YTXCC^N=NZ?zCEOSA-u_M>sp1<Zw59}QM9gAD19riDpF!~tqy~L29TX|
z?xeMYmM{elc5BS0XjLiBaV0$j>lQo-RSs|d)=s>Y)-P#23JV+^!hua)TFL3>a3tOj
zD`^)jPRAs)3lDed_QTUj%DzqgbMDqQEEBhqQ}s7h$!QD{OC={lCLHbzfQaF|m?$~X
z8z;|2yx`EjO36w4vaTaW`zj@;p&;VEMFKKLO=k+LUG1M1HKtg8`t--+R9V^y+=~bH
zfmT`C?|#J8Sjo@B)*4GAmJU@4OY6P)hZ#XMJ}NAYFsu#Ugd`q#r?p;MyzvS2Gz>P>
zZ)ToeK+2rzO1}mkQCA{jt1EHdBBffZE9p4~QofOyO5Kf=iMEnmQ+Imv4zp|NE~zD3
zS82O9A%*p%YwhkxtsT-;Iy&W;l%rDKIW<KeK-pPW={}S+m!%#Q*pqz$cyEEn3*;9#
z>C**r0f_iYfvW^IiyXcHs5`@s!_~AG1^<KKZwdaf;GYW4$#3#=n>xdDJ2+K2c!?_E
z5dzD^|7b$YI-el$WP$kXRP<?tn5~~9aK6Ar0?#KzJSzwx=SKq92)s&Q3)6?Okgr7Q
z_*_khbn2lIh(WC+egivS&ZMhlH_UtU<%nO#FuKo;Rc>wBJe)pfsUG~pD{o{>NdH{|
z9~8*hPSRC9rs_LMJ(z}6Da5S)ZQ{Q};4@#s|10r-S|FG5zev72-Z+*&N<_sEh@#&o
z6(6w27{1`TGKdDH9yR1+TX7qHgy~w;KG%TfbUX}eZ@EWhcd61t{WrJC1Hnn=rG&-K
zgh+rA7vF5G$n<p!177Ch`w{rQ?M$$QInKrRCi(zpn%!oc@Ui@92BH9*E!P%(8vLBW
z>%oVtM2zirFLE}34@vA~7J%ZEw;X)bD|8!oe(ypTqMo4Jxbr(6eVIMhZJI!ElHWmt
zW8U26au85t5pxtOo%PQ0;3pFe7r{F4IQhnb$sP&N&6FV@`xUCaUQ;lNfUi4?oIeNO
zZaa_zy7Rj>RbK$<U{Ovt-)!`Cj@54C<~tUR{dG4J@Tc%N%da4#dn!F6u>yJ`0<!$R
zXmNE#kM3RebPf1eu9U~}rXkMvi!*&Ug0DM^tB-&WMXluVhYStnmAd4;1imwsZ>;qS
zP-i<R&FY>?PaXJ55tjL|#}~%yme=Cob1o*k`5ptG-Tv%;M|p0Qp55Rho$>OmL_^%Y
zsQWhf`hiY9bWvr<=T_+nAyT{i=ubm<WZ8%jL-b;<vLkE1gS%e)EgL*?@Cd~@J=pZE
zlPh>)zHLmTB#J@5_z2|_(da3p@1ZkEzd>h`PD2GnYwX?67TQ$_$hF^PF?h1E%7L@}
z{Lq1O?U!F?Q4?=$jv|nkZrmD!r>QF<Z4%dhAGZ-eo-z9C7(78~$lD~Y<$h=*ir<eP
zyitM$^<$peZyOA(MzIS&5;#fkpeyY6+HS?1xec{EAjy3n)xw3fb7$bh2VUQH;MaJ+
zHWi@iYIQ9@^{g2+HIdUrXU$tYS3b2J+5AdNxnqZn*#D*6?p4B}CEY_yy8m5Ex@Y0V
z?lI1QjTfyi2wT5!yM3?Qe`ZOyb9dagbLtM5s*q!FiY)E^pa0O>Zgg#TFW!Ip*Wvz6
z7k92|IpZp}=)b}mZ{#AYzago<8%_7ZuAg+#E{Z4+J*pLmA_s+Tb6;=uW4YeyqdVHS
z7PotQ=XcyNChqx!=D0OQ1t%5ex2NT;F;-+J>`qt{*PP#yzuGkNTjH`;7)9A}Bdy-A
zhV$Dh3wx|dU6bGTgWSy3<MLBho4w*!Cv?QM=C`deevlpCGucRO!|eR7U+s?XnYbpn
zHqe~3+9--|y*$p?^`qUd2Z~<&bKRag9!zRB-%z(zxs3nE-kShMRbBt%@6DS%lVmcP
zBonfbgs>wffGjE+2qKFD37b_U>;`0s5D)~JXsJa@VS<R01zf5WsaU0IZEY3Ny0mHo
z?tZNW+NxEnwpDAb)&J*n-+9T*Bw)}l{r&p;`;zxQ_ndp~x$9f!o^vA$t7}xqrS+~Z
zF?ofQ8Kzv8Y7I(W9sPs-r_FI!xAaE;WoYi|oJdJ^m&lmv>_|;@D6+9SD{^;rF!E$|
zdgO!ZK*T>dRr3!STJ48aN@R7l0V!MLfodI6TI8Qn5@$qj(4x%45iuHUDrArN8&Xur
zh@>|JRLB;|Y6z;39?5P9sgM@QY3O3|w1Re}wW%^2>S$L-hdMe<j^-acOyg2wjR%u8
zPs0}1!>PU&dutmMDt&fsaNa3-VJtW1YH-hTMZFDWA++kwq#d4US*|CN9M!reM|{z;
zd|yOs8S|#M$rVj%cJI^*a~th_v_pk|NNv0Ut^b`PMWg)#Qf|oIvDdXXH9&OxZ(t93
z>eIKP@DZ(Na>O1fsGePYYjroxH_+eg+h$yE+n(HP-;o^A>m6HdQLWk@F`~}u<OaLc
z+H5%uZD?}LK66GKQM1NYE$q=!RiEDK=+JD@bE}PLSv53A%`|u_l{R&>a-53ejFf1m
zjHNAEB-*sqsgl*9Z>^loaic}7oXu8uqQ&A%rVHJsYd>_^qW%&a>bk!gqXJ>0Rgb0D
z(qrm%X_g+Vj8-`;y;dJx^rrL1<fu^?X!PMsN-NV2Za?g6c*@o91zST(wI|P3Z#1L=
zje4`i+S)~zHq<q%T^z!(@*Ik<aU983o_f^LfS$Y2*D%&Sw?*6OyeWB`{RT&~uin;>
zTx~RXs-5+wteMV<T9~xi-mI0r&DJos+JO}AQkHFObr45)sZno^=GK%A4%J&$N~h3T
zq(C!u>RPhd!)p8|M}jCFOKV4cOo_Oj!N_o;^ucD7KHpb=`$26xS`MR8i?*E$keJ1D
z!mf@Eb;OvCVrjfcI?jWF(f*S3ND9u66r3N|y}|Rt(~#P@)ukPL@^DgPAn#hOB1C#?
zYWs7eyXLF+;Oy`>YyJN7SFqI9D_9DyV96(V1xsl#Tboy~RMqY$_X>s)eG|uXXRl$t
z9qygI@_gv4vV0HvX1uy~Wj5fB(%{L<P<NDM&ArpSqda&xtuaa6QG6%$j*^L%&cGcd
zh<imk?kEA=E7EXB@#Bv2zttc9*8T`Iq^X|KBf*Ar^W2DJHe{H*|L7gXhcm_(ag28F
zH2Wh7y^^HvD0y)Io!Wp?_+ZJKg?Xusy6T0~G<&_)GdHUB8s2h^>;BZFmcr^@>fUXg
z|EJ^?=dHqhD>r(LyKhSY?!LWn_nlo`Eq8tEUTeymS5=pGGvszd?nw1p$CdM+<{z{w
z|G9&%sH^p^Xm57!D9E$px>1&|M}B<p#W(PjM7QNOE^W!(i4Wemo?_$CwpRtebjH{r
z_<sJ#jX7fvEzldBoHXV%eolYohR2cQ^p09#*aJ(wPQ&lGqNwo<chO>}t+yY`M_%rM
z$MTw#zJ|WCOVQ$@tm5i|#ZFJ}G-qw)nTBW3za|c!GSu+;!>8Wc+wU!?++sL)?80iB
z>4sjMX@urKpY>w!xBT-ayWaZLxa^{}Suc(+=ikzm#${QHEXupmHt^#cz4j5K4CnNt
zSuc6l-*{f>=Oym*w|8Aqc;M`b-Z{qZ@WPOBR2%(w6yp)^cFa#I-tRrA8Ty2q4WBE2
zZHcRBQPCn}zg84t;Ou`I#^zbWZ!h(1nS9m#SKVLtK#BXTU0WuTs(WDg?Pu*Gm*EBL
zF1gYSd#mf}ygqNy%I2nXGy0Dod0zQd_ftNcTC@nug=Q6ojD_{@XY{A0+U%?D4?Y{{
z$-L6n8Vj=)W%Q>e@;^J{oqwnlmm-C2gFbxH@J~<OS8{Pt2KV8+&c3bdfubz$Jz?Xg
z>lcQ+1;$hQMb{c`*X*Oxbo-5r`F+rI&+yM|y31A5jTnzVG~MN@=@ex(ouQ9-&#=#X
zA?rnHJkQwoLxn1%ImW*5MQe?3>*G&%>Vx+>S5}_xEhx$|96SEi+E<zAtCwQ?ss<Up
z)Y?}y$WW-53`ZFb^p=&Odwg`<Na?LT;j$4P?>*~{J-TyU?-|}1#`Wu+#^8qxefMau
z-Rm!U<dPmt=uN)yJmU)1?VO#)6|5D8i9(C^u5{%-!LeXf$KxI4U1-d?Xl<2x%U;2=
z;H$l5$1Jhh{(Z>$O*;OC$h2qwH-6Y_b*6p<E3F0%BhQg$*y&f@pYCwv1_FjHCE3tR
z0|CE3ovW>SLS2guZ%S667(UgVWd@wBhWa^N$=LRRb6Gcp3kwTN81|ZB_hN@5&v5p1
zxKhq`I6|3){y;7??GE?CiBN<r9LUPhiySV)SDoSaWALZ@{kaa0VVsc@8a8OqX_<M$
zh7CF`CvOnKefr_(NFC&Gm7eABBo`D7LX<xvfYb|zfRUMZ>L6dT-=9o|7mPmrP8~G+
zVpGC4I436~)1T?j&GiS6=}*`9!l*^b4EI&6N=82<NJ>iD2hQc)5boNwYYD?tgfOb&
zGW0ydPPwxku25ECvQo4!+znOwwvI~+^*U6;WTIhGq+x2%Fe%b7HE0-y*)Y`RKmnkQ
zP1991&7N>JeAMsJLx{hAeUN#c6X;`RX<Wf_6@qsK3w5y-XysgjVr5FP=5)igQrF+d
z5R=#JuQa={{jmDqd(GzOZ)@X^NQR3ZFwKb+F@sjqXF1ypQ<+Hl78s%Fvoo^!X@4|!
z_lo6nN1Qi*siw~fgnkFcYBFmkFP}S7)90FUocut!kxFi!DfgO^Q!^#!XM_%bO2ci*
zQ!{ocoElsj%wh)pg)>0Y7n__56=&kgT1{UP%wno#inChNmj*MK#)YbQun?BM%%qPh
z8s&l7nqY_`A>0T(D^@Pi^vlvS_%Y#pGFs<oLU4H?hjlpxJ=n%aDVFE=B>!9BWAf&*
zxtDU8l7Zm&8A!fok*2Q*1Q^`Hq?dxs$RK$q$+^o`E=9ptgmTI9I+T)2%N4I{vEnUT
zSv%6wtLe3YJjKNl@0z|cEuFJJJhSJ{Ez$JV$$pmnTTns{%Dg%~lbncfP}<emx#YYp
z9F%i)*CKNI;VR@=4J~VuQ%EmWG<2*<3y^+a(a^9aL+QK}KV5oOBmJ7}E{uPLG)u82
zFQ4?s>Zi?K2z`Og&}{2c0?GJ&$ECY$IM3~Fhui6Px!rD$+v`qp`P?bRkhM0BtP$x~
z#Ja_wiDe?v*N#Y^seX$^+i`vf=cTC4dXB+QJSt=S(5Ze4#c%E-hC<>$v8-_jh0;n;
zazndvqt3tp?3_PJWR+BeSzz<X-(xYElu)2JJhCCcB*dPUAhGqru4@&9KBU!g91u)G
z`xN}u3yUWc3b32UA|RNA_9@WSh@4F5fgLkTtBK6hJTeKnih%<q*&Ub+ONiIV%I$%K
zq1E3OW`M0>9x15UWN>34g&E~M5VaNHxD-3ugm4&VHxg|NGZ4V33_js$G{53Aa1=ZE
z1RKV>;xkZ!9ehHwS*C4a2KHkIpTOcNc?QN{2cID2+SXdGNhr*ds$5eE@2Ow~VKYjG
z6$}WR34^X7996-o1g<)P#v%+=!O4WT%^GY7Ghmi<3gJ3c=&6LeRj`6ENfmiIVVVk7
z5V~OaV_q?#Oa&_lhgEPo;SG~ZU<DydVC7<_GP9k{f=wg5YZk07%z)V>)2t?e0tl;(
zvo4qt^(C;c&7;}66$EL;-L0)y0~t0STA5(B*AxQh*@H{CUj?TS=vo|H!T_{_c{E#S
z62WYXDTF!LAxgMH1*Z_!n_R*H?B>yIwn+rDfu;~XP;E7d;5HkG;8Vd#gmKu-V~b)=
zC$NfbTN#3^IEK_O!VIvv&7-u%FIwAzConr4viF7=Xp?1gE4J0{RAO#D0K68Us)YFL
z*Mak-ikw1VZ<<HD*{8e144kD}l1H;8rx2c1t;3_)I#USo+9yES8|Vp?tU1hpc|KMU
z<h*MRx1Dzttkca(Ess+F=GOYty}Oj_ll2Vj$F6JB2#;e&HlM6#AifkKB%6mFryOA#
zZU&Hygc;bN?hMljqB){!Y-*lPz&B=7o`HDHU7(Il26cCa8K4fFCsx@MpE_PN`Gj~4
zxosLY#%P!tqhVv18eUTxrV`>c<ckJ$FG~P(EweZbY{qULSwU4A1|CqAo<w*TyLrr2
z8B8Md$8H{{nM}eS#pIFsBR9%$D?ld98K*VjX6(r6v-J$Tj@>*mBgJOm1C=X}%u2Bt
zC{bDP$ZQmwfx8r&N9L^9)XJ^x3R%g#-!t>x6lP$s%7jN|gk+n-4E#;8d6W*{q&j>f
z)T8GJcdPt(G;2D=%uCZoLhEQG#E>Jz_rqC;++gOvG0eb5?B?+hLKu96mlc!8d}u(S
zHijAKgWWu?ve*p7=g`gx6lQjPz4bei+O6MVv|qBL-P#-0svL=HZQu#7gVi@Qp3gRP
z+%rT}>Y!j$kW+d%!TT`LYx*H4{gKdg*FaiLG)6p^5hkq`xd2@#G^gq?{Xn5d2z`#w
zoZQQJnoBYLe4*9EbI>b=UL*0}5&Bx8qe9aXis|nVdauxr2>mOeUlICuLjP6h&jd9L
z0_sU3qFkv$^Moc{B=i8G#|SDLZp6<O`Vx^_DfAklzbo|jgl-UehtPKjy;ta;3H?i<
zpAz~Rp<faDcS8SJ=)VYkGy4fo)wdBbBXKto<t!#**R;O__5$0#H!@a@ljOF^k2pce
zjynk~8BTcQSUUOB@YN_yX)`ORlblsaP=Zv_C^h+ByiQyvxJ_`UAX~+YXWc!5cMIMx
zNb4A;4+`cB(yW5~0fL-jO`21|iJaO_<cez4KU0wAAEXxv)(EZ=Tqk(7;H^aH*)8;F
z^cCp|MCiFd=$S%S3%yk6)k3cqdaKZlLf<CzokHI)^e=>dT<E8T=1Vy9e@p1U3H^!C
z?0v?&i6~z{XuheFK3(WCp~ne5N$3lOo+b1mp=*TRBlJF@e<Ac^LO(0?^FqHa^dE)x
zWAL(knM9PQK<FMqj}v;5&=(3lOXx*H*9xu^{?&q;guh*|S@^dKj>MxB^FL2;n&2$K
z1w@o<vEXvS)q+nGk^V)&!-8)Mekl04pc^Ly<pY9Uh^)6@4?%uNAb)`1P{FeVM+q(<
zLf>Mc4+;I6;2VM;2!2e2-p>SWco-$^7MwwZz6F9cf>#J`5Zo*n6}(k&4-xwA7QA2Z
z7lH=_pA>vn@Oi-xiOBy`p)bT8k@PGg^wtS|onS=x+XZ(Ef1lt3!hc8*myx)QFWMb#
zIK6SzY}+Wel+1*UpGR=2wQjsVa4J31qPS`!a>{$GK0f4(>_A_l84XtqG@p7*UDmM}
zf!O3{p}l%okug}BAU6+kb7BiDvcnVP9>*OwE(4JpD{KrOwLOkISM1}LrFx>siI{db
z8UR&k-K=mGII;D(7jo7#{Z?TFmL<sThnzRIK}9&RzQ2YU1D^mAx5WCMl5O616Xp0)
z6<fZ7T)aCZ3W45)olRzKwUA@KGi%%y)rKM1&WvUQ<O;y29GX&Xl)DEzs#jxj@U#HA
zN{fiWM-YxJ-^Y-<fC>_}r$NWcP3Uf#%q57mGskdnP@!-vA8y}jqx!e8$Le$Rvc7DY
zGS=}^1Y+Ce6v#0>^~IWZq(E7$zSAIws<hh@SE%79Jgc4YoUb<OPc&zl4LN>TN!$|6
zN*;t<2tq6$P8GFLU!qybbC4sSa@KeyooH6_KajJ^r#_`ZhH{B!CGSA44krcmF`gUI
z3%inGg9_TVFSRQfG_bTpiGR6W$>;$ppH{n)Z+r^=-{w<rK02uFwD{{6YgLDt2ilcf
z9Y?2V^)WOD5Ff8=tZOak#+Z28nfxe*=81Y&3{4+{55>^|?Kg3>OM5wvPS@Uuql4Oq
zadZZM6>i;Vm*S73lj7`3XqUp%*xKl0aCjV@t5#&R;`!D4;+S~Se5|)N(zKE$i;s&Z
z(M|<RM^r7VspS%-CvLD(Jg@)20sn8gCd3N5e3@OaaPeZcN#dJrOmk@`?8EAm1qD;)
zFR7Vv&h$~EhmJUzhA%P2{Kl!_+!^0k!2EYvz^D&k+H5>w=wEGa&Nmh?rWIn`bwIov
zzGC~v6h^Z@@adK}9r*M!1@~C<spDjs!o>H%*RY9MQN3(=Eq-OQe}TsW$4}bZ#E>sG
zF^=Ep#;Rot=Rpv@4qdP6jz8)4WYjeStL>ByhOfgtdUB|^PX_LBAU@EI>x}d)Mh+YR
zx<y&iWSC3weBWklVPq92y3}e9nvM@MTFq=8RAx3AD-cV)mgB=4?@qycQEr2+oBjG-
zBVEs7R?60mxtHa8a>i=sz{p11>WCCz7J*YM$u859L#K4r3-*`WBXjce8ngmVi_eSB
z*3Jz*oIe1@52k6voctPXSjdcZG$37mAW{e8j`>G!#q{;et+%=}wkB<J?1W)QeOg2-
zFe0`HK38|Q7v(inkETxTCWNDUo=N3l8ow6JP$oM+IPBW$*zT<NY;)gmrsmM>MGi^h
zh&uC_u2h^imgG4i+Ros%-TRJ?EiBW^)9dX;PLXwD8nH8?H4n9G!PH0zjwz8|I1URY
z*Ovx;^}T~elYV_lQ+c_saa?&*NV`7R7_bL|sZAG_ZyOzKOb;eEPA;D_`cOz~Y7FVv
zjjf(WZEKM|J(z-+=F#1PK9NXmx}ZF{>09MxA(;9%`a_<`E&F~srdOG}T(^6Idc7-X
zi~1TX%2OJzD8Dw8uJTDnKIu(4!PFg>mLCdT8!8LgBJE1Q<Bokl8dCs0?gksm=0h6P
z1G)J_dLuQYHdU1$%B~B!L+*$RlZ{=ND81lK$4+O12UC#U!;GTLXi`&`vZ*ZxTv;z@
zMf+wNO<K?2R!uMepKO@aG}$C<yWZaIH!~-f|1snQURb_2bbs!(x#jL*EhU=Ks9&#j
zdv@ldGiR1>%{I0!8a-j-v^uRZ5VY;g(yGco&bDn|I(o~-A$8i$!TW}Q^T%w@HfM2a
z)!OoRLhkFY&9!xVbf&T6!ty;K+m4y#d$Vmfc$z8Y?0$Zgd*`L)ABD8MYjgFci}LmB
zpE_u4g|SO|8cZ$H>h*maN7`HVXFXEB-x%w2m-`#sb$*!1ptTyFO84%oN9<Eszb=2u
zsPv_k>vfDdat!{TkHPmxygT!v?vlJn8YYozEkArCsoAmJzrzc2t2!8GY&{%^UX4+G
z*tI{^h|F@^A{g0GZ@s=1=SPvPNkcnoeZSSBH8r`KQd3*BVqcZk<C?14@<6r?VVi_u
z2$FXZoQp!vJrYtWRraa{Xi>^69eu8}Uu}72wk^+>rxg^=^v@hoUK6qv&Yrn+^mK{8
z45KV9uP9F|&aCnweI3#Vk$z%pdM(?N7tGU&Zk?(1*iv;xd0ohcaGS*P@~cDcyh4=a
z7YFrXqbX_UpfXQfsq4`97v+C+uq9nbFX-)hp;w(fdP>L}&1<+eH?JN>YrVCW)o*5D
zdcO8Br=8*Q$I0$SjZHKEbMPsf?@;nn6n~jfq&nF6!%f?PQWd)P0(`||p1fmq+Tz~$
z8b;e&FciM<j$zY&ZnxRAoeT6EY@7z~G8)x1c$dTFbXM)nTovetY48EZ6(vJXxwM06
z@RwW}KMj7=O=mYcZ8<BFZNn$HeI-tR?+NcD8)i7Q4`OPQZR6fCWBk3nPiUBVkNNY4
z{+2V))10&3>p|rUHL~DmZf7v!&D<O@^dE0y_^QA1xc*~IG4E;EGM~L*FzGFSvSoaB
zx@&Bcp`Sl8_>61*A#yjLY3P~HI>WBYGrfzANo6C9l6if-Zf|Cf>g6?|zE|D1VD0#K
zCZFz2EnH%(yl8Ex?}D|>?{E2R^68|r7KQp=@cQ@>XHA&(l6OVnk_-Ad9XTsdEQdos
zb%P`P(5Ft@s4;G*No~BwX&d|_QiX3i!im(GpA`qa4~C5!!^7Y6b~FC0Ic*zf7#?T%
zEoaxqybf<h&j-IhHT2?wwcabeX=~Gs)hNu17rg$1w~f^(Mu#EDUiO2xz4k$qrVj~W
z*7(}=Q>Qvpa%xco4~lTP^YVKxKD7$jRvA-<zvuCOyx!<L>YWOGv;IO)j0A_FZE5vr
z`#sa6twVXVbp|h=a@6Bpo3UC67ed%&Xn)8J8YvhXy7Bv5hcDwFjx|nq&Nz?v%E`kj
z^hTxAeO#S$!q8c=PYFY(^LRREy;z|i=!8yHPU?hkXUci#M07&9Gdkbvtj@D0R_GA!
zjLtg^_R;a%Q`Mb1A>0|A4>(@vZPSuqD$^7)oI%x<H-<7^cP8ho!z5NmPNQ>eN^kU$
z<BHU&75ZyR+}&C64^K>dlaqz%wDyPGCs6iJ@!8&{aXK|VcK!dy(Llmvh4|-l(-ZtF
zHVQ47U0dD1T6`@(GEBWTVU^W+E9cf$t*E8@7sQ%x5|yU+f`xPEA|beX-K_`Say*9b
z@~xI02Vm*p@0sLCONPlp05%3$mYGLCW#&=nFmjW76!l2yn{3#XX~xWCm}La)HW(#D
zZ7>c=wj0Lp+nh7+Fnapz2Ch%9!#lHXe4&{xmv87$w4ahZEPkAK8X>!mlz+G~RarTx
zJT`ZjuxAGeUB;iUOjT*Ve*$UVy)xCG0>hRbD&=Q-hc!ybEf2+X8UMaA^{LBYs*)5|
zN#8wzq~BkkYUn9zQP)Y?MoGWGsj&GN*t=_Ynv1NY)lBc<LrsEaGsRuI^g&FIWV;=m
zwAqecN^)fQk{qri)n0F}9p6PoZE6?w?%E+4D(X6RUR<j8tf-CcqCQwVBsUFN-5Acs
zy>2iH<(U~s8wNv_-lu_BP4kuFQ4G;|rK3=9#AfwCB;>PFR0*Dim+try>{&NDi`h(}
zflJ>aOwiQzJMnNNZ@wqVIwk(h`buxU{Q7Ne{87qq{}{zS_8F|{WzMeVBOj!hTKVRN
zy~>ERj0eENn<VT$EPIuafzU8WUrMIftCX8^yG72lR~co>sh{9#l)cJ1X+i$Nz)3tv
zId}Q&+POIEN2i6z<xgu~(~4z`Kb_g~M>KL^PchcyTuqK?$1yH7kP8a;Cdeqemht{{
z>e;0@&<?YV^ZY8qHx&z}E$92wsCY82;a-@WOb7&6lkbt7v)D8!nUK+iyxrg>#T%7O
z$m_)zc+P-P$;7mDei`uA&aP2*D3bzNjQlxOnPw%E%>uqB98_X*Mu<gDMgvm@W+9Vv
z^2t%NURI;LQ&Rn;e@KbdNHHZnNcvSpLw-t@sR7-Yv<C81P5GoXkezDE`u>2*@+tjJ
zB>V;T<R?L-&_h^PB=d1bkrmCE;>r6Flg!_blg(dye8ng+CEmkMceiZ{IQ7}rEhhRC
zM(^h#R>6FcIE09!jBG8z#Z)jaCi*o-@8=;_!7h<FfCwsSQ^5H-zT0D>RkC&p-V_P`
z9>%J)DfliGyb%+<i_z^A;Om1*xEZn0I0d_?pl4!qI|Zvm;w<14?5U4H%de0&`L_u8
zSAs<gB`ey`vyN?LG1A@yk;ciN*nE#6mi6$V;JMh9wwGJAJu2F)X#WAxW-;Qm1(1;1
zKEzP4TiV`f)s}`3%VtIU{a~<c79(C8r&3YdYtZ&Cc2zdchcatgCEBcL|4h+lG2*q|
zCE6Z<re`f}X_$^;YTGN?tY|+k$VZX8#fZ~p&ROWJX;mTASR1<|!5RNNW037j-0^cJ
zGBpHoeIsH9gpY_xD*rM2svt_PEye+6R3E4S>yqf7A0@;K`XoXTcJtT+2quAP;x{iy
z%xx$1QNd}1e%Q_91|VjH6WS+610b@J(3V}X$t1K-VP?mrO2wFKN-qSNrFk^7n?g7f
zLl{%Ye-UP226jwfCs3*4t3)_Z*&ytw1|dFEMv?=IEga2_%~OdTS|VWv;*+pCEC8Z!
z3o~#4JKBKIV(}R`j2(Q!XSn1lc?LMUl(XmoJyf|T5m*gyt=cGQ)+feZ;bkRKN$7&o
zqCy0gF2*8ZBeJ7vC}<8dP^q%3By6_$4BTt-2|SIIJOi_!-aMLFR}v1WtfvvotS1q8
z*+K^s;@hYQ8a7~u0Tkh7s6`7;BJw_i;u2U_vWaFbrb1Y4=ixXLJ1hqXdlZw$1BzKe
zkVf4dX22|K1>t4v7z~6@RIrj@7JEuti&ZF{ILyOt7Pf-G(x5ROh#6QF><E@n@vU?m
znmiLw8$x^wP*Xg|hsv`*AWm2gmF6*OW*7-G5TE8ci13Pue4}9o;-fbq`T%y+mLLss
zuWFFhkOrU7j2#;84Ku*YIrxNlWxVMfP|BtfMA_X++0`o1RKjlTP<D5i0p4lQ$Aoxg
zyagXn%BB<eP=QPdKsho6n2N;VPV8oqNrd%~gKEM<DhZEflGahe$oPEu_(MUIFcP*>
zSUH&GU;$J#1M#V?M;9|%lCdz1h-0#TEU;oS5U+@BNf8yzKzy`yyN@|-t$Q|3YKW_i
zUBnx842wg6ciR}&10Z?JjM4Q6BuCrw_?4D8`Eq0W|Ap5T7S9O0fup(RN$F{;2dG6)
zUNCZdX}RbdTY60erj-~k8opFM$R@3ty;w6|Hatm;H6H-}ORD)N6gPGml%t?+=~bgN
z_t3#ZNTgRyM)=$@Z>g}k49ZwlO9RLMl3F@Z)T*k<lSfR^Y&)De1sdO#Z0YPa(0%%m
zOkXh@Kg{lM4n3VOPC@(zp#|xeIBCi3)tc=VXGYdLXo93A3zurPTZIBcOLyRfHfFsL
zJZmLzY<Lb!c4(!Tn2D8DO8umRNxF_X#ePDmKTQuHr>|!<meI~?%$FCVyaN-m9@<zu
z5xS3QNfu}qGuB^_gf>X9C&QCW0*5tB8>DKSLLjXkMQK^}dxU8x!ixd%N4Q21e=PWG
zL0&t^=VgWXfnXBCq*Db?5iAuvPmnexlv^su`x@!*3)Tz%Snwx;v>~C~AwilalKxOI
z6@#91x?ri`X@ayJVf+-q*@E*0!-C%y+$l&K5vKdG;7<gf5j-eJb8gCgAoy=V9j_kb
z^9M5`U$2R$3-WE5^mxIEf(r$g2yPVIB-kLhL+}>qxBnsHG4*dm42zG2c3~)!<^s-)
z?;>=*(8?kZ@ya3)@gpSu9En$!fQY|H=!Fu$MCi3bhlT#W(Dg#!B=ir2-X}D_F0ecY
zgnnG;gF?R`^q++Ov(R4%&Br9xD_5|92z~v99w2m?(4&Or^DWa&6MBx&3xr-S^eUnG
zEJOKggx)IjPQf1%edc2_QCSEAm4zV6^El%%dHy*;KHHL37J@+9ZZX|Qf}aY0PDFbA
zRHfvDg4u$!h^3z1M5Lz;FYye)vx!JQh6uT-g0$%(T_s4HE~dL&aGhWs5$UfbLVmko
zli<yQKO!Ri1A@O4e1wSfza}F6OM<Tn9ua((i1hyy{9Mq+^9bpah)7S*AjCYuB0)Nn
z;gUwD3-XzX>B@yZPw-+v+Kf?tnc!MM8a0zon=z*6dmiaV!5;}eAoxqcrvzUVe3gjw
zzZd!~!G8)mdEP>Al3<o#v0yJE(w`#qV8L?*rwGzT4fV_y<hL)<tB6RyR_G0aHwfM;
z_(Q=vc%6WO=3XN1iTB9$;}jxx(_hB@z~g)(rWn6%*wWezD6Gek*hgAR2K}ureka*9
z6}PuvFejY8zY%;z@UMcL;lTJ?hyio$D;pjKR7sKkL5Y7-@Oi<*g2zhtsKh@fc;rju
z6ZKr8n=Pcufl~rKq*|9B9c=it0E;EfhUbNRBAT-s5#7(1O`axYKriGfiIC&lG3jkY
zD7jUT^&-u$yTlI#d6_1ixD85V2n}((#k6gd>#WIK9TGFGl^sT5JCnI02wcxh61E)B
zvF!VBnhlICh{zWw$i0Q%5ql))B3YUsm*U268RmHqC!J_Qwg#sh&5IMav0#wRe&lu#
zV=eZKKylSJ5y#l%=b#a+I0{(dssuT%#Dwl{w=GMMn+7>Pf+TK<^<9av!b@=CmRR2v
z7=U+opf8MsvGwTI6?1?Rm4V)b9j908Rtq`yJDVEASZ!$f_9k<XQ)3))XmYht?jGzY
zc8$rwOE=^=_7k^9z=$p1=a4J5IwwXrvA#tZEd1!6xFyPYdcvDaq7djrx%VN*N3+E3
zX)t2hAEUCpV;Pd*RbXuUb?u`mGh()%H6GY5Z)1;5es+mD#=(x;J_Qx4uLg2VPkkYg
zB%Nrg2X|+kGS%A#Ilt)Z5~DBCRPQ#(T`2LfkXYZ(Ay)<gmJdT#Z7g4++*uglL&2w<
zb$#hbZWZL9Qpw@+ueOflc0rEqL4CM{sEu-Gqmg6V?;*&MPdVQ0xRFjY5qvzRe7H2I
zjdF=5f}cZf4EWT?cy7c~ONS2V&_Zxv$16__C@CE>ppzDY{l=<nzOfLTy=49htv}Ww
z`oGOWa5g%q?d<;R7niFJGY_;7TpvfLXy1>aIesEBG%W&eiJ>{3Z;PR65qNJL9nc<$
zqg~pwadf)IA8@VB!1>3kk+m5(Z$GgJAT0v<WysnLElCT-(aBnmINGURTHEAvwNWwg
zc$m{BgC^^0oT?|;;_oY2`}JQqdwJEW1@o(_=g*!ufB7)2c%CL>Z1$Wv%jd5e09(L$
z^XII*qzdjUONUy-!letA4T&Y%ma$^gfRfm_0i_nTc;V9drKWYErIno4c&05K7%M&4
zB9_dat27U7UAs!YQ+DuHKqJ4eVaaz+$*6%R+mcW9);H@|ePhM<-(|(8+*xTC<00T1
zE55fJO}1l95#=>0VWw%vmnqn1o3m5juzzF0*Ji;t9`{W1h4W<oFlgQ}ztS8=-t!Hk
z)q3w^kd7a>x85UPtoK??_ny;T&*_fWb;lEWnq|1ROBwE^p+K;<d($-BW27?Nds-Rp
zrJ06%8%)E!G%?)!scE>E)@r!-Q)Rf9CWd>rn1*|w-nZlK;wD>RUUUAAJ4bq+b4P4j
zqq%ul`6|EZP?t*WJE4@r?ya^+epHL(Me`$CG%u15^QST`k0yMDPnGAxAS^o)U~FSu
zm$F=6M28`sJ8EmpZ@Nf36xy1fsRdxVRMWCG-*LUYUcbS$RqJUqT<bo)MT<CLOjoLT
zchgvJaGt$LYw)Nr=C0*w5pT0+$8qDawv87iYlb~1cwxCGs0BxqPYU&hIb0FA73F<`
z-N2{W+u0!}%IS<eaZrmQZ&$E|$7@q*tag8{2Gg;+++2HcFvEUIaB+D~Fc6$vel+xO
zXl(vp4t@dyC3hXyJ1Pt55!X&PG>pwP>Rk=j=DV;e(Aa!O{S6204f+n&TI-hIZ11NX
z`t4C)^KCFz{K*m5X!nq$ZTZc&xo%5MC%UmJ5!%7H-ihbV(2ZJwH{yw44JnxBSw@E%
z>U~eH7%@hN<Rv#~^{#DL|Fp=}kfK`1g%)x}Qkqk@W!@0nZZ8_9nfw%_{8_GqcXl8j
z#rYFVixlAKSH_CDk<=*77Yk^-7|e)xqqz-!7!qbQroi~`+EAu4B}_v&GtQLIs|+5o
zCRwlxR<+4dX}U-n)69`+f^lg)sN=A_psGQTCAGpk-9u<NnS~N$Mw|^<QGes4@=T@e
z>QHV|TC^O-kQq@LLCzf=f(fKMgmtozA_Mscu?kj(%0DRi=QJ|!E={S;bH(rxMw}P{
zc&%ue@uqeoM%GQ~QN33_R#edn%VxSzE^F+81HBwYBg*H6N)?7f&V~WOk!TGkdfWrE
z#F6D2Lpu)JdYyKVZETKOPt??7j%R3$UX^RcU<D`W^aQgSN1_$SqfEDjG7t``@WUZ*
zld~}oWA7Y{z40(;JQQ+n^)xwz7YdFk?}a+gKWy}xr}8s%@J895T7zG;r<tGhd=z6U
ziWPizc%vyW+O%7BgfXmHBJ?>*q#=&zQe&Vr=t93|HEOD_%T>$G3wawnXamN;bXN7K
z8N)X5q9t75^~D*e?OajL8eEi3Q&X#*7@N|R!+02>rtF}^1=;LBN91tKnf1?f)3DMB
zlS?z?XbtIDlT6DqBB7nO=91Cwl2F82uV>a9JnxLA5=_s-`36JEZHL{>x8+`>{UJp9
zw$%Kc_hY@D^zA@*@^+qguo>K@6(nPgtC=l-g2AeLrq+FGRdu-yhN89}+pAWVmu1@#
zwo8}>q)rLD2e?b;(Xg`n#HwjkmzVF)wsoISwFHKfr`BmZPT98<rjmBWxiN<0RGgP$
zIMhQOQ>&IK9p}Ti(lWlZ@?SdoMlrV}$1KH-RaYXcN&&-4qd0#@zcO!2db5TyYEs6n
zFsz&h!^-_Jt&27MG+Sd+F4mySH*gNDf0ON&9p#l8S9`33n2qD)kq1J4&9;-*>m@CL
zrej^N%@Jf?uiY`%YnlV|8g|V1sQW*Ey^hx9x+1onxMt^b4L4q`w;${ZGg2RFsU2MR
z=7wC3iZo8}?4FNN(W`~y2F9u|sihh7dKeR5n_H*alvnQ%V!m6o8NL6PY?|HDyqPlg
zR<5%(<SuoW%*%h{;9GHhfi`Z~3gg$u51#QRpBEf3IgRKxZ8|=)nV$*xh-2Hw!>+gk
zh%d8Seb#By9&y=h+KvVK5A5dhO%2L!)j_*eEZ^ive-U=8J}%!h=Jxh>tG26uO1sqo
zj{Y8}XYgHW`6h3|@=cjszG;is>*<c=Y@DT4TVVfbbMy$@0*kq7XKmG8jw_t$KUfSZ
zp10Wb&}ZH?#_F;WUc2Eb^%%CrS356%^IzWe#+vRf!__l==+xGQoM4)Yb(~HgHcc(#
zw9Q<`=@o6lO@{6odcSE9%eAMFw-Jm~`)JzgTwV3!9+w;TiodZ$!N~WAmw38mibOIc
z<~<nvZB~&L3-j1BUG<fwfN53hxYD_@>c>uJ@BXf<e(Jr{HR~fRIy21cEeM^8HHkt`
zPuNa1l&TCklXB{7L*uc2QQ-xzdwo^E#iB_+WpwQ{9xtr1M5!>RzWMzHYdzkK=J&n9
z?NO(bqAcX{y=MNVc=)3dSMZslMSW6`ThYX~V^p|u>RsbU{Oa)|+P?-3)yl{9nRD9S
zAzyHBT`B60u<@L^Qq*1gsz=dMlSgymrtS|-|9(y{t`YU#4sWt^4UB0oA8=bvuM1w^
zQn{tlxdtY+SSZS(y(=k!F46~8Odp(crFXq^_1bh;^4>Ods<pNf*4dhL{_DmcHEX4)
zwQ1f=t`xPUN(~G9i4Tj*)v)klSm>?8;tC84Cx^xO=$W^x6{D2Jvd8<&^~R~rbvX}v
z7Z_W@=6X?^lDS?~xBZv&$mzxPqEt1pVpL8q=Nha*hP9#?s(Qr=Sv*#E$*TD3dAt+2
zbku;`D)g(BDXY^srfINUOoO{+DB(iWj`+By!KS&f`^$CGloi6A(Ru5MloP_8(Rr6?
z#@o4aLbx+JHybZ>M-yRUXkCf!N`=X-&G_t8tS_fK?aI^|?dkEZn|c&AH;s5<L4DlT
zZ0x*7h<2uocPmq4td4aob8xHA**_5OjLs)jDV?3EH$*$5@%hecglK0p9zKzJL%1_K
z|7P!We?zo08b9y6Mu>Js<8{tXml2|!(fF9s=;};wL$os*4|Tqb5bcb{*ObOD9g%ax
zFnm`UoyR*9>7L+T7ftkCUw+=ujRJ%_Q_2IbPWKH&JEQSwrP2LmeZzV~6dJ#@-tQ@m
zooY#lc1GhqA6v4McO3|Krrr-Jot?bvK)5qH51mLkA>0|Aub)UcA^hb!=~vvQdGK`o
z6}=yD0m!jS=Pt%qd9D2P8B<rxU%p~SZS}GxFeF$u1C9a~&7WJlVn+G-lgCc3I?cox
z$6qya)af&3*VL?-an6!C^XJW*Kd)f=vgMb~nZI;yb-~d7gG&0Basj{@u-ct5x5FuJ
z=2uGFRdhb^hCSxXvbpl)v3wX9${QMHpg8!8JzhSH{d884i$y6NT$IuWd-6i@R$v<(
z2xMf0xG1GJZc)lJxE7?*Q(5S5?UY-9bYz6p6g%*1(4iNAH?9mS<&l%2{Lfderj>m*
zR@y{0Z2c|<wI<bYrRT`HnUi`Mr{~G4nOyWyU*77R;XcbB!Fz4a8MdG$=$ip7<-*{Q
zZhB|<$(PF7jpy`qhbw@EIPFEM!uMNg;+;Qq&`2KR(e<fWrpt((R;pu`%457OrE2Pg
z>|gZs<YZNzTP*2Ll;`F3slVBxQeA7MI!<}Mkn&vfrLu-mXG?c@0@pcG!yI>m(;S{G
zczQ5f>@5smHLN5r9i#OoTTd+9iJ}<rw2%_hIUeIyTWQx~hpR7CsG|N)LUN{w?@*7i
z*A`N;FDJ<A=(l@pJPi!v)tG$f#p7C|eX;i0xTvWTe=$a!YVNa@^&akUooyBCB`d4=
zc8_raf<*hJT)(n}TbsaRJSOFOA||7b%4OEqbQyx=7{DImaa$-O$)DNU#HH=4@?u+6
z2E;e;E4Iteo91xM<ub5cGP}q!u+L!`*t_&no=ock?3|>ei%tV|c@W{^p+iS8%+*#A
zCSMPA2Z2y1M;2P0l#f>aqgIqPP%ZzeE<twl64V&(%$4N?FF~(kX18+3ax#=3(bnOD
zad|ebtE{ZL1YMD8IB^N;qSmLKMDHD^(lyMMuv(q=47EBfn?|ip3ojt%>a=~WKr08U
z>9#i7oFG00>AD9qz~pzclj#5BYy57;c`(+-*=B~@haz|U+o-0W?aVPhltGdyEx#XS
zX&IadG#Y!G-;WW25a;r(CR6-=j5OsQ6*<%IN4Y8Yk&;t>KSremp8(Ydsl~&`Xn#60
zI9E7uUvaL<S)n+}p9j2vFx5tK)S|OvQ`6Ex6ySa<PC&*6v&dN|9C*YS+a-^jUBZFl
zu?5}8X%P;*XpHUAn;fn*?5)89xa0h3EKCY!mwLGX?s${FS<&VKxNsyw5iZZ><@&GZ
zr~0X4uA-6c`RPH@4}(sk<Bs#QLZp+p_UrjMxeR;fGF{gKhI?RMZQDAyNIxNv!?v9f
z$A_K?`8~;}iBMAPy15hj3?!dUOeO{b3_ir9ST}cKMh3~>k(70FCx&v#%EhxAl$dT#
zCUz|*FTushq(GkHDi<deY3a1b^9@2f@bf7>nb7-H@*`}l791{xMjz*5$3=5OzH+#c
z{5(RCSSb=u18E%6rr<g%sEvt!nbGYO+%FObfK<|^;3g`#FEP5Ef`5nvt+%V=6g)%)
zA16k)QvlDTs*;tEq>{E0{EiBSBu2MWutp?CAu*M-Dc~cuZ*@%c1V*=0@N<#iswlJ+
zYEzJg6W8~%#OQVk{v{Gznrb8VHU%YA@M&UnI|XNANbN#@(te6(T$_RkRB%RObUOuC
zip296Rfn;+DOgMe>tdo`XLLIS9OEp(lZd5~HU(Ev!7pQ?4|S;E3z29<>}_!hwo}39
ziP7y!P=?N82{t2fG)}>NRB(1;bUOuCiNs7GSC3A94BAp?L&7DJe04F=)r@YZfUB|Y
zf_Np6O4=0soeCa_iJrmeb_xuL?Sg`{5IcbqttALxy0Om|6FsIw1*1fQYgbW8n}Sj*
zD36IgvqJ^n5s7;-jCo48DVRhB8)Bj#VsyJIJT4L(M1Ny1v{qq075pkD`fWzHQ{aNw
zF0{ejh^2XAn}RE-z!?+GC3M>>;QF#ua2NK6u(v7LLIvl>L_fgjb|tu0ByJTYZ3^z9
zf{iiJcXp`Y*CMeQu{$Zz+6K>1!Ba8O(GC?P;kkfSxEec^v?+L(3cNAVH05Ylg%fkG
zQw$Z>#wU#t>1#GPzGJ_}_^xfUJ|caFvDV<a<ulX_efu%iEf30!d`#c}kNMN#O0e3e
z7{~CZ6VVyq1)KhKh^&f=u<AzSykt0GAehzWv6smtFj4#lO-NBePz|8f&m#^}QalD!
zp7ryH%-1|p5!|NCQ(|&J8$neip)K<sCX;Zi%+*5X{U88^)kGG+JW4jzih%?3KMOln
zKPSX%WUX0B<?y0?apQbvu#ij*<|peBRvSyb3OihW5GLUKL;Q#98Q6fGo@4;m*@e%*
zZtQ4r!qXO?flm~FDuLH_rH277!v{SCwx;4Ukb=U1Pmpqb*jg?=_worAj%WzHUz*3G
zP>9S4y`aN9zKRee34UlZk4sJUg!o3|Gwx@&rJ^9wFasM@!KV=7C9i9f+@>TqE6M4E
zc*#wWjDicD8^a95NAnIw3wT6t2s02LO$!}f8Bj68hu9(c!FmSFUYJDSI+^fQL}0N|
zW5V60-VfF@z<z*8TX#%icLY`YR1gNJ;3UFr*i|+Rut3Nj8LEwgq0-EbU>2g1z^gdi
z#}N2*1O=PI43uFvk9>4hYzFord-G@(Z3@905tY`6K!MxFL!~tyVw|nag9>w$RuVYS
z&0~xrRzT&-IBtCGpcOoZ7=ce>=8?9KU=rF2y~tz|?#6B&51ULve249VLbD+z5%`FN
zN)WD7+3?6Gc`ylW*{m~}gtlyo(Ik*0#Am~HWieH~7+{N<M+z%;`&8o~!iGWg17WL;
z+pb}XO*P!6VCM({^X4!EZPz>YgJN49q7tYBuULbyBl?5&48#|kO+tHn70m#jJutWk
zcAU88ai}_zrx4<kUjP9vdV%Dht!Ka-eUk|sJ&NBp!Y8xXHZ>%8q%I}Fe7LdA)|<(;
zg&By?&3aEln%!YDh54X#6zRacJIp|Q8ore5G^4kL8HkVOE5~(abTrIBe6;me0_EFU
zb7WVSnQ69#8Hi8A(aS-F`$ZWsK9(;Dlwd3|KGu2zh^ryTDkI{UJY_hv!Tex71M!M@
z6{CoXW*|PA56H{SaTf_Q5FcIH7QL;5Xg=Ih1j^z5tzGH?ZPD90i005bU^ZX0wM`GB
zh<sv=t0M;|pF-o9e6l=%9n5WE2I7l;Yg=@*gJ?d`QADL?AU^fgZPC$i`{>sYjZw+t
zNpu_aHNJAOXh!PqacpxLr5TSKx!pB>Ua|R2e^E~uNhwc2$n+QW6#PXoR?}X`{$EhP
zBPeF9uPEgJ#$RRniX!0`Ur`kFSDC(|%2W;6H2(!PJc?qr^<bORuh>qc)2}~5uFdI}
z*@^H<+Ic@vU(eN3+W)$%r_`_I>M6m;6JFO|LIc@wu~9<=$fq#UxBw{35$q~BTyTUS
zZy%JOCAePjYQY_Xw+KEg_^9CPf=2~8_^8h=*j2Eb;0VEU1ZN4(6TDjR8o^rxZx?)2
z@Cm`Af^P`&p3eN;g53mr3Z5f4R&btRwcs^^*9qP(c!%H<g1-@bLy+r&t9)^9Ao>J*
z3icHoD|o&jzx7a_>wFXWVU)O8@D9Pfg1-^`t>D{&?+N<w$ieh{_aOEaJXP>~!3sfs
zfTLWE;AX+Cf_nw;5&W&-bAs;){!P%2F-d(v!BYhX3RVbC6|51g72GPwb-$_S9>Mzr
zpA&pZ@Na@23+|BfK{;o^mkgRE(`U|mM9^OdO`m$C14P7U3f)uazCzPQ9pkw`Ddoot
zO=Ex3T$q&cvxQzJ^a`QtgysVy<+lpGUFh3{=8F{LE#Fx`7n;vT)c>^5FAM#e&~FL-
zuF(GyTKUp~z9e1`kUo_NI!EZPLiZJVh+w(kxe|Yo&{aaO5c+bVzbEu|!A9ZVF7zEj
z(?=!C@e84!7W$|lf0JSSCq(>yg?Um6`7BC0g^2QJ5q+i)S)%15tH1DviTr56@q!bH
zNPhtl>E;VA5?m&D1rhmuS8$VHgoyMFM5Ny(X!*$E8x;8u5|RE%!Dj>y5|RE@BIM|(
zocONbUj;uSBE5&#GuB%$Kt%c+BGUB|R6epm4-k4d5$VPWP86I>MEV&-$S)LJD!4+B
zFC|R>J;8|JHX_pRAR_%9LFGda^u0p!hcKq+I}uU&(gVIg8tGpbxpxFV5d26GOUbEp
zaO0?uF3YJWlZf=n*B<igM;cfvsC;RG9wG7*1SbnlCn7zamNT95!3R{nwSbok|7wxn
zBDhU3N<{iwh>)kda^g<}9}s+$i1M}wz99Gt5$XA{i0R%J{7~?pf_7fVk)EE<RlNnf
z5Rtwc5$Q_=PZK;{@Ejt%#PF?!I9>1}BGS(zBK>88s|42yUPDAW*w!hG3N{mw{&phL
z?-Tr~;4cK9AR_(qg0Bej*D|JmgNXEh7yLx<--2%5N02^4u!~?m5$Sspk$#ZiFu}6~
z#}bi#n&3r(RYat(CL;Yx!7BvAg4Yp|{zk!O!JCOle+Loi?-zVfaKGShh)Dmk;O_*F
z5Rv|EBGUgu@H0W3_b>2$M5NCa%oi*oB7I*X<c10k7aS>gJ`w3J6s!`QOGNs`M5JFM
zxL)wvf}4p*-z0dmAWSh;`n^P?|GD79f{zLQmWcGP2_6yr6A}5pM@0I63DUC;X@}tL
zyg#R)or#w3I@}j}lg5tUBOtjCc#NqH6v0?h4(~!lGUSyg_FdSLLEh>?<0Sj5Lv?@3
zoKTg=1X~38(oMd4bV+OTSEovdbo>d4@lOlV57P1EAC~yv3jXd(<P-B%k3zT&sr-TH
z1=X5CB8Mgsm#BOqnr|b}i(h883GNoW*W%-mgz+~E@)3vhvx2V*z9G08UB>tgf_{{N
z^f*D@!b#5){J9`+x#T}D$RGDf4@E_YqXaJy<fV}O#El;jJK9h@zE!nulv_$>!iJ`i
zQD;Wn3YkgRnbykAFX32ye?xsQ?Lc3mAH0ikt2{L}p_z^P)h9OjCR|#2NL(zy-INw9
zw-0icn5RjsSUbOF*%*U->`mOpf<ZQ#Q*G5~fY>w5Qaur|vB}@YFGi?J>t=<k66D^4
z98QCF+p+|?k0Eyv8$V%7tZxMeF6x}P4F@B(d==fzi%p_jI6-b^fAiaQqTD7haII?H
z_Cb#Q&i23+PHn6g&%ao?1CX<>TxfE&QSKh>==K_ugGWioRa!(0K7w#;J^G!B*MQgz
zL^iR$Lxy5@MvNXSm?)Pu%yhhN#aoyt_fN?E!HSGQUdLj~_uA>4L>(g_L0;!#i+$t_
zxMD_wu>EiuQXAXlZS1kh4~~Y5RWmy7_$jDZeV;>)>8X$H&5d*ll*Q_Ep4&M;ctw!2
z`nQYHX6h?R&^G{b7fO6AB-VEm<j^Ime8CufiE@uYu0-Ul>kI3VDEDEE-0}SC6_05f
zf3BE(6aC<w2|4D&_QP#JZKM<Z;EjS@FYqa6ot~6S^n<q;a{EP&@!W{;gLhhq@@r=v
zN>3YHI%sg|;L`?n><6#3w4@YK*k*ad=bSg1YtmYqj*_%daGl&k#kBgt%V%u=71da<
zuy*zwgw`xEQRunLmModSv{s{cul~zxmn@q%f3f99i!QjVFdb@X{cGp1Hbr9`ftg8H
z)XtuJ>B<$eFF^{b5=US$8Wt>vYr0s^bTJI3h}AHn^8Eg@Yq7@SoRzh7XV>ah%nF(w
z$6~da1vCX~R?b=ajUPM=1OxYHKDAhzff*f-SOn0(ZR6QE+Lz!5FG+o9vP2AAr#`a?
zmENgLXe^e2XQ?hR!;x1Het;tDJe+zb+ppcgQg}(K!q@lZRV&u4sGYxLMR75P^vcB;
zcpST}PU+OxD;=a2w;Rsw{o1wpt2?$|yZ;4mb*Hs@t6RKe<>C(C1_t8Jf1*B!PFYYe
zW&V<y8RtwtXTazoC*4;ad*B;ib>H}^`^HyYC#?bhPnr;#F6r<HP_uCH{N=6d7Jpq|
zb?Pc?`l@^78(($S8qtp#YVMi&Qg~8lBdGR2(ffq;zzbh>@Fs_;MD|y3({}7_@2QS_
zEFEiloP#^Myy8AdrpLKo>#&nc&q``_F?XMGF{gccU(?-1P4>c^=3M1e&I_k<p}ZV8
zmCJ=wxvkoF;Z)8Gr*gS)Dwh+@g=4OqNG_bK)oEQr?z0UzmCIF5<uVwnoXVv~^dfI_
zZnRDdMQqVf)BX@Yq-Vf^&!QHsD;%lSCvUY!;MA#MvwK*JR;U$d5xu^k`jM<Y)z4+o
zxf~|jG}VQ^HNuRUg_uPh#@vjUJsrjzM$Fp@G5*v1gI47~anP+HXSkUPwBXU_n0dRk
zQ}T-QR^`8YuuK~|%Nad8WZ&U!PL7u4CP(a1t*aewuIQer@gN*)HQRP*MY&OXuk@&P
zsP1STT*+-b(rvVVU>e%3&Q+J1Np!>GO}%kr^40<^>w2x&vCX&5zD=(lS^e#5UrBIh
zV7oiwx*@ebX{+aYSJYYUj%w8@k$+_2%Rq5z^pUIq+8LT^o$Q4p{PjuAf68(+Ncr)_
zvNcxP&Qb4^SWj$PiS^anB{rplSbM!IIvV+xRi`3<|8a8h*E@D-#c?^HbjW*0oL=yd
z<Br5yFrN*`r>;6F@~15SO<E6XDuSmc*0U~q4eIH*iJD@0(0&s&#qyy2rlbTOwLf0%
zFLA+b*8XY_j{Xui>w^-vE1hPwWn3BCwI%aNZ0WYPjB5u;Yp)MroCM&;EBI!2&C%#<
zwl}0kjc&O+2bNW~WH$M(cWgyT8&ax0d9HeQgQq%$$2@oaKeDtU{DgZ$Y>s_L^SnrI
zEp12Tan!3(u`Rwd-Be1ScKm)%f|JIi`jiF_M$g!MU;Vy=jz)V!wPrMhW*Jc@&gDwY
zHp|&q7n&nDR?}xWaXm01$#DCY9Lb8>cIc!1rCIf9(2!QIwOsp#v%$D2xzVnr<6KzX
z;)UE+?dlMzy42jJCRbBx=Jh~#5Z4Cd#w?9jhhT%&`}CHS(f=o|4@P0;&fLbdvd&*2
zj0QK`N43M5Sa0s^JUe>buC5NoP1#XzV@^{O9BhV~W{eDE2l9fD;T5sE#jfh?(i~g0
zf`|SOT@N2Rp{rqRT^;C4xWXK5+Y!z;Yut1&5ANEuUK?5p^3ogaTiK&-^k**mb7sql
zTz7MEe>kV5TXmo6+10N4h1Cu&1*WdoA?=Z@j_wpLoSlxw_!zhLgX%riN1)-)Us;2B
z=lB`!1hI8@<Emef=f>TDJ^lTIo;Pvx<;O*Rqi)ll!51i$7aNbtJsgP&U3(!LB5<j+
zI&E=pe451<BOMHdFEqf-!!G)RyJ>;GP5i+%b>I(9|BC+Lin4n9y}>0<DSvRT?pO*D
z9^w2If3xes7HfAduyy~a!MoO2(%l8GV!=|+xN^Jh4CJhbXR!qzH4OY=|Ed8qx-L=v
zy_OoI;P&ltt?$p2-?z6k!%@87d&Z12;mj;=UC|=`b<5;&zzoA!zOKaW>^5rr1ARU_
z<B0CO_|+<tesAZV?>B$oym<QrE57*ylO8|P*=<SD1AUI@M|5wsbLOk-yuO_)3_bjq
z8S~t{Bl>gmoEN@2vuII?tN(r8RmQ@y5k}U?^M_6y`B9&ro_2w`x4K+A*Z7zo*Mi3P
z^o2c8$aC)Sy1GB4+99QC3)<jWYj16b6{;OlN`EqauxbZ-SX1qA#%Hbm)s`CL;a}|?
zZTJqS-rMh73IA$A@vmk!v)$<*HPvcjVypVaN_|GD=geJ+>c>aNjVwG+oZ&??m%(q{
zJL`=zlpD2b<0^5Zw!X%4qh=+BD>anPSaZ=@ljB^_dx5bgYmr5{o<0yu#zw-o+5*>`
zpAGzBTg^P)NpP(;`=Yh)V;tL*UG~>-$})M`%H?zC&uG8mYsWvas;6bsLCPz5IB)fV
zasVC_+I*nEC&zJopacT_VV3VSeV`Pjq@=ief?kqp1VaT5SIS(6Bb1rtS62L^dSN7o
z#FGdO^z~}L-yiV%v*2aHD9y|pGkf~CGV^AXpH+tNS!b0M^cypMx+C=hhpP+{`rv|o
zmD4LP@MmNp?ZRv$E010k@F!jsK89C?@9F)h_;NZCF?#xZJ`~4gtVlIdlnaHqG2Q^i
z(}lu2T3#U5g+iWHgT<*vMkvSON@fjm3cCgZkRC-p1ZU6>!BwUog2BoU0kj%xy1_#O
z-50E(--bJ^Kr81bF*(ofru-266W1_#Cpwva2)_C|5x-kn8^87&E>219=*N0|p3_If
z_#t3QH~kBY&~*40*oVaUg+_C)0O!2<OEn$-1$aGQO{VxE7-h;mDsrYDf^$qc`XO-F
zC_e<F(}KSOMe{9B&Df>L7(ND=0sRn=Lw5lthZFZaHOddcIDa}*ZB!h%3xIn7rg5V_
z9=Z!S&!opH+H@CizCTEjTC$Yuf(fZ<d;#P%IM3|4^aL;=m_^RH_$iMZ`T*#XM-Hc)
zkwfeMf^OtIB^>w?n9!p)Ie#aIeh4O}`bl#sRL^SYn3x_Uy-Cr~Ffl7c`c*|E{luJH
z(p-Yj!%|G_T0nXx=~n*&&@(BJ!#4hH93T27<@Y3?)0Eo$7eMc%J_E`3z#l<HAi&@$
zPLS|NP?3>A@;s8_kDwxyOI9sdP-6NcsOVZuo_E>G+L8EReCgzcSIpP+%0QmtDt`o%
z)6#zp5%X81FR&S!ZCy$r8DHaFy36J=+;+Fa?R2}`Znwwnbtk!e?v!Gc!aQ(fCD@(L
zG<qq!)0yg*Gqe(a&F6$uwE@xTn1v-j6ywAE2>ui|d;aV>3pE`-ylUkG`j?hyj`C&8
z@umEf^Gh_R&vm{>Pu8)-usx(_>s^doBj46f&xSC*uxmP$X*L_4AZ%V+iXK!MU|8S^
zex>?t4257=*_}>76T!T6qt3uI?6f;2vMMS9!mV2XA=oq#%xd%4%VZK_&q<Kjpb06C
zV|S|7nuLWZk@=cODmqcS(_>|R9J^D=rkdGuWBzAh7rWDVjjT0G35%DT!|jW!*bq@0
ze@10$Fzfg;zS`JWtI-><VI-8G9}vGG%mAlRqGbt-Ej|O=6@NN`Gsu-Z1DrMvJp{Iz
z;xn)SJNN|2e?x2j7qsR-h52)4FtQ|6npsA}3@}^p2~+{QN3;0m1<_13l`zFjwJpqm
zDLT~>UBJAsLlJ?^Wgg9fR}!Rvn_3Ha1!S(qjzokHRj`84!z?Qyip<O-ZAu|Z2&(3&
zAdFMNNd&HUY#z6oOado9Vnh-KtKcL8r^lPe0jkcE2rOXRb_FtjK$T+(!Hshl&Hg}`
zfmP~6o<iuON;Q=bpMD(@Q2>cHg&DX;C8{LESvC$*8Y&6#8rHXI*sV02sU)Wm;w9_a
zBsa$7RS}cd#xOG-r8HC!;x$|i4Q5|g5Ljar{N6AF1-zQ5qtxeKmB;<6K9dN3=rfPh
zicTWQjnmUjwUq=;$%5M3!VJ)7h<Rjk#bzL=bn!@CicL9gyknZ$CKGOk0>n3m8Q|jL
z=8;Jin}Lwh#-nI!ZXJF%LxuF}-Ktj`Q4?7I;YfL?xI1hmWQ4gjB9%ETrV+ZRY<Voh
z4hvVp)r!d@ONKLw@JGeuk(ol0uvulvquH9%2=P5L4*Bx*!S(SxB2W9ctLAxT!OY1*
zymCNt6tPW`*9UT~>x7j8^PLeKgdMg0M47q9XU<=l+0^DS-z-KMF<x#OB+T=_k}wWQ
zpz+Qy1FNyafdE0Sb$5o_u630x=>jM;kE|ia4}m%0+Qt}eu)K*g&*GBwU(X6Fsht&;
zQH(s2QqRHzroD$Y7PDSl?d+<`vT!FxUA%+h%Y(;}1P)86?lCq@H+czRJ_lF^Rh*qg
z`Z*$|4{^2;XJ5W2^cO<^rwmHMs1o!4HWB67BJ}k_bG9MlcM1Iyp?@m$uY`U|=$C~4
zAEB+q*#9E*S2ZX(6(<nOcLovVIa}!QLQfQ0t$T%d&OoI6T8R$}eZ9~-1#cDpUZL+1
zdcV+*3H`j#ZwvlI@OJhW#?2i>{ED+z`mZ+;yQcjcz=!x_yt7b*r#7d;hKOXyJ6Y_>
zX36lEA`YOFKfzcHReZj>g*jr@?sp_-RT7i{ELG|V(2GafJ%W!3(mIxWAG)4+mmqDA
zNWU$}7a-CD1kV$kCCIlQ#?vN<xJU3I!9#+d3x-fO$_*BrBDh=dalxa4Y;4NkE%<A}
zKMH;>*dG@s%H1sZbHV2Y-xH*51?4sf{#@{R!OsLUaiODJ;>PQ8M;n?8z23G_uCo({
z3y_#;t?Y=n%*E+DfcE30yu>YW!my6^=*)!S64b9pqB78!MuQ7{+eX`p&P*8oB~Is0
z+LE<~#v(+0XjZk|htogy%t5u(HWA0ze04nPqbjYN6|PE<b3hJP@^;&@1i56$9keow
zkxs1d>p{GD#}-6n6DPbL%rq|^F{)IMPcpH|pT#TTltdxWo3NwFTDPJuX8*H@IIY#j
zdhtAul^Xy#>q>;CR2${)!HzLhV{$ZY9ONo3A_gBpIJSJvkbBAMoEW*M6XaGDnnn#V
zA}aVQj<MzIQv?Po!Fn8T;%=Yf&Q08%4msA3`eG-tCQjU~f?O_S61O~5Hnx0gA;<HJ
z`uHfojrvO<7uzo1gWQEGHvW)U-#<al>JOYMYNNiy3AF!)oK+9rCAg7JoIva7-d4Wj
zO`y$yTp0??dQcBHq8Br0hYT)g+gfMPVtHwEX03S~Jjh&cx^&Q>p{FVFFP}mC(EycC
z>kQgrHrY2bXfLU1n^kMhvYowr_R>q@7n^QnnG&)PZ|pQ(b51drr%s$DOrDxwteQXe
z5Ibb;+F!qzg~&GEU%#N+B5UJH(pOpp(7=U;m!Y=Jt!)88Gi7sgtN7h9G~@a0!-~Jb
z3Ie(E^sX41C*B<~G*_PfSsWeE9*?74>dD(;afa>@ivV)v>G$L44DH`>v`<TFEi2`d
zG@ky}#u>Ua^|m$xH>II*bgniwhQ=L3yC8v{pFl4MO%`1WoV*#l%W7(?Oh+mwIDxl#
zUjKpSLeVj^(%Vnt{cl;Gx@HZVK|QQ5Sh#p`D=~N3a-1TwYv)%<OKD$cF7RoCMx4aC
zz^#4x%~arTrUL(WO$DBVhYg!H14mug99}hLf)~?HFY$pNQ09NNg+czGnhM-{36NE*
zU$A|%YPDupE3IHA@EY7t?HpDo%P(15^M8$rz^#i`yHH%mUG1j=lW#0uw)Bz$9`L19
z<_<d^*IO5{KB~Kp>W;tY_6!JTSj$-7u9mURz?}}uSbt(JW6emljP=WEQgMbksrUwS
z8S4yL#`=D98S9MJImY*^ImQ{XjP*XXj5Re49t6$5(UXgc`(#`;cp!-1+l+0Po~(U<
zHLiVFPP(YU*3G#7&XKO?G)zd|m^(XvY|dD1bSUYthRMjiwC?DlS=nV;N@#Fby<mU2
z5m}Vq4HH#4akN`>p>}TQ;rt?P7=9!oXHotvZCJ>RwMA!VkIm1jhi~MA?;P3V+M1fX
zb&tEt*0dXJ&A#paNM^lOpcSU<F%EdKyRkd5+l#t2SSvhp?dNV-o7bef-Q*sEAEY8(
zqWBf`;KPTLBere!BAZCtqV_zl4_&C4(gk_8h}P`bX^&pD@02kmW$yB9uCgq#L-TSl
z!5aFbT+ukAz7WS?y^dq3zIQOazAzZ5cLh^+8&7h|bSN5Z7*if-SW{jWdNj+%9}|Na
z;FJc_cU}hGBUx$^wM;~1jU0_`NsAv<f=rzj3}CHb%7z*<u=;O$Q&st)?B}uqSSJ&{
z#~X<5-M;+}l-J&<kFg!r9)@G1FZ?LEZch$6gI>`Xh*p;e8!js!8G0@&Tdh-^4*l5;
zsK-q#VSH)Ww)UbNX{DT~E01k>)jmh#%VVh9d57;Q);rKVyBsBLo>lIKhV<t7<r&Qj
z%J0nnQ&w^4{1LZ>E*|0BU9un3vh$NM#dhSIwr2O)!!?7`4KV@LU8WuU;bASh-_`F0
zt)R!ul-<53wSrzVYs$^is9pxo7Q<7$4xT-Rr$zzl=`8xu%mLbk<!1Xh(Jr^;?#;zo
z)$ZCB+qM*x8Ko%bKhvhxsn#R0`BaZyxN$_C)?ADh^F66YXGs~DU-jraHtKcS&cXZG
zKQ_EK=us;z^R6EK=Z*T+cElr3q_yHWGJl+Fi`uYav?IcC;b@#v{)en0_Fi-GKC5pW
zDmSfJ-=SeDw)alsG3MhyOMa9!2<_-b8#)Vy%|u&1>4=U&$tdT99BP6Q`^#Ljg(C;i
zg8P}z{-kkse|aXR_-5AY`!<fWx9rb)q<p_I*5@wwVFh*{)?FVNV*dM+#@j>Xi8B5=
zBN_;?6vvBq9yi_}@<sg3-J<T2Zjnr$eJzD=r0uY6^X>FUjl!%(FM9u)!&#Wf`?l*)
zs$=USx1DEsBhPYMeYYl_=k}di|4}U;x{_bWo#~%Bs{Bt`wt~=1TVcgas}%xyIeDwx
z16s7=u2sP*o_Cj&|1*niITUSV>yT^5n;z3?(51!bvK8l6*|2^!wJa_#(2giQY-^QE
z{?iBbV#m%jtP`Eu62w)IBZ1>pE1a#$!}FOVZdLwY51Kt-Ll4-F*#l*4p~h}lRk<5X
zF)%6DoScjEm$x@eRW&$O)!H3+hs1pV8^6cd_(e~V>R`K_yw(GVFPqEyf??C{b=YiL
z6XvqoxVEv&xUp?6Yt>%Erq(tNIIbuea>}Lc*EZHKxsq!e7grZ7c6xfJIcrDVbatcD
zma`(+HhhBHSK{>dp73_EVTM!tAf`6iHtroW#^2lf1ngy)(9qv<26~PkQQ|6b4ZZ-Y
z_u8!`f4!N_rx^OB-{z{lSN)a8@c5!dfkTEZtK0nbq$8)>ay~oVb$@?Dzv-OdGp@rn
zayMgoYgRYsde;x$_No<bjgm8_c-`L2L5`+#Lwz6U-TeNJhJD}hrWP(SR<62_oag4g
zf9^96lg?Tc>bqyt5pBz7&phm1QMhFOQ%*-tEsEuE=oeh%2tV|x(>7`hR%2Gw#%r+D
z?T?N{o%tCqCl7{=?cw3?d2=vX&}rK^!|*u6AN`=~V_t_h`LqkB9SOZSeuUSv{d{Bf
zfZIYZ?%DL}Ok*_)@#0nYdDpx;(`z3zY58TL7rg85`R=JxohdAe!!x|lak=yIhdv$G
zfDA4%rVfA4<Nad2(Pzkn3O%ZpnZ+E#V=cGplqGh#Y$SvWG1=MmC5yuDGMBDBuFg4O
zk9Td!z6u?}(CIv$PA+fxcqepDIVw6K+?jH|cp^F>+!>u8DxI$5*1ffy5bli5ch%Cc
zozw~8&gi_$^+Io4k(`Fs6f&GaoY1;)V<_WwXL8OuOo?;kG&<L&^hSF+u1K9)p}(xe
z-JKQx<iy0IZWgA~+VA$BK-rJrhYXuG71zD5IMw;T^F1^EH|Vyv6w_Sv1smg+%&x75
zF{-(a<*^p6G+(7EO%v9IbLS#qs{!j{_>rP@9{1Up#@!uDS#sG(BM@>pvScYsy<Y&+
zuG0%0Ms9MC!X7DolMREjn)R8<T{AMwr2uy@RkGbMj=AQZ@u@5d*Vv(`xr*LltfI$N
z^>!K|tfuEMUcXW;;MPyACU<>@3C;B*;}g1!KVF%t(sXWxO=jjY-n=r^pMvW5RVlAJ
zf!sd1GWh0AhF+F*r%L))Ygxwl#z<I*(#&+@`XJT{Y(QNnWg8`VS!ZDq`MJY~kKsan
zD^DR&aZ#lrydXwS8%m;YirtP@+G@w_`6Ne%FUjFbQtkD|+VNdfRHR+hTWg18sHn~D
zqTaTmHnod-ckPheG-S0soQ)gWU=+$TH;~yKbM?EP4PrIACuQUX454@_0};x?8hXiN
zfo2&G8F>k1+_i3eAyrQ0^!Pq`Hak8Y-HN9jdCfmLliS-)ps)0r&oBDc#vkGgH{Anw
zc#dlNaAz0u$qj-`Xf3gKR$9hSz`}blrifcp+s_V!MnL*fGG%Hzmg1w_Zjm#mwqq$i
z%Bf!*&8h7p(}MiLWB|BGId}Q&+PT%3DxVf2m%k*+ih1Xx1~~VCPItWK^mZ)8N104~
zyYn(7W`CdSSIQPBmNieFrFcy^m<f(~^5pzWaWD%Wi|CQA#|4_J(v1%USVB%+Z=K^k
zKBEhHZ-AGu?%epiUW|c#^jyrRPfO=V4{z=4nsV4w>*oiu82JfRnKR`lnU&~=K|&7a
zrDud#t?|O)jP#s*au$)pnei2={$kMADjF#&(u1V$Q#9l&vO=VffKFNi`ASnhX$@p6
zO<CV7sO;^iB)#l@iaq&J5GjXn_&bvMUXF?Wn9&a+Ciw{-p2GnWT~LSrkG(Getg5*B
zzxUm@<z;($*<Myc2s>iJ5>NyJ4<n!;gjHF>7EBOGB!DcIL`4f~H7sHXVNr3TY8BV7
z+KQ-EtF?f2Yt^Dvv1+Z|ty=y6elv65yYD7I0P%0Xk4f(R%{g=C%-p$impAvE87lZY
zHax&A3IgaFaT%86uOZS>!4xI&DpEh7M7Rc=0X6PIOY*^16*Maeo^mRQC@7_ZEtcec
zttxm+N!*Uqhoclsp@KIp$-7%skc+0e4JnP-Zi!N`f(ml%$t@a@#)wo<2ys?A@o^BF
z5sCjLBL0h!{JJIC&o1zmg^~0wh@{W3Lx}sS(nix!&ZaB0-5u7(b@iytO!hwt2DO=t
zXl-6(ybY=BtX@;w6Jc#0#Hh_o_PfELHj@#pZ6Z={L+b0$_8~S=w*z3xBb|U4wVBEO
z@nBG!$%xjr6REc$^<HSgV5-#iKA2M5t%y;Zne69nnA%K6l(u8@!e|dQX5dY5Nb*YS
z>R;21pE#0N7D58||JGeFU@IeRDAI6wQWFd`5{W@5>ks@cTrz~I^DI<fcwR8VW1&k1
zYhnfxFo`AP3m*5KB$L2A(SgP~uz4qR6VdU69@yl5H4s+GgqE4nAV@4DM2ahrOhU^X
zvbb@CE<$bsfkn!_EN%i}xRVFF?(sTCcpYJpA_A2PzQ}|fmG!}f!yrT#%0zNt(u}+^
z(7J$zYtV9E9V5TR=GMwKILB>pGR|o}MIs|Rv6+dCvrCFZMrwpo?ytb+*2Zjbj@{s7
zoVLntZTtr3gbhx{U$Ue#&RM9<bjEo{G4nGXeHi(u@@j0b1t+{D>u_fsBZbI~vp`U7
zcBiGyCR*AovZBv<P%>TUn?&HvRPOm?fF(77PZ>1Z9AYV21#Che6p2$oXcW;&1l}0I
zB_yEsaFZeMAix#cv17k1!-nSjd=(?n2g!c4S|-=mF~SE0Iv?RTCZCb_B%d%8HG;bO
zI!1UdAy43B<bux#n+1HcBMCm6Mb@;8z}pu@2(r?wo(OZWUyTjd6+t!eqn0KfV`<_?
zX=x_{J2tN)<Re5MDm6uOE>!gwZNnp2;e?FXHz9@-Pl(Rb00G`_k!MF8Bhkqlk^H$#
zZmeS@I=K<ae3Bq{gYaI6PQD$<f5(R8>*^SBqaVmU1qGW7hM!`)8_8g<sbl18A<Mmz
zT@!8>CP$aVR~m{U_vfq3JVLM7nPrP)Rw6q0s}TACn@BcuvCA+aipe8lO$C#YXhm!f
ziil)JqLa->KF%l7L@=Mj78aY?E6!I~iYJCoP>U3A9efO0ShRdbKJHJ>x<@DY!-F+5
z0`Fko+M+ppeRU+um5;b+&hH@?Su}^K@_GLKKf;5ksdeF_k3c(;%jLpHB$Cy_N1utf
zT=)p{Hz4q}`TKu>I_g?pK5pEQ@tR|+J1bA)4<1MI(wXx~ck4kixpwAaQvJ{5ub&k3
zQ!Rxb2Vxh@T&6j0cBiKQO;A+}HODQA0z*r-Io{w0p^ZaF7c8t$<i|S{fpki&t|#N|
znNZ}HE;A?Qu9MorT_-NbqTFcdy8{;<*ztM~>%tRgkut)chqu94n<EciM{FD(VNxG)
z#J07Qko^@j8a*@KP<S(L{G@MFxJRLIDFOdoMSq}B2aoa?B^KC0VP}Oy6_zTTqp(up
zl?v(jEy`7RmqOm8$bU{De?OD{NTCb;owQgh1lU>8-4&K99I0@U!YK-uDC835)U#1x
zqe64drMnb;w6&M`TbO$Or7#IkD$=P6c@rnyN1<4&1N7O7E>}2P;VOk!D7-=828GS)
zyzM8(;XY4<f%zwj{*R)0(J|dmL^@rsNq1CqS4H<z^Z-SVQZ#QclrL8_$52RLqUa@x
zUae@lKQf&Tc`UC<(KMPR&4)14A64|@ihfqnFDUwVivGQ#|Dk9H`yccK6s8fOuRzgV
z6kV+7GZj5t(e&4${A5MbdW&?WqUS4`6Y;a0%M`sv(Hj+RCBiX*{yoH>D13kjeUB6I
zW9@l`FDZOk;oC&y`&c1eLrMRgi2QWKVtya`2r*G%ibAob8RUDA1{NvoOGN%bO72{R
zV-!wMID?3M3luI=xRi+ebwrda)&K%>h>P?lg<?%K<mU?o^*o^P5hC*MQF3ApAmlrs
z=+_j!OGLguEBw1czQ!;={dQQMSOW-{tZ2UZkT2F$!@Zn8J{-V4MC3a|(L)uEQ#eCm
zg~Ce|u2RTfPR##9MK>tCS>e43A5bXP`a!ubDtaFg`Cm~qe_63!e^&UFLY>zy_+pJ8
zV5Xvl+bZ&RP_$U%2k8S9JyPNM3OVjXJ$zLp&L<-OC5q;-68YCE6l?f^-m2)Gygww#
zAy!8K*QL5&@W%tX9>VRA<Tv-$hj=OB#^%8D6T=ZI4-OK+`ub|hplag&cal8;@nn01
zCE?2bg~Hz`{6ygw3dJ2X1s-yw@dy?*MSlJyW&WoW{#xPh6do?$&sF+M3g0}6yj{;M
z-r>;uMLmG%<f3&^Ma_XG#$b@fM|v(1S55~a&ZszJ5H11jgB*W9`XD!5(c6glg?q2U
z7ZtL8<g-19e?|F3d+1|lC>rAU#S#gW<KVMBph;ElkSVu7W(PLrHH*VxwD9m73W2q)
z=*xnvmHh%bT~BL8WHDNSP43?qO6#Q3tWac=Yv+ZRx4Z<bVl9>gxe6mZKd@FrNsmza
zcpe#eRa&nId5vh=`AD;7pNFf_Ok+MXUT%|H2syTwJye5X)wc?AcnNM1?8o~<oP_sV
zX}^Isee*NrJ;AP!zpt(32J&EvV;2H_9X6}y*=)%1IM~$a&LW`cTX^`@=BYl8G!CjU
zQ0{(gsCEr$hAnxr?+e1RdlGSL{r&{G&s%91`|-Yy&hoBBj~TVgJ=+-{P|QRN+U4%V
zh04(_d*JnGW$)^W6`!mOmEpHQYx}+2P1Eww$=H6lU5UVU;ZH?t_P-UH!>Uro-1EA(
z>T8FN!Ti+6J30gD1SqrW>kPSUks7_TdlrTuXP#el9TBL{?pZhvau=#}E7*_s9>|qI
zfc3-eS_JB|%l!#*{lTXk@0|>-$#v|7x*&~mc!-J6n%o4)u{|g!M&p5$vwJiyfE@Xh
z!zC{QX}d?`63ChL<GqoAa(uJ4o{xJVHynKGV>$y79*t)d7Uf04Q9T;__UYG8h#%df
z@s(mx&MA+^nG2%b6~8wgjnR*TzkIVqoG`hgN8@Etbb@xRg=Po39`tkOvkCM@OFBIk
zZ?n+skat>WdMrK~MF+HJqG*qHAc{`b4o1-_wlzXhZEJ+YX+F!nh8~OAQFOeR$Ietq
zk464)HG_d0({KwNK*A&&JqI*dFQN@jvWH^7V_#w9f0cvck$e*Sosdgn@fp2Owo4*T
z-YJj7Qyz)`T^@-u@v`91reKe8zf&HGj>DLIwqiNj$|whK-_q7}wQ<TJG2)QOAHDL&
z>B;<H$ksnDLq)y}7)EW?MGGtD<jt;}xk%I9&N$TB^*~FnMDh*OchTL26#N0Pq>1Z|
zh+E=^y5~dP^*7yFjCA@7_J@byPCY)kplj+S{Sg0JH?A@QsZ1&=2EEVfvAEe`Tmx4^
zCJK+mx2+zF4@Y|}K4$k=d@Rai@nzw$sD1v>CM>xgr)6)>ZPYs&H>P2w6!**R@GE9k
zZduma;OOj_gXvn@#vWQ)(=Ea4gAeCwSQo`um$rGWH*uY||N4X1z|AmmpVo2OBv-wT
z{n_;n?60afu+PeQrrujvmiy=ZYrV_&%`44WmRhr*RLkEr(NRCIbXu4i3TkVZx&qW&
zpfYnH+u`GhPeI4UrK!tum>0BBe{t!AFckuIW0<-U)GMF@|DW<Evs@hCUetL+?p6EI
zPM)=iaqHaswEU)tQ?ecP_1PnGKi{9TH4Tn^dV`}BKhcG2Cupr}aBc1mIB)*w;1#k}
zJA64YwqD2n+<FK0*VY@@56*d^-dn_0t@kcNs}5L}Tyrr>ZJOvq%dHGkBSAeDrmg|?
zC8#rVs?myHPNa^DOVgLNtC4gpT5eL9Iv3PUVd`2?uYn5uf6AK<ui2)FzeJ5oa<AUM
z18ZxrJ%2i}F56eXHoFAvsW-`1%-x>Wm=`R`O>U@1J5GBi=f?O=32<C=H0TW&#_Q<J
z&j~xbVts@BoUpTN&Ngqc)|iO39JKvA54zSlZ}Mz(-{{@y)SUTPC#00lwobSVIvcd@
z-kbb4?%4hAh^{4=OnaR(zeqW`7UrZhXj|{x{pRRSCGJow`GoUmY(syzsQMc6FjqcS
z!byo~=%3<k$WL)#9U>oG6un!<g`N)jrR<i;q1B~u`b&vv425Qt?g@4X!s#>UXu$e1
zrCq285<OD9Tc(DzjMyy~gks?8x;8i@IHR;A=xM+=jg+K@!W4gl-Uz2rIK=v!d_p47
z6mSMoC>_|6l@i-LJ9HqpHdqqW(JCqGcvBkPIa>3M-FJ#3bvOEu!;2g-DD{HS*kDo<
z^ZU2NZeOW#yBl2S*Dg4$&OYSa?rC;!^$sf1;^3e+Vc%X)`YSkV(;Zv1PS=-D3~kA9
zY|ytjR9xTS?C`?$aiRBuZs3KXdxB47ugwl&-H`s8qsh5J>+sU_r>0L2t<P|*pI171
z&BS`GDUhOXOV`Rn|IE-gEiAoZO+Vpi+7F!fGH~_^63bVHJ`TD!tj%_Gcxt+1>xH3R
zL4E7=&^;OYjh<#oxjT+3cW=8m^pBvHvo_ngWlFAd!}I$c>m7}Ik`my6n6Pe0#069z
zk>Cx*Z}!&2!vz#AwfXs^k-OKyLG=0bUxuF7%My}8dJR+FISl`ghvCOJ<ZjP_vu932
zf^hb{{ezsX@!RAoGQ7v??bG1u>BL=kgx9ey=f*QMy&(rZ9xb^6TlWk0X=1Gz+=mO`
z$cbZ`kKW)w+@azzIf0xhxMM)hI}}ps<#FW~h4u)U1*PY&IlW%ndfM*!A!mj+Cka>E
zkEUNSeL`p!(&NkLm!7kxGu?Z4SA@zkw49h6tlCuWME(Ovk1Jn*bTfZyh9f5q&Y^kA
zIkZdA0SC_orIVCI72Ktha`I7^$M-u?^O&d_ugzYcJtg-a`}ZX2XnVay+ZWatjm5#-
z%{g%U%t4Q)W9*7U>0Fg1;`r&PacKB2#E)`3V-Yw&>$nd)K{|Gl4DUc3&D--Tw?q5D
zjjzR<=jzW0Z%?mrW7yj>uKb>qUm1>eOA7Duxs6!YWhvtZcw6!Kyx?H|{FD`GFGM^(
zeX+jYhCcYS`Z?*Z238FIm$?lX>$}v~wZ|hy?Wnhzvh-qe8~*8p>y6s<c_+g4T`=K#
zAKZ=ljGa`R{wm7)L61k=@xzA1JLYzj{-vzfh|-E~-)*hV`HQU8fUknx&-_Z(s(7c@
zdHVgbR!Ij^UxME&*B~+UP4^@nDD-gcl`fCLz0`<!y<Xp7=-Y0iC+iLG7kZLA8;-P>
zCKr>g-(l#ZhNg5BY415wzZ&2voaVXyE|CU*qqLXYb)ND!;PpBR%dGUCc)j#`om3pG
zzx<)OE6@G7?0xC=I%Q?Be(uWVKi}|G+55`twSMy3=MEV(dd3y>dY#<E?aQjAGp@^f
z`fArQ_e%J^dW7GrqT%`K5uUH!_J^3>k{&o#dcSV08@SomL3qC|$Tu9nt!h^d-`CX6
zkNs#uM%TG3eLwIex$9OY8!M))%;-A#ZFk+R9~mps=N&$dJeN?4zOe)TlhF+ez92um
zV?~u+szUcqJN-dapxl@|aC3}r?JA@5u#d;;pSfP?42M_eVZCEr7VlUHw}-I%DBiJO
z3!UC0>I{3wLKr&TN76~}*qv_HGv<goh1cnz^M!C*>iM+L={dSidhtTIEjr&kmU=?C
zEjl-PdF*YhCxqLgvsrqW!al1_-m!axIA&#OoA~R;CjQy6i8saz@7T6gW*2^oI<)b4
zPT=d>|D7?9qYPNIGQ=UqFvcvx8rQQImt&Fls)ZN94YtkBv4h|oTM$d{*ko5?I=mNS
z6I`xr(?Pa#AU;+&$QpVMd?e#zGx?WEx!PRPJ^9zJ6KUVE(K=Qla>Y|sPT%|<-=1!G
z^BOvqERwo|?c?L=WU80Mr(%&M;l=u1>t3vJ!j1K9IO^)g1A0)1zSF8`>n^=FtxANi
ztzIHB{<hVOc9-59;hwvFRbndLb32Kg&$lV3^s&8vRidHi$BTSFYg0a1;$y24e|hos
zBHKf4$|j3@n#Cp5qd7-q7`;2E!&^4Kch`0ug%@uJ5M2lMmjqpU3)*FNLrSN3;hg)L
z0mthom)@H%Q!c%)v`D)3GUd|yGX1fma@}So?QfBE$7Rx`ccXCWMVB%h7X*^daCzdo
z_64y5HH<45#u%#CYOE_#)3Z@`$fwJC-`b*>S1v0}r<?C&y7_j_chJrERlL}$!LyU-
z=6l?OXZ$K=27a72yl<ewt=(%heSjM)2dcn)rjzek{uF*BjCS%J7zon9X(<v+C*MI*
z?g6sk3@n{|;S5Z<_l2BTzpBKa`~oPN@`s&#;i@_$DTB7lL#%9gtqzs!E5SA$dx!bO
z@=!OKEJ&R#S@9Ssk6qSB(@PWm9Q%vq%2wz2#i~`xb$EDU;B2H^1xe+HJ3KW=PAY6q
zlppT!tXy*Fm_!czYKONkAm?&&<eFO}5(8|MmlOwe7?GAi&cDck@9@Y#fCrw3&f&uf
zQX^ASNe%=VYc3ZxGMGbN*hhF|UPsc^%p#nK&rM3^5aq4R6uqX@c>$S~PQjxR{jA)h
z%(e^_8I_zu`cHyJ<wvE91I)vT7f!*Wva*@3Jf}w|26#GXmlzk1y6*%*AHjTV@q0le
z?8lDg%W-j*<Xk5I6e;n);7)!ejvK8crUDmYizuL-V%#W8@?0jjP;i5i7zQk(M7RdK
zso;7`GRtbIV4spG0CEogh=To8@M}wQPbRmhK@tvZCk}}d`X@vw_<#!hmSo!Uwp76N
zji`VYz+YgC)WC&{DsHSjxkU|jD2Yah--|7g&cg+W#6ORSe>;+2L&Qw>Zv%tIe<ma8
z9S})>#ttFwQ>Cp2wXeq}wDk*XV=tjLGui)%(q=NEwVeeGJ0U(9NFz9*ZDd&60I;ad
zO!l7%2J2=rqP20w6>2L1j=?6hO$%#V3l_DR$^JE9P@Bn!*7iD5sVy7W3!BhZ6V~<`
zSkz`F`+4i8Hj@#h?f6}TdFvdKyu#`lJja-c1=@sh5?Ysrl{5?$0f=i+SWY6Juy7Ja
zL$HV%(jWA9;Sx+6Z0#2)9xlP3i3pFu?h;H}J-C?>f+9MOP=HPDI|1RXNw7Y3n2ehZ
zHsu}MMMTFFx?z)hx}m^plF%}9CWPRZO0XAKcBJBjcQ6Iud|F9lnR5SAoO^PK(FL-m
zy|AISgqDdbaK7jSOqA80Kxmd4okVJdx2ma}(oiJ=)l(;UUd6&9+~A1@7)#(?NA7tC
zguf<%w`1g)L7a;XY{KKBq_KoFXr&J|fQvAp{)A;BI-bB{Az+qDn>Maqf^$mX4HJ&J
zgjrAw-^CqujPU0e_yk_AkS53@oJ5f2j*XN%CQ@!$q};J)xm?7C+E7Ac9U~8m63PgF
zHTjGLMR8?>Y-~cFk)LCeds*}t0xc)efe0)f$4Qtaq7w+bJEHQ0=yUoB>cblf^lz+V
zBs%%iaNCTxw9Vb3ZQc|$A5YMvhP&$+;oT0EAw(<VGeI`=1dFmeg|ZKXvI&GZsqD@=
zMtCDeXCg!^<K_2vbRC=>!ky5K!zNG;Ts9K}FC1Ep<LV@oi9BTlDL4*H5jtVdYZ7V*
z(Zvl1XTC@rOW20&a=%yT8$*cBQG-K~-DeD8AC5ro|A`oyyP=Me=sdJAB?rloRnzz^
zW_y8oUmYXEL}#5q7>`Zvna$!O?neS;ancD3MRYu&0F{w@nPogl2EMi&6mk;@(KRc8
zfV|!(63#-^aX}6v^0|a!2+fL3l-ef>)!6Z^ibabfXCzv``OYMg%{=B23MLOVIu8$w
zZ#hwU*jhYz!DJ*l5BnfRL^31M$-F@L)`8<OE5WW;j}5mJlf|yh=f8!;OJ__pD;p%A
z#1>s|K?4q*`;+LMeB8g6STQ4T5c}4gllj_gbxwXCauMfbrph;p@BIP(9u>9vCVvJx
z?3+x&^iBS!h)dt(MdJAW1J3vU_|W5`U6YH&nG3rnlZ?0~^GBEPN>2G22N!Wo{<ok^
z*JM%*r(BcqI@e~`WW3D2j7H=8E?>Thui&0T<U~|N;UWqAT+wNWlh1jkh{6RDc!r`U
zDdaR#Okb*Sg~CRK%?gDJBjS%K`VEDg1d92Eiz4tVMQ5UWlh2>HMB#!6<ZpM<rps};
zqB*|?`KuIOtMCSerpxg?ihfR^a5Y4}Hx&JrLeu5=OGT&Q4odx*3Og(8uF!Nj9-(Ni
zUqgA`pNUHpE>~!}9N(m9{<5ar!wR2L_^iS$>b(7$i1*hIh!{-zNYP&^`Wr>l!G!4n
zBIG+Ly0fDDD*6mXpQq?CiWV-($bXTdm#TE};thRtBBTBvsr1c?zD?l+3LjDF&nWtN
zMZczK;gSq}e^j(sB@*<PivC8)b5x1tB@vOHt>`>OcUQDnB@*dkbx6pIRUv`nl-vv@
zH%HMc6n(YAYZQNzqMH<byP}0_GW0*JXyM8a{m&^mF8@a7w6_)hLE#~l&IdmoA%!b4
zkmsB<=D8IZAR@nTMF#Taf^-)m$`vljkQc7Vz>vx}T;Vt+KSN=K!YU&2FCrqJa76~L
zR`gnh8;K}SxFQ2@SM)9-@(Y(_<lCd<pHcWrg|85i?_Gt56n;!Z{=XBEU*~lNbSsQi
zm_|f?;ff4|VUM7D5Rsqj(=*>th36<dPobES0G@AiNCPX0$hSbzOBD*2WTcBJ3V@px
z|2BoY74ioW^FOBOrxgm9WaN8S(T5a@DGR{oFA$dRBqBeZ21y4L3YTQig^KR0P)uO}
z{%A#)5s`nAqGu=+F3FG+QyKuTRD3a|0ci0G4BVme-=@;<Rmhp-Sf3Xaa$t`1t-OCE
zYT6w{{0{gr5&awfczDxh_$?&w1GYMTO#!^O3NL8>G?H1+HVD>NTvG;TSX=@p*@GDm
zz=v594&)hy;(-YIV@31Lg6ZN$8_=}vq?6UrApb)ueXqio6#iD>;qt*CN9g^P!rvW5
z-mYgRZ-BUHM2i7&Zba+S3y&Vw8ALQ=E)gfN0}&U<)yU^VItMd||0E(4Oa=sYQ#exL
zEQNgVQqCUw*cpmOG58e|36yKA$8rraGp|`3`dbT+W!@0^(6NUsFs$tBQ18>M6;T-q
zY;yktcf(G0WuW2U7^Uy`kgJg0H%fY-O>P)2&daS8QPLxn9M2oWGw55^D?nZoEj^ak
zq3@Y#%xA`<UDPz~M#!P)7NHs(Yjw6mu8&y>i?scCU&iIi`55fMe!Q3G$XkG2t_}=q
zxl=l{&13m)$nm_hsnLB!;Go=AY`E;g;c>|2fufvw+?2Z?8%}!-K!i6TS7s6xd=hbM
z{dyMQrrAon*pK)AZf)~KUf&(V7MAkNs9oQp9;k=4B1-T@pp{*FTH8F9n|s2e701DL
z!DTN3+vOu{R(<c`!bBBYgfGCcwsT@%=@CnPyn{1PpWS0Q9dg+sHF{_FSndru^ZarQ
zjDh+JQ8{b<LXf*qq(<*}f3?<cE96SRWBpRGF;Jgf?k&jm2cL50{iQXz)Z(^zET0WI
z^NEIAg9y}T_gJ0=Ir3R9pKc7K?H<b&mU3}x5P@=bkL4R7R{}ouF`a=(kL6x{^CIDB
z9?SiT`}dO4NB3Cn#-|G2Vftu!fG%1)o~l!8u%7HSSlQ-L!Fqvk<<+T3jqv{R%_565
z{gjtS(Fxib3(anGt%asva<hfzWyY5tGjJu;pO^&DfM@UHQM5;UK8j8jqYEaB&NT0v
z1dx8m|B9mHxjIca(C?VPR?T2w$eh1g$$A^x$@42du2oODe(sUiJ1x|D%4K-xSI;i$
zZxU4t=T`T#5=Cd26xZf0k}Ij2Imsz9)0wrXw@FdD*d)|SzrBiWujO3H^q4)qPMe!I
zzG6Ym)Uzj@-M?S|ljsvH8vc|+@F|Dj|1O8%>39}9#AJ7Pk^8@694q~PXIC$%shVH0
zD7@Iqmg9B^miJxh4g9F<ls9n18<?L)<ZrQ)^np$`{fW2&S5_~=q_QsOpYdpR?P}=+
zOnz%ilRE!{gk;mH_h#YLn~dtf!}p+EhLnlIsrNU+sW*9vN$(bZyG#~qi#{vX7EP9G
zi#D5Ui#~Yyea3@V-50mnSvpxu4c?Qh<!KFCCpTOL>vP@P9~(O0z!#Zi+S*{;I_E~?
zMs2%e6C5J*wD$Ncywzx0HFT-ADMQ<EW|p?4X=vO5chkn9F)+=*E4o;t?~?EueRHxO
z#wvYx4E^H)ZHu{1pVl>FpM4cXxl&?%Zt&ptp-&%3(OgYG&?aQulRFf3aBmo(>7D-P
z&|&gq$2HVt>y3{Nz4w6kzRw=7IR{P0cP711=lDJT5%|NvaSwMllSIJuqOZV;RCj2u
zWl8h9;#alK0C~bI+mKKVC$8qX`ahjqvd?Wa3Ma0coi2~tQ+`jEM0Z`k*uwks=NXBv
z<>|Ni;?DSb(1re&jr8k(Tr|z+aL2BAZrKuJg)7FrWYZ$w4+b3Y#Tp*h$^kvx@e8mv
zSS&n#94=qVcHgDO1+Ghf{_pNzcS$<uoSw1t`HJz?v=167?m+RQSWb*W3yk?sbc*rK
zG*VsF?q$QUp4=6>Soh0lqu<2C$09x&t>)17pqU)s_04-+^^!%iE2frK&0kzWM}g8M
z3uiB`s$N)YA54{3r(A#QQP*MSTR>0XsYib>xWtyR#o5{K3S_1FVH};901N!=cq4s4
zy314OiYatu8Y|9n1u|fM?a6U@y2AL}F#d!o^R4FHUgHm|&V}i9pnZC*KLBg`6q?~1
z@VSbX%QQZRoNlD%V_;I(N1+<(W_5C`uTS7+#UBo4;IC}MGX}Md9=e8lO&{b=la~{O
zn90jUlZI&e;G|Uk2;vVfZ+LN~l0cAi99(6}4b@;dE#!Wx<fPs8P$|c6u3ovg64v6~
z3yNjMNE_xqIQ_{ifgj+=g6;5oip6hkF||t;X!`rk#H8+^c92u0=^r=)0oH)#J~6O!
z{=k`;N&0h<zHq6gAA*B2Ie9qTn8npt{OCi)83~RLw*c*ClzIiW_1Iz`#cnZ}alb$$
zo;Q`>AYvxR^E2EV7DfWwDB%<A5PbZ|Mr{vcV}7CShhc4_l{Pauo;`-zOh%M8X&d+r
zf}uGsO9;ecf;f-vad-@`(~Bhty&kXE8{_qPV?A-+gzivd2G(gv@@1=?R~c73eyC$<
zm?6o_ha@j{R3%?FBw2g<nO{6x2oVQ5D+a^FsJh6C;X@oAzAb)-=AJZRmSg%@^aaCr
zVoV3tp4lAR;aC>pg~T^y+)v~If{%S9a4Zz2J%nA@U=1~gNYUsZ1;yGh_aX&?mBjmm
z6!%j5x=O)NyIX)TL?g7+I9w!-BP_)Rjbn(^1uHkgZftVT++YeCJ65Jxu*MRau_3#_
zeUeR3H9|}Vj;G07<1M*nFt^k{UI}8bz?7U|k(?TloM1|xiO3b$%+*>Lk3Q5iaHxdG
zXDWkXA9cO1*hE=_u)QB!h3yLyL;_m^4M~XB&M`%5g)OP690g5|)N~>eMaacoN`|We
z$?*}%F-kCe*;-7#9!453O$+M_kl*W<%tXE_MlEhYhQlAWAR_4xFK)owUD8)zC4Grq
zAiTH%zqkb!m=;8&82q-S3~&Y7IGh(4wx3+wAl6*mAW1H65dZBhZjjt!aRc8`7B^_I
zc0ozHTxB7#MT%V2AYd~T!V|&9;h~D<4A3yV89BU~_A4T8jr$dfN##NBK{JytEH{9^
zSM(<eKU3&)NVx=sSjko7J58aOL>~DEDY{XW!!bn%M*I&Fai4fk(f?5NzZLCeIY{Se
zr#wGAkZ!N&(-qxY(L)tos^|%dzCh8YrOU;NzEq{JRP+xOeXXK}#S6;Ys^}l9^q(kN
zOvaCQj%P>%h2;zC`I4ed3z!cT{SSp-D0H)3kS|$bIuZFz%a@LdFDB)OTu9Nw74Bd=
z;f}eJh%ZBT5>ej*A~yU^0Pu%H%hw^Mihhs~`RHNZEUdRLQ-(KY_KB1H86Um!0hWZL
z*sG9_3DO@b{HH?En-bNN1y``ytL=QVmy2{90kVkC==@~F*0%?~IJ6dU()bxN94N<G
zG3|jWW$Vk7M#$u0V_v*}h=A(0_zeCiGI3PE9_*jNKZPQG+P4Rub!+w@zF~E;3xO`O
z$qj<sENg{To`E*G9q5^7S_@EeBa|H5m*KZKSJob6sy-iS*6fd>p`0Rz+?jFvXYj`%
zXX>_yYt=S=dm(p*wE!h-Ki)6Vm1&f35BB37g)4*Ck3HBwgKxvhoMIOOeH}J5SvdR~
zay;);3DqK?ySMlZ9)nI|%AqO4a`z*K(_W)kS_b6GOu~XsB5pmriy=oFH+!%juL~E%
z*LES$FJiOmGg4uaVr8g2e3i8xZ+05)@Q`ECxH*Zy<NXMmHTze1GIf#3QG33;SoIa)
zJ&O6M52{5VZU1cD19I6a-3s>4*25uZwlkt4P@ny?^<*SosM4)qKi=JtD}ey(2dg3x
zsLw9<SIDtE%Hh%zfpYfG%)X4s@$&A=Ksozo<^beOeZ2QDP!3;@`xNIzLip=3J}DOp
zw%ix@=_9D3UcLGiiP+J<9uMv=iV1%`&gB_B_4W8<e?9KGsA7K4#TCmIi`I|YS+A(?
z{yTE=F@8smvwcU7)&6KX8Uy!>e?`%5xUobS22A2oEi|v<d>d_E#Vc?NJ&E6ydl&Vb
zjUO=lQe3;dc5%gm+Jb@wm?~s`g(gl^_@nULMVK1BsE<~#SUc)>Wy|;C!+ux(7QQ6+
zMa6~RYx(>IOXi1(B~^2(mfGJKdl#M1N9Hq%`ku^>%sdOHJ~E&B$b9M}^P<|Riz}-a
z%&c8pJr#2n&8wKbxOQr2)VLAj%KJ*3I&9pSsUsH7o{z@TLT65$P+QT)Oo#utG3?B#
zGiz#Ur=GoFR>hn-m_K+@^`eVsRV<ucnb*H(pTeF+Q}F|ID(2dlIveJ13u>!s%fHQ!
z%;F|2KQiw+^^w_}o9byiCh<^|KdVmGM`qFVC-9LOUwYv{;d}>AaMztJKQWUZ^@%yw
z{8Eh1$~gtyVlU}kgwM(cbmIoh6&)M?j(nf^j!a?k9r+pY9XVEhNB%}PHbNNFK{wx*
zzs1=xyZPp!-j`z<-0OomBXhI29LQX+T^)=)7_;8pklmQQPS>&<y}^1dH|QN?bo^5&
z8<W0fHKZcVo0-{AlAY3^=Xn}pn%#}ro7ZYXf-zVLE42v@-uwS_Fs7Zc-g~2ClS}ih
z)AF?To~BKhs`sITfAyUHN?zrY>D?+{P8XBy?lSf|?=+s%8uWEDz@Ml1SO;=Teei-I
z<nI7~S1bI3;D2P}`}_L)EJ8{32etJbD!Wy>G3pW2o=lge)n_ap;zWrvDq|ZeD=`V~
zoqL{(ZG19aZ;DRef%H3%kbV&9A08&1HOQ~*E=u;J<V-DE_sK3>YbwjdcdvbQhtTGp
zhdFIG+R)nOX4{^YQ;@S1)5Y#d9I5$3j?LZ~jz%vgwskc4w#GDj8cVW0n5tN7=W8%<
z<_%2un{mjy)v=9d98~A*MrW6lM(x0@e=yqfT&6eR=j{I5-^nYDEA%&{HzuN|$dnAk
zGB%IY#s*6=gAME#o|}v&_KUb58&CPL<yFqC?4WsjXEY~lbZ#)#V<@j<QiE%q(de#p
zHfoh=4gX3{!kOx&4bWJYmQgh%fHUc8em^}<^`AV<>Ksm2{U;7GK9!zk&9BmZNH-cw
zQASB+63Pf1K^M!5yR-1QC_Si$ETix_d;O&DtD(ET(j|1a%<IG(zghpN{H@gAb(s1)
z8{-O{I7e}X2BsD+$;DLI`(_<VY7A~pSQiviUGF}au=#mU@hisWgvyv4W1VwzOl1=H
zInH(eN{?<;YmHhf(b}S|)tE=^!Zg&bb(mV&yJTNrSK(e*YcwZ>&!ub&dCl_*v7a;9
z&N4kud#6RZwFa%#&^)JJw1+&ePE5P(j5@n5wVG!)O5;(^uB$1jS+;n?{s4N$dx>}k
zg&d7eaU~56^33i@JXZ^b{4>0bfgpQgg!YRGzW3lN^EbPj<W-Z1^OuP8SMvd{G|zTp
zeM)1xx^lGre?J(5bM{kM*JL-X$K>&G>w#XMxYHV2J?n5);+pbp(|Vq|*M1lG`N+N2
z$dB8Wy(P2cc<#2GKs_(V6TZu4i@R)ABc838iat|3TjMl$qkOi0bTG9^K3ikf!Cf)@
zY<=)Md$!gc<=N^BKU;mRK3jd^XKQQe2P=KyXRAG(&(_FO{f!n+^^;q&dA93M;K|A}
z8q?q`b#KM<H8*n3GY{o(f^$4S9f$IAQZ_r+@hNF+l~;5&-l|6LYunR28*f_u_wfyc
z&wc9~i22;VsB)f2>mPnEGE?rT+;y0gLzN#LCWYr@Y3?std5bVazZUo4TxUbm{tX{+
zB+I31jy15+;l>#mbTY+WSo)C|dt@WOr(qoSGasz{w$6nukhJpKEUf%uVC3f>R%<wu
zU&S=-e%FfprdFqEUy_+WKR>;o(wwHf>?|Xu&zI*99N*vY`Rh)9u&dvfS9XKp*)`1P
z@g*C2uiX^~vbtRU$jcRvcK5}*m%sR=amlE+v${O<+^5?=-R@p~=u6|0^m$obUalbR
zTSAV{Idzrc8hLhBSIoYR9BxPP&T%)4+SG1A`@MtD_sudwRYBuft@LmC^9!f@uF?%x
z!5-fp&CsW8FmzAjk5hhi?vTO<^5+dc-!ST*D)bJ$W!H~9`4@jYs?b~V@2>_t+U>zN
z7<=Z~Pq%&e#lW4u>Op&bK413yFV_4dwdc8^dB1M{3@Nwe&+{ese8{+Xby;f9!k8hS
ze>H&IlwT#UG%ik`Cnc$EcM&A3+Xvmog5bC_LnCLr+V`FruMWI@@XmI7^V5ApjrDa^
zL0_KnDcssINx9cu>nVRvwodP<6<sn{UH;I^vmfn>)>(<xxpdUqnX8`p#iv_8-RfS6
z*10r&UgoNoXOl+jfa7yc>teVj_0L>|)<F*0IwSrZY%hwNWsID%62^Jwp6S+$?{P0F
zJJXk!pKiEzZH}Cf%)0OiVUaZ`vQC{47FmNL6>SzNPe^o;=QfTUYMzjiAu+zatBeNS
zeOcG3zNyANtK3HM&kcR^E}zrqFPe5yC+1a$h{@P9Mb$YKJ7Z52*kdgBx6`8!Eyg#@
zS7pqavhob{eTN47$m2EE<Z#B}M<!a1V`98kzx<ZHAG&tou@Sbf+yethzhUHHo@QqP
z3?luQ7B@Ueb5S7R_a}1>=9pl+0>hV(9w?xh<=L1Axf>_5#qbK~OL7q(J#E@F#yLUn
zI1%q`xbj_|1V{usw)Y3Jp(fM?T|Pg6Gl^mhy)&mZzA?64x<A_$V;IG0Iib1J(sE`F
zACZ<bYU;F1S7MgS)8h<ROnmzugQiaN!{XDpxEILuoS9Rn#m1BLiBx2vS!a)qSzXh*
zW@jVrLXYi&?%D%F-pfUWW8!;{J!c%~OLLLwyeU(rF-`?zMI06G3<46UaJ<klvV$-Z
z#m#~mUFyIS)PdLFz!TJg*WkcaTpl>|@W9*21Lu^!4LW8jMz2aiv3f~*H(3^^4;F=T
z_TZTK(MXJrOt#c#RtMbobp2Q8JZgO7B-y1N|M&(!JeYx><qXe0)YfK*fnjxhu*EKw
znM}LXlB86cZj@q+*rg5$1pf@iGBRnu3cJ*yQf`-$lXj^gDfgz36Y~KNOG?=TDhUr7
zWtTeApUeV!Dh|w2&y}1D1?T)FFeyFHpUhm<g0l>h-1?K4$Ad$O;jF)-B|T8ks1J_k
ze18f>?juW>wvI_m;y2p&$(RLCxr@hDt*C(D*gzJK<wBgn2p_c=o7<WE)!_TW@|a+E
zY`5Oz(;Buc5MY#Z@y1}*-?G$HlAN(4W_I-wj4A15!ECa6<06NWi$j9fu7EsW^c=tA
z0y%;!rUD+HlzadpF_@3IP}3(R23YeepoARMc~WYSoKF-7wVjleOHM3I6k?Vk&*Vh^
zJJ8Tg(8w`4IfeAif`<I$^dRX(eEN-H8I!ZJNuMS@1$RNLt#+{mkTnDQjcqd2>BcXe
zG>@HL2%*Co#0JziXnaBw-;QA`Fr+^+d}s5aHsTXM=0jbhGtz{O^Pv)XNFu>JMk2rT
z!M>4@hfVI;5MUCl7afzOWdUZ-W5ae64DLr_1C!7)2bu(lWrRFza-R<blh85;PAwA0
z5jtUm$);@@RAwO;i6T&v=0nIth}Ou1dl0<=69+ceF~Zi6dkP9R84RqXVm8n&MT9);
zYp}uIlu&}}4w>rf7+Hf2e8N2RVZmqQI&3&T0_Tqrd`8|B{E39yWu5Bl7<myJ^blA*
zA<xLY*uW>Kdew*PH3pSw7Uhp8+%2Nx2peUQYw8$bKA6-(SOgwIsSuq&V9in5>N-ZG
ziZTL*SS6nk)*MG;9)OVNA+Uy+y3(wu;G0#oOle7L57~fY2|NdKFOPaGp~b1-H~9u^
zrj;?{cVj~#Yw8$*GfFs-@mbhJA|tCTiHyH(CNh$V<1^JVeh`Nu_g^7qrZ65v&k{Nr
zS%}R{Wc(#Fk&%xqiHwiLF^QavtifjHWPBesx&OqH!nhZfCL$Xn)3KS^82`DM$jIxK
zM8^B$T!@^EEXHQ$WPCR^xu1dFV5Tt6c8`P-M0qxFah*rxnT=d3<dS9>iH%(Vyy0e7
zkdo{G<eD8ph>Kk(?7LyZ&4mzMbUip9io}To_CdK{hNln??7lii_@I#c@n~dR8H6`c
zQ@J08h5(Zgt$j2EhC?M3ZLDL2-5n<B1a*OKtTX#J_&lUtLM`{Ib8ZY@dd$Wey0wWL
zoRc;<8GljG<2N`bY;ZE(0OK;WLkW>pcWW|@@e5_kl@K}aotegXbj2H>X(_m<_?>l(
zL?>@V^3^hVM;#;4$()mobwi7rRfM9)>sUX|Qz-WzA|}|3<fD2JCvZkExo4fhB<vK?
zGQxQ%PwrVNZV)6HBDbTlEcP>O(0^SWBb@e7?x|j|8R4vBa?e5pn-NYPh?^H-v?z^x
zSz7px#);)rV~-(5Hv!+9c(}Z~0#Zcr+@FOFOhS!da?ku=wp7!ask=K-8v)BS7XUVV
zdXjE<J9?92{pq3faT$LajTZoi$%DDM+n@fy==4LQ{VFZCg&Dh1pc&rS#6igD>?Bls
zTG*$Xmh1MZEb;c!iiJ8l7Ak?O;a5Z)+kS<O3ZEz9f;~vYNqkSyCu%xA1h-l0JDUjo
z;}ktf(G`lWQuGo<FIV(cie9T|8vRmVv!d@(^gW7xQqj*S`VB?DrRcvX`YVOFGDW>&
ziO`#<=v+nTE4r7WdCQ>O1ckE|UPQ$4Em8DxMbnjw^4BW*CPi;i^c{-+v7#SQ^ka&C
zR?#mgdI!%7`o&ISTx+K3oJNtq6I%Wv0#o*b_=sVn`8&^gt%$w?8L0n`Ow&a#gzauK
zOH9<XdR4Nh33@A7!VrHA(C3FUpTb8K?o&t;cBa!wkVvy{;zWg<0+{rAg}W6VP{>}v
z^zmpzA70rPD%?W^|DZzLmjvBIA*YaJ`V57f8j|!5g?kioibnE#DJ)aSsT9e7P~mSB
z`f!sYzmvj23jeM!4h_U~uC75mOCcwWCw+y&TNLh9__o5Y73SjEMtPd76Xz*>PvKVz
zQ*Z}idJlzV3h_x?@YgHct?)&KpD2vO6(aI0oT%`Z3jeM!0apy=x+ol~5T`dP@Fl;s
zfYYd<$-{wi3(2$v{xriW4ToDGLjy<VMe!mKX?ASY#{~yMt?0A66r|!jw#B7jFxt11
zEG}vf<3K!xBB26uv#b?XNp_R-XVH!{%eIFRV33W|F2Z|gSL>B;sy-j7*6h>qSi_-&
zgBdTk$<2Zs?;7?{4Te?ULdbn(7G@E)AMd;%rY&wo&VIaiWa5d|iX7k5tmQ7t!L@BE
z&x~G&2%0P$UW6RaJ5?UZrQl7-<taHdr3mQiEoRpH3Uc9>A|*$75}UPtqv5Ey80Xj?
zUbM;W?Wk#w*o8pbP2!iMQyoMBJPzE@MPU6t!e%Y^f-Y@y6}TL7%ujtdg(8sVK#f)3
zTFAA<Rp2(rne7a3g|I%;$XKzohakrvkM>|c-o&nvC!5)fte@Qlpflvi=W&?*m9*Uj
z;B?5D_2a#QfpYel<_1HK%BYX&3`EW}SKLq7{>xq1R{#zKg@PsbVPAnhz4}Y}qx%Z{
ztCuJz>??3;ra3kBSIv@H3t<#qYtHaBbJ5I&7m=iuznoVr%#x&<1I#KxJ8((E2Hi5J
zm}v8;oweiBLx4U@5#C?Exx^yPndX*7(FxiQEi}8$H5QsP&26#JyiIMh(41-R-Y7bt
zJr+fKwCAGeWbM@`I!?Umn=H;W$CoHG&|@IlL%=OYx+CeC!b5<^TZX5~N%RQdni$`<
zLqM<Z#YA)cv=f<UZs-~PPNoY0n*Edqz$p)a|1J-JY2sNt348s!o~h`6mj?iEy3zq)
zhx^nlbCFr*_~TFh2s&8~0Brdau>Y^Ex@aN%MP^sdT%_r4In~@xTKWO}8P9D)`U)7e
z=Dc+DZs1gL{ow(yLyu1`=$d><Kg8eBjjN16YIp{^m#s6<ePx@0?nOBRo%AEv>=1qg
zk@@Hz5q<>HRbZ>$K`+SOcK=Y%%kBnaePuSB1-6!DT@~~lbgwrot^%iVO1gsgl%qge
z*ij(0!M)jN%x=0OSeEP8(qNu?$vzmVZ*pyP-00j8ixcHpuXTc%wD-(?TKkz3ui33*
zALC34Y57ePZ``e8A8>XHIXae4GCEG1l$G<u?$ewDL;8)5ju(MbF{watyf^AwA1v+Z
z?3d!*R_rWJxir)>#k=*il!c)uGE$wVr6hp2Bos)ANf{ZsE4Vy3w{&T+B=_n4MxJxC
zw<HFoUocV2zh&as(9+<X>?zqLx&PSzS<;Z*Ylb@a?MZ(!v_~J2;H9a2jib>eOyyy`
zxdleX+0F)O(5JzyPiweozpL4?6=w2HTKnuRMtAM?;&)TGY=dLM;CGCi_)Xc{9)@Xt
z9MPL7+hJY$2DnMAi(Thi7qc!jQExwNqNDxU6Q9gZY)okIZqV`)Ci*8{xm(ZkPt=^j
zkk;VcvVC_4=YUXf!>zk}II}|;8}HuT+u0$c7sO5SZhUaJw^4KEg&YN`lZ=A2Nr4;(
z`1kBCcJ>UVY)aXdqjh&?rJR<cZ6E9$oRWM~KkNfHfl5ibsW`>I$+KO*DX_gf<ln}&
z({2ii_DtTsD)eA!a9h8Wq-~dm=9d05L)-rI3>}+ilN)Ut+@z)G4Y7?{LvUN5u{6|A
z(;NNUYC?m98K{kxl8pH3(u_uTN)l3Ml-6eq3Tln@8L<uC#`@izobHgXadl}SBm>)*
zh5DuVQOcf-<ZZQ~q-{$=Q!<_k&M4gzghN7J{KS}?TX%OsOT=tp$pO?%OYtLDaWJ?&
zx$&IP<E46I66lLc`v(hy!C*|-IDYb>gmr0}XG?6OZ*xqOzEQg|u376*xG%0bW@EzE
zKALBPcYDkht<&w3yqo4^Yn|?$6tihTwrAUerGs~Sx2=Lk9<RQwc(->u>!+#M^BFNJ
zb^vWsw_Dq`bho}K277JOl-yVMd$#;8Y3lA<(U*Rg{$}WR`kaIgAxCqE8pjq_b5_Ql
zq+z>vh<^4o`q`X>yil;l)ffyupLFi-&EP+u{zB+^eM&+`NUvev+n+RY_d3D<CHQ3t
zNs8})(Yu!8gad}rr01lsi{CsVH-4SA@7Eu&PdYan9a6XDmelTZZ?DT<9?af8pd@ZX
z_LeQ)#0|V2`Gdu|PTQn)N^I1+oapuF315$%@b&0v!}S=4vXAF#bZ#-4C*xX_S7Ecb
z3bPuW4Q^banVW|MV>P2O4aT$!_F=!C$Lr?Oso%=I=Xj6x`0qVDD%_Dvjb_||U}9_D
zduU3WDjYxR50z%emhw20xacfgzO)`)_U-iSOhoH;x_Xk<`PY+Hh3?51kzJBK2lu+{
z=AGUkQhqq;`bn3D{*<9ZMprV9FxLpjVsf;cIk_L~|L}<SNWW%mF3X;h`}6(9hxo(P
zh1ojS=z2d4lFQ%W9F}q1&D{>{7{(si1o&!?L%YijQ@EzN`azd80p6rcfZc8vO@LDh
zVFDa*ttjl*stNE#KZrH~9=6?T0-Uk}Ccy26{nc<k@{TXb&^x9Y`rx0W{K_53y2QOO
zp}UIxAfd-g^9nugz_8)&g~PV17`W~wp8J33yTq8;(c^O(?K;e-C9vC*MQhhfRwldS
zig${MM7`|~xt6&v+f)#?3!ZH}07F~jHSLUvsNj>nMrj!Qie~7ecNqG=&MWlf&&!|J
zAuS&T5B|4doaIe<DdpF_Jg8Dy)*|;jQ8~s|mA_H`hT^VD=ss+FB<^0(&oOwXl}6>g
z18;9l%dqW^jDIvnWIZoF86n&&Jmqg#HTlZiD?JM~_~M=&Y3NN~pF4ES;L9JL{QJqj
zFZ-a-GjQiwWxl0GRY#AJj(hgKm?Sma0I=I05uw*y?RFR6eI)v<n@a8%ro#8s885Ax
zveMVi*sV`lYj{1~s>K<5!f*_Bp{B_=V+%y1Fm_o&cX7s&amE&iGsYOW<{6tM&RA|i
zn&BGobygSJZky*TQrWPb@@(UwIv6U~>jSq+L*-#xeeGzd-27Ekx3O13b{l&oTJJW8
zt3=pxdA9Lj9Zi?-TV-sA>2lT+zG=p`DAVN*doJokHMCt{nQXvxIjf6%Ijr7cy3APl
z8)nSp(T07&QrS;i9yg7cD~(ybc8=Arb{x}uwg=qDB>w5KiC^tGChgmfO?+d_F=@Xd
z_L#(X#T|qAnfTb{(4N4J5(ZV@?KJIeH#z4oBstOV4)@U~`W=|yO0?La2Vg24wnOhB
z?9kgs?9k%_?O;jm#yuvPw$wSXvGK973FA^T+oxtGY(vt_M5A4@v_J0)Gi))}@6Apa
zoyWRT<6>Q&Sf>uD*H@mU4AUQgt@vwNP9UHx(_y%7=(AJ({(wJK*rw;i#iz%{#mB~V
z?+$2>Ejyc$v~0<4|9en(Vyh?HmAKmFIUhFddP!b>pN<_nrDkSBV^yM&F6(l@5mguC
zjvt(rB`W!nEn(LW`lX447i<alm<i9>67Ks!KbI4B^I5`x{iRhMaATyQy>|gyE5>lh
z){2*{6~7Hhvl5M5v{nwx&-=pIT$J}W2wPgqxO&xD$|nAyIvT~-<K42IFp4i}!&!h{
zbr#;i0=E{uI17z+XDKWB2kU4iznvxH4kpdy12mIIt)!WJCq`%{-`$LaIfZ7;U$oWy
zo^Z`)rQnr8*B`@+hZ-C>N!IhnJvhKIdNc5Ymf_)Q^fprw{Hi+39hnD+c}&~+f&P>S
zk*yS4#CCpAAV@<Ce%CN<=Lbu<T}n>c&SUOp%2{mZhxn79g-B;`mF@gFi2)WcOmSe>
zJzR2X1V`A;k4OwK7fpj=YG6A*GSSaGUGSPGZ0FCF^o@d+w)5vDCR5}eWC`2(QHe=i
zke?stBR2A|DjyxlVjZuJ;-eO$b32oNANWzW^P{`<CZD$R=LZ6ezQ?Svoj*S{l_Xc|
zG;Qb44`!3q4Xm*3{Q2z)$g|nbj|t?E8zXGz$0j9nNM<!PN&ETni2>H0D`YDB`SGbi
za!M5kH6EXpOAZ%5rwr`;$G0yar-_`Zg*8hS<9H_|rjYk^n1`Gb(zD4+!g+@rgeE3p
z@>ZM_$$-Sflr%ElB!jm3lM)g+lEhEfG0Tu)QXrZ1Zv+kbNonb%JK>vX%rewuQl{`w
zSVmg-1LU@2`cDMS{P`V7e*ijm3)*uB2sa8$!xqO6-|iTE(0&GygeD}vY)MYo494pg
zM&er_5<kWcA@+|-8!c{Vx+t_|gtgJ|k=o4U1TMl#Z6+gHTR&*nfmAvroQX|n>k-yg
zjAUvvlM}cEE47)7Xl++1ZFGxRk4<PB9M;D3Pi<y$!j(#!$%xkWveH(DBbbFvXe$eA
zJD{|g$qD<FHj@#ptv%|q1BEYyrd6i4im<jkB(rX2azZ;Wc%&vHT3fZ!#>;Gzscl(U
z+d`$yOioy!w3&=(Z9h}mwn5XqrnYOt+8$Th%;W^#pIJAP5v5HULL85;2=9|Ed_{ii
zIJ&P049&h<-;hVq0Kx@?k)L9tZwQfx(84z)fTn`YFCh<`+!p}BBv_v*OqMO!!Z&0%
z62K(1%#k7z%LsYc<USv$d_!91KuwW&1mBP^&=X*GT}kAz$vqX3OPYadFmeG^6A01e
z@R0Z6vVawGLmea0dITFHBCzVr4d&{wd3YX}^RPiXVGwR#NUyJBg!X9Q6Xv6eg3kzT
z2XSD8hedP@;WyZX2qQcsWF<T;t5;vg$OqWKC$OeMo{^WZflp9Xj5v>s3|Db1t5_mx
zHIA@aM8^<5#B&qpjzF_5D88?bk)O+o5M-Ukn5~T?V96{F-2{q7U<pHo+VKRbw#-xu
zduuA)Bb1IONTp>FrQ;)qQ)V6xDyGy68!MK9UPIt1lY7}RV+pDSB5pnNA;X6YiYI)9
za^;@)d@u<g3QgSeW(y`^A2zw?{TvNUp!!G{geVI|mm6cAmZ**xZW>+}JWfcSXCAMV
z<Z+T~9&bc@Cq%npLkkn4i~bCpYj8YrzY3KQr;U+lL6$5VZ5)BGUXWZ<$B68tV+pDU
zuBnUkz_G08b5JPvs%6)NyT322c|0|%?th)7`;WJ1zRsd~JT<GneVwImk2f0;HN37a
z(iz5^jU)K15ChG9*}1^nSQqJK<Jil_pa8*VgwH(mSVDB$ERJZ{DKzkThUO+jOD>H_
z?hulER-tPWq9vC_B%6gKpF`-eglNefI0nA9qMl!^Vgz3<)P9&epI@zFBwKVu?ztwq
zkY*%WSrdxgiw(6WypB!occL}WzlIZ|v#f{24s1?s(pJBS?F1!_&siPGXN+DVa?dJC
zK4X0ZpL^C*@)=7&_2izlmVCze9wGNU0Hp`9=z29mW(PK>HbK>E7bv-khpZR*jCB#^
zb1&;fK4WJJKKHU-<TI8c%I99zi+sjtfGzj3UP2Fe(e+w^HsvMf)W&Uv9T#G^W5fAq
ztYhS-*yLW_L>t9TG#lrgN9xrW8-z{nsax{NVORwP_hNHu;~~x1KB1C(c5lgNj9NrL
zU}Tt3$vssHw$vx@@ec}(6QGf?ZOAS6QX~0{F*~w;zKRj9d@lD&<L9f$V7MMS*uR|G
zMC4>FP6%_)Y|znM$4GS3{Q`pQl02ne857x@*q<r0HP$f_o$bYNHkL*O(doRQ^GAc_
z8N}Q9PHYyI`8sZ4neWsVmic0g8-+a7$lI+&%6vt&Je7E1^S#u<;z|st1NZv3Ggl;M
zg2d#Hi(un8b8$uaCC5EPz)BhZudt6=KZL(P9ZBK!Lr5lt*AL-u)xej?68Hi;UwHix
z{?zw{*AF4ZkYrme1j7b44j0vkm+Obbnd^rH<oY2ACv*Lf*yCM4#NWa{ORgW%Ht(#&
zK4Pg9>73)$v=`7wbkh2@!ik8JzEI&3h07JP&oTWPg*z4AsqiU<&nn~-obs<L{Hwx$
zDojGxWIEj!h`hTKJ1Hzt$U7$a<qBsjtWmgF;q?mFE4)YH{R)4saIeBQ6&_UhrNVC%
zqECo&{R+D&?5S{s!cht@R5)GXGKH5Zyh-5}g?B2v+e}yIful}z@_L(ymz#GL{WnGb
zOVPaRFx^Lle3qiyDf%=;7b%+N>6E8c5#{l9QqU6=O>=Xmi*;6zUaRO!Rr-~R7VE4a
zeUqa3$fv$L6fM?S0sVxcpHk_sDf)Mc{<EULQ24dt$KW}@dc+f<CtJ~ZiY`<%{mCge
zP9Y8PC|{xIDn(za=#`3ItLPsoS~$r;&vr%sM5RBV=%*AdoaCVYH;R5;rE_Ks*5i+g
z=I|fse=FLBzDqiWi2SLF&QNqmMR!$nUqzpx=(80)LeYFe&^fPM;cUgPRP-eZuTXe{
z!i@@dD7;7E{Y2D@KLDxs35EL<zNPS8g`X<?QX!Us6ZxIIZje7-VXngN3i(FF^s^L>
zP&kT+^693=^eGDGD_pLSzbTl0jl!E0ZXqK74n^Ok@TUr&RrsR9*A>36@Q*~~|5VZc
zQi#WeC@)oErb51@u^yb9gh&ej=08i(XDghjaJIrqg^LwluJ9@%@?WFq4GMQEykFtN
z3b*t6hd;@!MEKj>q3#PEh}dujAxT37`@>o!@|U9n?nXhP;NW->tgket3`!BVz>~jh
z&~BE5i{wd#;-LikkfQ&g@FrrSCfpSqaGDV{#ly_bf01(Nm?9mBEZ^H@gZkjcXAfCm
zSlOT87<hxQhXR{iDh9(l*@ZyceclE@Zl*l_QPKl#`kK)(&#_iSNsmx+Y+r^y;9OaI
zkg587q*=4~#W1AoZz5YbUT%{+19GThi%@NoD}meqba#8OAMZ-6IU|4cL`&L__kXY)
z3ojpg;An&OIF_|*qmLit&`rgac0?aPiyWF#1a#{bK7OA-u1uv{;YkqI`VGp%&nuie
zd$1qxn_V^SKXxI|ynd|u-ssl0WrP0O9WQ*mQ6c}4d;x!n6V$nta`|R&t@d9a$9AAT
zoI(*uC!liH`u!Vn*(%)%_GN=odqvI%?|=-{XZHo{2)VZS0@gvU1o>INWNZx7XZIO=
z0&?aZ*X-Anv-=Fb208Mnk9S`N(srN0-&^$I86*PbeDa=OTRyjUub$PX=j9#E7qGaf
zsIT-IJi0GnZ+V1aU%*rA27M>KfXA?I&;)dW$Yt@DZ!VTSL+t4lxG0KF&@Q*o>}ab&
zZw&K})k`qh<|XK{c?kw=UV?EpFTq$bC68G=y#k}X1l^huIXH~*WWY|_l$MuufrSnr
ziNAf!K$?TYW*~j8jh<|y=h)~=EOZj`bF7T4W^Bjrm5B8|M$KGY8D4H&jk3s#_?Z0>
z3+D9f-RoGEDXLmHx4NI{#)=vKio(kteXGk9&7M1ZK@C<`GM6oy+pB6tgqS&JPK2;7
zXf(HW$*gcnRj;|>_!1JeRSU<@oHf6K_dE5zE1FF^X1A8p=H`vBSWq+d>`7-2>oe>G
zoE?vRHcz=Zo^o^i?{afogm)2#HXr-{E;mQ}b*P>6b&jwq(t_%R<%@Yks_j{+>_)$E
z@SSV{Zt!8&lV@08(@f{b6{mb3BfgIx;fX4LC?4mx3;XG}JycJ?>v8V<>X}&g$Z0HD
zs2m`bQzL9+#ezs)u4GhH3}?n$^@NNL-Mk=s_X7Elo`7YKyh4FsH0f|<O3Kh`9@4cA
z!?`BR7wy-&#F|24g&2pHr)gqc8tnkx4w<5ZM_kkXc_HZ%)au>!dG*@rq3+*l1yAQ`
z?yiFCQnETG<!2t37CZcAtu**`UcF076jjR7YAPk&UdYw_Onc(Wf9KP%Km<6uc>E5n
z<^SbK)`bZ7j@w1_sGcvQ9olFZv2L%@dj`CQ(_w7+qn6su@VFC-AHD1%pX01MCJyN`
z&F#plb=Td0mCq=-)xB!i9qzcU39~Qt)vogU7NuV5yCh>tjIV}n58GI@#&=!E@fng^
zXCb%u8*>=Vd>fO~kFT)IKK?X5G#iF1*f-nd>gY0(<Ih2)o!@2j=o=d!@5sP?lkb(P
zHy@v|uDw>@MsMazs~Pwk(r`{eH7$20O+P0#RsWqS17sE#jA4hz$CI6h%{{xicH+$W
zFp!N8kmtc#nX@s4^T^Z;lEcZWS_nEjhx8Ol&#8cxbL0GvgItEqJrlE4OQr5voVeOA
zbRplU*jNrmT+e)Ss}_okqh(P)2JhG`>F~ub9C$24k}q5Byvn%RalKv$(t&f-hiHzp
z0okwdOGAt#as_ZPI)UE~;@3HT5OZV^?uKGAUrtvfW-P)`g&18xc|(ekt|nyefoP~#
z&!R%j6{=o@rC?7RRj9e+JfmXtcueRRa0c}ZJ=4f_^w3#T%n76EV&u|+6(Sry2S+{F
z)w%sZAP)j@4l#uTI~u+f6HqTi#}X(R3G)yo2lhlJlR~`UF##qaT7H<~@Z*1^u*`6l
zvX)uMVKFGeEDe+ju2#Oq9_y5r-Xl(F*~+(4b2dx2ZSG3+EE|WPhUM5XPWRJ@vqwCq
zaGk=(i9Su+L&OF2vZ7y8^dUv_M=a&OQ2eM5cgQC`dLx}<Rn$YXXv+6i$RDkwhpO~4
zMNd@pX6i+E+)Bit+s&%HTp~72n+i$ZnyuG1`5e7%?OTBL+?z7&?`#D_a~U~K<6(zx
zWG7&y5vLIwFuHk+&TgmC%j-li20DzJ9dV33=|~hJaY;t3A9P|2c6%N1f*J1v@suN$
z1Y)@cz95Ox(B`6z(e-a+spxRLN3=GcPkA4DF2`1VxEk4seYiS#?3`P%3lUc%uWlbM
z&Hh9Pv2#*xJQ4Y(5^>V!5Fxiz;bla~U#;*uBIFx^4snSiVhMdLacdMO04)~@lv_xq
zE#UO4b0!mRfy@qU%!|Vjf!80Z5T$P@1g>pGUl!!7>|f!o(7{>}p%HUC+T=dNAY~_&
zW`!b~Tp9))m&#6N71QkF%-5m+ei|hqi4jU4&m+SMG=R1Dp}HcRkG=Ic($F2vGzysU
za+_Qx<Z$zD5vpx+y&-p13#pdhO&*2ZEv?AekM}}chrH_Sp$-fy`(bq4bL>K(ufryu
zG%D>skmGr0Q?su#py|amZ<UM3H8UK1%Av_cpxph~aN27m2Q$k;ZnQ~Q@JYn2^}7{v
z&soyV=!-VFi&43qW}*e{<KT(t#Cwp=`W@-}z^@^fZ_#5$c@MQ7?_VIt<D))Ywjz*j
z@qGYt*(%)%Exr%no?x~!p8*Wi*W&vC<fe<%=$-v|uY??L6Rh8n#{IWI&O8ouF%d}H
z$Ng`$)Q|TH2FlTR!`dznK&~EqmdkVoV)*;OC0NtDE#C+F_U_lat=|VmvE}fB*hk9)
zbiqv+wdz@0S-W@<eiI|Me1Swo^Y?NEelc-L^`46sW99XV`QdR$F*BZ=IFAFAazS?c
zu%^sfyLjg8i<i{Sya;pY+2+wx1N373cI(7@76x-zH4G^m)pO?J#fz$DEm>R<p571R
zqGr`*&YHETVyRV|te~uHWM06?M1T>VlnGA^7!e7xq{Okz75E*09~j1SEW&@+_W|4i
zwD#zb_}9+Eb`r+xc~Sk>kJpEX)NwT7H%7)!Xh?l%=wuA3iv~Y6q<(5h{nU{9qS~p8
zE2|e^ps0H4m_^m|DrPUPof;a2#qG-bN}S4Jt`nL$&^`+Fy&O`PH(@!S;P_KR>X9M!
zm+{b(zmvZ0A$8g0CorUL&I)J_pqu08O?pBQ1Ln|=(equp^BN;LJv^F@!F7zLYxV8d
z>Lo$l>3F5SeT<_dQ{TNd<{G^|v&5~X#Ecw)_1f$61CBtZ*5QTe7lz#DCYLz!*G?ZE
z3I?^55=_!obB>sU1da2}H`s}Zoix1`F}^9teOm{%OB`A!3~aBh(sR?r!1h&QVB6((
zW7Z@`|GWA=GW1Wqruvq<R}9<kTZTdGOEaJMEp>adE{VZpH8T^sZ$yFL!BDn5VR9&Y
zyk#i6Cr7f4giMz!4Wm5i?J*-sJcc=Ry(8K}^__2d0Q&^`4&UO;z#l_~lS60bAQu#C
zdXXnd{~uEZ$SfSd?iCY5b_%xe0Cu041oALiEe4tU#wI=sk|Q-7oi3I+I67S%7bgVO
zNO!-Oc#`sGd>6#p>ep@l&_fncu|nWshoJF;ZU{%Oj%RH@{*pb+U@{wogUQywAIeT`
z48772v$nEqF>)+!My8O=Vk-K-Ji_ZjH{^(|Utv3i9f;_uo6$%Poc+U(*mi~F?U1r|
zX0|NH$yyt+wVotX1_gW%M{N1?(ZSzhw!rJGwSb0*8tJ55TSrbgYIC%aQ?9bolZDuV
zedLt4zqX8=cEB)CCz~#kMcAyxjDTEQMoyo=unxZ{*uw}gsE=oxVH5hBwHL^{HAaw-
zW-a$!$eC%(XU6R#ryoGh)J-`vR3l>5_X*@KH4`mpKi=8s_Z&612m8qBmyl!cw+H*k
zX#s{0&$0`Fz7CspBy0xc%n`jKjhxn4<ZwtLaK!9>Y}S#}ddQ8D$x-_!L0PN44|3C@
zBqZ^oP3|;QYG*5Q_L0Q>kZXV(NA#dt1lI2(Y}RsTV#GFICP(e<Bd1qFj`^wYNF%4$
zLXLNMd$5n3-T^tYosTqf`UvFOGIE*<Wo;QbJq>c^aqy1EK-xZX+81(W{rIxLKso!!
z>Dd;2OlKfQMozJ+bel#_`}FSD){)a6v1X@6PR$inBEzEpt42<Ti<8XVf7i$<J10j@
z&A_KOADLwFk#jOeQpM8k$G8&9_to-wKJA$!!>U*|KKxpT_=yawp51%MNf}mU>z^7{
zJvFR)YFPEuu&S8xqqZDtY~b70sbSUSn4N^i-Ofk9xZ#lNX+!up$sbYQ`mm~K@)H<V
zRp!X1`7uUQX?`qMOSxHh-hk0m?X!n4fa)3&tk1*Gy{_6TF~Mu%H@Ke99OZ}|v0l3_
zSdyi+&#!zroo2%LVcYqeP-00J?aB06idUbpe8_O^v!9tS2N?U%Qyk(ap?qcFzOCb@
z!wxro>g$^2bM%|w*2jL<sl4C`j-d8)$PrYU31bY^`JIoUinDXLG1O#?q2|FDIFK#I
zP-z5w630-FzoYQ|%?$imWE(@p`-vDsz0Z^ZGK(5RB|8tBbqtj}%NXj-Ao=2}#!#86
z#!!V|WDJ!gt%Ie}UR%ddGei!#W5tFfuUzfA%6YZ%!=u^s!h}wYZ{ThAWDKnGceQDy
z%Zee+(dKaAZ%SC{5;8?}EWvs@tb?s(NE5*nvKa238fpDjM_Tzxj=;Y0-#yaW1xG*|
zSdNkrc@;YF8NnV-#>i_4?)pa?d3_g`$N)YaY{5SAnuDinTSi_>+Bot$w~ZsOZ(<nn
z30vJr+DBfuV7SnF-I^n+=R?+dc!wZorcsX>w~xGj3^`P>MW_bHs_(CmTiHUY<w)~_
zHjccy;@URy+7rW%Yy*3^4h-wa>!pzMgU37Jkw#vB2sv}44~HZIZ;SV1vyQxOhuj#M
z9JPNEl(k*{47r6-5|Vh)CO55(Bd>J9Xh2>b2ULr|`hA4WTJAc?<;&!#y?x~M0mv~w
z^&M&C^)bk`W#siW$eHbYq><M{kZa4xD@Q=h^I`Tw*4I8)#Wcv7$APXR0%`lmYX#)Y
z`W<QHb%~{1>R}*?k=Hr17xytIwK&?G7XA91QP|dz*Y!NoQzNh6<B``%I6aZe>@VLe
z5GPFTIH$$pC^|vA(n7NXU2UPc()CRinm4Q_3vIx$VpkL$&>o4RJ;EKxWEpS+J75w(
zu5A5Y6dkYqHHvm?-$c<F;v=!i;?tQQR?I-Un~e_H=rJ~WnvK2~G+C58?vdK@SlzsK
zZuO!C(UVk!ugYV#dZnRu`O>)+<&_mP=Ts~@Lo1jQZC_n<hDk?FNfA9+1&qXt<XjiZ
z&|Az{QDo+%a8YlQVp_3DC<E(WeZ%uf%xy92gczm8oE6K;k+is+(^o7DPc$J|=ByKo
z=FVLlPN|(e(=s82*+eHc&O4<4@sIN!_1v8r={+^l``<OvdjZ~^9Af5A{rEh-;eK0j
ze73MBVnEySN<8@%w5?1$VcwF$<GFi`Q+BeE0bNe0Du0_D-+*q*vn;&zEv<e6L%J>J
zoG_=OaQ+P!h3k<P%Wp@fsgUb*dz~*+@SyJI%(U)qJlf&dx&ErVsls;`UKCPdDWv1E
zc3#Co&Cx-NeVTL?7^U-PUIdOqa%NR6E~{8tv8c8}@r}60b-iZ%rB!q0V6rDi2WQ;-
zpoa=EF;x?IUa5UCghJI7b4OLrshV3=u?Q(~GDT`F#Y6(t<R-+jVtVz$idoCURq|`T
z3E&1}{}8EZS;frxkk_oWAG*93SkCAJC<Dvg+7U3pBUPH!E3?$kYdyLls<=2SbEsna
z<37Z3hfrN;OwoL7zo4wwXmC^&N6!+qbI1c+h!?Dx^Q%_Kc8hLDS#qelHry(4aeqPy
zWwHcYaq*mjgiEXcT8~fZ&{dFPMv`Vd9y5{%TFgN5gjgdzJ~AcAy}H3EN#e!J4|JC=
znmMOxS)cN%g>aHvI9txN^^I=ak>tt~LgL*gD)lbIxFg__Dnzf3N`1v?ypL4v9}iuA
zUz}E7sWs@0&r}*~98L9@(ZpZM4-I-F>8_fj@-%&O?3&G5MewwCjwXHch&5}yX_f97
z6Dxbp*i>0M<JHR3+YOqLR(17^iB+d--ob-rY^wUj41eLPpyEK~_3{rKk^BCB$L2h(
z$!k=`&InbWJLAgAYiB%F`2ytpMP<2v+n=vFHtUUAm05m1>@?*}D|(}AO(hmYzuN2A
zo>%#mnxUotjKMix%-xzNW>C?!GiK~ivE?)Jq!#UeX6#V0f6wsu%j>f=_t5@9n$cNn
z>|f&Br!{&?%-lsYilMD8_n-Uk^*Xld&0Q;J2yI<vRH<0yjJs6q&KZAHu@7hX`!3D>
zaKC}YlKGnfA79*gm^3E(pA!f07XZ?+Iqt+xkhUEKFe&&en2$hrV1z$uepif;=nRl2
zyz&JS?$lx7{?=UmXAUk|>@?mGOBU;{Sa-^>+QR#dbl0VQ-imijUgM1`bf>-;Z^)S8
za#tqw=p2~T&v3NQFr0&?6ngRJ8F*Wv=iH$Kcg}pxcWI~7JN&6#b%!*=D99`H@UL{M
zZ)K;`4a4p0^2d1R$d9Sh(1Vx8yTV!*CG?nluw8ZL;&C^eHq&tSsTeu5-BZCO*zb+(
zPb+V~*H_!=bf3HE;Ox4zD@P7JZKm(C_InMZ*MADI%I<0NGZ&3JGqSl?mcPOJ#P}Yl
zGY)C4RoUknXfB5sSaKZSJBMYKnU;?TY3gfvM#v9Kdw65Uor9;=_!<+<q-3VTL_a;)
z({L39IvHFx({SdbrKM)2=4Ezw#bVl-K!7V+8p)}tsqF;=aYOHc44ne;9n+a1*e)rq
zonQQ?282woo6D8ZE<Hf|{~+@_g0UUNpHQl!5t4D<b^Qi3gL*n1mnT5WL;qHuj@Dnn
z;yadSJu1qZnAxV9Ugu5{U7pQJdG9z)um6ASeF<Py#o6{*?!CFW$xUun0wggB0YMNG
zmar%Y1R_*Hk^p{HOTy}nvcv$28^pE2HK^5qxKnFCtwrlz7f@?$OEsw2e%kt3YpcJu
z)}>mt?Z^K-Gjr~pa}vTOER{Bsob%56&O38v=FFLM?)%JQ78m~w{Ae85S8^q`wJ^*J
z&73~8+RYcjY0LP_anh>Ai}8vwFEVqA8Fo32<g*twoEBZV!Z0r}v->;&$&V<-ia6|~
z4f9eZ-9c$%EwHr9%<Npo{!mJ=YvE;PpL|MEk)h<q`M3&YMWvK++&DHzG|X?CS=oFA
z&J_Y~Jf4}!*WUTy_YN;BVg%(_2NSc-iQ{DxvsPQ*%{s3P;k%uOfW<TfYzAYUF!lmi
z5XL{4Dqvp}D^t*F!KoF(xQSCYm%t&kCuS|+5{4C90!Oa-$!EfW*Vr84&nKOMGQnR&
z%JO+(H|E_mW|9<&;PnehsfvYfAdNYxSxxdV4uq0W(e0$3So~V07<E#NE7Gog7Y=NJ
zR8Q(o2HmU}GY(L1K!?B~kjM<obTXjjv_k1?cp#fHjbhmCiA2V&CSjX0jgv^2MeH!<
z<W!5k6`?N(#hE0sW~$*6jti%(#)0`CBo7L24T)5o1D|kMKHm<GO+Pw)O#1sX(x*kZ
zq)tlMn3gpx#SV_nL#qLk<1m4AgrJiHL4(=bm4HH7rkRz3<`?dANuUAZ8c7{i26EN~
zO5W`%Krll;i&Aj~nx86qouWjDxP1RBq`1w$Qv7?0|C8c<sBne{Nul3I@uJOuFH=0e
zC`344+SIR7{4B+DDKW;6Dt?LL&r$pZieIPrs}z3|^MRi6R#H5%cdGmyMvB8Qu7l>?
zpsr4n0c_!1SO_;wsmd3C-iRF?_62g8AfH`e%VmPF+)p}|3CggK2-t`Fu}n}>e3_sW
zxl9mN5`s!<#7;@aCq+8e5yCP-sX`d$nnBN6Au@0>H@G3<2H?rLkypgMCluCUi6G=U
zn{qTNb|)6vSRpBd{YcSOu~c00hfkifv=5j3xr;o)*{z4r+x?srUD2zGzNsj0H08Xp
zq$Q-#AEIc5q7xK_y337lad8If0z!2p)LTZO$MJ0^Z=ejg13Ha3&{hTPLMgJ-VacFO
zD6r9Zofm$+0yn!q6Z5!I@Otzuz=~LhURMr*uJ;=BzNKeaMet4p8IHz(S|`_?rqW}J
zquYpkthYob=@SvAU-x~q71?e@w3xrnqxT{7a;1vvyxgPbL!0Bn>2==negl=C)QO(A
zywzwsd<4C2Ed;vw9kj`rUM28X;y}L;b0g5!dEZ$de8JG+vFWg6&}8UMfSh`$a^a|V
zKMquXqm*D5H|TYC-EC0N^Y<$BzN-sV0^2=$=ir%p!AV@BufwmGV<K+GTaYn-xYfcj
zfA8baFH?*cOg|ayI`eI(r#BgTjL-Ct1>wl2Au&C@6QGv}{2GOxQ_t|m(qo6Nr?(n`
zC#!Isc+2}T^qig+kBV^2pBH|8A9_wX*z3}f_rkBAK(7pPmbWYTwFDRC&88mHp(8!2
ze9UMykwt*2dqiK$Mh_E;MSI>+;4Ar{^{f~)Zz-1=`WnuAITbA+-iklo)x>6@9MRWv
z90t@zKhvV|Y(H0kkH%y{v9O=R5{<pXVFXP!zN_&>V;^$yNyalSK2z*o=ZJ{L{?=hY
ziN^lL#fM#+o!I!6;O=RT<BkH{Ma^;Okd4DVJU`DI$M6Xre!9k^qc-X^p8Cr@e6xpd
z_3*cYr-=1>K+xNUWeozlJoFbXI!XQ*uPYxm+Hm~C%0|SQk-&<bfYIe+<c0ytd?_oz
zz)$zO#lq~oLZqYfA}w9O^mIO!rZRe}H1}nKPt}N#2L||!-}WB#w+H<_w9wyk@rhy?
zD{+Qp+8+|8X>^Z9!h78Q=b*oPxg~+C<BGw<7n?osa2y^Uf*+CccjW$uhvU8SUcWS)
zp8$p(2Yh4u62vg#C-95T|3m^9@g^$%!3?|z8u*ka?$>Lp4G$!e90+0C0^=X1>HEU6
z?G!AWSvP&+tf_Uivnwm7)YjtXMocuZ=D69@r_7jDH>IZL#2RC5JmiEaGmb+XDPI$p
z*G@ZmO5OBnwMemYs&PR)V8+B5(`Hl|=f@?r(`Fnu`-F)##(8nstSPm#>Z&GAJ7IRs
z6ysbYwGO>Sc9^BoK<)5V<aJP6N;-ntY1;s`YM^%7``|sGwoKhYjWy6XRfc#$?J#df
z2T(gT1=76mz44qnpthcS1!}tsAVBTTN+3XOnWU3F7pSe5E(U7r!WgKXM##C+0ku=l
z6?ql4DnM<SMF-TD1$2ShdZIwVgMzQrLG83pa0Lg{c3&=?mPw${D_5;BuCRQ~wm&W1
z!MR^G(|~geR^Z&Xi=8(FFL3VX%(TLON2JGb?jOmmH$<8Xc87C6Wc!G73#E=Y_y78Q
z#JNSN>Nz!x{EC22;M|Q5U9=@|bJ8tFsogxKxvJirH)&q;;GA|$yECqs6mI7^AkL8;
zY11yOPn#BcOVWU%mZID0jkn&ZG>h>gs-M*|u|Z<hMTWJ7`*rXQxF-jE*vzxU5Lfv-
z15brv{QxJ)!m|ei7`p*Y1`hb026G~}?ntuN%N5T2{y=6;#D76xb>G`dPw)R!QSXu^
zFxmP;NukhT&)ViwmnMgjh5=R_nwlK)({tn_$st=xhWV32R^Z%03j#@lA_IeAYjJ-9
zy~&}|181fUX7(&&1<&1k-6smXYQ3*SUoS?j#L(Ac)BI^-Mj!Ci3;?9q;Q}CO>;R5x
zXN`nm*)&f^H1&qq?+~e$$8L=x(tn@R8e}JNyl~9q?<8-S<5KfYKHiRFL;|Mc`}X}C
zyrTtMS5s9r%P^1aTl5L|*-}<1WD`mb|1)^n3xYEYb7E>LyNPQA%Rw*Zq||guen?5Y
zk1#94IqVl-f;d?{>t<D27PImv$o3BHED$l|i3QO1`<R$@Ze!N@!Z3z=MdLcb1K~i$
z<IqPzov;#i6T*b)ZFdW=i6>9(;=#rOpfW<bQ2O&onPtjBVon-lW|HXlQijvw0A!A&
zV_>!jtRd+bI0RCkQHwR-=yQh$A)y7?XUs-8eI3J@N8pJh?m(K9DdEl`Oh~$r4~X5g
zoRst!LWow-31S%55yQ0ohZv?hh+%pHh+)b=K$-clJ$Hl-r$zP*9>Vy%1Eps3+No%p
zqCX==4GFs}=r75Gc}vOPQT$&O|ApcOhzNZS8lZkJQt-51k>>(h<d0PR1jSEQybDZ(
z{%uSbUyz$gQP8_d5x<laha7qE1JI5=1w)C&bT(O1ZwihME+gvV;A|u!YC2tRDq*2@
zHmj?P+~AHNNaUPP1yMpiS40D&<RM%_3h1zr6wlR4QaskHNr7~nPnxIFg@Nx9@}0m(
zBOve0;f4sL&IzMlqA1@ML}s5wyCNMQK4i(2UJVo;<V8Hri}D39G>k(*y^bwFk6wmn
zcz{<4e7Q$&4)oT@rsLA~qF%3}m6iEiDuS7&(&K%iBig37CMU{?2-EX-CG?yy5sxQ0
zFUr>nJqKNp8uGjxL{INV=-sC)D8IM7oHTcTCwkuUeh$64`UO-RFUmIyZEbod>0Jq#
zj%M8sJ>GX#byq0g{m?@*6?&+0;c$yOpnN}r-V7D4lWk!1Z1+M#!{=BBx80-H8_&?Y
z9ke=bkWDCVEA&_nbU?x}fA8baFS8YT17)!5>_z$BgC65EJ$Qv9??w4OLSViM*GT~`
zs@HQWo@u9^`BtZ6dR~+-A9{&QvOE`h&i!!OA=C4seAhzHDF=H_I`UqWZ=;qTI&|Tv
z=Uv|J0q9MIob|$RI?|(tm6eT_u$?&X5#=kd7%A2FjPgyF71o3D{ad4a^=wMQ9eOCA
zKF5-8)3I8YLw=fv|E9*H!!$U@(s9&Z<Ka0L)o~2h$48KV4B=F1#&O_KKDpHPA-<@d
z0`RJ_B)kUnk=3z2@*3PnHipi{5x+CBM7RdvQHyDML|)v_N!z0qOFwQzXZm|>$kjF?
zubMRC0HS}$UC%0i3r_7p|9a5BgRsh9$9WG2e(q<t(Ld2OsKx#+>Ouds)&4HSk4yRc
z@&KWKvg*5K+r`I2r|6%vyNd5O_<^4g`u9E+|6ux#LQ(yHHUrZ^10kNyz{!gOK8a74
zORPfy1+2l(o=BLb(^0^u$h%NLA?YRxC{lM|HWvygLcA!Tk$PumneqT-zD@y0EkR7v
zJ#A$akXovddJM{w7yc?<${2#^Dk)JxU$~Q^GQcn6JLTvuTu3l44j0}dGA42@;X>(E
zb6~@4o@N{hK<+%X&>39#nGP3zrC&~m3$L?$oxz39K0`ke`wXSy*~66CUnYrthW3ah
z(iGY$a)@M%CvD%85rrHIrPv%;hQ93cJ(Z!5LpQF-&^!IUzdE6AT#=zq1bo}FFn_l3
zA>Yk@g(_aw+!d-A2C5haswindQA^Qn5>@Pni3=?bqPRDBV#G4;MaLt5;h-t+9iE6$
zJQIK?ULV5~TjO}*<P`!>ysa}lF<?FQ`W_L*vjw7<QTlM$l2b>CD4ut)5k=fI45g8X
z;zg*Y7@{~Hh+<zcU$b*WF$;*|U>KPX0-`AM*sZrtGj6%#XnE=kQDnO{j{%~{9>8(U
z@DNcP*SGI3c#8z95XJF*i#`KS>uIpIP9loOmK;ti-^r8#QJj#P%I@QA!3soiVrn`i
zH&PPsM$Adc8SGgefjEXJPD#sRR(=K9-XV&;L=1Uq2GJ13GO)XyHmPHYqoKH;w{a5B
zokA0tEiY;~2Qt%`Ny1>aqg@lIAxX141RTv9m`O;|jKl4Y04q^L`kGyVwA|BTDN#fE
znsLM(!)dYh8FLh>*c=apk5)-adVoVT)SajZ0*Gyj9_qj$I|Mp5g3f@$W(F$f=&%W~
z4!)kiAs;OQhxN=QK#zr_01l(1czTwQqW5Sd1$eTO6bQg-QrG|mkO<?v*AWox%<+AT
z%7{7Y?Qh_4yL_p~u0f9%I4n#MIGl>-d4MY=$&`cWmstkAM1Vu?J9W9QV}f4b@GJm$
z&6=7M<wVbQKZl+ZMs>&U1rEQ0o&(ru$r{T&>6z$Gx9AGW?=A2B(7V4AJuh%LA8jNN
z;BYJ2+HswvcO_&xpp}F+h)W9~s4L)*Kp&c^&_k6A$F7-qM*C}&5&%fho9Qqb-3GsY
zf7e3q&sw<S-R{v_f@dfZ;IJ0Y+*ZWp8?Y<jFbmJtK<Id#7dSi`dMqE)L(;;L_X3BN
z&`Sh3tb?9Y&(6mK)AIs{%b}MDaQI8;Irqb9hfL249R2}%PC3|f(vkN9hkw@6>k2sZ
zBlA-cpY_6Y=tx6A4u_4|JLE9o)mf*?8tXw0dyqrX;J$wI1OG#iL$SfczX@_UyxfHx
zf^{K>;C18>Yz*1ckVEVepyPikO^>Jpa;VbwsKwIPkVEc5u(v<Q<H%uE*|1>;5;<gZ
z=$SXzgB<oChds!ldql9lO;`_dsP7YY34T$^AC(6RIqd!}Q2e;+Y~G;UK+H$0s{io>
zW)1#=ioZ8~N1~wq56r;vpn)Jy4LEsm!yn^!;YEi8Za5RadLm(#PR9+OAn(Erg`^YQ
z@M+*uv*JtQro9J#l6y&9nYx3wxo|^q-Hy27?VV*RE#XVa1a;hSEXtD?{vuw=7;fk)
zsl*LCDXPQ`MSQ0mZro7ITYQ?KCX7!r{747#Qok=UCaOW=hSKZch5|*58~lkIYKa2O
z3<|!|HO=r-T%ks-otyTBemNaCTyObYxZ%s4Pcw9O*aMD;9rn`Y4tsATi5>Rha}b}A
za}alr8{(ty$F}d|-Qb1@ZTI<Ja*#m}Zivv^{l2R@pO1(P8IK2i*LiWnu4f}20=OaO
zAx`Kp4{<-?hLQd$I&OIGLB|b6f8Ggh$eD;;;f9=vc(8E8?!R-I#V>k!+AVH~b}MEg
zvIlTnGdyZ0;y>Xn5^Q`X;-}zUxFKdDegT<-8)7CRyN|OOP0Up0Ohig<q$J*rn3c&H
z>{%XxIEEWyCL*))Dr7ylA<dfqI@}Pm4QaP-#u0b4NH*i>0S(bgccLQxtw2Nc26PS}
z=$OHs@9Jg|Do>6MP2WABp;IvgV$d*R?mrPUY{4%Puk(V2D*^H~Yf4U(6Cu;VtiM9f
z38T8>_kxCBK+gedv}8MghP$A*MORRMwtM}$KSb9{0M6^YpkaMRVxZwu34(@xfOig<
z)fH%%13l;I><TnI5_&Veg#f<|hhE+bp!a?!dS1}*v;;xJ83}@hX#mFtc5+=WXjq|v
zZC!ze<Dr)bXm~R8oO+fJm;~FrpyBDzO9V800ea5;aM~eXm0r;BE$C5BkgqGy@I5WP
zu0TTrnV+iCW4d&tF`E&`oh?7AC^p*=3yn%}P@XGBj1b7;s1d^wo^4pog2MbT!YBe6
zi1nV)l7_B`u2|W$a^8IS&RHs{;yFlu(Xy2WccdHIv~ub4g^QLryTozff5*?w<cy&!
z7p<16+U9jKDi*6)aK@??^G-tyCbe+U{8gvb=_z2Z>!k>cukxu07(-71D<=(|w{m4u
z!~9h%xiqLsZTSMnJ8%B{rbTDzsmTmV#l}@VJ36uz;BEJ>-_en)F*uIn=(r-d<H&n=
zbi@)oqW7B#dO&6a%F&*C3Fm!%c5D;|6z{%_98tyqu`i>;2pfsRtcW&XJ0ph^SR0vr
zg4rgP9T=Dm8S6pVdgkUWSaN6~Y(4ujE?LwB(8p}P<C*vTH(3jou4q_M*RWs#dZw88
zxg^m~&086T$hwf4+s07jbV;#=H~(q%EW8<Cc=Jj8a+N=@_CJ6o`rEyJ6F8s9onmLP
zS$A2;cS8Fz7E|#p)3=!PJu`3#Xka2vzB?%S$_y~6luh_7h@?_k1EW$u!#BGNjFOU$
zU{u(>ub?m7$^MKobqB=J!6+Hh0gOudb7z@K{8AmjsFcf4p1joZcqtt)%3V?cMs-$H
z0Y=IAPB~m)l%BU37^MqiU{u((=4A>iI!{)E0Hc&wfl;ZvMea##dZGlQ1n&Z)!i2jV
zFe=O$ZLv9XY0d(dawEqyXU5unW;n0(h%~fY%vif5U|()$^%A<;E{}rOc6m%=C$rlb
zYu~nP&RB~pxn`_wvTe>-6QLgD3ExnEwr$Q>6QLbvtX<}}#f-I&u@Yt&`|)tkM+-YV
zZi~wO73nWA%wow6#6FD4Ez^vKymf{B3~OUe%eBG6mO%5|mbB(uTB@4gY`Lazd~@Nt
z%bMq|OFwLU^DXP1Zw{8dx$YYHBg2DZYOu#*F@E=18#58pZb@mbY&pL9;+89#pKbXC
zG=pNd$0Lkl!&19F^7=<$x5t47_kM)5rP4UUu!`gSgu>>aQQR>1_(;Fz+w+eo$Z7eY
zPfGK5a6Y~{XWa*Vu4w)a&PcsHGHgQOUv@B!359n5fs>Nj{SzWB&q8}$erCba!Y@SF
zg+XYP+%ebJ@7cL0SH7H8(rjtm{AQoV-O(J-xVM{wBc>I;rSJIYE3)D{KAx(6JD|V7
zFN=NI>+yO_%M*J&u3v0Eul9PpO6~QS6o}MB#9oi*1+2a&I51h(IofWIOLn*0<GAmR
z+dONmzT4xmCnvVsW8~GaEtdwxZjx)$h8$m+@pA6!W2(9D<A4{A3Uc2^oU!ktbB^!(
zSXy~ze(uFb1>^fZ9{Z(j9rjY7ci%Gur!8I8DXlv%OYQ=>Wv%_EgS!i)d?QKp@1N*$
zVzUN^rTHU=iA^BW26fy7vTvUO`X-PCo=qUjZGS~^INVq40-2SQk(v_`|7sV=tfR0C
zWRBVeGM~FZW~Ce@{zfuY6O|x$fxHmSOudWu`x2-7@Gj;rX2(fP@e)Y%Z!5zb-pMYI
zBZ`YT1#vWv*d~x8Gjh4W*?b{$?*UnnQNW<f5ftA7a&#p32?!p*5yAjZxdY@FDU_Q(
zj*Vn8T05gP)?x|NvAKB^d?^HS>&LPAMHF#iN3rwc(diMsQH~cp=1^v4@|8Fb?B3yz
zMU0>vYYEGr?%lqRu&feOp;=N)BY|aEeEz_I0i(58cyJ=?uR9YPF->Z(c6!WX)0=@(
zV4CA@cY36q(KKd~aP9_nUW}5m@DM{9b5gUK<S8833z0-`OHx(p)i^0)7e*&R8O}57
z<PIF%=#kW&%0NiuC1#TR90#sOBC}NkpK!x)mZEAU5lhrA0b?4qBr=(5k{5(@76~&1
zNY=@hwo&AB2xW?Lx+WOm#^Nkfsv%*sL*<ZouHM<=tlYsdww)taYTZxUIi@&^v%>st
z2dCv|YsA{6kffxK$HVR0({_#_&vuSzxE=}T<4H6T_w-r#i4^`+(d!g_niNg`Wzvvg
zyr%d+D*k=No2WE~V~uU0pR0JW(IesyR{Us1k5PJDTa59za}ck?H#qrv#V=8OqvFp~
z{947|#OtFzZY4$YyHn-sFj5?baVa$K26gp=3=kkGCQUiefYYb*-aF3GVZ)X{>ep&x
zM|4B%Jz^U>qC4tG9^DjrEV&^gDFCGFNfFM+k{dKWpyVJfH^Rlm8CD9~N6b-gnO0Ly
z0AD<^;-%yc=&(i^7nc=|6j^em_X#4^b&{TU#$`2nzeF}<JPSzA0C_prxg4B+nN843
zWJAU;(Kxs16`)d`rqW|ep?e%HN^e0<U7Uz8{kkE%H{>^jh!*qLdGykt=hU0jl;`Ch
zy+Y{mq47FzdDkGZL^fo+6m5%-j@PY)Ko_%Z&GagPzY+(kEapyz9?QY{=n6bN9eQO-
z5B-2}=$|^wxZDW68WpaSZD92L{Rw)P>jI^`-J^FFkjvNggp{8$y&N+E{{0#<mZPf~
zmjlte@>%pcFL-)9^jJQo*A;kL3%x|Z)8)`}>KR_)n0^`RK(B_i2s~MZ>%?2$|AC&<
zLv{t8ehfXQ9PBOW$a`m8ehEG2{<5#2qn>xE)<L-FK*(7y45uRv#rtuLzDo!_9ix_Z
z-Sb+l8(C7k#Cp)vuj`JCC*k(QoAJlHmWmrDPu!7lrHfB9F4lN9pvyF#J22j;@qExX
zYW%+%J>_G}m6#oexAz{=Q~lLLeNLKZ68w%jFlee61AEA#sdaVYCtKYTAgAIJaX|-Y
z731#M=SXN(F%nu;jDl7bCvglgdu>qHW-yiypL~FzRo<?i$%{Rc7ki-9f78i}OLqsY
zijLYAi0iH%XjNO)^vC#FCx40^0BBXz`rgiEcRrvyg;v$HL_(nchZ2~UNV|pqP1CoK
z^p9rXBGACGIQed)<O?&vq*6BG3n7w9WgS@k6yM)&U{y#u0ahOea5pPH%P;(U@RQuL
z{AB75An5{D#dSLZs~>chsc^!V>Ike}g7W009u+TT3|MuQR06A=6jcJNBEC}&H?XSZ
zEe@<|!Z@({0V*hlbf)lHd9s2euqtZA*-TKvtnukNT)R|DQ~;~w-N5RHki>vhPWg*n
zE(War(hOtgzz*1{Go=qeE2i|N$tiu;2JCAbpj7~?PnuzDD;UR2o8~QSSUsXH4xQpF
z=u*q(l)ku<D|Dl6b4p)lz$)T?VB4J1*BP*i&`bQbn9>&qR?R&EtEX3GG&fWwx2!YH
z$m@Gp3BcBAE$f20(Lnv2Xkq;g(W?5_qK6$ezCO3%vidm<hZ(_R$JgJ`@O*uw>@{$y
z;EIMtj-FQdhaCi2Pp=XnYc!?4GJ1Ud#nCJ3pN;+kx{=+0tmbY(R;#79@Rr~}!;DUk
z^sg^22$m&9FX$Vt|2EFk>ysKT=zCTDw{iYueWbjo>@0w+_JHAlR|_ZD(QiR788OZR
zym~{hzhP|}7~R%ue)N@I1a!Bif5V7W4y=!MkVWh7?jXCn{=E*e_v#}f&nkRX2VMO|
zRvdJNfB)jH51U*Qb+P#qg}b)yE$({NJ+@Wc+xCq=r3{F7S<<-gmL(lOY24;{zuI58
zYiZ8V2NT0xr%rL>uBA_7^T#C;Z@uA!PHEkp@5gZ04-PW!DqdF-cin{^DTcd_^x&>z
z0geJ8^%dmi=Jd@e>N9xHxNBza?r_&44R_5X?wXe}Ui?j#xa$W819$EIi<-Z!9Y>Rv
zo#e({(N~!j8tzJcPT?F?T+At)qjAJ=*U=fd{JlP3$lSQ=n2Z7jU5=nQ?s{}2_i+e>
zH9v;C9wUVkcO4hWWVCih6S(WR+&l_?F9Z^I9hYB3(dQI3EW<XJ=@EVtjD#$?0Xtk~
zX7Y_U6>Rr$SC+a1?)syw^Mo-FpI-zN_|6j!R9p-eQDInzDMT1yVU!l%Mlfx_-YrlB
zS~-Yz99;bMbYzeCD=A9`Kk^WFG*y}sf6WxZ>!YMp)nG~LOHF~lN}Kd-5-Pf#)D!qC
zQ$i|Ef^j|8&3!n4zb+(or!r7UkT3Xz8;i5dQ>~I1$H2212bR4h`MK~`le{Xtvq)qP
zs+}AF#)VKgwlkSxOf(6iW*mTKNo0yOBvNq>e8Tm>tS_S;{#{^JbbEAsez~hAP3w50
zz{%fQdfRk#*nZgu*v8iiW<?hxU{*Zgh0Gx!rGBL7jrh<LRxKd~a~mnb`SgVl&T$2l
z69*^kI#kg~iq26KYA!dz#l;z@yI@o5B?`mVBQiT!WJ5SoWYv`(YhS-JQnTa2x65!7
z6M<o`OAv;AEI}AHH)I%3vk)HVg<*H1#p&gcEe~)M;;{}LHxaK9*&e0D@q1y|DbQnG
zdEIgd^z{A<daP%!<FlZPA4TOS0>eIyHk1eqI~kdq>AfiUD{<)X<@M0xeP?}i1;cKJ
z9zRT|hbkA2Z=m~ep!yr7#4vsXy&8wn=r;KE@(#r_aHcL$x_sB^;#={?Cj{wrl<DO-
zCqWpt8gOGjZ(`uT@}##CdMqEyi!2C7o@0sh{GAWIL}1u9=sEQaZ!A4840|^MPgdbN
z@s^j1Wjj4+S1@cJC^_X|Z%Rkr3&WN`uMBdQw<{R726|JK9@C*C#k#j6<t)`A;r29#
zwPN`2a;dpz6gCBI1+E8${o1a3dkSt({HgeO*O}sm$rDl7)h<5G__oHg{ami`L}59K
zEAEnwTjC6Qn=IEJ#5QouAG^Yn#27$FWaAgYYYqcyqkX^U;=|&Hjw7=1g<{7G1O47c
zw#MV-ZWMcXzQrlx+q>JS>ZExq8Wv24wZ3ZAvIQ#}mM>dzsu<g_d}Uo@)AEINi-!-x
zT&P1HSzSDD;X;%`!mNuOn0296%6&shCr|1=Qku{$=s`<+(9%N-E#-Jd%Qy*V(=_}c
zoI&9#$DTTS#i9go&&uUZi%y-kOiaK{Jl5penca(2yL?sCf<>oxd>Rk@CXt<?rCQe%
zn~ZvA&pwbEV)_R(CizRLdx&YrJKfo<Zy!+8#Y>jYTWR=wK7I-Kzuy5R4NxB9>_P!#
z-7kQwkccG&x0&_^JEOPpkB8Q8@$-jL(Tzc4$5n5AnN+m%|3yEF5?L`@zaQNqd`4?S
zv{Cqc#-M1KloeB_SWK!jHVA!jj#NZOo*Rs|4?+dz7{O?ywJe(6IyIWs+87PDwnS4~
zw?tD~Ux<cUKZ+)|Mk>;c$f(iLAheQNS4VAVS*?#oO=uadU#gr0TFnhc8?WJSwKrJ8
z=W7jaND@A~HMAjF_^j5{4JpEBwx(?e3!l*%*^n+}hMa<^=hhN=w#C^e&VF$YNQn`t
z7-K}rmlkf^5jO1Nj9b$uq_)TFK$hNTR1_Rpu(t5i9hn<~^;ug!dJ=Wdi2_!=W#IpZ
z;6(Q%&epvQg~K`^JA0dkX&L_28A}G?9<UpOK+v7%TgE-ai8d`Z=b1s<=eOGgOl12*
zfnZG}loZOc2l-bQ-!$j<w%NNm`$hhR!htnO@BZCxI^{eHkDtW9z?!9J*-gDpk4r+U
z0&A?{pS6X2liKXSoU0iUS`%1v!}Rf+l0%CM7SVQT8BIKQuY+Y*x%*yE&Q)-CLlTp@
z6BQN1WUzx?R*~Pf2W1@&(8NqjO-+3OY*RnM6=5+Uav_HcF7ew1c0lSL3%}otpaM<v
zI3%i`=59@AJAh9!Kd>Dqp_Oky;{8kpU=hfPX)+G*l%@p}fn4PDrX_9+4k4Okm=mPv
zVv6Q3S-#+m+J<u%8Ro>yKF>pRJH<_lR;*gG(l96G^w|cUcRP9hk~1o?PLeq}vlsRL
zkFpi3mKx@itQ>YGeZ}<$!nX^~Hmvj0GQ(K*EXho=lI)-_=nn>hNx@(+IT#A2B&7z^
zilFN_=6Pb)Ir^lusCD-qz!Cg1q2ZKv1_vBDXdp;F8_X=^+BPnDOL$m>E>Mtq=mRDo
zxlDMgNd_R2X`DndM0l%7n3M)7Ku_2lfFIEGAVcR+>NtvlSCCX7F5wSSYPy|NtR>+{
zStv$HYj7ZS5_cS0BI<D<k0kCu+QldZo<brEFpGp2hm?fL1FMN&WoE~#bcTBb(lNaZ
z4?76#QD%l|2m1%JQX;)7d)4;-^9(!;mLtnBGXs%cf1J_l-5C)T7TTw|V_nV^`vr<h
zEAdN;-l*tLNzo49Bt_M{t@w`>|C!>0s1Syyl0rXU@kNR+Q~U_UPgMLA#ox+wQ2aYd
zVdDCpO1~c|4mn+vZ;=k&1OxfRbOuN0x7N|20qx+x5uy_DilZUKf(e<kY<Ojn6Htg^
zxhAYo0-kh;q7{k~yd%soNzti_&QSCYQp98RkUp&FRz=y>QU0o;yqV<RQ}iQJr2o01
z|4<aKK_TbOWjM{Iq%@?EI`GF>@<?xjk|Vmyjc{>s2I}Z(;*NTW!X9i;jEigtM~WxQ
zmEOx}In0yS^@TteXQJC1q-R7$DD~(a4IAwMZ(`ufJ$mz?HxJkLI`2}J&)`A%e_kc<
z({M0<Y$tU0;K9;cvXk_Q2-C}9qG`)lzK9m{dtnbh^pIo+w;U2Zy>#gPsDoC=@;(E-
z7dz4OmbVq~4QG9O9iIzb{05$xnO-IESK>gG#oS;#K)mm)4@41;FM*qJ=z2#(uLv^g
zIpwC_{Wx&j8$pCS1$v3V9zTHILOsJO{&rAZoPlTJyDCg4UKrqE=-mbd<_}dQ9P{@+
z4n4g&_%=9P2D{E*fz!)-0rVK3>2(ErTnfEJV2|6O=hSmou*dz-JK2>p$#~0~f(I1{
zgvcKr72%j)@6w(9py!kWO)RG8g*^sC&&eOZC+Qf^JNxWt=(R)6dSN&nDfjyuwO6=D
z`DmrSXWU~GE(#aJJ;ZRIp0ztqtBbGaDcAR$*EDb0X<QdHzL;oCBsG@KTObz%jcdrY
zNXdKFCl!^hpY#XGXMDWt6a>a)|DI?E%f}bT0Yfw7x+aG#n&JAEL|OI;vlvz}`oLip
zqM~~+iyqA4(84TE#jDmb=HLt)Uk_%nw~J>w#zNW6%2{5kd)Cj4ub;_Zpz;^bfq^V!
z#qR@T5nD0yZM=#*fh_DL%a@&2#FG*92hvfTkh2`(ZDKjZ5VC;f5MMFHa)=$k4JcQP
zK=?K@TvB>O=*)`YV45xadQ9mt&VTTtEk6FDC^Cv~0Mc>!Tc0Eq?<|=+aPFkaS9)1R
zMRP4I064XBTd(H4Z%(u@q{0W8&m#*!7SLqDk--s7!G-PSwOsDc==TAZ`+KEVX5R4=
zBN$}CMgPvITGmq7Y~0lM0Vjm%HdNh*<qnMv$qzVJJiY4oEw#-bv}83K8#A+YeWrAT
z5ggXf2o5(&^XrWMv+I^r{-IZC-t>u9Q6AEoqorl^ZkXtU*3zmQT81_oHy`<cqZ<&q
zuX%KV(2UGCf+Nh0HHGH2H|?-XtXpy?gxgsI26D<}5uH5#Ab)fIS%n|(us7Pz__j1Y
z(Rds`D*eDK@=e-VaL3d+QH<jvfFA<nxM8t*j08EZRUk(oU@DNq^q*gT#hl+^O~9nS
zYmT3I;X|AL0+{2>`&;bB2@|Ds(_jAk%KyGHaAwk=#dafr4xxJCLlgq)IP>+okZ<Nl
z+duVV+s8xzbs)NeI$l7YE#pj{yVo!84b&kYA_;Y13{ec}7@g)%C(>c&^#_{aPdjY*
zxNm@M>@B!)lO`=CN2J4_Hhj{gZ~E;L+g}3Kmj*onbl3+0=-7uoKsVa(hpC;^0q8*L
zhB<mSK*yMjocj=MG7bmm7%N2_i=_h{M`!l=2%>u_c7Tp!GID8^*@+_tbd1mJMZIJ+
zTM2X=o1Vd5hqn5?n*~zB2+FaX6SK~{#J<$J%mm_LeJ|^RiCM;TKY6|k8WwtJn)Yb=
z6b@8eE`nI2AvqZ9>t*vbK_flTjC@kU9Pp=-GXL<)+^I7S18T0v^TIoeqzIa(QA@%|
zyPx$T<IIl7sfov#tu7&mypBLQgpu4>zl2n8I#OLK3Y2386o7IxlFk&_s3CF3$wjn!
z9N1Kh#2rX;N+FJbG4ncK^>se_hYG&tI$!N|KKg0Oal+}Z$05&`gE}Gf-zIn&lm6EP
zFH@%fPlBIyop1JaKKf}`cH+~|stFh}oPHL@3GZ029$+OTtBgQP8LEoF%YFt{*e%fo
zc(?Ec;h5{3&n>+*IXY}p{~BOrjk>bP33?aUXGN|-TyAfGh|UbW?8EU}Cg$2u`4Jqr
zWS2n1-H0T6*jQBI@d6PqBB4Zph`*tr1Kddot{i7%C*}%ZU9HzMtU|no`3umH3iXIe
zZyG4YtXI05(9rZd?<9R9!u04LqoU+zxri3?dx410py#A5HRXA^C%wNz?{Qs0`Mu?R
z2u*N%CwkuUUYH;du|2JGK;TMTLpQi{nLfPCMB6|V;n-b!frz1+9;z~?cRzf%^^Hno
zjE7#0!)SCH{CYjNLho%|pmbRWy0|GLF(9HB4EVPpF7InsK*S@^O9Y5`6MC!%rk8_*
zjy!=xJ%4|MULrsQ=V&?g+!YX!2|d2CyzX@f^!v61dQQ*Q6%cU=^qg{_i3vyE3q)M0
z<&S*@9rb`OjM*D}VdUu1!;6I5Grn*<>JBc3FZApUrZyHku=s*NDa6icqWbld-m?Ew
zkOrsxd^(HO)7=jLfkPg|%>F|bd2psq#8#+_O`YJr=KHe9+^{JX2M~r}t@pqXJupNM
z43WTui+{JN6X=>^QzusRzz}g5A`fpo`FrO8!4TbF#)dCu+XhTv`24=N!1%w{Vcvur
zgb1TB1R>Ov2`&{Dl1qi{FvU_~aS-B%a)yNiLOiX55dUXN5aJ8$kVFsy-|K)Oo(fjB
z8?EO0A}mOCgj&q1IpuO+q;g%BvC+JVKm^0<5q^3X;kP0Dzq<&33*qnYCOk4SGUBYl
zA7int@e{K4n42RDN(;^^{9uO#0Kkq<b1;i6<0@1qDodRcwf~=N8BvVTzj3iyA+7({
z#jXE!KL{n+!uD_50kh)K4{zZgZ2Wy+2%Tp)^-l`<?6lIYw*Tl^w&_^)5lFNCnFWis
zAS(yYtS=g+H0!U>%=%+s*6%OO`Y_eod8eLw>S>@&>2_L{?Jt1LOoQN{%~Oz_R<|HL
ze!x18Kj%6#-*XwLF`D_Fah!Pyu+`rSmL_h;e1EhQ&7nw}r*KSWpAR8gNwH(TAD5BK
z-|?Gp#LV}{X7-{UFCxwN6VfyIyuJ;=-kI-<L=1Uiavc_NTC|6G3NR@M(@o?c8u7&@
zIWHo&FxD55GUxDTgTx#SD=^%XFxX?Fm!Z}1P?s@YhSreWCgPq%!erb|>eZ6`90z9{
zkV?Bt4T(F>Z5<?OO5HJYcZ}0x=0^1vp>ZEbGxr{rGt%!OTRTnRsid&h9r)#pZse8F
zP@MS#yEAhWyy1BK@ruq>l=_t4t0;)e?TtA+(Q)~_VW^xg&Ee0$9ynaSI9>Vin!`Us
zLW!8e3t_t(;7Um{_#utQKkg<cXb#^D8zCpKc%9cAz7-8rZy_{u(w&GykKT%xM<V9%
z>!IhEAw@#!wA_>4P0(AfD=5FWyhG4bAM8ZWYYu-4dWnq7AB?s*vy=3$giJT9o(DZN
zJ9LX(kITOTdXD)ORVf_JrT62&t#6bPObUWtjl*bk8~l1be+E6DE>ODLJ$hflZ2ny>
z9mnf658r}9+=f7wqbqax_>9EN;ftW>n320OhcAU*BIfXQ&~xg!D|7e;=p|wf{}g)8
z{czeL^Xna#p8}J!Qw}s8;mCW<;aSjg^2hHdI_i1H<@bZ$K*(9o45uT-xcu_+y|SB+
zsTh-}-TY^`C|t~L-ZL)$pxDhtrRyjCd8M_S4K*(Ncvq|!fSjukovlT-G41Cvjc2o2
zr}12cXrsonn<6IXIIcqU1BU_SDnyUF_$0A+o+IKaL^~Zu=%*O(y7;j1nTrpIu?~)i
zs}N<Oa4cU1P6y69KI%|jWXL@%f7Cvi!-tO=aRANXsOBDPc#k!_#~S{hXboo{E63zt
z(X)<_wvJFQyx9(@HJlaSErTB4!?wMm;k0Fo78Wgt&TBHvfbT5`{r7b=ic6b$;2#L4
zIeat**57J|vq}er&Kw2*%cgy)otYD}ls_*v)lio5KYK0Z4+~4V@x_A|ZsA9aQMw-E
z@tfcJWm2!5`6n6ur<}B;((M1Olgt5^owTZQVQ&k5OZjd1ZRIx#`W8&b*!$kbV64<T
z{iJ18NvlUSF0V2MJSE~St(viVS!31ep^eL`%>JuRip#Ht{IX8uFGBu&2f0y@TwwH{
zane$xe-zX2f5A!1DmVAupXr}cc=L`FV|~)P^yGG<WaAvx!s(Tp^Csk<l0U8RvmIue
zuio17kv8H!&wL0sgC9@wY~3Tgdt6oMLX5b-iOULM#Qll88*v}-pWp98jJVGV1Uce<
z@p+5S!-)IF^Rn&v)8CZRO@DcG(4&I_joY8G=VQRV(3CO^xQA4%EJV}1k7;1QJ!1b$
z2Hf)jk%svzP+J`a+y}Ba;65wuut9?=V49y_D7bOQ9XE>{2i#|+Nv=Rz?0sp_iw(Hv
znjPx-wh~@^uFDAn?sdY>?Dq4`Z)(T!2dACH-3`2-lNfH#6)dD<6vtjaCX)RlNGIcP
z?Db=%Xf;Key&l8uLx^|-#g4rm!|i_wo+-ra^%!nXJ^n_B4Yy~9BCQns&70`DLj9rZ
zIOdtd?R}Tpms#J&fctZ;8?(-r1MYuX2Cc8pi2Gs4Dh%{_q+*D&aY2NXMd)J0{Rt=p
zhS`&3LKCa_kT4RYPBoCyOrTZ}lA$y8P~x&!L5PH*ZYQIP@$^Fx2pj$qQVysFd_dxk
zLy$q{tD3|eNb?oj4bTP>D#)`;ZdS+S4k`2g&rllLyxG7>+3-n!LJHI0Z%9!GZz=vS
zivLvc0ah@=`7ltQ^Y+Md&@p*&1Hg;s0-hEphF7ZaTbK@>=sQSL4dX7AehDcK{6vH%
zUkBcYonemU-mz^t-Ism~9UUYtN_OC_`=SnEv7~{5s{_$m&pH)30fp#mH;BCywd{3X
ztNnK5eIO36D}_Lh{#O)qfL958xks-LOp*2SCcCt~R_t@pZsdAxE;VDCN{{tQ_Z_q=
z{mwf{pNKF$f4@L`^NASp<oLaV*k6L4leVUAEcc|h6MB#73d-*-@6~96+dI+omiJ_s
zq}l4d&byipt>?47O5m@=fhvo+FQDgGYvC1+eIyNLx?T_s)6qj!3P-*Bap1N$N(n5<
z(5rD6jc$Wq&-Uri)9;6)$~w^XZo@?rvD#0875g^C<$XmJ3CH}sk3&!I576tZ{e1;J
zy}Y`$J4d7@Upr|?Oiz#2?nJEiM?uf2zpkwI$3pL9bv>QD?#bT<=s7(b9u?tOUa!@j
ztMgFKdO;Htj=a}u|Cp9PG})M**rR=M!;&Rp4f6!{XdgLzR7IlJ_|>eD9&7ykWe0b6
z08#1sNpH}!#<Syy%Rb(9hNjFPvP~{N&A3qG+1xJCcv|DXqw##q+BBZl_`6+vrty%A
zPcoiy@u@EOm3sob?FtVYAG!E|@lO}uJ2n&LRLHw+jjvtR*tooDrF+Hy*pqSyulCQ6
zDW@EG*-We{nmD6&T2bXum4gQtRW4uJ*sx?#Q_-B!Lr0ViEgw3peArPZ4IfstczILN
z#G2`bw)6RjVddSo!tbGadkpYB2KYnE0M9l2Eu$J|vwN#A{A*V7_dbXJl6Cx@?kHw^
zzp=;muG!vyh4+~Jq0+sP=-zuQEOT0&@9jIl`Ot*fJ+^xP3&^9rYMC;_3p0CCa%|Q9
zyM?7ZIlgNDMzv~x*@M>yi`(t~{U-$4gY{GETk2oHzR63mKl0{ajwXqRb>>@G`2Tj;
zrP&i~#7Hh!SorrHWtxRKXg-0=$qyc$t-EldtL}Q;`W9H2hr+=8>|%2$4a`3KX%6bf
zdi96dfk0qTUl^9n>`O~d=U?c&Q12rjwpYQd9FvjfV)c&Bp7>D1kq?J_BmOQ&f@fbE
zT65&X$)QsQf5Be|ma&BA?)5F2q1M|Nq;*AW4bsMZBWfyUV}8d-gAv&h7G^Uo5{dKz
zyNVX(I42jccfxkh<vHWUd-=^=)UIiA@PumK-7-CUOSE5_H@_Vn#~)0#KNs0_eLI<p
zw4H*fA2@5?l2ursesMU1kApcg&^UPo7NS2bJ@ZcT)k&JQIhvaND1<|Bzz8i@tUo<9
zgEAU7_HN)ee=0hTIhmNX<`U~t6H}p|`$-x2E^WsZP*AJ2FgKOMhL)EZe!Pw_6ZXjI
zWkw)1X?n65#=_>AzC5$H*~c!lhM3%D6U%dAy>q5-`OKgdveHaxgvVPD4fX=@vy?w~
z;SZ8BZ(a-WOvqr*CDAKg{+=xqfwM^5fk}SD4vtMfI(<y~`!mv~MJ)X44tQm#7N1<4
zeQ#G~Pwr|}cK=W`TJ7q`rcUUE%0c@Gj_8;xY5T*E@@*(Y%)Sbv%6i2=Nebh{tE4c#
zyrbxsit^_T!#O8_;TfdhH&BkYNm~x>r?)Hp!$@%$20>ePcCKd20GhTsTLDC`V@C%m
zA0*?cs1R7G_<NGZ({t37MNUv*5Pj{8r=1Nc_8L#0L*D!0@VZh6aED^<T@-XcjEj59
z;nnrRun3(Z?{HiRzHuJCC>qHdE)B^{Q+ljdx=J)E{mwf{pNKI1y0=14cGMzT%<nax
z-U&S?ZK)~G%RT9RA9`DL1?Bgaw*ig(%}(^Z<vk8fl}+C3yvEbHupmzLDuKTe2dXUQ
z?t)$f9P6Vi<LSei9*QI!p7##M)90bbZqDnrL7-<l7Z+RXRRX`=qjx^^?&(C&YfL;G
z4^AWWSPo=CIOgwt9Qt){gkC=x>^gr1POq28p~v`4FGp#T_Zm;1fnL4}*GT~`s;BoR
z^qhL`%6R%A^!OI>I&XQWA~C)ZnZK@#r}fZt%E4Zaj=a}+8ik&dKYk0)Q7_i5ay2>K
zb~+jx`UoSbJXeeuA-GY)%cZAi&ntjTk`)mf$y~xa)w9C*fnH&JFIE7VjTR7pdJeP|
zHD@oas97E>YPPEf<(TI`u^B5zE9?I`45*EMg1f#rjytbnhp(8kjlRYa8V_{A7z3W7
zsW=XR)m5(8xWCs18CGtn5%Snys(iG=a7Fr2I#WJI=Z2Lz9G9vuA7*$KsxObF%7n^?
z>)I6#qZYm&HY&E|>e59^7c`#Z>Q?Y$U>^*$l~WFcfmYm!9s_NUf%ecc&~m|Y%b1CC
zkAe24y<D_hn1^H!EC)v~>{%%!zEa32y!Mm<%k0kB$=w^UWR>sjE5P}d<*?`|%s7VS
z_q~m`ve!PVRuJ*uY1(HkZ&(O}pZ^&%@QmsIrI`T>Zg~YpL~j%emS-R%VAO);3=|8A
zJSv7qXUK&_K9a+uGwQfY<4WUhGviaUpd`a%1I}21P$YGg70Jx(Wqgc<MAD6H<H860
zzHsGT!Sr_HJHC>Js?lOM)?*9Y+*yTx*<lwKPw=-}ZN>wmo1ey*;=k|kEZ}jZ`VQe&
z44(MAc-rWkK=)+!MGsL5yX4i2%`$2Ay<9Bikrc?S{v?z%dX8<6SQHGTTG?l>TpA2y
zpB*@N=~-CE<7}~xM>5y(;5MX=^|op77u9Cw&i<B>WZT9TB*{c=``)sgBl;d!dOT9H
zv(KLOc5>+4!iCjl_ReDLqUy7a-{)uBY0xz7|IPQO=KRfn4u&6pBRO<I?U-t_DB<)<
z5=gHN6=oU#U=?-Wy4<ZTsMWrz-uAzD7?kT**aE}4@Q!ER^Dm@S?HDZ$+S|s6E^B7f
z@`bAwtgKtHvZ-O&X+xui{peTMyz8&gtldY^*lm~O!@O<h`7FO_Z?V(-$tiw212^u;
z^I_Xgf!Ma6wh#B&(0c0p5bje_me76BPP5Mo?O8n})$g~{d?wO*=KOR!8EdJ?JzrzC
z@h9S4%YL?v??czZFMP-G_pqJxG_tAR2g5AWY~$1qD%*H@a+qDwXo{qDd{|1_o#3LB
zX!h~psoAuxT?TP%<n_qZ49f1Kta09gGZrnJBQ5Tule2a~xD`ieH8l9V7vUI+BZb3F
zQl7&pl@``laD>iQIwfF+;7HlR(-S<sfD<&HQX2eaQ-s5l%DdEgQt5CIF)h>`QrSBr
zKJB)SW0iSVZ<)7;#aptJ)eTvm$of4PE3k{jTdHs|SoMoYnQ{18B{3I-&u7fMIU=kk
z$AIJ7Dx}nwA@IZ;_0{-qDqu&~SP(oiRIIJeBrrJJNhz+?Q36w$xSF<EEpI*>2r^R-
zA{_HwghQ9T1^(;#dQbm7vUYY;!^%Z<c$`-ct818N*q_^d2V#Yh#%iqgZU4<qO@A6n
zY4Y*2zpzsyd{QFd4f`uQIfa~Iyo}@PS;p{AWKI1t4vrppr1^93R$AR;BRINZ6q&TT
zTKJEf+AjPv;IFCW*1ibw077Uy9tmNi6u(gp^PWPAy19*SMhCzsQ~;EyJR*T1yA;4s
zO8R(omw^FdpWyTkAW{(mlR8KpXerzwWLktVA|A*IU86_BGNz6|8R-#*c?-|bHu!Zk
z>S)v$c`-^Kv`+C{*Mag26}?o^?<)FzMFn^Ry(gJ2th?-MiB|nu@qbi2jm`}Jr{eKr
zOz;BLf<AW#XE@DEj4x&pfagax(XPpga+Ear8H(1BLhlq(d;v!lU8-o4q8E@N-sOs3
zqv-XDimxH0b31vYbDyF=QuI+p1^NbS`pql{dY9W(dDx3vIPf-t=3St!7b61#IEZgK
zHfrb5V`t|$M~C0?to{Q(b>SXf2^IdRqI_eL=VL`GZZMvc?~u=kH>9l|Jt8$->3h>j
zW`&}JqQs!67*RXyig}}YlcE~>fQImH8>lFV%Z+exaR$kYUjmMVddn#EI9y8II2mvU
zbSB_HmSE464#n@VA@SR|+sAd1o)-lig#I-V6z~K<76a7vbW#pRzf2SKu<T$5=S9V~
zqcQX0_PS{hP|SL#OF{+cEzn8&M1<+lPlTR)RfuRYf1O9K7J3f)A~ofCxkvA0=#}di
zP|Du&UV%2SsS`bKc@M|KxV00#wVvy~i-yLsdEJ!|pvq#d0ymxao%O-52s-qi9i~uJ
zLCJZd@wf;_z58*X4K+%MVa$bIjl*bk8~l2<w?OajTDar&miL|vIb^^Icc@qI8Z_e9
zoIs6khhM+$B78^6Q5>2Qyk3;;96X@)h{$^B3RV1{oWxMYe?X7*#q{{1q9dP%Yv}p&
z<tBzI7C{eHDAHpeLdW#v<UPTPQyKJ5j<YeJx4f4_Z!|)gKlV*@OwX(L4D`w%ryi<O
zxX$!Gfu7S|oacmk-YFg-R0ict508Lw<h>{*tSLqj<kZ6>B^>p<3o{Lao>MOjrz4HO
zrmzNR0%+#Q;iD5qGn;wAo|zy$GeJZ%kSDIo^pJ}`<Yt1%WoY*|CK<;XcaKT#2i$R_
z>xnn^1!x>OYSIA#8o3y8575{HH1+_E2Vp6ueY3(ZSh}KNMco25eGGPWvzd1I?g5Qr
z5poGM&hG&l<3QtEcwHVKE1jtFeE=H8j1Rw$Ye#rt#$*RB1eS<>2a+XR_^^Zv<8wsr
zlB+2l3Nu204XPO-0vr4n%n124>e({R;JN#l-R|Hw*M~uD)uH)bi0sgt53&#22Aqnj
zb{v0QdFF#4Wy6JeQQw&l0?dogMQlC@5U<<GyXJ!c?;<oc1V?N>2=Fe-XsOvdD2cx-
z9mkyP)qD{C$UUIg5r1v>%m~46?rp3H*oN3TNY^X+Bq?lAuad%+^p2umD*8_qz8_|U
zu;J1P>nqGSjzz+G(dg~o(V-RM;Mk-^g}~@0Y|gOPtyWhSIYEU%)H5Rlb-)=RiP(Zq
zL!)A2@;de~w6Qt1;N#Kg^gB<R5*_WO)N|bTpqGd(_#WsvX*+RAm*ddWyB~U68Q^hj
zqq^Ri=z@Ra(IM-#c}_=DO=L#MLbUv;ouqdqWT>*3yBB(n?W`+X@DrLIiX<FuZ1>~P
zZNb~2mxwL65Eol4lX0E5gVXEf66oFI(vXbTMtKw-oJIukz9I|4F@Nvl(9^pWdi`Xu
z>--fsy<RxegYlUj%(%jl_u6iM4!wL8t`qN!kUv7tsb}35?6uu~4n4k2yv|$RnMlm(
z*}Af|a;Aq<4)$_%<h{1mM(8>D<JSNk_2M?vQ8b|zm5;0_A5l?WF>-e^Ldr&rDiUtb
zGeSneUJTbWBjn(&rn46_LT2Ii#GjszcbzV7m^^V^oikm0n$fKBY(E!kJlEB^UgP<^
z-Kg<4p0n?{_)OQfAU3eKZLaVv<0TiLZT!~7ry3u)_!Q5&I$<LvUO4n(0VB`F_caD-
zJQ35;9-b&EMeOko#0(KGF}lBvv0ujtBF;Xu7!|VuBW<-#XWy*2Rbvi_6&JUq$B5fw
z#67f(xU=yoV;Lvni~&mi5YC`*36JmpPhZYQEch&KxC?r0xN#fqSTrN~lWBi1=F|Np
zw%M>dETR8L3Oy_OI5S4>j?WnRsTugG>3><w7~yjI8^m(@8Dcs8U(4n6WAjCx)aQ$Q
z>Ygw11Mhs19|(J}Ghd`NK3^nk<QffC!J^=tZ4X%1u6}*3tO+TVrf*kCrY|(1Po*!A
zUHM2b*lt|UnIr?nOp+rD))s!g<9@75?`w}%S?5ZrHgm)(vJCwH3WXNWIe(@Z)^~Xl
zBmH=ytL}Qupl?{lAUS#DDEH)%B1|6f2hM%>@0dOkk<&*4=V9W=1@`LxNp`SwYsj|!
zM?PYkB_(sNN)D}zJXLKDai)2E6q`2kCoyfL-{<<Yk;kgdp$Sa$5CbB`h@yQk8Gjw7
zdGIq&&hl8mPoI68<?*ffERT=0Sswqy6b?1ZW0#uc@qg!WmPfLjw(*IYws8@rZ3HoG
zBadq#WexC~sbWc^mGOt%O8AY@#Uf4dC5^iOkn45^{${n4I157mc!U8vA{#$~sUDlO
z5lm%oK*O*zX(JTA8{9%l+><sALkhxd;w)+eBQ|9ZLbb!B4YWjK2LeK8!NW&v2#&Eh
zQhvnKHk?u!{tk}NDy1_N46~B*L!N%j(@$}t8;B#(#rHW-*KsVYce=&mJxsUARwk`X
zWeUMquZhgo0X3cT%>mQ7n07H!`in?efZa{I2ny50456_;N=j|Fqwzvbxu61ONpz(r
zCSObvdUHtJ=}{sRsqUBv?-13s9ejs^<vrKuT=1vq*YYiy{uXkkrd*6#JwnX5c-YtX
zaEt+OtR7|9kN8r;&q2kRaPg=wC7rEYPPlm7mz+XQw)(GS0mH8%clvw_S`A|JEyy_Y
zEp`gOoNsZIC{)jU3uh^^j`J;^W;NoY;#ozxTn71ZihfJcd5X3wJ@#+Jf?g(tE%`OY
zzoYo~6wjf;4Bw^rbfyEItLriTK*e)r4Ed3ycn?fcl*SqICn!3T6nftzg)MZkqGu@D
zsAwCn2OIJx(loV7JFd$KarpHFw;G!KkkVf@lm~EhHVs1WO&lE>V-F7G^xwP^^8bjU
z;(mb_j{&H-FA+l+=k#e1Pb&RiD*A?^yVLi|gRD=q2T@|sbjHUCuNl`gh!Nm94dNT5
zc;|Q>!#i_GUVPI!Vbn`>8U)({vee}?h)-~{XYnE)*B87lu0pR@!o)nT6uhn%g`IwY
zM~7^=NAGIreN#3xm$nxQdKYbZynX?tJx!&@dZ+7;XFzX(PSPhLOpksx^kfGvqQ(4m
z9=-FRhi22kE%)eM3O%+Nuk)6-9*@EjJtHcDx4eXw_~d!rS_pLUWVA7s&Fij&096)q
z*Fg`>UOdxy%!T7u!_7E!y*r^-1R3kiDL3`*$AR142qN6G(9`SLk#B=X&tDEM`h^py
zQEz#}8HVvYE!^>X^*)3i-&|g|9RmHj&*B+NWE#Y;@C-74EN@p(+DmwlOS~5a{}m3s
z{yv5t>x=2>(3clV`x1JIKxsL^<DC1}8)?!p{W26*FK>V7oh(A#r`N&i`CAJ;e&#ZN
z$bxW8&#U(c^vWQop3_ZrruQ!N@{}GPW#Opjod&TBdXzIgz76Qed!e}`z+^>`QxA`n
zaMbfogE$;|PQ5Ukj+FaT4;v#eIeFR>hF4xzHoQWp?is_oq(odNhT#?R7WAy@_BC47
z&E0)}yla)XVe&)_?|c`ZW?Z51Y(Q6QJTbgmHJ%UB9U9NQF&=R7na0yDKFPId5La#E
zW9B%n+V&@h0p+S~U%B{zk)%E2+^ITG<I%$z{XIN4>v9|)j|t!@nu&K^w=uh_h9xT(
zalH-iZW>K>3l}YDfCXof*nejK!*>U5E`@{1EuOb<VQfLS#Y<N$i7~4h7B-xvK7!rl
zHuh!iMMcG^?xS`I-<Tc%uLr<8v;e$$_yDlPGRfwl1mJaiBKK}Jr2RGz!`(&2cIJ56
z-vj2w!MqK4HOe1>-2?MF-fd;+?@;^uFf}8F;mOUhgK<z#tqzwI-^ODh3gmA$1EfA0
z<^8|yu!(jGO-HGzJe$)EtDlj|H95>>tCr51*SG=#E4<S*8!MMDTD+L7FZ^q;wJY(K
z2NyKbxFj5*!p&wlyWb$einZn*GQ++59U*wJyxboI0+<%xHRPvq*N`-6Nz&@5VcCk6
z^Oh|TUlGP<ru~;b{$k^khuXIIFia}XxILP)KCNnAG<p4LEyb&M{q6sDWw++EJ!VYE
zGY*TiX16tC-|mxs_ZZN@%=M22!|OxWCw<3vL)wj5t)Vt!^+iTrTV#VBO{wP&+BJn=
z?#OG6tTzrfiZM2FfUnIKTIsF6w)BnH8W-iIZ+Zu-R`_ndw<>+pB4bGJ&BmgtA-%2Z
zlQ)^yhc^M@*zx1H!kbdAH%g8EfouJ(W*Zj2YPH+UsL{r}jS+}tur)yW21<&B#Ao<p
zl0ib^H?R(#(kT~`fMK>B7q#0aL}e<b5fo`MHAfat&5^`Yb0qQ9nnm7l7C8yZGg5OT
zGPTrJe@qfj&C!vm<)Wlpk(${SDKk;ttx<bJq}*N~*swhsDG#joZ+H>ZzuwyLvuFm+
zk#cLjepUQBY*SYgxxj<hCR28<n9(Nnb47T-NNJl;n9^#rPk*-<d#eXF`rGW%w3~-a
znA)C+`VZcix<20+X~gdV?nD7|W*}$D1<YAmG`WB|O9y4nl10vv3!I$A>(|Lks<?J)
ztI;O!fK%H}-kiM3ygjoccx&p0eprW!ttZoL&hxb<wI$UjwN1ovF^=bPM9Pv{vrv{S
zl;xp6hBhVL?7JoHR<zrsXgkl%=^fjyg;r^;?zH8W`fg6XCER8V?B5=~_50B+QMNI&
zwISLld`9b_Xql85MWR*7S~XRze;kceycdm()LZ7-!q>4fV`f|0#*7K!_EE56j)@*y
zFfe*#fv$B{;io%%ZJ`axtJmS#V@Z7|ol%g~YN2#i>vwmsTsduP3m*#}(|&o<wdpDC
z!=rZnifCp1kD?dXe;R$ZK2i}Wt3f*Jf`i+KMXma#=%o4wq8HVF5`CtAm=PHkDa(%f
z>T40>I>dN|F(AuADqfjaFV|q&(+XcfNybd@i_|L$jDl%+;(KrT=t=%8@|%Xe+A`$-
z`|S286=!RU@a}Plz{9p>-0cHQ{A$#E&f+Kmzuo>GHWsoie@Y;u?g!&%*w#^V;13O|
zumk?ZfpaFW4*k@y&DmpZ>!rg^eK)lBxW~S6rrdX^WZSTlS1lR0`HCNe4j+DsZEl=3
z?(f+z@-OF{Yijs+_3W~_*}vpp&N-X@A|=pK5=Uq8%m4M}@e_}qc-rAB^Dcbo!iUx_
z44q;>wRXb9P^$fm5k1^C9~u+ap@z^o%U(8NqMdchx>@g(CGl_0+o2z?wg0{b5sU0g
z&4zY6_}-S8x2P;{D_Igsx6S@f+vaiq$SKY3mo*@MPHIjon_K>^g-3)|*x$rzngRRp
z(p=l$)Rg%K<)QNz9$}lq|FK{vt})-<guL1B8RPE~v+vCQIrCrZ)hzSCy_lwaYOkLD
zrX#6swO98#-QgIvJ1*2v+Zyr(%!<u+V9cCe&7n0@K1~jNxMuK|x8hb?##y+@K=8UV
zB22^gJHGcFctm@tEgn8BHu>&pKiVEmT4;gx=T@3OyR?r#)3);b{UcaCGEichTshL3
z<xe`?A1?Cyi?I_^X3o$)V|)3NY;!_>YHDhD^ytxJd!?kLgvY^?PY)%7OAkA2@X+DI
zM{*_0wY_n-hcL=FgnYP^FY9e*9X=o@CuaaI_V+ctac74>Jvi5&R3a~znThcaj8_s?
z?($x}21DnY>Gt6mAW`m53QK{RH<+nx!lm9b3J?ogsYtpQ!qwPQihe4r#t4j<yc0ik
z^6WqXl#2akFEQ+5J8DRMj&*C;MaSE+Uq8oaLvb8UlXlWe$Z&^`8Qgcn{M-ukmVFBp
z88KLEn18bd4SE~=7#zXI+NK4D`Gu8}w-YSwQfh3*mk|9L?9V9D24{R_W%eOLlZqo*
zeUF*{u(Eqod4v$EZ#MIvR(2nzdR1JtauxP^`adf>pW1f_`RX#m++}6wQt}renU87T
zc6JV<rlV-d)VR>j%I4?fSPB*hL9aXtE~H@I0*WrOvvMg)2SSkSd`OxX+nIUH@R^i0
z80IB*W+wS3$giB&Sh)<FYh7aJh*G@-VaOSCa*16~Le1pmt5#0JDjH{SO=9ZyFQfQ#
zCeXMVQ#QYC%j{>Ph9N=4f7|XOig<#Q45y^1ghjlB5=LrKCE6eah|^-r68%C55T(WL
zo6qw6lL8bGk=Cgqmg7mL2+`Kry@l5GN`#2(?88bJ@wX7|-Efv-Mo^CJ#WS2`zTMy2
z!+;i8=>-S|v!5{d11J%Oc9;nd?!cBA$i8h{@P$DS%i<l`LR`r-W|B-6-dQAXp*`8g
z`Ymhefe$LPNSK0<LmG23iE5G=IJh7w>0BI0nIwp)6qDwO)Mk>%{H%{cBj#jcHSzq+
z*7CDi%g<~rKbwif#hgr{mW0ST@<76i#U1UjOxQH$Xz90U>Ca*MkK#ai+t$+a1rF$w
zR3I^Iv_`^oA$5`_j-zVn-dL^%La3@{YP@QywW^sKubS#ST;OpWsIjS}@(MGZE1V8b
zKE%k^^=s*o;j^9a>)|Ps;a9GuXAKVIkVLAU<fz__$Kz!js3MX{yxHQs3_b`+>Jd$z
zmxy#`k}#dPyAR&aaUe%6Yw3}ebDk%Q)K4P$1`c_?7Cxa%&n-gCGu}H=OwVW>@_dUU
zrsq_V8=hrusypVU9`Ux~z*@H?EEq0!_gZ>}APLAx?vu&hy_TLQq@1LWxB}1j;y}A6
zahEq2$xfD6AmKBDdo_U+m*NFT*kmXseO`)5+)1%D$eU6FpK!cSRFvnpMa*gvcTBcv
zUIv%=FH(2tY6RYm1C5j<8(Bjo+_sh;SqU{Hj3ngH5pE66GTuxr-X<;HOfBA~SPO4O
zJe62$Ot=L#{x%L&A_)fc!tuNY2V11d0mafi3bju}j5#DVA_mV_ix?-7xC{Cm)Yx87
z4JVM!#UamZE|ikG<IIPKEMzqahi)K?B+Mr2<I%PBu&yAFS6Q{zZXOlwW~)%CCUIY4
zVeAsMPCa5EU_7Z>Cn;Qj4e&XUP%Vi&p~Xn(T9LsyB&w+Oq)Y;}7*A<7Q+iQKN!%%Q
zwq9>)*qD|zEX59v&I9BQCdXj{a<j*7F5#P!g#~+4Ff1Xh!&<)D^1VJR--|cp?icC}
zd6wVB+ted*t;72&>Wbrj_=Q1wlcMdUcn`lrir2z>ivOG9|E~BDD;VJ%A3*&Q#Sc)t
zST`5pVtrqPPgmg>$S(93DZWAR92Cs-&QpAg;;&RZO`Z(DS@Hj^`1=(9q~f<J{uRal
zO7Xu}{JV<(Lh=7ld>Czj>6a=xkQDi@P&_{)$xl`M35w_RcgEwh#PBl|zg+R>E52Fr
zS1EqI;%`&@X2t(V@sB9}dBy)+@prQR@fH6)QhX=fqwdS$q&To}F31+pPCxLez^|>&
zcHz_?0Y`^lVr(7<ejQ-Z0MiVCTyp^0#p=o;C&&Rrv0QT?+JoRj_*Q(JG=dj^;<qcF
z4V&R_D*k=Nf24SH2O^vU;21w!@qHA}hRpaw6hB(=9Lz<14o+kE9L3L9d{pr(6@RYc
zFH<}lw8*dGw=4cN#s5a}e^mUR6#u#6*<cyJ9=Dm-kCK9KQao%#g1<=dEsDQZ@okDf
z0(HvxBNQF4XcZ~aJ3-MJMe9}gV#Qyk_$w8UYIV60E-ua>`)EyZM?JnyypF$Ak=2;H
z13D9MFfOtu94QC+=;^(UNW3Rr*B1g^JQ}a_BlU<XLa9e@5$wMMyorG?_vl>#y+wM4
zRUGd?u#eD5uoLsTX%JA%_D**dDnNfCoup4hm>&JNcrZ|um~;Gf9=+c|&lxBdQ-)``
zM~}N*eyCqSDSONN8?>D}JJIu&cP(xZyCkpUmyaI(M0_b$dzHXni33#@bGJc{_nk?i
zyAUpj^UXMPy)Doi2pRRzKMO~_`*Gm5H%bX!fY6J5PdY--Z8-G&9f47ChdVb%(_??5
z>s1%XL1~(b@V<_-p1;BPDE&1eGJno}VgA@p>FL=;20(<4j=vc6^oBx@@tIx@4m$FD
zLF?&N6eTu*uLgQfJ)`KtF+J}9zWGIo4d8nMdiZb>`NN|k9Mkg-xO=rIUJkx}=&0u%
zaQB;{c>dT|&{5Aj;O<XFz-v@JGn|eT<LyQc7vtyTY0u;BMk@V1kGC7cP6Rg75k?Wn
zK%9|*p7C~Hqw#hNabIvxl>2zsxsDf<<LxeV@o8fCeOweYu8T9!Pc}AdJfF+&X}paA
ztB<(&OyfBhpCo3ZIU<hF`(K9v<@mclyZ96_-NF%Z{2iC%avayl;8%>}Z0un$SmXIr
zj{#57wde{D?D)EQD^_xs7(fd9eT|IxcBlz%qPicJFRs|*z&cf6V_!zsjj9-SfJfKG
zZcEP)yPhF-ht?3g#rVXr#P1)odx+@2W{r%FDBss$h+V83FyxvUulRb#*~Q1%y^L3+
zPrODC;5fVZEjX})?P7bfE<~yPJJn#jACh^y!(cnL;)d@c1ZP#@l$y=69C(-AM6ZLF
zV&GlQ>!v>NF6Xyk;{)$<oq>1X7X$BdF$_<PyW1}Ic+JJf0S4vmwCv06tX@J_gg!1t
z<xyD-%KJ*J;gKsBalXj5uW^(`==);GUTz1IS8RYDE@E6}+5aO4=v}=fNes|?3`6r$
ztImm<>({i55d-v+H#8aR^41k5t)CeDhSA)|ZZ!rOJ05#$3kExdTek#LTYWbMzGGZ(
z-4I;w!yvs$Mp|3a2D>GtxjBDbJ_qTgwI;2H!Jyc<iQyOq)|Rrd#<(=kZ1cCKV(?R0
zdnyKm8Kp^e`E}=4j_7R+xUcT)$`^ZE#mCM4=G=2C=jB<YL+Vbe{A+LDfN$5`Qn#k^
z>fXNMhPfwJ{;qeR)K}-fK3EngJ*+M`d`Mkz<bzfITh>&bR`pbG|E;H0{;YRR;f@{t
zR=XtJW^F2&P|^NOQu<E+Mx!*d&cA7Mz8{1C^6PHOHxB<x-4F6-RaW#qw{l(HgkY$(
zxSd+rNZml%L+T!^8gKY-J-c#o)#oZ@tF%|0|HjOM!|M7L45>S^z<cEhg>UX)S+6yk
z^NiMyvaAPMC;8g9_Ijprt6h^CsSIq4G{2B#KF}hh+aR5m8mtU#nA(g1hXsMwAckTE
zG0?2`UEi&Nn~hD@Ef^3t(AaUyTfQ6d`xiCt!@x4uwy!1CUE6Ku25Zyi;Jo%fB=y>P
z(Ojed^t#h4t^QN$tN~Zot*Wf)?StQ^`~idp%L4;0s|%JfY+-OpyV3u+y6JVxD_`!-
zSj(zTY<c7&|1A{{IB}O%U86~sR=wDA-$h6Ry1_C>k7>-non#tSbxV=P4=?iHeB=Ym
zDzC-$DY-_I#M7u^8cJ_r;bS}OQtRga6H?kO3>aid*5w<>YjeKHYvE_8V;=^xP2(Wa
z*7gqdnb&+%K89fyqTRMHewVeF+;&#s13|mkIATJ(-49FFwD)iEH!o_L()`_)OPl}D
z@{{J^h+x?%7}|Di@Thj9-|y$z%?ny8o9}G7xcT=j&o=ing2RJlMrlEvzxmXb$<3Qu
zE@}Qv%X7_AnqTMZMC#SeH+YSj!k2cWO$xM^Pbg`znm6Y+V;ki!ccjOMxS7}k`6qa}
zqj!O$A;Wrzr|*-6+ruI_yD-A-XExBDYolloa)jH}YJ^)-AS_0>`OBVCBiu}maI1J@
z)-|DV1Ac6qf%D%B$RTdino3UZx3%=iGk+TDg@IqEVgTF*4rR;jH*WK^jh*?9ZyUF{
z{9FI^=FzpGGwf;%Aq$3b?W4+nBnOc#etF#H@n4lCh0>3F*lwEsX675?{$7^UZ|mao
zj;^(vdYzv6#_?@sNsJ#_0f{+srftrBgKPEpQ;Og9ue$lnU_kl;O;7zJG{wG(!{d&z
zKQT@lxMsN=<2J1+=f#q3q4dyTj&eKcip)2%U&>vbHGt=vrt-Y-)p2(ndt#^ndHCkA
z%`*I?Q4G229(g{#^4Jrneq?`>IijRvXlT*Yk3xYF)wX}(PLzV_osaY|I4)o<Es?nl
zRryy1R^HIx_MM%^A#(jrUlZv)C_X?guy*pT93t0y(74T%2G-Ub!(nl8p5eRaLk)}}
zhRWSJW_IsEp*2h~IrPSwBX6%Z|7h(TWMK$}ZQO)GTG?VF>l^cO-VB8Mp6^En`)&-J
zmo_Llbe{j*^x4%Ig|t`d+x>f?P9)YcUO=<84)#~7T42AE56(_Nq4?*AT-@jtpPb9l
zuwVgRr?DM1o`cOUHWKhbj0B8`k$_l%NQ?wD3kF0m>dwT-JZB(aW~9tE^Efu|@Lnn5
zKE?4<ai3nL+~&GE-99SM7Gv}V_sP%c1yNHW2JGeMWDa6@QwU6Pj#M`DkdWB_`VA`!
zizNATQd9g%DcHr@Z{K{uF(Tyk4k5Q)a6HEJU4=n^pJ05Ue`IXnV3-33`y+kfjtz$g
z=jSs6-^>=W0paji{1@jJQ^tIR!@3OF#&E^3jAP~v5tsi2LlNB>Yguy)F7GSPz$nMq
zph6Bd?4u1fgkKCo<X}UOAA=2hp(Z%gFc%%0X<i3=jrt-za6=8_O`=<0q_inHj+R+F
z=>|wTe48y+modx-tw5pd^P$by9CY{)1|7Z&UK@1yu$7TbGdhiRYS7^$5d9YHPbty{
z9X^Udha5S}d8n~LhmTv494a3rgwCMDA6t=JrrHu$6@w0+up)WXCRl?pdWQL=70ICB
zeIdY@!>1r%%zskAF^5lE=@EWikH@nwhU`6U$w7!jhs7Yor!6^TZw&=2RxL%Otrn(#
zAktS9$#IF>l&BZ#LXG3whS8POnoUt7FZK+Urek*4B;=^VXRKV2<GU!4V-jazaNo05
zW^dNTV-!1I?HB`|nMdi1lwy?QPpr&L@_o^~VmqJz#L5xXNU$t6^zkQFK?yZyQ|KP)
z_!Fyt8H2u!pwO2n5MSNfL4SiIWh<D?2uXbrp70kGYr)~aLGU|GkoHF~X@A8DE_597
z$<!7j`Ll3{)E<eYM%a?6Il<v65HK}I;7;v3Dz)>G5)oOE+RtODU9VDeg2Sw2rsfD-
zsdazEBpbVD#N-nDd2<gVCV_qnAPNZF#L>vqL0kH(71_lI$#zT|k`HPZBP6FHV;J2<
zayKfNqq|5S#Q`x13r{gLVva~176c<9D2L!E>3kucNwQTY7A0*LiOnQYiAA9ib22e8
zK2qjpww9Zz@!ZUIa$_2`vB>bq_+oHmK3EL$BjJ_ej>dGE_$()J42s&aHlF${rv4$?
zwvf|9$Q@&uNLCAPEeX?w)JZxU9*Pj_L1LxC4ZvB|%L(y%sn+V{gm}GFvtB;J^*FMN
zR9<1GN=uCP^N859UV;NLCX>F61H~rELt+$@zKR2*<w#@#G2r$EXugKSXPk6%MEIx>
zcSKA1nEH%a2&c~--U7)DBAoH*+lWJ+?*^6W(swV#;`}(Ml+*VN#p2A=nPXD<e&M+S
z2c@L$YqPr8SD|Di?!bje<Z2ukL`HI(@XjK6KzOT3*w;XT#2tGv0$CU|Z4%}mdL+y;
z?m7wk7ATOoV@DB4iPk*Niiu)lS*I!y8q5>129paR18_AGwn~IQsx{9!TJwB#Et@Aa
zs88a~2U{Em(V~J#+<^lTD6dpa;tu=>5;h#PC6YIB$aAKs?^z`782M0;$<6GTobyIO
za!iQM>E<<&(^qREe2Sx~(0$Dfdg++)1*ECAcH%6<x;fCd$e<<863h94KVk^k$clL@
z89I6_-?<q+o@|^lm(E*lShojqdci;ru3?#B-Jv*^J>oa);Mnw|)5oO0&z0lw>Ew}c
zs9>t!C`V8V3Hgi^j8nvWo1{FFVP+!jY<)~*&i)${ndOX$%<V8HGE|^le{TjzrVm9#
zt=z|^PKy-b`!v%tOcEb89tlgIHbT^fc=1|6IjoEW<K9Mnl0JwQO!}yzuPFK}Mc+~M
zJw>U@BcN!pqWu*erf7wtGZmes=yF9@DB7&(C5qmr^7T3?#)*7LiWl1dXYX48qo}U_
zXLoito6RQKY~Bz;2;q&GU_e08ga8sn-meNJ;pql>$*ZVHqE#EM)u4z81Vp7)E$xTa
zSJf)`*7^uqt&i5CwMhM}TJ5LS+WP<f?me?RI|&d}{M$AcX3jn5o_p?N?#xc+{_eRS
z3eS;2p5u(^8N&1SB;Q~7V&Th$A0_;B;b#iJO!$?;*9m`-@O*b=dDjSkgYY*A{|n*o
z7XA_8pAcT*IFbJ~;rS9ydxR>nzI+EK?_&Rg=Q<$r>B4stzK8Hbgg;UEal)%V+mT=4
zIgx*^q_33p?+H&>9qnH({Efo@MEG5#7+t>-x<}*+&j~q~U@?84(7y=%Q0TveCh>Yg
zk4u!)brQad&;deE5Lzab@IB`Hj?nLtqFr-^KTGI3p_dB1Lg>vLC&1tEXO>{mT{3?9
zlj1OpYoW={a|i#!j#_+CrGG{X`eQwR?N5742gQ9uVAK0p60Y7;LJ1Zn|AEkd3EfT#
zK->;eJPcJ$arZmrFESndq0&K-MYWnQal8s_J;9dFQ0f#2kHO5J-)NxTQVJabrsZnr
z1m0D=W0}_~4%Kc2l6)SQa7r8YoFK`b__5@Z$Qg<tuxFovuR}eZO5jTzdh4OLNDrSl
z?col+0~o0<*$WWuO3`CKGdzF}u#Y6m^mwG%vroVU(ZBmDTQpwf(3=81RIyc9=Fpo7
zy(g{0Y}(HD7KH&uZ9~u5-g7Zfct1G<-{b7<NW(yy=u`rKISzDLG|Yt_uRDvz&8Gr}
zZ7Y!E3g~fcQV+vl1?t^~1JzlsC5CYsl=$}N40|B3*Y9`G`@OxRC4;lQzwCm0#hy|0
zo_5%K5Fp7D+tA~$n!UaM=n4TU%y!^mr2^aW4i0<ve-vu(fLbGV{tQvOy?)*CP6Qe4
z@fDhZyc0}$9Q636>I_{_sNLRp=vmi;{mnpoyjSh@tAgGcDmDJ(Z0|3jR|XZ<5AS3u
z(4JH8@6fZZuQjfzce0~?X}F;&r#(J}8OS?9m$}fh?D5&dKs_huvczVO=?tXwayVpQ
zK`ca3mqQB*ij`QO2bY#At^_-km8jU^QJ2S~P=qMzvct>afcXpNuKuq@U8Wx)>N4m+
zT_zcSRRc<&h_d`5j`yi0?UsmM4td*Kfwy~K2R{TnMS1xB`UX&!YIE(c8+G}OyEa_h
z9&d(fE`fW>9_ft5F$)W(ELgI9)~M;DhYTM1O@J<WRXRYI9iYn&(B+DivsOixEy2CJ
zY}SMo%N8w|w`%3Aiqj`oPOciH=`1?0`6`?Lv@r)ha@edn%a^a5HEPM+1@q@Gm|rk`
z*^0B~E?7D*QZQsdY4Ly(I$xPpvvl69d3do|va)7n)x2d(me(v^up&AezQuizNpk)%
zEIR|~>GVBA5Ayf1dN^y)<t1hZ=rRVn+>2jGkNOoo+TUo^B{<R_4D0pSFk=o45ANX*
z@I}Mp_3*2h_XU@a)bn#P`&vUT7cX0SW&uz59Gk@NY{4MU;_Q%ruG=w}%DbV=Vbj^+
zYc4zHGV1J5V=iOP4mGSY#e!7=gW091Z;FOhzU5Z1%9tm_1KJZJln0jrqxq>Txsb|(
zj{~#8G&cf+c?hS7+~fUXxA~UFTyEQCIYsQOoFb+~og#K>=qyeVGa5Q6r-&aZr-(Ul
zikP+`bz>r&B8IQcZAev45%U`};+!JpH)L!u3XE>STg`_8I2MgIAA)<t&D2hZbHwzf
zOO1-0^rk0`@|<*WjA-PhG@BdKlvBiG-biZ>ZCpIM_-X%D30K4Eo^r(JZV29N^4ntp
z90zXj!!_TYZ1?6DvguaN*zDR;m-C%+zp*D<m1@(3Te*X1vTi-FzMSqAZMJf2%9D-b
z4Z2vgOV24!HRw)J*TdN8B0kct(MBDpm2glkmQQDl_EK23*CEp-*Tt1wXU}!ek`Jb(
zOO8ubt)}Zndu`4^k3N~5hkBZgk41nULYsF-{BX$V-;e<3jM+GcN)q56@ySRQ&f0n7
zlW?->McljLlkDIv!6(rRSMA9jXq=#32p*)i*^O=Mu&!D5G}JU`Jd>SgyT+OJbg`de
zgn+sX0d@I@{gKhdyZxIJw)mRp_%RF|XQU;k%`paqYZtcCKr0iwu$76bm5E*0%0$&l
z?FceawUW*t*+%@yUkFbZSKE58jdoh2mu+op>{=s|?Tw~OdymKWJhs!4*X5p5Znbgy
zUbc{TR-%jU6nUqV8Hr8)>VU+?R7XZ@S$*|#q&!ib2xpRs4Y}x}T=Y@y{?z6~IFk%t
zhx;9i-)`GSs@+M(-}P?X_3pK8-}9d4l<U$q8-0hjq-`6{zpK=}T7WUtHxhrR>Xd4v
zENU}lJ5p|Sq`U)HlYfkaN_E~G-0Sf+{l=R7NA@0Tn1wl8!&^F)o!IhDLfVVN;C`}u
zq=<hAs@k-bZ>hg$OAq5jqcGAha%RMPt-o|x#Jtu|$F>K_qva;9hqu);XboIo;%T>~
z^V%)O^EsZY^p!}&$VwFVmPX60x7pX7zl9DiyT;JJ?gq@=@EDD+Q0NN;o)rX`%)~=)
zfq9k3ZCv34NUnJyuuU5M+qhr*x3ti|?kM{AVE!#DSDaQ(SSkU)^lv$JsP=Dp=M|QJ
zOJ70fl?kVn<NrN<d{sBTWBIgH^5O*KZGPWZwdwS><qsB});Qz!h373i&sVUdTSDO?
z{D=O`|7*1Sz5M<h%kO1W6PAbXK#4PNd?z5@FU!V%=MOVp=RaR<)hki|mwm<m<;SO6
z*x>HFWBxCvHf0w13Old#eK)0F>zF(H{~C*D`w9pD%s2DFBFiCWAY}Hk(9AkDkmQ^B
z^d55+(aeQ=e1&~NzL_cg%vHn=5C4a+aOA0h@A+mXY&xCb;7E(A-wexl=GcmF!guCd
z@SXWf3?R309!Jra!{8pV?@aj)5p|$RFBwtT>`4}C_7MIvyJlvFLjyYXRQ@whRsJ(q
ztvY3-a+|qm(eRV4$hdArefsoUuweLH093XA%)!Lk!ha^@i<X@-5_0;_?9#KSsHh)M
zs5bwZ^P(`=sQ=7f;yyF^#q8{H#Js|PreJfkvnNBaipbn>IGIu6Ve|4fA_}jXw5`2r
z!W-z<=vDJRJO<?NfTIj`{qlbY@I#&z_&wZAcmTCN=wEz>>m(b}m6?fjJ-JVxKOwIT
z=vtPR@iHXqa0t$|JT2oja8FWVgSn0fce(&$JcuKTavd4Uq-v>>Ss>R@A>}U9=~#1g
zD2KY7Hq@ZfQ$k@1-d6%ZT*rjcSd-ysl|r~yriS=8jDoMygJxxV2Kh&suCc49riQme
zG8qFu1~xq{oWpw3R}8VHW5Z#xuaLDIYL3lRO?elxs6WlIT?(n^0GW>MQA}w*28YJI
zj@OkwQ48SVa(tF*)+#Lk1a^F0KAW|Z0=m+ipqufQ;*nv3Zbpum>Cm5$ox^60C9nNx
zPSnk+6AAK6%*<g!uM-J!P3)Xc$)}Kfc}OTng#!{g%S<v44+&NCJNW9X=4H~pX=rFC
zR2$IH1{Wi2!y%xdBhfv;ypiPK3ILF{vzC!zI3OpX1tn)!T7ff^0uCLAC{TP(=b0mr
zm15FK%Gv}HU7z+i&y@OXwAE*-tv(w$AsY?4K2GPEEG!l{4KNZ10Cgl{zs_cV8tq?%
zF@yHj)iUx34(OA(VGM9P651s!PXeI@(n~i-Yt<V<>6$Xq**MT+B+@lyv96iOuDOJT
z0EA1bOPBy<6;|N969>vCAzm9*Y^Y@<gxeHyl4-D_<cwsfs!t)&)}rvljW97otA4(o
zk-0d41SWY^MW>Qz1Jh#$rXZgRWhj=Y8^HNUdZK83Uasmgf#hCT(C6PMlaonUkyyAL
zQ9c_{<xkf$G7N`4^TUi1GjfL#^E?2hDKR7T2dB@vF4IVehScZB5L3F0+@)&6v#!mg
z*0ouPeEW5t?X`?dQF(Y?gFf^b6R!45yxPNfd^0#JJrW0ckVMASJ+^T*-8Qc7QRC_=
zb#bPX#2e#K(U&Va$$tPf(AQ!r3G?Xl&y|shB=JTtRj=+~jHVeZIzF`ysd_L?whgAs
zZG&kt2NN@)|1OV?=u4vcCff4V+wx7c<*Se8Yl!BXV9R%rE#CxNzKf#y#^Q4B#DP|f
zCDrH`o*QvcN*dp`8PMCU^Nb;-D>Z%IrSps-jn6Y5dT;7HBS}wHd3ff?K{+Ey<MS+n
z)ej&=2Q}6*5}&+OnvCQR)?1DC8B?zIOugD;-Lxt(guKt=uo4;n42Mc&B;N3H80Ogb
z8Pl%zOuyR0xYWIx)Q78Wr7<3#yG?AV9XI-K?@ROd=pUlL-VnN7=qsdvfxJtKABzu!
z|CjLiqeP{LNRgf)d@teYw1@eX4^5;KwLyM@q)!q4OySiY$w*%-JOR+uuNR&RUC1{I
z-z+>);Vgfr@b?P;fbh==|AO#@Z&UwG;Xf4qW8r-m6HLz&T0n|&j}g8^_>+VmA^dpZ
zCktOC{5;{6PfgfWSWMWfmGtjRy7H-s^lOB7VlwX({a;G@&AbkHUE;k$tm7`ZF8xVy
z7{-Gjhrl>;!Wn_TFKs#0wBHAo4vP7PFpk?<Qi@;~fmf@Sl2uJGS|N(on%KlAz|-;L
zheA0T$rHq&96}1E^9S+`LU#y#Oz68p1L!;I<qKUUv{5J#(@g)3&{?Pxc_NrecL=>-
z=n6bpD8F3jO+p_N`Y)ja@ykR#zPyt<L#b0BJgSWcU@TB?DTR)}_iI!+8u-UkF%IUn
ziX$a1%WjXD%gJrn>kK`+xCh#ye|3;x3q^?A^`_&6zo#wTigHZa_0ET0doY*Wsrp5G
zMlo0^_Bd`B?nejMN4C`$<B?|1{xZfCni36Gyvm_RN0PiNoM9ORc6$e)cdAvGP1)Jr
zff+zu+cS!;6NC7EroO*zrc{)#0`}}b2jFd@QwjX#IM8L$@CEdE-C0H4b}IOB-ipJn
zmzrxB1&~n>4=WX@cN-3jm*rZ5RjSa7zK&T!&^<Wp^}7IigRP5W(|g*XcX!wJIi}oD
z&_2hMHHGcNQZ_-4?PGh<<tmU*K_l$#xE^}#!BYMTdR9MUVMf#*??Jo0XQ0;}EM>3m
zczuQy*6&al$&;aHwZj^(<eeDFQ=n(nPyH<p9qKtTlGCBL4|0~vbOusjBnOt16vV>e
zFp|d?mkie0hsQ`pG@3Pvkt|@Bb$F)yuf<3@JyRwakEnsDPbN@`d*k?{>zOi)viP!V
z1>Qzu<+eT%@uP~FtXW#K>L_goJuvF2vS#VRWyc$W%f${sB||KRDK>0n&C&%W1C0SS
zb5>Z&l$6A2A7^p&YdP3rmdu$)TLWXBDwix+GH>yU(s<96OP0-V{h`|G1LLdUD2I+1
zd~|V?RxLYll)$LXY70A7Sa3{bLB+6HQ&%o%C&(^}zXKlX*Z~9hUvPJ`z7AV3N3V-t
zx6N1;$46GOo`vm0_bHI!EW01bS*pv9D7y`tIIFM^SL>d$a@B$*V{7KFn6u&>gVzPZ
z`HO4jR;|Hhs9Cnu7_3~xyAA$j>-ut2lJ-g)M|6q*({Plr$AF=6lr?SL3IZ%lR%s&_
zES$4?@v4;oa(eFh?8>*jzt#ROG5Y7Pp0_G0UZJ!_TD5Z3ikhWoMiVEgM72F|)yf5{
zRxgjHyyH^RD1VN2qEt0^b<N^cHA|!N=S;zf>PlRaymHlifb62_ueuyXKI=MXUSz?%
zv!WXP&RL1A<zhKHpR;Dp;#jjDF^x?aV){?6qX(n3U4f$uqg35$cs!mtXcc`|lKS`^
zC<ek*P|E~!&9a*L(D8oaGL^(@uB<t8DPX=Dr0Gj}2rm?ux?Sd{ZqrOHpLBZF>E%<#
zR85{*Q88-rWPBEhipnRQGWGOP<EB)Nnlx$rB%?N#GIrFsQ;<i?*T>|OE6*5Jb$aDw
zSgaUhoF7XVS3a(C+-PH6OftE0+$mGXmQOOyi^-;pnmnaybb002sgp**$x+CS_65^2
zan=~nv?4|=4?gg_8IJe68IJe6na+7=Y*4*w^-81BZPuCIl=OI4oQk!1+f1+GhJ~w)
zw_Rx;xw;gpWaVG;Z3P5P=a>WZ^A1la9L`RUZIJ!6-XL2QxUj~ymuS@gCO4OS$kZET
z|Mkuw{t)bHBsA(xiH$z)7FWUUij;l6Z3TwWTwQl&bwX2FPFem1MzKQi-BjIUxl!P<
zVTE$s2L9iOcS8NTh>kfjXMv;K_%P)*wk~uPh2bVH!E7Q{DBv~|d<hdjObjGOUiAme
z^G_IUdQQB(aIvp*pAcR0Wqi*!f61DzoqC571FP~EPIMK$*v)Muz~S6Sd1+>faya*X
zo;NY`6Yn~ozw@byf%BKHq)!I7@i43S<(~P6hM~0YCr<$Ft*{BUd)Rfs4G$gg>ZfR{
zXP;X=FY!Sl3TN44q<GCjuNOWC`-j8I1KQc}VFs6MW^#$gZ7vTWmYSaCHN)s>m+MM&
zgFKOr8lc10nlJT4;$In7;2-a1!d0mCK|2lLjbM?B_o)?VfS`^ty=7{Dveq5zDi7!I
z7Otl7bi*|wP2JpAk+t@%cU5F|<|@wJN~oRax<+Pp;vB;P%53P5QQ=M%FqeiJCdz&8
zIwd8Y)#(9QU;|FKAWspFfjE*L<muNu{T3&L-Z;KMFb(&*lyEY>e<ZjP+zF=N<A=LM
ze}dodPxJ@;NeMxJiv8ORTNwvZm~|L@0zQVSPgH60EewC@l@EcDqw2b97zzLkA%~PT
zc0v;PwFR@uBn2vYLxglN4!{sdm@7U|*<(zEb0RC7c4brmIki2;1f<!6&M|4LU*(`x
zk1-Y8!R^D(4>R$yVS1M&z8+S|m?cyd=a*_A14vpcQUXPN;~`!kTC6Ay>F@@KR{55{
zEd<{}P4NdUUc3zdm>zvyUx0TfSB(UBTq&94stUwUI1$fU#K$2%`V`J6;ftdO9$+dn
zlTxF;Z=m7ue1kj8A))sd<pc+Jntj?5x69YH1z^Z>cawgk?ru_h!<A1Smb?cK;@zh8
zhJlr#vTW_Wr!7A>dNK<GgCl~Intu{{4!V>4`9img+?wQ6lc4yX{Q>3p-u*XH@LuYJ
zPb39zO>*W4-$&Aq5q`Mv<-%K&oHK-vNcv*oSCisVeWB1F2)$hB&8!E$*X|^>9GRd#
zd@`$1VO$N(HYfS49}{TGBp<%(Tc3)p`^A38@e#)<Hx%~`P4eB#lF*vRg}xy44??$-
zVy15gDV|HJhPb*;c?;8VbyYg3njAz+Fqfiwmo4J1djm-E5O)SXd)f-<+PFzD>a}-L
ztqhq_l|wo*c@vkA)8EeEoK&mC!>v7&YUg1Fpr_Lq_!1oUVy=f?jUGO6+RjO)07m@g
zHuNgR9{ZbN2Rhh3lB_JwNws~@)6Z$0&x%)pwb$=0=%MIV!8xh+9`t_FN~?8yufd&@
zU@t)OINRHdF~j@G8EPT0i;u-v9P3m9e>n~e=V&+&dibyIRG3zQzgk;y*!6x0r2@#<
zZ&tghcN-3jq2(Yd{1keVEXGFnAa1YUKcQ#;5^bqE+dBmJ1fP)3@H7N=dtLAX#CI}h
z;H#d!9V2kV9e|AOIFuukzL-fXb{Yf!84kO>GoZ(QpuH>{4CI}YZ*!rSr&8ljT*zX#
zw;p=v8fA}9LI&D%PQG0My)#s5{K?tg1JL7pAnS)NQi1lIdIhMw_2k8^7u9n*G8qCr
ztGyW7Q9b7*U75|^p(g2OK+kF~?J|&Jj;^#gHbqx(_&K_P?Vh7sfie*~=IG`uS+LR=
zuwudD|874f-@Z9I4VhJ=RNWn?;VHp~8-Kx${v6%W-c9cR;~ZUkr|7ty%~zSCD?hIE
z8<?U~7plY6Nyil3zn80%1$Y_hn4*gqt~!1W{z|S+)L+p0d9A1D7IjR~$;>0B=&r{=
z(|^Dn<&SRq3Vf*#;{1_sm#35H_HxIeRh*(D^>Lx#f7KLSIU4-6PSIf!)3#e)IxZz<
z;C6V_Zh2pF{%)_HziVSw1G5NA=PlrVy_~I6yXCciwyylB&(>{=&em-{^lV*rbha+?
zA2?g5Z)ZJQryr>8n5}!L^=#d8nXOCVY~3=>)`k8*%+`H{hm-w_+2LmEIHp}?2brxa
zZ)>)0L^y|cb2XlToUN;9YqoA=S~fpb?52)vdFdLJmi2q^2Pm`6){PE#s)o6^*}5?u
zvvqjYI$wSM8HWDqn5|Qt@U5Ax`wI6a8e*7VZnkbYZj+ALI_}NEJt{h8>+k`(KL&&v
z6^EIv<5QkN&0}H0!1`uvy=dEiF)ST^C+6IjX?V;org;~zVR^}BAk||grI~$wW-qVD
z9GC#`na3RNHm`RlF}BB@qEvz*Gbt5(svoC^+(9KwP6YF?J3s~@I_q{XOG0ZN7y92g
zTeq-{SrF%J-I#XH)}4!~fS%|}XK>EeZHHcaX6q6$b@XFB%;HQ|f@8HgVi<moA!8p&
zRu<=M-8;~;X6TsDiaTfPI16XZT2apm&e^(8q4yIj(MFx^y{?_JbvLzhwr(h<K*rk2
zv!a(HVxJwl7<$%h$)RTJu7Oek^0MEoc5_z6Ia_xp^x899myp)J*}4(!oUQBC&e^)L
z?VPPE#Vl7b+UE?PL16E{`OsrOuwV2fkmjAUb&H{w=QIZ1Ia^l`J?nZLYPPNsdS|p@
z?^Vd`_4^Qd?U}9XYnxret)~Lp<(#b>0X?g|7}`-i=WN}nHhYJft(yxytG%?#K#JMA
z!9$N|wytD|RzLiTx<x1xp<}kLW3~>%zyxCEZZ#nE$pobGkvRUpZABft0K*&J*S!nD
zzt@U7dP4q6({<$ozlrHOUa5}hx{m3(j_JB~E}Hz0Tv4YV*c~hCTCJ#~;~M=J+|iz{
z`|=J+`Kr;b={mhO&NB>c;>HA|zSTG#bh7UMT+W4b^sZa?Z?TZ>@2F`oEr{mHLb}e3
zTFY{{knUydo)FtiAsoM%f_)*~mF-(dhwfDi=k)#x>A0sbYxh%++F!w1W%noND!V_$
zt+IRKu(Nb{tN5j<_g85DEZw(gP2GR^ES<WG|5Mh~>0gB}1tGA1DLd>e9mcd;Q^#A@
z3N#>V>h>YppR9HBa!noY=4uM{nmXR+SCO^uXiVK@zYM`{CA8MmrDf42@BzwfvvgQf
zHy!!oX6dk|j@9W{Q-{79hNEMaPIbb!XO`|OzAv<zrTZt_XRWCtW38!sTE+F6x-)T`
zbj;Fq%+h^{HFfHH2nLTe1J^N2*RiI~FpgwRU9)=l@BtJH&RM#fFr{FB_pq`!XX)OA
zo;5Q^YgXJjOSd0-)@)U*RKsx2(tQBE_RP{<+s;|KZS9<;E5X#qSbN1JemSUp7Uz8E
zS+gXEnx*>@lnRiS{bseBvnkG5x}QO>J+pLQK(9S(>V~y*mac0%XX!?^bC#|@X19vb
zK4);w(#?V%`+@zUCx0~WoTcMzUVCQg>Y#_NQT7fsOV<Fs_RP|~1HJal(iPff)ebdF
zHw=1Kdoi?CAn%-|<7}SwBtO(F-5Joc+DkhOq?n}}I^+mu=}L-+3>u{L4?jzHW)D?N
z$1L5qc9t&wY5UhNR;vr9PbS94x;Q??_@RyG__@Nyn|R(`XXE+&yTQhDmhSdAK5RS~
z$0rz1$MNZEMXDt-vBLj=#ekaFbcIg|D{!xHzwHlL6K^`1aeODEr;X>`Pzs)+k@)#J
zs%z*prtj!Y$hGon8TEI06kS}du9;u6rnR3Q1qVCQj~2Eq!AF!7AKi&Jbul{T+&bpm
z{=Meh=HT7OZOp{k_2oR8b$GE{Fs}wqAk|tM;3M>O+Y8zoWyP|k3v14-8n<l4k~xc`
zE+7BvJXro2KZi$qzD@ra9_cTH^%mT|skZ3KIJzwIwzzzx9&VT6{r#bL0T&OJp39({
zJ`Sf~2G4pDE8|>7t?%HN#L9dzZW1e#b6Waix4XOF$g*5N?r<e%bnla8tt)%nm7G)5
zHwzts8LHpA)w(jJt5%)e=}OM+-j~X1I_p9=w+mOviq|t%Oja9&|DW0*JWFp7ev959
zJnPWQ%&u_jWo94VxoMZr$i^QKw?)!61V^78@oZRKU$T}PZl^UZGA_-zG(UAix&Kt7
zu2W)z(Z|?(>>D>@%ixTLoBinx!A&XGnj5{>gf;}R?e_>Ht1-37tWT<|%eyphQvTof
zW;LYJRa!T-6*V`Q-bTGJw)ze?RT?96JdN&#^hTq1q$RyExgl_K@ChHbGWKtDHyb_9
ztjaLDV8i9xXP;Z~LUuU!ta3l33#v{u7FYZ!yC~=Ma^KCxyWNfMZl}y%HG3UoJ954Y
z8S-y-cYk5_Fyjp7%Q>w)WaJv|&7SVRo&BNBmM6|u0h;D+_Vt)w<wNQIQuoGHRsO;L
zt-fCGSNR9|ui>`OzRh!C(P(yUWo>-TER*$M-sI-_`N<n^*c;dxe8h*A`kT#yj3z&}
z$o7|=*@6wV6S}_WZZuHWx;%G-Q7~}!U3oob@5tlU&D`odWUQ^&lWlEruKEip!;D4J
z2H(xW-PnrUU*6*1<lagP$IiwE*4;+THVS&qKAe>mHY@Ie-m{H{W4id!bLF#*F8&60
zL9f|GUD*3Z;~3O}o2*+kFgB~+M=!DlZfqp&ZrHt-*Y8rJEXTw(GoRR<bgCy*;kvzk
zgr{Y9_MVE}W@XS{k<#R^<JCA=>X^C|Y?hqTU~S<2`~AUfDc70J-mTa~xwo<Rf_=eF
z99uzbMBV1N>TYiHG<usZ^_RB5AzzWv17NRhM&V_%jqVT6R@WX^iDSqOncE@rK<2T@
zd_|rrf3dH}=~ey`Uh6{D^VYSdl{NV-ds7Uvo3}Yw)~UtY+^vk>{W!J;sd8_?)ik>Q
z@9dxD>FYVec0JeRzqi+oKUU1fU{m7SO4W1EC(ZD<D?+zlh+ca>yQSiJvn&YzoOKW8
zC8C!T8!p_-zDR3al7Fk;>}K>WYcad0mnF6ItoPL|tRG!>Q~f1%`|BU8^OyRIXXbyj
z_bUIfEk^f0&Nl1j)mPNrSpWUHKh{57*WK_R=Px#j@~eDxv+76IHP>HM_q+N>>a;Yk
z%F~9_shel8j7j;=?M)uxYw1%~Snsaekyn>ji90+y<{Z|A^+P}8tBLw^3=zY<i>Dom
zKkP=*kD6}d1`nKQUKMdQ$wtyw9EjgY+8f<S+T~s7J7@4~Q?3jQ?|Gl;@~u1IoAq{}
z_LN_8C+U*!7X9k%#{=2e1$ma~YPywsLT7cq;La^$bZo}!cU@@3wv1V|tT^F}(kmw+
z$64mYvhsjGkYyel>1BF<v@`tLcLojLQS#kK9}A@Z$Yrjm$qBz!JX=f1bK_<1EPc{v
zS56A7gv2%BGSfBtHTtaeCe4`XUA^^ezfZ?}D<1efFv|Q<Es7{GKQzwlz5My;R?%k_
z?g^xtt{xAXuJy|^p37QWm%{UwG5S3Grjy6te1f$xwB8o_uJ2>hXUGHVSnl}2KKGJB
zmNmRvV6JzyZ`GzArl;m??)lt((fUwsAMUSRoDeuKkn5`*d7ZiT^w)Fy4BtVSuXfUj
z=GyE<F`nrM=L0p&5%Bn2gKr!<HMdV-JuM~%K3RXv^%GrBd0y<}HvI6-yCui;Whmdg
z*XCrt?n~~x4&F_@oj3c=OX-ssIL~`->ePv@14pJ_mv98u`>FTkhdBzr>G$Qy%T}+L
zw_w(2cpzUuH|C>PFP*mvzUWuB;nr5a4Y`#Y;1@jemaME<S*2Z=<1JLXgLnjA3Zou?
z?{Hf?T6=T6Jwn(B+SR3Jh}%NX_9pc5CKq_U-MVInim^>J_ogn(OG-WtJ6I<dRq}Ll
zac0jU#n7IZYaZL*^qzoSrF(YD9y<)86}`b^TMYM`?pBmHgeflUGTlo#8-C5*3*Lsk
znZYD)0-O#bZR`0bs+3n-rEEX{G}P`#wYeDY{k`7e)*E0CPEH<_oP09==jCzlY}o+&
zR1}?;rwi_{jDP6r;wZL${fRK{>7O>p>kVdRW_AO&HXrd$nVCHq$2x1qmAs8Obh7iH
z(#`A2!gI&vx)iI?<jogP;v?9_;h-0LR;#zLukhx}PgGXWfDUf#+*S#O>khXsS3ii6
zgBc0rxYMoITMvZ{%cfV%GhBDM(=uKJd#)0VT)E0{-3`&pU>~Q*2GO|39q!Zwo1a4-
z-SzrjcPNv}MMy}D0zd9^hq7puPD@3#V)Y8cb-z25Lv1>D#vam!>sM~Q(e)pc02^OF
z00DER<IYt(Uq9$h4e`ajQVD=kdC;AnLBRzSa4+l!-Pt)5Tu;Hu)k`4S?M@Bf1JMxl
zkL-`VM@09E2$uG^Gjphwh3?VYa6jY@g;~F4S^}Mi+*zu|S5h)}@mUp1SB=A#(+|7D
zx$FyWd>h+t`w@3IhtlUL#eUn5y2D}edERJd3NuwV4yDlAh5J!=mqKbzqj1^kRU_~<
z?<_inr+$xOCap$N;C-}l2P#;HRy5#9x{tkyl;D$yB)^Abx|p_-lm7z2?`(pUH^8L4
zj}t;*I4sZ_w|6@OhqCtLsI?Q3Olwwh@(B>onk9(0_Cv82fu*&UwR@u0E)#23ax(8W
zTC)Uk){e|ab~l)@0tb7XkL>dF`DR!5VH{;+?n|vQ#EQ1^Aux4R9b}`1_>6NtHxE|(
zLt_K)4^)J8M*=3!Vu4eD@Rm(7Mn$KQY(xjcy>uDr4LIP3nnWAePzH@?&;}-waJmq=
zBBXP1z%I$H$VoBjy*MBy5n~Z(M1wXqDOQ{5w%UwgZI}!0v!gi>(V5hS-FaYPo`j0A
zz;E%oeN!xp*cP|BHrBu?Y~Xeb8YO3BKMr^dC+Vw7olK%DFvT*>&ZG#rw%1z1o`^_i
zjE!~1#JLblXN-+?#zc0;4JZVCG?rACFu^kR0Fqm9;2Mw=t6EJY8Ka`pNOYd5R-OwH
z;j;&|YOG~sw=yu5MCY0i%N1=)J{0K$Q2Rb-ECZ(Xxi4b$a2_%kV{x(28=7NOzUfG3
zEIz#%s=IM`45l;o7!G|t0IKDTy+^S+2cz~F>x4s}X&tS)xt5Xpm6+!bacDD)rKoE2
ztgAhx&1&C|&R~!Fj7e8}CSUDge4pa==E{sSzm?87yWQGf*}4Q)I(u}fO4r+aGhU~7
zZJ+V@j#-38ZNh;D-BZg*3l7U1<DV*C_IgJA3^dM4XZ%!DQDtT%-u6<ci|w10?cK_j
zt{UU)Z`G5GXu~>@aXvLwA|vsJmqVRH3geN4iO}2?9sKK&&Vq64kkFb+XN1a-L#)CW
zoF)Gq(fnBuGQnj`CE*>4{5x#7>QvjUx}$bGy7hJ(&?kwnEbqQ&RpKO)_{84Pk|tU;
zfkXm-^W_%WrEa14ynMvyT25%4w+=-$=u$0nyg>XB#M8+VS-(s+5m9;i);fBN5x&AJ
zB5Q7@q7B>@YjXJ%!@bqlxxnCuOm_%d6_M}TpKNI5oK@t84CBj1+84-}#tpK=OXjRK
z+}HauvlAf?FR58-xNi`S)<X_A{dh-oNa(mf=rst7QU3eMrzK$v0KA}(l!UY!{0zHS
z|IDw?tAD!X)j#V<z52Iy+HW}lNj-?0|8Obx0f=sEP>CkD<=j7|RP_cP47dz_Y`sj1
z(Z^R!QvTGC{#@vjLZ1=(s?gVkek$~Hq1njG{GEmN7TRCvXrZSHT_ChZ=o+Et3f&_0
zY9R%L=`B+Hh#wIC6XE|Me1O9X=|tjCzfgG2wUa+yc(tKA_|t`-DCrA?uMvKY@aGDz
z_7;Hs9}3?n>DET-w+R0;NxxTkYa{h%gx@Ra`-Fc>_>YADM0oz8&GsacqQ2R}6Yx%c
zfbau_A1VA8;im{cL--oumk3Yqe6)X|@J+&R75*kt{Dt=mp?8a%zlW4RD)c3xe-wH^
z=--68cs-%-B}Kgh!lw%@5?Ug3u+R}g#|xcIiu^N#pCfdI&|0Av3B8fy0+TgF<8kkY
zpUQaYMT)~Pegw^3pl$x~N(FVRq{M(t)>GI1jJI?+EyUq}^c~6E#gcI09u@k6(Ek<s
zccJPAN;MQ1#=iZ7Q?70>)LgX$6j{_p7JO&rh06i`rXZ?xC66i`a@z;)rG6^(oS`!W
zc5xnlB9EalM<@bs*Q>-=t)31YviOo8r?(7x3-ri|(;n{7`wa%^U+e{lcBSaCpBeU`
zZ|x(=GCdw?_Uv9f(Dkpq$`*}RIrI{thbp!T%N%+k=v`?QX47`I_qs4(d2Q%9+xsjA
z3U4K6;H#Rw9WybICOVbCUycJ^77aV0hbpR@6gQs=_`Pbi?Zf@h<Je>saXY9$z1wi0
zI?J^LKXg#y3!XFVfxuqBp4dzM*Z5N449@ocH6Qux870Hhpmy<xT>(M13q<c#P<wj^
zbb|mDW;^hlQi1Jw2ZufT01VuIIyvr4@R{A-cc91ow8yt(2J%jb>Ky3t{nQzpj%3b<
zo^?Ig-wd?p-1gx|&^tq=#-E(+eH(gZP+|S>I;H~cIrVz=h+SW6TvN~KNakedQBHe&
z3Nw&*LR3$&*~6`;0`;7Gvsc;dF`a=Fd$S)ma9|r4)xpID1^ADk&x1=#6<1PRQZiJ<
z4v$g&ZJ{bBic!tyrSI6A{ads*d;H_}Xk%2<j}W68bYN7IjCa+5(kEh4`IxW*F{$<)
zeN0Rs=h&V#yxr|P){s9A=~UV2J=z#mwW96o#;Dr1S9k8b9>u6~EA_9q@%o_XE)I*A
ztX>>t4hB*EioRhgN=6)Ih$^o|2Sl|4qS^sb{V#P3WA_O2eY0Z+hu97dPvh6nqkd73
z;#b(OxVk&$(M9io?vDusnVMkXOqZfL-e+AtQV&07d0#s;KsBihO2Ht{8k8F38@C;l
zn*4&x?pY=IC9pA2YDzpPRk1eQX^MqA1xOXR(-iGS<qvM<Mnx$r6zU(9-xMk<6zWF`
zg_@#KsF!OLYD%jQJkhPmxfr?5t=*`6c;~h#3bnIBp$4KT)J_eZ8*c$(&gh!i(5bP`
zZ|wcc8@D7}nwqoW7Jqm{Xj9U)zK!YE<N`-%ti904Z_I2mBT3apm&7hapyoGZZZNtV
zz@YkfnvW1A=-cMq6xud;ZN?_wwv6i@G(OJtsMr^XnVWpq-9I{G+xLtIa_=(E9Q{D9
zdsARr!lv*x?7+D<?~U-bv`r~L4?Y$I!ZV@K7x^SRMev*6MkBH(d!TWG+Bn_9ai$On
zDjJ?PHT=*BiiX*y2Fn6+)NVburaVv8V6>`1@e|(0GDo^Dx%dfBs}x;g@e^jN6qb~C
zbMX^Ec{;3l@DiKQcu8D)>+Cw4U0aA6jc;#T8u9IIOGCFeE(Pt?HFzu%Do$wdHtvpi
zn?fbt4W6baBY8N7N<14(#Itb@m6#jch-cv(DsgYXHM#}p2w*x7eSPv8Tc_J=o83k_
z>zZYkOHI>&;7n^UTHf8C0#q%puh}#Gx|7OkT5@b72z|Xfp}A+IsEfDJ9WlCi8-Qm8
z^#C7jM6!AAVm9#FXYt&{-4GjZA)|F|?Y-aI_;ah#*q+wp$ykhQm0VqpIo+}yd#!fm
z?JRzp_tD9&k8^#So==@^46I1n(y7{iYw#(HJEMAc>ZwMkBB`mq`mNN6;i*V!e55+5
zF;tw?kc*zmMNf6zAKI35ov%54EAH_GV{h#~(z;apozDB*jr-iaw#~a7_qeY)usOWN
z=y!Zecv~iB_*@$bFiQJIUdSe%-MT9&uZDb48}jXt-|CRR6A2CaV<c3{d^za%cx!9&
zpW55kFuUh$OW)eBEZouqiyRAaP5VWT>2k0f@9p(%4sGeYc8l?Rj_)enJ432Z?t(iH
z`05|+Wj}NV^7j`1i7l5UT$P&C(mi5U&x=%4-x&FR^&cY-SBFYNK;(Y3_fmhqmcod;
zdTwMy^$n2=tKW<~R9$F<28N0=BA)8W$Z<7tyucigrNfF-=G4nDXuC51g}r9CK4o5I
zy{L=Pg=pWdF|@C{!R1Et+{XL-<x#)IJS)gAxrr|0#ax#G1@GFl#eMKK(Zv8&k{9m-
z+V>@|+if&0bUh+y-)p$JjOq3!_>!xBcG5W09Yy>4i1r=1Ht@J%x~2{@-OqKkz`lix
zPAkuNrsTT=&-i}gjMsnovp}!oW}2?eQ;KJ2Jj;JM-4Y5HeLn2-VK==E(KGy))9r<M
zk3RP3V-IzUNuo*w^DaDZ;dwRBy|<PBuKhSL(|mxC-Jto90Z_2(p_hthpH_ZaIdwiC
zMx8(J2&^%emX(|7YaTwMbjItea%Q~lTYp}9;J#Y(AL|v`_hMH~i|IeG%fkDXe7A71
zh4-D>lv$MX>tDQTKNrs~_5S$kc)ah56~rEwdIRfzd^M2GpV##8tp^HsuGx(0nFoxM
zZX(tf7~;&iFJ;#e*Q?RKqdp?m*OE+bAhOrun07EOP&2tfVSIO(zM<2y>jLXXeUun@
zZ+*YNZ^M;#8*6yEzZ|S~<m3sn4vLv<YgS0Ti)o);-^ce_PSD}(GEcC8ux<gu`Uq16
zjMP0Pii8byP0G$Zu4q`c!op?;gTdql)zu@jlai8>CypIEPDLo`R@A3YznL><o{ant
z0J8cJAgh4Sj?eDewNJn5nKQo&`O;i7y`*Q+fTBSFnEqpZu6eNwxK`5-;BBD>-e!kQ
zS32|cN=~lS|Fg4g$kq}fY?Z*3(~mIKW)yV*PkL8+KL?H#nARwc)xx(D$Lfef2S96}
zV~J$V#y#b7-G&a57i9NQL$ZGP7i50OvI4&cn+bQI!mZvF`HJW|!3JbyJ_1=!?9*o-
zve|H~!_zW28Mh9Hf4PFOo|KmH61XQRv7uN`4tH9I;rj)|Q4ni+D3hwaAdg{KM})Fy
zu}%rqtFwZzR)lh>dyNvW1=e(AC``edN&p1ws8Aa7C8I$Kz&biL#P|B|kSAPqbb1E)
z?d0doqvVv-@D@mVVqnLxq+`N4tY<TYfRa{*!({(V)&h-IW~!!q4p~4$Q=!+Tka`Xb
zX=RUMO1oo70O*QN9jhyi*D4AILXf4JHBAeEa2=bM&t{!P0dt(Ln^C8DWH?<n;}?pD
z{^{8{Y}VW4(JbT`r<>Io*NhV68JC&Eh7J=6a*gYpPst`V9(tp^FAz+_y)Gq;H%@#g
zO>ifeevcpP2K)(rzdz9*@Fyh%{VCm`YXy!92jX*<`9eDopK59YA6V6tMA|ov{Ja&_
z2J*AP#R%JQ2;}ETv=wkJk|26m!L=Caj{|ZNT8M*rv3oc<=Q0%ba~z@sd6Ldn;t3?B
z$VxFOr$m8uBGL8P5P?QCXk!ZdITAvEJV~TJ&9#g$+rhz~n7yNY5-P?5KXPl6Q*0*d
zl}X*iDI^)XiS@ONOi@KmAt3<TWlSQ`6^P>3IFU{fI;N46qAGBlNpFmd^~OY7Z;Xuf
z#zgi;7EGX%Mw03hCWtLH*Lf;bP{KvEjI`hYf{sM1Mlqk;k%y2Ss9s*n$XKmP!W$1w
zAbChdr;=z}lVY}_4I6^&>u{huN&I*Q=rb`sFhp__Ea>z7%H(7c)+rY5LG*VxFosBm
z;a=3|X^25ca<dZh%+D?mk`Mx;&$<@VNYF9{oOLaxk=&qa!LzQ#q}H{lMy5M(Sinif
z--JDM)XlYwe2&9PWc&fxRf&u|kHbo2oV(cQGmvRW(U?ib<J+DEt&unYOC$**8*JWh
z8+21`gYJGc=n7#4`XuqjIF9t?j?Q=Us!>s&Pf|H2lEmla-N14%zGjfdr`92r64b0N
zI)E>W2|r(txC+fUi{__MA(2VVIAFY*G=%=q=S7I2B_#1BPJr6|I?GtnJe7s#%W%NZ
zSkm}Bv!F+CE>g#k5`d=9x9U7&NaOSH(XtOxw5*|)k=Dt2Oz7)p8xz}YV?rl>jxuFT
zY_DbH9URt`XFT5aViY|XgV@3eGrj`{dx@0htTf9s(`flKWmyA$8IQNzCKl3;b4>pF
zaE?h9&M~DG&e1FaEHNqdB>b>>dK#6O>OVNNG0-juBl-jV<2MYx+YoH^TcHZl1pYbl
zz(Tx9ieHNT!v9V9PlflfpOLOGgU~1BfqXYo@Fl_z5`MJsgdH*cyTZ>Ao-ZBDze4!+
z!e1!-6~c4L5%a6RU7&x1@Vg}a4&fga{z>6~BmB$49}xas;XfBXj4{J{WRaqr?!xyH
zzEpTVxS2jm_)6iY3eWdMrY{g)VF$s}NjUAFBk4a7o-1yt@5B)PRMP)P(r;w{V?6wX
zG}sm<?@nm$LTa0@;gIVg0GJGsD9}Z~;|jrk3#efN9hC45Ve-@fOcAUd0CeA%l2uJG
zFd<SPMAn*Ex~EC;!ttKa5H2A3zCt<B$j=wb0Y#pmQ_}l|zAltqL3t;ki-le;bf?fq
zgbqWUsDFmgbA@geIv1VF^mBz?C3Kh2H-)15aiKJhi!rDsp0Tk&J>E3Vz?WcDF&cP-
zSeQUmM+H(mOycYj6Ij`XJtroxGwR(QOyC&2mG{)e#hpvQ*^5~UJ>DeF;KYo*fSaSm
zo>4MXf>O+J!f+!xz&?^K)8mn5&psYw2u+CwD;^J0F^tL3<6Ynk%OJ4ZtAZW@$j;zw
z?<90QuZc4_+xxc+!{Dv#419aAXTJro{E1E_@R#F2mqo*8(BpNdN!(^C;CG-ECNO{-
ztN?QA;W?!O^=`v~@wZ${aGyah`i^7?LHFRW*KZy4K2WbuHYG%P|JwBy;{}TNHD_>Q
z+D3N;;2s%Sze8dD^1HPU>sJXqwvYDktyu-~DJTQ~qhTWS@}gWU;>7wbfu7aR=yDZk
zkN2S6-uciwL(=WU+1}qmkIy{TPyL|_N_$QW-}}(B+F^}X@=grjC(yI%$7clt^_&>K
zghJeJkh5H-Gmr+X-<5^O4IHrS*n)zRL4!+52bT;!D28uf@lcKGJ3NN(vc9UE4h-M7
z*3aZLTp*XaNId=Zi^b769}j+GWgMSkTxjDtfG)Q2^fS51#`A&IWaCZzNZk_0hmE`9
z_yptOI6i3XjpLJyKgRLN#$V%jpYg9aKG#T%H4c6xamzdSKHw?31oz_6@H5G~>g(U{
z?Hh;gEu1rdeiXX5kT^cuV*@W5<&z4^$4#y*s5rKwU%!HiWlNUVEMBmpVA_xYrNskE
z1`I42c<l7!1{N$_wxXbX(&>iHr{u`eK}Q9!r#ij^r`Lhg`}e}>skLdwB>YNaQq~(#
zv$A}owR^VczuuLke&T8mlE3zL!1H48yjl36(|;Cy?eIL^=|}oAV7=Gc9Y;n%cncRV
z!%}GM7tc3sFHgSvT;36+54VEhC50dl26?u@?TqBRZ1_4)@@{a^ZO!~f3}3fJ`E`sz
z=zgssbgBvpQ};8M*<_~WMsagdxEva802SDh=*=-cy|Wo#1F9pr4L3%L>TfbG&ON4U
z-nNecjT`jGGZSi4J74>@ztgp$4XIZJ8?vs>+?aAr&L+U)B5=u94R?E>V?gUb>p^#e
zK2dEH0MXH4G#K5CUI5G$W;J^^hMJ3NQnvP=6Kb9hx)^i^=uXhLK;H!|C=G2)!8v7P
zu(>FbhV%SL63#m!0i558BvM}Er@SVC@){q`d8M9>otm+s)ZSCy%-CpdNNzBC0Gij+
z+n5j`OfJ14t#POV(zy(GBcVI)hNP&(r6jI~KvZHViP4Z4m6%FmHu$5GWF<*%NDxUM
zWk0*YCww=>dyI79OB5dl*lZN)R2E4?4RjuNlde%fc$eZ`C|#!;iZ@WU=1s+$C|UE#
zicc_n!e=Yqhmv)=Rg*N~!z!IMxfnI6izK1tS~J!=R@p$;NbgvsW1vd!SmnFmhL9~V
z(ROV|_jNK{acW+--Dg-euxe!WK&(cOqei<UfoRWLeG~0>Rd-jk*R8&>dfn<9tJihk
zBuB5mu8G&MuD-5`&#<n2tR|isjGUT8^t#ruYLXzlb(MU=TQx}+-l|EO@K#Ndgx5Wj
zfReR+t7eJ9$7(VfH7Tp{qs>~!s)<i{t0w8fTQx}&-l|EG@K#L%!t1N$F%pH>HS-#N
z;dM=XhPUwts7YN-LUfGB#*5Y8vGEeS<E-&w^?7W(SiSBtth>p&<8+^7NAEXXCl5fQ
zy0+Gc@-{wRQ&3Ex<L(+C&IQFDj5@7j^;5JaGIp$bSp8(x!s;ih4pu)|V^7~#-e?_k
z9X+`3;_H+F&|L-~h!6hBY)WoC77xFHMnX~M*8XLSS~@o;<N4&nel}f<@KtGWH<}tr
z>_XsaVkDjCE}jkATC8ua`o{X!s&VXIwCWt|TdUSqPgy<ZthIHutzNUnT~cG9DQQDu
zQ(%L?DRDyrT+jNN5;mka`8FgsRpuvexPGtMRE$S^KO?+3h$nUsZf;Yz_OEu~ytvxH
zd1rNM^BdKvP5wElji=!FK8}ZQ6cnd6<e-mo&_}Pm6>3V|9Bj<mlG&WHHKAwTb;p+#
zx8woZYX7w{Y`-=}mr#Rt^lB6Zw`Fb3ysjkDJHqFW)v{x{4DM13C}V1)r#cld*VG0$
z3GNbXFi@t^@XFp`V`g)1)BOA!{li+!9$nx9)fY*r9vvB1eM#hs>c=9_R)>m1B}-so
zi@#5cH<DaEDsp=D#gQLXKN@*PrBUB0Yp>qS{1^9{-Ma$_>5c>xtb8VbkX>v*$a-KL
zd6e*7ny=96?EZ<09u^4sPXHkwP5@}@7ZKNA1qk^+;`TJjmo{=`@olE7+b_)o?>R+{
zfy-TH;_*K-UGGmJ1o5=;(H|BAy2yVS&nUV$v&eLn`gCgJX~TEK{smqz7M-K8k%=e$
z_{u5PzYFfZ;O@G6iXpq;PWwMCyK<8Lr&A89x5J+Ef;$hY_hZZ6m6MpG?w->s&RiFt
zw|0Kue`?JSh?~qX8(ga&F<o~K)oS*t)TS0L(ilf|o*h_f&Ib%KZ{Z6k{8P8tN}cw{
zz{l&&1{zE@KX6@?WcnZL-MGDQap9iAEYsa{<))7V>w6yCZSxtg54|<8+N_3|qLU|R
zFlEtMb6?8ot4+~$>ZnSBDJ==P>_zS20yU#51D?TzQvNijFQAl_iGg1MN~v6y7)vl#
z++Xg`uy#Tz^?S2MP;#Zcm!D^epnMU&L^C>NdKGHXG!xQIJm2U^v}@O{-7-U=P*Nxq
zPKGB@@F#atp`Qj)<_%*QG-yzE-f=o0HUt5TUDi348jDd6ii5iKvt%gr1K=qeTmVR#
zu2Yd9rb2)_W@ct1eSWT)*FO(+pr99^lMTr5fom`UnBz|lhtrVLoqm!x8NN`%J@cSY
zoof~y1X&sN3JP0?h&z#$pP}RAZ=0_hS@{+Iw&7PrEAZpIneb24)Bfqq^`hIyzgl#l
zK7o`kxeE%OfXIfV{4Km<?uKX%4uMj>3=zMd@*AriOZf^sf)>Cgznw<Gl&`rnuyzJO
z2_=-jf?U6IXLQ;P$#AI0Jc2HTyV2jfGxDjwQl-Er=<Du`ObYH&0w5~?00Hy9M1h7(
z?sKPS@h`QHDYAU=yWW8RP1dI`+D_2qoAAF$o^$6>)a0A+ze!;|gi+Y!oAAF$p+Fb^
zB<6q2j2gT6CwFchOXM^zMF21U$=$V(BD&w9sFb1}y(yySIf@2R)NcSqSBq#cMJ1&a
z^}|4-*6|b_Ka8SlC?c$MKir&B@UapAPPrd$PAM3HyEl=L&He7qszw(p0qV2g-L-%k
zPbdLuv)|plh=L@{aVD-sUG}?ssp^eW0@P%`yI+55;1vfNsK<WyvBebph5~|9-<Ep#
z)d=g2%kX6&njCKqh~{i_w|RJ{oT^kzJE<9`v~L=sc@c^SM6=$-2;1O<Xrh-4K=4R7
zHwxSziT!Q_i@-^D;4n$*p$yE^J++M7fCF+8W>RwMTS4cWWXpGlE#D+tzL<MH=7l}j
zolHU<fR`ecE|YcOEUhkJf~|m?Z3RqVrVnwTVmH?^!djximI;1X(IzHaCQ#OdSkoq3
z#ZqkL%82HgYUM%!yKDtdWwyWRf_K$2q6?mAnRo<|dv$t!Eh9R8nw1_w<bIugc`YM4
zJ&MJgf%LIDy{?v#dvNIUKE!Y#Nth`XcxiQGr&!fStH#C}JH_fQirHJ7c%?T*ka$xM
zh;chs7D{<ae=<qDJ|}!9ArHFg^Yx6xC(lCi44wSxdPd@tXCwJ#92jXNbMbtDp^Iu6
zITr`yBxTydMYW8~!T~wS!Hi9yvB&VRfU%vmjPRo}nnWUn?6eg!!72n8QWjCIikLtW
zUqm(R>iSM684JsRDw6Og0G&I9^g~tHG?I0AwnBr%hvy}#K(bjyr;rRl^O%p6HG^`j
z@zZ1Vn!<X`SM{1s5?`;m(Rxj0y$FND)g_@LZnTQzR#oa$5?#`iSV@y(B~4{X5mnM;
zlK7J5M@yQ-k`}8Tm`2hQcF~eDQf+@)%>E?HJ~ddt3RS=)lK28P!|LB~;L_b+%g7qo
z)@RyKVn(*9&YD1y1ta=QQ?`e|c8D)Qc4XR7%LppSfHU(bF(aLn0iJ0<iIpBsH{l3F
zAHwamj9jHm@JxLrW+WenK8uN%OW&PHxIvp}u4ROfRefeIm}stLq)?gQSxhuXakaNY
zpFR_z+gQuUP09q%)K_9gdMXn<i-{Pv{2rLNOPknO%SbV<lRi@)CN|bG(pQ<_Sxjt<
z*5VQ9k3cTyHq<imtTMqf^_7^B0m=l=Vxl2x;!T)%9r_psBT28o<<n=XQ)*?ST!-I*
z=y5ikWVsp-Jo6n3_Y28qO2{+co**P4&`qDiXfN(Pk}Mqh+^mFCNVY2>&m6tDUr74m
z&}TYRM|P5jl#u6fY5-0rxlpx&=M1z0nj~y{EF2mB)|0BRu|5zWcwA{N)8E6No)pTi
z$ex`0mvMOKa9c9CEcJ!5_m9hddt6A;+K0dOe$DvXhtOC)aUK(TmCy%Bf!lhX6u;~*
z3I8YI|1A8c!hbG&2p5z38KlTh-$UeyS0Jx^c7i8ti2PJZ|Bmnrg<mB6_k=%B_{)U9
zLip{%E4(%A?GpZA_}f<{{m(+_-jDV8TzEcZ$fuH`p4>Qqe4+3?g&!pRP~pc2KUR2d
zs>l3Q!Y>wnx$x%;e}V8<2+v0p%ezka8-?E`JQubxeUI>u3je(D%7-V?`9}oHe_PU(
z4^Qx)3eN{N@w?kd@!EBRT*rJ;9ER~Pke`6s|LUV0H%Sx#t2Ncl6?f-YI((nw=sNnY
zG}XAp8`UP32#oHzQnIQEY5<X{^?p#ocHbk#9|9b|$|WYQKluPD(!;_NcSF8N_yNKX
z7QRgQ(ZWv<ewy&r!gE|J7_RVj!gD;+euMCvh3B}Y{;k4uT$8_7_}#)kC47tU9N)CJ
zPxyC)|3G*TE*aB<q_9VPIr)6ydkbGI{4n812+#3N{Yk=esRsGE!gHLHUm^TD;V%?^
zlkm;L(>E>kcM5-(@b?S<nD9>v&+$$D-wD58_;-c>SoqI{_u<-8KS+x976{){c>ZP0
z^ufZH2|rr+3BpekzFPQ&!Y>zojqr8CUm|>i@SB9^!WEXcOZa<*-!1%8!nX+js_^@S
z=js#Y|3LW9gy%;jwl6@6^pNnKgf9@DE76#KqVS`IA1C|_;j4vTB>W2D*9m`-@K*@G
zQTT1b?-2gy!rvkM^TNL@{F}lb5dK5qKNa4MpJ&#W>#f+nu<$v;7Yg57_<_O?5q^a5
zV}x%IzESuagy*73+P_2i`-Oi@_-BQGS@_q5KOp>j!hb6Kzl8VW0mS;Jkiz~$!apHA
z9zSt`e+jk~aQhm#)X_k_r4%{>KWt#=M*|_=#W<K3#j8Nt7VMtSG-q(a?)|tf^z-Zt
zMG)At_s4rwPp1<25{KR-=*_ZMSn@bw=s(AATD83Z(W?}D=uQ<<&;j;$ILq{S(GxXe
zW7zucswHTa3RO7Ui)n-&f5n_(83cB{9nj-DfipPU`$`5N?DmY3!P(x+vh**o(;nZ+
z?b+*d+XuUU1$w;htRg==Fc3z)6$iRD8vYEu0&vvB>w*f@yA1~}`*JNoo=)w9-Oq&H
zGjZ?K+QQQy_IC6xY#;32-5oG=RF3sK6zslJ54^Kkm9^2&5VyDYMCh@7w09`j{YdEL
z+3Z+RC+xl&dR9Ll3U<F7dS_ThZ1h#c?e%*KdO47>epWZKzE0Tvo6xh`VU1VvPT2iB
zw)*i|!9YDH?EW+8HQ=UTxlCsuh3DMT!3D8!Sk(QX<B!*#b`OubpLM({CW^Z6%@NY!
zIrm%SId>*5Q0%V#>lbIM3#Ly*-LH+~Q;Z+jc#faTz`x8PrGj6j^G(j;na)Ma7T;h+
zL5b48-p2Dj*<s^N+$VR$@nK_69G_r38^@=swd$70grlW*EC$rX^MHRHSiyt~ZeOhN
zNY7S(<;K#3YNv`ApJbHA=_eaR0a}5cdwF+S!8G#Ye&O(gVk|>CRruC+R8anNR<5ej
z`@<Zem)@fJ1ArhLP%~#m)tZG1sv-;K%wMo#s8KZE7%+dq+|_4R&6zuQ#ey{hOD!Hd
z(3K3an3|;vmqmT`l8G%0AUCkst~jtHjzg)s1f_YL#eH>;zsD6vR|+gyuw>ryb7Ft`
zN;er_Wx>Fx!K07Pf`RBY>{vC>v1;JoYt_Ja@$7dS({b)tHE_VY#eI;ydie=%$(&UY
zY~QPQ_1!Zx`c*D^_ZxcYz|-!Ir31001CQa?Q@>Aq{YwX8J^!_?ACQFvUe8F>-OH12
zx68Ye^odsM2gK#Cxn^0-d}#aLb|t*+@_p#yl7qR(l10B4!R$#m+t(N5+=mqfmj7N)
z&ZFRL>kD$>f>*ikz1@|ZQ`9#XF9=nuun63|%uLVDrLSL=x?L?kpt4$OuunPn&DG9*
z-_*{1bE~-N>?$mnPy5K#rBLNn$}MW4LheeW!t@u|CpVm(YmMpXA_WvopT75Vk;32a
zY}yqvayL(k<Zfw>bgoahdZzJ0&X)X6TYrXy3g^C&u<b5?_9k<Kzael{aAV@t;cMXU
zv_7%PUkA^$pkqMmK<hzwgFXT3FE#-+_ZKHN7zMrtz=#`+Ucs%N!a!4GG$EyM($D~|
z(bYxs0qD9LjBVMCMsH*9P5Y7>(ynzidkXs)IvpN5uS>o*YvZolFRScU=Bh9@cnaN3
zuA3FWUwK@0H5-kY4cl+Ou(Cwb`xrX?m@cmCk{dBtGeQkRa87N&R9{9$17sN~4MQ@L
z8;Ud10lm%uV0L0f`sU;<XH;C8leIbQ31@^5&)U*CBW2slisy4K%_++P7}{C#Hct~i
z0%oLco={Pk!Q2<-WNZmFR#Y^PPH#-vGNWSN=$xETjz0&z(CG3cX1FuFTU=KsZ#k_Z
zwQ)j4=N#keOjSSXUNkzh(ad1(>e0J%urqs(3x~I1*X^gB*1gQENNc=kbPh^OzHV(r
z*NoIHRTaB)Q?`7kf;GJ~r#z>6bXg9UK$PVtH5e`5eLL+s*Tw{RXg#?l)|<vwS7RU4
z!`RS2!`I|SI}PMEGOFP-&(9V%mM|5)F)(8;td^nXY;}_A@7r#7ZSFlLROYYns=RZN
z(?HFc*Nc)bxV_t$Vx+RAbC`yH@#mbJ<7?cVUe_(rT|dJ0+L(OrzQvV@y*g%uv9IoS
zZ_|_Mbwx$)>ydV5rElMYQ#XuozY1-iu`dx17+&w1(SEfY!r$oa0$6(bcIZ~a&Kb&1
z0lv)F-TwFV>qmHAn_ii?&v=jksL5^G>8+NG^zMQYjd2%f2&1>c=&h^vn@#@40ASaN
zTQK?)2DkA1v($ubYy2*C2Lv}7YV_xD%;%X6Tk?#eG$V-qG<sf9W%PQ#YJJ6yTsPuw
zi5~<1)@Awc@AWrckmuj<Mtbme)Uf5r?58W9H0KAqRk-S|%F_Vq=l8<LZX^L9@XP%t
z0YKdY0P3uIU){9&(RG{ZFR6Q}{;@j$Kz}g-)I0pgv=}|6R(b2D){m;YrvBo(7waEY
zsYZ`!RlYW)?bn^3zjv=$6a<hut)8{3%bO1%b!P&pA2jN|_yYaPZ)L!wV#|BLsjKmY
z5Kln_ekyeD<Z1gsP7oi?;p`2-S#S2Zaa!oQTyWN#Vh(3D&bs&k)8{>B;Gn<>rk^nD
z$IjP4>T9ppFzfDTWft{}_<cclM#HLUeqTmIAglQz({)Y(<15VK#PnXK`#XclZ5TQr
zXu8k%L)J4o&7Jw#0md5MN;s`C;jRIuJL_3rZ9>&6fyL%XV3U)~;itb_KAkG_7rtR^
zsRWdDFN!iV8fNAG0Uk}Wo;BURqNnFU=JBQ;dy(Jw!d%3?-m@S5@XDXWq__T1OJBIs
zG<}omZv&|L6!SyEpHs~%Tx*sR{=D?5?q?M~*yC3{RxMa^-me4a_gLri_WnrONILZa
z?`q%r`uhCk@IN~TVCe2eSsDyI(7$}81$MTBp@;7vK-vOBAD(Lq41IZRzrRm(EqW3D
zl7QPat}J%>Q~jpLZT_$rPJvxMZ|C)>o-gBjQ{GGroR_(ly4|3gU>bkS%P>=*>oWh4
z2j{4tc+c_qJD-{uIDhiciLSM@n0QEwb8BJor18{+Mc<(;R=+gSwb@0J35PVPD%m|#
zDYvJVcPX3x!`oyvq1+yuFC9req1+yuyWDJhJL?JM_SigN(x&h5ZRbUYa(isv<ax0N
z28YKq>WW<ndLVs%tQtrjYak^C)=hnLq6@0+vG}g%#S`2{5L;<($uU!D(Pdtnlli(Y
zx$`=BC-rvT>^m=|Pr&UxH+5=a;M`L`3AhJlCI;4?(3lwb-hk^Ty6U|&ko@HgoOsei
z*9~5_DbZ&dyKr;3Py^H4iJPPIDJ6KYShvQx{at92w_R<zM^!1%-YOmYD`%UYRR&Uy
z#K0NvTAji+z0>|Sz1O}rz2|$e4@Ri2k}u;R*9kW~FVvm*Q^Rdcz|YK=Tz&EHxd`5R
zZ(kVui^%$0w2i-9)t{#mRxF#pdfuw4m8(|NEIku{*Lv>x?8>*jlMeC+Fn-3>S7IzM
zIT0?p_4<+=JlK6XreCcu8PD}3SYHxO4tv~CdmZag%w!DdKdgg`>m<lbbF0}a=rOUn
z<Mnj`+-^g2l;&$~YW7!(`=H32+srN=7cyRVekxa!l&Fl)x0$h*BV#%;CYV1tKQ%kW
zboWvjA8J=dmY87PeST^V@+GT`x3?>!F7fg6Q-7^8?QB;jUD`9}r>?oqbf?szts`^I
z;f3CWJY{4<+eU2NiMn3mN}pDS+$zW4Tyg>4(-(k^xyHo~FwKu$DXN!{q#D`i`VO+8
zO!s(?2kCcva&XPOnZYD)LXtPJz#Gi+CU*9EvyrwUx6LG7P1N6;nB+CHaN&OyyYLU1
z`l>vjuKSN&`oeEQO<7tqoW0vh%Ze*4!;#cORpbat+bN}8iPAWPJ~%%YWqyd2Mps~I
z5?2}(heKFtl<xKP@g|gdlhVB2bXBiQJcY5sRo=gycYGL`=j58*)3JoA*yg)EA91W>
zimp65blkoQDFNT!rr@1eK9hXytB_(3g)jA)gi{|@;Dn{=pN`5pA328WL|>+Uy@w9-
zBu+M5!wU+Y0Xq~2774AGXSm?S{ZVjpl|=b<KRGSqK5&~UvH5i`3wI*K@c$qV$d?k=
zh)^a~^C1sd-%DH-p)6XgR6@(II~O9240WRR1u6mSkl@Ij{N0MjGNjR=G-muQc`Vw|
zj@!=$ryyI=MM!Ym&Wb2}R@75_IGeKJcqS%AJ+*i0N*PVjA$w|=rWQbh5_)9M%%S8W
zkzjq#*v|Qs5MdbL5+S%`C;wZ;(?xrF2Knxo_78A@5L~j8{|@*hR`>MIdE|qHGHypp
z2#q9cESb$rc?zc=LN&O~nS2*gk{{wpPsarx5Dof5{Tq&Cf=^R;<%pIF{>qm8A(LAf
z_(C)YbSaB7@E{HR%a%N>O#@|6+m7;H!toZ4SPfpMfs<{?`<UFS1{a716CR5*@DUBv
z*^+m+Y2YEz;5fWF&OjK0Ik?A`yrWG6Ce*egg;TJcMvXP07Y(>=$rmxXRTJo#d^=JW
z;aEkD=v5#_ELh=8Ze`#y(Rc^lP57M}2gw`<DMU3app{ES=RKqoirTswEuwJ)QVDi-
zSUHzgo)aB{2MLUAZ6)8U8?zMswjM|7-KfEp$d>#lBB3rwegP3HIg|&%%QivU@4=+~
zFHQ)-#bWJQl*QI5Yd1u#oh8<od;mvikyx_?@z(AYYxh8vutsH#ua3HIzZ7dseu~!a
z5o?wp-WmaB+fm7SsIt$LwI`z15|GT6GI=|#`5<6REkV4sX<}_LRQae-)?SNRn=00r
zOhjjhKOD4X3F555WjB((%=$h)z{}ImxyXC5=MwV=?kim7>D6ZVa9c0{x}+d7Ip5&A
zzC6^_=#3NB_0_o;Vcie0uI~zrMy!~aPip^dgBgT@IIv8LBnt{yoN;+ABgHr%Ct)Tf
zr@j?%8IaDETw-DZP4NDK>h@YjcuQi51&Ns6ZZkc>W;(VAhUT?twf2uXsC&fHWwH(d
z5MB34wz}V}3Sfm%H%pc1Gp#zsrn<{kmnoKg)P0xwh{wFRs*-QAE#D56kDZD2iB_N5
z78CJNI0C6KRbR`9uFXVRWZ=_Ii=u1!=0e2rj4X|{jFcgpJ}*_}Od(;WSO_D^B`L_$
zT+2v&GSS3(;mQP(dvIW-7fHO{e3;>l2{RjO8HrC`h-5wmklawqNPKbx$^8AmQWlao
z@l(gOIi!3NK}-^#XRYLc$%|^4i;s2GjpPX&`b-lLk`NHClo^S)#XQ9IA-S%Wk(Y4j
z^HStgVn*U~T@IDEaA5ro$p|Ru^9)tzX(aJE_@Y564DPILoou~EsPbrxfv*NM4dF$#
zjKrH{O<B51rapt!2TI7!h|j~`x*11YIqXliNC_E<&%@zH6_w0LeDZr}6>rcull+yF
zJ2|#z1BW1g*ziz*6%}}K`Rim8-2?V%C7NJqaa8el!luPB&WFA2wqbvGR2EEY44XA|
z<$`u@ntRY~xMn$D+2LOFOZ`E>TAATja9#n>5z$L{IW-?M^LiM39d)NKpNMHg^KmmN
zg)gE>YvwFA%qPvnB&O<Lt8aD7UPC1Xf8-z1`xw{z;N9s}BMtwM!N-$HubPbbDP#Dz
zNqW^d#3xPOrrO3%`Bt}$ivnX;t*T~@VZLbQ^^Uu6FPXvAPobwT+{@7mxBpw-xXeGJ
zg5O(Fvuc4Jld5$eo1J?{hvX;HvUCi|)e8*sQ!}Xk;?gbsEZWk)f6H4M=3>99s>zef
zrx@<7zRm^4Ty^8|P6OY!KiTw^@PY_#$T0p{n(+^0$@mPXq$P9K8t&_Tnb{O2EvZ>*
zxNi^+0wdjvKk<j9o{%~;^__94mB3ObIwWr3s*}A&36fGt$Y&(ETv*Z&A}I-BbtTHo
zwr`Y@W8Wy{t1Z;bvNlS|ZM9KKu#2sHGq!7rwQ3WKHvuxw8~`m_BTo(%;LC=;m9#8d
zHzeFDr82}ENv*b8ac;iCu1PCZU6n#YUeA9b`>zpq<0s@fp`-8<KwfPj0y<y#h|o)f
zUMBR%LT?fJxX@n<-7l2CNwmvNrAWCHi?o-}enKmSo-Q;Zbg|IOgz_zq`EL>WGoim0
z`kYWMm7?BzLW6iTlIPMWQo2haJyz)HLMIA6Tj*+`R|~yX=-oo^6Z(qK-wWjuCffg8
zD8{kkF?JR0CA6Q=(LzrZI$h{Yp{s?SBXpxsE@fglKNfn6(1(RSF7!>I`-Ofa^b?_J
zc+;nyOrga>ONEvT9VPTy88?rU2KDj{H`ZjlF8sTs;6D)lU&6cjuz)_l*D*a;c(p_r
z{4v6xB<XxxqyBW^X9|C&@Mj7CJ>k_-Vd!5f{EsA^zmY8O2H|fP{x0E(6=V8ugsR;g
zU}wMZ{4U3Od@8(JG7R3&@r`^zQt&y#=Lz3i`2NBV5x$%he+`WjI$0>;khD`xnu?bJ
zp<Gf){(D0C2e=y#!7GJs6xv9N{MVC0|K~z~A(StLls`<0{4GLX6#5D&^1n$6z4wLw
zP3Yf+Vm4IePZP?&Drv71Df08fA@i%h8bJpMKTPN-Qs_?-I$h{YQskdcihO4aT_f~7
zp<H6g{PcuG+9;HNVKM)YNs<3{p?3?tU+Ckc$oCteuL%7;De~_pMSgz4BmGq9KZSBB
z9P?)i<x)%X`J~9t?{3V;SA5c;LQfJ}Nt&kj>LZ;ge6`T|q_DGu6#4n-i?miKmtd0T
zXD#M$7J9wVn}ps<3On3ellr@bJ}UGnp)Zo+57{?`?k7dQ{}ujkLcM%mK#xl?NwbA^
z7g{W|loa`g3eTmO)SoQ0TId3yXA4~~^g>eP|AFvay2<?43;ns!UkH6r=+i=5NRj_V
z;kjg!`QI1%xlk9MXOJfgrDG8C^zOm@-G%Qjbhyw{g^m|`9iMM_3AvFJ%lv*K&%5rV
zIJ8flouJM?g;XM}7;d~B<d7-}`WwOi7ow$uTB%3%QC?S%mxS9{5*}`Qggz(qZK3=l
zgz4(XAj>eekjGnwswwi{Ch7c`OueUs@(;{I<>TMpOn*%1Zw{mXOG$rH=x-0BZ`rl#
z@z!DVo$XWm#^FJr+6jvLN?ko%cl8j+CB?%%pA>^h4FcSxy~#s)IViU{suQ|h=>0<Z
zmlD&Jp8?SK@S{VXKO&?%h4P_H-Wf`r0^wl>Ul(G5di*Bi47hYM3Uvy9G`HhmUaL4f
z>sqZN9svbTc{xL82<+mAF}VBKD<T<+9D48Ki*8S+G4Lf0y|5p*mA-A_w4Li}R|YT!
z?G+L2O0mc5$uJzZnElQ}byXOTvpxIS=maZ`3Rb+zp|=`(sA8+I%%OKa^yn$d8Jz8X
z1NYi5t-@@|&h~Cb$J2wCGw`#jy&WHR1LV=E1paay_VuV0g?NF6j9twyxeRQVa~<(y
z=y9A-4_&ST^=`v~%f4Joupu<`CRvP)?m^sMzh6P`y>_(sr@h)<N9^pEi+k&xYHdZT
zs8erFAH(>)Qwh9N@1(x?_|^`+-u(>YpKa(p4Vk^YJ^Evo+AfehuY%gI#}AG{XW|}V
zKjU$!0{fYDv1k7TH#)keRp6iGc6<4Q^!22@PNGeFDKKWY*Aseql5Qu?_0S`rXN?z2
zpZ54Y)^2YS^v<vwlDM<IJE2#GG}aG4Gb+%YQ}12q4S}3`d?qurrB^f<bwL{S@Y}6I
zTY6J$dYOmNyU3=8TlApz?tq?kf8g>(^_=UvpN1am!}{Toqyl;8y6)dV&uTB9-3-)o
zuImmSZx|CGr#+@KkYZi;;K2p4aJY5dLraT?XzjzV>kbvL6eGH>JD*p+V_o-u*t%|Y
zjd9{SZN3G@LZb3AW%1li?dKK)YGP&ceQ|t(%sgqKiE;l@TzZmmAdXKqK91vkhG~1W
zm_}~gI&D6Uy2;aLEdB&Idh4o>EBQ~@LTz!}u4xL*bsXMCj&$zEwsqR*@*ziYB{X}z
zV<mLQO6ZQ2(CwVEtz0^9F*>XLTeTf}kARWGX3bf?eC4cBOXe<^KYzjeg6YdvoHcjB
z(s_{ry{jT;f@jq%oi}S9UQd>+tXWw#Pxf5|4%}6D!$V(XCA50x{y+A<1hA^&>VNLL
zZ%JNWl9!hql8}VRB8mx11QiUji6D@$xK_dve4$|}1O!onR{LRVYr<w00xoE&RsZg#
ztt%C4tqZu->Zirs&(^J4Yc00_-*0B_d-vUh5SIAq*GzKnnRDjMndQ#C@7_7*%qZ*g
zN4q_tExY<hO|bw!dFuPAi!}PO=MVK)!Fr_?rn!94vg!*LVZ20kQiEr)aC_W?P;(DY
z-Ukg2oh!VLwef?-;;DE)4)AREb58uF-OoAkH?e-s(S6jED|3?N$_&5f+@fQXlq>U%
z%9S~~$=cIulQnA+FY2v~pT*Y<^D(uhTH_t2I6ItH?;F<$Z{=2TNp?}MEa|J9^u|`-
zeaRV{x5lM!j&F!tpLA`gK4pV%W9p`OY*vP?b}Hkghvn&jYk{u=d>HU?z#x2;eK`BL
z#aVBWFZzU<Tn$OsJ}3#E(eCw0&FjM^&VfPcaznJ!Uk`2!Z1QY?mu*pUgLl2F(Hr)n
zl*IbKX9k*(zuss_ZhRzjkT_X-n~G+mWo_0uqt+INyrOp~YvQQD29M@*cgTk_G@sca
zU&4lCu!3BoohQ56R-S)@t8onKSQbvMe>*d<4Qu;?w-6f*(TjR*_9`1M>b8xgwV#R_
z!K3;>sR<kW+t~8<^RgB{KrPmW-R!AWta%6CNH4|I7`13UaC=aT)|eiS$(yjjz2)sp
zzwWtw(H|ym2f7lh(_^U9!(r2Q^<qly;OfQHp$%X3>UCTP^je2~kt19foi6yP2aCP+
z*c>n~2#@98yc1~kv?Mh45y?&7X0s?|+bLy>_GD~H*yw>$)xSATU}QEWVJj>bwwa0#
zC-R)@ZTNepC=~0BO}3tI9x#sM(}f)z*5+gOwSZWn=<FDkBYtDdwQTO)j>Lelu1UxJ
z>)+sRG@IPm6w7Q#fKPNnL-SrwOTO@Ltrl_3DV68oTwYlw;&2x)!TIsZIP^>$wy+8o
zCt<6yvb<FEkLw+*Q_!5WE!3FO;@g6!gm2g$o^MO$^FciwT(+l!$mLT&<l-sNdxQvW
zN!cpfwV_`a<2n3Xrd+$A%{4B{JwA6u-v8`98}*1oJp??<PtA3q4zBt=dsAA{8qdpX
zjyq+KS(FB!?h#>6<)z`Vl@Elkto$mxyE1rUuy`JPy4S}I*mFwQU3p1(Oy&LID=PPg
zAFVt^1cwBR`-HufRmgD@a=gtPpdAA#PMVXiub}LTyyy0sg+1WUJv?kwo|-FiE8x$a
z9o-nqSm}~0CmQlwk7wz`O|0AyFJ!~d8!nnFQ)>ESUeaK|Gy}m4U%6c3W)DtV<{Ou5
zU+qS_ulC5vrqR2AzS`ImYozkkwzkB&_IkA;7Jao(s4Vu4*zV6g|G!Q1=GNkPZ`_zO
zd=p3eM%;{lZ{5591j!h4#{QFD7q1I%-OCrm;=YPg6u~!f6y)IFyYk(CVt1*V{Z-~@
zI8+DB5#OI}8b94KakSUHut2j-9Ob>pccM$~Pj!KRg;@h1>h#HfR=ZNoT?>EgG3I`?
z9n}?bJF1;Oy7qebV{<zy!<*8-r?=X7qTrrXeKyZs3pecLrgXzDxw|uaQdPXu`8}yB
z-f`|p^&_}p&%(8GiKV<?UArfh{x-!&x7wKMQA~10{02wTZ?K28FO?VeH<5j*PQ|uV
zp~S589(~}WW{%CwS@FH^eJ3-ga^}pl<#}~xPVM5w-|3M9cdgOziYo=1F}7ep?c&<+
z1?5gsHQ8o*AvTg4z)hm|!?)`SwTsjldKW1pb+Oz<Ds_P6zm;VgsRJDTTi7|O5Av^s
z!(yO=U8KNc_uq11kaHa+{c_he{#%Fta>pqaD{x}c^i`s=*2|M}8O4i}G1BJ0#XQ_j
z>eT%F-y_R#9C6Bjt1Kn$H^62~iuB(am6Ar?UlS=d|E<$PJ<2fd_JSPQN@`3novdF<
znzfVE*kA@F(l01>BdKx09^_sk6X3r!KA1xMZi&Nx>-1m>Gk#87`EN}~4)HZL1MQ1$
zB6UV6ixpv`xrfxmP>ATyiCXSl6Vqi~=>`?qL26=dA^9j7oikZUeucS|JJ;m&ESA;J
zR1~;#P41aT$}&>u&NU@DNc=^KL&lWUG~%TgCvv~1DVb8jDv2Zil%6?Ezn}PA=I@nH
zoC`7^z9R>(q+_F|Ip&QAbL2?DJ3dRrRNW{}YR|5kJqLX^5Yf?t29^{H4;-ayt5zO=
zX0h-Fd}qcRiP&u+<jyj(jUHx>nddsr$Obc3C&V@kh`3yCBhKY_B^haG5+6rAE|rk&
zLmaEs2tm^;IC6X;BdmJ|jvSmvgwFwieT)M|z-&Ac%Lz__VAyltTF1zA9H0|0lcba1
z3MyZPE#D4Xz6x8u9TCR}=4E&34VuV9Ck>0&60P(Hs(`bs0>D_tdVMDAbru0v(1xu)
z0jmhF0ZRh)eJcM{TmGrhc1^X)gxIN8u8c@7>QJoi*lugqbY{B`2fAZ>9V4pXh=|LP
zuMr2lNC<K;q``V!9V3HqfKE`OL|j+Lh!Qaa>@qCEd67!5uVX}|PuIy}9wMrU8MY#J
z$|7j!1J4<P1vu1sha^rTpr~lzfKa_O&1x^YV^Xx2rm?yA;2@cB7Y<xJf>=>YGzG2^
zmV7dC3l=n)AeMhVxKtyi*&4CM)=$&ePcCFc|81#bBuNUJMi47391%9vChQ)Yu&I_X
z3>S(@lcJ^)#EM!F5jB&dPQg8hECk&C5LLOOjuBo?(4$v%rd5DsVG;SVh?xYjMey}P
zHNBjG>Qr>^7{YP#mgkw0NsX3J&Jvc$a;Fmf1&2CQyv-qECCFijKusF!7<p1k<(YXT
znURmB0G=s8k|~jaqnKtKAa1N<q!MjbXYxxjBcDkTJZllry?kx}Kh1B!dw(4xbSzS5
z@=LOnkqIhn0boa97!j1on)A$dpu-6slSH0bGjI}|D=Ww|%L0*r=6mYA1Thc^VlPHq
zI~LmkyES&=(X+<>-`O^YuO+mVeMUoR9t8Zi#Gy~8I-1+BNLyIof6@5II$herA{}qU
zl3&`w0>@X3#HB4PaA^yR{L&T{_-Q&_+QI^twy;Q-wy?mZEi7<p3k%%ZHb>gR0++V1
zNSC&-z;Dp<ZX*PKr^X-A_->8Apz${~d{@)|rtyDh+=l@|ISGU)CsX4+HI9{eWcmP&
zpQv#xWh42=YkZ={r7bMvou_eWV~5ws8`+NmZDWV@-o$a>T>;=$LadoNzk2Dc$QvdT
z`7=qYvMfRp^joui_*y)W{&m>cLHRBR4}M&!HI)XQx@1`s3@Vt5$y(n7$UP+fTSGTG
zop?VDr)#)W!+H&G*HG>a1AZDXGap}62}f#Z?b*_-@m(6yke__hQ5V9s8s4novl_0!
zQ<>?`0MnCp1FC^XRy2@r5s8k#&jwT>5;$n{aWJn{93kyD?DAOu!R^R{Nfe%2(eO89
z>WnQ~9t<`5M6*R=(1ymy8v{NLLuYW>4Bdnqq`me|(DHcw8B);!_7Q4{cG{xNLMPx7
zM1mD}+M>+`pJj6rVMfGhi?#rK_u4y3GdtVc3-*n3+u?Jz_i|jI_WH$Xi}ofAY|8Bw
z)A6eT(Pfb^BqM5D#CKB$+Oo9bu=9-ppLNIMSs?@Y?!<vhzeG{64+;1>V~ch>_~ypE
z^C<~W0@%AD1qM(2A#euL?DhLI_!^Os*R>-XuJ6N`w69YbaQQ)Nqu&BPwvY1cwn|AT
z!(P9;z=xvS1g8zx)8NBUkn%D$H|0BRxLyO_xoxDiwapsVD|$VwaY%Vi+o!4Ev)aL@
zF#~a@?bF%dv+BoZ1q1mwChh$k2Hy_Q*)L3IAcXDHuy$>qO7ioI^BL5+bjT2il@2Z*
zDkJ#^w|%-^8I?tBpYnMHx^18SV{M<(4$<~0)nWS-kZ$U7=;CBT4f45#NIX&St-uQ0
zV<II6?-8>{1s>djlRRX}$I%tGP}Pg7YiFsw=nrv^iG%Mh5!olAv%5<i`7RNIN@I43
zs98EB@~UaIR2+eE)M<me#5BsPTDNHw%udd4Z-xBA{NpF&AJS3>Si^8Z)!f=;=fmjX
zgn<M3uT5#rKN_+ij>|zFZJE(3P6;n#JqtT$urvD1X%nWMZ(pGDeA#7(l%1ACRt2zX
zI(*1iEyI$*ld9(|oxOCG;B^6UUQP9!Su3#OMD^lDm`Xbzzt=7?6KCV_^hfqeADWeu
zuIr&?I^Yr*qH{f6ebh~(qIbXEB%-{%J3z0&nJCl7RL!5gyry<pWNFSnxFuaL+!-M+
zwNu+H=P48C*DRiml|HL#moJHAd*6`M2)?R%?p%Jc&sknwQ(L_#LVw28`(CK^L4T0A
ztacu(bRy|58;%u3pEg#_4Oh+mZiHjNDsD0m&CzoemMMrf3zkuw6H%W^N8K{Y*6~Nx
zGD>!yaJ${JQFjkd-iHnMGQg-Am9(DnMRtaG)zEuIBo%=zkj%5)R4N#=B}CA%B}9s2
z*M}6nvBOhpV+WZmH+FbR8b_t*jUDch8#|=P>dNH14715h$xg9mXClT^ctH>!8Ri}u
zPZi&L*&S|?E8L9*Yj3EG%PPye41RMoYN)C-?kIi$FDi0b_n=Gs1W_~ufiLyZRozJ`
z@7O8;OBDuT6VNmti$!2rU$41IngqDLu36U<)_8mN4`LN$SK3A1d9(f)?_bsP{&FLU
z%OG=Q=}&V~^b+A8<#^(;MEE6oiSWu7Kah3#70-wFv^t8`mC;^~yn-psxVrz_EW+zj
zi}2dC=2&glJSK!Cb>$+uhQ~Y>3%GjBI<DJlq@eo@gHw_E_Bq<R=Oev+@^KZczz;*y
zcP=XH>=j|0Y|}mGgO9rBQ}Xj4M|2pDs4{m%D2w-vySz0BjkKjg9+}>AH`pq1Kuujc
zyS56d>vXyL=cT0C)Y4d1bTkCq1hW4eM6N@GQx`pOB;3c-E}ovo385d3&Mu$FNi8en
zBQh%W(ksj><<fbVoSAxQF-TOPaE^@=*D?U24t(ub`qq@MQQykdIFxs+xHO1~1Cfsd
z>Q?JR9~k-w2b3@boT#932p}IvY+x5cBSw%Pn*vM;nHCi?qpc7oGN(=B^AgZ+^3Oux
z6;u!lMd624#GQW3vBulLU5Q*M>h!@wh$PM$jrhr@yeH#WDC+ca<EI%wxO|Rn{TVK@
z)1Jzv&B8mFL`%>M@7T3D!K0_mNwU_~NoljTj{hKQ>$F)U$67uo&?ZGKpQE$^m;m}c
zdc>~G8HGL~K32nnDR(|%evBY&H6md=Ats)rG6!_drxE9T8Tp22d;}q$OJ``vc`f3c
z$0yuIxws#0B*etvPjxxH32`X(&#i!M9%)RJ>I2*o*3_ppob#EegT=$Uj!o|31qIOA
zoOER;JgDIl8osEZ>}+T}q%s5pQ`Qjqob=z4A2pWgfXE^p?$Zd-d6=V>8*c-|gsxCV
z@WP@B0?$twI2q|wMm&ovHU@mo;8aFr;F-gfk({9j1bg-om^tm^WCC8|;F}A+N;O(y
zxSf;pzrg@)uos}YCun)>XNKwM+k6>QCrk7cp!V#w;8TxJ#b?E5IrvtB4^?av7CZRr
zz_-2)SKIccU?_jm4xh8VyrHN)b%r_+?Bws@4w~p>0)90PbXg?q03WYA`-8tj3>da;
zlo2~^cO-5D8OX=`0+)S>qF_}X@O4HRQHX)R)5>In&i1|xzW=tRThS*GvA6d=-g9<>
zW_%gY-roB$*jX;y+mX_u7B3flwG2D>5{O-13;5U%l*fCQfw)s?aU=Nn`|S))rNu+w
zv#tl9fDDx9R9ZX(zH?=2?8({Q{<xusfra%`bNWi2lW#T>SswYUam{j_%8gavv)aq2
zF9UI>a^o_aJlp~@kk6^yXtK#;Is>8qgh4}!4@tXGI%sgd3<uY4{E1In{O}DC`2hWJ
z#>nZ`ZggumI4bZs^Eo`bLk`dGuGemqU_jzu6yoSI?FQDM?E+8l*j=zA+hw;=bwu~h
z?gH&b?5ia=<U9i9MhVQwYZorb?{`S^><64rjVviF=LzIR=yv?>)^2n=e*b4Ven;<q
zt=+iFka~yFix<tWzHrv$#Y-2?u8HUa{^QgeT*g;@e07a_L;d(2RrN+>3+#X6r`yAm
z7wU~O(2#?xH%#qCJ~vF~4{!1g<o?Jo%r9J~85~t{=BzVEO+S6sv>BsEkDWFRp9m4s
zsEYA3&Kx^=`mC`P6;moiT{LCV*vaFON72_r>C+~hJ9gHY6Q)7p=+iNa84)#k)Z_`1
z$B9d#lxY(tkDoDVRE1a_rA;3@ZThTnqb5w6Q889rEK*)YO#`7sw9>AZNsZCVq&oC6
zX`K04hAHRe%f!D7bFJw~N`vCZwtIIPt`D}@{@9eecc(e@IBBtZ9GPs><D_XlPOF<6
zbj!kMQybCR@O@y1sW#|ttF;*w(b~XVGgfc29<O6)E&`f+XnLC=E<we^t@Dk+A*r|7
zA@w$eT5ppX(c6Tv7w)Q}2eCh7$|arC-FzYI^J|{JS-Kl_k15@ae!6u+dGm~b_QuTV
zOZ|;G#nRxICmbhrIFqTvG0o!C0H)ClgO=m^G0`PzoFjNl6ykzdfuF#pk5;oWbDkWC
z#^gXxgEx^Cn2)NQDeb9priQY3t2tCT<tdrFk*kt9EmclMN(P67Q<XC<)Psw0-h?E-
zz5|UJNvW(r!a|&`Ljos)df*69wG-II)6+O1^uuvDsvWk;uG*RWO;zpWqoPpf1PNK`
z&Z&0D85`JzTD8+QkrQa}oFd?y5S+9KV)>Xz%GapcIfAi{iV8FF6`b3sc9LwWog|xT
zCy9H2K(%v<i<y(%*j!*jdO~t!4+RXv!&dhMl)5KmSNEhIJ#|ltrS3^<qwY!QSltus
z2MtyZCLR+HpxyDcL$@?S&TSIVZI+th8N{hpcuvC^xRZ%fSxe~D1^u3U7-FvxVm|W?
zjen|fOBa;L{NUp>CHV?8Zs~%CY5a7Z4&w!>#<)O3PWMr*5!SF>-4NvVX1O?E%@597
z0oyz$nJAl!Tg#fMw4VLEQLJF`aCVYS|C)3|XoS=a0Y1T!0i|vT(5VBmE}E16xUR8G
zN6j(y{f*ZR(Ja6joVp>dG*6FjXD9-}p8ZgCL$lRri4p149XyJ@=Pn@5FaZRX%YJ4!
z4nxI0f~+i4kY=ynWbmnX4Vf(xcj|^Jz-P^&D^7J@?2va3_%_=abiBmD_YwH^x5MXb
z@1OBp;qBuLPTkPC7+4dXOu(<kfi8=Lo4{x3BKUj8z`6NW9Cp5Y!Dro({Mlk4pHnyV
z6!<D+YV7F|p!RC_LZLfjStRCc?;pVT-|g@{>5z9fbUr8A3($F-I*|9FQ<3)|(mT=(
z-36URXLLh<1Rwi><EbOv(Cgsi3xG55p=<BwufS(r5B4_$<vVpliBNBxD^p`n&h}mi
zzF}Zt{UBNf%5(B<1D|z$t#M60r*7yM;IrC`Au9uMr*7yWn>@Z4Gmy`z8~TGy9@7~J
zsT&$}NV=iHmMZDsx}h6XPju^sW-qK-CI&98su?)1YR>X*-H;r92VeEK>vcn4i{}d#
z5$sakP#bknL{U_|X#V0Z)eSj3U(nJcQVtCt*M-U<UWIPuP`7gE+oc@pc73U-S_;+8
z;jap;ltc0vtX2h{+N~SXjy`aGxdt!BdeZl3Z}V&G_@k;Dl5Q;?H`i<P@PtKy-OB+F
zs2O_2Na~67Kr+vE%}Ow4ap0h1ao{!{FDO{MuyAqU6ty_;&(-3<mOISvo$fHdk8y{2
zT)D$UXJjyMyl5`=i^VVJJ9_2dwrZ3vbbe`!IKOO+aej$Wq8x(r%b)RX=Mul-`5UG{
zkxu}nKv7SCPUufgwwzxQJe~w9OZroBB3)nTIn?#8FY4X#ux_7x`IfCt{4{LG^@XF(
zIH?`imy`4JA43*?(MDZgP6=i426E_2Mx<o^25gl$BKne%DH&WS@lw)kt}myCdeBu!
z>Pxy^U;d+AUyfj0V^9gRjqA&sphjF@h*+*KcgeWYk8q7Fq#U*`q}%nS?Yd?kp+~9K
z_=dQ?@R7zKC;r<}Z{*8Vb+ULk!S*$(H_%z#t}p5eIMo|;ed&yPV<hHI``E6e73H;;
z_qZm^17D@3gRqzYozve`Z)~t<)Vvb_N#;mlI14|d`7)+Xmgp%!?b$B^UuV=CtHEbY
z1KY&5S%>R#@X=t#8Jz7+!%*f8=?u>HnwXRCjO)t<xPvA-g#o`BhkZKzXW+A@(>qdc
z{L*$ucBJ0e3%<^%H+n-2va_A~IotaR_&THB_yro#8P}HwQab1QvK(rVzU|cSOGp20
z0UxL152oJO4!+K)Hy#F`bv>wVV4!@bdSegx&XuXLC#TxtSj^<}W$<9?jXB_BdE~Rk
zHOqCXH!cRB)!vTO8(c5Wl80MB2Ih0BH=1qon9e{5?Z%Kp)NY*ES<janQ6@sScH<kX
z-QdWMK9xWD_Y!%*)XBv7xF`ls5<jrv96wjtaPDc?Y{U8dYqjAf_87e_1`o-vV2eag
znBQ6mAooCgAqEc!zP4I{>w5joLI6#uQO#&$fO|zS2Jay)N~|onu_JeT9^zf+`Eug_
zRpo}mZsx=zQEdz=9@~Yg4P1h5%|^Fo<J+a#kPAAC8F*DN4sWKgdr>d0tN1-Wf0bgR
zdrdFfZimhIaqLpX2K)W6CT95)-QH%0v2H7Fnpt^x^6oa=mjND7zwt(7VJ|KkA4ujR
z6ESLzhYdrUvb%b_gHHg{3m3V1$B7iEHHN`I<W3_owWxo}_fACoXD;(fGn5|HfNV1o
zvwI(FDLI~XDmk8wQF1(gASK6%;xog%E8dgoSl}x@YeHV<miPKO`p!kmSB8Tx@0Hxa
z@?IGcH<9X!Q|uZJxI`Ryd9P{1|ALZTg7e$oGz|ww<dLrKbxfPpy=eceZ=|kq3pwl?
ziSM;m;Mbw)I~#S4>el4bk!yRUfvf_v$hEzC^?C|Xe$z%399Y|nw~j->F*2C(1lTHZ
zL=+sS2Gbt~eko}-1qasl;+LsZa8T31fy(I+e!?c)%hMw~v1EjPI1a}Fgl(`pfK2+P
zI)HGdf({^rtaJwsAU%+bwY>=JR~0A%yHGoTv`yqRl6C-5LT0oTLLTO{Ie`2D=r{Q1
zA@DNlXZQbjA9zH+LB!H;d?4dWzrp1nyY(Bvd_D~1<UZzreup?G_j%J1aw>{&w1%`A
zC%&5ybDA#^V!&{^kU0C7I6uA#eT1NAYMd%j;sZ5KlS1Mr6QUy0odfVpjaO*6m2xrn
zbpv6d5I5^`3JGy2hm)TJIv;3EldZE&rdos9et%dzoM2-MyWV@_4wi&IdO*Y9X~>BV
z(q&&`Dz=$8r&<YdjhytyNJoujIv}#dcyGX%`5U*g*C<?9XK<=FQt`y;%*tLTVeYh#
zQy6gPbblrIW~spv!|j~@ehA}{`~5h>1Q1AOKQnv><J3NaEYVYtX3tKwg?f0(Y>~Lr
zdxI->S<}FZQ=Jz(<oy7A>+K9W?rd)shVsYl@HyKXhx>^J2F~F0-k6O$Xrhw|_|-Vj
zWsz_z_%K}MeaRmq22L-x;;{4GZ@VKg++`r&oj5Rzmne!5&x5bRLTvC6#O>AYgMq)(
zmTpCz?R^b=bQpAoCqb~w`z7x=J3(jQkBz+@4|P(#aS>)2+Z(4}I^?y2kNv>$)RFhb
zP2lT{dgBrBS=WQ_Rt%KyRB!AB-?=h1_T+5u08Hf%0}Jb?X7!akC*NEovOMxx<C^6<
z)f=n9XSJ74Uk2h%?~U)<<lz>OfqZ<4v|o=Fn>?m75Yl_2bf{8T$aBfi(vl&iC8eb$
z){Z5`l5Xu=Qc^s)SWyn{y>WGKSx!X1k;kFby|ULg$a`ZBE>QGt{^Z{)<ponG>Nohf
zvx14Y=$}}KgmI$5hEu<BgAL~Z<adk}sITA`j1}m;vCBdLso!`e1`mi=WAKC+%{28H
zU&W+*g+JOD$jcUdwXy>4WVy?k9UqExvb=}iqOQ?z)K)EBvbYAzId{?aB{t`b#dAxB
z3GE+5zm13!$5B|)YiMM{lKHde&5I%nm)F?dE@K)i4tZ|t`1$$Ms}?Rff9zR<P8{7u
z%8r;Sb}K!)cQTn<^X*c4a49C2xBzFPTj}9xam`)0ta{ljwe?5D%i~cWKY8`GAFj)8
z*!7<0k>Sy=V8=s1D?irzy4^a2+9L&S9XH~4vCF2noEP9|XhGCsU2#zzhh729XGV59
z;rc|L=M1l0r|425`-~{R^a}AMa7*bxK<+O+Nw|88z(f#?CE?l2swPz}y0A73qAT$w
zy9&ge_=-(G5+{<lLKZb5KQ$85diR&8Tuy7JRDwuc`hmPBwH`^)y-l7_dz&P+H&!Dn
zW^tdBFAQ@-j;Bcc<KAs|tPSVZd&l)^EDQH)Id5I7sLd|wmEU?>oY?#Q*V8t&`ff|^
zv8gpKbyKfaUxRm}uPHw4-BM8LYnlK!8}KT?>j8fU_&Q*)1bjGq8;k-^L;sbczt}tV
z^<JCI_5RHn_30aO8bkqh(XJ2F_i9dCnbGWNo!hfTJe%cj=^6I7E)2Ui`CD%b8#o7s
zicL3(yiIwnGqO`Qy)9;B2RBuT<Fju=EO}FEt2kcl{q?@o)}&2EM)t-~LttCa`uO#U
z8(dqAR<X4>oKPR%D8g~|iA~(O#So!J!ccu&V}H4q%W!!P)Te+etA0s1u|BJ@K+-}o
zhfic_PElVV;$&_^xFr;l!(AUl-pu-Y!gh&1kqoL)|F>|kG(qyIl0vA7A#?jgLQ`gp
zJjLOzH*^gIcoheEvm|f8CQFs?6Nav#t3FfbG>}vAi~58nRqLKIr^;i<xJ#bVUya#K
zWm)m{$r2``J;a0P6T+1Gq{gzmq<XREtan3Afopp<#y2OnxHcM_#OCxZ+kL0*>9Hko
zV?elD16zF}emy=;F+LI+aLyGC@rcJYu+LSmx`j*ENA;FR7#c5;z3xRzRee=&Kw@K_
ztevaTXmT|qG#L$vO%w7G8-BmHK)5#rHV+eKb4sPV$!zY`(sN}C23kPJUqRe#>eU=t
zIZZTYtrzR2nvEjYtoJmQ<#_6I(5f7?>X+~IYBihvTQeHdTY{ziS56YMv#t^qS!pOG
ztwHShuXlQF@-=z4;C}Flz1Qp`ye-+)!Ceub%h4a78y)?N_C&|NyFv8vH}-0ZU%6mh
z%94zx&`M9svpv>}A7`aDiT)*fQnyu)i(h$_FdE#VAlxs^zO(wqXgoe^c007|+o8Sg
zpaq98cU|7|d-Fw)ZRt%{`9gcFl8zG|(LbCYQ`YghMq?59|GL*~^j6w?&W)aP*SGAA
z_FHML3%%t+Z>@eexADBZrnpn~{Lr^PIbqL`u)DH0Jf`xV@D-Jxg&(a9mIjL}@;=>r
zRos9*gTk)LrQy>m?+RaD`PcBS%0VJHC|H~x_Eb(sj*ZCiJad4S1}RROlP^P1_Jq9W
z_L>FRWgaQLG*{$K$ot3Mf;&EbfM0EJ5Wp~UVV_%<_?!=A`6<V<>uwo6s6uy_=@Os0
zq0-%5ZQNvX%O;Qc$p47+V@-Hxc~eSX968x^7604xc~+h9WB+bU*$=zbG<H8XaTNcq
zz21Lv$#+bn^`C_cihYF((pP0KU;5jWy~RF%&WP=%;R@~l<b+uxZ@TQ>w5Kk+H>3B-
zUlm_)*}eNuN_#5vqLY4B_(*M5+EXfCd_is2{*!#QS*FYP`q`(q_~)DB-)!|Kn!~q#
zY#KlPr0ThmH_cyt*}a$DyLRV<W|mfbfq%JKT{g<hJa0&`Z~p4}s~0|T%1=k!>>qDl
zSqJidu_C*mX67*e19j#HYsyCX^UMv#c|**&4`-m-S;cpoMnhchjJ_d%g6VGAY8v(N
zrm-ev@c&zrq>dl`eBizQi_Ds1e14CaHYm>YG=G+PoN4^%cK@XV?=6`=V>k+1VE%%I
zJt4xE<n8v)Gq)4lCraY|K7TLMIA+0|%QDxZviS3__Ggd%)LePyYZhf%y}2@TfrT;c
zK$yRJTD>2eXq9d^y~B;nwf;3@KaKZ)y2gA-4EXX^TyU3I#jAdJFTfpdj&-2V*@$L*
zJ?8B^c>U&hG~YFoJZV`yJR#GS1+Bj?%QSMax0NxaSFc{DW_o<4Q5H-OCMK2y(tCK&
z;}2x!3{DuFn3FlUG9fW1G%x|@%z>5PH(j?EfP4H5b9fo~#tz8oKX~xaf?zs@RA-x+
zebf8*KOrXv!mq5$#^o+a>4O44Sd)$G+!xfi3siY0heD=X$~f6HN;3xIZy06NB%5hj
zrUxmBrg1VTS$!z%7ZCP@I4%TP+Y#L-(1O$f9#0@WJ-q<Lm3b=8!d7DW#|XWhIC!#5
zFWMg{K-at^vZRCKAJA9&Me^ut|BuRxBxirDz)4io_cH3--YXd2yo`5EZ;pEOfR}k`
z4)C6N+;MLMAC3b`{-v;^_#ZPp>m{H&Bx%gDT4B5o5~tbskz`Z*|Je-npf^Qt9P!qg
zksq6B*<_w1iPlD8pO|SqDD|c&>*(cJrS`98S`NA2k@VW7@XP$vOv@yxKUx#Nq;@Il
z{uxNjy_}?F%NG_4<8Nka249GO1Cqa57@wP=5bNTfQ}f-?i%{v$&2(A0_}bY^G$FT;
z9Q&kP{bDSPznh_Kl6_EA#4ixW7h2GC;<M+@MOpvUWmRhuD)~<{JBP(TsY$5hKh0i+
zB$?=2W*kh?G5ttdK+;M`+Ha<&k#LVBK+b+MGmC@_4>=%Zzu8j?UMvZavES^KPmW)c
zz}kGJWqcwDknxq4(HH8h__>hrm6kD95+LI%En}`!c=bb1cGmu)0K8V<pc$3A>I%=5
z?jM-{CHGf5*ZiI<b#*Z~I@)1PstlmFkW>9ov5Xpq4700d&%t#Yi0J4+151j92X>9M
zRV$A_vsicozBA*EL?gurxwDLHqlcMe=DChDvcX(Ed#NxWM7UgTBhKY_B^k=h1(y|1
z*h_J!I~VaB)L6WOlPNB3G#FtUkU&LhB#;Rf5(I;AxJ1J|!WEJ{gCKybOfn(ew6NMH
z!ReYzxKxn|#>g@n<`J?ya6?8UP_`k;2`I!A4Oi4z(m<y$=92VCCPY+yDy;e-{j)W!
zkSe*tDp}H_MOWBGKrD)$M!;gwq_9<7l#L2JRn|;fS@m_%vS!-Ks;^^N^*9VMli+C?
ztsqd1pJ|DP@=pt%Y6(US%A#_oT5?H_HesqIAPW)Id(&;bx7OBs)7hK~6pdb3TgQm1
zLqr6v8@O61Dod~e>|lLw4I^7{U>p#9CZp2{;$(ZK5-3@bi%D%M<-tV95(`;Z*HLhV
zETe+phY%v^j3{X{qSB^AfDE-rJx-Q2lYnJK1NkqI6rL}}fssNG%N9Zob?K&AJ&cm?
zw_UnvRu@Y;`<MbTCJ17M&4Dmdz`1{oRh5;9s5X}q<m17F^gHSpS%Sk5XA!UqBt6;}
z<?M@HIAHEX@R*F26U3H#3FML&`M+2b%`}6Vp0((V#Aag^StVp^tYd@<UsQ)+7Y<2h
zgjE9Fs+pumi<!w{UQ@+1)-lq4F&HQ;gi<hCr(4oMj><ZVvi^btRDxJZ^}537d`kKp
z2kNq=j*%ehsm>HE$<Y#~v4kZ`EWs@})R_gKETRmXap*4jcnu?`K`gqTfIIK0GX;Z4
zKuIX<<28)jjzgU(R+33zpe&jk;>kuZN6O+^$(ljH?8x+&HH_RPW$~<K{UtJ@_Cc0Q
z@oubRgp<VTOn!*iSZ8Hqf(q{d=v?b$E>18D!Si)0*Sb1JV!J$mDl!+Y*y)6^snTLe
zrH*NvDwm^0s%%r+<o0%v4A|EWPPDHb>`fLEpxgEUq@x>C3^VSSxYUGT=IG36*&j^C
z52eeZ;WyA5%zS5Z=DU-FIxWFkJ2<J$+QDWK76(p99tjEVKC+Cqs{tQ)E#UYe$Q@Zd
zc|y>Yi9Y2!1C5nv6hPyo*EHO!;fsXO+P_bTACC_;PAw;KO!&)mj%nijwI+W*jUT7+
z5gH$*aqibiej1dLpD#hgxjZTHH5$KM;|&_$r19+<-=Xn)G`?HI7d3oYr+=XFPc;6O
z#_`#%>QBh}YrMC{`)a&Y<0ol+g2vC(__-SA_?GR__+pJ;qVcsF|FOm!G`>~iH)#C-
zY5Z=DKdkXbHNIElFKGN`UJs0mTL@vDal5`g#}eWY;uQc+NgU`Kf;@6Gz|4rh#VQvb
z4hZ&J$>O02$k$_lC&wb*FK%FoFbevCE?L$DV-_T7Z1^6aA1{v|69$F&Qsa1%Nt|Po
z={+=Fq;VQKl3uFmoM&f#e&mo&<3{51G`>LNwHoJGCEpJ;{b~(2Yx;E>-lE|hI{iKk
z@7M4#oxVpyj$O)qOT+gGQIC%`{9MER8uIx_{sn~KtJV0$8oxs0Kh*d}jW=ujI`k#;
z-%N=7_h|fA8h>2lPiy?YHU5Uix%DyghX|418HP9s8b|f<;Ee|IEh5no_=SP0M#2r?
zDaOIPR&j)Q_QuG27MUiuBd;g;?BsmZ`viMMkj_wq!_GGapFDkJO6;k`!M7ZI?JX}o
z!ol|{o_9aB7of#X(0m-{3|F87?02Ho7gLaC&t8L0KvN>YiaQM%mw?YQ<ccsOvKWV5
z-X-As(oWFK&i1ar8!E@PGdSDZ2OnsB8aad0kkP;oRJoH0IA6`tWsy(;K3;c<<Yx#2
ze$v_)GR^^CKIr7bqh1E`-H8L2eTkw7aXI)ZEW`#MLEPTF=fQWmb#ZKbPdfN!=BeLT
z8;guO4e^S5Vg3RIuzq+5%fR}*kHcPWumC1&DmmuN=bgP@MuLy|DGx6qG7wLKFuS~Q
z;LFkJcHmrIdJg!ken!(}pgi7#c6m#|cdkyi17~}m1fTUwBWDr7OnFYj!?(a^wZj^(
z#GQtRe*vFWKRzoM$mcXX+z-BbL-h;O83<u_IDAlkG#t$C@WhfK#ftmjc870e$YLUP
zhxzQWZo9*8klo>hxInljI(+i)ORXp%?GCSq!IQ)W8_w~=?=dUT?(nA;B4NCIGqXrs
zSK(I{0@!vPg^+kYCOuW|z+sV0Jhwl#5Sc%LnukcB9bzyB_sShQECv(1_wcR93cPDh
zcHk3jIHw*sjY`ru99?afC>Pnp#5NQhvu0sVaMrR_%WA6@E-NZpxOm?3nkq36bBVPP
z%fk6fv06vT5K&Ys29kTl{Hj^us@e0ZmJSz1^DO(r*>mPBty=NFy!&YNyy_JZQ$-?Z
zPy~l-)ZCh-_T{Iex&*6B#1WV<4jxt7<tB_)J-h7~yX_diZFY=&S$By!I2(tj#_e9b
zVNu&B79QeiC5Hvwwv16*#_KT3)Q4FYY+u^$MfjQw8hI0WUNXFdUQRtYtr^V~i>v2>
z$MdDN!h>UP(<DyfUF}kPn<htgAC2s78YMaRHjSpl?rj>SJN7n>CRlr$Mk&#~O`|l&
z-loBLv@ej7gR>zGGgAgI>M+a<y=vIjrf`S$0iA}uO{-wF87ERXA*VN5Y;no0PE##g
z&0D3drbMN!<^$4JGgWVH`o3DQLMBVo&G)70W~$!Y^w)B8)6}RT=QGNXQx>SUJGGA!
zy=FJf33i*xkn?Z%UUo-7^b)~wG#P`=evgs=@aVLC@vU)NhY4fb%F0uggvW`ilp)^A
zwJX>4%PPyeOcYDQy9X;pz8N)>GV@(R{ojZ;NcD1w&JwPjJl%>DL%AVd$TkF~Wj!lX
zYWm}I-e3Sf!3$$uqBo}Jx6L<-xJjzdY~lLeewXR<ddmMA?~gz4-8jE_=}B8m_Zk1l
zThc%1J!WA+oHyV~yU1Iya0Pcwt<9TXZWO;z;DS*=2TNisT1MTHOFV{3;nmvXmla?Y
zkIp9VV$4bB&t9@*+4*A^&Z(L=uWDZYS&Nr`cTUx!x#9d_1BVn3Ea5ir=T|SnYef5#
zw$V2&y*`F|zII{(@ZWF))k2S_k7<;ILIbckhH2KQeN@d*2{u*zE*1kfQ&T-=2%T*h
zoOIXEs;)Gbu{G$ho>lxZu>!yUO<yA_-rjt-Rgy491^ODiiLF2xw4FIkna&I&I!PF#
zQ{+uvLv+#dh0|v*Stg7zp)B6+%_LfD&lqFVd%g++hfQQ*jdAHc_5uF~X*LU+@u41P
zAb%k$8LuAz#)PC)R%aAw{%djKeNl{KB#wk#JUz`5r&195;pnWf2PT&yfvt2Hd#tQH
zh^YrA?YtC_q9>W~O(-X0Fx&d|ntY5wC1B-|PsoNiEj~Dv13f80zD#bIM_7gfnqdOw
ziVb9Ti}KbuIT6GTcZ=!37&{PmMQbp^4V`27z`RfbTeU$A@*%Sj2kJ-=E8gORKw0}T
z$vBhXfQ;^Zoocg1u}E$)70s~1TZrfz`RMP9VgE6~A~ovs{jhFiR@V%?i?e;P5KeGJ
z77HO_Ef(UDakW?o^>CQsY-h9B&MlCx7ei06D|fj|Z2F)CGj14WE00XM8?=<Wscn?I
z{sU|bt2MpJ*2b`bb~b?J+8}LJ!4ra(GPpz4FZ-E_ygzGL$9@L>eGU0@P5e)Um|uRA
z5cB7sYy3-%^D;19ZViics@aI=5duF!<AXImTI1t2ey+x)E*|_;0WtqloxYk74PB?<
zk2PGc;m=tQJd*w&A?DAi>}38E2ywuR0Gxc==<p|jj9wfrynEn!>#XXovEPCg4<CZ;
zo~~br<N=n120fwSiyFS6p}bJZ&?ONM>Q><9cha9@I%+Ii0EjFx3z4Ajg&&XiV+rxN
zKZy{Jd1n~nBxoGHOnpiukdGJB8E`Fi@2Zp=z%vyG^P*T8(2O?vyuadVu4+e~Q=j);
zT(lwfifEZdfcEU$e4W$h?FL_s8cAA`0wWyqO3;DZ+u@s_`PlCaFJS1{N0gOi3exQL
z>xsdv#-Gd<iO+KI^#Y%zH&UGHyx75a9GEypoS_5+d%4en&u=H_49@nxiaUk3mNV3W
zU?;D@#bn!@;c5^ttRrDJ_;}sf9}q1Af5TdF*!f-nQ$Nti$1%%5zB_T?vM(Xd@D=zv
zqtBayK}UNOXK=RnX51U^IhlYziNl`#C%9*hu@iJ2zP#DnaW`JAD39&1t{>a+J`Q{K
z7AWxsgXRo;0Ndp~4L;_lybR4u+^P3_5qzD|`~4Ms*7e{Mk%97@dOsHmJ6ER0o}BGH
zAAG~W!unZ{70Pq+Z3Lh71jel=1Nof#!CS#cI_2?c%s||!AH2sVkIx<k@;UW`PulpH
z&Oms=prM0?D21OqA6!2;wA1>*4^bvUw|?*&yYBjhxIEFjv0Fdr)DQCYjs3%4w68@!
z_`Q;$|B?E^1HZnaN5m1R2ZszA^7W_(<(2DR+r4{j_ixuSC*A77Bj2^wF-fGJ;oa)N
zRV!xKEW=VUk)=+4j+a^W&DZtnL3I%hf2J;~;5+boCwk!%Y;cQ)Q9VfLy%MKrZnfCS
z|7rE$>1gm#R}Z4!q;~KbBQdM!*i>9jEc5bnxA{XeHS;iahc7AJVfzzhT2qK}s44ua
zr>969o~CfrH%e1j5YZIQ{J*FvRCl>rN&o+Zrtk<JTlQHu&IBApQ^=8iq?$tB`OPTG
zrYTIxd=-SpBypOw2QbE^Wb6apj;8QJ<nPuL9-4Fb7<6T~rjS!t`LZV(zL}cBBe;>#
zti#n5UW6N}TT__){^aCS1Kpa!L)8@WCxO9>qgzw>P1Y2yj859hE5?&kQ^+M;I-@DX
za&(>Y{CgC9ozWB)Lv2M*UuT#A0;|o@#qg(2Y6_2m`lvIS!v5g1G)<}mb#`hBOTqM0
zJA;lpHHEK&uQQs$cRQ&mTnlwmXEcS+fX~uQb)+f$6PWs;?(FK0G=)BB06U{8Jg1YI
z!aF*tDQxVdrtpDIY6@?H#;!A(!k56u*8}#8Qa~x(sVUqCzRqY0_k+*69vx{411PLB
zn!@?u>x`ywEBHF2DZCGSR(m_r6h3H^*O8|1MH?UGG7v&jIJC4qO(EP1l}b>ZtsM;D
zNvItU5AI3$4$4I6))aPY3NZ}2JqgDxUo^M2dhw!Vw3nXM)~=oV<qa<RkJJ=);7N!s
zIU-fz@Ihabs*sniTUFStD(qGjE?sthZFup**~@AdpARRG1yyrvmz_WQ%xM#*%^IrU
z`CLYJ!XoK*`M=_(qBcI5yLjP}>Z7kJln-&GDy;7IB#f#Gxn$JWrYe*dp=(uzQVr;F
zk3zFNFB)D#FPG0cprR1_4#e&<ox~NDzW=RoAmpc4ASD%N?Lb(_sMCRvTRB8Fw|0kK
zJD>yM`p!8JqKl=&AT)-#)EEvffyVGIw|NaUhT6OEJ*Rh}+8Dy}E_|jl8bZ8e+;5ue
zxGBWpX$ZdtU&5^sU&7{t`4awL*AU8^TWJW@6Sfn+guB}DC0wX|2~+4xSVLdJ(Eo}r
zp?dE>tf$qXY6vmXjWYNW%Bd9jfvzke=}S23xZ~agi4z(0B|I%f-tRR;Bff;ALs`7@
zV>N_hQsi3MF&e_LDH*RJr&B{XF4Tid55{N+Pfto^b-H~C)dUwbf%59`w-Rx=eDoL<
z@Af79hHD6q@U^3jFCk~wBff-0EMLNBFd!0VDPO`xxOuuYgxwlKC^zora{@j#ClGQ}
z9Nd>s&ai;7TSM6GODNiGa(*bjgg2`ZCx@MNa%u?w&`AwpE(UXFG=v4<!+)FL)DR8?
zQ)e`UFMzKz8p1zyQbV{BYNpO;2!9JcOC!~hhVTzy>W9{{t2@#V{u_Lq(GZq*QbV|-
zlN!SMPHG76?WBgVwUZjcJ)P7LQj^#j4dG{<)DXI%<?4)v@B;94MnkySrm2H+UIuFF
zoW6v&gO7BMgN`(W)FfIO$Bs0FPuut?mw^x(!ePS>K|@$FbdX+~^xzu8Cx^;nA{xRz
ze8K5nYxEnm*618uAY2n2x_XcE%tPGcJk_zsd74}r!m6!_wS@WgX$2FO1HNcuppguS
z^cXxr;JY{yxHjp~7~CtjuCN$Pkt?Rz()skRwBdMQ%3T6Tx&kj(UF~bAtP_v=GNgm8
zWl3uexJNoSOporRPAqou(m^Gb44F2_!j8h;>cb;zlGboL^;xszhEB7%K<ScI?K&Vz
zgSbPTYKiWyKD4B`%N2_9N_OiKyLE}*E?pwGb?Dw*JuHm1+%x@1cUM=BbEQW7li96D
zjOq~wVVr#pdPH>r4)vG9dKVXFR1Me(Z^Qq>TLO1iCv*qUz;<?5H)|Fzx-g$75$Ex|
z5?PegTBh_Gm+u;vr`hGc2|_ZeaSCMetQ2;cTpZD<u*-_wiajfKEB0(_c~7+!d$#4j
z_k{G{%SH!58~24v`tM0z+dl1Nma4mTE~@UbmFn&$Q>yN=V^w!DuWe8FY`rk(E;ASk
zWl~b<5SC;l7E)5_U?3lv=0+$1v)i|&vU&d9<Wio0U)_5%Hhb??@2c;E&EESopS7-6
z^J;9ozCN#COAEGppYTS;hF|+ylJhqFIxc-fpB7(3-z~0I?|N+czRug6vKCvu1C|3`
z1=s-iJHWkwadOM|IKAb2w%qbP^hR1kpACICx;ACiXI?AvMS=eob5|S=?9y^fA8gG1
z-ElpZWHt9(>Dk)S^E~l~ELXGW{p<y<7FVB^S>^^;iyJTi*plns@ZE7eS6(3UH|KAC
zFgtbgR`FnVX!8Z)^Q;w!rEE^$id{DL9`kzo*5Kw>MD~WHpPRqQy*6jPyHOOBU65Fx
z+c@q5{|@tU>?P5V(<ttGBy*5>E>o_Q+HAC}%{pfk>xONvky6B3YThD1CnsAFker2x
zC27vWb~uxeo~TRvRF#%pJ*o$&si@bu3*3z^)Gnv~@0tD`#gD79PL}Jj3h>F^0$oXt
z(pi2I=$7PY3d>WiTQJVt)dM`?ajbuogJp+w*>03=>av|>SY@{@!z$e=nPsc~W3RAm
zr%aZeqRaN8>_EM{F|OFHYtXhNs}9bRtQt7wvj!|zT^oC=-S~{jmD}0pMz*yNNjy}a
zDq$+Ny)VlP){8xFzr!n<yDg_Vv!%uNojrLiK{=Wr`QgA8cdN+nhw*e<j>sPw8BxIl
zj3;XpseWm199g3$za0sxJ!;Hay%RfT*`xW5r)HVWMR%DS6St@~+_sled)!j|g#VVn
z6VE1G;2tzO^{(dA+<TtQd~Wo!=6Qi0qx-h>SR2<tYM-s8D_4l-X%8oy;SP>A?plZ3
z4`)6y`eAcIAZ~QuCf>d4#kz{O62flx=={5`K>Aym`$oTImId6S`!@E$2KQ%(@~jDB
zOhw<uwK;w3J&k2Kp87QOavFO1?{D{M;j<;HF>_no&}_{+FDnBZ$!B0A`Q2~#+2Cv9
zv%}krXOmCty=xy~OS0*BLb;mod}<D@^KL0z>uX-0<6G~=*}L8-^sMi(66@ma{mH&Q
z8(a;12F0!CQ^?iar={1*tQJq}B|Ybf-0bugF<|_jym6R~!_z_J=U?zhrYOASg4n*k
zSh&}_n{Ue^kLv(DR=WEj>D~jR#|@!`6?wnfTPX6ja{Q(3sT0R>Lm*kRezImaIBIrV
z&Rf|l@;=ymplcPk)_w)za0TLU1y;S=r^VI8{=X{6Y_7;N*NZ*pzUyk}wY4tq{<vOy
zT&?cH{vs?_lRiFIG#d5pLgQy@wdm5^j?(7ky}sAA$t)ON=H26Jbgdh-c5TjmITP~!
zvA2J8g=yDL!zFmk#A^(Gl@YLuvT#Y|4JWBxu_rQ=cf8*8A553n<;5b%*UmR?Fbym@
z?J+mdOvLnfeBQ*;7e`JuU4t$(eV$b({Mi3HVH)Emn8xdg6G!n6yWF2z@*UIIvVY>J
zVqe-*C3j^nZ`qo%cf@vo&csos;oJYo8BK%l*ng65;wb$8?4*;wnq0Q~v7P;QKeqpr
zlYYiHF~%>-d~WW}{yY1duHURUy~RJ@9RFskKhYc>zQi<sDy4kby8omPTff*eu(EJL
zv9ItE|8ldsY?PVlO__BiSHSjUoPC~WLF@P8yejtC>5Ppi@GOYNyj3p`J>{n(ZuXDH
zj_%03U#!S3sF^v;|I0dT>s~g>-wQjtuUKTp{qwJATXyl?_3<Tl^$qzGO!v~?n#TDf
zOyjA{@`k6<O3&i)@|^?k^<QMx9OLtQ%(Ovqre|qx_VcFk@;&}b3$naPrQ1=31XN+U
zcj1HkQEWB#en+uSi0~zOyZv*`n~42MjJ(;8{pXKaU>aU``Cri()038V2B6zhGykWT
z`<)bT_3BjrD)VBL>o&bZ?l8UMwq~yNuNnJky#I<i>;gaF%W~sO-wXX+A`WYSw_u0(
zG+bK4yf!QSHE&|iOFXDo&t~uHr2g^#)t-x!XOtU_afigd^U&B|IyCmT5)P>{w+CLp
zK9*j$DXu9t;*!x+m-(Y&3}OS#T!Y^8q+K-q4K%fPdbt7S0<6C7HN~4bX=ak_mp|or
z0_lJEtn$Y7JR{zJ>9pbH#;*b|9E0xjnBoq|<eg!fw?bym@g?s?C0?92uiSXBa}u98
zlv;whGqrrN^R;}rGZKG*btPSD)6&CR6aL$|Lr8mH1F;{{%JR2*?p&~99UJwn{-}=`
z7tXE?gXFr5pYM+hm!I5i49nEQH_)tk@R5eIVGd971haa0LZ&MV%hUU^O#J$KOyith
zy?ULR>G7FHS+Dej%*3)lk6s=;9d;IER@T;z$tjpLe$pJACyk$zQ(QiNyy==!0PgWK
z%;Cq8Z)`#4d6nnQ$qc54K(5X<GyBT*?;mmZ^>`9I>45}~F9DB&U#vbw(jRuvcdni&
z=?}ScWB7lm=?^;Szg|5fCkGY3vMw8s(~^`vXv_y|vhf@(0X1$e+j4Sd$aI&mc707_
zdVYCEdB#jOu_oC}%Q8JkNkqd@-z-`5vu143J1&{X5`KXao)E`{P{2)y{z>GTMk>3k
z&~2hW|4c)@M7P`g(<Rb8&jeqq+1Kp`%f3tSpaj0vOa*6Fk|#dFV`hN&fhg}on)gBQ
z8s;soR4KK=NHWjC)BUIkzD*1MiGfADQKk3RB%5A5pmFg71*qIhA`3sqhA{;{?RvJN
zEB7Qgg4qfxC#)bB8HuYvoeyv;31hf7N4>Kk53|O@a_}Uz3&C)Z;+ITYI#(Dcr=-0E
zY=@+bSyn5IQ&Q4i0k)46+vWlzLOu3E-tjp6dbbhdv|u_}XG)s3CpJb0Gbr)HDC6km
zOR>2@FpIn;xE=jVYL~*iacnS^6uGM`D1(GCE||)!50huv@`c617@r*a7X%r2OeRzd
z<MdF7l}MOV^WD*lP}kGbWu^SJvzI75w~*<*!S1(go`o?XluhbTQWps03?<}pqO<4D
zMJZ>hQm)k$)a}glES7tprl4+T_RJ&Y1x*<YN<k4RB^WjSm5?$yIml_DA4?oECa0zm
z|3Ko9FgY`ecrh-Te<kuy?wLdUa^kGT6qSFc#F2lB%Kx#%k$;NHAH=ov&qe+zDt|HX
zz`xLCd>K6h$V?oGyMZJ<kJD5pe`QOa&g2J>lK4BGUcd<)r=ndHFc7IH#RynT0V8e6
z!`c;arRHGi^U1Lb(h~RLl=M1IKcSQ>G|#y}=8>mOHGZ!-SOvDlA>~Gp0#9h3kw8u-
zPa7%O=yEpZEp**yIFcU(vXiV&A`;9(^2@g5U?vD$jo#u<c?(F&UvWYRT&SgeiE{mj
zOKHE4NShB5rCG_rDiA2mBE(9&S4(3h`r(k$UW-V(2P8_fl7n}HKxq~sR+@>{v8BVn
zb-E?(lZZ4Ik}1tf4jLd(nnj3}R<5O;4M|~3n%igf+f*&hN)GawNof`#Mw+sJ>FjPI
z1rTEeKCMQjuDrr?rTYiwf4P2Qj7qIAPc;v+p9l;iP*d!<j^_g*K1fFm1C*LZVGKlc
z^q_$y#lnMkCT#b3{F%kV8}OYOZzLKiM#!CIWE(xq95c^#oRJM?Z2Z{i)q(QSS#s-M
zQ(U^!xE%Fo8=M=7kO`Y~5U^s{lB1IF5=ov$uo-D26W)gd8+{PGq{$MZ&q3yu&5&g@
zR1&g0kRc-yDBBR_1QcS5hPT#O(m<y$=92VCCPY9-z6t_e&3VykPPbKa-e&Mnq9LXe
zs5UpuYb$ITQms~mt%9R$G>~EusLGx-(XwV(Wl4Ipuo*0jQY1avDdkqDNIH9^NcKuO
z0UvCV&Pa`<&mgF^=!~!hxI$LVXyB!;&Qx1fcGR&dEDNl*B6rk9FGNH{58X6$C>zF_
zqZa#Y7ovg<=%Z?}Zw(`=7Bj6{@HsRF&mQD^X$>QBvgjEE`7&BTaI1_?C-{}35-3?S
zELqnfLV4IWhG3u)dw(4x88X*d1WLe+sDSBUmcffuJ|?|l>IQfD1~=m@BO0tsQA!9=
z)s1J_x^cU$8_%+J<96ANyh^AfL9F;Ngpq>Y`0q7V8CM{}$1R8-uVExM&pIS$sh)pt
z4I^!n*&9}yY(2A9_6$4SN@V<FRn*!#MutJ2mB@Ik?5iR7hxnEEis>8NGd8#x-;ZBo
z)bx%zMwD!oXp?=1lzq08tr8iJm3=d0v#xHzt%DfLhjd8ZS;q)Bt5RounRm*@EJ2-B
z4#r-_q0W@8=%g^*j^hj^@%c53q@lj*%xoy=`8ABZCS~wU8Invs23D$8iTGj-Bb%iN
zp4nLNej$f6GjoTepcJ-G3glT;igYV{iO5~Zj;#CFFfvIp^UMsAY~{4_2=OmO+4XKQ
z6S5eaDzowYJPt)?EVhfet@mA#e2m4WQw2B>hsw`bZ2CG-SV@)6SZq4qaricbYCpb)
zk=SGof4=6(WJY3>nSt+GNPaSMFOZF5V~Ez9jqTya+k~$(crsc2lm(RUBsLO9G+!)i
z895O7c7Uh8m2n>;pzz$4`#>GR#}n&jhTg<^DK>JR1xYIhVJB!|zF_9`6Zhc4x>A>v
zV-YU%MKh4ht%nk@gsw1OGUF4Ns$O)y4Q+e_b=7uNal`r@Z)D20%^D-(hLxU31P+;q
zk3T(E#^IVWtYX^hvWXuc>$jkZ=^vw>7cH%>t+HLm&&{6wBG>Tm`WmL<8ZNIA<`-rl
z$g8NX>6ejfiZT3cXmH3xJ!j3DHf_{&0bO^`d_mIz7h6aC*yD(%E}LCTY}iTs*iGYx
zW@!da2@7Yh6t3&N>6!Twt6n5rH)ss~C{jJbj5{g$<mBP>%$a~EZM=ix%ET9dN0cBb
znSgj&f?>dfJV;Oy#QQU3XWBP8%Q||SoMl*>oMpG!<SfwfCTG4r*l7))0&TW9;|6DO
zZK&4vW}!AI6N1c<FvQtaeg}nJlQKkhRT2Sl{PyEw!ASd$gm~(5l~%&X@N+=;gobZx
z_&*x@kjC@`4f|+#tcIs+$lpHl)o94yb>ctKaJ`0iX~<a(rt{~H@FfjD)$s2cy74Sv
zdYp!Z8urm}l!jw9<R=69XKJ`a!&(im(Qt!?*J-$2!v{6orQxd@zOLbi8va$o0Ny=W
zUQojU8lIrxDH@h(xK;N%r#$F<^&TO<J^rF`zFH9H%L3B_7}Laqgur`iysySj)cDC7
zpQLf_IYxf&1H}9nYJ9oIxz`xeIs3!(A8DL>UJ-BA_zsQl)bMc)pVaBEY5Wb1f1vSC
zH2!amL+2>VOCf~(bdC4cICMEOeW=EVYkaK6Cun?z#?R4smBy<zzFgz0G=8PVuhRG?
zjW=ohCXN40<M(R(mm1$ih}-TN4WHNWC7u2{Aq=@b)bLXczt9k>IGI1FVY-Idgy{c5
zLgYU|L$26Je7J^uL*>SQ<r>b^@H`D?5kgLw5c!sCc(I0c8vc+FayY+8xJAS3HN1%s
za&9MtoL_7Bu!g%e+(U?O(pNQnoe=rn(fCIi@+Xaai5iA9%+qjyh9?jr{}7Fj&~UPb
z=V@4}VU32XG`y4$`7hV_k2Kt(;m<U@UBh2#_*)HsPl)_`H2y~o-`DW(8t&JSAG~Z=
zx`x?=$e*Y2z8VhGaIA)BXm~U4>trErA;gavzi)Uy97~8ph-u)YcK<+=>g176b9iHA
zA+B<vdI<JcbBhNTQ$C@(elN#gvLv+SaSdP8@IwvvYbc+AAt7!cjvsLAw`r$N->o4h
zZYfXxRskL;-@}@3kA|;lcp(0#bh;(?&j;am%9+P!8pgS-Hy|#jaN%lT)=!QN&fM{t
zkw=Jotv4Yq1E1l3FrB0!<q%(^;msO8sNqW*eyJfBQy~8-8cx@6g@*L0Wcq^|zNq2H
z8djpNOut;i8#H`WL#Y)&`gDvy^3`g%QNt%R9D;`X@k%pBLr(7#uhbCDjR`|yuqc9N
z;R`Vu$k*9DHJ2bW^P-wE;8tq0r)CHY+*s8adV*jlH{<5v^Vb=Q9DKjS+-@Hy6YvrT
z-$&r%zB<k@!ohbI#&l^rd=oSux>JT9W9-=PY%2?WMeXfK!M&uO11g^tpXK072Opmb
z&afB+ySxJMooflPF+1D48ZVgqeQ^e7dp+oQKHZ$54g`C-XXoSh&dCJ)Y8-gfM#9hX
zaZdqbf8dcU17304?5X+7d?D~J`OxJuknc_$sP+;?!MkyO=loy?6yQ5U&huM26?C@u
zw0@YUjAfCSldn&IwE?k{)yWrstPr0#nSeX_z677!-l00rlYn;ezXk{~$4=0EF9X{9
zx$<}+uETX>KjU#G1N-lN95LAkV<Ji=$DH|2YnL|=e9TXId{#0LcdpP|3cehf8hhfT
zfn8n&_^ffjdz*psios{E-yHCrD^p`n&i399zA~_|e$eR1KzUBS{oor0I{B>UP<wns
z@L(&}e5rs8?eWdC@!@eQLwkH1!Iy<pmTL_|@;Uu}Zv`Le<g@N~;%)X2wUvvXEg8ti
zZwGrnzXiVcK&L#WGZ3CIsI+A0q4@n44;p%+<UhFI@9f^Pn26tR9<OM(-|v5{-*4(6
z`uzsv+oK#qIGIq(eq<pMPZVFp;NF-O9ZWo*dfFZ#e9H6#PSSDsdG2yQUAack(e~4g
z`rjVdPxmPJ+YXJm*h+ufcE4wiY{lNvVZ*xK!Iqbx+rhTm!M5AM_CI&AUbX0=a<F~9
z+riehr{|0KDO8_`U8{9H!o~7B<6sNlQQ`KuIYaK*Yj_FWcMy5ah-Q~euwu5k*Cvby
zQy{>za-R**7}e=MoA{z(U+*^Yk3iK1d9L1ZA}Q8=R-!f!*(A$D7Vfn0kWEq^vhTR0
zhpc3lF0t<ziFv(`C9`yb{aiZ1CMhS_4ax~NslA`!>P40lEPju_?^27~{`=nR;RKsk
zU(hrmT+m#xZlf@>d-f{YvK<bvId5cd-00h$oV#&jT-L^dExlVk8wy)`hCN#cR~ELM
z2e=Hd1@LabR{%c+3=S^b;KA9m!RYPY(0ipAAol*x>zNx0Hul~WsPEa(L%N+wcSbnu
zi9*r4U`wBsJ-4{G{jKM1qAEMEr6?TORu^_%8`$<x*o$-EMDyBTh+fzB+V)X)#<hPJ
zA7!Usdy#l3`ys^AuFcwpwe9xyem!ej>b0dt&gS6l=3_}a0uTE(g*L*~Fq~NLYxIVd
zQ)#G?uC7rBP}ah=<?T$%H8EfG7m;-B3QGsepmuBZ+Vku5Akr<z#l&{f>A0AI8klf0
z4oUY;<;2)tS(cM$OgV6VRdt|~Yi#{h*~O1L+r=`|WtnTkF6~n4lxdaalxdaal*zK#
zS5{lwt3S(4ljS}f_STz?!D8i7Yq@ROYHxEiwt7FN#CCeWy%Mb+aJG&$@ipc&m1X(h
zW=WV<pDtl~eTIY?aCR-rONH~_pWos2O@afcuQjx#$JYCN7wpO18nTU~LgC$Fw)VqV
zIzHDLO{z^n(Q%tx_AAzIn_iEO$U_)WzQ$g%ZLVe)TwOzGNvQtzy;eK?w-!J7R`Mb-
zWOVP=<0|89SOHvF?-RF{Kb$;C<d5#%RIsIJ<y#`I{MqEQg==*0#saviP88>4T_sMN
z+PhKY_J&(>S&q9t6D4G#ukzpFb0E;zv#CdOu(&sz&_B&;5g%k_x15)ky+Q2x@NM4b
zo)$bo;HKKLk8pdkE9N<(pCYXT@U-Ze%cn)p-00I{^`3%_>N(-vAmE@HXfA+*YR?uo
z98|Z%K^4UfI5py+njd~7^Vo2#bLy{zx!%;ysg>=dTWQyIkhZU#wBQitT#>g64yn0Y
zd%z(zwCACSLux<dD0I~1_*^=pezf=D<TFGNy&YF+?^7@O)LVb`-hwTvKSiz!z34(O
zE_yewsUmMf+(~=3p!X8?c*2R5W5Z`wUK##z<?irPmBHd*$-KNz_qN3K-{TGkD#wH;
zRbCOky7JNRlQNC`PFiRA&dYmYuh~1b%(KT8_E(DB_}ug0ta?n;S=HEKxWqsB<0rqV
zd6tf<#L7E%O5F_w@n-Fmy1hN8)Z#mBPN}=$lsfEI)7br7#3}V;r&H?E-=^#>_W5&0
zK%DQR>8I=;e8=v`e1!`>Z2e&3z{;{4_n$=H)13p350u?VkJO$0eT6m02dXco%jt)$
zrt986+MQCrf1hdmW&owA^!LA*&|J6xe^IAYbJmr$SzA83>|XEpHcyf+r{f(irw?eC
z(>%CJoj1gc+qV-gr&+~!UtZ&MIlc4M@`gKKE<KCKLl?F0a{AE4bU7{E?p?Jy6^^D0
zEJxFG{{%<Vd6uJTNxa_&A6K}V&bcgeZLyDk{?-2Mv7eeN&wS0I5X)T98O&cj_EW#x
z>nh!DdWRd93+kt9qzmfLaLrv}6)*hZ`4V!sk7<jSFP&R;{<!Lz+N!11i!O}phI9a>
zsC+k6OT1GZ?cw}n#M>_2?rjGjGt-#j@U|-nr1zko+TA&sld8`9PG(N!`0*1mb0&=+
ze_`f;%Ja@MU1wO{cBSN-l9LJQcM5{Rh_~Iq5ran_z#|SGcxK!=^oT39d&HfQKR#o8
z#-uhLaZ~6KH#F+{);H?<25-UC0q_`0Pfss^6WPi<TO8hR5qkS^xSOH%G45u+Mn~y)
z_bzoeJN$Qd&aqj6Gt;Jzy3O`pVev*B>u$!ZT&N!IW^W?ra2#<FcQb0HcSwrmZuUoD
zza=Hs-R%1q&uKW|sirowhPxSAM@X8@-HZ~~Mj0)4Gx9zn$(FkrDQ+|(KH_f1tW!ye
zxSQR899u#0D|a(i!f$goBOY&aHzWSA6d9hqtZGu#BI#~M>bs;WcQc}caCgK<+|5|Z
zcui66W~9v56y<J43caeBOSzko!n-V9yPNSdiAEdoE0wz$@of@U?q<Z_khpR;BR&wy
zq<HOaMtq*cmAe`7%@SAcX2kE7xN<imz6bc>yY_Hoj7q)8?%FfcOg)%uPm0#HU<&wa
zbLlDK-FYmk3zwc91|zI{2QEEI%hYf_VJ!}rM-!X^IdJJYpOBW*AQP<6WWueAOmH=N
zm)wLb&t_u{S@MYi*BvnG+B8&>Yz5M_=Z>z;yl8D^*lIH`TALZHjcVEfJ$H0v!-Qmw
z2CAS`W2ai;VRyc+j`CHrrdrLC^k}=LT0*EDQzFVO5$J(2Q3>Ui1d^iyB3f#y3E51z
zKM}A!DC;k4tZoLK6>mnDN;)H|ZzCdTwQ?M8ETq4+h7p=18e#^){W4lXK*J(j5rT0t
zT0x*>&436Q*5gch$WA~*2#Eb`4I>l{I>B9#C+UnRX)~hIrb|&c-GI~;D8%wGVLbK{
zFw@OA)Oi<TXfQ!6TM!JYn=5SHTo&!-3R^dqv70Frqlq9^R3$`_g6hAw25}ka+4Gia
z>)JX-V)Lv;@)s)ki#3e2O=fRd&9wDgW1ZD=RwBFaMJ21Tju9HDT8WIu%Dw_}mF$WQ
z?r9s`Hre$y*(%W{yI#u9k+M}H<FT?gYuOkT6zjqR61{R=9V0Z8QD;2{u8Wigb{2Ft
z4)id=E*$F20&ET#TR`rk#KJoak+-B+o|y-w?OVeL4T;p50wkFP2G)$8${>EchLJh=
zX;Np_LXsJw2-J+=F&yfwsuLNHZ-IOTvLn;gb&L#>oIEp+Br_7*P46KWyTlMP2})%i
zo>dRbB#6zi0Bq}34uaUk*Fa%AAdVn5aV9FoiXo98HW4O-F~;t+&koql))SAO*?NLy
zww~0+Y~3tEH4>6X;=RfZ6LlCS_}ZA9TgK>46Lb80w_|jU@sBRX<CyO_E_COs8gA9_
z1wvR9$V&lBoWE$C1|l@{`<KSMjh<D1{BIdO-^}ZPad8VFejD2wsXl~JeK%4M^eT=d
zH5y<qWSOd19~<_&L5>*k@CTS9rt6JV<yeHZ*bOWZmYYA&CCi$i1|UhJ&Cdb-_`%A+
z%}rRUA?NmqU#{U+4e!(NX$}9Xp&va(erdc3c$&uLk`ur;YWyAz_h?AR3g)9>H{m)B
zcWC%Heg{Z@PeV6;B8k%tmyqjn5IVyUCqd(=E_y#2$k$n8%zR{KUaL4l8amnK?Lxao
zu@Faa8e^JhPiKrV2f^~Gk3$yG5*+qo&IVs+j4>a^bLnM!MlE}SmdEkI(2V=SK7!FK
z8K&TD&;A%b7|@hRu;NZ*%qPIdH&|y_41!(Wv*7#6PS6>g?R^Fve_K0zP9wofU}46)
z*cqJ0m?z`*Eq5{jzZwU+EE28;AFn$_c4UmX1$@>M0grqc*#0|lV7x3*6d~>bQ^YCM
zA_6{w!`?h^HkLQRSa*ge9ekhWDFZ$ypVO%Csa|m6MFDI_N5+n~6?D$n@fGl~eUxW6
z>T?=9z6rk07(4zOd{#fxv5SH7oyLyIg`G2YtOlQTJvuTbybOF+JNUF_Anr6Kyb63)
z{WxXAK)$&~?09Jc-{YXWbUJ|K^TV2O$e{MD2?yur7fZT2mkt>sv67NOrE1ragIg0$
z@5^FDw>9DHg;mSMz@=3+1LsxES^f>OCcFTb2O~v?PyWsCL@SsWAge6|(8Po0hc=u8
z=*KqP!~=>y_t6k9u8$(fpDG_a7RiJ?--8wcXu`Vo_c3@tzS>$OS`+@+LL`5pV;2#x
z@J1U0dD()_&sKm7j3{#8CBR8K4Ue?0ur92bU0Yi{w`$h>!Gi|Qg@GPcn3=U~)w0^E
zh0BVH7A~H*yrxPF#L6_a!>pY*<}bxyDH$S)YQ;cuub5voD-8ejs-?q4(L9T5_MACO
zt5$sNmWA_Y&zl!9Gn~(DJ*+oUTSJ97)Rozzdw85Uwxml;3~klxHZPoeez$qyx68b+
z5<lB6aW2lr;pzFlooj}w6+!1NUbv*XrfO+qP0+*Hza!=WAe3q0?rzgUn`t4xKGj##
zQ8z7&?fgUib+BH4?fZ5t3u8ey;qsaDYZhY-47b}&FHa9o-rpFWNrb;|V@H_K1N1<E
zX9L@2L&ta_-pgFQMdE`t^FVjv<96FYZ7nFx18+1EvtjW^>p^J&_?)r;l$DT#dkwS6
zOv#Rz{aG!KnEc^IK)h*~zs&RGi!bioe8=eU6=AWCYy4+4u7#;z`WwO4+kCerr)>g^
zOWhRT5Vt;IL(;}jeLT#$%EF>Pq0t>qYV?Kkp=9Mw5he2MtuNNNM-)hkt6ntrmoZ$`
zM#YPzJS4?{w6$Rq=f}dq;&>Q{DNa9P7N?b4)c4c5JkYtQRI`aC`$Q59liaA0w=$v8
z%=I?<n~oK!t>SpGclhhcn|$?&aOg5O(D=^-$-YWA>g~}b7{b>`Dc*XQrl@)+)*BkP
z>SWbk)jcKBQXy;M#ipC8R))kyz11@=i5oCG)NPWu3pFW|^%;lyl!XJ>10bLz$+Hjj
zQFx-n-NMkgU*dRE)Od=@B~mo5>f;msrhsgjft+$LkNU(2#idf}y%CB>Qdq0CvR40v
zTCKI!%BM<+)GFFbs+Q4SQn>0Rp9nOnnAJ-GeT}VN3N-3*BIUD}RDO@dS)YexeIBb+
z=7VnFhu>G~3V2Z~6+5!Na>Jm}U7rlItz?+OJ^hXkZ5t%a7W0_k)}dvy_N29P^d(^i
zz&`pg4s%VI(Ft2S4%WM>5B<28?7f{*Z}q0t4y(62+q<X*?i_C;?vXA2ttqXlEj#x5
zaMg|#aV=SuagAeeT!v#8j$m<Iy)rHod;alud{bO=LQB#XGe4u%Q?_bPMr*$^>q#MS
zS9`)R7t>D)FP;>t6>6mTaK9*AUH_z}KyE@)Vr4>8Qf{!x)evkF{m1WdHT}+){z6IE
zXeh2M%{?Y;=+UFDo>@N(2D%*Es=Y<I<~CQ;nQ;U5l!Q&>$PXL!>KUQ0d;JoazgqXT
zN?B4FS6T@^SEG{QmE+DQyiMw^F@(BT;)X2Ddv0$Wo*r@NGwcz8t1e)yml-vLb1iWR
z{NKgry8PPX+4cWq^q{72|8lv+^&Xu5FyDCGrS@ldPVUd(@+5duN?+`q);nN&v2y*z
zJ+JrwL6}C?MW)M_zpB_burj?U?HSl+-M;0MYo?$5+EwR`*j_&3?AKab&VJ3i=Egry
zY%E-m_Eg~l|A2n;P0v-qkyA~h^!8h>x$GDC+j-f2m)&=HrT3E6X`22Mi+;_tYrgVc
zvhL1~_-9>tODzAzcmBYCmU$VrJMgEN{}$gZ+I;rNsk5%Q<;N@sl2vJSH@=UZ9bib8
zzsvtUb2j!y$e-}BvQnFQqW|Z0W)t^lC^X+S!h6lQ9pff6TTN_j@vd2S$HYc|oIfM$
ziMn~ASBmd0z5SYhdF!xKLUR5tb5YqS()y>6mNX#s7;{nP0#Y{p19|J#-Qi!BdQ8c5
z6jN!QQ8p^xe_5S5wC6+T;9|MNa$d2+d$;YR4V(2-tUkq+{Ti29iP*3G1FM^-r3XDB
z+JJdeO(O}mWUg>}W@2L2sV5bk+@qlA)S|Hk!31fD_W#*?6Zj~K^nJX0dS)`2Op?h(
z5(pSh5nT*7cm@U#RFq4+Si%vIDAxiaccSZou41?}+={5EtczK6UDpFVSZ_H*U3C$a
z#rs$fbX`~f&r|i*q^A=#QQ5!y`_l92dg^`at+(Dfx~IFUx+-vN0a`+zE?v+u*10SF
zz3K1K!^=Nh`2C>mVl1lut#wo&skop`taIlsh}t_R8qGk^sC=ie1?HNyM&iq{xcgi7
zQQ(I9G*_uNk8}wnrRL@x(}l8=@=0VJlNuorCUNYE$AHLV?344c#(9@4v}oJr{4IH?
z`?=?wC6?!pdZ=Tsi#gbN=_GB1y>)dd*t3Fp`qG9Nqj9d;?6z&UgY1D*=9<mP$zvzy
zFvU@G&F1Fhv5#pXIj*^8^D-N^gT8HG$LE@rXXjJ&BgHdw%_{8d##DJYq?4!2wCs!R
z>>P^yS}`uL>`TC)#0_NBJXPAiwRIX>z>iNSyVTCiWx~n$0_420Y60_0?Z(Z?`a9X<
z##}gcDi#L6%+AW=!|d0JISCy^irJ))%nwjV$>+tHE!&bg4^27wym<5@i^x0%b+2_|
zw$}pD`I=%fx?*ab9KX^!6;tcHi%ew_CWl=q(R*NMCV3pAE2fVA5}C>*#njP{LkG8x
zj=5x4N%Th*lhGAZM;{e3(G^oie+bMUKkbZ-q-WM__q4N8XN~U%R+L5`p&EHYm%18l
z$$*mXu;Rb5qI4cF)MA*8>1Q7+5A)!ie#Su@+Zsr4Up^plw8x3bVuW7MhN&5w%jw~~
zDDVl4r1+FKhmJSc6>pO(-e6a}O&qX_AJ7NAYN=<+V7AtHBO8}d1*#Jm;!5CtR{}#!
zBp7yoJONg}jyKfALjwJ3@}p+e=`vc>&!opY!rM4u7GW?h3us+cP7fzrf=^fsa}}Q+
z>cHF)qvCORuF~N*l+&Zb;}c?7_S&$4$}q&PIo3h`c^$c`oE}E5IXc42c~eM^uv3N5
z)iw_#%*2%o+cuWdQ-xEzoT94O^gN1FyOP6=t{e_z4t?5)jpg(NacZ}*VbjwLCmIuB
zBu?$JL@;BG@U-%tNq82gc73X})cVbBRo>`!)l5QShEGE*<`0%{D5oc+GDJ5`XJ|t?
zJ?&M7=oZ6xB~8!OIJL_xC^kJal{Iv=wPzCES4_IJNXgQZXwOKf8;`^hTvbjF3t79o
z*(x?Yv`M=Q;ZtmSSoYd&tIez`r>9t%N%wujriVqZU1?8Msy*EfHj16VqSfxpnn|cB
zR@x3p%J4V_=SZBGvPJk1r*@^utXEBDzRD3@W&)<KS0$XSOs6X?X?;08>lK?W%~#U&
zOu#AYOTr?>W^PJxYL_{J9fZUZ?h1hoI1#6^oSvFS&hkba!Ukm|T^1{tgy)qlbXj^}
z5;(n2yDfB*gv2DzmsAjgiRCHXbXk*}LrOeBDW}UCBbUgP`LxS)$R#GK=aqUEG$2Py
z%jsbTwEM1M)5BD>J0GbiX?mD5?KVPUicJqw*Y2x^O%JoIT^gaJ$>4Db&c|_rxvHF=
z=W%NHZ6NOO1R99zmvFB#h%W5_ldw;jLzlM>Fl%m&gLvbh5x6}O!YB&u@@@epfop*x
zDMDf~Erl#Cf_e9r)6-TZPgjcR-g0_QQwGqL^0>F0o{c!Q%Vd=jdJ@yv0Fi#sf#Aw=
zdYDb^zGT?+FdgkqLOM#C9_C-Wex#<@^e}ntK5f|aun4p(RZ$uLbGixv{HsBk5MIEk
zU0o4_2{aGkgvXURbZG^cgwK>Qbah1xtEq^=tO%Nb>LEl>5ZcuhaR#9XC#H=O5(}wX
zY(Zoi)?Fn|mnDNHK9o2@rB0V6fQ9!7_v6$qQ=}*{QTyYN_ynhHD8TILymF2fvPNJ6
z+RZ}(kR&kA+PzaThY^^nc4ufa2+Xo}nKYu4<PmDnWKMs&nrImWU@i!@{BT08Ls==&
z+*t0A{0~mUD~HeUu$*x)n!EqB+_z4PN?83Sa|V9q$(%coOHR$(Ex1DP86uuZ_Y(00
zvQKE%1nC1pb0sp;AtL0to(}25gg#p6PD1w)y1&qza7X!bgg#H`3xqBgnjg4O|5BlE
z6}&_E_Y1v6=p91u7J9$Xyilp<-$JVuY(YoSHfTpS5p-*zj}ZD8p-&L{bfJd`T`Dvu
zqcOf(p%(h)3B6Fl7Ylup(6<VGuh91ky^iIJ7IO;`LlU=3xwj$W#N2EE`<&`}e`Ppd
zEVw?Unf_zm%-vU)k>Qxfe`kWGYF}x1CSZ!``agy#D@%Z2DXV({!+0I)M~v#pVx-Rz
zx>RtI$juOXp<tEpS&odqQSct&-!Jr6LZdTC$#HTr)5#RNK<E}iA0>20p^p=~m(Uyv
zV*J5E4;Om0&=Z87D)iMtFBW>0(CdWWD0H>Z_Y3{7&`%4!Q|MQP=Inju`$M4*2+hVr
z`$9y7w-CCm&>e;DE_5%U`w2Z*=(B_#Ei~Ib^-UFerqGuNy+CNTf2Ln0^u0nqDD>k(
zKP&W0Lhlj!ZJ|FD`b(j|5juo6MEzWmnf5dmx`oh33C)$58D1gu<w92qeVx!Z2z`st
zn}ohc=q*BT6Phb1GyNBY-YfKep+6S-fY1~0e@FSLMA$P|=u3p&B=kK(ZxMQ%(0hg6
zFZ5?Ze<gGne`u;ah%67GTL_KjpKx?eplS#-9}6bO56abd0x>5qGA@!=2hlr$cqi(w
zFB9<`-U-Bc$k&l>Lqxt6&>cO7ejnZ|y+;Qy+;U}*<GtH^cqi08gL^u!S?|#w46=Fu
z;&CGG+3q{6QGGhX+|e&aAs{R9!}v=)a+g64e<QVy$sW0DA;(GT-ou;UKAE~N(JSZ8
z?>bb_!^U`*FrP@>$&@y#-vr{jA;)^BO5Fa{5rVrKCyF+HJO;T!P?R(IrrcdPQSDOz
z>i7rb1{=bKTj6)x*A261k98*?vQK;DrWV$30`aNM^=l68`@RXp{+4>xZ%Hl={J(LV
z(;jlnAN76T1mdocD~M~U@iawd-TDSY&Xn`_O&}f(IsTV=kC(x4>$@Lv<_Q9qiaKbo
zcQw-IA!qWzrwJaUy%UIEb=k*0cpjAVP9T0Ca^oFcE)3^E#Qfo|b*@I*sqXp1T|0Hu
z6Nw9dc>eHa-jrPPhYQ(~4y{J|3z|PX2Gvt@b^r6*S*pUc!}-G%33Qrut&3*+S?r=Y
zfA}UB&31o_i*~T;?>z~0ru9eyouppL4U6-Q_ZR}`;IpUq6X+E637la$xPL@yG6VUb
zm7hR2w%WO9+_=@+@?<r}c`)Y>mrW|0evl>+cPuiKiobh#(y~e8Cc7pZmrWYmp`)6f
zEc4mb@}(V&9wpt$Pz>v8h>4@dFtlUW_$*@XTQy;7=UQ(~CdbxKm`&V07CWf3iH(hi
zrW7BVQaonD|JIaZ)jy&-0S`?nemn3}rWDuQ1!P`v-`=N|jV_5zo;0rPypq!<Pn|ew
z0_HCJ@BQl9w*sjutoPV)qb{5<eOjFTqF?a`PQ@o7W2VR1Q{CK>Y16qpQ#^363RH7X
zOQwyTe&LjO$h)@U#_3sQW5%#oYV?Iz<Ed;?od29Nan$tjaq{xiY12zFwKdLo+4dy)
ztUYVY__1Ryh)WzfYg*atu{AN8%)$nBHQ9R9v9876qkfk<Xw!;a74V~`q3{8~sabQh
z_T1ugk%s`C;N!M`BG8#JxvUht;BMPNfngofn&^s7N^1|XNIKobsm9Sq?3$HG{n2MY
z$y^gIOq#)|#cHbY1~t_<qhtun*Lus&_|$INB7>z}G96paL^CsUGiv4?->2stXL$P_
z6XqR%A@h!l?!Fkk7)`C_73)S`iP?ah$2WGQy{YH{mP7#4R?+#&emfYCgKt8<&2%=9
z#4+gm7ndvYS*bpsb?rFxxQ85+&F|E7Iwu$$^hxu)VEBk=C>Zf&UlhEs_uAy}tS0vl
zvLm~j`!E#XSf3VTIBAGvJ0BGUl5@TY%ngQ`oSYn<*Jstgk+RQvnC`)tDAxO!;iINZ
znKr!7#L;6*OUITLo;i8y1*6AK8Z*AId;88s?K=!d;SMjGgulAleY~zFsArbxdw^We
zHCL`r-30KS9G`X8AuZq(W@h?*P7>yurTA^k;JT=p--nr9!8A~|b5S}9)3yhrHsnI`
z#f}+%#<a2ZTp;>8*LP!vO2(B<EiqHMT)FsB7ZRU>&B1p`C+Q3r{avY8c84I}mi587
zoYd7(PwL{N8~1FgPMM8)E%^swFW->4V(iX2O*k$xl5x$FVO??>^Q~YW&hSt~VWZ^>
za5l~q&fH3QlFkcoaJ0o)-wo^8^<@s4+cRt4rOst)v--IwXU!`Di$mn>iDM7CI)EyR
zcv(<AQs`OyuT3aYgNC}VU|y6+qcNYzbO$H{`3{d61_borz&n)Su1SzM7zu-ogxY~x
z$&eZ)XVg}*7cu`A{s<y(!ce@G;4jq*^=sYE{yS)2Y6*7J?boR@iPVx9{Kp=*SNXA<
zZoj@K4N$d=EmITLnnAPlaJc$Rt<6?ZHz~5&s(WFYsC!|WpEj16W)`N&sI@Rn_&fGf
z{lS6FNUim2^p>f5=m>4$6&4&WfY$_%Lm81S7F;X*7m4WOdY6bk#t((YgQ=p`cE;eV
zp-jjfDSS1Q37R9@9GX)@nZT2UW>**aw^AP(?j1z*5&l8aIg*GI6GkD)f4J|wRZ)o7
zFZUwUR}?wAIlC_hBg4ytSv~j*to)fNp>Vbd?i6It2l=Xy(=FAr!W|Hmg{T}a|2fLT
zVigWV6qQ@vHd%=5!{oSy_u$>Gt^*~C+}9kGYv}ldNsejPH9o=HyZ7Kt+Rf%Pl_Iwx
z5}}nxZdg6XC+0$qV{6{yc#pn)XqZdfhDe0|BFA#(aS_Va-GYqj(-G#5z6f%<y{Tw%
ze~CwK8RSgAu$I*BWRKh`$SrmYh`)nJu05Law{^&Q^ZP4YSiFq9M>!a7_HS_oo#GV&
zeKk%LS^Rhwa;$fj2fXUw|I2EeZn-_KD-z9J9hAEZC#rpl=3ssV<nY{8>(~m8+rEBi
z_&3**s=e#m2awxWhuqU1eLIi|_o@UY%FFP$^YJ1Y`v&ls-|rj8D94k;(ME|2zk=Vb
z?@q|E9H@_f#ym);A+zrM-UGS%jAQJCoT(4q0eMiLcOjHFAa{-mO?15ZJq{OicZkqF
z-OaD{dF7@f(A;rNyJouH@s6t@XY$LtFAvh*@s6b~eYgbFK{@Yu$3~YvhVvj|yrTz(
zHsVKzE?qlx?%JVi*Y6zf=v43Vjt7w@j`(^hg{-MV;~j^_J5;madMS@6pLV!j%Ju~M
z;E#9okh@1?q<hfEJATul%RyK)<rgvDQTLN3GW=79J9>2Lb?}EfRHYo+pzY8KDu;$U
z>e>I+f07y-vVNXUJF7wclm}r271c?oZ_Rocl|#cFW^f0?9V_q$sbA9$?r?{$fFIRM
z%SVQ~hC5{3Bj7(Cc?i(qaK}twy@xwafpCL{JIrXueRgVIt9BX46-GDi^f^~KS-JHb
z3wcG4h1Bl4F`KO6PZc8{H*>`m_sB>8|Nh8FFh24z>;J8h58WF7*GE2n!ZpR`VRP`U
z@_R-;kV->GK6qJqM?NxgYma<nG~)ZgJe-F{K1{E{|DlnOpU{5UcAXzL@^L;IC%UXW
z;~eNL@o)}}d|3Z$BOkm~@lay|u6|bYh~vKN85#Dy9UA#?4>%l*k&hwjqEnR<cf2DX
zt??XMpOKF<>N)Z;r=BApZ=xG|O&#|2hoxkjk&lb<N9k@s><Q*^I!<@=m5|eq)G9dc
z_l|t5g`DXj){@$t?9q1%<QBUH#P1#X=#HjbpOKGl^&I)Q23OE2b)<VWc<!G2mmp_)
z+Tm3Pd!D@`A8)&^$nP8Z;85OR(c^}#Al&6V7;^O)`S=2I``n7e|FlQnEA<@tc)gw@
zA6H^z;pjTj{R%vH`P~aSme&uBd~AVSeMUZBg`BC6?;H7eA9Cl^Vc*Lh`}(4nzdj=$
z^Ianqrd=~%-jR>%Tq6~{`|_ZicjRM@OCK%)bx_Vb@^Oz#AH#VNkM7v5V~6;-M`7U)
zk9>6Os>Of!OAn@r<Iu>*FLtH)F{qxJyTzd|J$|O{yt?P$VSCO0S4Td+<4X^2DEbq=
z^ytyE$A4kygSB#K=;P4P$DyH*|I0%k>fU^4=%dz`9*gjJpx@ID^3cbR-{6|hm~{<(
z=x;duy^(_eo!~axKN%Pw_}EozE%~(82#=)G^^ACIP58j$sUP^j14*lu<1qr#lp`RW
zI$#9kZl7~4M?mE3k3ETBf9(9B5fA*AerP*?@Q!%=|M0EH|GOg|suBLrk9hp}OUd1H
z!?(%r8}Z;~@!#>S$FqpamtoJh9=xn-k9a%<!I3y?zV*mxv=#KB5s!KQH^24J?@2#?
z6uj1mhx%l}eCt8NeCu(a^6PIsMxk*Y8u5r0^0HUm{^%W21&3bm*T7@<|NrQ>9_lsJ
zWXsjRYMyM|cfCU+9w;bv@OnU<$B%<C;_*xW)?=BvDa4CFdAuVYvv9?@ThMoncr1Zj
zeMUU4hn(pdcBecUgxj1okX!5)5WjcCqo|%E9!J-6#N#qtL8sJ_u6M*^JLF6cJG|;(
zkF$5gW3TIq{Js&7FCjNr^tfRw2zR-hT+b1YkLo$%v8$dV9)GLnh{wekQK-*|$0o?J
zynblJgCisL8S!`?a;84MZ^UCC<j!#yu=rmFx<_PAK<|EiMm%P?Mkq|XX1=^59t&L~
z6yG=E!I2T#&vL;fpbqNuj(FVZ(#LQfM2vWJ?$Lk|kB;5DbkidwKRn{`?=qE4e8i&_
zTjrr}J$^yodW=8?)!Z!(_TIRS8n`!ZmS=C=Z0jx6ptR#)?Yhqs=!oUiWCs7%DOOGb
zoocmApo8kmE~CQ1eWRx<92dSd5Hwj`aj726Z$b35rk{K7+>ThlN^izo-(|1V!d3Cb
zvJ@3x@=7g$_0yKb>YlJ9)|6SbJ`qu~aT@xrQ?s>h&ko%W>JW*lrbDA6hek*Kw?;=s
z;^E-X*1F>@yJFqLKW!Z>eV^6?BVQfbTG#ba$S(X%9^{b`UHA?CcQ6mnbq<QezX##g
z00BBdY^{42vG&%wvJ6)6K|4NX@`0W7fgSwP4sZ*BM%<1pl6xlH#Nm>>gspe;JX`PP
zn-4_pRv(DuBbyi=xlex}k{@3zOYh4|VKtWWrW#Ah*JCMf>9Lf28B5uv$5K>W*B-w4
zva;5t4p-L7|K6`je(Td;lYDvi()j+pX_eV(|K7vjOjG;!W-SATGM5Dwr7R9Di7d^)
zF0)qiUL$<Xdyc?9mMtF{5vj6TStSKl@7TVqTk<+r-_py!{Xp(#u>($Nq)jYa@!!mA
zT73ujujKwc_KGtxa%9Y2GA6H}`X<GD6}-|&%UBTo1+m!Qvu@AJs$PMRow>VWJDqbQ
zjbqWpfffFiyG8_CWtW6H1{S}Yms5SalGqK2iIH}(rdFTW2U%r#)}r+4KO^Lc+~;CX
zIOUNZF>n?gk)K+9o8mqL?!?Fuv5~PYSzGcVD_0iymN?Z_2-}kTNNfvI%Zr68LskBY
zP*p{Ng`G{E#Yu}Yv6rZ|<L%c|7x}M?u6C9utw>)LUWvU14nI)hTxYH6RN-4`wOLt`
zw8UANv}RiDl`Q|7mHEx8{|LRW<nBTKW<)y0!b@xkZIb5=3oc1oc>&^`TPq}K&A8Zs
ztb6jhRX+%A2Xena$(Bb>h$UZ_w03rEXI5r@cJ(@h?96>0Wl<Vw5j(E$sMr%(r{*`W
zz8d^}xv$6eIsGG%SdYH_kZXH+ah_eh03lm)w<5>=BcYgo`SE?r5XV{Fzg9`vi>&3o
z*8NKy;K>!f<^4;N7dgw5R}6xDc*T`@;p#=u^+fKIDA~c0jF^9sEuq0WLX%hYg3UW?
z)nD@Jv8cb_=O-;Yy7~d=`yltD*ayhx@iFXxyDWM2q}b<KN9DJ!-l%f)59DZK<fvHk
zYL;2kytdVssW@*VPH`j<3sxnsJd1f<`AA+~^=}dOO72Ujh2n@43s)ttnSwB9O+|jN
zdK1F7<ZeSb%!m}ltTleA(ajaURr^ZprOqmQ&2+SE|C;srZK^k`)b}Ix8IjJh@KSpf
zTYYJsHzbIV;Rsn@E5u$i3ALHD_CS8^`b@trX^p*hKEh|@cd5P;X&uP@9JM_$(mr;4
z-}6y!yYd=WFHyO98Mzr8$%?h>%X&zyRRaF13{~4s9kp#^@7ZAU;t>vTTZL5>DzdP9
zZSjaC?rpuCZ6sVrEI;<W)uF*ULX(!W{UqmmTSL-{b6|J+n#K8zs;go7&fFK!N@qkm
z#*!DOuSrt5{j^q_KcO$nytGz*2UlN+R${ODeSZ7uyP@ra+z(OXGa_AL;WaEb2j%Kp
z8|vn}-dno%b*XD+G)ukC+TL=%e@%3mvnXkC`qJ<cr+M0njACoY!o69`lW}$1R<z1l
zk+d>>O?b7n$~t^siL=yN)w;r3wZ6bw>RV;CE-i6XTlKH~Am7_ogUiCpY!x~&&l{Gs
zEVwLSsa9S`Sn9GaD(r(g!qS(GK`URKe`NJ)mFM@6=W`=XW1~^Bjq-}BF9-KP?#E~;
z#gSlaRP6EZxW;)`aBxlfRxB>?E%w%wy(qlgzbLpobw&Eh<W;53l9yWB=e^}$6S8mz
zTyj^n<qyTIN`H&8zA0*_Z|vXR6nlMFCoNCLJPB(NLkiUzjD<~8Dl@RVaR&CZersP~
zdCH2=$_Vy&&c+_kqp+uS+hX%?V#&WrML_`f+~N_D<yOn5M%dQbu=L8jNcD}#*%P@>
z<IYkVX&xJbQpm$SdsTt=jvZRrxFWP-NkQ5Qt6kxCtM!PIyo!|tR$<|YF6w`wc5U=T
zDOKdJFYw+8kFW+e+p{C3>XL$#+9iZ*g?l!y-;q<ZXS0n(lwL+ZEglGP@aafx*zCKB
zzPQ7%A6RYjFCm|`GD)vD`IzHgaMBk@3Z`=Z=2p|4WbEI35%zEXlkM2~Gt~ag$FG<D
zo3nbK5}ccM1Q(?Y*wfw(lm`O~I%!V8J|&Cvvh9X$ah#%`H8jJ2_sa3>gXx3bGCVD_
zpo5{$+JrbsH%$!AW-0+&g(o3=cFBvRv)2a7uld`sYq(c5c8h+`;&##NPd;s#V+WJF
z-f7gV+NzS?VQ8h+Wtuj%mg#YM3GZm)dueUvf{w<_aRUP7S6$(?;@Vb;1wyIX1y*B)
zw(_P)-<7J@3Z*Y8(Tch6e1{dDywy~bw=BF?Xd0=giZ|8lp*>byb-A{p<T4ZM$Cbsh
zxYa*og$h?z%*ikf<;qvW*OxnQa+~hv&T9Me5l=sT+OlAB$)(1qi?3jX+%&<^x+s2-
zo@nHcpP?!=UNl}>>GK%%yUXIcijQ*6#;)S+f+-VQ;EHmxFS`BpP%s-?rU%b|sCD?M
z`OaJOV0u$$xlivfer7kd!+4fy=kbd$32kWh;A2d_D~|2=aX6Cqq~q%`veUWl>q1%#
zq<gP6((~TN2In)J39XZy?AAHp`jCzJ3tkP6b^3De@muCQ|FN1pG{`=6H+B>YVddGC
zc}_4}tvq{uUe2CiYLmGEL~F7lI4A9h<nWxp?DR7R*`<_DuCMgW21zfr8zjD2iPzim
zXO(!kzNYVMnDz=^gKU4PVd9@POnjk3W9nTpw<z&?SL&9AX@99<;-553e4)QV<^Ev9
z#9vk7^)ATI8YaFlK-=rxB5zmX^)}|=hKcWKnD|!>6W<VQP&GZ=F!5KFc)d&JfD*5F
zxi3v>(ABiDVd9TAOnk2rulKcjU8q6jzFCRayC9!#nE3vN8FNW;gUWqH!^Af?O#FEz
zUhi_hFHGC(-NasKnD{3R6JMCpAY(Qt@p?Cc2OB2-Lc_!lDDiri`})Xk?30>;J#{w~
z*&)6QInKtSoOVr48o-A!fA&Q~-$)M6KFS_sZ&XX}W0iU9&4O%Ma{sl0Km<$f&ypqg
zhx8a^-={RD)}e9yaF51q_0w3D+Msq_-7xWe4HN&mVd7P34X}L)#>IUWztsPc`xV3{
zPaQk_N39<AqauChJ^>9|a?IOxo;WO|7bMgBkzf}QJ?ivm5+li8B)*F|5Vf_(_ilZH
z0SQj(!DbZ>Hc*J>L<5<b*f=3M%dxSGg5w+CI5#!5X$rPcaGZMs9k8)NASaR%NaFqq
z0q5b_9d*#=KnqXMw%Ofu(566^C+Kk#bZ4zt&&=-DxVesZbFFy0Olmg;4)>^harSXK
z*4kRJ{x-Yg5z7440qzUoHh<6TZf#Pc(ab=S6X?_2vGcT!Z~Vn>LFYfl-hcTM(seGL
zBYFJXpOAg$vN=*N|MUc0Wn#SV3Ao0@c*he^X#)0p5?^8h-t-@pU~bi%ZZ&y%!GCN*
z;Cf@gPEV{2M%}X>12&p~Cp`w-HAl+)F;9%mCdR{_fIpdlhdhbjX9Di`1UxvWV@+N*
zdGhj<$;%y{be=N-w|WA0nRIUQ<mDxk7xcd;l-DaJ#!8Q>Jtm;a6Y#nTSmw#gKUBRO
zuG`p^p1l0in0%Qh*5^ju#h!HjWdi==B%1t<QT3%K;NrQ`DnEA;o9m?};1f@bE9Q3W
zq^_NhoP=w~xoU1VT>fv)&qv2e*Fe(H=52Jg_BdS=if`pyX(O+Al3Zf~Uh)LoXaaV7
z0&X?|JDjEoX>2goKkEs&!vs9#QFW)u*5jURRnP5~6OCpdYiH*>?T+$0xGgTljW9U{
zd&~I!&I5D9NE&R%dB{23?}y-nbHmtU=O$mC60Wk-oH=17-|qY5Zxi{&Hn*m6oE>xX
z(T{`c*a`J%lbR|wqNR@ahP!`m$5yIBDibY7#CPX*Y#za#%-1wmqJKq&H8(t`VqV9?
zROAD`#M-=cUPtD6Lb{Wkr360kB@{8juAbKoX7<fTf&9nHQv2xi#AHtyj6YcW==_Ai
zcuuA>2dAt$q292!j{j7CQI)4V&mqQW$u+y@^Z+Y)%8;pJEW1-i_T!+2DNgTc(=EGm
zMmD#>SxC-kOn$q7TTEGYm(0f8uYezNgw0+$-J&@Z^@AUdZ@SYx+K3wYg-3YGOv~;O
z&7ja!MPFdq$3!z2zL@l+3nvblKI*)&(=7W~t-l)Vl+hC|h+*3-`?$<prkR4J8qXW6
zIgOi>6CO9_!l_e>Ec^KM>=~e+Q@lxIXHF+Cw}8Am@B|P(&+rawMV{J4{5%u)@T166
zJA5mB_zW$UoJQX5XaV7Ij7wfdBl0?M2X3X0y!>Y5VdP0{>1f%#b==PQ@I%KXPse?c
zJQbHb9k(;;MCYTEW%to>cPSpzB~QnliK)gqE_pic3*bdQLIyb!atxFY#hJ=tPUW(H
zX@7^)6H}}s+;*KZeGxv8GTaX&^)Wg-;6S2_qa|7)l$tzRhEWTPjarUEc-K0${8l9P
zA@nnx>GwhW0>n*aT}LlL@C)#m;ONC*uqhcv#$FH^AHu;Ac}BE-4NVagNh-BzO;3v^
z6BK<)G#N&srY5M!n-KXJRMcrWm0k1Wb~Q#Y?J~j9d@yL2VI*oR6K%tw>3pMYQC!=2
z(Po09=ZQAMNYwTx(KZ#DE;riN$F*?>dD>=zqj!ro!${N?fClDtA#k11_NTZuKUmae
zf};)?%&B1{Y8!%3YTE$37pE$>C*#@%gGFs7I64RnYBP*PZ8sv6+8zWxi&JU)dtBQM
zU{RY1j;;lR+6*I6+eZkcwikf=aVl*e$F+S37PXn+=m%g>n_(ns>wz{#Z3iF~g5TBF
zx`U)96BO+R1~nN*qNXcE(^<GNaMeR)mxB*cbj!V5w3*=OWunb661D9XZPTIYa-*$L
zT-)=a%>+kxi8jMX)YcML5p%f^nz;Cyvh9etwiXCxPEByMIT*~TVI*q%jcB_Cn(j5)
zj*DxXBHB!Fbh2nOj6`h@iMB1!wB2YsJ+AFR(Po094~RCyNYs{!TO)J&5;VPSw2h8y
ziy)XeHNnvoFql)rNYr+&X!``3@OYrh?ZUXWb3~g7j-D;r3?ot7ZK5p=nhK4!1#xW~
zM4JhY-YVJ*BT?HIqU{7|8fdhwjB7g}+DvftbJ1oPiQ4+$0%Exhho%We+nsT3y%GF^
zD>xbhgXL!A6SXZ7ZPTIYQlo8aT-##NW`d)<iBg+kBx-wIv@L|Dbw=Csacz4=n+cA-
zCfW=mQQOgo$ei8|P4^jX@5HsWhmScm!O>rVLE8)?QQJJx_AoT<G}^w7Ynv<DOmK9L
zXfupNZBL1|J<#-_(Uy)UJ$(;(QnZ=i=o6yNFcP)pBO-J96*Pq%X}vAt+VbFIPEBw$
z7YydqFcP($C)(OV(=kR{m$<fZqRj+H$BH(?NYr+>XzK+{Lyfk6ac!GLn+cBoQM4IG
zqBaLpRd0gj!=Y({(ROZJ8@G33PEBys21B)8kx$e%NVLsB=v7ABq`0<$qRj+HPZw>5
zk*IC0Xj=+R>y0+9ZmH{Zjc7B$(bb~OFcP(WAlf!U)BQ%<(zv$wMVkqZz9-rYBT?J2
z_*C;I6bzQ8x1KlJZjEa@2Ei}5f}=gaV7VFjL~U1!w!P5wiP3gnT-yTCW`d(vh&IDW
z)b^riYlP>Xwm8*))-!Q!FNii19NjJ23?ornYfL7(36^(;rrt)|-nh0_2xd-AaI_^D
z%&B1{YMUn7PKBo7M%$-xZBs>?36B0ov>8UCwymOV95l@|+JdM!-9omAHWM6uNVFM7
zqPBE=j>?=~0!@pJw*0uZGz2rJCODc326Ji{iQ0ZG+EzdlUyD>N92M6#T(p_s=((cJ
zFcP)hA=)-W)1yY)iE(YWi#8J+y-l<kMxwUQMcebxv>&JI+3hpYWP+lfiYCKI)D*+_
ztSqxCJVkB5sdCBPOmz+PLhuW&;Al@USY}2(QQI}5ts0sh#_6)_YSCnZqQ4VOhLNc0
zMbVUpXP&k=U7B7HO(rP1TQnI)qNe8fsF*pl@FbIo)1|2pLCl>AiXH|Ab7vTdnkI{;
zeGvEzrz)$l@v@pE+DveCqG&UWL~Rd<wr8Q~4Wn&lT-*Jk%>+mPBH9ciQCkYWJY+66
z<9yU;yC$wJj9})}1V@v>U``DqQQO&~Z80R)8*MklwVfr}OmOr}FsRKi61ClmP}(*V
z=T%1AALH6?K`?DI!O@#Vn_(ns`&_h@BFYS-ZChO1XQIsnM?V#9hLNZ(hF&Dvb}G){
zM%&-w+Ik_Fwwd54d&!tn!${E9ux*o@LybAuPt`MP_N9T#{FggdsI8O7IaN;9oFYhk
z=jO@TdYuvO6Zl`-JUPz~i`a$ZSo7Xi9@>uGlVMEFfu}QELjwu!o;xkjUIh*!jKfXB
zu@-GCr)Mrs+Zse*B*oV;-0=o89y@G&)}r2~3kcgYvnPmJ$ga^g*k~i$t&G{Qtsw-8
zAb7kHtr0_jrL7&}vi4q=wL?rKSbHz`^i&64I3(Us6AuaWt1)Y+iAJ_WvI=l_dJ;)O
zRaH4XECtwT!r`}gw?z02<@D(Ap(dQAt*sqMNG$ly;4H?8y{ZXJOS|3Sv#nu-G(0Xt
z`G#_O_-3Wuy^gTy;RA_wzlKjq)02l@1ZW|!lR)w5iNH+lvY$<{>0yT&#0i(<)Go6O
z^9Wxn?;t`N3PHR4A3*ycB<775E;9s;1ikYDT|UpFgo}xMa@Q{Z3CSg%1{<|YOUWhj
zpHREnra=UD?`fAN+143^L_>H#;u|pXxvHF=LRE-#`J$rO^zfZTyL_I+g+kziqjopz
zl3i6!53STL|LKuM!V9{LSC!Mla<1u{K?$)tM;gj1)lgmn1E~;Lq}tW3XCO%)C*Ul_
zi3Ud~hV|N&R<T~Sinc04bXlgz(E4(EGL`Lg_u^D+dcIO@y3B=Q(^IGnrc2Wmo1Uwb
zX>@5k>?N?jN4vUB3?n3#dUpssixW8~G*gz-Weq?Lfp7NO)g?ZNz{g?j>gGF;z!HTf
zLYhjOF54`aHBEOQn{J{R{A**X$j_#7df0oVU8(#{<@5|yg+iCrtEA~+zp8ebpkmXL
zn8tdD@JdBPJ&X7fPP9aVPvwv<->{Kw0$-)I%hw=OErIVl+U2t<q7(Q~s$E{rV4AC%
zNwHkmCkd?tc0Ov?(}r#*Uzs$7P>55zv{lt}jnRW>G`mQ&tL+<17_LmAt4$eXOi>zY
zY#B^jq9`Nn>N*-s=&MU`eK|deCHN?$X%}uZgf%#|t4nPNVS*|ky1Iad64+C%T_%ZA
zIhB~G{0&GjhX@@?+=3H-O$2tyX_wt8U=rAGqTQuP424eM%dK|#VuCs&@C`(}x=e<e
zGGS6I5_Ul2=0IRivvzg$3?s>-8mGQb4kffuCefv>DBR8EHAWBK0^T}hA6*)zB<SI*
zns&7@gN-ptqQ;sbv?dd!q+MM>LtGWKxsD3@4AQg-mmA?;oZ8jpHjKc&3GK3MSOi4&
z{%e<Ml1ogiA*fYv0cgpY@G`#;EGBY+Q<OG=Z;#s58609VNLl8u9Zpmi;a-(0U0vE|
zFe(qWJwBA6P^#ij2E1+Xp(TO24-EdhK%<Td8R+AGlZ!PBBySQfmKhOou@*vt1>s_u
zu?ZK;3^1U@m=t-#<AsfqF|4yt6#N@SsTh{&Wp}YmSGkL2`nz4~w?Gd&xpCbYT`z&;
zWr2&quz0KXp@LmT@b9Nku?88b6F~Cu1Wm-SOmD1<Wx7;dDK11Lwr15%O;k3h`;@l0
z84rWxwdpD`-nn@<b>)(OeEcVO8Ed-yTv;;xb}p9bjdQU~51OmQc%`jZ>f?39yCZK8
zE+hCq_Pk=n+s<B)e3)?AWx9r3tj=iT`~!5cOec-25XV7+m%FPFd8zRNaT&q;BkxeI
z4Dm0G|0%8_G<^mx_4`l>yx?6d{)NARGvNx^4925MF5Y_h6uUl=WnLIvmX$(+Ph~Ea
zd3AFY^*fO8<K&S3&$AtAt^Esr!rTYi<>b5%_oAs~)5n%T)y$41Wuq+TfYYR{<;$8f
z2pdv4UpSHUcOjHDW7LET$6C&pP9(~)`V`QX^OcjFLQ22B{=zexxd(Pm96NCgmiq~H
zZ~H5oYc~0^N_vCp+Koh3$q@KY>i2Ku$NHn)2M@VPW$$Zne(Blc_DLlrLx%JmYWY?N
zn-p4H3c|;VBi-&Ol3CM6O()g;7*71i{svL9{{tsw;;5OH@5W$GE?FrP%O+XAbwYt*
zWd$%f=9u(j(|e@9ds=#b^o=EZINWg#`_gqlP&$Ehc8YDI8zD;Q5Y4dp=a`#n_0Q^<
z;)J^A;RO#wjv@T%2tnrqAP3i0hV6t}hq6+lxv|_K`5&By?qHwcK~*rCyZ^M@w@!;n
zSfeZ?l7eo@{6;Xfe@@(3yeKwxrSG&ta7y|KP#0*U5=;Uh!JPJxa%J+w2-jQ<)#4WC
z>WpO83hA#_X-(<uEvm4G!=lOPtcog)Ksvs*>kjyRxX<nutj7NV>3alU5PVtiOTn)N
z3m{ARLctRR`Hw;VuLVa5P7<6dc(q`q;H`pp2;M8me+=q-LGWe4&jtS_7{p~mxv*d>
zLB8^n9}_%DaH!x}f>Q-&2rd#_Cb&-U7Qroo{F|Wu*96}b{8;ca!8AObP%cyOSAv|N
zME(hay#$8~juf0DST1<AV5Q*gf_Dl&A^42o%Yu6ZzZCphFbj`xv?EuL54xn=3icA@
zgCY5&1jh<a6`UbhDY#Vd4}yOb+#>j>;2yy@1pgywqo0E5vA=?tDR`7%k>DwUrwa}j
z94R<kaK7Mj!PSDd3*IUCxZu-*ZwbC9_@&_2f{oB^M*A8Ib`k6$*jMmm!BWBTg1;5K
zLU5^Im0-2tJ%T#~cMHBDxL=TKb<!Tc;9-I-1&ahb3!Wx8Sa71?Zv;90iux`QTqSse
z;9mqE5`0>4yWqQm9||U;!;kt>1se-C6YMU?2`ZF3Q}A5D@q!ZsFBiN@@Mgi=1n&{N
zPmmK4sP`qoPX)ga^z(lJ;UPf|z>{tx*i*2N;9$XFf>Q*i3tlV8Wq_&Y2Ep}$4+=gk
z_;<nA1wR!0L@*N3dZL0y3LY(ZoM5rwIf5euX9>;|yh?DP;0D2sf`1i!O7JDYR|O9U
zekGWLab4y!U$Bi}JHg(9{RGDdo+mh6aHim5!RrL?61-dRVZm*Jdj<Ciek<stNx2DT
z3$_>RC^$fHkl+Zx(SmaYD+E^xt`*!UxJmFy!Dj{E5&S^#E5UCB^YDnl@+%PRCU~r1
zKfzN4#|fS<c$wgpg4YSI5Zo+yui$fny9D<N?i2h*(1!;v+SOFBxnO(2j)JEO4ir33
z@B+b^f^!A06I>y9m*Cxk4-0M++$*?G@ZW;p3Pv#ENIRo~?F8Ek_7@x=c#hx*!I^?{
z1+N!eDY!v!qu@5dCk6i@_>SNK!LJ0fGqrtrf}I4r3HBE3CpcPgoFJExX8tY{Tr7B<
zAeWD3_-4W91a}GU736Zyl>0`|heu=5O$D0^wioOuxI&&ApCRI&zL$u5=RTo75&D48
zoNmtW5E1fCgg#8@qlNAyG<&ir-%seFLbF?k@k@msFZ3Lt%Z0vH=o<yO#2xkBE#Z#|
z{e;ke6Z-E$e<1Wfg|_+Ji}?IRjp^qIoi8*#jaA{l68d<ddkQ^B=re>KD|DIAvxJ@}
z^ff{+68c7=Zx;GaBK`~hBDh8HF~KK@u#-JOKHQUE6Wk~Gj^JlR=&@1f#Gqh`U^)?c
z@`%vWTCknq(SjVI^5GtPlHe&s#2YB|*@EW_UL-hIaDm`5!4-lx32qkLD!5H>r{HUX
zZxWI2+d}_S(8uR+*q1JtEm$b{E5Qy##P2HfiGl+Ke=Rs#aFXC0!Ez$vUn=x9f@=it
z5Zokqzu*&s&kzxRr_iqmzAyMM!EXe^e11p1as`_Z5uXE8<R2l(K3P>if~N|eB{){F
zjEMM?guX~{fgnGgpq>?iw+Q}G@J~d<zhCIb1ldE&cy9{6E%=$B&F6iD2L;mw3k82A
z*irBV!BYfJCn8;TT2s%j1t$s45v&lrT5!4GY9ivV6Z#Ip`vsp6d{*#f!M6n8BO?CC
zLjOxJ%=ZJ>lPg#t$bn$;y9o9mBK`?NpCove;8?-)1!oBUR`3cU;$JQFGQnE}|0sB`
z;G=>&1a}h=|7D@y6#Puk=6eO}M=(?HFu|5Y#BVEf2f<!~rwa}h94R<a@Ha%npCNR)
zV5Q({!F7Un3jRg#AtK^GD)cjgdj#JT{8;d7!DPf?zEX)eGlgy<c$8od!4m{e7Cck%
zTq4eqLYE277Q906YQZYOn+0zp;=EI6egs0h9v9p#__E-B!A}LhAmaR5=m7q!7@r>>
z5L*hi73?h7Q?L&aaZeU{h+wJUZv<xuULts{;1VL@R|$QiV71^wf{zMr7yP^6>qNxg
zFZ4%(SkqqDk6@-?Gr=PTk0v61XQ7W5RQ-9#Kc^M597YOG5ajkP<j*4_{v|^HPH>gr
zZGv|Sa)K=5{Z;TOBI0is`fq~o3VtE@wP1+vNr;~#$f=%;-%RMk1-W58<@yMoEI3SX
zjNo}h#GfGag@Tt0E)lE}TrYT+;N3*Tzfb5#1fLgtU2wnPCxYJ!I<S%PLqwbzf-MBO
zy$t!C1&aj-2o545{xG3S1g8kj6TC!lq2NlvwM4{UFZAyP9~68_aJ%5Eg6{}^Kt%jc
zg#Nc+gzsbU=L<FyY$w=F@K_?^7Yp5A@EpPO1Sbg26y$a~)PE%r@fQkxz2FAHy9MtP
z+$Ok7@I@lxzbf=U1P=&0e1AhaA;E0H=7Oz>h~G}=PJ+D!2MG=n94$Cma2gTuX9|6>
z;9|kGg6jo02|ghBu;5dIuL`~+_@Uref=PVOLw-_-NH;2UzF<4SZi2@N_7glq@EpN0
zg3|>r7Q9?=vEW+4^@6__d{FQy!R>;t3ce%wq2L#SA-)eHA31`J1=|RA66{7qK93W+
zkKi!DF@oa-rwd*zco`A#uM&ER;CjKk1n&`iSnxT)T|~rxN$A%FKN0*^(9ics<R>cF
zRIoV_@!JS}v|zE|0Kvh6BLpuHoJ>Ug=|ayFTqw9w@CLz+f`1l#fQa}H3;mSftAg(c
zekk~rU=rVV+0KZF9~C-Zu$^Ex!Q%wi@x2$<-YrD5+1urPxD62}?&y&G1F){|z!{DQ
zNQ=EK7{8Jjc;v_7o)cnZa1&N<?T+PlnmW!sKHDisb;9X>CnW>RHex9Sztb_vkHb0M
z=iKN^p>L}%O^HOJPD(oH^bnkfeG$b>O$PCZFH8c5wg%5kcQYmYH$N)4Q}A8EF9lWq
z0NTVF(kM%1DdKZ5obk5`J|p-y!S9Oqgh%eJACULz8Oir}ybCHjfT$8xy4gh3Z$1(K
z&CQ4?PQGV^QA4K+f}L=5PM~TCB!kianuBta$n+dYN@`UHtb+_U-(g%Ns}5AY^1JnY
zg2pqp4t-4^>t>&c#&V=PqE?CJ=@aEH!Sj6^33EdSkK6{xmFkA;7PF4`$VE`MFS-p8
z>HZ?e^5^j;3c%fxjq1}8=8n$mOt*U#E$%Pz$g#f)Ce}J8d*oU{ZV#?Y@8Qj_uZ3k@
zUxz|(ewQDiuVk-2PMUJ(W6yC|^w=u|`f8lGt;CO`kpSzR<zdXkWm9Y0yb~d3?hGh$
zbx`guoT&CGnuBo@$PG4x3%A1Ww(mB`z0cc-=KwoFZrRC}^?^r*q*v~eQ}n)}UQw^y
zs8b=~Hbf#k?O~4^U|FN<kb4<&?(%!&G|Q^M#mw@<WvvdD%ey$;(PQKBtfPYy+^;~n
z^-Y8v<5M5Yn+NGMD0Az(5OM`7G|_1aA-BFokTdn$SVXC>$fNH@$eoj@N>SeY{u^?|
z2%&wLU7!x?^U57th6#h<Q;zpM9(Bo0gIp29C}-|Nb;;cXIn(~kWkNacwtjzs9Qo8|
zniuKQJ>~KU<l2fH?~Obt=iS!tJ;<5zV>l0D82kEl>sZ&mew_;oixgkGT|0w;qeF)d
zox3XE5AW;uvc5yc_w{SWsz0=^-~ZWt{j$_;R<%7i4tC0W&=87FvYtwyBc6TzQmpq9
z!c(n(CD1`Dhz4d32M;H?E}G516=<>=<Nx%a?$f6>lmEH*>Fdzrhxh6G8Ft_665oAq
z!o&+F)PB&$7WP&{cUSt=xWb`hCr%mO=geL``X1c9_gM6Y_TD?R_uiqs_ohx8K7IV;
ziKC`XpFDiv)XC?M9W#B}@YsMM{fCrv(Kx*KkbysLS=FCug;c!;>X^wBr<6??J2k!v
z>Plbz7e}qt5uon9dhfk|9ol=(wfEjd`0LXzg$HlSyDI#K{yUf_T+4AToHVTri^r7~
z%9eXcvYVd28;lRo32wCmXAqyTYoxK=o#jtT$pb$Up_{m~Uh4g}EerYiTKZGBfr?EY
zJ8s-G%ZCxTG|%RFX=d|0?6lXkRl793dEN%Sd7cthyXEb$Q=7GHm*#DMWs|Uk-=r~^
zvyVT@*KOwy%>sqimv^s-?~j*N*;wt5H|~urwLf0oGGHioSqS?{rDA`)M%c$FX?*c`
zyE3)PKOTGIjo+H<zukGb(0UyhdGgyYzWFv~QFrTKajG9WV#1YfPVyqVYHMy}MdtWj
zxs*T6`ZzxWdM_QnWxNj<Eec^TF6!0#sJljbfMr*;%}cLzrwBWma*wZ?I84<KPU`Z|
z$W(+nl_^!lR`)#a-8R^|GH+eJZ{@l9xvQ+BtR3gQp1CwwiT$D0W~>S<_AN<Y<6rF{
zXMXG#78q%%JZ2-0e(28@oBCPYB`ihdtA@wD=aQ9WHM{_L(aIw0pRTw*@Y0mMHFB5b
z2NLz?vkYp&|C%36p#95x=Q&ly%E~^lvKTc{+sYKA6!ch>44&<=JPKaGV`Un6zRI+O
zR4>nuCeVM)Pfnl%`6&sswz5K5c{!}CsMAVamaNg5{OYo7YrW&*>9S;7s*$U!EVp^e
zvX7@M{k6*SB$VYAW#zV!4q71hj@weFt-3@LZO|o}XumGeMEmP1(LSCM4SGuS(S#DU
zV4GFh&+;!nDK8Vdb!B1?vJLx#Rrd1m^%+Y8D|{={uk$Z+T4k+1s(8xwyj8kovsL@o
zI%|rM!)_zHHnni={v(&|xrKG4+S4p$QP@Q#FUoLH(M9PlDs2(3GZU|$l@3eTa%(sl
zXgBHV3a;UC$Gr^fHd!Nw>k8K_b5fiaMo7x?{ubM+U6rhSHug@7DqjFsN}BTdDs`S$
z>|l<W+oV;6Ba^Cn;=BasBRHc)NtKOIGL2X={|I3(%T%>HTVw3bX6;zAxAE$>#pZ5i
z<8I?0Z#50!ZWfTcnGaVwYt1KDdb*|WF05U{>t_|`r!J3-OkJMVbe2_`m$lrtC<}XN
zp0nMz{E4I{ySt1pQl)I}j?`!FX6csu&SgrWIG=j3`(&v5c61Cb>IMyM(f(+SJLRyt
zx7OIvDsKwznPJ@9w&YJ48R|M7ad<y=-wP8{40Y*e@tR?J*7E+%tVNISNUHLq<gBJi
zDE;DQ*gtXm)VG?r_JFIvRJqpZ?!kW-4!UX+I1+<wYj?hFK_D<QW5N;W-?Vu^h_L&g
zj?cO#h)*aNkF&SRu5SzXTRH8Vx^{iL!jA9yR+J>WzGZg3v-;@9Po(WycG{$7jsKdq
z>-u#?Nx`&|OGjQz>aLC@FE;s2H|xrC$L&0R{V6@MFWXaASH}rFbm<8Lu`gS+>z!%4
z_Wvhs*Sh!Qd_Qg16`S<A;GDE07To2M`}%w2Ho4@!PoKz@T!wVNQ{RF+gY&!D;Xla^
zVO;3?#;Us(7yS_i|Ngqq8$XV`nv;1S0K?u*+jY~@1$XvYbJiaI&g>d4Q+s%|J@cBP
zB>skV3;%n*^B(u@YUeCd`*z*^X8#px-!4^*O{R6T<~(ppRX7|j=<F{q&3vV0BbHG0
z(M_f;xU*epIIDe$GvVAhntwz_+O8(kZhAYtT}7%hA@}^uS7=_zW$PC=nKp5HcRM_}
zeaWc{k?2`^udXM!SJx547omOltP9ylYzuQ%RC56J^L)ry$KaZJth3d21pIU;z<x>Y
zIMBJy9S3r-<3Qd?sVT>_Pf01xX>&wMO7A058XtRP<HMr4T&e%`0<P45cFKwP6{mDo
zzhf2etOVXMb;yx-cuIm?_a<20TCZeY97sAjH~08Rd;U^WdZe6?azgj!ty;Be4H2ve
z-uCdEoSfEJ2m8Hw`KUg%T=&V%m9>q#G;h=;kd&GU%e&_`g8YP*B(qXdd!=?J83vhq
zc(2s<1qf|HEwY++9xguH<|54Uczw`T)Bf>~*X;5#2YZU0B+iBPKD_do)$SbR6SO`U
zErgXFy0mTkEI2)IhV*LMT{E(`f#QeCp($!L?QR*__k&tUj%zjT?wO7IKp%y%5cl*^
z)3L(#G0_}~ex!KvC~hAcZA78NA)L(Bw2zBsP^d)FSWWx*Xa>VMS2@|Wn)V4=|5~ua
zW;N{-Gjo|{a?NVmCpK<Q&i&+?6}5}gv-w8xisH%Y*~Pg9<jp|gB%2kriw|o>9v7ib
zHY;iuAAS^h-{NY}`cQCvwZ8Re1<7Vb?Y>&yQJAo)^-)gi<40&ZE>_AuNylv+G;zt(
zaXG0{$0bk4{Z`3wb#JVc-A~8mz?)8&JRO%44Ru`dbX-mr)WZhf;&3eA+_cP83<D<F
zNxmc}<PTxDzfe*r6iN<-Ln%p-P+D_Fkb^D4vu@Q$C;UU}R%OUIBYI(bazJI&*ioa)
zEW16tv5xIK6j=dm@iKkv%wG*CvVxJM0m*hMzA?@8=h^voW2eAr<~z#fU~}21srdL5
z9-q%|hkRjQnw^bm;O&s-JcYap;aBTc<-uI6TUBAxL)*V+-75DrLY-!9CADtVK4`@U
z>Nk|rqt}Q~tCTR3;_DdNWxnwJJVD~Ea>Y}NXGpwN@pU2?la}MVbpn&X+7si6iH0FT
z_Yzf-z-CthYVit5U~@bHR=YM#Em0-$Ho4-dB}OFPrg*&li1#kqIdXY*IX#qceM<j0
z!k3~gBfO%V9vyxL*y`Xwt4>!fQpM1kgUf46<OT7_HNhR>eIKW7ok?I_WAy^UeK?U~
zRXIIx;M6W>;wv^iopEZH6W$e@9_9gB2%Jc+`1EYS2|j^qh-){ZGCP#uu^a-l3DGx}
z({r3Mg6>GPM#ZLQ0h^|BtF;ju%jw~#x7u9@pOU7BGtjlmZ(5OULSn+D5MT))&W3V&
zHsFLLfrX*n(~v9{XCTlD?ee<?FbOOl?cM+%q7!JCcKIbSmS`Zb$Pi9AUz@t2oSwNj
zwR<Ui5GHhmxymqlI87b}O1K24cDbq!gb7v3JCMLHaJBn1d`bg7A1gN912_?lpxf6#
zM&NM_&QhGn7@@H$0=g^=XsT3AWQ$_cmD;H+r)Qih8@keRD$D7K;M6WlKq;Z;L&c`c
zyec+5A!Q|9<{Il?5E3h`E7X046LBsrr$;yCL8kr`pEY<u*-4kRq{ZRsr&6ZNdQfb7
zbW<MWYRZ?EvnfA{6QxB+v}0<G9qW}HoIax`(XgpN@%nOlR^im{4LZH`<@E3a5bajM
zr=;mgOyhEjKrL=xy@^#gQ8@(WP`g~w1+9v}^t8+GY*2gz=3cw}*d5UcG(o$%Q4S>x
zg8@v6$abk+nnW&X9#`SyXI0Qd(8WL4n1`G!EvJEDl`LHvq1f~cR|(UV;$K=`Q~ZNn
z#lKV)|Kl(N_kTiS(cFNf`4N_OnR(b)Ox%Q1yXxb9aEUEce(0{lNm*i|&U+A#`GB$a
ztNXzM5V$`Rm?iDDhkh^#OisJcE9RL5=2E*ANEekrpb6U5<vonh3l^xf=wYF2mqsZz
z89bKa{0b+S3(D!yWj=&J+Z3OkW-4jAG(@rKnW7S>D`mdGRpvunWxha_IlukEe<vZa
zd>%&9GgUdzWdR_Gd&}v06sLA8kc?u}Q=~FQcOy>4rYBMD%aS7mSE^#?0&pld0&}I^
zM>Uhc1hsoUe5eZoGpgN2NEl24ZP2bR_A>~~uu6-bPjKSuA+Q#-OZ&hi$piNz*NPea
z)k+o-_W~cOKi>i$DQ1C>v|0;%IJMXGsI@qUS+>Kw7zZ9+>sX#6J}q(wa>?n5y9HMW
zK0{3Y<$qpzGg<}hRG(MkG3n1jtIsPzKO?mIyb|>5LjRKp`g5WAK2AEB2z~1FO3+P(
zR-adb?jW@Kyb^RDq1ES=pwAY%j0k$7(CYI_&=(7>KCcA5Oz4|M{x+f4vHbCtc?&U8
z*EHTgK=Ka=t?LC8Y+b{ciDo8CnOAG~C5YCpCZQq$)d~*&G+x!d(qwvWIv!^vWn~H4
zAy~?yQ-NW;>YO7uL2$0%D#6<YIS+>N+XXqTjdX9pvjisyRtQ!K-XOS1@CCtl1-}u@
zM5$A68^NxEeFcXJ&K0Z_TrYU9;M0Py3cfGMWp1dyEy{v;oZvvgQo)&m3k0hKHwap|
zr7?b*V1Zye!R~@53yu)vax{$B7>{4X_JUkPkMvBz4TARwzAE^xAgUqZ=$t^+5GYpM
zl4}mi)py!*AtEy_%u)xDQwQDpxF}r@CgM4~)0Y2@NcEYv+y*@aZ9KY2cEIUQ=2Xa)
zB5m*Corbyz_Zoge?mha0K{l@o9{k+QedQX}rz6ZAou6l*3gd_Imw4p341wyzh)ZhE
zWRKh+$Q@x4bIE%1I~xVR%x#Fsdh?r(xuU#tc@MrSyQ4pdHKPW3g+O186Gaw3(s6rZ
zy;CJ_E9zjrR^xQb9R@jbC&X=69hAEZC#rsm=2%uY2-RoW@|BRwbtfPSo(8(}aYJ)G
zCD!OS$VVS{^w}-+dY#P2_e~$}*s6ZhhlfLs`J+A*xjIODrw^Axu0X=w;GI5P0Xb97
zT+WLJ_3=LI&Tl2;c+d78-u%7`Ia43FRMbIz-f6tP);0Nvxa7Rkc*Br0_OWx82laWU
z@ivCs78uNOVK@(>`4{DigOiWOEZr_$F-^Ba*RGwvV-|0h9^Jdua~5x>?kbu1EZ(*(
zu|u<Xe?hZ&hoORMTJb-><<o{a9JG&Vh5$Oa&s^f7*?ukqt>14M5K`eI<9|asoNu!F
z2wA@~UZ8{f0H0=Rj$~_X4T11H^_*u|ob`LZA%G70ou5dcv#b{r=xpmB33QJ2X#(8{
zLoYQ9$I7+R6X=M=yMZ|zd>MUo0-b6dpFjt#lN0D>*10Y^6N>cuxOiGanH-E+#CqM(
z2F@OCRocE&N2@*h$4h368(T7d?5NVQQ+rsgO3j?%QKLss9Xq3AXG3GV(+=GYQ8sDZ
z<Zf=FX09=VIu^OZI(A5)kZS4J(HEXqq9i*R>Zi{{?o<??i7X3)y6$s7We#$zSC4}-
z2U%6zp}EJ0<{tlV%{@K~j}ty?FkIY8f6QzG4Bd_Wanp$VPZ~1;h4phyT<Cqw@KIBy
zOdH;3;^?uZrI<x}=H#gtj2=5_%=p6Y?K>B>@4z*hhnGznGkgplt|m?^n^y9(%stk3
zY(3}rX<zSC%SM;PCQlkyc3#P8lc!D`H31Ww{r7%#?OTCV71n#~xKS5Qm_9Aee$lV^
zn512L;h5=h_Ea~wWZLwpWs}Z}2M$(&<0ecVHN9lo*y$HeiHE#vD{h>gRW@b}@0_DA
zESoUBY*L*6oHKFM^zm`>^3-Y5OEL8|&Uo4OB>Aj8Ys~nuV=jnG964(mHq5Sx(PS3Z
zGp@-N7Ak)a|DF2L;b)(7tPA~Toog(UjsyNvVRnE{@Go{?2l0_wvyGhzlP8^5NC!Qw
zGELc;F}bW1QG*}ZNgvt4uk7GGc7V?djrfoe$vp=yrzQ^_HHCAJt-O0|*Tm$!EudTz
zlk-s<9lDlGw|;M@=Cx{<j~s(|z~@}$WaZ|^XDzR^Q}bK4qp+Hn{I;64oUdmszpH00
z=a+D2^Xb-8cE+c6(-tbO5`IceV$NqZLiH6+G&3`on!0ud`HG#|g2{I61Y)z}EM>Ch
zKe%R|GgcyB;B)Rz4&+(?x_j-Wlg3w!KWt@_1;HifTK~>l*{pEY`jEBb!Pirk2H|VG
zG_WYNIQja_O8=5Tm9@aXJX8^=DhBogRsa_Ow*VgphKd4}ez^WhtI%p5#jHE@UmTtW
zjNr_yN~-j?NM1g^FXuR0RX$Qxc2i9!BOd0Mu4-I`Pb7ETzc*Z2uwly<e~ToMPpV34
zYOVHF<yYQN?OVR#w6x-2%-_P1P|QxojArW0yUtftQGLT{ZB%#<OKb0rnS54NZsigF
z<m^U^Y`8g#n)}nUkI2qmWMyYnw$6@ja2~fX=Q*cpW-M!YS*%yyuH5`8Tn*WcmiLS0
zFHg?SUNtIKoVPW%BJb>;)(U$ik$J3T#VX&5G|?7C{2av3%+6YVa;yTe8?87qmc8PP
z*zEjWxtV#V^u(CYa$?$s$d)3%FS}EAfyB+K8W_u2es-*H-WR!f%93no%7Z11R+ni@
z@@MtL1}SSRfCayI9=oyHw|Z1R%;t<mZrkz%bD0H6Sg?A0EQGYPSDzniwEBYBPUMYg
zF3z9RGlFz6Te4Xga~w~43uXRzu&N?y`1YETN2#yC3e(x)%C^}_m8P7Sv#`oplH|-?
zCMN%dBGn?>E5%k(Q*x}+PA7+peX%0UTFUY_$xd1`4W$-dGc~pb`R|%{I!dady4}ew
zAQM3eDVbGcD6?vGY=z{AxuJzyQcm_qV-?MleG7Wouk>pc*gK;?d@uLwW$mq~K9DlY
zpBAfV)yj7ZLVwdgxOZ~@g}r<)Lq2Hj?SOlqwaDM1tZ%4_Ej3gXXv+L(oi`xHXy_ZQ
z^tHgK#U<6WXG_W{{=C=?z5K8Ix?l2M>mf`w`u1$dKx-j-*7jPk$3lxQ>)Te%FK&xD
zwrumsoQK~m1*L!5{=o9kisZGKRsNN@3X^(nr;D{@a3z+8Y;`3jUWXM0yxuAb^!0YU
zmAT4ZW3{+_gw^uR5$D8o9s3H~j_@@fHKJckx7=1uf7NtGv-fs{RxBw9Ezwrn)eCz0
zw{OYa8r$OZkAz~;iiZj?f4-Sj`S^~*FpoZnS+Tzh6>oQ16%?mzKYl@=V%~y26%Q=9
ztl~cl9;*m-3l)_%`*g?3(9zqiR>zh2E9NffU2*?{ODn!!@My(xR;Y8R$Z9>VBv>&P
zv2I4Je=wHfjx7n)!S%`>ZZVB>n?1L~X_-<S*xqA-4GSv@&TaOu9nCo_x8mDxQQqZz
zZ46+ZZ51Zpjze!IZr?amcmJ*M_*Q<0L#ZE_wtEYv?Y`~D%)u4o?5llt$ngi9>k_B!
zI(EzEPB1X*#GT<|olv*mJNCADr}X6S`WsK_$?2#aLOHEEW4czvmt8r1SSXlX8E&-d
zQpcWENPqd~Mah{v9pBkqNv%Dyu(9Jiw{xSJq^?=)%l~Q#eT#Y|-Tr3Mo=uJ~w`FjC
z(oOG%Cpf(^zcs}<e!%-Z&!kA{Uy?4qJE?ud@n!8mVorAD@JUJ3mfO<t1zRTd?g_3x
zkbc&=q2S(c;SU6U^VlcX-ddZx>srSN4qk9qkK4m1IiJi&GU?7jd&VRuwCl0!Z|o3i
z@lfjrT2HUI_4+_~UhBERK-*81j+C)q1}+TFU$CIrl<+iXRB=zIWvfQvr0`*m-7z#}
zT3$OAMp06DPB_0$e`n@^J$dbpUr)~9{m#tX^9{wY@1nwGgZGF1UDrFo9(Uxm3(xP<
zKRJAL`H}w`WKZ3FIHq1Zj&*I39ZE+<`JCSsVS2S43^bV!^MctI4SgdyJSS%+Wt&4b
z$+6xn$ac~oYdfzM1R^<K1ZD+8O-@b@&l}QXkX>O@W%Bo`99<5TC!DT?p)>e>I!C@R
z$X=&(hQ3#)GP9^!3D?KYE%nt&J0V;joqOw%_qd%9u8+=bK9*-a@=iM;TpyjQ{L~rz
z;qqj)L%2RVD+0S)qj~rptD?wG(oN~>qg7M#o2HZ;o_od{sP#a-H0}-TKGtVN0*<vZ
z&q=37+qph3XHPJ-$z0qQ0!>x~=cFAG_626ApOGA%eexG!U&ox}@XTYYlEW9Zzj2WL
zjZ%>M;}jfs!XUdU$UG%u($pqg9=wk^&PH4wO-}0YcFn~x`zRZw6s%XCHV2ufaD7cW
z`T=jAb}9vF4N-8;`=(Hsrw{9&r%&parv;(i7>L4q0_!Q5{T=m$E1ng#32#h3>lFOi
z{K)D3|C=x5=FKAUZJJzpPxYw}5VrRC-q+&q_;MKk<LKbvzqxaqe6--$S-7hQn>wMU
znBH%ne%N7$op@LdK3>T6`yjT*hZdBI*8JMsa3GKZp5v@`4v+X9Nbi{&#+BA1Pf5N~
zr{qyea4!TIbB)u~ZzJN`dFl9jusf)TJL`;ixF=#BA|^Sv&P&ftb9{%Zh!58*B2!Fq
z{xmN;3-MA_#OiuQ)G7XTUiND$(#Cp4(y2W&FMau)jxTLF^4dG!Ile_8sX!@NRJRgW
zal+Qi?W_e85nILh%$5rHP*(smv&?1zIL-k(O_dUYR3@wJ@rZ^reN+8-kaGUyKOA)y
z$cdx`l2QW6g@H(;Kr+4)$wk=IW_1Q>Ghu%qIVIpULd8E&Q}GWux>g=k^?tLhEB-oI
z%G6f*5>jiFkXl=JY6xnr3~4}W8zr@Cks6!O$Mf=$<|p&>@#NG2bZF>_xzUV3QdYp<
zDUftRASELZ$WnG)?#CA{rW91%&*pT?MC4KVPRlHOgi{p2vq?@)bFgNjR3eRYa@x?3
z22a1@*Wrf@?qaxVBFzJKt}lp=!;|q)EFC>R_t!5!p`(XGH0I#IsuLOjJ6$&#d}R`h
z>Zf`HQ#^SHzBDN;d>kadcEKkrQ^#2L2^ra2K#f)$^|i~18QGk8xq=+m*Dl4Gjjw~g
zcfk&uuU&dYb10exe%SQy*s*A%Enp5+O!Zkz?82$|jNR@XZA|H_RRBJN=@ZQ${hXpl
z<Li-V1|xn%deoRPMf`Ro^AS*ZT(QEYbII<PnMXq^$eccEN{p)eXXcW(7Q7VmsZ9UI
zhml8B_%!8It?I9g1r9zqIW;Gb%JI*oIQWd@)F#cyX+_RVBtIZMItz46(a<p<E1UEz
zMMJ}Y+&t2EfKH*g1DX_&j!Z)$e1W2gSK&-$Hq#!1^LL0wrh0=p+adJ<I(oz~vRNbw
zfZU%r_0Lqmn){jx{^$zkjHlFE3O*N!zA$GP&Kd<7XbF+eT)_hwTuVV$q{A%i#rX-&
z8U;mE(8U$Z7ExOP7xbrsEjYJRBA$glR4~I8{3L^GS-@H8RIm<bb%KIYD)^Htcw?Ok
z_&uMh1%xh6P%w)MzH|j&U8jO$AVvjKan4Opz?tEZ9^T+uS*Q>RZgy6IQ?-Lswu3ZI
z?EDk8aDxDq2*T%5rk0j%B9VvCcD1!UO)Za!Oaa2%)Tt#qpwkIKG7o1u%k*`4Qn$bp
z#ZG%_-)R#Z<;G;Y5Mme^FM-I|4+lqNv}hZQw3s`kjeDDEZKFgRgSqu^bfjoAj6`jl
zL>s?q;fDZ9TN0RB+aE+5gZok&KdGQ?hLNc48`1U+8ac~MY2(B>t?fUejlrCf9Oag0
z)Mglo+PL5+>t`>-x#^wK#@*VqHtsj@tOOrGaFl-+)JAzS614sJkJESq@0m60(!gc@
z%bhEH3+<j+=QyK$S#yezmJflPp~o4+>Hy-Z#&lWvI1N*JdUCeQf8*mcPHD8*X7O=a
zl}!(A_kNs4A$&kXK!+)U7nKqzns~GaiSIoK+yeyj#J`?T&pj%Sg9wbI`0kiGp88OY
z7Y)J}l+#n8;;C-{MBjq)8hwLZ`WC28GNY4*$p>tdfx+XAtP#=uXFB0CT?SvR65t0M
zn8QxEQ+bCHXuEr6J9KFU>Web5aFffzfhJYtsOC$y?0CE(u7tmImDCW%V-X|Xm-9_o
zqY8}myhUz@48lK~Pmeb33=__~;3k|1zqFj54{^eD!cHCUQuP^wjyDu+b&Q6~ivjUA
zl+*Jpgtfa5zMwU5iGR=%KmEKV2d%+N{6m)b=?}qN6HY%h*Boi^a$6QCt|+G`G5C2X
zAQxXA5C$vn5JIBdIH*~NGiVK4;y-hVpZ-QL6E%Dmk+%gCMt@@L^C8XK5RAB?oSwws
zNeJdW55ZOC^dtsXAb1N-1b;lAp679DcPWxmY<d!7ZGp%OIFU2LUYy#k#6=G#Au+~M
z2z-JQp9m2+>sq^<_Y5W>F-8SA<idov=hqH44<;&@%6RZ$gQ^vio<x;<A;Q!X;%otf
znO01C6634`r`iMq)lmVLIZ|=xNsKcUoC*_6k0%(lP@${j?fD2*2md$aHc`W5ljC2d
z>mp$l^8e1oVx{v>%f(_d;Xe=R!X&_k|0PbB)DDC}JKdjqqvoIRVnKVHOxDCy%(T+`
zGh5C!r=YdPXIryD^Ix5mG(Oep4Vj<7hRh7re|^8yOz~oIZ^Zls==es=B+N$4|51Lu
z5%Vo7TP%-XYPLA5u%@omUfR2zg0>0O^#b<OM%$C>dMRFAum5uMm9r1F{op3y%#?eR
zaJIslO~Q4X{Op&T$xJr8gx#|_r^2;+Hp!aZv-v)oeE?CiKZjGZd$z+|$9K;r#pBTK
z*|Kr?i4pS|-oe;CJ4JRczzzQ~lsX^6(aW#!M8R_eM+nXp<i9NCR|>NKg7gD|TLoVg
z<i7~R`3FNZXH)Sv7d%mrJr|T2Avju)|9|9PD!5kgCPB5U9{i69y;qPAX(~<J3yJ*H
zpV(ZmwV-!*?em0xf#8*bYBxN@|Gm(62|g#dOYlR%PXxaebnqU=^qUGc7d%d|Sa5*g
zAi)a+CktLBxKMDV;99{y3qBzDk{~~?V*2k0eju2Hmq7AU1ltI<6YM5<tl(m4H|zuA
zXNB8|_}+wnJEY$bdcV-TqcQwTp;K_hlja0*${!|lOQAap-CgJbLSrOf$^TmDQ9@4?
z`Zq$C3;kQ6mkM1a^ai0f3eCl6XwQ>^&kFxlq4x^?q0pZQ&CmH550eL!U1>zn{Jf9(
zY9@3Gq50u4!@CjjKG0jRzu*8O;teC>8^$q$;|0}cpy1CW9mVdcg6y;-y^x6b*ApSP
zUQm4w3i?i=|4fAZHo>O^pCcmvOGL>3L-1WeF1$njS470eP`E-a(m*;&MErar<k+=C
z<R@{&BEe&ckmqwKae&|;BI2Jzg#3Ae?2{q=8$otFG2WGe3k4Sw5q~8S^8AdE_<O->
z!3T(l|D@n^g1d-_|0)sj-Vyvz@KeEWh=`xU>lzppRJ(E_epAwj-%jvo!OnteSI!K}
zI+ZkVkl--EbBNG0h6p`V1TPevEqECb@fQnTFSttZ1|sy_MueVw1pgwqMer$NChA@A
zRU+cCzm5EN1^+FG584$!RWM($jbJ+>;vX$^cftOG!vxP2JWp`CAU_Xf{CPrii4xjz
zz2JJm+XU|xd{}TB5%HfA`gy^B2!0~?g`mUx8uUj6vx$hGFLVpRPJ+dPeFQo7z@3NJ
z5VQ6BIj{3(q;X<R4M=jLl6%C1e6TGazN|x!mq?<Bak$?BjSLJ@cj<%tc{QF7e$SL(
zKR*y6vd5eFhTzA7i;0aa>pEht<OcCKN;vz_8SgPczCx1zu6TDz_*TK^en5V+gg+{{
z^9SUOUSr2=KOpb5lbr<opHwvh#3iL_4^^)21L(h0_jOh8nb@_GG_KFKL<r9WhEdfE
z1UCq76WlL&D$=1G|2K%23${R-q-P33JmKh^K-CaXhu(*pgL0F|^c<)<X@xpq9b|66
z$+$>X9k|`q`aHT91TLyWUlYi>*?&gkZu$SQ_a%T;RM+1#Z{C)d?d84fBq4;b31kDp
zB1j+*2`Z4VS-~bi5?_!dCSg}W>w?wVfIt%<sMNh`k-AmUf=gYhHdtw0s*To#+Saw!
zx>Ud4@6Mg~=1l^Gt)J~bH<>we&OP_sW$w(InX_DTLv)c!wuSGHuCBR9+uU%N(=RY7
zNe5#r^1koU)pTJ@KuRSa&nMGaxWvp?o_;MV%2ec;`;m@wYUHt;aa>{H>jgeEu|ryF
z;Tr(Hg+?Px-1!#1>u`<TYgA_9v-bD&H2scaViAY@LTv8G<}Cd7SebxdgU#$#{4V%-
z-Z|9#jLF1)wPG{#{S$ngC*;GBi$uPAu;H}V=@iK5ttjONVuJf{Y;IpA`1nk0P1gS2
z&|eQdawNWG1F*W6l?k|2-kGQ1x3CL**#q&6)CInXLHe_=mGwCg%>7jdcWsrZ1vwZ@
zTq7K3+)hQ}IKPk0Ebn*2a1YV5!}ebSGoQE5z{m2Gmnu1l$3U1_-oL?zsnsFTvC}Ls
zr7$#K41UVXv&b6&zH>TA>$v*U55QLhKDG~+fJl`0DmHVykArUnXyoHPnW;0rufUgw
zJo4dZTcpnT1`ZGL;Ya$Ad~-~EiHG648hpm}fzub1XLVQqDfrkPwhy-?k%&*VjPuXH
zXY`l%ZYJ_Au<-pEeA7UuJmxbIdV-H5h-carfAtX~h7S?$>X}Dgb?S?BQBTlcy?fOu
z>7HA+Z2ppYi>n(92i<w~^Ol@Pw7z<gWC@aVhu+2W7SN~H%t5bS9fzl}EES?5fM=r^
z{jeQoMKIZwkH4J-EJQmte|1A3{m-`;h=37FiwW0oq1_&a`;_~`aF_CU7#^kU55pss
zKZoJb%Ew{2Q~4$gPYLrs=g(JKsI%hd>=fW6?Z!{)N%0>SQG$=sfBcA^;~|gmLwk-N
zzt4ApW%a3w3ZaazSXNtAyFBz7b9`%1P0TMiIsV@q_-_C2ZvXFY|L^}>Yfr(~HfMpN
z3G?(Dy8XWmZ}%tQGKC*H{mt>jYwyLNpHTmAI6fotvwajA?cmP&OVzQAaNps*zax8q
zDJqJ4vv+s&y{gH(JNi*zChzXhvQxSPcW~J$czcJIo%)$|*{NsrWv2`u?N@}4c8u<$
z{jyE?Xb0D%3i)W`2lHK3`!#*ExfWHllBkReByET-xg-#~L0KQul!WzPu2Lo>XZK8P
z)_T!P6|1|zZ~Bop{aBw!>$Pq-Y2Mr2>tdQC)=yT-l8aK4o1!;IZHfDdV-wbY3c%MC
z>p&F&P6Av9xE?SnFB+@NM8S_+fd{t-KDusfPHeH;<C<+)=SpjegV(AJe!%!Zg&J>f
zhfnIJ_>J~vXTS!z2~D3Td2Y*lIvy+A6ey<(Usolib{u7C+uuoY!&jDm)|tuxC73V0
zsYP8fKfzpH=Cd94<`UFX6o?n~99ouWJK7N@2kl@T@o0zhFzwLmxdQd9Lw{`;4;%b!
zqu|%hz8QYvrvAzH>2)5uO?v<Gp4QBLLz`Hiv3Aip@7cG<Z%uBtH^Ju{<GZWf-n`c}
z;y~X(cDfB~@*qm6sTE%3@T~}|sgqIWIy~01z}9G6waxbCBKHMt_D$M$oMCx(wWFvz
z6YB$6Wt-1%XKgdiFk=YlXW1rZTWH)nlWLsnFp2V9J3E<+dJp5b>to)uKMv<Mu8C)M
zZ|r2nTO5UJgY(qDCRK8_7})yCDDX!$`Qah$Z&KQ3zZ=~ewIl9&2Vxf_w&>SdZX2&P
z$0i%rQ8KPIC7st6)Vku@8l%K+kJ-U1fvXy2$(7#>A9~$O`@{W4oo>{rq(?Q4#T+Qg
zur>W|Kkoqa${uZaWd|IU7X>C(J`%XR^520cE4{<L(kpvl+vtG3^1{G`$~}S0D!&dq
zQ8`-i4)x~s4LB>SQQ~Hlc!woG>jNoPnw77gLfLaNerI@N2h_^3=}J1iu}y0v+19Bx
zh1)jXXT?hw_ckgxn2z9Z{T|e%uh8MTrAB>I)g7)kha9fUy{Apl)VxPEmt$4IFwb5^
zizpwXsjjA9gdDEvZr$rK_!;}>7HI0lb@}Ix`~1mYyRsJk^{ia?xX-^H_22+k&(vIZ
z^?>3tz8>{K>+UN&OSN<1<c!6DwBBd_{YQ8BFVBmZx`}xQZ^k-G{;Yl4lG<caS)A1P
z=M%EEB}ohYm!DC*@CAz8oe$2XS^K68AGfnHxiQ&!(U!A3<Fy;sLU6R!t_1dL?$$El
zJ-sh0QL_!`;avUPUeCpSbNh|G*b9&8Wm+XXrn3!?>Fo16_n4-?bjV{`#|)3@&alor
zrmup>^n9EZo3a>Z<QUx-xhm<Q7Z^3a1>&hoUzO+vd}DI(I};uJPKASC&s2vG4o+}p
zawTgKaL>}zCgI<g6zzkL6I}2LlhV$tJ~tt)^7Qi(2BuZcDFx5D@QcbC$#s5uRn9pV
z*8L7`Nq?fqKQ}U(C|3dMHL&vZQs!o*<>ZV-9XG5^!HE#d2^Eb^^1&GkuJYxMXs^TJ
z8%Bq#$`mXZ2Zuwe!xfybf(}=PBNiR5EXNjyD=s(0SkCgv>V!L79s83NziAkWp9VG8
zP_)zZy-!h3H91_7oy!Z2&dj7TY9uzfywI4q_(y^9TajE|2rgLn0^`>m^YTJteW{Z$
z;r<A6aCxC|-UPBDasz0_@<QXiiIm7yfFz@IxGMIhlAE!4#JWQhym7=^1rCQRIAF2h
zBgA!wtCCpXdBFH#lPeL4Xg=!czGOCJB#BtsW|GfG^lYMr|J9@f(bn@p3ocbODLspP
zlnmdgGjz$ca3TfXQ)eV3v#v);p|{nUv0gr!zAkWjZ29AfpRO^V{#r@N#P1-!K=;lf
z{xtAo_p9J}>agg~tRwkVKou!IH{&Ci_)Hx4AM~%FMY6IBJF)l=57-B*e?=mgU~5cZ
zp1DAg_^BE`6$CTH;Y@-%F_18+zIQDT_F_ZGe*%^lbnpa|E}}dnVwOq7E|Z8^CJ`Zj
z1<KJyOeY`@Jt_>|U^PNJrnhmnQ2`hyu!%J4fd2tOvpAeVz}A`^DsZNZ4(ti~b7X?3
z3!PyIMF%&TT0Mg;Nrfmu=YcMlAN@sY#{O0CAb<T@9_aZqWwuz9<2E2Lt|#~>CMsB)
z*7AVbXV3{~7$fLB&_%FCBCW%oifQEEww4DkW7GExA8t5C@R%h-i6@;79w_+WS{{UF
zzY(m8_aKqnXbPJnn!*E?()SZ^1iu%8a50yG;R?NZH>~ABc=mc^OZSy#;l2`{eJ!%}
z@hK;u;tuC^8euAiNZ)g?NF^*ptFZ700j;(4{cfE|Koci@&x*iFl!<5RBW&o~HEVgW
zUdZR3f&`fdtFh^OITF{b6(a$;I9dGx=87t~*Q*Ggsof~JOK<B8!tk!%iCp#z-T(w#
zBt+kj#u11F7YZWxEDvHwF|ZN(A7AuhAI62&Ai}x@aHGT@A%t48jSy<^mn8m{#A)Th
z{C`ONUlJEqk>D3rk;oTTk-&vjByeFB30zo30vA@1z=c&L@N;o0Sf8+p1TL&1feWih
z;KC{rxUh-@F03Mf3#&-rKb7TgB?SI}#2=RUZzTSTgs)5bUnTyb#J`gGw-S%UOl7-b
z2_d(K#CuA7pu}?}zLn#F->DshQPP?U<uiz5Q<Px<eAzHR&X7(M3fdPX6Otew%*+$q
z;DO-(gf*30&I_1LY+;SC0$MF=7A?WN0ZFtv8_<KF<`EL^CG_g9QiQn91U^VYKCO@*
zknjcx_e%Ij3HxFw$X6m^jf6WTd`!Z(Buqw|$WKop!ZRg&UqZAbEDa6ALI|qI?JAVW
z*Hx>dJQQYGR4)=CHT7nBFQUC%`q7%KR!0%I!FI*!Xb_%}`dWnn&&Ou2rW|}-u{ydN
zbNxDVK`Fab%H#QG8i%=Vo}uWLNLH((Pcc!@m0&WCtyV{$gO9V@nwElKZjOdQz1~ca
z1+4wui8)!*37^$!#*GuiE7O{+R!3uCN>OHI0)7oP3|TN;3qGEAiaeav(GKusN<Q2s
zM8aj)!RqKy@CAQnB_F{)Z07EH@jw!546cdqISXIU)UGYc@CEo*q5}5gaMn5(z*Hv7
zRG)G9B@WEvavk{CKgvUwL?Ujr*4YL={C7y{Xp33i17I@7IZ1L;9<M?3xI6{Eb2>=t
zXob@Yh9AZqSiE+i4CRfr)H@P<Mn8=CO5AGYG7fx3`^4*ulxMYaDFfea$m6(B4ijO>
z%4N7Payjy<40(kkv0wwzk*!=l$QJbktz3F?$huc$IN7T*h(R~+%oCNiEi;iBqJ8}B
z`6gzr#ZVuH$0(PWa88@cOgL>@Hk)u>KFuavgRvPWo{_k=!hHq;$h8$73&Z{5;m{yy
zxLv<tAc8+qyaE^`4Y!SN3`FER6+SE)NrTZ|8gP;t@e6rUY*~im6W@t8WeF{3aA;E&
z8a|m!USRf=uP?7)GJ47nTL>XPZ0UnS!^}z=Q56)19vfj6ceHBD!8MsPsu$PIoj7}9
z$;6Xmyn>PLwq5DAUHR{_U73wvU7J#dz1qEYfn%HP5YZ3$#%c+o7<`H49acA8dA!?n
z#bmm&5x;Bt<M@d;UE!D??N5O5tg2|*vLy|*=PjwO%9INhxHO3`2+XTjRHr=`ZFg|z
z+^ah1-tT<6qXmm@?IM;r@b>~wRQzb{%?2z951S2G5}ph<U`d345m*`EPBq$}Js|Od
z;W)n0rd_W25)y-p6KoZW6OdJ`H_$F@TN3rf37*q!TLiPnZ4<UFiN@3nnXe32{-$cX
zBOFP}7x!-5RTS`T+ZOO`&tC7?<V;zf;TJ0m40zMgdY9|2*tpGrZtrGogKcAEQ}lJ7
zEwP&r&3~n*#a*X07XeNJTnD%wa4+D~fQ<I<!5&fT``~qavyv6v9D_*eO0S|>PCymV
z4QK;&0q#vxo4l~6Sko5O6tOX;*}cuRU2RdaE}f-rRI+|J>&_Bq>)_q$^-GJZOa7i>
z-`r!j+InvBvJ}_m?A=f;?WiffD@ECyphRp{cPuI1n4<Q*a`v^eom=cX))ar5Y`@O6
zt*>%%@wOD#b;`CJaim=5+)=oDMe&O%5gTo&$JYBdv+UQ;C?1_+-{jh!tIRHbJH@q0
z**;txDVusK5!+W6?@W%^sEJl-S=Y?6Z{1X)Vy%GrB{Nf8;&>L0x1=cIcs7n-Oi?yQ
zT)(HJpQ3JEU3^~2LnyDLN2Et>EzgMBc<ug(tuamR>s*`E4RPpwL7P@$-<$`nT+DXo
z^=hlq_m<h}mZ~(R@7=SNEsN9aJMJwRyIb9HF(f^jV&CFM57g^d6z@%O$)jgd6nXSw
ziu?MtyInh$?{;rduy<{llkxlg_Evna*l;jzTqvTvS{manw&84k)CqM`ozlFw6Z-nP
zwoa%|*TKRF_AfZk>5)ybu!M+hQrg~oS8K6tjcktI=GlR{g^2kB+c=w|uTwT@EfFj8
z>$H~AG;PE3G_KDbz0J|0^r@b$^!wB7i;Bxr=A>1nm1cale}CNM-5U@E|Cyv`i=R=;
zW8#W!TjT0%C~4bJl%~MeLfP<#{l1pcfCFQ@$*uKP2A$TX_349%_|BCvbtNmO)LpUi
z+PYt_e4&nKU@;=%-{c<Lru3OOJGyS-%CqV&U-_fDCs#f%a+N+Mvtv4;cAd8>WB-0X
zV&U6Xdg_YON<}RE_+20EsXLty{EUKMsou;VTB71@*LDjJwhH`+<`<VB-u*)w%rAaY
zqh2B7-CrloFPzS(!r%9fM_62h6&3OBe~qvBr+78>>yM3q_gM@1*Zcg0?A%JyJn1VF
zHSOvJV{RFC_azUU-ClFi%xm)^hRiu*+}UrO{YLolm|KR-saaFArZM?KAEYeuRBOdB
zo`}-M1o~-e%eQ9~Pu+CMeJof0Zk}t*O=G_DEY}wGacK!tix9)wmNopspA17Jd;{jb
z6vEGW1F`J)tkwR-VD>TEdJ)Y2(xfHN_C7z0<`}Be1%r%+HF3fq<9)>Bwq=cWT)gil
z7-lqTmQeOr-*xCv_J%2j9@zeHn5TAPsUFIHP>d1E{!$Uj{$H91L#=fw40V}$t^KIj
zZ#g>lJx9lWr{gFZ(@#7X{*v?aKmA<T70VU={_D}KA3xM18!kEYfft@OGR6^`;5F=7
z7_d5-_ACn+u-fbO`l6G2_RNFHiFRsQ(y+b*`z9sz%+8kkw4?z8a)t>@mSTis9z@HR
zqF%j*fFU6@4Pq9>Y6)2)rt)KUza?7m{c8#mMAqI8Sq~ankJ{0guo%M+8CiQel-jeV
zpl=$?Vg7~S#q0Ip#f5o3VK1ZlhX{Kazo_uX9g6;S%^Bv%#iL9{GBR@Up`sOA=(xq8
z#d_po4X+J<z^4oOoM$T@HFsu1br+4-4|$@w%2-8BZGFWB$NZef?<q#&$4AXY?RiM9
zqK<UN>UUz~lAC5Uqk8sy9_U1D(v0R*ub+CtC4wU27LWG&9|p!-x7mzlj4!no^7uU{
zXht(OHlD05&_iZ4MX?E#m@kOtxW(gQQ^-wY6=6m*KGsWoyTD;aQylAM!9Nk#&1fdX
z`sM)3#5@m~(M<Fuvmuv~2s4@zpO5H`L=7{Vk_6G#dqE4D(UhcTkx!b@l<JcAvy^T|
zQ<{*>y3#OGq#%rOX^#w2rjtU$n#nP-d}7`qa2VE1_W6l_BybqkOioN9&fpmlD^Y%O
zY7gQ+BThq`$r(L~zXd#!&E@anoq&6=Mco6W!hsL*zrsPx4IuGE8QC$k_j%Doi2VbQ
z*mtl)ie&r~O8XbY(*{9Es}D;1KuR;RWBx9s8H8|YW6&W=ivbrS#RzGa2c?ZhHrr-o
z$1rLN+h!2LrClwhQQJqW10k(BDD8(*nvosD*eR4|5W=OsBBhOnq%#d^KMP8uX$RY8
zWXJH@r8I*OChh3Vo%%wIk$64P+{u2qc7^Rq1d$DB_pAO3$N7~fp8WMwc-%d7ELkY6
z#!-{{pNJtVY@F)QR@gYTD?F&j1{)_YAv=L%qfY|zJ_mazf|oG7G$tZ6-)(gMLcv%@
zPzMH>f84p22kWrGCW?TC1YIv-E>~_UcblnPxvAW3K|3Rs)EhRPfIMi}B7;{K%st)&
z6un{7j0(VbCfmivpkoFv^>I4qbQ9-{P!FaX(jj1mQ7S%IYL=<gB$nbR!QR9eEDV8B
zi0Z=~*f10~t>wWFag`#UU<Wpxj)RRt#7qLcwZVFMcV<bn<?N7zX@&$rhJZ~%zzhOi
zz;u)msS5iCvB4CLV6tBAuC+X18$c(J=2g3dc@=LCpc6DfqQ2)12}VH#tRj@C2zwV)
z^yc2RJP6O;A}OYEArsA1U=>6V&R+v@k72`*63jv)AbHPP9_S68Wi%LPmF?!;2iyeV
zq5>#SUX;IKZKzNg3-txJpz|QS*g_T)Ehr~=85_oV0-+NnF$e@a1tb&l9s@E#xTxhQ
z!(m5F53c1wJ2rhU8}^`R*rO0)S7x`m6&|%?)Ay97(@9~v7#mxKs*4C8!)8~eqa=^0
zaMky0mQLppC9(wJyV&$SrISjW$uwX0i23>gh<0TLg!AY$QILCGIO#m1KyiwA@HcGw
zp3()G1STq^IEZ$o93^>lw_xU;#l-30LHHQnB#R;YrnM~fM{N3@=RqGH9(l0od)g)G
zweW~GuKK<aM?wq_ZV_beX_g|$JP5Dc_!&0MUgM|JbWbsU|4bxKE8XHQc;_*GiA-Fd
zqG7zTVSmCS*dFr(CYz&q|A~EAT+K5vIJP*f;;PtMou>>U8rLwdk=Te)e8BR3h9bUy
zVCPvpZ>3_p(V39+p1^9CD7Kvv13`(iSmNQ?#X@21CdBf}$IT^*fVeMGRbkK(Ly+%{
zQ+=p2K3XaD7es3A5y>z;0Fq!J_E_ZLiUml()fuO1?mljRq&KNJX?n`vr{KxiX3!wY
z=}mffO455%yfV-4M<tOkTS-jB=Z4aRQL!=-CZ4&{P4#Qp$c~IX4dNVqMTM>$WSi^^
zL!mRh9db&&nJDNP3K_u)O3~#A3x&Op9V$jcw<v=V0iPCm_k3K!xtMUoD<xbb;aUl=
zk&t(E^4%ff-4Z?{;qwx{D&ZRv{!7BIB}{@0%IP5??K_DNlCVU=$r4seSS#Uj30F(F
zNy26ce<2~4si0hVj0#9=b>bUjzxg6T8$RBlXw%1MKH}{Xe_P_8NSyPU`4ODX;EyH*
zP8$^B{M=2vK;nfGKSSbECC(QF@>fXwe2FiW_(c-GMB>yLkbjHBZ<P4W62DL4zm)hh
z690pQuSxn}B>s1ae<ks6C4RKFjUv)2+BKHv75zSg5cpJypG}BaS}kF%q%V>93JKRs
zxLLxj65b*qmt3Ko2MAHm9*I9G;qN8<vxEmF{D*`p&pR(OLX`JN+%I9ag!vK{N;qD^
zsS@&~j^)pm_&f>4^D*SFmH1^6Hc8kj;f;hSe~ZL_F5zAYpO^4O3F(wVo6%OnXuPh<
zc?i=W{P;4x22Q?nn_l5b<|8dba^l7&8TDTZ^AD84Lj@2oijy3O54W8=Srev*xa<I*
zk@%Yuekh^1JaPY|m5L3wG|^I&x6*&je6(ET1EPrNH6OTnx~*xbl^}7<e)K++$X7+8
zB~he4?0QBscrvlEY@Fmpb32%JK8Qm7JCWA|yk>Gc1Z9~UB4uV<_-wAOnRfOE-yCy;
zrMxi~c|X9E<gLY;N+lo1mnj7UV4gvS=&8sv7yl7vo<841vEXrqg>M7+4B0xTzF%tL
z`w93M^wpa3Eqp~d2{ga9CToAs$8S3?9BbmMqq!d?`01QwWdhD;T?|<;Z3iFEJF7-h
zMZ$FL5K!(;6Cb93knbKGp*eMur0fA-xq+DAJ{+6d7lX_DQGCU)CToA6!~NoOD--bN
zu$kpOo`Kg9GeMSl70}$@Z+q&FU+gdLN+Pkp?_)C;f2ucr67}q`{g=SZ@(zNJ<tZ;w
zauT<ifPMtNu9$#E;es*F2k(GPlxH;oO#|OKA~$?z?eB8%6@i8A!_*Op@~nLKgU`6*
z;?fK9SxrS>0H4uc-hG*f^YOquF26U)Gj3<(%Pkl_a#&_4<qs>&A6l4SSO{XCAnW_W
zp}O5?enH{z0zp5r1!&$NwnhnBfM)TGc3Xg+Yzt5kEv;*D&d$Z@30-9$f7>8Vn7*Se
z=;|;$M!Cv_bDr_;WhB~ywi<|l5y}lFT!TsWt}xuEJQ9YxL^xf8#JFfL8wen6N#6~_
zqlBZ7LDJyC$=7cq(Ka+b40no$>QH_U@o;V6J{<7sG7@pVT$1#)9j|@7u1>J_rJ-(K
zeM5Cc&5#0U+fKL*Y0&nwt2U&xC^cE09=}EDaCAzKj#e|Tsw#vmUbZOsm>C)a<){sg
zLN=%QdHEwwiqUDPdELgR3+8qkpZ<3lpH|>G!=`)>d-XqUWKg<f!6FRS3A$w}6GqLQ
zS6A0CcjDst)m2q6ES$Zx{`~pXOBMt&N8}96%gLuodv5I#%u$4SUEEOHP_ba?;=0;J
z)%7_6MP0Y^v4h8Cd}_Y_r4j0ZZX;Ba5$dn;1BstUq!a$_IBe`ss4;5IqNVs`Y`5F#
zhUnnV`IxHd=B9RjmACVISjdW1<hbm7lXo!N`H|`)67T2UY>=uG8XD&{R+lcRs>b){
z-nRHhR8y3-_@{t{qO9o!@TGb}^`d#Jz#bL99}I}tVGz7ZLeN-sr!ZDcFpO276~?L}
zTbQT5Cd^Y4ME3;YUR7(+;!+Zfk2-QlgLbQU^nlV{d%w4%r}FiESM3@fux-3FVBct~
z)iz#wm3P~V$?8Vi`twUte_-G03n&}atrORKw<!Y)+P1m2#YVQ-w#Nj1uDn|Y<G-}c
z<CWL$N}U74Lfa<qwr%drV6KrjHE_3bYng#vD@q#JZ$+Lr-@xZ&v_sCsbw%sFEk&vB
zCU-Lo8v`Y&>H)R6FxlJeL1-_fzrW31vQ9}z_LkUM9#DS!y`)NC`W@pHm{lxK+ky7{
zGqoz?ll`71+Xhc-#13!sI=7?A#gJ6}FKlx)U+MZ)Y)YH5y?>yW2-=oc8IVVHmAA>G
zU6lvr(MOfuVcx>E8Sm{^HleJ0&QX>e5XkIuEl1O$qmjEd<7TuT<KS8s>uPe9@F*gz
zAA{2i)7NJFb3a0%1r!89bLY8Rw5{cVt5dZWcfK+Z<G*!V^1>3|)f+RE{g1ZWo3sr|
zt8*jH$PRU@(mz3*k-TID#>%#q>v2woR~Du#*FTE0;#B6OU5B%>4QJ(J{j6+{*x|Td
z$!%==m#fc#%)kIKLaLG%U@*VD%E}<6PEhJ9ZwOL$3Cga@_8{dWLBV+%>MdO9p4_H1
z^$H9R^cONm%CR>jUSN@Tk44(YCRv$~qPOgLq$n`nRhsVG@4B9&9@Ul^Y`4+dY%%tq
zVC)(6&MxPCajI_oEyljNN3s)goG=2O_@1)a7<Hc*^<l|*xDJdlzuPk6ybe4&BDOnP
zmBICG2VK1m<Oh^yj&m>3*UZWbBtB2zm6i8M{6>M_Q2DXM-xPRzrMJ*KG~hn74KIF8
zd4YamW0YB0CvijCE{Pk`K9aauT0W$h&)2a@F-BV1tdDgxT9_wmQ<Y5F+rsp0%=Az8
zNACJayokbp*j8jy@K0qB?(0Z6P;7T|x6{}G9x0I99k3++hJoCkt5N?f0=YT0r-dc4
z=7@C075+Z&p23lcy^@lK++9*KW|pQpRyqey=q(I+<DK=kexEgaY|iR6{{E@Xiw4ZK
ztInJr4an8(>X<3csjl)dz4v-to}QYm@1yq*N*Z+bpZMol<4IZCQ)^s)pFts(w6H6f
zr*>&ik9~Zz=J=5<X^`h)lvE3DbEZ~Y#)ee9GVB3Q?_4zWDzDKP*_6dAL{t21%B(k&
zF8T3v{&}KrK22*Z8b|z+`!BiwCpU_QNX)bBCpUWR(}rn|NgpR&;<*^SqO!90SlQy`
z!ya(19x&Hap*@TMa@teMsWU8<PPiew(o62+pC=mCtT^ipR9a4)7<w-;z0z}E)Eu*}
z)hmtgTp>)3`yOagZORCk9RK|st*_?R>~8HZuPO;|XfQraZN=GHoA{N-?aA)Bv@s>+
zrI9nUf90|DO3Xdav)YrM@vv6E{612XvUDmbNejD53CgO@c-ZNhFfPI~+gaaZPno(~
zJut<lB-%A)>m03st@3DFUSq3VqE$Au>Xzi59#6~xO<k2aa;C?Y9iJQM{Qz2#lpDy{
z<5{UKgn@Ws(bNb}o%5oYo@MG2cFIidn#?O6(PfTt99HH-F3L>kn#{wsvtYMur%>_g
zODrAROADj(o#5AxPCi!z4Wtj)_;e+m*Yse2`w%BCXdL~a661(ZNJxxy_@WYeI{Y**
zR@3b^ZTDcmBPNoD(lNeV1no=nc^wf64i|&^)ej~C;rW6DhV|<LAtWQ+uA-)0<*}&h
z`N1)E_$QSYI2>^fEjb#b7YC>7wcBD4HxNeG`Dt;Eh(w3WF9BMyFjmO8u{;Gf&kpUg
z!7&ak5`wNOk45;vNe)MJpFVx^P)p-r(=oyW2I-w2r)!Q=!Nihka^HatM<N=<fjAW{
z1MzBW+X~sX9v#}I9c0V2yJfo|p-r@`55{Wb$dMC3XiVYp(4k{_%rVrDvouE*5OS!=
zy<nT3=x{I=<HLxP_!PpHLh9p#x;#L;rpJo`dUuc<pyufupg!p1kRd}De{ls&z@taV
zV-AXb+)r~L@*|p|CgJBoRX5-VN4`y+XjAXwf1BcGP$N-^pt)!*VR^OS8-=>WnWX=I
zf{UeS`n|MYzuyDJm0_5E*CixB1&n$z8A0)agk=5{^E))m!xz-gYg`a0U81P<2^pks
zCw)FXXP!U3c6GI)HuzE*vxyd0L6h)h@hN1bk~CxzzC1paHC-c!D;0G`d;*ym$jMW;
zN>NwpxTg+Q;H&iGh`OoE8WnYQd=fd^MakexnYzZ8x*z0kNUq|Go8F)c^#%>V2bYk&
z_(i^Cz9pVcBG-4;-wV}?<5Ku4NrMKDVK=_km&6W5%wKeVF(Q4dYg2m?r}<aJf~D0p
zHTaUD`jhy=N`r*RRoLxBJNjbVf-UL^?4n=6ZYj=8)H@`7MN%wETuKt{OQLeHiy4ny
z>=f)agRVsWL5g|^*xTfMoaOih{x)K7;~?q_l4z;&FiAad5KU1p5G%$()C}xm7<MU^
zUHdEOF<0O~i5!MQHk1o{Hew4&=aP{Y>2a7bA?ew~I*~pObSeEhDSbC;cmrEV`V1C+
zo1|ddxrS{>`f6gGNau=?y7Z$n((Z-2jKrBg&cEt1$L01bv@31b!c4nPTXUqClrT9E
znrtW_ga!|4!vC1Pb{bl&e2E?GwfBkx_Q4vH@)j_`dXRwG;fYfbW{LzIGsz7LRf2;!
zXR!LLB0LnMu(sX{W-tZ_d2&%R!3@kIk_kDZKqe4&Ss)W~8iP#mE;e!#hS$cnyn!8Z
z1q{!nj<gUPawidP!UlU`g1y*CCe+(iW@^`@P`k=Z?V7}Pu?mwVC-t_;dT*u?o~HMP
zfSjmf8aPC1$9}oUo=L#opfyIPV12B!=?hYFWI-a(Yn)-^Qlp)X@(_I{p<ZK|sm3!6
zRw|)+O91Nx!tmkAKrTxm_iUrIQBt=i;w6bj5U?hF&$|F)Q3Bimnfjj6LF`z`mtYu*
zy9g?oOGw8XegBe>Gn?QOA&2|Z#OTf>2ybjQN>LW%6cN4;Sr|QnuXXW7gggZx8)t&t
z?ApDec{2$pT95%>!UiLC0y&F{2=xJ<iCRSB)xi5R=Dtn{-Lg#+p?{DoSdgQkPvc<0
z5Gi=JN#ex9WG7&OPzv!+H;5c~PD)dALZqNnl4c05X#^|~N+JHBRGwq~Lg<7PY(Ba6
zVnbUASRj-_B7&{>K28Y+6zRMAec3w?P2^M1g4+58%NEV6pIu+uD73nY_KTeKd|3E0
zXZ*67n(BH*yEi8~k<SisXDZr#Igye4rHos_B2#N>8mb!=?f#sY<iC<*z9@oM8AW>_
zC(<uC8|r~QnB!0Qj2ys3_AhfHy&^mGbfi6$6BW;=2T!e{?a7IW5yvZxN*>9H76Ns9
zt?&2<w^&BF9FI{{n=4v-PI{hYfZsF?@LR?J^TEsL`kxI3)A+t^jBix~&cHi4(Xrwj
z0jroluc2De-pz@Q50VyDFFCI<plI*qM8=C@2cI|(2Rk_re=(hhzZ&PE-e}C<<azM0
zs_G?GiuU)M7*P{Wuf-f4PrnulO|pe$Iv&Lg19iXI7@d~sC&(DxXBeX=9IY{WN0W0J
zoFCdmy=$iEF}f+but?`Ph{q<beEVA*)0p#j5)Q|mi@2~c2ILP2@hc>3m+)-~PeUH_
z$4l5E<@|;a&t$x3(fIT&iGL*Ve@Gk--6EgnDCB1#Wb$W7oSvz~he>>*#7iZ9j>LKE
zWBG*=Un23<66d2e<!q9WMx^BbnZ$oC@y8@iRUPxKw%i}c{7+;)-b965pM;5oC`V@!
z)_01;hY;dK7D+f!!cv)!??NJfx`by-I9KM+lX#7U=SxU;Hp=BM4(q*`5Kl>0ODKE?
zfNzrdEt0-N!k<cbtIX%?6U*Nt;eC?+ki>r_;S&-*Bcbp?K>duT%JP4d@Gla6AmJy3
z;QL(SUrQ)##ZfNIRvdUN=M|u^8AmzBl_j1oVU~pbBpgTxzC4MKl8_PgS&ngN38xW)
zZ>Gf0k+4F-1u{P%@x>BeAnC#v0&><!`Z@_Omyn*Zlz*+nZ{&Q3)#lBFuvWcYUI%>$
zvFWdt{CeKWHv(omu`%$kVd-f6(wm>#3?8&gT$Cr@w)_BV!Zd$VLfX3$XJkRb6bVm}
z@H7c0OE_0TaofP7b}P%rg>FwTNqOxO@`s#qBV;*#Iw5Yzr&Sv9X%g~d0`WQtFO|@^
z4IHXoEBzVPi&H5^7!W5yoQ-%wTz)Bp81`=fJ%0T5pdLaxJQ1czI6^{xP#~RFbA+=b
zWP6G8_C>f-LbjWDlZ0C(yh*~lCEOz+Z(rnZlkimuIoC+%?VRvhLLb6+OZ*0j)76Oi
zyCuFy;=Jt1Pgf)6w@dteiGL*VFC|W;5c%o)L4L2qGbP?v;=Ej$PZtpK7fHNC;=Ej$
zKTG1YhbMla#Q!PruO;rpLmKm=2q7;~;%O4^EAc@RXQ+SjPnI~pg%CeS;#Cq~DDg&#
z^OFeW|4`yh65lHE8zg>*#JO|@`5%(_UWqf#0PA~S;+RHZX=oT0LU39+#KA;9&K+yQ
z6y>Q8rk&v7HNvuJj!1mdMH9m0@pfI=i9D+h1wT{p)@x1KAef6^1Ox59Rwm&27QUZ?
zZ-KeNvdkC@pA*;iv*rpUU#aBd^~%(S0WjYw4bfAPXD<F61_50OCga%ZL(v94RNWyh
z1;s4yRq$Qh$+%eidp2$){3*01Ykz0p*-d<dv@lwIDE^WP#jAyf=r!2zs}xM5a3Xo$
zSv7u@MB;ZG-iOV6lfjn>8u^TVlkXmE=w2OwNDIMNZXhPO569+l*#kaa6V_zyZ%t<B
zi`iTGp6-P(80HG3;O79%<oUf}$8RP`zE=Uw{oR0xyB-~5e-Gztk%I3K1EdTy;5QSq
zyz$`Ucu^i7znO@~pe^R+Oa@<9d@X9gXPh_w_ApUio<-hr@SP)a!*|yHwt=q_ENma|
z0Zf!<<;z27SAtGH{`N6-#&;X|j3*Ub$|8}^>XWe-e56wzpIVrRTYWN~245!V<m0`J
ziF^yt-w1)}yMy4H1Saw^pNTNHU_}0K;ftZ~j^w*hIBeudo%6`P8&By25%k^2<QeVu
z-S`gqZp_CFz&VlW<8L{GjYQuK-aU<^;XZh+fe7dp9*_o!z8gCYM8F8~P;ZdvdvTwE
z05XpEV_~>UymT8R`fj{#Ac8+i`D+*+sr)+(kG90^b}GrC&Y`|kWq=9iulq>gB=MK`
zB>HC5E~#xiSq>U`Mg;DzI%u4L)$0p`UKoq37cW>;Kh*keW^`CN9&e2N;rS=i8^dU0
zw@XI1ONQ_=n439xYM>!=aA{^%*Bk|k&zfF3eQxp6`f9^cXl~X~7dP1%&CMEs3v2qS
zhQ{i}XV%WIpI5(1nScWjs}|MHuUL+deYH!MK$plj0Go0y_Uf@&H<=rKblw#w*e0rL
zBVBv4Trxs80qK`<E(g4#c<GXw+Vd)=EUjNWZxLKS><@nV<M&`;!@LRAHS?A&YHSFS
z|6mvNY4uC1mMv%ulIzXXiiXDe+9l@&Gs{J$FtM+Ix@K8jFz0<$P=olY+64>v<!k=3
z+C`1EOM>*@YSLItZ`&2o4UJW>=nv+<s#>aiL0z>VP`%*%AjiN}4KRQSmFTew0dYdz
zdO{P?ko0$vlchE@jsMB<&G-d=-W}XIp9=bBtN?0%5<9DJhPHfZZ58<8nGwwZkMS|w
zn>{mhLbzu}>|?6QGb8pnU?I;8y@1&>Blh=T2pR#|dV3Xb&@<y!;hEtzJTrbPJTtr%
zv<qs4`B2=aYI>I7HlmDY^ghMQvxu1FS7=_JFUcEn+xVsKw&AsWHw|;!_)5BM)ZJ%S
z(iNDDZ*%VGwQgr+=DeR?qGVRCYfiZYi>cGRySlRO5k76fz*+U$qzwZJxCtq?UvPIT
zQKT|eIe_n*u!nW5j9WASug@wIp0o%K6xtL&v;$jf)O0RS?bfykt7fOuws=t1qTYLZ
zJ=QDPnN)ZeEt%t2I2V?Wj_@p}HEZ&LUJwZr+fUQtv=|gswGY!^+xWTTLZ`dO<Ot72
z(?{}&(5CF;{@Ct}hhLTXsBTvs20r){s2h0d_ZoTM2;CuU;%0-71r81^Bjb*RLEtGq
zq$F4r!v4?!^GS?@r=PGFZ14b6HIE-XhVdU}th{DVlJVd1UbE)UTzqAP1t8jdh{00S
z(N2CN))R}mVFoy+U%%IIm`OCaGVy6Xv4rp>5{)ZR9h=aDpE?49DB`#(YEeS!W56#L
zwBVHp!>S&?2k9=7gBPqi-j~9gz_X-=^x|r<FLg7>?I1_cl8$qq@AX;OJiJgm&u~XI
z08)Q!-y&&>?ZOyewBk}+s>|lm+;+Fa?R2}`Zg+&+<BoJixnqp4AS}oJj`LrrN9ep(
z%>!z~$>qmPesmWJ5cP|%l}^IA|AeU*8^#Entk6jOOaX%of^2a(gMggjiJ#N#N?EH{
zd|2z4PoXd>A?TQ?S28_R$;^(GFq3b0XbeHP5N49XfP$gs8&s3^)1L$rb|=kd<ajS6
zwoQwC3wykV(dffHsn03uzku7KDkcCMGL%SEMKO*~9sOHzJO#%kr{65543z$sXl<RD
z26*(?bung(fY=jf5fE)y1Yl)AOL)47V+~Iid5G|ILGAu493)&huS>WF<3W6_ggYc%
zsPXU}?I3Y{-~AgQaPcz(9KUJ;r#g%Ii4yNCaiM+#{}_pnlljvnK3n1oB~BFu<?|7R
z>a)uvyh_4rCA@|0z@)u{5Z__%mhC%*5F0**gOk6?hq|wl$BC`8uw3RV#^B)<!Vx<8
zs?!Hq6UOpM3HM7V&K2n5+(6H`lXP6dqJ{2`^cR?q7K?m96cN4US4oa-1|V02wI<$O
zJ4+Z)^gfix*Hx7gKR>gqQ629*R+SPh1j<>7B|#&g-{B>lw#-xuT9ba$4N+&{`?C2=
z8aeqmFjuo0eCO$t#$XX}jD_z_%**%91toW><l{Iq{RU%euGbJf6?x|3AA=8F2`1y%
zs#5w4d}v~av=kJxysyF6+<~j33T+dnGOt@}vi5f~t}9+e)?`&Foq~yVx|Ip|HP|p@
z!E^!mc-}c4{0(HnwC$i$x&(a5ppy^NT_p0|gAJ#>PN!fo8t~yMu|wJiin-Z;1>dI~
zxNuLh@V$Y?{kapq=PZ2tFo{3ugwLuH`2~J_+rh_v98Ohq9WI2NPUL+FntA;8fsf-r
zd5MyrxK&m34EVaDDtZTe#`)lQGf|#ZRrDG7&JnrcJ8OTZ;>I!pENmZ&h(vi-zAM3J
zoL^&Jlh3LGx*mL_Qy%ZWOvJ4!pj%Dya0!S+KC24oS0;JPXCm}K2P7kNWr}n}9Z+Fj
zmvun<Q7KZl4rt!u>IOxG)vBtVzpPsaB&Nl8K?gJf_e$O_`IB|BbwC&74?7t_y1olK
zpiUn&(cj}!0iC2(V1p4%@I^+PlkO#9yQ6abcSYsuRso%$s9fSJjDBO**N5#^0T~J}
zsDM7kPow@~c2ZS9`uLwv6_8vs)?r_cE;zU|set&!+1`fTkySwa1QVtL5`?2s0f_>^
zFUknc)rkrSDxds9XmNh2Mki;V;>CCXdC#W(Q1d6982!*sb^TC>??LFvk_FZL8C0MR
zx-1((ybi4m8u$N48{`jagO>bHX@m4>|KG0-I*!ZN{H2I*uZPwKafTk1Hi*~VB#1O=
zgW{6-H6tL1hBhcJ@iE|C)&^1PvlI}n4cZNIJILMIAPfQ$zgTo@gQm?r^75G-UPg}E
zXwLXLbgbH-$1rzs#=5mZ7zJt!{%>i6cwc4W_xo;bkQfTnZm8+le8@}2tb`%oiPi?e
zkfuYjYJ+;?>AWl2py~M3Z2qk^1Y5O1tH9S4ZBRQt&41QO`>fia1Nc!l*UPWjOjEI$
zi+=?^Lj%No<JhVV`WAe~S99_iX(<lO@|?ISHXE5HXzlL~@O4ESbbS}KK|`T!Io(vB
zad-_5%-W1K;4`!jhtmdK4L(C#a5!zyPr=s}ZO~`n`_yQZ30k#52fL^Z`b`(LL63A%
z8`KKbNmsN%zX2b$7o1Or(+2$xd|lB7eF#3|d~m#(DBr3L`WAd$(FT1FijNT}&-S5+
zNR(&Q25kVJaej??O+KqO=yvcK{WX5?iCeWn_n74Id76oQR&CHTCV9+fBBVBGc)qR(
z>Y6ra*oZ=%{m33c51~?|Zf#JvHVD(;|GG!e1w-=xSG7T%djz4w$E6M`D4cN8J%YqZ
z=~f4ItAo1LLG=xD8v{!h&ueI0Iu};z3#%72Hp~@HPZh&-IM?L8baZY+hx{z^|9g=Z
zT^%Iu%(^;gu5i`q_6T~<0d>$Tc*XipsDs4#pHOuW6fBC}VdqlD4(^;!s&>Aw+aJX4
zkXoSk)My6KijUzwOba9k7A??Tc=qUDm2JK4vCjfCIRc3SVOpT)!4PymIIJTOv_k3B
z3JuAJR_Ftp_G4;=q+8G*tZqSn5bL)XZb4TcLG6Q|<WE%XbFSTTXtmEta{_7!Ist9&
z#0ltsR_!CEx32clZ!cYN0y@p?1hg#Z1Qek=0X6DQKoS2@Cm{U+_LweH^Cuy`rXEJ^
zgBhxx+KCg;=zjfPM9EBSAt#_QzGPl#lSnkKKJ~P?Bx-B|f+*EKW8)I{0=KGtiu^sE
z2l+0t1}|21oG*n^t!kg~zEs9mX$Nz++6RMx#7`65YM-N4`yA)*T?Z$i4{;iTPC!Hq
zC!k-7W8Dep4$R$dwa@=mCm``Mj`QEG_UU#4Qk0`{0(xECH+b&|C9B%!QT(Wzf8!6O
z_IVq8hN_3sjAN_X=OFlu&*Pz5u|x$Bb8|ifU$dD(9$VEuS9VeDv%ZUJpLD2Ix}x@}
z0-vE~IGoz25qySP;Bac6YrxkPwa**i`?QmBv8sLccTw$gZx_`*w{%hMa|LuHT~Yho
z3qGnTj->Y41HP`PeO?BiaXvWSOq6d``y2#cSJXb^q2U;T@<&qptTw4>jCsv^t!kf*
zCN<6B)IM8H@^A@=M0r-V&u)`E<}(pO>oao1(P(`N^YXf?^?4d~B6VwhzO!1Nc{n|x
zyXeQ?t`H|o-!Tr{#bJ1i@*@+@`O{>=83*o06Hc}FO(vXLpL@e_pNQ9CkTl%qUoa3r
z#)11|7#^j(ABIONUx(q*VlgL!q~QrCDbzX0OBD+{8Tq(DDZ`OZmTYV%-3Ms+|Ekib
za~GiD$EWg{F#hDLd~im(H9p-MpZ_k6&wM;$*p#{0tH&1Us5=H+-MspS>Iz-s!@F{~
z|4)YyaG&C5QGX{px&A*K{$u)(%%5>Bq`#3~KQ67I_Piz4RhbI{^Xe7VX<v<gIJk2@
z7mNe<6ZY+Q*oBG<Es-l22ktX9dJ*#DW3I$LO#LGW7WL0lVd|g#;p!hzAoxX@PC&19
zQ2(Iz5m4|vs7Cv<2Y4?Sj^n@Cw97SLLdXT^mhcd9FNKAOd&jB^dM8X5bjuNRLBo}G
zHf=+;Bjb>&pccgSK5{g;-8d(<TX<%WV8nWaXmGwGMuYPO{ePBDxZWHM&VIOPa1*!l
zxzMKU<^I_2ktaDC+y$KWC&>LLtCL`GKjsWa@3B9b!QezUj_K;<1Gka*+N!xWqRAb6
z)aa%?oX$U7E>uq}DMG>Z?c0vSOrqvcaJ=3okr>nhjrEEp(*lAhwLnGQgr|U8wLl03
z$M|v<Ef7M%QL0r7givtzf!vM)5gTy8iO)|7nb<sgxO<wrm#{<XkL_4O!Lh&J$xv`?
z*kMA!Wg#0YArhERHc%vf0SkqK>zL0kGcpuh$4p(-BtpUImCWo|33>Q}2bB~-xDaNN
z(lHbqsishHZwMyrPHrf;W50~pG%fN??9Gwj{tY~+1R`Q6fjAYTDs&~#lbEspmz6+&
zK=0}E!|R=J6~=>*HX?+rlKwkF81TPKh%d7I1VQ{OiGM3`FUui6o)G!j66add#7~tt
zKlBl&j|cf@N}LNH6X$aW^Oq6g)_AFeyaN%xM#7s}FJ|)Xg!ov^dlt(NAjGC93{S~l
z<U`z5$>PM;nd^`FdNFu-)o@@=ejvC9SQEPPgoJGp@@o+3;?&@~_Kn1Gs}L=8cceeh
ze6(2P1EPrNEk8?gDANGHYdRpB^;?tG^{1B|-)+$!YtrvtA?h@IVD1}2gGW}K$a3&;
z89i$n1A@6Zf5f!>+)R)KN+lo1ndx^JTk{MuL{CMYx%lVcLsx>yIJWA5=puwBc1TM>
zG0WrS(A<HmV<5P#oXX~cvW&IATX9+OBC@8nAehO6F|kg!G6BB^8-^^HsN3N$8^_~t
zI-twI#|H`WVY-Wi>D?g^+;;Gl%X~A~2gKaI55V`SnL!>~`}-yu_f{u-&spR>-bEeI
zefa5ZM_Kj*Ln#vb@jf<l`!++zGFZ<J+kXknJbsUXkL4-vaIQbkf{)j>HKn6cv%Gh~
zXPgg?HxuPsbwK|FUsrTM({N)Mf%0r0iikvcR@a~P;4{vzF|WyI)dAfAKBK>!vP{IS
zu0OY#<l#~giF{Ta&|Z@~<}(rI7K|(y+L;chFf&tE_UQXU87(fqaQKJ<!GC1WpDCw`
zYJxhT{yg*DYXN<S;=rAY6BN1{KmN8soG^Vy9nk79JVv?7gmeDzE|=*rh;C)0aR^AA
z&`(V`ufJPNxQ6TC{xIC9JRXL-l(sP3AGYW>bxMB=%TExiv>PN1_X(~%X(SD6jWJZO
zku=z?@j=Z<8rIS(48x<931PTXJh+AUGnDzJeBAJq3xJc<A7gS7bxL~Zjf#redG!?y
zV(E~E?Cix@iegc<lG9kdvT=m5Ku}FR^pE*NmFz|(yDA6kUgxmP@|x<30M@mxt{(}q
z!8>pM{QBzU1w#$ItBVWOE~!~s5DZ5ruzW*?z)-6m|4?8<4D9$9B^r_!wkT2ED(myE
zaC1M}j}(JzGG|mTuA4h?cK(o|BTuF#N}R`TEmXG_>c2}1Re^^boAN#EyR}dU9ouXR
z7B|#3ROoB=V5J>(-Ok4jI-YRx-CM5LW4nZ;eIqTe<NAGE*FYVxb^9E_F^6j|!RN?_
z$)&#%o-7rVKK4iZ+h9D3cdmX4EUj-;Yz{jk_dB?AJ{D9w-3rwHF?aW4XVpGAA5nt}
zs83bbr>gTC)lOZNgXI#b#EMTMZdOR?gm8sa@*`%2R5I05A%7&jfLS4xOpR5TKT?Vj
zmF`{<l`aM21eMg6dQ`fU;HpJCg-VLdVp*bRg-R+#cUHPp6V6I0;cFO)vZghRQsf#&
zPY4B7isjM>u2_Wnu`stDqwb6QuHNO_Rur%`MK-SsIGWrWBb$|4JF%<$Th}G4I8xSo
znw0At%}Um~?>n2K6}2U@dHi~Rv(mq??K0O*v5{@I=A8Ajm0wT4E3G{3hvSvk%2TT{
zKHG0=@;9$@XSdn5D}C>-n611!-N?1|{dvVK<<=l>x8yrzzI&KaqA25!`)!+0@4Cq5
zqV@ikqEvfJL|{UydO&T?PLA5@Z%#zJ93{$NUt5vlO?EZen$J_7nlpUe{b{c2A04mk
zPgJVXu0h+XQWs}@jJA0df6G;FZNs>>=UfQ~lx%y2v$eW7z0xL+&aJe|qt;5NJbJy-
zo#!1=>h9O(+^+PQSRwcY1h;_T6;S8w3QuXqEBl?B&=%KKu@M{m+i!BYP14t;^++$x
z_<X;k+19J*`;L~#^vIUd_5SS<J?z`70#QBet?psUAdEswRkEk$stjfSwsyyL_RY=>
z{uYeLwrDXTrAk?{YlE%jJmt5R5!sFrd0QWm4fqbRP1~*vn%?$~E9F3XK<RsJMM?2p
zDe0Bx25j>9+{)H~T^_eqz8-MOWAr!QJEY1ztWD{2Rz*f&V)3%0D0eJnsxqG0AF<uv
zdY3Dr&D_?jFk+m2n6F~Qu1a%k5M#FOnN<6>9)agLbJFb_j8Sv8lx8?LC~Y<G`FF%&
z#D-zS;@XxgTT)zGY&*_VKA#i2?kdcoUt$i$VGe~x4CA#`+olYh-u6d~SA2lIm{?qu
z5??tZV3Wr)DmMk}@_19_O97`meu?8%Fo)xn9aWJKm{2_ED9Rm6nK>M<ZR&OYZQER)
zHg%i1y;r6A(&u2zG+fhXw7E*w^)0lyw=1oIz<|Ir{(Hu&uU(MgXdgX!!+7;oeC}+&
zYWH6ME>K5Ka<&hj+%(?y>bgvP7j9SV?qa3Mo>g0tDfHXf>9+?C2E4;UG6r^#(H}DU
z9#+QMjEDBSHz}KOH*pPZQ=9j?;tsf*FG+K6P;d`;#_!p^VZ6QVnWSfnpV7*r;)<26
zzI0`yx=w8_cBi$uTa@M>rr85;`}^#^6MSzcy;J<Qwm51~an!mEX%jl3yYu4L&B=Is
zfAp@89#PhP3zfvT{6>i-#1s{aKVN_kv-sIS;ul)m-Q4Xw#17;mY3^UQV;MLHboX%L
z++yQWZZ1vt;<P(l&gcmZdH0OEEwPt>RllX<&Y1q^(XG86*6diSEvsxVmv+m&$600@
z{8_Uztw)2$=B!@4ynm|mqQWoisxz}k130k0+n6cNb6w?Q`UX5Mk6*JTuBy7&Y435-
z*>CXA6YXqVyj)vRG>)`0#_`YDSn-OsB57fW;#o$T$3DJUbF8f<-E*<vQVVW#rdC|W
zs@Lxt_JF5%?kr7R{ClJN4wYvo&U(|S^|+{J4gXO2vNe8fMZrxWnodFGA+BYldF(^K
z(j1dMCLNWtoTz+pFIK+gtYHs0R}Yx$sn8x>TQp94LK*ykr4bWuFh<~b8&Ned)Cf<k
zW*>UX+SK^xonr@hG2nJbZ0==l=N(t$*x|U~jt4c>Ietxi)<Wl4VSj=AUhjqF+njsW
zu8H?FXy^BFc^sZ-En)1Jngf-%dt4|4dTP${L^zf^FSw^dTQg^kPIq|5EGKRKdTk9x
zOYoBBSw-rWJ`tWzFCO?snOb<D32O+R1{04L=V*O3u~y&<uPF&{Xby*#+N!CJwTWMO
z+@9>gQH?1nFO8g;{VR{HS7PpYp4Fc8jEA-Q<@cq$RPsqumQE!lX<=6>L0Q!q4?A5G
z#zlB$JL?C0uS|VGJut<lB-%CQn>pGLw#uV@DO%-1t0rkSwkkQ(<B2(-sjD(a&h*%_
z<HtC9KY&&w<pwhLcvfl)`?$2kg543GI_E_(J<HT~?ZnI6=%mbq<8No5gkU>wavwO=
zrg$8hvMpJQjYZ#8?I+0zZ#biST!@A296h!=*Tf9)*c_{4XGVBd=RV@G6`=IWQ=20^
zD{^iuQy&rnB9BeL=+ny7Hur%(HpT7KlwEnMn>QUzyE8B0lpd$&AH<Av#;=(17HZC@
zDpOx_i}fO1n)2tgc)4EWpVAyrSTAx_aJ|Sf_2BXL>6_#2)24_n_o+FeOMQAG;=llm
zl0MAN_(Pnh2+taxs513$N5_7d=P0DVj8`|CSl8+pO|bqu%~UO~FyU|a%(Q$BIK+2@
z!>%EWA9lPN^XFX~6XWovCiIAmbojif*$!`-Bi4%*LhUdL)1J&pcEm*DmZ`=h<vLu^
zX+AF&O?9|@Ak_~Bp;xqt;OQD6BqLp{McP^xAC0<R&xye;VQ1N3ha=9RrIYk#PP$&b
zEhZ}3;nLLnv^YmZ4~NSSkO+WgEQ}RGHk8E+Beu(P5$gbJoN8Z8i`8r~r#KwZ+1c57
z=+KH39QW+mb0Ciq13@0AYmP!7q^ik%M>!mc4lS8I&PNMCZ0%wjv;%B`wl7Do9}*rZ
zLks+UFen2C3>XH&ig?p82TP|XYmO`+<WQ3bj&-;a9gbww{OH;g{GumwAYLBa<$>5*
z9xDdo>%np$E-lxa;n1r?=i|{|QMDWh{TR&{gp6UR*^U7yjP%(x9RHo85$Q;XigdUl
zIqFe~JOz#<<kdq`Cs}D|fT}%zQLG~Zx9dc^U3=t05p;s%`75oT-Hxt4dLhD2XrHQn
z!Thv}lMm{B7sn=vYTwpyayyZIVygYOtoBh+t)|_6ajcernScR^64n1!!=X{VXxYy$
zEJ5qn^bT>Pci<RK4)oNJ(UD`cLrt<d@xk*lJV(nfQzyy1@;JUsQSW3VYJ)ZRm1u6q
z`x1j|B<ZgO;9{u=tgwsV8oviR5?e&w^m<sSj){wZ3fS3#GNGYSL0FCWM}RHUc^1^q
zYg`a0U81OC<5Eed0uW_&`qX78P!uQ3Du2xkQ}pz4zEoOazYVfS#?MiUy$O_o-we>?
zS1WabH<3-CX3bN#Qc)**<H)ofcq9})YKe|V*3DPc)AeIdov3+|*H6xeM9JVcF16H`
zx*udGZlj*6>P7QbaiwiVovb$~pX8uT=^4Icesr5gVm%aQrAw-+(S|eQQutYJ3CNL+
z^XiHbW=K8Dm&6Wv<}W&5$5VR}zmG*ZAO(s##T!qHGe69CJPVdq*VHKL)L1{i6P`g*
z?Ggk%DUXfg_rc9N0foxr6G_+&LexG8+X)GqFadAE7R~-eKZjim?W5i%&tA#XjQpMC
zd5}C$aHnfiqwsJfq)bC@B{{;Sd_gIA))G83kpF%1bdXXmISL_pw^2nb*I11q|2rhn
zPA)bUt*6yeG)*v~bFlM{$1Y|Hc0)l|qIOA9KETn~q913um$5sY<=)0Y^cN&WqsTcV
z(IhyQq81Y?#zFK9?7TFji)qB}hoF0}z=0CQ=5Wy3fkk0(Leg7V`0X(1yGRO3f1Fq+
z(%V6o(ih>7(&@cOo0X9CPg(fwFzHTQXd&q-#5$2)2)dO1kd*#6z^}2zGL%Ot%ki3s
z`z1(Rt=7nndk_R#oEQY}pMZG(jvZ1I7Wx%!y%=1aLPFZypfnebD2>@0vBj~ulx7gZ
zrOlGk0${z+khU}^ZKjmQ?A4SuLrOCU;nHrB(nf)m6H~P9(x9}TN@>iVLTNjtG=mT>
z?Gq`D%chPnq-_pL`&de2b|IyGB&8XIaA~7)59K+20<14#i{@F-&%mk3;+Pp(aic)s
zm>Gm{NmococGMTo=7c0&E+rXRar~j7B!dtp>F8|AdqIqmc(WhpUv-(|a{Cq9m9}fK
z1o{%~M>hYOJa8Oxq46aB`w>mA#*F~uyy|)LYZWyIhs6as`FV;1kL<8K7<^Wq;*4^g
z6`@9}ajMUrtfr``TAG$&8>FUy8P*4iicgV>&1P5KHjgbvrO_;37r0#{AcmO7X@nVQ
zuBKe{v^ZefkpWYtP{JtT1J^VHJ$pk{C=;hwWS0>zJ3P^31E%H#9W!;o(+Qr&W>Yo<
z2v5Te3S|hw%aE~1WKJhwCip-UiMhNwA;wM^UY3@AldvJTh_D75Iz_-QcCe)<5H_&j
zApBC0rxARB0c1f!-r!WFj35(@Aem5a%q%dAM8h|(U4ra0317vgD$@zbNwVY=Ue+-}
z=rjUdP??d-k;~9~bvEIh*w9#lcO{vSw<ENQfU_CHLST`V3|UX;jhaNLH)^J-Q5+eO
zvasimg{ExSvz7-G6-xba$YSV6rBOVTyBCMNTce!>tV-Xv;|N58FVR(fPw60btc0dT
zqeO`^f>cq0`*Lh3K`<GG_5Gzn%yfb;1(ACWjpzao!n<$^%5gxE{ovZr$j&rIR?v-N
zm?^A>sQ??BgRV~_T#wDJ%)qMmJZhFXggozh4v$#7U6}?xBh5$cyjA185rj7{6BOQg
zQ8PgeHhq7wP9z8~(G1E>*hIsPI{0)^X(jSf-Hi<u8+;+sOoKEk$Q8WAc#in^fSGJ?
zg-AhJBxMS&Sp+N)N+JFk2C*HZqhD1)sUcGEiXw^E9~y03hK7L9lLuynLFCNSFX3Rr
zLZqNnl6bLWn2l@R5D<FeFiGVF#>WH`iD!bp^`<$()5#xf(*W}%@>kcyl?{|XohGh>
zs2mjT)#6ceXEs!KF<R^)1HaDg_-b-oKA{PJMdMb~*EWi^%~lq`LQc{CsrBfu*!*>6
z&?IZ0Yf-Tufyuvo-lApIiuNxp%FE~LNZ^Y0r4|uMO#brn;5*w_-|J``Tz?keEyz8h
z|6r9*+ctm21Ym{3iTEp~<M{MRu+qUXTz^KCPye&%9RnMF$Is+EG?BAoL2dnlWsBz3
z&o<7gqBZBH=cA|08NaNirn+9yT5==Bd#V3SMcbMi8Ohf(znBP9Yib&*8x?I^ZcMVB
z)cK-F=@PhpZ_kbN3(f|->}svKaeh8l`+<q<9l4QSksW$()vnKtisyS>WUZpzm>Ux#
zj#n6!?97c80u^Noc)sH!+=3>WN4Oj>xME2_?TOs<Jj(z-X&T^P8w1Q&Vx#L%<wgrv
zOY`_XZH#XfJ{@S!<VK2DO+T=T`STiZ^*x&#>Eqj{AT6q1a$aLV(SC!f#IS=;oQLN+
zIS<d9&cknw^H6UzrcIuQNLE$7q)O5D=SGQ|bmy(__L=d0gCVJ?m_B{n48_*!?2)N(
zIBdLS5kF;+K4<5_)~MAvVic!f{J&8o{%h<aVcw(IZgeIjMSvc;xONE?z7j*W;_tBH
zSA>OP!^3{GL&?XpKr8|A_()ZSTSFW{z86pSkew8*l==%IHTMWSx+MciFc5nza`46g
zkbqy1I8}4^ar+~^NySOiQ~o{$U#4sZ4WgXhq<5zzy*I@x^Ai22BoclrDT(-iRhlp=
z_SD#svF}d-B`V!izm|>c$k@{$&e2y?=mJ262|3`>+`)2VqcXwc?m#U{(mUeokW=bq
ziO8X-ASk62<KeMTI5gg&VyI#Wi0g`W_?r9{$8<saorIU+iIDhu32&3|P6?lt@C6A!
zknj@;y(r7_@e<CFutLILO8AI`Ntos2?;+tb30FzT#{%Z_(TwnB32&E>Uq48HO2W4!
z<YOo4{J=r@xrA|eh9sUKVV;CTB^)Q=L<uV-Tp;1a67sE|a(*n~brRks;XM*QCt;g}
zuS@u*gkMSct%Qkq2cz6n3HwPnP{N54mP%MDVU>h5rC|AG61K?m`Wr&L!O>%wu7z(&
zoR1mA{~>XH*Cg&F1b?c;GbBDl;=?6AS>jV9&L3@-pD*zSiLa3O4<vr2#IKY1^%CAC
z;XN{6ylg?<(-MD8=Ko3JA4&Wl5_fSPf<KZF?e8J+ffD9Q`e_m$FYz*o&y=_bVgosJ
zJEWWjnZH8f>j+_J`6CH8O865Aw-KV;O@#0*yGO$NC45-IUlT&k?<9O#!q+8ylMr&=
zCxo2OCHz`K73Z4tD8d-rjwH;GFpCi7`$>F|g!vK<llh}0K32jB5|&DM79r%!Cd5sy
zO2S$R7t8#5iLa3GLJ8N&{L3Z&LkX{y^y?(vEMcpJJ0-k@5cU5|;`d4Tn1oMB_!~m-
zwMqPdgs)2YhRpx7#1BgNH%b3k;{TNJD+&3W#D3ceAwNRmehD)r>?7d-Lh$8Ce29d6
zTcMoMGJl-JOC+2u=~E@nw@>naPr~m@$TwfgKTqNp5aQ;~S1H0vW&V{CZ<6pv3GbHh
z7ZUzT!sjGxBZT||5`RO&4<+Oq9P3ee-vY#Mv4E)(@{<_L_m=n|3CBn{S;DCj&XF)6
z;UYqmzd+)vCA?a~W(iv*yj{ZkC47hw<$opdrzLzv!gnS7tAw9RXy<(s{fUs!Ct+_1
z^CTQ5;W!DWNXSodEI(Jm#S*TTaIJ(l@_rkK-!npdp}Jk(hx-s>!!Iy6?*{Dn_9?QF
zi>IxSpQiC7Z~mfT@ZkO;eiTl!XFMJ!?qyB5Z9XpHehL2~;pY;HpQU)|5s#-K(NdKE
zh0Nb8;d2sF&qBF}D)+R7@7*KtACUQPN@%nzQvRHzNO+2br%7o1+|8Bvq1yA3l-n-h
zXA<&pm;In#lhBYaf-V4`Ch1iY)=7A&gqtKhRJ~Su1^ICc6XOerJBgSz7<&EZf)K<E
zLQLD<gqSY;I?11vb8wk^5*1~Kgdm5dp<!4ELA4613nua{A<>f1WjWpTjGf?FhmB=X
ztw?B=@K!d<<ImdVoyh9}UNiYtw0oerpe|B)|C{+<bagEf!N0(_K)*hvBpr;g)H?^a
zp2SZ0N+lo92h#-{YutK_gyxDg6?=30T5zi{^2lHuS6KL3!G|VxNJ}kzH-V3jh}M*E
z;Y-0=(;tn>Ow88)ewL=+uuLrCkXF9teq7WW*1J|F;MZWo<sVEhfRE>$Lx`suk=)p~
zVl(r-0X}|{Cm)7fB=X&Z4X3?Mrzpxl!591nYY+kVVKcXHQnsSpW;!1RtF^x$4S>SH
z$TUGK-ycuWAGu8|;?T<X&_Ml>`AB?egJB_WZm=w1m3My*OsuWKfIo-LT>QS=&g*>@
zeCBaZ!o+CC#Ns&PwjdJ6`F(6=c|RYa2YAsrLVJEjHp_b%d@N6SsgjL&41}5GwSx~+
zt3$FzO86Rl#(XjODbE@yA!=mTA|=#-uL$MYKE5t9QJ!^NZUG;v7JR&?GIhrH2Ke%j
zM|t?s7O6A7m{E#SiCpsGXHlfi_?CcgC34AU+$THZdl!7klFzs=kdMDN=JW9l_(-Qb
z+>%5hZjI#NJT=r`-n*H|x4<IrH1HYcgZWH^h~zM|P()_XclpB#^M@AZ7Z!q;CrJ7}
z7|Eev=#Y_ue&k3Fr{fwz3Py6s;!Ns}<nTWh$w8cB>=?PB)j$M{P;M~c8m^yRVYp9u
zBn)?nfO!Uq(Y#+a5I{z5;8UcL7>VH@1_H=P4E#u9Bn|gP-AX{GFuHfIu>2lMfeGi;
z!K;uYzKosBNDN{TpQDV#aO4;a!T1Ts7K7pVBP$dP4@Op4w0PN~4sS}wxv1;V@dYO}
zt^&_WcU*<;xC-5I6}qUQhn{T_2J3%hJy(5=LOrg+JKb>=0!lEh0@eTeJLgF=;W*A^
z?Lv_ef?>TyfNqDKdJPA6&b_LAB|GvMb|HSj=F%1|U2<L~ckqR>2Uv!@&VQ&rBJqCi
z%~2F|LU<H~_=i=~s;==*0t-b^&<mKOD8xSvhM<KxS9MLW1WHIS0wo}-0#<cR&;up>
zOJCJhFpJ0tFN)CJWG)<vs0(kY(OG0J90KHKP1}SeU=u7KEkl74@SFU#T-Eh!1WJG}
z7)`e}YzVkE#ML@CY`Ds|?U`h4L)`lFOIp^s;EZhBpta0g?}Jl#LEARhHiSm7Z+8ZM
zuDn~Oq%ThU5uEK8r_#~dzR9<3n>#a@Yvi3CxLdik%)qV?B@OH;k>|}b@HrXnkTY}L
zwDmrOL+~_tnw@At2|^-h&4tOn<|sO+_xHEiOV%j~$=(us%LB@9zn4_$OTPoI>^5b2
z+77hmp9t0P$^NJ&`-Z6Pk*z)iY;ZI=OKRFaa-|>04D3s?ZT(#mLzNGxtTbV@l{c8M
z+bi2m*k3BWL%qZ5+!NZACfknBld=L{Wq(qEa;k6%*X0<PF2}%hIR>W7VH*s}(Uw)3
zi!zj^NB7&dpkJ<av2OH?N1irH4fQNLeQ^5njDPHRH8T)~tJ$6BX>o2X4_uw<Y;or+
z12Ljow<Rwu*|>fq0xVq7?rL&wh}eh`-l1(ZMtE3q9!B_jjPUTv!t}c_!cJvQ+I1M=
zZDAvfumt@_!NuOTqd(f9G^rc(9)2oDS=qWixqoFq=2VKlhjIdyx5=CvEIGGT9+Wxl
zmK^WUgO%Q4Ycrn0D7bg9_ue*h&BiFO=Ir$Tl^lr=FcOLw2_@Yn=T&j4vsp=ZHi^+_
z?vWgUv5ja_+Sa@$X4>`mj)A%649>Mvm0QDRn-Mr+xtML7YyUq-LhHw|7*W)fv50JT
zv?v2g+q5iCQB0c_n4@Tw#n=~D{s8+QR6dUV<CWgL@{Eu6Uxk1Uwm`XJs~nI0_{vMM
zzqIl(>>mTiiOnfRKnHh=Z);MKL)NJvRLB>4*aEz#$#4ZW{5awMjD$~&)^G(RmmPj(
zf!&Bt@CQ5M6a1t`y-ma?aBA0yRi-t@Cn)#k-7`2cu~+iiA$OOQocaMA*)&8a&?fYT
zA2BS_v*K<2KiN(X{WX3@CKxamUimqu$OKannV|PxJu*SxN9%jQ3HqYO6#gMN!1?QU
zX^n7r2knykNz*BCcMowbBh6z!_eBwz0CWTgU^!D{f{IrVnV=UV6Rc@4suz(7WaaP*
z?E9#u&YS?>>kGUW?)yz=aNn|lG4Rn}1Rs5;7GH2KV-fiC$hmKs=fZ(8=4b?qm&<4b
z^R#;yjbOhXjX?BUR$TEadL63RiHiH7;!fbcOl!rnt~FPjH`5d88Nx19T^#=d{|l%6
zG_-kEcm|Yys5PGThBb%Oq=m;r^?a}NLytob%0M}ui%LI?@VqX94xA!_4vaw1fxn+)
z1ReOxtDOWL=(+UJK?g?8v<4mM8l}^q13mVXsrLti4s4yH73e_+wgiI?w2Ghuw<Pxr
z4?2(==ooaMXll@zzu9gC9XN3^ZxBHT;Qgr_MrNNqdONRpL=TS8Sv!Nl5rid$vWIto
zV_(AK1i#XB@(Bc{%6ee8cWitpliuC>(jNQpRocN%zVy@{1yAjs35jsjj!Nk1h)sjH
zsg@4!;CBZ54KHn9r(W7=Rxj-?5UgI>-;}|xSo?M`owV1L7YHY9;hTI}$U!<X<fKjS
z><&)aAC{#E-{f1RleG2+;Ub+2x8vO0+)?OHBm8Tlhst9*Y3uZUx|23J;G{h;<fL7w
zJ83@>@{c}j8?^h&(E_bq`bNXyc!%(grf+$_$jGzg|Cve1Srn_qOV{j3L4b31UeG!F
z9yn+3*PXNfIw<Iz?G*!1NH6tH2Vnhl-Anyi!#VpSy?S_lhgYu|)%U{~uzD>SzT~IC
zwKy_W{Pp5sWms^!9-H$IkBiQsKri|v+u)OY7k(_|Tiwa>Nj~<sI(~sQ67?FIi~gRL
zw-~$+De6d*Pcln!sh3gx`aO?AxSFu4i||Q4H7@>1VDkiJ0)3K4$HhMk>?)ln<dZxm
zE|qjTlej}B-0Eq*)XjLt$ixO$<;Ho9@czY`Fl41ILWJ?Er;hU`vL-6dBj|cO-Wx}z
z=Yf0ZdR(mI9=aY+(2pZ@*W-y^KRMe)$>58jTH;H68su+CHn|?3t~UtLJCul^>+vLC
zGT&5BC(-13TpE|c*IC-mc?{R%$-X3Z2=3Lo>+$5&p2Y8BQR!!VMy#K2&VOPtSOlwQ
z#(IfIETxO~S+Q~V0vUnR61f>1JJCicSCy^UqMpDm`W5UNksb98Nnepfx85sBqP{RH
z2fLW@*u~OXaVzLb<fl?pCa@{we4OQ|2;h8;dK(8(Uyww%UK*E0(eYMz2-B1-su)<*
z4D4b!5V4Ke(PS*<3LGerWjJI*lTphAY$53}m^v2e^gj+sA4;qf>1Cix=|7j!??(-9
zVGBvG>L`6hnDieWLOSgwbm_VcNLLpG>V@i!#H*r%^X7~rId4KMD(n$p3-zCM-lVsh
zaNgtr+irE<q}~!fM+A3>!*T+0h9{k`jDQmpMF<YXS5CgKaR%W9S4DUz#_42y0vi|u
zggn&{PS6)~iey60FOUfebg=<KPHK<|rb#kkcx|kLCO(iQV0bPS!q5*hcM@SUHh6Cl
z$aYN%wX5tckY&3jh1ykSYS$#Ti&dE1wx|yK0M`uam_g{%dqY4@lEER;+t}-+gCr{I
zIEJb+(-=zhS!c)RG#q@X%brH4%Pup?4zkjAfVTqFH-V7#gi;m`SxWdr8pT7|oEE$m
zu|N|6tJ3$p{NeCN;D%6rPZK5(3BqfkmT?ryLJWahG=ck5uwlpu{vUf^0$4?L{XO&M
zy_c7l?PVhY5(tY3E+JtDw?NQ}qOyq_nm`D?*gztiC|lgYH7sfZf{NCKT1Bgf)&+21
z+6EO{wY70yYFklj)xRy@?|0|i_vXzDkbqeInw!j=Ip>~x=H5GZ?#!EW&ONaudP@n^
zx`ag@w@VX@!#PPNd`eYgBEck_m1M%-sftV_pjeV2Po+n|`ZzYfF=mB#><TZBp8}t~
ze-1}FhsUv%;^61x?6}BLQl!HViEy2aBbC_i93iH0N^}5^cjnq-I%3ZgEigtG(A<W>
z{<Zldqeaig4$tQ(X`(Jl62~tFk{-r7D>|V&+&J|t+#)GbS8_dt4N?i-iHgKgR79i}
zXW<&+q9FZPzlDb;ql$b}igkjUhIRa{Ul-B|F5T$__dsDvhv(3obU491SeTT=7lrf~
zC%BD;sk#3khr<c(p~9q0#i^X&HWg-O^P!xso!}lWObV&&=o^&vNMUjo-!Ou3f_t<u
zHB}u)oZucSOi==V5GT03e=kKN4J*{56P)Vc=0ZBb#dPr7jt+iDcd*k5?p@8`=->Br
z|H2o|u--3BNmJK|o@rB*6Wj-dDOnMcc7pq`FeyuQJNT3n+(#{3hmRfC;jj8SM4aG0
zmFp1Xsgx7k-wIRJnQ(bsK3|v%T@<=9CEH$L${CD!rqkmq>-+Qg%FrHP*>N6UNxS#>
z3dOl@(Qzvwj;dX~+zwoL1#ZEmOZjr)l{40*D-iF}H6D|g2eaTQ0@n&$Cs4VPARmu4
z#do^EvjjFGi{)P=gwdFCAqt8M5%AAQ2hQgf^YJ-E;k1q+-bwH-f)@)uQ1GJ#A0_zd
zf^+I)`EvxHA@~J?^A(%tT`90Z@_#A#y@GEQ{29UjAh>cRf_(Mb0Xd&bK7Oq#xqQG=
zKJ9o}j{^kfPaxt01s@^s7@?m;hzmSP;ADZ7l7EiiH3DY~oG1AU1;0q(<pQq~SWk%a
zuOh^|*&PCviym+&)l@!Lbz(jr;)G8Kd{XkC6a2RVp}<n*UK9LHfz1Nn7x*zD`%Un#
z1!7T0b)KNWR6_7^DJh;mS75%tZj#?iaN22;kCEe8Zh+uJ1s*A|RN&7D!8cm)i2^GG
zh6Pp=g6~|x=L(!JaIxfHBKT5)R||c);5P`oQQ$2Ce?bWO>ouMC0gPmSK?vjJyX5{j
zfDjw3lfl`NYX=RMkoY@@M)|pfB*+_p^ZiQmpug13xu0D-Fs&$;3EU2E^NfJXWdcyS
zOaLmE2|(r20C=R_X3Av(xN?~QRMSaFTtCvKwUGa+$ZZy=TqeM;TqXdO%LJg7uUsa8
zE0+mC<uU=NTqXc7lJo27VOQsM)1T-0ae-711L8uctC2;B+qxqmy8S!AAbza|aUQ~4
zfxQHd6gW;`xj;^1<gXKWjX*9INBVk!uL+!jAwc>9f!7P<ZBF{11ag=Yzf9oG0v{3h
zkw8>CCJl(eq6kjUCqg8Vk9Bt^bcu{oJ7*nuO0cmks-qGvcbp5yJE-^g7UXpXuai6w
zufMHv;V6fFb1(aJF?-%qPI;GsuQe_lALEw(&{<HVjuLqsA52Z?0Oy^FW~p=%_Rivq
z&<XaNyq&L)-7Xv#flr%i+nn~k#wBkl`21RkgVEjIYcX((oEK7f-7W)9;N6K6lRLRx
zIBIc$#=4n+Uxf`_7D-#c$Lr4i*qsZ<Ht^}04!5mJm=5AxI6em7ILUW{EkK<8d>DSi
zKhi?KxZC^Bf|gw$+<d2W$D`JH0y+6huJi8bfk#&hd~bly*)Iin4)ES&zwFMHVsr1-
zxl()#KK2*o;S#DuJQa0uR%ZwJ_<6&f+^!TUeWKTma~%`qxm_vp!FRgKjorE1dmi}8
z!NU6O&h_CB;F~9W7_utyyl#0X9TXie`aU6_+oj=b@R82*@+rwg-0jj(1HJ;#$;Y{j
ziF_64yhMfByKBL>35VokJ`-UOJ`ID0C?5rTw@06bL4$_a{CoCk_-vRuPsFF8JvyaC
z>8qVHWd@=K&eC!ECeNHa<7}ccE31ViLbBufO`lxB(0)!1nxNY_mi&`aQ5s_us@{*;
zId3Viv18{X<VI;bcFuHgGdkt@F?g!6#DQ}FT?yP7opPBYpFR%j95@Fg-zs%tbjk-c
z0%+lZyEO(+Pz!u$5`7&0tP#bZW&AY;&o;h^!8;fU(Z)f3j*%UMCmTIt@Fau3>U5${
z1XUP1(I<khYdTr*JLT6So%p)I*Ef>r6}dlsA_hY--bR;*|H<H#gAJpt@y8soDF+n|
z->*ItxQgvA6zwh)KP?xEv+xSxF;2za+&jympJwC<JCa02&Gg!;>dKjs7?k@Gnv#=v
zdt}Pa=VQ^eS?JJ+2Spafmi-fGziExw^=*AH=+|(=iaJC@94Ka0ojs#+YC%PKGFD&q
zd#}bzfR8)>vyt$W{50bIlDmhoi^{N_D*T9JIk%>2D$4o4HWR)!{TF+@{N?6jxekl5
z%gQ0{bgZxmv5pnFTTO>!Mea+$qK*}I0jFa{?rUI(*w4_hf)OW&z#HP%W=dwyJ{`{;
zjN_di>ryKtI~ttwme}Bwzjp?wTpt^p@_jS?3p2laG&tq^$^}CQr+jt~!6^qDD?HY+
zp1v*yV^ao<bR%O`(&{t9){3OntHb^k0YvjltYS>RrAss6e&Hd$BypL!+}~*Qcz&XR
zIEP8A&s>rTCyZj{gb{4AZuHNac5+Ex)OF&kZPv=n)i=Tg15OgXE<5F{lXafi>+(~|
zBA6#8&r*3&SB|N0!9cwlj*dj7^uYzA6fPJZn8+tLWHx%2`3+BFCZZ~anlf*+*8F4A
z;M%!)-kYB7__(+TTnQI}GvFeyW19t~AENUGyeozyq99{ZCZA%gsV>bbH|1yoqEp(m
zmF1Qky;`1_AL=&=F)5AJh(LJCnWfp~rh+GzBMKq#>&h(!w=2%p@JvNaN<&2oT%DG%
zBG6<Y+T{tSR6_D76)Esv+x(4Y_oe7-f8)};q*de4+b?(W;VQk_$+s%dkFga!tKZ8_
zT)i3&6Kk9O%Y4fdS7fe2U#vC`N^8nK#%fGElRa^HuH6sXJzzTA1FU5Tw71HO>vtOZ
zA>WRyc#5%hj>J}E>uikC71>4`V|+!n)W#C?UoB^Z#lceh4&h3~q|7cqIc)a2=9FoO
zYk6|{b&PANj;|}<9=7B-F@HNsvc+vJ!x)Rk$^_Irh_hxhf~Jx_DlZ#uH+1~L7?pk-
zmFKtPQm$HxKFbJS)d^!K->2eIdJxSs5pgLK5tp*!!^}nx`i+r1Q<|)`gU`&V9hdjB
z+((oXkF(#*M(--)pwpUOL7yds5z$nQp3WVU%8w755$yQ#E5nF!DtT9yzZkY6n34Zt
zd8l|i`)n1<r-UaUE@g80=&*Uf(Wjh@{vTa_6?)u0zN-8s^tXL%<iCWHds9aB+46){
z9&E-zh$XwqSe=Ymnnz>gPVHEdmyA(6jxJLYn{si__euk6%(X?~&FPDKn}1&1-P?RK
z;!@UiH=4KJU#qB|KmVu4o2F0E2OV!V8!*`4pmPc~TXs&-vCJ_tc7&f#U)%>}x;^i+
znr|6lyiwOJ(H|PL@|d07Gd!J2Dvs$?y0b@TuT_#++OZU?%_F{LZ{^H%XugU~d7XJZ
z9A<hCKpb2<Hsx@{rZgFwGX1z{Y)W%nYI>=O*p%jSv(_WADb0rC7@IP^^8QF{N^^QD
zVpG<RWo*hgI$~4S#>S?sQ!A&4v&WVA&WmRT5<mEQe#PA_yV!xeC*O~ke7lZK>Gvm>
z{p!dQB{t>r5}R@gVpA^k_poDAcF#g=%HA!;rbM(#_=h0y-En{QPfi$Y>Bx-x8k-V9
z6J4<>?eLH)Hf2#HHf2|yUO8f%mC*TloIEMm)$*vYkb%w%8GX<1yWr7yIDK|7`;aNt
zECkDp@J;V(^EqMJAIPPmGKw^3E~OJM`$KU0Aya}r2GvAd%LJTx0cZ<RRynU+@OVsQ
z%W>Aj^d))T_9byN;h&AUFFIPF<lr1$v|xc7I$99nLtPY~6GmFF2d-!f&VA0=f?x{6
zVqW%`ieKsL`?_!bwTltjP#vv*IR5CCC&B5<I?sPjLg(j#bF8@%3Nt97FntmVGf{=Y
zJkLK{LSZVpFA<?IL6cCJ5gI~ag33^sZz`{pVah9ID7;c0nxwr_e*LEwyi)8?m<Ml)
zc#=3mVYbc(CEjx-BFh~L^9ALVk_B&%cPHskn14~VY9SQnnI9ayiJ>r$TNm$@67lvJ
zYrdvJVIpi<Yh;cYWy{<{c+G2+S4#T6%XEaoT&JQwCfXqu+Yk!#(EpQAn48)jHu5M$
z44oGd@bbP2_%yJ6h{tGC6OOuHoxYoQtXZd`R%ZAu<FiO4&QDb&&W9hw9TADd`S4it
zrx&&IxA<A-;X{UIHohRfAmAGUQmaE9{4~EExIHnPKl~kTO}3}gmZAF|v@)${Cuh*g
zR0NH*gI3<vH{uSZf>!24U775lm96l8igTEX%CLi0K0HPRt=!U={!ovPaRjY=x^MT`
zpp^&az#XWdC4Z=2jj`Q<KGs1iuWNnKO2%rmgH|3KAGGqqz7dxsJ8))q)*(J{rnQ4L
zuzn%uhu72VtbqzznN-NXLb^iD>WKK1NqzX&N8t=!8O0GekpV1KmYG`=jbQmOoTQ$&
zounR$dWr3}M!1N-8JkA0E}!*B?Iw2D*t7%a2c>Idu|~jkjeyfvEQ+H>#UP+Y63kKs
zb^M^EP?iX`nS)EXbU~Wpc|VS)Gkv)f&lL;syn@8{cEfX}@VvVVo(!DpYVa^Z=67bQ
zija9MB4qxXaU+vJwyd2JA@e`;86i`Ls{D_Hs{C?cnic#(Lsg!I*J}AxwZGiL_WDzm
zb7fAdhONM4)HZG|VxY<n_HP6*v5*Q>*{j!^K!;+}fht3pG#WTnQAVmjm7z@P>*^Fm
z0#d3#m7$KL-|3|5K$XoP{)rh;TW1r2DrqkCEy&S8m1$X&q0Ex>_bYQ`S~jb2IhgH0
zm1!X|-4EOjRB7XOpi28#2dYfVAZL>*8Ts19K$Wk7oacc+hqo94RkA`qBRS$NhCr44
z{6;%SSD;FMpt~4kXP`=D|D?UePUzH?IHM0Z0#!ES%v{)9d5fKt7UEYy1{%<TE61c}
z@C)KHkdjp3%JHco5`Z9R<@n5OLHYy9?Ig$mAo*R1By;igTX2p#3{b{}O8E_tl;^Qa
zeI2{QKuT^F9tJ2_N1lhs^CWk_#||8H6s8oa^6$o$vK70uKVZjbMk()-M6Iie99cn<
zaxpsuH3*epmpU4|xu6@#SBNN@R??;?Wedyk0xV^@cW{vMFOq1KcOyw1agat)_Yxb9
zgA^L1g{EPbIupCCpocEOfssrLv0HGUh7u@I>0AZeCH<oq>HoJ2>8ZFGMEWscq4XE9
zeU2?Ey&ITZ(ix5+TKAt3YoYF3G+d-JP6Vav=u&Ak)tJF@&)^_^1+rgtWT!KBB(I_7
z57DYQ^eJ{o$?u4?YCx{2uB2TUk@hx7l*a4@*wUM^qcly3mBttotlKznF|L)8wlX5E
zFODdU*>v1XF9d<oG$B?RBT!HpSCT(bOS>Z?ZJ|hG_HmT9K%{9xtTe`_ptSB_rOTnJ
z8y8Qv`|U-M#_WES_JT;$gji{eUO{P3f%R2vc0^Wn1+tOFR_d(uED+dAO^B6LE|PR$
zNr$8|k)*TI`3RvTO^A`S_kN6=$m9GNf5Jg1gXki-9TBi;@bj9A!$`8T#}aU+0w;m<
z5ooj8eB%gm72jBbUGa@4A16GVE=<U23$h7f%aGA_`x-~UOo!_jb31?xF<!#hva~ZC
zjSaaY3B%anp-8}IC|t4#IQ+;#$QcOUf&_1wHkt5SY&a`{oNc5&8{F~0tWpQ;@3c#e
zA>>05r3hFroMVh|DyIm$$zyes(R!WBp6i191SK4yDI)<CN&W!YoTMP1fMdMn(3D)l
z{SmuTqY3RwjdN6rJ)=@@?3HysT>S`RI}=MstHL<@BwgAr$NeMNUciPvCE%ItJ)aur
zbAqotByvybAjY2rRJ9x`#Pq{qK$YPBIBXyi9FD^FevuM0j^JBG<eoi)I+hT|wx9^b
z*saP>lLvQW!}TK|x1#G}j>~ZYPP#~)|73!D)Ty|?9~+uM5PPN}I1}p+iJKPlpbneY
z7{4Z<j;_*KJm5%SFw1~CVgpqv9&Ey9XYpvW&f)>hr0pyou?JKs9(;<;Ym9?H9<fVQ
z77tiUyBh35CcdBCX19G4O?p+*uOyBeElP@v(j&opH#Xcab}{?9+QT~Hn8|Bwlg7n!
zMGS_cToW{xe%-)Tk0(X$xhPjee3TTC#UW|m+L1FxNfB9^gwb=XKBcBPYQg)BaZYgM
zHCHuIz7RM%j8ADk)g9wVKbjpR{d{$h-iJ_><9>fds@&^eKCG3M{So#OsB-YU0V+=A
zMsMc>5kaDM>|n!s$eWZxFAW{0a+5bHjj!N#n94`IiAlud+026<YeO^md&(K55*HJV
zlqi)%bd*ZJI<})!exMphx0WCGRV+gd<Nb5b#RdF#d<ez=^bM+?q>NFy6Co7&%PclV
zWnEEfE`4&GF%&N>O3GB6%02g@qEN<5=+Q`w%8QGVLMl7@lhwMUC^?HaFk@6+R+O5m
zjw9~5mlvfdfwp(wkGp?waP_Ypq7vPES5ban45JE12+;LK(eC|ak#w)qIrr|Oln$@4
z?;Os#ztX)6A6dh?rzn`bl^pb#ouZs`?=1?ZM@ZT^cSBK9mg;oyDd*h#TDS`LJFdb5
z`YJ@6b03te5RFi|u_#HM$^O>xqrNT~|3)Xp1gK<hI097K16Bv9<oHvuDYO0$<)Q&9
z=|&L^P)UrbJwT;|yF4mcdoAy$0F_)=iSBsY1m1?XAmVolR9>vWUlRNifjTgy3UG&f
z<wXjp0?h#`Z%)7+*eLIx0#)EO9FND~CVhs$nF1FJyjb8Gfhw>X_#YK~vp}V=0ezd`
ze-)?#sevBk4+cPfDIx4Eu&cnK0#)EN<ew_|B!N`|rwhDXpbC@*{@Vp#FYqCOzY(}y
zpbCrz{?7#eQlN<+*Q}RMU{`@EAR6ey1V2*X@d8g0*dW)9U(M(?%115TD4PZUyWo6l
zW4?OyBHzoK6*#|Nl0Q#y<vk8ud5<IiSjp!{GV&`oQ{<Nmey-%t5&S~IFBKe?QA++A
zfxi@}yvHF=d5=ThGs6G6<o{XlzYG4k;IQvd@)8MAzN6sEYaDV875d>qFA;pS;9~?Y
z6P&J!lv69X_71;7@EZi)Oqgshs6}|c;13B@0Vg4ctH01YS$TT{z9zWx_6Gg|aro<T
zVJyP01%5|}@+#mY=uoe!{3L;CgveKcUy<()MA<|5_`Q~V#f0#!JyM|Z>ISa7x{*Ix
z=wk&=6nHuz^7);Y<);c%-rk^37ks9`Jq4n?R``@xH{>a=Zb0SL4SC9|8#ou+;`tsB
zxQP(?Dv&McTZR6N&|eh1N#LFWQT|Q%`0I`5*(uQCe1Y=>2tiK~m?5x(<f{O>$S)9j
zPob+ol%N+1eNTZXk0)OU^NherB4@JT=LnoHaEZXH1vU!2UEq2`)Sus<DR+~==LNnd
z@J)dq3j9*w*MunlZ^8YXmmnucU{8U41P&B9Lf|okD1W@*69iTYoGI`;ffoy`7s&6l
zEZ->jI)T3yxLM%S0=Ef#OW?Z#KNa|IfkDoXXh)jB&H{T2JXGKyfj<*CLEvcuZ|1z2
zj^Fl#8TR)s&X+xjV}p|`IDZ8gueV|@GVxLrb*a?9W}M$SG!Lc~^(@%Wiw(f*^4B~Q
zTCr7NlR*9=CH*Ub>gkdNT?g@OX${KXFZoXhd{H2^E-b&Ra!*VCc7gBif&UfB|BFEW
z9HxACoX6hslsH_VerlaA_^#^nvdB|wu0ZY=g3~LH=gAhR<sTvVi2|nxoFTAI;BtYx
zI<K3q)?&eoq(%ZDCKNSl(Dmvm(2)>CeuU(x?m>v*!Y_?{+N{Oh%Q%wmG{8*|9M!|e
ztY{)1+u%;<0vY9Y4i_I_8(CJL4%LZUe4slRE^a{{e9R3enc>C{a#qAXjk>#>e7}b$
zaxckqf?}7ve}az-I=EAu(>Z3G+!pvoi9B8hrW*D!W)z)JU6oG4-dVpJFhl4(GU($n
z7vE~|X{T!P=~ROQr@VFGyH;01GXc8WTbygZ`8rtCp}W1Fe0!d9^YKfi^So1gv~KZ%
z2f@ed&Mw5uh)MzM*I>i+5J^vi4^>or=yH|FcON!f_F9`_7=H%eIE^^q792b4*S9B@
zUUgg#&FXINcYO@wW1Z=MZoc;q!nqy!`q0g{^<evrSLbW!=Ieea=00bIh0)FTNFi2$
z)j}NbB^*18Z|d9fA_{MS&)LtNFfd9muy{Q%9jL^9{sfy--swZ^Im70N?!U#MQ{F}3
zV|mK!By7Y}A<QZ73h?Dgz7x0?J-8iwdc0_U$}4io+X%kXor2`p-QLhpv=@1-Uykrl
zo||tB_#jg8aV}+QiEjz`ijYTncv!2{65l59l_QsYcpR$K5?}7H=wb_co@|M)9(=iw
zLV0>#AfJ1&g*(AVI{EmPz(m}=*un<z>GpE&W+I<^v4xKu@|e#=h_x1m3@wPJJ*~Ac
z6rm+;?me%y@H;-d@I!ZiQ2@{zdtChX_>n)N_>rgKy5O2f+Od;QC7rm|!d#62TA24Q
zb>JL7OB^`YR%mqKoL~4BsT1Qr-mMWpuC4HJ44z;-6N6_e1+ykGUgSF(0c5<$FJtf&
zwNjoYaczXOXyd@&Nv-~^^Eo^5+lNkg)mKYwIq~CN`KJOW=_%~?dM$<Vb82gAX3jol
z&WwuLRW&naO;W!js%s|CE}LCbc5d-NID)ouA%#81mMqfidbBpS<o6Iwa!@3iWW}_Z
z71L|0D<gzy{i-gAB9o_1jUti2la3zQrzH~x59+`7OD449VzsZA(7s;6Piwt|Gw@d7
zF;2$b{3-c7xbH<{<giJTYinmsI(qt)%BfS~>wZej%%4xGoKX=j7*aT(sIZt*>!hj~
z6_YCPMl^j^)vU68UoF8gEn%Xz7fblk967pbN?B>mjA>P8mz`KMbNb}!$npUxDsN=v
zw8?X-XGd2R_=8u`$IPsmI;UcGgnOowS~hF;%&Hk@M>5B$%xS6$vnprLsg2}(Vk&9`
zKfkJ?g3pyHbE>LmSIvmfe{V^^8hdGj%Ti{|o(kvsNd6n9>y*DU&#wqqR{T7|aq#)G
zsxGLEmWW?0p(mb>_V3}nv%_#-=awFj`>;}i>L|nO_3~Sf?+(+F6%%~^kML-BFM?pH
zwGe#XuaK9C<KjVBd*EI(CAa56nRr$MdEK<GK!`?Ws&J0KRSOSf&e8Z|YHfi`by~%+
z*0dU}^p3`t4<;Kv<NCl{M7z5Nj=hXw2)AA@q34g^bzAB)o1cK2FL7?>{Yyr8n>Occ
zDcx+1N)D73)LnDnPG2}YR5|*33`g05I+iUk{OKyMrPAefckX4$o9jN3lA(c)bMCRe
z&2@nRbGt0rW)&D~{Uv28eq*2TH3geh%MZ<Oi>!jW+w$fHj$qHB5B9DH3hH#<1=`e(
z^17agK)7X_x#6?N__pXX4KKbeMgC9V#L5iy>&>&C2Wu6+M{nlenjXae^mvSaO*1E&
z0Sm4sU#LKK9$%6_anNhQOv~pxuiG(}ujuj9|8&cBaKA&&agY1vEG?effw(W})H8_L
zxo+&Z$E|>Gj(_I$y@EAX8T?lhAhBCdxSLNs*s^ji3ZHMwIPP&c$0pdER&~GIm=~3A
z=PX%jRp*?;9DOd7nxji422VNoo3UomcIfE>@Mc||Yx%R#Ak(@bH~THb##`V+Wjn8;
zV{&3}zVCvxlgFAf+QfaQ*(Ubpwz1#sX_NHN+QxpT)duOm#c1*v9BV(gkK*{6IWsFN
zC%LC&QGUce3vFk?FU?&z3*tt>jltW+YJe+MRtGpw`7+@+=F9DQgmR_&(AyneRle-x
zBws?3*F@Ix`GX7Xym!5btre4Z{rtgF?k{n9t0H-C#>u>M{^2-tS(?=iHxvBwEGxB-
zeU69Yc%N6i)me&5YVvU0*`A+27*eX?5(ZgPr<P?&=&o{n3Y911UioObFUR-xgyauf
zo%lJ)N~l0p-9Jzbv(fbP>1ihxk}zGX%<NqL$Ug*IpjNqLtv1uMHUS+)Qq*3}ywS|)
zgqhPg8}vvJtF>lE4vF<7*3xt9CNrx8B~sy*$RJkh%*-sFdou{Z>v6!TwHB}rThfC-
z_^UqoNgSkHhofzd>=dqD{hEW2N{_Ns`EVS354n`a4}&Gxl(dl%Y43_Oot^TINYjK^
zY5g$TDQyO}MOxY^5oyK9X5DmlN)ZUGn<m6cs}pH=f`i?u>UK^<+G3HWvr}kqO=+4C
zEA4k8tr;AjX=w{1(zt>>>!!0)XbePYnh-0E3(>Qsbc>=wE}2)sz5+SOq9mP_LhFA@
z(u7z^Q$*68kg_RO(qxgOvr>2ysTK-vj3oQ3cWa|<<)cD6aWoIlyx<bwrQXY|%RSea
zp61N?yuu#bu~eJUct<5b@T%{^N^_IWPhLp)l9Wt{@5*U}_zpds-)JXSPM%U_n9u|m
zrTq$viwqxp$FV5tp(hj>{^W!c63rAd-OTXjnjOtfR-V<xbBNgy%vej+Fd^LVAXsg{
z6ZE8-S?a{ND0nU`#3p7n#zHK$Wq+P>2i;-~VJl6*7RDydMX<moV5Y-9n|yXI&9ZGH
zA~>FS<t)s$6DcEA*@*;CVT&exR)@hmKhCpPQ73{iikW*3e>h|iT%m~Ea}<L}@RTBQ
z-;52#3C5|@anG3moCL9T&{KrNV4No|!R8?8o6kYgcaVeBj6$Eq7NnOTdx(A1>a_z#
zjvq5=7f;ylZAxdAth8^jkFnkS3ItCG>)aWhHU5JRAsU*cZ8tdur+))d`q$WHU~x9A
z(c{m~c~xPUg+1#81HlNng2-T=cTpT+Ws(?OhIo3CY2pq^At(-E+~b`7G-DKKJ^(0N
za5Gqe0|J>zp`6m3@g4tmBA!SdO+x{HDCdI{b3QyVBzc)}ab$wKh$G|erOvbKh%sq#
zv1CSt7-J^G6*mTVyo<u7NhBFtxgW6IdpK+S4xL3f7EL8QSs;fd@!0||6nLq?n*`n}
z@Nt2>*IDlO0$&mMH-S3@CS!siUr1oSz-|H$6L^%s(*>$^HBs*8f~x>4z?TYswLon;
zdbi*Y3w%uA9|S6sIF$cfa5^-xUif*SV1mGI0uK;Kza{dO2s}ZcGG)W@b<(fT5Mm1c
zGhxs$-WHs<D)BD`53pZ=Cli97%1h$i1n(<&f5A%x=fp<-69_RHw6TdY<^Y{aH`1#G
z@_|bH3W3)OTrH4~GUne+i1POdP9HGRUljO9fqxeGvB0kceoKh*I|ZlP7t3o?$zFmV
zEO4;Ekphn;WV-~PDDZ57I-t(^f?q0dxxniQQGT`H%A^?QR{?VXw+j7Pfv*T`7WlqE
zWnv8eoq{LxIs;D^r~=&prvVA+DzFV8W0(>jB~Y0*0zX6WHN5V4B;P^^ZTT-`JoF&M
zW*a@O2aJ2uWhS3qwA{=kBta&6=krDL@WHQ!wBfb#Eo-C4wDMA{AXckLO1BR3TL=2Q
zR=)&%eDYdHc&uAINj%!(NmVS#AuA~jcv=9vt)65>Oi2Xtq$fxODKe>S;F&OJl|>fd
zZv}r};1>eb&4Kq2>gH%kq-u&u$xVNO`RFi}56D*+wwe!Wb}ot<K_KjfAl^oL6JoMH
zgb=Sh$4UMK$)6_q=Scn~l7Efl-%N<|w-KWJ<Ajj^93kZYQS$#J`9TbB=JVBu`8^3y
zzBeJtkCyz2k{_0Q-i#`Yi{#f!{>_qqo8;p(F=;>y7Dd1gU1BtmueFv`<tWUue3@fn
zpP~sd@^}sSUhhtBODcNK(e~G!dV=6Az9OM@mQ)Xek2ccobc9P@F2)-B+?_@VAIA?<
z3C4``4$-1dLY}j@7dIrD5=r{lZAldXAN$LlYCv$x%LU(9eKH4gv5T(?1ALpapzyle
zI}8_#Hqq|nwxn8%v3Y`<3HVjmFgHfhU%|(Au!^|7RKo2TXG!&c;41>1eCTqO$afz$
zRHxRaAe0Z@l*Vbq0k`1T*}R3|<Jfm6cY9Ot0z;1-cX|l~XYl|g0xpK(PH%wVY;QOG
zgt-|NW;<|cRAM_m!R9Q!1!h7A+SxICzPUQ(eFQ$1r@RirN!)Fz^cnc@AD8&Bcgjo7
zk6sVXZA_F`1U_f|^1yex%8lK*+dCJ0C17FwcyBXNo||tY_;^0@;nq`$d~Qpi-+_;G
z^6}}yMEoRIJ6?0h!>y+h`P`O3e+OSP=#<BNCc?h`i;7yb1R7jWP^3(L?ERnt0~9uR
z&_Mg3V9%C7AJ`q+ZV6;ZSc!&I`O!pOISnHqI@<Tn5{OS+I|U3r<#nQE&`laqFg6Mc
zErafN<kK>UZ#6nuxIZ}i=)|Ziyqk2QWza_&0i<Qnw=sB%5s1`{`F>Z_l}<)4M?Pog
z!44cR7wXf77D;@pE1y3BNaEYZ{;~{GQE%I58PwVkD?d8>pz7A!2QkWHTlK+?kSarp
zi}ss+5HDG~eNel7P`iE5%vqCWhij%!o;AB>5^P@1sjQeiYf|Y6<427z8)(Bx{2B_!
z`f7Am>z7~M%_r3VvVD-6u5J6E@7nEy9KlqI@r<;8<?WYG<@*>M-ip`<bw@pEA7onq
z`9H+tJ<d9)x@N}N1>E7Acbc~Nfq77V&x6v=?OzP@pg)?{wJ;A#i`WDGM%e?AdC&ml
zzi6g(C-b2GKrZ!IE6LoFvCu^uy!ZiCA27BpYBuWY4m`@+ExcBYXFSHxW5jGIV)|2P
z49t(3|7^`!Ho|IpF6U>*jVLjiJx0IswY|Rbm4}O!fsh!`{PDZ)%V{{&J;QHacPM@-
zg(BudEbnQ0A!qQhV@k}%K>5vWF4;#)HcQFSfXG=RrbDc=Hh0oB?i{JH(NNOGsJ|En
zM4m>oq*s%tF;G$n6Dnsv^mLjLMfzf}abyd9;T6fl%BOev(>9CdJWoJn$Y1u#sHebV
zME)0HFyJ4FKb+cR)N=!jdN$Ii=ik%JQ*EQ3Z=yy$<3hGkPv%{gFZ|}TrsXFoqaM$!
zPkf86DztH*=fcZ<ixw?A{(9zW?6m$iHthr}=v(BUyJRVhdd@5v9!#)$z@#Vn;?1+C
z-}EW@XMF;*9GhdlReeB0Vz9!>?EJ)7vt&DT0W{C~W3lBO4D%e1^=fhUTZzF%UejOD
zc_9}6Hp$}O9m^woX8ByP?Dj-2dG=5j#y0lY5kvRRYV~`6zPLUYtBJ=pg89zmmt--u
zG%sAY^&{Vwp%_#gJ2Ze<O9Pk!n2Y#QVKm}9q|Xp#0Q0Veb&z5CVy#**SV(`d2HB*w
z3;K1nx!%;Ibqo6Sv`K%kV93IP_b;F+%9$Ol9<;1U9was^zt)0ZQTf$rs6%F^#|H!8
z=h3Y)8}AQWl)ayg`BO?Ke$cQIUIHcd3q4-_VIktMMPVVaMY&mQQHG$b*rMD5Ta=AJ
zPbSG>i?R;3DE|bFW*QM&l-pp7LSj(aq5MMZQ0^dwb|`nk4uwyMM?gp_!vQTIMgwxe
zjAVYzJ{Si^(gl+BIS`M|DpgrDPhlyFcm|s)b%x5?AX#-F^9!QNnx(R+6=JCpY-4oR
zmCS0J(L;eMVei;&F-8x=Gv|3W?7{8<U*FWnUi=<bAJp)*OMRfihf69C=r6bb?H)LE
zVe61fI2EnHaRDJ)<hFqbfCpN90%pf1J98{S9x`F7KtMjnLX|9HGmg`YSo1EdIinJp
zYnPp%i3K<)!3OIDg0ryM`#L~Wi=Y9Uz2}$!k>FL*)ShDqM1q4<1GpcpsyL2-XN)FN
zI2aKlc7=B=SM0Tu9*J(c9)@mu9g1-by6GjLaR9pM&w(a0%Kk8g*!vj;^)jrK7qPFX
zuBt6luUzoB!X#p?^>sPK;2WMNb)I3}<V#GnO>D4=kQEq~CW|wT!l$8K+BQ)0zi$Q%
zX>kS&NqcL+kg^K{2DiBaCbJd{7}R}DjqVHV5q!M=oj|4e2F}l4r1O&>AqO7e#R9n=
zI`Opv*9qkMg`__w@H&yp*^kQ1KNDiIe_Qa+1piWSe#T>dG9mc+F`qc6T0*V4KV0w<
z;TuJW$%)EALZ!J!c{O7IKUe5;gnzN%R|%xzgy&l&_#Fa&Df9;g-zrcqZnTE=hSuX2
zLTG!G<{9<uK^z;@wkWY4Fz&g=Oir&{1w!iy^nJzd)=BfA6{>6Z|5_ps^Gs-jx@dsv
zBI3?yBpuo^RU-@@H~nd;p~}Y~;6s9~%OXVeI{^mq(CAKxhYBCu)c77wh=<GRl3z}U
z{CR}PUqFcbm4qn2O7icQd_M7+&q2)m*ChWF$^X0L^J&ifLPE$NNeKDJ5~9324R8|#
z2Rk)%kwm`MYKUu5m}PN#mC&tm8sZEvkk6gm8sdvE3AaW=d{;v2G{jt!qcs}hLfj|=
zTd3bCRG4I5f2InI9p^~a52%xn=Pdqvj18T~a{9Q;#rF#M*kA5c1A<fDyWqRXNst2g
zj2y#Pi5r&oy6$v@i|<j4Vcy2>#NUxl@>1LzW86%@ufnEYpd{~g@Ub17AW#LB_&&kO
z#L4$D_=-RyAG%y6^4*7xL&T;)ON+rYP9qMu1;@_%{TzI^Itjw-Zf`2?iI*I5^dV`^
z;%|WOUpmtP-@vi69oulvm7^fru{#ZMF&?l7I^^iXZ(Z_E1t0r?^6-wT5^=YNxEy?~
z(GV{HpS~WPiJ2&`2z7S0_bTvlj&dh=dp`hQZ!ocbdRn18H(x4F#`BR6x1LJmb8Cou
zfr)hTVQ8yF+^r!lbjZW47vXbjh>ro^&B&!Z%3&gehPYo_G{i%ThZHGQaVs>$f9j%6
z)2<=@(Q1fK#RZCv_8mKCs0(KAxK_lR7(CUu#DR1CT<*ZB5pHncoDWtzaB75q8G~o2
z4?mhjjWFLPbfQN16^#H=Bm8y@o}^a#(j*J>j2UeV`2A{jh~{@Px;pZC_w#PoiBIPv
zT=;P=oKFstUdC>JX@t2Pc^ehN|9>wPF?ioJ!NW)HH%%}uRl6d%T@n1#QUohU0Am7P
z1Tb6vbb@2L-6Q|YieS#twjTK3?RsE`9{4~!8SUS4`$Z4TZf~nukbZqOtf(3|7uEFL
zj%6aM&YpoaMk>N|$MgF?#j`z59c-(Lz26{@>p={GO7|W!C9`Lr%yS3h_$|}A)XK<?
zEEVyxYpIB>?xiBuxR#2z01F;m){3PfjQfX27mF}QrDCy&+RNIoSVVmJ^4iue7ZG3f
z=GxXR7!hBxxt2>UT(Zq*xGZ5~+7v7q(Pev|@MW!9G9q4DLG4s58gUf+u+@u3v?Qf<
z%SObPEU(3)6<wa#<-!r;IniS1*gw5IckzHf`kC;>bvw+hp-T46ORw&O?*fce41$8&
zUqQyl)G=RlwmHGpG5;s3V|Fea(Kmb2r8oao>6n99Dq^mG@si8Wdx8{Su<~mgw>jeR
zQ_sNi5pxl)yv5}svR^-^yDjI`Gq8Mw&*rpdaQTSr*Q4jKbFh5G3@#s${klFIO3l%w
zWci4GZCE8?tU0qy-1oF?J&2Fm#=fy_>p^_iHujBeSw7+=j46-tC<c+|hklCh!nxJ`
zxtmk9tvLU8D^`!VwdK_#{uH+^!<xwI5r6bjKki&v;+Dt?5wFJO{UVar6esi7yIeiu
zo;co@74M9g)g$hSJKM`@^@tfUt4FjfOID9K3m^C7xw$_y_Iv%@<S$*F_<hMrpwE7+
zVq>sj-e&r3-5PmWM)dW+fWDqT`VYY-`uf|=Q08MmN0H>v*WUqsJyk(xgC5b>-vxa=
ziS;BZo&9>~>?!eAq)=!7E9mU`INuCHa3u~nyDk8vo+s%6AjLRH-im{i6*y{gWTz|#
zVY`En%I|flA7O_Sd<VId)(_hVY)Tq62)4AhMVih|X%=ak5G##qK~UOEY!_*1YV8PB
zx4y_`-E?+JAqcFSCd5kPS`d_W54Oj#sk+g}%&yx)k*2d#7Kk)Wh?T~*ASjJ3|5{61
z7?Jj(NYmLVFNicvh?U0mASi7R1RO&lyb5-`vXRAB>Z}xo!eA>kAy!hkNZJS~)W10-
zF}4LI>8upqLX@NlF_PM5Mv)IOI&n0|m{E8>+=C58wx~n!DPMgO&p^E?4c~>KRrrC{
zj%Y%)X+uHCCb;b;sIY<A0RgjP6K5h>JA#?JUOOULNnREvj1@!5iK^^Gg4j%bR@d4Q
z{nTm45R6k5;(n$gjw8565xM6mhRp@R3yR1+2P2w9Kobdj&zS(61hI9{Qv^zom#H7N
z5!f6gp7x?x5>LuI&cUT`0|)6VaQtY02&M7IOw7^|Bsi9iAR1jdf-|sMH6s0AphuUE
zcwJ$7=?G#>?Mp{EY)e{NI^sEW5)CF^5=fm6ab*k%NWC)gnF5vJ0&s1Ju}0{(2z*rF
zW`WdOvivrIe--!-fk8~(%uf~ASzuRzLj@io@Kk}51Xc;0F7R@JR|>pc;Cg{7x)RR!
z8^N~=d|lvY0>2b!f|vF43G6DchrnS1Ra7J#A20Yx0#{1EK1GNb_)S76Q~x6P-v$3%
za6kJ6`9VVPGqOB!Y72-TDmdRGh#x8V2*Hmh#LLmC0w)Q5vfz9wGk?CoB?7M&*eLLJ
zf$Irzo_ht~B#>5}l=GUvHwAtu@JoST6QcaT1^2UGQ7%VdPk}nx)<D5W2t0-m<&PJf
z-wIj2Qs7L1=Lx)6V7<VVgec!A_&R~V7Pwj9(*m~%d`sZF0zVb_Z-GHxU(_Q_U}u57
z1s*DJkU$kB3;YuVKTY6`yzY1+-%JSQ^lgN=-rWhYAzA}C?*eqc=Q5Aau9jAga6Vl$
z4<Gv+$@|%UCxEfSGocN9FcGS`1@Jw=)mR6v?hU+!G>{&W)}Xwb{yg(hbJY?+zPPky
z<%rSXr=872Lc9ot3Go6{O_*V*Rpyz$T=IDhn183_^WJ6t?<D^%$$v-kGcdN9pGOG!
zhY+GXHF}gkQS!?rpK~em=Su!^$-hzZ@0R=xl8@8GqyaHl6ahP~ZZwgP^S3);7|PhP
zbJl@}bz@mnUnN|QIJ+QTgK!J-+;%~XIM&Nq5s}#w&{@15MhCql&k2fMd>g^XrGnh)
z2p3-##uN?p+-a2Xar`hHg${7uAzJiF$a5A?$Nh+=M3O#s+XZEVkNxFNH6S?U9RR*l
z^vN8|?)EOg0OzZ+JGt9C8W)SRgFCtHg6_fCJi*Nb{3>ji8Y77-La-gIVyaMaJF1^g
zPQE1ks3;OXbh%38yAK<xQ)^QU<1p}z(})9Z!LhS>SA(zKNf2Ild-Gw}@~uOTKIHu3
zES{6wx|Jh}I<{`*h$a~Ev@}jx7iYhG1wQrz`)_x4LH_|C{^L?U8sU`J2|xYx^+1zU
zqI}LP&h{PzzSAY&3HbfMDen^Sm4L?jVfs;t^4xq+fsf}SA8tLB$mg~T`V;tcdy^e}
zZo8oO9P&8#FtME5F6cY(HG|IcGM|YMc0mJ%6hu=bhRooWSB@B3)Ng>zz2}u9>bt1Z
zMC^jPuxHz2$oz<6$ee`>6dmn5cFtB8%-+#1XnqWyDvLU5V!*gs9|F=YXsrY1{c(!}
zr=1UHF`c+l#N!$Pq+QU9F?h0}e`=D<l_CBblb>RI6NCE=zTxX+86Axr2acBoweFP8
zC(bv0orv>|pQI6(YWLdi=NPQoU&*EaW23}WRn07`o;-VYRYhglwEq3@)%^Rm{wW^1
z=Rh&vLui<RsJL1VwQO2k@Rvx=tT|KETeYjzMw_*|j>R5^4jjJsCO)mbD(!|o?S?)-
zEkmDjJkvb}&3()tT1B`oD?Y^EkpC4^AJ+thY1uaSdB>yTwX}zY`Ox>2W$@Fa{S$5P
z%zff7wpt@OzVr9N=x5FhvGS3aFbPpJAbz>?or#_QNz+Hf|Dx%(|4HJ{+fXw1=8QSh
z$IqU8cI7O?)5A!4+%#)}&aMRJRoKr<YbvKrV{Sm<b0c`Nk;=s)RHT_(&6JKk4pO*^
z9rKE^5K4`%5AmRFA(YC`PtLBWnlWqk<QevRg7L0t-P_eyV0``H$_=IA#1+03){?9n
zp=sTA+}nYbHzwScmbvoAK<dg+ebTbv^0XC64gRo^pHv@ecs5)YHtT&29&A><QDD@k
zHo$pdTSIedLqfgx2G1Jn#@=Cnz1ffu_BYrII+*zN$weIehPS~8XCSX6Y}JRuo_a5i
z((A28PlJj`BYY|KLlEaym1tD-#--upWd-GTh5gGi6veRj^~nu>o5M&^5)urnAw^L<
zYVS8b!dcQAY-zX(iVHtp8#bc`)5@&|o6m%AnO(zVsk1FN0X43Z*f!D9ca)nAp(3;1
z61lbv@@|gf{jfYVAT-bmes6sOma9mpH=1UA=)K8v9TxT|$ZYg3OT(fS^O{gLq1Sd#
zgBShmLH&H;-bOc7r)cl>QMgU@8fF8$9qWgLZCv-rQTbMb7wt0gE%t8U_$KQ{tKNft
z_bRD<P)lcD`|E9~Ue#YdV@TM>wY&q$J-9|*NC*_MUPp($jlHE_ekI9o#7Z#1Y1YpZ
zIniDV46ZB>46x7#R{h3p*2*EW?1z0Ot1-1ah-E~AsCf`$%gFcD2f!OZe?9R*+Umqr
zS&d7LvAGR_VNKQnzLKP-)NqIL6T=hBuL)mY{=4vN<)PwGzv*4R*j5+l)07g<E<YiB
za{1Na>&kx{-mdb<@20huucXU%EHaW?;%iC@XO<`CXXKZ3`DR;oG~SOD_89j6<!CYf
zk+}EVs}A>UuI2F<w^-QyVVe2ANqa4y^-9EED}B&wmU-lk;B$uM_nq%w-1!#EdZl*s
z4MmBEPA*F98w_^0%z^h>=9QZY%l+1%U-=g<*>Kc1N1aqyKH{rucGh$~Vr<WI`aUqP
z!!<h>RrY=08smtuz0<GRx!}<bJysuEFvIT|d7OP*Sl&JRh}(nZ*1E-5H6$_E(R#}`
zV}Rwm+LLwh*k$YAZX9)$aa#Xidd324_8IfDE-w9Y{oA!O7gcnBf|Q(dvM#QEkz9>y
ziY5im%~)_|?{m-XTXshOq3eT>EVh~#l?=CTHIMqXXC}f7b+tT)-8J#;oVua}{srd;
zJ0AUoHSdJCG=*5sIjzBhRY!jj^bYtx%Xip>oVwtmqrXTDUc30<Z)hLkQGO_UY3Jlv
zODg_hV}IdyPO<hcFne{6ckt>IS>59s1FL&v`!XyuAB%DLxe|vpp<51;W#;-4Ec39O
zoMCx+IeEj1@-lLYh7AOkF>GMUQ5kvI<%IH3VBKO~jRVm}UqW)hh$DyeOaXOv4`7`~
z^z9!~SP<AjBaS>G8`yz;b9&|BM9qsjqSy07mM8xJpD#H(JG&dG^SU^WVQLhiw|tyy
z`SQWk%_k;DccFRm?A|MrqxkOpKA+wEsjU+~U|9)ViQfH0#N{%~^Zm5{u@j30#vA4Z
zy?Z|g%1~@#iZnkvw+Yy(ilU;}EXdB~hlcY=aTp>k%;<C&<XsPPqCDTt#aSK6`b3mg
zItLcRb!Ju`>C`MHPOhjh%nQxTY`#c*PRg_ymGfp}HIs|X%v=(wtgwlw^+jgq0un1p
zJiB7f%$bU_M{g4UpolC^#)JEkmV)*t*3JXh#jt_mX=wul3WQy3c2X7jrK0?tgo18l
z`Bo9;l5jvT5~w^&jK0U1m%!|b%^eAPa7y*hOK0Gem%{9d#KhT?YlYCMD+%*hT2&S&
zT_Vl8o5Y`^UQ1z$#hSjO2;f+1=BS2eW1J<<1;-V_al9gc;|k%Z0wFlJKM9@lC?hy`
z0Fkb$kJ@Iv(+$nkiQ^&0dS`g%G_2IK2MZp2sa1*#d<j+`bMet%eQd?Ipy5LxdcQ_}
z;XO&q9l{b+-!c|{qz>2?w;4}wFv04Cz|LOA0Uk+q_E<;u$VeUz?Cf!l>=I`-YhW7V
z3GT-@;;JZwJW(`J8$qgNEW3NL&W7=j=HPA15-`HiB-Y^yyGX-g9yDM>D+pqRQ?GG5
zHZ0dd@G>@g-yK85G)^J#qLjU-;u_W1u$Tw2f{MUGVGu;nfX&{&1Bix=CZtl)-ru9d
zPb7Ft5xM7yP@Z5WHhX`KO(cjtBeespv#Jme?#E{DS!+e+L2M~9ZpMb*Ab1Cx?7_-K
zYXDfv-Vag4QwUB}MDC~AM1l-eP421lhqV<!><JHtC@N`DpPLu+V38_*G66Xi9b}bC
zuovdr9Ly8Q{1G-V-?o?sv^Ip*7y)}m(c`;_x00OWMk>%$q6U@cz}3~&LGe2m^Bf#2
zpcBNlf_JAqn8y>W2LmqZ1j2r5?2RXgEkpH}RQgU;=|{nB7~KC68?FFBY?(SRyn{{k
z3J*TOX7Abcip+!9QfGmM7Zz0~xEq_j=aob~kBuJ(3&0^Kx@|EJ{=+hAFDJTfar}wq
zf@L!{$Sfy}t;S`bd~N4WB8<&#aSfal#MJ4RWCe!g;`sw4TO(dOst?!3fhMu7QGJp!
z5g;fDD%aGw)p4wzSez#*?MOWHeS3=N<6h<lv-K_)z6sbd%RCqc+t~+zs|5a*5c7O9
zA*QqU1pi#{uLSq<Y9T*B2>#B3YdfL7g7=sFp9#*#8Tn5WoF5#B&k&rp3B;9s7v%Hj
z2k{2Ur;P$}+9>e+8w7t`@U4P33I3|!Zwvmu;GYZrmEb{-EiaW2@|FD;<kL`@=NTaM
zqXi!&xC$kMeC0`qa%W5a&n17J;Jo`Ocd6i43%*M5I|Qy{|KfV{-k@F1dg=FGgxFy0
z4ZvSvExrCR-;a%!JQ$@?g3qkj5w3YSRq*QXf14aNzM#}!%QIrIUnFN%H9-wPQnj7}
zNE?=O2s7*uX~dTcexu~CBMceF1A;#y_)~(vM2PaQ3H~R^|3q+(XO`zUrhJ;{lD~uC
z%9aNCy#+5K1U^FWV+Efe_$0w^7W_^^$m95={Ed?TjNmT`&hf|m{}6(o_Gzj<gg9RZ
z!Se(kB6tZQ_!-)W{3l92?No?Q6TD9F%LGTWV-lY*EhSV3qavEf$9vSB_;UoJBWWFY
zO0cmks;?3u_5DtH{5?q<Pj_<L@(je_J;Yg13iJeY7M~150p26-R1AWX?{e@>byipk
z9O2^oEACa!LGCn4_&9EvW}pL{&kim6B;+}ZZ@}2M??Y8Aa$M%(djNd6dE-)zi*F0~
zu5_M2O1RrQ8l8Ve3w-YO-hna0nZ=#>D&j0YAq(Gr+)Ti)!iFx3q+fuK*PS9!Rh97A
ziL>Q-5PW<~As?numB@D=HeB{vn}UVYz&B1K4!8x!&ieJm6ZmpxM+-0K11H}`*xtP1
zkfRStbGD<tlO3p&_0!jd_2WF^ly__%mMjF#oxTOZDQ_nDSf27wRh5XRLYPzD1>nPf
zTyop!Tn{GQ&oEC?iSjsKIpy6BzSAY&3Eb^99JVsJRaBxpx9v?X_;fq?6k#Inw!J9;
zpROP03MTToZEuReSB?s^UzpEC2-};%#kMhx+V9EsX3&5^{cZL=+uj_7F@+Sdy(wUi
zwcFnOh-_~vaCxGmc*oB3)djP6w7sc|!BdTE9XQ9&atBV^n_C??@5|dAIM?La7=vdR
zPsZR0%EwBRXsh#<MgX}c&!;hXlKfDyiCmM1Zy7pqO&&NrN0Np00S|KEc(@zGfRj{!
zZGYO@RL!WGy`Kzj`u%q!uS~C;UQs=BK-}B1Zn3d1#x}zT4&1NCHoB69?Mv%SYPY!g
zX<6LxCEKIS=FN7C8{cYA#q?QKv&yO}D)76#Fbs7G*UWz^fxqHq8GU<!fGtDaKkTEk
zfSBE!&~9~OcsG4}t+Kk|4{iH>f4^DXI4;2cF}<11He80C+up{STT?X^Z>YXM>nJTL
zgTWR`<v!K|C+$hoVS%GChXszpofbHuhy~7_$^s`;HooeD%Gp@wHT?@Szq`s-206b~
z205Ww$i)Ib&w4@`89AY-dCnuYc}^&P&^pX>{vqZ$MGszx7%$#6zJ_jf>&o9P59D5m
zAAdC8s4O=(6g`Hw9L6OvLmsur0osVfUj&{9xVw`m(%9WE71PgyK;Zc5JI(As!-E9t
zYGruf^ZU!L?Y6ahwLhy*h|9xdo#(F_cX(oOUgt;0nxXC8u<{I|fP9gcZl$7_Y5gP5
zmze!8-vWQ2^Kps6h2w|X-;1}R2A;i}(sr+ZA31E&<l5R<la8J~rE=<2ti*Im&CH)q
zshm*}E*Mfcps28zD&<L4Gb$$GwK%@NBX4lF!rq=F5Q%E)oQm0Hvu4xS8uN}v-8c9p
z9Z}{FO!Zj@WMpJ`JqXo-5F6-(MLiI$!<T|%(^`~<zBHlTjofDYOF_P`w^;$lh9v&f
zwEX;lv#X9W%>I7<n6^^^Kmt_d1G;yA4u?aq1ssaufyr6C<Gf?ngp7n*eP5Y_(mL=L
zLOHgCT77q!gKg?UMYV0>%pqx6<XlCXL%lvUIcp;1J_K^&ML6IH=da~X*n*F9_X2nP
zh>6r28^ZVOv<%OJ)QlAP0wkCTo&+o44fq27Ktdo8NDKr6NeRh;RDMU(sQ?GVGZ$WB
zUFx~U9G<!0gv^CSAbBut4j{C!V**qif?po$^A<h{{a_m2WX|DTutBLCA}p|v^|u9J
z_6H)UqWGPN-$tNRBPhTYoA|*ADprDm*c@Q&Unp`33a~{}RP4#|VwqWh4X4*7nsM+`
zc=9B@i;CiR&@4>vfnyIi$b28TC%J4Su>J#xB$t)q_^`u2QpYFa_?VwjWs01*@DK?u
z3Z44n)Md~;1bs#^`Z(38HA`zjYv$WKtyzlJnuX%DW{JCqDdCR`8BvmxZc@*k6qhq9
zRKO{Ow}B@hUh}v;XxqZuMR~CUDy<dZO+x<zAwKtgLWm*rcfs)rtZ>@qkWTFa`3eQ^
zCpfhW%s)nOx0Z|-h1#K60_O=_DDV!R54X%O3Gun|Ua7~ygxCz@5^(Ziy31*iOsd(q
zd)z9d0%l6mJiI}F7!}gPJQF(S8G$bg<VP6N)kR1%)JGntJGYzud-CI=sTKgDh~aeS
z?f{%B6nElW*-}D}a_WpE^0ih~!q2oUt53&S$*n4R8CQ;KCU<hHN_t^3Dt1;x3iJeY
z7C!~wb$hvm0WWs(Ed(EIK;zO8F246Mkg1M!r%}Sker8&Rfm@)C?41^U5>RLH`@m<<
zt2UoLE_3lc2tHIXF4egB9tGdZIIj5ij=@m=t_41Kdq?BO;%($ki$QRbn{Wpm?`8si
z6*hEPBz49B<aK9%@R7xYIVVn4axnPx9f{$t68Y}KhRa@SQw*aNe0af&OItv3*6%v-
zy%5KRg}+^VWvJYHE%3eM;w!}<-q`}5Tg5N}?-$R3kL}%^N`*@l^ld@jx1c%uZz%ZK
z50uAymx;Jrr7|3Re6YKdTcvU)`1JK)e=|{@Tct7`e5b42*qyt*&w_6VSXe(CsziBi
zzMaU_*H@2g^0`$nIa$&6a`t5+pIi0P6?|GAZUL3Z=T^N8cF1Es6JZd#m!U&#Ws2JG
zS@$xy)w-8aI4M%Q?&U`t51|5=CpumH@9AEKqVa5h0k-|FdpWmw;C^s+{!!>&T7K0;
zgZEAKGP3{vSG}mK((dfsu6k)#z5D>-?c;rD{_D=p>XW2BH`^Z1?Wz|?e1l)(@o4`z
z+rO$8`vQEgsuyv8_IdfG#k&l<R;yn4Q+(f4FWUF{5i=#X=RqMf51N&SJk}LfX3k#f
zW!|&(GVxz^L<@s+7|_Br(n&gA3p4z`p@j)Wv@p~E|I)(P!}TYvh1rKYj<3r)@mJ?=
zv@jf$ZPdc>=8Mz9BxO8_6P06gYGG_@tQICIM9x*@jMc*MgKE1LW?{P)re?;hIL}?j
zTfp8wg!WDgW1FD2YhnJEv@o0&nUsE_T??c7BDxz8J&ZZR1is(3Fs*S|IRJ0Ot<l0v
zY^4@vK`XT|@8Og9L+k`sa%*8$<Dp#O;Ne$krjxKai~k0E_RGD>jvTwSFi(I_f33DT
z?R||)-ZS7^>12>&x7O+OR%&4;wo(i8Mk}>22S6L5zxwY^3o{UW`m6fxv@j=tuQghj
zo50r^ElgD_wJ;~NQVTP>m0FlAXeIi#aNWKI&8dYc1s}Brd(y%j55CrDVa^7hz8>sv
zCdzkfVa@~J=_)sN=hm)l1K$v^>`4og2*rfHzIt5qylyQ_H}L89?oJES#~}~5fJ!Xq
z*1`;T$YVYeA+#{X{RX#53o~e-&Aw+37@icVT?^B$g~2fRpZ9<{w}0{fuUeR0c)*~=
z`=o{$G4z-pKn=so(yoSSSHrZcVg8rZFluscSHqk?cXIVCSn@|aU>G9l2T{YQ3$XWJ
zz@i$K$l|jSPWlA4U<r0n7L}6_@qc;KOrfo8D3yDc_GL?q;|nouppT_z(}-)+d{2*L
zBTm7BGbu+GXk+rJjp<(uZOr2y>so4K#4F}Sw^z)IF<vom?n(QCr|bu&bz95Ym;Z_n
z%>TdI7d1+M+S-@BztIZ#b50U}ZSGF{f<d_}?aMPL${))v9~j<zEofi1fU_K1toDUe
zxAuj!7PK!kr*GH3v}<3gcCCHc`&$A-&amRNFYkgH@qr<tePA9@$F>j51sIp@J}~Hl
z{~;e3^@|uyZr8rF`@rA<)=KRQePHfUvju02XmV>`R^Xvr5Y1L!qlun`%~|}{;A@Tc
z<stCtuhb5)MvY6}<KSEAWRPRG_GMfvwJ#^OQv339E445A(1Pf%{kzk?911@Db$)l+
zm!rYg8tuys;A@TcWpXREFGsgh`!ceX+LvT#E&8@_-M$6QseL&Nd|Df^J0BQoX<DOw
zDFdIr9_()>%6DsDYQT58%8lK<0n}N)=fTGp$~|dcOoz5ak87USt$pd}(3b2@`$8>^
z9xu2BRH8h$_GPF;9`l(9seKtJ>XcX?m?164{u?rIkSJ^RtbMu3z7i4bOIJ<-?dy;2
z@Ab#j#dYqS6R+3UvGXisMrr#y;$K!9BmQN&BK{>CA37St2!P+j;8-Uh+8F3~{6<y`
z-pM!sI7zgH-JhN=wpHQx9ntT<<mBQuwN+L-ZT&dr2;5iNf8>7Eq^QnsSE95lQGQxV
zlybZ=v<L3f>xJ#hGGg}ZYwJ(0vf7sriz-n5jOX5dR-o9O-`2;2ezP^KsA43dJBhfk
z&??dQ8|?fD+()E^z<rjjX|bwnW}IEX9oB5|oeSQ~k=TW@CSxC~R>_Wu=%+A;T1DYb
zwMqw^Kn3)BP&u`9K!c%1dCGQb=@40L%ntWQW~Fm^SLs|j*gBUTw$4Q{J7NKndC&j|
z`@~G?-t(Xi=ML%*WUYmGbD23E+>hZ%SU^<3_)a`tK6~K84S@%)LTJFi3S)(LN%9)w
z&{<8M>yqk&%MzCx-4j+KOk203&#KD{)+aSQ6}~tO`PUl--g~WQ6A%vYu%?6tv%a_C
zUtz5=x}AI0#ytNjqsPl<B^l#O-^|?H$-2K`gtuvP&Xc8^tuvByORf4brJFN<mg{e*
z%k$R{x&LzH?#%hRbf;C4oKWh$(|XQ>*EFM`;H-J2TXO1hPaE!CZ*9FTuW#M2@~j54
zaa0#`*$dmORn~RnHF~^v)`Zgcb9&~UF#Nrwu-98!aQ`Kc_+CzP>3fjqEwvhhb%_mL
zY;}2w^#=9^0^F5!@zgKhmT+UBF?rQEV@a-YNT;TC3Cq)bP1cg6y1KljdE*fDZCxO(
z$>{OqSxI%C9#5S$y3UK^E9?9?eyJ`{6eu3o<saKpH+=SJ?a%mD$<^78MJOWug3RA@
zDkhxgR%RpZVR5!+OpkG^i6zBum}dUoV+V#?A%Wo%{3+u?hd<@Ba##D#&$=U+7l{t{
zfq8B4^rc0KU7zY+UGQWuW%%d|bN#-N$Au2$LT<A@S-EZU!2y5PO_#j0<)uTD3$_O5
zSmz)(TZa+<%I*>H`~2(A@?EfS*`diQblWtm6nUGCerF<Zn>QF5de^DV46_zYL5Q~b
z4A?egqBWnP+T1WWXMBBPaI|F}{Owq?e0v{{k%$%JR_9v&EVW|X4Y}EG`BOSCz-nB+
z&a3?MQ~M+a=ld>5J9(_Rh}?nJayOZ6V7~@e!((hk-|ywJbfq;jD<^%=VQS;NzU>*%
zUgPpAYZt3wVt{c(VVGG%Q+=VXz7Cyz-GaW16f8=o!pwbO9@Z-di`8}ZB@D_-!YXx^
z^}JP#b?bcD$w|HhEMI5cw_tD|mGQL21?{348yECDF((~C=FaJ8b;wUvJioS%cJd(e
z=>`4lICG^PF-CGjoqMS`ah5fo5#|_xZazcG#UJ!SrOjL{EM%J5R^)-QzZT2ehX)FO
z=IO+5B342!>g%3JIe(f%9ns`ijM3zV+0o?AL`jJzcUXE>6R-t}qN2$io}TqMu+^kE
z9IcMX=)}QF6-y+V+)<%yvQh;jG!;#*B&6ceSzu3`#(;2!IXo@14rm8Ovctg*@6d^)
zQ6#BIY~bp407;CHlz6sq9a2QnYLZl7x)EvVzXGy}1QkTCG?c+gyk-*+imkMRI{n9r
zfDm$}dHH1Mg3*~+iwJV1-MSM$g1BRyz>#(X84M;8Kkn#^95y<r!^a)nsjI?k<{-G-
zF=^?1Vka#|3C^J9*k)o&W*;#~RLXNWNM&$4E&^DNjoGOSL3q<aNNWa?_IK=%lAaf7
zi-25%Errr-NqF)oNjfX_S&^g(v66BuyI#D$&Dd1EZb1=SS_fpaUOGFKBcJusgcxaU
zTfy*Ph|!5-4+|Gw;=R<m%yT)`Fr1G#cEdAgc-CYtz_LD1J^jqHMd01#iiY?qJDi^%
ze~4IhA-+l~?UAuCi!i{NA%-0x7kEPqyXVvaU%j~8At76cW3WV1cN}89K>|B_+0<wz
zf}W}Dv5xHW`0R0x>`BgS)&|QU68P1*mxT#=qG;l$cv2C|Ytv$#jVeVrq=X~H-66;u
zjST_T2+Gyr7=nAS*?XSEA%$nL8#A7O101V25^&sNCD)OJcA;@NQi%r~vp6*YbEAor
zyRjk27(s02;h=DQGT0blZ0-P|Fut6mL4a%vYeLA{pm_xE37IffPCrn{j6Nn{Cdx;8
zt_U=q9BWv{*CB)qyF(@r{0AG#P9Q8$T{nRs_I%~YWS2Smm4cfUX#(~teTO~AC-!FP
zut_J+s%)i2;rN<4Gb<`5#jnv2=PkJpPbSvO3ULjwva<2xhfgp(Yy6!H4E|2>q{Hlu
z_(6vdO`kP+HnAbYIG1LyXEOecU2yv3d4}f}e|FBl6jn9E@T?OI1S8$GdL`~o7lrFt
zrr2v&!tJs+L_8x2A=)tO5)_B*H6yc}3tMKlu(0J`hJ(x03tM)GTi7yb7YkeNF*aOi
z7wcQLE@oWX0JV~*J*Q#5*oJ=O`ia{G4)fUfkpfQ>c&5N}1kMn+MBr5dZxyIQph4~f
zf^QPY^$&Tz*97hm_)me%<K`E*O6v7nLMWk{385@h_bTwu1^-I&y&PW14-g`MPoeD8
ztqlI-gx|eLXSK+ymHfqm)0da>mkWNq;I|5Xhu{wg&es$2KP~w4f^Qf6b-~{koG&Zn
z|4wks84Aa0+Nym80uL29h!8J;r2>COi1MQaKUp9{iK#_L1*(vCD0hkA%LHC8@Fsy9
z1U@EktH9q0d{f|G2yx!`1pk}B{|HRtb;bEY0@v}nB}<4r=%Lrk_3TB6%`iHG^IpJ~
z-f5Y?E87m|jH-EXA~m}9e~7#Xc_xgjrv$z%@DqVw3smD9dh4~s@u*NW#eM0f|DO5i
z36&3sA~EZn0*y(0^0kyOobUn=P2`(OqATGNN&nj!4dCH(ie>QvrV^iQm`P*g@jhpu
z8+UTAZ~8d|wI&o?mxR`>Z#oiutqBEpC&uR6E!1xmDoir_muV?Fz&V2Ku^4aL@p}v@
z`x$JP)5mVl+E>7*W!s$gz6QWqo!7y~r=U9(yZFw=dlu&&cRIqw_YDRL?;v+t?BdJ7
zg*?N}1pF#&=(0%SI+?ug><_-`G4Zu?4K^p=LI)pi1C_{kA2w8{)}|Q7)!-Ya5eM9Y
zV`uaJ0zN)V+{xYE6&+j!rNB!r@(R2O9PT`U@Vx=(Y{&0maBwru%Tr@|Qi<*0ee5h=
zg8_b!ogK6P7MN3BBluXJ@>o?S;;9hkly?jG@>Fi@&b_|rW8l-*165Ut^4zu^zXjjv
zlJ5lW_8y3nmVklvLzk;Wd2YV5!N>EF54WC5<a670ECwIx<ipTbiMV@x)5{(5IQKA-
zk2V{FVV)65k#$RVWwTM#Z;;KrXPb@FJE`+TY&Hsb3EFKo_P5PO;mpeF!r7JcW~<(h
z**R~4@5_2)c0_2vSm8JuW60g+z<HzI;lSxZ`%ny?p&sX&WMSa*^;svzko${902xE>
zZ!vgM%#zBCA(s-V8~Oc4rx?7Gaj*mDZ9W7zN%OGVuht#PM7xdF9X+QO_U~sDR!yE+
zHg{TOS-5iY)XJGdjh<7D!l{*0=A2zNdCHWTm2>|~HXdbVlPf1rsVb|UKBqeVWpW=~
zXGabgynhWocs<$;KH3dF+6_Kh`Hky)R)MuCo|CN*tEib?TUA{-GZG+fpA0_Kglrpp
zyys~*_=p;O+>b}0{i|#LeFfb|hou$_K5P>X@5!jVuO2)97Sl(>|GXLHR!j*ob{=Vi
zz!VB`A8X=~{;25)8K*FZiHE|SCLS3sD~=3p#Q~EKc+O_nRvgdRRve01S#fMruCioS
zRvd3DD~=4?isK89vf{{af2fICao{2Qck!J4`oVfwa0FL)Rv5jkC7~OQLyT?LH2YSj
z)F&@XTAsKfxxoq>`N{Pu4O_#PhCL15de4nUfzd7TCZq49rbJkDbTJZ^2d?w4Oog?D
zx4{c;Z+)P_2ye+b=NN12`#Jy0DKPpN=Nyy#0%Ou`PCL#B!9HV9r)!6QmUH<CPt(^q
zhn;v#Ns+Mw{INVn$Ex9hRT=q#<y&)>jj)=Y%PAf`vczci8mYA4s5h4t7;on!tjY+#
zl0(_XDswgMK3Ef2nB*ta`y0IFejNGhEm&??_4jN`SmnP_m*zR$WqXy|HB4#@lqaEN
z5^O$<d{4a(<$d)=)7%deR|gwItCrLD<KPZWtCa1BH=JB<<R|9S_G48bsmTf_m5&UM
zF26W@W%*O#m&!v$A=rF;u`PYWXO9_AAlevz_A9%OQ$5B|jv?ae$61>UKYn9+j7Mqs
zas4#&PBHvg9yR<J^coF6dJR#AAGwz4JKw*!^DWl1F#H((DGfi05@Gm})c@YQ{^1`m
z_CuO|B=miK+WLUM`DOo^7krv9Wa6n;W*!hc&#H!TN7kf2-~Yyek1nblx;}W0bqpv+
z9QEz4tUV5T*tYg?!{D5wzeo&@v8_E8Y|r=L3$tbXvDoqshP8*sdbK$Ft;FCWujw!7
zyl|{}yGa(Bc<h2@3VP0CJjTx3`|yF^^E0ZYw^}TLW1DHb=iz-R(MfHO>McVt7Wl)Q
zCK^LvqLHmkG}3Gn4Kou46wjK6b<4@f$>`uqIJ%oMve@C7ZbueGD8_}o73uGu(==(>
z!hYxWN=Cuzj#k!z$7T$qX~i)ett0YXwih|t_9FhEn{9jHgY5-Ish->So9)Hk&+YsX
zrW3zeSP5sKzV7LdK8WTJhwTN6(e`3!@7~X#6fT0cy%?6B^*dmvDvGkbfHlUWz|JGZ
zVS90SMkhMGTn}=@_TtD;Hd&vD(v<DRQK4Lt`NLG(UX-L|@=-(8N#Zoys-mPrCz9wq
zplvTox*b3ge{pKti;_c%NaAMOUJOr5zX-@o5|r)5h)@R4w!tRA_F_Z_b$Y5j5^G_5
zF(NOY4BsdmwihG1btj&Sj&s^xl-doX_99|?F)|~EjgHt}jO^5vc+yc|x)m~R$F>n$
z@{`!rfoLSrc7s_9ur0x+vKpAxHuHr7Rl?r!^1)!?65plX%dE>)5XN&n8#Ct@A$ylL
z3;2|#zW!$XfVK;{d@G{f3N{LVR0pg&>=LpZtuYFKK+Q~GXD^$C!$>N?5w!9IlFiW>
zNd-89dY?eDC*UxWSOe(H3HY%UdhakHS)+-che?H9!iL2<+oAd9yADe@>=JsT$cfk>
zn}C-WDt>~Gu-SXN$V7!>$B&OL67%e$69{5!#gRl|(CHJzW)1;`C-xg-R(Qv*@bdU;
zY-nIPVRuwl=kYkUbU$#Aq6{%`tP&M5c9SMJq?J%whHCr-f>=R?kuoQ<3^P%KV{xd`
zA=uj@$2mlfq{xsGIgTJ!WGXTXu%TxO2G}A;6HdeiGC^z^edFmCqnt|Y)Fs&b#>5rg
zQ&!k7>A<PWwUHm~8+%F<>R3@-Ra>UsZEMOni(6}bT@F#RpC@&mVcq0QRB>MM@!n;2
zfXUiLq2WQq0wLtIHc0>etPRq%wL!-BXKjF$ddy5KFf8q`w4rIAoS1f0vK>vcb=C%I
z(xW<<-$|*y)Mf@sZ4JB_b1~`13RLQ9;H!k6LxpP8W<oq;-xHkAF5+JauGId(mD(Tt
zO6?E4E5|SJzJ$R03$E1uz?Iq``KL+#nUb&6{>bO_$?{6=5By@mmka;(g5N5*Qu~8n
zsr|vfN%EE2AGlKcBY(T_zb^So?T>t=_DBAAl8^gYonNW_kzYU@5cbDPZLZY*nA()t
z2Fi^T`dEQV?GO4o_7n71yj4B8$Ja~$^&-S(7?S|*1#Ic{h53AZd7w<pB_u&^Vdqq!
zc{tbds_thsJI2-HJQMokMS*JEghZX5F0}@qoBo2-P}LYUMZ;9<_-Ld#LN#Cz59@k?
z&k5u>Bi)@id$*Lpj$Vi+^35R8mCyv~RXbxHcuKIbtUeu@6{l{02bY2iZn+b*eVD7G
zsW0Z+)~MUhfG&??!kvmiaLT(7e63Npb18+5&VnL%l*nWMGjSnn=Sb4eij$D%ES`xm
ztn*k-AD6lKa=?cw#-$n;Ul;Hl;XHwqaJTmi+%wZ!;B%{=w_qUgPI4#y?sgW>$3-3E
zW&(Z{Hgs7eO$Q&ZJ4N!*%oM;Dr)~$IzB6&Vt3<y0uwe|<+7!dM4t(P@;(%Ll?5y91
z;G@ZpJGt9?L$*D)yZK%M!6`4?0ddfs1S#+aptHRf;W>FT_;_ku8kN|NPp~<QckkFb
zb^B=Wu{`CW3MvtItJ^1lFHiEFz^!ht1)shi>~AK@D?;U*^{WHl=_)sN=Wg#C;Oh+*
z)^B&}c2B41_0{8==XI;wJAsdM%EL6K5^=Y>y}Lsm=N=~V@duUjdJF?!0qB&+d?rFZ
zC90>-Dx227Utvw(f`UD2<p&HN*jlap&+Q8l(aLvW&$esje?(gOi5LOV(Y|9RpO!jV
z7$37V0%&30y2ycZ{9Nk5sfEAZfph#dI&f;$?~1`Q)USL^q89#1jQ~>XzAXk%QvN8K
zM6LS{jVOM<vdPvY%jjsNMH{D{zIiUZj|(3JoTRHT)qdYvd3~2vz>J!j^;zf7nq4`4
zR?nW(Yo^Yrt~8V(#SpDwpEeVVpBE1>dd}Xn9=>>}E>&GqQ5+FbHDg-M;7Cr@jLKqL
zr!PAEYEp`IKADUAYm9k=G%|g11#|liM8$2*`?SeZr$!N~;UhV-=1g(UDTdKj?^?&=
z3rF|={-cRTu0p#GzFi0Z)6&878@k6BhrPLXnu@*mDE*%G8~+U*eB{PAY~A~H-ge!4
zRQDdnQ_ubh_Pu_|i*|Zj9|QWG*Jx>xg=y6_a5VCIz5K}RI}tnoZ%iK%|C4cA_ar{_
zL&@Az(LP~v?JUF7!${faRI@9rw5D>}G-d{pDa)Kb2gk`qYDB}n+Dz%#;~<4ACAz)d
zbgHV3BK!(V8(8TbQ}tVQL}QNEYvWDRT3z7FH9mWA&4wOpM}|{ZUK&ok?&)ySb-pF3
z4fh(GI~rY$LStL_?S$*^N!XZ{as54k;PvUtLd(-u1XiY8mt3C?t#~r@%7FRl^~u;L
z*9X=lt~I&^mEQf@=H`TM+dmF}7N$1atiLO~K^+<ORpDB7lwkA;7umFK<QZxxy?3MH
zxA#V9P-x(kKvh$3yntmJW;kzIak%rc;o(lp&JA~5c40Vo*?r-hWn01>mhA{<FAEJy
zFhYZegtO|4!kP8+!d884*i*kLY}RiG8};8vUHtWCqtU>#`0A}jk2><!XEkQ3Bdfkc
zW41c-)aN$ls3Wt!Q)5SUWYp(1cD89oL0o-3s@9g;d)3~j_I{g!)(kO1Mbo>i+U7I5
z85uXFG}I-eG$lv+p_`KEH3sD$n!gwt_HIU6gIS)2zD=tSp}$$@P-9|#Xjymke0Lmm
zUzTK_#|Ye5kRPZ|TpNTf!|bN76Asv35bmSonTFlVMdjrYihTuY%WsZQHYn*E%9|sU
z&lKge^3Z_Lpm~AgnvD8x;lbhFN~V3Sq7u(lyis}gxuorI$SQyoyJq_$#efZiQUBmJ
zs{sAj7$`|@if?bv{6Xl)&$lIjHv#qzw|x+}F=b6^Lsge60*5!PNLZbg)O0}DS6&%D
zy8IX6OUvI6Kh4$_oq@hz9yqwEN7yQ_2$%jp_O1l5it1|5ym?z*miMxeg@7T1MO0*y
z#RUTa1w~}Xg_^Jg6U&l9Kx7ecD=O81Xv3mXwQ4Q3O6zVFR4Q7vpkm#MXsuhdZnd^*
z>;HXs&V6rY65xfUKdrgRn{Up!=bpK9=gxZWxu^2x>WeG?RQ-5mdn48})~yXnOsF1I
zxvu(>%Gax(s3fnb+TV!hl`Ar+dsN#Owp%5UvcR@>)n;XB8$*q=Xv47-NCDHZmSG%(
z{x$I2S8owq`fgLJd!0h#Z49FLt%b#1)g~rs!B~Wlwc$M@w~OTuqy{qw&F*&hk>Bgd
z5fm4+{z=ZW!Hm{*k*!8>;h-BW^H29QtS{Nz?y*QHl5LqCYpOcuEzNn3f06Xi-#@hK
z&R&qW^wfd;oAI<&he<Gmip=r#{QHLy|LIp+f$@FwmPRi8@lX1%JEz->wr5;9to($L
zk<`dxmf7La@yl~BzG6c`o&GfpjpVl9WYv}pu=$Ik1$F#gv4PyY^Ss>1^!A$~0edUC
z7o+r|_M46#7kO~8wR|y#as0y=_7UoSnB^<|{-hoGUAl$%7g-P~7(CRPciK+P8TF1e
zFYi1}F>iNNq-NAR5r6MntU$k?=XZ%*ICyAE<jTcI{BsfxiO-nM<FaqhK!Zk)n6O)~
zS@-9V$%Z|;;#%Ao<D)BH^koEc3UdS5d4Vj9c*su8Xoo=(=9wpEWm#r+mp~{zEiLUn
zu<F`l9bZbiaXn(Mho=PsC03vls1pN$HXXZmEGa^%j-dOd@$ZBzNY@r9x@TI?w7!aF
z>As+BS`<(;A7d|;FD^j)msmb*Jdl=~o7)b|d7Kpk>m9kyi7_<4iFL^2TY)wZ!g!55
zbYRmg!84{j4IIeP8vFS)z?X8J_^HbZbwEA!t(JFK^Lby8mQXuUp2IU<@D&$t0;?Z>
zGB?JHzTEt+Ao=|xTsx|2s$uQ`>t2v^73*|P1M!lu_*ElZJD9Uw{6SchbdKYA*_Ty#
zB(_X*M0_B}tG=893cjnD@^oRo=F2H0w=={Ob8F1N_Fnhpv}F#zV`CJCVgAvVlS>Al
z&QfY8kx`(^ZX^SbC+1FHb`GCa)UXUSi^dzi>|AnQrAU=wzTwNyC*2-xm2$pe?($`4
zlP)8zpNGsheOdXe|7ddcoEUHUvhv8JYjAw<##_F^!^mvjxQliyAc@BXb457EU7TY*
zZti{Hh5BBKkGASNXQplI;b)!y*d!7;JSna~^)V1*naLIIi+3OfO-~s0KyY?hd+(1`
znIj3z#K?h%X;O$MJAafT|NbWOM?3O=9nYr?#;(wcxIXf1o#S+wc%DH6gPl2s@HZT1
zRH$JwS9+m#7&1YarB+81s2*Icf|d-~jdk&A@T;$_bp+w>w$|GhbHy${LYL>to%mti
z2EvPKbp)XfT@3R?5EiP{5rl1Obu7VC6WT&-);O%Ggr1=*cT2o-th&9$kpx@!7{X;r
z_ejEewK|4CyD!G85U4(p$az|2jv%-*H3$2pOXOh1Zk4f)w%(xHnkH6=65M(!QOK_C
z7{cq=kiG1RwnXy~Sjt|uRcb~N+-jN}#NZsekbdCCE~M(Q3mJ{ZE?A|86;6%z$N9V0
z$q||}ECF_m$D|2<E4WfnnU!G&d7d=7`%6U7e-`?Ep*fU>`QHegik2qL56F~nD>TOd
zk>-bD=F>x(^r=GAJVSb-&{aY&5LyjCK>l)}>m~nsp?@OuokH_MPkoz&enM!T0o?wJ
zLhlm#ZK3}z^jAWsvZHW+h|pIo^cwCjj)(GE$2<2;(hhBj_`!$_;3Kf}K1)6?EF6fS
zjg|U|!P)b)3}5E|1H%Z=57cqbum@Cfki&f0vZ@Kr3$RqJrvMpAVTRy5!HWc!5pk=z
zN^q4R+l%~9h$#P+pc+m9n&wFI^99*oNb`<KWWOQyCqmC4K@MLbJwkAt-~>TF_cEVP
z0>mqb(8K;in*D{t8Q4F_XMZ5RC;6WV&Hg}nKaMK%(}<v33C*drNcR$&!%;|cI11%Y
z5qgZ!9GA&_4k2JZXB8nmU+5)5Um<k8&})QVFZ3Nk(^Sp!+k}2uXf(4c^>R@O0=tJ>
zSRzqw2AQ73M+m5nr<)*Ch9Apf^C}T(%5~~{3x&#?(B~bd!Fc1P&Vsf|qZH^YJ`~S1
z9VO2R-92(MA=lJ!1g{zYcR07FIX56mhl)O)2TXm?0M0X2x5eqma~6Lb=Mo=!bkge;
zU^wNTgq&_SElZr~k^2MW);SA`uy=oFLs>GzG+sfU;}y!Ac)xdU=35-dkzOIt%ke{#
z#S@>}xF1xBs;Y#`N~2*Km5}QUKIL#(Rf%$U<A=juYjg1E47pL7aNuUFJL~r<<bL18
zemvum`x%B+yz0=SSIKkk$HllTpMecf<(`ILyoO;5C0dCCd0lhr`xoT6f7FMOA}W#Q
z_0G8;fx_g5U$ldqZfERLTwgbjzV47aOY)uYDhOx&u7sSv6RFn(<g<R>VHGz+PVWcr
zN=&4^!zz9bIbA<qE0`$f9aixW<nEGoW<C=UvmNy4)*Y|^I_+&-Mem-yy4kXOpY7lY
zdw@xNTtzVtLCd&`Lug#Z+2{g^)8f-_f53hriQ_8xxS<orRs2vB3d6<~4w~aC);ef*
zd_Jz}#Muq*)CADNEAc}vI%I5h(b?)TShG0J;%!X;8LQ&&E;=34(j^$2-5}FN7ph_M
zS^`fYMi1muq!_=0F^-~UMopa>vUK1FQ~W<qYB0TO`s8V|?6~0kUZ(fd*q?zEC-p8r
z;FB6SE7vlk!Q=@oqbdHoMpN)<+GmWz(%d&o!gqc&g}yYwGu0kaF|uVuMPfw73f%wf
zx1|F<qQcSe2WMCXzgqdv$D+{;26JcDOu^T?zz);0Cq78086%d#rE_#e^daZy3PmMG
zS7cDX9$k@${Jma{uF%1~w|IklZ*c|pzTXb+ofvwt(H?pc)8DCFLoeQyp%=CH_>DG(
z|As(AyCpYOhV#qXCc=EbQ(3Fc!Dh^-97a%0B);?bHgK^X3#O5#v7-Pn7koxwUgosJ
z@uFxl;gN^1qleFk!H#zARI`<B2VS8(>H|Sv#nmO#f`y02=qR6aez2<ImBXG$iOg#|
zWu%$0qn+)_{&`WRm7xL`d|VVr$^A00Fc@xqN=jr=<x8Jn+dg~x<$b$m?b-U-tYKM+
zc8))a+2&IFDllReMzv0^tC(Fkt7gWzm^sCF|5sPP8^F78+?0w~0#=8tEWa<^b~?AL
z#dJdtr1{N&6${`XuszSkL6Gz4K-(hs_dF_QUy#I?L@Rh6D(h_+!|W5xwR;j|it!7<
zDA~8LaFdV>=dDI1nf=nTcp^zKZ*4F<Hk!-l`5`P>JGyRS9jtoCMRUljB9C^!<I~ki
z^&`>__wp0ca!!WAJHSq<!OD89@UsTqT8#)Ti;>5;cn%As&iG+!iEk~#w=g3M5$cSP
z8S;g!us@908R1Yk98L*G!l|LOaE5+qXSrhh;`6{?Wp)F(TmNai9jI?m_--?xHw4vy
zV#7QVtK~hqcJF2ca9_ogaz~xk%?PH2PD?S<O-$|V&o>LqLaVLsNE2To42+*POsFt?
zKEE0EMSK}%4t9@c2Y-tc7TfE5jgKdOtATBfz)##TWf6+;b0;<u+@T4@?i^6IlF<a(
zx?s5>6yujji7kw4yai?!<A<8)5-(%rP`+KHzJ?0o<z#kMoe>_=p^N!P(D6{+By_0m
zU25G9)ji$>VZdM3;dnX}2PEX-(5tqQkqX~)BKDNu8BSYOv<X{PAZiT7XDRd)E8HQR
zof^w4&l_Fv(QurVKFvcf3dZu@8J_p<@R;PKYg<*Uk*z9aH?w*N8@bVz<=In@r#8y5
z9c*n&2|fz_4oyKT$nOPl7g024VIcp<!he#8k6W)2(N%T|{jtyi%7dRmgdFZfil&Pb
zX*xA9|0to$gr=>5`E)a+&F3t^3c)FYH*!1pICe7;9}jPn?Y1Z4XBgjyByWg~E_KXQ
zrWTwy`g5G_*Tu|~q-C%bwd)7jzZ8wn53_8PM+Bc1R0cutRpUqP;3&@No4tH>aB#5H
z9sp59`QhUGt!mU(KpH~4sh5`_G+NSSV4z&G1`B>HMHTiqjWefd=YjX8)?hf<t#I)<
zoXR|@6tq+B#87euiz>)f+P%f4(QB~Sf)07Da|0qhRJN;b7Fa(E9ky8V2wL^&Sa%km
z4>|ifY76UiufgI%$f1gj(oAri`Ywgsszy@qclXE@pez5a2|4fn!qTozAFrs_U@;G8
z(8*pQ(97{dlf~1ckmDVW?ZLYh6S{jNgT?P1XC%72N|fVyfx}*Fb1+s3a`BszW&$_k
z=WLfg==i^J<m*-M{{9Veuj@<)K7)0qzHQivZyou1l@~$h{{9~4)>iPizk4!l{1^`!
zowO1MeuZ_XzDFR(cA!3<yG*3LhK=7sj(2%)^7@s&1vz~@cm-slKCfZpGsvB#a@`B>
z{tm;p{=N`l{p`>Fwmz@iCCJoQT-~p^U9SOT9pv=>^6JY(+G_y0#i0+UfJ&6}8bBU)
z=wm(;5%!NBP1-;DH65Y5cdvfElC^)FlcP4%V*h}P;A}%p!fa2=TRUgc44Ws@^v;?%
z<6O7MM9s1##JA6>guZ_^ji+pfub|CKZno#MaexwM_jk|!(H%R_{qKz5L9>6@A$<<C
zGwC5=|8PH9GU(lYnLkb%aPZ6@>L|20leU;YTFf8coe7=e#!veiY@0tOw3t5<=8s?E
z_GiC)9USwA-S7w0{1Fe`&B2&n%ZHyYsa9k2$8liiWN@fe^5zff7xPC3tt@8k%-MCL
zt81nrcwYOM5rbt#1?}Fbf_BHSs|c<AkR7ypcjl5!UUSJNm$~FU+gy_PU^BaJ;*7~v
z70_+KIP#3`m%8*Wnn!{+gc`y(Y6HmtJjBokva0gdrJW|437<Jc)m3lC*a0NIpES!z
z(%Wa`z(}%gs#!=QN!V&oMv`FAH~%RZN%G=Gl4=@BI%TCq&JWIS{qRULD+xo%KU9q#
z<nquml-S+YHk8=cizEysn=vn;bu=v{D#|g!DZ{PHI+C^$Ykovgf$S_AOz6DD7`t-j
z9TbDfew=xH9M*|1l~!;mDx2t(uq3fVn*ALH6PBUD<ix_lZCK^IaKd0xmX^g+&totd
zkeW&3NF{!8gUP_u7<r4xqrs#+CBoD2r=%SQlR;@YJR`TLqVcoR9Bi{+20LX5^4DVp
zFYwBSuzz-x!=Obc?yAQzYW~Q*xJ98B>Ju40iwt1fh&`n%R+F%&6gAJH!fr)xCt^o?
zJ)g*md%d9eF$(q#LaACELvZ#0kVtGsSXu~;Gi@cK3B^ioEWs_u%o6<k#<=TaYOQfT
zISyk>qEh1<SBeLjJBa0h494ntWZ3sR*S=X|eu!S%Vu?W$_`;1XG1X`sT3|SG{y%An
zp?Qo(iL;6LDyc0nKOl_@<Xl1JJp}qj)*oN(ZYDNqnYjohHXygrH5I(wT4tQ*3oj;|
zSCrod*%bdfmYG8A(V=FUNye2V7Z;;sEHnM_*_Rh%Z}M6yra-Qek87Uf{c`^VI^?g=
zoxEu%7-X}jFrAN%>FhyTwbwFpBjoJss$EX6SAcYG=4Qz0FW9!Ez4TgU?tol_Q$W_e
z`#TU_`I{!>y!+c9ClpT~Z(0n7lf4ON2lvgJmV@E6EJR`X(3Sw+aF}rIX=Ir>408G4
zv)%S&nW4pH6lA<<GZ@bLT@JY~yh5P8`+FfOmyBiREIe9#+k`%^1>#KH!g=rHe(cFI
z(;XIrPEF|h3Or}~o#C)7?8!1y3Atn}GYcW7j|bbEiO0ihnOP3GvsA8o;oaYNAlDZn
z++VD!M15Ylwy;*{<E#5M<-C@e-jE}o`grwaBJH)z^mpjPDWDSNyq1}94t>mLBEmA$
zt9h20zCDw*%#6l1ky<P>EtVN{gG1Rfr8DYx@GLVb6wUvnWya%~!e|QnVVddDtxw;B
zXqw?+Xfe&Sm}Xi`Gv7tijJgQ7m}V}RJ8{}<48ZrR0r*c?#;tf;IH(`E_B{|AA0C^U
z@YD7+@pHs%Bf|`*Qi&U8UNF<?dzzD>JW%z(dQA5jeZX`?)l`(jA%%*yMTVm<y%w4H
z44~qpg8HcWK4GCjjLn!GWAiaP#-?^)dBkgxdBkOrd1H4L8Qf8Kn%1|wx5zkMR$44F
zbu}|*%r^Gjbp^)`4s8G37MXoN;rJM=6JI8qvdA#(;chH4&!Gt4fn63Eo_dWfG7mtk
z5<jO!hCHW5hNoc@78#zAkEx<AiwxO2z;3a~9HJH(MDi=a@p1Msdyq0Yhm1L9-%lRw
zg<&-^$Giq^+%blPc8uAm)@{ca8fjb1F=&GCqB(}|%t+eQqCXDmr!wdHqGejlF+5>l
zkBX;WSmPbQn|K%FCsdtof($?LvMj!2tHjU1{ABCY_ut?sb4L^V>ov#BL<2Z`kZz09
zvA@pZKZcw(!LU*Ey4M`TfNuJ;HRW`gi4~{5n;_SqGabmj?vy(=Npno^B+W7RCuxoe
z!7QRb|L@5hlLt9{M()WRb2Q|VF~=;0+-HvV(5qf^3}-w`#vF4xI&m`QnBhs9V>;qQ
zNX8s<8sx&LJp0q0%rRpjmy9{)2awapgYC^k{a$m-QphD^j(H7oeNmqE!>UTu=QYP<
zJIp7#UsKL&jyb|%KG~Bwrl&(6P63su&ufl3)uE61OhnEU*1I|On10>5cT3hDa}j-y
z9rl=(2yEie@*VY*$!_LMVQHS3!crwHx9U~6eWrV63JV&R<66%MY_?mzEsrab(aw=i
zx~qrgcv_v9KLj*cyKt{Q81|YOGZ6rh!4D7oOk)4fVcDkC%uR%4+ii?Cz5n}X#TnfD
zpjdHq<yx#bE%S>_p7!5m#rYl{M1010EX{ozg8rSKUo3I<%lu-$ZVB1uFymZ_+u}ho
z<2YJ=-^VE@3^n3d6SCrQ+c@=zpQCL9Tnlb#9JK9N@blBSbo$k#yQURWRKkjrMqOgX
zvDd3+RLwf~0s~GpHa)K!)^i*I-E4DCBB0x|%0%M`=q9s@#RIyjmT^rj_D9qDRl7hN
z<8wrH>u^I^b+kTI-=<+nbqbc7s?)IaFEeY(YNFTQW_(m|l#1|n>6_u}ZdDQ9Ze@hG
zm9c9wR;8{;zqak_l<M>~nU(2?GM2s~gvf4fSEp5{v}wD-l&E5<Dh^u6C^qc4Wp*^L
z)cTePaLGr2%h+oKxELb9A@*CFn2NYZ@25;0k<1mPhyYiLwbB)75?wBJ^|s<A0ZN!S
zCd7adTKC<I2$!+fh;T-A2(1@d5nesCZFq&T?Xq_=)}^j)vnF$5o7F=mMpsX1dsDc-
ziV>H-Ez}UGPOltXeOl$E)jz7-QvGaYtXr%*qr`>k>k%g|v?jYcwQ_Xzsg>7MUs?G=
z_3tWUJ!0K+QO3(lR<5k=j_sk9R!K=&5L>sP-Ds1dBE=n+@OtytW7a?CZzC@{>Wzg<
z<pM_vrmQ_p5%_PoYJI|JaSv6SFG#ew`<&6@`Va5-RoM-ekMZIT@1OH*e(_<C1=9}C
zj65qb<95ubon5lIWZJL~bDsTh*a3_j7fi3XG&uX2%_W-;X7spjKkG4}-?x!_7F$ag
zL2ik8>Y$@4EUVYqI*wfJEFC9K$C0ba*PJ~?j&tWlY6cID_y-NJ0w)jAapW#S9681n
z@)@&u#P;p!Y|k?(#{DlGcT(HL{A=8@<1-+>p@PX32C|C+Sw-;a^W~?e#j;gExiQ_c
zvf8D7Zy#dHbsEh`bo(4rE-#NYS%Ro?OU#m73$fvR*+)Af$aQwCHxW%vMW0LX+gO1T
zXJom_cpjFAmILja=xFMFdT8Mn2A%jJ&k9XNWwj%X*3KAg4(~)3VvM<+z78EWp-?~k
zB*xqu2o?7<$VrN&V$AIVi(ZIJ6-&jKdsA3HQ7jc>?k!<$Cd=WQ_$S1eqtBwUdFzQF
z|BM)ORQVZxDYbga$afH9j@)A)?v63{E@I3vhl*5;x%Uubj*K~qff#e|A;ugTkCH)G
z$@dXsj*nK)lc8eFeSjEq<h)A`W~2N7G3H2jLxVBK++Pr5j`V4y^&lMcL&TWlW-H0n
zG3Gu(j5#u|1v4IF?jyvQQx%j4IP<T*Y_);cSrkuk=EqW}OtgPW%?vW~ltj5Yik(sa
zWM{H$2U(qXI0s~3;0#SS!TM-#q3Q5tSA9vw=WO)_7+>h|(O<bXsxQ%4{KtGVi+FbJ
z#BLx&UA@T_?vvL!lV(L2;0Xg&_KGP)in^06IFexNSyAm27z6^&n*?Sfcw8bH9p&u&
z(T@DP=uV@OL#Jjblc-&0oGug3Q%(`1?5!+c%oRH>-3Y=~{7@0XHvCYL<%_w(S~*4<
z@Qb2UbXB|}>@4<1#}WqF<!@Qc6}$XMU5PPRp+NyteiDF6J7B$99Z$I3<`NiQ39<xR
z6BVd54ojQGHI--uk;<))S8fTI_7+DHY~5oB_JhYr!ZT`%V+e1n)sY11N+fb3syZVG
z?o7==U3CfCaO_qYLpauMmD?9{g^iD?QweT8%OPpkb_@YC1jzC{wdL^yma>;Ta5!iL
zw;Eb4>}`*9Y<r#Bc7Ii9B*9&%7=<px4~Lu35d!v-JsZr%9sC>!*d@jg-0B)lM~W#*
z)132={@2IMdj|XLL)&Z<)bo#SB@It3S|jP5x=ZMfh5lS<JUOZSAQAGpLaX^mL3bAV
zNXah~dXUg#g+5bg&MM07%@q1lp)VKuI-%DHeVfof7y5po9~Sy)p`R1_RiSqZ{ejSb
z6&hDbwSC4$Q~M)yfzVxqK2GpN;SUpfgwX2CANFIS&^NNZaAUZc2vg#1(vIzk_!-8z
zfDOP#4;#$nb+V~Id(Q5vWuW~(<h83h3+(7?xkcRVc)?<4QZ)hc2FO}h0vVW&w~YvH
zgnZ;CJ&%YRX1&mB1aA?%Q}EYB$UP{yN$|IVML2lW*HMt>W75Y8va^vMF39O3NKX<x
zj|ly>f^@kiy-@HX!DWJ139b^nmk53AbS%eC#{K+6_}>U$2iz;dp{9H(5%P@SNgC6k
zD7sAOAwrK5S_j&z6?(4ZFA@4Oq3eadPU!VQ-zxOILO(3@Z-stF=$C}%lNRguj?f<p
zorYt}`sNUk?@hhD4585s28zTJ<z|rSNqm69rsC-)$c(^`W%cHWXkwSX&rs;BCiJz2
zoRdAwpPV=K96Zr=L|Je04rf^lIiBd=<Q?Ae4K9dRJ1Zguh62gvdBb!i8eo^Bp|tAL
zk>@P_eVky}m3Y$Y6&|^nkjsfnC01s7<SvFB`?5EA_qQJ&Zs#>2=iT4C(MNb$^Cn&=
zoW=8VlMBpO134ads@&7?oeLn>P2_M5Rw<0--T0wdYi*8U{0wrVG~vL_Sa;U%YsghP
zj)xZI&C@A&Hm0TLBab(cheIDv#}pzcAPRCn_T(k~8+6=G@luJEudwRW_cr9Xf7FMn
zszf>i+i=$JL&zmFEGG;h-OhO8iR<Ha)u}HZa%V}t6TJI73vzt0W&LofsKokthud5M
zIlUjei!qV*dOxpp)K9%^iJW)1%}tQog$i@K)Wbx?Xq&#>ixVjxm#^RM=B4e49Hza;
z<?CdhXf58)hphK=C3--j7k~QgT+li(E+3r{bYfh-<(g0!Hm-KijLWy)LG!%4*+J9$
z`ByGF%h=?iL&mc%I@@^7MW-3>yXaKoYZslaLI7wM<MOpi>>RFkg+?a_jSI5T2Q*o{
zvmLb2G>)(;|Kl#uVhywd;Oy53n(l+TAG{GXi38H&4Bg@k{ogf=M!iHEXX7?*?wg^e
zWf%=dI3_LuGM1)gvRcPbn)`51v|peO_>_OHTLcD~?vrVXxA>;qqT}OfF5?a~V38Pf
zqg<v#amVOa;{p4ILM%UnOXtX%=qA(YA5AJTvL=K2wSTl)PmHXw^JHXAVs_e}x`O#V
z?e&Fz+T{!ViZ__weV$-`(uy)^Er#nFAIh+sJxBC2ii;;!PISffTZOj7-XQVSz{mGO
zAAL@l_F}Z}?K84rvR^aREVASJUFVAH*E&9B?G#Q~TY6sCdr~5E+dP<DY(GBQ`HV-o
z+_wweo-NY*<RI<syv_8I?ym#<Sr@`0tfsBCC#_v%Pg?8C&dSqa{(gXCBB$U%F$_B{
zfcta`I==<+z0(SE2!ZQ^t=@!T9v>{UyBGvnkn`7`(4oT?tQO;!@RshMmCqB=<1Kw+
zZtG1D8-iclTe>W_ki07LXp|k0ox>CHN2DD#;(=L()nMNNcFJt5uxImg3BEcQk%zc=
zl8YCxK<bQNvSw2KF@WW`PlsT@KUNEtPJX_KCw>Eh@rO{VR@F4L&ZB9IvXNkmA~epl
zm3RaGx#cL+Rw+>d{~BkKgPLHe(jT!r<nKADyHHDK)W5et$DNx=Xy@iXt99GC+5SG*
z67^3xH}7DJ;RE6;f@-c;&=oj4$zLb@?L>Updz*;P^q$cF6go<I@Uw}KYcDik@k#d-
zny>hzIevojG<=X&bIsz)HH9>=Mvx!jN#DZl;LF?XM0}atAlv0Nf_F-Lga~h!O<(jV
z5yX#^$LbG$x`#VY1}%e4{fA6d_i{^UiN^(hFUXHA<f|iq&)@4w<Km%e7;emehWR*R
zDj$d<YH#_~k1f~=c&JS<%cJj2t-)}zi*Xt1iv97XQjgqle7|)bNiE;qBUcBxD!a>Q
z5rtk8!7J#M4>>C$(nCcb+nH$<+Sa*Ut@?E2Ig39CIqXV2>2<G3<Ppf}PtkE<tjxsE
zsc#G98k_>M?%m(-p(}segq(MOC*Z8&C@XLBnnbqa3_95>1bR7sXtH?9M+elO>UrN{
zLbq)+!E9&9=`#}DT_wu#T*hIqwK;}S2D$j{Ni%_)@pD$Y9&*2N<m*-M{+@=)y{R)D
z$n(gluWM%0?dLTm9EC5KTTzzBA5Eze_u~Wnocg|i+>v&+Yxxx@XZy8-4Uy%kkLNBE
zX|L(zaLB=$&?tFB{|$zmJ|1juChGH=PUs<hmdbT6y!-o0$n}K?>xWg9sLw0+E;9A;
z)%}`sUK7i=kRzY^&}CI3?KQE4a6!}ha0<lbye5{zAgA>anTYUc?%Az3O(v4|YGdis
zyN4~hcN@!jwvnsF#_~UHW9g+jlii`Njj!`^m15lLpm{?7%t6!U@_>uZGJfl#L&gg(
zI@@)LvT$O2?8;B&cgJ|5$1@+qbfV3LBT#gr&4po?b)wDXcn6IuoeIB97EkSiYlE>P
zwKUTPQ#z$9KCg5|?8l0^Q>!Yft0qpVn$^!JonnaV{KQF<W>w8SWWofFs+wF=J7(gf
zX;mW;I;QcnDFezh`>WegQ;Ww`O|P9Wczll@y}BJ_%ZxfqEtZ)U%gle5Wo8kcBYejB
zSmFv9h+t`7Da((YFm`rT5);mTcPulLXHK6!b4EoSuTq?f)wlGf$KDHk<>S?A`oy~G
zIBRpiCNE&H8`$&MPHG7;XvF8SjiT$>?|28%YGdC+_vw={?(a=nZQ^kTe~QO|gu!NV
z^~70*84i#ee982G;>vZKbAq31b56z&A(kKg6_!qOPK*Ye(RCB+s^IbLS5(5B6Xhnv
zoD*ev*L1fTvDZv<R{XAt@-e$W+~$*G)5_-4%E;v8xP1|!aEqCd)Bf;GP%3)ieP%{}
zX_rhiAo8xW{8w1nc}iC0{?yDUXx}BXVsy>?sygFOX4dCsn-Z0+Cf5Cvnb8*6vyqF^
zk6W2pS$UbBbHfqB@KT@u`Vu%{e{#>BLKxmQn?Ve%A;lAo;`JBpx<~~xq{T(0fN3zK
zA-@KpNs#!S)GYf@f1gnV`_MHtW_vrN;nnXOxm~QrAq{6#yiz>luqWWp84I3&copqL
zb!{I=F0|plRLxlHL(xuTpDwnY$i7%55#Nw@B0Id{ZtX-_dCF20z+Hx;C*`z1c$T95
zIPLjduM=ONtq^Bw@bq0B>F_v*rHBRTOL%;T4m+_*GT}UTLRLP{ab+nAYtyXRKQnI=
z#47QF*P%My%@Z?Qk++CET8he|F`n<V1UbD42V@n}p>GS>iTI=Dz{~<(5ncv6a)lJ*
zTMSJbsWc#^KFNi=M0Lh`vIeBXAgdGi%^T@(++HFb;%kHYB8b`yVEKKCbVwr>-fRpL
zpRf#{&u@l(5g)(z$k~oo<5|z{rQ;lSv)A*9+^pA?j$htj)**CNt78b1bSE|<3`~T^
znYI!Y=deV{jU~9{C{v1`9p{j1jq}NI*qB(P7(c%;{`#<5a~Jue%ERKohdNA{j`!nK
zV$H0yU08|@DrHEAF6P&ued!g0jFcfgdyz=5D98G7$NyWc56AjRC%>f*YI?x1!pBCB
zi}s6tFg!XGU+0=~>q_xR`SQ`j14eg<N1YyDF%Y>uQmt@b2>7GMP<&7e0`N)7%rvcV
zhj4akEU!Fobiqf%apwCpFVoBl#`4}7p7-wXnB-+-n`U+@dSPZO)Np8SypA~S+90cY
z427@@Rw=Smqy3>S&{1tL)D_u|ojNhCEYFrrYm_rIR?I69PaB$mb`bH!SDT_{VFRS;
z^U}x^g)hZ#QyvQ5BZ5|@DA39j1<YnS@RcbFbSI&E5<x3d6!MiR3N(!ol%FX1RYK1o
z;)|pTa|m1_^reEgaQpb;dpi+*dV|!9S0A3P_%sele$H<CDoY8~254^_IVs~O+jS0U
z8GamPdss%mYU8)=^_f;th82nVt<)^5OUUXJ^jkf`ekAJzpY;=88rL@aqDmw!(@Kqj
zj;3Jom@i#1(<2}r_ob4+T3gHSj~^9fo<i$9&aDD}FZi0EGEbo^t|yHTNcw1c`Oh#P
zwO08+b&10Q*G<*Bg+O}l@Y|XXJ=dEO-`w0eXj-&HB2kV<%$rbkX<0kR>AAzJ9usz>
zNzWY`CB3ON7*6&$9I#}}RF~izct@`?(A_=y?tt7<yZgALy=IIf&||ZkkQ*xc*xpS2
z(QTZUSG#}V^E&dJ`!N@CI*;Y_dWA=BKIHW0e9GxG6Dv-AOCh&jXFAZkzwK}a*>C6$
zA*_1$w*+Sx&nItM42F|^C;Arm&6}2k;WV@S3vxW}Y(n0Un8Ns7kDpU69YXr-M3bvT
zIiA<(f3-HpFgiePgeDxg8SBpa&4JuM9Qk_HyT8+MPQ9r!9rz5^o%%STZqUgPS+6-}
z49=~Wk;nbrlbPyBoR~+74kvsC!r3loK#uJ|eS0!fRYEQqGu1-Kp=p#pwl@>?d(BkK
zA$N|-buYa8`vK(oLWK3xmlf*s%9Y?Y$?Z{2_iM^|%~Z!iPVX<ewo0VEW~zY>eZ2NC
zQO;|oIty}of0@rjgq5mivpj+N93$d;w^CJLn@BBIsunAi>IjFvmFfh?l?@j}^{hq~
z&+LP2rBVSn{)eqpDrBO=Ooi|dO+2SEC`5BVGdj&w0|p;#GZl|hi<zp$Ox0qhO2W9s
z(fC7Ws7Z^Bq%C3xa0vh8>9cEQSHSR8TQjX{77R@0655>B`s|FF$&+yninE^x@rty6
zW-4_Vx6M=&Tg+5O+)Ne31F!v#cQDOV`x(V5VTOuN)~hT|0sjU(1tfB{k&4{li>Ciw
zSFXoM^{JV`I9J8dA7SaTPCeqXPLXn0r>I+7r&!))or=X?@mQyFqN+gLI+btJ$~sk)
zuueU0Tc_fY9K`^IDl3B%tW}8Qm}y6Hyx#I(O>31{r{45hr`~i~ryks+bqe?OZ_rMh
zBDiVmln&?EsjjN>ol0v+C9P8vcTGG<)~S_o>(o`>J?oS@OKj_ueT_=OI(0(aI<;7P
zF&*Le1p;tt@|&0{)69l#@;_{y+V``a&+|I*t$DZBDfC<O*e0w~$93rNI?7Q`!a8+)
zRzA;hk9F#V%)Cb+R*7HSI@Le36?u!uqjl=UXpE<?*E&^}RrnOxkEx=GsE-3O3wTA?
z0d|XZiZ_*R_`xD|=vb!^^RX0la&|NOvmZH!oM~#`&m-(j6Q(I;A<?EO652F%pIWy~
zQ?H;0BgbQO!ujCg_+YJUF-@U=<Lj?7b^y1d<!C~Bn~3YzdqV$Lnx^>5kE9GX_(-15
zeNi0yanX4WX&HVHZ81%$M#6$85;{dZ^}^bLHcin;=}lhK)OZ}QWK2_+CTW`bd6K57
zBXK5h>Q-;^nx=ZA+c<lZ-M<=}re;7+=TWC#_nM|=K~8_dcW!$o2xoI$0J-%}0a<6i
zcghtcX__ib(lm7|&Zg6w*zR)hoTim8Ag4_OdooQ0Af(UEJ(;H3KyE}6+uiKh-|3M1
zq6s;#X=+kta;B;BBu!Hsu<$ar%PzAg(^NZ{bdGGIeqPhmX^^8Sh5Ghnni>naWK2^(
zfE=1e>0^5{QNPzTwG?v6n5N!<9Q!@%w<pt79?UiR`09Sm?Rrg9M?+5UFS@o$q`ju8
zJ`R0*GEJQhIlaHs!$hP9)iF(ZQ1$87^elDV`*iQtr<iH)wyA55SKEo(raJRf>^i%8
zcHJxtP{!H?(`^)*Uxlh>)G3#cuCwZ<&zw><P5XjOtC>-y*K1}>ooRHftD0wvI=n~h
zq8P3@`TKKbPdpbTFa}G!Nt_y{&Vsqf=sK%vnq)c{EaB8JVAN?{C)U-?s+lyWu4=Zf
z!?c-`^{VZr;?!nWa7xvrIp<a+;y)&~mf+bk6K74FaV~WyMB*%4V*13%w$g-zy+5SA
z`$(Q@9o78Kh4WJAH$MILY-A>QpMLuThcIWUo9Ci4j2}8^cAzUj-yXj&hSeOqT7(`{
zKhcE36y^G@Sr$%&Uuyzr!TPh=MTd;%Ty(Z8Y%M*oK5*sdx~%XPE)-5Hx@F|KVnosd
zt0b}W*nX<f%SERf16_1boql?g7Dg&oI`TR4WF}~`HlR%onk~y7=5~<GSiN+wMhEZS
zR}<`eeVjxh;v};YE?SD}?v(5S7caXHtGu3?V)yNCyMH-O(C)6X-CfeXbx}DPdUlIP
zoy4HM$+Z`_ja_J_{jziQ>`{L3>|E*?wwSnDOkDq6Ca#uHlS!Mn_T+74U%_n)*3Wz`
zCM+Xv!m7XnwEZr4a7<Ws%QtuQgMI?vvy&BP7-?+3A~(3*^p|1J61if(nl^LBxy4-I
zlbmIn!GaH&dMdr(rM}RmzF@sCzz=z?uE!!jj~}a@7Os3(ph`t0EL?fqx>&gKSl(sf
z%E*7oW8sR~1>zR29Ge#Zs{-wRwaH9}|5X7htURnXn(6SrDnQ%9gKC3i(f>-xs$4tr
zC54sw>uWO|=C1<V{Pl`u(fm~)=C7Uh<bA5F65gpM?<)}JtiM|^7(l40cQ0(|uV#7)
zHTCWZ;%2|Kikdv*T^ycUYkijT-1_@H*WA^5&4B9k6}}Zqt3xZ&+6_1-vLduB+U}AC
zDXoJmirWR(rL<02kpsT9q7|0u>lPVP3T|m@bTPIsc{8x`!O+TR*2)LN;g!+)jBC<<
zoVqHz!C02MCblHCVM$SHy>DIUdT>gXoRhs~Wl{D@YfY+gYWXYKBMW`T!18U`;e4y!
zC^p)K*BD)fZ1b<|1b>d$9oA$15?DfRXK2UXZTuzujOvrPeqtMQopJqc^VS$^W4Bvd
z5h-v*zTeD=`Hh?b<@q^TIU~x$`J3~)__K3L{8>4p%e&;1=1eMIlm9|qR{p62j0STx
zF?M^}CVxX&TYvqd+mAPnF{mr+#<VpnLmAup<8>A<mBq#980~7#8B)GEZ%O`{1Ab9-
zOVQl6pKkXV!L_fJr8F!p%PbFXTsqLd?Ww%2<xg2<X=ZuE$XFd&g7B9`8TC00M!T|e
za#mknl(S-KVPS*0q!9eV`e=hyW38Lgrg)>-*?g^Zqp@qyK%=BXnz=pJqtxFa!`vS3
zQR?duHMeKADK&ozTv>FBF~#sbZ@f6FXjD<=vGrxf#!LLSWK1zySJVw_V+=0;D0@ol
z3FS8%t#eW~M%E20pJ=4yOdobe`KIjR!ZXU3V2JvF@{Hmoh2{WnjeToE4dJ!M5hrak
zO8pf^hp`o>L0eV9B}H8~-h+MnDDSW3A6awLjwuf;VT<@gVsOFwMiL#CP=|l7I)ZT>
z;T}zCIlJxs+tb#r4IR7f>rmDXqy6LO7^OKC!^+>zZe6ev;kVWowb}S{)a|vrKbF5{
zO;0<by#11e;r82%_FK+*;ha;;U(5a||KdiqWBv0{|8W(=%fHATT#(hKp^;3RB~#kI
zw%vy#H{hHlMZWp~dPtz&*mlJ`(T21etu+^2wE3d+8y2^HIDFVPANuCu(pQgagML--
zFEM}CO@%0BKi+-bl(uhf_g!nX>sJ=s=4<dR>#<}>(Y-}O+x~NVF2Z1b%VFS10eDMR
z`;5Qh!?dXw>I?M-toqjPW<jyN%&_?<%V)gAu$VVaHQ$!7m}}J}oBlv3m_BHB|KUe|
zZ=k<uO5VV%@s=+bZGGY3PXqG@7a#jgFs=8Uk*6d$=9Am);F!U{^maMV2IpRPS|r6X
zj|rei?y{-jV45#bl=YKvFfco~xZ+O4*bFc04$942;LH1>HgbVAuWUfXZ-vjg!U~M<
z8w|Hz6uB^1d-o4}-I{lP;ZwnR8Am{$HMRWe-ea$-X^$wKJu5B&#~<*YnjKgeoZ&0{
zqPDOuxWJYR`2RW++(q;Mg7}(I%k1!|Wd<XI#?EMq?T1T_56ruE{_fTnJfvlUi<T{m
z%(i~eAruKlVpg=Ym8x4t>qWNA(XT{O1M?_lUC`r}Ao!I_on@^H^3EeyYmA(4OLzO(
ziT^xuQsjZf)+ZMtDrdcU+J{~4v#gGfp!s~I-w%dHex@3)Rn95EK;XQow_OzRa)ReB
z$VRixN9FuhuvgF-dvi5nZ;mwAm^(V*LS<RT)!oc+G;H~O)|K7hDr*J<tuKVWV9xnt
z-b#rqXrHTu+xd(@$TI#^lw)N;*tFg#3Z&(J$>Y}gl$6M#(fvl6w>C#7gp<*EZ*z1)
zI2oOfHAg3elhOI2Z^z+2BkZ?~wfR;sM>Wxp^K*9w(_1eL;JCM5gYI`Y+A}aeI(DR4
zZ|#`lGmZ#Y#v?tfBMTw!w;t?~yVEiYKF>Qkr+vW6J2|i@dt}5HSRDH{CE^RF4I14o
z5?mabKE3qOoM*EajHwR<^40|w1tYCb$vC`ltF<7I8eFuXZ`RjdUd9LuXIadb5}BGm
zccgilzgacCt9jzjH&6U;%@c13G^_5<G*A4K=83NgHmfqv2b*!mK{%OSw==k-1A1N1
zGVa1zOpkZV+JLjT^~v4eOPs^=+fEs2zLlKDzc#0q5Kg9+UnO75e<!2y=XeqFsgP8@
z@6xm<t|xf+n=-RJ@73z%xzX4v`+aiMZbqOw;vzq8WCUV`g@I^ZAPdXvK&wa~ni|No
zd>MxYtm49a6(ad`gh)Oj^+e0e$IZdl8)LFe>-Rp4)=Ec5d}E;+tmVT1t?R8$ehcHZ
zb}fuR#<Fg(vLQJ?l8himc!jLn7v(7B&m9cqKVS4~)NNjY74BpOIt4=MLj!^Q^z?MU
zA65O#e<UW(4&<h#211-aJ76ta(5K_!v5sm-w);y0si}bs{0brf1X>P+TIUA>mu01<
zcM4=h0-?0jG*#@X1wEkB7bvv;<j>GKpcbH&tYC({wHar5Hnwg-55|&46PRtfstP^p
z&vwdK8y57jGoJQj{8DE;>B-o*pifVw>IqNAy$kxFE<cD`(QLaRY_Yri*r7xdSWhdl
z3v$p>hbujIdGv??c0OHeaMxK0<Q3(ieLuOd01r6~bDfPa*MUHZI?hj;$#$arj6h0i
zz-omK_nSnAdsI5yBj|9Z^_-clw0>k}SZ5~H>CiiqQM_Fge_&>)fr!g5j9S5bN5E}A
z{5?N}JySm29F*BI_T$qH%`rNup@`v+QCaVW#xMss;%&1`3g*Zd*rCHKDBBM|#J8R`
z*)Yp9b6x^9U2#;j?LnD24}n^)I4aooV4L%E#Zj@gPqH~rljE31{bXEr@MUNx*bzOi
z#?Y9Gll`^g$;TY?lvpcngC6f9SUzVKjHTwOF%?96h{~8}n8RY36r{_2q!v-Ohvlk*
zx02>K$kU=Reic&TA>$FVhiB!p8Vsu)(E+nh$DH|~r{I@5Y1;S8xv|p=4<j$4f^(0E
zX7&KFlnnV~WR8sHya(;CD4t=CiblDye~_F4vQ;aR`Doh+qIZwBbNiBHXzkIh)c2<0
zr18zk9Aj5?2I$nPS+i!&I)ghfHma1Q&YV#-@PffJs%D*g0hk5tsX5g#!N|C%(iWLK
zvudhgj*n)sVz*KkYF{zUFwcl)lch+wEu7J+kYr@q=<1rO*w-^NTk*SF9y)boj_}U1
zc}Iem)*Y(WqorBB`S_)CxM{|-SPWoxH%In7X4CyX{V^_Vvt}B@5w8c$IK}5sBCep4
z3Vz_op1|xz3VtOLR7#x*1&gU*qa*tnW;assH<4h5s#&}SH&DUnj_gfMDmVsW>ydLS
zej6zfSMVDu=;g@1i`k88Fjpkjh?0bY*QsERBm0&n6+A2wJOWqXm(I?g&eJS|e!*W;
z%R?e_A@Y||rcpI~0ee4q7<fEAT4KmfGeu?+@~1VaWtd3RquacLUzDxU0nGH@VI|7z
z$Y@X*A7iB!E3toJCB{iEVuxXoaRe6i;2UYzVYwbFpWwvdz_WBUtaA&9%xjVLf+H()
z6&No&7_mQsi2Vf%q_kbgU5^!>+WZFX(Da6A(pi~1MU!T@HFd#<7iwal*hy|pha-!1
z(pj0E!C;*<!>y@KG}S@NC2mc#MU&3ToF$qx!>#EN(bNDfx4Sj{Ml|WH%!fsjX1Fz_
z;f}z)qZ3Ul{Gx2}U!XzKw_qhR71`WFot+s0gL|kMZf$3YwlO%OoN_{G+Z5M!rfAdI
znP-SL&2VeGMYJ(=F2m(Ij^WLsNoQr=B$_nCt?93#i9vNs-Tmq#(WJ97c|+$OYKBWw
z^Fn&GgBqQ9V;zuv!6ku9{g+uk^j(DjBU3FrVJzqd2_MeXUPK6~1Vr=UDvXvUw%U(5
znF>%|&B=tpZjL#ba?}RUta#gU&B}yNto9AVG8Vn3?i{SUcUq<~5W;YC!a$Y1VhnMJ
zs`&^4OSuzw#WY3|Y?UjfI0fwNQI70tXSTh?(F7?yLT5XQXqIX>yT~YAB%Y_H=jQ##
zGFGf#%$0ilOk*seLG!u7EjdQjb1)fMDEDjmP>WF5VA@+6LpTNbK4ZloqFsEP-Y|EU
zmweM0L*O_Z(-=?4$AJKsV3!%C%S?@z8Jj3Gj%8q1L7A}xUb;|C0<S&LMBv2(TmsL2
za0#E-Tmt*JX^bX#b`%{>v9Kd$x+eKpvG;R4K@R&6BAXC<LZG5VIuiAKOKosG!JWx*
zRNSYaG2$Bk$ZPz1|FF?BxP!bb=sd1Z#m`>SNhN5Ey2d~H8b8<Fdb>jEBvb=O>6XP@
zac8T-sEpqjd3{V>$=vx1p^!3uV+8UWtLJr+CG7I764NaFF2m0*#WlCq9`Sr`mHB*B
zvX?wvY;BEC90o8i!w*NAFake&$(s?FgjtHoCGRU>60TEBE_sUplkiu?R7-3VOx|YQ
z6)lE-a?pBr#rt^Y1oPoIlaCC1xPWBCVy?Iqu{TW8*<5jFKL(Z0<EKh<#huNE70F(=
zxN-Ka$fk%Y%@ucPb|uMPx43aOE6c|wlwKF#9afRM<YMxn<{8x)#^A7V?WK6v;2Ixz
z5{c5};-qSvNe=Iueq(f#{cerqV-`D#xpzq4aB=<Ao6~nq2aC^IynJJ69vH9a3Eua`
z{fe=dMc1}jnDV>=@3r%KRMbo~tQ}TSXM?XGzU<nO7`<k_WTi!Ypi}2goMu=rTPdl`
zweQM@^v=D8O3IkLaNo{Hndxe$Fp*xkZ|^=NvMWYo{p2B>*e$yP!JPVz8l9`o$ahfm
zP~NxP_ff&~XVuhIIgZ@lt=666N9{{FYS}nybE*vMA68mSy=SVU_*MKUa=QLQc~7%A
zD4m^NP0`D}HLOd5?T#||1;Ce$7k2B?p#6rPJ!N*CVO<u?%;wuyc5Pw~62tmoFthbb
z;HJ);1DVT%sp;xPy$-Y9k7KvKBAAgwjj1&=rc}){tSf^VSvJk}f&#TZyXM>(18eGL
z8`kn*MlM<QB!P!?`+b8-R#c20Jz$LCyFS>u*x=^`AG-zVE=Q8go;|USRNrH{Q#oIw
zNX}PSq)wkW&+z>un48xMQmNC?+P<5FLbj3ZapA*PB@c&AeQ^C#b4wCP=cHmvN50KC
zCVtFwPCS`^;3l4Ir6-;&Xf*L;+FmA}#Qc-+SIBKN%OvNR3^(HHSt+v`<=C@QruOnq
z%^C4<*fg<Ts;M#vq}5|H=d$FhyAL<R-wXbey&v?y1oN>@x=8R?!Ty403Vu&;f#71n
zHG($?J}kIN@HN3V1pg&yqVKEi3Kk3Y7aS<~J;8~B{4~UJ7Yp7jc$?rB!KVb@7yL*N
z^OdUdQNgi-XA1Je2KCnoE)~2~@J7L#1s@cAMDTZlzZZO8@FPKg(AFOo%oQvU>?zns
zaJV2}r&zBF!O4P)1eXdn2(A<Sncy!3pA`I^;5&jJ2!1K}wO}q@qq*Gz!Cr!W1qTZb
z6`U-1uHc1&7YSZ1c#YsM1n(ByD)@}xD}sL%{IT@oCy5bz_B=Yc?iBh%BIr+q{<qM4
z5TSgGh<v^_lji#g>5fA86PojUG5<87F(60LlZ56w4D%NVy;x|@VNHEk3%yq88-@P4
z(7zOVlh98H{i4t>3#}fgpzjOe|5NxWJb%GYC!!vF<0Q=w<D@ZeMA1hG-CO8mg+58>
zQ-mHT^jShr6PlmLsdts&O@g-)v7LK_enRj?!IvffJ)u7o`U_$je&|y~3|CQ@N`yYX
z!*UMWc7h!Rj}YulM7eT7zG#siMnw6sM3kQ-c&^|y!SjibzeMnI!5<M({yHMc-z<2$
z;4cL4C!+io!KVeEBcl8th$#QI;QNAq75pa=<%7H)0aFE|M3m1bqI?IzE`mo39!o^I
zlLdzfjv%7^nM9PID)@cDTEPXx417oy{E^^F!Rv_7b0ZOYHVED=c(34QBJ?~b_=4ce
zg8cqXJ%1)b&u4;P3VtIP;&l=3r8$E6M3ieIbctX`;U6LN(L(nUx}RWw!E(WqiO@Ha
zh|fOf2u>E9Cb&rO3c;%d*9zV)$Zx9DbFbi&f-efbBKT*)&jh~|<c*o-GX>iUwii5F
z@OZ%if~N?cEm$o$UGM_I%LK0!TqXEZ!Ht6V2|g~kP4Gn`+Upge-xB;>kp9f9e?Tx(
zu&rPT5#>7x-A!<SAcJGF{Aj@n!D)g&5S%Y~rC@{L^@2YWyjSoc!6yWF2)-rwuHcQl
zAK(k>&BQFjxJ~X4?TPr|&H>2{K<^8)%0w&R85pN2QE||Zk(@92S_WsSy3ARI-)dvo
z(_>?r>nNtj&a}D&txf?<j~z-(kDY2ykBu3$A(9reQll7e7RCJ8m>xS#G1EC$_T#<?
z38eT#-bQW-7wOG{>R}J`yFz~<sBWG)hOw43o>5gz@sN18<kR3oJx>er#fS9n$~_?Y
zPYM2EFY>>Ye69EGy~u0*Pm0_Q!M_OpQ!rI-j;#gN1na2xu|n^z{$Bp~D31%YY8N1`
zOX_H&$<#%+fQZi9mWWK%X>bwbS2bSb)&nE0?CwK+Sm>>SXFw<U)q-_`ycv=2O})Gf
zp;1kI-AW|NB|D$P5)@`xy*cboqp8MAAh47h@ub$EooqgQAMUJ($d`KL_%PSeql;vB
zkKAXFn`oa_E@`j7KO>A!ZbELT=;QHYx)-OQ^USo*ReR0@=YC8=Bj`Mq)9V#jcgjtL
z9IDtT&Gg7|-h$6`B^=V;{jJC|j9==FIpn<in^9z6mK-8#m7hGF_4{{w+~~YQpqJx^
z(>$I|FU5l}C^jLwuS#JougA|RR{=SFr9+deL^)nBaM){Y4n8PBZj>e*xEbrt`aK1?
z7jPr=Chz{P>tYyx^a_FY%3W{-EQ(3UjXlzie(M$W>O1i$!zgoBSPFRM7I(!9v{xDE
zXYg|tUwAYgM4b#N^D5BU&O5uoegFoK2QDKjv7JA_&sjX<Sln3cY}b;XT%7ujfgH<I
zU!h2n&VVwfz7rsauGJ{Dfsj+*nUK@{MaxrPH;=v=$eq<lTjMFtABS8S<XAtP0xD78
ztN1y$YaN%Emx9+|rl#bMgB+Sr>BG%grKaS*?~udoZ?|%5Ay<i9)=yt2o6`3+<n;NW
zuM3ppr$^_0WFMb69=If_M7h&Fa;+iP7kq9Pw=b0_=bfs3G~~*_ryTQ{h@20jPqXI3
zK-f-Oe(&>PT!xbpDLx-Y3A<9ud>GC-GX4kV!{{5oJU4efjNAh}A4ZyIK8#c&f)1w>
zBMj%e=%CTTMYlG3J7`|M%02W5&}1EteLi^eU8uS94$^!V@%bk9ZN7{BpT(j_pZF{m
z(<aWIl^~|indW(e+RusGd-dvl5GS<YL28-MqGdvhmI*EXN9Sz!INrEF?x;(&J)y;Y
zEfZQ)CnmIjoAJRl^6%%wvWY1vywkD&3^(>fuAYva+~Ds`|J$xyHFZVEa!zNFMY~RM
zHY0mFr>n?$z;uKQR#alTifn3^=_;~W-ZfoCEayefbQL*vf%tS4`8F*RvghjQDjreO
zRVdOiBSo&Bkpk0KU`C2udq#>i_KXxtSWQ9kx|)K5!fMiq57nd-x%Q+JPg-iyiCovY
zP%}eMI)VH3KTS(b$o|<qtM2j}ZH(48R#r#r{q^gsL-o6=)9TwVD_&Su6s#{U4z4aM
zOsQXAvpFwvr}f)iH3lX~SZ$Q$8;8O1{%B)+$y*JfCDE+<hH$t(dsXJj*tHqg7&oN<
z7}G0M2UdqG0}c4%U+>4%6XfKqPHB^~VsqY?d7Q$5(?}TkLkIZktrZbW@W3O(2_w3}
zt)+)?Ts+@cW3J6AymA1((iQvGSZg`mL)dsKFM`P_P@-M<2Fz5k{rX*>g^t)!T#d;k
zs$a-cx}mEQ^m&?w9+u@c)`NdX6Z~D^f8gQAj*0b}6`sD$SlPb13%<`s@ou;|&)&w8
zf(r&rs`jlsui9M69AASo=O*Ob(PYkB$oZhj9B!?o`Uth17`9Vr9Ly~lYeuy-R<7Kh
zbwdUw*NARo+ql|L+U%${rETW6{TS10q+oiDpqgGI)?ik~aC~F+nK-s(g+5}N%z9r#
zA&z_@)(h*i8wS?!*e+=|)Ho^M>}tM-_xWA51C3IXQ)=|WI5<wJ(aZ3em`bCxjbSbY
z-cqy#@4=i>V@eVJ+TL1rm$4*ciIH{2mwDUsjFsk!8&6{|v0G+S^b{jj-lY(qZ83ca
zkNlG872sT+_gLPFf!4OId0kE#SZ3_<8FtxZOZrf9Fv<ngQB7Op+!}hB@fX$0+LmOs
z<~HY_@_62AwY7m|zLnS-dwoNAwQ=~=ZPto_(X|@A9=)SPde;yfTlOAZ$Ma6H>)55z
zcf*%?)#!)%T$to2!E=FqSeN>qlsd2Sc1MYu_E2Jkl(?gk?eLaJ#(J^Wt2#Nf4;I-E
zDr3i3m~6wUU%S1tVYSOxlUY`<E$fC8PVa!*2=}Us=sBtl_s^-vL@UlKE3Rb!d4IdV
zAy{p+@z<wATRNuh_~6gk>oV3F*RhYRpJ+7fniySoM%#<RW!tU^t&OH{^RG^??ofGJ
zbyek$s()JfZ1tZjW8GuD&TjkpcK?bM;iI<s*R(fss*5VeR8Oc}RlTnA#p>59V?AO$
zbF14l;w39LwC#@V{*^`8PqQqz&EMdwE~zxo|Me6g#-j-NtVX3`5)fat&%nPuJ{|9z
z>KnXo16F+N^#ZuJi9a629r=cUPfh&sS>uU6Dt^I<KYE>8G$rR*%;AyQ`r<x!1TGj{
zJY=<+_Ty<x`!VWx%iJ+Tru{gw;*zWm!STM_FB&4DNH(YbsOnt!;?za=A94Q?k@VpF
zXEs~4WdjOdyyL1ZTeoZt&VThBt2Xbv!WZv9f^=jKIT8QqS6YFgYYSh%gdZ$nswqFV
z2G6f}<*Z&aX9bU*-cHSZ;h+5hru3NQJN1iNOo%WWJS$YvIXHgVI?VBbjbn}ve=t~a
zb*qwa@V-xj=Pp|jY}I;JD-;fu^Z;3}$-h=<YR<H9aB4ZJ_M0Lzt!hj`60-8U|H{H_
z4$G$M+=>T~yTF>)A!LP%XZDzYsXOjpY`x8?JJy+JU*30&W%W864R9DI@2H)X-=$lK
ze~|@|g26+rd2{d498!7bB|}AO1`mz+NA7e^>T$7})Z-IBXO)<MNj<K_tP-u&tP(%O
ztP&9)yi#9Mvq<#5*ENg8NuLJ-9s1cbMno3{O=-F_ZnfqI0>SeW(@E&e(5WeQ*7UV{
zR*9PY-;FeP1$MNt=f8NlyXEhLP5Z1DyXWpqiCpM6gT<{EVHS}fMM8ed*saJjN+e}Z
zBA0~rx}gX6F7n~tMH<3;-Ow&20$c0u_K4%{ea3@43-@iNf`bsls?oO-4A=H8Wn`-R
ze0*M$*BLuR%jSOGIRQ%TIRSDpCqQZ-3)2A<2CU-4@;kzD+#G}H06M1r4$}d234}6^
z7&>$`xU~gXA2fXU8C-`;c*an*UP3SFP&y^d{PeUVI(B797t31X?+zB+{6nq8jlLw1
z6{Q<}I&$w=JddvEh1Tzk-r_@VvuA@1Pw&+WkFtI2e+eIZ<yMbEH!q%I=ia!mk2ur&
zJEf_uJ#C$$vfy9;tA%~iQWbNHRjrx##hII}b2RfIFuN+r-&mX+0IuI5>rv>&7OM-a
zd`^ZC?rlrlo{)HPVP{Iri(27qM60oIl_<bPqEn$|<-_&;Xv`guo15DX8S{>EtYdnB
zIKSz2)s%s>b^$XF?wY2_fslS)@eTjMaX8=iS1W!G)rn>ZE5w?*UK8-TVYnR5Ste{d
zoc{qu&?6bkMjXyx1T{}_w8QxWplE#$*J_7za_&_e?Ql-cE^^!s=l9|H|8HQ!pS^Bk
zU6o<N;hdtG;HT*LSadiilfD%qm~c2}Mvcm_9nMK}d|rw;oRj_yX>mB`d)+sroet-$
zMhsVu6o<n(d4s@<I2_K&OVJMJbRC(?LJo&>@*Yz>c$i0{+!!7~jTGC%oaDD8#lxI5
z$H=9KhdF7waz|Vq=Hy1a9_EVa_An<aCGKHPY7uoMJj_)YlD3DrlGonkXJ+Mb=YGlB
zXs`3LY~B;#rGA5IuSZi>qVt@GU)m-RuOP=r&BJm%Ryf+Nv(EZdW%ZD(4}ss{r%I(j
z#z;L)vK|C-+?~p5r?NPrf(kDIuF_fkRMy3kH4J!;&Kjw*zLl(6)U-3RH~^*wS<2%%
z?G;d$fl?mN9P1FJ(Kkwu=jdTrD39k4z)yWw6!E~(Ay3teL)(nhe@j*&klRS#1TIr&
z{P2K?I`|f5WThJ+BV>krxG4F<n2RbL3Wvif;Yc_&lorltr%Koho@oQJ=es>n8+?25
zK$X!x9O|JglQ5?aps8_U)x=3Ph6#hVQQo6#_ijd@eC8}nzkU>6oPueg(^BC5l4)l7
z^UVUY&?>Up`i?XUAlw{JR32r61ND?ADp$A<UQg5rgy7{!pbZ&bj)W^v7Jh_Nh^z1e
zo8Y`eK?=z(K9XQ-Us0|2vanT-B1rZGXSQ9M<4R=XV;z!bXi0~1%~IR7m5<j&;(5ww
zehaD#SG3y~bLF>c7e*4=q7C38M&RH^CBhX}5AC3p(C$qZ@)NGA{lVl&O)xhs=8CO%
zOhWHy>a|sk(W=hF%1NpMV+eNcSe-i!D;zaTUqrw(wK{^(Ta_70u#1mK6pt&<M{#Pz
z!5X4f7GlM2o6!V0mLrI440zWOSSpd|B502*7)PLhz5J~zF^b?W@mmOVfv9#d<vNSn
z%l<eWbq?1#&{?~ja^0<qqX_D;1^UYp-MN(KWdzN>elb_v*}S@tqq4burn&e%h93?o
z!Cj&kIBXe|Xjse@TXGy>E;es3*<OejrcVJS-1sC&gA~s+xDgV@;Aby+{l(S^?yVO?
zK<exE5EW*^LsVbFbwg4$lfHg?`5&Ssc=7h~^_APp*OzTCpKZ)m_40Ya{xyDR6#}oT
ziNwr}DsvRUok`9vJCneRwY}u^8K<MZOxxwSeVh-C5A{5hvopsu&eV#%wSF3#Qb*-r
zd3EmlBOhDAiam?v<Y_gv73u@=%nCl`SvLgQ9%=B#@5_XL+l_&g6h5(_=U{nA?+r)c
z@S#;40J$&Q18@N3LyIqy4uH=GqA~7Srg8v$A&{BPN54#$1K^8+%+@c08&M8`F9lN5
z)iY7t0q_rjj2vpj6hO)W@Z~^8mQBOwHISRD))NkZuLLp_3!CwHyx~FD!*Te)rD-3y
zY^T3l&VloH%hLXCxsCkYQupHT*2r;9yR^j`<=8H5UI#Wjk~HDc7ERWr?E{>P9JNbt
zcp~QORG1=IELbXdoZyLq;{?wV<jh6XGe>Z_Aiv#_zeA9ZvZOx|{F@-(Ysi0+h)0H3
ziFl9NDfEXze<Jk1g~rzhB_AU~{=4R))Q86p`+Xb{?RK)zrwXmYHy~equK`{v`PT^k
zSmcyz67scc(iX{oO7c0o7q|0Aq2D25Sl;J?Ukcyk@dQ6ZFpG$K6$#Ce&&)qc_<e*P
zBsfI)oIinb6@rt6KV9hgf)@&Z84<%kuN7P^{2PSUu1U8Ee}nMv68avY9~694@Cm`K
zMC`|QBI>nM@GaqgD71D}QZ5r1CVVsdDMr2DCjGTN5kK4_aUa+KZ1jnMnH&erLGye-
zw8ibahVxlO%b+&u)H(Pr6Ay7q=mc8@)k&Kvt`YDHQ8mJw5^o5UQztWUzg!TS(C^)@
z+71qY+CC8Nty(XKh)%(GFCMfDfe|oo5adOM^ap~xn2;_M>@RqRpqgM0`OAgAUGOo%
z*9HGB*cOM5`uL@SNIyR!U-F4ONr>G9%LI86MDWr%Pv|=YUl$CbGqBunK~&$Bdby|s
zfokEYIgu!rtP4aX3bU*pDvZwA$OVEI@JZZ=C$$FcWKTi8lW~FgQ7AbVh+jc285f8g
zoWLQpy*CY&`mz5owMJiYo@w^E*VqMOJo={2V>!L<b%8h=a@cgE<aL3lf*e1@cvE*U
zobC5d9Q(OV?1y*A{meZ3GUL_fb%ChG0UGHQ0=*nR=aB5pkmGUZruXCmu^n>7BB%E|
z4Ek>TuzR%tl|F@BGA<D1MFz%1=u!#v?(d{__N0gj346^e*R8~8(q-Wph&$W4wmrTR
zIvJvv*9~X8{G`;LM2qdRCs%~-os)A#I0JHQFY3b~REf0L6`>MxXqraJ>x!@ta{9RO
zTF69w_9p{Hs>O21@rBx(y!-nO<nXWRr>_Up=atJi+%PId4qaBIrsQToPT%QpD#zu#
zE&-Q8j^)`dI7L+=?R5#b3UbBZQx3Nul_=+R3Aht-FN04x<}(rXEt&Jr&OExfxcf1^
zyZ7qdz4vY-WcKRUy$|AJ7AFxQbF6)Fj(Y@jWRGj{2sng10>+^SBu@HIzn#WzA&C((
zXKMmz;W~JcgJ%D^)Il>M=5-F5*NxQ<nh`30=AyHdK}WMJeBpjv6F>|1-0dzp$9Tg<
z=Nccm=vKzpE;`LfN$ec-r5bbq)rlSghr8&Y%Ok+TfVPtz`FQ9v#(^e_uaXDDBY<b&
zWDJtW*Yk?m7tF>-gxRH~h!i_#8sfP!=xID=r3&fVy_ZqiC`xQUqjZXnC20q5?U4vH
zdBDS79sn1CesQk=PoPWA$z(J)n%PlPi^pK{r3r(__c&(I;Dh24ppH_DH$aOwz<-xF
zz!|t``RsW^_iY>tEPquKhR&Eg4f}00YudqmDl~fLoLQ5rCY)3=t*&ZT&5UzTnloc^
zUCqoHvyDN=PMBC*JA1<5>65CaOsSeuJbvb^?@y|lF}b?9Z`WSkx_0Mmh7)RLOr9_q
zPeRjY*UYX!^zGW3{S9wvU!HA8fXiAO0UVA15%ewlmGFR1NNG2Eb8iFsnc1)sqx|DO
z0J0MBe;+sVM7}-FKkx~d!QYtyW(Hp{UE}_B7|VMTVJts0L!X(!f0=>HA>V2O7CCtr
zVCnP=$iLTg_ys5`;TMp{4e2nJ_i#Ni2*cMtX2c^={=ylF@^zml66IPmy`X)UcqGdA
zoRKImcSoXp$Qz0BAy*{ITiuZ;UvoyHe8F}Kh)1GK_ygc(z07AlQyj=QKD%e-T?MNL
zRi~}$aMC5!!BuGp7?`pOK`2X&n&QF$`~d>%jMm}$w1$QFVzs2Lak#O)>zme!2SS%e
zqbnW=hgM{)Ouxo|ZR(FB^;rl$8Ce}(l7+B}S@jVtBN!1Kyxzcw{g4VV>HB{VG3mo7
zWS=9%Wc0?=q(V#vFa|!{&~%8&bcC2p$KIybXP^a^6lNgAWX6hov_wAE@>dueQ&tZs
zABqr={x$VQ{`z1;=nxF>nA*$$j|&*!u{2O&2ZB6m4*@C@0UnzUF8SJad!)Is?T_#H
zuTQ-(O$Bspvu#fy8~2pQaE=V-7}(Z%S+^y>kWh}<2<6BZ3Wjm4^cmmc%MDIoGVt@=
z#>Lvk3vl)}ko%_?$o-`c1G(2tHJ^}y+zm}caGb1TH=b4)=^tD;=tj$YDZgQT$>!q6
z{}Z7a&+0X0QP8TmBzXR)6HXWz55$-;XzcX5c%Ve{+TZVqT96r+T+n1V#w-L_R5B8d
z5mG7~Bls16aF$i!7~|3<$E$FRkUn}`WRP{~Vhrd0))@AYj=?x+tQvK0$6)j~iovKj
z?ih?6Ypg)OpXYapTsU}WO5_eTTzlSL0>T9xAsFYWNNd5pL}0vRZ;=h1Dk0nsQ62ZD
zb5(P6LO2<n>zkt!!pZ2|*t`gg%dKWb@4K^k;@g@h{<r3d-`>2aiO)1o99{&?31zu1
z(2Q;j;be~G?Ew|n5a#wK;~GjYR&fnCB&YHI=F}3x$<*?R<ZHP#8I4`=80<4n#a#d<
zwm<|UxlMIPNcw&0zw<52`5k$(p<j{6^>|kAXGp_M?vRFAflP)nEKz|B$DEi2&j3dh
z!(9g>(BO|His2gvL;0FLMKQcM;EiJV<$Odj?AWQu9bE8TPb9yUI)>oeo{VdC#+#mu
z1|3{*rzc}w)4>Iw_5>Ha%NtzK8`e++62S$V6v&4g#iff2aMvzTVFla3U&FKzr!Se1
zlSxMZ`?*B_tM?t?u!47r;vf0!u!8R|LRdkBWNZUh5as3J!?j^M?6C6Q>`VFzL4Ts%
zejJGha@ddeW;=QapHgk3k`?B(pN>=9F#88N49QLuXE4DNi;K5`(+@uhCRmo4L!%ST
z3@I2jhd^}$GIQ<)HAiujZ^uBJvr2K4ZwEpUQs!6WID9(>Wfk)6_(`zi!30l=<x=!*
z#gkWR^W<17GC2<49ZYaYtdJR{Dg(Y9Lt~kwhbwv#=v-CsBGUBjI3*h6yZJvz$9+3a
z&B|vr(y-I<V1mQ4^2jR#FCI*ASm9yh*}())i)OwBf<u%da7h^+jZ!g3AVnrltF4}h
z*n`n*vUZSVdt8i&W;KBG7b+Exi;>Z6vUE(pk*x|zMznXusLWRU2r<C|PkUjEws{=1
zmUbsp@pa^WASYx_e*i?rRxB=M_AeaS9LJGPBX&C9Z_=N_0umpK#5y3u%p?@tLIvyy
z)X!{=vTCe=!#^mo9={FvB@{eP1xGuw?_hSL8gM_TfZb(1CE~ll;Yn$=j%*HnX{=zQ
zNL+&4dY1x@QcAnqk$qK@3K%w!HJFDVl_Y9VOa-4gvM*{<0o_ihfJcDCWbAl-TfoWS
z=%Ev-rLV|rMgH@YY19y$=$=}57<fEAS~$Er?Lv{+fc$%#)WT`-sbv^)Cs1M|i1bZZ
zM7JXAIY(CXNibe;Fk(ElWA9*rl!lNEN)rbRt;5fuDGOQDq_d(J+Nv~ZhFjD3MAMzn
z@`zj01kt3kqGyXH&2VeFO*CzTmR)X5w~8j675%Ab(hRqzPes$;pvCWQr%yza&We64
znl!_$=|o&f+2TE*X&`=?Y;omNv<WNG{>Wxq>FnqUV6fFS!>#Rd(bgGt>g%r8GSQ^7
zqCXT(n&H;;f@tFC_$6*l&x<CV73E!vb<zx%CVRZZzIZP2^5OAZs<!I(7CSH39t>w-
z)Wv_+V~JDN!((Ze!4=ls>#<afCW2!Hf!XeaCPd~)f?d|_k2FkWk0MC+8CZ=cJA1Sv
zdyLL=Xw)n<TF@>sQWuHmso^Dd=2*fiwOfb@#uaXx(ZeKhWDQwxF}a^3t5oWSrCojm
z;X35g$%kkcA7{&9z#LY1*@Tl80f_(cggUi4hG3V8kCmDdFEch#W*p1RRb|E!cp*Vc
z6L=+negaQra0xsY!6oog2QGpA7hHn9)e)=}Q!D()!j2453@q~Tv-fknZYN|9V>9uF
zhdm*%R3dRoLV6V;li<#*h8*`v`+?~FgVsuvP^Y}k<LN&LKYMu=*0hrn*WG%_nSq}j
zqK<3se9dtOw&Pqzyl~@i6E@&yFL@0Hlkl8ka=FW95<XK*E_r2yB!O`w>?Ln2U=rNb
zD24zz=u8REwa&ss8<b&HCEnh)+JfsBbH%NPt-e8LbH$y#9y;#A51U!Pm@DpVK1fLR
zElp%!f^3SY(p+(u<{^{pTNXFYW@UMcN9kMQ=L@UIU2-w?<=qkF?M3LuEtks!9pr64
z-VInEE9(zfHWlBEkE71`ZXZJ~5#Nou_MPKU-LIEWKWAvSuR!~<CA1p}9oh|DIv(0>
zi`uO>k$Z^lR_@!V+g_u(@mM*dx~VsfcvLt0*!}I$-N~#kQ8!mWGQJBr0+NwT1SI3T
zS<c^4B<Bk(5&_99@Dl;aNHH}lAQ>KST>;6WEdj}_@UhY3qWz*D437>~0mzyTNQM!q
zo6*`FT)#z-gTG177ra(*wcve%4+*{`_^RMP1iumF)B@DkTCkts34)Blz<j<$tL+LZ
z?;ETuZyVtC!hc9mdC_3~RiTyF4A#F9n%4&ED;6vj)Pc<CGR^#{g69dUKs?|t7up-p
z?AOA-U+{UsmjrcSvrmQow;*G}b9+UC#e#hVj}sgs$ms8?euC!-dIO-X6h33TQ~oZ&
zUkiEzpuH~qU4mZ;{##H7K5K*LTIyq*c4Ak-A%epMb>Opeg=RE%%Fh$T^m>ZEPEZFv
zyIW|+T&MhFf-9vT@-qkn=4~Tlq(AS@q~8+y9ie%JWd1*d4&n+znook1&lkE#=%a=1
zDRjBe9C}LmGlZTX^bdrdBlJ?CFBN))(ANt66QO@9^u0nqDD=}p^P!I0+bQ&41V0x3
zS3>_=XdPHAljjx69Y(}{wimjG&;tZV3XYZhDxqtH)?RyyNn<4YC4$Q&e+4lO4o!kL
z3*IjHD<aBm5_Ea>p?>^|!t!qjzAgB^;NOTSue|zzu&63JLPYs&BFYyFb`b0$cnlHc
z1`3`mcq$R)#}H9|qTp1)?+eZ)qCBS~Au2CFpz<z7dFAbg@;8aR^6mqzy!(LnNjc@k
zhjLE|{VWmXUy^cv5`0haBf)<V;n5M`^#K?WRDs7pXOo5=hK=Wb94^>Zu&1C3&<Occ
zNdrd+julh^$e?GE$j=n46TCq15@Lp7tPs3TPz4?X|1P0_Blwu$bAqo4?h<@o@GC*i
zzC!)*oK~m;i-GPSbQi&%f`bG{3XT(;Bsf#BPEZ95gTAYTR)NAmuNQiQ-~)n>2tFzJ
zvY-kShH@VW{dYl&*C+5pM6_p`&?;ag_#K5-0V6^86?%{$zdW$~I6)OS5_GN5DsUv|
zi-f*PaIN5aK@~s}at{iv0!V^>M(8!X4#G>3Ut{U!d6Qfp+Y<4^CvQk{q>R(PKt9;;
z!%w)&=*Mg48<>_shg4VXgX|cJ=aXM>OSsNGEcmqGTY{ems{2M3K8KLbmc2pw4U*6A
z*3`2_aJ%5{%KcjMpAdY0FY=ouU+bmo1h=<4{a(Jh@8FuCS{R5!sE$Ss5!aUjB95~<
zjyTWTlg44V5J-p3D+GD`N#81X6An7*je?H|J|_q<SL)@W5(I8Tc!N$P%JIX7H=(N1
z&+MF=AXAAS%c2@8p<6cT;7KPcZ)y#OlU;@DNvX3UQlQi$cR9ShI(n6X?(UKMCFJ<6
z#GAa1eW^H>8BNFy6@5HzOa(Y5&ND_AIURY<{RrUzV^`uyuUB~FQXz*bHcB%+a#@h$
zHOia3`<sjJx4egVlXrj1(cyTd@Fsp%aqdTcadHlxHIU<RXM3O<tAx|DQH-k#iW65L
zG`UKYyBj|o_F9{R`&4mq4xWF4+`=UGx1xjXu&4EF^tMYMbSi$0@g}caMkfT@^a_FY
z%6$$wKD&C;GhjH|`7fQDc7T2ra=0DE(`j8W0|q(_+ZmS$mDqkC;OEqLLJtJnwX<DI
zespo_tAHHKQy;HEOr$fQ%&G5O$R*=2dNJg5Kj68|M19>n`mTZ8St{4P@b2$NkSl}8
z|FL%^fK?RdfA{U%cPDwd$UzdreaMk;gQ5um1UV!S)Z&qZ06r*3<Prr5wrZnN4VNZd
zqM}mkUA5M$;8nC}6BMgG6pyO4tzvD}TL1O``_0b0w{H_5Ts<?%?l<2z-+VhWJ3G5?
z=KJPj`8bQrKzUBS-u>}T2AzCr9BPSgCin^@A6_FOw8Xc;#)n7hpnT7PFB7S}u6m9s
z&uM`ATkw%iJ`5ou5O*4&{?2w?j<pQr<Jf7xZ|NAIi$JG5rZW%*qOX1IP84T>T9}_-
z06SB49yDNpz=jSk94aEMut5DHpO?|h0U9ISaYm`yEKvW;EKnPxuV0^b9q+dcv`F2o
z5CQ$#%{JV?gLhvXo+3W$6p0q8FDL|%7OD23*1&^dA5v*y%1KBSXkiM)@MtjbF_jXB
zW3PD|&S6LmJFlWnC&a>3>;ZO!7N(tN^y%ME>qD#5rL$(1M`l*en7Ob8JJSMXciLKa
zQ^&!2bWqfKbgtc}6t^Zj7TeLm{RW>H+flZEo9$?u?P#0r=>L`{DGW$3?Y9)8H?`T0
z+H6Pf#VgSIL3I4rxkaNNSKCoxBx<_9g+e#899<8h=LOwlqNgd|ax`feh-qP-?Utd*
z59v0`P=UoPL&Fp#EknZ>F&=LjnnE8?!s(M`{Fwq&xOIZ1D4af}pwE>r)?RcOHyEiI
zf?1^gL|A*0SvY-qL)dqwSWch5a0#bRDe9{{X5Wby>ifF!jk535wX7{;;Nxj^#Jhe^
zB(OeI>z_R~C%@~`Z2yg+t#@jlXAL^Zyix0|HC_3(d&BMCdy<ki-0t&jpk=40F1S9t
zCPn&o0?bXRvphU`;NeMwWvAtf=@$56>Ko^a$pv3cF8Fw%Pn!yOs+lAG#VCI^Z9bXc
zwFusT=>19gWJ=mfYt+{IWC{y=)P#DyA_4bBSf9ctQzATW3G35}OvEzbdn*v<$H-OZ
z*_@y2sXG!+Mbpn5QN+D=kIYk1natICPeo&7j@Ec88ZLRAo{ECPQ&G~^fk)w~s3^}3
z4@KX5-%}sl9BP=Jx6U`LakF=OQn1mCBvg!wOsKdj^8JeEA}>{h3&Mpn;FD;RuScUh
z5~>&(8DDW_WOc=}kv$@f{7zbH`ObqkBBN7kk=f{q1mK6rpL<^3-<pK|>QAAp$!RoY
z#X1ka(J|N{@W*=0ij|a7UE7xhV^`Q5E=!)<12bndZ~{TVeOJM3^&<mjtJ`Mj`=r_G
z=9t;)<Z!_Q!v9beeGm0aFfTp*^1v?Xbtr1LYV$O7#gAW^dAvLgRqpfnVX1m)?E|n>
zRqliW<u|0gOgm8NP$;|o!nBuS4uvEt9SQ+koOw`(LjKxWD%I{#=%n_6V&ilA61rZ8
z@u~D8G<~1)5~REcO?XpLj?|0LpzU_E)HT8^^(nV-d}AEct4*o?m&3E%VL1dkl$5=P
zXR&++!ItM>9(KM)Z*yr6v$GwY&D@Ffuw#9=S<ZDf9mcuNv$Re-32t>V%oLnc%#_4*
z)5x{_>R8rkbgDCO$`Lu$>CyERY2l?j-ux!!@#dDObDLkrJl@<MCB72#c=Lm($D3co
z{Mp>ovd5dpVjNG~Jl^0Qehz;(*Xy*$>S^<7lV^*!?BB*%7Ncj{tf1)Y=Fb>s<QL#^
zw}LwQFF;PgsKA*`!~0j1Q+*h5f<Yf)vw|W!J=~P!=f4c@p*W<6n~}+BuK}wR6k!E5
zDmm>TV5<a0SV4`pD4d@1RSPSqGc3weq}Z&W#-wEPOK>m9Q4cp~hSMqT6G2l}P~*bw
zNX!Ovyoa0d;cO;Q@x)&ZE2s(KWa46CmmY2=q>GI6m`*FGiAmx+lnTKy4>xC}WU?4L
zNmL$gCZ%MMMkVX0hnq>+Cy{1(xG7Caz8XkZG@~C@Q1E8M58Ne0r4`haq*RjDl4Myy
zl_jN+awjOt@61$-NucmMGqqhdIsD4v>1?YQ+{QWTcjg?6MrE)dHA-lKk&PS1mAla6
zKtjCPK`NCniOM4H;1Ee-buY+uN+!{+=@FH5s>sDFF=;U%)mB6<>U(HGYLzgF%HI=J
z(p)ATy_p0%S~D|=_YP+!k!mgFVp8#+Y$mY>#T8}}jIiuZGYKEs0t)#A*&<p>K+gDJ
z@s$!-V&W|(MuQFq4FodzTzh^id5SH$OeNbSDw0^5u(C{5S)yrTJ;X|!L@-R$5Ec=P
z@Y<-2V&<GKNl^BVxy!(kn8vOH;zKozSeZ&yrt=vQa>@v-)Tt`<LPT=Vm!MQnz^4fp
zBsgGE39RgsV%ej$O+z9jLc@NH63K-st3qX}LNsk)eYin0Y$OPnD;DM>`YI0i*dQQ-
zb)F$|Od*KRF&zw44^TD@jBmt&X4p}~$UAt9RU+eG3ViZ9_mp*R#^c42k|t_Ai6A~v
zQG{%W7U6lY@zI8oJpuQmw$2<1(1rx@V%QU{hAAarqOi_jMudDEk~We!1BGzNP!+ML
zu`$I-R|ATZz8EFsXyT-+p~Ok2BFVq$G)ls5l&xjQAso3~iPCWhUk<n-4mTHg|2Zgh
zd=d3{5w?50NIrfZFOrnUi<IN%@gm`vJYJwHps}#1x{DB9jJKT7sUt0PB|%rZ(zG}s
z-~AH)Ov0Z_$X6ZH-<NQ$l=~zhlpY!h@d?D|ocKEue_!H%kvR1Rm@af)!7p@PfoJk2
z0~b24!1?JxT<E+4FOm2eguu_0xX^h8E_7bOFLYjkUm??l&MR=C^NMt#^9uYHnJ#o*
zfeW2iq(3I*3!PWsLgy9fLgy8@(0K*?MDl$l<p`Zu@Clt)qzj!_;6mpWcqg_S@P35A
zh0ZIW(0K(EI<H6<I<LTm&MWYR<j3N=(0K*?u9WkAN#7{pR!LX7t`AH4PbB>ri8o64
zs-(Xuahj0xIyB#AIXTu+H*+f?e!|}>?_VAv4o&+U;7&mM*DmRz2ST$)X%MI($3AK*
z9%>D+SDj#;JUkDN@JeXcXCxH;7jNDhi6_fagU?BST9#0h7$rr;gsx&5A&S2gFn|xH
z>m|HH!lxvBN5ZcqY={0relFq?j+bzjgsUXnDB;r*`q0|sXa6CbA>oY@?v&7nGBVv6
z1~>^4hj@MfL<9L+t0Py0%*?AU#}65NL&nMDxG|g;afJ53?c|g2UJ_r?4!+I~z7i;;
zban6$#ZqpZyxHJujgH)NxaSYr3nFEYmGXGs87@KJvG-u>HHx1^NV8`jhYq6Bm`}ya
z9eihjPwCc>PlW}D*yWuKzKhX@&fu)?&(MeEgBi!_)ZO|SZV;bbXW-<X{kl)$d#}{V
z1bj6PG+8tx;yugzPLUWUMBvBr794iIJn*Rz0mF+3<a+=I`cSn+fulh1O;(5v?n2yN
zzFP2IY45m_*IC~XI@$|1IV!rxA#We}_&eAceg%TP9-lyAtOAu~eGjFpcGgL)(^b0|
zd~65GLz9a@+^MT}Dfn>dX2I#)U<3Hn{a|}DP@Ym65d@rW2j4V>*r2n%-+-?>(pf$}
z+YFTF<m;9nyT7Vmlh3I$b~^Y-r#z1S48+CMg21fP8Tm1Jc=SXdpHpY7JYUo5L8m;X
zGY|&)_U}J*kfj7B&QY%g2hkZDG_c=Li@hRHGiv;3xhIzpsG|w&eWQt^zfET>kEv}s
zWB*1vW9Q)Z#O~Oq-^>#?%sSC)!QwbPQTwh9X9v34hEqrECL7KHVWSPF&evUWxL5me
z9G;>*8;6I)+?*m&C+t0i08%IH&vCd%`z8+0(!#OIiPtZO0h0cR<EVAQCR8q7ID1)i
z4{fnc6t-q7ubeTXd{+N{C&2AM;ZUUxHhcc81%nk5ryF)06u<^X6~JbpF5-*TR<C1H
z0vj^8;OLdW4%^^uT3~HjVE<WKVBf-v*riRuSwFgUx_`~ymX0U!U*bN%HY7#Wz&_N)
zW|$=l=FggaQTfCL3+GkN?V}W<5=7d_nX@XF%w4=FO8%wWzJX?xywFZ9UxcB4{zcKm
z$s%#q+yxl!7tLI}q&k}NkuIoF{L<M~Rs6|6eF>Z{%$^^m|H44|BT@9~ghh*IKz%4m
z_?7Os<jeY{Rgsxh-;Q#eeCeXum(7gjXn!eomWWmBSwriIZe{(TIyyBl$6apW1$SKa
zz(m7oZnyjIcr}}x8S*@#y9u3YVFtbX&YY276{%dP>7Kw^WOzf@jW1n>5iFiOp?pGd
z*_iSvQ%g!lO__o<qbR9(@)=VnjG9<hK5FvhvnFdbv6S(nCZ2&j7JX%mK4t8*QRNfH
zPJzUdG1}#^go(uy$4(rrt%y;kjGcJK)bYiWwdFBd*{CUH<)e$oj-NVtly;dG+KrO>
z5`K*{Rn{gixMY#$>ZC;pB@5<~;7a_lu2+w&TwDpnttGJoEm~Z;c*!E|L)}<qn2AYI
zJ+;lkNrAwHD%uM|6)j0LrXbv_8x2NsmJotIhfkLBs0tcBQ?#{)@mbJpuN`>!iu*@K
zCPt=4jM}8y$4B^^ifYH!){Zcnl54LU;c6;H+|}sH-&u0O{*n@H-Oau;8^83n+t(pd
z5c%ede|*!uqB2q~Vv&klBKM2fj*7P<2Sn_{itwQDfbhT?U*E<f%W-7fHF>{iGV-;X
zy+wZ8bq3{j&h4FBllRvqEnl~7FrVqteu_^(+zxqm?GVw!YUNx9b)BV9$~iDgpOoS=
z+-~EKLMKNzO;2dhYaQowOb@u+hGCkQcP;h@vJF?`Zo}<yj~oYe6==$MmiCx6<`ZnK
zd&RkL@h_0DJYp>Dw>?H7o-rqe2bL_41l$8B8RnSHqy|<lj|}*`KTwf((JLskOXKR1
z>*!u0w(U<H&%8BXiEd;2s@1Q!_301I57B5Qo=xgF8EdeCY+`yi3~dH8)ie!Pnc>bw
zDf3OQp(l3f(q$ls3)A8->{J^~gZe^8fr1ZP)TW|kb-fl>ki*we=`c8|a=eBw{$@~t
zKeY|-btotwQCl-<`dU4dt@CkLf%$~`Lb0Z=(>rzB1$>C2jnMS<lEzg@U-igEi#2_N
z-l;2p3N6IpuO2%eId9Svllg1u21!E3dP%xfkc93-gCtP_h#Ce{D(6+tow-QUH|e2t
z&dKj)!t}Y{E}4(ZY}P}`B)(6g9B1?`dSWVzZ{RqxmGyjPkb#vhPF;Sbd6oNW<9n{_
zbu6>H7NssP0NsU~%lT8zXo~<SE{3@|4+)r<DP{{*&a9k1Thsd>TGFpiVS#4is|UW@
zdQT|OJR$D{zn-8c>nZL`Jxk9va*RAzFP(;ru&&W`G12F8>poY&m8hqQ3$WW_&0Nfa
zu!nK|obV$no=M1(JJ;2_g2shmnG9eHR$}R)5+^rL^gseHg#}?Hi}NuS>1;*f6re?l
zu357M_u|0fX@ro;vA|}Vg9E$d5yU6<k`(S{$BS7Z;MVojvFX92=)OYehb=4<CfHX8
z6OZ5OU`VYFCN*0fG&*aBFPL;19yhbAHWm|W!S0~sU`El~!unrP26_W-bW1+&t@Rev
z`sb)Md)_Z3Tqof(gqXto86n#JEs4J?@y{gwg~Y|m9Qf7BTox|O{G4K7{$3L2j3RN)
z@G)Ji&;b`KbHLTg9F>HaE>`G}{vC;5E%Q_Ng)1{R6NaRZaPW5|j>FozaR;DtNMahh
z8`r5a2}zJ6ti6LM9tamLbb?o#a4$sLV>+DEM%>wAxxBI{3GNX{qSU7X1~4j&mT;1U
zoS7w^uRy|O5`IU*)e>%&@D2&@m+&zOUy~3ZE^w4;Dd3jGt=^EYwW~q-$c(Cq*=Nc|
zv74<1J&jw`hZk`KOupmEj)emd#NBh8p)&|}zI04AcXcuWFLdyo0zPi6?F`P<f_n73
zJ}vN#mGXH17@kLewf8WU<t(Jx%l9C<9LHf5RJ<GnJKrPVQ?urZmvDiD?@91IV`q?Y
zXMI=UiTGs;e9rowgFd?2UJ#k52GCA^7aev|3-VTjh9--K{<!J9?`#i<7J&n@b2X?0
zOzMfnkPzj205RP5YDv=01K(tY*x)Y2?d7`%d>p5oVUL6FdAvM7a54dRu4dem5_5%&
zrWAqo_y~vnGFM^bZmIu$1wMPb{1AN1&vr@2!9d)(%JU=ewPuy)7vMvcg}e+3L!dn8
zD$iTs<5=Ph&iW2bi`@^^4=K;NdQ%EMRS$GU5r{iiZ@vXSRX#i_Q9kGD&1~>Rkji$U
z90o$H-V7)lXf4Nx^Wj!+h8Fab?1x{ynN1xAym$v_`2gLulXy$pR&P%9>J8gGF4!L=
zxAy5b=O8skJJD-4X-Bwblj>Nr32FOnwc#4hpW|>08?nk@Q1fUBad@_t2b`qtIGvC+
z8*2;SBQ)ec0u%m&uh}pqwzhK|R&WNzef*(f+Ob&f4=osZVis*gi?=P>v@P1SE!zAO
zO!po0VgJ%a8*8k!Z1*>`E!wChDlFPe!pEKUyXW{X+E}fATo-Mkj-NlrYuW6N!gJAv
zu-T#wmbWywY0{3sv4E4h6`6l07jV*|t2NODoEXWufD=oJU%-jc9Sb<I1hs$@qr?_)
zVl>ABPWr1Tsjr<Ib+9ksL<wpECnIhFC)2io^A~FYCljq9_8GWWxS-C&t-;0u9~i;~
zb*5u=hs<Iv2OA4u7Xp!NTkH|yG5H*~v;%?KR>P<bacSovZmg89og1l)%!%aHcB_2~
z%RA@Q&ZxZ&%R9Yl@4)iTT*R&AolEy$SkhnH>>J*wbs1Hzb-lj)o~%9(K0LzR_@|7I
zOa5dm4Gk<wU*$rYtHrdbtK3L)x0tqJ)m6DWa<s1ZlzUoC_Z9A2<?A;iZ&#DiIj5+9
z<GbGQKCRO;7iwK5l%JQC```~zieG2^w&d5wywJ%dt8%W%NnN!zr^=THAIF~ZQ2BtY
zE)U)fp7%0-SMnZsdX=QDa>4s?Qu!a7rO;x#Y*h-Zw)bOM=)e=zXYh*@+e_(TeFAT=
z_&`NO6RScl&K@z89@=30Wh@P?*Rg`JewIGXS{tg9YeQa7;^eSxZD@IyoBV<HwzZ+4
zwK8P*Jc)xI6~1%>=iYBFy<ru6^0pXT^pUyLGvl^r0+$$byLba;Ai+rMl5Uu155;Oz
zdi#}DzJQ-x4^$Y7vBDIkk4q)B_8Ma`)|qV7z@-*9SC`83E-KYW2*;-|Hr|wJc+#-i
zr5iV8roZV)Xurb51=?@)EKls=4=gt?OPX4$UwA~^mmLxJM*WD`cOM!1ACHXvYRj{3
z>)Pch^d^_~IJ(bKuF)O6qK9;B=zRS<e<DDM!ZOL;pjXXXG<#9GrMUoo1AP@2{GP>3
zM|8n&Ag!{SulHdM&zA|8l7{iH+08VAW_l=SdV}aN&t5iI(0}BhKQHMIIOw}2{XVlW
zPR^doim{Y9H_1qY<Hv5eo;y*<z0r~XcbAO@-(oH~MmajhN&4MogUP{V$b)h~Mszu{
z9y4w7#eCeCBah+5%%8(5aPG+PZbCurbN_r3=!38t$#<6u%%)Z&2V0Agy^tnISW_Hg
zk;()~tVIsBmLgYxB9|gh38(%T*mg-lu2U@vss3uQ5INkUyhw_D9rE;)_B8SNE$M0*
zvM42kG%*>dRw0YivRLX29D$c{;u!o#9AD!I{s^buAcl4!lJF8@zd%GKC+q>?RU0Ak
z4Iqgh;DivMp(mw{z`;3FA+0DXtv!+{O(iE}gFtDD5HD>GQYr0199)GE(xybE(L9OL
zRB}Q@N>hY*X^%>2mm$lwN*YaGteVn62c@axgh!+_MTnQiefL?mjX3U7(k_ikgEwg*
zO(iF|L10Z4Azs=fDQ!16UdIvQU9ie^mXxHD5++JXiV!bpqm;xIG}`&tB+(@ZYp9YE
z`0%kziV!F1$d;#1f*2L}6cnefxYB)<akcAvx@&E!_Uv=d|EvJ%hgzLJ@vG8ZQ827N
zhY49ou2$OvXMM2}P0&+Brx4i30-y*MpRn+@_{t8&H#sJ6YID8-<nao)u8@rrC$%k7
zsUmS5!y-jjA_jo;6b@aRLJ(g{Qr;7ZWd!kwyb+|tuT-li+_q*u0*t&KEVywNK|NYF
zl6pRDB-P1nq`xA&9O#eAOPJ$D8>e@23<EtYWh8xxbDT>i{+x1!=~T+K#nZDF(eR?m
z#l(gT<9M3<1+pZ6j#J9K%4M4C7EgM{eu2%NueolO7zl7k(Od%{?9c!}mvT^|ro$NZ
zl$)kx`e(wJY<JVt&aO9*as2cK(v{voW;4BkKrV_=7`C(lnkx~cDJ6oW7L*9`@iIM>
zazV-fXdpyYCB}yFB6CpKFo^@;xC%|nl~5O+t``Y0mc1;YaHs|R`+UX$cSv}*gg=q+
zNeO=`AvFle&tKhy!mbw3%iaJOl(370JtQ0{;TQ>p9WD5U9x~t}NxwwGwGz^9l5%g8
zkei1P-zDL567HAqJqbUR@UIdkArJEj-!Fi|*9%}DNk2ux(<S_tgcnG-Si)rz(#taC
zT_fQ-*{)9$VoC9NLJVB|&>;S{#1BaPFA~Q`xk%^xh5Ts}7k1Xb#dwVTJ!Se3nSQFo
zCrP|a;xi;3k@zx+uaLN~vqlf2<|?&0Zj|&*65lT2!xBC%;m;&|MZ*0OzDJ01{$ApL
zme63kLw;DobO}31$kltM3p;D%A1v`A36;I|g%YolaDjv?BwR&^{8vf*dI@iqP}s}k
zIuA(vNeN$+@MS{ee?{WIk?>CvekI{I5(as{Aum(HTnW2MI9S4w5{{K{s)W-eyhy@o
z39pdwdI{G_D70?ywi8-6SgX2C_MeV~IPir9&K-cxFK?!arynmywT7?WFZP$6;^8Zm
zJ^I9J-Q3G7p-(?4;m;*}SHe#v6wg$W)Xu?Rrp7WSeK+}0a*+;*EW#E(jS%<B8TeVy
zQb5-gnlUPke0-jqfg-K8w^HiClaB+J)}Xi`0>@swh~nh&>zex|ID=EG<^u?7jaE$v
zKa9INg#j<bVZTg2@U=#(<_6r8GJD0O?6FcF+n3>8G=RMasVrw9&3@e=`m6OlBeF%~
zPOX|G@G03Ar*&T7ke3cVjtkD<tnVyz0FGPEFdPIsxjSwapB`s$YSlc8j>Nh-!)g%F
zWYLfcl@Z=|7Li}04E(U&g2T?&$;OAFM+EXcfCI&;wkX(B1ANhMSw#fgg~MKttH9Ti
zc965a$@nh#n@x_2?s3QqV7NHXegVn&D?ocaW<uBXbrhKO#jO#6_4o*fJ^S$7miy^f
z;IqrC0w42J-l1%)zYV?|@Hm6h#`=5UQ}=@-AOqz)wQp_$-!zdLe{$CMQ}7jmh2`V3
z%|LlhzQVlNh>J&01oAnxbjE^D)t93$197L8PN_|v8qUZ^?VJ9VCk;yl=djv0{reSI
zoQK!GDYAa9MzwD`@Rqh|-~3l--|*wm3O=z>gu-Y+y+t7c`n7E~+`v-K{c*Tgyu=mB
zfPT!23IU|W_3LqXn$Y!EBrXp9MInMeC?;AIi5AxUAXb6eIUVBg_QJC|Npo>JG1@s|
z+sPx;&S|ZijY4Hg-C7+T^7V^3=a@ZzW})TIqtA?))0bRSE_8U}q!#v9*I?Qph0Lq0
z60!!ze>fhauZ^K2icgTn4(~#n#!j2YPMgNg|C+{*7=JB|o$J~(c5E6u{7rYl=8KPh
zvt_=mjhGUSRMhbrmKu(mOSxtdPM*hfH(`ubaCnWm3+7*x&l9G69SS>1Tkx8HPb%z$
zn=9<ZNKS>FSW3LYPK@qQ*oh@5g`F5Brmz#EITUu1IaB6Kc^_xH!cLT+6n0V{wp(1M
z*%Wp@vlMpH96C8^N+$;jJkZHWvpj=*ZV1mHf>~(j{7jf*lUaBM`K9m-l4f}Zxy>y+
zgNTbYQ{TZCz!t+;YpL&i7na!*BIm#|JF)ghhp^0UfMvG6uHHAk@ia}V8=RXTc_zc9
zb%$GzRhi!^emY~#2%~X##;7w#2saV^Do)F-5F8N)hjQ95tYUEPHo>vO!7;!lW53||
zP;$^whPu+pl51FnR$r8-)jixaSTpkVt)8Ni#sl7zecDZ@JIdG_mfFniYJ4%H{g_Eb
zT7$2m+Sd#9@oKIc2jzB(bdS7|p{>*5FhjX0QT$2ZcY$96UqxhgL|?<&`$k)}_YL%k
za#6A=CD-J=3e_Luexdvm=d>Y5Ps2}Y^cp@zIASV5t<?ki8T5c2k$OPVMqKFu=^mfm
zM!eg`mbHM4iGLM3K(3Cbnkzs4IaF;98uKjow%-ONpoK-nLJ26b--Cu(^_rn)zshWV
z-+&6xO3(7YRvXJEycwgChK$BCTAD{$FBRk-!=nm7!}ehzDG7=$ZwxTp!=V6V82bi5
z0jO*HmHxoxD5GHp78RB1V}yqUtRKH#Xt)Q1&t<$?nEs|eu+pu2^4nits-NFVNplV>
zX=N)Vt=11KYMV}3$%n4r^_P|E4<26Dn?lxM+KRFc2w9#(HP&hu%N0I!xi)8%>f2nb
z;~`}|BxD_?jz4&)RDbbsvi9MjK+ongarC<ljGbRK7oU(?$*}XME}GfOPpMWZGKm+a
zrO0%hE+^x;&x*Bc!LFh4N=$(kHZ6cckkL^n6+Pv}W(GlMGyUI+-iWw$B<)&mDKb6L
zLfSJj?Xecpo|9>h#?qjFWXasUoT^9*vy4P+gwP8Y(JiH>+q{|T`cdBBF7F54WqB=f
zovI{CE^ChkQ5TymXi!<#6<k8W$%FkCzKDIt9DfC;qyLWKjDiZBb~C(O42oN3q2mZD
zIPqPt0<+l^oPG-WNE|i=Cz2`!Nhvrz4QwS2rQj4uco-Phen_E$lSSdmiBfQ~D7#3B
zQ*a8Ur=pmgCW$FHg_21V^N&#lr^Hm2n%3WeALB$toe*Fz972gG$YKT_kxBV7Df9%W
z3xOc*W0|%M2y0-=_9vP2piC0kuC=mpX_!}Ig$ZrhI?E)^tcwEiYPVY1xJxW)=i|5x
zhb`NAGHH%X5?6c7%C=6X4MW<w@!7b>Oo?M;lE}8#%EtZWnf4}*uW{I}#wBMa9Z*S6
zAcE%jo1_nbgtKwjvd~!tvz)1ttSneY0TC{nzA-e{io}!zd~0}huM5hIZXYyUeO{l>
z=l2DCL2t;H*o9Y-ft}2zKUAE0sq4Pf6~(R4BErP=iPs|HuM%nz5l%-@5ziqMtJ9zp
zvI<V^BCcl1eJ+?BAFM>N&&9zK#XcADiCkDB#iq04i;||QD{vWR2o7vpLBP%eX9xu6
zTT}veSWpSJiRd{5FN^5e1U_+{a|o<Uo(-Z11vvi-2RF?ij4vZ8R^GE!UQlG{1xWUI
zRiu1Sdf{-o4p0xAldhg9CtW=<PP%#~ob(q^nt#{doC$kSxbpJS;*ldY<7Que7fVZp
zE(x~zf<daRBwnf+x5&7qr15WC8MbuGju!X}I_hYF3KUrKZb5^pb<P)r>J)~4r9p*3
zXl!b~py3;miB+!Sr!AGNw58IHR9h;nw51N_a^X<gQZ4C5iN$6rAaJdMiUWLh37tw&
z+tFi4-yz{n37?fvDMP&_@h>F&yM!scQOMs;LZS2mTqwN&j+Jy8eUNXagu<x+@KqAO
zQo_v=Zj<oG5<V{BFC-MoEXe<n#6Ol$C{BR>H0z5Y?|DLe+Wc1HZ%dqSHl}lJhUxg;
z7PwGS0xp!4kS>&zfD0uh;6h0WxKL68E|ipj3neAsLP-g@cntuLP%dzxqy$_jDFGKs
zN+GGF1b7qq0JjlhrTHESACUQ<km)Z-NQG_k3#B#izegPKLqf>^Or~Qv7JTA?0)HZL
z@KFbwP&tL*euk7cSi(~!93}ZCOL#UR<X6h{`4TRYa0MacUL)c63Bg}4({GpXE(w1`
z2>zWC3MU^Z$Llivw-O3xAK?2;@(HD(M5#0cWr*A4{p?7HL(~2aumjNfHOn-<F<s%<
z61E!f?e8qbgTjcOdxDjQ@T^j|pMCOK2}NIq0>@3nQ)H>Zcdtx;T*99nhTkdY8S>*9
z5j6xv^NH4g4v6Rj(0LH|1RyR9h{IwCx>}qP5c$~uodMlI-Ww~0N<~FDP=u(m0d7h&
zr6TqPZt3I<PNkyuc+s^+si>%xN=36;sZ{g~?g^g<XBZ0ti_Las=!~vp?_t(^*;2f*
zSFaBJT%|FeikBm9=UWdxC7XOIEI`E0w-J0)=5q$8QqhBG{5R|wWrpE^cJg)Ti+sAA
zp~k^?HI#OupPx47)rh0XqT$!z<9(+{JklcY1D5ObcD_H@`0$vBKt88Z(ci&0S*F{;
zE+F=LOn?T?M|Of_cGh<=J`-ND3pxm&8xPKlE%5CD&3>7e!Pm!5ka_rxY_IRv*>Ea`
zMq#_)7K*_7euTrG{V%z#Q$EVh!#6ncQXcfAL?E6BVRm^P!IvY`?ZBygbQ<{7edCzH
zKzUB(qlw^~CQ{>1&id{EUw5#ud>o4yD9_2)2)+W)$%o&1BDBPZ?R27Qp@&jZ$^;+t
zQyxcq2I5X7rF`(^gHAq<Wentlj?%#XmeP?pA67@HuwaPAes~?F_fS`asE$&be+Q`r
zQoUsQ{K|RQcT?h(3oGYeM0DZIxlWR$HzL(R>>N}Vv2g5XX;Uw;XxIjGv1t9cll@8I
zUO^WkHAegN8+#V|cUW%AZD4%6)`qkHeBXvsJ87#8=Xh|74X3sdM>`b^%%(i05I|}t
z{X7m2X>Y{gLG2H5ctV`IB(;zD1+0RhWeNL0g=65?I@{8T7dr6MfRjY`ZO2_(sS10o
zE-RmhO~(JL+(49<i+xzjXQ5^>2N8>wOpkuO##bD_tBNP*7f+lrHov5A$;l_@mn@i9
zJ$vrVh52U>=`*09Php>ah5h=T)4yN-tOX16v4*Vmo|RuVb6)lNqt5A9JY>-ES73@S
zUz;9N)%k6DO#fMWOcfZfT-r38^`l#RJNjJ&j^~Qq$YJMKR#z`Nf7HC`GiS`eM*in4
zSorPfGv`-D@~xqPHk0Sio{tWS$v3eXL6salqT3N{a#;z@b}6u}`B}?=yN0Tt*UkYz
zv(%ZsuslGtd5!qMeAdtk(Yvf)bH{fBqGpYMq^}3{+1sL4Q`C6`HeS)h9z&jIbhp@R
zXvuu(E<)-x#XFA(HsC{Gzf@%kHCJVdk({bbv6OgKrWoC!$`ngbs!TCTOqD4{bEq;U
z`~oHQCBDON7n}2lC_$+*B|T+VWeT(N%hkqDELEm(RF&yA;XFd%LR+a(Xe)(d&LbYS
zoJR;DP8B6Ok7$TGkGSdnl1Re3DUqag<7(%Q?zHOLqjPFU*Y?M3M{t8yYidc@bI9A&
zuJ-;B?xx6St#)#4o!oC|(A(|SB-E#@Pu`H!5Zt&|yCySbV_<E&jpsy$X}*4&z1x%0
z*QacLPYbQz98O)IP?xqYaZPxwmalbA*pk|y_0XE0-0xfCuj``~L_BpvB4%B6#9g;6
zV$>CAzJgH0rI}_V5b>@Z5pk_OGor8cXud(A`lL)xz1cv=6}slHC)DcP4TgxJg(byX
z-$N5=f>Wz=HRy31{yJT9=t%R*TplUM)Z7iG<j)s!?9y~0(_442QoADwk!EF%$~$<O
z^U)-SD{}{nqs}Eu@79`^*(=It$&&nn;?{gn=JM5PjiW#C*ALXv8m{pUXiRS~)=){S
zdqhKxymgU?3->{<^9>Bu56aYJ+YA-gg(_FH9fwGYCMj%Vs~zL7Y2cbh-7lJkXo*nq
zN~|A=!&i`47rr@wlt5h=Shy}wk6-7F2i{MpPumo1NZEKzW^m0LT2W?l!`Qs!HCp3K
z?`!!PF$W+<wM(=9$MC5VKOuN_-6x`l-Ro&RMw{1NIQ=D}|4O$udphu;mfq8ljzH30
zN_(mAgN1jdy>#xIC$BJ#L6^fVh|BPp3kp{I1A8<>zw=XH0F>oL#YV!&ht3>X_@k45
zY`9)~y5pP<^8zOude_;8QN6Oj-|zeaf5C-mFQs(r|E<2|X)hUi+VYNb3cUD>Qe7!u
z5A%LJRuFAu6auV*IiB^m_Xo}~?yiB(Sc0)nn=r!gEnH#G+~tYB<zEl`!-T*R<J%}-
zdf#Ayx9mOa_;j)7^7gv}Ma6Tj|IWm9o|+yr1CQ1e&*?Y7AJ|cochN~`LYKCL?Ra!w
zDXsBG((H9&DfoPWR~Oe2aMq0t2HlbbgXw0dU9hv6oMGmqL7T?|tr|lg1q~WsVTa6i
zrXT)F!YPKHY6cCXFasf&ke-3PxDvzZfQUc#K)Q?t6T@Liy9XKXuE|2nbwoyAp~Vu;
zsJH+L-_A19Gt;{UQ_Q6Hrgzv$8D>Iz)67u5P4>oKvd2}|rdg{T)k~H?i&fwxlHuJ4
zO3PnSntr1Z>Y(%8qyn=m)tj4)PTh7RVJHrzds8oIT$Y!fP8y6(T{$VhPD5QADD-SH
z5|cS^uvU`#!BL4MeIQBjhq6VIxW*+_a<)nm)nokC%QXFFBQc4Rt_C3>-<-(0%?PFP
zWlFsrzB{4cbBiS1ZX<*9R!OGyy?+t>HqFF#8~SZV0v*+8Ty7+F?7Yg0NNtxx>IfYE
zO4MV!k&sBjB_vE2gya+wc9Kvf2<h!eNWlEJe}*7rWs`6&2~`Vlt=o-I;-7Jy+ev{h
zl-rHuWa5tj56mH+l||gYaKR<Sa`K4%f~m+ayu93Q^ePlAO7-XtBQce??PJQUEYS2H
z$dbD84Ed)Ef>qLCBvc84Rnlq_W(a~+(mOynGBuhG%pe0hjKfRJ3}dQ(7&kGPRuwA?
znBEmL(pZHOpNN?7`KPJY2)8l!qWFe(`2md))&=@BYHnE6up`dUry;OET2}2xi^Ng_
zEAN_!m0+DMb(qNn@p+elay1U@Ttl!?M9(I;UqmMnaLE_CG6Y=hLLmsgwx|S@Y1{jT
zk0dAepnya0kcgHNaM2i40<IV9S}8$5WIu<1tE#vZfhF`D<Pw4N&#WG_ZblL=#DS6!
ztOqyAgjTLepo+kINfMIBOOiGb5i55oflMBwlCf4IF67qAwuD7Ya-6F;vJqiUw>AYF
zwh~mR5?CpUpA)54BTph=iy7LQhiVwH>OP5JE)FyfLA8iZBH+biVJV`gik2%Qpw=El
z-Ce`TWg=4<L42ld(M(gBiTZ5TnYo}#MZo29>pUGX$gHbjBwo-CuuuY$>uVS}ABT08
zC8-xBp^k*5DItZ`w;*ggSfsGKg|KslFrKY)O(me(g>{yq?ruTU-7!(?g{TT4if37_
z^`czaLKx3d*!mWPO@=U58<l*N3w<Kw;Vg+yM2Q_iWLHGjCty1ISs9`tC|bO-7iYy~
zwRecJ7KyU*EX%q>lr_HP*T!;f6S?@Q32nz%u5B&kx;~a`yT~<C<l<RgYkLd1Zj9yH
zEOLz(xp<bjHn)%q%D}Di{6uF@QJp007BMzmDJZ#<gjXgH0M<3(jLYzK@uddC86_E0
zvi>v?-w-ZE!)8pLaK`%+Gd`FYmT3t}Cn?-aC#m_SO(CU*bSQPBfMY8rydfMEZq6iL
zAKaCR%MVmG_^pH-M2R;M;@z^3FraCFlK7_*$0VFcHwlq06mr0yDe-PH{bY#`lQ@?j
z$Ui~ir4nba=k+*7GyP(TFOhhy#KkT_;JaDUACz=z2{YeriSLp4n-b^O4%0u8xKO|W
zj=nFh>m~%AEOD`05b%x??<&&=NPLLIM@n4mDh2*BiStoqeP&5MegYA%m2kDBH%NSo
z#P5<g-={2(P^?0}pGtg>OmCF<t*in%*&T#<Z`?%){vKA<aDEM({7rX|Z&;*QodHYO
znTUfML44E1jiVl>frsxVc90XSZ-cHWx*`+~_%^0%tnbJxi;|!OAc+z^3K+l_&`v^p
z5xpq!y@V;6_8W=6Bh&vV@xRFQe@NViu0c5|66Q$QnGkZRTSmzBbHYIqQfGwu7E64k
z#Kku^u3snd8)f=7iSHmpI=e9QKOy1s5;jWs8X>Ot8wuH!iGL_zXWTO8?@0(cyC`w$
zh*AD%iBFP{I%4EIUqVzrE)0mnVhApWyB-VVn@^%6@MjZ5N5ie);fsQKaaj=vsT*LI
z_YN|h-GV%)9?=kV&R+J6mPoBLpgsGHR_YO53%(il0!w*LJ(G{|SPg7}Z>+p7`z1ps
zJR<h@pvrO<((L7X1%2Ck&P29oyxhU}OYq^rYZewb_}&Ab_0o%HEp+e|pz%A|3nJN_
z^__w~#KFTE_$6V_-Xjf@MNTH*t8t*oqTw>|@xD_eiYfvg^JaQP*MhG*=;Xr)C<6H&
zz=7LdZBg*tfN!!wY;YIi_VT&$UjB`}p(XDg2j6}u$^6YGM@4^yh`k<f;7fWxF2M4s
z`@-^lgu{N_pFl~cH)ziA6$o~D?}Lx|DGx;zfp{W>+2wr<KKwTePQ9N1^o>+I+x3Vz
zZrSB!gKt_hY0dR{7K2Z{84jhVvl@J=9(V*qAbu7uYOn8lTlqLvFp$sb@@qTzijbG>
z!gK~g=<^I7YANW5b5x(FUw(dppjhWY1FW5i3I_}vXesm@UZ3aVe&RAweV(ptv9>*j
zPV}BbLM!OsQJ*K{2=#eV9r`?JaZUued(mG-2eVEFHW@Q)k0f^^N{+*WaU(T%BPxtb
z_h|f}R>9D6#nYy6y!^EbkxrK9@fe**eIILk-y__l=<qJYqFV<Y-S$LcgQ2+1i27l(
zBHKnq$F_CR(5N=hyqWW=sxNKnBb$5BAB#TFh#`e1R3Av(xVC+b+Vp|i^nqGwjQ?Mz
z4`hwpmOjv{u94$sPcLuN2NL=~JMqr6emI;keITpxk7}usZ~2yXIg0uv%R}+a+i>zg
zABZr1Un7Tdkmo5~ZjfXwT`+qFvU<MIy<g~_@3>4(B{=p$YR74c@4Iy4OP66}G*=#q
zk(|myv6Oh_p%~qvJQPb%%0n?qOnE3qb0`mGevOj)vU;HocIBZcK`9Sq$0-lBw<!;8
zb{VS-GqF9isD$IPhlS&^_PBR&Ty}$7I4*1N&@3XeP%JtiHc4u4ZIbkaTWpflzI@8;
z%VsXteyb;crssAPc?I)tg%(o#MM#C{H{9WrlnhD|J19X#sblA!?X4Y@t~SLEN}`xf
z^&}KbdtN#~`}E<u`$O8yh*mp$bnSO4Yv+&tbk*$9FVu#&F0EZK`l(g(M?X^Qzp-<z
z*3EU3wtm6rpVr=qU6wp+Q=p_|LS1QRt!HCQVQI+Q?sdi*?|OH=t6{7*I@74XGJHy-
zxBh#YyJHVc-$CV@-nn|cug=}k_k#kV;PQFaiAbA~_gs_F&8QzTBBjw=<gLH*5G5Ft
zRg?EgldFDJj;qevjcF@t_T6i>4xaiE5r2JAII+%OudOpS`PR8N`|Dh50&BH=q~2vb
z9o{%O;@Y%H+n1TRQR{g@W8y}0t=9403tb)Wx==^#PQ-4#Fu2wQo0DLDb&0j(QV2Oc
zJB-~yZDq-)83ovZO5YgVG_B;7j8)kU#grRDs=o0uP*O6-6^Bv!doT0|nQkG^1Ia#2
zHx+2h95SsdjfUL&g<Q&rmug+flAERZ2ACTs=b3A7Yw~a0>+J!Zjk_*%b^61F`Z}%C
zyBE5;%q;Jm>%nYlSc~vVS(g@v?lqog>65f+B~2OO%u9>)t@BI1$XM0>C$_S)HtHIl
zyFxGS4PM~xS(5tTMmV9{oAFA?UgNw_c1d7U_Ntx1Gu`15{lQwK?9A9zveOtF@|6S{
z#;k(UQf{D5DOHVxQkAPAu+g8XZ8|ScTc<S+{6Nc3jwvna=eo3WOf`*xh^4ONx{a~;
z6Gz9=L%XZ{!sXK5r3%xgS^8QRRhUfUCgHEnWqLiKk&DtVNqebF?(psBzPUIv_sxMT
zg#we`oZI1mKhTI@ZjHO63QQr-%E1|dR6`$M4=o#4`3++GDu3FUVvDFtX5Be&sYmY-
zJ~nDz`@jNYCY;@QjhxQkHhh=8&|DsPmK&FJfr3x|v#0!DpsILI{(;`*U7j$E#a;S7
zWVpsn99NuuQXu`D)kf#CPx?(eWpcl1r~fVOr5h%{t<}sZ@D9Iy`1U@*ZYgOmUGeb8
zTk6j=^bXGi<{6JsRmyKXuffG$%Fqh%Z7=W^f5CjOR2jzl11O2x^q+g4dC8WGvG10D
zcn9+mPxVt@2c{LzIX5BixxiFQOKLl`q)PS3zHZpH3EMl}P@wyg#CBQN6;O8!8dmV!
z7c$c>DSHQg^*W`K7cLu2xN>?oC(TF%uWr1RV}{bdFfaA^+MkJSxTXv()feyU;?lg>
zQ)*{{?$yC%7*9ZA`!fpHS@IywbNS?gQhiyg<Xx#BK@q{+nljeutuEyH)=9+vU9E3O
zFt?_ZcelQj_qR^s6Gu`?Ft?_ZaB$e#8@{J?5<fbUQi8cPrTo10rTnUO5)ZhAA4s#6
zE-9}ykAR&jJuYnuK9^iar@i<eXk*dBvS|DdBFVsw)Ra+$_>DAa;er`Usun}ReBtc*
z7a`UC=vOy<U`{@WZH7%Zb2vOmW(R|2N^*ARK4wO;c@kAK{n&8L(958j>Fs6c9id2R
zbi?*#y78tf(KO(i&UkA@fZLbR$K)2I8Q|Z)0vfcyw;HM7?4D@)v1eO5@ZMwb>JT%`
z60^og6j|;?7Lrd*71CcnM(H~>OZ;^X@lV627E8bP809}N<zMBHzgx=RbByx$NcrEm
z;+yAXEfu$7W|EPUipKI4ipo5Ej2C-XUhG51#eOF)c1e=qOU)75vMK3dTpb#@xVEd~
zNeNw{X4|=2di(U8;E=Nirnk?|ND1~o?=&jz`tfeg!i$+IyeYZq*<>jN)i}kC?-}DQ
zBhDKs5*k*VDpKAwa=FEx@>7bG%`3(Uo!u@e@hZDd<4a5a4n9#TyT|Z5m^0fda6QTJ
zJ%{qP{9J4LaA@rE2cZhg?XRA)unNkqr^OU@1qo`gr&}ay(fO;zW_d-Hy6!4LnNqc|
za&Z;5SS;?;^C?h%fFnR@Bg!<rB%DrK5K6reJ~Et2>;*}I>`@lweL;b;?&z@4`gNmp
z!I-Y@87bnI>QG6Q>bherD)r9DODe80)}k)ANx*f^w5UHOHLAipE-8Hjs{V!~S{l6L
zGV@5JT5k}_vzk6WC5`?%=ivxK_jY_n2GJ{s3U%A@Cv_m<Cpe<ow&VK_AT6krZ6~B<
zvBBRbty0scBqecT;%lPQfu^Jo9gmgWU=`5xbfWZv8Jqz$Gm|L&5rufC_>IqX*3WSy
z?7}Ir5vPIZoT2Az$$w$;Pk4HcrzV`h;e`|mcml_695Df96hLR8D*1UPHxn>Ma%@BD
z-EjgIQNS6t<hxoFKwoXV#FaSe;smUvfLdGf^(_i`QF26(x;Re20~GLrEqP&!0=OX_
zOTY$XM@!%?H3=``l*o1NMoLMNJY1+2Jk1*7Y{|h^d<};~%6pVDRq}9|UGOxMvRQJl
zDIaSt<x5K0Bzf*vJk6xMBRSZfTboP4wqjc7ZOOA<@iddt9c*kDHtKhpOUb8{Zjxu2
z;%O#jspP0eUtEPFiPahaVgg$#yaX{eg-Q-D2I1E>Lh^nf$sgl{5PDWhyB3l*Drsj#
zr9C61spK$+X-ZRsIB7?(qR!{8IQ6nC&8ys38{czXuNSAzF)9wHq7F?4p%9byPgF_I
z#BJ7|MRB2${<?^;>`s+*77IGq1Xgmq*145jO3+<!mJyIMKAZ_u*CrG6!h-}I+9JZ{
zjAskRDFjT6)6nI1oH-yu8J8eFvky6jfB}gFOtkGGd7->86wi5Gi*Yi+LtsR4CJ|bh
zqG~eKyU76y3h_h@Bk@<Hng`42)=HrxZY%LaQT5@j^0L%TSJ$Pka9ET;UV6N`w3UJ^
zBCsJX@n_q_L()jepcSD=d^*^ggz?2=>SZ|8mXM57iw@l9625FpV;oaEB8`v=n<^jU
zvt$|}9~hO!c>GnVH$w`pGDelN7b1C}qaE+BVZ>_wQq}x|t{MRb11eu1L}dH#5be(<
zgmYlkbC7RGw5e75$E#wWiyZYh+!`B^vAc0t=Z~Xw#$pQXWhlN|n+$%&;;Tmm0X7~k
zeRmBb)JL?=Y&St>g#FVxv&jURk$7R#r7*X44lYJ%j|yo#%ezrVm@kC!Oc|EpL33#l
z<YEQU@@0fi;IPhCMR^Uzx(aDLTNRz!VnshfUcS;q(HVJOWJ5#*eiiUtC6XD5Pu>O!
zUqT|8k@(~*LE+m)Br_79907%|4Ux=9d@@VJH?6&ku?Vl>u+!9A&`#sU_};VA)Eml9
zQ!gEiS>P5yy(lmmD$;Kd;V8=T9ETmsqaL7b)_KS9sn2p5DR1GtaAxI<a!6X%uY7i;
zX6!R^x@+TbKV7NSrC9wiUNb^Te*#~C?xBs>4S$fS*8B0_y?$?^oKl~}H>7)S{Ttw}
z)bf#<Z^)p*L{iJAAb!ReD&MD;Pegq3lx3oN?<4i!yn5-sM;R|!ID7F->;7rR)$aCP
zqBrh)?qK3mtRrsRl9`%O>kcOI)>$|5TDQ89U;q2pG==vn&SUwhqK8I3mJ>~ldMxLU
zrnG+`OWOb86o`5(_u(!F<|&Wm#2DJOV7Zd&@K284tPTooKN7gnF1}6Ge!FRw$MUe<
zV|kX{-X;6^*}G&adzbdj>|H{K_E_%iDhzBglnqRJGsoq0Tb|O4IyOwYuLXKhhUFc-
zxy4Md1&f(v%bmIKY941n^Ez$@4I(&l5?;@H42Ts$0q>FU0STR3<bEvaf0i(eyv$E0
zEQEa}>@Q)dgu<UQ;=+G3pz;sCR;J%5;R6yrEa58>{!+p(B>cOCSr|Wf-CPNWOIR#n
zxr9{`epkZpNqD=2KalVR315=%4-$SNA^M@X9y+gpg%S>waFT>&5>`q$Q^FbvzboNZ
z32&9~J_&y$;YN9%8VRA7{3>BU6C1A)|3u<^5{Y9fT%?ByfeT9~@OPCs%|e)8SvZZ6
z^zo8DP2&8{BHtW|&zJZriC-yknu+i_8zs)KJL30C{Ar0(|AO+w7Q;vvTR{W=qf9>_
z)BjK6I{O#WLxkWDOC0V~1dinlkzOeAVhKk{`Xq_-6N_@nC0-@*`4V3!@yjL7$s+Re
zV}q7TH%Yiz!fi7B2ZSL_dqhHE`2>8Y#KqRb$p1QVK(X~O;M>F@|0Buwg@j*AsIy-~
zPKXfvSrX<+*pU$VPbLK45DAA%I6}e+gvdWl!g2|#2$6p-A@W};;Yta=E1~kMzKJ;G
zY?E+1A@biN`DoWpIX{&U`w|J97VR{^`i+EdOZdKo9}z;%XN1Vl?*Kwm!hnS7gpkuw
z!fq1wlCXdfa)uHj|7Z!vNjOQu^9Ug)BH=s<7fQI45OQh=A!oIOYb3l;!dnO-=Uxea
zB;lhHK0ydM&k;h-UI~9GAx%3-|9}v3{vzSuB>abjE<XQ|gYD)8f2M@F5_XiZHz9r}
z50mgTLgXuv_;?8~kZ_KK3nW}FAvXRIa#j-}{~C#Jl<<cVJ}Tjp65h&j2exf@5aK<3
zmmG(B5aPgZ2XNj8c#tV>vT*jol^nC%P+x`ipB;(^Z6^la6K~P?Ft3E6=UEB&O8Ak4
zUrH#3=oI<0M(%Y$W7UUb`Ys7ylJJeg<l|2}UU!d#zd8*6^D<rh{6fC>4#V#(Zv}^3
zJcgo$0dY6Q-AE(k5JZTsnn#GP)`<|eVLo60Oe-b4Rzk`r{SFBqk??5=*^W#<AR%TH
z1P(MV42Z*G2-xw<G#1Fm*ON1#=&}o1DYt@$b!A>$UIg^mW|n<yi={2db6WN-!=u_7
z%f9WcwCsDam6m;d@OX0C&>6;pz+&@0GW;3$$o>SWEN3CjUcE<g!%>xJQ1NmH-xJ_d
z7FAJZL>4&so&n!^c<7y>(7~67Nmnrk>R=r1;2VSv$U(#zY8-rDqk~4Lu58S!5yxW@
z4HHg^S)8Fei-5<qnPuMv;L8M^?S>{7fqW0(Ko_aDDA)=Ie9=h?MFiZ1!`{w61K+e3
z>fx+!hc2+#v&m6WC!gL`)80~vHt6Kr4?d1r&fw&Gu^Tw-1(q2&4%x{scGt8k>;%cj
zamwD#<9ecz&>7i&7(PT``>`zc?2i|;&hqd>@G(E-aZF+$o(N%fc?ZCkBU0l}PRqj(
zI%F6ul*ebAf$}(mYL}M-zG)&g{^YFhQt%alh4R`-R?2hoJp#TVl2468E%AK}K2$}>
zqxCUEOMH3#Vtja{L}-a`BKTB)R?ji{PDf?!_iYyVNM}7Tgor@gX&E`+c3qCO4CHfK
zMs5Y)B+x03=?sK@`wuJ_C@dhY(_t+m3kv&N{D-%Uys4wOOw=+mpLev)GV;I7GV;;r
zXMhjtx3R#T&$q`=#QfTwHr&Ab|HpB-SA69u5_djtQV1Y-O1F=+w0!(iTzXLZCJs-~
z5^O^VcS6sO!?QJRHKGDXp&`IYdIEJip_Y%r!Q&BHK6akb2YZMf-u|&bSu3{I{*im;
z7ap5c<DjTj<6Lfd-qOzuxSc!}o5qsCB`4OVk+-DHrm@YYvCXFOf7GT?jLDWw<EA#7
zMx~sLxkT=CWBndIaSOah@9~)L@0M&D#s1}{n{(IZ88~@%>2AV9S~NN=7L&H)Yv2!Z
zyYp~!i^UkpX|WhfiMLpc(H$0xu>@tY7^B227GpGr#bWZWP*PtCT^QRf7NZ1Zv6%XV
zu2+w&TwJNSI=QtpzNn?r<yY2r=V=b3#584;2n)vC&OOsCqs0F+gi)ek7FLMA7FLL4
z7Iud(3%kQK%kJ<lx3D`D7i(sBh|hxUhOstew%7jr@aFrABS~vYBPnZg8YWm9qIXVM
zuhqJ>oSRR_mguI~65Z7_srD+l9r{ymC)KBKNL!!MkRUcgPv00?o3pVj(h-}XZ}Hxf
z)P6(ymOp8U8@7ZqHzd_%ughAKD(v*Mj#{UrEyjk-E!c3UDf#WpEx`@0_3iF9o;9{Y
z7qwoC_^=_j7h8T8VViVqt-j7%zbnJH@s$j*S@=eM(<)ff4b)(7w=r?k-b@!ZN>9@A
zwYM`ol807tVOZ_;5z_qF;@d5xnRQ{<$zhAHHEu}sJ0vnkcWlINfH$$BDAQH<MMgWx
zPwCDQxbdr=B~w@Joc;ac0_-0gm76sit8fV#uVu<>k*D2`f}P<V1-r?s=o)y9jnLlR
zm=f`=HDJZ)UF*WxBkE?aKkH^}^$k*WXKn0t$4ZoFAJ(QI5<p$d2)CJMYsS~Vr}l@q
z7G(~|m32Q<&3R3G&3Vm~?CXkouL7v8Q}Ur&f&BJXu<Rv^@`80*;}`F{HnSYYjoDl7
z@t)P#ev1b^g?Bp*d#4!aDXgCs@z-I~^=KXA?k(Dt^)j&OdhEWMn}3(V>#94&Hl<YN
z?5LeA>|h6F-%zZ23wae?wJ+=B!G`Xhy2qM$Cz+nLxl8WOq={NV$qO0JXFM>%XxyEV
zF>!Q}w%?<5t>~VcRkt_kT+LPT>x{;X?;`bA8A)R%AvLUZuSne-g0xUwDoUDK7ZTgU
zU-W)befFk=hIDKXpCGn}Ps8@`Y1kfq<ojBFE-WqK3cQA+Fmy}wTHU4nfP)YTVzxo-
z4lgV%NjZ#t<z3M9degvZ<E-cw@iz+lO5M~wzCo{9Tg3NIN_(lm+kA`omtkSKu`Fs~
znJ_pbx<&lF0&m}PZV^8KHiQjRJI+1*Zw3CM+tOZo@YnsnHKCYW#6R4(;~d&3lKT6z
ziawuE?8^CiSi@(uTpYfg)SGUxcpGP18^2qeU7i4Ehp&e{SZLoMKC;5_ZJNTIDla8M
z)Q7jL9pXK{@~eb7rf=2+bJ-0wFoF~@&z#!Y=)Un!VXye;#_^BHjpOeSCXstR`>+)2
zgH7b?g@${uu!(%NF#Sz`V5M94<hQ@PR6lSymg{h*T-uYoSx0BU#qH;h=k^u{`SIAN
zO4?Fwa>-wpG_SI@vEMb+W-4_`q8U)T*rz*ou`hy!jIWp4#Xdd5&@;J<eNjqIMow^S
zdI#)ce`c8GFc)NZ_~U8m+1WY4(?Ko6X7!+jJNUw5Ve?{bW8aJ0*cW9Bp6m__)He1s
zZ8D5)Mlaf3(P-*7D+UYF%`wtjD+af;)x8^jivAe;);eK!Ge`fe#d#4GINNA=KS6m9
z@@ro|6?QZHEKz~E)lT=rJ9T>=blkY;M)xqKA?a*E5_U7Eck22Auq8O;Huvzoz?HeR
zl7e0CM_811Bn1{NB^IR%t}OSsA8Ao85ENL=j0yxP<znEr9qvbmQu+C0+u;5Ti*l!p
z3i)F!D*ZOcwznVaPa2A*_?skJwlQN<GD$oKhuGX6hR6II<-&#7+y2aiMB?L!S79gn
zGm}$@*AwT?_GhNIBmS;Pr)|x+P$D;V=6XB#wI7$9Omq}bZfid-3){;hMVQ%)%gG}$
zjcKsU5u4hN>s2Til$p)=#8lp&ODV1r`_rFgmG1`P+|m9lt9-kNR}r_$N3RiLKl`(+
z@^Se)NcY{hp>EVIT7@I@43H|Wv;?WH#H7g}PghA?^G4{71MiP-49&G75pLYQnpgL_
z@RYiJrqAQ^`g}gWFW?J$L%zfgB8PQiUvgL&Txh&;I12;J;EPH3lz+B`!6PUxEDUOO
zMp$;Ig#p(}pi@g=f5@!LqP>w=N?_%UH$UL|1XOeh;`1&Br4|QNh_9?+gsZ?%{wJ^&
zY^D-Wdt0zDvJE#2ECduL=wKINJkAsYlL7+rAbnL0BM*suWdv7R`Bv31LLoL21RwI9
ziUau`s$nF80~IIOY~_2Xh7l{@B#=em8VE^HPcE`3nl=&<D|;ycyBCtrCuA>#4FrMA
zb-v0KMuZo(3>FxZ9ITxPTo0l^OUGQ545BMGOL_6z-p>VZEe>T5z&M)(IVKUZO;j4=
zqanqkoxRR|&N?^aEU-#voaKpyYD6Ez;n60qb5B|4X8bjQPg>_LUFT+;iePBbM{5}2
z=D$iD<J2w`iHulfu_Q6RABRUPTj!p-&dvBBTw5?RVinX%WSq^ZilLeoSC`>+z-n9%
zy@$XW`FWNF*jB^HV>qm{ywtWDM&j%IjueHG)YeegJ2<TKQsft8My!=}p4&l&ATts#
z?9G_4%|h6lLKx4Kfo?*u6Nhz{qBhqw7xf`nWLvKmZT+DT#j~vBYEj8OLKx3d*y<L9
zje#(h6vd7iaByu<67Lot)xgC<DmyBkBU^uEei0Nc-st06q*=G4jG$JOlxM5bWd!jJ
zwO-~xf!2$LS}*eOOlCoDo~tgFt6t=~UgY9g=Blr0o@-+)SDnbUQRL!T=BjHU7dzc5
z9I6vShzNXY_-0YvUeT%T!%-9G6K0xl^j}jfmyytjbJg70)#YNcWI;J5STtj+nb*rw
zyG&fB88@4LKR+a(7Sw_YccMdK8(&lo3YCvx)L0m11TWc`UxL)*r>C8)^t98O>1hWK
zt*0GU3fc)Rs9aMO`*=Aozydo5De4yeM#5caR^l`T7IX<Y77}MaCFEVAO5Ur4DAFG!
z{)xo@A#wbO66s+=@TW<<qr`;@F!B$OI9D7gZ?wc|-ADXfiJvd=h{Wege5J(eB;-TN
ze0NCvE{Q)b@t;b(QR1&ke80rsllTFN|3%^&+X3}(6GFaH0Zx;62bqqIRYZD$#0N<H
zbcv6bP^bh$PKCs)C0tAh`YMTEDe*dqub22XiEo$q{Stpj;!hIdW8p;!UzT*C0u1`^
zB>nf2ek<=A6l3lngd);i@;>$;!~qRCfcpRs@+*fd(615tmrAii4LbJWRq>z<qC=fv
z)k$>qr+6jYx}QrZx^h^mNG8itgU?BSQI=4Y7+oKlWTJNbEMn8Lspuqte1u<0*d1Ml
zc#(vYB%C4P3JKXo$@jd3UrN{!4Ndwm2`5W9N5bz&_^O0oNtlQ-GGA8-QJlCiAP$Qm
zxGdgju|U50Bsv0mrR)k;!mZ$89hn!G6#>oKOoj0sl#gxT3{Dlset1K*MuqW0{B-H+
z6b2mY>i9B<g)70wB^zgOs+xU>drt!*XBZ0t<?;SAOu{|4_hjpZ3RNVe*{>TyBd9dy
zQ}J>KUl@EoGC0Bl;C6YL;Je38ko?a2K8L=1LkoP)`j+9>A0K9C;AfUS`^a{!Q(@cy
zKHhhVJd_IK?ch@*10F{aSpNrbpbu4B6is^)e3KPogS!y7moEt~@paa(XB(HMIqQ3C
zj^&dljtR&fhrC6(n1``nKxX(AAi792+zr*v0#uguJ(McpZ}MBGO6c!k^#jU7)kR>t
z@F%IgILY8cRhk8-Dq(N%sr$k9W}v(RhrHq7n<i4@PtN+@1itQIVfoN?M4&t;-%r7(
z?ys0#01x?`Dt*5MAL*3Gw*Uiir%K;jHhCO-7|7>T>H7kF+d!v0rZW%*pwrjC@CbDJ
z2KE~)*$=PNm&6vvZ0i6mAD}x{K=d}9zUfO&v`!z}JT9Qsqrt6x`pvn(Vzf`cp<RFq
z2D%03P*pH6TwSRU0e#x{Y&bRd>TNiOflW4?ns`5q!&9_J<8ZI`TpS+KUWvnl+VA4<
z1nsjp9Iu{OWiUu)2_FX}v4bCX&Ai$3XD=>?gKn%b9HCC$VYTrJhbnEnxeKZahbSao
zHSgH<?*>LcPgPxxN!f1X&_Tyv*-n+LP0g<A{5Cba|134TZ{a12Z7y-vk8YLpKX98%
zYgfvu1@o$B&z-rDi><3}efmRllj|VcRoa$i)vlN7H*@UK*DM9Q@ohc>G;8xu=+_O#
zi_QA6bbMziZLNM>y#>sgyP$Hh=61V%EO<6f-Y@xT_VH}jK8q5R_L=`tyY^Wis%o}H
zPsr-jGav*Db+Y?(qrphd3djz$aQ3qD+4He%IlpQqU)0*uy75^MDr5Sp5vxins?WfM
zh5Cu6Ph}a1inHqnB6?W86U;rhT`sMDmY&Fsps`WDP&zT%uk7^g{AaKabk3~rLy}9_
zTVjsS3}7I@P=Ih8w!Dc=F4=CGrP?swrr9tIo4STlQcOLJ66kssTVGVqeOy%qY-KpA
zZlivSuxR}KVwgE7sdFgM^kJTK>qdcxc|21z{gm9?ClTdTlV|?q1(z(+phXa7zv8cc
z&wO;GCG+NkIy{t0YALCfKBInGQtG2XFUE0X>&oiK81u0p1vp%2SxyLX?pFjrQCj@|
zDINk!<;=?ISc30^Xi2|5g$0_4As+t7dQT|OJR$D{zn%ckzA5fZ+^1|K$H;T_(rGX^
zyK*61{vzUXxpki_;7ZifgkWA7tHL<P0;gcGI7(n|Rf~bY`>aJw#+s+IZ&*8cG1ffY
z5<aE5a8C=%2R{3%fxm@SgClig>{ZJJfo97EMrY0N1(Qxg=P{eD2&gSstVvhYYBws!
zyToY?!u1k9ONjZ4UlL;8<<}DbNa7z$oVQiXa1(+*RpJ>E-%LIfWg8*7%63A?>qLkH
z+n#`v<4m(I&O|mZCzvw{Ns!O1{eCDOc0^X;1kVlQ(xQ<tX;sfFVuE+Mys{_>N+9NZ
z)g%wnRNy1gQa}rc`B0TcKF<3(1IGia6|9tc@Pu*Tl49<LRL(GPzJ)Xub|6!y7UVhS
zQh$z2oCkJ>&LG&ce~OBBbut0xC}Zc#z=X~P_5#a1!ySB!(Q!_(XOw(nB_G?B;XZU6
z`<+*!opY%_1|OeV6;#|gm-;yPlx)RI=$uR41-@_D8D!j9-)!8VH7)Qt>-$6SvD-U?
zb1ro^y7Z||Cg7`apvj`ajlRbF&h|jJ6oKuu1&5t4&Bli+i9o&waNxFATNF*}48GRP
zr7i{E^(vDM?m^sMJvRz<hb>)2opXVAfo~NOSr3R7f#v%Mhh1JzJYe0d<hb)!!0h!c
z1t0TMp53h2IY;^}@U>=+bP4!WJ7XGI1j={LkzNJ9X)@goob`PRd}?IFqap(3Ip;pV
z0H3M{M>z)K&biNTY~|xv!9YIFX%0NHIn5#P?aFZYIn8XgNZXv|^!b(ZW-ii%V^z!D
zW%Uw8v+&A=mGdu(XNi(5j(L?;oZ7Mrp>?T+<I~6HM^m(U+{ylcw9RQ&E?T_ce0YqQ
zGqY;(qVr28Oc^_+e4qu-r_S}11xprI%{+fXC7ekt8@*(H)#BL;<}Zrwo+-ZKt$j29
zJLWV|mt&gK9Mx~Y37XRst=wih+%~7#HmCVNWIAjcV68dLlD0X`*qr7Fyv(g1Ehk`3
z(|WBP)#MaEI9jq6j(R}#vf#8Gk#m}yql%l;RD^@fX~F_lIQ+a%IQ$HtsPM}9r7j$P
zHk<HlX?m0IIZSWX(jxXaPjB83o!-3eUpT#K-92l1v&1&NS@=(!-aLjL#GfN7@Fz+O
z)0@17dSMIGoBf(kZ}ty`*`xSF+%~;AAe2gKDXDULb6_y(QJ@#&Xq(<d6L55Co8J6a
zO>eS`GjQ^$ZF*BQ1x_3f)RZ1+|4q}I)KGT@=k(@dn3J=QkE$)sLPmS`r@^PDG$~WX
zozt7ogReEyn|r|5n(56hxIt^2l>qLX-h2dnt(o3@rIpj0Nw#UrLrrg<WaC4XL|}V9
zfWtn$*%y4Rnclnte65+@Olsxy=EJR=-W-T&yw*%_o^P8LJk<2&4DhvPdUF-{S~I;_
z2fo%!Z+-;6)=Y15(`DW#_V+_gZwA1p%Ez&Sf%!1IsZ=n<oaNzmVI0_RNP%E%#q1{4
zs1e#UHrr-5MMvO?dn@u|QUwEM(f@fGo3NDouhH0~)!(sfk2tEh--(*tWGlDLZnn*C
zw#{z-&&_U%0oIz`9Md+t8JpcK!jG8~H@kU^7Ujm0`HN;>G=Judd^xG<HRN81oKkXA
zjmG;q-uylv&vA2`iV&UKeB_Y&nrdr6%ynXGz<{+i;MFd%HDHUXn|#ad)UDnAj`Q5+
z`smzd-M?~fQ`|diZgY%nZgbE-b8hqK`wxGMsKDPREzND>7V3jqnA;qjoBKGjq~TDi
zn?pij_9%SW*ylEfhEho_B~{LC4htqd0`y`WZF8Gwg0{KMf2HcC_!h@qXq(&Q<ER41
z12vyV+JDpB=1BYGq^z)WZu3!0$l1q7)fQ)g-=2LZ_|$wRMX9)RZu432wPtSfMewy|
zZnG0^&>C5GJ8;fzJ_Nqj%xyNca&9xhHfMRLxy@V~AF3n*+w%b&_PNd8t(@DeY31Bz
zLM!Jsf7Hsk&Hk7ZY|Y%}H1M&0>?ens+nf%**350L1fQBaJe2C@_26sG+~$YiYt7sy
zFRJQssJTra_*D5gRxmIh<~E16sJYocKi`_fw9bPD46x=t3kD4wDq@G%-2AMwxJ-0z
zGmlSVn}?YbZH+EeL}BZ)ShRlJ$vzTNhx0t7#%P~@V}0UTS!kEO%$A#W>EE;A>_6Aq
zaN4DBvf)&f-fF{Xmws;??$!87ssd*{cPj*t9%NpN!-Lv~ad?8pFI5%jLB@zx2KlqZ
z{!S{Ly}z?9otwiHI`GpR_&DGs-G$f039xHlI&<M7VKH|?Crab3+3j}j$HBGCz^H4P
zs#$OeKl9=!K5NG8r7?tlXUfZkSyuV1MN6jJ%yFWva7<IIqx%({h$+@+;o4?d+w9`2
z=Kg2RveGunB{n$LkIpFef88$L_Vi2B_z!$-Gp(_i);{Q9)-R~ztw(Ba`Qxfe8a0pq
z1}}Cq85QvC)ZK)!nOQL*>vedW3Eqedzm?u*Le0I+#7ItWGqIF-Z!<Bv!`n<OL3x{r
zQDWX^Vl;=hnS?zksW0&@obB_+QG%L3PI}xve;lT|tK571kGiqSFcZVkEdaKOEdT^A
zb^v%uIFt#;wgh<4+7dtrae9&AmH;;z)|LPV9=_@R5s~z@{<UXD64ttFJ8DI>_<h+W
zwBbtlkMY%xt*srQH(fbGZ*+AY`cA^;bggIOKk`?ZT8FdSCpG@q`_m+&u|q}Y+?u?<
zH$CF>AYNH<OU2t2;Q>qYzHG`z%DlX!#{1&<?rp}W_5Nj(mhY;Ai@_$X^ZvK%wQyay
z-dm^T2kH{)-GH7t-&%8B$~u320DfMyI`<|mV$|uKwGQ+!liLJeDLKA|+7X$1eWP6s
zqq67aY4v7<Yh!82HQE`O=0>eUSgR;mrR8M~i3p!GjjQ+1$eEY-S(CYzo;%DY_$Cpu
zw5C_~TUSY}Ge^7Y^*Vu_OKI0+C#~t;m^hmC_BXn<?vW0{^GNrK-e`d@n)0<re3^0d
zh~$V=?2xe?6(7pjhZW(0OY=TNF0<hp?=?wjYZ6BX8}%*ma+gA`zCrN#QrCn=XMw|m
zD;LTuM`VmwuxPx372_3V;0gtrzd>7*(4eo;It17F8nhl-Q}FE|YP4oVd6U-Qg|`xI
zjouIj)Yp8r--K5fv)<J(BHQSo_3YGWbV@DqH){2#M$E|Yiqmu56<Y3jD3?~Z)|UqQ
z@Q4vPrNXSZJTfw}qGD9VlacR69<R8n;_JvWk-t}j2R~a8E|{G6hbFULhaA1WANc!M
z49ayu&REv3&aA%zlJt6b6N>b!a91peltdOm(nFE&L>{cTvf{JIbCJJRga<tXNn;^N
z&kxm|{DC`vXUT#6u*;4lZgn>#uSr79&TLF-FxK3FI}~oz(3S<VwRN-^?|gS$mv`&W
zO&VI&Xt>5#*oe*4>jvWYRJTZvh*3{29sX_!^D8cj%y!T!D(;N@z(Lzq@j>MG4%&XS
zKA(eEnzZ#secH`h-xP6oleZqcOuW;{H>PgY`V=(kC{^;76ICW1Wzrfv;?4&f#^#`3
zpf_lHKYQQb;Lr81ae?Mq<3ZfB#w~h=drd&Vz#4CZ|0M646nM5tfoGcm@B22In?em*
zXRSx~Cbn9aCap{Q)@dc?{sW@TbDQSnga>UHk-oPeVm)PPplleCu(w*ICkV{5_kMwS
z1orkT8!+;?JHJ<wuVuh*4u1A=(-L>JON;)mz{?J!Dgw{0yG8V{+n4P2xwL)Uz~r^r
z`tRK-*ulgw_WoW=?`fKzz@XQL|E=Jg0<ZCctM{+k4Gg&4F2iLm?mxgE_?>R(HP0H|
zdxis@JAFIg4ulQYwBMh7UArp+D+389KVn=y;mvke<YgI`XUu6114~YRr2n1F)%T%u
z2edv<!8d^mjX4=}jEuey2kzCAyBl7Q;T`noxQ}xd_NfT?x<&%takqN2YSJ$W3?2QM
zkul|c;{vmtC(vVHV7a+GzdrB>&FE|{>idr2y5X*Ie@Lq7l-AE1fZLZqR-ng_b4>HL
zndapwTG{slmj{wT?P4rPc2AFi=8_pduu?2a`+9Rp%HLa030%ypC~1aaF1cf;d3oB7
zvLU<@=;7}B&E-2DvuMQImzc|W1@asY4_s_XFns3x!B-VL5co*zdtqSMtlyjk$06@&
zXO8d%jQeZ8)i2-)WCu<P^zZX+tENeJcY5m7uL3Jj)9gSW$Y?jHyH!)B^u2(T?$=p0
zZ7l`z=J7g~H0+48Wcq#P<;nl(oO<f*ypplP4ENt>E?+p>qW1NX(shVcTk^Gr0$KAc
zNw~uN9;f*OH`Vlc*dKU(rQz*XX7n8v=zm_P+3L=o{1dCb?f&jrcH_9__m=H$rLoi=
zkGi`@Lc8rl$36C#OBy<vmuFA#EU~T$+0nafQAttvxwRBt$C6}t&AFqO8fTl~iH`;9
zYs}@R>@|9t%SXO++E*z}f!9_V@2>QYINi8epY~QDx${$H_5Og7a#<j8;#Om&nN>PH
z5HK(9GcXV|SDt(WDHnbd@R}FnA@L~+c-(?w+9*o|g(Ja=-ZvCH?hmY8Y3M!A7=TYD
zm$r~&&(Zy$JGg1GeS;MH$G5dw{sHESO?)GBNHjh-63xW)Y%`RZZl+?~$}}^A@Tvr8
z8u}okdu9q8Ik~!ZHvOS=#4gW6B+N*l#RzyZGmeBAmzfhVGBOh&(>t$YN=Az5?_dU}
z2Rj-W-OL`w1xaR364E+n8m?1LN(g7<nrWw+{>08^H)DB{nbuv!17;eEWYG^62ftyA
z5?mcb?qU^><^cU*aTdduo8Hd!pKJy@o@6E%57qQGvrjdX62jSLZ)16yncba8I*}wZ
zJ8)=3<uTm7%%l)RbTd{!L~kPLL@W`9LS&u<!=0G{2Uy-zc*^RVn-R`5Gfy=W5{H{7
zvmlwpDjqO11BZx@ko<<HNN`~^kLE@^n!Dxr2vhK*7#+<H#@TshS{7QYXUCib+~jvx
z&c}n*E!p&T37Y<Vv!}5#&rD4-{p}d-WTqy`=>M~KC4f~GSNpzq-<Fq`<YglZAv{6|
zix86#!Xjuw07XGU2#bP*C16mNNB|Mh#69kTfP__4+FENB7t~g(ponO-P2Aer)*p9j
zU0Z9d^|$}`&CGr8zMBUm2>i9pB=?><XU@!>nLBrR_k42((y%B-U#c@I8Dr9x3XeTD
z+fEE!^*i+#JL586Do6D@m7kW4K*Nmgeh8HfIV%btK(l?N`!a3(ZD$1L6-#z$wtwh7
zbBGZhip^6a*5~>fB7RVxf{hDwX|`|lSU*3x*9ysm<;yhN|LU>v6g4QN3gAb+)ngMV
z+hWMDkk_|*mvqYhE@a3`#eeCsi4=NKC$X4U1vLMqr({rgsSuVeSg~XoT!r!Q^^Vw7
zrf~6*sG73!3V4m9G$V`BJ0bPf82X|G^^Tl;CP`)4s(Qzu5tQv_A&ZwUl5WVZaQG5F
zh2%pe6+dxpS1M_D^r&~*-0Jf++pk?Qe*W^0;-P=-N=zcdHBGo;SBuN%V<|4&X1Pw6
zSeC2B6_-R|9)<H4&PE|Eu9S3&rcs2Yy;@vZS>&$(?_IcLNsY?b>m*8}E~G|oF5?d|
z2bKzJapmWe-$&k9@T=7oo5<7qdk8xQwCTYNDsWJgBwl*8^BTvs`gQhOY$b_RdbvIE
z(mW^}(s5dnGI#q?9~Km^rb@s{0!yTD`BX9l^q4zVL)YVxc9}55@>1Z^Tcmemhc&rA
z6A`w_x+Yf_D8c(0iTN4=i_i}n*5o1yPo!;|5-gYVFx?@EK*P8^#F|k`BmnpUoD3*7
z)-m!CHmpWO!p~kp&dA%?P!AHWbpRET6(U+eq7K&>Jlu!sa5inKaWtNrpJT%sLL{_P
z*|bR{{OTmu_F?2RA)id5*5O$v*5Q#yD<ip69C$Lxw<20WqUx|NSckvhC=_BjD8xj_
zM5(G5&M;(Ls6)1D3W>}y*+}K`9XuwM(h@C|$DTrB(WJ3$CpIjEMlw#Gft_`X%o5co
zCt<Eo;Hj0FCXuk)&=WiA7;%W6C@0~fc|y(z3zU0V?4-8Ea^;OK$cH>wMGBFA*yNt}
zKb%XF$3(P(<e-R7A!&26D~yvZN(-HU3gZL_IZwef(abWE@MeC4a#>4gK2gWWcA+_$
zBwTYCs<{vw#u&-9*yP^Q+vyOqBXC}dN#&s@wmtMHD3)QvC?H{>a!<oAge2ir*sUa{
zMdNsGsD%1A2gg^g5<0Yst$24-0c&pB62~S-#|?`+C2nZkhiBv75@|W4ShGJvOwSve
zT!7^~hos`X$6<XW+^awU+vuoU!x+P@q5rUM4RgdXe8$2@$7+Ei^usIY2s;MDZxr32
z=r2ie<NY-$?osb6o<p7dKNSDJijT&ap?(}G(s}KY&r*DW;)@i|>7h(NQ}NRkU#a*S
z#V=F*4T|TZn&od-{0_y7g^O5UC4WW9-&6db6#q}f^C`=6VsVMG9$gjXlbQ096o0bf
zixodg@$~J?d|a%P`g0Y3zTz)Y{56VRujK0$zftk`DE>ah-_HKTYu8<*K27_P>gOC%
zY;sAydqE?;kujYhu}D*_&6ka#g9Dr(50YYB;jy-vN5n<O>yqP6)C82zbk_Q5P)>XN
zLQ#6IBR`T9?*Qj2TBYb>MOP}y72&A&grZ{AAn+}Ue?!st(V1KY=o3<0ze%VA`3zF<
zeH71^Eb_w@KT7dsisu^_(^o0}O2yx;_??R9ia0DE{+oq<i{gK)_;(fmk>bm7|6;r6
zD7sA1D-~^26x|dS3d6V%gJ$D?7z)&5-&q6S_~kg0DSQbo!^XU*jtHb^a#(qPL8e&|
z%IgX}vzYDbYp#eW5ib}Py-VHg^SF5j^k$nYtje>(7<r8rM9>?nj>~b#P>4&ye5Dv!
zCLqn+jyKT>Xi6{`@k)!{+t4%mEvSsh5{uqnpj2-ZVp7bv=q<%VW=Mqov$pphJes)3
znKkgbGq+<VPS8ZF68M|2;r12`_d}2EV3B+~W#D6UD>k#<Q_#zUjC$yD5vcb7HdMPt
zN;K_L=#?9ciS9w%T)z@v9Y2rI-WM%;1p)a?G8HAFZ(wh(-$_023Wo!*ez@I;!1{fN
z&3xS7XUTVVsS(<Lji|XiXHVG=Ebnlz%^2vl2e#Q4dPYB|sKc^;d8nMZenX*mu1Yr(
zYkQlZhoK<ai%UfWmUkKoGq>X>(4(B~;8THt`~-{ML#F!iUco>;>uN*KK#z51c}!;@
zg=fy9e2LtYGtz@|*AIp7%+D_@YA3$)jT~{DPJHKyox6U5@tr%xN#;(jL-eqTZw$tH
zyNS~7F!3DlJ4`(BpP{_ecWZmX(i5~_h4DVI4yYm0;lJe*g8|iXL-{6*cWF_$1dKrZ
zCs#i(0xxs<OHWGhb|BVvFw)77GU=0_2%e$_Jg<%){<EmC<M_|)s$8HdI<Uaei9&%^
zg`+^L%qY+*GYYgSA_}w!Z%Q5gjyhm|pkm&lni->~4$LbVavV{hJW-u<?K|h%ccMW5
ztLEA(6O6b`%jx!aI6G0GArvS-+Q{Eh#|Z^0dcLDi1>?0kqC?TDCCle5oTqsl4!$xw
z6R>mbu{lVO1OwfG7lJpx7ckJ5P*YFr0lvc+hBA9kEhq@WK%Y1i4D{n8!9agyf`Jwl
z!j&pupxg9>^vEz!Jli+u`nOye>a$&&0R!!_)(aSD>{@$65@4WCEFu!qbfpOfdL?0?
zf$Vo;xAoSFTC{-H<L$1=EluvtarPE{-}KCHTGx7F5c8ZmQ1cAbpBbq6#Xc4LKv8+-
z=dD^+{8_$zb(zU6kDGG+{7AV@enG-R2RK?6jPcam_clx~rybPd8{?ZjjaneOF}7I;
zbv8z=bF5EX?`@72AW{8x-+tHKzTLJQ)|J4to&qQu1)ylA2`K6iK+)&5;#6CsV~duB
z#Z#K&8UtEQ>27UEs;@DwS>MmxTFV0mRsb~mX{%#h3_zpqR@dG7e(H<V*1>PdBgZv5
z#^?Z!N^bXl2cVS2>HfwcEn4F>?w`haTJ#q^!wa-i1jJC^yD0O^R;~FOPaliiGd!Sq
z^7Q?NW|rnD(4P)y{xF$e$Wp^(sgxBi%6z@m(OmDYk4pxW)k{EOo8#KnLBo@T^uBG<
zkHzu5%^J>*4QIy(AT8FwZT<0Ec`%FnHrY3C8mYBxKcH>$Y<@XaTWi}C4{BR`(_4;p
zwheJx*=u9cM+%TJz^7Y$FL_3={`#}Ny#(88>vnnuLasIHNZE~)-OoZ}uV;84^qOx!
z`)>Ds#&_>#+_$@r=(#M-U$Faye%wFJxc+n>Emi2V4|BEDB7I+AP=K=CfkLghI8$qU
z3H^Aj`;j=pbA4NUtOaYc*Y~W1=lVo17NQ4zTTe`VY=M}@=iVm(cFtQG#%J7CeN)0(
z|0b>9vKIgCPol1g=o{BP`qQ`q_UkWkgxc|wjXlV?zIO$$$8{XRPkPQ(x=c+)9=6VP
zkM9K|S1Pn*E@Mnki+!u_kECZFsZx_;HnL`D{7Oxpg~*y>R1XROQhSf8c`|^q$>?>q
zGhyrDT51z5O<13V9Mgk2zCZ1i_16Hj<+bA5RG#5m8^tT=<#XP5!G7Rv_T+gR34^x-
zOzp{YHtNmsxC`oy(Sk-ddYU~$JdKGM&xws%%fk1fwm7!NY~r=3^;|q=V2##qm;mn%
zZtc>%uoT~tdO5VH1H2AG_qe`*<^~FPjqLt1uL0w(nhEJHfP3ZL%D5jU3aJ-TKdvrA
z*CV8_ys~Sg-pbL-`}u+~TEH`<s|n;=Z?kLW?P|Qw*u<9s?%NCWZ2{1CuM0rmHS>c&
z-<#?0#tQVkrppaS0{V_02cU0%0(~<V3!rcR{?P*H+kfcY;nchQ^w9&$3G^NDLjZl-
zohLHTxAIm3eNXvc0DTj^?sL|;3x5Wz>(Gi*^px4ZjSTd?S-1aWs1@it`U|IX{eFUX
zmpm5^1|{%ws*fp`RfR)A6SU@S?U7hOpaA;bcr8J^OO_fyUjjaFuBYs>I5Pk=>F(yS
zN8*FfPXK-U9t;9~uk1480~649+8+&|@9^`S&W4kmm&M(iKRq1iOIR-<xJ)^716xMu
zF9FAK_n!LIyjDs|pFNzUc5w*kJ8=$yzJ$BRf1AHE1oS1WcXKx>J#(Z1{pC^OzdddI
zyw#MHEH$9NktDTg66iZ2jzHg0E87qBec+n5=azLLsMp<f9~&5s^mUKg+FoJ#Fw1!c
z*!SV{B-mFT7bOX3?=xRWsXSsB+E*U$h$0?~rS&;Lz;8uj8^G@@w-xZaBF!6r+FcbN
zE5Pr9s|fFHILQR~9Y)EjTTFmoA%RW^@M}mS0)9tdF;M3>{iVDIodCeE_?;yIzjxqm
zJP7!O@Bbs?eX|JR6)<1oeFgBBc;9s3IR)@H80ikYZ$?Ly!|=YVvl23Z_swxeFHG*O
zr}VereMb}To8?Rz43usz@xDOj_C$Q3iWBcU;&5?+_dP}AmbhM)G!Woa1LHg5aB+e6
zO(ouUkTbfs#QPRF(+hy=1z=i2d;!*tN$#$|zr_2d_a&1i!N1{5E>kj{>AIsB5MLA_
zA-=#5`%r`g|Dp&Va)FUWSQz%g>P#Sy9a)j^zNZtv3zROgzw=a_c;97*h+h)K`<@A{
z(}~|j?z2Sh5XN_zlFO1p@=Jnv-`-}tZ+{csH@~aI`}QNqw;+V~9S{QfLTccBMbw1%
z&9Xaz_q_wZ<JA|5<Ae7-`Y#eRB^ZGgJ>9(nm2HDA!Ea^TK)`+Z8{P=as^GqbJ#+R!
zY(o1E>Y4LABt-K`u<zhl{}W(pg+O3^hs4HH(x6m`;2j#9K#?#j10qcP?$9pj6yYZ?
z3Q|DdVX=vn;U1)9&>NPLL0Pqs8L(Z#d{2o@WkQooP$=J1GO{SV8$t`n_mrG`rkF9l
zrwkfF5kW>Fi0^P;!e<Z=Q9_|a_>PdmICP-`_}-w$`1wso0DN!I6O+iy7Xr<8qwe#u
zkdMe40N)$+xFia@;9jc$zBlSA=@gwx5dgk7>RDOjtHFl=zBlT<PNI|m-y8MZT*fys
z2LQe|>iPNPe@fl}_}&D(G*9T$5FS0im&3pU@SUZX=tltf0!%3k(lBcYLvo@5_9jVi
z39acT7T|j=ngM`sy^RsJ=`a9a^F_n1lVAY_@C{ES3W5@#5$`7YLIgr6l<={j@O22w
zaW<e?U&qKyj0)fyNq9{PIV1bTkAVsjRY-lX5UvirPAWf9#|Slm&y>fN;Edmb0hp3x
z3e*AnB_W&?hq$_qkvYhTLzCoUa0odgXJbQYBzNP93>6Ypi>rgRApB3|+gTUNSHXOi
z3Y9@s<$ofWpD-zl-hPPKV*Hpn!)UpwU9^tUT8kQye2ZG4(mU!HNf%vELBc{qfq-6_
zX)=jl_CRADBSb8sFcQ_DjiNtUpe$b&JGpJKZ$jY=Sypo$BQvqd{Ze$OOPkW<nA+rE
z{10fAODk(~Ol)#6&fY}5o9h^P8k>>GI1g=PW;_;+G13_iZybwf-B8@lI!0DtLywV!
zYYsu>R${|IAdyazxR<A3Dq<p}W6$HF#D_)4@}NLaw>|bqXpX~%L=u)N_g8{KND^L$
z14?4TfAf@335RP4j*Q%pFf{1@yJ5Vz!@P`MA)J!85K;ri`vQ5~UfGp|lfJ9?gNpxB
z@q{%ooy(a~U%+|6rzxHu0GZxj@p+0TjEMTBil3zTsfs^e@fRw-Uh!8ee!b#1D*k@O
zKdtCKCI5}$f3J8>df;(CQ@nulg7;y}Q|>24eKQmvP<+1P2Ps~_d7*!X;wx18G{s+_
zcusC$xvP}?TE*X>_|1yHUGcZGKY=g1i!@fjc#%JcJT^`H0m!|ekzTZzj&U!5vZ<sL
zsP{+nRb%L&q2jC`=Y`-g&cwI^aAh-(7=H*DFR;8EXN0?E;rx&mD=J{Rc+xkL2fb6#
zM-+WQQJz<(^E{GfDO#lHnTo!RvF^ni!zZM8V@SmVf_ye9_+rI#(gFDk6u(08>lD9T
z@h>X=w~F`RZpZSHNRdBJ@xv8=uHxq_{%XZHD&B)r#P(+^I!w_rMdvGu?g|TqVO)qo
zx8Qad3e;;ajJF1vnHSX&f%qeIZCH5;P?*nySOU<RxNV2RO7u^AV7!Fq=7h2ZWBG`g
z%X<!bvvE$X!3t~bgE2TTg5FqF9=cP6>9{1!R|={tf)&R54m!g~qk<8yMBH4z51@x(
z&?Z=6y#It=gHeb{+uGi%fbAS?K9Ne-+TNezk;^-UHSlq0u3u%h_Q7~}LXYR2MdG$3
z0%4h3v6<nZyP=l{8THWRB2e!EY^ZjPl;Hjgy>f#w(LIQp>o+nJQ%oYX_eG0dT2}jD
zya_$q2jhJ@yL~X;kD$l)vAwv=MIaxGMwr|21@tmhx|#6#Xzo9MuTVeZRExm!@+{>A
zpm(lHH<LHOn9ExQJ>y9rel;PT<ym38YoTYfgHHtp@>Uq{CR6?JSQ3GHRv7O+&|{t1
zFHC131&VjzU<u$A`y-)v2M-*SFV&CirPa-b;$vT-769p^b$V&dt(rGy`M;5u)@e8|
z7!)de{;$PG6qH_CmxuAO+SMkW<L5dPPn2%6iRZZI+l3K`(*23SfD)zqSQwvhT-Ks8
z4uKoGn9OG8Pf}Mg(YwbSg$qdPvPyU;>o^4W-w%8{e|A+>$jd6hw#MtO(aP@xt}Q4S
zbL_#jM$I~rwVnP|zi<9k&&6}vuJK2#?dYs?|K0voLzljCu6moJ6IL67)pAa>Lp%qM
zEv(km?Z*^T8}zJ7hXzj0^mhHi<{&*1q?V?lH@+8;+UHSIPwXGC4};Vif*_>!u|q*>
z|73;KZnbz;eZd5&6|PqAKZ0k~rl4oln|GF0>rH1>M>pA;CRIC|&T7ceMmOYgL5vOV
zhNy;{0j-U1xOJqxbz;MfBkh3J?k-(%K;P)z;B3}5t<~yNqqjZ;n5?hqF3sNbkl)j!
zuko&ny3N(-Sf}Oa&Gh3rpe1gMLkqxfCE<C}>!(YzHxEdiT`m1xnq_xHkiBJ*`3sr5
zF7wsafabeB3Z6;*E&a7Y_#&5I9S}$9D`2Zm4gNcuv!VHy)?Cfi?3(3j*1Dl?0GK%%
zZSd3TfWOr1wb7|szaPQ7s&`A&Hf>{6nzrTvtt8bAEqCJ$tuZ0cmmOar@&6VsF`Q4e
zxBpl~#ni9Y@HrN^Fz3qng?;hs-Npb_lGlEUg!MK+y*{e8U16h7M~8m!AfR5l4PY-{
z(d$VsCB2mA9x);RZqk!h4Z2(*zLxg<B+A=ex83xp#|vMNmll`kF|O5pSDn?|Wu<O^
zrao(rH(IylEYKb26xTgk;4-$GD+bK=UaT+f1z(DKLV-tjF72k<y8QO$3h!kDW{>#G
zl(${ZQD=HDoc+bL*wgOpSLLlLxgg400XK-32ey2GR@ucYXxMO_UeN|Nv~<{v$+cL8
zV8*iQC5vX)E?Y9AZ0V8<=FMGJJEL^`q_LAK2T3}kJ&xl{Hx>yZxed3kAc*8<;WaKg
znvUaAqLZER$<DMSx{XVu+qhHcD6Myo7<eSJPe{;h^h)OFJ+KS^h7h-~I8IMU)t&i}
z+hQr{mXqO(>*sXmq^CGzx}qRG5vRjuGtEXgrnY}m>yGNSX`Xw?ZveWx0Jp|AFX*;g
zbYE8+?=wbVMq&0Z(QLQsJ$pZm1Znu6v~=!B&DN-7Qy^Eazt$*kV6_kt4FF4j6C8c<
zhg_o)!Gga|iS{ZH%3rTUA1e`xzfFm9Q4IkI&}<u&h-QeWnw6TZS&xll;j}|U)h=J8
z**5AiaeNM}z~)u64^aLl-IvIlrD4HG`J0vK$0ji}w<z)ND4x3nCiShlFP4UgD0CaW
zb#2w-<H`3S4`V(hX<aE9K?(8*H(XowzPS|6pwO_yZ-XVCeY_aLj#=UZ%%B3#jKvba
z*uM4%hIstK6`xK0s1D1)XZ;gvc<+N+!|=XeV}wnx8r}n_6}%vkm<KIbgaT|ZyptR%
zvAk{K9H=i8Im<{m;$ZA0d09$HSf0rqIWw3#nW<ipT0tTeCqpO#zmN^b22=GYQf5RI
zNoby@n3P6xG>b$QFcAtO@Y5_suzZGW;t5KK?Bk>w<_9ApOD`i~9we6;$+HlV?U_RI
z2{ssjNxl-%DJ0Ak3N(qcDEdkAi<qkNEK=&q6e9;dP%Hf@;rcT|`b;rGsK(`{8lPb#
zXCk6n9s))LAY?zHvq)4cD-acdO$%>?q2<uZI-NZ!TOtPKOXw(Chg%h0r|7e!xb~kX
z#pnLF6#t&$|E751^a<%6i~{QWNWphie0Rn3&dhXTCzxKM_|b~5Q2aE-3o9}7g_Rik
zv=TD^YL$M2;%`y>9g2Tg(Z`hhmx>oopis^q75|n>|5)*#D_&TQaU2~tUDh*+6nv`U
z`zn5b;<vCL@TlBQiqGpiRKLI&fy<78wy7V3wt0#&k$2fho|(*J*U&-fC&HwQK_LbK
zZaB?6B22fd)saO_FjycGwXOlBXQdUSxSp?8{0)j{ex`3z{Jn~QQ1P!T{tt==2@8c`
zT!_KB!hJ9lsJECxOW-SvJP9&^re&HgnAf=dkXlWiFC){42<2H#o^cMCGR+l{hiT)v
zXb|i(IV#Oe^1+x7GaY(Fc3Hy+i{8&LAo&Vu4P%ua&lAHzbbxsz8Ck3*&ji2{(3D^>
z;#QMq7wF-dXcMd^&j9pzqp${Rdz~0#f3_-tx3>2)=tVN|T1}okG1kf=ly?(k=(1p_
zg&xm4`vXObzz6hJY-YWypcjCQdPcjc_W(AW_8Jfo?t)&q!I<bC#LegTZ_vBiI0+`b
z7cF|1B(=}vNzYHSZ~zvGE*F9I`w*M?xG&=g-diSz?Y{<RZtp*!$NVf0MT<Z_7KNG1
zv%!9uq0-I7YVzy`J)@rwXYw3?#P*mxuY+DH4#@i9QW1gmvzk0_hn~?6-ZdG>TTPxn
zf}T-7-YXcWXEk{~3cWJOd0eJ5kkWI}pbptQ2M;U?h;U?^=gu^7oS@CK8&5&!%9O|3
z<|#VeyfY7cu19$u5<{}j|Ha?0Mxdp0mBD~=J<97%JckW$Mn<5elQ*4Eh!SrS22V@p
zPJ;oZrSlhIe1i5u81K`58^%YAn}H#sKccS;29)bjIzx>CpC;VSQZxg*<7COiN1V!w
z@&|pN&6(kEbE-kwcX10;FmlxKvRnrHyVEgHr(>Y+mt&wxJag^ZIoR8d?xS$0`Lc3;
z@cLIa%y;xo8)nFc$ss0x@f;5uW~lFv>We%d)_TY`SzEni=`ziZbsuHK>G(Sy)6S7-
zg6nCUgH#tQLpnowBCiyAJMz8%y|8D#hMIa}X`>0VXBvW_J@XfbvS<EH*)!1*`9*L5
z^sp@^HM^f5Zy;a}>N;lNrG%D|yi*!Gp)5?BzqZA6qw>IfD6e<uw;IYK^>t|pRc`}J
z7p%l`A^3j3c<wyD;Apq&dV>$Hgg$@xx}7mvbv4$AYgjm@#}x}37LR$je&LuM4UTp0
zEmaNLx&aMZZ+(Mn{k<cju=-*`!y4E@7mT^S!MUj%acKv=_JFO)vC*+!-{jhC+cH_3
zpLUZ!sl~B%5q{l0S2?(TMVehvhoUY}PaadMGCyj)$-N`)X1819a5oIDug{?TAFbsX
z)8Q0H%XT)8tgaq|7uG&yErM>|3`?u4N!z^H?`(3c(Kgy)!^A3+C!Nxwt<l$MJy7>*
z9mk)S=G>z7@7ki}+*irETwZ#8njLZ0hj9nutP|rd#65##&B#|}zSHX3qHTM`4Tm<S
z{Ph_>&8W)!TkG?Q@%3v_!{@LjqrRmo74AGT?TtT&^CQpB&z`6`omU9nVQqOf{tU!F
z0{8a&MD&PO(i>rsyN_1VJLbdALo2CM-%5uVuu8gJ-chw(dL+HntJ_&6^DiB-quU>q
zjWou&u*YXn-cxkju3LgOQlIPc@`>KK(<bP-W6N@PWna)^Pwqq6)y95!S$4H<>t5rn
z)gP}DCenRc_JviKC;e{3KfRZAUy}Qio?W~Pa`FP7CG_%U_Ig5(a%WxaO-ov(d*&7P
ze!?54M@@T6PdsI2(o0>k=Jmn8hp`{A<J7PEKZb(OMY#^WAp63xqtg3&FL$lJG*Pz=
z`dW9nE*q?S7wB7XVEtWf#5cM#bDy_Ludjn`_cL3sr=q++tIIr}Fh;w!jNNy1kK6X!
zU_&=XX^4FXUsQsI*k`m@xJ`(Tb|%Dk@0;#S@jJWI4jUuvuxG*!>n_TG!8JE4B_Tf9
z&;N8k4YF?ZY@EJNOYG;2ioqOwH`d*XiFY~^qB-k7s+zW2PyYlxsyA%3iQS@o{i37!
zpPr7znDlew^n%2IGdgAv7+b3D>V`~PP~f{-H{Ho&*Vm<?w-TMO<8sZW%R`Tj<6y@P
z_0Um0I`{+52>iOCyRSfXBmZ!*mHGlU-e`@$%!WaCRL|beK|Ttb5WyfiT8ichkyr<5
zOwSzt61`C>Et|b;o@P6}XCMAreHfdxxQ>mB&qf_yfxufs%W#EeJJX*`C7OU?Qa#I`
zNbWNw!J)=UiH-^hJMMUYJT<zI4;gLGPDtb6DO6HE6p(j<lyc&%Va>%c%A~a3R04D-
zO6e1n3R`Y@LK3atZ&CnLZh1-y+0V!dOKy4h9u#o?SkRDLesUpYWt16q+(}7k?AbY#
zaYd&Yaeh9uSAzF0SX=_T_jz#%lz<yaE;*GPbW30WKd);hxdSryNJ@HSQ-UAs2z{{q
z3qjZHt7GvU*NyplZoD6O93H2~<#BsFo+yvk6YchSVtX-z3Ov6w3p=jSueD!?^_P~}
z?@3%;lBn%{cHeV(P_pBdh~L#|91;PPN96~z6Ke|=CL!&zJkoQq!4&K#WfKsWwNrb3
z`G!f5L?*9UXik^O6G^g#=429ThKG@0F(s9RgBteJD$=%!{OXHEkVw?=Di9Tc-(g0g
zWLSAg!t=h3L`qDvmH9zYipoTO?51Jkaba*a4v$(HsW=fv?WP&YMw<LSOI6f;7AZ9x
z+C-RL4PB-{C_)zYl+#j7O3RGYX6#JVlqsaFqD(=82<$>0!J*Np%NTXcrLR>o5EVFV
zsR^waq(8)lrjhV~u)CX%JHt3G#7GpOANHz%YEs#AlVl<;3sqBtm&&s4X8Ugy6y{@d
zXj4&l#^iY6esNIF*fMN#zXDY1Gj=(}VqXs`<&5!Ip^yMB1Dot4#=_H6gXyeC+w}kL
z+03{!I2?E@dPC8TivEfeHjI}^y_)tX#eb~$ZxoLqCDLiipgvCs^|KV8qxgY}AFTM(
z6+c<gbCld_pT1b7U#ik?R{R>p-=+8;DgI}Q|Apd(eH!(8Mezqz`n!t%RPldRJgywk
z4hJdPVYO2eaKv`@SLs6(KV0#gEz9(2iqiWCc`>^g<?-o6el;ohJJ^qSi}(SlPg=B@
z&I=hT2v>sel{@ka1~pvRA{o2Qmx7^#L!2OEw-`yW()dSX_Z8~Mq9zz|hOrysu)v37
zq<|A7AI&O}dQ}u!0$<5w&&h;l==ibmdCOZn1F6+GeK#@<h)|x@IQ<$5I*El@f_(6q
zgs`OLm{=p4kBIp&Ind*hR@N}WqIW$;MI^nkN{{`@@DVz|eCCa!t;XpyVA*uYEMjlO
zt;Xqb&@;+5skd2HryP0&1zLl(z3VY1PL7~wZSP(T5RQFouo|bwBxoU*D<<We5J#5<
z!)EC5yt7DDK?J@VY{h2Q`-w>p7pMr-djK0wdySO9LlN}K4aP+GAZ~763<g>t!gzVn
zqBo#R`;5~$Fq&@10oV?7xd^P^huF-=-It2HluQoWTaD9yfgba-yu%r%zlL6WjMH6U
zUp4v}RTY8d6Ch%)Uk>!zW1Oys9u6()hf75SmS;6iH$%^82k&wW<gLc(?WX$iUco>;
z*qnzHNF%b?2j|%q1_F6PBKJjw5FiX4GH8&91deQT{&f#=n4rzMbDr(L+dSLzaDqak
z^FP!2EXE*qygGZTtC5S_9ZzfY!2IvCHM+7=ta)6y5EB3*y?_nG!>yy=kW4Gq3>-4_
zxSFQf`JJZePSbR!X}X=WoW?E|(~ytJ)TmLzX3Vasshu%;(VTfzRr9I>Q<p5gaL&BN
zbE^YGatrfv^Jm}}-HZi`G4&fS_KRv4)K<=2vZ!Xk!g)(`t2JBwolhThZnn#W1#{;@
zIVj%iRzC)-A+ldV%{@aS{5}*nU%6_{m-bH6bjUP46fe8-_s(%MO^d$o=(E9iZ;fc0
zmiA}Iw|H_p>1@rl+vXrWl12J9WccIv!Xo`5YU+voAHJHH7p*Y_L5uX`hq6e2q%6|Q
z4U@FR=nM;W$msm3ZZSH)bQq&Ep7gir`dVRh-nC^Xz9nu-Z16UXYtYwaY?|EA55M)J
zZ}V=8Yxo5W%+7|NjI_6wHf&J_=9Atou1>`|Ez3Q6bG_zl45X$s>SMG4TI+oWYyo{+
zUU9vajx`jDJzW|bwY0{lHPOvU>$_met=78cK-9*u)m^r_*E`lmH`>>EniAJ&Jv6KX
zqxH&YF0PK=vO{yFC2mP;&P#RNuAMxi#kC<}P5fGaQ{4L4+hVXDimO`d7TegX8mq`u
z`x>$D7SlMZ8mqKmLhavE5;kf9_=sD>wHf+pe@@}lUTu?YbA9SLB`C*~n!M?iu+;c9
zzHNU`@tZXIY2h0FHF2g?YyP-3E|{EMjX!No*ciXbzd3H}8Jc~gXI2^ZXUwu=T?u>R
zG|dA^HTGxB!kQ9!TvNi6m)Iz$^lB}aeBjs=-R#*s5$oxsZ=8|p+&DKiY2(<;q%~U0
z%nzbA>dm{|+N<{*NNLu(XKbEX?cHq4zN=Jgz2ks)^IfIuV7QN7x6bcbr*HX@7PZE)
z7VB9wMWI)pO&ic1hH#vL;uh~1tw*7TU+1Eq0@Zs``c;Rw^W!v`HtR5H+Ygg=AVQkI
z@Z+=<nR{D3_=ps}#eu2O!&=^Q`)To#=PN=U52i_foHpCjtECX1II^k@UB4Eo&U33}
zNvRQ1J(@=x{|~J>TCq4Q_U7GbT<xPc)5#S*(6^3FUeUXcAMirzZA@*}H+#3tE#0i`
zPSpWs;OHJ(t#5WWan+{irY1}(XAeiM;kf0L?TMw=Yok)5w#uG9tHrfO-*~;|#Q5%4
z?QHIo>Z*2bel}IslKmdu>r&1>FR+ZeyQ&Xhr27klrEDFo&Jf!gsT5yx+fwA{{29(b
z^fvbY&=!5;t=i|NbHF-T$AU-8#yMEw$!a+^{crTX)(t&}Yd0!5_NRZK1-gZ%wA&hN
zcC9C#2RQ2p+_x91@hN6y?RNmGv3<Vne!HB|zC}PaY)+fYGpaV}CEcEK<%k`5?x878
zz34JAon3b>$@(<P`!|jA*>!!$y(7xJ**%}sb@$Ydx~%kH=IxsDOWnS=U)BZu>wW&T
zH?uDA`f|NGF1E8uvYwisllOq`aP=s<?~|=>Y2OTUO?{)%yFy<8;6%!_w?^zBE@V!9
z(kk!y`uGK@dcpKJ^If@7{eI@1sXqpEg*QuoK|6Kg`0XiK-tPT(;jpDP*XmKXa|V6y
zL=+rY^}K8PQ$2N?t5@In$gvl9ci)S7^|J{Y@y6)gPyMIvoY&9QtLx>i=^uRUjq3i4
zzH<DVl7Hhoaw!)CQ!nZM%xPmrOc?fK?_7OX-Dw|rPtsr1&brkVHSu%TiiZ2WeG+=<
zx-0pE2V8ZFmUX+x3&05KWvg2P_W(V6KAHOv`pU-UC%xo4&wXiP)&;}Awuq;?FHQ0;
z(PyKzqJH@^b!UB5um+-j1v?I1zk*4#UrWBkd#?U)UG+2iOIpGIMtQFQ9OZ6|juQz-
z5idg$j`Af&Xb_IF2XGW`dbHE0+hfz=79ic3K{$#o-2&)(x2}Yj=&NIVJ|IWz6a0RE
zLbksPFeZ9&cYohx-H|$d%B*vcwjfPU>7Cv;y<ZG6jPIit^iEDr0kGsT083ubfH&z8
zlMFR|X%FRJAb&g}##WA1CG^>GdUwE4`a7dzXT*bFnTgm`5%VfpxAY7YzpE|{CBLX;
zq12(#EcKjR<+i|96dmnP24p5R`UZcxirvV<)Aa6eVNet-JgH6LseM`ZhwJ*F@Rzhy
zVqxsS!fZo_sdv@mg@rl#cU68qG6FxQ>h3#G-H1O$G}}mEVfcz?1ZFm{Fr__vKMVO#
zYz7tv@ED4w36a3UjP9AU9~^CE3f6MEH|BA0FDVJ&CTB<qEet{jz>cxrSSnp2MDSQ}
zrZ<}WM#)3rEU%A(FDQTq17JnQMfv!iU5Lg|0-bSj36#(TK*>Nzl2a)eq$F6hVO-Zt
zN-m&8B2dQ5a&A`=lrvtI(<&vzrHq&5xX~NPMI_32S<cy%n4mbmM7{~rv4#P<ArwbS
zcbTMw;z;QWka`8^W}+{a4x0(MnHV3>Xiq27u)e{>v^0?-us0JkGRaIwS`d3Pv41{g
zS5anQZ^~m6c_w#3)-kM14`xt-=f5Oz)z!{x9M|gC*>3?_W~M&cegq#1@oJ75zG9v*
zybOIEYqwwr-w6#iMp$>N?*v-O6i7xUuc<bgN=gQx6_R_=cW^kcrH+vU*dQnIVpIq@
zBO|d9<O0It!h<|kIms|=I4nuH-a1HVIR?yyga<(3JL?$vN*r_w$x@tLAV5fH1BEup
zXHrU1CMq(8ga<I8MQ%f}2SrI0Bpmoa-jLLYXc@^)DJ6MCN=al%lTm;Oo3NL4EhAwn
z>UuAYeIl@RS7O7#Nw(l<NUyJB<S|(Tk^>@IMv{$#2o*+TUzQntDdeJD?07<C(UVBl
zAurOK>lk72z#)-r$0ql(>OoA*)ey_7Pb860sx`%=vqbiZBp-_G+{>;nBT2Bc_=zOd
zB3ecwPsl`)eNswtP(&w^@EM9TPEvu!$$b@K5R&{wL?@EKVH2e!)gn5PWR;YXurZ-<
zEuyk5<wjf37f;l&F$=K)OGFZ$sUetYk}1<;BGXclX%b0zrW=BpCYv%nEHYg#GEF84
z&-4f~eS{5Tlw=1QDE9|NizktU=hzE{{wN2nxVw&#dqf`YsVu~8b3LYVVK6h#e36Iy
zJF%e;NbVIv?&ZPD+ZMAQ#Smi!G}buMg(3_0vYaU-4+<govYaVx%i(7sj$+hydmSU;
zZKOSi5+sL~1;OuCF{&L}Ign3Rf>Q&#K@98zsE$lx%qt6TsAFU#HkrhjDmb(%L^_J%
zC4-~ws0&>?Wu`;y5Qkt+3_YldK-=+fY&dr$%!%$L32zOtzjtH9l}<vuq}=xr<xL?8
z&p{*zC7muv>@>LZnPB%EKWJBgBN~W_Y*HX33KU<Yc;R{k>0=ddg?Q2Fy?{ii^p%QV
zt@s-he~aRI^QHcF#owp+2Nl0t@p~2jvf^J?{JV<h6N>fyQt@9ao-a2n-%pD4EXC(2
z-U{&=tI{hJ6;LnaBRGfU)F`@)6!NPT-=O$r#cxsk9XwxndHw+@F7+RiqMSaY*l@Q1
z;Y~8~do?x0IR_fV07@7?8O#@op~Jh0U0m=Ey_>E-Vz=oTF}gR-p-0E-{aku)r$aAr
zI}r2{cKr@}G-G@0u|mb?*Q4XW$6@(&{b{>T2xFqaJY)BgK?sh(jXYB9ks)AjLXUn<
zzELz2XNLT6MO|n=d7c^4Qx&BTR`Rzf`g28ptLSR9lIgc8`m~~4{fF`d+%!msDLPG2
zR3j{O1d_HGb+!inGD4Mt;ZErADnd1cF`fyiMjJ@l)5tU|LU~=GYZiZlg4zQ~>)lRB
z+W2-t(sp8$(%+gjj8*mHh-3H|9bg`bMiwh1?J{%%PC+mjaVsS43h3bm*Cs51#N02}
zL$9}SFq5_wlC~32u6xZHm97<%HX})1i>9JP)Cx)a77yQvRweK^VMCV%!vx%}dEQw?
zTqYv0T~<h1CG?Cd8#k1o-UEo?)YmAHb}{tY14(-xdcPDu-He=)z6fIOhIQTA2T8jb
zuEh2uBinH}NZRB;`ygpoK#%>v@(u?{yB>Oct*{2Gzmy*YLj8=Ui@@@&khEQa_CeC(
zdW6o$;UH<fp=Y#%cU=bZR!G{(&@;vX?-dNxn~Od*kC)S+*9bZLh3O2W@Ru?;Z?FWT
ziT#nVYeNR+4QelTZ6ohC_-0qA1wi^}-8n=${iXcB`%B?>F`Nk%j`zwCNgZ4nB2i36
zGis-6KJ6`o0oAb%<zK`282TXy2KrBl4dc_b?%*k!f!*;ztQ{ZMDFu0&0y{2PJb%ex
zgITy_ZvGI1VM_i`gIl;@@x1&3jcZJ(oI;XsqzmnV2FJ7_gIP3tE>jDN!rv7+XZpJU
z)e1`n9w(rh=<`mDS|>*B`-M^KT>T*kMmuVZn!Mdgc-niN@U-d>Jnd4v;K|=U#{r%u
zyZx9V(}GS@9H_W+CU#u?fmC0(Wbyd{?lezZ*C`Uw=H$<My>`L*ivg0HTRnTJW^*O-
z=h$BrXf3Ive0=5jl8Q4bCrvIb9X$zO-b132^3x}eAANR3<>>PA3FTT{C}rH}vrk7J
zDZe}<pEUN|(Us%JPC|*LXK0s&63#9;d+ga`wACTWq_Jn8K6zY8xprwtRxx@~Mdg^1
zvEwF}kA_pa<hM~%PZ#ke-vn9<3JlO%O4zaxsr;0qjA>We^?KbIn`&Uz?iX%UQgNQ(
z8Rc)%jY?_|(I(f7pt5k3@_|6KiDbe5Mqt>OTvUkcSWzM?yI<->MFYX?ap>#dWkno&
z(d=byysF%*ysCWm@J(1v!hzK!yiK}VO+v0EVc(!NxHV%ni3Wh&${MaxAh%l%I5wtg
zSWjY;ee-nf<y2dvcME)*G<t4}TB`-L9*#|}wH^S}%3GdvKN6>HD%YadYPtRv*H$}M
zB@gtOsr8sW^Ni9xDTJQ=G$VS`j?@*IpS8Ny|H3n*B?muxqBU1@Uwn6TS0-urWt#QS
z%wgKOrLUwUq+M7dB%7vcU#8i!uAHg${Oe3}%9m-5h*FnD>dE^uZEWUCt$z6Hi`vwb
z5!JLi`YcCksqMjrk&c$#DSJwH>tlVMQh&V-kSBQGZ-x~aD^H9Cj7jTvW2<AM*6i74
z-;|JQU%OPhKGnUcJkz~aYgq=UjxWrsO0jJS#tr@vF#I*K_Jo~3{23<Nw8Jex(E_B8
zaILa=zU?l7*Kz6_1YT#44Zc-kLn}}WjLW(p&+RV`u0XNy<eQ_sIo1^@2B)0WoSm%O
zCvVI@4@i^b0{1=d=(e=iez3-SnKypGZ2jWfZz8|@m&3l*FHX6D@eN;e-y11@!&L7@
zNU;M4^QOn;vpYTW$2(WLY8x8F8Wr<`YgEiEK{*A3qP*iX&!1>pYkv(spgp>-ZH9x8
zB)E&Q=^Ij$-*m-vT@8;5&aRtWm&W#u@?Pp(6*pOUuhyPGPuY*ooyyUBFPpSv`O>-b
zW{elt&zR+l=Pp~YWO1$K+pN6DN@VtXhr)21a4;j_l|_F7pb@T+k<i7T>`aN4o>}av
zK!eB?GWz!*O2ytgC1sRY2xBCd#<+O6h>xS!mWu&X!2%g0s1_kUL}br$*nzNlRqyX~
zMmv*z(M~t!z$3#CR}T(bQv*j85EQy&;g@UmJUaFel<)97;!i;%@Vklbz7aJI`$~?|
zHQNZRs=?c|5tz>ao}4Nd)fkO519)<p6wMJL0X!-0ne!|-e&>s-nIxUCl=SRFGoe>3
zc~Ke{Uxq_(p+K&=ai!g#$n<ZO2(XT;l&B95Pc7gyu2v#k@InMY$2CfHoe)h}zD%=S
zt3;cH2nd$z?0&JJ$Nd!Gsl$g1vNqTg()b|yl}U_)T(875bVP^nBsVCr1c=;dPe`K6
zmEqXDK#AOFPe~!qW_blR<VJh<9+Xs30#J!qVdF;o$%PbNMWKNXxyhcC#{S+8p^xi!
z^S+h<K^C@{hrv7oVeHe0#9fbAizzvdgY7kw!2bpq|3U0T=!5;yJ7!rOa?DcGUdJo|
zoSZPAiJzC*H1raHCc8z1miNPXW(gnztgIyF%K<Dx0XE<ZNDh@K7VHR5oC5W2*j!p!
zlVf6&gK-XJmsZ~7nAGH8oTeI=R?*~`+~g2(RMSXzA<naH<Yzqm2<IX<zgojEK8=(|
zfH9baiYBWuKWEF-3KH5FVL&F4iWLxw!0(`^VndN-q|At>lN3XnVp5qa_;H?J-6=xy
zI7CHAz+TCMrH_G3mRL@rlB<M1c1hTHP`O@*ad_IJrQ;S=gJPowGR4T9iU>;$IeJn0
zvqJjjbv@32uByQ(ql}D@jL9MduxDLt+EfyiWd@=mggSoeHVBv;3Py%-o4Rogn@-S|
z$fKSOwqvlO6emSh;^nkbEV=X@o(*h@9{&&QD=Q~WDyh)yTU}iP%DB5?_CoUg`tzqp
zRPAiIe%$IBGK@E}gs+e#;qTZ*FPgnlv)|!LPWeP|@G)h-Q*jVzi4L1BacpvQ+_1P)
z;)ce3cs3jsL^(Cx6XeJG@ldfyXrhmGYWYZtAt9d-jgoLLB+2*3+t|%m6JTs&LA34}
zg5i+@CfQ&daY(_{1p?!UE#9VkdU+C~{VAm>lhQsu8xKOeAwy9vf6Du3r+jd>U!^4{
z;vmteYHAl$b!>95vba@uGaX;gMsjrAsVL5wBMz9<2a*ifcj9xQXKLnYzOnuQ^xP5T
z#VN8m(S_EI@meJ82!EmI7~DC~2wc%LNYPZ?qUdOxAo9Wl56VXo`D#U%D|(5d>r}qI
zq_CvyCxr#=e-!_Y;{T#}4rZo1cuRo3hZKCO;(ICDSIPMfPrc!aKTGj6@G##@#m`av
zMT%dp_^TD)p!oHQCp4A$`74;^?^OIVihoY=Zz%qtq8};wSBn2e@m}@^%He{HEVsMj
zIbDD}ajr}kPzUfO<Z(vNR<vB{O;!9XMK4m6m>uf#Er4_j`w<qe?W7nnJ4jJ}Pf~0!
zg@XJT)Oxv#L~;6YYvzqns>?f!`4(m9(5}WIplin)&2T@Dgho86s2H5!-&MRZh{T}7
z1=dVCE^}irTjkF)9W@u}pvWT75`37j6Rn}pDo{MmF|EMCK)osoErCVK-joT=&<S8;
zUcBRofa<nEAv}gm`4P&qq7eRsg4(lcOI$lq2wdHT-;k_f1O(>lG~pc7MbI0o^w_@)
z2^cEo5oBbUfHZS?i!os3coW%zaVrX8DfEo8rKa33v6QzGdb~kcL%v1tVT|}C5%jF>
z?TM4b%f}k5D1`eH+UFR@frkmtJB#G|5CiVLZBPhFCOzCEM4;XS*l_A=qy*n*pvTu4
zYuE#Uxp^y~_k4tQSlfFV&=g-=3j@#V&s^S6JV2(K1u74JKVXOi!#dnnehWPw8mC4C
zw&O!==Ijg8+qb$)6ZDv$<)Nw~kf#CDT;68r@iomFtZ0Qtp=X>A-T@g{o)xX|9Q4i=
zso}dfz?$3J0~cyBWUL>$Tm+V9)te1H<BoecRKq3EGuq3$F9Ufis^JP#dB*LGdPFM}
zbOfz1cwj+Md(jG?U=Sb#(F&cOcK+Qw?M%bz30)S)8@G_yLEM7Rf?J3VTX2i(y!=%R
zFu5a6!PFSs2Gg|oP~*g9OfVxweDoYA+=7_DRaptVKxOSEwaex$s?E+`w4`eJ!g*Tm
zvUw|)1#t%Rm(E@^FTYUBUMA25l`H1YtE`?kyK3Ijp;~s80V0?^XU@`jD?)gLL*o{X
z0a9TQexDu6$qt;uYu^R7FsLy9c)=Ff<(;sFPS`>xY~jDnwGM7daA_uC3wv#yUUfpS
z1^!r*Kb(#SY~ko9Df3w!X{{FtKX7n%fs<c6T#wrvq=yGBgaZ|#x8bq=-uJ@0&a0@Y
zC-wvE!@TPl0t2WJ_lV6_Givs-*_yqlL-U(}3SU^g>qsnu-@qaOxDfKL^LMLvo!6vy
z9Rr!LUmz3w5}B|=A``^H+8`6~60l9V-uZ0Ttw1I?flP>LasZj&X*#PRLzCD9eS^Ef
zKqlNe(%w3;;YNi_xb=W@qj!U+S>Lo)t53DBi`n|1du?3o+6Vp7Yn^M{>wLFGHEKX8
zI5$PZZAo!U<{0<p&6=wTA7bDbCz6v7*QTGQGL6nhtPVhowC#sUI}jnwU&x$v`I4o@
zZu4P{n8X(M=G)=J6<>LAtUkz-WpO++pxe7}67y;6?zl5Ge`yq4<wzGHaxE7}vwNc*
z=!EOF(Lg8M-0Ez0Z}Dx@H%6uDYaY-_Ql;A#t>vN*;!JKtVDNhf7Yv4p+6!m`85k)K
zhf28LKqYLMZ@a=Ky@)i2yoi`U3I3#)^4uq_3W5@r_WUHu+uaIE=(|dS5;oogPy!6w
zISX{h)lWTiRpEWcwkI%PHr#hC7HhsF6nJ!J-Om9{sNWO7vM+lF{lInkrHKM`aA6R1
zP*rk4l(zy)&|IE7^nJ9+F8mnVj}Ar9?nPPTGebJS*o&SGI>3P8-<vF~{=SrGIKW7D
zrqKb0T{^&kI|xs2Y4tBoQGP3mPVd6MaWwufj?)vQQwf;;$HBaxIw;JB4^JAYb~_CC
zbQ7lT%*VlifAn`|^XE8zBGBFZG9CU+7?;28R2cAi`!WLa83ue<>vuzL_8d_xMN=U5
z)CdE9Nza^Tz|~@-R|phY>Wz5>T%(e}JU>cG_9_Vs=cA?MV<j1>*~UmoE{-2nBW&~V
zK*4fG3JFZ}XLzH@Pa!X$0b`@0xyCX-`O{QizU1Os6n&;IkvCqGBZsr3WP?cxy>U{?
z5B_rXl<~gUBoy~|3Sg!mA0JParhU13%J{Ud6!f6LFw&3jn@d?SWrmIZ?AS#1D8KA?
z%!5OK8C2kT;A$r(4-O0MKRL1k2l3ey-?&bgT|J4TpQd!!)mub_Rku2D2ter=+tO#D
zNPZc`q;ZmiB3eQ6m6VdOE--&1CIUa|$<)atoB@c*&?FW`eoY&W4c6;Xq|6ALH_0f`
zyfvdp&lUxgk;nojLO}$6?v)*}rdUe&jUp&3Gi0L>k%gC$s4Nvm@=QbsYB3D{j8i8R
zx**D&(m-yi;5b&0x-!Mcksj2i;oGD?E2M8WiI0IkOTnb{$M_vwgiP#}@QI)>03rJd
z=b41*=)P%)ieQ`$gO|#(g60KI{_7VG5!Nq!_HRK?(TcTBQQkgjCEHI5Gr|8Tp6?Xo
z4J+A~ig)k?K;J`(^e&1|S3JiO)B7u)mjU@x6+ce#Ws0|&To<eKr7FEn@mDF{FuDFn
z$$z5cVgV5xXOH54rP5zk{2vwnmf}BA{9hE0=dP$He_e=nDL!5CTiAX)^R|=XGx`ov
z9Iq!SHcbnF{1~*&<B*BGgZ}%i`5^`YZYs^J9qgH_NijG?Z9#>J6E+vhIq{l$qz@~~
z!9<>eg47xctpdeE9hZJ6P>(0x8muPJJE0T6#=OSiNNFZ9m-jSI1<fzk01F3hB%wf$
zEA26Xrnb`rdTKjOpj$9-=EzYKstjUdv9W&Qc?<e2I)L{wBN$n%CeU+nj`+khf)THT
zz?5B^2|dG9WayGwO`!9j_kmeK#jPgLaTq%^!&!sXBv^!j#LL4Pc$YWVZ%RA>j8-M^
zH(^7U1;Y=a$Meo24`%{>1bV4T5BDk&_z->o8%}+VlmLJUz4n+u19;dHyJ8KzxtiP2
zkkr13*jM1E;w)rjk?3*}SU>iuxxBaVJnk)%!}ec;Gxv)J)->j4c_>;0^06q)T%I3#
z87kdOtftNW&@=j38tP>ER@3HiB=Vte4R1hTuHS9YGtP%G4q3m`P&u>Seb6)7fqSh8
z<gF&lN1$iakM{}&>RBgZ?}J_+$k{JUXCQ@Tv#=wU&7z{A`R%oA*2)vmY1xDct5(Zh
zI&a~>n`QGHjDXNp@%g`a7c_#7@v*{SKy}<_t}*c(KMf{c$M~iDlu(Egs49ck@r=6H
zU_f=;hkq8vCusY^c%Sxa7$2>@AI8UMUxe{4d^ZRQXxStz(FpvNV9dxK4*4;+Y}U@5
zy>MRT{DB4k3G0W<H?JQOY#E-<CFOyVvnP!Wl%8CA(n*0*<^Ml0MXnH#TaaIH^3;I^
zf%!|81~3UuGp!vmsC4wPw`~Ti)@j_tvJ5jK8F#V*18};A&6r#}ubq~!vZYHdm^XJ>
z?F^jllXG+VuhyBEaV*M0ah%O`tji2laYA)1>zUQQ1uaU)PZ~REhIxL~4AEsB%FYj~
zMg_9^62UEC4dWKfSvq^^B^u8QgjEX{%&A;~(|{RRT9Gy#Ph-0_8GGEgoL=nZ4XoWK
z%UtP>EdiqH+ObTBm`T>YZeDQA*9|dU`^vic$4={}X;OB73@rIO=-65}&Hdid=YjDq
z8_~Quf8i2LY=A$u|Hbp!8Heh-p0qhgkFa8hcO5ePUfDFG+fKd?iL8^aLn+~tuS0Un
z<m*s^G5I<q2~EBZ$t;tveJ`M<o)~_MG21kQ0>h>m`!lmmGtOkw{7~97<AU?6x7lLS
zdiE2%m{9#oVYZADohbx6ZTdz%K1~#2wN>JEMO&xqe~or_)jr#G)y~n?Q>yibq=vgj
z>aE2M<qeI>B6-t+(o(Id*<)+O8SHa$%XRLj;!;}rRQJ%h{6^laY89)Qb+?M`oOMve
zKAYtq<S(kr{Gip=e4Xc<4&~}w9ccFvI#QdClv|higH}DD-R>^-nCd>DTT!>V%r9H9
zRHn%m8L(?_;zbjuSMBZhi0Bb*k@vtBxy^=ea39ULjg_XzgUS@?ba{(j&w2_=7}#`&
z^RiwWFdw>ZFV+jNk2=firWw+;vhV!5xtRajf7+Y;^IqyrTO81rPro!IBhPuzhR%_A
ztU({}ItG>L&NH?!m-q6;fx>@Ac_(L{{|TC87vB!-NB7)nj~UW@myvczUNk{F<juBN
zXKb<`rbh=%k43tp8!A}{`=c#3J3BiMbC8$!4CB1*<Y1nJn|u_5GJ-DcFUFzOt<>J`
zr}Lp(8Jsg_ZsbwjO8HC12>ku8yH`PCe1HuWui0*~`7&(0`51vYg+)@c-D;D@#vw@a
zh&-CD(bls!Z^N|lD3jzGsPPw?VUyHsO}1D+f5SCmQ`W_Gw%B-z?xG0R!%4Fj)hxu%
zU)y?{FZp8>_y`l`EWA)m#=Xtvi>Hu3^n!-I4Yt@s)|4OKkKWS9_E{`_EA5**VCgHu
z!3EA!v-L-`v>-P>Pjljx3joyt<MT9^&pkfM7K7<*364}-nk`+=wD-5AK^3r8%yL7-
zj!V{K_u6A^NvMtd`T`T4_zJ_}L~|agFcD~%1xQ(MtC^2qj9~sDF`sa-2nE>GlvyU4
zoSidOW-V`<m0wt;K2Na-{2(MnQ<Ox@LL^(%Xw59r@Wb=a)!1N<sv-?fr8SF^@EMuj
z2$K*aO*xD)PbZ8$cGC%c#&p8CHq!~)&LE67W)L23reIWrd4bY^fDZjNy9ZxdUr}_u
zqR)}yi{CFv@n!aH#q$#f`7agE51izqcoLu=LkhmD;`vE~e6HdP6o0zn#RNa3&rtj<
zm41=pjfs6*c^uq9?jXf8{s-##*`(MsjSJe}1KRfH!c-2YNah{$kT7)k639L|{xjf2
zZ{z#;MjjEL;4f207BxW)AQH9awNCR*v7%=xTA}DdMOP?VujmbmHY<9kqW3ELh@yKH
z{gtA>Rg`C)$NfxEo^7)^iJz^>)22vj4TV;L;-QY-4F&2QYx5FEnl)I>OJAT8z0DO-
z891uU*}LLfc#gF&@c9<K66jUR;TWcEHMeZXm68`hZ>%bh=bxbkBi=khjVu$8X0D&F
zo#rKfJIza&9xbkTQ3=z|+TMRaPd)}sN{Cw9`)7=CUZ2)rH80J_7%H<WfxihGx-1wT
zfgXn&`vXObz^4Q65@x-9P~xM7dbr7mK)naB;k4ICiKe{?y)uI_(LIQptDTFdChh9h
z@S;VpC?T?W&T4My2D|8f<YoQPl_IcyA7V2f<~`{3k;!3uUXSMX#w4MBkg>dErAgju
zUP^{ud(2Du&_maV@?fD6f#q4vOYj!eF7wi6=o#nZaOS0lpl7thXF9Icy!5!Ketf-T
zU_PsP>6g&E8*=sw(-}xPbFOHJG#H8fk^KA)%^x^Wsvmic`q%h^fu970S^%We&+iGc
zFR{<Vg84#nXrKS<9HfS1$J?ru)IqCKqQ$D@3%e21&+iwe)^YwEe&hxN=g-B3@#zAO
zK~XAp$H}TB-HIIR33LC?j(+8@Q~JC5E@q{oL8ZsbtR#B9bIx3+S?T*VXRgz%^qpM&
z25(EjNptsfnw3muB?9pI(F*%x>Oafe???45lvRo}YcA;QmrjP9gHU~#m2@?ij;z(X
z<m^IW__Vpi?a2JW_rkyL>!_)x3t_xw6H`!Nn3z(+OiX6~zF$fcQ_#QfPP2dCKUw|z
zO8ZmLzwbVaf8Up-e_!?0sErHX?Lim5SL}3Q(S@4obE@Nd{WQIxp?ky6VT4-IFuh@$
zGD0msu(Y(vvv^El{m>R|OZJ0W&b5{EOLI#GKlmh^-F}(!_tG!*I^U_KvGw*tq?}#v
zI7G@V^{zvtc=CQ#@5!H@`CO~sGqJd!Mcb6{;2+$vuW8wi%8JtdB{>g1jHADs@_y;N
z`U+oRX?=#T{`!pRo^CCN((u*W50O{vHm*LZ+w{!0U{<n)x!+B)oy8N%F)n^(3A>Vg
zo8XUVTzV14rJHD6T0h^mn8qcizD5|A>~Oy8EB9wT)iXnwm)y=(`3IuBU4!N&%wlt`
z?E1Xk-Ickhzi^Hledd$S<+r{H2e*fexhCKB3}(4aQ;Ssh>6NTIFRJCT)?F```Mgoi
z<<NRsUs<rjET^=gfs0m~rQS=VHqB3!biF&g1D<y$+NN|!yQV|hH`qF){_~Eh|Dj{*
zUv@-&H^!1(`vr&7(HZfM9(-~L9Es)2vi!{>T@v48o4crXL2c!NxpQ$N2|nKU;u}ZM
zA~+Z>iM#uq@rkery5WRa+5{6}%j@1>xDeh5!=A~7u>L=*1`Bz!MSeiZH(2CvDfw*{
z`FpEMU~Zfir}s(Jo%zCcD9Ww3=zT5pRwf-zV=ziuDNU7!E+gpX_+flwQ;*`~V3w38
z;HVzO{3&b%emBzHkD{vKmIMCqvkit-lFut6Fr%_c4v|L5QAm<T$uUc3&xLQ{p*{Qa
zLB3GPs~60NXjsqQd}RNSA~}8Xl%6>+fqMoUr%%G8vOj@l$pb<l=0Tq7Po(6pl$Z^b
zrzLdlg~I3)HfX0TPDr7wCuPQb#FC^m*1VXq3n$5njEwKXicEpb`yqC`KmP&SN7$lw
zVYdK6A8Qr!C&XG2F_L2rLh!mt5c_*Dv46r2!AnPnENwWpao9v@tAnKtMlwq?l4FV>
zU}=URytHdoX;Yvv-ze?YU}@K=(v0L7t_aD}3_*Blud34cxwqaZjWbnbOJ7l?8Obp(
ztI`ZXcxhP}DQqciE1Qhcb_Gl8fn>JSNRA0Wz`7ZN@Y1+;Elc}3wimGZcot;6E>tBM
zNii3wk_<t3Nn8V(C4GsFgTqwPE>)6|6vGRXbut8DC3VcE-3!GSfmcUKqRA!nrS^uz
z)g_7A-e>ncmj^AbJzGeM<BI@_Ji=XK$q-Ow(9T7)9R}@;qcUj=m(VnL(~M2pMaKQ4
zYywT-=D;t-FmICtM05%XHNyiH9NI+8uVjqvlyfi{dk`DU&<jc1=JZ2~39Te;69Xb~
z5=nTXS4mJe#6;l7aw@^#t|Y>4z@wu4wg;!=RgpM}B)oiDyeJ7bkQ<dW&961?5hmNd
zab3f=G)fVH5njwDQ4QGoaFKDDn6&;54GbLa{|$f9#eI#6g}FrLE!OT2x<n@H54uF=
zeOh=?j{gez5`r#~-xi$V5}6!BB$vp3ivwglR4fvD{`E<h$kB#N<ap^4Ip+V_C9=1j
zE|KFRxIR9TOXLI#&;buVi$wT}wzx#5&71e5mlgd1Mm+f+E4o+F{ffS(=<gK$tD<xu
zz<dcf!K7jofC`tupj<bV@)AWyD>_S2!}YRo0SrCE_42JMy-Csg6n#+9rxblg(LXBs
zmZIM%N`ohlAERizqFm>e@{<)Eqv)B6PE~ZeqRSP%MA1e?*C~33qCZe{z3SI}q%c<U
zDMv)e0mZ+ocwP=n|3>lA>`(ACXHdVJ;(I9GiYO^o>7!KoG{p;K3Gy#ge2q%4SNzqA
zU#IwH#os}Sm&5xMeNf3CRs3#6TNQm%(RUR6RMBq~#qD3T!%2#Ah3jZgI_MxzI5a7J
zrjv3VVA3-c6|SSvj!BB2q39w-S1DSjC|B-a{$@qDkRtybioZwE#}(bL=u3+JPSN)j
z{g4#-KUMr!ibnA~<2YRu?W!no6_gh$I#kh-icV5=mZI|%y-3l^6}?K)n-txu=sk+w
zZ^$`r@cg@j6vp(n2%*QIc@I+CzUM<I5kdeH81`x7nPYw?x>z=J_?YE2bNmrPJ9#8r
z1y3o;Uk&8nQ<Ogs$cw8Ca3O&t!XsML6t5vx`3uxX%|$w>Kp3G#NtEMkSp(l)A_WX;
z-cW*pdQ}u!0*k~z2?kzW0c^}0ucUmV0Kg%vJo?BU7@<5Xg6GdDs67at1pE}wQO7fr
zd@$z241r#I5Ih^u=TpoLQ-zLI<*|PmxKg)y1Q}VZ2p%U!tbE6j`HZ-Af_N14jIyPs
z+%Ew!w<8XE6O4nI6s_%@i2=YToHbYxJXttdynd{~ir{$z18K5V3H(ji&}G4Ja&ib+
zg5f6u-<qump3_WvxcLP29zYD$;R~b)6QEaaFebVOadY$TfF7UZ)?jV#0=z=~)2ami
zMQrBmRk&TW$4B;4Y4BBp3iFiU)QG_Leu&Ln-jBMq59#x3=rKRb>w=AeycOy58|Y<-
z)bJgjrsnhUSLpFNWO=*;GO#==(nrs1AJXSM=oKSB%j31p!1CU}W<Ks#=oxohTzVo<
z&pP3J7xXA+dA$2Fke^^_$1hCf8Mia)5$Q8zsD$o_{gIG9g9{1<N%bQmeXhq~K?ov!
zI(=mSC(b0NV;mVg+AT&Dlrzh3H}M?ccba(4Ea&fRBXDLpALmBUfy&`+#Ry#6o0o|Z
zi23=*U_goa;creO5cA^>){W_DVUHYM)?8<WDrMLmFAR|ITGv4gP<B-=W_WR7?tf#~
z*~;?!9ermPjTw5}fI#f}P9RVx5U3Lf)J_)y|2gx^&EB(jbOM1)Kp;YAj^k(Jqj%EE
z2X`bOkb?Ytjc2qo6_s~AVRMjL@jn*mk9RFH{O)@(yPUtgJTbq=-VFT-3JmB^?4yU8
zU4HNov&#*S*?<DUV|E-a3M|k4XX!CJH1+&>IrTgu)(21bwLz!YSM3~CU0Ge8fkl)X
zx;5M*CYw)hXjV9%wFk5{BTMaT8$D;VjL>Y`+*$yxq_s`2q;RsiN84F!*9uD3K>PWW
z)6O`fxX-LvhfE)g^y*pL51D>4((j&ipxR$}s3Y`-#z9PBugiSA^<>R<n;x)lbrzr2
za?qXlTA(_+TPUBc*{fYytdH?)sU=sScKcIO&m37iY}RSr7JGWP^nxwcb~~M7hg$L&
zS~5(vBnHO`%(|f3Gsv&C9zw?fomsOyg)1`OP!rFwvMfIlXil4E3)r;`o_g|P-`>gR
z2Z0Z|Tj7JM!|_2jmy46nvz`<9Aba7!DDRNEy&lZs)K{Oj0p6aU^L8ahsPBATulN+J
zUSBlp3a`E3-0@=vZ|||^$b8XH%HK8gb7y(a*JlDX6y;6Rvx+C^&bhC{iFCfpDYZ`f
z`?>EA-tLXhou$`uYCBW<#)k3-p3!TG9FjRg_3&PlJB!$%k(uYmqjOHs)OE89?HxEQ
zzf1Ex=>V#DF>^hdKozc*4WLRECa(h)qW6yOo9vA0?sTWeM~Wq9tJD<0L}te6S>1GJ
ze*q^+&Q5nmWg{O`YURv#zoDH#nFN(28|6b!z(^eMI`cScr*7oO14eT6H*)@(G6Fv~
z=<X*Wv3y>pyKTZq%wL_DF$5#ogRDcaSz#o65KI>GAdKYC5G|u92qW1GZVfgCBk}qk
z1#_PeNEnGXh7$h342O~Ul07`*C@=&g@x@b?Nm&p^5}U}HpF&v>MiT93MJ7@Pi>0kJ
z%FDW5M}7&{*Dj5Tqd*r!st=CR-UX%u&@}=(sm%=eyN)nJK0$pR#plWs1}G47<j+KH
z0UQXBvgXz~^85$~Lp_Ok*vQ6ai^Pc}GVhvMGC}V7!3*YllD2te!IRn+%+JK%h@2H9
z%xSXO^P^aSNS#XZq=-%?k$I+u@>D=50?(u{AZTl<Ny95ciOf6M$SZP*ozb*#ECE}@
zqjQ3Os1{R<T2O2hg*BIr(oRLB3>!cWBr}Da`x+@Exm*ajZ<Iok+k}w&?bvWONFEf?
zi6kC$k=&<?&YDOP-pG+qD947(By+II{Zdc}Nv@<!?AL-qNV0=6v3~><LK2@iAoudY
zSVj_l!2c$H1o$xgEA$HOQ!gvJUeSG|UN!u1uRWmncS*s2rFae(^1^xyePKNYFRaJl
zd!U1vF09AkIZK>;F)8>_il3(V8HyLyW2Dz8zFwtYt$1NQMmp_VERRoAmUp+}2@oUy
zGsSOZJu&?6Aca9dSSyjv>qOi&wWpwY54g6E69}dK4u%us+qv<CG!Gu$08XH_5@%1G
zEm)KcE97OY0nVnV2`G|8jfR1Gaf?1z(N&6WQS?<s9q0q<^-&b!uuvGrg&3&QIus1l
zTTG!P;6$n3mI(v}=3!%A999HB_Ezg85rRV^lxMY0dL8YvPUg4MIytqS*2zb3E{4is
zq*@`#SP)j5=Y!!>bbxuppt>SVz~0=v(=bAfG%6VJN{e18^b9Kw^^C9t5p#KGLN8zz
zD8+n>-US%p$r1EMSoG>Juz0;#1Als$#i!z=mRXg+--Hca77VvQkLR6Th$@J{2PUst
zv)(r78CM`KUJ<DG05*)F8YzKOA?TGGjEU|+++06T0$%SToVOP(daIM#=U-rMvV5Ge
zNOZXftlx*&%*Va3OZ%*jP0(Y0mWQH6AaAugZiZflN;ea$)$vj28T~A6XtI1>gXa1@
z2R+^^tl<p^%;%#A3Ng-yF%DTjt2L1;8yoH5I|u`Lt2MC%dPe<tuVA2_)xW?*=na9K
z{latxQdk{_<mW}QI>NRn<#JzCSSYlL1`QnCUaRBpFbEJjt&ab;{;Q|r^n`}-=l@zH
zPMF-$fAz93K32QR#B%^$YvO5T++gB4@Hd%wS{eDeU<6tjA2k?IS{e6-@jmgAWr%2H
zeAi%veoUBa7g`zr6_%c+`9qCE>GCCuqK~j0dn@DeIsY-<t816f3BA|Jc4^<m$-v-}
zqT^s&G&;P~ve;=^{C-&$&%uM(E|9Xe6FqtGKf<zTT=~jx_1m3xMU!2z9|o8F0d$O~
zqXc{XsOB{C*&NBL81!2GPdu8PF{nK4ilm)(#YL6sGj|)i;uee7YGpbMd9A+h2wtmU
zOjKU0uYfV}?CQzzTOHT%_{b>utsdLZFw)r?&-HY%s&0caE1oBOSl{kBv*jyy7ntty
zt7%T8@$e!MqnYpl5u-uya}k5#ugG5r<Dci`mX77<n08&}ua%GKDARF@x@C78058*j
zYZdMQe!(F~Lm!OR&mk(`4!O7A%_M}0hhOow35LEE@B{G4eA{^GWctIPlW8C9d>3RT
z!_J4rW}TPiltg*cbr><>XxbqhO((+6x1#U-Gd{(NwXZ2h(=o2gE=|;za~8iLlM>qD
z42gF+Wg%zMX|H)Nr-U}SS()d*f_mGv#oQm=!{pG8mQ7#xf)~GZCjB-qR$Qa(Q2kcv
zOq$-Lom|M)ULpNS2ZU`6{-g&%xLi)$Hn^ZaX`}^xMl<fz6VbyqTLX@uZez#Rsupa?
zQQgM)+rbF@$*sF@L`8!iL1p3e|LjW-GpRA3v4Sl;LHFJRo<GTj3=7S!RkF!KCf2ZR
zg2QP3BwC7%=CcxdfsT#muclj-2pMlvqC161*wo+wT4?Q}$UHZDBb-RnGPa)yh7;*c
za3W3N`xF{xwasuMy&pmyTgN8c2ADwwHriq$TV=03f{6^@qQv(<eAqa#CNh3?f>|t;
zlr^`S$Z{ZqVT8my3cw=B#EFMXEN`3WLQa-tnwiS)GEy`JF%i7jOA$wh2zl7Qj14BJ
zYSQouabR754Mr)F@WlQ~5^n1HZ?fZ{i+_nu;FtejE83*!Go<)r$L9m>A^)TJcNG6u
z#s6LLoXJjoFDdlX6mQsb`YWDa44KX^ebg^iys+bd7j_(^FH-3jsq`xqf34y-^SHS0
z+)nC~e&ShP7I|#=Rt!x(&aAg2rg6AM@-l56AchVK7d>?R=a7lM$7gJQKBAZDOVyD@
zO>mAN615%<N-xf16fIMfUtTHaBan2ZqE{+<lcK_UgY+LNey5^8SM+s7LBay9Gm!#1
z`lziq0c1wg#MfJvjcT>A;yjHLN;{x6Sgkmpp`czY%o4J}o3kh5lXH$mhitw@?-b~r
zCkIoQw$-Z9jB%G6L2s-okLQnJAI7VBgc(^TAkAFA2QlR26JKNt#w#s)k3bJqY!jAP
z^nL+7Ugy?eZEpii55KW0fw#7|5@VECmo?NuU>5%w1Gdbn1pX#$=(1oq1t*>7o&ABL
zMd01vYQ;GVN~w@j54Q*rsP_Oioc0<i!B>Cil^cwS?m^sKzg^JdeaaeMwCHhB(+{jl
z;H_4TT?v}@TgX|z!&z}|PK-SMzD7QCzdQszwvXi<&WiIm^x9*^`3>~YWKmuUC<Dv4
zT5&#r9`7aAU~MnGNgL<G7>6v+YQ;GRdPX}i6h$C!wc^Z%o>4zsDnUJ~73U)8RU?)C
z!g3f$X~iiRD$O!tADlaO2rJIey!Ou>TaYP^6SU%V=TOS6t*%|RblL1Vh+VQsQpL|*
zvS`t~#mmH;ncStz7A>iow@_2ltrjj=JkN+PSUi7;mW#DOq^fCpjm(M{(YY5cubq89
za$x#Rgc9a2g<-|KE~rVs9Oe?Rrd96jWy_W>n6rEt7Za_TH)r|zl?#{5HKMcU%vm~b
zg}F3YL8(}?e9qz%YsC?rZr+)%S9*z_io}rYc-wB0I%vB|wAgNZ+5uBzXv_Ia7?0aV
zs4=*yxx_*phKjDG3(y}`2(>sawj1fLtAq2yjyN;y|Jz42evi^o*mp7B3>jE>e2h1u
z$2*NToyMC^<IR85v@m%~3VMfb>@?n(j5lR?xl>;~kF77UV6Pw5S5H2PBN=akzM;Rw
zW7#<nm8bEBw2kpb&K`3nG0ox|dK)so_r359{VHne>Eb{e%oD_d0%L+$O4tN3vv24x
zEWV-dGy8`A!0H=XT6u!Lp?_!b4K0m6qIm1Vq<rXa3;KrUl>KCFTJ`Me3#v04dN(`?
zGtcyfDlAj#Z0+ChLzsCMB5rT72X>cUa$siZKy8a>M2psIbfuPaOXW|y=03O!KAJyH
z`K0t?_-Gzfnp|&3nmuCL<a!6v91+vj*I(1^?hGyGr<JaV>7M-8>OBQjnR{CG?2O`p
zE$_JfuW3D>nW^;}Upc*Nw+DZMTKqockEOrY7x_+tr|9c566@Dy%=Ki#SG23rS6SG#
z*Ms*8Z_@9<oAe@I|I#G*igs4UResbaMe7#Tt)e~w-l7k{JoMQUHK%is(>&z2jpqp_
zD}HMU>yVvaj~I?%BKj3fMC&*gY~6g@WN9O6R5l{FD;B<@LpGvIxfE$vVI$Iojfmc&
zVIk7puDGJdgtut#w4Kfsx7NYybHrHfht3tQxx!m?jq(=lr?==SLt%C5BD_T-AG}3F
z>w#JNGT51d^0N{tZMa@v23wO!3UARuJLoNXWQSZd&+L%)st##y>WG8pi7>x(sPvCI
zrhcux1Eq7`m0f!r!{;b%bjQ(KbnwX_eML96!&mem;Var~@6)+{EX;lGRN;5|QD^Tk
zU(tJ%@8?G>@~4%2mqq@Jl0OWG&}N_0&j}yUHF3HhzM^~Mc#c?cyv>&U2Ud-N$#EG?
zjzNuZ@73^9O%0kM52=ANg67C(d}&h;=3{P-ls`R>>cPyP!$#n@Bi+3j6*YhR=aaxz
z1ZyOpT}EIw!x}kQ8YBB7%`ip|k)jGA61K>p(iFKG5@m`!#h>^nxE)FYOXP4Vp;WDA
zJ3>lcpu}v4gpX*to%|!^h8Yq*qA3#}0}U%Ad_=R>DcHQf!jAXgkFb4%E&3ts20-ZB
zgGkIvi2WK7BRS?p2wpV_Vt)rFR(;R(X5dgPZ6r2+GZm#32TSXUWR_+m$D~8R(hNa(
zX%`@srE!uMtq`KLNx{+<Aep5Z$ua-O-j@JYRb2hw`|f)$FE9H736R7P*;Iri1PCa~
zs$vx(Y%bIgLLgDH$W|1T*lM*cpL;6`E^TeawP4lS)(vrKtyQp6m;P(1)!J&cYPGet
zU;Y1nv)ngt62b!#l&^1+d(WIR=gyrwckaA<f9K3hqsmPS;&bENa?I^KY+u*8E%I~w
zk;+XcXWXxH(}MWi!e|f7?Rspt>)g)ua|<DvWz)$SK?r!IS`eSxbd}rBph3(xop(Xr
zfm2jYIw@nC%1I02bGlyTL<<^cHa2p)PUWPNGWhVZOj;0^)83h<4?#9M@F_6ngAQEv
zd6@}%5DEtCb2cdpiMTGaphSIPi6%K*L}!wieF0bmsW&60H>)eXnwZ|~j(Sn#$1~u(
zB5&*nYD>`!EutMmihN5%6+{nXbDfza@uj5Xb&)uWBtEfRN#ZTl`Uy8|<`bdF^BLnu
z^`m8o^z&hebR#!JA0Z#r(SPo~z_LC@;o|0U=I4|#mowSeT+ZxIbN+!ta{i88Y%b?r
zg41(3lVeEE<$P4un5?&^WgVM7HM?i#a()`sOs|7y75y5YZSeo2=q5$)R8)+{MEXOD
ze^F7+P{QN*)lJI5?4&7d4WMa?4pj6oMJFqIf}*n(75>OLZkgi0r07+OeoN8sDtfD;
zTNQmm(OrtZuIT%Uexzs?&cX8KDSEh~!xTMA(PI@oP0=qZx?Is!ie9Yf*A%^4)$3!V
zFeyGsijIpf8svYk`1ch5q2lpUF4Fn?Lj8Qj7b;%#$2k6Q#dB;W^E+Dc(-l8U@e38-
zsQ6WiU!(YoN%6YInQ=(JrQ{nFFGlA=E=J{oKBnYPDf%l#cPaWhDay@7F__;6ih8Vf
z@Y#y?QnbIKwB9qlk`%{t84U8{6`i5znTpmc+N$UpMcYYn{KbmDOwpSZy;IRGiaw<1
z(~3SzisOH!`2VNqJBogy=%<RN@qVM6g^Cs{I!MvcicVH^s-m+MU7+Y<McWj;P|?d2
zy;@P>b%S3!;dKLB)pu3<DI>*(H!Nsw0=3_~nMOYdj&s&FWBvPL{@7_9{-p8=>3Of4
zyLl$G;fECcg`$5@^nFFeGnJ*hb6}<xCB>V9E&mzyQF4(EibKRz=ab@I*@3SGodq;q
z;TfaTsK@8Y4$M;4y-ZmTol<N#b(dqK`F1_Lll*M2nm3VAB3?D=Z~+)(7Y=*{HuE%<
z&`ZRt=5pMVS>}bQyr-)CSicN^Kn0jBNFQ<v(#-Rwp}orY8F82&x4mjOBeTw1YRY}9
zm0vIDv0t!*eZ7m&0N8KYVH^aecu0<XdTc%0tLAYuBwm{x)<J+O^Ftn7M$k+}+u++M
z17B=!z-H<lYUrWs5rKMJu;JFXNeO28hMxZ}tA(Ijv6<I#G4wj~4zjN|r@(RkY2>4$
z&sh0I(OsNjo<J$S0%~4I17>c12?gdY!L1R2*YOrM^YC%Soww6Zpl9Y+4?P~w{4lIp
z1oHM6>a(F&q|!}dkD<N<dis8_2V`J=w)f4o&^ukE#_#OweII(`p~CXzDOKiY>s6G*
zdR#nuB2drv(wPc9%9$T~Uk38Fm(C0$Ki!>CkKQ*`)qCT8GorFws_%K`=JE1#)%U*X
z&s&=GzFAxw^T?4NI(19yS{Bo@XQ{u8yDyR&&2{zCr6;B#{gKF99!6{falw3$y36~9
zFNZQjglnMYIFkAX%?O$*<^$3q52l>WngQiV>WAX^Trmrh7IEbDOPUe-`NG#<i)bAB
zP%|PuO#m%g#QB{0LaYP5bNa{e{lqji6fME7XS{QIaQ5cP3hf2P1~OVR@D8h})(lfB
z#+Y2pvxm*7Le3Jc9m^<*%e7*JK9<^}G@}}2<>>eq$Nikjxq5O%4|(h)Cvt9Tsh^kh
z*hzZq{I_}Ri2m2R@H>zFDfEq`$ByB#!*9AC!;ANQ?oa+&cjmF9CUNH2&Cq!4!as3?
zq#gWqmbA7kF69o(_gM}*SvTNk{&nTBlMUbM+LI^DI-z#v>`9ZR%$$kWeP1-8=J?qs
zPnkBWc1lgnDK*a8SjtILrX7!Cr2K-IeCE{Cr_`Q2btZD0bOKBuepb^aOq)9GIA={v
zGIQ#*<7b~Vp~hJqlg*kkb5`wf6Q-UtyJiXuXgNg6BDsIW-gMaU1=?XJ?>^UUn_RcN
z&IueEbn=PfC>!M8q{B}B3RGOhD9qX{eRA^kjLvZ2!HmxNaz^LB%Nd=8@`y?(KP6^#
zrt+vNurIn9WmFzD0?c=V-ZfrcfjC(Q_Z_?e+@Pm>zL(QIpWHYXBeXLw{b3g)w6DVm
zZTIT+k(0I`gLx%K7ne3}D+oB8GC8;JHzsT^_{v0Y`zr-gPMAL4*_G{-&p)PkzR+m2
zG{z~7>iMIKZx$MxER8B7k6l9JPf8<uWOkK4(-D3?&ie5s&K39V80~na?v3H`leWK?
zlDpHn_E@WoM`FY_j}B~qsi5D96USq9xcP07p}3wDC-ALN#fLTyX?(fBx!S#w(?Gi$
z^mS1`3;F@*JJ6fo*wpA=$*YeXC$By-G9t=F&5+7@ZOIF8{qf{N@sF5OK^M9C_@qXw
z;ZuYy<^q(cAJ9|q1G-=N0Zoth19HO=bFBE_>$Mk<94W57fV^oR2_K+9+0mg3-u(r9
zfOZ=TuTJTAGnR~BI(|Yl6wUB5EANq$KlkNA^MT<n!v*Mq@am7+yj3T^>bY7<84i@|
z#cLt_e<(g|obLcMb|(x;S)S*-UgZVHMLY~}-&NJ?)$pKx7o<kdM;X0PblLbB?g=}K
zQQxp1zf|D`M?){*y-?BX)zs((K{s65@BA6=yaaPPYmYfykYG;h+&yM>v&+14y1u^4
z&YR)hv*)~C6?yHUu9(+*BCl{)m9;Lwa%Fd2u8jpV+?xZu#xC=^SLC&aYrO5=8Sc}2
z%4;Vc3bbrK6Z<~fKzB|;V}Cipu~<4XeZy5?d?OdU7jG_G$KY2FKX&x<^WemUdBja8
zrl4|S^2&r$(a%#bnL!#RHTYo7k%$Cc_zG=ZEf>9is*|*BD(#6*(w<Oh+hS?(KazR=
zY&BhxmiF;7F%g2Ck6fJp?i9>!F3<1l{&saGbXS$2D6VvUGPI7?IVvqV$AX>Lgg7nX
z;1tGu3;#g9sP~xecW~PG_ZT7yIuLgAQfLf{GqZ38b2>Qjw_XPxW;i%K0{LWYhJzDD
zbwZ>aoE`&r0XFU66wSB~9Bn_8(7{PcXgSdiPExX!k~jya^j>)=CSj78gHw7AWdeWn
z9h@@rSZa>`j&k8vI_ji@4#g&%h|*Zh=>00GR3)W92<cKVNPAbM-3*3TU>x?2O1eiS
ziNn4w4;zT0@NB$bQsb}zDv8LtC=k!~9eLP1l{OEe^WqOXLnWQ1lEm45A`iP-rHw_}
zsqu%=#>}&vppwL4&&$J}RB5jw?cec-J)x4`(@88Os^gzZUWFXyU^A}kW0iEGPLhYf
zjDiCbodJHJIE~z~ks1C&6Y|at{2;OQ<N;hCu(>V7dh!cURCo~;kqYZHUad)a3AT3;
ztyyZG3ns@0nJDJD*j=KS=OR9lh9yc2pPh&=nyt@3GfXu$Oj|+1#)4(mN#;o@2^%b=
zBsYubT#{!+bPh>GoM$eHJmnk+MJUJq6>OX|gEYR3l*nV}=wl&KVJIlo<6V(TAsLD-
z?9^NxoO!ixX44OxE!R(!E!U5XE!WS4E&n-6^LhQ|%y<TctF4_ebM{2XyFF4mP<p9k
zu5!FPB57%KS;;)t@$OV{>7?<wy%^SX{gS4(TJg=+T8r;I$Gb69GE}@r1b9_9g;G=L
zKmn6?&~@{s_Dahdo26WdaIGQ7i}?IhSi&Nfgp0nXg`5f`rIV1)&2XmXRi=57>Oxq#
z!1U5gFbgSYaUd`_x;d^F85qe+%PyEyFtg7))9@1+(6SsiH=JGY$7uy`PRmwlIe92y
z8Z5K<y-}>Gz5Ifq=j?jr`|Ke&pa=%WjD1-7zO!}irK12Wk58lK=s3V<m(+HOx&<wU
z@=c09s_5g2YG<h5DgGad{!7tZ+#4R>TT$Wk0$w=1fKF9%4*H;8gQE1>CEu>-MT%}z
z^kzkWq^MY^9Qw~GUO2OW7YmbvzN_R{tLuD>6kXnvq_}UtRs8Q2&tEpC(>B9&yl)F$
zI4OY_PD)5Gq#V3(QUWiWl)zUjec_}8UN|WsT{tO$7e52w8`bfvl)i9MLb`BLN>@%w
zpw}`T^kz~tgu4{oLJIu{Rr=2rrNcJ$UnGV8>x%w~6#9Qt>FADy9$(C<pGgXR`e2hD
zLJED(YsmD`iXN@#6jJEbC_0A}`gJP3MbTx7t|5i~*A)F9Qs}Q&>EBcIc13?k3jIeF
z{e_ahr08!I6${Zr?{7*^I1Obgry)FY-&Oasj1(Ida0b}~YQN1gjlY-ybP0I=mA337
z&EG7ogGv!CwTGRC@T~rbXF{8KTv5@M;lOb%`CL_M=-sW-f2!zHd(gM@*+zXlGvW$C
zQGKE|-~%Gs0DK<AJpqXeRdHO5K~obrj+Ri5?cWY)2CBAY%6jOG$A%*K&IY(C9j5AG
zTi}#VcCej_`r#%f;#4#~L8qcc2|5*R!#&~iV27y?u-L3;h5=|wW($*TPCDM0mv;r)
zxlZG8I$n#osdo+Zbl%j{p%oER?|SIbna>WkQ_(%B{FluG)dAx`P4PF-7Ws79VXdY2
zRs4qfub+nUI>b?Be)tXac;A^N9%&Ky0!ur+srR;_hsQ(&>e)_3|AJnPN;k<?Fy?if
z3=f>QOo39iuXi-MiC>x-?M5$%2j}Td^qzstJk7Jv8)gdBF?>fhulL`5v9t{;h4q44
zC<3qdEo|oD9~LL(eAKrD??*V6`QbH41oF1?Q5p1#RJuuQ=c8kwr|%p43<l<BJ0DGh
z-svJWerI3rCg=@;3d_g7h=KXpdfTB_4mtJkwkASndd?xS9=<Clr9$ZOc;?66o`JmW
zq*MyMQpl;tzKnr-@KG8ydM|vGMvbgc>U;K4dPi1-@1s=AJD>DX`pkWlPQ!hVJ%jIm
z%05>IuI{i>GoT)NwTlg&t>#jLr%%##2G3q#qrub1=*~Dk#rbg@pDW&TwTM1PFK7mo
zGXniFj?b`sk_b`86u5?bE_jL_#MbRTN6X<)w(MYE&q2Re`WJ(boe4Fi6Q<3aS~_X?
zq$7?foz&Xg*0iKyY3ZEmVO8bBDuz{7R1TjzqOx>R>(Ww~UY#QsmCkBtZksn{?uap?
zrgXnokzcf7$pzw*enm?TF2ABP@G~25IEV^;Qz(kP?4u@)oi}?~LjoQ``#!3_J1uCF
z$Ih#3Yg;yNO7nt-g$o-Nmd<TmdiH{bmioq0*(=OLM>0=1z5xttUe>g%7PI_`euI{^
zcKQTu2*`w{`g$n);>S}|A4D6RG|O!r)1h1P=K|Uon0!*xg4#)~EsL5K*G_9)+FZ8;
z2L>Pb<nlK|86s_R!=kzsOO`M5#V-bheEQPXg)8cp`{Jdh6wVw=n_3q8i8UfoOqO4}
ztYP_zHb3PpS4e&STzNsY3sy8OS>Dv*%b)Y$vcZdzW&3KzvgHfm<>3onajjE6>z-TR
z*ie7AuW`h=%bLz>h#k@I+?91pVwd%}=L|)|k{?#xyO4v?=kE3Ifqwby)VIiA%He<U
zyBx|w@xu?hLDCN1Me#ELMX$jDzd0zDh<_R-jb!{5d()xF7ifo~%paQ$MOkd}%I5dh
zZkC9rgOTtV`h{EtKDLy@<~=OsaE)Hd;ogfjhn&X76C01XwE5CuPT*>1uzT$(Skxh~
zBlXh%QS<v8x68ZAxjJy2d%d^e8mG9=y^&$toedkDH&fDgrZf(p|4!lYVt<L)KZSjE
z`8$ORBmK7TK6Upg3rqg6!#i}u_>}F=##<cfImJizIiuvCJ8FuimOKRao1k>R!Al(H
z-YIqefEa35?Gs&s{ReQjITN$)tY7TTqqmLcUGt{X>+n!09G$!j>#yHmcGj>jg+c?z
z$aUC5%@w;+qem?Ky1x>8dia9L_eRsAhj{KW|7v(X|DxePEPHhLJ#rg&O0-vLi`QCt
zi!G<L;4E7jZ7ywzhDO}#h33ANf6=%Z(eq1NhTU;!@91fR$_HT5pOZ=!^9#AhS5h~h
zbm;*>@R~rY@PK%L>o)Yw4yEU0hjMy_O0v|7>hwW~RCsRj;i1%w-Z{PS*Ebik)_jYP
z#_{l87z{xXR10!L89AX)E*Ep~@ViLsvFggY)w#gDz`cF76<rxW9(3RbvzPKc6t%-I
zl;i%y#Tw~+_;uis!kxgu0`P|p+6H#A5D9mJ2O)YA>=JDB9&p@;-OOx$5`9fb#5xU+
zV4Vhv_$8Ivw#soIbu+UlAZ(i2Qq%gSWsbYmP0wa`L-R;#i|Ak6$CT_n%IaH}IPNw#
zJ(K2s8V6FBwtk6{oIFYnrKE{`NeTIh<hB37<5=c_7gdLC-|gV6ia0y?s=(=q*};L$
z99TQ}11Ku&-KC^Ik@0L&UV?20CvXWnI0-Q%%n?CC&G=9T7HfTz#3vGYp#+&=F9Jcq
za%@;GokX7YO12UaMqw|H@KH%NQ>q4?SvSCGQz^iNJs(jKva#nuL1zv$beM?9d~7he
zlTaZR0FR2SXbIO@;u5q1P)D7-FqZ5CmRb~V4F4}%LE<^o5ls}oQuLdO3R4F#(qE9r
z?S73EJmC%UA1VHyici6#$8^0SIM;M1UqTA~BNWdu%jD@l#B`b)$j?;#T*WsizDe<4
zQv7PgU!wSLD1M{jZ&o}ZZJNWrO^U|%JyqTTq}Z^20yJ+2?bu5)m5&R}WwznUY=Bya
zZJTx2!-gw7hvM!4xxbEQgf;1Wb!Jf#lmMawW>CsT{o$0NQvnf_ATeb+Y(iBJgq|I2
zgVHZ?&|vdGbpY>{dH9F8&_Q-);B5m-U!c&n@;1k5+Xjbo(E`gm(VMEy%X($F4K2yM
z^ZJlekY<*z0Zl=^Ac({Kc&(+^1U;R%)Rg;HORp7rZ<-1!ZeQ;lwA6Py(X+32GTIK?
zy&cv<V2a;DL-M<BLwOzIs4_nsi;f!q;)z1mBJk&ePoJrGilK*xT?Fdc2Bli)`Teuf
zBiV}0EZ-LBu}84OGnU>E{6chAf3~3`3k~;U9LxLKl>sOPMuH*sNx^@D&Ai^>(Bt(n
zzh2lF$lC^>(a<Xrsqs7805lVNx}Hsgl5GI0hu-P&SqaX*-iM&4dp0~OBCve+sPdiA
z)7OEf=<C@Ao8KDc<NGHAkK?HF>b)6NUR_x&m*_6tv&ANzy$HSls+>}gAx;^aNYY}{
z(-s>sHeIZE!P<`t<`c>B<)<MvChKY2O|QMQ-Q-!en|$$-qc4cIo%b{YO4|;7mvrEG
za{dJB!13gKY<2LQesQ*EzN?NyI#q7O)<d=)ISFUCum2D?3j8w~TV7jR*HE{hskXVH
zxxVdO>%EQhgYGp9XqttNo77WgA#qER3q&M`n<vde2^f>OjO+g$vykkL<$&}1lLOAR
zp$TT8b$B<HpGrMp7LxV8Pgp8{z&jgq?k^I-=_x~;JCJ4}(hg=J*g%|MDEwpBTiM#Q
z5Zd84+>|%m@O!Q`1U=^mcpdn=vKZz1gT(zI=rNH!1U;4#KLkA{w}zm{67&%Cm?Sm?
zJtnh;py$1Tl1B15^`dDp@&(#r)GN+n)Z4HaT^#V*y-;RvRE`*dzFDjp(HnOPqsTv&
zYew|;$EV*YRtBfCuqORRj8E?^$ESZU=v|H>=e=uZ()8&3!p-@cTU;iNHB3*vX_!RT
zj|H=Ha|=XCI*d=pOT!QJ@)Gx5ve|RK*jRXJz&YbmXRrg4(*rO$MK0wyZZ0V?c30@i
z;8lUE-K#?D$2U6HO?8ed46MH>yWjTU`s1Bo*<p^iiED`;S?pa`(f(ea)O@%7$v(T2
zFD!Xuhu1%_J~BRKdk}dYeraX<T}3Mk$HS<EappzN6)r}byI1^dN6O~+9%7>m!LS6d
z;_K=qQX(zFvJ~J8rPxt#M%Sx<Z-R~K6xf(9U*xvC(#Z4;F6|IX38&M@)VsYrrSz3h
zs9>WoGKE8nhrfnJz)d65@hQ<P&z)P1g&y46%Q?I||B99`dV$i%!`X-Bc!6-+VT;1v
zVcC(ekb9>5kjJCTylGtK!K*xUi5F^E+iMt2ONTr@?2comN1G;`l^XpbR^Yy%bmI(n
z{LaAvCk11NFE4i^Sz;{qH_Ce*j`N1NEJV7O|D{<d-0DMnQMZ4<31KMmAByt5Oz67a
z?}|d{z5Wq8Hyr7ABF1>n95cf`buV%}HGv$T!`%o7r!IUP?2GfnXZm{=kA2EcQ~EdD
z-`TL^&YclF;nx7z#<$1~$HEFQ$mOQ>3Ke9B2H;kEVGIJ+20575Ja;e#^t#^P1DPQY
zleK%lTNCAg-T+i@@CFC5_Pn=iO;qqVdYIE0hg@`imKVs&^8$sr;@IEq#jzW3tS66!
z1#nuHSBaGuhH5ikQ7EGyPOO$}=j_w!m#GJ=eEads#HU;bqAXsd07dO^4;{AxMn3k}
zI`F{MwwX)o9k){2_^O3O*!V_B6W@GDqQb;CGCP;nJ7R*-Heul#m7Pb)Rg@@u-ss%k
z{4LlaMADpBEk%E$NLcg6<mPjV&0Z);R2cKd6!f8BFa@yXjTtb2>~UnZDQ|3kAC~-d
zY-yO<+Z~scT?L(V4%p{qoQiD`whY3tnZLlU4Jqj_7|9Emd@py8az{)M8XPyp48~)d
zhAo!CMa+N~qmxf$vYo-+*%eEXg$~TtT0VYx;G{h)9}hrM0K|X|4wz{%pRIl)Hkc60
zNm+8l0q(^DOQp<-M0_zFJ_$AB!%(oW#gWKtuEdLw3`7PgGp4Jj#SlFRL~}@ZmvIu3
zv!s-yO-f1R;d2lZf!HL^6m)7}J2cKYUnFD4LP`zV9}NwjLxgth<1a%WgF+bx%#!Lv
zaQsV~u4P&;-lnJ<E$o!@wB~q3reQN>FM?M+Pq$9mFZ~Plqvt`n950I~^3sO7g<Oks
zRb_2co#XBFiiS9RKm*xrGw?R${n|^<dJTGMa07F^m%P+8raI2Av3-s&?PU~C;YyL}
zAxFCJfDdHXPIe*~aX==!b|&J-pTOQNyLKAlH8bnPmF09YTsGSp9E<MPl5luzh8!-N
zZ;q11yu{r#N;XfAlI`7Llx%v}qhwPCiD9|9da!KPZU)OnI+2erz<^!!sA*OBeewt9
za>Q`dlCTOgtJF|oX>di)@GNT{roiVFy#aZV|F)uHd?xru75}QDuPOS!isCI-94Abs
z(0`Ko!AA2mY1DCcDgJfEf1vokE8b&1&=-bn=<`>Md>>NqLln<}^W=|GyfAEoKS}Y^
zRr(hdPahTPb9@@}<IflQcE$78i2N0bzm62Y_B7j(-k~VJ9I5vJX}aS)p(y=e$cq<K
z&{xRgxHlF3i=yw5;`o1(LNCnv0u_rcfQrfXL21gPA^h8<=n*>_(hG6q?MUtTA_Aej
zuP`ST@^}hVH(++P{7s=b8>c%!hV&osOsIXnMUehX(H9gItp;uOI`TQ{D$qKAq|%>K
zbmt!Q?R;neWNQ{z42p{uSI(bU-laaIsD|S}qxgY2Q&Et(P!-3;7-S!3fTvyyg;v0+
z)ZLH?-+|6}Y$%fWU85A2-(iI4Yq*7M(RQ#6`jzPG6EWzY2J7P>J2UXMfqO0V5;5q%
zihFs5Y-Vw}P6fwev)&n6P{(Eq)Q6mcH1qP((emZbmN?9h+Xnq?=%I)mLMtR@eg)9G
z%oM02?Cbp=o-}hJAf2&o&|ig{#OKcrwn6_2w592`68Lr4P-TAD1wGz(W{Dz*z}Gd~
zp#L89^b?Iv#Mj$`7}`*q5;+mP$JS`Zpj#0)tKoF$ag?$h?Cbpi56W+BCGfW1FMG++
zjJE1C5SXXAwYTFOZwk}_w!!>e{8nv-9_t0SPz2V?TiDFQZ^Q#UL?*}WKLKaf^OMly
z@yridi$LCX5a0;bB9(5EVw}{>?=9%*`-Z3p%&#1JX8Arr;^`{gB=+^r>MQ54VfolM
zF)%+{Zyof?A*UX0p$MJnJqSJBUi5Q9J=@{n1?W-E{P2j1K>if#djB8vN+G8n`!WXV
z)mwTT*{kb?=?tX9M~o>SQyL2uBS%$Kjj9+mdSq#7xe&|!s4D4>fRUslr1qZu68<bJ
z%=b%3jwDs{iGRkk-Jgd09(xvg+8g2j<VaHB?-=FO-QET9GtzhNUC<4)(~q>@P%#P8
z{<sWGs2<Z}E(5IRq{~3kWgzJ?@ZaY$Ao^J8GH_MWWx#M57>T#N9>fs$eRfyARd(hw
zApHP>pWv+{#ILmQgKm(tgTsI|j`S)V@bW=1j`U|JX(WSl*O^`czCe2gWd6uCCZ;#X
zk^X5n<4CpPA6^2Om_ADy{@<1p(`WgEOn)v1nJVOIY169OrWRO|TIw6b6o*&&bI&J-
zl)~JvhLlQczZ(wI+CQM=^ERaP&v=*)(2!F3IxB~i@|iOY*wF(rqV!uhtLoBv!q&X+
zT^fN=9r%Imr4Wd=AYM*cO<Oa20Udat8c+&b^Hy+^g+$w$9|yMtn;cF$GMY|E^=m>P
zZOzdPN;V1!29u7Crjh?Cd1ZU9PS0kKLrZ}kN;*c0-lIs^p2wzVM%d#*PYxs<o0CU@
z9!EO1q=f85rfb{tQJHzXk~(aAXYC!x161JkCr6Q%p%%<0BvBVilA}oF^4wF!47nMm
z?Ju+YY=7z6_LtSc_U8?NVJ<D}7(CS>*!h6krD;1~N*DIL-A{fCJdKZ{X|xk&58%L0
zQVyK*X;R?CyA=Pr;y+M)qDHrYcr=;cVWh~fTJc9K{tJpHT*&l!il49eX2qYQ_%(`e
zSNs)<=R_Vnp0GE~GT$Zz9@)|Obv-n1M{38O5khI^0bZ=3Pu<y@j|NQ=G_VowWF00)
zkrGIzAxei$=%{(;?O+?7KFd+0V^BsrOof2O)<&m$(2~qMuMe?}PBc!*mjaoij@w43
zrO?xPo9DKTPOG5zrm3Lfw$Z5;t?->r^lanGNw5sD-P^%7I{h&#u~DQ)0io9*eOE@O
zFBp1wI7J|sZyTM?fL<a-r@Nq+$SBeQFm`oTf3M)&=#2c3hKBnwINn!Or3ftFTiDF%
z@?ansB9r6xpMW#-I|6z<p83I^B?5WdNHhX^MJnASwvp%*=;?YkjZU_as1|ysn;EIN
zeZ4=1p6=PYGV1Jrp1uzDat!2cqt44l`S{MsK)tB!Tvv&S3|ohnmhRD7Q$AXnZxR?q
z8kS}&-&#|`Ta_F|`Z*d!Iu}hK_V~R2X*1h}3Y-CSxn@8)1L#)_o(<@$2G1EluQhl+
zaMv3=X8`5Txegw@A^7>B16L{L7mN-ZCHlN(Ksid3FE=`Hlqg?vbl@n_Pc;L|89=jR
z7bhOiQt%Y5!M4w%L}xCqTi&#6c~kwe<5slPFK=pXS;qPAYMbliW7LyYoDNG4$4ol=
zzsB%Ln4jc0(E3I7&238>)T@`cto^d*Osp8a@AjNM)_2mHleFd>T-Kb^@ZJ${W@7K|
z+t8NJW?s-vo<!%fnHyC1w9=Myd2&`z!<O?${J6>QntdDo*~wkDe&6<E@TWfm=!+<2
z=zFehuL)BgehRy&Z;H4}m?EOF`7Srg`7WIg?+f6i<PboQ*^Rly&cJg@z7{Fjp6^7R
z{*4?i=sq8D&MvC+<98H&+mF9p^!vu_sw0cF-Vsg>W}+-}R+M-HhK`SJAL!&DPn|lV
z-@=mSl8<&c*G1+ZHQzOc4Z`Sj7fLH%G`JTl!Gi8-u;6(C=NOC?{Mur7zKbDsA@5?&
zN9jeUPc2(AJT00Zb`Q(;+*#L0y|N|a!UGqVW+8UgxR4zyPdV{B0~ePp%G(}o@y@{L
zzZ7p^RoDy7dL#eks8^mkE<7YFx;lJ*zei5G?9hi(qi6Pea0iR&v~a&~-493B&1_w<
zw7y|pC#^+8Hu@ozR)EXV+xb?2J20^%Mk1Ew7Up6&nmZUXLKbCXI>_u$N<WkK3Z;~i
z&w%zBS>8Y~gJdY9K&t13yt3?&n~iF8-LInZRkPnGyuXtR>5gX4S4|!G<>jSt`6}am
z(Q)r^!?71t>MM}{PPbPf-<XF|v;ePuXLD4p<KE@w_T>{YpYpbvhGm%U*m3W6d-Zz=
zk_&`%YRkd~K>R;&^ZPso!9Cbg@q#+14pTvHaq|lKn2C?h))hE*i`%c5l2Is{zZ~T~
zZf*fj!};S<p{BCD$L-sn;zblU$<y5D=JuxSE0FCSzHfe9^U^2eop({_;^0@kO9Gd<
zYxXdbD@TDe`0}1mjf2I@tK$wsbW-K8igG7}-$~4;bL7e8PB=Z~<Wx5U>!IZa3*A0$
zU$4k32@G}V(%DqE6bq#x5(os{NFW->bo0fPpvmGvIbXm8=gD{>DNAaP-s0yp5O|Wl
zB3eT-OGIap@F2|Uh`k@=F*8VH>Ks1_5t&*;!VfV{#Ynmm8-{<8@Syl0kC{ob3L6$m
zB#GB6f@FY5oIx@Ko7|U!B4?5+%EbO?PzXsTQYQ8%fkH?UpEp4!S-|NX3rLrHsvC<u
z5^RzMo!POVL{v@``m;%<VUv5A$!x)6*V%%3T>lRELulWY!Haf<?FS{c-x1Q+19Z9s
z^tYkF1f%)9kY26mBc#BneocyMc}4N>DxTlEOb?=EGCe{HUXPj~Bt?FhO0QJ>c*Rdv
z{A|Uarg$-02KluqzFnn@(K5(y1J8?|>n2iQOy5=IDIvw?h+*@aK+R5#assHGP4sBC
z7_Ebh4-iBz>Ko1UTAmRw>S}dnQ4-t_h(xK2K%;1Zd^||`M37Eabb+EEaX~&gaU#K>
zT7gN#0`*!bv;u!5WWCA+jvpz-#$)+FFpv^lGxK{42OZf-em0c<R~(ec3S;>xiH#o_
z3%xIz1!e&eY-syhw57LXQrvzjI2N1r&u}5yqS-=p)~6uNyuAN~p8UNRhxzeZOV34x
zqKF+rtECr#9^q~~R6t;!_s7uNX)A%ZulF)EX-+6%hqVxx;zG1V_M>)K2LY<g4-28k
z`_B46R0MYOH()dMmLstcGU}m<M4%q84Y$5cN-#bJdT~ESDq$<AS-w}H$B}V%c*fHE
z8VW}vo*meandKXXAKLAZv3y-Y`Tv1lnVlK<Pq3N!mFCJ{O6J!Ul+Ot(`AplvhVmyv
zPuFvSQfB?xQ2s3Foo;6a-oD<up{MVMZimdz9-r|f^eE?bpy`M}-iGp@HOj}nf`NMW
z_>5PfHw1F#$8-i#-Ai-Kavb76s`K#~Bgb&$2E(4mXFP{<BKU}Za(u?;V|>P3+?3cO
z{C^YY=k>K?>k(XE4)E`}(HT9A>l@F!vp?f9CXN}|GdRAe-z1Ko#PO3j{s9=3(FxS`
znc?`dXO%eqHOVm<29Ezee$3<tPWR*Zvex$l$M>gfBwW!Mj!${`b?l;gR>F;9R>CMw
zjj02la=ou(qCp$vcaFLD!p(SN9pIEY{b!tcRgt^lj1uSS4Om>t892N4wu$a5hdJ|$
z0)G7FqM#q&RTM@%QaPYl>XkZYh{dIxjYZ?rwjYYm-r2QR72P&5fIQsw4j}zAN<Q4-
zZ3tYS(_T0~xViknw&PJ?CxqDm3*CK2^~VE_#*lzoiRz0X0bX?Co#m0EHxbqEw@jk?
z<*CD)B$i*EGQ81_jk|?Ne>|!`s7a&x<Gw$<Nuv6P%{%=Fh3d<Xsuo;852O0B@kmsk
z?wmfVUm-yK;@-s>0@Mdek2&f>xd8Edo3yV2`8BAI`QiqLLK#I;y)fhr7N9<tg`yX!
zdIq{3)ZdS1pq<S`1%88hDQi(s^DWD*FfjdgsA$Lioc!CtO{T<v^hf0O<+HLtC~8E%
zDyM*e{)IxQ(D#uN&%X~cAI~41mCvW`&y)!`e{?|~3TB{8KAK;hTfj5WJ=Xy9tNZq+
zlvtm}@{h{xP0_a@k{^(tB6v<<O=fNefRq$BC4j}hf{{=p97%~pBB_yRBrPR9l1V^N
zhjv6bF<anb7l{6vybC7eIgdY44rw4Lp)^9DB7llh;hVeXL42GXAH?U2>DUM|AznyI
zqY2^>(smigJ{Aa00o*5P7ttE*{UB3k=u`mpOZ+rMWO5D3N^D4OBbBgs4M{t;_#ls&
zX&keh$DD@^^TLs|V~Yh={s3%2XEr8bW9)E|$UUoF${8Ca<lG<a%Nd(2<lLX+%Nc9O
z77MsbqToSi2F}y5?DLS`j?IGjWx1z!EI0EzQR<US!zTCbphhMK6~zA-%Fg!vq@o()
zf0#V5s~1S4j`Nb@-&Xuz6^{!S=|NKH(-=klLd6eJ{7}V@QT#Z?pR9Ox06d=15RYH1
z_?3!3Pw{((_}ihm38gc;IIz2g_}iJN0^9I`^}<gS;@2hAbZ?;hg{Tob@TY)qn+}|I
zhn8J-b!_Miq&9R<FMPs~cCexQCy-Gh(EVGe@<DcH;4841r^!wbx^G4s`lyrqrmFmS
zhZz>2jkSxI-08Zoq5IdM7c}&A+=lM|2tA#*q3+nw{a>KB#Z*vn`+9G{4dSzB2OGLS
z2ly*nyd7-l{(a!rvd4<oTn83a=7(beq4U18J`fdwP^=BzpJM3Yl6*a08*Y7@5;?Wd
zi~9jm30pzUVsC-o&rN~Sd&bf`4~0tvx<4c*G3frU&?{5tGRY@k%zDWIT+Di4y>tcL
z_kmuKnURXy(EUj0>3Z%8x}O5Q(>uxU70Ar;-2}Zt$XLFvp!**|PhSU`jtJy!=>8F-
zeC#V2sONj(bJT1?n0)n^gfaQGI4MFBldo%TSmuZ&mKHWFSkcp7_@dIyo%tMc1*iWO
zO#UoXLeF6GVhHxZkIC=nTuGBgRQ3=i&-zVb@<~iSiOK)BVe+D9O=9x>&c#&g%Z3@4
zJipN8*Gdmy@}k!F1Cv*CBJm3+^xcl0^^}KS!w#!I$fbXP$YTbeG&uv%6RueLC(U=e
zzeBj)JAc2|=^tuzit$Fjabd~#BL&-28Xp1<KhBv^bi9gPS#*ht?I?PxF}pmsSZd@r
zD@)$o;gyxap*|ne0;eD!nX;vCP07NNzwdC@hvxU0AK3g}_h9cMJHy@wFD*Me=23s#
z|I(vgWA9~WY3w}~D^KYPdnaz+!J~dVs`Y?))SL6_bb`I-<w%G6GC0%=>>UpE0(;jK
zSiEqsx3G5w)%y<h#NLSxskYwz*!#Y>b-qvPz>g>|<$M&>2d2ctIR^Gl^%(ZP37k6}
zpt$c$59FQCL^ZZl-<KZ9`%fWQAcQgG{Za7W!WPw@^g!PERQ-@Ljl5Hkg%U*<EIE4;
zRx5LXyz>kM>!_r%1M*HOy})206VCcT-YMeD8heMl_vZmB@OtS)AH3N6YTy!gY2F$E
zy+8R>ITAiw@O=?W0KlEJQO2`LS!BqukA(oDa4;u12^)RiNvVo8L$LRQ)T|+ykB#6v
z=>lv(>`8b~d{_t;Fgi(mB04GMy+5}vqD0l@egG((=}CrACicTXAtb4y%<z|=OGrIF
z?+7HaRI@vlDt2)-%!na~jU_}iki=&eg=DNqtRXoDo7_{)7-i7e;usyUbYL9&=PsYN
zU+(gqtzIFKWmMT?xSm9?^gmM%wek)rK%D<59=1@y=aM45x8esW{&2;QR=i$pLd<sq
zePTGwuTG^mD1N!(S1Eqa82Sa!+=Nn@T@~2fV(7e+IuHd-V(7&77)TFB4E=AS^zpl?
zV9_vqoO?dnoO$O1O5MiLpN1ZL2px3X#?YUIULqL!3(zCZY=;U6SUw#tP7p&s4L~Sc
zyd7)|{Y7BtGi)XB>#*Um^TQBe*}U(p4@5;^k7{G+)rKA}$=BnxnHc&B(DS=mrAM+A
zn_2AZp-1z$9iFlDN>I2T+e+YVO!-CV{S0zm2QFO%UdLP5%+uVIlNg4+6?#0L`E`Y%
z{~UUWVCZi^PuFu-82U%hJ00h=gMGcH0DevcLthL%eH~~zB9ON+^j7HU@^y}(j}{Pm
zY$luC`?V)Llg-mODMAuM|D0jyd=ZR2H1B`9MBFC1<NP(t;`mJG%LdQpcCo>8{u;jA
z$3m)Dqe%0dzved0fO7tt`{Vc&XImVfF4l0=BF<m)2hD(T{+jpW_^^0s(IU=Y!|w=Q
zUpuy*!O%zd=%ND$%B_90vp-(#lO~q;5Q2`{O#<ji0R7+s&`-syM8M$(wYzV#LnJ4s
zIfvb95<l;VpMQuSGWn&_1Nb>BeLvvy_>}^Je31>^-VsKpJp3khbZoDNEBgjFBX7WA
z(Q`&4{*3Eg?B(`~xwYRTLG(Dc_Bl22ZtZimTe~}Owu;|O7k3rkRpcR_TO9A!?rhkY
za!ZzSYoA-wxm$bN9^Kk+#f31yRd6R}5^%B3`>LEJhvB2gWx(49$xcjG^I5sIKZnu<
zoM!I#tvgC|vKsNw9uTkg9!1vo`6*~e73<Imus#|S(ues%DnmPn#?`a)egJMVCGp5Q
zACm<_(f4W3?)?}97YbnvS$_(Ayia>(9v`$nV^couy$dOzORMSA&NG}tSsb!XDL>i`
zpLU9pKJBOkKM)l<XnfiuyYXp{2=De$;-a`G>`q_zh={RC%7%H8FK4VBTPzSxScQ!~
z?UAHU`%&gB`aTZ-C@P3J{NsvVrRamC0P3D61>p8;#q-JiEb;j3d46<bH<AKS`i?43
zF)22QPTmUY<MH^4M9@&X2Cei9OS?#wJFSC!574YNqPp>`{4Jg_OAZ9#?GPmag-93(
zWcgxyX_t!eI)=`XaHt=s*WE7d{df{9*e>ncP>2C$L6rUgQ1kFNaiN2(yvSBqdKoD&
zpvwCjr#;TnYeJL#I8H+{Q<Wa;m7xwzx?RNNPG@}zShIY;hhEUo({US)e*=0tZ$rI<
zOZ(f<+hQuHxP84F(Zqk%iJpDEt!S!=!13<@lb+T|e(NAZmHFW)v_%cWA}RvmS{si4
zf}w{?^7VLaxb1C9<eUM$8qFAVE8=E7-vzxyT-sNnaEZ9I_sdDlrTuN_^*73;qn{vR
z)=PSB494yXj?af)B5-^;^mILU1;>wv-s!qf2IV`GS-$I`r+YR$DkAW{*|X8y1HDAx
z_@5Z%GvRpAsW#NL=!xb1dF6M5#$$ot>QWK*Jj+ZYZGQ$DpPX0zfXp%@T<0;H;&M^@
zaXa$~rEmMGNR7$f|Fp%>CN94sj?Z*1GI+MTOAMa4{Cb0Dd#15n2jcQ~Xa<zH`~z`(
zit|JqpB~p^5|@7?E<M9B4YizC-nba#-^a;`T^!B^4-tz$!s5A@4n=fE=zbhuKW6_2
zCZ1nZw{W393;m*nO)Gt7MN{P>`KqQacfTP2$s?xp0OarAh$QHr1pN;#(EoJ2*an<g
z*t`3Nvi+BX{{Ew{VE^wYr?N5J=3m2apZp@~X4pSg?fU`z`*YIsLn`$Bj*vg)F-ZSz
zdpi0X)O7S8-1p_pDNa5<R4<J<S9k-RA+_7x;|?32zuhU#bjHZ3=bcrGKA`Bwf@Y6i
zS@O;fylJezFfw_2Ib58i{<)3Lm7IkB$BO<_(d^MZoxZZ<A(SVue#rRL?G;YQsaEAZ
zwz#?E;~kku5tHKse<LlO@5Ls?_eukf{C@;BC*Os{>(6aq8TMdp_y)`n7rJoe|K%dL
zlGEq}y`TS)lj8?M(Qu?DJDL(b#B)Qd`fs@YgZ$xNn8?5A>S&*-Q@rID)#MK!_dQDH
zyyh)0I4cn@+BE02XmH|sFEr<}{Nd3HaHKow+SKT2;gzdXUPgHX;`_WO?GLerEG-b<
zM}7J8>b&b@hVn`=1-_ei3?|CKXHtJK%PSG@S6VuV@#r4o#d4M%YP-cDcLb`}bva?M
zdN8}!$3J#G`}AP)MOg=aR(dI%e%1V_bllc(>@}SF${NwutB{`q)!0mH#5uWrw?Q<A
zV&BhyX|H|{LqMNI->9%Ww}6U722+=<Xm;EcdA-;H$Zv=th$T89PAPPCU;*Riwx5u<
zDsaIb=C{vNSP=jK@eL0Qf`}tOIS$xVIfbHmp!D$2FXgk$D?uFHTr3bNP;=ii89wo`
zG=9%fBxbo6UfJ;F7ZjTDK`M#~@2P<4UpnfQAYmFd`1#KlG%goHOw_;_0g^!?I-TSg
z5uHKuf|QcHDxz~p-WAaqB>$085?)R$bnu)9B(r~>^F27x{NpS>Ft(p5dX1uwlA=8c
zq#hMUh=}|<q~PCIytvWe!>9tL3(tA*eHA~L6g)q6nZA+7;bFa*6z%jDQluY3iVa{b
zG;afqdybia-#vj|7m`w-IwiCAwGN*EURKX9<|-;I6F<p3BLMa_>dc}fD1pY@OCdLB
ziZ53@yCBM^D|)J;^A&AWv`x`finc3ysiIdX%5pHjn-$%p=w?M9Q1nqndE=?SOVRg8
z(RX}IioV1SRklF!xNF2}{Xo4$XRaTQgLy29Ap$A7wYdCV!!19KC$WNUD;R>VXpmVD
zr9S}FJbW5}O+NB=sDQxKTMoT5Wpj&DwXyT((YXH@ry-fCDnGUdh6m8t%@(V(wrvGJ
z!9#*e@q>=rwt|PDr(MK-Wkg!Bnb+|P=xs9<RNTH^&Pe~;PW0^SJsT(GqiP5KOq$}2
zcs8cnO5oRFLzVgAFVN$CXMG?lLIiu;R`72m4uPC{s7ev2w*?z+dz+NNUW5m)Ml%N8
zinv+6mCzet3Y6|MmfrO!-1m%pbkxSqkHs@{1rk|4eP39<x3HO~c@BDqLS~0gATaCY
z1L*O1=GT?2;1lR2Vk_v4XIs~ESGIyd&^z5O9C-VB+o4ye%7;fq1eVvf6|9Gzz7F=z
z4CHOs{hN*Qp~;FsJ$vT*&Cp|C#(H5o1F8SB!I>K|P0pTd3Ztt=RV8Xucu7{6@8Ms@
zJDOapwx?&w`P|wRdhMl6A<wcY<U79??N;u%mhE5T_%z~de&ASum}?b#yRcIfm)<XK
zZ5KY}V~un?FwRu)6fMHmGd2b}VQP0zxKml-DD&0sM+-EyENZP7qxHyDmTPXw{x5tx
z+P5+^nI?zkhUWUVbK|-lRP%(I(h1XMPA#1@e9{p|lul}GZfjc7u(Whe^{}e)VHLwF
zD=LT29Z^}jsC8-Sgqo9`BNvs<YG`hoH)ZaK$rC5_kkLWhnWWJnX>>Taj1I|VaM^WW
zei^s@JCFS-v>{O6ysT+iZBu<cUUhu&<0<0Br*3&8M1c#bxphq3yO17huypcCO$%x#
zwYDs3T3kD=b!l_m5`XfV43RduVNo4ci;T@_^I}lQr!Q??xT1c!uPt*@(%NOqmo~L5
z_7iKwAp$k8UDmLCMVp`UmMf$_f3Ccg+660`mMm{-@#W8X&GK@B4}5a@o1w2}EL*-1
z-t>O@E3S3QXWet_8yo7+_BD<;cNx~gj2+Q&sKG@17|JiJ9<Vv=$K2ugd3HR{pFf|d
zOJ_C*$~`%wPv~LSTiM#Q5Q?E+x+%YOLoc~GNU9ix5eGMjS@m;JATY1WS@oGXq7wWz
zF~LucoZ#nQa)O_nTCO6x+_~G$`I}o@mgCR&BkdYFtXCYmK9HT8Tj0>95pwWyJZN2{
z&-P&1VNT<5#QTpd#!|RJC%?QfHUGH6-N_f0ys^XUA6Oq5AGkiW-Ra+S=E}mmipH1x
zb4R(8Bl4+kH|z$1(g5uSlhm7x`08^4x1lBi{8kh@&^?(C76crk+uvH`j*`ZMtCaB|
z9Cl$mNb^FWHHW_Ixg)b8;q*ZM73T!T{(Dp)5|*){3!-20mSY{=pqD=2QEd`{X#uOW
zj=Ci^+8kb3Q$EAZ+&MVlq<EfldAS?Of{h~JeWM&E3O5|;cLDPC^1n3ewbbb9LwixT
zKgLxAJ?9Ta`CcY;UGH~Aq4Zw=2%Q^_^gA&%dj8BYGu%OYk>j8Qa-<0%;C#x8+c%Rg
z2Tn|Fsb7L06=%}ed9#-_BsdRR7fS>0)pFrhCnx*9rABWkZ6#aBn0;8RxAH{iQezlW
zMrVeyXh#X<ae;!uU?Ajrmv~sUAS38`zgq(%N*ZLIcY`-Lh*sk5S`!ugjb2{R1^?cf
ztiHX)QD51Mqdvq@1vJuRdFg7c1KMxg!jL;aSYdt|>#Dln3bP+w6+b0(;0L=Gc^D-%
z?+Ru&GORGvPi>pIwBB*Y<mBH0u9^~KOvu>WzJ!fwg^A6!bW~2k!w?W&@+VCims>!^
zTPYJ(m}9bXq7ZP31<YUOxD&Fn$)|IL2zCyGuo0Nd_$hXoPh&?YE`7C;T+ZYla`y;#
zzrYR}4=D{IQ$$%}84&PJf6z!K7}6nwy_>4(5M-ePtIM_twe7(qlrO<@nt%k91T6Ky
znu72vgkI(RQc_+(7p5R4yUuLv{XiH;nSvG|%4wZQsTm)nqA&$f0T!i>dM6<v{z#&R
zWkP)p$siFG=AW@rN^*>plE|#*bj+GZvNh4l1R{cNAf}8ql+W!;Mix!iOB?DI)}jws
zRax6q=Xg84q9G0+oIrNljEa$t_iHabi%&}$raE-Im%P+8rphHwKfhP@5=y8(&m+}C
zj&yf|4`kO)b|TfIMw7{|or(DIC;Udlry*W5lT$n)C4_!#Y?eRD1rL%X3E*`nBji*7
zW!XRDUQUN;vC@lOH?JZai;$x%-T;&&E$bL`t$ImmtSk*AI5G@cMj?+)*DFhBbx4_-
zU5ew=s_cvEY*MYvDqIw=P8!_sj6IIHX(OD>mI18&1VzQl5#Sdq{$fSBhCTIeQFN1{
z*Qop+B}E6--8M!&OV@aw57#YLx&W<F{2Wr8x0V!Gv{>94^c=;nRP;hp9Cw+bS1Wog
zDUQFH6vy4A=sk-5NKs+ygbm<kUMD(+TS(FSuzL?+bDT$@c^hcluO$=0*l11UkBL;3
zkD1w%X&sc{0NFb4=9zE-{PiS#O3_~_DsC(ui1p-Qj}Rq91G-<OKdI;od(gM@NoR$k
zA&LAzQ8A)+@=0-n`jDa;$Vc&GH&oGiq=Y@KP-XF&#cASfj?_!khB+MvqiFoi6@ln0
ziV~OK2e_4Uc@itwHq5EG*@@UNTVZe+WaUM+0-Jf7Z$dAT)we%DqwdVcI#uPz`e&#{
zoiCD6v6n3rwj6Ngd2fWCY`0Qb$7?OU??4aDsY7VB^zMY-@#YEC5%%@|4Q=7}PV{UW
z<_&l#`3Tx!Ed-``9&RSD%?|4zK$ZF74(Rc|vp)DDz`%DD+lKj5D3wA^J$>EO+ky>k
zs0~Df-$1WMGX~v?xLLj<@vI$g3Y4yWy>rnxX}`0Btyh7D%hv)sJOhDwnkXJPtb^Af
z*fzo}{9K(1Jzj5DHqphs6SIka9eS)U<|j>ZlF!6B%;H=Hy+mxHcSBF#H})kA%%ARL
zW_}Mt?{twGzq7Bm5QVCS3d_eniGlgqdefm-4mtJMS1@#@*A6}XOMpjN1nPCLu|kh>
z=7&c>1o9nhtk5fkoO*bqM4+B+V|~;(FVh)FV?S4zp*H~=>&P)<MkQ)veNc9wzKu0G
zZYw!%OEf&OJJ92{*emo`y}$#A_mIt0OmyAdHq)3bboVyXZm^4v^zEWcU>9v}T^QFr
z?3XQc%7_U)Wea7ECvBlgTWHc2njl>NnPU9X<XNxWC}7{)A6uyCY~{RbEy5;{w1vJI
zdfan*;df4cq4k6<RMh(3`o-v%SlB|Pl{5HT{0N6`={Wj|a&Jj%%i>b*oJfchuL<)e
zY@b-aBr46D&r0)VY@F7ea-0^FM^(X~xz)`mqw=T`U|<Wq2Fs5-@7;IdW)GkP-u_FS
z{y&KvyZwcf%$-GzZxo!`xV6CP(==ft;sXj#p74_5vq#K|4Bg%r4xafcWqPA?h19*K
z(YZ!yZ}(-{m5J(|QL=MKp5v8`9Us{q#K%;jI%B`$8Z4AD7T-@ayq3>*V*{<+!hrK_
zR1a>i+6!wbnHgPA=++XzG%3PHss>mYHqzR=Fu*Dg1FY6md}He5{Nd#hF~BN=1FBAb
zl>@F${oSd*TewyZuaaDJ#lp362-Q)uID~3x5iFr$+DjY4Ej8tjphP{tJ_-jNnG2+}
zSf;;$!s=Fvp;Eoou&ELbry4l$2wLYjgi6LSRH_(Ed7P21M~6zuQt#6<#CKO6_{C=p
zl|s((Mmp-Np;9o?5u&W7B;H8(HbhH=qMo=7M!E+fxCWa)R0>8qDpD?oN+~0q1Q>=u
zye~tgSU|2F9=bUARqv9(Wn4i#aM~X1Vt`2mgoU^I17;5stBBu^(!vH-NXnAi_Ar7#
z7#c-#w200mxk^N9NO%y|BEjAd@|YPU_hN(bi-d~tLF(1S^yYNbL(is8T*DK`XF?>a
zFSf8V{p#S1tAmV}34Yeq!P!>_89&@eXS~WtXPmjp{bW#`6XVkaFLPr2R3n}7g+@B#
zY;gK`##b8YjJFG3mXz^zf|vO-&WqQ_cdUry*e$e^ZXCPCj)j4b9hW94B&9&TX_zfd
z>!ec$FzA6FyR}-KS(HTE8BprGA?Fw=JFsPU7Whj`TYwJKOVo}~ii3HqJ{_rTM|ccX
zI9&dm>r)77+Y#PJMv2%F3KFy<j7!jta6LeA%oE!o*mi^;qOqARK(>sIc7(I>lNB^_
z({bC5&<Z_`j~eP7#zL)xUT0%@*jCMA_d`?MW@e<~HeUWJ^b#2hm4&W!dMEj@Uo!0o
zT)Lb0o%MmJ2*h1)z-H>TB2hn4s7ev2w*?z+eVddx&Lz;R(TqX2B5q#q%g}qm6e!(i
zEWI01xX$X&#<wTo2lomb%j@V0_x~024prwe$tPgU>-{_Qczw(dCIu15+qnOKpjV{Q
zO=2$v-WOQ2u4h2qA}~K2_dgtZr>k_6*w=dz^z{AE?U4D|IQ>TG>FYq#5rMpo)8As0
z4^7tBvvK-+jr^Do18EGWm&={(aV%8%n94+P`h|RFz^ikWQwlN!Zv<#K$+1wMqp?tP
zabIE&^ZTDRgV%xct1Z_IsE2;$D+bT@^HqcA{A$-4JfF+!4Ib!$b9)@0>-;E=PZ4e;
zTEzL-p4SYh2RqrWI6hsBwbvrfzh+zv^fSa$A4?BA=1iiV(@(6WsMGnBkBL==u+r0g
zg(5!LJ%sCXn(gj}^$((<P^0$`{hwIfQ|LeLOA`D~g8v5>_@7*Ir5gr9u}7BJe_Im!
zcjU+_VE<F_LnyzhdIJ03=hY_o^NnFpO^aI^7M9jG)-841aPWNyLw9sE0Z^_7Lv4!<
zhI-yjdEO2ERt$#XN-S8<94oQph?Q9WAXj4XheG|#918WH_@Pigw1-0dP?!$%P^b;D
zp-^Iaw}F>M@-P%?j2a4cY_YT64X5^QDhvd3dw;Dk5a8bFol&^5<n6fOPv_2QE?g^y
zKMhgCpGw<04u5(Z7c1Xq@S*1fHgUI6??Cqi?PL1$BPFz7)!Fc;R6YEuszD8Zx^vtu
z<8B%IZw!1o*IOwDK1Hp8Pgw-=Tf+@;1D~Gr2R{8m4txs64}3Z+v4Ky*HCHazd(aP4
z;?p2UDYc0YG&#tzJ4PuzrN<lH6dR@VTQy4QW;IIbRW(X!GsYYB6(f#TW_d8=ga*Ty
z5kKOHs}`$Hp$A4B?Q^GKeu?v|*o$!dj`6KaQ%1IYIFL+rJ>DogZ!@@RO5#l!^q!m}
z6n#@hcJFNv&=u4iZ$!mgDbwSPG9dUd1bVy?`SkO!<I_m+hCoCHH8P*V?l0KV&oz>X
z7i8SS9fvn%JdGX05NwIsMGg^1$Q`fN9xim&9?T;75})Nqkw9AjHy$wah?qI<R1})S
zg-Ce;wt0kDhMGB!$-AF9j<=A*g-EFxA7nOSxDXXEb6iKg@koe2lE7M-P@hdwDWWq-
zWG1saW}<JqISA-iIN<a83!C+86i$u-8ojDY3<3IPuxPNuw#*?wqaE*C!L*F$pe08D
ztq-QAF;PyF_qn~S7g0cS0MIMo{Q*E^^Z=k;A}$92$thEk1AtH^!VZF`<}t)+k$F;4
zj+!UWu>z!ZiZ&>EwbEmc#(^>~km5OdN%4GnA^%s!^G$|)kQDm)iZ4|BK*b-X_>qb~
zh7>;mUr>}|Fv!m$MLu671;BciqOFQ9S9Al<4`BKxQarTZRplxn#fI7Zpt%Xu{B@yR
z)J#?k?bXk=*>z|gBD@F2o^=<`gnImmqT+sme_rw8z5og%l4p+3xmTrcQ*_53^zD4o
zSf6MI;)+30F%CyB;fJNu@j25W|GbUMnT>0(gKbYc9zESaT%R2VKwuue1mOQ5TM2xH
zrFRwd5?P1nU9@G+++>HTDnHgc!)Ua9vjxgF+|izPCG=#cEsxW2+n)AK=%M*^2(6Hq
z#kmQ3f9;^v@p?J8;0p6Vb&PFK^YAS4$+H7r#!T^Aw6RlcCGhL8q00R5EcA!~vp)FS
z%)plc+n)9+^hzP8p1yACZNY}y-UcGVf1p>R8G~*`+$`U8p41d5UHf{c=Qs|3tL$Lw
z4bGK)sIB)51m<Zzg<i-Mr~~+uXVyy)59r5`@p`+m&;1*EWhxJod;-SIuY|)=A!B|8
zN|C&6pBn_dMC@}Dp{MU#SL1SOpl7ywb?Oe|ZSI6#H4<4q_Du{dpItAnL$4fi>g8c$
z=u9uackCAckFp5Vv+aFDp+`CM<F5e&dE4Gs1-(+psfR~O1nSxLzFE-I^}=)pQt>O*
z<S(ZboBMEdX=%AI?8*J8sw%;a+6#MMk*o;c-j^Jg^LZPWGZ!r&_R#mVy)SPs?S1K%
zy)Vsqoy}GS+Veip3@GO|{4|d5<HSDcW$Q1+#qxU3!`A)wJM|cKzy0oj56h`vRNvgT
zq`~YR@H(;YGZY>-VpI><<#c@~?Q%)G+`(m+Yr@ZUz^TXH-8XFdzkF3B{p2gV+`7QQ
zW0+gg)ZApulQ^a4CoKFUe(dDuS~nZ&{JXHXzYO|?7KS>1jU;}|gud6&L`Qj;FnDYL
z&RuS1$)Sfw#i3%n&PKIR(uenDa;B6+-Nrz%GqA0sJyNng9}iloTw>^X*Ezdrz8}A%
z=w?6ucG0fJ?5ZP+#nMC2JHn|c`NNJfXGMuOVCeYh_JK}zW3Hb%qTj-j=8}(gz&<zs
zD0|!t5f%AP#l0}If$qt;c3!|42jkjDi{1G&u7$k!-{itX(TR7KEg7B`%@4bWWqa<d
z>!V)Tl5ydIi%YW*J8N9Xj+LjJ_?>}^OBUsAkG6Pc!049Z4Xg@#p;>R_zZ~_-Q^$pe
zWJOnp&+qrhNtYe^aBB3-eh&)h#%W<;_pLMHe12U_&1b$vz>X!YR_oCB`Rfqf>SC%q
zjE%`H%;o%fgL6YEMcJWHZgwc8pGkX#QcB5ZK>Lg=Z(yM`K@~{#ypUIx9dff#jjsDu
zRK9BTfo_^(aGv?CRKM4+L!#01#Zw1<u6Ze(@yN*7ac{+Zkh1+Co%(7}%_g^3;q73D
zQe>E-ZgX?{^7)ugxxWI@?QXAr4?%K)kWOt`*s#iR?{M?`JO;r%*ixIDTISR(aooGy
zyh1)?;)}L*#d1pe6;m<_#qh`E-0kKT@H8_igqq6oZntlLiWgDbBu}%&&FxLuSHxuu
zK`c?Tl=+3vOOG>4t=@x83W$h6weXqS^R}o}C>@9Akg}w<{fT!Q_9v1;5v?Jq5z$#B
zJjjiQgjjk^Vn-rV=OE?>nOZ}#6dP?;q|344L?k>YKFDKclB~oAD;P<<USCMcMB;Rk
zLD=Me7$|ZksiaKo$AUsgG9H`Up9l&eNqpYCd|AL59Sb;5sl%v-m<U89WI<<kEGS{P
z6R=_GKa!KM$vw|$%m;W-4anJsvJ(gA^Fk_ca?nS}11S47DS*XS6#uT`KTy1|e;_@A
zXN~$CLqUD|t&<<7_)5i(SG<^z4e7+NsehVE7ZaO-Z&Q4`O20_)!v2At>n5HbxA(iM
zJTd#n*P*!yQnOP7E0KOchI|eJ6sZ2$Y%y%8w63t-*!GW1FPa_n(sI4S!`@&_dRv(i
zMDWH1yl)567~2|vR{~VhbG)={@L3V;9t&g$VMZ#LZGk8m#7fd-M3xH8PSiVE*tI+}
zu-etC1foQ^9}tO>^#$d)9zG_dd@@KUDmq_LkhoA4$Hf>_7I9)fP_Mhk{T#`YSi!ba
z{1t^r#7>c)qPvLr3@gBzrx^>qW_g?A6m5L^R<yyl;xr^PRprO}XSfn=(rhU@>r;?s
zo;M9`Q`;tZoQ~I8dRfpz5j%udORqQdwsg?yXs37zdOJJOv#)m}nl_&hJFJDk6c0jM
zls#O$<~p#bGCwSZ9-5zcq7W4U&AEe};>$?XPadk$*W<O}*0(8<b3OEGG-J@Mh@0i(
z+Dmts0;T(mrFSg~m&mxEqw(v#9mn#%c4b#c&rQs(FbsOE2j&N8UIg;CU11dT%(o7u
zD*8{eo@=0|>$yNFF~4%ufmsa;ptnG0Vo>(qW`2)DPu~yS4w;{A2l#)`)7OEfBLaEb
z4)D5BJ~TyN&$a`62)!XlWxX&T22$Nyb5>_e&$UN8z{oM9M+$>L>HO&0DJLE00?5$8
z#TjCp<2;9RBKUTIVx}g?{q*#>AALJ~YTlEe^ZuuEkrI>r-$eg;eeKwK1nrkopm+CZ
zodbsU8_)dyq5H>G_6)i&>Nkn*C(-?b3*ApHKeT_NZh$Mxo>h*z`KEjDp!+?K=D&|0
zGX-qA-3@HYTHg;e-(P)*utjHRKIP%pvEy7@Vx1w3ttsU6Sz?``r{p?ACe)t+sNXr}
z-U~P5jdg&7$+Tvic~z0S;fxaJ>J5>8+ns^4YyW4W`^sU?{Gxy#zqu&r$9ENl5sy?3
zD3*Gq&KZFAy+fUiMdQ=9ABxZ3*|k>{{m;Yz@^IHXfcDQQ`EZA~A#i<8d*S@x=JE&I
zjz@v%9px6f`;6|72P}QXBDYqe`|HHYK|uG*BS&u{y5Db^MEA>6hc`(~zdU7lqaDM5
z8X*4h=>DK4jqZ>8{_rM=?jJVq^dl6yFF&eUZ~;Ax?#sp_(fx1YwaZ8MD<!z!yEsFD
z`#|dp2;u|G?`_h)3hdY5z8YUrB-IN;-e3XldjR+8=%=26ZU^`G;~8jYGf{!xU|z~v
z6x4jnaw`pNza1(H+aHmWe>=Fzlo-%{Rc>ECEBu~}A^Rh93JC09D1-`yA0=`9`ylgi
z{pzfIK5c)dOu+ip1$`)(fin51{+QeXo`GYf3{Zbe-~N;m^V69A(Yd`T`Zh#+H`0W_
zpbqVba0afx#hiO<P2L3)@|?$?D2Fr<RO_N>EDThf3g6rls-aNVP`9ATafcx~sd89F
zxf6m3e0jsFBTp`O!s#g|r@9#~R=)@qx_#WfUXfQ480ymhuc;0L0D&zyfk4oW1fqdV
zm#*US0~nya_z=d)LC+WSZmp5=LQ)z}Adir?%Q*J2KyV7UH%YsQ)?n`knJVD?b_fC3
zFY(h5k;wwjUn!H@NLOKlU4Wz=TYQkm_;^0DT+U+%jA5!Tl6Gvdz{($hE$Ga?AzQ=_
z7m3`n+NGSaQ9{oB(Y~Cq$wJQkNxq!1c5JbLyCe!8bY|c@9m_rs>FwAIsGlH|Ecf(|
z<z{{-N_~=P*yO$))X3zZg8Cmr*$HYtsi=nfA0`iM=mk<#%S(!XTk(HYJT6?M2T7sN
zc1(Re<Y9>7hpKc=UcvNnia%NL>;QN?p&_P=HCVulHB7*BBpTEA4E47|a}!Euc5z^L
z3-z}%Q3W>T-9i0;?6Uy%=X3$}!x{jU^lUFJD+cug)Q2zz^&=@5+-rzmmr&Eaf$kTg
zM(n_!0>W)NtcMOQyzJ`O&>2YSEvvgf$~NI3nsMx4L-$YMphTeiw@~GS?99MdU^7pX
z4LmZDr9Ya{Mn38!zo{xe-eHCXXjAPXCU?3nZ0P<q=miZu9k-$TKSEFEZK!vcvg<F<
z+hQuHxP84h;0E#8vx5!Yp9B1rE#3|`bpJl^YuRJPYpw%}D)Ym!nK4KiQ4t8m-hj>2
zJH^n$C5b>iUK?(Go0MQ}BIw2a0I7tnpk}eRK=0?KK<PbW>79p0nFw@$NKRtV{a>M1
zrp{%OPr#Vhn*+F**T;6!6?ESRdPQbND$Zxd%x@(0_<S+HuAuuV&^x`8{9b{~%<m@X
z6{`HYg6@9=J$)T$IwFv_q5DUS^0BXApkCDPRxuHBLYRE@n1nI;wKyq45|giMZdm3F
zTiUSXfcWN%N;h}rbNJtc$)ANv=ow62%o=|1WAdB@b#IZFBNvs<YG`hoH)U>Bd3AXY
zVe+isBqpE4<dc~Ef73D;#N<WKn#AP$or@)HmtjQ_e=00~q06t8?)R|Yj~V>=p5d>8
z!7rT9cRTvmQyzW|JIqESSHA!vkJT^IaAHh-^@N<!Ds6>My+cf4<^26#r+=u?DaIT9
z#)T!{j}&ZAY5W0j_;JpRqT^NU%A!kDY)8>kjoIb7#Zn{3Sy}St4zH{Xj`jJDb7Knf
zkttjH)|4#7q7?4>(EL901DoIL9_)Q&XW0ATrDbQwJnN79UwYPS?7i$PjlIWW<tbfZ
z@5Jppc-C)6wf6k#6#k>RTkJhAM>^J*!LeRo?{KUa*t@2{;)SEVg}p1N-gm4g_D*z2
zwe{}D-bD|yw{Jb-+lud#I`AXPOF16}HNK#nIP9J3G3<R4ICr`^zY~ymJ`>g0V(ZBR
zdH*Q{3xqI+ygv&5TiBx7qaMgRpQ;~Hrjd6FvQQ#_VkjW*JOjZxDyi&%yi-aqFj&Zh
z(>{=QisnJIcgTBx9-soRm(KLTi@mP~E^(LUtr5`slTVc+;j;zb7qJBJq$h2Z@oZ8S
znE<^R0$|`FPjV7A`oNP?)fICqAtHm+tRb0?jo>@!0&GC+NqA6vSO^v{I!SyYIw`T7
z1^nmxB1%+U?gxNENHT;nu^$EsAxRZwVoxj`LX!BrBap~a&F)yL*u~XAO@tu!EFr3a
zBtEk!Bx6Nl4aqUs<eqBAXoJpHChvfy1LN4gWy;e!EK}}vT$#MX!sB{L^3E0-_p#i^
za6O4&>3^mkYULeLfH?nAJZzzY&m~2AZ^aK%Jm+kq{%FM?rFb!I5cG-RFuhKti)oC&
zFIPP0!AlH7zW|z>P%5*l0=rubop(|PqM%6(o!A}&>A{Gh|4o!Wem4~?8itQ^&qtdx
z?|eY1+Zg)O&|?pwgO1x6`m@kW1VeuTdc>LS0B}N-Ps=Y(5JNu=Kh|vVcCaz@7lEPA
zu$92C!-mJq4?}=u^S-k_5EX$vs*Ryn8+y1TUys*jV(2G8&+lrL9?4d0X0hoePxH7P
zp0V^wP&iKHXa^fpei3><gA%U;mo5UY<1K9FX>Q6%3`5@vJs!{ey28+Z4!uM$^f#cV
z>$xio{Uhj|j&s_<zTQ&+KPQ5rFNU7J4m2GR$lDltEA({vI>*rEau$jBwaW=_67Xw(
z8Ye|aV(6bU41Er6O6;L||I;PnHpv}Vu~-(zXF6Xtcs93-4W6r5@Z~-hQl0B!3_6cI
z=e9UL*SSBAPl;O($ivvS9dYSt&L86V4CnngJ}h2Zw8(S%i0=qqUpuy*!O%I;?!gbC
zk9PJ8K|gLv4<YEN-6VjX1kevI06n>s#Qr<Avs+E#=N<9$5Aj1Lzf^hvKi}s`<54KU
z=hjLRe31>^-VsKpJp3khbZqCE5gWvs5mB*b#4~cuh?raZJrYEZb8DYd6YthOSG%>l
z181xF&2({B@m)n8;<?4~Ztc#7jVZTeDYy2yHJ!V)x9!ob{Z?EE16&1nVnzWs;DlD?
zEIAAxJs9VSk)HTN*ojGNJ}bBO=TN$U)69L(PFiyg+s|&1_2O>yYVT2GeV?C#c2uzr
zodD~jiK`RXmZ2R)<LcRYKL9tGl6aqXJ|+u<qFy;+WOnbzAh=KnW61hb;NyMTGxPYM
z{TZ9`Y42S~0bN>6pLU+%9LnO5bxQfsZuqoQl=NvwCHR4;&_UzV9@&jgdqjA*j}jNf
zJz;nHx<^EeO;R?@lYBX2?bu?0aKb8V^l6VIecF%88k6<bw5+Mw0pdRbc?J;kDB{H7
zA6N7$MIR&uQ1?730JmQ&o=@&)iN{~h^P?NPkraT^cT{<bNwG<E@>WnEkH=Reg1BHH
za~ibLFD&gMRqnJ7@)ecR^Q%#d>c+3~w|K@ZIiP~KLzDy*B4Hqq<%{j5T`I=w7&=G7
zp?;uVce}KkYi{Zj*)HwdP>2C$L6qVEP?k}LH*ukZG-J>T#7(`7l*DGuZ$gv(*vLmm
zr>gu|uMBl)((NK9ce3dKmIP~__xI2X8hScz!|`uGPv>o@cW`Nc8+uzz1r@iicO#nk
zuR75i2bo#ERy5T_;P`jY@~3r@-#W-pWqvpcZBfIph>AeC)`sK1VCdnJd_7(pZhM;&
zIcGqxMl%N8inw_lcR?=^m-dw?Tp}**{c;j>X@47f{f%<z=qHGn^}<<eG>qL99G?%p
zMBw;x=;?ay3XUHSz0-A}49a&VvwYV>PxowiR77BT?b&GVfu6n&_Hqp5Z8-iXM)^!Q
zUUaG}mMpJbG@_C&?f&Z0yP0i%WOdb;QW5q%%gkXoCxVa0Cuf^KARg_)bshsTmy6nu
z+nG=3e~WLst^hVh4n$!c`~}-S<Mb2jmNnI%j0OLWThUU#ys5QinVg4IKSc*IP+was
zM)lS%YF@EKzHh0E+ArL`V)Uea$L;r6+ezR)3EUrC!2Llw8%@V2(V0AUUR_(;vUyXQ
z7c?wfh~<6fwk|z;K|@P@V`=rUs`6nK>>1}Zwbak6$LQwfWlhU!>sy=K_7As@^|KPW
zza}{wjp6zJd;GM?kD7f$?mOOP``2xsyn#_FK==OK^3Q_}ea{V(dMjEKqz|Cp38vVf
zd?(Y&e|+DUHwWQf)XTXka_07rQ+n_0-&iiDjvq3=uCYzT8s~qzakGeRn*aO8_eAVZ
z^Rq`~S7nb}8=17dw6UVmxsub%51Bu|(Y>Or(YeCCj(p?%o564P`Aze8fq&2EbuK)o
zbH)DTu(sr<JG|1sO)2A3x5utv6if(57O%y0_QsOYZfU^zHfoEnFLIygMD{HKXC>V2
zH!N~z%BgOy<y1G(6s#9KC>*Z6eClM+?Ys8W-|;V+5njDI&s$n~3uTMeTzLP5_lH-1
z_bqQ}!C5g$bOmM6VAa38@Colz9=(9arA8MY@y|z4yzX+b@7Nd>3>51Fq#@uMREs~o
z%{WeP(|>R&C%4HQIB?)duuJm=cX(CRWO7l1EA+x;f*l!h3s6z6OBZnU4DFLgeaB*V
z%QM8cRvjepKO6-$zu+8qTsTLz5GYb#K>rgQ_n2ONZU<YfMH3zOSSgw#M3a|cn)&g)
z3hx5P4+qmgFd?@uZ2?zd^CA67nR%4a`+o0y;7i33a>oM3O(;JhZ&hH~=V?-TwgS4s
zlfEV6rKBu5<oO_eAZ!Aho`lK9q$pI8sWW1!tam@i)S6i8Y(EJRnL3l?1#EP(C*@gU
zf!{ZivB9UEBtEf&D>*QV{c|Oc?w2chY86)e9-GxUguM;LCuaJTqE{;_dKQ2r0=h<J
z5Hlg9{by3}?<oFXivLvcdvYn?Ks`KAH<6~tW>7zbJT^I}@Fvi>XN?Jj2<h*wp&H$9
zn6<BUkn;fop+$uOfV-Aw1me6}omrFw6{|t$-jH*u^io9+SF}pe6BQ+3MZL2WJx|ef
zif&Z&PDN>Jp#DpWg2V;p-&tVKh2r^vdfh$s`VoHj=%2>vho~uj2Zcyv{+3)IbAw{p
z_%R#&t%hDA^S68xjrk2fmsn&fqAVZpAH#WQ>}Ctw9oW4Hjha1|4mw^7fqA`WK~IB>
zT9>rd(mMxwoq@IX_4Y<n-)3f{;x^d*GW0lIw;k3(V2V@GmZ#fF;MZY8mHFW`=%Lw(
zhZa#02!`5VcM}rz6N{?!^|l~}Ti>Qc&V|sc(TqX2B5s!NSI}cyx5G0Kn0j~M!RxI4
zZ19&$&R&6Id0)}Fh`{T33!9nWF6bR9ljHWEfHUjG11QepnO|36cN+8(0lNo752qIS
zbp>{hh93J4JJ{EICG_<D(Cv`rwZZP&pr@|`O-BUsHrTzzC?A@vuV+uaPM`cnq_SR^
z4+E*3=Y{W>oO>_<RJ^*Px;#--yokMxfr=l(Tbi7E{l9GP_58hDc{R^kc{SbHC7O}k
zd01)qgE$`DhS5`SCDx2MzOPdPo+1vs>k%wm&fD4DPV1HBj<TXGX|1oQ)=X2&qSnzS
zW6as!)Y4E<=?ufflln+XD&n+9Xl@D8Mro$GuAUiJj*7kc;i~ov46iJo&@*7TsO}^f
zo&>{_VE6%;2Bss#^VxynvZIw?_~l73+yKK<@Y^Oodb%GBm$kkhV7Nau`)~0pOfa0(
z2E#ppiHCx3BP}0sV}|y8lmKq+&&nCvnJAWCeN0RilkZOtqdeQ+yLV$`0w!mlQtJ%5
ztainuck+habKk_^_IC>2o%D{kGJWKvUhM&-26mG=yFG~1;BHdC*?w{HrXpw1UA5ue
zXhbS@wnr)#mOQk>8&EWU)b>B5<m_|~-FBuk@Z{RFC;cX`_?|mZn%@-scG7RW=JX>b
zwHJM@D6jphqWVbbc4t7iHobPyq!053-g76kUN3lK((BL~Iw`+BFd$T$ReS!VzjR1*
zic^bcwdWR}QS#~zbK070cQ9V~`RXIz`~{94AcnyJ$K|dZ>~DkT{e>=2;;R?Ab0nO8
zxq#Etyo_-8uzp@yxOmh9k#Kq-6kT+3XyxT=BjL_t7hV!t8J_dqZP71zv#}~{D4O9N
zG2l@zH0LtU4IkR?0(o3Cm0DYBy;X$dwfxl0lwNwNw~DZQOd35`YNtjQ9r4c@Ztl**
z0#3y9oDIOZ^RbAn>s?#e>(y{ZzcnFb-|zbH>deDZqpL&bWzC-9mhYAJw7t@9+bivx
z-MvzOa_`h%+Z**Cqn!i<%)O7J8uoo%aJ7JMC%-gtZ=)Ct5xDR>kNqihxhpNKP4)G_
zDKQ(C+fMQ0_@eerBO_@ViR8iDQC1iXAbxjfXeg8x>Xn`rN=Xa4NO=0Z(IVxp4k^D-
zDR*{Ac}At&5gKLXw*9;bILquT?+Cei04y>h_iuK{<Bju<gXSt}r%^hCt=!%?Z!~qJ
z^=7v^$7wsxcz`*o`|ox;&VF?N{NmDq@PwB#2?h1BW#sI*BMmza^|c*mR8Ftkafmxz
z2w=q-tpqb7ZNi3Aos)kT6>7}Mlg8xsB_=c!n?K#rQMm<_5nD{-MC0rLpTtIVJ^hE+
zEy9+u6}!w8NPZ3xot()@RcL|Gf~=RpWW9+ULfYdhH(Dghu!-ExMMUPdP35MOGapmA
zX+eB$x#+A}wsLIav5DM>{K?#Mkj%2_<jiacST-$)&uzZSZ5lMr#3phh@Go<#Rk`Wp
z%rjMPS`eSx-72>>WYDg2yT{M%E|r^3&b(9QrUmi2eXMf385wM5CcF!>T>nrx>7>lR
ztDLkTKBtLjPpq@ouzi5d$Y}zSSYJ9RlMe~&OAF$1+B@4G4JJCU(N4%)qvy8@tmVQI
zdzjq{aNLAyWYD8aOYoN;rn_uGWn7n8&}*=FotY%&gX%bxJSY-pk;EtJC&94#>E>)K
zgj|l}#)~X``<`xChL&y}hUg<4^m%=e&HfmLtF4_mbHXeqa6`CXsl%7mKn~_)B!Bo&
zvN_A@mXoU<%T6cvAKd*NyS(PQRnGrs?@IuyDz5(TdpCJ`dD$0CSb_lo5fKvzVQ~wK
z3NGx6MKobGQ6P~71UJyXTP;=GTCH`hw${3URjXe=tGI7faIe+YYOU7KTD7}f`2T)0
zXWpAPFNBwbr)b|K_nw(EXU?6OJ9qB8=bSkcydl)1>?xIMTHyt6loSwNQD(fN5Q1$7
z!__Yd>P<+K^D@2aLOkFEq$$n`1WGWO5mXmqXA<1|?x{da6I7r%6&CZ(xYjC6aJn_Q
zuoCZv5=T#p`P;#;X$3W^sahKe0rn&4I9q{Q&0&tme5Al>0%r+aAW-?t0v$KWA^rao
zc&)%21>Py}#{z#YaGSsn1%52>-vaU5S@G>Ha8H3_1s*K$NP$xYHVNeR#jMu_0yhY}
zO5imDe<JXw0$&jLiokaSz9%pMp5&V;u#dn>f%^%p7O3>Ah(E}FhN8tNr1=7*BATO{
zFqiEH<lYjbtCaKrNpl-$DxSv*JXr7(Bz=^?;{={4uvy?~0xuA_fe_cZMAF|8_#=V$
z34A~x7ijSMuLyjd5aoX@>GuWxLtu#g1^OI;Wda8X988Gv`$@W1;Nb#i2~-A<;Il;1
zD+R75METPseU88@1l}m{2LgXA@F9VZ34BiAuLXW6@DqXm78v3EL_G=wmJ8fRV6DId
z1S&%TD4zIxfm;9X$$jQ~4=fQTg7Ox?xF2)O2;m6k$JAVAI=9~<hK8yw4#(85R=a~&
z!T^0h;4=c>5%`HfHQ=GV{5I2=R8>te(YW|0nU9*Qd_WXYtu7@*N4ufMMMxUs4Xuv_
z(j~j<jSm^i;>UyvsBVH2y8CdqhVmj#a18-|3r5Kp0%YSGYmmc>$!Z+-W%dVMGKK&f
z@DSwK1%>xy;m7`E_%`mHJ%aQgOkDML75ZNPe9+}gydFvWGTeB@@Ya<2-0aYO4|MyQ
zi&=zjd!NHY!pX)B2LWNDzkz|mN5>8896Ih>J=G;bnx6ycvS{dw7d`JgtB8kA1q{~&
zLx5ox9lA0~w;3^1r$tcS!JwOA5*FNoxZRG8pnJ^9H&M5}v++Ru!(>|US;TFAQ=qNq
zOTrDW17WxKG+6SiL50~~bh!#_?*};S;(zLyoWZ~zy|f~n{J>fT@^klU?+dy<l5c|w
zT-2`LSkRgKK}A0U`O)~puHO-$o2PQ)Pp>0s^ScRjb-=NH=yDav&!zh<=y*NS;n7op
zbgp5+zd%Pk={Wl`Fzp%^WMG0Y{LFMly4Z9Nf62+%3yiL=P1atZrGmAIt)i=BkEQJe
zQf)8rIj^Ey7JUrDYBp2%94C6ayT&9G%=WIg(!N)!WCaH0Lzn-6NdWp7_fN;AOX5tG
z=>6_@arrrM>#cpvC!uKF$S>rT#HD+A{5fj^pK^X~5Y>WHYAg$sSMp9;77SQCY=pJ~
zs9(KwNqysz1&f!g9ODgGY?S>A7A{=5Wc3$hUtm_=EsI-u2ao?=cRc0|A2TXN#s<6t
zX=8)5vB8(i*x*a*GOryK&=<Dy&fat8l=L?6yKc*w#G4#jG_;GioC&>zx3g<$kiid^
z5@SW6x11@7+j6EPYE!UDd&}c8ybwO}dw5rd=Waa^M$7B>-kw?2xTUOr<BMfn7<d2p
zz%Qpy%6jXeN-uO4HgsPP=)E<`8{E(Ws)ZKS;q6d0Hf#dbjTY6x?NHs)@G+>~7Ah?7
ztL0Tkv_px7dn3Io>-u^dZ`-!FhlO|F&8VBY^{uS3ms#hr!r_pL+KTm+4`rSOF8$l#
zGPq&CiiYrrXnRLA_HQireo+={acR4yS{fHL1}@oB7Wj^)4A+EJO|#pfZfpokO`q3`
z03ZC%_U-%{_PFVNWzeH2jK8t;H%q5X7;c6b_C7ITIM_B}DDlHw59s^LUd`W!CJaj_
z{N&zHaGwIE+KZo76b_YM@soRpE{rt$C)SNqYYO)mew?4Vcwd+$WcEH&Q@rqTByZ?K
ze|1y2#x8Hu<@!G6uT};Op#0X68W&kLbYXVnn8Qa*5A=WefS{MF%@+y^c3{2`3DSBY
zJ96s&4@82)dt^t}OdgpXIpx5Erw1l=v;2x~mcKI4O$M(k2KmYMz!86Qd*Je5H*4^4
z_ZZ}2lm@;3;VA8zPskKoPpIz*Z9Q>HlExE0Y!ZBbXpXWz*k)TXWM=P?nY%}3HrAc?
zfu+s0rxp}xs-Jg2bz_w3sSc>V52_LBijQUH$7~{;E8co)K^f|HVo!gMa-ZB_Y@tit
z5nrm(uICnAYV}}6KTKW4p^s}9=!<cc)!GQ-pk(OFG6VgBnOImm6*4MOWA1u`40SWR
zWRJ%WRTC)I@v~;2qP9>c-XMeYmO;iXC^8y{Ws*VE9ECDQ89zem3SunJn=s3G8>k=S
zh%T&!Sq5=$5T~}PI<TOKuWO16BVWgbzl%sIAm!INESj?gr(EiQo|i1{m6LluPAo`T
zBJzHLL>^UC2$5HTA*cR0#^T5)r+tCc+^7*EH)gYGxi14jZUzz0ZD3Gyn*@pm9EuyY
zS(+R5L*&M6WpuF@5aebM@!VR4+X_&eheL6j9_2=D5xFt@92~hP3pay^=k|bbyAq_E
za9Dlzzru-GcaRemhOC!C#B<8RpkSZ9j^nR5EKVV0u};kTGmc!U63NLR;yFzhPUF$2
zd2CqhK28%(%sK`~E}t24GKe@%owLuV1RE1Lh7;Ca-?fvq*CnDJfEYgYh8mnG%-ZWl
z)E4ndLe{*4wb#scwjQHsAG>oAP@0Vu(gZ(K(OCqPZ~;r8i_Zcw8gy~BI9umNjW<Z5
zbJgPPr;+61Y(i4T0x|j`v&=<enPz07iX5PPU}KLskbKhP+4TnjpIT&+mccxF7Ro$7
z7AmE7Bwe3?*#N)b?>NWVk?@NoSQxb<VX`o4NAfmOMbxwx@mVa6+L1h@QpS#iDTYGF
zY6KIpgP|csj<y-eH#Q?h+GZqo*V&AeB-o5Zx@t30umhWsV#h)RFA@jCrsml;Bhalp
zf=;69_6dQLFzA>*N+8!xGJS%;Hi2qiHQ+Cm^tS|V7I=@qhXp<^@GXJA6}VlXk13ef
zp&1`xslZ_ZhYLJf;B<jB)Fb^ufu{>xFYwy}uNHWVK$_&S+~WeD7Wf;1?+W}>APw(S
z{ZK~LPvE`+_ZN7ez&e4KNxwcwh&kgGLj2g^3xet2OZpFz{->n3OIkTG0R0~9C(sWf
zL|W~OhqT%k4{5b89?}z;4_y}Dn}l-&)(hl>Li`y5&lY%*z^esbM+km5N&0qyKNI+j
zz^ww`5cqq6e;`EpPbK|Nf$Gx$*YC;x1netth`><-@d>EP*GYP^z<B~s5V%a>8iD5u
zyinj}0&fzyS>U|_9~St$z?THRDexnK{}c#Kh^lw4z@7s83fx=ZXn}_cJVKzdC4sK?
zI^N%Wu_eL%+mmS=o;MSew*bcd4rK;4^mOY`PDq6OrncV^h6X*WhG~jzNic!%2NVY+
zwNHf42z*E2Cj!-j05y@aB`K2DpuCGW6On2Ox&jSWtu7_xfB}r)hsZ>MCkoss@CAW|
z7;vPckrkmEYFvb*LC$*|4Wvuf8ATlmv#hxsnwwyQ@-}WA_0Vo`ZBY8*cTh4mD2GA8
zJ;-H-G&D%~oe&GlKsR3xn-~(YgK*e%PvV~ZDUL!XCJP<!3&T(GaN8q~Kie3l;;{Mc
zi+g7Bm~Z0s4&DBsLlqN3vqM)4y6?Bs4!6B;;NjxS#0_qHKg3PqBj<*7K-ld#1OsrI
zON8_W9O$xWxEOT2@4Pgsph6huYjD_f*MZJF$>>TINVgdWs?(w|p7#^b%`gcIZb96x
zUp8z;7TXA+b=$ifzk!pnL0O6)3)pcaA@Idzw__a|u@Mz!dpoj0Dd>}&4a#uPu^-5f
zKi3(Uc5P6`f)4))!L>n|10r)j*xwA~SB19O&07k(c`7&l<hJ)A(A9y2^(zrl@^k61
zBYX7znsH4!KKpk6m4l9W^25+pfoazUrPAVuX*Np7A80ne(V!cRT=F9y2Ey3uL~p<t
z_4quxva(7UrRZ~QO^r&8t{yc!SzDD-PF|L+O4_%@=i>2Mb-I1B$20vr&p~Dkm+Ji&
zOFOy$Vu`c=Vy^dVt1<L#@kv}d&)XiC4k<%xgYvO4IG=sCH;7YeEKs<6PbUpf=zwB(
zG(E8<gl-v|jHszek+BInJ8f%{wl(>3*_zD7i#O;|JQ4W3bzhTLELw)n@+OR(Kf85F
zlHM?OyxjPUvo+x?tNmJ}O-(Gf77@JG^ygCw+*+{DyQD?q3pinS#@_&m-5EoKuEmM*
zZSfKE=)NMhNn@$nr13?)Nn_Nr#S@Nai=SvKl&EKmx$tZ;7oIJOR>VA81Xkz6vqei_
z;GuH^JII~g0>2k?;rF85vRAY`)~Au4E#~?=pvbOxxuv**o-MA<y1Jlt>l^fJF(6|u
zJX_3NHsQBLOJY7N0?YG<PN?fMxld`!j6TO|&lYoY=fbl^0##{CU_j>Fg1PW)k&s8<
z7_(X~?Xy$Q7C%7G1}SM`fFv+k&lYiJAvu1I@@$bC>Ls2nvf<g{6y@2X-55MuoD%w)
z@@#REc(&*f^=wh8JX@d~JX?S&>e)i@@N5BW)U!nt3(ppcI_=q_0}mdZ@@(-FOd>(=
zehdu!O3sYnErs_KLeejd6x(KS9_pNFMu>hba<yNJ$8Bp0<=5ga@lo+uLe7sR=h1|m
zyCvt51iu#dDZdsc75F{k{aPe?&G>nOUyIu_UB4DTPw;Ee9!=D*#laA>$o#+S%_zD&
z|MO$Z1PUhnEczO-zb@d_g3?$WNFFt!C@j4bSj(%0AfjF^3QO)Hf$P=c-#`w<VSBY8
zZZeJ>s;D^mJ&uFwmRzz}iX-nKobp?d{Tw1DJAWk*FItF#*N`aq9Zm>24+}TSbo=8_
z+}0wZxor_{COiKj;bsu=+$fP`-KucZ;ZWQtLe$&}kj=W8?EHKnST}=+=SJlhxlO^L
z3@q5v>u_jpTyjWmCOe<<Uve{ucy3gQky{In^*B`B$We3qk#IBF`L_x;gNWxwg&DbB
zk7E;=#5ny$IGL>cKMN;=i04#?;Y3bv<M<SZ#pw`av4tippN|MzXb^FnI%hSpC)k+4
zLHkwpYBBSF(MtOvjy)PF@@nyCTyQu29b5P})Gf{!;Uo4=%&7&FF{c)sbCf@eVp>?l
zoLX>9mMk~M2uv}gom#{>|Ht&*j)8*f)M5)djtX~W6au(E9z~`{2%I8thCrq0M!qpz
zP>OD(&yxJ_3cOyRQfwoCv!s<`8|mjI{ei%b1S&-~^0!M`DYB8Sz#PVUjTU&IK&7|_
z-WV<@#Wm6=N&a~PmBJc$*I?lu$-iIVR)I=U4SLsLVY}qRdRWz`mq4YUM%*=6xK#T0
z0YWGeULu4->Ro{x*i7@|laP8C()E>ee@WAbkow=z0uL1YI7uHN@K}M$v<vjhCB0VQ
zc>*sa#C0x~^pygCDDYl^KNa|dz?THRMu_rnO8R#K|0Xbl{e<gh3+y4VzraC+D9`oo
zq^l8lsK6NlmAnV}izMA5u#FJq*Gl?qfyy8O^w&%JW`W8u0r;Ou`VoQ83RDIO$p1jn
ze-x+;6Mzr%J_F_n+(V!;NC3V@(qjaEhxZi<r)vqJxVusAGxh6WjW8aR{F1bP$`K#J
zLDL0l(=?@?%<XrGp`k{LPeqFD5TM|?omay6RBtoDrzQQiz>fv0@eZScZ!ujctwDJg
z&!2~^xoQa@il|mY9jp2oATHFzrD6#TH)RuGFr;fwPm5b5y{RcV-Yaq7(mVBOF@zU!
zLT{vP^xI&R%udcBC@Tj!yqI+L>q9|ztiJtm)CVDDU-x`G1DrG5Fj?r>zYJI4p4lVF
zu%3!MyZE=!QF^?oV$pcLLw7ak3~x=T&&>|q4WLWLr^T~)MmX2FA)&n(D136<unq{j
z_*2E&R>Gy@#{jx48p=yz`fEINDo~$$4Gx=butkTiRDpD^J;7+u&5(Q>Y(c`V--V##
zJJ$_vd#B=o_`6Gl^s_i@euu+8VLuxoWn8^^8<hUZ__X-2r~V#uFZ~%1cE9BJ()w?X
zC$Lt5{lYP6SBJhYpxRFeu06qU&|%t8&njm?2J&<53C4qNp303sy^f?^zwd&s4mj2i
zU9JN8xpZ%U&dj)Y^rCdGJ;9$r$MWRI*_VN7*PejBFAP7<Jq)DVf5ey(+7h5rg`L?6
zjI6C1qbYa3GxUNYb(!eS&=tG`X`dFU_GzIy-9Fjlo^}FXLuL&3$#%|>CioZ?t4#vX
zhgH+LR+^*c0xM0=6<1klj`r_bX&<Bfwzzb$l13U7Jy$$#5`gqn@lsqm$MIZ|r<PtA
z5_+l##2SP0Jv|!H67?aDU2PYzV#x^$+Low&)OWpUfVG>&4tKra&K2F<=VGM#jTdW)
z*J(}AeoHH7Em__&|IoQLBPI^t<@Nxvs-;Z=u&M6+_7>pxuiS5PWztgoi8H6opSH63
z#3hT`TIWOWxBswV{1+AS{9VBd?5Hc))jVTWoZ8sRdiGCFQ9a@4nUiPEx3w4ZRhM<D
zIJ?bMp#MIU6s>J-TeAG9riCjPtX%8yz5uy+S<}M$)zH9Wmw2yM{Y(yev++j8#Ps>9
zT)qM(0rs;mRsol!ce}960^Y$}Ed}D#xPI@3Wk7WEXTHTVe-LQb3q?-U$Hd)AyPu;<
zsf{hJ4ft32MLoTb?>=kO<>7@}{ec7PinfLt*YABu=*+tOhQk`qteets9?lmvJdX2o
z4TV*O)yw<-VcSjNBe!NYdRMF;R2y1Vm)CG8;;ZV8Za7!LZ#F!p;LjC3={_%-#eIK_
z-7re)!drul>-Xv%npYQT;I0*m`~G!XV3WOPMQMQI4E<|{=ise4G3-RCe?dTR{`}pg
zfvI%$kl|k`n?LV~ohm}L_s#i@ALwz;F~2_O=7VmIoEGUh`yzkk(Z3>Y>FGy~KXUw{
zef8GQJ<efj=jlk(qJ8zo&<D&Sm&lndPi9As-S;1FqOw7yQo_f5SLQy>xI4B{a(=i#
zcdR#tz68CM$xk3S&hXX7(0$7Xs+H~od-ooMb?htqs??Cm%6*yAtJ?7$vy&7y)TmGe
ztGL;Kj|sgTSCXf1S1M(@|Mc<4t_l3W^Rs%RsubqMcw>X;P|U3xODNSWH;FFik92Bg
z%@)yjGCkeiUH}_JKMLeT98pE=gyJ&d7U1Zdx^18;p--%crEVKna$0a@$?4;ga3zl~
z^Kqk5I;F1UdAsRKp74DgFD3jy@PupvXmE}NPJjV#1_85UfpVQ%9MHEB#Ahb!_&ikL
zO@;s=69A%?KvBRC4-A*&6qZdWo7wXZQ!oUA1_v+bp~AA?O(}bCN}=TCBrH(vj34v%
z6ggUQ3X#GSXc8r<&j`Fi;3I?(h5UjLBCFpE{Et9N1DVgSH|DD)kVsSVMM?J!gt>Za
zRp$3&8VBS!C~+&GGuW9$k>KvPbF=Cai~@c*bBQ0v4ZBR$77!>^Yk;^=6PJo5(0(O2
zHW<<+D|Du*1}>?DTr5vv7X?$qnZQ-F{do~5xI*WrQHTl%Hw*y6F8&D`I>;qL+7&vN
zLGs1DI^1v&5H`Qn7$)zzL`Y8-I`%8WaTqrC(`HytMV`%XGKL$Ub`wn86*?acI>X!0
z5;o(o`OO5~L(Fi3+ujlk@838yOuFs;Gw3+z-QWtH3o*uKyF^HDz=1A{h9#ggLQYOj
z40w_ggwCrhI&`H9q;rMN=YlR7q4TStJ5%`B;8`T>=FP?falcI<aaU-Xk4Cg0kN35s
z#c5}P&VB(I)}J9__sjP{$M%sQCRr7jc7@450$nn~<R?Iff5i{$?NlH?SD5@Nh~`PY
z4czutL%?c;x*Z9LCxgzk14Bmzrd=WNbkLdlVaP`5B9Ic-VBuIa>{LoTdUVpO$yP!$
zf{>OHFIc{$)l&|M7cW`3>MJ27=I4wKVecXn1*FvYIxEe`?nWz3sqtNL>0-4Fhe1(l
z%t^uoN{#t&n84L!ADRRp{TuV)Hi1&(ENh0L)R@2QiFy=AiloMRH?dAGC`;0#@fRUG
z<{oC<ksa5JJS<hRW7XB^<z#8u@t12kneuny&B70kK-c6aw!k}iBY#WI-MK<L7S$vt
zrEgjR{RXV5mbW&w)-P&a-qN&e$;#-amRARLM#5f~%0_8HTO%m-;(;w=tdBoE&FU3p
zXSSz1@iOlF?Be$_^Hko%B}*5qTGrMIUK;&shQdQ#vUt^^wkUd~jjeBOTiLYYglOgr
zm8qnd^{q?VR<%TPJ_smmG`&_grheh7re$qSE28-4{pGqrx)SH*wYDwBYN=@c>jCGI
z&jr>lYFx7Dq$tI{Yg?O6T@owNdo6rw#hUe~?|p<<oBo#Br7Oxrz@)pq8=~XrR>?1-
zo)jGuy35HT=oGa*^0k4y@&Q94xGJ_sepGLd9C75z-k<Nr*0}i4{$_aSkwcI2_S<J`
zkv9ZC{-@NR+voe^1KalWythsnpS3<%nScB(7G{6!gY43TKohQxr<&3CwQUj4ALw1R
zPu*Tyf1VY2*&8^!{?a}nZ&RO}g@5z-QR}CKOSgLcW*>i+h2>Ry9A8{<frTqrzq;=S
zA{ADifY)!|j!sbifV(3dUKk8|moE)W)Y9RNvX?Pdd`+C~LwFl1tNl@^Y5A%|IB`;F
z$?{XMd+}0P<JHSJ{w+B#R5o!^Bs;X^v=aXm?psU@_$*nz+CPO3e}!T#F=|B@4UB^7
z>p11oVLceNbQqtQQQ@%K8aInV-AHYZ{rT6c8WQ291%9unH`QJvfjLEQQQM=6aV;<I
zrKG@Fn40OUPadQcNP)ZYAo0hm3H*Zdv-U?-<L5>%P-{tnSwf`1ql!vzLy7{`*fz6w
zBDIW|c#o#P0gAuCZI7nJ{e?JK!Uqm4DCFZyX<p|f!~I!60xJh`aCCdoW0MmL<1;q(
zV&VHxH#(>!{2v`JBxIdkQ80x>0dE=sjnW_$CRnPX(+OAzSe&Clmzhp57zc_Ij8)Ou
z1V?EsL4%6UCb(8brxEZA3SJ=zH2-OcMT6!)gJ2~Nc(hzbNXl3sW&;keA&AfH1q|zy
z;mx_GP{oEKrI%{4f*Q}*!9=SwYpd~$%^+Hx8vr$)v5h$NneE8%W`jRt@z-z9w`2Fj
z;*oBN#oKehsAakkDs?CphcHcv#qr3#iDpu~{eOf=|54IPJdSh-4^&h<j&v_cyPg8C
zVYyrpn?o3Ov+(Ojh(k-AZUuB^2WD|lv}f~e_rIaRH9ilUZ*<`myb?r#N^A}})#-9&
zRTGGvk)>)45EoJ*Hm^jtQ__v8Mg@w^T(LR#9~=xiH@IT+x4<YFv3V9`e1lwONLS;q
zFS8%$xK_{&t{C|n=+jSKBBUqdAV2mi!x<Qk_MOkr=mg(y<1ide9!X5R9&x*VhjJJT
z4;wT)bVq{jA)7$rZhLbu1fOb$&Ta2YprfeO4eNlg(HT1sUvB^%x-1&zfR6W_U5%&;
z__3KFHeYJdp(~?wn-RmUZxNKYdI#6t0s^~!PlE1J8zBsyb?D}ya(wLF@H!B7JGO&v
zBXDd-M`H7fG1!w4o8JvO_5=BKBsTwF&?O@_e+_h~qT<()*!+Fa%>$hq-1d$yPEKq-
z4|Jv-7&<C2?TXD8g3i<rLpDkWsd;T}RAydTxl^fm?HD27xo!1*Xe&ZmYW@|JnqQ!9
zEl*z_sX6DyR7uU1$MLU_)V!P9{nZ>gF=bM7c6C~6o|c+_xuoV?n3%S>ZuA1{Z+!Uu
z%&tn!)ikT6=I5j>u8lSTV)GC2Zqwf~DG{4@b3+Z|Uu_#|nR#;{MA)9tT&%0}DkwA`
zQ4OK_!vX(dzoaZCG`~x`T8jzI_dIg_fB_+Izky0@p5K^RVF}F}rZf(=()%}D<m5ls
zSXdoTF{AGrQE_?B)*g+;6(O&x!V;7>Oz!(9V-)@1c55@d(!jUTF8$HNbF!w<i-X=_
zkbPgeG;oxbeP1N9?<^(z_BZ5(^7bhTwJu+s2y5>MH7nWo@sxf0{VDmL^of#d=hfa3
zIV043T4{D<#lHWzgBALGte*8Aky@^O4mu(#*dCD&LA6i8wtqlL75~a9*gn3%?+?Lt
ze`Up7UQ07(E|^QP0K4l$n!h7W;I~ww02{xa0yUNZn<YemJ+i2j0xe5`U0YOoJ21;g
zV+pWF75DlzQ1{}93b4l%ml4N939!c&6!KB}1V`5e*sPo_z^>bk1lVVzZWLe>o}=T1
zgsgK10_<{RLsU)BprX?WSSTq0Hg8VAn@uoDMW+$)vmICh&1o89(LiAlm=iSOps1RV
zl(CSA>4nU}IIvF?!4O5uv#!G&g0Tw8^CTRgBsfYTd1i%xB#6ISTK0^mbJxnA`B{X(
zyWF1a+3tTslS^8N&{FJg1i~^`_I!q1S=9tJNXwqlAqbQ`Cu6d`0e$+hE)sX1j1=GR
z>{o`<AuzS?ypbtSMV|gOpvb&1hNH<N#>DF#x?Ip1-nyhdyRzqE(9sK>8#qSo>)sB!
zyIdlqUD<OzhH5gh=ZhhLozV_I_JJ+4{SD}h%n{;X6~Z`QgTto##G*r2szAEUIBeN-
zAW7NtOwb)|cYtP@;Q!-#JP^sqo)1MMHi8Fb#i*(ZtltMX?903ix@2U}pMj3$$*&{X
zbFe5m*>hjefu-Wtk?eUG==hd!!|OoU_u~T4l>^86;Zae6^>zJvTn{?a4$g86OuMq@
zTdewFD5^j@TdBt#Kz1s79z8N?zaGaz-i?r!J@00+=VNeFV$aMc+gGUDq)+tgu_`W|
zuYUB!P+{-<SORlHw%Q*xhRTkc4{4$OqgW>Bi@p2e(pho-glM5ndk_<7q5ZB&0MbJH
zPjP9?(y_)Mzo%D(G*PrFPnE2hesMb~YToINA76-R_NZ=IW{(^-K4mgyba7h5oE9;E
zxkSug!wWm;&BQrvnB8>|GiTSdU3P+9_9u9u=?|8a2$;L<>z(i8guOmq1v2xtK!~tC
zIWzb7xF(QSGGL#G+TY_Ty}w6H%6z{oWnMSnw-YSW?74?3L+o{XE7R<jKxO`%Mhmk)
zHu9L_(D<Oqu8617rrF+AU(fn_LDV#R?hKe_w<v>a@`q`5i<oB58E0X$aMd1jF6}eP
z!WFc{OtaZBnE@|Q8h98n{WFE<;18LDuoH(J7r|l2@mef>SiD$Tn`CFfB)bTv)Xgx-
zPJl4UK1qqCo5Uo$EM}7J2SP;?kAzY7NvD<iE45KJaS&yrjCS%-a-LAFB~BS;KaDB}
zJ^o%yy<s*-W1?NQ5??F3>@3?ZyQ#o0i`r%Tfr?s)v{!1&Y(Jm`+~UgvdDX^82mPbU
z;}q<ahpZj0W|<%VIn~9jb7HF@vC#nf+Rvhg%sAE*ZEKTh<f|XLMzmd6vKbhPEX6jv
zwy@-Gq?QpAFWUYsP|xD9Mcc&vg*e(~kIgUO)7w4UY_`T0Z6|4)jgRRs&NiEM?m)EN
zzHK%OB_-M(s|Y)7o2~gzL*Zzkgh~Y7D-kue*`$mG=1?pow%PHSy^t{&2W_guJFv|T
zE9rNlZFX1*z_k>L=Y}XB#x~-Jx6KYK+wA!3e|hBNkd{1#22qUsl)%dcZXty9h7SvE
zu74@%-%I)rlI9zL`5A<uFO@Wx6f-?Q(liEU`nxQL8Q^+CNOx``MEOcW9Pp9~${zy8
zPY%rC&}h%2iQWB%2CP31@i=-=^%z8hSMrJw{hcOPRy8r=aU<VDo(ZWi%}&;%NhSK&
z4X$bSlc@V39Bvo@gkAh2G<1+lgmkq-R|=UQ_i1s1D=t16qlDA78zuw6>#|=NmSWV{
zciyme#pC@k+A?$zbvAKVJU$3?hPOqY;L&6#=pMHTB<{BNQ_wxv4xQWHhcHw*=H0Lk
z2pjzo#*m(v;wd=~qRXP84r38-8uc_GsshELu6TT!MTf48((zr3+ukB5uK{%JU3Uuz
z?E2jWx@1hVC!%sU8|D^t#l^n|-A3f|zM98}?f3wPeciQ1m}P)-!)HL){c;WHSf2bk
z5|7^ux;`#5q+R#eTR?{@Dt=``PyVh)lWm}zC;2vT+q-XZa^mp`pfl~@EXTmKD;_@*
zbf$h7iYkzf9!*B;ov*cl_Ri$vwbf%rXv&@2W}n4{AeMZ*FK<=a?{%s@nkd&PZA;d)
zsosw}*^kP9iwA7e0eAwuJ<$Q|gJW>o)spk(rAx8m{mbqVyS`re5UgLiVDV!0t1H$l
zuRAVIYO6-?azT2mYH3M&+C8?~1R5T^)9$gCFKBIRj=4Ek9>D8I&exv6zalP9>}Ov@
z>6fLAwJl@qckr6iUpKo{mLAvd-SBaelzZ%$tX#XtjwHIr{`);=Z@N0{UFL1O?5*pv
z9xSNXnt?T_J-o`sYH$1B{<D2>LxaQ`8?KkwEe&r;?EQwqn!=Im`o6cV5}&9;VCr;T
zxOr<Pbo6_8gB!h#{S=R?hQ?^TrQw!nd{e{w(fG#=g(C}Vcjq$e`d+bZu-DHU?)iHK
zuiLXO2R)UCc2+j-Bdr`zQCqPN&ba+eA3wlfO_c0c20h004@aJpH8}q|MEkb|AltuY
zX<!;<`<eb#QD@wH(HZx5K85J|m1BO*KRV-vyOfo;??c?u)A<K?Dl6$eCE0YO>9mqa
z#&IwBp_89vsmPghxAHkT<BoeSv{?T#bXU|Y{Sca^_boqI*`E&_IFRmCR*qAtAw!1H
z(TWK0cb?kY4^^vz$_+~pidcSS%Co*J1^sbt>e92$-`OVcv(wMw{*@Hw#dyQ(wq?c6
z5+dra)6Te+s9%$NfpI0}FM-b~I7IwEzDN0;NYRAd7XMGsPP&z-f8nx|Cah@l0*7iR
z-Q2>lbC&FtEFggu99MGcIhp5Xoadh(ya-iV6Z~PxX;sJ%;wDg%M;WRLfa+rS>Q~Yv
ze1eawMUMFC9*XFM;lrw{yiE8j!zbH*M^|~F+^nOs19|XdU7S%K=o#qc_YDpW^aN?s
zf|XtXth`__BM=Tog85LqA*rMe6z5Z#!Eu0iIpG}SB3?<zdLv#6bTpJB27f996iUDk
zH$e?3VS`REUPY%7u)MV~F6fl~9)#|(;>tc;7oQa?K0Q`^Hj9~{udWQ}_0^TxyDmN_
zR(wXR_#9J|kPQrYGYLom-9V$EWVQ~bZpdxmMc9g1_)-bypFq7iu$~ckg}_G$A=^@p
zQy{y0Q_@N(kMt*!-cE?L&&~q9@+*$CGG0fT+Ct`2{K$NY2s`#S&U<t#sGR2+m>o*z
z?f&NzK?y$PR-c3MI>cS7%OIIlj#D6=KSQppYJ#o>O4W!GzX+byK?3<~Gd)&dgTQ41
z*9bgE;N=3Z7kHb%`vg8IkW(4?z9sNOf&UU1Mh7#$RA8mR!vumXE^zK?FMym<+-M-(
z3L>4rDcVTRnRO#*cukf?HB=yU9lSh@LiDfY23L#l2^b~g;H4be0rtHcs)4XCb1>+V
zF|xk~!}&dz8Pb!5AMZcIIT-%-2sM4-Y7yQ*M{(XU!NgrH!dsw26%#@;Fm^lM1KpMc
zszj~HEqGLZ(+=H14!^JCsp7-w23L#l0G@?uE)mijaG=YgArB7*?>qYgMO2{lm{WvJ
zR{=WCxTHf@szAEUIB@G*G{*Brg08*mvJdQPp9?x}sO*Mk9l9;3TrygOrFeO6L|N9a
zBQ3&TK{wF7DAJ$du-n_)lD_v4dbT$ob+)U$7wD4FA{=5#={wRQOa&d^W^Q;L2)lki
z1f97bW*oA9u95u~&=Jpm!4Ok{X;+KD&0EpcijH#y1L?TwxP9GUfbJIH$&dLAgpvJg
zs;a~xx>6$SOxrNJdQ8&((+6|5v9t|)@)o4E4XM^Ps7|*}_Q3!AbquAQ+-0-G*<~}=
zd)sOZt@HmJm(KHoRs-ojy&x{#OT93O;>$fnItJ|+b61<^53lluX^;EMcDU<i(~70d
zmKlHd_u#Cxe?6jIcqxyYQ8{kPOl<17|Ac+_t(+jvkSphm9#&H|ta{k+>f!s(9WlIe
zY4gg;aWjtgtUWm4H!4+12G!+hbN#fr{+G*KKkY}oJATwfNTsJ+ZLhypIXIutykcq7
z3H4K&S1w<$Eb4gtzs`?(Hr{jk+b0z|2HowQeI1zJuQb?igiy^3W@h{vuVVU9Cv;8q
zjoTQCOG@K?s+Xb$Fyh~;eX284`Hp!sK;JQ?u8Z}L@4hBHVyidky!zGUqwf0I_>8T8
zE&JPqzxwNP51z2c`e3{GIqNgp#eZvks9k)x>Xr53;mi9zgN-!%)a|$Rovgf<y}cee
z{@C)0yMBZ#{<7@N3BUB0=k7aUeV>x`m-bl{?!DC;kWs(5eBfQTA^*2!?@stF@`p|+
zT_0>0?^VoNUtDo)-*>jz8*&x~2I9B8{-MJk^-2j4q$gsAof!Gw0!_e)Py}4IG*G7%
z0T+w!nfy>_pWc2}D8Kf;a40vJ898Wm=IV>rg+n`zg_eBp5qM#55tIMI0T20^b1w2T
zLZ!XW)a4@CnX5_Vx54b+!V`PJ*ZnrA6fA6Ht)^Dy|I-7xFYg0K`M&R6jV&)rp|uG3
z-!AX*t59C=(=)-o_jf|4<?oXnIW6<lg4xpp13E>0V5g{Ob&C4TPElVQ=oI<Aogx1p
zjFO<T#l#QguIzl;^_@F*xNIR#M5(70y<NuI9qg-NDQ=Xb{Ol4aT(ZhDg3!}EnF;4Y
zIhj3jb277XG6Klhbm}OT^F%_<X32RxA?Gg1c`PC4-c!fnDlG+mVTqr)H`r(7EAF=?
zP(H6H+qev*1Da9b)<(zu9ng&9k`Zc>4uhCRX7m(jlDaXY^J~fkiXQx|$*8I&c?NGU
zFw)W_v4m)n;Qi<}qyp2jjUH)KK`CDbLluqM>UDHc>7AsRVQ=+1rnnbnu}9&EZuNRV
zaT#$<IC4(MVCO8z;|?6T_uzCMj=V>3%0CU++Ym9?`KJQ$iiIfnB@zX{#|a_lY2n6K
z7{x`38)em++f%~LWamFA+zcX~TRA3bUU&eG8pG|jD7P|Xvu-9ke-9v7H-m`hwp6$s
z2#TX{sJcCfh_2fb;byY);crZFGl+O@*o{QhZ59|THr!r_a{IAxGuiof2{(g?=k_1r
zb|x5HL?*lox?cYlP9`h=U&6^C;yF#im|~yZi{tTlPKP6l{bjQ9`KYkJ3?hzG=k$wv
zf{h6;A!2O;9BfQt`(KDFQ@@sow+9NuLPAy&ahzj;N{|e1I(8^vj1=*KSm^5#Gl{uU
zWzHgqFUh;XC(BYjn&A$ARLD@lj9Ck12A+kQ1zL_a3-vc7GZc&6@fU0%1<v*LGiQ#Q
z<pr+^^{({zD>Ybz{fw9%GL*@p)&=;HdrfHc*nc5a{12Y~j#J6<1#7(E4WS-o&!`j@
zyajKR6cAofrss#p793D8rr?7q1(PAyO?J!WyiBhe<hcYv$f=8S0s*Lm@(HR7p|{4o
z)V=*DN)z^<$f>ZHcV>^~!eJ<AHT00&$%U18gOt>`&2Miv=Yks5RISg12>S_ioUMc%
zg{CrnfIy{jM|z&5PY`&Lz;gwDUEoauZxMKp!21QhDDYK*p9=h|Kp)c?ub(BbpFsXx
zC%#VLM1j)<&KB4#uvOqi0xuPKoxtx2d_dq9fv*XCL*VZP{y|_C>cD#B2<$JAYl(;-
zA#jwyE2MuPA%sf7D7F8OX{eO`DENO%nnR6vrOXDs+WiA*rOZZ}<|b5P*9n|R2>fJ8
z&k#rr2I*P^t`c~bz>5T4N{I5`mh|-kHw*lkz()i=FYpb4ZxN#WyORD$;C6wz>^Ib-
zNMMD)Ap(aHvR#rsP~g!5mAnV#sTC!klLW32cse1<pC#!F1zs(XJ6yBe?E>!?__)Al
z1imEjU4fqp{F^|0K`B0k0(%JTD{y~-2MQb~kQzm<1iXO|DmrTQcz^p5;_$p9KzS>m
z^V5%6RO7biG0%RZ7#hArH~>@ZF%MJ5CSD0m;EyH3p9_3fAiez%uZBJpp2|1@)2pf}
z%DecdNROJUd_WXYtu7_Rt#d<-i;y%%T!K-+Vj`VDmb&Y8#+9I{#DPoibk`Rern$j2
z3V0ukk}(P>fCh7r%M9si9QI{Kf-ad|UoOLAkY^VZ-jjtN`<LN*+#7oYnZB5cJiB-s
zI!gbPP{pG0dWUWe=nQX7sn5+0-I<_+Fd`wi?fn5B6HYsBI0y(Ey#xb=504wxIdpeI
zdCRuBVFM88vS|1Z=rByx*yzY8ARj*s3>~^s1uBC#<3M#<G{*D#f^LRMSa1vCb~{=?
z$7jb4ZhL3rf%vCOg!HpGY<|;vz+0n@kTR|^{fs?4Z#^o^TY@fEf$jJJhh6;NJ(DvY
z=-*2##mNt>RUkjtcwh+V`bfSF+$D&IfzI@Exe$_{y999#=;qmsB>p;}eSbHBt`0cX
z4_&ST`MGo-gO1lDT}MU+VLbROPdd)N3{1O528EzA{5bb8kPfy3!>g3lfIdZS2gX!Z
zYP>$z*68(&qiU+FHRaA%D)!bL7WL$pwjB^naLcNNE3|h%tr=dha>0rd;<smyqBO<w
z1&gR8wl{EJ1~sux!-CbQn2AdW_H(qWYzHc%Ogp=aOlh1)Q+oE}JKTiCz1K^ez1MTS
z_YE;1Z3#Y$OXqns@H2t71U=%?z0}WHqUbmwRkj4mM|mf036k84eK)Wu=;j_XqlS-2
znMDCRK5bEuwkY^=SrnxAnAsH;1!~gO76t3m%NDI=ixlLfP$1j&4LSIl_KmT?uaL;Z
z9y5dq1_jHSSDaAElNZh`Fh&E|r5#2C1$x7o=k<m&1yK_Mz2OXrYirboG<p3=Tss1Z
ze+B%@u{(|T@!e-_ir~obt_vT!wTCyXqO$Q3XmJ8pZYf(|{<U!rmt8X6-}+?PK}U?Q
z^WF-2LmEa_G_*@GQYeNucvtLK!SXjYzF1aVe&o1U%6>dP2rGi2N6f49uI|+^%o|zp
zHuA{7u*O_rV6^<YzCYbI#PchISNnAbY<(@O_+{_XV$^F(S>W2gmDQF{9XFuj<FfNn
zum6;lO=>~CsvzJ9Hyjrpuyqe_)DBvZ7v+C&#X?-&v@jg4L55I_ZCKv-m)kNn(N@9U
zC8sj*I>r%yIqC0>PT4Em344W0xpEN(3x~%WEMT*o`iuQgsCeRRZLo0G`F;>43un{x
zATfT{yTrGC026}+7knLN3k$_;p|5x<%m|fhvxSQXD6@qH-x}n%)s2IJg5b|OUzZiL
zg(y~;Er6$(EmXb?K_Sf+UaR&qM!{?$=)Y9m<5$^{Gcy9A%HC&84~*X_#bQ!~I^uD5
zV5dy(+d0YGJ103OxRVQ=f?FF@ezv=4WRQYY@Np7JHP2`pgY^N5Dwi*4YlNYgUKzS&
zjB8*Jq@q7mp%ncuWYogI0G20ro~G>zo;8Sj1o5~*{PeWps>nkbSP{x151vMK|H1++
zHT5%x#+3d)$T&a~yms1wv<K*EXUXMWQ)O*afghObFbfs}nXnL`<XR@^R9FafeS+pU
zk_nU>_*w4*V~dHoW0Gwlz!EVFfm=~#K8~<uBf$CnRN`8Ujlk_lQ9^64HHDSHhd})U
zN7U6MtOSVbk4r?jPXzUtZ{zqBN6yc1;u;Ju(kNMHBXOz8nya$@pJXitnnE&Fs##@S
zD_P@#rpQcXov*T}IO4S`abT|1S=Xtot&(*g&`;vXWi`CWdxFjY<U%uz?wkU9UviSb
zUbPh1aE&>xWGxrTUYOjTPsN{yGMgiq%4|X<NXN=p!m!5oA?$;OfTog=YlcZr$OgK~
zZwfZCl9qtkmbMxgwH68sWlb&?qw=Ok1EqHGa!F9BqO%EjbD^mw_>PLsCU`+bXAr!t
zqH_p%?*iUj0)6?YW*nJv`I)@@_i=EgEFmdlff&tvCP92Aukk64kT>nJjOmxL*Hkzg
z=Sy+8cs7q?HssB?EMsPjemrn9+M%xmj-%D(!(pl~mJ;=R*C!j)%k%S|!FkcLrj~m3
zORc#czwSK$+RVN~y<Z_Gn7_vJuglEN&QTqmpP+AVZ~3uOs^hUWy7lhq(F+pv=#j4K
z(erkoN6&Wj=rjnxeMIviOm@}fMorGik2)+@U4F9QmHHL=8zj9^;12};NZ`W)9~bxw
zfo}?oQzv8m|AO_x%i&Ezr2io4Pb9rv(mu;0U#XQr-%HX;t&H?ANsl6gFnglFNrG2u
zW#H=tuhh%nw_MV+17o=}h5iCbUm@@+!GBNEn*`o1_@7Do8G$bgd|RMWqe4k>1KR`T
zj8dbb-u;-y;d#FY<*k6u`;l4d=0RCxgz)AOw5J3^gEo8~YE%rR`*|fa;c<cL)?&)!
z%b1%OnIY%mACnrYd<-cx%%f*kXou7-0Ei1Uaj94W{iRf%21B~VL^=UglrGj8RF_ua
zz@;I=)qyiTRVu`p@Fea_Z9Dv2b?JXlC>eF>z$DeBM}jVyHPpA_9`G@6!(<?cX8$rg
zieYY#6!Wg2O3^O<K03<ev7Cv!>e3HEXLys&gl0r+e)O>VD;pt%)ehZOJQlRebc3rt
zJQ8Ds4~ZLGb!iR8-mxwb(i?D~%c9|8(DA<W@#{!kdYwgwu2g})MmFQXt#8p7&$|<J
ze3iOk3lMg-0~mBau@O?hZSQ>;kk7izkS5M9ehwa-58I)89XPwaEl{g+?6bY-auwK)
z4{+H0!gyZ{)Y)<8&yceD?FTxRC%=x=r6WO?jJk9>=*<1l+CR;o&#GO&1)!T3S2LY(
z+xt_{4VL<Kq%M62bY^DlNL~6*(3$q;%JrFc)uld|8Gf957)TefXZE<A&vu|M9bG-T
zHd%dXf6hwyhOO}`0S0?%ed+F@FFgi#BQ|(bz4KXVCwD$8adtk-^?rl;nn3;NpG*Rf
zJD~+)jX^r3Y$FVb@AZoMbA1WOROv^#Pe&)!qdVORZ8uPij`F&*(t6Z{>Xhk4(cx*e
zXj(1$<x-2L_eI+kYEjO$S}WR?UT5uP-1phV?`1xUEkp4dOraQzz22Q=)=ej@ShBcs
zQR4!*Ck$o0gLg6aMI%hmjY7leWn^Z2j6ANVj_r|Fs`f~GS?`e+U26T5v(#F)Op7kH
zp1ZpIl-N@1z`A@awQdOvI<Fo4oE9v>ZU_IZ7QbD*SMf?qaRrxJU!8Sz!G2rc;8N=W
z8FLqxFNrOs4lK_fI-#ylY0Hd0$Lgil?c|rX1lldPzR#?dOZ)6}sr3)hS3wGN7^Vlj
zmwUo3YtYMFQ?zU!d`Jcu@S~65WoxPR0r8qkz0^7s3d&OJY%H}tMJ=`7VJvjAT55f=
z=qw9lsdXS!sC1Sn2c6|9p{DOW?62VtYcV{r7hK@4q4(Ap7CK8sonC6a;}zwdT53&Q
zPtf}*hD8^(pebK!&6!1OLEAdB(mJG9T0fPr;`vTlHN9)rVBe$GPoG@i7syKMfL>|6
zDdD<LE6O!`!#$;OZI6bk*EL*e-60=YX+06b9GTNop-1iVoX$@v6DUvcv$*m#PMAO~
zDi>bqzyd~#syFAe*IDP6@I5e8(P$m2-mWiUoi#=8N8zy7SrgZUBZu;GPJz^H-hm_c
zZk*1;k@ql8`D>BA6%mu2zXphxEkpsOH3jeEgpl*3aHCj-q9VnOa%9cz3E^h4^Qm1R
zH-m`h#&y%I+W;Ijq+;D}!=btLKsM`Uvhz!UAUA`E=f-u@<aQvAqi`s04<e$uEfQ`f
zJAa{YGl+O@TsKW_vv4dn++K)s+brBncK#;eW)Sh*xOSS{&ctyMnXsk0UjGzMCM*9l
z;bai;oVa$HobJW(cs!>=k;VQpS^0cW*k1+_$EkB_>OH~6gqIMp)YM<Tb=Kjoud|+c
zB^u8Thz0ZLSek1y+^yx(X3SbBGw>{w89f&2ueef%x>`yUxm}*^SS7#kA2`P?v*zzp
zYne5Zv1QhrmDCFB;=dslTV~BsTe93Nvu27Rz0BHLe9cwn$t<%rO1r1ffz%U^#0*S0
zM&K-g#|T^^ut^|oXGnj(z#9dAU*L}gQZYihZ32}Z73q&9{bzyry{+gn1@0+uFM$UO
z94~OHK<<-H{>ufPEO3LsjRLO`c!R*73VcxDD*|5^_@2Q36PSr>@H*K7D+LY^SS@g*
zz{{myw-7?h@+u*;O}`hY^y0w(Q__X(2jrI$0#5}W(}N{lO^9C$2MZi8_`@YVP2d87
zD+IO*TqjWJ`@v@;)3}b(ha-Kh<liaqe+6z4_;Z1;3#1~D<=>I?hXVgCFv5NV-vWWX
z1r8QCln~{sB|TQ)kphnqc$~l{fvW|cN{I67Bz=Lvs|0>u;Ex3UMBt+WpAz_jz;^_G
zEbuP^1H7MTN4~%kfqew-CvdF5Lj-=8_Z9Q|^@PyQ-6Z$9k`RaI(G$uK0pox8F^9_7
z-EWokoval`<j({?EAY1hKNYA(K2*DW0|qf0sn$SW=Hj1ZKKelA1ER=oyULo@C~lyF
z&PM+ZZJ^TyH}H*a)8!^<HZUA?9Q|%M$l-S}o&wGuZkQ}|>|ciKaPMByQFS(~ry^w+
zZ^dZWKO{7<iPt-Hr-07z)|C3(?9iP7x@1;ae;-fD19nA(soUN~7$|&p+^`M^yZDcw
zmS@}CumK2kSu}hGIt)|wRCZ)G5P{Cw(4i|;pc>dU8|VeP8Io^<ElAk)TL!v!Z32nA
z?VVn#-J-jseEw{HNA^f=mGzoEyrfoH|GlUFf^x6xnho^n6;q>wwF>N)d{oY^-vH3{
zk$fAttE}rlXZo3HcLwsSa`;UH-8_{We|jBB`~Kbvx;o%E-qGbMke^HU0qA%=(sg7u
z5X6Je@}$EAuL9Gq*+2wzh94e*C>>T=j~HDU3p-n7T|2@!bl>?Z>uYrbqgDfzyaQ<u
z?Wy+A-iiHS=VKhio{CSluauEN;A32^jZ5cy7g%YIyKh)&ALE?AGh!jzyDpXhzf$kc
zxO8#c7T#Q6{Zw3jiTa&tP*97+%}}%-;0Kurv>(WfHAdMF#H3biPcLsTD<2cBdWubX
zrVn!Rk3gEJBXD%t-T=;n+g3I&gTCyrRVx;?H8rnjozI_HElrE-n^rWXY75yf$mSq!
zL)mCz`Ko33;+CyuTURYqzccL)@H(xLvi!i0t~s>p)(Oeop0tHR+Ct&WWuc(HRlT|R
zVG#Jd9rI3Jp*H9BCXAgwyLHLR*7<FX%{$$sR=oMP^Ei4F$If5S($YHr(B%u4EM5%V
z^W5f@CoNpEVo_tI-Xwza>HMY@*c2HHG?uqEwbn0^Z6vq`Z~cuAzn^(^a0ePGPQ|iX
zPphuBjA>_f)>aBfrmYlWRtlHk&8R=ex+ddo=T5ixUhIaYLUhyFQ&3e|%k8gjZdweB
zh0J>cuC+q$n|RGrw3rw4@+o>8P{34RT$LBx%aeFD;u#Vjj(E6mTOiQdwxDeZ61h6#
z$QH!QCEkR1ABitUywWQ&i^T6#<_<;mGn-Cb(&lXm6#Xes(Z8q_DXas3GFVt#Tvim@
z0{4c1f0bX<vnVz?aoH7%mT(Jt@6CY!$NbE4uj(GI7|-)=XnL!O`{DLGk>|>WekZQ4
zd?=IgfOmb<`u@eCX?09BG*q5=eS^1O=GICtx6141_4oG5e<-l2>H+ixe^2>^K~Miv
zWP<KM;KxSrcAjov5@9EH3bjFRAQo6(vJ@LwVzsjGf0G{JVJwg{{nPXA3axr@K*X=U
zE0k6H6E3qZJtaG`CbYEvvFU-aFZa`nl>gMH$j?{)+5gxlGrPy%GEWbMdmoV<Iiul~
zPjLNisl~ZCcvsCnv6~b9VW-ys>#1Yf%I3wZ7PZy4wykVhaRMf%ptAYF7dl1F>~Oyt
zJI7XzoKlvVS*A44fqb=+7ddAP1|l;b9T^Dp#hs9cuS@FWR6czCwQK^vHT_UO)Yk18
zFEAq1LysrWuuRrWFHqB~*R6<-W^(0{)+KE-`Dh)sY{3c8Lg$q8shoqna3vx)ATk!m
zVK}mX!qX!>J&zN@U>xufu-*59r{@>v;p-wRkQL1G!x>??_77);!{O|3B%G6#8_uWn
z%mmhCT*(>d_~)w4UQb_Gaz+(UJKXCP0ud#6!ukyLp^xtf^&yUr-*Ie)?EN|n(IobM
z?bD^*UvoJWCb5=Svr5QDAZ{cANNF(v)~tpRWwxdHi{(ydF8dT4!V-`$7Jh-~Zaw2i
z-arkPFIkRp<Ao;;91>9C;hg%3NR6mrBBy==;s+eaFVUR(DTp6-_*^v#b74?bG8uOb
zYcU-aR+fX|nnyTKrc>mCJa2Nz@Ekup8q$?QBzl-cMgem0L<2w;hV6a*@W60MPGQ-E
zvY9>qFa-}r(BR-gIaFBoyD4SwO(~ST{1VhArvUoIge9F}dr4<rKW~3fSss!@2@5yt
z%CwK>NJ5TwjT{w<Q;0_)_*Q{obPUt9M<l#b@J|wAu>X=U;(5Q8G(X3g{->lfSPl&>
z5@?oJ_LlVZq{A4!i4X$UTL@8pFG3u8Jw0DE36lpi`Pj9mnXm_~q2ZIjCZyi~>s`DO
z8u6gOX9T_~P<0}18D%B5M#9CbPDYJY3jk3hP9wn<MKI}5Zb8_W5Q(9LTJnZiEY!rJ
zaWUKr^hzv{j`}(`a3<F`Mdwh*N<AOT;_@m`Qp!u){OBrpemnd)=i2Bgm|2F{1r<jv
z^|k5NB&o5u7IX{j3JX71qP-mhnR-VzOa_8zHMs*`jt;O#mSH_r=m1ps73lONsnaH2
zkEDH>w?T(7pAecIx<7)BW5W&AK-m1w$AI{YON6xB-qUf>{&qnrv(DjnEz}Q3w!?1&
zaOy=TdA|o8?>qaWBaOvBkU3cB@OY>Y#(6Ui-1ZiY@w|Q*=rc^hf?E)`tKAB^Gp&3R
zb=&(1=-xD$7JL?Qo8NP21Sc*xybgrj-ls6wHv-4@n)}Cge1OB|_cc6=djsc&&w#M`
ztp^>;lV3*~iwi*4$7P1JtFgEVbmo4P3qAR}8jHI@H?JLjZhPs^cQoi&KQpb6pG$Wb
zGI>4Hb)>O49(1O?7_urb?P@HRTKw<`MClfxlkNUH6Lgix<#ox2fe@OFk)6_P46hxo
z^&mUfY^=sL5z?9s?JIWWl4YOEddRe9Lk&BwjNF-KV>q4?&PMZbq)v08H+cGrtd=zT
z34A{+TDCI&CntBC>XwFL!h{rRDAa98YbeqhinN9zNoB)VN<*P%VXdL4PirV*8j4%-
z2GpNlDbi5rp6`Z+BD!VmMpSj@8j5^=$V>t$3|R{)3oR~UN;DJ_r-mXZacU?siY*OA
zNM|SwMXtoDp~#mwH57$j2{aVdwNOIb5XdVZFr)<SMB@ISe<3{6GE;4gtJN1J+Q;oH
zLH}ZA#w#;QM49m?rOYUaiE%`A0mf8ayhznWZvV57&&TGrFO(OmbID!b!4|eJl)X6N
z1^?LGUK4`r3qdi%%SG;s<@3h7`Qz6IFFbp_w~x22<!}#bkWjz%6-wc;$$Nmmo1n}H
zgoEN-j|hG-bV`kZ-Is=GHOAmTWSynRC<#S^<$sy7N59fjd-Tsg(+}*iHstp{!zeRW
zhfbXMjp>1DRAxZ=;q6eFap-rsG-3BtX6Ui5l^J@LNm7~N7rv5{my?54a+#TVN~Li!
z7R_-h)qtPZpDGQ%C8CrXbhjqYYig7l-FRO4L)rv>j`|^PA`=_XQ1@^!$0;>f#!_ko
zriI&4Y0xJgzpt~~mMm}a0*7bkQt22Oiqj21Ps4ExjvOjDavtI7d7Kai<49J)0fBWi
zuvRCOth*>MuH?)^OV(8(xkKd!WCTk71(`=`lo?Zab?huj$fhEmK}g92;$cEon0SC_
zAPrn>64-Y}yZqa&=lt9^Q0D|4MV_Uj$g^}5d7`5@8^eKCtfHg9mW+;$qCMx533?02
zXOyQ&NNjDr1+-(kN^enU^cE!vdW$$$lm(s8TjcIQZ{fP4L<cEhIix=n?%A3QwU7l;
z#&UFHN16-@P$|4u(=en=S)@n0kPweOg>8fspc3va@OqYmH0vfpNCj^ZK6?@3&@Loz
z2TYhTn5n7_`KXbfnQ71-+J=TQv#*vWV-{LO4Tc+1p|PM86yu;njRjZXOaz@9T#dyZ
zm}ipFSkxt{u~?d<#^MPK%sbkt-(*ynXf<O4uEGGdN01(fdL4pYd>iQO$<@SNjm68L
zGm>4qZ<^)02KNT&t~Ch@Ry%a3VkrOH$~V!29J*8RKn=4iEQGGc;$}QShZ`mq+<>?(
zG5!#Ag}|{t5LJN^<7;r(bpNuR$c{7?rO+_U&}`z)TadD=y%cn_<0y2(ZSPM(_hvhE
z&pQ0BL?dWf;RaVSe}9r1i^+J~@9i=}`ZFAMzqEjk{l)(4NMo@EbbUbM23KQoIq1y&
z;0(w>{;tM?nhpLQaD&@k?o>D$M690{)N6h&U9F{IFyornrMF_cy;DGE+RNFOfoWG`
zF~{PEM?eMAxf+WV7C+`Q5JF=ysxumkQNu^pB&)F)rhfrOH5UCiGSh1@QoR;K-CO%)
zKd#*Ij`MR2*R>TG>!TM4dzVDxe9vWjH(F_q>YJ^!@AdHRiAxuI567jmyyxT6C2{i-
zS9JVeTz;<l;bc%;p`m@DYYbOt^o%tY^$V#T?_%`5y-~;~$vHSusJBp_;5(_eNOlvv
zYR~L>*u1EEv`KK2#8GyldW@a2R%>9V#OmQ5eM%ZW#6-E0QS}H@mU}JMnuP4dIDC}z
zE3=!M;*F^pmrCUY??qa9kyc)$l^6e&$_q6WYvslKwDKaRyx<p}{t`=-@}isDp_t9_
zE=NV9t150!SXJT2?T_~xyw{IH0W2vf;%dtQ#Y~9;L*i<Qg~Zhoi;|bEB^EkEFR_rg
zT4Et_y~HBwQ4$Ia?88^8brcV19Yv|=DDKk>E=om5@w(Dcu%z0Q@5ul+<tx>j^8GES
zHsvdgNpFk-1Mk+~1pMEqwHJ4v)AVlH!%f&*ujfhQUMl+@_SSo&tk)3>>s~C&IPu-G
zo63(H_jcJ8*d6b~vQl8ZxB7d*hTw@WmR(wYY?MA<(UX%+9~SzV<0qiR*$v)48CzrP
zHL9>5p7$Vx!TcoFijDw#7yk&9cf|A@$*$R$5%k7uWye5!%|?Ex_ddO;*jPGg>Fwdr
zF`F(vD;zp9|AZj6z6%_)$q!_%3$=Y~kXp~-tMwc{*K@24oj7Cg^g#YjH=P@>lda&U
z2M*pTk6AnA(Lz;BW=039n3-dglN!%Q9|pU&fUdin&b6~fqjO8)VxyJX3H7+^C2ne+
zm9s^intKyeI)1zBQ~aC~Y&rO926mjI9>@1@J`HPA{8uutt(`{P!maE47c=@B#19q4
z3o(j2PCHPoaq+o7T~r|y**n9BLZ~&OHlO<zI$!3%6e)zdJ_qs(#RPus`=P5)Ter*O
z6+$c{3ZYvNZC@e82X`oPMIkgkJC{>rR3X%YtW$Bg3Zcm1pt=DW6sIo6k-G(_$vEI+
zQL+w3;s_inYk|r-L$U@SMS-izQtSRBS4tLTWW7w5d|(bnI$7nDk?Ej_`mTfC>73xX
zfip_HM<1&KZim_@$VpP8b)sa5S|`HObv#VS`$N1P*x%4J5imOzOh1RbS(jzZj%|8o
zI@#R}&GfKKZ@Sl|Px)#aJtK78dLi!(bcU_TqA($tFPbbS@<o$%gNp0bHuTx%dC%a;
zU<7;F?V@GE@ry^h-MHsaxAr%C<Kr0J?Cm_&oC2emOK#V<4is~0LpUxlqEarpvZ!R&
zY3PcKhOV?@4P9X;G<3;s7KbiXYOL&?Yv@L@lkv-iRxX6o1kMt8lE7wxybq+iP~erg
z7Sm4>LVEv8Ld?^D5vVkLz$*<O@Jho6>23wf11b$4pwjRGRud0JgmQTYIG$;gSAzlR
zuSx!Kf<HmhZ35|{mh@*!`eK2X3I2N43sb>OgirwR{lNO}MTi5tLW1&kz=T%}GgY@1
zCTbAvDa+8HHL7b;ycP;K`7T}wjd)PtGXh@~sBRLp6W?VTQhPHv{#Wv!+6kRoUfo38
zbj1e{{pfLxRVg8EQcprQ-wAy2wHMIi>esW$Bi&*moq#6FP0|^BbJpQN6`~plR3l++
z)N8o2liT6vY8v}ts!T@H$j#jb=_<sXtC6xVb28|XSsV2N@1b2#xK0*+>}Q5^&;j;H
zLv>Y{inCojjJ`K{BrtJT)0hi7!&@<uQ!}8=uNZXWY=qFc?VX8x|Nq*db2V?T-~r@g
z<_1^O*n*om$t6O10}gaqG~5R|-giF0e9be2aa@DLrhC$&!yKUk={DoQ7;4cN&wCAY
zGfcvQTM)OaJp|9x53PI?b=&(Q=-xD$7If)0;n{rN$~Vzx5wWkk4!_uj*a#tXHE%z}
z14->3`vtc~1-ADC9Cq<v^hi!4Ni`(Plb<nlVmcqpY<^+T^#R@uob>JcF#vStzH!cA
zAV1dG=2ru{c`7&l<hJ)B(2WKO>xV8<f&5&$$3Zt3c+zpsVrY-<BhZy2k8~YrE<@-H
zmM0w^6&09vHJACIs|22OoXZ$U2aV*I(OSi*&O7rCH*$1MRk9k%zhmqnL^YD>J>@=^
zHB_q8?UOy8sgXPmnK9fa+gmMS`h+_*E}idv-AZ%Ra1Jzq8pvx*Lcwh1gVvy^LEK~#
zfIf7755%Rjyr<*RCEjas>0Ix3ap@fI?{VooFBEGG_=mibxO6Y&+n6XmA1To|Dw|I_
zX~E_gom4sQ&Kt|odt0<=-C7(qX5#47=oh2aODh=R8mnFHO8?6JCRcXq0~{j46PGM%
zYn>0l!T!UB@n2Tc%-<Efz>eG0>}sB|Do$-|Wj*^R=TvOM(K9E{oNsTOGhcOCr;1yG
z;Q9Uc;no9dTVd^eRMWzh3s$c6D0u~P@v^3c^{e474IU!BTJLzgjDsFMj|aLYezq&!
zIah37mDN$!^Y3X5V{KZ)7}GHFi%5Tg?RpuU-Su6UF#1ssZj>5Em5iGLW~tPw6|H(V
zI%w^@jI7*W;U!LYKJ?%=7H~iTQ^tdvj%yEYI<7sqy<n*qbpi3<rihNz9^7<XJh+Jl
z@!@!vZU5uCY`d`|mu<fimu)dM9+Y?pT&Ls(&O;1UN8pe0;2k{O$Rxt_j(3H_t_C4!
z?!K`UD{QbxDd?Y1Z)>5Rz0Zt9mn5AYYMfC;KGcJCv?OWfm=AHqpmNn4?Ak<>3jb>M
z_|j{V^rM}iz)EzmHUtjVa?vZLQO9bHd#P1OJ@V1OKmaH6SnP78lU?mDJr?FGj>CXo
zYCg2CF_B=Dy%*RoL~lzvun^Tw!+Q1l5u#8#(KC}7O%ym}-^bIVJZ;4ZVK9zl6+CvO
z7_Y*yL!}Nr`%<IS;gxOW4L`1T@98b_CaP#FP<R)D#$6c`#$DM@Ra`4jw7{@4?#jw>
zTfc(t%AR9yK|J<?zz+p}EbuCU{DP#rGWIq_@b44i;W4U!&m_HF;0=TrO|+Gz)R>Yq
zmK#8b1F}gxKAe$_C_eVwsa%}e^Gn77Y67L3q)~$wZAh^!9>Sa-^NMK2Ljs=__?ke~
zTM(G@d)@X+=Hj1XK5DF50Ei;0C6rgOSKUCFd3%Ag6N*Oz>5`SLSE4Y>Y7vr_)lsfy
z^SckXY7{Tx1Xs5HM-<xEE-3W8+jj9@Ny^r_+Gn92CUI9j$l-S*M&$YS1%!IC(6N6R
z_CcT8Bge3wiafjcNYLr&P8EyBUD^5=&>7yEQlFb0euseWLYqM1)ehZLpyLzg2DiQU
zqY<_&#?ZU6^#}399cVHwxB+o=Sv33;bcIN<Kky)_K$#`SuT7VOOhbp^uL9{d<G^ii
z(HPI`4Z37x>&roBWV5C$q1)cGK*yh>Zs2og-?w@^K>u`!kalIm^U#Pjz_Yy_$;@8>
z-Qafkah9|D<ulN+AIJ~lWEGfpW#&OVWXZ_P`+^QE6+gUiR3JZBW<Csb^CaH}ZhJ2P
z-DnW7ejUlo9|9e(N4kz=;je+twAVaOOuMr1w=8}b+A5H4|C;LRF`bZw*H%>}Eeq$0
zDuk#kypkg%y*ek=t8+TxPwY6{p4e0S-ys!OV-hD0&Jk!l+s`LFg;H|upy4YbCEtNV
zG5uqa&LX<wQEc4E+Efb7)s0B6%1H~&zg(+w(n9kl>@(G^O;4iJ6V#Pyq50a?3zoH_
zKQoja{G+~i5#EBSl`83XV3(wWcsYB%A9X55+ruP<<`gO!p?PruQ$}d6<I1U+;FVLc
zLQ7~K(iz&Rn8cM+F^OxZV%+vbITgE6ITb5HJK<F9f3#CEvk8hLQGZoS)Qy~_X@yyK
zgSRK-=gMzb2fn_}Lw}$t2>d$etPnliju5>^?R~Zoec8mzrUx>T@ay%Vs)Mp?+}(ue
zdc1W(h`vX>5WTMvqH}+e)C<wO@tE*OtO@+YYfp#{_VGe=7HVIJ&gp<(l-(1e8@n|y
zQopjt?Jh35)T1MdCD>HD;v$56gYht-{_u~v=;Fux?mbI(P4>Q2%_eEtyZ0P#KE!9c
zi|n0`D}$0sV?-K>kQs*dBX4N<%(4w%9oakORJ)ret;6&Sm^UXHTp4^h=89xw@Dq}h
z!8au-gMS7B(M#K@-(=L3Xd@>-4sQv21aV4aaAokzL8qrZop0i<4E|)$8Cj*K)Mr-)
zzXo*4$l$51`q*Y9aaSh&Dd>`s!T%is=EK|Jw*fd?hI|N~G(GiqEQ6nFJ&_&B;7<Tu
zGBWu4K}XrJ8{GDO0=i^m@XseHgMS*0U4x7A{&ysU9}gMwV7GEeyE6C_EtzyjGWeCC
zOGXBN5$MeQ;0(yXIl+~|UkkcqWbm}nW<RsN9m(LUAR^@TNN2`1uj_i!nglxHNypij
zfoWF;Kh5HYM?eMAxt_EdEq=^rAcU;m7@{X@x1RLgAD^L55TdgBwB35zZv884x31UG
zenlkmMvfpdu5S9p8aJUPr6PFxCP<6m(<1n^2>!p!F;;YXN{is%%j}&Xf<G6ZW+@gf
zb=@rte;fM7H5Q!|L<R77B)G=PeHp}cprPcw8gM`XQ%3Tx<Jw$Z$F;foQ?|Lf$`EsP
z9oOdSIxgnwX2%Xl-r)_a2=8=A-ZyJ+SVr=Gf4nXGb32l}<E8nsIK2A2EZ2L)Tdptr
z3Rte|pH*EDx__~j>)r6GV!rqIfbg5HU7<S$*N!aLe~2<^%k{SA`OyV<YHeEm$oYDW
zTF0v_qRw&bcT3lGj0w{7dvSN7mg`Iy%k>*oTwAWwHwr%djjx;}Hrj?zA#J&yddqb@
z*1R)2l%Ctq?pIfOuDZZFr7hQWXSh;TTCRUxJ<3*RA?ixa_r)}Cj~q(<7+k6OD9{;6
zIrB~2m6{&_IwO%Moe8egd>rVKk(xgPx@4s0KSd*wk(zITNH`hG^?!rTNNFLUR)JE>
zYjD`o^*m%6x{jpg6`-4;*~Fc<AZ6dCX3!;Lx&Hq^myFbWL6TDQ`Dnx%)P?uIBdPgI
zpc@?50-bQB=Klg6`-}WKlA32gQk#s_yb^S#pDD#=Ab(eCUIn^jq~;fbZZyiXejQ28
z9|j$-N4k!r=C6a!wAVaOOuJI^w=I4c+A5GvNxhm+S+Y_&p=jRUcySpG`*dxhuFthK
zdOL~Q;lq=bhF_~27?p<i<%mmLuJ1;c>tDkNh|L0@Z0Brg0{ywHHVHr<Mjhu`X^y)K
ztTg?(a6MQoWGmloChcRq-)0hkl#AaVm(KDYk4xuzFU6&E9Dgo(-k;<0L-d9a4L&@&
z**jrF9pvq4<ug4LX`%+<)Md-{nQaT&np)eM7PTI>YQ>^9cxY(Vzo?^+)vovL65AkR
z*$y|7;PwyI-P<f;BwSA{Sh8SYQ~lBfix<Zd%U3OnpE<f^u0FnIc-Lj+N%VeNPM(&N
zf4Su3$Ktgg^k(DyrSk96&a>D#r{s&4w>GubFKS-i(mhjkYv$Ev>URdx&Rt@5>hIu{
z*Bv2wJNG%^jn{SgQOvOmU;mjuNDz&Oh|gJN1lQPVy6;{?a+Et5wfFS3+OvxH*L%LP
z3EzYRz8PM-_5G~Mm#Z7Y9yfjV`th9Moh<2o3Y+0=cG90T7S`$#hGKbm*4C=V?2Rpr
z;f<Rbvo?O*7}{9v6;>BCPHGHnyr9wB_+(?gS6CZR95Xk1SA`E#*V-76n7?tfH%8?K
zH--ck*q9|TZ(~?uSzflu^(qy;F6CXNwyjp@pgQ~NoT2ev=9Ri_%lqEC&9BV4CbKTG
zwYssk!f8j}KX1#uGNU1H)5i~>FX>h$I4S7ie+yFlMWoNcTUB(YUS+-+2zr+VU=siH
zrGW$JS0=-MihgDMU}hu~p4b}6iR_8^ntoSLp6CZk&fBZBwb>k1n<G6|_VHH?zlk|j
zn@b0n<H-Lj-sZ0;J5iU2;SZh?SstwV?BGad%|HFjNuTI)kuz5IIrx+8$T1a#ub|dJ
zwR*ezUTNAH>+V<6B2UZe??lIC@`DZi>3`(qXO{Ga`<!4&B{nSx<QMMGzaCXUtteHP
z9=ZJ6GmjW-azGk|=@mXM(=Ycku|EQEEK!jeC`9iD(7Dkkw@dzK+G)+Md2;y++5~=I
z`dM^_9rtzV1)4*#ALJ|$Zkf3fo!8Q%oF4{baD*4)_v}eCn@(Ng1x_yR^(auwiEf#(
zq;=J@HZQQUNACxL_!f@rh09Kw0M|}|w&F4pK22Qfs^wl_RY?y{5%1xMG_CLgt4m6m
z?wsSAN>xIiSlMwUYtP9%H{(42{2;f-UJ=|_a#|I#cj(Lp9~ep^1@VEB+~5m*96$Zl
z4{9$k4ABY0hgDa3nefKewq(tIM^|~F+^nOs19^d>KygNSpl6_$-^cG892)2eVr=^6
z1;E4$1~af(eI%G4C{?}AAxGyngq+q9??X5MxxRPClPba{AfpucXkhgM-ZX*}Rdf!)
zsVX|1fQ16y9K@nQmzhowRxB@BOi0T3pb2LXRBFOT!u~jLO@jC`l(O(j0dF=zd?rN|
z6k`RvSp>R9JZpBd64|x4=XIz6Zu9YU0`vf{qJSSB7%s^vESpd^v*#bCVB7``4mTiF
zSoXUqW$#TXl)Rh-pZNX&?6jRza4-sH3{tGK61JnRD+4PuHd5p6%I$7ZO~?LP%8u4P
zjyUblIj9M*5cn`5hSO_=5zl)=(tninpCnBuPRv*L2=wKW?n8+5K9c4}^-L>Q`k<$r
zk)B#^AcR0k`MCkUl4%^;Zu3^a_-C6ryw&uHW8_w5s<LmTp`onm^Rcg2JqM{JWfOFs
ze}-IH)dW2Yl&UqK4BE%{BE(=EAn75Ju95UuNgpQZqa=O0q|Xz$QQ&t3-X!o2f%ggI
z9p!bOCd75O3VcN%?=bOi3w&STM*{yUkiI#{hjRky-N5>{7eJ0#A{I!uf=DNDR@Wmy
zXWR%HN<mrHT#k@JKbs$S%;sy$4X&Mk9;U3l?SfK(_rWe+199jeml@L44&6M^)!P-8
zG6y+y_ha<)P2q;gK=8U8Ck)r)DX>SfVLcUjcKsgbY@kZ$lZm?;i>E;cmI<L57@OZq
zpnEKVDzUv+;gNd19XhwYt$0Fdd+mmGK-lQJ@XSneiICoa16>vke5QEc*&isP0;g-v
zBsN_!=qiCDooP4eHsio;ZvjwYIOsUXyI~6ucKyx)T~8Y!1)g>2u0iE~;xa>;eP!2g
z7M`6efn)tT(nNd+I*v&<d<KNguMqElwvYVqwo!p;*N09y=#tSy)PT<Pvsn*Fey%2B
zBIxGn%f+4D_FfA*GgISHQGxtiyZn1WXWD@w7Nv7F3_r8#$GL)m<y^b`=Rmg=c=ikP
z83<$V6RzIexh7)ds8QA0<xWFn-JwSv2Fn4(i>Cl|MX?md7p{pA)kIV<H?4_CwI)J!
zx_z?m3H`}`4Vf|AS5yDM_O;<ik$yohb>7uB_@A48A?~T~o)%$ZRjRZIs*lrJgtQhR
ztws18tnJ&8QGJ101U<iMEy6izErR9kh9U+1anm&y@$KAaOBSj7y&GDDsHdB^@bYa(
zix9W>bSMvvfviwFp}AH$p^2ahFooY1@GtaB$|8=wfy8Pr=m*ta&=I{C^nU_sFKF-M
zyYso()BtbbkHeK)@l&_5==iWVX~LE=uV>S^;D8?WL%n4a-YpwYe)PDExV#YZ!oy>^
z$M$_|TcPLotFFu0>h(YG`1O7Id;4NH);5&pCeV}n{%Kp)6CZPvXSNeg$_oSEL`?sz
z;yGC%{=A?!7DDE4FAW^7MfjJA2tO1GP=pVo?9;2i;YY^S*Z8yEF~_*;XI>IH#a}uw
zE0XE=8h)IgdB7|R<i}kfIb+4s)w8lA%PI=*W;H$^fxI3!S|EQ8njaO&kIv65pgcZQ
z4zYTqqQ^k~_1YVlr3HR3h}$caxV;y|?d3+?&Tk<Z;wccfcVme22c-%8*z&W+qpI;g
zrUGLuaXSl$xP5F<>1{|2CB_oBA5h$jBBj}i(1_a)EGpyoG-YN{ar?o=WhA6zP>b6S
zDJbIO!;kE2irec73g1Fpf1D3SELmUieL-siD?F~`^m8)K_0J2QA6UZ;fggXO3fLVA
z-0^jsdI9@N*1$WXkdSqx;N1@VM2CEvV48}~ARr~MI7b8JO4vJ?fP!p@*$GG(A2gkk
zqqiU@;LRn7r%NnJ2@AW^Y$(h)?|8_Yc3H;s%Q6@rYvnV3gq6=YuVcz5Ub7Ur<eK44
zhlqu-{y6lR+%vq{z%y1wv^w)Dnx3&b9Qw?wX?n)u+qUZk`H^l3@^?$I{XuyCD8{GI
ztz+^11W?`zs`$AA2qoxjPke9R4h}}r<Pt(^mwNX&$%^mU0z1^$2`i4~$BCy&m#k~~
zLKLQix={ELy5jCz@Urj6i#Wj*cRvM2$%wl@MwbtAcrodUyZ1;^+`S5;gi0VcOa_8z
z-eHDIBJmF*nx(>2obBS7c>Nd=HwjGK6?bQY&hS=@<kSpk^D6+|B{qS?-S%D&I;v3I
za1anSzhf{|Ip*Eqio37IsGi~yA-w^IE!O=#=y>1RA03Ii|6$RgD^;MFb2AQG+?@?3
zGjw*`c?(i@wT}heSvEqbpLOWofLNTbW;eVJgx!v_(1`1SV>?h)6<EIyaM+jWSCpK%
z`%uuaJo$Ab?milH$%wm~Kxg{7BXRdy(9Od&-Qc#D+u0@~?*2c}nRalNV_@19cmK(%
zABLg|q>ES+D^?08A;%s)TDDQ$xg49mZxEt#?6gJw=i*<c6Taa88zkCl4C2JclNR-y
zF7C#WDhan*aQ~&1a2pHyW${MyYFTAx#T)xAt(>)FdCUAm=hjRZacIiK-R$tRxH~QG
z{&I=CA-}?}k6AcF6Py{rS!;xo-of^Z*%Y-MG3Xa5?pBkn7I&{r+swyo=DA~H3Z>nu
z+dKO@FuzY@PGx?D*Kp>|2^RD5vhEx-h2m>5mZ#g72wq2!bw3~QFOHLS->z)yqq6P?
zY+3ieMArS+douZny7z|g*sX&bx0D6p!h=TW>vJy5D4g*1lJz~;jtjxeuCar>TRO;l
zzp-%Sj=3)G`zQ?Ez3*n!72@jqRdhu8(YC;q4?Pr&8NCPk1l7kTf5GVAG06(cv6;j?
z2+OaG+PhyK6PDM$0%3Vj3CsPV4-dZo!8PWnofA6a!2uALuTbLh;sFmC`}Nv6ku#V_
z3w8+1e~jt`J$@SpyEd0u9zWWfU~KV^8hTn_zSfeLkAb{=4@k#@l$ZPEg-7$R#}vd@
z6!^s@QS)?QqUPx-mX~+^A>q$c6Zo~3ATOtLnX#6<oCQQ)en3$v1!hBuvE=0k7WeuP
zs3R1ik(VD-RQ5CwtvI6c@<WQtNcaQdlzDnxK@lIp`-z~ud|W{xpW9#J=$wgqg({&>
ztZ<x(dhnQ?*r($IRtaSAGd}fV^Se+z+NBe+s;((Ir&b8a378EdaGaw-=T0ZM5C<OG
z#e}4c51McW!5uh2*hshu2e=c&mr3NpZ+Oy$yg8R;%)Kllu?z$;$`t_^4n}kc4t<^o
z2qeK_#Hn)wAdm!$ap?1zfIt$&*C#FPj%e{@M>gu+5_a3(Y#{eCA|dl~w{HiZjxSc&
zO`CFx*;P#dA=``DsuyaV3T?fQ0-o?hftL#ehzm7wsaS&VKd_Gm(j{vHUWvjii_5D(
z=nBOj#*gx0`Xwt=8n{C7kHIJzp?DdD-Gkyd=|nYveVKzm$8De7;0lSahGevtT~G?R
zLh*YrI_(i+SWgALUAzhJ7|uZ^n7Atxr%!lPF(L59Z}V#d9Tg#NaNC=m+rF){+unyj
zmyA%{$6R-`dr_n};IM_s(?G}j&i>%^$iRv88XPuV12WAMhptqCbenPD*0*R3Ji>r3
z8KL;oplfd*-)F(d?!N#kmyA&S`=GlXW!a97gyM(c-8ld>ZukrcyS*oZj_o7Aj)dYX
zL6?kB-1gz#kx;xdKHSayFyoN*b#1_HTXqZ`6-eg_#c9iK#=-w*?@IvdDyqNd-uvFm
z%f7Zv_m}Pql%z}AB1pPW2$llr23SeDq$Jojp-G^H0!0=9s}>M!p)3N*A}XLLZqNcE
zNWoSqi;7m|F9<Gxdqw;GezUwccV61QZqWK=lKaj*XU@!>Gk0e0y=Uf};cFHH`P?<&
z!@xHTbk+;w83--i`FN<#6MOPTGp@Qa<2B%CppFrey7R6z;O~p>TvodMWA{t00Y4p)
zDcU<bms!m8LDLb!3&iCX&Q|kD3#Sj7br#Ovc(aAm2hEp5cu8myF~Dg2gHU{)_-P2w
z75^8)^Tl66IG)rgVKAok6ve<v;&^tjH00yq4EV5BklUSpzgB=xnL6d5sl-vkT^jK&
zjd+(v{QtiN;2d0)Lj0<(_21U|?{0XisSlfjvi_UZz8?zlw&t^!H7-glY?=?R39*P&
zjNhNG7>62MM4~aixaZ=00+islc=@G+hUcC;9_L%U;EJH68>6JQ{7LB~Jy&VV-%{H0
zlqZ^RNNu@j{e~Fysd)D-V({^EM~RLpi+Xy=Ge3D2;7s&Y@gME?#@4H|t}e{lA_hJ&
zr>0L|@$o6ImDl$B$JVljR%>Z@p1ZXBUj6cMnkTkly)E3ZL{}6q8II2)&VGR);WkW-
z4OdIMKa#ezd-z0XtFxl32L36?KjQJR!NhybG3oXRbD^tVD0S6+sjE&c?Vd14FYW$1
zO7MPZs@WuzqWUVdz0k_;V(6u_N};LFFYnfyf4%yGvam4d3r)3N+1<xl*?n*wshqpd
zjo1F_<rkFeN9Ek{0_(c@PN@R<&ARTQ(g%Tgr$Y0bbfSV)-E;wQ1R}DNPE@d}`&kfb
zapV{$Dp=J`#>J#bEj3nkvsbJjL9Xg9C}by6Y6yP3WxA@HN*)tf+)1SuT^?NFU+JAK
z*K}8c^uaFaK9wa97v&MMfbNp+V?e`7Z36rD07aOA!xMD`;mCA$4wj02RysRBt4nZj
z8FXBpbqA)L*itp1=sZi{P`^}xDLT)1kJayJKt<<SxL9zR9>k9>{7~V<!Z&9W))vw0
zNSf9eI)OvUS4zk;%99X@I?<;!q^^_rMnWiGUL=Ha=`9Watm(K*k}f@?fRBDM$R|Cc
z03WPz=@|w1IE_yv1ipd!piACPh`V(cA=39J#G$k%_X37LXh4YJ=xk-ReP;|0+rj&@
zvRYPLfp&TT&GIUJWmytbC`hu@0HHwTaAyJal%_;J&?~FC+{_KG68VQH`w$#%7zBcy
z{ErZHh|2`L%Hb=`P>Fml8i}%b31?cX^JBd-T!Thq-+9$|piD!YUA|v{k3)tD=G;{x
zZwH^r+wc;$;IQ-i9r&)b8T7d;@A+ut-|B?VRU(f<Q>CKN4erY7rO>2)#AO1$1_!Dv
z86E+jQ68dM%0Q){t3-a<;)6&@K0f?#+gmkBybM0Oo(+8yPV8cjz{UP!A}zSt;Twt$
z!8uzuxGRmfgO5rm-d7Ys2Fmd!4*R+*AnZUD9r|^Z$Tx$J>6zc|l*o62kIx4;^u<N(
zdVUOi_?P+ZPKo?uFrDdU2Hcf*cyUUpzdI%JB=8wIILa{)ca_Ms;4|ezQ<Q;xIoP?g
zTB~~#413ZJS67WuPRkQ}URgbjQ&yICxNBwg`=TB0T3IcdT_(QDN1_{Z_<(cK{m>(K
zw6?<8VAxT)v~zB$mkv}9XGOAEX}y>$tqsyVda-;VvxVF*E%VfIllDW)yyyDwQZsj{
znGY{D^Wo~P-06!S$f|35SW4=dztp8?w)D)|c;KmTpMBIbJNH>S8FA`;e-zD4c%TYD
z8u<m^AK|TBK1W3)B9+QP$1<&nmYU`)E~T!jhGseBW8^v4#|Rc$!>4&p%BT6)v`_QD
zKKzLX^6|O%xwzPR$@c9-AB%3!s@NtHm1l9uwek@@ticcAO%0I{eosRzgul@cuPz$5
zC_Z<Kn@`iUbFcDN<7?)jRPId;P17DsquvARJ84vv^TEk=QNO#f@Y}yFt0sTT_Ca?=
z%~h1I_F)a*>~mz_OW+(ONG<pF6TZOzL%30VlTyE#uK2#h7dO+z`HvTSl}d^JtX}e+
z6^p_@N>)y3;6*PSaMSYMfftMQzWCCI`InO)TYlroK?mKNE9!k~?pqUE{@9?PgRad}
zw44r7b0TzVzGx(3qS)H>;#k{_Cuip@9{De>OE_RYRGcoMbXHEEP@48Hp{A0W_P62G
zyogRzywanjx0Eqs#vBK<Lpd}bGkG%Chj%Dv<_d#jl_MnUaZ#@as?YO|O7-V`bE@JL
z{($vozFC{V56>WLG$_>O*);>l<S|ZtslYT^|Gr%LRhfW@c<a<QI3{oFR{jXE*`!!H
z`Sy}t)CIKRNG=jTucQZQR5E6_)?!ik`9&r715pZxVK~cF-JSri2`t^D(hF?A<tzMk
zdsr7<qSZ<G2A66Be2yRd_2C@gp?5DQ9E(!pJV8haa9(C4BBU|^tEUO<TgE6=bnRA!
zk<LPL>dBz3C*XQdt`8>+XG6vNS(0%UK{(P})pCoTrap&OW&hOY2hl^xGmwb-<>xfy
zd=7Cryx@NSoH*2Kzaj+wM~%Ouaj8B>e5Q`YslDsWBMCKMO7l4eH{d>CX&nu;U8>IQ
zo5H*K!LHN3h$TQJ%8~#=11L+>3y?m!6NKnbBQ##A@uM|fqw$k8eyYY7XuL_|D>Qzw
z#y_KRs`8otT^eU~66ff{>p!aT=QaL<#$VI;n;PGtar6<Hz8@jd57IcILt$^G0y14s
zUWsd=3Z)8=7lRmS>&fX;oK^sCaHj$aF`Q(wp1c}*%OP%Nz^icBmzf8?Oni!e7afN#
zvD{Fr^J6<<cseIMyr>S5J{9m^JdQXrnqbb|sQ}JPA<MMjP6gzF@0)2{>GD1fzGph&
zI~FusyiY;T&2H=lcPijfsM^`K-LM7(R9P|<pab!~vp$eS1`fO&Ol-b>;7fo;J|j2z
z9>jq*)CwTOhryT0RKQyBZ8nK4NSZAkcP;&*6>m;m)wqYgvlfvo-|nUYt_9yvlZge{
zA8mOb0UzaKe!H6r*a*H%rUHHeK2y)Tn+l-M^E0h-nNwHZX?S-i*X7&YRKQu_GjgDb
z$w1tl3Rnz2Q$Bktz+F#%9{9E(J?n+}Fc4zKV8Y(a7>pk~G2<D7zpDyMt|uSB7SiQY
z{9yYO--{W8xo82YUi;3@rEC^DaAkSBK>)eC>17tq_H!lhh9oU6CoB!hmF66cQXyO1
zo<fjcH)%#_NZjr8`vw8zO7kCu@KU*_iy;Nrjrn&5k^FhiZl}4SeWwGAFI>@JLV$OX
ziV)sg@N32dbQm!SI7y3e?EA{}-F%H<ncUvbCk$FNYK+>owEn!sjrC29^A|NPpC|?`
z5_(2z{(=R|8_yeEW$<0^fZDulaZAdRIkC}|$yEElJL>r4B*W6ir3+hE+HbJ?>)vJR
zwDAXLmO<W=t~rLTIflb)j^PYE+I=w-zuvw%MEHQ5yEvoc2RX-}Mq{;-{hF>B25W|4
z8lHmclj^|FFsNET5c3P~;4w|#E^;Cv8sk1f?(9NL@;u`O=e0EBsUD4P^|H2l(O-DQ
zX4+wcbZuTN6`JBVYTAL3a&<ery}%btF^Y@{ik)h8dvQH?V{8}S_KN@F^&L>0bc6nF
zIYm+2hFEZK@QX@HdI(NWWWhV^4e?%EA_FFhCb|9Taec+DA#7b$q@p3OwyI`+gBSTi
zLr$$%^XrD9u}k~Cwl%2m*TrkF5WZsNS=r!vtk0mnHCPBQ)%cH54T@@ze$ErV_=tXk
zkzaelzXvfsRjBfZe0x|Ie~vFkLnr;Y#onn(rN1_%(yuGZDTK@O3(Ni!1mg<hu{^)*
zhW1n9v9cQiZ|PUNZ!X!=eRGgo{L{*;WACcWsy#lZEjSY^<s-om<JG0-YN+oou74#v
z=bVxMI?c=5Hq;kcK_EVh`GZ1ilIjPas>B|tQqhn6gR=8y{U$r-!hzk$TY;tgkwE;m
zPgzg^UN87npJ-mUe?(Wt;=NDG&besj#M8W9dy!+W405~|)#(dX@P2rmsa>{k37#z?
zW4BwjtD5~9E-eM3>UI95cRc<^^cs&5OXs&YjcU^71DhsF*H))4Z&}o_u)V&meR=b;
zvk@CSvg5O_N9)kO_$7%}7L3D$M*?#iu>$D@C*p&4Wl#V+gGdnkY87TWazP7%TY{mH
z04&>A<w*S2pfutEe`i&pOmoFvr1|@*!o0k^Ah)1fuWl8{`^>^%NYdZVNKT_f@f6&d
z8nh1hG|GMqTKt$WK~AE?(ZSp|W3M_^isGxl6xnJg*zwBM&IC!3Qz#RP%f11OQz*7s
z!^DzaTo1)5l%xg2he~>o#{Qopr%;Y5D!C8HS8>3A2M&H<(!fy@$Y>yC-6hh}(T=E^
z!V-fauBKbL!NvgV-OpfSfmIA5mbXz~s~55#h9mzw_$i>aY!i;W$E@f<jDCneRK(`1
z@4h@3>&U`V0m4jD8EgZVM`Z?OVKiqX(lXdPUqStmg$b;2cUox49%hBgly;k{*!Oof
zXdVj7*&sp|d^fW}j1C7XfiN3Hz({N#YsahDI)amMa5jiAoJ~3<l^Zn-GMGkyEE+UP
z-Z;{28t-gGG8}qu8ig;TV9W8j&FRh+qwAaJi(p&OXPDfv&@XB|t!kVIUJUXIIg5~c
z-uxvZcsa<<WoHoL1ssR0U@xI?`V&1qVc3!0E5QAt`l%v5p?W-#qWYOQKjFk*$@3XF
zubZj%EG=@(WiSjm6dI@GM@1F%l>0a7SDdyjL0(_aE3GP08whu@*)aATh88%!%RPq+
z(_(6i5*U<o)Ak~EcPFM$1!Eyp%Jc?$XgNm+y*dXuPIu7?k8q8KcWd}%4WH5QISt>?
z@DCbZuk+bNm?H%56Xy!e9OUmcZss7Vtzx{HgOnybz|H2y(u4=NG~q#hoFpVaUEL7k
zZBW8`4VP+op@x?eV!XXp!y7fci4ghSNeDgu0~$W8;deCr0U^@=M8lUf{5c`gzeb4k
z?`ZgU4gam-&6F4O9k&r;D&kHpe+3~9yygPj0~mhQkx`se^3e#5{@wIPdo(jVe5UZm
z9pvpB&}6>CE1~N7a3p+6!=Gp<n*e4PK2N+v&!8gR!#Z9zIi&mP9{AmS@>r#iP)ZDl
z+LX0}$C$iDJqd9ua7mF<Dnvp<fKV74!cqvbNA0Bo`IeFB1QcE0Iu&sTcuvK^w79Gc
zoZ;ZPo!`5-(QK}6aA!EDV9*_GC)5cB0ouu%GMwT34ER2#+FIz+?u_4CxJM`17tq|b
z`ns%lhH<C>y9J`SGMs{6JNbI>nK&|-^LmHx7Vw#wCGwfjf)hKxyTHfUBsWw!e1Ab#
z_(~^yuDrLSTe9=H;Swi58sShjH>?2xRhA6zf{*u|St4s0_+G&|1)I-D-!MHIBZv&-
zdk_b1d#j@01rmI92C?8KoZI3p0pIVfcysE?I~yH?PewPme525C`QG4$%^=v<jiKX3
zZGuklGeBG3Ts+WLgOBxs?kNN1eG`YB{8M-(9;~86zdL~0`8@zWre}V5rpZ8@Z!LCy
zkASa_j<<npJoN(j%zfh+!od8vYQfI$HSnD&W5YkLydOrPCV++I<JiQ&{9L~Cz*h-6
z`OLV{8Q+({XWEPDC*-4{o?S1Gf{%3O$EN`Uad!sxDexsgCm*_$4CHfXV1EZbQ!k8X
zAhaJ;bm_Gxo2_x<CRD<-3t`VTTT{`N5t1{oT^_yO7n?0v>GqG^?&;BM4kA;ucXlqZ
zm^ts-7Qzd}CoG(;<_ZhvJnM}X&Q`qM!s*fL-Vk0ATG_&R)+a*od17k_&lSH7;rZg7
z5FQi%4dFdSA%vrR>u?;Lc~iQNIIR77=>@a!R<YMUT&z7VjvqhnAWedzg1hEGyXHU-
zuQ|}u@euY!9e%y8IZ%J$(zfQd`sRfT@rpsk{%Y#_pUkp!{Yw46X=3;t#5nW1u4@X^
zngXRogZkz=2#U#l_J+g<ZxAGRa^}l@^e!(5`}T_cl3b3Rm2u{Ef9KA;qzTr|axOGi
z&4t357q@v%IrG}6oOxA#<NElAw)`Tic$*j$sUK95*Xm0+y)`1?n%0<vn_J_R*?m76
zAG{?KJ~1d-e}v47ka-a@FG8JHzgM<imvx<T3U*fSlHAtSeQNvEVJ@`NatRjqz6SBt
z>lT0gyYa&S?ZNI`g01q!bT##PdfL<{T!PV>Nlt#&P7Mb1T>X(r{L9J5WaY*6KMU$$
z&6K1X8myU;w44q_Rn|;&8<v_3g)P$$Q9fTR<?p_YWV@R)biO%^%dqQEJE3Vkx(tgI
zBrr)gprC*M{(*M{2z9h%vT@onrSRl7(Q+D&)=WcF9p}JL!|ij&;j5_${A>%dMxdOb
zfly!)u7oW{1}4yUOqhh@8}$)5vXvdvgrd^#0`pF@t(Y(cM;nk@MA%bsq%9`ROu;d)
z%W&-7bd~wGW;&K_Qt8E)`&W4WN%R>eKZG$_QRzk{pA3Lf8hnKw{0S<4l3*e#PRQcn
zTo%Io@N*d^N(A<;P|=sm$U1^>Bo#cPW#mkPaHPo#*&<Gc&J2&zrYFkxcU~elZC;|2
zsfe_hhMFE~+M=_W1*MgRdf*9&!5b*Y1HkJv{up7l5S%Wf;+&c&;;(D`Jq>xsNiQM<
zpPUc?UZHV0Apra)@}nQzN(gnw9Xfr25Qh+)Ip)Y2?jnql8f2)VP>-5dJtytEV|b`Z
zc^~xZs5x0vP#nsJSSZ8=`pU8-s7a8dej6YZ*kw8k5I>}UCf_0woxs6F)tHJ{2Oicw
zE-Cdtq*4#$>a)2mGOdZ+;OeuVLPmp_nG*&9x0AmKL5DazM5`RWqAVfi*#*{VTs`Iz
zw31AmcU^&2X5V>}HFdsr`TC-wR69`@H0Q29y8?W?XKrW#!Om|e_`dEk0e9v78Tg*<
zgwK`ti)gBB^KNkU*;~-^Yh5PbYjB{-lA$NsBJVrvV|V&&x+XPz9PSvXCwveGZhI?n
zhKb;-Q>UTdO~CA8e+qnI{g7hc?C@2fLwq}wlR{iQ>(9V<6{0A|?)1+KAOzc_8~BQ9
z*UOdQqkPN{s%;sFyZYzPfG-pM^L^mMzswIRR~eX}tAG9un9kJkHgM%FD^87U=qfTW
zKUZIT1o(^`9OW2@yZYj>;4|ezQ<Q;xu*8`-k!oEXl6v5(L_#Ti)o=A!Wq?y%Ievm-
z-LoFJKq<tNdf+bKUGIw?crPq*&Oi%D_1brKa&$9+8sYN{0!T|7TLa8?c2y`otN~_!
z+YpK`759hml2Fg5M);{ve4bprVn_kzIeuplKw8%PHH62ge@TYD@!iErIKUcXuGRgY
z_uXX)iO12Ty2PXzGiwu5j+!!ZWMWFo($?lBjmr~rCX5<eIjU;Z=&I32%^fp3vAAV<
zVp847!d56x8*`u)%2v_3bjl0ob?KB3FP(Ci@2=%Z<?+pXt5Xj3eZ5D-ZCz?*ORb!R
z2cG)$Igo1QaJ}#C^T52mrglx{OK}vIHA&B1{{+F+D0jYN^0V%a$=`K7cYP(zbJy8h
zHcG!;eYaIMrTl6QYiPBwriKSB?4E|VE$oekBI&Pd$`&`hSewd^IoLS!uyK{k{^zi$
z-*>eiuG}q=ER~<}!ByRtKDhpRAboJHrVp;ClRmhflm<IqH06WKrw^`07eoJ?)BED~
za{j>w*Rrb~&_1{%m7cj`%jlO&`rt~^;DZZPrL~^(8I=c&c#!)2^1&5u+sX&mZRkZw
z)%EY`gR2)*)qd#+=%&4bQKLp34OIK!8l^pQDIZ)4gVuVeWIg)e`rrzeec$?}^=8fQ
zN6QD7mAmlHv3zjxty=4@Kb|rm(LT7A6qbAw`OL;)Yp<8)mAwHHm!c?tTP@01gkKU#
zr(CUh#bo*#j=j@fCu9o!gVMRi7XC$hu(l}CS|NN&OKk$ast>+Wn*%iz+0q9W*Sz37
zA=kb@0-TrGLh+kk`{1&^>@)`zTG|H}BX{kCi{Dwax{%*n;7kSPuhPyjL|%WEq|PE>
zY$|l73g5rw_=k}XE>7N3{Y?cX)!}CS`;i*I1@%Pr_ZJB9`1>Lu_y-c=P|kbq1C;7-
zyQ49Zx07q7T@AQ>2MiA%uJ4Zq{03eL+Q0RL(AseVhF6v)0R%~wx;r3!SW&x1pIFq|
z5g(!P(Hfti@fwX!(>U87`R8eTvBsBZ{5*}X()g7cU!!qqi<zEt54`?88vm-sAJO=u
z8h={j&ujb*jsHpG0HH88gryMNd#RN-6!K-dLY>+~RH4-5F+DYUu15cG@WGYKN^n9g
zaFW?h7@k5$uv@a~5NZ{-o%|_uAoVIMlO@kxjsB0o$1L4IotK^83*h^v%LKg2;kyQ1
z>X}aXT#f!r^w3Ova9xQ$b808~vAxP?jgET}e7x_h51h)tQJI5@&G$P*CO{*fk(+!E
z;y@c}1&{%waYh>b)4{jdB(flBcKr=P;W&`F!PRg-1HQFjV)=Hb(dYiaL*2}P@4#Wp
zyBd6ykNNFRqkk3nIOe#)T~U4)_)tWd-|jT}-vHm4Zf3w;c?<CFU`FcQY4nGH&&Yu$
zCIfL-qdy9KrhI6!Nj`T4_=mx_1+lCb=EFdE)Y#Egd!zXuH*Q>Yrka1wN+2XP|6MD<
z-xtlltaSUw?w4EvJ{OTG+P-<-GWl}__~#8GVYZylHzckAzt13m^tAP@5S}HT4B>g=
zCm}pnycWXq#k(OqCS4*J67~I@@uqwi<2We#e5^@3?3aM6*GNdRUn=`)<Esvi%3fA+
z*COyPh5g~Bu<vq&wciSRHMlBASXXwb>n(LXpKIzH=fJD$Rju!vQV@^XK>NLl{0&I-
zPAme~`)<TuW^5<RzvUY5FWYOp;TTJ<@izXh;0z1?uJmrszjJqURt~NN7l0py1>pJH
zB29zJ@>Wm9@ATD|<9E&KC-J*^bx~!!>Z9?#TXq*8Z8`#JkH_!y)mPwm&FUZESEudw
z>#f1S(wf*7zp11wXSL{ib)S#+`{(YLdEW!68TP!)`#81Cd-|T1d3WzM;@G?RCzpAz
zsyj9~3(LHdR4BtG4GQxlO)m2WHMPvU*9fS~SJfRO)#Xp4e7;!5--ETxJNc4<*CnMa
zzY=XYsVt}arqnv`?ghPi^$NV9(3YRYb>22keR&E`uJayZH0IQ)>8^1A*LmB;->0s@
zH&7G!brxhDfr46UJidR0+$}LhYNa=u(GfVzN^j+EDQ%^9fJ|$_X0P-nO)A68N^j<M
z8IHZvmGfKG1eQ&&^uFlOSm;fy9(3PvLY5Ba_)P_V?dpZz_N`D1OJrmnK{%3nk`Xd;
zCP6roS(5U<w9xwpkcZ0IXEeNC!%c+HuDnEuTKT!gf3NZXYKZYe^3h;{eBCuZP~)`1
zU_LjKAN}AqLTEMa)afe-aR@=3I2)?dMHoemU}t)6`}P<f<o!PBxn)&B$Hs49>bWn}
zSC%C~m4bB0t@KWylHK60^nMy;&%|@d-fYvHiRY45G!xrXwkc;VPFQT#E5qezX7-&|
z%_m(i%;u&Z3@V*DclE+C@R__7r}}LHu&XN%d|$U2^m&!T_Zav#cf#lDg+GO+%0}-7
zccnMCUp~=g0=@<Zsw@@I7L7g-r!vIx>*|GzEIw3alJ7yB;nufml1PBB&L9@tgmb&t
z%fWY}6>m;i2R2_E9U_yJ-kZR871Hv)?oKaU3t<PFi&@as3oip7>w)?0PA_~O_%hK8
zUk5(?%lvxi>oR}N&DiqZ0j5m!!ta4E6TL83gc~`~bYvjz>V^A&&y){MG0A5StRasd
zRh_T&9zUj1E&0yC<HrP55lMY-*PaXSi@tX+R(f-`G}Sr}w(pN_d+Gb5)bagMCbzlL
zjTfU*p4{##h37h&-~7<7KHOu0yN8(&h~6Qa8cc|Yqjhgxg7br;DLxp!LJrx@74-Mg
zczliQ`zr8h(~dt#D&;P>BFnm#fJ^t+^Abm%($tnXvNkbb>e2J&x3;#;JAUbc#zl)7
z7bWJlEdTg|#$^ke63SwM8(7Ypa`MdDne*&j3g!*i>*O?x*Z#NX4Hym=LNiykwKp!E
z-n?M>{N*bJonC{uXi4*e`tur>w>7sc6V+la-dKEb8h&Bc63xM{GH=P)fwx`gy>t8h
z!TAbT-a{5@+mZcU0)8$BVWm)BCOwN!X<4?o`Rw``Ez6hAUxM5t(y@5HjGNlHcz(x{
z_O>MXrHJi~JV{<|Q&T?5RaSK}QZ87oZ)<GtXiX-2)05OBzEZhJsbA31yrjK(S(5(a
zK)Xa&8D5#+*1iae(PaG3yrf%n#qqqia$!^B!jC68My{mu|5S?JE8!G4CDxOHn2M+0
zLDMJivvUMKuaoLzItq>6k>*q6ZSpuu<><H5H&!S?l}*6@2lq)oBPHjK$2qoDxFRU&
z#wfY10{o0X&0M0kRrrrmGneRX6&_XFDwHI*Rd`gcA1~3{D%_;DRe1a1%N~f~E2T`_
z9Urh|X96B@*H$(K-CLXd?pWpB{hg-l?nTu<e`v$B5`X8w-hOG#f@!5w{D`-%sHS{M
zcFdb1u8j<6o;FNyeK^--{|ali6VNzUA?5Ja>b^_+)Ij5G?Un2$e9P$~KG>9J5npOp
z_`|RV<ug9VtCjM3Y?|`9{wq1zK_ItRh@AQR$}IlHvZkIWH(EG9wm56*Z8<B0Ho2oh
zK6g}*PDHjryL=I~%dOl|VaT?@zUYP>72d{<3cNxP`~f>E^giJ?Yf}3uT+r{^r+HH|
z*!`dtEx{N6fmr*Yt^VLfwD5P=LZQ4LEhBk9_C6R4T{*Tchz60N-MV$_CHFG;9SGUE
z(O@p>`#%>#ajv#N*r~Tb`0s@|*sh|qRPw$N6ks2OAo%2}!XO`;81zL}UO`f;{;kvi
zap1M;`#eDKW!(gR+6HlYcn(!?*n0{Sq_!})8`uO%QCk=kl~Nxun-psoX!uXzoI)GO
zwpN`qcCV!W6z29767)s|@m!8g8#RTS6%-VcvRzZSVL@3BQurapRNS<nS6@;RpyYmA
zUttIcr{c(am_JY8C;zATsUgoJnrA8qGZ;;+P2TtU^9+6%hT+I`PwM_Mh5BJ#O)9-G
zv?q1j9+tzGYSkIOs3x&y=Qqw@&@8-BIGr+jR8^&j;vJ;DamA4*SBh9(*2&pkz6bXs
zk#eu6*DL4~^z)DKdV;xm{&L|#Zy|h)jd4H6FYuHqkV+e>_6hmG;&OMwbJTf)kOe0l
zAQ`CGf}WnhZZs-hMV@9Non`PUwvK@68*EKL5Y8o?lFE!<+A>h7!}}BwGjEB@vv4L<
zHmUf!PU92F_)|NLXFE~pPwO<EacoESJ_o-79>IZMFXQ*f-8gkpd%T;kKfG-1?dM;f
zEDU~vqTk^6{N>H<jrHe_Uolp0bMVbb@1anxx1Kg$1mB9}=06XXLcGj$G-6AbNNyot
z5{l)H2j7Wg=MqyM$q!Kx3tmL|(l$IOv^G2_v^G2_tXCTzOq603I@=py&~hl;5+LtD
zY<N(T=2$2<qYV#=(wq%(Q-fV^gHVvhueL!b&S)Ei{O~piP=#`+<Yd+lHC%;?BfeV0
z+cmsP!|OEPV}wwpZzDuUensQ2Yy2&Z@9m`5I9><&@dh&g6Eyx2jh~_Mk7@kl8gJ3~
z3PRN26&hZn;b%3xo)GzNAVf#HSHrJr_;n3$V)>y;zm*W$`a85-2|^q~d>5R2o`oN!
zjN!}(XSa-o+6*7|P-b}8ms#HjdG`X`>HB#l)GVLhgmM}aaI41Uoh{N{nDAVYB}6)T
zr@{AQ&G+ga_}zSRSfh|o<_Cz1k+s8T5APJ8WxNw70p{SL=!Sz~6H<dRp(xN|ssORm
zY(jp6+guAiH@I_uBQbDh;^pa-tjxSTb%2kS>~1&~1iLs}(27sA2|7Wo=3{*`l%tOA
zmS?g)1#x!r%fY9f0Ww+gyx!rv3VbMHT4-_jJ`27-rE#U(gj|Gs-)<K~r*Y+d2fdMf
z&JCA<V3Y4h1EXwiSOWs8EE)a{KHhiM2RgV6Xzpoqf4N{XJsI5~$;Y=yw4qi_5(B|k
zXAlc+!ns|(4)D#g37XfH_ZjrT-&*;YQ<v|4G~$;`qy;zQ+`i0Zc=7CQ6EyG70PT9Y
z6&-T|_*gHyn@fBV6N7_v9yZwF<hKKStXJlzro0sHdX4hCXEvAE4}7RXnIFdv2IlY1
zC5{3g-#Ojj%6k>~_#V#knfGDl=kjd?U!~?lRm#vA-`n6b?ZxyH^0{89;;0PLd0lh?
z8Hl@clSSZ5fKEPiDH+J;+N@Ms`7xe>5H>4g#w#Nf`MXDNRaIlhDfT^kt2#|pL~;(Z
z%Uji<HivmST0pAPzq4~0n}rVaR@Gq;KzggX+``#@K55~!URh`195;;ijAUA`eA$Yp
z^~xh5JWIZH7!v0we`*jwdaL@s5S}mo62kFJO9=!1o}$>o`82ovG7_h&Sh7sU&jFsZ
zgnIOU-dR;jM!XE|^DO1K%JEYU^eknnWL>VRy5=blw|UAl@ih0vEc{}AvTL4l@3ud%
zyS|>O{Cbz^i<y|kR3(*q>QnAOYAi$5zPAqp^M;Gb%J7Z{k?nXoNAI^BR{aMAce;`e
zt2i}zi=3LwkyDdDQB#vS$?3+&U3XRANOM;uwqCLQZRxP8Vw*@*&PlnL8rI;2@TLYo
zgx}K;gzz^Ss{0m=TNMA;7B`=!Y3Hu+TAQbdMBK{1siA4wgPqXt0sWm$=qmq%nfIc8
zU)bue`()N*h51|F9&}gKT+2ATI<F5WSN~#9r1}Y8;Qt}qA-+_pU;kcty2lyROMLMK
zI=uQt(&5$1dWZU0EHbrCZqwjJR}J{{^4_q|iS)jhj;$_z7!I%6>D&tTJDU2)@JEKn
z+Ba{~4zDC9X>fQ2s<Pi%G*WS6juok;1<#WxrZ1?b*pE5UnJpd57dFnD>2B_>)PSKb
zqD*+GP)wTe{0IK73VUM;(JMVlP9BcY9<FG?;}wiK;e?rp>`?x$6b9>^BV^=p#(JkJ
z)w>ViJY%Tn`_#MnifsZvRD-Osph)#-Ds$mo94kvQGKsd|xumF+8kGq+w709(Ubph^
z1D#EhHQ9KnSJLZ`pta#hy0^N_E9pVv1`?$a&*ffWF>|E8bMI#O5;BGQVF}YbUfsHf
zDL#C7NbMWc6jHMSP0sr^)h9h()u7av-b)Zt0(Yv9dI9b6%D!t#WENd}ykev?)u&?X
z2!_a<uWcd>X9E?8I7?<Tiy$1yi>r+1;7o?Y%H!1!QDiE#pVjbl8a_dY`~3<bG=;Bf
z{0|y`TjLQ{8{)aU2>E+zoX%8;)0I8rkJ31sG!^By6XH2~7a`&Y5aPhbwBWoK(CurC
z<BjUf5XinKhKCR7_h&Lf))};}R3~t%WR<?MED7osBw6ZSfOI&OAVhZ>p>ZnWh##%-
z8jYW%@l!RvK;umszd+-wHGZAOSq|oRpT-~1_@f%<vxD(3YWx=(r-Ga1`>V!dxD&+r
z1}4j^aVjT?yJ4(L&^Xwk-be-V9cYJFAL2!v;7)Gj<27=KT@cMb2+&SG2Aa+xPF_T-
z9KJKacb00jA#PWx{Vnu^BKrcGyH@ANcEa#O^aHyko2*YkoSi%yO&g*lgE@C6H}b)U
zEYkwt8tnXffbW}WT<P*Y2fn8};dAA^0h)I9VmG*x8$UvyIn`wXz6J-XEE#&C1F^ZW
zK9EEPj=Q(uu=z%SF990)jNIgV5C?91D}W3qfv?UW7Tkn$yVx7Rx7ms}r=;0@O(@(K
zO{4`~rF%a5(pto`e7l>BxCMNjwZ9!mXUqEp_$VLq!@PtH#NEk=XTjG;$J@Ylc=bB?
zOg-C^8}4MpKfrgUosm9w<vk6r4&{hr`OsBlVENq1gJ$p<InczCeD37Ix!^P9<2xAx
z)47uemx6B#=)5lD83=Pyj}-bmu=YHzN_4u{Mc1Ckiy9YnoL#@9Wuee>0rM9uSl)P^
zkcLMpvU%C!78Bdrv0&N!rHyTNe2S*{=P#eX?Cda0lB776&R?i9UEa7vUv^3JvPP9D
zR*Km)d2{U_yJL3kc|5<Zy=C61%UjNAT-e^GOd0COX_JOMuIiE>I?6l9;l1av5oEvA
z{#BKe4vN}eR&bZQt1fp}hnKsnu04<U!`+n`kdnqppY2llTPpu<c!;Zyngg!#SC6xO
zQVH@cBTeD|OAw>?Sx&F`lI|+}&7Q}wH!2-8JXb3Gw<v`_qohBqhirdX8SQyIcaWdA
z+8Y!BoW2@+9|Nvg9Z0wtuBzzzYB2Xa-XkCOJf3@m%!`nD5i&1AotM4m@tod%?&_L8
zS098uk7tMNk)TZ1dmd*+S9Pnyp2z)qj<ohXz65(7&w(;MNrj?Z(%=j$Nt4d7KutNr
zdcXHPw)(qLq;mytQjrc{ScUY3l_mE)?w8v0cn&q`Hcnl73QzjNI>>t-TczKpjzfKv
z2}+lq-1FFE9k$wG0^<p*sPt>Vj=+)fg!NruX`Zk$*z>rsn0Z}>WAAk6W@R4Jv20y?
z9`n<hHSxdX3hN2TLxr(XiC?Gj#|WW!*+vMxl2nNUe_iA6X-J(A`Kan6A7_S$S7>}6
z_dHH^5nN`M3UIrNNwqWdOH`%2KMHVJQ_#%a$SXo=c7eXKED359q(jaVmc6zP#goBR
z7<cV?tm>r&0F5{qy7oL)Rj~=cu9vPokCmd;RTv*?dmdYQ;4xJh=z+&qRzX9|u;*3e
zrQK!QNUkF9@`QD$ts<Wj>a|^-u#6|HCe+KpSXB=98qjkbXbtiq>j_J}uZ^kNKV|dy
z2?s~n%zM$LZ0=GvA70AlE>Bqdt!$Qqu=0epQo5+>@`Uwz6wAwL6@9RD&9ct-NoB@&
z$TVH^-$10U87gBDiN<Ix=4zT_lIQu9JFFMItQWoLuf1Zu=3J?ui=_(sb)|x4lyrv$
z6*Syo6)SgGpYVgv2BkfU!|t$(lk3x!JFH^u4(m4K4(rkfvZOn#FU9+Bi42%1nx=78
z`f+{5x_E^zel)4LAUig^p(uIY+)$o8zqes$1zcj){Jx=R+<Dp&R@N3#v2qU6T!Izc
zHU0jv)qCLW@3VTMp76?j@q3)AZ!jnt_Q4evj911gS6IiTsh+hfEGV9XU~G|efVH+`
z&f+bLFI@0K5U;xqez2OPAFT4QAFTRUv>&X3Z9{#L1wU9nh99g#_`&jnXW<7+t>#X7
z!n$zaIj4CA8F<2Kfux7KCoJ=Rgm*&a32P-k$M)S5R^ec%&ZQ@;pj>*kdIm_44;NUs
ztxCGUdR4o?x_wm+c!J=UK`FdnMS}-d6%HRhJcx7WiKfD!Jn0B4sZu{LH9j2Z1?uX>
zc%Q}xzN?!cRqFATC}-%qHmp)-0^<lvsnjP(igJWiT*igvvq`bmro$1|DCEke>9!**
z(r78G9bqY@`d2`}T$b=^3X3=}<<WNuxwv4Di_h{OA@US{HsZ)T--<2=A^$=Cuw&;x
zgCB-rIQGSl6-9OYSY2@L9u~Qm>P7BYIrhFSZkK+n7Nf9O&|Xf+g1d{`xsFl$v0`*M
zs7UF@ijmIZb`>lASk02La(Cu%E{q6Mm`Y_f7iTh<TgVNe4ecj5IYb|ug;dlpZ=Am<
z<woj;NS~q7y4o+2uB2{+E2*D?D_6RXS_jur%JiDFLshC5Q8wFk6lb3OBJDbgNRf6O
z^_o0auA@GTZiX1gQ53qlL!s-a`~%@SsyNMcR9;4|qjv2is&E%hqH;5G5>>EACs8%1
zB2JUgB`RUPhFn!jJkx2Qw@}fX?)fhvdXdlc!1uH>3bzI(|1pFZ%lSe|I77oaLge#N
zLd@wjX}DCw<r?0^>tfpHRzh^yJ9Ie`gg7uQ1J1hv!;cBZ#Bgxph9j}!RlOkD-7TK?
zZ(8YomIgJ$XA@zjPM*H5`5)I%t_4PVc_*=eSWZ)64YQOwo=(ry$x|8f?{e}a#NIf0
zIvH)y4YeSU%=^L67p>oJd8$RinGE9W<X3=CwNsfadG6XlTn#?6{#<dYUw2w-E%^Ru
zGw5@u@<P|8lczSjAezs$gLoUgk$uh$t{ucV=y{aQ4QoI^$4`cDgU_sg=QEiB%{R>s
z;u-Lno{VNM1Nr!hg#oQqQH1z4`05N|!A&@~i#-MxeZh)1r>?wN=u>=3xxwXo6?`wb
zOu#qeu&?`#68V*v#_8G_d>e0X{{$D?394KM%KIh`JHH3fVF#(`&@Y#4+4Z~)d`!>$
zY&!_ouHsejWnx$HFYuZBW|opLe|MTJyIW><6$`;PL6;9%%fS5Hdbt^Vm7r4&RFMpw
z@jVMZ(_TzJA)jlf@muhb&iv2?WFYR^X}kr#1nA^Lmy&^euAN41_f&q2XCRbz8p{_i
zZm(ZFW;CYf5_|IURE3>t#$-4@_uJv}I?4IDquE48wKc(~di(qZI9s_?L5;%`{nAD#
zTt?CGV0rt}mPL(AjJbodO0dl!;ObVf)}ObyvAzi}p^eK`(zf>b3qRh`HveqcF*r61
zdV*~6a+promJ=3%DeN33)tx+QetY}!<^>(?w53pGIE3vqQaja1=^@(LDH{(;m!!zs
zWB=G)_(1JpzAAZvxcE%+oWo<898SNNyl6aR+C?u--w5$%hrB>>AbC0z-(S2O!uvR0
zp|YGk&C#)v*JgQg<qM?ABESHb2*vje?IA`lRkkT)Ac}?k$fZ{+zDSx7h<@^gGKKdL
z)OeT>i0<O55MC~B4B;_xX9zz^e8a*qf{RTK{=9?#+`<3s;Bk&4IxxTCz{$dU$oa}@
z;1}V%21Meuz`u`k*84usXU>9^Qrlwe5;3h~*}``0$I&J|9VbVny`RwJ&`>|dbXD26
zM^}nbk~}s{9w&zgYY3Sr1}!oy$^r}Xi>XdOdV)dNr^XwE!&B90cetrarX+J!vP2j>
zMo$bSMXuqIsw$baOq$|uSvUrw=s^fq9gSSWNk^j`sey8IQec*`+C*u?ud(AXTP!_^
z*Ds#GXi*AT+OZ^sv~?_yUos1t+hLK0O;hGC;qyY$md{_*3=h&69NQb0FJ7{8*AdOj
zn6xp)pdULjo3_>^&F%H(p4+5m!?r(;#HyxM@B1Y09vf)aEN|B=@8LDedj<w>U(Dq2
zemMCNOYeyyvz?`yxhEH1i>1S`{oe7&3{y#)qKEyid0wG*NWwhtD`-|qS+H+5Md^3h
zeIeMVi5$G6V4~OA&nShrHDUV<;b)~N3!AuAMm&&vNr^}#@<|95ec6kgO}O2Qt*4-m
z68WPSV`PMs=ngOUe!LWw<&n?B<7;~3GT{#tc{Jqn_&l4oWd7Np_=<wZYMp$nHfnm1
z|ElM;&N{z&(V``d;EUw{AMnYNZPxq+k``CFw}WX)OXK2`TNX7hZpIgoKQK?ls9dMb
zU)bJ4YC#?g=(Q|sT(B}(q#}{aGL`3@pDJlx<NPJy7k23<uN=){gaxPrDb|?;jL1@1
zn&Q=2<%`?WP12Xkvx$>6u_*ry$UOzcMUG{nfHUIs=7tIJvVp@TDh;~s_wsuV93gQz
zyS_m>bSseeO%i^r9J&=y9lH?O)$6yG=4JTOTeeWWlVBSD?&4@dGRYnuioHJw?k<V;
z6x@a?f@SvIMPu{rE4^X8w%*?4tra&8Z2nEt7p|HhH<udLEY^Pc>T{ZgUsWmb?cnRT
z^~+6fUTr8nwySu>&-kd0SCsTTxh>T@53hNk^wyFM@v$ZAME`v6_?~&|;+10U(;~h$
z50v<A8+-m;csE|x^X8tl{g!Qsd@i^_Z1C4+T_3x)s3~V{x4y%gqH7zPve)|SVogJv
za@I|h<r8bO*Hy{0=z6XpK;vCUn7cN6eU3a6YbT1RI+Gk(B0e^2osc<+{!k$%bMT-q
zVOnSy*O}Z@Es&BeQ|HQGe|>zSe{E!aydkoF299`D<l5C(l`x|wSYOZ(tk3QrZwS`K
zCj@J=)_Ln|%CpuU+230?qCB>)reAFBjawmcQ{MX8CSI*%ef*}YP8EYtFMZ?dr=FU(
z&TFbMF%2c_rZ(iG{@#B0Qx8P?J|`CU6vG#6Dc<m!h<~nVLliYuBqG-b*LqD^*T(u*
zHu-CtP)|oSdALGst&zglHIZd%O-hlC_^f0dDIQaQS!?6tBFH1U7CFgU@}{X;RP_K2
z(0Y?=Y`u!{gw9Ro?xBvnYlk*8G{nb7*2Pf^k+s$R<LfHRgY~ujf@{CHH8-_JBbxB(
zWiR=UWgEeXzEJ-}YJ8#oe~h6Jg+!2w`Fn8U^GDKBKaxhS(>$>a?xs9nL{}6q84iso
zH%J6Q!fl^G#D}r6<C}}UVQOW^L()T^7ws1th?O0=(M7S2-nYj#iK%Dg`)!ZM^D1M#
zI`V_XgL#%y5PRg3f+4YCQ)lK!PI@alCzsS9GVojZ(Uabi9Ff?Zf{}(nrtY2}Q~6})
zG{x?_q@V}A!uVntfA{T;#`4jS{s2-lIo5Mu*%m&GVKZr4_!6A-4ILB>N}{noABslD
zMYDQi*+Zmiq&zty>K%<L@;urs>8Im9t#U{&+yQwyrqnb_lNe-`qM#fwjnu+BT`q)T
zgHS4g_)OuQQBm<OP%25a9pRbX%KrweLsI0ThmR`CL!e~Ote-M%+AQIHZ0Hd?f&UrD
zzOO%Ep`G;yD=yr_`hx*__G6&dL_<w2HLU%W@svnVm4Q&9HM!^^Qu7ObsZs8uHPL+q
zx->#R!6Z_hiX>9)J%kW^QvV6QBZ!0Vs{kI)<!`3F>q1}L4*!?lpBH;|>|I&GTe5e>
zqq(udscrZzs{To|Bi1^#gXdFQ(A$>PKX~k2Ii-Dj2l<zM{Fr}_&g!<JydrD%Z?>FW
zb7$G0tTV1ze_LhN8RJgBddc}Ge=gQC-pgqTPOh00jDZnw@uz3a{Zz{jvvcN;`0Dpi
z)(^H<UGEh{%L1=&bZA+$tbcT9&uB2RS1~$Pes%92dHEOA^~t;NxNbuRjqFeVm?!rP
z#*|JNJSysSmz`}QI_M$T*=kfPkWGPV`ylHW6qKFK(Svx`da)i!W+u~}>^eBPWG|bD
zBd*`)yzAl2l5cVgNNk;?UKPF1dEI)y3JT}K;;oZ4^#)DdAgQvO-l+5BByb$sclAQ)
zecmhS$y_;)l!G1T)_Wx-#Iv!jUY+o6@=Ck&)$*^1CaIRBo_$D?UawmDdOAsXH+yA0
zS&ZW$M7AVOCb91T5|@!E8LNc1!7D9i@=qs;*x_%3*E>Ptmkn{U<QzDR#Ajrl5CXJY
zyfRrcuNxW?-{K7&$=Zs6S1!#0->sT&u%UtPR?T-jXnQv*C73`5-X_QQ=Q95mJuKmw
zKNfsGhLvjp!K!~V9S-0IZ;9{wKR(-=sz!rnUl&;Cn8nec`bCZaz1Lv`SXli^PI1|D
zLEe3TIcCS`tnMp%49J@E=~vH0{~!FwwyYx-3^=Dcn0`ZS#dtsG+~AbsUeC@sC#dZG
z*jG@T54Okug+0DJIy5I5^v;dOg1qB<^~le^aBiRc+9gFj`u9OMKc#2X3o1)x7w0`a
z1iQFB6`{I#HVSHW@uXhUd&i5Ft9F38XFA=--|eiA|3&xlIg-!x@xSWc+$O1}kN-_m
z*Gj7F<A2wA@-|z2{2#iHZw6WS>woEf&8c18um7d{HQx+W7e>F{q5Cx#)g=4%4&AR?
zNi_ZX-@0F4o+P5n{ag3zI}DNi`rn@F*BfP?GnX#}?LFOJe`#n){GRTw?}4`O{gqYj
zyhXJ7&APv0wp#XA%$8272BY3~laKT%d){_)pEupS0Qu7sFX1Y6F5g0MDgzfAcxuzl
zqvh!=f)iyNf7=z2fXTx_C6<dB6NvG|Tmm=o+}$OXYaJ)c#B&JT#B<UU^DRrIm>o{B
zKxQ+WAib<UsHg}Ws+)5KC%ZeB+XdpHr{zfv5O+Bzzid!L1ZrEVYnuqk8V<(*h2LU=
z^vDr1vW_4<l8wL<GYP_xyr^7chB2NnJyzvACq3WgNcsW}tN>j^_)i=VgCLv>=TbMy
z$hic6kf(D9!hF2MWEojUKu@z+y-GknFSRU%VyL>9Y3c%nm<6f~Ow4O?i&MhzRi=Tm
zQN>Ot499*B6fM*|!f<R3DC)wqtP86ag($v_tLWKQ^i)t~D9119fw=aOOAG^cl2x&4
z8H!4Ns)>aNH71&nZOdt6a>ekApreg#luK<mO1N!|CD*->(czE)igrbi9;s5wUX&iG
zQqD|I$%aoV1dxzPEm5uL2-(6p^NDdC4kTVg_#GVR`UGLdc2FL{0mgZRkK%xo1Yt%B
zk&uyf1ViNMsRWzl=^O$kL2CTUkiaiV$UI473SN{KBn)3=1SpTF*b@oEu@|IbXQjuQ
z8bJXPI;pjEJ5~NUCKg3Vwye&)i|6Hw+S1XvL3~0vRzLyiW{_ARVxSHH=mv?4y&yg~
zUYc9fV@i*iJ^wfZ?*P7`VO!={QIFrv=<)iDA|01o>UpKPSS41FwyHN6B!YNu;fIk!
zWQe>*R@yq<njXj#-8m<1rEa!E;qqgp^~p=$#r1l`aUt$wgjnD86T$+u)QtFR8h=B_
z|6SudG%lBOf}hK`$WN;TE_S_*ut<nIH9tR`+3A$$mU{q0iUvl+aQIlghHBQVyqDo8
zgyDfCve*&_@+0Cvp4U){1^g-ECECL}iur4eze@;Qii3FRVI4TVag(18Oc*~v<5e1`
z=Viv9sPX9<KV9QzYbZCH1s_)^GM|ezA6-)szh2{aY5X3Ie_P{RV!`WhIS2WFqVeBq
zoS!<3|A)r^t?^vcG5HG#5#L|q12sNI<Ks0hZx`CIyj^9f+clW=gF}d80nF`kK2;el
zZva}qd(&!AAQKFaylFrr4&+%d_;I~oETFt;fIlR?yAZ!5gfPF+_+K>s4~=JQ;qwW>
z-(TYcH9lJ7)f$(JzmXr;?2vz+j&IPoGyp?9m!C48Z>_vO*XR&mukl+n{#A`Xr12*-
z{zHwwtnpuH{0|y`TjQ)@<{u$M{_<v^v&x%+3N?La2<63r&JN(*jO0fJ<7Lf4XXW0F
zml>&p;gNR(wSAEH6UJraeeEU0=TQQ`w-6T+V$6{x0mN`2J3iW<@KJjF3%^3@&xDVG
zV<7Q_dfWHW)?|7lmg(^$(;GS@l5{{xM`lPWat5j8nmNdKGI8X~r%?_f7igRhq8wao
z3n7$vKO^iT#CDCpK?tSZyBdE_L#Ur6UmrrG8$<}cQ5t9aBhEg-_-Ta5_c~4I)FJV|
zYWN-@`1qYmm`8~C?ix>MIE)baPS!Zo{*tdw<MT9JL<qifbUd{B2q--6J^y8m$*~rd
z=7zB@LE|W+N~>}5eTGCQ;2EYHuZnmaJg4H~ye?#t0ndrFO_fVfpw9gNqx}f`GOf7V
zgQXBEFY}B09pbwIpLIh_qy?)SzVCwXW3qBACY&DY@Rg%szuF03t>$ARWcV98_~$G>
zb9xHmY&ovRlTY3QnJRT&@9=#Zd`D^?8?-ol-vQrGZ3cbr%KK?NCGPEn&y}~jR6V*~
z)=NOJ<v0nwn6kNH4G5^(WLOVA-gnjqsz?SlzguwFeD{LyD$vNsw>Jjzx$;(F0C-5o
zhJRdnxz2iHm_=f)ymw+i=CjWYuDshZ)^Z?mgDY<(1|lObM3SL1IcmUngPR#}SB`Dq
zd$1EeSB@(&@ba<Y23L-?=!}`ju^oIy4irHK%E7Xr8@4Kn5O41yzfEAU+e=MfOuX0x
zoq@|Y9|IT%GB>z<KS*Hn>Q4AJBcXkn?E};R@8-ur-)?{387RbR(3mCOZ)KpoZ{o1?
zI~oHHSkuA|Q0)9Z20o@|eifRVcmXoA^J@g386P#91X9Cp5iSLvxgX~G%+HnMTJXuY
zRK%ex%g~t|zsIZJa2;<0SB?@4rbZ4ku68CzFGOY{M>Y729K-a5nV&1iH1N^3gZ0PP
z90u~a_v5^wY7ZdEVEwpq+zvjbXMQ6!A9447+ylN$<aiQ%Mh-JhGe4HuzP~Sk?@WC?
z8@Te08kTyU%hHU@&$S<!20qd$2Odo_5O?iIW`J)3=;Y(GnSp$6epiBzbn@X5Ap>zY
zzt4cr$Xjgjx%u5{<;M?FhR*W)l9eBZU>V4_5S3^5qi>Q=w*$sA5H5A<`6)E!sEiH&
zT<GNYEcn=-C@<@Wf%)ZNSM+h!iB#C5z0Bxw6DLUaJ^Qm80wEB(>}B5HeN7Iaz05q^
zKC~nq-r2d_oC0#!^pzpJK)%YPNOAEgAXGl65SQOd2BW>q9Y6}$CS{1rZO05odzo(=
z1dzL~QxTF1+2Xkrg82S&t2sjoFrabRG$DW?C%>&t;I8XfM3fA)mq|@c^LqJWa45d7
z;5WAkw3n#~;l-jZgqMnj5Z+IA-&Fb@g5A^v+RJc;*n|Kb_T~^C6I7&_5Qw7$6)Glh
z7<<aWf9l}d9sG~LsZ5!Sw6u5G37mQdYSW4H-r!W;!-HcFgI#8%sa}^+OiR_FVH6|R
zlP0ZUxVUt&zDe*QvHa}D)cPr`HMP<Gv1b`QdCWnwXGu1&E~Az%qn5+VsD%n5U&uxF
z`?dshO3U)bd9}+HE`i))%F**?x4~d-UVBr^(mieNwNHukp3vzFIzK?8mSp!A%7Nj=
zF3T2cx13_Mu!wwtI0%+4sj5E^<}FEcmZbH{CcK$Mzvo51K=`B=d53Vb7b87o^ddbT
zX2lqpB5F&R7~hX_XXB?RkGWX3E%}?gu*J$Vz+H<KnMT>Az$E7E_9mEh<cVBrzRUBN
zw>OiQr}2rEeI3^e`vZ&YOK6&96Y?j=Cgcl_O~@;*O~}_>n~;#X$K`&oy*S!4Weg%8
z>LHeGe(?R0Xg^qlT>U@+Ue3L%YWsQD)-=;1WA)IT(aI)eT@e+n`Ya2M))dVX?<H18
zX}OSSFtqn7u9g(8_4n3o6ywU{)#A1$SRl}9qY^e2txb`&6PkjxD`24zA0J&Oq>Vs)
zZESr+S|DVt721kGtPR%3Eqe{I);CrP%C5k=eq>!t(#R7|6X-O!GcvDKsaeK&b^KTl
zwiw>p`?qFG>x!!%$iwca-c>XD4Q-m=Wa`4x_7bVo!x|=F87ZYVGB-7h5b@D(i^1g;
zA`YwRGqzN6)%9%!g0>i0r~!c*h@%EP)Ibb15Je5dbqz$;db*^++W2}^R*|d~Q+feQ
zjX=xc%9CjD)@A8hi0ax@waa{VmCDqDk6Q58-luEfQrHI-pdR{*#5FbX#OetmdrLyv
z#CQXbhBi%|XK(igiUI0;1oXL@BW2AIOz?&Jr|CurDffl?zXxLx#M8h2SLEp)%{4lF
zOlD%r=Rb|!EM>0oum9r`(jb}_E3YdmSczq$eso2*x`}hjp5tHl^UIz)_TTNjJ~n#8
zpFcnSLthFCM=z<&;$PLg%B*8|oc_zx$1BcQwD<C?&(_7-v+n%;fO9Ik=d?^J%+8q?
zy{PwJzK_EB(!(KU$f7yILtuIL>N&gXN2axcAT^LGD~*j9wUbsF{R*PpDxzh%xzR}A
z7xc}|&CSd0Q#th5<9bE2g2M7{-MV$})_c%U(m%bfs3@A(E9w=YvOFwGOb-4B-f$yT
z=6xFcQ%VD4z42d^*7@M@`o~IDYeBU$1?@KyLxyYxN+nmkRd^NMy1jtY*%Cdaqg{9d
zx|Nf15svJS3vW<q>4QjmGtu_*>x4JBwA&^SzNQFR{XMw67YWogsP&+Wg*T*IuT8+;
zk~AzD9a<(Y!}TKBt&@c}OyN?Uy<!q_9j<bvo-}*KB;-0=<vK$WCX=IYe_m#ZB9LRi
zAQG-2p}lIp@J6USs009E0SGFOpM#LoS}DAdrDaT!(~9M#BYTvqb1W+z*}IQAAA|G$
z37+r!>QYv;v$}M-e`$tBD$p@YH7BM;q#75~9{DUxOiz<lX!Sk#q<R#5avBDFy~qch
zC8tP5LjGd~i=LK1I%v+N1<UOKD5Cz&bPQSQi_2(~^1@<oq8dZCNTZYh3($LD4Ebr<
za~wfNerv!vl^>gO+lD`X@w%MSqvAnuU0!9@sIxF~VD#X~F?YKjIU>E=v+i3HJ1;qM
z1dF&ReSXlpZvpjMhrrnJH&}R;RdDDi=w8&l_pwvDVay0Vq{ocG7&8h!&oLtsEaC$7
z-fDq5jN{Bp;~_V0P;q4f_5VQ@m!CL#3-3H@++Yfh8|R0|jTLF*#>()xaiJPFI5DWk
zja905KCcMqzpGU5`~wNnJ_O^&MP)rV0axP$#*K^BI58ZBkmJTB3O|Op95+^bDqA@*
zAqS4tp33(Vl7}P5YEKOv-&7P_dbOv<ju%LgW5=aBpLZ1ngU6*hpCVLH&T`^?`^r(G
zjpqqDO5|X?ywn>wP|`biK4i%LjUKG-w9#XAx-ALEW3VFd`$YC)`6FqWcIq>HQGvA}
ztDC%D?9<WUJ!x9vM@wVnOHYcn7T=STHQpch{d|8w8LcpTCh`LsY-UM=O|RmKc;wg_
zJTDoVug|h`T4EgqdAG1oAN<4r4!<DUXLvM{+b5dUqfg*f4T*Y#<-`3*RFwX*JLEd)
zWZqUCR43(QF|}e+zdH!;4nNjiH3D!m6+7ykej@REoSP^7U4CI9ALt#7Z<UYuFZzWg
zByq(=Jn5gn`;wnq!f&%bgPbG3%)ER2KK*wB-MhzOf0;u4uvkumzTm7*Y%N$^ZEG<K
zry1B<^a=La+Je0dYr7}N!A+f)sp6_%B3MF9V83apNX`ploj1W*@^lWtuK4Q6$4G14
zHdnlmgvH0xaVi6+j{b=Qv{{7V{8pr5rD;GomgQs_koH7V7OeCJMTQh<jv;aGSrv+J
zelnbc-;Fq!31RpW%Rte^J3YO4ixJB-NIQ=(oOS^yI&DLG+5w22g#+uf2|j^C{puu5
z=}C?Nhe|S+U=35qU!7!8dJ=N@@(7uh$YuW#-5LmW%P1qi3FSCJYan2BI9RRWbj08;
z6YPplwuZ@)Pa4IjBy}c<)kgBbq+;ioSWt9W0{C|vsP6{C@a5Q)bnLwJ*mA@&N8V?X
zv(;Eqq&Z-cVH$pU1#2ZeTd)#iF2N$n$KOYBAm=8+aH%-|Mqb2DCv3u@esx)=r<b(>
z96HAn({tqPt4_NpJ?*Mg?CI&TSEgcTrN<%?<>ZmxT51%%oKVSgQK+@>#-X(k43ej_
z2u9#gzefY&J`*r`IH<&@5%4~FVh(|uc+Tz;*QKsJyR$3L-gV-Ln0ZTFet0lpM9c-o
zvv4{8_st}J1ev)+`FRc3Y4{W&zQ<l6L>G8f<8NsE4;tU0@&9U^Q^w@aCq(*Q8kcqk
zz(;EQC>_t$GvuG5alYIVpQ-VBjdN8D^J~?3yT&io_!S!GL!Iew)cBnmzgy#UE6Mmr
zH2wpPKcn$&8vnJ1oE9hlzcjp^auy147a^7d-9w1@3PK!0PMm)Q(9uvZDu$yo!w>rz
zVtClJlWWI;$Qy;o=Sc^YHwy46;uvs3Hwt*@Mgb4qDBz(R1w3@4fQN1r@X(C{9=cJ$
zLpKWexw^tS2!UUw@lR^}292-RxV%BA$S-T0>ls+F#z5p*jsIB3Q`5ot*ERf$hC4O9
zo%MqCfAU6Q)Jnfm)SK}}IiG}}s2kNSwNA>sK-<GS>Rxb>zPwRDBo0L0ptv?L0+crj
zP~O1q>Bb&^Vm=V$T|&frS^%g<C0?#^F1lyDxiPns9}CQ+fEYTBfE>kCORPc)3Yh*n
z4WcS9G%84{`6DEUMnEYOc%+Pw;ozH4$lB^9#0HiM`kmE;7@uTG0MYei7m{>S>wuDu
zyCLZ)spJQgbV$JG7Vj2LrKv?fLM-Ehc1fBZ4AHQX5JWyXXp%6M5X{px&POfrD+$53
zR>PZg{OuaQPvZ}0{5u+dk`U?HN|^r(I{ud$|DBG1TjSEi0@oRZdrAHYgh*ebaoSrE
zzlsoi9RCP6==i&I{8u$j#Q^y?YWznUr+R?-|BMjnU(+~EdC32FjSoT7%Bc`yG$B5I
zKCGcM$ryk_f6yiul_(I}NpcBm5ze^`m^2gK1=0_EZlFF9awbC&TG0qQp^g~@X!9Kn
zMJ5}N8>&FC`5M5tpp)w!>+n5}PvLHz@YQNQ6ibGe@Ia)Ai3#TP6cFs|4n-wI3=^O^
zuXp%Hf)A^8(?W~GR|mfP)40-??*A8jn>yih<$Vktk>j=-E&;(NKZ+Z9s>=j?4GvUo
zG8CY<<I-|i!^kQF#)34Hi+<o+0Xpj~M{?nN4$zhNM)2LG<89#H-=i_WeBWl!=dQf}
z0H2z*2{XI$zK7vG6M3g&3^($ks4{dW$2{=e7QUp!Tsi&?zAtpb=gP4GqbVOUZgAyz
z4g)&dq#NA()(0KX$iab{fpR>E1KqHdIKvU(t5c_;-%Y^m;#>^A)SA*1tIM~hF9ulC
zc~We$?b`W$r@wOiW3kB7&G@zXUP@$Ua`9jV?k^JZ(&)-EP~JCj*!g(_Vfv+_L%%zK
z+3kJ^_?VvgA!`|kyG#5>fe&MRT5wG+P6D5~A2^kP`TY!secdw=Y2?_Q$;EvbI5Uys
z$KW$^m~pi;IbH%^CUX1*d`6C8N(`C5D@TCBU4?koAG&}HysmpcJ_SCLk7kp=y&qo(
zAJa3xk(!aXdq2JlzD(qJ34BJ5Bdz=@(OB&E@;dm=)bTcO<(-7erJO9^?o2Mu0H2W~
zPiIJ+-vD+ym=8WvK5BCr$j5I7o9|pJKYSX<&{=*ft^DwaNb<S)U2WxuAv4M6mhW2d
z4MQyD#hbJYye>a3?ecvae5O4!o`G;F`0$?$*~l!K#8M|0I{6iV&(!k-&Bpv-aWQ^;
zA{CMr7o!u2N=a6~)nms>Z1m`{6O@I<o-HnJoGdStw79s6CGXmy<m~#^js?q<6^7bL
zU_SO}IGeklEN@(*Hy22f6o=kWz~)eUwlGC_g962q+`lEYABoI;?{+Aej~ke3ZSU+n
zU$-0rT3lQl!VAQwEu8IjEpRks9pdss)L^u@xEsiHLjeERlIP67r_@F+PtxL2(_m2U
z_^}PhIzvGESCi*VKTx{u*_foor58Pe2Iz+YgyYDnLR{pgghl!zrADG8NsCJt6^1(y
zqve|iXGcx?qm$>n{&=|s-sh6ExU|TyaT*D(v*PFDoS#i5zjJVYyM?#moS#!BeihE|
zv2d!OXyI<+KZElJEd290r~1jnGw(+%{9c@Y&%z(V`9=%>F3z8{aGpPH;m_fGvxUEi
z^DP$sE1dH)&s_fvoWE@0@8J9w7QO@L+bul6u*uItlb+W4%){XPV&Uha!TE*twuKJ`
z{#Og<m)buqoDMDDv+&8l<xnj%jEj!|=M=sQaWM<$aSNw0JIiF^7bnlz9<l`;JElUm
zxWK{#F-2Sx!n4HZL-^6+t`MFl9tz>P;>i%6FMbljKO}w?!b`*-LwK>+8Ny3Nevm3{
z06$Q@LU<1`EQEI#M~CooabgHRR?H6JeZ;~L-dl8p@V?@*5dLATyR^$wA#M%f3GqM(
zA0QqL;m3(*L--K!N(dh;-U{JE#lJ#$jfh3;>yH$2LQ9hZOdJde#UCNYhVV&ZQV6dU
zr-bmM#QYFmC0auGWU(rQj}zB~@Udb;2(K3Rh47g8RtP^=JY(T}yZN<)|I@(>tXB>4
z4{`8g9ek#PpX1=G9sF7c|AK=*;NY7ae5-?Rcks6ze5ZqVi>2-_<s0GPH4Z-8!J8fY
z5(odBgWm&u6R(4V7Hv-gKN;skH2y2#Z{Zv-Z!-Shz}u|&?s#S9aAo)_ftP|{@|zBP
zy_NoK;6p9`OMxE?{yCr>Jd3*KW!QX(JK!B`vpTs2751D`?@V%MDsJZ_$;rK$6d7ES
zoZJXXlE)hE<UUl2Y`Bv)agsdFa91Vwj8b&NjvcB7EgFTboYb|rg_XQ0_o`AS*gi^~
zB$J?=ih`1<6O=`r;Og=ux!cxgtmRe|lQZ|LQWTT(Xp{43lk;ekGk4ok%qHh#ZE;sF
z8I>&j7?blDlk*sp^B9x!7?blDlk*spbFyZ~B4@mW?siYG>f~JsZv)n{a9r}n?Dd{t
z<B~T|CPhZ!_vYQ~309rFzf8IpdxEtrtcJL%Im)DISLMx6@f6kCw+u;>JB=|Z>pxsz
z-kMZW-WGi!Bn5Nos=OOc($H0TlTt}j`QWN!)2=!;bk(sbZd?@&B6ZcVX;;N|XgZ#<
zjtyNk**z)ixU{Q|3te?w>Z;&QCe<HFRp?%rZ&KzlwaXSYu8>Z-t17WsTW551gU-m+
zol!?uLaa`>;kKYNvf9PXEy*|x1fAqjJyvi-7i>yHm%jC~ydeS#8p5kXs4SWt&obFK
z3S*-zg^fFxm-`Z=l|fORf=FW8<rUQ_gCsfyk+iXu6T_vIRJV+hh=QW_l;JN6s4Rlb
zL&l05Jz-Z-EbK1h##Qes3cKBCLnZY<OI?e_-&Guh*i}^ZE(;&N&i)uPj~QEa5RI8l
zwU1iZWzpPa(R_GWG+%<RU0<xkueWbDQ~&>1G;{OlmSy$r+#aoM6f8?Gz2osWqC0#J
z#7pP5Hzi4%CML(`&=8i~%<ttclV{81`EE2m^^JXyOrBHY^Iktg%ruLzw)IQ5d!7pk
zqMN+P353t6jrwBEKw?~06|^;<y{vIjLYX+n@<`k6d69qmL6DEVzw1w)H0#9rnX{)%
zIez9$%s?hdlj=^Gee&@$X4M~GS9eOCxFi)b{rDLtAdRA5oTAUHJ@feblWS)p$0;X@
zi&7CYCe5gwF-@#WQD)Z8IAQj57{XncqRl#f=B)Z@lWM2Wt~*{_APT;Ol8%KKg<CyQ
z^ba6K#T3yp$}V{dM%c4b+X$9C58N@zR%z0VvWu8=c`>UgX_ReeZ;Z0-OC*i5OWDJ)
zw6DFRP5jx5tPY|DrQEwuZr1lDuK=6%m8Lf5d&G;Z4~l!rMADf`$jbUlL4=0bGFHA^
zr5j@ZBZx>tY%$E=DiRx~w4P8@;jK<oc%LY%xb)JUwU;*RtewPTzDTs5km3Tz>KbrW
z?v@K2t5<_-!fv_1v3hlt_lYfg;G(e+j!&F8ad#zKU2(PM+g?#CcF*~Y=KSX#a?JMB
zmH$+c?RApl!<RmgnAmSiVq&i?8z*+(vU)(BxVl%-7XIeS-<bR@+`6+i2Td+_`_9@O
zukWn=Cyu}4_$!WgalHLH?||5T)d}7Moi6i$9_RfGSRjbMz59&^f>S!^QTo?^NS^M|
zu=+S((B$t^&0b+Im^yy)_aZj7_sSd}yVq4`=Uf!^VtLr9>yp^T)vt6LP&qGFTz&sh
z9~*U6)dSf%9kGt#i@5B>SBq`-?Qx&+9(FVtvIbsdC;c)yyS9@)F&I@44GN-pW!!`Z
zCebj9hGZT>@^Nr*?4+zx?UN-m6^$lvdL0&xD01?VpZ0;|jmaD2aj-Li8PINO%+#q{
zamuAa*~<87T<?A_N-iopcOnGBUsX_&k7WT_UKVzajYs0qcr2b3kH@p)Iq}@Aym&$K
z8HF^=x)O(v2kKZtqr3-{t!<TBlPO|)sR7mq$@G{9mrGw(QVEKXqn7K@_cf=?$t0Ho
zVYU;?5T$J}R^iBXTZ0I(-e54{1xoSCOyp9Fi&S|iWEJCAi~VZ(-aWeI-?g_b|8`vb
zP-*$k!pir5vFWFM%6q5oqUoQS*7WNRSks3-Up9R-@%<TO{U7M2wh2vboE&6lcQ(jA
zh|Lk@AUitBLAHJPqC=;t)dp|uqN%|{hI#2eTt-<uVpF4RRhnYUTbehx(_wb$@y9#E
zY|8;_Ygn!%+Zu+?{b_5#Z**Jx<?h<r`R)V#5Nm5!U|YS;hBe+e{egG5w6(b1)}Tao
zl$YK$-Yy#3HC|e4TjL$D=7!e|+1&7S-sk34=KGPIy1D&(x6SR?e}&&453%NUhuz$I
zrCuNp`R2x#I}_9kWT?5N>&m^m-R8zD_zHP<dULyXzndE~moJfcBb3bzFMs>o+`9RG
z^yYKa=gQ~b6tQagB%PK1Bt8GbGx#JuX2+<r)RVOBP<oP{6g(PkZoSO+O6*V{-MA3K
z1l8PVbeQ~J>16uId&0{b5_*<054N`_ylK;%hv^UYyS*`U+1?6udxNpaKDRdvZ?SLc
z_V&>3+S_J#css<}+biMrmi#_G<l9^N@D^%soy<FWzjWK18Q*@H-rlzFcY8~YZ^gR3
z;p26m+Z)EWte@!i_Iw8IjpLhA#~fnq?Qh}s_CGVebuulD9ffx>zU@eFZ}07QdrOXQ
zFv^k7(-I+mjxi6Tu>O_mKcbu)IL#B=dP1e>i|C5tCBrcoQYj|2i~!s2M8rtnkN@=?
zueuaIl!D;xH|bl^i)O{5)i35mbFy->b8>U?a|&~cqZbz68}qZOABmmc`>CA5U~u<d
z**W>qDAk0)N23?@{}Z%^jEiLtFV4=nP@cwlx-zx`RC#(nPlISIi}a4zO3>wL8&9)y
zmc*jNizb{LkLG%1H)ZEE$MXg>KLS|}4Q-1T+ys|QMct!8UNpM22wQs(23i)41|Kaf
zDwTghl&~Zk^z|pBuB&hl4(ZPou2eKZJ<!LZ$jJwKXwDJa+WUDGp=UXh^I3k2pGfdo
zPE(jTyvoC2F7~JQ^W-GVY!Gu6x3<F#*%$nx(muFA2S~Z}J}(uhjFOG`cE87fy>r%N
zY=e-WTy;6A^pekblS(gcD!oL$2EZ&+c9Syrabn^2#Yq#df%RU(!#jn*7mpYBb9@?n
zDIF=@tk?k(pgW#QKox2@kaCD6;3Lc}67{f<fxvzQ14ZB%<R+k8NI<~oa5(r^phlcU
zB4mHVd4zD5I*${wt&$Fq45#7@#U`+Of{Ldg5pmirMN*`2{1J##iBC&UoEO3NxV7DK
z3y&`RP~pVFH)o*Xbmn)aFe-Q7Ew*>*g@XP-?b2J6+@-f0%Y!FIuH3G-$SPK81{?V1
z!>}jb2On_hJNecYnZ117oqN&c!+ZIbruOnhNBkw~j}r>N(eM@xUnHEU>{0!rh4`b!
z-ysCPQ{!JG{E*uI&p$>v#b7$#7d8US4WWZR1ehGl(k4^L6~o~lo3iCI!!;YS35Exs
zt|`YAMg~Mm833gWfFT(^?8pE-B*Sr9hMJ6INYje5jIw-_GLQj0QU)ZDX&}R|C{tXB
z-)bmj0R9qj)F+2!f3gsN()ha?N3W6b@;*$_GE7a$a3uL~;7aa&NLRN?HvIU<XCMT4
zq!1{i5n?;j=I9Nd0i_UtFOv=-enB`5rb`<CtHx=r#&{{j30jB~I}?Im9ihgQuE#^3
zsz9|F2mu}`1PU1v0>sx?I6x@`U`U9Q93g;*g!qUSVtPhGq-%$gLY$l~#4twcAPWs1
zlus7c2=Qy;c+31h4W$skUm=c~ewA>B5VAW1|C`1+>zTY0r)VKCuzp3S8%2l%ql$Yc
zI?*|hPnPJkbSXwKQU}8$r9de|QWR+^0HqXwAt~w{DS(Hh!19}WaUCCzo(!bu<V%)?
zlqJIZQ#o@YLBCC=-3#zYDNxFg6eU^;Kq&=aND4gFLiYlANQ${yiqkWaqLc3<mRXkQ
zjC3i|?ge<H6ey*ULiXJ<ta3s=KA@BW@CD)%b@w<EW{Mhrn-Dms{u$550P%7SM`*h2
z^B>jH%}Yr)oau20F%Fy$0VW?H;g?~u$U=TBT`<&QG8i5y7z!Q;d>llAZ~9))ry$5F
ziUheO!HBG2Xe<(pjz<uJWBuR@ejd*@`Gt}tuQ<pp0$!MnpU3@tNzBgy@`RsD1ZVvM
zyz-c8lht&V^7-M{3vmU?!{@Dx2b8a}$7(u=l8zrqpQPz#hy|4N<25};^8-pcMl+c|
zM3ngeN;(DzNjF^!P}0#YCEYYuKuJd<mUMIb0VN&HLef!tGJilxN6quyoVU3<Al`1I
zAMsrDmVU&03fNcz_7b9ou(xvll-oz`o1NQNh{dFX`5eOj%2z~gLiwM`tx(ROatFZb
zm+=E(?MpZaR=$LT)q6_r5cNKjJ5;?3<f3<SPBa&7iBG@W5o*}V9f|i7;zvM7Nq8ha
zP6#o&Ehaolh-HM8&><0432`3bXsm@G93upsL*<Tzi&4UH*q#~CU!bg>eF(9Ec)O5R
z&VHk^ZuXZdt7iXvWzFoLt*n^+7G=HcpR1kc%~#gSezTBP%6^-&PWBfmt7LzPvPSmL
zQ&z}6D(?keZyCBFVXLw>_8XLyvEQVui~Z%ws@Pwstcm@PD=T8ZLs<{|7b&Y@{{m$#
z?5{xOq7V8PV=yAT5U<aKmtc4xT!nb)l!|+S`|L8i2}r<B$A8&;B7|tsQNkS6qB!bg
z5l0I}lw5+6O^6l<7P+p5U&m}_V3i#{pAan!No2EQi=_K{G-m1gqnHpa3|YwLh}UoF
z!5)oQhy=Vr5msog6$4aD<}SQwywdk3vX<*$(0JvCB(j#qhG@L<qYPQg-EP^^`GJDQ
zE7!>+2+_ijwcKqRS;I?&_N0#%hQ=#Z<Y>Hd9Ss^Ue1B;#QD|Xkyz-kFjTd7ef5HKc
zuhZaxD(hIsl8^TCZeTsid!i#A2Tu_yooO31jdjTSvh({1ZpeChlQfeCtQY$-A4kO>
zWhc~pl-uUJ2{%H@uHy|rrwj3I1m9(Lfi>f?4&M|EMPKfOuU7NLbh<y`#?mXh39>x`
zIR%GZzW+in6GvWij=?;{=c7T4Cxa8vxkG#t!H15U7F>D12EIGfxY9R~uR{am!_^Jw
zq@nB1MFTy?WdgnihwNiI?t1X?zO!m%p8{lGyak8NcPIGPf<`{sHv!4#$~y)fA`^M<
z1>apr?*{k&o}9=`-nxp+<oyizjJ#-KGIS=#t>DW<j<Nxn$?*vI_*8O(d*2=%n3)_q
zz-Q!;V-_;*OpcsEnaQyle3{&jK^VaJS>^^;jw8{@GiiU#;4^Z_F?APm(1TGX_v6pt
z%S4Xr@z#)u92<sZCdbR*Gjib8$k5sScmsTy$Z^*2%;fO#4C2R`8{GSmhqs_i?#GGX
zGjgD)GIS=#>EO#mj_1Lb$^BT4XJ;mItisz{CUQIiJ|hQCcPYoyh|ENe593*$i5$NH
zUnX+=0q+Ev$T6%kB?n#?b}7dM@cl~1+rWL!^Z?;|HiJHQ$K9WTkDp?0aNAWJ?=B~}
zOu*ge%qieA_rp9l*{&YM5m+7x>%n(wC;4px%`VQ@z(?8K;PP$HkgpgoPMPF4IYYj-
z4EgTLkZ)Utd@;N`W+KOU@LlIt9`MaL?0S9%e7$XgPV+NB`~BdxYV{t;_k(=R!~6Rt
z4m<f&+<Y|Ew6FsdJHK}DF+KA;UUL)Y1dyHID)9Bu@iuThFs=iiX@91@GCx<2d%)KK
zI<H%bgP}7y;uA8HV*>b$94D#lB<{*l1HMe;m<K*1$8;+{SB@p%Yd}2ZD7X0B`>`2(
zowXPDe*6b~Mh?C+GZ1&>h)&E*jtcM@IZl(gsr+0yuz`0{4!rux(AoXC7JQk=@i_R5
z9J8$aTseLOzD(}N@4#o|m}BMV%JFybH6Wh%V}Qly-Vbimkck|h1fP-P3@blZj?aQG
z6FI&NJ|o9Rt^9t5bGu)D7kmw%Q4YL9$<W#T==~x2d8;{6U<Xd^{7wd+k>f1QM%<NS
zHuy4;<6Q6=IU20|TsbZUALA(pUOi;!OpafJ&pdZEn*^>LrN^Y?Sg090lcP8IGLd6E
z_>3HlR(`G=CxEX3@sz`~o6h988+@6_@e26<AA4T{SVeLFzx(#RmzS5k+#!K*gb)xA
zFo6)jDkcOeQO<C9Q4<Kk#D*l0fFL5#Dr&tz&~ge@wB7}eR_h5`tMvk}T6<Az)vB#m
ztJd0I|DVt7?0d8G9`HD#w*O4B``zz%zB4;ByED6QKJ)!9(=)$%Yz(pL@ki)&x1(Kq
zecb&w^qhK}Ej5{+UXKu7K$bwx^Wsq=0`>I%aWV9q_c^I1h<-iph91*1zxh%zRy}?O
zy?E;JD)gLs@Ha05^W%)7`aF6Idd__;l;lpY@7U3i`RfF!!~ArQth1o!)FWBZ(>=1z
zg`QKsBt=ipuT9A>L($XoJ5R|kUD4C?yF$q?N72*sTdU;PMbXpq+ot5_To=|~&+iT;
zzr6kA_mGlbZ$(ef?+GQpd__+$-^)sV_^ByEtn&R<$xqDrK{M9%eP78BKb7{G-`|z|
z1}b`b`Mf7Y?w2A(Pp@w>^ql(zKSe}{Rle>@e$KRHtojy0kM9}mZ+KM|fqJ#*9O`&~
z9Q5eRl6s71Ak{qr4=Rtfq{T3FkH9mbS0?jYDRQ&(JEmk<(XjkTIFLu+($W&?K={BO
zfxn$CP89YC+>;|fr$^wg&LgnA&Jlw44+pRD(SK%vi^x9u&%$sle{BYgr7k{2_$rTx
z0><TF8pDEsu{wOr^ohm|3eWrdCWW`~yWu_;pJ42A@fpSoE<RcF_?slYrs$|x_&xP+
zhXJ*K#;G$5^f0XcLgT1Te9H+Oy+>>Oc<>apVe1f&iHe1Gbv0J;Rkto}ZL6E#T39&0
zdG4adI@>QFe5=`>)`Y{s;u52<&2crzG>hleRoB<eo?EwY6vU41>^XB5)-A^G0>ukk
z*d<$Ib8T@rS2|&%w?enqIJh%ZQqqZG#M_(hgbi*7i9-vI6ANe0ZCFwgwum<t*3E9D
zi?j0Z(U=Hm?bP2mXn!Sx=jBhYo8L0)#8ZY3t2nV^d|o-F>vVTjJFC;()qj_}D>|F@
z7;V^_hvxsH)7=$^w0*g|iVO{gCA?!@ZjPPMFsHhrxoKX*S=E!87tWvE2tQfg`@gvQ
zZC^;ljjfwEdr@N>J!;wFUwMUm%0i6wwQXVXLRAXiKMNb0&I(6XiAdq`r@FPSZBa`&
z=3P@r!~D{Q+FDj&&Z36KwuYv#`~^!^$}YspP;1*<I1~!Uziw)$eBNAITVGfE-LS^d
zOIsVxt&60{Te^65W29P7SjGm+frO8|rz@rD56P<uANY!sD^%U^CRmG_r1Pq<)2pz=
zc4rl^MDrS0%t1%zzTcT%Iz;#V+4P?d>R*AK<^U_W9WM``Ne5U-VQ*Jq2Uro2?f@$i
z<92`*k!udHA`y-QtcWDy04pNX9AG7%j)5X8#0n`suR>kPhd*NN>Ep2_wuh^_g{^ht
z8fTwnc=}i=Z<sFcSSjy<*Surdxzh<LUk4^O&uy63P`41NlkFHg*KxCJ+nOm&39*^Y
z=BBziOQp?*r%#%Z?1wZrG%`}sD!gDo-%v|GX6aCfyzUBALFA8B14bm+Svtk5Qpy)l
zYgaB$m#hlMNMTyaUs3N06c;&W8L8}k(s$QNkC(o?Qt7*EWObYIxS5jGXMkXZE3X~G
zm6zbL6uiy&p_$UN&%o4(Yp<7W*Ipt|_lp+J&{SJTpWASW@BLA_FJCAL4__|-U$1+;
zKg#fRHHzS%%4c}j8HLx}J+P)Ka9ewqliscAa?-%rw=Z~SLI3*p{;6<Ub&auVOyX|t
zy<#8OW9EDJdh<Pd)AEhIW%;+%7<=EWXqbKLrS%QBEj0#ub{l=n0%Nby=RcqQ-+%HA
zb9>Rl#-r?QPQZc;6N^iJ4Bmdx#!Y8<?hLayIDknQKB;gld?#&eFvn!TBFu07;4icY
z^TEz5qbkj}ykLFtcZ$v|N*p}9UuMt~w1VEC-+x}-Q;9+EFZLt`t)j%lpoa=L_OBRF
z3-hit+IHpU20aB`5a;hweU)V%|D%wnAS;ku<cF1)|Ll|kmeC`ev193+FNkL<o~j5H
z$IhD3ijFX=t-g6a96>eD!eD-OU2R+Itcr=#DyLNsx9O~Sy-6v9o9#&Ia-2sxk}|C)
z;Nv8vx6jJRLCDDP`6h#AXTa7gCEe%iXPG@{+7&?YPD3&;ONcdUN2ZXocr(j;D(vC?
zkOpA>nsNf?;H-pMC~Z{shFOu^-DG!n0u$1nYiwTL$2bJk0=Bwh+_>q6d1Ap)e+6Gd
znLS*HK533i&gNLLoN{L*t1`@QCudQ-fnseqGsh=)W!z5@mneI$IUyyJC3zXLgEIkh
zCf%5h<uA`%evx&thh|{sEzDfbxu<=)u*#C_|M1haoRvMo=3%1uxy_Q2dC%0dOvdsw
zQWhD<&Xg)RG#ECRC6Sye4rh>1(;X&(HI1nx(UB=4vWg@+k~5m7F^$9>$#eD;kyA+A
zkwGc(8q@J{Z6^fdG<OQAc1|fr&dw>>v2#j|!<Y$+a}VB_DPp>W8N@xPH<wbsBI!Cw
zpC&~MvBPm?+H>T=>?H;NrsV%F`OhVvjIPP}G*amIk^E7T=fo=GD<nTn@~23CEAzqa
z!$l$dp7t%I&@Uv#W*FarCdb$40f4c7Y_!?PC8a<PYwD$Uba<Dt?q9(ocC@r;*;M)E
zV9XJ>%d?BppcIG_CC?&77p?&ff^x!)AE<62b+B_BJE6om&?uS-HH!r5HBqPqUSYeX
z?1&qnGX)#d;`AbLN}H!v^ZOWy&WMp8M=(`9(Tgc(HKEASzM`t$IlycB$vBl1Yx!-4
z-uY^Qr7{pA*Lm}B*QlQWa`LQ{dTe)w2XL3EcL$0q!es2#@(spa<-}3JIj+|9ilK)h
zMulcgZzS~YiPEy+M)kb!L2pM4J-xo0a09V#=wSr}s`#I{m?!H>;IF`j+cX@;;^OnV
zv#C)85jae4#-{2`hn~~h(BvXek7dSX=WQ!OBlM;?j6!$fSS{Z}(0f;jcMhM`^lnC<
zc-x6os16BUi5qu2;#m(|Y7tmIo<lwF@#uK{?P%9thd}F~$Mnq4Ml5Vzht}sq&w<+1
z40R~?GUz$&tU`T7D4bfp_0T(0%}5^W_5BQb&h>EaLzY*Ev{F%cryd*$8OZC9Ru1%>
z{5V!HP)~=Tj#2a&&p;XkW;E3PKBSEs9S}1bHEN`-d0@=wW*hYE#Ek4OMn*mn`Bi;I
zQe0+rr{1zh3NzXiKEZz%W`vQ<7^XA``I9uhM&p-g{M8zNlg2-+@w8!b0?+rZ#?xE5
z6BtjMB#NHG)^V8Cg5u!^|A8<0d8}_9X4P6%jS5va)-{Q5;P6dUOtC0(`@2C=V(}p$
zT`Ing6C)G(-5^~Z^ENS*#W!+d$oZ9=7-D=UXQ6|%O)VZCX2y`Ae&nY+s(M&>TS-Yp
z2jXogT_@hwiMQ1@{&(SR*J9Z97*})fJ+v9ZPP|QwYRye>rw;%MfLP?yGh-OFUnowD
z8WM`Tz7vXb5Jo_8!||KV{%PAmP@LWLhcpw+_m=%YaSre%AvvG-d2}z|GiEec=lv~X
z{%m@`B>k)D=eLV>H0~a}7JXrwK7NiSf`ok&(Kx=trG;201&vGD9S6oH(%2K)@N#xm
z8$RCDC)r5ejI44)??*C}fRz#2PFZAPoS>NyxhKVmkooNNu@N$*Y!QS^5k?TQkN1U;
zUFPw*5V9R+DiJd0TQ|GR)ZD^>skqyKjy>x0ec#H=iNI$snW^{^jtZZp5<UyRD1~t_
zq&M!de2?HeI5AK%#$M$0{T;DJ+P&yD`Ip_@yQZ-6kJx(8E?7{zpm%-#sNwju%Q3sl
zMh)2AKB|xWyi1<=q)V3Ahs56g$V=ZnX73-?WLNgu>jBNG%-ib)&8*DX8vxCy%-ov>
znqHZ@Hy<>uGHGuaXliA`-geNGN(;2o_+d?`a`tRv?_(8d58<;rE>w-3=s<zUo7a39
zYWA-M?gjA1ga^Rfw!#hLT!3!BX)sUC0_f(mekDLR3vL**N?(<rTjJoK0CKb3P8ow)
z1m6-aYD)~J4?E2=2i>0-Omz-I&Oy>JuVoINlNd}K`eXYb!8z~^J>4>gBm=D*>f^x)
zHxRg6B7nPe+bQFmE<byWwfV}>IeWab(Yfo<kYRLgC(t>#U-S{312~s>dA4Qd?r-as
zotftIrFgpHo#8~}B!}sa0qpEzAJQ<*pOQ}CjFFYVg^|%eD$H^Kb{uM)z=Q<s#`Ng%
z4;&66tAcYCDLEXIrc)jngUqohT_|2av3nc>&X<zMxT_Es2It17W%I1JLw0cBoU_87
z=~!0yXS~StoSbPqQ3P(ExEy8y%SS??1M#?ZJU`q4lCoqt#y%2ws{n%|xkemLCs8jH
zSOiYs0)r!oj>N<wBCANEBiS~<;7Ht&oM)%RYfR~c*<L|I5ONaN3-oF7Xl*gE3i=#*
zFngu^P04>Q`7b4(iVnqenWWG^TJpz8UWeJXG96}lw~=BN{1#HAFC@i=ANWXlCunpx
zWvl?HfCA*=*w*K*<i6C74kwdsSj}%?fr0Q11;<b6@C}t|4GdUECBQcnTtC6flkg1{
z;?Yh|novp3u#(cjr_vqNE)RT4Azdg5%;TP9GB|>7D61C^>{0=X5UmOLgY$$Q%%!)>
z5{MF^l@TSNH4)zp{)ET_rxLA!Id{<-xUKJ?9Ft-KE<jc9C68(C`$+*eJVe^nFdiet
zo&E&rR|LuJ#`Qr}_6x}^ghGyed7v2yIwW_QFFr`_o<Mw%+^?axKE`=<h-xA3)KRR2
z7AnD`dg6LA>UP{|Pw_wo`(BIoD$|M!>%>vjIo2V$bD+n2K@ZIk@Vrh~4!zeLMxn(x
zR`q7!9^<vwgI?dRxR=<k^q@m>b8v5s)0Mzqfep8JINSm~oLcn2{Xuf~D|+bUBH$85
zL2^$)Z;Fgp$xbk8v2$^cQ>KS!AyD;x4ZV0EIeH=5inP3C_6Nz;pzrmEjvjPK?o#Nn
ze#{StB9PZ1xmAelF5^|ALvnXO&uQoVL2?g4Z;qOgJk}w(o){}IoQU%650Wc|o>LEw
zq73A9NNzOrobrh$ht$&{xk=DF6>)4A=EFb=M6P7G4Y7%R9Ee<LyolU3oD-oFk?Ta{
z#EtOHvf{#k+=<AEMWYLb75|SRa>I&aBXUx%BXUx#A#%1f8j+Lo;W5>9M9x-@M&xXH
z6e4GfU5MPUVg-={qrH_wayS-nB^BiziOBKJ${##7KWxE(uWnaWo?2Zo{=|xtT@h82
zXG|K4?`^w;6DCidGGkKJ<Ovh<2RG**)N17LYHG||%&Mwutef3hH?e5KiL)lpIXi#w
zU}2F6TGuqUVRqB;jSX#WjdkE_TNWJ;Jf*E}$>51a`GYB%2hk)L6EIaH40URSp-z6m
z*kfnSZfR+qb>jRvb#v$9<K?F`FZ}MDx~AIt{E<USiiQ+(-Se!5rcOkz6OoI1rGI6U
zXsjb;9&ix%D3)=}Z*6GB?LEJxp|NfuY_`ny8+N_p+vu?)Y@@KS_=yCLM9`k!+*I8*
zdro6r1a<quW5*pLA}5|lwsG9nPDD;Y<c8rFv;E7qqYydK^oKOn%U8TO5IJEq=d)3_
zr(@x95923_?@y-p3)1&Ye=h2*<8eFiQ}grx3Oo+z2k<!7NyX!y*YLP^z>jHYtEyW(
zogE2~S-?&cjmK?7R=J^fBN>MAxVtEe%!Lz=6C(FKxQ)k&^s(_crEC#AP7y}%xDQe4
zm=<f7#Kz-jz$Pr#_SldcSYfaRe69!aIlTO|8PEBAS3CHeG-ulv9*0+-9hUEfec*A3
zz0m8sl2&V-c$_dhd&R-yeiz2$e*OP99w$aS8;{$HAtj8*J^szc;|_h0eoFihw|AT_
ziiyXe=LiEj4mD0-LSaDHqsJ#W97I;d<4#P;;g~X=^2iuuj!Wr6@dAq7;}8t#Qt}w*
z!sAX#%jQ{chkhp>CmJEV<LqrG9tR`0q}0*4b-n!z@#U|t-R$jiTo>YJUy`C=Ul|_9
zU;YRJ+3LjO*!rD#obXWT!eKDUA1@v^A`U$6);RIF1##kWi{ixNmc@z3O#>Jb4<46;
z>EC$pxSBZeIGUh2IL!X=xSuF``@`d&j1!OR5+@$_t2ptvN8-fe&II1oUyMKQosP$?
zgdT3e1LAR4K`$OW?l$N-?Yuuc?q|@O<1U)ubUdy*FsgX)xDx0&_1GUCcO3Mb^6>?W
zf$4NSZUXdT;c?;FT`sz6J|_P_cwF(&qEWU*-GMFShV&D~3FC3c60z;{s`%A;RTO^m
z;EC_7hNgMV#t@q5(Q{r{A})`*Q%7=I(4B(Fi0q^P%vY4@b+OIGrx@Q;c;1IA!LJR=
z0^;4<VJ#y|81&v1K0!e9y4Y2$f{ExS8b5a!K@(joH7tC&=`|(ZLjV4=i%&2<cJb&}
z;d66^OOlb{;zLHhi|=6!cJUd;w_JR>G10|mx{TB<xPz#7#pj5xk~u}P@KLNwUGcfb
zbuQj--00$uG454(4B*C2@D#DlX;Jq)m}_y|4V3&JL4S;mtBE?q;?7>Wd5{hwhXDO(
z!)GE?*O5buY=@H7C2sL>;rwyGjwJD(>NtRGt_Ad__=b#ll{`2{lE^3Qol^LqM6Q|-
z%5c`~YY|_Ta9=qLRf#yH9Ey6nlMaPLOFN!PhlVT66Y1_NOGXGhPMG|mts~%^!?d;l
zTCy$ZG!cI#({}K%;Je`^BRdAZL%}+cyH4cpzYV!N4U<P6V;c5mr!C$7k-L2v#fhFT
z?cu)k2%nLit|{O4!5(fEZmW($-|SZJNZ>7O3YUy(_@0afy>(;EUekLD={u%(5$T7f
zpD8RGxJ#OW*OjznYAS$M=ovSl75Z~Dpk=3t0<@C;h75C)za7cY0ko1C;|8>Bk$WOp
z09tnXn1GgAwlJWj3d4X_$mN1D#qqazhZ%x3S&9Q*J#2<xO_qWS2DIwmmPKnap(~)R
z=gknT$*3&AtACpzKwBv`v~`=;BD5uxMeHUs1XHsVftB-Zz-4N7k;kH`nTT~eWW=eB
zS3H(5HT&?s?``+ODNnXh)8JW^U;phu!BTVJkUd-L%~i&=eHz}VABC?$(XC?b(t@P}
z49_~@VzJ)nKVbI-374h%cMrU@${5&Q+4Iis#(>ZFv<G_Z9&l-;F`&Hx`-b*gvA?zb
zFWCR3y{u<oxY7TEJ;{4(m)iM6pT*k#;lm%^d%<?|-pjXVtZO$stI~2k8@A*oZOG_x
zx#3-tw9&h%N7uo<JOfU9DShL!M$fLLz4CfY=sC(TuQjf-)_Mw)tAlIJO`g7Us}t9b
ztq!c6UY)SkfYcAE(f6!sqtILJgCwikx4Ew3j&TXs2R1iV)Q!6{&wu^-6?b;MV_f3(
zL0i&wa8~g8b1EK!#J}bIinGQ&l6UX8ge^YE=8gNbYhcTH6(wCWdYIRj_A;;Q(O#G}
ztKGPMczfL#V^dwbXH#NVqibFdV^d)-W39DmZcl6NkM|_4GkTYunY7+haM_t<-OAF^
z*Lydh0rS&0T+`jVad%bHdIK>@8$5kpJoB>L%Cz(i>Fw$3$G3;Je+cut5AXf{_LMDM
z@Jq-85BNXNH3m%Cow_c`Xg30@%pVjPz47zFv&Pfs@iP;!f9Xs=_RpN@TVrhW6y{ZX
z*BFRl&5gbjtF3GCbFJT<)z<Y*759$wI<?9>%BZgRwCla&{96)aJxjCvTdFG(HqNT}
zR-SKDUBwxB-c8o##)`bW3|TvKQ@{4SEOS$BySXv1hq)%O@#);hay=W*=;>MW(>*~^
zcKk%)cTuf;k757QGH|TP{YaCT5PB;D2T0E?&Q8b#%eVuW3vP$G;7I_?e>Bf5Fkvp}
zwQhWiJ~~Zbj=y{LoxXDiUlGjlEgg8gf5h0+LY~%LbhGJiOF24Zo%9}$;j^=ge|E}1
zpVjzL=9j_qgPGR(zRa?ozD09y&HU0i&iL29j}wE7f(f>w<@cTK4^)3A;5}xCI8i9C
zHRQEVni#D1-?Jhm<7L*<XyX3RUN_=(?rA?BY@|{cDr30h<*=RtQkh@q%gFXwxjujQ
zV+Z=u`}-1;eTCNfU0sL4h&1M*-|`>T+h@{8s%g@ONIvO~xJlt*Jn14+7q*#{l`sSa
zRj14hv(le#--u`*>Jzj)sdw*x;BX|_mT3!X4fEvmtk1zM5|Xj4ZH76)mfQ_VqT?BK
zQhwjRg8zWB2}2EYaz-YfQ+;rPV1r>!$;cpka6n}~6Ue~wm1i!y$ak@KrFDt$?777A
z?aXCGknhuku!l5Yffq|*5YkJ2x*M~n!hiyJkeGl*Jm!2k>w}3M1n3b~wHt@~c)R5i
zk8vfwN^bsco_VFoewkqXTJ+11KU977@!O6L4Zj0DZM1(`^_y0L-+bgvznQlnZBO0;
z%jaM2$@$0noL^==m-U=~=|9#LoIU2#K97|Ac$n9}VuYtC!M`}~7r|z0<~cL00r04s
zzU`VbF7YqF?&QQ^?Z7YYXCc4V-gSYQ;<L~(x^>C+`K-}{e2G@VNl8gbmhV;U=cIK{
z%gOGZ4F|f`%)!=x%rSkB_nA2`cr(pCXyI>Q58}j=6F5C>CD2I}dyqC!VXpA!gmsxp
zcAR$8?kC?tVz~goFfTAOa@Z3%y%=aIx7RS47n<og&p>jckdBek?@8%nLMpo6MKaId
zQG~CT*xtR(i_MI#%=KRov%6hl+WjrDc~Kku@Lp=BW{g5~E(%9cB}Lh}6!EjFi7oc0
zL(I#}v}_imDl8mhK-je>g>^!RApuJszHg?9LE(Fj3_bq)W^Q*56!yele;oY>!7@DO
zrDTNQ+cCjR@FZ9PZ@?Gu2ND8-Kw=;mNJ>Z!q#O-hC$RnCwD%(K#nwvCCGg+7tUUAF
z^2}z>C7I`y!({m9PyRx5c^CwhAdLrIcs(dm$$h+Cb)LsK)8p~{>nyX{?x>%=%?D@z
z_V!6*TYbyYZ!I{xcTV54g6Vi>4%$B6>8R+Yx&Qb9yJ_}0{&RL*QgC+p4K$>m_Y%73
zIq0GbtOr({aAjh!-g?sLQGXAL_4RhlEgl%m3#Zk|Y3Z<>Pp}4^h#vWCY?W!<VL3kt
zz0yLVyW$!7q>(B5<lAV_Z(yI~<gXKwa9}0SQJc~y!!w1jkoWU;w*%A3UU|L8?v-OH
zvX|u;<`$3LD`yKmr&n(E*uC<6A$5A?52bXYkcwV;gUpkou+l4U^w_=fmk_g8-sExh
z%9}lQuY3p5vRB^hv3n)n6eGRzM;^OZ7KDZ9l|S;>y|PRQ?Ou6{$L^J9Ix_UiTRe8J
zTp(m9Eqd>*Qg0Px2lqto%LFp8O<g^8q33jWAH_3Q^ie!k%SS@{P%QbePQk#Ovta^+
zHas4$8Sn%>DQ1=^I>s+_uI1R|%e1jPi+AlcwmhGdFAmTV&vhJ%V6P9FLNW%MX-p?s
zEaJGo!WNP+xjWd2g|UA>#F)lR5<T(E{Uxr7oOwp9GtY=l%=eU`*gVGSdeX@G&XrP9
zcWE;qv5R<0tRkKgeHJ7Tjj1(i8XMIw;+AKT;)=3Sb4k14Qdq|FC&U4}93s+4Ig~Ra
zH7G5gCZbo@ld8{JTm3i?Ea4)FjwEUfmkK1&k-XAysX*e6<hgm@pa}(yj<xfh5}hww
z>M?AlF@waN@-9f&8E_ksxFems%!tV_OJ-N^6sLNqDTE^AV$Up4KPeIJ2J8egoCK&t
znG;RQ9uVuIaYTZAB<auW<22HT>|^XBL8(2X-GMg{N=XtO$=d+sC5eu-FZnbQcO-A5
zXbI1N+F{L_9=imRP1w-mNZd(RL2`?ToJQh~WWku9?5m7at_MqI$4+-ns$7p`#M%kM
z*MkjZCz#<RK#9jgDuN$-J6d!*CPwrGI}&}zhlP2^rhY4RRO-8vQY+KwSUy>Gi%%c<
z*+Y}8z)0K+{#3Dc&j*r?Qm30%pl={EDJ`cWXIj_4PQpXb<H*v@41ZeATa$9$o|Goz
zk{q}ADRH>P$1g-PQz_aB$z?gn6Zc}U#9d@OoHR+qJ3iX$an=|Mq<$gk8c81|#SgC+
zNim?kD)~1h|BmE8mHZcy=LZI<pF)cC>>lKMN`8Rk`9$_$@zWMkTqM3tQx8Aqa0M9X
z=!3V1>vu3Cc+Kd;0xd38IpnzqR7Zz*1gj@_Fi(>Q^PHrjy5NcU)BnY9Nl}cwlK)8Z
z{GHAC1X=tfQt-5^r+#nA7fHTE^52&H$&wcz0f7EIDL-4vmr8!Q<gb$aHIgSH&-469
z@;{aQgOYzn@-IkUG;gMCUJPPR^YW#@Zr)d*=`^qQBMCZogW)dL8(AGOMWaGTG%^^$
zgW)d_d~-#7tddkTGN`!6x){dq8IQ`mK??p8$$uvKL|K^-DdKxco)Z-0hf2Ow@?7x7
z{J1QF@%+>ac`kz>ZItq5l3yWtzEd%Nt>kZ#{H>CIK=O1z%zU4dJbwg}=Q0PT|Fh&p
zqho{+_cR*LY4m=q7dFFq51Lw|hu?x3FIo_<QF^O$Tylb=BU&A;Y8hUuhh;mV30c8Z
zIH5_m2Kud|d~iaO04Fli2@O2V&<PFv%|InN%}PoIpBlh!7yZsa7=p_hIH7^hGDJDf
zXK)&E{kj>(4^RX;m03pWbShAEW6>e`u;gM@z6W}`+utRja~YwJVvCYvC-faTY9QpG
zLXO1!kUofkU??f_IaksvNHPCoVA_TTNUS^mMGj&NKqh)9(FKynm9W!Fo_g$cdf-nN
z`{LO#yQl*J&x^8&z=sSvn=8LvQ1~=PerP{D&?4b}pJDVBm59iARESO0`yJ}WhS5VY
z1gf5eH~H_V1(pep*Ys*ov9&SuDy1GT3d7$qh@Y+KIfs)Gr=IsrG=e=2i)7*BYE5qr
z^mv2lp&0@-zh%(lfS?Dxz6<drcuiLVuh;h^jMjXl=wSr}s(2|b<P=>AJa0ZUZ8$s)
zJrq&g8yEvb;O(~=o2o~TG2<a)yYcOXfqHs<d!zUKSj4(_dVP08PaO^%ZN0u%po4LY
z*MnZ)*%+|S(3QaJ^?e9>PJK}X5n|QjS?IA1^q|+H0b|@xbtUk6J@Rq0aM;v?UXLVn
ztQoozc)cDq&~xhH+=r~k4s7U#Elw6K(5rG7h3>?$TAW=xuPTtbx?WBX!?-UFy=O7N
zaqXNQo`paaFUvQK*L5ZEl&SaMjNa0F806^6BCx*iVpH?`EA;x<(XRa$;MDxm3Y?#m
zc<Ygx%#Sa8YJR!UbH+zCL){Zm3G|%n;hdlO>Gc@P^Wp>^#Br=;h*ggX$Yg*W?b_@0
zSOh($XMWDO8mk`5p%+g*)<e&!M}K){=BL-=R_NKkyzR$4RjH?6kDYh`3}mDh^m@Dp
zJ*H<pj+VOQ_3QBo^x~;UDqaztdJI<b<D0E|eS1OgbQ!M_y}nDK=e*8fB3J~LkN*4A
z`)W1xoO&cHdXqK1_0a2&c-EKCW`<b#?Nsu^&@Te@^!%QNo>N~uO2T@2`F^eBhaoPk
zr|0)aB|p3)hV^Q-dVB=Ee8jRIEEfameCXjn9MW-f`odh~fG@LZ`*ney)6OHM8uN?%
ze1dspJS*>q6%QYl&v4+C_fzc~)K?;E(%<M@c`sMkepTP5aj&!gnpWQ59KI=Iue{&D
zTU><BmG_6U@}8sAPGxA|sP;T~ig*pU(*8GKeuU${gOdLnC@qiqQ@3MQ;tQkg&XxF)
zb^AwrC4P0a0As2f=Pzm$!@0dIANB|8*e)1#B1gtckv+`-+2MHADlHn`LCf-a7r9(y
zbvo3lp47Z>{_Msf^#%EZD-YdC*fB$f@LxJ$nsp@dLU#N%%aP7AQpCyitt@ApuE@l9
zrDv&Mi<u>w?4Xi!#hO!qf&oT#^|Ym}ZFTb}G|X8zd*M=p>%}1yj?xz6^VSW`O-8BF
zxhy|!hg$nwmM@+kwo|Naoy+nSr&yeHvnSM!yi+XOHD*UH%eR-+doxi9-xIMG<?{{2
z_j}V@OpUip?_|=ynSQ27nt;f(WU8pE@t@XK<NqnfYJ8C<dNn?$=yQ{MBX5~ucr`v_
zwAJ`R6l*oUNFRGOzEZZxYJ5c)S&jc5N?n1)EbxYvW$3H%!@i`RbuYNb>io!p`-|dV
zaE}N6zf6n1q+%_&N9?m6OZbwCz2JW20T$dF`Mv9n0eyB~V4R(sUSDaX*OYbdU4QAA
zZZBS7G~@>BtBjzOq(kD?2}J4q<|Qt(-}fT?58nRAeXF;3U6;EdFf<p-*F)yquIZZt
z!=E>ju1m*a_oOYKc74q7uF6>F-SSx1-*m0)Y3%v=-oP~pYyH>yt_!Y7T<xtldL*wh
z>aA7&b!GKCb5d@zcKtcWzs_I(Sx%8L$|%4T3JnR`3o`shpN!m-%Z+@zJFiK(#d^xx
z@KO%rj1A_-jBb~gx90=6=-r-sTDfO6(>n2yw7oF1#FXJ&yDlw{#D>=R*9D6FtAgvi
z^}clgKEvhliSl^Xi*vj3jy|`oqn?F2ELG%8o;4vQFQ+uod0~36P_1cUw<~2Wjjj#l
zzIB0-zEz%efemRjfpz8B0!4vU<Hsbd57c<pC9F^E6{tyoP6BJRzAQJmDjBunQR4c_
zo{6iC-6y=AzRsvmUtd{Y1`~ta^+_8ponqwYu21a2qxAKO_30a`>S<n(yCJ<Mcm4R9
zOqyNXcjb0(kLQfJT`{k>=i$AXoBwJgT<cwBt@W?*t<I`X>k+^e^{n!WD;mTV^(xo%
zPvV+I+QPn`L0lD&ay`XW#B@^RnucIrGRp95JbjFP)gw9Zsxp0nA@g=!)x<Skw2K$_
zm$%-MSCwV5M480duN66m&wlhc_tlD&&^d#1MLk*x6J1x;E=}}RO_k+!>f7!ruZ1gS
zp~v`YGS*dK3lwFb><PGP{#5~#KVkitT;Dp_8muyQkAEBH9uMQ!WwgOWjfXOGyvKM4
z(I$1o!%M926gwdkM~s_l8n1Lk0wi0K-Z%gNiphYKB(L0rh-n8fnaJLs$pp<Mg2_Is
z|K8(XqTRz8rv?*!i}KfnIlqguY%aLi*5!iGWM7@XY3vf~T>p^L$8}?g#NfHKop=T{
z`Dzx7ink=&PGTD$l-PI`tQd9@slLQKAM7Oh_|gw_Xj;hyKEHKtR&RKEGR<RfjpQ50
zkvESJH8`X<j>!CyV;;c;0IuJ@F7pWLOY?|Na5$E1*gWD>aE(IZm`6}@D>l_U;yv(t
zD3j(9eDLG`HWF>~2(lx@4c#9~@h+Xl#D6%jj8P^MW4M5NNfDy<X(a)0$j?kL2#Lwx
zd}$>Ca7lnWh!kKX;sr>88GixRVI~-OpkYA28!6<wKtvtHKHi>r6?*0uG@E#Ro;lrK
zjQy&xns63lC;5|0U-T{Vw~bxovybcji>r5>`ukv3k31`R^_=6r@cT;d%wC#Z=;`w1
zTM0k!>0gpEz#lBVGpnzs*Ozbk7kRS&vF`Y7rwu=T^3q2qT<dQgyCv9URi5y+Rq9VI
zy~}^zrFYF*=|68-dSbBV=sP$ZeZ5`q|L9baYqtAj`O<oEZyjBjj&7Cwt!_D?(C!<P
zazg)pvRl7yMZJ1s?RI5Xt2B3H-(fy8Ti7HG!@cwk>~wsOb^>7*E1?txWvA2Tn9TDO
ziwdTaeQkMq7JJqxY~iKb=V#=w>&&4nY)`QwJ?Ci%RtTZ9a2xg*LVCTBimrMA%qf`T
zgA_%~DK3OL1vC9M#9X+25zHybOLK~gVNSuH6ig`>ZeI*@3W~B(*swXpN|;ly7^A~N
zEZklRa|#N%kSI~uU0_A_CHM*>lV1`RV(IoJW=?ksw>iQwLbF#Pg^!CoCokf9?n_~f
z!LsaiWJr9e+2<(A{v%|SO;Ce%M<zwRkUX)avI$z3nSJ_EbOJ;Nw-P*`31r|ED$iW1
z+Gf>zK9jatz~@S!#|3gf1cj>H$2&SSd5ovHIOn0W%yIVMaKEtBNPwkA5MM?N`jhh3
z`5OH5OMe~A$a>C7-aJzd2hV4{;K{*o@Zy8oaL~r#peW(Y*D(|<!BEg*O+4Z4#9)Ip
zbik~;P`t0V^Y4WvRa&mEAn3F5lGx|V*ymrlMfCaXexk=uq_M`(T+!RTxOm^d-cESH
z33hK!KtYw>9-clne-GEyVQr?9{rwNJd%8OOURY4EGtNZjkskj?*|}SV)amkXNa-pe
z6<z*MGS53HigfumWtZOxvFzq=$!`7!DT3A1Te6#fNs(hU^|tKheNk{*h;IJ2?B)W>
zb-MXGvYQLsRtV7t-;v$CoyjR=H-E>pyE#97$-WBFUu5^?@=V!%|6&&OW%qp@qC@Y#
zY;f(pp~>@e*?sXwAi6Ie_T_|tzcL$+OK~!+T+b){zI~iU%C{WKLBb)3BP{49*(wgF
zlTgzgY(3p{gSp!0*b0g@;w1Y@EKE0Sy&2JZd`}vR4ePyyl}04%tE80Foi`!3e%MSy
zEEkU?*=h?(+$ne+C_$C64+oCnnhijAjtd{-`ochCuQ=dX4JBu_l}PNz9(j?xFQQk^
zB~>5SLeD4@ic?9VBkf$ONbHlWuE$|G48al1GDzHMnczeFw1P&*4iZVHkhmk)L2@&a
zTE^;IR`9?b{W792v~!+Lx(*vw_LI03ne#YoXatg<*lDJaQc-DV7QakrP9tHgy7Zr^
zStyu-khsrs5+p1JN_)o&9=M}lL-a^-w&^79$RHxiu$e{`i99b4Mc_SDh7IQ>VKmP2
z5Z`}9=z@J2HrTI_$oTui@dXev0yjU2jK4P=51HW+TePv&RpMmJpAsuwIhN?R7t4+&
zBw@5Wh^4p2RFddOJEiDy(UEq_Y0)Wp&)el#9X=Oj)WpT|MyFVU7`~68c}U#n`UxWE
zifXN%MY>QZP9t$Evb2TRaE(ahop&lJ6(NRH1g8WjO}Ga$2~UMfNaD`AKP0jYWu)%d
zpUGGxjgE9`jw_&?c07`Zz(P}wv`X|?I}%UGPGc1`1sCMMN{ZjZZ%Y0h$$u*OFC-tY
zvC3dvM&`GX=`f$Rg)}X)z`qxHZ1$JeZUJ@8PB4NaXDp+Yn;9vCqmv9iyuKa`e}e4K
zXyrGIN45Vzis9u0$$uhwFN=@(04d^KHaXx$^$=ey<Ht(<@sgh|dA<rUpR=TVvE<K{
z{N<9rTJl>ZzfJO7{>t<ZNdA|S=OPxC>kpFuljJ{<{AZHqJ1NsAk+L3=?<x7gk|(6Z
zcyYNh_h$q%0-Da{(tg*X?d*$&d6Qf=Bn9%_onx*O#6^RSxM*Mm4@S%l2EINcm|3#%
zYDl|ay}9IDC4Z6RFO~dy$#0hYU6Q|B^869Y#{Y%nUz7ZACC@e5jQ>FL|0j7GYViEx
zVqoE<=sRf88_|H&??);cGZ1|-!aqBxAX*knw)Lx_4zP}nxEg5vZ>Vt$rt3I@AF^>w
zzBG<OK35^1Am~<73`88$Xf)GL(s7dVKA`*tNuQLIE5s;IL+g{iF6pO|cDHPKsibX^
zu9FlF<V3o+B>mcrb663SCA`=f<8+j9&Wlj6pr?mC2+$tk@CsJm#$%lG1#UIo$a*M-
zK+P{7Khfeb&RLEh;h0N_3Y9WH-sTMN;h{8;Zw)dyNhX6=&zp_WP*DpXS8IA*p~p7R
zLo)<wekIU*UsnPjRbPz0FT~J0Ud!(T=nYd(Ak(bS^a?Q0PK%M>6_BB6!(kEhc-`3^
z7-K}hC5kf6xfpt<LQXxtT`^EkukY`m_oRq*@AUfKh=FdWTSahsedl5z<g-T)dVM!y
zxC_5^D$06&--Di0U+3pyta|(ldN(QgIEQ*YwgM!$+lf@DUXLo=EF8A=px5Jc3{dgZ
z<2L9y^*~WYU_EwVLziu_B`}YNUX{Zrlx?rxM#&guPf`U^SJ#`_%P^{A)I-<1ueV|R
zGe&;TYUjPHk8Sv&6ipnyj=g%HURr1m+&ne9vIwm2yV%sz^zR#=an8xmV|wO?qKZI1
z1(~V&O@kiB`lz5A=QKmlxgMyJ2+U8f#|r43iWBg>=*l9*s>iP|NDh$kD&Y&c+AhXX
zk$O1eYOHz$pchX)3ZduJqrW_Hta_9{uSnK|uNe%n>M<9Y478(Nd%Yf4L67O#E=NmE
z^7{3-4tnv_<8J6V^%$(=$1<zecNg?dm+>mmuUmIq4Ci$!LCH@yekp+-%guTuD|%wa
zRPrRpK@X=EdYngQU^+d&xk`R`l!!n*J-<fiIrU9f^z{7BQ}WxNan40bei*7n;CaO)
zujEPALT@W5>&tisQr$SG1UG?C#JYF7an2~{Iqf`BsxrTz_?<YvwR+yLp)}5kd>3O_
zetuCtgS{^;DG}U=VIxP0gE*{nerLBt*g7Ylw@BxAF}}L*Vz}=KaB3GlQs2FBPGVsI
z{ei;>nrLiLczy@tHW#1avcI+9_U#E*e5P>z;fO4B{JjnX%I{cw?BekNQz~fT_gcus
zcN0!PoFwel$0+d}29DEsI(BdZ<7a9-yR8!#-vFK>PGB6ewac`&*=-H2Z4I@p;}$j5
zwqd1rE5CSMy-;@3TC4+ym#gYlu|T}Fun@r1B7EFbd|o2_83=s*WPV+7iBZ^g;4ew=
zBNXz>4b8R1;Vk%>hJAhR;o!b25#tLFLrYN&+peT`-oo1XEvSJbm^XXw+z2zbVR3|^
z35uh(sA1?lqjkZ;wt4n+m)$;xXJB$-(V-id9Pq+*8kp41iskse)4*i^-@5NKFoDI(
zthV~*`LkQwnrBT}*nD<fZCmRs(Js})Z8}Tw`5dDs8Xf-0_E;7s;UU{LFxlSu)pf<d
z<W4*#?Mb0SGcbv9m9+=uAuadh1KqObH8#&~GvI}Yt15gqDHbHcvLwMzx%U0^G`@E4
zGEM7qk7cEoS52&j72){mX)`J+PMn5mqll=y>f19Wo;YcG^@&wgldFssk(dc5PWm>|
z*z)ru@@bW)pIAMyavE~17;h|(L`*85R5@v!ab83+t#Z=0XG|!sGL}VT(@&f>y?R`E
z<%AhkC&HgmhFDsI7mY=&#vapZw|prXH2n~tPq<TjJ|RQ2fc&0<wcbkaYJ7U%<=Zjy
zS9oP$>F#$D@?R;g4+v`oqc`mmyv72__ZCvGu|wlOs!uDmQ#cy)1JidG)hDiMsSm8$
zUZ1e)!+QU!Vk50MwSGK4v~X#?vFfS%6eF$F6ggrI`1-&&ajsRSJhE1e#2P=!JgfXt
zX0C!wfY38m1>{kJk?6!4`9j}LWvpjfQ|vurZ;8FvmK#3tVF#}<zvpdxto)?SzOvx%
z;`-7aT0MIH9iK1|Imz6UH`%RXy+&z%jj^|Pjk0>(kCp1$KhZJ#^X|hYR=jyO;mDTZ
z-~emZSDPM8t^@9PexCU)E`IY`zZ5HDJy`Y@7~2|53ih%*z9qdkR*ubF*(bZTxlfk8
z73~OSFYInL4c(Txvgq!t!lE7acJg}}d#t9Mv#A}Cj-C{p?<x9XbkJAwFUvRnqs*1X
zJA%s>^zdhuZVR3oz*kK!s7?%?;-7u#wyEY_o>zu>j6};a)|_tkI0~h*tgBx)vR@AR
zx|LXo6Fv)BSzEZ29V^-`tM8be-4laL2BdH<)*~Qp&!K++K$=q;701q+(Ru`)AnIG@
zkXplY!413K@ohKRmE_oOFOc6k3L^%8xpRU12Uwk(nTK_^p3HooFD3n$H2h^3LC};1
zzDsg8{(6PT2N^H;Zh`OMy91W5fEv)v^?Izk29^4JN$|*=SYTN_GQIdhg!PkYsa_96
zzZjGvR`=1npBzySX#sr)ji~%N<OI&jSP7>?qWq>Y%ocxISc&R#QQv~>T>fT6gW@~q
z_{Q9Kr!|~gXP65!x?KgO`4qQQ)wM2a#FqwIv-2K?;5uxHa~i)}(FEC|j2tTdfwI;`
z^9^%xW;O@zFChpvG#TbOnOWqMPQ#9!Z3t)?w&VxEbj3kPPP_L9AMZl@eCRrXmC@F_
zHhH!j;9CTkIKeoJ2Zo%L#BWP6>xHS!RLU{M&YzoHQjdSQ)x|kVLFIzGK{%`!I;6PB
z@WCn>UmYAgvB>ZzCrnH<L+}ck;mtL>n%%6Po<Sxjxevx=vREWG26e(Bv8N0ku!8z3
z9u^*JNJ!2Whcije6^Bzvm<a2Ka1;)9nyDnb2w3himz0|BU@MBXV^Xo6l)v4vFok5a
zNW(oZC4?mIjQH!Hr^hND5_cqL#+W5iMi+q+JdY4Lg@jp0!b>>(roPgoyo$n!=RSTi
zbHdNCem%JNAcHS0o>X)O>-E8*6!wPH7OWLFtltby&0vqh6sQ;8UMsVcQp2ujp`@+$
zL08ly^z$0>8O3PpWD@d+=b|<v$}??J50tDp&2~L&6&l)S?9=!C8GFZHZAz3U+sd?j
zj8X^V#}+rtE;JL@%seS6y9Rl}-=u4#{1MVb!{B;De%}5y$-gK04<wKKOT>Fgp`RuB
zT*-3*G1Cu_{BX(huJ@q$Crip1ZKfA%XdoBMATXG0;dwA)cB4G6SPp<=IO9W#TR_$E
znR50!E|_rUk)1nT?K_SRM=RF4gO@*`-S6d@&<>*gLH9^rv^NGzPDyg9lqebWb@}76
zq#_<A=J?8562)XYa)9LW5%NLox{+e=EtLE~$(Km}Sjmr*`~=CLC;63<u99?vq}wFD
zOVax#WxaUbUy|ayyCr33CjVPW-;nejN&hD4r;?`NsxlwmM@*Mbiibyk(o7q53gUUg
zF)fJt>Vfr(6`(HOSDiTOHBqPqG$qFLNVowy?by)de9Vb}%M`Uzq5ukuW8|l=lvsyh
zH=dOe4+CcEC(oynVle7y{sg^vR!WrNp4*`&l$ln_{CHn6e1ry2dy3N*lM$yTAC5k0
zKS4yY@Nu=KHwt<&E>qOXfyvNIR!?AO8?{p64BYd!NugAb<aq78*Pw%NgwVqZP4BO`
zm{W8m@K<2Na1;*5<KpwWvprA*5ztMeR!U5SUK!-nLz9a@y&c$ai?rAh!?+T9vCg{_
z3Tm-`2R+{FdeG~eiN5hGT?zcN*wp0jLN8Ah$TY8ms`d4u&pibh>w!xn0_*WEHZ}Qk
z&?~T`UHdP<srh{XJ*H=V&iz21{awxPGw5}PTn{?po{3DH>%ozpf%)kOZy)HLE@Is~
zy}rw#R|FN74^1Qj^V9Y2gr4(c*&h=8bLcts<x_@%ypG&H2fcjAd0vh^4Aj$+*1tmU
zL&&Mecm~oiGRp6&#e<BNjv6sEUS#w*oD`uG83jhwY6!Q1HvaTg`7IR9ukO^Y(us`P
zKYyI|!P|oIEjgUrjN=YLHto+B{*NJ>jleE}&PIN9p_bwIY91esGrSR{Cw2^0DK14P
zR@sSFE}B~he|??K@D2z&9_g9puM4ZR2VonlT-k|LDp+MPo`3ewvLlaG+O2*VSY`MV
z^!yPK3#+8uYHV&gE1x?|)XA^Tdp}1+CU8ITjdgrB9baJ2L~-y1_TQM|3+#*(7~l)S
z0bHgA5;D591nRrYPyy4H4g>Q8kF^#bWH&y(&oVIQmv8hoHe46zySp2wP5KUlB>l{Q
zF}`AF4*hz03bU&R8I2Wx&MC~DSnhSj`4JZw8i_rl=iWV;$Z&vR6&Rbd%aV8FH%-CK
zXKw3G-&93L3-Y8ltNA@Y*@M+*eTcn1mUNOgt-`$f(lOrMkLB#Fc+9Fy4pi9apBeEd
z<;nFJ_~(2It~CN@CJr8jYq1?it(#|#w=uZ25`**mO=58P{PlUoms`P>mrAVZe{#0+
zt<zQq&#~t9O@JeZZWDiC`DR{~xw8C+!R1ZAv`l}W(rv`me7=@-A<MVynq@X(*5I#7
z={427!hB_b#|Qvp+n8(lvw*Rg)(>*CfA0_FormwI`tmmTm!%9y3@-DXn>s_xBMKiT
zo<l>{R6nOj9$K^ef(@;$G;8O#HndhZ)Yf7ya!9>lwi9uC0zVJK@Y<*pUn<cxe=a^2
z94yZ6%fD_%K{7AZ>Q-R+jsk?1N4U)-h_>EWOb{(Q89-W+fYAPMZn=QYE{k;VBMzM%
zMhEBnwiEa>)=Ibn1$Cxok+ESOt3YQ|m(ba_(z9*@H;57iIy)|-TLN<Uu26KKv*Xiq
zIMKfrTNpY!AtQ&14^bwdv$E9meh@rQ0im<<)HIGOQy>e{@^TXx&hC&V-Gklz5GL=$
zLFoH9dI1Mcbcn6}vLZ<NHJFsQu@j*`_VI#kJ!BdZRv(`LjyRX`Og#Y7hA9a@Q(`tq
z%&OqGPWedi9qPJ*bG?Afa!Fa_{lI6O5`iZKl3C)gie#QGC1HBtRM>}uA4hOqK*9zG
zl2%VjO?R*r1(J3>V&GJQ#H}|kN)m*G<?$O+)_A9`@$$Hz;HR(g&RFB+F=v6Dcpi^Y
z;(1)9#PgVy@*8$~9<#ho`slKEM=a0cHKuM(6GsEV*%lEzo7b2DIgdtCEcQIBt<R(J
z6pKC2ZtL^tW{SgsXWoPjP@g0F2M)fe?*XZwqi}E>J*|AY;o0oZ%Qq<Sq%EG^NPgfT
zvT3bY)&y?kvFzRHpFx!VDRvq2XD=~4KlEqkyec^KaL)~rgTP4Bz&(sAnuPG4!1>Vq
z9k?$&3Gf^S01^kKJ3I&w^OIJfGFt&6gZqa7_x+{H)O{d-8QS+MF*IlrRyCzWAe*>N
z(Z-lD+(n9ah9@O;fIpglQC=r0*NBrRs6i@>*Fo3FbR7*4j^cSS)(L<Tj}!qAf=-ii
zVMYahHhEC`t{`0@=|z$r7)ZPlnzx`<>eC9W-C~&Q&t;7%kUdK6e4<sMlT017PR9d@
zckxUZ+xQ?PeMZthN&1nb;yM8Y`2l&%lsng7mp{dLlw8DvB1tr`m;u)xkP~?0&`V%W
z4;;o~1vIXBMRnq+7ccNuhQuh+eu1|)aB1j(K@U3cM)TizfVatbZR@9J2EG`ZdYVPh
ziwAgn5%(}bZ#`7X{Mhac3AlG}whzVLzT<G;gHw~=2|ascx0Rh^9eCRTJw5{U&<uf^
z--FQGt1E%m>$?%RI6-|q=s?sxK#SO;^q>Q8Ww_BM>Pq1GFcYshGVV&~;r10h5FJef
z3}aEi+h*wHL(X<{>P@{J*l-WEfQaxg^!NzX!%hg)VyEJy&!_^KK(FuX=oA0cGXwvu
zmfuV0GhC>p2OVH~AI~AKF=IXU2fTfm6(8`{Gfv>GU!1_(80b0IgCipY+gS(Rs-Sne
zh;{Gu`rZM(GN`b=sJaNuPuF`Ndd^6Ut{2wRO&q<zteBqpaa3j?uLEz%(94IMdguZo
zP)`Tm20_oMFXI_V!%qu1?2QX|8&MQD?luH<Md-xc{-<%bJH$oiE+9rdhoyz$W`_|p
zQ5e}eB3dYJcNkC$NEhD*oInf3Upfq^g?{y#i%&M*a`8#x4crk~7<c^2NJR_9Oc&qH
zC{%d%4$eC|fjr;ZoWPd__CAVO?vBCbgx~Cg#N`U-4#Dz5ejKiP@w~d~`nuV3>lThO
z3g<d@hO_6)Sy;FDYqmQS-?IuE6Gmfo@&i`1yTtcO4iBq4v7&>pI$oYmtgaKQ`|rZ)
zPQ}}S$Ed>I{HkZ6|7Wl|F)-U$-FdOBY7OuGUtImRFC^l|*3Fv@D~VRjqTAwMd4(Ld
zlyeu=wuQwDRcUo=+royXv%-;8B2w6eRkzl)EouqJylV<+m|tqo*;mh5)X>=0&=i)x
zU`b0EyAUfwt!;AwA%){#H?>nfZ!WE^udDrTSmWrWtuO(Jq{v%}>8(h$;0^3pJP$i;
zicU28VL)}Ltl{-}KgQ$QcVo0sA?4Phrq+hDn(F2XuudX&2`>09#X;o&*+o9f^e5B0
z8nB!Aq?5qxZWo4pR2CTBs{*4-u`#+;Hby6uMeJi{s864Pu<^TKJ3NZ?Gmg3<FmQK&
zd=rSs8gVp!x5bZXjQSX|TVlxGsZSdooqBH1mtjX|Zt?=V>t8>(M=Xtx_wWlfri0(5
zo@As|Je|5LXZ09kw`aVx(gSh_h=9L-VP<7m`5wdm-wlENlEfK~Ljv$l1tPRzo_U-N
z;9VyHyhOiO0C*nX(xNLY&!AoX&bs`Re)H_D#QMG$0A7;-@G=S?vkl`)yusz)_X5Bh
z-~f2*n+f2}N^k(Y2?X#qn6LD}hiCxcy;f{_M*zU{ST7f6|2{EzzSs2U=Pl<{t;e{J
z^*OZRQu(@I2Vi!hQ`nf@dHngdZ)>=3rT8+0F&yDKPj33CH2h^Bi>f!JS{a$r;*Gq3
z>u&Ov0j?7`-LIAn#z#p^b7rJ>A9<Ya(0e!Ezn#Eey;cG(%9P)-hIyQV(@|aGbjPP>
z-2!eTB??YAI-?tJ<C#Ly!Rby&&v_66-t=Ldt~?`$ip;~t>BeMa4Tj)n6cDGYNKNCg
z@>^^{PVN%X*nn*twxox!8wnvoe{AuBZuv|g1M8w$xGnKaI{@y6AL3$y4!>c<q!eZ-
z#H0cyUpgLt<I@3{o3LfO%|6a2Wli>j#W5Q8V%UcR>mZ>vHYttPNU7-#wxWRA*zUyS
zNZpE!Q4&tLF+;yGbB*_uHQwmV(-2#L4Hy+kAvSwo3Q8L_5Z+t%{v=QcNhVPy_BEgo
zlDNymv$2#85{E+(p2XfOjyhm5%%S%|mdHwe8vEMDhL&paoNE?8-K^_<JqHPIL7vbO
z!`k9YOzb6YdYGqKfiRX-iN=hDYK7sf!-K9;jvREAybtIq7EmQR8WEpeXc;0BynLiO
zLbXQ91p<XT?`85B%s9tEMC3ime;|3>G$P(hig>ZK1p1uKCNE6XzzY*K@WMn5yg;D9
z3j_+iULa7Q0)c{DAWN8{-NN%=YWhZb-kzk`F#m}&aKKZ?SIXJT=pQ?mlmdC1s<*YH
z!{O#DK$g(%KjoQF?<XV`?TlMZAV`?y7A1n7E_be%h{yFp#YF8eMj9RzUznzW!9=P+
zjs{9PTGHu~E|&Bv(oDNc(-ce(CAvWJXl#KNInmUM7ip?NViesrR|ZA3qfESb6=v}y
zTF{ZEGco4GgEW0FPNeBp=*_Zk6W5t_B*KS#(l#k}sTq}ES!`Y(h6-F`^-i;gNZj9u
zQ>*t0^qe@RbB?Puz0aWMAQjYeLNgB3{JgjqUUniCiYY6X-fPfHQWHvDy}p0KN!i2n
zz}F5{d^~Q*DY_E)E3n~q4u^w5n)njJOM)gBA%Oi3Y`8^QY>8p~9Otca7=`Y{v0A<y
z+-zK(qzApeXQ2=NQda{1EH*WHF<w^w97FGQ$kh6FK_7bxGS<Vneyqp4*wp-f54{4&
z^za1)YJRjmWqRhvzRo~iH}MKUue*qK?{pKdLg=AsM1CA88JM4rG?hT_bP?;`>Giz|
zdi|lo@}Wv1Fh5=IC(v_7=KUc}&qI&tnICRh5y<OE)2q<Shn#xoDk4x%N18r`-bl!)
z$9M)(K0R7%XE)YK@0Z2HON&cNi%UoD!}n!r@krYVW*ojRm)H#vMw)u^%6Iy{{08~H
zJQa69q&I%_pC;ZGGFZ4j7C8*41=G}v6rT6bB??buX`RBe|MD%y2}Fu+cNkD2OZU6@
z1mou}KG}H5#V5H&9wJGfxZ?2)ic|*qcQw)#9s`%~eMu320v<9_G-h^dL+!-bZS`)~
zl#yO^<egI%k8(gG_<z}lbIQiUcSkuq>{fCfeN4K>hQoq>MwXTzI`nhk_U^=fI<cSs
zF6`%YJcm8TbnO4Du%GCz__er{REJs{{MpiJsO5lKK!4uABhLOob!c-_(U)2HlvJDj
zFyNoCS4lqIeK(ta(g@%q(4mB2*vRT00pJ89o)|ZqwkO8V@4ImO#sFpv_N>{vCE?N3
z9=pAGMaeeu>x%_e)4!%h9@W=ul}ESK?3G9F)TEW94PVjo?LGNejyMoAE?WZ4yM1`s
z?qc+Z&qdoiV^K|g__(F!mhkcRns>s-AJ(J|Pb>W<r&-bS+CBYYfCg_@eLP!wl_jC2
zLa1kc{Q%KYMKy&zN_(v6`RN`jVhd*Gd&J5g`xT0N&#l-oOf`*Hu-p*77JW<78wX%|
z%4ERX7s)G^A>s}?VZ3dgIhpv8&$^lTQ7{3{7YqFU()%}j3~b|qQ~$uf;Id%X`OjDj
z?;Jqcyz}_CtlnCfb9VfEuwhw!(EFViE&qb2m@0Vw{AUt_XB_>{-=VY~;Sc68K%;5R
zix$?_&5G_7`p>6Y!*+hS1+5jf&UzNk58<pZcQnu*Go^3ezBI&IST4AM0|yQ#2d{^S
zJ1}>Y<%jJSREvCO4jR}riE_xUen?PIbfu0=SLYkH6ZpH-O5iVR_Zy`-!JiRUV*-f=
zP0Y&S4+Z{Q4Tv$vFehc^aFjTQq89O4;>lS#cY*r}B?@FTC8OKp5d8yN7#*rgPN%G=
zI9Goh9SXw3^0~~a$}^XEZao0PBPTXF(@<WD6L-9C!d%`A#0P=l<dd@8I-ZjY9e^Dq
zoZEou6iEp*0qu}*RvHQ<Ot0Bi*~zCylFy7JpB_m*HIm$g7um_HBFSe&lFy7JuZkp}
ziPD7wD`*<iNT@*+$<Yk!h$$B4ir5-b)*=#O;TwksYrtEWW|0%^hi~6TIQvE{Fh#@P
z#GD;|TGF+W?j*$&*{?`3RrnjpbB2xl-z5K~<k4tCpQ|kypCkFBB!9Hz35{~5ek&=a
zp0>&K`J~wF^_YAVxO+2W#4J6g`*>|_U0x=4^E*16)%pss2ehDQF+8N!@r;-^Jx`ul
zlmsmck#GaZdBY&OYClPfBt2Hr8c7=^T_Wj4lJY!Ezg5yZB)wnKrzCw@(!G+tFDb7S
z)6)quX_ln<k`k+;Tn{C>K=M%MoN+i%FJ8=o=VV&vbflTs)ckhg67%_^2OYEc0Ezmk
z31xypP&IjWoS4P8pm(Nyd$~@n&uOnm?|93lVKbHTyuAJlE6^L%0m8|8GUC+o{R+Lp
zzMn<1@Uf0r{04f?+^(%@@0+#!-hkdtRY4x>n8l6gDu0Zjr`Pu)^gMN~w39@~Ebc>J
znBqh#^a>oK$-=>hj=}5B_COL5(4C^JW3r*=^msI7SWm|+2175_dD#YPJ1>Wx`V|_P
zWfT_i019`L6RFVGaje$kOgx5HLB@LQ4~zI4^mtF|;R^`V{4y|=$aY|U*;1Ljjzx5X
z9>)|t=vYK4^qh9ik;=?Z$0Ei-j}J3F==I$SJ?DBj_aXDsty%7eo>LFpVj_^&F^0#K
z^5K>Z>**N7Zs^^DShfrEVIYk>C+GyA`IrM?3?qjR9iA^jO>o7D6UOnUg%eDmED_Ey
z7TFCP#u$1rwi9FMXpF(R9AT<n6Z(!j6)_Q6M<WYa2Z=0XYRE#eYkcKbwLS^gjL*Cf
zr|H6hHY@DwPO#t*mrH3V;xoKskOkX;#z7jPd{fO&TtmX)K?~zXb`Z268oU!)=!6zJ
zp@lfVJasr`CD9X6Un8_&kF_?mu&NVUP@n~_XS9C<bpW(rH~V2g3t=a4|H5M!(1P}D
zDnG?K(%`s(OGM4+%55Z^x7}riG7ATUox*Kaox;7ZIfZ*sa|#D9a6S7BG(Nodg6*Dr
zO{`nWHT)Y=`}D|L6BxDI*i?A8(eJA2c@;y-N8J4gys>?n^I65G){5lO75;Y5K4QkT
zd-oBuvfaOrm_YH9?SY~*dj4XM)hDxT=x$>}#@)Y7NO{F5Os<|@F{r%X-S^_`Z|1yJ
z@usynxuoK<?%wwH?q>vg?B17#x81Xkw23{&wi`Xp==sMzp6wq#)bee#GVM{!TyqG1
z3-Gnb{!t(R1kYx{9}q>@4iw>h%yF-s2YUyA2!3moFhcSA68tIWz6~#OiN0lnkF|RG
zdrtjWc!o<l=@H+et6zq<w|yS@XWsZYOjJ&ziApeJ9YrG*LI(cAyz}jJ!9?F8Xzj9=
z4Be*6DZTVkYYAZqMSH2Oofxb;`kzzHf`f2EH`P4uptNTmly=KOX>UCk?|D<rT?eQB
z+k;Vm7`KZ@cwF-wnwigG`{s-BB+`DuI^Vro6^C=a5h=d3V}S7_(%PqI0X|h_S$FcI
zR*DBcpY_bSBSg#{Q8CZTnA@Xbo|7@RMaAqnw;X3VE!8>-)<ia7BywLHrTLc7T!OD~
z0aV(j&IshT#Kx%hsZ&lw%EIrYR?PItC&ZCQqz>Z=!Cz)h;4FrfuoxwE{}3@t6-0^&
zBqB8;E%SD8oV>CTsc{Qu*W%M!BU5wvNNE!C`i6NBjY`Y<J=hHt*+|u~X_*g$dx{bT
zsrpt%w_M!ooS+ONRmW%KP-bCE{O&Y6!_jHk%rGCa;H}tk_}qo<MQlm;Vpj@bG9{r~
zaI_l-PITx;5WJ!YQaDwV@(y+g!OvuF1z?6^6S-A}bNf{0=0u17A#-yC?%YoF*kwBo
zIZbeK<C1o}Y-174vN_SA3J6#>N8rwFjm(YE&pao$=5TJ;$lRRh&}x~RBXH;TN10m-
za%y*SyD*&FUYVN{9r}aJ%@MeBI~w;5ufkSr+p#6{D%iCgh^XD*wqj#cXaEGPr6X|X
zv`FUkTWGwGP06WE=Hx_$*sqwABXH$(aF%QRk&P3+#6fxHc^7#vwpMyBG0QWT0p;{8
z%{;F>(|F?NPyV6^@i00Ro&*WkhyaSl6TY*`M}l^!r$`PaKrqutIb}~Ylk{`@IG6Mb
z`#6o1HG&TIk-+I|0GcF>hPhfK&Ys-1{UTCf9X6thq*QhXYIu#R%>gkbju}sI)4}m5
zwl=`Z$a$wYxjAPtjjHGqQSvivNJ`?)*EthCHgbB^4!b~J#HL`i1z?8?Q5Zly4lFyT
z^4&S7$0(u}XtcYvJ_XAQfW3Jr-;#`es4D9W4r5ejiL6xm$Z|P-<jcI`^pR}D=_7~O
z^v{t*cz%pHeWd@@jQNh!M{*3EP9GK9z*tTne~v~{0qVJIdyEkEl73IpOC((@={ia8
zmh>l*?veBrN#Bt4ElJTiMgCq%dr8_y(jrMqB%LHFJ#DaD^Cev%>G_ggDCs6iw@Uh;
zq>oDatfadoeOJ=IN$SHnc%DQ_yGYti(h^BWN;+B6X_D4RI#<%QvVC`w0*BH8{|_h!
z?#3x=#^b$N@P1P8gpnD~+n&4t`oSL~dBQ@BuaLZBg2)f4Qon{2Z%p$gT_EL)CBH(_
zRg!L&^ae@qlJr4IA0<V;Pe}ebNq;Ztdy;-A>6elwvVBpG5Gm4UNIp-}L6VM=bhM-=
zNqUN;XOOa9l5ddoTuCpH^a@GWNqUo{w~`|LU6TK)q)$ouilnbg`j(`hNcy>?Ca*8*
zlObs@Ned+{lJs~<$4Gjzq_ZS#khDqCO}r0)=WQhg-noqw*EgRO8<tT)^Hxyz%P(WZ
z^A(S#TpZiF_MopmfgBy2Lfq#a@0Rq(JQHg0h@{U-`lh5GODcK_z+*l>J!!Hwctq;*
zrx}kn5H$fs5|>+2u&z+z;vx)gOn^g?Ks}CrdcZ}Nt!c+_<jcp#w7{H2KyjlMSlo|G
zFeFBP`T~o$kWoAfERul+_mk&SNii7pG(({m&jO28=mi7Rgfi1gnIGGi;Q?Gb^$xP{
ztZ1Xq`_NGK{br|gj`al=4?xe!+t#%A%^+%V9);de=VXeaUf++<OLnRWrS9=ses|+W
zVc*e%zQAGtR?3{JD}lcP8=5Q}E`T1dJB!HoK?c6j@yCU#w_4FdQ;I;n9oSGDzOISz
zL+DjGj6!$fSgqbC(7RR@NL{_YmuA~<)=F05ko`|heqopR+>dU=>W1woFzdU&g%~H}
z1~1f43Z8HGYP&Q;kL|$xPy`Xk>kBc?fnIkRuM&MB#v153*MlP<1M|}tV%!M5(?zU%
z_c~a$eE)`C8DuOUnp_0tr|TV$!Z{=E{uXS^fSyxdj=l`!^#vQ>QS#&1!$3XpJwJOD
zKb-l+u@Ym%(4nPbAx0e5p5M2Zu7p=&bXt23`G$SZk3&+V+aB7QjK7C72pCuLzLJ5~
zpVvE#pozv06`t0g9Il)|>rXz;oj|{$&o~UI1w#zy7Z}A{lkuJ_KIHO@%rzN&;dKJ7
zKe@uy3GCK|;3@hXyAE2TAsn|H<Qk1Q9ff}7HlV^asPc+<nC?GEjT+uj3pLp4oeMQO
z7ix4a)cF5yp@tZ6?S&eTb}rOV7HZIl!2bQz5fiqe*$-o(hA{H<dH;&1v2R<{G7XCL
zWg1CxX~rF5X$Cpr-V;kR;QTWQud`UT@q63(XHwX96#hK97UN&A6s_uRUK3o`9!N0E
z^(zWqta$qF^fA+R8~wY&6K8O<uPk%7xqkeZhH-%w&-LC-MfIid%4uzQDTiJ^>&F>O
z%<|r_lAPc3qdh*@NQQMcc{h)SGqrs9{yf(Bm!drY)~C9x0d}am>{eK$rj_W@zrdz+
zanG0bc-DHawSI8t+eZJBSWb8heRTKUgs!i6)*1Dl^@%+^t0Sc}*9DCW%dBx}MsE29
zV?4W`${Bsqm@@A=PmOn-(ZjoHUf_qjJ)6Co%q{e2>eMY@++XG~jxAq}6i??29Y4M-
zzvk@v!0<F<&pvbpK&PfAP_nq^>wA{G?LiBe*R%eS9JeFKp)$uF(55BszT&eHPy5_`
z#fK12t6jEH>@)bF0c&2^@;)fq%e=1PZR1hJFRIz!V{p=v?|$|^UQ5=8vHs*sTC!ph
z%EhL-3dM(2D526<i_fr3-?DTQrmcZs-m%lHKN<;zi!3v9rQch6dusoT7lO++j!z7>
z9X&1(w60h&yv7=M;bOlxZvo>rZH#?nr)0Xbg7bsT;**Gt!Ng!!<Z;T(SF9I|?>%Op
zqx!<CH-nxNK09MW>HERCr;M;#&sb*13`k+j(9<XWyY&71$E{YbTd_-3bAcmI3{DR&
z7*c~=x2_mH%Cbh+u{<)qa>UkxE(hjIZ<ptR{*ao)-~%gylY%pYXIW?VP3Vsn|7xsn
z`E%B>zUBOK*!q^sFLJW6e!)!1!y<=28uh*e9A_sbo!~Qbas0Ct$0a2tjdnH>;p2xB
z`%M;_g@xUGNrk?IZvBwFwU3ac6=wUAdO?;!S<udLfRyD}KU&d030xvI(qkQEBfW^t
zLHaXO@#QSjycDID<8=otn>h6Gnm?ADz_|n~;c`gaKMP#TCYT_yY~ofV8H-I{Ho+l&
zqmYM}P3#7{hobPZi3h=bM2UOZ#J?aKkF%)DCMaVQ3U9BYQ`4CL&&W3~!lI1Pnb{Pa
zjER`=x{4FhvU$dbAPdshv|*N|Wm0l*SbBj-VeeRVm<2~Zy;z>Pcpd@u#YIrqCyJgS
zXEW20dL$IT3N$^R_u3Se%2?i?l=Fr})=60p%5fMD)CYo2G87vPYf0w_@l28z#o=_4
zG?BsT8qzt~U{*}Rd=-2eisF_B8qaK*2eO?T$?Fv6Wfx}kTpWf2C$nr2o=4Ph2fMJs
zMwo>pnonvMc6#IlGnB&CM+!SVQrH<z#!AIS127XiN9KVui25_3U1eEpvLbMPmu0{Q
zCP|pc-t)9*6cTquZh*p1u%XpSx{Iv2CnSJ2BWV&s?%Qo4$yGwg{Z?B@a+eTt|ClW#
zc~S_u-z|hwNZt^KQ%T$f%7>&#L{1^$NAc|ag|?978X@HV23tr%gxB8hvV|ls3nBM!
z*+LTc33+kZSZLi@q>(mHgD$0{bFg`hQ?M3-N6f)%%v4rJ9C>T+q{FiI4r(7##F(T>
zh_c(@6lRlkcwK;5m_*;nh5;HN;9!i*zmfb0q~Jf1yax?J-cJgB0SAN6mArt1!3#JT
z@d6G8FW_MCoLpvl2Ntf8Jb^Ce*CzQTl3ywLO*}tlskf4bBn*js^2uWZ90E-~AKVWU
z#t2|81`Mg*9*zzt!U^VeFbs(+p~Hyh$uo<Rpac$#cpT*Xn&H`!o-gS&lHMZe8<O%$
zQ2#hd&z6*545s`xNuQMz$z0)J;K?TBp$A+Pc}47)8=%7ujw<aJo_rCPaafG}@{mpy
z`!IIK15X|uCp<YdPI&UixMs;}LG0=om9l&eg!mxtV)f4AP|q+Ko0|L{+-go7<DFw2
zp8P5F92kdsPH4t~n%^VPTcir4VzH(-3_W2`3_TsLtHuq;KBWg8o_sGYHcWU05~9h%
z;dtD8P!;#a{@}@p&~xA`G^Gd}x_4m1J=9`L@by>dRXL18cj8zr_D`Y59<7IGHN6M2
zY`@aFo(`|I0LFX`N*r}C5Q)I@y^Bpf?|5K{g?6-S{{=X;T^gas^vn-gi$FdFnW_1;
zK@Uh=RM26^RnT+V*#^<<{MiT9{I){x^r+mT;lwYX=UflxK4kegva9vLM-#&Jz^y0(
z^>jF~8}yv=ajamVUagkjK<L##&URru1F15;kKpGF4`}~gGHQ6dsN*Si1BX$^PW$h#
z1a%bGR^6%hDeb>cL1aYs(SPPE%JeMT=HgR~?<qX*nw1JqZ1D#Q&%1bo!t<Mjx4HNX
z;cwm%5nFu1VL*vRzUbnUjlC{DNqi^45z+ozsSMKljZma=;JbxA%Tlj{u*DIW;W$WW
z@xQ?QdxT*e>^$<|dHK`p=C{l`@s#1^!;3o#R77)kVv3!Z;(r&Wcp9F)9%CBza9DwF
zHqaj<hq1Vq>>s-I-2aa8HwRi9QoNuOQdA(tB-~2&Z=Q~T6xr$r`y_DQS`ACH^!C1i
zo8EW3=_l2pM91R$1H?HN-}s0iExs3w0F3yuX<ck(WHU-&j8AD6-uK6{@J<jG-pB54
z8fO%ioB|u~Q)uITPQ=FBT#*7B?-p|(G2>cb{T(yS$`)%MF^N5%Y@yxtFZQfS*qAzO
zcjGvt;D(vf%KH>rdC!Yjd7Fz<N-8S5dt1sJEAN;Z-WIbkIcCgd-N&}TLOh0*_c0uA
z(3tkCf8=w6luX^fuh<>1@@|(1+qYGKjb`2<Vdm|JnfKLJhQDX^)xyj>2s7`+!pwW0
zN7Br@PMUe=(ad{AUD$9N>0su)ILgdh<QHY;P3@(&wlwoDJSgMp(Fdh{>OpBQJSgpL
z2V;mm)qL{c)b}2Y`a`&1JjR2(WxnbMRb1|T7jQVTKj(PCL0EbFY2}@9l(3S1D9YOU
zA!)JwU{uV*GUjJdF^|ZY2clwj3ES<uR4Wfw-laINwBWumO7mAyR^G96bSv*zI$<mC
z1(=_a&w>tsD-ZoyU=Kqac*N&$tOVN8suK_fz{>Q97LFod<#wc+g3S$9rsVJ;(j??z
zu<~WF{0$lbEAIjK6eVu3^8X-u3!4g7QfA@IVJs3h-pnu`vLJ1?H-UK)+pE};n6a?&
z-id?I&4_*h2TpY8CJ30=5u|Y0Y|7i%Ap~i&&D=PzRf0|ACTzS#Zhx1#Inkj{WNwbY
zom&M4dgeA7+axEqSxAyBavOtamd%L{l|#U?IRbZXwAp5Er(&zeCd$?v&TW;<&4~_O
zEpu}O?%Zgz&D<7ZyU@w)!f<ZCm$^C7q2I~e9DzGG+HEtpZP@O`mdvYQ*RnsNSW71=
zbQA=vr6X|XM7wR~v=`fl*p!?W%AB025PKDKas;lN4i1;@k8HvLtq^VFz3jih#`{ZD
z0Z4Q%DSHi$(@6Qcfny$p1E;8^jW?tBVdHJvZS#T<6(*&!J20nx*?7m+mNwq@c{zlL
zz<hWH*my^uh>}M{<TMg@z8O;Dw()klxPqZO{Zz5u9*wl@oQlZlF^b5!?G@2KkjTpu
zcZiMmp^xb(kd^v5_AV1|zP&3Z-ee;t-n>VIb$9xwIEt8fv)@KcyvZ?ins^_;#QSkH
z5)qkSNIHkz5BxkyFOc+NNs0e6{yIswOM0)QFG%{5q<bZOQ_}yF6f5sUKKL@YpuHuf
zTPfyG<37>}l1`EIyOK6bdY+{1l5UXndPyIU^kGSVDe3c)z9Z@TlHx1n;=BoxW=WbW
z=}<{aC7megR7ua2bdIEJWV=2}3W(+vQb1{Zl#~Cf<Uf);2Mfk~NfDnR`7V;DQ6}T*
zotyE;OTJw4_)#X}XGs1`Qb0T3m6Q)*rgO0U<x+l?q#GsOD(M}PJ|OACq)5L@^3O>6
zTS@;S>E9&%Led1bFUpZbiu7rc?<(m)Nk>R}oTTF=ogt~1219xpu`<82BwZru#gcws
z((5F>QPLlgBK;kbzfaO9C4EWK*Cc&Y(vKwlRMP)Qn#Svla`ce2K+++SeoN9aNh>8i
zUDC58ZIpB)?*mMJY#{|WaihFHdXZuSt_;mvKwYoCjPPUQ2ZeJ<DUd@xZz(4@I-Fi%
z_v+xK6#=YH;+b&6J}l`olKx3japNOibd*&2+2Ax;8>H9ePca=zE@}dbB%;<?q__}z
zDA5IyXQLo_I8cuZU-ZB%?bfto)<Gv98`A>K76HYLY2h6U+Siv*yorqB`Rs3ELVOn9
z$3X8pYJp`L^(6&YpcACVsBb0oDQ5dJY{a!u?;t1Z$!@W+5e;R(VlY+YxEjamX|_Pm
z$y+GOU9+Zl6ZD2TCsP!QHNDr+Ngh*AAa(WnuEUMOuA_$)5U9yRnekb8*Flfhokir^
zAOmjKC=2gJiXNMifqFZzp*St%87_uim3`>i?*ylo?^n=^$HKc2>lgm%%E@M))$*&u
zk^+43DJr}U32u>aI3G&@;<4}^f*ZU~I924}3mmHXO@$uYf$fJPh(KOnYH=F$y32T#
z=u0gYLC?7!903`apT5-MV(6VNV%<BvzJGvT8B|z4G`R@OPuJ^(!Z{-@x?WgMUy?Bb
zdQN?v$!+qJ(e`S)oS@{#v4??rwuLumDXQsIN%6H`lAm9c&tUIMOCUfPSvqQzIEcf-
zyH5{sp3b!vv**{f8bcP=HU2;Lz67wU;_Cn2ci($SUiOWIgkV?&L`)!r#VsL#1O*|i
zT55n0OezU636w=8TD5Lf1gj|S+E#6~V2gEa0j+gw3vP95Yg_BqPpkf0wYFdV|9-Q)
zH*a1DNgx*cWs-Z(J!j6$ojZ5#ynD}Y=FFin)?y)UOXS(?-n?#cXR+J=D!zw~ul;qn
z=z~7iBK++9cMZ1Cm*sRBV>3rvOrCo1M_cHU^$xeFS=2k+;>$JM;#B<Z_b%gG=eTXR
z?tVM4)mPKdQr}WtUsHq6&QV(YSR6k>8?azHL=sZlH9>rrMjm}N-r~vL@fOB-iz)bh
z>j`_TQSApZ;G%A2bF1SE`14WBK&-EQiepAztZL*`yV_-iHFZmx9pL?HA~+3JS!#y2
zbiSX(N!;|s5C8gEgN8G*xD>4P#h-<@TQHaTyi2^y97c+f8h;WaHAGUuhkfy1A3wxN
z3C?`M8JWD-8{Drfe$R=MoB`#h^({|_*ZWQVmi7N+FFn_%IIWZ3k4t~S8G2#$(DFX;
z$WJ;S{`X0*hPQpv7vWhyesn|p%X>Pb=M4R3_2K0?$cuCV@*=$kd6E7`=GFh@z4yN5
zj4T$VdtlF>;*wu*20eP(rDX;8ejk4NU(NY##j9RJ(h(JH{W9A&^{a{h9{lwCt1l}X
za_<j>AOAnYkAFkb$cij@>2FW&6wGbQz*vz#?Y-nJXULT5Z<UR@cL!3wm-BwbdsqQr
zY(;jPuU+}PHh;VFZ?^^8mB$yo&=x;>S^sPIJoOe|D+8|Mrnz^ZtHe!4;I~qjRs#4g
z%)pOujL7EY?nW^SJK$X*)&lSX@xkoj6TCoRUFzK-KYaS<j{J%Do|qn;w;^;+aDDa5
z386JdObwkC+7ODvMCWgC3ij|BCwcjK8%`|eUubn`E%aXTPKCq&uvAJgX*w)P2z?Ec
zu~#u7w1TS#Ah)|YZTfX*^&ku_N#hCvNxp#Z*wvxBz&XMC@EQUlhH^^7YY2p;38BRp
zUm_Fi*bvN}d;(S?5ZYI4=;#P%cr*c1t<MOp#F7T54vCxXKHQZd7_;3jIp&}3{;g}d
zU+wGC;FNp1rv7->)PL6%^*^Jb9-?ay7=5?=DSfgNqf^GF1k%$n2R@L(3Fq%QrDDeV
z5u5-Y@V0Fj1~xzCu)_`;3HH>iD2|ic!*R)FBB7sa7`)>zFxN2fu3XP0t+A2-r`PX8
zV;nW)boqT~lzTfi^c8X21JU{aLXCsjX33vW@*i6ACzbpjOa4oYg~3&(qC0Wjd9bai
zU)X~>ip97~-TH;)m#q#o?|5+wQPQY)CdVCXtX04SY8*>xde--m#GRGU!eUISZ*6hh
zacQ}Kg>XDJHDYCadKQiCZWRWmtgJa>PW`%CEMAb2Hy$}HM?`4piZd!2F?asxj2y~t
zgDg?blRqXs>wm!|T?+9HICu@)|6oi0F?NKmQg&mP%IS-HaG;}8FNT28T98I7S=!s!
zAtb%5awCQ{6r0G6kutZJAYyJhI`uaYFgGoT&h2pg%CKyspmm(i?VsV?h9a7|>FCrU
z5HL3_h|X=5%55rgny+)C4N{h^Rpq9mQ(IJSS`eMvqbfI|ZjCy(0pZ+stK4*S>MoU=
z7DVTkjF!PGeHa_fwkf;|vRp}s;#KOX)I<n)m0A#;(*l*#-=INc(a34O%1KA1^2uRN
zS`d{}*G8%gM>aaJ9UCK6=EyY&3`r3*_vuIhNJ}}Jc#k?z7{(G{7z*hKc`PW4PB}#3
zK$A5W7Kj(d>(N5aJ$0o#tcn9_V;~7hMD;!?BuPUmxo3K4l4T%LA`{Oep|0G&2#UcX
zBuo+s`VllnlIZ6Mz8bWiei#gqZqbHFH%mkGF>*L$zg*G@cti~)5pa3N>Ln{2-wnYL
zBgtm8EWyXk4Z-mf+4*IDiX@qzV3*jiWR2syC77M_uHf`)0pu7m0$2#%7)=4Qy(Qt~
z{uq}8xp>+FPB9u!G6{7u6I~aOLMlmdTDnV&|G*Zh&x&zdkW^q~?hQuK6H|}F4~~DR
zQ;Bo$d&T<nQAlW9=<!LFX@y9bXn8Wg?}#PgrKOdKOBL-F&TnE|9I%lQy`8RTt)lgc
zu2xh$a?ra<@mm!Ak)l6Q^f5)BQ1p+AzNsk2po{a-YY@*XJj;XjQGAi2dPRYg70-D#
z)L*RVGDXi(^gKmxQ1li>h39yryI1kgD7r_{w-o)0qQYZ5^#7%Jdqsg_#IYP>6`iE$
zR7I~s!({v}Qou;RAqC9HA8pbPl$@ic$Y-)%K<Pl0`iCq22*poO{3KG`b)r+Gb5#67
z#V=8`S<wxOp0DUeMQ>2_7E+w=yNdszqB|AUD+N5O_}?k|7e)U{iu4@S%JTfLqA9F5
z@Oq_yLdB0%bb_MCk|O;i#nWF9(=Ad|uN2Uz_;reYQ_)LFk$$7%uT}IeMfFMn4=er&
zMPE?#6-ED~=-(98D+L63KT)22tr&2mia$<Ky;8s|#b3|+3s~`HQXt~DtNUF@ip_CO
zf##i{(XX0};crZP<3`Ni6|I9)i1ya=<3@hSGoht&1SKh7fJom^^dm*Z698;~3wiXi
zqNM0~Z26OnM;(ZGP$W5I$BppU*$#lC@q-@;Z{iv{<9eefRtBgv3!;itsmjOtWq29)
z%4|Wh6~?;Wn1d!IUnpcceQb{#SpYqqx73vTl^|wuz6w1K?y`eDZX^K>;2kreN^mTw
zDgFp;iqDQ6>~SL}W<k$Z0)H7cbR6MuJM@sHcq%&@H}Ydc4^=4wnsv;$k;kA{rQ%Jp
z3ygUkeX=o4z!WHD`+BGM>D<ZylkscML5Oy+$48ur7odw!f4n8=m_*=pyo=3D{tq<p
z!7@5({~0*5{tEiZ@es@pMHPYh@te)eZwU189~10xBjr%i_X9;0f%)0vMrK3rR26R$
z`+C0*y)r1Ud>xG&`3v-TKI(NeZp15yTrZlo2rQpHZX^+UIzRl7g!RmEBk&ct|8XPZ
z#*ZoP?6{GYeZ_gg<3<MX7L01CYiVt6U9uEMYa1k0e9g*+hFX{&=)GW6b8ExOWwk3D
zHPm87ePgXYu5Vnv(izoSyGE*3uU=kTU01tgS#7gS+S0nD=8RP>OHM}$W+mP6n>j3R
z#!wD(B!?kj3NwfDsu`n}w6-?aFJ0Bj;U6lul{NaXc}e5xk%%Qrmp0d~HuILnwbumr
zqDGO3;VPo8)NPLt^MRo6j)jPd$htS4gs<W<bakD8Y|(k?)cap2Ak$hWAj^42CkEv@
z0-r?jiB3YeY>ZEiS|@<MJqAa`=R0E!o}B<+dnvjeyB->UBK&oB(b-2Q*AW<9tQ#!s
ze#PT8!`3;@WFqSg$c8<-NXPOCDjsb=Q^nzYnN{%^Q@d0%4NGbmJ9->Gz=f5jdc}&C
z73S;a0j@GIX<S854N>7e>GcTGJ4B^-h|2$=RR$!IBf4Yh5@bj35EWyHN)>(r<+s?u
zbqQird$#~I{^EOja7i8t+0H5h6z_k4%8HeZrx$Vuqiwnxk|Nh2NY^7&_J|QGj5L-c
zNS8|zT<Y_#zz7wgD`Mr61XM09!3dT=xXA+tk4QhWbPSmLecn}2c0R>=1%AAk^l`3@
zk9S4{r@r6}$GDXNzAf=(aeL|~4Xg{5kH%^Qr3GdEKi%tLJ%ZuR^hvugW@JEJdU^5U
zCD@<2_!jK9Fa87eA1+QSNh__0|LvZ_y0r2lc;iniZ-USLwDN8AtY7}Y;zB2_sMtv>
z_Sa>VCoP_g{Yi_@$NsX#k757JVn1xQDNb7HSNi{U?}KkS!*j73f$v(k%)QcgZG71y
zd)zHM<H}!ft}ZPogeU(I4p&VWT(CRm%1L9e4ngtsNo7T^`<$bu4X8_WzF&5jb5!{Q
zliWQ|=Twx9L1}GS3(9WGezf>cSOcK1b7xs9Qa^;%3SNbI@{}@MTWMAQpX}L7qv;mk
zVs}efytB9Ut@^3SO#x?|D9;)2i*nt3mWd_uP@-g%$U%ulFFvkdX&u)(i0H(ZXf01^
zO<df7@j27qGS?I+^f|vp1HwN7KhL@}q~#%>&-oRHwA{YjJ%esf0^ZG$5iQks1FJVj
zv^?cp`Bl%ABU-ACi5}7NU5;oOfDtW-KlXP1$q_A8$9StSq9rU1u5VcFt>Q8OS}#1J
zrC~KjwD>~>7|}8d16q!Kums~-GV{+#2<6HlE$4m{Q4ekitP9pPoalK)PYgMoYY3b)
zeS|l#&%Tbw_@$0q7oZAj8JrRFyrn}p3}>ek%$z(gG%Hv;yw+Q@dWSq8N4uQ+O$>!u
z9v&rwQc!yRu7uDuF-itev)w1$7YcmNcud25so3+6L;d-@=Zmv{mk>I~?*<F=&z|kR
z;-gA@M=EXJepIf(-Sr7qg1+uKDVaQH)}n*#7c2T*IqallhieS7bkF5*%v}@E?XhKI
z1eW(W@TK%27`NexF(6MlM~i_PL**Ed6FCILP07m>s~oJ7gE+tyVW`9^IbcI^$)`jH
zczo``>qw&Ch2)X-<I?1s2HEMc2ieAQ2TN0-{-|>}hk_j0ZeE|Sx5tTm?v?2iA<`GX
z$c^vd)~Fwz9vHbHe($^W!^3Yv9cW<j;_iUNFsI}D#+_=6++YGVa^r;btUHlpGPZbQ
z?8daT-1i|`L$O>Mp)x(|A#gh>F-C7p&&V5w+(OvG-bPN!$f0Z=<#P1KjP$I3A)#0(
zVRk}@zk(Mrg;*$Ic5*5OZ(vJ28@n5zc`E4Fuq8bLri=|LnZOOB7*Z&966v;tqBc-Q
zOL5mm0t{qMDzIM4GuN4GDXf{#wG`GAL1Ujo0AS}7_Fov)dVVMX8z3P6TvAag=j=jK
zqW6$zk@7llT!_PPprsa`DoECe!?`5aNht{v8PGf=4wdDQ0Ui|!ZXN~}@Mt17xhG;O
zeMay|p8LwhB3kX_xvL`Qo*y~)Y@VC98%`le+Qi`k5?P}8u{q7r#i2WmLc~W3b3Zsr
zNngPx_o`5JLVz93+lAOrAtY3mdnQ5hWu#0L39sSsf3U&D2gwH_M(jm_XCp!kV3GSQ
zDI{UrmU~XR#Rv+L=)7Nt0v|U-lKc&u+~X&JLXvoFa?e2%5R&v4Lhhwecs5CN-ug)j
zI<q$WXK$AM7jpUqHpv`<Z_%kwp>#DX>YJ*?OX|vMyx2P4je-6nMRoep)?odsKtjR^
z;`*O}@{8C?!HpLZFbJJ<v7yF5B<V2_2R7azJ!ZT^qB-6nSu*ngQFLYKL+U<;KG*{t
z(51FB^g;Aa#E9)>9nL^y5qVsx=(UR8py*Yo#4v`BXHH=F_=S0ua`0@d#D+goJesB8
z{iKK&SU%!8ET6o<^1&aa_+ynmQ9I@{L&@1@$#aws)16KVh@n-{HA;S-;x8lxgmbCl
zzpd!4ieAt1;hDdg6zJORq{zRJ6dUkoX!3V3`bU#7?AeLl=8{sNo*MHh(>g>!SYJJi
zLE}z}ZVp!<?kK3ZQy7Z2g(b*PrG}m@e@vB7lo%xySTn9Ji*giyH)sgIWAjlTr0W!g
zI4YDxaS;aUxcW$--dPk{0Yz4|DI>N)XBIZ5)z}n@C63Mfs6a;|cCayMF7DGA4EpN;
zxQ5!9fwwW)8=yzW9(Fhu0<$>(M4hwl>`<xnSnmw8Q2}NPl09)O2K^rHiH>7BeQaaU
zA3{%Kb=1?r#-Kli-XGd2pMAYA<7uJ86+771+lrgSXU7gU23>$QS!FAMzYH6yEF4xs
zkN2HbjUtE;k3HY=OuY@z(@!Ki2ob2a9UGcRla#<`$3D)x3kqhj-+|u3PTb#eVAW6S
z%nkaCm0uD7V3yAge6KLiI~aN<G^F+4#({agN8$$~7YSKJ6RZBz%5MrzI#_37P`*8w
z`PD;@^~L;<wFu<<LC-87G4g&Y-X!eF&HTOvJ$>IK@+$K`&dTow=$&e2q>k<D{RDc$
z5XbWA{($AP^$x?ypepoq`==g%NzC$%gC6C~508Kd<iBd^9dG2vK8k^QXIgp-3_Zp(
zkeZlw^tuxz+6#j13!zjBI^hf9U-C|bG40-UCk_o?2n%rI(LPl8zq9THUk-W*i>Bkg
zE<(|V^tuxgTNvjYh$n=K(Gz+KW=3`QqRhQ0^Op-{77q7%*PS>pM+od_CCL24UXa-U
znfZb%Kel?pJa%AyY3+3<{vX~vxb6h${=sFSz>YuQPsIgl?+0=riY&1Z#h>Lu6k%5g
zScpQoLJ&~$%a*r;@VXSHw}b2BZckO-4(7w#0akygYR}uj0(d*X+7uUp&c{j=q*r6z
z3DOs_#zaPe@^-LaJ$O4<0B;A#i*y0<BE1HAk^V;J74~+p73)?!u;(>;I~eR=a9LSx
z#G8TJkTSBOtY21B71pZ|-VWM{&%$aI?WJq$H@9gM)~Zn64i<c?tTE#404rg@+d-2%
zWJ){oc}?(w(2o4uO<uclr{IOAi~`%+!FTX+BVR-LmD8maF>V7YEW90jd%4>xq2Vhd
z&~S{igS{O%JGhC^a6X{n<QQiMb%2J$QsL~N4$yE|5{8BiX9tylh98r@4*Dox2MNO0
z!PkQ|VP6L#CIEQ=(lCk}mP%g-GC@VKzi@RRl!dE<eIDTihO2|RURMX+HM!Zp3nu5E
z1qT>`{Of}2Q-&vm)?>`TyxDG-Tpj!gt@IFGheN%mhav7CcEZ!axF}Btd!s!a{8V^4
zNY<VX>Iid3IKtdv&h&Kf4a<YTC&Gh(>FFR=!$z=UHOjpT>FD4QEBl9(<AR4Rd1UdB
zXvYYVr9-0SyF@YTq@#m5FvO{!&>n!xyZsZ&uT~vs;_>1*(cCcnkAv$1W4R9ME3kZg
zTIM#Sh<0-@AuadM5RS(dy)Z|#n}ee>@`%$dhg#Up!Lb=Rl-&lIa&vH8dKUZeq>Hg5
zYVjJj|G}30BkVZ$J!KbmsTU#o*ErD8so#X)c|(x)GMKctutP}tjmnLX;ZSTMx3>`^
zb9)gY=BA@lUx0wQX+d;ubX&l(>6zLhw||Cn8;oe?rlV5_LBQO!AUZd?Ensd_anAX=
zY$-U9WouTs>FCrmRc=}kog3X2FgGGcjXJjh;oNqr+;nv6&s1(&5S<%c7cjSnvC+bt
z!n+{L6+#rRQb(mGK)|cig6N#+x_~+T4I9xhBd574Cmof_=Y~0HK~zp%8{9A)+33J_
zY&bROb#owm763@U4>gpA%8`3k6NI|f2-v_z4^g{r4(7awII~BIJd?&)3jG`z-U{@?
zV2E^!HblBv8lu1Bgoo;fN&2TKT$Gmser5O~UJl4cyd3lgCmbAPevEVxF9)v+PJ1~Z
z$I$EL!0>%g39!Wm|J(C&@F*&di1aTMoy_|Ieww0OPMf?y*g*xt4k{3K&`m1-YDKpz
zx<k?3iaxIB>xyzP7xVpGQ4jqrd9k<xXqMtfDXJIMn4$RDii*V)pube{XDQmI=vGB<
zQdBIS0R3%>w-?p;vy#7~s8}=s`kyJ@UR2{K#If9C6fIM9vZ9++z5a|8fD?bBIbz{m
zMa2jS$p5AIbk+yrvq>QzqWIy8AE)>-QoNmr5fPxXRXl$oDX&(vNl}iQqg;%L0KHuC
z#BeFUi4^C%UGaA-`cp-pR&<Y|uPOSDqVJI+{YQ%br=m%$H{{<}(f*3si)I{6IntM@
z_)0~EGgG8LUGXavwHM8}m~y1QT*Y6b=pBmc#WEgL{Js{=_=Af7NKw65hM)Hn<=EGv
z8Aqu2V-(ekWz1CkR^DF#i#L%1puJ7q@54y3ISw5i-2oc)qR9yU!W?=|4(?&8&`=*y
z^l3%^r09o=iU%OIcX13<hX@4U@oa=cPb`kX;Zt^~gn(i_z~mv^JM+CnHp18eCS%cP
z<?DpZQ6E>U{G`-zCO}W;t!1Puv6;m=9(s4`lNpNk0F$>dy5lV~q0+SnnEV<)bbNH|
zumJ)y`OvJ+IXTz>Jv~sNqX8yY7<#Bm5eV?x159p$UX_YB$u2Nv`96eRi78OZ_Vo_I
z%jQ4KjMVWnR(}04YU9Xu^5Xy#^poLmB1T7a#>v5R7(q2CoGNng84k_-K87Cafw!3N
z#SG;6#by@g-_YwPVxxBjP%`t&gOa`<9LT}I{EDpnMnJE<fg|?yo)5h;q-Xguu`w_|
zTkkRG@qE-X2aX(XmG3p^>FY()7J>Z9mfjmie)t^;>m5}xrnFQ#EfD+Sv8BZ&rNyP=
z_c0!1+~~36r268}hAAgaRcon>{9Fu)!D++cPC0TXJRYP!WB>bn9DIqr8hi!!Dssm@
z{QS)Dz2h*ocrm|1i#!Z?`=(|Djdv~qy(64KytC1W=c*aE7(Ab=+YR1B`~PtipW*C^
z;^UlOMe#|(o}@({7PEa{GobWZ@UJL77&UawbNZ^W?ox?Q^@woUIa0)N_<E}Yd47)Q
zK%TF;I*{l0uMXrnB}51EUpM%4@aKc4=zi?FJu;<YWn*je$`vbWo2Ra7tZA)Z+1Rp3
zytUOgR@ba-sa`&2bk|3xbkb2m!~w#-9VHwDR|sRnt`KUL*EBS(s15VWN7t{5FiVy#
zi!cqVRz#SVRZGK6{pjW4<5gr@>Ko@SS-PT@RV80|BUR@d&=8o4((Vs|>C}Dg9R|}o
z4Cc!<3}!7}VSEnF=x+BWj8?2{uI=88(F2)g+RoGHOrE%CNmEnHqA3kaYnLs<iVX`^
zHlMMywy~zJaQvu}qEW@{hZog1V$m8*4-)Hsz;9DiJ-X`f${!sr2tqGUD;ulf`DsOM
zOL%3F&wT9O+gmIo(rtx@$!zK!CSwef`8|GY<tJnJhRL+k3flRt?bfVVlnm||makX|
zr@DT>e-GL4QXnmIA(6NQ`cn{VeB9%v^c^%JLFkK-E;qaWYrXWo&L=xA+U8EJo5rd9
zlbvPpg~HJQIoFZL7Y%qaKt3R19t*sYT<EkFJsyy;d~27nP00%?LkokO0-J7iE?wx`
zeAv{sLHWVzvc!Vx7Wy~w_|!6YQ$j)fLT_W>TBh+kC(U%XOc3dd#opQ2R=6`TKpf*G
zXA8B4tC#^!xhSRIp^i-DihN{RU0z4XWGX*^OBpNklu~*2(6#Z4eK!TS_%?c5+>L%!
z4!;8@4C1_<DN%tck?&fTiKX3tiF{jPOC+xblk2xQ1DK2N*|tI_IH@dQi*IovoKZMG
zTas9MH1GMVsg=jz8?cPW0oREu^U>;P{qsc`)u;BpABaQo{`mryoP=-Qz?$?G!(kx6
z_ZPZV{2{ym?C~`^P`I_;oy<`(e(%P2oa_-^LNKZH{wX(j?&y1i{`{6b>9aSETd-l-
z!rx{6vNiYXJ5!!d-?J_==;ogpJSSy%);ix&|9orU*Rp<D6j$O8u1y(n+DnnRkk5DI
zr^lcA76z>Z&#F3n2MXqMnz`>@=T2_`b5^cuuBlzr&a<Y>kx|{8oXAhZe|RGQlbFa4
z?-03#o|~II`>=jv2Pcj?Dk<@(#Kh$Ig=vY|eUb+Aa7G|7B;XE#9o2Q8MS9gSbPN1%
zr?3aBW8lYu4*XR20>rzmH+;vP9?S|WGD)ztuC{fF<DQtD&c0*<wqVno`o{T7RygiS
zso8fzuv7>uR<;P?3@N-6!Z<kjtHHtsC(FclQ3Qa?Jvl3znGv1=zpQr69E>hVO5X|o
zuVGmQWLbSFBYqaQ9JBdnC#NtSErIdNM}tq#ARo7kaoK%%yp+1j7}qzC{I{t)8Rx8$
zY2zj@$FWTJB;#6Z8=4$<PI8*aX}Ks4_{?1LH28N7doE-G6<B|mMQ={5Z}RQQTwjFv
zeNL;#6dPf2#D|@*7~z9YSYTk*fx%hKS>!jMlP&&*IZ9ZNU==AZg<N^$ABn??(W8os
zoB-Z*;EnLe8AVPoDQ-rBo9x2Hxj)zK>*jg=eIs4kQ{aNpahbo*=Xc|MAs;PUd<eOn
zEhyVHr`MC-j#$q*d#5<yWpWNa<l#UiOfx6hBBHNcOiI=0AQd@r(YaMBE+gHSVigq`
z$=U8Yr|CE#^aH$@BswiCFAW<?L&ACiMoki}R{{wevfr6|Lz*~>j-QCQxgvf(;&~Ju
zPl@pA?OZvR6lYO;S+oVQMdRtH>N*QZ{2~SSRK*2Oi%rs`k|1_6)5ME3+^aN`W7C|Y
z(%`b0Bts<Oo~jVWreN)`Qc<BK(H9zQ$IHGyRd}&S!}8*X#Aha^<y7R%>HFSHbTmFK
zL!%3(<-9pF=dGD(DlQ>r+PE=2JP<ScyDUfg=8v~#d*g|>Bm{*e#Dr()DI62cq}hk`
z8bu!`4LQzlNm0^2DE=eG6P{;$9IA=&iKO836i*<ZJk33fAEo%?6hBGvRf-oVCiK}w
zQGdCLZ&v&{ik_$Byf4(-r1%>Zf0v^7DEY&Re@0P(X5u_IvHWQMw~+#!`<}Y4fuz{r
zJ^(3x0BZjVFpiy2djOr;7_<&fB5Kxi0$zdNyU*u({ZhP8n%_&z@J7UWhX?)M=y<%2
z`n_X)-Yvc)9_{j_3YDaEFEI^#Y65n<eaS+Y90K#GFOdw6`s1x5d_TqgLtnL(XT>v3
zP=xnYlm=9EV|a<7!8(*BO>iOfnKayou<K8X?sKS$XKQCX-k+Qh8qQ=DzedsXNzwgY
zLW=yZR`f;{f4k!EQS?DYcakFA<BDhd<9VM~avJBE-y4d)tK=Ujp6!q6lW>=qt`8}A
z&Q@i*VTuwoV0@|K%M?9HQMNy(Td4TOq|j&kqkM&uuU7OdC1*S2c`i~s+hGVlOFsbh
zY19H`)S*NlSQP5`v4{lfHBx8=G<DT3WyGz}xfvVN(#*-gE*wRU%5M@B_%m;Zd<abO
zZ~Trk+$@MnFxb*#!(rR7LoozqenX*mwtSGHRBdqUHav@eiqeowrOJ=(mf=EFfcbQx
zxFVd4y?Nf_@GR>%D(K^COK%eN@HP<>R$6*rf!-Z4TCv^$JUmkmw4-NV@59hz&teBY
zr>1xlZssgo3H)W)#H){r`y=#t-&xhjS_D4ZH()dM=ox+*WYj~Ii$J~Y*l^pMqy%nr
z(3oaw#-O`!Y?kjL=;gL^f1k1RZbpN=)5u33+TdFyo~2xzfLWr-MPT{(+?(fJf@ib6
z_V*d|%<KIo^q8Lc;ZOwfDag#s?+Qc$r;7<TDEWQp>3ZhxCj;}dLCJ@pcbbTe-r3jN
z7kzDKz{X<e>FeMx2?Kc>Y@7f+T|V{|4AkRjF0)=Lp|=<^)(hhqNJBs+$B!+Hg#DtD
zrK877?fs*Y&&Uojj7k>r7WAT$r&l+vTG|NL?_oFYOSJR$h&%SMNP28no~uoV?$VPy
zQ`p|+DeIiC^{=1_L>`Oop^}mApsT24Ru@spObeAv65RxwG6PY{XjC#;IHQxXj1OAA
z*7L;cf{y27G&WKh;^%b|c#1fZy~j{Qc(m#<6wz>--br`s2LV$o4P$^Sh!ln~K)UWS
zU#rO<2nIO0w4~=SKyg=kF~D97@XLh(is7;j=gPoX9S8|)HG8;<iHqj7)ONykdM^gJ
zKMYXz*K(?S<K&a-msZ0>y}bVP>X|E>8<wm9nCQR%vn$>TB#XGowab^RTG2|3QHp=#
z7xG!nE0?XRX$^~;O=&e2r>So|JsepjA_XE<-BR1Sswo`vt}CQrer<hC4g1)otLj&@
z);EUbzxEWWDGPC7a!czn0AAtvS6u6qzjD{s)YaCU5!N_jZ3|ZEjikt5izO=~m-QId
zO2JR1{P5}-2vAo10YHFi!aF}MVgW$U^tGNGMgxB!(7<FQRajt3!Qc_eC<;8Lzv}ww
zUY(J`o%&DR6u47QmhRL)b^XGf`o}x2*tRP<<g|@`Ht=*{XCCZh8)qfAP0w7IvN>V%
z#m=0C$(v7`lv!}f!lWxtoD{z~9jIU8#)NAp=lwb7lbq0&T{*#xaaWT1HwFX+3U_5Z
z__n@l%U4c!1`!2=*V`)xI8LE+ox3$7@6z&TQx`hEidS=dTRegBF}~0l?sx;G{*!T&
z;?pa3#!<g5_mpzR$6xnc&ID&$-^y}I7V4a>9Q|7~BAE=gvlE<|TCZ<?`OehoPFls&
zIX)-2B~F}IN}kL~K;9X-CzkKY`378|zmhX)+AO$0Pjk|MEGBPB*qCx-;+FW0Nn7me
z<~5twJ4T=FpkHr4o%4RKH$&@n>3W0edQ)+|=>nx>ue{^1O|I$IeIfg8`N}E3)dU{t
zyP3KO7!=nLD0wc>%1u6?l9$%I<0LBiO@T_r2m6=a-|y!^|K#bxwUcim8hK**+zDBO
zPCF|5ne1nRDZnF}Q-){!y3f;jPYR#wp6`@@B?Zn7uD^On(W0z11Alfz@}$4DryKBm
z^Zu2T5IQZeK3IMApxN%_!t;4TN1o6BEj*uhppt_+@Cmz$uX{gY2kQB}9n3M>A}qTi
zpYU|v$o^LKuI>0fA5Fy6pPSZiz~IEgh9nM26d@Tt<A3h=P5ifXE$(>_tUo3@F|AKt
zB>G2wU#W_Ay(iZngIO=G`v$5;^|3vIrXD~a%a0@-Xp8Uy9M*5Y@VjFSG?hs-np%>O
z%#Jx4O&yz<P80onY{4dtrj|<KB@k*fb-YacQ;IZtIw2|jY4ERwWk63SWc8(t--!Y}
zotO~fNohV7=;_4d6!HQ+otU1%<5`Fk=;_4lKICZv7U=2GGOa*QkCy4~W1K`!k4Z=(
zNRq($R5v5pzd<?YEwmHN+hCl8H&qmkQ-#<>lrYhB4PPCA%yeLlmS?Ut@zt++@$P;A
zR#@SL#T6F+^6|(@0j8sH*a^V2UpFArer&{?`v=JMC2_!#+mI>Bh5m3BiP^fqA}|N|
z;3g513E`}pGy@yNB>PGu5L4DT5mVBE*pP-KIt|avI|s#Cq|vdgGg>9-89hxLMaR=}
zM`XqCR3V;6(eae<<|Fr$NQYvRdv(r}V$aF*No(eO5&|A_PgQtMk4;geQs6Apm}I0#
z!o51nwAeHg!)KYxB%?(V?&VqL#-^Zz)gN@KHv8v9yo)nAtJs!5g)^v*%<c5YNylSY
zqK1VWKu3m>IbPx~v9}$M`-S6i_5!}7HIAQ-$N7*0kFo$@T(2b|{2J1p#k+|OC&ysJ
z38qW&P65S<F%Ys`JN*Cw<Ofg<1RNhx^m#>JQd9txh<}`Q7dmi&c@*=-uMFEH^P8mj
zsfw>s{CvePReYnO%}Rcb;?Gn3<%+*f(HoUq0DL&#4)S=ecPsk1ir=I7-zxeCB^Q7*
zkd51T-9Tz$0cZXe`~b1`4<$sRQ>L484H@W1#_UGe2~mfg4e!7g12{j#v!OnoP*mJs
zm{0`(4UkBb3J8QP7xy2f6!D-axF|h4TGs1QPy)~ADY{9~hZTKZ(Ki$&07QM>Z&Kb@
zkzP^WH}a1u%63WqT}5fV_7Od`LW#v|7RgY<kw87RDLbHQ(5*+pt<d3{1k>X5BGBS&
z1Gk)x%!TajU<0>P(06tQxNVGUA2@^M6~7jda2518rQQxUkeP;Ot&f>dC8z|YnD>=o
zC@R2grLwCBfQ2|S`E)!RI*#e|u?^hLgdU0*6IMcE<~NV|nF5u<zTQ*tEatbPXJ2nC
z8mM?%v(9V-w~Nr`XInaCFT-X6ad$(H_nlRZB8WgB&IWEDfu4TqQRQL1?KnakYEmNS
z1?bJvj6rwd*u1<UXmk;zCZcFx@3D9ge-()iA3bB`mk7Y~op5aAzy>`32EA!02(K5n
zMg(5(yV%U~9fP08p)xvZ&*$5$zopP)dgcdAQv~uU$jr>|YtZYb;!R=$yca@G-wz2_
z%KVG0{H})HX=X<1IOckxHw<wspYB#zK3lIJPNwg#Zr9YaXPuTniE`%09-e``4Fn%!
z<j1~;fqFI&JQsRvAZLDzXCT$TKAh6F@~FbX{o%l+MH41;76%?AD<X^o_s&lJLcEoC
zVa@G%XaSL@=fls>V6#wxvs0Tj1IpQ{=NdfQ&-vil)5#!bt7?w3Q~6d92?@@P5eE5X
zI`>5JaSq=ubl@7?PiO{|Yihq3#V3lz0JMm+Q$N;>&<{FZ<l>ONuM-*1Eua3uMm&F=
zi!J^*i$Brg7h3!>i$Bxg(P2A$>!j!^Y~99{r!Hw}ow1~~E_QC}7c(z4YR&GbNva0{
zL;g?9OXVEZ1Hq%G6cu+LkKWJS>_wt`k?1cM5={)+=g^JQmkNoFc@7WBxu~*-ml*Uq
z0S@<K&~F8RLG!ypenWN-gO0iVVWXm~@&iDh^#s&*pl1n8$A>}Z+XUzwuR-S>E<xw`
z$c)tM)Qr?7n4<=$d6i-=q*Lg~S&`1ORsGY{+|c&srk;OqTVb1X{-ofm&fv!iouHcS
ziS%M-W_YG*;<Q_wsk#3yYzs(@;yT9rou)d;%ekUWn05J$e+)bhl`jHkTf!I|`+qK?
z`Qjt@zVC{|{Q{daea>{inm5(EqcX&5%UcDk85aze-al<?$al>5=9drqYS5S865O!;
zf{<5sTkxF8-wP%UPpSEOsO6lrP;>UzLud9~l@MwQo|SS0-#&c~-*J82hZogU%9!>N
z{V7%BNJMa*F^BRoHHUIQKhBc$GLuih!C`3uZ{*m-<YZr8^p|{}RIRvMC|^ve4n`~H
z%c>6i#Ps}MK{1UFN5?%OG24Ar>wq#zV2$HWOHQV^5L*z#0mYoi>B$+CX#{V2c3-m7
zDB^s`>HP}Ge?{_`4~hAfNoh0#^7A!_>6a(TOoK~tn3g8;Lb@4=iL_N*&UAX_;!Js}
z??cu#WDOtl;lOJNd(FMvEdu-Ho3O}>0LVs*M>w#dsd<UCFaQT5G4HlC%Ti*vpQTc%
z5X~it);~r`<jg@ZBJk5nCaH=|LdjBWI0Z>`et~w-l&;RKi;qE148X+S4lJVQ)&;GZ
zbZA+YBx-KmV<<fh@%(5dy;4!OT|yN*N$~(Zr}*C}{w>9StSC)i)C=M%W4aJ2cuY$d
zJWW~T2>~*GjH3KlH6alJg&<x)A<(~;`Qq-;<j6U2x2W^=C&lJCi;x4mX7kymJczBm
z`ETaE(mHG&UmP4E>KLZlZ}Y5Z-NM9$x)-GZMU*HxdCuQr=?DY#A;lMYAt{()q%c|X
z>82hVCG}1sg&AuuDSCxPq|j?rw3QV4=O}tUDfBmj9%}Q#F2&uoLp}ti_?PGu2BF^U
zFxb-j0Jh7awi5VaORrD7<E)mAD@xloKVOD+`hJv#WNdh09oq3#h8~J5!pYd1*O7u7
zt>dVmk8OA%1A3jA7j^{nE)Zvm-r3i?4SKgms|e1%-YPtQeA?__!wdJMIL-;S68Ouo
zndb4oLyw(1s~U$Qpz34bg#aFiX^>M7RW1VcwqwI>Z;}#t9fsaa%@}kSj?H3kh29fJ
zygq!!(yKw?Zr70pwaw#kcqVrup5^NZHuwef1{(S3L-w6!y}ScGULW(rV=DrA8#ee5
zdi_+qNo?348GVATXZ@1E{A}2OtKFVvW~7eo>s=2$Sms6fI)Vc>Lr-4^nwSXWZ8%`7
zQ9e8>VLclT_&)U7g9GI1rSJxFX7Sig;Q?dEjOp~euo0{|ycm`^g&@N)Fa}MjcV5^b
zG%su(?n~tH?j9acggj*Ua^V5!0h|H2cwYZ_Y&~F~=R?)yRZY9>H?oKA^O0#?#bd*7
ziny`^Gog>0+7l*pQQ^HN^j;HsuL->qQ@{>%^n8r<>5w#`%T8FD&}a0T(ADfTn9ymL
zkl#rM+k`Hw`~Xbo%2{K;QwDPo;j-~MHzgMaa^#O$S$DbqOE4=dY(0lD9oBQ_+=NTq
zw!E^Sla(;N(wUvxHZa4Nk>?D0`m|Fk0w-pc`37Em+O&$?Tqmo{?_@QpudUBNM{Ur1
zApXw4k$fxSzO%;b@jj;?jMo>}yE!?+czuB|UI&7?`R5G&S?H|by2&?%*26%(F7L_E
z+F*SCnF*ma!6hk2e2XXPc{8=VDbh?m!!T2i;=C0vC1XHha$+(JT&_C=m#rGcLAFXC
zK*QiGnhyNZ@%*%hY0DKdcHH8)bk}s!!X&gxk4{LS7-pM@Rk|c0g)%vb#Bs+arv3tK
z2~}WnE|n>0axP6u5{k;5-?)Tiva;0-!x5%+eeOBFvr;mWF>o=?jq}BM@&0(Mm>C}z
zA0M9(ABs<mONys~A{<ySzBcdEu8gm>aw;9<`5DX-R$=TTfmQ*(GYj(;ctnjz;8!#y
zFcoW|R+34y^#8Ki7JY^=!=@>En4*J7(NeEPC3S3u<x)`Jg_hZvS+g`^wr7SlZ<5ww
z^E&j*u%eOkL(2+$&e{v82%4qBfqI=Cbxo5D)9TaF_yEgnRDRE*MUUc1tYDi(+5L6K
zEIJ4_oS{};WQ(zxr>TTqXUw8MgDs0NfgNnK=+$@(%~l|L>)27(zk;5QW1jlhHj6$B
zJ+>q}tc1Y4j+dZEnH}uwJpt|hN?QrMZ5DkAdTjl6u+5?_Y=eZF>~I+brupw!=<&X@
z<LbyPI>XSzC5b@u+IDQFS@f&Wn<b;8_PfBD#l9PQUyag`%rll=2!*=69X;DjNHg$8
z=<zy`wFoTVyV%V09tU&mKp7pix6Pu9p~v*huOqW)9rQY57Cj$&x}G~Si(Uo2&X`3%
zf?lpFA08DESYCUSbO<Na*P(w<$=hbp4Cv|d@nwO5dbU|~pphTr8A!uDF<kaUjglT)
zSXd;6L(6?>Nr~Xbj+rn{92D-~TUIR#)@v2jp0OgXunrk-SqH-^8tJXRTvkywPFh8E
zNXG$xF)1p;))Q9J9`uV9SzV`xt)$h};$6LZ-=45AQT4z~rc);Oh{=?--)l1MHJSFB
zOnXhHaBu>+r&`Xb?=_jmc)ofFzku=^>Y$rU#gE_tm`o#<QsKV}mQoHS#+`(v^cLyA
z%K2c&xyhFV+VZCOlBQkkOwMg9bb@91&VYe+&*cc`QbV1?Kd(qF8|LiFS*m1oJ~hq3
zaw{s(L<)Z%4PfPK0{5M@kxukEh3(r&hv!Qh={TRXk#dkPtfc-g+)66$!@jJfnHl|r
zl{CL+t)$&=3uWpqk?_OEvXbHzL|93;8ER!XR#sAq3$caA?!rn+nPDZp1uVbfm6epS
z%1SB}BUVzfv#`mrcAd47_7y4Qt_-9+bA80cO%Vk9G?~KGBP<wrVeJXiDZiX)IwdWW
z$FwJh1FZ-cTuV|G7V?1IMHx2BhAKt;(h#B7fQk=x^dub5dJqh#eAPzK#!+or(4BXg
zh?P67b7&e+X^i2xRW^N6epdQ`4%ne5460?gANw<?{t?f^(a^JlZBQ-1W6&9cYFQ@@
zs>?fRP<;*7!JpZM18*Btx1!yZ8G7<ZKGvZ6D)e+5)%CG$Q2jmhv?0sLHfHhkH=%c?
zsi2P8e$8rK&`E>p+nqG1ro*bpI<SLnP(2lTX;8v#?$Dt6HR$Q543{JV4Qbo4nFiJK
zpeKJ7q>kS2!hw0c&qA+8M;g>NsE+NVLG|TM8dU3Hh#Y8~PaoO_)k~qr>tnriWKi7<
zz0Md^e+WHY&m9?5e+IqI7*q?8nZ6&o9kRT(L3J$j^mTM(P(2oUx_liORA(6HWxfog
za-8Xz&8>Q%Y1r??J}j!GW5*(fVgDA@zsO(W-f^aKt${<(qB<W<Ao6&B`1uO93l->h
zqD3>H^gD5$!LtEzDE_BmS-f*;_?Y?$&h-XQMCc}ir{9SmM)7gZ!%=*O^JEmC6otWY
zy@7Y4;**_EqWEBxCnEZt$c|hrET+=$piV;mC@Y>np%ncK+rhT5>WA)2KM+-$Sfdv#
zH`gfVO5_5%QP+Gx_SUImD-OE7HGD664X(Wg*DsgBwH2>AKBp0Tw|kSR|1%2?d<n*=
zhC2mET3k2wt~ajNP{1hFU*UIAeq|k0lWU~X55VTChpGCnLLt>y)$sb`UQ7MyjabpX
zrjF~&29xNq@&VWNf9mtR<npQ+)icWHPOF|XucBhgoH-cg5f+tKoiK04l$mp@r&Lv)
zT;*(t#GEu`<_Sn6<>y4?b1F}rQaz(`4sxuR=A0dgm{~rva^_U$tcYYz<;)Z2om5`s
ztdGd%PMI^edTM#)N%N|vIP07g@e|s*q;*w`^Mvbf^8zU;dI0WLF#tD34#2&@69aG=
zDQwPn3Y&9^v^n4Ei8T{aBF-$fDQ6ZR?Dz(!O%6MgK2(Q<lH9#%V-x(L6nAg@*aTlF
z)!ln!L4tb;=-vG;##gHES?BqNehvN7k3I6<cTy|+R;IaERyvJ&?%q4f+}G>-UsM)%
z@0v7c<9OxL;&nK&pf!6?Wm#H6-nY~u<ig#>y*mrr+>kT9qRPq0a<<N?I2H7~yy+Et
zGcWchWOY8KEpJ-I&dfFpAU>hu)66nZpyYeqYrWSS`pYuLmlw9d*!{XwSlG6+!oyMk
zzdvOh%>*1|>=n`w&i^|hKsBhn?|b5Kzm766mh2qZ(J!fY7Y@N#W6!%#u1Y@17s|>0
zRcTVl7q{VogphCbfYI^eZX5OEU{Zcd>T_-P^*t=@?Bj0h^L4*Jn7Zz#SX|Wi2d-)E
z`}va?0eo)A7hLoAEl4){!O`)-bydX)q0@&x?71TzObFEmz0x227^Rb@|DJQG5qU7B
z5q=|TC&15a)SFktvC6@M<UpX$C4so3asz>aKFLXAl9KY0im;S{=Q|nKu{03Z2Qfp^
zv37YMUjV;XKSmy^4>_0vnj=N+Rv*HbeI58s?FD{<az?$sx}%eFTy`8fFintdGsYx@
z*y)TX-*oaSEHqw{m~uO~h1lYj*0;7)W7!s%`%4qjw?i?$aaF_8T69F?5>lA(+f<_m
zd#H>{&!#AT^^#_Cx%uRFKp~!8*d*jdasQzd|B2$dB`dI!__*OCDWT6jkyEvJ)S)^)
zIp=2(CNTS&m5r+%_t-$vWsnTO7P=2Re<I7|5-mU}9p4})ktyUFH%fvN4a3%1<e(6`
zI<S_akOQnl?pxbQ-}tbyCNLv>rwNM)fQ4=Y3WPJn^5V$USYA8}*D7sC8d6~E#Bmns
z$MU$4lvhGINI1}9Er(z8$ZSPYg;JmmB=3sDxg_snllzZAvGg@bbYiBMi%n+Eqv-gv
zAbC;5(+xh4-WD7OkMk&6`<QV2ymsT+P?-nZ)h{NEPF)8{BQ{_vBs?{)i6mMt$?v+E
zmD!1@6H|{)osjzOOc==8bIG2V>{O<WPW0l(=i&mpw`6xpjAM~d4$hv4QyLydl7~57
zd_UMPV;AwROw+DLY{w#asM>Kgk`OJ+jB-EnIO>8UzMoQblcGN*4Z(9cDf$&r$KW}}
zlsxYg<NrtTpDR8Ujgs<AQs@m-JjYd2UZUhDD4xDCsdtLvzp8k4SJb~q@tYNYyQ0_e
ze0Z{MBt<pds?L8HDK@zfFn<W6x<W><fwngw-fR+DhtKX8Hy~bAKH9<6JS%LV>(tpr
zX>gMeB}#rODE);jBh7#tb46E^vXihviN$Lcbt$kJ%~P+l1LbESF^bgTKzX_+ujEOr
zVB<PRqr)1^%&agNyqUZjM(ClI4%uQ$?*izpk*y#~+a5Unzv!Z$HBX?lD^-51cZOf1
zftsy@{VT)C*v#Zlqq*of#_MCgu$g+lh925%Ojv2@y#~FzW3*zg_hMvre>-~i^_By_
zxZf;@O0&T_??2GcX0?;wWsr$qH5FHhHj01oz#(f9;<3L0o2hpSl!igZTY_g=1nO<a
zhTGmGC6040^r|#t&|Nq-i~St*+G|(OSbF{NY<y(oqYv4MndM8tv-A>VET6tFEZ@7>
z%=5kpy+M%K;WG%#{1URz6GO)QI>L3*q1VsO47}|><Vfh@l0|+U;W~83-WgnHEA;RK
zCi26hA_B{6<2pZrp1uw=#ju_|Q2rsKe0WsCdiFs1r=eGfSk?>kWgs<h9SmB*Q2G7h
zI^#;m0MtR)Kd!^Ywh?-9o&RcFr!M@Q{&(U!q77rmZeSX&m6y8$yB@)L#K^JgYJ784
zx2$c!2UyGC!3|h|bVaQrmI@#5D3|p3^lGRrE^!98I)|FWk<Q^fT1yPLkGv@!;2`^{
zQzrBb=))V+3;OheKE0q%?<jkYvKO{P(OdU|KCvrI-+|vp`3ZLLK_5}+-7?tnm)uh@
zkDuN(_lfn?BXZl94eR-t>(^M1fOCNLU<!ePbN=PC;hgU&IOn4s7j45g;%j%jj*IRB
zoTGt~Ai$jZyug(aILE)yzh!b70h^rzE*4NunSgR`FrXYC%n5JhJeRX`@a+LuS+PpA
z&=>1c@5&kN94){gxhnO*yytS9Ev~UnbsHu)FpUpmd%BYDJm<L_KUU=CO4Vs}B-+LE
zGQD1@Tb8ZN30#XQ@Oy(%&`~^AkCxz3{NkMz31S^-13vP@*G%~T9<)l-yxMmbL0a!~
z?sMCNkV<L^Ayv!;gwzZVHNJ2BR6$5_`7P;Z)t)6Gq})P4NFfO!#XYy27*gC_S7;E)
zmn&eTvISunspORZ1dJpe^?kxfxqy-KF9^hyC>UwDf|2g@eAnShUJ1nI6GrMIV5DFV
z!${rlmG~{813%$y7>RQ}2qUpi(t&9-jKq#?JR%}6(yid;VY6T)Dw;47`KzcFfsuqt
z7)By@FBB{oiQ*3^4#P;4Bx8$#k*<X>7DgHYse+N1G73gwih~6sv6jj+*F`3vlxH^k
zw(SQ-g3Ur0A7RWDh9wxXgaHNyC>nw3h3E@|lXCeR$~CG0A&n>H71?moT<8F0Au*d0
zSOjJO+=YZ|6#%QLBbBa<xnHcLq|wP|B2Af$T}T=oy9TlMiOj1=-WP|nNT};NRU~u8
z;VhEq)Dxj6Bj?3NE<~ivdM-(H%4Lvz4I8eQgvG%1kwokD;!01UP6(iEQuMzOSK7}!
zA+t#cBqv2a%!eMX#5PY{X)!6foJK{PNzoNuM2fCwi=uZax>M0TivCeiJQPBobF!F@
zU?6FUqEL$pB~e_2fx5t&w1j${#i<q}G1^~;I2G>%*E_I-jZ-Z|57rr+>a0%URJV2#
zr^*Xq(dTx`SBU~stZ}Nx@yl(tHg>oSHcmAfAcu})ygs&Zs#56D;AjUMr<w}Adu=7~
zHZJ!m^zLs*&&H{?;R)#sPF07(&1xq<8>hM-db|$e4#-*r;tn=W^#qiPAg3OxTm<Ub
zIMt`nt5WeM*#*YDP1EtrRG9*$Y~xhd<5~O2%t#&EIMwBy#Hp6!85`72el|{ZG4yzS
zyxxv*sw<(_8Jy~F=;?ay2&Z}kdY!?k@=>T<RlbgJsxi>h*U=G9bu{#J`8vX>PJ~{Q
zIxq8OAeA^(>#}OD?$sHOPUA{POV>`Fz^R_#l^QrzA)8XKpZi0|&;0`2p2*Yu;pYwF
zhRGf0AGJpDDb6<xo(<?i@cqIW#2ahi@+T@mbVrdS3C_(C2Ju<WwkSTsc_fOD6JvO^
zi1U?R(hMlq!F@A|Pc-I2F+N!=9i&w}{HSmYj}D%b=L|M@K1O2=9zB>d$>IqU>%e&V
zzAq)@&2LHat1bPrz*AI+UAJ+rIT(Um-_lxN(_*cBs~+Q?n$R@5NP}cii`_;!kRlWD
zEp-sq!7X((pjETHxu&5BfSndBU$SgjgjrU<I>MNfpO&|*S{ja7#i>v<GOGzuvdRu*
zK2&MZxN+Tw#`b$Jd$F-zZ0yU0jh%vbFP}39d-uyUA*!7xvFF|PH(>elQFV^*+*^0Q
z9oRKNPB4)#V>N2l)5E>9o{U*fcjJdse%o~q0Bh$i%cViXznuqwfawKp{WqeNf$zAH
zg>Hots<<HK*7T>e^^om$U60eB(!+C|!qcB3B76E%Bqn<LQ$%h}e~Lut=}!?!WcpJ?
zW=(&}kgZcpf7<JMgv2tqV6VW$?sk*=4;qmXnbdT>>s{-m_jNwraqc$Uup!RjzTxh(
z*^AG8{i66|_c$Ae))nDnni$grv5x~(Ci#G~yo0#!b`bYwU0TV$b9J_q^>;Sz-s=^*
zHwMen_7v7R8wVG-Q_V6sTl6}>tNXvd*WJQ6KT0N7`3*Rk)8tVQ$bc*@%dOKCDw*V6
z=rFxpkJ$H;IDQ@I6)-GLd!ql9Hf(4rSS`5FrzSp`2k~ed_(!0<$9D&J*JCGTIGF7^
zFZ6}uF&{itrLPzcOMuG&1(FvwBVr@btUH#w4K5}``MulUbh1ZyzCb7#Ke=Vd=^;!T
z3ash(_fho;q5ROg!WE%Z&v*EbJa1z4(2TRwPWj!?^s`g-e#|{*r!KrS)Z*2Zm4|{}
z?%<tXVA_YCn|a}+6B}DYXDz(c^92tpy*;=#<p{qUO!)Sv>F0zN#|M*qahLxqAyn-p
z1y8$r@@)4!-wVY)2d8#6pXwGIE+%SS@rslEe8`_y;w7B)NwSx96Ck$uq@th~SNLH<
zXzk=_N8+M^&9Mr)_p@@KtGcw)b*Q2E;l4xm;}5%hQdHM2QMO$ZaF=P5;AE{QvHo#p
zKGr+-f|;1G#RDG>Jg*?VWJuZ={%4OF3cjwdmz(JY1|rT)$v=uBUvBcm6u-~gK5}Cq
zkQj*b5(av41%4OV?w-@v?}Ox_ktqjda#uUodoa4n!f@kNp4j5Tv%A#GxH~;a^QsI~
zk8hgOjD@66%+95Gc09KDrT7FnV^00LTE{&pBkyu3&8N7js<vg-3QYQ%k)6+PNe%-~
zSi0hjiblvz&d8x6?ez&Qs~Q}4R%SMP<ULAo^71)nu3FMu+v2#hGy5~<J;rcWSyg5h
zd9FYkYN%b(XsFK1Jd9BZ6g%#`fkVhGr(%o9?d0V%WX!NJj7j7)FFwO)#ZDh=Vik>V
z;2`;NND+o%>(1mZ)>L`sS`(F9<GW-(s2rerVQR(4szBvnjuYl4n6m^b2eT2sW4TT&
z4jl(JFk#feuDleyT8LvL4l72FDlT#Yn9kl>yXMFlMNTj&ZbpKejAe>5{JCylH_z+u
z8|mVVU7GsUk3aXhxHjN(g`~Vr8>{0r0J$PzG-h$(C>&(0nE3T82m#hDBc*0^kcw3#
zv<48>BNa6u_Pk+~l13-L4tmiNn%8(5tmhniHris@0$gVSNp#9QM3#t@^GR6Gaz6{y
zb>@>)Q6}~)Kp`Y)qD<^B0fmsH5cx-fr~q-|d9f#^gl!yENy4j)gy(R0sJ?ooyokbu
z2fM<S>3A<6Ibfv2mn&Z?o?!2lBa>73{H2OXq28-Ure;WEQ(8L{<x;KHw$Za#63#eF
z4mibV9!VtRgL3v9mX@u=v(nYoxiexW(IpmO5?yf`9v_t3m`LXz>Qv%6P1p13;$oKW
z*0bqSVqz-O3SlM=MbDqZMOZWH#Px`t!G~^PH!7Ea(&LKW#99S^o1&YQTqB{+lgDXj
zt>cWhzbO8%ibwkr@qSXoXDMDh<=}@Xez=O~Bo5|Rp?F&1$j?#y*A%}-QCiuU?<U1>
zB}KQ!(Q~8(o*2)$w&b_6TmW)zB2B?{sq*$G#U`N}zI_=VXhP1O!iSEMeWKKqPl)-<
zX&szM)SBn`y#mj>&*ysmlD$x>-%CvQMg+aX1AcFGoFBnE*5}>gOXSfmUy4vkO7jv^
z!KcP!x7(K_gvkkD9`%LDAcXJNk9j84kGOB3dlfJ46K?i3<N@S}lHvZ^@<&xkMLg~^
ze+hV%S){lOcHvyqoAtv*zz36}MUGN*qLP;>e!8Obm3)!nmn+(;<m(iFzM{7(IcuKz
z->WFw85bdcf)s^%R>@ye{F|gG*9VIKSn>ZR?Sozn_nly{_&MjTvqFi*YZl4Gi@4^g
z*ICf^W+X;cs^1d%`+`e~%5M@BF6K$BV1u?#qmd0^W>(;RFq3y>aq_Rq<{Opcu~vR9
z>Y0gB0%L==gV9FJCjiA2;biR1@=eAwr{k!gkE<=cY0zVvv%^XV%>0%>FUb_B1jUwK
z1D^5XcJ%D)y%BBx{&w{ER%wdo<5`-e&SjFzz=*dhCHyY*@c4<I0!0vkZwWVGGxhF+
z-ZaQ~OHkz^P;Wan-1a6Zah!ke<Gj0|V3uzt+WO6=KxJTG@B3(wztNc+^cgF^pW~U!
zZzsQ3pl4pk>wIN|9<KwpMg(5RyV%U+uj82<D5InHpMf*;<Bu%UGe0B|fqV)wGxKBL
z&`-si#GZsW6ngr8=x%`dab~xfUn%rXH8WDj_VsRrUJ>G0K0ezF%+J=_2|fLb(Gdvz
z67=--;*k=8ygga*b?6mB&hw(X7lC^AWJR9z3CO9(cm`7atHxCbJB0y{DH@H5iU|9k
zt9T*Gh7g{sSjd{~#eo0IFko?yu_NYtjb;Q*aIQ0WV!n4p@fprfqWC!Hu_!)M{JLuq
zG2hoU14<v1A4T!#XN*Uem@fy=>Ojo5zrpkAA7$}J8$3GB@Z7`?aNHx9tz7)Gi<1*a
zaVq2L<+asywM&-OHc!B8MUBobS-P~jcJ+T4tz7{;785MPz^gSKQ7@SelMk0Db-HSG
zKXQ5DTzJu0G-W|)anabG!C%FF>BV1r@z-Ab^$VDr*p9jRKZd``9$8L6yrma^HSkxO
zV&rGq!N*@^t#|d8K))Dc24dLlBtJ0P!(S=a?kHERY&^Y?JJ|O8pCTet`*OVAO~zvC
znJ5mH2zu4^xR^R41<<+MO~&NEOzF$<Q`ftKkroU}<<b%)e$q`INafNoV7}w?u7a{a
zL@`Nkpfkuf-1n?+OR(*X*DoW|H}Z%*g)pY1R%bZ{&O~Qj#dA3sea|Q-_i<m}z$;F(
zW&U<#LCE5ZBbp!gE$jb0G0&Ug%Chz(Ib-p~)7Lo;A6(x%?e>10=QrM2Q?V<jE%%i2
z_xi5x|Iyx2_&!L4{rT@X?v1PaQ+qVV-V(ixa|(fV4s?zXxTbqubA^<T&)b>l-h0s`
z|DK&WyDD~il}YgxJ~69M;GDb}rfbK4LLlF<Xv63_s(Cq3%{2fuw=8#SB&d0n0yTp{
zxAes!bwC!qz*!^zOi**(s00ORrp>#yWZ@;gL0>Cb*!YCrm;Zgv<pXm8X)YQP2S{@;
zA<b|32x*po-1ubZtbsYffz|8to=ks^FlHbS*R&<s3#{L?p4enU=(OPUl*4AbFS;)b
z_c`$ZG`Hq@!7Kopu6Ipt_V0qp`DbCl^FaP}!SyM_6GH0)>r&?l>!$M%FTHy}X7?Qi
z&sn*uxu$kedtGhRM_`Q_k#dV$)6i1iQe9tDgKtC(RB_ulP~|avw1&~l2`PcpKIwoa
zJxmJhlTD10U}oCk+2hl*NAW*za3-XSQoX?dGmlnaW=6m}Jef%5zx@{y$;?gynwcno
z%+J=9<L<ido=9KQE$@`=TxJ-+Jb=E2-vK)CYuk%^4h1#7p&fUk0bo*H0hmXpXYu1_
zJS7Hzc}zwg{o*eXiW<N?Ha+JN2rj`E1~8A$$f4qslnDT{EHyn2f>$B1Vaf8;d`4Ly
zWO@JLlrpseVNOcT<NOtxQ3Tpqk($PyvI%_Rv)B=?d=VS%s!2b>?j;D5ci|vqFOGhV
z109{hoA$gRNPQVh>RZ@}Fbw<dfSatv7;tmde!xwbsc6FHL>Xa5!q=SmwSaA=oHs#%
zmo!^<0=(?kefaWyoPqEqDX+waFKI{z=0<X%IGjyFO$*87Pp_JG$Qmb-NlMM=AQh`f
z_zg?Uk`y(f_HTnyN*bM9pPHI7uo7jt=97FE8$eAGo*Xb^Y#Bm`D8UwVsy6%QZ1(fG
zQSfs&`{!-;^O$+*c%5(1nYGzJd$V6>uH$3RFc7IrvH6_^aHGkiiP+?RI;fQMXePyC
ze;TNi^Jp2xV&4QR<vfb64xaf<Y`8zzi|}{sS+m%?6%!ZDYpLzz`|-Z}--FRHu|QrL
zUuCMR=gcXe>-cU6<`;@F@xFB7Jobj*h>?s>Z&}jH*zptDpJaRjQO3vEg&LNuaeTJ~
zvvYXWp#}h_zFQRsfs<~bpy<aeNqe|xMj~)b^c5r;&O9)zG_$K%>AoS-v;%@jQ%eK{
zEV>yVOsTt3NhVVIEmSZ0D-{*UBlvBKe?-w;if&fve@coz>v>W<OD`$@FN*)G;?XKa
zyg*W+FOXE|3nUf1c-H_gkW}zxN`JnhoLa~H+12xW8aZuKJkcm3iB~InostU#7;=HA
zf<B<)A6N8gMYpn?=yL_K3e((es{HKfXobcVLh}w#^Y@eTAU0yLxug`RC(e90wGKOV
z)^ZOctGK`S@Jy&L{xp+5t>~W={ZLVHAAugx7V1k=SA+Dn{0YXR<l;&|kwjcI`)Ss@
zKw9za+y|c1RUacoNB%3tzfFpGJFvTLFQBrCAcceImMOFXPOWNPM%)UWS=g8s#Sj6P
zB~T7CKe|Vq*G_)<&^5&;p!@6$g1G{3nnUI3qV~mBew(1z83gmMXyY73V24VTAMXRh
zXjFjN(qsz+@`5-s`9L&1`AZ;@g^z6nb13vQ0wy)(ex;S)80dX&DyU=odO6*d&$JzE
zMDHtjg7}2l!A3BT!p)pzD}lcZ8>%cEHb4*mqHQ2+5zwq-5X>u}Gz@aq8y*u8sJ9&(
z+Dns^IL=R?SEU()?!vKI>;yErznB80YhUl*@NE3U$VVSOW99cAo*9grjR`hV7X*S?
z1U+7dzJI)qcd?ntOZ#*V!CVMEre}UQ6oI^rU@k^vXAsP@pr`K#drAi8$1<Dcy9|1#
zirDC#eZ6l&uM8?IpYB$epRGsaRQJqy^hBT@%|m8;ISzW1Ge0zK5y;yJ=2YkvLQXyQ
zJq*;d5zOU=9^)BE!@nMI7t<L8vvlm}A^~7_0>ONOoiRRmOGF8WVblvQvKPVpKZ{^y
zb`il$vJlKf=MB-I<c_mcKZ@dmQNI9OH7^YfP6s~ig%;1D@j9RbbS8qQs0q8CK`ez=
zrh|=G8uLb1))a?5vPR7>JqR;O$3`&8jxkC&K{5K31H&jMjP4<fl6RsPqwK{fdojvR
z+F&XhYgVALoP%Vz`OjgLq7RlB<>p?D(!eNb1d$(QJz$;_wSE8?C7?maAMkUia^SYu
z8KRVXCN!C-fk&W{03H)1@c2s!JSK*L$M1{zmsA$O<4yrQCQ9J(GgkwT7i=T!h%ahP
z#`HZKyf(D>uGha6kGeW?(H`F&J9j#T&VYe+eKI}~PC$#C34s2j!%*iscPk-6-(5*h
z-IrSpx^wr^PHW!UY0W=EGp(d^=WpnL$6i8}USZ&dK-nO11%-9NjKKv+zscR)Zuz0_
zyTf~e4oVsC-00ra)^}~W?;h{*hW@|bi&}UhfQh2+#^AM%aAoRVCqYg>UewGS1E`Tx
z6#zOo?_1?>B-Z);6@`u?fX_Hi@Z>!P@LA+@<p1Lk@V!ia=Lq0avXIQ~cqZq!fO+1}
znVegfyHyhOyv77QXC5B{<e7d~H00^EHI^<2uKC%Z`n9F=K?g=?#s4F}d>ChQ3g|QU
z_|Lq+vLie<`}~T(1=qat)zDc#c`=wb`**pkGtNr(#l3!)ggmQ*3sMf-C9a{7`|e?w
zoQ%0|Yk2er9j5+?`SF`kSz*}m7{ZQ)0gp@Gg+WKJw9kwY*(dQo@1!FDI@YCnxdmQe
zqy!xoR0h0($;knChrk!lLw>5CIQaNt_xlOHwd=rdVK43iNX$1;_gDj8q`JZvk4w+G
z0|~}sGx5daGxBJ!m``zdf@E2G4k2h7g2MRXq>LOY()cX##fsGQ1Z2Ml0vlhPoSM%l
z3tybve>kNUzBnZ{kJ1s0;cUvOscG!zXngMebVpvdg$TC#cI*ccgiS-3`0y1a%oH#y
z39|&gn!Z>>uo0yP3RpzSE3py5p{N-kP9%)pHw;)O5?{HDl$z0j%^N;LNrXumfFCKW
zJZi6!*Tp7(0~*m8vZh#|pfi87f5B!<LsP(nbLGO9aLg1sj>p4f(H4?2e;pTlu1L-j
zEz~({G?2N=9AtcK4kMs385_VzlDXLAo_!RAB<D~j_FF(9B)N++v40E{LXzm~ZV%%+
zF#IYp2EU4(-nVbasw=biU>w_x3o<dO&5A!%FeZT!p`*Kr<w8rijWi@@m(d;wpcsvZ
z9h=z)QXa&{d3(8}6sYdpynR}SP3()oh(!IuIDQS!2ta4OI<qJVjNby|L8-+9iH>JH
z;)(4nRrE4N?^pCwMQPOuq2roP3VmXD<oPfV6S6~zEl@nvyNv;rAu;hDoK^%<+KDOC
z;g7f#C-5XzurZ+F{?1`QGdqa^wRRE%+KZl__^2H!A)uJ|iQyfzL9->v78Z*Eor0!?
zO9=;kTn&kNny*4nV+dho9M~Ap*P!>5si2OFLCyS1klD}M(X%m;e?X5<kR5CcXagGN
zEL#aY+oNgI|26b@-&r4M<|5Dre*-pC@AuFf1{w8Gl_F4YJ2teJCMkh)b7WSf8H4V^
zu~}>`x%Y%AP`b}pdIRt*{KUvdAKDnkOVHbiNS06E7nbi`Z02dUpn(sB%nqMHU|#Qo
z&|`Y$$BAzY<ZWzcH}pD#?fedUx}E`hh`{`cP&l)EoV9nViZ_XUz0=U)=$^78%w{q4
z^mU*qia_4RZ1^Uj^Xmw+X@lN0q-VV_9|ls<o3C2hY0sl$$Cq?^*4aSWANFE4|J5tx
ziKc`dXPsTG89@`AYYm>BL+^~@GsK7rE%KZ==TXgoa+cZNC_YiF@2y3|Y(CVC&<{HQ
zj^g_|sm3G9#@J6iweRD&+nCIxB`x(eGvG7Ma{Q^DqAolB-0vi^FC3B)&N_{r;eb$=
z(W8sHkGkxyu6se3UeM*s1-dN6FR;(4!rtwk(XRUw4-N!$iG2|NGnh-bla-juRlS&t
zfw{bnpEdd6(>=^3_9n{_(cwxz0LUfmmXp8ff!p06sqLFH6oyi^3n(QNab>wxxw8Cp
z$9ZsNnSz)5o8qhYd>Ys1g~GbxI!=rlws>*fnc}E!@y&JH#nBy$U$6U69KF3btu(D9
zZS02l$#6OuN#Sm6f(uG_i$n~V(%rbtkT3^#;|GRB=hW3)KCE-ZGH^QmhW-y?N|+B*
z!V-)Ul@<&xII>_v|G)1wrfs=}KIazHmwcV!zOyT-HTs;dOTc0d0gHeq0E<vuDAOAn
z3|3!JIoWgbHZ1%-|3b;Z_3Jae=FzuH*%foHm=j#T{hMBM&etN6(5m42i?)UQCI9q-
z^gEfiA#@JYC4^2t;vd4C<utH>-Rs>9NFug1Mt`noMB*ycM;MVfHU)sgfWr#~)-Ytq
zkg;H!vm`fR0-y)4Ii$IX0S^<!q+`di0XIkB5wwr1XQ*3vL~N-K#xukhRvjc9!Qn>c
zD_RsBL3IH~lsoQm*?sxiJzk3@IqvaNB(aFeE%3@%mYw?pD6~?^m=sl>k+%z?P1wTt
zL`6mpWyCGIj~lRn*5YMre69Pz4bqia2;bvh7)~G-Df=IkmNSP)S#ldEpkamH`c$-q
z6Uf-vkyzGyILO$lNbJ0D6b@wU9FiBYajp=l*&O&Kqs{IMCdWh`e7iZEcX{!Z*%MQb
zPMwhY?o1e%x?(p^u)N-Ju8OoF!yLheMf)%<YNTv<q(pJsn~Cuj<*1y$sCbS#CjY;R
zPs2k(o`VsXo-0j|AEx;0sE6n2MpBqrZdK{~lVX#8NxlbaK5CR}i?+7C=uX4DGg=23
ze?eAnQC}&TDZ(@2#;j9k79~MFLL_YUeL!ioE>v`cq9uybQp9*#v`AMddXA!(D|)k{
z_bSTnpZc_Vk=lXzw-<0bXpIa9>JgN)1G_$XUt|ntL=<9UT75cF7~`Vy+l@rS+sV(i
zhW`Z_b!H*1RG99D$|6MVi@}+v84JBdW`UKqZ5_T6ZS#$&oFr4J^5gwuScSH0wlJOb
z$%r%0TZ4*{KVl+T_}I3FpAJ0~F(#~p#LTY|df$oBid~2+6HR@0J9_r@z5u;Z<_T09
z+ZyhnEzfEvzsn#)m4(9`=<&X@K5!@kt(!MsGxcf^sh?O>r3lp9jt#fINlJhgL9a?P
z2Hk~Yv)I3c-b+TjK77W~`wkww_Uez%iCMnsxQLCA@j5!PhQ9*6fzYwTXAqeA{R?`$
zKIYevHQbM%*3MYN3!#TBMSdMw!;7HDzQYdo^<Dx!eLr+NWO?lw47Wm0Uk93w2;^;R
z_+3W%*jF%6&z`~XAoS`WXT30<fmHYMoR}UpgQ2vrP)=2l`_hsUF>zsh@z^n)ox$L;
zv%#CHp22V!TT<@~hMu0mAS&J5na{7^`SA1kh>XZS{CtI>%+<GAqWBc&JcDPexxnD}
zZv)Tjq76LLvVkW#zmGa!qGbb5w&pDaqkM7F^BVmx@_PS<ttV{Y(y7D2o|f<*a-?Q-
z2nS{aFQ42aMsQKty+-g}Blwrg2)+P6ygp|(_Ps{%w*y;!`*85X-lx6AsbG(ly{t5X
zpELQS`lZzsD;t;BpI$w4Wpl%l74Q<|zyGr<-U=j(xXHE4mtaMXmazCYej%ULymHy9
zn%1zm*_2kdv^Li_o*s^@5|P3pTisIIx~eH0^R8UeKFqI`u8OLcuBu<rTHhF!|JqYm
zBg=MSa!czn43-bazv5b_{FS@5rmnW;jIhQLYg@3~NF+u6TDa7RT-IZ7HHzOhWxwl|
zTaXUyce2h8zy=<6jmCkuw1Jb_HgM${&HpaqvQRt4rEpueRd_?oLJ7cN-T}R#F;aL#
z+a)F?WLdUz=Yt<#&qbbwOsRH;US557{-}F*z&Y4^Iqz4z=dDf}Tan%7L!7VOxOr`U
z#QEEe`*zy}1$XpwhTdHrY&Sl>_=UFk(aZYp+UpJOS2kwPpW@P9a0WeknlofZ^;hx>
z?)^SW@oLU*D_->)l8&fo>vwU#%(hMaYU2CvaRvvgld4Pdhur%E=)95h=ZZI=GqNJ9
z%{Mquom%}rF)>a-Lc!d&jDoN9e|_%<4>z5FI^$@6H_aW&&V{Ua$rt8w-&VozcbNYj
z80NnY#^BA%-6_&&eg#MQhZ3=LQgC>_ml8}by<d1D3oYChSbfC?I2UX8sO8<j>fqAb
z9u0lntH<#EKq%SEp>MPKmwWzTPX0MET_}NC+ZTJSFuaH5CuUN5(ZyaXjPHgtv{q^-
zgq9!ikJ)Zo7kr-0c1Lzeds>&Y>$;?Ubyu9V&2}H`n)>ryQRm7>KIZ|pl<r{`-A82A
z<cruoC;C%VdxAS>AHNd@{xO#LM;v{>rQ~8ED$jc~aCnqww}7`}-8d1mJ0|8n6|*ZQ
z<|is<XQ0^1?V)w$I7@x1mjl0YIF;vzKRHOg7n8^H>!w29N-!p@1MtQ0Iv4PsUpJ0A
zglIa@nX18><6yK=o&CWEYYw2Z=a-cZv_g1s<tV55DdCPa=8jNZgEgh;*>{3<X9)qI
znsG`nJHAN(HRIE>en5pP;4$IFw<cud(egbKTS%|7b#z7!WtG?xThYSV_dSU1DQro!
z*DlAFyc4^W7DWFF2Rb^X8G`2wK`L!rsc&M3khojrMng~`Hj&#}9LU^usoZpQ%1)J=
z7DVTkhJKo5W8sg{xm^~{Efvu$n~qLNfq-Sxg6P~%Q@Krp#zJhOY&YRRmW|$Nn46AH
zp>dYEX+d;uKTx^VL1PUzksIqy=JtJ+n~qMoOXa2o(YbxBa-(tnyUZk#)8AE2Ix6LF
zDkm+7&Z!K|iFNioHkyr%oQ_8nuTV#&@Dbq^YC%*^T?6nALpD0F(UxbPb-w=s??T@<
zUEi8a=dqtZ{)-}reRv{ENO5KnK+yz*&!V2k?LNYZfX}6ovXD5&J`&ipTxSjmqa%S5
z-Vva8B+-%j(J-Jr-JIcsPiLarq#@D`%Mj_-VTgFLL-eIJ?GuzO%9R~oObu6dWFxNZ
z*yji@b{T)iQD)ec-4lY-uI$J$#JaLeXvdXZ41@`jvAyiq!FO+$6$5kbXDP6K&lTF2
zd%H{v3q|*BNr;Zx?(KG=;!KeAC_G%`$0#~e(JDo&6{QiJdS@$ouA<i~db6T;E4p1#
z;YJSWey#X-6@6dPe=7R9qJ7bK@jL~Jj#u;;MJpAZq3G#~o}uW4ie94VHHvOkbcdo3
zD7r_{=N0{fqJLKOb4B48Sd=SI(f*1aq3BVHZc_F82r1B%=Sf43^Jhibu*rvby`U+i
z(BqO8<OeGL2+~B1yioKQB`;Szrw}pzD~fUo5%~s1*DA_sBa~l4it}8d_$`Xwspx%*
zKBVX`6n$RNmq?NRw~BvL(N7fhvz~CC1VytI9jGY3sF?l;#g`~LMNy7vWO`xT0j*Jd
zlcKGpNWWI`=P9~b(VG?hj-uNY{i&jlD*B9~zg6^IMgOYkKNXGV{X{vE744(w;fj_h
zIziFvcwdv$U;v<Rx2pRb84NH9n%{%ee3b($2Lq%;pe)^)o4+B1aOp}BClIZ$=iMaU
z%`>4rKCI|divCg24-^&c9RMZYHB2{&w)}C%qXxv4fFenhn?$ftp(KinFlcU3;5_w~
zQD_C+I{bP^0^55bHk`Uc_lNf*(TH~P%SSp>{6}Qe8L&SHWO8Vv7~!L0E5DJ@`-)j$
zrD=oT-^4S(zQYcc5KzqeWw;Xe&TK(C>yr^@Ccgj`C0`yyvhZ=WrFSv(bly@^?pIoR
zS3qxsKAE9tU+)8WM%dTb!M@&BG!#BLcGv)cnf$&CIjzsu<BJ)pEF1!v5fB;=lnC+I
z-+;~3%Qo~-l_F4YJ2n)jNlGyN5qedcG3YKFo8|jD^nPx{>qGl`kI8a`yI&oz=`%Pm
z^D6-&Z#oUrdavNXypAP(@b!TL^OkfpDB$J3of{PJPw258m>;qhfjoc5%<_48of{Nz
z81(ou%>3|XCIa)br^p=zy;D`ZNnQbCUhl=wD}#*rp~^*Iezx9|(Bt{2heuBY>e+(_
z{s2A7smI=zfxJC<;2k4B_B{;L3x&ITxRdDAsDQEK#ubXN|CQNJ=_k$;9u+Wvx1e`a
zz<<T4fU@w@6z^OrZnNBRl)&`{&*o1Xg$^FZ>ikeMpdN5~{)p?qnQ~8R29z`FeiOxK
ziI-I^;!L{#rx~H2NF#YTa3)=56dx2nv|7P)^2JJ>RGExjkBk}+u3EY{YGClPQCMVp
zzw_rt7wbjYU^3f>OGElMjLfqmXN)+gZ>%kr=NYxEcIm3qtAzu^aIPZlnD9BEU8<Re
zB{d?iagldMI5a$vh1SN5nbb2Q33vl~M-udoB<LMU@CEoVYzOg~JaN&IrlyufQyP}m
zE?ZW+tZ>1~<};SoHrCV?jvrN0G^&{MNEX#M)-0;Qx3yRisAgqDQ~iqCX29ceO`vX#
zBoIBX97(W3K>WQU3Em1|BmsXCd&(#)>ihsk5&-(A1H)JGiyZj>?Oh9C6~(#UJ)85$
z$>ZcnLINR16i~!~Ap`|X04-Rp1cXp83PFgW<q?A*F99oBdy8H%C{M+!)FRdTC_buH
zL8})nwt=d()T^o5UTf=Zeb(aj_I}^Yzvs-^6X5U&+TKjE`|bSm&%d*?vvYRm|L31O
z>;N&rj=*$a7;$X{U`PN5h7s++aF=#q7>QaA+^1&Uky$w~d`dYmjA#dje-j6WpKiMv
z6Yw&u0&8vP+}2?*SRT~9wDFk&pVhl@M?p@}cWYV;t{(2R?kzZL)R=0kEz2sOGOYU)
z#nI^D7$O{1QwDXvU2$yja8wvF+7!n-!jUyFtHM3gNl`f#+y+`VKD2v~<&-+N1*%81
z{w0|6vbE++PZ>|aG&|<@wZ2+Ve9rJ{YprieQ>ZVlCusR@sqB7yWADaa7g#O!svQM%
zyXamQ`6J->f!_k(l*Sp2_9|X|=xlxUp@AV)E^?-b<Yid>E#-b?pzstHUgDRpGE*qE
zIcUZAD)mXKXZ0yFg=B3NHp5oo4!R_SvBGKb#tK2s?{l2<KT@U&zOo_yrT_gim>lf)
zD6lYCd^>CvnyYJ+twQF2i?lOBWvSph_1CaeSQ=RPag(#)yw@GurILn>&H~O7bcrxi
zAi2*_u~W!<`FNid!4T}*6;8@f%tUmYwhFAxc4G0;)bN!kq2mwFt**7pUdFI-D8;c}
z?eC-v0-w)$sek_Kso|w5cA&KQ%38ZJNl7CQDrsVpk{S*wX%Qu5ANcBSSX67Tv=1uk
zQ9FrJQPvAeR^UKY^?M~N>%isOSWs*4JGiVHd`Vp6-P>yI%|2e^0m}6t+Plx%h9-ZQ
z_7<EYdX(p~o3H2nTyu+={O}ixHSPRz$6&9ig^wl=PMI=!c$0P)X^4KX<P;oW`N1uV
zwW&p0LdsT2c|9TJ9!YsEmNH07yKga#BbvLyw8QnLsm}W!K`i>G&nuiiT|5As3rbKn
zTbpATJVUfJ;nA~Uy>e<|JeU_7fSKl<=&0n^@Ti+w9R9B%KS$lbF&ig%7s_c2*jRC<
z7GyU}EjX4x5}RRcLDE!3a?LHaBDS2Ac!P^Sfb>Uf(Rr~jxFC&F4Z~EmQ9=KEY&1wr
zdk_a{YIfXIN!lk#>5t=}KZwZ2g`Jpf5jGAG7}?fI5(h(>q_U0H*>+3XM9}BQXKR(D
z21!!c>UFjdYKmv8#CAb^wxA@ja+svDQ6Gguo+)V<<>Z>AW+8`3Qkf*FY^!v(W=VS#
zX|Kd*yG)X(pioJy5}b*OAQq4VlN?Mms$;Vx^>mYTmP4~=I6<98@7OYGau>Vy3^ln6
zd>e9?)FffmfFa6`w`$;%$63cjx*)`HDN*SZVeLTVC3vkJIPNVolbLLoFYvN;s+yUs
zQ=^s)u~aoPIY)`9Bk;DvK_`I?$F}MSY<i#)*myxDY|&K0o0>|{r<#DHXwU^w)10?~
zh-uC<iR6q0QnZ)}u9#S&`#8Bv6}l<z^Wvqu4}_QQws<eS3<BBOz4V=+@upyZ)Xj|#
zzguK^oQ$7gKY4QPxbed+XKSeR1dAF7U*-bK`9UZxjgicSmUE9BYvsn5^;%fZm&}~e
zG+BL&%$bZ27|XfMU(#2tyQ(f~lRq^zq*_d-$A|=-w}(QziZs7kHZYyQ_>p;&jU<?h
zgu5F{Egs4g`HcOnhPeN!^H87c;Jt;Gh#D&5K-2_ru;3WM3k21ogGg_Z__qbWD|n~i
z_XVF6r1c-=?iGAp@MFQh31<5=pRytVe_x5i3A@TaO7L94O9WkOki`;TCU}eBdcm9I
zI-ek-|9FXrSAbU~{$CR3Z#2_sn8ftYC7#7{BF^7yruUS%at(kuf0AhpFidcS;JHMo
z;l3_-5fS{#dIS9Pgm01H)xvk9;A$fHH%a<Ef)5BjMudE2y#Z9#H{gFo(%%w%NAP{&
z|6f6T3M%;-M3kpUu!mr8BIFJf9884#k&<33I6-hS5&Sa+uMqkQ!S4v(B<Y(3*R!6X
zp1q9-4e%XO|1oQd?}L-CTjtvuqT0Ry3dKU^AVE4<^VfiSY}zW|0#$43U~39IUk~$4
zXfMwQs`i&HRulMPR3!r6y^{Wz;ByDz_sZEpempNq9uQTht~8H`%Z2h*-48%qsECWj
zB4`%MV#1}6ZyJf7fJ>9w)(Nz>sK$mOM76Ng@=_y9nj2olE#foc4aFds<SzJSNyggZ
z^k8z<7E{2NjJ3t%xF-c>L8PFgrF^VshCO@+3_krss4Wr<vegCmz)fR5_t<M~Q3O6$
zHu>Bz2M4CSQt*AKo4L!P&}(gxi-tf8FK_T#A3Tqn#3#!eyw(;?xRG(Mdy-)#5LFfp
z&w`KlogxopZSk_fhpJQ|guU0=;&<R1E9oZeK*YSfL1^%_Z1V>1^|rx^VwaZ*aWCIJ
zUG$pmURLHcPcsj10)O%{A-)%zSugeIp6*AbuwKwTs=(`g7n><B8xKO6PLA92h1HaI
z8u*x>@=yd7824IboB_UWl5PU0b(`|)z~|mK_8AP6R}Mb2e3ydnLX{f7^Iq=`@bv}@
z%g4Tmf%3e3e*j-O=;Xt#R-rw<uDA%dhsUEF<?~u^^amgFQ(n4eQ*p2L#$fQ33LpD2
z2Ih-dZwyk#8>RgRR`#!`>|a^6U!M*YNn3AxR;11owchCT=^zU7rg>9mYp=&zVP4-{
zKl{?@bFF^O(`O1xl%zRCQ*Lrl%dX=y>YEMCyQ=fJo!Ox2(}5jZjQ0NDziDvOr$cjG
zJkz?$h_l(OFyge<xY>yFF<WcI9Xt+O;^H~hLvit-^>kc3SFPpZl4zarx*GvHR$APu
z$F$D)-?;REl@_}=@E1k>8h-@74zbP{ghA0mG|o7<Sw^{QC6TOI#!*;zvNHC%Iq1mj
zFh*8&j2#B5y3-7!(+uMu%M3$(Em~vnBW)k+IkZPv6ZD0dVX%wURv5E7tuVxU1*|Yq
z@l&V2v5x)#E35nnj4<ZTxO6t`bS`PEZ?^0}N*jKB{dd~|VuCS-7;L<UH2Q6*f*XhR
zc1CW`K6#f7!toy4xyH%KkGgbt&g0VIVP%*RbLmhAmkxFJ7SE2kbg<`V!lgr#eZpCF
zcDrfgo8a!D4(=Y>$#-+pv)vl$(xJ|2H$Aoc%S}1m>C$0Ca6{y@*4OCLp=U}RTsqWE
zE1n*6*I>`e>^q{m+vsk2O=G+Li+1TymtI$qz?0Wx_w?6A>i(3FLWd9+G~Lwgpe`Nm
zLS6dSW5-Z?;FTK<mkt#PRuXXO5C~+5ONUgrbhtvfbZGYoE*-82G$@x2mx)V<h`4mH
z1G&oj0r_Ak0j>uoI}7Mb*`>p!1E|+sr!6I7RM<)=?oO8uYYJf!l2N?G4>OhG^?}8i
zeNw}V{fi>wYwbgF>A-;!EY*p2ahN6s9qZD8{f<wqra3D~j}AV1bO>mV4y_5E6}E_X
zhF>J4+$||TPe|D+DK92?boin2=x|xYiHJuBF(G&)LB=!6qr(F2UR#+EJmU9yba+O2
zbXZ`R8MMa}_2@7JV~f(=A9XW>!|v|+S>*<fEjU3=vyYBj52BGlB>G84?x>MLR^AU0
zHT*dUA?nW|E0-f=3H}`Z2gJVEOn(lfjmDNn{|xN-9>ewmwseYUz?Sh8cA1wU`9&PK
z$(hvg>@f(DUm+6Vd{%_C?IMk%MWxu3w1qg((w-7&ZgS?6BF!blOQU}VmW_oU;!0Z?
zl}5D$%jPC$rh~w;xrBIW^v^(Pqp(fHrpmSn2fAz=0H!oIIrBo1<`Uwi(LV#FHDX(U
zO-XwY2U^<QBF#<C+#=FkLcBEkXrQ!Pu<^GjgLgqo;(#v8<tAl*Ad*}{yd?T)prn_u
zy-gu8NkfrDNp4am9}w1;ONf(nX!Z|1AjS=BwEwLB9LDh$^8#bxF&y&AF$^Ny=4`lS
zaNDFoavPRGa$AQ%`VgYOoG-0epP*=Q?i}6&!EoomXw01hyBy`oA&2!BbLYS&nLEpM
z=fD_4r#lBH6m^R~8VxELcMj~bsqlM7kW)e#?=Pqn&WMkZxKcPHPAe|*Ef!oRxL)u!
z!5;|TC-}VJi-Jm#3^{+2xU0bbT;ecoR_7@etQ0(5@GF8}6`U?OLr^J-A^$pw-z>OJ
z@JE7=2>x7fkKh}EZwY=bXhSBizfiE7U?0I#1XoGDK2C&&gq<f9-fs!=S!F!L>jkD0
z!PiaVr4sK$#IJv);ORoA!h-Zsg32%e@dk;1Q}7DG6@u3hah~fXev6<oxIq4G692K_
zvx0jBUm+s@ZzTS<pfbcjeq{&%46?p}xq_vFJ&DNQN8$qnM+kB-hxx_})(g%SY$hVV
zG6(?Qa-pvhyiM><!TSV%BDh2F1;O74z9aaa;NJuTyq`EvnqZ#b34#Lz2MMm@eNETX
z!fC+p?{c5J6R}xVH8}ahZM?{l9Kc4)g+d|;(v_RPATAH&t47$t_6H%$x`$^%^Hj|k
z_`Jk_EBI$Y)!d;grpm(f=HR8fc0%e(P!Y(Yt~!s1YW9W-FG1pHb#e9p<eNsKCs3rW
zO`UKk-W+<jBM)ju{CdYi8?NDaY~Iil1e4E6(!QV%`1m&I4PL$S)p!Il%o9k4(Lj<}
zzYI6xo|!Gk6@5O^%<L;rQTo+EWs4q9_V8T?K3BHp)cZLez8k=oj5miz@rcm&$Q!)Z
z+l+?72ge(hfna8TFef>04mOm;eDz{|9LT;P+u%c0s({BL!M@-)@Qsyp6LuhCmTxZj
z_zZZ1_j;@FK>XFqg!nFOro2=0lk?^<sY`O+9A1Lb{<wC|yAL!pxoG$pe5?o7A4IFb
zxYusrbMSSObQ8RG16_+^_k%qk1Lb+`2Ks>SLX{f7+l#1KzN^7k4I0abDp!H>ynN4q
z&+Ty!WDoEg@VVE^-j{)KuRXw9hCKE?4CGVx0Q2jc6IVRmk3GPk0jE`zs&H^`4mWAb
zji^0937bf#H;0b)=Af(!E}y>Oa&?#EcIG2W%YZth#%S;VeU`yZ%K%e^gAVCxBb^QC
zTEurn1%%YP>@Eu}1#WdC3RA7yjX3=@+#eUuQ7c=yB>HuD!HocE8SrXcJWZJwxg=T!
zeCkFNf579{p{vy;T2@*H;3v`(=VR>#rVsVR>7>jJOs_+nq*m+>+tOg%<@J}(n0xt*
zOXkKeq3k}Ehiq$*q$7x!gNOZF92^B3gMs+KuAg2%b;jg|`f1Z*k!dsL$0D=l&5T9n
z&YK#I%$qTwLA{bnZCHn_qB^Ca^n&TLnkJo9S6NY6dH7Ze2fa<5b_$(#3jbJk3SY--
zh|d~_z5S15r_j!m_=POL9P6O9rNX<N%P+eNZNOCFxA<K=l2PAw?y_1tHdgCLV5|^b
ze|Zl|>HnVXwNMC<9$SC;Uhn$L8)g0FPae7k?jNjP)|wM7|5{&f-=4tQ;FMR|mWS*c
z{bx^Zy*v1wNM5T|8nN^m%eK{|)?c=*`vw1^FspJ|$$Ptl*4?4ATC1#qc-88o=rbC9
zYL(=>1^*zJHL#=7xps8c!1*OlqBQ+*P0NGJBhHP)aI3S<EZZsF=a>8qT>iDp<GZoS
z@~z_$oVKmEPO50_a<;X}Z<RLou}HPmez4jHttstNZ*P~{Ce*Bocp39cT6bG(j)NVx
zfBj9toK|O(wJ`&u0KFUgtFxSfk2zf)?o+H~CGYRHR{PfZN9pods@#Efp((-p|MG-|
zk>}+cedbG}AM>)zf6iLwd!F9=wy48{npy0DH;Q-Yjbd+uJ%e@@Db6cgI>Yh#!-3Gq
zxn)ls|9sf-&oBAPkU(m9VZT%?MBT&j_4?8E<MZ}@wT6G;#o?}_HahcGjLq9SbTcUv
z20QZ#zL88UJY&?xaLSm0j(^LLyuIP2qc#NmBWnUn7w2H@4*SHsOJ6%@_`E`Qt9xTk
z4|uy!W*koByfu#hvYmw|)x8nEa!!vx_Q;yl@bJJTx70YO2A?$>6>ylg1jdrq?L6Un
z_%Zf~Yexg`;-r3lGUMJjpIMpy+~O>MezxDq_WO(TF}L5BJJ|2f?9rn~86xur;JBzq
zk6t{6ru{(2;4gFhXMyQBztg?Kv0+)zx5ugc>sgNc)cb=0%RHnr-ra8x_4)B@xfCUm
z&h4-i^X**v(dgXx9pVOl<~zZwK;ek4`}%AzG1gijyVA{D_LcdCTalp(n>n?AX-?78
zAWb2;Y3%g5ST@PBm*p2f0m65%Md$lpW#<%-b0>*&=gqS0Z`rx|>_tB#rC}UNSKGN=
zNV*W`O>H=Ddi`w6USa1Jkam}%O{kwaZ#s!ZJxJV3V$<l^P4jTtYwY|YmXRu#LsRXR
zGJ^zOb4~8T75-~du64fcyTPu>z1;WaLDt&FP?8#5%tmo2CkKiVB8G4{Qp_nJAX!{h
zw1!ovzIQCU9}Y(h=-0p8^23A%pX8^US8fH;gXg8%8FsdvlTv7RwTql?PKmFtjS(pe
zmi?BElR#aOVuyTTU#86&nSA89U8#`m4#(YyJCTaxaw4w`$0$oIu+*6GPT;pM6ubnp
znP^_kS4&V+GObn9i2Gw4s|13XOK@|Xtx$>K{y9~ORgJ{>>?a}hLTu0s6F$MF_j1Nb
ziD%>x6|-RmJz;=4978xq9o7=s)ZrKcWrCNGg7f3b33=+Uju2m>F!;(q#Z`<UUaJ`i
zQl>FPx@bYo5#;K|Bwih*QwGi%6E)ry1u7-+^l%J-)2cwf%vCxMp&Fase@zn!6BLnq
z>JcD^Fk2D1U!sYG_-kYP)U`c<(1r~aPtcV#fuP&Oc!Dl_ZLI7U#L8Y9EBkolQlY&$
z<VQAVyrWi9#}mt*iQ3WU1X~23B%&3(L_~-As>J^&@jpu(Rj1O~n#i9o@vai@CGnFb
zuC$?$H%#KZk(57H;+IJLQi(5+IBz56Z{T@x2R9L+invqC6PqslEpYNR#O&J<Rozs3
z>N>M=@Zlv7n+R*AgVlAYe^uY;DcA6f&~Gf3GpmxI1nfjvqQ1Z|`o9W6noKc1QgD*s
zG{KpImkTZtTp_qpaJAq@!OepA2yPSniQrEKcM0wh{8TW2+7F|%&m!hviY_q^<tO4t
zVE_^39wPMNLLVh`wgd7{6#B(NZxniy(B}(%t<Y~5`dvbQSnx?A%Ha(aUV_BIj=LTU
z<kNjhjK(80S#*xEa0fE7Y|P7_DF&*maLIA<a=^fT${W0D%K0g9IBph1GV}zR**8E3
za-vrl;{82*JHU65SzyWIRb!Rl854uQIH{vW9@`~@g9<R8928fD^RYL}_sewmbx^0f
ze3LzVzXBiY${Xf@V9I+JeC;{K_g?Qu=o^A&MiK12-p}xCvB&U+WgwX3D{(W&c$pAi
ziA}xuNZO0w<9%mUL$nI~t>$>Y$@iaNssfFCsB#s^_W(BB_9jh1e~QL5){Pjr1IK3h
zE(PB$?cCp89=^{}$=@^NxQBajV3zL=JcF&EQ6#ET1(xq!Z032J@vN8W<hcDl#7uds
z!N>fRheH(@&x9~j-bN&LlXMfj>c>aH=hm}UrfK=*9(g;#$6tAG@Lq3Om*munr-RSE
z4m3p-8273bhl9^8ANvXh^6~f0te3Iis|Jnr!gL0r`|HK!<&yCwUwK-2|75j~@977v
zQ~RiA9>=B{ckFEBW2}8tO$j?{8~Jt-3#rP8*o{-$xYdmS=|%pLxOmX|X<R&A*~Ymf
z&O?6NjR2`_{2(qK@T@i8RlOa!EPP5zjV^$3+BTB(8nzD69_m#akM>OEW3D%x302{&
zIWg7YOlk{_uH%Swf&<G>>lmG&s{Br!V5d&7Qzv)~T*$XGp!$XB1a-Hob%L8ab%KUY
zkmDly+vxD7FSm1-qr>L9){j6Z7+sH^Uxw}J1WA|m=pECYd>W=Ot99u&s&(npP!ddH
zenqcK&qTE@{nKg^bDH)w|DpCZpBD8suQiNhR=(z+SH9-cw6FQwea>pEaBqF`5I%y-
ztmA!se0%J*f#p-%R)$caeNS#Jg*UOt<UFgpb-J}^#4ihSx_+~Uu}`}C%Kq(QFD<1V
zS^%_A{}|^dU8~`x-6^#;1*`K~)1i{gg0r<@_ze2~#hbhN@HSLsEf}$*V0q!!Yu@WR
zzvP46{qT05hLM|(3#{Abmymk^46LYX3tFXC9~As#rH-@KH;>Tts-o?=_PWq=AJuQH
zbKCMkH2$|C#y2CqPgdWy9QwA|P`9mZup6|xZMCS|0s*_v;1e3dj^p^3^!;7G8L8n#
zP`5>>Y;&^4udA5&ufF5IQ897$PIq7P@wgkx3d3`qNto9haC&l9^YuRHhpu((nonoH
z5MEMN5Gb3xxaj#nbLPpZ;rhVT;B}jyMTw7zc1$;RtsUEpnu==2250&s+0cwR4!mG@
z(Yi5Amd)ywUzMHTkN-tIbCEnL;`GFX)-#k(Y{%|ip5u3VWn}p6>rsI=lsC}_)i>hw
zN#o~EPqGh}HQYPsLFJpW8~DBH1g}9s%~wJD^gxzwIY=hE=(o<u&g1KUUs4R$)kAWM
z$Ua^%y85l5*#&HmOR+`uTW97Jkdbt)-l~pd`#|^w2;o`KWS!qI?y`CH&G71E*F=h$
z6rQUH=Zm7Nrlb$4%x&-vj})B>s!G8GGJ8ZMi`|SKJnM}kERgVb$MP-7%*lX3WY7-!
zf=(zUggN1%U?>zy4TVE#!SqmOcksG_*Bz(h^36Pmf(v7ZYRn6tCF;8!<18Jo$l~Y(
z6<I_U*{i(j1{xF|gca(rmOxHpq9S6*ND_T@>JfZsuQ-xV&iJ4i#}f3g#i~Xku3q*^
z0RWv=Vs`h`idF6SL#E3$fv_1HG%N(>hMFf)2**6oE26H)wxo<}N#XHK6~CY*WqeBt
zk15MdcjX4GF)b;zEh(;WH$CwTrO3_E+!U+s)+}{Yg_s_N8x^JV=v<Q3eiBgg^Jpr`
zYCjvO={$<B&7-gWNlS1Ud?;Rmy>koEj@wy0TB}EJ7oNri?N=d$C*UQfW5kjb%xPVJ
zl=z<|j@zr!l|l&V)c%pbkcjvR5?9mY5U-Z_1i_htO+=)-il5~YR|+8Xa7qD`E(##X
zk12qto!f%an4KS@`U)|YS;&%-ATM0z?Ne$O@IdgfPynI6TX-gn6e|T#WIqZZl!!n4
zVLXz&KUARXk~knPu!*-9P$?W(jt252tJo+<X69v&z(C{}qA8ElF!>Ve4PM1YdP;JN
zjs8h0HtLd8Y-~eYqSDbDMuR}ItJwGeZOLpAx}_xgcl|lqATA{u++(j|V-NTsG9h>s
z8?S-y(FCqUMb2t8&F9<U8w#3vc^9G0@Ja9nuVUjZw7v7ZOo*?<hANAOa<om}ch(28
zsDS31pxCGeUn%J1bFZ6x4`4GD8&kkH7Bp|z0fJfV2f-JcND<>^`#1TP;+ZgqEnQCU
zK>tAeq-{qc%ZDmbf#rJ_n<?*O@RjN0xcxrF%z7!ngTVZh2VH{-jC&OuJ;2vZ(oOIx
zHqHQ_Th9f;NO^n)&GLN}d>5L6<k)+?-vgi9<Ka<Jf$}&V*}RS?z~^2Enpl+2tJpC8
z{G!Q5`Min^`uTOwOSufh=)5X??j@($s5otKvYL%6^3-`cH5;9p4K#!=vu1;zF&(4X
zP^*FblWR7PaBbXygZp=oW`mXAsoCh%Y;<Zik{lH~60fZ745fW>nhn+MYRyJVr)I;@
zY;XWTe;jpyW<%Bb5ok7`Rp9!#{NVH7nK;*p^aO>5(pf;Ef%S1kXYry}XYm6yD=Mn9
z*ly}9_R0FVGC``;Iu5#vUjFsIlQ2aJQ*Q2PyE!zm)wgx~(`Aiaa{gLi-Ds~Ww+3T$
z><rNo*c+%@@NG?h;o-u`!0k^@O`7wLq&eRNXI4dW=bu%wWw%r2zcs(Qmnu2+9i@$d
zoSxm0|0cVo-SUISx5e4%UY~WFy=i&Zg*Cn(I?v52d1JS4%l4hrmH0PKE5V1D(wDfr
zZe94-PZf=cyY}v$w23Lc5rMTnJ#~rq6}l5WW9i3;=}#!`lhvJE1Kr7koU62<!5*uX
zCu?HLlaX`3b|z*jEy>=>nMyI$i8Fd%WnEywQ^(I(SUCY$7Q+!AGTzV|DwIa0LMfyQ
zW!ZGc&R;R&qrif_7loHR@=Bm+R$<}%%;j2va_8$iSma|dy@=msmsnbX(t?VLDo}<%
zfl^%RcQT?=i=ZNL%DS9)QvSL8FFN;R#2X_{A=D?8N_|pXH`?#?rSfD=$16_`zc0`_
z1ynEsziB<n6TEHOLk;B#*+qFWEIV%tGE`wRl_zKB6mdLZ0?E<ILDks>kAuJgn5gn(
zcuoNspCnDq4H^;2rYGxG5WLEhk&$91d6Xw3OZt%NQJ$O?DI%5AC{n3BIXjZYzKnyb
zhd)7x*Bz%k;RK=kzKr@4{@zf3LY#_H<G7s2EAZ-4IPeEu3W3QU1&U5p(|@L@%&Vpm
z$r&FsqniGshdov`5{ncU_maIaF?$<Q;{|enje}1CYeGv(T}uj&*(5L>XCko;o14bt
z-nwWLiInfAC7z3tnZwna@R+$=y-7@h)~h5+I1xFju|bVP7=umkzX1f1u!uCZUkwD2
za2IK6za0o7A^y5Mbthjo-3h<65!kvp-Nqf!b6@Gq+voCd^zax=p21*Z3(tfWeK6fg
z1^B2lxmfTz!EJ&c337~;I+ki8_|K6zlH&s9wHLsSL8n+C-~Trq3-x^7Fd77s*+Lk0
zh2tN5pC()91I_H^XiBbLg)Hu|SI1HTK8Q>Rb3ifW4FezT6ug0L+~oTVd^A|`2Ct4~
zdy+bqv!TP#{banvm57>S@V9^u%@5uDfpsi*fv;5f-0SAp`UBWZ9m{jzOGd|1h?DL#
zD*$pBc40HgZFnY<(Xp&aQpZvU9RYvZykQ>*X1y#lbQ1^Cv0MedWOOXIg3qnz1L;`q
z1>c3<!XdubQ@&tctY<usj-?0qc%OKG(Zp0>+^b{h1wOZY2hy={?Zay1r##AGAcp@B
DGNbYX

literal 0
HcmV?d00001

diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/PythonWrapper/cmsisdsp_pkg/src/cmsismodule.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/PythonWrapper/cmsisdsp_pkg/src/cmsismodule.c
new file mode 100644
index 0000000..7bd04d4
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/PythonWrapper/cmsisdsp_pkg/src/cmsismodule.c
@@ -0,0 +1,408 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Python Wrapper
+ * Title:        cmsismodule.c
+ * Description:  C code for the CMSIS-DSP Python wrapper
+ *
+ * $Date:        25. March 2019
+ * $Revision:    V0.0.1
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+#define NPY_NO_DEPRECATED_API NPY_1_15_API_VERSION
+
+#ifdef WIN
+#pragma warning( disable : 4013 ) 
+#pragma warning( disable : 4244 ) 
+#endif
+
+#include <Python.h>
+#define MAX(A,B) (A) < (B) ? (B) : (A)
+
+#define CAT1(A,B) A##B
+#define CAT(A,B) CAT1(A,B)
+
+
+#ifdef CMSISDSP
+#include "arm_math.h"
+#define MODNAME "cmsisdsp"
+#define MODINITNAME cmsisdsp
+#endif 
+
+#include <numpy/arrayobject.h>
+#include <numpy/ndarraytypes.h>
+
+#if PY_MAJOR_VERSION >= 3
+#define IS_PY3K
+#endif
+
+struct module_state {
+    PyObject *error;
+};
+
+#if PY_MAJOR_VERSION >= 3
+#define GETSTATE(m) ((struct module_state*)PyModule_GetState(m))
+#else
+#define GETSTATE(m) (&_state)
+static struct module_state _state;
+#endif
+
+static PyObject *
+error_out(PyObject *m) {
+    struct module_state *st = GETSTATE(m);
+    PyErr_SetString(st->error, "something bad happened");
+    return NULL;
+}
+
+#define MLTYPE(name,thenewfunc,deallocfunc,initfunc,methods)\
+static PyTypeObject ml_##name##Type = {          \
+    PyVarObject_HEAD_INIT(NULL, 0)               \
+    .tp_name=MODNAME".##name",                   \
+    .tp_basicsize = sizeof(ml_##name##Object),   \
+    .tp_itemsize = 0,                            \
+    .tp_dealloc = (destructor)deallocfunc,       \
+    .tp_flags =  Py_TPFLAGS_DEFAULT,           \
+    .tp_doc = #name,                             \
+    .tp_init = (initproc)initfunc,               \
+    .tp_new = (newfunc)thenewfunc,                \
+    .tp_methods = methods  \
+   };
+
+
+#define MEMCPY(DST,SRC,NB,FORMAT) \
+for(memCpyIndex = 0; memCpyIndex < (NB) ; memCpyIndex++)\
+{                                \
+  (DST)[memCpyIndex] = (FORMAT)(SRC)[memCpyIndex];       \
+}
+
+#define GETFIELD(NAME,FIELD,FORMAT)                                           \
+static PyObject *                                                             \
+Method_##NAME##_##FIELD(ml_##NAME##Object *self, PyObject *ignored)\
+{                                                                             \
+    return(Py_BuildValue(FORMAT,self->instance->FIELD));                      \
+}                                                                             
+    
+#define GETFIELDARRAY(NAME,FIELD,FORMAT)                                           \
+static PyObject *                                                             \
+Method_##NAME##_##FIELD(ml_##NAME##Object *self, PyObject *ignored)\
+{                                                                             \
+    return(specific_##NAME##_##FIELD(self->instance));                      \
+}  
+
+#define INITARRAYFIELD(FIELD,FORMAT,SRCFORMAT,DSTFORMAT)                         \
+    if (FIELD)                                                                \
+    {                                                                         \
+       PyArray_Descr *desct=PyArray_DescrFromType(FORMAT);                    \
+       PyArrayObject *FIELD##c = (PyArrayObject *)PyArray_FromAny(FIELD,desct,\
+        1,0,NPY_ARRAY_C_CONTIGUOUS | NPY_ARRAY_ALIGNED | NPY_ARRAY_FORCECAST, \
+        NULL);                                                                \
+       if (FIELD##c)                                                          \
+       {                                                                      \
+           uint32_t memCpyIndex; \
+           SRCFORMAT *f=(SRCFORMAT*)PyArray_DATA(FIELD##c);                   \
+           uint32_t n = PyArray_SIZE(FIELD##c);                               \
+           self->instance->FIELD =PyMem_Malloc(sizeof(DSTFORMAT)*n);                \
+           MEMCPY(self->instance->FIELD ,f,n,DSTFORMAT);                      \
+           Py_DECREF(FIELD##c);                                               \
+       }                                                                      \
+    }
+#define GETCARRAY(PYVAR,CVAR,FORMAT,SRCFORMAT,DSTFORMAT)                                \
+    if (PYVAR)                                                                \
+    {                                                                         \
+       PyArray_Descr *desct=PyArray_DescrFromType(FORMAT);                    \
+       PyArrayObject *PYVAR##c = (PyArrayObject *)PyArray_FromAny(PYVAR,desct,\
+        1,0,NPY_ARRAY_C_CONTIGUOUS | NPY_ARRAY_ALIGNED | NPY_ARRAY_FORCECAST, \
+        NULL);                                                                \
+       if (PYVAR##c)                                                          \
+       {                                                                      \
+           uint32_t memCpyIndex; \
+           SRCFORMAT *f=(SRCFORMAT*)PyArray_DATA(PYVAR##c);                         \
+           uint32_t n = PyArray_SIZE(PYVAR##c);                               \
+           CVAR =PyMem_Malloc(sizeof(DSTFORMAT)*n);                                 \
+           MEMCPY(CVAR ,f,n,DSTFORMAT);                               \
+           Py_DECREF(PYVAR##c);                                               \
+       }                                                                      \
+    }
+
+#define GETARGUMENT(FIELD,FORMAT,SRCFORMAT,DSTFORMAT)                          \
+    uint32_t arraySize##FIELD=0;                                               \
+    if (FIELD)                                                                 \
+    {                                                                          \
+       PyArray_Descr *desct=PyArray_DescrFromType(FORMAT);                     \
+       PyArrayObject *FIELD##c = (PyArrayObject *)PyArray_FromAny(FIELD,desct, \
+        1,0,NPY_ARRAY_C_CONTIGUOUS | NPY_ARRAY_ALIGNED | NPY_ARRAY_FORCECAST,  \
+        NULL);                                                                 \
+       if (FIELD##c)                                                           \
+       {                                                                       \
+           uint32_t memCpyIndex; \
+           SRCFORMAT *f=(SRCFORMAT*)PyArray_DATA(FIELD##c);                    \
+           arraySize##FIELD = PyArray_SIZE(FIELD##c);                          \
+           FIELD##_converted =PyMem_Malloc(sizeof(DSTFORMAT)*arraySize##FIELD);\
+           MEMCPY(FIELD##_converted ,f,arraySize##FIELD,DSTFORMAT);            \
+           Py_DECREF(FIELD##c);                                                \
+       }                                                                       \
+    }
+
+#define FREEARGUMENT(FIELD) \
+    PyMem_Free(FIELD)
+
+#ifdef IS_PY3K
+#define ADDTYPE(name)                                               \
+    if (PyType_Ready(&ml_##name##Type) < 0)                         \
+        return;                                              \
+                                                                    \
+    Py_INCREF(&ml_##name##Type);                                    \
+    PyModule_AddObject(module, #name, (PyObject *)&ml_##name##Type);
+#else
+#define ADDTYPE(name)                                               \
+    if (PyType_Ready(&ml_##name##Type) < 0)                         \
+        return;                                                     \
+                                                                    \
+    Py_INCREF(&ml_##name##Type);                                    \
+    PyModule_AddObject(module, #name, (PyObject *)&ml_##name##Type);
+#endif
+
+#define FLOATARRAY2(OBJ,NB1,NB2,DATA)                                      \
+    npy_intp dims[2];                                                  \
+    dims[0]=NB1;                                                       \
+    dims[1]=NB2;                                                       \
+    const int ND=2;                                                    \
+    PyObject *OBJ=PyArray_SimpleNewFromData(ND, dims, NPY_FLOAT, DATA);
+
+#define FLOATARRAY1(OBJ,NB1,DATA)                                          \
+    npy_intp dims[1];                                                  \
+    dims[0]=NB1;                                                       \
+    const int ND=1;                                                    \
+    PyObject *OBJ=PyArray_SimpleNewFromData(ND, dims, NPY_FLOAT, DATA);
+
+#define FLOAT64ARRAY1(OBJ,NB1,DATA)                                          \
+    npy_intp dims[1];                                                  \
+    dims[0]=NB1;                                                       \
+    const int ND=1;                                                    \
+    PyObject *OBJ=PyArray_SimpleNewFromData(ND, dims, NPY_DOUBLE, DATA);
+
+#define UINT32ARRAY1(OBJ,NB1,DATA)                                          \
+    npy_intp dims[1];                                                   \
+    dims[0]=NB1;                                                        \
+    const int ND=1;                                                     \
+    PyObject *OBJ=PyArray_SimpleNewFromData(ND, dims, NPY_UINT32, DATA);
+
+#define INT32ARRAY1(OBJ,NB1,DATA)                                          \
+    npy_intp dims[1];                                                   \
+    dims[0]=NB1;                                                        \
+    const int ND=1;                                                     \
+    PyObject *OBJ=PyArray_SimpleNewFromData(ND, dims, NPY_INT32, DATA);
+
+#define INT16ARRAY1(OBJ,NB1,DATA)                                          \
+    npy_intp dims[1];                                                   \
+    dims[0]=NB1;                                                        \
+    const int ND=1;                                                     \
+    PyObject *OBJ=PyArray_SimpleNewFromData(ND, dims, NPY_INT16, DATA);
+
+#define INT8ARRAY1(OBJ,NB1,DATA)                                          \
+    npy_intp dims[1];                                                   \
+    dims[0]=NB1;                                                        \
+    const int ND=1;                                                     \
+    PyObject *OBJ=PyArray_SimpleNewFromData(ND, dims, NPY_BYTE, DATA);
+
+
+#define MATRIXFROMNUMPY(EXT,TYP,SRCTYPE,NUMPYTYPE)                                   \
+arm_matrix_instance_##EXT *EXT##MatrixFromNumpy(PyObject *o)                   \
+{                                                                            \
+    arm_matrix_instance_##EXT *s;                                              \
+                                                                             \
+    s=PyMem_Malloc(sizeof(arm_matrix_instance_##EXT));                               \
+    s->pData=NULL;                                                           \
+    s->numRows=0;                                                            \
+    s->numCols=0;                                                            \
+                                                                             \
+    PyArray_Descr *desct=PyArray_DescrFromType(NUMPYTYPE);                    \
+    PyArrayObject *cdata = (PyArrayObject *)PyArray_FromAny(o,desct,         \
+        1,0,NPY_ARRAY_C_CONTIGUOUS | NPY_ARRAY_ALIGNED | NPY_ARRAY_FORCECAST, \
+        NULL);                                                                \
+    if (cdata)                                                               \
+    {                                                                        \
+           uint32_t memCpyIndex;                                             \
+           SRCTYPE *f=(SRCTYPE*)PyArray_DATA(cdata);                           \
+           s->numRows=PyArray_DIM(cdata,0);                                  \
+           s->numCols=PyArray_DIM(cdata,1);                                  \
+           uint32_t nb = PyArray_SIZE(cdata);                                \
+           s->pData = PyMem_Malloc(sizeof(TYP)*nb);                                \
+           MEMCPY(s->pData ,f,nb,TYP);                                       \
+           Py_DECREF(cdata);                                                 \
+    }                                                                        \
+                                                                             \
+                                                                             \
+    return(s);                                                               \
+                                                                             \
+}
+
+MATRIXFROMNUMPY(f32,float32_t,double,NPY_DOUBLE);
+MATRIXFROMNUMPY(f64,float64_t,double,NPY_DOUBLE);
+MATRIXFROMNUMPY(q31,q31_t,int32_t,NPY_INT32);
+MATRIXFROMNUMPY(q15,q15_t,int16_t,NPY_INT16);
+
+#define CREATEMATRIX(EXT,TYP)                                        \
+arm_matrix_instance_##EXT *create##EXT##Matrix(uint32_t r,uint32_t c)\
+{                                                                    \
+    arm_matrix_instance_##EXT *s;                                      \
+                                                                     \
+    s=PyMem_Malloc(sizeof(arm_matrix_instance_##EXT));                     \
+    s->pData=PyMem_Malloc(sizeof(TYP)*r*c);                                \
+    s->numRows=r;                                                    \
+    s->numCols=c;                                                    \
+    return(s);                                                       \
+}
+
+CREATEMATRIX(f32,float32_t);
+CREATEMATRIX(f64,float64_t);
+CREATEMATRIX(q31,q31_t);
+CREATEMATRIX(q15,q15_t);
+
+#define NUMPYARRAYFROMMATRIX(EXT,NUMPYTYPE_FROMC)                                  \
+PyObject *NumpyArrayFrom##EXT##Matrix(arm_matrix_instance_##EXT *mat)              \
+{                                                                                  \
+    npy_intp dims[2];                                                              \
+    dims[0]=mat->numRows;                                                          \
+    dims[1]=mat->numCols;                                                          \
+    const int ND=2;                                                                \
+    PyObject *OBJ=PyArray_SimpleNewFromData(ND, dims, NUMPYTYPE_FROMC, mat->pData);\
+    return(OBJ);                                                                   \
+}
+
+NUMPYARRAYFROMMATRIX(f32,NPY_FLOAT);
+NUMPYARRAYFROMMATRIX(f64,NPY_DOUBLE);
+NUMPYARRAYFROMMATRIX(q31,NPY_INT32);
+NUMPYARRAYFROMMATRIX(q15,NPY_INT16);
+
+//#include "specific.h"
+#include "cmsismodule.h"
+
+#if 0
+static PyObject *cmsisml_test(PyObject *obj, PyObject *args)
+{
+    ml_arm_svm_linear_instance_f32Object *self=NULL;
+    PyObject *svm, *vector=NULL;
+
+    if (!PyArg_ParseTuple(args, "OO", &svm,&vector))
+        return NULL;
+
+    self=(ml_arm_svm_linear_instance_f32Object*)svm;
+    if (self)
+    {
+        if (self->instance)
+        {
+            int result;
+            float32_t *input=NULL;
+            GETCARRAY(vector,input,NPY_DOUBLE,double,float32_t);
+            
+            arm_svm_linear_predict_f32(self->instance,input,&result);
+            /*
+            printf("Dual\n");
+            for(int i = 0 ; i < self->instance->nbOfSupportVectors ; i++)
+            {
+                printf("%f\n",self->instance->dualCoefficients[i]);
+            }
+            printf("Vectors\n");
+            int k=0;
+            for(int i = 0 ; i < self->instance->nbOfSupportVectors ; i++)
+            {
+                printf("Vector %d\n",i);
+                for(int j = 0 ; j < self->instance->vectorDimension ; j++)
+                {
+                    printf("%f\n",self->instance->supportVectors[k]);
+                    k++;
+                }
+            }
+            printf("Classes\n");
+            for(int i = 0 ; i < 2 ; i++)
+            {
+                printf("%d\n",self->instance->classes[i]);
+            }
+            printf("Intercept %f\n",self->instance->intercept);
+*/
+            PyMem_Free(input);
+            return(Py_BuildValue("i",result));
+        }
+    }
+    return(Py_BuildValue("i",-1));
+}
+#endif
+
+#ifdef IS_PY3K
+static int cmsisml_traverse(PyObject *m, visitproc visit, void *arg) {
+    Py_VISIT(GETSTATE(m)->error);
+    return 0;
+}
+
+static int cmsisml_clear(PyObject *m) {
+    Py_CLEAR(GETSTATE(m)->error);
+    return 0;
+}
+
+
+static struct PyModuleDef moduledef = {
+        PyModuleDef_HEAD_INIT,
+        MODNAME,
+        NULL,
+        sizeof(struct module_state),
+        CMSISMLMethods,
+        NULL,
+        cmsisml_traverse,
+        cmsisml_clear,
+        NULL
+};
+
+#define INITERROR return NULL
+
+PyMODINIT_FUNC
+CAT(PyInit_,MODINITNAME)(void)
+
+
+#else
+#define INITERROR return
+
+void CAT(init,MODINITNAME)(void)
+#endif
+{
+    import_array();
+
+  #ifdef IS_PY3K
+    PyObject *module = PyModule_Create(&moduledef);
+  #else
+    PyObject *module = Py_InitModule(MODNAME, CMSISMLMethods);
+  #endif
+
+  if (module == NULL)
+      INITERROR;
+  struct module_state *st = GETSTATE(module);
+  
+  st->error = PyErr_NewException(MODNAME".Error", NULL, NULL);
+  if (st->error == NULL) {
+      Py_DECREF(module);
+      INITERROR;
+  }
+
+
+  typeRegistration(module);
+
+  #ifdef IS_PY3K
+    return module;
+  #endif
+}
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/PythonWrapper/cmsisdsp_pkg/src/cmsismodule.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/PythonWrapper/cmsisdsp_pkg/src/cmsismodule.h
new file mode 100644
index 0000000..c7c7943
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/PythonWrapper/cmsisdsp_pkg/src/cmsismodule.h
@@ -0,0 +1,15360 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Python Wrapper
+ * Title:        cmsismodule.h
+ * Description:  Automatically generated C code for the CMSIS-DSP Python wrapper
+ *
+ * $Date:        25. March 2019
+ * $Revision:    V0.0.1
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+typedef struct {
+    PyObject_HEAD
+    arm_fir_instance_q7 *instance;
+} ml_arm_fir_instance_q7Object;
+
+
+static void
+arm_fir_instance_q7_dealloc(ml_arm_fir_instance_q7Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_fir_instance_q7_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_fir_instance_q7Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_fir_instance_q7Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_fir_instance_q7));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_fir_instance_q7_init(ml_arm_fir_instance_q7Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+char *kwlist[] = {
+"numTaps",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|h", kwlist,&self->instance->numTaps
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_fir_instance_q7,numTaps,"h");
+
+
+static PyMethodDef arm_fir_instance_q7_methods[] = {
+
+    {"numTaps", (PyCFunction) Method_arm_fir_instance_q7_numTaps,METH_NOARGS,"numTaps"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_fir_instance_q7,arm_fir_instance_q7_new,arm_fir_instance_q7_dealloc,arm_fir_instance_q7_init,arm_fir_instance_q7_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_fir_instance_q15 *instance;
+} ml_arm_fir_instance_q15Object;
+
+
+static void
+arm_fir_instance_q15_dealloc(ml_arm_fir_instance_q15Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_fir_instance_q15_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_fir_instance_q15Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_fir_instance_q15Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_fir_instance_q15));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_fir_instance_q15_init(ml_arm_fir_instance_q15Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+char *kwlist[] = {
+"numTaps",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|h", kwlist,&self->instance->numTaps
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_fir_instance_q15,numTaps,"h");
+
+
+static PyMethodDef arm_fir_instance_q15_methods[] = {
+
+    {"numTaps", (PyCFunction) Method_arm_fir_instance_q15_numTaps,METH_NOARGS,"numTaps"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_fir_instance_q15,arm_fir_instance_q15_new,arm_fir_instance_q15_dealloc,arm_fir_instance_q15_init,arm_fir_instance_q15_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_fir_instance_q31 *instance;
+} ml_arm_fir_instance_q31Object;
+
+
+static void
+arm_fir_instance_q31_dealloc(ml_arm_fir_instance_q31Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_fir_instance_q31_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_fir_instance_q31Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_fir_instance_q31Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_fir_instance_q31));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_fir_instance_q31_init(ml_arm_fir_instance_q31Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+char *kwlist[] = {
+"numTaps",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|h", kwlist,&self->instance->numTaps
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_fir_instance_q31,numTaps,"h");
+
+
+static PyMethodDef arm_fir_instance_q31_methods[] = {
+
+    {"numTaps", (PyCFunction) Method_arm_fir_instance_q31_numTaps,METH_NOARGS,"numTaps"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_fir_instance_q31,arm_fir_instance_q31_new,arm_fir_instance_q31_dealloc,arm_fir_instance_q31_init,arm_fir_instance_q31_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_fir_instance_f32 *instance;
+} ml_arm_fir_instance_f32Object;
+
+
+static void
+arm_fir_instance_f32_dealloc(ml_arm_fir_instance_f32Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_fir_instance_f32_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_fir_instance_f32Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_fir_instance_f32Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_fir_instance_f32));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_fir_instance_f32_init(ml_arm_fir_instance_f32Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+char *kwlist[] = {
+"numTaps",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|h", kwlist,&self->instance->numTaps
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_fir_instance_f32,numTaps,"h");
+
+
+static PyMethodDef arm_fir_instance_f32_methods[] = {
+
+    {"numTaps", (PyCFunction) Method_arm_fir_instance_f32_numTaps,METH_NOARGS,"numTaps"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_fir_instance_f32,arm_fir_instance_f32_new,arm_fir_instance_f32_dealloc,arm_fir_instance_f32_init,arm_fir_instance_f32_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_biquad_casd_df1_inst_q15 *instance;
+} ml_arm_biquad_casd_df1_inst_q15Object;
+
+
+static void
+arm_biquad_casd_df1_inst_q15_dealloc(ml_arm_biquad_casd_df1_inst_q15Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_biquad_casd_df1_inst_q15_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_biquad_casd_df1_inst_q15Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_biquad_casd_df1_inst_q15Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_biquad_casd_df1_inst_q15));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_biquad_casd_df1_inst_q15_init(ml_arm_biquad_casd_df1_inst_q15Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+char *kwlist[] = {
+"numStages","postShift",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|ii", kwlist,&self->instance->numStages
+,&self->instance->postShift
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_biquad_casd_df1_inst_q15,numStages,"i");
+GETFIELD(arm_biquad_casd_df1_inst_q15,postShift,"i");
+
+
+static PyMethodDef arm_biquad_casd_df1_inst_q15_methods[] = {
+
+    {"numStages", (PyCFunction) Method_arm_biquad_casd_df1_inst_q15_numStages,METH_NOARGS,"numStages"},
+    {"postShift", (PyCFunction) Method_arm_biquad_casd_df1_inst_q15_postShift,METH_NOARGS,"postShift"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_biquad_casd_df1_inst_q15,arm_biquad_casd_df1_inst_q15_new,arm_biquad_casd_df1_inst_q15_dealloc,arm_biquad_casd_df1_inst_q15_init,arm_biquad_casd_df1_inst_q15_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_biquad_casd_df1_inst_q31 *instance;
+} ml_arm_biquad_casd_df1_inst_q31Object;
+
+
+static void
+arm_biquad_casd_df1_inst_q31_dealloc(ml_arm_biquad_casd_df1_inst_q31Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_biquad_casd_df1_inst_q31_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_biquad_casd_df1_inst_q31Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_biquad_casd_df1_inst_q31Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_biquad_casd_df1_inst_q31));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_biquad_casd_df1_inst_q31_init(ml_arm_biquad_casd_df1_inst_q31Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+char *kwlist[] = {
+"numStages","postShift",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|ii", kwlist,&self->instance->numStages
+,&self->instance->postShift
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_biquad_casd_df1_inst_q31,numStages,"i");
+GETFIELD(arm_biquad_casd_df1_inst_q31,postShift,"i");
+
+
+static PyMethodDef arm_biquad_casd_df1_inst_q31_methods[] = {
+
+    {"numStages", (PyCFunction) Method_arm_biquad_casd_df1_inst_q31_numStages,METH_NOARGS,"numStages"},
+    {"postShift", (PyCFunction) Method_arm_biquad_casd_df1_inst_q31_postShift,METH_NOARGS,"postShift"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_biquad_casd_df1_inst_q31,arm_biquad_casd_df1_inst_q31_new,arm_biquad_casd_df1_inst_q31_dealloc,arm_biquad_casd_df1_inst_q31_init,arm_biquad_casd_df1_inst_q31_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_biquad_casd_df1_inst_f32 *instance;
+} ml_arm_biquad_casd_df1_inst_f32Object;
+
+
+static void
+arm_biquad_casd_df1_inst_f32_dealloc(ml_arm_biquad_casd_df1_inst_f32Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_biquad_casd_df1_inst_f32_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_biquad_casd_df1_inst_f32Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_biquad_casd_df1_inst_f32Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_biquad_casd_df1_inst_f32));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_biquad_casd_df1_inst_f32_init(ml_arm_biquad_casd_df1_inst_f32Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+char *kwlist[] = {
+"numStages",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|i", kwlist,&self->instance->numStages
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_biquad_casd_df1_inst_f32,numStages,"i");
+
+
+static PyMethodDef arm_biquad_casd_df1_inst_f32_methods[] = {
+
+    {"numStages", (PyCFunction) Method_arm_biquad_casd_df1_inst_f32_numStages,METH_NOARGS,"numStages"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_biquad_casd_df1_inst_f32,arm_biquad_casd_df1_inst_f32_new,arm_biquad_casd_df1_inst_f32_dealloc,arm_biquad_casd_df1_inst_f32_init,arm_biquad_casd_df1_inst_f32_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_matrix_instance_f32 *instance;
+} ml_arm_matrix_instance_f32Object;
+
+
+static void
+arm_matrix_instance_f32_dealloc(ml_arm_matrix_instance_f32Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pData)
+       {
+          PyMem_Free(self->instance->pData);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_matrix_instance_f32_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_matrix_instance_f32Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_matrix_instance_f32Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_matrix_instance_f32));
+
+        self->instance->pData = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_matrix_instance_f32_init(ml_arm_matrix_instance_f32Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pData=NULL;
+char *kwlist[] = {
+"numRows","numCols","pData",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hhO", kwlist,&self->instance->numRows
+,&self->instance->numCols
+,&pData
+))
+    {
+
+    INITARRAYFIELD(pData,NPY_DOUBLE,double,float32_t);
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_matrix_instance_f32,numRows,"h");
+GETFIELD(arm_matrix_instance_f32,numCols,"h");
+
+
+static PyMethodDef arm_matrix_instance_f32_methods[] = {
+
+    {"numRows", (PyCFunction) Method_arm_matrix_instance_f32_numRows,METH_NOARGS,"numRows"},
+    {"numCols", (PyCFunction) Method_arm_matrix_instance_f32_numCols,METH_NOARGS,"numCols"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_matrix_instance_f32,arm_matrix_instance_f32_new,arm_matrix_instance_f32_dealloc,arm_matrix_instance_f32_init,arm_matrix_instance_f32_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_matrix_instance_f64 *instance;
+} ml_arm_matrix_instance_f64Object;
+
+
+static void
+arm_matrix_instance_f64_dealloc(ml_arm_matrix_instance_f64Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pData)
+       {
+          PyMem_Free(self->instance->pData);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_matrix_instance_f64_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_matrix_instance_f64Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_matrix_instance_f64Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_matrix_instance_f64));
+
+        self->instance->pData = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_matrix_instance_f64_init(ml_arm_matrix_instance_f64Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pData=NULL;
+char *kwlist[] = {
+"numRows","numCols","pData",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hhO", kwlist,&self->instance->numRows
+,&self->instance->numCols
+,&pData
+))
+    {
+
+    INITARRAYFIELD(pData,NPY_FLOAT64,float64_t,float64_t);
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_matrix_instance_f64,numRows,"h");
+GETFIELD(arm_matrix_instance_f64,numCols,"h");
+
+
+static PyMethodDef arm_matrix_instance_f64_methods[] = {
+
+    {"numRows", (PyCFunction) Method_arm_matrix_instance_f64_numRows,METH_NOARGS,"numRows"},
+    {"numCols", (PyCFunction) Method_arm_matrix_instance_f64_numCols,METH_NOARGS,"numCols"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_matrix_instance_f64,arm_matrix_instance_f64_new,arm_matrix_instance_f64_dealloc,arm_matrix_instance_f64_init,arm_matrix_instance_f64_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_matrix_instance_q15 *instance;
+} ml_arm_matrix_instance_q15Object;
+
+
+static void
+arm_matrix_instance_q15_dealloc(ml_arm_matrix_instance_q15Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pData)
+       {
+          PyMem_Free(self->instance->pData);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_matrix_instance_q15_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_matrix_instance_q15Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_matrix_instance_q15Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_matrix_instance_q15));
+
+        self->instance->pData = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_matrix_instance_q15_init(ml_arm_matrix_instance_q15Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pData=NULL;
+char *kwlist[] = {
+"numRows","numCols","pData",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hhO", kwlist,&self->instance->numRows
+,&self->instance->numCols
+,&pData
+))
+    {
+
+    INITARRAYFIELD(pData,NPY_INT16,int16_t,int16_t);
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_matrix_instance_q15,numRows,"h");
+GETFIELD(arm_matrix_instance_q15,numCols,"h");
+
+
+static PyMethodDef arm_matrix_instance_q15_methods[] = {
+
+    {"numRows", (PyCFunction) Method_arm_matrix_instance_q15_numRows,METH_NOARGS,"numRows"},
+    {"numCols", (PyCFunction) Method_arm_matrix_instance_q15_numCols,METH_NOARGS,"numCols"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_matrix_instance_q15,arm_matrix_instance_q15_new,arm_matrix_instance_q15_dealloc,arm_matrix_instance_q15_init,arm_matrix_instance_q15_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_matrix_instance_q31 *instance;
+} ml_arm_matrix_instance_q31Object;
+
+
+static void
+arm_matrix_instance_q31_dealloc(ml_arm_matrix_instance_q31Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pData)
+       {
+          PyMem_Free(self->instance->pData);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_matrix_instance_q31_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_matrix_instance_q31Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_matrix_instance_q31Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_matrix_instance_q31));
+
+        self->instance->pData = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_matrix_instance_q31_init(ml_arm_matrix_instance_q31Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pData=NULL;
+char *kwlist[] = {
+"numRows","numCols","pData",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hhO", kwlist,&self->instance->numRows
+,&self->instance->numCols
+,&pData
+))
+    {
+
+    INITARRAYFIELD(pData,NPY_INT32,int32_t,int32_t);
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_matrix_instance_q31,numRows,"h");
+GETFIELD(arm_matrix_instance_q31,numCols,"h");
+
+
+static PyMethodDef arm_matrix_instance_q31_methods[] = {
+
+    {"numRows", (PyCFunction) Method_arm_matrix_instance_q31_numRows,METH_NOARGS,"numRows"},
+    {"numCols", (PyCFunction) Method_arm_matrix_instance_q31_numCols,METH_NOARGS,"numCols"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_matrix_instance_q31,arm_matrix_instance_q31_new,arm_matrix_instance_q31_dealloc,arm_matrix_instance_q31_init,arm_matrix_instance_q31_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_pid_instance_q15 *instance;
+} ml_arm_pid_instance_q15Object;
+
+
+static void
+arm_pid_instance_q15_dealloc(ml_arm_pid_instance_q15Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_pid_instance_q15_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_pid_instance_q15Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_pid_instance_q15Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_pid_instance_q15));
+
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_pid_instance_q15_init(ml_arm_pid_instance_q15Object *self, PyObject *args, PyObject *kwds)
+{
+
+char *kwlist[] = {
+"A0","A1","A2","state","Kp","Ki","Kd",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hhhhhhh", kwlist,&self->instance->A0
+,&self->instance->A1
+,&self->instance->A2
+,&self->instance->state
+,&self->instance->Kp
+,&self->instance->Ki
+,&self->instance->Kd
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_pid_instance_q15,A0,"h");
+GETFIELD(arm_pid_instance_q15,A1,"h");
+GETFIELD(arm_pid_instance_q15,A2,"h");
+GETFIELD(arm_pid_instance_q15,state,"h");
+GETFIELD(arm_pid_instance_q15,Kp,"h");
+GETFIELD(arm_pid_instance_q15,Ki,"h");
+GETFIELD(arm_pid_instance_q15,Kd,"h");
+
+
+static PyMethodDef arm_pid_instance_q15_methods[] = {
+
+    {"A0", (PyCFunction) Method_arm_pid_instance_q15_A0,METH_NOARGS,"A0"},
+    {"A1", (PyCFunction) Method_arm_pid_instance_q15_A1,METH_NOARGS,"A1"},
+    {"A2", (PyCFunction) Method_arm_pid_instance_q15_A2,METH_NOARGS,"A2"},
+    {"state", (PyCFunction) Method_arm_pid_instance_q15_state,METH_NOARGS,"state"},
+    {"Kp", (PyCFunction) Method_arm_pid_instance_q15_Kp,METH_NOARGS,"Kp"},
+    {"Ki", (PyCFunction) Method_arm_pid_instance_q15_Ki,METH_NOARGS,"Ki"},
+    {"Kd", (PyCFunction) Method_arm_pid_instance_q15_Kd,METH_NOARGS,"Kd"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_pid_instance_q15,arm_pid_instance_q15_new,arm_pid_instance_q15_dealloc,arm_pid_instance_q15_init,arm_pid_instance_q15_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_pid_instance_q31 *instance;
+} ml_arm_pid_instance_q31Object;
+
+
+static void
+arm_pid_instance_q31_dealloc(ml_arm_pid_instance_q31Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_pid_instance_q31_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_pid_instance_q31Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_pid_instance_q31Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_pid_instance_q31));
+
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_pid_instance_q31_init(ml_arm_pid_instance_q31Object *self, PyObject *args, PyObject *kwds)
+{
+
+char *kwlist[] = {
+"A0","A1","A2","state","Kp","Ki","Kd",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|iiiiiii", kwlist,&self->instance->A0
+,&self->instance->A1
+,&self->instance->A2
+,&self->instance->state
+,&self->instance->Kp
+,&self->instance->Ki
+,&self->instance->Kd
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_pid_instance_q31,A0,"i");
+GETFIELD(arm_pid_instance_q31,A1,"i");
+GETFIELD(arm_pid_instance_q31,A2,"i");
+GETFIELD(arm_pid_instance_q31,state,"i");
+GETFIELD(arm_pid_instance_q31,Kp,"i");
+GETFIELD(arm_pid_instance_q31,Ki,"i");
+GETFIELD(arm_pid_instance_q31,Kd,"i");
+
+
+static PyMethodDef arm_pid_instance_q31_methods[] = {
+
+    {"A0", (PyCFunction) Method_arm_pid_instance_q31_A0,METH_NOARGS,"A0"},
+    {"A1", (PyCFunction) Method_arm_pid_instance_q31_A1,METH_NOARGS,"A1"},
+    {"A2", (PyCFunction) Method_arm_pid_instance_q31_A2,METH_NOARGS,"A2"},
+    {"state", (PyCFunction) Method_arm_pid_instance_q31_state,METH_NOARGS,"state"},
+    {"Kp", (PyCFunction) Method_arm_pid_instance_q31_Kp,METH_NOARGS,"Kp"},
+    {"Ki", (PyCFunction) Method_arm_pid_instance_q31_Ki,METH_NOARGS,"Ki"},
+    {"Kd", (PyCFunction) Method_arm_pid_instance_q31_Kd,METH_NOARGS,"Kd"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_pid_instance_q31,arm_pid_instance_q31_new,arm_pid_instance_q31_dealloc,arm_pid_instance_q31_init,arm_pid_instance_q31_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_pid_instance_f32 *instance;
+} ml_arm_pid_instance_f32Object;
+
+
+static void
+arm_pid_instance_f32_dealloc(ml_arm_pid_instance_f32Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_pid_instance_f32_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_pid_instance_f32Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_pid_instance_f32Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_pid_instance_f32));
+
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_pid_instance_f32_init(ml_arm_pid_instance_f32Object *self, PyObject *args, PyObject *kwds)
+{
+
+char *kwlist[] = {
+"A0","A1","A2","state","Kp","Ki","Kd",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|fffffff", kwlist,&self->instance->A0
+,&self->instance->A1
+,&self->instance->A2
+,&self->instance->state
+,&self->instance->Kp
+,&self->instance->Ki
+,&self->instance->Kd
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_pid_instance_f32,A0,"f");
+GETFIELD(arm_pid_instance_f32,A1,"f");
+GETFIELD(arm_pid_instance_f32,A2,"f");
+GETFIELD(arm_pid_instance_f32,state,"f");
+GETFIELD(arm_pid_instance_f32,Kp,"f");
+GETFIELD(arm_pid_instance_f32,Ki,"f");
+GETFIELD(arm_pid_instance_f32,Kd,"f");
+
+
+static PyMethodDef arm_pid_instance_f32_methods[] = {
+
+    {"A0", (PyCFunction) Method_arm_pid_instance_f32_A0,METH_NOARGS,"A0"},
+    {"A1", (PyCFunction) Method_arm_pid_instance_f32_A1,METH_NOARGS,"A1"},
+    {"A2", (PyCFunction) Method_arm_pid_instance_f32_A2,METH_NOARGS,"A2"},
+    {"state", (PyCFunction) Method_arm_pid_instance_f32_state,METH_NOARGS,"state"},
+    {"Kp", (PyCFunction) Method_arm_pid_instance_f32_Kp,METH_NOARGS,"Kp"},
+    {"Ki", (PyCFunction) Method_arm_pid_instance_f32_Ki,METH_NOARGS,"Ki"},
+    {"Kd", (PyCFunction) Method_arm_pid_instance_f32_Kd,METH_NOARGS,"Kd"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_pid_instance_f32,arm_pid_instance_f32_new,arm_pid_instance_f32_dealloc,arm_pid_instance_f32_init,arm_pid_instance_f32_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_linear_interp_instance_f32 *instance;
+} ml_arm_linear_interp_instance_f32Object;
+
+
+static void
+arm_linear_interp_instance_f32_dealloc(ml_arm_linear_interp_instance_f32Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pYData)
+       {
+          PyMem_Free(self->instance->pYData);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_linear_interp_instance_f32_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_linear_interp_instance_f32Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_linear_interp_instance_f32Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_linear_interp_instance_f32));
+
+        self->instance->pYData = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_linear_interp_instance_f32_init(ml_arm_linear_interp_instance_f32Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pYData=NULL;
+char *kwlist[] = {
+"nValues","x1","xSpacing","pYData",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|iffO", kwlist,&self->instance->nValues
+,&self->instance->x1
+,&self->instance->xSpacing
+,&pYData
+))
+    {
+
+    INITARRAYFIELD(pYData,NPY_DOUBLE,double,float32_t);
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_linear_interp_instance_f32,nValues,"i");
+GETFIELD(arm_linear_interp_instance_f32,x1,"f");
+GETFIELD(arm_linear_interp_instance_f32,xSpacing,"f");
+
+
+static PyMethodDef arm_linear_interp_instance_f32_methods[] = {
+
+    {"nValues", (PyCFunction) Method_arm_linear_interp_instance_f32_nValues,METH_NOARGS,"nValues"},
+    {"x1", (PyCFunction) Method_arm_linear_interp_instance_f32_x1,METH_NOARGS,"x1"},
+    {"xSpacing", (PyCFunction) Method_arm_linear_interp_instance_f32_xSpacing,METH_NOARGS,"xSpacing"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_linear_interp_instance_f32,arm_linear_interp_instance_f32_new,arm_linear_interp_instance_f32_dealloc,arm_linear_interp_instance_f32_init,arm_linear_interp_instance_f32_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_bilinear_interp_instance_f32 *instance;
+} ml_arm_bilinear_interp_instance_f32Object;
+
+
+static void
+arm_bilinear_interp_instance_f32_dealloc(ml_arm_bilinear_interp_instance_f32Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pData)
+       {
+          PyMem_Free(self->instance->pData);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_bilinear_interp_instance_f32_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_bilinear_interp_instance_f32Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_bilinear_interp_instance_f32Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_bilinear_interp_instance_f32));
+
+        self->instance->pData = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_bilinear_interp_instance_f32_init(ml_arm_bilinear_interp_instance_f32Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pData=NULL;
+char *kwlist[] = {
+"numRows","numCols","pData",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hhO", kwlist,&self->instance->numRows
+,&self->instance->numCols
+,&pData
+))
+    {
+
+    INITARRAYFIELD(pData,NPY_DOUBLE,double,float32_t);
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_bilinear_interp_instance_f32,numRows,"h");
+GETFIELD(arm_bilinear_interp_instance_f32,numCols,"h");
+
+
+static PyMethodDef arm_bilinear_interp_instance_f32_methods[] = {
+
+    {"numRows", (PyCFunction) Method_arm_bilinear_interp_instance_f32_numRows,METH_NOARGS,"numRows"},
+    {"numCols", (PyCFunction) Method_arm_bilinear_interp_instance_f32_numCols,METH_NOARGS,"numCols"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_bilinear_interp_instance_f32,arm_bilinear_interp_instance_f32_new,arm_bilinear_interp_instance_f32_dealloc,arm_bilinear_interp_instance_f32_init,arm_bilinear_interp_instance_f32_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_bilinear_interp_instance_q31 *instance;
+} ml_arm_bilinear_interp_instance_q31Object;
+
+
+static void
+arm_bilinear_interp_instance_q31_dealloc(ml_arm_bilinear_interp_instance_q31Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pData)
+       {
+          PyMem_Free(self->instance->pData);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_bilinear_interp_instance_q31_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_bilinear_interp_instance_q31Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_bilinear_interp_instance_q31Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_bilinear_interp_instance_q31));
+
+        self->instance->pData = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_bilinear_interp_instance_q31_init(ml_arm_bilinear_interp_instance_q31Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pData=NULL;
+char *kwlist[] = {
+"numRows","numCols","pData",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hhO", kwlist,&self->instance->numRows
+,&self->instance->numCols
+,&pData
+))
+    {
+
+    INITARRAYFIELD(pData,NPY_INT32,int32_t,int32_t);
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_bilinear_interp_instance_q31,numRows,"h");
+GETFIELD(arm_bilinear_interp_instance_q31,numCols,"h");
+
+
+static PyMethodDef arm_bilinear_interp_instance_q31_methods[] = {
+
+    {"numRows", (PyCFunction) Method_arm_bilinear_interp_instance_q31_numRows,METH_NOARGS,"numRows"},
+    {"numCols", (PyCFunction) Method_arm_bilinear_interp_instance_q31_numCols,METH_NOARGS,"numCols"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_bilinear_interp_instance_q31,arm_bilinear_interp_instance_q31_new,arm_bilinear_interp_instance_q31_dealloc,arm_bilinear_interp_instance_q31_init,arm_bilinear_interp_instance_q31_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_bilinear_interp_instance_q15 *instance;
+} ml_arm_bilinear_interp_instance_q15Object;
+
+
+static void
+arm_bilinear_interp_instance_q15_dealloc(ml_arm_bilinear_interp_instance_q15Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pData)
+       {
+          PyMem_Free(self->instance->pData);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_bilinear_interp_instance_q15_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_bilinear_interp_instance_q15Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_bilinear_interp_instance_q15Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_bilinear_interp_instance_q15));
+
+        self->instance->pData = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_bilinear_interp_instance_q15_init(ml_arm_bilinear_interp_instance_q15Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pData=NULL;
+char *kwlist[] = {
+"numRows","numCols","pData",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hhO", kwlist,&self->instance->numRows
+,&self->instance->numCols
+,&pData
+))
+    {
+
+    INITARRAYFIELD(pData,NPY_INT16,int16_t,int16_t);
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_bilinear_interp_instance_q15,numRows,"h");
+GETFIELD(arm_bilinear_interp_instance_q15,numCols,"h");
+
+
+static PyMethodDef arm_bilinear_interp_instance_q15_methods[] = {
+
+    {"numRows", (PyCFunction) Method_arm_bilinear_interp_instance_q15_numRows,METH_NOARGS,"numRows"},
+    {"numCols", (PyCFunction) Method_arm_bilinear_interp_instance_q15_numCols,METH_NOARGS,"numCols"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_bilinear_interp_instance_q15,arm_bilinear_interp_instance_q15_new,arm_bilinear_interp_instance_q15_dealloc,arm_bilinear_interp_instance_q15_init,arm_bilinear_interp_instance_q15_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_bilinear_interp_instance_q7 *instance;
+} ml_arm_bilinear_interp_instance_q7Object;
+
+
+static void
+arm_bilinear_interp_instance_q7_dealloc(ml_arm_bilinear_interp_instance_q7Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pData)
+       {
+          PyMem_Free(self->instance->pData);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_bilinear_interp_instance_q7_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_bilinear_interp_instance_q7Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_bilinear_interp_instance_q7Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_bilinear_interp_instance_q7));
+
+        self->instance->pData = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_bilinear_interp_instance_q7_init(ml_arm_bilinear_interp_instance_q7Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pData=NULL;
+char *kwlist[] = {
+"numRows","numCols","pData",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hhO", kwlist,&self->instance->numRows
+,&self->instance->numCols
+,&pData
+))
+    {
+
+    INITARRAYFIELD(pData,NPY_BYTE,int8_t,q7_t);
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_bilinear_interp_instance_q7,numRows,"h");
+GETFIELD(arm_bilinear_interp_instance_q7,numCols,"h");
+
+
+static PyMethodDef arm_bilinear_interp_instance_q7_methods[] = {
+
+    {"numRows", (PyCFunction) Method_arm_bilinear_interp_instance_q7_numRows,METH_NOARGS,"numRows"},
+    {"numCols", (PyCFunction) Method_arm_bilinear_interp_instance_q7_numCols,METH_NOARGS,"numCols"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_bilinear_interp_instance_q7,arm_bilinear_interp_instance_q7_new,arm_bilinear_interp_instance_q7_dealloc,arm_bilinear_interp_instance_q7_init,arm_bilinear_interp_instance_q7_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_cfft_radix2_instance_q15 *instance;
+} ml_arm_cfft_radix2_instance_q15Object;
+
+
+static void
+arm_cfft_radix2_instance_q15_dealloc(ml_arm_cfft_radix2_instance_q15Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_cfft_radix2_instance_q15_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_cfft_radix2_instance_q15Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_cfft_radix2_instance_q15Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_cfft_radix2_instance_q15));
+
+        self->instance->pTwiddle = NULL;
+        self->instance->pBitRevTable = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_cfft_radix2_instance_q15_init(ml_arm_cfft_radix2_instance_q15Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pTwiddle=NULL;
+    PyObject *pBitRevTable=NULL;
+char *kwlist[] = {
+"fftLen","ifftFlag","bitReverseFlag","twidCoefModifier","bitRevFactor",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hiihh", kwlist,&self->instance->fftLen
+,&self->instance->ifftFlag
+,&self->instance->bitReverseFlag
+,&self->instance->twidCoefModifier
+,&self->instance->bitRevFactor
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_cfft_radix2_instance_q15,fftLen,"h");
+GETFIELD(arm_cfft_radix2_instance_q15,ifftFlag,"i");
+GETFIELD(arm_cfft_radix2_instance_q15,bitReverseFlag,"i");
+GETFIELD(arm_cfft_radix2_instance_q15,twidCoefModifier,"h");
+GETFIELD(arm_cfft_radix2_instance_q15,bitRevFactor,"h");
+
+
+static PyMethodDef arm_cfft_radix2_instance_q15_methods[] = {
+
+    {"fftLen", (PyCFunction) Method_arm_cfft_radix2_instance_q15_fftLen,METH_NOARGS,"fftLen"},
+    {"ifftFlag", (PyCFunction) Method_arm_cfft_radix2_instance_q15_ifftFlag,METH_NOARGS,"ifftFlag"},
+    {"bitReverseFlag", (PyCFunction) Method_arm_cfft_radix2_instance_q15_bitReverseFlag,METH_NOARGS,"bitReverseFlag"},
+    {"twidCoefModifier", (PyCFunction) Method_arm_cfft_radix2_instance_q15_twidCoefModifier,METH_NOARGS,"twidCoefModifier"},
+    {"bitRevFactor", (PyCFunction) Method_arm_cfft_radix2_instance_q15_bitRevFactor,METH_NOARGS,"bitRevFactor"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_cfft_radix2_instance_q15,arm_cfft_radix2_instance_q15_new,arm_cfft_radix2_instance_q15_dealloc,arm_cfft_radix2_instance_q15_init,arm_cfft_radix2_instance_q15_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_cfft_radix4_instance_q15 *instance;
+} ml_arm_cfft_radix4_instance_q15Object;
+
+
+static void
+arm_cfft_radix4_instance_q15_dealloc(ml_arm_cfft_radix4_instance_q15Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_cfft_radix4_instance_q15_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_cfft_radix4_instance_q15Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_cfft_radix4_instance_q15Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_cfft_radix4_instance_q15));
+
+        self->instance->pTwiddle = NULL;
+        self->instance->pBitRevTable = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_cfft_radix4_instance_q15_init(ml_arm_cfft_radix4_instance_q15Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pTwiddle=NULL;
+    PyObject *pBitRevTable=NULL;
+char *kwlist[] = {
+"fftLen","ifftFlag","bitReverseFlag","twidCoefModifier","bitRevFactor",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hiihh", kwlist,&self->instance->fftLen
+,&self->instance->ifftFlag
+,&self->instance->bitReverseFlag
+,&self->instance->twidCoefModifier
+,&self->instance->bitRevFactor
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_cfft_radix4_instance_q15,fftLen,"h");
+GETFIELD(arm_cfft_radix4_instance_q15,ifftFlag,"i");
+GETFIELD(arm_cfft_radix4_instance_q15,bitReverseFlag,"i");
+GETFIELD(arm_cfft_radix4_instance_q15,twidCoefModifier,"h");
+GETFIELD(arm_cfft_radix4_instance_q15,bitRevFactor,"h");
+
+
+static PyMethodDef arm_cfft_radix4_instance_q15_methods[] = {
+
+    {"fftLen", (PyCFunction) Method_arm_cfft_radix4_instance_q15_fftLen,METH_NOARGS,"fftLen"},
+    {"ifftFlag", (PyCFunction) Method_arm_cfft_radix4_instance_q15_ifftFlag,METH_NOARGS,"ifftFlag"},
+    {"bitReverseFlag", (PyCFunction) Method_arm_cfft_radix4_instance_q15_bitReverseFlag,METH_NOARGS,"bitReverseFlag"},
+    {"twidCoefModifier", (PyCFunction) Method_arm_cfft_radix4_instance_q15_twidCoefModifier,METH_NOARGS,"twidCoefModifier"},
+    {"bitRevFactor", (PyCFunction) Method_arm_cfft_radix4_instance_q15_bitRevFactor,METH_NOARGS,"bitRevFactor"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_cfft_radix4_instance_q15,arm_cfft_radix4_instance_q15_new,arm_cfft_radix4_instance_q15_dealloc,arm_cfft_radix4_instance_q15_init,arm_cfft_radix4_instance_q15_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_cfft_radix2_instance_q31 *instance;
+} ml_arm_cfft_radix2_instance_q31Object;
+
+
+static void
+arm_cfft_radix2_instance_q31_dealloc(ml_arm_cfft_radix2_instance_q31Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_cfft_radix2_instance_q31_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_cfft_radix2_instance_q31Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_cfft_radix2_instance_q31Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_cfft_radix2_instance_q31));
+
+        self->instance->pTwiddle = NULL;
+        self->instance->pBitRevTable = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_cfft_radix2_instance_q31_init(ml_arm_cfft_radix2_instance_q31Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pTwiddle=NULL;
+    PyObject *pBitRevTable=NULL;
+char *kwlist[] = {
+"fftLen","ifftFlag","bitReverseFlag","twidCoefModifier","bitRevFactor",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hiihh", kwlist,&self->instance->fftLen
+,&self->instance->ifftFlag
+,&self->instance->bitReverseFlag
+,&self->instance->twidCoefModifier
+,&self->instance->bitRevFactor
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_cfft_radix2_instance_q31,fftLen,"h");
+GETFIELD(arm_cfft_radix2_instance_q31,ifftFlag,"i");
+GETFIELD(arm_cfft_radix2_instance_q31,bitReverseFlag,"i");
+GETFIELD(arm_cfft_radix2_instance_q31,twidCoefModifier,"h");
+GETFIELD(arm_cfft_radix2_instance_q31,bitRevFactor,"h");
+
+
+static PyMethodDef arm_cfft_radix2_instance_q31_methods[] = {
+
+    {"fftLen", (PyCFunction) Method_arm_cfft_radix2_instance_q31_fftLen,METH_NOARGS,"fftLen"},
+    {"ifftFlag", (PyCFunction) Method_arm_cfft_radix2_instance_q31_ifftFlag,METH_NOARGS,"ifftFlag"},
+    {"bitReverseFlag", (PyCFunction) Method_arm_cfft_radix2_instance_q31_bitReverseFlag,METH_NOARGS,"bitReverseFlag"},
+    {"twidCoefModifier", (PyCFunction) Method_arm_cfft_radix2_instance_q31_twidCoefModifier,METH_NOARGS,"twidCoefModifier"},
+    {"bitRevFactor", (PyCFunction) Method_arm_cfft_radix2_instance_q31_bitRevFactor,METH_NOARGS,"bitRevFactor"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_cfft_radix2_instance_q31,arm_cfft_radix2_instance_q31_new,arm_cfft_radix2_instance_q31_dealloc,arm_cfft_radix2_instance_q31_init,arm_cfft_radix2_instance_q31_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_cfft_radix4_instance_q31 *instance;
+} ml_arm_cfft_radix4_instance_q31Object;
+
+
+static void
+arm_cfft_radix4_instance_q31_dealloc(ml_arm_cfft_radix4_instance_q31Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_cfft_radix4_instance_q31_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_cfft_radix4_instance_q31Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_cfft_radix4_instance_q31Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_cfft_radix4_instance_q31));
+
+        self->instance->pTwiddle = NULL;
+        self->instance->pBitRevTable = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_cfft_radix4_instance_q31_init(ml_arm_cfft_radix4_instance_q31Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pTwiddle=NULL;
+    PyObject *pBitRevTable=NULL;
+char *kwlist[] = {
+"fftLen","ifftFlag","bitReverseFlag","twidCoefModifier","bitRevFactor",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hiihh", kwlist,&self->instance->fftLen
+,&self->instance->ifftFlag
+,&self->instance->bitReverseFlag
+,&self->instance->twidCoefModifier
+,&self->instance->bitRevFactor
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_cfft_radix4_instance_q31,fftLen,"h");
+GETFIELD(arm_cfft_radix4_instance_q31,ifftFlag,"i");
+GETFIELD(arm_cfft_radix4_instance_q31,bitReverseFlag,"i");
+GETFIELD(arm_cfft_radix4_instance_q31,twidCoefModifier,"h");
+GETFIELD(arm_cfft_radix4_instance_q31,bitRevFactor,"h");
+
+
+static PyMethodDef arm_cfft_radix4_instance_q31_methods[] = {
+
+    {"fftLen", (PyCFunction) Method_arm_cfft_radix4_instance_q31_fftLen,METH_NOARGS,"fftLen"},
+    {"ifftFlag", (PyCFunction) Method_arm_cfft_radix4_instance_q31_ifftFlag,METH_NOARGS,"ifftFlag"},
+    {"bitReverseFlag", (PyCFunction) Method_arm_cfft_radix4_instance_q31_bitReverseFlag,METH_NOARGS,"bitReverseFlag"},
+    {"twidCoefModifier", (PyCFunction) Method_arm_cfft_radix4_instance_q31_twidCoefModifier,METH_NOARGS,"twidCoefModifier"},
+    {"bitRevFactor", (PyCFunction) Method_arm_cfft_radix4_instance_q31_bitRevFactor,METH_NOARGS,"bitRevFactor"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_cfft_radix4_instance_q31,arm_cfft_radix4_instance_q31_new,arm_cfft_radix4_instance_q31_dealloc,arm_cfft_radix4_instance_q31_init,arm_cfft_radix4_instance_q31_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_cfft_radix2_instance_f32 *instance;
+} ml_arm_cfft_radix2_instance_f32Object;
+
+
+static void
+arm_cfft_radix2_instance_f32_dealloc(ml_arm_cfft_radix2_instance_f32Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_cfft_radix2_instance_f32_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_cfft_radix2_instance_f32Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_cfft_radix2_instance_f32Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_cfft_radix2_instance_f32));
+
+        self->instance->pTwiddle = NULL;
+        self->instance->pBitRevTable = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_cfft_radix2_instance_f32_init(ml_arm_cfft_radix2_instance_f32Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pTwiddle=NULL;
+    PyObject *pBitRevTable=NULL;
+char *kwlist[] = {
+"fftLen","ifftFlag","bitReverseFlag","twidCoefModifier","bitRevFactor","onebyfftLen",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hiihhf", kwlist,&self->instance->fftLen
+,&self->instance->ifftFlag
+,&self->instance->bitReverseFlag
+,&self->instance->twidCoefModifier
+,&self->instance->bitRevFactor
+,&self->instance->onebyfftLen
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_cfft_radix2_instance_f32,fftLen,"h");
+GETFIELD(arm_cfft_radix2_instance_f32,ifftFlag,"i");
+GETFIELD(arm_cfft_radix2_instance_f32,bitReverseFlag,"i");
+GETFIELD(arm_cfft_radix2_instance_f32,twidCoefModifier,"h");
+GETFIELD(arm_cfft_radix2_instance_f32,bitRevFactor,"h");
+GETFIELD(arm_cfft_radix2_instance_f32,onebyfftLen,"f");
+
+
+static PyMethodDef arm_cfft_radix2_instance_f32_methods[] = {
+
+    {"fftLen", (PyCFunction) Method_arm_cfft_radix2_instance_f32_fftLen,METH_NOARGS,"fftLen"},
+    {"ifftFlag", (PyCFunction) Method_arm_cfft_radix2_instance_f32_ifftFlag,METH_NOARGS,"ifftFlag"},
+    {"bitReverseFlag", (PyCFunction) Method_arm_cfft_radix2_instance_f32_bitReverseFlag,METH_NOARGS,"bitReverseFlag"},
+    {"twidCoefModifier", (PyCFunction) Method_arm_cfft_radix2_instance_f32_twidCoefModifier,METH_NOARGS,"twidCoefModifier"},
+    {"bitRevFactor", (PyCFunction) Method_arm_cfft_radix2_instance_f32_bitRevFactor,METH_NOARGS,"bitRevFactor"},
+    {"onebyfftLen", (PyCFunction) Method_arm_cfft_radix2_instance_f32_onebyfftLen,METH_NOARGS,"onebyfftLen"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_cfft_radix2_instance_f32,arm_cfft_radix2_instance_f32_new,arm_cfft_radix2_instance_f32_dealloc,arm_cfft_radix2_instance_f32_init,arm_cfft_radix2_instance_f32_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_cfft_radix4_instance_f32 *instance;
+} ml_arm_cfft_radix4_instance_f32Object;
+
+
+static void
+arm_cfft_radix4_instance_f32_dealloc(ml_arm_cfft_radix4_instance_f32Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_cfft_radix4_instance_f32_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_cfft_radix4_instance_f32Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_cfft_radix4_instance_f32Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_cfft_radix4_instance_f32));
+
+        self->instance->pTwiddle = NULL;
+        self->instance->pBitRevTable = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_cfft_radix4_instance_f32_init(ml_arm_cfft_radix4_instance_f32Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pTwiddle=NULL;
+    PyObject *pBitRevTable=NULL;
+char *kwlist[] = {
+"fftLen","ifftFlag","bitReverseFlag","twidCoefModifier","bitRevFactor","onebyfftLen",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hiihhf", kwlist,&self->instance->fftLen
+,&self->instance->ifftFlag
+,&self->instance->bitReverseFlag
+,&self->instance->twidCoefModifier
+,&self->instance->bitRevFactor
+,&self->instance->onebyfftLen
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_cfft_radix4_instance_f32,fftLen,"h");
+GETFIELD(arm_cfft_radix4_instance_f32,ifftFlag,"i");
+GETFIELD(arm_cfft_radix4_instance_f32,bitReverseFlag,"i");
+GETFIELD(arm_cfft_radix4_instance_f32,twidCoefModifier,"h");
+GETFIELD(arm_cfft_radix4_instance_f32,bitRevFactor,"h");
+GETFIELD(arm_cfft_radix4_instance_f32,onebyfftLen,"f");
+
+
+static PyMethodDef arm_cfft_radix4_instance_f32_methods[] = {
+
+    {"fftLen", (PyCFunction) Method_arm_cfft_radix4_instance_f32_fftLen,METH_NOARGS,"fftLen"},
+    {"ifftFlag", (PyCFunction) Method_arm_cfft_radix4_instance_f32_ifftFlag,METH_NOARGS,"ifftFlag"},
+    {"bitReverseFlag", (PyCFunction) Method_arm_cfft_radix4_instance_f32_bitReverseFlag,METH_NOARGS,"bitReverseFlag"},
+    {"twidCoefModifier", (PyCFunction) Method_arm_cfft_radix4_instance_f32_twidCoefModifier,METH_NOARGS,"twidCoefModifier"},
+    {"bitRevFactor", (PyCFunction) Method_arm_cfft_radix4_instance_f32_bitRevFactor,METH_NOARGS,"bitRevFactor"},
+    {"onebyfftLen", (PyCFunction) Method_arm_cfft_radix4_instance_f32_onebyfftLen,METH_NOARGS,"onebyfftLen"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_cfft_radix4_instance_f32,arm_cfft_radix4_instance_f32_new,arm_cfft_radix4_instance_f32_dealloc,arm_cfft_radix4_instance_f32_init,arm_cfft_radix4_instance_f32_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_cfft_instance_q15 *instance;
+} ml_arm_cfft_instance_q15Object;
+
+
+static void
+arm_cfft_instance_q15_dealloc(ml_arm_cfft_instance_q15Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_cfft_instance_q15_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_cfft_instance_q15Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_cfft_instance_q15Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_cfft_instance_q15));
+
+        self->instance->pTwiddle = NULL;
+        self->instance->pBitRevTable = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_cfft_instance_q15_init(ml_arm_cfft_instance_q15Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pTwiddle=NULL;
+    PyObject *pBitRevTable=NULL;
+char *kwlist[] = {
+"fftLen","bitRevLength",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hh", kwlist,&self->instance->fftLen
+,&self->instance->bitRevLength
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_cfft_instance_q15,fftLen,"h");
+GETFIELD(arm_cfft_instance_q15,bitRevLength,"h");
+
+
+static PyMethodDef arm_cfft_instance_q15_methods[] = {
+
+    {"fftLen", (PyCFunction) Method_arm_cfft_instance_q15_fftLen,METH_NOARGS,"fftLen"},
+    {"bitRevLength", (PyCFunction) Method_arm_cfft_instance_q15_bitRevLength,METH_NOARGS,"bitRevLength"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_cfft_instance_q15,arm_cfft_instance_q15_new,arm_cfft_instance_q15_dealloc,arm_cfft_instance_q15_init,arm_cfft_instance_q15_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_cfft_instance_q31 *instance;
+} ml_arm_cfft_instance_q31Object;
+
+
+static void
+arm_cfft_instance_q31_dealloc(ml_arm_cfft_instance_q31Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_cfft_instance_q31_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_cfft_instance_q31Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_cfft_instance_q31Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_cfft_instance_q31));
+
+        self->instance->pTwiddle = NULL;
+        self->instance->pBitRevTable = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_cfft_instance_q31_init(ml_arm_cfft_instance_q31Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pTwiddle=NULL;
+    PyObject *pBitRevTable=NULL;
+char *kwlist[] = {
+"fftLen","bitRevLength",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hh", kwlist,&self->instance->fftLen
+,&self->instance->bitRevLength
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_cfft_instance_q31,fftLen,"h");
+GETFIELD(arm_cfft_instance_q31,bitRevLength,"h");
+
+
+static PyMethodDef arm_cfft_instance_q31_methods[] = {
+
+    {"fftLen", (PyCFunction) Method_arm_cfft_instance_q31_fftLen,METH_NOARGS,"fftLen"},
+    {"bitRevLength", (PyCFunction) Method_arm_cfft_instance_q31_bitRevLength,METH_NOARGS,"bitRevLength"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_cfft_instance_q31,arm_cfft_instance_q31_new,arm_cfft_instance_q31_dealloc,arm_cfft_instance_q31_init,arm_cfft_instance_q31_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_cfft_instance_f32 *instance;
+} ml_arm_cfft_instance_f32Object;
+
+
+static void
+arm_cfft_instance_f32_dealloc(ml_arm_cfft_instance_f32Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_cfft_instance_f32_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_cfft_instance_f32Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_cfft_instance_f32Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_cfft_instance_f32));
+
+        self->instance->pTwiddle = NULL;
+        self->instance->pBitRevTable = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_cfft_instance_f32_init(ml_arm_cfft_instance_f32Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pTwiddle=NULL;
+    PyObject *pBitRevTable=NULL;
+char *kwlist[] = {
+"fftLen","bitRevLength",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hh", kwlist,&self->instance->fftLen
+,&self->instance->bitRevLength
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_cfft_instance_f32,fftLen,"h");
+GETFIELD(arm_cfft_instance_f32,bitRevLength,"h");
+
+
+static PyMethodDef arm_cfft_instance_f32_methods[] = {
+
+    {"fftLen", (PyCFunction) Method_arm_cfft_instance_f32_fftLen,METH_NOARGS,"fftLen"},
+    {"bitRevLength", (PyCFunction) Method_arm_cfft_instance_f32_bitRevLength,METH_NOARGS,"bitRevLength"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_cfft_instance_f32,arm_cfft_instance_f32_new,arm_cfft_instance_f32_dealloc,arm_cfft_instance_f32_init,arm_cfft_instance_f32_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_rfft_instance_q15 *instance;
+} ml_arm_rfft_instance_q15Object;
+
+
+static void
+arm_rfft_instance_q15_dealloc(ml_arm_rfft_instance_q15Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_rfft_instance_q15_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_rfft_instance_q15Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_rfft_instance_q15Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_rfft_instance_q15));
+
+        self->instance->pTwiddleAReal = NULL;
+        self->instance->pTwiddleBReal = NULL;
+        self->instance->pCfft = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_rfft_instance_q15_init(ml_arm_rfft_instance_q15Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pTwiddleAReal=NULL;
+    PyObject *pTwiddleBReal=NULL;
+    PyObject *pCfft=NULL;
+char *kwlist[] = {
+"fftLenReal","ifftFlagR","bitReverseFlagR","twidCoefRModifier",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|iiii", kwlist,&self->instance->fftLenReal
+,&self->instance->ifftFlagR
+,&self->instance->bitReverseFlagR
+,&self->instance->twidCoefRModifier
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_rfft_instance_q15,fftLenReal,"i");
+GETFIELD(arm_rfft_instance_q15,ifftFlagR,"i");
+GETFIELD(arm_rfft_instance_q15,bitReverseFlagR,"i");
+GETFIELD(arm_rfft_instance_q15,twidCoefRModifier,"i");
+
+
+static PyMethodDef arm_rfft_instance_q15_methods[] = {
+
+    {"fftLenReal", (PyCFunction) Method_arm_rfft_instance_q15_fftLenReal,METH_NOARGS,"fftLenReal"},
+    {"ifftFlagR", (PyCFunction) Method_arm_rfft_instance_q15_ifftFlagR,METH_NOARGS,"ifftFlagR"},
+    {"bitReverseFlagR", (PyCFunction) Method_arm_rfft_instance_q15_bitReverseFlagR,METH_NOARGS,"bitReverseFlagR"},
+    {"twidCoefRModifier", (PyCFunction) Method_arm_rfft_instance_q15_twidCoefRModifier,METH_NOARGS,"twidCoefRModifier"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_rfft_instance_q15,arm_rfft_instance_q15_new,arm_rfft_instance_q15_dealloc,arm_rfft_instance_q15_init,arm_rfft_instance_q15_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_rfft_instance_q31 *instance;
+} ml_arm_rfft_instance_q31Object;
+
+
+static void
+arm_rfft_instance_q31_dealloc(ml_arm_rfft_instance_q31Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_rfft_instance_q31_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_rfft_instance_q31Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_rfft_instance_q31Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_rfft_instance_q31));
+
+        self->instance->pTwiddleAReal = NULL;
+        self->instance->pTwiddleBReal = NULL;
+        self->instance->pCfft = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_rfft_instance_q31_init(ml_arm_rfft_instance_q31Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pTwiddleAReal=NULL;
+    PyObject *pTwiddleBReal=NULL;
+    PyObject *pCfft=NULL;
+char *kwlist[] = {
+"fftLenReal","ifftFlagR","bitReverseFlagR","twidCoefRModifier",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|iiii", kwlist,&self->instance->fftLenReal
+,&self->instance->ifftFlagR
+,&self->instance->bitReverseFlagR
+,&self->instance->twidCoefRModifier
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_rfft_instance_q31,fftLenReal,"i");
+GETFIELD(arm_rfft_instance_q31,ifftFlagR,"i");
+GETFIELD(arm_rfft_instance_q31,bitReverseFlagR,"i");
+GETFIELD(arm_rfft_instance_q31,twidCoefRModifier,"i");
+
+
+static PyMethodDef arm_rfft_instance_q31_methods[] = {
+
+    {"fftLenReal", (PyCFunction) Method_arm_rfft_instance_q31_fftLenReal,METH_NOARGS,"fftLenReal"},
+    {"ifftFlagR", (PyCFunction) Method_arm_rfft_instance_q31_ifftFlagR,METH_NOARGS,"ifftFlagR"},
+    {"bitReverseFlagR", (PyCFunction) Method_arm_rfft_instance_q31_bitReverseFlagR,METH_NOARGS,"bitReverseFlagR"},
+    {"twidCoefRModifier", (PyCFunction) Method_arm_rfft_instance_q31_twidCoefRModifier,METH_NOARGS,"twidCoefRModifier"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_rfft_instance_q31,arm_rfft_instance_q31_new,arm_rfft_instance_q31_dealloc,arm_rfft_instance_q31_init,arm_rfft_instance_q31_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_rfft_instance_f32 *instance;
+} ml_arm_rfft_instance_f32Object;
+
+
+static void
+arm_rfft_instance_f32_dealloc(ml_arm_rfft_instance_f32Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_rfft_instance_f32_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_rfft_instance_f32Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_rfft_instance_f32Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_rfft_instance_f32));
+
+        self->instance->pTwiddleAReal = NULL;
+        self->instance->pTwiddleBReal = NULL;
+        self->instance->pCfft = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_rfft_instance_f32_init(ml_arm_rfft_instance_f32Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pTwiddleAReal=NULL;
+    PyObject *pTwiddleBReal=NULL;
+    PyObject *pCfft=NULL;
+char *kwlist[] = {
+"fftLenReal","fftLenBy2","ifftFlagR","bitReverseFlagR","twidCoefRModifier",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|ihiii", kwlist,&self->instance->fftLenReal
+,&self->instance->fftLenBy2
+,&self->instance->ifftFlagR
+,&self->instance->bitReverseFlagR
+,&self->instance->twidCoefRModifier
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_rfft_instance_f32,fftLenReal,"i");
+GETFIELD(arm_rfft_instance_f32,fftLenBy2,"h");
+GETFIELD(arm_rfft_instance_f32,ifftFlagR,"i");
+GETFIELD(arm_rfft_instance_f32,bitReverseFlagR,"i");
+GETFIELD(arm_rfft_instance_f32,twidCoefRModifier,"i");
+
+
+static PyMethodDef arm_rfft_instance_f32_methods[] = {
+
+    {"fftLenReal", (PyCFunction) Method_arm_rfft_instance_f32_fftLenReal,METH_NOARGS,"fftLenReal"},
+    {"fftLenBy2", (PyCFunction) Method_arm_rfft_instance_f32_fftLenBy2,METH_NOARGS,"fftLenBy2"},
+    {"ifftFlagR", (PyCFunction) Method_arm_rfft_instance_f32_ifftFlagR,METH_NOARGS,"ifftFlagR"},
+    {"bitReverseFlagR", (PyCFunction) Method_arm_rfft_instance_f32_bitReverseFlagR,METH_NOARGS,"bitReverseFlagR"},
+    {"twidCoefRModifier", (PyCFunction) Method_arm_rfft_instance_f32_twidCoefRModifier,METH_NOARGS,"twidCoefRModifier"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_rfft_instance_f32,arm_rfft_instance_f32_new,arm_rfft_instance_f32_dealloc,arm_rfft_instance_f32_init,arm_rfft_instance_f32_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_rfft_fast_instance_f32 *instance;
+} ml_arm_rfft_fast_instance_f32Object;
+
+
+static void
+arm_rfft_fast_instance_f32_dealloc(ml_arm_rfft_fast_instance_f32Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_rfft_fast_instance_f32_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_rfft_fast_instance_f32Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_rfft_fast_instance_f32Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_rfft_fast_instance_f32));
+
+        self->instance->pTwiddleRFFT = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_rfft_fast_instance_f32_init(ml_arm_rfft_fast_instance_f32Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pTwiddleRFFT=NULL;
+char *kwlist[] = {
+"Sint","fftLenRFFT",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|?h", kwlist,&self->instance->Sint
+,&self->instance->fftLenRFFT
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_rfft_fast_instance_f32,Sint,"?");
+GETFIELD(arm_rfft_fast_instance_f32,fftLenRFFT,"h");
+
+
+static PyMethodDef arm_rfft_fast_instance_f32_methods[] = {
+
+    {"Sint", (PyCFunction) Method_arm_rfft_fast_instance_f32_Sint,METH_NOARGS,"Sint"},
+    {"fftLenRFFT", (PyCFunction) Method_arm_rfft_fast_instance_f32_fftLenRFFT,METH_NOARGS,"fftLenRFFT"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_rfft_fast_instance_f32,arm_rfft_fast_instance_f32_new,arm_rfft_fast_instance_f32_dealloc,arm_rfft_fast_instance_f32_init,arm_rfft_fast_instance_f32_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_dct4_instance_f32 *instance;
+} ml_arm_dct4_instance_f32Object;
+
+
+static void
+arm_dct4_instance_f32_dealloc(ml_arm_dct4_instance_f32Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_dct4_instance_f32_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_dct4_instance_f32Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_dct4_instance_f32Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_dct4_instance_f32));
+
+        self->instance->pTwiddle = NULL;
+        self->instance->pCosFactor = NULL;
+        self->instance->pRfft = NULL;
+        self->instance->pCfft = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_dct4_instance_f32_init(ml_arm_dct4_instance_f32Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pTwiddle=NULL;
+    PyObject *pCosFactor=NULL;
+    PyObject *pRfft=NULL;
+    PyObject *pCfft=NULL;
+char *kwlist[] = {
+"N","Nby2","normalize",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hhf", kwlist,&self->instance->N
+,&self->instance->Nby2
+,&self->instance->normalize
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_dct4_instance_f32,N,"h");
+GETFIELD(arm_dct4_instance_f32,Nby2,"h");
+GETFIELD(arm_dct4_instance_f32,normalize,"f");
+
+
+static PyMethodDef arm_dct4_instance_f32_methods[] = {
+
+    {"N", (PyCFunction) Method_arm_dct4_instance_f32_N,METH_NOARGS,"N"},
+    {"Nby2", (PyCFunction) Method_arm_dct4_instance_f32_Nby2,METH_NOARGS,"Nby2"},
+    {"normalize", (PyCFunction) Method_arm_dct4_instance_f32_normalize,METH_NOARGS,"normalize"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_dct4_instance_f32,arm_dct4_instance_f32_new,arm_dct4_instance_f32_dealloc,arm_dct4_instance_f32_init,arm_dct4_instance_f32_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_dct4_instance_q31 *instance;
+} ml_arm_dct4_instance_q31Object;
+
+
+static void
+arm_dct4_instance_q31_dealloc(ml_arm_dct4_instance_q31Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_dct4_instance_q31_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_dct4_instance_q31Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_dct4_instance_q31Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_dct4_instance_q31));
+
+        self->instance->pTwiddle = NULL;
+        self->instance->pCosFactor = NULL;
+        self->instance->pRfft = NULL;
+        self->instance->pCfft = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_dct4_instance_q31_init(ml_arm_dct4_instance_q31Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pTwiddle=NULL;
+    PyObject *pCosFactor=NULL;
+    PyObject *pRfft=NULL;
+    PyObject *pCfft=NULL;
+char *kwlist[] = {
+"N","Nby2","normalize",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hhi", kwlist,&self->instance->N
+,&self->instance->Nby2
+,&self->instance->normalize
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_dct4_instance_q31,N,"h");
+GETFIELD(arm_dct4_instance_q31,Nby2,"h");
+GETFIELD(arm_dct4_instance_q31,normalize,"i");
+
+
+static PyMethodDef arm_dct4_instance_q31_methods[] = {
+
+    {"N", (PyCFunction) Method_arm_dct4_instance_q31_N,METH_NOARGS,"N"},
+    {"Nby2", (PyCFunction) Method_arm_dct4_instance_q31_Nby2,METH_NOARGS,"Nby2"},
+    {"normalize", (PyCFunction) Method_arm_dct4_instance_q31_normalize,METH_NOARGS,"normalize"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_dct4_instance_q31,arm_dct4_instance_q31_new,arm_dct4_instance_q31_dealloc,arm_dct4_instance_q31_init,arm_dct4_instance_q31_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_dct4_instance_q15 *instance;
+} ml_arm_dct4_instance_q15Object;
+
+
+static void
+arm_dct4_instance_q15_dealloc(ml_arm_dct4_instance_q15Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_dct4_instance_q15_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_dct4_instance_q15Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_dct4_instance_q15Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_dct4_instance_q15));
+
+        self->instance->pTwiddle = NULL;
+        self->instance->pCosFactor = NULL;
+        self->instance->pRfft = NULL;
+        self->instance->pCfft = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_dct4_instance_q15_init(ml_arm_dct4_instance_q15Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pTwiddle=NULL;
+    PyObject *pCosFactor=NULL;
+    PyObject *pRfft=NULL;
+    PyObject *pCfft=NULL;
+char *kwlist[] = {
+"N","Nby2","normalize",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hhh", kwlist,&self->instance->N
+,&self->instance->Nby2
+,&self->instance->normalize
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_dct4_instance_q15,N,"h");
+GETFIELD(arm_dct4_instance_q15,Nby2,"h");
+GETFIELD(arm_dct4_instance_q15,normalize,"h");
+
+
+static PyMethodDef arm_dct4_instance_q15_methods[] = {
+
+    {"N", (PyCFunction) Method_arm_dct4_instance_q15_N,METH_NOARGS,"N"},
+    {"Nby2", (PyCFunction) Method_arm_dct4_instance_q15_Nby2,METH_NOARGS,"Nby2"},
+    {"normalize", (PyCFunction) Method_arm_dct4_instance_q15_normalize,METH_NOARGS,"normalize"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_dct4_instance_q15,arm_dct4_instance_q15_new,arm_dct4_instance_q15_dealloc,arm_dct4_instance_q15_init,arm_dct4_instance_q15_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_fir_decimate_instance_q15 *instance;
+} ml_arm_fir_decimate_instance_q15Object;
+
+
+static void
+arm_fir_decimate_instance_q15_dealloc(ml_arm_fir_decimate_instance_q15Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_fir_decimate_instance_q15_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_fir_decimate_instance_q15Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_fir_decimate_instance_q15Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_fir_decimate_instance_q15));
+
+        self->instance->pCoeffs = NULL;
+        self->instance->pState = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_fir_decimate_instance_q15_init(ml_arm_fir_decimate_instance_q15Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pCoeffs=NULL;
+    PyObject *pState=NULL;
+char *kwlist[] = {
+"M","numTaps",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|ih", kwlist,&self->instance->M
+,&self->instance->numTaps
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_fir_decimate_instance_q15,M,"i");
+GETFIELD(arm_fir_decimate_instance_q15,numTaps,"h");
+
+
+static PyMethodDef arm_fir_decimate_instance_q15_methods[] = {
+
+    {"M", (PyCFunction) Method_arm_fir_decimate_instance_q15_M,METH_NOARGS,"M"},
+    {"numTaps", (PyCFunction) Method_arm_fir_decimate_instance_q15_numTaps,METH_NOARGS,"numTaps"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_fir_decimate_instance_q15,arm_fir_decimate_instance_q15_new,arm_fir_decimate_instance_q15_dealloc,arm_fir_decimate_instance_q15_init,arm_fir_decimate_instance_q15_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_fir_decimate_instance_q31 *instance;
+} ml_arm_fir_decimate_instance_q31Object;
+
+
+static void
+arm_fir_decimate_instance_q31_dealloc(ml_arm_fir_decimate_instance_q31Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_fir_decimate_instance_q31_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_fir_decimate_instance_q31Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_fir_decimate_instance_q31Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_fir_decimate_instance_q31));
+
+        self->instance->pCoeffs = NULL;
+        self->instance->pState = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_fir_decimate_instance_q31_init(ml_arm_fir_decimate_instance_q31Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pCoeffs=NULL;
+    PyObject *pState=NULL;
+char *kwlist[] = {
+"M","numTaps",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|ih", kwlist,&self->instance->M
+,&self->instance->numTaps
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_fir_decimate_instance_q31,M,"i");
+GETFIELD(arm_fir_decimate_instance_q31,numTaps,"h");
+
+
+static PyMethodDef arm_fir_decimate_instance_q31_methods[] = {
+
+    {"M", (PyCFunction) Method_arm_fir_decimate_instance_q31_M,METH_NOARGS,"M"},
+    {"numTaps", (PyCFunction) Method_arm_fir_decimate_instance_q31_numTaps,METH_NOARGS,"numTaps"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_fir_decimate_instance_q31,arm_fir_decimate_instance_q31_new,arm_fir_decimate_instance_q31_dealloc,arm_fir_decimate_instance_q31_init,arm_fir_decimate_instance_q31_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_fir_decimate_instance_f32 *instance;
+} ml_arm_fir_decimate_instance_f32Object;
+
+
+static void
+arm_fir_decimate_instance_f32_dealloc(ml_arm_fir_decimate_instance_f32Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_fir_decimate_instance_f32_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_fir_decimate_instance_f32Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_fir_decimate_instance_f32Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_fir_decimate_instance_f32));
+
+        self->instance->pCoeffs = NULL;
+        self->instance->pState = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_fir_decimate_instance_f32_init(ml_arm_fir_decimate_instance_f32Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pCoeffs=NULL;
+    PyObject *pState=NULL;
+char *kwlist[] = {
+"M","numTaps",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|ih", kwlist,&self->instance->M
+,&self->instance->numTaps
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_fir_decimate_instance_f32,M,"i");
+GETFIELD(arm_fir_decimate_instance_f32,numTaps,"h");
+
+
+static PyMethodDef arm_fir_decimate_instance_f32_methods[] = {
+
+    {"M", (PyCFunction) Method_arm_fir_decimate_instance_f32_M,METH_NOARGS,"M"},
+    {"numTaps", (PyCFunction) Method_arm_fir_decimate_instance_f32_numTaps,METH_NOARGS,"numTaps"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_fir_decimate_instance_f32,arm_fir_decimate_instance_f32_new,arm_fir_decimate_instance_f32_dealloc,arm_fir_decimate_instance_f32_init,arm_fir_decimate_instance_f32_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_fir_interpolate_instance_q15 *instance;
+} ml_arm_fir_interpolate_instance_q15Object;
+
+
+static void
+arm_fir_interpolate_instance_q15_dealloc(ml_arm_fir_interpolate_instance_q15Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_fir_interpolate_instance_q15_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_fir_interpolate_instance_q15Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_fir_interpolate_instance_q15Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_fir_interpolate_instance_q15));
+
+        self->instance->pCoeffs = NULL;
+        self->instance->pState = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_fir_interpolate_instance_q15_init(ml_arm_fir_interpolate_instance_q15Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pCoeffs=NULL;
+    PyObject *pState=NULL;
+char *kwlist[] = {
+"L","phaseLength",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|ih", kwlist,&self->instance->L
+,&self->instance->phaseLength
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_fir_interpolate_instance_q15,L,"i");
+GETFIELD(arm_fir_interpolate_instance_q15,phaseLength,"h");
+
+
+static PyMethodDef arm_fir_interpolate_instance_q15_methods[] = {
+
+    {"L", (PyCFunction) Method_arm_fir_interpolate_instance_q15_L,METH_NOARGS,"L"},
+    {"phaseLength", (PyCFunction) Method_arm_fir_interpolate_instance_q15_phaseLength,METH_NOARGS,"phaseLength"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_fir_interpolate_instance_q15,arm_fir_interpolate_instance_q15_new,arm_fir_interpolate_instance_q15_dealloc,arm_fir_interpolate_instance_q15_init,arm_fir_interpolate_instance_q15_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_fir_interpolate_instance_q31 *instance;
+} ml_arm_fir_interpolate_instance_q31Object;
+
+
+static void
+arm_fir_interpolate_instance_q31_dealloc(ml_arm_fir_interpolate_instance_q31Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_fir_interpolate_instance_q31_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_fir_interpolate_instance_q31Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_fir_interpolate_instance_q31Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_fir_interpolate_instance_q31));
+
+        self->instance->pCoeffs = NULL;
+        self->instance->pState = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_fir_interpolate_instance_q31_init(ml_arm_fir_interpolate_instance_q31Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pCoeffs=NULL;
+    PyObject *pState=NULL;
+char *kwlist[] = {
+"L","phaseLength",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|ih", kwlist,&self->instance->L
+,&self->instance->phaseLength
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_fir_interpolate_instance_q31,L,"i");
+GETFIELD(arm_fir_interpolate_instance_q31,phaseLength,"h");
+
+
+static PyMethodDef arm_fir_interpolate_instance_q31_methods[] = {
+
+    {"L", (PyCFunction) Method_arm_fir_interpolate_instance_q31_L,METH_NOARGS,"L"},
+    {"phaseLength", (PyCFunction) Method_arm_fir_interpolate_instance_q31_phaseLength,METH_NOARGS,"phaseLength"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_fir_interpolate_instance_q31,arm_fir_interpolate_instance_q31_new,arm_fir_interpolate_instance_q31_dealloc,arm_fir_interpolate_instance_q31_init,arm_fir_interpolate_instance_q31_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_fir_interpolate_instance_f32 *instance;
+} ml_arm_fir_interpolate_instance_f32Object;
+
+
+static void
+arm_fir_interpolate_instance_f32_dealloc(ml_arm_fir_interpolate_instance_f32Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_fir_interpolate_instance_f32_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_fir_interpolate_instance_f32Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_fir_interpolate_instance_f32Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_fir_interpolate_instance_f32));
+
+        self->instance->pCoeffs = NULL;
+        self->instance->pState = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_fir_interpolate_instance_f32_init(ml_arm_fir_interpolate_instance_f32Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pCoeffs=NULL;
+    PyObject *pState=NULL;
+char *kwlist[] = {
+"L","phaseLength",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|ih", kwlist,&self->instance->L
+,&self->instance->phaseLength
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_fir_interpolate_instance_f32,L,"i");
+GETFIELD(arm_fir_interpolate_instance_f32,phaseLength,"h");
+
+
+static PyMethodDef arm_fir_interpolate_instance_f32_methods[] = {
+
+    {"L", (PyCFunction) Method_arm_fir_interpolate_instance_f32_L,METH_NOARGS,"L"},
+    {"phaseLength", (PyCFunction) Method_arm_fir_interpolate_instance_f32_phaseLength,METH_NOARGS,"phaseLength"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_fir_interpolate_instance_f32,arm_fir_interpolate_instance_f32_new,arm_fir_interpolate_instance_f32_dealloc,arm_fir_interpolate_instance_f32_init,arm_fir_interpolate_instance_f32_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_biquad_cas_df1_32x64_ins_q31 *instance;
+} ml_arm_biquad_cas_df1_32x64_ins_q31Object;
+
+
+static void
+arm_biquad_cas_df1_32x64_ins_q31_dealloc(ml_arm_biquad_cas_df1_32x64_ins_q31Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_biquad_cas_df1_32x64_ins_q31_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_biquad_cas_df1_32x64_ins_q31Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_biquad_cas_df1_32x64_ins_q31Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_biquad_cas_df1_32x64_ins_q31));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_biquad_cas_df1_32x64_ins_q31_init(ml_arm_biquad_cas_df1_32x64_ins_q31Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+char *kwlist[] = {
+"numStages","postShift",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|ii", kwlist,&self->instance->numStages
+,&self->instance->postShift
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_biquad_cas_df1_32x64_ins_q31,numStages,"i");
+GETFIELD(arm_biquad_cas_df1_32x64_ins_q31,postShift,"i");
+
+
+static PyMethodDef arm_biquad_cas_df1_32x64_ins_q31_methods[] = {
+
+    {"numStages", (PyCFunction) Method_arm_biquad_cas_df1_32x64_ins_q31_numStages,METH_NOARGS,"numStages"},
+    {"postShift", (PyCFunction) Method_arm_biquad_cas_df1_32x64_ins_q31_postShift,METH_NOARGS,"postShift"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_biquad_cas_df1_32x64_ins_q31,arm_biquad_cas_df1_32x64_ins_q31_new,arm_biquad_cas_df1_32x64_ins_q31_dealloc,arm_biquad_cas_df1_32x64_ins_q31_init,arm_biquad_cas_df1_32x64_ins_q31_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_biquad_cascade_df2T_instance_f32 *instance;
+} ml_arm_biquad_cascade_df2T_instance_f32Object;
+
+
+static void
+arm_biquad_cascade_df2T_instance_f32_dealloc(ml_arm_biquad_cascade_df2T_instance_f32Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_biquad_cascade_df2T_instance_f32_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_biquad_cascade_df2T_instance_f32Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_biquad_cascade_df2T_instance_f32Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_biquad_cascade_df2T_instance_f32));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_biquad_cascade_df2T_instance_f32_init(ml_arm_biquad_cascade_df2T_instance_f32Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+char *kwlist[] = {
+"numStages",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|i", kwlist,&self->instance->numStages
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_biquad_cascade_df2T_instance_f32,numStages,"i");
+
+
+static PyMethodDef arm_biquad_cascade_df2T_instance_f32_methods[] = {
+
+    {"numStages", (PyCFunction) Method_arm_biquad_cascade_df2T_instance_f32_numStages,METH_NOARGS,"numStages"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_biquad_cascade_df2T_instance_f32,arm_biquad_cascade_df2T_instance_f32_new,arm_biquad_cascade_df2T_instance_f32_dealloc,arm_biquad_cascade_df2T_instance_f32_init,arm_biquad_cascade_df2T_instance_f32_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_biquad_cascade_stereo_df2T_instance_f32 *instance;
+} ml_arm_biquad_cascade_stereo_df2T_instance_f32Object;
+
+
+static void
+arm_biquad_cascade_stereo_df2T_instance_f32_dealloc(ml_arm_biquad_cascade_stereo_df2T_instance_f32Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_biquad_cascade_stereo_df2T_instance_f32_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_biquad_cascade_stereo_df2T_instance_f32Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_biquad_cascade_stereo_df2T_instance_f32Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_biquad_cascade_stereo_df2T_instance_f32));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_biquad_cascade_stereo_df2T_instance_f32_init(ml_arm_biquad_cascade_stereo_df2T_instance_f32Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+char *kwlist[] = {
+"numStages",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|i", kwlist,&self->instance->numStages
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_biquad_cascade_stereo_df2T_instance_f32,numStages,"i");
+
+
+static PyMethodDef arm_biquad_cascade_stereo_df2T_instance_f32_methods[] = {
+
+    {"numStages", (PyCFunction) Method_arm_biquad_cascade_stereo_df2T_instance_f32_numStages,METH_NOARGS,"numStages"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_biquad_cascade_stereo_df2T_instance_f32,arm_biquad_cascade_stereo_df2T_instance_f32_new,arm_biquad_cascade_stereo_df2T_instance_f32_dealloc,arm_biquad_cascade_stereo_df2T_instance_f32_init,arm_biquad_cascade_stereo_df2T_instance_f32_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_biquad_cascade_df2T_instance_f64 *instance;
+} ml_arm_biquad_cascade_df2T_instance_f64Object;
+
+
+static void
+arm_biquad_cascade_df2T_instance_f64_dealloc(ml_arm_biquad_cascade_df2T_instance_f64Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_biquad_cascade_df2T_instance_f64_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_biquad_cascade_df2T_instance_f64Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_biquad_cascade_df2T_instance_f64Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_biquad_cascade_df2T_instance_f64));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_biquad_cascade_df2T_instance_f64_init(ml_arm_biquad_cascade_df2T_instance_f64Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+char *kwlist[] = {
+"numStages",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|i", kwlist,&self->instance->numStages
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_biquad_cascade_df2T_instance_f64,numStages,"i");
+
+
+static PyMethodDef arm_biquad_cascade_df2T_instance_f64_methods[] = {
+
+    {"numStages", (PyCFunction) Method_arm_biquad_cascade_df2T_instance_f64_numStages,METH_NOARGS,"numStages"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_biquad_cascade_df2T_instance_f64,arm_biquad_cascade_df2T_instance_f64_new,arm_biquad_cascade_df2T_instance_f64_dealloc,arm_biquad_cascade_df2T_instance_f64_init,arm_biquad_cascade_df2T_instance_f64_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_fir_lattice_instance_q15 *instance;
+} ml_arm_fir_lattice_instance_q15Object;
+
+
+static void
+arm_fir_lattice_instance_q15_dealloc(ml_arm_fir_lattice_instance_q15Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_fir_lattice_instance_q15_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_fir_lattice_instance_q15Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_fir_lattice_instance_q15Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_fir_lattice_instance_q15));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_fir_lattice_instance_q15_init(ml_arm_fir_lattice_instance_q15Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+char *kwlist[] = {
+"numStages",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|h", kwlist,&self->instance->numStages
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_fir_lattice_instance_q15,numStages,"h");
+
+
+static PyMethodDef arm_fir_lattice_instance_q15_methods[] = {
+
+    {"numStages", (PyCFunction) Method_arm_fir_lattice_instance_q15_numStages,METH_NOARGS,"numStages"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_fir_lattice_instance_q15,arm_fir_lattice_instance_q15_new,arm_fir_lattice_instance_q15_dealloc,arm_fir_lattice_instance_q15_init,arm_fir_lattice_instance_q15_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_fir_lattice_instance_q31 *instance;
+} ml_arm_fir_lattice_instance_q31Object;
+
+
+static void
+arm_fir_lattice_instance_q31_dealloc(ml_arm_fir_lattice_instance_q31Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_fir_lattice_instance_q31_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_fir_lattice_instance_q31Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_fir_lattice_instance_q31Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_fir_lattice_instance_q31));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_fir_lattice_instance_q31_init(ml_arm_fir_lattice_instance_q31Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+char *kwlist[] = {
+"numStages",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|h", kwlist,&self->instance->numStages
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_fir_lattice_instance_q31,numStages,"h");
+
+
+static PyMethodDef arm_fir_lattice_instance_q31_methods[] = {
+
+    {"numStages", (PyCFunction) Method_arm_fir_lattice_instance_q31_numStages,METH_NOARGS,"numStages"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_fir_lattice_instance_q31,arm_fir_lattice_instance_q31_new,arm_fir_lattice_instance_q31_dealloc,arm_fir_lattice_instance_q31_init,arm_fir_lattice_instance_q31_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_fir_lattice_instance_f32 *instance;
+} ml_arm_fir_lattice_instance_f32Object;
+
+
+static void
+arm_fir_lattice_instance_f32_dealloc(ml_arm_fir_lattice_instance_f32Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_fir_lattice_instance_f32_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_fir_lattice_instance_f32Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_fir_lattice_instance_f32Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_fir_lattice_instance_f32));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_fir_lattice_instance_f32_init(ml_arm_fir_lattice_instance_f32Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+char *kwlist[] = {
+"numStages",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|h", kwlist,&self->instance->numStages
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_fir_lattice_instance_f32,numStages,"h");
+
+
+static PyMethodDef arm_fir_lattice_instance_f32_methods[] = {
+
+    {"numStages", (PyCFunction) Method_arm_fir_lattice_instance_f32_numStages,METH_NOARGS,"numStages"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_fir_lattice_instance_f32,arm_fir_lattice_instance_f32_new,arm_fir_lattice_instance_f32_dealloc,arm_fir_lattice_instance_f32_init,arm_fir_lattice_instance_f32_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_iir_lattice_instance_q15 *instance;
+} ml_arm_iir_lattice_instance_q15Object;
+
+
+static void
+arm_iir_lattice_instance_q15_dealloc(ml_arm_iir_lattice_instance_q15Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pkCoeffs)
+       {
+          PyMem_Free(self->instance->pkCoeffs);
+       }
+
+
+       if (self->instance->pvCoeffs)
+       {
+          PyMem_Free(self->instance->pvCoeffs);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_iir_lattice_instance_q15_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_iir_lattice_instance_q15Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_iir_lattice_instance_q15Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_iir_lattice_instance_q15));
+
+        self->instance->pState = NULL;
+        self->instance->pkCoeffs = NULL;
+        self->instance->pvCoeffs = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_iir_lattice_instance_q15_init(ml_arm_iir_lattice_instance_q15Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pkCoeffs=NULL;
+    PyObject *pvCoeffs=NULL;
+char *kwlist[] = {
+"numStages","pkCoeffs","pvCoeffs",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hOO", kwlist,&self->instance->numStages
+,&pkCoeffs
+,&pvCoeffs
+))
+    {
+
+    INITARRAYFIELD(pkCoeffs,NPY_INT16,int16_t,int16_t);
+    INITARRAYFIELD(pvCoeffs,NPY_INT16,int16_t,int16_t);
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_iir_lattice_instance_q15,numStages,"h");
+
+
+static PyMethodDef arm_iir_lattice_instance_q15_methods[] = {
+
+    {"numStages", (PyCFunction) Method_arm_iir_lattice_instance_q15_numStages,METH_NOARGS,"numStages"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_iir_lattice_instance_q15,arm_iir_lattice_instance_q15_new,arm_iir_lattice_instance_q15_dealloc,arm_iir_lattice_instance_q15_init,arm_iir_lattice_instance_q15_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_iir_lattice_instance_q31 *instance;
+} ml_arm_iir_lattice_instance_q31Object;
+
+
+static void
+arm_iir_lattice_instance_q31_dealloc(ml_arm_iir_lattice_instance_q31Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pkCoeffs)
+       {
+          PyMem_Free(self->instance->pkCoeffs);
+       }
+
+
+       if (self->instance->pvCoeffs)
+       {
+          PyMem_Free(self->instance->pvCoeffs);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_iir_lattice_instance_q31_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_iir_lattice_instance_q31Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_iir_lattice_instance_q31Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_iir_lattice_instance_q31));
+
+        self->instance->pState = NULL;
+        self->instance->pkCoeffs = NULL;
+        self->instance->pvCoeffs = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_iir_lattice_instance_q31_init(ml_arm_iir_lattice_instance_q31Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pkCoeffs=NULL;
+    PyObject *pvCoeffs=NULL;
+char *kwlist[] = {
+"numStages","pkCoeffs","pvCoeffs",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hOO", kwlist,&self->instance->numStages
+,&pkCoeffs
+,&pvCoeffs
+))
+    {
+
+    INITARRAYFIELD(pkCoeffs,NPY_INT32,int32_t,int32_t);
+    INITARRAYFIELD(pvCoeffs,NPY_INT32,int32_t,int32_t);
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_iir_lattice_instance_q31,numStages,"h");
+
+
+static PyMethodDef arm_iir_lattice_instance_q31_methods[] = {
+
+    {"numStages", (PyCFunction) Method_arm_iir_lattice_instance_q31_numStages,METH_NOARGS,"numStages"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_iir_lattice_instance_q31,arm_iir_lattice_instance_q31_new,arm_iir_lattice_instance_q31_dealloc,arm_iir_lattice_instance_q31_init,arm_iir_lattice_instance_q31_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_iir_lattice_instance_f32 *instance;
+} ml_arm_iir_lattice_instance_f32Object;
+
+
+static void
+arm_iir_lattice_instance_f32_dealloc(ml_arm_iir_lattice_instance_f32Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pkCoeffs)
+       {
+          PyMem_Free(self->instance->pkCoeffs);
+       }
+
+
+       if (self->instance->pvCoeffs)
+       {
+          PyMem_Free(self->instance->pvCoeffs);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_iir_lattice_instance_f32_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_iir_lattice_instance_f32Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_iir_lattice_instance_f32Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_iir_lattice_instance_f32));
+
+        self->instance->pState = NULL;
+        self->instance->pkCoeffs = NULL;
+        self->instance->pvCoeffs = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_iir_lattice_instance_f32_init(ml_arm_iir_lattice_instance_f32Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pkCoeffs=NULL;
+    PyObject *pvCoeffs=NULL;
+char *kwlist[] = {
+"numStages","pkCoeffs","pvCoeffs",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hOO", kwlist,&self->instance->numStages
+,&pkCoeffs
+,&pvCoeffs
+))
+    {
+
+    INITARRAYFIELD(pkCoeffs,NPY_DOUBLE,double,float32_t);
+    INITARRAYFIELD(pvCoeffs,NPY_DOUBLE,double,float32_t);
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_iir_lattice_instance_f32,numStages,"h");
+
+
+static PyMethodDef arm_iir_lattice_instance_f32_methods[] = {
+
+    {"numStages", (PyCFunction) Method_arm_iir_lattice_instance_f32_numStages,METH_NOARGS,"numStages"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_iir_lattice_instance_f32,arm_iir_lattice_instance_f32_new,arm_iir_lattice_instance_f32_dealloc,arm_iir_lattice_instance_f32_init,arm_iir_lattice_instance_f32_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_lms_instance_f32 *instance;
+} ml_arm_lms_instance_f32Object;
+
+
+static void
+arm_lms_instance_f32_dealloc(ml_arm_lms_instance_f32Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_lms_instance_f32_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_lms_instance_f32Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_lms_instance_f32Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_lms_instance_f32));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_lms_instance_f32_init(ml_arm_lms_instance_f32Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+char *kwlist[] = {
+"numTaps","mu",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hf", kwlist,&self->instance->numTaps
+,&self->instance->mu
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_lms_instance_f32,numTaps,"h");
+GETFIELD(arm_lms_instance_f32,mu,"f");
+
+
+static PyMethodDef arm_lms_instance_f32_methods[] = {
+
+    {"numTaps", (PyCFunction) Method_arm_lms_instance_f32_numTaps,METH_NOARGS,"numTaps"},
+    {"mu", (PyCFunction) Method_arm_lms_instance_f32_mu,METH_NOARGS,"mu"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_lms_instance_f32,arm_lms_instance_f32_new,arm_lms_instance_f32_dealloc,arm_lms_instance_f32_init,arm_lms_instance_f32_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_lms_instance_q15 *instance;
+} ml_arm_lms_instance_q15Object;
+
+
+static void
+arm_lms_instance_q15_dealloc(ml_arm_lms_instance_q15Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_lms_instance_q15_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_lms_instance_q15Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_lms_instance_q15Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_lms_instance_q15));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_lms_instance_q15_init(ml_arm_lms_instance_q15Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+char *kwlist[] = {
+"numTaps","mu","postShift",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hhi", kwlist,&self->instance->numTaps
+,&self->instance->mu
+,&self->instance->postShift
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_lms_instance_q15,numTaps,"h");
+GETFIELD(arm_lms_instance_q15,mu,"h");
+GETFIELD(arm_lms_instance_q15,postShift,"i");
+
+
+static PyMethodDef arm_lms_instance_q15_methods[] = {
+
+    {"numTaps", (PyCFunction) Method_arm_lms_instance_q15_numTaps,METH_NOARGS,"numTaps"},
+    {"mu", (PyCFunction) Method_arm_lms_instance_q15_mu,METH_NOARGS,"mu"},
+    {"postShift", (PyCFunction) Method_arm_lms_instance_q15_postShift,METH_NOARGS,"postShift"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_lms_instance_q15,arm_lms_instance_q15_new,arm_lms_instance_q15_dealloc,arm_lms_instance_q15_init,arm_lms_instance_q15_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_lms_instance_q31 *instance;
+} ml_arm_lms_instance_q31Object;
+
+
+static void
+arm_lms_instance_q31_dealloc(ml_arm_lms_instance_q31Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_lms_instance_q31_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_lms_instance_q31Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_lms_instance_q31Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_lms_instance_q31));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_lms_instance_q31_init(ml_arm_lms_instance_q31Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+char *kwlist[] = {
+"numTaps","mu","postShift",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hii", kwlist,&self->instance->numTaps
+,&self->instance->mu
+,&self->instance->postShift
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_lms_instance_q31,numTaps,"h");
+GETFIELD(arm_lms_instance_q31,mu,"i");
+GETFIELD(arm_lms_instance_q31,postShift,"i");
+
+
+static PyMethodDef arm_lms_instance_q31_methods[] = {
+
+    {"numTaps", (PyCFunction) Method_arm_lms_instance_q31_numTaps,METH_NOARGS,"numTaps"},
+    {"mu", (PyCFunction) Method_arm_lms_instance_q31_mu,METH_NOARGS,"mu"},
+    {"postShift", (PyCFunction) Method_arm_lms_instance_q31_postShift,METH_NOARGS,"postShift"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_lms_instance_q31,arm_lms_instance_q31_new,arm_lms_instance_q31_dealloc,arm_lms_instance_q31_init,arm_lms_instance_q31_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_lms_norm_instance_f32 *instance;
+} ml_arm_lms_norm_instance_f32Object;
+
+
+static void
+arm_lms_norm_instance_f32_dealloc(ml_arm_lms_norm_instance_f32Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_lms_norm_instance_f32_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_lms_norm_instance_f32Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_lms_norm_instance_f32Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_lms_norm_instance_f32));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_lms_norm_instance_f32_init(ml_arm_lms_norm_instance_f32Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+char *kwlist[] = {
+"numTaps","mu","energy","x0",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hfff", kwlist,&self->instance->numTaps
+,&self->instance->mu
+,&self->instance->energy
+,&self->instance->x0
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_lms_norm_instance_f32,numTaps,"h");
+GETFIELD(arm_lms_norm_instance_f32,mu,"f");
+GETFIELD(arm_lms_norm_instance_f32,energy,"f");
+GETFIELD(arm_lms_norm_instance_f32,x0,"f");
+
+
+static PyMethodDef arm_lms_norm_instance_f32_methods[] = {
+
+    {"numTaps", (PyCFunction) Method_arm_lms_norm_instance_f32_numTaps,METH_NOARGS,"numTaps"},
+    {"mu", (PyCFunction) Method_arm_lms_norm_instance_f32_mu,METH_NOARGS,"mu"},
+    {"energy", (PyCFunction) Method_arm_lms_norm_instance_f32_energy,METH_NOARGS,"energy"},
+    {"x0", (PyCFunction) Method_arm_lms_norm_instance_f32_x0,METH_NOARGS,"x0"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_lms_norm_instance_f32,arm_lms_norm_instance_f32_new,arm_lms_norm_instance_f32_dealloc,arm_lms_norm_instance_f32_init,arm_lms_norm_instance_f32_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_lms_norm_instance_q31 *instance;
+} ml_arm_lms_norm_instance_q31Object;
+
+
+static void
+arm_lms_norm_instance_q31_dealloc(ml_arm_lms_norm_instance_q31Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_lms_norm_instance_q31_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_lms_norm_instance_q31Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_lms_norm_instance_q31Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_lms_norm_instance_q31));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+        self->instance->recipTable = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_lms_norm_instance_q31_init(ml_arm_lms_norm_instance_q31Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+    PyObject *recipTable=NULL;
+char *kwlist[] = {
+"numTaps","mu","postShift","energy","x0",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hiiii", kwlist,&self->instance->numTaps
+,&self->instance->mu
+,&self->instance->postShift
+,&self->instance->energy
+,&self->instance->x0
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_lms_norm_instance_q31,numTaps,"h");
+GETFIELD(arm_lms_norm_instance_q31,mu,"i");
+GETFIELD(arm_lms_norm_instance_q31,postShift,"i");
+GETFIELD(arm_lms_norm_instance_q31,energy,"i");
+GETFIELD(arm_lms_norm_instance_q31,x0,"i");
+
+
+static PyMethodDef arm_lms_norm_instance_q31_methods[] = {
+
+    {"numTaps", (PyCFunction) Method_arm_lms_norm_instance_q31_numTaps,METH_NOARGS,"numTaps"},
+    {"mu", (PyCFunction) Method_arm_lms_norm_instance_q31_mu,METH_NOARGS,"mu"},
+    {"postShift", (PyCFunction) Method_arm_lms_norm_instance_q31_postShift,METH_NOARGS,"postShift"},
+    {"energy", (PyCFunction) Method_arm_lms_norm_instance_q31_energy,METH_NOARGS,"energy"},
+    {"x0", (PyCFunction) Method_arm_lms_norm_instance_q31_x0,METH_NOARGS,"x0"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_lms_norm_instance_q31,arm_lms_norm_instance_q31_new,arm_lms_norm_instance_q31_dealloc,arm_lms_norm_instance_q31_init,arm_lms_norm_instance_q31_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_lms_norm_instance_q15 *instance;
+} ml_arm_lms_norm_instance_q15Object;
+
+
+static void
+arm_lms_norm_instance_q15_dealloc(ml_arm_lms_norm_instance_q15Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_lms_norm_instance_q15_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_lms_norm_instance_q15Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_lms_norm_instance_q15Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_lms_norm_instance_q15));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+        self->instance->recipTable = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_lms_norm_instance_q15_init(ml_arm_lms_norm_instance_q15Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+    PyObject *recipTable=NULL;
+char *kwlist[] = {
+"numTaps","mu","postShift","energy","x0",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hhihh", kwlist,&self->instance->numTaps
+,&self->instance->mu
+,&self->instance->postShift
+,&self->instance->energy
+,&self->instance->x0
+))
+    {
+
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_lms_norm_instance_q15,numTaps,"h");
+GETFIELD(arm_lms_norm_instance_q15,mu,"h");
+GETFIELD(arm_lms_norm_instance_q15,postShift,"i");
+GETFIELD(arm_lms_norm_instance_q15,energy,"h");
+GETFIELD(arm_lms_norm_instance_q15,x0,"h");
+
+
+static PyMethodDef arm_lms_norm_instance_q15_methods[] = {
+
+    {"numTaps", (PyCFunction) Method_arm_lms_norm_instance_q15_numTaps,METH_NOARGS,"numTaps"},
+    {"mu", (PyCFunction) Method_arm_lms_norm_instance_q15_mu,METH_NOARGS,"mu"},
+    {"postShift", (PyCFunction) Method_arm_lms_norm_instance_q15_postShift,METH_NOARGS,"postShift"},
+    {"energy", (PyCFunction) Method_arm_lms_norm_instance_q15_energy,METH_NOARGS,"energy"},
+    {"x0", (PyCFunction) Method_arm_lms_norm_instance_q15_x0,METH_NOARGS,"x0"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_lms_norm_instance_q15,arm_lms_norm_instance_q15_new,arm_lms_norm_instance_q15_dealloc,arm_lms_norm_instance_q15_init,arm_lms_norm_instance_q15_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_fir_sparse_instance_f32 *instance;
+} ml_arm_fir_sparse_instance_f32Object;
+
+
+static void
+arm_fir_sparse_instance_f32_dealloc(ml_arm_fir_sparse_instance_f32Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       if (self->instance->pTapDelay)
+       {
+          PyMem_Free(self->instance->pTapDelay);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_fir_sparse_instance_f32_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_fir_sparse_instance_f32Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_fir_sparse_instance_f32Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_fir_sparse_instance_f32));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+        self->instance->pTapDelay = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_fir_sparse_instance_f32_init(ml_arm_fir_sparse_instance_f32Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+    PyObject *pTapDelay=NULL;
+char *kwlist[] = {
+"numTaps","stateIndex","maxDelay","pTapDelay",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hhhO", kwlist,&self->instance->numTaps
+,&self->instance->stateIndex
+,&self->instance->maxDelay
+,&pTapDelay
+))
+    {
+
+    INITARRAYFIELD(pTapDelay,NPY_INT32,int32_t,int32_t);
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_fir_sparse_instance_f32,numTaps,"h");
+GETFIELD(arm_fir_sparse_instance_f32,stateIndex,"h");
+GETFIELD(arm_fir_sparse_instance_f32,maxDelay,"h");
+
+
+static PyMethodDef arm_fir_sparse_instance_f32_methods[] = {
+
+    {"numTaps", (PyCFunction) Method_arm_fir_sparse_instance_f32_numTaps,METH_NOARGS,"numTaps"},
+    {"stateIndex", (PyCFunction) Method_arm_fir_sparse_instance_f32_stateIndex,METH_NOARGS,"stateIndex"},
+    {"maxDelay", (PyCFunction) Method_arm_fir_sparse_instance_f32_maxDelay,METH_NOARGS,"maxDelay"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_fir_sparse_instance_f32,arm_fir_sparse_instance_f32_new,arm_fir_sparse_instance_f32_dealloc,arm_fir_sparse_instance_f32_init,arm_fir_sparse_instance_f32_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_fir_sparse_instance_q31 *instance;
+} ml_arm_fir_sparse_instance_q31Object;
+
+
+static void
+arm_fir_sparse_instance_q31_dealloc(ml_arm_fir_sparse_instance_q31Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       if (self->instance->pTapDelay)
+       {
+          PyMem_Free(self->instance->pTapDelay);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_fir_sparse_instance_q31_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_fir_sparse_instance_q31Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_fir_sparse_instance_q31Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_fir_sparse_instance_q31));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+        self->instance->pTapDelay = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_fir_sparse_instance_q31_init(ml_arm_fir_sparse_instance_q31Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+    PyObject *pTapDelay=NULL;
+char *kwlist[] = {
+"numTaps","stateIndex","maxDelay","pTapDelay",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hhhO", kwlist,&self->instance->numTaps
+,&self->instance->stateIndex
+,&self->instance->maxDelay
+,&pTapDelay
+))
+    {
+
+    INITARRAYFIELD(pTapDelay,NPY_INT32,int32_t,int32_t);
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_fir_sparse_instance_q31,numTaps,"h");
+GETFIELD(arm_fir_sparse_instance_q31,stateIndex,"h");
+GETFIELD(arm_fir_sparse_instance_q31,maxDelay,"h");
+
+
+static PyMethodDef arm_fir_sparse_instance_q31_methods[] = {
+
+    {"numTaps", (PyCFunction) Method_arm_fir_sparse_instance_q31_numTaps,METH_NOARGS,"numTaps"},
+    {"stateIndex", (PyCFunction) Method_arm_fir_sparse_instance_q31_stateIndex,METH_NOARGS,"stateIndex"},
+    {"maxDelay", (PyCFunction) Method_arm_fir_sparse_instance_q31_maxDelay,METH_NOARGS,"maxDelay"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_fir_sparse_instance_q31,arm_fir_sparse_instance_q31_new,arm_fir_sparse_instance_q31_dealloc,arm_fir_sparse_instance_q31_init,arm_fir_sparse_instance_q31_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_fir_sparse_instance_q15 *instance;
+} ml_arm_fir_sparse_instance_q15Object;
+
+
+static void
+arm_fir_sparse_instance_q15_dealloc(ml_arm_fir_sparse_instance_q15Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       if (self->instance->pTapDelay)
+       {
+          PyMem_Free(self->instance->pTapDelay);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_fir_sparse_instance_q15_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_fir_sparse_instance_q15Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_fir_sparse_instance_q15Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_fir_sparse_instance_q15));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+        self->instance->pTapDelay = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_fir_sparse_instance_q15_init(ml_arm_fir_sparse_instance_q15Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+    PyObject *pTapDelay=NULL;
+char *kwlist[] = {
+"numTaps","stateIndex","maxDelay","pTapDelay",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hhhO", kwlist,&self->instance->numTaps
+,&self->instance->stateIndex
+,&self->instance->maxDelay
+,&pTapDelay
+))
+    {
+
+    INITARRAYFIELD(pTapDelay,NPY_INT32,int32_t,int32_t);
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_fir_sparse_instance_q15,numTaps,"h");
+GETFIELD(arm_fir_sparse_instance_q15,stateIndex,"h");
+GETFIELD(arm_fir_sparse_instance_q15,maxDelay,"h");
+
+
+static PyMethodDef arm_fir_sparse_instance_q15_methods[] = {
+
+    {"numTaps", (PyCFunction) Method_arm_fir_sparse_instance_q15_numTaps,METH_NOARGS,"numTaps"},
+    {"stateIndex", (PyCFunction) Method_arm_fir_sparse_instance_q15_stateIndex,METH_NOARGS,"stateIndex"},
+    {"maxDelay", (PyCFunction) Method_arm_fir_sparse_instance_q15_maxDelay,METH_NOARGS,"maxDelay"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_fir_sparse_instance_q15,arm_fir_sparse_instance_q15_new,arm_fir_sparse_instance_q15_dealloc,arm_fir_sparse_instance_q15_init,arm_fir_sparse_instance_q15_methods);
+
+
+typedef struct {
+    PyObject_HEAD
+    arm_fir_sparse_instance_q7 *instance;
+} ml_arm_fir_sparse_instance_q7Object;
+
+
+static void
+arm_fir_sparse_instance_q7_dealloc(ml_arm_fir_sparse_instance_q7Object* self)
+{
+    //printf("Dealloc called\n");
+    if (self->instance)
+    {
+
+
+       if (self->instance->pState)
+       {
+          PyMem_Free(self->instance->pState);
+       }
+
+
+       if (self->instance->pCoeffs)
+       {
+          PyMem_Free(self->instance->pCoeffs);
+       }
+
+
+       if (self->instance->pTapDelay)
+       {
+          PyMem_Free(self->instance->pTapDelay);
+       }
+
+
+       PyMem_Free(self->instance);
+    }
+
+    Py_TYPE(self)->tp_free((PyObject*)self);
+}
+
+
+static PyObject *
+arm_fir_sparse_instance_q7_new(PyTypeObject *type, PyObject *args, PyObject *kwds)
+{
+    ml_arm_fir_sparse_instance_q7Object *self;
+    //printf("New called\n");
+
+    self = (ml_arm_fir_sparse_instance_q7Object *)type->tp_alloc(type, 0);
+    //printf("alloc called\n");
+
+    if (self != NULL) {
+
+        self->instance = PyMem_Malloc(sizeof(arm_fir_sparse_instance_q7));
+
+        self->instance->pState = NULL;
+        self->instance->pCoeffs = NULL;
+        self->instance->pTapDelay = NULL;
+
+    }
+ 
+   
+    return (PyObject *)self;
+}
+
+static int
+arm_fir_sparse_instance_q7_init(ml_arm_fir_sparse_instance_q7Object *self, PyObject *args, PyObject *kwds)
+{
+
+    PyObject *pState=NULL;
+    PyObject *pCoeffs=NULL;
+    PyObject *pTapDelay=NULL;
+char *kwlist[] = {
+"numTaps","stateIndex","maxDelay","pTapDelay",NULL
+};
+
+if (PyArg_ParseTupleAndKeywords(args, kwds, "|hhhO", kwlist,&self->instance->numTaps
+,&self->instance->stateIndex
+,&self->instance->maxDelay
+,&pTapDelay
+))
+    {
+
+    INITARRAYFIELD(pTapDelay,NPY_INT32,int32_t,int32_t);
+
+    }
+    return 0;
+}
+
+GETFIELD(arm_fir_sparse_instance_q7,numTaps,"h");
+GETFIELD(arm_fir_sparse_instance_q7,stateIndex,"h");
+GETFIELD(arm_fir_sparse_instance_q7,maxDelay,"h");
+
+
+static PyMethodDef arm_fir_sparse_instance_q7_methods[] = {
+
+    {"numTaps", (PyCFunction) Method_arm_fir_sparse_instance_q7_numTaps,METH_NOARGS,"numTaps"},
+    {"stateIndex", (PyCFunction) Method_arm_fir_sparse_instance_q7_stateIndex,METH_NOARGS,"stateIndex"},
+    {"maxDelay", (PyCFunction) Method_arm_fir_sparse_instance_q7_maxDelay,METH_NOARGS,"maxDelay"},
+
+    {NULL}  /* Sentinel */
+};
+
+
+MLTYPE(arm_fir_sparse_instance_q7,arm_fir_sparse_instance_q7_new,arm_fir_sparse_instance_q7_dealloc,arm_fir_sparse_instance_q7_init,arm_fir_sparse_instance_q7_methods);
+
+
+void typeRegistration(PyObject *module) {
+
+  ADDTYPE(arm_fir_instance_q7);
+  ADDTYPE(arm_fir_instance_q15);
+  ADDTYPE(arm_fir_instance_q31);
+  ADDTYPE(arm_fir_instance_f32);
+  ADDTYPE(arm_biquad_casd_df1_inst_q15);
+  ADDTYPE(arm_biquad_casd_df1_inst_q31);
+  ADDTYPE(arm_biquad_casd_df1_inst_f32);
+  ADDTYPE(arm_matrix_instance_f32);
+  ADDTYPE(arm_matrix_instance_f64);
+  ADDTYPE(arm_matrix_instance_q15);
+  ADDTYPE(arm_matrix_instance_q31);
+  ADDTYPE(arm_pid_instance_q15);
+  ADDTYPE(arm_pid_instance_q31);
+  ADDTYPE(arm_pid_instance_f32);
+  ADDTYPE(arm_linear_interp_instance_f32);
+  ADDTYPE(arm_bilinear_interp_instance_f32);
+  ADDTYPE(arm_bilinear_interp_instance_q31);
+  ADDTYPE(arm_bilinear_interp_instance_q15);
+  ADDTYPE(arm_bilinear_interp_instance_q7);
+  ADDTYPE(arm_cfft_radix2_instance_q15);
+  ADDTYPE(arm_cfft_radix4_instance_q15);
+  ADDTYPE(arm_cfft_radix2_instance_q31);
+  ADDTYPE(arm_cfft_radix4_instance_q31);
+  ADDTYPE(arm_cfft_radix2_instance_f32);
+  ADDTYPE(arm_cfft_radix4_instance_f32);
+  ADDTYPE(arm_cfft_instance_q15);
+  ADDTYPE(arm_cfft_instance_q31);
+  ADDTYPE(arm_cfft_instance_f32);
+  ADDTYPE(arm_rfft_instance_q15);
+  ADDTYPE(arm_rfft_instance_q31);
+  ADDTYPE(arm_rfft_instance_f32);
+  ADDTYPE(arm_rfft_fast_instance_f32);
+  ADDTYPE(arm_dct4_instance_f32);
+  ADDTYPE(arm_dct4_instance_q31);
+  ADDTYPE(arm_dct4_instance_q15);
+  ADDTYPE(arm_fir_decimate_instance_q15);
+  ADDTYPE(arm_fir_decimate_instance_q31);
+  ADDTYPE(arm_fir_decimate_instance_f32);
+  ADDTYPE(arm_fir_interpolate_instance_q15);
+  ADDTYPE(arm_fir_interpolate_instance_q31);
+  ADDTYPE(arm_fir_interpolate_instance_f32);
+  ADDTYPE(arm_biquad_cas_df1_32x64_ins_q31);
+  ADDTYPE(arm_biquad_cascade_df2T_instance_f32);
+  ADDTYPE(arm_biquad_cascade_stereo_df2T_instance_f32);
+  ADDTYPE(arm_biquad_cascade_df2T_instance_f64);
+  ADDTYPE(arm_fir_lattice_instance_q15);
+  ADDTYPE(arm_fir_lattice_instance_q31);
+  ADDTYPE(arm_fir_lattice_instance_f32);
+  ADDTYPE(arm_iir_lattice_instance_q15);
+  ADDTYPE(arm_iir_lattice_instance_q31);
+  ADDTYPE(arm_iir_lattice_instance_f32);
+  ADDTYPE(arm_lms_instance_f32);
+  ADDTYPE(arm_lms_instance_q15);
+  ADDTYPE(arm_lms_instance_q31);
+  ADDTYPE(arm_lms_norm_instance_f32);
+  ADDTYPE(arm_lms_norm_instance_q31);
+  ADDTYPE(arm_lms_norm_instance_q15);
+  ADDTYPE(arm_fir_sparse_instance_f32);
+  ADDTYPE(arm_fir_sparse_instance_q31);
+  ADDTYPE(arm_fir_sparse_instance_q15);
+  ADDTYPE(arm_fir_sparse_instance_q7);
+
+}
+
+
+static PyObject *
+cmsis_arm_recip_q31(PyObject *obj, PyObject *args)
+{
+
+  q31_t in; // input
+  q31_t *dst=NULL; // output
+  PyObject *pRecipTable=NULL; // input
+  q31_t *pRecipTable_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"iO",&in,&pRecipTable))
+  {
+
+    GETARGUMENT(pRecipTable,NPY_INT32,int32_t,int32_t);
+    
+    dst=PyMem_Malloc(sizeof(q31_t)*1);
+
+
+    uint32_t returnValue = arm_recip_q31(in,dst,pRecipTable_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* dstOBJ=Py_BuildValue("i",*dst);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,dstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    Py_DECREF(dstOBJ);
+    FREEARGUMENT(pRecipTable_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_recip_q15(PyObject *obj, PyObject *args)
+{
+
+  q15_t in; // input
+  q15_t *dst=NULL; // output
+  PyObject *pRecipTable=NULL; // input
+  q15_t *pRecipTable_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"hO",&in,&pRecipTable))
+  {
+
+    GETARGUMENT(pRecipTable,NPY_INT16,int16_t,int16_t);
+    
+    dst=PyMem_Malloc(sizeof(q15_t)*1);
+
+
+    uint32_t returnValue = arm_recip_q15(in,dst,pRecipTable_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* dstOBJ=Py_BuildValue("h",*dst);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,dstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    Py_DECREF(dstOBJ);
+    FREEARGUMENT(pRecipTable_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q7_t *pSrc_converted=NULL; // input
+  q7_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_fir_instance_q7Object *selfS = (ml_arm_fir_instance_q7Object *)S;
+    GETARGUMENT(pSrc,NPY_BYTE,int8_t,q7_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q7_t)*blockSize);
+
+
+    arm_fir_q7(selfS->instance,pSrc_converted,pDst,blockSize);
+ INT8ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_init_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numTaps; // input
+  PyObject *pCoeffs=NULL; // input
+  q7_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q7_t *pState_converted=NULL; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OhOO",&S,&numTaps,&pCoeffs,&pState))
+  {
+
+    ml_arm_fir_instance_q7Object *selfS = (ml_arm_fir_instance_q7Object *)S;
+    GETARGUMENT(pCoeffs,NPY_BYTE,int8_t,q7_t);
+    GETARGUMENT(pState,NPY_BYTE,int8_t,q7_t);
+    blockSize = arraySizepState - arraySizepCoeffs + 1;
+
+    arm_fir_init_q7(selfS->instance,numTaps,pCoeffs_converted,pState_converted,blockSize);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_fir_instance_q15Object *selfS = (ml_arm_fir_instance_q15Object *)S;
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_fir_q15(selfS->instance,pSrc_converted,pDst,blockSize);
+ INT16ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_fast_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_fir_instance_q15Object *selfS = (ml_arm_fir_instance_q15Object *)S;
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_fir_fast_q15(selfS->instance,pSrc_converted,pDst,blockSize);
+ INT16ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_init_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numTaps; // input
+  PyObject *pCoeffs=NULL; // input
+  q15_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q15_t *pState_converted=NULL; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OhOO",&S,&numTaps,&pCoeffs,&pState))
+  {
+
+    ml_arm_fir_instance_q15Object *selfS = (ml_arm_fir_instance_q15Object *)S;
+    GETARGUMENT(pCoeffs,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pState,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepState - arraySizepCoeffs + 1;
+
+    arm_status returnValue = arm_fir_init_q15(selfS->instance,numTaps,pCoeffs_converted,pState_converted,blockSize);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_fir_instance_q31Object *selfS = (ml_arm_fir_instance_q31Object *)S;
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_fir_q31(selfS->instance,pSrc_converted,pDst,blockSize);
+ INT32ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_fast_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_fir_instance_q31Object *selfS = (ml_arm_fir_instance_q31Object *)S;
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_fir_fast_q31(selfS->instance,pSrc_converted,pDst,blockSize);
+ INT32ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_init_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numTaps; // input
+  PyObject *pCoeffs=NULL; // input
+  q31_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q31_t *pState_converted=NULL; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OhOO",&S,&numTaps,&pCoeffs,&pState))
+  {
+
+    ml_arm_fir_instance_q31Object *selfS = (ml_arm_fir_instance_q31Object *)S;
+    GETARGUMENT(pCoeffs,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pState,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepState - arraySizepCoeffs + 1;
+
+    arm_fir_init_q31(selfS->instance,numTaps,pCoeffs_converted,pState_converted,blockSize);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_fir_instance_f32Object *selfS = (ml_arm_fir_instance_f32Object *)S;
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*blockSize);
+
+
+    arm_fir_f32(selfS->instance,pSrc_converted,pDst,blockSize);
+ FLOATARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numTaps; // input
+  PyObject *pCoeffs=NULL; // input
+  float32_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  float32_t *pState_converted=NULL; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OhOO",&S,&numTaps,&pCoeffs,&pState))
+  {
+
+    ml_arm_fir_instance_f32Object *selfS = (ml_arm_fir_instance_f32Object *)S;
+    GETARGUMENT(pCoeffs,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pState,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepState - arraySizepCoeffs + 1;
+
+    arm_fir_init_f32(selfS->instance,numTaps,pCoeffs_converted,pState_converted,blockSize);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_biquad_cascade_df1_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_biquad_casd_df1_inst_q15Object *selfS = (ml_arm_biquad_casd_df1_inst_q15Object *)S;
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_biquad_cascade_df1_q15(selfS->instance,pSrc_converted,pDst,blockSize);
+ INT16ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_biquad_cascade_df1_init_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint32_t numStages; // input
+  PyObject *pCoeffs=NULL; // input
+  q15_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q15_t *pState_converted=NULL; // input
+  int32_t postShift; // input
+
+  if (PyArg_ParseTuple(args,"OiOOi",&S,&numStages,&pCoeffs,&pState,&postShift))
+  {
+
+    ml_arm_biquad_casd_df1_inst_q15Object *selfS = (ml_arm_biquad_casd_df1_inst_q15Object *)S;
+    GETARGUMENT(pCoeffs,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pState,NPY_INT16,int16_t,int16_t);
+
+    arm_biquad_cascade_df1_init_q15(selfS->instance,(uint8_t)numStages,pCoeffs_converted,pState_converted,(int8_t)postShift);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_biquad_cascade_df1_fast_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_biquad_casd_df1_inst_q15Object *selfS = (ml_arm_biquad_casd_df1_inst_q15Object *)S;
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_biquad_cascade_df1_fast_q15(selfS->instance,pSrc_converted,pDst,blockSize);
+ INT16ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_biquad_cascade_df1_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_biquad_casd_df1_inst_q31Object *selfS = (ml_arm_biquad_casd_df1_inst_q31Object *)S;
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_biquad_cascade_df1_q31(selfS->instance,pSrc_converted,pDst,blockSize);
+ INT32ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_biquad_cascade_df1_fast_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_biquad_casd_df1_inst_q31Object *selfS = (ml_arm_biquad_casd_df1_inst_q31Object *)S;
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_biquad_cascade_df1_fast_q31(selfS->instance,pSrc_converted,pDst,blockSize);
+ INT32ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_biquad_cascade_df1_init_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint32_t numStages; // input
+  PyObject *pCoeffs=NULL; // input
+  q31_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q31_t *pState_converted=NULL; // input
+  int32_t postShift; // input
+
+  if (PyArg_ParseTuple(args,"OiOOi",&S,&numStages,&pCoeffs,&pState,&postShift))
+  {
+
+    ml_arm_biquad_casd_df1_inst_q31Object *selfS = (ml_arm_biquad_casd_df1_inst_q31Object *)S;
+    GETARGUMENT(pCoeffs,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pState,NPY_INT32,int32_t,int32_t);
+
+    arm_biquad_cascade_df1_init_q31(selfS->instance,(uint8_t)numStages,pCoeffs_converted,pState_converted,(int8_t)postShift);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_biquad_cascade_df1_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_biquad_casd_df1_inst_f32Object *selfS = (ml_arm_biquad_casd_df1_inst_f32Object *)S;
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*blockSize);
+
+
+    arm_biquad_cascade_df1_f32(selfS->instance,pSrc_converted,pDst,blockSize);
+ FLOATARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_biquad_cascade_df1_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint32_t numStages; // input
+  PyObject *pCoeffs=NULL; // input
+  float32_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  float32_t *pState_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OiOO",&S,&numStages,&pCoeffs,&pState))
+  {
+
+    ml_arm_biquad_casd_df1_inst_f32Object *selfS = (ml_arm_biquad_casd_df1_inst_f32Object *)S;
+    GETARGUMENT(pCoeffs,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pState,NPY_DOUBLE,double,float32_t);
+
+    arm_biquad_cascade_df1_init_f32(selfS->instance,(uint8_t)numStages,pCoeffs_converted,pState_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mat_add_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  arm_matrix_instance_f32 *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  arm_matrix_instance_f32 *pSrcB_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    arm_matrix_instance_f32 *pSrcA_converted = f32MatrixFromNumpy(pSrcA);
+    arm_matrix_instance_f32 *pSrcB_converted = f32MatrixFromNumpy(pSrcB);
+    uint32_t row = pSrcA_converted->numRows ;
+    uint32_t column = pSrcB_converted->numCols ;
+    arm_matrix_instance_f32 *pDst_converted = createf32Matrix(row,column);
+
+    arm_status returnValue = arm_mat_add_f32(pSrcA_converted,pSrcB_converted,pDst_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pDstOBJ=NumpyArrayFromf32Matrix(pDst_converted);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mat_add_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  arm_matrix_instance_q15 *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  arm_matrix_instance_q15 *pSrcB_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    arm_matrix_instance_q15 *pSrcA_converted = q15MatrixFromNumpy(pSrcA);
+    arm_matrix_instance_q15 *pSrcB_converted = q15MatrixFromNumpy(pSrcB);
+    uint32_t row = pSrcA_converted->numRows ;
+    uint32_t column = pSrcB_converted->numCols ;
+    arm_matrix_instance_q15 *pDst_converted = createq15Matrix(row,column);
+
+    arm_status returnValue = arm_mat_add_q15(pSrcA_converted,pSrcB_converted,pDst_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pDstOBJ=NumpyArrayFromq15Matrix(pDst_converted);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mat_add_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  arm_matrix_instance_q31 *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  arm_matrix_instance_q31 *pSrcB_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    arm_matrix_instance_q31 *pSrcA_converted = q31MatrixFromNumpy(pSrcA);
+    arm_matrix_instance_q31 *pSrcB_converted = q31MatrixFromNumpy(pSrcB);
+    uint32_t row = pSrcA_converted->numRows ;
+    uint32_t column = pSrcB_converted->numCols ;
+    arm_matrix_instance_q31 *pDst_converted = createq31Matrix(row,column);
+
+    arm_status returnValue = arm_mat_add_q31(pSrcA_converted,pSrcB_converted,pDst_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pDstOBJ=NumpyArrayFromq31Matrix(pDst_converted);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mat_cmplx_mult_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  arm_matrix_instance_f32 *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  arm_matrix_instance_f32 *pSrcB_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    arm_matrix_instance_f32 *pSrcA_converted = f32MatrixFromNumpy(pSrcA);
+    arm_matrix_instance_f32 *pSrcB_converted = f32MatrixFromNumpy(pSrcB);
+    pSrcA_converted->numCols = pSrcA_converted->numCols / 2;
+    pSrcB_converted->numCols = pSrcB_converted->numCols / 2;
+    uint32_t row = pSrcA_converted->numRows ;
+    uint32_t column = pSrcB_converted->numCols * 2;
+    arm_matrix_instance_f32 *pDst_converted = createf32Matrix(row,column);
+
+    arm_status returnValue = arm_mat_cmplx_mult_f32(pSrcA_converted,pSrcB_converted,pDst_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pDstOBJ=NumpyArrayFromf32Matrix(pDst_converted);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mat_cmplx_mult_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  arm_matrix_instance_q15 *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  arm_matrix_instance_q15 *pSrcB_converted=NULL; // input
+  PyObject *pScratch=NULL; // input
+  q15_t *pScratch_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OOO",&pSrcA,&pSrcB,&pScratch))
+  {
+
+    arm_matrix_instance_q15 *pSrcA_converted = q15MatrixFromNumpy(pSrcA);
+    arm_matrix_instance_q15 *pSrcB_converted = q15MatrixFromNumpy(pSrcB);
+    GETARGUMENT(pScratch,NPY_INT16,int16_t,int16_t);
+    pSrcA_converted->numCols = pSrcA_converted->numCols / 2;
+    pSrcB_converted->numCols = pSrcB_converted->numCols / 2;
+    uint32_t row = pSrcA_converted->numRows ;
+    uint32_t column = pSrcB_converted->numCols * 2;
+    arm_matrix_instance_q15 *pDst_converted = createq15Matrix(row,column);
+
+    arm_status returnValue = arm_mat_cmplx_mult_q15(pSrcA_converted,pSrcB_converted,pDst_converted,pScratch_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pDstOBJ=NumpyArrayFromq15Matrix(pDst_converted);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    FREEARGUMENT(pScratch_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mat_cmplx_mult_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  arm_matrix_instance_q31 *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  arm_matrix_instance_q31 *pSrcB_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    arm_matrix_instance_q31 *pSrcA_converted = q31MatrixFromNumpy(pSrcA);
+    arm_matrix_instance_q31 *pSrcB_converted = q31MatrixFromNumpy(pSrcB);
+    pSrcA_converted->numCols = pSrcA_converted->numCols / 2;
+    pSrcB_converted->numCols = pSrcB_converted->numCols / 2;
+    uint32_t row = pSrcA_converted->numRows ;
+    uint32_t column = pSrcB_converted->numCols * 2;
+    arm_matrix_instance_q31 *pDst_converted = createq31Matrix(row,column);
+
+    arm_status returnValue = arm_mat_cmplx_mult_q31(pSrcA_converted,pSrcB_converted,pDst_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pDstOBJ=NumpyArrayFromq31Matrix(pDst_converted);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mat_trans_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  arm_matrix_instance_f32 *pSrc_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    arm_matrix_instance_f32 *pSrc_converted = f32MatrixFromNumpy(pSrc);
+    uint32_t row = pSrc_converted->numCols ;
+    uint32_t column = pSrc_converted->numRows ;
+    arm_matrix_instance_f32 *pDst_converted = createf32Matrix(row,column);
+
+    arm_status returnValue = arm_mat_trans_f32(pSrc_converted,pDst_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pDstOBJ=NumpyArrayFromf32Matrix(pDst_converted);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mat_trans_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  arm_matrix_instance_q15 *pSrc_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    arm_matrix_instance_q15 *pSrc_converted = q15MatrixFromNumpy(pSrc);
+    uint32_t row = pSrc_converted->numCols ;
+    uint32_t column = pSrc_converted->numRows ;
+    arm_matrix_instance_q15 *pDst_converted = createq15Matrix(row,column);
+
+    arm_status returnValue = arm_mat_trans_q15(pSrc_converted,pDst_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pDstOBJ=NumpyArrayFromq15Matrix(pDst_converted);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mat_trans_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  arm_matrix_instance_q31 *pSrc_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    arm_matrix_instance_q31 *pSrc_converted = q31MatrixFromNumpy(pSrc);
+    uint32_t row = pSrc_converted->numCols ;
+    uint32_t column = pSrc_converted->numRows ;
+    arm_matrix_instance_q31 *pDst_converted = createq31Matrix(row,column);
+
+    arm_status returnValue = arm_mat_trans_q31(pSrc_converted,pDst_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pDstOBJ=NumpyArrayFromq31Matrix(pDst_converted);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mat_mult_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  arm_matrix_instance_f32 *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  arm_matrix_instance_f32 *pSrcB_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    arm_matrix_instance_f32 *pSrcA_converted = f32MatrixFromNumpy(pSrcA);
+    arm_matrix_instance_f32 *pSrcB_converted = f32MatrixFromNumpy(pSrcB);
+    uint32_t row = pSrcA_converted->numRows ;
+    uint32_t column = pSrcB_converted->numCols ;
+    arm_matrix_instance_f32 *pDst_converted = createf32Matrix(row,column);
+
+    arm_status returnValue = arm_mat_mult_f32(pSrcA_converted,pSrcB_converted,pDst_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pDstOBJ=NumpyArrayFromf32Matrix(pDst_converted);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mat_mult_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  arm_matrix_instance_q15 *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  arm_matrix_instance_q15 *pSrcB_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q15_t *pState_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OOO",&pSrcA,&pSrcB,&pState))
+  {
+
+    arm_matrix_instance_q15 *pSrcA_converted = q15MatrixFromNumpy(pSrcA);
+    arm_matrix_instance_q15 *pSrcB_converted = q15MatrixFromNumpy(pSrcB);
+    GETARGUMENT(pState,NPY_INT16,int16_t,int16_t);
+    uint32_t row = pSrcA_converted->numRows ;
+    uint32_t column = pSrcB_converted->numCols ;
+    arm_matrix_instance_q15 *pDst_converted = createq15Matrix(row,column);
+
+    arm_status returnValue = arm_mat_mult_q15(pSrcA_converted,pSrcB_converted,pDst_converted,pState_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pDstOBJ=NumpyArrayFromq15Matrix(pDst_converted);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    FREEARGUMENT(pState_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mat_mult_fast_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  arm_matrix_instance_q15 *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  arm_matrix_instance_q15 *pSrcB_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q15_t *pState_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OOO",&pSrcA,&pSrcB,&pState))
+  {
+
+    arm_matrix_instance_q15 *pSrcA_converted = q15MatrixFromNumpy(pSrcA);
+    arm_matrix_instance_q15 *pSrcB_converted = q15MatrixFromNumpy(pSrcB);
+    GETARGUMENT(pState,NPY_INT16,int16_t,int16_t);
+    uint32_t row = pSrcA_converted->numRows ;
+    uint32_t column = pSrcB_converted->numCols ;
+    arm_matrix_instance_q15 *pDst_converted = createq15Matrix(row,column);
+
+    arm_status returnValue = arm_mat_mult_fast_q15(pSrcA_converted,pSrcB_converted,pDst_converted,pState_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pDstOBJ=NumpyArrayFromq15Matrix(pDst_converted);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    FREEARGUMENT(pState_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mat_mult_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  arm_matrix_instance_q31 *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  arm_matrix_instance_q31 *pSrcB_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    arm_matrix_instance_q31 *pSrcA_converted = q31MatrixFromNumpy(pSrcA);
+    arm_matrix_instance_q31 *pSrcB_converted = q31MatrixFromNumpy(pSrcB);
+    uint32_t row = pSrcA_converted->numRows ;
+    uint32_t column = pSrcB_converted->numCols ;
+    arm_matrix_instance_q31 *pDst_converted = createq31Matrix(row,column);
+
+    arm_status returnValue = arm_mat_mult_q31(pSrcA_converted,pSrcB_converted,pDst_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pDstOBJ=NumpyArrayFromq31Matrix(pDst_converted);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mat_mult_fast_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  arm_matrix_instance_q31 *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  arm_matrix_instance_q31 *pSrcB_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    arm_matrix_instance_q31 *pSrcA_converted = q31MatrixFromNumpy(pSrcA);
+    arm_matrix_instance_q31 *pSrcB_converted = q31MatrixFromNumpy(pSrcB);
+    uint32_t row = pSrcA_converted->numRows ;
+    uint32_t column = pSrcB_converted->numCols ;
+    arm_matrix_instance_q31 *pDst_converted = createq31Matrix(row,column);
+
+    arm_status returnValue = arm_mat_mult_fast_q31(pSrcA_converted,pSrcB_converted,pDst_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pDstOBJ=NumpyArrayFromq31Matrix(pDst_converted);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mat_sub_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  arm_matrix_instance_f32 *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  arm_matrix_instance_f32 *pSrcB_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    arm_matrix_instance_f32 *pSrcA_converted = f32MatrixFromNumpy(pSrcA);
+    arm_matrix_instance_f32 *pSrcB_converted = f32MatrixFromNumpy(pSrcB);
+    uint32_t row = pSrcA_converted->numRows ;
+    uint32_t column = pSrcB_converted->numCols ;
+    arm_matrix_instance_f32 *pDst_converted = createf32Matrix(row,column);
+
+    arm_status returnValue = arm_mat_sub_f32(pSrcA_converted,pSrcB_converted,pDst_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pDstOBJ=NumpyArrayFromf32Matrix(pDst_converted);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mat_sub_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  arm_matrix_instance_q15 *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  arm_matrix_instance_q15 *pSrcB_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    arm_matrix_instance_q15 *pSrcA_converted = q15MatrixFromNumpy(pSrcA);
+    arm_matrix_instance_q15 *pSrcB_converted = q15MatrixFromNumpy(pSrcB);
+    uint32_t row = pSrcA_converted->numRows ;
+    uint32_t column = pSrcB_converted->numCols ;
+    arm_matrix_instance_q15 *pDst_converted = createq15Matrix(row,column);
+
+    arm_status returnValue = arm_mat_sub_q15(pSrcA_converted,pSrcB_converted,pDst_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pDstOBJ=NumpyArrayFromq15Matrix(pDst_converted);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mat_sub_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  arm_matrix_instance_q31 *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  arm_matrix_instance_q31 *pSrcB_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    arm_matrix_instance_q31 *pSrcA_converted = q31MatrixFromNumpy(pSrcA);
+    arm_matrix_instance_q31 *pSrcB_converted = q31MatrixFromNumpy(pSrcB);
+    uint32_t row = pSrcA_converted->numRows ;
+    uint32_t column = pSrcB_converted->numCols ;
+    arm_matrix_instance_q31 *pDst_converted = createq31Matrix(row,column);
+
+    arm_status returnValue = arm_mat_sub_q31(pSrcA_converted,pSrcB_converted,pDst_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pDstOBJ=NumpyArrayFromq31Matrix(pDst_converted);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mat_scale_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  arm_matrix_instance_f32 *pSrc_converted=NULL; // input
+  float32_t scale; // input
+
+  if (PyArg_ParseTuple(args,"Of",&pSrc,&scale))
+  {
+
+    arm_matrix_instance_f32 *pSrc_converted = f32MatrixFromNumpy(pSrc);
+    uint32_t row = pSrc_converted->numRows ;
+    uint32_t column = pSrc_converted->numCols ;
+    arm_matrix_instance_f32 *pDst_converted = createf32Matrix(row,column);
+
+    arm_status returnValue = arm_mat_scale_f32(pSrc_converted,scale,pDst_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pDstOBJ=NumpyArrayFromf32Matrix(pDst_converted);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mat_scale_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  arm_matrix_instance_q15 *pSrc_converted=NULL; // input
+  q15_t scaleFract; // input
+  int32_t shift; // input
+
+  if (PyArg_ParseTuple(args,"Ohi",&pSrc,&scaleFract,&shift))
+  {
+
+    arm_matrix_instance_q15 *pSrc_converted = q15MatrixFromNumpy(pSrc);
+    uint32_t row = pSrc_converted->numRows ;
+    uint32_t column = pSrc_converted->numCols ;
+    arm_matrix_instance_q15 *pDst_converted = createq15Matrix(row,column);
+
+    arm_status returnValue = arm_mat_scale_q15(pSrc_converted,scaleFract,shift,pDst_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pDstOBJ=NumpyArrayFromq15Matrix(pDst_converted);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mat_scale_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  arm_matrix_instance_q31 *pSrc_converted=NULL; // input
+  q31_t scaleFract; // input
+  int32_t shift; // input
+
+  if (PyArg_ParseTuple(args,"Oii",&pSrc,&scaleFract,&shift))
+  {
+
+    arm_matrix_instance_q31 *pSrc_converted = q31MatrixFromNumpy(pSrc);
+    uint32_t row = pSrc_converted->numRows ;
+    uint32_t column = pSrc_converted->numCols ;
+    arm_matrix_instance_q31 *pDst_converted = createq31Matrix(row,column);
+
+    arm_status returnValue = arm_mat_scale_q31(pSrc_converted,scaleFract,shift,pDst_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pDstOBJ=NumpyArrayFromq31Matrix(pDst_converted);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_pid_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  int32_t resetStateFlag; // input
+
+  if (PyArg_ParseTuple(args,"Oi",&S,&resetStateFlag))
+  {
+
+    ml_arm_pid_instance_f32Object *selfS = (ml_arm_pid_instance_f32Object *)S;
+
+    arm_pid_init_f32(selfS->instance,resetStateFlag);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_pid_reset_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+
+  if (PyArg_ParseTuple(args,"O",&S))
+  {
+
+    ml_arm_pid_instance_f32Object *selfS = (ml_arm_pid_instance_f32Object *)S;
+
+    arm_pid_reset_f32(selfS->instance);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_pid_init_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  int32_t resetStateFlag; // input
+
+  if (PyArg_ParseTuple(args,"Oi",&S,&resetStateFlag))
+  {
+
+    ml_arm_pid_instance_q31Object *selfS = (ml_arm_pid_instance_q31Object *)S;
+
+    arm_pid_init_q31(selfS->instance,resetStateFlag);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_pid_reset_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+
+  if (PyArg_ParseTuple(args,"O",&S))
+  {
+
+    ml_arm_pid_instance_q31Object *selfS = (ml_arm_pid_instance_q31Object *)S;
+
+    arm_pid_reset_q31(selfS->instance);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_pid_init_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  int32_t resetStateFlag; // input
+
+  if (PyArg_ParseTuple(args,"Oi",&S,&resetStateFlag))
+  {
+
+    ml_arm_pid_instance_q15Object *selfS = (ml_arm_pid_instance_q15Object *)S;
+
+    arm_pid_init_q15(selfS->instance,resetStateFlag);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_pid_reset_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+
+  if (PyArg_ParseTuple(args,"O",&S))
+  {
+
+    ml_arm_pid_instance_q15Object *selfS = (ml_arm_pid_instance_q15Object *)S;
+
+    arm_pid_reset_q15(selfS->instance);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mult_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q7_t *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  q7_t *pSrcB_converted=NULL; // input
+  q7_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    GETARGUMENT(pSrcA,NPY_BYTE,int8_t,q7_t);
+    GETARGUMENT(pSrcB,NPY_BYTE,int8_t,q7_t);
+    blockSize = arraySizepSrcA ;
+    
+    pDst=PyMem_Malloc(sizeof(q7_t)*blockSize);
+
+
+    arm_mult_q7(pSrcA_converted,pSrcB_converted,pDst,blockSize);
+ INT8ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mult_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q15_t *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  q15_t *pSrcB_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pSrcB,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrcA ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_mult_q15(pSrcA_converted,pSrcB_converted,pDst,blockSize);
+ INT16ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mult_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q31_t *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  q31_t *pSrcB_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pSrcB,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrcA ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_mult_q31(pSrcA_converted,pSrcB_converted,pDst,blockSize);
+ INT32ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mult_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  float32_t *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  float32_t *pSrcB_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    GETARGUMENT(pSrcA,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pSrcB,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrcA ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*blockSize);
+
+
+    arm_mult_f32(pSrcA_converted,pSrcB_converted,pDst,blockSize);
+ FLOATARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cfft_radix2_init_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t fftLen; // input
+  uint32_t ifftFlag; // input
+  uint32_t bitReverseFlag; // input
+
+  if (PyArg_ParseTuple(args,"Ohii",&S,&fftLen,&ifftFlag,&bitReverseFlag))
+  {
+
+    ml_arm_cfft_radix2_instance_q15Object *selfS = (ml_arm_cfft_radix2_instance_q15Object *)S;
+
+    arm_status returnValue = arm_cfft_radix2_init_q15(selfS->instance,fftLen,(uint8_t)ifftFlag,(uint8_t)bitReverseFlag);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cfft_radix2_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_cfft_radix2_instance_q15Object *selfS = (ml_arm_cfft_radix2_instance_q15Object *)S;
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+
+    arm_cfft_radix2_q15(selfS->instance,pSrc_converted);
+    FREEARGUMENT(pSrc_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cfft_radix4_init_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t fftLen; // input
+  uint32_t ifftFlag; // input
+  uint32_t bitReverseFlag; // input
+
+  if (PyArg_ParseTuple(args,"Ohii",&S,&fftLen,&ifftFlag,&bitReverseFlag))
+  {
+
+    ml_arm_cfft_radix4_instance_q15Object *selfS = (ml_arm_cfft_radix4_instance_q15Object *)S;
+
+    arm_status returnValue = arm_cfft_radix4_init_q15(selfS->instance,fftLen,(uint8_t)ifftFlag,(uint8_t)bitReverseFlag);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cfft_radix4_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_cfft_radix4_instance_q15Object *selfS = (ml_arm_cfft_radix4_instance_q15Object *)S;
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+
+    arm_cfft_radix4_q15(selfS->instance,pSrc_converted);
+    FREEARGUMENT(pSrc_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cfft_radix2_init_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t fftLen; // input
+  uint32_t ifftFlag; // input
+  uint32_t bitReverseFlag; // input
+
+  if (PyArg_ParseTuple(args,"Ohii",&S,&fftLen,&ifftFlag,&bitReverseFlag))
+  {
+
+    ml_arm_cfft_radix2_instance_q31Object *selfS = (ml_arm_cfft_radix2_instance_q31Object *)S;
+
+    arm_status returnValue = arm_cfft_radix2_init_q31(selfS->instance,fftLen,(uint8_t)ifftFlag,(uint8_t)bitReverseFlag);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cfft_radix2_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_cfft_radix2_instance_q31Object *selfS = (ml_arm_cfft_radix2_instance_q31Object *)S;
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+
+    arm_cfft_radix2_q31(selfS->instance,pSrc_converted);
+    FREEARGUMENT(pSrc_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cfft_radix4_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_cfft_radix4_instance_q31Object *selfS = (ml_arm_cfft_radix4_instance_q31Object *)S;
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+
+    arm_cfft_radix4_q31(selfS->instance,pSrc_converted);
+    FREEARGUMENT(pSrc_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cfft_radix4_init_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t fftLen; // input
+  uint32_t ifftFlag; // input
+  uint32_t bitReverseFlag; // input
+
+  if (PyArg_ParseTuple(args,"Ohii",&S,&fftLen,&ifftFlag,&bitReverseFlag))
+  {
+
+    ml_arm_cfft_radix4_instance_q31Object *selfS = (ml_arm_cfft_radix4_instance_q31Object *)S;
+
+    arm_status returnValue = arm_cfft_radix4_init_q31(selfS->instance,fftLen,(uint8_t)ifftFlag,(uint8_t)bitReverseFlag);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cfft_radix2_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t fftLen; // input
+  uint32_t ifftFlag; // input
+  uint32_t bitReverseFlag; // input
+
+  if (PyArg_ParseTuple(args,"Ohii",&S,&fftLen,&ifftFlag,&bitReverseFlag))
+  {
+
+    ml_arm_cfft_radix2_instance_f32Object *selfS = (ml_arm_cfft_radix2_instance_f32Object *)S;
+
+    arm_status returnValue = arm_cfft_radix2_init_f32(selfS->instance,fftLen,(uint8_t)ifftFlag,(uint8_t)bitReverseFlag);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cfft_radix2_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_cfft_radix2_instance_f32Object *selfS = (ml_arm_cfft_radix2_instance_f32Object *)S;
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+
+    arm_cfft_radix2_f32(selfS->instance,pSrc_converted);
+    FREEARGUMENT(pSrc_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cfft_radix4_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t fftLen; // input
+  uint32_t ifftFlag; // input
+  uint32_t bitReverseFlag; // input
+
+  if (PyArg_ParseTuple(args,"Ohii",&S,&fftLen,&ifftFlag,&bitReverseFlag))
+  {
+
+    ml_arm_cfft_radix4_instance_f32Object *selfS = (ml_arm_cfft_radix4_instance_f32Object *)S;
+
+    arm_status returnValue = arm_cfft_radix4_init_f32(selfS->instance,fftLen,(uint8_t)ifftFlag,(uint8_t)bitReverseFlag);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cfft_radix4_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_cfft_radix4_instance_f32Object *selfS = (ml_arm_cfft_radix4_instance_f32Object *)S;
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+
+    arm_cfft_radix4_f32(selfS->instance,pSrc_converted);
+    FREEARGUMENT(pSrc_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cfft_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *p1=NULL; // input
+  q15_t *p1_converted=NULL; // input
+  uint32_t ifftFlag; // input
+  uint32_t bitReverseFlag; // input
+
+  if (PyArg_ParseTuple(args,"OOii",&S,&p1,&ifftFlag,&bitReverseFlag))
+  {
+
+    ml_arm_cfft_instance_q15Object *selfS = (ml_arm_cfft_instance_q15Object *)S;
+    GETARGUMENT(p1,NPY_INT16,int16_t,int16_t);
+
+    arm_cfft_q15(selfS->instance,p1_converted,(uint8_t)ifftFlag,(uint8_t)bitReverseFlag);
+ INT16ARRAY1(p1OBJ,2*selfS->instance->fftLen,p1_converted);
+
+    PyObject *pythonResult = Py_BuildValue("O",p1OBJ);
+
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cfft_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *p1=NULL; // input
+  q31_t *p1_converted=NULL; // input
+  uint32_t ifftFlag; // input
+  uint32_t bitReverseFlag; // input
+
+  if (PyArg_ParseTuple(args,"OOii",&S,&p1,&ifftFlag,&bitReverseFlag))
+  {
+
+    ml_arm_cfft_instance_q31Object *selfS = (ml_arm_cfft_instance_q31Object *)S;
+    GETARGUMENT(p1,NPY_INT32,int32_t,int32_t);
+
+    arm_cfft_q31(selfS->instance,p1_converted,(uint8_t)ifftFlag,(uint8_t)bitReverseFlag);
+ INT32ARRAY1(p1OBJ,2*selfS->instance->fftLen,p1_converted);
+
+    PyObject *pythonResult = Py_BuildValue("O",p1OBJ);
+
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cfft_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *p1=NULL; // input
+  float32_t *p1_converted=NULL; // input
+  uint32_t ifftFlag; // input
+  uint32_t bitReverseFlag; // input
+
+  if (PyArg_ParseTuple(args,"OOii",&S,&p1,&ifftFlag,&bitReverseFlag))
+  {
+
+    ml_arm_cfft_instance_f32Object *selfS = (ml_arm_cfft_instance_f32Object *)S;
+    GETARGUMENT(p1,NPY_DOUBLE,double,float32_t);
+
+    arm_cfft_f32(selfS->instance,p1_converted,(uint8_t)ifftFlag,(uint8_t)bitReverseFlag);
+ FLOATARRAY1(p1OBJ,2*selfS->instance->fftLen,p1_converted);
+
+    PyObject *pythonResult = Py_BuildValue("O",p1OBJ);
+
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_rfft_init_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint32_t fftLenReal; // input
+  uint32_t ifftFlagR; // input
+  uint32_t bitReverseFlag; // input
+
+  if (PyArg_ParseTuple(args,"Oiii",&S,&fftLenReal,&ifftFlagR,&bitReverseFlag))
+  {
+
+    ml_arm_rfft_instance_q15Object *selfS = (ml_arm_rfft_instance_q15Object *)S;
+
+    arm_status returnValue = arm_rfft_init_q15(selfS->instance,fftLenReal,ifftFlagR,bitReverseFlag);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_rfft_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_rfft_instance_q15Object *selfS = (ml_arm_rfft_instance_q15Object *)S;
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*2*selfS->instance->fftLenReal);
+
+
+    arm_rfft_q15(selfS->instance,pSrc_converted,pDst);
+ INT16ARRAY1(pDstOBJ,2*selfS->instance->fftLenReal,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_rfft_init_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint32_t fftLenReal; // input
+  uint32_t ifftFlagR; // input
+  uint32_t bitReverseFlag; // input
+
+  if (PyArg_ParseTuple(args,"Oiii",&S,&fftLenReal,&ifftFlagR,&bitReverseFlag))
+  {
+
+    ml_arm_rfft_instance_q31Object *selfS = (ml_arm_rfft_instance_q31Object *)S;
+
+    arm_status returnValue = arm_rfft_init_q31(selfS->instance,fftLenReal,ifftFlagR,bitReverseFlag);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_rfft_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_rfft_instance_q31Object *selfS = (ml_arm_rfft_instance_q31Object *)S;
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*2*selfS->instance->fftLenReal);
+
+
+    arm_rfft_q31(selfS->instance,pSrc_converted,pDst);
+ INT32ARRAY1(pDstOBJ,2*selfS->instance->fftLenReal,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_rfft_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *S_CFFT=NULL; // input
+  uint32_t fftLenReal; // input
+  uint32_t ifftFlagR; // input
+  uint32_t bitReverseFlag; // input
+
+  if (PyArg_ParseTuple(args,"OOiii",&S,&S_CFFT,&fftLenReal,&ifftFlagR,&bitReverseFlag))
+  {
+
+    ml_arm_rfft_instance_f32Object *selfS = (ml_arm_rfft_instance_f32Object *)S;
+    ml_arm_cfft_radix4_instance_f32Object *selfS_CFFT = (ml_arm_cfft_radix4_instance_f32Object *)S_CFFT;
+
+    arm_status returnValue = arm_rfft_init_f32(selfS->instance,selfS_CFFT->instance,fftLenReal,ifftFlagR,bitReverseFlag);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_rfft_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_rfft_instance_f32Object *selfS = (ml_arm_rfft_instance_f32Object *)S;
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*2*selfS->instance->fftLenReal);
+
+
+    arm_rfft_f32(selfS->instance,pSrc_converted,pDst);
+ FLOATARRAY1(pDstOBJ,2*selfS->instance->fftLenReal,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_rfft_fast_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t fftLen; // input
+
+  if (PyArg_ParseTuple(args,"Oh",&S,&fftLen))
+  {
+
+    ml_arm_rfft_fast_instance_f32Object *selfS = (ml_arm_rfft_fast_instance_f32Object *)S;
+
+    arm_status returnValue = arm_rfft_fast_init_f32(selfS->instance,fftLen);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_rfft_32_fast_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+
+  if (PyArg_ParseTuple(args,"O",&S))
+  {
+
+    ml_arm_rfft_fast_instance_f32Object *selfS = (ml_arm_rfft_fast_instance_f32Object *)S;
+
+    arm_status returnValue = arm_rfft_32_fast_init_f32(selfS->instance);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_rfft_64_fast_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+
+  if (PyArg_ParseTuple(args,"O",&S))
+  {
+
+    ml_arm_rfft_fast_instance_f32Object *selfS = (ml_arm_rfft_fast_instance_f32Object *)S;
+
+    arm_status returnValue = arm_rfft_64_fast_init_f32(selfS->instance);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_rfft_128_fast_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+
+  if (PyArg_ParseTuple(args,"O",&S))
+  {
+
+    ml_arm_rfft_fast_instance_f32Object *selfS = (ml_arm_rfft_fast_instance_f32Object *)S;
+
+    arm_status returnValue = arm_rfft_128_fast_init_f32(selfS->instance);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_rfft_256_fast_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+
+  if (PyArg_ParseTuple(args,"O",&S))
+  {
+
+    ml_arm_rfft_fast_instance_f32Object *selfS = (ml_arm_rfft_fast_instance_f32Object *)S;
+
+    arm_status returnValue = arm_rfft_256_fast_init_f32(selfS->instance);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_rfft_512_fast_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+
+  if (PyArg_ParseTuple(args,"O",&S))
+  {
+
+    ml_arm_rfft_fast_instance_f32Object *selfS = (ml_arm_rfft_fast_instance_f32Object *)S;
+
+    arm_status returnValue = arm_rfft_512_fast_init_f32(selfS->instance);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_rfft_1024_fast_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+
+  if (PyArg_ParseTuple(args,"O",&S))
+  {
+
+    ml_arm_rfft_fast_instance_f32Object *selfS = (ml_arm_rfft_fast_instance_f32Object *)S;
+
+    arm_status returnValue = arm_rfft_1024_fast_init_f32(selfS->instance);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_rfft_2048_fast_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+
+  if (PyArg_ParseTuple(args,"O",&S))
+  {
+
+    ml_arm_rfft_fast_instance_f32Object *selfS = (ml_arm_rfft_fast_instance_f32Object *)S;
+
+    arm_status returnValue = arm_rfft_2048_fast_init_f32(selfS->instance);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_rfft_4096_fast_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+
+  if (PyArg_ParseTuple(args,"O",&S))
+  {
+
+    ml_arm_rfft_fast_instance_f32Object *selfS = (ml_arm_rfft_fast_instance_f32Object *)S;
+
+    arm_status returnValue = arm_rfft_4096_fast_init_f32(selfS->instance);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_rfft_fast_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *p=NULL; // input
+  float32_t *p_converted=NULL; // input
+  float32_t *pOut=NULL; // output
+  uint32_t ifftFlag; // input
+
+  if (PyArg_ParseTuple(args,"OOi",&S,&p,&ifftFlag))
+  {
+
+    ml_arm_rfft_fast_instance_f32Object *selfS = (ml_arm_rfft_fast_instance_f32Object *)S;
+    GETARGUMENT(p,NPY_DOUBLE,double,float32_t);
+    
+    pOut=PyMem_Malloc(sizeof(float32_t)*2*selfS->instance->fftLenRFFT);
+
+
+    arm_rfft_fast_f32(selfS->instance,p_converted,pOut,(uint8_t)ifftFlag);
+ FLOATARRAY1(pOutOBJ,2*selfS->instance->fftLenRFFT,pOut);
+
+    PyObject *pythonResult = Py_BuildValue("O",pOutOBJ);
+
+    FREEARGUMENT(p_converted);
+    Py_DECREF(pOutOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_dct4_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *S_RFFT=NULL; // input
+  PyObject *S_CFFT=NULL; // input
+  uint16_t N; // input
+  uint16_t Nby2; // input
+  float32_t normalize; // input
+
+  if (PyArg_ParseTuple(args,"OOOhhf",&S,&S_RFFT,&S_CFFT,&N,&Nby2,&normalize))
+  {
+
+    ml_arm_dct4_instance_f32Object *selfS = (ml_arm_dct4_instance_f32Object *)S;
+    ml_arm_rfft_instance_f32Object *selfS_RFFT = (ml_arm_rfft_instance_f32Object *)S_RFFT;
+    ml_arm_cfft_radix4_instance_f32Object *selfS_CFFT = (ml_arm_cfft_radix4_instance_f32Object *)S_CFFT;
+    uint32_t outputLength = selfS->instance->N ;
+
+    arm_status returnValue = arm_dct4_init_f32(selfS->instance,selfS_RFFT->instance,selfS_CFFT->instance,N,Nby2,normalize);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_dct4_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pState=NULL; // input
+  float32_t *pState_converted=NULL; // input
+  PyObject *pInlineBuffer=NULL; // input
+  float32_t *pInlineBuffer_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OOO",&S,&pState,&pInlineBuffer))
+  {
+
+    ml_arm_dct4_instance_f32Object *selfS = (ml_arm_dct4_instance_f32Object *)S;
+    GETARGUMENT(pState,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pInlineBuffer,NPY_DOUBLE,double,float32_t);
+    uint32_t outputLength = selfS->instance->N ;
+
+    arm_dct4_f32(selfS->instance,pState_converted,pInlineBuffer_converted);
+ FLOATARRAY1(pInlineBufferOBJ,outputLength,pInlineBuffer_converted);
+
+    PyObject *pythonResult = Py_BuildValue("O",pInlineBufferOBJ);
+
+    FREEARGUMENT(pState_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_dct4_init_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *S_RFFT=NULL; // input
+  PyObject *S_CFFT=NULL; // input
+  uint16_t N; // input
+  uint16_t Nby2; // input
+  q31_t normalize; // input
+
+  if (PyArg_ParseTuple(args,"OOOhhi",&S,&S_RFFT,&S_CFFT,&N,&Nby2,&normalize))
+  {
+
+    ml_arm_dct4_instance_q31Object *selfS = (ml_arm_dct4_instance_q31Object *)S;
+    ml_arm_rfft_instance_q31Object *selfS_RFFT = (ml_arm_rfft_instance_q31Object *)S_RFFT;
+    ml_arm_cfft_radix4_instance_q31Object *selfS_CFFT = (ml_arm_cfft_radix4_instance_q31Object *)S_CFFT;
+    uint32_t outputLength = selfS->instance->N ;
+
+    arm_status returnValue = arm_dct4_init_q31(selfS->instance,selfS_RFFT->instance,selfS_CFFT->instance,N,Nby2,normalize);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_dct4_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pState=NULL; // input
+  q31_t *pState_converted=NULL; // input
+  PyObject *pInlineBuffer=NULL; // input
+  q31_t *pInlineBuffer_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OOO",&S,&pState,&pInlineBuffer))
+  {
+
+    ml_arm_dct4_instance_q31Object *selfS = (ml_arm_dct4_instance_q31Object *)S;
+    GETARGUMENT(pState,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pInlineBuffer,NPY_INT32,int32_t,int32_t);
+    uint32_t outputLength = selfS->instance->N ;
+
+    arm_dct4_q31(selfS->instance,pState_converted,pInlineBuffer_converted);
+ INT32ARRAY1(pInlineBufferOBJ,outputLength,pInlineBuffer_converted);
+
+    PyObject *pythonResult = Py_BuildValue("O",pInlineBufferOBJ);
+
+    FREEARGUMENT(pState_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_dct4_init_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *S_RFFT=NULL; // input
+  PyObject *S_CFFT=NULL; // input
+  uint16_t N; // input
+  uint16_t Nby2; // input
+  q15_t normalize; // input
+
+  if (PyArg_ParseTuple(args,"OOOhhh",&S,&S_RFFT,&S_CFFT,&N,&Nby2,&normalize))
+  {
+
+    ml_arm_dct4_instance_q15Object *selfS = (ml_arm_dct4_instance_q15Object *)S;
+    ml_arm_rfft_instance_q15Object *selfS_RFFT = (ml_arm_rfft_instance_q15Object *)S_RFFT;
+    ml_arm_cfft_radix4_instance_q15Object *selfS_CFFT = (ml_arm_cfft_radix4_instance_q15Object *)S_CFFT;
+    uint32_t outputLength = selfS->instance->N ;
+
+    arm_status returnValue = arm_dct4_init_q15(selfS->instance,selfS_RFFT->instance,selfS_CFFT->instance,N,Nby2,normalize);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_dct4_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pState=NULL; // input
+  q15_t *pState_converted=NULL; // input
+  PyObject *pInlineBuffer=NULL; // input
+  q15_t *pInlineBuffer_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OOO",&S,&pState,&pInlineBuffer))
+  {
+
+    ml_arm_dct4_instance_q15Object *selfS = (ml_arm_dct4_instance_q15Object *)S;
+    GETARGUMENT(pState,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pInlineBuffer,NPY_INT16,int16_t,int16_t);
+    uint32_t outputLength = selfS->instance->N ;
+
+    arm_dct4_q15(selfS->instance,pState_converted,pInlineBuffer_converted);
+ INT16ARRAY1(pInlineBufferOBJ,outputLength,pInlineBuffer_converted);
+
+    PyObject *pythonResult = Py_BuildValue("O",pInlineBufferOBJ);
+
+    FREEARGUMENT(pState_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_add_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  float32_t *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  float32_t *pSrcB_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    GETARGUMENT(pSrcA,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pSrcB,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrcA ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*blockSize);
+
+
+    arm_add_f32(pSrcA_converted,pSrcB_converted,pDst,blockSize);
+ FLOATARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_add_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q7_t *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  q7_t *pSrcB_converted=NULL; // input
+  q7_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    GETARGUMENT(pSrcA,NPY_BYTE,int8_t,q7_t);
+    GETARGUMENT(pSrcB,NPY_BYTE,int8_t,q7_t);
+    blockSize = arraySizepSrcA ;
+    
+    pDst=PyMem_Malloc(sizeof(q7_t)*blockSize);
+
+
+    arm_add_q7(pSrcA_converted,pSrcB_converted,pDst,blockSize);
+ INT8ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_add_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q15_t *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  q15_t *pSrcB_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pSrcB,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrcA ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_add_q15(pSrcA_converted,pSrcB_converted,pDst,blockSize);
+ INT16ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_add_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q31_t *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  q31_t *pSrcB_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pSrcB,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrcA ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_add_q31(pSrcA_converted,pSrcB_converted,pDst,blockSize);
+ INT32ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_sub_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  float32_t *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  float32_t *pSrcB_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    GETARGUMENT(pSrcA,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pSrcB,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrcA ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*blockSize);
+
+
+    arm_sub_f32(pSrcA_converted,pSrcB_converted,pDst,blockSize);
+ FLOATARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_sub_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q7_t *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  q7_t *pSrcB_converted=NULL; // input
+  q7_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    GETARGUMENT(pSrcA,NPY_BYTE,int8_t,q7_t);
+    GETARGUMENT(pSrcB,NPY_BYTE,int8_t,q7_t);
+    blockSize = arraySizepSrcA ;
+    
+    pDst=PyMem_Malloc(sizeof(q7_t)*blockSize);
+
+
+    arm_sub_q7(pSrcA_converted,pSrcB_converted,pDst,blockSize);
+ INT8ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_sub_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q15_t *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  q15_t *pSrcB_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pSrcB,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrcA ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_sub_q15(pSrcA_converted,pSrcB_converted,pDst,blockSize);
+ INT16ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_sub_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q31_t *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  q31_t *pSrcB_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pSrcB,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrcA ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_sub_q31(pSrcA_converted,pSrcB_converted,pDst,blockSize);
+ INT32ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_scale_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  float32_t scale; // input
+  float32_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"Of",&pSrc,&scale))
+  {
+
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*blockSize);
+
+
+    arm_scale_f32(pSrc_converted,scale,pDst,blockSize);
+ FLOATARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_scale_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q7_t *pSrc_converted=NULL; // input
+  int32_t scaleFract; // input
+  int32_t shift; // input
+  q7_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"Oii",&pSrc,&scaleFract,&shift))
+  {
+
+    GETARGUMENT(pSrc,NPY_BYTE,int8_t,q7_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q7_t)*blockSize);
+
+
+    arm_scale_q7(pSrc_converted,(q7_t)scaleFract,(int8_t)shift,pDst,blockSize);
+ INT8ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_scale_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  q15_t scaleFract; // input
+  int32_t shift; // input
+  q15_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"Ohi",&pSrc,&scaleFract,&shift))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_scale_q15(pSrc_converted,scaleFract,(int8_t)shift,pDst,blockSize);
+ INT16ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_scale_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  q31_t scaleFract; // input
+  int32_t shift; // input
+  q31_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"Oii",&pSrc,&scaleFract,&shift))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_scale_q31(pSrc_converted,scaleFract,(int8_t)shift,pDst,blockSize);
+ INT32ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_abs_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q7_t *pSrc_converted=NULL; // input
+  q7_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_BYTE,int8_t,q7_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q7_t)*blockSize);
+
+
+    arm_abs_q7(pSrc_converted,pDst,blockSize);
+ INT8ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_abs_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*blockSize);
+
+
+    arm_abs_f32(pSrc_converted,pDst,blockSize);
+ FLOATARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_abs_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_abs_q15(pSrc_converted,pDst,blockSize);
+ INT16ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_abs_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_abs_q31(pSrc_converted,pDst,blockSize);
+ INT32ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_dot_prod_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  float32_t *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  float32_t *pSrcB_converted=NULL; // input
+  uint32_t blockSize; // input
+  float32_t *result=NULL; // output
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    GETARGUMENT(pSrcA,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pSrcB,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrcA ;
+    
+    result=PyMem_Malloc(sizeof(float32_t)*1);
+
+
+    arm_dot_prod_f32(pSrcA_converted,pSrcB_converted,blockSize,result);
+    PyObject* resultOBJ=Py_BuildValue("f",*result);
+
+    PyObject *pythonResult = Py_BuildValue("O",resultOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(resultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_dot_prod_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q7_t *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  q7_t *pSrcB_converted=NULL; // input
+  uint32_t blockSize; // input
+  q31_t *result=NULL; // output
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    GETARGUMENT(pSrcA,NPY_BYTE,int8_t,q7_t);
+    GETARGUMENT(pSrcB,NPY_BYTE,int8_t,q7_t);
+    blockSize = arraySizepSrcA ;
+    
+    result=PyMem_Malloc(sizeof(q31_t)*1);
+
+
+    arm_dot_prod_q7(pSrcA_converted,pSrcB_converted,blockSize,result);
+    PyObject* resultOBJ=Py_BuildValue("i",*result);
+
+    PyObject *pythonResult = Py_BuildValue("O",resultOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(resultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_dot_prod_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q15_t *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  q15_t *pSrcB_converted=NULL; // input
+  uint32_t blockSize; // input
+  q63_t *result=NULL; // output
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pSrcB,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrcA ;
+    
+    result=PyMem_Malloc(sizeof(q63_t)*1);
+
+
+    arm_dot_prod_q15(pSrcA_converted,pSrcB_converted,blockSize,result);
+    PyObject* resultOBJ=Py_BuildValue("L",*result);
+
+    PyObject *pythonResult = Py_BuildValue("O",resultOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(resultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_dot_prod_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q31_t *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  q31_t *pSrcB_converted=NULL; // input
+  uint32_t blockSize; // input
+  q63_t *result=NULL; // output
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pSrcB,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrcA ;
+    
+    result=PyMem_Malloc(sizeof(q63_t)*1);
+
+
+    arm_dot_prod_q31(pSrcA_converted,pSrcB_converted,blockSize,result);
+    PyObject* resultOBJ=Py_BuildValue("L",*result);
+
+    PyObject *pythonResult = Py_BuildValue("O",resultOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(resultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_shift_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q7_t *pSrc_converted=NULL; // input
+  int32_t shiftBits; // input
+  q7_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"Oi",&pSrc,&shiftBits))
+  {
+
+    GETARGUMENT(pSrc,NPY_BYTE,int8_t,q7_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q7_t)*blockSize);
+
+
+    arm_shift_q7(pSrc_converted,(int8_t)shiftBits,pDst,blockSize);
+ INT8ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_shift_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  int32_t shiftBits; // input
+  q15_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"Oi",&pSrc,&shiftBits))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_shift_q15(pSrc_converted,(int8_t)shiftBits,pDst,blockSize);
+ INT16ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_shift_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  int32_t shiftBits; // input
+  q31_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"Oi",&pSrc,&shiftBits))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_shift_q31(pSrc_converted,(int8_t)shiftBits,pDst,blockSize);
+ INT32ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_offset_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  float32_t offset; // input
+  float32_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"Of",&pSrc,&offset))
+  {
+
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*blockSize);
+
+
+    arm_offset_f32(pSrc_converted,offset,pDst,blockSize);
+ FLOATARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_offset_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q7_t *pSrc_converted=NULL; // input
+  int32_t offset; // input
+  q7_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"Oi",&pSrc,&offset))
+  {
+
+    GETARGUMENT(pSrc,NPY_BYTE,int8_t,q7_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q7_t)*blockSize);
+
+
+    arm_offset_q7(pSrc_converted,(q7_t)offset,pDst,blockSize);
+ INT8ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_offset_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  q15_t offset; // input
+  q15_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"Oh",&pSrc,&offset))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_offset_q15(pSrc_converted,offset,pDst,blockSize);
+ INT16ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_offset_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  q31_t offset; // input
+  q31_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"Oi",&pSrc,&offset))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_offset_q31(pSrc_converted,offset,pDst,blockSize);
+ INT32ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_negate_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*blockSize);
+
+
+    arm_negate_f32(pSrc_converted,pDst,blockSize);
+ FLOATARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_negate_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q7_t *pSrc_converted=NULL; // input
+  q7_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_BYTE,int8_t,q7_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q7_t)*blockSize);
+
+
+    arm_negate_q7(pSrc_converted,pDst,blockSize);
+ INT8ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_negate_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_negate_q15(pSrc_converted,pDst,blockSize);
+ INT16ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_negate_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_negate_q31(pSrc_converted,pDst,blockSize);
+ INT32ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_copy_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*blockSize);
+
+
+    arm_copy_f32(pSrc_converted,pDst,blockSize);
+ FLOATARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_copy_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q7_t *pSrc_converted=NULL; // input
+  q7_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_BYTE,int8_t,q7_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q7_t)*blockSize);
+
+
+    arm_copy_q7(pSrc_converted,pDst,blockSize);
+ INT8ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_copy_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_copy_q15(pSrc_converted,pDst,blockSize);
+ INT16ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_copy_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_copy_q31(pSrc_converted,pDst,blockSize);
+ INT32ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_conv_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  float32_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  float32_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  float32_t *pDst=NULL; // output
+
+  if (PyArg_ParseTuple(args,"OiOi",&pSrcA,&srcALen,&pSrcB,&srcBLen))
+  {
+
+    GETARGUMENT(pSrcA,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pSrcB,NPY_DOUBLE,double,float32_t);
+    uint32_t outputLength = srcALen + srcBLen - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*outputLength);
+
+
+    arm_conv_f32(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst);
+ FLOATARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_conv_opt_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q15_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q15_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q15_t *pDst=NULL; // output
+  PyObject *pScratch1=NULL; // input
+  q15_t *pScratch1_converted=NULL; // input
+  PyObject *pScratch2=NULL; // input
+  q15_t *pScratch2_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OiOiOO",&pSrcA,&srcALen,&pSrcB,&srcBLen,&pScratch1,&pScratch2))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pSrcB,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pScratch1,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pScratch2,NPY_INT16,int16_t,int16_t);
+    uint32_t outputLength = srcALen + srcBLen - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*outputLength);
+
+
+    arm_conv_opt_q15(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst,pScratch1_converted,pScratch2_converted);
+ INT16ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    FREEARGUMENT(pScratch1_converted);
+    FREEARGUMENT(pScratch2_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_conv_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q15_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q15_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q15_t *pDst=NULL; // output
+
+  if (PyArg_ParseTuple(args,"OiOi",&pSrcA,&srcALen,&pSrcB,&srcBLen))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pSrcB,NPY_INT16,int16_t,int16_t);
+    uint32_t outputLength = srcALen + srcBLen - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*outputLength);
+
+
+    arm_conv_q15(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst);
+ INT16ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_conv_fast_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q15_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q15_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q15_t *pDst=NULL; // output
+
+  if (PyArg_ParseTuple(args,"OiOi",&pSrcA,&srcALen,&pSrcB,&srcBLen))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pSrcB,NPY_INT16,int16_t,int16_t);
+    uint32_t outputLength = srcALen + srcBLen - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*outputLength);
+
+
+    arm_conv_fast_q15(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst);
+ INT16ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_conv_fast_opt_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q15_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q15_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q15_t *pDst=NULL; // output
+  PyObject *pScratch1=NULL; // input
+  q15_t *pScratch1_converted=NULL; // input
+  PyObject *pScratch2=NULL; // input
+  q15_t *pScratch2_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OiOiOO",&pSrcA,&srcALen,&pSrcB,&srcBLen,&pScratch1,&pScratch2))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pSrcB,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pScratch1,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pScratch2,NPY_INT16,int16_t,int16_t);
+    uint32_t outputLength = srcALen + srcBLen - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*outputLength);
+
+
+    arm_conv_fast_opt_q15(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst,pScratch1_converted,pScratch2_converted);
+ INT16ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    FREEARGUMENT(pScratch1_converted);
+    FREEARGUMENT(pScratch2_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_conv_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q31_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q31_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q31_t *pDst=NULL; // output
+
+  if (PyArg_ParseTuple(args,"OiOi",&pSrcA,&srcALen,&pSrcB,&srcBLen))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pSrcB,NPY_INT32,int32_t,int32_t);
+    uint32_t outputLength = srcALen + srcBLen - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*outputLength);
+
+
+    arm_conv_q31(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst);
+ INT32ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_conv_fast_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q31_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q31_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q31_t *pDst=NULL; // output
+
+  if (PyArg_ParseTuple(args,"OiOi",&pSrcA,&srcALen,&pSrcB,&srcBLen))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pSrcB,NPY_INT32,int32_t,int32_t);
+    uint32_t outputLength = srcALen + srcBLen - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*outputLength);
+
+
+    arm_conv_fast_q31(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst);
+ INT32ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_conv_opt_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q7_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q7_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q7_t *pDst=NULL; // output
+  PyObject *pScratch1=NULL; // input
+  q15_t *pScratch1_converted=NULL; // input
+  PyObject *pScratch2=NULL; // input
+  q15_t *pScratch2_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OiOiOO",&pSrcA,&srcALen,&pSrcB,&srcBLen,&pScratch1,&pScratch2))
+  {
+
+    GETARGUMENT(pSrcA,NPY_BYTE,int8_t,q7_t);
+    GETARGUMENT(pSrcB,NPY_BYTE,int8_t,q7_t);
+    GETARGUMENT(pScratch1,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pScratch2,NPY_INT16,int16_t,int16_t);
+    uint32_t outputLength = srcALen + srcBLen - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q7_t)*outputLength);
+
+
+    arm_conv_opt_q7(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst,pScratch1_converted,pScratch2_converted);
+ INT8ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    FREEARGUMENT(pScratch1_converted);
+    FREEARGUMENT(pScratch2_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_conv_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q7_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q7_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q7_t *pDst=NULL; // output
+
+  if (PyArg_ParseTuple(args,"OiOi",&pSrcA,&srcALen,&pSrcB,&srcBLen))
+  {
+
+    GETARGUMENT(pSrcA,NPY_BYTE,int8_t,q7_t);
+    GETARGUMENT(pSrcB,NPY_BYTE,int8_t,q7_t);
+    uint32_t outputLength = srcALen + srcBLen - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q7_t)*outputLength);
+
+
+    arm_conv_q7(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst);
+ INT8ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_conv_partial_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  float32_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  float32_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  float32_t *pDst=NULL; // output
+  uint32_t firstIndex; // input
+  uint32_t numPoints; // input
+
+  if (PyArg_ParseTuple(args,"OiOiii",&pSrcA,&srcALen,&pSrcB,&srcBLen,&firstIndex,&numPoints))
+  {
+
+    GETARGUMENT(pSrcA,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pSrcB,NPY_DOUBLE,double,float32_t);
+    uint32_t outputLength = srcALen + srcBLen - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*outputLength);
+
+
+    arm_status returnValue = arm_conv_partial_f32(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst,firstIndex,numPoints);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+ FLOATARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_conv_partial_opt_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q15_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q15_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q15_t *pDst=NULL; // output
+  uint32_t firstIndex; // input
+  uint32_t numPoints; // input
+  PyObject *pScratch1=NULL; // input
+  q15_t *pScratch1_converted=NULL; // input
+  PyObject *pScratch2=NULL; // input
+  q15_t *pScratch2_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OiOiiiOO",&pSrcA,&srcALen,&pSrcB,&srcBLen,&firstIndex,&numPoints,&pScratch1,&pScratch2))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pSrcB,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pScratch1,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pScratch2,NPY_INT16,int16_t,int16_t);
+    uint32_t outputLength = srcALen + srcBLen - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*outputLength);
+
+
+    arm_status returnValue = arm_conv_partial_opt_q15(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst,firstIndex,numPoints,pScratch1_converted,pScratch2_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+ INT16ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    FREEARGUMENT(pScratch1_converted);
+    FREEARGUMENT(pScratch2_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_conv_partial_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q15_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q15_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q15_t *pDst=NULL; // output
+  uint32_t firstIndex; // input
+  uint32_t numPoints; // input
+
+  if (PyArg_ParseTuple(args,"OiOiii",&pSrcA,&srcALen,&pSrcB,&srcBLen,&firstIndex,&numPoints))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pSrcB,NPY_INT16,int16_t,int16_t);
+    uint32_t outputLength = srcALen + srcBLen - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*outputLength);
+
+
+    arm_status returnValue = arm_conv_partial_q15(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst,firstIndex,numPoints);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+ INT16ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_conv_partial_fast_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q15_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q15_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q15_t *pDst=NULL; // output
+  uint32_t firstIndex; // input
+  uint32_t numPoints; // input
+
+  if (PyArg_ParseTuple(args,"OiOiii",&pSrcA,&srcALen,&pSrcB,&srcBLen,&firstIndex,&numPoints))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pSrcB,NPY_INT16,int16_t,int16_t);
+    uint32_t outputLength = srcALen + srcBLen - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*outputLength);
+
+
+    arm_status returnValue = arm_conv_partial_fast_q15(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst,firstIndex,numPoints);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+ INT16ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_conv_partial_fast_opt_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q15_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q15_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q15_t *pDst=NULL; // output
+  uint32_t firstIndex; // input
+  uint32_t numPoints; // input
+  PyObject *pScratch1=NULL; // input
+  q15_t *pScratch1_converted=NULL; // input
+  PyObject *pScratch2=NULL; // input
+  q15_t *pScratch2_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OiOiiiOO",&pSrcA,&srcALen,&pSrcB,&srcBLen,&firstIndex,&numPoints,&pScratch1,&pScratch2))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pSrcB,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pScratch1,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pScratch2,NPY_INT16,int16_t,int16_t);
+    uint32_t outputLength = srcALen + srcBLen - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*outputLength);
+
+
+    arm_status returnValue = arm_conv_partial_fast_opt_q15(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst,firstIndex,numPoints,pScratch1_converted,pScratch2_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+ INT16ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    FREEARGUMENT(pScratch1_converted);
+    FREEARGUMENT(pScratch2_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_conv_partial_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q31_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q31_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q31_t *pDst=NULL; // output
+  uint32_t firstIndex; // input
+  uint32_t numPoints; // input
+
+  if (PyArg_ParseTuple(args,"OiOiii",&pSrcA,&srcALen,&pSrcB,&srcBLen,&firstIndex,&numPoints))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pSrcB,NPY_INT32,int32_t,int32_t);
+    uint32_t outputLength = srcALen + srcBLen - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*outputLength);
+
+
+    arm_status returnValue = arm_conv_partial_q31(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst,firstIndex,numPoints);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+ INT32ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_conv_partial_fast_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q31_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q31_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q31_t *pDst=NULL; // output
+  uint32_t firstIndex; // input
+  uint32_t numPoints; // input
+
+  if (PyArg_ParseTuple(args,"OiOiii",&pSrcA,&srcALen,&pSrcB,&srcBLen,&firstIndex,&numPoints))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pSrcB,NPY_INT32,int32_t,int32_t);
+    uint32_t outputLength = srcALen + srcBLen - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*outputLength);
+
+
+    arm_status returnValue = arm_conv_partial_fast_q31(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst,firstIndex,numPoints);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+ INT32ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_conv_partial_opt_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q7_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q7_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q7_t *pDst=NULL; // output
+  uint32_t firstIndex; // input
+  uint32_t numPoints; // input
+  PyObject *pScratch1=NULL; // input
+  q15_t *pScratch1_converted=NULL; // input
+  PyObject *pScratch2=NULL; // input
+  q15_t *pScratch2_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OiOiiiOO",&pSrcA,&srcALen,&pSrcB,&srcBLen,&firstIndex,&numPoints,&pScratch1,&pScratch2))
+  {
+
+    GETARGUMENT(pSrcA,NPY_BYTE,int8_t,q7_t);
+    GETARGUMENT(pSrcB,NPY_BYTE,int8_t,q7_t);
+    GETARGUMENT(pScratch1,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pScratch2,NPY_INT16,int16_t,int16_t);
+    uint32_t outputLength = srcALen + srcBLen - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q7_t)*outputLength);
+
+
+    arm_status returnValue = arm_conv_partial_opt_q7(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst,firstIndex,numPoints,pScratch1_converted,pScratch2_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+ INT8ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    FREEARGUMENT(pScratch1_converted);
+    FREEARGUMENT(pScratch2_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_conv_partial_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q7_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q7_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q7_t *pDst=NULL; // output
+  uint32_t firstIndex; // input
+  uint32_t numPoints; // input
+
+  if (PyArg_ParseTuple(args,"OiOiii",&pSrcA,&srcALen,&pSrcB,&srcBLen,&firstIndex,&numPoints))
+  {
+
+    GETARGUMENT(pSrcA,NPY_BYTE,int8_t,q7_t);
+    GETARGUMENT(pSrcB,NPY_BYTE,int8_t,q7_t);
+    uint32_t outputLength = srcALen + srcBLen - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q7_t)*outputLength);
+
+
+    arm_status returnValue = arm_conv_partial_q7(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst,firstIndex,numPoints);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+ INT8ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pDstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_decimate_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_fir_decimate_instance_f32Object *selfS = (ml_arm_fir_decimate_instance_f32Object *)S;
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*blockSize);
+
+
+    arm_fir_decimate_f32(selfS->instance,pSrc_converted,pDst,blockSize);
+ FLOATARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_decimate_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numTaps; // input
+  uint32_t M; // input
+  PyObject *pCoeffs=NULL; // input
+  float32_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  float32_t *pState_converted=NULL; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OhiOO",&S,&numTaps,&M,&pCoeffs,&pState))
+  {
+
+    ml_arm_fir_decimate_instance_f32Object *selfS = (ml_arm_fir_decimate_instance_f32Object *)S;
+    GETARGUMENT(pCoeffs,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pState,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepState - arraySizepCoeffs + 1;
+
+    arm_status returnValue = arm_fir_decimate_init_f32(selfS->instance,numTaps,(uint8_t)M,pCoeffs_converted,pState_converted,blockSize);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_decimate_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_fir_decimate_instance_q15Object *selfS = (ml_arm_fir_decimate_instance_q15Object *)S;
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_fir_decimate_q15(selfS->instance,pSrc_converted,pDst,blockSize);
+ INT16ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_decimate_fast_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_fir_decimate_instance_q15Object *selfS = (ml_arm_fir_decimate_instance_q15Object *)S;
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_fir_decimate_fast_q15(selfS->instance,pSrc_converted,pDst,blockSize);
+ INT16ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_decimate_init_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numTaps; // input
+  uint32_t M; // input
+  PyObject *pCoeffs=NULL; // input
+  q15_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q15_t *pState_converted=NULL; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OhiOO",&S,&numTaps,&M,&pCoeffs,&pState))
+  {
+
+    ml_arm_fir_decimate_instance_q15Object *selfS = (ml_arm_fir_decimate_instance_q15Object *)S;
+    GETARGUMENT(pCoeffs,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pState,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepState - arraySizepCoeffs + 1;
+
+    arm_status returnValue = arm_fir_decimate_init_q15(selfS->instance,numTaps,(uint8_t)M,pCoeffs_converted,pState_converted,blockSize);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_decimate_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_fir_decimate_instance_q31Object *selfS = (ml_arm_fir_decimate_instance_q31Object *)S;
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_fir_decimate_q31(selfS->instance,pSrc_converted,pDst,blockSize);
+ INT32ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_decimate_fast_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_fir_decimate_instance_q31Object *selfS = (ml_arm_fir_decimate_instance_q31Object *)S;
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_fir_decimate_fast_q31(selfS->instance,pSrc_converted,pDst,blockSize);
+ INT32ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_decimate_init_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numTaps; // input
+  uint32_t M; // input
+  PyObject *pCoeffs=NULL; // input
+  q31_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q31_t *pState_converted=NULL; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OhiOO",&S,&numTaps,&M,&pCoeffs,&pState))
+  {
+
+    ml_arm_fir_decimate_instance_q31Object *selfS = (ml_arm_fir_decimate_instance_q31Object *)S;
+    GETARGUMENT(pCoeffs,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pState,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepState - arraySizepCoeffs + 1;
+
+    arm_status returnValue = arm_fir_decimate_init_q31(selfS->instance,numTaps,(uint8_t)M,pCoeffs_converted,pState_converted,blockSize);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_interpolate_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_fir_interpolate_instance_q15Object *selfS = (ml_arm_fir_interpolate_instance_q15Object *)S;
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_fir_interpolate_q15(selfS->instance,pSrc_converted,pDst,blockSize);
+ INT16ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_interpolate_init_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint32_t L; // input
+  uint16_t numTaps; // input
+  PyObject *pCoeffs=NULL; // input
+  q15_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q15_t *pState_converted=NULL; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OihOO",&S,&L,&numTaps,&pCoeffs,&pState))
+  {
+
+    ml_arm_fir_interpolate_instance_q15Object *selfS = (ml_arm_fir_interpolate_instance_q15Object *)S;
+    GETARGUMENT(pCoeffs,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pState,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepState - arraySizepCoeffs + 1;
+
+    arm_status returnValue = arm_fir_interpolate_init_q15(selfS->instance,(uint8_t)L,numTaps,pCoeffs_converted,pState_converted,blockSize);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_interpolate_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_fir_interpolate_instance_q31Object *selfS = (ml_arm_fir_interpolate_instance_q31Object *)S;
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_fir_interpolate_q31(selfS->instance,pSrc_converted,pDst,blockSize);
+ INT32ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_interpolate_init_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint32_t L; // input
+  uint16_t numTaps; // input
+  PyObject *pCoeffs=NULL; // input
+  q31_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q31_t *pState_converted=NULL; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OihOO",&S,&L,&numTaps,&pCoeffs,&pState))
+  {
+
+    ml_arm_fir_interpolate_instance_q31Object *selfS = (ml_arm_fir_interpolate_instance_q31Object *)S;
+    GETARGUMENT(pCoeffs,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pState,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepState - arraySizepCoeffs + 1;
+
+    arm_status returnValue = arm_fir_interpolate_init_q31(selfS->instance,(uint8_t)L,numTaps,pCoeffs_converted,pState_converted,blockSize);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_interpolate_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_fir_interpolate_instance_f32Object *selfS = (ml_arm_fir_interpolate_instance_f32Object *)S;
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*blockSize);
+
+
+    arm_fir_interpolate_f32(selfS->instance,pSrc_converted,pDst,blockSize);
+ FLOATARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_interpolate_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint32_t L; // input
+  uint16_t numTaps; // input
+  PyObject *pCoeffs=NULL; // input
+  float32_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  float32_t *pState_converted=NULL; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OihOO",&S,&L,&numTaps,&pCoeffs,&pState))
+  {
+
+    ml_arm_fir_interpolate_instance_f32Object *selfS = (ml_arm_fir_interpolate_instance_f32Object *)S;
+    GETARGUMENT(pCoeffs,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pState,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepState - arraySizepCoeffs + 1;
+
+    arm_status returnValue = arm_fir_interpolate_init_f32(selfS->instance,(uint8_t)L,numTaps,pCoeffs_converted,pState_converted,blockSize);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_biquad_cas_df1_32x64_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  arm_biquad_cas_df1_32x64_ins_q31 *S_converted=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_biquad_cas_df1_32x64_q31(S_converted,pSrc_converted,pDst,blockSize);
+ INT32ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_biquad_cas_df1_32x64_init_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  arm_biquad_cas_df1_32x64_ins_q31 *S_converted=NULL; // input
+  uint32_t numStages; // input
+  PyObject *pCoeffs=NULL; // input
+  q31_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q63_t *pState_converted=NULL; // input
+  uint32_t postShift; // input
+
+  if (PyArg_ParseTuple(args,"OiOOi",&S,&numStages,&pCoeffs,&pState,&postShift))
+  {
+
+    GETARGUMENT(pCoeffs,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pState,NPY_INT64,q63_t,q63_t);
+
+    arm_biquad_cas_df1_32x64_init_q31(S_converted,(uint8_t)numStages,pCoeffs_converted,pState_converted,(uint8_t)postShift);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_biquad_cascade_df2T_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_biquad_cascade_df2T_instance_f32Object *selfS = (ml_arm_biquad_cascade_df2T_instance_f32Object *)S;
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*blockSize);
+
+
+    arm_biquad_cascade_df2T_f32(selfS->instance,pSrc_converted,pDst,blockSize);
+ FLOATARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_biquad_cascade_stereo_df2T_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_biquad_cascade_stereo_df2T_instance_f32Object *selfS = (ml_arm_biquad_cascade_stereo_df2T_instance_f32Object *)S;
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*blockSize);
+
+
+    arm_biquad_cascade_stereo_df2T_f32(selfS->instance,pSrc_converted,pDst,blockSize);
+ FLOATARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_biquad_cascade_df2T_f64(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  float64_t *pSrc_converted=NULL; // input
+  float64_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_biquad_cascade_df2T_instance_f64Object *selfS = (ml_arm_biquad_cascade_df2T_instance_f64Object *)S;
+    GETARGUMENT(pSrc,NPY_FLOAT64,float64_t,float64_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(float64_t)*blockSize);
+
+
+    arm_biquad_cascade_df2T_f64(selfS->instance,pSrc_converted,pDst,blockSize);
+ FLOAT64ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_biquad_cascade_df2T_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint32_t numStages; // input
+  PyObject *pCoeffs=NULL; // input
+  float32_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  float32_t *pState_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OiOO",&S,&numStages,&pCoeffs,&pState))
+  {
+
+    ml_arm_biquad_cascade_df2T_instance_f32Object *selfS = (ml_arm_biquad_cascade_df2T_instance_f32Object *)S;
+    GETARGUMENT(pCoeffs,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pState,NPY_DOUBLE,double,float32_t);
+
+    arm_biquad_cascade_df2T_init_f32(selfS->instance,(uint8_t)numStages,pCoeffs_converted,pState_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_biquad_cascade_stereo_df2T_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint32_t numStages; // input
+  PyObject *pCoeffs=NULL; // input
+  float32_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  float32_t *pState_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OiOO",&S,&numStages,&pCoeffs,&pState))
+  {
+
+    ml_arm_biquad_cascade_stereo_df2T_instance_f32Object *selfS = (ml_arm_biquad_cascade_stereo_df2T_instance_f32Object *)S;
+    GETARGUMENT(pCoeffs,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pState,NPY_DOUBLE,double,float32_t);
+
+    arm_biquad_cascade_stereo_df2T_init_f32(selfS->instance,(uint8_t)numStages,pCoeffs_converted,pState_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_biquad_cascade_df2T_init_f64(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint32_t numStages; // input
+  PyObject *pCoeffs=NULL; // input
+  float64_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  float64_t *pState_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OiOO",&S,&numStages,&pCoeffs,&pState))
+  {
+
+    ml_arm_biquad_cascade_df2T_instance_f64Object *selfS = (ml_arm_biquad_cascade_df2T_instance_f64Object *)S;
+    GETARGUMENT(pCoeffs,NPY_FLOAT64,float64_t,float64_t);
+    GETARGUMENT(pState,NPY_FLOAT64,float64_t,float64_t);
+
+    arm_biquad_cascade_df2T_init_f64(selfS->instance,(uint8_t)numStages,pCoeffs_converted,pState_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_lattice_init_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numStages; // input
+  PyObject *pCoeffs=NULL; // input
+  q15_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q15_t *pState_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OhOO",&S,&numStages,&pCoeffs,&pState))
+  {
+
+    ml_arm_fir_lattice_instance_q15Object *selfS = (ml_arm_fir_lattice_instance_q15Object *)S;
+    GETARGUMENT(pCoeffs,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pState,NPY_INT16,int16_t,int16_t);
+
+    arm_fir_lattice_init_q15(selfS->instance,numStages,pCoeffs_converted,pState_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_lattice_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_fir_lattice_instance_q15Object *selfS = (ml_arm_fir_lattice_instance_q15Object *)S;
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_fir_lattice_q15(selfS->instance,pSrc_converted,pDst,blockSize);
+ INT16ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_lattice_init_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numStages; // input
+  PyObject *pCoeffs=NULL; // input
+  q31_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q31_t *pState_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OhOO",&S,&numStages,&pCoeffs,&pState))
+  {
+
+    ml_arm_fir_lattice_instance_q31Object *selfS = (ml_arm_fir_lattice_instance_q31Object *)S;
+    GETARGUMENT(pCoeffs,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pState,NPY_INT32,int32_t,int32_t);
+
+    arm_fir_lattice_init_q31(selfS->instance,numStages,pCoeffs_converted,pState_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_lattice_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_fir_lattice_instance_q31Object *selfS = (ml_arm_fir_lattice_instance_q31Object *)S;
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_fir_lattice_q31(selfS->instance,pSrc_converted,pDst,blockSize);
+ INT32ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_lattice_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numStages; // input
+  PyObject *pCoeffs=NULL; // input
+  float32_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  float32_t *pState_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OhOO",&S,&numStages,&pCoeffs,&pState))
+  {
+
+    ml_arm_fir_lattice_instance_f32Object *selfS = (ml_arm_fir_lattice_instance_f32Object *)S;
+    GETARGUMENT(pCoeffs,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pState,NPY_DOUBLE,double,float32_t);
+
+    arm_fir_lattice_init_f32(selfS->instance,numStages,pCoeffs_converted,pState_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_lattice_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_fir_lattice_instance_f32Object *selfS = (ml_arm_fir_lattice_instance_f32Object *)S;
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*blockSize);
+
+
+    arm_fir_lattice_f32(selfS->instance,pSrc_converted,pDst,blockSize);
+ FLOATARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_iir_lattice_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_iir_lattice_instance_f32Object *selfS = (ml_arm_iir_lattice_instance_f32Object *)S;
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*blockSize);
+
+
+    arm_iir_lattice_f32(selfS->instance,pSrc_converted,pDst,blockSize);
+ FLOATARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_iir_lattice_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numStages; // input
+  PyObject *pkCoeffs=NULL; // input
+  float32_t *pkCoeffs_converted=NULL; // input
+  PyObject *pvCoeffs=NULL; // input
+  float32_t *pvCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  float32_t *pState_converted=NULL; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OhOOO",&S,&numStages,&pkCoeffs,&pvCoeffs,&pState))
+  {
+
+    ml_arm_iir_lattice_instance_f32Object *selfS = (ml_arm_iir_lattice_instance_f32Object *)S;
+    GETARGUMENT(pkCoeffs,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pvCoeffs,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pState,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepkCoeffs ;
+
+    arm_iir_lattice_init_f32(selfS->instance,numStages,pkCoeffs_converted,pvCoeffs_converted,pState_converted,blockSize);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_iir_lattice_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_iir_lattice_instance_q31Object *selfS = (ml_arm_iir_lattice_instance_q31Object *)S;
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_iir_lattice_q31(selfS->instance,pSrc_converted,pDst,blockSize);
+ INT32ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_iir_lattice_init_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numStages; // input
+  PyObject *pkCoeffs=NULL; // input
+  q31_t *pkCoeffs_converted=NULL; // input
+  PyObject *pvCoeffs=NULL; // input
+  q31_t *pvCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q31_t *pState_converted=NULL; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OhOOO",&S,&numStages,&pkCoeffs,&pvCoeffs,&pState))
+  {
+
+    ml_arm_iir_lattice_instance_q31Object *selfS = (ml_arm_iir_lattice_instance_q31Object *)S;
+    GETARGUMENT(pkCoeffs,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pvCoeffs,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pState,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepkCoeffs ;
+
+    arm_iir_lattice_init_q31(selfS->instance,numStages,pkCoeffs_converted,pvCoeffs_converted,pState_converted,blockSize);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_iir_lattice_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OO",&S,&pSrc))
+  {
+
+    ml_arm_iir_lattice_instance_q15Object *selfS = (ml_arm_iir_lattice_instance_q15Object *)S;
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_iir_lattice_q15(selfS->instance,pSrc_converted,pDst,blockSize);
+ INT16ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_iir_lattice_init_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numStages; // input
+  PyObject *pkCoeffs=NULL; // input
+  q15_t *pkCoeffs_converted=NULL; // input
+  PyObject *pvCoeffs=NULL; // input
+  q15_t *pvCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q15_t *pState_converted=NULL; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OhOOO",&S,&numStages,&pkCoeffs,&pvCoeffs,&pState))
+  {
+
+    ml_arm_iir_lattice_instance_q15Object *selfS = (ml_arm_iir_lattice_instance_q15Object *)S;
+    GETARGUMENT(pkCoeffs,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pvCoeffs,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pState,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepkCoeffs ;
+
+    arm_iir_lattice_init_q15(selfS->instance,numStages,pkCoeffs_converted,pvCoeffs_converted,pState_converted,blockSize);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cfft_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t fftLen; // input
+
+  if (PyArg_ParseTuple(args,"Oh",&S,&fftLen))
+  {
+
+    ml_arm_cfft_instance_f32Object *selfS = (ml_arm_cfft_instance_f32Object *)S;
+
+    arm_status returnValue = arm_cfft_init_f32(selfS->instance,fftLen);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cfft_init_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t fftLen; // input
+
+  if (PyArg_ParseTuple(args,"Oh",&S,&fftLen))
+  {
+
+    ml_arm_cfft_instance_q31Object *selfS = (ml_arm_cfft_instance_q31Object *)S;
+
+    arm_status returnValue = arm_cfft_init_q31(selfS->instance,fftLen);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cfft_init_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t fftLen; // input
+
+  if (PyArg_ParseTuple(args,"Oh",&S,&fftLen))
+  {
+
+    ml_arm_cfft_instance_q15Object *selfS = (ml_arm_cfft_instance_q15Object *)S;
+
+    arm_status returnValue = arm_cfft_init_q15(selfS->instance,fftLen);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_lms_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  PyObject *pRef=NULL; // input
+  float32_t *pRef_converted=NULL; // input
+  float32_t *pOut=NULL; // output
+  PyObject *pErr=NULL; // input
+  float32_t *pErr_converted=NULL; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OOOO",&S,&pSrc,&pRef,&pErr))
+  {
+
+    ml_arm_lms_instance_f32Object *selfS = (ml_arm_lms_instance_f32Object *)S;
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pRef,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pErr,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pOut=PyMem_Malloc(sizeof(float32_t)*blockSize);
+
+
+    arm_lms_f32(selfS->instance,pSrc_converted,pRef_converted,pOut,pErr_converted,blockSize);
+ FLOATARRAY1(pOutOBJ,blockSize,pOut);
+
+    PyObject *pythonResult = Py_BuildValue("O",pOutOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    FREEARGUMENT(pRef_converted);
+    Py_DECREF(pOutOBJ);
+    FREEARGUMENT(pErr_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_lms_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numTaps; // input
+  PyObject *pCoeffs=NULL; // input
+  float32_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  float32_t *pState_converted=NULL; // input
+  float32_t mu; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OhOOf",&S,&numTaps,&pCoeffs,&pState,&mu))
+  {
+
+    ml_arm_lms_instance_f32Object *selfS = (ml_arm_lms_instance_f32Object *)S;
+    GETARGUMENT(pCoeffs,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pState,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepState - arraySizepCoeffs + 1 ;
+
+    arm_lms_init_f32(selfS->instance,numTaps,pCoeffs_converted,pState_converted,mu,blockSize);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_lms_init_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numTaps; // input
+  PyObject *pCoeffs=NULL; // input
+  q15_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q15_t *pState_converted=NULL; // input
+  q15_t mu; // input
+  uint32_t blockSize; // input
+  uint32_t postShift; // input
+
+  if (PyArg_ParseTuple(args,"OhOOhi",&S,&numTaps,&pCoeffs,&pState,&mu,&postShift))
+  {
+
+    ml_arm_lms_instance_q15Object *selfS = (ml_arm_lms_instance_q15Object *)S;
+    GETARGUMENT(pCoeffs,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pState,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepState - arraySizepCoeffs + 1 ;
+
+    arm_lms_init_q15(selfS->instance,numTaps,pCoeffs_converted,pState_converted,mu,blockSize,postShift);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_lms_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  PyObject *pRef=NULL; // input
+  q15_t *pRef_converted=NULL; // input
+  q15_t *pOut=NULL; // output
+  PyObject *pErr=NULL; // input
+  q15_t *pErr_converted=NULL; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OOOO",&S,&pSrc,&pRef,&pErr))
+  {
+
+    ml_arm_lms_instance_q15Object *selfS = (ml_arm_lms_instance_q15Object *)S;
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pRef,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pErr,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pOut=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_lms_q15(selfS->instance,pSrc_converted,pRef_converted,pOut,pErr_converted,blockSize);
+ INT16ARRAY1(pOutOBJ,blockSize,pOut);
+
+    PyObject *pythonResult = Py_BuildValue("O",pOutOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    FREEARGUMENT(pRef_converted);
+    Py_DECREF(pOutOBJ);
+    FREEARGUMENT(pErr_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_lms_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  PyObject *pRef=NULL; // input
+  q31_t *pRef_converted=NULL; // input
+  q31_t *pOut=NULL; // output
+  PyObject *pErr=NULL; // input
+  q31_t *pErr_converted=NULL; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OOOO",&S,&pSrc,&pRef,&pErr))
+  {
+
+    ml_arm_lms_instance_q31Object *selfS = (ml_arm_lms_instance_q31Object *)S;
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pRef,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pErr,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pOut=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_lms_q31(selfS->instance,pSrc_converted,pRef_converted,pOut,pErr_converted,blockSize);
+ INT32ARRAY1(pOutOBJ,blockSize,pOut);
+
+    PyObject *pythonResult = Py_BuildValue("O",pOutOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    FREEARGUMENT(pRef_converted);
+    Py_DECREF(pOutOBJ);
+    FREEARGUMENT(pErr_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_lms_init_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numTaps; // input
+  PyObject *pCoeffs=NULL; // input
+  q31_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q31_t *pState_converted=NULL; // input
+  q31_t mu; // input
+  uint32_t blockSize; // input
+  uint32_t postShift; // input
+
+  if (PyArg_ParseTuple(args,"OhOOii",&S,&numTaps,&pCoeffs,&pState,&mu,&postShift))
+  {
+
+    ml_arm_lms_instance_q31Object *selfS = (ml_arm_lms_instance_q31Object *)S;
+    GETARGUMENT(pCoeffs,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pState,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepState - arraySizepCoeffs + 1 ;
+
+    arm_lms_init_q31(selfS->instance,numTaps,pCoeffs_converted,pState_converted,mu,blockSize,postShift);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_lms_norm_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  PyObject *pRef=NULL; // input
+  float32_t *pRef_converted=NULL; // input
+  float32_t *pOut=NULL; // output
+  PyObject *pErr=NULL; // input
+  float32_t *pErr_converted=NULL; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OOOO",&S,&pSrc,&pRef,&pErr))
+  {
+
+    ml_arm_lms_norm_instance_f32Object *selfS = (ml_arm_lms_norm_instance_f32Object *)S;
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pRef,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pErr,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pOut=PyMem_Malloc(sizeof(float32_t)*blockSize);
+
+
+    arm_lms_norm_f32(selfS->instance,pSrc_converted,pRef_converted,pOut,pErr_converted,blockSize);
+ FLOATARRAY1(pOutOBJ,blockSize,pOut);
+
+    PyObject *pythonResult = Py_BuildValue("O",pOutOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    FREEARGUMENT(pRef_converted);
+    Py_DECREF(pOutOBJ);
+    FREEARGUMENT(pErr_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_lms_norm_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numTaps; // input
+  PyObject *pCoeffs=NULL; // input
+  float32_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  float32_t *pState_converted=NULL; // input
+  float32_t mu; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OhOOf",&S,&numTaps,&pCoeffs,&pState,&mu))
+  {
+
+    ml_arm_lms_norm_instance_f32Object *selfS = (ml_arm_lms_norm_instance_f32Object *)S;
+    GETARGUMENT(pCoeffs,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pState,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepState - arraySizepCoeffs + 1 ;
+
+    arm_lms_norm_init_f32(selfS->instance,numTaps,pCoeffs_converted,pState_converted,mu,blockSize);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_lms_norm_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  PyObject *pRef=NULL; // input
+  q31_t *pRef_converted=NULL; // input
+  q31_t *pOut=NULL; // output
+  PyObject *pErr=NULL; // input
+  q31_t *pErr_converted=NULL; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OOOO",&S,&pSrc,&pRef,&pErr))
+  {
+
+    ml_arm_lms_norm_instance_q31Object *selfS = (ml_arm_lms_norm_instance_q31Object *)S;
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pRef,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pErr,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pOut=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_lms_norm_q31(selfS->instance,pSrc_converted,pRef_converted,pOut,pErr_converted,blockSize);
+ INT32ARRAY1(pOutOBJ,blockSize,pOut);
+
+    PyObject *pythonResult = Py_BuildValue("O",pOutOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    FREEARGUMENT(pRef_converted);
+    Py_DECREF(pOutOBJ);
+    FREEARGUMENT(pErr_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_lms_norm_init_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numTaps; // input
+  PyObject *pCoeffs=NULL; // input
+  q31_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q31_t *pState_converted=NULL; // input
+  q31_t mu; // input
+  uint32_t blockSize; // input
+  uint32_t postShift; // input
+
+  if (PyArg_ParseTuple(args,"OhOOii",&S,&numTaps,&pCoeffs,&pState,&mu,&postShift))
+  {
+
+    ml_arm_lms_norm_instance_q31Object *selfS = (ml_arm_lms_norm_instance_q31Object *)S;
+    GETARGUMENT(pCoeffs,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pState,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepState - arraySizepCoeffs + 1 ;
+
+    arm_lms_norm_init_q31(selfS->instance,numTaps,pCoeffs_converted,pState_converted,mu,blockSize,(uint8_t)postShift);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_lms_norm_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  PyObject *pRef=NULL; // input
+  q15_t *pRef_converted=NULL; // input
+  q15_t *pOut=NULL; // output
+  PyObject *pErr=NULL; // input
+  q15_t *pErr_converted=NULL; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OOOO",&S,&pSrc,&pRef,&pErr))
+  {
+
+    ml_arm_lms_norm_instance_q15Object *selfS = (ml_arm_lms_norm_instance_q15Object *)S;
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pRef,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pErr,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pOut=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_lms_norm_q15(selfS->instance,pSrc_converted,pRef_converted,pOut,pErr_converted,blockSize);
+ INT16ARRAY1(pOutOBJ,blockSize,pOut);
+
+    PyObject *pythonResult = Py_BuildValue("O",pOutOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    FREEARGUMENT(pRef_converted);
+    Py_DECREF(pOutOBJ);
+    FREEARGUMENT(pErr_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_lms_norm_init_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numTaps; // input
+  PyObject *pCoeffs=NULL; // input
+  q15_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q15_t *pState_converted=NULL; // input
+  q15_t mu; // input
+  uint32_t blockSize; // input
+  uint32_t postShift; // input
+
+  if (PyArg_ParseTuple(args,"OhOOhi",&S,&numTaps,&pCoeffs,&pState,&mu,&postShift))
+  {
+
+    ml_arm_lms_norm_instance_q15Object *selfS = (ml_arm_lms_norm_instance_q15Object *)S;
+    GETARGUMENT(pCoeffs,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pState,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepState - arraySizepCoeffs + 1 ;
+
+    arm_lms_norm_init_q15(selfS->instance,numTaps,pCoeffs_converted,pState_converted,mu,blockSize,(uint8_t)postShift);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_correlate_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  float32_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  float32_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  float32_t *pDst=NULL; // output
+
+  if (PyArg_ParseTuple(args,"OiOi",&pSrcA,&srcALen,&pSrcB,&srcBLen))
+  {
+
+    GETARGUMENT(pSrcA,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pSrcB,NPY_DOUBLE,double,float32_t);
+    uint32_t outputLength = 2*MAX(srcALen,srcBLen) - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*outputLength);
+
+
+    arm_correlate_f32(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst);
+ FLOATARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_correlate_opt_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q15_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q15_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q15_t *pDst=NULL; // output
+  PyObject *pScratch=NULL; // input
+  q15_t *pScratch_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OiOiO",&pSrcA,&srcALen,&pSrcB,&srcBLen,&pScratch))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pSrcB,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pScratch,NPY_INT16,int16_t,int16_t);
+    uint32_t outputLength = 2*MAX(srcALen,srcBLen) - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*outputLength);
+
+
+    arm_correlate_opt_q15(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst,pScratch_converted);
+ INT16ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    FREEARGUMENT(pScratch_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_correlate_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q15_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q15_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q15_t *pDst=NULL; // output
+
+  if (PyArg_ParseTuple(args,"OiOi",&pSrcA,&srcALen,&pSrcB,&srcBLen))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pSrcB,NPY_INT16,int16_t,int16_t);
+    uint32_t outputLength = 2*MAX(srcALen,srcBLen) - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*outputLength);
+
+
+    arm_correlate_q15(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst);
+ INT16ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_correlate_fast_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q15_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q15_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q15_t *pDst=NULL; // output
+
+  if (PyArg_ParseTuple(args,"OiOi",&pSrcA,&srcALen,&pSrcB,&srcBLen))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pSrcB,NPY_INT16,int16_t,int16_t);
+    uint32_t outputLength = 2*MAX(srcALen,srcBLen) - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*outputLength);
+
+
+    arm_correlate_fast_q15(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst);
+ INT16ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_correlate_fast_opt_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q15_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q15_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q15_t *pDst=NULL; // output
+  PyObject *pScratch=NULL; // input
+  q15_t *pScratch_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OiOiO",&pSrcA,&srcALen,&pSrcB,&srcBLen,&pScratch))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pSrcB,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pScratch,NPY_INT16,int16_t,int16_t);
+    uint32_t outputLength = 2*MAX(srcALen,srcBLen) - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*outputLength);
+
+
+    arm_correlate_fast_opt_q15(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst,pScratch_converted);
+ INT16ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    FREEARGUMENT(pScratch_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_correlate_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q31_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q31_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q31_t *pDst=NULL; // output
+
+  if (PyArg_ParseTuple(args,"OiOi",&pSrcA,&srcALen,&pSrcB,&srcBLen))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pSrcB,NPY_INT32,int32_t,int32_t);
+    uint32_t outputLength = 2*MAX(srcALen,srcBLen) - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*outputLength);
+
+
+    arm_correlate_q31(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst);
+ INT32ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_correlate_fast_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q31_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q31_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q31_t *pDst=NULL; // output
+
+  if (PyArg_ParseTuple(args,"OiOi",&pSrcA,&srcALen,&pSrcB,&srcBLen))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pSrcB,NPY_INT32,int32_t,int32_t);
+    uint32_t outputLength = 2*MAX(srcALen,srcBLen) - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*outputLength);
+
+
+    arm_correlate_fast_q31(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst);
+ INT32ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_correlate_opt_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q7_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q7_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q7_t *pDst=NULL; // output
+  PyObject *pScratch1=NULL; // input
+  q15_t *pScratch1_converted=NULL; // input
+  PyObject *pScratch2=NULL; // input
+  q15_t *pScratch2_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OiOiOO",&pSrcA,&srcALen,&pSrcB,&srcBLen,&pScratch1,&pScratch2))
+  {
+
+    GETARGUMENT(pSrcA,NPY_BYTE,int8_t,q7_t);
+    GETARGUMENT(pSrcB,NPY_BYTE,int8_t,q7_t);
+    GETARGUMENT(pScratch1,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pScratch2,NPY_INT16,int16_t,int16_t);
+    uint32_t outputLength = 2*MAX(srcALen,srcBLen) - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q7_t)*outputLength);
+
+
+    arm_correlate_opt_q7(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst,pScratch1_converted,pScratch2_converted);
+ INT8ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    FREEARGUMENT(pScratch1_converted);
+    FREEARGUMENT(pScratch2_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_correlate_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q7_t *pSrcA_converted=NULL; // input
+  uint32_t srcALen; // input
+  PyObject *pSrcB=NULL; // input
+  q7_t *pSrcB_converted=NULL; // input
+  uint32_t srcBLen; // input
+  q7_t *pDst=NULL; // output
+
+  if (PyArg_ParseTuple(args,"OiOi",&pSrcA,&srcALen,&pSrcB,&srcBLen))
+  {
+
+    GETARGUMENT(pSrcA,NPY_BYTE,int8_t,q7_t);
+    GETARGUMENT(pSrcB,NPY_BYTE,int8_t,q7_t);
+    uint32_t outputLength = 2*MAX(srcALen,srcBLen) - 1 ;
+    
+    pDst=PyMem_Malloc(sizeof(q7_t)*outputLength);
+
+
+    arm_correlate_q7(pSrcA_converted,srcALen,pSrcB_converted,srcBLen,pDst);
+ INT8ARRAY1(pDstOBJ,outputLength,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_sparse_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+  PyObject *pScratchIn=NULL; // input
+  float32_t *pScratchIn_converted=NULL; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OOO",&S,&pSrc,&pScratchIn))
+  {
+
+    ml_arm_fir_sparse_instance_f32Object *selfS = (ml_arm_fir_sparse_instance_f32Object *)S;
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pScratchIn,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*blockSize);
+
+
+    arm_fir_sparse_f32(selfS->instance,pSrc_converted,pDst,pScratchIn_converted,blockSize);
+ FLOATARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    FREEARGUMENT(pScratchIn_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_sparse_init_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numTaps; // input
+  PyObject *pCoeffs=NULL; // input
+  float32_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  float32_t *pState_converted=NULL; // input
+  PyObject *pTapDelay=NULL; // input
+  int32_t *pTapDelay_converted=NULL; // input
+  uint16_t maxDelay; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OhOOOh",&S,&numTaps,&pCoeffs,&pState,&pTapDelay,&maxDelay))
+  {
+
+    ml_arm_fir_sparse_instance_f32Object *selfS = (ml_arm_fir_sparse_instance_f32Object *)S;
+    GETARGUMENT(pCoeffs,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pState,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pTapDelay,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepState - arraySizepCoeffs + 1;
+
+    arm_fir_sparse_init_f32(selfS->instance,numTaps,pCoeffs_converted,pState_converted,pTapDelay_converted,maxDelay,blockSize);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_sparse_init_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numTaps; // input
+  PyObject *pCoeffs=NULL; // input
+  q31_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q31_t *pState_converted=NULL; // input
+  PyObject *pTapDelay=NULL; // input
+  int32_t *pTapDelay_converted=NULL; // input
+  uint16_t maxDelay; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OhOOOh",&S,&numTaps,&pCoeffs,&pState,&pTapDelay,&maxDelay))
+  {
+
+    ml_arm_fir_sparse_instance_q31Object *selfS = (ml_arm_fir_sparse_instance_q31Object *)S;
+    GETARGUMENT(pCoeffs,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pState,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pTapDelay,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepState - arraySizepCoeffs + 1;
+
+    arm_fir_sparse_init_q31(selfS->instance,numTaps,pCoeffs_converted,pState_converted,pTapDelay_converted,maxDelay,blockSize);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_sparse_init_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numTaps; // input
+  PyObject *pCoeffs=NULL; // input
+  q15_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q15_t *pState_converted=NULL; // input
+  PyObject *pTapDelay=NULL; // input
+  int32_t *pTapDelay_converted=NULL; // input
+  uint16_t maxDelay; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OhOOOh",&S,&numTaps,&pCoeffs,&pState,&pTapDelay,&maxDelay))
+  {
+
+    ml_arm_fir_sparse_instance_q15Object *selfS = (ml_arm_fir_sparse_instance_q15Object *)S;
+    GETARGUMENT(pCoeffs,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pState,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pTapDelay,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepState - arraySizepCoeffs + 1;
+
+    arm_fir_sparse_init_q15(selfS->instance,numTaps,pCoeffs_converted,pState_converted,pTapDelay_converted,maxDelay,blockSize);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_fir_sparse_init_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  uint16_t numTaps; // input
+  PyObject *pCoeffs=NULL; // input
+  q7_t *pCoeffs_converted=NULL; // input
+  PyObject *pState=NULL; // input
+  q7_t *pState_converted=NULL; // input
+  PyObject *pTapDelay=NULL; // input
+  int32_t *pTapDelay_converted=NULL; // input
+  uint16_t maxDelay; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OhOOOh",&S,&numTaps,&pCoeffs,&pState,&pTapDelay,&maxDelay))
+  {
+
+    ml_arm_fir_sparse_instance_q7Object *selfS = (ml_arm_fir_sparse_instance_q7Object *)S;
+    GETARGUMENT(pCoeffs,NPY_BYTE,int8_t,q7_t);
+    GETARGUMENT(pState,NPY_BYTE,int8_t,q7_t);
+    GETARGUMENT(pTapDelay,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepState - arraySizepCoeffs + 1;
+
+    arm_fir_sparse_init_q7(selfS->instance,numTaps,pCoeffs_converted,pState_converted,pTapDelay_converted,maxDelay,blockSize);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_sin_cos_f32(PyObject *obj, PyObject *args)
+{
+
+  float32_t theta; // input
+  PyObject *pSinVal=NULL; // input
+  float32_t *pSinVal_converted=NULL; // input
+  PyObject *pCosVal=NULL; // input
+  float32_t *pCosVal_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"fOO",&theta,&pSinVal,&pCosVal))
+  {
+
+    GETARGUMENT(pSinVal,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pCosVal,NPY_DOUBLE,double,float32_t);
+
+    arm_sin_cos_f32(theta,pSinVal_converted,pCosVal_converted);
+    FREEARGUMENT(pSinVal_converted);
+    FREEARGUMENT(pCosVal_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_sin_cos_q31(PyObject *obj, PyObject *args)
+{
+
+  q31_t theta; // input
+  PyObject *pSinVal=NULL; // input
+  q31_t *pSinVal_converted=NULL; // input
+  PyObject *pCosVal=NULL; // input
+  q31_t *pCosVal_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"iOO",&theta,&pSinVal,&pCosVal))
+  {
+
+    GETARGUMENT(pSinVal,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pCosVal,NPY_INT32,int32_t,int32_t);
+
+    arm_sin_cos_q31(theta,pSinVal_converted,pCosVal_converted);
+    FREEARGUMENT(pSinVal_converted);
+    FREEARGUMENT(pCosVal_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cmplx_conj_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+  uint32_t numSamples; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    numSamples = arraySizepSrc ;
+    numSamples = numSamples / 2;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*2*numSamples);
+
+
+    arm_cmplx_conj_f32(pSrc_converted,pDst,numSamples);
+ FLOATARRAY1(pDstOBJ,2*numSamples,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cmplx_conj_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t numSamples; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    numSamples = arraySizepSrc ;
+    numSamples = numSamples / 2;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*2*numSamples);
+
+
+    arm_cmplx_conj_q31(pSrc_converted,pDst,numSamples);
+ INT32ARRAY1(pDstOBJ,2*numSamples,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cmplx_conj_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+  uint32_t numSamples; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    numSamples = arraySizepSrc ;
+    numSamples = numSamples / 2;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*2*numSamples);
+
+
+    arm_cmplx_conj_q15(pSrc_converted,pDst,numSamples);
+ INT16ARRAY1(pDstOBJ,2*numSamples,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cmplx_mag_squared_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+  uint32_t numSamples; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    numSamples = arraySizepSrc ;
+    numSamples = numSamples / 2;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*2*numSamples);
+
+
+    arm_cmplx_mag_squared_f32(pSrc_converted,pDst,numSamples);
+ FLOATARRAY1(pDstOBJ,2*numSamples,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cmplx_mag_squared_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t numSamples; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    numSamples = arraySizepSrc ;
+    numSamples = numSamples / 2;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*2*numSamples);
+
+
+    arm_cmplx_mag_squared_q31(pSrc_converted,pDst,numSamples);
+ INT32ARRAY1(pDstOBJ,2*numSamples,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cmplx_mag_squared_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+  uint32_t numSamples; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    numSamples = arraySizepSrc ;
+    numSamples = numSamples / 2;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*2*numSamples);
+
+
+    arm_cmplx_mag_squared_q15(pSrc_converted,pDst,numSamples);
+ INT16ARRAY1(pDstOBJ,2*numSamples,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_pid_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  float32_t in; // input
+
+  if (PyArg_ParseTuple(args,"Of",&S,&in))
+  {
+
+    ml_arm_pid_instance_f32Object *selfS = (ml_arm_pid_instance_f32Object *)S;
+
+    float32_t returnValue = arm_pid_f32(selfS->instance,in);
+    PyObject* theReturnOBJ=Py_BuildValue("f",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_pid_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  q31_t in; // input
+
+  if (PyArg_ParseTuple(args,"Oi",&S,&in))
+  {
+
+    ml_arm_pid_instance_q31Object *selfS = (ml_arm_pid_instance_q31Object *)S;
+
+    q31_t returnValue = arm_pid_q31(selfS->instance,in);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_pid_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  q15_t in; // input
+
+  if (PyArg_ParseTuple(args,"Oh",&S,&in))
+  {
+
+    ml_arm_pid_instance_q15Object *selfS = (ml_arm_pid_instance_q15Object *)S;
+
+    q15_t returnValue = arm_pid_q15(selfS->instance,in);
+    PyObject* theReturnOBJ=Py_BuildValue("h",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mat_inverse_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *src=NULL; // input
+  arm_matrix_instance_f32 *src_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"O",&src))
+  {
+
+    arm_matrix_instance_f32 *src_converted = f32MatrixFromNumpy(src);
+    uint32_t row = src_converted->numCols ;
+    uint32_t column = src_converted->numRows ;
+    arm_matrix_instance_f32 *dst_converted = createf32Matrix(row,column);
+
+    arm_status returnValue = arm_mat_inverse_f32(src_converted,dst_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* dstOBJ=NumpyArrayFromf32Matrix(dst_converted);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,dstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(src_converted);
+    Py_DECREF(dstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mat_inverse_f64(PyObject *obj, PyObject *args)
+{
+
+  PyObject *src=NULL; // input
+  arm_matrix_instance_f64 *src_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"O",&src))
+  {
+
+    arm_matrix_instance_f64 *src_converted = f64MatrixFromNumpy(src);
+    uint32_t row = src_converted->numCols ;
+    uint32_t column = src_converted->numRows ;
+    arm_matrix_instance_f64 *dst_converted = createf64Matrix(row,column);
+
+    arm_status returnValue = arm_mat_inverse_f64(src_converted,dst_converted);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* dstOBJ=NumpyArrayFromf64Matrix(dst_converted);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,dstOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(src_converted);
+    Py_DECREF(dstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_clarke_f32(PyObject *obj, PyObject *args)
+{
+
+  float32_t Ia; // input
+  float32_t Ib; // input
+  PyObject *pIalpha=NULL; // input
+  float32_t *pIalpha_converted=NULL; // input
+  PyObject *pIbeta=NULL; // input
+  float32_t *pIbeta_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"ffOO",&Ia,&Ib,&pIalpha,&pIbeta))
+  {
+
+    GETARGUMENT(pIalpha,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pIbeta,NPY_DOUBLE,double,float32_t);
+
+    arm_clarke_f32(Ia,Ib,pIalpha_converted,pIbeta_converted);
+    FREEARGUMENT(pIalpha_converted);
+    FREEARGUMENT(pIbeta_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_clarke_q31(PyObject *obj, PyObject *args)
+{
+
+  q31_t Ia; // input
+  q31_t Ib; // input
+  PyObject *pIalpha=NULL; // input
+  q31_t *pIalpha_converted=NULL; // input
+  PyObject *pIbeta=NULL; // input
+  q31_t *pIbeta_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"iiOO",&Ia,&Ib,&pIalpha,&pIbeta))
+  {
+
+    GETARGUMENT(pIalpha,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pIbeta,NPY_INT32,int32_t,int32_t);
+
+    arm_clarke_q31(Ia,Ib,pIalpha_converted,pIbeta_converted);
+    FREEARGUMENT(pIalpha_converted);
+    FREEARGUMENT(pIbeta_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_q7_to_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q7_t *pSrc_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_BYTE,int8_t,q7_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_q7_to_q31(pSrc_converted,pDst,blockSize);
+ INT32ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_inv_clarke_f32(PyObject *obj, PyObject *args)
+{
+
+  float32_t Ialpha; // input
+  float32_t Ibeta; // input
+  PyObject *pIa=NULL; // input
+  float32_t *pIa_converted=NULL; // input
+  PyObject *pIb=NULL; // input
+  float32_t *pIb_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"ffOO",&Ialpha,&Ibeta,&pIa,&pIb))
+  {
+
+    GETARGUMENT(pIa,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pIb,NPY_DOUBLE,double,float32_t);
+
+    arm_inv_clarke_f32(Ialpha,Ibeta,pIa_converted,pIb_converted);
+    FREEARGUMENT(pIa_converted);
+    FREEARGUMENT(pIb_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_inv_clarke_q31(PyObject *obj, PyObject *args)
+{
+
+  q31_t Ialpha; // input
+  q31_t Ibeta; // input
+  PyObject *pIa=NULL; // input
+  q31_t *pIa_converted=NULL; // input
+  PyObject *pIb=NULL; // input
+  q31_t *pIb_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"iiOO",&Ialpha,&Ibeta,&pIa,&pIb))
+  {
+
+    GETARGUMENT(pIa,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pIb,NPY_INT32,int32_t,int32_t);
+
+    arm_inv_clarke_q31(Ialpha,Ibeta,pIa_converted,pIb_converted);
+    FREEARGUMENT(pIa_converted);
+    FREEARGUMENT(pIb_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_q7_to_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q7_t *pSrc_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_BYTE,int8_t,q7_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_q7_to_q15(pSrc_converted,pDst,blockSize);
+ INT16ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_park_f32(PyObject *obj, PyObject *args)
+{
+
+  float32_t Ialpha; // input
+  float32_t Ibeta; // input
+  PyObject *pId=NULL; // input
+  float32_t *pId_converted=NULL; // input
+  PyObject *pIq=NULL; // input
+  float32_t *pIq_converted=NULL; // input
+  float32_t sinVal; // input
+  float32_t cosVal; // input
+
+  if (PyArg_ParseTuple(args,"ffOOff",&Ialpha,&Ibeta,&pId,&pIq,&sinVal,&cosVal))
+  {
+
+    GETARGUMENT(pId,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pIq,NPY_DOUBLE,double,float32_t);
+
+    arm_park_f32(Ialpha,Ibeta,pId_converted,pIq_converted,sinVal,cosVal);
+    FREEARGUMENT(pId_converted);
+    FREEARGUMENT(pIq_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_park_q31(PyObject *obj, PyObject *args)
+{
+
+  q31_t Ialpha; // input
+  q31_t Ibeta; // input
+  PyObject *pId=NULL; // input
+  q31_t *pId_converted=NULL; // input
+  PyObject *pIq=NULL; // input
+  q31_t *pIq_converted=NULL; // input
+  q31_t sinVal; // input
+  q31_t cosVal; // input
+
+  if (PyArg_ParseTuple(args,"iiOOii",&Ialpha,&Ibeta,&pId,&pIq,&sinVal,&cosVal))
+  {
+
+    GETARGUMENT(pId,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pIq,NPY_INT32,int32_t,int32_t);
+
+    arm_park_q31(Ialpha,Ibeta,pId_converted,pIq_converted,sinVal,cosVal);
+    FREEARGUMENT(pId_converted);
+    FREEARGUMENT(pIq_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_q7_to_float(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q7_t *pSrc_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_BYTE,int8_t,q7_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*blockSize);
+
+
+    arm_q7_to_float(pSrc_converted,pDst,blockSize);
+ FLOATARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_inv_park_f32(PyObject *obj, PyObject *args)
+{
+
+  float32_t Id; // input
+  float32_t Iq; // input
+  PyObject *pIalpha=NULL; // input
+  float32_t *pIalpha_converted=NULL; // input
+  PyObject *pIbeta=NULL; // input
+  float32_t *pIbeta_converted=NULL; // input
+  float32_t sinVal; // input
+  float32_t cosVal; // input
+
+  if (PyArg_ParseTuple(args,"ffOOff",&Id,&Iq,&pIalpha,&pIbeta,&sinVal,&cosVal))
+  {
+
+    GETARGUMENT(pIalpha,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pIbeta,NPY_DOUBLE,double,float32_t);
+
+    arm_inv_park_f32(Id,Iq,pIalpha_converted,pIbeta_converted,sinVal,cosVal);
+    FREEARGUMENT(pIalpha_converted);
+    FREEARGUMENT(pIbeta_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_inv_park_q31(PyObject *obj, PyObject *args)
+{
+
+  q31_t Id; // input
+  q31_t Iq; // input
+  PyObject *pIalpha=NULL; // input
+  q31_t *pIalpha_converted=NULL; // input
+  PyObject *pIbeta=NULL; // input
+  q31_t *pIbeta_converted=NULL; // input
+  q31_t sinVal; // input
+  q31_t cosVal; // input
+
+  if (PyArg_ParseTuple(args,"iiOOii",&Id,&Iq,&pIalpha,&pIbeta,&sinVal,&cosVal))
+  {
+
+    GETARGUMENT(pIalpha,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pIbeta,NPY_INT32,int32_t,int32_t);
+
+    arm_inv_park_q31(Id,Iq,pIalpha_converted,pIbeta_converted,sinVal,cosVal);
+    FREEARGUMENT(pIalpha_converted);
+    FREEARGUMENT(pIbeta_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_q31_to_float(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*blockSize);
+
+
+    arm_q31_to_float(pSrc_converted,pDst,blockSize);
+ FLOATARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_linear_interp_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  float32_t x; // input
+
+  if (PyArg_ParseTuple(args,"Of",&S,&x))
+  {
+
+    ml_arm_linear_interp_instance_f32Object *selfS = (ml_arm_linear_interp_instance_f32Object *)S;
+
+    float32_t returnValue = arm_linear_interp_f32(selfS->instance,x);
+    PyObject* theReturnOBJ=Py_BuildValue("f",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_linear_interp_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pYData=NULL; // input
+  q31_t *pYData_converted=NULL; // input
+  q31_t x; // input
+  uint32_t nValues; // input
+
+  if (PyArg_ParseTuple(args,"Oii",&pYData,&x,&nValues))
+  {
+
+    GETARGUMENT(pYData,NPY_INT32,int32_t,int32_t);
+
+    q31_t returnValue = arm_linear_interp_q31(pYData_converted,x,nValues);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pYData_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_linear_interp_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pYData=NULL; // input
+  q15_t *pYData_converted=NULL; // input
+  q31_t x; // input
+  uint32_t nValues; // input
+
+  if (PyArg_ParseTuple(args,"Oii",&pYData,&x,&nValues))
+  {
+
+    GETARGUMENT(pYData,NPY_INT16,int16_t,int16_t);
+
+    q15_t returnValue = arm_linear_interp_q15(pYData_converted,x,nValues);
+    PyObject* theReturnOBJ=Py_BuildValue("h",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pYData_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_linear_interp_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pYData=NULL; // input
+  q7_t *pYData_converted=NULL; // input
+  q31_t x; // input
+  uint32_t nValues; // input
+
+  if (PyArg_ParseTuple(args,"Oii",&pYData,&x,&nValues))
+  {
+
+    GETARGUMENT(pYData,NPY_BYTE,int8_t,q7_t);
+
+    q7_t returnValue = arm_linear_interp_q7(pYData_converted,x,nValues);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    FREEARGUMENT(pYData_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_sin_f32(PyObject *obj, PyObject *args)
+{
+
+  float32_t x; // input
+
+  if (PyArg_ParseTuple(args,"f",&x))
+  {
+
+
+    float32_t returnValue = arm_sin_f32(x);
+    PyObject* theReturnOBJ=Py_BuildValue("f",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_sin_q31(PyObject *obj, PyObject *args)
+{
+
+  q31_t x; // input
+
+  if (PyArg_ParseTuple(args,"i",&x))
+  {
+
+
+    q31_t returnValue = arm_sin_q31(x);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_sin_q15(PyObject *obj, PyObject *args)
+{
+
+  q15_t x; // input
+
+  if (PyArg_ParseTuple(args,"h",&x))
+  {
+
+
+    q15_t returnValue = arm_sin_q15(x);
+    PyObject* theReturnOBJ=Py_BuildValue("h",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cos_f32(PyObject *obj, PyObject *args)
+{
+
+  float32_t x; // input
+
+  if (PyArg_ParseTuple(args,"f",&x))
+  {
+
+
+    float32_t returnValue = arm_cos_f32(x);
+    PyObject* theReturnOBJ=Py_BuildValue("f",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cos_q31(PyObject *obj, PyObject *args)
+{
+
+  q31_t x; // input
+
+  if (PyArg_ParseTuple(args,"i",&x))
+  {
+
+
+    q31_t returnValue = arm_cos_q31(x);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cos_q15(PyObject *obj, PyObject *args)
+{
+
+  q15_t x; // input
+
+  if (PyArg_ParseTuple(args,"h",&x))
+  {
+
+
+    q15_t returnValue = arm_cos_q15(x);
+    PyObject* theReturnOBJ=Py_BuildValue("h",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_sqrt_f32(PyObject *obj, PyObject *args)
+{
+
+  float32_t in; // input
+  float32_t *pOut=NULL; // output
+
+  if (PyArg_ParseTuple(args,"f",&in))
+  {
+
+    
+    pOut=PyMem_Malloc(sizeof(float32_t)*1);
+
+
+    arm_status returnValue = arm_sqrt_f32(in,pOut);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pOutOBJ=Py_BuildValue("f",*pOut);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pOutOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    Py_DECREF(pOutOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_sqrt_q31(PyObject *obj, PyObject *args)
+{
+
+  q31_t in; // input
+  q31_t *pOut=NULL; // output
+
+  if (PyArg_ParseTuple(args,"i",&in))
+  {
+
+    
+    pOut=PyMem_Malloc(sizeof(q31_t)*1);
+
+
+    arm_status returnValue = arm_sqrt_q31(in,pOut);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pOutOBJ=Py_BuildValue("i",*pOut);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pOutOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    Py_DECREF(pOutOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_sqrt_q15(PyObject *obj, PyObject *args)
+{
+
+  q15_t in; // input
+  q15_t *pOut=NULL; // output
+
+  if (PyArg_ParseTuple(args,"h",&in))
+  {
+
+    
+    pOut=PyMem_Malloc(sizeof(q15_t)*1);
+
+
+    arm_status returnValue = arm_sqrt_q15(in,pOut);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+    PyObject* pOutOBJ=Py_BuildValue("h",*pOut);
+
+    PyObject *pythonResult = Py_BuildValue("OO",theReturnOBJ,pOutOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    Py_DECREF(pOutOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_circularWrite_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *circBuffer=NULL; // input
+  int32_t *circBuffer_converted=NULL; // input
+  int32_t L; // input
+  PyObject *writeOffset=NULL; // input
+  uint16_t *writeOffset_converted=NULL; // input
+  int32_t bufferInc; // input
+  PyObject *src=NULL; // input
+  int32_t *src_converted=NULL; // input
+  int32_t srcInc; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OiOiOi",&circBuffer,&L,&writeOffset,&bufferInc,&src,&srcInc))
+  {
+
+    GETARGUMENT(circBuffer,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(writeOffset,NPY_UINT16,uint16_t,uint16_t);
+    GETARGUMENT(src,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizecircBuffer ;
+
+    arm_circularWrite_f32(circBuffer_converted,L,writeOffset_converted,bufferInc,src_converted,srcInc,blockSize);
+    FREEARGUMENT(circBuffer_converted);
+    FREEARGUMENT(writeOffset_converted);
+    FREEARGUMENT(src_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_circularWrite_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *circBuffer=NULL; // input
+  q15_t *circBuffer_converted=NULL; // input
+  int32_t L; // input
+  PyObject *writeOffset=NULL; // input
+  uint16_t *writeOffset_converted=NULL; // input
+  int32_t bufferInc; // input
+  PyObject *src=NULL; // input
+  q15_t *src_converted=NULL; // input
+  int32_t srcInc; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OiOiOi",&circBuffer,&L,&writeOffset,&bufferInc,&src,&srcInc))
+  {
+
+    GETARGUMENT(circBuffer,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(writeOffset,NPY_UINT16,uint16_t,uint16_t);
+    GETARGUMENT(src,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizecircBuffer ;
+
+    arm_circularWrite_q15(circBuffer_converted,L,writeOffset_converted,bufferInc,src_converted,srcInc,blockSize);
+    FREEARGUMENT(circBuffer_converted);
+    FREEARGUMENT(writeOffset_converted);
+    FREEARGUMENT(src_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_circularWrite_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *circBuffer=NULL; // input
+  q7_t *circBuffer_converted=NULL; // input
+  int32_t L; // input
+  PyObject *writeOffset=NULL; // input
+  uint16_t *writeOffset_converted=NULL; // input
+  int32_t bufferInc; // input
+  PyObject *src=NULL; // input
+  q7_t *src_converted=NULL; // input
+  int32_t srcInc; // input
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"OiOiOi",&circBuffer,&L,&writeOffset,&bufferInc,&src,&srcInc))
+  {
+
+    GETARGUMENT(circBuffer,NPY_BYTE,int8_t,q7_t);
+    GETARGUMENT(writeOffset,NPY_UINT16,uint16_t,uint16_t);
+    GETARGUMENT(src,NPY_BYTE,int8_t,q7_t);
+    blockSize = arraySizecircBuffer ;
+
+    arm_circularWrite_q7(circBuffer_converted,L,writeOffset_converted,bufferInc,src_converted,srcInc,blockSize);
+    FREEARGUMENT(circBuffer_converted);
+    FREEARGUMENT(writeOffset_converted);
+    FREEARGUMENT(src_converted);
+    Py_RETURN_NONE;
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_power_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  q63_t *pResult=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(q63_t)*1);
+
+
+    arm_power_q31(pSrc_converted,blockSize,pResult);
+    PyObject* pResultOBJ=Py_BuildValue("L",*pResult);
+
+    PyObject *pythonResult = Py_BuildValue("O",pResultOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_power_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  float32_t *pResult=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(float32_t)*1);
+
+
+    arm_power_f32(pSrc_converted,blockSize,pResult);
+    PyObject* pResultOBJ=Py_BuildValue("f",*pResult);
+
+    PyObject *pythonResult = Py_BuildValue("O",pResultOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_power_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  q63_t *pResult=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(q63_t)*1);
+
+
+    arm_power_q15(pSrc_converted,blockSize,pResult);
+    PyObject* pResultOBJ=Py_BuildValue("L",*pResult);
+
+    PyObject *pythonResult = Py_BuildValue("O",pResultOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_power_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q7_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  q31_t *pResult=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_BYTE,int8_t,q7_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(q31_t)*1);
+
+
+    arm_power_q7(pSrc_converted,blockSize,pResult);
+    PyObject* pResultOBJ=Py_BuildValue("i",*pResult);
+
+    PyObject *pythonResult = Py_BuildValue("O",pResultOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mean_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q7_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  q7_t *pResult=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_BYTE,int8_t,q7_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(q7_t)*1);
+
+
+    arm_mean_q7(pSrc_converted,blockSize,pResult);
+    PyObject* pResultOBJ=Py_BuildValue("i",*pResult);
+
+    PyObject *pythonResult = Py_BuildValue("O",pResultOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mean_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  q15_t *pResult=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(q15_t)*1);
+
+
+    arm_mean_q15(pSrc_converted,blockSize,pResult);
+    PyObject* pResultOBJ=Py_BuildValue("h",*pResult);
+
+    PyObject *pythonResult = Py_BuildValue("O",pResultOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mean_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  q31_t *pResult=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(q31_t)*1);
+
+
+    arm_mean_q31(pSrc_converted,blockSize,pResult);
+    PyObject* pResultOBJ=Py_BuildValue("i",*pResult);
+
+    PyObject *pythonResult = Py_BuildValue("O",pResultOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_mean_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  float32_t *pResult=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(float32_t)*1);
+
+
+    arm_mean_f32(pSrc_converted,blockSize,pResult);
+    PyObject* pResultOBJ=Py_BuildValue("f",*pResult);
+
+    PyObject *pythonResult = Py_BuildValue("O",pResultOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_var_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  float32_t *pResult=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(float32_t)*1);
+
+
+    arm_var_f32(pSrc_converted,blockSize,pResult);
+    PyObject* pResultOBJ=Py_BuildValue("f",*pResult);
+
+    PyObject *pythonResult = Py_BuildValue("O",pResultOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_var_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  q31_t *pResult=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(q31_t)*1);
+
+
+    arm_var_q31(pSrc_converted,blockSize,pResult);
+    PyObject* pResultOBJ=Py_BuildValue("i",*pResult);
+
+    PyObject *pythonResult = Py_BuildValue("O",pResultOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_var_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  q15_t *pResult=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(q15_t)*1);
+
+
+    arm_var_q15(pSrc_converted,blockSize,pResult);
+    PyObject* pResultOBJ=Py_BuildValue("h",*pResult);
+
+    PyObject *pythonResult = Py_BuildValue("O",pResultOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_rms_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  float32_t *pResult=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(float32_t)*1);
+
+
+    arm_rms_f32(pSrc_converted,blockSize,pResult);
+    PyObject* pResultOBJ=Py_BuildValue("f",*pResult);
+
+    PyObject *pythonResult = Py_BuildValue("O",pResultOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_rms_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  q31_t *pResult=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(q31_t)*1);
+
+
+    arm_rms_q31(pSrc_converted,blockSize,pResult);
+    PyObject* pResultOBJ=Py_BuildValue("i",*pResult);
+
+    PyObject *pythonResult = Py_BuildValue("O",pResultOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_rms_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  q15_t *pResult=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(q15_t)*1);
+
+
+    arm_rms_q15(pSrc_converted,blockSize,pResult);
+    PyObject* pResultOBJ=Py_BuildValue("h",*pResult);
+
+    PyObject *pythonResult = Py_BuildValue("O",pResultOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_std_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  float32_t *pResult=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(float32_t)*1);
+
+
+    arm_std_f32(pSrc_converted,blockSize,pResult);
+    PyObject* pResultOBJ=Py_BuildValue("f",*pResult);
+
+    PyObject *pythonResult = Py_BuildValue("O",pResultOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_std_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  q31_t *pResult=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(q31_t)*1);
+
+
+    arm_std_q31(pSrc_converted,blockSize,pResult);
+    PyObject* pResultOBJ=Py_BuildValue("i",*pResult);
+
+    PyObject *pythonResult = Py_BuildValue("O",pResultOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_std_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  q15_t *pResult=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(q15_t)*1);
+
+
+    arm_std_q15(pSrc_converted,blockSize,pResult);
+    PyObject* pResultOBJ=Py_BuildValue("h",*pResult);
+
+    PyObject *pythonResult = Py_BuildValue("O",pResultOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cmplx_mag_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+  uint32_t numSamples; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    numSamples = arraySizepSrc ;
+    numSamples = numSamples / 2;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*2*numSamples);
+
+
+    arm_cmplx_mag_f32(pSrc_converted,pDst,numSamples);
+ FLOATARRAY1(pDstOBJ,2*numSamples,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cmplx_mag_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t numSamples; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    numSamples = arraySizepSrc ;
+    numSamples = numSamples / 2;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*2*numSamples);
+
+
+    arm_cmplx_mag_q31(pSrc_converted,pDst,numSamples);
+ INT32ARRAY1(pDstOBJ,2*numSamples,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cmplx_mag_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+  uint32_t numSamples; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    numSamples = arraySizepSrc ;
+    numSamples = numSamples / 2;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*2*numSamples);
+
+
+    arm_cmplx_mag_q15(pSrc_converted,pDst,numSamples);
+ INT16ARRAY1(pDstOBJ,2*numSamples,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cmplx_dot_prod_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q15_t *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  q15_t *pSrcB_converted=NULL; // input
+  uint32_t numSamples; // input
+  q31_t *realResult=NULL; // output
+  q31_t *imagResult=NULL; // output
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pSrcB,NPY_INT16,int16_t,int16_t);
+    numSamples = arraySizepSrcA ;
+    numSamples = numSamples / 2;
+    
+    realResult=PyMem_Malloc(sizeof(q31_t)*1);
+
+    
+    imagResult=PyMem_Malloc(sizeof(q31_t)*1);
+
+
+    arm_cmplx_dot_prod_q15(pSrcA_converted,pSrcB_converted,numSamples,realResult,imagResult);
+    PyObject* realResultOBJ=Py_BuildValue("i",*realResult);
+    PyObject* imagResultOBJ=Py_BuildValue("i",*imagResult);
+
+    PyObject *pythonResult = Py_BuildValue("OO",realResultOBJ,imagResultOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(realResultOBJ);
+    Py_DECREF(imagResultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cmplx_dot_prod_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q31_t *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  q31_t *pSrcB_converted=NULL; // input
+  uint32_t numSamples; // input
+  q63_t *realResult=NULL; // output
+  q63_t *imagResult=NULL; // output
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pSrcB,NPY_INT32,int32_t,int32_t);
+    numSamples = arraySizepSrcA ;
+    numSamples = numSamples / 2;
+    
+    realResult=PyMem_Malloc(sizeof(q63_t)*1);
+
+    
+    imagResult=PyMem_Malloc(sizeof(q63_t)*1);
+
+
+    arm_cmplx_dot_prod_q31(pSrcA_converted,pSrcB_converted,numSamples,realResult,imagResult);
+    PyObject* realResultOBJ=Py_BuildValue("L",*realResult);
+    PyObject* imagResultOBJ=Py_BuildValue("L",*imagResult);
+
+    PyObject *pythonResult = Py_BuildValue("OO",realResultOBJ,imagResultOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(realResultOBJ);
+    Py_DECREF(imagResultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cmplx_dot_prod_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  float32_t *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  float32_t *pSrcB_converted=NULL; // input
+  uint32_t numSamples; // input
+  float32_t *realResult=NULL; // output
+  float32_t *imagResult=NULL; // output
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    GETARGUMENT(pSrcA,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pSrcB,NPY_DOUBLE,double,float32_t);
+    numSamples = arraySizepSrcA ;
+    numSamples = numSamples / 2;
+    
+    realResult=PyMem_Malloc(sizeof(float32_t)*1);
+
+    
+    imagResult=PyMem_Malloc(sizeof(float32_t)*1);
+
+
+    arm_cmplx_dot_prod_f32(pSrcA_converted,pSrcB_converted,numSamples,realResult,imagResult);
+    PyObject* realResultOBJ=Py_BuildValue("f",*realResult);
+    PyObject* imagResultOBJ=Py_BuildValue("f",*imagResult);
+
+    PyObject *pythonResult = Py_BuildValue("OO",realResultOBJ,imagResultOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(realResultOBJ);
+    Py_DECREF(imagResultOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cmplx_mult_real_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcCmplx=NULL; // input
+  q15_t *pSrcCmplx_converted=NULL; // input
+  PyObject *pSrcReal=NULL; // input
+  q15_t *pSrcReal_converted=NULL; // input
+  q15_t *pCmplxDst=NULL; // output
+  uint32_t numSamples; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcCmplx,&pSrcReal))
+  {
+
+    GETARGUMENT(pSrcCmplx,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pSrcReal,NPY_INT16,int16_t,int16_t);
+    numSamples = arraySizepSrcCmplx ;
+    numSamples = numSamples / 2;
+    
+    pCmplxDst=PyMem_Malloc(sizeof(q15_t)*2*numSamples);
+
+
+    arm_cmplx_mult_real_q15(pSrcCmplx_converted,pSrcReal_converted,pCmplxDst,numSamples);
+ INT16ARRAY1(pCmplxDstOBJ,2*numSamples,pCmplxDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pCmplxDstOBJ);
+
+    FREEARGUMENT(pSrcCmplx_converted);
+    FREEARGUMENT(pSrcReal_converted);
+    Py_DECREF(pCmplxDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cmplx_mult_real_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcCmplx=NULL; // input
+  q31_t *pSrcCmplx_converted=NULL; // input
+  PyObject *pSrcReal=NULL; // input
+  q31_t *pSrcReal_converted=NULL; // input
+  q31_t *pCmplxDst=NULL; // output
+  uint32_t numSamples; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcCmplx,&pSrcReal))
+  {
+
+    GETARGUMENT(pSrcCmplx,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pSrcReal,NPY_INT32,int32_t,int32_t);
+    numSamples = arraySizepSrcCmplx ;
+    numSamples = numSamples / 2;
+    
+    pCmplxDst=PyMem_Malloc(sizeof(q31_t)*2*numSamples);
+
+
+    arm_cmplx_mult_real_q31(pSrcCmplx_converted,pSrcReal_converted,pCmplxDst,numSamples);
+ INT32ARRAY1(pCmplxDstOBJ,2*numSamples,pCmplxDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pCmplxDstOBJ);
+
+    FREEARGUMENT(pSrcCmplx_converted);
+    FREEARGUMENT(pSrcReal_converted);
+    Py_DECREF(pCmplxDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cmplx_mult_real_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcCmplx=NULL; // input
+  float32_t *pSrcCmplx_converted=NULL; // input
+  PyObject *pSrcReal=NULL; // input
+  float32_t *pSrcReal_converted=NULL; // input
+  float32_t *pCmplxDst=NULL; // output
+  uint32_t numSamples; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcCmplx,&pSrcReal))
+  {
+
+    GETARGUMENT(pSrcCmplx,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pSrcReal,NPY_DOUBLE,double,float32_t);
+    numSamples = arraySizepSrcCmplx ;
+    numSamples = numSamples / 2;
+    
+    pCmplxDst=PyMem_Malloc(sizeof(float32_t)*2*numSamples);
+
+
+    arm_cmplx_mult_real_f32(pSrcCmplx_converted,pSrcReal_converted,pCmplxDst,numSamples);
+ FLOATARRAY1(pCmplxDstOBJ,2*numSamples,pCmplxDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pCmplxDstOBJ);
+
+    FREEARGUMENT(pSrcCmplx_converted);
+    FREEARGUMENT(pSrcReal_converted);
+    Py_DECREF(pCmplxDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_min_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q7_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  q7_t *result=NULL; // output
+  PyObject *index=NULL; // input
+  uint32_t *index_converted=NULL; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrc,&index))
+  {
+
+    GETARGUMENT(pSrc,NPY_BYTE,int8_t,q7_t);
+    GETARGUMENT(index,NPY_UINT32,uint32_t,uint32_t);
+    blockSize = arraySizepSrc ;
+    
+    result=PyMem_Malloc(sizeof(q7_t)*1);
+
+
+    arm_min_q7(pSrc_converted,blockSize,result,index_converted);
+    PyObject* resultOBJ=Py_BuildValue("i",*result);
+
+    PyObject *pythonResult = Py_BuildValue("O",resultOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(resultOBJ);
+    FREEARGUMENT(index_converted);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_min_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  q15_t *pResult=NULL; // output
+  uint32_t *pIndex=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(q15_t)*1);
+
+    
+    pIndex=PyMem_Malloc(sizeof(uint32_t)*1);
+
+
+    arm_min_q15(pSrc_converted,blockSize,pResult,pIndex);
+    PyObject* pResultOBJ=Py_BuildValue("h",*pResult);
+    PyObject* pIndexOBJ=Py_BuildValue("i",*pIndex);
+
+    PyObject *pythonResult = Py_BuildValue("OO",pResultOBJ,pIndexOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    Py_DECREF(pIndexOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_min_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  q31_t *pResult=NULL; // output
+  uint32_t *pIndex=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(q31_t)*1);
+
+    
+    pIndex=PyMem_Malloc(sizeof(uint32_t)*1);
+
+
+    arm_min_q31(pSrc_converted,blockSize,pResult,pIndex);
+    PyObject* pResultOBJ=Py_BuildValue("i",*pResult);
+    PyObject* pIndexOBJ=Py_BuildValue("i",*pIndex);
+
+    PyObject *pythonResult = Py_BuildValue("OO",pResultOBJ,pIndexOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    Py_DECREF(pIndexOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_min_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  float32_t *pResult=NULL; // output
+  uint32_t *pIndex=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(float32_t)*1);
+
+    
+    pIndex=PyMem_Malloc(sizeof(uint32_t)*1);
+
+
+    arm_min_f32(pSrc_converted,blockSize,pResult,pIndex);
+    PyObject* pResultOBJ=Py_BuildValue("f",*pResult);
+    PyObject* pIndexOBJ=Py_BuildValue("i",*pIndex);
+
+    PyObject *pythonResult = Py_BuildValue("OO",pResultOBJ,pIndexOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    Py_DECREF(pIndexOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_max_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q7_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  q7_t *pResult=NULL; // output
+  uint32_t *pIndex=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_BYTE,int8_t,q7_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(q7_t)*1);
+
+    
+    pIndex=PyMem_Malloc(sizeof(uint32_t)*1);
+
+
+    arm_max_q7(pSrc_converted,blockSize,pResult,pIndex);
+    PyObject* pResultOBJ=Py_BuildValue("i",*pResult);
+    PyObject* pIndexOBJ=Py_BuildValue("i",*pIndex);
+
+    PyObject *pythonResult = Py_BuildValue("OO",pResultOBJ,pIndexOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    Py_DECREF(pIndexOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_max_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  q15_t *pResult=NULL; // output
+  uint32_t *pIndex=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(q15_t)*1);
+
+    
+    pIndex=PyMem_Malloc(sizeof(uint32_t)*1);
+
+
+    arm_max_q15(pSrc_converted,blockSize,pResult,pIndex);
+    PyObject* pResultOBJ=Py_BuildValue("h",*pResult);
+    PyObject* pIndexOBJ=Py_BuildValue("i",*pIndex);
+
+    PyObject *pythonResult = Py_BuildValue("OO",pResultOBJ,pIndexOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    Py_DECREF(pIndexOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_max_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  q31_t *pResult=NULL; // output
+  uint32_t *pIndex=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(q31_t)*1);
+
+    
+    pIndex=PyMem_Malloc(sizeof(uint32_t)*1);
+
+
+    arm_max_q31(pSrc_converted,blockSize,pResult,pIndex);
+    PyObject* pResultOBJ=Py_BuildValue("i",*pResult);
+    PyObject* pIndexOBJ=Py_BuildValue("i",*pIndex);
+
+    PyObject *pythonResult = Py_BuildValue("OO",pResultOBJ,pIndexOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    Py_DECREF(pIndexOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_max_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  uint32_t blockSize; // input
+  float32_t *pResult=NULL; // output
+  uint32_t *pIndex=NULL; // output
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pResult=PyMem_Malloc(sizeof(float32_t)*1);
+
+    
+    pIndex=PyMem_Malloc(sizeof(uint32_t)*1);
+
+
+    arm_max_f32(pSrc_converted,blockSize,pResult,pIndex);
+    PyObject* pResultOBJ=Py_BuildValue("f",*pResult);
+    PyObject* pIndexOBJ=Py_BuildValue("i",*pIndex);
+
+    PyObject *pythonResult = Py_BuildValue("OO",pResultOBJ,pIndexOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pResultOBJ);
+    Py_DECREF(pIndexOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cmplx_mult_cmplx_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q15_t *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  q15_t *pSrcB_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+  uint32_t numSamples; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT16,int16_t,int16_t);
+    GETARGUMENT(pSrcB,NPY_INT16,int16_t,int16_t);
+    numSamples = arraySizepSrcA ;
+    numSamples = numSamples / 2;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*2*numSamples);
+
+
+    arm_cmplx_mult_cmplx_q15(pSrcA_converted,pSrcB_converted,pDst,numSamples);
+ INT16ARRAY1(pDstOBJ,2*numSamples,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cmplx_mult_cmplx_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  q31_t *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  q31_t *pSrcB_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t numSamples; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    GETARGUMENT(pSrcA,NPY_INT32,int32_t,int32_t);
+    GETARGUMENT(pSrcB,NPY_INT32,int32_t,int32_t);
+    numSamples = arraySizepSrcA ;
+    numSamples = numSamples / 2;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*2*numSamples);
+
+
+    arm_cmplx_mult_cmplx_q31(pSrcA_converted,pSrcB_converted,pDst,numSamples);
+ INT32ARRAY1(pDstOBJ,2*numSamples,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_cmplx_mult_cmplx_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrcA=NULL; // input
+  float32_t *pSrcA_converted=NULL; // input
+  PyObject *pSrcB=NULL; // input
+  float32_t *pSrcB_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+  uint32_t numSamples; // input
+
+  if (PyArg_ParseTuple(args,"OO",&pSrcA,&pSrcB))
+  {
+
+    GETARGUMENT(pSrcA,NPY_DOUBLE,double,float32_t);
+    GETARGUMENT(pSrcB,NPY_DOUBLE,double,float32_t);
+    numSamples = arraySizepSrcA ;
+    numSamples = numSamples / 2;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*2*numSamples);
+
+
+    arm_cmplx_mult_cmplx_f32(pSrcA_converted,pSrcB_converted,pDst,numSamples);
+ FLOATARRAY1(pDstOBJ,2*numSamples,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrcA_converted);
+    FREEARGUMENT(pSrcB_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_float_to_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_float_to_q31(pSrc_converted,pDst,blockSize);
+ INT32ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_float_to_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_float_to_q15(pSrc_converted,pDst,blockSize);
+ INT16ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_float_to_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  float32_t *pSrc_converted=NULL; // input
+  q7_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_DOUBLE,double,float32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q7_t)*blockSize);
+
+
+    arm_float_to_q7(pSrc_converted,pDst,blockSize);
+ INT8ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_q31_to_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  q15_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q15_t)*blockSize);
+
+
+    arm_q31_to_q15(pSrc_converted,pDst,blockSize);
+ INT16ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_q31_to_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q31_t *pSrc_converted=NULL; // input
+  q7_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT32,int32_t,int32_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q7_t)*blockSize);
+
+
+    arm_q31_to_q7(pSrc_converted,pDst,blockSize);
+ INT8ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_q15_to_float(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  float32_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(float32_t)*blockSize);
+
+
+    arm_q15_to_float(pSrc_converted,pDst,blockSize);
+ FLOATARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_q15_to_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  q31_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q31_t)*blockSize);
+
+
+    arm_q15_to_q31(pSrc_converted,pDst,blockSize);
+ INT32ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_q15_to_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *pSrc=NULL; // input
+  q15_t *pSrc_converted=NULL; // input
+  q7_t *pDst=NULL; // output
+  uint32_t blockSize; // input
+
+  if (PyArg_ParseTuple(args,"O",&pSrc))
+  {
+
+    GETARGUMENT(pSrc,NPY_INT16,int16_t,int16_t);
+    blockSize = arraySizepSrc ;
+    
+    pDst=PyMem_Malloc(sizeof(q7_t)*blockSize);
+
+
+    arm_q15_to_q7(pSrc_converted,pDst,blockSize);
+ INT8ARRAY1(pDstOBJ,blockSize,pDst);
+
+    PyObject *pythonResult = Py_BuildValue("O",pDstOBJ);
+
+    FREEARGUMENT(pSrc_converted);
+    Py_DECREF(pDstOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_bilinear_interp_f32(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  float32_t X; // input
+  float32_t Y; // input
+
+  if (PyArg_ParseTuple(args,"Off",&S,&X,&Y))
+  {
+
+    ml_arm_bilinear_interp_instance_f32Object *selfS = (ml_arm_bilinear_interp_instance_f32Object *)S;
+
+    float32_t returnValue = arm_bilinear_interp_f32(selfS->instance,X,Y);
+    PyObject* theReturnOBJ=Py_BuildValue("f",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_bilinear_interp_q31(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  q31_t X; // input
+  q31_t Y; // input
+
+  if (PyArg_ParseTuple(args,"Oii",&S,&X,&Y))
+  {
+
+    ml_arm_bilinear_interp_instance_q31Object *selfS = (ml_arm_bilinear_interp_instance_q31Object *)S;
+
+    q31_t returnValue = arm_bilinear_interp_q31(selfS->instance,X,Y);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_bilinear_interp_q15(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  q31_t X; // input
+  q31_t Y; // input
+
+  if (PyArg_ParseTuple(args,"Oii",&S,&X,&Y))
+  {
+
+    ml_arm_bilinear_interp_instance_q15Object *selfS = (ml_arm_bilinear_interp_instance_q15Object *)S;
+
+    q15_t returnValue = arm_bilinear_interp_q15(selfS->instance,X,Y);
+    PyObject* theReturnOBJ=Py_BuildValue("h",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyObject *
+cmsis_arm_bilinear_interp_q7(PyObject *obj, PyObject *args)
+{
+
+  PyObject *S=NULL; // input
+  q31_t X; // input
+  q31_t Y; // input
+
+  if (PyArg_ParseTuple(args,"Oii",&S,&X,&Y))
+  {
+
+    ml_arm_bilinear_interp_instance_q7Object *selfS = (ml_arm_bilinear_interp_instance_q7Object *)S;
+
+    q7_t returnValue = arm_bilinear_interp_q7(selfS->instance,X,Y);
+    PyObject* theReturnOBJ=Py_BuildValue("i",returnValue);
+
+    PyObject *pythonResult = Py_BuildValue("O",theReturnOBJ);
+
+    Py_DECREF(theReturnOBJ);
+    return(pythonResult);
+
+  }
+  return(NULL);
+}
+
+
+static PyMethodDef CMSISMLMethods[] = {
+
+{"arm_recip_q31",  cmsis_arm_recip_q31, METH_VARARGS,""},
+{"arm_recip_q15",  cmsis_arm_recip_q15, METH_VARARGS,""},
+{"arm_fir_q7",  cmsis_arm_fir_q7, METH_VARARGS,""},
+{"arm_fir_init_q7",  cmsis_arm_fir_init_q7, METH_VARARGS,""},
+{"arm_fir_q15",  cmsis_arm_fir_q15, METH_VARARGS,""},
+{"arm_fir_fast_q15",  cmsis_arm_fir_fast_q15, METH_VARARGS,""},
+{"arm_fir_init_q15",  cmsis_arm_fir_init_q15, METH_VARARGS,""},
+{"arm_fir_q31",  cmsis_arm_fir_q31, METH_VARARGS,""},
+{"arm_fir_fast_q31",  cmsis_arm_fir_fast_q31, METH_VARARGS,""},
+{"arm_fir_init_q31",  cmsis_arm_fir_init_q31, METH_VARARGS,""},
+{"arm_fir_f32",  cmsis_arm_fir_f32, METH_VARARGS,""},
+{"arm_fir_init_f32",  cmsis_arm_fir_init_f32, METH_VARARGS,""},
+{"arm_biquad_cascade_df1_q15",  cmsis_arm_biquad_cascade_df1_q15, METH_VARARGS,""},
+{"arm_biquad_cascade_df1_init_q15",  cmsis_arm_biquad_cascade_df1_init_q15, METH_VARARGS,""},
+{"arm_biquad_cascade_df1_fast_q15",  cmsis_arm_biquad_cascade_df1_fast_q15, METH_VARARGS,""},
+{"arm_biquad_cascade_df1_q31",  cmsis_arm_biquad_cascade_df1_q31, METH_VARARGS,""},
+{"arm_biquad_cascade_df1_fast_q31",  cmsis_arm_biquad_cascade_df1_fast_q31, METH_VARARGS,""},
+{"arm_biquad_cascade_df1_init_q31",  cmsis_arm_biquad_cascade_df1_init_q31, METH_VARARGS,""},
+{"arm_biquad_cascade_df1_f32",  cmsis_arm_biquad_cascade_df1_f32, METH_VARARGS,""},
+{"arm_biquad_cascade_df1_init_f32",  cmsis_arm_biquad_cascade_df1_init_f32, METH_VARARGS,""},
+{"arm_mat_add_f32",  cmsis_arm_mat_add_f32, METH_VARARGS,""},
+{"arm_mat_add_q15",  cmsis_arm_mat_add_q15, METH_VARARGS,""},
+{"arm_mat_add_q31",  cmsis_arm_mat_add_q31, METH_VARARGS,""},
+{"arm_mat_cmplx_mult_f32",  cmsis_arm_mat_cmplx_mult_f32, METH_VARARGS,""},
+{"arm_mat_cmplx_mult_q15",  cmsis_arm_mat_cmplx_mult_q15, METH_VARARGS,""},
+{"arm_mat_cmplx_mult_q31",  cmsis_arm_mat_cmplx_mult_q31, METH_VARARGS,""},
+{"arm_mat_trans_f32",  cmsis_arm_mat_trans_f32, METH_VARARGS,""},
+{"arm_mat_trans_q15",  cmsis_arm_mat_trans_q15, METH_VARARGS,""},
+{"arm_mat_trans_q31",  cmsis_arm_mat_trans_q31, METH_VARARGS,""},
+{"arm_mat_mult_f32",  cmsis_arm_mat_mult_f32, METH_VARARGS,""},
+{"arm_mat_mult_q15",  cmsis_arm_mat_mult_q15, METH_VARARGS,""},
+{"arm_mat_mult_fast_q15",  cmsis_arm_mat_mult_fast_q15, METH_VARARGS,""},
+{"arm_mat_mult_q31",  cmsis_arm_mat_mult_q31, METH_VARARGS,""},
+{"arm_mat_mult_fast_q31",  cmsis_arm_mat_mult_fast_q31, METH_VARARGS,""},
+{"arm_mat_sub_f32",  cmsis_arm_mat_sub_f32, METH_VARARGS,""},
+{"arm_mat_sub_q15",  cmsis_arm_mat_sub_q15, METH_VARARGS,""},
+{"arm_mat_sub_q31",  cmsis_arm_mat_sub_q31, METH_VARARGS,""},
+{"arm_mat_scale_f32",  cmsis_arm_mat_scale_f32, METH_VARARGS,""},
+{"arm_mat_scale_q15",  cmsis_arm_mat_scale_q15, METH_VARARGS,""},
+{"arm_mat_scale_q31",  cmsis_arm_mat_scale_q31, METH_VARARGS,""},
+{"arm_pid_init_f32",  cmsis_arm_pid_init_f32, METH_VARARGS,""},
+{"arm_pid_reset_f32",  cmsis_arm_pid_reset_f32, METH_VARARGS,""},
+{"arm_pid_init_q31",  cmsis_arm_pid_init_q31, METH_VARARGS,""},
+{"arm_pid_reset_q31",  cmsis_arm_pid_reset_q31, METH_VARARGS,""},
+{"arm_pid_init_q15",  cmsis_arm_pid_init_q15, METH_VARARGS,""},
+{"arm_pid_reset_q15",  cmsis_arm_pid_reset_q15, METH_VARARGS,""},
+{"arm_mult_q7",  cmsis_arm_mult_q7, METH_VARARGS,""},
+{"arm_mult_q15",  cmsis_arm_mult_q15, METH_VARARGS,""},
+{"arm_mult_q31",  cmsis_arm_mult_q31, METH_VARARGS,""},
+{"arm_mult_f32",  cmsis_arm_mult_f32, METH_VARARGS,""},
+{"arm_cfft_radix2_init_q15",  cmsis_arm_cfft_radix2_init_q15, METH_VARARGS,""},
+{"arm_cfft_radix2_q15",  cmsis_arm_cfft_radix2_q15, METH_VARARGS,""},
+{"arm_cfft_radix4_init_q15",  cmsis_arm_cfft_radix4_init_q15, METH_VARARGS,""},
+{"arm_cfft_radix4_q15",  cmsis_arm_cfft_radix4_q15, METH_VARARGS,""},
+{"arm_cfft_radix2_init_q31",  cmsis_arm_cfft_radix2_init_q31, METH_VARARGS,""},
+{"arm_cfft_radix2_q31",  cmsis_arm_cfft_radix2_q31, METH_VARARGS,""},
+{"arm_cfft_radix4_q31",  cmsis_arm_cfft_radix4_q31, METH_VARARGS,""},
+{"arm_cfft_radix4_init_q31",  cmsis_arm_cfft_radix4_init_q31, METH_VARARGS,""},
+{"arm_cfft_radix2_init_f32",  cmsis_arm_cfft_radix2_init_f32, METH_VARARGS,""},
+{"arm_cfft_radix2_f32",  cmsis_arm_cfft_radix2_f32, METH_VARARGS,""},
+{"arm_cfft_radix4_init_f32",  cmsis_arm_cfft_radix4_init_f32, METH_VARARGS,""},
+{"arm_cfft_radix4_f32",  cmsis_arm_cfft_radix4_f32, METH_VARARGS,""},
+{"arm_cfft_q15",  cmsis_arm_cfft_q15, METH_VARARGS,""},
+{"arm_cfft_q31",  cmsis_arm_cfft_q31, METH_VARARGS,""},
+{"arm_cfft_f32",  cmsis_arm_cfft_f32, METH_VARARGS,""},
+{"arm_rfft_init_q15",  cmsis_arm_rfft_init_q15, METH_VARARGS,""},
+{"arm_rfft_q15",  cmsis_arm_rfft_q15, METH_VARARGS,""},
+{"arm_rfft_init_q31",  cmsis_arm_rfft_init_q31, METH_VARARGS,""},
+{"arm_rfft_q31",  cmsis_arm_rfft_q31, METH_VARARGS,""},
+{"arm_rfft_init_f32",  cmsis_arm_rfft_init_f32, METH_VARARGS,""},
+{"arm_rfft_f32",  cmsis_arm_rfft_f32, METH_VARARGS,""},
+{"arm_rfft_fast_init_f32",  cmsis_arm_rfft_fast_init_f32, METH_VARARGS,""},
+{"arm_rfft_32_fast_init_f32",  cmsis_arm_rfft_32_fast_init_f32, METH_VARARGS,""},
+{"arm_rfft_64_fast_init_f32",  cmsis_arm_rfft_64_fast_init_f32, METH_VARARGS,""},
+{"arm_rfft_128_fast_init_f32",  cmsis_arm_rfft_128_fast_init_f32, METH_VARARGS,""},
+{"arm_rfft_256_fast_init_f32",  cmsis_arm_rfft_256_fast_init_f32, METH_VARARGS,""},
+{"arm_rfft_512_fast_init_f32",  cmsis_arm_rfft_512_fast_init_f32, METH_VARARGS,""},
+{"arm_rfft_1024_fast_init_f32",  cmsis_arm_rfft_1024_fast_init_f32, METH_VARARGS,""},
+{"arm_rfft_2048_fast_init_f32",  cmsis_arm_rfft_2048_fast_init_f32, METH_VARARGS,""},
+{"arm_rfft_4096_fast_init_f32",  cmsis_arm_rfft_4096_fast_init_f32, METH_VARARGS,""},
+{"arm_rfft_fast_f32",  cmsis_arm_rfft_fast_f32, METH_VARARGS,""},
+{"arm_dct4_init_f32",  cmsis_arm_dct4_init_f32, METH_VARARGS,""},
+{"arm_dct4_f32",  cmsis_arm_dct4_f32, METH_VARARGS,""},
+{"arm_dct4_init_q31",  cmsis_arm_dct4_init_q31, METH_VARARGS,""},
+{"arm_dct4_q31",  cmsis_arm_dct4_q31, METH_VARARGS,""},
+{"arm_dct4_init_q15",  cmsis_arm_dct4_init_q15, METH_VARARGS,""},
+{"arm_dct4_q15",  cmsis_arm_dct4_q15, METH_VARARGS,""},
+{"arm_add_f32",  cmsis_arm_add_f32, METH_VARARGS,""},
+{"arm_add_q7",  cmsis_arm_add_q7, METH_VARARGS,""},
+{"arm_add_q15",  cmsis_arm_add_q15, METH_VARARGS,""},
+{"arm_add_q31",  cmsis_arm_add_q31, METH_VARARGS,""},
+{"arm_sub_f32",  cmsis_arm_sub_f32, METH_VARARGS,""},
+{"arm_sub_q7",  cmsis_arm_sub_q7, METH_VARARGS,""},
+{"arm_sub_q15",  cmsis_arm_sub_q15, METH_VARARGS,""},
+{"arm_sub_q31",  cmsis_arm_sub_q31, METH_VARARGS,""},
+{"arm_scale_f32",  cmsis_arm_scale_f32, METH_VARARGS,""},
+{"arm_scale_q7",  cmsis_arm_scale_q7, METH_VARARGS,""},
+{"arm_scale_q15",  cmsis_arm_scale_q15, METH_VARARGS,""},
+{"arm_scale_q31",  cmsis_arm_scale_q31, METH_VARARGS,""},
+{"arm_abs_q7",  cmsis_arm_abs_q7, METH_VARARGS,""},
+{"arm_abs_f32",  cmsis_arm_abs_f32, METH_VARARGS,""},
+{"arm_abs_q15",  cmsis_arm_abs_q15, METH_VARARGS,""},
+{"arm_abs_q31",  cmsis_arm_abs_q31, METH_VARARGS,""},
+{"arm_dot_prod_f32",  cmsis_arm_dot_prod_f32, METH_VARARGS,""},
+{"arm_dot_prod_q7",  cmsis_arm_dot_prod_q7, METH_VARARGS,""},
+{"arm_dot_prod_q15",  cmsis_arm_dot_prod_q15, METH_VARARGS,""},
+{"arm_dot_prod_q31",  cmsis_arm_dot_prod_q31, METH_VARARGS,""},
+{"arm_shift_q7",  cmsis_arm_shift_q7, METH_VARARGS,""},
+{"arm_shift_q15",  cmsis_arm_shift_q15, METH_VARARGS,""},
+{"arm_shift_q31",  cmsis_arm_shift_q31, METH_VARARGS,""},
+{"arm_offset_f32",  cmsis_arm_offset_f32, METH_VARARGS,""},
+{"arm_offset_q7",  cmsis_arm_offset_q7, METH_VARARGS,""},
+{"arm_offset_q15",  cmsis_arm_offset_q15, METH_VARARGS,""},
+{"arm_offset_q31",  cmsis_arm_offset_q31, METH_VARARGS,""},
+{"arm_negate_f32",  cmsis_arm_negate_f32, METH_VARARGS,""},
+{"arm_negate_q7",  cmsis_arm_negate_q7, METH_VARARGS,""},
+{"arm_negate_q15",  cmsis_arm_negate_q15, METH_VARARGS,""},
+{"arm_negate_q31",  cmsis_arm_negate_q31, METH_VARARGS,""},
+{"arm_copy_f32",  cmsis_arm_copy_f32, METH_VARARGS,""},
+{"arm_copy_q7",  cmsis_arm_copy_q7, METH_VARARGS,""},
+{"arm_copy_q15",  cmsis_arm_copy_q15, METH_VARARGS,""},
+{"arm_copy_q31",  cmsis_arm_copy_q31, METH_VARARGS,""},
+{"arm_conv_f32",  cmsis_arm_conv_f32, METH_VARARGS,""},
+{"arm_conv_opt_q15",  cmsis_arm_conv_opt_q15, METH_VARARGS,""},
+{"arm_conv_q15",  cmsis_arm_conv_q15, METH_VARARGS,""},
+{"arm_conv_fast_q15",  cmsis_arm_conv_fast_q15, METH_VARARGS,""},
+{"arm_conv_fast_opt_q15",  cmsis_arm_conv_fast_opt_q15, METH_VARARGS,""},
+{"arm_conv_q31",  cmsis_arm_conv_q31, METH_VARARGS,""},
+{"arm_conv_fast_q31",  cmsis_arm_conv_fast_q31, METH_VARARGS,""},
+{"arm_conv_opt_q7",  cmsis_arm_conv_opt_q7, METH_VARARGS,""},
+{"arm_conv_q7",  cmsis_arm_conv_q7, METH_VARARGS,""},
+{"arm_conv_partial_f32",  cmsis_arm_conv_partial_f32, METH_VARARGS,""},
+{"arm_conv_partial_opt_q15",  cmsis_arm_conv_partial_opt_q15, METH_VARARGS,""},
+{"arm_conv_partial_q15",  cmsis_arm_conv_partial_q15, METH_VARARGS,""},
+{"arm_conv_partial_fast_q15",  cmsis_arm_conv_partial_fast_q15, METH_VARARGS,""},
+{"arm_conv_partial_fast_opt_q15",  cmsis_arm_conv_partial_fast_opt_q15, METH_VARARGS,""},
+{"arm_conv_partial_q31",  cmsis_arm_conv_partial_q31, METH_VARARGS,""},
+{"arm_conv_partial_fast_q31",  cmsis_arm_conv_partial_fast_q31, METH_VARARGS,""},
+{"arm_conv_partial_opt_q7",  cmsis_arm_conv_partial_opt_q7, METH_VARARGS,""},
+{"arm_conv_partial_q7",  cmsis_arm_conv_partial_q7, METH_VARARGS,""},
+{"arm_fir_decimate_f32",  cmsis_arm_fir_decimate_f32, METH_VARARGS,""},
+{"arm_fir_decimate_init_f32",  cmsis_arm_fir_decimate_init_f32, METH_VARARGS,""},
+{"arm_fir_decimate_q15",  cmsis_arm_fir_decimate_q15, METH_VARARGS,""},
+{"arm_fir_decimate_fast_q15",  cmsis_arm_fir_decimate_fast_q15, METH_VARARGS,""},
+{"arm_fir_decimate_init_q15",  cmsis_arm_fir_decimate_init_q15, METH_VARARGS,""},
+{"arm_fir_decimate_q31",  cmsis_arm_fir_decimate_q31, METH_VARARGS,""},
+{"arm_fir_decimate_fast_q31",  cmsis_arm_fir_decimate_fast_q31, METH_VARARGS,""},
+{"arm_fir_decimate_init_q31",  cmsis_arm_fir_decimate_init_q31, METH_VARARGS,""},
+{"arm_fir_interpolate_q15",  cmsis_arm_fir_interpolate_q15, METH_VARARGS,""},
+{"arm_fir_interpolate_init_q15",  cmsis_arm_fir_interpolate_init_q15, METH_VARARGS,""},
+{"arm_fir_interpolate_q31",  cmsis_arm_fir_interpolate_q31, METH_VARARGS,""},
+{"arm_fir_interpolate_init_q31",  cmsis_arm_fir_interpolate_init_q31, METH_VARARGS,""},
+{"arm_fir_interpolate_f32",  cmsis_arm_fir_interpolate_f32, METH_VARARGS,""},
+{"arm_fir_interpolate_init_f32",  cmsis_arm_fir_interpolate_init_f32, METH_VARARGS,""},
+{"arm_biquad_cas_df1_32x64_q31",  cmsis_arm_biquad_cas_df1_32x64_q31, METH_VARARGS,""},
+{"arm_biquad_cas_df1_32x64_init_q31",  cmsis_arm_biquad_cas_df1_32x64_init_q31, METH_VARARGS,""},
+{"arm_biquad_cascade_df2T_f32",  cmsis_arm_biquad_cascade_df2T_f32, METH_VARARGS,""},
+{"arm_biquad_cascade_stereo_df2T_f32",  cmsis_arm_biquad_cascade_stereo_df2T_f32, METH_VARARGS,""},
+{"arm_biquad_cascade_df2T_f64",  cmsis_arm_biquad_cascade_df2T_f64, METH_VARARGS,""},
+{"arm_biquad_cascade_df2T_init_f32",  cmsis_arm_biquad_cascade_df2T_init_f32, METH_VARARGS,""},
+{"arm_biquad_cascade_stereo_df2T_init_f32",  cmsis_arm_biquad_cascade_stereo_df2T_init_f32, METH_VARARGS,""},
+{"arm_biquad_cascade_df2T_init_f64",  cmsis_arm_biquad_cascade_df2T_init_f64, METH_VARARGS,""},
+{"arm_fir_lattice_init_q15",  cmsis_arm_fir_lattice_init_q15, METH_VARARGS,""},
+{"arm_fir_lattice_q15",  cmsis_arm_fir_lattice_q15, METH_VARARGS,""},
+{"arm_fir_lattice_init_q31",  cmsis_arm_fir_lattice_init_q31, METH_VARARGS,""},
+{"arm_fir_lattice_q31",  cmsis_arm_fir_lattice_q31, METH_VARARGS,""},
+{"arm_fir_lattice_init_f32",  cmsis_arm_fir_lattice_init_f32, METH_VARARGS,""},
+{"arm_fir_lattice_f32",  cmsis_arm_fir_lattice_f32, METH_VARARGS,""},
+{"arm_iir_lattice_f32",  cmsis_arm_iir_lattice_f32, METH_VARARGS,""},
+{"arm_iir_lattice_init_f32",  cmsis_arm_iir_lattice_init_f32, METH_VARARGS,""},
+{"arm_iir_lattice_q31",  cmsis_arm_iir_lattice_q31, METH_VARARGS,""},
+{"arm_iir_lattice_init_q31",  cmsis_arm_iir_lattice_init_q31, METH_VARARGS,""},
+{"arm_iir_lattice_q15",  cmsis_arm_iir_lattice_q15, METH_VARARGS,""},
+{"arm_iir_lattice_init_q15",  cmsis_arm_iir_lattice_init_q15, METH_VARARGS,""},
+{"arm_cfft_init_f32",  cmsis_arm_cfft_init_f32, METH_VARARGS,""},
+{"arm_cfft_init_q31",  cmsis_arm_cfft_init_q31, METH_VARARGS,""},
+{"arm_cfft_init_q15",  cmsis_arm_cfft_init_q15, METH_VARARGS,""},
+{"arm_lms_f32",  cmsis_arm_lms_f32, METH_VARARGS,""},
+{"arm_lms_init_f32",  cmsis_arm_lms_init_f32, METH_VARARGS,""},
+{"arm_lms_init_q15",  cmsis_arm_lms_init_q15, METH_VARARGS,""},
+{"arm_lms_q15",  cmsis_arm_lms_q15, METH_VARARGS,""},
+{"arm_lms_q31",  cmsis_arm_lms_q31, METH_VARARGS,""},
+{"arm_lms_init_q31",  cmsis_arm_lms_init_q31, METH_VARARGS,""},
+{"arm_lms_norm_f32",  cmsis_arm_lms_norm_f32, METH_VARARGS,""},
+{"arm_lms_norm_init_f32",  cmsis_arm_lms_norm_init_f32, METH_VARARGS,""},
+{"arm_lms_norm_q31",  cmsis_arm_lms_norm_q31, METH_VARARGS,""},
+{"arm_lms_norm_init_q31",  cmsis_arm_lms_norm_init_q31, METH_VARARGS,""},
+{"arm_lms_norm_q15",  cmsis_arm_lms_norm_q15, METH_VARARGS,""},
+{"arm_lms_norm_init_q15",  cmsis_arm_lms_norm_init_q15, METH_VARARGS,""},
+{"arm_correlate_f32",  cmsis_arm_correlate_f32, METH_VARARGS,""},
+{"arm_correlate_opt_q15",  cmsis_arm_correlate_opt_q15, METH_VARARGS,""},
+{"arm_correlate_q15",  cmsis_arm_correlate_q15, METH_VARARGS,""},
+{"arm_correlate_fast_q15",  cmsis_arm_correlate_fast_q15, METH_VARARGS,""},
+{"arm_correlate_fast_opt_q15",  cmsis_arm_correlate_fast_opt_q15, METH_VARARGS,""},
+{"arm_correlate_q31",  cmsis_arm_correlate_q31, METH_VARARGS,""},
+{"arm_correlate_fast_q31",  cmsis_arm_correlate_fast_q31, METH_VARARGS,""},
+{"arm_correlate_opt_q7",  cmsis_arm_correlate_opt_q7, METH_VARARGS,""},
+{"arm_correlate_q7",  cmsis_arm_correlate_q7, METH_VARARGS,""},
+{"arm_fir_sparse_f32",  cmsis_arm_fir_sparse_f32, METH_VARARGS,""},
+{"arm_fir_sparse_init_f32",  cmsis_arm_fir_sparse_init_f32, METH_VARARGS,""},
+{"arm_fir_sparse_init_q31",  cmsis_arm_fir_sparse_init_q31, METH_VARARGS,""},
+{"arm_fir_sparse_init_q15",  cmsis_arm_fir_sparse_init_q15, METH_VARARGS,""},
+{"arm_fir_sparse_init_q7",  cmsis_arm_fir_sparse_init_q7, METH_VARARGS,""},
+{"arm_sin_cos_f32",  cmsis_arm_sin_cos_f32, METH_VARARGS,""},
+{"arm_sin_cos_q31",  cmsis_arm_sin_cos_q31, METH_VARARGS,""},
+{"arm_cmplx_conj_f32",  cmsis_arm_cmplx_conj_f32, METH_VARARGS,""},
+{"arm_cmplx_conj_q31",  cmsis_arm_cmplx_conj_q31, METH_VARARGS,""},
+{"arm_cmplx_conj_q15",  cmsis_arm_cmplx_conj_q15, METH_VARARGS,""},
+{"arm_cmplx_mag_squared_f32",  cmsis_arm_cmplx_mag_squared_f32, METH_VARARGS,""},
+{"arm_cmplx_mag_squared_q31",  cmsis_arm_cmplx_mag_squared_q31, METH_VARARGS,""},
+{"arm_cmplx_mag_squared_q15",  cmsis_arm_cmplx_mag_squared_q15, METH_VARARGS,""},
+{"arm_pid_f32",  cmsis_arm_pid_f32, METH_VARARGS,""},
+{"arm_pid_q31",  cmsis_arm_pid_q31, METH_VARARGS,""},
+{"arm_pid_q15",  cmsis_arm_pid_q15, METH_VARARGS,""},
+{"arm_mat_inverse_f32",  cmsis_arm_mat_inverse_f32, METH_VARARGS,""},
+{"arm_mat_inverse_f64",  cmsis_arm_mat_inverse_f64, METH_VARARGS,""},
+{"arm_clarke_f32",  cmsis_arm_clarke_f32, METH_VARARGS,""},
+{"arm_clarke_q31",  cmsis_arm_clarke_q31, METH_VARARGS,""},
+{"arm_q7_to_q31",  cmsis_arm_q7_to_q31, METH_VARARGS,""},
+{"arm_inv_clarke_f32",  cmsis_arm_inv_clarke_f32, METH_VARARGS,""},
+{"arm_inv_clarke_q31",  cmsis_arm_inv_clarke_q31, METH_VARARGS,""},
+{"arm_q7_to_q15",  cmsis_arm_q7_to_q15, METH_VARARGS,""},
+{"arm_park_f32",  cmsis_arm_park_f32, METH_VARARGS,""},
+{"arm_park_q31",  cmsis_arm_park_q31, METH_VARARGS,""},
+{"arm_q7_to_float",  cmsis_arm_q7_to_float, METH_VARARGS,""},
+{"arm_inv_park_f32",  cmsis_arm_inv_park_f32, METH_VARARGS,""},
+{"arm_inv_park_q31",  cmsis_arm_inv_park_q31, METH_VARARGS,""},
+{"arm_q31_to_float",  cmsis_arm_q31_to_float, METH_VARARGS,""},
+{"arm_linear_interp_f32",  cmsis_arm_linear_interp_f32, METH_VARARGS,""},
+{"arm_linear_interp_q31",  cmsis_arm_linear_interp_q31, METH_VARARGS,""},
+{"arm_linear_interp_q15",  cmsis_arm_linear_interp_q15, METH_VARARGS,""},
+{"arm_linear_interp_q7",  cmsis_arm_linear_interp_q7, METH_VARARGS,""},
+{"arm_sin_f32",  cmsis_arm_sin_f32, METH_VARARGS,""},
+{"arm_sin_q31",  cmsis_arm_sin_q31, METH_VARARGS,""},
+{"arm_sin_q15",  cmsis_arm_sin_q15, METH_VARARGS,""},
+{"arm_cos_f32",  cmsis_arm_cos_f32, METH_VARARGS,""},
+{"arm_cos_q31",  cmsis_arm_cos_q31, METH_VARARGS,""},
+{"arm_cos_q15",  cmsis_arm_cos_q15, METH_VARARGS,""},
+{"arm_sqrt_f32",  cmsis_arm_sqrt_f32, METH_VARARGS,""},
+{"arm_sqrt_q31",  cmsis_arm_sqrt_q31, METH_VARARGS,""},
+{"arm_sqrt_q15",  cmsis_arm_sqrt_q15, METH_VARARGS,""},
+{"arm_circularWrite_f32",  cmsis_arm_circularWrite_f32, METH_VARARGS,""},
+{"arm_circularWrite_q15",  cmsis_arm_circularWrite_q15, METH_VARARGS,""},
+{"arm_circularWrite_q7",  cmsis_arm_circularWrite_q7, METH_VARARGS,""},
+{"arm_power_q31",  cmsis_arm_power_q31, METH_VARARGS,""},
+{"arm_power_f32",  cmsis_arm_power_f32, METH_VARARGS,""},
+{"arm_power_q15",  cmsis_arm_power_q15, METH_VARARGS,""},
+{"arm_power_q7",  cmsis_arm_power_q7, METH_VARARGS,""},
+{"arm_mean_q7",  cmsis_arm_mean_q7, METH_VARARGS,""},
+{"arm_mean_q15",  cmsis_arm_mean_q15, METH_VARARGS,""},
+{"arm_mean_q31",  cmsis_arm_mean_q31, METH_VARARGS,""},
+{"arm_mean_f32",  cmsis_arm_mean_f32, METH_VARARGS,""},
+{"arm_var_f32",  cmsis_arm_var_f32, METH_VARARGS,""},
+{"arm_var_q31",  cmsis_arm_var_q31, METH_VARARGS,""},
+{"arm_var_q15",  cmsis_arm_var_q15, METH_VARARGS,""},
+{"arm_rms_f32",  cmsis_arm_rms_f32, METH_VARARGS,""},
+{"arm_rms_q31",  cmsis_arm_rms_q31, METH_VARARGS,""},
+{"arm_rms_q15",  cmsis_arm_rms_q15, METH_VARARGS,""},
+{"arm_std_f32",  cmsis_arm_std_f32, METH_VARARGS,""},
+{"arm_std_q31",  cmsis_arm_std_q31, METH_VARARGS,""},
+{"arm_std_q15",  cmsis_arm_std_q15, METH_VARARGS,""},
+{"arm_cmplx_mag_f32",  cmsis_arm_cmplx_mag_f32, METH_VARARGS,""},
+{"arm_cmplx_mag_q31",  cmsis_arm_cmplx_mag_q31, METH_VARARGS,""},
+{"arm_cmplx_mag_q15",  cmsis_arm_cmplx_mag_q15, METH_VARARGS,""},
+{"arm_cmplx_dot_prod_q15",  cmsis_arm_cmplx_dot_prod_q15, METH_VARARGS,""},
+{"arm_cmplx_dot_prod_q31",  cmsis_arm_cmplx_dot_prod_q31, METH_VARARGS,""},
+{"arm_cmplx_dot_prod_f32",  cmsis_arm_cmplx_dot_prod_f32, METH_VARARGS,""},
+{"arm_cmplx_mult_real_q15",  cmsis_arm_cmplx_mult_real_q15, METH_VARARGS,""},
+{"arm_cmplx_mult_real_q31",  cmsis_arm_cmplx_mult_real_q31, METH_VARARGS,""},
+{"arm_cmplx_mult_real_f32",  cmsis_arm_cmplx_mult_real_f32, METH_VARARGS,""},
+{"arm_min_q7",  cmsis_arm_min_q7, METH_VARARGS,""},
+{"arm_min_q15",  cmsis_arm_min_q15, METH_VARARGS,""},
+{"arm_min_q31",  cmsis_arm_min_q31, METH_VARARGS,""},
+{"arm_min_f32",  cmsis_arm_min_f32, METH_VARARGS,""},
+{"arm_max_q7",  cmsis_arm_max_q7, METH_VARARGS,""},
+{"arm_max_q15",  cmsis_arm_max_q15, METH_VARARGS,""},
+{"arm_max_q31",  cmsis_arm_max_q31, METH_VARARGS,""},
+{"arm_max_f32",  cmsis_arm_max_f32, METH_VARARGS,""},
+{"arm_cmplx_mult_cmplx_q15",  cmsis_arm_cmplx_mult_cmplx_q15, METH_VARARGS,""},
+{"arm_cmplx_mult_cmplx_q31",  cmsis_arm_cmplx_mult_cmplx_q31, METH_VARARGS,""},
+{"arm_cmplx_mult_cmplx_f32",  cmsis_arm_cmplx_mult_cmplx_f32, METH_VARARGS,""},
+{"arm_float_to_q31",  cmsis_arm_float_to_q31, METH_VARARGS,""},
+{"arm_float_to_q15",  cmsis_arm_float_to_q15, METH_VARARGS,""},
+{"arm_float_to_q7",  cmsis_arm_float_to_q7, METH_VARARGS,""},
+{"arm_q31_to_q15",  cmsis_arm_q31_to_q15, METH_VARARGS,""},
+{"arm_q31_to_q7",  cmsis_arm_q31_to_q7, METH_VARARGS,""},
+{"arm_q15_to_float",  cmsis_arm_q15_to_float, METH_VARARGS,""},
+{"arm_q15_to_q31",  cmsis_arm_q15_to_q31, METH_VARARGS,""},
+{"arm_q15_to_q7",  cmsis_arm_q15_to_q7, METH_VARARGS,""},
+{"arm_bilinear_interp_f32",  cmsis_arm_bilinear_interp_f32, METH_VARARGS,""},
+{"arm_bilinear_interp_q31",  cmsis_arm_bilinear_interp_q31, METH_VARARGS,""},
+{"arm_bilinear_interp_q15",  cmsis_arm_bilinear_interp_q15, METH_VARARGS,""},
+{"arm_bilinear_interp_q7",  cmsis_arm_bilinear_interp_q7, METH_VARARGS,""},
+
+    {"error_out", (PyCFunction)error_out, METH_NOARGS, NULL},
+    {NULL, NULL, 0, NULL}        /* Sentinel */
+};
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/PythonWrapper/cmsisdsp_pkg/src/fftinit.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/PythonWrapper/cmsisdsp_pkg/src/fftinit.c
new file mode 100644
index 0000000..9845a05
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/PythonWrapper/cmsisdsp_pkg/src/fftinit.c
@@ -0,0 +1,262 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Python Wrapper
+ * Title:        fftinit.c
+ * Description:  FFT init functions for the Python wrapper
+ *
+ * $Date:        25. March 2019
+ * $Revision:    V0.0.1
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+#include "arm_math.h"
+#include "arm_common_tables.h"
+#include "arm_const_structs.h"
+
+#define FFTINIT(SIZE)                                           \
+  S->bitRevLength = arm_cfft_sR_f32_len##SIZE.bitRevLength;        \
+  S->pBitRevTable = arm_cfft_sR_f32_len##SIZE.pBitRevTable;         \
+  S->pTwiddle = arm_cfft_sR_f32_len##SIZE.pTwiddle;
+
+#define FFTFXTINIT(EXT,SIZE)                                           \
+  S->bitRevLength = arm_cfft_sR_##EXT##_len##SIZE.bitRevLength;        \
+  S->pBitRevTable = arm_cfft_sR_##EXT##_len##SIZE.pBitRevTable;         \
+  S->pTwiddle = arm_cfft_sR_##EXT##_len##SIZE.pTwiddle;
+
+arm_status arm_cfft_init_f32(
+  arm_cfft_instance_f32 * S,
+  uint16_t fftLen)
+{
+        /*  Initialise the default arm status */                                
+        arm_status status = ARM_MATH_SUCCESS;                                   
+                                                                                
+        /*  Initialise the FFT length */                                        
+        S->fftLen = fftLen;          
+                                                                                
+        /*  Initialise the Twiddle coefficient pointer */                       
+        S->pTwiddle = (float32_t *)twiddleCoef_4096;                         
+                                                                                
+                                                                                
+        /*  Initializations of Instance structure depending on the FFT length */
+        switch (S->fftLen) {                                                    
+            /*  Initializations of structure parameters for 4096 point FFT */   
+        case 4096U:                                                             
+            /*  Initialise the bit reversal table modifier */                   
+            FFTINIT(4096);      
+            break;                                                              
+                                                                                
+            /*  Initializations of structure parameters for 2048 point FFT */   
+        case 2048U:                                                             
+            /*  Initialise the bit reversal table modifier */                   
+            FFTINIT(2048);                 
+                                                                            
+            break;                                                              
+                                                                                
+            /*  Initializations of structure parameters for 1024 point FFT */   
+        case 1024U:                                                             
+            /*  Initialise the bit reversal table modifier */                   
+            FFTINIT(1024);                 
+                                                                         
+            break;                                                              
+                                                                                
+            /*  Initializations of structure parameters for 512 point FFT */    
+        case 512U:                                                              
+            /*  Initialise the bit reversal table modifier */                   
+            FFTINIT(512);                                                                                   
+            break;                                                              
+                                                                                
+        case 256U:                                                              
+            FFTINIT(256);                                                                                  
+            break;                                                              
+                                                                                
+        case 128U:                                                              
+            FFTINIT(128);                                                                                  
+            break;                                                              
+                                                                                
+        case 64U:                                                               
+            FFTINIT(64);                                                                               
+            break;                                                              
+                                                                                
+        case 32U:                                                               
+            FFTINIT(32);                                                                                
+            break;                                                              
+                                                                                
+        case 16U:                                                               
+            /*  Initializations of structure parameters for 16 point FFT */     
+            FFTINIT(16);   
+            break;                                                              
+                                                                                
+                                                                                
+        default:                                                                
+            /*  Reporting argument error if fftSize is not valid value */       
+            status = ARM_MATH_ARGUMENT_ERROR;                                   
+            break;                                                              
+        }                                                                       
+                                                                                
+                                                                                
+        return (status);    
+}
+
+arm_status arm_cfft_init_q31(
+  arm_cfft_instance_q31 * S,
+  uint16_t fftLen)
+{
+        /*  Initialise the default arm status */                                
+        arm_status status = ARM_MATH_SUCCESS;                                   
+                                                                                
+        /*  Initialise the FFT length */                                        
+        S->fftLen = fftLen;          
+                                                                                
+        /*  Initialise the Twiddle coefficient pointer */                       
+        S->pTwiddle = (float32_t *)twiddleCoef_4096;                         
+                                                                                
+                                                                                
+        /*  Initializations of Instance structure depending on the FFT length */
+        switch (S->fftLen) {                                                    
+            /*  Initializations of structure parameters for 4096 point FFT */   
+        case 4096U:                                                             
+            /*  Initialise the bit reversal table modifier */                   
+            FFTFXTINIT(q31,4096);      
+            break;                                                              
+                                                                                
+            /*  Initializations of structure parameters for 2048 point FFT */   
+        case 2048U:                                                             
+            /*  Initialise the bit reversal table modifier */                   
+             FFTFXTINIT(q31,2048);                 
+                                                                            
+            break;                                                              
+                                                                                
+            /*  Initializations of structure parameters for 1024 point FFT */   
+        case 1024U:                                                             
+            /*  Initialise the bit reversal table modifier */                   
+             FFTFXTINIT(q31,1024);                 
+                                                                         
+            break;                                                              
+                                                                                
+            /*  Initializations of structure parameters for 512 point FFT */    
+        case 512U:                                                              
+            /*  Initialise the bit reversal table modifier */                   
+             FFTFXTINIT(q31,512);                                                                                   
+            break;                                                              
+                                                                                
+        case 256U:                                                              
+             FFTFXTINIT(q31,256);                                                                                  
+            break;                                                              
+                                                                                
+        case 128U:                                                              
+             FFTFXTINIT(q31,128);                                                                                  
+            break;                                                              
+                                                                                
+        case 64U:                                                               
+             FFTFXTINIT(q31,64);                                                                               
+            break;                                                              
+                                                                                
+        case 32U:                                                               
+             FFTFXTINIT(q31,32);                                                                                
+            break;                                                              
+                                                                                
+        case 16U:                                                               
+            /*  Initializations of structure parameters for 16 point FFT */     
+             FFTFXTINIT(q31,16);   
+            break;                                                              
+                                                                                
+                                                                                
+        default:                                                                
+            /*  Reporting argument error if fftSize is not valid value */       
+            status = ARM_MATH_ARGUMENT_ERROR;                                   
+            break;                                                              
+        }                                                                       
+                                                                                
+                                                                                
+        return (status);    
+}
+
+arm_status arm_cfft_init_q15(
+  arm_cfft_instance_q15 * S,
+  uint16_t fftLen)
+{
+        /*  Initialise the default arm status */                                
+        arm_status status = ARM_MATH_SUCCESS;                                   
+                                                                                
+        /*  Initialise the FFT length */                                        
+        S->fftLen = fftLen;          
+                                                                                
+        /*  Initialise the Twiddle coefficient pointer */                       
+        S->pTwiddle = (float32_t *)twiddleCoef_4096;                         
+                                                                                
+                                                                                
+        /*  Initializations of Instance structure depending on the FFT length */
+        switch (S->fftLen) {                                                    
+            /*  Initializations of structure parameters for 4096 point FFT */   
+        case 4096U:                                                             
+            /*  Initialise the bit reversal table modifier */                   
+            FFTFXTINIT(q15,4096);      
+            break;                                                              
+                                                                                
+            /*  Initializations of structure parameters for 2048 point FFT */   
+        case 2048U:                                                             
+            /*  Initialise the bit reversal table modifier */                   
+             FFTFXTINIT(q15,2048);                 
+                                                                            
+            break;                                                              
+                                                                                
+            /*  Initializations of structure parameters for 1024 point FFT */   
+        case 1024U:                                                             
+            /*  Initialise the bit reversal table modifier */                   
+             FFTFXTINIT(q15,1024);                 
+                                                                         
+            break;                                                              
+                                                                                
+            /*  Initializations of structure parameters for 512 point FFT */    
+        case 512U:                                                              
+            /*  Initialise the bit reversal table modifier */                   
+            FFTFXTINIT(q15,512);                                                                                   
+            break;                                                              
+                                                                                
+        case 256U:                                                              
+            FFTFXTINIT(q15,256);                                                                                  
+            break;                                                              
+                                                                                
+        case 128U:                                                              
+            FFTFXTINIT(q15,128);                                                                                  
+            break;                                                              
+                                                                                
+        case 64U:                                                               
+            FFTFXTINIT(q15,64);                                                                               
+            break;                                                              
+                                                                                
+        case 32U:                                                               
+            FFTFXTINIT(q15,32);                                                                                
+            break;                                                              
+                                                                                
+        case 16U:                                                               
+            /*  Initializations of structure parameters for 16 point FFT */     
+            FFTFXTINIT(q15,16);   
+            break;                                                              
+                                                                                
+                                                                                
+        default:                                                                
+            /*  Reporting argument error if fftSize is not valid value */       
+            status = ARM_MATH_ARGUMENT_ERROR;                                   
+            break;                                                              
+        }                                                                       
+                                                                                
+                                                                                
+        return (status);    
+}
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/BasicMathFunctions.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/BasicMathFunctions.c
new file mode 100644
index 0000000..b444c11
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/BasicMathFunctions.c
@@ -0,0 +1,63 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        BasicMathFunctions.c
+ * Description:  Combination of all basic math function source files.
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.0.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_abs_f32.c"
+#include "arm_abs_q15.c"
+#include "arm_abs_q31.c"
+#include "arm_abs_q7.c"
+#include "arm_add_f32.c"
+#include "arm_add_q15.c"
+#include "arm_add_q31.c"
+#include "arm_add_q7.c"
+#include "arm_dot_prod_f32.c"
+#include "arm_dot_prod_q15.c"
+#include "arm_dot_prod_q31.c"
+#include "arm_dot_prod_q7.c"
+#include "arm_mult_f32.c"
+#include "arm_mult_q15.c"
+#include "arm_mult_q31.c"
+#include "arm_mult_q7.c"
+#include "arm_negate_f32.c"
+#include "arm_negate_q15.c"
+#include "arm_negate_q31.c"
+#include "arm_negate_q7.c"
+#include "arm_offset_f32.c"
+#include "arm_offset_q15.c"
+#include "arm_offset_q31.c"
+#include "arm_offset_q7.c"
+#include "arm_scale_f32.c"
+#include "arm_scale_q15.c"
+#include "arm_scale_q31.c"
+#include "arm_scale_q7.c"
+#include "arm_shift_q15.c"
+#include "arm_shift_q31.c"
+#include "arm_shift_q7.c"
+#include "arm_sub_f32.c"
+#include "arm_sub_q15.c"
+#include "arm_sub_q31.c"
+#include "arm_sub_q7.c"
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/CMakeLists.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/CMakeLists.txt
new file mode 100644
index 0000000..717669f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/CMakeLists.txt
@@ -0,0 +1,16 @@
+cmake_minimum_required (VERSION 3.6)
+
+project(CMSISDSPBasicMath)
+
+
+file(GLOB SRC "./*_*.c")
+
+add_library(CMSISDSPBasicMath STATIC ${SRC})
+
+configdsp(CMSISDSPBasicMath ..)
+
+### Includes
+target_include_directories(CMSISDSPBasicMath PUBLIC "${DSP}/../../Include")
+
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_abs_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_abs_f32.c
new file mode 100644
index 0000000..a7d2624
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_abs_f32.c
@@ -0,0 +1,146 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_abs_f32.c
+ * Description:  Floating-point vector absolute value
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include <math.h>
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @defgroup BasicAbs Vector Absolute Value
+
+  Computes the absolute value of a vector on an element-by-element basis.
+
+  <pre>
+      pDst[n] = abs(pSrc[n]),   0 <= n < blockSize.
+  </pre>
+
+  The functions support in-place computation allowing the source and
+  destination pointers to reference the same memory buffer.
+  There are separate functions for floating-point, Q7, Q15, and Q31 data types.
+ */
+
+/**
+  @addtogroup BasicAbs
+  @{
+ */
+
+/**
+  @brief         Floating-point vector absolute value.
+  @param[in]     pSrc       points to the input vector
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+ */
+
+void arm_abs_f32(
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+
+#if defined(ARM_MATH_NEON)
+    float32x4_t vec1;
+    float32x4_t res;
+
+    /* Compute 4 outputs at a time */
+    blkCnt = blockSize >> 2U;
+
+    while (blkCnt > 0U)
+    {
+        /* C = |A| */
+
+    	/* Calculate absolute values and then store the results in the destination buffer. */
+        vec1 = vld1q_f32(pSrc);
+        res = vabsq_f32(vec1);
+        vst1q_f32(pDst, res);
+
+        /* Increment pointers */
+        pSrc += 4;
+        pDst += 4;
+        
+        /* Decrement the loop counter */
+        blkCnt--;
+    }
+
+    /* Tail */
+    blkCnt = blockSize & 0x3;
+
+#else
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = |A| */
+
+    /* Calculate absolute and store result in destination buffer. */
+    *pDst++ = fabsf(*pSrc++);
+
+    *pDst++ = fabsf(*pSrc++);
+
+    *pDst++ = fabsf(*pSrc++);
+
+    *pDst++ = fabsf(*pSrc++);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+#endif /* #if defined(ARM_MATH_NEON) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = |A| */
+
+    /* Calculate absolute and store result in destination buffer. */
+    *pDst++ = fabsf(*pSrc++);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicAbs group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_abs_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_abs_q15.c
new file mode 100644
index 0000000..eb944ce
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_abs_q15.c
@@ -0,0 +1,132 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_abs_q15.c
+ * Description:  Q15 vector absolute value
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicAbs
+  @{
+ */
+
+/**
+  @brief         Q15 vector absolute value.
+  @param[in]     pSrc       points to the input vector
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   The Q15 value -1 (0x8000) will be saturated to the maximum allowable positive value 0x7FFF.
+ */
+
+void arm_abs_q15(
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q15_t in;                                      /* Temporary input variable */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = |A| */
+
+    /* Calculate absolute of input (if -1 then saturated to 0x7fff) and store result in destination buffer. */
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = (in > 0) ? in : (q15_t)__QSUB16(0, in);
+#else
+    *pDst++ = (in > 0) ? in : ((in == (q15_t) 0x8000) ? 0x7fff : -in);
+#endif
+
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = (in > 0) ? in : (q15_t)__QSUB16(0, in);
+#else
+    *pDst++ = (in > 0) ? in : ((in == (q15_t) 0x8000) ? 0x7fff : -in);
+#endif
+
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = (in > 0) ? in : (q15_t)__QSUB16(0, in);
+#else
+    *pDst++ = (in > 0) ? in : ((in == (q15_t) 0x8000) ? 0x7fff : -in);
+#endif
+
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = (in > 0) ? in : (q15_t)__QSUB16(0, in);
+#else
+    *pDst++ = (in > 0) ? in : ((in == (q15_t) 0x8000) ? 0x7fff : -in);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = |A| */
+
+    /* Calculate absolute of input (if -1 then saturated to 0x7fff) and store result in destination buffer. */
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = (in > 0) ? in : (q15_t)__QSUB16(0, in);
+#else
+    *pDst++ = (in > 0) ? in : ((in == (q15_t) 0x8000) ? 0x7fff : -in);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicAbs group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_abs_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_abs_q31.c
new file mode 100644
index 0000000..bf7608b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_abs_q31.c
@@ -0,0 +1,132 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_abs_q31.c
+ * Description:  Q31 vector absolute value
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicAbs
+  @{
+ */
+
+/**
+  @brief         Q31 vector absolute value.
+  @param[in]     pSrc       points to the input vector
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   The Q31 value -1 (0x80000000) will be saturated to the maximum allowable positive value 0x7FFFFFFF.
+ */
+
+void arm_abs_q31(
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q31_t in;                                      /* Temporary variable */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = |A| */
+
+    /* Calculate absolute of input (if -1 then saturated to 0x7fffffff) and store result in destination buffer. */
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = (in > 0) ? in : (q31_t)__QSUB(0, in);
+#else
+    *pDst++ = (in > 0) ? in : ((in == INT32_MIN) ? INT32_MAX : -in);
+#endif
+
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = (in > 0) ? in : (q31_t)__QSUB(0, in);
+#else
+    *pDst++ = (in > 0) ? in : ((in == INT32_MIN) ? INT32_MAX : -in);
+#endif
+
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = (in > 0) ? in : (q31_t)__QSUB(0, in);
+#else
+    *pDst++ = (in > 0) ? in : ((in == INT32_MIN) ? INT32_MAX : -in);
+#endif
+
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = (in > 0) ? in : (q31_t)__QSUB(0, in);
+#else
+    *pDst++ = (in > 0) ? in : ((in == INT32_MIN) ? INT32_MAX : -in);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = |A| */
+
+    /* Calculate absolute of input (if -1 then saturated to 0x7fffffff) and store result in destination buffer. */
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = (in > 0) ? in : (q31_t)__QSUB(0, in);
+#else
+    *pDst++ = (in > 0) ? in : ((in == INT32_MIN) ? INT32_MAX : -in);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicAbs group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_abs_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_abs_q7.c
new file mode 100644
index 0000000..a6c4a6c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_abs_q7.c
@@ -0,0 +1,134 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_abs_q7.c
+ * Description:  Q7 vector absolute value
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicAbs
+  @{
+ */
+
+/**
+  @brief         Q7 vector absolute value.
+  @param[in]     pSrc       points to the input vector
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Conditions for optimum performance
+                   Input and output buffers should be aligned by 32-bit
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   The Q7 value -1 (0x80) will be saturated to the maximum allowable positive value 0x7F.
+ */
+
+void arm_abs_q7(
+  const q7_t * pSrc,
+        q7_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q7_t in;                                       /* Temporary input variable */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = |A| */
+
+    /* Calculate absolute of input (if -1 then saturated to 0x7f) and store result in destination buffer. */
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = (in > 0) ? in : (q7_t)__QSUB(0, in);
+#else
+    *pDst++ = (in > 0) ? in : ((in == (q7_t) 0x80) ? (q7_t) 0x7f : -in);
+#endif
+
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = (in > 0) ? in : (q7_t)__QSUB(0, in);
+#else
+    *pDst++ = (in > 0) ? in : ((in == (q7_t) 0x80) ? (q7_t) 0x7f : -in);
+#endif
+
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = (in > 0) ? in : (q7_t)__QSUB(0, in);
+#else
+    *pDst++ = (in > 0) ? in : ((in == (q7_t) 0x80) ? (q7_t) 0x7f : -in);
+#endif
+
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = (in > 0) ? in : (q7_t)__QSUB(0, in);
+#else
+    *pDst++ = (in > 0) ? in : ((in == (q7_t) 0x80) ? (q7_t) 0x7f : -in);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = |A| */
+
+    /* Calculate absolute of input (if -1 then saturated to 0x7f) and store result in destination buffer. */
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = (in > 0) ? in : (q7_t) __QSUB(0, in);
+#else
+    *pDst++ = (in > 0) ? in : ((in == (q7_t) 0x80) ? (q7_t) 0x7f : -in);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicAbs group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_add_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_add_f32.c
new file mode 100644
index 0000000..1c66a24
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_add_f32.c
@@ -0,0 +1,145 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_add_f32.c
+ * Description:  Floating-point vector addition
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @defgroup BasicAdd Vector Addition
+
+  Element-by-element addition of two vectors.
+
+  <pre>
+      pDst[n] = pSrcA[n] + pSrcB[n],   0 <= n < blockSize.
+  </pre>
+
+  There are separate functions for floating-point, Q7, Q15, and Q31 data types.
+ */
+
+/**
+  @addtogroup BasicAdd
+  @{
+ */
+
+/**
+  @brief         Floating-point vector addition.
+  @param[in]     pSrcA      points to first input vector
+  @param[in]     pSrcB      points to second input vector
+  @param[out]    pDst       points to output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+ */
+
+void arm_add_f32(
+  const float32_t * pSrcA,
+  const float32_t * pSrcB,
+        float32_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+
+#if defined(ARM_MATH_NEON)
+    float32x4_t vec1;
+    float32x4_t vec2;
+    float32x4_t res;
+
+    /* Compute 4 outputs at a time */
+    blkCnt = blockSize >> 2U;
+
+    while (blkCnt > 0U)
+    {
+        /* C = A + B */
+
+    	/* Add and then store the results in the destination buffer. */
+        vec1 = vld1q_f32(pSrcA);
+        vec2 = vld1q_f32(pSrcB);
+        res = vaddq_f32(vec1, vec2);
+        vst1q_f32(pDst, res);
+
+        /* Increment pointers */
+        pSrcA += 4;
+        pSrcB += 4; 
+        pDst += 4;
+        
+        /* Decrement the loop counter */
+        blkCnt--;
+    }
+
+    /* Tail */
+    blkCnt = blockSize & 0x3;
+
+#else
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A + B */
+
+    /* Add and store result in destination buffer. */
+    *pDst++ = (*pSrcA++) + (*pSrcB++);
+    *pDst++ = (*pSrcA++) + (*pSrcB++);
+    *pDst++ = (*pSrcA++) + (*pSrcB++);
+    *pDst++ = (*pSrcA++) + (*pSrcB++);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+#endif /* #if defined(ARM_MATH_NEON) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A + B */
+
+    /* Add and store result in destination buffer. */
+    *pDst++ = (*pSrcA++) + (*pSrcB++);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicAdd group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_add_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_add_q15.c
new file mode 100644
index 0000000..bc62937
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_add_q15.c
@@ -0,0 +1,126 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_add_q15.c
+ * Description:  Q15 vector addition
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicAdd
+  @{
+ */
+
+/**
+  @brief         Q15 vector addition.
+  @param[in]     pSrcA      points to the first input vector
+  @param[in]     pSrcB      points to the second input vector
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.
+ */
+
+void arm_add_q15(
+  const q15_t * pSrcA,
+  const q15_t * pSrcB,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+#if defined (ARM_MATH_DSP)
+  q31_t inA1, inA2;
+  q31_t inB1, inB2;
+#endif
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A + B */
+
+#if defined (ARM_MATH_DSP)
+    /* read 2 times 2 samples at a time from sourceA */
+    inA1 = read_q15x2_ia ((q15_t **) &pSrcA);
+    inA2 = read_q15x2_ia ((q15_t **) &pSrcA);
+    /* read 2 times 2 samples at a time from sourceB */
+    inB1 = read_q15x2_ia ((q15_t **) &pSrcB);
+    inB2 = read_q15x2_ia ((q15_t **) &pSrcB);
+
+    /* Add and store 2 times 2 samples at a time */
+    write_q15x2_ia (&pDst, __QADD16(inA1, inB1));
+    write_q15x2_ia (&pDst, __QADD16(inA2, inB2));
+#else
+    *pDst++ = (q15_t) __SSAT(((q31_t) *pSrcA++ + *pSrcB++), 16);
+    *pDst++ = (q15_t) __SSAT(((q31_t) *pSrcA++ + *pSrcB++), 16);
+    *pDst++ = (q15_t) __SSAT(((q31_t) *pSrcA++ + *pSrcB++), 16);
+    *pDst++ = (q15_t) __SSAT(((q31_t) *pSrcA++ + *pSrcB++), 16);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A + B */
+
+    /* Add and store result in destination buffer. */
+#if defined (ARM_MATH_DSP)
+    *pDst++ = (q15_t) __QADD16(*pSrcA++, *pSrcB++);
+#else
+    *pDst++ = (q15_t) __SSAT(((q31_t) *pSrcA++ + *pSrcB++), 16);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicAdd group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_add_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_add_q31.c
new file mode 100644
index 0000000..3c1cbc2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_add_q31.c
@@ -0,0 +1,108 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_add_q31.c
+ * Description:  Q31 vector addition
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicAdd
+  @{
+ */
+
+/**
+  @brief         Q31 vector addition.
+  @param[in]     pSrcA      points to the first input vector
+  @param[in]     pSrcB      points to the second input vector
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q31 range [0x80000000 0x7FFFFFFF] are saturated.
+ */
+
+void arm_add_q31(
+  const q31_t * pSrcA,
+  const q31_t * pSrcB,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A + B */
+
+    /* Add and store result in destination buffer. */
+    *pDst++ = __QADD(*pSrcA++, *pSrcB++);
+
+    *pDst++ = __QADD(*pSrcA++, *pSrcB++);
+
+    *pDst++ = __QADD(*pSrcA++, *pSrcB++);
+
+    *pDst++ = __QADD(*pSrcA++, *pSrcB++);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A + B */
+
+    /* Add and store result in destination buffer. */
+    *pDst++ = __QADD(*pSrcA++, *pSrcB++);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicAdd group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_add_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_add_q7.c
new file mode 100644
index 0000000..f9c4a95
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_add_q7.c
@@ -0,0 +1,109 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_add_q7.c
+ * Description:  Q7 vector addition
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicAdd
+  @{
+ */
+
+/**
+  @brief         Q7 vector addition.
+  @param[in]     pSrcA      points to the first input vector
+  @param[in]     pSrcB      points to the second input vector
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q7 range [0x80 0x7F] are saturated.
+ */
+
+void arm_add_q7(
+  const q7_t * pSrcA,
+  const q7_t * pSrcB,
+        q7_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A + B */
+
+#if defined (ARM_MATH_DSP)
+    /* Add and store result in destination buffer (4 samples at a time). */
+    write_q7x4_ia (&pDst, __QADD8 (read_q7x4_ia ((q7_t **) &pSrcA), read_q7x4_ia ((q7_t **) &pSrcB)));
+#else
+    *pDst++ = (q7_t) __SSAT ((q15_t) *pSrcA++ + *pSrcB++, 8);
+    *pDst++ = (q7_t) __SSAT ((q15_t) *pSrcA++ + *pSrcB++, 8);
+    *pDst++ = (q7_t) __SSAT ((q15_t) *pSrcA++ + *pSrcB++, 8);
+    *pDst++ = (q7_t) __SSAT ((q15_t) *pSrcA++ + *pSrcB++, 8);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A + B */
+
+    /* Add and store result in destination buffer. */
+    *pDst++ = (q7_t) __SSAT((q15_t) *pSrcA++ + *pSrcB++, 8);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicAdd group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_dot_prod_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_dot_prod_f32.c
new file mode 100644
index 0000000..3eee3b9
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_dot_prod_f32.c
@@ -0,0 +1,163 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_dot_prod_f32.c
+ * Description:  Floating-point dot product
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @defgroup BasicDotProd Vector Dot Product
+
+  Computes the dot product of two vectors.
+  The vectors are multiplied element-by-element and then summed.
+
+  <pre>
+      sum = pSrcA[0]*pSrcB[0] + pSrcA[1]*pSrcB[1] + ... + pSrcA[blockSize-1]*pSrcB[blockSize-1]
+  </pre>
+
+  There are separate functions for floating-point, Q7, Q15, and Q31 data types.
+ */
+
+/**
+  @addtogroup BasicDotProd
+  @{
+ */
+
+/**
+  @brief         Dot product of floating-point vectors.
+  @param[in]     pSrcA      points to the first input vector.
+  @param[in]     pSrcB      points to the second input vector.
+  @param[in]     blockSize  number of samples in each vector.
+  @param[out]    result     output result returned here.
+  @return        none
+ */
+
+void arm_dot_prod_f32(
+  const float32_t * pSrcA,
+  const float32_t * pSrcB,
+        uint32_t blockSize,
+        float32_t * result)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        float32_t sum = 0.0f;                          /* Temporary return variable */
+
+#if defined(ARM_MATH_NEON)
+    float32x4_t vec1;
+    float32x4_t vec2;
+    float32x4_t res;
+    float32x4_t accum = vdupq_n_f32(0);    
+
+    /* Compute 4 outputs at a time */
+    blkCnt = blockSize >> 2U;
+
+    vec1 = vld1q_f32(pSrcA);
+    vec2 = vld1q_f32(pSrcB);
+
+    while (blkCnt > 0U)
+    {
+        /* C = A[0]*B[0] + A[1]*B[1] + A[2]*B[2] + ... + A[blockSize-1]*B[blockSize-1] */
+        /* Calculate dot product and then store the result in a temporary buffer. */
+        
+	accum = vmlaq_f32(accum, vec1, vec2);
+	
+        /* Increment pointers */
+        pSrcA += 4;
+        pSrcB += 4; 
+
+        vec1 = vld1q_f32(pSrcA);
+        vec2 = vld1q_f32(pSrcB);
+        
+        /* Decrement the loop counter */
+        blkCnt--;
+    }
+    
+#if __aarch64__
+    sum = vpadds_f32(vpadd_f32(vget_low_f32(accum), vget_high_f32(accum)));
+#else
+    sum = (vpadd_f32(vget_low_f32(accum), vget_high_f32(accum)))[0] + (vpadd_f32(vget_low_f32(accum), vget_high_f32(accum)))[1];
+#endif    
+
+    /* Tail */
+    blkCnt = blockSize & 0x3;
+
+#else
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  /* First part of the processing with loop unrolling. Compute 4 outputs at a time.
+   ** a second loop below computes the remaining 1 to 3 samples. */
+  while (blkCnt > 0U)
+  {
+    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
+
+    /* Calculate dot product and store result in a temporary buffer. */
+    sum += (*pSrcA++) * (*pSrcB++);
+
+    sum += (*pSrcA++) * (*pSrcB++);
+
+    sum += (*pSrcA++) * (*pSrcB++);
+
+    sum += (*pSrcA++) * (*pSrcB++);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+#endif /* #if defined(ARM_MATH_NEON) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
+
+    /* Calculate dot product and store result in a temporary buffer. */
+    sum += (*pSrcA++) * (*pSrcB++);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Store result in destination buffer */
+  *result = sum;
+}
+
+/**
+  @} end of BasicDotProd group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_dot_prod_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_dot_prod_q15.c
new file mode 100644
index 0000000..e303b09
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_dot_prod_q15.c
@@ -0,0 +1,120 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_dot_prod_q15.c
+ * Description:  Q15 dot product
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicDotProd
+  @{
+ */
+
+/**
+  @brief         Dot product of Q15 vectors.
+  @param[in]     pSrcA      points to the first input vector
+  @param[in]     pSrcB      points to the second input vector
+  @param[in]     blockSize  number of samples in each vector
+  @param[out]    result     output result returned here
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The intermediate multiplications are in 1.15 x 1.15 = 2.30 format and these
+                   results are added to a 64-bit accumulator in 34.30 format.
+                   Nonsaturating additions are used and given that there are 33 guard bits in the accumulator
+                   there is no risk of overflow.
+                   The return result is in 34.30 format.
+ */
+
+void arm_dot_prod_q15(
+  const q15_t * pSrcA,
+  const q15_t * pSrcB,
+        uint32_t blockSize,
+        q63_t * result)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q63_t sum = 0;                                 /* Temporary return variable */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
+
+#if defined (ARM_MATH_DSP)
+    /* Calculate dot product and store result in a temporary buffer. */
+    sum = __SMLALD(read_q15x2_ia ((q15_t **) &pSrcA), read_q15x2_ia ((q15_t **) &pSrcB), sum);
+    sum = __SMLALD(read_q15x2_ia ((q15_t **) &pSrcA), read_q15x2_ia ((q15_t **) &pSrcB), sum);
+#else
+    sum += (q63_t)((q31_t) *pSrcA++ * *pSrcB++);
+    sum += (q63_t)((q31_t) *pSrcA++ * *pSrcB++);
+    sum += (q63_t)((q31_t) *pSrcA++ * *pSrcB++);
+    sum += (q63_t)((q31_t) *pSrcA++ * *pSrcB++);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
+
+    /* Calculate dot product and store result in a temporary buffer. */
+//#if defined (ARM_MATH_DSP)
+//    sum  = __SMLALD(*pSrcA++, *pSrcB++, sum);
+//#else
+    sum += (q63_t)((q31_t) *pSrcA++ * *pSrcB++);
+//#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Store result in destination buffer in 34.30 format */
+  *result = sum;
+}
+
+/**
+  @} end of BasicDotProd group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_dot_prod_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_dot_prod_q31.c
new file mode 100644
index 0000000..76cd577
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_dot_prod_q31.c
@@ -0,0 +1,115 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_dot_prod_q31.c
+ * Description:  Q31 dot product
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicDotProd
+  @{
+ */
+
+/**
+  @brief         Dot product of Q31 vectors.
+  @param[in]     pSrcA      points to the first input vector.
+  @param[in]     pSrcB      points to the second input vector.
+  @param[in]     blockSize  number of samples in each vector.
+  @param[out]    result     output result returned here.
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The intermediate multiplications are in 1.31 x 1.31 = 2.62 format and these
+                   are truncated to 2.48 format by discarding the lower 14 bits.
+                   The 2.48 result is then added without saturation to a 64-bit accumulator in 16.48 format.
+                   There are 15 guard bits in the accumulator and there is no risk of overflow as long as
+                   the length of the vectors is less than 2^16 elements.
+                   The return result is in 16.48 format.
+ */
+
+void arm_dot_prod_q31(
+  const q31_t * pSrcA,
+  const q31_t * pSrcB,
+        uint32_t blockSize,
+        q63_t * result)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q63_t sum = 0;                                 /* Temporary return variable */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
+
+    /* Calculate dot product and store result in a temporary buffer. */
+    sum += ((q63_t) *pSrcA++ * *pSrcB++) >> 14U;
+
+    sum += ((q63_t) *pSrcA++ * *pSrcB++) >> 14U;
+
+    sum += ((q63_t) *pSrcA++ * *pSrcB++) >> 14U;
+
+    sum += ((q63_t) *pSrcA++ * *pSrcB++) >> 14U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
+
+    /* Calculate dot product and store result in a temporary buffer. */
+    sum += ((q63_t) *pSrcA++ * *pSrcB++) >> 14U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Store result in destination buffer in 16.48 format */
+  *result = sum;
+}
+
+/**
+  @} end of BasicDotProd group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_dot_prod_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_dot_prod_q7.c
new file mode 100644
index 0000000..8e18a73
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_dot_prod_q7.c
@@ -0,0 +1,139 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_dot_prod_q7.c
+ * Description:  Q7 dot product
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicDotProd
+  @{
+ */
+
+/**
+  @brief         Dot product of Q7 vectors.
+  @param[in]     pSrcA      points to the first input vector
+  @param[in]     pSrcB      points to the second input vector
+  @param[in]     blockSize  number of samples in each vector
+  @param[out]    result     output result returned here
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The intermediate multiplications are in 1.7 x 1.7 = 2.14 format and these
+                   results are added to an accumulator in 18.14 format.
+                   Nonsaturating additions are used and there is no danger of wrap around as long as
+                   the vectors are less than 2^18 elements long.
+                   The return result is in 18.14 format.
+ */
+
+void arm_dot_prod_q7(
+  const q7_t * pSrcA,
+  const q7_t * pSrcB,
+        uint32_t blockSize,
+        q31_t * result)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q31_t sum = 0;                                 /* Temporary return variable */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+#if defined (ARM_MATH_DSP)
+  q31_t input1, input2;                          /* Temporary variables */
+  q31_t inA1, inA2, inB1, inB2;                  /* Temporary variables */
+#endif
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
+
+#if defined (ARM_MATH_DSP)
+    /* read 4 samples at a time from sourceA */
+    input1 = read_q7x4_ia ((q7_t **) &pSrcA);
+    /* read 4 samples at a time from sourceB */
+    input2 = read_q7x4_ia ((q7_t **) &pSrcB);
+
+    /* extract two q7_t samples to q15_t samples */
+    inA1 = __SXTB16(__ROR(input1, 8));
+    /* extract reminaing two samples */
+    inA2 = __SXTB16(input1);
+    /* extract two q7_t samples to q15_t samples */
+    inB1 = __SXTB16(__ROR(input2, 8));
+    /* extract reminaing two samples */
+    inB2 = __SXTB16(input2);
+
+    /* multiply and accumulate two samples at a time */
+    sum = __SMLAD(inA1, inB1, sum);
+    sum = __SMLAD(inA2, inB2, sum);
+#else
+    sum += (q31_t) ((q15_t) *pSrcA++ * *pSrcB++);
+    sum += (q31_t) ((q15_t) *pSrcA++ * *pSrcB++);
+    sum += (q31_t) ((q15_t) *pSrcA++ * *pSrcB++);
+    sum += (q31_t) ((q15_t) *pSrcA++ * *pSrcB++);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
+
+    /* Calculate dot product and store result in a temporary buffer. */
+//#if defined (ARM_MATH_DSP)
+//    sum  = __SMLAD(*pSrcA++, *pSrcB++, sum);
+//#else
+    sum += (q31_t) ((q15_t) *pSrcA++ * *pSrcB++);
+//#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Store result in destination buffer in 18.14 format */
+  *result = sum;
+}
+
+/**
+  @} end of BasicDotProd group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_mult_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_mult_f32.c
new file mode 100644
index 0000000..53ad73c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_mult_f32.c
@@ -0,0 +1,148 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mult_f32.c
+ * Description:  Floating-point vector multiplication
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @defgroup BasicMult Vector Multiplication
+
+  Element-by-element multiplication of two vectors.
+
+  <pre>
+      pDst[n] = pSrcA[n] * pSrcB[n],   0 <= n < blockSize.
+  </pre>
+
+  There are separate functions for floating-point, Q7, Q15, and Q31 data types.
+ */
+
+/**
+  @addtogroup BasicMult
+  @{
+ */
+
+/**
+  @brief         Floating-point vector multiplication.
+  @param[in]     pSrcA      points to the first input vector.
+  @param[in]     pSrcB      points to the second input vector.
+  @param[out]    pDst       points to the output vector.
+  @param[in]     blockSize  number of samples in each vector.
+  @return        none
+ */
+
+void arm_mult_f32(
+  const float32_t * pSrcA,
+  const float32_t * pSrcB,
+        float32_t * pDst,
+        uint32_t blockSize)
+{
+    uint32_t blkCnt;                               /* Loop counter */
+
+#if defined(ARM_MATH_NEON)
+    float32x4_t vec1;
+    float32x4_t vec2;
+    float32x4_t res;
+
+    /* Compute 4 outputs at a time */
+    blkCnt = blockSize >> 2U;
+
+    while (blkCnt > 0U)
+    {
+        /* C = A * B */
+
+    	/* Multiply the inputs and then store the results in the destination buffer. */
+        vec1 = vld1q_f32(pSrcA);
+        vec2 = vld1q_f32(pSrcB);
+        res = vmulq_f32(vec1, vec2);
+        vst1q_f32(pDst, res);
+
+        /* Increment pointers */
+        pSrcA += 4;
+        pSrcB += 4; 
+        pDst += 4;
+        
+        /* Decrement the loop counter */
+        blkCnt--;
+    }
+
+    /* Tail */
+    blkCnt = blockSize & 0x3;
+
+#else
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A * B */
+
+    /* Multiply inputs and store result in destination buffer. */
+    *pDst++ = (*pSrcA++) * (*pSrcB++);
+
+    *pDst++ = (*pSrcA++) * (*pSrcB++);
+
+    *pDst++ = (*pSrcA++) * (*pSrcB++);
+
+    *pDst++ = (*pSrcA++) * (*pSrcB++);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+#endif /* #if defined(ARM_MATH_NEON) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A * B */
+
+    /* Multiply input and store result in destination buffer. */
+    *pDst++ = (*pSrcA++) * (*pSrcB++);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicMult group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_mult_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_mult_q15.c
new file mode 100644
index 0000000..37aa924
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_mult_q15.c
@@ -0,0 +1,143 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mult_q15.c
+ * Description:  Q15 vector multiplication
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicMult
+  @{
+ */
+
+/**
+  @brief         Q15 vector multiplication
+  @param[in]     pSrcA      points to first input vector
+  @param[in]     pSrcB      points to second input vector
+  @param[out]    pDst       points to output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.
+ */
+
+void arm_mult_q15(
+  const q15_t * pSrcA,
+  const q15_t * pSrcB,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+#if defined (ARM_MATH_DSP)
+  q31_t inA1, inA2, inB1, inB2;                  /* Temporary input variables */
+  q15_t out1, out2, out3, out4;                  /* Temporary output variables */
+  q31_t mul1, mul2, mul3, mul4;                  /* Temporary variables */
+#endif
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A * B */
+
+#if defined (ARM_MATH_DSP)
+    /* read 2 samples at a time from sourceA */
+    inA1 = read_q15x2_ia ((q15_t **) &pSrcA);
+    /* read 2 samples at a time from sourceB */
+    inB1 = read_q15x2_ia ((q15_t **) &pSrcB);
+    /* read 2 samples at a time from sourceA */
+    inA2 = read_q15x2_ia ((q15_t **) &pSrcA);
+    /* read 2 samples at a time from sourceB */
+    inB2 = read_q15x2_ia ((q15_t **) &pSrcB);
+
+    /* multiply mul = sourceA * sourceB */
+    mul1 = (q31_t) ((q15_t) (inA1 >> 16) * (q15_t) (inB1 >> 16));
+    mul2 = (q31_t) ((q15_t) (inA1      ) * (q15_t) (inB1      ));
+    mul3 = (q31_t) ((q15_t) (inA2 >> 16) * (q15_t) (inB2 >> 16));
+    mul4 = (q31_t) ((q15_t) (inA2      ) * (q15_t) (inB2      ));
+
+    /* saturate result to 16 bit */
+    out1 = (q15_t) __SSAT(mul1 >> 15, 16);
+    out2 = (q15_t) __SSAT(mul2 >> 15, 16);
+    out3 = (q15_t) __SSAT(mul3 >> 15, 16);
+    out4 = (q15_t) __SSAT(mul4 >> 15, 16);
+
+    /* store result to destination */
+#ifndef ARM_MATH_BIG_ENDIAN
+    write_q15x2_ia (&pDst, __PKHBT(out2, out1, 16));
+    write_q15x2_ia (&pDst, __PKHBT(out4, out3, 16));
+#else
+    write_q15x2_ia (&pDst, __PKHBT(out1, out2, 16));
+    write_q15x2_ia (&pDst, __PKHBT(out3, out4, 16));
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+#else
+    *pDst++ = (q15_t) __SSAT((((q31_t) (*pSrcA++) * (*pSrcB++)) >> 15), 16);
+    *pDst++ = (q15_t) __SSAT((((q31_t) (*pSrcA++) * (*pSrcB++)) >> 15), 16);
+    *pDst++ = (q15_t) __SSAT((((q31_t) (*pSrcA++) * (*pSrcB++)) >> 15), 16);
+    *pDst++ = (q15_t) __SSAT((((q31_t) (*pSrcA++) * (*pSrcB++)) >> 15), 16);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A * B */
+
+    /* Multiply inputs and store result in destination buffer. */
+    *pDst++ = (q15_t) __SSAT((((q31_t) (*pSrcA++) * (*pSrcB++)) >> 15), 16);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicMult group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_mult_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_mult_q31.c
new file mode 100644
index 0000000..9592684
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_mult_q31.c
@@ -0,0 +1,119 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mult_q31.c
+ * Description:  Q31 vector multiplication
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicMult
+  @{
+ */
+
+/**
+  @brief         Q31 vector multiplication.
+  @param[in]     pSrcA      points to the first input vector.
+  @param[in]     pSrcB      points to the second input vector.
+  @param[out]    pDst       points to the output vector.
+  @param[in]     blockSize  number of samples in each vector.
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q31 range[0x80000000 0x7FFFFFFF] are saturated.
+ */
+
+void arm_mult_q31(
+  const q31_t * pSrcA,
+  const q31_t * pSrcB,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q31_t out;                                     /* Temporary output variable */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A * B */
+
+    /* Multiply inputs and store result in destination buffer. */
+    out = ((q63_t) *pSrcA++ * *pSrcB++) >> 32;
+    out = __SSAT(out, 31);
+    *pDst++ = out << 1U;
+
+    out = ((q63_t) *pSrcA++ * *pSrcB++) >> 32;
+    out = __SSAT(out, 31);
+    *pDst++ = out << 1U;
+
+    out = ((q63_t) *pSrcA++ * *pSrcB++) >> 32;
+    out = __SSAT(out, 31);
+    *pDst++ = out << 1U;
+
+    out = ((q63_t) *pSrcA++ * *pSrcB++) >> 32;
+    out = __SSAT(out, 31);
+    *pDst++ = out << 1U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A * B */
+
+    /* Multiply inputs and store result in destination buffer. */
+    out = ((q63_t) *pSrcA++ * *pSrcB++) >> 32;
+    out = __SSAT(out, 31);
+    *pDst++ = out << 1U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicMult group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_mult_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_mult_q7.c
new file mode 100644
index 0000000..5587ce5
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_mult_q7.c
@@ -0,0 +1,119 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mult_q7.c
+ * Description:  Q7 vector multiplication
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicMult
+  @{
+ */
+
+/**
+  @brief         Q7 vector multiplication
+  @param[in]     pSrcA      points to the first input vector
+  @param[in]     pSrcB      points to the second input vector
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q7 range [0x80 0x7F] are saturated.
+ */
+
+void arm_mult_q7(
+  const q7_t * pSrcA,
+  const q7_t * pSrcB,
+        q7_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+#if defined (ARM_MATH_DSP)
+  q7_t out1, out2, out3, out4;                   /* Temporary output variables */
+#endif
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A * B */
+
+#if defined (ARM_MATH_DSP)
+    /* Multiply inputs and store results in temporary variables */
+    out1 = (q7_t) __SSAT((((q15_t) (*pSrcA++) * (*pSrcB++)) >> 7), 8);
+    out2 = (q7_t) __SSAT((((q15_t) (*pSrcA++) * (*pSrcB++)) >> 7), 8);
+    out3 = (q7_t) __SSAT((((q15_t) (*pSrcA++) * (*pSrcB++)) >> 7), 8);
+    out4 = (q7_t) __SSAT((((q15_t) (*pSrcA++) * (*pSrcB++)) >> 7), 8);
+
+    /* Pack and store result in destination buffer (in single write) */
+    write_q7x4_ia (&pDst, __PACKq7(out1, out2, out3, out4));
+#else
+    *pDst++ = (q7_t) __SSAT((((q15_t) (*pSrcA++) * (*pSrcB++)) >> 7), 8);
+    *pDst++ = (q7_t) __SSAT((((q15_t) (*pSrcA++) * (*pSrcB++)) >> 7), 8);
+    *pDst++ = (q7_t) __SSAT((((q15_t) (*pSrcA++) * (*pSrcB++)) >> 7), 8);
+    *pDst++ = (q7_t) __SSAT((((q15_t) (*pSrcA++) * (*pSrcB++)) >> 7), 8);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A * B */
+
+    /* Multiply input and store result in destination buffer. */
+    *pDst++ = (q7_t) __SSAT((((q15_t) (*pSrcA++) * (*pSrcB++)) >> 7), 8);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicMult group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_negate_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_negate_f32.c
new file mode 100644
index 0000000..f807112
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_negate_f32.c
@@ -0,0 +1,145 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_negate_f32.c
+ * Description:  Negates floating-point vectors
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @defgroup BasicNegate Vector Negate
+
+  Negates the elements of a vector.
+
+  <pre>
+      pDst[n] = -pSrc[n],   0 <= n < blockSize.
+  </pre>
+
+  The functions support in-place computation allowing the source and
+  destination pointers to reference the same memory buffer.
+  There are separate functions for floating-point, Q7, Q15, and Q31 data types.
+ */
+
+/**
+  @addtogroup BasicNegate
+  @{
+ */
+
+/**
+  @brief         Negates the elements of a floating-point vector.
+  @param[in]     pSrc       points to input vector.
+  @param[out]    pDst       points to output vector.
+  @param[in]     blockSize  number of samples in each vector.
+  @return        none
+ */
+
+void arm_negate_f32(
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+
+#if defined(ARM_MATH_NEON_EXPERIMENTAL)
+    float32x4_t vec1;
+    float32x4_t res;
+
+    /* Compute 4 outputs at a time */
+    blkCnt = blockSize >> 2U;
+
+    while (blkCnt > 0U)
+    {
+        /* C = -A */
+
+    	/* Negate and then store the results in the destination buffer. */
+        vec1 = vld1q_f32(pSrc);
+        res = vnegq_f32(vec1);
+        vst1q_f32(pDst, res);
+
+        /* Increment pointers */
+        pSrc += 4;
+        pDst += 4;
+        
+        /* Decrement the loop counter */
+        blkCnt--;
+    }
+
+    /* Tail */
+    blkCnt = blockSize & 0x3;
+
+#else
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = -A */
+
+    /* Negate and store result in destination buffer. */
+    *pDst++ = -*pSrc++;
+
+    *pDst++ = -*pSrc++;
+
+    *pDst++ = -*pSrc++;
+
+    *pDst++ = -*pSrc++;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+#endif /* #if defined(ARM_MATH_NEON_EXPERIMENTAL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = -A */
+
+    /* Negate and store result in destination buffer. */
+    *pDst++ = -*pSrc++;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicNegate group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_negate_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_negate_q15.c
new file mode 100644
index 0000000..267e4cc
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_negate_q15.c
@@ -0,0 +1,126 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_negate_q15.c
+ * Description:  Negates Q15 vectors
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicNegate
+  @{
+ */
+
+/**
+  @brief         Negates the elements of a Q15 vector.
+  @param[in]     pSrc       points to the input vector.
+  @param[out]    pDst       points to the output vector.
+  @param[in]     blockSize  number of samples in each vector.
+  @return        none
+
+  @par           Conditions for optimum performance
+                   Input and output buffers should be aligned by 32-bit
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   The Q15 value -1 (0x8000) is saturated to the maximum allowable positive value 0x7FFF.
+ */
+
+void arm_negate_q15(
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q15_t in;                                      /* Temporary input variable */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+#if defined (ARM_MATH_DSP)
+  q31_t in1;                                    /* Temporary input variables */
+#endif
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = -A */
+
+#if defined (ARM_MATH_DSP)
+    /* Negate and store result in destination buffer (2 samples at a time). */
+    in1 = read_q15x2_ia ((q15_t **) &pSrc);
+    write_q15x2_ia (&pDst, __QSUB16(0, in1));
+
+    in1 = read_q15x2_ia ((q15_t **) &pSrc);
+    write_q15x2_ia (&pDst, __QSUB16(0, in1));
+#else
+    in = *pSrc++;
+    *pDst++ = (in == (q15_t) 0x8000) ? (q15_t) 0x7fff : -in;
+
+    in = *pSrc++;
+    *pDst++ = (in == (q15_t) 0x8000) ? (q15_t) 0x7fff : -in;
+
+    in = *pSrc++;
+    *pDst++ = (in == (q15_t) 0x8000) ? (q15_t) 0x7fff : -in;
+
+    in = *pSrc++;
+    *pDst++ = (in == (q15_t) 0x8000) ? (q15_t) 0x7fff : -in;
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = -A */
+
+    /* Negate and store result in destination buffer. */
+    in = *pSrc++;
+    *pDst++ = (in == (q15_t) 0x8000) ? (q15_t) 0x7fff : -in;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicNegate group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_negate_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_negate_q31.c
new file mode 100644
index 0000000..645fb0a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_negate_q31.c
@@ -0,0 +1,132 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_negate_q31.c
+ * Description:  Negates Q31 vectors
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicNegate
+  @{
+ */
+
+/**
+  @brief         Negates the elements of a Q31 vector.
+  @param[in]     pSrc       points to the input vector.
+  @param[out]    pDst       points to the output vector.
+  @param[in]     blockSize   number of samples in each vector.
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   The Q31 value -1 (0x80000000) is saturated to the maximum allowable positive value 0x7FFFFFFF.
+ */
+
+void arm_negate_q31(
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q31_t in;                                      /* Temporary input variable */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = -A */
+
+    /* Negate and store result in destination buffer. */
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = __QSUB(0, in);
+#else
+    *pDst++ = (in == INT32_MIN) ? INT32_MAX : -in;
+#endif
+
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = __QSUB(0, in);
+#else
+    *pDst++ = (in == INT32_MIN) ? INT32_MAX : -in;
+#endif
+
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = __QSUB(0, in);
+#else
+    *pDst++ = (in == INT32_MIN) ? INT32_MAX : -in;
+#endif
+
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = __QSUB(0, in);
+#else
+    *pDst++ = (in == INT32_MIN) ? INT32_MAX : -in;
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = -A */
+
+    /* Negate and store result in destination buffer. */
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = __QSUB(0, in);
+#else
+    *pDst++ = (in == INT32_MIN) ? INT32_MAX : -in;
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicNegate group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_negate_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_negate_q7.c
new file mode 100644
index 0000000..40a373e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_negate_q7.c
@@ -0,0 +1,126 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_negate_q7.c
+ * Description:  Negates Q7 vectors
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicNegate
+  @{
+ */
+
+/**
+  @brief         Negates the elements of a Q7 vector.
+  @param[in]     pSrc       points to the input vector.
+  @param[out]    pDst       points to the output vector.
+  @param[in]     blockSize   number of samples in each vector.
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   The Q7 value -1 (0x80) is saturated to the maximum allowable positive value 0x7F.
+ */
+
+void arm_negate_q7(
+  const q7_t * pSrc,
+        q7_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q7_t in;                                       /* Temporary input variable */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+#if defined (ARM_MATH_DSP)
+  q31_t in1;                                    /* Temporary input variable */
+#endif
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = -A */
+
+#if defined (ARM_MATH_DSP)
+    /* Negate and store result in destination buffer (4 samples at a time). */
+    in1 = read_q7x4_ia ((q7_t **) &pSrc);
+    write_q7x4_ia (&pDst, __QSUB8(0, in1));
+#else
+    in = *pSrc++;
+    *pDst++ = (in == (q7_t) 0x80) ? (q7_t) 0x7f : -in;
+
+    in = *pSrc++;
+    *pDst++ = (in == (q7_t) 0x80) ? (q7_t) 0x7f : -in;
+
+    in = *pSrc++;
+    *pDst++ = (in == (q7_t) 0x80) ? (q7_t) 0x7f : -in;
+
+    in = *pSrc++;
+    *pDst++ = (in == (q7_t) 0x80) ? (q7_t) 0x7f : -in;
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = -A */
+
+    /* Negate and store result in destination buffer. */
+    in = *pSrc++;
+
+#if defined (ARM_MATH_DSP)
+    *pDst++ = (q7_t) __QSUB(0, in);
+#else
+    *pDst++ = (in == (q7_t) 0x80) ? (q7_t) 0x7f : -in;
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicNegate group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_offset_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_offset_f32.c
new file mode 100644
index 0000000..b10e3f1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_offset_f32.c
@@ -0,0 +1,147 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_offset_f32.c
+ * Description:  Floating-point vector offset
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @defgroup BasicOffset Vector Offset
+
+  Adds a constant offset to each element of a vector.
+
+  <pre>
+      pDst[n] = pSrc[n] + offset,   0 <= n < blockSize.
+  </pre>
+
+  The functions support in-place computation allowing the source and
+  destination pointers to reference the same memory buffer.
+  There are separate functions for floating-point, Q7, Q15, and Q31 data types.
+ */
+
+/**
+  @addtogroup BasicOffset
+  @{
+ */
+
+/**
+  @brief         Adds a constant offset to a floating-point vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     offset     is the offset to be added
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+ */
+
+void arm_offset_f32(
+  const float32_t * pSrc,
+        float32_t offset,
+        float32_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+
+#if defined(ARM_MATH_NEON_EXPERIMENTAL)
+    float32x4_t vec1;
+    float32x4_t res;
+
+    /* Compute 4 outputs at a time */
+    blkCnt = blockSize >> 2U;
+
+    while (blkCnt > 0U)
+    {
+        /* C = A + offset */
+ 
+        /* Add offset and then store the results in the destination buffer. */
+        vec1 = vld1q_f32(pSrc);
+        res = vaddq_f32(vec1,vdupq_n_f32(offset));
+        vst1q_f32(pDst, res);
+
+        /* Increment pointers */
+        pSrc += 4;
+        pDst += 4;
+        
+        /* Decrement the loop counter */
+        blkCnt--;
+    }
+
+    /* Tail */
+    blkCnt = blockSize & 0x3;
+
+#else
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A + offset */
+
+    /* Add offset and store result in destination buffer. */
+    *pDst++ = (*pSrc++) + offset;
+
+    *pDst++ = (*pSrc++) + offset;
+
+    *pDst++ = (*pSrc++) + offset;
+
+    *pDst++ = (*pSrc++) + offset;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+#endif /* #if defined(ARM_MATH_NEON_EXPERIMENTAL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A + offset */
+
+    /* Add offset and store result in destination buffer. */
+    *pDst++ = (*pSrc++) + offset;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicOffset group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_offset_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_offset_q15.c
new file mode 100644
index 0000000..cd2f22b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_offset_q15.c
@@ -0,0 +1,121 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_offset_q15.c
+ * Description:  Q15 vector offset
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicOffset
+  @{
+ */
+
+/**
+  @brief         Adds a constant offset to a Q15 vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     offset     is the offset to be added
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.
+ */
+
+void arm_offset_q15(
+  const q15_t * pSrc,
+        q15_t offset,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+#if defined (ARM_MATH_DSP)
+  q31_t offset_packed;                           /* Offset packed to 32 bit */
+
+  /* Offset is packed to 32 bit in order to use SIMD32 for addition */
+  offset_packed = __PKHBT(offset, offset, 16);
+#endif
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A + offset */
+
+#if defined (ARM_MATH_DSP)
+    /* Add offset and store result in destination buffer (2 samples at a time). */
+    write_q15x2_ia (&pDst, __QADD16(read_q15x2_ia ((q15_t **) &pSrc), offset_packed));
+    write_q15x2_ia (&pDst, __QADD16(read_q15x2_ia ((q15_t **) &pSrc), offset_packed));
+#else
+    *pDst++ = (q15_t) __SSAT(((q31_t) *pSrc++ + offset), 16);
+    *pDst++ = (q15_t) __SSAT(((q31_t) *pSrc++ + offset), 16);
+    *pDst++ = (q15_t) __SSAT(((q31_t) *pSrc++ + offset), 16);
+    *pDst++ = (q15_t) __SSAT(((q31_t) *pSrc++ + offset), 16);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A + offset */
+
+    /* Add offset and store result in destination buffer. */
+#if defined (ARM_MATH_DSP)
+    *pDst++ = (q15_t) __QADD16(*pSrc++, offset);
+#else
+    *pDst++ = (q15_t) __SSAT(((q31_t) *pSrc++ + offset), 16);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicOffset group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_offset_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_offset_q31.c
new file mode 100644
index 0000000..5de36b4
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_offset_q31.c
@@ -0,0 +1,128 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_offset_q31.c
+ * Description:  Q31 vector offset
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicOffset
+  @{
+ */
+
+/**
+  @brief         Adds a constant offset to a Q31 vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     offset     is the offset to be added
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q31 range [0x80000000 0x7FFFFFFF] are saturated.
+ */
+
+void arm_offset_q31(
+  const q31_t * pSrc,
+        q31_t offset,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A + offset */
+
+    /* Add offset and store result in destination buffer. */
+#if defined (ARM_MATH_DSP)
+    *pDst++ = __QADD(*pSrc++, offset);
+#else
+    *pDst++ = (q31_t) clip_q63_to_q31((q63_t) * pSrc++ + offset);
+#endif
+
+#if defined (ARM_MATH_DSP)
+    *pDst++ = __QADD(*pSrc++, offset);
+#else
+    *pDst++ = (q31_t) clip_q63_to_q31((q63_t) * pSrc++ + offset);
+#endif
+
+#if defined (ARM_MATH_DSP)
+    *pDst++ = __QADD(*pSrc++, offset);
+#else
+    *pDst++ = (q31_t) clip_q63_to_q31((q63_t) * pSrc++ + offset);
+#endif
+
+#if defined (ARM_MATH_DSP)
+    *pDst++ = __QADD(*pSrc++, offset);
+#else
+    *pDst++ = (q31_t) clip_q63_to_q31((q63_t) * pSrc++ + offset);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A + offset */
+
+    /* Add offset and store result in destination buffer. */
+#if defined (ARM_MATH_DSP)
+    *pDst++ = __QADD(*pSrc++, offset);
+#else
+    *pDst++ = (q31_t) clip_q63_to_q31((q63_t) * pSrc++ + offset);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicOffset group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_offset_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_offset_q7.c
new file mode 100644
index 0000000..f67db45
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_offset_q7.c
@@ -0,0 +1,116 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_offset_q7.c
+ * Description:  Q7 vector offset
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicOffset
+  @{
+ */
+
+/**
+  @brief         Adds a constant offset to a Q7 vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     offset     is the offset to be added
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q7 range [0x80 0x7F] are saturated.
+ */
+
+void arm_offset_q7(
+  const q7_t * pSrc,
+        q7_t offset,
+        q7_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+#if defined (ARM_MATH_DSP)
+  q31_t offset_packed;                           /* Offset packed to 32 bit */
+
+  /* Offset is packed to 32 bit in order to use SIMD32 for addition */
+  offset_packed = __PACKq7(offset, offset, offset, offset);
+#endif
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A + offset */
+
+#if defined (ARM_MATH_DSP)
+    /* Add offset and store result in destination buffer (4 samples at a time). */
+    write_q7x4_ia (&pDst, __QADD8(read_q7x4_ia ((q7_t **) &pSrc), offset_packed));
+#else
+    *pDst++ = (q7_t) __SSAT(*pSrc++ + offset, 8);
+    *pDst++ = (q7_t) __SSAT(*pSrc++ + offset, 8);
+    *pDst++ = (q7_t) __SSAT(*pSrc++ + offset, 8);
+    *pDst++ = (q7_t) __SSAT(*pSrc++ + offset, 8);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A + offset */
+
+    /* Add offset and store result in destination buffer. */
+    *pDst++ = (q7_t) __SSAT((q15_t) *pSrc++ + offset, 8);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicOffset group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_scale_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_scale_f32.c
new file mode 100644
index 0000000..72ecbe5
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_scale_f32.c
@@ -0,0 +1,159 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_scale_f32.c
+ * Description:  Multiplies a floating-point vector by a scalar
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @defgroup BasicScale Vector Scale
+
+  Multiply a vector by a scalar value.  For floating-point data, the algorithm used is:
+
+  <pre>
+      pDst[n] = pSrc[n] * scale,   0 <= n < blockSize.
+  </pre>
+
+  In the fixed-point Q7, Q15, and Q31 functions, <code>scale</code> is represented by
+  a fractional multiplication <code>scaleFract</code> and an arithmetic shift <code>shift</code>.
+  The shift allows the gain of the scaling operation to exceed 1.0.
+  The algorithm used with fixed-point data is:
+
+  <pre>
+      pDst[n] = (pSrc[n] * scaleFract) << shift,   0 <= n < blockSize.
+  </pre>
+
+  The overall scale factor applied to the fixed-point data is
+  <pre>
+      scale = scaleFract * 2^shift.
+  </pre>
+
+  The functions support in-place computation allowing the source and destination
+  pointers to reference the same memory buffer.
+ */
+
+/**
+  @addtogroup BasicScale
+  @{
+ */
+
+/**
+  @brief         Multiplies a floating-point vector by a scalar.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     scale      scale factor to be applied
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+ */
+
+void arm_scale_f32(
+  const float32_t *pSrc,
+        float32_t scale,
+        float32_t *pDst,
+        uint32_t blockSize)
+{
+  uint32_t blkCnt;                               /* Loop counter */
+#if defined(ARM_MATH_NEON_EXPERIMENTAL)
+    float32x4_t vec1;
+    float32x4_t res;
+
+    /* Compute 4 outputs at a time */
+    blkCnt = blockSize >> 2U;
+
+    while (blkCnt > 0U)
+    {
+        /* C = A * scale */
+
+    	/* Scale the input and then store the results in the destination buffer. */
+        vec1 = vld1q_f32(pSrc);
+        res = vmulq_f32(vec1, vdupq_n_f32(scale));
+        vst1q_f32(pDst, res);
+
+        /* Increment pointers */
+        pSrc += 4; 
+        pDst += 4;
+        
+        /* Decrement the loop counter */
+        blkCnt--;
+    }
+
+    /* Tail */
+    blkCnt = blockSize & 0x3;
+
+#else
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A * scale */
+
+    /* Scale input and store result in destination buffer. */
+    *pDst++ = (*pSrc++) * scale;
+
+    *pDst++ = (*pSrc++) * scale;
+
+    *pDst++ = (*pSrc++) * scale;
+
+    *pDst++ = (*pSrc++) * scale;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+#endif /* #if defined(ARM_MATH_NEON_EXPERIMENTAL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A * scale */
+
+    /* Scale input and store result in destination buffer. */
+    *pDst++ = (*pSrc++) * scale;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicScale group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_scale_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_scale_q15.c
new file mode 100644
index 0000000..039b93d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_scale_q15.c
@@ -0,0 +1,144 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_scale_q15.c
+ * Description:  Multiplies a Q15 vector by a scalar
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicScale
+  @{
+ */
+
+/**
+  @brief         Multiplies a Q15 vector by a scalar.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     scaleFract fractional portion of the scale value
+  @param[in]     shift      number of bits to shift the result by
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The input data <code>*pSrc</code> and <code>scaleFract</code> are in 1.15 format.
+                   These are multiplied to yield a 2.30 intermediate result and this is shifted with saturation to 1.15 format.
+ */
+
+void arm_scale_q15(
+  const q15_t *pSrc,
+        q15_t scaleFract,
+        int8_t shift,
+        q15_t *pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        int8_t kShift = 15 - shift;                    /* Shift to apply after scaling */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+#if defined (ARM_MATH_DSP)
+  q31_t inA1, inA2;
+  q31_t out1, out2, out3, out4;                  /* Temporary output variables */
+  q15_t in1, in2, in3, in4;                      /* Temporary input variables */
+#endif
+#endif
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A * scale */
+
+#if defined (ARM_MATH_DSP)
+    /* read 2 times 2 samples at a time from source */
+    inA1 = read_q15x2_ia ((q15_t **) &pSrc);
+    inA2 = read_q15x2_ia ((q15_t **) &pSrc);
+
+    /* Scale inputs and store result in temporary variables
+     * in single cycle by packing the outputs */
+    out1 = (q31_t) ((q15_t) (inA1 >> 16) * scaleFract);
+    out2 = (q31_t) ((q15_t) (inA1      ) * scaleFract);
+    out3 = (q31_t) ((q15_t) (inA2 >> 16) * scaleFract);
+    out4 = (q31_t) ((q15_t) (inA2      ) * scaleFract);
+
+    /* apply shifting */
+    out1 = out1 >> kShift;
+    out2 = out2 >> kShift;
+    out3 = out3 >> kShift;
+    out4 = out4 >> kShift;
+
+    /* saturate the output */
+    in1 = (q15_t) (__SSAT(out1, 16));
+    in2 = (q15_t) (__SSAT(out2, 16));
+    in3 = (q15_t) (__SSAT(out3, 16));
+    in4 = (q15_t) (__SSAT(out4, 16));
+
+    /* store result to destination */
+    write_q15x2_ia (&pDst, __PKHBT(in2, in1, 16));
+    write_q15x2_ia (&pDst, __PKHBT(in4, in3, 16));
+#else
+    *pDst++ = (q15_t) (__SSAT(((q31_t) *pSrc++ * scaleFract) >> kShift, 16));
+    *pDst++ = (q15_t) (__SSAT(((q31_t) *pSrc++ * scaleFract) >> kShift, 16));
+    *pDst++ = (q15_t) (__SSAT(((q31_t) *pSrc++ * scaleFract) >> kShift, 16));
+    *pDst++ = (q15_t) (__SSAT(((q31_t) *pSrc++ * scaleFract) >> kShift, 16));
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A * scale */
+
+    /* Scale input and store result in destination buffer. */
+    *pDst++ = (q15_t) (__SSAT(((q31_t) *pSrc++ * scaleFract) >> kShift, 16));
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicScale group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_scale_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_scale_q31.c
new file mode 100644
index 0000000..d762ca7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_scale_q31.c
@@ -0,0 +1,191 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_scale_q31.c
+ * Description:  Multiplies a Q31 vector by a scalar
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicScale
+  @{
+ */
+
+/**
+  @brief         Multiplies a Q31 vector by a scalar.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     scaleFract fractional portion of the scale value
+  @param[in]     shift      number of bits to shift the result by
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The input data <code>*pSrc</code> and <code>scaleFract</code> are in 1.31 format.
+                   These are multiplied to yield a 2.62 intermediate result and this is shifted with saturation to 1.31 format.
+ */
+
+void arm_scale_q31(
+  const q31_t *pSrc,
+        q31_t scaleFract,
+        int8_t shift,
+        q31_t *pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q31_t in, out;                                 /* Temporary variables */
+        int8_t kShift = shift + 1;                     /* Shift to apply after scaling */
+        int8_t sign = (kShift & 0x80);
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  if (sign == 0U)
+  {
+    while (blkCnt > 0U)
+    {
+      /* C = A * scale */
+
+      /* Scale input and store result in destination buffer. */
+      in = *pSrc++;                                /* read input from source */
+      in = ((q63_t) in * scaleFract) >> 32;        /* multiply input with scaler value */
+      out = in << kShift;                          /* apply shifting */
+      if (in != (out >> kShift))                   /* saturate the result */
+        out = 0x7FFFFFFF ^ (in >> 31);
+      *pDst++ = out;                               /* Store result destination */
+
+      in = *pSrc++;
+      in = ((q63_t) in * scaleFract) >> 32;
+      out = in << kShift;
+      if (in != (out >> kShift))
+        out = 0x7FFFFFFF ^ (in >> 31);
+      *pDst++ = out;
+
+      in = *pSrc++;
+      in = ((q63_t) in * scaleFract) >> 32;
+      out = in << kShift;
+      if (in != (out >> kShift))
+        out = 0x7FFFFFFF ^ (in >> 31);
+      *pDst++ = out;
+
+      in = *pSrc++;
+      in = ((q63_t) in * scaleFract) >> 32;
+      out = in << kShift;
+      if (in != (out >> kShift))
+        out = 0x7FFFFFFF ^ (in >> 31);
+      *pDst++ = out;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+  else
+  {
+    while (blkCnt > 0U)
+    {
+      /* C = A * scale */
+
+      /* Scale input and store result in destination buffer. */
+      in = *pSrc++;                                /* read four inputs from source */
+      in = ((q63_t) in * scaleFract) >> 32;        /* multiply input with scaler value */
+      out = in >> -kShift;                         /* apply shifting */
+      *pDst++ = out;                               /* Store result destination */
+
+      in = *pSrc++;
+      in = ((q63_t) in * scaleFract) >> 32;
+      out = in >> -kShift;
+      *pDst++ = out;
+
+      in = *pSrc++;
+      in = ((q63_t) in * scaleFract) >> 32;
+      out = in >> -kShift;
+      *pDst++ = out;
+
+      in = *pSrc++;
+      in = ((q63_t) in * scaleFract) >> 32;
+      out = in >> -kShift;
+      *pDst++ = out;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  if (sign == 0U)
+  {
+    while (blkCnt > 0U)
+    {
+      /* C = A * scale */
+
+      /* Scale input and store result in destination buffer. */
+      in = *pSrc++;
+      in = ((q63_t) in * scaleFract) >> 32;
+      out = in << kShift;
+      if (in != (out >> kShift))
+          out = 0x7FFFFFFF ^ (in >> 31);
+      *pDst++ = out;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+  else
+  {
+    while (blkCnt > 0U)
+    {
+      /* C = A * scale */
+
+      /* Scale input and store result in destination buffer. */
+      in = *pSrc++;
+      in = ((q63_t) in * scaleFract) >> 32;
+      out = in >> -kShift;
+      *pDst++ = out;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+
+}
+
+/**
+  @} end of BasicScale group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_scale_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_scale_q7.c
new file mode 100644
index 0000000..cb967d2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_scale_q7.c
@@ -0,0 +1,129 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_scale_q7.c
+ * Description:  Multiplies a Q7 vector by a scalar
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicScale
+  @{
+ */
+
+/**
+  @brief         Multiplies a Q7 vector by a scalar.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     scaleFract fractional portion of the scale value
+  @param[in]     shift      number of bits to shift the result by
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The input data <code>*pSrc</code> and <code>scaleFract</code> are in 1.7 format.
+                   These are multiplied to yield a 2.14 intermediate result and this is shifted with saturation to 1.7 format.
+ */
+
+void arm_scale_q7(
+  const q7_t * pSrc,
+        q7_t scaleFract,
+        int8_t shift,
+        q7_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        int8_t kShift = 7 - shift;                     /* Shift to apply after scaling */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+#if defined (ARM_MATH_DSP)
+  q7_t in1,  in2,  in3,  in4;                    /* Temporary input variables */
+  q7_t out1, out2, out3, out4;                   /* Temporary output variables */
+#endif
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A * scale */
+
+#if defined (ARM_MATH_DSP)
+    /* Reading 4 inputs from memory */
+    in1 = *pSrc++;
+    in2 = *pSrc++;
+    in3 = *pSrc++;
+    in4 = *pSrc++;
+
+    /* Scale inputs and store result in the temporary variable. */
+    out1 = (q7_t) (__SSAT(((in1) * scaleFract) >> kShift, 8));
+    out2 = (q7_t) (__SSAT(((in2) * scaleFract) >> kShift, 8));
+    out3 = (q7_t) (__SSAT(((in3) * scaleFract) >> kShift, 8));
+    out4 = (q7_t) (__SSAT(((in4) * scaleFract) >> kShift, 8));
+
+    /* Pack and store result in destination buffer (in single write) */
+    write_q7x4_ia (&pDst, __PACKq7(out1, out2, out3, out4));
+#else
+    *pDst++ = (q7_t) (__SSAT((((q15_t) *pSrc++ * scaleFract) >> kShift), 8));
+    *pDst++ = (q7_t) (__SSAT((((q15_t) *pSrc++ * scaleFract) >> kShift), 8));
+    *pDst++ = (q7_t) (__SSAT((((q15_t) *pSrc++ * scaleFract) >> kShift), 8));
+    *pDst++ = (q7_t) (__SSAT((((q15_t) *pSrc++ * scaleFract) >> kShift), 8));
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A * scale */
+
+    /* Scale input and store result in destination buffer. */
+    *pDst++ = (q7_t) (__SSAT((((q15_t) *pSrc++ * scaleFract) >> kShift), 8));
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicScale group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_shift_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_shift_q15.c
new file mode 100644
index 0000000..8a15155
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_shift_q15.c
@@ -0,0 +1,201 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_shift_q15.c
+ * Description:  Shifts the elements of a Q15 vector by a specified number of bits
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicShift
+  @{
+ */
+
+/**
+  @brief         Shifts the elements of a Q15 vector a specified number of bits
+  @param[in]     pSrc       points to the input vector
+  @param[in]     shiftBits  number of bits to shift.  A positive value shifts left; a negative value shifts right.
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.
+ */
+
+void arm_shift_q15(
+  const q15_t * pSrc,
+        int8_t shiftBits,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        uint8_t sign = (shiftBits & 0x80);             /* Sign of shiftBits */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+#if defined (ARM_MATH_DSP)
+  q15_t in1, in2;                                /* Temporary input variables */
+#endif
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  /* If the shift value is positive then do right shift else left shift */
+  if (sign == 0U)
+  {
+    while (blkCnt > 0U)
+    {
+      /* C = A << shiftBits */
+
+#if defined (ARM_MATH_DSP)
+      /* read 2 samples from source */
+      in1 = *pSrc++;
+      in2 = *pSrc++;
+
+      /* Shift the inputs and then store the results in the destination buffer. */
+#ifndef ARM_MATH_BIG_ENDIAN
+      write_q15x2_ia (&pDst, __PKHBT(__SSAT((in1 << shiftBits), 16),
+                                     __SSAT((in2 << shiftBits), 16), 16));
+#else
+      write_q15x2_ia (&pDst, __PKHBT(__SSAT((in2 << shiftBits), 16),
+                                      __SSAT((in1 << shiftBits), 16), 16));
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+      /* read 2 samples from source */
+      in1 = *pSrc++;
+      in2 = *pSrc++;
+
+#ifndef ARM_MATH_BIG_ENDIAN
+      write_q15x2_ia (&pDst, __PKHBT(__SSAT((in1 << shiftBits), 16),
+                                     __SSAT((in2 << shiftBits), 16), 16));
+#else
+      write_q15x2_ia (&pDst, __PKHBT(__SSAT((in2 << shiftBits), 16),
+                                     __SSAT((in1 << shiftBits), 16), 16));
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+#else
+      *pDst++ = __SSAT(((q31_t) *pSrc++ << shiftBits), 16);
+      *pDst++ = __SSAT(((q31_t) *pSrc++ << shiftBits), 16);
+      *pDst++ = __SSAT(((q31_t) *pSrc++ << shiftBits), 16);
+      *pDst++ = __SSAT(((q31_t) *pSrc++ << shiftBits), 16);
+#endif
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+  else
+  {
+    while (blkCnt > 0U)
+    {
+      /* C = A >> shiftBits */
+
+#if defined (ARM_MATH_DSP)
+      /* read 2 samples from source */
+      in1 = *pSrc++;
+      in2 = *pSrc++;
+
+      /* Shift the inputs and then store the results in the destination buffer. */
+#ifndef ARM_MATH_BIG_ENDIAN
+      write_q15x2_ia (&pDst, __PKHBT((in1 >> -shiftBits),
+                                     (in2 >> -shiftBits), 16));
+#else
+      write_q15x2_ia (&pDst, __PKHBT((in2 >> -shiftBits),
+                                     (in1 >> -shiftBits), 16));
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+      /* read 2 samples from source */
+      in1 = *pSrc++;
+      in2 = *pSrc++;
+
+#ifndef ARM_MATH_BIG_ENDIAN
+      write_q15x2_ia (&pDst, __PKHBT((in1 >> -shiftBits),
+                                     (in2 >> -shiftBits), 16));
+#else
+      write_q15x2_ia (&pDst, __PKHBT((in2 >> -shiftBits),
+                                     (in1 >> -shiftBits), 16));
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+#else
+      *pDst++ = (*pSrc++ >> -shiftBits);
+      *pDst++ = (*pSrc++ >> -shiftBits);
+      *pDst++ = (*pSrc++ >> -shiftBits);
+      *pDst++ = (*pSrc++ >> -shiftBits);
+#endif
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  /* If the shift value is positive then do right shift else left shift */
+  if (sign == 0U)
+  {
+    while (blkCnt > 0U)
+    {
+      /* C = A << shiftBits */
+
+      /* Shift input and store result in destination buffer. */
+      *pDst++ = __SSAT(((q31_t) *pSrc++ << shiftBits), 16);
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+  else
+  {
+    while (blkCnt > 0U)
+    {
+      /* C = A >> shiftBits */
+
+      /* Shift input and store result in destination buffer. */
+      *pDst++ = (*pSrc++ >> -shiftBits);
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+
+}
+
+/**
+  @} end of BasicShift group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_shift_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_shift_q31.c
new file mode 100644
index 0000000..db6060a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_shift_q31.c
@@ -0,0 +1,181 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_shift_q31.c
+ * Description:  Shifts the elements of a Q31 vector by a specified number of bits
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+/**
+  @defgroup BasicShift Vector Shift
+
+  Shifts the elements of a fixed-point vector by a specified number of bits.
+  There are separate functions for Q7, Q15, and Q31 data types.
+  The underlying algorithm used is:
+
+  <pre>
+      pDst[n] = pSrc[n] << shift,   0 <= n < blockSize.
+  </pre>
+
+  If <code>shift</code> is positive then the elements of the vector are shifted to the left.
+  If <code>shift</code> is negative then the elements of the vector are shifted to the right.
+
+  The functions support in-place computation allowing the source and destination
+  pointers to reference the same memory buffer.
+ */
+
+/**
+  @addtogroup BasicShift
+  @{
+ */
+
+/**
+  @brief         Shifts the elements of a Q31 vector a specified number of bits.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     shiftBits  number of bits to shift.  A positive value shifts left; a negative value shifts right.
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in the vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q31 range [0x80000000 0x7FFFFFFF] are saturated.
+ */
+
+void arm_shift_q31(
+  const q31_t * pSrc,
+        int8_t shiftBits,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        uint8_t sign = (shiftBits & 0x80);             /* Sign of shiftBits */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  q31_t in, out;                                 /* Temporary variables */
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  /* If the shift value is positive then do right shift else left shift */
+  if (sign == 0U)
+  {
+    while (blkCnt > 0U)
+    {
+      /* C = A << shiftBits */
+
+      /* Shift input and store result in destination buffer. */
+      in = *pSrc++;
+      out = in << shiftBits;
+      if (in != (out >> shiftBits))
+        out = 0x7FFFFFFF ^ (in >> 31);
+      *pDst++ = out;
+
+      in = *pSrc++;
+      out = in << shiftBits;
+      if (in != (out >> shiftBits))
+        out = 0x7FFFFFFF ^ (in >> 31);
+      *pDst++ = out;
+
+      in = *pSrc++;
+      out = in << shiftBits;
+      if (in != (out >> shiftBits))
+        out = 0x7FFFFFFF ^ (in >> 31);
+      *pDst++ = out;
+
+      in = *pSrc++;
+      out = in << shiftBits;
+      if (in != (out >> shiftBits))
+        out = 0x7FFFFFFF ^ (in >> 31);
+      *pDst++ = out;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+  else
+  {
+    while (blkCnt > 0U)
+    {
+      /* C = A >> shiftBits */
+
+      /* Shift input and store results in destination buffer. */
+      *pDst++ = (*pSrc++ >> -shiftBits);
+      *pDst++ = (*pSrc++ >> -shiftBits);
+      *pDst++ = (*pSrc++ >> -shiftBits);
+      *pDst++ = (*pSrc++ >> -shiftBits);
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  /* If the shift value is positive then do right shift else left shift */
+  if (sign == 0U)
+  {
+    while (blkCnt > 0U)
+    {
+      /* C = A << shiftBits */
+
+      /* Shift input and store result in destination buffer. */
+      *pDst++ = clip_q63_to_q31((q63_t) *pSrc++ << shiftBits);
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+  else
+  {
+    while (blkCnt > 0U)
+    {
+      /* C = A >> shiftBits */
+
+      /* Shift input and store result in destination buffer. */
+      *pDst++ = (*pSrc++ >> -shiftBits);
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+
+}
+
+/**
+  @} end of BasicShift group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_shift_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_shift_q7.c
new file mode 100644
index 0000000..c4163fc
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_shift_q7.c
@@ -0,0 +1,175 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_shift_q7.c
+ * Description:  Processing function for the Q7 Shifting
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicShift
+  @{
+ */
+
+/**
+  @brief         Shifts the elements of a Q7 vector a specified number of bits
+  @param[in]     pSrc       points to the input vector
+  @param[in]     shiftBits  number of bits to shift.  A positive value shifts left; a negative value shifts right.
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           onditions for optimum performance
+                   Input and output buffers should be aligned by 32-bit
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q7 range [0x80 0x7F] are saturated.
+ */
+
+void arm_shift_q7(
+  const q7_t * pSrc,
+        int8_t shiftBits,
+        q7_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        uint8_t sign = (shiftBits & 0x80);             /* Sign of shiftBits */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+#if defined (ARM_MATH_DSP)
+  q7_t in1,  in2,  in3,  in4;                    /* Temporary input variables */
+#endif
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  /* If the shift value is positive then do right shift else left shift */
+  if (sign == 0U)
+  {
+    while (blkCnt > 0U)
+    {
+      /* C = A << shiftBits */
+
+#if defined (ARM_MATH_DSP)
+      /* Read 4 inputs */
+      in1 = *pSrc++;
+      in2 = *pSrc++;
+      in3 = *pSrc++;
+      in4 = *pSrc++;
+
+    /* Pack and store result in destination buffer (in single write) */
+      write_q7x4_ia (&pDst, __PACKq7(__SSAT((in1 << shiftBits), 8),
+                                     __SSAT((in2 << shiftBits), 8),
+                                     __SSAT((in3 << shiftBits), 8),
+                                     __SSAT((in4 << shiftBits), 8) ));
+#else
+      *pDst++ = (q7_t) __SSAT(((q15_t) *pSrc++ << shiftBits), 8);
+      *pDst++ = (q7_t) __SSAT(((q15_t) *pSrc++ << shiftBits), 8);
+      *pDst++ = (q7_t) __SSAT(((q15_t) *pSrc++ << shiftBits), 8);
+      *pDst++ = (q7_t) __SSAT(((q15_t) *pSrc++ << shiftBits), 8);
+#endif
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+  else
+  {
+    while (blkCnt > 0U)
+    {
+      /* C = A >> shiftBits */
+
+#if defined (ARM_MATH_DSP)
+      /* Read 4 inputs */
+      in1 = *pSrc++;
+      in2 = *pSrc++;
+      in3 = *pSrc++;
+      in4 = *pSrc++;
+
+    /* Pack and store result in destination buffer (in single write) */
+      write_q7x4_ia (&pDst, __PACKq7((in1 >> -shiftBits),
+                                     (in2 >> -shiftBits),
+                                     (in3 >> -shiftBits),
+                                     (in4 >> -shiftBits) ));
+#else
+      *pDst++ = (*pSrc++ >> -shiftBits);
+      *pDst++ = (*pSrc++ >> -shiftBits);
+      *pDst++ = (*pSrc++ >> -shiftBits);
+      *pDst++ = (*pSrc++ >> -shiftBits);
+#endif
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  /* If the shift value is positive then do right shift else left shift */
+  if (sign == 0U)
+  {
+    while (blkCnt > 0U)
+    {
+      /* C = A << shiftBits */
+
+      /* Shift input and store result in destination buffer. */
+      *pDst++ = (q7_t) __SSAT(((q15_t) *pSrc++ << shiftBits), 8);
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+  else
+  {
+    while (blkCnt > 0U)
+    {
+      /* C = A >> shiftBits */
+
+      /* Shift input and store result in destination buffer. */
+      *pDst++ = (*pSrc++ >> -shiftBits);
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+
+}
+
+/**
+  @} end of BasicShift group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_sub_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_sub_f32.c
new file mode 100644
index 0000000..4c97af3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_sub_f32.c
@@ -0,0 +1,148 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_sub_f32.c
+ * Description:  Floating-point vector subtraction
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @defgroup BasicSub Vector Subtraction
+
+  Element-by-element subtraction of two vectors.
+
+  <pre>
+      pDst[n] = pSrcA[n] - pSrcB[n],   0 <= n < blockSize.
+  </pre>
+
+  There are separate functions for floating-point, Q7, Q15, and Q31 data types.
+ */
+
+/**
+  @addtogroup BasicSub
+  @{
+ */
+
+/**
+  @brief         Floating-point vector subtraction.
+  @param[in]     pSrcA      points to the first input vector
+  @param[in]     pSrcB      points to the second input vector
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+ */
+
+void arm_sub_f32(
+  const float32_t * pSrcA,
+  const float32_t * pSrcB,
+        float32_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+
+#if defined(ARM_MATH_NEON)
+    float32x4_t vec1;
+    float32x4_t vec2;
+    float32x4_t res;
+
+    /* Compute 4 outputs at a time */
+    blkCnt = blockSize >> 2U;
+
+    while (blkCnt > 0U)
+    {
+        /* C = A - B */
+
+        /* Subtract and then store the results in the destination buffer. */
+        vec1 = vld1q_f32(pSrcA);
+        vec2 = vld1q_f32(pSrcB);
+        res = vsubq_f32(vec1, vec2);
+        vst1q_f32(pDst, res);
+
+        /* Increment pointers */
+        pSrcA += 4;
+        pSrcB += 4; 
+        pDst += 4;
+        
+        /* Decrement the loop counter */
+        blkCnt--;
+    }
+
+    /* Tail */
+    blkCnt = blockSize & 0x3;
+
+#else
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A - B */
+
+    /* Subtract and store result in destination buffer. */
+    *pDst++ = (*pSrcA++) - (*pSrcB++);
+
+    *pDst++ = (*pSrcA++) - (*pSrcB++);
+
+    *pDst++ = (*pSrcA++) - (*pSrcB++);
+
+    *pDst++ = (*pSrcA++) - (*pSrcB++);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+#endif /* #if defined(ARM_MATH_NEON) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A - B */
+
+    /* Subtract and store result in destination buffer. */
+    *pDst++ = (*pSrcA++) - (*pSrcB++);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicSub group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_sub_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_sub_q15.c
new file mode 100644
index 0000000..835917e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_sub_q15.c
@@ -0,0 +1,126 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_sub_q15.c
+ * Description:  Q15 vector subtraction
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicSub
+  @{
+ */
+
+/**
+  @brief         Q15 vector subtraction.
+  @param[in]     pSrcA      points to the first input vector
+  @param[in]     pSrcB      points to the second input vector
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.
+ */
+
+void arm_sub_q15(
+  const q15_t * pSrcA,
+  const q15_t * pSrcB,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+#if defined (ARM_MATH_DSP)
+  q31_t inA1, inA2;
+  q31_t inB1, inB2;
+#endif
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A - B */
+
+#if defined (ARM_MATH_DSP)
+    /* read 2 times 2 samples at a time from sourceA */
+    inA1 = read_q15x2_ia ((q15_t **) &pSrcA);
+    inA2 = read_q15x2_ia ((q15_t **) &pSrcA);
+    /* read 2 times 2 samples at a time from sourceB */
+    inB1 = read_q15x2_ia ((q15_t **) &pSrcB);
+    inB2 = read_q15x2_ia ((q15_t **) &pSrcB);
+
+    /* Subtract and store 2 times 2 samples at a time */
+    write_q15x2_ia (&pDst, __QSUB16(inA1, inB1));
+    write_q15x2_ia (&pDst, __QSUB16(inA2, inB2));
+#else
+    *pDst++ = (q15_t) __SSAT(((q31_t) *pSrcA++ - *pSrcB++), 16);
+    *pDst++ = (q15_t) __SSAT(((q31_t) *pSrcA++ - *pSrcB++), 16);
+    *pDst++ = (q15_t) __SSAT(((q31_t) *pSrcA++ - *pSrcB++), 16);
+    *pDst++ = (q15_t) __SSAT(((q31_t) *pSrcA++ - *pSrcB++), 16);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A - B */
+
+    /* Subtract and store result in destination buffer. */
+#if defined (ARM_MATH_DSP)
+    *pDst++ = (q15_t) __QSUB16(*pSrcA++, *pSrcB++);
+#else
+    *pDst++ = (q15_t) __SSAT(((q31_t) *pSrcA++ - *pSrcB++), 16);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicSub group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_sub_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_sub_q31.c
new file mode 100644
index 0000000..bac1927
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_sub_q31.c
@@ -0,0 +1,108 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_sub_q31.c
+ * Description:  Q31 vector subtraction
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicSub
+  @{
+ */
+
+/**
+  @brief         Q31 vector subtraction.
+  @param[in]     pSrcA      points to the first input vector
+  @param[in]     pSrcB      points to the second input vector
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q31 range [0x80000000 0x7FFFFFFF] are saturated.
+ */
+
+void arm_sub_q31(
+  const q31_t * pSrcA,
+  const q31_t * pSrcB,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A - B */
+
+    /* Subtract and store result in destination buffer. */
+    *pDst++ = __QSUB(*pSrcA++, *pSrcB++);
+
+    *pDst++ = __QSUB(*pSrcA++, *pSrcB++);
+
+    *pDst++ = __QSUB(*pSrcA++, *pSrcB++);
+
+    *pDst++ = __QSUB(*pSrcA++, *pSrcB++);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A - B */
+
+    /* Subtract and store result in destination buffer. */
+    *pDst++ = __QSUB(*pSrcA++, *pSrcB++);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicSub group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_sub_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_sub_q7.c
new file mode 100644
index 0000000..a55a8fd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/BasicMathFunctions/arm_sub_q7.c
@@ -0,0 +1,109 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_sub_q7.c
+ * Description:  Q7 vector subtraction
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMath
+ */
+
+/**
+  @addtogroup BasicSub
+  @{
+ */
+
+/**
+  @brief         Q7 vector subtraction.
+  @param[in]     pSrcA      points to the first input vector
+  @param[in]     pSrcB      points to the second input vector
+  @param[out]    pDst       points to the output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q7 range [0x80 0x7F] will be saturated.
+ */
+
+void arm_sub_q7(
+  const q7_t * pSrcA,
+  const q7_t * pSrcB,
+        q7_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A - B */
+
+#if defined (ARM_MATH_DSP)
+    /* Subtract and store result in destination buffer (4 samples at a time). */
+    write_q7x4_ia (&pDst, __QSUB8(read_q7x4_ia ((q7_t **) &pSrcA), read_q7x4_ia ((q7_t **) &pSrcB)));
+#else
+    *pDst++ = (q7_t) __SSAT((q15_t) *pSrcA++ - *pSrcB++, 8);
+    *pDst++ = (q7_t) __SSAT((q15_t) *pSrcA++ - *pSrcB++, 8);
+    *pDst++ = (q7_t) __SSAT((q15_t) *pSrcA++ - *pSrcB++, 8);
+    *pDst++ = (q7_t) __SSAT((q15_t) *pSrcA++ - *pSrcB++, 8);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A - B */
+
+    /* Subtract and store result in destination buffer. */
+    *pDst++ = (q7_t) __SSAT((q15_t) *pSrcA++ - *pSrcB++, 8);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of BasicSub group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/CMakeLists.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/CMakeLists.txt
new file mode 100644
index 0000000..f5c58a7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/CMakeLists.txt
@@ -0,0 +1,223 @@
+cmake_minimum_required (VERSION 3.6)
+
+project(CMSISDSP)
+
+# Needed to find the config modules
+list(APPEND CMAKE_MODULE_PATH ${CMAKE_CURRENT_SOURCE_DIR}/..)
+
+# Select which parts of the CMSIS-DSP must be compiled.
+# There are some dependencies between the parts but they are not tracked
+# by this cmake. So, enabling some functions may require to enable some
+# other ones.
+option(BASICMATH            "Basic Math Functions"              ON)
+option(COMPLEXMATH          "Complex Math Functions"            ON)
+option(CONTROLLER           "Controller Functions"              ON)
+option(FASTMATH             "Fast Math Functions"               ON)
+option(FILTERING            "Filtering Functions"               ON)
+option(MATRIX               "Matrix Functions"                  ON)
+option(STATISTICS           "Statistics Functions"              ON)
+option(SUPPORT              "Support Functions"                 ON)
+option(TRANSFORM            "Transform Functions"               ON)
+
+# When OFF it is the default behavior : all tables are included.
+option(CONFIGTABLE          "Configuration of table allowed"    OFF)
+
+# When CONFIGTABLE is ON, select if all interpolation tables must be included
+option(ALLFAST              "All interpolation tables included" OFF)
+# When CONFIGTABLE is ON, select if all FFT tables must be included
+option(ALLFFT               "All fft tables included"           OFF)
+
+# Features which require inclusion of a data table.
+# Since some tables may be big, the corresponding feature can be
+# disabled.
+# Those options are taken into account only when CONFIGTABLE is ON
+option(ARM_COS_F32          "cos f32"                           OFF)
+option(ARM_COS_Q31          "cos q31"                           OFF)
+option(ARM_COS_Q15          "cos q15"                           OFF)
+option(ARM_SIN_F32          "sin f32"                           OFF)
+option(ARM_SIN_Q31          "sin q31"                           OFF)
+option(ARM_SIN_Q15          "sin q15"                           OFF)
+option(ARM_SIN_COS_F32      "sin cos f32"                       OFF)
+option(ARM_SIN_COS_Q31      "sin cos q31"                       OFF)
+             
+option(ARM_LMS_NORM_Q31     "lms norm q31"                      OFF)
+option(ARM_LMS_NORM_Q15     "lms norm q15"                      OFF)
+             
+option(CFFT_F32_16          "cfft f32 16"                       OFF)
+option(CFFT_F32_32          "cfft f32 32"                       OFF)
+option(CFFT_F32_64          "cfft f32 64"                       OFF)
+option(CFFT_F32_128         "cfft f32 128"                      OFF)
+option(CFFT_F32_256         "cfft f32 256"                      OFF)
+option(CFFT_F32_512         "cfft f32 512"                      OFF)
+option(CFFT_F32_1024        "cfft f32 1024"                     OFF)
+option(CFFT_F32_2048        "cfft f32 2048"                     OFF)
+option(CFFT_F32_4096        "cfft f32 4096"                     OFF)
+                  
+option(CFFT_Q31_16          "cfft q31 16"                       OFF)
+option(CFFT_Q31_32          "cfft q31 32"                       OFF)
+option(CFFT_Q31_64          "cfft q31 64"                       OFF)
+option(CFFT_Q31_128         "cfft q31 128"                      OFF)
+option(CFFT_Q31_256         "cfft q31 256"                      OFF)
+option(CFFT_Q31_512         "cfft q31 512"                      OFF)
+option(CFFT_Q31_1024        "cfft q31 1024"                     OFF)
+option(CFFT_Q31_2048        "cfft q31 2048"                     OFF)
+option(CFFT_Q31_4096        "cfft q31 4096"                     OFF)
+                  
+option(CFFT_Q15_16          "cfft q15 16"                       OFF)
+option(CFFT_Q15_32          "cfft q15 32"                       OFF)
+option(CFFT_Q15_64          "cfft q15 64"                       OFF)
+option(CFFT_Q15_128         "cfft q15 128"                      OFF)
+option(CFFT_Q15_256         "cfft q15 256"                      OFF)
+option(CFFT_Q15_512         "cfft q15 512"                      OFF)
+option(CFFT_Q15_1024        "cfft q15 1024"                     OFF)
+option(CFFT_Q15_2048        "cfft q15 2048"                     OFF)
+option(CFFT_Q15_4096        "cfft q15 4096"                     OFF)
+             
+option(RFFT_FAST_F32_32     "rfft fast f32 32"                  OFF)
+option(RFFT_FAST_F32_64     "rfft fast f32 64"                  OFF)
+option(RFFT_FAST_F32_128    "rfft fast f32 128"                 OFF)
+option(RFFT_FAST_F32_256    "rfft fast f32 256"                 OFF)
+option(RFFT_FAST_F32_512    "rfft fast f32 512"                 OFF)
+option(RFFT_FAST_F32_1024   "rfft fast f32 1024"                OFF)
+option(RFFT_FAST_F32_2048   "rfft fast f32 2048"                OFF)
+option(RFFT_FAST_F32_4096   "rfft fast f32 4096"                OFF)
+             
+             
+option(RFFT_F32_128         "rfft f32 128"                      OFF)
+option(RFFT_F32_512         "rfft f32 512"                      OFF)
+option(RFFT_F32_2048        "rfft f32 2048"                     OFF)
+option(RFFT_F32_8192        "rfft f32 8192"                     OFF)
+             
+option(RFFT_Q31_32          "rfft q31 32"                       OFF)
+option(RFFT_Q31_64          "rfft q31 64"                       OFF)
+option(RFFT_Q31_128         "rfft q31 128"                      OFF)
+option(RFFT_Q31_256         "rfft q31 256"                      OFF)
+option(RFFT_Q31_512         "rfft q31 512"                      OFF)
+option(RFFT_Q31_1024        "rfft q31 1024"                     OFF)
+option(RFFT_Q31_2048        "rfft q31 2048"                     OFF)
+option(RFFT_Q31_4096        "rfft q31 4096"                     OFF)
+option(RFFT_Q31_8192        "rfft q31 8192"                     OFF)
+             
+option(RFFT_Q15_32          "rfft q15 32"                       OFF)
+option(RFFT_Q15_64          "rfft q15 64"                       OFF)
+option(RFFT_Q15_128         "rfft q15 128"                      OFF)
+option(RFFT_Q15_256         "rfft q15 256"                      OFF)
+option(RFFT_Q15_512         "rfft q15 512"                      OFF)
+option(RFFT_Q15_1024        "rfft q15 1024"                     OFF)
+option(RFFT_Q15_2048        "rfft q15 2048"                     OFF)
+option(RFFT_Q15_4096        "rfft q15 4096"                     OFF)
+option(RFFT_Q15_8192        "rfft q15 8192"                     OFF)
+             
+option(DCT4_F32_128          "dct4 f32 128"                     OFF)
+option(DCT4_F32_512          "dct4 f32 512"                     OFF)
+option(DCT4_F32_2048         "dct4 f32 2048"                    OFF)
+option(DCT4_F32_8192         "dct4 f32 8192"                    OFF)
+             
+option(DCT4_Q31_128          "dct4 q31 128"                     OFF)
+option(DCT4_Q31_512          "dct4 q31 512"                     OFF)
+option(DCT4_Q31_2048         "dct4 q31 2048"                    OFF)
+option(DCT4_Q31_8192         "dct4 q31 8192"                    OFF)
+             
+option(DCT4_Q15_128          "dct4 q15 128"                     OFF)
+option(DCT4_Q15_512          "dct4 q15 512"                     OFF)
+option(DCT4_Q15_2048         "dct4 q15 2048"                    OFF)
+option(DCT4_Q15_8192         "dct4 q15 8192"                    OFF)
+
+
+###########################
+#
+# CMSIS DSP
+#
+###########################
+
+# DSP Sources
+SET(DSP ".")
+
+add_library(CMSISDSP INTERFACE)
+
+include(config)
+
+
+if (BASICMATH)
+  add_subdirectory(BasicMathFunctions)
+  target_link_libraries(CMSISDSP INTERFACE CMSISDSPBasicMath)
+endif()
+
+if (COMPLEXMATH)
+  add_subdirectory(ComplexMathFunctions)
+  target_link_libraries(CMSISDSP INTERFACE CMSISDSPComplexMath)
+endif()
+
+if (CONTROLLER)
+  add_subdirectory(ControllerFunctions)
+  # Fast tables inclusion is allowed
+  if (CONFIGTABLE)
+    target_compile_definitions(CMSISDSPController PUBLIC ARM_FAST_ALLOW_TABLES) 
+  endif()
+  target_link_libraries(CMSISDSP INTERFACE CMSISDSPController)
+endif()
+
+if (FASTMATH)
+  add_subdirectory(FastMathFunctions)
+  # Fast tables inclusion is allowed
+  if (CONFIGTABLE)
+    target_compile_definitions(CMSISDSPFastMath PUBLIC ARM_FAST_ALLOW_TABLES) 
+  endif()
+  target_link_libraries(CMSISDSP INTERFACE CMSISDSPFastMath)
+endif()
+
+if (FILTERING)
+  add_subdirectory(FilteringFunctions)
+  # Fast tables inclusion is allowed
+  if (CONFIGTABLE)
+    target_compile_definitions(CMSISDSPFiltering PUBLIC ARM_FAST_ALLOW_TABLES)
+  endif() 
+  target_link_libraries(CMSISDSP INTERFACE CMSISDSPFiltering)
+endif()
+
+if (MATRIX)
+  add_subdirectory(MatrixFunctions)
+  target_link_libraries(CMSISDSP INTERFACE CMSISDSPMatrix)
+endif()
+
+if (STATISTICS)
+  add_subdirectory(StatisticsFunctions)
+  target_link_libraries(CMSISDSP INTERFACE CMSISDSPStatistics)
+endif()
+
+if (SUPPORT)
+  add_subdirectory(SupportFunctions)
+  target_link_libraries(CMSISDSP INTERFACE CMSISDSPSupport)
+endif()
+
+if (TRANSFORM)
+  add_subdirectory(TransformFunctions)
+  # FFT tables inclusion is allowed
+  if (CONFIGTABLE)
+    target_compile_definitions(CMSISDSPTransform PUBLIC ARM_FFT_ALLOW_TABLES)
+  endif()
+  target_link_libraries(CMSISDSP INTERFACE CMSISDSPTransform)
+endif()
+
+if (FILTERING OR CONTROLLER OR FASTMATH OR TRANSFORM)
+  add_subdirectory(CommonTables)
+  if (TRANSFORM)
+    # FFT tables inclusion is allowed
+    if (CONFIGTABLE)
+      target_compile_definitions(CMSISDSPCommon PUBLIC ARM_FFT_ALLOW_TABLES) 
+    endif()
+  endif()
+  if (FILTERING OR CONTROLLER OR FASTMATH)
+    # Select which tables to include
+    if (CONFIGTABLE)
+      target_compile_definitions(CMSISDSPCommon PUBLIC ARM_FAST_ALLOW_TABLES) 
+    endif()
+  endif()
+  target_link_libraries(CMSISDSP INTERFACE CMSISDSPCommon)
+endif()
+
+### Includes
+target_include_directories(CMSISDSP INTERFACE "${DSP}/../Include")
+
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/CommonTables/CMakeLists.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/CommonTables/CMakeLists.txt
new file mode 100644
index 0000000..7bdad93
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/CommonTables/CMakeLists.txt
@@ -0,0 +1,31 @@
+cmake_minimum_required (VERSION 3.6)
+
+project(CMSISDSPCommon)
+
+
+
+add_library(CMSISDSPCommon STATIC arm_common_tables.c)
+
+if (CONFIGTABLE AND ALLFFT)
+    target_compile_definitions(CMSISDSPCommon PUBLIC ARM_ALL_FFT_TABLES) 
+endif()
+
+if (CONFIGTABLE AND ALLFAST)
+    target_compile_definitions(CMSISDSPCommon PUBLIC ARM_ALL_FAST_TABLES) 
+endif()
+
+include(fft)
+fft(CMSISDSPCommon)
+
+include(interpol)
+interpol(CMSISDSPCommon)
+
+target_sources(CMSISDSPCommon PRIVATE arm_const_structs.c)
+
+configdsp(CMSISDSPCommon ..)
+
+### Includes
+target_include_directories(CMSISDSPCommon PUBLIC "${DSP}/../../Include")
+
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/CommonTables/CommonTables.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/CommonTables/CommonTables.c
new file mode 100644
index 0000000..acda9f8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/CommonTables/CommonTables.c
@@ -0,0 +1,31 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        CommonTables.c
+ * Description:  Combination of all common table source files.
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.0.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_common_tables.c"
+#include "arm_const_structs.c"
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/CommonTables/arm_common_tables.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/CommonTables/arm_common_tables.c
new file mode 100644
index 0000000..4b49b34
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/CommonTables/arm_common_tables.c
@@ -0,0 +1,57215 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_common_tables.c
+ * Description:  common tables like fft twiddle factors, Bitreverse, reciprocal etc
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @ingroup ComplexFFT
+ */
+
+/**
+  @addtogroup CFFT_CIFFT Complex FFT Tables
+  @{
+ */
+
+/**
+  @par
+  Pseudo code for Generation of Bit reversal Table is
+  @par
+  <pre>for (l = 1; l <= N/4; l++)
+  {
+    for (i = 0; i< logN2; i++)
+    {
+      a[i] = l & (1 << i);
+    }
+    for (j = 0; j < logN2; j++)
+    {
+      if (a[j] != 0)
+      y[l] += (1 << ((logN2 - 1) - j));
+    }
+    y[l] = y[l] >> 1;
+   } </pre>
+  @par
+  where N = 4096, logN2 = 12
+  @par
+  N is the maximum FFT Size supported
+*/
+
+/**
+  @brief  Table for bit reversal process
+*/
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_FFT_ALLOW_TABLES)
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREV_1024)
+const uint16_t armBitRevTable[1024] = {
+   0x400, 0x200, 0x600, 0x100, 0x500, 0x300, 0x700, 0x080, 0x480, 0x280,
+   0x680, 0x180, 0x580, 0x380, 0x780, 0x040, 0x440, 0x240, 0x640, 0x140,
+   0x540, 0x340, 0x740, 0x0c0, 0x4c0, 0x2c0, 0x6c0, 0x1c0, 0x5c0, 0x3c0,
+   0x7c0, 0x020, 0x420, 0x220, 0x620, 0x120, 0x520, 0x320, 0x720, 0x0a0,
+   0x4a0, 0x2a0, 0x6a0, 0x1a0, 0x5a0, 0x3a0, 0x7a0, 0x060, 0x460, 0x260,
+   0x660, 0x160, 0x560, 0x360, 0x760, 0x0e0, 0x4e0, 0x2e0, 0x6e0, 0x1e0,
+   0x5e0, 0x3e0, 0x7e0, 0x010, 0x410, 0x210, 0x610, 0x110, 0x510, 0x310,
+   0x710, 0x090, 0x490, 0x290, 0x690, 0x190, 0x590, 0x390, 0x790, 0x050,
+   0x450, 0x250, 0x650, 0x150, 0x550, 0x350, 0x750, 0x0d0, 0x4d0, 0x2d0,
+   0x6d0, 0x1d0, 0x5d0, 0x3d0, 0x7d0, 0x030, 0x430, 0x230, 0x630, 0x130,
+   0x530, 0x330, 0x730, 0x0b0, 0x4b0, 0x2b0, 0x6b0, 0x1b0, 0x5b0, 0x3b0,
+   0x7b0, 0x070, 0x470, 0x270, 0x670, 0x170, 0x570, 0x370, 0x770, 0x0f0,
+   0x4f0, 0x2f0, 0x6f0, 0x1f0, 0x5f0, 0x3f0, 0x7f0, 0x008, 0x408, 0x208,
+   0x608, 0x108, 0x508, 0x308, 0x708, 0x088, 0x488, 0x288, 0x688, 0x188,
+   0x588, 0x388, 0x788, 0x048, 0x448, 0x248, 0x648, 0x148, 0x548, 0x348,
+   0x748, 0x0c8, 0x4c8, 0x2c8, 0x6c8, 0x1c8, 0x5c8, 0x3c8, 0x7c8, 0x028,
+   0x428, 0x228, 0x628, 0x128, 0x528, 0x328, 0x728, 0x0a8, 0x4a8, 0x2a8,
+   0x6a8, 0x1a8, 0x5a8, 0x3a8, 0x7a8, 0x068, 0x468, 0x268, 0x668, 0x168,
+   0x568, 0x368, 0x768, 0x0e8, 0x4e8, 0x2e8, 0x6e8, 0x1e8, 0x5e8, 0x3e8,
+   0x7e8, 0x018, 0x418, 0x218, 0x618, 0x118, 0x518, 0x318, 0x718, 0x098,
+   0x498, 0x298, 0x698, 0x198, 0x598, 0x398, 0x798, 0x058, 0x458, 0x258,
+   0x658, 0x158, 0x558, 0x358, 0x758, 0x0d8, 0x4d8, 0x2d8, 0x6d8, 0x1d8,
+   0x5d8, 0x3d8, 0x7d8, 0x038, 0x438, 0x238, 0x638, 0x138, 0x538, 0x338,
+   0x738, 0x0b8, 0x4b8, 0x2b8, 0x6b8, 0x1b8, 0x5b8, 0x3b8, 0x7b8, 0x078,
+   0x478, 0x278, 0x678, 0x178, 0x578, 0x378, 0x778, 0x0f8, 0x4f8, 0x2f8,
+   0x6f8, 0x1f8, 0x5f8, 0x3f8, 0x7f8, 0x004, 0x404, 0x204, 0x604, 0x104,
+   0x504, 0x304, 0x704, 0x084, 0x484, 0x284, 0x684, 0x184, 0x584, 0x384,
+   0x784, 0x044, 0x444, 0x244, 0x644, 0x144, 0x544, 0x344, 0x744, 0x0c4,
+   0x4c4, 0x2c4, 0x6c4, 0x1c4, 0x5c4, 0x3c4, 0x7c4, 0x024, 0x424, 0x224,
+   0x624, 0x124, 0x524, 0x324, 0x724, 0x0a4, 0x4a4, 0x2a4, 0x6a4, 0x1a4,
+   0x5a4, 0x3a4, 0x7a4, 0x064, 0x464, 0x264, 0x664, 0x164, 0x564, 0x364,
+   0x764, 0x0e4, 0x4e4, 0x2e4, 0x6e4, 0x1e4, 0x5e4, 0x3e4, 0x7e4, 0x014,
+   0x414, 0x214, 0x614, 0x114, 0x514, 0x314, 0x714, 0x094, 0x494, 0x294,
+   0x694, 0x194, 0x594, 0x394, 0x794, 0x054, 0x454, 0x254, 0x654, 0x154,
+   0x554, 0x354, 0x754, 0x0d4, 0x4d4, 0x2d4, 0x6d4, 0x1d4, 0x5d4, 0x3d4,
+   0x7d4, 0x034, 0x434, 0x234, 0x634, 0x134, 0x534, 0x334, 0x734, 0x0b4,
+   0x4b4, 0x2b4, 0x6b4, 0x1b4, 0x5b4, 0x3b4, 0x7b4, 0x074, 0x474, 0x274,
+   0x674, 0x174, 0x574, 0x374, 0x774, 0x0f4, 0x4f4, 0x2f4, 0x6f4, 0x1f4,
+   0x5f4, 0x3f4, 0x7f4, 0x00c, 0x40c, 0x20c, 0x60c, 0x10c, 0x50c, 0x30c,
+   0x70c, 0x08c, 0x48c, 0x28c, 0x68c, 0x18c, 0x58c, 0x38c, 0x78c, 0x04c,
+   0x44c, 0x24c, 0x64c, 0x14c, 0x54c, 0x34c, 0x74c, 0x0cc, 0x4cc, 0x2cc,
+   0x6cc, 0x1cc, 0x5cc, 0x3cc, 0x7cc, 0x02c, 0x42c, 0x22c, 0x62c, 0x12c,
+   0x52c, 0x32c, 0x72c, 0x0ac, 0x4ac, 0x2ac, 0x6ac, 0x1ac, 0x5ac, 0x3ac,
+   0x7ac, 0x06c, 0x46c, 0x26c, 0x66c, 0x16c, 0x56c, 0x36c, 0x76c, 0x0ec,
+   0x4ec, 0x2ec, 0x6ec, 0x1ec, 0x5ec, 0x3ec, 0x7ec, 0x01c, 0x41c, 0x21c,
+   0x61c, 0x11c, 0x51c, 0x31c, 0x71c, 0x09c, 0x49c, 0x29c, 0x69c, 0x19c,
+   0x59c, 0x39c, 0x79c, 0x05c, 0x45c, 0x25c, 0x65c, 0x15c, 0x55c, 0x35c,
+   0x75c, 0x0dc, 0x4dc, 0x2dc, 0x6dc, 0x1dc, 0x5dc, 0x3dc, 0x7dc, 0x03c,
+   0x43c, 0x23c, 0x63c, 0x13c, 0x53c, 0x33c, 0x73c, 0x0bc, 0x4bc, 0x2bc,
+   0x6bc, 0x1bc, 0x5bc, 0x3bc, 0x7bc, 0x07c, 0x47c, 0x27c, 0x67c, 0x17c,
+   0x57c, 0x37c, 0x77c, 0x0fc, 0x4fc, 0x2fc, 0x6fc, 0x1fc, 0x5fc, 0x3fc,
+   0x7fc, 0x002, 0x402, 0x202, 0x602, 0x102, 0x502, 0x302, 0x702, 0x082,
+   0x482, 0x282, 0x682, 0x182, 0x582, 0x382, 0x782, 0x042, 0x442, 0x242,
+   0x642, 0x142, 0x542, 0x342, 0x742, 0x0c2, 0x4c2, 0x2c2, 0x6c2, 0x1c2,
+   0x5c2, 0x3c2, 0x7c2, 0x022, 0x422, 0x222, 0x622, 0x122, 0x522, 0x322,
+   0x722, 0x0a2, 0x4a2, 0x2a2, 0x6a2, 0x1a2, 0x5a2, 0x3a2, 0x7a2, 0x062,
+   0x462, 0x262, 0x662, 0x162, 0x562, 0x362, 0x762, 0x0e2, 0x4e2, 0x2e2,
+   0x6e2, 0x1e2, 0x5e2, 0x3e2, 0x7e2, 0x012, 0x412, 0x212, 0x612, 0x112,
+   0x512, 0x312, 0x712, 0x092, 0x492, 0x292, 0x692, 0x192, 0x592, 0x392,
+   0x792, 0x052, 0x452, 0x252, 0x652, 0x152, 0x552, 0x352, 0x752, 0x0d2,
+   0x4d2, 0x2d2, 0x6d2, 0x1d2, 0x5d2, 0x3d2, 0x7d2, 0x032, 0x432, 0x232,
+   0x632, 0x132, 0x532, 0x332, 0x732, 0x0b2, 0x4b2, 0x2b2, 0x6b2, 0x1b2,
+   0x5b2, 0x3b2, 0x7b2, 0x072, 0x472, 0x272, 0x672, 0x172, 0x572, 0x372,
+   0x772, 0x0f2, 0x4f2, 0x2f2, 0x6f2, 0x1f2, 0x5f2, 0x3f2, 0x7f2, 0x00a,
+   0x40a, 0x20a, 0x60a, 0x10a, 0x50a, 0x30a, 0x70a, 0x08a, 0x48a, 0x28a,
+   0x68a, 0x18a, 0x58a, 0x38a, 0x78a, 0x04a, 0x44a, 0x24a, 0x64a, 0x14a,
+   0x54a, 0x34a, 0x74a, 0x0ca, 0x4ca, 0x2ca, 0x6ca, 0x1ca, 0x5ca, 0x3ca,
+   0x7ca, 0x02a, 0x42a, 0x22a, 0x62a, 0x12a, 0x52a, 0x32a, 0x72a, 0x0aa,
+   0x4aa, 0x2aa, 0x6aa, 0x1aa, 0x5aa, 0x3aa, 0x7aa, 0x06a, 0x46a, 0x26a,
+   0x66a, 0x16a, 0x56a, 0x36a, 0x76a, 0x0ea, 0x4ea, 0x2ea, 0x6ea, 0x1ea,
+   0x5ea, 0x3ea, 0x7ea, 0x01a, 0x41a, 0x21a, 0x61a, 0x11a, 0x51a, 0x31a,
+   0x71a, 0x09a, 0x49a, 0x29a, 0x69a, 0x19a, 0x59a, 0x39a, 0x79a, 0x5a,
+   0x45a, 0x25a, 0x65a, 0x15a, 0x55a, 0x35a, 0x75a, 0x0da, 0x4da, 0x2da,
+   0x6da, 0x1da, 0x5da, 0x3da, 0x7da, 0x03a, 0x43a, 0x23a, 0x63a, 0x13a,
+   0x53a, 0x33a, 0x73a, 0x0ba, 0x4ba, 0x2ba, 0x6ba, 0x1ba, 0x5ba, 0x3ba,
+   0x7ba, 0x07a, 0x47a, 0x27a, 0x67a, 0x17a, 0x57a, 0x37a, 0x77a, 0x0fa,
+   0x4fa, 0x2fa, 0x6fa, 0x1fa, 0x5fa, 0x3fa, 0x7fa, 0x006, 0x406, 0x206,
+   0x606, 0x106, 0x506, 0x306, 0x706, 0x086, 0x486, 0x286, 0x686, 0x186,
+   0x586, 0x386, 0x786, 0x046, 0x446, 0x246, 0x646, 0x146, 0x546, 0x346,
+   0x746, 0x0c6, 0x4c6, 0x2c6, 0x6c6, 0x1c6, 0x5c6, 0x3c6, 0x7c6, 0x026,
+   0x426, 0x226, 0x626, 0x126, 0x526, 0x326, 0x726, 0x0a6, 0x4a6, 0x2a6,
+   0x6a6, 0x1a6, 0x5a6, 0x3a6, 0x7a6, 0x066, 0x466, 0x266, 0x666, 0x166,
+   0x566, 0x366, 0x766, 0x0e6, 0x4e6, 0x2e6, 0x6e6, 0x1e6, 0x5e6, 0x3e6,
+   0x7e6, 0x016, 0x416, 0x216, 0x616, 0x116, 0x516, 0x316, 0x716, 0x096,
+   0x496, 0x296, 0x696, 0x196, 0x596, 0x396, 0x796, 0x056, 0x456, 0x256,
+   0x656, 0x156, 0x556, 0x356, 0x756, 0x0d6, 0x4d6, 0x2d6, 0x6d6, 0x1d6,
+   0x5d6, 0x3d6, 0x7d6, 0x036, 0x436, 0x236, 0x636, 0x136, 0x536, 0x336,
+   0x736, 0x0b6, 0x4b6, 0x2b6, 0x6b6, 0x1b6, 0x5b6, 0x3b6, 0x7b6, 0x076,
+   0x476, 0x276, 0x676, 0x176, 0x576, 0x376, 0x776, 0x0f6, 0x4f6, 0x2f6,
+   0x6f6, 0x1f6, 0x5f6, 0x3f6, 0x7f6, 0x00e, 0x40e, 0x20e, 0x60e, 0x10e,
+   0x50e, 0x30e, 0x70e, 0x08e, 0x48e, 0x28e, 0x68e, 0x18e, 0x58e, 0x38e,
+   0x78e, 0x04e, 0x44e, 0x24e, 0x64e, 0x14e, 0x54e, 0x34e, 0x74e, 0x0ce,
+   0x4ce, 0x2ce, 0x6ce, 0x1ce, 0x5ce, 0x3ce, 0x7ce, 0x02e, 0x42e, 0x22e,
+   0x62e, 0x12e, 0x52e, 0x32e, 0x72e, 0x0ae, 0x4ae, 0x2ae, 0x6ae, 0x1ae,
+   0x5ae, 0x3ae, 0x7ae, 0x06e, 0x46e, 0x26e, 0x66e, 0x16e, 0x56e, 0x36e,
+   0x76e, 0x0ee, 0x4ee, 0x2ee, 0x6ee, 0x1ee, 0x5ee, 0x3ee, 0x7ee, 0x01e,
+   0x41e, 0x21e, 0x61e, 0x11e, 0x51e, 0x31e, 0x71e, 0x09e, 0x49e, 0x29e,
+   0x69e, 0x19e, 0x59e, 0x39e, 0x79e, 0x05e, 0x45e, 0x25e, 0x65e, 0x15e,
+   0x55e, 0x35e, 0x75e, 0x0de, 0x4de, 0x2de, 0x6de, 0x1de, 0x5de, 0x3de,
+   0x7de, 0x03e, 0x43e, 0x23e, 0x63e, 0x13e, 0x53e, 0x33e, 0x73e, 0x0be,
+   0x4be, 0x2be, 0x6be, 0x1be, 0x5be, 0x3be, 0x7be, 0x07e, 0x47e, 0x27e,
+   0x67e, 0x17e, 0x57e, 0x37e, 0x77e, 0x0fe, 0x4fe, 0x2fe, 0x6fe, 0x1fe,
+   0x5fe, 0x3fe, 0x7fe, 0x001
+};
+#endif
+/**
+  @brief  Floating-point Twiddle factors Table Generation
+*/
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_F32_16)
+/**
+  @par
+  Example code for Floating-point Twiddle factors Generation:
+  @par
+  <pre>for (i = 0; i < N/; i++)
+  {
+ 	twiddleCoef[2*i]   = cos(i * 2*PI/(float)N);
+ 	twiddleCoef[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 16, PI = 3.14159265358979
+  @par
+  Cos and Sin values are in interleaved fashion
+*/
+const float32_t twiddleCoef_16[32] = {
+    1.000000000f,  0.000000000f,
+    0.923879533f,  0.382683432f,
+    0.707106781f,  0.707106781f,
+    0.382683432f,  0.923879533f,
+    0.000000000f,  1.000000000f,
+   -0.382683432f,  0.923879533f,
+   -0.707106781f,  0.707106781f,
+   -0.923879533f,  0.382683432f,
+   -1.000000000f,  0.000000000f,
+   -0.923879533f, -0.382683432f,
+   -0.707106781f, -0.707106781f,
+   -0.382683432f, -0.923879533f,
+   -0.000000000f, -1.000000000f,
+    0.382683432f, -0.923879533f,
+    0.707106781f, -0.707106781f,
+    0.923879533f, -0.382683432f
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_F32_32)
+
+/**
+  @par
+  Example code for Floating-point Twiddle factors Generation:
+  @par
+  <pre>for (i = 0; i< N/; i++)
+  {
+ 	twiddleCoef[2*i]   = cos(i * 2*PI/(float)N);
+ 	twiddleCoef[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 32, PI = 3.14159265358979
+  @par
+  Cos and Sin values are in interleaved fashion
+*/
+const float32_t twiddleCoef_32[64] = {
+    1.000000000f,  0.000000000f,
+    0.980785280f,  0.195090322f,
+    0.923879533f,  0.382683432f,
+    0.831469612f,  0.555570233f,
+    0.707106781f,  0.707106781f,
+    0.555570233f,  0.831469612f,
+    0.382683432f,  0.923879533f,
+    0.195090322f,  0.980785280f,
+    0.000000000f,  1.000000000f,
+   -0.195090322f,  0.980785280f,
+   -0.382683432f,  0.923879533f,
+   -0.555570233f,  0.831469612f,
+   -0.707106781f,  0.707106781f,
+   -0.831469612f,  0.555570233f,
+   -0.923879533f,  0.382683432f,
+   -0.980785280f,  0.195090322f,
+   -1.000000000f,  0.000000000f,
+   -0.980785280f, -0.195090322f,
+   -0.923879533f, -0.382683432f,
+   -0.831469612f, -0.555570233f,
+   -0.707106781f, -0.707106781f,
+   -0.555570233f, -0.831469612f,
+   -0.382683432f, -0.923879533f,
+   -0.195090322f, -0.980785280f,
+   -0.000000000f, -1.000000000f,
+    0.195090322f, -0.980785280f,
+    0.382683432f, -0.923879533f,
+    0.555570233f, -0.831469612f,
+    0.707106781f, -0.707106781f,
+    0.831469612f, -0.555570233f,
+    0.923879533f, -0.382683432f,
+    0.980785280f, -0.195090322f
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_F32_64)
+/**
+  @par
+  Example code for Floating-point Twiddle factors Generation:
+  @par
+  <pre>for(i = 0; i < N/; i++)
+  {
+ 	twiddleCoef[2*i]   = cos(i * 2*PI/(float)N);
+ 	twiddleCoef[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 64, PI = 3.14159265358979
+  @par
+  Cos and Sin values are in interleaved fashion
+*/
+const float32_t twiddleCoef_64[128] = {
+    1.000000000f,  0.000000000f,
+    0.995184727f,  0.098017140f,
+    0.980785280f,  0.195090322f,
+    0.956940336f,  0.290284677f,
+    0.923879533f,  0.382683432f,
+    0.881921264f,  0.471396737f,
+    0.831469612f,  0.555570233f,
+    0.773010453f,  0.634393284f,
+    0.707106781f,  0.707106781f,
+    0.634393284f,  0.773010453f,
+    0.555570233f,  0.831469612f,
+    0.471396737f,  0.881921264f,
+    0.382683432f,  0.923879533f,
+    0.290284677f,  0.956940336f,
+    0.195090322f,  0.980785280f,
+    0.098017140f,  0.995184727f,
+    0.000000000f,  1.000000000f,
+   -0.098017140f,  0.995184727f,
+   -0.195090322f,  0.980785280f,
+   -0.290284677f,  0.956940336f,
+   -0.382683432f,  0.923879533f,
+   -0.471396737f,  0.881921264f,
+   -0.555570233f,  0.831469612f,
+   -0.634393284f,  0.773010453f,
+   -0.707106781f,  0.707106781f,
+   -0.773010453f,  0.634393284f,
+   -0.831469612f,  0.555570233f,
+   -0.881921264f,  0.471396737f,
+   -0.923879533f,  0.382683432f,
+   -0.956940336f,  0.290284677f,
+   -0.980785280f,  0.195090322f,
+   -0.995184727f,  0.098017140f,
+   -1.000000000f,  0.000000000f,
+   -0.995184727f, -0.098017140f,
+   -0.980785280f, -0.195090322f,
+   -0.956940336f, -0.290284677f,
+   -0.923879533f, -0.382683432f,
+   -0.881921264f, -0.471396737f,
+   -0.831469612f, -0.555570233f,
+   -0.773010453f, -0.634393284f,
+   -0.707106781f, -0.707106781f,
+   -0.634393284f, -0.773010453f,
+   -0.555570233f, -0.831469612f,
+   -0.471396737f, -0.881921264f,
+   -0.382683432f, -0.923879533f,
+   -0.290284677f, -0.956940336f,
+   -0.195090322f, -0.980785280f,
+   -0.098017140f, -0.995184727f,
+   -0.000000000f, -1.000000000f,
+    0.098017140f, -0.995184727f,
+    0.195090322f, -0.980785280f,
+    0.290284677f, -0.956940336f,
+    0.382683432f, -0.923879533f,
+    0.471396737f, -0.881921264f,
+    0.555570233f, -0.831469612f,
+    0.634393284f, -0.773010453f,
+    0.707106781f, -0.707106781f,
+    0.773010453f, -0.634393284f,
+    0.831469612f, -0.555570233f,
+    0.881921264f, -0.471396737f,
+    0.923879533f, -0.382683432f,
+    0.956940336f, -0.290284677f,
+    0.980785280f, -0.195090322f,
+    0.995184727f, -0.098017140f
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_F32_128)
+/**
+  @par
+  Example code for Floating-point Twiddle factors Generation:
+  @par
+  <pre>for (i = 0; i< N/; i++)
+  {
+ 	twiddleCoef[2*i]   = cos(i * 2*PI/(float)N);
+ 	twiddleCoef[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 128, PI = 3.14159265358979
+  @par
+  Cos and Sin values are in interleaved fashion
+*/
+const float32_t twiddleCoef_128[256] = {
+    1.000000000f,  0.000000000f,
+    0.998795456f,  0.049067674f,
+    0.995184727f,  0.098017140f,
+    0.989176510f,  0.146730474f,
+    0.980785280f,  0.195090322f,
+    0.970031253f,  0.242980180f,
+    0.956940336f,  0.290284677f,
+    0.941544065f,  0.336889853f,
+    0.923879533f,  0.382683432f,
+    0.903989293f,  0.427555093f,
+    0.881921264f,  0.471396737f,
+    0.857728610f,  0.514102744f,
+    0.831469612f,  0.555570233f,
+    0.803207531f,  0.595699304f,
+    0.773010453f,  0.634393284f,
+    0.740951125f,  0.671558955f,
+    0.707106781f,  0.707106781f,
+    0.671558955f,  0.740951125f,
+    0.634393284f,  0.773010453f,
+    0.595699304f,  0.803207531f,
+    0.555570233f,  0.831469612f,
+    0.514102744f,  0.857728610f,
+    0.471396737f,  0.881921264f,
+    0.427555093f,  0.903989293f,
+    0.382683432f,  0.923879533f,
+    0.336889853f,  0.941544065f,
+    0.290284677f,  0.956940336f,
+    0.242980180f,  0.970031253f,
+    0.195090322f,  0.980785280f,
+    0.146730474f,  0.989176510f,
+    0.098017140f,  0.995184727f,
+    0.049067674f,  0.998795456f,
+    0.000000000f,  1.000000000f,
+   -0.049067674f,  0.998795456f,
+   -0.098017140f,  0.995184727f,
+   -0.146730474f,  0.989176510f,
+   -0.195090322f,  0.980785280f,
+   -0.242980180f,  0.970031253f,
+   -0.290284677f,  0.956940336f,
+   -0.336889853f,  0.941544065f,
+   -0.382683432f,  0.923879533f,
+   -0.427555093f,  0.903989293f,
+   -0.471396737f,  0.881921264f,
+   -0.514102744f,  0.857728610f,
+   -0.555570233f,  0.831469612f,
+   -0.595699304f,  0.803207531f,
+   -0.634393284f,  0.773010453f,
+   -0.671558955f,  0.740951125f,
+   -0.707106781f,  0.707106781f,
+   -0.740951125f,  0.671558955f,
+   -0.773010453f,  0.634393284f,
+   -0.803207531f,  0.595699304f,
+   -0.831469612f,  0.555570233f,
+   -0.857728610f,  0.514102744f,
+   -0.881921264f,  0.471396737f,
+   -0.903989293f,  0.427555093f,
+   -0.923879533f,  0.382683432f,
+   -0.941544065f,  0.336889853f,
+   -0.956940336f,  0.290284677f,
+   -0.970031253f,  0.242980180f,
+   -0.980785280f,  0.195090322f,
+   -0.989176510f,  0.146730474f,
+   -0.995184727f,  0.098017140f,
+   -0.998795456f,  0.049067674f,
+   -1.000000000f,  0.000000000f,
+   -0.998795456f, -0.049067674f,
+   -0.995184727f, -0.098017140f,
+   -0.989176510f, -0.146730474f,
+   -0.980785280f, -0.195090322f,
+   -0.970031253f, -0.242980180f,
+   -0.956940336f, -0.290284677f,
+   -0.941544065f, -0.336889853f,
+   -0.923879533f, -0.382683432f,
+   -0.903989293f, -0.427555093f,
+   -0.881921264f, -0.471396737f,
+   -0.857728610f, -0.514102744f,
+   -0.831469612f, -0.555570233f,
+   -0.803207531f, -0.595699304f,
+   -0.773010453f, -0.634393284f,
+   -0.740951125f, -0.671558955f,
+   -0.707106781f, -0.707106781f,
+   -0.671558955f, -0.740951125f,
+   -0.634393284f, -0.773010453f,
+   -0.595699304f, -0.803207531f,
+   -0.555570233f, -0.831469612f,
+   -0.514102744f, -0.857728610f,
+   -0.471396737f, -0.881921264f,
+   -0.427555093f, -0.903989293f,
+   -0.382683432f, -0.923879533f,
+   -0.336889853f, -0.941544065f,
+   -0.290284677f, -0.956940336f,
+   -0.242980180f, -0.970031253f,
+   -0.195090322f, -0.980785280f,
+   -0.146730474f, -0.989176510f,
+   -0.098017140f, -0.995184727f,
+   -0.049067674f, -0.998795456f,
+   -0.000000000f, -1.000000000f,
+    0.049067674f, -0.998795456f,
+    0.098017140f, -0.995184727f,
+    0.146730474f, -0.989176510f,
+    0.195090322f, -0.980785280f,
+    0.242980180f, -0.970031253f,
+    0.290284677f, -0.956940336f,
+    0.336889853f, -0.941544065f,
+    0.382683432f, -0.923879533f,
+    0.427555093f, -0.903989293f,
+    0.471396737f, -0.881921264f,
+    0.514102744f, -0.857728610f,
+    0.555570233f, -0.831469612f,
+    0.595699304f, -0.803207531f,
+    0.634393284f, -0.773010453f,
+    0.671558955f, -0.740951125f,
+    0.707106781f, -0.707106781f,
+    0.740951125f, -0.671558955f,
+    0.773010453f, -0.634393284f,
+    0.803207531f, -0.595699304f,
+    0.831469612f, -0.555570233f,
+    0.857728610f, -0.514102744f,
+    0.881921264f, -0.471396737f,
+    0.903989293f, -0.427555093f,
+    0.923879533f, -0.382683432f,
+    0.941544065f, -0.336889853f,
+    0.956940336f, -0.290284677f,
+    0.970031253f, -0.242980180f,
+    0.980785280f, -0.195090322f,
+    0.989176510f, -0.146730474f,
+    0.995184727f, -0.098017140f,
+    0.998795456f, -0.049067674f
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_F32_256)
+/**
+  @par
+  Example code for Floating-point Twiddle factors Generation:
+  @par
+  <pre>for(i = 0; i< N/; i++)
+  {
+ 	twiddleCoef[2*i]   = cos(i * 2*PI/(float)N);
+ 	twiddleCoef[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 256, PI = 3.14159265358979
+  @par
+  Cos and Sin values are in interleaved fashion
+*/
+const float32_t twiddleCoef_256[512] = {
+    1.000000000f,  0.000000000f,
+    0.999698819f,  0.024541229f,
+    0.998795456f,  0.049067674f,
+    0.997290457f,  0.073564564f,
+    0.995184727f,  0.098017140f,
+    0.992479535f,  0.122410675f,
+    0.989176510f,  0.146730474f,
+    0.985277642f,  0.170961889f,
+    0.980785280f,  0.195090322f,
+    0.975702130f,  0.219101240f,
+    0.970031253f,  0.242980180f,
+    0.963776066f,  0.266712757f,
+    0.956940336f,  0.290284677f,
+    0.949528181f,  0.313681740f,
+    0.941544065f,  0.336889853f,
+    0.932992799f,  0.359895037f,
+    0.923879533f,  0.382683432f,
+    0.914209756f,  0.405241314f,
+    0.903989293f,  0.427555093f,
+    0.893224301f,  0.449611330f,
+    0.881921264f,  0.471396737f,
+    0.870086991f,  0.492898192f,
+    0.857728610f,  0.514102744f,
+    0.844853565f,  0.534997620f,
+    0.831469612f,  0.555570233f,
+    0.817584813f,  0.575808191f,
+    0.803207531f,  0.595699304f,
+    0.788346428f,  0.615231591f,
+    0.773010453f,  0.634393284f,
+    0.757208847f,  0.653172843f,
+    0.740951125f,  0.671558955f,
+    0.724247083f,  0.689540545f,
+    0.707106781f,  0.707106781f,
+    0.689540545f,  0.724247083f,
+    0.671558955f,  0.740951125f,
+    0.653172843f,  0.757208847f,
+    0.634393284f,  0.773010453f,
+    0.615231591f,  0.788346428f,
+    0.595699304f,  0.803207531f,
+    0.575808191f,  0.817584813f,
+    0.555570233f,  0.831469612f,
+    0.534997620f,  0.844853565f,
+    0.514102744f,  0.857728610f,
+    0.492898192f,  0.870086991f,
+    0.471396737f,  0.881921264f,
+    0.449611330f,  0.893224301f,
+    0.427555093f,  0.903989293f,
+    0.405241314f,  0.914209756f,
+    0.382683432f,  0.923879533f,
+    0.359895037f,  0.932992799f,
+    0.336889853f,  0.941544065f,
+    0.313681740f,  0.949528181f,
+    0.290284677f,  0.956940336f,
+    0.266712757f,  0.963776066f,
+    0.242980180f,  0.970031253f,
+    0.219101240f,  0.975702130f,
+    0.195090322f,  0.980785280f,
+    0.170961889f,  0.985277642f,
+    0.146730474f,  0.989176510f,
+    0.122410675f,  0.992479535f,
+    0.098017140f,  0.995184727f,
+    0.073564564f,  0.997290457f,
+    0.049067674f,  0.998795456f,
+    0.024541229f,  0.999698819f,
+    0.000000000f,  1.000000000f,
+   -0.024541229f,  0.999698819f,
+   -0.049067674f,  0.998795456f,
+   -0.073564564f,  0.997290457f,
+   -0.098017140f,  0.995184727f,
+   -0.122410675f,  0.992479535f,
+   -0.146730474f,  0.989176510f,
+   -0.170961889f,  0.985277642f,
+   -0.195090322f,  0.980785280f,
+   -0.219101240f,  0.975702130f,
+   -0.242980180f,  0.970031253f,
+   -0.266712757f,  0.963776066f,
+   -0.290284677f,  0.956940336f,
+   -0.313681740f,  0.949528181f,
+   -0.336889853f,  0.941544065f,
+   -0.359895037f,  0.932992799f,
+   -0.382683432f,  0.923879533f,
+   -0.405241314f,  0.914209756f,
+   -0.427555093f,  0.903989293f,
+   -0.449611330f,  0.893224301f,
+   -0.471396737f,  0.881921264f,
+   -0.492898192f,  0.870086991f,
+   -0.514102744f,  0.857728610f,
+   -0.534997620f,  0.844853565f,
+   -0.555570233f,  0.831469612f,
+   -0.575808191f,  0.817584813f,
+   -0.595699304f,  0.803207531f,
+   -0.615231591f,  0.788346428f,
+   -0.634393284f,  0.773010453f,
+   -0.653172843f,  0.757208847f,
+   -0.671558955f,  0.740951125f,
+   -0.689540545f,  0.724247083f,
+   -0.707106781f,  0.707106781f,
+   -0.724247083f,  0.689540545f,
+   -0.740951125f,  0.671558955f,
+   -0.757208847f,  0.653172843f,
+   -0.773010453f,  0.634393284f,
+   -0.788346428f,  0.615231591f,
+   -0.803207531f,  0.595699304f,
+   -0.817584813f,  0.575808191f,
+   -0.831469612f,  0.555570233f,
+   -0.844853565f,  0.534997620f,
+   -0.857728610f,  0.514102744f,
+   -0.870086991f,  0.492898192f,
+   -0.881921264f,  0.471396737f,
+   -0.893224301f,  0.449611330f,
+   -0.903989293f,  0.427555093f,
+   -0.914209756f,  0.405241314f,
+   -0.923879533f,  0.382683432f,
+   -0.932992799f,  0.359895037f,
+   -0.941544065f,  0.336889853f,
+   -0.949528181f,  0.313681740f,
+   -0.956940336f,  0.290284677f,
+   -0.963776066f,  0.266712757f,
+   -0.970031253f,  0.242980180f,
+   -0.975702130f,  0.219101240f,
+   -0.980785280f,  0.195090322f,
+   -0.985277642f,  0.170961889f,
+   -0.989176510f,  0.146730474f,
+   -0.992479535f,  0.122410675f,
+   -0.995184727f,  0.098017140f,
+   -0.997290457f,  0.073564564f,
+   -0.998795456f,  0.049067674f,
+   -0.999698819f,  0.024541229f,
+   -1.000000000f,  0.000000000f,
+   -0.999698819f, -0.024541229f,
+   -0.998795456f, -0.049067674f,
+   -0.997290457f, -0.073564564f,
+   -0.995184727f, -0.098017140f,
+   -0.992479535f, -0.122410675f,
+   -0.989176510f, -0.146730474f,
+   -0.985277642f, -0.170961889f,
+   -0.980785280f, -0.195090322f,
+   -0.975702130f, -0.219101240f,
+   -0.970031253f, -0.242980180f,
+   -0.963776066f, -0.266712757f,
+   -0.956940336f, -0.290284677f,
+   -0.949528181f, -0.313681740f,
+   -0.941544065f, -0.336889853f,
+   -0.932992799f, -0.359895037f,
+   -0.923879533f, -0.382683432f,
+   -0.914209756f, -0.405241314f,
+   -0.903989293f, -0.427555093f,
+   -0.893224301f, -0.449611330f,
+   -0.881921264f, -0.471396737f,
+   -0.870086991f, -0.492898192f,
+   -0.857728610f, -0.514102744f,
+   -0.844853565f, -0.534997620f,
+   -0.831469612f, -0.555570233f,
+   -0.817584813f, -0.575808191f,
+   -0.803207531f, -0.595699304f,
+   -0.788346428f, -0.615231591f,
+   -0.773010453f, -0.634393284f,
+   -0.757208847f, -0.653172843f,
+   -0.740951125f, -0.671558955f,
+   -0.724247083f, -0.689540545f,
+   -0.707106781f, -0.707106781f,
+   -0.689540545f, -0.724247083f,
+   -0.671558955f, -0.740951125f,
+   -0.653172843f, -0.757208847f,
+   -0.634393284f, -0.773010453f,
+   -0.615231591f, -0.788346428f,
+   -0.595699304f, -0.803207531f,
+   -0.575808191f, -0.817584813f,
+   -0.555570233f, -0.831469612f,
+   -0.534997620f, -0.844853565f,
+   -0.514102744f, -0.857728610f,
+   -0.492898192f, -0.870086991f,
+   -0.471396737f, -0.881921264f,
+   -0.449611330f, -0.893224301f,
+   -0.427555093f, -0.903989293f,
+   -0.405241314f, -0.914209756f,
+   -0.382683432f, -0.923879533f,
+   -0.359895037f, -0.932992799f,
+   -0.336889853f, -0.941544065f,
+   -0.313681740f, -0.949528181f,
+   -0.290284677f, -0.956940336f,
+   -0.266712757f, -0.963776066f,
+   -0.242980180f, -0.970031253f,
+   -0.219101240f, -0.975702130f,
+   -0.195090322f, -0.980785280f,
+   -0.170961889f, -0.985277642f,
+   -0.146730474f, -0.989176510f,
+   -0.122410675f, -0.992479535f,
+   -0.098017140f, -0.995184727f,
+   -0.073564564f, -0.997290457f,
+   -0.049067674f, -0.998795456f,
+   -0.024541229f, -0.999698819f,
+   -0.000000000f, -1.000000000f,
+    0.024541229f, -0.999698819f,
+    0.049067674f, -0.998795456f,
+    0.073564564f, -0.997290457f,
+    0.098017140f, -0.995184727f,
+    0.122410675f, -0.992479535f,
+    0.146730474f, -0.989176510f,
+    0.170961889f, -0.985277642f,
+    0.195090322f, -0.980785280f,
+    0.219101240f, -0.975702130f,
+    0.242980180f, -0.970031253f,
+    0.266712757f, -0.963776066f,
+    0.290284677f, -0.956940336f,
+    0.313681740f, -0.949528181f,
+    0.336889853f, -0.941544065f,
+    0.359895037f, -0.932992799f,
+    0.382683432f, -0.923879533f,
+    0.405241314f, -0.914209756f,
+    0.427555093f, -0.903989293f,
+    0.449611330f, -0.893224301f,
+    0.471396737f, -0.881921264f,
+    0.492898192f, -0.870086991f,
+    0.514102744f, -0.857728610f,
+    0.534997620f, -0.844853565f,
+    0.555570233f, -0.831469612f,
+    0.575808191f, -0.817584813f,
+    0.595699304f, -0.803207531f,
+    0.615231591f, -0.788346428f,
+    0.634393284f, -0.773010453f,
+    0.653172843f, -0.757208847f,
+    0.671558955f, -0.740951125f,
+    0.689540545f, -0.724247083f,
+    0.707106781f, -0.707106781f,
+    0.724247083f, -0.689540545f,
+    0.740951125f, -0.671558955f,
+    0.757208847f, -0.653172843f,
+    0.773010453f, -0.634393284f,
+    0.788346428f, -0.615231591f,
+    0.803207531f, -0.595699304f,
+    0.817584813f, -0.575808191f,
+    0.831469612f, -0.555570233f,
+    0.844853565f, -0.534997620f,
+    0.857728610f, -0.514102744f,
+    0.870086991f, -0.492898192f,
+    0.881921264f, -0.471396737f,
+    0.893224301f, -0.449611330f,
+    0.903989293f, -0.427555093f,
+    0.914209756f, -0.405241314f,
+    0.923879533f, -0.382683432f,
+    0.932992799f, -0.359895037f,
+    0.941544065f, -0.336889853f,
+    0.949528181f, -0.313681740f,
+    0.956940336f, -0.290284677f,
+    0.963776066f, -0.266712757f,
+    0.970031253f, -0.242980180f,
+    0.975702130f, -0.219101240f,
+    0.980785280f, -0.195090322f,
+    0.985277642f, -0.170961889f,
+    0.989176510f, -0.146730474f,
+    0.992479535f, -0.122410675f,
+    0.995184727f, -0.098017140f,
+    0.997290457f, -0.073564564f,
+    0.998795456f, -0.049067674f,
+    0.999698819f, -0.024541229f
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_F32_512)
+/**
+  @par
+  Example code for Floating-point Twiddle factors Generation:
+  @par
+  <pre>for (i = 0; i< N/; i++)
+  {
+ 	twiddleCoef[2*i]   = cos(i * 2*PI/(float)N);
+ 	twiddleCoef[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 512, PI = 3.14159265358979
+  @par
+  Cos and Sin values are in interleaved fashion
+*/
+const float32_t twiddleCoef_512[1024] = {
+    1.000000000f,  0.000000000f,
+    0.999924702f,  0.012271538f,
+    0.999698819f,  0.024541229f,
+    0.999322385f,  0.036807223f,
+    0.998795456f,  0.049067674f,
+    0.998118113f,  0.061320736f,
+    0.997290457f,  0.073564564f,
+    0.996312612f,  0.085797312f,
+    0.995184727f,  0.098017140f,
+    0.993906970f,  0.110222207f,
+    0.992479535f,  0.122410675f,
+    0.990902635f,  0.134580709f,
+    0.989176510f,  0.146730474f,
+    0.987301418f,  0.158858143f,
+    0.985277642f,  0.170961889f,
+    0.983105487f,  0.183039888f,
+    0.980785280f,  0.195090322f,
+    0.978317371f,  0.207111376f,
+    0.975702130f,  0.219101240f,
+    0.972939952f,  0.231058108f,
+    0.970031253f,  0.242980180f,
+    0.966976471f,  0.254865660f,
+    0.963776066f,  0.266712757f,
+    0.960430519f,  0.278519689f,
+    0.956940336f,  0.290284677f,
+    0.953306040f,  0.302005949f,
+    0.949528181f,  0.313681740f,
+    0.945607325f,  0.325310292f,
+    0.941544065f,  0.336889853f,
+    0.937339012f,  0.348418680f,
+    0.932992799f,  0.359895037f,
+    0.928506080f,  0.371317194f,
+    0.923879533f,  0.382683432f,
+    0.919113852f,  0.393992040f,
+    0.914209756f,  0.405241314f,
+    0.909167983f,  0.416429560f,
+    0.903989293f,  0.427555093f,
+    0.898674466f,  0.438616239f,
+    0.893224301f,  0.449611330f,
+    0.887639620f,  0.460538711f,
+    0.881921264f,  0.471396737f,
+    0.876070094f,  0.482183772f,
+    0.870086991f,  0.492898192f,
+    0.863972856f,  0.503538384f,
+    0.857728610f,  0.514102744f,
+    0.851355193f,  0.524589683f,
+    0.844853565f,  0.534997620f,
+    0.838224706f,  0.545324988f,
+    0.831469612f,  0.555570233f,
+    0.824589303f,  0.565731811f,
+    0.817584813f,  0.575808191f,
+    0.810457198f,  0.585797857f,
+    0.803207531f,  0.595699304f,
+    0.795836905f,  0.605511041f,
+    0.788346428f,  0.615231591f,
+    0.780737229f,  0.624859488f,
+    0.773010453f,  0.634393284f,
+    0.765167266f,  0.643831543f,
+    0.757208847f,  0.653172843f,
+    0.749136395f,  0.662415778f,
+    0.740951125f,  0.671558955f,
+    0.732654272f,  0.680600998f,
+    0.724247083f,  0.689540545f,
+    0.715730825f,  0.698376249f,
+    0.707106781f,  0.707106781f,
+    0.698376249f,  0.715730825f,
+    0.689540545f,  0.724247083f,
+    0.680600998f,  0.732654272f,
+    0.671558955f,  0.740951125f,
+    0.662415778f,  0.749136395f,
+    0.653172843f,  0.757208847f,
+    0.643831543f,  0.765167266f,
+    0.634393284f,  0.773010453f,
+    0.624859488f,  0.780737229f,
+    0.615231591f,  0.788346428f,
+    0.605511041f,  0.795836905f,
+    0.595699304f,  0.803207531f,
+    0.585797857f,  0.810457198f,
+    0.575808191f,  0.817584813f,
+    0.565731811f,  0.824589303f,
+    0.555570233f,  0.831469612f,
+    0.545324988f,  0.838224706f,
+    0.534997620f,  0.844853565f,
+    0.524589683f,  0.851355193f,
+    0.514102744f,  0.857728610f,
+    0.503538384f,  0.863972856f,
+    0.492898192f,  0.870086991f,
+    0.482183772f,  0.876070094f,
+    0.471396737f,  0.881921264f,
+    0.460538711f,  0.887639620f,
+    0.449611330f,  0.893224301f,
+    0.438616239f,  0.898674466f,
+    0.427555093f,  0.903989293f,
+    0.416429560f,  0.909167983f,
+    0.405241314f,  0.914209756f,
+    0.393992040f,  0.919113852f,
+    0.382683432f,  0.923879533f,
+    0.371317194f,  0.928506080f,
+    0.359895037f,  0.932992799f,
+    0.348418680f,  0.937339012f,
+    0.336889853f,  0.941544065f,
+    0.325310292f,  0.945607325f,
+    0.313681740f,  0.949528181f,
+    0.302005949f,  0.953306040f,
+    0.290284677f,  0.956940336f,
+    0.278519689f,  0.960430519f,
+    0.266712757f,  0.963776066f,
+    0.254865660f,  0.966976471f,
+    0.242980180f,  0.970031253f,
+    0.231058108f,  0.972939952f,
+    0.219101240f,  0.975702130f,
+    0.207111376f,  0.978317371f,
+    0.195090322f,  0.980785280f,
+    0.183039888f,  0.983105487f,
+    0.170961889f,  0.985277642f,
+    0.158858143f,  0.987301418f,
+    0.146730474f,  0.989176510f,
+    0.134580709f,  0.990902635f,
+    0.122410675f,  0.992479535f,
+    0.110222207f,  0.993906970f,
+    0.098017140f,  0.995184727f,
+    0.085797312f,  0.996312612f,
+    0.073564564f,  0.997290457f,
+    0.061320736f,  0.998118113f,
+    0.049067674f,  0.998795456f,
+    0.036807223f,  0.999322385f,
+    0.024541229f,  0.999698819f,
+    0.012271538f,  0.999924702f,
+    0.000000000f,  1.000000000f,
+   -0.012271538f,  0.999924702f,
+   -0.024541229f,  0.999698819f,
+   -0.036807223f,  0.999322385f,
+   -0.049067674f,  0.998795456f,
+   -0.061320736f,  0.998118113f,
+   -0.073564564f,  0.997290457f,
+   -0.085797312f,  0.996312612f,
+   -0.098017140f,  0.995184727f,
+   -0.110222207f,  0.993906970f,
+   -0.122410675f,  0.992479535f,
+   -0.134580709f,  0.990902635f,
+   -0.146730474f,  0.989176510f,
+   -0.158858143f,  0.987301418f,
+   -0.170961889f,  0.985277642f,
+   -0.183039888f,  0.983105487f,
+   -0.195090322f,  0.980785280f,
+   -0.207111376f,  0.978317371f,
+   -0.219101240f,  0.975702130f,
+   -0.231058108f,  0.972939952f,
+   -0.242980180f,  0.970031253f,
+   -0.254865660f,  0.966976471f,
+   -0.266712757f,  0.963776066f,
+   -0.278519689f,  0.960430519f,
+   -0.290284677f,  0.956940336f,
+   -0.302005949f,  0.953306040f,
+   -0.313681740f,  0.949528181f,
+   -0.325310292f,  0.945607325f,
+   -0.336889853f,  0.941544065f,
+   -0.348418680f,  0.937339012f,
+   -0.359895037f,  0.932992799f,
+   -0.371317194f,  0.928506080f,
+   -0.382683432f,  0.923879533f,
+   -0.393992040f,  0.919113852f,
+   -0.405241314f,  0.914209756f,
+   -0.416429560f,  0.909167983f,
+   -0.427555093f,  0.903989293f,
+   -0.438616239f,  0.898674466f,
+   -0.449611330f,  0.893224301f,
+   -0.460538711f,  0.887639620f,
+   -0.471396737f,  0.881921264f,
+   -0.482183772f,  0.876070094f,
+   -0.492898192f,  0.870086991f,
+   -0.503538384f,  0.863972856f,
+   -0.514102744f,  0.857728610f,
+   -0.524589683f,  0.851355193f,
+   -0.534997620f,  0.844853565f,
+   -0.545324988f,  0.838224706f,
+   -0.555570233f,  0.831469612f,
+   -0.565731811f,  0.824589303f,
+   -0.575808191f,  0.817584813f,
+   -0.585797857f,  0.810457198f,
+   -0.595699304f,  0.803207531f,
+   -0.605511041f,  0.795836905f,
+   -0.615231591f,  0.788346428f,
+   -0.624859488f,  0.780737229f,
+   -0.634393284f,  0.773010453f,
+   -0.643831543f,  0.765167266f,
+   -0.653172843f,  0.757208847f,
+   -0.662415778f,  0.749136395f,
+   -0.671558955f,  0.740951125f,
+   -0.680600998f,  0.732654272f,
+   -0.689540545f,  0.724247083f,
+   -0.698376249f,  0.715730825f,
+   -0.707106781f,  0.707106781f,
+   -0.715730825f,  0.698376249f,
+   -0.724247083f,  0.689540545f,
+   -0.732654272f,  0.680600998f,
+   -0.740951125f,  0.671558955f,
+   -0.749136395f,  0.662415778f,
+   -0.757208847f,  0.653172843f,
+   -0.765167266f,  0.643831543f,
+   -0.773010453f,  0.634393284f,
+   -0.780737229f,  0.624859488f,
+   -0.788346428f,  0.615231591f,
+   -0.795836905f,  0.605511041f,
+   -0.803207531f,  0.595699304f,
+   -0.810457198f,  0.585797857f,
+   -0.817584813f,  0.575808191f,
+   -0.824589303f,  0.565731811f,
+   -0.831469612f,  0.555570233f,
+   -0.838224706f,  0.545324988f,
+   -0.844853565f,  0.534997620f,
+   -0.851355193f,  0.524589683f,
+   -0.857728610f,  0.514102744f,
+   -0.863972856f,  0.503538384f,
+   -0.870086991f,  0.492898192f,
+   -0.876070094f,  0.482183772f,
+   -0.881921264f,  0.471396737f,
+   -0.887639620f,  0.460538711f,
+   -0.893224301f,  0.449611330f,
+   -0.898674466f,  0.438616239f,
+   -0.903989293f,  0.427555093f,
+   -0.909167983f,  0.416429560f,
+   -0.914209756f,  0.405241314f,
+   -0.919113852f,  0.393992040f,
+   -0.923879533f,  0.382683432f,
+   -0.928506080f,  0.371317194f,
+   -0.932992799f,  0.359895037f,
+   -0.937339012f,  0.348418680f,
+   -0.941544065f,  0.336889853f,
+   -0.945607325f,  0.325310292f,
+   -0.949528181f,  0.313681740f,
+   -0.953306040f,  0.302005949f,
+   -0.956940336f,  0.290284677f,
+   -0.960430519f,  0.278519689f,
+   -0.963776066f,  0.266712757f,
+   -0.966976471f,  0.254865660f,
+   -0.970031253f,  0.242980180f,
+   -0.972939952f,  0.231058108f,
+   -0.975702130f,  0.219101240f,
+   -0.978317371f,  0.207111376f,
+   -0.980785280f,  0.195090322f,
+   -0.983105487f,  0.183039888f,
+   -0.985277642f,  0.170961889f,
+   -0.987301418f,  0.158858143f,
+   -0.989176510f,  0.146730474f,
+   -0.990902635f,  0.134580709f,
+   -0.992479535f,  0.122410675f,
+   -0.993906970f,  0.110222207f,
+   -0.995184727f,  0.098017140f,
+   -0.996312612f,  0.085797312f,
+   -0.997290457f,  0.073564564f,
+   -0.998118113f,  0.061320736f,
+   -0.998795456f,  0.049067674f,
+   -0.999322385f,  0.036807223f,
+   -0.999698819f,  0.024541229f,
+   -0.999924702f,  0.012271538f,
+   -1.000000000f,  0.000000000f,
+   -0.999924702f, -0.012271538f,
+   -0.999698819f, -0.024541229f,
+   -0.999322385f, -0.036807223f,
+   -0.998795456f, -0.049067674f,
+   -0.998118113f, -0.061320736f,
+   -0.997290457f, -0.073564564f,
+   -0.996312612f, -0.085797312f,
+   -0.995184727f, -0.098017140f,
+   -0.993906970f, -0.110222207f,
+   -0.992479535f, -0.122410675f,
+   -0.990902635f, -0.134580709f,
+   -0.989176510f, -0.146730474f,
+   -0.987301418f, -0.158858143f,
+   -0.985277642f, -0.170961889f,
+   -0.983105487f, -0.183039888f,
+   -0.980785280f, -0.195090322f,
+   -0.978317371f, -0.207111376f,
+   -0.975702130f, -0.219101240f,
+   -0.972939952f, -0.231058108f,
+   -0.970031253f, -0.242980180f,
+   -0.966976471f, -0.254865660f,
+   -0.963776066f, -0.266712757f,
+   -0.960430519f, -0.278519689f,
+   -0.956940336f, -0.290284677f,
+   -0.953306040f, -0.302005949f,
+   -0.949528181f, -0.313681740f,
+   -0.945607325f, -0.325310292f,
+   -0.941544065f, -0.336889853f,
+   -0.937339012f, -0.348418680f,
+   -0.932992799f, -0.359895037f,
+   -0.928506080f, -0.371317194f,
+   -0.923879533f, -0.382683432f,
+   -0.919113852f, -0.393992040f,
+   -0.914209756f, -0.405241314f,
+   -0.909167983f, -0.416429560f,
+   -0.903989293f, -0.427555093f,
+   -0.898674466f, -0.438616239f,
+   -0.893224301f, -0.449611330f,
+   -0.887639620f, -0.460538711f,
+   -0.881921264f, -0.471396737f,
+   -0.876070094f, -0.482183772f,
+   -0.870086991f, -0.492898192f,
+   -0.863972856f, -0.503538384f,
+   -0.857728610f, -0.514102744f,
+   -0.851355193f, -0.524589683f,
+   -0.844853565f, -0.534997620f,
+   -0.838224706f, -0.545324988f,
+   -0.831469612f, -0.555570233f,
+   -0.824589303f, -0.565731811f,
+   -0.817584813f, -0.575808191f,
+   -0.810457198f, -0.585797857f,
+   -0.803207531f, -0.595699304f,
+   -0.795836905f, -0.605511041f,
+   -0.788346428f, -0.615231591f,
+   -0.780737229f, -0.624859488f,
+   -0.773010453f, -0.634393284f,
+   -0.765167266f, -0.643831543f,
+   -0.757208847f, -0.653172843f,
+   -0.749136395f, -0.662415778f,
+   -0.740951125f, -0.671558955f,
+   -0.732654272f, -0.680600998f,
+   -0.724247083f, -0.689540545f,
+   -0.715730825f, -0.698376249f,
+   -0.707106781f, -0.707106781f,
+   -0.698376249f, -0.715730825f,
+   -0.689540545f, -0.724247083f,
+   -0.680600998f, -0.732654272f,
+   -0.671558955f, -0.740951125f,
+   -0.662415778f, -0.749136395f,
+   -0.653172843f, -0.757208847f,
+   -0.643831543f, -0.765167266f,
+   -0.634393284f, -0.773010453f,
+   -0.624859488f, -0.780737229f,
+   -0.615231591f, -0.788346428f,
+   -0.605511041f, -0.795836905f,
+   -0.595699304f, -0.803207531f,
+   -0.585797857f, -0.810457198f,
+   -0.575808191f, -0.817584813f,
+   -0.565731811f, -0.824589303f,
+   -0.555570233f, -0.831469612f,
+   -0.545324988f, -0.838224706f,
+   -0.534997620f, -0.844853565f,
+   -0.524589683f, -0.851355193f,
+   -0.514102744f, -0.857728610f,
+   -0.503538384f, -0.863972856f,
+   -0.492898192f, -0.870086991f,
+   -0.482183772f, -0.876070094f,
+   -0.471396737f, -0.881921264f,
+   -0.460538711f, -0.887639620f,
+   -0.449611330f, -0.893224301f,
+   -0.438616239f, -0.898674466f,
+   -0.427555093f, -0.903989293f,
+   -0.416429560f, -0.909167983f,
+   -0.405241314f, -0.914209756f,
+   -0.393992040f, -0.919113852f,
+   -0.382683432f, -0.923879533f,
+   -0.371317194f, -0.928506080f,
+   -0.359895037f, -0.932992799f,
+   -0.348418680f, -0.937339012f,
+   -0.336889853f, -0.941544065f,
+   -0.325310292f, -0.945607325f,
+   -0.313681740f, -0.949528181f,
+   -0.302005949f, -0.953306040f,
+   -0.290284677f, -0.956940336f,
+   -0.278519689f, -0.960430519f,
+   -0.266712757f, -0.963776066f,
+   -0.254865660f, -0.966976471f,
+   -0.242980180f, -0.970031253f,
+   -0.231058108f, -0.972939952f,
+   -0.219101240f, -0.975702130f,
+   -0.207111376f, -0.978317371f,
+   -0.195090322f, -0.980785280f,
+   -0.183039888f, -0.983105487f,
+   -0.170961889f, -0.985277642f,
+   -0.158858143f, -0.987301418f,
+   -0.146730474f, -0.989176510f,
+   -0.134580709f, -0.990902635f,
+   -0.122410675f, -0.992479535f,
+   -0.110222207f, -0.993906970f,
+   -0.098017140f, -0.995184727f,
+   -0.085797312f, -0.996312612f,
+   -0.073564564f, -0.997290457f,
+   -0.061320736f, -0.998118113f,
+   -0.049067674f, -0.998795456f,
+   -0.036807223f, -0.999322385f,
+   -0.024541229f, -0.999698819f,
+   -0.012271538f, -0.999924702f,
+   -0.000000000f, -1.000000000f,
+    0.012271538f, -0.999924702f,
+    0.024541229f, -0.999698819f,
+    0.036807223f, -0.999322385f,
+    0.049067674f, -0.998795456f,
+    0.061320736f, -0.998118113f,
+    0.073564564f, -0.997290457f,
+    0.085797312f, -0.996312612f,
+    0.098017140f, -0.995184727f,
+    0.110222207f, -0.993906970f,
+    0.122410675f, -0.992479535f,
+    0.134580709f, -0.990902635f,
+    0.146730474f, -0.989176510f,
+    0.158858143f, -0.987301418f,
+    0.170961889f, -0.985277642f,
+    0.183039888f, -0.983105487f,
+    0.195090322f, -0.980785280f,
+    0.207111376f, -0.978317371f,
+    0.219101240f, -0.975702130f,
+    0.231058108f, -0.972939952f,
+    0.242980180f, -0.970031253f,
+    0.254865660f, -0.966976471f,
+    0.266712757f, -0.963776066f,
+    0.278519689f, -0.960430519f,
+    0.290284677f, -0.956940336f,
+    0.302005949f, -0.953306040f,
+    0.313681740f, -0.949528181f,
+    0.325310292f, -0.945607325f,
+    0.336889853f, -0.941544065f,
+    0.348418680f, -0.937339012f,
+    0.359895037f, -0.932992799f,
+    0.371317194f, -0.928506080f,
+    0.382683432f, -0.923879533f,
+    0.393992040f, -0.919113852f,
+    0.405241314f, -0.914209756f,
+    0.416429560f, -0.909167983f,
+    0.427555093f, -0.903989293f,
+    0.438616239f, -0.898674466f,
+    0.449611330f, -0.893224301f,
+    0.460538711f, -0.887639620f,
+    0.471396737f, -0.881921264f,
+    0.482183772f, -0.876070094f,
+    0.492898192f, -0.870086991f,
+    0.503538384f, -0.863972856f,
+    0.514102744f, -0.857728610f,
+    0.524589683f, -0.851355193f,
+    0.534997620f, -0.844853565f,
+    0.545324988f, -0.838224706f,
+    0.555570233f, -0.831469612f,
+    0.565731811f, -0.824589303f,
+    0.575808191f, -0.817584813f,
+    0.585797857f, -0.810457198f,
+    0.595699304f, -0.803207531f,
+    0.605511041f, -0.795836905f,
+    0.615231591f, -0.788346428f,
+    0.624859488f, -0.780737229f,
+    0.634393284f, -0.773010453f,
+    0.643831543f, -0.765167266f,
+    0.653172843f, -0.757208847f,
+    0.662415778f, -0.749136395f,
+    0.671558955f, -0.740951125f,
+    0.680600998f, -0.732654272f,
+    0.689540545f, -0.724247083f,
+    0.698376249f, -0.715730825f,
+    0.707106781f, -0.707106781f,
+    0.715730825f, -0.698376249f,
+    0.724247083f, -0.689540545f,
+    0.732654272f, -0.680600998f,
+    0.740951125f, -0.671558955f,
+    0.749136395f, -0.662415778f,
+    0.757208847f, -0.653172843f,
+    0.765167266f, -0.643831543f,
+    0.773010453f, -0.634393284f,
+    0.780737229f, -0.624859488f,
+    0.788346428f, -0.615231591f,
+    0.795836905f, -0.605511041f,
+    0.803207531f, -0.595699304f,
+    0.810457198f, -0.585797857f,
+    0.817584813f, -0.575808191f,
+    0.824589303f, -0.565731811f,
+    0.831469612f, -0.555570233f,
+    0.838224706f, -0.545324988f,
+    0.844853565f, -0.534997620f,
+    0.851355193f, -0.524589683f,
+    0.857728610f, -0.514102744f,
+    0.863972856f, -0.503538384f,
+    0.870086991f, -0.492898192f,
+    0.876070094f, -0.482183772f,
+    0.881921264f, -0.471396737f,
+    0.887639620f, -0.460538711f,
+    0.893224301f, -0.449611330f,
+    0.898674466f, -0.438616239f,
+    0.903989293f, -0.427555093f,
+    0.909167983f, -0.416429560f,
+    0.914209756f, -0.405241314f,
+    0.919113852f, -0.393992040f,
+    0.923879533f, -0.382683432f,
+    0.928506080f, -0.371317194f,
+    0.932992799f, -0.359895037f,
+    0.937339012f, -0.348418680f,
+    0.941544065f, -0.336889853f,
+    0.945607325f, -0.325310292f,
+    0.949528181f, -0.313681740f,
+    0.953306040f, -0.302005949f,
+    0.956940336f, -0.290284677f,
+    0.960430519f, -0.278519689f,
+    0.963776066f, -0.266712757f,
+    0.966976471f, -0.254865660f,
+    0.970031253f, -0.242980180f,
+    0.972939952f, -0.231058108f,
+    0.975702130f, -0.219101240f,
+    0.978317371f, -0.207111376f,
+    0.980785280f, -0.195090322f,
+    0.983105487f, -0.183039888f,
+    0.985277642f, -0.170961889f,
+    0.987301418f, -0.158858143f,
+    0.989176510f, -0.146730474f,
+    0.990902635f, -0.134580709f,
+    0.992479535f, -0.122410675f,
+    0.993906970f, -0.110222207f,
+    0.995184727f, -0.098017140f,
+    0.996312612f, -0.085797312f,
+    0.997290457f, -0.073564564f,
+    0.998118113f, -0.061320736f,
+    0.998795456f, -0.049067674f,
+    0.999322385f, -0.036807223f,
+    0.999698819f, -0.024541229f,
+    0.999924702f, -0.012271538f
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_F32_1024)
+/**
+  @par
+  Example code for Floating-point Twiddle factors Generation:
+  @par
+  <pre>for (i = 0; i< N/; i++)
+  {
+ 	twiddleCoef[2*i]   = cos(i * 2*PI/(float)N);
+ 	twiddleCoef[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 1024, PI = 3.14159265358979
+  @par
+  Cos and Sin values are in interleaved fashion
+*/
+const float32_t twiddleCoef_1024[2048] = {
+    1.000000000f,  0.000000000f,
+    0.999981175f,  0.006135885f,
+    0.999924702f,  0.012271538f,
+    0.999830582f,  0.018406730f,
+    0.999698819f,  0.024541229f,
+    0.999529418f,  0.030674803f,
+    0.999322385f,  0.036807223f,
+    0.999077728f,  0.042938257f,
+    0.998795456f,  0.049067674f,
+    0.998475581f,  0.055195244f,
+    0.998118113f,  0.061320736f,
+    0.997723067f,  0.067443920f,
+    0.997290457f,  0.073564564f,
+    0.996820299f,  0.079682438f,
+    0.996312612f,  0.085797312f,
+    0.995767414f,  0.091908956f,
+    0.995184727f,  0.098017140f,
+    0.994564571f,  0.104121634f,
+    0.993906970f,  0.110222207f,
+    0.993211949f,  0.116318631f,
+    0.992479535f,  0.122410675f,
+    0.991709754f,  0.128498111f,
+    0.990902635f,  0.134580709f,
+    0.990058210f,  0.140658239f,
+    0.989176510f,  0.146730474f,
+    0.988257568f,  0.152797185f,
+    0.987301418f,  0.158858143f,
+    0.986308097f,  0.164913120f,
+    0.985277642f,  0.170961889f,
+    0.984210092f,  0.177004220f,
+    0.983105487f,  0.183039888f,
+    0.981963869f,  0.189068664f,
+    0.980785280f,  0.195090322f,
+    0.979569766f,  0.201104635f,
+    0.978317371f,  0.207111376f,
+    0.977028143f,  0.213110320f,
+    0.975702130f,  0.219101240f,
+    0.974339383f,  0.225083911f,
+    0.972939952f,  0.231058108f,
+    0.971503891f,  0.237023606f,
+    0.970031253f,  0.242980180f,
+    0.968522094f,  0.248927606f,
+    0.966976471f,  0.254865660f,
+    0.965394442f,  0.260794118f,
+    0.963776066f,  0.266712757f,
+    0.962121404f,  0.272621355f,
+    0.960430519f,  0.278519689f,
+    0.958703475f,  0.284407537f,
+    0.956940336f,  0.290284677f,
+    0.955141168f,  0.296150888f,
+    0.953306040f,  0.302005949f,
+    0.951435021f,  0.307849640f,
+    0.949528181f,  0.313681740f,
+    0.947585591f,  0.319502031f,
+    0.945607325f,  0.325310292f,
+    0.943593458f,  0.331106306f,
+    0.941544065f,  0.336889853f,
+    0.939459224f,  0.342660717f,
+    0.937339012f,  0.348418680f,
+    0.935183510f,  0.354163525f,
+    0.932992799f,  0.359895037f,
+    0.930766961f,  0.365612998f,
+    0.928506080f,  0.371317194f,
+    0.926210242f,  0.377007410f,
+    0.923879533f,  0.382683432f,
+    0.921514039f,  0.388345047f,
+    0.919113852f,  0.393992040f,
+    0.916679060f,  0.399624200f,
+    0.914209756f,  0.405241314f,
+    0.911706032f,  0.410843171f,
+    0.909167983f,  0.416429560f,
+    0.906595705f,  0.422000271f,
+    0.903989293f,  0.427555093f,
+    0.901348847f,  0.433093819f,
+    0.898674466f,  0.438616239f,
+    0.895966250f,  0.444122145f,
+    0.893224301f,  0.449611330f,
+    0.890448723f,  0.455083587f,
+    0.887639620f,  0.460538711f,
+    0.884797098f,  0.465976496f,
+    0.881921264f,  0.471396737f,
+    0.879012226f,  0.476799230f,
+    0.876070094f,  0.482183772f,
+    0.873094978f,  0.487550160f,
+    0.870086991f,  0.492898192f,
+    0.867046246f,  0.498227667f,
+    0.863972856f,  0.503538384f,
+    0.860866939f,  0.508830143f,
+    0.857728610f,  0.514102744f,
+    0.854557988f,  0.519355990f,
+    0.851355193f,  0.524589683f,
+    0.848120345f,  0.529803625f,
+    0.844853565f,  0.534997620f,
+    0.841554977f,  0.540171473f,
+    0.838224706f,  0.545324988f,
+    0.834862875f,  0.550457973f,
+    0.831469612f,  0.555570233f,
+    0.828045045f,  0.560661576f,
+    0.824589303f,  0.565731811f,
+    0.821102515f,  0.570780746f,
+    0.817584813f,  0.575808191f,
+    0.814036330f,  0.580813958f,
+    0.810457198f,  0.585797857f,
+    0.806847554f,  0.590759702f,
+    0.803207531f,  0.595699304f,
+    0.799537269f,  0.600616479f,
+    0.795836905f,  0.605511041f,
+    0.792106577f,  0.610382806f,
+    0.788346428f,  0.615231591f,
+    0.784556597f,  0.620057212f,
+    0.780737229f,  0.624859488f,
+    0.776888466f,  0.629638239f,
+    0.773010453f,  0.634393284f,
+    0.769103338f,  0.639124445f,
+    0.765167266f,  0.643831543f,
+    0.761202385f,  0.648514401f,
+    0.757208847f,  0.653172843f,
+    0.753186799f,  0.657806693f,
+    0.749136395f,  0.662415778f,
+    0.745057785f,  0.666999922f,
+    0.740951125f,  0.671558955f,
+    0.736816569f,  0.676092704f,
+    0.732654272f,  0.680600998f,
+    0.728464390f,  0.685083668f,
+    0.724247083f,  0.689540545f,
+    0.720002508f,  0.693971461f,
+    0.715730825f,  0.698376249f,
+    0.711432196f,  0.702754744f,
+    0.707106781f,  0.707106781f,
+    0.702754744f,  0.711432196f,
+    0.698376249f,  0.715730825f,
+    0.693971461f,  0.720002508f,
+    0.689540545f,  0.724247083f,
+    0.685083668f,  0.728464390f,
+    0.680600998f,  0.732654272f,
+    0.676092704f,  0.736816569f,
+    0.671558955f,  0.740951125f,
+    0.666999922f,  0.745057785f,
+    0.662415778f,  0.749136395f,
+    0.657806693f,  0.753186799f,
+    0.653172843f,  0.757208847f,
+    0.648514401f,  0.761202385f,
+    0.643831543f,  0.765167266f,
+    0.639124445f,  0.769103338f,
+    0.634393284f,  0.773010453f,
+    0.629638239f,  0.776888466f,
+    0.624859488f,  0.780737229f,
+    0.620057212f,  0.784556597f,
+    0.615231591f,  0.788346428f,
+    0.610382806f,  0.792106577f,
+    0.605511041f,  0.795836905f,
+    0.600616479f,  0.799537269f,
+    0.595699304f,  0.803207531f,
+    0.590759702f,  0.806847554f,
+    0.585797857f,  0.810457198f,
+    0.580813958f,  0.814036330f,
+    0.575808191f,  0.817584813f,
+    0.570780746f,  0.821102515f,
+    0.565731811f,  0.824589303f,
+    0.560661576f,  0.828045045f,
+    0.555570233f,  0.831469612f,
+    0.550457973f,  0.834862875f,
+    0.545324988f,  0.838224706f,
+    0.540171473f,  0.841554977f,
+    0.534997620f,  0.844853565f,
+    0.529803625f,  0.848120345f,
+    0.524589683f,  0.851355193f,
+    0.519355990f,  0.854557988f,
+    0.514102744f,  0.857728610f,
+    0.508830143f,  0.860866939f,
+    0.503538384f,  0.863972856f,
+    0.498227667f,  0.867046246f,
+    0.492898192f,  0.870086991f,
+    0.487550160f,  0.873094978f,
+    0.482183772f,  0.876070094f,
+    0.476799230f,  0.879012226f,
+    0.471396737f,  0.881921264f,
+    0.465976496f,  0.884797098f,
+    0.460538711f,  0.887639620f,
+    0.455083587f,  0.890448723f,
+    0.449611330f,  0.893224301f,
+    0.444122145f,  0.895966250f,
+    0.438616239f,  0.898674466f,
+    0.433093819f,  0.901348847f,
+    0.427555093f,  0.903989293f,
+    0.422000271f,  0.906595705f,
+    0.416429560f,  0.909167983f,
+    0.410843171f,  0.911706032f,
+    0.405241314f,  0.914209756f,
+    0.399624200f,  0.916679060f,
+    0.393992040f,  0.919113852f,
+    0.388345047f,  0.921514039f,
+    0.382683432f,  0.923879533f,
+    0.377007410f,  0.926210242f,
+    0.371317194f,  0.928506080f,
+    0.365612998f,  0.930766961f,
+    0.359895037f,  0.932992799f,
+    0.354163525f,  0.935183510f,
+    0.348418680f,  0.937339012f,
+    0.342660717f,  0.939459224f,
+    0.336889853f,  0.941544065f,
+    0.331106306f,  0.943593458f,
+    0.325310292f,  0.945607325f,
+    0.319502031f,  0.947585591f,
+    0.313681740f,  0.949528181f,
+    0.307849640f,  0.951435021f,
+    0.302005949f,  0.953306040f,
+    0.296150888f,  0.955141168f,
+    0.290284677f,  0.956940336f,
+    0.284407537f,  0.958703475f,
+    0.278519689f,  0.960430519f,
+    0.272621355f,  0.962121404f,
+    0.266712757f,  0.963776066f,
+    0.260794118f,  0.965394442f,
+    0.254865660f,  0.966976471f,
+    0.248927606f,  0.968522094f,
+    0.242980180f,  0.970031253f,
+    0.237023606f,  0.971503891f,
+    0.231058108f,  0.972939952f,
+    0.225083911f,  0.974339383f,
+    0.219101240f,  0.975702130f,
+    0.213110320f,  0.977028143f,
+    0.207111376f,  0.978317371f,
+    0.201104635f,  0.979569766f,
+    0.195090322f,  0.980785280f,
+    0.189068664f,  0.981963869f,
+    0.183039888f,  0.983105487f,
+    0.177004220f,  0.984210092f,
+    0.170961889f,  0.985277642f,
+    0.164913120f,  0.986308097f,
+    0.158858143f,  0.987301418f,
+    0.152797185f,  0.988257568f,
+    0.146730474f,  0.989176510f,
+    0.140658239f,  0.990058210f,
+    0.134580709f,  0.990902635f,
+    0.128498111f,  0.991709754f,
+    0.122410675f,  0.992479535f,
+    0.116318631f,  0.993211949f,
+    0.110222207f,  0.993906970f,
+    0.104121634f,  0.994564571f,
+    0.098017140f,  0.995184727f,
+    0.091908956f,  0.995767414f,
+    0.085797312f,  0.996312612f,
+    0.079682438f,  0.996820299f,
+    0.073564564f,  0.997290457f,
+    0.067443920f,  0.997723067f,
+    0.061320736f,  0.998118113f,
+    0.055195244f,  0.998475581f,
+    0.049067674f,  0.998795456f,
+    0.042938257f,  0.999077728f,
+    0.036807223f,  0.999322385f,
+    0.030674803f,  0.999529418f,
+    0.024541229f,  0.999698819f,
+    0.018406730f,  0.999830582f,
+    0.012271538f,  0.999924702f,
+    0.006135885f,  0.999981175f,
+    0.000000000f,  1.000000000f,
+   -0.006135885f,  0.999981175f,
+   -0.012271538f,  0.999924702f,
+   -0.018406730f,  0.999830582f,
+   -0.024541229f,  0.999698819f,
+   -0.030674803f,  0.999529418f,
+   -0.036807223f,  0.999322385f,
+   -0.042938257f,  0.999077728f,
+   -0.049067674f,  0.998795456f,
+   -0.055195244f,  0.998475581f,
+   -0.061320736f,  0.998118113f,
+   -0.067443920f,  0.997723067f,
+   -0.073564564f,  0.997290457f,
+   -0.079682438f,  0.996820299f,
+   -0.085797312f,  0.996312612f,
+   -0.091908956f,  0.995767414f,
+   -0.098017140f,  0.995184727f,
+   -0.104121634f,  0.994564571f,
+   -0.110222207f,  0.993906970f,
+   -0.116318631f,  0.993211949f,
+   -0.122410675f,  0.992479535f,
+   -0.128498111f,  0.991709754f,
+   -0.134580709f,  0.990902635f,
+   -0.140658239f,  0.990058210f,
+   -0.146730474f,  0.989176510f,
+   -0.152797185f,  0.988257568f,
+   -0.158858143f,  0.987301418f,
+   -0.164913120f,  0.986308097f,
+   -0.170961889f,  0.985277642f,
+   -0.177004220f,  0.984210092f,
+   -0.183039888f,  0.983105487f,
+   -0.189068664f,  0.981963869f,
+   -0.195090322f,  0.980785280f,
+   -0.201104635f,  0.979569766f,
+   -0.207111376f,  0.978317371f,
+   -0.213110320f,  0.977028143f,
+   -0.219101240f,  0.975702130f,
+   -0.225083911f,  0.974339383f,
+   -0.231058108f,  0.972939952f,
+   -0.237023606f,  0.971503891f,
+   -0.242980180f,  0.970031253f,
+   -0.248927606f,  0.968522094f,
+   -0.254865660f,  0.966976471f,
+   -0.260794118f,  0.965394442f,
+   -0.266712757f,  0.963776066f,
+   -0.272621355f,  0.962121404f,
+   -0.278519689f,  0.960430519f,
+   -0.284407537f,  0.958703475f,
+   -0.290284677f,  0.956940336f,
+   -0.296150888f,  0.955141168f,
+   -0.302005949f,  0.953306040f,
+   -0.307849640f,  0.951435021f,
+   -0.313681740f,  0.949528181f,
+   -0.319502031f,  0.947585591f,
+   -0.325310292f,  0.945607325f,
+   -0.331106306f,  0.943593458f,
+   -0.336889853f,  0.941544065f,
+   -0.342660717f,  0.939459224f,
+   -0.348418680f,  0.937339012f,
+   -0.354163525f,  0.935183510f,
+   -0.359895037f,  0.932992799f,
+   -0.365612998f,  0.930766961f,
+   -0.371317194f,  0.928506080f,
+   -0.377007410f,  0.926210242f,
+   -0.382683432f,  0.923879533f,
+   -0.388345047f,  0.921514039f,
+   -0.393992040f,  0.919113852f,
+   -0.399624200f,  0.916679060f,
+   -0.405241314f,  0.914209756f,
+   -0.410843171f,  0.911706032f,
+   -0.416429560f,  0.909167983f,
+   -0.422000271f,  0.906595705f,
+   -0.427555093f,  0.903989293f,
+   -0.433093819f,  0.901348847f,
+   -0.438616239f,  0.898674466f,
+   -0.444122145f,  0.895966250f,
+   -0.449611330f,  0.893224301f,
+   -0.455083587f,  0.890448723f,
+   -0.460538711f,  0.887639620f,
+   -0.465976496f,  0.884797098f,
+   -0.471396737f,  0.881921264f,
+   -0.476799230f,  0.879012226f,
+   -0.482183772f,  0.876070094f,
+   -0.487550160f,  0.873094978f,
+   -0.492898192f,  0.870086991f,
+   -0.498227667f,  0.867046246f,
+   -0.503538384f,  0.863972856f,
+   -0.508830143f,  0.860866939f,
+   -0.514102744f,  0.857728610f,
+   -0.519355990f,  0.854557988f,
+   -0.524589683f,  0.851355193f,
+   -0.529803625f,  0.848120345f,
+   -0.534997620f,  0.844853565f,
+   -0.540171473f,  0.841554977f,
+   -0.545324988f,  0.838224706f,
+   -0.550457973f,  0.834862875f,
+   -0.555570233f,  0.831469612f,
+   -0.560661576f,  0.828045045f,
+   -0.565731811f,  0.824589303f,
+   -0.570780746f,  0.821102515f,
+   -0.575808191f,  0.817584813f,
+   -0.580813958f,  0.814036330f,
+   -0.585797857f,  0.810457198f,
+   -0.590759702f,  0.806847554f,
+   -0.595699304f,  0.803207531f,
+   -0.600616479f,  0.799537269f,
+   -0.605511041f,  0.795836905f,
+   -0.610382806f,  0.792106577f,
+   -0.615231591f,  0.788346428f,
+   -0.620057212f,  0.784556597f,
+   -0.624859488f,  0.780737229f,
+   -0.629638239f,  0.776888466f,
+   -0.634393284f,  0.773010453f,
+   -0.639124445f,  0.769103338f,
+   -0.643831543f,  0.765167266f,
+   -0.648514401f,  0.761202385f,
+   -0.653172843f,  0.757208847f,
+   -0.657806693f,  0.753186799f,
+   -0.662415778f,  0.749136395f,
+   -0.666999922f,  0.745057785f,
+   -0.671558955f,  0.740951125f,
+   -0.676092704f,  0.736816569f,
+   -0.680600998f,  0.732654272f,
+   -0.685083668f,  0.728464390f,
+   -0.689540545f,  0.724247083f,
+   -0.693971461f,  0.720002508f,
+   -0.698376249f,  0.715730825f,
+   -0.702754744f,  0.711432196f,
+   -0.707106781f,  0.707106781f,
+   -0.711432196f,  0.702754744f,
+   -0.715730825f,  0.698376249f,
+   -0.720002508f,  0.693971461f,
+   -0.724247083f,  0.689540545f,
+   -0.728464390f,  0.685083668f,
+   -0.732654272f,  0.680600998f,
+   -0.736816569f,  0.676092704f,
+   -0.740951125f,  0.671558955f,
+   -0.745057785f,  0.666999922f,
+   -0.749136395f,  0.662415778f,
+   -0.753186799f,  0.657806693f,
+   -0.757208847f,  0.653172843f,
+   -0.761202385f,  0.648514401f,
+   -0.765167266f,  0.643831543f,
+   -0.769103338f,  0.639124445f,
+   -0.773010453f,  0.634393284f,
+   -0.776888466f,  0.629638239f,
+   -0.780737229f,  0.624859488f,
+   -0.784556597f,  0.620057212f,
+   -0.788346428f,  0.615231591f,
+   -0.792106577f,  0.610382806f,
+   -0.795836905f,  0.605511041f,
+   -0.799537269f,  0.600616479f,
+   -0.803207531f,  0.595699304f,
+   -0.806847554f,  0.590759702f,
+   -0.810457198f,  0.585797857f,
+   -0.814036330f,  0.580813958f,
+   -0.817584813f,  0.575808191f,
+   -0.821102515f,  0.570780746f,
+   -0.824589303f,  0.565731811f,
+   -0.828045045f,  0.560661576f,
+   -0.831469612f,  0.555570233f,
+   -0.834862875f,  0.550457973f,
+   -0.838224706f,  0.545324988f,
+   -0.841554977f,  0.540171473f,
+   -0.844853565f,  0.534997620f,
+   -0.848120345f,  0.529803625f,
+   -0.851355193f,  0.524589683f,
+   -0.854557988f,  0.519355990f,
+   -0.857728610f,  0.514102744f,
+   -0.860866939f,  0.508830143f,
+   -0.863972856f,  0.503538384f,
+   -0.867046246f,  0.498227667f,
+   -0.870086991f,  0.492898192f,
+   -0.873094978f,  0.487550160f,
+   -0.876070094f,  0.482183772f,
+   -0.879012226f,  0.476799230f,
+   -0.881921264f,  0.471396737f,
+   -0.884797098f,  0.465976496f,
+   -0.887639620f,  0.460538711f,
+   -0.890448723f,  0.455083587f,
+   -0.893224301f,  0.449611330f,
+   -0.895966250f,  0.444122145f,
+   -0.898674466f,  0.438616239f,
+   -0.901348847f,  0.433093819f,
+   -0.903989293f,  0.427555093f,
+   -0.906595705f,  0.422000271f,
+   -0.909167983f,  0.416429560f,
+   -0.911706032f,  0.410843171f,
+   -0.914209756f,  0.405241314f,
+   -0.916679060f,  0.399624200f,
+   -0.919113852f,  0.393992040f,
+   -0.921514039f,  0.388345047f,
+   -0.923879533f,  0.382683432f,
+   -0.926210242f,  0.377007410f,
+   -0.928506080f,  0.371317194f,
+   -0.930766961f,  0.365612998f,
+   -0.932992799f,  0.359895037f,
+   -0.935183510f,  0.354163525f,
+   -0.937339012f,  0.348418680f,
+   -0.939459224f,  0.342660717f,
+   -0.941544065f,  0.336889853f,
+   -0.943593458f,  0.331106306f,
+   -0.945607325f,  0.325310292f,
+   -0.947585591f,  0.319502031f,
+   -0.949528181f,  0.313681740f,
+   -0.951435021f,  0.307849640f,
+   -0.953306040f,  0.302005949f,
+   -0.955141168f,  0.296150888f,
+   -0.956940336f,  0.290284677f,
+   -0.958703475f,  0.284407537f,
+   -0.960430519f,  0.278519689f,
+   -0.962121404f,  0.272621355f,
+   -0.963776066f,  0.266712757f,
+   -0.965394442f,  0.260794118f,
+   -0.966976471f,  0.254865660f,
+   -0.968522094f,  0.248927606f,
+   -0.970031253f,  0.242980180f,
+   -0.971503891f,  0.237023606f,
+   -0.972939952f,  0.231058108f,
+   -0.974339383f,  0.225083911f,
+   -0.975702130f,  0.219101240f,
+   -0.977028143f,  0.213110320f,
+   -0.978317371f,  0.207111376f,
+   -0.979569766f,  0.201104635f,
+   -0.980785280f,  0.195090322f,
+   -0.981963869f,  0.189068664f,
+   -0.983105487f,  0.183039888f,
+   -0.984210092f,  0.177004220f,
+   -0.985277642f,  0.170961889f,
+   -0.986308097f,  0.164913120f,
+   -0.987301418f,  0.158858143f,
+   -0.988257568f,  0.152797185f,
+   -0.989176510f,  0.146730474f,
+   -0.990058210f,  0.140658239f,
+   -0.990902635f,  0.134580709f,
+   -0.991709754f,  0.128498111f,
+   -0.992479535f,  0.122410675f,
+   -0.993211949f,  0.116318631f,
+   -0.993906970f,  0.110222207f,
+   -0.994564571f,  0.104121634f,
+   -0.995184727f,  0.098017140f,
+   -0.995767414f,  0.091908956f,
+   -0.996312612f,  0.085797312f,
+   -0.996820299f,  0.079682438f,
+   -0.997290457f,  0.073564564f,
+   -0.997723067f,  0.067443920f,
+   -0.998118113f,  0.061320736f,
+   -0.998475581f,  0.055195244f,
+   -0.998795456f,  0.049067674f,
+   -0.999077728f,  0.042938257f,
+   -0.999322385f,  0.036807223f,
+   -0.999529418f,  0.030674803f,
+   -0.999698819f,  0.024541229f,
+   -0.999830582f,  0.018406730f,
+   -0.999924702f,  0.012271538f,
+   -0.999981175f,  0.006135885f,
+   -1.000000000f,  0.000000000f,
+   -0.999981175f, -0.006135885f,
+   -0.999924702f, -0.012271538f,
+   -0.999830582f, -0.018406730f,
+   -0.999698819f, -0.024541229f,
+   -0.999529418f, -0.030674803f,
+   -0.999322385f, -0.036807223f,
+   -0.999077728f, -0.042938257f,
+   -0.998795456f, -0.049067674f,
+   -0.998475581f, -0.055195244f,
+   -0.998118113f, -0.061320736f,
+   -0.997723067f, -0.067443920f,
+   -0.997290457f, -0.073564564f,
+   -0.996820299f, -0.079682438f,
+   -0.996312612f, -0.085797312f,
+   -0.995767414f, -0.091908956f,
+   -0.995184727f, -0.098017140f,
+   -0.994564571f, -0.104121634f,
+   -0.993906970f, -0.110222207f,
+   -0.993211949f, -0.116318631f,
+   -0.992479535f, -0.122410675f,
+   -0.991709754f, -0.128498111f,
+   -0.990902635f, -0.134580709f,
+   -0.990058210f, -0.140658239f,
+   -0.989176510f, -0.146730474f,
+   -0.988257568f, -0.152797185f,
+   -0.987301418f, -0.158858143f,
+   -0.986308097f, -0.164913120f,
+   -0.985277642f, -0.170961889f,
+   -0.984210092f, -0.177004220f,
+   -0.983105487f, -0.183039888f,
+   -0.981963869f, -0.189068664f,
+   -0.980785280f, -0.195090322f,
+   -0.979569766f, -0.201104635f,
+   -0.978317371f, -0.207111376f,
+   -0.977028143f, -0.213110320f,
+   -0.975702130f, -0.219101240f,
+   -0.974339383f, -0.225083911f,
+   -0.972939952f, -0.231058108f,
+   -0.971503891f, -0.237023606f,
+   -0.970031253f, -0.242980180f,
+   -0.968522094f, -0.248927606f,
+   -0.966976471f, -0.254865660f,
+   -0.965394442f, -0.260794118f,
+   -0.963776066f, -0.266712757f,
+   -0.962121404f, -0.272621355f,
+   -0.960430519f, -0.278519689f,
+   -0.958703475f, -0.284407537f,
+   -0.956940336f, -0.290284677f,
+   -0.955141168f, -0.296150888f,
+   -0.953306040f, -0.302005949f,
+   -0.951435021f, -0.307849640f,
+   -0.949528181f, -0.313681740f,
+   -0.947585591f, -0.319502031f,
+   -0.945607325f, -0.325310292f,
+   -0.943593458f, -0.331106306f,
+   -0.941544065f, -0.336889853f,
+   -0.939459224f, -0.342660717f,
+   -0.937339012f, -0.348418680f,
+   -0.935183510f, -0.354163525f,
+   -0.932992799f, -0.359895037f,
+   -0.930766961f, -0.365612998f,
+   -0.928506080f, -0.371317194f,
+   -0.926210242f, -0.377007410f,
+   -0.923879533f, -0.382683432f,
+   -0.921514039f, -0.388345047f,
+   -0.919113852f, -0.393992040f,
+   -0.916679060f, -0.399624200f,
+   -0.914209756f, -0.405241314f,
+   -0.911706032f, -0.410843171f,
+   -0.909167983f, -0.416429560f,
+   -0.906595705f, -0.422000271f,
+   -0.903989293f, -0.427555093f,
+   -0.901348847f, -0.433093819f,
+   -0.898674466f, -0.438616239f,
+   -0.895966250f, -0.444122145f,
+   -0.893224301f, -0.449611330f,
+   -0.890448723f, -0.455083587f,
+   -0.887639620f, -0.460538711f,
+   -0.884797098f, -0.465976496f,
+   -0.881921264f, -0.471396737f,
+   -0.879012226f, -0.476799230f,
+   -0.876070094f, -0.482183772f,
+   -0.873094978f, -0.487550160f,
+   -0.870086991f, -0.492898192f,
+   -0.867046246f, -0.498227667f,
+   -0.863972856f, -0.503538384f,
+   -0.860866939f, -0.508830143f,
+   -0.857728610f, -0.514102744f,
+   -0.854557988f, -0.519355990f,
+   -0.851355193f, -0.524589683f,
+   -0.848120345f, -0.529803625f,
+   -0.844853565f, -0.534997620f,
+   -0.841554977f, -0.540171473f,
+   -0.838224706f, -0.545324988f,
+   -0.834862875f, -0.550457973f,
+   -0.831469612f, -0.555570233f,
+   -0.828045045f, -0.560661576f,
+   -0.824589303f, -0.565731811f,
+   -0.821102515f, -0.570780746f,
+   -0.817584813f, -0.575808191f,
+   -0.814036330f, -0.580813958f,
+   -0.810457198f, -0.585797857f,
+   -0.806847554f, -0.590759702f,
+   -0.803207531f, -0.595699304f,
+   -0.799537269f, -0.600616479f,
+   -0.795836905f, -0.605511041f,
+   -0.792106577f, -0.610382806f,
+   -0.788346428f, -0.615231591f,
+   -0.784556597f, -0.620057212f,
+   -0.780737229f, -0.624859488f,
+   -0.776888466f, -0.629638239f,
+   -0.773010453f, -0.634393284f,
+   -0.769103338f, -0.639124445f,
+   -0.765167266f, -0.643831543f,
+   -0.761202385f, -0.648514401f,
+   -0.757208847f, -0.653172843f,
+   -0.753186799f, -0.657806693f,
+   -0.749136395f, -0.662415778f,
+   -0.745057785f, -0.666999922f,
+   -0.740951125f, -0.671558955f,
+   -0.736816569f, -0.676092704f,
+   -0.732654272f, -0.680600998f,
+   -0.728464390f, -0.685083668f,
+   -0.724247083f, -0.689540545f,
+   -0.720002508f, -0.693971461f,
+   -0.715730825f, -0.698376249f,
+   -0.711432196f, -0.702754744f,
+   -0.707106781f, -0.707106781f,
+   -0.702754744f, -0.711432196f,
+   -0.698376249f, -0.715730825f,
+   -0.693971461f, -0.720002508f,
+   -0.689540545f, -0.724247083f,
+   -0.685083668f, -0.728464390f,
+   -0.680600998f, -0.732654272f,
+   -0.676092704f, -0.736816569f,
+   -0.671558955f, -0.740951125f,
+   -0.666999922f, -0.745057785f,
+   -0.662415778f, -0.749136395f,
+   -0.657806693f, -0.753186799f,
+   -0.653172843f, -0.757208847f,
+   -0.648514401f, -0.761202385f,
+   -0.643831543f, -0.765167266f,
+   -0.639124445f, -0.769103338f,
+   -0.634393284f, -0.773010453f,
+   -0.629638239f, -0.776888466f,
+   -0.624859488f, -0.780737229f,
+   -0.620057212f, -0.784556597f,
+   -0.615231591f, -0.788346428f,
+   -0.610382806f, -0.792106577f,
+   -0.605511041f, -0.795836905f,
+   -0.600616479f, -0.799537269f,
+   -0.595699304f, -0.803207531f,
+   -0.590759702f, -0.806847554f,
+   -0.585797857f, -0.810457198f,
+   -0.580813958f, -0.814036330f,
+   -0.575808191f, -0.817584813f,
+   -0.570780746f, -0.821102515f,
+   -0.565731811f, -0.824589303f,
+   -0.560661576f, -0.828045045f,
+   -0.555570233f, -0.831469612f,
+   -0.550457973f, -0.834862875f,
+   -0.545324988f, -0.838224706f,
+   -0.540171473f, -0.841554977f,
+   -0.534997620f, -0.844853565f,
+   -0.529803625f, -0.848120345f,
+   -0.524589683f, -0.851355193f,
+   -0.519355990f, -0.854557988f,
+   -0.514102744f, -0.857728610f,
+   -0.508830143f, -0.860866939f,
+   -0.503538384f, -0.863972856f,
+   -0.498227667f, -0.867046246f,
+   -0.492898192f, -0.870086991f,
+   -0.487550160f, -0.873094978f,
+   -0.482183772f, -0.876070094f,
+   -0.476799230f, -0.879012226f,
+   -0.471396737f, -0.881921264f,
+   -0.465976496f, -0.884797098f,
+   -0.460538711f, -0.887639620f,
+   -0.455083587f, -0.890448723f,
+   -0.449611330f, -0.893224301f,
+   -0.444122145f, -0.895966250f,
+   -0.438616239f, -0.898674466f,
+   -0.433093819f, -0.901348847f,
+   -0.427555093f, -0.903989293f,
+   -0.422000271f, -0.906595705f,
+   -0.416429560f, -0.909167983f,
+   -0.410843171f, -0.911706032f,
+   -0.405241314f, -0.914209756f,
+   -0.399624200f, -0.916679060f,
+   -0.393992040f, -0.919113852f,
+   -0.388345047f, -0.921514039f,
+   -0.382683432f, -0.923879533f,
+   -0.377007410f, -0.926210242f,
+   -0.371317194f, -0.928506080f,
+   -0.365612998f, -0.930766961f,
+   -0.359895037f, -0.932992799f,
+   -0.354163525f, -0.935183510f,
+   -0.348418680f, -0.937339012f,
+   -0.342660717f, -0.939459224f,
+   -0.336889853f, -0.941544065f,
+   -0.331106306f, -0.943593458f,
+   -0.325310292f, -0.945607325f,
+   -0.319502031f, -0.947585591f,
+   -0.313681740f, -0.949528181f,
+   -0.307849640f, -0.951435021f,
+   -0.302005949f, -0.953306040f,
+   -0.296150888f, -0.955141168f,
+   -0.290284677f, -0.956940336f,
+   -0.284407537f, -0.958703475f,
+   -0.278519689f, -0.960430519f,
+   -0.272621355f, -0.962121404f,
+   -0.266712757f, -0.963776066f,
+   -0.260794118f, -0.965394442f,
+   -0.254865660f, -0.966976471f,
+   -0.248927606f, -0.968522094f,
+   -0.242980180f, -0.970031253f,
+   -0.237023606f, -0.971503891f,
+   -0.231058108f, -0.972939952f,
+   -0.225083911f, -0.974339383f,
+   -0.219101240f, -0.975702130f,
+   -0.213110320f, -0.977028143f,
+   -0.207111376f, -0.978317371f,
+   -0.201104635f, -0.979569766f,
+   -0.195090322f, -0.980785280f,
+   -0.189068664f, -0.981963869f,
+   -0.183039888f, -0.983105487f,
+   -0.177004220f, -0.984210092f,
+   -0.170961889f, -0.985277642f,
+   -0.164913120f, -0.986308097f,
+   -0.158858143f, -0.987301418f,
+   -0.152797185f, -0.988257568f,
+   -0.146730474f, -0.989176510f,
+   -0.140658239f, -0.990058210f,
+   -0.134580709f, -0.990902635f,
+   -0.128498111f, -0.991709754f,
+   -0.122410675f, -0.992479535f,
+   -0.116318631f, -0.993211949f,
+   -0.110222207f, -0.993906970f,
+   -0.104121634f, -0.994564571f,
+   -0.098017140f, -0.995184727f,
+   -0.091908956f, -0.995767414f,
+   -0.085797312f, -0.996312612f,
+   -0.079682438f, -0.996820299f,
+   -0.073564564f, -0.997290457f,
+   -0.067443920f, -0.997723067f,
+   -0.061320736f, -0.998118113f,
+   -0.055195244f, -0.998475581f,
+   -0.049067674f, -0.998795456f,
+   -0.042938257f, -0.999077728f,
+   -0.036807223f, -0.999322385f,
+   -0.030674803f, -0.999529418f,
+   -0.024541229f, -0.999698819f,
+   -0.018406730f, -0.999830582f,
+   -0.012271538f, -0.999924702f,
+   -0.006135885f, -0.999981175f,
+   -0.000000000f, -1.000000000f,
+    0.006135885f, -0.999981175f,
+    0.012271538f, -0.999924702f,
+    0.018406730f, -0.999830582f,
+    0.024541229f, -0.999698819f,
+    0.030674803f, -0.999529418f,
+    0.036807223f, -0.999322385f,
+    0.042938257f, -0.999077728f,
+    0.049067674f, -0.998795456f,
+    0.055195244f, -0.998475581f,
+    0.061320736f, -0.998118113f,
+    0.067443920f, -0.997723067f,
+    0.073564564f, -0.997290457f,
+    0.079682438f, -0.996820299f,
+    0.085797312f, -0.996312612f,
+    0.091908956f, -0.995767414f,
+    0.098017140f, -0.995184727f,
+    0.104121634f, -0.994564571f,
+    0.110222207f, -0.993906970f,
+    0.116318631f, -0.993211949f,
+    0.122410675f, -0.992479535f,
+    0.128498111f, -0.991709754f,
+    0.134580709f, -0.990902635f,
+    0.140658239f, -0.990058210f,
+    0.146730474f, -0.989176510f,
+    0.152797185f, -0.988257568f,
+    0.158858143f, -0.987301418f,
+    0.164913120f, -0.986308097f,
+    0.170961889f, -0.985277642f,
+    0.177004220f, -0.984210092f,
+    0.183039888f, -0.983105487f,
+    0.189068664f, -0.981963869f,
+    0.195090322f, -0.980785280f,
+    0.201104635f, -0.979569766f,
+    0.207111376f, -0.978317371f,
+    0.213110320f, -0.977028143f,
+    0.219101240f, -0.975702130f,
+    0.225083911f, -0.974339383f,
+    0.231058108f, -0.972939952f,
+    0.237023606f, -0.971503891f,
+    0.242980180f, -0.970031253f,
+    0.248927606f, -0.968522094f,
+    0.254865660f, -0.966976471f,
+    0.260794118f, -0.965394442f,
+    0.266712757f, -0.963776066f,
+    0.272621355f, -0.962121404f,
+    0.278519689f, -0.960430519f,
+    0.284407537f, -0.958703475f,
+    0.290284677f, -0.956940336f,
+    0.296150888f, -0.955141168f,
+    0.302005949f, -0.953306040f,
+    0.307849640f, -0.951435021f,
+    0.313681740f, -0.949528181f,
+    0.319502031f, -0.947585591f,
+    0.325310292f, -0.945607325f,
+    0.331106306f, -0.943593458f,
+    0.336889853f, -0.941544065f,
+    0.342660717f, -0.939459224f,
+    0.348418680f, -0.937339012f,
+    0.354163525f, -0.935183510f,
+    0.359895037f, -0.932992799f,
+    0.365612998f, -0.930766961f,
+    0.371317194f, -0.928506080f,
+    0.377007410f, -0.926210242f,
+    0.382683432f, -0.923879533f,
+    0.388345047f, -0.921514039f,
+    0.393992040f, -0.919113852f,
+    0.399624200f, -0.916679060f,
+    0.405241314f, -0.914209756f,
+    0.410843171f, -0.911706032f,
+    0.416429560f, -0.909167983f,
+    0.422000271f, -0.906595705f,
+    0.427555093f, -0.903989293f,
+    0.433093819f, -0.901348847f,
+    0.438616239f, -0.898674466f,
+    0.444122145f, -0.895966250f,
+    0.449611330f, -0.893224301f,
+    0.455083587f, -0.890448723f,
+    0.460538711f, -0.887639620f,
+    0.465976496f, -0.884797098f,
+    0.471396737f, -0.881921264f,
+    0.476799230f, -0.879012226f,
+    0.482183772f, -0.876070094f,
+    0.487550160f, -0.873094978f,
+    0.492898192f, -0.870086991f,
+    0.498227667f, -0.867046246f,
+    0.503538384f, -0.863972856f,
+    0.508830143f, -0.860866939f,
+    0.514102744f, -0.857728610f,
+    0.519355990f, -0.854557988f,
+    0.524589683f, -0.851355193f,
+    0.529803625f, -0.848120345f,
+    0.534997620f, -0.844853565f,
+    0.540171473f, -0.841554977f,
+    0.545324988f, -0.838224706f,
+    0.550457973f, -0.834862875f,
+    0.555570233f, -0.831469612f,
+    0.560661576f, -0.828045045f,
+    0.565731811f, -0.824589303f,
+    0.570780746f, -0.821102515f,
+    0.575808191f, -0.817584813f,
+    0.580813958f, -0.814036330f,
+    0.585797857f, -0.810457198f,
+    0.590759702f, -0.806847554f,
+    0.595699304f, -0.803207531f,
+    0.600616479f, -0.799537269f,
+    0.605511041f, -0.795836905f,
+    0.610382806f, -0.792106577f,
+    0.615231591f, -0.788346428f,
+    0.620057212f, -0.784556597f,
+    0.624859488f, -0.780737229f,
+    0.629638239f, -0.776888466f,
+    0.634393284f, -0.773010453f,
+    0.639124445f, -0.769103338f,
+    0.643831543f, -0.765167266f,
+    0.648514401f, -0.761202385f,
+    0.653172843f, -0.757208847f,
+    0.657806693f, -0.753186799f,
+    0.662415778f, -0.749136395f,
+    0.666999922f, -0.745057785f,
+    0.671558955f, -0.740951125f,
+    0.676092704f, -0.736816569f,
+    0.680600998f, -0.732654272f,
+    0.685083668f, -0.728464390f,
+    0.689540545f, -0.724247083f,
+    0.693971461f, -0.720002508f,
+    0.698376249f, -0.715730825f,
+    0.702754744f, -0.711432196f,
+    0.707106781f, -0.707106781f,
+    0.711432196f, -0.702754744f,
+    0.715730825f, -0.698376249f,
+    0.720002508f, -0.693971461f,
+    0.724247083f, -0.689540545f,
+    0.728464390f, -0.685083668f,
+    0.732654272f, -0.680600998f,
+    0.736816569f, -0.676092704f,
+    0.740951125f, -0.671558955f,
+    0.745057785f, -0.666999922f,
+    0.749136395f, -0.662415778f,
+    0.753186799f, -0.657806693f,
+    0.757208847f, -0.653172843f,
+    0.761202385f, -0.648514401f,
+    0.765167266f, -0.643831543f,
+    0.769103338f, -0.639124445f,
+    0.773010453f, -0.634393284f,
+    0.776888466f, -0.629638239f,
+    0.780737229f, -0.624859488f,
+    0.784556597f, -0.620057212f,
+    0.788346428f, -0.615231591f,
+    0.792106577f, -0.610382806f,
+    0.795836905f, -0.605511041f,
+    0.799537269f, -0.600616479f,
+    0.803207531f, -0.595699304f,
+    0.806847554f, -0.590759702f,
+    0.810457198f, -0.585797857f,
+    0.814036330f, -0.580813958f,
+    0.817584813f, -0.575808191f,
+    0.821102515f, -0.570780746f,
+    0.824589303f, -0.565731811f,
+    0.828045045f, -0.560661576f,
+    0.831469612f, -0.555570233f,
+    0.834862875f, -0.550457973f,
+    0.838224706f, -0.545324988f,
+    0.841554977f, -0.540171473f,
+    0.844853565f, -0.534997620f,
+    0.848120345f, -0.529803625f,
+    0.851355193f, -0.524589683f,
+    0.854557988f, -0.519355990f,
+    0.857728610f, -0.514102744f,
+    0.860866939f, -0.508830143f,
+    0.863972856f, -0.503538384f,
+    0.867046246f, -0.498227667f,
+    0.870086991f, -0.492898192f,
+    0.873094978f, -0.487550160f,
+    0.876070094f, -0.482183772f,
+    0.879012226f, -0.476799230f,
+    0.881921264f, -0.471396737f,
+    0.884797098f, -0.465976496f,
+    0.887639620f, -0.460538711f,
+    0.890448723f, -0.455083587f,
+    0.893224301f, -0.449611330f,
+    0.895966250f, -0.444122145f,
+    0.898674466f, -0.438616239f,
+    0.901348847f, -0.433093819f,
+    0.903989293f, -0.427555093f,
+    0.906595705f, -0.422000271f,
+    0.909167983f, -0.416429560f,
+    0.911706032f, -0.410843171f,
+    0.914209756f, -0.405241314f,
+    0.916679060f, -0.399624200f,
+    0.919113852f, -0.393992040f,
+    0.921514039f, -0.388345047f,
+    0.923879533f, -0.382683432f,
+    0.926210242f, -0.377007410f,
+    0.928506080f, -0.371317194f,
+    0.930766961f, -0.365612998f,
+    0.932992799f, -0.359895037f,
+    0.935183510f, -0.354163525f,
+    0.937339012f, -0.348418680f,
+    0.939459224f, -0.342660717f,
+    0.941544065f, -0.336889853f,
+    0.943593458f, -0.331106306f,
+    0.945607325f, -0.325310292f,
+    0.947585591f, -0.319502031f,
+    0.949528181f, -0.313681740f,
+    0.951435021f, -0.307849640f,
+    0.953306040f, -0.302005949f,
+    0.955141168f, -0.296150888f,
+    0.956940336f, -0.290284677f,
+    0.958703475f, -0.284407537f,
+    0.960430519f, -0.278519689f,
+    0.962121404f, -0.272621355f,
+    0.963776066f, -0.266712757f,
+    0.965394442f, -0.260794118f,
+    0.966976471f, -0.254865660f,
+    0.968522094f, -0.248927606f,
+    0.970031253f, -0.242980180f,
+    0.971503891f, -0.237023606f,
+    0.972939952f, -0.231058108f,
+    0.974339383f, -0.225083911f,
+    0.975702130f, -0.219101240f,
+    0.977028143f, -0.213110320f,
+    0.978317371f, -0.207111376f,
+    0.979569766f, -0.201104635f,
+    0.980785280f, -0.195090322f,
+    0.981963869f, -0.189068664f,
+    0.983105487f, -0.183039888f,
+    0.984210092f, -0.177004220f,
+    0.985277642f, -0.170961889f,
+    0.986308097f, -0.164913120f,
+    0.987301418f, -0.158858143f,
+    0.988257568f, -0.152797185f,
+    0.989176510f, -0.146730474f,
+    0.990058210f, -0.140658239f,
+    0.990902635f, -0.134580709f,
+    0.991709754f, -0.128498111f,
+    0.992479535f, -0.122410675f,
+    0.993211949f, -0.116318631f,
+    0.993906970f, -0.110222207f,
+    0.994564571f, -0.104121634f,
+    0.995184727f, -0.098017140f,
+    0.995767414f, -0.091908956f,
+    0.996312612f, -0.085797312f,
+    0.996820299f, -0.079682438f,
+    0.997290457f, -0.073564564f,
+    0.997723067f, -0.067443920f,
+    0.998118113f, -0.061320736f,
+    0.998475581f, -0.055195244f,
+    0.998795456f, -0.049067674f,
+    0.999077728f, -0.042938257f,
+    0.999322385f, -0.036807223f,
+    0.999529418f, -0.030674803f,
+    0.999698819f, -0.024541229f,
+    0.999830582f, -0.018406730f,
+    0.999924702f, -0.012271538f,
+    0.999981175f, -0.006135885f
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_F32_2048)
+/**
+  @par
+  Example code for Floating-point Twiddle factors Generation:
+  @par
+  <pre>for (i = 0; i< N/; i++)
+  {
+ 	twiddleCoef[2*i]   = cos(i * 2*PI/(float)N);
+ 	twiddleCoef[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 2048, PI = 3.14159265358979
+  @par
+  Cos and Sin values are in interleaved fashion
+*/
+const float32_t twiddleCoef_2048[4096] = {
+    1.000000000f,  0.000000000f,
+    0.999995294f,  0.003067957f,
+    0.999981175f,  0.006135885f,
+    0.999957645f,  0.009203755f,
+    0.999924702f,  0.012271538f,
+    0.999882347f,  0.015339206f,
+    0.999830582f,  0.018406730f,
+    0.999769405f,  0.021474080f,
+    0.999698819f,  0.024541229f,
+    0.999618822f,  0.027608146f,
+    0.999529418f,  0.030674803f,
+    0.999430605f,  0.033741172f,
+    0.999322385f,  0.036807223f,
+    0.999204759f,  0.039872928f,
+    0.999077728f,  0.042938257f,
+    0.998941293f,  0.046003182f,
+    0.998795456f,  0.049067674f,
+    0.998640218f,  0.052131705f,
+    0.998475581f,  0.055195244f,
+    0.998301545f,  0.058258265f,
+    0.998118113f,  0.061320736f,
+    0.997925286f,  0.064382631f,
+    0.997723067f,  0.067443920f,
+    0.997511456f,  0.070504573f,
+    0.997290457f,  0.073564564f,
+    0.997060070f,  0.076623861f,
+    0.996820299f,  0.079682438f,
+    0.996571146f,  0.082740265f,
+    0.996312612f,  0.085797312f,
+    0.996044701f,  0.088853553f,
+    0.995767414f,  0.091908956f,
+    0.995480755f,  0.094963495f,
+    0.995184727f,  0.098017140f,
+    0.994879331f,  0.101069863f,
+    0.994564571f,  0.104121634f,
+    0.994240449f,  0.107172425f,
+    0.993906970f,  0.110222207f,
+    0.993564136f,  0.113270952f,
+    0.993211949f,  0.116318631f,
+    0.992850414f,  0.119365215f,
+    0.992479535f,  0.122410675f,
+    0.992099313f,  0.125454983f,
+    0.991709754f,  0.128498111f,
+    0.991310860f,  0.131540029f,
+    0.990902635f,  0.134580709f,
+    0.990485084f,  0.137620122f,
+    0.990058210f,  0.140658239f,
+    0.989622017f,  0.143695033f,
+    0.989176510f,  0.146730474f,
+    0.988721692f,  0.149764535f,
+    0.988257568f,  0.152797185f,
+    0.987784142f,  0.155828398f,
+    0.987301418f,  0.158858143f,
+    0.986809402f,  0.161886394f,
+    0.986308097f,  0.164913120f,
+    0.985797509f,  0.167938295f,
+    0.985277642f,  0.170961889f,
+    0.984748502f,  0.173983873f,
+    0.984210092f,  0.177004220f,
+    0.983662419f,  0.180022901f,
+    0.983105487f,  0.183039888f,
+    0.982539302f,  0.186055152f,
+    0.981963869f,  0.189068664f,
+    0.981379193f,  0.192080397f,
+    0.980785280f,  0.195090322f,
+    0.980182136f,  0.198098411f,
+    0.979569766f,  0.201104635f,
+    0.978948175f,  0.204108966f,
+    0.978317371f,  0.207111376f,
+    0.977677358f,  0.210111837f,
+    0.977028143f,  0.213110320f,
+    0.976369731f,  0.216106797f,
+    0.975702130f,  0.219101240f,
+    0.975025345f,  0.222093621f,
+    0.974339383f,  0.225083911f,
+    0.973644250f,  0.228072083f,
+    0.972939952f,  0.231058108f,
+    0.972226497f,  0.234041959f,
+    0.971503891f,  0.237023606f,
+    0.970772141f,  0.240003022f,
+    0.970031253f,  0.242980180f,
+    0.969281235f,  0.245955050f,
+    0.968522094f,  0.248927606f,
+    0.967753837f,  0.251897818f,
+    0.966976471f,  0.254865660f,
+    0.966190003f,  0.257831102f,
+    0.965394442f,  0.260794118f,
+    0.964589793f,  0.263754679f,
+    0.963776066f,  0.266712757f,
+    0.962953267f,  0.269668326f,
+    0.962121404f,  0.272621355f,
+    0.961280486f,  0.275571819f,
+    0.960430519f,  0.278519689f,
+    0.959571513f,  0.281464938f,
+    0.958703475f,  0.284407537f,
+    0.957826413f,  0.287347460f,
+    0.956940336f,  0.290284677f,
+    0.956045251f,  0.293219163f,
+    0.955141168f,  0.296150888f,
+    0.954228095f,  0.299079826f,
+    0.953306040f,  0.302005949f,
+    0.952375013f,  0.304929230f,
+    0.951435021f,  0.307849640f,
+    0.950486074f,  0.310767153f,
+    0.949528181f,  0.313681740f,
+    0.948561350f,  0.316593376f,
+    0.947585591f,  0.319502031f,
+    0.946600913f,  0.322407679f,
+    0.945607325f,  0.325310292f,
+    0.944604837f,  0.328209844f,
+    0.943593458f,  0.331106306f,
+    0.942573198f,  0.333999651f,
+    0.941544065f,  0.336889853f,
+    0.940506071f,  0.339776884f,
+    0.939459224f,  0.342660717f,
+    0.938403534f,  0.345541325f,
+    0.937339012f,  0.348418680f,
+    0.936265667f,  0.351292756f,
+    0.935183510f,  0.354163525f,
+    0.934092550f,  0.357030961f,
+    0.932992799f,  0.359895037f,
+    0.931884266f,  0.362755724f,
+    0.930766961f,  0.365612998f,
+    0.929640896f,  0.368466830f,
+    0.928506080f,  0.371317194f,
+    0.927362526f,  0.374164063f,
+    0.926210242f,  0.377007410f,
+    0.925049241f,  0.379847209f,
+    0.923879533f,  0.382683432f,
+    0.922701128f,  0.385516054f,
+    0.921514039f,  0.388345047f,
+    0.920318277f,  0.391170384f,
+    0.919113852f,  0.393992040f,
+    0.917900776f,  0.396809987f,
+    0.916679060f,  0.399624200f,
+    0.915448716f,  0.402434651f,
+    0.914209756f,  0.405241314f,
+    0.912962190f,  0.408044163f,
+    0.911706032f,  0.410843171f,
+    0.910441292f,  0.413638312f,
+    0.909167983f,  0.416429560f,
+    0.907886116f,  0.419216888f,
+    0.906595705f,  0.422000271f,
+    0.905296759f,  0.424779681f,
+    0.903989293f,  0.427555093f,
+    0.902673318f,  0.430326481f,
+    0.901348847f,  0.433093819f,
+    0.900015892f,  0.435857080f,
+    0.898674466f,  0.438616239f,
+    0.897324581f,  0.441371269f,
+    0.895966250f,  0.444122145f,
+    0.894599486f,  0.446868840f,
+    0.893224301f,  0.449611330f,
+    0.891840709f,  0.452349587f,
+    0.890448723f,  0.455083587f,
+    0.889048356f,  0.457813304f,
+    0.887639620f,  0.460538711f,
+    0.886222530f,  0.463259784f,
+    0.884797098f,  0.465976496f,
+    0.883363339f,  0.468688822f,
+    0.881921264f,  0.471396737f,
+    0.880470889f,  0.474100215f,
+    0.879012226f,  0.476799230f,
+    0.877545290f,  0.479493758f,
+    0.876070094f,  0.482183772f,
+    0.874586652f,  0.484869248f,
+    0.873094978f,  0.487550160f,
+    0.871595087f,  0.490226483f,
+    0.870086991f,  0.492898192f,
+    0.868570706f,  0.495565262f,
+    0.867046246f,  0.498227667f,
+    0.865513624f,  0.500885383f,
+    0.863972856f,  0.503538384f,
+    0.862423956f,  0.506186645f,
+    0.860866939f,  0.508830143f,
+    0.859301818f,  0.511468850f,
+    0.857728610f,  0.514102744f,
+    0.856147328f,  0.516731799f,
+    0.854557988f,  0.519355990f,
+    0.852960605f,  0.521975293f,
+    0.851355193f,  0.524589683f,
+    0.849741768f,  0.527199135f,
+    0.848120345f,  0.529803625f,
+    0.846490939f,  0.532403128f,
+    0.844853565f,  0.534997620f,
+    0.843208240f,  0.537587076f,
+    0.841554977f,  0.540171473f,
+    0.839893794f,  0.542750785f,
+    0.838224706f,  0.545324988f,
+    0.836547727f,  0.547894059f,
+    0.834862875f,  0.550457973f,
+    0.833170165f,  0.553016706f,
+    0.831469612f,  0.555570233f,
+    0.829761234f,  0.558118531f,
+    0.828045045f,  0.560661576f,
+    0.826321063f,  0.563199344f,
+    0.824589303f,  0.565731811f,
+    0.822849781f,  0.568258953f,
+    0.821102515f,  0.570780746f,
+    0.819347520f,  0.573297167f,
+    0.817584813f,  0.575808191f,
+    0.815814411f,  0.578313796f,
+    0.814036330f,  0.580813958f,
+    0.812250587f,  0.583308653f,
+    0.810457198f,  0.585797857f,
+    0.808656182f,  0.588281548f,
+    0.806847554f,  0.590759702f,
+    0.805031331f,  0.593232295f,
+    0.803207531f,  0.595699304f,
+    0.801376172f,  0.598160707f,
+    0.799537269f,  0.600616479f,
+    0.797690841f,  0.603066599f,
+    0.795836905f,  0.605511041f,
+    0.793975478f,  0.607949785f,
+    0.792106577f,  0.610382806f,
+    0.790230221f,  0.612810082f,
+    0.788346428f,  0.615231591f,
+    0.786455214f,  0.617647308f,
+    0.784556597f,  0.620057212f,
+    0.782650596f,  0.622461279f,
+    0.780737229f,  0.624859488f,
+    0.778816512f,  0.627251815f,
+    0.776888466f,  0.629638239f,
+    0.774953107f,  0.632018736f,
+    0.773010453f,  0.634393284f,
+    0.771060524f,  0.636761861f,
+    0.769103338f,  0.639124445f,
+    0.767138912f,  0.641481013f,
+    0.765167266f,  0.643831543f,
+    0.763188417f,  0.646176013f,
+    0.761202385f,  0.648514401f,
+    0.759209189f,  0.650846685f,
+    0.757208847f,  0.653172843f,
+    0.755201377f,  0.655492853f,
+    0.753186799f,  0.657806693f,
+    0.751165132f,  0.660114342f,
+    0.749136395f,  0.662415778f,
+    0.747100606f,  0.664710978f,
+    0.745057785f,  0.666999922f,
+    0.743007952f,  0.669282588f,
+    0.740951125f,  0.671558955f,
+    0.738887324f,  0.673829000f,
+    0.736816569f,  0.676092704f,
+    0.734738878f,  0.678350043f,
+    0.732654272f,  0.680600998f,
+    0.730562769f,  0.682845546f,
+    0.728464390f,  0.685083668f,
+    0.726359155f,  0.687315341f,
+    0.724247083f,  0.689540545f,
+    0.722128194f,  0.691759258f,
+    0.720002508f,  0.693971461f,
+    0.717870045f,  0.696177131f,
+    0.715730825f,  0.698376249f,
+    0.713584869f,  0.700568794f,
+    0.711432196f,  0.702754744f,
+    0.709272826f,  0.704934080f,
+    0.707106781f,  0.707106781f,
+    0.704934080f,  0.709272826f,
+    0.702754744f,  0.711432196f,
+    0.700568794f,  0.713584869f,
+    0.698376249f,  0.715730825f,
+    0.696177131f,  0.717870045f,
+    0.693971461f,  0.720002508f,
+    0.691759258f,  0.722128194f,
+    0.689540545f,  0.724247083f,
+    0.687315341f,  0.726359155f,
+    0.685083668f,  0.728464390f,
+    0.682845546f,  0.730562769f,
+    0.680600998f,  0.732654272f,
+    0.678350043f,  0.734738878f,
+    0.676092704f,  0.736816569f,
+    0.673829000f,  0.738887324f,
+    0.671558955f,  0.740951125f,
+    0.669282588f,  0.743007952f,
+    0.666999922f,  0.745057785f,
+    0.664710978f,  0.747100606f,
+    0.662415778f,  0.749136395f,
+    0.660114342f,  0.751165132f,
+    0.657806693f,  0.753186799f,
+    0.655492853f,  0.755201377f,
+    0.653172843f,  0.757208847f,
+    0.650846685f,  0.759209189f,
+    0.648514401f,  0.761202385f,
+    0.646176013f,  0.763188417f,
+    0.643831543f,  0.765167266f,
+    0.641481013f,  0.767138912f,
+    0.639124445f,  0.769103338f,
+    0.636761861f,  0.771060524f,
+    0.634393284f,  0.773010453f,
+    0.632018736f,  0.774953107f,
+    0.629638239f,  0.776888466f,
+    0.627251815f,  0.778816512f,
+    0.624859488f,  0.780737229f,
+    0.622461279f,  0.782650596f,
+    0.620057212f,  0.784556597f,
+    0.617647308f,  0.786455214f,
+    0.615231591f,  0.788346428f,
+    0.612810082f,  0.790230221f,
+    0.610382806f,  0.792106577f,
+    0.607949785f,  0.793975478f,
+    0.605511041f,  0.795836905f,
+    0.603066599f,  0.797690841f,
+    0.600616479f,  0.799537269f,
+    0.598160707f,  0.801376172f,
+    0.595699304f,  0.803207531f,
+    0.593232295f,  0.805031331f,
+    0.590759702f,  0.806847554f,
+    0.588281548f,  0.808656182f,
+    0.585797857f,  0.810457198f,
+    0.583308653f,  0.812250587f,
+    0.580813958f,  0.814036330f,
+    0.578313796f,  0.815814411f,
+    0.575808191f,  0.817584813f,
+    0.573297167f,  0.819347520f,
+    0.570780746f,  0.821102515f,
+    0.568258953f,  0.822849781f,
+    0.565731811f,  0.824589303f,
+    0.563199344f,  0.826321063f,
+    0.560661576f,  0.828045045f,
+    0.558118531f,  0.829761234f,
+    0.555570233f,  0.831469612f,
+    0.553016706f,  0.833170165f,
+    0.550457973f,  0.834862875f,
+    0.547894059f,  0.836547727f,
+    0.545324988f,  0.838224706f,
+    0.542750785f,  0.839893794f,
+    0.540171473f,  0.841554977f,
+    0.537587076f,  0.843208240f,
+    0.534997620f,  0.844853565f,
+    0.532403128f,  0.846490939f,
+    0.529803625f,  0.848120345f,
+    0.527199135f,  0.849741768f,
+    0.524589683f,  0.851355193f,
+    0.521975293f,  0.852960605f,
+    0.519355990f,  0.854557988f,
+    0.516731799f,  0.856147328f,
+    0.514102744f,  0.857728610f,
+    0.511468850f,  0.859301818f,
+    0.508830143f,  0.860866939f,
+    0.506186645f,  0.862423956f,
+    0.503538384f,  0.863972856f,
+    0.500885383f,  0.865513624f,
+    0.498227667f,  0.867046246f,
+    0.495565262f,  0.868570706f,
+    0.492898192f,  0.870086991f,
+    0.490226483f,  0.871595087f,
+    0.487550160f,  0.873094978f,
+    0.484869248f,  0.874586652f,
+    0.482183772f,  0.876070094f,
+    0.479493758f,  0.877545290f,
+    0.476799230f,  0.879012226f,
+    0.474100215f,  0.880470889f,
+    0.471396737f,  0.881921264f,
+    0.468688822f,  0.883363339f,
+    0.465976496f,  0.884797098f,
+    0.463259784f,  0.886222530f,
+    0.460538711f,  0.887639620f,
+    0.457813304f,  0.889048356f,
+    0.455083587f,  0.890448723f,
+    0.452349587f,  0.891840709f,
+    0.449611330f,  0.893224301f,
+    0.446868840f,  0.894599486f,
+    0.444122145f,  0.895966250f,
+    0.441371269f,  0.897324581f,
+    0.438616239f,  0.898674466f,
+    0.435857080f,  0.900015892f,
+    0.433093819f,  0.901348847f,
+    0.430326481f,  0.902673318f,
+    0.427555093f,  0.903989293f,
+    0.424779681f,  0.905296759f,
+    0.422000271f,  0.906595705f,
+    0.419216888f,  0.907886116f,
+    0.416429560f,  0.909167983f,
+    0.413638312f,  0.910441292f,
+    0.410843171f,  0.911706032f,
+    0.408044163f,  0.912962190f,
+    0.405241314f,  0.914209756f,
+    0.402434651f,  0.915448716f,
+    0.399624200f,  0.916679060f,
+    0.396809987f,  0.917900776f,
+    0.393992040f,  0.919113852f,
+    0.391170384f,  0.920318277f,
+    0.388345047f,  0.921514039f,
+    0.385516054f,  0.922701128f,
+    0.382683432f,  0.923879533f,
+    0.379847209f,  0.925049241f,
+    0.377007410f,  0.926210242f,
+    0.374164063f,  0.927362526f,
+    0.371317194f,  0.928506080f,
+    0.368466830f,  0.929640896f,
+    0.365612998f,  0.930766961f,
+    0.362755724f,  0.931884266f,
+    0.359895037f,  0.932992799f,
+    0.357030961f,  0.934092550f,
+    0.354163525f,  0.935183510f,
+    0.351292756f,  0.936265667f,
+    0.348418680f,  0.937339012f,
+    0.345541325f,  0.938403534f,
+    0.342660717f,  0.939459224f,
+    0.339776884f,  0.940506071f,
+    0.336889853f,  0.941544065f,
+    0.333999651f,  0.942573198f,
+    0.331106306f,  0.943593458f,
+    0.328209844f,  0.944604837f,
+    0.325310292f,  0.945607325f,
+    0.322407679f,  0.946600913f,
+    0.319502031f,  0.947585591f,
+    0.316593376f,  0.948561350f,
+    0.313681740f,  0.949528181f,
+    0.310767153f,  0.950486074f,
+    0.307849640f,  0.951435021f,
+    0.304929230f,  0.952375013f,
+    0.302005949f,  0.953306040f,
+    0.299079826f,  0.954228095f,
+    0.296150888f,  0.955141168f,
+    0.293219163f,  0.956045251f,
+    0.290284677f,  0.956940336f,
+    0.287347460f,  0.957826413f,
+    0.284407537f,  0.958703475f,
+    0.281464938f,  0.959571513f,
+    0.278519689f,  0.960430519f,
+    0.275571819f,  0.961280486f,
+    0.272621355f,  0.962121404f,
+    0.269668326f,  0.962953267f,
+    0.266712757f,  0.963776066f,
+    0.263754679f,  0.964589793f,
+    0.260794118f,  0.965394442f,
+    0.257831102f,  0.966190003f,
+    0.254865660f,  0.966976471f,
+    0.251897818f,  0.967753837f,
+    0.248927606f,  0.968522094f,
+    0.245955050f,  0.969281235f,
+    0.242980180f,  0.970031253f,
+    0.240003022f,  0.970772141f,
+    0.237023606f,  0.971503891f,
+    0.234041959f,  0.972226497f,
+    0.231058108f,  0.972939952f,
+    0.228072083f,  0.973644250f,
+    0.225083911f,  0.974339383f,
+    0.222093621f,  0.975025345f,
+    0.219101240f,  0.975702130f,
+    0.216106797f,  0.976369731f,
+    0.213110320f,  0.977028143f,
+    0.210111837f,  0.977677358f,
+    0.207111376f,  0.978317371f,
+    0.204108966f,  0.978948175f,
+    0.201104635f,  0.979569766f,
+    0.198098411f,  0.980182136f,
+    0.195090322f,  0.980785280f,
+    0.192080397f,  0.981379193f,
+    0.189068664f,  0.981963869f,
+    0.186055152f,  0.982539302f,
+    0.183039888f,  0.983105487f,
+    0.180022901f,  0.983662419f,
+    0.177004220f,  0.984210092f,
+    0.173983873f,  0.984748502f,
+    0.170961889f,  0.985277642f,
+    0.167938295f,  0.985797509f,
+    0.164913120f,  0.986308097f,
+    0.161886394f,  0.986809402f,
+    0.158858143f,  0.987301418f,
+    0.155828398f,  0.987784142f,
+    0.152797185f,  0.988257568f,
+    0.149764535f,  0.988721692f,
+    0.146730474f,  0.989176510f,
+    0.143695033f,  0.989622017f,
+    0.140658239f,  0.990058210f,
+    0.137620122f,  0.990485084f,
+    0.134580709f,  0.990902635f,
+    0.131540029f,  0.991310860f,
+    0.128498111f,  0.991709754f,
+    0.125454983f,  0.992099313f,
+    0.122410675f,  0.992479535f,
+    0.119365215f,  0.992850414f,
+    0.116318631f,  0.993211949f,
+    0.113270952f,  0.993564136f,
+    0.110222207f,  0.993906970f,
+    0.107172425f,  0.994240449f,
+    0.104121634f,  0.994564571f,
+    0.101069863f,  0.994879331f,
+    0.098017140f,  0.995184727f,
+    0.094963495f,  0.995480755f,
+    0.091908956f,  0.995767414f,
+    0.088853553f,  0.996044701f,
+    0.085797312f,  0.996312612f,
+    0.082740265f,  0.996571146f,
+    0.079682438f,  0.996820299f,
+    0.076623861f,  0.997060070f,
+    0.073564564f,  0.997290457f,
+    0.070504573f,  0.997511456f,
+    0.067443920f,  0.997723067f,
+    0.064382631f,  0.997925286f,
+    0.061320736f,  0.998118113f,
+    0.058258265f,  0.998301545f,
+    0.055195244f,  0.998475581f,
+    0.052131705f,  0.998640218f,
+    0.049067674f,  0.998795456f,
+    0.046003182f,  0.998941293f,
+    0.042938257f,  0.999077728f,
+    0.039872928f,  0.999204759f,
+    0.036807223f,  0.999322385f,
+    0.033741172f,  0.999430605f,
+    0.030674803f,  0.999529418f,
+    0.027608146f,  0.999618822f,
+    0.024541229f,  0.999698819f,
+    0.021474080f,  0.999769405f,
+    0.018406730f,  0.999830582f,
+    0.015339206f,  0.999882347f,
+    0.012271538f,  0.999924702f,
+    0.009203755f,  0.999957645f,
+    0.006135885f,  0.999981175f,
+    0.003067957f,  0.999995294f,
+    0.000000000f,  1.000000000f,
+   -0.003067957f,  0.999995294f,
+   -0.006135885f,  0.999981175f,
+   -0.009203755f,  0.999957645f,
+   -0.012271538f,  0.999924702f,
+   -0.015339206f,  0.999882347f,
+   -0.018406730f,  0.999830582f,
+   -0.021474080f,  0.999769405f,
+   -0.024541229f,  0.999698819f,
+   -0.027608146f,  0.999618822f,
+   -0.030674803f,  0.999529418f,
+   -0.033741172f,  0.999430605f,
+   -0.036807223f,  0.999322385f,
+   -0.039872928f,  0.999204759f,
+   -0.042938257f,  0.999077728f,
+   -0.046003182f,  0.998941293f,
+   -0.049067674f,  0.998795456f,
+   -0.052131705f,  0.998640218f,
+   -0.055195244f,  0.998475581f,
+   -0.058258265f,  0.998301545f,
+   -0.061320736f,  0.998118113f,
+   -0.064382631f,  0.997925286f,
+   -0.067443920f,  0.997723067f,
+   -0.070504573f,  0.997511456f,
+   -0.073564564f,  0.997290457f,
+   -0.076623861f,  0.997060070f,
+   -0.079682438f,  0.996820299f,
+   -0.082740265f,  0.996571146f,
+   -0.085797312f,  0.996312612f,
+   -0.088853553f,  0.996044701f,
+   -0.091908956f,  0.995767414f,
+   -0.094963495f,  0.995480755f,
+   -0.098017140f,  0.995184727f,
+   -0.101069863f,  0.994879331f,
+   -0.104121634f,  0.994564571f,
+   -0.107172425f,  0.994240449f,
+   -0.110222207f,  0.993906970f,
+   -0.113270952f,  0.993564136f,
+   -0.116318631f,  0.993211949f,
+   -0.119365215f,  0.992850414f,
+   -0.122410675f,  0.992479535f,
+   -0.125454983f,  0.992099313f,
+   -0.128498111f,  0.991709754f,
+   -0.131540029f,  0.991310860f,
+   -0.134580709f,  0.990902635f,
+   -0.137620122f,  0.990485084f,
+   -0.140658239f,  0.990058210f,
+   -0.143695033f,  0.989622017f,
+   -0.146730474f,  0.989176510f,
+   -0.149764535f,  0.988721692f,
+   -0.152797185f,  0.988257568f,
+   -0.155828398f,  0.987784142f,
+   -0.158858143f,  0.987301418f,
+   -0.161886394f,  0.986809402f,
+   -0.164913120f,  0.986308097f,
+   -0.167938295f,  0.985797509f,
+   -0.170961889f,  0.985277642f,
+   -0.173983873f,  0.984748502f,
+   -0.177004220f,  0.984210092f,
+   -0.180022901f,  0.983662419f,
+   -0.183039888f,  0.983105487f,
+   -0.186055152f,  0.982539302f,
+   -0.189068664f,  0.981963869f,
+   -0.192080397f,  0.981379193f,
+   -0.195090322f,  0.980785280f,
+   -0.198098411f,  0.980182136f,
+   -0.201104635f,  0.979569766f,
+   -0.204108966f,  0.978948175f,
+   -0.207111376f,  0.978317371f,
+   -0.210111837f,  0.977677358f,
+   -0.213110320f,  0.977028143f,
+   -0.216106797f,  0.976369731f,
+   -0.219101240f,  0.975702130f,
+   -0.222093621f,  0.975025345f,
+   -0.225083911f,  0.974339383f,
+   -0.228072083f,  0.973644250f,
+   -0.231058108f,  0.972939952f,
+   -0.234041959f,  0.972226497f,
+   -0.237023606f,  0.971503891f,
+   -0.240003022f,  0.970772141f,
+   -0.242980180f,  0.970031253f,
+   -0.245955050f,  0.969281235f,
+   -0.248927606f,  0.968522094f,
+   -0.251897818f,  0.967753837f,
+   -0.254865660f,  0.966976471f,
+   -0.257831102f,  0.966190003f,
+   -0.260794118f,  0.965394442f,
+   -0.263754679f,  0.964589793f,
+   -0.266712757f,  0.963776066f,
+   -0.269668326f,  0.962953267f,
+   -0.272621355f,  0.962121404f,
+   -0.275571819f,  0.961280486f,
+   -0.278519689f,  0.960430519f,
+   -0.281464938f,  0.959571513f,
+   -0.284407537f,  0.958703475f,
+   -0.287347460f,  0.957826413f,
+   -0.290284677f,  0.956940336f,
+   -0.293219163f,  0.956045251f,
+   -0.296150888f,  0.955141168f,
+   -0.299079826f,  0.954228095f,
+   -0.302005949f,  0.953306040f,
+   -0.304929230f,  0.952375013f,
+   -0.307849640f,  0.951435021f,
+   -0.310767153f,  0.950486074f,
+   -0.313681740f,  0.949528181f,
+   -0.316593376f,  0.948561350f,
+   -0.319502031f,  0.947585591f,
+   -0.322407679f,  0.946600913f,
+   -0.325310292f,  0.945607325f,
+   -0.328209844f,  0.944604837f,
+   -0.331106306f,  0.943593458f,
+   -0.333999651f,  0.942573198f,
+   -0.336889853f,  0.941544065f,
+   -0.339776884f,  0.940506071f,
+   -0.342660717f,  0.939459224f,
+   -0.345541325f,  0.938403534f,
+   -0.348418680f,  0.937339012f,
+   -0.351292756f,  0.936265667f,
+   -0.354163525f,  0.935183510f,
+   -0.357030961f,  0.934092550f,
+   -0.359895037f,  0.932992799f,
+   -0.362755724f,  0.931884266f,
+   -0.365612998f,  0.930766961f,
+   -0.368466830f,  0.929640896f,
+   -0.371317194f,  0.928506080f,
+   -0.374164063f,  0.927362526f,
+   -0.377007410f,  0.926210242f,
+   -0.379847209f,  0.925049241f,
+   -0.382683432f,  0.923879533f,
+   -0.385516054f,  0.922701128f,
+   -0.388345047f,  0.921514039f,
+   -0.391170384f,  0.920318277f,
+   -0.393992040f,  0.919113852f,
+   -0.396809987f,  0.917900776f,
+   -0.399624200f,  0.916679060f,
+   -0.402434651f,  0.915448716f,
+   -0.405241314f,  0.914209756f,
+   -0.408044163f,  0.912962190f,
+   -0.410843171f,  0.911706032f,
+   -0.413638312f,  0.910441292f,
+   -0.416429560f,  0.909167983f,
+   -0.419216888f,  0.907886116f,
+   -0.422000271f,  0.906595705f,
+   -0.424779681f,  0.905296759f,
+   -0.427555093f,  0.903989293f,
+   -0.430326481f,  0.902673318f,
+   -0.433093819f,  0.901348847f,
+   -0.435857080f,  0.900015892f,
+   -0.438616239f,  0.898674466f,
+   -0.441371269f,  0.897324581f,
+   -0.444122145f,  0.895966250f,
+   -0.446868840f,  0.894599486f,
+   -0.449611330f,  0.893224301f,
+   -0.452349587f,  0.891840709f,
+   -0.455083587f,  0.890448723f,
+   -0.457813304f,  0.889048356f,
+   -0.460538711f,  0.887639620f,
+   -0.463259784f,  0.886222530f,
+   -0.465976496f,  0.884797098f,
+   -0.468688822f,  0.883363339f,
+   -0.471396737f,  0.881921264f,
+   -0.474100215f,  0.880470889f,
+   -0.476799230f,  0.879012226f,
+   -0.479493758f,  0.877545290f,
+   -0.482183772f,  0.876070094f,
+   -0.484869248f,  0.874586652f,
+   -0.487550160f,  0.873094978f,
+   -0.490226483f,  0.871595087f,
+   -0.492898192f,  0.870086991f,
+   -0.495565262f,  0.868570706f,
+   -0.498227667f,  0.867046246f,
+   -0.500885383f,  0.865513624f,
+   -0.503538384f,  0.863972856f,
+   -0.506186645f,  0.862423956f,
+   -0.508830143f,  0.860866939f,
+   -0.511468850f,  0.859301818f,
+   -0.514102744f,  0.857728610f,
+   -0.516731799f,  0.856147328f,
+   -0.519355990f,  0.854557988f,
+   -0.521975293f,  0.852960605f,
+   -0.524589683f,  0.851355193f,
+   -0.527199135f,  0.849741768f,
+   -0.529803625f,  0.848120345f,
+   -0.532403128f,  0.846490939f,
+   -0.534997620f,  0.844853565f,
+   -0.537587076f,  0.843208240f,
+   -0.540171473f,  0.841554977f,
+   -0.542750785f,  0.839893794f,
+   -0.545324988f,  0.838224706f,
+   -0.547894059f,  0.836547727f,
+   -0.550457973f,  0.834862875f,
+   -0.553016706f,  0.833170165f,
+   -0.555570233f,  0.831469612f,
+   -0.558118531f,  0.829761234f,
+   -0.560661576f,  0.828045045f,
+   -0.563199344f,  0.826321063f,
+   -0.565731811f,  0.824589303f,
+   -0.568258953f,  0.822849781f,
+   -0.570780746f,  0.821102515f,
+   -0.573297167f,  0.819347520f,
+   -0.575808191f,  0.817584813f,
+   -0.578313796f,  0.815814411f,
+   -0.580813958f,  0.814036330f,
+   -0.583308653f,  0.812250587f,
+   -0.585797857f,  0.810457198f,
+   -0.588281548f,  0.808656182f,
+   -0.590759702f,  0.806847554f,
+   -0.593232295f,  0.805031331f,
+   -0.595699304f,  0.803207531f,
+   -0.598160707f,  0.801376172f,
+   -0.600616479f,  0.799537269f,
+   -0.603066599f,  0.797690841f,
+   -0.605511041f,  0.795836905f,
+   -0.607949785f,  0.793975478f,
+   -0.610382806f,  0.792106577f,
+   -0.612810082f,  0.790230221f,
+   -0.615231591f,  0.788346428f,
+   -0.617647308f,  0.786455214f,
+   -0.620057212f,  0.784556597f,
+   -0.622461279f,  0.782650596f,
+   -0.624859488f,  0.780737229f,
+   -0.627251815f,  0.778816512f,
+   -0.629638239f,  0.776888466f,
+   -0.632018736f,  0.774953107f,
+   -0.634393284f,  0.773010453f,
+   -0.636761861f,  0.771060524f,
+   -0.639124445f,  0.769103338f,
+   -0.641481013f,  0.767138912f,
+   -0.643831543f,  0.765167266f,
+   -0.646176013f,  0.763188417f,
+   -0.648514401f,  0.761202385f,
+   -0.650846685f,  0.759209189f,
+   -0.653172843f,  0.757208847f,
+   -0.655492853f,  0.755201377f,
+   -0.657806693f,  0.753186799f,
+   -0.660114342f,  0.751165132f,
+   -0.662415778f,  0.749136395f,
+   -0.664710978f,  0.747100606f,
+   -0.666999922f,  0.745057785f,
+   -0.669282588f,  0.743007952f,
+   -0.671558955f,  0.740951125f,
+   -0.673829000f,  0.738887324f,
+   -0.676092704f,  0.736816569f,
+   -0.678350043f,  0.734738878f,
+   -0.680600998f,  0.732654272f,
+   -0.682845546f,  0.730562769f,
+   -0.685083668f,  0.728464390f,
+   -0.687315341f,  0.726359155f,
+   -0.689540545f,  0.724247083f,
+   -0.691759258f,  0.722128194f,
+   -0.693971461f,  0.720002508f,
+   -0.696177131f,  0.717870045f,
+   -0.698376249f,  0.715730825f,
+   -0.700568794f,  0.713584869f,
+   -0.702754744f,  0.711432196f,
+   -0.704934080f,  0.709272826f,
+   -0.707106781f,  0.707106781f,
+   -0.709272826f,  0.704934080f,
+   -0.711432196f,  0.702754744f,
+   -0.713584869f,  0.700568794f,
+   -0.715730825f,  0.698376249f,
+   -0.717870045f,  0.696177131f,
+   -0.720002508f,  0.693971461f,
+   -0.722128194f,  0.691759258f,
+   -0.724247083f,  0.689540545f,
+   -0.726359155f,  0.687315341f,
+   -0.728464390f,  0.685083668f,
+   -0.730562769f,  0.682845546f,
+   -0.732654272f,  0.680600998f,
+   -0.734738878f,  0.678350043f,
+   -0.736816569f,  0.676092704f,
+   -0.738887324f,  0.673829000f,
+   -0.740951125f,  0.671558955f,
+   -0.743007952f,  0.669282588f,
+   -0.745057785f,  0.666999922f,
+   -0.747100606f,  0.664710978f,
+   -0.749136395f,  0.662415778f,
+   -0.751165132f,  0.660114342f,
+   -0.753186799f,  0.657806693f,
+   -0.755201377f,  0.655492853f,
+   -0.757208847f,  0.653172843f,
+   -0.759209189f,  0.650846685f,
+   -0.761202385f,  0.648514401f,
+   -0.763188417f,  0.646176013f,
+   -0.765167266f,  0.643831543f,
+   -0.767138912f,  0.641481013f,
+   -0.769103338f,  0.639124445f,
+   -0.771060524f,  0.636761861f,
+   -0.773010453f,  0.634393284f,
+   -0.774953107f,  0.632018736f,
+   -0.776888466f,  0.629638239f,
+   -0.778816512f,  0.627251815f,
+   -0.780737229f,  0.624859488f,
+   -0.782650596f,  0.622461279f,
+   -0.784556597f,  0.620057212f,
+   -0.786455214f,  0.617647308f,
+   -0.788346428f,  0.615231591f,
+   -0.790230221f,  0.612810082f,
+   -0.792106577f,  0.610382806f,
+   -0.793975478f,  0.607949785f,
+   -0.795836905f,  0.605511041f,
+   -0.797690841f,  0.603066599f,
+   -0.799537269f,  0.600616479f,
+   -0.801376172f,  0.598160707f,
+   -0.803207531f,  0.595699304f,
+   -0.805031331f,  0.593232295f,
+   -0.806847554f,  0.590759702f,
+   -0.808656182f,  0.588281548f,
+   -0.810457198f,  0.585797857f,
+   -0.812250587f,  0.583308653f,
+   -0.814036330f,  0.580813958f,
+   -0.815814411f,  0.578313796f,
+   -0.817584813f,  0.575808191f,
+   -0.819347520f,  0.573297167f,
+   -0.821102515f,  0.570780746f,
+   -0.822849781f,  0.568258953f,
+   -0.824589303f,  0.565731811f,
+   -0.826321063f,  0.563199344f,
+   -0.828045045f,  0.560661576f,
+   -0.829761234f,  0.558118531f,
+   -0.831469612f,  0.555570233f,
+   -0.833170165f,  0.553016706f,
+   -0.834862875f,  0.550457973f,
+   -0.836547727f,  0.547894059f,
+   -0.838224706f,  0.545324988f,
+   -0.839893794f,  0.542750785f,
+   -0.841554977f,  0.540171473f,
+   -0.843208240f,  0.537587076f,
+   -0.844853565f,  0.534997620f,
+   -0.846490939f,  0.532403128f,
+   -0.848120345f,  0.529803625f,
+   -0.849741768f,  0.527199135f,
+   -0.851355193f,  0.524589683f,
+   -0.852960605f,  0.521975293f,
+   -0.854557988f,  0.519355990f,
+   -0.856147328f,  0.516731799f,
+   -0.857728610f,  0.514102744f,
+   -0.859301818f,  0.511468850f,
+   -0.860866939f,  0.508830143f,
+   -0.862423956f,  0.506186645f,
+   -0.863972856f,  0.503538384f,
+   -0.865513624f,  0.500885383f,
+   -0.867046246f,  0.498227667f,
+   -0.868570706f,  0.495565262f,
+   -0.870086991f,  0.492898192f,
+   -0.871595087f,  0.490226483f,
+   -0.873094978f,  0.487550160f,
+   -0.874586652f,  0.484869248f,
+   -0.876070094f,  0.482183772f,
+   -0.877545290f,  0.479493758f,
+   -0.879012226f,  0.476799230f,
+   -0.880470889f,  0.474100215f,
+   -0.881921264f,  0.471396737f,
+   -0.883363339f,  0.468688822f,
+   -0.884797098f,  0.465976496f,
+   -0.886222530f,  0.463259784f,
+   -0.887639620f,  0.460538711f,
+   -0.889048356f,  0.457813304f,
+   -0.890448723f,  0.455083587f,
+   -0.891840709f,  0.452349587f,
+   -0.893224301f,  0.449611330f,
+   -0.894599486f,  0.446868840f,
+   -0.895966250f,  0.444122145f,
+   -0.897324581f,  0.441371269f,
+   -0.898674466f,  0.438616239f,
+   -0.900015892f,  0.435857080f,
+   -0.901348847f,  0.433093819f,
+   -0.902673318f,  0.430326481f,
+   -0.903989293f,  0.427555093f,
+   -0.905296759f,  0.424779681f,
+   -0.906595705f,  0.422000271f,
+   -0.907886116f,  0.419216888f,
+   -0.909167983f,  0.416429560f,
+   -0.910441292f,  0.413638312f,
+   -0.911706032f,  0.410843171f,
+   -0.912962190f,  0.408044163f,
+   -0.914209756f,  0.405241314f,
+   -0.915448716f,  0.402434651f,
+   -0.916679060f,  0.399624200f,
+   -0.917900776f,  0.396809987f,
+   -0.919113852f,  0.393992040f,
+   -0.920318277f,  0.391170384f,
+   -0.921514039f,  0.388345047f,
+   -0.922701128f,  0.385516054f,
+   -0.923879533f,  0.382683432f,
+   -0.925049241f,  0.379847209f,
+   -0.926210242f,  0.377007410f,
+   -0.927362526f,  0.374164063f,
+   -0.928506080f,  0.371317194f,
+   -0.929640896f,  0.368466830f,
+   -0.930766961f,  0.365612998f,
+   -0.931884266f,  0.362755724f,
+   -0.932992799f,  0.359895037f,
+   -0.934092550f,  0.357030961f,
+   -0.935183510f,  0.354163525f,
+   -0.936265667f,  0.351292756f,
+   -0.937339012f,  0.348418680f,
+   -0.938403534f,  0.345541325f,
+   -0.939459224f,  0.342660717f,
+   -0.940506071f,  0.339776884f,
+   -0.941544065f,  0.336889853f,
+   -0.942573198f,  0.333999651f,
+   -0.943593458f,  0.331106306f,
+   -0.944604837f,  0.328209844f,
+   -0.945607325f,  0.325310292f,
+   -0.946600913f,  0.322407679f,
+   -0.947585591f,  0.319502031f,
+   -0.948561350f,  0.316593376f,
+   -0.949528181f,  0.313681740f,
+   -0.950486074f,  0.310767153f,
+   -0.951435021f,  0.307849640f,
+   -0.952375013f,  0.304929230f,
+   -0.953306040f,  0.302005949f,
+   -0.954228095f,  0.299079826f,
+   -0.955141168f,  0.296150888f,
+   -0.956045251f,  0.293219163f,
+   -0.956940336f,  0.290284677f,
+   -0.957826413f,  0.287347460f,
+   -0.958703475f,  0.284407537f,
+   -0.959571513f,  0.281464938f,
+   -0.960430519f,  0.278519689f,
+   -0.961280486f,  0.275571819f,
+   -0.962121404f,  0.272621355f,
+   -0.962953267f,  0.269668326f,
+   -0.963776066f,  0.266712757f,
+   -0.964589793f,  0.263754679f,
+   -0.965394442f,  0.260794118f,
+   -0.966190003f,  0.257831102f,
+   -0.966976471f,  0.254865660f,
+   -0.967753837f,  0.251897818f,
+   -0.968522094f,  0.248927606f,
+   -0.969281235f,  0.245955050f,
+   -0.970031253f,  0.242980180f,
+   -0.970772141f,  0.240003022f,
+   -0.971503891f,  0.237023606f,
+   -0.972226497f,  0.234041959f,
+   -0.972939952f,  0.231058108f,
+   -0.973644250f,  0.228072083f,
+   -0.974339383f,  0.225083911f,
+   -0.975025345f,  0.222093621f,
+   -0.975702130f,  0.219101240f,
+   -0.976369731f,  0.216106797f,
+   -0.977028143f,  0.213110320f,
+   -0.977677358f,  0.210111837f,
+   -0.978317371f,  0.207111376f,
+   -0.978948175f,  0.204108966f,
+   -0.979569766f,  0.201104635f,
+   -0.980182136f,  0.198098411f,
+   -0.980785280f,  0.195090322f,
+   -0.981379193f,  0.192080397f,
+   -0.981963869f,  0.189068664f,
+   -0.982539302f,  0.186055152f,
+   -0.983105487f,  0.183039888f,
+   -0.983662419f,  0.180022901f,
+   -0.984210092f,  0.177004220f,
+   -0.984748502f,  0.173983873f,
+   -0.985277642f,  0.170961889f,
+   -0.985797509f,  0.167938295f,
+   -0.986308097f,  0.164913120f,
+   -0.986809402f,  0.161886394f,
+   -0.987301418f,  0.158858143f,
+   -0.987784142f,  0.155828398f,
+   -0.988257568f,  0.152797185f,
+   -0.988721692f,  0.149764535f,
+   -0.989176510f,  0.146730474f,
+   -0.989622017f,  0.143695033f,
+   -0.990058210f,  0.140658239f,
+   -0.990485084f,  0.137620122f,
+   -0.990902635f,  0.134580709f,
+   -0.991310860f,  0.131540029f,
+   -0.991709754f,  0.128498111f,
+   -0.992099313f,  0.125454983f,
+   -0.992479535f,  0.122410675f,
+   -0.992850414f,  0.119365215f,
+   -0.993211949f,  0.116318631f,
+   -0.993564136f,  0.113270952f,
+   -0.993906970f,  0.110222207f,
+   -0.994240449f,  0.107172425f,
+   -0.994564571f,  0.104121634f,
+   -0.994879331f,  0.101069863f,
+   -0.995184727f,  0.098017140f,
+   -0.995480755f,  0.094963495f,
+   -0.995767414f,  0.091908956f,
+   -0.996044701f,  0.088853553f,
+   -0.996312612f,  0.085797312f,
+   -0.996571146f,  0.082740265f,
+   -0.996820299f,  0.079682438f,
+   -0.997060070f,  0.076623861f,
+   -0.997290457f,  0.073564564f,
+   -0.997511456f,  0.070504573f,
+   -0.997723067f,  0.067443920f,
+   -0.997925286f,  0.064382631f,
+   -0.998118113f,  0.061320736f,
+   -0.998301545f,  0.058258265f,
+   -0.998475581f,  0.055195244f,
+   -0.998640218f,  0.052131705f,
+   -0.998795456f,  0.049067674f,
+   -0.998941293f,  0.046003182f,
+   -0.999077728f,  0.042938257f,
+   -0.999204759f,  0.039872928f,
+   -0.999322385f,  0.036807223f,
+   -0.999430605f,  0.033741172f,
+   -0.999529418f,  0.030674803f,
+   -0.999618822f,  0.027608146f,
+   -0.999698819f,  0.024541229f,
+   -0.999769405f,  0.021474080f,
+   -0.999830582f,  0.018406730f,
+   -0.999882347f,  0.015339206f,
+   -0.999924702f,  0.012271538f,
+   -0.999957645f,  0.009203755f,
+   -0.999981175f,  0.006135885f,
+   -0.999995294f,  0.003067957f,
+   -1.000000000f,  0.000000000f,
+   -0.999995294f, -0.003067957f,
+   -0.999981175f, -0.006135885f,
+   -0.999957645f, -0.009203755f,
+   -0.999924702f, -0.012271538f,
+   -0.999882347f, -0.015339206f,
+   -0.999830582f, -0.018406730f,
+   -0.999769405f, -0.021474080f,
+   -0.999698819f, -0.024541229f,
+   -0.999618822f, -0.027608146f,
+   -0.999529418f, -0.030674803f,
+   -0.999430605f, -0.033741172f,
+   -0.999322385f, -0.036807223f,
+   -0.999204759f, -0.039872928f,
+   -0.999077728f, -0.042938257f,
+   -0.998941293f, -0.046003182f,
+   -0.998795456f, -0.049067674f,
+   -0.998640218f, -0.052131705f,
+   -0.998475581f, -0.055195244f,
+   -0.998301545f, -0.058258265f,
+   -0.998118113f, -0.061320736f,
+   -0.997925286f, -0.064382631f,
+   -0.997723067f, -0.067443920f,
+   -0.997511456f, -0.070504573f,
+   -0.997290457f, -0.073564564f,
+   -0.997060070f, -0.076623861f,
+   -0.996820299f, -0.079682438f,
+   -0.996571146f, -0.082740265f,
+   -0.996312612f, -0.085797312f,
+   -0.996044701f, -0.088853553f,
+   -0.995767414f, -0.091908956f,
+   -0.995480755f, -0.094963495f,
+   -0.995184727f, -0.098017140f,
+   -0.994879331f, -0.101069863f,
+   -0.994564571f, -0.104121634f,
+   -0.994240449f, -0.107172425f,
+   -0.993906970f, -0.110222207f,
+   -0.993564136f, -0.113270952f,
+   -0.993211949f, -0.116318631f,
+   -0.992850414f, -0.119365215f,
+   -0.992479535f, -0.122410675f,
+   -0.992099313f, -0.125454983f,
+   -0.991709754f, -0.128498111f,
+   -0.991310860f, -0.131540029f,
+   -0.990902635f, -0.134580709f,
+   -0.990485084f, -0.137620122f,
+   -0.990058210f, -0.140658239f,
+   -0.989622017f, -0.143695033f,
+   -0.989176510f, -0.146730474f,
+   -0.988721692f, -0.149764535f,
+   -0.988257568f, -0.152797185f,
+   -0.987784142f, -0.155828398f,
+   -0.987301418f, -0.158858143f,
+   -0.986809402f, -0.161886394f,
+   -0.986308097f, -0.164913120f,
+   -0.985797509f, -0.167938295f,
+   -0.985277642f, -0.170961889f,
+   -0.984748502f, -0.173983873f,
+   -0.984210092f, -0.177004220f,
+   -0.983662419f, -0.180022901f,
+   -0.983105487f, -0.183039888f,
+   -0.982539302f, -0.186055152f,
+   -0.981963869f, -0.189068664f,
+   -0.981379193f, -0.192080397f,
+   -0.980785280f, -0.195090322f,
+   -0.980182136f, -0.198098411f,
+   -0.979569766f, -0.201104635f,
+   -0.978948175f, -0.204108966f,
+   -0.978317371f, -0.207111376f,
+   -0.977677358f, -0.210111837f,
+   -0.977028143f, -0.213110320f,
+   -0.976369731f, -0.216106797f,
+   -0.975702130f, -0.219101240f,
+   -0.975025345f, -0.222093621f,
+   -0.974339383f, -0.225083911f,
+   -0.973644250f, -0.228072083f,
+   -0.972939952f, -0.231058108f,
+   -0.972226497f, -0.234041959f,
+   -0.971503891f, -0.237023606f,
+   -0.970772141f, -0.240003022f,
+   -0.970031253f, -0.242980180f,
+   -0.969281235f, -0.245955050f,
+   -0.968522094f, -0.248927606f,
+   -0.967753837f, -0.251897818f,
+   -0.966976471f, -0.254865660f,
+   -0.966190003f, -0.257831102f,
+   -0.965394442f, -0.260794118f,
+   -0.964589793f, -0.263754679f,
+   -0.963776066f, -0.266712757f,
+   -0.962953267f, -0.269668326f,
+   -0.962121404f, -0.272621355f,
+   -0.961280486f, -0.275571819f,
+   -0.960430519f, -0.278519689f,
+   -0.959571513f, -0.281464938f,
+   -0.958703475f, -0.284407537f,
+   -0.957826413f, -0.287347460f,
+   -0.956940336f, -0.290284677f,
+   -0.956045251f, -0.293219163f,
+   -0.955141168f, -0.296150888f,
+   -0.954228095f, -0.299079826f,
+   -0.953306040f, -0.302005949f,
+   -0.952375013f, -0.304929230f,
+   -0.951435021f, -0.307849640f,
+   -0.950486074f, -0.310767153f,
+   -0.949528181f, -0.313681740f,
+   -0.948561350f, -0.316593376f,
+   -0.947585591f, -0.319502031f,
+   -0.946600913f, -0.322407679f,
+   -0.945607325f, -0.325310292f,
+   -0.944604837f, -0.328209844f,
+   -0.943593458f, -0.331106306f,
+   -0.942573198f, -0.333999651f,
+   -0.941544065f, -0.336889853f,
+   -0.940506071f, -0.339776884f,
+   -0.939459224f, -0.342660717f,
+   -0.938403534f, -0.345541325f,
+   -0.937339012f, -0.348418680f,
+   -0.936265667f, -0.351292756f,
+   -0.935183510f, -0.354163525f,
+   -0.934092550f, -0.357030961f,
+   -0.932992799f, -0.359895037f,
+   -0.931884266f, -0.362755724f,
+   -0.930766961f, -0.365612998f,
+   -0.929640896f, -0.368466830f,
+   -0.928506080f, -0.371317194f,
+   -0.927362526f, -0.374164063f,
+   -0.926210242f, -0.377007410f,
+   -0.925049241f, -0.379847209f,
+   -0.923879533f, -0.382683432f,
+   -0.922701128f, -0.385516054f,
+   -0.921514039f, -0.388345047f,
+   -0.920318277f, -0.391170384f,
+   -0.919113852f, -0.393992040f,
+   -0.917900776f, -0.396809987f,
+   -0.916679060f, -0.399624200f,
+   -0.915448716f, -0.402434651f,
+   -0.914209756f, -0.405241314f,
+   -0.912962190f, -0.408044163f,
+   -0.911706032f, -0.410843171f,
+   -0.910441292f, -0.413638312f,
+   -0.909167983f, -0.416429560f,
+   -0.907886116f, -0.419216888f,
+   -0.906595705f, -0.422000271f,
+   -0.905296759f, -0.424779681f,
+   -0.903989293f, -0.427555093f,
+   -0.902673318f, -0.430326481f,
+   -0.901348847f, -0.433093819f,
+   -0.900015892f, -0.435857080f,
+   -0.898674466f, -0.438616239f,
+   -0.897324581f, -0.441371269f,
+   -0.895966250f, -0.444122145f,
+   -0.894599486f, -0.446868840f,
+   -0.893224301f, -0.449611330f,
+   -0.891840709f, -0.452349587f,
+   -0.890448723f, -0.455083587f,
+   -0.889048356f, -0.457813304f,
+   -0.887639620f, -0.460538711f,
+   -0.886222530f, -0.463259784f,
+   -0.884797098f, -0.465976496f,
+   -0.883363339f, -0.468688822f,
+   -0.881921264f, -0.471396737f,
+   -0.880470889f, -0.474100215f,
+   -0.879012226f, -0.476799230f,
+   -0.877545290f, -0.479493758f,
+   -0.876070094f, -0.482183772f,
+   -0.874586652f, -0.484869248f,
+   -0.873094978f, -0.487550160f,
+   -0.871595087f, -0.490226483f,
+   -0.870086991f, -0.492898192f,
+   -0.868570706f, -0.495565262f,
+   -0.867046246f, -0.498227667f,
+   -0.865513624f, -0.500885383f,
+   -0.863972856f, -0.503538384f,
+   -0.862423956f, -0.506186645f,
+   -0.860866939f, -0.508830143f,
+   -0.859301818f, -0.511468850f,
+   -0.857728610f, -0.514102744f,
+   -0.856147328f, -0.516731799f,
+   -0.854557988f, -0.519355990f,
+   -0.852960605f, -0.521975293f,
+   -0.851355193f, -0.524589683f,
+   -0.849741768f, -0.527199135f,
+   -0.848120345f, -0.529803625f,
+   -0.846490939f, -0.532403128f,
+   -0.844853565f, -0.534997620f,
+   -0.843208240f, -0.537587076f,
+   -0.841554977f, -0.540171473f,
+   -0.839893794f, -0.542750785f,
+   -0.838224706f, -0.545324988f,
+   -0.836547727f, -0.547894059f,
+   -0.834862875f, -0.550457973f,
+   -0.833170165f, -0.553016706f,
+   -0.831469612f, -0.555570233f,
+   -0.829761234f, -0.558118531f,
+   -0.828045045f, -0.560661576f,
+   -0.826321063f, -0.563199344f,
+   -0.824589303f, -0.565731811f,
+   -0.822849781f, -0.568258953f,
+   -0.821102515f, -0.570780746f,
+   -0.819347520f, -0.573297167f,
+   -0.817584813f, -0.575808191f,
+   -0.815814411f, -0.578313796f,
+   -0.814036330f, -0.580813958f,
+   -0.812250587f, -0.583308653f,
+   -0.810457198f, -0.585797857f,
+   -0.808656182f, -0.588281548f,
+   -0.806847554f, -0.590759702f,
+   -0.805031331f, -0.593232295f,
+   -0.803207531f, -0.595699304f,
+   -0.801376172f, -0.598160707f,
+   -0.799537269f, -0.600616479f,
+   -0.797690841f, -0.603066599f,
+   -0.795836905f, -0.605511041f,
+   -0.793975478f, -0.607949785f,
+   -0.792106577f, -0.610382806f,
+   -0.790230221f, -0.612810082f,
+   -0.788346428f, -0.615231591f,
+   -0.786455214f, -0.617647308f,
+   -0.784556597f, -0.620057212f,
+   -0.782650596f, -0.622461279f,
+   -0.780737229f, -0.624859488f,
+   -0.778816512f, -0.627251815f,
+   -0.776888466f, -0.629638239f,
+   -0.774953107f, -0.632018736f,
+   -0.773010453f, -0.634393284f,
+   -0.771060524f, -0.636761861f,
+   -0.769103338f, -0.639124445f,
+   -0.767138912f, -0.641481013f,
+   -0.765167266f, -0.643831543f,
+   -0.763188417f, -0.646176013f,
+   -0.761202385f, -0.648514401f,
+   -0.759209189f, -0.650846685f,
+   -0.757208847f, -0.653172843f,
+   -0.755201377f, -0.655492853f,
+   -0.753186799f, -0.657806693f,
+   -0.751165132f, -0.660114342f,
+   -0.749136395f, -0.662415778f,
+   -0.747100606f, -0.664710978f,
+   -0.745057785f, -0.666999922f,
+   -0.743007952f, -0.669282588f,
+   -0.740951125f, -0.671558955f,
+   -0.738887324f, -0.673829000f,
+   -0.736816569f, -0.676092704f,
+   -0.734738878f, -0.678350043f,
+   -0.732654272f, -0.680600998f,
+   -0.730562769f, -0.682845546f,
+   -0.728464390f, -0.685083668f,
+   -0.726359155f, -0.687315341f,
+   -0.724247083f, -0.689540545f,
+   -0.722128194f, -0.691759258f,
+   -0.720002508f, -0.693971461f,
+   -0.717870045f, -0.696177131f,
+   -0.715730825f, -0.698376249f,
+   -0.713584869f, -0.700568794f,
+   -0.711432196f, -0.702754744f,
+   -0.709272826f, -0.704934080f,
+   -0.707106781f, -0.707106781f,
+   -0.704934080f, -0.709272826f,
+   -0.702754744f, -0.711432196f,
+   -0.700568794f, -0.713584869f,
+   -0.698376249f, -0.715730825f,
+   -0.696177131f, -0.717870045f,
+   -0.693971461f, -0.720002508f,
+   -0.691759258f, -0.722128194f,
+   -0.689540545f, -0.724247083f,
+   -0.687315341f, -0.726359155f,
+   -0.685083668f, -0.728464390f,
+   -0.682845546f, -0.730562769f,
+   -0.680600998f, -0.732654272f,
+   -0.678350043f, -0.734738878f,
+   -0.676092704f, -0.736816569f,
+   -0.673829000f, -0.738887324f,
+   -0.671558955f, -0.740951125f,
+   -0.669282588f, -0.743007952f,
+   -0.666999922f, -0.745057785f,
+   -0.664710978f, -0.747100606f,
+   -0.662415778f, -0.749136395f,
+   -0.660114342f, -0.751165132f,
+   -0.657806693f, -0.753186799f,
+   -0.655492853f, -0.755201377f,
+   -0.653172843f, -0.757208847f,
+   -0.650846685f, -0.759209189f,
+   -0.648514401f, -0.761202385f,
+   -0.646176013f, -0.763188417f,
+   -0.643831543f, -0.765167266f,
+   -0.641481013f, -0.767138912f,
+   -0.639124445f, -0.769103338f,
+   -0.636761861f, -0.771060524f,
+   -0.634393284f, -0.773010453f,
+   -0.632018736f, -0.774953107f,
+   -0.629638239f, -0.776888466f,
+   -0.627251815f, -0.778816512f,
+   -0.624859488f, -0.780737229f,
+   -0.622461279f, -0.782650596f,
+   -0.620057212f, -0.784556597f,
+   -0.617647308f, -0.786455214f,
+   -0.615231591f, -0.788346428f,
+   -0.612810082f, -0.790230221f,
+   -0.610382806f, -0.792106577f,
+   -0.607949785f, -0.793975478f,
+   -0.605511041f, -0.795836905f,
+   -0.603066599f, -0.797690841f,
+   -0.600616479f, -0.799537269f,
+   -0.598160707f, -0.801376172f,
+   -0.595699304f, -0.803207531f,
+   -0.593232295f, -0.805031331f,
+   -0.590759702f, -0.806847554f,
+   -0.588281548f, -0.808656182f,
+   -0.585797857f, -0.810457198f,
+   -0.583308653f, -0.812250587f,
+   -0.580813958f, -0.814036330f,
+   -0.578313796f, -0.815814411f,
+   -0.575808191f, -0.817584813f,
+   -0.573297167f, -0.819347520f,
+   -0.570780746f, -0.821102515f,
+   -0.568258953f, -0.822849781f,
+   -0.565731811f, -0.824589303f,
+   -0.563199344f, -0.826321063f,
+   -0.560661576f, -0.828045045f,
+   -0.558118531f, -0.829761234f,
+   -0.555570233f, -0.831469612f,
+   -0.553016706f, -0.833170165f,
+   -0.550457973f, -0.834862875f,
+   -0.547894059f, -0.836547727f,
+   -0.545324988f, -0.838224706f,
+   -0.542750785f, -0.839893794f,
+   -0.540171473f, -0.841554977f,
+   -0.537587076f, -0.843208240f,
+   -0.534997620f, -0.844853565f,
+   -0.532403128f, -0.846490939f,
+   -0.529803625f, -0.848120345f,
+   -0.527199135f, -0.849741768f,
+   -0.524589683f, -0.851355193f,
+   -0.521975293f, -0.852960605f,
+   -0.519355990f, -0.854557988f,
+   -0.516731799f, -0.856147328f,
+   -0.514102744f, -0.857728610f,
+   -0.511468850f, -0.859301818f,
+   -0.508830143f, -0.860866939f,
+   -0.506186645f, -0.862423956f,
+   -0.503538384f, -0.863972856f,
+   -0.500885383f, -0.865513624f,
+   -0.498227667f, -0.867046246f,
+   -0.495565262f, -0.868570706f,
+   -0.492898192f, -0.870086991f,
+   -0.490226483f, -0.871595087f,
+   -0.487550160f, -0.873094978f,
+   -0.484869248f, -0.874586652f,
+   -0.482183772f, -0.876070094f,
+   -0.479493758f, -0.877545290f,
+   -0.476799230f, -0.879012226f,
+   -0.474100215f, -0.880470889f,
+   -0.471396737f, -0.881921264f,
+   -0.468688822f, -0.883363339f,
+   -0.465976496f, -0.884797098f,
+   -0.463259784f, -0.886222530f,
+   -0.460538711f, -0.887639620f,
+   -0.457813304f, -0.889048356f,
+   -0.455083587f, -0.890448723f,
+   -0.452349587f, -0.891840709f,
+   -0.449611330f, -0.893224301f,
+   -0.446868840f, -0.894599486f,
+   -0.444122145f, -0.895966250f,
+   -0.441371269f, -0.897324581f,
+   -0.438616239f, -0.898674466f,
+   -0.435857080f, -0.900015892f,
+   -0.433093819f, -0.901348847f,
+   -0.430326481f, -0.902673318f,
+   -0.427555093f, -0.903989293f,
+   -0.424779681f, -0.905296759f,
+   -0.422000271f, -0.906595705f,
+   -0.419216888f, -0.907886116f,
+   -0.416429560f, -0.909167983f,
+   -0.413638312f, -0.910441292f,
+   -0.410843171f, -0.911706032f,
+   -0.408044163f, -0.912962190f,
+   -0.405241314f, -0.914209756f,
+   -0.402434651f, -0.915448716f,
+   -0.399624200f, -0.916679060f,
+   -0.396809987f, -0.917900776f,
+   -0.393992040f, -0.919113852f,
+   -0.391170384f, -0.920318277f,
+   -0.388345047f, -0.921514039f,
+   -0.385516054f, -0.922701128f,
+   -0.382683432f, -0.923879533f,
+   -0.379847209f, -0.925049241f,
+   -0.377007410f, -0.926210242f,
+   -0.374164063f, -0.927362526f,
+   -0.371317194f, -0.928506080f,
+   -0.368466830f, -0.929640896f,
+   -0.365612998f, -0.930766961f,
+   -0.362755724f, -0.931884266f,
+   -0.359895037f, -0.932992799f,
+   -0.357030961f, -0.934092550f,
+   -0.354163525f, -0.935183510f,
+   -0.351292756f, -0.936265667f,
+   -0.348418680f, -0.937339012f,
+   -0.345541325f, -0.938403534f,
+   -0.342660717f, -0.939459224f,
+   -0.339776884f, -0.940506071f,
+   -0.336889853f, -0.941544065f,
+   -0.333999651f, -0.942573198f,
+   -0.331106306f, -0.943593458f,
+   -0.328209844f, -0.944604837f,
+   -0.325310292f, -0.945607325f,
+   -0.322407679f, -0.946600913f,
+   -0.319502031f, -0.947585591f,
+   -0.316593376f, -0.948561350f,
+   -0.313681740f, -0.949528181f,
+   -0.310767153f, -0.950486074f,
+   -0.307849640f, -0.951435021f,
+   -0.304929230f, -0.952375013f,
+   -0.302005949f, -0.953306040f,
+   -0.299079826f, -0.954228095f,
+   -0.296150888f, -0.955141168f,
+   -0.293219163f, -0.956045251f,
+   -0.290284677f, -0.956940336f,
+   -0.287347460f, -0.957826413f,
+   -0.284407537f, -0.958703475f,
+   -0.281464938f, -0.959571513f,
+   -0.278519689f, -0.960430519f,
+   -0.275571819f, -0.961280486f,
+   -0.272621355f, -0.962121404f,
+   -0.269668326f, -0.962953267f,
+   -0.266712757f, -0.963776066f,
+   -0.263754679f, -0.964589793f,
+   -0.260794118f, -0.965394442f,
+   -0.257831102f, -0.966190003f,
+   -0.254865660f, -0.966976471f,
+   -0.251897818f, -0.967753837f,
+   -0.248927606f, -0.968522094f,
+   -0.245955050f, -0.969281235f,
+   -0.242980180f, -0.970031253f,
+   -0.240003022f, -0.970772141f,
+   -0.237023606f, -0.971503891f,
+   -0.234041959f, -0.972226497f,
+   -0.231058108f, -0.972939952f,
+   -0.228072083f, -0.973644250f,
+   -0.225083911f, -0.974339383f,
+   -0.222093621f, -0.975025345f,
+   -0.219101240f, -0.975702130f,
+   -0.216106797f, -0.976369731f,
+   -0.213110320f, -0.977028143f,
+   -0.210111837f, -0.977677358f,
+   -0.207111376f, -0.978317371f,
+   -0.204108966f, -0.978948175f,
+   -0.201104635f, -0.979569766f,
+   -0.198098411f, -0.980182136f,
+   -0.195090322f, -0.980785280f,
+   -0.192080397f, -0.981379193f,
+   -0.189068664f, -0.981963869f,
+   -0.186055152f, -0.982539302f,
+   -0.183039888f, -0.983105487f,
+   -0.180022901f, -0.983662419f,
+   -0.177004220f, -0.984210092f,
+   -0.173983873f, -0.984748502f,
+   -0.170961889f, -0.985277642f,
+   -0.167938295f, -0.985797509f,
+   -0.164913120f, -0.986308097f,
+   -0.161886394f, -0.986809402f,
+   -0.158858143f, -0.987301418f,
+   -0.155828398f, -0.987784142f,
+   -0.152797185f, -0.988257568f,
+   -0.149764535f, -0.988721692f,
+   -0.146730474f, -0.989176510f,
+   -0.143695033f, -0.989622017f,
+   -0.140658239f, -0.990058210f,
+   -0.137620122f, -0.990485084f,
+   -0.134580709f, -0.990902635f,
+   -0.131540029f, -0.991310860f,
+   -0.128498111f, -0.991709754f,
+   -0.125454983f, -0.992099313f,
+   -0.122410675f, -0.992479535f,
+   -0.119365215f, -0.992850414f,
+   -0.116318631f, -0.993211949f,
+   -0.113270952f, -0.993564136f,
+   -0.110222207f, -0.993906970f,
+   -0.107172425f, -0.994240449f,
+   -0.104121634f, -0.994564571f,
+   -0.101069863f, -0.994879331f,
+   -0.098017140f, -0.995184727f,
+   -0.094963495f, -0.995480755f,
+   -0.091908956f, -0.995767414f,
+   -0.088853553f, -0.996044701f,
+   -0.085797312f, -0.996312612f,
+   -0.082740265f, -0.996571146f,
+   -0.079682438f, -0.996820299f,
+   -0.076623861f, -0.997060070f,
+   -0.073564564f, -0.997290457f,
+   -0.070504573f, -0.997511456f,
+   -0.067443920f, -0.997723067f,
+   -0.064382631f, -0.997925286f,
+   -0.061320736f, -0.998118113f,
+   -0.058258265f, -0.998301545f,
+   -0.055195244f, -0.998475581f,
+   -0.052131705f, -0.998640218f,
+   -0.049067674f, -0.998795456f,
+   -0.046003182f, -0.998941293f,
+   -0.042938257f, -0.999077728f,
+   -0.039872928f, -0.999204759f,
+   -0.036807223f, -0.999322385f,
+   -0.033741172f, -0.999430605f,
+   -0.030674803f, -0.999529418f,
+   -0.027608146f, -0.999618822f,
+   -0.024541229f, -0.999698819f,
+   -0.021474080f, -0.999769405f,
+   -0.018406730f, -0.999830582f,
+   -0.015339206f, -0.999882347f,
+   -0.012271538f, -0.999924702f,
+   -0.009203755f, -0.999957645f,
+   -0.006135885f, -0.999981175f,
+   -0.003067957f, -0.999995294f,
+   -0.000000000f, -1.000000000f,
+    0.003067957f, -0.999995294f,
+    0.006135885f, -0.999981175f,
+    0.009203755f, -0.999957645f,
+    0.012271538f, -0.999924702f,
+    0.015339206f, -0.999882347f,
+    0.018406730f, -0.999830582f,
+    0.021474080f, -0.999769405f,
+    0.024541229f, -0.999698819f,
+    0.027608146f, -0.999618822f,
+    0.030674803f, -0.999529418f,
+    0.033741172f, -0.999430605f,
+    0.036807223f, -0.999322385f,
+    0.039872928f, -0.999204759f,
+    0.042938257f, -0.999077728f,
+    0.046003182f, -0.998941293f,
+    0.049067674f, -0.998795456f,
+    0.052131705f, -0.998640218f,
+    0.055195244f, -0.998475581f,
+    0.058258265f, -0.998301545f,
+    0.061320736f, -0.998118113f,
+    0.064382631f, -0.997925286f,
+    0.067443920f, -0.997723067f,
+    0.070504573f, -0.997511456f,
+    0.073564564f, -0.997290457f,
+    0.076623861f, -0.997060070f,
+    0.079682438f, -0.996820299f,
+    0.082740265f, -0.996571146f,
+    0.085797312f, -0.996312612f,
+    0.088853553f, -0.996044701f,
+    0.091908956f, -0.995767414f,
+    0.094963495f, -0.995480755f,
+    0.098017140f, -0.995184727f,
+    0.101069863f, -0.994879331f,
+    0.104121634f, -0.994564571f,
+    0.107172425f, -0.994240449f,
+    0.110222207f, -0.993906970f,
+    0.113270952f, -0.993564136f,
+    0.116318631f, -0.993211949f,
+    0.119365215f, -0.992850414f,
+    0.122410675f, -0.992479535f,
+    0.125454983f, -0.992099313f,
+    0.128498111f, -0.991709754f,
+    0.131540029f, -0.991310860f,
+    0.134580709f, -0.990902635f,
+    0.137620122f, -0.990485084f,
+    0.140658239f, -0.990058210f,
+    0.143695033f, -0.989622017f,
+    0.146730474f, -0.989176510f,
+    0.149764535f, -0.988721692f,
+    0.152797185f, -0.988257568f,
+    0.155828398f, -0.987784142f,
+    0.158858143f, -0.987301418f,
+    0.161886394f, -0.986809402f,
+    0.164913120f, -0.986308097f,
+    0.167938295f, -0.985797509f,
+    0.170961889f, -0.985277642f,
+    0.173983873f, -0.984748502f,
+    0.177004220f, -0.984210092f,
+    0.180022901f, -0.983662419f,
+    0.183039888f, -0.983105487f,
+    0.186055152f, -0.982539302f,
+    0.189068664f, -0.981963869f,
+    0.192080397f, -0.981379193f,
+    0.195090322f, -0.980785280f,
+    0.198098411f, -0.980182136f,
+    0.201104635f, -0.979569766f,
+    0.204108966f, -0.978948175f,
+    0.207111376f, -0.978317371f,
+    0.210111837f, -0.977677358f,
+    0.213110320f, -0.977028143f,
+    0.216106797f, -0.976369731f,
+    0.219101240f, -0.975702130f,
+    0.222093621f, -0.975025345f,
+    0.225083911f, -0.974339383f,
+    0.228072083f, -0.973644250f,
+    0.231058108f, -0.972939952f,
+    0.234041959f, -0.972226497f,
+    0.237023606f, -0.971503891f,
+    0.240003022f, -0.970772141f,
+    0.242980180f, -0.970031253f,
+    0.245955050f, -0.969281235f,
+    0.248927606f, -0.968522094f,
+    0.251897818f, -0.967753837f,
+    0.254865660f, -0.966976471f,
+    0.257831102f, -0.966190003f,
+    0.260794118f, -0.965394442f,
+    0.263754679f, -0.964589793f,
+    0.266712757f, -0.963776066f,
+    0.269668326f, -0.962953267f,
+    0.272621355f, -0.962121404f,
+    0.275571819f, -0.961280486f,
+    0.278519689f, -0.960430519f,
+    0.281464938f, -0.959571513f,
+    0.284407537f, -0.958703475f,
+    0.287347460f, -0.957826413f,
+    0.290284677f, -0.956940336f,
+    0.293219163f, -0.956045251f,
+    0.296150888f, -0.955141168f,
+    0.299079826f, -0.954228095f,
+    0.302005949f, -0.953306040f,
+    0.304929230f, -0.952375013f,
+    0.307849640f, -0.951435021f,
+    0.310767153f, -0.950486074f,
+    0.313681740f, -0.949528181f,
+    0.316593376f, -0.948561350f,
+    0.319502031f, -0.947585591f,
+    0.322407679f, -0.946600913f,
+    0.325310292f, -0.945607325f,
+    0.328209844f, -0.944604837f,
+    0.331106306f, -0.943593458f,
+    0.333999651f, -0.942573198f,
+    0.336889853f, -0.941544065f,
+    0.339776884f, -0.940506071f,
+    0.342660717f, -0.939459224f,
+    0.345541325f, -0.938403534f,
+    0.348418680f, -0.937339012f,
+    0.351292756f, -0.936265667f,
+    0.354163525f, -0.935183510f,
+    0.357030961f, -0.934092550f,
+    0.359895037f, -0.932992799f,
+    0.362755724f, -0.931884266f,
+    0.365612998f, -0.930766961f,
+    0.368466830f, -0.929640896f,
+    0.371317194f, -0.928506080f,
+    0.374164063f, -0.927362526f,
+    0.377007410f, -0.926210242f,
+    0.379847209f, -0.925049241f,
+    0.382683432f, -0.923879533f,
+    0.385516054f, -0.922701128f,
+    0.388345047f, -0.921514039f,
+    0.391170384f, -0.920318277f,
+    0.393992040f, -0.919113852f,
+    0.396809987f, -0.917900776f,
+    0.399624200f, -0.916679060f,
+    0.402434651f, -0.915448716f,
+    0.405241314f, -0.914209756f,
+    0.408044163f, -0.912962190f,
+    0.410843171f, -0.911706032f,
+    0.413638312f, -0.910441292f,
+    0.416429560f, -0.909167983f,
+    0.419216888f, -0.907886116f,
+    0.422000271f, -0.906595705f,
+    0.424779681f, -0.905296759f,
+    0.427555093f, -0.903989293f,
+    0.430326481f, -0.902673318f,
+    0.433093819f, -0.901348847f,
+    0.435857080f, -0.900015892f,
+    0.438616239f, -0.898674466f,
+    0.441371269f, -0.897324581f,
+    0.444122145f, -0.895966250f,
+    0.446868840f, -0.894599486f,
+    0.449611330f, -0.893224301f,
+    0.452349587f, -0.891840709f,
+    0.455083587f, -0.890448723f,
+    0.457813304f, -0.889048356f,
+    0.460538711f, -0.887639620f,
+    0.463259784f, -0.886222530f,
+    0.465976496f, -0.884797098f,
+    0.468688822f, -0.883363339f,
+    0.471396737f, -0.881921264f,
+    0.474100215f, -0.880470889f,
+    0.476799230f, -0.879012226f,
+    0.479493758f, -0.877545290f,
+    0.482183772f, -0.876070094f,
+    0.484869248f, -0.874586652f,
+    0.487550160f, -0.873094978f,
+    0.490226483f, -0.871595087f,
+    0.492898192f, -0.870086991f,
+    0.495565262f, -0.868570706f,
+    0.498227667f, -0.867046246f,
+    0.500885383f, -0.865513624f,
+    0.503538384f, -0.863972856f,
+    0.506186645f, -0.862423956f,
+    0.508830143f, -0.860866939f,
+    0.511468850f, -0.859301818f,
+    0.514102744f, -0.857728610f,
+    0.516731799f, -0.856147328f,
+    0.519355990f, -0.854557988f,
+    0.521975293f, -0.852960605f,
+    0.524589683f, -0.851355193f,
+    0.527199135f, -0.849741768f,
+    0.529803625f, -0.848120345f,
+    0.532403128f, -0.846490939f,
+    0.534997620f, -0.844853565f,
+    0.537587076f, -0.843208240f,
+    0.540171473f, -0.841554977f,
+    0.542750785f, -0.839893794f,
+    0.545324988f, -0.838224706f,
+    0.547894059f, -0.836547727f,
+    0.550457973f, -0.834862875f,
+    0.553016706f, -0.833170165f,
+    0.555570233f, -0.831469612f,
+    0.558118531f, -0.829761234f,
+    0.560661576f, -0.828045045f,
+    0.563199344f, -0.826321063f,
+    0.565731811f, -0.824589303f,
+    0.568258953f, -0.822849781f,
+    0.570780746f, -0.821102515f,
+    0.573297167f, -0.819347520f,
+    0.575808191f, -0.817584813f,
+    0.578313796f, -0.815814411f,
+    0.580813958f, -0.814036330f,
+    0.583308653f, -0.812250587f,
+    0.585797857f, -0.810457198f,
+    0.588281548f, -0.808656182f,
+    0.590759702f, -0.806847554f,
+    0.593232295f, -0.805031331f,
+    0.595699304f, -0.803207531f,
+    0.598160707f, -0.801376172f,
+    0.600616479f, -0.799537269f,
+    0.603066599f, -0.797690841f,
+    0.605511041f, -0.795836905f,
+    0.607949785f, -0.793975478f,
+    0.610382806f, -0.792106577f,
+    0.612810082f, -0.790230221f,
+    0.615231591f, -0.788346428f,
+    0.617647308f, -0.786455214f,
+    0.620057212f, -0.784556597f,
+    0.622461279f, -0.782650596f,
+    0.624859488f, -0.780737229f,
+    0.627251815f, -0.778816512f,
+    0.629638239f, -0.776888466f,
+    0.632018736f, -0.774953107f,
+    0.634393284f, -0.773010453f,
+    0.636761861f, -0.771060524f,
+    0.639124445f, -0.769103338f,
+    0.641481013f, -0.767138912f,
+    0.643831543f, -0.765167266f,
+    0.646176013f, -0.763188417f,
+    0.648514401f, -0.761202385f,
+    0.650846685f, -0.759209189f,
+    0.653172843f, -0.757208847f,
+    0.655492853f, -0.755201377f,
+    0.657806693f, -0.753186799f,
+    0.660114342f, -0.751165132f,
+    0.662415778f, -0.749136395f,
+    0.664710978f, -0.747100606f,
+    0.666999922f, -0.745057785f,
+    0.669282588f, -0.743007952f,
+    0.671558955f, -0.740951125f,
+    0.673829000f, -0.738887324f,
+    0.676092704f, -0.736816569f,
+    0.678350043f, -0.734738878f,
+    0.680600998f, -0.732654272f,
+    0.682845546f, -0.730562769f,
+    0.685083668f, -0.728464390f,
+    0.687315341f, -0.726359155f,
+    0.689540545f, -0.724247083f,
+    0.691759258f, -0.722128194f,
+    0.693971461f, -0.720002508f,
+    0.696177131f, -0.717870045f,
+    0.698376249f, -0.715730825f,
+    0.700568794f, -0.713584869f,
+    0.702754744f, -0.711432196f,
+    0.704934080f, -0.709272826f,
+    0.707106781f, -0.707106781f,
+    0.709272826f, -0.704934080f,
+    0.711432196f, -0.702754744f,
+    0.713584869f, -0.700568794f,
+    0.715730825f, -0.698376249f,
+    0.717870045f, -0.696177131f,
+    0.720002508f, -0.693971461f,
+    0.722128194f, -0.691759258f,
+    0.724247083f, -0.689540545f,
+    0.726359155f, -0.687315341f,
+    0.728464390f, -0.685083668f,
+    0.730562769f, -0.682845546f,
+    0.732654272f, -0.680600998f,
+    0.734738878f, -0.678350043f,
+    0.736816569f, -0.676092704f,
+    0.738887324f, -0.673829000f,
+    0.740951125f, -0.671558955f,
+    0.743007952f, -0.669282588f,
+    0.745057785f, -0.666999922f,
+    0.747100606f, -0.664710978f,
+    0.749136395f, -0.662415778f,
+    0.751165132f, -0.660114342f,
+    0.753186799f, -0.657806693f,
+    0.755201377f, -0.655492853f,
+    0.757208847f, -0.653172843f,
+    0.759209189f, -0.650846685f,
+    0.761202385f, -0.648514401f,
+    0.763188417f, -0.646176013f,
+    0.765167266f, -0.643831543f,
+    0.767138912f, -0.641481013f,
+    0.769103338f, -0.639124445f,
+    0.771060524f, -0.636761861f,
+    0.773010453f, -0.634393284f,
+    0.774953107f, -0.632018736f,
+    0.776888466f, -0.629638239f,
+    0.778816512f, -0.627251815f,
+    0.780737229f, -0.624859488f,
+    0.782650596f, -0.622461279f,
+    0.784556597f, -0.620057212f,
+    0.786455214f, -0.617647308f,
+    0.788346428f, -0.615231591f,
+    0.790230221f, -0.612810082f,
+    0.792106577f, -0.610382806f,
+    0.793975478f, -0.607949785f,
+    0.795836905f, -0.605511041f,
+    0.797690841f, -0.603066599f,
+    0.799537269f, -0.600616479f,
+    0.801376172f, -0.598160707f,
+    0.803207531f, -0.595699304f,
+    0.805031331f, -0.593232295f,
+    0.806847554f, -0.590759702f,
+    0.808656182f, -0.588281548f,
+    0.810457198f, -0.585797857f,
+    0.812250587f, -0.583308653f,
+    0.814036330f, -0.580813958f,
+    0.815814411f, -0.578313796f,
+    0.817584813f, -0.575808191f,
+    0.819347520f, -0.573297167f,
+    0.821102515f, -0.570780746f,
+    0.822849781f, -0.568258953f,
+    0.824589303f, -0.565731811f,
+    0.826321063f, -0.563199344f,
+    0.828045045f, -0.560661576f,
+    0.829761234f, -0.558118531f,
+    0.831469612f, -0.555570233f,
+    0.833170165f, -0.553016706f,
+    0.834862875f, -0.550457973f,
+    0.836547727f, -0.547894059f,
+    0.838224706f, -0.545324988f,
+    0.839893794f, -0.542750785f,
+    0.841554977f, -0.540171473f,
+    0.843208240f, -0.537587076f,
+    0.844853565f, -0.534997620f,
+    0.846490939f, -0.532403128f,
+    0.848120345f, -0.529803625f,
+    0.849741768f, -0.527199135f,
+    0.851355193f, -0.524589683f,
+    0.852960605f, -0.521975293f,
+    0.854557988f, -0.519355990f,
+    0.856147328f, -0.516731799f,
+    0.857728610f, -0.514102744f,
+    0.859301818f, -0.511468850f,
+    0.860866939f, -0.508830143f,
+    0.862423956f, -0.506186645f,
+    0.863972856f, -0.503538384f,
+    0.865513624f, -0.500885383f,
+    0.867046246f, -0.498227667f,
+    0.868570706f, -0.495565262f,
+    0.870086991f, -0.492898192f,
+    0.871595087f, -0.490226483f,
+    0.873094978f, -0.487550160f,
+    0.874586652f, -0.484869248f,
+    0.876070094f, -0.482183772f,
+    0.877545290f, -0.479493758f,
+    0.879012226f, -0.476799230f,
+    0.880470889f, -0.474100215f,
+    0.881921264f, -0.471396737f,
+    0.883363339f, -0.468688822f,
+    0.884797098f, -0.465976496f,
+    0.886222530f, -0.463259784f,
+    0.887639620f, -0.460538711f,
+    0.889048356f, -0.457813304f,
+    0.890448723f, -0.455083587f,
+    0.891840709f, -0.452349587f,
+    0.893224301f, -0.449611330f,
+    0.894599486f, -0.446868840f,
+    0.895966250f, -0.444122145f,
+    0.897324581f, -0.441371269f,
+    0.898674466f, -0.438616239f,
+    0.900015892f, -0.435857080f,
+    0.901348847f, -0.433093819f,
+    0.902673318f, -0.430326481f,
+    0.903989293f, -0.427555093f,
+    0.905296759f, -0.424779681f,
+    0.906595705f, -0.422000271f,
+    0.907886116f, -0.419216888f,
+    0.909167983f, -0.416429560f,
+    0.910441292f, -0.413638312f,
+    0.911706032f, -0.410843171f,
+    0.912962190f, -0.408044163f,
+    0.914209756f, -0.405241314f,
+    0.915448716f, -0.402434651f,
+    0.916679060f, -0.399624200f,
+    0.917900776f, -0.396809987f,
+    0.919113852f, -0.393992040f,
+    0.920318277f, -0.391170384f,
+    0.921514039f, -0.388345047f,
+    0.922701128f, -0.385516054f,
+    0.923879533f, -0.382683432f,
+    0.925049241f, -0.379847209f,
+    0.926210242f, -0.377007410f,
+    0.927362526f, -0.374164063f,
+    0.928506080f, -0.371317194f,
+    0.929640896f, -0.368466830f,
+    0.930766961f, -0.365612998f,
+    0.931884266f, -0.362755724f,
+    0.932992799f, -0.359895037f,
+    0.934092550f, -0.357030961f,
+    0.935183510f, -0.354163525f,
+    0.936265667f, -0.351292756f,
+    0.937339012f, -0.348418680f,
+    0.938403534f, -0.345541325f,
+    0.939459224f, -0.342660717f,
+    0.940506071f, -0.339776884f,
+    0.941544065f, -0.336889853f,
+    0.942573198f, -0.333999651f,
+    0.943593458f, -0.331106306f,
+    0.944604837f, -0.328209844f,
+    0.945607325f, -0.325310292f,
+    0.946600913f, -0.322407679f,
+    0.947585591f, -0.319502031f,
+    0.948561350f, -0.316593376f,
+    0.949528181f, -0.313681740f,
+    0.950486074f, -0.310767153f,
+    0.951435021f, -0.307849640f,
+    0.952375013f, -0.304929230f,
+    0.953306040f, -0.302005949f,
+    0.954228095f, -0.299079826f,
+    0.955141168f, -0.296150888f,
+    0.956045251f, -0.293219163f,
+    0.956940336f, -0.290284677f,
+    0.957826413f, -0.287347460f,
+    0.958703475f, -0.284407537f,
+    0.959571513f, -0.281464938f,
+    0.960430519f, -0.278519689f,
+    0.961280486f, -0.275571819f,
+    0.962121404f, -0.272621355f,
+    0.962953267f, -0.269668326f,
+    0.963776066f, -0.266712757f,
+    0.964589793f, -0.263754679f,
+    0.965394442f, -0.260794118f,
+    0.966190003f, -0.257831102f,
+    0.966976471f, -0.254865660f,
+    0.967753837f, -0.251897818f,
+    0.968522094f, -0.248927606f,
+    0.969281235f, -0.245955050f,
+    0.970031253f, -0.242980180f,
+    0.970772141f, -0.240003022f,
+    0.971503891f, -0.237023606f,
+    0.972226497f, -0.234041959f,
+    0.972939952f, -0.231058108f,
+    0.973644250f, -0.228072083f,
+    0.974339383f, -0.225083911f,
+    0.975025345f, -0.222093621f,
+    0.975702130f, -0.219101240f,
+    0.976369731f, -0.216106797f,
+    0.977028143f, -0.213110320f,
+    0.977677358f, -0.210111837f,
+    0.978317371f, -0.207111376f,
+    0.978948175f, -0.204108966f,
+    0.979569766f, -0.201104635f,
+    0.980182136f, -0.198098411f,
+    0.980785280f, -0.195090322f,
+    0.981379193f, -0.192080397f,
+    0.981963869f, -0.189068664f,
+    0.982539302f, -0.186055152f,
+    0.983105487f, -0.183039888f,
+    0.983662419f, -0.180022901f,
+    0.984210092f, -0.177004220f,
+    0.984748502f, -0.173983873f,
+    0.985277642f, -0.170961889f,
+    0.985797509f, -0.167938295f,
+    0.986308097f, -0.164913120f,
+    0.986809402f, -0.161886394f,
+    0.987301418f, -0.158858143f,
+    0.987784142f, -0.155828398f,
+    0.988257568f, -0.152797185f,
+    0.988721692f, -0.149764535f,
+    0.989176510f, -0.146730474f,
+    0.989622017f, -0.143695033f,
+    0.990058210f, -0.140658239f,
+    0.990485084f, -0.137620122f,
+    0.990902635f, -0.134580709f,
+    0.991310860f, -0.131540029f,
+    0.991709754f, -0.128498111f,
+    0.992099313f, -0.125454983f,
+    0.992479535f, -0.122410675f,
+    0.992850414f, -0.119365215f,
+    0.993211949f, -0.116318631f,
+    0.993564136f, -0.113270952f,
+    0.993906970f, -0.110222207f,
+    0.994240449f, -0.107172425f,
+    0.994564571f, -0.104121634f,
+    0.994879331f, -0.101069863f,
+    0.995184727f, -0.098017140f,
+    0.995480755f, -0.094963495f,
+    0.995767414f, -0.091908956f,
+    0.996044701f, -0.088853553f,
+    0.996312612f, -0.085797312f,
+    0.996571146f, -0.082740265f,
+    0.996820299f, -0.079682438f,
+    0.997060070f, -0.076623861f,
+    0.997290457f, -0.073564564f,
+    0.997511456f, -0.070504573f,
+    0.997723067f, -0.067443920f,
+    0.997925286f, -0.064382631f,
+    0.998118113f, -0.061320736f,
+    0.998301545f, -0.058258265f,
+    0.998475581f, -0.055195244f,
+    0.998640218f, -0.052131705f,
+    0.998795456f, -0.049067674f,
+    0.998941293f, -0.046003182f,
+    0.999077728f, -0.042938257f,
+    0.999204759f, -0.039872928f,
+    0.999322385f, -0.036807223f,
+    0.999430605f, -0.033741172f,
+    0.999529418f, -0.030674803f,
+    0.999618822f, -0.027608146f,
+    0.999698819f, -0.024541229f,
+    0.999769405f, -0.021474080f,
+    0.999830582f, -0.018406730f,
+    0.999882347f, -0.015339206f,
+    0.999924702f, -0.012271538f,
+    0.999957645f, -0.009203755f,
+    0.999981175f, -0.006135885f,
+    0.999995294f, -0.003067957f
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_F32_4096)
+/**
+  @par
+  Example code for Floating-point Twiddle factors Generation:
+  @par
+  <pre>for (i = 0; i< N/; i++)
+  {
+ 	twiddleCoef[2*i]   = cos(i * 2*PI/(float)N);
+ 	twiddleCoef[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 4096, PI = 3.14159265358979
+  @par
+  Cos and Sin values are in interleaved fashion
+*/
+const float32_t twiddleCoef_4096[8192] = {
+    1.000000000f,  0.000000000f,
+    0.999998823f,  0.001533980f,
+    0.999995294f,  0.003067957f,
+    0.999989411f,  0.004601926f,
+    0.999981175f,  0.006135885f,
+    0.999970586f,  0.007669829f,
+    0.999957645f,  0.009203755f,
+    0.999942350f,  0.010737659f,
+    0.999924702f,  0.012271538f,
+    0.999904701f,  0.013805389f,
+    0.999882347f,  0.015339206f,
+    0.999857641f,  0.016872988f,
+    0.999830582f,  0.018406730f,
+    0.999801170f,  0.019940429f,
+    0.999769405f,  0.021474080f,
+    0.999735288f,  0.023007681f,
+    0.999698819f,  0.024541229f,
+    0.999659997f,  0.026074718f,
+    0.999618822f,  0.027608146f,
+    0.999575296f,  0.029141509f,
+    0.999529418f,  0.030674803f,
+    0.999481187f,  0.032208025f,
+    0.999430605f,  0.033741172f,
+    0.999377670f,  0.035274239f,
+    0.999322385f,  0.036807223f,
+    0.999264747f,  0.038340120f,
+    0.999204759f,  0.039872928f,
+    0.999142419f,  0.041405641f,
+    0.999077728f,  0.042938257f,
+    0.999010686f,  0.044470772f,
+    0.998941293f,  0.046003182f,
+    0.998869550f,  0.047535484f,
+    0.998795456f,  0.049067674f,
+    0.998719012f,  0.050599749f,
+    0.998640218f,  0.052131705f,
+    0.998559074f,  0.053663538f,
+    0.998475581f,  0.055195244f,
+    0.998389737f,  0.056726821f,
+    0.998301545f,  0.058258265f,
+    0.998211003f,  0.059789571f,
+    0.998118113f,  0.061320736f,
+    0.998022874f,  0.062851758f,
+    0.997925286f,  0.064382631f,
+    0.997825350f,  0.065913353f,
+    0.997723067f,  0.067443920f,
+    0.997618435f,  0.068974328f,
+    0.997511456f,  0.070504573f,
+    0.997402130f,  0.072034653f,
+    0.997290457f,  0.073564564f,
+    0.997176437f,  0.075094301f,
+    0.997060070f,  0.076623861f,
+    0.996941358f,  0.078153242f,
+    0.996820299f,  0.079682438f,
+    0.996696895f,  0.081211447f,
+    0.996571146f,  0.082740265f,
+    0.996443051f,  0.084268888f,
+    0.996312612f,  0.085797312f,
+    0.996179829f,  0.087325535f,
+    0.996044701f,  0.088853553f,
+    0.995907229f,  0.090381361f,
+    0.995767414f,  0.091908956f,
+    0.995625256f,  0.093436336f,
+    0.995480755f,  0.094963495f,
+    0.995333912f,  0.096490431f,
+    0.995184727f,  0.098017140f,
+    0.995033199f,  0.099543619f,
+    0.994879331f,  0.101069863f,
+    0.994723121f,  0.102595869f,
+    0.994564571f,  0.104121634f,
+    0.994403680f,  0.105647154f,
+    0.994240449f,  0.107172425f,
+    0.994074879f,  0.108697444f,
+    0.993906970f,  0.110222207f,
+    0.993736722f,  0.111746711f,
+    0.993564136f,  0.113270952f,
+    0.993389211f,  0.114794927f,
+    0.993211949f,  0.116318631f,
+    0.993032350f,  0.117842062f,
+    0.992850414f,  0.119365215f,
+    0.992666142f,  0.120888087f,
+    0.992479535f,  0.122410675f,
+    0.992290591f,  0.123932975f,
+    0.992099313f,  0.125454983f,
+    0.991905700f,  0.126976696f,
+    0.991709754f,  0.128498111f,
+    0.991511473f,  0.130019223f,
+    0.991310860f,  0.131540029f,
+    0.991107914f,  0.133060525f,
+    0.990902635f,  0.134580709f,
+    0.990695025f,  0.136100575f,
+    0.990485084f,  0.137620122f,
+    0.990272812f,  0.139139344f,
+    0.990058210f,  0.140658239f,
+    0.989841278f,  0.142176804f,
+    0.989622017f,  0.143695033f,
+    0.989400428f,  0.145212925f,
+    0.989176510f,  0.146730474f,
+    0.988950265f,  0.148247679f,
+    0.988721692f,  0.149764535f,
+    0.988490793f,  0.151281038f,
+    0.988257568f,  0.152797185f,
+    0.988022017f,  0.154312973f,
+    0.987784142f,  0.155828398f,
+    0.987543942f,  0.157343456f,
+    0.987301418f,  0.158858143f,
+    0.987056571f,  0.160372457f,
+    0.986809402f,  0.161886394f,
+    0.986559910f,  0.163399949f,
+    0.986308097f,  0.164913120f,
+    0.986053963f,  0.166425904f,
+    0.985797509f,  0.167938295f,
+    0.985538735f,  0.169450291f,
+    0.985277642f,  0.170961889f,
+    0.985014231f,  0.172473084f,
+    0.984748502f,  0.173983873f,
+    0.984480455f,  0.175494253f,
+    0.984210092f,  0.177004220f,
+    0.983937413f,  0.178513771f,
+    0.983662419f,  0.180022901f,
+    0.983385110f,  0.181531608f,
+    0.983105487f,  0.183039888f,
+    0.982823551f,  0.184547737f,
+    0.982539302f,  0.186055152f,
+    0.982252741f,  0.187562129f,
+    0.981963869f,  0.189068664f,
+    0.981672686f,  0.190574755f,
+    0.981379193f,  0.192080397f,
+    0.981083391f,  0.193585587f,
+    0.980785280f,  0.195090322f,
+    0.980484862f,  0.196594598f,
+    0.980182136f,  0.198098411f,
+    0.979877104f,  0.199601758f,
+    0.979569766f,  0.201104635f,
+    0.979260123f,  0.202607039f,
+    0.978948175f,  0.204108966f,
+    0.978633924f,  0.205610413f,
+    0.978317371f,  0.207111376f,
+    0.977998515f,  0.208611852f,
+    0.977677358f,  0.210111837f,
+    0.977353900f,  0.211611327f,
+    0.977028143f,  0.213110320f,
+    0.976700086f,  0.214608811f,
+    0.976369731f,  0.216106797f,
+    0.976037079f,  0.217604275f,
+    0.975702130f,  0.219101240f,
+    0.975364885f,  0.220597690f,
+    0.975025345f,  0.222093621f,
+    0.974683511f,  0.223589029f,
+    0.974339383f,  0.225083911f,
+    0.973992962f,  0.226578264f,
+    0.973644250f,  0.228072083f,
+    0.973293246f,  0.229565366f,
+    0.972939952f,  0.231058108f,
+    0.972584369f,  0.232550307f,
+    0.972226497f,  0.234041959f,
+    0.971866337f,  0.235533059f,
+    0.971503891f,  0.237023606f,
+    0.971139158f,  0.238513595f,
+    0.970772141f,  0.240003022f,
+    0.970402839f,  0.241491885f,
+    0.970031253f,  0.242980180f,
+    0.969657385f,  0.244467903f,
+    0.969281235f,  0.245955050f,
+    0.968902805f,  0.247441619f,
+    0.968522094f,  0.248927606f,
+    0.968139105f,  0.250413007f,
+    0.967753837f,  0.251897818f,
+    0.967366292f,  0.253382037f,
+    0.966976471f,  0.254865660f,
+    0.966584374f,  0.256348682f,
+    0.966190003f,  0.257831102f,
+    0.965793359f,  0.259312915f,
+    0.965394442f,  0.260794118f,
+    0.964993253f,  0.262274707f,
+    0.964589793f,  0.263754679f,
+    0.964184064f,  0.265234030f,
+    0.963776066f,  0.266712757f,
+    0.963365800f,  0.268190857f,
+    0.962953267f,  0.269668326f,
+    0.962538468f,  0.271145160f,
+    0.962121404f,  0.272621355f,
+    0.961702077f,  0.274096910f,
+    0.961280486f,  0.275571819f,
+    0.960856633f,  0.277046080f,
+    0.960430519f,  0.278519689f,
+    0.960002146f,  0.279992643f,
+    0.959571513f,  0.281464938f,
+    0.959138622f,  0.282936570f,
+    0.958703475f,  0.284407537f,
+    0.958266071f,  0.285877835f,
+    0.957826413f,  0.287347460f,
+    0.957384501f,  0.288816408f,
+    0.956940336f,  0.290284677f,
+    0.956493919f,  0.291752263f,
+    0.956045251f,  0.293219163f,
+    0.955594334f,  0.294685372f,
+    0.955141168f,  0.296150888f,
+    0.954685755f,  0.297615707f,
+    0.954228095f,  0.299079826f,
+    0.953768190f,  0.300543241f,
+    0.953306040f,  0.302005949f,
+    0.952841648f,  0.303467947f,
+    0.952375013f,  0.304929230f,
+    0.951906137f,  0.306389795f,
+    0.951435021f,  0.307849640f,
+    0.950961666f,  0.309308760f,
+    0.950486074f,  0.310767153f,
+    0.950008245f,  0.312224814f,
+    0.949528181f,  0.313681740f,
+    0.949045882f,  0.315137929f,
+    0.948561350f,  0.316593376f,
+    0.948074586f,  0.318048077f,
+    0.947585591f,  0.319502031f,
+    0.947094366f,  0.320955232f,
+    0.946600913f,  0.322407679f,
+    0.946105232f,  0.323859367f,
+    0.945607325f,  0.325310292f,
+    0.945107193f,  0.326760452f,
+    0.944604837f,  0.328209844f,
+    0.944100258f,  0.329658463f,
+    0.943593458f,  0.331106306f,
+    0.943084437f,  0.332553370f,
+    0.942573198f,  0.333999651f,
+    0.942059740f,  0.335445147f,
+    0.941544065f,  0.336889853f,
+    0.941026175f,  0.338333767f,
+    0.940506071f,  0.339776884f,
+    0.939983753f,  0.341219202f,
+    0.939459224f,  0.342660717f,
+    0.938932484f,  0.344101426f,
+    0.938403534f,  0.345541325f,
+    0.937872376f,  0.346980411f,
+    0.937339012f,  0.348418680f,
+    0.936803442f,  0.349856130f,
+    0.936265667f,  0.351292756f,
+    0.935725689f,  0.352728556f,
+    0.935183510f,  0.354163525f,
+    0.934639130f,  0.355597662f,
+    0.934092550f,  0.357030961f,
+    0.933543773f,  0.358463421f,
+    0.932992799f,  0.359895037f,
+    0.932439629f,  0.361325806f,
+    0.931884266f,  0.362755724f,
+    0.931326709f,  0.364184790f,
+    0.930766961f,  0.365612998f,
+    0.930205023f,  0.367040346f,
+    0.929640896f,  0.368466830f,
+    0.929074581f,  0.369892447f,
+    0.928506080f,  0.371317194f,
+    0.927935395f,  0.372741067f,
+    0.927362526f,  0.374164063f,
+    0.926787474f,  0.375586178f,
+    0.926210242f,  0.377007410f,
+    0.925630831f,  0.378427755f,
+    0.925049241f,  0.379847209f,
+    0.924465474f,  0.381265769f,
+    0.923879533f,  0.382683432f,
+    0.923291417f,  0.384100195f,
+    0.922701128f,  0.385516054f,
+    0.922108669f,  0.386931006f,
+    0.921514039f,  0.388345047f,
+    0.920917242f,  0.389758174f,
+    0.920318277f,  0.391170384f,
+    0.919717146f,  0.392581674f,
+    0.919113852f,  0.393992040f,
+    0.918508394f,  0.395401479f,
+    0.917900776f,  0.396809987f,
+    0.917290997f,  0.398217562f,
+    0.916679060f,  0.399624200f,
+    0.916064966f,  0.401029897f,
+    0.915448716f,  0.402434651f,
+    0.914830312f,  0.403838458f,
+    0.914209756f,  0.405241314f,
+    0.913587048f,  0.406643217f,
+    0.912962190f,  0.408044163f,
+    0.912335185f,  0.409444149f,
+    0.911706032f,  0.410843171f,
+    0.911074734f,  0.412241227f,
+    0.910441292f,  0.413638312f,
+    0.909805708f,  0.415034424f,
+    0.909167983f,  0.416429560f,
+    0.908528119f,  0.417823716f,
+    0.907886116f,  0.419216888f,
+    0.907241978f,  0.420609074f,
+    0.906595705f,  0.422000271f,
+    0.905947298f,  0.423390474f,
+    0.905296759f,  0.424779681f,
+    0.904644091f,  0.426167889f,
+    0.903989293f,  0.427555093f,
+    0.903332368f,  0.428941292f,
+    0.902673318f,  0.430326481f,
+    0.902012144f,  0.431710658f,
+    0.901348847f,  0.433093819f,
+    0.900683429f,  0.434475961f,
+    0.900015892f,  0.435857080f,
+    0.899346237f,  0.437237174f,
+    0.898674466f,  0.438616239f,
+    0.898000580f,  0.439994271f,
+    0.897324581f,  0.441371269f,
+    0.896646470f,  0.442747228f,
+    0.895966250f,  0.444122145f,
+    0.895283921f,  0.445496017f,
+    0.894599486f,  0.446868840f,
+    0.893912945f,  0.448240612f,
+    0.893224301f,  0.449611330f,
+    0.892533555f,  0.450980989f,
+    0.891840709f,  0.452349587f,
+    0.891145765f,  0.453717121f,
+    0.890448723f,  0.455083587f,
+    0.889749586f,  0.456448982f,
+    0.889048356f,  0.457813304f,
+    0.888345033f,  0.459176548f,
+    0.887639620f,  0.460538711f,
+    0.886932119f,  0.461899791f,
+    0.886222530f,  0.463259784f,
+    0.885510856f,  0.464618686f,
+    0.884797098f,  0.465976496f,
+    0.884081259f,  0.467333209f,
+    0.883363339f,  0.468688822f,
+    0.882643340f,  0.470043332f,
+    0.881921264f,  0.471396737f,
+    0.881197113f,  0.472749032f,
+    0.880470889f,  0.474100215f,
+    0.879742593f,  0.475450282f,
+    0.879012226f,  0.476799230f,
+    0.878279792f,  0.478147056f,
+    0.877545290f,  0.479493758f,
+    0.876808724f,  0.480839331f,
+    0.876070094f,  0.482183772f,
+    0.875329403f,  0.483527079f,
+    0.874586652f,  0.484869248f,
+    0.873841843f,  0.486210276f,
+    0.873094978f,  0.487550160f,
+    0.872346059f,  0.488888897f,
+    0.871595087f,  0.490226483f,
+    0.870842063f,  0.491562916f,
+    0.870086991f,  0.492898192f,
+    0.869329871f,  0.494232309f,
+    0.868570706f,  0.495565262f,
+    0.867809497f,  0.496897049f,
+    0.867046246f,  0.498227667f,
+    0.866280954f,  0.499557113f,
+    0.865513624f,  0.500885383f,
+    0.864744258f,  0.502212474f,
+    0.863972856f,  0.503538384f,
+    0.863199422f,  0.504863109f,
+    0.862423956f,  0.506186645f,
+    0.861646461f,  0.507508991f,
+    0.860866939f,  0.508830143f,
+    0.860085390f,  0.510150097f,
+    0.859301818f,  0.511468850f,
+    0.858516224f,  0.512786401f,
+    0.857728610f,  0.514102744f,
+    0.856938977f,  0.515417878f,
+    0.856147328f,  0.516731799f,
+    0.855353665f,  0.518044504f,
+    0.854557988f,  0.519355990f,
+    0.853760301f,  0.520666254f,
+    0.852960605f,  0.521975293f,
+    0.852158902f,  0.523283103f,
+    0.851355193f,  0.524589683f,
+    0.850549481f,  0.525895027f,
+    0.849741768f,  0.527199135f,
+    0.848932055f,  0.528502002f,
+    0.848120345f,  0.529803625f,
+    0.847306639f,  0.531104001f,
+    0.846490939f,  0.532403128f,
+    0.845673247f,  0.533701002f,
+    0.844853565f,  0.534997620f,
+    0.844031895f,  0.536292979f,
+    0.843208240f,  0.537587076f,
+    0.842382600f,  0.538879909f,
+    0.841554977f,  0.540171473f,
+    0.840725375f,  0.541461766f,
+    0.839893794f,  0.542750785f,
+    0.839060237f,  0.544038527f,
+    0.838224706f,  0.545324988f,
+    0.837387202f,  0.546610167f,
+    0.836547727f,  0.547894059f,
+    0.835706284f,  0.549176662f,
+    0.834862875f,  0.550457973f,
+    0.834017501f,  0.551737988f,
+    0.833170165f,  0.553016706f,
+    0.832320868f,  0.554294121f,
+    0.831469612f,  0.555570233f,
+    0.830616400f,  0.556845037f,
+    0.829761234f,  0.558118531f,
+    0.828904115f,  0.559390712f,
+    0.828045045f,  0.560661576f,
+    0.827184027f,  0.561931121f,
+    0.826321063f,  0.563199344f,
+    0.825456154f,  0.564466242f,
+    0.824589303f,  0.565731811f,
+    0.823720511f,  0.566996049f,
+    0.822849781f,  0.568258953f,
+    0.821977115f,  0.569520519f,
+    0.821102515f,  0.570780746f,
+    0.820225983f,  0.572039629f,
+    0.819347520f,  0.573297167f,
+    0.818467130f,  0.574553355f,
+    0.817584813f,  0.575808191f,
+    0.816700573f,  0.577061673f,
+    0.815814411f,  0.578313796f,
+    0.814926329f,  0.579564559f,
+    0.814036330f,  0.580813958f,
+    0.813144415f,  0.582061990f,
+    0.812250587f,  0.583308653f,
+    0.811354847f,  0.584553943f,
+    0.810457198f,  0.585797857f,
+    0.809557642f,  0.587040394f,
+    0.808656182f,  0.588281548f,
+    0.807752818f,  0.589521319f,
+    0.806847554f,  0.590759702f,
+    0.805940391f,  0.591996695f,
+    0.805031331f,  0.593232295f,
+    0.804120377f,  0.594466499f,
+    0.803207531f,  0.595699304f,
+    0.802292796f,  0.596930708f,
+    0.801376172f,  0.598160707f,
+    0.800457662f,  0.599389298f,
+    0.799537269f,  0.600616479f,
+    0.798614995f,  0.601842247f,
+    0.797690841f,  0.603066599f,
+    0.796764810f,  0.604289531f,
+    0.795836905f,  0.605511041f,
+    0.794907126f,  0.606731127f,
+    0.793975478f,  0.607949785f,
+    0.793041960f,  0.609167012f,
+    0.792106577f,  0.610382806f,
+    0.791169330f,  0.611597164f,
+    0.790230221f,  0.612810082f,
+    0.789289253f,  0.614021559f,
+    0.788346428f,  0.615231591f,
+    0.787401747f,  0.616440175f,
+    0.786455214f,  0.617647308f,
+    0.785506830f,  0.618852988f,
+    0.784556597f,  0.620057212f,
+    0.783604519f,  0.621259977f,
+    0.782650596f,  0.622461279f,
+    0.781694832f,  0.623661118f,
+    0.780737229f,  0.624859488f,
+    0.779777788f,  0.626056388f,
+    0.778816512f,  0.627251815f,
+    0.777853404f,  0.628445767f,
+    0.776888466f,  0.629638239f,
+    0.775921699f,  0.630829230f,
+    0.774953107f,  0.632018736f,
+    0.773982691f,  0.633206755f,
+    0.773010453f,  0.634393284f,
+    0.772036397f,  0.635578320f,
+    0.771060524f,  0.636761861f,
+    0.770082837f,  0.637943904f,
+    0.769103338f,  0.639124445f,
+    0.768122029f,  0.640303482f,
+    0.767138912f,  0.641481013f,
+    0.766153990f,  0.642657034f,
+    0.765167266f,  0.643831543f,
+    0.764178741f,  0.645004537f,
+    0.763188417f,  0.646176013f,
+    0.762196298f,  0.647345969f,
+    0.761202385f,  0.648514401f,
+    0.760206682f,  0.649681307f,
+    0.759209189f,  0.650846685f,
+    0.758209910f,  0.652010531f,
+    0.757208847f,  0.653172843f,
+    0.756206001f,  0.654333618f,
+    0.755201377f,  0.655492853f,
+    0.754194975f,  0.656650546f,
+    0.753186799f,  0.657806693f,
+    0.752176850f,  0.658961293f,
+    0.751165132f,  0.660114342f,
+    0.750151646f,  0.661265838f,
+    0.749136395f,  0.662415778f,
+    0.748119380f,  0.663564159f,
+    0.747100606f,  0.664710978f,
+    0.746080074f,  0.665856234f,
+    0.745057785f,  0.666999922f,
+    0.744033744f,  0.668142041f,
+    0.743007952f,  0.669282588f,
+    0.741980412f,  0.670421560f,
+    0.740951125f,  0.671558955f,
+    0.739920095f,  0.672694769f,
+    0.738887324f,  0.673829000f,
+    0.737852815f,  0.674961646f,
+    0.736816569f,  0.676092704f,
+    0.735778589f,  0.677222170f,
+    0.734738878f,  0.678350043f,
+    0.733697438f,  0.679476320f,
+    0.732654272f,  0.680600998f,
+    0.731609381f,  0.681724074f,
+    0.730562769f,  0.682845546f,
+    0.729514438f,  0.683965412f,
+    0.728464390f,  0.685083668f,
+    0.727412629f,  0.686200312f,
+    0.726359155f,  0.687315341f,
+    0.725303972f,  0.688428753f,
+    0.724247083f,  0.689540545f,
+    0.723188489f,  0.690650714f,
+    0.722128194f,  0.691759258f,
+    0.721066199f,  0.692866175f,
+    0.720002508f,  0.693971461f,
+    0.718937122f,  0.695075114f,
+    0.717870045f,  0.696177131f,
+    0.716801279f,  0.697277511f,
+    0.715730825f,  0.698376249f,
+    0.714658688f,  0.699473345f,
+    0.713584869f,  0.700568794f,
+    0.712509371f,  0.701662595f,
+    0.711432196f,  0.702754744f,
+    0.710353347f,  0.703845241f,
+    0.709272826f,  0.704934080f,
+    0.708190637f,  0.706021261f,
+    0.707106781f,  0.707106781f,
+    0.706021261f,  0.708190637f,
+    0.704934080f,  0.709272826f,
+    0.703845241f,  0.710353347f,
+    0.702754744f,  0.711432196f,
+    0.701662595f,  0.712509371f,
+    0.700568794f,  0.713584869f,
+    0.699473345f,  0.714658688f,
+    0.698376249f,  0.715730825f,
+    0.697277511f,  0.716801279f,
+    0.696177131f,  0.717870045f,
+    0.695075114f,  0.718937122f,
+    0.693971461f,  0.720002508f,
+    0.692866175f,  0.721066199f,
+    0.691759258f,  0.722128194f,
+    0.690650714f,  0.723188489f,
+    0.689540545f,  0.724247083f,
+    0.688428753f,  0.725303972f,
+    0.687315341f,  0.726359155f,
+    0.686200312f,  0.727412629f,
+    0.685083668f,  0.728464390f,
+    0.683965412f,  0.729514438f,
+    0.682845546f,  0.730562769f,
+    0.681724074f,  0.731609381f,
+    0.680600998f,  0.732654272f,
+    0.679476320f,  0.733697438f,
+    0.678350043f,  0.734738878f,
+    0.677222170f,  0.735778589f,
+    0.676092704f,  0.736816569f,
+    0.674961646f,  0.737852815f,
+    0.673829000f,  0.738887324f,
+    0.672694769f,  0.739920095f,
+    0.671558955f,  0.740951125f,
+    0.670421560f,  0.741980412f,
+    0.669282588f,  0.743007952f,
+    0.668142041f,  0.744033744f,
+    0.666999922f,  0.745057785f,
+    0.665856234f,  0.746080074f,
+    0.664710978f,  0.747100606f,
+    0.663564159f,  0.748119380f,
+    0.662415778f,  0.749136395f,
+    0.661265838f,  0.750151646f,
+    0.660114342f,  0.751165132f,
+    0.658961293f,  0.752176850f,
+    0.657806693f,  0.753186799f,
+    0.656650546f,  0.754194975f,
+    0.655492853f,  0.755201377f,
+    0.654333618f,  0.756206001f,
+    0.653172843f,  0.757208847f,
+    0.652010531f,  0.758209910f,
+    0.650846685f,  0.759209189f,
+    0.649681307f,  0.760206682f,
+    0.648514401f,  0.761202385f,
+    0.647345969f,  0.762196298f,
+    0.646176013f,  0.763188417f,
+    0.645004537f,  0.764178741f,
+    0.643831543f,  0.765167266f,
+    0.642657034f,  0.766153990f,
+    0.641481013f,  0.767138912f,
+    0.640303482f,  0.768122029f,
+    0.639124445f,  0.769103338f,
+    0.637943904f,  0.770082837f,
+    0.636761861f,  0.771060524f,
+    0.635578320f,  0.772036397f,
+    0.634393284f,  0.773010453f,
+    0.633206755f,  0.773982691f,
+    0.632018736f,  0.774953107f,
+    0.630829230f,  0.775921699f,
+    0.629638239f,  0.776888466f,
+    0.628445767f,  0.777853404f,
+    0.627251815f,  0.778816512f,
+    0.626056388f,  0.779777788f,
+    0.624859488f,  0.780737229f,
+    0.623661118f,  0.781694832f,
+    0.622461279f,  0.782650596f,
+    0.621259977f,  0.783604519f,
+    0.620057212f,  0.784556597f,
+    0.618852988f,  0.785506830f,
+    0.617647308f,  0.786455214f,
+    0.616440175f,  0.787401747f,
+    0.615231591f,  0.788346428f,
+    0.614021559f,  0.789289253f,
+    0.612810082f,  0.790230221f,
+    0.611597164f,  0.791169330f,
+    0.610382806f,  0.792106577f,
+    0.609167012f,  0.793041960f,
+    0.607949785f,  0.793975478f,
+    0.606731127f,  0.794907126f,
+    0.605511041f,  0.795836905f,
+    0.604289531f,  0.796764810f,
+    0.603066599f,  0.797690841f,
+    0.601842247f,  0.798614995f,
+    0.600616479f,  0.799537269f,
+    0.599389298f,  0.800457662f,
+    0.598160707f,  0.801376172f,
+    0.596930708f,  0.802292796f,
+    0.595699304f,  0.803207531f,
+    0.594466499f,  0.804120377f,
+    0.593232295f,  0.805031331f,
+    0.591996695f,  0.805940391f,
+    0.590759702f,  0.806847554f,
+    0.589521319f,  0.807752818f,
+    0.588281548f,  0.808656182f,
+    0.587040394f,  0.809557642f,
+    0.585797857f,  0.810457198f,
+    0.584553943f,  0.811354847f,
+    0.583308653f,  0.812250587f,
+    0.582061990f,  0.813144415f,
+    0.580813958f,  0.814036330f,
+    0.579564559f,  0.814926329f,
+    0.578313796f,  0.815814411f,
+    0.577061673f,  0.816700573f,
+    0.575808191f,  0.817584813f,
+    0.574553355f,  0.818467130f,
+    0.573297167f,  0.819347520f,
+    0.572039629f,  0.820225983f,
+    0.570780746f,  0.821102515f,
+    0.569520519f,  0.821977115f,
+    0.568258953f,  0.822849781f,
+    0.566996049f,  0.823720511f,
+    0.565731811f,  0.824589303f,
+    0.564466242f,  0.825456154f,
+    0.563199344f,  0.826321063f,
+    0.561931121f,  0.827184027f,
+    0.560661576f,  0.828045045f,
+    0.559390712f,  0.828904115f,
+    0.558118531f,  0.829761234f,
+    0.556845037f,  0.830616400f,
+    0.555570233f,  0.831469612f,
+    0.554294121f,  0.832320868f,
+    0.553016706f,  0.833170165f,
+    0.551737988f,  0.834017501f,
+    0.550457973f,  0.834862875f,
+    0.549176662f,  0.835706284f,
+    0.547894059f,  0.836547727f,
+    0.546610167f,  0.837387202f,
+    0.545324988f,  0.838224706f,
+    0.544038527f,  0.839060237f,
+    0.542750785f,  0.839893794f,
+    0.541461766f,  0.840725375f,
+    0.540171473f,  0.841554977f,
+    0.538879909f,  0.842382600f,
+    0.537587076f,  0.843208240f,
+    0.536292979f,  0.844031895f,
+    0.534997620f,  0.844853565f,
+    0.533701002f,  0.845673247f,
+    0.532403128f,  0.846490939f,
+    0.531104001f,  0.847306639f,
+    0.529803625f,  0.848120345f,
+    0.528502002f,  0.848932055f,
+    0.527199135f,  0.849741768f,
+    0.525895027f,  0.850549481f,
+    0.524589683f,  0.851355193f,
+    0.523283103f,  0.852158902f,
+    0.521975293f,  0.852960605f,
+    0.520666254f,  0.853760301f,
+    0.519355990f,  0.854557988f,
+    0.518044504f,  0.855353665f,
+    0.516731799f,  0.856147328f,
+    0.515417878f,  0.856938977f,
+    0.514102744f,  0.857728610f,
+    0.512786401f,  0.858516224f,
+    0.511468850f,  0.859301818f,
+    0.510150097f,  0.860085390f,
+    0.508830143f,  0.860866939f,
+    0.507508991f,  0.861646461f,
+    0.506186645f,  0.862423956f,
+    0.504863109f,  0.863199422f,
+    0.503538384f,  0.863972856f,
+    0.502212474f,  0.864744258f,
+    0.500885383f,  0.865513624f,
+    0.499557113f,  0.866280954f,
+    0.498227667f,  0.867046246f,
+    0.496897049f,  0.867809497f,
+    0.495565262f,  0.868570706f,
+    0.494232309f,  0.869329871f,
+    0.492898192f,  0.870086991f,
+    0.491562916f,  0.870842063f,
+    0.490226483f,  0.871595087f,
+    0.488888897f,  0.872346059f,
+    0.487550160f,  0.873094978f,
+    0.486210276f,  0.873841843f,
+    0.484869248f,  0.874586652f,
+    0.483527079f,  0.875329403f,
+    0.482183772f,  0.876070094f,
+    0.480839331f,  0.876808724f,
+    0.479493758f,  0.877545290f,
+    0.478147056f,  0.878279792f,
+    0.476799230f,  0.879012226f,
+    0.475450282f,  0.879742593f,
+    0.474100215f,  0.880470889f,
+    0.472749032f,  0.881197113f,
+    0.471396737f,  0.881921264f,
+    0.470043332f,  0.882643340f,
+    0.468688822f,  0.883363339f,
+    0.467333209f,  0.884081259f,
+    0.465976496f,  0.884797098f,
+    0.464618686f,  0.885510856f,
+    0.463259784f,  0.886222530f,
+    0.461899791f,  0.886932119f,
+    0.460538711f,  0.887639620f,
+    0.459176548f,  0.888345033f,
+    0.457813304f,  0.889048356f,
+    0.456448982f,  0.889749586f,
+    0.455083587f,  0.890448723f,
+    0.453717121f,  0.891145765f,
+    0.452349587f,  0.891840709f,
+    0.450980989f,  0.892533555f,
+    0.449611330f,  0.893224301f,
+    0.448240612f,  0.893912945f,
+    0.446868840f,  0.894599486f,
+    0.445496017f,  0.895283921f,
+    0.444122145f,  0.895966250f,
+    0.442747228f,  0.896646470f,
+    0.441371269f,  0.897324581f,
+    0.439994271f,  0.898000580f,
+    0.438616239f,  0.898674466f,
+    0.437237174f,  0.899346237f,
+    0.435857080f,  0.900015892f,
+    0.434475961f,  0.900683429f,
+    0.433093819f,  0.901348847f,
+    0.431710658f,  0.902012144f,
+    0.430326481f,  0.902673318f,
+    0.428941292f,  0.903332368f,
+    0.427555093f,  0.903989293f,
+    0.426167889f,  0.904644091f,
+    0.424779681f,  0.905296759f,
+    0.423390474f,  0.905947298f,
+    0.422000271f,  0.906595705f,
+    0.420609074f,  0.907241978f,
+    0.419216888f,  0.907886116f,
+    0.417823716f,  0.908528119f,
+    0.416429560f,  0.909167983f,
+    0.415034424f,  0.909805708f,
+    0.413638312f,  0.910441292f,
+    0.412241227f,  0.911074734f,
+    0.410843171f,  0.911706032f,
+    0.409444149f,  0.912335185f,
+    0.408044163f,  0.912962190f,
+    0.406643217f,  0.913587048f,
+    0.405241314f,  0.914209756f,
+    0.403838458f,  0.914830312f,
+    0.402434651f,  0.915448716f,
+    0.401029897f,  0.916064966f,
+    0.399624200f,  0.916679060f,
+    0.398217562f,  0.917290997f,
+    0.396809987f,  0.917900776f,
+    0.395401479f,  0.918508394f,
+    0.393992040f,  0.919113852f,
+    0.392581674f,  0.919717146f,
+    0.391170384f,  0.920318277f,
+    0.389758174f,  0.920917242f,
+    0.388345047f,  0.921514039f,
+    0.386931006f,  0.922108669f,
+    0.385516054f,  0.922701128f,
+    0.384100195f,  0.923291417f,
+    0.382683432f,  0.923879533f,
+    0.381265769f,  0.924465474f,
+    0.379847209f,  0.925049241f,
+    0.378427755f,  0.925630831f,
+    0.377007410f,  0.926210242f,
+    0.375586178f,  0.926787474f,
+    0.374164063f,  0.927362526f,
+    0.372741067f,  0.927935395f,
+    0.371317194f,  0.928506080f,
+    0.369892447f,  0.929074581f,
+    0.368466830f,  0.929640896f,
+    0.367040346f,  0.930205023f,
+    0.365612998f,  0.930766961f,
+    0.364184790f,  0.931326709f,
+    0.362755724f,  0.931884266f,
+    0.361325806f,  0.932439629f,
+    0.359895037f,  0.932992799f,
+    0.358463421f,  0.933543773f,
+    0.357030961f,  0.934092550f,
+    0.355597662f,  0.934639130f,
+    0.354163525f,  0.935183510f,
+    0.352728556f,  0.935725689f,
+    0.351292756f,  0.936265667f,
+    0.349856130f,  0.936803442f,
+    0.348418680f,  0.937339012f,
+    0.346980411f,  0.937872376f,
+    0.345541325f,  0.938403534f,
+    0.344101426f,  0.938932484f,
+    0.342660717f,  0.939459224f,
+    0.341219202f,  0.939983753f,
+    0.339776884f,  0.940506071f,
+    0.338333767f,  0.941026175f,
+    0.336889853f,  0.941544065f,
+    0.335445147f,  0.942059740f,
+    0.333999651f,  0.942573198f,
+    0.332553370f,  0.943084437f,
+    0.331106306f,  0.943593458f,
+    0.329658463f,  0.944100258f,
+    0.328209844f,  0.944604837f,
+    0.326760452f,  0.945107193f,
+    0.325310292f,  0.945607325f,
+    0.323859367f,  0.946105232f,
+    0.322407679f,  0.946600913f,
+    0.320955232f,  0.947094366f,
+    0.319502031f,  0.947585591f,
+    0.318048077f,  0.948074586f,
+    0.316593376f,  0.948561350f,
+    0.315137929f,  0.949045882f,
+    0.313681740f,  0.949528181f,
+    0.312224814f,  0.950008245f,
+    0.310767153f,  0.950486074f,
+    0.309308760f,  0.950961666f,
+    0.307849640f,  0.951435021f,
+    0.306389795f,  0.951906137f,
+    0.304929230f,  0.952375013f,
+    0.303467947f,  0.952841648f,
+    0.302005949f,  0.953306040f,
+    0.300543241f,  0.953768190f,
+    0.299079826f,  0.954228095f,
+    0.297615707f,  0.954685755f,
+    0.296150888f,  0.955141168f,
+    0.294685372f,  0.955594334f,
+    0.293219163f,  0.956045251f,
+    0.291752263f,  0.956493919f,
+    0.290284677f,  0.956940336f,
+    0.288816408f,  0.957384501f,
+    0.287347460f,  0.957826413f,
+    0.285877835f,  0.958266071f,
+    0.284407537f,  0.958703475f,
+    0.282936570f,  0.959138622f,
+    0.281464938f,  0.959571513f,
+    0.279992643f,  0.960002146f,
+    0.278519689f,  0.960430519f,
+    0.277046080f,  0.960856633f,
+    0.275571819f,  0.961280486f,
+    0.274096910f,  0.961702077f,
+    0.272621355f,  0.962121404f,
+    0.271145160f,  0.962538468f,
+    0.269668326f,  0.962953267f,
+    0.268190857f,  0.963365800f,
+    0.266712757f,  0.963776066f,
+    0.265234030f,  0.964184064f,
+    0.263754679f,  0.964589793f,
+    0.262274707f,  0.964993253f,
+    0.260794118f,  0.965394442f,
+    0.259312915f,  0.965793359f,
+    0.257831102f,  0.966190003f,
+    0.256348682f,  0.966584374f,
+    0.254865660f,  0.966976471f,
+    0.253382037f,  0.967366292f,
+    0.251897818f,  0.967753837f,
+    0.250413007f,  0.968139105f,
+    0.248927606f,  0.968522094f,
+    0.247441619f,  0.968902805f,
+    0.245955050f,  0.969281235f,
+    0.244467903f,  0.969657385f,
+    0.242980180f,  0.970031253f,
+    0.241491885f,  0.970402839f,
+    0.240003022f,  0.970772141f,
+    0.238513595f,  0.971139158f,
+    0.237023606f,  0.971503891f,
+    0.235533059f,  0.971866337f,
+    0.234041959f,  0.972226497f,
+    0.232550307f,  0.972584369f,
+    0.231058108f,  0.972939952f,
+    0.229565366f,  0.973293246f,
+    0.228072083f,  0.973644250f,
+    0.226578264f,  0.973992962f,
+    0.225083911f,  0.974339383f,
+    0.223589029f,  0.974683511f,
+    0.222093621f,  0.975025345f,
+    0.220597690f,  0.975364885f,
+    0.219101240f,  0.975702130f,
+    0.217604275f,  0.976037079f,
+    0.216106797f,  0.976369731f,
+    0.214608811f,  0.976700086f,
+    0.213110320f,  0.977028143f,
+    0.211611327f,  0.977353900f,
+    0.210111837f,  0.977677358f,
+    0.208611852f,  0.977998515f,
+    0.207111376f,  0.978317371f,
+    0.205610413f,  0.978633924f,
+    0.204108966f,  0.978948175f,
+    0.202607039f,  0.979260123f,
+    0.201104635f,  0.979569766f,
+    0.199601758f,  0.979877104f,
+    0.198098411f,  0.980182136f,
+    0.196594598f,  0.980484862f,
+    0.195090322f,  0.980785280f,
+    0.193585587f,  0.981083391f,
+    0.192080397f,  0.981379193f,
+    0.190574755f,  0.981672686f,
+    0.189068664f,  0.981963869f,
+    0.187562129f,  0.982252741f,
+    0.186055152f,  0.982539302f,
+    0.184547737f,  0.982823551f,
+    0.183039888f,  0.983105487f,
+    0.181531608f,  0.983385110f,
+    0.180022901f,  0.983662419f,
+    0.178513771f,  0.983937413f,
+    0.177004220f,  0.984210092f,
+    0.175494253f,  0.984480455f,
+    0.173983873f,  0.984748502f,
+    0.172473084f,  0.985014231f,
+    0.170961889f,  0.985277642f,
+    0.169450291f,  0.985538735f,
+    0.167938295f,  0.985797509f,
+    0.166425904f,  0.986053963f,
+    0.164913120f,  0.986308097f,
+    0.163399949f,  0.986559910f,
+    0.161886394f,  0.986809402f,
+    0.160372457f,  0.987056571f,
+    0.158858143f,  0.987301418f,
+    0.157343456f,  0.987543942f,
+    0.155828398f,  0.987784142f,
+    0.154312973f,  0.988022017f,
+    0.152797185f,  0.988257568f,
+    0.151281038f,  0.988490793f,
+    0.149764535f,  0.988721692f,
+    0.148247679f,  0.988950265f,
+    0.146730474f,  0.989176510f,
+    0.145212925f,  0.989400428f,
+    0.143695033f,  0.989622017f,
+    0.142176804f,  0.989841278f,
+    0.140658239f,  0.990058210f,
+    0.139139344f,  0.990272812f,
+    0.137620122f,  0.990485084f,
+    0.136100575f,  0.990695025f,
+    0.134580709f,  0.990902635f,
+    0.133060525f,  0.991107914f,
+    0.131540029f,  0.991310860f,
+    0.130019223f,  0.991511473f,
+    0.128498111f,  0.991709754f,
+    0.126976696f,  0.991905700f,
+    0.125454983f,  0.992099313f,
+    0.123932975f,  0.992290591f,
+    0.122410675f,  0.992479535f,
+    0.120888087f,  0.992666142f,
+    0.119365215f,  0.992850414f,
+    0.117842062f,  0.993032350f,
+    0.116318631f,  0.993211949f,
+    0.114794927f,  0.993389211f,
+    0.113270952f,  0.993564136f,
+    0.111746711f,  0.993736722f,
+    0.110222207f,  0.993906970f,
+    0.108697444f,  0.994074879f,
+    0.107172425f,  0.994240449f,
+    0.105647154f,  0.994403680f,
+    0.104121634f,  0.994564571f,
+    0.102595869f,  0.994723121f,
+    0.101069863f,  0.994879331f,
+    0.099543619f,  0.995033199f,
+    0.098017140f,  0.995184727f,
+    0.096490431f,  0.995333912f,
+    0.094963495f,  0.995480755f,
+    0.093436336f,  0.995625256f,
+    0.091908956f,  0.995767414f,
+    0.090381361f,  0.995907229f,
+    0.088853553f,  0.996044701f,
+    0.087325535f,  0.996179829f,
+    0.085797312f,  0.996312612f,
+    0.084268888f,  0.996443051f,
+    0.082740265f,  0.996571146f,
+    0.081211447f,  0.996696895f,
+    0.079682438f,  0.996820299f,
+    0.078153242f,  0.996941358f,
+    0.076623861f,  0.997060070f,
+    0.075094301f,  0.997176437f,
+    0.073564564f,  0.997290457f,
+    0.072034653f,  0.997402130f,
+    0.070504573f,  0.997511456f,
+    0.068974328f,  0.997618435f,
+    0.067443920f,  0.997723067f,
+    0.065913353f,  0.997825350f,
+    0.064382631f,  0.997925286f,
+    0.062851758f,  0.998022874f,
+    0.061320736f,  0.998118113f,
+    0.059789571f,  0.998211003f,
+    0.058258265f,  0.998301545f,
+    0.056726821f,  0.998389737f,
+    0.055195244f,  0.998475581f,
+    0.053663538f,  0.998559074f,
+    0.052131705f,  0.998640218f,
+    0.050599749f,  0.998719012f,
+    0.049067674f,  0.998795456f,
+    0.047535484f,  0.998869550f,
+    0.046003182f,  0.998941293f,
+    0.044470772f,  0.999010686f,
+    0.042938257f,  0.999077728f,
+    0.041405641f,  0.999142419f,
+    0.039872928f,  0.999204759f,
+    0.038340120f,  0.999264747f,
+    0.036807223f,  0.999322385f,
+    0.035274239f,  0.999377670f,
+    0.033741172f,  0.999430605f,
+    0.032208025f,  0.999481187f,
+    0.030674803f,  0.999529418f,
+    0.029141509f,  0.999575296f,
+    0.027608146f,  0.999618822f,
+    0.026074718f,  0.999659997f,
+    0.024541229f,  0.999698819f,
+    0.023007681f,  0.999735288f,
+    0.021474080f,  0.999769405f,
+    0.019940429f,  0.999801170f,
+    0.018406730f,  0.999830582f,
+    0.016872988f,  0.999857641f,
+    0.015339206f,  0.999882347f,
+    0.013805389f,  0.999904701f,
+    0.012271538f,  0.999924702f,
+    0.010737659f,  0.999942350f,
+    0.009203755f,  0.999957645f,
+    0.007669829f,  0.999970586f,
+    0.006135885f,  0.999981175f,
+    0.004601926f,  0.999989411f,
+    0.003067957f,  0.999995294f,
+    0.001533980f,  0.999998823f,
+    0.000000000f,  1.000000000f,
+   -0.001533980f,  0.999998823f,
+   -0.003067957f,  0.999995294f,
+   -0.004601926f,  0.999989411f,
+   -0.006135885f,  0.999981175f,
+   -0.007669829f,  0.999970586f,
+   -0.009203755f,  0.999957645f,
+   -0.010737659f,  0.999942350f,
+   -0.012271538f,  0.999924702f,
+   -0.013805389f,  0.999904701f,
+   -0.015339206f,  0.999882347f,
+   -0.016872988f,  0.999857641f,
+   -0.018406730f,  0.999830582f,
+   -0.019940429f,  0.999801170f,
+   -0.021474080f,  0.999769405f,
+   -0.023007681f,  0.999735288f,
+   -0.024541229f,  0.999698819f,
+   -0.026074718f,  0.999659997f,
+   -0.027608146f,  0.999618822f,
+   -0.029141509f,  0.999575296f,
+   -0.030674803f,  0.999529418f,
+   -0.032208025f,  0.999481187f,
+   -0.033741172f,  0.999430605f,
+   -0.035274239f,  0.999377670f,
+   -0.036807223f,  0.999322385f,
+   -0.038340120f,  0.999264747f,
+   -0.039872928f,  0.999204759f,
+   -0.041405641f,  0.999142419f,
+   -0.042938257f,  0.999077728f,
+   -0.044470772f,  0.999010686f,
+   -0.046003182f,  0.998941293f,
+   -0.047535484f,  0.998869550f,
+   -0.049067674f,  0.998795456f,
+   -0.050599749f,  0.998719012f,
+   -0.052131705f,  0.998640218f,
+   -0.053663538f,  0.998559074f,
+   -0.055195244f,  0.998475581f,
+   -0.056726821f,  0.998389737f,
+   -0.058258265f,  0.998301545f,
+   -0.059789571f,  0.998211003f,
+   -0.061320736f,  0.998118113f,
+   -0.062851758f,  0.998022874f,
+   -0.064382631f,  0.997925286f,
+   -0.065913353f,  0.997825350f,
+   -0.067443920f,  0.997723067f,
+   -0.068974328f,  0.997618435f,
+   -0.070504573f,  0.997511456f,
+   -0.072034653f,  0.997402130f,
+   -0.073564564f,  0.997290457f,
+   -0.075094301f,  0.997176437f,
+   -0.076623861f,  0.997060070f,
+   -0.078153242f,  0.996941358f,
+   -0.079682438f,  0.996820299f,
+   -0.081211447f,  0.996696895f,
+   -0.082740265f,  0.996571146f,
+   -0.084268888f,  0.996443051f,
+   -0.085797312f,  0.996312612f,
+   -0.087325535f,  0.996179829f,
+   -0.088853553f,  0.996044701f,
+   -0.090381361f,  0.995907229f,
+   -0.091908956f,  0.995767414f,
+   -0.093436336f,  0.995625256f,
+   -0.094963495f,  0.995480755f,
+   -0.096490431f,  0.995333912f,
+   -0.098017140f,  0.995184727f,
+   -0.099543619f,  0.995033199f,
+   -0.101069863f,  0.994879331f,
+   -0.102595869f,  0.994723121f,
+   -0.104121634f,  0.994564571f,
+   -0.105647154f,  0.994403680f,
+   -0.107172425f,  0.994240449f,
+   -0.108697444f,  0.994074879f,
+   -0.110222207f,  0.993906970f,
+   -0.111746711f,  0.993736722f,
+   -0.113270952f,  0.993564136f,
+   -0.114794927f,  0.993389211f,
+   -0.116318631f,  0.993211949f,
+   -0.117842062f,  0.993032350f,
+   -0.119365215f,  0.992850414f,
+   -0.120888087f,  0.992666142f,
+   -0.122410675f,  0.992479535f,
+   -0.123932975f,  0.992290591f,
+   -0.125454983f,  0.992099313f,
+   -0.126976696f,  0.991905700f,
+   -0.128498111f,  0.991709754f,
+   -0.130019223f,  0.991511473f,
+   -0.131540029f,  0.991310860f,
+   -0.133060525f,  0.991107914f,
+   -0.134580709f,  0.990902635f,
+   -0.136100575f,  0.990695025f,
+   -0.137620122f,  0.990485084f,
+   -0.139139344f,  0.990272812f,
+   -0.140658239f,  0.990058210f,
+   -0.142176804f,  0.989841278f,
+   -0.143695033f,  0.989622017f,
+   -0.145212925f,  0.989400428f,
+   -0.146730474f,  0.989176510f,
+   -0.148247679f,  0.988950265f,
+   -0.149764535f,  0.988721692f,
+   -0.151281038f,  0.988490793f,
+   -0.152797185f,  0.988257568f,
+   -0.154312973f,  0.988022017f,
+   -0.155828398f,  0.987784142f,
+   -0.157343456f,  0.987543942f,
+   -0.158858143f,  0.987301418f,
+   -0.160372457f,  0.987056571f,
+   -0.161886394f,  0.986809402f,
+   -0.163399949f,  0.986559910f,
+   -0.164913120f,  0.986308097f,
+   -0.166425904f,  0.986053963f,
+   -0.167938295f,  0.985797509f,
+   -0.169450291f,  0.985538735f,
+   -0.170961889f,  0.985277642f,
+   -0.172473084f,  0.985014231f,
+   -0.173983873f,  0.984748502f,
+   -0.175494253f,  0.984480455f,
+   -0.177004220f,  0.984210092f,
+   -0.178513771f,  0.983937413f,
+   -0.180022901f,  0.983662419f,
+   -0.181531608f,  0.983385110f,
+   -0.183039888f,  0.983105487f,
+   -0.184547737f,  0.982823551f,
+   -0.186055152f,  0.982539302f,
+   -0.187562129f,  0.982252741f,
+   -0.189068664f,  0.981963869f,
+   -0.190574755f,  0.981672686f,
+   -0.192080397f,  0.981379193f,
+   -0.193585587f,  0.981083391f,
+   -0.195090322f,  0.980785280f,
+   -0.196594598f,  0.980484862f,
+   -0.198098411f,  0.980182136f,
+   -0.199601758f,  0.979877104f,
+   -0.201104635f,  0.979569766f,
+   -0.202607039f,  0.979260123f,
+   -0.204108966f,  0.978948175f,
+   -0.205610413f,  0.978633924f,
+   -0.207111376f,  0.978317371f,
+   -0.208611852f,  0.977998515f,
+   -0.210111837f,  0.977677358f,
+   -0.211611327f,  0.977353900f,
+   -0.213110320f,  0.977028143f,
+   -0.214608811f,  0.976700086f,
+   -0.216106797f,  0.976369731f,
+   -0.217604275f,  0.976037079f,
+   -0.219101240f,  0.975702130f,
+   -0.220597690f,  0.975364885f,
+   -0.222093621f,  0.975025345f,
+   -0.223589029f,  0.974683511f,
+   -0.225083911f,  0.974339383f,
+   -0.226578264f,  0.973992962f,
+   -0.228072083f,  0.973644250f,
+   -0.229565366f,  0.973293246f,
+   -0.231058108f,  0.972939952f,
+   -0.232550307f,  0.972584369f,
+   -0.234041959f,  0.972226497f,
+   -0.235533059f,  0.971866337f,
+   -0.237023606f,  0.971503891f,
+   -0.238513595f,  0.971139158f,
+   -0.240003022f,  0.970772141f,
+   -0.241491885f,  0.970402839f,
+   -0.242980180f,  0.970031253f,
+   -0.244467903f,  0.969657385f,
+   -0.245955050f,  0.969281235f,
+   -0.247441619f,  0.968902805f,
+   -0.248927606f,  0.968522094f,
+   -0.250413007f,  0.968139105f,
+   -0.251897818f,  0.967753837f,
+   -0.253382037f,  0.967366292f,
+   -0.254865660f,  0.966976471f,
+   -0.256348682f,  0.966584374f,
+   -0.257831102f,  0.966190003f,
+   -0.259312915f,  0.965793359f,
+   -0.260794118f,  0.965394442f,
+   -0.262274707f,  0.964993253f,
+   -0.263754679f,  0.964589793f,
+   -0.265234030f,  0.964184064f,
+   -0.266712757f,  0.963776066f,
+   -0.268190857f,  0.963365800f,
+   -0.269668326f,  0.962953267f,
+   -0.271145160f,  0.962538468f,
+   -0.272621355f,  0.962121404f,
+   -0.274096910f,  0.961702077f,
+   -0.275571819f,  0.961280486f,
+   -0.277046080f,  0.960856633f,
+   -0.278519689f,  0.960430519f,
+   -0.279992643f,  0.960002146f,
+   -0.281464938f,  0.959571513f,
+   -0.282936570f,  0.959138622f,
+   -0.284407537f,  0.958703475f,
+   -0.285877835f,  0.958266071f,
+   -0.287347460f,  0.957826413f,
+   -0.288816408f,  0.957384501f,
+   -0.290284677f,  0.956940336f,
+   -0.291752263f,  0.956493919f,
+   -0.293219163f,  0.956045251f,
+   -0.294685372f,  0.955594334f,
+   -0.296150888f,  0.955141168f,
+   -0.297615707f,  0.954685755f,
+   -0.299079826f,  0.954228095f,
+   -0.300543241f,  0.953768190f,
+   -0.302005949f,  0.953306040f,
+   -0.303467947f,  0.952841648f,
+   -0.304929230f,  0.952375013f,
+   -0.306389795f,  0.951906137f,
+   -0.307849640f,  0.951435021f,
+   -0.309308760f,  0.950961666f,
+   -0.310767153f,  0.950486074f,
+   -0.312224814f,  0.950008245f,
+   -0.313681740f,  0.949528181f,
+   -0.315137929f,  0.949045882f,
+   -0.316593376f,  0.948561350f,
+   -0.318048077f,  0.948074586f,
+   -0.319502031f,  0.947585591f,
+   -0.320955232f,  0.947094366f,
+   -0.322407679f,  0.946600913f,
+   -0.323859367f,  0.946105232f,
+   -0.325310292f,  0.945607325f,
+   -0.326760452f,  0.945107193f,
+   -0.328209844f,  0.944604837f,
+   -0.329658463f,  0.944100258f,
+   -0.331106306f,  0.943593458f,
+   -0.332553370f,  0.943084437f,
+   -0.333999651f,  0.942573198f,
+   -0.335445147f,  0.942059740f,
+   -0.336889853f,  0.941544065f,
+   -0.338333767f,  0.941026175f,
+   -0.339776884f,  0.940506071f,
+   -0.341219202f,  0.939983753f,
+   -0.342660717f,  0.939459224f,
+   -0.344101426f,  0.938932484f,
+   -0.345541325f,  0.938403534f,
+   -0.346980411f,  0.937872376f,
+   -0.348418680f,  0.937339012f,
+   -0.349856130f,  0.936803442f,
+   -0.351292756f,  0.936265667f,
+   -0.352728556f,  0.935725689f,
+   -0.354163525f,  0.935183510f,
+   -0.355597662f,  0.934639130f,
+   -0.357030961f,  0.934092550f,
+   -0.358463421f,  0.933543773f,
+   -0.359895037f,  0.932992799f,
+   -0.361325806f,  0.932439629f,
+   -0.362755724f,  0.931884266f,
+   -0.364184790f,  0.931326709f,
+   -0.365612998f,  0.930766961f,
+   -0.367040346f,  0.930205023f,
+   -0.368466830f,  0.929640896f,
+   -0.369892447f,  0.929074581f,
+   -0.371317194f,  0.928506080f,
+   -0.372741067f,  0.927935395f,
+   -0.374164063f,  0.927362526f,
+   -0.375586178f,  0.926787474f,
+   -0.377007410f,  0.926210242f,
+   -0.378427755f,  0.925630831f,
+   -0.379847209f,  0.925049241f,
+   -0.381265769f,  0.924465474f,
+   -0.382683432f,  0.923879533f,
+   -0.384100195f,  0.923291417f,
+   -0.385516054f,  0.922701128f,
+   -0.386931006f,  0.922108669f,
+   -0.388345047f,  0.921514039f,
+   -0.389758174f,  0.920917242f,
+   -0.391170384f,  0.920318277f,
+   -0.392581674f,  0.919717146f,
+   -0.393992040f,  0.919113852f,
+   -0.395401479f,  0.918508394f,
+   -0.396809987f,  0.917900776f,
+   -0.398217562f,  0.917290997f,
+   -0.399624200f,  0.916679060f,
+   -0.401029897f,  0.916064966f,
+   -0.402434651f,  0.915448716f,
+   -0.403838458f,  0.914830312f,
+   -0.405241314f,  0.914209756f,
+   -0.406643217f,  0.913587048f,
+   -0.408044163f,  0.912962190f,
+   -0.409444149f,  0.912335185f,
+   -0.410843171f,  0.911706032f,
+   -0.412241227f,  0.911074734f,
+   -0.413638312f,  0.910441292f,
+   -0.415034424f,  0.909805708f,
+   -0.416429560f,  0.909167983f,
+   -0.417823716f,  0.908528119f,
+   -0.419216888f,  0.907886116f,
+   -0.420609074f,  0.907241978f,
+   -0.422000271f,  0.906595705f,
+   -0.423390474f,  0.905947298f,
+   -0.424779681f,  0.905296759f,
+   -0.426167889f,  0.904644091f,
+   -0.427555093f,  0.903989293f,
+   -0.428941292f,  0.903332368f,
+   -0.430326481f,  0.902673318f,
+   -0.431710658f,  0.902012144f,
+   -0.433093819f,  0.901348847f,
+   -0.434475961f,  0.900683429f,
+   -0.435857080f,  0.900015892f,
+   -0.437237174f,  0.899346237f,
+   -0.438616239f,  0.898674466f,
+   -0.439994271f,  0.898000580f,
+   -0.441371269f,  0.897324581f,
+   -0.442747228f,  0.896646470f,
+   -0.444122145f,  0.895966250f,
+   -0.445496017f,  0.895283921f,
+   -0.446868840f,  0.894599486f,
+   -0.448240612f,  0.893912945f,
+   -0.449611330f,  0.893224301f,
+   -0.450980989f,  0.892533555f,
+   -0.452349587f,  0.891840709f,
+   -0.453717121f,  0.891145765f,
+   -0.455083587f,  0.890448723f,
+   -0.456448982f,  0.889749586f,
+   -0.457813304f,  0.889048356f,
+   -0.459176548f,  0.888345033f,
+   -0.460538711f,  0.887639620f,
+   -0.461899791f,  0.886932119f,
+   -0.463259784f,  0.886222530f,
+   -0.464618686f,  0.885510856f,
+   -0.465976496f,  0.884797098f,
+   -0.467333209f,  0.884081259f,
+   -0.468688822f,  0.883363339f,
+   -0.470043332f,  0.882643340f,
+   -0.471396737f,  0.881921264f,
+   -0.472749032f,  0.881197113f,
+   -0.474100215f,  0.880470889f,
+   -0.475450282f,  0.879742593f,
+   -0.476799230f,  0.879012226f,
+   -0.478147056f,  0.878279792f,
+   -0.479493758f,  0.877545290f,
+   -0.480839331f,  0.876808724f,
+   -0.482183772f,  0.876070094f,
+   -0.483527079f,  0.875329403f,
+   -0.484869248f,  0.874586652f,
+   -0.486210276f,  0.873841843f,
+   -0.487550160f,  0.873094978f,
+   -0.488888897f,  0.872346059f,
+   -0.490226483f,  0.871595087f,
+   -0.491562916f,  0.870842063f,
+   -0.492898192f,  0.870086991f,
+   -0.494232309f,  0.869329871f,
+   -0.495565262f,  0.868570706f,
+   -0.496897049f,  0.867809497f,
+   -0.498227667f,  0.867046246f,
+   -0.499557113f,  0.866280954f,
+   -0.500885383f,  0.865513624f,
+   -0.502212474f,  0.864744258f,
+   -0.503538384f,  0.863972856f,
+   -0.504863109f,  0.863199422f,
+   -0.506186645f,  0.862423956f,
+   -0.507508991f,  0.861646461f,
+   -0.508830143f,  0.860866939f,
+   -0.510150097f,  0.860085390f,
+   -0.511468850f,  0.859301818f,
+   -0.512786401f,  0.858516224f,
+   -0.514102744f,  0.857728610f,
+   -0.515417878f,  0.856938977f,
+   -0.516731799f,  0.856147328f,
+   -0.518044504f,  0.855353665f,
+   -0.519355990f,  0.854557988f,
+   -0.520666254f,  0.853760301f,
+   -0.521975293f,  0.852960605f,
+   -0.523283103f,  0.852158902f,
+   -0.524589683f,  0.851355193f,
+   -0.525895027f,  0.850549481f,
+   -0.527199135f,  0.849741768f,
+   -0.528502002f,  0.848932055f,
+   -0.529803625f,  0.848120345f,
+   -0.531104001f,  0.847306639f,
+   -0.532403128f,  0.846490939f,
+   -0.533701002f,  0.845673247f,
+   -0.534997620f,  0.844853565f,
+   -0.536292979f,  0.844031895f,
+   -0.537587076f,  0.843208240f,
+   -0.538879909f,  0.842382600f,
+   -0.540171473f,  0.841554977f,
+   -0.541461766f,  0.840725375f,
+   -0.542750785f,  0.839893794f,
+   -0.544038527f,  0.839060237f,
+   -0.545324988f,  0.838224706f,
+   -0.546610167f,  0.837387202f,
+   -0.547894059f,  0.836547727f,
+   -0.549176662f,  0.835706284f,
+   -0.550457973f,  0.834862875f,
+   -0.551737988f,  0.834017501f,
+   -0.553016706f,  0.833170165f,
+   -0.554294121f,  0.832320868f,
+   -0.555570233f,  0.831469612f,
+   -0.556845037f,  0.830616400f,
+   -0.558118531f,  0.829761234f,
+   -0.559390712f,  0.828904115f,
+   -0.560661576f,  0.828045045f,
+   -0.561931121f,  0.827184027f,
+   -0.563199344f,  0.826321063f,
+   -0.564466242f,  0.825456154f,
+   -0.565731811f,  0.824589303f,
+   -0.566996049f,  0.823720511f,
+   -0.568258953f,  0.822849781f,
+   -0.569520519f,  0.821977115f,
+   -0.570780746f,  0.821102515f,
+   -0.572039629f,  0.820225983f,
+   -0.573297167f,  0.819347520f,
+   -0.574553355f,  0.818467130f,
+   -0.575808191f,  0.817584813f,
+   -0.577061673f,  0.816700573f,
+   -0.578313796f,  0.815814411f,
+   -0.579564559f,  0.814926329f,
+   -0.580813958f,  0.814036330f,
+   -0.582061990f,  0.813144415f,
+   -0.583308653f,  0.812250587f,
+   -0.584553943f,  0.811354847f,
+   -0.585797857f,  0.810457198f,
+   -0.587040394f,  0.809557642f,
+   -0.588281548f,  0.808656182f,
+   -0.589521319f,  0.807752818f,
+   -0.590759702f,  0.806847554f,
+   -0.591996695f,  0.805940391f,
+   -0.593232295f,  0.805031331f,
+   -0.594466499f,  0.804120377f,
+   -0.595699304f,  0.803207531f,
+   -0.596930708f,  0.802292796f,
+   -0.598160707f,  0.801376172f,
+   -0.599389298f,  0.800457662f,
+   -0.600616479f,  0.799537269f,
+   -0.601842247f,  0.798614995f,
+   -0.603066599f,  0.797690841f,
+   -0.604289531f,  0.796764810f,
+   -0.605511041f,  0.795836905f,
+   -0.606731127f,  0.794907126f,
+   -0.607949785f,  0.793975478f,
+   -0.609167012f,  0.793041960f,
+   -0.610382806f,  0.792106577f,
+   -0.611597164f,  0.791169330f,
+   -0.612810082f,  0.790230221f,
+   -0.614021559f,  0.789289253f,
+   -0.615231591f,  0.788346428f,
+   -0.616440175f,  0.787401747f,
+   -0.617647308f,  0.786455214f,
+   -0.618852988f,  0.785506830f,
+   -0.620057212f,  0.784556597f,
+   -0.621259977f,  0.783604519f,
+   -0.622461279f,  0.782650596f,
+   -0.623661118f,  0.781694832f,
+   -0.624859488f,  0.780737229f,
+   -0.626056388f,  0.779777788f,
+   -0.627251815f,  0.778816512f,
+   -0.628445767f,  0.777853404f,
+   -0.629638239f,  0.776888466f,
+   -0.630829230f,  0.775921699f,
+   -0.632018736f,  0.774953107f,
+   -0.633206755f,  0.773982691f,
+   -0.634393284f,  0.773010453f,
+   -0.635578320f,  0.772036397f,
+   -0.636761861f,  0.771060524f,
+   -0.637943904f,  0.770082837f,
+   -0.639124445f,  0.769103338f,
+   -0.640303482f,  0.768122029f,
+   -0.641481013f,  0.767138912f,
+   -0.642657034f,  0.766153990f,
+   -0.643831543f,  0.765167266f,
+   -0.645004537f,  0.764178741f,
+   -0.646176013f,  0.763188417f,
+   -0.647345969f,  0.762196298f,
+   -0.648514401f,  0.761202385f,
+   -0.649681307f,  0.760206682f,
+   -0.650846685f,  0.759209189f,
+   -0.652010531f,  0.758209910f,
+   -0.653172843f,  0.757208847f,
+   -0.654333618f,  0.756206001f,
+   -0.655492853f,  0.755201377f,
+   -0.656650546f,  0.754194975f,
+   -0.657806693f,  0.753186799f,
+   -0.658961293f,  0.752176850f,
+   -0.660114342f,  0.751165132f,
+   -0.661265838f,  0.750151646f,
+   -0.662415778f,  0.749136395f,
+   -0.663564159f,  0.748119380f,
+   -0.664710978f,  0.747100606f,
+   -0.665856234f,  0.746080074f,
+   -0.666999922f,  0.745057785f,
+   -0.668142041f,  0.744033744f,
+   -0.669282588f,  0.743007952f,
+   -0.670421560f,  0.741980412f,
+   -0.671558955f,  0.740951125f,
+   -0.672694769f,  0.739920095f,
+   -0.673829000f,  0.738887324f,
+   -0.674961646f,  0.737852815f,
+   -0.676092704f,  0.736816569f,
+   -0.677222170f,  0.735778589f,
+   -0.678350043f,  0.734738878f,
+   -0.679476320f,  0.733697438f,
+   -0.680600998f,  0.732654272f,
+   -0.681724074f,  0.731609381f,
+   -0.682845546f,  0.730562769f,
+   -0.683965412f,  0.729514438f,
+   -0.685083668f,  0.728464390f,
+   -0.686200312f,  0.727412629f,
+   -0.687315341f,  0.726359155f,
+   -0.688428753f,  0.725303972f,
+   -0.689540545f,  0.724247083f,
+   -0.690650714f,  0.723188489f,
+   -0.691759258f,  0.722128194f,
+   -0.692866175f,  0.721066199f,
+   -0.693971461f,  0.720002508f,
+   -0.695075114f,  0.718937122f,
+   -0.696177131f,  0.717870045f,
+   -0.697277511f,  0.716801279f,
+   -0.698376249f,  0.715730825f,
+   -0.699473345f,  0.714658688f,
+   -0.700568794f,  0.713584869f,
+   -0.701662595f,  0.712509371f,
+   -0.702754744f,  0.711432196f,
+   -0.703845241f,  0.710353347f,
+   -0.704934080f,  0.709272826f,
+   -0.706021261f,  0.708190637f,
+   -0.707106781f,  0.707106781f,
+   -0.708190637f,  0.706021261f,
+   -0.709272826f,  0.704934080f,
+   -0.710353347f,  0.703845241f,
+   -0.711432196f,  0.702754744f,
+   -0.712509371f,  0.701662595f,
+   -0.713584869f,  0.700568794f,
+   -0.714658688f,  0.699473345f,
+   -0.715730825f,  0.698376249f,
+   -0.716801279f,  0.697277511f,
+   -0.717870045f,  0.696177131f,
+   -0.718937122f,  0.695075114f,
+   -0.720002508f,  0.693971461f,
+   -0.721066199f,  0.692866175f,
+   -0.722128194f,  0.691759258f,
+   -0.723188489f,  0.690650714f,
+   -0.724247083f,  0.689540545f,
+   -0.725303972f,  0.688428753f,
+   -0.726359155f,  0.687315341f,
+   -0.727412629f,  0.686200312f,
+   -0.728464390f,  0.685083668f,
+   -0.729514438f,  0.683965412f,
+   -0.730562769f,  0.682845546f,
+   -0.731609381f,  0.681724074f,
+   -0.732654272f,  0.680600998f,
+   -0.733697438f,  0.679476320f,
+   -0.734738878f,  0.678350043f,
+   -0.735778589f,  0.677222170f,
+   -0.736816569f,  0.676092704f,
+   -0.737852815f,  0.674961646f,
+   -0.738887324f,  0.673829000f,
+   -0.739920095f,  0.672694769f,
+   -0.740951125f,  0.671558955f,
+   -0.741980412f,  0.670421560f,
+   -0.743007952f,  0.669282588f,
+   -0.744033744f,  0.668142041f,
+   -0.745057785f,  0.666999922f,
+   -0.746080074f,  0.665856234f,
+   -0.747100606f,  0.664710978f,
+   -0.748119380f,  0.663564159f,
+   -0.749136395f,  0.662415778f,
+   -0.750151646f,  0.661265838f,
+   -0.751165132f,  0.660114342f,
+   -0.752176850f,  0.658961293f,
+   -0.753186799f,  0.657806693f,
+   -0.754194975f,  0.656650546f,
+   -0.755201377f,  0.655492853f,
+   -0.756206001f,  0.654333618f,
+   -0.757208847f,  0.653172843f,
+   -0.758209910f,  0.652010531f,
+   -0.759209189f,  0.650846685f,
+   -0.760206682f,  0.649681307f,
+   -0.761202385f,  0.648514401f,
+   -0.762196298f,  0.647345969f,
+   -0.763188417f,  0.646176013f,
+   -0.764178741f,  0.645004537f,
+   -0.765167266f,  0.643831543f,
+   -0.766153990f,  0.642657034f,
+   -0.767138912f,  0.641481013f,
+   -0.768122029f,  0.640303482f,
+   -0.769103338f,  0.639124445f,
+   -0.770082837f,  0.637943904f,
+   -0.771060524f,  0.636761861f,
+   -0.772036397f,  0.635578320f,
+   -0.773010453f,  0.634393284f,
+   -0.773982691f,  0.633206755f,
+   -0.774953107f,  0.632018736f,
+   -0.775921699f,  0.630829230f,
+   -0.776888466f,  0.629638239f,
+   -0.777853404f,  0.628445767f,
+   -0.778816512f,  0.627251815f,
+   -0.779777788f,  0.626056388f,
+   -0.780737229f,  0.624859488f,
+   -0.781694832f,  0.623661118f,
+   -0.782650596f,  0.622461279f,
+   -0.783604519f,  0.621259977f,
+   -0.784556597f,  0.620057212f,
+   -0.785506830f,  0.618852988f,
+   -0.786455214f,  0.617647308f,
+   -0.787401747f,  0.616440175f,
+   -0.788346428f,  0.615231591f,
+   -0.789289253f,  0.614021559f,
+   -0.790230221f,  0.612810082f,
+   -0.791169330f,  0.611597164f,
+   -0.792106577f,  0.610382806f,
+   -0.793041960f,  0.609167012f,
+   -0.793975478f,  0.607949785f,
+   -0.794907126f,  0.606731127f,
+   -0.795836905f,  0.605511041f,
+   -0.796764810f,  0.604289531f,
+   -0.797690841f,  0.603066599f,
+   -0.798614995f,  0.601842247f,
+   -0.799537269f,  0.600616479f,
+   -0.800457662f,  0.599389298f,
+   -0.801376172f,  0.598160707f,
+   -0.802292796f,  0.596930708f,
+   -0.803207531f,  0.595699304f,
+   -0.804120377f,  0.594466499f,
+   -0.805031331f,  0.593232295f,
+   -0.805940391f,  0.591996695f,
+   -0.806847554f,  0.590759702f,
+   -0.807752818f,  0.589521319f,
+   -0.808656182f,  0.588281548f,
+   -0.809557642f,  0.587040394f,
+   -0.810457198f,  0.585797857f,
+   -0.811354847f,  0.584553943f,
+   -0.812250587f,  0.583308653f,
+   -0.813144415f,  0.582061990f,
+   -0.814036330f,  0.580813958f,
+   -0.814926329f,  0.579564559f,
+   -0.815814411f,  0.578313796f,
+   -0.816700573f,  0.577061673f,
+   -0.817584813f,  0.575808191f,
+   -0.818467130f,  0.574553355f,
+   -0.819347520f,  0.573297167f,
+   -0.820225983f,  0.572039629f,
+   -0.821102515f,  0.570780746f,
+   -0.821977115f,  0.569520519f,
+   -0.822849781f,  0.568258953f,
+   -0.823720511f,  0.566996049f,
+   -0.824589303f,  0.565731811f,
+   -0.825456154f,  0.564466242f,
+   -0.826321063f,  0.563199344f,
+   -0.827184027f,  0.561931121f,
+   -0.828045045f,  0.560661576f,
+   -0.828904115f,  0.559390712f,
+   -0.829761234f,  0.558118531f,
+   -0.830616400f,  0.556845037f,
+   -0.831469612f,  0.555570233f,
+   -0.832320868f,  0.554294121f,
+   -0.833170165f,  0.553016706f,
+   -0.834017501f,  0.551737988f,
+   -0.834862875f,  0.550457973f,
+   -0.835706284f,  0.549176662f,
+   -0.836547727f,  0.547894059f,
+   -0.837387202f,  0.546610167f,
+   -0.838224706f,  0.545324988f,
+   -0.839060237f,  0.544038527f,
+   -0.839893794f,  0.542750785f,
+   -0.840725375f,  0.541461766f,
+   -0.841554977f,  0.540171473f,
+   -0.842382600f,  0.538879909f,
+   -0.843208240f,  0.537587076f,
+   -0.844031895f,  0.536292979f,
+   -0.844853565f,  0.534997620f,
+   -0.845673247f,  0.533701002f,
+   -0.846490939f,  0.532403128f,
+   -0.847306639f,  0.531104001f,
+   -0.848120345f,  0.529803625f,
+   -0.848932055f,  0.528502002f,
+   -0.849741768f,  0.527199135f,
+   -0.850549481f,  0.525895027f,
+   -0.851355193f,  0.524589683f,
+   -0.852158902f,  0.523283103f,
+   -0.852960605f,  0.521975293f,
+   -0.853760301f,  0.520666254f,
+   -0.854557988f,  0.519355990f,
+   -0.855353665f,  0.518044504f,
+   -0.856147328f,  0.516731799f,
+   -0.856938977f,  0.515417878f,
+   -0.857728610f,  0.514102744f,
+   -0.858516224f,  0.512786401f,
+   -0.859301818f,  0.511468850f,
+   -0.860085390f,  0.510150097f,
+   -0.860866939f,  0.508830143f,
+   -0.861646461f,  0.507508991f,
+   -0.862423956f,  0.506186645f,
+   -0.863199422f,  0.504863109f,
+   -0.863972856f,  0.503538384f,
+   -0.864744258f,  0.502212474f,
+   -0.865513624f,  0.500885383f,
+   -0.866280954f,  0.499557113f,
+   -0.867046246f,  0.498227667f,
+   -0.867809497f,  0.496897049f,
+   -0.868570706f,  0.495565262f,
+   -0.869329871f,  0.494232309f,
+   -0.870086991f,  0.492898192f,
+   -0.870842063f,  0.491562916f,
+   -0.871595087f,  0.490226483f,
+   -0.872346059f,  0.488888897f,
+   -0.873094978f,  0.487550160f,
+   -0.873841843f,  0.486210276f,
+   -0.874586652f,  0.484869248f,
+   -0.875329403f,  0.483527079f,
+   -0.876070094f,  0.482183772f,
+   -0.876808724f,  0.480839331f,
+   -0.877545290f,  0.479493758f,
+   -0.878279792f,  0.478147056f,
+   -0.879012226f,  0.476799230f,
+   -0.879742593f,  0.475450282f,
+   -0.880470889f,  0.474100215f,
+   -0.881197113f,  0.472749032f,
+   -0.881921264f,  0.471396737f,
+   -0.882643340f,  0.470043332f,
+   -0.883363339f,  0.468688822f,
+   -0.884081259f,  0.467333209f,
+   -0.884797098f,  0.465976496f,
+   -0.885510856f,  0.464618686f,
+   -0.886222530f,  0.463259784f,
+   -0.886932119f,  0.461899791f,
+   -0.887639620f,  0.460538711f,
+   -0.888345033f,  0.459176548f,
+   -0.889048356f,  0.457813304f,
+   -0.889749586f,  0.456448982f,
+   -0.890448723f,  0.455083587f,
+   -0.891145765f,  0.453717121f,
+   -0.891840709f,  0.452349587f,
+   -0.892533555f,  0.450980989f,
+   -0.893224301f,  0.449611330f,
+   -0.893912945f,  0.448240612f,
+   -0.894599486f,  0.446868840f,
+   -0.895283921f,  0.445496017f,
+   -0.895966250f,  0.444122145f,
+   -0.896646470f,  0.442747228f,
+   -0.897324581f,  0.441371269f,
+   -0.898000580f,  0.439994271f,
+   -0.898674466f,  0.438616239f,
+   -0.899346237f,  0.437237174f,
+   -0.900015892f,  0.435857080f,
+   -0.900683429f,  0.434475961f,
+   -0.901348847f,  0.433093819f,
+   -0.902012144f,  0.431710658f,
+   -0.902673318f,  0.430326481f,
+   -0.903332368f,  0.428941292f,
+   -0.903989293f,  0.427555093f,
+   -0.904644091f,  0.426167889f,
+   -0.905296759f,  0.424779681f,
+   -0.905947298f,  0.423390474f,
+   -0.906595705f,  0.422000271f,
+   -0.907241978f,  0.420609074f,
+   -0.907886116f,  0.419216888f,
+   -0.908528119f,  0.417823716f,
+   -0.909167983f,  0.416429560f,
+   -0.909805708f,  0.415034424f,
+   -0.910441292f,  0.413638312f,
+   -0.911074734f,  0.412241227f,
+   -0.911706032f,  0.410843171f,
+   -0.912335185f,  0.409444149f,
+   -0.912962190f,  0.408044163f,
+   -0.913587048f,  0.406643217f,
+   -0.914209756f,  0.405241314f,
+   -0.914830312f,  0.403838458f,
+   -0.915448716f,  0.402434651f,
+   -0.916064966f,  0.401029897f,
+   -0.916679060f,  0.399624200f,
+   -0.917290997f,  0.398217562f,
+   -0.917900776f,  0.396809987f,
+   -0.918508394f,  0.395401479f,
+   -0.919113852f,  0.393992040f,
+   -0.919717146f,  0.392581674f,
+   -0.920318277f,  0.391170384f,
+   -0.920917242f,  0.389758174f,
+   -0.921514039f,  0.388345047f,
+   -0.922108669f,  0.386931006f,
+   -0.922701128f,  0.385516054f,
+   -0.923291417f,  0.384100195f,
+   -0.923879533f,  0.382683432f,
+   -0.924465474f,  0.381265769f,
+   -0.925049241f,  0.379847209f,
+   -0.925630831f,  0.378427755f,
+   -0.926210242f,  0.377007410f,
+   -0.926787474f,  0.375586178f,
+   -0.927362526f,  0.374164063f,
+   -0.927935395f,  0.372741067f,
+   -0.928506080f,  0.371317194f,
+   -0.929074581f,  0.369892447f,
+   -0.929640896f,  0.368466830f,
+   -0.930205023f,  0.367040346f,
+   -0.930766961f,  0.365612998f,
+   -0.931326709f,  0.364184790f,
+   -0.931884266f,  0.362755724f,
+   -0.932439629f,  0.361325806f,
+   -0.932992799f,  0.359895037f,
+   -0.933543773f,  0.358463421f,
+   -0.934092550f,  0.357030961f,
+   -0.934639130f,  0.355597662f,
+   -0.935183510f,  0.354163525f,
+   -0.935725689f,  0.352728556f,
+   -0.936265667f,  0.351292756f,
+   -0.936803442f,  0.349856130f,
+   -0.937339012f,  0.348418680f,
+   -0.937872376f,  0.346980411f,
+   -0.938403534f,  0.345541325f,
+   -0.938932484f,  0.344101426f,
+   -0.939459224f,  0.342660717f,
+   -0.939983753f,  0.341219202f,
+   -0.940506071f,  0.339776884f,
+   -0.941026175f,  0.338333767f,
+   -0.941544065f,  0.336889853f,
+   -0.942059740f,  0.335445147f,
+   -0.942573198f,  0.333999651f,
+   -0.943084437f,  0.332553370f,
+   -0.943593458f,  0.331106306f,
+   -0.944100258f,  0.329658463f,
+   -0.944604837f,  0.328209844f,
+   -0.945107193f,  0.326760452f,
+   -0.945607325f,  0.325310292f,
+   -0.946105232f,  0.323859367f,
+   -0.946600913f,  0.322407679f,
+   -0.947094366f,  0.320955232f,
+   -0.947585591f,  0.319502031f,
+   -0.948074586f,  0.318048077f,
+   -0.948561350f,  0.316593376f,
+   -0.949045882f,  0.315137929f,
+   -0.949528181f,  0.313681740f,
+   -0.950008245f,  0.312224814f,
+   -0.950486074f,  0.310767153f,
+   -0.950961666f,  0.309308760f,
+   -0.951435021f,  0.307849640f,
+   -0.951906137f,  0.306389795f,
+   -0.952375013f,  0.304929230f,
+   -0.952841648f,  0.303467947f,
+   -0.953306040f,  0.302005949f,
+   -0.953768190f,  0.300543241f,
+   -0.954228095f,  0.299079826f,
+   -0.954685755f,  0.297615707f,
+   -0.955141168f,  0.296150888f,
+   -0.955594334f,  0.294685372f,
+   -0.956045251f,  0.293219163f,
+   -0.956493919f,  0.291752263f,
+   -0.956940336f,  0.290284677f,
+   -0.957384501f,  0.288816408f,
+   -0.957826413f,  0.287347460f,
+   -0.958266071f,  0.285877835f,
+   -0.958703475f,  0.284407537f,
+   -0.959138622f,  0.282936570f,
+   -0.959571513f,  0.281464938f,
+   -0.960002146f,  0.279992643f,
+   -0.960430519f,  0.278519689f,
+   -0.960856633f,  0.277046080f,
+   -0.961280486f,  0.275571819f,
+   -0.961702077f,  0.274096910f,
+   -0.962121404f,  0.272621355f,
+   -0.962538468f,  0.271145160f,
+   -0.962953267f,  0.269668326f,
+   -0.963365800f,  0.268190857f,
+   -0.963776066f,  0.266712757f,
+   -0.964184064f,  0.265234030f,
+   -0.964589793f,  0.263754679f,
+   -0.964993253f,  0.262274707f,
+   -0.965394442f,  0.260794118f,
+   -0.965793359f,  0.259312915f,
+   -0.966190003f,  0.257831102f,
+   -0.966584374f,  0.256348682f,
+   -0.966976471f,  0.254865660f,
+   -0.967366292f,  0.253382037f,
+   -0.967753837f,  0.251897818f,
+   -0.968139105f,  0.250413007f,
+   -0.968522094f,  0.248927606f,
+   -0.968902805f,  0.247441619f,
+   -0.969281235f,  0.245955050f,
+   -0.969657385f,  0.244467903f,
+   -0.970031253f,  0.242980180f,
+   -0.970402839f,  0.241491885f,
+   -0.970772141f,  0.240003022f,
+   -0.971139158f,  0.238513595f,
+   -0.971503891f,  0.237023606f,
+   -0.971866337f,  0.235533059f,
+   -0.972226497f,  0.234041959f,
+   -0.972584369f,  0.232550307f,
+   -0.972939952f,  0.231058108f,
+   -0.973293246f,  0.229565366f,
+   -0.973644250f,  0.228072083f,
+   -0.973992962f,  0.226578264f,
+   -0.974339383f,  0.225083911f,
+   -0.974683511f,  0.223589029f,
+   -0.975025345f,  0.222093621f,
+   -0.975364885f,  0.220597690f,
+   -0.975702130f,  0.219101240f,
+   -0.976037079f,  0.217604275f,
+   -0.976369731f,  0.216106797f,
+   -0.976700086f,  0.214608811f,
+   -0.977028143f,  0.213110320f,
+   -0.977353900f,  0.211611327f,
+   -0.977677358f,  0.210111837f,
+   -0.977998515f,  0.208611852f,
+   -0.978317371f,  0.207111376f,
+   -0.978633924f,  0.205610413f,
+   -0.978948175f,  0.204108966f,
+   -0.979260123f,  0.202607039f,
+   -0.979569766f,  0.201104635f,
+   -0.979877104f,  0.199601758f,
+   -0.980182136f,  0.198098411f,
+   -0.980484862f,  0.196594598f,
+   -0.980785280f,  0.195090322f,
+   -0.981083391f,  0.193585587f,
+   -0.981379193f,  0.192080397f,
+   -0.981672686f,  0.190574755f,
+   -0.981963869f,  0.189068664f,
+   -0.982252741f,  0.187562129f,
+   -0.982539302f,  0.186055152f,
+   -0.982823551f,  0.184547737f,
+   -0.983105487f,  0.183039888f,
+   -0.983385110f,  0.181531608f,
+   -0.983662419f,  0.180022901f,
+   -0.983937413f,  0.178513771f,
+   -0.984210092f,  0.177004220f,
+   -0.984480455f,  0.175494253f,
+   -0.984748502f,  0.173983873f,
+   -0.985014231f,  0.172473084f,
+   -0.985277642f,  0.170961889f,
+   -0.985538735f,  0.169450291f,
+   -0.985797509f,  0.167938295f,
+   -0.986053963f,  0.166425904f,
+   -0.986308097f,  0.164913120f,
+   -0.986559910f,  0.163399949f,
+   -0.986809402f,  0.161886394f,
+   -0.987056571f,  0.160372457f,
+   -0.987301418f,  0.158858143f,
+   -0.987543942f,  0.157343456f,
+   -0.987784142f,  0.155828398f,
+   -0.988022017f,  0.154312973f,
+   -0.988257568f,  0.152797185f,
+   -0.988490793f,  0.151281038f,
+   -0.988721692f,  0.149764535f,
+   -0.988950265f,  0.148247679f,
+   -0.989176510f,  0.146730474f,
+   -0.989400428f,  0.145212925f,
+   -0.989622017f,  0.143695033f,
+   -0.989841278f,  0.142176804f,
+   -0.990058210f,  0.140658239f,
+   -0.990272812f,  0.139139344f,
+   -0.990485084f,  0.137620122f,
+   -0.990695025f,  0.136100575f,
+   -0.990902635f,  0.134580709f,
+   -0.991107914f,  0.133060525f,
+   -0.991310860f,  0.131540029f,
+   -0.991511473f,  0.130019223f,
+   -0.991709754f,  0.128498111f,
+   -0.991905700f,  0.126976696f,
+   -0.992099313f,  0.125454983f,
+   -0.992290591f,  0.123932975f,
+   -0.992479535f,  0.122410675f,
+   -0.992666142f,  0.120888087f,
+   -0.992850414f,  0.119365215f,
+   -0.993032350f,  0.117842062f,
+   -0.993211949f,  0.116318631f,
+   -0.993389211f,  0.114794927f,
+   -0.993564136f,  0.113270952f,
+   -0.993736722f,  0.111746711f,
+   -0.993906970f,  0.110222207f,
+   -0.994074879f,  0.108697444f,
+   -0.994240449f,  0.107172425f,
+   -0.994403680f,  0.105647154f,
+   -0.994564571f,  0.104121634f,
+   -0.994723121f,  0.102595869f,
+   -0.994879331f,  0.101069863f,
+   -0.995033199f,  0.099543619f,
+   -0.995184727f,  0.098017140f,
+   -0.995333912f,  0.096490431f,
+   -0.995480755f,  0.094963495f,
+   -0.995625256f,  0.093436336f,
+   -0.995767414f,  0.091908956f,
+   -0.995907229f,  0.090381361f,
+   -0.996044701f,  0.088853553f,
+   -0.996179829f,  0.087325535f,
+   -0.996312612f,  0.085797312f,
+   -0.996443051f,  0.084268888f,
+   -0.996571146f,  0.082740265f,
+   -0.996696895f,  0.081211447f,
+   -0.996820299f,  0.079682438f,
+   -0.996941358f,  0.078153242f,
+   -0.997060070f,  0.076623861f,
+   -0.997176437f,  0.075094301f,
+   -0.997290457f,  0.073564564f,
+   -0.997402130f,  0.072034653f,
+   -0.997511456f,  0.070504573f,
+   -0.997618435f,  0.068974328f,
+   -0.997723067f,  0.067443920f,
+   -0.997825350f,  0.065913353f,
+   -0.997925286f,  0.064382631f,
+   -0.998022874f,  0.062851758f,
+   -0.998118113f,  0.061320736f,
+   -0.998211003f,  0.059789571f,
+   -0.998301545f,  0.058258265f,
+   -0.998389737f,  0.056726821f,
+   -0.998475581f,  0.055195244f,
+   -0.998559074f,  0.053663538f,
+   -0.998640218f,  0.052131705f,
+   -0.998719012f,  0.050599749f,
+   -0.998795456f,  0.049067674f,
+   -0.998869550f,  0.047535484f,
+   -0.998941293f,  0.046003182f,
+   -0.999010686f,  0.044470772f,
+   -0.999077728f,  0.042938257f,
+   -0.999142419f,  0.041405641f,
+   -0.999204759f,  0.039872928f,
+   -0.999264747f,  0.038340120f,
+   -0.999322385f,  0.036807223f,
+   -0.999377670f,  0.035274239f,
+   -0.999430605f,  0.033741172f,
+   -0.999481187f,  0.032208025f,
+   -0.999529418f,  0.030674803f,
+   -0.999575296f,  0.029141509f,
+   -0.999618822f,  0.027608146f,
+   -0.999659997f,  0.026074718f,
+   -0.999698819f,  0.024541229f,
+   -0.999735288f,  0.023007681f,
+   -0.999769405f,  0.021474080f,
+   -0.999801170f,  0.019940429f,
+   -0.999830582f,  0.018406730f,
+   -0.999857641f,  0.016872988f,
+   -0.999882347f,  0.015339206f,
+   -0.999904701f,  0.013805389f,
+   -0.999924702f,  0.012271538f,
+   -0.999942350f,  0.010737659f,
+   -0.999957645f,  0.009203755f,
+   -0.999970586f,  0.007669829f,
+   -0.999981175f,  0.006135885f,
+   -0.999989411f,  0.004601926f,
+   -0.999995294f,  0.003067957f,
+   -0.999998823f,  0.001533980f,
+   -1.000000000f,  0.000000000f,
+   -0.999998823f, -0.001533980f,
+   -0.999995294f, -0.003067957f,
+   -0.999989411f, -0.004601926f,
+   -0.999981175f, -0.006135885f,
+   -0.999970586f, -0.007669829f,
+   -0.999957645f, -0.009203755f,
+   -0.999942350f, -0.010737659f,
+   -0.999924702f, -0.012271538f,
+   -0.999904701f, -0.013805389f,
+   -0.999882347f, -0.015339206f,
+   -0.999857641f, -0.016872988f,
+   -0.999830582f, -0.018406730f,
+   -0.999801170f, -0.019940429f,
+   -0.999769405f, -0.021474080f,
+   -0.999735288f, -0.023007681f,
+   -0.999698819f, -0.024541229f,
+   -0.999659997f, -0.026074718f,
+   -0.999618822f, -0.027608146f,
+   -0.999575296f, -0.029141509f,
+   -0.999529418f, -0.030674803f,
+   -0.999481187f, -0.032208025f,
+   -0.999430605f, -0.033741172f,
+   -0.999377670f, -0.035274239f,
+   -0.999322385f, -0.036807223f,
+   -0.999264747f, -0.038340120f,
+   -0.999204759f, -0.039872928f,
+   -0.999142419f, -0.041405641f,
+   -0.999077728f, -0.042938257f,
+   -0.999010686f, -0.044470772f,
+   -0.998941293f, -0.046003182f,
+   -0.998869550f, -0.047535484f,
+   -0.998795456f, -0.049067674f,
+   -0.998719012f, -0.050599749f,
+   -0.998640218f, -0.052131705f,
+   -0.998559074f, -0.053663538f,
+   -0.998475581f, -0.055195244f,
+   -0.998389737f, -0.056726821f,
+   -0.998301545f, -0.058258265f,
+   -0.998211003f, -0.059789571f,
+   -0.998118113f, -0.061320736f,
+   -0.998022874f, -0.062851758f,
+   -0.997925286f, -0.064382631f,
+   -0.997825350f, -0.065913353f,
+   -0.997723067f, -0.067443920f,
+   -0.997618435f, -0.068974328f,
+   -0.997511456f, -0.070504573f,
+   -0.997402130f, -0.072034653f,
+   -0.997290457f, -0.073564564f,
+   -0.997176437f, -0.075094301f,
+   -0.997060070f, -0.076623861f,
+   -0.996941358f, -0.078153242f,
+   -0.996820299f, -0.079682438f,
+   -0.996696895f, -0.081211447f,
+   -0.996571146f, -0.082740265f,
+   -0.996443051f, -0.084268888f,
+   -0.996312612f, -0.085797312f,
+   -0.996179829f, -0.087325535f,
+   -0.996044701f, -0.088853553f,
+   -0.995907229f, -0.090381361f,
+   -0.995767414f, -0.091908956f,
+   -0.995625256f, -0.093436336f,
+   -0.995480755f, -0.094963495f,
+   -0.995333912f, -0.096490431f,
+   -0.995184727f, -0.098017140f,
+   -0.995033199f, -0.099543619f,
+   -0.994879331f, -0.101069863f,
+   -0.994723121f, -0.102595869f,
+   -0.994564571f, -0.104121634f,
+   -0.994403680f, -0.105647154f,
+   -0.994240449f, -0.107172425f,
+   -0.994074879f, -0.108697444f,
+   -0.993906970f, -0.110222207f,
+   -0.993736722f, -0.111746711f,
+   -0.993564136f, -0.113270952f,
+   -0.993389211f, -0.114794927f,
+   -0.993211949f, -0.116318631f,
+   -0.993032350f, -0.117842062f,
+   -0.992850414f, -0.119365215f,
+   -0.992666142f, -0.120888087f,
+   -0.992479535f, -0.122410675f,
+   -0.992290591f, -0.123932975f,
+   -0.992099313f, -0.125454983f,
+   -0.991905700f, -0.126976696f,
+   -0.991709754f, -0.128498111f,
+   -0.991511473f, -0.130019223f,
+   -0.991310860f, -0.131540029f,
+   -0.991107914f, -0.133060525f,
+   -0.990902635f, -0.134580709f,
+   -0.990695025f, -0.136100575f,
+   -0.990485084f, -0.137620122f,
+   -0.990272812f, -0.139139344f,
+   -0.990058210f, -0.140658239f,
+   -0.989841278f, -0.142176804f,
+   -0.989622017f, -0.143695033f,
+   -0.989400428f, -0.145212925f,
+   -0.989176510f, -0.146730474f,
+   -0.988950265f, -0.148247679f,
+   -0.988721692f, -0.149764535f,
+   -0.988490793f, -0.151281038f,
+   -0.988257568f, -0.152797185f,
+   -0.988022017f, -0.154312973f,
+   -0.987784142f, -0.155828398f,
+   -0.987543942f, -0.157343456f,
+   -0.987301418f, -0.158858143f,
+   -0.987056571f, -0.160372457f,
+   -0.986809402f, -0.161886394f,
+   -0.986559910f, -0.163399949f,
+   -0.986308097f, -0.164913120f,
+   -0.986053963f, -0.166425904f,
+   -0.985797509f, -0.167938295f,
+   -0.985538735f, -0.169450291f,
+   -0.985277642f, -0.170961889f,
+   -0.985014231f, -0.172473084f,
+   -0.984748502f, -0.173983873f,
+   -0.984480455f, -0.175494253f,
+   -0.984210092f, -0.177004220f,
+   -0.983937413f, -0.178513771f,
+   -0.983662419f, -0.180022901f,
+   -0.983385110f, -0.181531608f,
+   -0.983105487f, -0.183039888f,
+   -0.982823551f, -0.184547737f,
+   -0.982539302f, -0.186055152f,
+   -0.982252741f, -0.187562129f,
+   -0.981963869f, -0.189068664f,
+   -0.981672686f, -0.190574755f,
+   -0.981379193f, -0.192080397f,
+   -0.981083391f, -0.193585587f,
+   -0.980785280f, -0.195090322f,
+   -0.980484862f, -0.196594598f,
+   -0.980182136f, -0.198098411f,
+   -0.979877104f, -0.199601758f,
+   -0.979569766f, -0.201104635f,
+   -0.979260123f, -0.202607039f,
+   -0.978948175f, -0.204108966f,
+   -0.978633924f, -0.205610413f,
+   -0.978317371f, -0.207111376f,
+   -0.977998515f, -0.208611852f,
+   -0.977677358f, -0.210111837f,
+   -0.977353900f, -0.211611327f,
+   -0.977028143f, -0.213110320f,
+   -0.976700086f, -0.214608811f,
+   -0.976369731f, -0.216106797f,
+   -0.976037079f, -0.217604275f,
+   -0.975702130f, -0.219101240f,
+   -0.975364885f, -0.220597690f,
+   -0.975025345f, -0.222093621f,
+   -0.974683511f, -0.223589029f,
+   -0.974339383f, -0.225083911f,
+   -0.973992962f, -0.226578264f,
+   -0.973644250f, -0.228072083f,
+   -0.973293246f, -0.229565366f,
+   -0.972939952f, -0.231058108f,
+   -0.972584369f, -0.232550307f,
+   -0.972226497f, -0.234041959f,
+   -0.971866337f, -0.235533059f,
+   -0.971503891f, -0.237023606f,
+   -0.971139158f, -0.238513595f,
+   -0.970772141f, -0.240003022f,
+   -0.970402839f, -0.241491885f,
+   -0.970031253f, -0.242980180f,
+   -0.969657385f, -0.244467903f,
+   -0.969281235f, -0.245955050f,
+   -0.968902805f, -0.247441619f,
+   -0.968522094f, -0.248927606f,
+   -0.968139105f, -0.250413007f,
+   -0.967753837f, -0.251897818f,
+   -0.967366292f, -0.253382037f,
+   -0.966976471f, -0.254865660f,
+   -0.966584374f, -0.256348682f,
+   -0.966190003f, -0.257831102f,
+   -0.965793359f, -0.259312915f,
+   -0.965394442f, -0.260794118f,
+   -0.964993253f, -0.262274707f,
+   -0.964589793f, -0.263754679f,
+   -0.964184064f, -0.265234030f,
+   -0.963776066f, -0.266712757f,
+   -0.963365800f, -0.268190857f,
+   -0.962953267f, -0.269668326f,
+   -0.962538468f, -0.271145160f,
+   -0.962121404f, -0.272621355f,
+   -0.961702077f, -0.274096910f,
+   -0.961280486f, -0.275571819f,
+   -0.960856633f, -0.277046080f,
+   -0.960430519f, -0.278519689f,
+   -0.960002146f, -0.279992643f,
+   -0.959571513f, -0.281464938f,
+   -0.959138622f, -0.282936570f,
+   -0.958703475f, -0.284407537f,
+   -0.958266071f, -0.285877835f,
+   -0.957826413f, -0.287347460f,
+   -0.957384501f, -0.288816408f,
+   -0.956940336f, -0.290284677f,
+   -0.956493919f, -0.291752263f,
+   -0.956045251f, -0.293219163f,
+   -0.955594334f, -0.294685372f,
+   -0.955141168f, -0.296150888f,
+   -0.954685755f, -0.297615707f,
+   -0.954228095f, -0.299079826f,
+   -0.953768190f, -0.300543241f,
+   -0.953306040f, -0.302005949f,
+   -0.952841648f, -0.303467947f,
+   -0.952375013f, -0.304929230f,
+   -0.951906137f, -0.306389795f,
+   -0.951435021f, -0.307849640f,
+   -0.950961666f, -0.309308760f,
+   -0.950486074f, -0.310767153f,
+   -0.950008245f, -0.312224814f,
+   -0.949528181f, -0.313681740f,
+   -0.949045882f, -0.315137929f,
+   -0.948561350f, -0.316593376f,
+   -0.948074586f, -0.318048077f,
+   -0.947585591f, -0.319502031f,
+   -0.947094366f, -0.320955232f,
+   -0.946600913f, -0.322407679f,
+   -0.946105232f, -0.323859367f,
+   -0.945607325f, -0.325310292f,
+   -0.945107193f, -0.326760452f,
+   -0.944604837f, -0.328209844f,
+   -0.944100258f, -0.329658463f,
+   -0.943593458f, -0.331106306f,
+   -0.943084437f, -0.332553370f,
+   -0.942573198f, -0.333999651f,
+   -0.942059740f, -0.335445147f,
+   -0.941544065f, -0.336889853f,
+   -0.941026175f, -0.338333767f,
+   -0.940506071f, -0.339776884f,
+   -0.939983753f, -0.341219202f,
+   -0.939459224f, -0.342660717f,
+   -0.938932484f, -0.344101426f,
+   -0.938403534f, -0.345541325f,
+   -0.937872376f, -0.346980411f,
+   -0.937339012f, -0.348418680f,
+   -0.936803442f, -0.349856130f,
+   -0.936265667f, -0.351292756f,
+   -0.935725689f, -0.352728556f,
+   -0.935183510f, -0.354163525f,
+   -0.934639130f, -0.355597662f,
+   -0.934092550f, -0.357030961f,
+   -0.933543773f, -0.358463421f,
+   -0.932992799f, -0.359895037f,
+   -0.932439629f, -0.361325806f,
+   -0.931884266f, -0.362755724f,
+   -0.931326709f, -0.364184790f,
+   -0.930766961f, -0.365612998f,
+   -0.930205023f, -0.367040346f,
+   -0.929640896f, -0.368466830f,
+   -0.929074581f, -0.369892447f,
+   -0.928506080f, -0.371317194f,
+   -0.927935395f, -0.372741067f,
+   -0.927362526f, -0.374164063f,
+   -0.926787474f, -0.375586178f,
+   -0.926210242f, -0.377007410f,
+   -0.925630831f, -0.378427755f,
+   -0.925049241f, -0.379847209f,
+   -0.924465474f, -0.381265769f,
+   -0.923879533f, -0.382683432f,
+   -0.923291417f, -0.384100195f,
+   -0.922701128f, -0.385516054f,
+   -0.922108669f, -0.386931006f,
+   -0.921514039f, -0.388345047f,
+   -0.920917242f, -0.389758174f,
+   -0.920318277f, -0.391170384f,
+   -0.919717146f, -0.392581674f,
+   -0.919113852f, -0.393992040f,
+   -0.918508394f, -0.395401479f,
+   -0.917900776f, -0.396809987f,
+   -0.917290997f, -0.398217562f,
+   -0.916679060f, -0.399624200f,
+   -0.916064966f, -0.401029897f,
+   -0.915448716f, -0.402434651f,
+   -0.914830312f, -0.403838458f,
+   -0.914209756f, -0.405241314f,
+   -0.913587048f, -0.406643217f,
+   -0.912962190f, -0.408044163f,
+   -0.912335185f, -0.409444149f,
+   -0.911706032f, -0.410843171f,
+   -0.911074734f, -0.412241227f,
+   -0.910441292f, -0.413638312f,
+   -0.909805708f, -0.415034424f,
+   -0.909167983f, -0.416429560f,
+   -0.908528119f, -0.417823716f,
+   -0.907886116f, -0.419216888f,
+   -0.907241978f, -0.420609074f,
+   -0.906595705f, -0.422000271f,
+   -0.905947298f, -0.423390474f,
+   -0.905296759f, -0.424779681f,
+   -0.904644091f, -0.426167889f,
+   -0.903989293f, -0.427555093f,
+   -0.903332368f, -0.428941292f,
+   -0.902673318f, -0.430326481f,
+   -0.902012144f, -0.431710658f,
+   -0.901348847f, -0.433093819f,
+   -0.900683429f, -0.434475961f,
+   -0.900015892f, -0.435857080f,
+   -0.899346237f, -0.437237174f,
+   -0.898674466f, -0.438616239f,
+   -0.898000580f, -0.439994271f,
+   -0.897324581f, -0.441371269f,
+   -0.896646470f, -0.442747228f,
+   -0.895966250f, -0.444122145f,
+   -0.895283921f, -0.445496017f,
+   -0.894599486f, -0.446868840f,
+   -0.893912945f, -0.448240612f,
+   -0.893224301f, -0.449611330f,
+   -0.892533555f, -0.450980989f,
+   -0.891840709f, -0.452349587f,
+   -0.891145765f, -0.453717121f,
+   -0.890448723f, -0.455083587f,
+   -0.889749586f, -0.456448982f,
+   -0.889048356f, -0.457813304f,
+   -0.888345033f, -0.459176548f,
+   -0.887639620f, -0.460538711f,
+   -0.886932119f, -0.461899791f,
+   -0.886222530f, -0.463259784f,
+   -0.885510856f, -0.464618686f,
+   -0.884797098f, -0.465976496f,
+   -0.884081259f, -0.467333209f,
+   -0.883363339f, -0.468688822f,
+   -0.882643340f, -0.470043332f,
+   -0.881921264f, -0.471396737f,
+   -0.881197113f, -0.472749032f,
+   -0.880470889f, -0.474100215f,
+   -0.879742593f, -0.475450282f,
+   -0.879012226f, -0.476799230f,
+   -0.878279792f, -0.478147056f,
+   -0.877545290f, -0.479493758f,
+   -0.876808724f, -0.480839331f,
+   -0.876070094f, -0.482183772f,
+   -0.875329403f, -0.483527079f,
+   -0.874586652f, -0.484869248f,
+   -0.873841843f, -0.486210276f,
+   -0.873094978f, -0.487550160f,
+   -0.872346059f, -0.488888897f,
+   -0.871595087f, -0.490226483f,
+   -0.870842063f, -0.491562916f,
+   -0.870086991f, -0.492898192f,
+   -0.869329871f, -0.494232309f,
+   -0.868570706f, -0.495565262f,
+   -0.867809497f, -0.496897049f,
+   -0.867046246f, -0.498227667f,
+   -0.866280954f, -0.499557113f,
+   -0.865513624f, -0.500885383f,
+   -0.864744258f, -0.502212474f,
+   -0.863972856f, -0.503538384f,
+   -0.863199422f, -0.504863109f,
+   -0.862423956f, -0.506186645f,
+   -0.861646461f, -0.507508991f,
+   -0.860866939f, -0.508830143f,
+   -0.860085390f, -0.510150097f,
+   -0.859301818f, -0.511468850f,
+   -0.858516224f, -0.512786401f,
+   -0.857728610f, -0.514102744f,
+   -0.856938977f, -0.515417878f,
+   -0.856147328f, -0.516731799f,
+   -0.855353665f, -0.518044504f,
+   -0.854557988f, -0.519355990f,
+   -0.853760301f, -0.520666254f,
+   -0.852960605f, -0.521975293f,
+   -0.852158902f, -0.523283103f,
+   -0.851355193f, -0.524589683f,
+   -0.850549481f, -0.525895027f,
+   -0.849741768f, -0.527199135f,
+   -0.848932055f, -0.528502002f,
+   -0.848120345f, -0.529803625f,
+   -0.847306639f, -0.531104001f,
+   -0.846490939f, -0.532403128f,
+   -0.845673247f, -0.533701002f,
+   -0.844853565f, -0.534997620f,
+   -0.844031895f, -0.536292979f,
+   -0.843208240f, -0.537587076f,
+   -0.842382600f, -0.538879909f,
+   -0.841554977f, -0.540171473f,
+   -0.840725375f, -0.541461766f,
+   -0.839893794f, -0.542750785f,
+   -0.839060237f, -0.544038527f,
+   -0.838224706f, -0.545324988f,
+   -0.837387202f, -0.546610167f,
+   -0.836547727f, -0.547894059f,
+   -0.835706284f, -0.549176662f,
+   -0.834862875f, -0.550457973f,
+   -0.834017501f, -0.551737988f,
+   -0.833170165f, -0.553016706f,
+   -0.832320868f, -0.554294121f,
+   -0.831469612f, -0.555570233f,
+   -0.830616400f, -0.556845037f,
+   -0.829761234f, -0.558118531f,
+   -0.828904115f, -0.559390712f,
+   -0.828045045f, -0.560661576f,
+   -0.827184027f, -0.561931121f,
+   -0.826321063f, -0.563199344f,
+   -0.825456154f, -0.564466242f,
+   -0.824589303f, -0.565731811f,
+   -0.823720511f, -0.566996049f,
+   -0.822849781f, -0.568258953f,
+   -0.821977115f, -0.569520519f,
+   -0.821102515f, -0.570780746f,
+   -0.820225983f, -0.572039629f,
+   -0.819347520f, -0.573297167f,
+   -0.818467130f, -0.574553355f,
+   -0.817584813f, -0.575808191f,
+   -0.816700573f, -0.577061673f,
+   -0.815814411f, -0.578313796f,
+   -0.814926329f, -0.579564559f,
+   -0.814036330f, -0.580813958f,
+   -0.813144415f, -0.582061990f,
+   -0.812250587f, -0.583308653f,
+   -0.811354847f, -0.584553943f,
+   -0.810457198f, -0.585797857f,
+   -0.809557642f, -0.587040394f,
+   -0.808656182f, -0.588281548f,
+   -0.807752818f, -0.589521319f,
+   -0.806847554f, -0.590759702f,
+   -0.805940391f, -0.591996695f,
+   -0.805031331f, -0.593232295f,
+   -0.804120377f, -0.594466499f,
+   -0.803207531f, -0.595699304f,
+   -0.802292796f, -0.596930708f,
+   -0.801376172f, -0.598160707f,
+   -0.800457662f, -0.599389298f,
+   -0.799537269f, -0.600616479f,
+   -0.798614995f, -0.601842247f,
+   -0.797690841f, -0.603066599f,
+   -0.796764810f, -0.604289531f,
+   -0.795836905f, -0.605511041f,
+   -0.794907126f, -0.606731127f,
+   -0.793975478f, -0.607949785f,
+   -0.793041960f, -0.609167012f,
+   -0.792106577f, -0.610382806f,
+   -0.791169330f, -0.611597164f,
+   -0.790230221f, -0.612810082f,
+   -0.789289253f, -0.614021559f,
+   -0.788346428f, -0.615231591f,
+   -0.787401747f, -0.616440175f,
+   -0.786455214f, -0.617647308f,
+   -0.785506830f, -0.618852988f,
+   -0.784556597f, -0.620057212f,
+   -0.783604519f, -0.621259977f,
+   -0.782650596f, -0.622461279f,
+   -0.781694832f, -0.623661118f,
+   -0.780737229f, -0.624859488f,
+   -0.779777788f, -0.626056388f,
+   -0.778816512f, -0.627251815f,
+   -0.777853404f, -0.628445767f,
+   -0.776888466f, -0.629638239f,
+   -0.775921699f, -0.630829230f,
+   -0.774953107f, -0.632018736f,
+   -0.773982691f, -0.633206755f,
+   -0.773010453f, -0.634393284f,
+   -0.772036397f, -0.635578320f,
+   -0.771060524f, -0.636761861f,
+   -0.770082837f, -0.637943904f,
+   -0.769103338f, -0.639124445f,
+   -0.768122029f, -0.640303482f,
+   -0.767138912f, -0.641481013f,
+   -0.766153990f, -0.642657034f,
+   -0.765167266f, -0.643831543f,
+   -0.764178741f, -0.645004537f,
+   -0.763188417f, -0.646176013f,
+   -0.762196298f, -0.647345969f,
+   -0.761202385f, -0.648514401f,
+   -0.760206682f, -0.649681307f,
+   -0.759209189f, -0.650846685f,
+   -0.758209910f, -0.652010531f,
+   -0.757208847f, -0.653172843f,
+   -0.756206001f, -0.654333618f,
+   -0.755201377f, -0.655492853f,
+   -0.754194975f, -0.656650546f,
+   -0.753186799f, -0.657806693f,
+   -0.752176850f, -0.658961293f,
+   -0.751165132f, -0.660114342f,
+   -0.750151646f, -0.661265838f,
+   -0.749136395f, -0.662415778f,
+   -0.748119380f, -0.663564159f,
+   -0.747100606f, -0.664710978f,
+   -0.746080074f, -0.665856234f,
+   -0.745057785f, -0.666999922f,
+   -0.744033744f, -0.668142041f,
+   -0.743007952f, -0.669282588f,
+   -0.741980412f, -0.670421560f,
+   -0.740951125f, -0.671558955f,
+   -0.739920095f, -0.672694769f,
+   -0.738887324f, -0.673829000f,
+   -0.737852815f, -0.674961646f,
+   -0.736816569f, -0.676092704f,
+   -0.735778589f, -0.677222170f,
+   -0.734738878f, -0.678350043f,
+   -0.733697438f, -0.679476320f,
+   -0.732654272f, -0.680600998f,
+   -0.731609381f, -0.681724074f,
+   -0.730562769f, -0.682845546f,
+   -0.729514438f, -0.683965412f,
+   -0.728464390f, -0.685083668f,
+   -0.727412629f, -0.686200312f,
+   -0.726359155f, -0.687315341f,
+   -0.725303972f, -0.688428753f,
+   -0.724247083f, -0.689540545f,
+   -0.723188489f, -0.690650714f,
+   -0.722128194f, -0.691759258f,
+   -0.721066199f, -0.692866175f,
+   -0.720002508f, -0.693971461f,
+   -0.718937122f, -0.695075114f,
+   -0.717870045f, -0.696177131f,
+   -0.716801279f, -0.697277511f,
+   -0.715730825f, -0.698376249f,
+   -0.714658688f, -0.699473345f,
+   -0.713584869f, -0.700568794f,
+   -0.712509371f, -0.701662595f,
+   -0.711432196f, -0.702754744f,
+   -0.710353347f, -0.703845241f,
+   -0.709272826f, -0.704934080f,
+   -0.708190637f, -0.706021261f,
+   -0.707106781f, -0.707106781f,
+   -0.706021261f, -0.708190637f,
+   -0.704934080f, -0.709272826f,
+   -0.703845241f, -0.710353347f,
+   -0.702754744f, -0.711432196f,
+   -0.701662595f, -0.712509371f,
+   -0.700568794f, -0.713584869f,
+   -0.699473345f, -0.714658688f,
+   -0.698376249f, -0.715730825f,
+   -0.697277511f, -0.716801279f,
+   -0.696177131f, -0.717870045f,
+   -0.695075114f, -0.718937122f,
+   -0.693971461f, -0.720002508f,
+   -0.692866175f, -0.721066199f,
+   -0.691759258f, -0.722128194f,
+   -0.690650714f, -0.723188489f,
+   -0.689540545f, -0.724247083f,
+   -0.688428753f, -0.725303972f,
+   -0.687315341f, -0.726359155f,
+   -0.686200312f, -0.727412629f,
+   -0.685083668f, -0.728464390f,
+   -0.683965412f, -0.729514438f,
+   -0.682845546f, -0.730562769f,
+   -0.681724074f, -0.731609381f,
+   -0.680600998f, -0.732654272f,
+   -0.679476320f, -0.733697438f,
+   -0.678350043f, -0.734738878f,
+   -0.677222170f, -0.735778589f,
+   -0.676092704f, -0.736816569f,
+   -0.674961646f, -0.737852815f,
+   -0.673829000f, -0.738887324f,
+   -0.672694769f, -0.739920095f,
+   -0.671558955f, -0.740951125f,
+   -0.670421560f, -0.741980412f,
+   -0.669282588f, -0.743007952f,
+   -0.668142041f, -0.744033744f,
+   -0.666999922f, -0.745057785f,
+   -0.665856234f, -0.746080074f,
+   -0.664710978f, -0.747100606f,
+   -0.663564159f, -0.748119380f,
+   -0.662415778f, -0.749136395f,
+   -0.661265838f, -0.750151646f,
+   -0.660114342f, -0.751165132f,
+   -0.658961293f, -0.752176850f,
+   -0.657806693f, -0.753186799f,
+   -0.656650546f, -0.754194975f,
+   -0.655492853f, -0.755201377f,
+   -0.654333618f, -0.756206001f,
+   -0.653172843f, -0.757208847f,
+   -0.652010531f, -0.758209910f,
+   -0.650846685f, -0.759209189f,
+   -0.649681307f, -0.760206682f,
+   -0.648514401f, -0.761202385f,
+   -0.647345969f, -0.762196298f,
+   -0.646176013f, -0.763188417f,
+   -0.645004537f, -0.764178741f,
+   -0.643831543f, -0.765167266f,
+   -0.642657034f, -0.766153990f,
+   -0.641481013f, -0.767138912f,
+   -0.640303482f, -0.768122029f,
+   -0.639124445f, -0.769103338f,
+   -0.637943904f, -0.770082837f,
+   -0.636761861f, -0.771060524f,
+   -0.635578320f, -0.772036397f,
+   -0.634393284f, -0.773010453f,
+   -0.633206755f, -0.773982691f,
+   -0.632018736f, -0.774953107f,
+   -0.630829230f, -0.775921699f,
+   -0.629638239f, -0.776888466f,
+   -0.628445767f, -0.777853404f,
+   -0.627251815f, -0.778816512f,
+   -0.626056388f, -0.779777788f,
+   -0.624859488f, -0.780737229f,
+   -0.623661118f, -0.781694832f,
+   -0.622461279f, -0.782650596f,
+   -0.621259977f, -0.783604519f,
+   -0.620057212f, -0.784556597f,
+   -0.618852988f, -0.785506830f,
+   -0.617647308f, -0.786455214f,
+   -0.616440175f, -0.787401747f,
+   -0.615231591f, -0.788346428f,
+   -0.614021559f, -0.789289253f,
+   -0.612810082f, -0.790230221f,
+   -0.611597164f, -0.791169330f,
+   -0.610382806f, -0.792106577f,
+   -0.609167012f, -0.793041960f,
+   -0.607949785f, -0.793975478f,
+   -0.606731127f, -0.794907126f,
+   -0.605511041f, -0.795836905f,
+   -0.604289531f, -0.796764810f,
+   -0.603066599f, -0.797690841f,
+   -0.601842247f, -0.798614995f,
+   -0.600616479f, -0.799537269f,
+   -0.599389298f, -0.800457662f,
+   -0.598160707f, -0.801376172f,
+   -0.596930708f, -0.802292796f,
+   -0.595699304f, -0.803207531f,
+   -0.594466499f, -0.804120377f,
+   -0.593232295f, -0.805031331f,
+   -0.591996695f, -0.805940391f,
+   -0.590759702f, -0.806847554f,
+   -0.589521319f, -0.807752818f,
+   -0.588281548f, -0.808656182f,
+   -0.587040394f, -0.809557642f,
+   -0.585797857f, -0.810457198f,
+   -0.584553943f, -0.811354847f,
+   -0.583308653f, -0.812250587f,
+   -0.582061990f, -0.813144415f,
+   -0.580813958f, -0.814036330f,
+   -0.579564559f, -0.814926329f,
+   -0.578313796f, -0.815814411f,
+   -0.577061673f, -0.816700573f,
+   -0.575808191f, -0.817584813f,
+   -0.574553355f, -0.818467130f,
+   -0.573297167f, -0.819347520f,
+   -0.572039629f, -0.820225983f,
+   -0.570780746f, -0.821102515f,
+   -0.569520519f, -0.821977115f,
+   -0.568258953f, -0.822849781f,
+   -0.566996049f, -0.823720511f,
+   -0.565731811f, -0.824589303f,
+   -0.564466242f, -0.825456154f,
+   -0.563199344f, -0.826321063f,
+   -0.561931121f, -0.827184027f,
+   -0.560661576f, -0.828045045f,
+   -0.559390712f, -0.828904115f,
+   -0.558118531f, -0.829761234f,
+   -0.556845037f, -0.830616400f,
+   -0.555570233f, -0.831469612f,
+   -0.554294121f, -0.832320868f,
+   -0.553016706f, -0.833170165f,
+   -0.551737988f, -0.834017501f,
+   -0.550457973f, -0.834862875f,
+   -0.549176662f, -0.835706284f,
+   -0.547894059f, -0.836547727f,
+   -0.546610167f, -0.837387202f,
+   -0.545324988f, -0.838224706f,
+   -0.544038527f, -0.839060237f,
+   -0.542750785f, -0.839893794f,
+   -0.541461766f, -0.840725375f,
+   -0.540171473f, -0.841554977f,
+   -0.538879909f, -0.842382600f,
+   -0.537587076f, -0.843208240f,
+   -0.536292979f, -0.844031895f,
+   -0.534997620f, -0.844853565f,
+   -0.533701002f, -0.845673247f,
+   -0.532403128f, -0.846490939f,
+   -0.531104001f, -0.847306639f,
+   -0.529803625f, -0.848120345f,
+   -0.528502002f, -0.848932055f,
+   -0.527199135f, -0.849741768f,
+   -0.525895027f, -0.850549481f,
+   -0.524589683f, -0.851355193f,
+   -0.523283103f, -0.852158902f,
+   -0.521975293f, -0.852960605f,
+   -0.520666254f, -0.853760301f,
+   -0.519355990f, -0.854557988f,
+   -0.518044504f, -0.855353665f,
+   -0.516731799f, -0.856147328f,
+   -0.515417878f, -0.856938977f,
+   -0.514102744f, -0.857728610f,
+   -0.512786401f, -0.858516224f,
+   -0.511468850f, -0.859301818f,
+   -0.510150097f, -0.860085390f,
+   -0.508830143f, -0.860866939f,
+   -0.507508991f, -0.861646461f,
+   -0.506186645f, -0.862423956f,
+   -0.504863109f, -0.863199422f,
+   -0.503538384f, -0.863972856f,
+   -0.502212474f, -0.864744258f,
+   -0.500885383f, -0.865513624f,
+   -0.499557113f, -0.866280954f,
+   -0.498227667f, -0.867046246f,
+   -0.496897049f, -0.867809497f,
+   -0.495565262f, -0.868570706f,
+   -0.494232309f, -0.869329871f,
+   -0.492898192f, -0.870086991f,
+   -0.491562916f, -0.870842063f,
+   -0.490226483f, -0.871595087f,
+   -0.488888897f, -0.872346059f,
+   -0.487550160f, -0.873094978f,
+   -0.486210276f, -0.873841843f,
+   -0.484869248f, -0.874586652f,
+   -0.483527079f, -0.875329403f,
+   -0.482183772f, -0.876070094f,
+   -0.480839331f, -0.876808724f,
+   -0.479493758f, -0.877545290f,
+   -0.478147056f, -0.878279792f,
+   -0.476799230f, -0.879012226f,
+   -0.475450282f, -0.879742593f,
+   -0.474100215f, -0.880470889f,
+   -0.472749032f, -0.881197113f,
+   -0.471396737f, -0.881921264f,
+   -0.470043332f, -0.882643340f,
+   -0.468688822f, -0.883363339f,
+   -0.467333209f, -0.884081259f,
+   -0.465976496f, -0.884797098f,
+   -0.464618686f, -0.885510856f,
+   -0.463259784f, -0.886222530f,
+   -0.461899791f, -0.886932119f,
+   -0.460538711f, -0.887639620f,
+   -0.459176548f, -0.888345033f,
+   -0.457813304f, -0.889048356f,
+   -0.456448982f, -0.889749586f,
+   -0.455083587f, -0.890448723f,
+   -0.453717121f, -0.891145765f,
+   -0.452349587f, -0.891840709f,
+   -0.450980989f, -0.892533555f,
+   -0.449611330f, -0.893224301f,
+   -0.448240612f, -0.893912945f,
+   -0.446868840f, -0.894599486f,
+   -0.445496017f, -0.895283921f,
+   -0.444122145f, -0.895966250f,
+   -0.442747228f, -0.896646470f,
+   -0.441371269f, -0.897324581f,
+   -0.439994271f, -0.898000580f,
+   -0.438616239f, -0.898674466f,
+   -0.437237174f, -0.899346237f,
+   -0.435857080f, -0.900015892f,
+   -0.434475961f, -0.900683429f,
+   -0.433093819f, -0.901348847f,
+   -0.431710658f, -0.902012144f,
+   -0.430326481f, -0.902673318f,
+   -0.428941292f, -0.903332368f,
+   -0.427555093f, -0.903989293f,
+   -0.426167889f, -0.904644091f,
+   -0.424779681f, -0.905296759f,
+   -0.423390474f, -0.905947298f,
+   -0.422000271f, -0.906595705f,
+   -0.420609074f, -0.907241978f,
+   -0.419216888f, -0.907886116f,
+   -0.417823716f, -0.908528119f,
+   -0.416429560f, -0.909167983f,
+   -0.415034424f, -0.909805708f,
+   -0.413638312f, -0.910441292f,
+   -0.412241227f, -0.911074734f,
+   -0.410843171f, -0.911706032f,
+   -0.409444149f, -0.912335185f,
+   -0.408044163f, -0.912962190f,
+   -0.406643217f, -0.913587048f,
+   -0.405241314f, -0.914209756f,
+   -0.403838458f, -0.914830312f,
+   -0.402434651f, -0.915448716f,
+   -0.401029897f, -0.916064966f,
+   -0.399624200f, -0.916679060f,
+   -0.398217562f, -0.917290997f,
+   -0.396809987f, -0.917900776f,
+   -0.395401479f, -0.918508394f,
+   -0.393992040f, -0.919113852f,
+   -0.392581674f, -0.919717146f,
+   -0.391170384f, -0.920318277f,
+   -0.389758174f, -0.920917242f,
+   -0.388345047f, -0.921514039f,
+   -0.386931006f, -0.922108669f,
+   -0.385516054f, -0.922701128f,
+   -0.384100195f, -0.923291417f,
+   -0.382683432f, -0.923879533f,
+   -0.381265769f, -0.924465474f,
+   -0.379847209f, -0.925049241f,
+   -0.378427755f, -0.925630831f,
+   -0.377007410f, -0.926210242f,
+   -0.375586178f, -0.926787474f,
+   -0.374164063f, -0.927362526f,
+   -0.372741067f, -0.927935395f,
+   -0.371317194f, -0.928506080f,
+   -0.369892447f, -0.929074581f,
+   -0.368466830f, -0.929640896f,
+   -0.367040346f, -0.930205023f,
+   -0.365612998f, -0.930766961f,
+   -0.364184790f, -0.931326709f,
+   -0.362755724f, -0.931884266f,
+   -0.361325806f, -0.932439629f,
+   -0.359895037f, -0.932992799f,
+   -0.358463421f, -0.933543773f,
+   -0.357030961f, -0.934092550f,
+   -0.355597662f, -0.934639130f,
+   -0.354163525f, -0.935183510f,
+   -0.352728556f, -0.935725689f,
+   -0.351292756f, -0.936265667f,
+   -0.349856130f, -0.936803442f,
+   -0.348418680f, -0.937339012f,
+   -0.346980411f, -0.937872376f,
+   -0.345541325f, -0.938403534f,
+   -0.344101426f, -0.938932484f,
+   -0.342660717f, -0.939459224f,
+   -0.341219202f, -0.939983753f,
+   -0.339776884f, -0.940506071f,
+   -0.338333767f, -0.941026175f,
+   -0.336889853f, -0.941544065f,
+   -0.335445147f, -0.942059740f,
+   -0.333999651f, -0.942573198f,
+   -0.332553370f, -0.943084437f,
+   -0.331106306f, -0.943593458f,
+   -0.329658463f, -0.944100258f,
+   -0.328209844f, -0.944604837f,
+   -0.326760452f, -0.945107193f,
+   -0.325310292f, -0.945607325f,
+   -0.323859367f, -0.946105232f,
+   -0.322407679f, -0.946600913f,
+   -0.320955232f, -0.947094366f,
+   -0.319502031f, -0.947585591f,
+   -0.318048077f, -0.948074586f,
+   -0.316593376f, -0.948561350f,
+   -0.315137929f, -0.949045882f,
+   -0.313681740f, -0.949528181f,
+   -0.312224814f, -0.950008245f,
+   -0.310767153f, -0.950486074f,
+   -0.309308760f, -0.950961666f,
+   -0.307849640f, -0.951435021f,
+   -0.306389795f, -0.951906137f,
+   -0.304929230f, -0.952375013f,
+   -0.303467947f, -0.952841648f,
+   -0.302005949f, -0.953306040f,
+   -0.300543241f, -0.953768190f,
+   -0.299079826f, -0.954228095f,
+   -0.297615707f, -0.954685755f,
+   -0.296150888f, -0.955141168f,
+   -0.294685372f, -0.955594334f,
+   -0.293219163f, -0.956045251f,
+   -0.291752263f, -0.956493919f,
+   -0.290284677f, -0.956940336f,
+   -0.288816408f, -0.957384501f,
+   -0.287347460f, -0.957826413f,
+   -0.285877835f, -0.958266071f,
+   -0.284407537f, -0.958703475f,
+   -0.282936570f, -0.959138622f,
+   -0.281464938f, -0.959571513f,
+   -0.279992643f, -0.960002146f,
+   -0.278519689f, -0.960430519f,
+   -0.277046080f, -0.960856633f,
+   -0.275571819f, -0.961280486f,
+   -0.274096910f, -0.961702077f,
+   -0.272621355f, -0.962121404f,
+   -0.271145160f, -0.962538468f,
+   -0.269668326f, -0.962953267f,
+   -0.268190857f, -0.963365800f,
+   -0.266712757f, -0.963776066f,
+   -0.265234030f, -0.964184064f,
+   -0.263754679f, -0.964589793f,
+   -0.262274707f, -0.964993253f,
+   -0.260794118f, -0.965394442f,
+   -0.259312915f, -0.965793359f,
+   -0.257831102f, -0.966190003f,
+   -0.256348682f, -0.966584374f,
+   -0.254865660f, -0.966976471f,
+   -0.253382037f, -0.967366292f,
+   -0.251897818f, -0.967753837f,
+   -0.250413007f, -0.968139105f,
+   -0.248927606f, -0.968522094f,
+   -0.247441619f, -0.968902805f,
+   -0.245955050f, -0.969281235f,
+   -0.244467903f, -0.969657385f,
+   -0.242980180f, -0.970031253f,
+   -0.241491885f, -0.970402839f,
+   -0.240003022f, -0.970772141f,
+   -0.238513595f, -0.971139158f,
+   -0.237023606f, -0.971503891f,
+   -0.235533059f, -0.971866337f,
+   -0.234041959f, -0.972226497f,
+   -0.232550307f, -0.972584369f,
+   -0.231058108f, -0.972939952f,
+   -0.229565366f, -0.973293246f,
+   -0.228072083f, -0.973644250f,
+   -0.226578264f, -0.973992962f,
+   -0.225083911f, -0.974339383f,
+   -0.223589029f, -0.974683511f,
+   -0.222093621f, -0.975025345f,
+   -0.220597690f, -0.975364885f,
+   -0.219101240f, -0.975702130f,
+   -0.217604275f, -0.976037079f,
+   -0.216106797f, -0.976369731f,
+   -0.214608811f, -0.976700086f,
+   -0.213110320f, -0.977028143f,
+   -0.211611327f, -0.977353900f,
+   -0.210111837f, -0.977677358f,
+   -0.208611852f, -0.977998515f,
+   -0.207111376f, -0.978317371f,
+   -0.205610413f, -0.978633924f,
+   -0.204108966f, -0.978948175f,
+   -0.202607039f, -0.979260123f,
+   -0.201104635f, -0.979569766f,
+   -0.199601758f, -0.979877104f,
+   -0.198098411f, -0.980182136f,
+   -0.196594598f, -0.980484862f,
+   -0.195090322f, -0.980785280f,
+   -0.193585587f, -0.981083391f,
+   -0.192080397f, -0.981379193f,
+   -0.190574755f, -0.981672686f,
+   -0.189068664f, -0.981963869f,
+   -0.187562129f, -0.982252741f,
+   -0.186055152f, -0.982539302f,
+   -0.184547737f, -0.982823551f,
+   -0.183039888f, -0.983105487f,
+   -0.181531608f, -0.983385110f,
+   -0.180022901f, -0.983662419f,
+   -0.178513771f, -0.983937413f,
+   -0.177004220f, -0.984210092f,
+   -0.175494253f, -0.984480455f,
+   -0.173983873f, -0.984748502f,
+   -0.172473084f, -0.985014231f,
+   -0.170961889f, -0.985277642f,
+   -0.169450291f, -0.985538735f,
+   -0.167938295f, -0.985797509f,
+   -0.166425904f, -0.986053963f,
+   -0.164913120f, -0.986308097f,
+   -0.163399949f, -0.986559910f,
+   -0.161886394f, -0.986809402f,
+   -0.160372457f, -0.987056571f,
+   -0.158858143f, -0.987301418f,
+   -0.157343456f, -0.987543942f,
+   -0.155828398f, -0.987784142f,
+   -0.154312973f, -0.988022017f,
+   -0.152797185f, -0.988257568f,
+   -0.151281038f, -0.988490793f,
+   -0.149764535f, -0.988721692f,
+   -0.148247679f, -0.988950265f,
+   -0.146730474f, -0.989176510f,
+   -0.145212925f, -0.989400428f,
+   -0.143695033f, -0.989622017f,
+   -0.142176804f, -0.989841278f,
+   -0.140658239f, -0.990058210f,
+   -0.139139344f, -0.990272812f,
+   -0.137620122f, -0.990485084f,
+   -0.136100575f, -0.990695025f,
+   -0.134580709f, -0.990902635f,
+   -0.133060525f, -0.991107914f,
+   -0.131540029f, -0.991310860f,
+   -0.130019223f, -0.991511473f,
+   -0.128498111f, -0.991709754f,
+   -0.126976696f, -0.991905700f,
+   -0.125454983f, -0.992099313f,
+   -0.123932975f, -0.992290591f,
+   -0.122410675f, -0.992479535f,
+   -0.120888087f, -0.992666142f,
+   -0.119365215f, -0.992850414f,
+   -0.117842062f, -0.993032350f,
+   -0.116318631f, -0.993211949f,
+   -0.114794927f, -0.993389211f,
+   -0.113270952f, -0.993564136f,
+   -0.111746711f, -0.993736722f,
+   -0.110222207f, -0.993906970f,
+   -0.108697444f, -0.994074879f,
+   -0.107172425f, -0.994240449f,
+   -0.105647154f, -0.994403680f,
+   -0.104121634f, -0.994564571f,
+   -0.102595869f, -0.994723121f,
+   -0.101069863f, -0.994879331f,
+   -0.099543619f, -0.995033199f,
+   -0.098017140f, -0.995184727f,
+   -0.096490431f, -0.995333912f,
+   -0.094963495f, -0.995480755f,
+   -0.093436336f, -0.995625256f,
+   -0.091908956f, -0.995767414f,
+   -0.090381361f, -0.995907229f,
+   -0.088853553f, -0.996044701f,
+   -0.087325535f, -0.996179829f,
+   -0.085797312f, -0.996312612f,
+   -0.084268888f, -0.996443051f,
+   -0.082740265f, -0.996571146f,
+   -0.081211447f, -0.996696895f,
+   -0.079682438f, -0.996820299f,
+   -0.078153242f, -0.996941358f,
+   -0.076623861f, -0.997060070f,
+   -0.075094301f, -0.997176437f,
+   -0.073564564f, -0.997290457f,
+   -0.072034653f, -0.997402130f,
+   -0.070504573f, -0.997511456f,
+   -0.068974328f, -0.997618435f,
+   -0.067443920f, -0.997723067f,
+   -0.065913353f, -0.997825350f,
+   -0.064382631f, -0.997925286f,
+   -0.062851758f, -0.998022874f,
+   -0.061320736f, -0.998118113f,
+   -0.059789571f, -0.998211003f,
+   -0.058258265f, -0.998301545f,
+   -0.056726821f, -0.998389737f,
+   -0.055195244f, -0.998475581f,
+   -0.053663538f, -0.998559074f,
+   -0.052131705f, -0.998640218f,
+   -0.050599749f, -0.998719012f,
+   -0.049067674f, -0.998795456f,
+   -0.047535484f, -0.998869550f,
+   -0.046003182f, -0.998941293f,
+   -0.044470772f, -0.999010686f,
+   -0.042938257f, -0.999077728f,
+   -0.041405641f, -0.999142419f,
+   -0.039872928f, -0.999204759f,
+   -0.038340120f, -0.999264747f,
+   -0.036807223f, -0.999322385f,
+   -0.035274239f, -0.999377670f,
+   -0.033741172f, -0.999430605f,
+   -0.032208025f, -0.999481187f,
+   -0.030674803f, -0.999529418f,
+   -0.029141509f, -0.999575296f,
+   -0.027608146f, -0.999618822f,
+   -0.026074718f, -0.999659997f,
+   -0.024541229f, -0.999698819f,
+   -0.023007681f, -0.999735288f,
+   -0.021474080f, -0.999769405f,
+   -0.019940429f, -0.999801170f,
+   -0.018406730f, -0.999830582f,
+   -0.016872988f, -0.999857641f,
+   -0.015339206f, -0.999882347f,
+   -0.013805389f, -0.999904701f,
+   -0.012271538f, -0.999924702f,
+   -0.010737659f, -0.999942350f,
+   -0.009203755f, -0.999957645f,
+   -0.007669829f, -0.999970586f,
+   -0.006135885f, -0.999981175f,
+   -0.004601926f, -0.999989411f,
+   -0.003067957f, -0.999995294f,
+   -0.001533980f, -0.999998823f,
+   -0.000000000f, -1.000000000f,
+    0.001533980f, -0.999998823f,
+    0.003067957f, -0.999995294f,
+    0.004601926f, -0.999989411f,
+    0.006135885f, -0.999981175f,
+    0.007669829f, -0.999970586f,
+    0.009203755f, -0.999957645f,
+    0.010737659f, -0.999942350f,
+    0.012271538f, -0.999924702f,
+    0.013805389f, -0.999904701f,
+    0.015339206f, -0.999882347f,
+    0.016872988f, -0.999857641f,
+    0.018406730f, -0.999830582f,
+    0.019940429f, -0.999801170f,
+    0.021474080f, -0.999769405f,
+    0.023007681f, -0.999735288f,
+    0.024541229f, -0.999698819f,
+    0.026074718f, -0.999659997f,
+    0.027608146f, -0.999618822f,
+    0.029141509f, -0.999575296f,
+    0.030674803f, -0.999529418f,
+    0.032208025f, -0.999481187f,
+    0.033741172f, -0.999430605f,
+    0.035274239f, -0.999377670f,
+    0.036807223f, -0.999322385f,
+    0.038340120f, -0.999264747f,
+    0.039872928f, -0.999204759f,
+    0.041405641f, -0.999142419f,
+    0.042938257f, -0.999077728f,
+    0.044470772f, -0.999010686f,
+    0.046003182f, -0.998941293f,
+    0.047535484f, -0.998869550f,
+    0.049067674f, -0.998795456f,
+    0.050599749f, -0.998719012f,
+    0.052131705f, -0.998640218f,
+    0.053663538f, -0.998559074f,
+    0.055195244f, -0.998475581f,
+    0.056726821f, -0.998389737f,
+    0.058258265f, -0.998301545f,
+    0.059789571f, -0.998211003f,
+    0.061320736f, -0.998118113f,
+    0.062851758f, -0.998022874f,
+    0.064382631f, -0.997925286f,
+    0.065913353f, -0.997825350f,
+    0.067443920f, -0.997723067f,
+    0.068974328f, -0.997618435f,
+    0.070504573f, -0.997511456f,
+    0.072034653f, -0.997402130f,
+    0.073564564f, -0.997290457f,
+    0.075094301f, -0.997176437f,
+    0.076623861f, -0.997060070f,
+    0.078153242f, -0.996941358f,
+    0.079682438f, -0.996820299f,
+    0.081211447f, -0.996696895f,
+    0.082740265f, -0.996571146f,
+    0.084268888f, -0.996443051f,
+    0.085797312f, -0.996312612f,
+    0.087325535f, -0.996179829f,
+    0.088853553f, -0.996044701f,
+    0.090381361f, -0.995907229f,
+    0.091908956f, -0.995767414f,
+    0.093436336f, -0.995625256f,
+    0.094963495f, -0.995480755f,
+    0.096490431f, -0.995333912f,
+    0.098017140f, -0.995184727f,
+    0.099543619f, -0.995033199f,
+    0.101069863f, -0.994879331f,
+    0.102595869f, -0.994723121f,
+    0.104121634f, -0.994564571f,
+    0.105647154f, -0.994403680f,
+    0.107172425f, -0.994240449f,
+    0.108697444f, -0.994074879f,
+    0.110222207f, -0.993906970f,
+    0.111746711f, -0.993736722f,
+    0.113270952f, -0.993564136f,
+    0.114794927f, -0.993389211f,
+    0.116318631f, -0.993211949f,
+    0.117842062f, -0.993032350f,
+    0.119365215f, -0.992850414f,
+    0.120888087f, -0.992666142f,
+    0.122410675f, -0.992479535f,
+    0.123932975f, -0.992290591f,
+    0.125454983f, -0.992099313f,
+    0.126976696f, -0.991905700f,
+    0.128498111f, -0.991709754f,
+    0.130019223f, -0.991511473f,
+    0.131540029f, -0.991310860f,
+    0.133060525f, -0.991107914f,
+    0.134580709f, -0.990902635f,
+    0.136100575f, -0.990695025f,
+    0.137620122f, -0.990485084f,
+    0.139139344f, -0.990272812f,
+    0.140658239f, -0.990058210f,
+    0.142176804f, -0.989841278f,
+    0.143695033f, -0.989622017f,
+    0.145212925f, -0.989400428f,
+    0.146730474f, -0.989176510f,
+    0.148247679f, -0.988950265f,
+    0.149764535f, -0.988721692f,
+    0.151281038f, -0.988490793f,
+    0.152797185f, -0.988257568f,
+    0.154312973f, -0.988022017f,
+    0.155828398f, -0.987784142f,
+    0.157343456f, -0.987543942f,
+    0.158858143f, -0.987301418f,
+    0.160372457f, -0.987056571f,
+    0.161886394f, -0.986809402f,
+    0.163399949f, -0.986559910f,
+    0.164913120f, -0.986308097f,
+    0.166425904f, -0.986053963f,
+    0.167938295f, -0.985797509f,
+    0.169450291f, -0.985538735f,
+    0.170961889f, -0.985277642f,
+    0.172473084f, -0.985014231f,
+    0.173983873f, -0.984748502f,
+    0.175494253f, -0.984480455f,
+    0.177004220f, -0.984210092f,
+    0.178513771f, -0.983937413f,
+    0.180022901f, -0.983662419f,
+    0.181531608f, -0.983385110f,
+    0.183039888f, -0.983105487f,
+    0.184547737f, -0.982823551f,
+    0.186055152f, -0.982539302f,
+    0.187562129f, -0.982252741f,
+    0.189068664f, -0.981963869f,
+    0.190574755f, -0.981672686f,
+    0.192080397f, -0.981379193f,
+    0.193585587f, -0.981083391f,
+    0.195090322f, -0.980785280f,
+    0.196594598f, -0.980484862f,
+    0.198098411f, -0.980182136f,
+    0.199601758f, -0.979877104f,
+    0.201104635f, -0.979569766f,
+    0.202607039f, -0.979260123f,
+    0.204108966f, -0.978948175f,
+    0.205610413f, -0.978633924f,
+    0.207111376f, -0.978317371f,
+    0.208611852f, -0.977998515f,
+    0.210111837f, -0.977677358f,
+    0.211611327f, -0.977353900f,
+    0.213110320f, -0.977028143f,
+    0.214608811f, -0.976700086f,
+    0.216106797f, -0.976369731f,
+    0.217604275f, -0.976037079f,
+    0.219101240f, -0.975702130f,
+    0.220597690f, -0.975364885f,
+    0.222093621f, -0.975025345f,
+    0.223589029f, -0.974683511f,
+    0.225083911f, -0.974339383f,
+    0.226578264f, -0.973992962f,
+    0.228072083f, -0.973644250f,
+    0.229565366f, -0.973293246f,
+    0.231058108f, -0.972939952f,
+    0.232550307f, -0.972584369f,
+    0.234041959f, -0.972226497f,
+    0.235533059f, -0.971866337f,
+    0.237023606f, -0.971503891f,
+    0.238513595f, -0.971139158f,
+    0.240003022f, -0.970772141f,
+    0.241491885f, -0.970402839f,
+    0.242980180f, -0.970031253f,
+    0.244467903f, -0.969657385f,
+    0.245955050f, -0.969281235f,
+    0.247441619f, -0.968902805f,
+    0.248927606f, -0.968522094f,
+    0.250413007f, -0.968139105f,
+    0.251897818f, -0.967753837f,
+    0.253382037f, -0.967366292f,
+    0.254865660f, -0.966976471f,
+    0.256348682f, -0.966584374f,
+    0.257831102f, -0.966190003f,
+    0.259312915f, -0.965793359f,
+    0.260794118f, -0.965394442f,
+    0.262274707f, -0.964993253f,
+    0.263754679f, -0.964589793f,
+    0.265234030f, -0.964184064f,
+    0.266712757f, -0.963776066f,
+    0.268190857f, -0.963365800f,
+    0.269668326f, -0.962953267f,
+    0.271145160f, -0.962538468f,
+    0.272621355f, -0.962121404f,
+    0.274096910f, -0.961702077f,
+    0.275571819f, -0.961280486f,
+    0.277046080f, -0.960856633f,
+    0.278519689f, -0.960430519f,
+    0.279992643f, -0.960002146f,
+    0.281464938f, -0.959571513f,
+    0.282936570f, -0.959138622f,
+    0.284407537f, -0.958703475f,
+    0.285877835f, -0.958266071f,
+    0.287347460f, -0.957826413f,
+    0.288816408f, -0.957384501f,
+    0.290284677f, -0.956940336f,
+    0.291752263f, -0.956493919f,
+    0.293219163f, -0.956045251f,
+    0.294685372f, -0.955594334f,
+    0.296150888f, -0.955141168f,
+    0.297615707f, -0.954685755f,
+    0.299079826f, -0.954228095f,
+    0.300543241f, -0.953768190f,
+    0.302005949f, -0.953306040f,
+    0.303467947f, -0.952841648f,
+    0.304929230f, -0.952375013f,
+    0.306389795f, -0.951906137f,
+    0.307849640f, -0.951435021f,
+    0.309308760f, -0.950961666f,
+    0.310767153f, -0.950486074f,
+    0.312224814f, -0.950008245f,
+    0.313681740f, -0.949528181f,
+    0.315137929f, -0.949045882f,
+    0.316593376f, -0.948561350f,
+    0.318048077f, -0.948074586f,
+    0.319502031f, -0.947585591f,
+    0.320955232f, -0.947094366f,
+    0.322407679f, -0.946600913f,
+    0.323859367f, -0.946105232f,
+    0.325310292f, -0.945607325f,
+    0.326760452f, -0.945107193f,
+    0.328209844f, -0.944604837f,
+    0.329658463f, -0.944100258f,
+    0.331106306f, -0.943593458f,
+    0.332553370f, -0.943084437f,
+    0.333999651f, -0.942573198f,
+    0.335445147f, -0.942059740f,
+    0.336889853f, -0.941544065f,
+    0.338333767f, -0.941026175f,
+    0.339776884f, -0.940506071f,
+    0.341219202f, -0.939983753f,
+    0.342660717f, -0.939459224f,
+    0.344101426f, -0.938932484f,
+    0.345541325f, -0.938403534f,
+    0.346980411f, -0.937872376f,
+    0.348418680f, -0.937339012f,
+    0.349856130f, -0.936803442f,
+    0.351292756f, -0.936265667f,
+    0.352728556f, -0.935725689f,
+    0.354163525f, -0.935183510f,
+    0.355597662f, -0.934639130f,
+    0.357030961f, -0.934092550f,
+    0.358463421f, -0.933543773f,
+    0.359895037f, -0.932992799f,
+    0.361325806f, -0.932439629f,
+    0.362755724f, -0.931884266f,
+    0.364184790f, -0.931326709f,
+    0.365612998f, -0.930766961f,
+    0.367040346f, -0.930205023f,
+    0.368466830f, -0.929640896f,
+    0.369892447f, -0.929074581f,
+    0.371317194f, -0.928506080f,
+    0.372741067f, -0.927935395f,
+    0.374164063f, -0.927362526f,
+    0.375586178f, -0.926787474f,
+    0.377007410f, -0.926210242f,
+    0.378427755f, -0.925630831f,
+    0.379847209f, -0.925049241f,
+    0.381265769f, -0.924465474f,
+    0.382683432f, -0.923879533f,
+    0.384100195f, -0.923291417f,
+    0.385516054f, -0.922701128f,
+    0.386931006f, -0.922108669f,
+    0.388345047f, -0.921514039f,
+    0.389758174f, -0.920917242f,
+    0.391170384f, -0.920318277f,
+    0.392581674f, -0.919717146f,
+    0.393992040f, -0.919113852f,
+    0.395401479f, -0.918508394f,
+    0.396809987f, -0.917900776f,
+    0.398217562f, -0.917290997f,
+    0.399624200f, -0.916679060f,
+    0.401029897f, -0.916064966f,
+    0.402434651f, -0.915448716f,
+    0.403838458f, -0.914830312f,
+    0.405241314f, -0.914209756f,
+    0.406643217f, -0.913587048f,
+    0.408044163f, -0.912962190f,
+    0.409444149f, -0.912335185f,
+    0.410843171f, -0.911706032f,
+    0.412241227f, -0.911074734f,
+    0.413638312f, -0.910441292f,
+    0.415034424f, -0.909805708f,
+    0.416429560f, -0.909167983f,
+    0.417823716f, -0.908528119f,
+    0.419216888f, -0.907886116f,
+    0.420609074f, -0.907241978f,
+    0.422000271f, -0.906595705f,
+    0.423390474f, -0.905947298f,
+    0.424779681f, -0.905296759f,
+    0.426167889f, -0.904644091f,
+    0.427555093f, -0.903989293f,
+    0.428941292f, -0.903332368f,
+    0.430326481f, -0.902673318f,
+    0.431710658f, -0.902012144f,
+    0.433093819f, -0.901348847f,
+    0.434475961f, -0.900683429f,
+    0.435857080f, -0.900015892f,
+    0.437237174f, -0.899346237f,
+    0.438616239f, -0.898674466f,
+    0.439994271f, -0.898000580f,
+    0.441371269f, -0.897324581f,
+    0.442747228f, -0.896646470f,
+    0.444122145f, -0.895966250f,
+    0.445496017f, -0.895283921f,
+    0.446868840f, -0.894599486f,
+    0.448240612f, -0.893912945f,
+    0.449611330f, -0.893224301f,
+    0.450980989f, -0.892533555f,
+    0.452349587f, -0.891840709f,
+    0.453717121f, -0.891145765f,
+    0.455083587f, -0.890448723f,
+    0.456448982f, -0.889749586f,
+    0.457813304f, -0.889048356f,
+    0.459176548f, -0.888345033f,
+    0.460538711f, -0.887639620f,
+    0.461899791f, -0.886932119f,
+    0.463259784f, -0.886222530f,
+    0.464618686f, -0.885510856f,
+    0.465976496f, -0.884797098f,
+    0.467333209f, -0.884081259f,
+    0.468688822f, -0.883363339f,
+    0.470043332f, -0.882643340f,
+    0.471396737f, -0.881921264f,
+    0.472749032f, -0.881197113f,
+    0.474100215f, -0.880470889f,
+    0.475450282f, -0.879742593f,
+    0.476799230f, -0.879012226f,
+    0.478147056f, -0.878279792f,
+    0.479493758f, -0.877545290f,
+    0.480839331f, -0.876808724f,
+    0.482183772f, -0.876070094f,
+    0.483527079f, -0.875329403f,
+    0.484869248f, -0.874586652f,
+    0.486210276f, -0.873841843f,
+    0.487550160f, -0.873094978f,
+    0.488888897f, -0.872346059f,
+    0.490226483f, -0.871595087f,
+    0.491562916f, -0.870842063f,
+    0.492898192f, -0.870086991f,
+    0.494232309f, -0.869329871f,
+    0.495565262f, -0.868570706f,
+    0.496897049f, -0.867809497f,
+    0.498227667f, -0.867046246f,
+    0.499557113f, -0.866280954f,
+    0.500885383f, -0.865513624f,
+    0.502212474f, -0.864744258f,
+    0.503538384f, -0.863972856f,
+    0.504863109f, -0.863199422f,
+    0.506186645f, -0.862423956f,
+    0.507508991f, -0.861646461f,
+    0.508830143f, -0.860866939f,
+    0.510150097f, -0.860085390f,
+    0.511468850f, -0.859301818f,
+    0.512786401f, -0.858516224f,
+    0.514102744f, -0.857728610f,
+    0.515417878f, -0.856938977f,
+    0.516731799f, -0.856147328f,
+    0.518044504f, -0.855353665f,
+    0.519355990f, -0.854557988f,
+    0.520666254f, -0.853760301f,
+    0.521975293f, -0.852960605f,
+    0.523283103f, -0.852158902f,
+    0.524589683f, -0.851355193f,
+    0.525895027f, -0.850549481f,
+    0.527199135f, -0.849741768f,
+    0.528502002f, -0.848932055f,
+    0.529803625f, -0.848120345f,
+    0.531104001f, -0.847306639f,
+    0.532403128f, -0.846490939f,
+    0.533701002f, -0.845673247f,
+    0.534997620f, -0.844853565f,
+    0.536292979f, -0.844031895f,
+    0.537587076f, -0.843208240f,
+    0.538879909f, -0.842382600f,
+    0.540171473f, -0.841554977f,
+    0.541461766f, -0.840725375f,
+    0.542750785f, -0.839893794f,
+    0.544038527f, -0.839060237f,
+    0.545324988f, -0.838224706f,
+    0.546610167f, -0.837387202f,
+    0.547894059f, -0.836547727f,
+    0.549176662f, -0.835706284f,
+    0.550457973f, -0.834862875f,
+    0.551737988f, -0.834017501f,
+    0.553016706f, -0.833170165f,
+    0.554294121f, -0.832320868f,
+    0.555570233f, -0.831469612f,
+    0.556845037f, -0.830616400f,
+    0.558118531f, -0.829761234f,
+    0.559390712f, -0.828904115f,
+    0.560661576f, -0.828045045f,
+    0.561931121f, -0.827184027f,
+    0.563199344f, -0.826321063f,
+    0.564466242f, -0.825456154f,
+    0.565731811f, -0.824589303f,
+    0.566996049f, -0.823720511f,
+    0.568258953f, -0.822849781f,
+    0.569520519f, -0.821977115f,
+    0.570780746f, -0.821102515f,
+    0.572039629f, -0.820225983f,
+    0.573297167f, -0.819347520f,
+    0.574553355f, -0.818467130f,
+    0.575808191f, -0.817584813f,
+    0.577061673f, -0.816700573f,
+    0.578313796f, -0.815814411f,
+    0.579564559f, -0.814926329f,
+    0.580813958f, -0.814036330f,
+    0.582061990f, -0.813144415f,
+    0.583308653f, -0.812250587f,
+    0.584553943f, -0.811354847f,
+    0.585797857f, -0.810457198f,
+    0.587040394f, -0.809557642f,
+    0.588281548f, -0.808656182f,
+    0.589521319f, -0.807752818f,
+    0.590759702f, -0.806847554f,
+    0.591996695f, -0.805940391f,
+    0.593232295f, -0.805031331f,
+    0.594466499f, -0.804120377f,
+    0.595699304f, -0.803207531f,
+    0.596930708f, -0.802292796f,
+    0.598160707f, -0.801376172f,
+    0.599389298f, -0.800457662f,
+    0.600616479f, -0.799537269f,
+    0.601842247f, -0.798614995f,
+    0.603066599f, -0.797690841f,
+    0.604289531f, -0.796764810f,
+    0.605511041f, -0.795836905f,
+    0.606731127f, -0.794907126f,
+    0.607949785f, -0.793975478f,
+    0.609167012f, -0.793041960f,
+    0.610382806f, -0.792106577f,
+    0.611597164f, -0.791169330f,
+    0.612810082f, -0.790230221f,
+    0.614021559f, -0.789289253f,
+    0.615231591f, -0.788346428f,
+    0.616440175f, -0.787401747f,
+    0.617647308f, -0.786455214f,
+    0.618852988f, -0.785506830f,
+    0.620057212f, -0.784556597f,
+    0.621259977f, -0.783604519f,
+    0.622461279f, -0.782650596f,
+    0.623661118f, -0.781694832f,
+    0.624859488f, -0.780737229f,
+    0.626056388f, -0.779777788f,
+    0.627251815f, -0.778816512f,
+    0.628445767f, -0.777853404f,
+    0.629638239f, -0.776888466f,
+    0.630829230f, -0.775921699f,
+    0.632018736f, -0.774953107f,
+    0.633206755f, -0.773982691f,
+    0.634393284f, -0.773010453f,
+    0.635578320f, -0.772036397f,
+    0.636761861f, -0.771060524f,
+    0.637943904f, -0.770082837f,
+    0.639124445f, -0.769103338f,
+    0.640303482f, -0.768122029f,
+    0.641481013f, -0.767138912f,
+    0.642657034f, -0.766153990f,
+    0.643831543f, -0.765167266f,
+    0.645004537f, -0.764178741f,
+    0.646176013f, -0.763188417f,
+    0.647345969f, -0.762196298f,
+    0.648514401f, -0.761202385f,
+    0.649681307f, -0.760206682f,
+    0.650846685f, -0.759209189f,
+    0.652010531f, -0.758209910f,
+    0.653172843f, -0.757208847f,
+    0.654333618f, -0.756206001f,
+    0.655492853f, -0.755201377f,
+    0.656650546f, -0.754194975f,
+    0.657806693f, -0.753186799f,
+    0.658961293f, -0.752176850f,
+    0.660114342f, -0.751165132f,
+    0.661265838f, -0.750151646f,
+    0.662415778f, -0.749136395f,
+    0.663564159f, -0.748119380f,
+    0.664710978f, -0.747100606f,
+    0.665856234f, -0.746080074f,
+    0.666999922f, -0.745057785f,
+    0.668142041f, -0.744033744f,
+    0.669282588f, -0.743007952f,
+    0.670421560f, -0.741980412f,
+    0.671558955f, -0.740951125f,
+    0.672694769f, -0.739920095f,
+    0.673829000f, -0.738887324f,
+    0.674961646f, -0.737852815f,
+    0.676092704f, -0.736816569f,
+    0.677222170f, -0.735778589f,
+    0.678350043f, -0.734738878f,
+    0.679476320f, -0.733697438f,
+    0.680600998f, -0.732654272f,
+    0.681724074f, -0.731609381f,
+    0.682845546f, -0.730562769f,
+    0.683965412f, -0.729514438f,
+    0.685083668f, -0.728464390f,
+    0.686200312f, -0.727412629f,
+    0.687315341f, -0.726359155f,
+    0.688428753f, -0.725303972f,
+    0.689540545f, -0.724247083f,
+    0.690650714f, -0.723188489f,
+    0.691759258f, -0.722128194f,
+    0.692866175f, -0.721066199f,
+    0.693971461f, -0.720002508f,
+    0.695075114f, -0.718937122f,
+    0.696177131f, -0.717870045f,
+    0.697277511f, -0.716801279f,
+    0.698376249f, -0.715730825f,
+    0.699473345f, -0.714658688f,
+    0.700568794f, -0.713584869f,
+    0.701662595f, -0.712509371f,
+    0.702754744f, -0.711432196f,
+    0.703845241f, -0.710353347f,
+    0.704934080f, -0.709272826f,
+    0.706021261f, -0.708190637f,
+    0.707106781f, -0.707106781f,
+    0.708190637f, -0.706021261f,
+    0.709272826f, -0.704934080f,
+    0.710353347f, -0.703845241f,
+    0.711432196f, -0.702754744f,
+    0.712509371f, -0.701662595f,
+    0.713584869f, -0.700568794f,
+    0.714658688f, -0.699473345f,
+    0.715730825f, -0.698376249f,
+    0.716801279f, -0.697277511f,
+    0.717870045f, -0.696177131f,
+    0.718937122f, -0.695075114f,
+    0.720002508f, -0.693971461f,
+    0.721066199f, -0.692866175f,
+    0.722128194f, -0.691759258f,
+    0.723188489f, -0.690650714f,
+    0.724247083f, -0.689540545f,
+    0.725303972f, -0.688428753f,
+    0.726359155f, -0.687315341f,
+    0.727412629f, -0.686200312f,
+    0.728464390f, -0.685083668f,
+    0.729514438f, -0.683965412f,
+    0.730562769f, -0.682845546f,
+    0.731609381f, -0.681724074f,
+    0.732654272f, -0.680600998f,
+    0.733697438f, -0.679476320f,
+    0.734738878f, -0.678350043f,
+    0.735778589f, -0.677222170f,
+    0.736816569f, -0.676092704f,
+    0.737852815f, -0.674961646f,
+    0.738887324f, -0.673829000f,
+    0.739920095f, -0.672694769f,
+    0.740951125f, -0.671558955f,
+    0.741980412f, -0.670421560f,
+    0.743007952f, -0.669282588f,
+    0.744033744f, -0.668142041f,
+    0.745057785f, -0.666999922f,
+    0.746080074f, -0.665856234f,
+    0.747100606f, -0.664710978f,
+    0.748119380f, -0.663564159f,
+    0.749136395f, -0.662415778f,
+    0.750151646f, -0.661265838f,
+    0.751165132f, -0.660114342f,
+    0.752176850f, -0.658961293f,
+    0.753186799f, -0.657806693f,
+    0.754194975f, -0.656650546f,
+    0.755201377f, -0.655492853f,
+    0.756206001f, -0.654333618f,
+    0.757208847f, -0.653172843f,
+    0.758209910f, -0.652010531f,
+    0.759209189f, -0.650846685f,
+    0.760206682f, -0.649681307f,
+    0.761202385f, -0.648514401f,
+    0.762196298f, -0.647345969f,
+    0.763188417f, -0.646176013f,
+    0.764178741f, -0.645004537f,
+    0.765167266f, -0.643831543f,
+    0.766153990f, -0.642657034f,
+    0.767138912f, -0.641481013f,
+    0.768122029f, -0.640303482f,
+    0.769103338f, -0.639124445f,
+    0.770082837f, -0.637943904f,
+    0.771060524f, -0.636761861f,
+    0.772036397f, -0.635578320f,
+    0.773010453f, -0.634393284f,
+    0.773982691f, -0.633206755f,
+    0.774953107f, -0.632018736f,
+    0.775921699f, -0.630829230f,
+    0.776888466f, -0.629638239f,
+    0.777853404f, -0.628445767f,
+    0.778816512f, -0.627251815f,
+    0.779777788f, -0.626056388f,
+    0.780737229f, -0.624859488f,
+    0.781694832f, -0.623661118f,
+    0.782650596f, -0.622461279f,
+    0.783604519f, -0.621259977f,
+    0.784556597f, -0.620057212f,
+    0.785506830f, -0.618852988f,
+    0.786455214f, -0.617647308f,
+    0.787401747f, -0.616440175f,
+    0.788346428f, -0.615231591f,
+    0.789289253f, -0.614021559f,
+    0.790230221f, -0.612810082f,
+    0.791169330f, -0.611597164f,
+    0.792106577f, -0.610382806f,
+    0.793041960f, -0.609167012f,
+    0.793975478f, -0.607949785f,
+    0.794907126f, -0.606731127f,
+    0.795836905f, -0.605511041f,
+    0.796764810f, -0.604289531f,
+    0.797690841f, -0.603066599f,
+    0.798614995f, -0.601842247f,
+    0.799537269f, -0.600616479f,
+    0.800457662f, -0.599389298f,
+    0.801376172f, -0.598160707f,
+    0.802292796f, -0.596930708f,
+    0.803207531f, -0.595699304f,
+    0.804120377f, -0.594466499f,
+    0.805031331f, -0.593232295f,
+    0.805940391f, -0.591996695f,
+    0.806847554f, -0.590759702f,
+    0.807752818f, -0.589521319f,
+    0.808656182f, -0.588281548f,
+    0.809557642f, -0.587040394f,
+    0.810457198f, -0.585797857f,
+    0.811354847f, -0.584553943f,
+    0.812250587f, -0.583308653f,
+    0.813144415f, -0.582061990f,
+    0.814036330f, -0.580813958f,
+    0.814926329f, -0.579564559f,
+    0.815814411f, -0.578313796f,
+    0.816700573f, -0.577061673f,
+    0.817584813f, -0.575808191f,
+    0.818467130f, -0.574553355f,
+    0.819347520f, -0.573297167f,
+    0.820225983f, -0.572039629f,
+    0.821102515f, -0.570780746f,
+    0.821977115f, -0.569520519f,
+    0.822849781f, -0.568258953f,
+    0.823720511f, -0.566996049f,
+    0.824589303f, -0.565731811f,
+    0.825456154f, -0.564466242f,
+    0.826321063f, -0.563199344f,
+    0.827184027f, -0.561931121f,
+    0.828045045f, -0.560661576f,
+    0.828904115f, -0.559390712f,
+    0.829761234f, -0.558118531f,
+    0.830616400f, -0.556845037f,
+    0.831469612f, -0.555570233f,
+    0.832320868f, -0.554294121f,
+    0.833170165f, -0.553016706f,
+    0.834017501f, -0.551737988f,
+    0.834862875f, -0.550457973f,
+    0.835706284f, -0.549176662f,
+    0.836547727f, -0.547894059f,
+    0.837387202f, -0.546610167f,
+    0.838224706f, -0.545324988f,
+    0.839060237f, -0.544038527f,
+    0.839893794f, -0.542750785f,
+    0.840725375f, -0.541461766f,
+    0.841554977f, -0.540171473f,
+    0.842382600f, -0.538879909f,
+    0.843208240f, -0.537587076f,
+    0.844031895f, -0.536292979f,
+    0.844853565f, -0.534997620f,
+    0.845673247f, -0.533701002f,
+    0.846490939f, -0.532403128f,
+    0.847306639f, -0.531104001f,
+    0.848120345f, -0.529803625f,
+    0.848932055f, -0.528502002f,
+    0.849741768f, -0.527199135f,
+    0.850549481f, -0.525895027f,
+    0.851355193f, -0.524589683f,
+    0.852158902f, -0.523283103f,
+    0.852960605f, -0.521975293f,
+    0.853760301f, -0.520666254f,
+    0.854557988f, -0.519355990f,
+    0.855353665f, -0.518044504f,
+    0.856147328f, -0.516731799f,
+    0.856938977f, -0.515417878f,
+    0.857728610f, -0.514102744f,
+    0.858516224f, -0.512786401f,
+    0.859301818f, -0.511468850f,
+    0.860085390f, -0.510150097f,
+    0.860866939f, -0.508830143f,
+    0.861646461f, -0.507508991f,
+    0.862423956f, -0.506186645f,
+    0.863199422f, -0.504863109f,
+    0.863972856f, -0.503538384f,
+    0.864744258f, -0.502212474f,
+    0.865513624f, -0.500885383f,
+    0.866280954f, -0.499557113f,
+    0.867046246f, -0.498227667f,
+    0.867809497f, -0.496897049f,
+    0.868570706f, -0.495565262f,
+    0.869329871f, -0.494232309f,
+    0.870086991f, -0.492898192f,
+    0.870842063f, -0.491562916f,
+    0.871595087f, -0.490226483f,
+    0.872346059f, -0.488888897f,
+    0.873094978f, -0.487550160f,
+    0.873841843f, -0.486210276f,
+    0.874586652f, -0.484869248f,
+    0.875329403f, -0.483527079f,
+    0.876070094f, -0.482183772f,
+    0.876808724f, -0.480839331f,
+    0.877545290f, -0.479493758f,
+    0.878279792f, -0.478147056f,
+    0.879012226f, -0.476799230f,
+    0.879742593f, -0.475450282f,
+    0.880470889f, -0.474100215f,
+    0.881197113f, -0.472749032f,
+    0.881921264f, -0.471396737f,
+    0.882643340f, -0.470043332f,
+    0.883363339f, -0.468688822f,
+    0.884081259f, -0.467333209f,
+    0.884797098f, -0.465976496f,
+    0.885510856f, -0.464618686f,
+    0.886222530f, -0.463259784f,
+    0.886932119f, -0.461899791f,
+    0.887639620f, -0.460538711f,
+    0.888345033f, -0.459176548f,
+    0.889048356f, -0.457813304f,
+    0.889749586f, -0.456448982f,
+    0.890448723f, -0.455083587f,
+    0.891145765f, -0.453717121f,
+    0.891840709f, -0.452349587f,
+    0.892533555f, -0.450980989f,
+    0.893224301f, -0.449611330f,
+    0.893912945f, -0.448240612f,
+    0.894599486f, -0.446868840f,
+    0.895283921f, -0.445496017f,
+    0.895966250f, -0.444122145f,
+    0.896646470f, -0.442747228f,
+    0.897324581f, -0.441371269f,
+    0.898000580f, -0.439994271f,
+    0.898674466f, -0.438616239f,
+    0.899346237f, -0.437237174f,
+    0.900015892f, -0.435857080f,
+    0.900683429f, -0.434475961f,
+    0.901348847f, -0.433093819f,
+    0.902012144f, -0.431710658f,
+    0.902673318f, -0.430326481f,
+    0.903332368f, -0.428941292f,
+    0.903989293f, -0.427555093f,
+    0.904644091f, -0.426167889f,
+    0.905296759f, -0.424779681f,
+    0.905947298f, -0.423390474f,
+    0.906595705f, -0.422000271f,
+    0.907241978f, -0.420609074f,
+    0.907886116f, -0.419216888f,
+    0.908528119f, -0.417823716f,
+    0.909167983f, -0.416429560f,
+    0.909805708f, -0.415034424f,
+    0.910441292f, -0.413638312f,
+    0.911074734f, -0.412241227f,
+    0.911706032f, -0.410843171f,
+    0.912335185f, -0.409444149f,
+    0.912962190f, -0.408044163f,
+    0.913587048f, -0.406643217f,
+    0.914209756f, -0.405241314f,
+    0.914830312f, -0.403838458f,
+    0.915448716f, -0.402434651f,
+    0.916064966f, -0.401029897f,
+    0.916679060f, -0.399624200f,
+    0.917290997f, -0.398217562f,
+    0.917900776f, -0.396809987f,
+    0.918508394f, -0.395401479f,
+    0.919113852f, -0.393992040f,
+    0.919717146f, -0.392581674f,
+    0.920318277f, -0.391170384f,
+    0.920917242f, -0.389758174f,
+    0.921514039f, -0.388345047f,
+    0.922108669f, -0.386931006f,
+    0.922701128f, -0.385516054f,
+    0.923291417f, -0.384100195f,
+    0.923879533f, -0.382683432f,
+    0.924465474f, -0.381265769f,
+    0.925049241f, -0.379847209f,
+    0.925630831f, -0.378427755f,
+    0.926210242f, -0.377007410f,
+    0.926787474f, -0.375586178f,
+    0.927362526f, -0.374164063f,
+    0.927935395f, -0.372741067f,
+    0.928506080f, -0.371317194f,
+    0.929074581f, -0.369892447f,
+    0.929640896f, -0.368466830f,
+    0.930205023f, -0.367040346f,
+    0.930766961f, -0.365612998f,
+    0.931326709f, -0.364184790f,
+    0.931884266f, -0.362755724f,
+    0.932439629f, -0.361325806f,
+    0.932992799f, -0.359895037f,
+    0.933543773f, -0.358463421f,
+    0.934092550f, -0.357030961f,
+    0.934639130f, -0.355597662f,
+    0.935183510f, -0.354163525f,
+    0.935725689f, -0.352728556f,
+    0.936265667f, -0.351292756f,
+    0.936803442f, -0.349856130f,
+    0.937339012f, -0.348418680f,
+    0.937872376f, -0.346980411f,
+    0.938403534f, -0.345541325f,
+    0.938932484f, -0.344101426f,
+    0.939459224f, -0.342660717f,
+    0.939983753f, -0.341219202f,
+    0.940506071f, -0.339776884f,
+    0.941026175f, -0.338333767f,
+    0.941544065f, -0.336889853f,
+    0.942059740f, -0.335445147f,
+    0.942573198f, -0.333999651f,
+    0.943084437f, -0.332553370f,
+    0.943593458f, -0.331106306f,
+    0.944100258f, -0.329658463f,
+    0.944604837f, -0.328209844f,
+    0.945107193f, -0.326760452f,
+    0.945607325f, -0.325310292f,
+    0.946105232f, -0.323859367f,
+    0.946600913f, -0.322407679f,
+    0.947094366f, -0.320955232f,
+    0.947585591f, -0.319502031f,
+    0.948074586f, -0.318048077f,
+    0.948561350f, -0.316593376f,
+    0.949045882f, -0.315137929f,
+    0.949528181f, -0.313681740f,
+    0.950008245f, -0.312224814f,
+    0.950486074f, -0.310767153f,
+    0.950961666f, -0.309308760f,
+    0.951435021f, -0.307849640f,
+    0.951906137f, -0.306389795f,
+    0.952375013f, -0.304929230f,
+    0.952841648f, -0.303467947f,
+    0.953306040f, -0.302005949f,
+    0.953768190f, -0.300543241f,
+    0.954228095f, -0.299079826f,
+    0.954685755f, -0.297615707f,
+    0.955141168f, -0.296150888f,
+    0.955594334f, -0.294685372f,
+    0.956045251f, -0.293219163f,
+    0.956493919f, -0.291752263f,
+    0.956940336f, -0.290284677f,
+    0.957384501f, -0.288816408f,
+    0.957826413f, -0.287347460f,
+    0.958266071f, -0.285877835f,
+    0.958703475f, -0.284407537f,
+    0.959138622f, -0.282936570f,
+    0.959571513f, -0.281464938f,
+    0.960002146f, -0.279992643f,
+    0.960430519f, -0.278519689f,
+    0.960856633f, -0.277046080f,
+    0.961280486f, -0.275571819f,
+    0.961702077f, -0.274096910f,
+    0.962121404f, -0.272621355f,
+    0.962538468f, -0.271145160f,
+    0.962953267f, -0.269668326f,
+    0.963365800f, -0.268190857f,
+    0.963776066f, -0.266712757f,
+    0.964184064f, -0.265234030f,
+    0.964589793f, -0.263754679f,
+    0.964993253f, -0.262274707f,
+    0.965394442f, -0.260794118f,
+    0.965793359f, -0.259312915f,
+    0.966190003f, -0.257831102f,
+    0.966584374f, -0.256348682f,
+    0.966976471f, -0.254865660f,
+    0.967366292f, -0.253382037f,
+    0.967753837f, -0.251897818f,
+    0.968139105f, -0.250413007f,
+    0.968522094f, -0.248927606f,
+    0.968902805f, -0.247441619f,
+    0.969281235f, -0.245955050f,
+    0.969657385f, -0.244467903f,
+    0.970031253f, -0.242980180f,
+    0.970402839f, -0.241491885f,
+    0.970772141f, -0.240003022f,
+    0.971139158f, -0.238513595f,
+    0.971503891f, -0.237023606f,
+    0.971866337f, -0.235533059f,
+    0.972226497f, -0.234041959f,
+    0.972584369f, -0.232550307f,
+    0.972939952f, -0.231058108f,
+    0.973293246f, -0.229565366f,
+    0.973644250f, -0.228072083f,
+    0.973992962f, -0.226578264f,
+    0.974339383f, -0.225083911f,
+    0.974683511f, -0.223589029f,
+    0.975025345f, -0.222093621f,
+    0.975364885f, -0.220597690f,
+    0.975702130f, -0.219101240f,
+    0.976037079f, -0.217604275f,
+    0.976369731f, -0.216106797f,
+    0.976700086f, -0.214608811f,
+    0.977028143f, -0.213110320f,
+    0.977353900f, -0.211611327f,
+    0.977677358f, -0.210111837f,
+    0.977998515f, -0.208611852f,
+    0.978317371f, -0.207111376f,
+    0.978633924f, -0.205610413f,
+    0.978948175f, -0.204108966f,
+    0.979260123f, -0.202607039f,
+    0.979569766f, -0.201104635f,
+    0.979877104f, -0.199601758f,
+    0.980182136f, -0.198098411f,
+    0.980484862f, -0.196594598f,
+    0.980785280f, -0.195090322f,
+    0.981083391f, -0.193585587f,
+    0.981379193f, -0.192080397f,
+    0.981672686f, -0.190574755f,
+    0.981963869f, -0.189068664f,
+    0.982252741f, -0.187562129f,
+    0.982539302f, -0.186055152f,
+    0.982823551f, -0.184547737f,
+    0.983105487f, -0.183039888f,
+    0.983385110f, -0.181531608f,
+    0.983662419f, -0.180022901f,
+    0.983937413f, -0.178513771f,
+    0.984210092f, -0.177004220f,
+    0.984480455f, -0.175494253f,
+    0.984748502f, -0.173983873f,
+    0.985014231f, -0.172473084f,
+    0.985277642f, -0.170961889f,
+    0.985538735f, -0.169450291f,
+    0.985797509f, -0.167938295f,
+    0.986053963f, -0.166425904f,
+    0.986308097f, -0.164913120f,
+    0.986559910f, -0.163399949f,
+    0.986809402f, -0.161886394f,
+    0.987056571f, -0.160372457f,
+    0.987301418f, -0.158858143f,
+    0.987543942f, -0.157343456f,
+    0.987784142f, -0.155828398f,
+    0.988022017f, -0.154312973f,
+    0.988257568f, -0.152797185f,
+    0.988490793f, -0.151281038f,
+    0.988721692f, -0.149764535f,
+    0.988950265f, -0.148247679f,
+    0.989176510f, -0.146730474f,
+    0.989400428f, -0.145212925f,
+    0.989622017f, -0.143695033f,
+    0.989841278f, -0.142176804f,
+    0.990058210f, -0.140658239f,
+    0.990272812f, -0.139139344f,
+    0.990485084f, -0.137620122f,
+    0.990695025f, -0.136100575f,
+    0.990902635f, -0.134580709f,
+    0.991107914f, -0.133060525f,
+    0.991310860f, -0.131540029f,
+    0.991511473f, -0.130019223f,
+    0.991709754f, -0.128498111f,
+    0.991905700f, -0.126976696f,
+    0.992099313f, -0.125454983f,
+    0.992290591f, -0.123932975f,
+    0.992479535f, -0.122410675f,
+    0.992666142f, -0.120888087f,
+    0.992850414f, -0.119365215f,
+    0.993032350f, -0.117842062f,
+    0.993211949f, -0.116318631f,
+    0.993389211f, -0.114794927f,
+    0.993564136f, -0.113270952f,
+    0.993736722f, -0.111746711f,
+    0.993906970f, -0.110222207f,
+    0.994074879f, -0.108697444f,
+    0.994240449f, -0.107172425f,
+    0.994403680f, -0.105647154f,
+    0.994564571f, -0.104121634f,
+    0.994723121f, -0.102595869f,
+    0.994879331f, -0.101069863f,
+    0.995033199f, -0.099543619f,
+    0.995184727f, -0.098017140f,
+    0.995333912f, -0.096490431f,
+    0.995480755f, -0.094963495f,
+    0.995625256f, -0.093436336f,
+    0.995767414f, -0.091908956f,
+    0.995907229f, -0.090381361f,
+    0.996044701f, -0.088853553f,
+    0.996179829f, -0.087325535f,
+    0.996312612f, -0.085797312f,
+    0.996443051f, -0.084268888f,
+    0.996571146f, -0.082740265f,
+    0.996696895f, -0.081211447f,
+    0.996820299f, -0.079682438f,
+    0.996941358f, -0.078153242f,
+    0.997060070f, -0.076623861f,
+    0.997176437f, -0.075094301f,
+    0.997290457f, -0.073564564f,
+    0.997402130f, -0.072034653f,
+    0.997511456f, -0.070504573f,
+    0.997618435f, -0.068974328f,
+    0.997723067f, -0.067443920f,
+    0.997825350f, -0.065913353f,
+    0.997925286f, -0.064382631f,
+    0.998022874f, -0.062851758f,
+    0.998118113f, -0.061320736f,
+    0.998211003f, -0.059789571f,
+    0.998301545f, -0.058258265f,
+    0.998389737f, -0.056726821f,
+    0.998475581f, -0.055195244f,
+    0.998559074f, -0.053663538f,
+    0.998640218f, -0.052131705f,
+    0.998719012f, -0.050599749f,
+    0.998795456f, -0.049067674f,
+    0.998869550f, -0.047535484f,
+    0.998941293f, -0.046003182f,
+    0.999010686f, -0.044470772f,
+    0.999077728f, -0.042938257f,
+    0.999142419f, -0.041405641f,
+    0.999204759f, -0.039872928f,
+    0.999264747f, -0.038340120f,
+    0.999322385f, -0.036807223f,
+    0.999377670f, -0.035274239f,
+    0.999430605f, -0.033741172f,
+    0.999481187f, -0.032208025f,
+    0.999529418f, -0.030674803f,
+    0.999575296f, -0.029141509f,
+    0.999618822f, -0.027608146f,
+    0.999659997f, -0.026074718f,
+    0.999698819f, -0.024541229f,
+    0.999735288f, -0.023007681f,
+    0.999769405f, -0.021474080f,
+    0.999801170f, -0.019940429f,
+    0.999830582f, -0.018406730f,
+    0.999857641f, -0.016872988f,
+    0.999882347f, -0.015339206f,
+    0.999904701f, -0.013805389f,
+    0.999924702f, -0.012271538f,
+    0.999942350f, -0.010737659f,
+    0.999957645f, -0.009203755f,
+    0.999970586f, -0.007669829f,
+    0.999981175f, -0.006135885f,
+    0.999989411f, -0.004601926f,
+    0.999995294f, -0.003067957f,
+    0.999998823f, -0.001533980f
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+/**
+  @brief  Q31 Twiddle factors Table
+*/
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q31_16)
+/**
+  @par
+  Example code for Q31 Twiddle factors Generation::
+  @par
+  <pre> for(i = 0; i< 3N/4; i++)
+  {
+     twiddleCoefQ31[2*i]   = cos(i * 2*PI/(float)N);
+     twiddleCoefQ31[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 16, PI = 3.14159265358979
+  @par
+  Cos and Sin values are interleaved fashion
+  @par
+  Convert Floating point to Q31(Fixed point 1.31):
+ 	round(twiddleCoefQ31(i) * pow(2, 31))
+ */
+const q31_t twiddleCoef_16_q31[24] = {
+    (q31_t)0x7FFFFFFF, (q31_t)0x00000000,
+    (q31_t)0x7641AF3C, (q31_t)0x30FBC54D,
+    (q31_t)0x5A82799A, (q31_t)0x5A82799A,
+    (q31_t)0x30FBC54D, (q31_t)0x7641AF3C,
+    (q31_t)0x00000000, (q31_t)0x7FFFFFFF,
+    (q31_t)0xCF043AB2, (q31_t)0x7641AF3C,
+    (q31_t)0xA57D8666, (q31_t)0x5A82799A,
+    (q31_t)0x89BE50C3, (q31_t)0x30FBC54D,
+    (q31_t)0x80000000, (q31_t)0x00000000,
+    (q31_t)0x89BE50C3, (q31_t)0xCF043AB2,
+    (q31_t)0xA57D8666, (q31_t)0xA57D8666,
+    (q31_t)0xCF043AB2, (q31_t)0x89BE50C3
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q31_32)
+/**
+  @par
+  Example code for Q31 Twiddle factors Generation::
+  @par
+  <pre>for (i = 0; i< 3N/4; i++)
+  {
+     twiddleCoefQ31[2*i]   = cos(i * 2*PI/(float)N);
+     twiddleCoefQ31[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 32, PI = 3.14159265358979
+  @par
+  Cos and Sin values are interleaved fashion
+  @par
+  Convert Floating point to Q31(Fixed point 1.31):
+ 	round(twiddleCoefQ31(i) * pow(2, 31))
+ */
+const q31_t twiddleCoef_32_q31[48] = {
+    (q31_t)0x7FFFFFFF, (q31_t)0x00000000,
+    (q31_t)0x7D8A5F3F, (q31_t)0x18F8B83C,
+    (q31_t)0x7641AF3C, (q31_t)0x30FBC54D,
+    (q31_t)0x6A6D98A4, (q31_t)0x471CECE6,
+    (q31_t)0x5A82799A, (q31_t)0x5A82799A,
+    (q31_t)0x471CECE6, (q31_t)0x6A6D98A4,
+    (q31_t)0x30FBC54D, (q31_t)0x7641AF3C,
+    (q31_t)0x18F8B83C, (q31_t)0x7D8A5F3F,
+    (q31_t)0x00000000, (q31_t)0x7FFFFFFF,
+    (q31_t)0xE70747C3, (q31_t)0x7D8A5F3F,
+    (q31_t)0xCF043AB2, (q31_t)0x7641AF3C,
+    (q31_t)0xB8E31319, (q31_t)0x6A6D98A4,
+    (q31_t)0xA57D8666, (q31_t)0x5A82799A,
+    (q31_t)0x9592675B, (q31_t)0x471CECE6,
+    (q31_t)0x89BE50C3, (q31_t)0x30FBC54D,
+    (q31_t)0x8275A0C0, (q31_t)0x18F8B83C,
+    (q31_t)0x80000000, (q31_t)0x00000000,
+    (q31_t)0x8275A0C0, (q31_t)0xE70747C3,
+    (q31_t)0x89BE50C3, (q31_t)0xCF043AB2,
+    (q31_t)0x9592675B, (q31_t)0xB8E31319,
+    (q31_t)0xA57D8666, (q31_t)0xA57D8666,
+    (q31_t)0xB8E31319, (q31_t)0x9592675B,
+    (q31_t)0xCF043AB2, (q31_t)0x89BE50C3,
+    (q31_t)0xE70747C3, (q31_t)0x8275A0C0
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q31_64)
+/**
+  @par
+  Example code for Q31 Twiddle factors Generation::
+  @par
+  <pre>for (i = 0; i< 3N/4; i++)
+  {
+     twiddleCoefQ31[2*i]   = cos(i * 2*PI/(float)N);
+     twiddleCoefQ31[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 64, PI = 3.14159265358979
+  @par
+  Cos and Sin values are interleaved fashion
+  @par
+  Convert Floating point to Q31(Fixed point 1.31):
+ 	round(twiddleCoefQ31(i) * pow(2, 31))
+ */
+const q31_t twiddleCoef_64_q31[96] = {
+	(q31_t)0x7FFFFFFF, (q31_t)0x00000000, (q31_t)0x7F62368F,
+	(q31_t)0x0C8BD35E, (q31_t)0x7D8A5F3F, (q31_t)0x18F8B83C,
+	(q31_t)0x7A7D055B, (q31_t)0x25280C5D, (q31_t)0x7641AF3C,
+	(q31_t)0x30FBC54D, (q31_t)0x70E2CBC6, (q31_t)0x3C56BA70,
+	(q31_t)0x6A6D98A4, (q31_t)0x471CECE6, (q31_t)0x62F201AC,
+	(q31_t)0x5133CC94, (q31_t)0x5A82799A, (q31_t)0x5A82799A,
+	(q31_t)0x5133CC94, (q31_t)0x62F201AC, (q31_t)0x471CECE6,
+	(q31_t)0x6A6D98A4, (q31_t)0x3C56BA70, (q31_t)0x70E2CBC6,
+	(q31_t)0x30FBC54D, (q31_t)0x7641AF3C, (q31_t)0x25280C5D,
+	(q31_t)0x7A7D055B, (q31_t)0x18F8B83C, (q31_t)0x7D8A5F3F,
+	(q31_t)0x0C8BD35E, (q31_t)0x7F62368F, (q31_t)0x00000000,
+	(q31_t)0x7FFFFFFF, (q31_t)0xF3742CA1, (q31_t)0x7F62368F,
+	(q31_t)0xE70747C3, (q31_t)0x7D8A5F3F, (q31_t)0xDAD7F3A2,
+	(q31_t)0x7A7D055B, (q31_t)0xCF043AB2, (q31_t)0x7641AF3C,
+	(q31_t)0xC3A9458F, (q31_t)0x70E2CBC6, (q31_t)0xB8E31319,
+	(q31_t)0x6A6D98A4, (q31_t)0xAECC336B, (q31_t)0x62F201AC,
+	(q31_t)0xA57D8666, (q31_t)0x5A82799A, (q31_t)0x9D0DFE53,
+	(q31_t)0x5133CC94, (q31_t)0x9592675B, (q31_t)0x471CECE6,
+	(q31_t)0x8F1D343A, (q31_t)0x3C56BA70, (q31_t)0x89BE50C3,
+	(q31_t)0x30FBC54D, (q31_t)0x8582FAA4, (q31_t)0x25280C5D,
+	(q31_t)0x8275A0C0, (q31_t)0x18F8B83C, (q31_t)0x809DC970,
+	(q31_t)0x0C8BD35E, (q31_t)0x80000000, (q31_t)0x00000000,
+	(q31_t)0x809DC970, (q31_t)0xF3742CA1, (q31_t)0x8275A0C0,
+	(q31_t)0xE70747C3, (q31_t)0x8582FAA4, (q31_t)0xDAD7F3A2,
+	(q31_t)0x89BE50C3, (q31_t)0xCF043AB2, (q31_t)0x8F1D343A,
+	(q31_t)0xC3A9458F, (q31_t)0x9592675B, (q31_t)0xB8E31319,
+	(q31_t)0x9D0DFE53, (q31_t)0xAECC336B, (q31_t)0xA57D8666,
+	(q31_t)0xA57D8666, (q31_t)0xAECC336B, (q31_t)0x9D0DFE53,
+	(q31_t)0xB8E31319, (q31_t)0x9592675B, (q31_t)0xC3A9458F,
+	(q31_t)0x8F1D343A, (q31_t)0xCF043AB2, (q31_t)0x89BE50C3,
+	(q31_t)0xDAD7F3A2, (q31_t)0x8582FAA4, (q31_t)0xE70747C3,
+	(q31_t)0x8275A0C0, (q31_t)0xF3742CA1, (q31_t)0x809DC970
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q31_128)
+/**
+  @par
+  Example code for Q31 Twiddle factors Generation::
+  @par
+  <pre>for (i = 0; i < 3N/4; i++)
+  {
+     twiddleCoefQ31[2*i]   = cos(i * 2*PI/(float)N);
+     twiddleCoefQ31[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 128, PI = 3.14159265358979
+  @par
+  Cos and Sin values are interleaved fashion
+  @par
+  Convert Floating point to Q31(Fixed point 1.31):
+ 	round(twiddleCoefQ31(i) * pow(2, 31))
+ */
+const q31_t twiddleCoef_128_q31[192] = {
+	(q31_t)0x7FFFFFFF, (q31_t)0x00000000, (q31_t)0x7FD8878D,
+	(q31_t)0x0647D97C, (q31_t)0x7F62368F, (q31_t)0x0C8BD35E,
+	(q31_t)0x7E9D55FC, (q31_t)0x12C8106E, (q31_t)0x7D8A5F3F,
+	(q31_t)0x18F8B83C, (q31_t)0x7C29FBEE, (q31_t)0x1F19F97B,
+	(q31_t)0x7A7D055B, (q31_t)0x25280C5D, (q31_t)0x78848413,
+	(q31_t)0x2B1F34EB, (q31_t)0x7641AF3C, (q31_t)0x30FBC54D,
+	(q31_t)0x73B5EBD0, (q31_t)0x36BA2013, (q31_t)0x70E2CBC6,
+	(q31_t)0x3C56BA70, (q31_t)0x6DCA0D14, (q31_t)0x41CE1E64,
+	(q31_t)0x6A6D98A4, (q31_t)0x471CECE6, (q31_t)0x66CF811F,
+	(q31_t)0x4C3FDFF3, (q31_t)0x62F201AC, (q31_t)0x5133CC94,
+	(q31_t)0x5ED77C89, (q31_t)0x55F5A4D2, (q31_t)0x5A82799A,
+	(q31_t)0x5A82799A, (q31_t)0x55F5A4D2, (q31_t)0x5ED77C89,
+	(q31_t)0x5133CC94, (q31_t)0x62F201AC, (q31_t)0x4C3FDFF3,
+	(q31_t)0x66CF811F, (q31_t)0x471CECE6, (q31_t)0x6A6D98A4,
+	(q31_t)0x41CE1E64, (q31_t)0x6DCA0D14, (q31_t)0x3C56BA70,
+	(q31_t)0x70E2CBC6, (q31_t)0x36BA2013, (q31_t)0x73B5EBD0,
+	(q31_t)0x30FBC54D, (q31_t)0x7641AF3C, (q31_t)0x2B1F34EB,
+	(q31_t)0x78848413, (q31_t)0x25280C5D, (q31_t)0x7A7D055B,
+	(q31_t)0x1F19F97B, (q31_t)0x7C29FBEE, (q31_t)0x18F8B83C,
+	(q31_t)0x7D8A5F3F, (q31_t)0x12C8106E, (q31_t)0x7E9D55FC,
+	(q31_t)0x0C8BD35E, (q31_t)0x7F62368F, (q31_t)0x0647D97C,
+	(q31_t)0x7FD8878D, (q31_t)0x00000000, (q31_t)0x7FFFFFFF,
+	(q31_t)0xF9B82683, (q31_t)0x7FD8878D, (q31_t)0xF3742CA1,
+	(q31_t)0x7F62368F, (q31_t)0xED37EF91, (q31_t)0x7E9D55FC,
+	(q31_t)0xE70747C3, (q31_t)0x7D8A5F3F, (q31_t)0xE0E60684,
+	(q31_t)0x7C29FBEE, (q31_t)0xDAD7F3A2, (q31_t)0x7A7D055B,
+	(q31_t)0xD4E0CB14, (q31_t)0x78848413, (q31_t)0xCF043AB2,
+	(q31_t)0x7641AF3C, (q31_t)0xC945DFEC, (q31_t)0x73B5EBD0,
+	(q31_t)0xC3A9458F, (q31_t)0x70E2CBC6, (q31_t)0xBE31E19B,
+	(q31_t)0x6DCA0D14, (q31_t)0xB8E31319, (q31_t)0x6A6D98A4,
+	(q31_t)0xB3C0200C, (q31_t)0x66CF811F, (q31_t)0xAECC336B,
+	(q31_t)0x62F201AC, (q31_t)0xAA0A5B2D, (q31_t)0x5ED77C89,
+	(q31_t)0xA57D8666, (q31_t)0x5A82799A, (q31_t)0xA1288376,
+	(q31_t)0x55F5A4D2, (q31_t)0x9D0DFE53, (q31_t)0x5133CC94,
+	(q31_t)0x99307EE0, (q31_t)0x4C3FDFF3, (q31_t)0x9592675B,
+	(q31_t)0x471CECE6, (q31_t)0x9235F2EB, (q31_t)0x41CE1E64,
+	(q31_t)0x8F1D343A, (q31_t)0x3C56BA70, (q31_t)0x8C4A142F,
+	(q31_t)0x36BA2013, (q31_t)0x89BE50C3, (q31_t)0x30FBC54D,
+	(q31_t)0x877B7BEC, (q31_t)0x2B1F34EB, (q31_t)0x8582FAA4,
+	(q31_t)0x25280C5D, (q31_t)0x83D60411, (q31_t)0x1F19F97B,
+	(q31_t)0x8275A0C0, (q31_t)0x18F8B83C, (q31_t)0x8162AA03,
+	(q31_t)0x12C8106E, (q31_t)0x809DC970, (q31_t)0x0C8BD35E,
+	(q31_t)0x80277872, (q31_t)0x0647D97C, (q31_t)0x80000000,
+	(q31_t)0x00000000, (q31_t)0x80277872, (q31_t)0xF9B82683,
+	(q31_t)0x809DC970, (q31_t)0xF3742CA1, (q31_t)0x8162AA03,
+	(q31_t)0xED37EF91, (q31_t)0x8275A0C0, (q31_t)0xE70747C3,
+	(q31_t)0x83D60411, (q31_t)0xE0E60684, (q31_t)0x8582FAA4,
+	(q31_t)0xDAD7F3A2, (q31_t)0x877B7BEC, (q31_t)0xD4E0CB14,
+	(q31_t)0x89BE50C3, (q31_t)0xCF043AB2, (q31_t)0x8C4A142F,
+	(q31_t)0xC945DFEC, (q31_t)0x8F1D343A, (q31_t)0xC3A9458F,
+	(q31_t)0x9235F2EB, (q31_t)0xBE31E19B, (q31_t)0x9592675B,
+	(q31_t)0xB8E31319, (q31_t)0x99307EE0, (q31_t)0xB3C0200C,
+	(q31_t)0x9D0DFE53, (q31_t)0xAECC336B, (q31_t)0xA1288376,
+	(q31_t)0xAA0A5B2D, (q31_t)0xA57D8666, (q31_t)0xA57D8666,
+	(q31_t)0xAA0A5B2D, (q31_t)0xA1288376, (q31_t)0xAECC336B,
+	(q31_t)0x9D0DFE53, (q31_t)0xB3C0200C, (q31_t)0x99307EE0,
+	(q31_t)0xB8E31319, (q31_t)0x9592675B, (q31_t)0xBE31E19B,
+	(q31_t)0x9235F2EB, (q31_t)0xC3A9458F, (q31_t)0x8F1D343A,
+	(q31_t)0xC945DFEC, (q31_t)0x8C4A142F, (q31_t)0xCF043AB2,
+	(q31_t)0x89BE50C3, (q31_t)0xD4E0CB14, (q31_t)0x877B7BEC,
+	(q31_t)0xDAD7F3A2, (q31_t)0x8582FAA4, (q31_t)0xE0E60684,
+	(q31_t)0x83D60411, (q31_t)0xE70747C3, (q31_t)0x8275A0C0,
+	(q31_t)0xED37EF91, (q31_t)0x8162AA03, (q31_t)0xF3742CA1,
+	(q31_t)0x809DC970, (q31_t)0xF9B82683, (q31_t)0x80277872
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q31_256)
+/**
+  @par
+  Example code for Q31 Twiddle factors Generation::
+  @par
+  <pre>for (i = 0; i< 3N/4; i++)
+  {
+     twiddleCoefQ31[2*i]   = cos(i * 2*PI/(float)N);
+     twiddleCoefQ31[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 256, PI = 3.14159265358979
+  @par
+  Cos and Sin values are interleaved fashion
+  @par
+  Convert Floating point to Q31(Fixed point 1.31):
+ 	round(twiddleCoefQ31(i) * pow(2, 31))
+ 
+ */
+const q31_t twiddleCoef_256_q31[384] = {
+	(q31_t)0x7FFFFFFF, (q31_t)0x00000000, (q31_t)0x7FF62182,
+	(q31_t)0x03242ABF, (q31_t)0x7FD8878D, (q31_t)0x0647D97C,
+	(q31_t)0x7FA736B4, (q31_t)0x096A9049, (q31_t)0x7F62368F,
+	(q31_t)0x0C8BD35E, (q31_t)0x7F0991C3, (q31_t)0x0FAB272B,
+	(q31_t)0x7E9D55FC, (q31_t)0x12C8106E, (q31_t)0x7E1D93E9,
+	(q31_t)0x15E21444, (q31_t)0x7D8A5F3F, (q31_t)0x18F8B83C,
+	(q31_t)0x7CE3CEB1, (q31_t)0x1C0B826A, (q31_t)0x7C29FBEE,
+	(q31_t)0x1F19F97B, (q31_t)0x7B5D039D, (q31_t)0x2223A4C5,
+	(q31_t)0x7A7D055B, (q31_t)0x25280C5D, (q31_t)0x798A23B1,
+	(q31_t)0x2826B928, (q31_t)0x78848413, (q31_t)0x2B1F34EB,
+	(q31_t)0x776C4EDB, (q31_t)0x2E110A62, (q31_t)0x7641AF3C,
+	(q31_t)0x30FBC54D, (q31_t)0x7504D345, (q31_t)0x33DEF287,
+	(q31_t)0x73B5EBD0, (q31_t)0x36BA2013, (q31_t)0x72552C84,
+	(q31_t)0x398CDD32, (q31_t)0x70E2CBC6, (q31_t)0x3C56BA70,
+	(q31_t)0x6F5F02B1, (q31_t)0x3F1749B7, (q31_t)0x6DCA0D14,
+	(q31_t)0x41CE1E64, (q31_t)0x6C242960, (q31_t)0x447ACD50,
+	(q31_t)0x6A6D98A4, (q31_t)0x471CECE6, (q31_t)0x68A69E81,
+	(q31_t)0x49B41533, (q31_t)0x66CF811F, (q31_t)0x4C3FDFF3,
+	(q31_t)0x64E88926, (q31_t)0x4EBFE8A4, (q31_t)0x62F201AC,
+	(q31_t)0x5133CC94, (q31_t)0x60EC3830, (q31_t)0x539B2AEF,
+	(q31_t)0x5ED77C89, (q31_t)0x55F5A4D2, (q31_t)0x5CB420DF,
+	(q31_t)0x5842DD54, (q31_t)0x5A82799A, (q31_t)0x5A82799A,
+	(q31_t)0x5842DD54, (q31_t)0x5CB420DF, (q31_t)0x55F5A4D2,
+	(q31_t)0x5ED77C89, (q31_t)0x539B2AEF, (q31_t)0x60EC3830,
+	(q31_t)0x5133CC94, (q31_t)0x62F201AC, (q31_t)0x4EBFE8A4,
+	(q31_t)0x64E88926, (q31_t)0x4C3FDFF3, (q31_t)0x66CF811F,
+	(q31_t)0x49B41533, (q31_t)0x68A69E81, (q31_t)0x471CECE6,
+	(q31_t)0x6A6D98A4, (q31_t)0x447ACD50, (q31_t)0x6C242960,
+	(q31_t)0x41CE1E64, (q31_t)0x6DCA0D14, (q31_t)0x3F1749B7,
+	(q31_t)0x6F5F02B1, (q31_t)0x3C56BA70, (q31_t)0x70E2CBC6,
+	(q31_t)0x398CDD32, (q31_t)0x72552C84, (q31_t)0x36BA2013,
+	(q31_t)0x73B5EBD0, (q31_t)0x33DEF287, (q31_t)0x7504D345,
+	(q31_t)0x30FBC54D, (q31_t)0x7641AF3C, (q31_t)0x2E110A62,
+	(q31_t)0x776C4EDB, (q31_t)0x2B1F34EB, (q31_t)0x78848413,
+	(q31_t)0x2826B928, (q31_t)0x798A23B1, (q31_t)0x25280C5D,
+	(q31_t)0x7A7D055B, (q31_t)0x2223A4C5, (q31_t)0x7B5D039D,
+	(q31_t)0x1F19F97B, (q31_t)0x7C29FBEE, (q31_t)0x1C0B826A,
+	(q31_t)0x7CE3CEB1, (q31_t)0x18F8B83C, (q31_t)0x7D8A5F3F,
+	(q31_t)0x15E21444, (q31_t)0x7E1D93E9, (q31_t)0x12C8106E,
+	(q31_t)0x7E9D55FC, (q31_t)0x0FAB272B, (q31_t)0x7F0991C3,
+	(q31_t)0x0C8BD35E, (q31_t)0x7F62368F, (q31_t)0x096A9049,
+	(q31_t)0x7FA736B4, (q31_t)0x0647D97C, (q31_t)0x7FD8878D,
+	(q31_t)0x03242ABF, (q31_t)0x7FF62182, (q31_t)0x00000000,
+	(q31_t)0x7FFFFFFF, (q31_t)0xFCDBD541, (q31_t)0x7FF62182,
+	(q31_t)0xF9B82683, (q31_t)0x7FD8878D, (q31_t)0xF6956FB6,
+	(q31_t)0x7FA736B4, (q31_t)0xF3742CA1, (q31_t)0x7F62368F,
+	(q31_t)0xF054D8D4, (q31_t)0x7F0991C3, (q31_t)0xED37EF91,
+	(q31_t)0x7E9D55FC, (q31_t)0xEA1DEBBB, (q31_t)0x7E1D93E9,
+	(q31_t)0xE70747C3, (q31_t)0x7D8A5F3F, (q31_t)0xE3F47D95,
+	(q31_t)0x7CE3CEB1, (q31_t)0xE0E60684, (q31_t)0x7C29FBEE,
+	(q31_t)0xDDDC5B3A, (q31_t)0x7B5D039D, (q31_t)0xDAD7F3A2,
+	(q31_t)0x7A7D055B, (q31_t)0xD7D946D7, (q31_t)0x798A23B1,
+	(q31_t)0xD4E0CB14, (q31_t)0x78848413, (q31_t)0xD1EEF59E,
+	(q31_t)0x776C4EDB, (q31_t)0xCF043AB2, (q31_t)0x7641AF3C,
+	(q31_t)0xCC210D78, (q31_t)0x7504D345, (q31_t)0xC945DFEC,
+	(q31_t)0x73B5EBD0, (q31_t)0xC67322CD, (q31_t)0x72552C84,
+	(q31_t)0xC3A9458F, (q31_t)0x70E2CBC6, (q31_t)0xC0E8B648,
+	(q31_t)0x6F5F02B1, (q31_t)0xBE31E19B, (q31_t)0x6DCA0D14,
+	(q31_t)0xBB8532AF, (q31_t)0x6C242960, (q31_t)0xB8E31319,
+	(q31_t)0x6A6D98A4, (q31_t)0xB64BEACC, (q31_t)0x68A69E81,
+	(q31_t)0xB3C0200C, (q31_t)0x66CF811F, (q31_t)0xB140175B,
+	(q31_t)0x64E88926, (q31_t)0xAECC336B, (q31_t)0x62F201AC,
+	(q31_t)0xAC64D510, (q31_t)0x60EC3830, (q31_t)0xAA0A5B2D,
+	(q31_t)0x5ED77C89, (q31_t)0xA7BD22AB, (q31_t)0x5CB420DF,
+	(q31_t)0xA57D8666, (q31_t)0x5A82799A, (q31_t)0xA34BDF20,
+	(q31_t)0x5842DD54, (q31_t)0xA1288376, (q31_t)0x55F5A4D2,
+	(q31_t)0x9F13C7D0, (q31_t)0x539B2AEF, (q31_t)0x9D0DFE53,
+	(q31_t)0x5133CC94, (q31_t)0x9B1776D9, (q31_t)0x4EBFE8A4,
+	(q31_t)0x99307EE0, (q31_t)0x4C3FDFF3, (q31_t)0x9759617E,
+	(q31_t)0x49B41533, (q31_t)0x9592675B, (q31_t)0x471CECE6,
+	(q31_t)0x93DBD69F, (q31_t)0x447ACD50, (q31_t)0x9235F2EB,
+	(q31_t)0x41CE1E64, (q31_t)0x90A0FD4E, (q31_t)0x3F1749B7,
+	(q31_t)0x8F1D343A, (q31_t)0x3C56BA70, (q31_t)0x8DAAD37B,
+	(q31_t)0x398CDD32, (q31_t)0x8C4A142F, (q31_t)0x36BA2013,
+	(q31_t)0x8AFB2CBA, (q31_t)0x33DEF287, (q31_t)0x89BE50C3,
+	(q31_t)0x30FBC54D, (q31_t)0x8893B124, (q31_t)0x2E110A62,
+	(q31_t)0x877B7BEC, (q31_t)0x2B1F34EB, (q31_t)0x8675DC4E,
+	(q31_t)0x2826B928, (q31_t)0x8582FAA4, (q31_t)0x25280C5D,
+	(q31_t)0x84A2FC62, (q31_t)0x2223A4C5, (q31_t)0x83D60411,
+	(q31_t)0x1F19F97B, (q31_t)0x831C314E, (q31_t)0x1C0B826A,
+	(q31_t)0x8275A0C0, (q31_t)0x18F8B83C, (q31_t)0x81E26C16,
+	(q31_t)0x15E21444, (q31_t)0x8162AA03, (q31_t)0x12C8106E,
+	(q31_t)0x80F66E3C, (q31_t)0x0FAB272B, (q31_t)0x809DC970,
+	(q31_t)0x0C8BD35E, (q31_t)0x8058C94C, (q31_t)0x096A9049,
+	(q31_t)0x80277872, (q31_t)0x0647D97C, (q31_t)0x8009DE7D,
+	(q31_t)0x03242ABF, (q31_t)0x80000000, (q31_t)0x00000000,
+	(q31_t)0x8009DE7D, (q31_t)0xFCDBD541, (q31_t)0x80277872,
+	(q31_t)0xF9B82683, (q31_t)0x8058C94C, (q31_t)0xF6956FB6,
+	(q31_t)0x809DC970, (q31_t)0xF3742CA1, (q31_t)0x80F66E3C,
+	(q31_t)0xF054D8D4, (q31_t)0x8162AA03, (q31_t)0xED37EF91,
+	(q31_t)0x81E26C16, (q31_t)0xEA1DEBBB, (q31_t)0x8275A0C0,
+	(q31_t)0xE70747C3, (q31_t)0x831C314E, (q31_t)0xE3F47D95,
+	(q31_t)0x83D60411, (q31_t)0xE0E60684, (q31_t)0x84A2FC62,
+	(q31_t)0xDDDC5B3A, (q31_t)0x8582FAA4, (q31_t)0xDAD7F3A2,
+	(q31_t)0x8675DC4E, (q31_t)0xD7D946D7, (q31_t)0x877B7BEC,
+	(q31_t)0xD4E0CB14, (q31_t)0x8893B124, (q31_t)0xD1EEF59E,
+	(q31_t)0x89BE50C3, (q31_t)0xCF043AB2, (q31_t)0x8AFB2CBA,
+	(q31_t)0xCC210D78, (q31_t)0x8C4A142F, (q31_t)0xC945DFEC,
+	(q31_t)0x8DAAD37B, (q31_t)0xC67322CD, (q31_t)0x8F1D343A,
+	(q31_t)0xC3A9458F, (q31_t)0x90A0FD4E, (q31_t)0xC0E8B648,
+	(q31_t)0x9235F2EB, (q31_t)0xBE31E19B, (q31_t)0x93DBD69F,
+	(q31_t)0xBB8532AF, (q31_t)0x9592675B, (q31_t)0xB8E31319,
+	(q31_t)0x9759617E, (q31_t)0xB64BEACC, (q31_t)0x99307EE0,
+	(q31_t)0xB3C0200C, (q31_t)0x9B1776D9, (q31_t)0xB140175B,
+	(q31_t)0x9D0DFE53, (q31_t)0xAECC336B, (q31_t)0x9F13C7D0,
+	(q31_t)0xAC64D510, (q31_t)0xA1288376, (q31_t)0xAA0A5B2D,
+	(q31_t)0xA34BDF20, (q31_t)0xA7BD22AB, (q31_t)0xA57D8666,
+	(q31_t)0xA57D8666, (q31_t)0xA7BD22AB, (q31_t)0xA34BDF20,
+	(q31_t)0xAA0A5B2D, (q31_t)0xA1288376, (q31_t)0xAC64D510,
+	(q31_t)0x9F13C7D0, (q31_t)0xAECC336B, (q31_t)0x9D0DFE53,
+	(q31_t)0xB140175B, (q31_t)0x9B1776D9, (q31_t)0xB3C0200C,
+	(q31_t)0x99307EE0, (q31_t)0xB64BEACC, (q31_t)0x9759617E,
+	(q31_t)0xB8E31319, (q31_t)0x9592675B, (q31_t)0xBB8532AF,
+	(q31_t)0x93DBD69F, (q31_t)0xBE31E19B, (q31_t)0x9235F2EB,
+	(q31_t)0xC0E8B648, (q31_t)0x90A0FD4E, (q31_t)0xC3A9458F,
+	(q31_t)0x8F1D343A, (q31_t)0xC67322CD, (q31_t)0x8DAAD37B,
+	(q31_t)0xC945DFEC, (q31_t)0x8C4A142F, (q31_t)0xCC210D78,
+	(q31_t)0x8AFB2CBA, (q31_t)0xCF043AB2, (q31_t)0x89BE50C3,
+	(q31_t)0xD1EEF59E, (q31_t)0x8893B124, (q31_t)0xD4E0CB14,
+	(q31_t)0x877B7BEC, (q31_t)0xD7D946D7, (q31_t)0x8675DC4E,
+	(q31_t)0xDAD7F3A2, (q31_t)0x8582FAA4, (q31_t)0xDDDC5B3A,
+	(q31_t)0x84A2FC62, (q31_t)0xE0E60684, (q31_t)0x83D60411,
+	(q31_t)0xE3F47D95, (q31_t)0x831C314E, (q31_t)0xE70747C3,
+	(q31_t)0x8275A0C0, (q31_t)0xEA1DEBBB, (q31_t)0x81E26C16,
+	(q31_t)0xED37EF91, (q31_t)0x8162AA03, (q31_t)0xF054D8D4,
+	(q31_t)0x80F66E3C, (q31_t)0xF3742CA1, (q31_t)0x809DC970,
+	(q31_t)0xF6956FB6, (q31_t)0x8058C94C, (q31_t)0xF9B82683,
+	(q31_t)0x80277872, (q31_t)0xFCDBD541, (q31_t)0x8009DE7D
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q31_512)
+/**
+  @par
+  Example code for Q31 Twiddle factors Generation::
+  @par
+  <pre>for (i = 0; i< 3N/4; i++)
+  {
+     twiddleCoefQ31[2*i]   = cos(i * 2*PI/(float)N);
+     twiddleCoefQ31[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 512, PI = 3.14159265358979
+  @par
+  Cos and Sin values are interleaved fashion
+  @par
+  Convert Floating point to Q31(Fixed point 1.31):
+ 	round(twiddleCoefQ31(i) * pow(2, 31))
+ 
+ */
+const q31_t twiddleCoef_512_q31[768] = {
+    (q31_t)0x7FFFFFFF, (q31_t)0x00000000, (q31_t)0x7FFD885A,
+	(q31_t)0x01921D1F, (q31_t)0x7FF62182, (q31_t)0x03242ABF,
+	(q31_t)0x7FE9CBC0, (q31_t)0x04B6195D, (q31_t)0x7FD8878D,
+	(q31_t)0x0647D97C, (q31_t)0x7FC25596, (q31_t)0x07D95B9E,
+	(q31_t)0x7FA736B4, (q31_t)0x096A9049, (q31_t)0x7F872BF3,
+	(q31_t)0x0AFB6805, (q31_t)0x7F62368F, (q31_t)0x0C8BD35E,
+	(q31_t)0x7F3857F5, (q31_t)0x0E1BC2E3, (q31_t)0x7F0991C3,
+	(q31_t)0x0FAB272B, (q31_t)0x7ED5E5C6, (q31_t)0x1139F0CE,
+	(q31_t)0x7E9D55FC, (q31_t)0x12C8106E, (q31_t)0x7E5FE493,
+	(q31_t)0x145576B1, (q31_t)0x7E1D93E9, (q31_t)0x15E21444,
+	(q31_t)0x7DD6668E, (q31_t)0x176DD9DE, (q31_t)0x7D8A5F3F,
+	(q31_t)0x18F8B83C, (q31_t)0x7D3980EC, (q31_t)0x1A82A025,
+	(q31_t)0x7CE3CEB1, (q31_t)0x1C0B826A, (q31_t)0x7C894BDD,
+	(q31_t)0x1D934FE5, (q31_t)0x7C29FBEE, (q31_t)0x1F19F97B,
+	(q31_t)0x7BC5E28F, (q31_t)0x209F701C, (q31_t)0x7B5D039D,
+	(q31_t)0x2223A4C5, (q31_t)0x7AEF6323, (q31_t)0x23A6887E,
+	(q31_t)0x7A7D055B, (q31_t)0x25280C5D, (q31_t)0x7A05EEAD,
+	(q31_t)0x26A82185, (q31_t)0x798A23B1, (q31_t)0x2826B928,
+	(q31_t)0x7909A92C, (q31_t)0x29A3C484, (q31_t)0x78848413,
+	(q31_t)0x2B1F34EB, (q31_t)0x77FAB988, (q31_t)0x2C98FBBA,
+	(q31_t)0x776C4EDB, (q31_t)0x2E110A62, (q31_t)0x76D94988,
+	(q31_t)0x2F875262, (q31_t)0x7641AF3C, (q31_t)0x30FBC54D,
+	(q31_t)0x75A585CF, (q31_t)0x326E54C7, (q31_t)0x7504D345,
+	(q31_t)0x33DEF287, (q31_t)0x745F9DD1, (q31_t)0x354D9056,
+	(q31_t)0x73B5EBD0, (q31_t)0x36BA2013, (q31_t)0x7307C3D0,
+	(q31_t)0x382493B0, (q31_t)0x72552C84, (q31_t)0x398CDD32,
+	(q31_t)0x719E2CD2, (q31_t)0x3AF2EEB7, (q31_t)0x70E2CBC6,
+	(q31_t)0x3C56BA70, (q31_t)0x70231099, (q31_t)0x3DB832A5,
+	(q31_t)0x6F5F02B1, (q31_t)0x3F1749B7, (q31_t)0x6E96A99C,
+	(q31_t)0x4073F21D, (q31_t)0x6DCA0D14, (q31_t)0x41CE1E64,
+	(q31_t)0x6CF934FB, (q31_t)0x4325C135, (q31_t)0x6C242960,
+	(q31_t)0x447ACD50, (q31_t)0x6B4AF278, (q31_t)0x45CD358F,
+	(q31_t)0x6A6D98A4, (q31_t)0x471CECE6, (q31_t)0x698C246C,
+	(q31_t)0x4869E664, (q31_t)0x68A69E81, (q31_t)0x49B41533,
+	(q31_t)0x67BD0FBC, (q31_t)0x4AFB6C97, (q31_t)0x66CF811F,
+	(q31_t)0x4C3FDFF3, (q31_t)0x65DDFBD3, (q31_t)0x4D8162C4,
+	(q31_t)0x64E88926, (q31_t)0x4EBFE8A4, (q31_t)0x63EF328F,
+	(q31_t)0x4FFB654D, (q31_t)0x62F201AC, (q31_t)0x5133CC94,
+	(q31_t)0x61F1003E, (q31_t)0x5269126E, (q31_t)0x60EC3830,
+	(q31_t)0x539B2AEF, (q31_t)0x5FE3B38D, (q31_t)0x54CA0A4A,
+	(q31_t)0x5ED77C89, (q31_t)0x55F5A4D2, (q31_t)0x5DC79D7C,
+	(q31_t)0x571DEEF9, (q31_t)0x5CB420DF, (q31_t)0x5842DD54,
+	(q31_t)0x5B9D1153, (q31_t)0x59646497, (q31_t)0x5A82799A,
+	(q31_t)0x5A82799A, (q31_t)0x59646497, (q31_t)0x5B9D1153,
+	(q31_t)0x5842DD54, (q31_t)0x5CB420DF, (q31_t)0x571DEEF9,
+	(q31_t)0x5DC79D7C, (q31_t)0x55F5A4D2, (q31_t)0x5ED77C89,
+	(q31_t)0x54CA0A4A, (q31_t)0x5FE3B38D, (q31_t)0x539B2AEF,
+	(q31_t)0x60EC3830, (q31_t)0x5269126E, (q31_t)0x61F1003E,
+	(q31_t)0x5133CC94, (q31_t)0x62F201AC, (q31_t)0x4FFB654D,
+	(q31_t)0x63EF328F, (q31_t)0x4EBFE8A4, (q31_t)0x64E88926,
+	(q31_t)0x4D8162C4, (q31_t)0x65DDFBD3, (q31_t)0x4C3FDFF3,
+	(q31_t)0x66CF811F, (q31_t)0x4AFB6C97, (q31_t)0x67BD0FBC,
+	(q31_t)0x49B41533, (q31_t)0x68A69E81, (q31_t)0x4869E664,
+	(q31_t)0x698C246C, (q31_t)0x471CECE6, (q31_t)0x6A6D98A4,
+	(q31_t)0x45CD358F, (q31_t)0x6B4AF278, (q31_t)0x447ACD50,
+	(q31_t)0x6C242960, (q31_t)0x4325C135, (q31_t)0x6CF934FB,
+	(q31_t)0x41CE1E64, (q31_t)0x6DCA0D14, (q31_t)0x4073F21D,
+	(q31_t)0x6E96A99C, (q31_t)0x3F1749B7, (q31_t)0x6F5F02B1,
+	(q31_t)0x3DB832A5, (q31_t)0x70231099, (q31_t)0x3C56BA70,
+	(q31_t)0x70E2CBC6, (q31_t)0x3AF2EEB7, (q31_t)0x719E2CD2,
+	(q31_t)0x398CDD32, (q31_t)0x72552C84, (q31_t)0x382493B0,
+	(q31_t)0x7307C3D0, (q31_t)0x36BA2013, (q31_t)0x73B5EBD0,
+	(q31_t)0x354D9056, (q31_t)0x745F9DD1, (q31_t)0x33DEF287,
+	(q31_t)0x7504D345, (q31_t)0x326E54C7, (q31_t)0x75A585CF,
+	(q31_t)0x30FBC54D, (q31_t)0x7641AF3C, (q31_t)0x2F875262,
+	(q31_t)0x76D94988, (q31_t)0x2E110A62, (q31_t)0x776C4EDB,
+	(q31_t)0x2C98FBBA, (q31_t)0x77FAB988, (q31_t)0x2B1F34EB,
+	(q31_t)0x78848413, (q31_t)0x29A3C484, (q31_t)0x7909A92C,
+	(q31_t)0x2826B928, (q31_t)0x798A23B1, (q31_t)0x26A82185,
+	(q31_t)0x7A05EEAD, (q31_t)0x25280C5D, (q31_t)0x7A7D055B,
+	(q31_t)0x23A6887E, (q31_t)0x7AEF6323, (q31_t)0x2223A4C5,
+	(q31_t)0x7B5D039D, (q31_t)0x209F701C, (q31_t)0x7BC5E28F,
+	(q31_t)0x1F19F97B, (q31_t)0x7C29FBEE, (q31_t)0x1D934FE5,
+	(q31_t)0x7C894BDD, (q31_t)0x1C0B826A, (q31_t)0x7CE3CEB1,
+	(q31_t)0x1A82A025, (q31_t)0x7D3980EC, (q31_t)0x18F8B83C,
+	(q31_t)0x7D8A5F3F, (q31_t)0x176DD9DE, (q31_t)0x7DD6668E,
+	(q31_t)0x15E21444, (q31_t)0x7E1D93E9, (q31_t)0x145576B1,
+	(q31_t)0x7E5FE493, (q31_t)0x12C8106E, (q31_t)0x7E9D55FC,
+	(q31_t)0x1139F0CE, (q31_t)0x7ED5E5C6, (q31_t)0x0FAB272B,
+	(q31_t)0x7F0991C3, (q31_t)0x0E1BC2E3, (q31_t)0x7F3857F5,
+	(q31_t)0x0C8BD35E, (q31_t)0x7F62368F, (q31_t)0x0AFB6805,
+	(q31_t)0x7F872BF3, (q31_t)0x096A9049, (q31_t)0x7FA736B4,
+	(q31_t)0x07D95B9E, (q31_t)0x7FC25596, (q31_t)0x0647D97C,
+	(q31_t)0x7FD8878D, (q31_t)0x04B6195D, (q31_t)0x7FE9CBC0,
+	(q31_t)0x03242ABF, (q31_t)0x7FF62182, (q31_t)0x01921D1F,
+	(q31_t)0x7FFD885A, (q31_t)0x00000000, (q31_t)0x7FFFFFFF,
+	(q31_t)0xFE6DE2E0, (q31_t)0x7FFD885A, (q31_t)0xFCDBD541,
+	(q31_t)0x7FF62182, (q31_t)0xFB49E6A2, (q31_t)0x7FE9CBC0,
+	(q31_t)0xF9B82683, (q31_t)0x7FD8878D, (q31_t)0xF826A461,
+	(q31_t)0x7FC25596, (q31_t)0xF6956FB6, (q31_t)0x7FA736B4,
+	(q31_t)0xF50497FA, (q31_t)0x7F872BF3, (q31_t)0xF3742CA1,
+	(q31_t)0x7F62368F, (q31_t)0xF1E43D1C, (q31_t)0x7F3857F5,
+	(q31_t)0xF054D8D4, (q31_t)0x7F0991C3, (q31_t)0xEEC60F31,
+	(q31_t)0x7ED5E5C6, (q31_t)0xED37EF91, (q31_t)0x7E9D55FC,
+	(q31_t)0xEBAA894E, (q31_t)0x7E5FE493, (q31_t)0xEA1DEBBB,
+	(q31_t)0x7E1D93E9, (q31_t)0xE8922621, (q31_t)0x7DD6668E,
+	(q31_t)0xE70747C3, (q31_t)0x7D8A5F3F, (q31_t)0xE57D5FDA,
+	(q31_t)0x7D3980EC, (q31_t)0xE3F47D95, (q31_t)0x7CE3CEB1,
+	(q31_t)0xE26CB01A, (q31_t)0x7C894BDD, (q31_t)0xE0E60684,
+	(q31_t)0x7C29FBEE, (q31_t)0xDF608FE3, (q31_t)0x7BC5E28F,
+	(q31_t)0xDDDC5B3A, (q31_t)0x7B5D039D, (q31_t)0xDC597781,
+	(q31_t)0x7AEF6323, (q31_t)0xDAD7F3A2, (q31_t)0x7A7D055B,
+	(q31_t)0xD957DE7A, (q31_t)0x7A05EEAD, (q31_t)0xD7D946D7,
+	(q31_t)0x798A23B1, (q31_t)0xD65C3B7B, (q31_t)0x7909A92C,
+	(q31_t)0xD4E0CB14, (q31_t)0x78848413, (q31_t)0xD3670445,
+	(q31_t)0x77FAB988, (q31_t)0xD1EEF59E, (q31_t)0x776C4EDB,
+	(q31_t)0xD078AD9D, (q31_t)0x76D94988, (q31_t)0xCF043AB2,
+	(q31_t)0x7641AF3C, (q31_t)0xCD91AB38, (q31_t)0x75A585CF,
+	(q31_t)0xCC210D78, (q31_t)0x7504D345, (q31_t)0xCAB26FA9,
+	(q31_t)0x745F9DD1, (q31_t)0xC945DFEC, (q31_t)0x73B5EBD0,
+	(q31_t)0xC7DB6C50, (q31_t)0x7307C3D0, (q31_t)0xC67322CD,
+	(q31_t)0x72552C84, (q31_t)0xC50D1148, (q31_t)0x719E2CD2,
+	(q31_t)0xC3A9458F, (q31_t)0x70E2CBC6, (q31_t)0xC247CD5A,
+	(q31_t)0x70231099, (q31_t)0xC0E8B648, (q31_t)0x6F5F02B1,
+	(q31_t)0xBF8C0DE2, (q31_t)0x6E96A99C, (q31_t)0xBE31E19B,
+	(q31_t)0x6DCA0D14, (q31_t)0xBCDA3ECA, (q31_t)0x6CF934FB,
+	(q31_t)0xBB8532AF, (q31_t)0x6C242960, (q31_t)0xBA32CA70,
+	(q31_t)0x6B4AF278, (q31_t)0xB8E31319, (q31_t)0x6A6D98A4,
+	(q31_t)0xB796199B, (q31_t)0x698C246C, (q31_t)0xB64BEACC,
+	(q31_t)0x68A69E81, (q31_t)0xB5049368, (q31_t)0x67BD0FBC,
+	(q31_t)0xB3C0200C, (q31_t)0x66CF811F, (q31_t)0xB27E9D3B,
+	(q31_t)0x65DDFBD3, (q31_t)0xB140175B, (q31_t)0x64E88926,
+	(q31_t)0xB0049AB2, (q31_t)0x63EF328F, (q31_t)0xAECC336B,
+	(q31_t)0x62F201AC, (q31_t)0xAD96ED91, (q31_t)0x61F1003E,
+	(q31_t)0xAC64D510, (q31_t)0x60EC3830, (q31_t)0xAB35F5B5,
+	(q31_t)0x5FE3B38D, (q31_t)0xAA0A5B2D, (q31_t)0x5ED77C89,
+	(q31_t)0xA8E21106, (q31_t)0x5DC79D7C, (q31_t)0xA7BD22AB,
+	(q31_t)0x5CB420DF, (q31_t)0xA69B9B68, (q31_t)0x5B9D1153,
+	(q31_t)0xA57D8666, (q31_t)0x5A82799A, (q31_t)0xA462EEAC,
+	(q31_t)0x59646497, (q31_t)0xA34BDF20, (q31_t)0x5842DD54,
+	(q31_t)0xA2386283, (q31_t)0x571DEEF9, (q31_t)0xA1288376,
+	(q31_t)0x55F5A4D2, (q31_t)0xA01C4C72, (q31_t)0x54CA0A4A,
+	(q31_t)0x9F13C7D0, (q31_t)0x539B2AEF, (q31_t)0x9E0EFFC1,
+	(q31_t)0x5269126E, (q31_t)0x9D0DFE53, (q31_t)0x5133CC94,
+	(q31_t)0x9C10CD70, (q31_t)0x4FFB654D, (q31_t)0x9B1776D9,
+	(q31_t)0x4EBFE8A4, (q31_t)0x9A22042C, (q31_t)0x4D8162C4,
+	(q31_t)0x99307EE0, (q31_t)0x4C3FDFF3, (q31_t)0x9842F043,
+	(q31_t)0x4AFB6C97, (q31_t)0x9759617E, (q31_t)0x49B41533,
+	(q31_t)0x9673DB94, (q31_t)0x4869E664, (q31_t)0x9592675B,
+	(q31_t)0x471CECE6, (q31_t)0x94B50D87, (q31_t)0x45CD358F,
+	(q31_t)0x93DBD69F, (q31_t)0x447ACD50, (q31_t)0x9306CB04,
+	(q31_t)0x4325C135, (q31_t)0x9235F2EB, (q31_t)0x41CE1E64,
+	(q31_t)0x91695663, (q31_t)0x4073F21D, (q31_t)0x90A0FD4E,
+	(q31_t)0x3F1749B7, (q31_t)0x8FDCEF66, (q31_t)0x3DB832A5,
+	(q31_t)0x8F1D343A, (q31_t)0x3C56BA70, (q31_t)0x8E61D32D,
+	(q31_t)0x3AF2EEB7, (q31_t)0x8DAAD37B, (q31_t)0x398CDD32,
+	(q31_t)0x8CF83C30, (q31_t)0x382493B0, (q31_t)0x8C4A142F,
+	(q31_t)0x36BA2013, (q31_t)0x8BA0622F, (q31_t)0x354D9056,
+	(q31_t)0x8AFB2CBA, (q31_t)0x33DEF287, (q31_t)0x8A5A7A30,
+	(q31_t)0x326E54C7, (q31_t)0x89BE50C3, (q31_t)0x30FBC54D,
+	(q31_t)0x8926B677, (q31_t)0x2F875262, (q31_t)0x8893B124,
+	(q31_t)0x2E110A62, (q31_t)0x88054677, (q31_t)0x2C98FBBA,
+	(q31_t)0x877B7BEC, (q31_t)0x2B1F34EB, (q31_t)0x86F656D3,
+	(q31_t)0x29A3C484, (q31_t)0x8675DC4E, (q31_t)0x2826B928,
+	(q31_t)0x85FA1152, (q31_t)0x26A82185, (q31_t)0x8582FAA4,
+	(q31_t)0x25280C5D, (q31_t)0x85109CDC, (q31_t)0x23A6887E,
+	(q31_t)0x84A2FC62, (q31_t)0x2223A4C5, (q31_t)0x843A1D70,
+	(q31_t)0x209F701C, (q31_t)0x83D60411, (q31_t)0x1F19F97B,
+	(q31_t)0x8376B422, (q31_t)0x1D934FE5, (q31_t)0x831C314E,
+	(q31_t)0x1C0B826A, (q31_t)0x82C67F13, (q31_t)0x1A82A025,
+	(q31_t)0x8275A0C0, (q31_t)0x18F8B83C, (q31_t)0x82299971,
+	(q31_t)0x176DD9DE, (q31_t)0x81E26C16, (q31_t)0x15E21444,
+	(q31_t)0x81A01B6C, (q31_t)0x145576B1, (q31_t)0x8162AA03,
+	(q31_t)0x12C8106E, (q31_t)0x812A1A39, (q31_t)0x1139F0CE,
+	(q31_t)0x80F66E3C, (q31_t)0x0FAB272B, (q31_t)0x80C7A80A,
+	(q31_t)0x0E1BC2E3, (q31_t)0x809DC970, (q31_t)0x0C8BD35E,
+	(q31_t)0x8078D40D, (q31_t)0x0AFB6805, (q31_t)0x8058C94C,
+	(q31_t)0x096A9049, (q31_t)0x803DAA69, (q31_t)0x07D95B9E,
+	(q31_t)0x80277872, (q31_t)0x0647D97C, (q31_t)0x80163440,
+	(q31_t)0x04B6195D, (q31_t)0x8009DE7D, (q31_t)0x03242ABF,
+	(q31_t)0x800277A5, (q31_t)0x01921D1F, (q31_t)0x80000000,
+	(q31_t)0x00000000, (q31_t)0x800277A5, (q31_t)0xFE6DE2E0,
+	(q31_t)0x8009DE7D, (q31_t)0xFCDBD541, (q31_t)0x80163440,
+	(q31_t)0xFB49E6A2, (q31_t)0x80277872, (q31_t)0xF9B82683,
+	(q31_t)0x803DAA69, (q31_t)0xF826A461, (q31_t)0x8058C94C,
+	(q31_t)0xF6956FB6, (q31_t)0x8078D40D, (q31_t)0xF50497FA,
+	(q31_t)0x809DC970, (q31_t)0xF3742CA1, (q31_t)0x80C7A80A,
+	(q31_t)0xF1E43D1C, (q31_t)0x80F66E3C, (q31_t)0xF054D8D4,
+	(q31_t)0x812A1A39, (q31_t)0xEEC60F31, (q31_t)0x8162AA03,
+	(q31_t)0xED37EF91, (q31_t)0x81A01B6C, (q31_t)0xEBAA894E,
+	(q31_t)0x81E26C16, (q31_t)0xEA1DEBBB, (q31_t)0x82299971,
+	(q31_t)0xE8922621, (q31_t)0x8275A0C0, (q31_t)0xE70747C3,
+	(q31_t)0x82C67F13, (q31_t)0xE57D5FDA, (q31_t)0x831C314E,
+	(q31_t)0xE3F47D95, (q31_t)0x8376B422, (q31_t)0xE26CB01A,
+	(q31_t)0x83D60411, (q31_t)0xE0E60684, (q31_t)0x843A1D70,
+	(q31_t)0xDF608FE3, (q31_t)0x84A2FC62, (q31_t)0xDDDC5B3A,
+	(q31_t)0x85109CDC, (q31_t)0xDC597781, (q31_t)0x8582FAA4,
+	(q31_t)0xDAD7F3A2, (q31_t)0x85FA1152, (q31_t)0xD957DE7A,
+	(q31_t)0x8675DC4E, (q31_t)0xD7D946D7, (q31_t)0x86F656D3,
+	(q31_t)0xD65C3B7B, (q31_t)0x877B7BEC, (q31_t)0xD4E0CB14,
+	(q31_t)0x88054677, (q31_t)0xD3670445, (q31_t)0x8893B124,
+	(q31_t)0xD1EEF59E, (q31_t)0x8926B677, (q31_t)0xD078AD9D,
+	(q31_t)0x89BE50C3, (q31_t)0xCF043AB2, (q31_t)0x8A5A7A30,
+	(q31_t)0xCD91AB38, (q31_t)0x8AFB2CBA, (q31_t)0xCC210D78,
+	(q31_t)0x8BA0622F, (q31_t)0xCAB26FA9, (q31_t)0x8C4A142F,
+	(q31_t)0xC945DFEC, (q31_t)0x8CF83C30, (q31_t)0xC7DB6C50,
+	(q31_t)0x8DAAD37B, (q31_t)0xC67322CD, (q31_t)0x8E61D32D,
+	(q31_t)0xC50D1148, (q31_t)0x8F1D343A, (q31_t)0xC3A9458F,
+	(q31_t)0x8FDCEF66, (q31_t)0xC247CD5A, (q31_t)0x90A0FD4E,
+	(q31_t)0xC0E8B648, (q31_t)0x91695663, (q31_t)0xBF8C0DE2,
+	(q31_t)0x9235F2EB, (q31_t)0xBE31E19B, (q31_t)0x9306CB04,
+	(q31_t)0xBCDA3ECA, (q31_t)0x93DBD69F, (q31_t)0xBB8532AF,
+	(q31_t)0x94B50D87, (q31_t)0xBA32CA70, (q31_t)0x9592675B,
+	(q31_t)0xB8E31319, (q31_t)0x9673DB94, (q31_t)0xB796199B,
+	(q31_t)0x9759617E, (q31_t)0xB64BEACC, (q31_t)0x9842F043,
+	(q31_t)0xB5049368, (q31_t)0x99307EE0, (q31_t)0xB3C0200C,
+	(q31_t)0x9A22042C, (q31_t)0xB27E9D3B, (q31_t)0x9B1776D9,
+	(q31_t)0xB140175B, (q31_t)0x9C10CD70, (q31_t)0xB0049AB2,
+	(q31_t)0x9D0DFE53, (q31_t)0xAECC336B, (q31_t)0x9E0EFFC1,
+	(q31_t)0xAD96ED91, (q31_t)0x9F13C7D0, (q31_t)0xAC64D510,
+	(q31_t)0xA01C4C72, (q31_t)0xAB35F5B5, (q31_t)0xA1288376,
+	(q31_t)0xAA0A5B2D, (q31_t)0xA2386283, (q31_t)0xA8E21106,
+	(q31_t)0xA34BDF20, (q31_t)0xA7BD22AB, (q31_t)0xA462EEAC,
+	(q31_t)0xA69B9B68, (q31_t)0xA57D8666, (q31_t)0xA57D8666,
+	(q31_t)0xA69B9B68, (q31_t)0xA462EEAC, (q31_t)0xA7BD22AB,
+	(q31_t)0xA34BDF20, (q31_t)0xA8E21106, (q31_t)0xA2386283,
+	(q31_t)0xAA0A5B2D, (q31_t)0xA1288376, (q31_t)0xAB35F5B5,
+	(q31_t)0xA01C4C72, (q31_t)0xAC64D510, (q31_t)0x9F13C7D0,
+	(q31_t)0xAD96ED91, (q31_t)0x9E0EFFC1, (q31_t)0xAECC336B,
+	(q31_t)0x9D0DFE53, (q31_t)0xB0049AB2, (q31_t)0x9C10CD70,
+	(q31_t)0xB140175B, (q31_t)0x9B1776D9, (q31_t)0xB27E9D3B,
+	(q31_t)0x9A22042C, (q31_t)0xB3C0200C, (q31_t)0x99307EE0,
+	(q31_t)0xB5049368, (q31_t)0x9842F043, (q31_t)0xB64BEACC,
+	(q31_t)0x9759617E, (q31_t)0xB796199B, (q31_t)0x9673DB94,
+	(q31_t)0xB8E31319, (q31_t)0x9592675B, (q31_t)0xBA32CA70,
+	(q31_t)0x94B50D87, (q31_t)0xBB8532AF, (q31_t)0x93DBD69F,
+	(q31_t)0xBCDA3ECA, (q31_t)0x9306CB04, (q31_t)0xBE31E19B,
+	(q31_t)0x9235F2EB, (q31_t)0xBF8C0DE2, (q31_t)0x91695663,
+	(q31_t)0xC0E8B648, (q31_t)0x90A0FD4E, (q31_t)0xC247CD5A,
+	(q31_t)0x8FDCEF66, (q31_t)0xC3A9458F, (q31_t)0x8F1D343A,
+	(q31_t)0xC50D1148, (q31_t)0x8E61D32D, (q31_t)0xC67322CD,
+	(q31_t)0x8DAAD37B, (q31_t)0xC7DB6C50, (q31_t)0x8CF83C30,
+	(q31_t)0xC945DFEC, (q31_t)0x8C4A142F, (q31_t)0xCAB26FA9,
+	(q31_t)0x8BA0622F, (q31_t)0xCC210D78, (q31_t)0x8AFB2CBA,
+	(q31_t)0xCD91AB38, (q31_t)0x8A5A7A30, (q31_t)0xCF043AB2,
+	(q31_t)0x89BE50C3, (q31_t)0xD078AD9D, (q31_t)0x8926B677,
+	(q31_t)0xD1EEF59E, (q31_t)0x8893B124, (q31_t)0xD3670445,
+	(q31_t)0x88054677, (q31_t)0xD4E0CB14, (q31_t)0x877B7BEC,
+	(q31_t)0xD65C3B7B, (q31_t)0x86F656D3, (q31_t)0xD7D946D7,
+	(q31_t)0x8675DC4E, (q31_t)0xD957DE7A, (q31_t)0x85FA1152,
+	(q31_t)0xDAD7F3A2, (q31_t)0x8582FAA4, (q31_t)0xDC597781,
+	(q31_t)0x85109CDC, (q31_t)0xDDDC5B3A, (q31_t)0x84A2FC62,
+	(q31_t)0xDF608FE3, (q31_t)0x843A1D70, (q31_t)0xE0E60684,
+	(q31_t)0x83D60411, (q31_t)0xE26CB01A, (q31_t)0x8376B422,
+	(q31_t)0xE3F47D95, (q31_t)0x831C314E, (q31_t)0xE57D5FDA,
+	(q31_t)0x82C67F13, (q31_t)0xE70747C3, (q31_t)0x8275A0C0,
+	(q31_t)0xE8922621, (q31_t)0x82299971, (q31_t)0xEA1DEBBB,
+	(q31_t)0x81E26C16, (q31_t)0xEBAA894E, (q31_t)0x81A01B6C,
+	(q31_t)0xED37EF91, (q31_t)0x8162AA03, (q31_t)0xEEC60F31,
+	(q31_t)0x812A1A39, (q31_t)0xF054D8D4, (q31_t)0x80F66E3C,
+	(q31_t)0xF1E43D1C, (q31_t)0x80C7A80A, (q31_t)0xF3742CA1,
+	(q31_t)0x809DC970, (q31_t)0xF50497FA, (q31_t)0x8078D40D,
+	(q31_t)0xF6956FB6, (q31_t)0x8058C94C, (q31_t)0xF826A461,
+	(q31_t)0x803DAA69, (q31_t)0xF9B82683, (q31_t)0x80277872,
+	(q31_t)0xFB49E6A2, (q31_t)0x80163440, (q31_t)0xFCDBD541,
+	(q31_t)0x8009DE7D, (q31_t)0xFE6DE2E0, (q31_t)0x800277A5
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q31_1024)
+/**
+  @par
+  Example code for Q31 Twiddle factors Generation::
+  @par
+  <pre>for (i = 0; i< 3N/4; i++)
+  {
+     twiddleCoefQ31[2*i]   = cos(i * 2*PI/(float)N);
+     twiddleCoefQ31[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 1024, PI = 3.14159265358979
+  @par
+  Cos and Sin values are interleaved fashion
+  @par
+  Convert Floating point to Q31(Fixed point 1.31):
+ 	round(twiddleCoefQ31(i) * pow(2, 31))
+ 
+ */
+const q31_t twiddleCoef_1024_q31[1536] = {
+	(q31_t)0x7FFFFFFF, (q31_t)0x00000000, (q31_t)0x7FFF6216,
+	(q31_t)0x00C90F88, (q31_t)0x7FFD885A, (q31_t)0x01921D1F,
+	(q31_t)0x7FFA72D1, (q31_t)0x025B26D7, (q31_t)0x7FF62182,
+	(q31_t)0x03242ABF, (q31_t)0x7FF09477, (q31_t)0x03ED26E6,
+	(q31_t)0x7FE9CBC0, (q31_t)0x04B6195D, (q31_t)0x7FE1C76B,
+	(q31_t)0x057F0034, (q31_t)0x7FD8878D, (q31_t)0x0647D97C,
+	(q31_t)0x7FCE0C3E, (q31_t)0x0710A344, (q31_t)0x7FC25596,
+	(q31_t)0x07D95B9E, (q31_t)0x7FB563B2, (q31_t)0x08A2009A,
+	(q31_t)0x7FA736B4, (q31_t)0x096A9049, (q31_t)0x7F97CEBC,
+	(q31_t)0x0A3308BC, (q31_t)0x7F872BF3, (q31_t)0x0AFB6805,
+	(q31_t)0x7F754E7F, (q31_t)0x0BC3AC35, (q31_t)0x7F62368F,
+	(q31_t)0x0C8BD35E, (q31_t)0x7F4DE450, (q31_t)0x0D53DB92,
+	(q31_t)0x7F3857F5, (q31_t)0x0E1BC2E3, (q31_t)0x7F2191B4,
+	(q31_t)0x0EE38765, (q31_t)0x7F0991C3, (q31_t)0x0FAB272B,
+	(q31_t)0x7EF0585F, (q31_t)0x1072A047, (q31_t)0x7ED5E5C6,
+	(q31_t)0x1139F0CE, (q31_t)0x7EBA3A39, (q31_t)0x120116D4,
+	(q31_t)0x7E9D55FC, (q31_t)0x12C8106E, (q31_t)0x7E7F3956,
+	(q31_t)0x138EDBB0, (q31_t)0x7E5FE493, (q31_t)0x145576B1,
+	(q31_t)0x7E3F57FE, (q31_t)0x151BDF85, (q31_t)0x7E1D93E9,
+	(q31_t)0x15E21444, (q31_t)0x7DFA98A7, (q31_t)0x16A81305,
+	(q31_t)0x7DD6668E, (q31_t)0x176DD9DE, (q31_t)0x7DB0FDF7,
+	(q31_t)0x183366E8, (q31_t)0x7D8A5F3F, (q31_t)0x18F8B83C,
+	(q31_t)0x7D628AC5, (q31_t)0x19BDCBF2, (q31_t)0x7D3980EC,
+	(q31_t)0x1A82A025, (q31_t)0x7D0F4218, (q31_t)0x1B4732EF,
+	(q31_t)0x7CE3CEB1, (q31_t)0x1C0B826A, (q31_t)0x7CB72724,
+	(q31_t)0x1CCF8CB3, (q31_t)0x7C894BDD, (q31_t)0x1D934FE5,
+	(q31_t)0x7C5A3D4F, (q31_t)0x1E56CA1E, (q31_t)0x7C29FBEE,
+	(q31_t)0x1F19F97B, (q31_t)0x7BF88830, (q31_t)0x1FDCDC1A,
+	(q31_t)0x7BC5E28F, (q31_t)0x209F701C, (q31_t)0x7B920B89,
+	(q31_t)0x2161B39F, (q31_t)0x7B5D039D, (q31_t)0x2223A4C5,
+	(q31_t)0x7B26CB4F, (q31_t)0x22E541AE, (q31_t)0x7AEF6323,
+	(q31_t)0x23A6887E, (q31_t)0x7AB6CBA3, (q31_t)0x24677757,
+	(q31_t)0x7A7D055B, (q31_t)0x25280C5D, (q31_t)0x7A4210D8,
+	(q31_t)0x25E845B5, (q31_t)0x7A05EEAD, (q31_t)0x26A82185,
+	(q31_t)0x79C89F6D, (q31_t)0x27679DF4, (q31_t)0x798A23B1,
+	(q31_t)0x2826B928, (q31_t)0x794A7C11, (q31_t)0x28E5714A,
+	(q31_t)0x7909A92C, (q31_t)0x29A3C484, (q31_t)0x78C7ABA1,
+	(q31_t)0x2A61B101, (q31_t)0x78848413, (q31_t)0x2B1F34EB,
+	(q31_t)0x78403328, (q31_t)0x2BDC4E6F, (q31_t)0x77FAB988,
+	(q31_t)0x2C98FBBA, (q31_t)0x77B417DF, (q31_t)0x2D553AFB,
+	(q31_t)0x776C4EDB, (q31_t)0x2E110A62, (q31_t)0x77235F2D,
+	(q31_t)0x2ECC681E, (q31_t)0x76D94988, (q31_t)0x2F875262,
+	(q31_t)0x768E0EA5, (q31_t)0x3041C760, (q31_t)0x7641AF3C,
+	(q31_t)0x30FBC54D, (q31_t)0x75F42C0A, (q31_t)0x31B54A5D,
+	(q31_t)0x75A585CF, (q31_t)0x326E54C7, (q31_t)0x7555BD4B,
+	(q31_t)0x3326E2C2, (q31_t)0x7504D345, (q31_t)0x33DEF287,
+	(q31_t)0x74B2C883, (q31_t)0x3496824F, (q31_t)0x745F9DD1,
+	(q31_t)0x354D9056, (q31_t)0x740B53FA, (q31_t)0x36041AD9,
+	(q31_t)0x73B5EBD0, (q31_t)0x36BA2013, (q31_t)0x735F6626,
+	(q31_t)0x376F9E46, (q31_t)0x7307C3D0, (q31_t)0x382493B0,
+	(q31_t)0x72AF05A6, (q31_t)0x38D8FE93, (q31_t)0x72552C84,
+	(q31_t)0x398CDD32, (q31_t)0x71FA3948, (q31_t)0x3A402DD1,
+	(q31_t)0x719E2CD2, (q31_t)0x3AF2EEB7, (q31_t)0x71410804,
+	(q31_t)0x3BA51E29, (q31_t)0x70E2CBC6, (q31_t)0x3C56BA70,
+	(q31_t)0x708378FE, (q31_t)0x3D07C1D5, (q31_t)0x70231099,
+	(q31_t)0x3DB832A5, (q31_t)0x6FC19385, (q31_t)0x3E680B2C,
+	(q31_t)0x6F5F02B1, (q31_t)0x3F1749B7, (q31_t)0x6EFB5F12,
+	(q31_t)0x3FC5EC97, (q31_t)0x6E96A99C, (q31_t)0x4073F21D,
+	(q31_t)0x6E30E349, (q31_t)0x4121589A, (q31_t)0x6DCA0D14,
+	(q31_t)0x41CE1E64, (q31_t)0x6D6227FA, (q31_t)0x427A41D0,
+	(q31_t)0x6CF934FB, (q31_t)0x4325C135, (q31_t)0x6C8F351C,
+	(q31_t)0x43D09AEC, (q31_t)0x6C242960, (q31_t)0x447ACD50,
+	(q31_t)0x6BB812D0, (q31_t)0x452456BC, (q31_t)0x6B4AF278,
+	(q31_t)0x45CD358F, (q31_t)0x6ADCC964, (q31_t)0x46756827,
+	(q31_t)0x6A6D98A4, (q31_t)0x471CECE6, (q31_t)0x69FD614A,
+	(q31_t)0x47C3C22E, (q31_t)0x698C246C, (q31_t)0x4869E664,
+	(q31_t)0x6919E320, (q31_t)0x490F57EE, (q31_t)0x68A69E81,
+	(q31_t)0x49B41533, (q31_t)0x683257AA, (q31_t)0x4A581C9D,
+	(q31_t)0x67BD0FBC, (q31_t)0x4AFB6C97, (q31_t)0x6746C7D7,
+	(q31_t)0x4B9E038F, (q31_t)0x66CF811F, (q31_t)0x4C3FDFF3,
+	(q31_t)0x66573CBB, (q31_t)0x4CE10034, (q31_t)0x65DDFBD3,
+	(q31_t)0x4D8162C4, (q31_t)0x6563BF92, (q31_t)0x4E210617,
+	(q31_t)0x64E88926, (q31_t)0x4EBFE8A4, (q31_t)0x646C59BF,
+	(q31_t)0x4F5E08E3, (q31_t)0x63EF328F, (q31_t)0x4FFB654D,
+	(q31_t)0x637114CC, (q31_t)0x5097FC5E, (q31_t)0x62F201AC,
+	(q31_t)0x5133CC94, (q31_t)0x6271FA69, (q31_t)0x51CED46E,
+	(q31_t)0x61F1003E, (q31_t)0x5269126E, (q31_t)0x616F146B,
+	(q31_t)0x53028517, (q31_t)0x60EC3830, (q31_t)0x539B2AEF,
+	(q31_t)0x60686CCE, (q31_t)0x5433027D, (q31_t)0x5FE3B38D,
+	(q31_t)0x54CA0A4A, (q31_t)0x5F5E0DB3, (q31_t)0x556040E2,
+	(q31_t)0x5ED77C89, (q31_t)0x55F5A4D2, (q31_t)0x5E50015D,
+	(q31_t)0x568A34A9, (q31_t)0x5DC79D7C, (q31_t)0x571DEEF9,
+	(q31_t)0x5D3E5236, (q31_t)0x57B0D256, (q31_t)0x5CB420DF,
+	(q31_t)0x5842DD54, (q31_t)0x5C290ACC, (q31_t)0x58D40E8C,
+	(q31_t)0x5B9D1153, (q31_t)0x59646497, (q31_t)0x5B1035CF,
+	(q31_t)0x59F3DE12, (q31_t)0x5A82799A, (q31_t)0x5A82799A,
+	(q31_t)0x59F3DE12, (q31_t)0x5B1035CF, (q31_t)0x59646497,
+	(q31_t)0x5B9D1153, (q31_t)0x58D40E8C, (q31_t)0x5C290ACC,
+	(q31_t)0x5842DD54, (q31_t)0x5CB420DF, (q31_t)0x57B0D256,
+	(q31_t)0x5D3E5236, (q31_t)0x571DEEF9, (q31_t)0x5DC79D7C,
+	(q31_t)0x568A34A9, (q31_t)0x5E50015D, (q31_t)0x55F5A4D2,
+	(q31_t)0x5ED77C89, (q31_t)0x556040E2, (q31_t)0x5F5E0DB3,
+	(q31_t)0x54CA0A4A, (q31_t)0x5FE3B38D, (q31_t)0x5433027D,
+	(q31_t)0x60686CCE, (q31_t)0x539B2AEF, (q31_t)0x60EC3830,
+	(q31_t)0x53028517, (q31_t)0x616F146B, (q31_t)0x5269126E,
+	(q31_t)0x61F1003E, (q31_t)0x51CED46E, (q31_t)0x6271FA69,
+	(q31_t)0x5133CC94, (q31_t)0x62F201AC, (q31_t)0x5097FC5E,
+	(q31_t)0x637114CC, (q31_t)0x4FFB654D, (q31_t)0x63EF328F,
+	(q31_t)0x4F5E08E3, (q31_t)0x646C59BF, (q31_t)0x4EBFE8A4,
+	(q31_t)0x64E88926, (q31_t)0x4E210617, (q31_t)0x6563BF92,
+	(q31_t)0x4D8162C4, (q31_t)0x65DDFBD3, (q31_t)0x4CE10034,
+	(q31_t)0x66573CBB, (q31_t)0x4C3FDFF3, (q31_t)0x66CF811F,
+	(q31_t)0x4B9E038F, (q31_t)0x6746C7D7, (q31_t)0x4AFB6C97,
+	(q31_t)0x67BD0FBC, (q31_t)0x4A581C9D, (q31_t)0x683257AA,
+	(q31_t)0x49B41533, (q31_t)0x68A69E81, (q31_t)0x490F57EE,
+	(q31_t)0x6919E320, (q31_t)0x4869E664, (q31_t)0x698C246C,
+	(q31_t)0x47C3C22E, (q31_t)0x69FD614A, (q31_t)0x471CECE6,
+	(q31_t)0x6A6D98A4, (q31_t)0x46756827, (q31_t)0x6ADCC964,
+	(q31_t)0x45CD358F, (q31_t)0x6B4AF278, (q31_t)0x452456BC,
+	(q31_t)0x6BB812D0, (q31_t)0x447ACD50, (q31_t)0x6C242960,
+	(q31_t)0x43D09AEC, (q31_t)0x6C8F351C, (q31_t)0x4325C135,
+	(q31_t)0x6CF934FB, (q31_t)0x427A41D0, (q31_t)0x6D6227FA,
+	(q31_t)0x41CE1E64, (q31_t)0x6DCA0D14, (q31_t)0x4121589A,
+	(q31_t)0x6E30E349, (q31_t)0x4073F21D, (q31_t)0x6E96A99C,
+	(q31_t)0x3FC5EC97, (q31_t)0x6EFB5F12, (q31_t)0x3F1749B7,
+	(q31_t)0x6F5F02B1, (q31_t)0x3E680B2C, (q31_t)0x6FC19385,
+	(q31_t)0x3DB832A5, (q31_t)0x70231099, (q31_t)0x3D07C1D5,
+	(q31_t)0x708378FE, (q31_t)0x3C56BA70, (q31_t)0x70E2CBC6,
+	(q31_t)0x3BA51E29, (q31_t)0x71410804, (q31_t)0x3AF2EEB7,
+	(q31_t)0x719E2CD2, (q31_t)0x3A402DD1, (q31_t)0x71FA3948,
+	(q31_t)0x398CDD32, (q31_t)0x72552C84, (q31_t)0x38D8FE93,
+	(q31_t)0x72AF05A6, (q31_t)0x382493B0, (q31_t)0x7307C3D0,
+	(q31_t)0x376F9E46, (q31_t)0x735F6626, (q31_t)0x36BA2013,
+	(q31_t)0x73B5EBD0, (q31_t)0x36041AD9, (q31_t)0x740B53FA,
+	(q31_t)0x354D9056, (q31_t)0x745F9DD1, (q31_t)0x3496824F,
+	(q31_t)0x74B2C883, (q31_t)0x33DEF287, (q31_t)0x7504D345,
+	(q31_t)0x3326E2C2, (q31_t)0x7555BD4B, (q31_t)0x326E54C7,
+	(q31_t)0x75A585CF, (q31_t)0x31B54A5D, (q31_t)0x75F42C0A,
+	(q31_t)0x30FBC54D, (q31_t)0x7641AF3C, (q31_t)0x3041C760,
+	(q31_t)0x768E0EA5, (q31_t)0x2F875262, (q31_t)0x76D94988,
+	(q31_t)0x2ECC681E, (q31_t)0x77235F2D, (q31_t)0x2E110A62,
+	(q31_t)0x776C4EDB, (q31_t)0x2D553AFB, (q31_t)0x77B417DF,
+	(q31_t)0x2C98FBBA, (q31_t)0x77FAB988, (q31_t)0x2BDC4E6F,
+	(q31_t)0x78403328, (q31_t)0x2B1F34EB, (q31_t)0x78848413,
+	(q31_t)0x2A61B101, (q31_t)0x78C7ABA1, (q31_t)0x29A3C484,
+	(q31_t)0x7909A92C, (q31_t)0x28E5714A, (q31_t)0x794A7C11,
+	(q31_t)0x2826B928, (q31_t)0x798A23B1, (q31_t)0x27679DF4,
+	(q31_t)0x79C89F6D, (q31_t)0x26A82185, (q31_t)0x7A05EEAD,
+	(q31_t)0x25E845B5, (q31_t)0x7A4210D8, (q31_t)0x25280C5D,
+	(q31_t)0x7A7D055B, (q31_t)0x24677757, (q31_t)0x7AB6CBA3,
+	(q31_t)0x23A6887E, (q31_t)0x7AEF6323, (q31_t)0x22E541AE,
+	(q31_t)0x7B26CB4F, (q31_t)0x2223A4C5, (q31_t)0x7B5D039D,
+	(q31_t)0x2161B39F, (q31_t)0x7B920B89, (q31_t)0x209F701C,
+	(q31_t)0x7BC5E28F, (q31_t)0x1FDCDC1A, (q31_t)0x7BF88830,
+	(q31_t)0x1F19F97B, (q31_t)0x7C29FBEE, (q31_t)0x1E56CA1E,
+	(q31_t)0x7C5A3D4F, (q31_t)0x1D934FE5, (q31_t)0x7C894BDD,
+	(q31_t)0x1CCF8CB3, (q31_t)0x7CB72724, (q31_t)0x1C0B826A,
+	(q31_t)0x7CE3CEB1, (q31_t)0x1B4732EF, (q31_t)0x7D0F4218,
+	(q31_t)0x1A82A025, (q31_t)0x7D3980EC, (q31_t)0x19BDCBF2,
+	(q31_t)0x7D628AC5, (q31_t)0x18F8B83C, (q31_t)0x7D8A5F3F,
+	(q31_t)0x183366E8, (q31_t)0x7DB0FDF7, (q31_t)0x176DD9DE,
+	(q31_t)0x7DD6668E, (q31_t)0x16A81305, (q31_t)0x7DFA98A7,
+	(q31_t)0x15E21444, (q31_t)0x7E1D93E9, (q31_t)0x151BDF85,
+	(q31_t)0x7E3F57FE, (q31_t)0x145576B1, (q31_t)0x7E5FE493,
+	(q31_t)0x138EDBB0, (q31_t)0x7E7F3956, (q31_t)0x12C8106E,
+	(q31_t)0x7E9D55FC, (q31_t)0x120116D4, (q31_t)0x7EBA3A39,
+	(q31_t)0x1139F0CE, (q31_t)0x7ED5E5C6, (q31_t)0x1072A047,
+	(q31_t)0x7EF0585F, (q31_t)0x0FAB272B, (q31_t)0x7F0991C3,
+	(q31_t)0x0EE38765, (q31_t)0x7F2191B4, (q31_t)0x0E1BC2E3,
+	(q31_t)0x7F3857F5, (q31_t)0x0D53DB92, (q31_t)0x7F4DE450,
+	(q31_t)0x0C8BD35E, (q31_t)0x7F62368F, (q31_t)0x0BC3AC35,
+	(q31_t)0x7F754E7F, (q31_t)0x0AFB6805, (q31_t)0x7F872BF3,
+	(q31_t)0x0A3308BC, (q31_t)0x7F97CEBC, (q31_t)0x096A9049,
+	(q31_t)0x7FA736B4, (q31_t)0x08A2009A, (q31_t)0x7FB563B2,
+	(q31_t)0x07D95B9E, (q31_t)0x7FC25596, (q31_t)0x0710A344,
+	(q31_t)0x7FCE0C3E, (q31_t)0x0647D97C, (q31_t)0x7FD8878D,
+	(q31_t)0x057F0034, (q31_t)0x7FE1C76B, (q31_t)0x04B6195D,
+	(q31_t)0x7FE9CBC0, (q31_t)0x03ED26E6, (q31_t)0x7FF09477,
+	(q31_t)0x03242ABF, (q31_t)0x7FF62182, (q31_t)0x025B26D7,
+	(q31_t)0x7FFA72D1, (q31_t)0x01921D1F, (q31_t)0x7FFD885A,
+	(q31_t)0x00C90F88, (q31_t)0x7FFF6216, (q31_t)0x00000000,
+	(q31_t)0x7FFFFFFF, (q31_t)0xFF36F078, (q31_t)0x7FFF6216,
+	(q31_t)0xFE6DE2E0, (q31_t)0x7FFD885A, (q31_t)0xFDA4D928,
+	(q31_t)0x7FFA72D1, (q31_t)0xFCDBD541, (q31_t)0x7FF62182,
+	(q31_t)0xFC12D919, (q31_t)0x7FF09477, (q31_t)0xFB49E6A2,
+	(q31_t)0x7FE9CBC0, (q31_t)0xFA80FFCB, (q31_t)0x7FE1C76B,
+	(q31_t)0xF9B82683, (q31_t)0x7FD8878D, (q31_t)0xF8EF5CBB,
+	(q31_t)0x7FCE0C3E, (q31_t)0xF826A461, (q31_t)0x7FC25596,
+	(q31_t)0xF75DFF65, (q31_t)0x7FB563B2, (q31_t)0xF6956FB6,
+	(q31_t)0x7FA736B4, (q31_t)0xF5CCF743, (q31_t)0x7F97CEBC,
+	(q31_t)0xF50497FA, (q31_t)0x7F872BF3, (q31_t)0xF43C53CA,
+	(q31_t)0x7F754E7F, (q31_t)0xF3742CA1, (q31_t)0x7F62368F,
+	(q31_t)0xF2AC246D, (q31_t)0x7F4DE450, (q31_t)0xF1E43D1C,
+	(q31_t)0x7F3857F5, (q31_t)0xF11C789A, (q31_t)0x7F2191B4,
+	(q31_t)0xF054D8D4, (q31_t)0x7F0991C3, (q31_t)0xEF8D5FB8,
+	(q31_t)0x7EF0585F, (q31_t)0xEEC60F31, (q31_t)0x7ED5E5C6,
+	(q31_t)0xEDFEE92B, (q31_t)0x7EBA3A39, (q31_t)0xED37EF91,
+	(q31_t)0x7E9D55FC, (q31_t)0xEC71244F, (q31_t)0x7E7F3956,
+	(q31_t)0xEBAA894E, (q31_t)0x7E5FE493, (q31_t)0xEAE4207A,
+	(q31_t)0x7E3F57FE, (q31_t)0xEA1DEBBB, (q31_t)0x7E1D93E9,
+	(q31_t)0xE957ECFB, (q31_t)0x7DFA98A7, (q31_t)0xE8922621,
+	(q31_t)0x7DD6668E, (q31_t)0xE7CC9917, (q31_t)0x7DB0FDF7,
+	(q31_t)0xE70747C3, (q31_t)0x7D8A5F3F, (q31_t)0xE642340D,
+	(q31_t)0x7D628AC5, (q31_t)0xE57D5FDA, (q31_t)0x7D3980EC,
+	(q31_t)0xE4B8CD10, (q31_t)0x7D0F4218, (q31_t)0xE3F47D95,
+	(q31_t)0x7CE3CEB1, (q31_t)0xE330734C, (q31_t)0x7CB72724,
+	(q31_t)0xE26CB01A, (q31_t)0x7C894BDD, (q31_t)0xE1A935E1,
+	(q31_t)0x7C5A3D4F, (q31_t)0xE0E60684, (q31_t)0x7C29FBEE,
+	(q31_t)0xE02323E5, (q31_t)0x7BF88830, (q31_t)0xDF608FE3,
+	(q31_t)0x7BC5E28F, (q31_t)0xDE9E4C60, (q31_t)0x7B920B89,
+	(q31_t)0xDDDC5B3A, (q31_t)0x7B5D039D, (q31_t)0xDD1ABE51,
+	(q31_t)0x7B26CB4F, (q31_t)0xDC597781, (q31_t)0x7AEF6323,
+	(q31_t)0xDB9888A8, (q31_t)0x7AB6CBA3, (q31_t)0xDAD7F3A2,
+	(q31_t)0x7A7D055B, (q31_t)0xDA17BA4A, (q31_t)0x7A4210D8,
+	(q31_t)0xD957DE7A, (q31_t)0x7A05EEAD, (q31_t)0xD898620C,
+	(q31_t)0x79C89F6D, (q31_t)0xD7D946D7, (q31_t)0x798A23B1,
+	(q31_t)0xD71A8EB5, (q31_t)0x794A7C11, (q31_t)0xD65C3B7B,
+	(q31_t)0x7909A92C, (q31_t)0xD59E4EFE, (q31_t)0x78C7ABA1,
+	(q31_t)0xD4E0CB14, (q31_t)0x78848413, (q31_t)0xD423B190,
+	(q31_t)0x78403328, (q31_t)0xD3670445, (q31_t)0x77FAB988,
+	(q31_t)0xD2AAC504, (q31_t)0x77B417DF, (q31_t)0xD1EEF59E,
+	(q31_t)0x776C4EDB, (q31_t)0xD13397E1, (q31_t)0x77235F2D,
+	(q31_t)0xD078AD9D, (q31_t)0x76D94988, (q31_t)0xCFBE389F,
+	(q31_t)0x768E0EA5, (q31_t)0xCF043AB2, (q31_t)0x7641AF3C,
+	(q31_t)0xCE4AB5A2, (q31_t)0x75F42C0A, (q31_t)0xCD91AB38,
+	(q31_t)0x75A585CF, (q31_t)0xCCD91D3D, (q31_t)0x7555BD4B,
+	(q31_t)0xCC210D78, (q31_t)0x7504D345, (q31_t)0xCB697DB0,
+	(q31_t)0x74B2C883, (q31_t)0xCAB26FA9, (q31_t)0x745F9DD1,
+	(q31_t)0xC9FBE527, (q31_t)0x740B53FA, (q31_t)0xC945DFEC,
+	(q31_t)0x73B5EBD0, (q31_t)0xC89061BA, (q31_t)0x735F6626,
+	(q31_t)0xC7DB6C50, (q31_t)0x7307C3D0, (q31_t)0xC727016C,
+	(q31_t)0x72AF05A6, (q31_t)0xC67322CD, (q31_t)0x72552C84,
+	(q31_t)0xC5BFD22E, (q31_t)0x71FA3948, (q31_t)0xC50D1148,
+	(q31_t)0x719E2CD2, (q31_t)0xC45AE1D7, (q31_t)0x71410804,
+	(q31_t)0xC3A9458F, (q31_t)0x70E2CBC6, (q31_t)0xC2F83E2A,
+	(q31_t)0x708378FE, (q31_t)0xC247CD5A, (q31_t)0x70231099,
+	(q31_t)0xC197F4D3, (q31_t)0x6FC19385, (q31_t)0xC0E8B648,
+	(q31_t)0x6F5F02B1, (q31_t)0xC03A1368, (q31_t)0x6EFB5F12,
+	(q31_t)0xBF8C0DE2, (q31_t)0x6E96A99C, (q31_t)0xBEDEA765,
+	(q31_t)0x6E30E349, (q31_t)0xBE31E19B, (q31_t)0x6DCA0D14,
+	(q31_t)0xBD85BE2F, (q31_t)0x6D6227FA, (q31_t)0xBCDA3ECA,
+	(q31_t)0x6CF934FB, (q31_t)0xBC2F6513, (q31_t)0x6C8F351C,
+	(q31_t)0xBB8532AF, (q31_t)0x6C242960, (q31_t)0xBADBA943,
+	(q31_t)0x6BB812D0, (q31_t)0xBA32CA70, (q31_t)0x6B4AF278,
+	(q31_t)0xB98A97D8, (q31_t)0x6ADCC964, (q31_t)0xB8E31319,
+	(q31_t)0x6A6D98A4, (q31_t)0xB83C3DD1, (q31_t)0x69FD614A,
+	(q31_t)0xB796199B, (q31_t)0x698C246C, (q31_t)0xB6F0A811,
+	(q31_t)0x6919E320, (q31_t)0xB64BEACC, (q31_t)0x68A69E81,
+	(q31_t)0xB5A7E362, (q31_t)0x683257AA, (q31_t)0xB5049368,
+	(q31_t)0x67BD0FBC, (q31_t)0xB461FC70, (q31_t)0x6746C7D7,
+	(q31_t)0xB3C0200C, (q31_t)0x66CF811F, (q31_t)0xB31EFFCB,
+	(q31_t)0x66573CBB, (q31_t)0xB27E9D3B, (q31_t)0x65DDFBD3,
+	(q31_t)0xB1DEF9E8, (q31_t)0x6563BF92, (q31_t)0xB140175B,
+	(q31_t)0x64E88926, (q31_t)0xB0A1F71C, (q31_t)0x646C59BF,
+	(q31_t)0xB0049AB2, (q31_t)0x63EF328F, (q31_t)0xAF6803A1,
+	(q31_t)0x637114CC, (q31_t)0xAECC336B, (q31_t)0x62F201AC,
+	(q31_t)0xAE312B91, (q31_t)0x6271FA69, (q31_t)0xAD96ED91,
+	(q31_t)0x61F1003E, (q31_t)0xACFD7AE8, (q31_t)0x616F146B,
+	(q31_t)0xAC64D510, (q31_t)0x60EC3830, (q31_t)0xABCCFD82,
+	(q31_t)0x60686CCE, (q31_t)0xAB35F5B5, (q31_t)0x5FE3B38D,
+	(q31_t)0xAA9FBF1D, (q31_t)0x5F5E0DB3, (q31_t)0xAA0A5B2D,
+	(q31_t)0x5ED77C89, (q31_t)0xA975CB56, (q31_t)0x5E50015D,
+	(q31_t)0xA8E21106, (q31_t)0x5DC79D7C, (q31_t)0xA84F2DA9,
+	(q31_t)0x5D3E5236, (q31_t)0xA7BD22AB, (q31_t)0x5CB420DF,
+	(q31_t)0xA72BF173, (q31_t)0x5C290ACC, (q31_t)0xA69B9B68,
+	(q31_t)0x5B9D1153, (q31_t)0xA60C21ED, (q31_t)0x5B1035CF,
+	(q31_t)0xA57D8666, (q31_t)0x5A82799A, (q31_t)0xA4EFCA31,
+	(q31_t)0x59F3DE12, (q31_t)0xA462EEAC, (q31_t)0x59646497,
+	(q31_t)0xA3D6F533, (q31_t)0x58D40E8C, (q31_t)0xA34BDF20,
+	(q31_t)0x5842DD54, (q31_t)0xA2C1ADC9, (q31_t)0x57B0D256,
+	(q31_t)0xA2386283, (q31_t)0x571DEEF9, (q31_t)0xA1AFFEA2,
+	(q31_t)0x568A34A9, (q31_t)0xA1288376, (q31_t)0x55F5A4D2,
+	(q31_t)0xA0A1F24C, (q31_t)0x556040E2, (q31_t)0xA01C4C72,
+	(q31_t)0x54CA0A4A, (q31_t)0x9F979331, (q31_t)0x5433027D,
+	(q31_t)0x9F13C7D0, (q31_t)0x539B2AEF, (q31_t)0x9E90EB94,
+	(q31_t)0x53028517, (q31_t)0x9E0EFFC1, (q31_t)0x5269126E,
+	(q31_t)0x9D8E0596, (q31_t)0x51CED46E, (q31_t)0x9D0DFE53,
+	(q31_t)0x5133CC94, (q31_t)0x9C8EEB33, (q31_t)0x5097FC5E,
+	(q31_t)0x9C10CD70, (q31_t)0x4FFB654D, (q31_t)0x9B93A640,
+	(q31_t)0x4F5E08E3, (q31_t)0x9B1776D9, (q31_t)0x4EBFE8A4,
+	(q31_t)0x9A9C406D, (q31_t)0x4E210617, (q31_t)0x9A22042C,
+	(q31_t)0x4D8162C4, (q31_t)0x99A8C344, (q31_t)0x4CE10034,
+	(q31_t)0x99307EE0, (q31_t)0x4C3FDFF3, (q31_t)0x98B93828,
+	(q31_t)0x4B9E038F, (q31_t)0x9842F043, (q31_t)0x4AFB6C97,
+	(q31_t)0x97CDA855, (q31_t)0x4A581C9D, (q31_t)0x9759617E,
+	(q31_t)0x49B41533, (q31_t)0x96E61CDF, (q31_t)0x490F57EE,
+	(q31_t)0x9673DB94, (q31_t)0x4869E664, (q31_t)0x96029EB5,
+	(q31_t)0x47C3C22E, (q31_t)0x9592675B, (q31_t)0x471CECE6,
+	(q31_t)0x9523369B, (q31_t)0x46756827, (q31_t)0x94B50D87,
+	(q31_t)0x45CD358F, (q31_t)0x9447ED2F, (q31_t)0x452456BC,
+	(q31_t)0x93DBD69F, (q31_t)0x447ACD50, (q31_t)0x9370CAE4,
+	(q31_t)0x43D09AEC, (q31_t)0x9306CB04, (q31_t)0x4325C135,
+	(q31_t)0x929DD805, (q31_t)0x427A41D0, (q31_t)0x9235F2EB,
+	(q31_t)0x41CE1E64, (q31_t)0x91CF1CB6, (q31_t)0x4121589A,
+	(q31_t)0x91695663, (q31_t)0x4073F21D, (q31_t)0x9104A0ED,
+	(q31_t)0x3FC5EC97, (q31_t)0x90A0FD4E, (q31_t)0x3F1749B7,
+	(q31_t)0x903E6C7A, (q31_t)0x3E680B2C, (q31_t)0x8FDCEF66,
+	(q31_t)0x3DB832A5, (q31_t)0x8F7C8701, (q31_t)0x3D07C1D5,
+	(q31_t)0x8F1D343A, (q31_t)0x3C56BA70, (q31_t)0x8EBEF7FB,
+	(q31_t)0x3BA51E29, (q31_t)0x8E61D32D, (q31_t)0x3AF2EEB7,
+	(q31_t)0x8E05C6B7, (q31_t)0x3A402DD1, (q31_t)0x8DAAD37B,
+	(q31_t)0x398CDD32, (q31_t)0x8D50FA59, (q31_t)0x38D8FE93,
+	(q31_t)0x8CF83C30, (q31_t)0x382493B0, (q31_t)0x8CA099D9,
+	(q31_t)0x376F9E46, (q31_t)0x8C4A142F, (q31_t)0x36BA2013,
+	(q31_t)0x8BF4AC05, (q31_t)0x36041AD9, (q31_t)0x8BA0622F,
+	(q31_t)0x354D9056, (q31_t)0x8B4D377C, (q31_t)0x3496824F,
+	(q31_t)0x8AFB2CBA, (q31_t)0x33DEF287, (q31_t)0x8AAA42B4,
+	(q31_t)0x3326E2C2, (q31_t)0x8A5A7A30, (q31_t)0x326E54C7,
+	(q31_t)0x8A0BD3F5, (q31_t)0x31B54A5D, (q31_t)0x89BE50C3,
+	(q31_t)0x30FBC54D, (q31_t)0x8971F15A, (q31_t)0x3041C760,
+	(q31_t)0x8926B677, (q31_t)0x2F875262, (q31_t)0x88DCA0D3,
+	(q31_t)0x2ECC681E, (q31_t)0x8893B124, (q31_t)0x2E110A62,
+	(q31_t)0x884BE820, (q31_t)0x2D553AFB, (q31_t)0x88054677,
+	(q31_t)0x2C98FBBA, (q31_t)0x87BFCCD7, (q31_t)0x2BDC4E6F,
+	(q31_t)0x877B7BEC, (q31_t)0x2B1F34EB, (q31_t)0x8738545E,
+	(q31_t)0x2A61B101, (q31_t)0x86F656D3, (q31_t)0x29A3C484,
+	(q31_t)0x86B583EE, (q31_t)0x28E5714A, (q31_t)0x8675DC4E,
+	(q31_t)0x2826B928, (q31_t)0x86376092, (q31_t)0x27679DF4,
+	(q31_t)0x85FA1152, (q31_t)0x26A82185, (q31_t)0x85BDEF27,
+	(q31_t)0x25E845B5, (q31_t)0x8582FAA4, (q31_t)0x25280C5D,
+	(q31_t)0x8549345C, (q31_t)0x24677757, (q31_t)0x85109CDC,
+	(q31_t)0x23A6887E, (q31_t)0x84D934B0, (q31_t)0x22E541AE,
+	(q31_t)0x84A2FC62, (q31_t)0x2223A4C5, (q31_t)0x846DF476,
+	(q31_t)0x2161B39F, (q31_t)0x843A1D70, (q31_t)0x209F701C,
+	(q31_t)0x840777CF, (q31_t)0x1FDCDC1A, (q31_t)0x83D60411,
+	(q31_t)0x1F19F97B, (q31_t)0x83A5C2B0, (q31_t)0x1E56CA1E,
+	(q31_t)0x8376B422, (q31_t)0x1D934FE5, (q31_t)0x8348D8DB,
+	(q31_t)0x1CCF8CB3, (q31_t)0x831C314E, (q31_t)0x1C0B826A,
+	(q31_t)0x82F0BDE8, (q31_t)0x1B4732EF, (q31_t)0x82C67F13,
+	(q31_t)0x1A82A025, (q31_t)0x829D753A, (q31_t)0x19BDCBF2,
+	(q31_t)0x8275A0C0, (q31_t)0x18F8B83C, (q31_t)0x824F0208,
+	(q31_t)0x183366E8, (q31_t)0x82299971, (q31_t)0x176DD9DE,
+	(q31_t)0x82056758, (q31_t)0x16A81305, (q31_t)0x81E26C16,
+	(q31_t)0x15E21444, (q31_t)0x81C0A801, (q31_t)0x151BDF85,
+	(q31_t)0x81A01B6C, (q31_t)0x145576B1, (q31_t)0x8180C6A9,
+	(q31_t)0x138EDBB0, (q31_t)0x8162AA03, (q31_t)0x12C8106E,
+	(q31_t)0x8145C5C6, (q31_t)0x120116D4, (q31_t)0x812A1A39,
+	(q31_t)0x1139F0CE, (q31_t)0x810FA7A0, (q31_t)0x1072A047,
+	(q31_t)0x80F66E3C, (q31_t)0x0FAB272B, (q31_t)0x80DE6E4C,
+	(q31_t)0x0EE38765, (q31_t)0x80C7A80A, (q31_t)0x0E1BC2E3,
+	(q31_t)0x80B21BAF, (q31_t)0x0D53DB92, (q31_t)0x809DC970,
+	(q31_t)0x0C8BD35E, (q31_t)0x808AB180, (q31_t)0x0BC3AC35,
+	(q31_t)0x8078D40D, (q31_t)0x0AFB6805, (q31_t)0x80683143,
+	(q31_t)0x0A3308BC, (q31_t)0x8058C94C, (q31_t)0x096A9049,
+	(q31_t)0x804A9C4D, (q31_t)0x08A2009A, (q31_t)0x803DAA69,
+	(q31_t)0x07D95B9E, (q31_t)0x8031F3C1, (q31_t)0x0710A344,
+	(q31_t)0x80277872, (q31_t)0x0647D97C, (q31_t)0x801E3894,
+	(q31_t)0x057F0034, (q31_t)0x80163440, (q31_t)0x04B6195D,
+	(q31_t)0x800F6B88, (q31_t)0x03ED26E6, (q31_t)0x8009DE7D,
+	(q31_t)0x03242ABF, (q31_t)0x80058D2E, (q31_t)0x025B26D7,
+	(q31_t)0x800277A5, (q31_t)0x01921D1F, (q31_t)0x80009DE9,
+	(q31_t)0x00C90F88, (q31_t)0x80000000, (q31_t)0x00000000,
+	(q31_t)0x80009DE9, (q31_t)0xFF36F078, (q31_t)0x800277A5,
+	(q31_t)0xFE6DE2E0, (q31_t)0x80058D2E, (q31_t)0xFDA4D928,
+	(q31_t)0x8009DE7D, (q31_t)0xFCDBD541, (q31_t)0x800F6B88,
+	(q31_t)0xFC12D919, (q31_t)0x80163440, (q31_t)0xFB49E6A2,
+	(q31_t)0x801E3894, (q31_t)0xFA80FFCB, (q31_t)0x80277872,
+	(q31_t)0xF9B82683, (q31_t)0x8031F3C1, (q31_t)0xF8EF5CBB,
+	(q31_t)0x803DAA69, (q31_t)0xF826A461, (q31_t)0x804A9C4D,
+	(q31_t)0xF75DFF65, (q31_t)0x8058C94C, (q31_t)0xF6956FB6,
+	(q31_t)0x80683143, (q31_t)0xF5CCF743, (q31_t)0x8078D40D,
+	(q31_t)0xF50497FA, (q31_t)0x808AB180, (q31_t)0xF43C53CA,
+	(q31_t)0x809DC970, (q31_t)0xF3742CA1, (q31_t)0x80B21BAF,
+	(q31_t)0xF2AC246D, (q31_t)0x80C7A80A, (q31_t)0xF1E43D1C,
+	(q31_t)0x80DE6E4C, (q31_t)0xF11C789A, (q31_t)0x80F66E3C,
+	(q31_t)0xF054D8D4, (q31_t)0x810FA7A0, (q31_t)0xEF8D5FB8,
+	(q31_t)0x812A1A39, (q31_t)0xEEC60F31, (q31_t)0x8145C5C6,
+	(q31_t)0xEDFEE92B, (q31_t)0x8162AA03, (q31_t)0xED37EF91,
+	(q31_t)0x8180C6A9, (q31_t)0xEC71244F, (q31_t)0x81A01B6C,
+	(q31_t)0xEBAA894E, (q31_t)0x81C0A801, (q31_t)0xEAE4207A,
+	(q31_t)0x81E26C16, (q31_t)0xEA1DEBBB, (q31_t)0x82056758,
+	(q31_t)0xE957ECFB, (q31_t)0x82299971, (q31_t)0xE8922621,
+	(q31_t)0x824F0208, (q31_t)0xE7CC9917, (q31_t)0x8275A0C0,
+	(q31_t)0xE70747C3, (q31_t)0x829D753A, (q31_t)0xE642340D,
+	(q31_t)0x82C67F13, (q31_t)0xE57D5FDA, (q31_t)0x82F0BDE8,
+	(q31_t)0xE4B8CD10, (q31_t)0x831C314E, (q31_t)0xE3F47D95,
+	(q31_t)0x8348D8DB, (q31_t)0xE330734C, (q31_t)0x8376B422,
+	(q31_t)0xE26CB01A, (q31_t)0x83A5C2B0, (q31_t)0xE1A935E1,
+	(q31_t)0x83D60411, (q31_t)0xE0E60684, (q31_t)0x840777CF,
+	(q31_t)0xE02323E5, (q31_t)0x843A1D70, (q31_t)0xDF608FE3,
+	(q31_t)0x846DF476, (q31_t)0xDE9E4C60, (q31_t)0x84A2FC62,
+	(q31_t)0xDDDC5B3A, (q31_t)0x84D934B0, (q31_t)0xDD1ABE51,
+	(q31_t)0x85109CDC, (q31_t)0xDC597781, (q31_t)0x8549345C,
+	(q31_t)0xDB9888A8, (q31_t)0x8582FAA4, (q31_t)0xDAD7F3A2,
+	(q31_t)0x85BDEF27, (q31_t)0xDA17BA4A, (q31_t)0x85FA1152,
+	(q31_t)0xD957DE7A, (q31_t)0x86376092, (q31_t)0xD898620C,
+	(q31_t)0x8675DC4E, (q31_t)0xD7D946D7, (q31_t)0x86B583EE,
+	(q31_t)0xD71A8EB5, (q31_t)0x86F656D3, (q31_t)0xD65C3B7B,
+	(q31_t)0x8738545E, (q31_t)0xD59E4EFE, (q31_t)0x877B7BEC,
+	(q31_t)0xD4E0CB14, (q31_t)0x87BFCCD7, (q31_t)0xD423B190,
+	(q31_t)0x88054677, (q31_t)0xD3670445, (q31_t)0x884BE820,
+	(q31_t)0xD2AAC504, (q31_t)0x8893B124, (q31_t)0xD1EEF59E,
+	(q31_t)0x88DCA0D3, (q31_t)0xD13397E1, (q31_t)0x8926B677,
+	(q31_t)0xD078AD9D, (q31_t)0x8971F15A, (q31_t)0xCFBE389F,
+	(q31_t)0x89BE50C3, (q31_t)0xCF043AB2, (q31_t)0x8A0BD3F5,
+	(q31_t)0xCE4AB5A2, (q31_t)0x8A5A7A30, (q31_t)0xCD91AB38,
+	(q31_t)0x8AAA42B4, (q31_t)0xCCD91D3D, (q31_t)0x8AFB2CBA,
+	(q31_t)0xCC210D78, (q31_t)0x8B4D377C, (q31_t)0xCB697DB0,
+	(q31_t)0x8BA0622F, (q31_t)0xCAB26FA9, (q31_t)0x8BF4AC05,
+	(q31_t)0xC9FBE527, (q31_t)0x8C4A142F, (q31_t)0xC945DFEC,
+	(q31_t)0x8CA099D9, (q31_t)0xC89061BA, (q31_t)0x8CF83C30,
+	(q31_t)0xC7DB6C50, (q31_t)0x8D50FA59, (q31_t)0xC727016C,
+	(q31_t)0x8DAAD37B, (q31_t)0xC67322CD, (q31_t)0x8E05C6B7,
+	(q31_t)0xC5BFD22E, (q31_t)0x8E61D32D, (q31_t)0xC50D1148,
+	(q31_t)0x8EBEF7FB, (q31_t)0xC45AE1D7, (q31_t)0x8F1D343A,
+	(q31_t)0xC3A9458F, (q31_t)0x8F7C8701, (q31_t)0xC2F83E2A,
+	(q31_t)0x8FDCEF66, (q31_t)0xC247CD5A, (q31_t)0x903E6C7A,
+	(q31_t)0xC197F4D3, (q31_t)0x90A0FD4E, (q31_t)0xC0E8B648,
+	(q31_t)0x9104A0ED, (q31_t)0xC03A1368, (q31_t)0x91695663,
+	(q31_t)0xBF8C0DE2, (q31_t)0x91CF1CB6, (q31_t)0xBEDEA765,
+	(q31_t)0x9235F2EB, (q31_t)0xBE31E19B, (q31_t)0x929DD805,
+	(q31_t)0xBD85BE2F, (q31_t)0x9306CB04, (q31_t)0xBCDA3ECA,
+	(q31_t)0x9370CAE4, (q31_t)0xBC2F6513, (q31_t)0x93DBD69F,
+	(q31_t)0xBB8532AF, (q31_t)0x9447ED2F, (q31_t)0xBADBA943,
+	(q31_t)0x94B50D87, (q31_t)0xBA32CA70, (q31_t)0x9523369B,
+	(q31_t)0xB98A97D8, (q31_t)0x9592675B, (q31_t)0xB8E31319,
+	(q31_t)0x96029EB5, (q31_t)0xB83C3DD1, (q31_t)0x9673DB94,
+	(q31_t)0xB796199B, (q31_t)0x96E61CDF, (q31_t)0xB6F0A811,
+	(q31_t)0x9759617E, (q31_t)0xB64BEACC, (q31_t)0x97CDA855,
+	(q31_t)0xB5A7E362, (q31_t)0x9842F043, (q31_t)0xB5049368,
+	(q31_t)0x98B93828, (q31_t)0xB461FC70, (q31_t)0x99307EE0,
+	(q31_t)0xB3C0200C, (q31_t)0x99A8C344, (q31_t)0xB31EFFCB,
+	(q31_t)0x9A22042C, (q31_t)0xB27E9D3B, (q31_t)0x9A9C406D,
+	(q31_t)0xB1DEF9E8, (q31_t)0x9B1776D9, (q31_t)0xB140175B,
+	(q31_t)0x9B93A640, (q31_t)0xB0A1F71C, (q31_t)0x9C10CD70,
+	(q31_t)0xB0049AB2, (q31_t)0x9C8EEB33, (q31_t)0xAF6803A1,
+	(q31_t)0x9D0DFE53, (q31_t)0xAECC336B, (q31_t)0x9D8E0596,
+	(q31_t)0xAE312B91, (q31_t)0x9E0EFFC1, (q31_t)0xAD96ED91,
+	(q31_t)0x9E90EB94, (q31_t)0xACFD7AE8, (q31_t)0x9F13C7D0,
+	(q31_t)0xAC64D510, (q31_t)0x9F979331, (q31_t)0xABCCFD82,
+	(q31_t)0xA01C4C72, (q31_t)0xAB35F5B5, (q31_t)0xA0A1F24C,
+	(q31_t)0xAA9FBF1D, (q31_t)0xA1288376, (q31_t)0xAA0A5B2D,
+	(q31_t)0xA1AFFEA2, (q31_t)0xA975CB56, (q31_t)0xA2386283,
+	(q31_t)0xA8E21106, (q31_t)0xA2C1ADC9, (q31_t)0xA84F2DA9,
+	(q31_t)0xA34BDF20, (q31_t)0xA7BD22AB, (q31_t)0xA3D6F533,
+	(q31_t)0xA72BF173, (q31_t)0xA462EEAC, (q31_t)0xA69B9B68,
+	(q31_t)0xA4EFCA31, (q31_t)0xA60C21ED, (q31_t)0xA57D8666,
+	(q31_t)0xA57D8666, (q31_t)0xA60C21ED, (q31_t)0xA4EFCA31,
+	(q31_t)0xA69B9B68, (q31_t)0xA462EEAC, (q31_t)0xA72BF173,
+	(q31_t)0xA3D6F533, (q31_t)0xA7BD22AB, (q31_t)0xA34BDF20,
+	(q31_t)0xA84F2DA9, (q31_t)0xA2C1ADC9, (q31_t)0xA8E21106,
+	(q31_t)0xA2386283, (q31_t)0xA975CB56, (q31_t)0xA1AFFEA2,
+	(q31_t)0xAA0A5B2D, (q31_t)0xA1288376, (q31_t)0xAA9FBF1D,
+	(q31_t)0xA0A1F24C, (q31_t)0xAB35F5B5, (q31_t)0xA01C4C72,
+	(q31_t)0xABCCFD82, (q31_t)0x9F979331, (q31_t)0xAC64D510,
+	(q31_t)0x9F13C7D0, (q31_t)0xACFD7AE8, (q31_t)0x9E90EB94,
+	(q31_t)0xAD96ED91, (q31_t)0x9E0EFFC1, (q31_t)0xAE312B91,
+	(q31_t)0x9D8E0596, (q31_t)0xAECC336B, (q31_t)0x9D0DFE53,
+	(q31_t)0xAF6803A1, (q31_t)0x9C8EEB33, (q31_t)0xB0049AB2,
+	(q31_t)0x9C10CD70, (q31_t)0xB0A1F71C, (q31_t)0x9B93A640,
+	(q31_t)0xB140175B, (q31_t)0x9B1776D9, (q31_t)0xB1DEF9E8,
+	(q31_t)0x9A9C406D, (q31_t)0xB27E9D3B, (q31_t)0x9A22042C,
+	(q31_t)0xB31EFFCB, (q31_t)0x99A8C344, (q31_t)0xB3C0200C,
+	(q31_t)0x99307EE0, (q31_t)0xB461FC70, (q31_t)0x98B93828,
+	(q31_t)0xB5049368, (q31_t)0x9842F043, (q31_t)0xB5A7E362,
+	(q31_t)0x97CDA855, (q31_t)0xB64BEACC, (q31_t)0x9759617E,
+	(q31_t)0xB6F0A811, (q31_t)0x96E61CDF, (q31_t)0xB796199B,
+	(q31_t)0x9673DB94, (q31_t)0xB83C3DD1, (q31_t)0x96029EB5,
+	(q31_t)0xB8E31319, (q31_t)0x9592675B, (q31_t)0xB98A97D8,
+	(q31_t)0x9523369B, (q31_t)0xBA32CA70, (q31_t)0x94B50D87,
+	(q31_t)0xBADBA943, (q31_t)0x9447ED2F, (q31_t)0xBB8532AF,
+	(q31_t)0x93DBD69F, (q31_t)0xBC2F6513, (q31_t)0x9370CAE4,
+	(q31_t)0xBCDA3ECA, (q31_t)0x9306CB04, (q31_t)0xBD85BE2F,
+	(q31_t)0x929DD805, (q31_t)0xBE31E19B, (q31_t)0x9235F2EB,
+	(q31_t)0xBEDEA765, (q31_t)0x91CF1CB6, (q31_t)0xBF8C0DE2,
+	(q31_t)0x91695663, (q31_t)0xC03A1368, (q31_t)0x9104A0ED,
+	(q31_t)0xC0E8B648, (q31_t)0x90A0FD4E, (q31_t)0xC197F4D3,
+	(q31_t)0x903E6C7A, (q31_t)0xC247CD5A, (q31_t)0x8FDCEF66,
+	(q31_t)0xC2F83E2A, (q31_t)0x8F7C8701, (q31_t)0xC3A9458F,
+	(q31_t)0x8F1D343A, (q31_t)0xC45AE1D7, (q31_t)0x8EBEF7FB,
+	(q31_t)0xC50D1148, (q31_t)0x8E61D32D, (q31_t)0xC5BFD22E,
+	(q31_t)0x8E05C6B7, (q31_t)0xC67322CD, (q31_t)0x8DAAD37B,
+	(q31_t)0xC727016C, (q31_t)0x8D50FA59, (q31_t)0xC7DB6C50,
+	(q31_t)0x8CF83C30, (q31_t)0xC89061BA, (q31_t)0x8CA099D9,
+	(q31_t)0xC945DFEC, (q31_t)0x8C4A142F, (q31_t)0xC9FBE527,
+	(q31_t)0x8BF4AC05, (q31_t)0xCAB26FA9, (q31_t)0x8BA0622F,
+	(q31_t)0xCB697DB0, (q31_t)0x8B4D377C, (q31_t)0xCC210D78,
+	(q31_t)0x8AFB2CBA, (q31_t)0xCCD91D3D, (q31_t)0x8AAA42B4,
+	(q31_t)0xCD91AB38, (q31_t)0x8A5A7A30, (q31_t)0xCE4AB5A2,
+	(q31_t)0x8A0BD3F5, (q31_t)0xCF043AB2, (q31_t)0x89BE50C3,
+	(q31_t)0xCFBE389F, (q31_t)0x8971F15A, (q31_t)0xD078AD9D,
+	(q31_t)0x8926B677, (q31_t)0xD13397E1, (q31_t)0x88DCA0D3,
+	(q31_t)0xD1EEF59E, (q31_t)0x8893B124, (q31_t)0xD2AAC504,
+	(q31_t)0x884BE820, (q31_t)0xD3670445, (q31_t)0x88054677,
+	(q31_t)0xD423B190, (q31_t)0x87BFCCD7, (q31_t)0xD4E0CB14,
+	(q31_t)0x877B7BEC, (q31_t)0xD59E4EFE, (q31_t)0x8738545E,
+	(q31_t)0xD65C3B7B, (q31_t)0x86F656D3, (q31_t)0xD71A8EB5,
+	(q31_t)0x86B583EE, (q31_t)0xD7D946D7, (q31_t)0x8675DC4E,
+	(q31_t)0xD898620C, (q31_t)0x86376092, (q31_t)0xD957DE7A,
+	(q31_t)0x85FA1152, (q31_t)0xDA17BA4A, (q31_t)0x85BDEF27,
+	(q31_t)0xDAD7F3A2, (q31_t)0x8582FAA4, (q31_t)0xDB9888A8,
+	(q31_t)0x8549345C, (q31_t)0xDC597781, (q31_t)0x85109CDC,
+	(q31_t)0xDD1ABE51, (q31_t)0x84D934B0, (q31_t)0xDDDC5B3A,
+	(q31_t)0x84A2FC62, (q31_t)0xDE9E4C60, (q31_t)0x846DF476,
+	(q31_t)0xDF608FE3, (q31_t)0x843A1D70, (q31_t)0xE02323E5,
+	(q31_t)0x840777CF, (q31_t)0xE0E60684, (q31_t)0x83D60411,
+	(q31_t)0xE1A935E1, (q31_t)0x83A5C2B0, (q31_t)0xE26CB01A,
+	(q31_t)0x8376B422, (q31_t)0xE330734C, (q31_t)0x8348D8DB,
+	(q31_t)0xE3F47D95, (q31_t)0x831C314E, (q31_t)0xE4B8CD10,
+	(q31_t)0x82F0BDE8, (q31_t)0xE57D5FDA, (q31_t)0x82C67F13,
+	(q31_t)0xE642340D, (q31_t)0x829D753A, (q31_t)0xE70747C3,
+	(q31_t)0x8275A0C0, (q31_t)0xE7CC9917, (q31_t)0x824F0208,
+	(q31_t)0xE8922621, (q31_t)0x82299971, (q31_t)0xE957ECFB,
+	(q31_t)0x82056758, (q31_t)0xEA1DEBBB, (q31_t)0x81E26C16,
+	(q31_t)0xEAE4207A, (q31_t)0x81C0A801, (q31_t)0xEBAA894E,
+	(q31_t)0x81A01B6C, (q31_t)0xEC71244F, (q31_t)0x8180C6A9,
+	(q31_t)0xED37EF91, (q31_t)0x8162AA03, (q31_t)0xEDFEE92B,
+	(q31_t)0x8145C5C6, (q31_t)0xEEC60F31, (q31_t)0x812A1A39,
+	(q31_t)0xEF8D5FB8, (q31_t)0x810FA7A0, (q31_t)0xF054D8D4,
+	(q31_t)0x80F66E3C, (q31_t)0xF11C789A, (q31_t)0x80DE6E4C,
+	(q31_t)0xF1E43D1C, (q31_t)0x80C7A80A, (q31_t)0xF2AC246D,
+	(q31_t)0x80B21BAF, (q31_t)0xF3742CA1, (q31_t)0x809DC970,
+	(q31_t)0xF43C53CA, (q31_t)0x808AB180, (q31_t)0xF50497FA,
+	(q31_t)0x8078D40D, (q31_t)0xF5CCF743, (q31_t)0x80683143,
+	(q31_t)0xF6956FB6, (q31_t)0x8058C94C, (q31_t)0xF75DFF65,
+	(q31_t)0x804A9C4D, (q31_t)0xF826A461, (q31_t)0x803DAA69,
+	(q31_t)0xF8EF5CBB, (q31_t)0x8031F3C1, (q31_t)0xF9B82683,
+	(q31_t)0x80277872, (q31_t)0xFA80FFCB, (q31_t)0x801E3894,
+	(q31_t)0xFB49E6A2, (q31_t)0x80163440, (q31_t)0xFC12D919,
+	(q31_t)0x800F6B88, (q31_t)0xFCDBD541, (q31_t)0x8009DE7D,
+	(q31_t)0xFDA4D928, (q31_t)0x80058D2E, (q31_t)0xFE6DE2E0,
+	(q31_t)0x800277A5, (q31_t)0xFF36F078, (q31_t)0x80009DE9
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q31_2048)
+/**
+  @par
+  Example code for Q31 Twiddle factors Generation::
+  @par
+  <pre>for (i = 0; i< 3N/4; i++)
+  {
+     twiddleCoefQ31[2*i]   = cos(i * 2*PI/(float)N);
+     twiddleCoefQ31[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 2048, PI = 3.14159265358979
+  @par
+  Cos and Sin values are interleaved fashion
+  @par
+  Convert Floating point to Q31(Fixed point 1.31):
+ 	round(twiddleCoefQ31(i) * pow(2, 31))
+ */
+const q31_t twiddleCoef_2048_q31[3072] = {
+	(q31_t)0x7FFFFFFF, (q31_t)0x00000000, (q31_t)0x7FFFD885,
+	(q31_t)0x006487E3, (q31_t)0x7FFF6216, (q31_t)0x00C90F88,
+	(q31_t)0x7FFE9CB2, (q31_t)0x012D96B0, (q31_t)0x7FFD885A,
+	(q31_t)0x01921D1F, (q31_t)0x7FFC250F, (q31_t)0x01F6A296,
+	(q31_t)0x7FFA72D1, (q31_t)0x025B26D7, (q31_t)0x7FF871A1,
+	(q31_t)0x02BFA9A4, (q31_t)0x7FF62182, (q31_t)0x03242ABF,
+	(q31_t)0x7FF38273, (q31_t)0x0388A9E9, (q31_t)0x7FF09477,
+	(q31_t)0x03ED26E6, (q31_t)0x7FED5790, (q31_t)0x0451A176,
+	(q31_t)0x7FE9CBC0, (q31_t)0x04B6195D, (q31_t)0x7FE5F108,
+	(q31_t)0x051A8E5C, (q31_t)0x7FE1C76B, (q31_t)0x057F0034,
+	(q31_t)0x7FDD4EEC, (q31_t)0x05E36EA9, (q31_t)0x7FD8878D,
+	(q31_t)0x0647D97C, (q31_t)0x7FD37152, (q31_t)0x06AC406F,
+	(q31_t)0x7FCE0C3E, (q31_t)0x0710A344, (q31_t)0x7FC85853,
+	(q31_t)0x077501BE, (q31_t)0x7FC25596, (q31_t)0x07D95B9E,
+	(q31_t)0x7FBC040A, (q31_t)0x083DB0A7, (q31_t)0x7FB563B2,
+	(q31_t)0x08A2009A, (q31_t)0x7FAE7494, (q31_t)0x09064B3A,
+	(q31_t)0x7FA736B4, (q31_t)0x096A9049, (q31_t)0x7F9FAA15,
+	(q31_t)0x09CECF89, (q31_t)0x7F97CEBC, (q31_t)0x0A3308BC,
+	(q31_t)0x7F8FA4AF, (q31_t)0x0A973BA5, (q31_t)0x7F872BF3,
+	(q31_t)0x0AFB6805, (q31_t)0x7F7E648B, (q31_t)0x0B5F8D9F,
+	(q31_t)0x7F754E7F, (q31_t)0x0BC3AC35, (q31_t)0x7F6BE9D4,
+	(q31_t)0x0C27C389, (q31_t)0x7F62368F, (q31_t)0x0C8BD35E,
+	(q31_t)0x7F5834B6, (q31_t)0x0CEFDB75, (q31_t)0x7F4DE450,
+	(q31_t)0x0D53DB92, (q31_t)0x7F434563, (q31_t)0x0DB7D376,
+	(q31_t)0x7F3857F5, (q31_t)0x0E1BC2E3, (q31_t)0x7F2D1C0E,
+	(q31_t)0x0E7FA99D, (q31_t)0x7F2191B4, (q31_t)0x0EE38765,
+	(q31_t)0x7F15B8EE, (q31_t)0x0F475BFE, (q31_t)0x7F0991C3,
+	(q31_t)0x0FAB272B, (q31_t)0x7EFD1C3C, (q31_t)0x100EE8AD,
+	(q31_t)0x7EF0585F, (q31_t)0x1072A047, (q31_t)0x7EE34635,
+	(q31_t)0x10D64DBC, (q31_t)0x7ED5E5C6, (q31_t)0x1139F0CE,
+	(q31_t)0x7EC8371A, (q31_t)0x119D8940, (q31_t)0x7EBA3A39,
+	(q31_t)0x120116D4, (q31_t)0x7EABEF2C, (q31_t)0x1264994E,
+	(q31_t)0x7E9D55FC, (q31_t)0x12C8106E, (q31_t)0x7E8E6EB1,
+	(q31_t)0x132B7BF9, (q31_t)0x7E7F3956, (q31_t)0x138EDBB0,
+	(q31_t)0x7E6FB5F3, (q31_t)0x13F22F57, (q31_t)0x7E5FE493,
+	(q31_t)0x145576B1, (q31_t)0x7E4FC53E, (q31_t)0x14B8B17F,
+	(q31_t)0x7E3F57FE, (q31_t)0x151BDF85, (q31_t)0x7E2E9CDF,
+	(q31_t)0x157F0086, (q31_t)0x7E1D93E9, (q31_t)0x15E21444,
+	(q31_t)0x7E0C3D29, (q31_t)0x16451A83, (q31_t)0x7DFA98A7,
+	(q31_t)0x16A81305, (q31_t)0x7DE8A670, (q31_t)0x170AFD8D,
+	(q31_t)0x7DD6668E, (q31_t)0x176DD9DE, (q31_t)0x7DC3D90D,
+	(q31_t)0x17D0A7BB, (q31_t)0x7DB0FDF7, (q31_t)0x183366E8,
+	(q31_t)0x7D9DD55A, (q31_t)0x18961727, (q31_t)0x7D8A5F3F,
+	(q31_t)0x18F8B83C, (q31_t)0x7D769BB5, (q31_t)0x195B49E9,
+	(q31_t)0x7D628AC5, (q31_t)0x19BDCBF2, (q31_t)0x7D4E2C7E,
+	(q31_t)0x1A203E1B, (q31_t)0x7D3980EC, (q31_t)0x1A82A025,
+	(q31_t)0x7D24881A, (q31_t)0x1AE4F1D6, (q31_t)0x7D0F4218,
+	(q31_t)0x1B4732EF, (q31_t)0x7CF9AEF0, (q31_t)0x1BA96334,
+	(q31_t)0x7CE3CEB1, (q31_t)0x1C0B826A, (q31_t)0x7CCDA168,
+	(q31_t)0x1C6D9053, (q31_t)0x7CB72724, (q31_t)0x1CCF8CB3,
+	(q31_t)0x7CA05FF1, (q31_t)0x1D31774D, (q31_t)0x7C894BDD,
+	(q31_t)0x1D934FE5, (q31_t)0x7C71EAF8, (q31_t)0x1DF5163F,
+	(q31_t)0x7C5A3D4F, (q31_t)0x1E56CA1E, (q31_t)0x7C4242F2,
+	(q31_t)0x1EB86B46, (q31_t)0x7C29FBEE, (q31_t)0x1F19F97B,
+	(q31_t)0x7C116853, (q31_t)0x1F7B7480, (q31_t)0x7BF88830,
+	(q31_t)0x1FDCDC1A, (q31_t)0x7BDF5B94, (q31_t)0x203E300D,
+	(q31_t)0x7BC5E28F, (q31_t)0x209F701C, (q31_t)0x7BAC1D31,
+	(q31_t)0x21009C0B, (q31_t)0x7B920B89, (q31_t)0x2161B39F,
+	(q31_t)0x7B77ADA8, (q31_t)0x21C2B69C, (q31_t)0x7B5D039D,
+	(q31_t)0x2223A4C5, (q31_t)0x7B420D7A, (q31_t)0x22847DDF,
+	(q31_t)0x7B26CB4F, (q31_t)0x22E541AE, (q31_t)0x7B0B3D2C,
+	(q31_t)0x2345EFF7, (q31_t)0x7AEF6323, (q31_t)0x23A6887E,
+	(q31_t)0x7AD33D45, (q31_t)0x24070B07, (q31_t)0x7AB6CBA3,
+	(q31_t)0x24677757, (q31_t)0x7A9A0E4F, (q31_t)0x24C7CD32,
+	(q31_t)0x7A7D055B, (q31_t)0x25280C5D, (q31_t)0x7A5FB0D8,
+	(q31_t)0x2588349D, (q31_t)0x7A4210D8, (q31_t)0x25E845B5,
+	(q31_t)0x7A24256E, (q31_t)0x26483F6C, (q31_t)0x7A05EEAD,
+	(q31_t)0x26A82185, (q31_t)0x79E76CA6, (q31_t)0x2707EBC6,
+	(q31_t)0x79C89F6D, (q31_t)0x27679DF4, (q31_t)0x79A98715,
+	(q31_t)0x27C737D2, (q31_t)0x798A23B1, (q31_t)0x2826B928,
+	(q31_t)0x796A7554, (q31_t)0x288621B9, (q31_t)0x794A7C11,
+	(q31_t)0x28E5714A, (q31_t)0x792A37FE, (q31_t)0x2944A7A2,
+	(q31_t)0x7909A92C, (q31_t)0x29A3C484, (q31_t)0x78E8CFB1,
+	(q31_t)0x2A02C7B8, (q31_t)0x78C7ABA1, (q31_t)0x2A61B101,
+	(q31_t)0x78A63D10, (q31_t)0x2AC08025, (q31_t)0x78848413,
+	(q31_t)0x2B1F34EB, (q31_t)0x786280BF, (q31_t)0x2B7DCF17,
+	(q31_t)0x78403328, (q31_t)0x2BDC4E6F, (q31_t)0x781D9B64,
+	(q31_t)0x2C3AB2B9, (q31_t)0x77FAB988, (q31_t)0x2C98FBBA,
+	(q31_t)0x77D78DAA, (q31_t)0x2CF72939, (q31_t)0x77B417DF,
+	(q31_t)0x2D553AFB, (q31_t)0x7790583D, (q31_t)0x2DB330C7,
+	(q31_t)0x776C4EDB, (q31_t)0x2E110A62, (q31_t)0x7747FBCE,
+	(q31_t)0x2E6EC792, (q31_t)0x77235F2D, (q31_t)0x2ECC681E,
+	(q31_t)0x76FE790E, (q31_t)0x2F29EBCC, (q31_t)0x76D94988,
+	(q31_t)0x2F875262, (q31_t)0x76B3D0B3, (q31_t)0x2FE49BA6,
+	(q31_t)0x768E0EA5, (q31_t)0x3041C760, (q31_t)0x76680376,
+	(q31_t)0x309ED555, (q31_t)0x7641AF3C, (q31_t)0x30FBC54D,
+	(q31_t)0x761B1211, (q31_t)0x3158970D, (q31_t)0x75F42C0A,
+	(q31_t)0x31B54A5D, (q31_t)0x75CCFD42, (q31_t)0x3211DF03,
+	(q31_t)0x75A585CF, (q31_t)0x326E54C7, (q31_t)0x757DC5CA,
+	(q31_t)0x32CAAB6F, (q31_t)0x7555BD4B, (q31_t)0x3326E2C2,
+	(q31_t)0x752D6C6C, (q31_t)0x3382FA88, (q31_t)0x7504D345,
+	(q31_t)0x33DEF287, (q31_t)0x74DBF1EF, (q31_t)0x343ACA87,
+	(q31_t)0x74B2C883, (q31_t)0x3496824F, (q31_t)0x7489571B,
+	(q31_t)0x34F219A7, (q31_t)0x745F9DD1, (q31_t)0x354D9056,
+	(q31_t)0x74359CBD, (q31_t)0x35A8E624, (q31_t)0x740B53FA,
+	(q31_t)0x36041AD9, (q31_t)0x73E0C3A3, (q31_t)0x365F2E3B,
+	(q31_t)0x73B5EBD0, (q31_t)0x36BA2013, (q31_t)0x738ACC9E,
+	(q31_t)0x3714F02A, (q31_t)0x735F6626, (q31_t)0x376F9E46,
+	(q31_t)0x7333B883, (q31_t)0x37CA2A30, (q31_t)0x7307C3D0,
+	(q31_t)0x382493B0, (q31_t)0x72DB8828, (q31_t)0x387EDA8E,
+	(q31_t)0x72AF05A6, (q31_t)0x38D8FE93, (q31_t)0x72823C66,
+	(q31_t)0x3932FF87, (q31_t)0x72552C84, (q31_t)0x398CDD32,
+	(q31_t)0x7227D61C, (q31_t)0x39E6975D, (q31_t)0x71FA3948,
+	(q31_t)0x3A402DD1, (q31_t)0x71CC5626, (q31_t)0x3A99A057,
+	(q31_t)0x719E2CD2, (q31_t)0x3AF2EEB7, (q31_t)0x716FBD68,
+	(q31_t)0x3B4C18BA, (q31_t)0x71410804, (q31_t)0x3BA51E29,
+	(q31_t)0x71120CC5, (q31_t)0x3BFDFECD, (q31_t)0x70E2CBC6,
+	(q31_t)0x3C56BA70, (q31_t)0x70B34524, (q31_t)0x3CAF50DA,
+	(q31_t)0x708378FE, (q31_t)0x3D07C1D5, (q31_t)0x70536771,
+	(q31_t)0x3D600D2B, (q31_t)0x70231099, (q31_t)0x3DB832A5,
+	(q31_t)0x6FF27496, (q31_t)0x3E10320D, (q31_t)0x6FC19385,
+	(q31_t)0x3E680B2C, (q31_t)0x6F906D84, (q31_t)0x3EBFBDCC,
+	(q31_t)0x6F5F02B1, (q31_t)0x3F1749B7, (q31_t)0x6F2D532C,
+	(q31_t)0x3F6EAEB8, (q31_t)0x6EFB5F12, (q31_t)0x3FC5EC97,
+	(q31_t)0x6EC92682, (q31_t)0x401D0320, (q31_t)0x6E96A99C,
+	(q31_t)0x4073F21D, (q31_t)0x6E63E87F, (q31_t)0x40CAB957,
+	(q31_t)0x6E30E349, (q31_t)0x4121589A, (q31_t)0x6DFD9A1B,
+	(q31_t)0x4177CFB0, (q31_t)0x6DCA0D14, (q31_t)0x41CE1E64,
+	(q31_t)0x6D963C54, (q31_t)0x42244480, (q31_t)0x6D6227FA,
+	(q31_t)0x427A41D0, (q31_t)0x6D2DD027, (q31_t)0x42D0161E,
+	(q31_t)0x6CF934FB, (q31_t)0x4325C135, (q31_t)0x6CC45697,
+	(q31_t)0x437B42E1, (q31_t)0x6C8F351C, (q31_t)0x43D09AEC,
+	(q31_t)0x6C59D0A9, (q31_t)0x4425C923, (q31_t)0x6C242960,
+	(q31_t)0x447ACD50, (q31_t)0x6BEE3F62, (q31_t)0x44CFA73F,
+	(q31_t)0x6BB812D0, (q31_t)0x452456BC, (q31_t)0x6B81A3CD,
+	(q31_t)0x4578DB93, (q31_t)0x6B4AF278, (q31_t)0x45CD358F,
+	(q31_t)0x6B13FEF5, (q31_t)0x4621647C, (q31_t)0x6ADCC964,
+	(q31_t)0x46756827, (q31_t)0x6AA551E8, (q31_t)0x46C9405C,
+	(q31_t)0x6A6D98A4, (q31_t)0x471CECE6, (q31_t)0x6A359DB9,
+	(q31_t)0x47706D93, (q31_t)0x69FD614A, (q31_t)0x47C3C22E,
+	(q31_t)0x69C4E37A, (q31_t)0x4816EA85, (q31_t)0x698C246C,
+	(q31_t)0x4869E664, (q31_t)0x69532442, (q31_t)0x48BCB598,
+	(q31_t)0x6919E320, (q31_t)0x490F57EE, (q31_t)0x68E06129,
+	(q31_t)0x4961CD32, (q31_t)0x68A69E81, (q31_t)0x49B41533,
+	(q31_t)0x686C9B4B, (q31_t)0x4A062FBD, (q31_t)0x683257AA,
+	(q31_t)0x4A581C9D, (q31_t)0x67F7D3C4, (q31_t)0x4AA9DBA1,
+	(q31_t)0x67BD0FBC, (q31_t)0x4AFB6C97, (q31_t)0x67820BB6,
+	(q31_t)0x4B4CCF4D, (q31_t)0x6746C7D7, (q31_t)0x4B9E038F,
+	(q31_t)0x670B4443, (q31_t)0x4BEF092D, (q31_t)0x66CF811F,
+	(q31_t)0x4C3FDFF3, (q31_t)0x66937E90, (q31_t)0x4C9087B1,
+	(q31_t)0x66573CBB, (q31_t)0x4CE10034, (q31_t)0x661ABBC5,
+	(q31_t)0x4D31494B, (q31_t)0x65DDFBD3, (q31_t)0x4D8162C4,
+	(q31_t)0x65A0FD0B, (q31_t)0x4DD14C6E, (q31_t)0x6563BF92,
+	(q31_t)0x4E210617, (q31_t)0x6526438E, (q31_t)0x4E708F8F,
+	(q31_t)0x64E88926, (q31_t)0x4EBFE8A4, (q31_t)0x64AA907F,
+	(q31_t)0x4F0F1126, (q31_t)0x646C59BF, (q31_t)0x4F5E08E3,
+	(q31_t)0x642DE50D, (q31_t)0x4FACCFAB, (q31_t)0x63EF328F,
+	(q31_t)0x4FFB654D, (q31_t)0x63B0426D, (q31_t)0x5049C999,
+	(q31_t)0x637114CC, (q31_t)0x5097FC5E, (q31_t)0x6331A9D4,
+	(q31_t)0x50E5FD6C, (q31_t)0x62F201AC, (q31_t)0x5133CC94,
+	(q31_t)0x62B21C7B, (q31_t)0x518169A4, (q31_t)0x6271FA69,
+	(q31_t)0x51CED46E, (q31_t)0x62319B9D, (q31_t)0x521C0CC1,
+	(q31_t)0x61F1003E, (q31_t)0x5269126E, (q31_t)0x61B02876,
+	(q31_t)0x52B5E545, (q31_t)0x616F146B, (q31_t)0x53028517,
+	(q31_t)0x612DC446, (q31_t)0x534EF1B5, (q31_t)0x60EC3830,
+	(q31_t)0x539B2AEF, (q31_t)0x60AA704F, (q31_t)0x53E73097,
+	(q31_t)0x60686CCE, (q31_t)0x5433027D, (q31_t)0x60262DD5,
+	(q31_t)0x547EA073, (q31_t)0x5FE3B38D, (q31_t)0x54CA0A4A,
+	(q31_t)0x5FA0FE1E, (q31_t)0x55153FD4, (q31_t)0x5F5E0DB3,
+	(q31_t)0x556040E2, (q31_t)0x5F1AE273, (q31_t)0x55AB0D46,
+	(q31_t)0x5ED77C89, (q31_t)0x55F5A4D2, (q31_t)0x5E93DC1F,
+	(q31_t)0x56400757, (q31_t)0x5E50015D, (q31_t)0x568A34A9,
+	(q31_t)0x5E0BEC6E, (q31_t)0x56D42C99, (q31_t)0x5DC79D7C,
+	(q31_t)0x571DEEF9, (q31_t)0x5D8314B0, (q31_t)0x57677B9D,
+	(q31_t)0x5D3E5236, (q31_t)0x57B0D256, (q31_t)0x5CF95638,
+	(q31_t)0x57F9F2F7, (q31_t)0x5CB420DF, (q31_t)0x5842DD54,
+	(q31_t)0x5C6EB258, (q31_t)0x588B913F, (q31_t)0x5C290ACC,
+	(q31_t)0x58D40E8C, (q31_t)0x5BE32A67, (q31_t)0x591C550E,
+	(q31_t)0x5B9D1153, (q31_t)0x59646497, (q31_t)0x5B56BFBD,
+	(q31_t)0x59AC3CFD, (q31_t)0x5B1035CF, (q31_t)0x59F3DE12,
+	(q31_t)0x5AC973B4, (q31_t)0x5A3B47AA, (q31_t)0x5A82799A,
+	(q31_t)0x5A82799A, (q31_t)0x5A3B47AA, (q31_t)0x5AC973B4,
+	(q31_t)0x59F3DE12, (q31_t)0x5B1035CF, (q31_t)0x59AC3CFD,
+	(q31_t)0x5B56BFBD, (q31_t)0x59646497, (q31_t)0x5B9D1153,
+	(q31_t)0x591C550E, (q31_t)0x5BE32A67, (q31_t)0x58D40E8C,
+	(q31_t)0x5C290ACC, (q31_t)0x588B913F, (q31_t)0x5C6EB258,
+	(q31_t)0x5842DD54, (q31_t)0x5CB420DF, (q31_t)0x57F9F2F7,
+	(q31_t)0x5CF95638, (q31_t)0x57B0D256, (q31_t)0x5D3E5236,
+	(q31_t)0x57677B9D, (q31_t)0x5D8314B0, (q31_t)0x571DEEF9,
+	(q31_t)0x5DC79D7C, (q31_t)0x56D42C99, (q31_t)0x5E0BEC6E,
+	(q31_t)0x568A34A9, (q31_t)0x5E50015D, (q31_t)0x56400757,
+	(q31_t)0x5E93DC1F, (q31_t)0x55F5A4D2, (q31_t)0x5ED77C89,
+	(q31_t)0x55AB0D46, (q31_t)0x5F1AE273, (q31_t)0x556040E2,
+	(q31_t)0x5F5E0DB3, (q31_t)0x55153FD4, (q31_t)0x5FA0FE1E,
+	(q31_t)0x54CA0A4A, (q31_t)0x5FE3B38D, (q31_t)0x547EA073,
+	(q31_t)0x60262DD5, (q31_t)0x5433027D, (q31_t)0x60686CCE,
+	(q31_t)0x53E73097, (q31_t)0x60AA704F, (q31_t)0x539B2AEF,
+	(q31_t)0x60EC3830, (q31_t)0x534EF1B5, (q31_t)0x612DC446,
+	(q31_t)0x53028517, (q31_t)0x616F146B, (q31_t)0x52B5E545,
+	(q31_t)0x61B02876, (q31_t)0x5269126E, (q31_t)0x61F1003E,
+	(q31_t)0x521C0CC1, (q31_t)0x62319B9D, (q31_t)0x51CED46E,
+	(q31_t)0x6271FA69, (q31_t)0x518169A4, (q31_t)0x62B21C7B,
+	(q31_t)0x5133CC94, (q31_t)0x62F201AC, (q31_t)0x50E5FD6C,
+	(q31_t)0x6331A9D4, (q31_t)0x5097FC5E, (q31_t)0x637114CC,
+	(q31_t)0x5049C999, (q31_t)0x63B0426D, (q31_t)0x4FFB654D,
+	(q31_t)0x63EF328F, (q31_t)0x4FACCFAB, (q31_t)0x642DE50D,
+	(q31_t)0x4F5E08E3, (q31_t)0x646C59BF, (q31_t)0x4F0F1126,
+	(q31_t)0x64AA907F, (q31_t)0x4EBFE8A4, (q31_t)0x64E88926,
+	(q31_t)0x4E708F8F, (q31_t)0x6526438E, (q31_t)0x4E210617,
+	(q31_t)0x6563BF92, (q31_t)0x4DD14C6E, (q31_t)0x65A0FD0B,
+	(q31_t)0x4D8162C4, (q31_t)0x65DDFBD3, (q31_t)0x4D31494B,
+	(q31_t)0x661ABBC5, (q31_t)0x4CE10034, (q31_t)0x66573CBB,
+	(q31_t)0x4C9087B1, (q31_t)0x66937E90, (q31_t)0x4C3FDFF3,
+	(q31_t)0x66CF811F, (q31_t)0x4BEF092D, (q31_t)0x670B4443,
+	(q31_t)0x4B9E038F, (q31_t)0x6746C7D7, (q31_t)0x4B4CCF4D,
+	(q31_t)0x67820BB6, (q31_t)0x4AFB6C97, (q31_t)0x67BD0FBC,
+	(q31_t)0x4AA9DBA1, (q31_t)0x67F7D3C4, (q31_t)0x4A581C9D,
+	(q31_t)0x683257AA, (q31_t)0x4A062FBD, (q31_t)0x686C9B4B,
+	(q31_t)0x49B41533, (q31_t)0x68A69E81, (q31_t)0x4961CD32,
+	(q31_t)0x68E06129, (q31_t)0x490F57EE, (q31_t)0x6919E320,
+	(q31_t)0x48BCB598, (q31_t)0x69532442, (q31_t)0x4869E664,
+	(q31_t)0x698C246C, (q31_t)0x4816EA85, (q31_t)0x69C4E37A,
+	(q31_t)0x47C3C22E, (q31_t)0x69FD614A, (q31_t)0x47706D93,
+	(q31_t)0x6A359DB9, (q31_t)0x471CECE6, (q31_t)0x6A6D98A4,
+	(q31_t)0x46C9405C, (q31_t)0x6AA551E8, (q31_t)0x46756827,
+	(q31_t)0x6ADCC964, (q31_t)0x4621647C, (q31_t)0x6B13FEF5,
+	(q31_t)0x45CD358F, (q31_t)0x6B4AF278, (q31_t)0x4578DB93,
+	(q31_t)0x6B81A3CD, (q31_t)0x452456BC, (q31_t)0x6BB812D0,
+	(q31_t)0x44CFA73F, (q31_t)0x6BEE3F62, (q31_t)0x447ACD50,
+	(q31_t)0x6C242960, (q31_t)0x4425C923, (q31_t)0x6C59D0A9,
+	(q31_t)0x43D09AEC, (q31_t)0x6C8F351C, (q31_t)0x437B42E1,
+	(q31_t)0x6CC45697, (q31_t)0x4325C135, (q31_t)0x6CF934FB,
+	(q31_t)0x42D0161E, (q31_t)0x6D2DD027, (q31_t)0x427A41D0,
+	(q31_t)0x6D6227FA, (q31_t)0x42244480, (q31_t)0x6D963C54,
+	(q31_t)0x41CE1E64, (q31_t)0x6DCA0D14, (q31_t)0x4177CFB0,
+	(q31_t)0x6DFD9A1B, (q31_t)0x4121589A, (q31_t)0x6E30E349,
+	(q31_t)0x40CAB957, (q31_t)0x6E63E87F, (q31_t)0x4073F21D,
+	(q31_t)0x6E96A99C, (q31_t)0x401D0320, (q31_t)0x6EC92682,
+	(q31_t)0x3FC5EC97, (q31_t)0x6EFB5F12, (q31_t)0x3F6EAEB8,
+	(q31_t)0x6F2D532C, (q31_t)0x3F1749B7, (q31_t)0x6F5F02B1,
+	(q31_t)0x3EBFBDCC, (q31_t)0x6F906D84, (q31_t)0x3E680B2C,
+	(q31_t)0x6FC19385, (q31_t)0x3E10320D, (q31_t)0x6FF27496,
+	(q31_t)0x3DB832A5, (q31_t)0x70231099, (q31_t)0x3D600D2B,
+	(q31_t)0x70536771, (q31_t)0x3D07C1D5, (q31_t)0x708378FE,
+	(q31_t)0x3CAF50DA, (q31_t)0x70B34524, (q31_t)0x3C56BA70,
+	(q31_t)0x70E2CBC6, (q31_t)0x3BFDFECD, (q31_t)0x71120CC5,
+	(q31_t)0x3BA51E29, (q31_t)0x71410804, (q31_t)0x3B4C18BA,
+	(q31_t)0x716FBD68, (q31_t)0x3AF2EEB7, (q31_t)0x719E2CD2,
+	(q31_t)0x3A99A057, (q31_t)0x71CC5626, (q31_t)0x3A402DD1,
+	(q31_t)0x71FA3948, (q31_t)0x39E6975D, (q31_t)0x7227D61C,
+	(q31_t)0x398CDD32, (q31_t)0x72552C84, (q31_t)0x3932FF87,
+	(q31_t)0x72823C66, (q31_t)0x38D8FE93, (q31_t)0x72AF05A6,
+	(q31_t)0x387EDA8E, (q31_t)0x72DB8828, (q31_t)0x382493B0,
+	(q31_t)0x7307C3D0, (q31_t)0x37CA2A30, (q31_t)0x7333B883,
+	(q31_t)0x376F9E46, (q31_t)0x735F6626, (q31_t)0x3714F02A,
+	(q31_t)0x738ACC9E, (q31_t)0x36BA2013, (q31_t)0x73B5EBD0,
+	(q31_t)0x365F2E3B, (q31_t)0x73E0C3A3, (q31_t)0x36041AD9,
+	(q31_t)0x740B53FA, (q31_t)0x35A8E624, (q31_t)0x74359CBD,
+	(q31_t)0x354D9056, (q31_t)0x745F9DD1, (q31_t)0x34F219A7,
+	(q31_t)0x7489571B, (q31_t)0x3496824F, (q31_t)0x74B2C883,
+	(q31_t)0x343ACA87, (q31_t)0x74DBF1EF, (q31_t)0x33DEF287,
+	(q31_t)0x7504D345, (q31_t)0x3382FA88, (q31_t)0x752D6C6C,
+	(q31_t)0x3326E2C2, (q31_t)0x7555BD4B, (q31_t)0x32CAAB6F,
+	(q31_t)0x757DC5CA, (q31_t)0x326E54C7, (q31_t)0x75A585CF,
+	(q31_t)0x3211DF03, (q31_t)0x75CCFD42, (q31_t)0x31B54A5D,
+	(q31_t)0x75F42C0A, (q31_t)0x3158970D, (q31_t)0x761B1211,
+	(q31_t)0x30FBC54D, (q31_t)0x7641AF3C, (q31_t)0x309ED555,
+	(q31_t)0x76680376, (q31_t)0x3041C760, (q31_t)0x768E0EA5,
+	(q31_t)0x2FE49BA6, (q31_t)0x76B3D0B3, (q31_t)0x2F875262,
+	(q31_t)0x76D94988, (q31_t)0x2F29EBCC, (q31_t)0x76FE790E,
+	(q31_t)0x2ECC681E, (q31_t)0x77235F2D, (q31_t)0x2E6EC792,
+	(q31_t)0x7747FBCE, (q31_t)0x2E110A62, (q31_t)0x776C4EDB,
+	(q31_t)0x2DB330C7, (q31_t)0x7790583D, (q31_t)0x2D553AFB,
+	(q31_t)0x77B417DF, (q31_t)0x2CF72939, (q31_t)0x77D78DAA,
+	(q31_t)0x2C98FBBA, (q31_t)0x77FAB988, (q31_t)0x2C3AB2B9,
+	(q31_t)0x781D9B64, (q31_t)0x2BDC4E6F, (q31_t)0x78403328,
+	(q31_t)0x2B7DCF17, (q31_t)0x786280BF, (q31_t)0x2B1F34EB,
+	(q31_t)0x78848413, (q31_t)0x2AC08025, (q31_t)0x78A63D10,
+	(q31_t)0x2A61B101, (q31_t)0x78C7ABA1, (q31_t)0x2A02C7B8,
+	(q31_t)0x78E8CFB1, (q31_t)0x29A3C484, (q31_t)0x7909A92C,
+	(q31_t)0x2944A7A2, (q31_t)0x792A37FE, (q31_t)0x28E5714A,
+	(q31_t)0x794A7C11, (q31_t)0x288621B9, (q31_t)0x796A7554,
+	(q31_t)0x2826B928, (q31_t)0x798A23B1, (q31_t)0x27C737D2,
+	(q31_t)0x79A98715, (q31_t)0x27679DF4, (q31_t)0x79C89F6D,
+	(q31_t)0x2707EBC6, (q31_t)0x79E76CA6, (q31_t)0x26A82185,
+	(q31_t)0x7A05EEAD, (q31_t)0x26483F6C, (q31_t)0x7A24256E,
+	(q31_t)0x25E845B5, (q31_t)0x7A4210D8, (q31_t)0x2588349D,
+	(q31_t)0x7A5FB0D8, (q31_t)0x25280C5D, (q31_t)0x7A7D055B,
+	(q31_t)0x24C7CD32, (q31_t)0x7A9A0E4F, (q31_t)0x24677757,
+	(q31_t)0x7AB6CBA3, (q31_t)0x24070B07, (q31_t)0x7AD33D45,
+	(q31_t)0x23A6887E, (q31_t)0x7AEF6323, (q31_t)0x2345EFF7,
+	(q31_t)0x7B0B3D2C, (q31_t)0x22E541AE, (q31_t)0x7B26CB4F,
+	(q31_t)0x22847DDF, (q31_t)0x7B420D7A, (q31_t)0x2223A4C5,
+	(q31_t)0x7B5D039D, (q31_t)0x21C2B69C, (q31_t)0x7B77ADA8,
+	(q31_t)0x2161B39F, (q31_t)0x7B920B89, (q31_t)0x21009C0B,
+	(q31_t)0x7BAC1D31, (q31_t)0x209F701C, (q31_t)0x7BC5E28F,
+	(q31_t)0x203E300D, (q31_t)0x7BDF5B94, (q31_t)0x1FDCDC1A,
+	(q31_t)0x7BF88830, (q31_t)0x1F7B7480, (q31_t)0x7C116853,
+	(q31_t)0x1F19F97B, (q31_t)0x7C29FBEE, (q31_t)0x1EB86B46,
+	(q31_t)0x7C4242F2, (q31_t)0x1E56CA1E, (q31_t)0x7C5A3D4F,
+	(q31_t)0x1DF5163F, (q31_t)0x7C71EAF8, (q31_t)0x1D934FE5,
+	(q31_t)0x7C894BDD, (q31_t)0x1D31774D, (q31_t)0x7CA05FF1,
+	(q31_t)0x1CCF8CB3, (q31_t)0x7CB72724, (q31_t)0x1C6D9053,
+	(q31_t)0x7CCDA168, (q31_t)0x1C0B826A, (q31_t)0x7CE3CEB1,
+	(q31_t)0x1BA96334, (q31_t)0x7CF9AEF0, (q31_t)0x1B4732EF,
+	(q31_t)0x7D0F4218, (q31_t)0x1AE4F1D6, (q31_t)0x7D24881A,
+	(q31_t)0x1A82A025, (q31_t)0x7D3980EC, (q31_t)0x1A203E1B,
+	(q31_t)0x7D4E2C7E, (q31_t)0x19BDCBF2, (q31_t)0x7D628AC5,
+	(q31_t)0x195B49E9, (q31_t)0x7D769BB5, (q31_t)0x18F8B83C,
+	(q31_t)0x7D8A5F3F, (q31_t)0x18961727, (q31_t)0x7D9DD55A,
+	(q31_t)0x183366E8, (q31_t)0x7DB0FDF7, (q31_t)0x17D0A7BB,
+	(q31_t)0x7DC3D90D, (q31_t)0x176DD9DE, (q31_t)0x7DD6668E,
+	(q31_t)0x170AFD8D, (q31_t)0x7DE8A670, (q31_t)0x16A81305,
+	(q31_t)0x7DFA98A7, (q31_t)0x16451A83, (q31_t)0x7E0C3D29,
+	(q31_t)0x15E21444, (q31_t)0x7E1D93E9, (q31_t)0x157F0086,
+	(q31_t)0x7E2E9CDF, (q31_t)0x151BDF85, (q31_t)0x7E3F57FE,
+	(q31_t)0x14B8B17F, (q31_t)0x7E4FC53E, (q31_t)0x145576B1,
+	(q31_t)0x7E5FE493, (q31_t)0x13F22F57, (q31_t)0x7E6FB5F3,
+	(q31_t)0x138EDBB0, (q31_t)0x7E7F3956, (q31_t)0x132B7BF9,
+	(q31_t)0x7E8E6EB1, (q31_t)0x12C8106E, (q31_t)0x7E9D55FC,
+	(q31_t)0x1264994E, (q31_t)0x7EABEF2C, (q31_t)0x120116D4,
+	(q31_t)0x7EBA3A39, (q31_t)0x119D8940, (q31_t)0x7EC8371A,
+	(q31_t)0x1139F0CE, (q31_t)0x7ED5E5C6, (q31_t)0x10D64DBC,
+	(q31_t)0x7EE34635, (q31_t)0x1072A047, (q31_t)0x7EF0585F,
+	(q31_t)0x100EE8AD, (q31_t)0x7EFD1C3C, (q31_t)0x0FAB272B,
+	(q31_t)0x7F0991C3, (q31_t)0x0F475BFE, (q31_t)0x7F15B8EE,
+	(q31_t)0x0EE38765, (q31_t)0x7F2191B4, (q31_t)0x0E7FA99D,
+	(q31_t)0x7F2D1C0E, (q31_t)0x0E1BC2E3, (q31_t)0x7F3857F5,
+	(q31_t)0x0DB7D376, (q31_t)0x7F434563, (q31_t)0x0D53DB92,
+	(q31_t)0x7F4DE450, (q31_t)0x0CEFDB75, (q31_t)0x7F5834B6,
+	(q31_t)0x0C8BD35E, (q31_t)0x7F62368F, (q31_t)0x0C27C389,
+	(q31_t)0x7F6BE9D4, (q31_t)0x0BC3AC35, (q31_t)0x7F754E7F,
+	(q31_t)0x0B5F8D9F, (q31_t)0x7F7E648B, (q31_t)0x0AFB6805,
+	(q31_t)0x7F872BF3, (q31_t)0x0A973BA5, (q31_t)0x7F8FA4AF,
+	(q31_t)0x0A3308BC, (q31_t)0x7F97CEBC, (q31_t)0x09CECF89,
+	(q31_t)0x7F9FAA15, (q31_t)0x096A9049, (q31_t)0x7FA736B4,
+	(q31_t)0x09064B3A, (q31_t)0x7FAE7494, (q31_t)0x08A2009A,
+	(q31_t)0x7FB563B2, (q31_t)0x083DB0A7, (q31_t)0x7FBC040A,
+	(q31_t)0x07D95B9E, (q31_t)0x7FC25596, (q31_t)0x077501BE,
+	(q31_t)0x7FC85853, (q31_t)0x0710A344, (q31_t)0x7FCE0C3E,
+	(q31_t)0x06AC406F, (q31_t)0x7FD37152, (q31_t)0x0647D97C,
+	(q31_t)0x7FD8878D, (q31_t)0x05E36EA9, (q31_t)0x7FDD4EEC,
+	(q31_t)0x057F0034, (q31_t)0x7FE1C76B, (q31_t)0x051A8E5C,
+	(q31_t)0x7FE5F108, (q31_t)0x04B6195D, (q31_t)0x7FE9CBC0,
+	(q31_t)0x0451A176, (q31_t)0x7FED5790, (q31_t)0x03ED26E6,
+	(q31_t)0x7FF09477, (q31_t)0x0388A9E9, (q31_t)0x7FF38273,
+	(q31_t)0x03242ABF, (q31_t)0x7FF62182, (q31_t)0x02BFA9A4,
+	(q31_t)0x7FF871A1, (q31_t)0x025B26D7, (q31_t)0x7FFA72D1,
+	(q31_t)0x01F6A296, (q31_t)0x7FFC250F, (q31_t)0x01921D1F,
+	(q31_t)0x7FFD885A, (q31_t)0x012D96B0, (q31_t)0x7FFE9CB2,
+	(q31_t)0x00C90F88, (q31_t)0x7FFF6216, (q31_t)0x006487E3,
+	(q31_t)0x7FFFD885, (q31_t)0x00000000, (q31_t)0x7FFFFFFF,
+	(q31_t)0xFF9B781D, (q31_t)0x7FFFD885, (q31_t)0xFF36F078,
+	(q31_t)0x7FFF6216, (q31_t)0xFED2694F, (q31_t)0x7FFE9CB2,
+	(q31_t)0xFE6DE2E0, (q31_t)0x7FFD885A, (q31_t)0xFE095D69,
+	(q31_t)0x7FFC250F, (q31_t)0xFDA4D928, (q31_t)0x7FFA72D1,
+	(q31_t)0xFD40565B, (q31_t)0x7FF871A1, (q31_t)0xFCDBD541,
+	(q31_t)0x7FF62182, (q31_t)0xFC775616, (q31_t)0x7FF38273,
+	(q31_t)0xFC12D919, (q31_t)0x7FF09477, (q31_t)0xFBAE5E89,
+	(q31_t)0x7FED5790, (q31_t)0xFB49E6A2, (q31_t)0x7FE9CBC0,
+	(q31_t)0xFAE571A4, (q31_t)0x7FE5F108, (q31_t)0xFA80FFCB,
+	(q31_t)0x7FE1C76B, (q31_t)0xFA1C9156, (q31_t)0x7FDD4EEC,
+	(q31_t)0xF9B82683, (q31_t)0x7FD8878D, (q31_t)0xF953BF90,
+	(q31_t)0x7FD37152, (q31_t)0xF8EF5CBB, (q31_t)0x7FCE0C3E,
+	(q31_t)0xF88AFE41, (q31_t)0x7FC85853, (q31_t)0xF826A461,
+	(q31_t)0x7FC25596, (q31_t)0xF7C24F58, (q31_t)0x7FBC040A,
+	(q31_t)0xF75DFF65, (q31_t)0x7FB563B2, (q31_t)0xF6F9B4C5,
+	(q31_t)0x7FAE7494, (q31_t)0xF6956FB6, (q31_t)0x7FA736B4,
+	(q31_t)0xF6313076, (q31_t)0x7F9FAA15, (q31_t)0xF5CCF743,
+	(q31_t)0x7F97CEBC, (q31_t)0xF568C45A, (q31_t)0x7F8FA4AF,
+	(q31_t)0xF50497FA, (q31_t)0x7F872BF3, (q31_t)0xF4A07260,
+	(q31_t)0x7F7E648B, (q31_t)0xF43C53CA, (q31_t)0x7F754E7F,
+	(q31_t)0xF3D83C76, (q31_t)0x7F6BE9D4, (q31_t)0xF3742CA1,
+	(q31_t)0x7F62368F, (q31_t)0xF310248A, (q31_t)0x7F5834B6,
+	(q31_t)0xF2AC246D, (q31_t)0x7F4DE450, (q31_t)0xF2482C89,
+	(q31_t)0x7F434563, (q31_t)0xF1E43D1C, (q31_t)0x7F3857F5,
+	(q31_t)0xF1805662, (q31_t)0x7F2D1C0E, (q31_t)0xF11C789A,
+	(q31_t)0x7F2191B4, (q31_t)0xF0B8A401, (q31_t)0x7F15B8EE,
+	(q31_t)0xF054D8D4, (q31_t)0x7F0991C3, (q31_t)0xEFF11752,
+	(q31_t)0x7EFD1C3C, (q31_t)0xEF8D5FB8, (q31_t)0x7EF0585F,
+	(q31_t)0xEF29B243, (q31_t)0x7EE34635, (q31_t)0xEEC60F31,
+	(q31_t)0x7ED5E5C6, (q31_t)0xEE6276BF, (q31_t)0x7EC8371A,
+	(q31_t)0xEDFEE92B, (q31_t)0x7EBA3A39, (q31_t)0xED9B66B2,
+	(q31_t)0x7EABEF2C, (q31_t)0xED37EF91, (q31_t)0x7E9D55FC,
+	(q31_t)0xECD48406, (q31_t)0x7E8E6EB1, (q31_t)0xEC71244F,
+	(q31_t)0x7E7F3956, (q31_t)0xEC0DD0A8, (q31_t)0x7E6FB5F3,
+	(q31_t)0xEBAA894E, (q31_t)0x7E5FE493, (q31_t)0xEB474E80,
+	(q31_t)0x7E4FC53E, (q31_t)0xEAE4207A, (q31_t)0x7E3F57FE,
+	(q31_t)0xEA80FF79, (q31_t)0x7E2E9CDF, (q31_t)0xEA1DEBBB,
+	(q31_t)0x7E1D93E9, (q31_t)0xE9BAE57C, (q31_t)0x7E0C3D29,
+	(q31_t)0xE957ECFB, (q31_t)0x7DFA98A7, (q31_t)0xE8F50273,
+	(q31_t)0x7DE8A670, (q31_t)0xE8922621, (q31_t)0x7DD6668E,
+	(q31_t)0xE82F5844, (q31_t)0x7DC3D90D, (q31_t)0xE7CC9917,
+	(q31_t)0x7DB0FDF7, (q31_t)0xE769E8D8, (q31_t)0x7D9DD55A,
+	(q31_t)0xE70747C3, (q31_t)0x7D8A5F3F, (q31_t)0xE6A4B616,
+	(q31_t)0x7D769BB5, (q31_t)0xE642340D, (q31_t)0x7D628AC5,
+	(q31_t)0xE5DFC1E4, (q31_t)0x7D4E2C7E, (q31_t)0xE57D5FDA,
+	(q31_t)0x7D3980EC, (q31_t)0xE51B0E2A, (q31_t)0x7D24881A,
+	(q31_t)0xE4B8CD10, (q31_t)0x7D0F4218, (q31_t)0xE4569CCB,
+	(q31_t)0x7CF9AEF0, (q31_t)0xE3F47D95, (q31_t)0x7CE3CEB1,
+	(q31_t)0xE3926FAC, (q31_t)0x7CCDA168, (q31_t)0xE330734C,
+	(q31_t)0x7CB72724, (q31_t)0xE2CE88B2, (q31_t)0x7CA05FF1,
+	(q31_t)0xE26CB01A, (q31_t)0x7C894BDD, (q31_t)0xE20AE9C1,
+	(q31_t)0x7C71EAF8, (q31_t)0xE1A935E1, (q31_t)0x7C5A3D4F,
+	(q31_t)0xE14794B9, (q31_t)0x7C4242F2, (q31_t)0xE0E60684,
+	(q31_t)0x7C29FBEE, (q31_t)0xE0848B7F, (q31_t)0x7C116853,
+	(q31_t)0xE02323E5, (q31_t)0x7BF88830, (q31_t)0xDFC1CFF2,
+	(q31_t)0x7BDF5B94, (q31_t)0xDF608FE3, (q31_t)0x7BC5E28F,
+	(q31_t)0xDEFF63F4, (q31_t)0x7BAC1D31, (q31_t)0xDE9E4C60,
+	(q31_t)0x7B920B89, (q31_t)0xDE3D4963, (q31_t)0x7B77ADA8,
+	(q31_t)0xDDDC5B3A, (q31_t)0x7B5D039D, (q31_t)0xDD7B8220,
+	(q31_t)0x7B420D7A, (q31_t)0xDD1ABE51, (q31_t)0x7B26CB4F,
+	(q31_t)0xDCBA1008, (q31_t)0x7B0B3D2C, (q31_t)0xDC597781,
+	(q31_t)0x7AEF6323, (q31_t)0xDBF8F4F8, (q31_t)0x7AD33D45,
+	(q31_t)0xDB9888A8, (q31_t)0x7AB6CBA3, (q31_t)0xDB3832CD,
+	(q31_t)0x7A9A0E4F, (q31_t)0xDAD7F3A2, (q31_t)0x7A7D055B,
+	(q31_t)0xDA77CB62, (q31_t)0x7A5FB0D8, (q31_t)0xDA17BA4A,
+	(q31_t)0x7A4210D8, (q31_t)0xD9B7C093, (q31_t)0x7A24256E,
+	(q31_t)0xD957DE7A, (q31_t)0x7A05EEAD, (q31_t)0xD8F81439,
+	(q31_t)0x79E76CA6, (q31_t)0xD898620C, (q31_t)0x79C89F6D,
+	(q31_t)0xD838C82D, (q31_t)0x79A98715, (q31_t)0xD7D946D7,
+	(q31_t)0x798A23B1, (q31_t)0xD779DE46, (q31_t)0x796A7554,
+	(q31_t)0xD71A8EB5, (q31_t)0x794A7C11, (q31_t)0xD6BB585D,
+	(q31_t)0x792A37FE, (q31_t)0xD65C3B7B, (q31_t)0x7909A92C,
+	(q31_t)0xD5FD3847, (q31_t)0x78E8CFB1, (q31_t)0xD59E4EFE,
+	(q31_t)0x78C7ABA1, (q31_t)0xD53F7FDA, (q31_t)0x78A63D10,
+	(q31_t)0xD4E0CB14, (q31_t)0x78848413, (q31_t)0xD48230E8,
+	(q31_t)0x786280BF, (q31_t)0xD423B190, (q31_t)0x78403328,
+	(q31_t)0xD3C54D46, (q31_t)0x781D9B64, (q31_t)0xD3670445,
+	(q31_t)0x77FAB988, (q31_t)0xD308D6C6, (q31_t)0x77D78DAA,
+	(q31_t)0xD2AAC504, (q31_t)0x77B417DF, (q31_t)0xD24CCF38,
+	(q31_t)0x7790583D, (q31_t)0xD1EEF59E, (q31_t)0x776C4EDB,
+	(q31_t)0xD191386D, (q31_t)0x7747FBCE, (q31_t)0xD13397E1,
+	(q31_t)0x77235F2D, (q31_t)0xD0D61433, (q31_t)0x76FE790E,
+	(q31_t)0xD078AD9D, (q31_t)0x76D94988, (q31_t)0xD01B6459,
+	(q31_t)0x76B3D0B3, (q31_t)0xCFBE389F, (q31_t)0x768E0EA5,
+	(q31_t)0xCF612AAA, (q31_t)0x76680376, (q31_t)0xCF043AB2,
+	(q31_t)0x7641AF3C, (q31_t)0xCEA768F2, (q31_t)0x761B1211,
+	(q31_t)0xCE4AB5A2, (q31_t)0x75F42C0A, (q31_t)0xCDEE20FC,
+	(q31_t)0x75CCFD42, (q31_t)0xCD91AB38, (q31_t)0x75A585CF,
+	(q31_t)0xCD355490, (q31_t)0x757DC5CA, (q31_t)0xCCD91D3D,
+	(q31_t)0x7555BD4B, (q31_t)0xCC7D0577, (q31_t)0x752D6C6C,
+	(q31_t)0xCC210D78, (q31_t)0x7504D345, (q31_t)0xCBC53578,
+	(q31_t)0x74DBF1EF, (q31_t)0xCB697DB0, (q31_t)0x74B2C883,
+	(q31_t)0xCB0DE658, (q31_t)0x7489571B, (q31_t)0xCAB26FA9,
+	(q31_t)0x745F9DD1, (q31_t)0xCA5719DB, (q31_t)0x74359CBD,
+	(q31_t)0xC9FBE527, (q31_t)0x740B53FA, (q31_t)0xC9A0D1C4,
+	(q31_t)0x73E0C3A3, (q31_t)0xC945DFEC, (q31_t)0x73B5EBD0,
+	(q31_t)0xC8EB0FD6, (q31_t)0x738ACC9E, (q31_t)0xC89061BA,
+	(q31_t)0x735F6626, (q31_t)0xC835D5D0, (q31_t)0x7333B883,
+	(q31_t)0xC7DB6C50, (q31_t)0x7307C3D0, (q31_t)0xC7812571,
+	(q31_t)0x72DB8828, (q31_t)0xC727016C, (q31_t)0x72AF05A6,
+	(q31_t)0xC6CD0079, (q31_t)0x72823C66, (q31_t)0xC67322CD,
+	(q31_t)0x72552C84, (q31_t)0xC61968A2, (q31_t)0x7227D61C,
+	(q31_t)0xC5BFD22E, (q31_t)0x71FA3948, (q31_t)0xC5665FA8,
+	(q31_t)0x71CC5626, (q31_t)0xC50D1148, (q31_t)0x719E2CD2,
+	(q31_t)0xC4B3E746, (q31_t)0x716FBD68, (q31_t)0xC45AE1D7,
+	(q31_t)0x71410804, (q31_t)0xC4020132, (q31_t)0x71120CC5,
+	(q31_t)0xC3A9458F, (q31_t)0x70E2CBC6, (q31_t)0xC350AF25,
+	(q31_t)0x70B34524, (q31_t)0xC2F83E2A, (q31_t)0x708378FE,
+	(q31_t)0xC29FF2D4, (q31_t)0x70536771, (q31_t)0xC247CD5A,
+	(q31_t)0x70231099, (q31_t)0xC1EFCDF2, (q31_t)0x6FF27496,
+	(q31_t)0xC197F4D3, (q31_t)0x6FC19385, (q31_t)0xC1404233,
+	(q31_t)0x6F906D84, (q31_t)0xC0E8B648, (q31_t)0x6F5F02B1,
+	(q31_t)0xC0915147, (q31_t)0x6F2D532C, (q31_t)0xC03A1368,
+	(q31_t)0x6EFB5F12, (q31_t)0xBFE2FCDF, (q31_t)0x6EC92682,
+	(q31_t)0xBF8C0DE2, (q31_t)0x6E96A99C, (q31_t)0xBF3546A8,
+	(q31_t)0x6E63E87F, (q31_t)0xBEDEA765, (q31_t)0x6E30E349,
+	(q31_t)0xBE88304F, (q31_t)0x6DFD9A1B, (q31_t)0xBE31E19B,
+	(q31_t)0x6DCA0D14, (q31_t)0xBDDBBB7F, (q31_t)0x6D963C54,
+	(q31_t)0xBD85BE2F, (q31_t)0x6D6227FA, (q31_t)0xBD2FE9E1,
+	(q31_t)0x6D2DD027, (q31_t)0xBCDA3ECA, (q31_t)0x6CF934FB,
+	(q31_t)0xBC84BD1E, (q31_t)0x6CC45697, (q31_t)0xBC2F6513,
+	(q31_t)0x6C8F351C, (q31_t)0xBBDA36DC, (q31_t)0x6C59D0A9,
+	(q31_t)0xBB8532AF, (q31_t)0x6C242960, (q31_t)0xBB3058C0,
+	(q31_t)0x6BEE3F62, (q31_t)0xBADBA943, (q31_t)0x6BB812D0,
+	(q31_t)0xBA87246C, (q31_t)0x6B81A3CD, (q31_t)0xBA32CA70,
+	(q31_t)0x6B4AF278, (q31_t)0xB9DE9B83, (q31_t)0x6B13FEF5,
+	(q31_t)0xB98A97D8, (q31_t)0x6ADCC964, (q31_t)0xB936BFA3,
+	(q31_t)0x6AA551E8, (q31_t)0xB8E31319, (q31_t)0x6A6D98A4,
+	(q31_t)0xB88F926C, (q31_t)0x6A359DB9, (q31_t)0xB83C3DD1,
+	(q31_t)0x69FD614A, (q31_t)0xB7E9157A, (q31_t)0x69C4E37A,
+	(q31_t)0xB796199B, (q31_t)0x698C246C, (q31_t)0xB7434A67,
+	(q31_t)0x69532442, (q31_t)0xB6F0A811, (q31_t)0x6919E320,
+	(q31_t)0xB69E32CD, (q31_t)0x68E06129, (q31_t)0xB64BEACC,
+	(q31_t)0x68A69E81, (q31_t)0xB5F9D042, (q31_t)0x686C9B4B,
+	(q31_t)0xB5A7E362, (q31_t)0x683257AA, (q31_t)0xB556245E,
+	(q31_t)0x67F7D3C4, (q31_t)0xB5049368, (q31_t)0x67BD0FBC,
+	(q31_t)0xB4B330B2, (q31_t)0x67820BB6, (q31_t)0xB461FC70,
+	(q31_t)0x6746C7D7, (q31_t)0xB410F6D2, (q31_t)0x670B4443,
+	(q31_t)0xB3C0200C, (q31_t)0x66CF811F, (q31_t)0xB36F784E,
+	(q31_t)0x66937E90, (q31_t)0xB31EFFCB, (q31_t)0x66573CBB,
+	(q31_t)0xB2CEB6B5, (q31_t)0x661ABBC5, (q31_t)0xB27E9D3B,
+	(q31_t)0x65DDFBD3, (q31_t)0xB22EB392, (q31_t)0x65A0FD0B,
+	(q31_t)0xB1DEF9E8, (q31_t)0x6563BF92, (q31_t)0xB18F7070,
+	(q31_t)0x6526438E, (q31_t)0xB140175B, (q31_t)0x64E88926,
+	(q31_t)0xB0F0EEDA, (q31_t)0x64AA907F, (q31_t)0xB0A1F71C,
+	(q31_t)0x646C59BF, (q31_t)0xB0533055, (q31_t)0x642DE50D,
+	(q31_t)0xB0049AB2, (q31_t)0x63EF328F, (q31_t)0xAFB63667,
+	(q31_t)0x63B0426D, (q31_t)0xAF6803A1, (q31_t)0x637114CC,
+	(q31_t)0xAF1A0293, (q31_t)0x6331A9D4, (q31_t)0xAECC336B,
+	(q31_t)0x62F201AC, (q31_t)0xAE7E965B, (q31_t)0x62B21C7B,
+	(q31_t)0xAE312B91, (q31_t)0x6271FA69, (q31_t)0xADE3F33E,
+	(q31_t)0x62319B9D, (q31_t)0xAD96ED91, (q31_t)0x61F1003E,
+	(q31_t)0xAD4A1ABA, (q31_t)0x61B02876, (q31_t)0xACFD7AE8,
+	(q31_t)0x616F146B, (q31_t)0xACB10E4A, (q31_t)0x612DC446,
+	(q31_t)0xAC64D510, (q31_t)0x60EC3830, (q31_t)0xAC18CF68,
+	(q31_t)0x60AA704F, (q31_t)0xABCCFD82, (q31_t)0x60686CCE,
+	(q31_t)0xAB815F8C, (q31_t)0x60262DD5, (q31_t)0xAB35F5B5,
+	(q31_t)0x5FE3B38D, (q31_t)0xAAEAC02B, (q31_t)0x5FA0FE1E,
+	(q31_t)0xAA9FBF1D, (q31_t)0x5F5E0DB3, (q31_t)0xAA54F2B9,
+	(q31_t)0x5F1AE273, (q31_t)0xAA0A5B2D, (q31_t)0x5ED77C89,
+	(q31_t)0xA9BFF8A8, (q31_t)0x5E93DC1F, (q31_t)0xA975CB56,
+	(q31_t)0x5E50015D, (q31_t)0xA92BD366, (q31_t)0x5E0BEC6E,
+	(q31_t)0xA8E21106, (q31_t)0x5DC79D7C, (q31_t)0xA8988463,
+	(q31_t)0x5D8314B0, (q31_t)0xA84F2DA9, (q31_t)0x5D3E5236,
+	(q31_t)0xA8060D08, (q31_t)0x5CF95638, (q31_t)0xA7BD22AB,
+	(q31_t)0x5CB420DF, (q31_t)0xA7746EC0, (q31_t)0x5C6EB258,
+	(q31_t)0xA72BF173, (q31_t)0x5C290ACC, (q31_t)0xA6E3AAF2,
+	(q31_t)0x5BE32A67, (q31_t)0xA69B9B68, (q31_t)0x5B9D1153,
+	(q31_t)0xA653C302, (q31_t)0x5B56BFBD, (q31_t)0xA60C21ED,
+	(q31_t)0x5B1035CF, (q31_t)0xA5C4B855, (q31_t)0x5AC973B4,
+	(q31_t)0xA57D8666, (q31_t)0x5A82799A, (q31_t)0xA5368C4B,
+	(q31_t)0x5A3B47AA, (q31_t)0xA4EFCA31, (q31_t)0x59F3DE12,
+	(q31_t)0xA4A94042, (q31_t)0x59AC3CFD, (q31_t)0xA462EEAC,
+	(q31_t)0x59646497, (q31_t)0xA41CD598, (q31_t)0x591C550E,
+	(q31_t)0xA3D6F533, (q31_t)0x58D40E8C, (q31_t)0xA3914DA7,
+	(q31_t)0x588B913F, (q31_t)0xA34BDF20, (q31_t)0x5842DD54,
+	(q31_t)0xA306A9C7, (q31_t)0x57F9F2F7, (q31_t)0xA2C1ADC9,
+	(q31_t)0x57B0D256, (q31_t)0xA27CEB4F, (q31_t)0x57677B9D,
+	(q31_t)0xA2386283, (q31_t)0x571DEEF9, (q31_t)0xA1F41391,
+	(q31_t)0x56D42C99, (q31_t)0xA1AFFEA2, (q31_t)0x568A34A9,
+	(q31_t)0xA16C23E1, (q31_t)0x56400757, (q31_t)0xA1288376,
+	(q31_t)0x55F5A4D2, (q31_t)0xA0E51D8C, (q31_t)0x55AB0D46,
+	(q31_t)0xA0A1F24C, (q31_t)0x556040E2, (q31_t)0xA05F01E1,
+	(q31_t)0x55153FD4, (q31_t)0xA01C4C72, (q31_t)0x54CA0A4A,
+	(q31_t)0x9FD9D22A, (q31_t)0x547EA073, (q31_t)0x9F979331,
+	(q31_t)0x5433027D, (q31_t)0x9F558FB0, (q31_t)0x53E73097,
+	(q31_t)0x9F13C7D0, (q31_t)0x539B2AEF, (q31_t)0x9ED23BB9,
+	(q31_t)0x534EF1B5, (q31_t)0x9E90EB94, (q31_t)0x53028517,
+	(q31_t)0x9E4FD789, (q31_t)0x52B5E545, (q31_t)0x9E0EFFC1,
+	(q31_t)0x5269126E, (q31_t)0x9DCE6462, (q31_t)0x521C0CC1,
+	(q31_t)0x9D8E0596, (q31_t)0x51CED46E, (q31_t)0x9D4DE384,
+	(q31_t)0x518169A4, (q31_t)0x9D0DFE53, (q31_t)0x5133CC94,
+	(q31_t)0x9CCE562B, (q31_t)0x50E5FD6C, (q31_t)0x9C8EEB33,
+	(q31_t)0x5097FC5E, (q31_t)0x9C4FBD92, (q31_t)0x5049C999,
+	(q31_t)0x9C10CD70, (q31_t)0x4FFB654D, (q31_t)0x9BD21AF2,
+	(q31_t)0x4FACCFAB, (q31_t)0x9B93A640, (q31_t)0x4F5E08E3,
+	(q31_t)0x9B556F80, (q31_t)0x4F0F1126, (q31_t)0x9B1776D9,
+	(q31_t)0x4EBFE8A4, (q31_t)0x9AD9BC71, (q31_t)0x4E708F8F,
+	(q31_t)0x9A9C406D, (q31_t)0x4E210617, (q31_t)0x9A5F02F5,
+	(q31_t)0x4DD14C6E, (q31_t)0x9A22042C, (q31_t)0x4D8162C4,
+	(q31_t)0x99E5443A, (q31_t)0x4D31494B, (q31_t)0x99A8C344,
+	(q31_t)0x4CE10034, (q31_t)0x996C816F, (q31_t)0x4C9087B1,
+	(q31_t)0x99307EE0, (q31_t)0x4C3FDFF3, (q31_t)0x98F4BBBC,
+	(q31_t)0x4BEF092D, (q31_t)0x98B93828, (q31_t)0x4B9E038F,
+	(q31_t)0x987DF449, (q31_t)0x4B4CCF4D, (q31_t)0x9842F043,
+	(q31_t)0x4AFB6C97, (q31_t)0x98082C3B, (q31_t)0x4AA9DBA1,
+	(q31_t)0x97CDA855, (q31_t)0x4A581C9D, (q31_t)0x979364B5,
+	(q31_t)0x4A062FBD, (q31_t)0x9759617E, (q31_t)0x49B41533,
+	(q31_t)0x971F9ED6, (q31_t)0x4961CD32, (q31_t)0x96E61CDF,
+	(q31_t)0x490F57EE, (q31_t)0x96ACDBBD, (q31_t)0x48BCB598,
+	(q31_t)0x9673DB94, (q31_t)0x4869E664, (q31_t)0x963B1C85,
+	(q31_t)0x4816EA85, (q31_t)0x96029EB5, (q31_t)0x47C3C22E,
+	(q31_t)0x95CA6246, (q31_t)0x47706D93, (q31_t)0x9592675B,
+	(q31_t)0x471CECE6, (q31_t)0x955AAE17, (q31_t)0x46C9405C,
+	(q31_t)0x9523369B, (q31_t)0x46756827, (q31_t)0x94EC010B,
+	(q31_t)0x4621647C, (q31_t)0x94B50D87, (q31_t)0x45CD358F,
+	(q31_t)0x947E5C32, (q31_t)0x4578DB93, (q31_t)0x9447ED2F,
+	(q31_t)0x452456BC, (q31_t)0x9411C09D, (q31_t)0x44CFA73F,
+	(q31_t)0x93DBD69F, (q31_t)0x447ACD50, (q31_t)0x93A62F56,
+	(q31_t)0x4425C923, (q31_t)0x9370CAE4, (q31_t)0x43D09AEC,
+	(q31_t)0x933BA968, (q31_t)0x437B42E1, (q31_t)0x9306CB04,
+	(q31_t)0x4325C135, (q31_t)0x92D22FD8, (q31_t)0x42D0161E,
+	(q31_t)0x929DD805, (q31_t)0x427A41D0, (q31_t)0x9269C3AC,
+	(q31_t)0x42244480, (q31_t)0x9235F2EB, (q31_t)0x41CE1E64,
+	(q31_t)0x920265E4, (q31_t)0x4177CFB0, (q31_t)0x91CF1CB6,
+	(q31_t)0x4121589A, (q31_t)0x919C1780, (q31_t)0x40CAB957,
+	(q31_t)0x91695663, (q31_t)0x4073F21D, (q31_t)0x9136D97D,
+	(q31_t)0x401D0320, (q31_t)0x9104A0ED, (q31_t)0x3FC5EC97,
+	(q31_t)0x90D2ACD3, (q31_t)0x3F6EAEB8, (q31_t)0x90A0FD4E,
+	(q31_t)0x3F1749B7, (q31_t)0x906F927B, (q31_t)0x3EBFBDCC,
+	(q31_t)0x903E6C7A, (q31_t)0x3E680B2C, (q31_t)0x900D8B69,
+	(q31_t)0x3E10320D, (q31_t)0x8FDCEF66, (q31_t)0x3DB832A5,
+	(q31_t)0x8FAC988E, (q31_t)0x3D600D2B, (q31_t)0x8F7C8701,
+	(q31_t)0x3D07C1D5, (q31_t)0x8F4CBADB, (q31_t)0x3CAF50DA,
+	(q31_t)0x8F1D343A, (q31_t)0x3C56BA70, (q31_t)0x8EEDF33B,
+	(q31_t)0x3BFDFECD, (q31_t)0x8EBEF7FB, (q31_t)0x3BA51E29,
+	(q31_t)0x8E904298, (q31_t)0x3B4C18BA, (q31_t)0x8E61D32D,
+	(q31_t)0x3AF2EEB7, (q31_t)0x8E33A9D9, (q31_t)0x3A99A057,
+	(q31_t)0x8E05C6B7, (q31_t)0x3A402DD1, (q31_t)0x8DD829E4,
+	(q31_t)0x39E6975D, (q31_t)0x8DAAD37B, (q31_t)0x398CDD32,
+	(q31_t)0x8D7DC399, (q31_t)0x3932FF87, (q31_t)0x8D50FA59,
+	(q31_t)0x38D8FE93, (q31_t)0x8D2477D8, (q31_t)0x387EDA8E,
+	(q31_t)0x8CF83C30, (q31_t)0x382493B0, (q31_t)0x8CCC477D,
+	(q31_t)0x37CA2A30, (q31_t)0x8CA099D9, (q31_t)0x376F9E46,
+	(q31_t)0x8C753361, (q31_t)0x3714F02A, (q31_t)0x8C4A142F,
+	(q31_t)0x36BA2013, (q31_t)0x8C1F3C5C, (q31_t)0x365F2E3B,
+	(q31_t)0x8BF4AC05, (q31_t)0x36041AD9, (q31_t)0x8BCA6342,
+	(q31_t)0x35A8E624, (q31_t)0x8BA0622F, (q31_t)0x354D9056,
+	(q31_t)0x8B76A8E4, (q31_t)0x34F219A7, (q31_t)0x8B4D377C,
+	(q31_t)0x3496824F, (q31_t)0x8B240E10, (q31_t)0x343ACA87,
+	(q31_t)0x8AFB2CBA, (q31_t)0x33DEF287, (q31_t)0x8AD29393,
+	(q31_t)0x3382FA88, (q31_t)0x8AAA42B4, (q31_t)0x3326E2C2,
+	(q31_t)0x8A823A35, (q31_t)0x32CAAB6F, (q31_t)0x8A5A7A30,
+	(q31_t)0x326E54C7, (q31_t)0x8A3302BD, (q31_t)0x3211DF03,
+	(q31_t)0x8A0BD3F5, (q31_t)0x31B54A5D, (q31_t)0x89E4EDEE,
+	(q31_t)0x3158970D, (q31_t)0x89BE50C3, (q31_t)0x30FBC54D,
+	(q31_t)0x8997FC89, (q31_t)0x309ED555, (q31_t)0x8971F15A,
+	(q31_t)0x3041C760, (q31_t)0x894C2F4C, (q31_t)0x2FE49BA6,
+	(q31_t)0x8926B677, (q31_t)0x2F875262, (q31_t)0x890186F1,
+	(q31_t)0x2F29EBCC, (q31_t)0x88DCA0D3, (q31_t)0x2ECC681E,
+	(q31_t)0x88B80431, (q31_t)0x2E6EC792, (q31_t)0x8893B124,
+	(q31_t)0x2E110A62, (q31_t)0x886FA7C2, (q31_t)0x2DB330C7,
+	(q31_t)0x884BE820, (q31_t)0x2D553AFB, (q31_t)0x88287255,
+	(q31_t)0x2CF72939, (q31_t)0x88054677, (q31_t)0x2C98FBBA,
+	(q31_t)0x87E2649B, (q31_t)0x2C3AB2B9, (q31_t)0x87BFCCD7,
+	(q31_t)0x2BDC4E6F, (q31_t)0x879D7F40, (q31_t)0x2B7DCF17,
+	(q31_t)0x877B7BEC, (q31_t)0x2B1F34EB, (q31_t)0x8759C2EF,
+	(q31_t)0x2AC08025, (q31_t)0x8738545E, (q31_t)0x2A61B101,
+	(q31_t)0x8717304E, (q31_t)0x2A02C7B8, (q31_t)0x86F656D3,
+	(q31_t)0x29A3C484, (q31_t)0x86D5C802, (q31_t)0x2944A7A2,
+	(q31_t)0x86B583EE, (q31_t)0x28E5714A, (q31_t)0x86958AAB,
+	(q31_t)0x288621B9, (q31_t)0x8675DC4E, (q31_t)0x2826B928,
+	(q31_t)0x865678EA, (q31_t)0x27C737D2, (q31_t)0x86376092,
+	(q31_t)0x27679DF4, (q31_t)0x86189359, (q31_t)0x2707EBC6,
+	(q31_t)0x85FA1152, (q31_t)0x26A82185, (q31_t)0x85DBDA91,
+	(q31_t)0x26483F6C, (q31_t)0x85BDEF27, (q31_t)0x25E845B5,
+	(q31_t)0x85A04F28, (q31_t)0x2588349D, (q31_t)0x8582FAA4,
+	(q31_t)0x25280C5D, (q31_t)0x8565F1B0, (q31_t)0x24C7CD32,
+	(q31_t)0x8549345C, (q31_t)0x24677757, (q31_t)0x852CC2BA,
+	(q31_t)0x24070B07, (q31_t)0x85109CDC, (q31_t)0x23A6887E,
+	(q31_t)0x84F4C2D3, (q31_t)0x2345EFF7, (q31_t)0x84D934B0,
+	(q31_t)0x22E541AE, (q31_t)0x84BDF285, (q31_t)0x22847DDF,
+	(q31_t)0x84A2FC62, (q31_t)0x2223A4C5, (q31_t)0x84885257,
+	(q31_t)0x21C2B69C, (q31_t)0x846DF476, (q31_t)0x2161B39F,
+	(q31_t)0x8453E2CE, (q31_t)0x21009C0B, (q31_t)0x843A1D70,
+	(q31_t)0x209F701C, (q31_t)0x8420A46B, (q31_t)0x203E300D,
+	(q31_t)0x840777CF, (q31_t)0x1FDCDC1A, (q31_t)0x83EE97AC,
+	(q31_t)0x1F7B7480, (q31_t)0x83D60411, (q31_t)0x1F19F97B,
+	(q31_t)0x83BDBD0D, (q31_t)0x1EB86B46, (q31_t)0x83A5C2B0,
+	(q31_t)0x1E56CA1E, (q31_t)0x838E1507, (q31_t)0x1DF5163F,
+	(q31_t)0x8376B422, (q31_t)0x1D934FE5, (q31_t)0x835FA00E,
+	(q31_t)0x1D31774D, (q31_t)0x8348D8DB, (q31_t)0x1CCF8CB3,
+	(q31_t)0x83325E97, (q31_t)0x1C6D9053, (q31_t)0x831C314E,
+	(q31_t)0x1C0B826A, (q31_t)0x8306510F, (q31_t)0x1BA96334,
+	(q31_t)0x82F0BDE8, (q31_t)0x1B4732EF, (q31_t)0x82DB77E5,
+	(q31_t)0x1AE4F1D6, (q31_t)0x82C67F13, (q31_t)0x1A82A025,
+	(q31_t)0x82B1D381, (q31_t)0x1A203E1B, (q31_t)0x829D753A,
+	(q31_t)0x19BDCBF2, (q31_t)0x8289644A, (q31_t)0x195B49E9,
+	(q31_t)0x8275A0C0, (q31_t)0x18F8B83C, (q31_t)0x82622AA5,
+	(q31_t)0x18961727, (q31_t)0x824F0208, (q31_t)0x183366E8,
+	(q31_t)0x823C26F2, (q31_t)0x17D0A7BB, (q31_t)0x82299971,
+	(q31_t)0x176DD9DE, (q31_t)0x8217598F, (q31_t)0x170AFD8D,
+	(q31_t)0x82056758, (q31_t)0x16A81305, (q31_t)0x81F3C2D7,
+	(q31_t)0x16451A83, (q31_t)0x81E26C16, (q31_t)0x15E21444,
+	(q31_t)0x81D16320, (q31_t)0x157F0086, (q31_t)0x81C0A801,
+	(q31_t)0x151BDF85, (q31_t)0x81B03AC1, (q31_t)0x14B8B17F,
+	(q31_t)0x81A01B6C, (q31_t)0x145576B1, (q31_t)0x81904A0C,
+	(q31_t)0x13F22F57, (q31_t)0x8180C6A9, (q31_t)0x138EDBB0,
+	(q31_t)0x8171914E, (q31_t)0x132B7BF9, (q31_t)0x8162AA03,
+	(q31_t)0x12C8106E, (q31_t)0x815410D3, (q31_t)0x1264994E,
+	(q31_t)0x8145C5C6, (q31_t)0x120116D4, (q31_t)0x8137C8E6,
+	(q31_t)0x119D8940, (q31_t)0x812A1A39, (q31_t)0x1139F0CE,
+	(q31_t)0x811CB9CA, (q31_t)0x10D64DBC, (q31_t)0x810FA7A0,
+	(q31_t)0x1072A047, (q31_t)0x8102E3C3, (q31_t)0x100EE8AD,
+	(q31_t)0x80F66E3C, (q31_t)0x0FAB272B, (q31_t)0x80EA4712,
+	(q31_t)0x0F475BFE, (q31_t)0x80DE6E4C, (q31_t)0x0EE38765,
+	(q31_t)0x80D2E3F1, (q31_t)0x0E7FA99D, (q31_t)0x80C7A80A,
+	(q31_t)0x0E1BC2E3, (q31_t)0x80BCBA9C, (q31_t)0x0DB7D376,
+	(q31_t)0x80B21BAF, (q31_t)0x0D53DB92, (q31_t)0x80A7CB49,
+	(q31_t)0x0CEFDB75, (q31_t)0x809DC970, (q31_t)0x0C8BD35E,
+	(q31_t)0x8094162B, (q31_t)0x0C27C389, (q31_t)0x808AB180,
+	(q31_t)0x0BC3AC35, (q31_t)0x80819B74, (q31_t)0x0B5F8D9F,
+	(q31_t)0x8078D40D, (q31_t)0x0AFB6805, (q31_t)0x80705B50,
+	(q31_t)0x0A973BA5, (q31_t)0x80683143, (q31_t)0x0A3308BC,
+	(q31_t)0x806055EA, (q31_t)0x09CECF89, (q31_t)0x8058C94C,
+	(q31_t)0x096A9049, (q31_t)0x80518B6B, (q31_t)0x09064B3A,
+	(q31_t)0x804A9C4D, (q31_t)0x08A2009A, (q31_t)0x8043FBF6,
+	(q31_t)0x083DB0A7, (q31_t)0x803DAA69, (q31_t)0x07D95B9E,
+	(q31_t)0x8037A7AC, (q31_t)0x077501BE, (q31_t)0x8031F3C1,
+	(q31_t)0x0710A344, (q31_t)0x802C8EAD, (q31_t)0x06AC406F,
+	(q31_t)0x80277872, (q31_t)0x0647D97C, (q31_t)0x8022B113,
+	(q31_t)0x05E36EA9, (q31_t)0x801E3894, (q31_t)0x057F0034,
+	(q31_t)0x801A0EF7, (q31_t)0x051A8E5C, (q31_t)0x80163440,
+	(q31_t)0x04B6195D, (q31_t)0x8012A86F, (q31_t)0x0451A176,
+	(q31_t)0x800F6B88, (q31_t)0x03ED26E6, (q31_t)0x800C7D8C,
+	(q31_t)0x0388A9E9, (q31_t)0x8009DE7D, (q31_t)0x03242ABF,
+	(q31_t)0x80078E5E, (q31_t)0x02BFA9A4, (q31_t)0x80058D2E,
+	(q31_t)0x025B26D7, (q31_t)0x8003DAF0, (q31_t)0x01F6A296,
+	(q31_t)0x800277A5, (q31_t)0x01921D1F, (q31_t)0x8001634D,
+	(q31_t)0x012D96B0, (q31_t)0x80009DE9, (q31_t)0x00C90F88,
+	(q31_t)0x8000277A, (q31_t)0x006487E3, (q31_t)0x80000000,
+	(q31_t)0x00000000, (q31_t)0x8000277A, (q31_t)0xFF9B781D,
+	(q31_t)0x80009DE9, (q31_t)0xFF36F078, (q31_t)0x8001634D,
+	(q31_t)0xFED2694F, (q31_t)0x800277A5, (q31_t)0xFE6DE2E0,
+	(q31_t)0x8003DAF0, (q31_t)0xFE095D69, (q31_t)0x80058D2E,
+	(q31_t)0xFDA4D928, (q31_t)0x80078E5E, (q31_t)0xFD40565B,
+	(q31_t)0x8009DE7D, (q31_t)0xFCDBD541, (q31_t)0x800C7D8C,
+	(q31_t)0xFC775616, (q31_t)0x800F6B88, (q31_t)0xFC12D919,
+	(q31_t)0x8012A86F, (q31_t)0xFBAE5E89, (q31_t)0x80163440,
+	(q31_t)0xFB49E6A2, (q31_t)0x801A0EF7, (q31_t)0xFAE571A4,
+	(q31_t)0x801E3894, (q31_t)0xFA80FFCB, (q31_t)0x8022B113,
+	(q31_t)0xFA1C9156, (q31_t)0x80277872, (q31_t)0xF9B82683,
+	(q31_t)0x802C8EAD, (q31_t)0xF953BF90, (q31_t)0x8031F3C1,
+	(q31_t)0xF8EF5CBB, (q31_t)0x8037A7AC, (q31_t)0xF88AFE41,
+	(q31_t)0x803DAA69, (q31_t)0xF826A461, (q31_t)0x8043FBF6,
+	(q31_t)0xF7C24F58, (q31_t)0x804A9C4D, (q31_t)0xF75DFF65,
+	(q31_t)0x80518B6B, (q31_t)0xF6F9B4C5, (q31_t)0x8058C94C,
+	(q31_t)0xF6956FB6, (q31_t)0x806055EA, (q31_t)0xF6313076,
+	(q31_t)0x80683143, (q31_t)0xF5CCF743, (q31_t)0x80705B50,
+	(q31_t)0xF568C45A, (q31_t)0x8078D40D, (q31_t)0xF50497FA,
+	(q31_t)0x80819B74, (q31_t)0xF4A07260, (q31_t)0x808AB180,
+	(q31_t)0xF43C53CA, (q31_t)0x8094162B, (q31_t)0xF3D83C76,
+	(q31_t)0x809DC970, (q31_t)0xF3742CA1, (q31_t)0x80A7CB49,
+	(q31_t)0xF310248A, (q31_t)0x80B21BAF, (q31_t)0xF2AC246D,
+	(q31_t)0x80BCBA9C, (q31_t)0xF2482C89, (q31_t)0x80C7A80A,
+	(q31_t)0xF1E43D1C, (q31_t)0x80D2E3F1, (q31_t)0xF1805662,
+	(q31_t)0x80DE6E4C, (q31_t)0xF11C789A, (q31_t)0x80EA4712,
+	(q31_t)0xF0B8A401, (q31_t)0x80F66E3C, (q31_t)0xF054D8D4,
+	(q31_t)0x8102E3C3, (q31_t)0xEFF11752, (q31_t)0x810FA7A0,
+	(q31_t)0xEF8D5FB8, (q31_t)0x811CB9CA, (q31_t)0xEF29B243,
+	(q31_t)0x812A1A39, (q31_t)0xEEC60F31, (q31_t)0x8137C8E6,
+	(q31_t)0xEE6276BF, (q31_t)0x8145C5C6, (q31_t)0xEDFEE92B,
+	(q31_t)0x815410D3, (q31_t)0xED9B66B2, (q31_t)0x8162AA03,
+	(q31_t)0xED37EF91, (q31_t)0x8171914E, (q31_t)0xECD48406,
+	(q31_t)0x8180C6A9, (q31_t)0xEC71244F, (q31_t)0x81904A0C,
+	(q31_t)0xEC0DD0A8, (q31_t)0x81A01B6C, (q31_t)0xEBAA894E,
+	(q31_t)0x81B03AC1, (q31_t)0xEB474E80, (q31_t)0x81C0A801,
+	(q31_t)0xEAE4207A, (q31_t)0x81D16320, (q31_t)0xEA80FF79,
+	(q31_t)0x81E26C16, (q31_t)0xEA1DEBBB, (q31_t)0x81F3C2D7,
+	(q31_t)0xE9BAE57C, (q31_t)0x82056758, (q31_t)0xE957ECFB,
+	(q31_t)0x8217598F, (q31_t)0xE8F50273, (q31_t)0x82299971,
+	(q31_t)0xE8922621, (q31_t)0x823C26F2, (q31_t)0xE82F5844,
+	(q31_t)0x824F0208, (q31_t)0xE7CC9917, (q31_t)0x82622AA5,
+	(q31_t)0xE769E8D8, (q31_t)0x8275A0C0, (q31_t)0xE70747C3,
+	(q31_t)0x8289644A, (q31_t)0xE6A4B616, (q31_t)0x829D753A,
+	(q31_t)0xE642340D, (q31_t)0x82B1D381, (q31_t)0xE5DFC1E4,
+	(q31_t)0x82C67F13, (q31_t)0xE57D5FDA, (q31_t)0x82DB77E5,
+	(q31_t)0xE51B0E2A, (q31_t)0x82F0BDE8, (q31_t)0xE4B8CD10,
+	(q31_t)0x8306510F, (q31_t)0xE4569CCB, (q31_t)0x831C314E,
+	(q31_t)0xE3F47D95, (q31_t)0x83325E97, (q31_t)0xE3926FAC,
+	(q31_t)0x8348D8DB, (q31_t)0xE330734C, (q31_t)0x835FA00E,
+	(q31_t)0xE2CE88B2, (q31_t)0x8376B422, (q31_t)0xE26CB01A,
+	(q31_t)0x838E1507, (q31_t)0xE20AE9C1, (q31_t)0x83A5C2B0,
+	(q31_t)0xE1A935E1, (q31_t)0x83BDBD0D, (q31_t)0xE14794B9,
+	(q31_t)0x83D60411, (q31_t)0xE0E60684, (q31_t)0x83EE97AC,
+	(q31_t)0xE0848B7F, (q31_t)0x840777CF, (q31_t)0xE02323E5,
+	(q31_t)0x8420A46B, (q31_t)0xDFC1CFF2, (q31_t)0x843A1D70,
+	(q31_t)0xDF608FE3, (q31_t)0x8453E2CE, (q31_t)0xDEFF63F4,
+	(q31_t)0x846DF476, (q31_t)0xDE9E4C60, (q31_t)0x84885257,
+	(q31_t)0xDE3D4963, (q31_t)0x84A2FC62, (q31_t)0xDDDC5B3A,
+	(q31_t)0x84BDF285, (q31_t)0xDD7B8220, (q31_t)0x84D934B0,
+	(q31_t)0xDD1ABE51, (q31_t)0x84F4C2D3, (q31_t)0xDCBA1008,
+	(q31_t)0x85109CDC, (q31_t)0xDC597781, (q31_t)0x852CC2BA,
+	(q31_t)0xDBF8F4F8, (q31_t)0x8549345C, (q31_t)0xDB9888A8,
+	(q31_t)0x8565F1B0, (q31_t)0xDB3832CD, (q31_t)0x8582FAA4,
+	(q31_t)0xDAD7F3A2, (q31_t)0x85A04F28, (q31_t)0xDA77CB62,
+	(q31_t)0x85BDEF27, (q31_t)0xDA17BA4A, (q31_t)0x85DBDA91,
+	(q31_t)0xD9B7C093, (q31_t)0x85FA1152, (q31_t)0xD957DE7A,
+	(q31_t)0x86189359, (q31_t)0xD8F81439, (q31_t)0x86376092,
+	(q31_t)0xD898620C, (q31_t)0x865678EA, (q31_t)0xD838C82D,
+	(q31_t)0x8675DC4E, (q31_t)0xD7D946D7, (q31_t)0x86958AAB,
+	(q31_t)0xD779DE46, (q31_t)0x86B583EE, (q31_t)0xD71A8EB5,
+	(q31_t)0x86D5C802, (q31_t)0xD6BB585D, (q31_t)0x86F656D3,
+	(q31_t)0xD65C3B7B, (q31_t)0x8717304E, (q31_t)0xD5FD3847,
+	(q31_t)0x8738545E, (q31_t)0xD59E4EFE, (q31_t)0x8759C2EF,
+	(q31_t)0xD53F7FDA, (q31_t)0x877B7BEC, (q31_t)0xD4E0CB14,
+	(q31_t)0x879D7F40, (q31_t)0xD48230E8, (q31_t)0x87BFCCD7,
+	(q31_t)0xD423B190, (q31_t)0x87E2649B, (q31_t)0xD3C54D46,
+	(q31_t)0x88054677, (q31_t)0xD3670445, (q31_t)0x88287255,
+	(q31_t)0xD308D6C6, (q31_t)0x884BE820, (q31_t)0xD2AAC504,
+	(q31_t)0x886FA7C2, (q31_t)0xD24CCF38, (q31_t)0x8893B124,
+	(q31_t)0xD1EEF59E, (q31_t)0x88B80431, (q31_t)0xD191386D,
+	(q31_t)0x88DCA0D3, (q31_t)0xD13397E1, (q31_t)0x890186F1,
+	(q31_t)0xD0D61433, (q31_t)0x8926B677, (q31_t)0xD078AD9D,
+	(q31_t)0x894C2F4C, (q31_t)0xD01B6459, (q31_t)0x8971F15A,
+	(q31_t)0xCFBE389F, (q31_t)0x8997FC89, (q31_t)0xCF612AAA,
+	(q31_t)0x89BE50C3, (q31_t)0xCF043AB2, (q31_t)0x89E4EDEE,
+	(q31_t)0xCEA768F2, (q31_t)0x8A0BD3F5, (q31_t)0xCE4AB5A2,
+	(q31_t)0x8A3302BD, (q31_t)0xCDEE20FC, (q31_t)0x8A5A7A30,
+	(q31_t)0xCD91AB38, (q31_t)0x8A823A35, (q31_t)0xCD355490,
+	(q31_t)0x8AAA42B4, (q31_t)0xCCD91D3D, (q31_t)0x8AD29393,
+	(q31_t)0xCC7D0577, (q31_t)0x8AFB2CBA, (q31_t)0xCC210D78,
+	(q31_t)0x8B240E10, (q31_t)0xCBC53578, (q31_t)0x8B4D377C,
+	(q31_t)0xCB697DB0, (q31_t)0x8B76A8E4, (q31_t)0xCB0DE658,
+	(q31_t)0x8BA0622F, (q31_t)0xCAB26FA9, (q31_t)0x8BCA6342,
+	(q31_t)0xCA5719DB, (q31_t)0x8BF4AC05, (q31_t)0xC9FBE527,
+	(q31_t)0x8C1F3C5C, (q31_t)0xC9A0D1C4, (q31_t)0x8C4A142F,
+	(q31_t)0xC945DFEC, (q31_t)0x8C753361, (q31_t)0xC8EB0FD6,
+	(q31_t)0x8CA099D9, (q31_t)0xC89061BA, (q31_t)0x8CCC477D,
+	(q31_t)0xC835D5D0, (q31_t)0x8CF83C30, (q31_t)0xC7DB6C50,
+	(q31_t)0x8D2477D8, (q31_t)0xC7812571, (q31_t)0x8D50FA59,
+	(q31_t)0xC727016C, (q31_t)0x8D7DC399, (q31_t)0xC6CD0079,
+	(q31_t)0x8DAAD37B, (q31_t)0xC67322CD, (q31_t)0x8DD829E4,
+	(q31_t)0xC61968A2, (q31_t)0x8E05C6B7, (q31_t)0xC5BFD22E,
+	(q31_t)0x8E33A9D9, (q31_t)0xC5665FA8, (q31_t)0x8E61D32D,
+	(q31_t)0xC50D1148, (q31_t)0x8E904298, (q31_t)0xC4B3E746,
+	(q31_t)0x8EBEF7FB, (q31_t)0xC45AE1D7, (q31_t)0x8EEDF33B,
+	(q31_t)0xC4020132, (q31_t)0x8F1D343A, (q31_t)0xC3A9458F,
+	(q31_t)0x8F4CBADB, (q31_t)0xC350AF25, (q31_t)0x8F7C8701,
+	(q31_t)0xC2F83E2A, (q31_t)0x8FAC988E, (q31_t)0xC29FF2D4,
+	(q31_t)0x8FDCEF66, (q31_t)0xC247CD5A, (q31_t)0x900D8B69,
+	(q31_t)0xC1EFCDF2, (q31_t)0x903E6C7A, (q31_t)0xC197F4D3,
+	(q31_t)0x906F927B, (q31_t)0xC1404233, (q31_t)0x90A0FD4E,
+	(q31_t)0xC0E8B648, (q31_t)0x90D2ACD3, (q31_t)0xC0915147,
+	(q31_t)0x9104A0ED, (q31_t)0xC03A1368, (q31_t)0x9136D97D,
+	(q31_t)0xBFE2FCDF, (q31_t)0x91695663, (q31_t)0xBF8C0DE2,
+	(q31_t)0x919C1780, (q31_t)0xBF3546A8, (q31_t)0x91CF1CB6,
+	(q31_t)0xBEDEA765, (q31_t)0x920265E4, (q31_t)0xBE88304F,
+	(q31_t)0x9235F2EB, (q31_t)0xBE31E19B, (q31_t)0x9269C3AC,
+	(q31_t)0xBDDBBB7F, (q31_t)0x929DD805, (q31_t)0xBD85BE2F,
+	(q31_t)0x92D22FD8, (q31_t)0xBD2FE9E1, (q31_t)0x9306CB04,
+	(q31_t)0xBCDA3ECA, (q31_t)0x933BA968, (q31_t)0xBC84BD1E,
+	(q31_t)0x9370CAE4, (q31_t)0xBC2F6513, (q31_t)0x93A62F56,
+	(q31_t)0xBBDA36DC, (q31_t)0x93DBD69F, (q31_t)0xBB8532AF,
+	(q31_t)0x9411C09D, (q31_t)0xBB3058C0, (q31_t)0x9447ED2F,
+	(q31_t)0xBADBA943, (q31_t)0x947E5C32, (q31_t)0xBA87246C,
+	(q31_t)0x94B50D87, (q31_t)0xBA32CA70, (q31_t)0x94EC010B,
+	(q31_t)0xB9DE9B83, (q31_t)0x9523369B, (q31_t)0xB98A97D8,
+	(q31_t)0x955AAE17, (q31_t)0xB936BFA3, (q31_t)0x9592675B,
+	(q31_t)0xB8E31319, (q31_t)0x95CA6246, (q31_t)0xB88F926C,
+	(q31_t)0x96029EB5, (q31_t)0xB83C3DD1, (q31_t)0x963B1C85,
+	(q31_t)0xB7E9157A, (q31_t)0x9673DB94, (q31_t)0xB796199B,
+	(q31_t)0x96ACDBBD, (q31_t)0xB7434A67, (q31_t)0x96E61CDF,
+	(q31_t)0xB6F0A811, (q31_t)0x971F9ED6, (q31_t)0xB69E32CD,
+	(q31_t)0x9759617E, (q31_t)0xB64BEACC, (q31_t)0x979364B5,
+	(q31_t)0xB5F9D042, (q31_t)0x97CDA855, (q31_t)0xB5A7E362,
+	(q31_t)0x98082C3B, (q31_t)0xB556245E, (q31_t)0x9842F043,
+	(q31_t)0xB5049368, (q31_t)0x987DF449, (q31_t)0xB4B330B2,
+	(q31_t)0x98B93828, (q31_t)0xB461FC70, (q31_t)0x98F4BBBC,
+	(q31_t)0xB410F6D2, (q31_t)0x99307EE0, (q31_t)0xB3C0200C,
+	(q31_t)0x996C816F, (q31_t)0xB36F784E, (q31_t)0x99A8C344,
+	(q31_t)0xB31EFFCB, (q31_t)0x99E5443A, (q31_t)0xB2CEB6B5,
+	(q31_t)0x9A22042C, (q31_t)0xB27E9D3B, (q31_t)0x9A5F02F5,
+	(q31_t)0xB22EB392, (q31_t)0x9A9C406D, (q31_t)0xB1DEF9E8,
+	(q31_t)0x9AD9BC71, (q31_t)0xB18F7070, (q31_t)0x9B1776D9,
+	(q31_t)0xB140175B, (q31_t)0x9B556F80, (q31_t)0xB0F0EEDA,
+	(q31_t)0x9B93A640, (q31_t)0xB0A1F71C, (q31_t)0x9BD21AF2,
+	(q31_t)0xB0533055, (q31_t)0x9C10CD70, (q31_t)0xB0049AB2,
+	(q31_t)0x9C4FBD92, (q31_t)0xAFB63667, (q31_t)0x9C8EEB33,
+	(q31_t)0xAF6803A1, (q31_t)0x9CCE562B, (q31_t)0xAF1A0293,
+	(q31_t)0x9D0DFE53, (q31_t)0xAECC336B, (q31_t)0x9D4DE384,
+	(q31_t)0xAE7E965B, (q31_t)0x9D8E0596, (q31_t)0xAE312B91,
+	(q31_t)0x9DCE6462, (q31_t)0xADE3F33E, (q31_t)0x9E0EFFC1,
+	(q31_t)0xAD96ED91, (q31_t)0x9E4FD789, (q31_t)0xAD4A1ABA,
+	(q31_t)0x9E90EB94, (q31_t)0xACFD7AE8, (q31_t)0x9ED23BB9,
+	(q31_t)0xACB10E4A, (q31_t)0x9F13C7D0, (q31_t)0xAC64D510,
+	(q31_t)0x9F558FB0, (q31_t)0xAC18CF68, (q31_t)0x9F979331,
+	(q31_t)0xABCCFD82, (q31_t)0x9FD9D22A, (q31_t)0xAB815F8C,
+	(q31_t)0xA01C4C72, (q31_t)0xAB35F5B5, (q31_t)0xA05F01E1,
+	(q31_t)0xAAEAC02B, (q31_t)0xA0A1F24C, (q31_t)0xAA9FBF1D,
+	(q31_t)0xA0E51D8C, (q31_t)0xAA54F2B9, (q31_t)0xA1288376,
+	(q31_t)0xAA0A5B2D, (q31_t)0xA16C23E1, (q31_t)0xA9BFF8A8,
+	(q31_t)0xA1AFFEA2, (q31_t)0xA975CB56, (q31_t)0xA1F41391,
+	(q31_t)0xA92BD366, (q31_t)0xA2386283, (q31_t)0xA8E21106,
+	(q31_t)0xA27CEB4F, (q31_t)0xA8988463, (q31_t)0xA2C1ADC9,
+	(q31_t)0xA84F2DA9, (q31_t)0xA306A9C7, (q31_t)0xA8060D08,
+	(q31_t)0xA34BDF20, (q31_t)0xA7BD22AB, (q31_t)0xA3914DA7,
+	(q31_t)0xA7746EC0, (q31_t)0xA3D6F533, (q31_t)0xA72BF173,
+	(q31_t)0xA41CD598, (q31_t)0xA6E3AAF2, (q31_t)0xA462EEAC,
+	(q31_t)0xA69B9B68, (q31_t)0xA4A94042, (q31_t)0xA653C302,
+	(q31_t)0xA4EFCA31, (q31_t)0xA60C21ED, (q31_t)0xA5368C4B,
+	(q31_t)0xA5C4B855, (q31_t)0xA57D8666, (q31_t)0xA57D8666,
+	(q31_t)0xA5C4B855, (q31_t)0xA5368C4B, (q31_t)0xA60C21ED,
+	(q31_t)0xA4EFCA31, (q31_t)0xA653C302, (q31_t)0xA4A94042,
+	(q31_t)0xA69B9B68, (q31_t)0xA462EEAC, (q31_t)0xA6E3AAF2,
+	(q31_t)0xA41CD598, (q31_t)0xA72BF173, (q31_t)0xA3D6F533,
+	(q31_t)0xA7746EC0, (q31_t)0xA3914DA7, (q31_t)0xA7BD22AB,
+	(q31_t)0xA34BDF20, (q31_t)0xA8060D08, (q31_t)0xA306A9C7,
+	(q31_t)0xA84F2DA9, (q31_t)0xA2C1ADC9, (q31_t)0xA8988463,
+	(q31_t)0xA27CEB4F, (q31_t)0xA8E21106, (q31_t)0xA2386283,
+	(q31_t)0xA92BD366, (q31_t)0xA1F41391, (q31_t)0xA975CB56,
+	(q31_t)0xA1AFFEA2, (q31_t)0xA9BFF8A8, (q31_t)0xA16C23E1,
+	(q31_t)0xAA0A5B2D, (q31_t)0xA1288376, (q31_t)0xAA54F2B9,
+	(q31_t)0xA0E51D8C, (q31_t)0xAA9FBF1D, (q31_t)0xA0A1F24C,
+	(q31_t)0xAAEAC02B, (q31_t)0xA05F01E1, (q31_t)0xAB35F5B5,
+	(q31_t)0xA01C4C72, (q31_t)0xAB815F8C, (q31_t)0x9FD9D22A,
+	(q31_t)0xABCCFD82, (q31_t)0x9F979331, (q31_t)0xAC18CF68,
+	(q31_t)0x9F558FB0, (q31_t)0xAC64D510, (q31_t)0x9F13C7D0,
+	(q31_t)0xACB10E4A, (q31_t)0x9ED23BB9, (q31_t)0xACFD7AE8,
+	(q31_t)0x9E90EB94, (q31_t)0xAD4A1ABA, (q31_t)0x9E4FD789,
+	(q31_t)0xAD96ED91, (q31_t)0x9E0EFFC1, (q31_t)0xADE3F33E,
+	(q31_t)0x9DCE6462, (q31_t)0xAE312B91, (q31_t)0x9D8E0596,
+	(q31_t)0xAE7E965B, (q31_t)0x9D4DE384, (q31_t)0xAECC336B,
+	(q31_t)0x9D0DFE53, (q31_t)0xAF1A0293, (q31_t)0x9CCE562B,
+	(q31_t)0xAF6803A1, (q31_t)0x9C8EEB33, (q31_t)0xAFB63667,
+	(q31_t)0x9C4FBD92, (q31_t)0xB0049AB2, (q31_t)0x9C10CD70,
+	(q31_t)0xB0533055, (q31_t)0x9BD21AF2, (q31_t)0xB0A1F71C,
+	(q31_t)0x9B93A640, (q31_t)0xB0F0EEDA, (q31_t)0x9B556F80,
+	(q31_t)0xB140175B, (q31_t)0x9B1776D9, (q31_t)0xB18F7070,
+	(q31_t)0x9AD9BC71, (q31_t)0xB1DEF9E8, (q31_t)0x9A9C406D,
+	(q31_t)0xB22EB392, (q31_t)0x9A5F02F5, (q31_t)0xB27E9D3B,
+	(q31_t)0x9A22042C, (q31_t)0xB2CEB6B5, (q31_t)0x99E5443A,
+	(q31_t)0xB31EFFCB, (q31_t)0x99A8C344, (q31_t)0xB36F784E,
+	(q31_t)0x996C816F, (q31_t)0xB3C0200C, (q31_t)0x99307EE0,
+	(q31_t)0xB410F6D2, (q31_t)0x98F4BBBC, (q31_t)0xB461FC70,
+	(q31_t)0x98B93828, (q31_t)0xB4B330B2, (q31_t)0x987DF449,
+	(q31_t)0xB5049368, (q31_t)0x9842F043, (q31_t)0xB556245E,
+	(q31_t)0x98082C3B, (q31_t)0xB5A7E362, (q31_t)0x97CDA855,
+	(q31_t)0xB5F9D042, (q31_t)0x979364B5, (q31_t)0xB64BEACC,
+	(q31_t)0x9759617E, (q31_t)0xB69E32CD, (q31_t)0x971F9ED6,
+	(q31_t)0xB6F0A811, (q31_t)0x96E61CDF, (q31_t)0xB7434A67,
+	(q31_t)0x96ACDBBD, (q31_t)0xB796199B, (q31_t)0x9673DB94,
+	(q31_t)0xB7E9157A, (q31_t)0x963B1C85, (q31_t)0xB83C3DD1,
+	(q31_t)0x96029EB5, (q31_t)0xB88F926C, (q31_t)0x95CA6246,
+	(q31_t)0xB8E31319, (q31_t)0x9592675B, (q31_t)0xB936BFA3,
+	(q31_t)0x955AAE17, (q31_t)0xB98A97D8, (q31_t)0x9523369B,
+	(q31_t)0xB9DE9B83, (q31_t)0x94EC010B, (q31_t)0xBA32CA70,
+	(q31_t)0x94B50D87, (q31_t)0xBA87246C, (q31_t)0x947E5C32,
+	(q31_t)0xBADBA943, (q31_t)0x9447ED2F, (q31_t)0xBB3058C0,
+	(q31_t)0x9411C09D, (q31_t)0xBB8532AF, (q31_t)0x93DBD69F,
+	(q31_t)0xBBDA36DC, (q31_t)0x93A62F56, (q31_t)0xBC2F6513,
+	(q31_t)0x9370CAE4, (q31_t)0xBC84BD1E, (q31_t)0x933BA968,
+	(q31_t)0xBCDA3ECA, (q31_t)0x9306CB04, (q31_t)0xBD2FE9E1,
+	(q31_t)0x92D22FD8, (q31_t)0xBD85BE2F, (q31_t)0x929DD805,
+	(q31_t)0xBDDBBB7F, (q31_t)0x9269C3AC, (q31_t)0xBE31E19B,
+	(q31_t)0x9235F2EB, (q31_t)0xBE88304F, (q31_t)0x920265E4,
+	(q31_t)0xBEDEA765, (q31_t)0x91CF1CB6, (q31_t)0xBF3546A8,
+	(q31_t)0x919C1780, (q31_t)0xBF8C0DE2, (q31_t)0x91695663,
+	(q31_t)0xBFE2FCDF, (q31_t)0x9136D97D, (q31_t)0xC03A1368,
+	(q31_t)0x9104A0ED, (q31_t)0xC0915147, (q31_t)0x90D2ACD3,
+	(q31_t)0xC0E8B648, (q31_t)0x90A0FD4E, (q31_t)0xC1404233,
+	(q31_t)0x906F927B, (q31_t)0xC197F4D3, (q31_t)0x903E6C7A,
+	(q31_t)0xC1EFCDF2, (q31_t)0x900D8B69, (q31_t)0xC247CD5A,
+	(q31_t)0x8FDCEF66, (q31_t)0xC29FF2D4, (q31_t)0x8FAC988E,
+	(q31_t)0xC2F83E2A, (q31_t)0x8F7C8701, (q31_t)0xC350AF25,
+	(q31_t)0x8F4CBADB, (q31_t)0xC3A9458F, (q31_t)0x8F1D343A,
+	(q31_t)0xC4020132, (q31_t)0x8EEDF33B, (q31_t)0xC45AE1D7,
+	(q31_t)0x8EBEF7FB, (q31_t)0xC4B3E746, (q31_t)0x8E904298,
+	(q31_t)0xC50D1148, (q31_t)0x8E61D32D, (q31_t)0xC5665FA8,
+	(q31_t)0x8E33A9D9, (q31_t)0xC5BFD22E, (q31_t)0x8E05C6B7,
+	(q31_t)0xC61968A2, (q31_t)0x8DD829E4, (q31_t)0xC67322CD,
+	(q31_t)0x8DAAD37B, (q31_t)0xC6CD0079, (q31_t)0x8D7DC399,
+	(q31_t)0xC727016C, (q31_t)0x8D50FA59, (q31_t)0xC7812571,
+	(q31_t)0x8D2477D8, (q31_t)0xC7DB6C50, (q31_t)0x8CF83C30,
+	(q31_t)0xC835D5D0, (q31_t)0x8CCC477D, (q31_t)0xC89061BA,
+	(q31_t)0x8CA099D9, (q31_t)0xC8EB0FD6, (q31_t)0x8C753361,
+	(q31_t)0xC945DFEC, (q31_t)0x8C4A142F, (q31_t)0xC9A0D1C4,
+	(q31_t)0x8C1F3C5C, (q31_t)0xC9FBE527, (q31_t)0x8BF4AC05,
+	(q31_t)0xCA5719DB, (q31_t)0x8BCA6342, (q31_t)0xCAB26FA9,
+	(q31_t)0x8BA0622F, (q31_t)0xCB0DE658, (q31_t)0x8B76A8E4,
+	(q31_t)0xCB697DB0, (q31_t)0x8B4D377C, (q31_t)0xCBC53578,
+	(q31_t)0x8B240E10, (q31_t)0xCC210D78, (q31_t)0x8AFB2CBA,
+	(q31_t)0xCC7D0577, (q31_t)0x8AD29393, (q31_t)0xCCD91D3D,
+	(q31_t)0x8AAA42B4, (q31_t)0xCD355490, (q31_t)0x8A823A35,
+	(q31_t)0xCD91AB38, (q31_t)0x8A5A7A30, (q31_t)0xCDEE20FC,
+	(q31_t)0x8A3302BD, (q31_t)0xCE4AB5A2, (q31_t)0x8A0BD3F5,
+	(q31_t)0xCEA768F2, (q31_t)0x89E4EDEE, (q31_t)0xCF043AB2,
+	(q31_t)0x89BE50C3, (q31_t)0xCF612AAA, (q31_t)0x8997FC89,
+	(q31_t)0xCFBE389F, (q31_t)0x8971F15A, (q31_t)0xD01B6459,
+	(q31_t)0x894C2F4C, (q31_t)0xD078AD9D, (q31_t)0x8926B677,
+	(q31_t)0xD0D61433, (q31_t)0x890186F1, (q31_t)0xD13397E1,
+	(q31_t)0x88DCA0D3, (q31_t)0xD191386D, (q31_t)0x88B80431,
+	(q31_t)0xD1EEF59E, (q31_t)0x8893B124, (q31_t)0xD24CCF38,
+	(q31_t)0x886FA7C2, (q31_t)0xD2AAC504, (q31_t)0x884BE820,
+	(q31_t)0xD308D6C6, (q31_t)0x88287255, (q31_t)0xD3670445,
+	(q31_t)0x88054677, (q31_t)0xD3C54D46, (q31_t)0x87E2649B,
+	(q31_t)0xD423B190, (q31_t)0x87BFCCD7, (q31_t)0xD48230E8,
+	(q31_t)0x879D7F40, (q31_t)0xD4E0CB14, (q31_t)0x877B7BEC,
+	(q31_t)0xD53F7FDA, (q31_t)0x8759C2EF, (q31_t)0xD59E4EFE,
+	(q31_t)0x8738545E, (q31_t)0xD5FD3847, (q31_t)0x8717304E,
+	(q31_t)0xD65C3B7B, (q31_t)0x86F656D3, (q31_t)0xD6BB585D,
+	(q31_t)0x86D5C802, (q31_t)0xD71A8EB5, (q31_t)0x86B583EE,
+	(q31_t)0xD779DE46, (q31_t)0x86958AAB, (q31_t)0xD7D946D7,
+	(q31_t)0x8675DC4E, (q31_t)0xD838C82D, (q31_t)0x865678EA,
+	(q31_t)0xD898620C, (q31_t)0x86376092, (q31_t)0xD8F81439,
+	(q31_t)0x86189359, (q31_t)0xD957DE7A, (q31_t)0x85FA1152,
+	(q31_t)0xD9B7C093, (q31_t)0x85DBDA91, (q31_t)0xDA17BA4A,
+	(q31_t)0x85BDEF27, (q31_t)0xDA77CB62, (q31_t)0x85A04F28,
+	(q31_t)0xDAD7F3A2, (q31_t)0x8582FAA4, (q31_t)0xDB3832CD,
+	(q31_t)0x8565F1B0, (q31_t)0xDB9888A8, (q31_t)0x8549345C,
+	(q31_t)0xDBF8F4F8, (q31_t)0x852CC2BA, (q31_t)0xDC597781,
+	(q31_t)0x85109CDC, (q31_t)0xDCBA1008, (q31_t)0x84F4C2D3,
+	(q31_t)0xDD1ABE51, (q31_t)0x84D934B0, (q31_t)0xDD7B8220,
+	(q31_t)0x84BDF285, (q31_t)0xDDDC5B3A, (q31_t)0x84A2FC62,
+	(q31_t)0xDE3D4963, (q31_t)0x84885257, (q31_t)0xDE9E4C60,
+	(q31_t)0x846DF476, (q31_t)0xDEFF63F4, (q31_t)0x8453E2CE,
+	(q31_t)0xDF608FE3, (q31_t)0x843A1D70, (q31_t)0xDFC1CFF2,
+	(q31_t)0x8420A46B, (q31_t)0xE02323E5, (q31_t)0x840777CF,
+	(q31_t)0xE0848B7F, (q31_t)0x83EE97AC, (q31_t)0xE0E60684,
+	(q31_t)0x83D60411, (q31_t)0xE14794B9, (q31_t)0x83BDBD0D,
+	(q31_t)0xE1A935E1, (q31_t)0x83A5C2B0, (q31_t)0xE20AE9C1,
+	(q31_t)0x838E1507, (q31_t)0xE26CB01A, (q31_t)0x8376B422,
+	(q31_t)0xE2CE88B2, (q31_t)0x835FA00E, (q31_t)0xE330734C,
+	(q31_t)0x8348D8DB, (q31_t)0xE3926FAC, (q31_t)0x83325E97,
+	(q31_t)0xE3F47D95, (q31_t)0x831C314E, (q31_t)0xE4569CCB,
+	(q31_t)0x8306510F, (q31_t)0xE4B8CD10, (q31_t)0x82F0BDE8,
+	(q31_t)0xE51B0E2A, (q31_t)0x82DB77E5, (q31_t)0xE57D5FDA,
+	(q31_t)0x82C67F13, (q31_t)0xE5DFC1E4, (q31_t)0x82B1D381,
+	(q31_t)0xE642340D, (q31_t)0x829D753A, (q31_t)0xE6A4B616,
+	(q31_t)0x8289644A, (q31_t)0xE70747C3, (q31_t)0x8275A0C0,
+	(q31_t)0xE769E8D8, (q31_t)0x82622AA5, (q31_t)0xE7CC9917,
+	(q31_t)0x824F0208, (q31_t)0xE82F5844, (q31_t)0x823C26F2,
+	(q31_t)0xE8922621, (q31_t)0x82299971, (q31_t)0xE8F50273,
+	(q31_t)0x8217598F, (q31_t)0xE957ECFB, (q31_t)0x82056758,
+	(q31_t)0xE9BAE57C, (q31_t)0x81F3C2D7, (q31_t)0xEA1DEBBB,
+	(q31_t)0x81E26C16, (q31_t)0xEA80FF79, (q31_t)0x81D16320,
+	(q31_t)0xEAE4207A, (q31_t)0x81C0A801, (q31_t)0xEB474E80,
+	(q31_t)0x81B03AC1, (q31_t)0xEBAA894E, (q31_t)0x81A01B6C,
+	(q31_t)0xEC0DD0A8, (q31_t)0x81904A0C, (q31_t)0xEC71244F,
+	(q31_t)0x8180C6A9, (q31_t)0xECD48406, (q31_t)0x8171914E,
+	(q31_t)0xED37EF91, (q31_t)0x8162AA03, (q31_t)0xED9B66B2,
+	(q31_t)0x815410D3, (q31_t)0xEDFEE92B, (q31_t)0x8145C5C6,
+	(q31_t)0xEE6276BF, (q31_t)0x8137C8E6, (q31_t)0xEEC60F31,
+	(q31_t)0x812A1A39, (q31_t)0xEF29B243, (q31_t)0x811CB9CA,
+	(q31_t)0xEF8D5FB8, (q31_t)0x810FA7A0, (q31_t)0xEFF11752,
+	(q31_t)0x8102E3C3, (q31_t)0xF054D8D4, (q31_t)0x80F66E3C,
+	(q31_t)0xF0B8A401, (q31_t)0x80EA4712, (q31_t)0xF11C789A,
+	(q31_t)0x80DE6E4C, (q31_t)0xF1805662, (q31_t)0x80D2E3F1,
+	(q31_t)0xF1E43D1C, (q31_t)0x80C7A80A, (q31_t)0xF2482C89,
+	(q31_t)0x80BCBA9C, (q31_t)0xF2AC246D, (q31_t)0x80B21BAF,
+	(q31_t)0xF310248A, (q31_t)0x80A7CB49, (q31_t)0xF3742CA1,
+	(q31_t)0x809DC970, (q31_t)0xF3D83C76, (q31_t)0x8094162B,
+	(q31_t)0xF43C53CA, (q31_t)0x808AB180, (q31_t)0xF4A07260,
+	(q31_t)0x80819B74, (q31_t)0xF50497FA, (q31_t)0x8078D40D,
+	(q31_t)0xF568C45A, (q31_t)0x80705B50, (q31_t)0xF5CCF743,
+	(q31_t)0x80683143, (q31_t)0xF6313076, (q31_t)0x806055EA,
+	(q31_t)0xF6956FB6, (q31_t)0x8058C94C, (q31_t)0xF6F9B4C5,
+	(q31_t)0x80518B6B, (q31_t)0xF75DFF65, (q31_t)0x804A9C4D,
+	(q31_t)0xF7C24F58, (q31_t)0x8043FBF6, (q31_t)0xF826A461,
+	(q31_t)0x803DAA69, (q31_t)0xF88AFE41, (q31_t)0x8037A7AC,
+	(q31_t)0xF8EF5CBB, (q31_t)0x8031F3C1, (q31_t)0xF953BF90,
+	(q31_t)0x802C8EAD, (q31_t)0xF9B82683, (q31_t)0x80277872,
+	(q31_t)0xFA1C9156, (q31_t)0x8022B113, (q31_t)0xFA80FFCB,
+	(q31_t)0x801E3894, (q31_t)0xFAE571A4, (q31_t)0x801A0EF7,
+	(q31_t)0xFB49E6A2, (q31_t)0x80163440, (q31_t)0xFBAE5E89,
+	(q31_t)0x8012A86F, (q31_t)0xFC12D919, (q31_t)0x800F6B88,
+	(q31_t)0xFC775616, (q31_t)0x800C7D8C, (q31_t)0xFCDBD541,
+	(q31_t)0x8009DE7D, (q31_t)0xFD40565B, (q31_t)0x80078E5E,
+	(q31_t)0xFDA4D928, (q31_t)0x80058D2E, (q31_t)0xFE095D69,
+	(q31_t)0x8003DAF0, (q31_t)0xFE6DE2E0, (q31_t)0x800277A5,
+	(q31_t)0xFED2694F, (q31_t)0x8001634D, (q31_t)0xFF36F078,
+	(q31_t)0x80009DE9, (q31_t)0xFF9B781D, (q31_t)0x8000277A
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q31_4096)
+/**
+  @par
+  Example code for Q31 Twiddle factors Generation::
+  @par
+  <pre>for (i = 0; i< 3N/4; i++)
+  {
+     twiddleCoefQ31[2*i]   = cos(i * 2*PI/(float)N);
+     twiddleCoefQ31[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 4096, PI = 3.14159265358979
+  @par
+  Cos and Sin values are interleaved fashion
+  @par
+  Convert Floating point to Q31(Fixed point 1.31):
+ 	round(twiddleCoefQ31(i) * pow(2, 31))
+ */
+const q31_t twiddleCoef_4096_q31[6144] =
+{
+	(q31_t)0x7FFFFFFF, (q31_t)0x00000000, (q31_t)0x7FFFF621,
+	(q31_t)0x003243F5, (q31_t)0x7FFFD885, (q31_t)0x006487E3,
+	(q31_t)0x7FFFA72C, (q31_t)0x0096CBC1, (q31_t)0x7FFF6216,
+	(q31_t)0x00C90F88, (q31_t)0x7FFF0942, (q31_t)0x00FB532F,
+	(q31_t)0x7FFE9CB2, (q31_t)0x012D96B0, (q31_t)0x7FFE1C64,
+	(q31_t)0x015FDA03, (q31_t)0x7FFD885A, (q31_t)0x01921D1F,
+	(q31_t)0x7FFCE093, (q31_t)0x01C45FFE, (q31_t)0x7FFC250F,
+	(q31_t)0x01F6A296, (q31_t)0x7FFB55CE, (q31_t)0x0228E4E1,
+	(q31_t)0x7FFA72D1, (q31_t)0x025B26D7, (q31_t)0x7FF97C17,
+	(q31_t)0x028D6870, (q31_t)0x7FF871A1, (q31_t)0x02BFA9A4,
+	(q31_t)0x7FF7536F, (q31_t)0x02F1EA6B, (q31_t)0x7FF62182,
+	(q31_t)0x03242ABF, (q31_t)0x7FF4DBD8, (q31_t)0x03566A96,
+	(q31_t)0x7FF38273, (q31_t)0x0388A9E9, (q31_t)0x7FF21553,
+	(q31_t)0x03BAE8B1, (q31_t)0x7FF09477, (q31_t)0x03ED26E6,
+	(q31_t)0x7FEEFFE1, (q31_t)0x041F647F, (q31_t)0x7FED5790,
+	(q31_t)0x0451A176, (q31_t)0x7FEB9B85, (q31_t)0x0483DDC3,
+	(q31_t)0x7FE9CBC0, (q31_t)0x04B6195D, (q31_t)0x7FE7E840,
+	(q31_t)0x04E8543D, (q31_t)0x7FE5F108, (q31_t)0x051A8E5C,
+	(q31_t)0x7FE3E616, (q31_t)0x054CC7B0, (q31_t)0x7FE1C76B,
+	(q31_t)0x057F0034, (q31_t)0x7FDF9508, (q31_t)0x05B137DF,
+	(q31_t)0x7FDD4EEC, (q31_t)0x05E36EA9, (q31_t)0x7FDAF518,
+	(q31_t)0x0615A48A, (q31_t)0x7FD8878D, (q31_t)0x0647D97C,
+	(q31_t)0x7FD6064B, (q31_t)0x067A0D75, (q31_t)0x7FD37152,
+	(q31_t)0x06AC406F, (q31_t)0x7FD0C8A3, (q31_t)0x06DE7261,
+	(q31_t)0x7FCE0C3E, (q31_t)0x0710A344, (q31_t)0x7FCB3C23,
+	(q31_t)0x0742D310, (q31_t)0x7FC85853, (q31_t)0x077501BE,
+	(q31_t)0x7FC560CF, (q31_t)0x07A72F45, (q31_t)0x7FC25596,
+	(q31_t)0x07D95B9E, (q31_t)0x7FBF36A9, (q31_t)0x080B86C1,
+	(q31_t)0x7FBC040A, (q31_t)0x083DB0A7, (q31_t)0x7FB8BDB7,
+	(q31_t)0x086FD947, (q31_t)0x7FB563B2, (q31_t)0x08A2009A,
+	(q31_t)0x7FB1F5FC, (q31_t)0x08D42698, (q31_t)0x7FAE7494,
+	(q31_t)0x09064B3A, (q31_t)0x7FAADF7C, (q31_t)0x09386E77,
+	(q31_t)0x7FA736B4, (q31_t)0x096A9049, (q31_t)0x7FA37A3C,
+	(q31_t)0x099CB0A7, (q31_t)0x7F9FAA15, (q31_t)0x09CECF89,
+	(q31_t)0x7F9BC63F, (q31_t)0x0A00ECE8, (q31_t)0x7F97CEBC,
+	(q31_t)0x0A3308BC, (q31_t)0x7F93C38C, (q31_t)0x0A6522FE,
+	(q31_t)0x7F8FA4AF, (q31_t)0x0A973BA5, (q31_t)0x7F8B7226,
+	(q31_t)0x0AC952AA, (q31_t)0x7F872BF3, (q31_t)0x0AFB6805,
+	(q31_t)0x7F82D214, (q31_t)0x0B2D7BAE, (q31_t)0x7F7E648B,
+	(q31_t)0x0B5F8D9F, (q31_t)0x7F79E35A, (q31_t)0x0B919DCE,
+	(q31_t)0x7F754E7F, (q31_t)0x0BC3AC35, (q31_t)0x7F70A5FD,
+	(q31_t)0x0BF5B8CB, (q31_t)0x7F6BE9D4, (q31_t)0x0C27C389,
+	(q31_t)0x7F671A04, (q31_t)0x0C59CC67, (q31_t)0x7F62368F,
+	(q31_t)0x0C8BD35E, (q31_t)0x7F5D3F75, (q31_t)0x0CBDD865,
+	(q31_t)0x7F5834B6, (q31_t)0x0CEFDB75, (q31_t)0x7F531654,
+	(q31_t)0x0D21DC87, (q31_t)0x7F4DE450, (q31_t)0x0D53DB92,
+	(q31_t)0x7F489EAA, (q31_t)0x0D85D88F, (q31_t)0x7F434563,
+	(q31_t)0x0DB7D376, (q31_t)0x7F3DD87C, (q31_t)0x0DE9CC3F,
+	(q31_t)0x7F3857F5, (q31_t)0x0E1BC2E3, (q31_t)0x7F32C3D0,
+	(q31_t)0x0E4DB75B, (q31_t)0x7F2D1C0E, (q31_t)0x0E7FA99D,
+	(q31_t)0x7F2760AF, (q31_t)0x0EB199A3, (q31_t)0x7F2191B4,
+	(q31_t)0x0EE38765, (q31_t)0x7F1BAF1E, (q31_t)0x0F1572DC,
+	(q31_t)0x7F15B8EE, (q31_t)0x0F475BFE, (q31_t)0x7F0FAF24,
+	(q31_t)0x0F7942C6, (q31_t)0x7F0991C3, (q31_t)0x0FAB272B,
+	(q31_t)0x7F0360CB, (q31_t)0x0FDD0925, (q31_t)0x7EFD1C3C,
+	(q31_t)0x100EE8AD, (q31_t)0x7EF6C418, (q31_t)0x1040C5BB,
+	(q31_t)0x7EF0585F, (q31_t)0x1072A047, (q31_t)0x7EE9D913,
+	(q31_t)0x10A4784A, (q31_t)0x7EE34635, (q31_t)0x10D64DBC,
+	(q31_t)0x7EDC9FC6, (q31_t)0x11082096, (q31_t)0x7ED5E5C6,
+	(q31_t)0x1139F0CE, (q31_t)0x7ECF1837, (q31_t)0x116BBE5F,
+	(q31_t)0x7EC8371A, (q31_t)0x119D8940, (q31_t)0x7EC1426F,
+	(q31_t)0x11CF516A, (q31_t)0x7EBA3A39, (q31_t)0x120116D4,
+	(q31_t)0x7EB31E77, (q31_t)0x1232D978, (q31_t)0x7EABEF2C,
+	(q31_t)0x1264994E, (q31_t)0x7EA4AC58, (q31_t)0x1296564D,
+	(q31_t)0x7E9D55FC, (q31_t)0x12C8106E, (q31_t)0x7E95EC19,
+	(q31_t)0x12F9C7AA, (q31_t)0x7E8E6EB1, (q31_t)0x132B7BF9,
+	(q31_t)0x7E86DDC5, (q31_t)0x135D2D53, (q31_t)0x7E7F3956,
+	(q31_t)0x138EDBB0, (q31_t)0x7E778165, (q31_t)0x13C0870A,
+	(q31_t)0x7E6FB5F3, (q31_t)0x13F22F57, (q31_t)0x7E67D702,
+	(q31_t)0x1423D492, (q31_t)0x7E5FE493, (q31_t)0x145576B1,
+	(q31_t)0x7E57DEA6, (q31_t)0x148715AD, (q31_t)0x7E4FC53E,
+	(q31_t)0x14B8B17F, (q31_t)0x7E47985B, (q31_t)0x14EA4A1F,
+	(q31_t)0x7E3F57FE, (q31_t)0x151BDF85, (q31_t)0x7E37042A,
+	(q31_t)0x154D71AA, (q31_t)0x7E2E9CDF, (q31_t)0x157F0086,
+	(q31_t)0x7E26221E, (q31_t)0x15B08C11, (q31_t)0x7E1D93E9,
+	(q31_t)0x15E21444, (q31_t)0x7E14F242, (q31_t)0x16139917,
+	(q31_t)0x7E0C3D29, (q31_t)0x16451A83, (q31_t)0x7E03749F,
+	(q31_t)0x1676987F, (q31_t)0x7DFA98A7, (q31_t)0x16A81305,
+	(q31_t)0x7DF1A942, (q31_t)0x16D98A0C, (q31_t)0x7DE8A670,
+	(q31_t)0x170AFD8D, (q31_t)0x7DDF9034, (q31_t)0x173C6D80,
+	(q31_t)0x7DD6668E, (q31_t)0x176DD9DE, (q31_t)0x7DCD2981,
+	(q31_t)0x179F429F, (q31_t)0x7DC3D90D, (q31_t)0x17D0A7BB,
+	(q31_t)0x7DBA7534, (q31_t)0x1802092C, (q31_t)0x7DB0FDF7,
+	(q31_t)0x183366E8, (q31_t)0x7DA77359, (q31_t)0x1864C0E9,
+	(q31_t)0x7D9DD55A, (q31_t)0x18961727, (q31_t)0x7D9423FB,
+	(q31_t)0x18C7699B, (q31_t)0x7D8A5F3F, (q31_t)0x18F8B83C,
+	(q31_t)0x7D808727, (q31_t)0x192A0303, (q31_t)0x7D769BB5,
+	(q31_t)0x195B49E9, (q31_t)0x7D6C9CE9, (q31_t)0x198C8CE6,
+	(q31_t)0x7D628AC5, (q31_t)0x19BDCBF2, (q31_t)0x7D58654C,
+	(q31_t)0x19EF0706, (q31_t)0x7D4E2C7E, (q31_t)0x1A203E1B,
+	(q31_t)0x7D43E05E, (q31_t)0x1A517127, (q31_t)0x7D3980EC,
+	(q31_t)0x1A82A025, (q31_t)0x7D2F0E2A, (q31_t)0x1AB3CB0C,
+	(q31_t)0x7D24881A, (q31_t)0x1AE4F1D6, (q31_t)0x7D19EEBE,
+	(q31_t)0x1B161479, (q31_t)0x7D0F4218, (q31_t)0x1B4732EF,
+	(q31_t)0x7D048228, (q31_t)0x1B784D30, (q31_t)0x7CF9AEF0,
+	(q31_t)0x1BA96334, (q31_t)0x7CEEC873, (q31_t)0x1BDA74F5,
+	(q31_t)0x7CE3CEB1, (q31_t)0x1C0B826A, (q31_t)0x7CD8C1AD,
+	(q31_t)0x1C3C8B8C, (q31_t)0x7CCDA168, (q31_t)0x1C6D9053,
+	(q31_t)0x7CC26DE5, (q31_t)0x1C9E90B8, (q31_t)0x7CB72724,
+	(q31_t)0x1CCF8CB3, (q31_t)0x7CABCD27, (q31_t)0x1D00843C,
+	(q31_t)0x7CA05FF1, (q31_t)0x1D31774D, (q31_t)0x7C94DF82,
+	(q31_t)0x1D6265DD, (q31_t)0x7C894BDD, (q31_t)0x1D934FE5,
+	(q31_t)0x7C7DA504, (q31_t)0x1DC4355D, (q31_t)0x7C71EAF8,
+	(q31_t)0x1DF5163F, (q31_t)0x7C661DBB, (q31_t)0x1E25F281,
+	(q31_t)0x7C5A3D4F, (q31_t)0x1E56CA1E, (q31_t)0x7C4E49B6,
+	(q31_t)0x1E879D0C, (q31_t)0x7C4242F2, (q31_t)0x1EB86B46,
+	(q31_t)0x7C362904, (q31_t)0x1EE934C2, (q31_t)0x7C29FBEE,
+	(q31_t)0x1F19F97B, (q31_t)0x7C1DBBB2, (q31_t)0x1F4AB967,
+	(q31_t)0x7C116853, (q31_t)0x1F7B7480, (q31_t)0x7C0501D1,
+	(q31_t)0x1FAC2ABF, (q31_t)0x7BF88830, (q31_t)0x1FDCDC1A,
+	(q31_t)0x7BEBFB70, (q31_t)0x200D888C, (q31_t)0x7BDF5B94,
+	(q31_t)0x203E300D, (q31_t)0x7BD2A89E, (q31_t)0x206ED295,
+	(q31_t)0x7BC5E28F, (q31_t)0x209F701C, (q31_t)0x7BB9096A,
+	(q31_t)0x20D0089B, (q31_t)0x7BAC1D31, (q31_t)0x21009C0B,
+	(q31_t)0x7B9F1DE5, (q31_t)0x21312A65, (q31_t)0x7B920B89,
+	(q31_t)0x2161B39F, (q31_t)0x7B84E61E, (q31_t)0x219237B4,
+	(q31_t)0x7B77ADA8, (q31_t)0x21C2B69C, (q31_t)0x7B6A6227,
+	(q31_t)0x21F3304E, (q31_t)0x7B5D039D, (q31_t)0x2223A4C5,
+	(q31_t)0x7B4F920E, (q31_t)0x225413F8, (q31_t)0x7B420D7A,
+	(q31_t)0x22847DDF, (q31_t)0x7B3475E4, (q31_t)0x22B4E274,
+	(q31_t)0x7B26CB4F, (q31_t)0x22E541AE, (q31_t)0x7B190DBB,
+	(q31_t)0x23159B87, (q31_t)0x7B0B3D2C, (q31_t)0x2345EFF7,
+	(q31_t)0x7AFD59A3, (q31_t)0x23763EF7, (q31_t)0x7AEF6323,
+	(q31_t)0x23A6887E, (q31_t)0x7AE159AE, (q31_t)0x23D6CC86,
+	(q31_t)0x7AD33D45, (q31_t)0x24070B07, (q31_t)0x7AC50DEB,
+	(q31_t)0x243743FA, (q31_t)0x7AB6CBA3, (q31_t)0x24677757,
+	(q31_t)0x7AA8766E, (q31_t)0x2497A517, (q31_t)0x7A9A0E4F,
+	(q31_t)0x24C7CD32, (q31_t)0x7A8B9348, (q31_t)0x24F7EFA1,
+	(q31_t)0x7A7D055B, (q31_t)0x25280C5D, (q31_t)0x7A6E648A,
+	(q31_t)0x2558235E, (q31_t)0x7A5FB0D8, (q31_t)0x2588349D,
+	(q31_t)0x7A50EA46, (q31_t)0x25B84012, (q31_t)0x7A4210D8,
+	(q31_t)0x25E845B5, (q31_t)0x7A33248F, (q31_t)0x26184581,
+	(q31_t)0x7A24256E, (q31_t)0x26483F6C, (q31_t)0x7A151377,
+	(q31_t)0x26783370, (q31_t)0x7A05EEAD, (q31_t)0x26A82185,
+	(q31_t)0x79F6B711, (q31_t)0x26D809A5, (q31_t)0x79E76CA6,
+	(q31_t)0x2707EBC6, (q31_t)0x79D80F6F, (q31_t)0x2737C7E3,
+	(q31_t)0x79C89F6D, (q31_t)0x27679DF4, (q31_t)0x79B91CA4,
+	(q31_t)0x27976DF1, (q31_t)0x79A98715, (q31_t)0x27C737D2,
+	(q31_t)0x7999DEC3, (q31_t)0x27F6FB92, (q31_t)0x798A23B1,
+	(q31_t)0x2826B928, (q31_t)0x797A55E0, (q31_t)0x2856708C,
+	(q31_t)0x796A7554, (q31_t)0x288621B9, (q31_t)0x795A820E,
+	(q31_t)0x28B5CCA5, (q31_t)0x794A7C11, (q31_t)0x28E5714A,
+	(q31_t)0x793A6360, (q31_t)0x29150FA1, (q31_t)0x792A37FE,
+	(q31_t)0x2944A7A2, (q31_t)0x7919F9EB, (q31_t)0x29743945,
+	(q31_t)0x7909A92C, (q31_t)0x29A3C484, (q31_t)0x78F945C3,
+	(q31_t)0x29D34958, (q31_t)0x78E8CFB1, (q31_t)0x2A02C7B8,
+	(q31_t)0x78D846FB, (q31_t)0x2A323F9D, (q31_t)0x78C7ABA1,
+	(q31_t)0x2A61B101, (q31_t)0x78B6FDA8, (q31_t)0x2A911BDB,
+	(q31_t)0x78A63D10, (q31_t)0x2AC08025, (q31_t)0x789569DE,
+	(q31_t)0x2AEFDDD8, (q31_t)0x78848413, (q31_t)0x2B1F34EB,
+	(q31_t)0x78738BB3, (q31_t)0x2B4E8558, (q31_t)0x786280BF,
+	(q31_t)0x2B7DCF17, (q31_t)0x7851633B, (q31_t)0x2BAD1221,
+	(q31_t)0x78403328, (q31_t)0x2BDC4E6F, (q31_t)0x782EF08B,
+	(q31_t)0x2C0B83F9, (q31_t)0x781D9B64, (q31_t)0x2C3AB2B9,
+	(q31_t)0x780C33B8, (q31_t)0x2C69DAA6, (q31_t)0x77FAB988,
+	(q31_t)0x2C98FBBA, (q31_t)0x77E92CD8, (q31_t)0x2CC815ED,
+	(q31_t)0x77D78DAA, (q31_t)0x2CF72939, (q31_t)0x77C5DC01,
+	(q31_t)0x2D263595, (q31_t)0x77B417DF, (q31_t)0x2D553AFB,
+	(q31_t)0x77A24148, (q31_t)0x2D843963, (q31_t)0x7790583D,
+	(q31_t)0x2DB330C7, (q31_t)0x777E5CC3, (q31_t)0x2DE2211E,
+	(q31_t)0x776C4EDB, (q31_t)0x2E110A62, (q31_t)0x775A2E88,
+	(q31_t)0x2E3FEC8B, (q31_t)0x7747FBCE, (q31_t)0x2E6EC792,
+	(q31_t)0x7735B6AE, (q31_t)0x2E9D9B70, (q31_t)0x77235F2D,
+	(q31_t)0x2ECC681E, (q31_t)0x7710F54B, (q31_t)0x2EFB2D94,
+	(q31_t)0x76FE790E, (q31_t)0x2F29EBCC, (q31_t)0x76EBEA77,
+	(q31_t)0x2F58A2BD, (q31_t)0x76D94988, (q31_t)0x2F875262,
+	(q31_t)0x76C69646, (q31_t)0x2FB5FAB2, (q31_t)0x76B3D0B3,
+	(q31_t)0x2FE49BA6, (q31_t)0x76A0F8D2, (q31_t)0x30133538,
+	(q31_t)0x768E0EA5, (q31_t)0x3041C760, (q31_t)0x767B1230,
+	(q31_t)0x30705217, (q31_t)0x76680376, (q31_t)0x309ED555,
+	(q31_t)0x7654E279, (q31_t)0x30CD5114, (q31_t)0x7641AF3C,
+	(q31_t)0x30FBC54D, (q31_t)0x762E69C3, (q31_t)0x312A31F8,
+	(q31_t)0x761B1211, (q31_t)0x3158970D, (q31_t)0x7607A827,
+	(q31_t)0x3186F487, (q31_t)0x75F42C0A, (q31_t)0x31B54A5D,
+	(q31_t)0x75E09DBD, (q31_t)0x31E39889, (q31_t)0x75CCFD42,
+	(q31_t)0x3211DF03, (q31_t)0x75B94A9C, (q31_t)0x32401DC5,
+	(q31_t)0x75A585CF, (q31_t)0x326E54C7, (q31_t)0x7591AEDD,
+	(q31_t)0x329C8402, (q31_t)0x757DC5CA, (q31_t)0x32CAAB6F,
+	(q31_t)0x7569CA98, (q31_t)0x32F8CB07, (q31_t)0x7555BD4B,
+	(q31_t)0x3326E2C2, (q31_t)0x75419DE6, (q31_t)0x3354F29A,
+	(q31_t)0x752D6C6C, (q31_t)0x3382FA88, (q31_t)0x751928E0,
+	(q31_t)0x33B0FA84, (q31_t)0x7504D345, (q31_t)0x33DEF287,
+	(q31_t)0x74F06B9E, (q31_t)0x340CE28A, (q31_t)0x74DBF1EF,
+	(q31_t)0x343ACA87, (q31_t)0x74C7663A, (q31_t)0x3468AA76,
+	(q31_t)0x74B2C883, (q31_t)0x3496824F, (q31_t)0x749E18CD,
+	(q31_t)0x34C4520D, (q31_t)0x7489571B, (q31_t)0x34F219A7,
+	(q31_t)0x74748371, (q31_t)0x351FD917, (q31_t)0x745F9DD1,
+	(q31_t)0x354D9056, (q31_t)0x744AA63E, (q31_t)0x357B3F5D,
+	(q31_t)0x74359CBD, (q31_t)0x35A8E624, (q31_t)0x74208150,
+	(q31_t)0x35D684A5, (q31_t)0x740B53FA, (q31_t)0x36041AD9,
+	(q31_t)0x73F614C0, (q31_t)0x3631A8B7, (q31_t)0x73E0C3A3,
+	(q31_t)0x365F2E3B, (q31_t)0x73CB60A7, (q31_t)0x368CAB5C,
+	(q31_t)0x73B5EBD0, (q31_t)0x36BA2013, (q31_t)0x73A06522,
+	(q31_t)0x36E78C5A, (q31_t)0x738ACC9E, (q31_t)0x3714F02A,
+	(q31_t)0x73752249, (q31_t)0x37424B7A, (q31_t)0x735F6626,
+	(q31_t)0x376F9E46, (q31_t)0x73499838, (q31_t)0x379CE884,
+	(q31_t)0x7333B883, (q31_t)0x37CA2A30, (q31_t)0x731DC709,
+	(q31_t)0x37F76340, (q31_t)0x7307C3D0, (q31_t)0x382493B0,
+	(q31_t)0x72F1AED8, (q31_t)0x3851BB76, (q31_t)0x72DB8828,
+	(q31_t)0x387EDA8E, (q31_t)0x72C54FC0, (q31_t)0x38ABF0EF,
+	(q31_t)0x72AF05A6, (q31_t)0x38D8FE93, (q31_t)0x7298A9DC,
+	(q31_t)0x39060372, (q31_t)0x72823C66, (q31_t)0x3932FF87,
+	(q31_t)0x726BBD48, (q31_t)0x395FF2C9, (q31_t)0x72552C84,
+	(q31_t)0x398CDD32, (q31_t)0x723E8A1F, (q31_t)0x39B9BEBB,
+	(q31_t)0x7227D61C, (q31_t)0x39E6975D, (q31_t)0x7211107D,
+	(q31_t)0x3A136712, (q31_t)0x71FA3948, (q31_t)0x3A402DD1,
+	(q31_t)0x71E3507F, (q31_t)0x3A6CEB95, (q31_t)0x71CC5626,
+	(q31_t)0x3A99A057, (q31_t)0x71B54A40, (q31_t)0x3AC64C0F,
+	(q31_t)0x719E2CD2, (q31_t)0x3AF2EEB7, (q31_t)0x7186FDDE,
+	(q31_t)0x3B1F8847, (q31_t)0x716FBD68, (q31_t)0x3B4C18BA,
+	(q31_t)0x71586B73, (q31_t)0x3B78A007, (q31_t)0x71410804,
+	(q31_t)0x3BA51E29, (q31_t)0x7129931E, (q31_t)0x3BD19317,
+	(q31_t)0x71120CC5, (q31_t)0x3BFDFECD, (q31_t)0x70FA74FB,
+	(q31_t)0x3C2A6142, (q31_t)0x70E2CBC6, (q31_t)0x3C56BA70,
+	(q31_t)0x70CB1127, (q31_t)0x3C830A4F, (q31_t)0x70B34524,
+	(q31_t)0x3CAF50DA, (q31_t)0x709B67C0, (q31_t)0x3CDB8E09,
+	(q31_t)0x708378FE, (q31_t)0x3D07C1D5, (q31_t)0x706B78E3,
+	(q31_t)0x3D33EC39, (q31_t)0x70536771, (q31_t)0x3D600D2B,
+	(q31_t)0x703B44AC, (q31_t)0x3D8C24A7, (q31_t)0x70231099,
+	(q31_t)0x3DB832A5, (q31_t)0x700ACB3B, (q31_t)0x3DE4371F,
+	(q31_t)0x6FF27496, (q31_t)0x3E10320D, (q31_t)0x6FDA0CAD,
+	(q31_t)0x3E3C2369, (q31_t)0x6FC19385, (q31_t)0x3E680B2C,
+	(q31_t)0x6FA90920, (q31_t)0x3E93E94F, (q31_t)0x6F906D84,
+	(q31_t)0x3EBFBDCC, (q31_t)0x6F77C0B3, (q31_t)0x3EEB889C,
+	(q31_t)0x6F5F02B1, (q31_t)0x3F1749B7, (q31_t)0x6F463383,
+	(q31_t)0x3F430118, (q31_t)0x6F2D532C, (q31_t)0x3F6EAEB8,
+	(q31_t)0x6F1461AF, (q31_t)0x3F9A528F, (q31_t)0x6EFB5F12,
+	(q31_t)0x3FC5EC97, (q31_t)0x6EE24B57, (q31_t)0x3FF17CCA,
+	(q31_t)0x6EC92682, (q31_t)0x401D0320, (q31_t)0x6EAFF098,
+	(q31_t)0x40487F93, (q31_t)0x6E96A99C, (q31_t)0x4073F21D,
+	(q31_t)0x6E7D5193, (q31_t)0x409F5AB6, (q31_t)0x6E63E87F,
+	(q31_t)0x40CAB957, (q31_t)0x6E4A6E65, (q31_t)0x40F60DFB,
+	(q31_t)0x6E30E349, (q31_t)0x4121589A, (q31_t)0x6E17472F,
+	(q31_t)0x414C992E, (q31_t)0x6DFD9A1B, (q31_t)0x4177CFB0,
+	(q31_t)0x6DE3DC11, (q31_t)0x41A2FC1A, (q31_t)0x6DCA0D14,
+	(q31_t)0x41CE1E64, (q31_t)0x6DB02D29, (q31_t)0x41F93688,
+	(q31_t)0x6D963C54, (q31_t)0x42244480, (q31_t)0x6D7C3A98,
+	(q31_t)0x424F4845, (q31_t)0x6D6227FA, (q31_t)0x427A41D0,
+	(q31_t)0x6D48047E, (q31_t)0x42A5311A, (q31_t)0x6D2DD027,
+	(q31_t)0x42D0161E, (q31_t)0x6D138AFA, (q31_t)0x42FAF0D4,
+	(q31_t)0x6CF934FB, (q31_t)0x4325C135, (q31_t)0x6CDECE2E,
+	(q31_t)0x4350873C, (q31_t)0x6CC45697, (q31_t)0x437B42E1,
+	(q31_t)0x6CA9CE3A, (q31_t)0x43A5F41E, (q31_t)0x6C8F351C,
+	(q31_t)0x43D09AEC, (q31_t)0x6C748B3F, (q31_t)0x43FB3745,
+	(q31_t)0x6C59D0A9, (q31_t)0x4425C923, (q31_t)0x6C3F055D,
+	(q31_t)0x4450507E, (q31_t)0x6C242960, (q31_t)0x447ACD50,
+	(q31_t)0x6C093CB6, (q31_t)0x44A53F93, (q31_t)0x6BEE3F62,
+	(q31_t)0x44CFA73F, (q31_t)0x6BD3316A, (q31_t)0x44FA044F,
+	(q31_t)0x6BB812D0, (q31_t)0x452456BC, (q31_t)0x6B9CE39B,
+	(q31_t)0x454E9E80, (q31_t)0x6B81A3CD, (q31_t)0x4578DB93,
+	(q31_t)0x6B66536A, (q31_t)0x45A30DF0, (q31_t)0x6B4AF278,
+	(q31_t)0x45CD358F, (q31_t)0x6B2F80FA, (q31_t)0x45F7526B,
+	(q31_t)0x6B13FEF5, (q31_t)0x4621647C, (q31_t)0x6AF86C6C,
+	(q31_t)0x464B6BBD, (q31_t)0x6ADCC964, (q31_t)0x46756827,
+	(q31_t)0x6AC115E1, (q31_t)0x469F59B4, (q31_t)0x6AA551E8,
+	(q31_t)0x46C9405C, (q31_t)0x6A897D7D, (q31_t)0x46F31C1A,
+	(q31_t)0x6A6D98A4, (q31_t)0x471CECE6, (q31_t)0x6A51A361,
+	(q31_t)0x4746B2BC, (q31_t)0x6A359DB9, (q31_t)0x47706D93,
+	(q31_t)0x6A1987B0, (q31_t)0x479A1D66, (q31_t)0x69FD614A,
+	(q31_t)0x47C3C22E, (q31_t)0x69E12A8C, (q31_t)0x47ED5BE6,
+	(q31_t)0x69C4E37A, (q31_t)0x4816EA85, (q31_t)0x69A88C18,
+	(q31_t)0x48406E07, (q31_t)0x698C246C, (q31_t)0x4869E664,
+	(q31_t)0x696FAC78, (q31_t)0x48935397, (q31_t)0x69532442,
+	(q31_t)0x48BCB598, (q31_t)0x69368BCE, (q31_t)0x48E60C62,
+	(q31_t)0x6919E320, (q31_t)0x490F57EE, (q31_t)0x68FD2A3D,
+	(q31_t)0x49389836, (q31_t)0x68E06129, (q31_t)0x4961CD32,
+	(q31_t)0x68C387E9, (q31_t)0x498AF6DE, (q31_t)0x68A69E81,
+	(q31_t)0x49B41533, (q31_t)0x6889A4F5, (q31_t)0x49DD282A,
+	(q31_t)0x686C9B4B, (q31_t)0x4A062FBD, (q31_t)0x684F8186,
+	(q31_t)0x4A2F2BE5, (q31_t)0x683257AA, (q31_t)0x4A581C9D,
+	(q31_t)0x68151DBE, (q31_t)0x4A8101DE, (q31_t)0x67F7D3C4,
+	(q31_t)0x4AA9DBA1, (q31_t)0x67DA79C2, (q31_t)0x4AD2A9E1,
+	(q31_t)0x67BD0FBC, (q31_t)0x4AFB6C97, (q31_t)0x679F95B7,
+	(q31_t)0x4B2423BD, (q31_t)0x67820BB6, (q31_t)0x4B4CCF4D,
+	(q31_t)0x676471C0, (q31_t)0x4B756F3F, (q31_t)0x6746C7D7,
+	(q31_t)0x4B9E038F, (q31_t)0x67290E02, (q31_t)0x4BC68C36,
+	(q31_t)0x670B4443, (q31_t)0x4BEF092D, (q31_t)0x66ED6AA1,
+	(q31_t)0x4C177A6E, (q31_t)0x66CF811F, (q31_t)0x4C3FDFF3,
+	(q31_t)0x66B187C3, (q31_t)0x4C6839B6, (q31_t)0x66937E90,
+	(q31_t)0x4C9087B1, (q31_t)0x6675658C, (q31_t)0x4CB8C9DD,
+	(q31_t)0x66573CBB, (q31_t)0x4CE10034, (q31_t)0x66390422,
+	(q31_t)0x4D092AB0, (q31_t)0x661ABBC5, (q31_t)0x4D31494B,
+	(q31_t)0x65FC63A9, (q31_t)0x4D595BFE, (q31_t)0x65DDFBD3,
+	(q31_t)0x4D8162C4, (q31_t)0x65BF8447, (q31_t)0x4DA95D96,
+	(q31_t)0x65A0FD0B, (q31_t)0x4DD14C6E, (q31_t)0x65826622,
+	(q31_t)0x4DF92F45, (q31_t)0x6563BF92, (q31_t)0x4E210617,
+	(q31_t)0x6545095F, (q31_t)0x4E48D0DC, (q31_t)0x6526438E,
+	(q31_t)0x4E708F8F, (q31_t)0x65076E24, (q31_t)0x4E984229,
+	(q31_t)0x64E88926, (q31_t)0x4EBFE8A4, (q31_t)0x64C99498,
+	(q31_t)0x4EE782FA, (q31_t)0x64AA907F, (q31_t)0x4F0F1126,
+	(q31_t)0x648B7CDF, (q31_t)0x4F369320, (q31_t)0x646C59BF,
+	(q31_t)0x4F5E08E3, (q31_t)0x644D2722, (q31_t)0x4F857268,
+	(q31_t)0x642DE50D, (q31_t)0x4FACCFAB, (q31_t)0x640E9385,
+	(q31_t)0x4FD420A3, (q31_t)0x63EF328F, (q31_t)0x4FFB654D,
+	(q31_t)0x63CFC230, (q31_t)0x50229DA0, (q31_t)0x63B0426D,
+	(q31_t)0x5049C999, (q31_t)0x6390B34A, (q31_t)0x5070E92F,
+	(q31_t)0x637114CC, (q31_t)0x5097FC5E, (q31_t)0x635166F8,
+	(q31_t)0x50BF031F, (q31_t)0x6331A9D4, (q31_t)0x50E5FD6C,
+	(q31_t)0x6311DD63, (q31_t)0x510CEB40, (q31_t)0x62F201AC,
+	(q31_t)0x5133CC94, (q31_t)0x62D216B2, (q31_t)0x515AA162,
+	(q31_t)0x62B21C7B, (q31_t)0x518169A4, (q31_t)0x6292130C,
+	(q31_t)0x51A82555, (q31_t)0x6271FA69, (q31_t)0x51CED46E,
+	(q31_t)0x6251D297, (q31_t)0x51F576E9, (q31_t)0x62319B9D,
+	(q31_t)0x521C0CC1, (q31_t)0x6211557D, (q31_t)0x524295EF,
+	(q31_t)0x61F1003E, (q31_t)0x5269126E, (q31_t)0x61D09BE5,
+	(q31_t)0x528F8237, (q31_t)0x61B02876, (q31_t)0x52B5E545,
+	(q31_t)0x618FA5F6, (q31_t)0x52DC3B92, (q31_t)0x616F146B,
+	(q31_t)0x53028517, (q31_t)0x614E73D9, (q31_t)0x5328C1D0,
+	(q31_t)0x612DC446, (q31_t)0x534EF1B5, (q31_t)0x610D05B7,
+	(q31_t)0x537514C1, (q31_t)0x60EC3830, (q31_t)0x539B2AEF,
+	(q31_t)0x60CB5BB6, (q31_t)0x53C13438, (q31_t)0x60AA704F,
+	(q31_t)0x53E73097, (q31_t)0x60897600, (q31_t)0x540D2005,
+	(q31_t)0x60686CCE, (q31_t)0x5433027D, (q31_t)0x604754BE,
+	(q31_t)0x5458D7F9, (q31_t)0x60262DD5, (q31_t)0x547EA073,
+	(q31_t)0x6004F818, (q31_t)0x54A45BE5, (q31_t)0x5FE3B38D,
+	(q31_t)0x54CA0A4A, (q31_t)0x5FC26038, (q31_t)0x54EFAB9C,
+	(q31_t)0x5FA0FE1E, (q31_t)0x55153FD4, (q31_t)0x5F7F8D46,
+	(q31_t)0x553AC6ED, (q31_t)0x5F5E0DB3, (q31_t)0x556040E2,
+	(q31_t)0x5F3C7F6B, (q31_t)0x5585ADAC, (q31_t)0x5F1AE273,
+	(q31_t)0x55AB0D46, (q31_t)0x5EF936D1, (q31_t)0x55D05FAA,
+	(q31_t)0x5ED77C89, (q31_t)0x55F5A4D2, (q31_t)0x5EB5B3A1,
+	(q31_t)0x561ADCB8, (q31_t)0x5E93DC1F, (q31_t)0x56400757,
+	(q31_t)0x5E71F606, (q31_t)0x566524AA, (q31_t)0x5E50015D,
+	(q31_t)0x568A34A9, (q31_t)0x5E2DFE28, (q31_t)0x56AF3750,
+	(q31_t)0x5E0BEC6E, (q31_t)0x56D42C99, (q31_t)0x5DE9CC32,
+	(q31_t)0x56F9147E, (q31_t)0x5DC79D7C, (q31_t)0x571DEEF9,
+	(q31_t)0x5DA5604E, (q31_t)0x5742BC05, (q31_t)0x5D8314B0,
+	(q31_t)0x57677B9D, (q31_t)0x5D60BAA6, (q31_t)0x578C2DB9,
+	(q31_t)0x5D3E5236, (q31_t)0x57B0D256, (q31_t)0x5D1BDB65,
+	(q31_t)0x57D5696C, (q31_t)0x5CF95638, (q31_t)0x57F9F2F7,
+	(q31_t)0x5CD6C2B4, (q31_t)0x581E6EF1, (q31_t)0x5CB420DF,
+	(q31_t)0x5842DD54, (q31_t)0x5C9170BF, (q31_t)0x58673E1B,
+	(q31_t)0x5C6EB258, (q31_t)0x588B913F, (q31_t)0x5C4BE5B0,
+	(q31_t)0x58AFD6BC, (q31_t)0x5C290ACC, (q31_t)0x58D40E8C,
+	(q31_t)0x5C0621B2, (q31_t)0x58F838A9, (q31_t)0x5BE32A67,
+	(q31_t)0x591C550E, (q31_t)0x5BC024F0, (q31_t)0x594063B4,
+	(q31_t)0x5B9D1153, (q31_t)0x59646497, (q31_t)0x5B79EF96,
+	(q31_t)0x598857B1, (q31_t)0x5B56BFBD, (q31_t)0x59AC3CFD,
+	(q31_t)0x5B3381CE, (q31_t)0x59D01474, (q31_t)0x5B1035CF,
+	(q31_t)0x59F3DE12, (q31_t)0x5AECDBC4, (q31_t)0x5A1799D0,
+	(q31_t)0x5AC973B4, (q31_t)0x5A3B47AA, (q31_t)0x5AA5FDA4,
+	(q31_t)0x5A5EE79A, (q31_t)0x5A82799A, (q31_t)0x5A82799A,
+	(q31_t)0x5A5EE79A, (q31_t)0x5AA5FDA4, (q31_t)0x5A3B47AA,
+	(q31_t)0x5AC973B4, (q31_t)0x5A1799D0, (q31_t)0x5AECDBC4,
+	(q31_t)0x59F3DE12, (q31_t)0x5B1035CF, (q31_t)0x59D01474,
+	(q31_t)0x5B3381CE, (q31_t)0x59AC3CFD, (q31_t)0x5B56BFBD,
+	(q31_t)0x598857B1, (q31_t)0x5B79EF96, (q31_t)0x59646497,
+	(q31_t)0x5B9D1153, (q31_t)0x594063B4, (q31_t)0x5BC024F0,
+	(q31_t)0x591C550E, (q31_t)0x5BE32A67, (q31_t)0x58F838A9,
+	(q31_t)0x5C0621B2, (q31_t)0x58D40E8C, (q31_t)0x5C290ACC,
+	(q31_t)0x58AFD6BC, (q31_t)0x5C4BE5B0, (q31_t)0x588B913F,
+	(q31_t)0x5C6EB258, (q31_t)0x58673E1B, (q31_t)0x5C9170BF,
+	(q31_t)0x5842DD54, (q31_t)0x5CB420DF, (q31_t)0x581E6EF1,
+	(q31_t)0x5CD6C2B4, (q31_t)0x57F9F2F7, (q31_t)0x5CF95638,
+	(q31_t)0x57D5696C, (q31_t)0x5D1BDB65, (q31_t)0x57B0D256,
+	(q31_t)0x5D3E5236, (q31_t)0x578C2DB9, (q31_t)0x5D60BAA6,
+	(q31_t)0x57677B9D, (q31_t)0x5D8314B0, (q31_t)0x5742BC05,
+	(q31_t)0x5DA5604E, (q31_t)0x571DEEF9, (q31_t)0x5DC79D7C,
+	(q31_t)0x56F9147E, (q31_t)0x5DE9CC32, (q31_t)0x56D42C99,
+	(q31_t)0x5E0BEC6E, (q31_t)0x56AF3750, (q31_t)0x5E2DFE28,
+	(q31_t)0x568A34A9, (q31_t)0x5E50015D, (q31_t)0x566524AA,
+	(q31_t)0x5E71F606, (q31_t)0x56400757, (q31_t)0x5E93DC1F,
+	(q31_t)0x561ADCB8, (q31_t)0x5EB5B3A1, (q31_t)0x55F5A4D2,
+	(q31_t)0x5ED77C89, (q31_t)0x55D05FAA, (q31_t)0x5EF936D1,
+	(q31_t)0x55AB0D46, (q31_t)0x5F1AE273, (q31_t)0x5585ADAC,
+	(q31_t)0x5F3C7F6B, (q31_t)0x556040E2, (q31_t)0x5F5E0DB3,
+	(q31_t)0x553AC6ED, (q31_t)0x5F7F8D46, (q31_t)0x55153FD4,
+	(q31_t)0x5FA0FE1E, (q31_t)0x54EFAB9C, (q31_t)0x5FC26038,
+	(q31_t)0x54CA0A4A, (q31_t)0x5FE3B38D, (q31_t)0x54A45BE5,
+	(q31_t)0x6004F818, (q31_t)0x547EA073, (q31_t)0x60262DD5,
+	(q31_t)0x5458D7F9, (q31_t)0x604754BE, (q31_t)0x5433027D,
+	(q31_t)0x60686CCE, (q31_t)0x540D2005, (q31_t)0x60897600,
+	(q31_t)0x53E73097, (q31_t)0x60AA704F, (q31_t)0x53C13438,
+	(q31_t)0x60CB5BB6, (q31_t)0x539B2AEF, (q31_t)0x60EC3830,
+	(q31_t)0x537514C1, (q31_t)0x610D05B7, (q31_t)0x534EF1B5,
+	(q31_t)0x612DC446, (q31_t)0x5328C1D0, (q31_t)0x614E73D9,
+	(q31_t)0x53028517, (q31_t)0x616F146B, (q31_t)0x52DC3B92,
+	(q31_t)0x618FA5F6, (q31_t)0x52B5E545, (q31_t)0x61B02876,
+	(q31_t)0x528F8237, (q31_t)0x61D09BE5, (q31_t)0x5269126E,
+	(q31_t)0x61F1003E, (q31_t)0x524295EF, (q31_t)0x6211557D,
+	(q31_t)0x521C0CC1, (q31_t)0x62319B9D, (q31_t)0x51F576E9,
+	(q31_t)0x6251D297, (q31_t)0x51CED46E, (q31_t)0x6271FA69,
+	(q31_t)0x51A82555, (q31_t)0x6292130C, (q31_t)0x518169A4,
+	(q31_t)0x62B21C7B, (q31_t)0x515AA162, (q31_t)0x62D216B2,
+	(q31_t)0x5133CC94, (q31_t)0x62F201AC, (q31_t)0x510CEB40,
+	(q31_t)0x6311DD63, (q31_t)0x50E5FD6C, (q31_t)0x6331A9D4,
+	(q31_t)0x50BF031F, (q31_t)0x635166F8, (q31_t)0x5097FC5E,
+	(q31_t)0x637114CC, (q31_t)0x5070E92F, (q31_t)0x6390B34A,
+	(q31_t)0x5049C999, (q31_t)0x63B0426D, (q31_t)0x50229DA0,
+	(q31_t)0x63CFC230, (q31_t)0x4FFB654D, (q31_t)0x63EF328F,
+	(q31_t)0x4FD420A3, (q31_t)0x640E9385, (q31_t)0x4FACCFAB,
+	(q31_t)0x642DE50D, (q31_t)0x4F857268, (q31_t)0x644D2722,
+	(q31_t)0x4F5E08E3, (q31_t)0x646C59BF, (q31_t)0x4F369320,
+	(q31_t)0x648B7CDF, (q31_t)0x4F0F1126, (q31_t)0x64AA907F,
+	(q31_t)0x4EE782FA, (q31_t)0x64C99498, (q31_t)0x4EBFE8A4,
+	(q31_t)0x64E88926, (q31_t)0x4E984229, (q31_t)0x65076E24,
+	(q31_t)0x4E708F8F, (q31_t)0x6526438E, (q31_t)0x4E48D0DC,
+	(q31_t)0x6545095F, (q31_t)0x4E210617, (q31_t)0x6563BF92,
+	(q31_t)0x4DF92F45, (q31_t)0x65826622, (q31_t)0x4DD14C6E,
+	(q31_t)0x65A0FD0B, (q31_t)0x4DA95D96, (q31_t)0x65BF8447,
+	(q31_t)0x4D8162C4, (q31_t)0x65DDFBD3, (q31_t)0x4D595BFE,
+	(q31_t)0x65FC63A9, (q31_t)0x4D31494B, (q31_t)0x661ABBC5,
+	(q31_t)0x4D092AB0, (q31_t)0x66390422, (q31_t)0x4CE10034,
+	(q31_t)0x66573CBB, (q31_t)0x4CB8C9DD, (q31_t)0x6675658C,
+	(q31_t)0x4C9087B1, (q31_t)0x66937E90, (q31_t)0x4C6839B6,
+	(q31_t)0x66B187C3, (q31_t)0x4C3FDFF3, (q31_t)0x66CF811F,
+	(q31_t)0x4C177A6E, (q31_t)0x66ED6AA1, (q31_t)0x4BEF092D,
+	(q31_t)0x670B4443, (q31_t)0x4BC68C36, (q31_t)0x67290E02,
+	(q31_t)0x4B9E038F, (q31_t)0x6746C7D7, (q31_t)0x4B756F3F,
+	(q31_t)0x676471C0, (q31_t)0x4B4CCF4D, (q31_t)0x67820BB6,
+	(q31_t)0x4B2423BD, (q31_t)0x679F95B7, (q31_t)0x4AFB6C97,
+	(q31_t)0x67BD0FBC, (q31_t)0x4AD2A9E1, (q31_t)0x67DA79C2,
+	(q31_t)0x4AA9DBA1, (q31_t)0x67F7D3C4, (q31_t)0x4A8101DE,
+	(q31_t)0x68151DBE, (q31_t)0x4A581C9D, (q31_t)0x683257AA,
+	(q31_t)0x4A2F2BE5, (q31_t)0x684F8186, (q31_t)0x4A062FBD,
+	(q31_t)0x686C9B4B, (q31_t)0x49DD282A, (q31_t)0x6889A4F5,
+	(q31_t)0x49B41533, (q31_t)0x68A69E81, (q31_t)0x498AF6DE,
+	(q31_t)0x68C387E9, (q31_t)0x4961CD32, (q31_t)0x68E06129,
+	(q31_t)0x49389836, (q31_t)0x68FD2A3D, (q31_t)0x490F57EE,
+	(q31_t)0x6919E320, (q31_t)0x48E60C62, (q31_t)0x69368BCE,
+	(q31_t)0x48BCB598, (q31_t)0x69532442, (q31_t)0x48935397,
+	(q31_t)0x696FAC78, (q31_t)0x4869E664, (q31_t)0x698C246C,
+	(q31_t)0x48406E07, (q31_t)0x69A88C18, (q31_t)0x4816EA85,
+	(q31_t)0x69C4E37A, (q31_t)0x47ED5BE6, (q31_t)0x69E12A8C,
+	(q31_t)0x47C3C22E, (q31_t)0x69FD614A, (q31_t)0x479A1D66,
+	(q31_t)0x6A1987B0, (q31_t)0x47706D93, (q31_t)0x6A359DB9,
+	(q31_t)0x4746B2BC, (q31_t)0x6A51A361, (q31_t)0x471CECE6,
+	(q31_t)0x6A6D98A4, (q31_t)0x46F31C1A, (q31_t)0x6A897D7D,
+	(q31_t)0x46C9405C, (q31_t)0x6AA551E8, (q31_t)0x469F59B4,
+	(q31_t)0x6AC115E1, (q31_t)0x46756827, (q31_t)0x6ADCC964,
+	(q31_t)0x464B6BBD, (q31_t)0x6AF86C6C, (q31_t)0x4621647C,
+	(q31_t)0x6B13FEF5, (q31_t)0x45F7526B, (q31_t)0x6B2F80FA,
+	(q31_t)0x45CD358F, (q31_t)0x6B4AF278, (q31_t)0x45A30DF0,
+	(q31_t)0x6B66536A, (q31_t)0x4578DB93, (q31_t)0x6B81A3CD,
+	(q31_t)0x454E9E80, (q31_t)0x6B9CE39B, (q31_t)0x452456BC,
+	(q31_t)0x6BB812D0, (q31_t)0x44FA044F, (q31_t)0x6BD3316A,
+	(q31_t)0x44CFA73F, (q31_t)0x6BEE3F62, (q31_t)0x44A53F93,
+	(q31_t)0x6C093CB6, (q31_t)0x447ACD50, (q31_t)0x6C242960,
+	(q31_t)0x4450507E, (q31_t)0x6C3F055D, (q31_t)0x4425C923,
+	(q31_t)0x6C59D0A9, (q31_t)0x43FB3745, (q31_t)0x6C748B3F,
+	(q31_t)0x43D09AEC, (q31_t)0x6C8F351C, (q31_t)0x43A5F41E,
+	(q31_t)0x6CA9CE3A, (q31_t)0x437B42E1, (q31_t)0x6CC45697,
+	(q31_t)0x4350873C, (q31_t)0x6CDECE2E, (q31_t)0x4325C135,
+	(q31_t)0x6CF934FB, (q31_t)0x42FAF0D4, (q31_t)0x6D138AFA,
+	(q31_t)0x42D0161E, (q31_t)0x6D2DD027, (q31_t)0x42A5311A,
+	(q31_t)0x6D48047E, (q31_t)0x427A41D0, (q31_t)0x6D6227FA,
+	(q31_t)0x424F4845, (q31_t)0x6D7C3A98, (q31_t)0x42244480,
+	(q31_t)0x6D963C54, (q31_t)0x41F93688, (q31_t)0x6DB02D29,
+	(q31_t)0x41CE1E64, (q31_t)0x6DCA0D14, (q31_t)0x41A2FC1A,
+	(q31_t)0x6DE3DC11, (q31_t)0x4177CFB0, (q31_t)0x6DFD9A1B,
+	(q31_t)0x414C992E, (q31_t)0x6E17472F, (q31_t)0x4121589A,
+	(q31_t)0x6E30E349, (q31_t)0x40F60DFB, (q31_t)0x6E4A6E65,
+	(q31_t)0x40CAB957, (q31_t)0x6E63E87F, (q31_t)0x409F5AB6,
+	(q31_t)0x6E7D5193, (q31_t)0x4073F21D, (q31_t)0x6E96A99C,
+	(q31_t)0x40487F93, (q31_t)0x6EAFF098, (q31_t)0x401D0320,
+	(q31_t)0x6EC92682, (q31_t)0x3FF17CCA, (q31_t)0x6EE24B57,
+	(q31_t)0x3FC5EC97, (q31_t)0x6EFB5F12, (q31_t)0x3F9A528F,
+	(q31_t)0x6F1461AF, (q31_t)0x3F6EAEB8, (q31_t)0x6F2D532C,
+	(q31_t)0x3F430118, (q31_t)0x6F463383, (q31_t)0x3F1749B7,
+	(q31_t)0x6F5F02B1, (q31_t)0x3EEB889C, (q31_t)0x6F77C0B3,
+	(q31_t)0x3EBFBDCC, (q31_t)0x6F906D84, (q31_t)0x3E93E94F,
+	(q31_t)0x6FA90920, (q31_t)0x3E680B2C, (q31_t)0x6FC19385,
+	(q31_t)0x3E3C2369, (q31_t)0x6FDA0CAD, (q31_t)0x3E10320D,
+	(q31_t)0x6FF27496, (q31_t)0x3DE4371F, (q31_t)0x700ACB3B,
+	(q31_t)0x3DB832A5, (q31_t)0x70231099, (q31_t)0x3D8C24A7,
+	(q31_t)0x703B44AC, (q31_t)0x3D600D2B, (q31_t)0x70536771,
+	(q31_t)0x3D33EC39, (q31_t)0x706B78E3, (q31_t)0x3D07C1D5,
+	(q31_t)0x708378FE, (q31_t)0x3CDB8E09, (q31_t)0x709B67C0,
+	(q31_t)0x3CAF50DA, (q31_t)0x70B34524, (q31_t)0x3C830A4F,
+	(q31_t)0x70CB1127, (q31_t)0x3C56BA70, (q31_t)0x70E2CBC6,
+	(q31_t)0x3C2A6142, (q31_t)0x70FA74FB, (q31_t)0x3BFDFECD,
+	(q31_t)0x71120CC5, (q31_t)0x3BD19317, (q31_t)0x7129931E,
+	(q31_t)0x3BA51E29, (q31_t)0x71410804, (q31_t)0x3B78A007,
+	(q31_t)0x71586B73, (q31_t)0x3B4C18BA, (q31_t)0x716FBD68,
+	(q31_t)0x3B1F8847, (q31_t)0x7186FDDE, (q31_t)0x3AF2EEB7,
+	(q31_t)0x719E2CD2, (q31_t)0x3AC64C0F, (q31_t)0x71B54A40,
+	(q31_t)0x3A99A057, (q31_t)0x71CC5626, (q31_t)0x3A6CEB95,
+	(q31_t)0x71E3507F, (q31_t)0x3A402DD1, (q31_t)0x71FA3948,
+	(q31_t)0x3A136712, (q31_t)0x7211107D, (q31_t)0x39E6975D,
+	(q31_t)0x7227D61C, (q31_t)0x39B9BEBB, (q31_t)0x723E8A1F,
+	(q31_t)0x398CDD32, (q31_t)0x72552C84, (q31_t)0x395FF2C9,
+	(q31_t)0x726BBD48, (q31_t)0x3932FF87, (q31_t)0x72823C66,
+	(q31_t)0x39060372, (q31_t)0x7298A9DC, (q31_t)0x38D8FE93,
+	(q31_t)0x72AF05A6, (q31_t)0x38ABF0EF, (q31_t)0x72C54FC0,
+	(q31_t)0x387EDA8E, (q31_t)0x72DB8828, (q31_t)0x3851BB76,
+	(q31_t)0x72F1AED8, (q31_t)0x382493B0, (q31_t)0x7307C3D0,
+	(q31_t)0x37F76340, (q31_t)0x731DC709, (q31_t)0x37CA2A30,
+	(q31_t)0x7333B883, (q31_t)0x379CE884, (q31_t)0x73499838,
+	(q31_t)0x376F9E46, (q31_t)0x735F6626, (q31_t)0x37424B7A,
+	(q31_t)0x73752249, (q31_t)0x3714F02A, (q31_t)0x738ACC9E,
+	(q31_t)0x36E78C5A, (q31_t)0x73A06522, (q31_t)0x36BA2013,
+	(q31_t)0x73B5EBD0, (q31_t)0x368CAB5C, (q31_t)0x73CB60A7,
+	(q31_t)0x365F2E3B, (q31_t)0x73E0C3A3, (q31_t)0x3631A8B7,
+	(q31_t)0x73F614C0, (q31_t)0x36041AD9, (q31_t)0x740B53FA,
+	(q31_t)0x35D684A5, (q31_t)0x74208150, (q31_t)0x35A8E624,
+	(q31_t)0x74359CBD, (q31_t)0x357B3F5D, (q31_t)0x744AA63E,
+	(q31_t)0x354D9056, (q31_t)0x745F9DD1, (q31_t)0x351FD917,
+	(q31_t)0x74748371, (q31_t)0x34F219A7, (q31_t)0x7489571B,
+	(q31_t)0x34C4520D, (q31_t)0x749E18CD, (q31_t)0x3496824F,
+	(q31_t)0x74B2C883, (q31_t)0x3468AA76, (q31_t)0x74C7663A,
+	(q31_t)0x343ACA87, (q31_t)0x74DBF1EF, (q31_t)0x340CE28A,
+	(q31_t)0x74F06B9E, (q31_t)0x33DEF287, (q31_t)0x7504D345,
+	(q31_t)0x33B0FA84, (q31_t)0x751928E0, (q31_t)0x3382FA88,
+	(q31_t)0x752D6C6C, (q31_t)0x3354F29A, (q31_t)0x75419DE6,
+	(q31_t)0x3326E2C2, (q31_t)0x7555BD4B, (q31_t)0x32F8CB07,
+	(q31_t)0x7569CA98, (q31_t)0x32CAAB6F, (q31_t)0x757DC5CA,
+	(q31_t)0x329C8402, (q31_t)0x7591AEDD, (q31_t)0x326E54C7,
+	(q31_t)0x75A585CF, (q31_t)0x32401DC5, (q31_t)0x75B94A9C,
+	(q31_t)0x3211DF03, (q31_t)0x75CCFD42, (q31_t)0x31E39889,
+	(q31_t)0x75E09DBD, (q31_t)0x31B54A5D, (q31_t)0x75F42C0A,
+	(q31_t)0x3186F487, (q31_t)0x7607A827, (q31_t)0x3158970D,
+	(q31_t)0x761B1211, (q31_t)0x312A31F8, (q31_t)0x762E69C3,
+	(q31_t)0x30FBC54D, (q31_t)0x7641AF3C, (q31_t)0x30CD5114,
+	(q31_t)0x7654E279, (q31_t)0x309ED555, (q31_t)0x76680376,
+	(q31_t)0x30705217, (q31_t)0x767B1230, (q31_t)0x3041C760,
+	(q31_t)0x768E0EA5, (q31_t)0x30133538, (q31_t)0x76A0F8D2,
+	(q31_t)0x2FE49BA6, (q31_t)0x76B3D0B3, (q31_t)0x2FB5FAB2,
+	(q31_t)0x76C69646, (q31_t)0x2F875262, (q31_t)0x76D94988,
+	(q31_t)0x2F58A2BD, (q31_t)0x76EBEA77, (q31_t)0x2F29EBCC,
+	(q31_t)0x76FE790E, (q31_t)0x2EFB2D94, (q31_t)0x7710F54B,
+	(q31_t)0x2ECC681E, (q31_t)0x77235F2D, (q31_t)0x2E9D9B70,
+	(q31_t)0x7735B6AE, (q31_t)0x2E6EC792, (q31_t)0x7747FBCE,
+	(q31_t)0x2E3FEC8B, (q31_t)0x775A2E88, (q31_t)0x2E110A62,
+	(q31_t)0x776C4EDB, (q31_t)0x2DE2211E, (q31_t)0x777E5CC3,
+	(q31_t)0x2DB330C7, (q31_t)0x7790583D, (q31_t)0x2D843963,
+	(q31_t)0x77A24148, (q31_t)0x2D553AFB, (q31_t)0x77B417DF,
+	(q31_t)0x2D263595, (q31_t)0x77C5DC01, (q31_t)0x2CF72939,
+	(q31_t)0x77D78DAA, (q31_t)0x2CC815ED, (q31_t)0x77E92CD8,
+	(q31_t)0x2C98FBBA, (q31_t)0x77FAB988, (q31_t)0x2C69DAA6,
+	(q31_t)0x780C33B8, (q31_t)0x2C3AB2B9, (q31_t)0x781D9B64,
+	(q31_t)0x2C0B83F9, (q31_t)0x782EF08B, (q31_t)0x2BDC4E6F,
+	(q31_t)0x78403328, (q31_t)0x2BAD1221, (q31_t)0x7851633B,
+	(q31_t)0x2B7DCF17, (q31_t)0x786280BF, (q31_t)0x2B4E8558,
+	(q31_t)0x78738BB3, (q31_t)0x2B1F34EB, (q31_t)0x78848413,
+	(q31_t)0x2AEFDDD8, (q31_t)0x789569DE, (q31_t)0x2AC08025,
+	(q31_t)0x78A63D10, (q31_t)0x2A911BDB, (q31_t)0x78B6FDA8,
+	(q31_t)0x2A61B101, (q31_t)0x78C7ABA1, (q31_t)0x2A323F9D,
+	(q31_t)0x78D846FB, (q31_t)0x2A02C7B8, (q31_t)0x78E8CFB1,
+	(q31_t)0x29D34958, (q31_t)0x78F945C3, (q31_t)0x29A3C484,
+	(q31_t)0x7909A92C, (q31_t)0x29743945, (q31_t)0x7919F9EB,
+	(q31_t)0x2944A7A2, (q31_t)0x792A37FE, (q31_t)0x29150FA1,
+	(q31_t)0x793A6360, (q31_t)0x28E5714A, (q31_t)0x794A7C11,
+	(q31_t)0x28B5CCA5, (q31_t)0x795A820E, (q31_t)0x288621B9,
+	(q31_t)0x796A7554, (q31_t)0x2856708C, (q31_t)0x797A55E0,
+	(q31_t)0x2826B928, (q31_t)0x798A23B1, (q31_t)0x27F6FB92,
+	(q31_t)0x7999DEC3, (q31_t)0x27C737D2, (q31_t)0x79A98715,
+	(q31_t)0x27976DF1, (q31_t)0x79B91CA4, (q31_t)0x27679DF4,
+	(q31_t)0x79C89F6D, (q31_t)0x2737C7E3, (q31_t)0x79D80F6F,
+	(q31_t)0x2707EBC6, (q31_t)0x79E76CA6, (q31_t)0x26D809A5,
+	(q31_t)0x79F6B711, (q31_t)0x26A82185, (q31_t)0x7A05EEAD,
+	(q31_t)0x26783370, (q31_t)0x7A151377, (q31_t)0x26483F6C,
+	(q31_t)0x7A24256E, (q31_t)0x26184581, (q31_t)0x7A33248F,
+	(q31_t)0x25E845B5, (q31_t)0x7A4210D8, (q31_t)0x25B84012,
+	(q31_t)0x7A50EA46, (q31_t)0x2588349D, (q31_t)0x7A5FB0D8,
+	(q31_t)0x2558235E, (q31_t)0x7A6E648A, (q31_t)0x25280C5D,
+	(q31_t)0x7A7D055B, (q31_t)0x24F7EFA1, (q31_t)0x7A8B9348,
+	(q31_t)0x24C7CD32, (q31_t)0x7A9A0E4F, (q31_t)0x2497A517,
+	(q31_t)0x7AA8766E, (q31_t)0x24677757, (q31_t)0x7AB6CBA3,
+	(q31_t)0x243743FA, (q31_t)0x7AC50DEB, (q31_t)0x24070B07,
+	(q31_t)0x7AD33D45, (q31_t)0x23D6CC86, (q31_t)0x7AE159AE,
+	(q31_t)0x23A6887E, (q31_t)0x7AEF6323, (q31_t)0x23763EF7,
+	(q31_t)0x7AFD59A3, (q31_t)0x2345EFF7, (q31_t)0x7B0B3D2C,
+	(q31_t)0x23159B87, (q31_t)0x7B190DBB, (q31_t)0x22E541AE,
+	(q31_t)0x7B26CB4F, (q31_t)0x22B4E274, (q31_t)0x7B3475E4,
+	(q31_t)0x22847DDF, (q31_t)0x7B420D7A, (q31_t)0x225413F8,
+	(q31_t)0x7B4F920E, (q31_t)0x2223A4C5, (q31_t)0x7B5D039D,
+	(q31_t)0x21F3304E, (q31_t)0x7B6A6227, (q31_t)0x21C2B69C,
+	(q31_t)0x7B77ADA8, (q31_t)0x219237B4, (q31_t)0x7B84E61E,
+	(q31_t)0x2161B39F, (q31_t)0x7B920B89, (q31_t)0x21312A65,
+	(q31_t)0x7B9F1DE5, (q31_t)0x21009C0B, (q31_t)0x7BAC1D31,
+	(q31_t)0x20D0089B, (q31_t)0x7BB9096A, (q31_t)0x209F701C,
+	(q31_t)0x7BC5E28F, (q31_t)0x206ED295, (q31_t)0x7BD2A89E,
+	(q31_t)0x203E300D, (q31_t)0x7BDF5B94, (q31_t)0x200D888C,
+	(q31_t)0x7BEBFB70, (q31_t)0x1FDCDC1A, (q31_t)0x7BF88830,
+	(q31_t)0x1FAC2ABF, (q31_t)0x7C0501D1, (q31_t)0x1F7B7480,
+	(q31_t)0x7C116853, (q31_t)0x1F4AB967, (q31_t)0x7C1DBBB2,
+	(q31_t)0x1F19F97B, (q31_t)0x7C29FBEE, (q31_t)0x1EE934C2,
+	(q31_t)0x7C362904, (q31_t)0x1EB86B46, (q31_t)0x7C4242F2,
+	(q31_t)0x1E879D0C, (q31_t)0x7C4E49B6, (q31_t)0x1E56CA1E,
+	(q31_t)0x7C5A3D4F, (q31_t)0x1E25F281, (q31_t)0x7C661DBB,
+	(q31_t)0x1DF5163F, (q31_t)0x7C71EAF8, (q31_t)0x1DC4355D,
+	(q31_t)0x7C7DA504, (q31_t)0x1D934FE5, (q31_t)0x7C894BDD,
+	(q31_t)0x1D6265DD, (q31_t)0x7C94DF82, (q31_t)0x1D31774D,
+	(q31_t)0x7CA05FF1, (q31_t)0x1D00843C, (q31_t)0x7CABCD27,
+	(q31_t)0x1CCF8CB3, (q31_t)0x7CB72724, (q31_t)0x1C9E90B8,
+	(q31_t)0x7CC26DE5, (q31_t)0x1C6D9053, (q31_t)0x7CCDA168,
+	(q31_t)0x1C3C8B8C, (q31_t)0x7CD8C1AD, (q31_t)0x1C0B826A,
+	(q31_t)0x7CE3CEB1, (q31_t)0x1BDA74F5, (q31_t)0x7CEEC873,
+	(q31_t)0x1BA96334, (q31_t)0x7CF9AEF0, (q31_t)0x1B784D30,
+	(q31_t)0x7D048228, (q31_t)0x1B4732EF, (q31_t)0x7D0F4218,
+	(q31_t)0x1B161479, (q31_t)0x7D19EEBE, (q31_t)0x1AE4F1D6,
+	(q31_t)0x7D24881A, (q31_t)0x1AB3CB0C, (q31_t)0x7D2F0E2A,
+	(q31_t)0x1A82A025, (q31_t)0x7D3980EC, (q31_t)0x1A517127,
+	(q31_t)0x7D43E05E, (q31_t)0x1A203E1B, (q31_t)0x7D4E2C7E,
+	(q31_t)0x19EF0706, (q31_t)0x7D58654C, (q31_t)0x19BDCBF2,
+	(q31_t)0x7D628AC5, (q31_t)0x198C8CE6, (q31_t)0x7D6C9CE9,
+	(q31_t)0x195B49E9, (q31_t)0x7D769BB5, (q31_t)0x192A0303,
+	(q31_t)0x7D808727, (q31_t)0x18F8B83C, (q31_t)0x7D8A5F3F,
+	(q31_t)0x18C7699B, (q31_t)0x7D9423FB, (q31_t)0x18961727,
+	(q31_t)0x7D9DD55A, (q31_t)0x1864C0E9, (q31_t)0x7DA77359,
+	(q31_t)0x183366E8, (q31_t)0x7DB0FDF7, (q31_t)0x1802092C,
+	(q31_t)0x7DBA7534, (q31_t)0x17D0A7BB, (q31_t)0x7DC3D90D,
+	(q31_t)0x179F429F, (q31_t)0x7DCD2981, (q31_t)0x176DD9DE,
+	(q31_t)0x7DD6668E, (q31_t)0x173C6D80, (q31_t)0x7DDF9034,
+	(q31_t)0x170AFD8D, (q31_t)0x7DE8A670, (q31_t)0x16D98A0C,
+	(q31_t)0x7DF1A942, (q31_t)0x16A81305, (q31_t)0x7DFA98A7,
+	(q31_t)0x1676987F, (q31_t)0x7E03749F, (q31_t)0x16451A83,
+	(q31_t)0x7E0C3D29, (q31_t)0x16139917, (q31_t)0x7E14F242,
+	(q31_t)0x15E21444, (q31_t)0x7E1D93E9, (q31_t)0x15B08C11,
+	(q31_t)0x7E26221E, (q31_t)0x157F0086, (q31_t)0x7E2E9CDF,
+	(q31_t)0x154D71AA, (q31_t)0x7E37042A, (q31_t)0x151BDF85,
+	(q31_t)0x7E3F57FE, (q31_t)0x14EA4A1F, (q31_t)0x7E47985B,
+	(q31_t)0x14B8B17F, (q31_t)0x7E4FC53E, (q31_t)0x148715AD,
+	(q31_t)0x7E57DEA6, (q31_t)0x145576B1, (q31_t)0x7E5FE493,
+	(q31_t)0x1423D492, (q31_t)0x7E67D702, (q31_t)0x13F22F57,
+	(q31_t)0x7E6FB5F3, (q31_t)0x13C0870A, (q31_t)0x7E778165,
+	(q31_t)0x138EDBB0, (q31_t)0x7E7F3956, (q31_t)0x135D2D53,
+	(q31_t)0x7E86DDC5, (q31_t)0x132B7BF9, (q31_t)0x7E8E6EB1,
+	(q31_t)0x12F9C7AA, (q31_t)0x7E95EC19, (q31_t)0x12C8106E,
+	(q31_t)0x7E9D55FC, (q31_t)0x1296564D, (q31_t)0x7EA4AC58,
+	(q31_t)0x1264994E, (q31_t)0x7EABEF2C, (q31_t)0x1232D978,
+	(q31_t)0x7EB31E77, (q31_t)0x120116D4, (q31_t)0x7EBA3A39,
+	(q31_t)0x11CF516A, (q31_t)0x7EC1426F, (q31_t)0x119D8940,
+	(q31_t)0x7EC8371A, (q31_t)0x116BBE5F, (q31_t)0x7ECF1837,
+	(q31_t)0x1139F0CE, (q31_t)0x7ED5E5C6, (q31_t)0x11082096,
+	(q31_t)0x7EDC9FC6, (q31_t)0x10D64DBC, (q31_t)0x7EE34635,
+	(q31_t)0x10A4784A, (q31_t)0x7EE9D913, (q31_t)0x1072A047,
+	(q31_t)0x7EF0585F, (q31_t)0x1040C5BB, (q31_t)0x7EF6C418,
+	(q31_t)0x100EE8AD, (q31_t)0x7EFD1C3C, (q31_t)0x0FDD0925,
+	(q31_t)0x7F0360CB, (q31_t)0x0FAB272B, (q31_t)0x7F0991C3,
+	(q31_t)0x0F7942C6, (q31_t)0x7F0FAF24, (q31_t)0x0F475BFE,
+	(q31_t)0x7F15B8EE, (q31_t)0x0F1572DC, (q31_t)0x7F1BAF1E,
+	(q31_t)0x0EE38765, (q31_t)0x7F2191B4, (q31_t)0x0EB199A3,
+	(q31_t)0x7F2760AF, (q31_t)0x0E7FA99D, (q31_t)0x7F2D1C0E,
+	(q31_t)0x0E4DB75B, (q31_t)0x7F32C3D0, (q31_t)0x0E1BC2E3,
+	(q31_t)0x7F3857F5, (q31_t)0x0DE9CC3F, (q31_t)0x7F3DD87C,
+	(q31_t)0x0DB7D376, (q31_t)0x7F434563, (q31_t)0x0D85D88F,
+	(q31_t)0x7F489EAA, (q31_t)0x0D53DB92, (q31_t)0x7F4DE450,
+	(q31_t)0x0D21DC87, (q31_t)0x7F531654, (q31_t)0x0CEFDB75,
+	(q31_t)0x7F5834B6, (q31_t)0x0CBDD865, (q31_t)0x7F5D3F75,
+	(q31_t)0x0C8BD35E, (q31_t)0x7F62368F, (q31_t)0x0C59CC67,
+	(q31_t)0x7F671A04, (q31_t)0x0C27C389, (q31_t)0x7F6BE9D4,
+	(q31_t)0x0BF5B8CB, (q31_t)0x7F70A5FD, (q31_t)0x0BC3AC35,
+	(q31_t)0x7F754E7F, (q31_t)0x0B919DCE, (q31_t)0x7F79E35A,
+	(q31_t)0x0B5F8D9F, (q31_t)0x7F7E648B, (q31_t)0x0B2D7BAE,
+	(q31_t)0x7F82D214, (q31_t)0x0AFB6805, (q31_t)0x7F872BF3,
+	(q31_t)0x0AC952AA, (q31_t)0x7F8B7226, (q31_t)0x0A973BA5,
+	(q31_t)0x7F8FA4AF, (q31_t)0x0A6522FE, (q31_t)0x7F93C38C,
+	(q31_t)0x0A3308BC, (q31_t)0x7F97CEBC, (q31_t)0x0A00ECE8,
+	(q31_t)0x7F9BC63F, (q31_t)0x09CECF89, (q31_t)0x7F9FAA15,
+	(q31_t)0x099CB0A7, (q31_t)0x7FA37A3C, (q31_t)0x096A9049,
+	(q31_t)0x7FA736B4, (q31_t)0x09386E77, (q31_t)0x7FAADF7C,
+	(q31_t)0x09064B3A, (q31_t)0x7FAE7494, (q31_t)0x08D42698,
+	(q31_t)0x7FB1F5FC, (q31_t)0x08A2009A, (q31_t)0x7FB563B2,
+	(q31_t)0x086FD947, (q31_t)0x7FB8BDB7, (q31_t)0x083DB0A7,
+	(q31_t)0x7FBC040A, (q31_t)0x080B86C1, (q31_t)0x7FBF36A9,
+	(q31_t)0x07D95B9E, (q31_t)0x7FC25596, (q31_t)0x07A72F45,
+	(q31_t)0x7FC560CF, (q31_t)0x077501BE, (q31_t)0x7FC85853,
+	(q31_t)0x0742D310, (q31_t)0x7FCB3C23, (q31_t)0x0710A344,
+	(q31_t)0x7FCE0C3E, (q31_t)0x06DE7261, (q31_t)0x7FD0C8A3,
+	(q31_t)0x06AC406F, (q31_t)0x7FD37152, (q31_t)0x067A0D75,
+	(q31_t)0x7FD6064B, (q31_t)0x0647D97C, (q31_t)0x7FD8878D,
+	(q31_t)0x0615A48A, (q31_t)0x7FDAF518, (q31_t)0x05E36EA9,
+	(q31_t)0x7FDD4EEC, (q31_t)0x05B137DF, (q31_t)0x7FDF9508,
+	(q31_t)0x057F0034, (q31_t)0x7FE1C76B, (q31_t)0x054CC7B0,
+	(q31_t)0x7FE3E616, (q31_t)0x051A8E5C, (q31_t)0x7FE5F108,
+	(q31_t)0x04E8543D, (q31_t)0x7FE7E840, (q31_t)0x04B6195D,
+	(q31_t)0x7FE9CBC0, (q31_t)0x0483DDC3, (q31_t)0x7FEB9B85,
+	(q31_t)0x0451A176, (q31_t)0x7FED5790, (q31_t)0x041F647F,
+	(q31_t)0x7FEEFFE1, (q31_t)0x03ED26E6, (q31_t)0x7FF09477,
+	(q31_t)0x03BAE8B1, (q31_t)0x7FF21553, (q31_t)0x0388A9E9,
+	(q31_t)0x7FF38273, (q31_t)0x03566A96, (q31_t)0x7FF4DBD8,
+	(q31_t)0x03242ABF, (q31_t)0x7FF62182, (q31_t)0x02F1EA6B,
+	(q31_t)0x7FF7536F, (q31_t)0x02BFA9A4, (q31_t)0x7FF871A1,
+	(q31_t)0x028D6870, (q31_t)0x7FF97C17, (q31_t)0x025B26D7,
+	(q31_t)0x7FFA72D1, (q31_t)0x0228E4E1, (q31_t)0x7FFB55CE,
+	(q31_t)0x01F6A296, (q31_t)0x7FFC250F, (q31_t)0x01C45FFE,
+	(q31_t)0x7FFCE093, (q31_t)0x01921D1F, (q31_t)0x7FFD885A,
+	(q31_t)0x015FDA03, (q31_t)0x7FFE1C64, (q31_t)0x012D96B0,
+	(q31_t)0x7FFE9CB2, (q31_t)0x00FB532F, (q31_t)0x7FFF0942,
+	(q31_t)0x00C90F88, (q31_t)0x7FFF6216, (q31_t)0x0096CBC1,
+	(q31_t)0x7FFFA72C, (q31_t)0x006487E3, (q31_t)0x7FFFD885,
+	(q31_t)0x003243F5, (q31_t)0x7FFFF621, (q31_t)0x00000000,
+	(q31_t)0x7FFFFFFF, (q31_t)0xFFCDBC0A, (q31_t)0x7FFFF621,
+	(q31_t)0xFF9B781D, (q31_t)0x7FFFD885, (q31_t)0xFF69343E,
+	(q31_t)0x7FFFA72C, (q31_t)0xFF36F078, (q31_t)0x7FFF6216,
+	(q31_t)0xFF04ACD0, (q31_t)0x7FFF0942, (q31_t)0xFED2694F,
+	(q31_t)0x7FFE9CB2, (q31_t)0xFEA025FC, (q31_t)0x7FFE1C64,
+	(q31_t)0xFE6DE2E0, (q31_t)0x7FFD885A, (q31_t)0xFE3BA001,
+	(q31_t)0x7FFCE093, (q31_t)0xFE095D69, (q31_t)0x7FFC250F,
+	(q31_t)0xFDD71B1E, (q31_t)0x7FFB55CE, (q31_t)0xFDA4D928,
+	(q31_t)0x7FFA72D1, (q31_t)0xFD72978F, (q31_t)0x7FF97C17,
+	(q31_t)0xFD40565B, (q31_t)0x7FF871A1, (q31_t)0xFD0E1594,
+	(q31_t)0x7FF7536F, (q31_t)0xFCDBD541, (q31_t)0x7FF62182,
+	(q31_t)0xFCA99569, (q31_t)0x7FF4DBD8, (q31_t)0xFC775616,
+	(q31_t)0x7FF38273, (q31_t)0xFC45174E, (q31_t)0x7FF21553,
+	(q31_t)0xFC12D919, (q31_t)0x7FF09477, (q31_t)0xFBE09B80,
+	(q31_t)0x7FEEFFE1, (q31_t)0xFBAE5E89, (q31_t)0x7FED5790,
+	(q31_t)0xFB7C223C, (q31_t)0x7FEB9B85, (q31_t)0xFB49E6A2,
+	(q31_t)0x7FE9CBC0, (q31_t)0xFB17ABC2, (q31_t)0x7FE7E840,
+	(q31_t)0xFAE571A4, (q31_t)0x7FE5F108, (q31_t)0xFAB3384F,
+	(q31_t)0x7FE3E616, (q31_t)0xFA80FFCB, (q31_t)0x7FE1C76B,
+	(q31_t)0xFA4EC820, (q31_t)0x7FDF9508, (q31_t)0xFA1C9156,
+	(q31_t)0x7FDD4EEC, (q31_t)0xF9EA5B75, (q31_t)0x7FDAF518,
+	(q31_t)0xF9B82683, (q31_t)0x7FD8878D, (q31_t)0xF985F28A,
+	(q31_t)0x7FD6064B, (q31_t)0xF953BF90, (q31_t)0x7FD37152,
+	(q31_t)0xF9218D9E, (q31_t)0x7FD0C8A3, (q31_t)0xF8EF5CBB,
+	(q31_t)0x7FCE0C3E, (q31_t)0xF8BD2CEF, (q31_t)0x7FCB3C23,
+	(q31_t)0xF88AFE41, (q31_t)0x7FC85853, (q31_t)0xF858D0BA,
+	(q31_t)0x7FC560CF, (q31_t)0xF826A461, (q31_t)0x7FC25596,
+	(q31_t)0xF7F4793E, (q31_t)0x7FBF36A9, (q31_t)0xF7C24F58,
+	(q31_t)0x7FBC040A, (q31_t)0xF79026B8, (q31_t)0x7FB8BDB7,
+	(q31_t)0xF75DFF65, (q31_t)0x7FB563B2, (q31_t)0xF72BD967,
+	(q31_t)0x7FB1F5FC, (q31_t)0xF6F9B4C5, (q31_t)0x7FAE7494,
+	(q31_t)0xF6C79188, (q31_t)0x7FAADF7C, (q31_t)0xF6956FB6,
+	(q31_t)0x7FA736B4, (q31_t)0xF6634F58, (q31_t)0x7FA37A3C,
+	(q31_t)0xF6313076, (q31_t)0x7F9FAA15, (q31_t)0xF5FF1317,
+	(q31_t)0x7F9BC63F, (q31_t)0xF5CCF743, (q31_t)0x7F97CEBC,
+	(q31_t)0xF59ADD01, (q31_t)0x7F93C38C, (q31_t)0xF568C45A,
+	(q31_t)0x7F8FA4AF, (q31_t)0xF536AD55, (q31_t)0x7F8B7226,
+	(q31_t)0xF50497FA, (q31_t)0x7F872BF3, (q31_t)0xF4D28451,
+	(q31_t)0x7F82D214, (q31_t)0xF4A07260, (q31_t)0x7F7E648B,
+	(q31_t)0xF46E6231, (q31_t)0x7F79E35A, (q31_t)0xF43C53CA,
+	(q31_t)0x7F754E7F, (q31_t)0xF40A4734, (q31_t)0x7F70A5FD,
+	(q31_t)0xF3D83C76, (q31_t)0x7F6BE9D4, (q31_t)0xF3A63398,
+	(q31_t)0x7F671A04, (q31_t)0xF3742CA1, (q31_t)0x7F62368F,
+	(q31_t)0xF342279A, (q31_t)0x7F5D3F75, (q31_t)0xF310248A,
+	(q31_t)0x7F5834B6, (q31_t)0xF2DE2378, (q31_t)0x7F531654,
+	(q31_t)0xF2AC246D, (q31_t)0x7F4DE450, (q31_t)0xF27A2770,
+	(q31_t)0x7F489EAA, (q31_t)0xF2482C89, (q31_t)0x7F434563,
+	(q31_t)0xF21633C0, (q31_t)0x7F3DD87C, (q31_t)0xF1E43D1C,
+	(q31_t)0x7F3857F5, (q31_t)0xF1B248A5, (q31_t)0x7F32C3D0,
+	(q31_t)0xF1805662, (q31_t)0x7F2D1C0E, (q31_t)0xF14E665C,
+	(q31_t)0x7F2760AF, (q31_t)0xF11C789A, (q31_t)0x7F2191B4,
+	(q31_t)0xF0EA8D23, (q31_t)0x7F1BAF1E, (q31_t)0xF0B8A401,
+	(q31_t)0x7F15B8EE, (q31_t)0xF086BD39, (q31_t)0x7F0FAF24,
+	(q31_t)0xF054D8D4, (q31_t)0x7F0991C3, (q31_t)0xF022F6DA,
+	(q31_t)0x7F0360CB, (q31_t)0xEFF11752, (q31_t)0x7EFD1C3C,
+	(q31_t)0xEFBF3A44, (q31_t)0x7EF6C418, (q31_t)0xEF8D5FB8,
+	(q31_t)0x7EF0585F, (q31_t)0xEF5B87B5, (q31_t)0x7EE9D913,
+	(q31_t)0xEF29B243, (q31_t)0x7EE34635, (q31_t)0xEEF7DF6A,
+	(q31_t)0x7EDC9FC6, (q31_t)0xEEC60F31, (q31_t)0x7ED5E5C6,
+	(q31_t)0xEE9441A0, (q31_t)0x7ECF1837, (q31_t)0xEE6276BF,
+	(q31_t)0x7EC8371A, (q31_t)0xEE30AE95, (q31_t)0x7EC1426F,
+	(q31_t)0xEDFEE92B, (q31_t)0x7EBA3A39, (q31_t)0xEDCD2687,
+	(q31_t)0x7EB31E77, (q31_t)0xED9B66B2, (q31_t)0x7EABEF2C,
+	(q31_t)0xED69A9B2, (q31_t)0x7EA4AC58, (q31_t)0xED37EF91,
+	(q31_t)0x7E9D55FC, (q31_t)0xED063855, (q31_t)0x7E95EC19,
+	(q31_t)0xECD48406, (q31_t)0x7E8E6EB1, (q31_t)0xECA2D2AC,
+	(q31_t)0x7E86DDC5, (q31_t)0xEC71244F, (q31_t)0x7E7F3956,
+	(q31_t)0xEC3F78F5, (q31_t)0x7E778165, (q31_t)0xEC0DD0A8,
+	(q31_t)0x7E6FB5F3, (q31_t)0xEBDC2B6D, (q31_t)0x7E67D702,
+	(q31_t)0xEBAA894E, (q31_t)0x7E5FE493, (q31_t)0xEB78EA52,
+	(q31_t)0x7E57DEA6, (q31_t)0xEB474E80, (q31_t)0x7E4FC53E,
+	(q31_t)0xEB15B5E0, (q31_t)0x7E47985B, (q31_t)0xEAE4207A,
+	(q31_t)0x7E3F57FE, (q31_t)0xEAB28E55, (q31_t)0x7E37042A,
+	(q31_t)0xEA80FF79, (q31_t)0x7E2E9CDF, (q31_t)0xEA4F73EE,
+	(q31_t)0x7E26221E, (q31_t)0xEA1DEBBB, (q31_t)0x7E1D93E9,
+	(q31_t)0xE9EC66E8, (q31_t)0x7E14F242, (q31_t)0xE9BAE57C,
+	(q31_t)0x7E0C3D29, (q31_t)0xE9896780, (q31_t)0x7E03749F,
+	(q31_t)0xE957ECFB, (q31_t)0x7DFA98A7, (q31_t)0xE92675F4,
+	(q31_t)0x7DF1A942, (q31_t)0xE8F50273, (q31_t)0x7DE8A670,
+	(q31_t)0xE8C3927F, (q31_t)0x7DDF9034, (q31_t)0xE8922621,
+	(q31_t)0x7DD6668E, (q31_t)0xE860BD60, (q31_t)0x7DCD2981,
+	(q31_t)0xE82F5844, (q31_t)0x7DC3D90D, (q31_t)0xE7FDF6D3,
+	(q31_t)0x7DBA7534, (q31_t)0xE7CC9917, (q31_t)0x7DB0FDF7,
+	(q31_t)0xE79B3F16, (q31_t)0x7DA77359, (q31_t)0xE769E8D8,
+	(q31_t)0x7D9DD55A, (q31_t)0xE7389664, (q31_t)0x7D9423FB,
+	(q31_t)0xE70747C3, (q31_t)0x7D8A5F3F, (q31_t)0xE6D5FCFC,
+	(q31_t)0x7D808727, (q31_t)0xE6A4B616, (q31_t)0x7D769BB5,
+	(q31_t)0xE6737319, (q31_t)0x7D6C9CE9, (q31_t)0xE642340D,
+	(q31_t)0x7D628AC5, (q31_t)0xE610F8F9, (q31_t)0x7D58654C,
+	(q31_t)0xE5DFC1E4, (q31_t)0x7D4E2C7E, (q31_t)0xE5AE8ED8,
+	(q31_t)0x7D43E05E, (q31_t)0xE57D5FDA, (q31_t)0x7D3980EC,
+	(q31_t)0xE54C34F3, (q31_t)0x7D2F0E2A, (q31_t)0xE51B0E2A,
+	(q31_t)0x7D24881A, (q31_t)0xE4E9EB86, (q31_t)0x7D19EEBE,
+	(q31_t)0xE4B8CD10, (q31_t)0x7D0F4218, (q31_t)0xE487B2CF,
+	(q31_t)0x7D048228, (q31_t)0xE4569CCB, (q31_t)0x7CF9AEF0,
+	(q31_t)0xE4258B0A, (q31_t)0x7CEEC873, (q31_t)0xE3F47D95,
+	(q31_t)0x7CE3CEB1, (q31_t)0xE3C37473, (q31_t)0x7CD8C1AD,
+	(q31_t)0xE3926FAC, (q31_t)0x7CCDA168, (q31_t)0xE3616F47,
+	(q31_t)0x7CC26DE5, (q31_t)0xE330734C, (q31_t)0x7CB72724,
+	(q31_t)0xE2FF7BC3, (q31_t)0x7CABCD27, (q31_t)0xE2CE88B2,
+	(q31_t)0x7CA05FF1, (q31_t)0xE29D9A22, (q31_t)0x7C94DF82,
+	(q31_t)0xE26CB01A, (q31_t)0x7C894BDD, (q31_t)0xE23BCAA2,
+	(q31_t)0x7C7DA504, (q31_t)0xE20AE9C1, (q31_t)0x7C71EAF8,
+	(q31_t)0xE1DA0D7E, (q31_t)0x7C661DBB, (q31_t)0xE1A935E1,
+	(q31_t)0x7C5A3D4F, (q31_t)0xE17862F3, (q31_t)0x7C4E49B6,
+	(q31_t)0xE14794B9, (q31_t)0x7C4242F2, (q31_t)0xE116CB3D,
+	(q31_t)0x7C362904, (q31_t)0xE0E60684, (q31_t)0x7C29FBEE,
+	(q31_t)0xE0B54698, (q31_t)0x7C1DBBB2, (q31_t)0xE0848B7F,
+	(q31_t)0x7C116853, (q31_t)0xE053D541, (q31_t)0x7C0501D1,
+	(q31_t)0xE02323E5, (q31_t)0x7BF88830, (q31_t)0xDFF27773,
+	(q31_t)0x7BEBFB70, (q31_t)0xDFC1CFF2, (q31_t)0x7BDF5B94,
+	(q31_t)0xDF912D6A, (q31_t)0x7BD2A89E, (q31_t)0xDF608FE3,
+	(q31_t)0x7BC5E28F, (q31_t)0xDF2FF764, (q31_t)0x7BB9096A,
+	(q31_t)0xDEFF63F4, (q31_t)0x7BAC1D31, (q31_t)0xDECED59B,
+	(q31_t)0x7B9F1DE5, (q31_t)0xDE9E4C60, (q31_t)0x7B920B89,
+	(q31_t)0xDE6DC84B, (q31_t)0x7B84E61E, (q31_t)0xDE3D4963,
+	(q31_t)0x7B77ADA8, (q31_t)0xDE0CCFB1, (q31_t)0x7B6A6227,
+	(q31_t)0xDDDC5B3A, (q31_t)0x7B5D039D, (q31_t)0xDDABEC07,
+	(q31_t)0x7B4F920E, (q31_t)0xDD7B8220, (q31_t)0x7B420D7A,
+	(q31_t)0xDD4B1D8B, (q31_t)0x7B3475E4, (q31_t)0xDD1ABE51,
+	(q31_t)0x7B26CB4F, (q31_t)0xDCEA6478, (q31_t)0x7B190DBB,
+	(q31_t)0xDCBA1008, (q31_t)0x7B0B3D2C, (q31_t)0xDC89C108,
+	(q31_t)0x7AFD59A3, (q31_t)0xDC597781, (q31_t)0x7AEF6323,
+	(q31_t)0xDC293379, (q31_t)0x7AE159AE, (q31_t)0xDBF8F4F8,
+	(q31_t)0x7AD33D45, (q31_t)0xDBC8BC05, (q31_t)0x7AC50DEB,
+	(q31_t)0xDB9888A8, (q31_t)0x7AB6CBA3, (q31_t)0xDB685AE8,
+	(q31_t)0x7AA8766E, (q31_t)0xDB3832CD, (q31_t)0x7A9A0E4F,
+	(q31_t)0xDB08105E, (q31_t)0x7A8B9348, (q31_t)0xDAD7F3A2,
+	(q31_t)0x7A7D055B, (q31_t)0xDAA7DCA1, (q31_t)0x7A6E648A,
+	(q31_t)0xDA77CB62, (q31_t)0x7A5FB0D8, (q31_t)0xDA47BFED,
+	(q31_t)0x7A50EA46, (q31_t)0xDA17BA4A, (q31_t)0x7A4210D8,
+	(q31_t)0xD9E7BA7E, (q31_t)0x7A33248F, (q31_t)0xD9B7C093,
+	(q31_t)0x7A24256E, (q31_t)0xD987CC8F, (q31_t)0x7A151377,
+	(q31_t)0xD957DE7A, (q31_t)0x7A05EEAD, (q31_t)0xD927F65B,
+	(q31_t)0x79F6B711, (q31_t)0xD8F81439, (q31_t)0x79E76CA6,
+	(q31_t)0xD8C8381C, (q31_t)0x79D80F6F, (q31_t)0xD898620C,
+	(q31_t)0x79C89F6D, (q31_t)0xD868920F, (q31_t)0x79B91CA4,
+	(q31_t)0xD838C82D, (q31_t)0x79A98715, (q31_t)0xD809046D,
+	(q31_t)0x7999DEC3, (q31_t)0xD7D946D7, (q31_t)0x798A23B1,
+	(q31_t)0xD7A98F73, (q31_t)0x797A55E0, (q31_t)0xD779DE46,
+	(q31_t)0x796A7554, (q31_t)0xD74A335A, (q31_t)0x795A820E,
+	(q31_t)0xD71A8EB5, (q31_t)0x794A7C11, (q31_t)0xD6EAF05E,
+	(q31_t)0x793A6360, (q31_t)0xD6BB585D, (q31_t)0x792A37FE,
+	(q31_t)0xD68BC6BA, (q31_t)0x7919F9EB, (q31_t)0xD65C3B7B,
+	(q31_t)0x7909A92C, (q31_t)0xD62CB6A7, (q31_t)0x78F945C3,
+	(q31_t)0xD5FD3847, (q31_t)0x78E8CFB1, (q31_t)0xD5CDC062,
+	(q31_t)0x78D846FB, (q31_t)0xD59E4EFE, (q31_t)0x78C7ABA1,
+	(q31_t)0xD56EE424, (q31_t)0x78B6FDA8, (q31_t)0xD53F7FDA,
+	(q31_t)0x78A63D10, (q31_t)0xD5102227, (q31_t)0x789569DE,
+	(q31_t)0xD4E0CB14, (q31_t)0x78848413, (q31_t)0xD4B17AA7,
+	(q31_t)0x78738BB3, (q31_t)0xD48230E8, (q31_t)0x786280BF,
+	(q31_t)0xD452EDDE, (q31_t)0x7851633B, (q31_t)0xD423B190,
+	(q31_t)0x78403328, (q31_t)0xD3F47C06, (q31_t)0x782EF08B,
+	(q31_t)0xD3C54D46, (q31_t)0x781D9B64, (q31_t)0xD3962559,
+	(q31_t)0x780C33B8, (q31_t)0xD3670445, (q31_t)0x77FAB988,
+	(q31_t)0xD337EA12, (q31_t)0x77E92CD8, (q31_t)0xD308D6C6,
+	(q31_t)0x77D78DAA, (q31_t)0xD2D9CA6A, (q31_t)0x77C5DC01,
+	(q31_t)0xD2AAC504, (q31_t)0x77B417DF, (q31_t)0xD27BC69C,
+	(q31_t)0x77A24148, (q31_t)0xD24CCF38, (q31_t)0x7790583D,
+	(q31_t)0xD21DDEE1, (q31_t)0x777E5CC3, (q31_t)0xD1EEF59E,
+	(q31_t)0x776C4EDB, (q31_t)0xD1C01374, (q31_t)0x775A2E88,
+	(q31_t)0xD191386D, (q31_t)0x7747FBCE, (q31_t)0xD162648F,
+	(q31_t)0x7735B6AE, (q31_t)0xD13397E1, (q31_t)0x77235F2D,
+	(q31_t)0xD104D26B, (q31_t)0x7710F54B, (q31_t)0xD0D61433,
+	(q31_t)0x76FE790E, (q31_t)0xD0A75D42, (q31_t)0x76EBEA77,
+	(q31_t)0xD078AD9D, (q31_t)0x76D94988, (q31_t)0xD04A054D,
+	(q31_t)0x76C69646, (q31_t)0xD01B6459, (q31_t)0x76B3D0B3,
+	(q31_t)0xCFECCAC7, (q31_t)0x76A0F8D2, (q31_t)0xCFBE389F,
+	(q31_t)0x768E0EA5, (q31_t)0xCF8FADE8, (q31_t)0x767B1230,
+	(q31_t)0xCF612AAA, (q31_t)0x76680376, (q31_t)0xCF32AEEB,
+	(q31_t)0x7654E279, (q31_t)0xCF043AB2, (q31_t)0x7641AF3C,
+	(q31_t)0xCED5CE08, (q31_t)0x762E69C3, (q31_t)0xCEA768F2,
+	(q31_t)0x761B1211, (q31_t)0xCE790B78, (q31_t)0x7607A827,
+	(q31_t)0xCE4AB5A2, (q31_t)0x75F42C0A, (q31_t)0xCE1C6776,
+	(q31_t)0x75E09DBD, (q31_t)0xCDEE20FC, (q31_t)0x75CCFD42,
+	(q31_t)0xCDBFE23A, (q31_t)0x75B94A9C, (q31_t)0xCD91AB38,
+	(q31_t)0x75A585CF, (q31_t)0xCD637BFD, (q31_t)0x7591AEDD,
+	(q31_t)0xCD355490, (q31_t)0x757DC5CA, (q31_t)0xCD0734F8,
+	(q31_t)0x7569CA98, (q31_t)0xCCD91D3D, (q31_t)0x7555BD4B,
+	(q31_t)0xCCAB0D65, (q31_t)0x75419DE6, (q31_t)0xCC7D0577,
+	(q31_t)0x752D6C6C, (q31_t)0xCC4F057B, (q31_t)0x751928E0,
+	(q31_t)0xCC210D78, (q31_t)0x7504D345, (q31_t)0xCBF31D75,
+	(q31_t)0x74F06B9E, (q31_t)0xCBC53578, (q31_t)0x74DBF1EF,
+	(q31_t)0xCB975589, (q31_t)0x74C7663A, (q31_t)0xCB697DB0,
+	(q31_t)0x74B2C883, (q31_t)0xCB3BADF2, (q31_t)0x749E18CD,
+	(q31_t)0xCB0DE658, (q31_t)0x7489571B, (q31_t)0xCAE026E8,
+	(q31_t)0x74748371, (q31_t)0xCAB26FA9, (q31_t)0x745F9DD1,
+	(q31_t)0xCA84C0A2, (q31_t)0x744AA63E, (q31_t)0xCA5719DB,
+	(q31_t)0x74359CBD, (q31_t)0xCA297B5A, (q31_t)0x74208150,
+	(q31_t)0xC9FBE527, (q31_t)0x740B53FA, (q31_t)0xC9CE5748,
+	(q31_t)0x73F614C0, (q31_t)0xC9A0D1C4, (q31_t)0x73E0C3A3,
+	(q31_t)0xC97354A3, (q31_t)0x73CB60A7, (q31_t)0xC945DFEC,
+	(q31_t)0x73B5EBD0, (q31_t)0xC91873A5, (q31_t)0x73A06522,
+	(q31_t)0xC8EB0FD6, (q31_t)0x738ACC9E, (q31_t)0xC8BDB485,
+	(q31_t)0x73752249, (q31_t)0xC89061BA, (q31_t)0x735F6626,
+	(q31_t)0xC863177B, (q31_t)0x73499838, (q31_t)0xC835D5D0,
+	(q31_t)0x7333B883, (q31_t)0xC8089CBF, (q31_t)0x731DC709,
+	(q31_t)0xC7DB6C50, (q31_t)0x7307C3D0, (q31_t)0xC7AE4489,
+	(q31_t)0x72F1AED8, (q31_t)0xC7812571, (q31_t)0x72DB8828,
+	(q31_t)0xC7540F10, (q31_t)0x72C54FC0, (q31_t)0xC727016C,
+	(q31_t)0x72AF05A6, (q31_t)0xC6F9FC8D, (q31_t)0x7298A9DC,
+	(q31_t)0xC6CD0079, (q31_t)0x72823C66, (q31_t)0xC6A00D36,
+	(q31_t)0x726BBD48, (q31_t)0xC67322CD, (q31_t)0x72552C84,
+	(q31_t)0xC6464144, (q31_t)0x723E8A1F, (q31_t)0xC61968A2,
+	(q31_t)0x7227D61C, (q31_t)0xC5EC98ED, (q31_t)0x7211107D,
+	(q31_t)0xC5BFD22E, (q31_t)0x71FA3948, (q31_t)0xC593146A,
+	(q31_t)0x71E3507F, (q31_t)0xC5665FA8, (q31_t)0x71CC5626,
+	(q31_t)0xC539B3F0, (q31_t)0x71B54A40, (q31_t)0xC50D1148,
+	(q31_t)0x719E2CD2, (q31_t)0xC4E077B8, (q31_t)0x7186FDDE,
+	(q31_t)0xC4B3E746, (q31_t)0x716FBD68, (q31_t)0xC4875FF8,
+	(q31_t)0x71586B73, (q31_t)0xC45AE1D7, (q31_t)0x71410804,
+	(q31_t)0xC42E6CE8, (q31_t)0x7129931E, (q31_t)0xC4020132,
+	(q31_t)0x71120CC5, (q31_t)0xC3D59EBD, (q31_t)0x70FA74FB,
+	(q31_t)0xC3A9458F, (q31_t)0x70E2CBC6, (q31_t)0xC37CF5B0,
+	(q31_t)0x70CB1127, (q31_t)0xC350AF25, (q31_t)0x70B34524,
+	(q31_t)0xC32471F6, (q31_t)0x709B67C0, (q31_t)0xC2F83E2A,
+	(q31_t)0x708378FE, (q31_t)0xC2CC13C7, (q31_t)0x706B78E3,
+	(q31_t)0xC29FF2D4, (q31_t)0x70536771, (q31_t)0xC273DB58,
+	(q31_t)0x703B44AC, (q31_t)0xC247CD5A, (q31_t)0x70231099,
+	(q31_t)0xC21BC8E0, (q31_t)0x700ACB3B, (q31_t)0xC1EFCDF2,
+	(q31_t)0x6FF27496, (q31_t)0xC1C3DC96, (q31_t)0x6FDA0CAD,
+	(q31_t)0xC197F4D3, (q31_t)0x6FC19385, (q31_t)0xC16C16B0,
+	(q31_t)0x6FA90920, (q31_t)0xC1404233, (q31_t)0x6F906D84,
+	(q31_t)0xC1147763, (q31_t)0x6F77C0B3, (q31_t)0xC0E8B648,
+	(q31_t)0x6F5F02B1, (q31_t)0xC0BCFEE7, (q31_t)0x6F463383,
+	(q31_t)0xC0915147, (q31_t)0x6F2D532C, (q31_t)0xC065AD70,
+	(q31_t)0x6F1461AF, (q31_t)0xC03A1368, (q31_t)0x6EFB5F12,
+	(q31_t)0xC00E8335, (q31_t)0x6EE24B57, (q31_t)0xBFE2FCDF,
+	(q31_t)0x6EC92682, (q31_t)0xBFB7806C, (q31_t)0x6EAFF098,
+	(q31_t)0xBF8C0DE2, (q31_t)0x6E96A99C, (q31_t)0xBF60A54A,
+	(q31_t)0x6E7D5193, (q31_t)0xBF3546A8, (q31_t)0x6E63E87F,
+	(q31_t)0xBF09F204, (q31_t)0x6E4A6E65, (q31_t)0xBEDEA765,
+	(q31_t)0x6E30E349, (q31_t)0xBEB366D1, (q31_t)0x6E17472F,
+	(q31_t)0xBE88304F, (q31_t)0x6DFD9A1B, (q31_t)0xBE5D03E5,
+	(q31_t)0x6DE3DC11, (q31_t)0xBE31E19B, (q31_t)0x6DCA0D14,
+	(q31_t)0xBE06C977, (q31_t)0x6DB02D29, (q31_t)0xBDDBBB7F,
+	(q31_t)0x6D963C54, (q31_t)0xBDB0B7BA, (q31_t)0x6D7C3A98,
+	(q31_t)0xBD85BE2F, (q31_t)0x6D6227FA, (q31_t)0xBD5ACEE5,
+	(q31_t)0x6D48047E, (q31_t)0xBD2FE9E1, (q31_t)0x6D2DD027,
+	(q31_t)0xBD050F2C, (q31_t)0x6D138AFA, (q31_t)0xBCDA3ECA,
+	(q31_t)0x6CF934FB, (q31_t)0xBCAF78C3, (q31_t)0x6CDECE2E,
+	(q31_t)0xBC84BD1E, (q31_t)0x6CC45697, (q31_t)0xBC5A0BE1,
+	(q31_t)0x6CA9CE3A, (q31_t)0xBC2F6513, (q31_t)0x6C8F351C,
+	(q31_t)0xBC04C8BA, (q31_t)0x6C748B3F, (q31_t)0xBBDA36DC,
+	(q31_t)0x6C59D0A9, (q31_t)0xBBAFAF81, (q31_t)0x6C3F055D,
+	(q31_t)0xBB8532AF, (q31_t)0x6C242960, (q31_t)0xBB5AC06C,
+	(q31_t)0x6C093CB6, (q31_t)0xBB3058C0, (q31_t)0x6BEE3F62,
+	(q31_t)0xBB05FBB0, (q31_t)0x6BD3316A, (q31_t)0xBADBA943,
+	(q31_t)0x6BB812D0, (q31_t)0xBAB1617F, (q31_t)0x6B9CE39B,
+	(q31_t)0xBA87246C, (q31_t)0x6B81A3CD, (q31_t)0xBA5CF210,
+	(q31_t)0x6B66536A, (q31_t)0xBA32CA70, (q31_t)0x6B4AF278,
+	(q31_t)0xBA08AD94, (q31_t)0x6B2F80FA, (q31_t)0xB9DE9B83,
+	(q31_t)0x6B13FEF5, (q31_t)0xB9B49442, (q31_t)0x6AF86C6C,
+	(q31_t)0xB98A97D8, (q31_t)0x6ADCC964, (q31_t)0xB960A64B,
+	(q31_t)0x6AC115E1, (q31_t)0xB936BFA3, (q31_t)0x6AA551E8,
+	(q31_t)0xB90CE3E6, (q31_t)0x6A897D7D, (q31_t)0xB8E31319,
+	(q31_t)0x6A6D98A4, (q31_t)0xB8B94D44, (q31_t)0x6A51A361,
+	(q31_t)0xB88F926C, (q31_t)0x6A359DB9, (q31_t)0xB865E299,
+	(q31_t)0x6A1987B0, (q31_t)0xB83C3DD1, (q31_t)0x69FD614A,
+	(q31_t)0xB812A419, (q31_t)0x69E12A8C, (q31_t)0xB7E9157A,
+	(q31_t)0x69C4E37A, (q31_t)0xB7BF91F8, (q31_t)0x69A88C18,
+	(q31_t)0xB796199B, (q31_t)0x698C246C, (q31_t)0xB76CAC68,
+	(q31_t)0x696FAC78, (q31_t)0xB7434A67, (q31_t)0x69532442,
+	(q31_t)0xB719F39D, (q31_t)0x69368BCE, (q31_t)0xB6F0A811,
+	(q31_t)0x6919E320, (q31_t)0xB6C767CA, (q31_t)0x68FD2A3D,
+	(q31_t)0xB69E32CD, (q31_t)0x68E06129, (q31_t)0xB6750921,
+	(q31_t)0x68C387E9, (q31_t)0xB64BEACC, (q31_t)0x68A69E81,
+	(q31_t)0xB622D7D5, (q31_t)0x6889A4F5, (q31_t)0xB5F9D042,
+	(q31_t)0x686C9B4B, (q31_t)0xB5D0D41A, (q31_t)0x684F8186,
+	(q31_t)0xB5A7E362, (q31_t)0x683257AA, (q31_t)0xB57EFE21,
+	(q31_t)0x68151DBE, (q31_t)0xB556245E, (q31_t)0x67F7D3C4,
+	(q31_t)0xB52D561E, (q31_t)0x67DA79C2, (q31_t)0xB5049368,
+	(q31_t)0x67BD0FBC, (q31_t)0xB4DBDC42, (q31_t)0x679F95B7,
+	(q31_t)0xB4B330B2, (q31_t)0x67820BB6, (q31_t)0xB48A90C0,
+	(q31_t)0x676471C0, (q31_t)0xB461FC70, (q31_t)0x6746C7D7,
+	(q31_t)0xB43973C9, (q31_t)0x67290E02, (q31_t)0xB410F6D2,
+	(q31_t)0x670B4443, (q31_t)0xB3E88591, (q31_t)0x66ED6AA1,
+	(q31_t)0xB3C0200C, (q31_t)0x66CF811F, (q31_t)0xB397C649,
+	(q31_t)0x66B187C3, (q31_t)0xB36F784E, (q31_t)0x66937E90,
+	(q31_t)0xB3473622, (q31_t)0x6675658C, (q31_t)0xB31EFFCB,
+	(q31_t)0x66573CBB, (q31_t)0xB2F6D54F, (q31_t)0x66390422,
+	(q31_t)0xB2CEB6B5, (q31_t)0x661ABBC5, (q31_t)0xB2A6A401,
+	(q31_t)0x65FC63A9, (q31_t)0xB27E9D3B, (q31_t)0x65DDFBD3,
+	(q31_t)0xB256A26A, (q31_t)0x65BF8447, (q31_t)0xB22EB392,
+	(q31_t)0x65A0FD0B, (q31_t)0xB206D0BA, (q31_t)0x65826622,
+	(q31_t)0xB1DEF9E8, (q31_t)0x6563BF92, (q31_t)0xB1B72F23,
+	(q31_t)0x6545095F, (q31_t)0xB18F7070, (q31_t)0x6526438E,
+	(q31_t)0xB167BDD6, (q31_t)0x65076E24, (q31_t)0xB140175B,
+	(q31_t)0x64E88926, (q31_t)0xB1187D05, (q31_t)0x64C99498,
+	(q31_t)0xB0F0EEDA, (q31_t)0x64AA907F, (q31_t)0xB0C96CDF,
+	(q31_t)0x648B7CDF, (q31_t)0xB0A1F71C, (q31_t)0x646C59BF,
+	(q31_t)0xB07A8D97, (q31_t)0x644D2722, (q31_t)0xB0533055,
+	(q31_t)0x642DE50D, (q31_t)0xB02BDF5C, (q31_t)0x640E9385,
+	(q31_t)0xB0049AB2, (q31_t)0x63EF328F, (q31_t)0xAFDD625F,
+	(q31_t)0x63CFC230, (q31_t)0xAFB63667, (q31_t)0x63B0426D,
+	(q31_t)0xAF8F16D0, (q31_t)0x6390B34A, (q31_t)0xAF6803A1,
+	(q31_t)0x637114CC, (q31_t)0xAF40FCE0, (q31_t)0x635166F8,
+	(q31_t)0xAF1A0293, (q31_t)0x6331A9D4, (q31_t)0xAEF314BF,
+	(q31_t)0x6311DD63, (q31_t)0xAECC336B, (q31_t)0x62F201AC,
+	(q31_t)0xAEA55E9D, (q31_t)0x62D216B2, (q31_t)0xAE7E965B,
+	(q31_t)0x62B21C7B, (q31_t)0xAE57DAAA, (q31_t)0x6292130C,
+	(q31_t)0xAE312B91, (q31_t)0x6271FA69, (q31_t)0xAE0A8916,
+	(q31_t)0x6251D297, (q31_t)0xADE3F33E, (q31_t)0x62319B9D,
+	(q31_t)0xADBD6A10, (q31_t)0x6211557D, (q31_t)0xAD96ED91,
+	(q31_t)0x61F1003E, (q31_t)0xAD707DC8, (q31_t)0x61D09BE5,
+	(q31_t)0xAD4A1ABA, (q31_t)0x61B02876, (q31_t)0xAD23C46D,
+	(q31_t)0x618FA5F6, (q31_t)0xACFD7AE8, (q31_t)0x616F146B,
+	(q31_t)0xACD73E30, (q31_t)0x614E73D9, (q31_t)0xACB10E4A,
+	(q31_t)0x612DC446, (q31_t)0xAC8AEB3E, (q31_t)0x610D05B7,
+	(q31_t)0xAC64D510, (q31_t)0x60EC3830, (q31_t)0xAC3ECBC7,
+	(q31_t)0x60CB5BB6, (q31_t)0xAC18CF68, (q31_t)0x60AA704F,
+	(q31_t)0xABF2DFFA, (q31_t)0x60897600, (q31_t)0xABCCFD82,
+	(q31_t)0x60686CCE, (q31_t)0xABA72806, (q31_t)0x604754BE,
+	(q31_t)0xAB815F8C, (q31_t)0x60262DD5, (q31_t)0xAB5BA41A,
+	(q31_t)0x6004F818, (q31_t)0xAB35F5B5, (q31_t)0x5FE3B38D,
+	(q31_t)0xAB105464, (q31_t)0x5FC26038, (q31_t)0xAAEAC02B,
+	(q31_t)0x5FA0FE1E, (q31_t)0xAAC53912, (q31_t)0x5F7F8D46,
+	(q31_t)0xAA9FBF1D, (q31_t)0x5F5E0DB3, (q31_t)0xAA7A5253,
+	(q31_t)0x5F3C7F6B, (q31_t)0xAA54F2B9, (q31_t)0x5F1AE273,
+	(q31_t)0xAA2FA055, (q31_t)0x5EF936D1, (q31_t)0xAA0A5B2D,
+	(q31_t)0x5ED77C89, (q31_t)0xA9E52347, (q31_t)0x5EB5B3A1,
+	(q31_t)0xA9BFF8A8, (q31_t)0x5E93DC1F, (q31_t)0xA99ADB56,
+	(q31_t)0x5E71F606, (q31_t)0xA975CB56, (q31_t)0x5E50015D,
+	(q31_t)0xA950C8AF, (q31_t)0x5E2DFE28, (q31_t)0xA92BD366,
+	(q31_t)0x5E0BEC6E, (q31_t)0xA906EB81, (q31_t)0x5DE9CC32,
+	(q31_t)0xA8E21106, (q31_t)0x5DC79D7C, (q31_t)0xA8BD43FA,
+	(q31_t)0x5DA5604E, (q31_t)0xA8988463, (q31_t)0x5D8314B0,
+	(q31_t)0xA873D246, (q31_t)0x5D60BAA6, (q31_t)0xA84F2DA9,
+	(q31_t)0x5D3E5236, (q31_t)0xA82A9693, (q31_t)0x5D1BDB65,
+	(q31_t)0xA8060D08, (q31_t)0x5CF95638, (q31_t)0xA7E1910E,
+	(q31_t)0x5CD6C2B4, (q31_t)0xA7BD22AB, (q31_t)0x5CB420DF,
+	(q31_t)0xA798C1E4, (q31_t)0x5C9170BF, (q31_t)0xA7746EC0,
+	(q31_t)0x5C6EB258, (q31_t)0xA7502943, (q31_t)0x5C4BE5B0,
+	(q31_t)0xA72BF173, (q31_t)0x5C290ACC, (q31_t)0xA707C756,
+	(q31_t)0x5C0621B2, (q31_t)0xA6E3AAF2, (q31_t)0x5BE32A67,
+	(q31_t)0xA6BF9C4B, (q31_t)0x5BC024F0, (q31_t)0xA69B9B68,
+	(q31_t)0x5B9D1153, (q31_t)0xA677A84E, (q31_t)0x5B79EF96,
+	(q31_t)0xA653C302, (q31_t)0x5B56BFBD, (q31_t)0xA62FEB8B,
+	(q31_t)0x5B3381CE, (q31_t)0xA60C21ED, (q31_t)0x5B1035CF,
+	(q31_t)0xA5E8662F, (q31_t)0x5AECDBC4, (q31_t)0xA5C4B855,
+	(q31_t)0x5AC973B4, (q31_t)0xA5A11865, (q31_t)0x5AA5FDA4,
+	(q31_t)0xA57D8666, (q31_t)0x5A82799A, (q31_t)0xA55A025B,
+	(q31_t)0x5A5EE79A, (q31_t)0xA5368C4B, (q31_t)0x5A3B47AA,
+	(q31_t)0xA513243B, (q31_t)0x5A1799D0, (q31_t)0xA4EFCA31,
+	(q31_t)0x59F3DE12, (q31_t)0xA4CC7E31, (q31_t)0x59D01474,
+	(q31_t)0xA4A94042, (q31_t)0x59AC3CFD, (q31_t)0xA4861069,
+	(q31_t)0x598857B1, (q31_t)0xA462EEAC, (q31_t)0x59646497,
+	(q31_t)0xA43FDB0F, (q31_t)0x594063B4, (q31_t)0xA41CD598,
+	(q31_t)0x591C550E, (q31_t)0xA3F9DE4D, (q31_t)0x58F838A9,
+	(q31_t)0xA3D6F533, (q31_t)0x58D40E8C, (q31_t)0xA3B41A4F,
+	(q31_t)0x58AFD6BC, (q31_t)0xA3914DA7, (q31_t)0x588B913F,
+	(q31_t)0xA36E8F40, (q31_t)0x58673E1B, (q31_t)0xA34BDF20,
+	(q31_t)0x5842DD54, (q31_t)0xA3293D4B, (q31_t)0x581E6EF1,
+	(q31_t)0xA306A9C7, (q31_t)0x57F9F2F7, (q31_t)0xA2E4249A,
+	(q31_t)0x57D5696C, (q31_t)0xA2C1ADC9, (q31_t)0x57B0D256,
+	(q31_t)0xA29F4559, (q31_t)0x578C2DB9, (q31_t)0xA27CEB4F,
+	(q31_t)0x57677B9D, (q31_t)0xA25A9FB1, (q31_t)0x5742BC05,
+	(q31_t)0xA2386283, (q31_t)0x571DEEF9, (q31_t)0xA21633CD,
+	(q31_t)0x56F9147E, (q31_t)0xA1F41391, (q31_t)0x56D42C99,
+	(q31_t)0xA1D201D7, (q31_t)0x56AF3750, (q31_t)0xA1AFFEA2,
+	(q31_t)0x568A34A9, (q31_t)0xA18E09F9, (q31_t)0x566524AA,
+	(q31_t)0xA16C23E1, (q31_t)0x56400757, (q31_t)0xA14A4C5E,
+	(q31_t)0x561ADCB8, (q31_t)0xA1288376, (q31_t)0x55F5A4D2,
+	(q31_t)0xA106C92E, (q31_t)0x55D05FAA, (q31_t)0xA0E51D8C,
+	(q31_t)0x55AB0D46, (q31_t)0xA0C38094, (q31_t)0x5585ADAC,
+	(q31_t)0xA0A1F24C, (q31_t)0x556040E2, (q31_t)0xA08072BA,
+	(q31_t)0x553AC6ED, (q31_t)0xA05F01E1, (q31_t)0x55153FD4,
+	(q31_t)0xA03D9FC7, (q31_t)0x54EFAB9C, (q31_t)0xA01C4C72,
+	(q31_t)0x54CA0A4A, (q31_t)0x9FFB07E7, (q31_t)0x54A45BE5,
+	(q31_t)0x9FD9D22A, (q31_t)0x547EA073, (q31_t)0x9FB8AB41,
+	(q31_t)0x5458D7F9, (q31_t)0x9F979331, (q31_t)0x5433027D,
+	(q31_t)0x9F7689FF, (q31_t)0x540D2005, (q31_t)0x9F558FB0,
+	(q31_t)0x53E73097, (q31_t)0x9F34A449, (q31_t)0x53C13438,
+	(q31_t)0x9F13C7D0, (q31_t)0x539B2AEF, (q31_t)0x9EF2FA48,
+	(q31_t)0x537514C1, (q31_t)0x9ED23BB9, (q31_t)0x534EF1B5,
+	(q31_t)0x9EB18C26, (q31_t)0x5328C1D0, (q31_t)0x9E90EB94,
+	(q31_t)0x53028517, (q31_t)0x9E705A09, (q31_t)0x52DC3B92,
+	(q31_t)0x9E4FD789, (q31_t)0x52B5E545, (q31_t)0x9E2F641A,
+	(q31_t)0x528F8237, (q31_t)0x9E0EFFC1, (q31_t)0x5269126E,
+	(q31_t)0x9DEEAA82, (q31_t)0x524295EF, (q31_t)0x9DCE6462,
+	(q31_t)0x521C0CC1, (q31_t)0x9DAE2D68, (q31_t)0x51F576E9,
+	(q31_t)0x9D8E0596, (q31_t)0x51CED46E, (q31_t)0x9D6DECF4,
+	(q31_t)0x51A82555, (q31_t)0x9D4DE384, (q31_t)0x518169A4,
+	(q31_t)0x9D2DE94D, (q31_t)0x515AA162, (q31_t)0x9D0DFE53,
+	(q31_t)0x5133CC94, (q31_t)0x9CEE229C, (q31_t)0x510CEB40,
+	(q31_t)0x9CCE562B, (q31_t)0x50E5FD6C, (q31_t)0x9CAE9907,
+	(q31_t)0x50BF031F, (q31_t)0x9C8EEB33, (q31_t)0x5097FC5E,
+	(q31_t)0x9C6F4CB5, (q31_t)0x5070E92F, (q31_t)0x9C4FBD92,
+	(q31_t)0x5049C999, (q31_t)0x9C303DCF, (q31_t)0x50229DA0,
+	(q31_t)0x9C10CD70, (q31_t)0x4FFB654D, (q31_t)0x9BF16C7A,
+	(q31_t)0x4FD420A3, (q31_t)0x9BD21AF2, (q31_t)0x4FACCFAB,
+	(q31_t)0x9BB2D8DD, (q31_t)0x4F857268, (q31_t)0x9B93A640,
+	(q31_t)0x4F5E08E3, (q31_t)0x9B748320, (q31_t)0x4F369320,
+	(q31_t)0x9B556F80, (q31_t)0x4F0F1126, (q31_t)0x9B366B67,
+	(q31_t)0x4EE782FA, (q31_t)0x9B1776D9, (q31_t)0x4EBFE8A4,
+	(q31_t)0x9AF891DB, (q31_t)0x4E984229, (q31_t)0x9AD9BC71,
+	(q31_t)0x4E708F8F, (q31_t)0x9ABAF6A0, (q31_t)0x4E48D0DC,
+	(q31_t)0x9A9C406D, (q31_t)0x4E210617, (q31_t)0x9A7D99DD,
+	(q31_t)0x4DF92F45, (q31_t)0x9A5F02F5, (q31_t)0x4DD14C6E,
+	(q31_t)0x9A407BB8, (q31_t)0x4DA95D96, (q31_t)0x9A22042C,
+	(q31_t)0x4D8162C4, (q31_t)0x9A039C56, (q31_t)0x4D595BFE,
+	(q31_t)0x99E5443A, (q31_t)0x4D31494B, (q31_t)0x99C6FBDE,
+	(q31_t)0x4D092AB0, (q31_t)0x99A8C344, (q31_t)0x4CE10034,
+	(q31_t)0x998A9A73, (q31_t)0x4CB8C9DD, (q31_t)0x996C816F,
+	(q31_t)0x4C9087B1, (q31_t)0x994E783C, (q31_t)0x4C6839B6,
+	(q31_t)0x99307EE0, (q31_t)0x4C3FDFF3, (q31_t)0x9912955E,
+	(q31_t)0x4C177A6E, (q31_t)0x98F4BBBC, (q31_t)0x4BEF092D,
+	(q31_t)0x98D6F1FE, (q31_t)0x4BC68C36, (q31_t)0x98B93828,
+	(q31_t)0x4B9E038F, (q31_t)0x989B8E3F, (q31_t)0x4B756F3F,
+	(q31_t)0x987DF449, (q31_t)0x4B4CCF4D, (q31_t)0x98606A48,
+	(q31_t)0x4B2423BD, (q31_t)0x9842F043, (q31_t)0x4AFB6C97,
+	(q31_t)0x9825863D, (q31_t)0x4AD2A9E1, (q31_t)0x98082C3B,
+	(q31_t)0x4AA9DBA1, (q31_t)0x97EAE241, (q31_t)0x4A8101DE,
+	(q31_t)0x97CDA855, (q31_t)0x4A581C9D, (q31_t)0x97B07E7A,
+	(q31_t)0x4A2F2BE5, (q31_t)0x979364B5, (q31_t)0x4A062FBD,
+	(q31_t)0x97765B0A, (q31_t)0x49DD282A, (q31_t)0x9759617E,
+	(q31_t)0x49B41533, (q31_t)0x973C7816, (q31_t)0x498AF6DE,
+	(q31_t)0x971F9ED6, (q31_t)0x4961CD32, (q31_t)0x9702D5C2,
+	(q31_t)0x49389836, (q31_t)0x96E61CDF, (q31_t)0x490F57EE,
+	(q31_t)0x96C97431, (q31_t)0x48E60C62, (q31_t)0x96ACDBBD,
+	(q31_t)0x48BCB598, (q31_t)0x96905387, (q31_t)0x48935397,
+	(q31_t)0x9673DB94, (q31_t)0x4869E664, (q31_t)0x965773E7,
+	(q31_t)0x48406E07, (q31_t)0x963B1C85, (q31_t)0x4816EA85,
+	(q31_t)0x961ED573, (q31_t)0x47ED5BE6, (q31_t)0x96029EB5,
+	(q31_t)0x47C3C22E, (q31_t)0x95E6784F, (q31_t)0x479A1D66,
+	(q31_t)0x95CA6246, (q31_t)0x47706D93, (q31_t)0x95AE5C9E,
+	(q31_t)0x4746B2BC, (q31_t)0x9592675B, (q31_t)0x471CECE6,
+	(q31_t)0x95768282, (q31_t)0x46F31C1A, (q31_t)0x955AAE17,
+	(q31_t)0x46C9405C, (q31_t)0x953EEA1E, (q31_t)0x469F59B4,
+	(q31_t)0x9523369B, (q31_t)0x46756827, (q31_t)0x95079393,
+	(q31_t)0x464B6BBD, (q31_t)0x94EC010B, (q31_t)0x4621647C,
+	(q31_t)0x94D07F05, (q31_t)0x45F7526B, (q31_t)0x94B50D87,
+	(q31_t)0x45CD358F, (q31_t)0x9499AC95, (q31_t)0x45A30DF0,
+	(q31_t)0x947E5C32, (q31_t)0x4578DB93, (q31_t)0x94631C64,
+	(q31_t)0x454E9E80, (q31_t)0x9447ED2F, (q31_t)0x452456BC,
+	(q31_t)0x942CCE95, (q31_t)0x44FA044F, (q31_t)0x9411C09D,
+	(q31_t)0x44CFA73F, (q31_t)0x93F6C34A, (q31_t)0x44A53F93,
+	(q31_t)0x93DBD69F, (q31_t)0x447ACD50, (q31_t)0x93C0FAA2,
+	(q31_t)0x4450507E, (q31_t)0x93A62F56, (q31_t)0x4425C923,
+	(q31_t)0x938B74C0, (q31_t)0x43FB3745, (q31_t)0x9370CAE4,
+	(q31_t)0x43D09AEC, (q31_t)0x935631C5, (q31_t)0x43A5F41E,
+	(q31_t)0x933BA968, (q31_t)0x437B42E1, (q31_t)0x932131D1,
+	(q31_t)0x4350873C, (q31_t)0x9306CB04, (q31_t)0x4325C135,
+	(q31_t)0x92EC7505, (q31_t)0x42FAF0D4, (q31_t)0x92D22FD8,
+	(q31_t)0x42D0161E, (q31_t)0x92B7FB82, (q31_t)0x42A5311A,
+	(q31_t)0x929DD805, (q31_t)0x427A41D0, (q31_t)0x9283C567,
+	(q31_t)0x424F4845, (q31_t)0x9269C3AC, (q31_t)0x42244480,
+	(q31_t)0x924FD2D6, (q31_t)0x41F93688, (q31_t)0x9235F2EB,
+	(q31_t)0x41CE1E64, (q31_t)0x921C23EE, (q31_t)0x41A2FC1A,
+	(q31_t)0x920265E4, (q31_t)0x4177CFB0, (q31_t)0x91E8B8D0,
+	(q31_t)0x414C992E, (q31_t)0x91CF1CB6, (q31_t)0x4121589A,
+	(q31_t)0x91B5919A, (q31_t)0x40F60DFB, (q31_t)0x919C1780,
+	(q31_t)0x40CAB957, (q31_t)0x9182AE6C, (q31_t)0x409F5AB6,
+	(q31_t)0x91695663, (q31_t)0x4073F21D, (q31_t)0x91500F67,
+	(q31_t)0x40487F93, (q31_t)0x9136D97D, (q31_t)0x401D0320,
+	(q31_t)0x911DB4A8, (q31_t)0x3FF17CCA, (q31_t)0x9104A0ED,
+	(q31_t)0x3FC5EC97, (q31_t)0x90EB9E50, (q31_t)0x3F9A528F,
+	(q31_t)0x90D2ACD3, (q31_t)0x3F6EAEB8, (q31_t)0x90B9CC7C,
+	(q31_t)0x3F430118, (q31_t)0x90A0FD4E, (q31_t)0x3F1749B7,
+	(q31_t)0x90883F4C, (q31_t)0x3EEB889C, (q31_t)0x906F927B,
+	(q31_t)0x3EBFBDCC, (q31_t)0x9056F6DF, (q31_t)0x3E93E94F,
+	(q31_t)0x903E6C7A, (q31_t)0x3E680B2C, (q31_t)0x9025F352,
+	(q31_t)0x3E3C2369, (q31_t)0x900D8B69, (q31_t)0x3E10320D,
+	(q31_t)0x8FF534C4, (q31_t)0x3DE4371F, (q31_t)0x8FDCEF66,
+	(q31_t)0x3DB832A5, (q31_t)0x8FC4BB53, (q31_t)0x3D8C24A7,
+	(q31_t)0x8FAC988E, (q31_t)0x3D600D2B, (q31_t)0x8F94871D,
+	(q31_t)0x3D33EC39, (q31_t)0x8F7C8701, (q31_t)0x3D07C1D5,
+	(q31_t)0x8F64983F, (q31_t)0x3CDB8E09, (q31_t)0x8F4CBADB,
+	(q31_t)0x3CAF50DA, (q31_t)0x8F34EED8, (q31_t)0x3C830A4F,
+	(q31_t)0x8F1D343A, (q31_t)0x3C56BA70, (q31_t)0x8F058B04,
+	(q31_t)0x3C2A6142, (q31_t)0x8EEDF33B, (q31_t)0x3BFDFECD,
+	(q31_t)0x8ED66CE1, (q31_t)0x3BD19317, (q31_t)0x8EBEF7FB,
+	(q31_t)0x3BA51E29, (q31_t)0x8EA7948C, (q31_t)0x3B78A007,
+	(q31_t)0x8E904298, (q31_t)0x3B4C18BA, (q31_t)0x8E790222,
+	(q31_t)0x3B1F8847, (q31_t)0x8E61D32D, (q31_t)0x3AF2EEB7,
+	(q31_t)0x8E4AB5BF, (q31_t)0x3AC64C0F, (q31_t)0x8E33A9D9,
+	(q31_t)0x3A99A057, (q31_t)0x8E1CAF80, (q31_t)0x3A6CEB95,
+	(q31_t)0x8E05C6B7, (q31_t)0x3A402DD1, (q31_t)0x8DEEEF82,
+	(q31_t)0x3A136712, (q31_t)0x8DD829E4, (q31_t)0x39E6975D,
+	(q31_t)0x8DC175E0, (q31_t)0x39B9BEBB, (q31_t)0x8DAAD37B,
+	(q31_t)0x398CDD32, (q31_t)0x8D9442B7, (q31_t)0x395FF2C9,
+	(q31_t)0x8D7DC399, (q31_t)0x3932FF87, (q31_t)0x8D675623,
+	(q31_t)0x39060372, (q31_t)0x8D50FA59, (q31_t)0x38D8FE93,
+	(q31_t)0x8D3AB03F, (q31_t)0x38ABF0EF, (q31_t)0x8D2477D8,
+	(q31_t)0x387EDA8E, (q31_t)0x8D0E5127, (q31_t)0x3851BB76,
+	(q31_t)0x8CF83C30, (q31_t)0x382493B0, (q31_t)0x8CE238F6,
+	(q31_t)0x37F76340, (q31_t)0x8CCC477D, (q31_t)0x37CA2A30,
+	(q31_t)0x8CB667C7, (q31_t)0x379CE884, (q31_t)0x8CA099D9,
+	(q31_t)0x376F9E46, (q31_t)0x8C8ADDB6, (q31_t)0x37424B7A,
+	(q31_t)0x8C753361, (q31_t)0x3714F02A, (q31_t)0x8C5F9ADD,
+	(q31_t)0x36E78C5A, (q31_t)0x8C4A142F, (q31_t)0x36BA2013,
+	(q31_t)0x8C349F58, (q31_t)0x368CAB5C, (q31_t)0x8C1F3C5C,
+	(q31_t)0x365F2E3B, (q31_t)0x8C09EB40, (q31_t)0x3631A8B7,
+	(q31_t)0x8BF4AC05, (q31_t)0x36041AD9, (q31_t)0x8BDF7EAF,
+	(q31_t)0x35D684A5, (q31_t)0x8BCA6342, (q31_t)0x35A8E624,
+	(q31_t)0x8BB559C1, (q31_t)0x357B3F5D, (q31_t)0x8BA0622F,
+	(q31_t)0x354D9056, (q31_t)0x8B8B7C8F, (q31_t)0x351FD917,
+	(q31_t)0x8B76A8E4, (q31_t)0x34F219A7, (q31_t)0x8B61E732,
+	(q31_t)0x34C4520D, (q31_t)0x8B4D377C, (q31_t)0x3496824F,
+	(q31_t)0x8B3899C5, (q31_t)0x3468AA76, (q31_t)0x8B240E10,
+	(q31_t)0x343ACA87, (q31_t)0x8B0F9461, (q31_t)0x340CE28A,
+	(q31_t)0x8AFB2CBA, (q31_t)0x33DEF287, (q31_t)0x8AE6D71F,
+	(q31_t)0x33B0FA84, (q31_t)0x8AD29393, (q31_t)0x3382FA88,
+	(q31_t)0x8ABE6219, (q31_t)0x3354F29A, (q31_t)0x8AAA42B4,
+	(q31_t)0x3326E2C2, (q31_t)0x8A963567, (q31_t)0x32F8CB07,
+	(q31_t)0x8A823A35, (q31_t)0x32CAAB6F, (q31_t)0x8A6E5122,
+	(q31_t)0x329C8402, (q31_t)0x8A5A7A30, (q31_t)0x326E54C7,
+	(q31_t)0x8A46B563, (q31_t)0x32401DC5, (q31_t)0x8A3302BD,
+	(q31_t)0x3211DF03, (q31_t)0x8A1F6242, (q31_t)0x31E39889,
+	(q31_t)0x8A0BD3F5, (q31_t)0x31B54A5D, (q31_t)0x89F857D8,
+	(q31_t)0x3186F487, (q31_t)0x89E4EDEE, (q31_t)0x3158970D,
+	(q31_t)0x89D1963C, (q31_t)0x312A31F8, (q31_t)0x89BE50C3,
+	(q31_t)0x30FBC54D, (q31_t)0x89AB1D86, (q31_t)0x30CD5114,
+	(q31_t)0x8997FC89, (q31_t)0x309ED555, (q31_t)0x8984EDCF,
+	(q31_t)0x30705217, (q31_t)0x8971F15A, (q31_t)0x3041C760,
+	(q31_t)0x895F072D, (q31_t)0x30133538, (q31_t)0x894C2F4C,
+	(q31_t)0x2FE49BA6, (q31_t)0x893969B9, (q31_t)0x2FB5FAB2,
+	(q31_t)0x8926B677, (q31_t)0x2F875262, (q31_t)0x89141589,
+	(q31_t)0x2F58A2BD, (q31_t)0x890186F1, (q31_t)0x2F29EBCC,
+	(q31_t)0x88EF0AB4, (q31_t)0x2EFB2D94, (q31_t)0x88DCA0D3,
+	(q31_t)0x2ECC681E, (q31_t)0x88CA4951, (q31_t)0x2E9D9B70,
+	(q31_t)0x88B80431, (q31_t)0x2E6EC792, (q31_t)0x88A5D177,
+	(q31_t)0x2E3FEC8B, (q31_t)0x8893B124, (q31_t)0x2E110A62,
+	(q31_t)0x8881A33C, (q31_t)0x2DE2211E, (q31_t)0x886FA7C2,
+	(q31_t)0x2DB330C7, (q31_t)0x885DBEB7, (q31_t)0x2D843963,
+	(q31_t)0x884BE820, (q31_t)0x2D553AFB, (q31_t)0x883A23FE,
+	(q31_t)0x2D263595, (q31_t)0x88287255, (q31_t)0x2CF72939,
+	(q31_t)0x8816D327, (q31_t)0x2CC815ED, (q31_t)0x88054677,
+	(q31_t)0x2C98FBBA, (q31_t)0x87F3CC47, (q31_t)0x2C69DAA6,
+	(q31_t)0x87E2649B, (q31_t)0x2C3AB2B9, (q31_t)0x87D10F75,
+	(q31_t)0x2C0B83F9, (q31_t)0x87BFCCD7, (q31_t)0x2BDC4E6F,
+	(q31_t)0x87AE9CC5, (q31_t)0x2BAD1221, (q31_t)0x879D7F40,
+	(q31_t)0x2B7DCF17, (q31_t)0x878C744C, (q31_t)0x2B4E8558,
+	(q31_t)0x877B7BEC, (q31_t)0x2B1F34EB, (q31_t)0x876A9621,
+	(q31_t)0x2AEFDDD8, (q31_t)0x8759C2EF, (q31_t)0x2AC08025,
+	(q31_t)0x87490257, (q31_t)0x2A911BDB, (q31_t)0x8738545E,
+	(q31_t)0x2A61B101, (q31_t)0x8727B904, (q31_t)0x2A323F9D,
+	(q31_t)0x8717304E, (q31_t)0x2A02C7B8, (q31_t)0x8706BA3C,
+	(q31_t)0x29D34958, (q31_t)0x86F656D3, (q31_t)0x29A3C484,
+	(q31_t)0x86E60614, (q31_t)0x29743945, (q31_t)0x86D5C802,
+	(q31_t)0x2944A7A2, (q31_t)0x86C59C9F, (q31_t)0x29150FA1,
+	(q31_t)0x86B583EE, (q31_t)0x28E5714A, (q31_t)0x86A57DF1,
+	(q31_t)0x28B5CCA5, (q31_t)0x86958AAB, (q31_t)0x288621B9,
+	(q31_t)0x8685AA1F, (q31_t)0x2856708C, (q31_t)0x8675DC4E,
+	(q31_t)0x2826B928, (q31_t)0x8666213C, (q31_t)0x27F6FB92,
+	(q31_t)0x865678EA, (q31_t)0x27C737D2, (q31_t)0x8646E35B,
+	(q31_t)0x27976DF1, (q31_t)0x86376092, (q31_t)0x27679DF4,
+	(q31_t)0x8627F090, (q31_t)0x2737C7E3, (q31_t)0x86189359,
+	(q31_t)0x2707EBC6, (q31_t)0x860948EE, (q31_t)0x26D809A5,
+	(q31_t)0x85FA1152, (q31_t)0x26A82185, (q31_t)0x85EAEC88,
+	(q31_t)0x26783370, (q31_t)0x85DBDA91, (q31_t)0x26483F6C,
+	(q31_t)0x85CCDB70, (q31_t)0x26184581, (q31_t)0x85BDEF27,
+	(q31_t)0x25E845B5, (q31_t)0x85AF15B9, (q31_t)0x25B84012,
+	(q31_t)0x85A04F28, (q31_t)0x2588349D, (q31_t)0x85919B75,
+	(q31_t)0x2558235E, (q31_t)0x8582FAA4, (q31_t)0x25280C5D,
+	(q31_t)0x85746CB7, (q31_t)0x24F7EFA1, (q31_t)0x8565F1B0,
+	(q31_t)0x24C7CD32, (q31_t)0x85578991, (q31_t)0x2497A517,
+	(q31_t)0x8549345C, (q31_t)0x24677757, (q31_t)0x853AF214,
+	(q31_t)0x243743FA, (q31_t)0x852CC2BA, (q31_t)0x24070B07,
+	(q31_t)0x851EA652, (q31_t)0x23D6CC86, (q31_t)0x85109CDC,
+	(q31_t)0x23A6887E, (q31_t)0x8502A65C, (q31_t)0x23763EF7,
+	(q31_t)0x84F4C2D3, (q31_t)0x2345EFF7, (q31_t)0x84E6F244,
+	(q31_t)0x23159B87, (q31_t)0x84D934B0, (q31_t)0x22E541AE,
+	(q31_t)0x84CB8A1B, (q31_t)0x22B4E274, (q31_t)0x84BDF285,
+	(q31_t)0x22847DDF, (q31_t)0x84B06DF1, (q31_t)0x225413F8,
+	(q31_t)0x84A2FC62, (q31_t)0x2223A4C5, (q31_t)0x84959DD9,
+	(q31_t)0x21F3304E, (q31_t)0x84885257, (q31_t)0x21C2B69C,
+	(q31_t)0x847B19E1, (q31_t)0x219237B4, (q31_t)0x846DF476,
+	(q31_t)0x2161B39F, (q31_t)0x8460E21A, (q31_t)0x21312A65,
+	(q31_t)0x8453E2CE, (q31_t)0x21009C0B, (q31_t)0x8446F695,
+	(q31_t)0x20D0089B, (q31_t)0x843A1D70, (q31_t)0x209F701C,
+	(q31_t)0x842D5761, (q31_t)0x206ED295, (q31_t)0x8420A46B,
+	(q31_t)0x203E300D, (q31_t)0x8414048F, (q31_t)0x200D888C,
+	(q31_t)0x840777CF, (q31_t)0x1FDCDC1A, (q31_t)0x83FAFE2E,
+	(q31_t)0x1FAC2ABF, (q31_t)0x83EE97AC, (q31_t)0x1F7B7480,
+	(q31_t)0x83E2444D, (q31_t)0x1F4AB967, (q31_t)0x83D60411,
+	(q31_t)0x1F19F97B, (q31_t)0x83C9D6FB, (q31_t)0x1EE934C2,
+	(q31_t)0x83BDBD0D, (q31_t)0x1EB86B46, (q31_t)0x83B1B649,
+	(q31_t)0x1E879D0C, (q31_t)0x83A5C2B0, (q31_t)0x1E56CA1E,
+	(q31_t)0x8399E244, (q31_t)0x1E25F281, (q31_t)0x838E1507,
+	(q31_t)0x1DF5163F, (q31_t)0x83825AFB, (q31_t)0x1DC4355D,
+	(q31_t)0x8376B422, (q31_t)0x1D934FE5, (q31_t)0x836B207D,
+	(q31_t)0x1D6265DD, (q31_t)0x835FA00E, (q31_t)0x1D31774D,
+	(q31_t)0x835432D8, (q31_t)0x1D00843C, (q31_t)0x8348D8DB,
+	(q31_t)0x1CCF8CB3, (q31_t)0x833D921A, (q31_t)0x1C9E90B8,
+	(q31_t)0x83325E97, (q31_t)0x1C6D9053, (q31_t)0x83273E52,
+	(q31_t)0x1C3C8B8C, (q31_t)0x831C314E, (q31_t)0x1C0B826A,
+	(q31_t)0x8311378C, (q31_t)0x1BDA74F5, (q31_t)0x8306510F,
+	(q31_t)0x1BA96334, (q31_t)0x82FB7DD8, (q31_t)0x1B784D30,
+	(q31_t)0x82F0BDE8, (q31_t)0x1B4732EF, (q31_t)0x82E61141,
+	(q31_t)0x1B161479, (q31_t)0x82DB77E5, (q31_t)0x1AE4F1D6,
+	(q31_t)0x82D0F1D5, (q31_t)0x1AB3CB0C, (q31_t)0x82C67F13,
+	(q31_t)0x1A82A025, (q31_t)0x82BC1FA1, (q31_t)0x1A517127,
+	(q31_t)0x82B1D381, (q31_t)0x1A203E1B, (q31_t)0x82A79AB3,
+	(q31_t)0x19EF0706, (q31_t)0x829D753A, (q31_t)0x19BDCBF2,
+	(q31_t)0x82936316, (q31_t)0x198C8CE6, (q31_t)0x8289644A,
+	(q31_t)0x195B49E9, (q31_t)0x827F78D8, (q31_t)0x192A0303,
+	(q31_t)0x8275A0C0, (q31_t)0x18F8B83C, (q31_t)0x826BDC04,
+	(q31_t)0x18C7699B, (q31_t)0x82622AA5, (q31_t)0x18961727,
+	(q31_t)0x82588CA6, (q31_t)0x1864C0E9, (q31_t)0x824F0208,
+	(q31_t)0x183366E8, (q31_t)0x82458ACB, (q31_t)0x1802092C,
+	(q31_t)0x823C26F2, (q31_t)0x17D0A7BB, (q31_t)0x8232D67E,
+	(q31_t)0x179F429F, (q31_t)0x82299971, (q31_t)0x176DD9DE,
+	(q31_t)0x82206FCB, (q31_t)0x173C6D80, (q31_t)0x8217598F,
+	(q31_t)0x170AFD8D, (q31_t)0x820E56BE, (q31_t)0x16D98A0C,
+	(q31_t)0x82056758, (q31_t)0x16A81305, (q31_t)0x81FC8B60,
+	(q31_t)0x1676987F, (q31_t)0x81F3C2D7, (q31_t)0x16451A83,
+	(q31_t)0x81EB0DBD, (q31_t)0x16139917, (q31_t)0x81E26C16,
+	(q31_t)0x15E21444, (q31_t)0x81D9DDE1, (q31_t)0x15B08C11,
+	(q31_t)0x81D16320, (q31_t)0x157F0086, (q31_t)0x81C8FBD5,
+	(q31_t)0x154D71AA, (q31_t)0x81C0A801, (q31_t)0x151BDF85,
+	(q31_t)0x81B867A4, (q31_t)0x14EA4A1F, (q31_t)0x81B03AC1,
+	(q31_t)0x14B8B17F, (q31_t)0x81A82159, (q31_t)0x148715AD,
+	(q31_t)0x81A01B6C, (q31_t)0x145576B1, (q31_t)0x819828FD,
+	(q31_t)0x1423D492, (q31_t)0x81904A0C, (q31_t)0x13F22F57,
+	(q31_t)0x81887E9A, (q31_t)0x13C0870A, (q31_t)0x8180C6A9,
+	(q31_t)0x138EDBB0, (q31_t)0x8179223A, (q31_t)0x135D2D53,
+	(q31_t)0x8171914E, (q31_t)0x132B7BF9, (q31_t)0x816A13E6,
+	(q31_t)0x12F9C7AA, (q31_t)0x8162AA03, (q31_t)0x12C8106E,
+	(q31_t)0x815B53A8, (q31_t)0x1296564D, (q31_t)0x815410D3,
+	(q31_t)0x1264994E, (q31_t)0x814CE188, (q31_t)0x1232D978,
+	(q31_t)0x8145C5C6, (q31_t)0x120116D4, (q31_t)0x813EBD90,
+	(q31_t)0x11CF516A, (q31_t)0x8137C8E6, (q31_t)0x119D8940,
+	(q31_t)0x8130E7C8, (q31_t)0x116BBE5F, (q31_t)0x812A1A39,
+	(q31_t)0x1139F0CE, (q31_t)0x81236039, (q31_t)0x11082096,
+	(q31_t)0x811CB9CA, (q31_t)0x10D64DBC, (q31_t)0x811626EC,
+	(q31_t)0x10A4784A, (q31_t)0x810FA7A0, (q31_t)0x1072A047,
+	(q31_t)0x81093BE8, (q31_t)0x1040C5BB, (q31_t)0x8102E3C3,
+	(q31_t)0x100EE8AD, (q31_t)0x80FC9F35, (q31_t)0x0FDD0925,
+	(q31_t)0x80F66E3C, (q31_t)0x0FAB272B, (q31_t)0x80F050DB,
+	(q31_t)0x0F7942C6, (q31_t)0x80EA4712, (q31_t)0x0F475BFE,
+	(q31_t)0x80E450E2, (q31_t)0x0F1572DC, (q31_t)0x80DE6E4C,
+	(q31_t)0x0EE38765, (q31_t)0x80D89F51, (q31_t)0x0EB199A3,
+	(q31_t)0x80D2E3F1, (q31_t)0x0E7FA99D, (q31_t)0x80CD3C2F,
+	(q31_t)0x0E4DB75B, (q31_t)0x80C7A80A, (q31_t)0x0E1BC2E3,
+	(q31_t)0x80C22783, (q31_t)0x0DE9CC3F, (q31_t)0x80BCBA9C,
+	(q31_t)0x0DB7D376, (q31_t)0x80B76155, (q31_t)0x0D85D88F,
+	(q31_t)0x80B21BAF, (q31_t)0x0D53DB92, (q31_t)0x80ACE9AB,
+	(q31_t)0x0D21DC87, (q31_t)0x80A7CB49, (q31_t)0x0CEFDB75,
+	(q31_t)0x80A2C08B, (q31_t)0x0CBDD865, (q31_t)0x809DC970,
+	(q31_t)0x0C8BD35E, (q31_t)0x8098E5FB, (q31_t)0x0C59CC67,
+	(q31_t)0x8094162B, (q31_t)0x0C27C389, (q31_t)0x808F5A02,
+	(q31_t)0x0BF5B8CB, (q31_t)0x808AB180, (q31_t)0x0BC3AC35,
+	(q31_t)0x80861CA5, (q31_t)0x0B919DCE, (q31_t)0x80819B74,
+	(q31_t)0x0B5F8D9F, (q31_t)0x807D2DEB, (q31_t)0x0B2D7BAE,
+	(q31_t)0x8078D40D, (q31_t)0x0AFB6805, (q31_t)0x80748DD9,
+	(q31_t)0x0AC952AA, (q31_t)0x80705B50, (q31_t)0x0A973BA5,
+	(q31_t)0x806C3C73, (q31_t)0x0A6522FE, (q31_t)0x80683143,
+	(q31_t)0x0A3308BC, (q31_t)0x806439C0, (q31_t)0x0A00ECE8,
+	(q31_t)0x806055EA, (q31_t)0x09CECF89, (q31_t)0x805C85C3,
+	(q31_t)0x099CB0A7, (q31_t)0x8058C94C, (q31_t)0x096A9049,
+	(q31_t)0x80552083, (q31_t)0x09386E77, (q31_t)0x80518B6B,
+	(q31_t)0x09064B3A, (q31_t)0x804E0A03, (q31_t)0x08D42698,
+	(q31_t)0x804A9C4D, (q31_t)0x08A2009A, (q31_t)0x80474248,
+	(q31_t)0x086FD947, (q31_t)0x8043FBF6, (q31_t)0x083DB0A7,
+	(q31_t)0x8040C956, (q31_t)0x080B86C1, (q31_t)0x803DAA69,
+	(q31_t)0x07D95B9E, (q31_t)0x803A9F31, (q31_t)0x07A72F45,
+	(q31_t)0x8037A7AC, (q31_t)0x077501BE, (q31_t)0x8034C3DC,
+	(q31_t)0x0742D310, (q31_t)0x8031F3C1, (q31_t)0x0710A344,
+	(q31_t)0x802F375C, (q31_t)0x06DE7261, (q31_t)0x802C8EAD,
+	(q31_t)0x06AC406F, (q31_t)0x8029F9B4, (q31_t)0x067A0D75,
+	(q31_t)0x80277872, (q31_t)0x0647D97C, (q31_t)0x80250AE7,
+	(q31_t)0x0615A48A, (q31_t)0x8022B113, (q31_t)0x05E36EA9,
+	(q31_t)0x80206AF8, (q31_t)0x05B137DF, (q31_t)0x801E3894,
+	(q31_t)0x057F0034, (q31_t)0x801C19E9, (q31_t)0x054CC7B0,
+	(q31_t)0x801A0EF7, (q31_t)0x051A8E5C, (q31_t)0x801817BF,
+	(q31_t)0x04E8543D, (q31_t)0x80163440, (q31_t)0x04B6195D,
+	(q31_t)0x8014647A, (q31_t)0x0483DDC3, (q31_t)0x8012A86F,
+	(q31_t)0x0451A176, (q31_t)0x8011001E, (q31_t)0x041F647F,
+	(q31_t)0x800F6B88, (q31_t)0x03ED26E6, (q31_t)0x800DEAAC,
+	(q31_t)0x03BAE8B1, (q31_t)0x800C7D8C, (q31_t)0x0388A9E9,
+	(q31_t)0x800B2427, (q31_t)0x03566A96, (q31_t)0x8009DE7D,
+	(q31_t)0x03242ABF, (q31_t)0x8008AC90, (q31_t)0x02F1EA6B,
+	(q31_t)0x80078E5E, (q31_t)0x02BFA9A4, (q31_t)0x800683E8,
+	(q31_t)0x028D6870, (q31_t)0x80058D2E, (q31_t)0x025B26D7,
+	(q31_t)0x8004AA31, (q31_t)0x0228E4E1, (q31_t)0x8003DAF0,
+	(q31_t)0x01F6A296, (q31_t)0x80031F6C, (q31_t)0x01C45FFE,
+	(q31_t)0x800277A5, (q31_t)0x01921D1F, (q31_t)0x8001E39B,
+	(q31_t)0x015FDA03, (q31_t)0x8001634D, (q31_t)0x012D96B0,
+	(q31_t)0x8000F6BD, (q31_t)0x00FB532F, (q31_t)0x80009DE9,
+	(q31_t)0x00C90F88, (q31_t)0x800058D3, (q31_t)0x0096CBC1,
+	(q31_t)0x8000277A, (q31_t)0x006487E3, (q31_t)0x800009DE,
+	(q31_t)0x003243F5, (q31_t)0x80000000, (q31_t)0x00000000,
+	(q31_t)0x800009DE, (q31_t)0xFFCDBC0A, (q31_t)0x8000277A,
+	(q31_t)0xFF9B781D, (q31_t)0x800058D3, (q31_t)0xFF69343E,
+	(q31_t)0x80009DE9, (q31_t)0xFF36F078, (q31_t)0x8000F6BD,
+	(q31_t)0xFF04ACD0, (q31_t)0x8001634D, (q31_t)0xFED2694F,
+	(q31_t)0x8001E39B, (q31_t)0xFEA025FC, (q31_t)0x800277A5,
+	(q31_t)0xFE6DE2E0, (q31_t)0x80031F6C, (q31_t)0xFE3BA001,
+	(q31_t)0x8003DAF0, (q31_t)0xFE095D69, (q31_t)0x8004AA31,
+	(q31_t)0xFDD71B1E, (q31_t)0x80058D2E, (q31_t)0xFDA4D928,
+	(q31_t)0x800683E8, (q31_t)0xFD72978F, (q31_t)0x80078E5E,
+	(q31_t)0xFD40565B, (q31_t)0x8008AC90, (q31_t)0xFD0E1594,
+	(q31_t)0x8009DE7D, (q31_t)0xFCDBD541, (q31_t)0x800B2427,
+	(q31_t)0xFCA99569, (q31_t)0x800C7D8C, (q31_t)0xFC775616,
+	(q31_t)0x800DEAAC, (q31_t)0xFC45174E, (q31_t)0x800F6B88,
+	(q31_t)0xFC12D919, (q31_t)0x8011001E, (q31_t)0xFBE09B80,
+	(q31_t)0x8012A86F, (q31_t)0xFBAE5E89, (q31_t)0x8014647A,
+	(q31_t)0xFB7C223C, (q31_t)0x80163440, (q31_t)0xFB49E6A2,
+	(q31_t)0x801817BF, (q31_t)0xFB17ABC2, (q31_t)0x801A0EF7,
+	(q31_t)0xFAE571A4, (q31_t)0x801C19E9, (q31_t)0xFAB3384F,
+	(q31_t)0x801E3894, (q31_t)0xFA80FFCB, (q31_t)0x80206AF8,
+	(q31_t)0xFA4EC820, (q31_t)0x8022B113, (q31_t)0xFA1C9156,
+	(q31_t)0x80250AE7, (q31_t)0xF9EA5B75, (q31_t)0x80277872,
+	(q31_t)0xF9B82683, (q31_t)0x8029F9B4, (q31_t)0xF985F28A,
+	(q31_t)0x802C8EAD, (q31_t)0xF953BF90, (q31_t)0x802F375C,
+	(q31_t)0xF9218D9E, (q31_t)0x8031F3C1, (q31_t)0xF8EF5CBB,
+	(q31_t)0x8034C3DC, (q31_t)0xF8BD2CEF, (q31_t)0x8037A7AC,
+	(q31_t)0xF88AFE41, (q31_t)0x803A9F31, (q31_t)0xF858D0BA,
+	(q31_t)0x803DAA69, (q31_t)0xF826A461, (q31_t)0x8040C956,
+	(q31_t)0xF7F4793E, (q31_t)0x8043FBF6, (q31_t)0xF7C24F58,
+	(q31_t)0x80474248, (q31_t)0xF79026B8, (q31_t)0x804A9C4D,
+	(q31_t)0xF75DFF65, (q31_t)0x804E0A03, (q31_t)0xF72BD967,
+	(q31_t)0x80518B6B, (q31_t)0xF6F9B4C5, (q31_t)0x80552083,
+	(q31_t)0xF6C79188, (q31_t)0x8058C94C, (q31_t)0xF6956FB6,
+	(q31_t)0x805C85C3, (q31_t)0xF6634F58, (q31_t)0x806055EA,
+	(q31_t)0xF6313076, (q31_t)0x806439C0, (q31_t)0xF5FF1317,
+	(q31_t)0x80683143, (q31_t)0xF5CCF743, (q31_t)0x806C3C73,
+	(q31_t)0xF59ADD01, (q31_t)0x80705B50, (q31_t)0xF568C45A,
+	(q31_t)0x80748DD9, (q31_t)0xF536AD55, (q31_t)0x8078D40D,
+	(q31_t)0xF50497FA, (q31_t)0x807D2DEB, (q31_t)0xF4D28451,
+	(q31_t)0x80819B74, (q31_t)0xF4A07260, (q31_t)0x80861CA5,
+	(q31_t)0xF46E6231, (q31_t)0x808AB180, (q31_t)0xF43C53CA,
+	(q31_t)0x808F5A02, (q31_t)0xF40A4734, (q31_t)0x8094162B,
+	(q31_t)0xF3D83C76, (q31_t)0x8098E5FB, (q31_t)0xF3A63398,
+	(q31_t)0x809DC970, (q31_t)0xF3742CA1, (q31_t)0x80A2C08B,
+	(q31_t)0xF342279A, (q31_t)0x80A7CB49, (q31_t)0xF310248A,
+	(q31_t)0x80ACE9AB, (q31_t)0xF2DE2378, (q31_t)0x80B21BAF,
+	(q31_t)0xF2AC246D, (q31_t)0x80B76155, (q31_t)0xF27A2770,
+	(q31_t)0x80BCBA9C, (q31_t)0xF2482C89, (q31_t)0x80C22783,
+	(q31_t)0xF21633C0, (q31_t)0x80C7A80A, (q31_t)0xF1E43D1C,
+	(q31_t)0x80CD3C2F, (q31_t)0xF1B248A5, (q31_t)0x80D2E3F1,
+	(q31_t)0xF1805662, (q31_t)0x80D89F51, (q31_t)0xF14E665C,
+	(q31_t)0x80DE6E4C, (q31_t)0xF11C789A, (q31_t)0x80E450E2,
+	(q31_t)0xF0EA8D23, (q31_t)0x80EA4712, (q31_t)0xF0B8A401,
+	(q31_t)0x80F050DB, (q31_t)0xF086BD39, (q31_t)0x80F66E3C,
+	(q31_t)0xF054D8D4, (q31_t)0x80FC9F35, (q31_t)0xF022F6DA,
+	(q31_t)0x8102E3C3, (q31_t)0xEFF11752, (q31_t)0x81093BE8,
+	(q31_t)0xEFBF3A44, (q31_t)0x810FA7A0, (q31_t)0xEF8D5FB8,
+	(q31_t)0x811626EC, (q31_t)0xEF5B87B5, (q31_t)0x811CB9CA,
+	(q31_t)0xEF29B243, (q31_t)0x81236039, (q31_t)0xEEF7DF6A,
+	(q31_t)0x812A1A39, (q31_t)0xEEC60F31, (q31_t)0x8130E7C8,
+	(q31_t)0xEE9441A0, (q31_t)0x8137C8E6, (q31_t)0xEE6276BF,
+	(q31_t)0x813EBD90, (q31_t)0xEE30AE95, (q31_t)0x8145C5C6,
+	(q31_t)0xEDFEE92B, (q31_t)0x814CE188, (q31_t)0xEDCD2687,
+	(q31_t)0x815410D3, (q31_t)0xED9B66B2, (q31_t)0x815B53A8,
+	(q31_t)0xED69A9B2, (q31_t)0x8162AA03, (q31_t)0xED37EF91,
+	(q31_t)0x816A13E6, (q31_t)0xED063855, (q31_t)0x8171914E,
+	(q31_t)0xECD48406, (q31_t)0x8179223A, (q31_t)0xECA2D2AC,
+	(q31_t)0x8180C6A9, (q31_t)0xEC71244F, (q31_t)0x81887E9A,
+	(q31_t)0xEC3F78F5, (q31_t)0x81904A0C, (q31_t)0xEC0DD0A8,
+	(q31_t)0x819828FD, (q31_t)0xEBDC2B6D, (q31_t)0x81A01B6C,
+	(q31_t)0xEBAA894E, (q31_t)0x81A82159, (q31_t)0xEB78EA52,
+	(q31_t)0x81B03AC1, (q31_t)0xEB474E80, (q31_t)0x81B867A4,
+	(q31_t)0xEB15B5E0, (q31_t)0x81C0A801, (q31_t)0xEAE4207A,
+	(q31_t)0x81C8FBD5, (q31_t)0xEAB28E55, (q31_t)0x81D16320,
+	(q31_t)0xEA80FF79, (q31_t)0x81D9DDE1, (q31_t)0xEA4F73EE,
+	(q31_t)0x81E26C16, (q31_t)0xEA1DEBBB, (q31_t)0x81EB0DBD,
+	(q31_t)0xE9EC66E8, (q31_t)0x81F3C2D7, (q31_t)0xE9BAE57C,
+	(q31_t)0x81FC8B60, (q31_t)0xE9896780, (q31_t)0x82056758,
+	(q31_t)0xE957ECFB, (q31_t)0x820E56BE, (q31_t)0xE92675F4,
+	(q31_t)0x8217598F, (q31_t)0xE8F50273, (q31_t)0x82206FCB,
+	(q31_t)0xE8C3927F, (q31_t)0x82299971, (q31_t)0xE8922621,
+	(q31_t)0x8232D67E, (q31_t)0xE860BD60, (q31_t)0x823C26F2,
+	(q31_t)0xE82F5844, (q31_t)0x82458ACB, (q31_t)0xE7FDF6D3,
+	(q31_t)0x824F0208, (q31_t)0xE7CC9917, (q31_t)0x82588CA6,
+	(q31_t)0xE79B3F16, (q31_t)0x82622AA5, (q31_t)0xE769E8D8,
+	(q31_t)0x826BDC04, (q31_t)0xE7389664, (q31_t)0x8275A0C0,
+	(q31_t)0xE70747C3, (q31_t)0x827F78D8, (q31_t)0xE6D5FCFC,
+	(q31_t)0x8289644A, (q31_t)0xE6A4B616, (q31_t)0x82936316,
+	(q31_t)0xE6737319, (q31_t)0x829D753A, (q31_t)0xE642340D,
+	(q31_t)0x82A79AB3, (q31_t)0xE610F8F9, (q31_t)0x82B1D381,
+	(q31_t)0xE5DFC1E4, (q31_t)0x82BC1FA1, (q31_t)0xE5AE8ED8,
+	(q31_t)0x82C67F13, (q31_t)0xE57D5FDA, (q31_t)0x82D0F1D5,
+	(q31_t)0xE54C34F3, (q31_t)0x82DB77E5, (q31_t)0xE51B0E2A,
+	(q31_t)0x82E61141, (q31_t)0xE4E9EB86, (q31_t)0x82F0BDE8,
+	(q31_t)0xE4B8CD10, (q31_t)0x82FB7DD8, (q31_t)0xE487B2CF,
+	(q31_t)0x8306510F, (q31_t)0xE4569CCB, (q31_t)0x8311378C,
+	(q31_t)0xE4258B0A, (q31_t)0x831C314E, (q31_t)0xE3F47D95,
+	(q31_t)0x83273E52, (q31_t)0xE3C37473, (q31_t)0x83325E97,
+	(q31_t)0xE3926FAC, (q31_t)0x833D921A, (q31_t)0xE3616F47,
+	(q31_t)0x8348D8DB, (q31_t)0xE330734C, (q31_t)0x835432D8,
+	(q31_t)0xE2FF7BC3, (q31_t)0x835FA00E, (q31_t)0xE2CE88B2,
+	(q31_t)0x836B207D, (q31_t)0xE29D9A22, (q31_t)0x8376B422,
+	(q31_t)0xE26CB01A, (q31_t)0x83825AFB, (q31_t)0xE23BCAA2,
+	(q31_t)0x838E1507, (q31_t)0xE20AE9C1, (q31_t)0x8399E244,
+	(q31_t)0xE1DA0D7E, (q31_t)0x83A5C2B0, (q31_t)0xE1A935E1,
+	(q31_t)0x83B1B649, (q31_t)0xE17862F3, (q31_t)0x83BDBD0D,
+	(q31_t)0xE14794B9, (q31_t)0x83C9D6FB, (q31_t)0xE116CB3D,
+	(q31_t)0x83D60411, (q31_t)0xE0E60684, (q31_t)0x83E2444D,
+	(q31_t)0xE0B54698, (q31_t)0x83EE97AC, (q31_t)0xE0848B7F,
+	(q31_t)0x83FAFE2E, (q31_t)0xE053D541, (q31_t)0x840777CF,
+	(q31_t)0xE02323E5, (q31_t)0x8414048F, (q31_t)0xDFF27773,
+	(q31_t)0x8420A46B, (q31_t)0xDFC1CFF2, (q31_t)0x842D5761,
+	(q31_t)0xDF912D6A, (q31_t)0x843A1D70, (q31_t)0xDF608FE3,
+	(q31_t)0x8446F695, (q31_t)0xDF2FF764, (q31_t)0x8453E2CE,
+	(q31_t)0xDEFF63F4, (q31_t)0x8460E21A, (q31_t)0xDECED59B,
+	(q31_t)0x846DF476, (q31_t)0xDE9E4C60, (q31_t)0x847B19E1,
+	(q31_t)0xDE6DC84B, (q31_t)0x84885257, (q31_t)0xDE3D4963,
+	(q31_t)0x84959DD9, (q31_t)0xDE0CCFB1, (q31_t)0x84A2FC62,
+	(q31_t)0xDDDC5B3A, (q31_t)0x84B06DF1, (q31_t)0xDDABEC07,
+	(q31_t)0x84BDF285, (q31_t)0xDD7B8220, (q31_t)0x84CB8A1B,
+	(q31_t)0xDD4B1D8B, (q31_t)0x84D934B0, (q31_t)0xDD1ABE51,
+	(q31_t)0x84E6F244, (q31_t)0xDCEA6478, (q31_t)0x84F4C2D3,
+	(q31_t)0xDCBA1008, (q31_t)0x8502A65C, (q31_t)0xDC89C108,
+	(q31_t)0x85109CDC, (q31_t)0xDC597781, (q31_t)0x851EA652,
+	(q31_t)0xDC293379, (q31_t)0x852CC2BA, (q31_t)0xDBF8F4F8,
+	(q31_t)0x853AF214, (q31_t)0xDBC8BC05, (q31_t)0x8549345C,
+	(q31_t)0xDB9888A8, (q31_t)0x85578991, (q31_t)0xDB685AE8,
+	(q31_t)0x8565F1B0, (q31_t)0xDB3832CD, (q31_t)0x85746CB7,
+	(q31_t)0xDB08105E, (q31_t)0x8582FAA4, (q31_t)0xDAD7F3A2,
+	(q31_t)0x85919B75, (q31_t)0xDAA7DCA1, (q31_t)0x85A04F28,
+	(q31_t)0xDA77CB62, (q31_t)0x85AF15B9, (q31_t)0xDA47BFED,
+	(q31_t)0x85BDEF27, (q31_t)0xDA17BA4A, (q31_t)0x85CCDB70,
+	(q31_t)0xD9E7BA7E, (q31_t)0x85DBDA91, (q31_t)0xD9B7C093,
+	(q31_t)0x85EAEC88, (q31_t)0xD987CC8F, (q31_t)0x85FA1152,
+	(q31_t)0xD957DE7A, (q31_t)0x860948EE, (q31_t)0xD927F65B,
+	(q31_t)0x86189359, (q31_t)0xD8F81439, (q31_t)0x8627F090,
+	(q31_t)0xD8C8381C, (q31_t)0x86376092, (q31_t)0xD898620C,
+	(q31_t)0x8646E35B, (q31_t)0xD868920F, (q31_t)0x865678EA,
+	(q31_t)0xD838C82D, (q31_t)0x8666213C, (q31_t)0xD809046D,
+	(q31_t)0x8675DC4E, (q31_t)0xD7D946D7, (q31_t)0x8685AA1F,
+	(q31_t)0xD7A98F73, (q31_t)0x86958AAB, (q31_t)0xD779DE46,
+	(q31_t)0x86A57DF1, (q31_t)0xD74A335A, (q31_t)0x86B583EE,
+	(q31_t)0xD71A8EB5, (q31_t)0x86C59C9F, (q31_t)0xD6EAF05E,
+	(q31_t)0x86D5C802, (q31_t)0xD6BB585D, (q31_t)0x86E60614,
+	(q31_t)0xD68BC6BA, (q31_t)0x86F656D3, (q31_t)0xD65C3B7B,
+	(q31_t)0x8706BA3C, (q31_t)0xD62CB6A7, (q31_t)0x8717304E,
+	(q31_t)0xD5FD3847, (q31_t)0x8727B904, (q31_t)0xD5CDC062,
+	(q31_t)0x8738545E, (q31_t)0xD59E4EFE, (q31_t)0x87490257,
+	(q31_t)0xD56EE424, (q31_t)0x8759C2EF, (q31_t)0xD53F7FDA,
+	(q31_t)0x876A9621, (q31_t)0xD5102227, (q31_t)0x877B7BEC,
+	(q31_t)0xD4E0CB14, (q31_t)0x878C744C, (q31_t)0xD4B17AA7,
+	(q31_t)0x879D7F40, (q31_t)0xD48230E8, (q31_t)0x87AE9CC5,
+	(q31_t)0xD452EDDE, (q31_t)0x87BFCCD7, (q31_t)0xD423B190,
+	(q31_t)0x87D10F75, (q31_t)0xD3F47C06, (q31_t)0x87E2649B,
+	(q31_t)0xD3C54D46, (q31_t)0x87F3CC47, (q31_t)0xD3962559,
+	(q31_t)0x88054677, (q31_t)0xD3670445, (q31_t)0x8816D327,
+	(q31_t)0xD337EA12, (q31_t)0x88287255, (q31_t)0xD308D6C6,
+	(q31_t)0x883A23FE, (q31_t)0xD2D9CA6A, (q31_t)0x884BE820,
+	(q31_t)0xD2AAC504, (q31_t)0x885DBEB7, (q31_t)0xD27BC69C,
+	(q31_t)0x886FA7C2, (q31_t)0xD24CCF38, (q31_t)0x8881A33C,
+	(q31_t)0xD21DDEE1, (q31_t)0x8893B124, (q31_t)0xD1EEF59E,
+	(q31_t)0x88A5D177, (q31_t)0xD1C01374, (q31_t)0x88B80431,
+	(q31_t)0xD191386D, (q31_t)0x88CA4951, (q31_t)0xD162648F,
+	(q31_t)0x88DCA0D3, (q31_t)0xD13397E1, (q31_t)0x88EF0AB4,
+	(q31_t)0xD104D26B, (q31_t)0x890186F1, (q31_t)0xD0D61433,
+	(q31_t)0x89141589, (q31_t)0xD0A75D42, (q31_t)0x8926B677,
+	(q31_t)0xD078AD9D, (q31_t)0x893969B9, (q31_t)0xD04A054D,
+	(q31_t)0x894C2F4C, (q31_t)0xD01B6459, (q31_t)0x895F072D,
+	(q31_t)0xCFECCAC7, (q31_t)0x8971F15A, (q31_t)0xCFBE389F,
+	(q31_t)0x8984EDCF, (q31_t)0xCF8FADE8, (q31_t)0x8997FC89,
+	(q31_t)0xCF612AAA, (q31_t)0x89AB1D86, (q31_t)0xCF32AEEB,
+	(q31_t)0x89BE50C3, (q31_t)0xCF043AB2, (q31_t)0x89D1963C,
+	(q31_t)0xCED5CE08, (q31_t)0x89E4EDEE, (q31_t)0xCEA768F2,
+	(q31_t)0x89F857D8, (q31_t)0xCE790B78, (q31_t)0x8A0BD3F5,
+	(q31_t)0xCE4AB5A2, (q31_t)0x8A1F6242, (q31_t)0xCE1C6776,
+	(q31_t)0x8A3302BD, (q31_t)0xCDEE20FC, (q31_t)0x8A46B563,
+	(q31_t)0xCDBFE23A, (q31_t)0x8A5A7A30, (q31_t)0xCD91AB38,
+	(q31_t)0x8A6E5122, (q31_t)0xCD637BFD, (q31_t)0x8A823A35,
+	(q31_t)0xCD355490, (q31_t)0x8A963567, (q31_t)0xCD0734F8,
+	(q31_t)0x8AAA42B4, (q31_t)0xCCD91D3D, (q31_t)0x8ABE6219,
+	(q31_t)0xCCAB0D65, (q31_t)0x8AD29393, (q31_t)0xCC7D0577,
+	(q31_t)0x8AE6D71F, (q31_t)0xCC4F057B, (q31_t)0x8AFB2CBA,
+	(q31_t)0xCC210D78, (q31_t)0x8B0F9461, (q31_t)0xCBF31D75,
+	(q31_t)0x8B240E10, (q31_t)0xCBC53578, (q31_t)0x8B3899C5,
+	(q31_t)0xCB975589, (q31_t)0x8B4D377C, (q31_t)0xCB697DB0,
+	(q31_t)0x8B61E732, (q31_t)0xCB3BADF2, (q31_t)0x8B76A8E4,
+	(q31_t)0xCB0DE658, (q31_t)0x8B8B7C8F, (q31_t)0xCAE026E8,
+	(q31_t)0x8BA0622F, (q31_t)0xCAB26FA9, (q31_t)0x8BB559C1,
+	(q31_t)0xCA84C0A2, (q31_t)0x8BCA6342, (q31_t)0xCA5719DB,
+	(q31_t)0x8BDF7EAF, (q31_t)0xCA297B5A, (q31_t)0x8BF4AC05,
+	(q31_t)0xC9FBE527, (q31_t)0x8C09EB40, (q31_t)0xC9CE5748,
+	(q31_t)0x8C1F3C5C, (q31_t)0xC9A0D1C4, (q31_t)0x8C349F58,
+	(q31_t)0xC97354A3, (q31_t)0x8C4A142F, (q31_t)0xC945DFEC,
+	(q31_t)0x8C5F9ADD, (q31_t)0xC91873A5, (q31_t)0x8C753361,
+	(q31_t)0xC8EB0FD6, (q31_t)0x8C8ADDB6, (q31_t)0xC8BDB485,
+	(q31_t)0x8CA099D9, (q31_t)0xC89061BA, (q31_t)0x8CB667C7,
+	(q31_t)0xC863177B, (q31_t)0x8CCC477D, (q31_t)0xC835D5D0,
+	(q31_t)0x8CE238F6, (q31_t)0xC8089CBF, (q31_t)0x8CF83C30,
+	(q31_t)0xC7DB6C50, (q31_t)0x8D0E5127, (q31_t)0xC7AE4489,
+	(q31_t)0x8D2477D8, (q31_t)0xC7812571, (q31_t)0x8D3AB03F,
+	(q31_t)0xC7540F10, (q31_t)0x8D50FA59, (q31_t)0xC727016C,
+	(q31_t)0x8D675623, (q31_t)0xC6F9FC8D, (q31_t)0x8D7DC399,
+	(q31_t)0xC6CD0079, (q31_t)0x8D9442B7, (q31_t)0xC6A00D36,
+	(q31_t)0x8DAAD37B, (q31_t)0xC67322CD, (q31_t)0x8DC175E0,
+	(q31_t)0xC6464144, (q31_t)0x8DD829E4, (q31_t)0xC61968A2,
+	(q31_t)0x8DEEEF82, (q31_t)0xC5EC98ED, (q31_t)0x8E05C6B7,
+	(q31_t)0xC5BFD22E, (q31_t)0x8E1CAF80, (q31_t)0xC593146A,
+	(q31_t)0x8E33A9D9, (q31_t)0xC5665FA8, (q31_t)0x8E4AB5BF,
+	(q31_t)0xC539B3F0, (q31_t)0x8E61D32D, (q31_t)0xC50D1148,
+	(q31_t)0x8E790222, (q31_t)0xC4E077B8, (q31_t)0x8E904298,
+	(q31_t)0xC4B3E746, (q31_t)0x8EA7948C, (q31_t)0xC4875FF8,
+	(q31_t)0x8EBEF7FB, (q31_t)0xC45AE1D7, (q31_t)0x8ED66CE1,
+	(q31_t)0xC42E6CE8, (q31_t)0x8EEDF33B, (q31_t)0xC4020132,
+	(q31_t)0x8F058B04, (q31_t)0xC3D59EBD, (q31_t)0x8F1D343A,
+	(q31_t)0xC3A9458F, (q31_t)0x8F34EED8, (q31_t)0xC37CF5B0,
+	(q31_t)0x8F4CBADB, (q31_t)0xC350AF25, (q31_t)0x8F64983F,
+	(q31_t)0xC32471F6, (q31_t)0x8F7C8701, (q31_t)0xC2F83E2A,
+	(q31_t)0x8F94871D, (q31_t)0xC2CC13C7, (q31_t)0x8FAC988E,
+	(q31_t)0xC29FF2D4, (q31_t)0x8FC4BB53, (q31_t)0xC273DB58,
+	(q31_t)0x8FDCEF66, (q31_t)0xC247CD5A, (q31_t)0x8FF534C4,
+	(q31_t)0xC21BC8E0, (q31_t)0x900D8B69, (q31_t)0xC1EFCDF2,
+	(q31_t)0x9025F352, (q31_t)0xC1C3DC96, (q31_t)0x903E6C7A,
+	(q31_t)0xC197F4D3, (q31_t)0x9056F6DF, (q31_t)0xC16C16B0,
+	(q31_t)0x906F927B, (q31_t)0xC1404233, (q31_t)0x90883F4C,
+	(q31_t)0xC1147763, (q31_t)0x90A0FD4E, (q31_t)0xC0E8B648,
+	(q31_t)0x90B9CC7C, (q31_t)0xC0BCFEE7, (q31_t)0x90D2ACD3,
+	(q31_t)0xC0915147, (q31_t)0x90EB9E50, (q31_t)0xC065AD70,
+	(q31_t)0x9104A0ED, (q31_t)0xC03A1368, (q31_t)0x911DB4A8,
+	(q31_t)0xC00E8335, (q31_t)0x9136D97D, (q31_t)0xBFE2FCDF,
+	(q31_t)0x91500F67, (q31_t)0xBFB7806C, (q31_t)0x91695663,
+	(q31_t)0xBF8C0DE2, (q31_t)0x9182AE6C, (q31_t)0xBF60A54A,
+	(q31_t)0x919C1780, (q31_t)0xBF3546A8, (q31_t)0x91B5919A,
+	(q31_t)0xBF09F204, (q31_t)0x91CF1CB6, (q31_t)0xBEDEA765,
+	(q31_t)0x91E8B8D0, (q31_t)0xBEB366D1, (q31_t)0x920265E4,
+	(q31_t)0xBE88304F, (q31_t)0x921C23EE, (q31_t)0xBE5D03E5,
+	(q31_t)0x9235F2EB, (q31_t)0xBE31E19B, (q31_t)0x924FD2D6,
+	(q31_t)0xBE06C977, (q31_t)0x9269C3AC, (q31_t)0xBDDBBB7F,
+	(q31_t)0x9283C567, (q31_t)0xBDB0B7BA, (q31_t)0x929DD805,
+	(q31_t)0xBD85BE2F, (q31_t)0x92B7FB82, (q31_t)0xBD5ACEE5,
+	(q31_t)0x92D22FD8, (q31_t)0xBD2FE9E1, (q31_t)0x92EC7505,
+	(q31_t)0xBD050F2C, (q31_t)0x9306CB04, (q31_t)0xBCDA3ECA,
+	(q31_t)0x932131D1, (q31_t)0xBCAF78C3, (q31_t)0x933BA968,
+	(q31_t)0xBC84BD1E, (q31_t)0x935631C5, (q31_t)0xBC5A0BE1,
+	(q31_t)0x9370CAE4, (q31_t)0xBC2F6513, (q31_t)0x938B74C0,
+	(q31_t)0xBC04C8BA, (q31_t)0x93A62F56, (q31_t)0xBBDA36DC,
+	(q31_t)0x93C0FAA2, (q31_t)0xBBAFAF81, (q31_t)0x93DBD69F,
+	(q31_t)0xBB8532AF, (q31_t)0x93F6C34A, (q31_t)0xBB5AC06C,
+	(q31_t)0x9411C09D, (q31_t)0xBB3058C0, (q31_t)0x942CCE95,
+	(q31_t)0xBB05FBB0, (q31_t)0x9447ED2F, (q31_t)0xBADBA943,
+	(q31_t)0x94631C64, (q31_t)0xBAB1617F, (q31_t)0x947E5C32,
+	(q31_t)0xBA87246C, (q31_t)0x9499AC95, (q31_t)0xBA5CF210,
+	(q31_t)0x94B50D87, (q31_t)0xBA32CA70, (q31_t)0x94D07F05,
+	(q31_t)0xBA08AD94, (q31_t)0x94EC010B, (q31_t)0xB9DE9B83,
+	(q31_t)0x95079393, (q31_t)0xB9B49442, (q31_t)0x9523369B,
+	(q31_t)0xB98A97D8, (q31_t)0x953EEA1E, (q31_t)0xB960A64B,
+	(q31_t)0x955AAE17, (q31_t)0xB936BFA3, (q31_t)0x95768282,
+	(q31_t)0xB90CE3E6, (q31_t)0x9592675B, (q31_t)0xB8E31319,
+	(q31_t)0x95AE5C9E, (q31_t)0xB8B94D44, (q31_t)0x95CA6246,
+	(q31_t)0xB88F926C, (q31_t)0x95E6784F, (q31_t)0xB865E299,
+	(q31_t)0x96029EB5, (q31_t)0xB83C3DD1, (q31_t)0x961ED573,
+	(q31_t)0xB812A419, (q31_t)0x963B1C85, (q31_t)0xB7E9157A,
+	(q31_t)0x965773E7, (q31_t)0xB7BF91F8, (q31_t)0x9673DB94,
+	(q31_t)0xB796199B, (q31_t)0x96905387, (q31_t)0xB76CAC68,
+	(q31_t)0x96ACDBBD, (q31_t)0xB7434A67, (q31_t)0x96C97431,
+	(q31_t)0xB719F39D, (q31_t)0x96E61CDF, (q31_t)0xB6F0A811,
+	(q31_t)0x9702D5C2, (q31_t)0xB6C767CA, (q31_t)0x971F9ED6,
+	(q31_t)0xB69E32CD, (q31_t)0x973C7816, (q31_t)0xB6750921,
+	(q31_t)0x9759617E, (q31_t)0xB64BEACC, (q31_t)0x97765B0A,
+	(q31_t)0xB622D7D5, (q31_t)0x979364B5, (q31_t)0xB5F9D042,
+	(q31_t)0x97B07E7A, (q31_t)0xB5D0D41A, (q31_t)0x97CDA855,
+	(q31_t)0xB5A7E362, (q31_t)0x97EAE241, (q31_t)0xB57EFE21,
+	(q31_t)0x98082C3B, (q31_t)0xB556245E, (q31_t)0x9825863D,
+	(q31_t)0xB52D561E, (q31_t)0x9842F043, (q31_t)0xB5049368,
+	(q31_t)0x98606A48, (q31_t)0xB4DBDC42, (q31_t)0x987DF449,
+	(q31_t)0xB4B330B2, (q31_t)0x989B8E3F, (q31_t)0xB48A90C0,
+	(q31_t)0x98B93828, (q31_t)0xB461FC70, (q31_t)0x98D6F1FE,
+	(q31_t)0xB43973C9, (q31_t)0x98F4BBBC, (q31_t)0xB410F6D2,
+	(q31_t)0x9912955E, (q31_t)0xB3E88591, (q31_t)0x99307EE0,
+	(q31_t)0xB3C0200C, (q31_t)0x994E783C, (q31_t)0xB397C649,
+	(q31_t)0x996C816F, (q31_t)0xB36F784E, (q31_t)0x998A9A73,
+	(q31_t)0xB3473622, (q31_t)0x99A8C344, (q31_t)0xB31EFFCB,
+	(q31_t)0x99C6FBDE, (q31_t)0xB2F6D54F, (q31_t)0x99E5443A,
+	(q31_t)0xB2CEB6B5, (q31_t)0x9A039C56, (q31_t)0xB2A6A401,
+	(q31_t)0x9A22042C, (q31_t)0xB27E9D3B, (q31_t)0x9A407BB8,
+	(q31_t)0xB256A26A, (q31_t)0x9A5F02F5, (q31_t)0xB22EB392,
+	(q31_t)0x9A7D99DD, (q31_t)0xB206D0BA, (q31_t)0x9A9C406D,
+	(q31_t)0xB1DEF9E8, (q31_t)0x9ABAF6A0, (q31_t)0xB1B72F23,
+	(q31_t)0x9AD9BC71, (q31_t)0xB18F7070, (q31_t)0x9AF891DB,
+	(q31_t)0xB167BDD6, (q31_t)0x9B1776D9, (q31_t)0xB140175B,
+	(q31_t)0x9B366B67, (q31_t)0xB1187D05, (q31_t)0x9B556F80,
+	(q31_t)0xB0F0EEDA, (q31_t)0x9B748320, (q31_t)0xB0C96CDF,
+	(q31_t)0x9B93A640, (q31_t)0xB0A1F71C, (q31_t)0x9BB2D8DD,
+	(q31_t)0xB07A8D97, (q31_t)0x9BD21AF2, (q31_t)0xB0533055,
+	(q31_t)0x9BF16C7A, (q31_t)0xB02BDF5C, (q31_t)0x9C10CD70,
+	(q31_t)0xB0049AB2, (q31_t)0x9C303DCF, (q31_t)0xAFDD625F,
+	(q31_t)0x9C4FBD92, (q31_t)0xAFB63667, (q31_t)0x9C6F4CB5,
+	(q31_t)0xAF8F16D0, (q31_t)0x9C8EEB33, (q31_t)0xAF6803A1,
+	(q31_t)0x9CAE9907, (q31_t)0xAF40FCE0, (q31_t)0x9CCE562B,
+	(q31_t)0xAF1A0293, (q31_t)0x9CEE229C, (q31_t)0xAEF314BF,
+	(q31_t)0x9D0DFE53, (q31_t)0xAECC336B, (q31_t)0x9D2DE94D,
+	(q31_t)0xAEA55E9D, (q31_t)0x9D4DE384, (q31_t)0xAE7E965B,
+	(q31_t)0x9D6DECF4, (q31_t)0xAE57DAAA, (q31_t)0x9D8E0596,
+	(q31_t)0xAE312B91, (q31_t)0x9DAE2D68, (q31_t)0xAE0A8916,
+	(q31_t)0x9DCE6462, (q31_t)0xADE3F33E, (q31_t)0x9DEEAA82,
+	(q31_t)0xADBD6A10, (q31_t)0x9E0EFFC1, (q31_t)0xAD96ED91,
+	(q31_t)0x9E2F641A, (q31_t)0xAD707DC8, (q31_t)0x9E4FD789,
+	(q31_t)0xAD4A1ABA, (q31_t)0x9E705A09, (q31_t)0xAD23C46D,
+	(q31_t)0x9E90EB94, (q31_t)0xACFD7AE8, (q31_t)0x9EB18C26,
+	(q31_t)0xACD73E30, (q31_t)0x9ED23BB9, (q31_t)0xACB10E4A,
+	(q31_t)0x9EF2FA48, (q31_t)0xAC8AEB3E, (q31_t)0x9F13C7D0,
+	(q31_t)0xAC64D510, (q31_t)0x9F34A449, (q31_t)0xAC3ECBC7,
+	(q31_t)0x9F558FB0, (q31_t)0xAC18CF68, (q31_t)0x9F7689FF,
+	(q31_t)0xABF2DFFA, (q31_t)0x9F979331, (q31_t)0xABCCFD82,
+	(q31_t)0x9FB8AB41, (q31_t)0xABA72806, (q31_t)0x9FD9D22A,
+	(q31_t)0xAB815F8C, (q31_t)0x9FFB07E7, (q31_t)0xAB5BA41A,
+	(q31_t)0xA01C4C72, (q31_t)0xAB35F5B5, (q31_t)0xA03D9FC7,
+	(q31_t)0xAB105464, (q31_t)0xA05F01E1, (q31_t)0xAAEAC02B,
+	(q31_t)0xA08072BA, (q31_t)0xAAC53912, (q31_t)0xA0A1F24C,
+	(q31_t)0xAA9FBF1D, (q31_t)0xA0C38094, (q31_t)0xAA7A5253,
+	(q31_t)0xA0E51D8C, (q31_t)0xAA54F2B9, (q31_t)0xA106C92E,
+	(q31_t)0xAA2FA055, (q31_t)0xA1288376, (q31_t)0xAA0A5B2D,
+	(q31_t)0xA14A4C5E, (q31_t)0xA9E52347, (q31_t)0xA16C23E1,
+	(q31_t)0xA9BFF8A8, (q31_t)0xA18E09F9, (q31_t)0xA99ADB56,
+	(q31_t)0xA1AFFEA2, (q31_t)0xA975CB56, (q31_t)0xA1D201D7,
+	(q31_t)0xA950C8AF, (q31_t)0xA1F41391, (q31_t)0xA92BD366,
+	(q31_t)0xA21633CD, (q31_t)0xA906EB81, (q31_t)0xA2386283,
+	(q31_t)0xA8E21106, (q31_t)0xA25A9FB1, (q31_t)0xA8BD43FA,
+	(q31_t)0xA27CEB4F, (q31_t)0xA8988463, (q31_t)0xA29F4559,
+	(q31_t)0xA873D246, (q31_t)0xA2C1ADC9, (q31_t)0xA84F2DA9,
+	(q31_t)0xA2E4249A, (q31_t)0xA82A9693, (q31_t)0xA306A9C7,
+	(q31_t)0xA8060D08, (q31_t)0xA3293D4B, (q31_t)0xA7E1910E,
+	(q31_t)0xA34BDF20, (q31_t)0xA7BD22AB, (q31_t)0xA36E8F40,
+	(q31_t)0xA798C1E4, (q31_t)0xA3914DA7, (q31_t)0xA7746EC0,
+	(q31_t)0xA3B41A4F, (q31_t)0xA7502943, (q31_t)0xA3D6F533,
+	(q31_t)0xA72BF173, (q31_t)0xA3F9DE4D, (q31_t)0xA707C756,
+	(q31_t)0xA41CD598, (q31_t)0xA6E3AAF2, (q31_t)0xA43FDB0F,
+	(q31_t)0xA6BF9C4B, (q31_t)0xA462EEAC, (q31_t)0xA69B9B68,
+	(q31_t)0xA4861069, (q31_t)0xA677A84E, (q31_t)0xA4A94042,
+	(q31_t)0xA653C302, (q31_t)0xA4CC7E31, (q31_t)0xA62FEB8B,
+	(q31_t)0xA4EFCA31, (q31_t)0xA60C21ED, (q31_t)0xA513243B,
+	(q31_t)0xA5E8662F, (q31_t)0xA5368C4B, (q31_t)0xA5C4B855,
+	(q31_t)0xA55A025B, (q31_t)0xA5A11865, (q31_t)0xA57D8666,
+	(q31_t)0xA57D8666, (q31_t)0xA5A11865, (q31_t)0xA55A025B,
+	(q31_t)0xA5C4B855, (q31_t)0xA5368C4B, (q31_t)0xA5E8662F,
+	(q31_t)0xA513243B, (q31_t)0xA60C21ED, (q31_t)0xA4EFCA31,
+	(q31_t)0xA62FEB8B, (q31_t)0xA4CC7E31, (q31_t)0xA653C302,
+	(q31_t)0xA4A94042, (q31_t)0xA677A84E, (q31_t)0xA4861069,
+	(q31_t)0xA69B9B68, (q31_t)0xA462EEAC, (q31_t)0xA6BF9C4B,
+	(q31_t)0xA43FDB0F, (q31_t)0xA6E3AAF2, (q31_t)0xA41CD598,
+	(q31_t)0xA707C756, (q31_t)0xA3F9DE4D, (q31_t)0xA72BF173,
+	(q31_t)0xA3D6F533, (q31_t)0xA7502943, (q31_t)0xA3B41A4F,
+	(q31_t)0xA7746EC0, (q31_t)0xA3914DA7, (q31_t)0xA798C1E4,
+	(q31_t)0xA36E8F40, (q31_t)0xA7BD22AB, (q31_t)0xA34BDF20,
+	(q31_t)0xA7E1910E, (q31_t)0xA3293D4B, (q31_t)0xA8060D08,
+	(q31_t)0xA306A9C7, (q31_t)0xA82A9693, (q31_t)0xA2E4249A,
+	(q31_t)0xA84F2DA9, (q31_t)0xA2C1ADC9, (q31_t)0xA873D246,
+	(q31_t)0xA29F4559, (q31_t)0xA8988463, (q31_t)0xA27CEB4F,
+	(q31_t)0xA8BD43FA, (q31_t)0xA25A9FB1, (q31_t)0xA8E21106,
+	(q31_t)0xA2386283, (q31_t)0xA906EB81, (q31_t)0xA21633CD,
+	(q31_t)0xA92BD366, (q31_t)0xA1F41391, (q31_t)0xA950C8AF,
+	(q31_t)0xA1D201D7, (q31_t)0xA975CB56, (q31_t)0xA1AFFEA2,
+	(q31_t)0xA99ADB56, (q31_t)0xA18E09F9, (q31_t)0xA9BFF8A8,
+	(q31_t)0xA16C23E1, (q31_t)0xA9E52347, (q31_t)0xA14A4C5E,
+	(q31_t)0xAA0A5B2D, (q31_t)0xA1288376, (q31_t)0xAA2FA055,
+	(q31_t)0xA106C92E, (q31_t)0xAA54F2B9, (q31_t)0xA0E51D8C,
+	(q31_t)0xAA7A5253, (q31_t)0xA0C38094, (q31_t)0xAA9FBF1D,
+	(q31_t)0xA0A1F24C, (q31_t)0xAAC53912, (q31_t)0xA08072BA,
+	(q31_t)0xAAEAC02B, (q31_t)0xA05F01E1, (q31_t)0xAB105464,
+	(q31_t)0xA03D9FC7, (q31_t)0xAB35F5B5, (q31_t)0xA01C4C72,
+	(q31_t)0xAB5BA41A, (q31_t)0x9FFB07E7, (q31_t)0xAB815F8C,
+	(q31_t)0x9FD9D22A, (q31_t)0xABA72806, (q31_t)0x9FB8AB41,
+	(q31_t)0xABCCFD82, (q31_t)0x9F979331, (q31_t)0xABF2DFFA,
+	(q31_t)0x9F7689FF, (q31_t)0xAC18CF68, (q31_t)0x9F558FB0,
+	(q31_t)0xAC3ECBC7, (q31_t)0x9F34A449, (q31_t)0xAC64D510,
+	(q31_t)0x9F13C7D0, (q31_t)0xAC8AEB3E, (q31_t)0x9EF2FA48,
+	(q31_t)0xACB10E4A, (q31_t)0x9ED23BB9, (q31_t)0xACD73E30,
+	(q31_t)0x9EB18C26, (q31_t)0xACFD7AE8, (q31_t)0x9E90EB94,
+	(q31_t)0xAD23C46D, (q31_t)0x9E705A09, (q31_t)0xAD4A1ABA,
+	(q31_t)0x9E4FD789, (q31_t)0xAD707DC8, (q31_t)0x9E2F641A,
+	(q31_t)0xAD96ED91, (q31_t)0x9E0EFFC1, (q31_t)0xADBD6A10,
+	(q31_t)0x9DEEAA82, (q31_t)0xADE3F33E, (q31_t)0x9DCE6462,
+	(q31_t)0xAE0A8916, (q31_t)0x9DAE2D68, (q31_t)0xAE312B91,
+	(q31_t)0x9D8E0596, (q31_t)0xAE57DAAA, (q31_t)0x9D6DECF4,
+	(q31_t)0xAE7E965B, (q31_t)0x9D4DE384, (q31_t)0xAEA55E9D,
+	(q31_t)0x9D2DE94D, (q31_t)0xAECC336B, (q31_t)0x9D0DFE53,
+	(q31_t)0xAEF314BF, (q31_t)0x9CEE229C, (q31_t)0xAF1A0293,
+	(q31_t)0x9CCE562B, (q31_t)0xAF40FCE0, (q31_t)0x9CAE9907,
+	(q31_t)0xAF6803A1, (q31_t)0x9C8EEB33, (q31_t)0xAF8F16D0,
+	(q31_t)0x9C6F4CB5, (q31_t)0xAFB63667, (q31_t)0x9C4FBD92,
+	(q31_t)0xAFDD625F, (q31_t)0x9C303DCF, (q31_t)0xB0049AB2,
+	(q31_t)0x9C10CD70, (q31_t)0xB02BDF5C, (q31_t)0x9BF16C7A,
+	(q31_t)0xB0533055, (q31_t)0x9BD21AF2, (q31_t)0xB07A8D97,
+	(q31_t)0x9BB2D8DD, (q31_t)0xB0A1F71C, (q31_t)0x9B93A640,
+	(q31_t)0xB0C96CDF, (q31_t)0x9B748320, (q31_t)0xB0F0EEDA,
+	(q31_t)0x9B556F80, (q31_t)0xB1187D05, (q31_t)0x9B366B67,
+	(q31_t)0xB140175B, (q31_t)0x9B1776D9, (q31_t)0xB167BDD6,
+	(q31_t)0x9AF891DB, (q31_t)0xB18F7070, (q31_t)0x9AD9BC71,
+	(q31_t)0xB1B72F23, (q31_t)0x9ABAF6A0, (q31_t)0xB1DEF9E8,
+	(q31_t)0x9A9C406D, (q31_t)0xB206D0BA, (q31_t)0x9A7D99DD,
+	(q31_t)0xB22EB392, (q31_t)0x9A5F02F5, (q31_t)0xB256A26A,
+	(q31_t)0x9A407BB8, (q31_t)0xB27E9D3B, (q31_t)0x9A22042C,
+	(q31_t)0xB2A6A401, (q31_t)0x9A039C56, (q31_t)0xB2CEB6B5,
+	(q31_t)0x99E5443A, (q31_t)0xB2F6D54F, (q31_t)0x99C6FBDE,
+	(q31_t)0xB31EFFCB, (q31_t)0x99A8C344, (q31_t)0xB3473622,
+	(q31_t)0x998A9A73, (q31_t)0xB36F784E, (q31_t)0x996C816F,
+	(q31_t)0xB397C649, (q31_t)0x994E783C, (q31_t)0xB3C0200C,
+	(q31_t)0x99307EE0, (q31_t)0xB3E88591, (q31_t)0x9912955E,
+	(q31_t)0xB410F6D2, (q31_t)0x98F4BBBC, (q31_t)0xB43973C9,
+	(q31_t)0x98D6F1FE, (q31_t)0xB461FC70, (q31_t)0x98B93828,
+	(q31_t)0xB48A90C0, (q31_t)0x989B8E3F, (q31_t)0xB4B330B2,
+	(q31_t)0x987DF449, (q31_t)0xB4DBDC42, (q31_t)0x98606A48,
+	(q31_t)0xB5049368, (q31_t)0x9842F043, (q31_t)0xB52D561E,
+	(q31_t)0x9825863D, (q31_t)0xB556245E, (q31_t)0x98082C3B,
+	(q31_t)0xB57EFE21, (q31_t)0x97EAE241, (q31_t)0xB5A7E362,
+	(q31_t)0x97CDA855, (q31_t)0xB5D0D41A, (q31_t)0x97B07E7A,
+	(q31_t)0xB5F9D042, (q31_t)0x979364B5, (q31_t)0xB622D7D5,
+	(q31_t)0x97765B0A, (q31_t)0xB64BEACC, (q31_t)0x9759617E,
+	(q31_t)0xB6750921, (q31_t)0x973C7816, (q31_t)0xB69E32CD,
+	(q31_t)0x971F9ED6, (q31_t)0xB6C767CA, (q31_t)0x9702D5C2,
+	(q31_t)0xB6F0A811, (q31_t)0x96E61CDF, (q31_t)0xB719F39D,
+	(q31_t)0x96C97431, (q31_t)0xB7434A67, (q31_t)0x96ACDBBD,
+	(q31_t)0xB76CAC68, (q31_t)0x96905387, (q31_t)0xB796199B,
+	(q31_t)0x9673DB94, (q31_t)0xB7BF91F8, (q31_t)0x965773E7,
+	(q31_t)0xB7E9157A, (q31_t)0x963B1C85, (q31_t)0xB812A419,
+	(q31_t)0x961ED573, (q31_t)0xB83C3DD1, (q31_t)0x96029EB5,
+	(q31_t)0xB865E299, (q31_t)0x95E6784F, (q31_t)0xB88F926C,
+	(q31_t)0x95CA6246, (q31_t)0xB8B94D44, (q31_t)0x95AE5C9E,
+	(q31_t)0xB8E31319, (q31_t)0x9592675B, (q31_t)0xB90CE3E6,
+	(q31_t)0x95768282, (q31_t)0xB936BFA3, (q31_t)0x955AAE17,
+	(q31_t)0xB960A64B, (q31_t)0x953EEA1E, (q31_t)0xB98A97D8,
+	(q31_t)0x9523369B, (q31_t)0xB9B49442, (q31_t)0x95079393,
+	(q31_t)0xB9DE9B83, (q31_t)0x94EC010B, (q31_t)0xBA08AD94,
+	(q31_t)0x94D07F05, (q31_t)0xBA32CA70, (q31_t)0x94B50D87,
+	(q31_t)0xBA5CF210, (q31_t)0x9499AC95, (q31_t)0xBA87246C,
+	(q31_t)0x947E5C32, (q31_t)0xBAB1617F, (q31_t)0x94631C64,
+	(q31_t)0xBADBA943, (q31_t)0x9447ED2F, (q31_t)0xBB05FBB0,
+	(q31_t)0x942CCE95, (q31_t)0xBB3058C0, (q31_t)0x9411C09D,
+	(q31_t)0xBB5AC06C, (q31_t)0x93F6C34A, (q31_t)0xBB8532AF,
+	(q31_t)0x93DBD69F, (q31_t)0xBBAFAF81, (q31_t)0x93C0FAA2,
+	(q31_t)0xBBDA36DC, (q31_t)0x93A62F56, (q31_t)0xBC04C8BA,
+	(q31_t)0x938B74C0, (q31_t)0xBC2F6513, (q31_t)0x9370CAE4,
+	(q31_t)0xBC5A0BE1, (q31_t)0x935631C5, (q31_t)0xBC84BD1E,
+	(q31_t)0x933BA968, (q31_t)0xBCAF78C3, (q31_t)0x932131D1,
+	(q31_t)0xBCDA3ECA, (q31_t)0x9306CB04, (q31_t)0xBD050F2C,
+	(q31_t)0x92EC7505, (q31_t)0xBD2FE9E1, (q31_t)0x92D22FD8,
+	(q31_t)0xBD5ACEE5, (q31_t)0x92B7FB82, (q31_t)0xBD85BE2F,
+	(q31_t)0x929DD805, (q31_t)0xBDB0B7BA, (q31_t)0x9283C567,
+	(q31_t)0xBDDBBB7F, (q31_t)0x9269C3AC, (q31_t)0xBE06C977,
+	(q31_t)0x924FD2D6, (q31_t)0xBE31E19B, (q31_t)0x9235F2EB,
+	(q31_t)0xBE5D03E5, (q31_t)0x921C23EE, (q31_t)0xBE88304F,
+	(q31_t)0x920265E4, (q31_t)0xBEB366D1, (q31_t)0x91E8B8D0,
+	(q31_t)0xBEDEA765, (q31_t)0x91CF1CB6, (q31_t)0xBF09F204,
+	(q31_t)0x91B5919A, (q31_t)0xBF3546A8, (q31_t)0x919C1780,
+	(q31_t)0xBF60A54A, (q31_t)0x9182AE6C, (q31_t)0xBF8C0DE2,
+	(q31_t)0x91695663, (q31_t)0xBFB7806C, (q31_t)0x91500F67,
+	(q31_t)0xBFE2FCDF, (q31_t)0x9136D97D, (q31_t)0xC00E8335,
+	(q31_t)0x911DB4A8, (q31_t)0xC03A1368, (q31_t)0x9104A0ED,
+	(q31_t)0xC065AD70, (q31_t)0x90EB9E50, (q31_t)0xC0915147,
+	(q31_t)0x90D2ACD3, (q31_t)0xC0BCFEE7, (q31_t)0x90B9CC7C,
+	(q31_t)0xC0E8B648, (q31_t)0x90A0FD4E, (q31_t)0xC1147763,
+	(q31_t)0x90883F4C, (q31_t)0xC1404233, (q31_t)0x906F927B,
+	(q31_t)0xC16C16B0, (q31_t)0x9056F6DF, (q31_t)0xC197F4D3,
+	(q31_t)0x903E6C7A, (q31_t)0xC1C3DC96, (q31_t)0x9025F352,
+	(q31_t)0xC1EFCDF2, (q31_t)0x900D8B69, (q31_t)0xC21BC8E0,
+	(q31_t)0x8FF534C4, (q31_t)0xC247CD5A, (q31_t)0x8FDCEF66,
+	(q31_t)0xC273DB58, (q31_t)0x8FC4BB53, (q31_t)0xC29FF2D4,
+	(q31_t)0x8FAC988E, (q31_t)0xC2CC13C7, (q31_t)0x8F94871D,
+	(q31_t)0xC2F83E2A, (q31_t)0x8F7C8701, (q31_t)0xC32471F6,
+	(q31_t)0x8F64983F, (q31_t)0xC350AF25, (q31_t)0x8F4CBADB,
+	(q31_t)0xC37CF5B0, (q31_t)0x8F34EED8, (q31_t)0xC3A9458F,
+	(q31_t)0x8F1D343A, (q31_t)0xC3D59EBD, (q31_t)0x8F058B04,
+	(q31_t)0xC4020132, (q31_t)0x8EEDF33B, (q31_t)0xC42E6CE8,
+	(q31_t)0x8ED66CE1, (q31_t)0xC45AE1D7, (q31_t)0x8EBEF7FB,
+	(q31_t)0xC4875FF8, (q31_t)0x8EA7948C, (q31_t)0xC4B3E746,
+	(q31_t)0x8E904298, (q31_t)0xC4E077B8, (q31_t)0x8E790222,
+	(q31_t)0xC50D1148, (q31_t)0x8E61D32D, (q31_t)0xC539B3F0,
+	(q31_t)0x8E4AB5BF, (q31_t)0xC5665FA8, (q31_t)0x8E33A9D9,
+	(q31_t)0xC593146A, (q31_t)0x8E1CAF80, (q31_t)0xC5BFD22E,
+	(q31_t)0x8E05C6B7, (q31_t)0xC5EC98ED, (q31_t)0x8DEEEF82,
+	(q31_t)0xC61968A2, (q31_t)0x8DD829E4, (q31_t)0xC6464144,
+	(q31_t)0x8DC175E0, (q31_t)0xC67322CD, (q31_t)0x8DAAD37B,
+	(q31_t)0xC6A00D36, (q31_t)0x8D9442B7, (q31_t)0xC6CD0079,
+	(q31_t)0x8D7DC399, (q31_t)0xC6F9FC8D, (q31_t)0x8D675623,
+	(q31_t)0xC727016C, (q31_t)0x8D50FA59, (q31_t)0xC7540F10,
+	(q31_t)0x8D3AB03F, (q31_t)0xC7812571, (q31_t)0x8D2477D8,
+	(q31_t)0xC7AE4489, (q31_t)0x8D0E5127, (q31_t)0xC7DB6C50,
+	(q31_t)0x8CF83C30, (q31_t)0xC8089CBF, (q31_t)0x8CE238F6,
+	(q31_t)0xC835D5D0, (q31_t)0x8CCC477D, (q31_t)0xC863177B,
+	(q31_t)0x8CB667C7, (q31_t)0xC89061BA, (q31_t)0x8CA099D9,
+	(q31_t)0xC8BDB485, (q31_t)0x8C8ADDB6, (q31_t)0xC8EB0FD6,
+	(q31_t)0x8C753361, (q31_t)0xC91873A5, (q31_t)0x8C5F9ADD,
+	(q31_t)0xC945DFEC, (q31_t)0x8C4A142F, (q31_t)0xC97354A3,
+	(q31_t)0x8C349F58, (q31_t)0xC9A0D1C4, (q31_t)0x8C1F3C5C,
+	(q31_t)0xC9CE5748, (q31_t)0x8C09EB40, (q31_t)0xC9FBE527,
+	(q31_t)0x8BF4AC05, (q31_t)0xCA297B5A, (q31_t)0x8BDF7EAF,
+	(q31_t)0xCA5719DB, (q31_t)0x8BCA6342, (q31_t)0xCA84C0A2,
+	(q31_t)0x8BB559C1, (q31_t)0xCAB26FA9, (q31_t)0x8BA0622F,
+	(q31_t)0xCAE026E8, (q31_t)0x8B8B7C8F, (q31_t)0xCB0DE658,
+	(q31_t)0x8B76A8E4, (q31_t)0xCB3BADF2, (q31_t)0x8B61E732,
+	(q31_t)0xCB697DB0, (q31_t)0x8B4D377C, (q31_t)0xCB975589,
+	(q31_t)0x8B3899C5, (q31_t)0xCBC53578, (q31_t)0x8B240E10,
+	(q31_t)0xCBF31D75, (q31_t)0x8B0F9461, (q31_t)0xCC210D78,
+	(q31_t)0x8AFB2CBA, (q31_t)0xCC4F057B, (q31_t)0x8AE6D71F,
+	(q31_t)0xCC7D0577, (q31_t)0x8AD29393, (q31_t)0xCCAB0D65,
+	(q31_t)0x8ABE6219, (q31_t)0xCCD91D3D, (q31_t)0x8AAA42B4,
+	(q31_t)0xCD0734F8, (q31_t)0x8A963567, (q31_t)0xCD355490,
+	(q31_t)0x8A823A35, (q31_t)0xCD637BFD, (q31_t)0x8A6E5122,
+	(q31_t)0xCD91AB38, (q31_t)0x8A5A7A30, (q31_t)0xCDBFE23A,
+	(q31_t)0x8A46B563, (q31_t)0xCDEE20FC, (q31_t)0x8A3302BD,
+	(q31_t)0xCE1C6776, (q31_t)0x8A1F6242, (q31_t)0xCE4AB5A2,
+	(q31_t)0x8A0BD3F5, (q31_t)0xCE790B78, (q31_t)0x89F857D8,
+	(q31_t)0xCEA768F2, (q31_t)0x89E4EDEE, (q31_t)0xCED5CE08,
+	(q31_t)0x89D1963C, (q31_t)0xCF043AB2, (q31_t)0x89BE50C3,
+	(q31_t)0xCF32AEEB, (q31_t)0x89AB1D86, (q31_t)0xCF612AAA,
+	(q31_t)0x8997FC89, (q31_t)0xCF8FADE8, (q31_t)0x8984EDCF,
+	(q31_t)0xCFBE389F, (q31_t)0x8971F15A, (q31_t)0xCFECCAC7,
+	(q31_t)0x895F072D, (q31_t)0xD01B6459, (q31_t)0x894C2F4C,
+	(q31_t)0xD04A054D, (q31_t)0x893969B9, (q31_t)0xD078AD9D,
+	(q31_t)0x8926B677, (q31_t)0xD0A75D42, (q31_t)0x89141589,
+	(q31_t)0xD0D61433, (q31_t)0x890186F1, (q31_t)0xD104D26B,
+	(q31_t)0x88EF0AB4, (q31_t)0xD13397E1, (q31_t)0x88DCA0D3,
+	(q31_t)0xD162648F, (q31_t)0x88CA4951, (q31_t)0xD191386D,
+	(q31_t)0x88B80431, (q31_t)0xD1C01374, (q31_t)0x88A5D177,
+	(q31_t)0xD1EEF59E, (q31_t)0x8893B124, (q31_t)0xD21DDEE1,
+	(q31_t)0x8881A33C, (q31_t)0xD24CCF38, (q31_t)0x886FA7C2,
+	(q31_t)0xD27BC69C, (q31_t)0x885DBEB7, (q31_t)0xD2AAC504,
+	(q31_t)0x884BE820, (q31_t)0xD2D9CA6A, (q31_t)0x883A23FE,
+	(q31_t)0xD308D6C6, (q31_t)0x88287255, (q31_t)0xD337EA12,
+	(q31_t)0x8816D327, (q31_t)0xD3670445, (q31_t)0x88054677,
+	(q31_t)0xD3962559, (q31_t)0x87F3CC47, (q31_t)0xD3C54D46,
+	(q31_t)0x87E2649B, (q31_t)0xD3F47C06, (q31_t)0x87D10F75,
+	(q31_t)0xD423B190, (q31_t)0x87BFCCD7, (q31_t)0xD452EDDE,
+	(q31_t)0x87AE9CC5, (q31_t)0xD48230E8, (q31_t)0x879D7F40,
+	(q31_t)0xD4B17AA7, (q31_t)0x878C744C, (q31_t)0xD4E0CB14,
+	(q31_t)0x877B7BEC, (q31_t)0xD5102227, (q31_t)0x876A9621,
+	(q31_t)0xD53F7FDA, (q31_t)0x8759C2EF, (q31_t)0xD56EE424,
+	(q31_t)0x87490257, (q31_t)0xD59E4EFE, (q31_t)0x8738545E,
+	(q31_t)0xD5CDC062, (q31_t)0x8727B904, (q31_t)0xD5FD3847,
+	(q31_t)0x8717304E, (q31_t)0xD62CB6A7, (q31_t)0x8706BA3C,
+	(q31_t)0xD65C3B7B, (q31_t)0x86F656D3, (q31_t)0xD68BC6BA,
+	(q31_t)0x86E60614, (q31_t)0xD6BB585D, (q31_t)0x86D5C802,
+	(q31_t)0xD6EAF05E, (q31_t)0x86C59C9F, (q31_t)0xD71A8EB5,
+	(q31_t)0x86B583EE, (q31_t)0xD74A335A, (q31_t)0x86A57DF1,
+	(q31_t)0xD779DE46, (q31_t)0x86958AAB, (q31_t)0xD7A98F73,
+	(q31_t)0x8685AA1F, (q31_t)0xD7D946D7, (q31_t)0x8675DC4E,
+	(q31_t)0xD809046D, (q31_t)0x8666213C, (q31_t)0xD838C82D,
+	(q31_t)0x865678EA, (q31_t)0xD868920F, (q31_t)0x8646E35B,
+	(q31_t)0xD898620C, (q31_t)0x86376092, (q31_t)0xD8C8381C,
+	(q31_t)0x8627F090, (q31_t)0xD8F81439, (q31_t)0x86189359,
+	(q31_t)0xD927F65B, (q31_t)0x860948EE, (q31_t)0xD957DE7A,
+	(q31_t)0x85FA1152, (q31_t)0xD987CC8F, (q31_t)0x85EAEC88,
+	(q31_t)0xD9B7C093, (q31_t)0x85DBDA91, (q31_t)0xD9E7BA7E,
+	(q31_t)0x85CCDB70, (q31_t)0xDA17BA4A, (q31_t)0x85BDEF27,
+	(q31_t)0xDA47BFED, (q31_t)0x85AF15B9, (q31_t)0xDA77CB62,
+	(q31_t)0x85A04F28, (q31_t)0xDAA7DCA1, (q31_t)0x85919B75,
+	(q31_t)0xDAD7F3A2, (q31_t)0x8582FAA4, (q31_t)0xDB08105E,
+	(q31_t)0x85746CB7, (q31_t)0xDB3832CD, (q31_t)0x8565F1B0,
+	(q31_t)0xDB685AE8, (q31_t)0x85578991, (q31_t)0xDB9888A8,
+	(q31_t)0x8549345C, (q31_t)0xDBC8BC05, (q31_t)0x853AF214,
+	(q31_t)0xDBF8F4F8, (q31_t)0x852CC2BA, (q31_t)0xDC293379,
+	(q31_t)0x851EA652, (q31_t)0xDC597781, (q31_t)0x85109CDC,
+	(q31_t)0xDC89C108, (q31_t)0x8502A65C, (q31_t)0xDCBA1008,
+	(q31_t)0x84F4C2D3, (q31_t)0xDCEA6478, (q31_t)0x84E6F244,
+	(q31_t)0xDD1ABE51, (q31_t)0x84D934B0, (q31_t)0xDD4B1D8B,
+	(q31_t)0x84CB8A1B, (q31_t)0xDD7B8220, (q31_t)0x84BDF285,
+	(q31_t)0xDDABEC07, (q31_t)0x84B06DF1, (q31_t)0xDDDC5B3A,
+	(q31_t)0x84A2FC62, (q31_t)0xDE0CCFB1, (q31_t)0x84959DD9,
+	(q31_t)0xDE3D4963, (q31_t)0x84885257, (q31_t)0xDE6DC84B,
+	(q31_t)0x847B19E1, (q31_t)0xDE9E4C60, (q31_t)0x846DF476,
+	(q31_t)0xDECED59B, (q31_t)0x8460E21A, (q31_t)0xDEFF63F4,
+	(q31_t)0x8453E2CE, (q31_t)0xDF2FF764, (q31_t)0x8446F695,
+	(q31_t)0xDF608FE3, (q31_t)0x843A1D70, (q31_t)0xDF912D6A,
+	(q31_t)0x842D5761, (q31_t)0xDFC1CFF2, (q31_t)0x8420A46B,
+	(q31_t)0xDFF27773, (q31_t)0x8414048F, (q31_t)0xE02323E5,
+	(q31_t)0x840777CF, (q31_t)0xE053D541, (q31_t)0x83FAFE2E,
+	(q31_t)0xE0848B7F, (q31_t)0x83EE97AC, (q31_t)0xE0B54698,
+	(q31_t)0x83E2444D, (q31_t)0xE0E60684, (q31_t)0x83D60411,
+	(q31_t)0xE116CB3D, (q31_t)0x83C9D6FB, (q31_t)0xE14794B9,
+	(q31_t)0x83BDBD0D, (q31_t)0xE17862F3, (q31_t)0x83B1B649,
+	(q31_t)0xE1A935E1, (q31_t)0x83A5C2B0, (q31_t)0xE1DA0D7E,
+	(q31_t)0x8399E244, (q31_t)0xE20AE9C1, (q31_t)0x838E1507,
+	(q31_t)0xE23BCAA2, (q31_t)0x83825AFB, (q31_t)0xE26CB01A,
+	(q31_t)0x8376B422, (q31_t)0xE29D9A22, (q31_t)0x836B207D,
+	(q31_t)0xE2CE88B2, (q31_t)0x835FA00E, (q31_t)0xE2FF7BC3,
+	(q31_t)0x835432D8, (q31_t)0xE330734C, (q31_t)0x8348D8DB,
+	(q31_t)0xE3616F47, (q31_t)0x833D921A, (q31_t)0xE3926FAC,
+	(q31_t)0x83325E97, (q31_t)0xE3C37473, (q31_t)0x83273E52,
+	(q31_t)0xE3F47D95, (q31_t)0x831C314E, (q31_t)0xE4258B0A,
+	(q31_t)0x8311378C, (q31_t)0xE4569CCB, (q31_t)0x8306510F,
+	(q31_t)0xE487B2CF, (q31_t)0x82FB7DD8, (q31_t)0xE4B8CD10,
+	(q31_t)0x82F0BDE8, (q31_t)0xE4E9EB86, (q31_t)0x82E61141,
+	(q31_t)0xE51B0E2A, (q31_t)0x82DB77E5, (q31_t)0xE54C34F3,
+	(q31_t)0x82D0F1D5, (q31_t)0xE57D5FDA, (q31_t)0x82C67F13,
+	(q31_t)0xE5AE8ED8, (q31_t)0x82BC1FA1, (q31_t)0xE5DFC1E4,
+	(q31_t)0x82B1D381, (q31_t)0xE610F8F9, (q31_t)0x82A79AB3,
+	(q31_t)0xE642340D, (q31_t)0x829D753A, (q31_t)0xE6737319,
+	(q31_t)0x82936316, (q31_t)0xE6A4B616, (q31_t)0x8289644A,
+	(q31_t)0xE6D5FCFC, (q31_t)0x827F78D8, (q31_t)0xE70747C3,
+	(q31_t)0x8275A0C0, (q31_t)0xE7389664, (q31_t)0x826BDC04,
+	(q31_t)0xE769E8D8, (q31_t)0x82622AA5, (q31_t)0xE79B3F16,
+	(q31_t)0x82588CA6, (q31_t)0xE7CC9917, (q31_t)0x824F0208,
+	(q31_t)0xE7FDF6D3, (q31_t)0x82458ACB, (q31_t)0xE82F5844,
+	(q31_t)0x823C26F2, (q31_t)0xE860BD60, (q31_t)0x8232D67E,
+	(q31_t)0xE8922621, (q31_t)0x82299971, (q31_t)0xE8C3927F,
+	(q31_t)0x82206FCB, (q31_t)0xE8F50273, (q31_t)0x8217598F,
+	(q31_t)0xE92675F4, (q31_t)0x820E56BE, (q31_t)0xE957ECFB,
+	(q31_t)0x82056758, (q31_t)0xE9896780, (q31_t)0x81FC8B60,
+	(q31_t)0xE9BAE57C, (q31_t)0x81F3C2D7, (q31_t)0xE9EC66E8,
+	(q31_t)0x81EB0DBD, (q31_t)0xEA1DEBBB, (q31_t)0x81E26C16,
+	(q31_t)0xEA4F73EE, (q31_t)0x81D9DDE1, (q31_t)0xEA80FF79,
+	(q31_t)0x81D16320, (q31_t)0xEAB28E55, (q31_t)0x81C8FBD5,
+	(q31_t)0xEAE4207A, (q31_t)0x81C0A801, (q31_t)0xEB15B5E0,
+	(q31_t)0x81B867A4, (q31_t)0xEB474E80, (q31_t)0x81B03AC1,
+	(q31_t)0xEB78EA52, (q31_t)0x81A82159, (q31_t)0xEBAA894E,
+	(q31_t)0x81A01B6C, (q31_t)0xEBDC2B6D, (q31_t)0x819828FD,
+	(q31_t)0xEC0DD0A8, (q31_t)0x81904A0C, (q31_t)0xEC3F78F5,
+	(q31_t)0x81887E9A, (q31_t)0xEC71244F, (q31_t)0x8180C6A9,
+	(q31_t)0xECA2D2AC, (q31_t)0x8179223A, (q31_t)0xECD48406,
+	(q31_t)0x8171914E, (q31_t)0xED063855, (q31_t)0x816A13E6,
+	(q31_t)0xED37EF91, (q31_t)0x8162AA03, (q31_t)0xED69A9B2,
+	(q31_t)0x815B53A8, (q31_t)0xED9B66B2, (q31_t)0x815410D3,
+	(q31_t)0xEDCD2687, (q31_t)0x814CE188, (q31_t)0xEDFEE92B,
+	(q31_t)0x8145C5C6, (q31_t)0xEE30AE95, (q31_t)0x813EBD90,
+	(q31_t)0xEE6276BF, (q31_t)0x8137C8E6, (q31_t)0xEE9441A0,
+	(q31_t)0x8130E7C8, (q31_t)0xEEC60F31, (q31_t)0x812A1A39,
+	(q31_t)0xEEF7DF6A, (q31_t)0x81236039, (q31_t)0xEF29B243,
+	(q31_t)0x811CB9CA, (q31_t)0xEF5B87B5, (q31_t)0x811626EC,
+	(q31_t)0xEF8D5FB8, (q31_t)0x810FA7A0, (q31_t)0xEFBF3A44,
+	(q31_t)0x81093BE8, (q31_t)0xEFF11752, (q31_t)0x8102E3C3,
+	(q31_t)0xF022F6DA, (q31_t)0x80FC9F35, (q31_t)0xF054D8D4,
+	(q31_t)0x80F66E3C, (q31_t)0xF086BD39, (q31_t)0x80F050DB,
+	(q31_t)0xF0B8A401, (q31_t)0x80EA4712, (q31_t)0xF0EA8D23,
+	(q31_t)0x80E450E2, (q31_t)0xF11C789A, (q31_t)0x80DE6E4C,
+	(q31_t)0xF14E665C, (q31_t)0x80D89F51, (q31_t)0xF1805662,
+	(q31_t)0x80D2E3F1, (q31_t)0xF1B248A5, (q31_t)0x80CD3C2F,
+	(q31_t)0xF1E43D1C, (q31_t)0x80C7A80A, (q31_t)0xF21633C0,
+	(q31_t)0x80C22783, (q31_t)0xF2482C89, (q31_t)0x80BCBA9C,
+	(q31_t)0xF27A2770, (q31_t)0x80B76155, (q31_t)0xF2AC246D,
+	(q31_t)0x80B21BAF, (q31_t)0xF2DE2378, (q31_t)0x80ACE9AB,
+	(q31_t)0xF310248A, (q31_t)0x80A7CB49, (q31_t)0xF342279A,
+	(q31_t)0x80A2C08B, (q31_t)0xF3742CA1, (q31_t)0x809DC970,
+	(q31_t)0xF3A63398, (q31_t)0x8098E5FB, (q31_t)0xF3D83C76,
+	(q31_t)0x8094162B, (q31_t)0xF40A4734, (q31_t)0x808F5A02,
+	(q31_t)0xF43C53CA, (q31_t)0x808AB180, (q31_t)0xF46E6231,
+	(q31_t)0x80861CA5, (q31_t)0xF4A07260, (q31_t)0x80819B74,
+	(q31_t)0xF4D28451, (q31_t)0x807D2DEB, (q31_t)0xF50497FA,
+	(q31_t)0x8078D40D, (q31_t)0xF536AD55, (q31_t)0x80748DD9,
+	(q31_t)0xF568C45A, (q31_t)0x80705B50, (q31_t)0xF59ADD01,
+	(q31_t)0x806C3C73, (q31_t)0xF5CCF743, (q31_t)0x80683143,
+	(q31_t)0xF5FF1317, (q31_t)0x806439C0, (q31_t)0xF6313076,
+	(q31_t)0x806055EA, (q31_t)0xF6634F58, (q31_t)0x805C85C3,
+	(q31_t)0xF6956FB6, (q31_t)0x8058C94C, (q31_t)0xF6C79188,
+	(q31_t)0x80552083, (q31_t)0xF6F9B4C5, (q31_t)0x80518B6B,
+	(q31_t)0xF72BD967, (q31_t)0x804E0A03, (q31_t)0xF75DFF65,
+	(q31_t)0x804A9C4D, (q31_t)0xF79026B8, (q31_t)0x80474248,
+	(q31_t)0xF7C24F58, (q31_t)0x8043FBF6, (q31_t)0xF7F4793E,
+	(q31_t)0x8040C956, (q31_t)0xF826A461, (q31_t)0x803DAA69,
+	(q31_t)0xF858D0BA, (q31_t)0x803A9F31, (q31_t)0xF88AFE41,
+	(q31_t)0x8037A7AC, (q31_t)0xF8BD2CEF, (q31_t)0x8034C3DC,
+	(q31_t)0xF8EF5CBB, (q31_t)0x8031F3C1, (q31_t)0xF9218D9E,
+	(q31_t)0x802F375C, (q31_t)0xF953BF90, (q31_t)0x802C8EAD,
+	(q31_t)0xF985F28A, (q31_t)0x8029F9B4, (q31_t)0xF9B82683,
+	(q31_t)0x80277872, (q31_t)0xF9EA5B75, (q31_t)0x80250AE7,
+	(q31_t)0xFA1C9156, (q31_t)0x8022B113, (q31_t)0xFA4EC820,
+	(q31_t)0x80206AF8, (q31_t)0xFA80FFCB, (q31_t)0x801E3894,
+	(q31_t)0xFAB3384F, (q31_t)0x801C19E9, (q31_t)0xFAE571A4,
+	(q31_t)0x801A0EF7, (q31_t)0xFB17ABC2, (q31_t)0x801817BF,
+	(q31_t)0xFB49E6A2, (q31_t)0x80163440, (q31_t)0xFB7C223C,
+	(q31_t)0x8014647A, (q31_t)0xFBAE5E89, (q31_t)0x8012A86F,
+	(q31_t)0xFBE09B80, (q31_t)0x8011001E, (q31_t)0xFC12D919,
+	(q31_t)0x800F6B88, (q31_t)0xFC45174E, (q31_t)0x800DEAAC,
+	(q31_t)0xFC775616, (q31_t)0x800C7D8C, (q31_t)0xFCA99569,
+	(q31_t)0x800B2427, (q31_t)0xFCDBD541, (q31_t)0x8009DE7D,
+	(q31_t)0xFD0E1594, (q31_t)0x8008AC90, (q31_t)0xFD40565B,
+	(q31_t)0x80078E5E, (q31_t)0xFD72978F, (q31_t)0x800683E8,
+	(q31_t)0xFDA4D928, (q31_t)0x80058D2E, (q31_t)0xFDD71B1E,
+	(q31_t)0x8004AA31, (q31_t)0xFE095D69, (q31_t)0x8003DAF0,
+	(q31_t)0xFE3BA001, (q31_t)0x80031F6C, (q31_t)0xFE6DE2E0,
+	(q31_t)0x800277A5, (q31_t)0xFEA025FC, (q31_t)0x8001E39B,
+	(q31_t)0xFED2694F, (q31_t)0x8001634D, (q31_t)0xFF04ACD0,
+	(q31_t)0x8000F6BD, (q31_t)0xFF36F078, (q31_t)0x80009DE9,
+	(q31_t)0xFF69343E, (q31_t)0x800058D3, (q31_t)0xFF9B781D,
+	(q31_t)0x8000277A, (q31_t)0xFFCDBC0A, (q31_t)0x800009DE
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+/**
+  @brief  q15 Twiddle factors Table
+*/
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q15_16)
+
+/**
+  @par
+  Example code for q15 Twiddle factors Generation::
+  @par
+  <pre>fori = 0; i< 3N/4; i++)
+  {
+     twiddleCoefq15[2*i]   = cos(i * 2*PI/(float)N);
+     twiddleCoefq15[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 16, PI = 3.14159265358979
+  @par
+  Cos and Sin values are interleaved fashion
+  @par
+  Convert Floating point to q15(Fixed point 1.15):
+ 	round(twiddleCoefq15(i) * pow(2, 15))
+ */
+const q15_t twiddleCoef_16_q15[24] = {
+    (q15_t)0x7FFF, (q15_t)0x0000,
+    (q15_t)0x7641, (q15_t)0x30FB,
+    (q15_t)0x5A82, (q15_t)0x5A82,
+    (q15_t)0x30FB, (q15_t)0x7641,
+    (q15_t)0x0000, (q15_t)0x7FFF,
+    (q15_t)0xCF04, (q15_t)0x7641,
+    (q15_t)0xA57D, (q15_t)0x5A82,
+    (q15_t)0x89BE, (q15_t)0x30FB,
+    (q15_t)0x8000, (q15_t)0x0000,
+    (q15_t)0x89BE, (q15_t)0xCF04,
+    (q15_t)0xA57D, (q15_t)0xA57D,
+    (q15_t)0xCF04, (q15_t)0x89BE
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q15_32)
+/**
+  @par
+  Example code for q15 Twiddle factors Generation::
+  @par
+  <pre>for (i = 0; i< 3N/4; i++)
+  {
+     twiddleCoefq15[2*i]   = cos(i * 2*PI/(float)N);
+     twiddleCoefq15[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 32, PI = 3.14159265358979
+  @par
+  Cos and Sin values are interleaved fashion
+  @par
+  Convert Floating point to q15(Fixed point 1.15):
+ 	round(twiddleCoefq15(i) * pow(2, 15))
+ */
+const q15_t twiddleCoef_32_q15[48] = {
+    (q15_t)0x7FFF, (q15_t)0x0000,
+    (q15_t)0x7D8A, (q15_t)0x18F8,
+    (q15_t)0x7641, (q15_t)0x30FB,
+    (q15_t)0x6A6D, (q15_t)0x471C,
+    (q15_t)0x5A82, (q15_t)0x5A82,
+    (q15_t)0x471C, (q15_t)0x6A6D,
+    (q15_t)0x30FB, (q15_t)0x7641,
+    (q15_t)0x18F8, (q15_t)0x7D8A,
+    (q15_t)0x0000, (q15_t)0x7FFF,
+    (q15_t)0xE707, (q15_t)0x7D8A,
+    (q15_t)0xCF04, (q15_t)0x7641,
+    (q15_t)0xB8E3, (q15_t)0x6A6D,
+    (q15_t)0xA57D, (q15_t)0x5A82,
+    (q15_t)0x9592, (q15_t)0x471C,
+    (q15_t)0x89BE, (q15_t)0x30FB,
+    (q15_t)0x8275, (q15_t)0x18F8,
+    (q15_t)0x8000, (q15_t)0x0000,
+    (q15_t)0x8275, (q15_t)0xE707,
+    (q15_t)0x89BE, (q15_t)0xCF04,
+    (q15_t)0x9592, (q15_t)0xB8E3,
+    (q15_t)0xA57D, (q15_t)0xA57D,
+    (q15_t)0xB8E3, (q15_t)0x9592,
+    (q15_t)0xCF04, (q15_t)0x89BE,
+    (q15_t)0xE707, (q15_t)0x8275
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q15_64)
+/**
+  @par
+  Example code for q15 Twiddle factors Generation::
+  @par
+  <pre>for (i = 0; i< 3N/4; i++)
+  {
+     twiddleCoefq15[2*i]   = cos(i * 2*PI/(float)N);
+     twiddleCoefq15[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 64, PI = 3.14159265358979
+  @par
+  Cos and Sin values are interleaved fashion
+  @par
+  Convert Floating point to q15(Fixed point 1.15):
+ 	round(twiddleCoefq15(i) * pow(2, 15))
+ */
+const q15_t twiddleCoef_64_q15[96] = {
+	(q15_t)0x7FFF, (q15_t)0x0000, (q15_t)0x7F62, (q15_t)0x0C8B,
+	(q15_t)0x7D8A, (q15_t)0x18F8, (q15_t)0x7A7D, (q15_t)0x2528,
+	(q15_t)0x7641, (q15_t)0x30FB, (q15_t)0x70E2, (q15_t)0x3C56,
+	(q15_t)0x6A6D, (q15_t)0x471C, (q15_t)0x62F2, (q15_t)0x5133,
+	(q15_t)0x5A82, (q15_t)0x5A82, (q15_t)0x5133, (q15_t)0x62F2,
+	(q15_t)0x471C, (q15_t)0x6A6D, (q15_t)0x3C56, (q15_t)0x70E2,
+	(q15_t)0x30FB, (q15_t)0x7641, (q15_t)0x2528, (q15_t)0x7A7D,
+	(q15_t)0x18F8, (q15_t)0x7D8A, (q15_t)0x0C8B, (q15_t)0x7F62,
+	(q15_t)0x0000, (q15_t)0x7FFF, (q15_t)0xF374, (q15_t)0x7F62,
+	(q15_t)0xE707, (q15_t)0x7D8A, (q15_t)0xDAD7, (q15_t)0x7A7D,
+	(q15_t)0xCF04, (q15_t)0x7641, (q15_t)0xC3A9, (q15_t)0x70E2,
+	(q15_t)0xB8E3, (q15_t)0x6A6D, (q15_t)0xAECC, (q15_t)0x62F2,
+	(q15_t)0xA57D, (q15_t)0x5A82, (q15_t)0x9D0D, (q15_t)0x5133,
+	(q15_t)0x9592, (q15_t)0x471C, (q15_t)0x8F1D, (q15_t)0x3C56,
+	(q15_t)0x89BE, (q15_t)0x30FB, (q15_t)0x8582, (q15_t)0x2528,
+	(q15_t)0x8275, (q15_t)0x18F8, (q15_t)0x809D, (q15_t)0x0C8B,
+	(q15_t)0x8000, (q15_t)0x0000, (q15_t)0x809D, (q15_t)0xF374,
+	(q15_t)0x8275, (q15_t)0xE707, (q15_t)0x8582, (q15_t)0xDAD7,
+	(q15_t)0x89BE, (q15_t)0xCF04, (q15_t)0x8F1D, (q15_t)0xC3A9,
+	(q15_t)0x9592, (q15_t)0xB8E3, (q15_t)0x9D0D, (q15_t)0xAECC,
+	(q15_t)0xA57D, (q15_t)0xA57D, (q15_t)0xAECC, (q15_t)0x9D0D,
+	(q15_t)0xB8E3, (q15_t)0x9592, (q15_t)0xC3A9, (q15_t)0x8F1D,
+	(q15_t)0xCF04, (q15_t)0x89BE, (q15_t)0xDAD7, (q15_t)0x8582,
+	(q15_t)0xE707, (q15_t)0x8275, (q15_t)0xF374, (q15_t)0x809D
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q15_128)
+/**
+  @par
+  Example code for q15 Twiddle factors Generation::
+  @par
+  <pre>for (i = 0; i< 3N/4; i++)
+  {
+     twiddleCoefq15[2*i]   = cos(i * 2*PI/(float)N);
+     twiddleCoefq15[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 128, PI = 3.14159265358979
+  @par
+  Cos and Sin values are interleaved fashion
+  @par
+  Convert Floating point to q15(Fixed point 1.15):
+ 	round(twiddleCoefq15(i) * pow(2, 15))
+ */
+const q15_t twiddleCoef_128_q15[192] = {
+	(q15_t)0x7FFF, (q15_t)0x0000, (q15_t)0x7FD8, (q15_t)0x0647,
+	(q15_t)0x7F62, (q15_t)0x0C8B, (q15_t)0x7E9D, (q15_t)0x12C8,
+	(q15_t)0x7D8A, (q15_t)0x18F8, (q15_t)0x7C29, (q15_t)0x1F19,
+	(q15_t)0x7A7D, (q15_t)0x2528, (q15_t)0x7884, (q15_t)0x2B1F,
+	(q15_t)0x7641, (q15_t)0x30FB, (q15_t)0x73B5, (q15_t)0x36BA,
+	(q15_t)0x70E2, (q15_t)0x3C56, (q15_t)0x6DCA, (q15_t)0x41CE,
+	(q15_t)0x6A6D, (q15_t)0x471C, (q15_t)0x66CF, (q15_t)0x4C3F,
+	(q15_t)0x62F2, (q15_t)0x5133, (q15_t)0x5ED7, (q15_t)0x55F5,
+	(q15_t)0x5A82, (q15_t)0x5A82, (q15_t)0x55F5, (q15_t)0x5ED7,
+	(q15_t)0x5133, (q15_t)0x62F2, (q15_t)0x4C3F, (q15_t)0x66CF,
+	(q15_t)0x471C, (q15_t)0x6A6D, (q15_t)0x41CE, (q15_t)0x6DCA,
+	(q15_t)0x3C56, (q15_t)0x70E2, (q15_t)0x36BA, (q15_t)0x73B5,
+	(q15_t)0x30FB, (q15_t)0x7641, (q15_t)0x2B1F, (q15_t)0x7884,
+	(q15_t)0x2528, (q15_t)0x7A7D, (q15_t)0x1F19, (q15_t)0x7C29,
+	(q15_t)0x18F8, (q15_t)0x7D8A, (q15_t)0x12C8, (q15_t)0x7E9D,
+	(q15_t)0x0C8B, (q15_t)0x7F62, (q15_t)0x0647, (q15_t)0x7FD8,
+	(q15_t)0x0000, (q15_t)0x7FFF, (q15_t)0xF9B8, (q15_t)0x7FD8,
+	(q15_t)0xF374, (q15_t)0x7F62, (q15_t)0xED37, (q15_t)0x7E9D,
+	(q15_t)0xE707, (q15_t)0x7D8A, (q15_t)0xE0E6, (q15_t)0x7C29,
+	(q15_t)0xDAD7, (q15_t)0x7A7D, (q15_t)0xD4E0, (q15_t)0x7884,
+	(q15_t)0xCF04, (q15_t)0x7641, (q15_t)0xC945, (q15_t)0x73B5,
+	(q15_t)0xC3A9, (q15_t)0x70E2, (q15_t)0xBE31, (q15_t)0x6DCA,
+	(q15_t)0xB8E3, (q15_t)0x6A6D, (q15_t)0xB3C0, (q15_t)0x66CF,
+	(q15_t)0xAECC, (q15_t)0x62F2, (q15_t)0xAA0A, (q15_t)0x5ED7,
+	(q15_t)0xA57D, (q15_t)0x5A82, (q15_t)0xA128, (q15_t)0x55F5,
+	(q15_t)0x9D0D, (q15_t)0x5133, (q15_t)0x9930, (q15_t)0x4C3F,
+	(q15_t)0x9592, (q15_t)0x471C, (q15_t)0x9235, (q15_t)0x41CE,
+	(q15_t)0x8F1D, (q15_t)0x3C56, (q15_t)0x8C4A, (q15_t)0x36BA,
+	(q15_t)0x89BE, (q15_t)0x30FB, (q15_t)0x877B, (q15_t)0x2B1F,
+	(q15_t)0x8582, (q15_t)0x2528, (q15_t)0x83D6, (q15_t)0x1F19,
+	(q15_t)0x8275, (q15_t)0x18F8, (q15_t)0x8162, (q15_t)0x12C8,
+	(q15_t)0x809D, (q15_t)0x0C8B, (q15_t)0x8027, (q15_t)0x0647,
+	(q15_t)0x8000, (q15_t)0x0000, (q15_t)0x8027, (q15_t)0xF9B8,
+	(q15_t)0x809D, (q15_t)0xF374, (q15_t)0x8162, (q15_t)0xED37,
+	(q15_t)0x8275, (q15_t)0xE707, (q15_t)0x83D6, (q15_t)0xE0E6,
+	(q15_t)0x8582, (q15_t)0xDAD7, (q15_t)0x877B, (q15_t)0xD4E0,
+	(q15_t)0x89BE, (q15_t)0xCF04, (q15_t)0x8C4A, (q15_t)0xC945,
+	(q15_t)0x8F1D, (q15_t)0xC3A9, (q15_t)0x9235, (q15_t)0xBE31,
+	(q15_t)0x9592, (q15_t)0xB8E3, (q15_t)0x9930, (q15_t)0xB3C0,
+	(q15_t)0x9D0D, (q15_t)0xAECC, (q15_t)0xA128, (q15_t)0xAA0A,
+	(q15_t)0xA57D, (q15_t)0xA57D, (q15_t)0xAA0A, (q15_t)0xA128,
+	(q15_t)0xAECC, (q15_t)0x9D0D, (q15_t)0xB3C0, (q15_t)0x9930,
+	(q15_t)0xB8E3, (q15_t)0x9592, (q15_t)0xBE31, (q15_t)0x9235,
+	(q15_t)0xC3A9, (q15_t)0x8F1D, (q15_t)0xC945, (q15_t)0x8C4A,
+	(q15_t)0xCF04, (q15_t)0x89BE, (q15_t)0xD4E0, (q15_t)0x877B,
+	(q15_t)0xDAD7, (q15_t)0x8582, (q15_t)0xE0E6, (q15_t)0x83D6,
+	(q15_t)0xE707, (q15_t)0x8275, (q15_t)0xED37, (q15_t)0x8162,
+	(q15_t)0xF374, (q15_t)0x809D, (q15_t)0xF9B8, (q15_t)0x8027
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q15_256)
+/**
+  @par
+  Example code for q15 Twiddle factors Generation::
+  @par
+  <pre>for (i = 0; i< 3N/4; i++)
+  {
+     twiddleCoefq15[2*i]   = cos(i * 2*PI/(float)N);
+     twiddleCoefq15[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 256, PI = 3.14159265358979
+  @par
+  Cos and Sin values are interleaved fashion
+  @par
+  Convert Floating point to q15(Fixed point 1.15):
+ 	round(twiddleCoefq15(i) * pow(2, 15))
+ */
+const q15_t twiddleCoef_256_q15[384] = {
+	(q15_t)0x7FFF, (q15_t)0x0000, (q15_t)0x7FF6, (q15_t)0x0324,
+	(q15_t)0x7FD8, (q15_t)0x0647, (q15_t)0x7FA7, (q15_t)0x096A,
+	(q15_t)0x7F62, (q15_t)0x0C8B, (q15_t)0x7F09, (q15_t)0x0FAB,
+	(q15_t)0x7E9D, (q15_t)0x12C8, (q15_t)0x7E1D, (q15_t)0x15E2,
+	(q15_t)0x7D8A, (q15_t)0x18F8, (q15_t)0x7CE3, (q15_t)0x1C0B,
+	(q15_t)0x7C29, (q15_t)0x1F19, (q15_t)0x7B5D, (q15_t)0x2223,
+	(q15_t)0x7A7D, (q15_t)0x2528, (q15_t)0x798A, (q15_t)0x2826,
+	(q15_t)0x7884, (q15_t)0x2B1F, (q15_t)0x776C, (q15_t)0x2E11,
+	(q15_t)0x7641, (q15_t)0x30FB, (q15_t)0x7504, (q15_t)0x33DE,
+	(q15_t)0x73B5, (q15_t)0x36BA, (q15_t)0x7255, (q15_t)0x398C,
+	(q15_t)0x70E2, (q15_t)0x3C56, (q15_t)0x6F5F, (q15_t)0x3F17,
+	(q15_t)0x6DCA, (q15_t)0x41CE, (q15_t)0x6C24, (q15_t)0x447A,
+	(q15_t)0x6A6D, (q15_t)0x471C, (q15_t)0x68A6, (q15_t)0x49B4,
+	(q15_t)0x66CF, (q15_t)0x4C3F, (q15_t)0x64E8, (q15_t)0x4EBF,
+	(q15_t)0x62F2, (q15_t)0x5133, (q15_t)0x60EC, (q15_t)0x539B,
+	(q15_t)0x5ED7, (q15_t)0x55F5, (q15_t)0x5CB4, (q15_t)0x5842,
+	(q15_t)0x5A82, (q15_t)0x5A82, (q15_t)0x5842, (q15_t)0x5CB4,
+	(q15_t)0x55F5, (q15_t)0x5ED7, (q15_t)0x539B, (q15_t)0x60EC,
+	(q15_t)0x5133, (q15_t)0x62F2, (q15_t)0x4EBF, (q15_t)0x64E8,
+	(q15_t)0x4C3F, (q15_t)0x66CF, (q15_t)0x49B4, (q15_t)0x68A6,
+	(q15_t)0x471C, (q15_t)0x6A6D, (q15_t)0x447A, (q15_t)0x6C24,
+	(q15_t)0x41CE, (q15_t)0x6DCA, (q15_t)0x3F17, (q15_t)0x6F5F,
+	(q15_t)0x3C56, (q15_t)0x70E2, (q15_t)0x398C, (q15_t)0x7255,
+	(q15_t)0x36BA, (q15_t)0x73B5, (q15_t)0x33DE, (q15_t)0x7504,
+	(q15_t)0x30FB, (q15_t)0x7641, (q15_t)0x2E11, (q15_t)0x776C,
+	(q15_t)0x2B1F, (q15_t)0x7884, (q15_t)0x2826, (q15_t)0x798A,
+	(q15_t)0x2528, (q15_t)0x7A7D, (q15_t)0x2223, (q15_t)0x7B5D,
+	(q15_t)0x1F19, (q15_t)0x7C29, (q15_t)0x1C0B, (q15_t)0x7CE3,
+	(q15_t)0x18F8, (q15_t)0x7D8A, (q15_t)0x15E2, (q15_t)0x7E1D,
+	(q15_t)0x12C8, (q15_t)0x7E9D, (q15_t)0x0FAB, (q15_t)0x7F09,
+	(q15_t)0x0C8B, (q15_t)0x7F62, (q15_t)0x096A, (q15_t)0x7FA7,
+	(q15_t)0x0647, (q15_t)0x7FD8, (q15_t)0x0324, (q15_t)0x7FF6,
+	(q15_t)0x0000, (q15_t)0x7FFF, (q15_t)0xFCDB, (q15_t)0x7FF6,
+	(q15_t)0xF9B8, (q15_t)0x7FD8, (q15_t)0xF695, (q15_t)0x7FA7,
+	(q15_t)0xF374, (q15_t)0x7F62, (q15_t)0xF054, (q15_t)0x7F09,
+	(q15_t)0xED37, (q15_t)0x7E9D, (q15_t)0xEA1D, (q15_t)0x7E1D,
+	(q15_t)0xE707, (q15_t)0x7D8A, (q15_t)0xE3F4, (q15_t)0x7CE3,
+	(q15_t)0xE0E6, (q15_t)0x7C29, (q15_t)0xDDDC, (q15_t)0x7B5D,
+	(q15_t)0xDAD7, (q15_t)0x7A7D, (q15_t)0xD7D9, (q15_t)0x798A,
+	(q15_t)0xD4E0, (q15_t)0x7884, (q15_t)0xD1EE, (q15_t)0x776C,
+	(q15_t)0xCF04, (q15_t)0x7641, (q15_t)0xCC21, (q15_t)0x7504,
+	(q15_t)0xC945, (q15_t)0x73B5, (q15_t)0xC673, (q15_t)0x7255,
+	(q15_t)0xC3A9, (q15_t)0x70E2, (q15_t)0xC0E8, (q15_t)0x6F5F,
+	(q15_t)0xBE31, (q15_t)0x6DCA, (q15_t)0xBB85, (q15_t)0x6C24,
+	(q15_t)0xB8E3, (q15_t)0x6A6D, (q15_t)0xB64B, (q15_t)0x68A6,
+	(q15_t)0xB3C0, (q15_t)0x66CF, (q15_t)0xB140, (q15_t)0x64E8,
+	(q15_t)0xAECC, (q15_t)0x62F2, (q15_t)0xAC64, (q15_t)0x60EC,
+	(q15_t)0xAA0A, (q15_t)0x5ED7, (q15_t)0xA7BD, (q15_t)0x5CB4,
+	(q15_t)0xA57D, (q15_t)0x5A82, (q15_t)0xA34B, (q15_t)0x5842,
+	(q15_t)0xA128, (q15_t)0x55F5, (q15_t)0x9F13, (q15_t)0x539B,
+	(q15_t)0x9D0D, (q15_t)0x5133, (q15_t)0x9B17, (q15_t)0x4EBF,
+	(q15_t)0x9930, (q15_t)0x4C3F, (q15_t)0x9759, (q15_t)0x49B4,
+	(q15_t)0x9592, (q15_t)0x471C, (q15_t)0x93DB, (q15_t)0x447A,
+	(q15_t)0x9235, (q15_t)0x41CE, (q15_t)0x90A0, (q15_t)0x3F17,
+	(q15_t)0x8F1D, (q15_t)0x3C56, (q15_t)0x8DAA, (q15_t)0x398C,
+	(q15_t)0x8C4A, (q15_t)0x36BA, (q15_t)0x8AFB, (q15_t)0x33DE,
+	(q15_t)0x89BE, (q15_t)0x30FB, (q15_t)0x8893, (q15_t)0x2E11,
+	(q15_t)0x877B, (q15_t)0x2B1F, (q15_t)0x8675, (q15_t)0x2826,
+	(q15_t)0x8582, (q15_t)0x2528, (q15_t)0x84A2, (q15_t)0x2223,
+	(q15_t)0x83D6, (q15_t)0x1F19, (q15_t)0x831C, (q15_t)0x1C0B,
+	(q15_t)0x8275, (q15_t)0x18F8, (q15_t)0x81E2, (q15_t)0x15E2,
+	(q15_t)0x8162, (q15_t)0x12C8, (q15_t)0x80F6, (q15_t)0x0FAB,
+	(q15_t)0x809D, (q15_t)0x0C8B, (q15_t)0x8058, (q15_t)0x096A,
+	(q15_t)0x8027, (q15_t)0x0647, (q15_t)0x8009, (q15_t)0x0324,
+	(q15_t)0x8000, (q15_t)0x0000, (q15_t)0x8009, (q15_t)0xFCDB,
+	(q15_t)0x8027, (q15_t)0xF9B8, (q15_t)0x8058, (q15_t)0xF695,
+	(q15_t)0x809D, (q15_t)0xF374, (q15_t)0x80F6, (q15_t)0xF054,
+	(q15_t)0x8162, (q15_t)0xED37, (q15_t)0x81E2, (q15_t)0xEA1D,
+	(q15_t)0x8275, (q15_t)0xE707, (q15_t)0x831C, (q15_t)0xE3F4,
+	(q15_t)0x83D6, (q15_t)0xE0E6, (q15_t)0x84A2, (q15_t)0xDDDC,
+	(q15_t)0x8582, (q15_t)0xDAD7, (q15_t)0x8675, (q15_t)0xD7D9,
+	(q15_t)0x877B, (q15_t)0xD4E0, (q15_t)0x8893, (q15_t)0xD1EE,
+	(q15_t)0x89BE, (q15_t)0xCF04, (q15_t)0x8AFB, (q15_t)0xCC21,
+	(q15_t)0x8C4A, (q15_t)0xC945, (q15_t)0x8DAA, (q15_t)0xC673,
+	(q15_t)0x8F1D, (q15_t)0xC3A9, (q15_t)0x90A0, (q15_t)0xC0E8,
+	(q15_t)0x9235, (q15_t)0xBE31, (q15_t)0x93DB, (q15_t)0xBB85,
+	(q15_t)0x9592, (q15_t)0xB8E3, (q15_t)0x9759, (q15_t)0xB64B,
+	(q15_t)0x9930, (q15_t)0xB3C0, (q15_t)0x9B17, (q15_t)0xB140,
+	(q15_t)0x9D0D, (q15_t)0xAECC, (q15_t)0x9F13, (q15_t)0xAC64,
+	(q15_t)0xA128, (q15_t)0xAA0A, (q15_t)0xA34B, (q15_t)0xA7BD,
+	(q15_t)0xA57D, (q15_t)0xA57D, (q15_t)0xA7BD, (q15_t)0xA34B,
+	(q15_t)0xAA0A, (q15_t)0xA128, (q15_t)0xAC64, (q15_t)0x9F13,
+	(q15_t)0xAECC, (q15_t)0x9D0D, (q15_t)0xB140, (q15_t)0x9B17,
+	(q15_t)0xB3C0, (q15_t)0x9930, (q15_t)0xB64B, (q15_t)0x9759,
+	(q15_t)0xB8E3, (q15_t)0x9592, (q15_t)0xBB85, (q15_t)0x93DB,
+	(q15_t)0xBE31, (q15_t)0x9235, (q15_t)0xC0E8, (q15_t)0x90A0,
+	(q15_t)0xC3A9, (q15_t)0x8F1D, (q15_t)0xC673, (q15_t)0x8DAA,
+	(q15_t)0xC945, (q15_t)0x8C4A, (q15_t)0xCC21, (q15_t)0x8AFB,
+	(q15_t)0xCF04, (q15_t)0x89BE, (q15_t)0xD1EE, (q15_t)0x8893,
+	(q15_t)0xD4E0, (q15_t)0x877B, (q15_t)0xD7D9, (q15_t)0x8675,
+	(q15_t)0xDAD7, (q15_t)0x8582, (q15_t)0xDDDC, (q15_t)0x84A2,
+	(q15_t)0xE0E6, (q15_t)0x83D6, (q15_t)0xE3F4, (q15_t)0x831C,
+	(q15_t)0xE707, (q15_t)0x8275, (q15_t)0xEA1D, (q15_t)0x81E2,
+	(q15_t)0xED37, (q15_t)0x8162, (q15_t)0xF054, (q15_t)0x80F6,
+	(q15_t)0xF374, (q15_t)0x809D, (q15_t)0xF695, (q15_t)0x8058,
+	(q15_t)0xF9B8, (q15_t)0x8027, (q15_t)0xFCDB, (q15_t)0x8009
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q15_512)
+/**
+  @par
+  Example code for q15 Twiddle factors Generation::
+  @par
+  <pre>for (i = 0; i< 3N/4; i++)
+  {
+     twiddleCoefq15[2*i]   = cos(i * 2*PI/(float)N);
+     twiddleCoefq15[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 512, PI = 3.14159265358979
+  @par
+  Cos and Sin values are interleaved fashion
+  @par
+  Convert Floating point to q15(Fixed point 1.15):
+ 	round(twiddleCoefq15(i) * pow(2, 15))
+ */
+const q15_t twiddleCoef_512_q15[768] = {
+	(q15_t)0x7FFF, (q15_t)0x0000, (q15_t)0x7FFD, (q15_t)0x0192,
+	(q15_t)0x7FF6, (q15_t)0x0324, (q15_t)0x7FE9, (q15_t)0x04B6,
+	(q15_t)0x7FD8, (q15_t)0x0647, (q15_t)0x7FC2, (q15_t)0x07D9,
+	(q15_t)0x7FA7, (q15_t)0x096A, (q15_t)0x7F87, (q15_t)0x0AFB,
+	(q15_t)0x7F62, (q15_t)0x0C8B, (q15_t)0x7F38, (q15_t)0x0E1B,
+	(q15_t)0x7F09, (q15_t)0x0FAB, (q15_t)0x7ED5, (q15_t)0x1139,
+	(q15_t)0x7E9D, (q15_t)0x12C8, (q15_t)0x7E5F, (q15_t)0x1455,
+	(q15_t)0x7E1D, (q15_t)0x15E2, (q15_t)0x7DD6, (q15_t)0x176D,
+	(q15_t)0x7D8A, (q15_t)0x18F8, (q15_t)0x7D39, (q15_t)0x1A82,
+	(q15_t)0x7CE3, (q15_t)0x1C0B, (q15_t)0x7C89, (q15_t)0x1D93,
+	(q15_t)0x7C29, (q15_t)0x1F19, (q15_t)0x7BC5, (q15_t)0x209F,
+	(q15_t)0x7B5D, (q15_t)0x2223, (q15_t)0x7AEF, (q15_t)0x23A6,
+	(q15_t)0x7A7D, (q15_t)0x2528, (q15_t)0x7A05, (q15_t)0x26A8,
+	(q15_t)0x798A, (q15_t)0x2826, (q15_t)0x7909, (q15_t)0x29A3,
+	(q15_t)0x7884, (q15_t)0x2B1F, (q15_t)0x77FA, (q15_t)0x2C98,
+	(q15_t)0x776C, (q15_t)0x2E11, (q15_t)0x76D9, (q15_t)0x2F87,
+	(q15_t)0x7641, (q15_t)0x30FB, (q15_t)0x75A5, (q15_t)0x326E,
+	(q15_t)0x7504, (q15_t)0x33DE, (q15_t)0x745F, (q15_t)0x354D,
+	(q15_t)0x73B5, (q15_t)0x36BA, (q15_t)0x7307, (q15_t)0x3824,
+	(q15_t)0x7255, (q15_t)0x398C, (q15_t)0x719E, (q15_t)0x3AF2,
+	(q15_t)0x70E2, (q15_t)0x3C56, (q15_t)0x7023, (q15_t)0x3DB8,
+	(q15_t)0x6F5F, (q15_t)0x3F17, (q15_t)0x6E96, (q15_t)0x4073,
+	(q15_t)0x6DCA, (q15_t)0x41CE, (q15_t)0x6CF9, (q15_t)0x4325,
+	(q15_t)0x6C24, (q15_t)0x447A, (q15_t)0x6B4A, (q15_t)0x45CD,
+	(q15_t)0x6A6D, (q15_t)0x471C, (q15_t)0x698C, (q15_t)0x4869,
+	(q15_t)0x68A6, (q15_t)0x49B4, (q15_t)0x67BD, (q15_t)0x4AFB,
+	(q15_t)0x66CF, (q15_t)0x4C3F, (q15_t)0x65DD, (q15_t)0x4D81,
+	(q15_t)0x64E8, (q15_t)0x4EBF, (q15_t)0x63EF, (q15_t)0x4FFB,
+	(q15_t)0x62F2, (q15_t)0x5133, (q15_t)0x61F1, (q15_t)0x5269,
+	(q15_t)0x60EC, (q15_t)0x539B, (q15_t)0x5FE3, (q15_t)0x54CA,
+	(q15_t)0x5ED7, (q15_t)0x55F5, (q15_t)0x5DC7, (q15_t)0x571D,
+	(q15_t)0x5CB4, (q15_t)0x5842, (q15_t)0x5B9D, (q15_t)0x5964,
+	(q15_t)0x5A82, (q15_t)0x5A82, (q15_t)0x5964, (q15_t)0x5B9D,
+	(q15_t)0x5842, (q15_t)0x5CB4, (q15_t)0x571D, (q15_t)0x5DC7,
+	(q15_t)0x55F5, (q15_t)0x5ED7, (q15_t)0x54CA, (q15_t)0x5FE3,
+	(q15_t)0x539B, (q15_t)0x60EC, (q15_t)0x5269, (q15_t)0x61F1,
+	(q15_t)0x5133, (q15_t)0x62F2, (q15_t)0x4FFB, (q15_t)0x63EF,
+	(q15_t)0x4EBF, (q15_t)0x64E8, (q15_t)0x4D81, (q15_t)0x65DD,
+	(q15_t)0x4C3F, (q15_t)0x66CF, (q15_t)0x4AFB, (q15_t)0x67BD,
+	(q15_t)0x49B4, (q15_t)0x68A6, (q15_t)0x4869, (q15_t)0x698C,
+	(q15_t)0x471C, (q15_t)0x6A6D, (q15_t)0x45CD, (q15_t)0x6B4A,
+	(q15_t)0x447A, (q15_t)0x6C24, (q15_t)0x4325, (q15_t)0x6CF9,
+	(q15_t)0x41CE, (q15_t)0x6DCA, (q15_t)0x4073, (q15_t)0x6E96,
+	(q15_t)0x3F17, (q15_t)0x6F5F, (q15_t)0x3DB8, (q15_t)0x7023,
+	(q15_t)0x3C56, (q15_t)0x70E2, (q15_t)0x3AF2, (q15_t)0x719E,
+	(q15_t)0x398C, (q15_t)0x7255, (q15_t)0x3824, (q15_t)0x7307,
+	(q15_t)0x36BA, (q15_t)0x73B5, (q15_t)0x354D, (q15_t)0x745F,
+	(q15_t)0x33DE, (q15_t)0x7504, (q15_t)0x326E, (q15_t)0x75A5,
+	(q15_t)0x30FB, (q15_t)0x7641, (q15_t)0x2F87, (q15_t)0x76D9,
+	(q15_t)0x2E11, (q15_t)0x776C, (q15_t)0x2C98, (q15_t)0x77FA,
+	(q15_t)0x2B1F, (q15_t)0x7884, (q15_t)0x29A3, (q15_t)0x7909,
+	(q15_t)0x2826, (q15_t)0x798A, (q15_t)0x26A8, (q15_t)0x7A05,
+	(q15_t)0x2528, (q15_t)0x7A7D, (q15_t)0x23A6, (q15_t)0x7AEF,
+	(q15_t)0x2223, (q15_t)0x7B5D, (q15_t)0x209F, (q15_t)0x7BC5,
+	(q15_t)0x1F19, (q15_t)0x7C29, (q15_t)0x1D93, (q15_t)0x7C89,
+	(q15_t)0x1C0B, (q15_t)0x7CE3, (q15_t)0x1A82, (q15_t)0x7D39,
+	(q15_t)0x18F8, (q15_t)0x7D8A, (q15_t)0x176D, (q15_t)0x7DD6,
+	(q15_t)0x15E2, (q15_t)0x7E1D, (q15_t)0x1455, (q15_t)0x7E5F,
+	(q15_t)0x12C8, (q15_t)0x7E9D, (q15_t)0x1139, (q15_t)0x7ED5,
+	(q15_t)0x0FAB, (q15_t)0x7F09, (q15_t)0x0E1B, (q15_t)0x7F38,
+	(q15_t)0x0C8B, (q15_t)0x7F62, (q15_t)0x0AFB, (q15_t)0x7F87,
+	(q15_t)0x096A, (q15_t)0x7FA7, (q15_t)0x07D9, (q15_t)0x7FC2,
+	(q15_t)0x0647, (q15_t)0x7FD8, (q15_t)0x04B6, (q15_t)0x7FE9,
+	(q15_t)0x0324, (q15_t)0x7FF6, (q15_t)0x0192, (q15_t)0x7FFD,
+	(q15_t)0x0000, (q15_t)0x7FFF, (q15_t)0xFE6D, (q15_t)0x7FFD,
+	(q15_t)0xFCDB, (q15_t)0x7FF6, (q15_t)0xFB49, (q15_t)0x7FE9,
+	(q15_t)0xF9B8, (q15_t)0x7FD8, (q15_t)0xF826, (q15_t)0x7FC2,
+	(q15_t)0xF695, (q15_t)0x7FA7, (q15_t)0xF504, (q15_t)0x7F87,
+	(q15_t)0xF374, (q15_t)0x7F62, (q15_t)0xF1E4, (q15_t)0x7F38,
+	(q15_t)0xF054, (q15_t)0x7F09, (q15_t)0xEEC6, (q15_t)0x7ED5,
+	(q15_t)0xED37, (q15_t)0x7E9D, (q15_t)0xEBAA, (q15_t)0x7E5F,
+	(q15_t)0xEA1D, (q15_t)0x7E1D, (q15_t)0xE892, (q15_t)0x7DD6,
+	(q15_t)0xE707, (q15_t)0x7D8A, (q15_t)0xE57D, (q15_t)0x7D39,
+	(q15_t)0xE3F4, (q15_t)0x7CE3, (q15_t)0xE26C, (q15_t)0x7C89,
+	(q15_t)0xE0E6, (q15_t)0x7C29, (q15_t)0xDF60, (q15_t)0x7BC5,
+	(q15_t)0xDDDC, (q15_t)0x7B5D, (q15_t)0xDC59, (q15_t)0x7AEF,
+	(q15_t)0xDAD7, (q15_t)0x7A7D, (q15_t)0xD957, (q15_t)0x7A05,
+	(q15_t)0xD7D9, (q15_t)0x798A, (q15_t)0xD65C, (q15_t)0x7909,
+	(q15_t)0xD4E0, (q15_t)0x7884, (q15_t)0xD367, (q15_t)0x77FA,
+	(q15_t)0xD1EE, (q15_t)0x776C, (q15_t)0xD078, (q15_t)0x76D9,
+	(q15_t)0xCF04, (q15_t)0x7641, (q15_t)0xCD91, (q15_t)0x75A5,
+	(q15_t)0xCC21, (q15_t)0x7504, (q15_t)0xCAB2, (q15_t)0x745F,
+	(q15_t)0xC945, (q15_t)0x73B5, (q15_t)0xC7DB, (q15_t)0x7307,
+	(q15_t)0xC673, (q15_t)0x7255, (q15_t)0xC50D, (q15_t)0x719E,
+	(q15_t)0xC3A9, (q15_t)0x70E2, (q15_t)0xC247, (q15_t)0x7023,
+	(q15_t)0xC0E8, (q15_t)0x6F5F, (q15_t)0xBF8C, (q15_t)0x6E96,
+	(q15_t)0xBE31, (q15_t)0x6DCA, (q15_t)0xBCDA, (q15_t)0x6CF9,
+	(q15_t)0xBB85, (q15_t)0x6C24, (q15_t)0xBA32, (q15_t)0x6B4A,
+	(q15_t)0xB8E3, (q15_t)0x6A6D, (q15_t)0xB796, (q15_t)0x698C,
+	(q15_t)0xB64B, (q15_t)0x68A6, (q15_t)0xB504, (q15_t)0x67BD,
+	(q15_t)0xB3C0, (q15_t)0x66CF, (q15_t)0xB27E, (q15_t)0x65DD,
+	(q15_t)0xB140, (q15_t)0x64E8, (q15_t)0xB004, (q15_t)0x63EF,
+	(q15_t)0xAECC, (q15_t)0x62F2, (q15_t)0xAD96, (q15_t)0x61F1,
+	(q15_t)0xAC64, (q15_t)0x60EC, (q15_t)0xAB35, (q15_t)0x5FE3,
+	(q15_t)0xAA0A, (q15_t)0x5ED7, (q15_t)0xA8E2, (q15_t)0x5DC7,
+	(q15_t)0xA7BD, (q15_t)0x5CB4, (q15_t)0xA69B, (q15_t)0x5B9D,
+	(q15_t)0xA57D, (q15_t)0x5A82, (q15_t)0xA462, (q15_t)0x5964,
+	(q15_t)0xA34B, (q15_t)0x5842, (q15_t)0xA238, (q15_t)0x571D,
+	(q15_t)0xA128, (q15_t)0x55F5, (q15_t)0xA01C, (q15_t)0x54CA,
+	(q15_t)0x9F13, (q15_t)0x539B, (q15_t)0x9E0E, (q15_t)0x5269,
+	(q15_t)0x9D0D, (q15_t)0x5133, (q15_t)0x9C10, (q15_t)0x4FFB,
+	(q15_t)0x9B17, (q15_t)0x4EBF, (q15_t)0x9A22, (q15_t)0x4D81,
+	(q15_t)0x9930, (q15_t)0x4C3F, (q15_t)0x9842, (q15_t)0x4AFB,
+	(q15_t)0x9759, (q15_t)0x49B4, (q15_t)0x9673, (q15_t)0x4869,
+	(q15_t)0x9592, (q15_t)0x471C, (q15_t)0x94B5, (q15_t)0x45CD,
+	(q15_t)0x93DB, (q15_t)0x447A, (q15_t)0x9306, (q15_t)0x4325,
+	(q15_t)0x9235, (q15_t)0x41CE, (q15_t)0x9169, (q15_t)0x4073,
+	(q15_t)0x90A0, (q15_t)0x3F17, (q15_t)0x8FDC, (q15_t)0x3DB8,
+	(q15_t)0x8F1D, (q15_t)0x3C56, (q15_t)0x8E61, (q15_t)0x3AF2,
+	(q15_t)0x8DAA, (q15_t)0x398C, (q15_t)0x8CF8, (q15_t)0x3824,
+	(q15_t)0x8C4A, (q15_t)0x36BA, (q15_t)0x8BA0, (q15_t)0x354D,
+	(q15_t)0x8AFB, (q15_t)0x33DE, (q15_t)0x8A5A, (q15_t)0x326E,
+	(q15_t)0x89BE, (q15_t)0x30FB, (q15_t)0x8926, (q15_t)0x2F87,
+	(q15_t)0x8893, (q15_t)0x2E11, (q15_t)0x8805, (q15_t)0x2C98,
+	(q15_t)0x877B, (q15_t)0x2B1F, (q15_t)0x86F6, (q15_t)0x29A3,
+	(q15_t)0x8675, (q15_t)0x2826, (q15_t)0x85FA, (q15_t)0x26A8,
+	(q15_t)0x8582, (q15_t)0x2528, (q15_t)0x8510, (q15_t)0x23A6,
+	(q15_t)0x84A2, (q15_t)0x2223, (q15_t)0x843A, (q15_t)0x209F,
+	(q15_t)0x83D6, (q15_t)0x1F19, (q15_t)0x8376, (q15_t)0x1D93,
+	(q15_t)0x831C, (q15_t)0x1C0B, (q15_t)0x82C6, (q15_t)0x1A82,
+	(q15_t)0x8275, (q15_t)0x18F8, (q15_t)0x8229, (q15_t)0x176D,
+	(q15_t)0x81E2, (q15_t)0x15E2, (q15_t)0x81A0, (q15_t)0x1455,
+	(q15_t)0x8162, (q15_t)0x12C8, (q15_t)0x812A, (q15_t)0x1139,
+	(q15_t)0x80F6, (q15_t)0x0FAB, (q15_t)0x80C7, (q15_t)0x0E1B,
+	(q15_t)0x809D, (q15_t)0x0C8B, (q15_t)0x8078, (q15_t)0x0AFB,
+	(q15_t)0x8058, (q15_t)0x096A, (q15_t)0x803D, (q15_t)0x07D9,
+	(q15_t)0x8027, (q15_t)0x0647, (q15_t)0x8016, (q15_t)0x04B6,
+	(q15_t)0x8009, (q15_t)0x0324, (q15_t)0x8002, (q15_t)0x0192,
+	(q15_t)0x8000, (q15_t)0x0000, (q15_t)0x8002, (q15_t)0xFE6D,
+	(q15_t)0x8009, (q15_t)0xFCDB, (q15_t)0x8016, (q15_t)0xFB49,
+	(q15_t)0x8027, (q15_t)0xF9B8, (q15_t)0x803D, (q15_t)0xF826,
+	(q15_t)0x8058, (q15_t)0xF695, (q15_t)0x8078, (q15_t)0xF504,
+	(q15_t)0x809D, (q15_t)0xF374, (q15_t)0x80C7, (q15_t)0xF1E4,
+	(q15_t)0x80F6, (q15_t)0xF054, (q15_t)0x812A, (q15_t)0xEEC6,
+	(q15_t)0x8162, (q15_t)0xED37, (q15_t)0x81A0, (q15_t)0xEBAA,
+	(q15_t)0x81E2, (q15_t)0xEA1D, (q15_t)0x8229, (q15_t)0xE892,
+	(q15_t)0x8275, (q15_t)0xE707, (q15_t)0x82C6, (q15_t)0xE57D,
+	(q15_t)0x831C, (q15_t)0xE3F4, (q15_t)0x8376, (q15_t)0xE26C,
+	(q15_t)0x83D6, (q15_t)0xE0E6, (q15_t)0x843A, (q15_t)0xDF60,
+	(q15_t)0x84A2, (q15_t)0xDDDC, (q15_t)0x8510, (q15_t)0xDC59,
+	(q15_t)0x8582, (q15_t)0xDAD7, (q15_t)0x85FA, (q15_t)0xD957,
+	(q15_t)0x8675, (q15_t)0xD7D9, (q15_t)0x86F6, (q15_t)0xD65C,
+	(q15_t)0x877B, (q15_t)0xD4E0, (q15_t)0x8805, (q15_t)0xD367,
+	(q15_t)0x8893, (q15_t)0xD1EE, (q15_t)0x8926, (q15_t)0xD078,
+	(q15_t)0x89BE, (q15_t)0xCF04, (q15_t)0x8A5A, (q15_t)0xCD91,
+	(q15_t)0x8AFB, (q15_t)0xCC21, (q15_t)0x8BA0, (q15_t)0xCAB2,
+	(q15_t)0x8C4A, (q15_t)0xC945, (q15_t)0x8CF8, (q15_t)0xC7DB,
+	(q15_t)0x8DAA, (q15_t)0xC673, (q15_t)0x8E61, (q15_t)0xC50D,
+	(q15_t)0x8F1D, (q15_t)0xC3A9, (q15_t)0x8FDC, (q15_t)0xC247,
+	(q15_t)0x90A0, (q15_t)0xC0E8, (q15_t)0x9169, (q15_t)0xBF8C,
+	(q15_t)0x9235, (q15_t)0xBE31, (q15_t)0x9306, (q15_t)0xBCDA,
+	(q15_t)0x93DB, (q15_t)0xBB85, (q15_t)0x94B5, (q15_t)0xBA32,
+	(q15_t)0x9592, (q15_t)0xB8E3, (q15_t)0x9673, (q15_t)0xB796,
+	(q15_t)0x9759, (q15_t)0xB64B, (q15_t)0x9842, (q15_t)0xB504,
+	(q15_t)0x9930, (q15_t)0xB3C0, (q15_t)0x9A22, (q15_t)0xB27E,
+	(q15_t)0x9B17, (q15_t)0xB140, (q15_t)0x9C10, (q15_t)0xB004,
+	(q15_t)0x9D0D, (q15_t)0xAECC, (q15_t)0x9E0E, (q15_t)0xAD96,
+	(q15_t)0x9F13, (q15_t)0xAC64, (q15_t)0xA01C, (q15_t)0xAB35,
+	(q15_t)0xA128, (q15_t)0xAA0A, (q15_t)0xA238, (q15_t)0xA8E2,
+	(q15_t)0xA34B, (q15_t)0xA7BD, (q15_t)0xA462, (q15_t)0xA69B,
+	(q15_t)0xA57D, (q15_t)0xA57D, (q15_t)0xA69B, (q15_t)0xA462,
+	(q15_t)0xA7BD, (q15_t)0xA34B, (q15_t)0xA8E2, (q15_t)0xA238,
+	(q15_t)0xAA0A, (q15_t)0xA128, (q15_t)0xAB35, (q15_t)0xA01C,
+	(q15_t)0xAC64, (q15_t)0x9F13, (q15_t)0xAD96, (q15_t)0x9E0E,
+	(q15_t)0xAECC, (q15_t)0x9D0D, (q15_t)0xB004, (q15_t)0x9C10,
+	(q15_t)0xB140, (q15_t)0x9B17, (q15_t)0xB27E, (q15_t)0x9A22,
+	(q15_t)0xB3C0, (q15_t)0x9930, (q15_t)0xB504, (q15_t)0x9842,
+	(q15_t)0xB64B, (q15_t)0x9759, (q15_t)0xB796, (q15_t)0x9673,
+	(q15_t)0xB8E3, (q15_t)0x9592, (q15_t)0xBA32, (q15_t)0x94B5,
+	(q15_t)0xBB85, (q15_t)0x93DB, (q15_t)0xBCDA, (q15_t)0x9306,
+	(q15_t)0xBE31, (q15_t)0x9235, (q15_t)0xBF8C, (q15_t)0x9169,
+	(q15_t)0xC0E8, (q15_t)0x90A0, (q15_t)0xC247, (q15_t)0x8FDC,
+	(q15_t)0xC3A9, (q15_t)0x8F1D, (q15_t)0xC50D, (q15_t)0x8E61,
+	(q15_t)0xC673, (q15_t)0x8DAA, (q15_t)0xC7DB, (q15_t)0x8CF8,
+	(q15_t)0xC945, (q15_t)0x8C4A, (q15_t)0xCAB2, (q15_t)0x8BA0,
+	(q15_t)0xCC21, (q15_t)0x8AFB, (q15_t)0xCD91, (q15_t)0x8A5A,
+	(q15_t)0xCF04, (q15_t)0x89BE, (q15_t)0xD078, (q15_t)0x8926,
+	(q15_t)0xD1EE, (q15_t)0x8893, (q15_t)0xD367, (q15_t)0x8805,
+	(q15_t)0xD4E0, (q15_t)0x877B, (q15_t)0xD65C, (q15_t)0x86F6,
+	(q15_t)0xD7D9, (q15_t)0x8675, (q15_t)0xD957, (q15_t)0x85FA,
+	(q15_t)0xDAD7, (q15_t)0x8582, (q15_t)0xDC59, (q15_t)0x8510,
+	(q15_t)0xDDDC, (q15_t)0x84A2, (q15_t)0xDF60, (q15_t)0x843A,
+	(q15_t)0xE0E6, (q15_t)0x83D6, (q15_t)0xE26C, (q15_t)0x8376,
+	(q15_t)0xE3F4, (q15_t)0x831C, (q15_t)0xE57D, (q15_t)0x82C6,
+	(q15_t)0xE707, (q15_t)0x8275, (q15_t)0xE892, (q15_t)0x8229,
+	(q15_t)0xEA1D, (q15_t)0x81E2, (q15_t)0xEBAA, (q15_t)0x81A0,
+	(q15_t)0xED37, (q15_t)0x8162, (q15_t)0xEEC6, (q15_t)0x812A,
+	(q15_t)0xF054, (q15_t)0x80F6, (q15_t)0xF1E4, (q15_t)0x80C7,
+	(q15_t)0xF374, (q15_t)0x809D, (q15_t)0xF504, (q15_t)0x8078,
+	(q15_t)0xF695, (q15_t)0x8058, (q15_t)0xF826, (q15_t)0x803D,
+	(q15_t)0xF9B8, (q15_t)0x8027, (q15_t)0xFB49, (q15_t)0x8016,
+	(q15_t)0xFCDB, (q15_t)0x8009, (q15_t)0xFE6D, (q15_t)0x8002
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q15_1024)
+/**
+  @par
+  Example code for q15 Twiddle factors Generation::
+  @par
+  <pre>for (i = 0; i< 3N/4; i++)
+  {
+     twiddleCoefq15[2*i]   = cos(i * 2*PI/(float)N);
+     twiddleCoefq15[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 1024, PI = 3.14159265358979
+  @par
+  Cos and Sin values are interleaved fashion
+  @par
+  Convert Floating point to q15(Fixed point 1.15):
+ 	round(twiddleCoefq15(i) * pow(2, 15))
+ 
+ */
+const q15_t twiddleCoef_1024_q15[1536] = {
+	(q15_t)0x7FFF, (q15_t)0x0000, (q15_t)0x7FFF, (q15_t)0x00C9,
+	(q15_t)0x7FFD, (q15_t)0x0192, (q15_t)0x7FFA, (q15_t)0x025B,
+	(q15_t)0x7FF6, (q15_t)0x0324, (q15_t)0x7FF0, (q15_t)0x03ED,
+	(q15_t)0x7FE9, (q15_t)0x04B6, (q15_t)0x7FE1, (q15_t)0x057F,
+	(q15_t)0x7FD8, (q15_t)0x0647, (q15_t)0x7FCE, (q15_t)0x0710,
+	(q15_t)0x7FC2, (q15_t)0x07D9, (q15_t)0x7FB5, (q15_t)0x08A2,
+	(q15_t)0x7FA7, (q15_t)0x096A, (q15_t)0x7F97, (q15_t)0x0A33,
+	(q15_t)0x7F87, (q15_t)0x0AFB, (q15_t)0x7F75, (q15_t)0x0BC3,
+	(q15_t)0x7F62, (q15_t)0x0C8B, (q15_t)0x7F4D, (q15_t)0x0D53,
+	(q15_t)0x7F38, (q15_t)0x0E1B, (q15_t)0x7F21, (q15_t)0x0EE3,
+	(q15_t)0x7F09, (q15_t)0x0FAB, (q15_t)0x7EF0, (q15_t)0x1072,
+	(q15_t)0x7ED5, (q15_t)0x1139, (q15_t)0x7EBA, (q15_t)0x1201,
+	(q15_t)0x7E9D, (q15_t)0x12C8, (q15_t)0x7E7F, (q15_t)0x138E,
+	(q15_t)0x7E5F, (q15_t)0x1455, (q15_t)0x7E3F, (q15_t)0x151B,
+	(q15_t)0x7E1D, (q15_t)0x15E2, (q15_t)0x7DFA, (q15_t)0x16A8,
+	(q15_t)0x7DD6, (q15_t)0x176D, (q15_t)0x7DB0, (q15_t)0x1833,
+	(q15_t)0x7D8A, (q15_t)0x18F8, (q15_t)0x7D62, (q15_t)0x19BD,
+	(q15_t)0x7D39, (q15_t)0x1A82, (q15_t)0x7D0F, (q15_t)0x1B47,
+	(q15_t)0x7CE3, (q15_t)0x1C0B, (q15_t)0x7CB7, (q15_t)0x1CCF,
+	(q15_t)0x7C89, (q15_t)0x1D93, (q15_t)0x7C5A, (q15_t)0x1E56,
+	(q15_t)0x7C29, (q15_t)0x1F19, (q15_t)0x7BF8, (q15_t)0x1FDC,
+	(q15_t)0x7BC5, (q15_t)0x209F, (q15_t)0x7B92, (q15_t)0x2161,
+	(q15_t)0x7B5D, (q15_t)0x2223, (q15_t)0x7B26, (q15_t)0x22E5,
+	(q15_t)0x7AEF, (q15_t)0x23A6, (q15_t)0x7AB6, (q15_t)0x2467,
+	(q15_t)0x7A7D, (q15_t)0x2528, (q15_t)0x7A42, (q15_t)0x25E8,
+	(q15_t)0x7A05, (q15_t)0x26A8, (q15_t)0x79C8, (q15_t)0x2767,
+	(q15_t)0x798A, (q15_t)0x2826, (q15_t)0x794A, (q15_t)0x28E5,
+	(q15_t)0x7909, (q15_t)0x29A3, (q15_t)0x78C7, (q15_t)0x2A61,
+	(q15_t)0x7884, (q15_t)0x2B1F, (q15_t)0x7840, (q15_t)0x2BDC,
+	(q15_t)0x77FA, (q15_t)0x2C98, (q15_t)0x77B4, (q15_t)0x2D55,
+	(q15_t)0x776C, (q15_t)0x2E11, (q15_t)0x7723, (q15_t)0x2ECC,
+	(q15_t)0x76D9, (q15_t)0x2F87, (q15_t)0x768E, (q15_t)0x3041,
+	(q15_t)0x7641, (q15_t)0x30FB, (q15_t)0x75F4, (q15_t)0x31B5,
+	(q15_t)0x75A5, (q15_t)0x326E, (q15_t)0x7555, (q15_t)0x3326,
+	(q15_t)0x7504, (q15_t)0x33DE, (q15_t)0x74B2, (q15_t)0x3496,
+	(q15_t)0x745F, (q15_t)0x354D, (q15_t)0x740B, (q15_t)0x3604,
+	(q15_t)0x73B5, (q15_t)0x36BA, (q15_t)0x735F, (q15_t)0x376F,
+	(q15_t)0x7307, (q15_t)0x3824, (q15_t)0x72AF, (q15_t)0x38D8,
+	(q15_t)0x7255, (q15_t)0x398C, (q15_t)0x71FA, (q15_t)0x3A40,
+	(q15_t)0x719E, (q15_t)0x3AF2, (q15_t)0x7141, (q15_t)0x3BA5,
+	(q15_t)0x70E2, (q15_t)0x3C56, (q15_t)0x7083, (q15_t)0x3D07,
+	(q15_t)0x7023, (q15_t)0x3DB8, (q15_t)0x6FC1, (q15_t)0x3E68,
+	(q15_t)0x6F5F, (q15_t)0x3F17, (q15_t)0x6EFB, (q15_t)0x3FC5,
+	(q15_t)0x6E96, (q15_t)0x4073, (q15_t)0x6E30, (q15_t)0x4121,
+	(q15_t)0x6DCA, (q15_t)0x41CE, (q15_t)0x6D62, (q15_t)0x427A,
+	(q15_t)0x6CF9, (q15_t)0x4325, (q15_t)0x6C8F, (q15_t)0x43D0,
+	(q15_t)0x6C24, (q15_t)0x447A, (q15_t)0x6BB8, (q15_t)0x4524,
+	(q15_t)0x6B4A, (q15_t)0x45CD, (q15_t)0x6ADC, (q15_t)0x4675,
+	(q15_t)0x6A6D, (q15_t)0x471C, (q15_t)0x69FD, (q15_t)0x47C3,
+	(q15_t)0x698C, (q15_t)0x4869, (q15_t)0x6919, (q15_t)0x490F,
+	(q15_t)0x68A6, (q15_t)0x49B4, (q15_t)0x6832, (q15_t)0x4A58,
+	(q15_t)0x67BD, (q15_t)0x4AFB, (q15_t)0x6746, (q15_t)0x4B9E,
+	(q15_t)0x66CF, (q15_t)0x4C3F, (q15_t)0x6657, (q15_t)0x4CE1,
+	(q15_t)0x65DD, (q15_t)0x4D81, (q15_t)0x6563, (q15_t)0x4E21,
+	(q15_t)0x64E8, (q15_t)0x4EBF, (q15_t)0x646C, (q15_t)0x4F5E,
+	(q15_t)0x63EF, (q15_t)0x4FFB, (q15_t)0x6371, (q15_t)0x5097,
+	(q15_t)0x62F2, (q15_t)0x5133, (q15_t)0x6271, (q15_t)0x51CE,
+	(q15_t)0x61F1, (q15_t)0x5269, (q15_t)0x616F, (q15_t)0x5302,
+	(q15_t)0x60EC, (q15_t)0x539B, (q15_t)0x6068, (q15_t)0x5433,
+	(q15_t)0x5FE3, (q15_t)0x54CA, (q15_t)0x5F5E, (q15_t)0x5560,
+	(q15_t)0x5ED7, (q15_t)0x55F5, (q15_t)0x5E50, (q15_t)0x568A,
+	(q15_t)0x5DC7, (q15_t)0x571D, (q15_t)0x5D3E, (q15_t)0x57B0,
+	(q15_t)0x5CB4, (q15_t)0x5842, (q15_t)0x5C29, (q15_t)0x58D4,
+	(q15_t)0x5B9D, (q15_t)0x5964, (q15_t)0x5B10, (q15_t)0x59F3,
+	(q15_t)0x5A82, (q15_t)0x5A82, (q15_t)0x59F3, (q15_t)0x5B10,
+	(q15_t)0x5964, (q15_t)0x5B9D, (q15_t)0x58D4, (q15_t)0x5C29,
+	(q15_t)0x5842, (q15_t)0x5CB4, (q15_t)0x57B0, (q15_t)0x5D3E,
+	(q15_t)0x571D, (q15_t)0x5DC7, (q15_t)0x568A, (q15_t)0x5E50,
+	(q15_t)0x55F5, (q15_t)0x5ED7, (q15_t)0x5560, (q15_t)0x5F5E,
+	(q15_t)0x54CA, (q15_t)0x5FE3, (q15_t)0x5433, (q15_t)0x6068,
+	(q15_t)0x539B, (q15_t)0x60EC, (q15_t)0x5302, (q15_t)0x616F,
+	(q15_t)0x5269, (q15_t)0x61F1, (q15_t)0x51CE, (q15_t)0x6271,
+	(q15_t)0x5133, (q15_t)0x62F2, (q15_t)0x5097, (q15_t)0x6371,
+	(q15_t)0x4FFB, (q15_t)0x63EF, (q15_t)0x4F5E, (q15_t)0x646C,
+	(q15_t)0x4EBF, (q15_t)0x64E8, (q15_t)0x4E21, (q15_t)0x6563,
+	(q15_t)0x4D81, (q15_t)0x65DD, (q15_t)0x4CE1, (q15_t)0x6657,
+	(q15_t)0x4C3F, (q15_t)0x66CF, (q15_t)0x4B9E, (q15_t)0x6746,
+	(q15_t)0x4AFB, (q15_t)0x67BD, (q15_t)0x4A58, (q15_t)0x6832,
+	(q15_t)0x49B4, (q15_t)0x68A6, (q15_t)0x490F, (q15_t)0x6919,
+	(q15_t)0x4869, (q15_t)0x698C, (q15_t)0x47C3, (q15_t)0x69FD,
+	(q15_t)0x471C, (q15_t)0x6A6D, (q15_t)0x4675, (q15_t)0x6ADC,
+	(q15_t)0x45CD, (q15_t)0x6B4A, (q15_t)0x4524, (q15_t)0x6BB8,
+	(q15_t)0x447A, (q15_t)0x6C24, (q15_t)0x43D0, (q15_t)0x6C8F,
+	(q15_t)0x4325, (q15_t)0x6CF9, (q15_t)0x427A, (q15_t)0x6D62,
+	(q15_t)0x41CE, (q15_t)0x6DCA, (q15_t)0x4121, (q15_t)0x6E30,
+	(q15_t)0x4073, (q15_t)0x6E96, (q15_t)0x3FC5, (q15_t)0x6EFB,
+	(q15_t)0x3F17, (q15_t)0x6F5F, (q15_t)0x3E68, (q15_t)0x6FC1,
+	(q15_t)0x3DB8, (q15_t)0x7023, (q15_t)0x3D07, (q15_t)0x7083,
+	(q15_t)0x3C56, (q15_t)0x70E2, (q15_t)0x3BA5, (q15_t)0x7141,
+	(q15_t)0x3AF2, (q15_t)0x719E, (q15_t)0x3A40, (q15_t)0x71FA,
+	(q15_t)0x398C, (q15_t)0x7255, (q15_t)0x38D8, (q15_t)0x72AF,
+	(q15_t)0x3824, (q15_t)0x7307, (q15_t)0x376F, (q15_t)0x735F,
+	(q15_t)0x36BA, (q15_t)0x73B5, (q15_t)0x3604, (q15_t)0x740B,
+	(q15_t)0x354D, (q15_t)0x745F, (q15_t)0x3496, (q15_t)0x74B2,
+	(q15_t)0x33DE, (q15_t)0x7504, (q15_t)0x3326, (q15_t)0x7555,
+	(q15_t)0x326E, (q15_t)0x75A5, (q15_t)0x31B5, (q15_t)0x75F4,
+	(q15_t)0x30FB, (q15_t)0x7641, (q15_t)0x3041, (q15_t)0x768E,
+	(q15_t)0x2F87, (q15_t)0x76D9, (q15_t)0x2ECC, (q15_t)0x7723,
+	(q15_t)0x2E11, (q15_t)0x776C, (q15_t)0x2D55, (q15_t)0x77B4,
+	(q15_t)0x2C98, (q15_t)0x77FA, (q15_t)0x2BDC, (q15_t)0x7840,
+	(q15_t)0x2B1F, (q15_t)0x7884, (q15_t)0x2A61, (q15_t)0x78C7,
+	(q15_t)0x29A3, (q15_t)0x7909, (q15_t)0x28E5, (q15_t)0x794A,
+	(q15_t)0x2826, (q15_t)0x798A, (q15_t)0x2767, (q15_t)0x79C8,
+	(q15_t)0x26A8, (q15_t)0x7A05, (q15_t)0x25E8, (q15_t)0x7A42,
+	(q15_t)0x2528, (q15_t)0x7A7D, (q15_t)0x2467, (q15_t)0x7AB6,
+	(q15_t)0x23A6, (q15_t)0x7AEF, (q15_t)0x22E5, (q15_t)0x7B26,
+	(q15_t)0x2223, (q15_t)0x7B5D, (q15_t)0x2161, (q15_t)0x7B92,
+	(q15_t)0x209F, (q15_t)0x7BC5, (q15_t)0x1FDC, (q15_t)0x7BF8,
+	(q15_t)0x1F19, (q15_t)0x7C29, (q15_t)0x1E56, (q15_t)0x7C5A,
+	(q15_t)0x1D93, (q15_t)0x7C89, (q15_t)0x1CCF, (q15_t)0x7CB7,
+	(q15_t)0x1C0B, (q15_t)0x7CE3, (q15_t)0x1B47, (q15_t)0x7D0F,
+	(q15_t)0x1A82, (q15_t)0x7D39, (q15_t)0x19BD, (q15_t)0x7D62,
+	(q15_t)0x18F8, (q15_t)0x7D8A, (q15_t)0x1833, (q15_t)0x7DB0,
+	(q15_t)0x176D, (q15_t)0x7DD6, (q15_t)0x16A8, (q15_t)0x7DFA,
+	(q15_t)0x15E2, (q15_t)0x7E1D, (q15_t)0x151B, (q15_t)0x7E3F,
+	(q15_t)0x1455, (q15_t)0x7E5F, (q15_t)0x138E, (q15_t)0x7E7F,
+	(q15_t)0x12C8, (q15_t)0x7E9D, (q15_t)0x1201, (q15_t)0x7EBA,
+	(q15_t)0x1139, (q15_t)0x7ED5, (q15_t)0x1072, (q15_t)0x7EF0,
+	(q15_t)0x0FAB, (q15_t)0x7F09, (q15_t)0x0EE3, (q15_t)0x7F21,
+	(q15_t)0x0E1B, (q15_t)0x7F38, (q15_t)0x0D53, (q15_t)0x7F4D,
+	(q15_t)0x0C8B, (q15_t)0x7F62, (q15_t)0x0BC3, (q15_t)0x7F75,
+	(q15_t)0x0AFB, (q15_t)0x7F87, (q15_t)0x0A33, (q15_t)0x7F97,
+	(q15_t)0x096A, (q15_t)0x7FA7, (q15_t)0x08A2, (q15_t)0x7FB5,
+	(q15_t)0x07D9, (q15_t)0x7FC2, (q15_t)0x0710, (q15_t)0x7FCE,
+	(q15_t)0x0647, (q15_t)0x7FD8, (q15_t)0x057F, (q15_t)0x7FE1,
+	(q15_t)0x04B6, (q15_t)0x7FE9, (q15_t)0x03ED, (q15_t)0x7FF0,
+	(q15_t)0x0324, (q15_t)0x7FF6, (q15_t)0x025B, (q15_t)0x7FFA,
+	(q15_t)0x0192, (q15_t)0x7FFD, (q15_t)0x00C9, (q15_t)0x7FFF,
+	(q15_t)0x0000, (q15_t)0x7FFF, (q15_t)0xFF36, (q15_t)0x7FFF,
+	(q15_t)0xFE6D, (q15_t)0x7FFD, (q15_t)0xFDA4, (q15_t)0x7FFA,
+	(q15_t)0xFCDB, (q15_t)0x7FF6, (q15_t)0xFC12, (q15_t)0x7FF0,
+	(q15_t)0xFB49, (q15_t)0x7FE9, (q15_t)0xFA80, (q15_t)0x7FE1,
+	(q15_t)0xF9B8, (q15_t)0x7FD8, (q15_t)0xF8EF, (q15_t)0x7FCE,
+	(q15_t)0xF826, (q15_t)0x7FC2, (q15_t)0xF75D, (q15_t)0x7FB5,
+	(q15_t)0xF695, (q15_t)0x7FA7, (q15_t)0xF5CC, (q15_t)0x7F97,
+	(q15_t)0xF504, (q15_t)0x7F87, (q15_t)0xF43C, (q15_t)0x7F75,
+	(q15_t)0xF374, (q15_t)0x7F62, (q15_t)0xF2AC, (q15_t)0x7F4D,
+	(q15_t)0xF1E4, (q15_t)0x7F38, (q15_t)0xF11C, (q15_t)0x7F21,
+	(q15_t)0xF054, (q15_t)0x7F09, (q15_t)0xEF8D, (q15_t)0x7EF0,
+	(q15_t)0xEEC6, (q15_t)0x7ED5, (q15_t)0xEDFE, (q15_t)0x7EBA,
+	(q15_t)0xED37, (q15_t)0x7E9D, (q15_t)0xEC71, (q15_t)0x7E7F,
+	(q15_t)0xEBAA, (q15_t)0x7E5F, (q15_t)0xEAE4, (q15_t)0x7E3F,
+	(q15_t)0xEA1D, (q15_t)0x7E1D, (q15_t)0xE957, (q15_t)0x7DFA,
+	(q15_t)0xE892, (q15_t)0x7DD6, (q15_t)0xE7CC, (q15_t)0x7DB0,
+	(q15_t)0xE707, (q15_t)0x7D8A, (q15_t)0xE642, (q15_t)0x7D62,
+	(q15_t)0xE57D, (q15_t)0x7D39, (q15_t)0xE4B8, (q15_t)0x7D0F,
+	(q15_t)0xE3F4, (q15_t)0x7CE3, (q15_t)0xE330, (q15_t)0x7CB7,
+	(q15_t)0xE26C, (q15_t)0x7C89, (q15_t)0xE1A9, (q15_t)0x7C5A,
+	(q15_t)0xE0E6, (q15_t)0x7C29, (q15_t)0xE023, (q15_t)0x7BF8,
+	(q15_t)0xDF60, (q15_t)0x7BC5, (q15_t)0xDE9E, (q15_t)0x7B92,
+	(q15_t)0xDDDC, (q15_t)0x7B5D, (q15_t)0xDD1A, (q15_t)0x7B26,
+	(q15_t)0xDC59, (q15_t)0x7AEF, (q15_t)0xDB98, (q15_t)0x7AB6,
+	(q15_t)0xDAD7, (q15_t)0x7A7D, (q15_t)0xDA17, (q15_t)0x7A42,
+	(q15_t)0xD957, (q15_t)0x7A05, (q15_t)0xD898, (q15_t)0x79C8,
+	(q15_t)0xD7D9, (q15_t)0x798A, (q15_t)0xD71A, (q15_t)0x794A,
+	(q15_t)0xD65C, (q15_t)0x7909, (q15_t)0xD59E, (q15_t)0x78C7,
+	(q15_t)0xD4E0, (q15_t)0x7884, (q15_t)0xD423, (q15_t)0x7840,
+	(q15_t)0xD367, (q15_t)0x77FA, (q15_t)0xD2AA, (q15_t)0x77B4,
+	(q15_t)0xD1EE, (q15_t)0x776C, (q15_t)0xD133, (q15_t)0x7723,
+	(q15_t)0xD078, (q15_t)0x76D9, (q15_t)0xCFBE, (q15_t)0x768E,
+	(q15_t)0xCF04, (q15_t)0x7641, (q15_t)0xCE4A, (q15_t)0x75F4,
+	(q15_t)0xCD91, (q15_t)0x75A5, (q15_t)0xCCD9, (q15_t)0x7555,
+	(q15_t)0xCC21, (q15_t)0x7504, (q15_t)0xCB69, (q15_t)0x74B2,
+	(q15_t)0xCAB2, (q15_t)0x745F, (q15_t)0xC9FB, (q15_t)0x740B,
+	(q15_t)0xC945, (q15_t)0x73B5, (q15_t)0xC890, (q15_t)0x735F,
+	(q15_t)0xC7DB, (q15_t)0x7307, (q15_t)0xC727, (q15_t)0x72AF,
+	(q15_t)0xC673, (q15_t)0x7255, (q15_t)0xC5BF, (q15_t)0x71FA,
+	(q15_t)0xC50D, (q15_t)0x719E, (q15_t)0xC45A, (q15_t)0x7141,
+	(q15_t)0xC3A9, (q15_t)0x70E2, (q15_t)0xC2F8, (q15_t)0x7083,
+	(q15_t)0xC247, (q15_t)0x7023, (q15_t)0xC197, (q15_t)0x6FC1,
+	(q15_t)0xC0E8, (q15_t)0x6F5F, (q15_t)0xC03A, (q15_t)0x6EFB,
+	(q15_t)0xBF8C, (q15_t)0x6E96, (q15_t)0xBEDE, (q15_t)0x6E30,
+	(q15_t)0xBE31, (q15_t)0x6DCA, (q15_t)0xBD85, (q15_t)0x6D62,
+	(q15_t)0xBCDA, (q15_t)0x6CF9, (q15_t)0xBC2F, (q15_t)0x6C8F,
+	(q15_t)0xBB85, (q15_t)0x6C24, (q15_t)0xBADB, (q15_t)0x6BB8,
+	(q15_t)0xBA32, (q15_t)0x6B4A, (q15_t)0xB98A, (q15_t)0x6ADC,
+	(q15_t)0xB8E3, (q15_t)0x6A6D, (q15_t)0xB83C, (q15_t)0x69FD,
+	(q15_t)0xB796, (q15_t)0x698C, (q15_t)0xB6F0, (q15_t)0x6919,
+	(q15_t)0xB64B, (q15_t)0x68A6, (q15_t)0xB5A7, (q15_t)0x6832,
+	(q15_t)0xB504, (q15_t)0x67BD, (q15_t)0xB461, (q15_t)0x6746,
+	(q15_t)0xB3C0, (q15_t)0x66CF, (q15_t)0xB31E, (q15_t)0x6657,
+	(q15_t)0xB27E, (q15_t)0x65DD, (q15_t)0xB1DE, (q15_t)0x6563,
+	(q15_t)0xB140, (q15_t)0x64E8, (q15_t)0xB0A1, (q15_t)0x646C,
+	(q15_t)0xB004, (q15_t)0x63EF, (q15_t)0xAF68, (q15_t)0x6371,
+	(q15_t)0xAECC, (q15_t)0x62F2, (q15_t)0xAE31, (q15_t)0x6271,
+	(q15_t)0xAD96, (q15_t)0x61F1, (q15_t)0xACFD, (q15_t)0x616F,
+	(q15_t)0xAC64, (q15_t)0x60EC, (q15_t)0xABCC, (q15_t)0x6068,
+	(q15_t)0xAB35, (q15_t)0x5FE3, (q15_t)0xAA9F, (q15_t)0x5F5E,
+	(q15_t)0xAA0A, (q15_t)0x5ED7, (q15_t)0xA975, (q15_t)0x5E50,
+	(q15_t)0xA8E2, (q15_t)0x5DC7, (q15_t)0xA84F, (q15_t)0x5D3E,
+	(q15_t)0xA7BD, (q15_t)0x5CB4, (q15_t)0xA72B, (q15_t)0x5C29,
+	(q15_t)0xA69B, (q15_t)0x5B9D, (q15_t)0xA60C, (q15_t)0x5B10,
+	(q15_t)0xA57D, (q15_t)0x5A82, (q15_t)0xA4EF, (q15_t)0x59F3,
+	(q15_t)0xA462, (q15_t)0x5964, (q15_t)0xA3D6, (q15_t)0x58D4,
+	(q15_t)0xA34B, (q15_t)0x5842, (q15_t)0xA2C1, (q15_t)0x57B0,
+	(q15_t)0xA238, (q15_t)0x571D, (q15_t)0xA1AF, (q15_t)0x568A,
+	(q15_t)0xA128, (q15_t)0x55F5, (q15_t)0xA0A1, (q15_t)0x5560,
+	(q15_t)0xA01C, (q15_t)0x54CA, (q15_t)0x9F97, (q15_t)0x5433,
+	(q15_t)0x9F13, (q15_t)0x539B, (q15_t)0x9E90, (q15_t)0x5302,
+	(q15_t)0x9E0E, (q15_t)0x5269, (q15_t)0x9D8E, (q15_t)0x51CE,
+	(q15_t)0x9D0D, (q15_t)0x5133, (q15_t)0x9C8E, (q15_t)0x5097,
+	(q15_t)0x9C10, (q15_t)0x4FFB, (q15_t)0x9B93, (q15_t)0x4F5E,
+	(q15_t)0x9B17, (q15_t)0x4EBF, (q15_t)0x9A9C, (q15_t)0x4E21,
+	(q15_t)0x9A22, (q15_t)0x4D81, (q15_t)0x99A8, (q15_t)0x4CE1,
+	(q15_t)0x9930, (q15_t)0x4C3F, (q15_t)0x98B9, (q15_t)0x4B9E,
+	(q15_t)0x9842, (q15_t)0x4AFB, (q15_t)0x97CD, (q15_t)0x4A58,
+	(q15_t)0x9759, (q15_t)0x49B4, (q15_t)0x96E6, (q15_t)0x490F,
+	(q15_t)0x9673, (q15_t)0x4869, (q15_t)0x9602, (q15_t)0x47C3,
+	(q15_t)0x9592, (q15_t)0x471C, (q15_t)0x9523, (q15_t)0x4675,
+	(q15_t)0x94B5, (q15_t)0x45CD, (q15_t)0x9447, (q15_t)0x4524,
+	(q15_t)0x93DB, (q15_t)0x447A, (q15_t)0x9370, (q15_t)0x43D0,
+	(q15_t)0x9306, (q15_t)0x4325, (q15_t)0x929D, (q15_t)0x427A,
+	(q15_t)0x9235, (q15_t)0x41CE, (q15_t)0x91CF, (q15_t)0x4121,
+	(q15_t)0x9169, (q15_t)0x4073, (q15_t)0x9104, (q15_t)0x3FC5,
+	(q15_t)0x90A0, (q15_t)0x3F17, (q15_t)0x903E, (q15_t)0x3E68,
+	(q15_t)0x8FDC, (q15_t)0x3DB8, (q15_t)0x8F7C, (q15_t)0x3D07,
+	(q15_t)0x8F1D, (q15_t)0x3C56, (q15_t)0x8EBE, (q15_t)0x3BA5,
+	(q15_t)0x8E61, (q15_t)0x3AF2, (q15_t)0x8E05, (q15_t)0x3A40,
+	(q15_t)0x8DAA, (q15_t)0x398C, (q15_t)0x8D50, (q15_t)0x38D8,
+	(q15_t)0x8CF8, (q15_t)0x3824, (q15_t)0x8CA0, (q15_t)0x376F,
+	(q15_t)0x8C4A, (q15_t)0x36BA, (q15_t)0x8BF4, (q15_t)0x3604,
+	(q15_t)0x8BA0, (q15_t)0x354D, (q15_t)0x8B4D, (q15_t)0x3496,
+	(q15_t)0x8AFB, (q15_t)0x33DE, (q15_t)0x8AAA, (q15_t)0x3326,
+	(q15_t)0x8A5A, (q15_t)0x326E, (q15_t)0x8A0B, (q15_t)0x31B5,
+	(q15_t)0x89BE, (q15_t)0x30FB, (q15_t)0x8971, (q15_t)0x3041,
+	(q15_t)0x8926, (q15_t)0x2F87, (q15_t)0x88DC, (q15_t)0x2ECC,
+	(q15_t)0x8893, (q15_t)0x2E11, (q15_t)0x884B, (q15_t)0x2D55,
+	(q15_t)0x8805, (q15_t)0x2C98, (q15_t)0x87BF, (q15_t)0x2BDC,
+	(q15_t)0x877B, (q15_t)0x2B1F, (q15_t)0x8738, (q15_t)0x2A61,
+	(q15_t)0x86F6, (q15_t)0x29A3, (q15_t)0x86B5, (q15_t)0x28E5,
+	(q15_t)0x8675, (q15_t)0x2826, (q15_t)0x8637, (q15_t)0x2767,
+	(q15_t)0x85FA, (q15_t)0x26A8, (q15_t)0x85BD, (q15_t)0x25E8,
+	(q15_t)0x8582, (q15_t)0x2528, (q15_t)0x8549, (q15_t)0x2467,
+	(q15_t)0x8510, (q15_t)0x23A6, (q15_t)0x84D9, (q15_t)0x22E5,
+	(q15_t)0x84A2, (q15_t)0x2223, (q15_t)0x846D, (q15_t)0x2161,
+	(q15_t)0x843A, (q15_t)0x209F, (q15_t)0x8407, (q15_t)0x1FDC,
+	(q15_t)0x83D6, (q15_t)0x1F19, (q15_t)0x83A5, (q15_t)0x1E56,
+	(q15_t)0x8376, (q15_t)0x1D93, (q15_t)0x8348, (q15_t)0x1CCF,
+	(q15_t)0x831C, (q15_t)0x1C0B, (q15_t)0x82F0, (q15_t)0x1B47,
+	(q15_t)0x82C6, (q15_t)0x1A82, (q15_t)0x829D, (q15_t)0x19BD,
+	(q15_t)0x8275, (q15_t)0x18F8, (q15_t)0x824F, (q15_t)0x1833,
+	(q15_t)0x8229, (q15_t)0x176D, (q15_t)0x8205, (q15_t)0x16A8,
+	(q15_t)0x81E2, (q15_t)0x15E2, (q15_t)0x81C0, (q15_t)0x151B,
+	(q15_t)0x81A0, (q15_t)0x1455, (q15_t)0x8180, (q15_t)0x138E,
+	(q15_t)0x8162, (q15_t)0x12C8, (q15_t)0x8145, (q15_t)0x1201,
+	(q15_t)0x812A, (q15_t)0x1139, (q15_t)0x810F, (q15_t)0x1072,
+	(q15_t)0x80F6, (q15_t)0x0FAB, (q15_t)0x80DE, (q15_t)0x0EE3,
+	(q15_t)0x80C7, (q15_t)0x0E1B, (q15_t)0x80B2, (q15_t)0x0D53,
+	(q15_t)0x809D, (q15_t)0x0C8B, (q15_t)0x808A, (q15_t)0x0BC3,
+	(q15_t)0x8078, (q15_t)0x0AFB, (q15_t)0x8068, (q15_t)0x0A33,
+	(q15_t)0x8058, (q15_t)0x096A, (q15_t)0x804A, (q15_t)0x08A2,
+	(q15_t)0x803D, (q15_t)0x07D9, (q15_t)0x8031, (q15_t)0x0710,
+	(q15_t)0x8027, (q15_t)0x0647, (q15_t)0x801E, (q15_t)0x057F,
+	(q15_t)0x8016, (q15_t)0x04B6, (q15_t)0x800F, (q15_t)0x03ED,
+	(q15_t)0x8009, (q15_t)0x0324, (q15_t)0x8005, (q15_t)0x025B,
+	(q15_t)0x8002, (q15_t)0x0192, (q15_t)0x8000, (q15_t)0x00C9,
+	(q15_t)0x8000, (q15_t)0x0000, (q15_t)0x8000, (q15_t)0xFF36,
+	(q15_t)0x8002, (q15_t)0xFE6D, (q15_t)0x8005, (q15_t)0xFDA4,
+	(q15_t)0x8009, (q15_t)0xFCDB, (q15_t)0x800F, (q15_t)0xFC12,
+	(q15_t)0x8016, (q15_t)0xFB49, (q15_t)0x801E, (q15_t)0xFA80,
+	(q15_t)0x8027, (q15_t)0xF9B8, (q15_t)0x8031, (q15_t)0xF8EF,
+	(q15_t)0x803D, (q15_t)0xF826, (q15_t)0x804A, (q15_t)0xF75D,
+	(q15_t)0x8058, (q15_t)0xF695, (q15_t)0x8068, (q15_t)0xF5CC,
+	(q15_t)0x8078, (q15_t)0xF504, (q15_t)0x808A, (q15_t)0xF43C,
+	(q15_t)0x809D, (q15_t)0xF374, (q15_t)0x80B2, (q15_t)0xF2AC,
+	(q15_t)0x80C7, (q15_t)0xF1E4, (q15_t)0x80DE, (q15_t)0xF11C,
+	(q15_t)0x80F6, (q15_t)0xF054, (q15_t)0x810F, (q15_t)0xEF8D,
+	(q15_t)0x812A, (q15_t)0xEEC6, (q15_t)0x8145, (q15_t)0xEDFE,
+	(q15_t)0x8162, (q15_t)0xED37, (q15_t)0x8180, (q15_t)0xEC71,
+	(q15_t)0x81A0, (q15_t)0xEBAA, (q15_t)0x81C0, (q15_t)0xEAE4,
+	(q15_t)0x81E2, (q15_t)0xEA1D, (q15_t)0x8205, (q15_t)0xE957,
+	(q15_t)0x8229, (q15_t)0xE892, (q15_t)0x824F, (q15_t)0xE7CC,
+	(q15_t)0x8275, (q15_t)0xE707, (q15_t)0x829D, (q15_t)0xE642,
+	(q15_t)0x82C6, (q15_t)0xE57D, (q15_t)0x82F0, (q15_t)0xE4B8,
+	(q15_t)0x831C, (q15_t)0xE3F4, (q15_t)0x8348, (q15_t)0xE330,
+	(q15_t)0x8376, (q15_t)0xE26C, (q15_t)0x83A5, (q15_t)0xE1A9,
+	(q15_t)0x83D6, (q15_t)0xE0E6, (q15_t)0x8407, (q15_t)0xE023,
+	(q15_t)0x843A, (q15_t)0xDF60, (q15_t)0x846D, (q15_t)0xDE9E,
+	(q15_t)0x84A2, (q15_t)0xDDDC, (q15_t)0x84D9, (q15_t)0xDD1A,
+	(q15_t)0x8510, (q15_t)0xDC59, (q15_t)0x8549, (q15_t)0xDB98,
+	(q15_t)0x8582, (q15_t)0xDAD7, (q15_t)0x85BD, (q15_t)0xDA17,
+	(q15_t)0x85FA, (q15_t)0xD957, (q15_t)0x8637, (q15_t)0xD898,
+	(q15_t)0x8675, (q15_t)0xD7D9, (q15_t)0x86B5, (q15_t)0xD71A,
+	(q15_t)0x86F6, (q15_t)0xD65C, (q15_t)0x8738, (q15_t)0xD59E,
+	(q15_t)0x877B, (q15_t)0xD4E0, (q15_t)0x87BF, (q15_t)0xD423,
+	(q15_t)0x8805, (q15_t)0xD367, (q15_t)0x884B, (q15_t)0xD2AA,
+	(q15_t)0x8893, (q15_t)0xD1EE, (q15_t)0x88DC, (q15_t)0xD133,
+	(q15_t)0x8926, (q15_t)0xD078, (q15_t)0x8971, (q15_t)0xCFBE,
+	(q15_t)0x89BE, (q15_t)0xCF04, (q15_t)0x8A0B, (q15_t)0xCE4A,
+	(q15_t)0x8A5A, (q15_t)0xCD91, (q15_t)0x8AAA, (q15_t)0xCCD9,
+	(q15_t)0x8AFB, (q15_t)0xCC21, (q15_t)0x8B4D, (q15_t)0xCB69,
+	(q15_t)0x8BA0, (q15_t)0xCAB2, (q15_t)0x8BF4, (q15_t)0xC9FB,
+	(q15_t)0x8C4A, (q15_t)0xC945, (q15_t)0x8CA0, (q15_t)0xC890,
+	(q15_t)0x8CF8, (q15_t)0xC7DB, (q15_t)0x8D50, (q15_t)0xC727,
+	(q15_t)0x8DAA, (q15_t)0xC673, (q15_t)0x8E05, (q15_t)0xC5BF,
+	(q15_t)0x8E61, (q15_t)0xC50D, (q15_t)0x8EBE, (q15_t)0xC45A,
+	(q15_t)0x8F1D, (q15_t)0xC3A9, (q15_t)0x8F7C, (q15_t)0xC2F8,
+	(q15_t)0x8FDC, (q15_t)0xC247, (q15_t)0x903E, (q15_t)0xC197,
+	(q15_t)0x90A0, (q15_t)0xC0E8, (q15_t)0x9104, (q15_t)0xC03A,
+	(q15_t)0x9169, (q15_t)0xBF8C, (q15_t)0x91CF, (q15_t)0xBEDE,
+	(q15_t)0x9235, (q15_t)0xBE31, (q15_t)0x929D, (q15_t)0xBD85,
+	(q15_t)0x9306, (q15_t)0xBCDA, (q15_t)0x9370, (q15_t)0xBC2F,
+	(q15_t)0x93DB, (q15_t)0xBB85, (q15_t)0x9447, (q15_t)0xBADB,
+	(q15_t)0x94B5, (q15_t)0xBA32, (q15_t)0x9523, (q15_t)0xB98A,
+	(q15_t)0x9592, (q15_t)0xB8E3, (q15_t)0x9602, (q15_t)0xB83C,
+	(q15_t)0x9673, (q15_t)0xB796, (q15_t)0x96E6, (q15_t)0xB6F0,
+	(q15_t)0x9759, (q15_t)0xB64B, (q15_t)0x97CD, (q15_t)0xB5A7,
+	(q15_t)0x9842, (q15_t)0xB504, (q15_t)0x98B9, (q15_t)0xB461,
+	(q15_t)0x9930, (q15_t)0xB3C0, (q15_t)0x99A8, (q15_t)0xB31E,
+	(q15_t)0x9A22, (q15_t)0xB27E, (q15_t)0x9A9C, (q15_t)0xB1DE,
+	(q15_t)0x9B17, (q15_t)0xB140, (q15_t)0x9B93, (q15_t)0xB0A1,
+	(q15_t)0x9C10, (q15_t)0xB004, (q15_t)0x9C8E, (q15_t)0xAF68,
+	(q15_t)0x9D0D, (q15_t)0xAECC, (q15_t)0x9D8E, (q15_t)0xAE31,
+	(q15_t)0x9E0E, (q15_t)0xAD96, (q15_t)0x9E90, (q15_t)0xACFD,
+	(q15_t)0x9F13, (q15_t)0xAC64, (q15_t)0x9F97, (q15_t)0xABCC,
+	(q15_t)0xA01C, (q15_t)0xAB35, (q15_t)0xA0A1, (q15_t)0xAA9F,
+	(q15_t)0xA128, (q15_t)0xAA0A, (q15_t)0xA1AF, (q15_t)0xA975,
+	(q15_t)0xA238, (q15_t)0xA8E2, (q15_t)0xA2C1, (q15_t)0xA84F,
+	(q15_t)0xA34B, (q15_t)0xA7BD, (q15_t)0xA3D6, (q15_t)0xA72B,
+	(q15_t)0xA462, (q15_t)0xA69B, (q15_t)0xA4EF, (q15_t)0xA60C,
+	(q15_t)0xA57D, (q15_t)0xA57D, (q15_t)0xA60C, (q15_t)0xA4EF,
+	(q15_t)0xA69B, (q15_t)0xA462, (q15_t)0xA72B, (q15_t)0xA3D6,
+	(q15_t)0xA7BD, (q15_t)0xA34B, (q15_t)0xA84F, (q15_t)0xA2C1,
+	(q15_t)0xA8E2, (q15_t)0xA238, (q15_t)0xA975, (q15_t)0xA1AF,
+	(q15_t)0xAA0A, (q15_t)0xA128, (q15_t)0xAA9F, (q15_t)0xA0A1,
+	(q15_t)0xAB35, (q15_t)0xA01C, (q15_t)0xABCC, (q15_t)0x9F97,
+	(q15_t)0xAC64, (q15_t)0x9F13, (q15_t)0xACFD, (q15_t)0x9E90,
+	(q15_t)0xAD96, (q15_t)0x9E0E, (q15_t)0xAE31, (q15_t)0x9D8E,
+	(q15_t)0xAECC, (q15_t)0x9D0D, (q15_t)0xAF68, (q15_t)0x9C8E,
+	(q15_t)0xB004, (q15_t)0x9C10, (q15_t)0xB0A1, (q15_t)0x9B93,
+	(q15_t)0xB140, (q15_t)0x9B17, (q15_t)0xB1DE, (q15_t)0x9A9C,
+	(q15_t)0xB27E, (q15_t)0x9A22, (q15_t)0xB31E, (q15_t)0x99A8,
+	(q15_t)0xB3C0, (q15_t)0x9930, (q15_t)0xB461, (q15_t)0x98B9,
+	(q15_t)0xB504, (q15_t)0x9842, (q15_t)0xB5A7, (q15_t)0x97CD,
+	(q15_t)0xB64B, (q15_t)0x9759, (q15_t)0xB6F0, (q15_t)0x96E6,
+	(q15_t)0xB796, (q15_t)0x9673, (q15_t)0xB83C, (q15_t)0x9602,
+	(q15_t)0xB8E3, (q15_t)0x9592, (q15_t)0xB98A, (q15_t)0x9523,
+	(q15_t)0xBA32, (q15_t)0x94B5, (q15_t)0xBADB, (q15_t)0x9447,
+	(q15_t)0xBB85, (q15_t)0x93DB, (q15_t)0xBC2F, (q15_t)0x9370,
+	(q15_t)0xBCDA, (q15_t)0x9306, (q15_t)0xBD85, (q15_t)0x929D,
+	(q15_t)0xBE31, (q15_t)0x9235, (q15_t)0xBEDE, (q15_t)0x91CF,
+	(q15_t)0xBF8C, (q15_t)0x9169, (q15_t)0xC03A, (q15_t)0x9104,
+	(q15_t)0xC0E8, (q15_t)0x90A0, (q15_t)0xC197, (q15_t)0x903E,
+	(q15_t)0xC247, (q15_t)0x8FDC, (q15_t)0xC2F8, (q15_t)0x8F7C,
+	(q15_t)0xC3A9, (q15_t)0x8F1D, (q15_t)0xC45A, (q15_t)0x8EBE,
+	(q15_t)0xC50D, (q15_t)0x8E61, (q15_t)0xC5BF, (q15_t)0x8E05,
+	(q15_t)0xC673, (q15_t)0x8DAA, (q15_t)0xC727, (q15_t)0x8D50,
+	(q15_t)0xC7DB, (q15_t)0x8CF8, (q15_t)0xC890, (q15_t)0x8CA0,
+	(q15_t)0xC945, (q15_t)0x8C4A, (q15_t)0xC9FB, (q15_t)0x8BF4,
+	(q15_t)0xCAB2, (q15_t)0x8BA0, (q15_t)0xCB69, (q15_t)0x8B4D,
+	(q15_t)0xCC21, (q15_t)0x8AFB, (q15_t)0xCCD9, (q15_t)0x8AAA,
+	(q15_t)0xCD91, (q15_t)0x8A5A, (q15_t)0xCE4A, (q15_t)0x8A0B,
+	(q15_t)0xCF04, (q15_t)0x89BE, (q15_t)0xCFBE, (q15_t)0x8971,
+	(q15_t)0xD078, (q15_t)0x8926, (q15_t)0xD133, (q15_t)0x88DC,
+	(q15_t)0xD1EE, (q15_t)0x8893, (q15_t)0xD2AA, (q15_t)0x884B,
+	(q15_t)0xD367, (q15_t)0x8805, (q15_t)0xD423, (q15_t)0x87BF,
+	(q15_t)0xD4E0, (q15_t)0x877B, (q15_t)0xD59E, (q15_t)0x8738,
+	(q15_t)0xD65C, (q15_t)0x86F6, (q15_t)0xD71A, (q15_t)0x86B5,
+	(q15_t)0xD7D9, (q15_t)0x8675, (q15_t)0xD898, (q15_t)0x8637,
+	(q15_t)0xD957, (q15_t)0x85FA, (q15_t)0xDA17, (q15_t)0x85BD,
+	(q15_t)0xDAD7, (q15_t)0x8582, (q15_t)0xDB98, (q15_t)0x8549,
+	(q15_t)0xDC59, (q15_t)0x8510, (q15_t)0xDD1A, (q15_t)0x84D9,
+	(q15_t)0xDDDC, (q15_t)0x84A2, (q15_t)0xDE9E, (q15_t)0x846D,
+	(q15_t)0xDF60, (q15_t)0x843A, (q15_t)0xE023, (q15_t)0x8407,
+	(q15_t)0xE0E6, (q15_t)0x83D6, (q15_t)0xE1A9, (q15_t)0x83A5,
+	(q15_t)0xE26C, (q15_t)0x8376, (q15_t)0xE330, (q15_t)0x8348,
+	(q15_t)0xE3F4, (q15_t)0x831C, (q15_t)0xE4B8, (q15_t)0x82F0,
+	(q15_t)0xE57D, (q15_t)0x82C6, (q15_t)0xE642, (q15_t)0x829D,
+	(q15_t)0xE707, (q15_t)0x8275, (q15_t)0xE7CC, (q15_t)0x824F,
+	(q15_t)0xE892, (q15_t)0x8229, (q15_t)0xE957, (q15_t)0x8205,
+	(q15_t)0xEA1D, (q15_t)0x81E2, (q15_t)0xEAE4, (q15_t)0x81C0,
+	(q15_t)0xEBAA, (q15_t)0x81A0, (q15_t)0xEC71, (q15_t)0x8180,
+	(q15_t)0xED37, (q15_t)0x8162, (q15_t)0xEDFE, (q15_t)0x8145,
+	(q15_t)0xEEC6, (q15_t)0x812A, (q15_t)0xEF8D, (q15_t)0x810F,
+	(q15_t)0xF054, (q15_t)0x80F6, (q15_t)0xF11C, (q15_t)0x80DE,
+	(q15_t)0xF1E4, (q15_t)0x80C7, (q15_t)0xF2AC, (q15_t)0x80B2,
+	(q15_t)0xF374, (q15_t)0x809D, (q15_t)0xF43C, (q15_t)0x808A,
+	(q15_t)0xF504, (q15_t)0x8078, (q15_t)0xF5CC, (q15_t)0x8068,
+	(q15_t)0xF695, (q15_t)0x8058, (q15_t)0xF75D, (q15_t)0x804A,
+	(q15_t)0xF826, (q15_t)0x803D, (q15_t)0xF8EF, (q15_t)0x8031,
+	(q15_t)0xF9B8, (q15_t)0x8027, (q15_t)0xFA80, (q15_t)0x801E,
+	(q15_t)0xFB49, (q15_t)0x8016, (q15_t)0xFC12, (q15_t)0x800F,
+	(q15_t)0xFCDB, (q15_t)0x8009, (q15_t)0xFDA4, (q15_t)0x8005,
+	(q15_t)0xFE6D, (q15_t)0x8002, (q15_t)0xFF36, (q15_t)0x8000
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q15_2048)
+/**
+  @par
+  Example code for q15 Twiddle factors Generation::
+  @par
+  <pre>for (i = 0; i< 3N/4; i++)
+  {
+     twiddleCoefq15[2*i]   = cos(i * 2*PI/(float)N);
+     twiddleCoefq15[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 2048, PI = 3.14159265358979
+  @par
+  Cos and Sin values are interleaved fashion
+  @par
+  Convert Floating point to q15(Fixed point 1.15):
+ 	round(twiddleCoefq15(i) * pow(2, 15))
+ */
+const q15_t twiddleCoef_2048_q15[3072] = {
+	(q15_t)0x7FFF, (q15_t)0x0000, (q15_t)0x7FFF, (q15_t)0x0064,
+	(q15_t)0x7FFF, (q15_t)0x00C9, (q15_t)0x7FFE, (q15_t)0x012D,
+	(q15_t)0x7FFD, (q15_t)0x0192, (q15_t)0x7FFC, (q15_t)0x01F6,
+	(q15_t)0x7FFA, (q15_t)0x025B, (q15_t)0x7FF8, (q15_t)0x02BF,
+	(q15_t)0x7FF6, (q15_t)0x0324, (q15_t)0x7FF3, (q15_t)0x0388,
+	(q15_t)0x7FF0, (q15_t)0x03ED, (q15_t)0x7FED, (q15_t)0x0451,
+	(q15_t)0x7FE9, (q15_t)0x04B6, (q15_t)0x7FE5, (q15_t)0x051A,
+	(q15_t)0x7FE1, (q15_t)0x057F, (q15_t)0x7FDD, (q15_t)0x05E3,
+	(q15_t)0x7FD8, (q15_t)0x0647, (q15_t)0x7FD3, (q15_t)0x06AC,
+	(q15_t)0x7FCE, (q15_t)0x0710, (q15_t)0x7FC8, (q15_t)0x0775,
+	(q15_t)0x7FC2, (q15_t)0x07D9, (q15_t)0x7FBC, (q15_t)0x083D,
+	(q15_t)0x7FB5, (q15_t)0x08A2, (q15_t)0x7FAE, (q15_t)0x0906,
+	(q15_t)0x7FA7, (q15_t)0x096A, (q15_t)0x7F9F, (q15_t)0x09CE,
+	(q15_t)0x7F97, (q15_t)0x0A33, (q15_t)0x7F8F, (q15_t)0x0A97,
+	(q15_t)0x7F87, (q15_t)0x0AFB, (q15_t)0x7F7E, (q15_t)0x0B5F,
+	(q15_t)0x7F75, (q15_t)0x0BC3, (q15_t)0x7F6B, (q15_t)0x0C27,
+	(q15_t)0x7F62, (q15_t)0x0C8B, (q15_t)0x7F58, (q15_t)0x0CEF,
+	(q15_t)0x7F4D, (q15_t)0x0D53, (q15_t)0x7F43, (q15_t)0x0DB7,
+	(q15_t)0x7F38, (q15_t)0x0E1B, (q15_t)0x7F2D, (q15_t)0x0E7F,
+	(q15_t)0x7F21, (q15_t)0x0EE3, (q15_t)0x7F15, (q15_t)0x0F47,
+	(q15_t)0x7F09, (q15_t)0x0FAB, (q15_t)0x7EFD, (q15_t)0x100E,
+	(q15_t)0x7EF0, (q15_t)0x1072, (q15_t)0x7EE3, (q15_t)0x10D6,
+	(q15_t)0x7ED5, (q15_t)0x1139, (q15_t)0x7EC8, (q15_t)0x119D,
+	(q15_t)0x7EBA, (q15_t)0x1201, (q15_t)0x7EAB, (q15_t)0x1264,
+	(q15_t)0x7E9D, (q15_t)0x12C8, (q15_t)0x7E8E, (q15_t)0x132B,
+	(q15_t)0x7E7F, (q15_t)0x138E, (q15_t)0x7E6F, (q15_t)0x13F2,
+	(q15_t)0x7E5F, (q15_t)0x1455, (q15_t)0x7E4F, (q15_t)0x14B8,
+	(q15_t)0x7E3F, (q15_t)0x151B, (q15_t)0x7E2E, (q15_t)0x157F,
+	(q15_t)0x7E1D, (q15_t)0x15E2, (q15_t)0x7E0C, (q15_t)0x1645,
+	(q15_t)0x7DFA, (q15_t)0x16A8, (q15_t)0x7DE8, (q15_t)0x170A,
+	(q15_t)0x7DD6, (q15_t)0x176D, (q15_t)0x7DC3, (q15_t)0x17D0,
+	(q15_t)0x7DB0, (q15_t)0x1833, (q15_t)0x7D9D, (q15_t)0x1896,
+	(q15_t)0x7D8A, (q15_t)0x18F8, (q15_t)0x7D76, (q15_t)0x195B,
+	(q15_t)0x7D62, (q15_t)0x19BD, (q15_t)0x7D4E, (q15_t)0x1A20,
+	(q15_t)0x7D39, (q15_t)0x1A82, (q15_t)0x7D24, (q15_t)0x1AE4,
+	(q15_t)0x7D0F, (q15_t)0x1B47, (q15_t)0x7CF9, (q15_t)0x1BA9,
+	(q15_t)0x7CE3, (q15_t)0x1C0B, (q15_t)0x7CCD, (q15_t)0x1C6D,
+	(q15_t)0x7CB7, (q15_t)0x1CCF, (q15_t)0x7CA0, (q15_t)0x1D31,
+	(q15_t)0x7C89, (q15_t)0x1D93, (q15_t)0x7C71, (q15_t)0x1DF5,
+	(q15_t)0x7C5A, (q15_t)0x1E56, (q15_t)0x7C42, (q15_t)0x1EB8,
+	(q15_t)0x7C29, (q15_t)0x1F19, (q15_t)0x7C11, (q15_t)0x1F7B,
+	(q15_t)0x7BF8, (q15_t)0x1FDC, (q15_t)0x7BDF, (q15_t)0x203E,
+	(q15_t)0x7BC5, (q15_t)0x209F, (q15_t)0x7BAC, (q15_t)0x2100,
+	(q15_t)0x7B92, (q15_t)0x2161, (q15_t)0x7B77, (q15_t)0x21C2,
+	(q15_t)0x7B5D, (q15_t)0x2223, (q15_t)0x7B42, (q15_t)0x2284,
+	(q15_t)0x7B26, (q15_t)0x22E5, (q15_t)0x7B0B, (q15_t)0x2345,
+	(q15_t)0x7AEF, (q15_t)0x23A6, (q15_t)0x7AD3, (q15_t)0x2407,
+	(q15_t)0x7AB6, (q15_t)0x2467, (q15_t)0x7A9A, (q15_t)0x24C7,
+	(q15_t)0x7A7D, (q15_t)0x2528, (q15_t)0x7A5F, (q15_t)0x2588,
+	(q15_t)0x7A42, (q15_t)0x25E8, (q15_t)0x7A24, (q15_t)0x2648,
+	(q15_t)0x7A05, (q15_t)0x26A8, (q15_t)0x79E7, (q15_t)0x2707,
+	(q15_t)0x79C8, (q15_t)0x2767, (q15_t)0x79A9, (q15_t)0x27C7,
+	(q15_t)0x798A, (q15_t)0x2826, (q15_t)0x796A, (q15_t)0x2886,
+	(q15_t)0x794A, (q15_t)0x28E5, (q15_t)0x792A, (q15_t)0x2944,
+	(q15_t)0x7909, (q15_t)0x29A3, (q15_t)0x78E8, (q15_t)0x2A02,
+	(q15_t)0x78C7, (q15_t)0x2A61, (q15_t)0x78A6, (q15_t)0x2AC0,
+	(q15_t)0x7884, (q15_t)0x2B1F, (q15_t)0x7862, (q15_t)0x2B7D,
+	(q15_t)0x7840, (q15_t)0x2BDC, (q15_t)0x781D, (q15_t)0x2C3A,
+	(q15_t)0x77FA, (q15_t)0x2C98, (q15_t)0x77D7, (q15_t)0x2CF7,
+	(q15_t)0x77B4, (q15_t)0x2D55, (q15_t)0x7790, (q15_t)0x2DB3,
+	(q15_t)0x776C, (q15_t)0x2E11, (q15_t)0x7747, (q15_t)0x2E6E,
+	(q15_t)0x7723, (q15_t)0x2ECC, (q15_t)0x76FE, (q15_t)0x2F29,
+	(q15_t)0x76D9, (q15_t)0x2F87, (q15_t)0x76B3, (q15_t)0x2FE4,
+	(q15_t)0x768E, (q15_t)0x3041, (q15_t)0x7668, (q15_t)0x309E,
+	(q15_t)0x7641, (q15_t)0x30FB, (q15_t)0x761B, (q15_t)0x3158,
+	(q15_t)0x75F4, (q15_t)0x31B5, (q15_t)0x75CC, (q15_t)0x3211,
+	(q15_t)0x75A5, (q15_t)0x326E, (q15_t)0x757D, (q15_t)0x32CA,
+	(q15_t)0x7555, (q15_t)0x3326, (q15_t)0x752D, (q15_t)0x3382,
+	(q15_t)0x7504, (q15_t)0x33DE, (q15_t)0x74DB, (q15_t)0x343A,
+	(q15_t)0x74B2, (q15_t)0x3496, (q15_t)0x7489, (q15_t)0x34F2,
+	(q15_t)0x745F, (q15_t)0x354D, (q15_t)0x7435, (q15_t)0x35A8,
+	(q15_t)0x740B, (q15_t)0x3604, (q15_t)0x73E0, (q15_t)0x365F,
+	(q15_t)0x73B5, (q15_t)0x36BA, (q15_t)0x738A, (q15_t)0x3714,
+	(q15_t)0x735F, (q15_t)0x376F, (q15_t)0x7333, (q15_t)0x37CA,
+	(q15_t)0x7307, (q15_t)0x3824, (q15_t)0x72DB, (q15_t)0x387E,
+	(q15_t)0x72AF, (q15_t)0x38D8, (q15_t)0x7282, (q15_t)0x3932,
+	(q15_t)0x7255, (q15_t)0x398C, (q15_t)0x7227, (q15_t)0x39E6,
+	(q15_t)0x71FA, (q15_t)0x3A40, (q15_t)0x71CC, (q15_t)0x3A99,
+	(q15_t)0x719E, (q15_t)0x3AF2, (q15_t)0x716F, (q15_t)0x3B4C,
+	(q15_t)0x7141, (q15_t)0x3BA5, (q15_t)0x7112, (q15_t)0x3BFD,
+	(q15_t)0x70E2, (q15_t)0x3C56, (q15_t)0x70B3, (q15_t)0x3CAF,
+	(q15_t)0x7083, (q15_t)0x3D07, (q15_t)0x7053, (q15_t)0x3D60,
+	(q15_t)0x7023, (q15_t)0x3DB8, (q15_t)0x6FF2, (q15_t)0x3E10,
+	(q15_t)0x6FC1, (q15_t)0x3E68, (q15_t)0x6F90, (q15_t)0x3EBF,
+	(q15_t)0x6F5F, (q15_t)0x3F17, (q15_t)0x6F2D, (q15_t)0x3F6E,
+	(q15_t)0x6EFB, (q15_t)0x3FC5, (q15_t)0x6EC9, (q15_t)0x401D,
+	(q15_t)0x6E96, (q15_t)0x4073, (q15_t)0x6E63, (q15_t)0x40CA,
+	(q15_t)0x6E30, (q15_t)0x4121, (q15_t)0x6DFD, (q15_t)0x4177,
+	(q15_t)0x6DCA, (q15_t)0x41CE, (q15_t)0x6D96, (q15_t)0x4224,
+	(q15_t)0x6D62, (q15_t)0x427A, (q15_t)0x6D2D, (q15_t)0x42D0,
+	(q15_t)0x6CF9, (q15_t)0x4325, (q15_t)0x6CC4, (q15_t)0x437B,
+	(q15_t)0x6C8F, (q15_t)0x43D0, (q15_t)0x6C59, (q15_t)0x4425,
+	(q15_t)0x6C24, (q15_t)0x447A, (q15_t)0x6BEE, (q15_t)0x44CF,
+	(q15_t)0x6BB8, (q15_t)0x4524, (q15_t)0x6B81, (q15_t)0x4578,
+	(q15_t)0x6B4A, (q15_t)0x45CD, (q15_t)0x6B13, (q15_t)0x4621,
+	(q15_t)0x6ADC, (q15_t)0x4675, (q15_t)0x6AA5, (q15_t)0x46C9,
+	(q15_t)0x6A6D, (q15_t)0x471C, (q15_t)0x6A35, (q15_t)0x4770,
+	(q15_t)0x69FD, (q15_t)0x47C3, (q15_t)0x69C4, (q15_t)0x4816,
+	(q15_t)0x698C, (q15_t)0x4869, (q15_t)0x6953, (q15_t)0x48BC,
+	(q15_t)0x6919, (q15_t)0x490F, (q15_t)0x68E0, (q15_t)0x4961,
+	(q15_t)0x68A6, (q15_t)0x49B4, (q15_t)0x686C, (q15_t)0x4A06,
+	(q15_t)0x6832, (q15_t)0x4A58, (q15_t)0x67F7, (q15_t)0x4AA9,
+	(q15_t)0x67BD, (q15_t)0x4AFB, (q15_t)0x6782, (q15_t)0x4B4C,
+	(q15_t)0x6746, (q15_t)0x4B9E, (q15_t)0x670B, (q15_t)0x4BEF,
+	(q15_t)0x66CF, (q15_t)0x4C3F, (q15_t)0x6693, (q15_t)0x4C90,
+	(q15_t)0x6657, (q15_t)0x4CE1, (q15_t)0x661A, (q15_t)0x4D31,
+	(q15_t)0x65DD, (q15_t)0x4D81, (q15_t)0x65A0, (q15_t)0x4DD1,
+	(q15_t)0x6563, (q15_t)0x4E21, (q15_t)0x6526, (q15_t)0x4E70,
+	(q15_t)0x64E8, (q15_t)0x4EBF, (q15_t)0x64AA, (q15_t)0x4F0F,
+	(q15_t)0x646C, (q15_t)0x4F5E, (q15_t)0x642D, (q15_t)0x4FAC,
+	(q15_t)0x63EF, (q15_t)0x4FFB, (q15_t)0x63B0, (q15_t)0x5049,
+	(q15_t)0x6371, (q15_t)0x5097, (q15_t)0x6331, (q15_t)0x50E5,
+	(q15_t)0x62F2, (q15_t)0x5133, (q15_t)0x62B2, (q15_t)0x5181,
+	(q15_t)0x6271, (q15_t)0x51CE, (q15_t)0x6231, (q15_t)0x521C,
+	(q15_t)0x61F1, (q15_t)0x5269, (q15_t)0x61B0, (q15_t)0x52B5,
+	(q15_t)0x616F, (q15_t)0x5302, (q15_t)0x612D, (q15_t)0x534E,
+	(q15_t)0x60EC, (q15_t)0x539B, (q15_t)0x60AA, (q15_t)0x53E7,
+	(q15_t)0x6068, (q15_t)0x5433, (q15_t)0x6026, (q15_t)0x547E,
+	(q15_t)0x5FE3, (q15_t)0x54CA, (q15_t)0x5FA0, (q15_t)0x5515,
+	(q15_t)0x5F5E, (q15_t)0x5560, (q15_t)0x5F1A, (q15_t)0x55AB,
+	(q15_t)0x5ED7, (q15_t)0x55F5, (q15_t)0x5E93, (q15_t)0x5640,
+	(q15_t)0x5E50, (q15_t)0x568A, (q15_t)0x5E0B, (q15_t)0x56D4,
+	(q15_t)0x5DC7, (q15_t)0x571D, (q15_t)0x5D83, (q15_t)0x5767,
+	(q15_t)0x5D3E, (q15_t)0x57B0, (q15_t)0x5CF9, (q15_t)0x57F9,
+	(q15_t)0x5CB4, (q15_t)0x5842, (q15_t)0x5C6E, (q15_t)0x588B,
+	(q15_t)0x5C29, (q15_t)0x58D4, (q15_t)0x5BE3, (q15_t)0x591C,
+	(q15_t)0x5B9D, (q15_t)0x5964, (q15_t)0x5B56, (q15_t)0x59AC,
+	(q15_t)0x5B10, (q15_t)0x59F3, (q15_t)0x5AC9, (q15_t)0x5A3B,
+	(q15_t)0x5A82, (q15_t)0x5A82, (q15_t)0x5A3B, (q15_t)0x5AC9,
+	(q15_t)0x59F3, (q15_t)0x5B10, (q15_t)0x59AC, (q15_t)0x5B56,
+	(q15_t)0x5964, (q15_t)0x5B9D, (q15_t)0x591C, (q15_t)0x5BE3,
+	(q15_t)0x58D4, (q15_t)0x5C29, (q15_t)0x588B, (q15_t)0x5C6E,
+	(q15_t)0x5842, (q15_t)0x5CB4, (q15_t)0x57F9, (q15_t)0x5CF9,
+	(q15_t)0x57B0, (q15_t)0x5D3E, (q15_t)0x5767, (q15_t)0x5D83,
+	(q15_t)0x571D, (q15_t)0x5DC7, (q15_t)0x56D4, (q15_t)0x5E0B,
+	(q15_t)0x568A, (q15_t)0x5E50, (q15_t)0x5640, (q15_t)0x5E93,
+	(q15_t)0x55F5, (q15_t)0x5ED7, (q15_t)0x55AB, (q15_t)0x5F1A,
+	(q15_t)0x5560, (q15_t)0x5F5E, (q15_t)0x5515, (q15_t)0x5FA0,
+	(q15_t)0x54CA, (q15_t)0x5FE3, (q15_t)0x547E, (q15_t)0x6026,
+	(q15_t)0x5433, (q15_t)0x6068, (q15_t)0x53E7, (q15_t)0x60AA,
+	(q15_t)0x539B, (q15_t)0x60EC, (q15_t)0x534E, (q15_t)0x612D,
+	(q15_t)0x5302, (q15_t)0x616F, (q15_t)0x52B5, (q15_t)0x61B0,
+	(q15_t)0x5269, (q15_t)0x61F1, (q15_t)0x521C, (q15_t)0x6231,
+	(q15_t)0x51CE, (q15_t)0x6271, (q15_t)0x5181, (q15_t)0x62B2,
+	(q15_t)0x5133, (q15_t)0x62F2, (q15_t)0x50E5, (q15_t)0x6331,
+	(q15_t)0x5097, (q15_t)0x6371, (q15_t)0x5049, (q15_t)0x63B0,
+	(q15_t)0x4FFB, (q15_t)0x63EF, (q15_t)0x4FAC, (q15_t)0x642D,
+	(q15_t)0x4F5E, (q15_t)0x646C, (q15_t)0x4F0F, (q15_t)0x64AA,
+	(q15_t)0x4EBF, (q15_t)0x64E8, (q15_t)0x4E70, (q15_t)0x6526,
+	(q15_t)0x4E21, (q15_t)0x6563, (q15_t)0x4DD1, (q15_t)0x65A0,
+	(q15_t)0x4D81, (q15_t)0x65DD, (q15_t)0x4D31, (q15_t)0x661A,
+	(q15_t)0x4CE1, (q15_t)0x6657, (q15_t)0x4C90, (q15_t)0x6693,
+	(q15_t)0x4C3F, (q15_t)0x66CF, (q15_t)0x4BEF, (q15_t)0x670B,
+	(q15_t)0x4B9E, (q15_t)0x6746, (q15_t)0x4B4C, (q15_t)0x6782,
+	(q15_t)0x4AFB, (q15_t)0x67BD, (q15_t)0x4AA9, (q15_t)0x67F7,
+	(q15_t)0x4A58, (q15_t)0x6832, (q15_t)0x4A06, (q15_t)0x686C,
+	(q15_t)0x49B4, (q15_t)0x68A6, (q15_t)0x4961, (q15_t)0x68E0,
+	(q15_t)0x490F, (q15_t)0x6919, (q15_t)0x48BC, (q15_t)0x6953,
+	(q15_t)0x4869, (q15_t)0x698C, (q15_t)0x4816, (q15_t)0x69C4,
+	(q15_t)0x47C3, (q15_t)0x69FD, (q15_t)0x4770, (q15_t)0x6A35,
+	(q15_t)0x471C, (q15_t)0x6A6D, (q15_t)0x46C9, (q15_t)0x6AA5,
+	(q15_t)0x4675, (q15_t)0x6ADC, (q15_t)0x4621, (q15_t)0x6B13,
+	(q15_t)0x45CD, (q15_t)0x6B4A, (q15_t)0x4578, (q15_t)0x6B81,
+	(q15_t)0x4524, (q15_t)0x6BB8, (q15_t)0x44CF, (q15_t)0x6BEE,
+	(q15_t)0x447A, (q15_t)0x6C24, (q15_t)0x4425, (q15_t)0x6C59,
+	(q15_t)0x43D0, (q15_t)0x6C8F, (q15_t)0x437B, (q15_t)0x6CC4,
+	(q15_t)0x4325, (q15_t)0x6CF9, (q15_t)0x42D0, (q15_t)0x6D2D,
+	(q15_t)0x427A, (q15_t)0x6D62, (q15_t)0x4224, (q15_t)0x6D96,
+	(q15_t)0x41CE, (q15_t)0x6DCA, (q15_t)0x4177, (q15_t)0x6DFD,
+	(q15_t)0x4121, (q15_t)0x6E30, (q15_t)0x40CA, (q15_t)0x6E63,
+	(q15_t)0x4073, (q15_t)0x6E96, (q15_t)0x401D, (q15_t)0x6EC9,
+	(q15_t)0x3FC5, (q15_t)0x6EFB, (q15_t)0x3F6E, (q15_t)0x6F2D,
+	(q15_t)0x3F17, (q15_t)0x6F5F, (q15_t)0x3EBF, (q15_t)0x6F90,
+	(q15_t)0x3E68, (q15_t)0x6FC1, (q15_t)0x3E10, (q15_t)0x6FF2,
+	(q15_t)0x3DB8, (q15_t)0x7023, (q15_t)0x3D60, (q15_t)0x7053,
+	(q15_t)0x3D07, (q15_t)0x7083, (q15_t)0x3CAF, (q15_t)0x70B3,
+	(q15_t)0x3C56, (q15_t)0x70E2, (q15_t)0x3BFD, (q15_t)0x7112,
+	(q15_t)0x3BA5, (q15_t)0x7141, (q15_t)0x3B4C, (q15_t)0x716F,
+	(q15_t)0x3AF2, (q15_t)0x719E, (q15_t)0x3A99, (q15_t)0x71CC,
+	(q15_t)0x3A40, (q15_t)0x71FA, (q15_t)0x39E6, (q15_t)0x7227,
+	(q15_t)0x398C, (q15_t)0x7255, (q15_t)0x3932, (q15_t)0x7282,
+	(q15_t)0x38D8, (q15_t)0x72AF, (q15_t)0x387E, (q15_t)0x72DB,
+	(q15_t)0x3824, (q15_t)0x7307, (q15_t)0x37CA, (q15_t)0x7333,
+	(q15_t)0x376F, (q15_t)0x735F, (q15_t)0x3714, (q15_t)0x738A,
+	(q15_t)0x36BA, (q15_t)0x73B5, (q15_t)0x365F, (q15_t)0x73E0,
+	(q15_t)0x3604, (q15_t)0x740B, (q15_t)0x35A8, (q15_t)0x7435,
+	(q15_t)0x354D, (q15_t)0x745F, (q15_t)0x34F2, (q15_t)0x7489,
+	(q15_t)0x3496, (q15_t)0x74B2, (q15_t)0x343A, (q15_t)0x74DB,
+	(q15_t)0x33DE, (q15_t)0x7504, (q15_t)0x3382, (q15_t)0x752D,
+	(q15_t)0x3326, (q15_t)0x7555, (q15_t)0x32CA, (q15_t)0x757D,
+	(q15_t)0x326E, (q15_t)0x75A5, (q15_t)0x3211, (q15_t)0x75CC,
+	(q15_t)0x31B5, (q15_t)0x75F4, (q15_t)0x3158, (q15_t)0x761B,
+	(q15_t)0x30FB, (q15_t)0x7641, (q15_t)0x309E, (q15_t)0x7668,
+	(q15_t)0x3041, (q15_t)0x768E, (q15_t)0x2FE4, (q15_t)0x76B3,
+	(q15_t)0x2F87, (q15_t)0x76D9, (q15_t)0x2F29, (q15_t)0x76FE,
+	(q15_t)0x2ECC, (q15_t)0x7723, (q15_t)0x2E6E, (q15_t)0x7747,
+	(q15_t)0x2E11, (q15_t)0x776C, (q15_t)0x2DB3, (q15_t)0x7790,
+	(q15_t)0x2D55, (q15_t)0x77B4, (q15_t)0x2CF7, (q15_t)0x77D7,
+	(q15_t)0x2C98, (q15_t)0x77FA, (q15_t)0x2C3A, (q15_t)0x781D,
+	(q15_t)0x2BDC, (q15_t)0x7840, (q15_t)0x2B7D, (q15_t)0x7862,
+	(q15_t)0x2B1F, (q15_t)0x7884, (q15_t)0x2AC0, (q15_t)0x78A6,
+	(q15_t)0x2A61, (q15_t)0x78C7, (q15_t)0x2A02, (q15_t)0x78E8,
+	(q15_t)0x29A3, (q15_t)0x7909, (q15_t)0x2944, (q15_t)0x792A,
+	(q15_t)0x28E5, (q15_t)0x794A, (q15_t)0x2886, (q15_t)0x796A,
+	(q15_t)0x2826, (q15_t)0x798A, (q15_t)0x27C7, (q15_t)0x79A9,
+	(q15_t)0x2767, (q15_t)0x79C8, (q15_t)0x2707, (q15_t)0x79E7,
+	(q15_t)0x26A8, (q15_t)0x7A05, (q15_t)0x2648, (q15_t)0x7A24,
+	(q15_t)0x25E8, (q15_t)0x7A42, (q15_t)0x2588, (q15_t)0x7A5F,
+	(q15_t)0x2528, (q15_t)0x7A7D, (q15_t)0x24C7, (q15_t)0x7A9A,
+	(q15_t)0x2467, (q15_t)0x7AB6, (q15_t)0x2407, (q15_t)0x7AD3,
+	(q15_t)0x23A6, (q15_t)0x7AEF, (q15_t)0x2345, (q15_t)0x7B0B,
+	(q15_t)0x22E5, (q15_t)0x7B26, (q15_t)0x2284, (q15_t)0x7B42,
+	(q15_t)0x2223, (q15_t)0x7B5D, (q15_t)0x21C2, (q15_t)0x7B77,
+	(q15_t)0x2161, (q15_t)0x7B92, (q15_t)0x2100, (q15_t)0x7BAC,
+	(q15_t)0x209F, (q15_t)0x7BC5, (q15_t)0x203E, (q15_t)0x7BDF,
+	(q15_t)0x1FDC, (q15_t)0x7BF8, (q15_t)0x1F7B, (q15_t)0x7C11,
+	(q15_t)0x1F19, (q15_t)0x7C29, (q15_t)0x1EB8, (q15_t)0x7C42,
+	(q15_t)0x1E56, (q15_t)0x7C5A, (q15_t)0x1DF5, (q15_t)0x7C71,
+	(q15_t)0x1D93, (q15_t)0x7C89, (q15_t)0x1D31, (q15_t)0x7CA0,
+	(q15_t)0x1CCF, (q15_t)0x7CB7, (q15_t)0x1C6D, (q15_t)0x7CCD,
+	(q15_t)0x1C0B, (q15_t)0x7CE3, (q15_t)0x1BA9, (q15_t)0x7CF9,
+	(q15_t)0x1B47, (q15_t)0x7D0F, (q15_t)0x1AE4, (q15_t)0x7D24,
+	(q15_t)0x1A82, (q15_t)0x7D39, (q15_t)0x1A20, (q15_t)0x7D4E,
+	(q15_t)0x19BD, (q15_t)0x7D62, (q15_t)0x195B, (q15_t)0x7D76,
+	(q15_t)0x18F8, (q15_t)0x7D8A, (q15_t)0x1896, (q15_t)0x7D9D,
+	(q15_t)0x1833, (q15_t)0x7DB0, (q15_t)0x17D0, (q15_t)0x7DC3,
+	(q15_t)0x176D, (q15_t)0x7DD6, (q15_t)0x170A, (q15_t)0x7DE8,
+	(q15_t)0x16A8, (q15_t)0x7DFA, (q15_t)0x1645, (q15_t)0x7E0C,
+	(q15_t)0x15E2, (q15_t)0x7E1D, (q15_t)0x157F, (q15_t)0x7E2E,
+	(q15_t)0x151B, (q15_t)0x7E3F, (q15_t)0x14B8, (q15_t)0x7E4F,
+	(q15_t)0x1455, (q15_t)0x7E5F, (q15_t)0x13F2, (q15_t)0x7E6F,
+	(q15_t)0x138E, (q15_t)0x7E7F, (q15_t)0x132B, (q15_t)0x7E8E,
+	(q15_t)0x12C8, (q15_t)0x7E9D, (q15_t)0x1264, (q15_t)0x7EAB,
+	(q15_t)0x1201, (q15_t)0x7EBA, (q15_t)0x119D, (q15_t)0x7EC8,
+	(q15_t)0x1139, (q15_t)0x7ED5, (q15_t)0x10D6, (q15_t)0x7EE3,
+	(q15_t)0x1072, (q15_t)0x7EF0, (q15_t)0x100E, (q15_t)0x7EFD,
+	(q15_t)0x0FAB, (q15_t)0x7F09, (q15_t)0x0F47, (q15_t)0x7F15,
+	(q15_t)0x0EE3, (q15_t)0x7F21, (q15_t)0x0E7F, (q15_t)0x7F2D,
+	(q15_t)0x0E1B, (q15_t)0x7F38, (q15_t)0x0DB7, (q15_t)0x7F43,
+	(q15_t)0x0D53, (q15_t)0x7F4D, (q15_t)0x0CEF, (q15_t)0x7F58,
+	(q15_t)0x0C8B, (q15_t)0x7F62, (q15_t)0x0C27, (q15_t)0x7F6B,
+	(q15_t)0x0BC3, (q15_t)0x7F75, (q15_t)0x0B5F, (q15_t)0x7F7E,
+	(q15_t)0x0AFB, (q15_t)0x7F87, (q15_t)0x0A97, (q15_t)0x7F8F,
+	(q15_t)0x0A33, (q15_t)0x7F97, (q15_t)0x09CE, (q15_t)0x7F9F,
+	(q15_t)0x096A, (q15_t)0x7FA7, (q15_t)0x0906, (q15_t)0x7FAE,
+	(q15_t)0x08A2, (q15_t)0x7FB5, (q15_t)0x083D, (q15_t)0x7FBC,
+	(q15_t)0x07D9, (q15_t)0x7FC2, (q15_t)0x0775, (q15_t)0x7FC8,
+	(q15_t)0x0710, (q15_t)0x7FCE, (q15_t)0x06AC, (q15_t)0x7FD3,
+	(q15_t)0x0647, (q15_t)0x7FD8, (q15_t)0x05E3, (q15_t)0x7FDD,
+	(q15_t)0x057F, (q15_t)0x7FE1, (q15_t)0x051A, (q15_t)0x7FE5,
+	(q15_t)0x04B6, (q15_t)0x7FE9, (q15_t)0x0451, (q15_t)0x7FED,
+	(q15_t)0x03ED, (q15_t)0x7FF0, (q15_t)0x0388, (q15_t)0x7FF3,
+	(q15_t)0x0324, (q15_t)0x7FF6, (q15_t)0x02BF, (q15_t)0x7FF8,
+	(q15_t)0x025B, (q15_t)0x7FFA, (q15_t)0x01F6, (q15_t)0x7FFC,
+	(q15_t)0x0192, (q15_t)0x7FFD, (q15_t)0x012D, (q15_t)0x7FFE,
+	(q15_t)0x00C9, (q15_t)0x7FFF, (q15_t)0x0064, (q15_t)0x7FFF,
+	(q15_t)0x0000, (q15_t)0x7FFF, (q15_t)0xFF9B, (q15_t)0x7FFF,
+	(q15_t)0xFF36, (q15_t)0x7FFF, (q15_t)0xFED2, (q15_t)0x7FFE,
+	(q15_t)0xFE6D, (q15_t)0x7FFD, (q15_t)0xFE09, (q15_t)0x7FFC,
+	(q15_t)0xFDA4, (q15_t)0x7FFA, (q15_t)0xFD40, (q15_t)0x7FF8,
+	(q15_t)0xFCDB, (q15_t)0x7FF6, (q15_t)0xFC77, (q15_t)0x7FF3,
+	(q15_t)0xFC12, (q15_t)0x7FF0, (q15_t)0xFBAE, (q15_t)0x7FED,
+	(q15_t)0xFB49, (q15_t)0x7FE9, (q15_t)0xFAE5, (q15_t)0x7FE5,
+	(q15_t)0xFA80, (q15_t)0x7FE1, (q15_t)0xFA1C, (q15_t)0x7FDD,
+	(q15_t)0xF9B8, (q15_t)0x7FD8, (q15_t)0xF953, (q15_t)0x7FD3,
+	(q15_t)0xF8EF, (q15_t)0x7FCE, (q15_t)0xF88A, (q15_t)0x7FC8,
+	(q15_t)0xF826, (q15_t)0x7FC2, (q15_t)0xF7C2, (q15_t)0x7FBC,
+	(q15_t)0xF75D, (q15_t)0x7FB5, (q15_t)0xF6F9, (q15_t)0x7FAE,
+	(q15_t)0xF695, (q15_t)0x7FA7, (q15_t)0xF631, (q15_t)0x7F9F,
+	(q15_t)0xF5CC, (q15_t)0x7F97, (q15_t)0xF568, (q15_t)0x7F8F,
+	(q15_t)0xF504, (q15_t)0x7F87, (q15_t)0xF4A0, (q15_t)0x7F7E,
+	(q15_t)0xF43C, (q15_t)0x7F75, (q15_t)0xF3D8, (q15_t)0x7F6B,
+	(q15_t)0xF374, (q15_t)0x7F62, (q15_t)0xF310, (q15_t)0x7F58,
+	(q15_t)0xF2AC, (q15_t)0x7F4D, (q15_t)0xF248, (q15_t)0x7F43,
+	(q15_t)0xF1E4, (q15_t)0x7F38, (q15_t)0xF180, (q15_t)0x7F2D,
+	(q15_t)0xF11C, (q15_t)0x7F21, (q15_t)0xF0B8, (q15_t)0x7F15,
+	(q15_t)0xF054, (q15_t)0x7F09, (q15_t)0xEFF1, (q15_t)0x7EFD,
+	(q15_t)0xEF8D, (q15_t)0x7EF0, (q15_t)0xEF29, (q15_t)0x7EE3,
+	(q15_t)0xEEC6, (q15_t)0x7ED5, (q15_t)0xEE62, (q15_t)0x7EC8,
+	(q15_t)0xEDFE, (q15_t)0x7EBA, (q15_t)0xED9B, (q15_t)0x7EAB,
+	(q15_t)0xED37, (q15_t)0x7E9D, (q15_t)0xECD4, (q15_t)0x7E8E,
+	(q15_t)0xEC71, (q15_t)0x7E7F, (q15_t)0xEC0D, (q15_t)0x7E6F,
+	(q15_t)0xEBAA, (q15_t)0x7E5F, (q15_t)0xEB47, (q15_t)0x7E4F,
+	(q15_t)0xEAE4, (q15_t)0x7E3F, (q15_t)0xEA80, (q15_t)0x7E2E,
+	(q15_t)0xEA1D, (q15_t)0x7E1D, (q15_t)0xE9BA, (q15_t)0x7E0C,
+	(q15_t)0xE957, (q15_t)0x7DFA, (q15_t)0xE8F5, (q15_t)0x7DE8,
+	(q15_t)0xE892, (q15_t)0x7DD6, (q15_t)0xE82F, (q15_t)0x7DC3,
+	(q15_t)0xE7CC, (q15_t)0x7DB0, (q15_t)0xE769, (q15_t)0x7D9D,
+	(q15_t)0xE707, (q15_t)0x7D8A, (q15_t)0xE6A4, (q15_t)0x7D76,
+	(q15_t)0xE642, (q15_t)0x7D62, (q15_t)0xE5DF, (q15_t)0x7D4E,
+	(q15_t)0xE57D, (q15_t)0x7D39, (q15_t)0xE51B, (q15_t)0x7D24,
+	(q15_t)0xE4B8, (q15_t)0x7D0F, (q15_t)0xE456, (q15_t)0x7CF9,
+	(q15_t)0xE3F4, (q15_t)0x7CE3, (q15_t)0xE392, (q15_t)0x7CCD,
+	(q15_t)0xE330, (q15_t)0x7CB7, (q15_t)0xE2CE, (q15_t)0x7CA0,
+	(q15_t)0xE26C, (q15_t)0x7C89, (q15_t)0xE20A, (q15_t)0x7C71,
+	(q15_t)0xE1A9, (q15_t)0x7C5A, (q15_t)0xE147, (q15_t)0x7C42,
+	(q15_t)0xE0E6, (q15_t)0x7C29, (q15_t)0xE084, (q15_t)0x7C11,
+	(q15_t)0xE023, (q15_t)0x7BF8, (q15_t)0xDFC1, (q15_t)0x7BDF,
+	(q15_t)0xDF60, (q15_t)0x7BC5, (q15_t)0xDEFF, (q15_t)0x7BAC,
+	(q15_t)0xDE9E, (q15_t)0x7B92, (q15_t)0xDE3D, (q15_t)0x7B77,
+	(q15_t)0xDDDC, (q15_t)0x7B5D, (q15_t)0xDD7B, (q15_t)0x7B42,
+	(q15_t)0xDD1A, (q15_t)0x7B26, (q15_t)0xDCBA, (q15_t)0x7B0B,
+	(q15_t)0xDC59, (q15_t)0x7AEF, (q15_t)0xDBF8, (q15_t)0x7AD3,
+	(q15_t)0xDB98, (q15_t)0x7AB6, (q15_t)0xDB38, (q15_t)0x7A9A,
+	(q15_t)0xDAD7, (q15_t)0x7A7D, (q15_t)0xDA77, (q15_t)0x7A5F,
+	(q15_t)0xDA17, (q15_t)0x7A42, (q15_t)0xD9B7, (q15_t)0x7A24,
+	(q15_t)0xD957, (q15_t)0x7A05, (q15_t)0xD8F8, (q15_t)0x79E7,
+	(q15_t)0xD898, (q15_t)0x79C8, (q15_t)0xD838, (q15_t)0x79A9,
+	(q15_t)0xD7D9, (q15_t)0x798A, (q15_t)0xD779, (q15_t)0x796A,
+	(q15_t)0xD71A, (q15_t)0x794A, (q15_t)0xD6BB, (q15_t)0x792A,
+	(q15_t)0xD65C, (q15_t)0x7909, (q15_t)0xD5FD, (q15_t)0x78E8,
+	(q15_t)0xD59E, (q15_t)0x78C7, (q15_t)0xD53F, (q15_t)0x78A6,
+	(q15_t)0xD4E0, (q15_t)0x7884, (q15_t)0xD482, (q15_t)0x7862,
+	(q15_t)0xD423, (q15_t)0x7840, (q15_t)0xD3C5, (q15_t)0x781D,
+	(q15_t)0xD367, (q15_t)0x77FA, (q15_t)0xD308, (q15_t)0x77D7,
+	(q15_t)0xD2AA, (q15_t)0x77B4, (q15_t)0xD24C, (q15_t)0x7790,
+	(q15_t)0xD1EE, (q15_t)0x776C, (q15_t)0xD191, (q15_t)0x7747,
+	(q15_t)0xD133, (q15_t)0x7723, (q15_t)0xD0D6, (q15_t)0x76FE,
+	(q15_t)0xD078, (q15_t)0x76D9, (q15_t)0xD01B, (q15_t)0x76B3,
+	(q15_t)0xCFBE, (q15_t)0x768E, (q15_t)0xCF61, (q15_t)0x7668,
+	(q15_t)0xCF04, (q15_t)0x7641, (q15_t)0xCEA7, (q15_t)0x761B,
+	(q15_t)0xCE4A, (q15_t)0x75F4, (q15_t)0xCDEE, (q15_t)0x75CC,
+	(q15_t)0xCD91, (q15_t)0x75A5, (q15_t)0xCD35, (q15_t)0x757D,
+	(q15_t)0xCCD9, (q15_t)0x7555, (q15_t)0xCC7D, (q15_t)0x752D,
+	(q15_t)0xCC21, (q15_t)0x7504, (q15_t)0xCBC5, (q15_t)0x74DB,
+	(q15_t)0xCB69, (q15_t)0x74B2, (q15_t)0xCB0D, (q15_t)0x7489,
+	(q15_t)0xCAB2, (q15_t)0x745F, (q15_t)0xCA57, (q15_t)0x7435,
+	(q15_t)0xC9FB, (q15_t)0x740B, (q15_t)0xC9A0, (q15_t)0x73E0,
+	(q15_t)0xC945, (q15_t)0x73B5, (q15_t)0xC8EB, (q15_t)0x738A,
+	(q15_t)0xC890, (q15_t)0x735F, (q15_t)0xC835, (q15_t)0x7333,
+	(q15_t)0xC7DB, (q15_t)0x7307, (q15_t)0xC781, (q15_t)0x72DB,
+	(q15_t)0xC727, (q15_t)0x72AF, (q15_t)0xC6CD, (q15_t)0x7282,
+	(q15_t)0xC673, (q15_t)0x7255, (q15_t)0xC619, (q15_t)0x7227,
+	(q15_t)0xC5BF, (q15_t)0x71FA, (q15_t)0xC566, (q15_t)0x71CC,
+	(q15_t)0xC50D, (q15_t)0x719E, (q15_t)0xC4B3, (q15_t)0x716F,
+	(q15_t)0xC45A, (q15_t)0x7141, (q15_t)0xC402, (q15_t)0x7112,
+	(q15_t)0xC3A9, (q15_t)0x70E2, (q15_t)0xC350, (q15_t)0x70B3,
+	(q15_t)0xC2F8, (q15_t)0x7083, (q15_t)0xC29F, (q15_t)0x7053,
+	(q15_t)0xC247, (q15_t)0x7023, (q15_t)0xC1EF, (q15_t)0x6FF2,
+	(q15_t)0xC197, (q15_t)0x6FC1, (q15_t)0xC140, (q15_t)0x6F90,
+	(q15_t)0xC0E8, (q15_t)0x6F5F, (q15_t)0xC091, (q15_t)0x6F2D,
+	(q15_t)0xC03A, (q15_t)0x6EFB, (q15_t)0xBFE2, (q15_t)0x6EC9,
+	(q15_t)0xBF8C, (q15_t)0x6E96, (q15_t)0xBF35, (q15_t)0x6E63,
+	(q15_t)0xBEDE, (q15_t)0x6E30, (q15_t)0xBE88, (q15_t)0x6DFD,
+	(q15_t)0xBE31, (q15_t)0x6DCA, (q15_t)0xBDDB, (q15_t)0x6D96,
+	(q15_t)0xBD85, (q15_t)0x6D62, (q15_t)0xBD2F, (q15_t)0x6D2D,
+	(q15_t)0xBCDA, (q15_t)0x6CF9, (q15_t)0xBC84, (q15_t)0x6CC4,
+	(q15_t)0xBC2F, (q15_t)0x6C8F, (q15_t)0xBBDA, (q15_t)0x6C59,
+	(q15_t)0xBB85, (q15_t)0x6C24, (q15_t)0xBB30, (q15_t)0x6BEE,
+	(q15_t)0xBADB, (q15_t)0x6BB8, (q15_t)0xBA87, (q15_t)0x6B81,
+	(q15_t)0xBA32, (q15_t)0x6B4A, (q15_t)0xB9DE, (q15_t)0x6B13,
+	(q15_t)0xB98A, (q15_t)0x6ADC, (q15_t)0xB936, (q15_t)0x6AA5,
+	(q15_t)0xB8E3, (q15_t)0x6A6D, (q15_t)0xB88F, (q15_t)0x6A35,
+	(q15_t)0xB83C, (q15_t)0x69FD, (q15_t)0xB7E9, (q15_t)0x69C4,
+	(q15_t)0xB796, (q15_t)0x698C, (q15_t)0xB743, (q15_t)0x6953,
+	(q15_t)0xB6F0, (q15_t)0x6919, (q15_t)0xB69E, (q15_t)0x68E0,
+	(q15_t)0xB64B, (q15_t)0x68A6, (q15_t)0xB5F9, (q15_t)0x686C,
+	(q15_t)0xB5A7, (q15_t)0x6832, (q15_t)0xB556, (q15_t)0x67F7,
+	(q15_t)0xB504, (q15_t)0x67BD, (q15_t)0xB4B3, (q15_t)0x6782,
+	(q15_t)0xB461, (q15_t)0x6746, (q15_t)0xB410, (q15_t)0x670B,
+	(q15_t)0xB3C0, (q15_t)0x66CF, (q15_t)0xB36F, (q15_t)0x6693,
+	(q15_t)0xB31E, (q15_t)0x6657, (q15_t)0xB2CE, (q15_t)0x661A,
+	(q15_t)0xB27E, (q15_t)0x65DD, (q15_t)0xB22E, (q15_t)0x65A0,
+	(q15_t)0xB1DE, (q15_t)0x6563, (q15_t)0xB18F, (q15_t)0x6526,
+	(q15_t)0xB140, (q15_t)0x64E8, (q15_t)0xB0F0, (q15_t)0x64AA,
+	(q15_t)0xB0A1, (q15_t)0x646C, (q15_t)0xB053, (q15_t)0x642D,
+	(q15_t)0xB004, (q15_t)0x63EF, (q15_t)0xAFB6, (q15_t)0x63B0,
+	(q15_t)0xAF68, (q15_t)0x6371, (q15_t)0xAF1A, (q15_t)0x6331,
+	(q15_t)0xAECC, (q15_t)0x62F2, (q15_t)0xAE7E, (q15_t)0x62B2,
+	(q15_t)0xAE31, (q15_t)0x6271, (q15_t)0xADE3, (q15_t)0x6231,
+	(q15_t)0xAD96, (q15_t)0x61F1, (q15_t)0xAD4A, (q15_t)0x61B0,
+	(q15_t)0xACFD, (q15_t)0x616F, (q15_t)0xACB1, (q15_t)0x612D,
+	(q15_t)0xAC64, (q15_t)0x60EC, (q15_t)0xAC18, (q15_t)0x60AA,
+	(q15_t)0xABCC, (q15_t)0x6068, (q15_t)0xAB81, (q15_t)0x6026,
+	(q15_t)0xAB35, (q15_t)0x5FE3, (q15_t)0xAAEA, (q15_t)0x5FA0,
+	(q15_t)0xAA9F, (q15_t)0x5F5E, (q15_t)0xAA54, (q15_t)0x5F1A,
+	(q15_t)0xAA0A, (q15_t)0x5ED7, (q15_t)0xA9BF, (q15_t)0x5E93,
+	(q15_t)0xA975, (q15_t)0x5E50, (q15_t)0xA92B, (q15_t)0x5E0B,
+	(q15_t)0xA8E2, (q15_t)0x5DC7, (q15_t)0xA898, (q15_t)0x5D83,
+	(q15_t)0xA84F, (q15_t)0x5D3E, (q15_t)0xA806, (q15_t)0x5CF9,
+	(q15_t)0xA7BD, (q15_t)0x5CB4, (q15_t)0xA774, (q15_t)0x5C6E,
+	(q15_t)0xA72B, (q15_t)0x5C29, (q15_t)0xA6E3, (q15_t)0x5BE3,
+	(q15_t)0xA69B, (q15_t)0x5B9D, (q15_t)0xA653, (q15_t)0x5B56,
+	(q15_t)0xA60C, (q15_t)0x5B10, (q15_t)0xA5C4, (q15_t)0x5AC9,
+	(q15_t)0xA57D, (q15_t)0x5A82, (q15_t)0xA536, (q15_t)0x5A3B,
+	(q15_t)0xA4EF, (q15_t)0x59F3, (q15_t)0xA4A9, (q15_t)0x59AC,
+	(q15_t)0xA462, (q15_t)0x5964, (q15_t)0xA41C, (q15_t)0x591C,
+	(q15_t)0xA3D6, (q15_t)0x58D4, (q15_t)0xA391, (q15_t)0x588B,
+	(q15_t)0xA34B, (q15_t)0x5842, (q15_t)0xA306, (q15_t)0x57F9,
+	(q15_t)0xA2C1, (q15_t)0x57B0, (q15_t)0xA27C, (q15_t)0x5767,
+	(q15_t)0xA238, (q15_t)0x571D, (q15_t)0xA1F4, (q15_t)0x56D4,
+	(q15_t)0xA1AF, (q15_t)0x568A, (q15_t)0xA16C, (q15_t)0x5640,
+	(q15_t)0xA128, (q15_t)0x55F5, (q15_t)0xA0E5, (q15_t)0x55AB,
+	(q15_t)0xA0A1, (q15_t)0x5560, (q15_t)0xA05F, (q15_t)0x5515,
+	(q15_t)0xA01C, (q15_t)0x54CA, (q15_t)0x9FD9, (q15_t)0x547E,
+	(q15_t)0x9F97, (q15_t)0x5433, (q15_t)0x9F55, (q15_t)0x53E7,
+	(q15_t)0x9F13, (q15_t)0x539B, (q15_t)0x9ED2, (q15_t)0x534E,
+	(q15_t)0x9E90, (q15_t)0x5302, (q15_t)0x9E4F, (q15_t)0x52B5,
+	(q15_t)0x9E0E, (q15_t)0x5269, (q15_t)0x9DCE, (q15_t)0x521C,
+	(q15_t)0x9D8E, (q15_t)0x51CE, (q15_t)0x9D4D, (q15_t)0x5181,
+	(q15_t)0x9D0D, (q15_t)0x5133, (q15_t)0x9CCE, (q15_t)0x50E5,
+	(q15_t)0x9C8E, (q15_t)0x5097, (q15_t)0x9C4F, (q15_t)0x5049,
+	(q15_t)0x9C10, (q15_t)0x4FFB, (q15_t)0x9BD2, (q15_t)0x4FAC,
+	(q15_t)0x9B93, (q15_t)0x4F5E, (q15_t)0x9B55, (q15_t)0x4F0F,
+	(q15_t)0x9B17, (q15_t)0x4EBF, (q15_t)0x9AD9, (q15_t)0x4E70,
+	(q15_t)0x9A9C, (q15_t)0x4E21, (q15_t)0x9A5F, (q15_t)0x4DD1,
+	(q15_t)0x9A22, (q15_t)0x4D81, (q15_t)0x99E5, (q15_t)0x4D31,
+	(q15_t)0x99A8, (q15_t)0x4CE1, (q15_t)0x996C, (q15_t)0x4C90,
+	(q15_t)0x9930, (q15_t)0x4C3F, (q15_t)0x98F4, (q15_t)0x4BEF,
+	(q15_t)0x98B9, (q15_t)0x4B9E, (q15_t)0x987D, (q15_t)0x4B4C,
+	(q15_t)0x9842, (q15_t)0x4AFB, (q15_t)0x9808, (q15_t)0x4AA9,
+	(q15_t)0x97CD, (q15_t)0x4A58, (q15_t)0x9793, (q15_t)0x4A06,
+	(q15_t)0x9759, (q15_t)0x49B4, (q15_t)0x971F, (q15_t)0x4961,
+	(q15_t)0x96E6, (q15_t)0x490F, (q15_t)0x96AC, (q15_t)0x48BC,
+	(q15_t)0x9673, (q15_t)0x4869, (q15_t)0x963B, (q15_t)0x4816,
+	(q15_t)0x9602, (q15_t)0x47C3, (q15_t)0x95CA, (q15_t)0x4770,
+	(q15_t)0x9592, (q15_t)0x471C, (q15_t)0x955A, (q15_t)0x46C9,
+	(q15_t)0x9523, (q15_t)0x4675, (q15_t)0x94EC, (q15_t)0x4621,
+	(q15_t)0x94B5, (q15_t)0x45CD, (q15_t)0x947E, (q15_t)0x4578,
+	(q15_t)0x9447, (q15_t)0x4524, (q15_t)0x9411, (q15_t)0x44CF,
+	(q15_t)0x93DB, (q15_t)0x447A, (q15_t)0x93A6, (q15_t)0x4425,
+	(q15_t)0x9370, (q15_t)0x43D0, (q15_t)0x933B, (q15_t)0x437B,
+	(q15_t)0x9306, (q15_t)0x4325, (q15_t)0x92D2, (q15_t)0x42D0,
+	(q15_t)0x929D, (q15_t)0x427A, (q15_t)0x9269, (q15_t)0x4224,
+	(q15_t)0x9235, (q15_t)0x41CE, (q15_t)0x9202, (q15_t)0x4177,
+	(q15_t)0x91CF, (q15_t)0x4121, (q15_t)0x919C, (q15_t)0x40CA,
+	(q15_t)0x9169, (q15_t)0x4073, (q15_t)0x9136, (q15_t)0x401D,
+	(q15_t)0x9104, (q15_t)0x3FC5, (q15_t)0x90D2, (q15_t)0x3F6E,
+	(q15_t)0x90A0, (q15_t)0x3F17, (q15_t)0x906F, (q15_t)0x3EBF,
+	(q15_t)0x903E, (q15_t)0x3E68, (q15_t)0x900D, (q15_t)0x3E10,
+	(q15_t)0x8FDC, (q15_t)0x3DB8, (q15_t)0x8FAC, (q15_t)0x3D60,
+	(q15_t)0x8F7C, (q15_t)0x3D07, (q15_t)0x8F4C, (q15_t)0x3CAF,
+	(q15_t)0x8F1D, (q15_t)0x3C56, (q15_t)0x8EED, (q15_t)0x3BFD,
+	(q15_t)0x8EBE, (q15_t)0x3BA5, (q15_t)0x8E90, (q15_t)0x3B4C,
+	(q15_t)0x8E61, (q15_t)0x3AF2, (q15_t)0x8E33, (q15_t)0x3A99,
+	(q15_t)0x8E05, (q15_t)0x3A40, (q15_t)0x8DD8, (q15_t)0x39E6,
+	(q15_t)0x8DAA, (q15_t)0x398C, (q15_t)0x8D7D, (q15_t)0x3932,
+	(q15_t)0x8D50, (q15_t)0x38D8, (q15_t)0x8D24, (q15_t)0x387E,
+	(q15_t)0x8CF8, (q15_t)0x3824, (q15_t)0x8CCC, (q15_t)0x37CA,
+	(q15_t)0x8CA0, (q15_t)0x376F, (q15_t)0x8C75, (q15_t)0x3714,
+	(q15_t)0x8C4A, (q15_t)0x36BA, (q15_t)0x8C1F, (q15_t)0x365F,
+	(q15_t)0x8BF4, (q15_t)0x3604, (q15_t)0x8BCA, (q15_t)0x35A8,
+	(q15_t)0x8BA0, (q15_t)0x354D, (q15_t)0x8B76, (q15_t)0x34F2,
+	(q15_t)0x8B4D, (q15_t)0x3496, (q15_t)0x8B24, (q15_t)0x343A,
+	(q15_t)0x8AFB, (q15_t)0x33DE, (q15_t)0x8AD2, (q15_t)0x3382,
+	(q15_t)0x8AAA, (q15_t)0x3326, (q15_t)0x8A82, (q15_t)0x32CA,
+	(q15_t)0x8A5A, (q15_t)0x326E, (q15_t)0x8A33, (q15_t)0x3211,
+	(q15_t)0x8A0B, (q15_t)0x31B5, (q15_t)0x89E4, (q15_t)0x3158,
+	(q15_t)0x89BE, (q15_t)0x30FB, (q15_t)0x8997, (q15_t)0x309E,
+	(q15_t)0x8971, (q15_t)0x3041, (q15_t)0x894C, (q15_t)0x2FE4,
+	(q15_t)0x8926, (q15_t)0x2F87, (q15_t)0x8901, (q15_t)0x2F29,
+	(q15_t)0x88DC, (q15_t)0x2ECC, (q15_t)0x88B8, (q15_t)0x2E6E,
+	(q15_t)0x8893, (q15_t)0x2E11, (q15_t)0x886F, (q15_t)0x2DB3,
+	(q15_t)0x884B, (q15_t)0x2D55, (q15_t)0x8828, (q15_t)0x2CF7,
+	(q15_t)0x8805, (q15_t)0x2C98, (q15_t)0x87E2, (q15_t)0x2C3A,
+	(q15_t)0x87BF, (q15_t)0x2BDC, (q15_t)0x879D, (q15_t)0x2B7D,
+	(q15_t)0x877B, (q15_t)0x2B1F, (q15_t)0x8759, (q15_t)0x2AC0,
+	(q15_t)0x8738, (q15_t)0x2A61, (q15_t)0x8717, (q15_t)0x2A02,
+	(q15_t)0x86F6, (q15_t)0x29A3, (q15_t)0x86D5, (q15_t)0x2944,
+	(q15_t)0x86B5, (q15_t)0x28E5, (q15_t)0x8695, (q15_t)0x2886,
+	(q15_t)0x8675, (q15_t)0x2826, (q15_t)0x8656, (q15_t)0x27C7,
+	(q15_t)0x8637, (q15_t)0x2767, (q15_t)0x8618, (q15_t)0x2707,
+	(q15_t)0x85FA, (q15_t)0x26A8, (q15_t)0x85DB, (q15_t)0x2648,
+	(q15_t)0x85BD, (q15_t)0x25E8, (q15_t)0x85A0, (q15_t)0x2588,
+	(q15_t)0x8582, (q15_t)0x2528, (q15_t)0x8565, (q15_t)0x24C7,
+	(q15_t)0x8549, (q15_t)0x2467, (q15_t)0x852C, (q15_t)0x2407,
+	(q15_t)0x8510, (q15_t)0x23A6, (q15_t)0x84F4, (q15_t)0x2345,
+	(q15_t)0x84D9, (q15_t)0x22E5, (q15_t)0x84BD, (q15_t)0x2284,
+	(q15_t)0x84A2, (q15_t)0x2223, (q15_t)0x8488, (q15_t)0x21C2,
+	(q15_t)0x846D, (q15_t)0x2161, (q15_t)0x8453, (q15_t)0x2100,
+	(q15_t)0x843A, (q15_t)0x209F, (q15_t)0x8420, (q15_t)0x203E,
+	(q15_t)0x8407, (q15_t)0x1FDC, (q15_t)0x83EE, (q15_t)0x1F7B,
+	(q15_t)0x83D6, (q15_t)0x1F19, (q15_t)0x83BD, (q15_t)0x1EB8,
+	(q15_t)0x83A5, (q15_t)0x1E56, (q15_t)0x838E, (q15_t)0x1DF5,
+	(q15_t)0x8376, (q15_t)0x1D93, (q15_t)0x835F, (q15_t)0x1D31,
+	(q15_t)0x8348, (q15_t)0x1CCF, (q15_t)0x8332, (q15_t)0x1C6D,
+	(q15_t)0x831C, (q15_t)0x1C0B, (q15_t)0x8306, (q15_t)0x1BA9,
+	(q15_t)0x82F0, (q15_t)0x1B47, (q15_t)0x82DB, (q15_t)0x1AE4,
+	(q15_t)0x82C6, (q15_t)0x1A82, (q15_t)0x82B1, (q15_t)0x1A20,
+	(q15_t)0x829D, (q15_t)0x19BD, (q15_t)0x8289, (q15_t)0x195B,
+	(q15_t)0x8275, (q15_t)0x18F8, (q15_t)0x8262, (q15_t)0x1896,
+	(q15_t)0x824F, (q15_t)0x1833, (q15_t)0x823C, (q15_t)0x17D0,
+	(q15_t)0x8229, (q15_t)0x176D, (q15_t)0x8217, (q15_t)0x170A,
+	(q15_t)0x8205, (q15_t)0x16A8, (q15_t)0x81F3, (q15_t)0x1645,
+	(q15_t)0x81E2, (q15_t)0x15E2, (q15_t)0x81D1, (q15_t)0x157F,
+	(q15_t)0x81C0, (q15_t)0x151B, (q15_t)0x81B0, (q15_t)0x14B8,
+	(q15_t)0x81A0, (q15_t)0x1455, (q15_t)0x8190, (q15_t)0x13F2,
+	(q15_t)0x8180, (q15_t)0x138E, (q15_t)0x8171, (q15_t)0x132B,
+	(q15_t)0x8162, (q15_t)0x12C8, (q15_t)0x8154, (q15_t)0x1264,
+	(q15_t)0x8145, (q15_t)0x1201, (q15_t)0x8137, (q15_t)0x119D,
+	(q15_t)0x812A, (q15_t)0x1139, (q15_t)0x811C, (q15_t)0x10D6,
+	(q15_t)0x810F, (q15_t)0x1072, (q15_t)0x8102, (q15_t)0x100E,
+	(q15_t)0x80F6, (q15_t)0x0FAB, (q15_t)0x80EA, (q15_t)0x0F47,
+	(q15_t)0x80DE, (q15_t)0x0EE3, (q15_t)0x80D2, (q15_t)0x0E7F,
+	(q15_t)0x80C7, (q15_t)0x0E1B, (q15_t)0x80BC, (q15_t)0x0DB7,
+	(q15_t)0x80B2, (q15_t)0x0D53, (q15_t)0x80A7, (q15_t)0x0CEF,
+	(q15_t)0x809D, (q15_t)0x0C8B, (q15_t)0x8094, (q15_t)0x0C27,
+	(q15_t)0x808A, (q15_t)0x0BC3, (q15_t)0x8081, (q15_t)0x0B5F,
+	(q15_t)0x8078, (q15_t)0x0AFB, (q15_t)0x8070, (q15_t)0x0A97,
+	(q15_t)0x8068, (q15_t)0x0A33, (q15_t)0x8060, (q15_t)0x09CE,
+	(q15_t)0x8058, (q15_t)0x096A, (q15_t)0x8051, (q15_t)0x0906,
+	(q15_t)0x804A, (q15_t)0x08A2, (q15_t)0x8043, (q15_t)0x083D,
+	(q15_t)0x803D, (q15_t)0x07D9, (q15_t)0x8037, (q15_t)0x0775,
+	(q15_t)0x8031, (q15_t)0x0710, (q15_t)0x802C, (q15_t)0x06AC,
+	(q15_t)0x8027, (q15_t)0x0647, (q15_t)0x8022, (q15_t)0x05E3,
+	(q15_t)0x801E, (q15_t)0x057F, (q15_t)0x801A, (q15_t)0x051A,
+	(q15_t)0x8016, (q15_t)0x04B6, (q15_t)0x8012, (q15_t)0x0451,
+	(q15_t)0x800F, (q15_t)0x03ED, (q15_t)0x800C, (q15_t)0x0388,
+	(q15_t)0x8009, (q15_t)0x0324, (q15_t)0x8007, (q15_t)0x02BF,
+	(q15_t)0x8005, (q15_t)0x025B, (q15_t)0x8003, (q15_t)0x01F6,
+	(q15_t)0x8002, (q15_t)0x0192, (q15_t)0x8001, (q15_t)0x012D,
+	(q15_t)0x8000, (q15_t)0x00C9, (q15_t)0x8000, (q15_t)0x0064,
+	(q15_t)0x8000, (q15_t)0x0000, (q15_t)0x8000, (q15_t)0xFF9B,
+	(q15_t)0x8000, (q15_t)0xFF36, (q15_t)0x8001, (q15_t)0xFED2,
+	(q15_t)0x8002, (q15_t)0xFE6D, (q15_t)0x8003, (q15_t)0xFE09,
+	(q15_t)0x8005, (q15_t)0xFDA4, (q15_t)0x8007, (q15_t)0xFD40,
+	(q15_t)0x8009, (q15_t)0xFCDB, (q15_t)0x800C, (q15_t)0xFC77,
+	(q15_t)0x800F, (q15_t)0xFC12, (q15_t)0x8012, (q15_t)0xFBAE,
+	(q15_t)0x8016, (q15_t)0xFB49, (q15_t)0x801A, (q15_t)0xFAE5,
+	(q15_t)0x801E, (q15_t)0xFA80, (q15_t)0x8022, (q15_t)0xFA1C,
+	(q15_t)0x8027, (q15_t)0xF9B8, (q15_t)0x802C, (q15_t)0xF953,
+	(q15_t)0x8031, (q15_t)0xF8EF, (q15_t)0x8037, (q15_t)0xF88A,
+	(q15_t)0x803D, (q15_t)0xF826, (q15_t)0x8043, (q15_t)0xF7C2,
+	(q15_t)0x804A, (q15_t)0xF75D, (q15_t)0x8051, (q15_t)0xF6F9,
+	(q15_t)0x8058, (q15_t)0xF695, (q15_t)0x8060, (q15_t)0xF631,
+	(q15_t)0x8068, (q15_t)0xF5CC, (q15_t)0x8070, (q15_t)0xF568,
+	(q15_t)0x8078, (q15_t)0xF504, (q15_t)0x8081, (q15_t)0xF4A0,
+	(q15_t)0x808A, (q15_t)0xF43C, (q15_t)0x8094, (q15_t)0xF3D8,
+	(q15_t)0x809D, (q15_t)0xF374, (q15_t)0x80A7, (q15_t)0xF310,
+	(q15_t)0x80B2, (q15_t)0xF2AC, (q15_t)0x80BC, (q15_t)0xF248,
+	(q15_t)0x80C7, (q15_t)0xF1E4, (q15_t)0x80D2, (q15_t)0xF180,
+	(q15_t)0x80DE, (q15_t)0xF11C, (q15_t)0x80EA, (q15_t)0xF0B8,
+	(q15_t)0x80F6, (q15_t)0xF054, (q15_t)0x8102, (q15_t)0xEFF1,
+	(q15_t)0x810F, (q15_t)0xEF8D, (q15_t)0x811C, (q15_t)0xEF29,
+	(q15_t)0x812A, (q15_t)0xEEC6, (q15_t)0x8137, (q15_t)0xEE62,
+	(q15_t)0x8145, (q15_t)0xEDFE, (q15_t)0x8154, (q15_t)0xED9B,
+	(q15_t)0x8162, (q15_t)0xED37, (q15_t)0x8171, (q15_t)0xECD4,
+	(q15_t)0x8180, (q15_t)0xEC71, (q15_t)0x8190, (q15_t)0xEC0D,
+	(q15_t)0x81A0, (q15_t)0xEBAA, (q15_t)0x81B0, (q15_t)0xEB47,
+	(q15_t)0x81C0, (q15_t)0xEAE4, (q15_t)0x81D1, (q15_t)0xEA80,
+	(q15_t)0x81E2, (q15_t)0xEA1D, (q15_t)0x81F3, (q15_t)0xE9BA,
+	(q15_t)0x8205, (q15_t)0xE957, (q15_t)0x8217, (q15_t)0xE8F5,
+	(q15_t)0x8229, (q15_t)0xE892, (q15_t)0x823C, (q15_t)0xE82F,
+	(q15_t)0x824F, (q15_t)0xE7CC, (q15_t)0x8262, (q15_t)0xE769,
+	(q15_t)0x8275, (q15_t)0xE707, (q15_t)0x8289, (q15_t)0xE6A4,
+	(q15_t)0x829D, (q15_t)0xE642, (q15_t)0x82B1, (q15_t)0xE5DF,
+	(q15_t)0x82C6, (q15_t)0xE57D, (q15_t)0x82DB, (q15_t)0xE51B,
+	(q15_t)0x82F0, (q15_t)0xE4B8, (q15_t)0x8306, (q15_t)0xE456,
+	(q15_t)0x831C, (q15_t)0xE3F4, (q15_t)0x8332, (q15_t)0xE392,
+	(q15_t)0x8348, (q15_t)0xE330, (q15_t)0x835F, (q15_t)0xE2CE,
+	(q15_t)0x8376, (q15_t)0xE26C, (q15_t)0x838E, (q15_t)0xE20A,
+	(q15_t)0x83A5, (q15_t)0xE1A9, (q15_t)0x83BD, (q15_t)0xE147,
+	(q15_t)0x83D6, (q15_t)0xE0E6, (q15_t)0x83EE, (q15_t)0xE084,
+	(q15_t)0x8407, (q15_t)0xE023, (q15_t)0x8420, (q15_t)0xDFC1,
+	(q15_t)0x843A, (q15_t)0xDF60, (q15_t)0x8453, (q15_t)0xDEFF,
+	(q15_t)0x846D, (q15_t)0xDE9E, (q15_t)0x8488, (q15_t)0xDE3D,
+	(q15_t)0x84A2, (q15_t)0xDDDC, (q15_t)0x84BD, (q15_t)0xDD7B,
+	(q15_t)0x84D9, (q15_t)0xDD1A, (q15_t)0x84F4, (q15_t)0xDCBA,
+	(q15_t)0x8510, (q15_t)0xDC59, (q15_t)0x852C, (q15_t)0xDBF8,
+	(q15_t)0x8549, (q15_t)0xDB98, (q15_t)0x8565, (q15_t)0xDB38,
+	(q15_t)0x8582, (q15_t)0xDAD7, (q15_t)0x85A0, (q15_t)0xDA77,
+	(q15_t)0x85BD, (q15_t)0xDA17, (q15_t)0x85DB, (q15_t)0xD9B7,
+	(q15_t)0x85FA, (q15_t)0xD957, (q15_t)0x8618, (q15_t)0xD8F8,
+	(q15_t)0x8637, (q15_t)0xD898, (q15_t)0x8656, (q15_t)0xD838,
+	(q15_t)0x8675, (q15_t)0xD7D9, (q15_t)0x8695, (q15_t)0xD779,
+	(q15_t)0x86B5, (q15_t)0xD71A, (q15_t)0x86D5, (q15_t)0xD6BB,
+	(q15_t)0x86F6, (q15_t)0xD65C, (q15_t)0x8717, (q15_t)0xD5FD,
+	(q15_t)0x8738, (q15_t)0xD59E, (q15_t)0x8759, (q15_t)0xD53F,
+	(q15_t)0x877B, (q15_t)0xD4E0, (q15_t)0x879D, (q15_t)0xD482,
+	(q15_t)0x87BF, (q15_t)0xD423, (q15_t)0x87E2, (q15_t)0xD3C5,
+	(q15_t)0x8805, (q15_t)0xD367, (q15_t)0x8828, (q15_t)0xD308,
+	(q15_t)0x884B, (q15_t)0xD2AA, (q15_t)0x886F, (q15_t)0xD24C,
+	(q15_t)0x8893, (q15_t)0xD1EE, (q15_t)0x88B8, (q15_t)0xD191,
+	(q15_t)0x88DC, (q15_t)0xD133, (q15_t)0x8901, (q15_t)0xD0D6,
+	(q15_t)0x8926, (q15_t)0xD078, (q15_t)0x894C, (q15_t)0xD01B,
+	(q15_t)0x8971, (q15_t)0xCFBE, (q15_t)0x8997, (q15_t)0xCF61,
+	(q15_t)0x89BE, (q15_t)0xCF04, (q15_t)0x89E4, (q15_t)0xCEA7,
+	(q15_t)0x8A0B, (q15_t)0xCE4A, (q15_t)0x8A33, (q15_t)0xCDEE,
+	(q15_t)0x8A5A, (q15_t)0xCD91, (q15_t)0x8A82, (q15_t)0xCD35,
+	(q15_t)0x8AAA, (q15_t)0xCCD9, (q15_t)0x8AD2, (q15_t)0xCC7D,
+	(q15_t)0x8AFB, (q15_t)0xCC21, (q15_t)0x8B24, (q15_t)0xCBC5,
+	(q15_t)0x8B4D, (q15_t)0xCB69, (q15_t)0x8B76, (q15_t)0xCB0D,
+	(q15_t)0x8BA0, (q15_t)0xCAB2, (q15_t)0x8BCA, (q15_t)0xCA57,
+	(q15_t)0x8BF4, (q15_t)0xC9FB, (q15_t)0x8C1F, (q15_t)0xC9A0,
+	(q15_t)0x8C4A, (q15_t)0xC945, (q15_t)0x8C75, (q15_t)0xC8EB,
+	(q15_t)0x8CA0, (q15_t)0xC890, (q15_t)0x8CCC, (q15_t)0xC835,
+	(q15_t)0x8CF8, (q15_t)0xC7DB, (q15_t)0x8D24, (q15_t)0xC781,
+	(q15_t)0x8D50, (q15_t)0xC727, (q15_t)0x8D7D, (q15_t)0xC6CD,
+	(q15_t)0x8DAA, (q15_t)0xC673, (q15_t)0x8DD8, (q15_t)0xC619,
+	(q15_t)0x8E05, (q15_t)0xC5BF, (q15_t)0x8E33, (q15_t)0xC566,
+	(q15_t)0x8E61, (q15_t)0xC50D, (q15_t)0x8E90, (q15_t)0xC4B3,
+	(q15_t)0x8EBE, (q15_t)0xC45A, (q15_t)0x8EED, (q15_t)0xC402,
+	(q15_t)0x8F1D, (q15_t)0xC3A9, (q15_t)0x8F4C, (q15_t)0xC350,
+	(q15_t)0x8F7C, (q15_t)0xC2F8, (q15_t)0x8FAC, (q15_t)0xC29F,
+	(q15_t)0x8FDC, (q15_t)0xC247, (q15_t)0x900D, (q15_t)0xC1EF,
+	(q15_t)0x903E, (q15_t)0xC197, (q15_t)0x906F, (q15_t)0xC140,
+	(q15_t)0x90A0, (q15_t)0xC0E8, (q15_t)0x90D2, (q15_t)0xC091,
+	(q15_t)0x9104, (q15_t)0xC03A, (q15_t)0x9136, (q15_t)0xBFE2,
+	(q15_t)0x9169, (q15_t)0xBF8C, (q15_t)0x919C, (q15_t)0xBF35,
+	(q15_t)0x91CF, (q15_t)0xBEDE, (q15_t)0x9202, (q15_t)0xBE88,
+	(q15_t)0x9235, (q15_t)0xBE31, (q15_t)0x9269, (q15_t)0xBDDB,
+	(q15_t)0x929D, (q15_t)0xBD85, (q15_t)0x92D2, (q15_t)0xBD2F,
+	(q15_t)0x9306, (q15_t)0xBCDA, (q15_t)0x933B, (q15_t)0xBC84,
+	(q15_t)0x9370, (q15_t)0xBC2F, (q15_t)0x93A6, (q15_t)0xBBDA,
+	(q15_t)0x93DB, (q15_t)0xBB85, (q15_t)0x9411, (q15_t)0xBB30,
+	(q15_t)0x9447, (q15_t)0xBADB, (q15_t)0x947E, (q15_t)0xBA87,
+	(q15_t)0x94B5, (q15_t)0xBA32, (q15_t)0x94EC, (q15_t)0xB9DE,
+	(q15_t)0x9523, (q15_t)0xB98A, (q15_t)0x955A, (q15_t)0xB936,
+	(q15_t)0x9592, (q15_t)0xB8E3, (q15_t)0x95CA, (q15_t)0xB88F,
+	(q15_t)0x9602, (q15_t)0xB83C, (q15_t)0x963B, (q15_t)0xB7E9,
+	(q15_t)0x9673, (q15_t)0xB796, (q15_t)0x96AC, (q15_t)0xB743,
+	(q15_t)0x96E6, (q15_t)0xB6F0, (q15_t)0x971F, (q15_t)0xB69E,
+	(q15_t)0x9759, (q15_t)0xB64B, (q15_t)0x9793, (q15_t)0xB5F9,
+	(q15_t)0x97CD, (q15_t)0xB5A7, (q15_t)0x9808, (q15_t)0xB556,
+	(q15_t)0x9842, (q15_t)0xB504, (q15_t)0x987D, (q15_t)0xB4B3,
+	(q15_t)0x98B9, (q15_t)0xB461, (q15_t)0x98F4, (q15_t)0xB410,
+	(q15_t)0x9930, (q15_t)0xB3C0, (q15_t)0x996C, (q15_t)0xB36F,
+	(q15_t)0x99A8, (q15_t)0xB31E, (q15_t)0x99E5, (q15_t)0xB2CE,
+	(q15_t)0x9A22, (q15_t)0xB27E, (q15_t)0x9A5F, (q15_t)0xB22E,
+	(q15_t)0x9A9C, (q15_t)0xB1DE, (q15_t)0x9AD9, (q15_t)0xB18F,
+	(q15_t)0x9B17, (q15_t)0xB140, (q15_t)0x9B55, (q15_t)0xB0F0,
+	(q15_t)0x9B93, (q15_t)0xB0A1, (q15_t)0x9BD2, (q15_t)0xB053,
+	(q15_t)0x9C10, (q15_t)0xB004, (q15_t)0x9C4F, (q15_t)0xAFB6,
+	(q15_t)0x9C8E, (q15_t)0xAF68, (q15_t)0x9CCE, (q15_t)0xAF1A,
+	(q15_t)0x9D0D, (q15_t)0xAECC, (q15_t)0x9D4D, (q15_t)0xAE7E,
+	(q15_t)0x9D8E, (q15_t)0xAE31, (q15_t)0x9DCE, (q15_t)0xADE3,
+	(q15_t)0x9E0E, (q15_t)0xAD96, (q15_t)0x9E4F, (q15_t)0xAD4A,
+	(q15_t)0x9E90, (q15_t)0xACFD, (q15_t)0x9ED2, (q15_t)0xACB1,
+	(q15_t)0x9F13, (q15_t)0xAC64, (q15_t)0x9F55, (q15_t)0xAC18,
+	(q15_t)0x9F97, (q15_t)0xABCC, (q15_t)0x9FD9, (q15_t)0xAB81,
+	(q15_t)0xA01C, (q15_t)0xAB35, (q15_t)0xA05F, (q15_t)0xAAEA,
+	(q15_t)0xA0A1, (q15_t)0xAA9F, (q15_t)0xA0E5, (q15_t)0xAA54,
+	(q15_t)0xA128, (q15_t)0xAA0A, (q15_t)0xA16C, (q15_t)0xA9BF,
+	(q15_t)0xA1AF, (q15_t)0xA975, (q15_t)0xA1F4, (q15_t)0xA92B,
+	(q15_t)0xA238, (q15_t)0xA8E2, (q15_t)0xA27C, (q15_t)0xA898,
+	(q15_t)0xA2C1, (q15_t)0xA84F, (q15_t)0xA306, (q15_t)0xA806,
+	(q15_t)0xA34B, (q15_t)0xA7BD, (q15_t)0xA391, (q15_t)0xA774,
+	(q15_t)0xA3D6, (q15_t)0xA72B, (q15_t)0xA41C, (q15_t)0xA6E3,
+	(q15_t)0xA462, (q15_t)0xA69B, (q15_t)0xA4A9, (q15_t)0xA653,
+	(q15_t)0xA4EF, (q15_t)0xA60C, (q15_t)0xA536, (q15_t)0xA5C4,
+	(q15_t)0xA57D, (q15_t)0xA57D, (q15_t)0xA5C4, (q15_t)0xA536,
+	(q15_t)0xA60C, (q15_t)0xA4EF, (q15_t)0xA653, (q15_t)0xA4A9,
+	(q15_t)0xA69B, (q15_t)0xA462, (q15_t)0xA6E3, (q15_t)0xA41C,
+	(q15_t)0xA72B, (q15_t)0xA3D6, (q15_t)0xA774, (q15_t)0xA391,
+	(q15_t)0xA7BD, (q15_t)0xA34B, (q15_t)0xA806, (q15_t)0xA306,
+	(q15_t)0xA84F, (q15_t)0xA2C1, (q15_t)0xA898, (q15_t)0xA27C,
+	(q15_t)0xA8E2, (q15_t)0xA238, (q15_t)0xA92B, (q15_t)0xA1F4,
+	(q15_t)0xA975, (q15_t)0xA1AF, (q15_t)0xA9BF, (q15_t)0xA16C,
+	(q15_t)0xAA0A, (q15_t)0xA128, (q15_t)0xAA54, (q15_t)0xA0E5,
+	(q15_t)0xAA9F, (q15_t)0xA0A1, (q15_t)0xAAEA, (q15_t)0xA05F,
+	(q15_t)0xAB35, (q15_t)0xA01C, (q15_t)0xAB81, (q15_t)0x9FD9,
+	(q15_t)0xABCC, (q15_t)0x9F97, (q15_t)0xAC18, (q15_t)0x9F55,
+	(q15_t)0xAC64, (q15_t)0x9F13, (q15_t)0xACB1, (q15_t)0x9ED2,
+	(q15_t)0xACFD, (q15_t)0x9E90, (q15_t)0xAD4A, (q15_t)0x9E4F,
+	(q15_t)0xAD96, (q15_t)0x9E0E, (q15_t)0xADE3, (q15_t)0x9DCE,
+	(q15_t)0xAE31, (q15_t)0x9D8E, (q15_t)0xAE7E, (q15_t)0x9D4D,
+	(q15_t)0xAECC, (q15_t)0x9D0D, (q15_t)0xAF1A, (q15_t)0x9CCE,
+	(q15_t)0xAF68, (q15_t)0x9C8E, (q15_t)0xAFB6, (q15_t)0x9C4F,
+	(q15_t)0xB004, (q15_t)0x9C10, (q15_t)0xB053, (q15_t)0x9BD2,
+	(q15_t)0xB0A1, (q15_t)0x9B93, (q15_t)0xB0F0, (q15_t)0x9B55,
+	(q15_t)0xB140, (q15_t)0x9B17, (q15_t)0xB18F, (q15_t)0x9AD9,
+	(q15_t)0xB1DE, (q15_t)0x9A9C, (q15_t)0xB22E, (q15_t)0x9A5F,
+	(q15_t)0xB27E, (q15_t)0x9A22, (q15_t)0xB2CE, (q15_t)0x99E5,
+	(q15_t)0xB31E, (q15_t)0x99A8, (q15_t)0xB36F, (q15_t)0x996C,
+	(q15_t)0xB3C0, (q15_t)0x9930, (q15_t)0xB410, (q15_t)0x98F4,
+	(q15_t)0xB461, (q15_t)0x98B9, (q15_t)0xB4B3, (q15_t)0x987D,
+	(q15_t)0xB504, (q15_t)0x9842, (q15_t)0xB556, (q15_t)0x9808,
+	(q15_t)0xB5A7, (q15_t)0x97CD, (q15_t)0xB5F9, (q15_t)0x9793,
+	(q15_t)0xB64B, (q15_t)0x9759, (q15_t)0xB69E, (q15_t)0x971F,
+	(q15_t)0xB6F0, (q15_t)0x96E6, (q15_t)0xB743, (q15_t)0x96AC,
+	(q15_t)0xB796, (q15_t)0x9673, (q15_t)0xB7E9, (q15_t)0x963B,
+	(q15_t)0xB83C, (q15_t)0x9602, (q15_t)0xB88F, (q15_t)0x95CA,
+	(q15_t)0xB8E3, (q15_t)0x9592, (q15_t)0xB936, (q15_t)0x955A,
+	(q15_t)0xB98A, (q15_t)0x9523, (q15_t)0xB9DE, (q15_t)0x94EC,
+	(q15_t)0xBA32, (q15_t)0x94B5, (q15_t)0xBA87, (q15_t)0x947E,
+	(q15_t)0xBADB, (q15_t)0x9447, (q15_t)0xBB30, (q15_t)0x9411,
+	(q15_t)0xBB85, (q15_t)0x93DB, (q15_t)0xBBDA, (q15_t)0x93A6,
+	(q15_t)0xBC2F, (q15_t)0x9370, (q15_t)0xBC84, (q15_t)0x933B,
+	(q15_t)0xBCDA, (q15_t)0x9306, (q15_t)0xBD2F, (q15_t)0x92D2,
+	(q15_t)0xBD85, (q15_t)0x929D, (q15_t)0xBDDB, (q15_t)0x9269,
+	(q15_t)0xBE31, (q15_t)0x9235, (q15_t)0xBE88, (q15_t)0x9202,
+	(q15_t)0xBEDE, (q15_t)0x91CF, (q15_t)0xBF35, (q15_t)0x919C,
+	(q15_t)0xBF8C, (q15_t)0x9169, (q15_t)0xBFE2, (q15_t)0x9136,
+	(q15_t)0xC03A, (q15_t)0x9104, (q15_t)0xC091, (q15_t)0x90D2,
+	(q15_t)0xC0E8, (q15_t)0x90A0, (q15_t)0xC140, (q15_t)0x906F,
+	(q15_t)0xC197, (q15_t)0x903E, (q15_t)0xC1EF, (q15_t)0x900D,
+	(q15_t)0xC247, (q15_t)0x8FDC, (q15_t)0xC29F, (q15_t)0x8FAC,
+	(q15_t)0xC2F8, (q15_t)0x8F7C, (q15_t)0xC350, (q15_t)0x8F4C,
+	(q15_t)0xC3A9, (q15_t)0x8F1D, (q15_t)0xC402, (q15_t)0x8EED,
+	(q15_t)0xC45A, (q15_t)0x8EBE, (q15_t)0xC4B3, (q15_t)0x8E90,
+	(q15_t)0xC50D, (q15_t)0x8E61, (q15_t)0xC566, (q15_t)0x8E33,
+	(q15_t)0xC5BF, (q15_t)0x8E05, (q15_t)0xC619, (q15_t)0x8DD8,
+	(q15_t)0xC673, (q15_t)0x8DAA, (q15_t)0xC6CD, (q15_t)0x8D7D,
+	(q15_t)0xC727, (q15_t)0x8D50, (q15_t)0xC781, (q15_t)0x8D24,
+	(q15_t)0xC7DB, (q15_t)0x8CF8, (q15_t)0xC835, (q15_t)0x8CCC,
+	(q15_t)0xC890, (q15_t)0x8CA0, (q15_t)0xC8EB, (q15_t)0x8C75,
+	(q15_t)0xC945, (q15_t)0x8C4A, (q15_t)0xC9A0, (q15_t)0x8C1F,
+	(q15_t)0xC9FB, (q15_t)0x8BF4, (q15_t)0xCA57, (q15_t)0x8BCA,
+	(q15_t)0xCAB2, (q15_t)0x8BA0, (q15_t)0xCB0D, (q15_t)0x8B76,
+	(q15_t)0xCB69, (q15_t)0x8B4D, (q15_t)0xCBC5, (q15_t)0x8B24,
+	(q15_t)0xCC21, (q15_t)0x8AFB, (q15_t)0xCC7D, (q15_t)0x8AD2,
+	(q15_t)0xCCD9, (q15_t)0x8AAA, (q15_t)0xCD35, (q15_t)0x8A82,
+	(q15_t)0xCD91, (q15_t)0x8A5A, (q15_t)0xCDEE, (q15_t)0x8A33,
+	(q15_t)0xCE4A, (q15_t)0x8A0B, (q15_t)0xCEA7, (q15_t)0x89E4,
+	(q15_t)0xCF04, (q15_t)0x89BE, (q15_t)0xCF61, (q15_t)0x8997,
+	(q15_t)0xCFBE, (q15_t)0x8971, (q15_t)0xD01B, (q15_t)0x894C,
+	(q15_t)0xD078, (q15_t)0x8926, (q15_t)0xD0D6, (q15_t)0x8901,
+	(q15_t)0xD133, (q15_t)0x88DC, (q15_t)0xD191, (q15_t)0x88B8,
+	(q15_t)0xD1EE, (q15_t)0x8893, (q15_t)0xD24C, (q15_t)0x886F,
+	(q15_t)0xD2AA, (q15_t)0x884B, (q15_t)0xD308, (q15_t)0x8828,
+	(q15_t)0xD367, (q15_t)0x8805, (q15_t)0xD3C5, (q15_t)0x87E2,
+	(q15_t)0xD423, (q15_t)0x87BF, (q15_t)0xD482, (q15_t)0x879D,
+	(q15_t)0xD4E0, (q15_t)0x877B, (q15_t)0xD53F, (q15_t)0x8759,
+	(q15_t)0xD59E, (q15_t)0x8738, (q15_t)0xD5FD, (q15_t)0x8717,
+	(q15_t)0xD65C, (q15_t)0x86F6, (q15_t)0xD6BB, (q15_t)0x86D5,
+	(q15_t)0xD71A, (q15_t)0x86B5, (q15_t)0xD779, (q15_t)0x8695,
+	(q15_t)0xD7D9, (q15_t)0x8675, (q15_t)0xD838, (q15_t)0x8656,
+	(q15_t)0xD898, (q15_t)0x8637, (q15_t)0xD8F8, (q15_t)0x8618,
+	(q15_t)0xD957, (q15_t)0x85FA, (q15_t)0xD9B7, (q15_t)0x85DB,
+	(q15_t)0xDA17, (q15_t)0x85BD, (q15_t)0xDA77, (q15_t)0x85A0,
+	(q15_t)0xDAD7, (q15_t)0x8582, (q15_t)0xDB38, (q15_t)0x8565,
+	(q15_t)0xDB98, (q15_t)0x8549, (q15_t)0xDBF8, (q15_t)0x852C,
+	(q15_t)0xDC59, (q15_t)0x8510, (q15_t)0xDCBA, (q15_t)0x84F4,
+	(q15_t)0xDD1A, (q15_t)0x84D9, (q15_t)0xDD7B, (q15_t)0x84BD,
+	(q15_t)0xDDDC, (q15_t)0x84A2, (q15_t)0xDE3D, (q15_t)0x8488,
+	(q15_t)0xDE9E, (q15_t)0x846D, (q15_t)0xDEFF, (q15_t)0x8453,
+	(q15_t)0xDF60, (q15_t)0x843A, (q15_t)0xDFC1, (q15_t)0x8420,
+	(q15_t)0xE023, (q15_t)0x8407, (q15_t)0xE084, (q15_t)0x83EE,
+	(q15_t)0xE0E6, (q15_t)0x83D6, (q15_t)0xE147, (q15_t)0x83BD,
+	(q15_t)0xE1A9, (q15_t)0x83A5, (q15_t)0xE20A, (q15_t)0x838E,
+	(q15_t)0xE26C, (q15_t)0x8376, (q15_t)0xE2CE, (q15_t)0x835F,
+	(q15_t)0xE330, (q15_t)0x8348, (q15_t)0xE392, (q15_t)0x8332,
+	(q15_t)0xE3F4, (q15_t)0x831C, (q15_t)0xE456, (q15_t)0x8306,
+	(q15_t)0xE4B8, (q15_t)0x82F0, (q15_t)0xE51B, (q15_t)0x82DB,
+	(q15_t)0xE57D, (q15_t)0x82C6, (q15_t)0xE5DF, (q15_t)0x82B1,
+	(q15_t)0xE642, (q15_t)0x829D, (q15_t)0xE6A4, (q15_t)0x8289,
+	(q15_t)0xE707, (q15_t)0x8275, (q15_t)0xE769, (q15_t)0x8262,
+	(q15_t)0xE7CC, (q15_t)0x824F, (q15_t)0xE82F, (q15_t)0x823C,
+	(q15_t)0xE892, (q15_t)0x8229, (q15_t)0xE8F5, (q15_t)0x8217,
+	(q15_t)0xE957, (q15_t)0x8205, (q15_t)0xE9BA, (q15_t)0x81F3,
+	(q15_t)0xEA1D, (q15_t)0x81E2, (q15_t)0xEA80, (q15_t)0x81D1,
+	(q15_t)0xEAE4, (q15_t)0x81C0, (q15_t)0xEB47, (q15_t)0x81B0,
+	(q15_t)0xEBAA, (q15_t)0x81A0, (q15_t)0xEC0D, (q15_t)0x8190,
+	(q15_t)0xEC71, (q15_t)0x8180, (q15_t)0xECD4, (q15_t)0x8171,
+	(q15_t)0xED37, (q15_t)0x8162, (q15_t)0xED9B, (q15_t)0x8154,
+	(q15_t)0xEDFE, (q15_t)0x8145, (q15_t)0xEE62, (q15_t)0x8137,
+	(q15_t)0xEEC6, (q15_t)0x812A, (q15_t)0xEF29, (q15_t)0x811C,
+	(q15_t)0xEF8D, (q15_t)0x810F, (q15_t)0xEFF1, (q15_t)0x8102,
+	(q15_t)0xF054, (q15_t)0x80F6, (q15_t)0xF0B8, (q15_t)0x80EA,
+	(q15_t)0xF11C, (q15_t)0x80DE, (q15_t)0xF180, (q15_t)0x80D2,
+	(q15_t)0xF1E4, (q15_t)0x80C7, (q15_t)0xF248, (q15_t)0x80BC,
+	(q15_t)0xF2AC, (q15_t)0x80B2, (q15_t)0xF310, (q15_t)0x80A7,
+	(q15_t)0xF374, (q15_t)0x809D, (q15_t)0xF3D8, (q15_t)0x8094,
+	(q15_t)0xF43C, (q15_t)0x808A, (q15_t)0xF4A0, (q15_t)0x8081,
+	(q15_t)0xF504, (q15_t)0x8078, (q15_t)0xF568, (q15_t)0x8070,
+	(q15_t)0xF5CC, (q15_t)0x8068, (q15_t)0xF631, (q15_t)0x8060,
+	(q15_t)0xF695, (q15_t)0x8058, (q15_t)0xF6F9, (q15_t)0x8051,
+	(q15_t)0xF75D, (q15_t)0x804A, (q15_t)0xF7C2, (q15_t)0x8043,
+	(q15_t)0xF826, (q15_t)0x803D, (q15_t)0xF88A, (q15_t)0x8037,
+	(q15_t)0xF8EF, (q15_t)0x8031, (q15_t)0xF953, (q15_t)0x802C,
+	(q15_t)0xF9B8, (q15_t)0x8027, (q15_t)0xFA1C, (q15_t)0x8022,
+	(q15_t)0xFA80, (q15_t)0x801E, (q15_t)0xFAE5, (q15_t)0x801A,
+	(q15_t)0xFB49, (q15_t)0x8016, (q15_t)0xFBAE, (q15_t)0x8012,
+	(q15_t)0xFC12, (q15_t)0x800F, (q15_t)0xFC77, (q15_t)0x800C,
+	(q15_t)0xFCDB, (q15_t)0x8009, (q15_t)0xFD40, (q15_t)0x8007,
+	(q15_t)0xFDA4, (q15_t)0x8005, (q15_t)0xFE09, (q15_t)0x8003,
+	(q15_t)0xFE6D, (q15_t)0x8002, (q15_t)0xFED2, (q15_t)0x8001,
+	(q15_t)0xFF36, (q15_t)0x8000, (q15_t)0xFF9B, (q15_t)0x8000
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_Q15_4096)
+/**
+  @par
+  Example code for q15 Twiddle factors Generation::
+  @par
+  <pre>for (i = 0; i< 3N/4; i++)
+  {
+     twiddleCoefq15[2*i]   = cos(i * 2*PI/(float)N);
+     twiddleCoefq15[2*i+1] = sin(i * 2*PI/(float)N);
+  } </pre>
+  @par
+  where N = 4096, PI = 3.14159265358979
+  @par
+  Cos and Sin values are interleaved fashion
+  @par
+  Convert Floating point to q15(Fixed point 1.15):
+ 	round(twiddleCoefq15(i) * pow(2, 15))
+ */
+const q15_t twiddleCoef_4096_q15[6144] =
+{
+	(q15_t)0x7FFF, (q15_t)0x0000, (q15_t)0x7FFF, (q15_t)0x0032,
+	(q15_t)0x7FFF, (q15_t)0x0064, (q15_t)0x7FFF, (q15_t)0x0096,
+	(q15_t)0x7FFF, (q15_t)0x00C9, (q15_t)0x7FFF, (q15_t)0x00FB,
+	(q15_t)0x7FFE, (q15_t)0x012D, (q15_t)0x7FFE, (q15_t)0x015F,
+	(q15_t)0x7FFD, (q15_t)0x0192, (q15_t)0x7FFC, (q15_t)0x01C4,
+	(q15_t)0x7FFC, (q15_t)0x01F6, (q15_t)0x7FFB, (q15_t)0x0228,
+	(q15_t)0x7FFA, (q15_t)0x025B, (q15_t)0x7FF9, (q15_t)0x028D,
+	(q15_t)0x7FF8, (q15_t)0x02BF, (q15_t)0x7FF7, (q15_t)0x02F1,
+	(q15_t)0x7FF6, (q15_t)0x0324, (q15_t)0x7FF4, (q15_t)0x0356,
+	(q15_t)0x7FF3, (q15_t)0x0388, (q15_t)0x7FF2, (q15_t)0x03BA,
+	(q15_t)0x7FF0, (q15_t)0x03ED, (q15_t)0x7FEE, (q15_t)0x041F,
+	(q15_t)0x7FED, (q15_t)0x0451, (q15_t)0x7FEB, (q15_t)0x0483,
+	(q15_t)0x7FE9, (q15_t)0x04B6, (q15_t)0x7FE7, (q15_t)0x04E8,
+	(q15_t)0x7FE5, (q15_t)0x051A, (q15_t)0x7FE3, (q15_t)0x054C,
+	(q15_t)0x7FE1, (q15_t)0x057F, (q15_t)0x7FDF, (q15_t)0x05B1,
+	(q15_t)0x7FDD, (q15_t)0x05E3, (q15_t)0x7FDA, (q15_t)0x0615,
+	(q15_t)0x7FD8, (q15_t)0x0647, (q15_t)0x7FD6, (q15_t)0x067A,
+	(q15_t)0x7FD3, (q15_t)0x06AC, (q15_t)0x7FD0, (q15_t)0x06DE,
+	(q15_t)0x7FCE, (q15_t)0x0710, (q15_t)0x7FCB, (q15_t)0x0742,
+	(q15_t)0x7FC8, (q15_t)0x0775, (q15_t)0x7FC5, (q15_t)0x07A7,
+	(q15_t)0x7FC2, (q15_t)0x07D9, (q15_t)0x7FBF, (q15_t)0x080B,
+	(q15_t)0x7FBC, (q15_t)0x083D, (q15_t)0x7FB8, (q15_t)0x086F,
+	(q15_t)0x7FB5, (q15_t)0x08A2, (q15_t)0x7FB1, (q15_t)0x08D4,
+	(q15_t)0x7FAE, (q15_t)0x0906, (q15_t)0x7FAA, (q15_t)0x0938,
+	(q15_t)0x7FA7, (q15_t)0x096A, (q15_t)0x7FA3, (q15_t)0x099C,
+	(q15_t)0x7F9F, (q15_t)0x09CE, (q15_t)0x7F9B, (q15_t)0x0A00,
+	(q15_t)0x7F97, (q15_t)0x0A33, (q15_t)0x7F93, (q15_t)0x0A65,
+	(q15_t)0x7F8F, (q15_t)0x0A97, (q15_t)0x7F8B, (q15_t)0x0AC9,
+	(q15_t)0x7F87, (q15_t)0x0AFB, (q15_t)0x7F82, (q15_t)0x0B2D,
+	(q15_t)0x7F7E, (q15_t)0x0B5F, (q15_t)0x7F79, (q15_t)0x0B91,
+	(q15_t)0x7F75, (q15_t)0x0BC3, (q15_t)0x7F70, (q15_t)0x0BF5,
+	(q15_t)0x7F6B, (q15_t)0x0C27, (q15_t)0x7F67, (q15_t)0x0C59,
+	(q15_t)0x7F62, (q15_t)0x0C8B, (q15_t)0x7F5D, (q15_t)0x0CBD,
+	(q15_t)0x7F58, (q15_t)0x0CEF, (q15_t)0x7F53, (q15_t)0x0D21,
+	(q15_t)0x7F4D, (q15_t)0x0D53, (q15_t)0x7F48, (q15_t)0x0D85,
+	(q15_t)0x7F43, (q15_t)0x0DB7, (q15_t)0x7F3D, (q15_t)0x0DE9,
+	(q15_t)0x7F38, (q15_t)0x0E1B, (q15_t)0x7F32, (q15_t)0x0E4D,
+	(q15_t)0x7F2D, (q15_t)0x0E7F, (q15_t)0x7F27, (q15_t)0x0EB1,
+	(q15_t)0x7F21, (q15_t)0x0EE3, (q15_t)0x7F1B, (q15_t)0x0F15,
+	(q15_t)0x7F15, (q15_t)0x0F47, (q15_t)0x7F0F, (q15_t)0x0F79,
+	(q15_t)0x7F09, (q15_t)0x0FAB, (q15_t)0x7F03, (q15_t)0x0FDD,
+	(q15_t)0x7EFD, (q15_t)0x100E, (q15_t)0x7EF6, (q15_t)0x1040,
+	(q15_t)0x7EF0, (q15_t)0x1072, (q15_t)0x7EE9, (q15_t)0x10A4,
+	(q15_t)0x7EE3, (q15_t)0x10D6, (q15_t)0x7EDC, (q15_t)0x1108,
+	(q15_t)0x7ED5, (q15_t)0x1139, (q15_t)0x7ECF, (q15_t)0x116B,
+	(q15_t)0x7EC8, (q15_t)0x119D, (q15_t)0x7EC1, (q15_t)0x11CF,
+	(q15_t)0x7EBA, (q15_t)0x1201, (q15_t)0x7EB3, (q15_t)0x1232,
+	(q15_t)0x7EAB, (q15_t)0x1264, (q15_t)0x7EA4, (q15_t)0x1296,
+	(q15_t)0x7E9D, (q15_t)0x12C8, (q15_t)0x7E95, (q15_t)0x12F9,
+	(q15_t)0x7E8E, (q15_t)0x132B, (q15_t)0x7E86, (q15_t)0x135D,
+	(q15_t)0x7E7F, (q15_t)0x138E, (q15_t)0x7E77, (q15_t)0x13C0,
+	(q15_t)0x7E6F, (q15_t)0x13F2, (q15_t)0x7E67, (q15_t)0x1423,
+	(q15_t)0x7E5F, (q15_t)0x1455, (q15_t)0x7E57, (q15_t)0x1487,
+	(q15_t)0x7E4F, (q15_t)0x14B8, (q15_t)0x7E47, (q15_t)0x14EA,
+	(q15_t)0x7E3F, (q15_t)0x151B, (q15_t)0x7E37, (q15_t)0x154D,
+	(q15_t)0x7E2E, (q15_t)0x157F, (q15_t)0x7E26, (q15_t)0x15B0,
+	(q15_t)0x7E1D, (q15_t)0x15E2, (q15_t)0x7E14, (q15_t)0x1613,
+	(q15_t)0x7E0C, (q15_t)0x1645, (q15_t)0x7E03, (q15_t)0x1676,
+	(q15_t)0x7DFA, (q15_t)0x16A8, (q15_t)0x7DF1, (q15_t)0x16D9,
+	(q15_t)0x7DE8, (q15_t)0x170A, (q15_t)0x7DDF, (q15_t)0x173C,
+	(q15_t)0x7DD6, (q15_t)0x176D, (q15_t)0x7DCD, (q15_t)0x179F,
+	(q15_t)0x7DC3, (q15_t)0x17D0, (q15_t)0x7DBA, (q15_t)0x1802,
+	(q15_t)0x7DB0, (q15_t)0x1833, (q15_t)0x7DA7, (q15_t)0x1864,
+	(q15_t)0x7D9D, (q15_t)0x1896, (q15_t)0x7D94, (q15_t)0x18C7,
+	(q15_t)0x7D8A, (q15_t)0x18F8, (q15_t)0x7D80, (q15_t)0x192A,
+	(q15_t)0x7D76, (q15_t)0x195B, (q15_t)0x7D6C, (q15_t)0x198C,
+	(q15_t)0x7D62, (q15_t)0x19BD, (q15_t)0x7D58, (q15_t)0x19EF,
+	(q15_t)0x7D4E, (q15_t)0x1A20, (q15_t)0x7D43, (q15_t)0x1A51,
+	(q15_t)0x7D39, (q15_t)0x1A82, (q15_t)0x7D2F, (q15_t)0x1AB3,
+	(q15_t)0x7D24, (q15_t)0x1AE4, (q15_t)0x7D19, (q15_t)0x1B16,
+	(q15_t)0x7D0F, (q15_t)0x1B47, (q15_t)0x7D04, (q15_t)0x1B78,
+	(q15_t)0x7CF9, (q15_t)0x1BA9, (q15_t)0x7CEE, (q15_t)0x1BDA,
+	(q15_t)0x7CE3, (q15_t)0x1C0B, (q15_t)0x7CD8, (q15_t)0x1C3C,
+	(q15_t)0x7CCD, (q15_t)0x1C6D, (q15_t)0x7CC2, (q15_t)0x1C9E,
+	(q15_t)0x7CB7, (q15_t)0x1CCF, (q15_t)0x7CAB, (q15_t)0x1D00,
+	(q15_t)0x7CA0, (q15_t)0x1D31, (q15_t)0x7C94, (q15_t)0x1D62,
+	(q15_t)0x7C89, (q15_t)0x1D93, (q15_t)0x7C7D, (q15_t)0x1DC4,
+	(q15_t)0x7C71, (q15_t)0x1DF5, (q15_t)0x7C66, (q15_t)0x1E25,
+	(q15_t)0x7C5A, (q15_t)0x1E56, (q15_t)0x7C4E, (q15_t)0x1E87,
+	(q15_t)0x7C42, (q15_t)0x1EB8, (q15_t)0x7C36, (q15_t)0x1EE9,
+	(q15_t)0x7C29, (q15_t)0x1F19, (q15_t)0x7C1D, (q15_t)0x1F4A,
+	(q15_t)0x7C11, (q15_t)0x1F7B, (q15_t)0x7C05, (q15_t)0x1FAC,
+	(q15_t)0x7BF8, (q15_t)0x1FDC, (q15_t)0x7BEB, (q15_t)0x200D,
+	(q15_t)0x7BDF, (q15_t)0x203E, (q15_t)0x7BD2, (q15_t)0x206E,
+	(q15_t)0x7BC5, (q15_t)0x209F, (q15_t)0x7BB9, (q15_t)0x20D0,
+	(q15_t)0x7BAC, (q15_t)0x2100, (q15_t)0x7B9F, (q15_t)0x2131,
+	(q15_t)0x7B92, (q15_t)0x2161, (q15_t)0x7B84, (q15_t)0x2192,
+	(q15_t)0x7B77, (q15_t)0x21C2, (q15_t)0x7B6A, (q15_t)0x21F3,
+	(q15_t)0x7B5D, (q15_t)0x2223, (q15_t)0x7B4F, (q15_t)0x2254,
+	(q15_t)0x7B42, (q15_t)0x2284, (q15_t)0x7B34, (q15_t)0x22B4,
+	(q15_t)0x7B26, (q15_t)0x22E5, (q15_t)0x7B19, (q15_t)0x2315,
+	(q15_t)0x7B0B, (q15_t)0x2345, (q15_t)0x7AFD, (q15_t)0x2376,
+	(q15_t)0x7AEF, (q15_t)0x23A6, (q15_t)0x7AE1, (q15_t)0x23D6,
+	(q15_t)0x7AD3, (q15_t)0x2407, (q15_t)0x7AC5, (q15_t)0x2437,
+	(q15_t)0x7AB6, (q15_t)0x2467, (q15_t)0x7AA8, (q15_t)0x2497,
+	(q15_t)0x7A9A, (q15_t)0x24C7, (q15_t)0x7A8B, (q15_t)0x24F7,
+	(q15_t)0x7A7D, (q15_t)0x2528, (q15_t)0x7A6E, (q15_t)0x2558,
+	(q15_t)0x7A5F, (q15_t)0x2588, (q15_t)0x7A50, (q15_t)0x25B8,
+	(q15_t)0x7A42, (q15_t)0x25E8, (q15_t)0x7A33, (q15_t)0x2618,
+	(q15_t)0x7A24, (q15_t)0x2648, (q15_t)0x7A15, (q15_t)0x2678,
+	(q15_t)0x7A05, (q15_t)0x26A8, (q15_t)0x79F6, (q15_t)0x26D8,
+	(q15_t)0x79E7, (q15_t)0x2707, (q15_t)0x79D8, (q15_t)0x2737,
+	(q15_t)0x79C8, (q15_t)0x2767, (q15_t)0x79B9, (q15_t)0x2797,
+	(q15_t)0x79A9, (q15_t)0x27C7, (q15_t)0x7999, (q15_t)0x27F6,
+	(q15_t)0x798A, (q15_t)0x2826, (q15_t)0x797A, (q15_t)0x2856,
+	(q15_t)0x796A, (q15_t)0x2886, (q15_t)0x795A, (q15_t)0x28B5,
+	(q15_t)0x794A, (q15_t)0x28E5, (q15_t)0x793A, (q15_t)0x2915,
+	(q15_t)0x792A, (q15_t)0x2944, (q15_t)0x7919, (q15_t)0x2974,
+	(q15_t)0x7909, (q15_t)0x29A3, (q15_t)0x78F9, (q15_t)0x29D3,
+	(q15_t)0x78E8, (q15_t)0x2A02, (q15_t)0x78D8, (q15_t)0x2A32,
+	(q15_t)0x78C7, (q15_t)0x2A61, (q15_t)0x78B6, (q15_t)0x2A91,
+	(q15_t)0x78A6, (q15_t)0x2AC0, (q15_t)0x7895, (q15_t)0x2AEF,
+	(q15_t)0x7884, (q15_t)0x2B1F, (q15_t)0x7873, (q15_t)0x2B4E,
+	(q15_t)0x7862, (q15_t)0x2B7D, (q15_t)0x7851, (q15_t)0x2BAD,
+	(q15_t)0x7840, (q15_t)0x2BDC, (q15_t)0x782E, (q15_t)0x2C0B,
+	(q15_t)0x781D, (q15_t)0x2C3A, (q15_t)0x780C, (q15_t)0x2C69,
+	(q15_t)0x77FA, (q15_t)0x2C98, (q15_t)0x77E9, (q15_t)0x2CC8,
+	(q15_t)0x77D7, (q15_t)0x2CF7, (q15_t)0x77C5, (q15_t)0x2D26,
+	(q15_t)0x77B4, (q15_t)0x2D55, (q15_t)0x77A2, (q15_t)0x2D84,
+	(q15_t)0x7790, (q15_t)0x2DB3, (q15_t)0x777E, (q15_t)0x2DE2,
+	(q15_t)0x776C, (q15_t)0x2E11, (q15_t)0x775A, (q15_t)0x2E3F,
+	(q15_t)0x7747, (q15_t)0x2E6E, (q15_t)0x7735, (q15_t)0x2E9D,
+	(q15_t)0x7723, (q15_t)0x2ECC, (q15_t)0x7710, (q15_t)0x2EFB,
+	(q15_t)0x76FE, (q15_t)0x2F29, (q15_t)0x76EB, (q15_t)0x2F58,
+	(q15_t)0x76D9, (q15_t)0x2F87, (q15_t)0x76C6, (q15_t)0x2FB5,
+	(q15_t)0x76B3, (q15_t)0x2FE4, (q15_t)0x76A0, (q15_t)0x3013,
+	(q15_t)0x768E, (q15_t)0x3041, (q15_t)0x767B, (q15_t)0x3070,
+	(q15_t)0x7668, (q15_t)0x309E, (q15_t)0x7654, (q15_t)0x30CD,
+	(q15_t)0x7641, (q15_t)0x30FB, (q15_t)0x762E, (q15_t)0x312A,
+	(q15_t)0x761B, (q15_t)0x3158, (q15_t)0x7607, (q15_t)0x3186,
+	(q15_t)0x75F4, (q15_t)0x31B5, (q15_t)0x75E0, (q15_t)0x31E3,
+	(q15_t)0x75CC, (q15_t)0x3211, (q15_t)0x75B9, (q15_t)0x3240,
+	(q15_t)0x75A5, (q15_t)0x326E, (q15_t)0x7591, (q15_t)0x329C,
+	(q15_t)0x757D, (q15_t)0x32CA, (q15_t)0x7569, (q15_t)0x32F8,
+	(q15_t)0x7555, (q15_t)0x3326, (q15_t)0x7541, (q15_t)0x3354,
+	(q15_t)0x752D, (q15_t)0x3382, (q15_t)0x7519, (q15_t)0x33B0,
+	(q15_t)0x7504, (q15_t)0x33DE, (q15_t)0x74F0, (q15_t)0x340C,
+	(q15_t)0x74DB, (q15_t)0x343A, (q15_t)0x74C7, (q15_t)0x3468,
+	(q15_t)0x74B2, (q15_t)0x3496, (q15_t)0x749E, (q15_t)0x34C4,
+	(q15_t)0x7489, (q15_t)0x34F2, (q15_t)0x7474, (q15_t)0x351F,
+	(q15_t)0x745F, (q15_t)0x354D, (q15_t)0x744A, (q15_t)0x357B,
+	(q15_t)0x7435, (q15_t)0x35A8, (q15_t)0x7420, (q15_t)0x35D6,
+	(q15_t)0x740B, (q15_t)0x3604, (q15_t)0x73F6, (q15_t)0x3631,
+	(q15_t)0x73E0, (q15_t)0x365F, (q15_t)0x73CB, (q15_t)0x368C,
+	(q15_t)0x73B5, (q15_t)0x36BA, (q15_t)0x73A0, (q15_t)0x36E7,
+	(q15_t)0x738A, (q15_t)0x3714, (q15_t)0x7375, (q15_t)0x3742,
+	(q15_t)0x735F, (q15_t)0x376F, (q15_t)0x7349, (q15_t)0x379C,
+	(q15_t)0x7333, (q15_t)0x37CA, (q15_t)0x731D, (q15_t)0x37F7,
+	(q15_t)0x7307, (q15_t)0x3824, (q15_t)0x72F1, (q15_t)0x3851,
+	(q15_t)0x72DB, (q15_t)0x387E, (q15_t)0x72C5, (q15_t)0x38AB,
+	(q15_t)0x72AF, (q15_t)0x38D8, (q15_t)0x7298, (q15_t)0x3906,
+	(q15_t)0x7282, (q15_t)0x3932, (q15_t)0x726B, (q15_t)0x395F,
+	(q15_t)0x7255, (q15_t)0x398C, (q15_t)0x723E, (q15_t)0x39B9,
+	(q15_t)0x7227, (q15_t)0x39E6, (q15_t)0x7211, (q15_t)0x3A13,
+	(q15_t)0x71FA, (q15_t)0x3A40, (q15_t)0x71E3, (q15_t)0x3A6C,
+	(q15_t)0x71CC, (q15_t)0x3A99, (q15_t)0x71B5, (q15_t)0x3AC6,
+	(q15_t)0x719E, (q15_t)0x3AF2, (q15_t)0x7186, (q15_t)0x3B1F,
+	(q15_t)0x716F, (q15_t)0x3B4C, (q15_t)0x7158, (q15_t)0x3B78,
+	(q15_t)0x7141, (q15_t)0x3BA5, (q15_t)0x7129, (q15_t)0x3BD1,
+	(q15_t)0x7112, (q15_t)0x3BFD, (q15_t)0x70FA, (q15_t)0x3C2A,
+	(q15_t)0x70E2, (q15_t)0x3C56, (q15_t)0x70CB, (q15_t)0x3C83,
+	(q15_t)0x70B3, (q15_t)0x3CAF, (q15_t)0x709B, (q15_t)0x3CDB,
+	(q15_t)0x7083, (q15_t)0x3D07, (q15_t)0x706B, (q15_t)0x3D33,
+	(q15_t)0x7053, (q15_t)0x3D60, (q15_t)0x703B, (q15_t)0x3D8C,
+	(q15_t)0x7023, (q15_t)0x3DB8, (q15_t)0x700A, (q15_t)0x3DE4,
+	(q15_t)0x6FF2, (q15_t)0x3E10, (q15_t)0x6FDA, (q15_t)0x3E3C,
+	(q15_t)0x6FC1, (q15_t)0x3E68, (q15_t)0x6FA9, (q15_t)0x3E93,
+	(q15_t)0x6F90, (q15_t)0x3EBF, (q15_t)0x6F77, (q15_t)0x3EEB,
+	(q15_t)0x6F5F, (q15_t)0x3F17, (q15_t)0x6F46, (q15_t)0x3F43,
+	(q15_t)0x6F2D, (q15_t)0x3F6E, (q15_t)0x6F14, (q15_t)0x3F9A,
+	(q15_t)0x6EFB, (q15_t)0x3FC5, (q15_t)0x6EE2, (q15_t)0x3FF1,
+	(q15_t)0x6EC9, (q15_t)0x401D, (q15_t)0x6EAF, (q15_t)0x4048,
+	(q15_t)0x6E96, (q15_t)0x4073, (q15_t)0x6E7D, (q15_t)0x409F,
+	(q15_t)0x6E63, (q15_t)0x40CA, (q15_t)0x6E4A, (q15_t)0x40F6,
+	(q15_t)0x6E30, (q15_t)0x4121, (q15_t)0x6E17, (q15_t)0x414C,
+	(q15_t)0x6DFD, (q15_t)0x4177, (q15_t)0x6DE3, (q15_t)0x41A2,
+	(q15_t)0x6DCA, (q15_t)0x41CE, (q15_t)0x6DB0, (q15_t)0x41F9,
+	(q15_t)0x6D96, (q15_t)0x4224, (q15_t)0x6D7C, (q15_t)0x424F,
+	(q15_t)0x6D62, (q15_t)0x427A, (q15_t)0x6D48, (q15_t)0x42A5,
+	(q15_t)0x6D2D, (q15_t)0x42D0, (q15_t)0x6D13, (q15_t)0x42FA,
+	(q15_t)0x6CF9, (q15_t)0x4325, (q15_t)0x6CDE, (q15_t)0x4350,
+	(q15_t)0x6CC4, (q15_t)0x437B, (q15_t)0x6CA9, (q15_t)0x43A5,
+	(q15_t)0x6C8F, (q15_t)0x43D0, (q15_t)0x6C74, (q15_t)0x43FB,
+	(q15_t)0x6C59, (q15_t)0x4425, (q15_t)0x6C3F, (q15_t)0x4450,
+	(q15_t)0x6C24, (q15_t)0x447A, (q15_t)0x6C09, (q15_t)0x44A5,
+	(q15_t)0x6BEE, (q15_t)0x44CF, (q15_t)0x6BD3, (q15_t)0x44FA,
+	(q15_t)0x6BB8, (q15_t)0x4524, (q15_t)0x6B9C, (q15_t)0x454E,
+	(q15_t)0x6B81, (q15_t)0x4578, (q15_t)0x6B66, (q15_t)0x45A3,
+	(q15_t)0x6B4A, (q15_t)0x45CD, (q15_t)0x6B2F, (q15_t)0x45F7,
+	(q15_t)0x6B13, (q15_t)0x4621, (q15_t)0x6AF8, (q15_t)0x464B,
+	(q15_t)0x6ADC, (q15_t)0x4675, (q15_t)0x6AC1, (q15_t)0x469F,
+	(q15_t)0x6AA5, (q15_t)0x46C9, (q15_t)0x6A89, (q15_t)0x46F3,
+	(q15_t)0x6A6D, (q15_t)0x471C, (q15_t)0x6A51, (q15_t)0x4746,
+	(q15_t)0x6A35, (q15_t)0x4770, (q15_t)0x6A19, (q15_t)0x479A,
+	(q15_t)0x69FD, (q15_t)0x47C3, (q15_t)0x69E1, (q15_t)0x47ED,
+	(q15_t)0x69C4, (q15_t)0x4816, (q15_t)0x69A8, (q15_t)0x4840,
+	(q15_t)0x698C, (q15_t)0x4869, (q15_t)0x696F, (q15_t)0x4893,
+	(q15_t)0x6953, (q15_t)0x48BC, (q15_t)0x6936, (q15_t)0x48E6,
+	(q15_t)0x6919, (q15_t)0x490F, (q15_t)0x68FD, (q15_t)0x4938,
+	(q15_t)0x68E0, (q15_t)0x4961, (q15_t)0x68C3, (q15_t)0x498A,
+	(q15_t)0x68A6, (q15_t)0x49B4, (q15_t)0x6889, (q15_t)0x49DD,
+	(q15_t)0x686C, (q15_t)0x4A06, (q15_t)0x684F, (q15_t)0x4A2F,
+	(q15_t)0x6832, (q15_t)0x4A58, (q15_t)0x6815, (q15_t)0x4A81,
+	(q15_t)0x67F7, (q15_t)0x4AA9, (q15_t)0x67DA, (q15_t)0x4AD2,
+	(q15_t)0x67BD, (q15_t)0x4AFB, (q15_t)0x679F, (q15_t)0x4B24,
+	(q15_t)0x6782, (q15_t)0x4B4C, (q15_t)0x6764, (q15_t)0x4B75,
+	(q15_t)0x6746, (q15_t)0x4B9E, (q15_t)0x6729, (q15_t)0x4BC6,
+	(q15_t)0x670B, (q15_t)0x4BEF, (q15_t)0x66ED, (q15_t)0x4C17,
+	(q15_t)0x66CF, (q15_t)0x4C3F, (q15_t)0x66B1, (q15_t)0x4C68,
+	(q15_t)0x6693, (q15_t)0x4C90, (q15_t)0x6675, (q15_t)0x4CB8,
+	(q15_t)0x6657, (q15_t)0x4CE1, (q15_t)0x6639, (q15_t)0x4D09,
+	(q15_t)0x661A, (q15_t)0x4D31, (q15_t)0x65FC, (q15_t)0x4D59,
+	(q15_t)0x65DD, (q15_t)0x4D81, (q15_t)0x65BF, (q15_t)0x4DA9,
+	(q15_t)0x65A0, (q15_t)0x4DD1, (q15_t)0x6582, (q15_t)0x4DF9,
+	(q15_t)0x6563, (q15_t)0x4E21, (q15_t)0x6545, (q15_t)0x4E48,
+	(q15_t)0x6526, (q15_t)0x4E70, (q15_t)0x6507, (q15_t)0x4E98,
+	(q15_t)0x64E8, (q15_t)0x4EBF, (q15_t)0x64C9, (q15_t)0x4EE7,
+	(q15_t)0x64AA, (q15_t)0x4F0F, (q15_t)0x648B, (q15_t)0x4F36,
+	(q15_t)0x646C, (q15_t)0x4F5E, (q15_t)0x644D, (q15_t)0x4F85,
+	(q15_t)0x642D, (q15_t)0x4FAC, (q15_t)0x640E, (q15_t)0x4FD4,
+	(q15_t)0x63EF, (q15_t)0x4FFB, (q15_t)0x63CF, (q15_t)0x5022,
+	(q15_t)0x63B0, (q15_t)0x5049, (q15_t)0x6390, (q15_t)0x5070,
+	(q15_t)0x6371, (q15_t)0x5097, (q15_t)0x6351, (q15_t)0x50BF,
+	(q15_t)0x6331, (q15_t)0x50E5, (q15_t)0x6311, (q15_t)0x510C,
+	(q15_t)0x62F2, (q15_t)0x5133, (q15_t)0x62D2, (q15_t)0x515A,
+	(q15_t)0x62B2, (q15_t)0x5181, (q15_t)0x6292, (q15_t)0x51A8,
+	(q15_t)0x6271, (q15_t)0x51CE, (q15_t)0x6251, (q15_t)0x51F5,
+	(q15_t)0x6231, (q15_t)0x521C, (q15_t)0x6211, (q15_t)0x5242,
+	(q15_t)0x61F1, (q15_t)0x5269, (q15_t)0x61D0, (q15_t)0x528F,
+	(q15_t)0x61B0, (q15_t)0x52B5, (q15_t)0x618F, (q15_t)0x52DC,
+	(q15_t)0x616F, (q15_t)0x5302, (q15_t)0x614E, (q15_t)0x5328,
+	(q15_t)0x612D, (q15_t)0x534E, (q15_t)0x610D, (q15_t)0x5375,
+	(q15_t)0x60EC, (q15_t)0x539B, (q15_t)0x60CB, (q15_t)0x53C1,
+	(q15_t)0x60AA, (q15_t)0x53E7, (q15_t)0x6089, (q15_t)0x540D,
+	(q15_t)0x6068, (q15_t)0x5433, (q15_t)0x6047, (q15_t)0x5458,
+	(q15_t)0x6026, (q15_t)0x547E, (q15_t)0x6004, (q15_t)0x54A4,
+	(q15_t)0x5FE3, (q15_t)0x54CA, (q15_t)0x5FC2, (q15_t)0x54EF,
+	(q15_t)0x5FA0, (q15_t)0x5515, (q15_t)0x5F7F, (q15_t)0x553A,
+	(q15_t)0x5F5E, (q15_t)0x5560, (q15_t)0x5F3C, (q15_t)0x5585,
+	(q15_t)0x5F1A, (q15_t)0x55AB, (q15_t)0x5EF9, (q15_t)0x55D0,
+	(q15_t)0x5ED7, (q15_t)0x55F5, (q15_t)0x5EB5, (q15_t)0x561A,
+	(q15_t)0x5E93, (q15_t)0x5640, (q15_t)0x5E71, (q15_t)0x5665,
+	(q15_t)0x5E50, (q15_t)0x568A, (q15_t)0x5E2D, (q15_t)0x56AF,
+	(q15_t)0x5E0B, (q15_t)0x56D4, (q15_t)0x5DE9, (q15_t)0x56F9,
+	(q15_t)0x5DC7, (q15_t)0x571D, (q15_t)0x5DA5, (q15_t)0x5742,
+	(q15_t)0x5D83, (q15_t)0x5767, (q15_t)0x5D60, (q15_t)0x578C,
+	(q15_t)0x5D3E, (q15_t)0x57B0, (q15_t)0x5D1B, (q15_t)0x57D5,
+	(q15_t)0x5CF9, (q15_t)0x57F9, (q15_t)0x5CD6, (q15_t)0x581E,
+	(q15_t)0x5CB4, (q15_t)0x5842, (q15_t)0x5C91, (q15_t)0x5867,
+	(q15_t)0x5C6E, (q15_t)0x588B, (q15_t)0x5C4B, (q15_t)0x58AF,
+	(q15_t)0x5C29, (q15_t)0x58D4, (q15_t)0x5C06, (q15_t)0x58F8,
+	(q15_t)0x5BE3, (q15_t)0x591C, (q15_t)0x5BC0, (q15_t)0x5940,
+	(q15_t)0x5B9D, (q15_t)0x5964, (q15_t)0x5B79, (q15_t)0x5988,
+	(q15_t)0x5B56, (q15_t)0x59AC, (q15_t)0x5B33, (q15_t)0x59D0,
+	(q15_t)0x5B10, (q15_t)0x59F3, (q15_t)0x5AEC, (q15_t)0x5A17,
+	(q15_t)0x5AC9, (q15_t)0x5A3B, (q15_t)0x5AA5, (q15_t)0x5A5E,
+	(q15_t)0x5A82, (q15_t)0x5A82, (q15_t)0x5A5E, (q15_t)0x5AA5,
+	(q15_t)0x5A3B, (q15_t)0x5AC9, (q15_t)0x5A17, (q15_t)0x5AEC,
+	(q15_t)0x59F3, (q15_t)0x5B10, (q15_t)0x59D0, (q15_t)0x5B33,
+	(q15_t)0x59AC, (q15_t)0x5B56, (q15_t)0x5988, (q15_t)0x5B79,
+	(q15_t)0x5964, (q15_t)0x5B9D, (q15_t)0x5940, (q15_t)0x5BC0,
+	(q15_t)0x591C, (q15_t)0x5BE3, (q15_t)0x58F8, (q15_t)0x5C06,
+	(q15_t)0x58D4, (q15_t)0x5C29, (q15_t)0x58AF, (q15_t)0x5C4B,
+	(q15_t)0x588B, (q15_t)0x5C6E, (q15_t)0x5867, (q15_t)0x5C91,
+	(q15_t)0x5842, (q15_t)0x5CB4, (q15_t)0x581E, (q15_t)0x5CD6,
+	(q15_t)0x57F9, (q15_t)0x5CF9, (q15_t)0x57D5, (q15_t)0x5D1B,
+	(q15_t)0x57B0, (q15_t)0x5D3E, (q15_t)0x578C, (q15_t)0x5D60,
+	(q15_t)0x5767, (q15_t)0x5D83, (q15_t)0x5742, (q15_t)0x5DA5,
+	(q15_t)0x571D, (q15_t)0x5DC7, (q15_t)0x56F9, (q15_t)0x5DE9,
+	(q15_t)0x56D4, (q15_t)0x5E0B, (q15_t)0x56AF, (q15_t)0x5E2D,
+	(q15_t)0x568A, (q15_t)0x5E50, (q15_t)0x5665, (q15_t)0x5E71,
+	(q15_t)0x5640, (q15_t)0x5E93, (q15_t)0x561A, (q15_t)0x5EB5,
+	(q15_t)0x55F5, (q15_t)0x5ED7, (q15_t)0x55D0, (q15_t)0x5EF9,
+	(q15_t)0x55AB, (q15_t)0x5F1A, (q15_t)0x5585, (q15_t)0x5F3C,
+	(q15_t)0x5560, (q15_t)0x5F5E, (q15_t)0x553A, (q15_t)0x5F7F,
+	(q15_t)0x5515, (q15_t)0x5FA0, (q15_t)0x54EF, (q15_t)0x5FC2,
+	(q15_t)0x54CA, (q15_t)0x5FE3, (q15_t)0x54A4, (q15_t)0x6004,
+	(q15_t)0x547E, (q15_t)0x6026, (q15_t)0x5458, (q15_t)0x6047,
+	(q15_t)0x5433, (q15_t)0x6068, (q15_t)0x540D, (q15_t)0x6089,
+	(q15_t)0x53E7, (q15_t)0x60AA, (q15_t)0x53C1, (q15_t)0x60CB,
+	(q15_t)0x539B, (q15_t)0x60EC, (q15_t)0x5375, (q15_t)0x610D,
+	(q15_t)0x534E, (q15_t)0x612D, (q15_t)0x5328, (q15_t)0x614E,
+	(q15_t)0x5302, (q15_t)0x616F, (q15_t)0x52DC, (q15_t)0x618F,
+	(q15_t)0x52B5, (q15_t)0x61B0, (q15_t)0x528F, (q15_t)0x61D0,
+	(q15_t)0x5269, (q15_t)0x61F1, (q15_t)0x5242, (q15_t)0x6211,
+	(q15_t)0x521C, (q15_t)0x6231, (q15_t)0x51F5, (q15_t)0x6251,
+	(q15_t)0x51CE, (q15_t)0x6271, (q15_t)0x51A8, (q15_t)0x6292,
+	(q15_t)0x5181, (q15_t)0x62B2, (q15_t)0x515A, (q15_t)0x62D2,
+	(q15_t)0x5133, (q15_t)0x62F2, (q15_t)0x510C, (q15_t)0x6311,
+	(q15_t)0x50E5, (q15_t)0x6331, (q15_t)0x50BF, (q15_t)0x6351,
+	(q15_t)0x5097, (q15_t)0x6371, (q15_t)0x5070, (q15_t)0x6390,
+	(q15_t)0x5049, (q15_t)0x63B0, (q15_t)0x5022, (q15_t)0x63CF,
+	(q15_t)0x4FFB, (q15_t)0x63EF, (q15_t)0x4FD4, (q15_t)0x640E,
+	(q15_t)0x4FAC, (q15_t)0x642D, (q15_t)0x4F85, (q15_t)0x644D,
+	(q15_t)0x4F5E, (q15_t)0x646C, (q15_t)0x4F36, (q15_t)0x648B,
+	(q15_t)0x4F0F, (q15_t)0x64AA, (q15_t)0x4EE7, (q15_t)0x64C9,
+	(q15_t)0x4EBF, (q15_t)0x64E8, (q15_t)0x4E98, (q15_t)0x6507,
+	(q15_t)0x4E70, (q15_t)0x6526, (q15_t)0x4E48, (q15_t)0x6545,
+	(q15_t)0x4E21, (q15_t)0x6563, (q15_t)0x4DF9, (q15_t)0x6582,
+	(q15_t)0x4DD1, (q15_t)0x65A0, (q15_t)0x4DA9, (q15_t)0x65BF,
+	(q15_t)0x4D81, (q15_t)0x65DD, (q15_t)0x4D59, (q15_t)0x65FC,
+	(q15_t)0x4D31, (q15_t)0x661A, (q15_t)0x4D09, (q15_t)0x6639,
+	(q15_t)0x4CE1, (q15_t)0x6657, (q15_t)0x4CB8, (q15_t)0x6675,
+	(q15_t)0x4C90, (q15_t)0x6693, (q15_t)0x4C68, (q15_t)0x66B1,
+	(q15_t)0x4C3F, (q15_t)0x66CF, (q15_t)0x4C17, (q15_t)0x66ED,
+	(q15_t)0x4BEF, (q15_t)0x670B, (q15_t)0x4BC6, (q15_t)0x6729,
+	(q15_t)0x4B9E, (q15_t)0x6746, (q15_t)0x4B75, (q15_t)0x6764,
+	(q15_t)0x4B4C, (q15_t)0x6782, (q15_t)0x4B24, (q15_t)0x679F,
+	(q15_t)0x4AFB, (q15_t)0x67BD, (q15_t)0x4AD2, (q15_t)0x67DA,
+	(q15_t)0x4AA9, (q15_t)0x67F7, (q15_t)0x4A81, (q15_t)0x6815,
+	(q15_t)0x4A58, (q15_t)0x6832, (q15_t)0x4A2F, (q15_t)0x684F,
+	(q15_t)0x4A06, (q15_t)0x686C, (q15_t)0x49DD, (q15_t)0x6889,
+	(q15_t)0x49B4, (q15_t)0x68A6, (q15_t)0x498A, (q15_t)0x68C3,
+	(q15_t)0x4961, (q15_t)0x68E0, (q15_t)0x4938, (q15_t)0x68FD,
+	(q15_t)0x490F, (q15_t)0x6919, (q15_t)0x48E6, (q15_t)0x6936,
+	(q15_t)0x48BC, (q15_t)0x6953, (q15_t)0x4893, (q15_t)0x696F,
+	(q15_t)0x4869, (q15_t)0x698C, (q15_t)0x4840, (q15_t)0x69A8,
+	(q15_t)0x4816, (q15_t)0x69C4, (q15_t)0x47ED, (q15_t)0x69E1,
+	(q15_t)0x47C3, (q15_t)0x69FD, (q15_t)0x479A, (q15_t)0x6A19,
+	(q15_t)0x4770, (q15_t)0x6A35, (q15_t)0x4746, (q15_t)0x6A51,
+	(q15_t)0x471C, (q15_t)0x6A6D, (q15_t)0x46F3, (q15_t)0x6A89,
+	(q15_t)0x46C9, (q15_t)0x6AA5, (q15_t)0x469F, (q15_t)0x6AC1,
+	(q15_t)0x4675, (q15_t)0x6ADC, (q15_t)0x464B, (q15_t)0x6AF8,
+	(q15_t)0x4621, (q15_t)0x6B13, (q15_t)0x45F7, (q15_t)0x6B2F,
+	(q15_t)0x45CD, (q15_t)0x6B4A, (q15_t)0x45A3, (q15_t)0x6B66,
+	(q15_t)0x4578, (q15_t)0x6B81, (q15_t)0x454E, (q15_t)0x6B9C,
+	(q15_t)0x4524, (q15_t)0x6BB8, (q15_t)0x44FA, (q15_t)0x6BD3,
+	(q15_t)0x44CF, (q15_t)0x6BEE, (q15_t)0x44A5, (q15_t)0x6C09,
+	(q15_t)0x447A, (q15_t)0x6C24, (q15_t)0x4450, (q15_t)0x6C3F,
+	(q15_t)0x4425, (q15_t)0x6C59, (q15_t)0x43FB, (q15_t)0x6C74,
+	(q15_t)0x43D0, (q15_t)0x6C8F, (q15_t)0x43A5, (q15_t)0x6CA9,
+	(q15_t)0x437B, (q15_t)0x6CC4, (q15_t)0x4350, (q15_t)0x6CDE,
+	(q15_t)0x4325, (q15_t)0x6CF9, (q15_t)0x42FA, (q15_t)0x6D13,
+	(q15_t)0x42D0, (q15_t)0x6D2D, (q15_t)0x42A5, (q15_t)0x6D48,
+	(q15_t)0x427A, (q15_t)0x6D62, (q15_t)0x424F, (q15_t)0x6D7C,
+	(q15_t)0x4224, (q15_t)0x6D96, (q15_t)0x41F9, (q15_t)0x6DB0,
+	(q15_t)0x41CE, (q15_t)0x6DCA, (q15_t)0x41A2, (q15_t)0x6DE3,
+	(q15_t)0x4177, (q15_t)0x6DFD, (q15_t)0x414C, (q15_t)0x6E17,
+	(q15_t)0x4121, (q15_t)0x6E30, (q15_t)0x40F6, (q15_t)0x6E4A,
+	(q15_t)0x40CA, (q15_t)0x6E63, (q15_t)0x409F, (q15_t)0x6E7D,
+	(q15_t)0x4073, (q15_t)0x6E96, (q15_t)0x4048, (q15_t)0x6EAF,
+	(q15_t)0x401D, (q15_t)0x6EC9, (q15_t)0x3FF1, (q15_t)0x6EE2,
+	(q15_t)0x3FC5, (q15_t)0x6EFB, (q15_t)0x3F9A, (q15_t)0x6F14,
+	(q15_t)0x3F6E, (q15_t)0x6F2D, (q15_t)0x3F43, (q15_t)0x6F46,
+	(q15_t)0x3F17, (q15_t)0x6F5F, (q15_t)0x3EEB, (q15_t)0x6F77,
+	(q15_t)0x3EBF, (q15_t)0x6F90, (q15_t)0x3E93, (q15_t)0x6FA9,
+	(q15_t)0x3E68, (q15_t)0x6FC1, (q15_t)0x3E3C, (q15_t)0x6FDA,
+	(q15_t)0x3E10, (q15_t)0x6FF2, (q15_t)0x3DE4, (q15_t)0x700A,
+	(q15_t)0x3DB8, (q15_t)0x7023, (q15_t)0x3D8C, (q15_t)0x703B,
+	(q15_t)0x3D60, (q15_t)0x7053, (q15_t)0x3D33, (q15_t)0x706B,
+	(q15_t)0x3D07, (q15_t)0x7083, (q15_t)0x3CDB, (q15_t)0x709B,
+	(q15_t)0x3CAF, (q15_t)0x70B3, (q15_t)0x3C83, (q15_t)0x70CB,
+	(q15_t)0x3C56, (q15_t)0x70E2, (q15_t)0x3C2A, (q15_t)0x70FA,
+	(q15_t)0x3BFD, (q15_t)0x7112, (q15_t)0x3BD1, (q15_t)0x7129,
+	(q15_t)0x3BA5, (q15_t)0x7141, (q15_t)0x3B78, (q15_t)0x7158,
+	(q15_t)0x3B4C, (q15_t)0x716F, (q15_t)0x3B1F, (q15_t)0x7186,
+	(q15_t)0x3AF2, (q15_t)0x719E, (q15_t)0x3AC6, (q15_t)0x71B5,
+	(q15_t)0x3A99, (q15_t)0x71CC, (q15_t)0x3A6C, (q15_t)0x71E3,
+	(q15_t)0x3A40, (q15_t)0x71FA, (q15_t)0x3A13, (q15_t)0x7211,
+	(q15_t)0x39E6, (q15_t)0x7227, (q15_t)0x39B9, (q15_t)0x723E,
+	(q15_t)0x398C, (q15_t)0x7255, (q15_t)0x395F, (q15_t)0x726B,
+	(q15_t)0x3932, (q15_t)0x7282, (q15_t)0x3906, (q15_t)0x7298,
+	(q15_t)0x38D8, (q15_t)0x72AF, (q15_t)0x38AB, (q15_t)0x72C5,
+	(q15_t)0x387E, (q15_t)0x72DB, (q15_t)0x3851, (q15_t)0x72F1,
+	(q15_t)0x3824, (q15_t)0x7307, (q15_t)0x37F7, (q15_t)0x731D,
+	(q15_t)0x37CA, (q15_t)0x7333, (q15_t)0x379C, (q15_t)0x7349,
+	(q15_t)0x376F, (q15_t)0x735F, (q15_t)0x3742, (q15_t)0x7375,
+	(q15_t)0x3714, (q15_t)0x738A, (q15_t)0x36E7, (q15_t)0x73A0,
+	(q15_t)0x36BA, (q15_t)0x73B5, (q15_t)0x368C, (q15_t)0x73CB,
+	(q15_t)0x365F, (q15_t)0x73E0, (q15_t)0x3631, (q15_t)0x73F6,
+	(q15_t)0x3604, (q15_t)0x740B, (q15_t)0x35D6, (q15_t)0x7420,
+	(q15_t)0x35A8, (q15_t)0x7435, (q15_t)0x357B, (q15_t)0x744A,
+	(q15_t)0x354D, (q15_t)0x745F, (q15_t)0x351F, (q15_t)0x7474,
+	(q15_t)0x34F2, (q15_t)0x7489, (q15_t)0x34C4, (q15_t)0x749E,
+	(q15_t)0x3496, (q15_t)0x74B2, (q15_t)0x3468, (q15_t)0x74C7,
+	(q15_t)0x343A, (q15_t)0x74DB, (q15_t)0x340C, (q15_t)0x74F0,
+	(q15_t)0x33DE, (q15_t)0x7504, (q15_t)0x33B0, (q15_t)0x7519,
+	(q15_t)0x3382, (q15_t)0x752D, (q15_t)0x3354, (q15_t)0x7541,
+	(q15_t)0x3326, (q15_t)0x7555, (q15_t)0x32F8, (q15_t)0x7569,
+	(q15_t)0x32CA, (q15_t)0x757D, (q15_t)0x329C, (q15_t)0x7591,
+	(q15_t)0x326E, (q15_t)0x75A5, (q15_t)0x3240, (q15_t)0x75B9,
+	(q15_t)0x3211, (q15_t)0x75CC, (q15_t)0x31E3, (q15_t)0x75E0,
+	(q15_t)0x31B5, (q15_t)0x75F4, (q15_t)0x3186, (q15_t)0x7607,
+	(q15_t)0x3158, (q15_t)0x761B, (q15_t)0x312A, (q15_t)0x762E,
+	(q15_t)0x30FB, (q15_t)0x7641, (q15_t)0x30CD, (q15_t)0x7654,
+	(q15_t)0x309E, (q15_t)0x7668, (q15_t)0x3070, (q15_t)0x767B,
+	(q15_t)0x3041, (q15_t)0x768E, (q15_t)0x3013, (q15_t)0x76A0,
+	(q15_t)0x2FE4, (q15_t)0x76B3, (q15_t)0x2FB5, (q15_t)0x76C6,
+	(q15_t)0x2F87, (q15_t)0x76D9, (q15_t)0x2F58, (q15_t)0x76EB,
+	(q15_t)0x2F29, (q15_t)0x76FE, (q15_t)0x2EFB, (q15_t)0x7710,
+	(q15_t)0x2ECC, (q15_t)0x7723, (q15_t)0x2E9D, (q15_t)0x7735,
+	(q15_t)0x2E6E, (q15_t)0x7747, (q15_t)0x2E3F, (q15_t)0x775A,
+	(q15_t)0x2E11, (q15_t)0x776C, (q15_t)0x2DE2, (q15_t)0x777E,
+	(q15_t)0x2DB3, (q15_t)0x7790, (q15_t)0x2D84, (q15_t)0x77A2,
+	(q15_t)0x2D55, (q15_t)0x77B4, (q15_t)0x2D26, (q15_t)0x77C5,
+	(q15_t)0x2CF7, (q15_t)0x77D7, (q15_t)0x2CC8, (q15_t)0x77E9,
+	(q15_t)0x2C98, (q15_t)0x77FA, (q15_t)0x2C69, (q15_t)0x780C,
+	(q15_t)0x2C3A, (q15_t)0x781D, (q15_t)0x2C0B, (q15_t)0x782E,
+	(q15_t)0x2BDC, (q15_t)0x7840, (q15_t)0x2BAD, (q15_t)0x7851,
+	(q15_t)0x2B7D, (q15_t)0x7862, (q15_t)0x2B4E, (q15_t)0x7873,
+	(q15_t)0x2B1F, (q15_t)0x7884, (q15_t)0x2AEF, (q15_t)0x7895,
+	(q15_t)0x2AC0, (q15_t)0x78A6, (q15_t)0x2A91, (q15_t)0x78B6,
+	(q15_t)0x2A61, (q15_t)0x78C7, (q15_t)0x2A32, (q15_t)0x78D8,
+	(q15_t)0x2A02, (q15_t)0x78E8, (q15_t)0x29D3, (q15_t)0x78F9,
+	(q15_t)0x29A3, (q15_t)0x7909, (q15_t)0x2974, (q15_t)0x7919,
+	(q15_t)0x2944, (q15_t)0x792A, (q15_t)0x2915, (q15_t)0x793A,
+	(q15_t)0x28E5, (q15_t)0x794A, (q15_t)0x28B5, (q15_t)0x795A,
+	(q15_t)0x2886, (q15_t)0x796A, (q15_t)0x2856, (q15_t)0x797A,
+	(q15_t)0x2826, (q15_t)0x798A, (q15_t)0x27F6, (q15_t)0x7999,
+	(q15_t)0x27C7, (q15_t)0x79A9, (q15_t)0x2797, (q15_t)0x79B9,
+	(q15_t)0x2767, (q15_t)0x79C8, (q15_t)0x2737, (q15_t)0x79D8,
+	(q15_t)0x2707, (q15_t)0x79E7, (q15_t)0x26D8, (q15_t)0x79F6,
+	(q15_t)0x26A8, (q15_t)0x7A05, (q15_t)0x2678, (q15_t)0x7A15,
+	(q15_t)0x2648, (q15_t)0x7A24, (q15_t)0x2618, (q15_t)0x7A33,
+	(q15_t)0x25E8, (q15_t)0x7A42, (q15_t)0x25B8, (q15_t)0x7A50,
+	(q15_t)0x2588, (q15_t)0x7A5F, (q15_t)0x2558, (q15_t)0x7A6E,
+	(q15_t)0x2528, (q15_t)0x7A7D, (q15_t)0x24F7, (q15_t)0x7A8B,
+	(q15_t)0x24C7, (q15_t)0x7A9A, (q15_t)0x2497, (q15_t)0x7AA8,
+	(q15_t)0x2467, (q15_t)0x7AB6, (q15_t)0x2437, (q15_t)0x7AC5,
+	(q15_t)0x2407, (q15_t)0x7AD3, (q15_t)0x23D6, (q15_t)0x7AE1,
+	(q15_t)0x23A6, (q15_t)0x7AEF, (q15_t)0x2376, (q15_t)0x7AFD,
+	(q15_t)0x2345, (q15_t)0x7B0B, (q15_t)0x2315, (q15_t)0x7B19,
+	(q15_t)0x22E5, (q15_t)0x7B26, (q15_t)0x22B4, (q15_t)0x7B34,
+	(q15_t)0x2284, (q15_t)0x7B42, (q15_t)0x2254, (q15_t)0x7B4F,
+	(q15_t)0x2223, (q15_t)0x7B5D, (q15_t)0x21F3, (q15_t)0x7B6A,
+	(q15_t)0x21C2, (q15_t)0x7B77, (q15_t)0x2192, (q15_t)0x7B84,
+	(q15_t)0x2161, (q15_t)0x7B92, (q15_t)0x2131, (q15_t)0x7B9F,
+	(q15_t)0x2100, (q15_t)0x7BAC, (q15_t)0x20D0, (q15_t)0x7BB9,
+	(q15_t)0x209F, (q15_t)0x7BC5, (q15_t)0x206E, (q15_t)0x7BD2,
+	(q15_t)0x203E, (q15_t)0x7BDF, (q15_t)0x200D, (q15_t)0x7BEB,
+	(q15_t)0x1FDC, (q15_t)0x7BF8, (q15_t)0x1FAC, (q15_t)0x7C05,
+	(q15_t)0x1F7B, (q15_t)0x7C11, (q15_t)0x1F4A, (q15_t)0x7C1D,
+	(q15_t)0x1F19, (q15_t)0x7C29, (q15_t)0x1EE9, (q15_t)0x7C36,
+	(q15_t)0x1EB8, (q15_t)0x7C42, (q15_t)0x1E87, (q15_t)0x7C4E,
+	(q15_t)0x1E56, (q15_t)0x7C5A, (q15_t)0x1E25, (q15_t)0x7C66,
+	(q15_t)0x1DF5, (q15_t)0x7C71, (q15_t)0x1DC4, (q15_t)0x7C7D,
+	(q15_t)0x1D93, (q15_t)0x7C89, (q15_t)0x1D62, (q15_t)0x7C94,
+	(q15_t)0x1D31, (q15_t)0x7CA0, (q15_t)0x1D00, (q15_t)0x7CAB,
+	(q15_t)0x1CCF, (q15_t)0x7CB7, (q15_t)0x1C9E, (q15_t)0x7CC2,
+	(q15_t)0x1C6D, (q15_t)0x7CCD, (q15_t)0x1C3C, (q15_t)0x7CD8,
+	(q15_t)0x1C0B, (q15_t)0x7CE3, (q15_t)0x1BDA, (q15_t)0x7CEE,
+	(q15_t)0x1BA9, (q15_t)0x7CF9, (q15_t)0x1B78, (q15_t)0x7D04,
+	(q15_t)0x1B47, (q15_t)0x7D0F, (q15_t)0x1B16, (q15_t)0x7D19,
+	(q15_t)0x1AE4, (q15_t)0x7D24, (q15_t)0x1AB3, (q15_t)0x7D2F,
+	(q15_t)0x1A82, (q15_t)0x7D39, (q15_t)0x1A51, (q15_t)0x7D43,
+	(q15_t)0x1A20, (q15_t)0x7D4E, (q15_t)0x19EF, (q15_t)0x7D58,
+	(q15_t)0x19BD, (q15_t)0x7D62, (q15_t)0x198C, (q15_t)0x7D6C,
+	(q15_t)0x195B, (q15_t)0x7D76, (q15_t)0x192A, (q15_t)0x7D80,
+	(q15_t)0x18F8, (q15_t)0x7D8A, (q15_t)0x18C7, (q15_t)0x7D94,
+	(q15_t)0x1896, (q15_t)0x7D9D, (q15_t)0x1864, (q15_t)0x7DA7,
+	(q15_t)0x1833, (q15_t)0x7DB0, (q15_t)0x1802, (q15_t)0x7DBA,
+	(q15_t)0x17D0, (q15_t)0x7DC3, (q15_t)0x179F, (q15_t)0x7DCD,
+	(q15_t)0x176D, (q15_t)0x7DD6, (q15_t)0x173C, (q15_t)0x7DDF,
+	(q15_t)0x170A, (q15_t)0x7DE8, (q15_t)0x16D9, (q15_t)0x7DF1,
+	(q15_t)0x16A8, (q15_t)0x7DFA, (q15_t)0x1676, (q15_t)0x7E03,
+	(q15_t)0x1645, (q15_t)0x7E0C, (q15_t)0x1613, (q15_t)0x7E14,
+	(q15_t)0x15E2, (q15_t)0x7E1D, (q15_t)0x15B0, (q15_t)0x7E26,
+	(q15_t)0x157F, (q15_t)0x7E2E, (q15_t)0x154D, (q15_t)0x7E37,
+	(q15_t)0x151B, (q15_t)0x7E3F, (q15_t)0x14EA, (q15_t)0x7E47,
+	(q15_t)0x14B8, (q15_t)0x7E4F, (q15_t)0x1487, (q15_t)0x7E57,
+	(q15_t)0x1455, (q15_t)0x7E5F, (q15_t)0x1423, (q15_t)0x7E67,
+	(q15_t)0x13F2, (q15_t)0x7E6F, (q15_t)0x13C0, (q15_t)0x7E77,
+	(q15_t)0x138E, (q15_t)0x7E7F, (q15_t)0x135D, (q15_t)0x7E86,
+	(q15_t)0x132B, (q15_t)0x7E8E, (q15_t)0x12F9, (q15_t)0x7E95,
+	(q15_t)0x12C8, (q15_t)0x7E9D, (q15_t)0x1296, (q15_t)0x7EA4,
+	(q15_t)0x1264, (q15_t)0x7EAB, (q15_t)0x1232, (q15_t)0x7EB3,
+	(q15_t)0x1201, (q15_t)0x7EBA, (q15_t)0x11CF, (q15_t)0x7EC1,
+	(q15_t)0x119D, (q15_t)0x7EC8, (q15_t)0x116B, (q15_t)0x7ECF,
+	(q15_t)0x1139, (q15_t)0x7ED5, (q15_t)0x1108, (q15_t)0x7EDC,
+	(q15_t)0x10D6, (q15_t)0x7EE3, (q15_t)0x10A4, (q15_t)0x7EE9,
+	(q15_t)0x1072, (q15_t)0x7EF0, (q15_t)0x1040, (q15_t)0x7EF6,
+	(q15_t)0x100E, (q15_t)0x7EFD, (q15_t)0x0FDD, (q15_t)0x7F03,
+	(q15_t)0x0FAB, (q15_t)0x7F09, (q15_t)0x0F79, (q15_t)0x7F0F,
+	(q15_t)0x0F47, (q15_t)0x7F15, (q15_t)0x0F15, (q15_t)0x7F1B,
+	(q15_t)0x0EE3, (q15_t)0x7F21, (q15_t)0x0EB1, (q15_t)0x7F27,
+	(q15_t)0x0E7F, (q15_t)0x7F2D, (q15_t)0x0E4D, (q15_t)0x7F32,
+	(q15_t)0x0E1B, (q15_t)0x7F38, (q15_t)0x0DE9, (q15_t)0x7F3D,
+	(q15_t)0x0DB7, (q15_t)0x7F43, (q15_t)0x0D85, (q15_t)0x7F48,
+	(q15_t)0x0D53, (q15_t)0x7F4D, (q15_t)0x0D21, (q15_t)0x7F53,
+	(q15_t)0x0CEF, (q15_t)0x7F58, (q15_t)0x0CBD, (q15_t)0x7F5D,
+	(q15_t)0x0C8B, (q15_t)0x7F62, (q15_t)0x0C59, (q15_t)0x7F67,
+	(q15_t)0x0C27, (q15_t)0x7F6B, (q15_t)0x0BF5, (q15_t)0x7F70,
+	(q15_t)0x0BC3, (q15_t)0x7F75, (q15_t)0x0B91, (q15_t)0x7F79,
+	(q15_t)0x0B5F, (q15_t)0x7F7E, (q15_t)0x0B2D, (q15_t)0x7F82,
+	(q15_t)0x0AFB, (q15_t)0x7F87, (q15_t)0x0AC9, (q15_t)0x7F8B,
+	(q15_t)0x0A97, (q15_t)0x7F8F, (q15_t)0x0A65, (q15_t)0x7F93,
+	(q15_t)0x0A33, (q15_t)0x7F97, (q15_t)0x0A00, (q15_t)0x7F9B,
+	(q15_t)0x09CE, (q15_t)0x7F9F, (q15_t)0x099C, (q15_t)0x7FA3,
+	(q15_t)0x096A, (q15_t)0x7FA7, (q15_t)0x0938, (q15_t)0x7FAA,
+	(q15_t)0x0906, (q15_t)0x7FAE, (q15_t)0x08D4, (q15_t)0x7FB1,
+	(q15_t)0x08A2, (q15_t)0x7FB5, (q15_t)0x086F, (q15_t)0x7FB8,
+	(q15_t)0x083D, (q15_t)0x7FBC, (q15_t)0x080B, (q15_t)0x7FBF,
+	(q15_t)0x07D9, (q15_t)0x7FC2, (q15_t)0x07A7, (q15_t)0x7FC5,
+	(q15_t)0x0775, (q15_t)0x7FC8, (q15_t)0x0742, (q15_t)0x7FCB,
+	(q15_t)0x0710, (q15_t)0x7FCE, (q15_t)0x06DE, (q15_t)0x7FD0,
+	(q15_t)0x06AC, (q15_t)0x7FD3, (q15_t)0x067A, (q15_t)0x7FD6,
+	(q15_t)0x0647, (q15_t)0x7FD8, (q15_t)0x0615, (q15_t)0x7FDA,
+	(q15_t)0x05E3, (q15_t)0x7FDD, (q15_t)0x05B1, (q15_t)0x7FDF,
+	(q15_t)0x057F, (q15_t)0x7FE1, (q15_t)0x054C, (q15_t)0x7FE3,
+	(q15_t)0x051A, (q15_t)0x7FE5, (q15_t)0x04E8, (q15_t)0x7FE7,
+	(q15_t)0x04B6, (q15_t)0x7FE9, (q15_t)0x0483, (q15_t)0x7FEB,
+	(q15_t)0x0451, (q15_t)0x7FED, (q15_t)0x041F, (q15_t)0x7FEE,
+	(q15_t)0x03ED, (q15_t)0x7FF0, (q15_t)0x03BA, (q15_t)0x7FF2,
+	(q15_t)0x0388, (q15_t)0x7FF3, (q15_t)0x0356, (q15_t)0x7FF4,
+	(q15_t)0x0324, (q15_t)0x7FF6, (q15_t)0x02F1, (q15_t)0x7FF7,
+	(q15_t)0x02BF, (q15_t)0x7FF8, (q15_t)0x028D, (q15_t)0x7FF9,
+	(q15_t)0x025B, (q15_t)0x7FFA, (q15_t)0x0228, (q15_t)0x7FFB,
+	(q15_t)0x01F6, (q15_t)0x7FFC, (q15_t)0x01C4, (q15_t)0x7FFC,
+	(q15_t)0x0192, (q15_t)0x7FFD, (q15_t)0x015F, (q15_t)0x7FFE,
+	(q15_t)0x012D, (q15_t)0x7FFE, (q15_t)0x00FB, (q15_t)0x7FFF,
+	(q15_t)0x00C9, (q15_t)0x7FFF, (q15_t)0x0096, (q15_t)0x7FFF,
+	(q15_t)0x0064, (q15_t)0x7FFF, (q15_t)0x0032, (q15_t)0x7FFF,
+	(q15_t)0x0000, (q15_t)0x7FFF, (q15_t)0xFFCD, (q15_t)0x7FFF,
+	(q15_t)0xFF9B, (q15_t)0x7FFF, (q15_t)0xFF69, (q15_t)0x7FFF,
+	(q15_t)0xFF36, (q15_t)0x7FFF, (q15_t)0xFF04, (q15_t)0x7FFF,
+	(q15_t)0xFED2, (q15_t)0x7FFE, (q15_t)0xFEA0, (q15_t)0x7FFE,
+	(q15_t)0xFE6D, (q15_t)0x7FFD, (q15_t)0xFE3B, (q15_t)0x7FFC,
+	(q15_t)0xFE09, (q15_t)0x7FFC, (q15_t)0xFDD7, (q15_t)0x7FFB,
+	(q15_t)0xFDA4, (q15_t)0x7FFA, (q15_t)0xFD72, (q15_t)0x7FF9,
+	(q15_t)0xFD40, (q15_t)0x7FF8, (q15_t)0xFD0E, (q15_t)0x7FF7,
+	(q15_t)0xFCDB, (q15_t)0x7FF6, (q15_t)0xFCA9, (q15_t)0x7FF4,
+	(q15_t)0xFC77, (q15_t)0x7FF3, (q15_t)0xFC45, (q15_t)0x7FF2,
+	(q15_t)0xFC12, (q15_t)0x7FF0, (q15_t)0xFBE0, (q15_t)0x7FEE,
+	(q15_t)0xFBAE, (q15_t)0x7FED, (q15_t)0xFB7C, (q15_t)0x7FEB,
+	(q15_t)0xFB49, (q15_t)0x7FE9, (q15_t)0xFB17, (q15_t)0x7FE7,
+	(q15_t)0xFAE5, (q15_t)0x7FE5, (q15_t)0xFAB3, (q15_t)0x7FE3,
+	(q15_t)0xFA80, (q15_t)0x7FE1, (q15_t)0xFA4E, (q15_t)0x7FDF,
+	(q15_t)0xFA1C, (q15_t)0x7FDD, (q15_t)0xF9EA, (q15_t)0x7FDA,
+	(q15_t)0xF9B8, (q15_t)0x7FD8, (q15_t)0xF985, (q15_t)0x7FD6,
+	(q15_t)0xF953, (q15_t)0x7FD3, (q15_t)0xF921, (q15_t)0x7FD0,
+	(q15_t)0xF8EF, (q15_t)0x7FCE, (q15_t)0xF8BD, (q15_t)0x7FCB,
+	(q15_t)0xF88A, (q15_t)0x7FC8, (q15_t)0xF858, (q15_t)0x7FC5,
+	(q15_t)0xF826, (q15_t)0x7FC2, (q15_t)0xF7F4, (q15_t)0x7FBF,
+	(q15_t)0xF7C2, (q15_t)0x7FBC, (q15_t)0xF790, (q15_t)0x7FB8,
+	(q15_t)0xF75D, (q15_t)0x7FB5, (q15_t)0xF72B, (q15_t)0x7FB1,
+	(q15_t)0xF6F9, (q15_t)0x7FAE, (q15_t)0xF6C7, (q15_t)0x7FAA,
+	(q15_t)0xF695, (q15_t)0x7FA7, (q15_t)0xF663, (q15_t)0x7FA3,
+	(q15_t)0xF631, (q15_t)0x7F9F, (q15_t)0xF5FF, (q15_t)0x7F9B,
+	(q15_t)0xF5CC, (q15_t)0x7F97, (q15_t)0xF59A, (q15_t)0x7F93,
+	(q15_t)0xF568, (q15_t)0x7F8F, (q15_t)0xF536, (q15_t)0x7F8B,
+	(q15_t)0xF504, (q15_t)0x7F87, (q15_t)0xF4D2, (q15_t)0x7F82,
+	(q15_t)0xF4A0, (q15_t)0x7F7E, (q15_t)0xF46E, (q15_t)0x7F79,
+	(q15_t)0xF43C, (q15_t)0x7F75, (q15_t)0xF40A, (q15_t)0x7F70,
+	(q15_t)0xF3D8, (q15_t)0x7F6B, (q15_t)0xF3A6, (q15_t)0x7F67,
+	(q15_t)0xF374, (q15_t)0x7F62, (q15_t)0xF342, (q15_t)0x7F5D,
+	(q15_t)0xF310, (q15_t)0x7F58, (q15_t)0xF2DE, (q15_t)0x7F53,
+	(q15_t)0xF2AC, (q15_t)0x7F4D, (q15_t)0xF27A, (q15_t)0x7F48,
+	(q15_t)0xF248, (q15_t)0x7F43, (q15_t)0xF216, (q15_t)0x7F3D,
+	(q15_t)0xF1E4, (q15_t)0x7F38, (q15_t)0xF1B2, (q15_t)0x7F32,
+	(q15_t)0xF180, (q15_t)0x7F2D, (q15_t)0xF14E, (q15_t)0x7F27,
+	(q15_t)0xF11C, (q15_t)0x7F21, (q15_t)0xF0EA, (q15_t)0x7F1B,
+	(q15_t)0xF0B8, (q15_t)0x7F15, (q15_t)0xF086, (q15_t)0x7F0F,
+	(q15_t)0xF054, (q15_t)0x7F09, (q15_t)0xF022, (q15_t)0x7F03,
+	(q15_t)0xEFF1, (q15_t)0x7EFD, (q15_t)0xEFBF, (q15_t)0x7EF6,
+	(q15_t)0xEF8D, (q15_t)0x7EF0, (q15_t)0xEF5B, (q15_t)0x7EE9,
+	(q15_t)0xEF29, (q15_t)0x7EE3, (q15_t)0xEEF7, (q15_t)0x7EDC,
+	(q15_t)0xEEC6, (q15_t)0x7ED5, (q15_t)0xEE94, (q15_t)0x7ECF,
+	(q15_t)0xEE62, (q15_t)0x7EC8, (q15_t)0xEE30, (q15_t)0x7EC1,
+	(q15_t)0xEDFE, (q15_t)0x7EBA, (q15_t)0xEDCD, (q15_t)0x7EB3,
+	(q15_t)0xED9B, (q15_t)0x7EAB, (q15_t)0xED69, (q15_t)0x7EA4,
+	(q15_t)0xED37, (q15_t)0x7E9D, (q15_t)0xED06, (q15_t)0x7E95,
+	(q15_t)0xECD4, (q15_t)0x7E8E, (q15_t)0xECA2, (q15_t)0x7E86,
+	(q15_t)0xEC71, (q15_t)0x7E7F, (q15_t)0xEC3F, (q15_t)0x7E77,
+	(q15_t)0xEC0D, (q15_t)0x7E6F, (q15_t)0xEBDC, (q15_t)0x7E67,
+	(q15_t)0xEBAA, (q15_t)0x7E5F, (q15_t)0xEB78, (q15_t)0x7E57,
+	(q15_t)0xEB47, (q15_t)0x7E4F, (q15_t)0xEB15, (q15_t)0x7E47,
+	(q15_t)0xEAE4, (q15_t)0x7E3F, (q15_t)0xEAB2, (q15_t)0x7E37,
+	(q15_t)0xEA80, (q15_t)0x7E2E, (q15_t)0xEA4F, (q15_t)0x7E26,
+	(q15_t)0xEA1D, (q15_t)0x7E1D, (q15_t)0xE9EC, (q15_t)0x7E14,
+	(q15_t)0xE9BA, (q15_t)0x7E0C, (q15_t)0xE989, (q15_t)0x7E03,
+	(q15_t)0xE957, (q15_t)0x7DFA, (q15_t)0xE926, (q15_t)0x7DF1,
+	(q15_t)0xE8F5, (q15_t)0x7DE8, (q15_t)0xE8C3, (q15_t)0x7DDF,
+	(q15_t)0xE892, (q15_t)0x7DD6, (q15_t)0xE860, (q15_t)0x7DCD,
+	(q15_t)0xE82F, (q15_t)0x7DC3, (q15_t)0xE7FD, (q15_t)0x7DBA,
+	(q15_t)0xE7CC, (q15_t)0x7DB0, (q15_t)0xE79B, (q15_t)0x7DA7,
+	(q15_t)0xE769, (q15_t)0x7D9D, (q15_t)0xE738, (q15_t)0x7D94,
+	(q15_t)0xE707, (q15_t)0x7D8A, (q15_t)0xE6D5, (q15_t)0x7D80,
+	(q15_t)0xE6A4, (q15_t)0x7D76, (q15_t)0xE673, (q15_t)0x7D6C,
+	(q15_t)0xE642, (q15_t)0x7D62, (q15_t)0xE610, (q15_t)0x7D58,
+	(q15_t)0xE5DF, (q15_t)0x7D4E, (q15_t)0xE5AE, (q15_t)0x7D43,
+	(q15_t)0xE57D, (q15_t)0x7D39, (q15_t)0xE54C, (q15_t)0x7D2F,
+	(q15_t)0xE51B, (q15_t)0x7D24, (q15_t)0xE4E9, (q15_t)0x7D19,
+	(q15_t)0xE4B8, (q15_t)0x7D0F, (q15_t)0xE487, (q15_t)0x7D04,
+	(q15_t)0xE456, (q15_t)0x7CF9, (q15_t)0xE425, (q15_t)0x7CEE,
+	(q15_t)0xE3F4, (q15_t)0x7CE3, (q15_t)0xE3C3, (q15_t)0x7CD8,
+	(q15_t)0xE392, (q15_t)0x7CCD, (q15_t)0xE361, (q15_t)0x7CC2,
+	(q15_t)0xE330, (q15_t)0x7CB7, (q15_t)0xE2FF, (q15_t)0x7CAB,
+	(q15_t)0xE2CE, (q15_t)0x7CA0, (q15_t)0xE29D, (q15_t)0x7C94,
+	(q15_t)0xE26C, (q15_t)0x7C89, (q15_t)0xE23B, (q15_t)0x7C7D,
+	(q15_t)0xE20A, (q15_t)0x7C71, (q15_t)0xE1DA, (q15_t)0x7C66,
+	(q15_t)0xE1A9, (q15_t)0x7C5A, (q15_t)0xE178, (q15_t)0x7C4E,
+	(q15_t)0xE147, (q15_t)0x7C42, (q15_t)0xE116, (q15_t)0x7C36,
+	(q15_t)0xE0E6, (q15_t)0x7C29, (q15_t)0xE0B5, (q15_t)0x7C1D,
+	(q15_t)0xE084, (q15_t)0x7C11, (q15_t)0xE053, (q15_t)0x7C05,
+	(q15_t)0xE023, (q15_t)0x7BF8, (q15_t)0xDFF2, (q15_t)0x7BEB,
+	(q15_t)0xDFC1, (q15_t)0x7BDF, (q15_t)0xDF91, (q15_t)0x7BD2,
+	(q15_t)0xDF60, (q15_t)0x7BC5, (q15_t)0xDF2F, (q15_t)0x7BB9,
+	(q15_t)0xDEFF, (q15_t)0x7BAC, (q15_t)0xDECE, (q15_t)0x7B9F,
+	(q15_t)0xDE9E, (q15_t)0x7B92, (q15_t)0xDE6D, (q15_t)0x7B84,
+	(q15_t)0xDE3D, (q15_t)0x7B77, (q15_t)0xDE0C, (q15_t)0x7B6A,
+	(q15_t)0xDDDC, (q15_t)0x7B5D, (q15_t)0xDDAB, (q15_t)0x7B4F,
+	(q15_t)0xDD7B, (q15_t)0x7B42, (q15_t)0xDD4B, (q15_t)0x7B34,
+	(q15_t)0xDD1A, (q15_t)0x7B26, (q15_t)0xDCEA, (q15_t)0x7B19,
+	(q15_t)0xDCBA, (q15_t)0x7B0B, (q15_t)0xDC89, (q15_t)0x7AFD,
+	(q15_t)0xDC59, (q15_t)0x7AEF, (q15_t)0xDC29, (q15_t)0x7AE1,
+	(q15_t)0xDBF8, (q15_t)0x7AD3, (q15_t)0xDBC8, (q15_t)0x7AC5,
+	(q15_t)0xDB98, (q15_t)0x7AB6, (q15_t)0xDB68, (q15_t)0x7AA8,
+	(q15_t)0xDB38, (q15_t)0x7A9A, (q15_t)0xDB08, (q15_t)0x7A8B,
+	(q15_t)0xDAD7, (q15_t)0x7A7D, (q15_t)0xDAA7, (q15_t)0x7A6E,
+	(q15_t)0xDA77, (q15_t)0x7A5F, (q15_t)0xDA47, (q15_t)0x7A50,
+	(q15_t)0xDA17, (q15_t)0x7A42, (q15_t)0xD9E7, (q15_t)0x7A33,
+	(q15_t)0xD9B7, (q15_t)0x7A24, (q15_t)0xD987, (q15_t)0x7A15,
+	(q15_t)0xD957, (q15_t)0x7A05, (q15_t)0xD927, (q15_t)0x79F6,
+	(q15_t)0xD8F8, (q15_t)0x79E7, (q15_t)0xD8C8, (q15_t)0x79D8,
+	(q15_t)0xD898, (q15_t)0x79C8, (q15_t)0xD868, (q15_t)0x79B9,
+	(q15_t)0xD838, (q15_t)0x79A9, (q15_t)0xD809, (q15_t)0x7999,
+	(q15_t)0xD7D9, (q15_t)0x798A, (q15_t)0xD7A9, (q15_t)0x797A,
+	(q15_t)0xD779, (q15_t)0x796A, (q15_t)0xD74A, (q15_t)0x795A,
+	(q15_t)0xD71A, (q15_t)0x794A, (q15_t)0xD6EA, (q15_t)0x793A,
+	(q15_t)0xD6BB, (q15_t)0x792A, (q15_t)0xD68B, (q15_t)0x7919,
+	(q15_t)0xD65C, (q15_t)0x7909, (q15_t)0xD62C, (q15_t)0x78F9,
+	(q15_t)0xD5FD, (q15_t)0x78E8, (q15_t)0xD5CD, (q15_t)0x78D8,
+	(q15_t)0xD59E, (q15_t)0x78C7, (q15_t)0xD56E, (q15_t)0x78B6,
+	(q15_t)0xD53F, (q15_t)0x78A6, (q15_t)0xD510, (q15_t)0x7895,
+	(q15_t)0xD4E0, (q15_t)0x7884, (q15_t)0xD4B1, (q15_t)0x7873,
+	(q15_t)0xD482, (q15_t)0x7862, (q15_t)0xD452, (q15_t)0x7851,
+	(q15_t)0xD423, (q15_t)0x7840, (q15_t)0xD3F4, (q15_t)0x782E,
+	(q15_t)0xD3C5, (q15_t)0x781D, (q15_t)0xD396, (q15_t)0x780C,
+	(q15_t)0xD367, (q15_t)0x77FA, (q15_t)0xD337, (q15_t)0x77E9,
+	(q15_t)0xD308, (q15_t)0x77D7, (q15_t)0xD2D9, (q15_t)0x77C5,
+	(q15_t)0xD2AA, (q15_t)0x77B4, (q15_t)0xD27B, (q15_t)0x77A2,
+	(q15_t)0xD24C, (q15_t)0x7790, (q15_t)0xD21D, (q15_t)0x777E,
+	(q15_t)0xD1EE, (q15_t)0x776C, (q15_t)0xD1C0, (q15_t)0x775A,
+	(q15_t)0xD191, (q15_t)0x7747, (q15_t)0xD162, (q15_t)0x7735,
+	(q15_t)0xD133, (q15_t)0x7723, (q15_t)0xD104, (q15_t)0x7710,
+	(q15_t)0xD0D6, (q15_t)0x76FE, (q15_t)0xD0A7, (q15_t)0x76EB,
+	(q15_t)0xD078, (q15_t)0x76D9, (q15_t)0xD04A, (q15_t)0x76C6,
+	(q15_t)0xD01B, (q15_t)0x76B3, (q15_t)0xCFEC, (q15_t)0x76A0,
+	(q15_t)0xCFBE, (q15_t)0x768E, (q15_t)0xCF8F, (q15_t)0x767B,
+	(q15_t)0xCF61, (q15_t)0x7668, (q15_t)0xCF32, (q15_t)0x7654,
+	(q15_t)0xCF04, (q15_t)0x7641, (q15_t)0xCED5, (q15_t)0x762E,
+	(q15_t)0xCEA7, (q15_t)0x761B, (q15_t)0xCE79, (q15_t)0x7607,
+	(q15_t)0xCE4A, (q15_t)0x75F4, (q15_t)0xCE1C, (q15_t)0x75E0,
+	(q15_t)0xCDEE, (q15_t)0x75CC, (q15_t)0xCDBF, (q15_t)0x75B9,
+	(q15_t)0xCD91, (q15_t)0x75A5, (q15_t)0xCD63, (q15_t)0x7591,
+	(q15_t)0xCD35, (q15_t)0x757D, (q15_t)0xCD07, (q15_t)0x7569,
+	(q15_t)0xCCD9, (q15_t)0x7555, (q15_t)0xCCAB, (q15_t)0x7541,
+	(q15_t)0xCC7D, (q15_t)0x752D, (q15_t)0xCC4F, (q15_t)0x7519,
+	(q15_t)0xCC21, (q15_t)0x7504, (q15_t)0xCBF3, (q15_t)0x74F0,
+	(q15_t)0xCBC5, (q15_t)0x74DB, (q15_t)0xCB97, (q15_t)0x74C7,
+	(q15_t)0xCB69, (q15_t)0x74B2, (q15_t)0xCB3B, (q15_t)0x749E,
+	(q15_t)0xCB0D, (q15_t)0x7489, (q15_t)0xCAE0, (q15_t)0x7474,
+	(q15_t)0xCAB2, (q15_t)0x745F, (q15_t)0xCA84, (q15_t)0x744A,
+	(q15_t)0xCA57, (q15_t)0x7435, (q15_t)0xCA29, (q15_t)0x7420,
+	(q15_t)0xC9FB, (q15_t)0x740B, (q15_t)0xC9CE, (q15_t)0x73F6,
+	(q15_t)0xC9A0, (q15_t)0x73E0, (q15_t)0xC973, (q15_t)0x73CB,
+	(q15_t)0xC945, (q15_t)0x73B5, (q15_t)0xC918, (q15_t)0x73A0,
+	(q15_t)0xC8EB, (q15_t)0x738A, (q15_t)0xC8BD, (q15_t)0x7375,
+	(q15_t)0xC890, (q15_t)0x735F, (q15_t)0xC863, (q15_t)0x7349,
+	(q15_t)0xC835, (q15_t)0x7333, (q15_t)0xC808, (q15_t)0x731D,
+	(q15_t)0xC7DB, (q15_t)0x7307, (q15_t)0xC7AE, (q15_t)0x72F1,
+	(q15_t)0xC781, (q15_t)0x72DB, (q15_t)0xC754, (q15_t)0x72C5,
+	(q15_t)0xC727, (q15_t)0x72AF, (q15_t)0xC6F9, (q15_t)0x7298,
+	(q15_t)0xC6CD, (q15_t)0x7282, (q15_t)0xC6A0, (q15_t)0x726B,
+	(q15_t)0xC673, (q15_t)0x7255, (q15_t)0xC646, (q15_t)0x723E,
+	(q15_t)0xC619, (q15_t)0x7227, (q15_t)0xC5EC, (q15_t)0x7211,
+	(q15_t)0xC5BF, (q15_t)0x71FA, (q15_t)0xC593, (q15_t)0x71E3,
+	(q15_t)0xC566, (q15_t)0x71CC, (q15_t)0xC539, (q15_t)0x71B5,
+	(q15_t)0xC50D, (q15_t)0x719E, (q15_t)0xC4E0, (q15_t)0x7186,
+	(q15_t)0xC4B3, (q15_t)0x716F, (q15_t)0xC487, (q15_t)0x7158,
+	(q15_t)0xC45A, (q15_t)0x7141, (q15_t)0xC42E, (q15_t)0x7129,
+	(q15_t)0xC402, (q15_t)0x7112, (q15_t)0xC3D5, (q15_t)0x70FA,
+	(q15_t)0xC3A9, (q15_t)0x70E2, (q15_t)0xC37C, (q15_t)0x70CB,
+	(q15_t)0xC350, (q15_t)0x70B3, (q15_t)0xC324, (q15_t)0x709B,
+	(q15_t)0xC2F8, (q15_t)0x7083, (q15_t)0xC2CC, (q15_t)0x706B,
+	(q15_t)0xC29F, (q15_t)0x7053, (q15_t)0xC273, (q15_t)0x703B,
+	(q15_t)0xC247, (q15_t)0x7023, (q15_t)0xC21B, (q15_t)0x700A,
+	(q15_t)0xC1EF, (q15_t)0x6FF2, (q15_t)0xC1C3, (q15_t)0x6FDA,
+	(q15_t)0xC197, (q15_t)0x6FC1, (q15_t)0xC16C, (q15_t)0x6FA9,
+	(q15_t)0xC140, (q15_t)0x6F90, (q15_t)0xC114, (q15_t)0x6F77,
+	(q15_t)0xC0E8, (q15_t)0x6F5F, (q15_t)0xC0BC, (q15_t)0x6F46,
+	(q15_t)0xC091, (q15_t)0x6F2D, (q15_t)0xC065, (q15_t)0x6F14,
+	(q15_t)0xC03A, (q15_t)0x6EFB, (q15_t)0xC00E, (q15_t)0x6EE2,
+	(q15_t)0xBFE2, (q15_t)0x6EC9, (q15_t)0xBFB7, (q15_t)0x6EAF,
+	(q15_t)0xBF8C, (q15_t)0x6E96, (q15_t)0xBF60, (q15_t)0x6E7D,
+	(q15_t)0xBF35, (q15_t)0x6E63, (q15_t)0xBF09, (q15_t)0x6E4A,
+	(q15_t)0xBEDE, (q15_t)0x6E30, (q15_t)0xBEB3, (q15_t)0x6E17,
+	(q15_t)0xBE88, (q15_t)0x6DFD, (q15_t)0xBE5D, (q15_t)0x6DE3,
+	(q15_t)0xBE31, (q15_t)0x6DCA, (q15_t)0xBE06, (q15_t)0x6DB0,
+	(q15_t)0xBDDB, (q15_t)0x6D96, (q15_t)0xBDB0, (q15_t)0x6D7C,
+	(q15_t)0xBD85, (q15_t)0x6D62, (q15_t)0xBD5A, (q15_t)0x6D48,
+	(q15_t)0xBD2F, (q15_t)0x6D2D, (q15_t)0xBD05, (q15_t)0x6D13,
+	(q15_t)0xBCDA, (q15_t)0x6CF9, (q15_t)0xBCAF, (q15_t)0x6CDE,
+	(q15_t)0xBC84, (q15_t)0x6CC4, (q15_t)0xBC5A, (q15_t)0x6CA9,
+	(q15_t)0xBC2F, (q15_t)0x6C8F, (q15_t)0xBC04, (q15_t)0x6C74,
+	(q15_t)0xBBDA, (q15_t)0x6C59, (q15_t)0xBBAF, (q15_t)0x6C3F,
+	(q15_t)0xBB85, (q15_t)0x6C24, (q15_t)0xBB5A, (q15_t)0x6C09,
+	(q15_t)0xBB30, (q15_t)0x6BEE, (q15_t)0xBB05, (q15_t)0x6BD3,
+	(q15_t)0xBADB, (q15_t)0x6BB8, (q15_t)0xBAB1, (q15_t)0x6B9C,
+	(q15_t)0xBA87, (q15_t)0x6B81, (q15_t)0xBA5C, (q15_t)0x6B66,
+	(q15_t)0xBA32, (q15_t)0x6B4A, (q15_t)0xBA08, (q15_t)0x6B2F,
+	(q15_t)0xB9DE, (q15_t)0x6B13, (q15_t)0xB9B4, (q15_t)0x6AF8,
+	(q15_t)0xB98A, (q15_t)0x6ADC, (q15_t)0xB960, (q15_t)0x6AC1,
+	(q15_t)0xB936, (q15_t)0x6AA5, (q15_t)0xB90C, (q15_t)0x6A89,
+	(q15_t)0xB8E3, (q15_t)0x6A6D, (q15_t)0xB8B9, (q15_t)0x6A51,
+	(q15_t)0xB88F, (q15_t)0x6A35, (q15_t)0xB865, (q15_t)0x6A19,
+	(q15_t)0xB83C, (q15_t)0x69FD, (q15_t)0xB812, (q15_t)0x69E1,
+	(q15_t)0xB7E9, (q15_t)0x69C4, (q15_t)0xB7BF, (q15_t)0x69A8,
+	(q15_t)0xB796, (q15_t)0x698C, (q15_t)0xB76C, (q15_t)0x696F,
+	(q15_t)0xB743, (q15_t)0x6953, (q15_t)0xB719, (q15_t)0x6936,
+	(q15_t)0xB6F0, (q15_t)0x6919, (q15_t)0xB6C7, (q15_t)0x68FD,
+	(q15_t)0xB69E, (q15_t)0x68E0, (q15_t)0xB675, (q15_t)0x68C3,
+	(q15_t)0xB64B, (q15_t)0x68A6, (q15_t)0xB622, (q15_t)0x6889,
+	(q15_t)0xB5F9, (q15_t)0x686C, (q15_t)0xB5D0, (q15_t)0x684F,
+	(q15_t)0xB5A7, (q15_t)0x6832, (q15_t)0xB57E, (q15_t)0x6815,
+	(q15_t)0xB556, (q15_t)0x67F7, (q15_t)0xB52D, (q15_t)0x67DA,
+	(q15_t)0xB504, (q15_t)0x67BD, (q15_t)0xB4DB, (q15_t)0x679F,
+	(q15_t)0xB4B3, (q15_t)0x6782, (q15_t)0xB48A, (q15_t)0x6764,
+	(q15_t)0xB461, (q15_t)0x6746, (q15_t)0xB439, (q15_t)0x6729,
+	(q15_t)0xB410, (q15_t)0x670B, (q15_t)0xB3E8, (q15_t)0x66ED,
+	(q15_t)0xB3C0, (q15_t)0x66CF, (q15_t)0xB397, (q15_t)0x66B1,
+	(q15_t)0xB36F, (q15_t)0x6693, (q15_t)0xB347, (q15_t)0x6675,
+	(q15_t)0xB31E, (q15_t)0x6657, (q15_t)0xB2F6, (q15_t)0x6639,
+	(q15_t)0xB2CE, (q15_t)0x661A, (q15_t)0xB2A6, (q15_t)0x65FC,
+	(q15_t)0xB27E, (q15_t)0x65DD, (q15_t)0xB256, (q15_t)0x65BF,
+	(q15_t)0xB22E, (q15_t)0x65A0, (q15_t)0xB206, (q15_t)0x6582,
+	(q15_t)0xB1DE, (q15_t)0x6563, (q15_t)0xB1B7, (q15_t)0x6545,
+	(q15_t)0xB18F, (q15_t)0x6526, (q15_t)0xB167, (q15_t)0x6507,
+	(q15_t)0xB140, (q15_t)0x64E8, (q15_t)0xB118, (q15_t)0x64C9,
+	(q15_t)0xB0F0, (q15_t)0x64AA, (q15_t)0xB0C9, (q15_t)0x648B,
+	(q15_t)0xB0A1, (q15_t)0x646C, (q15_t)0xB07A, (q15_t)0x644D,
+	(q15_t)0xB053, (q15_t)0x642D, (q15_t)0xB02B, (q15_t)0x640E,
+	(q15_t)0xB004, (q15_t)0x63EF, (q15_t)0xAFDD, (q15_t)0x63CF,
+	(q15_t)0xAFB6, (q15_t)0x63B0, (q15_t)0xAF8F, (q15_t)0x6390,
+	(q15_t)0xAF68, (q15_t)0x6371, (q15_t)0xAF40, (q15_t)0x6351,
+	(q15_t)0xAF1A, (q15_t)0x6331, (q15_t)0xAEF3, (q15_t)0x6311,
+	(q15_t)0xAECC, (q15_t)0x62F2, (q15_t)0xAEA5, (q15_t)0x62D2,
+	(q15_t)0xAE7E, (q15_t)0x62B2, (q15_t)0xAE57, (q15_t)0x6292,
+	(q15_t)0xAE31, (q15_t)0x6271, (q15_t)0xAE0A, (q15_t)0x6251,
+	(q15_t)0xADE3, (q15_t)0x6231, (q15_t)0xADBD, (q15_t)0x6211,
+	(q15_t)0xAD96, (q15_t)0x61F1, (q15_t)0xAD70, (q15_t)0x61D0,
+	(q15_t)0xAD4A, (q15_t)0x61B0, (q15_t)0xAD23, (q15_t)0x618F,
+	(q15_t)0xACFD, (q15_t)0x616F, (q15_t)0xACD7, (q15_t)0x614E,
+	(q15_t)0xACB1, (q15_t)0x612D, (q15_t)0xAC8A, (q15_t)0x610D,
+	(q15_t)0xAC64, (q15_t)0x60EC, (q15_t)0xAC3E, (q15_t)0x60CB,
+	(q15_t)0xAC18, (q15_t)0x60AA, (q15_t)0xABF2, (q15_t)0x6089,
+	(q15_t)0xABCC, (q15_t)0x6068, (q15_t)0xABA7, (q15_t)0x6047,
+	(q15_t)0xAB81, (q15_t)0x6026, (q15_t)0xAB5B, (q15_t)0x6004,
+	(q15_t)0xAB35, (q15_t)0x5FE3, (q15_t)0xAB10, (q15_t)0x5FC2,
+	(q15_t)0xAAEA, (q15_t)0x5FA0, (q15_t)0xAAC5, (q15_t)0x5F7F,
+	(q15_t)0xAA9F, (q15_t)0x5F5E, (q15_t)0xAA7A, (q15_t)0x5F3C,
+	(q15_t)0xAA54, (q15_t)0x5F1A, (q15_t)0xAA2F, (q15_t)0x5EF9,
+	(q15_t)0xAA0A, (q15_t)0x5ED7, (q15_t)0xA9E5, (q15_t)0x5EB5,
+	(q15_t)0xA9BF, (q15_t)0x5E93, (q15_t)0xA99A, (q15_t)0x5E71,
+	(q15_t)0xA975, (q15_t)0x5E50, (q15_t)0xA950, (q15_t)0x5E2D,
+	(q15_t)0xA92B, (q15_t)0x5E0B, (q15_t)0xA906, (q15_t)0x5DE9,
+	(q15_t)0xA8E2, (q15_t)0x5DC7, (q15_t)0xA8BD, (q15_t)0x5DA5,
+	(q15_t)0xA898, (q15_t)0x5D83, (q15_t)0xA873, (q15_t)0x5D60,
+	(q15_t)0xA84F, (q15_t)0x5D3E, (q15_t)0xA82A, (q15_t)0x5D1B,
+	(q15_t)0xA806, (q15_t)0x5CF9, (q15_t)0xA7E1, (q15_t)0x5CD6,
+	(q15_t)0xA7BD, (q15_t)0x5CB4, (q15_t)0xA798, (q15_t)0x5C91,
+	(q15_t)0xA774, (q15_t)0x5C6E, (q15_t)0xA750, (q15_t)0x5C4B,
+	(q15_t)0xA72B, (q15_t)0x5C29, (q15_t)0xA707, (q15_t)0x5C06,
+	(q15_t)0xA6E3, (q15_t)0x5BE3, (q15_t)0xA6BF, (q15_t)0x5BC0,
+	(q15_t)0xA69B, (q15_t)0x5B9D, (q15_t)0xA677, (q15_t)0x5B79,
+	(q15_t)0xA653, (q15_t)0x5B56, (q15_t)0xA62F, (q15_t)0x5B33,
+	(q15_t)0xA60C, (q15_t)0x5B10, (q15_t)0xA5E8, (q15_t)0x5AEC,
+	(q15_t)0xA5C4, (q15_t)0x5AC9, (q15_t)0xA5A1, (q15_t)0x5AA5,
+	(q15_t)0xA57D, (q15_t)0x5A82, (q15_t)0xA55A, (q15_t)0x5A5E,
+	(q15_t)0xA536, (q15_t)0x5A3B, (q15_t)0xA513, (q15_t)0x5A17,
+	(q15_t)0xA4EF, (q15_t)0x59F3, (q15_t)0xA4CC, (q15_t)0x59D0,
+	(q15_t)0xA4A9, (q15_t)0x59AC, (q15_t)0xA486, (q15_t)0x5988,
+	(q15_t)0xA462, (q15_t)0x5964, (q15_t)0xA43F, (q15_t)0x5940,
+	(q15_t)0xA41C, (q15_t)0x591C, (q15_t)0xA3F9, (q15_t)0x58F8,
+	(q15_t)0xA3D6, (q15_t)0x58D4, (q15_t)0xA3B4, (q15_t)0x58AF,
+	(q15_t)0xA391, (q15_t)0x588B, (q15_t)0xA36E, (q15_t)0x5867,
+	(q15_t)0xA34B, (q15_t)0x5842, (q15_t)0xA329, (q15_t)0x581E,
+	(q15_t)0xA306, (q15_t)0x57F9, (q15_t)0xA2E4, (q15_t)0x57D5,
+	(q15_t)0xA2C1, (q15_t)0x57B0, (q15_t)0xA29F, (q15_t)0x578C,
+	(q15_t)0xA27C, (q15_t)0x5767, (q15_t)0xA25A, (q15_t)0x5742,
+	(q15_t)0xA238, (q15_t)0x571D, (q15_t)0xA216, (q15_t)0x56F9,
+	(q15_t)0xA1F4, (q15_t)0x56D4, (q15_t)0xA1D2, (q15_t)0x56AF,
+	(q15_t)0xA1AF, (q15_t)0x568A, (q15_t)0xA18E, (q15_t)0x5665,
+	(q15_t)0xA16C, (q15_t)0x5640, (q15_t)0xA14A, (q15_t)0x561A,
+	(q15_t)0xA128, (q15_t)0x55F5, (q15_t)0xA106, (q15_t)0x55D0,
+	(q15_t)0xA0E5, (q15_t)0x55AB, (q15_t)0xA0C3, (q15_t)0x5585,
+	(q15_t)0xA0A1, (q15_t)0x5560, (q15_t)0xA080, (q15_t)0x553A,
+	(q15_t)0xA05F, (q15_t)0x5515, (q15_t)0xA03D, (q15_t)0x54EF,
+	(q15_t)0xA01C, (q15_t)0x54CA, (q15_t)0x9FFB, (q15_t)0x54A4,
+	(q15_t)0x9FD9, (q15_t)0x547E, (q15_t)0x9FB8, (q15_t)0x5458,
+	(q15_t)0x9F97, (q15_t)0x5433, (q15_t)0x9F76, (q15_t)0x540D,
+	(q15_t)0x9F55, (q15_t)0x53E7, (q15_t)0x9F34, (q15_t)0x53C1,
+	(q15_t)0x9F13, (q15_t)0x539B, (q15_t)0x9EF2, (q15_t)0x5375,
+	(q15_t)0x9ED2, (q15_t)0x534E, (q15_t)0x9EB1, (q15_t)0x5328,
+	(q15_t)0x9E90, (q15_t)0x5302, (q15_t)0x9E70, (q15_t)0x52DC,
+	(q15_t)0x9E4F, (q15_t)0x52B5, (q15_t)0x9E2F, (q15_t)0x528F,
+	(q15_t)0x9E0E, (q15_t)0x5269, (q15_t)0x9DEE, (q15_t)0x5242,
+	(q15_t)0x9DCE, (q15_t)0x521C, (q15_t)0x9DAE, (q15_t)0x51F5,
+	(q15_t)0x9D8E, (q15_t)0x51CE, (q15_t)0x9D6D, (q15_t)0x51A8,
+	(q15_t)0x9D4D, (q15_t)0x5181, (q15_t)0x9D2D, (q15_t)0x515A,
+	(q15_t)0x9D0D, (q15_t)0x5133, (q15_t)0x9CEE, (q15_t)0x510C,
+	(q15_t)0x9CCE, (q15_t)0x50E5, (q15_t)0x9CAE, (q15_t)0x50BF,
+	(q15_t)0x9C8E, (q15_t)0x5097, (q15_t)0x9C6F, (q15_t)0x5070,
+	(q15_t)0x9C4F, (q15_t)0x5049, (q15_t)0x9C30, (q15_t)0x5022,
+	(q15_t)0x9C10, (q15_t)0x4FFB, (q15_t)0x9BF1, (q15_t)0x4FD4,
+	(q15_t)0x9BD2, (q15_t)0x4FAC, (q15_t)0x9BB2, (q15_t)0x4F85,
+	(q15_t)0x9B93, (q15_t)0x4F5E, (q15_t)0x9B74, (q15_t)0x4F36,
+	(q15_t)0x9B55, (q15_t)0x4F0F, (q15_t)0x9B36, (q15_t)0x4EE7,
+	(q15_t)0x9B17, (q15_t)0x4EBF, (q15_t)0x9AF8, (q15_t)0x4E98,
+	(q15_t)0x9AD9, (q15_t)0x4E70, (q15_t)0x9ABA, (q15_t)0x4E48,
+	(q15_t)0x9A9C, (q15_t)0x4E21, (q15_t)0x9A7D, (q15_t)0x4DF9,
+	(q15_t)0x9A5F, (q15_t)0x4DD1, (q15_t)0x9A40, (q15_t)0x4DA9,
+	(q15_t)0x9A22, (q15_t)0x4D81, (q15_t)0x9A03, (q15_t)0x4D59,
+	(q15_t)0x99E5, (q15_t)0x4D31, (q15_t)0x99C6, (q15_t)0x4D09,
+	(q15_t)0x99A8, (q15_t)0x4CE1, (q15_t)0x998A, (q15_t)0x4CB8,
+	(q15_t)0x996C, (q15_t)0x4C90, (q15_t)0x994E, (q15_t)0x4C68,
+	(q15_t)0x9930, (q15_t)0x4C3F, (q15_t)0x9912, (q15_t)0x4C17,
+	(q15_t)0x98F4, (q15_t)0x4BEF, (q15_t)0x98D6, (q15_t)0x4BC6,
+	(q15_t)0x98B9, (q15_t)0x4B9E, (q15_t)0x989B, (q15_t)0x4B75,
+	(q15_t)0x987D, (q15_t)0x4B4C, (q15_t)0x9860, (q15_t)0x4B24,
+	(q15_t)0x9842, (q15_t)0x4AFB, (q15_t)0x9825, (q15_t)0x4AD2,
+	(q15_t)0x9808, (q15_t)0x4AA9, (q15_t)0x97EA, (q15_t)0x4A81,
+	(q15_t)0x97CD, (q15_t)0x4A58, (q15_t)0x97B0, (q15_t)0x4A2F,
+	(q15_t)0x9793, (q15_t)0x4A06, (q15_t)0x9776, (q15_t)0x49DD,
+	(q15_t)0x9759, (q15_t)0x49B4, (q15_t)0x973C, (q15_t)0x498A,
+	(q15_t)0x971F, (q15_t)0x4961, (q15_t)0x9702, (q15_t)0x4938,
+	(q15_t)0x96E6, (q15_t)0x490F, (q15_t)0x96C9, (q15_t)0x48E6,
+	(q15_t)0x96AC, (q15_t)0x48BC, (q15_t)0x9690, (q15_t)0x4893,
+	(q15_t)0x9673, (q15_t)0x4869, (q15_t)0x9657, (q15_t)0x4840,
+	(q15_t)0x963B, (q15_t)0x4816, (q15_t)0x961E, (q15_t)0x47ED,
+	(q15_t)0x9602, (q15_t)0x47C3, (q15_t)0x95E6, (q15_t)0x479A,
+	(q15_t)0x95CA, (q15_t)0x4770, (q15_t)0x95AE, (q15_t)0x4746,
+	(q15_t)0x9592, (q15_t)0x471C, (q15_t)0x9576, (q15_t)0x46F3,
+	(q15_t)0x955A, (q15_t)0x46C9, (q15_t)0x953E, (q15_t)0x469F,
+	(q15_t)0x9523, (q15_t)0x4675, (q15_t)0x9507, (q15_t)0x464B,
+	(q15_t)0x94EC, (q15_t)0x4621, (q15_t)0x94D0, (q15_t)0x45F7,
+	(q15_t)0x94B5, (q15_t)0x45CD, (q15_t)0x9499, (q15_t)0x45A3,
+	(q15_t)0x947E, (q15_t)0x4578, (q15_t)0x9463, (q15_t)0x454E,
+	(q15_t)0x9447, (q15_t)0x4524, (q15_t)0x942C, (q15_t)0x44FA,
+	(q15_t)0x9411, (q15_t)0x44CF, (q15_t)0x93F6, (q15_t)0x44A5,
+	(q15_t)0x93DB, (q15_t)0x447A, (q15_t)0x93C0, (q15_t)0x4450,
+	(q15_t)0x93A6, (q15_t)0x4425, (q15_t)0x938B, (q15_t)0x43FB,
+	(q15_t)0x9370, (q15_t)0x43D0, (q15_t)0x9356, (q15_t)0x43A5,
+	(q15_t)0x933B, (q15_t)0x437B, (q15_t)0x9321, (q15_t)0x4350,
+	(q15_t)0x9306, (q15_t)0x4325, (q15_t)0x92EC, (q15_t)0x42FA,
+	(q15_t)0x92D2, (q15_t)0x42D0, (q15_t)0x92B7, (q15_t)0x42A5,
+	(q15_t)0x929D, (q15_t)0x427A, (q15_t)0x9283, (q15_t)0x424F,
+	(q15_t)0x9269, (q15_t)0x4224, (q15_t)0x924F, (q15_t)0x41F9,
+	(q15_t)0x9235, (q15_t)0x41CE, (q15_t)0x921C, (q15_t)0x41A2,
+	(q15_t)0x9202, (q15_t)0x4177, (q15_t)0x91E8, (q15_t)0x414C,
+	(q15_t)0x91CF, (q15_t)0x4121, (q15_t)0x91B5, (q15_t)0x40F6,
+	(q15_t)0x919C, (q15_t)0x40CA, (q15_t)0x9182, (q15_t)0x409F,
+	(q15_t)0x9169, (q15_t)0x4073, (q15_t)0x9150, (q15_t)0x4048,
+	(q15_t)0x9136, (q15_t)0x401D, (q15_t)0x911D, (q15_t)0x3FF1,
+	(q15_t)0x9104, (q15_t)0x3FC5, (q15_t)0x90EB, (q15_t)0x3F9A,
+	(q15_t)0x90D2, (q15_t)0x3F6E, (q15_t)0x90B9, (q15_t)0x3F43,
+	(q15_t)0x90A0, (q15_t)0x3F17, (q15_t)0x9088, (q15_t)0x3EEB,
+	(q15_t)0x906F, (q15_t)0x3EBF, (q15_t)0x9056, (q15_t)0x3E93,
+	(q15_t)0x903E, (q15_t)0x3E68, (q15_t)0x9025, (q15_t)0x3E3C,
+	(q15_t)0x900D, (q15_t)0x3E10, (q15_t)0x8FF5, (q15_t)0x3DE4,
+	(q15_t)0x8FDC, (q15_t)0x3DB8, (q15_t)0x8FC4, (q15_t)0x3D8C,
+	(q15_t)0x8FAC, (q15_t)0x3D60, (q15_t)0x8F94, (q15_t)0x3D33,
+	(q15_t)0x8F7C, (q15_t)0x3D07, (q15_t)0x8F64, (q15_t)0x3CDB,
+	(q15_t)0x8F4C, (q15_t)0x3CAF, (q15_t)0x8F34, (q15_t)0x3C83,
+	(q15_t)0x8F1D, (q15_t)0x3C56, (q15_t)0x8F05, (q15_t)0x3C2A,
+	(q15_t)0x8EED, (q15_t)0x3BFD, (q15_t)0x8ED6, (q15_t)0x3BD1,
+	(q15_t)0x8EBE, (q15_t)0x3BA5, (q15_t)0x8EA7, (q15_t)0x3B78,
+	(q15_t)0x8E90, (q15_t)0x3B4C, (q15_t)0x8E79, (q15_t)0x3B1F,
+	(q15_t)0x8E61, (q15_t)0x3AF2, (q15_t)0x8E4A, (q15_t)0x3AC6,
+	(q15_t)0x8E33, (q15_t)0x3A99, (q15_t)0x8E1C, (q15_t)0x3A6C,
+	(q15_t)0x8E05, (q15_t)0x3A40, (q15_t)0x8DEE, (q15_t)0x3A13,
+	(q15_t)0x8DD8, (q15_t)0x39E6, (q15_t)0x8DC1, (q15_t)0x39B9,
+	(q15_t)0x8DAA, (q15_t)0x398C, (q15_t)0x8D94, (q15_t)0x395F,
+	(q15_t)0x8D7D, (q15_t)0x3932, (q15_t)0x8D67, (q15_t)0x3906,
+	(q15_t)0x8D50, (q15_t)0x38D8, (q15_t)0x8D3A, (q15_t)0x38AB,
+	(q15_t)0x8D24, (q15_t)0x387E, (q15_t)0x8D0E, (q15_t)0x3851,
+	(q15_t)0x8CF8, (q15_t)0x3824, (q15_t)0x8CE2, (q15_t)0x37F7,
+	(q15_t)0x8CCC, (q15_t)0x37CA, (q15_t)0x8CB6, (q15_t)0x379C,
+	(q15_t)0x8CA0, (q15_t)0x376F, (q15_t)0x8C8A, (q15_t)0x3742,
+	(q15_t)0x8C75, (q15_t)0x3714, (q15_t)0x8C5F, (q15_t)0x36E7,
+	(q15_t)0x8C4A, (q15_t)0x36BA, (q15_t)0x8C34, (q15_t)0x368C,
+	(q15_t)0x8C1F, (q15_t)0x365F, (q15_t)0x8C09, (q15_t)0x3631,
+	(q15_t)0x8BF4, (q15_t)0x3604, (q15_t)0x8BDF, (q15_t)0x35D6,
+	(q15_t)0x8BCA, (q15_t)0x35A8, (q15_t)0x8BB5, (q15_t)0x357B,
+	(q15_t)0x8BA0, (q15_t)0x354D, (q15_t)0x8B8B, (q15_t)0x351F,
+	(q15_t)0x8B76, (q15_t)0x34F2, (q15_t)0x8B61, (q15_t)0x34C4,
+	(q15_t)0x8B4D, (q15_t)0x3496, (q15_t)0x8B38, (q15_t)0x3468,
+	(q15_t)0x8B24, (q15_t)0x343A, (q15_t)0x8B0F, (q15_t)0x340C,
+	(q15_t)0x8AFB, (q15_t)0x33DE, (q15_t)0x8AE6, (q15_t)0x33B0,
+	(q15_t)0x8AD2, (q15_t)0x3382, (q15_t)0x8ABE, (q15_t)0x3354,
+	(q15_t)0x8AAA, (q15_t)0x3326, (q15_t)0x8A96, (q15_t)0x32F8,
+	(q15_t)0x8A82, (q15_t)0x32CA, (q15_t)0x8A6E, (q15_t)0x329C,
+	(q15_t)0x8A5A, (q15_t)0x326E, (q15_t)0x8A46, (q15_t)0x3240,
+	(q15_t)0x8A33, (q15_t)0x3211, (q15_t)0x8A1F, (q15_t)0x31E3,
+	(q15_t)0x8A0B, (q15_t)0x31B5, (q15_t)0x89F8, (q15_t)0x3186,
+	(q15_t)0x89E4, (q15_t)0x3158, (q15_t)0x89D1, (q15_t)0x312A,
+	(q15_t)0x89BE, (q15_t)0x30FB, (q15_t)0x89AB, (q15_t)0x30CD,
+	(q15_t)0x8997, (q15_t)0x309E, (q15_t)0x8984, (q15_t)0x3070,
+	(q15_t)0x8971, (q15_t)0x3041, (q15_t)0x895F, (q15_t)0x3013,
+	(q15_t)0x894C, (q15_t)0x2FE4, (q15_t)0x8939, (q15_t)0x2FB5,
+	(q15_t)0x8926, (q15_t)0x2F87, (q15_t)0x8914, (q15_t)0x2F58,
+	(q15_t)0x8901, (q15_t)0x2F29, (q15_t)0x88EF, (q15_t)0x2EFB,
+	(q15_t)0x88DC, (q15_t)0x2ECC, (q15_t)0x88CA, (q15_t)0x2E9D,
+	(q15_t)0x88B8, (q15_t)0x2E6E, (q15_t)0x88A5, (q15_t)0x2E3F,
+	(q15_t)0x8893, (q15_t)0x2E11, (q15_t)0x8881, (q15_t)0x2DE2,
+	(q15_t)0x886F, (q15_t)0x2DB3, (q15_t)0x885D, (q15_t)0x2D84,
+	(q15_t)0x884B, (q15_t)0x2D55, (q15_t)0x883A, (q15_t)0x2D26,
+	(q15_t)0x8828, (q15_t)0x2CF7, (q15_t)0x8816, (q15_t)0x2CC8,
+	(q15_t)0x8805, (q15_t)0x2C98, (q15_t)0x87F3, (q15_t)0x2C69,
+	(q15_t)0x87E2, (q15_t)0x2C3A, (q15_t)0x87D1, (q15_t)0x2C0B,
+	(q15_t)0x87BF, (q15_t)0x2BDC, (q15_t)0x87AE, (q15_t)0x2BAD,
+	(q15_t)0x879D, (q15_t)0x2B7D, (q15_t)0x878C, (q15_t)0x2B4E,
+	(q15_t)0x877B, (q15_t)0x2B1F, (q15_t)0x876A, (q15_t)0x2AEF,
+	(q15_t)0x8759, (q15_t)0x2AC0, (q15_t)0x8749, (q15_t)0x2A91,
+	(q15_t)0x8738, (q15_t)0x2A61, (q15_t)0x8727, (q15_t)0x2A32,
+	(q15_t)0x8717, (q15_t)0x2A02, (q15_t)0x8706, (q15_t)0x29D3,
+	(q15_t)0x86F6, (q15_t)0x29A3, (q15_t)0x86E6, (q15_t)0x2974,
+	(q15_t)0x86D5, (q15_t)0x2944, (q15_t)0x86C5, (q15_t)0x2915,
+	(q15_t)0x86B5, (q15_t)0x28E5, (q15_t)0x86A5, (q15_t)0x28B5,
+	(q15_t)0x8695, (q15_t)0x2886, (q15_t)0x8685, (q15_t)0x2856,
+	(q15_t)0x8675, (q15_t)0x2826, (q15_t)0x8666, (q15_t)0x27F6,
+	(q15_t)0x8656, (q15_t)0x27C7, (q15_t)0x8646, (q15_t)0x2797,
+	(q15_t)0x8637, (q15_t)0x2767, (q15_t)0x8627, (q15_t)0x2737,
+	(q15_t)0x8618, (q15_t)0x2707, (q15_t)0x8609, (q15_t)0x26D8,
+	(q15_t)0x85FA, (q15_t)0x26A8, (q15_t)0x85EA, (q15_t)0x2678,
+	(q15_t)0x85DB, (q15_t)0x2648, (q15_t)0x85CC, (q15_t)0x2618,
+	(q15_t)0x85BD, (q15_t)0x25E8, (q15_t)0x85AF, (q15_t)0x25B8,
+	(q15_t)0x85A0, (q15_t)0x2588, (q15_t)0x8591, (q15_t)0x2558,
+	(q15_t)0x8582, (q15_t)0x2528, (q15_t)0x8574, (q15_t)0x24F7,
+	(q15_t)0x8565, (q15_t)0x24C7, (q15_t)0x8557, (q15_t)0x2497,
+	(q15_t)0x8549, (q15_t)0x2467, (q15_t)0x853A, (q15_t)0x2437,
+	(q15_t)0x852C, (q15_t)0x2407, (q15_t)0x851E, (q15_t)0x23D6,
+	(q15_t)0x8510, (q15_t)0x23A6, (q15_t)0x8502, (q15_t)0x2376,
+	(q15_t)0x84F4, (q15_t)0x2345, (q15_t)0x84E6, (q15_t)0x2315,
+	(q15_t)0x84D9, (q15_t)0x22E5, (q15_t)0x84CB, (q15_t)0x22B4,
+	(q15_t)0x84BD, (q15_t)0x2284, (q15_t)0x84B0, (q15_t)0x2254,
+	(q15_t)0x84A2, (q15_t)0x2223, (q15_t)0x8495, (q15_t)0x21F3,
+	(q15_t)0x8488, (q15_t)0x21C2, (q15_t)0x847B, (q15_t)0x2192,
+	(q15_t)0x846D, (q15_t)0x2161, (q15_t)0x8460, (q15_t)0x2131,
+	(q15_t)0x8453, (q15_t)0x2100, (q15_t)0x8446, (q15_t)0x20D0,
+	(q15_t)0x843A, (q15_t)0x209F, (q15_t)0x842D, (q15_t)0x206E,
+	(q15_t)0x8420, (q15_t)0x203E, (q15_t)0x8414, (q15_t)0x200D,
+	(q15_t)0x8407, (q15_t)0x1FDC, (q15_t)0x83FA, (q15_t)0x1FAC,
+	(q15_t)0x83EE, (q15_t)0x1F7B, (q15_t)0x83E2, (q15_t)0x1F4A,
+	(q15_t)0x83D6, (q15_t)0x1F19, (q15_t)0x83C9, (q15_t)0x1EE9,
+	(q15_t)0x83BD, (q15_t)0x1EB8, (q15_t)0x83B1, (q15_t)0x1E87,
+	(q15_t)0x83A5, (q15_t)0x1E56, (q15_t)0x8399, (q15_t)0x1E25,
+	(q15_t)0x838E, (q15_t)0x1DF5, (q15_t)0x8382, (q15_t)0x1DC4,
+	(q15_t)0x8376, (q15_t)0x1D93, (q15_t)0x836B, (q15_t)0x1D62,
+	(q15_t)0x835F, (q15_t)0x1D31, (q15_t)0x8354, (q15_t)0x1D00,
+	(q15_t)0x8348, (q15_t)0x1CCF, (q15_t)0x833D, (q15_t)0x1C9E,
+	(q15_t)0x8332, (q15_t)0x1C6D, (q15_t)0x8327, (q15_t)0x1C3C,
+	(q15_t)0x831C, (q15_t)0x1C0B, (q15_t)0x8311, (q15_t)0x1BDA,
+	(q15_t)0x8306, (q15_t)0x1BA9, (q15_t)0x82FB, (q15_t)0x1B78,
+	(q15_t)0x82F0, (q15_t)0x1B47, (q15_t)0x82E6, (q15_t)0x1B16,
+	(q15_t)0x82DB, (q15_t)0x1AE4, (q15_t)0x82D0, (q15_t)0x1AB3,
+	(q15_t)0x82C6, (q15_t)0x1A82, (q15_t)0x82BC, (q15_t)0x1A51,
+	(q15_t)0x82B1, (q15_t)0x1A20, (q15_t)0x82A7, (q15_t)0x19EF,
+	(q15_t)0x829D, (q15_t)0x19BD, (q15_t)0x8293, (q15_t)0x198C,
+	(q15_t)0x8289, (q15_t)0x195B, (q15_t)0x827F, (q15_t)0x192A,
+	(q15_t)0x8275, (q15_t)0x18F8, (q15_t)0x826B, (q15_t)0x18C7,
+	(q15_t)0x8262, (q15_t)0x1896, (q15_t)0x8258, (q15_t)0x1864,
+	(q15_t)0x824F, (q15_t)0x1833, (q15_t)0x8245, (q15_t)0x1802,
+	(q15_t)0x823C, (q15_t)0x17D0, (q15_t)0x8232, (q15_t)0x179F,
+	(q15_t)0x8229, (q15_t)0x176D, (q15_t)0x8220, (q15_t)0x173C,
+	(q15_t)0x8217, (q15_t)0x170A, (q15_t)0x820E, (q15_t)0x16D9,
+	(q15_t)0x8205, (q15_t)0x16A8, (q15_t)0x81FC, (q15_t)0x1676,
+	(q15_t)0x81F3, (q15_t)0x1645, (q15_t)0x81EB, (q15_t)0x1613,
+	(q15_t)0x81E2, (q15_t)0x15E2, (q15_t)0x81D9, (q15_t)0x15B0,
+	(q15_t)0x81D1, (q15_t)0x157F, (q15_t)0x81C8, (q15_t)0x154D,
+	(q15_t)0x81C0, (q15_t)0x151B, (q15_t)0x81B8, (q15_t)0x14EA,
+	(q15_t)0x81B0, (q15_t)0x14B8, (q15_t)0x81A8, (q15_t)0x1487,
+	(q15_t)0x81A0, (q15_t)0x1455, (q15_t)0x8198, (q15_t)0x1423,
+	(q15_t)0x8190, (q15_t)0x13F2, (q15_t)0x8188, (q15_t)0x13C0,
+	(q15_t)0x8180, (q15_t)0x138E, (q15_t)0x8179, (q15_t)0x135D,
+	(q15_t)0x8171, (q15_t)0x132B, (q15_t)0x816A, (q15_t)0x12F9,
+	(q15_t)0x8162, (q15_t)0x12C8, (q15_t)0x815B, (q15_t)0x1296,
+	(q15_t)0x8154, (q15_t)0x1264, (q15_t)0x814C, (q15_t)0x1232,
+	(q15_t)0x8145, (q15_t)0x1201, (q15_t)0x813E, (q15_t)0x11CF,
+	(q15_t)0x8137, (q15_t)0x119D, (q15_t)0x8130, (q15_t)0x116B,
+	(q15_t)0x812A, (q15_t)0x1139, (q15_t)0x8123, (q15_t)0x1108,
+	(q15_t)0x811C, (q15_t)0x10D6, (q15_t)0x8116, (q15_t)0x10A4,
+	(q15_t)0x810F, (q15_t)0x1072, (q15_t)0x8109, (q15_t)0x1040,
+	(q15_t)0x8102, (q15_t)0x100E, (q15_t)0x80FC, (q15_t)0x0FDD,
+	(q15_t)0x80F6, (q15_t)0x0FAB, (q15_t)0x80F0, (q15_t)0x0F79,
+	(q15_t)0x80EA, (q15_t)0x0F47, (q15_t)0x80E4, (q15_t)0x0F15,
+	(q15_t)0x80DE, (q15_t)0x0EE3, (q15_t)0x80D8, (q15_t)0x0EB1,
+	(q15_t)0x80D2, (q15_t)0x0E7F, (q15_t)0x80CD, (q15_t)0x0E4D,
+	(q15_t)0x80C7, (q15_t)0x0E1B, (q15_t)0x80C2, (q15_t)0x0DE9,
+	(q15_t)0x80BC, (q15_t)0x0DB7, (q15_t)0x80B7, (q15_t)0x0D85,
+	(q15_t)0x80B2, (q15_t)0x0D53, (q15_t)0x80AC, (q15_t)0x0D21,
+	(q15_t)0x80A7, (q15_t)0x0CEF, (q15_t)0x80A2, (q15_t)0x0CBD,
+	(q15_t)0x809D, (q15_t)0x0C8B, (q15_t)0x8098, (q15_t)0x0C59,
+	(q15_t)0x8094, (q15_t)0x0C27, (q15_t)0x808F, (q15_t)0x0BF5,
+	(q15_t)0x808A, (q15_t)0x0BC3, (q15_t)0x8086, (q15_t)0x0B91,
+	(q15_t)0x8081, (q15_t)0x0B5F, (q15_t)0x807D, (q15_t)0x0B2D,
+	(q15_t)0x8078, (q15_t)0x0AFB, (q15_t)0x8074, (q15_t)0x0AC9,
+	(q15_t)0x8070, (q15_t)0x0A97, (q15_t)0x806C, (q15_t)0x0A65,
+	(q15_t)0x8068, (q15_t)0x0A33, (q15_t)0x8064, (q15_t)0x0A00,
+	(q15_t)0x8060, (q15_t)0x09CE, (q15_t)0x805C, (q15_t)0x099C,
+	(q15_t)0x8058, (q15_t)0x096A, (q15_t)0x8055, (q15_t)0x0938,
+	(q15_t)0x8051, (q15_t)0x0906, (q15_t)0x804E, (q15_t)0x08D4,
+	(q15_t)0x804A, (q15_t)0x08A2, (q15_t)0x8047, (q15_t)0x086F,
+	(q15_t)0x8043, (q15_t)0x083D, (q15_t)0x8040, (q15_t)0x080B,
+	(q15_t)0x803D, (q15_t)0x07D9, (q15_t)0x803A, (q15_t)0x07A7,
+	(q15_t)0x8037, (q15_t)0x0775, (q15_t)0x8034, (q15_t)0x0742,
+	(q15_t)0x8031, (q15_t)0x0710, (q15_t)0x802F, (q15_t)0x06DE,
+	(q15_t)0x802C, (q15_t)0x06AC, (q15_t)0x8029, (q15_t)0x067A,
+	(q15_t)0x8027, (q15_t)0x0647, (q15_t)0x8025, (q15_t)0x0615,
+	(q15_t)0x8022, (q15_t)0x05E3, (q15_t)0x8020, (q15_t)0x05B1,
+	(q15_t)0x801E, (q15_t)0x057F, (q15_t)0x801C, (q15_t)0x054C,
+	(q15_t)0x801A, (q15_t)0x051A, (q15_t)0x8018, (q15_t)0x04E8,
+	(q15_t)0x8016, (q15_t)0x04B6, (q15_t)0x8014, (q15_t)0x0483,
+	(q15_t)0x8012, (q15_t)0x0451, (q15_t)0x8011, (q15_t)0x041F,
+	(q15_t)0x800F, (q15_t)0x03ED, (q15_t)0x800D, (q15_t)0x03BA,
+	(q15_t)0x800C, (q15_t)0x0388, (q15_t)0x800B, (q15_t)0x0356,
+	(q15_t)0x8009, (q15_t)0x0324, (q15_t)0x8008, (q15_t)0x02F1,
+	(q15_t)0x8007, (q15_t)0x02BF, (q15_t)0x8006, (q15_t)0x028D,
+	(q15_t)0x8005, (q15_t)0x025B, (q15_t)0x8004, (q15_t)0x0228,
+	(q15_t)0x8003, (q15_t)0x01F6, (q15_t)0x8003, (q15_t)0x01C4,
+	(q15_t)0x8002, (q15_t)0x0192, (q15_t)0x8001, (q15_t)0x015F,
+	(q15_t)0x8001, (q15_t)0x012D, (q15_t)0x8000, (q15_t)0x00FB,
+	(q15_t)0x8000, (q15_t)0x00C9, (q15_t)0x8000, (q15_t)0x0096,
+	(q15_t)0x8000, (q15_t)0x0064, (q15_t)0x8000, (q15_t)0x0032,
+	(q15_t)0x8000, (q15_t)0x0000, (q15_t)0x8000, (q15_t)0xFFCD,
+	(q15_t)0x8000, (q15_t)0xFF9B, (q15_t)0x8000, (q15_t)0xFF69,
+	(q15_t)0x8000, (q15_t)0xFF36, (q15_t)0x8000, (q15_t)0xFF04,
+	(q15_t)0x8001, (q15_t)0xFED2, (q15_t)0x8001, (q15_t)0xFEA0,
+	(q15_t)0x8002, (q15_t)0xFE6D, (q15_t)0x8003, (q15_t)0xFE3B,
+	(q15_t)0x8003, (q15_t)0xFE09, (q15_t)0x8004, (q15_t)0xFDD7,
+	(q15_t)0x8005, (q15_t)0xFDA4, (q15_t)0x8006, (q15_t)0xFD72,
+	(q15_t)0x8007, (q15_t)0xFD40, (q15_t)0x8008, (q15_t)0xFD0E,
+	(q15_t)0x8009, (q15_t)0xFCDB, (q15_t)0x800B, (q15_t)0xFCA9,
+	(q15_t)0x800C, (q15_t)0xFC77, (q15_t)0x800D, (q15_t)0xFC45,
+	(q15_t)0x800F, (q15_t)0xFC12, (q15_t)0x8011, (q15_t)0xFBE0,
+	(q15_t)0x8012, (q15_t)0xFBAE, (q15_t)0x8014, (q15_t)0xFB7C,
+	(q15_t)0x8016, (q15_t)0xFB49, (q15_t)0x8018, (q15_t)0xFB17,
+	(q15_t)0x801A, (q15_t)0xFAE5, (q15_t)0x801C, (q15_t)0xFAB3,
+	(q15_t)0x801E, (q15_t)0xFA80, (q15_t)0x8020, (q15_t)0xFA4E,
+	(q15_t)0x8022, (q15_t)0xFA1C, (q15_t)0x8025, (q15_t)0xF9EA,
+	(q15_t)0x8027, (q15_t)0xF9B8, (q15_t)0x8029, (q15_t)0xF985,
+	(q15_t)0x802C, (q15_t)0xF953, (q15_t)0x802F, (q15_t)0xF921,
+	(q15_t)0x8031, (q15_t)0xF8EF, (q15_t)0x8034, (q15_t)0xF8BD,
+	(q15_t)0x8037, (q15_t)0xF88A, (q15_t)0x803A, (q15_t)0xF858,
+	(q15_t)0x803D, (q15_t)0xF826, (q15_t)0x8040, (q15_t)0xF7F4,
+	(q15_t)0x8043, (q15_t)0xF7C2, (q15_t)0x8047, (q15_t)0xF790,
+	(q15_t)0x804A, (q15_t)0xF75D, (q15_t)0x804E, (q15_t)0xF72B,
+	(q15_t)0x8051, (q15_t)0xF6F9, (q15_t)0x8055, (q15_t)0xF6C7,
+	(q15_t)0x8058, (q15_t)0xF695, (q15_t)0x805C, (q15_t)0xF663,
+	(q15_t)0x8060, (q15_t)0xF631, (q15_t)0x8064, (q15_t)0xF5FF,
+	(q15_t)0x8068, (q15_t)0xF5CC, (q15_t)0x806C, (q15_t)0xF59A,
+	(q15_t)0x8070, (q15_t)0xF568, (q15_t)0x8074, (q15_t)0xF536,
+	(q15_t)0x8078, (q15_t)0xF504, (q15_t)0x807D, (q15_t)0xF4D2,
+	(q15_t)0x8081, (q15_t)0xF4A0, (q15_t)0x8086, (q15_t)0xF46E,
+	(q15_t)0x808A, (q15_t)0xF43C, (q15_t)0x808F, (q15_t)0xF40A,
+	(q15_t)0x8094, (q15_t)0xF3D8, (q15_t)0x8098, (q15_t)0xF3A6,
+	(q15_t)0x809D, (q15_t)0xF374, (q15_t)0x80A2, (q15_t)0xF342,
+	(q15_t)0x80A7, (q15_t)0xF310, (q15_t)0x80AC, (q15_t)0xF2DE,
+	(q15_t)0x80B2, (q15_t)0xF2AC, (q15_t)0x80B7, (q15_t)0xF27A,
+	(q15_t)0x80BC, (q15_t)0xF248, (q15_t)0x80C2, (q15_t)0xF216,
+	(q15_t)0x80C7, (q15_t)0xF1E4, (q15_t)0x80CD, (q15_t)0xF1B2,
+	(q15_t)0x80D2, (q15_t)0xF180, (q15_t)0x80D8, (q15_t)0xF14E,
+	(q15_t)0x80DE, (q15_t)0xF11C, (q15_t)0x80E4, (q15_t)0xF0EA,
+	(q15_t)0x80EA, (q15_t)0xF0B8, (q15_t)0x80F0, (q15_t)0xF086,
+	(q15_t)0x80F6, (q15_t)0xF054, (q15_t)0x80FC, (q15_t)0xF022,
+	(q15_t)0x8102, (q15_t)0xEFF1, (q15_t)0x8109, (q15_t)0xEFBF,
+	(q15_t)0x810F, (q15_t)0xEF8D, (q15_t)0x8116, (q15_t)0xEF5B,
+	(q15_t)0x811C, (q15_t)0xEF29, (q15_t)0x8123, (q15_t)0xEEF7,
+	(q15_t)0x812A, (q15_t)0xEEC6, (q15_t)0x8130, (q15_t)0xEE94,
+	(q15_t)0x8137, (q15_t)0xEE62, (q15_t)0x813E, (q15_t)0xEE30,
+	(q15_t)0x8145, (q15_t)0xEDFE, (q15_t)0x814C, (q15_t)0xEDCD,
+	(q15_t)0x8154, (q15_t)0xED9B, (q15_t)0x815B, (q15_t)0xED69,
+	(q15_t)0x8162, (q15_t)0xED37, (q15_t)0x816A, (q15_t)0xED06,
+	(q15_t)0x8171, (q15_t)0xECD4, (q15_t)0x8179, (q15_t)0xECA2,
+	(q15_t)0x8180, (q15_t)0xEC71, (q15_t)0x8188, (q15_t)0xEC3F,
+	(q15_t)0x8190, (q15_t)0xEC0D, (q15_t)0x8198, (q15_t)0xEBDC,
+	(q15_t)0x81A0, (q15_t)0xEBAA, (q15_t)0x81A8, (q15_t)0xEB78,
+	(q15_t)0x81B0, (q15_t)0xEB47, (q15_t)0x81B8, (q15_t)0xEB15,
+	(q15_t)0x81C0, (q15_t)0xEAE4, (q15_t)0x81C8, (q15_t)0xEAB2,
+	(q15_t)0x81D1, (q15_t)0xEA80, (q15_t)0x81D9, (q15_t)0xEA4F,
+	(q15_t)0x81E2, (q15_t)0xEA1D, (q15_t)0x81EB, (q15_t)0xE9EC,
+	(q15_t)0x81F3, (q15_t)0xE9BA, (q15_t)0x81FC, (q15_t)0xE989,
+	(q15_t)0x8205, (q15_t)0xE957, (q15_t)0x820E, (q15_t)0xE926,
+	(q15_t)0x8217, (q15_t)0xE8F5, (q15_t)0x8220, (q15_t)0xE8C3,
+	(q15_t)0x8229, (q15_t)0xE892, (q15_t)0x8232, (q15_t)0xE860,
+	(q15_t)0x823C, (q15_t)0xE82F, (q15_t)0x8245, (q15_t)0xE7FD,
+	(q15_t)0x824F, (q15_t)0xE7CC, (q15_t)0x8258, (q15_t)0xE79B,
+	(q15_t)0x8262, (q15_t)0xE769, (q15_t)0x826B, (q15_t)0xE738,
+	(q15_t)0x8275, (q15_t)0xE707, (q15_t)0x827F, (q15_t)0xE6D5,
+	(q15_t)0x8289, (q15_t)0xE6A4, (q15_t)0x8293, (q15_t)0xE673,
+	(q15_t)0x829D, (q15_t)0xE642, (q15_t)0x82A7, (q15_t)0xE610,
+	(q15_t)0x82B1, (q15_t)0xE5DF, (q15_t)0x82BC, (q15_t)0xE5AE,
+	(q15_t)0x82C6, (q15_t)0xE57D, (q15_t)0x82D0, (q15_t)0xE54C,
+	(q15_t)0x82DB, (q15_t)0xE51B, (q15_t)0x82E6, (q15_t)0xE4E9,
+	(q15_t)0x82F0, (q15_t)0xE4B8, (q15_t)0x82FB, (q15_t)0xE487,
+	(q15_t)0x8306, (q15_t)0xE456, (q15_t)0x8311, (q15_t)0xE425,
+	(q15_t)0x831C, (q15_t)0xE3F4, (q15_t)0x8327, (q15_t)0xE3C3,
+	(q15_t)0x8332, (q15_t)0xE392, (q15_t)0x833D, (q15_t)0xE361,
+	(q15_t)0x8348, (q15_t)0xE330, (q15_t)0x8354, (q15_t)0xE2FF,
+	(q15_t)0x835F, (q15_t)0xE2CE, (q15_t)0x836B, (q15_t)0xE29D,
+	(q15_t)0x8376, (q15_t)0xE26C, (q15_t)0x8382, (q15_t)0xE23B,
+	(q15_t)0x838E, (q15_t)0xE20A, (q15_t)0x8399, (q15_t)0xE1DA,
+	(q15_t)0x83A5, (q15_t)0xE1A9, (q15_t)0x83B1, (q15_t)0xE178,
+	(q15_t)0x83BD, (q15_t)0xE147, (q15_t)0x83C9, (q15_t)0xE116,
+	(q15_t)0x83D6, (q15_t)0xE0E6, (q15_t)0x83E2, (q15_t)0xE0B5,
+	(q15_t)0x83EE, (q15_t)0xE084, (q15_t)0x83FA, (q15_t)0xE053,
+	(q15_t)0x8407, (q15_t)0xE023, (q15_t)0x8414, (q15_t)0xDFF2,
+	(q15_t)0x8420, (q15_t)0xDFC1, (q15_t)0x842D, (q15_t)0xDF91,
+	(q15_t)0x843A, (q15_t)0xDF60, (q15_t)0x8446, (q15_t)0xDF2F,
+	(q15_t)0x8453, (q15_t)0xDEFF, (q15_t)0x8460, (q15_t)0xDECE,
+	(q15_t)0x846D, (q15_t)0xDE9E, (q15_t)0x847B, (q15_t)0xDE6D,
+	(q15_t)0x8488, (q15_t)0xDE3D, (q15_t)0x8495, (q15_t)0xDE0C,
+	(q15_t)0x84A2, (q15_t)0xDDDC, (q15_t)0x84B0, (q15_t)0xDDAB,
+	(q15_t)0x84BD, (q15_t)0xDD7B, (q15_t)0x84CB, (q15_t)0xDD4B,
+	(q15_t)0x84D9, (q15_t)0xDD1A, (q15_t)0x84E6, (q15_t)0xDCEA,
+	(q15_t)0x84F4, (q15_t)0xDCBA, (q15_t)0x8502, (q15_t)0xDC89,
+	(q15_t)0x8510, (q15_t)0xDC59, (q15_t)0x851E, (q15_t)0xDC29,
+	(q15_t)0x852C, (q15_t)0xDBF8, (q15_t)0x853A, (q15_t)0xDBC8,
+	(q15_t)0x8549, (q15_t)0xDB98, (q15_t)0x8557, (q15_t)0xDB68,
+	(q15_t)0x8565, (q15_t)0xDB38, (q15_t)0x8574, (q15_t)0xDB08,
+	(q15_t)0x8582, (q15_t)0xDAD7, (q15_t)0x8591, (q15_t)0xDAA7,
+	(q15_t)0x85A0, (q15_t)0xDA77, (q15_t)0x85AF, (q15_t)0xDA47,
+	(q15_t)0x85BD, (q15_t)0xDA17, (q15_t)0x85CC, (q15_t)0xD9E7,
+	(q15_t)0x85DB, (q15_t)0xD9B7, (q15_t)0x85EA, (q15_t)0xD987,
+	(q15_t)0x85FA, (q15_t)0xD957, (q15_t)0x8609, (q15_t)0xD927,
+	(q15_t)0x8618, (q15_t)0xD8F8, (q15_t)0x8627, (q15_t)0xD8C8,
+	(q15_t)0x8637, (q15_t)0xD898, (q15_t)0x8646, (q15_t)0xD868,
+	(q15_t)0x8656, (q15_t)0xD838, (q15_t)0x8666, (q15_t)0xD809,
+	(q15_t)0x8675, (q15_t)0xD7D9, (q15_t)0x8685, (q15_t)0xD7A9,
+	(q15_t)0x8695, (q15_t)0xD779, (q15_t)0x86A5, (q15_t)0xD74A,
+	(q15_t)0x86B5, (q15_t)0xD71A, (q15_t)0x86C5, (q15_t)0xD6EA,
+	(q15_t)0x86D5, (q15_t)0xD6BB, (q15_t)0x86E6, (q15_t)0xD68B,
+	(q15_t)0x86F6, (q15_t)0xD65C, (q15_t)0x8706, (q15_t)0xD62C,
+	(q15_t)0x8717, (q15_t)0xD5FD, (q15_t)0x8727, (q15_t)0xD5CD,
+	(q15_t)0x8738, (q15_t)0xD59E, (q15_t)0x8749, (q15_t)0xD56E,
+	(q15_t)0x8759, (q15_t)0xD53F, (q15_t)0x876A, (q15_t)0xD510,
+	(q15_t)0x877B, (q15_t)0xD4E0, (q15_t)0x878C, (q15_t)0xD4B1,
+	(q15_t)0x879D, (q15_t)0xD482, (q15_t)0x87AE, (q15_t)0xD452,
+	(q15_t)0x87BF, (q15_t)0xD423, (q15_t)0x87D1, (q15_t)0xD3F4,
+	(q15_t)0x87E2, (q15_t)0xD3C5, (q15_t)0x87F3, (q15_t)0xD396,
+	(q15_t)0x8805, (q15_t)0xD367, (q15_t)0x8816, (q15_t)0xD337,
+	(q15_t)0x8828, (q15_t)0xD308, (q15_t)0x883A, (q15_t)0xD2D9,
+	(q15_t)0x884B, (q15_t)0xD2AA, (q15_t)0x885D, (q15_t)0xD27B,
+	(q15_t)0x886F, (q15_t)0xD24C, (q15_t)0x8881, (q15_t)0xD21D,
+	(q15_t)0x8893, (q15_t)0xD1EE, (q15_t)0x88A5, (q15_t)0xD1C0,
+	(q15_t)0x88B8, (q15_t)0xD191, (q15_t)0x88CA, (q15_t)0xD162,
+	(q15_t)0x88DC, (q15_t)0xD133, (q15_t)0x88EF, (q15_t)0xD104,
+	(q15_t)0x8901, (q15_t)0xD0D6, (q15_t)0x8914, (q15_t)0xD0A7,
+	(q15_t)0x8926, (q15_t)0xD078, (q15_t)0x8939, (q15_t)0xD04A,
+	(q15_t)0x894C, (q15_t)0xD01B, (q15_t)0x895F, (q15_t)0xCFEC,
+	(q15_t)0x8971, (q15_t)0xCFBE, (q15_t)0x8984, (q15_t)0xCF8F,
+	(q15_t)0x8997, (q15_t)0xCF61, (q15_t)0x89AB, (q15_t)0xCF32,
+	(q15_t)0x89BE, (q15_t)0xCF04, (q15_t)0x89D1, (q15_t)0xCED5,
+	(q15_t)0x89E4, (q15_t)0xCEA7, (q15_t)0x89F8, (q15_t)0xCE79,
+	(q15_t)0x8A0B, (q15_t)0xCE4A, (q15_t)0x8A1F, (q15_t)0xCE1C,
+	(q15_t)0x8A33, (q15_t)0xCDEE, (q15_t)0x8A46, (q15_t)0xCDBF,
+	(q15_t)0x8A5A, (q15_t)0xCD91, (q15_t)0x8A6E, (q15_t)0xCD63,
+	(q15_t)0x8A82, (q15_t)0xCD35, (q15_t)0x8A96, (q15_t)0xCD07,
+	(q15_t)0x8AAA, (q15_t)0xCCD9, (q15_t)0x8ABE, (q15_t)0xCCAB,
+	(q15_t)0x8AD2, (q15_t)0xCC7D, (q15_t)0x8AE6, (q15_t)0xCC4F,
+	(q15_t)0x8AFB, (q15_t)0xCC21, (q15_t)0x8B0F, (q15_t)0xCBF3,
+	(q15_t)0x8B24, (q15_t)0xCBC5, (q15_t)0x8B38, (q15_t)0xCB97,
+	(q15_t)0x8B4D, (q15_t)0xCB69, (q15_t)0x8B61, (q15_t)0xCB3B,
+	(q15_t)0x8B76, (q15_t)0xCB0D, (q15_t)0x8B8B, (q15_t)0xCAE0,
+	(q15_t)0x8BA0, (q15_t)0xCAB2, (q15_t)0x8BB5, (q15_t)0xCA84,
+	(q15_t)0x8BCA, (q15_t)0xCA57, (q15_t)0x8BDF, (q15_t)0xCA29,
+	(q15_t)0x8BF4, (q15_t)0xC9FB, (q15_t)0x8C09, (q15_t)0xC9CE,
+	(q15_t)0x8C1F, (q15_t)0xC9A0, (q15_t)0x8C34, (q15_t)0xC973,
+	(q15_t)0x8C4A, (q15_t)0xC945, (q15_t)0x8C5F, (q15_t)0xC918,
+	(q15_t)0x8C75, (q15_t)0xC8EB, (q15_t)0x8C8A, (q15_t)0xC8BD,
+	(q15_t)0x8CA0, (q15_t)0xC890, (q15_t)0x8CB6, (q15_t)0xC863,
+	(q15_t)0x8CCC, (q15_t)0xC835, (q15_t)0x8CE2, (q15_t)0xC808,
+	(q15_t)0x8CF8, (q15_t)0xC7DB, (q15_t)0x8D0E, (q15_t)0xC7AE,
+	(q15_t)0x8D24, (q15_t)0xC781, (q15_t)0x8D3A, (q15_t)0xC754,
+	(q15_t)0x8D50, (q15_t)0xC727, (q15_t)0x8D67, (q15_t)0xC6F9,
+	(q15_t)0x8D7D, (q15_t)0xC6CD, (q15_t)0x8D94, (q15_t)0xC6A0,
+	(q15_t)0x8DAA, (q15_t)0xC673, (q15_t)0x8DC1, (q15_t)0xC646,
+	(q15_t)0x8DD8, (q15_t)0xC619, (q15_t)0x8DEE, (q15_t)0xC5EC,
+	(q15_t)0x8E05, (q15_t)0xC5BF, (q15_t)0x8E1C, (q15_t)0xC593,
+	(q15_t)0x8E33, (q15_t)0xC566, (q15_t)0x8E4A, (q15_t)0xC539,
+	(q15_t)0x8E61, (q15_t)0xC50D, (q15_t)0x8E79, (q15_t)0xC4E0,
+	(q15_t)0x8E90, (q15_t)0xC4B3, (q15_t)0x8EA7, (q15_t)0xC487,
+	(q15_t)0x8EBE, (q15_t)0xC45A, (q15_t)0x8ED6, (q15_t)0xC42E,
+	(q15_t)0x8EED, (q15_t)0xC402, (q15_t)0x8F05, (q15_t)0xC3D5,
+	(q15_t)0x8F1D, (q15_t)0xC3A9, (q15_t)0x8F34, (q15_t)0xC37C,
+	(q15_t)0x8F4C, (q15_t)0xC350, (q15_t)0x8F64, (q15_t)0xC324,
+	(q15_t)0x8F7C, (q15_t)0xC2F8, (q15_t)0x8F94, (q15_t)0xC2CC,
+	(q15_t)0x8FAC, (q15_t)0xC29F, (q15_t)0x8FC4, (q15_t)0xC273,
+	(q15_t)0x8FDC, (q15_t)0xC247, (q15_t)0x8FF5, (q15_t)0xC21B,
+	(q15_t)0x900D, (q15_t)0xC1EF, (q15_t)0x9025, (q15_t)0xC1C3,
+	(q15_t)0x903E, (q15_t)0xC197, (q15_t)0x9056, (q15_t)0xC16C,
+	(q15_t)0x906F, (q15_t)0xC140, (q15_t)0x9088, (q15_t)0xC114,
+	(q15_t)0x90A0, (q15_t)0xC0E8, (q15_t)0x90B9, (q15_t)0xC0BC,
+	(q15_t)0x90D2, (q15_t)0xC091, (q15_t)0x90EB, (q15_t)0xC065,
+	(q15_t)0x9104, (q15_t)0xC03A, (q15_t)0x911D, (q15_t)0xC00E,
+	(q15_t)0x9136, (q15_t)0xBFE2, (q15_t)0x9150, (q15_t)0xBFB7,
+	(q15_t)0x9169, (q15_t)0xBF8C, (q15_t)0x9182, (q15_t)0xBF60,
+	(q15_t)0x919C, (q15_t)0xBF35, (q15_t)0x91B5, (q15_t)0xBF09,
+	(q15_t)0x91CF, (q15_t)0xBEDE, (q15_t)0x91E8, (q15_t)0xBEB3,
+	(q15_t)0x9202, (q15_t)0xBE88, (q15_t)0x921C, (q15_t)0xBE5D,
+	(q15_t)0x9235, (q15_t)0xBE31, (q15_t)0x924F, (q15_t)0xBE06,
+	(q15_t)0x9269, (q15_t)0xBDDB, (q15_t)0x9283, (q15_t)0xBDB0,
+	(q15_t)0x929D, (q15_t)0xBD85, (q15_t)0x92B7, (q15_t)0xBD5A,
+	(q15_t)0x92D2, (q15_t)0xBD2F, (q15_t)0x92EC, (q15_t)0xBD05,
+	(q15_t)0x9306, (q15_t)0xBCDA, (q15_t)0x9321, (q15_t)0xBCAF,
+	(q15_t)0x933B, (q15_t)0xBC84, (q15_t)0x9356, (q15_t)0xBC5A,
+	(q15_t)0x9370, (q15_t)0xBC2F, (q15_t)0x938B, (q15_t)0xBC04,
+	(q15_t)0x93A6, (q15_t)0xBBDA, (q15_t)0x93C0, (q15_t)0xBBAF,
+	(q15_t)0x93DB, (q15_t)0xBB85, (q15_t)0x93F6, (q15_t)0xBB5A,
+	(q15_t)0x9411, (q15_t)0xBB30, (q15_t)0x942C, (q15_t)0xBB05,
+	(q15_t)0x9447, (q15_t)0xBADB, (q15_t)0x9463, (q15_t)0xBAB1,
+	(q15_t)0x947E, (q15_t)0xBA87, (q15_t)0x9499, (q15_t)0xBA5C,
+	(q15_t)0x94B5, (q15_t)0xBA32, (q15_t)0x94D0, (q15_t)0xBA08,
+	(q15_t)0x94EC, (q15_t)0xB9DE, (q15_t)0x9507, (q15_t)0xB9B4,
+	(q15_t)0x9523, (q15_t)0xB98A, (q15_t)0x953E, (q15_t)0xB960,
+	(q15_t)0x955A, (q15_t)0xB936, (q15_t)0x9576, (q15_t)0xB90C,
+	(q15_t)0x9592, (q15_t)0xB8E3, (q15_t)0x95AE, (q15_t)0xB8B9,
+	(q15_t)0x95CA, (q15_t)0xB88F, (q15_t)0x95E6, (q15_t)0xB865,
+	(q15_t)0x9602, (q15_t)0xB83C, (q15_t)0x961E, (q15_t)0xB812,
+	(q15_t)0x963B, (q15_t)0xB7E9, (q15_t)0x9657, (q15_t)0xB7BF,
+	(q15_t)0x9673, (q15_t)0xB796, (q15_t)0x9690, (q15_t)0xB76C,
+	(q15_t)0x96AC, (q15_t)0xB743, (q15_t)0x96C9, (q15_t)0xB719,
+	(q15_t)0x96E6, (q15_t)0xB6F0, (q15_t)0x9702, (q15_t)0xB6C7,
+	(q15_t)0x971F, (q15_t)0xB69E, (q15_t)0x973C, (q15_t)0xB675,
+	(q15_t)0x9759, (q15_t)0xB64B, (q15_t)0x9776, (q15_t)0xB622,
+	(q15_t)0x9793, (q15_t)0xB5F9, (q15_t)0x97B0, (q15_t)0xB5D0,
+	(q15_t)0x97CD, (q15_t)0xB5A7, (q15_t)0x97EA, (q15_t)0xB57E,
+	(q15_t)0x9808, (q15_t)0xB556, (q15_t)0x9825, (q15_t)0xB52D,
+	(q15_t)0x9842, (q15_t)0xB504, (q15_t)0x9860, (q15_t)0xB4DB,
+	(q15_t)0x987D, (q15_t)0xB4B3, (q15_t)0x989B, (q15_t)0xB48A,
+	(q15_t)0x98B9, (q15_t)0xB461, (q15_t)0x98D6, (q15_t)0xB439,
+	(q15_t)0x98F4, (q15_t)0xB410, (q15_t)0x9912, (q15_t)0xB3E8,
+	(q15_t)0x9930, (q15_t)0xB3C0, (q15_t)0x994E, (q15_t)0xB397,
+	(q15_t)0x996C, (q15_t)0xB36F, (q15_t)0x998A, (q15_t)0xB347,
+	(q15_t)0x99A8, (q15_t)0xB31E, (q15_t)0x99C6, (q15_t)0xB2F6,
+	(q15_t)0x99E5, (q15_t)0xB2CE, (q15_t)0x9A03, (q15_t)0xB2A6,
+	(q15_t)0x9A22, (q15_t)0xB27E, (q15_t)0x9A40, (q15_t)0xB256,
+	(q15_t)0x9A5F, (q15_t)0xB22E, (q15_t)0x9A7D, (q15_t)0xB206,
+	(q15_t)0x9A9C, (q15_t)0xB1DE, (q15_t)0x9ABA, (q15_t)0xB1B7,
+	(q15_t)0x9AD9, (q15_t)0xB18F, (q15_t)0x9AF8, (q15_t)0xB167,
+	(q15_t)0x9B17, (q15_t)0xB140, (q15_t)0x9B36, (q15_t)0xB118,
+	(q15_t)0x9B55, (q15_t)0xB0F0, (q15_t)0x9B74, (q15_t)0xB0C9,
+	(q15_t)0x9B93, (q15_t)0xB0A1, (q15_t)0x9BB2, (q15_t)0xB07A,
+	(q15_t)0x9BD2, (q15_t)0xB053, (q15_t)0x9BF1, (q15_t)0xB02B,
+	(q15_t)0x9C10, (q15_t)0xB004, (q15_t)0x9C30, (q15_t)0xAFDD,
+	(q15_t)0x9C4F, (q15_t)0xAFB6, (q15_t)0x9C6F, (q15_t)0xAF8F,
+	(q15_t)0x9C8E, (q15_t)0xAF68, (q15_t)0x9CAE, (q15_t)0xAF40,
+	(q15_t)0x9CCE, (q15_t)0xAF1A, (q15_t)0x9CEE, (q15_t)0xAEF3,
+	(q15_t)0x9D0D, (q15_t)0xAECC, (q15_t)0x9D2D, (q15_t)0xAEA5,
+	(q15_t)0x9D4D, (q15_t)0xAE7E, (q15_t)0x9D6D, (q15_t)0xAE57,
+	(q15_t)0x9D8E, (q15_t)0xAE31, (q15_t)0x9DAE, (q15_t)0xAE0A,
+	(q15_t)0x9DCE, (q15_t)0xADE3, (q15_t)0x9DEE, (q15_t)0xADBD,
+	(q15_t)0x9E0E, (q15_t)0xAD96, (q15_t)0x9E2F, (q15_t)0xAD70,
+	(q15_t)0x9E4F, (q15_t)0xAD4A, (q15_t)0x9E70, (q15_t)0xAD23,
+	(q15_t)0x9E90, (q15_t)0xACFD, (q15_t)0x9EB1, (q15_t)0xACD7,
+	(q15_t)0x9ED2, (q15_t)0xACB1, (q15_t)0x9EF2, (q15_t)0xAC8A,
+	(q15_t)0x9F13, (q15_t)0xAC64, (q15_t)0x9F34, (q15_t)0xAC3E,
+	(q15_t)0x9F55, (q15_t)0xAC18, (q15_t)0x9F76, (q15_t)0xABF2,
+	(q15_t)0x9F97, (q15_t)0xABCC, (q15_t)0x9FB8, (q15_t)0xABA7,
+	(q15_t)0x9FD9, (q15_t)0xAB81, (q15_t)0x9FFB, (q15_t)0xAB5B,
+	(q15_t)0xA01C, (q15_t)0xAB35, (q15_t)0xA03D, (q15_t)0xAB10,
+	(q15_t)0xA05F, (q15_t)0xAAEA, (q15_t)0xA080, (q15_t)0xAAC5,
+	(q15_t)0xA0A1, (q15_t)0xAA9F, (q15_t)0xA0C3, (q15_t)0xAA7A,
+	(q15_t)0xA0E5, (q15_t)0xAA54, (q15_t)0xA106, (q15_t)0xAA2F,
+	(q15_t)0xA128, (q15_t)0xAA0A, (q15_t)0xA14A, (q15_t)0xA9E5,
+	(q15_t)0xA16C, (q15_t)0xA9BF, (q15_t)0xA18E, (q15_t)0xA99A,
+	(q15_t)0xA1AF, (q15_t)0xA975, (q15_t)0xA1D2, (q15_t)0xA950,
+	(q15_t)0xA1F4, (q15_t)0xA92B, (q15_t)0xA216, (q15_t)0xA906,
+	(q15_t)0xA238, (q15_t)0xA8E2, (q15_t)0xA25A, (q15_t)0xA8BD,
+	(q15_t)0xA27C, (q15_t)0xA898, (q15_t)0xA29F, (q15_t)0xA873,
+	(q15_t)0xA2C1, (q15_t)0xA84F, (q15_t)0xA2E4, (q15_t)0xA82A,
+	(q15_t)0xA306, (q15_t)0xA806, (q15_t)0xA329, (q15_t)0xA7E1,
+	(q15_t)0xA34B, (q15_t)0xA7BD, (q15_t)0xA36E, (q15_t)0xA798,
+	(q15_t)0xA391, (q15_t)0xA774, (q15_t)0xA3B4, (q15_t)0xA750,
+	(q15_t)0xA3D6, (q15_t)0xA72B, (q15_t)0xA3F9, (q15_t)0xA707,
+	(q15_t)0xA41C, (q15_t)0xA6E3, (q15_t)0xA43F, (q15_t)0xA6BF,
+	(q15_t)0xA462, (q15_t)0xA69B, (q15_t)0xA486, (q15_t)0xA677,
+	(q15_t)0xA4A9, (q15_t)0xA653, (q15_t)0xA4CC, (q15_t)0xA62F,
+	(q15_t)0xA4EF, (q15_t)0xA60C, (q15_t)0xA513, (q15_t)0xA5E8,
+	(q15_t)0xA536, (q15_t)0xA5C4, (q15_t)0xA55A, (q15_t)0xA5A1,
+	(q15_t)0xA57D, (q15_t)0xA57D, (q15_t)0xA5A1, (q15_t)0xA55A,
+	(q15_t)0xA5C4, (q15_t)0xA536, (q15_t)0xA5E8, (q15_t)0xA513,
+	(q15_t)0xA60C, (q15_t)0xA4EF, (q15_t)0xA62F, (q15_t)0xA4CC,
+	(q15_t)0xA653, (q15_t)0xA4A9, (q15_t)0xA677, (q15_t)0xA486,
+	(q15_t)0xA69B, (q15_t)0xA462, (q15_t)0xA6BF, (q15_t)0xA43F,
+	(q15_t)0xA6E3, (q15_t)0xA41C, (q15_t)0xA707, (q15_t)0xA3F9,
+	(q15_t)0xA72B, (q15_t)0xA3D6, (q15_t)0xA750, (q15_t)0xA3B4,
+	(q15_t)0xA774, (q15_t)0xA391, (q15_t)0xA798, (q15_t)0xA36E,
+	(q15_t)0xA7BD, (q15_t)0xA34B, (q15_t)0xA7E1, (q15_t)0xA329,
+	(q15_t)0xA806, (q15_t)0xA306, (q15_t)0xA82A, (q15_t)0xA2E4,
+	(q15_t)0xA84F, (q15_t)0xA2C1, (q15_t)0xA873, (q15_t)0xA29F,
+	(q15_t)0xA898, (q15_t)0xA27C, (q15_t)0xA8BD, (q15_t)0xA25A,
+	(q15_t)0xA8E2, (q15_t)0xA238, (q15_t)0xA906, (q15_t)0xA216,
+	(q15_t)0xA92B, (q15_t)0xA1F4, (q15_t)0xA950, (q15_t)0xA1D2,
+	(q15_t)0xA975, (q15_t)0xA1AF, (q15_t)0xA99A, (q15_t)0xA18E,
+	(q15_t)0xA9BF, (q15_t)0xA16C, (q15_t)0xA9E5, (q15_t)0xA14A,
+	(q15_t)0xAA0A, (q15_t)0xA128, (q15_t)0xAA2F, (q15_t)0xA106,
+	(q15_t)0xAA54, (q15_t)0xA0E5, (q15_t)0xAA7A, (q15_t)0xA0C3,
+	(q15_t)0xAA9F, (q15_t)0xA0A1, (q15_t)0xAAC5, (q15_t)0xA080,
+	(q15_t)0xAAEA, (q15_t)0xA05F, (q15_t)0xAB10, (q15_t)0xA03D,
+	(q15_t)0xAB35, (q15_t)0xA01C, (q15_t)0xAB5B, (q15_t)0x9FFB,
+	(q15_t)0xAB81, (q15_t)0x9FD9, (q15_t)0xABA7, (q15_t)0x9FB8,
+	(q15_t)0xABCC, (q15_t)0x9F97, (q15_t)0xABF2, (q15_t)0x9F76,
+	(q15_t)0xAC18, (q15_t)0x9F55, (q15_t)0xAC3E, (q15_t)0x9F34,
+	(q15_t)0xAC64, (q15_t)0x9F13, (q15_t)0xAC8A, (q15_t)0x9EF2,
+	(q15_t)0xACB1, (q15_t)0x9ED2, (q15_t)0xACD7, (q15_t)0x9EB1,
+	(q15_t)0xACFD, (q15_t)0x9E90, (q15_t)0xAD23, (q15_t)0x9E70,
+	(q15_t)0xAD4A, (q15_t)0x9E4F, (q15_t)0xAD70, (q15_t)0x9E2F,
+	(q15_t)0xAD96, (q15_t)0x9E0E, (q15_t)0xADBD, (q15_t)0x9DEE,
+	(q15_t)0xADE3, (q15_t)0x9DCE, (q15_t)0xAE0A, (q15_t)0x9DAE,
+	(q15_t)0xAE31, (q15_t)0x9D8E, (q15_t)0xAE57, (q15_t)0x9D6D,
+	(q15_t)0xAE7E, (q15_t)0x9D4D, (q15_t)0xAEA5, (q15_t)0x9D2D,
+	(q15_t)0xAECC, (q15_t)0x9D0D, (q15_t)0xAEF3, (q15_t)0x9CEE,
+	(q15_t)0xAF1A, (q15_t)0x9CCE, (q15_t)0xAF40, (q15_t)0x9CAE,
+	(q15_t)0xAF68, (q15_t)0x9C8E, (q15_t)0xAF8F, (q15_t)0x9C6F,
+	(q15_t)0xAFB6, (q15_t)0x9C4F, (q15_t)0xAFDD, (q15_t)0x9C30,
+	(q15_t)0xB004, (q15_t)0x9C10, (q15_t)0xB02B, (q15_t)0x9BF1,
+	(q15_t)0xB053, (q15_t)0x9BD2, (q15_t)0xB07A, (q15_t)0x9BB2,
+	(q15_t)0xB0A1, (q15_t)0x9B93, (q15_t)0xB0C9, (q15_t)0x9B74,
+	(q15_t)0xB0F0, (q15_t)0x9B55, (q15_t)0xB118, (q15_t)0x9B36,
+	(q15_t)0xB140, (q15_t)0x9B17, (q15_t)0xB167, (q15_t)0x9AF8,
+	(q15_t)0xB18F, (q15_t)0x9AD9, (q15_t)0xB1B7, (q15_t)0x9ABA,
+	(q15_t)0xB1DE, (q15_t)0x9A9C, (q15_t)0xB206, (q15_t)0x9A7D,
+	(q15_t)0xB22E, (q15_t)0x9A5F, (q15_t)0xB256, (q15_t)0x9A40,
+	(q15_t)0xB27E, (q15_t)0x9A22, (q15_t)0xB2A6, (q15_t)0x9A03,
+	(q15_t)0xB2CE, (q15_t)0x99E5, (q15_t)0xB2F6, (q15_t)0x99C6,
+	(q15_t)0xB31E, (q15_t)0x99A8, (q15_t)0xB347, (q15_t)0x998A,
+	(q15_t)0xB36F, (q15_t)0x996C, (q15_t)0xB397, (q15_t)0x994E,
+	(q15_t)0xB3C0, (q15_t)0x9930, (q15_t)0xB3E8, (q15_t)0x9912,
+	(q15_t)0xB410, (q15_t)0x98F4, (q15_t)0xB439, (q15_t)0x98D6,
+	(q15_t)0xB461, (q15_t)0x98B9, (q15_t)0xB48A, (q15_t)0x989B,
+	(q15_t)0xB4B3, (q15_t)0x987D, (q15_t)0xB4DB, (q15_t)0x9860,
+	(q15_t)0xB504, (q15_t)0x9842, (q15_t)0xB52D, (q15_t)0x9825,
+	(q15_t)0xB556, (q15_t)0x9808, (q15_t)0xB57E, (q15_t)0x97EA,
+	(q15_t)0xB5A7, (q15_t)0x97CD, (q15_t)0xB5D0, (q15_t)0x97B0,
+	(q15_t)0xB5F9, (q15_t)0x9793, (q15_t)0xB622, (q15_t)0x9776,
+	(q15_t)0xB64B, (q15_t)0x9759, (q15_t)0xB675, (q15_t)0x973C,
+	(q15_t)0xB69E, (q15_t)0x971F, (q15_t)0xB6C7, (q15_t)0x9702,
+	(q15_t)0xB6F0, (q15_t)0x96E6, (q15_t)0xB719, (q15_t)0x96C9,
+	(q15_t)0xB743, (q15_t)0x96AC, (q15_t)0xB76C, (q15_t)0x9690,
+	(q15_t)0xB796, (q15_t)0x9673, (q15_t)0xB7BF, (q15_t)0x9657,
+	(q15_t)0xB7E9, (q15_t)0x963B, (q15_t)0xB812, (q15_t)0x961E,
+	(q15_t)0xB83C, (q15_t)0x9602, (q15_t)0xB865, (q15_t)0x95E6,
+	(q15_t)0xB88F, (q15_t)0x95CA, (q15_t)0xB8B9, (q15_t)0x95AE,
+	(q15_t)0xB8E3, (q15_t)0x9592, (q15_t)0xB90C, (q15_t)0x9576,
+	(q15_t)0xB936, (q15_t)0x955A, (q15_t)0xB960, (q15_t)0x953E,
+	(q15_t)0xB98A, (q15_t)0x9523, (q15_t)0xB9B4, (q15_t)0x9507,
+	(q15_t)0xB9DE, (q15_t)0x94EC, (q15_t)0xBA08, (q15_t)0x94D0,
+	(q15_t)0xBA32, (q15_t)0x94B5, (q15_t)0xBA5C, (q15_t)0x9499,
+	(q15_t)0xBA87, (q15_t)0x947E, (q15_t)0xBAB1, (q15_t)0x9463,
+	(q15_t)0xBADB, (q15_t)0x9447, (q15_t)0xBB05, (q15_t)0x942C,
+	(q15_t)0xBB30, (q15_t)0x9411, (q15_t)0xBB5A, (q15_t)0x93F6,
+	(q15_t)0xBB85, (q15_t)0x93DB, (q15_t)0xBBAF, (q15_t)0x93C0,
+	(q15_t)0xBBDA, (q15_t)0x93A6, (q15_t)0xBC04, (q15_t)0x938B,
+	(q15_t)0xBC2F, (q15_t)0x9370, (q15_t)0xBC5A, (q15_t)0x9356,
+	(q15_t)0xBC84, (q15_t)0x933B, (q15_t)0xBCAF, (q15_t)0x9321,
+	(q15_t)0xBCDA, (q15_t)0x9306, (q15_t)0xBD05, (q15_t)0x92EC,
+	(q15_t)0xBD2F, (q15_t)0x92D2, (q15_t)0xBD5A, (q15_t)0x92B7,
+	(q15_t)0xBD85, (q15_t)0x929D, (q15_t)0xBDB0, (q15_t)0x9283,
+	(q15_t)0xBDDB, (q15_t)0x9269, (q15_t)0xBE06, (q15_t)0x924F,
+	(q15_t)0xBE31, (q15_t)0x9235, (q15_t)0xBE5D, (q15_t)0x921C,
+	(q15_t)0xBE88, (q15_t)0x9202, (q15_t)0xBEB3, (q15_t)0x91E8,
+	(q15_t)0xBEDE, (q15_t)0x91CF, (q15_t)0xBF09, (q15_t)0x91B5,
+	(q15_t)0xBF35, (q15_t)0x919C, (q15_t)0xBF60, (q15_t)0x9182,
+	(q15_t)0xBF8C, (q15_t)0x9169, (q15_t)0xBFB7, (q15_t)0x9150,
+	(q15_t)0xBFE2, (q15_t)0x9136, (q15_t)0xC00E, (q15_t)0x911D,
+	(q15_t)0xC03A, (q15_t)0x9104, (q15_t)0xC065, (q15_t)0x90EB,
+	(q15_t)0xC091, (q15_t)0x90D2, (q15_t)0xC0BC, (q15_t)0x90B9,
+	(q15_t)0xC0E8, (q15_t)0x90A0, (q15_t)0xC114, (q15_t)0x9088,
+	(q15_t)0xC140, (q15_t)0x906F, (q15_t)0xC16C, (q15_t)0x9056,
+	(q15_t)0xC197, (q15_t)0x903E, (q15_t)0xC1C3, (q15_t)0x9025,
+	(q15_t)0xC1EF, (q15_t)0x900D, (q15_t)0xC21B, (q15_t)0x8FF5,
+	(q15_t)0xC247, (q15_t)0x8FDC, (q15_t)0xC273, (q15_t)0x8FC4,
+	(q15_t)0xC29F, (q15_t)0x8FAC, (q15_t)0xC2CC, (q15_t)0x8F94,
+	(q15_t)0xC2F8, (q15_t)0x8F7C, (q15_t)0xC324, (q15_t)0x8F64,
+	(q15_t)0xC350, (q15_t)0x8F4C, (q15_t)0xC37C, (q15_t)0x8F34,
+	(q15_t)0xC3A9, (q15_t)0x8F1D, (q15_t)0xC3D5, (q15_t)0x8F05,
+	(q15_t)0xC402, (q15_t)0x8EED, (q15_t)0xC42E, (q15_t)0x8ED6,
+	(q15_t)0xC45A, (q15_t)0x8EBE, (q15_t)0xC487, (q15_t)0x8EA7,
+	(q15_t)0xC4B3, (q15_t)0x8E90, (q15_t)0xC4E0, (q15_t)0x8E79,
+	(q15_t)0xC50D, (q15_t)0x8E61, (q15_t)0xC539, (q15_t)0x8E4A,
+	(q15_t)0xC566, (q15_t)0x8E33, (q15_t)0xC593, (q15_t)0x8E1C,
+	(q15_t)0xC5BF, (q15_t)0x8E05, (q15_t)0xC5EC, (q15_t)0x8DEE,
+	(q15_t)0xC619, (q15_t)0x8DD8, (q15_t)0xC646, (q15_t)0x8DC1,
+	(q15_t)0xC673, (q15_t)0x8DAA, (q15_t)0xC6A0, (q15_t)0x8D94,
+	(q15_t)0xC6CD, (q15_t)0x8D7D, (q15_t)0xC6F9, (q15_t)0x8D67,
+	(q15_t)0xC727, (q15_t)0x8D50, (q15_t)0xC754, (q15_t)0x8D3A,
+	(q15_t)0xC781, (q15_t)0x8D24, (q15_t)0xC7AE, (q15_t)0x8D0E,
+	(q15_t)0xC7DB, (q15_t)0x8CF8, (q15_t)0xC808, (q15_t)0x8CE2,
+	(q15_t)0xC835, (q15_t)0x8CCC, (q15_t)0xC863, (q15_t)0x8CB6,
+	(q15_t)0xC890, (q15_t)0x8CA0, (q15_t)0xC8BD, (q15_t)0x8C8A,
+	(q15_t)0xC8EB, (q15_t)0x8C75, (q15_t)0xC918, (q15_t)0x8C5F,
+	(q15_t)0xC945, (q15_t)0x8C4A, (q15_t)0xC973, (q15_t)0x8C34,
+	(q15_t)0xC9A0, (q15_t)0x8C1F, (q15_t)0xC9CE, (q15_t)0x8C09,
+	(q15_t)0xC9FB, (q15_t)0x8BF4, (q15_t)0xCA29, (q15_t)0x8BDF,
+	(q15_t)0xCA57, (q15_t)0x8BCA, (q15_t)0xCA84, (q15_t)0x8BB5,
+	(q15_t)0xCAB2, (q15_t)0x8BA0, (q15_t)0xCAE0, (q15_t)0x8B8B,
+	(q15_t)0xCB0D, (q15_t)0x8B76, (q15_t)0xCB3B, (q15_t)0x8B61,
+	(q15_t)0xCB69, (q15_t)0x8B4D, (q15_t)0xCB97, (q15_t)0x8B38,
+	(q15_t)0xCBC5, (q15_t)0x8B24, (q15_t)0xCBF3, (q15_t)0x8B0F,
+	(q15_t)0xCC21, (q15_t)0x8AFB, (q15_t)0xCC4F, (q15_t)0x8AE6,
+	(q15_t)0xCC7D, (q15_t)0x8AD2, (q15_t)0xCCAB, (q15_t)0x8ABE,
+	(q15_t)0xCCD9, (q15_t)0x8AAA, (q15_t)0xCD07, (q15_t)0x8A96,
+	(q15_t)0xCD35, (q15_t)0x8A82, (q15_t)0xCD63, (q15_t)0x8A6E,
+	(q15_t)0xCD91, (q15_t)0x8A5A, (q15_t)0xCDBF, (q15_t)0x8A46,
+	(q15_t)0xCDEE, (q15_t)0x8A33, (q15_t)0xCE1C, (q15_t)0x8A1F,
+	(q15_t)0xCE4A, (q15_t)0x8A0B, (q15_t)0xCE79, (q15_t)0x89F8,
+	(q15_t)0xCEA7, (q15_t)0x89E4, (q15_t)0xCED5, (q15_t)0x89D1,
+	(q15_t)0xCF04, (q15_t)0x89BE, (q15_t)0xCF32, (q15_t)0x89AB,
+	(q15_t)0xCF61, (q15_t)0x8997, (q15_t)0xCF8F, (q15_t)0x8984,
+	(q15_t)0xCFBE, (q15_t)0x8971, (q15_t)0xCFEC, (q15_t)0x895F,
+	(q15_t)0xD01B, (q15_t)0x894C, (q15_t)0xD04A, (q15_t)0x8939,
+	(q15_t)0xD078, (q15_t)0x8926, (q15_t)0xD0A7, (q15_t)0x8914,
+	(q15_t)0xD0D6, (q15_t)0x8901, (q15_t)0xD104, (q15_t)0x88EF,
+	(q15_t)0xD133, (q15_t)0x88DC, (q15_t)0xD162, (q15_t)0x88CA,
+	(q15_t)0xD191, (q15_t)0x88B8, (q15_t)0xD1C0, (q15_t)0x88A5,
+	(q15_t)0xD1EE, (q15_t)0x8893, (q15_t)0xD21D, (q15_t)0x8881,
+	(q15_t)0xD24C, (q15_t)0x886F, (q15_t)0xD27B, (q15_t)0x885D,
+	(q15_t)0xD2AA, (q15_t)0x884B, (q15_t)0xD2D9, (q15_t)0x883A,
+	(q15_t)0xD308, (q15_t)0x8828, (q15_t)0xD337, (q15_t)0x8816,
+	(q15_t)0xD367, (q15_t)0x8805, (q15_t)0xD396, (q15_t)0x87F3,
+	(q15_t)0xD3C5, (q15_t)0x87E2, (q15_t)0xD3F4, (q15_t)0x87D1,
+	(q15_t)0xD423, (q15_t)0x87BF, (q15_t)0xD452, (q15_t)0x87AE,
+	(q15_t)0xD482, (q15_t)0x879D, (q15_t)0xD4B1, (q15_t)0x878C,
+	(q15_t)0xD4E0, (q15_t)0x877B, (q15_t)0xD510, (q15_t)0x876A,
+	(q15_t)0xD53F, (q15_t)0x8759, (q15_t)0xD56E, (q15_t)0x8749,
+	(q15_t)0xD59E, (q15_t)0x8738, (q15_t)0xD5CD, (q15_t)0x8727,
+	(q15_t)0xD5FD, (q15_t)0x8717, (q15_t)0xD62C, (q15_t)0x8706,
+	(q15_t)0xD65C, (q15_t)0x86F6, (q15_t)0xD68B, (q15_t)0x86E6,
+	(q15_t)0xD6BB, (q15_t)0x86D5, (q15_t)0xD6EA, (q15_t)0x86C5,
+	(q15_t)0xD71A, (q15_t)0x86B5, (q15_t)0xD74A, (q15_t)0x86A5,
+	(q15_t)0xD779, (q15_t)0x8695, (q15_t)0xD7A9, (q15_t)0x8685,
+	(q15_t)0xD7D9, (q15_t)0x8675, (q15_t)0xD809, (q15_t)0x8666,
+	(q15_t)0xD838, (q15_t)0x8656, (q15_t)0xD868, (q15_t)0x8646,
+	(q15_t)0xD898, (q15_t)0x8637, (q15_t)0xD8C8, (q15_t)0x8627,
+	(q15_t)0xD8F8, (q15_t)0x8618, (q15_t)0xD927, (q15_t)0x8609,
+	(q15_t)0xD957, (q15_t)0x85FA, (q15_t)0xD987, (q15_t)0x85EA,
+	(q15_t)0xD9B7, (q15_t)0x85DB, (q15_t)0xD9E7, (q15_t)0x85CC,
+	(q15_t)0xDA17, (q15_t)0x85BD, (q15_t)0xDA47, (q15_t)0x85AF,
+	(q15_t)0xDA77, (q15_t)0x85A0, (q15_t)0xDAA7, (q15_t)0x8591,
+	(q15_t)0xDAD7, (q15_t)0x8582, (q15_t)0xDB08, (q15_t)0x8574,
+	(q15_t)0xDB38, (q15_t)0x8565, (q15_t)0xDB68, (q15_t)0x8557,
+	(q15_t)0xDB98, (q15_t)0x8549, (q15_t)0xDBC8, (q15_t)0x853A,
+	(q15_t)0xDBF8, (q15_t)0x852C, (q15_t)0xDC29, (q15_t)0x851E,
+	(q15_t)0xDC59, (q15_t)0x8510, (q15_t)0xDC89, (q15_t)0x8502,
+	(q15_t)0xDCBA, (q15_t)0x84F4, (q15_t)0xDCEA, (q15_t)0x84E6,
+	(q15_t)0xDD1A, (q15_t)0x84D9, (q15_t)0xDD4B, (q15_t)0x84CB,
+	(q15_t)0xDD7B, (q15_t)0x84BD, (q15_t)0xDDAB, (q15_t)0x84B0,
+	(q15_t)0xDDDC, (q15_t)0x84A2, (q15_t)0xDE0C, (q15_t)0x8495,
+	(q15_t)0xDE3D, (q15_t)0x8488, (q15_t)0xDE6D, (q15_t)0x847B,
+	(q15_t)0xDE9E, (q15_t)0x846D, (q15_t)0xDECE, (q15_t)0x8460,
+	(q15_t)0xDEFF, (q15_t)0x8453, (q15_t)0xDF2F, (q15_t)0x8446,
+	(q15_t)0xDF60, (q15_t)0x843A, (q15_t)0xDF91, (q15_t)0x842D,
+	(q15_t)0xDFC1, (q15_t)0x8420, (q15_t)0xDFF2, (q15_t)0x8414,
+	(q15_t)0xE023, (q15_t)0x8407, (q15_t)0xE053, (q15_t)0x83FA,
+	(q15_t)0xE084, (q15_t)0x83EE, (q15_t)0xE0B5, (q15_t)0x83E2,
+	(q15_t)0xE0E6, (q15_t)0x83D6, (q15_t)0xE116, (q15_t)0x83C9,
+	(q15_t)0xE147, (q15_t)0x83BD, (q15_t)0xE178, (q15_t)0x83B1,
+	(q15_t)0xE1A9, (q15_t)0x83A5, (q15_t)0xE1DA, (q15_t)0x8399,
+	(q15_t)0xE20A, (q15_t)0x838E, (q15_t)0xE23B, (q15_t)0x8382,
+	(q15_t)0xE26C, (q15_t)0x8376, (q15_t)0xE29D, (q15_t)0x836B,
+	(q15_t)0xE2CE, (q15_t)0x835F, (q15_t)0xE2FF, (q15_t)0x8354,
+	(q15_t)0xE330, (q15_t)0x8348, (q15_t)0xE361, (q15_t)0x833D,
+	(q15_t)0xE392, (q15_t)0x8332, (q15_t)0xE3C3, (q15_t)0x8327,
+	(q15_t)0xE3F4, (q15_t)0x831C, (q15_t)0xE425, (q15_t)0x8311,
+	(q15_t)0xE456, (q15_t)0x8306, (q15_t)0xE487, (q15_t)0x82FB,
+	(q15_t)0xE4B8, (q15_t)0x82F0, (q15_t)0xE4E9, (q15_t)0x82E6,
+	(q15_t)0xE51B, (q15_t)0x82DB, (q15_t)0xE54C, (q15_t)0x82D0,
+	(q15_t)0xE57D, (q15_t)0x82C6, (q15_t)0xE5AE, (q15_t)0x82BC,
+	(q15_t)0xE5DF, (q15_t)0x82B1, (q15_t)0xE610, (q15_t)0x82A7,
+	(q15_t)0xE642, (q15_t)0x829D, (q15_t)0xE673, (q15_t)0x8293,
+	(q15_t)0xE6A4, (q15_t)0x8289, (q15_t)0xE6D5, (q15_t)0x827F,
+	(q15_t)0xE707, (q15_t)0x8275, (q15_t)0xE738, (q15_t)0x826B,
+	(q15_t)0xE769, (q15_t)0x8262, (q15_t)0xE79B, (q15_t)0x8258,
+	(q15_t)0xE7CC, (q15_t)0x824F, (q15_t)0xE7FD, (q15_t)0x8245,
+	(q15_t)0xE82F, (q15_t)0x823C, (q15_t)0xE860, (q15_t)0x8232,
+	(q15_t)0xE892, (q15_t)0x8229, (q15_t)0xE8C3, (q15_t)0x8220,
+	(q15_t)0xE8F5, (q15_t)0x8217, (q15_t)0xE926, (q15_t)0x820E,
+	(q15_t)0xE957, (q15_t)0x8205, (q15_t)0xE989, (q15_t)0x81FC,
+	(q15_t)0xE9BA, (q15_t)0x81F3, (q15_t)0xE9EC, (q15_t)0x81EB,
+	(q15_t)0xEA1D, (q15_t)0x81E2, (q15_t)0xEA4F, (q15_t)0x81D9,
+	(q15_t)0xEA80, (q15_t)0x81D1, (q15_t)0xEAB2, (q15_t)0x81C8,
+	(q15_t)0xEAE4, (q15_t)0x81C0, (q15_t)0xEB15, (q15_t)0x81B8,
+	(q15_t)0xEB47, (q15_t)0x81B0, (q15_t)0xEB78, (q15_t)0x81A8,
+	(q15_t)0xEBAA, (q15_t)0x81A0, (q15_t)0xEBDC, (q15_t)0x8198,
+	(q15_t)0xEC0D, (q15_t)0x8190, (q15_t)0xEC3F, (q15_t)0x8188,
+	(q15_t)0xEC71, (q15_t)0x8180, (q15_t)0xECA2, (q15_t)0x8179,
+	(q15_t)0xECD4, (q15_t)0x8171, (q15_t)0xED06, (q15_t)0x816A,
+	(q15_t)0xED37, (q15_t)0x8162, (q15_t)0xED69, (q15_t)0x815B,
+	(q15_t)0xED9B, (q15_t)0x8154, (q15_t)0xEDCD, (q15_t)0x814C,
+	(q15_t)0xEDFE, (q15_t)0x8145, (q15_t)0xEE30, (q15_t)0x813E,
+	(q15_t)0xEE62, (q15_t)0x8137, (q15_t)0xEE94, (q15_t)0x8130,
+	(q15_t)0xEEC6, (q15_t)0x812A, (q15_t)0xEEF7, (q15_t)0x8123,
+	(q15_t)0xEF29, (q15_t)0x811C, (q15_t)0xEF5B, (q15_t)0x8116,
+	(q15_t)0xEF8D, (q15_t)0x810F, (q15_t)0xEFBF, (q15_t)0x8109,
+	(q15_t)0xEFF1, (q15_t)0x8102, (q15_t)0xF022, (q15_t)0x80FC,
+	(q15_t)0xF054, (q15_t)0x80F6, (q15_t)0xF086, (q15_t)0x80F0,
+	(q15_t)0xF0B8, (q15_t)0x80EA, (q15_t)0xF0EA, (q15_t)0x80E4,
+	(q15_t)0xF11C, (q15_t)0x80DE, (q15_t)0xF14E, (q15_t)0x80D8,
+	(q15_t)0xF180, (q15_t)0x80D2, (q15_t)0xF1B2, (q15_t)0x80CD,
+	(q15_t)0xF1E4, (q15_t)0x80C7, (q15_t)0xF216, (q15_t)0x80C2,
+	(q15_t)0xF248, (q15_t)0x80BC, (q15_t)0xF27A, (q15_t)0x80B7,
+	(q15_t)0xF2AC, (q15_t)0x80B2, (q15_t)0xF2DE, (q15_t)0x80AC,
+	(q15_t)0xF310, (q15_t)0x80A7, (q15_t)0xF342, (q15_t)0x80A2,
+	(q15_t)0xF374, (q15_t)0x809D, (q15_t)0xF3A6, (q15_t)0x8098,
+	(q15_t)0xF3D8, (q15_t)0x8094, (q15_t)0xF40A, (q15_t)0x808F,
+	(q15_t)0xF43C, (q15_t)0x808A, (q15_t)0xF46E, (q15_t)0x8086,
+	(q15_t)0xF4A0, (q15_t)0x8081, (q15_t)0xF4D2, (q15_t)0x807D,
+	(q15_t)0xF504, (q15_t)0x8078, (q15_t)0xF536, (q15_t)0x8074,
+	(q15_t)0xF568, (q15_t)0x8070, (q15_t)0xF59A, (q15_t)0x806C,
+	(q15_t)0xF5CC, (q15_t)0x8068, (q15_t)0xF5FF, (q15_t)0x8064,
+	(q15_t)0xF631, (q15_t)0x8060, (q15_t)0xF663, (q15_t)0x805C,
+	(q15_t)0xF695, (q15_t)0x8058, (q15_t)0xF6C7, (q15_t)0x8055,
+	(q15_t)0xF6F9, (q15_t)0x8051, (q15_t)0xF72B, (q15_t)0x804E,
+	(q15_t)0xF75D, (q15_t)0x804A, (q15_t)0xF790, (q15_t)0x8047,
+	(q15_t)0xF7C2, (q15_t)0x8043, (q15_t)0xF7F4, (q15_t)0x8040,
+	(q15_t)0xF826, (q15_t)0x803D, (q15_t)0xF858, (q15_t)0x803A,
+	(q15_t)0xF88A, (q15_t)0x8037, (q15_t)0xF8BD, (q15_t)0x8034,
+	(q15_t)0xF8EF, (q15_t)0x8031, (q15_t)0xF921, (q15_t)0x802F,
+	(q15_t)0xF953, (q15_t)0x802C, (q15_t)0xF985, (q15_t)0x8029,
+	(q15_t)0xF9B8, (q15_t)0x8027, (q15_t)0xF9EA, (q15_t)0x8025,
+	(q15_t)0xFA1C, (q15_t)0x8022, (q15_t)0xFA4E, (q15_t)0x8020,
+	(q15_t)0xFA80, (q15_t)0x801E, (q15_t)0xFAB3, (q15_t)0x801C,
+	(q15_t)0xFAE5, (q15_t)0x801A, (q15_t)0xFB17, (q15_t)0x8018,
+	(q15_t)0xFB49, (q15_t)0x8016, (q15_t)0xFB7C, (q15_t)0x8014,
+	(q15_t)0xFBAE, (q15_t)0x8012, (q15_t)0xFBE0, (q15_t)0x8011,
+	(q15_t)0xFC12, (q15_t)0x800F, (q15_t)0xFC45, (q15_t)0x800D,
+	(q15_t)0xFC77, (q15_t)0x800C, (q15_t)0xFCA9, (q15_t)0x800B,
+	(q15_t)0xFCDB, (q15_t)0x8009, (q15_t)0xFD0E, (q15_t)0x8008,
+	(q15_t)0xFD40, (q15_t)0x8007, (q15_t)0xFD72, (q15_t)0x8006,
+	(q15_t)0xFDA4, (q15_t)0x8005, (q15_t)0xFDD7, (q15_t)0x8004,
+	(q15_t)0xFE09, (q15_t)0x8003, (q15_t)0xFE3B, (q15_t)0x8003,
+	(q15_t)0xFE6D, (q15_t)0x8002, (q15_t)0xFEA0, (q15_t)0x8001,
+	(q15_t)0xFED2, (q15_t)0x8001, (q15_t)0xFF04, (q15_t)0x8000,
+	(q15_t)0xFF36, (q15_t)0x8000, (q15_t)0xFF69, (q15_t)0x8000,
+	(q15_t)0xFF9B, (q15_t)0x8000, (q15_t)0xFFCD, (q15_t)0x8000
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+/**
+  @} end of CFFT_CIFFT group
+*/
+
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FLT_16)
+
+const uint16_t armBitRevIndexTable16[ARMBITREVINDEXTABLE_16_TABLE_LENGTH] =
+{
+   /* 8x2, size 20 */
+   8,64, 24,72, 16,64, 40,80, 32,64, 56,88, 48,72, 88,104, 72,96, 104,112
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FLT_32)
+
+const uint16_t armBitRevIndexTable32[ARMBITREVINDEXTABLE_32_TABLE_LENGTH] =
+{
+   /* 8x4, size 48 */
+   8,64, 16,128, 24,192, 32,64, 40,72, 48,136, 56,200, 64,128, 72,80, 88,208,
+   80,144, 96,192, 104,208, 112,152, 120,216, 136,192, 144,160, 168,208,
+   152,224, 176,208, 184,232, 216,240, 200,224, 232,240
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FLT_64)
+
+const uint16_t armBitRevIndexTable64[ARMBITREVINDEXTABLE_64_TABLE_LENGTH] =
+{
+   /* radix 8, size 56 */
+   8,64, 16,128, 24,192, 32,256, 40,320, 48,384, 56,448, 80,136, 88,200,
+   96,264, 104,328, 112,392, 120,456, 152,208, 160,272, 168,336, 176,400,
+   184,464, 224,280, 232,344, 240,408, 248,472, 296,352, 304,416, 312,480,
+   368,424, 376,488, 440,496
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FLT_128)
+
+const uint16_t armBitRevIndexTable128[ARMBITREVINDEXTABLE_128_TABLE_LENGTH] =
+{
+   /* 8x2, size 208 */
+   8,512, 16,64, 24,576, 32,128, 40,640, 48,192, 56,704, 64,256, 72,768,
+   80,320, 88,832, 96,384, 104,896, 112,448, 120,960, 128,512, 136,520,
+   144,768, 152,584, 160,520, 168,648, 176,200, 184,712, 192,264, 200,776,
+   208,328, 216,840, 224,392, 232,904, 240,456, 248,968, 264,528, 272,320,
+   280,592, 288,768, 296,656, 304,328, 312,720, 328,784, 344,848, 352,400,
+   360,912, 368,464, 376,976, 384,576, 392,536, 400,832, 408,600, 416,584,
+   424,664, 432,840, 440,728, 448,592, 456,792, 464,848, 472,856, 480,600,
+   488,920, 496,856, 504,984, 520,544, 528,576, 536,608, 552,672, 560,608,
+   568,736, 576,768, 584,800, 592,832, 600,864, 608,800, 616,928, 624,864,
+   632,992, 648,672, 656,896, 664,928, 688,904, 696,744, 704,896, 712,808,
+   720,912, 728,872, 736,928, 744,936, 752,920, 760,1000, 776,800, 784,832,
+   792,864, 808,904, 816,864, 824,920, 840,864, 856,880, 872,944, 888,1008,
+   904,928, 912,960, 920,992, 944,968, 952,1000, 968,992, 984,1008
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FLT_256)
+
+const uint16_t armBitRevIndexTable256[ARMBITREVINDEXTABLE_256_TABLE_LENGTH] =
+{
+   /* 8x4, size 440 */
+   8,512, 16,1024, 24,1536, 32,64, 40,576, 48,1088, 56,1600, 64,128, 72,640,
+   80,1152, 88,1664, 96,192, 104,704, 112,1216, 120,1728, 128,256, 136,768,
+   144,1280, 152,1792, 160,320, 168,832, 176,1344, 184,1856, 192,384,
+   200,896, 208,1408, 216,1920, 224,448, 232,960, 240,1472, 248,1984,
+   256,512, 264,520, 272,1032, 280,1544, 288,640, 296,584, 304,1096, 312,1608,
+   320,768, 328,648, 336,1160, 344,1672, 352,896, 360,712, 368,1224, 376,1736,
+   384,520, 392,776, 400,1288, 408,1800, 416,648, 424,840, 432,1352, 440,1864,
+   448,776, 456,904, 464,1416, 472,1928, 480,904, 488,968, 496,1480, 504,1992,
+   520,528, 512,1024, 528,1040, 536,1552, 544,1152, 552,592, 560,1104,
+   568,1616, 576,1280, 584,656, 592,1168, 600,1680, 608,1408, 616,720,
+   624,1232, 632,1744, 640,1032, 648,784, 656,1296, 664,1808, 672,1160,
+   680,848, 688,1360, 696,1872, 704,1288, 712,912, 720,1424, 728,1936,
+   736,1416, 744,976, 752,1488, 760,2000, 768,1536, 776,1552, 784,1048,
+   792,1560, 800,1664, 808,1680, 816,1112, 824,1624, 832,1792, 840,1808,
+   848,1176, 856,1688, 864,1920, 872,1936, 880,1240, 888,1752, 896,1544,
+   904,1560, 912,1304, 920,1816, 928,1672, 936,1688, 944,1368, 952,1880,
+   960,1800, 968,1816, 976,1432, 984,1944, 992,1928, 1000,1944, 1008,1496,
+   1016,2008, 1032,1152, 1040,1056, 1048,1568, 1064,1408, 1072,1120,
+   1080,1632, 1088,1536, 1096,1160, 1104,1184, 1112,1696, 1120,1552,
+   1128,1416, 1136,1248, 1144,1760, 1160,1664, 1168,1312, 1176,1824,
+   1184,1544, 1192,1920, 1200,1376, 1208,1888, 1216,1568, 1224,1672,
+   1232,1440, 1240,1952, 1248,1560, 1256,1928, 1264,1504, 1272,2016,
+   1288,1312, 1296,1408, 1304,1576, 1320,1424, 1328,1416, 1336,1640,
+   1344,1792, 1352,1824, 1360,1920, 1368,1704, 1376,1800, 1384,1432,
+   1392,1928, 1400,1768, 1416,1680, 1432,1832, 1440,1576, 1448,1936,
+   1456,1832, 1464,1896, 1472,1808, 1480,1688, 1488,1936, 1496,1960,
+   1504,1816, 1512,1944, 1520,1944, 1528,2024, 1560,1584, 1592,1648,
+   1600,1792, 1608,1920, 1616,1800, 1624,1712, 1632,1808, 1640,1936,
+   1648,1816, 1656,1776, 1672,1696, 1688,1840, 1704,1952, 1712,1928,
+   1720,1904, 1728,1824, 1736,1952, 1744,1832, 1752,1968, 1760,1840,
+   1768,1960, 1776,1944, 1784,2032, 1864,1872, 1848,1944, 1872,1888,
+   1880,1904, 1888,1984, 1896,2000, 1912,2032, 1904,2016, 1976,2032,
+   1960,1968, 2008,2032, 1992,2016, 2024,2032
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FLT_512)
+
+const uint16_t armBitRevIndexTable512[ARMBITREVINDEXTABLE_512_TABLE_LENGTH] =
+{
+   /* radix 8, size 448 */
+   8,512, 16,1024, 24,1536, 32,2048, 40,2560, 48,3072, 56,3584, 72,576,
+   80,1088, 88,1600, 96,2112, 104,2624, 112,3136, 120,3648, 136,640, 144,1152,
+   152,1664, 160,2176, 168,2688, 176,3200, 184,3712, 200,704, 208,1216,
+   216,1728, 224,2240, 232,2752, 240,3264, 248,3776, 264,768, 272,1280,
+   280,1792, 288,2304, 296,2816, 304,3328, 312,3840, 328,832, 336,1344,
+   344,1856, 352,2368, 360,2880, 368,3392, 376,3904, 392,896, 400,1408,
+   408,1920, 416,2432, 424,2944, 432,3456, 440,3968, 456,960, 464,1472,
+   472,1984, 480,2496, 488,3008, 496,3520, 504,4032, 528,1032, 536,1544,
+   544,2056, 552,2568, 560,3080, 568,3592, 592,1096, 600,1608, 608,2120,
+   616,2632, 624,3144, 632,3656, 656,1160, 664,1672, 672,2184, 680,2696,
+   688,3208, 696,3720, 720,1224, 728,1736, 736,2248, 744,2760, 752,3272,
+   760,3784, 784,1288, 792,1800, 800,2312, 808,2824, 816,3336, 824,3848,
+   848,1352, 856,1864, 864,2376, 872,2888, 880,3400, 888,3912, 912,1416,
+   920,1928, 928,2440, 936,2952, 944,3464, 952,3976, 976,1480, 984,1992,
+   992,2504, 1000,3016, 1008,3528, 1016,4040, 1048,1552, 1056,2064, 1064,2576,
+   1072,3088, 1080,3600, 1112,1616, 1120,2128, 1128,2640, 1136,3152,
+   1144,3664, 1176,1680, 1184,2192, 1192,2704, 1200,3216, 1208,3728,
+   1240,1744, 1248,2256, 1256,2768, 1264,3280, 1272,3792, 1304,1808,
+   1312,2320, 1320,2832, 1328,3344, 1336,3856, 1368,1872, 1376,2384,
+   1384,2896, 1392,3408, 1400,3920, 1432,1936, 1440,2448, 1448,2960,
+   1456,3472, 1464,3984, 1496,2000, 1504,2512, 1512,3024, 1520,3536,
+   1528,4048, 1568,2072, 1576,2584, 1584,3096, 1592,3608, 1632,2136,
+   1640,2648, 1648,3160, 1656,3672, 1696,2200, 1704,2712, 1712,3224,
+   1720,3736, 1760,2264, 1768,2776, 1776,3288, 1784,3800, 1824,2328,
+   1832,2840, 1840,3352, 1848,3864, 1888,2392, 1896,2904, 1904,3416,
+   1912,3928, 1952,2456, 1960,2968, 1968,3480, 1976,3992, 2016,2520,
+   2024,3032, 2032,3544, 2040,4056, 2088,2592, 2096,3104, 2104,3616,
+   2152,2656, 2160,3168, 2168,3680, 2216,2720, 2224,3232, 2232,3744,
+   2280,2784, 2288,3296, 2296,3808, 2344,2848, 2352,3360, 2360,3872,
+   2408,2912, 2416,3424, 2424,3936, 2472,2976, 2480,3488, 2488,4000,
+   2536,3040, 2544,3552, 2552,4064, 2608,3112, 2616,3624, 2672,3176,
+   2680,3688, 2736,3240, 2744,3752, 2800,3304, 2808,3816, 2864,3368,
+   2872,3880, 2928,3432, 2936,3944, 2992,3496, 3000,4008, 3056,3560,
+   3064,4072, 3128,3632, 3192,3696, 3256,3760, 3320,3824, 3384,3888,
+   3448,3952, 3512,4016, 3576,4080
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FLT_1024)
+
+const uint16_t armBitRevIndexTable1024[ARMBITREVINDEXTABLE_1024_TABLE_LENGTH] =
+{
+   /* 8x2, size 1800 */
+   8,4096, 16,512, 24,4608, 32,1024, 40,5120, 48,1536, 56,5632, 64,2048,
+   72,6144, 80,2560, 88,6656, 96,3072, 104,7168, 112,3584, 120,7680, 128,2048,
+   136,4160, 144,576, 152,4672, 160,1088, 168,5184, 176,1600, 184,5696,
+   192,2112, 200,6208, 208,2624, 216,6720, 224,3136, 232,7232, 240,3648,
+   248,7744, 256,2048, 264,4224, 272,640, 280,4736, 288,1152, 296,5248,
+   304,1664, 312,5760, 320,2176, 328,6272, 336,2688, 344,6784, 352,3200,
+   360,7296, 368,3712, 376,7808, 384,2112, 392,4288, 400,704, 408,4800,
+   416,1216, 424,5312, 432,1728, 440,5824, 448,2240, 456,6336, 464,2752,
+   472,6848, 480,3264, 488,7360, 496,3776, 504,7872, 512,2048, 520,4352,
+   528,768, 536,4864, 544,1280, 552,5376, 560,1792, 568,5888, 576,2304,
+   584,6400, 592,2816, 600,6912, 608,3328, 616,7424, 624,3840, 632,7936,
+   640,2176, 648,4416, 656,832, 664,4928, 672,1344, 680,5440, 688,1856,
+   696,5952, 704,2368, 712,6464, 720,2880, 728,6976, 736,3392, 744,7488,
+   752,3904, 760,8000, 768,2112, 776,4480, 784,896, 792,4992, 800,1408,
+   808,5504, 816,1920, 824,6016, 832,2432, 840,6528, 848,2944, 856,7040,
+   864,3456, 872,7552, 880,3968, 888,8064, 896,2240, 904,4544, 912,960,
+   920,5056, 928,1472, 936,5568, 944,1984, 952,6080, 960,2496, 968,6592,
+   976,3008, 984,7104, 992,3520, 1000,7616, 1008,4032, 1016,8128, 1024,4096,
+   1032,4104, 1040,4352, 1048,4616, 1056,4104, 1064,5128, 1072,1544,
+   1080,5640, 1088,2056, 1096,6152, 1104,2568, 1112,6664, 1120,3080,
+   1128,7176, 1136,3592, 1144,7688, 1152,6144, 1160,4168, 1168,6400,
+   1176,4680, 1184,6152, 1192,5192, 1200,1608, 1208,5704, 1216,2120,
+   1224,6216, 1232,2632, 1240,6728, 1248,3144, 1256,7240, 1264,3656,
+   1272,7752, 1280,4160, 1288,4232, 1296,4416, 1304,4744, 1312,4168,
+   1320,5256, 1328,1672, 1336,5768, 1344,2184, 1352,6280, 1360,2696,
+   1368,6792, 1376,3208, 1384,7304, 1392,3720, 1400,7816, 1408,6208,
+   1416,4296, 1424,6464, 1432,4808, 1440,6216, 1448,5320, 1456,1736,
+   1464,5832, 1472,2248, 1480,6344, 1488,2760, 1496,6856, 1504,3272,
+   1512,7368, 1520,3784, 1528,7880, 1536,4224, 1544,4360, 1552,4480,
+   1560,4872, 1568,4232, 1576,5384, 1584,1800, 1592,5896, 1600,2312,
+   1608,6408, 1616,2824, 1624,6920, 1632,3336, 1640,7432, 1648,3848,
+   1656,7944, 1664,6272, 1672,4424, 1680,6528, 1688,4936, 1696,6280,
+   1704,5448, 1712,1864, 1720,5960, 1728,2376, 1736,6472, 1744,2888,
+   1752,6984, 1760,3400, 1768,7496, 1776,3912, 1784,8008, 1792,4288,
+   1800,4488, 1808,4544, 1816,5000, 1824,4296, 1832,5512, 1840,1928,
+   1848,6024, 1856,2440, 1864,6536, 1872,2952, 1880,7048, 1888,3464,
+   1896,7560, 1904,3976, 1912,8072, 1920,6336, 1928,4552, 1936,6592,
+   1944,5064, 1952,6344, 1960,5576, 1968,1992, 1976,6088, 1984,2504,
+   1992,6600, 2000,3016, 2008,7112, 2016,3528, 2024,7624, 2032,4040,
+   2040,8136, 2056,4112, 2064,2112, 2072,4624, 2080,4352, 2088,5136,
+   2096,4480, 2104,5648, 2120,6160, 2128,2576, 2136,6672, 2144,3088,
+   2152,7184, 2160,3600, 2168,7696, 2176,2560, 2184,4176, 2192,2816,
+   2200,4688, 2208,2568, 2216,5200, 2224,2824, 2232,5712, 2240,2576,
+   2248,6224, 2256,2640, 2264,6736, 2272,3152, 2280,7248, 2288,3664,
+   2296,7760, 2312,4240, 2320,2432, 2328,4752, 2336,6400, 2344,5264,
+   2352,6528, 2360,5776, 2368,2816, 2376,6288, 2384,2704, 2392,6800,
+   2400,3216, 2408,7312, 2416,3728, 2424,7824, 2432,2624, 2440,4304,
+   2448,2880, 2456,4816, 2464,2632, 2472,5328, 2480,2888, 2488,5840,
+   2496,2640, 2504,6352, 2512,2768, 2520,6864, 2528,3280, 2536,7376,
+   2544,3792, 2552,7888, 2568,4368, 2584,4880, 2592,4416, 2600,5392,
+   2608,4544, 2616,5904, 2632,6416, 2640,2832, 2648,6928, 2656,3344,
+   2664,7440, 2672,3856, 2680,7952, 2696,4432, 2704,2944, 2712,4944,
+   2720,4432, 2728,5456, 2736,2952, 2744,5968, 2752,2944, 2760,6480,
+   2768,2896, 2776,6992, 2784,3408, 2792,7504, 2800,3920, 2808,8016,
+   2824,4496, 2840,5008, 2848,6464, 2856,5520, 2864,6592, 2872,6032,
+   2888,6544, 2896,2960, 2904,7056, 2912,3472, 2920,7568, 2928,3984,
+   2936,8080, 2952,4560, 2960,3008, 2968,5072, 2976,6480, 2984,5584,
+   2992,3016, 3000,6096, 3016,6608, 3032,7120, 3040,3536, 3048,7632,
+   3056,4048, 3064,8144, 3072,4608, 3080,4120, 3088,4864, 3096,4632,
+   3104,4616, 3112,5144, 3120,4872, 3128,5656, 3136,4624, 3144,6168,
+   3152,4880, 3160,6680, 3168,4632, 3176,7192, 3184,3608, 3192,7704,
+   3200,6656, 3208,4184, 3216,6912, 3224,4696, 3232,6664, 3240,5208,
+   3248,6920, 3256,5720, 3264,6672, 3272,6232, 3280,6928, 3288,6744,
+   3296,6680, 3304,7256, 3312,3672, 3320,7768, 3328,4672, 3336,4248,
+   3344,4928, 3352,4760, 3360,4680, 3368,5272, 3376,4936, 3384,5784,
+   3392,4688, 3400,6296, 3408,4944, 3416,6808, 3424,4696, 3432,7320,
+   3440,3736, 3448,7832, 3456,6720, 3464,4312, 3472,6976, 3480,4824,
+   3488,6728, 3496,5336, 3504,6984, 3512,5848, 3520,6736, 3528,6360,
+   3536,6992, 3544,6872, 3552,6744, 3560,7384, 3568,3800, 3576,7896,
+   3584,4736, 3592,4376, 3600,4992, 3608,4888, 3616,4744, 3624,5400,
+   3632,5000, 3640,5912, 3648,4752, 3656,6424, 3664,5008, 3672,6936,
+   3680,4760, 3688,7448, 3696,3864, 3704,7960, 3712,6784, 3720,4440,
+   3728,7040, 3736,4952, 3744,6792, 3752,5464, 3760,7048, 3768,5976,
+   3776,6800, 3784,6488, 3792,7056, 3800,7000, 3808,6808, 3816,7512,
+   3824,3928, 3832,8024, 3840,4800, 3848,4504, 3856,5056, 3864,5016,
+   3872,4808, 3880,5528, 3888,5064, 3896,6040, 3904,4816, 3912,6552,
+   3920,5072, 3928,7064, 3936,4824, 3944,7576, 3952,3992, 3960,8088,
+   3968,6848, 3976,4568, 3984,7104, 3992,5080, 4000,6856, 4008,5592,
+   4016,7112, 4024,6104, 4032,6864, 4040,6616, 4048,7120, 4056,7128,
+   4064,6872, 4072,7640, 4080,7128, 4088,8152, 4104,4128, 4112,4160,
+   4120,4640, 4136,5152, 4144,4232, 4152,5664, 4160,4352, 4168,6176,
+   4176,4416, 4184,6688, 4192,4616, 4200,7200, 4208,4744, 4216,7712,
+   4224,4608, 4232,4616, 4240,4672, 4248,4704, 4256,4640, 4264,5216,
+   4272,4704, 4280,5728, 4288,4864, 4296,6240, 4304,4928, 4312,6752,
+   4320,4632, 4328,7264, 4336,4760, 4344,7776, 4360,4640, 4368,4416,
+   4376,4768, 4384,6152, 4392,5280, 4400,6280, 4408,5792, 4424,6304,
+   4440,6816, 4448,6664, 4456,7328, 4464,6792, 4472,7840, 4480,4624,
+   4488,4632, 4496,4688, 4504,4832, 4512,6168, 4520,5344, 4528,6296,
+   4536,5856, 4544,4880, 4552,6368, 4560,4944, 4568,6880, 4576,6680,
+   4584,7392, 4592,6808, 4600,7904, 4608,6144, 4616,6152, 4624,6208,
+   4632,4896, 4640,6176, 4648,5408, 4656,6240, 4664,5920, 4672,6400,
+   4680,6432, 4688,6464, 4696,6944, 4704,6432, 4712,7456, 4720,4808,
+   4728,7968, 4736,6656, 4744,6664, 4752,6720, 4760,4960, 4768,6688,
+   4776,5472, 4784,6752, 4792,5984, 4800,6912, 4808,6496, 4816,6976,
+   4824,7008, 4832,6944, 4840,7520, 4848,7008, 4856,8032, 4864,6160,
+   4872,6168, 4880,6224, 4888,5024, 4896,6216, 4904,5536, 4912,6344,
+   4920,6048, 4928,6416, 4936,6560, 4944,6480, 4952,7072, 4960,6728,
+   4968,7584, 4976,6856, 4984,8096, 4992,6672, 5000,6680, 5008,6736,
+   5016,5088, 5024,6232, 5032,5600, 5040,6360, 5048,6112, 5056,6928,
+   5064,6624, 5072,6992, 5080,7136, 5088,6744, 5096,7648, 5104,6872,
+   5112,8160, 5128,5152, 5136,5376, 5144,5408, 5168,5384, 5176,5672,
+   5184,5376, 5192,6184, 5200,5392, 5208,6696, 5216,5408, 5224,7208,
+   5232,5400, 5240,7720, 5248,7168, 5256,7200, 5264,7424, 5272,7456,
+   5280,7176, 5288,7208, 5296,7432, 5304,5736, 5312,7184, 5320,6248,
+   5328,7440, 5336,6760, 5344,7192, 5352,7272, 5360,7448, 5368,7784,
+   5384,5408, 5392,5440, 5400,5472, 5408,6184, 5416,7208, 5424,5448,
+   5432,5800, 5448,6312, 5464,6824, 5472,6696, 5480,7336, 5488,6824,
+   5496,7848, 5504,7232, 5512,7264, 5520,7488, 5528,7520, 5536,7240,
+   5544,7272, 5552,7496, 5560,5864, 5568,7248, 5576,6376, 5584,7504,
+   5592,6888, 5600,7256, 5608,7400, 5616,7512, 5624,7912, 5632,7168,
+   5640,7176, 5648,7232, 5656,7240, 5664,7200, 5672,7208, 5680,7264,
+   5688,5928, 5696,7424, 5704,6440, 5712,7488, 5720,6952, 5728,7456,
+   5736,7464, 5744,7520, 5752,7976, 5760,7296, 5768,7328, 5776,7552,
+   5784,7584, 5792,7304, 5800,7336, 5808,7560, 5816,5992, 5824,7312,
+   5832,6504, 5840,7568, 5848,7016, 5856,7320, 5864,7528, 5872,7576,
+   5880,8040, 5888,7184, 5896,7192, 5904,7248, 5912,7256, 5920,6248,
+   5928,7272, 5936,6376, 5944,6056, 5952,7440, 5960,6568, 5968,7504,
+   5976,7080, 5984,6760, 5992,7592, 6000,6888, 6008,8104, 6016,7360,
+   6024,7392, 6032,7616, 6040,7648, 6048,7368, 6056,7400, 6064,7624,
+   6072,6120, 6080,7376, 6088,6632, 6096,7632, 6104,7144, 6112,7384,
+   6120,7656, 6128,7640, 6136,8168, 6168,6240, 6192,6216, 6200,7264,
+   6232,6704, 6248,7216, 6256,6680, 6264,7728, 6272,6656, 6280,6664,
+   6288,6912, 6296,6496, 6304,6688, 6312,6696, 6320,6944, 6328,7520,
+   6336,6672, 6344,6680, 6352,6928, 6360,6768, 6368,6704, 6376,7280,
+   6384,6744, 6392,7792, 6408,6432, 6424,6752, 6440,7432, 6448,6536,
+   6456,7560, 6472,6944, 6488,6832, 6496,6920, 6504,7344, 6512,7048,
+   6520,7856, 6528,6720, 6536,6728, 6544,6976, 6552,7008, 6560,6752,
+   6568,7448, 6576,7008, 6584,7576, 6592,6736, 6600,6744, 6608,6992,
+   6616,6896, 6624,6936, 6632,7408, 6640,7064, 6648,7920, 6712,7280,
+   6744,6960, 6760,7472, 6768,6936, 6776,7984, 6800,6848, 6808,6856,
+   6832,6880, 6840,6888, 6848,7040, 6856,7048, 6864,7104, 6872,7024,
+   6880,7072, 6888,7536, 6896,7136, 6904,8048, 6952,7496, 6968,7624,
+   6984,7008, 7000,7088, 7016,7600, 7024,7112, 7032,8112, 7056,7104,
+   7064,7112, 7080,7512, 7088,7136, 7096,7640, 7128,7152, 7144,7664,
+   7160,8176, 7176,7200, 7192,7216, 7224,7272, 7240,7264, 7256,7280,
+   7288,7736, 7296,7680, 7304,7712, 7312,7936, 7320,7968, 7328,7688,
+   7336,7720, 7344,7944, 7352,7976, 7360,7696, 7368,7728, 7376,7952,
+   7384,7984, 7392,7704, 7400,7736, 7408,7960, 7416,7800, 7432,7456,
+   7448,7472, 7480,7592, 7496,7520, 7512,7536, 7528,7976, 7544,7864,
+   7552,7744, 7560,7776, 7568,8000, 7576,8032, 7584,7752, 7592,7784,
+   7600,8008, 7608,8040, 7616,7760, 7624,7792, 7632,8016, 7640,8048,
+   7648,7768, 7656,7800, 7664,8024, 7672,7928, 7688,7712, 7704,7728,
+   7752,7776, 7768,7792, 7800,7992, 7816,7840, 7824,8064, 7832,8096,
+   7856,8072, 7864,8104, 7872,8064, 7880,8072, 7888,8080, 7896,8112,
+   7904,8096, 7912,8104, 7920,8088, 7928,8056, 7944,7968, 7960,7984,
+   8008,8032, 8024,8048, 8056,8120, 8072,8096, 8080,8128, 8088,8160,
+   8112,8136, 8120,8168, 8136,8160, 8152,8176
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FLT_2048)
+
+const uint16_t armBitRevIndexTable2048[ARMBITREVINDEXTABLE_2048_TABLE_LENGTH] =
+{
+   /* 8x2, size 3808 */
+   8,4096, 16,8192, 24,12288, 32,512, 40,4608, 48,8704, 56,12800, 64,1024,
+   72,5120, 80,9216, 88,13312, 96,1536, 104,5632, 112,9728, 120,13824,
+   128,2048, 136,6144, 144,10240, 152,14336, 160,2560, 168,6656, 176,10752,
+   184,14848, 192,3072, 200,7168, 208,11264, 216,15360, 224,3584, 232,7680,
+   240,11776, 248,15872, 256,1024, 264,4160, 272,8256, 280,12352, 288,576,
+   296,4672, 304,8768, 312,12864, 320,1088, 328,5184, 336,9280, 344,13376,
+   352,1600, 360,5696, 368,9792, 376,13888, 384,2112, 392,6208, 400,10304,
+   408,14400, 416,2624, 424,6720, 432,10816, 440,14912, 448,3136, 456,7232,
+   464,11328, 472,15424, 480,3648, 488,7744, 496,11840, 504,15936, 512,2048,
+   520,4224, 528,8320, 536,12416, 544,640, 552,4736, 560,8832, 568,12928,
+   576,1152, 584,5248, 592,9344, 600,13440, 608,1664, 616,5760, 624,9856,
+   632,13952, 640,2176, 648,6272, 656,10368, 664,14464, 672,2688, 680,6784,
+   688,10880, 696,14976, 704,3200, 712,7296, 720,11392, 728,15488, 736,3712,
+   744,7808, 752,11904, 760,16000, 768,3072, 776,4288, 784,8384, 792,12480,
+   800,3200, 808,4800, 816,8896, 824,12992, 832,1216, 840,5312, 848,9408,
+   856,13504, 864,1728, 872,5824, 880,9920, 888,14016, 896,2240, 904,6336,
+   912,10432, 920,14528, 928,2752, 936,6848, 944,10944, 952,15040, 960,3264,
+   968,7360, 976,11456, 984,15552, 992,3776, 1000,7872, 1008,11968, 1016,16064,
+   1032,4352, 1040,8448, 1048,12544, 1056,3072, 1064,4864, 1072,8960,
+   1080,13056, 1088,1280, 1096,5376, 1104,9472, 1112,13568, 1120,1792,
+   1128,5888, 1136,9984, 1144,14080, 1152,2304, 1160,6400, 1168,10496,
+   1176,14592, 1184,2816, 1192,6912, 1200,11008, 1208,15104, 1216,3328,
+   1224,7424, 1232,11520, 1240,15616, 1248,3840, 1256,7936, 1264,12032,
+   1272,16128, 1288,4416, 1296,8512, 1304,12608, 1312,3328, 1320,4928,
+   1328,9024, 1336,13120, 1352,5440, 1360,9536, 1368,13632, 1376,1856,
+   1384,5952, 1392,10048, 1400,14144, 1408,2368, 1416,6464, 1424,10560,
+   1432,14656, 1440,2880, 1448,6976, 1456,11072, 1464,15168, 1472,3392,
+   1480,7488, 1488,11584, 1496,15680, 1504,3904, 1512,8000, 1520,12096,
+   1528,16192, 1536,2112, 1544,4480, 1552,8576, 1560,12672, 1568,2240,
+   1576,4992, 1584,9088, 1592,13184, 1600,2368, 1608,5504, 1616,9600,
+   1624,13696, 1632,1920, 1640,6016, 1648,10112, 1656,14208, 1664,2432,
+   1672,6528, 1680,10624, 1688,14720, 1696,2944, 1704,7040, 1712,11136,
+   1720,15232, 1728,3456, 1736,7552, 1744,11648, 1752,15744, 1760,3968,
+   1768,8064, 1776,12160, 1784,16256, 1792,3136, 1800,4544, 1808,8640,
+   1816,12736, 1824,3264, 1832,5056, 1840,9152, 1848,13248, 1856,3392,
+   1864,5568, 1872,9664, 1880,13760, 1888,1984, 1896,6080, 1904,10176,
+   1912,14272, 1920,2496, 1928,6592, 1936,10688, 1944,14784, 1952,3008,
+   1960,7104, 1968,11200, 1976,15296, 1984,3520, 1992,7616, 2000,11712,
+   2008,15808, 2016,4032, 2024,8128, 2032,12224, 2040,16320, 2048,4096,
+   2056,4104, 2064,8200, 2072,12296, 2080,4224, 2088,4616, 2096,8712,
+   2104,12808, 2112,4352, 2120,5128, 2128,9224, 2136,13320, 2144,4480,
+   2152,5640, 2160,9736, 2168,13832, 2176,4104, 2184,6152, 2192,10248,
+   2200,14344, 2208,2568, 2216,6664, 2224,10760, 2232,14856, 2240,3080,
+   2248,7176, 2256,11272, 2264,15368, 2272,3592, 2280,7688, 2288,11784,
+   2296,15880, 2304,5120, 2312,4168, 2320,8264, 2328,12360, 2336,5248,
+   2344,4680, 2352,8776, 2360,12872, 2368,5376, 2376,5192, 2384,9288,
+   2392,13384, 2400,5504, 2408,5704, 2416,9800, 2424,13896, 2432,5128,
+   2440,6216, 2448,10312, 2456,14408, 2464,2632, 2472,6728, 2480,10824,
+   2488,14920, 2496,3144, 2504,7240, 2512,11336, 2520,15432, 2528,3656,
+   2536,7752, 2544,11848, 2552,15944, 2560,6144, 2568,4232, 2576,8328,
+   2584,12424, 2592,6272, 2600,4744, 2608,8840, 2616,12936, 2624,6400,
+   2632,5256, 2640,9352, 2648,13448, 2656,6528, 2664,5768, 2672,9864,
+   2680,13960, 2688,6152, 2696,6280, 2704,10376, 2712,14472, 2720,6280,
+   2728,6792, 2736,10888, 2744,14984, 2752,3208, 2760,7304, 2768,11400,
+   2776,15496, 2784,3720, 2792,7816, 2800,11912, 2808,16008, 2816,7168,
+   2824,4296, 2832,8392, 2840,12488, 2848,7296, 2856,4808, 2864,8904,
+   2872,13000, 2880,7424, 2888,5320, 2896,9416, 2904,13512, 2912,7552,
+   2920,5832, 2928,9928, 2936,14024, 2944,7176, 2952,6344, 2960,10440,
+   2968,14536, 2976,7304, 2984,6856, 2992,10952, 3000,15048, 3008,3272,
+   3016,7368, 3024,11464, 3032,15560, 3040,3784, 3048,7880, 3056,11976,
+   3064,16072, 3072,4160, 3080,4360, 3088,8456, 3096,12552, 3104,4288,
+   3112,4872, 3120,8968, 3128,13064, 3136,4416, 3144,5384, 3152,9480,
+   3160,13576, 3168,4544, 3176,5896, 3184,9992, 3192,14088, 3200,4168,
+   3208,6408, 3216,10504, 3224,14600, 3232,4296, 3240,6920, 3248,11016,
+   3256,15112, 3264,3336, 3272,7432, 3280,11528, 3288,15624, 3296,3848,
+   3304,7944, 3312,12040, 3320,16136, 3328,5184, 3336,4424, 3344,8520,
+   3352,12616, 3360,5312, 3368,4936, 3376,9032, 3384,13128, 3392,5440,
+   3400,5448, 3408,9544, 3416,13640, 3424,5568, 3432,5960, 3440,10056,
+   3448,14152, 3456,5192, 3464,6472, 3472,10568, 3480,14664, 3488,5320,
+   3496,6984, 3504,11080, 3512,15176, 3520,5448, 3528,7496, 3536,11592,
+   3544,15688, 3552,3912, 3560,8008, 3568,12104, 3576,16200, 3584,6208,
+   3592,4488, 3600,8584, 3608,12680, 3616,6336, 3624,5000, 3632,9096,
+   3640,13192, 3648,6464, 3656,5512, 3664,9608, 3672,13704, 3680,6592,
+   3688,6024, 3696,10120, 3704,14216, 3712,6216, 3720,6536, 3728,10632,
+   3736,14728, 3744,6344, 3752,7048, 3760,11144, 3768,15240, 3776,6472,
+   3784,7560, 3792,11656, 3800,15752, 3808,3976, 3816,8072, 3824,12168,
+   3832,16264, 3840,7232, 3848,4552, 3856,8648, 3864,12744, 3872,7360,
+   3880,5064, 3888,9160, 3896,13256, 3904,7488, 3912,5576, 3920,9672,
+   3928,13768, 3936,7616, 3944,6088, 3952,10184, 3960,14280, 3968,7240,
+   3976,6600, 3984,10696, 3992,14792, 4000,7368, 4008,7112, 4016,11208,
+   4024,15304, 4032,7496, 4040,7624, 4048,11720, 4056,15816, 4064,7624,
+   4072,8136, 4080,12232, 4088,16328, 4096,8192, 4104,4112, 4112,8208,
+   4120,12304, 4128,8320, 4136,4624, 4144,8720, 4152,12816, 4160,8448,
+   4168,5136, 4176,9232, 4184,13328, 4192,8576, 4200,5648, 4208,9744,
+   4216,13840, 4224,8200, 4232,6160, 4240,10256, 4248,14352, 4256,8328,
+   4264,6672, 4272,10768, 4280,14864, 4288,8456, 4296,7184, 4304,11280,
+   4312,15376, 4320,8584, 4328,7696, 4336,11792, 4344,15888, 4352,9216,
+   4360,9232, 4368,8272, 4376,12368, 4384,9344, 4392,4688, 4400,8784,
+   4408,12880, 4416,9472, 4424,5200, 4432,9296, 4440,13392, 4448,9600,
+   4456,5712, 4464,9808, 4472,13904, 4480,9224, 4488,6224, 4496,10320,
+   4504,14416, 4512,9352, 4520,6736, 4528,10832, 4536,14928, 4544,9480,
+   4552,7248, 4560,11344, 4568,15440, 4576,9608, 4584,7760, 4592,11856,
+   4600,15952, 4608,10240, 4616,10256, 4624,8336, 4632,12432, 4640,10368,
+   4648,4752, 4656,8848, 4664,12944, 4672,10496, 4680,5264, 4688,9360,
+   4696,13456, 4704,10624, 4712,5776, 4720,9872, 4728,13968, 4736,10248,
+   4744,6288, 4752,10384, 4760,14480, 4768,10376, 4776,6800, 4784,10896,
+   4792,14992, 4800,10504, 4808,7312, 4816,11408, 4824,15504, 4832,10632,
+   4840,7824, 4848,11920, 4856,16016, 4864,11264, 4872,11280, 4880,8400,
+   4888,12496, 4896,11392, 4904,11408, 4912,8912, 4920,13008, 4928,11520,
+   4936,5328, 4944,9424, 4952,13520, 4960,11648, 4968,5840, 4976,9936,
+   4984,14032, 4992,11272, 5000,6352, 5008,10448, 5016,14544, 5024,11400,
+   5032,6864, 5040,10960, 5048,15056, 5056,11528, 5064,7376, 5072,11472,
+   5080,15568, 5088,11656, 5096,7888, 5104,11984, 5112,16080, 5120,8256,
+   5128,8272, 5136,8464, 5144,12560, 5152,8384, 5160,8400, 5168,8976,
+   5176,13072, 5184,8512, 5192,5392, 5200,9488, 5208,13584, 5216,8640,
+   5224,5904, 5232,10000, 5240,14096, 5248,8264, 5256,6416, 5264,10512,
+   5272,14608, 5280,8392, 5288,6928, 5296,11024, 5304,15120, 5312,8520,
+   5320,7440, 5328,11536, 5336,15632, 5344,8648, 5352,7952, 5360,12048,
+   5368,16144, 5376,9280, 5384,9296, 5392,8528, 5400,12624, 5408,9408,
+   5416,9424, 5424,9040, 5432,13136, 5440,9536, 5448,5456, 5456,9552,
+   5464,13648, 5472,9664, 5480,5968, 5488,10064, 5496,14160, 5504,9288,
+   5512,6480, 5520,10576, 5528,14672, 5536,9416, 5544,6992, 5552,11088,
+   5560,15184, 5568,9544, 5576,7504, 5584,11600, 5592,15696, 5600,9672,
+   5608,8016, 5616,12112, 5624,16208, 5632,10304, 5640,10320, 5648,8592,
+   5656,12688, 5664,10432, 5672,10448, 5680,9104, 5688,13200, 5696,10560,
+   5704,10576, 5712,9616, 5720,13712, 5728,10688, 5736,6032, 5744,10128,
+   5752,14224, 5760,10312, 5768,6544, 5776,10640, 5784,14736, 5792,10440,
+   5800,7056, 5808,11152, 5816,15248, 5824,10568, 5832,7568, 5840,11664,
+   5848,15760, 5856,10696, 5864,8080, 5872,12176, 5880,16272, 5888,11328,
+   5896,11344, 5904,8656, 5912,12752, 5920,11456, 5928,11472, 5936,9168,
+   5944,13264, 5952,11584, 5960,11600, 5968,9680, 5976,13776, 5984,11712,
+   5992,6096, 6000,10192, 6008,14288, 6016,11336, 6024,6608, 6032,10704,
+   6040,14800, 6048,11464, 6056,7120, 6064,11216, 6072,15312, 6080,11592,
+   6088,7632, 6096,11728, 6104,15824, 6112,11720, 6120,8144, 6128,12240,
+   6136,16336, 6144,12288, 6152,12304, 6160,8216, 6168,12312, 6176,12416,
+   6184,12432, 6192,8728, 6200,12824, 6208,12544, 6216,12560, 6224,9240,
+   6232,13336, 6240,12672, 6248,12688, 6256,9752, 6264,13848, 6272,12296,
+   6280,12312, 6288,10264, 6296,14360, 6304,12424, 6312,6680, 6320,10776,
+   6328,14872, 6336,12552, 6344,7192, 6352,11288, 6360,15384, 6368,12680,
+   6376,7704, 6384,11800, 6392,15896, 6400,13312, 6408,13328, 6416,8280,
+   6424,12376, 6432,13440, 6440,13456, 6448,8792, 6456,12888, 6464,13568,
+   6472,13584, 6480,9304, 6488,13400, 6496,13696, 6504,13712, 6512,9816,
+   6520,13912, 6528,13320, 6536,13336, 6544,10328, 6552,14424, 6560,13448,
+   6568,6744, 6576,10840, 6584,14936, 6592,13576, 6600,7256, 6608,11352,
+   6616,15448, 6624,13704, 6632,7768, 6640,11864, 6648,15960, 6656,14336,
+   6664,14352, 6672,8344, 6680,12440, 6688,14464, 6696,14480, 6704,8856,
+   6712,12952, 6720,14592, 6728,14608, 6736,9368, 6744,13464, 6752,14720,
+   6760,14736, 6768,9880, 6776,13976, 6784,14344, 6792,14360, 6800,10392,
+   6808,14488, 6816,14472, 6824,14488, 6832,10904, 6840,15000, 6848,14600,
+   6856,7320, 6864,11416, 6872,15512, 6880,14728, 6888,7832, 6896,11928,
+   6904,16024, 6912,15360, 6920,15376, 6928,8408, 6936,12504, 6944,15488,
+   6952,15504, 6960,8920, 6968,13016, 6976,15616, 6984,15632, 6992,9432,
+   7000,13528, 7008,15744, 7016,15760, 7024,9944, 7032,14040, 7040,15368,
+   7048,15384, 7056,10456, 7064,14552, 7072,15496, 7080,15512, 7088,10968,
+   7096,15064, 7104,15624, 7112,7384, 7120,11480, 7128,15576, 7136,15752,
+   7144,7896, 7152,11992, 7160,16088, 7168,12352, 7176,12368, 7184,8472,
+   7192,12568, 7200,12480, 7208,12496, 7216,8984, 7224,13080, 7232,12608,
+   7240,12624, 7248,9496, 7256,13592, 7264,12736, 7272,12752, 7280,10008,
+   7288,14104, 7296,12360, 7304,12376, 7312,10520, 7320,14616, 7328,12488,
+   7336,12504, 7344,11032, 7352,15128, 7360,12616, 7368,7448, 7376,11544,
+   7384,15640, 7392,12744, 7400,7960, 7408,12056, 7416,16152, 7424,13376,
+   7432,13392, 7440,8536, 7448,12632, 7456,13504, 7464,13520, 7472,9048,
+   7480,13144, 7488,13632, 7496,13648, 7504,9560, 7512,13656, 7520,13760,
+   7528,13776, 7536,10072, 7544,14168, 7552,13384, 7560,13400, 7568,10584,
+   7576,14680, 7584,13512, 7592,13528, 7600,11096, 7608,15192, 7616,13640,
+   7624,13656, 7632,11608, 7640,15704, 7648,13768, 7656,8024, 7664,12120,
+   7672,16216, 7680,14400, 7688,14416, 7696,8600, 7704,12696, 7712,14528,
+   7720,14544, 7728,9112, 7736,13208, 7744,14656, 7752,14672, 7760,9624,
+   7768,13720, 7776,14784, 7784,14800, 7792,10136, 7800,14232, 7808,14408,
+   7816,14424, 7824,10648, 7832,14744, 7840,14536, 7848,14552, 7856,11160,
+   7864,15256, 7872,14664, 7880,14680, 7888,11672, 7896,15768, 7904,14792,
+   7912,8088, 7920,12184, 7928,16280, 7936,15424, 7944,15440, 7952,8664,
+   7960,12760, 7968,15552, 7976,15568, 7984,9176, 7992,13272, 8000,15680,
+   8008,15696, 8016,9688, 8024,13784, 8032,15808, 8040,15824, 8048,10200,
+   8056,14296, 8064,15432, 8072,15448, 8080,10712, 8088,14808, 8096,15560,
+   8104,15576, 8112,11224, 8120,15320, 8128,15688, 8136,15704, 8144,11736,
+   8152,15832, 8160,15816, 8168,15832, 8176,12248, 8184,16344, 8200,8320,
+   8208,8224, 8216,12320, 8232,10368, 8240,8736, 8248,12832, 8256,8448,
+   8264,8384, 8272,9248, 8280,13344, 8288,9232, 8296,10432, 8304,9760,
+   8312,13856, 8328,12416, 8336,10272, 8344,14368, 8352,12296, 8360,14464,
+   8368,10784, 8376,14880, 8384,8456, 8392,12480, 8400,11296, 8408,15392,
+   8416,12552, 8424,14528, 8432,11808, 8440,15904, 8448,9216, 8456,8576,
+   8464,9232, 8472,12384, 8480,9248, 8488,10624, 8496,8800, 8504,12896,
+   8512,9472, 8520,8640, 8528,9312, 8536,13408, 8544,9296, 8552,10688,
+   8560,9824, 8568,13920, 8576,9224, 8584,12672, 8592,10336, 8600,14432,
+   8608,13320, 8616,14720, 8624,10848, 8632,14944, 8640,9480, 8648,12736,
+   8656,11360, 8664,15456, 8672,13576, 8680,14784, 8688,11872, 8696,15968,
+   8704,12288, 8712,12416, 8720,12296, 8728,12448, 8736,12304, 8744,10376,
+   8752,8864, 8760,12960, 8768,12352, 8776,12480, 8784,9376, 8792,13472,
+   8800,12368, 8808,10440, 8816,9888, 8824,13984, 8832,12320, 8840,12424,
+   8848,10400, 8856,14496, 8864,12312, 8872,14472, 8880,10912, 8888,15008,
+   8896,12384, 8904,12488, 8912,11424, 8920,15520, 8928,12568, 8936,14536,
+   8944,11936, 8952,16032, 8960,12544, 8968,12672, 8976,12552, 8984,12512,
+   8992,12560, 9000,10632, 9008,12568, 9016,13024, 9024,12608, 9032,12736,
+   9040,9440, 9048,13536, 9056,12624, 9064,10696, 9072,9952, 9080,14048,
+   9088,9240, 9096,12680, 9104,10464, 9112,14560, 9120,13336, 9128,14728,
+   9136,10976, 9144,15072, 9152,9496, 9160,12744, 9168,11488, 9176,15584,
+   9184,13592, 9192,14792, 9200,12000, 9208,16096, 9224,9344, 9232,9248,
+   9240,12576, 9256,11392, 9264,12560, 9272,13088, 9280,9472, 9288,9408,
+   9296,9504, 9304,13600, 9312,9488, 9320,11456, 9328,10016, 9336,14112,
+   9352,13440, 9360,10528, 9368,14624, 9376,12360, 9384,15488, 9392,11040,
+   9400,15136, 9408,9480, 9416,13504, 9424,11552, 9432,15648, 9440,12616,
+   9448,15552, 9456,12064, 9464,16160, 9480,9600, 9488,9504, 9496,12640,
+   9512,11648, 9520,12624, 9528,13152, 9544,9664, 9552,9568, 9560,13664,
+   9576,11712, 9584,10080, 9592,14176, 9608,13696, 9616,10592, 9624,14688,
+   9632,13384, 9640,15744, 9648,11104, 9656,15200, 9672,13760, 9680,11616,
+   9688,15712, 9696,13640, 9704,15808, 9712,12128, 9720,16224, 9728,13312,
+   9736,13440, 9744,13320, 9752,12704, 9760,13328, 9768,11400, 9776,13336,
+   9784,13216, 9792,13376, 9800,13504, 9808,13384, 9816,13728, 9824,13392,
+   9832,11464, 9840,10144, 9848,14240, 9856,13344, 9864,13448, 9872,10656,
+   9880,14752, 9888,12376, 9896,15496, 9904,11168, 9912,15264, 9920,13408,
+   9928,13512, 9936,11680, 9944,15776, 9952,12632, 9960,15560, 9968,12192,
+   9976,16288, 9984,13568, 9992,13696, 10000,13576, 10008,12768, 10016,13584,
+   10024,11656, 10032,13592, 10040,13280, 10048,13632, 10056,13760,
+   10064,13640, 10072,13792, 10080,13648, 10088,11720, 10096,10208,
+   10104,14304, 10112,13600, 10120,13704, 10128,10720, 10136,14816,
+   10144,13400, 10152,15752, 10160,11232, 10168,15328, 10176,13664,
+   10184,13768, 10192,11744, 10200,15840, 10208,13656, 10216,15816,
+   10224,12256, 10232,16352, 10248,10272, 10256,10368, 10264,12328,
+   10280,10384, 10288,10376, 10296,12840, 10304,11264, 10312,11296,
+   10320,11392, 10328,13352, 10336,11272, 10344,10448, 10352,11400,
+   10360,13864, 10376,12432, 10392,14376, 10400,12328, 10408,14480,
+   10416,10792, 10424,14888, 10432,11280, 10440,12496, 10448,11304,
+   10456,15400, 10464,11288, 10472,14544, 10480,11816, 10488,15912,
+   10496,11264, 10504,11272, 10512,11280, 10520,12392, 10528,11296,
+   10536,10640, 10544,12496, 10552,12904, 10560,11328, 10568,11360,
+   10576,11456, 10584,13416, 10592,11336, 10600,10704, 10608,11464,
+   10616,13928, 10624,11392, 10632,12688, 10640,11304, 10648,14440,
+   10656,13352, 10664,14736, 10672,10856, 10680,14952, 10688,11344,
+   10696,12752, 10704,11368, 10712,15464, 10720,11352, 10728,14800,
+   10736,11880, 10744,15976, 10752,14336, 10760,14368, 10768,14464,
+   10776,12456, 10784,14344, 10792,14376, 10800,14472, 10808,12968,
+   10816,15360, 10824,15392, 10832,15488, 10840,13480, 10848,15368,
+   10856,15400, 10864,15496, 10872,13992, 10880,14352, 10888,12440,
+   10896,14480, 10904,14504, 10912,14360, 10920,14488, 10928,14488,
+   10936,15016, 10944,15376, 10952,12504, 10960,11432, 10968,15528,
+   10976,15384, 10984,14552, 10992,11944, 11000,16040, 11008,14400,
+   11016,14432, 11024,14528, 11032,12520, 11040,14408, 11048,14440,
+   11056,14536, 11064,13032, 11072,15424, 11080,15456, 11088,15552,
+   11096,13544, 11104,15432, 11112,15464, 11120,15560, 11128,14056,
+   11136,14416, 11144,12696, 11152,14544, 11160,14568, 11168,14424,
+   11176,14744, 11184,14552, 11192,15080, 11200,15440, 11208,12760,
+   11216,11496, 11224,15592, 11232,15448, 11240,14808, 11248,12008,
+   11256,16104, 11272,11296, 11280,11392, 11288,12584, 11304,11408,
+   11312,12688, 11320,13096, 11328,11520, 11336,11552, 11344,11648,
+   11352,13608, 11360,11528, 11368,11472, 11376,11656, 11384,14120,
+   11400,13456, 11416,14632, 11424,12392, 11432,15504, 11440,14440,
+   11448,15144, 11456,11536, 11464,13520, 11472,11560, 11480,15656,
+   11488,11544, 11496,15568, 11504,12072, 11512,16168, 11528,11552,
+   11536,11648, 11544,12648, 11560,11664, 11568,12752, 11576,13160,
+   11592,11616, 11600,11712, 11608,13672, 11624,11728, 11632,11720,
+   11640,14184, 11656,13712, 11672,14696, 11680,13416, 11688,15760,
+   11696,15464, 11704,15208, 11720,13776, 11736,15720, 11744,13672,
+   11752,15824, 11760,12136, 11768,16232, 11776,14592, 11784,14624,
+   11792,14720, 11800,12712, 11808,14600, 11816,14632, 11824,14728,
+   11832,13224, 11840,15616, 11848,15648, 11856,15744, 11864,13736,
+   11872,15624, 11880,15656, 11888,15752, 11896,14248, 11904,14608,
+   11912,13464, 11920,14736, 11928,14760, 11936,14616, 11944,15512,
+   11952,14744, 11960,15272, 11968,15632, 11976,13528, 11984,15760,
+   11992,15784, 12000,15640, 12008,15576, 12016,12200, 12024,16296,
+   12032,14656, 12040,14688, 12048,14784, 12056,12776, 12064,14664,
+   12072,14696, 12080,14792, 12088,13288, 12096,15680, 12104,15712,
+   12112,15808, 12120,13800, 12128,15688, 12136,15720, 12144,15816,
+   12152,14312, 12160,14672, 12168,13720, 12176,14800, 12184,14824,
+   12192,14680, 12200,15768, 12208,14808, 12216,15336, 12224,15696,
+   12232,13784, 12240,15824, 12248,15848, 12256,15704, 12264,15832,
+   12272,15832, 12280,16360, 12312,12336, 12344,12848, 12352,12544,
+   12360,12552, 12368,12560, 12376,13360, 12384,12576, 12392,12584,
+   12400,13336, 12408,13872, 12424,12448, 12440,14384, 12456,14496,
+   12464,14472, 12472,14896, 12480,12672, 12488,12512, 12496,12688,
+   12504,15408, 12512,12680, 12520,14560, 12528,14728, 12536,15920,
+   12544,13312, 12552,13320, 12560,13328, 12568,13336, 12576,13344,
+   12584,13352, 12592,13360, 12600,12912, 12608,13568, 12616,13576,
+   12624,13584, 12632,13424, 12640,13600, 12648,13608, 12656,13400,
+   12664,13936, 12672,13440, 12680,12704, 12688,13456, 12696,14448,
+   12704,13448, 12712,14752, 12720,15496, 12728,14960, 12736,13696,
+   12744,12768, 12752,13712, 12760,15472, 12768,13704, 12776,14816,
+   12784,15752, 12792,15984, 12800,14336, 12808,14464, 12816,14344,
+   12824,14472, 12832,14352, 12840,14480, 12848,14360, 12856,12976,
+   12864,14400, 12872,14528, 12880,14408, 12888,13488, 12896,14416,
+   12904,14544, 12912,14424, 12920,14000, 12928,14368, 12936,14496,
+   12944,14376, 12952,14512, 12960,14384, 12968,14504, 12976,14488,
+   12984,15024, 12992,14432, 13000,14560, 13008,14440, 13016,15536,
+   13024,14448, 13032,14568, 13040,14744, 13048,16048, 13056,14592,
+   13064,14720, 13072,14600, 13080,14728, 13088,14608, 13096,14736,
+   13104,14616, 13112,14744, 13120,14656, 13128,14784, 13136,14664,
+   13144,13552, 13152,14672, 13160,14800, 13168,14680, 13176,14064,
+   13184,14624, 13192,14752, 13200,14632, 13208,14576, 13216,13464,
+   13224,14760, 13232,15512, 13240,15088, 13248,14688, 13256,14816,
+   13264,14696, 13272,15600, 13280,13720, 13288,14824, 13296,15768,
+   13304,16112, 13336,13360, 13368,14616, 13376,13568, 13384,13576,
+   13392,13584, 13400,13616, 13408,13600, 13416,13608, 13424,13592,
+   13432,14128, 13448,13472, 13464,14640, 13480,15520, 13488,14536,
+   13496,15152, 13504,13696, 13512,13536, 13520,13712, 13528,15664,
+   13536,13704, 13544,15584, 13552,14792, 13560,16176, 13592,13616,
+   13624,14680, 13656,13680, 13688,14192, 13704,13728, 13720,14704,
+   13736,15776, 13744,15560, 13752,15216, 13768,13792, 13784,15728,
+   13800,15840, 13808,15816, 13816,16240, 13824,15360, 13832,15488,
+   13840,15368, 13848,15496, 13856,15376, 13864,15504, 13872,15384,
+   13880,15512, 13888,15424, 13896,15552, 13904,15432, 13912,15560,
+   13920,15440, 13928,15568, 13936,15448, 13944,14256, 13952,15392,
+   13960,15520, 13968,15400, 13976,14768, 13984,15408, 13992,15528,
+   14000,14552, 14008,15280, 14016,15456, 14024,15584, 14032,15464,
+   14040,15792, 14048,15472, 14056,15592, 14064,14808, 14072,16304,
+   14080,15616, 14088,15744, 14096,15624, 14104,15752, 14112,15632,
+   14120,15760, 14128,15640, 14136,15768, 14144,15680, 14152,15808,
+   14160,15688, 14168,15816, 14176,15696, 14184,15824, 14192,15704,
+   14200,14320, 14208,15648, 14216,15776, 14224,15656, 14232,14832,
+   14240,15664, 14248,15784, 14256,15576, 14264,15344, 14272,15712,
+   14280,15840, 14288,15720, 14296,15856, 14304,15728, 14312,15848,
+   14320,15832, 14328,16368, 14392,14488, 14400,14592, 14408,14600,
+   14416,14608, 14424,14616, 14432,14624, 14440,14632, 14448,14640,
+   14456,15512, 14504,14512, 14520,14904, 14528,14720, 14536,14728,
+   14544,14736, 14552,15416, 14560,14752, 14568,14576, 14584,15928,
+   14576,14760, 14592,15360, 14600,15368, 14608,15376, 14616,15384,
+   14624,15392, 14632,15400, 14640,15408, 14648,15416, 14656,15616,
+   14664,15624, 14672,15632, 14680,15640, 14688,15648, 14696,15656,
+   14704,15664, 14712,15576, 14720,15488, 14728,15496, 14736,15504,
+   14744,15512, 14752,15520, 14760,14768, 14776,14968, 14768,15528,
+   14784,15744, 14792,15752, 14800,15760, 14808,15480, 14816,15776,
+   14824,14832, 14840,15992, 14832,15784, 14856,14864, 14864,14880,
+   14872,14896, 14880,14976, 14888,14992, 14896,15008, 14904,15024,
+   14912,15104, 14920,15120, 14928,15136, 14936,15152, 14944,15232,
+   14952,15248, 14960,15264, 14968,15280, 14984,15008, 15000,15024,
+   15016,15024, 15040,15112, 15048,15128, 15056,15144, 15064,15544,
+   15072,15240, 15080,15256, 15088,15272, 15096,16056, 15104,15872,
+   15112,15888, 15120,15904, 15128,15920, 15136,16000, 15144,16016,
+   15152,16032, 15160,16048, 15168,16128, 15176,16144, 15184,16160,
+   15192,16176, 15200,16256, 15208,16272, 15216,16288, 15224,16304,
+   15232,15880, 15240,15896, 15248,15912, 15256,15928, 15264,16008,
+   15272,16024, 15280,16040, 15288,16056, 15296,16136, 15304,16152,
+   15312,16168, 15320,15608, 15328,16264, 15336,16280, 15344,16296,
+   15352,16120, 15416,15512, 15424,15616, 15432,15624, 15440,15632,
+   15448,15640, 15456,15648, 15464,15656, 15472,15664, 15480,15768,
+   15528,15536, 15544,16048, 15552,15744, 15560,15752, 15568,15760,
+   15576,15672, 15584,15776, 15592,15600, 15600,15784, 15608,16184,
+   15672,15768, 15736,15832, 15784,15792, 15800,16304, 15848,15856,
+   15880,16000, 15864,16248, 15888,16000, 15896,16008, 15904,16000,
+   15912,16016, 15920,16008, 15928,16024, 15936,16128, 15944,16160,
+   15952,16256, 15960,16288, 15968,16136, 15976,16168, 15984,16264,
+   15992,16296, 16008,16032, 16024,16040, 16064,16144, 16040,16048,
+   16072,16176, 16080,16272, 16088,16304, 16096,16152, 16104,16184,
+   16112,16280, 16136,16256, 16120,16312, 16144,16256, 16152,16264,
+   16160,16256, 16168,16272, 16176,16264, 16184,16280, 16200,16208,
+   16208,16224, 16216,16240, 16224,16320, 16232,16336, 16240,16352,
+   16248,16368, 16264,16288, 16280,16296, 16296,16304, 16344,16368,
+   16328,16352, 16360,16368
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FLT_4096)
+
+const uint16_t armBitRevIndexTable4096[ARMBITREVINDEXTABLE_4096_TABLE_LENGTH] =
+{
+   /* radix 8, size 4032 */
+   8,4096, 16,8192, 24,12288, 32,16384, 40,20480, 48,24576, 56,28672, 64,512,
+   72,4608, 80,8704, 88,12800, 96,16896, 104,20992, 112,25088, 120,29184,
+   128,1024, 136,5120, 144,9216, 152,13312, 160,17408, 168,21504, 176,25600,
+   184,29696, 192,1536, 200,5632, 208,9728, 216,13824, 224,17920, 232,22016,
+   240,26112, 248,30208, 256,2048, 264,6144, 272,10240, 280,14336, 288,18432,
+   296,22528, 304,26624, 312,30720, 320,2560, 328,6656, 336,10752, 344,14848,
+   352,18944, 360,23040, 368,27136, 376,31232, 384,3072, 392,7168, 400,11264,
+   408,15360, 416,19456, 424,23552, 432,27648, 440,31744, 448,3584, 456,7680,
+   464,11776, 472,15872, 480,19968, 488,24064, 496,28160, 504,32256, 520,4160,
+   528,8256, 536,12352, 544,16448, 552,20544, 560,24640, 568,28736, 584,4672,
+   592,8768, 600,12864, 608,16960, 616,21056, 624,25152, 632,29248, 640,1088,
+   648,5184, 656,9280, 664,13376, 672,17472, 680,21568, 688,25664, 696,29760,
+   704,1600, 712,5696, 720,9792, 728,13888, 736,17984, 744,22080, 752,26176,
+   760,30272, 768,2112, 776,6208, 784,10304, 792,14400, 800,18496, 808,22592,
+   816,26688, 824,30784, 832,2624, 840,6720, 848,10816, 856,14912, 864,19008,
+   872,23104, 880,27200, 888,31296, 896,3136, 904,7232, 912,11328, 920,15424,
+   928,19520, 936,23616, 944,27712, 952,31808, 960,3648, 968,7744, 976,11840,
+   984,15936, 992,20032, 1000,24128, 1008,28224, 1016,32320, 1032,4224,
+   1040,8320, 1048,12416, 1056,16512, 1064,20608, 1072,24704, 1080,28800,
+   1096,4736, 1104,8832, 1112,12928, 1120,17024, 1128,21120, 1136,25216,
+   1144,29312, 1160,5248, 1168,9344, 1176,13440, 1184,17536, 1192,21632,
+   1200,25728, 1208,29824, 1216,1664, 1224,5760, 1232,9856, 1240,13952,
+   1248,18048, 1256,22144, 1264,26240, 1272,30336, 1280,2176, 1288,6272,
+   1296,10368, 1304,14464, 1312,18560, 1320,22656, 1328,26752, 1336,30848,
+   1344,2688, 1352,6784, 1360,10880, 1368,14976, 1376,19072, 1384,23168,
+   1392,27264, 1400,31360, 1408,3200, 1416,7296, 1424,11392, 1432,15488,
+   1440,19584, 1448,23680, 1456,27776, 1464,31872, 1472,3712, 1480,7808,
+   1488,11904, 1496,16000, 1504,20096, 1512,24192, 1520,28288, 1528,32384,
+   1544,4288, 1552,8384, 1560,12480, 1568,16576, 1576,20672, 1584,24768,
+   1592,28864, 1608,4800, 1616,8896, 1624,12992, 1632,17088, 1640,21184,
+   1648,25280, 1656,29376, 1672,5312, 1680,9408, 1688,13504, 1696,17600,
+   1704,21696, 1712,25792, 1720,29888, 1736,5824, 1744,9920, 1752,14016,
+   1760,18112, 1768,22208, 1776,26304, 1784,30400, 1792,2240, 1800,6336,
+   1808,10432, 1816,14528, 1824,18624, 1832,22720, 1840,26816, 1848,30912,
+   1856,2752, 1864,6848, 1872,10944, 1880,15040, 1888,19136, 1896,23232,
+   1904,27328, 1912,31424, 1920,3264, 1928,7360, 1936,11456, 1944,15552,
+   1952,19648, 1960,23744, 1968,27840, 1976,31936, 1984,3776, 1992,7872,
+   2000,11968, 2008,16064, 2016,20160, 2024,24256, 2032,28352, 2040,32448,
+   2056,4352, 2064,8448, 2072,12544, 2080,16640, 2088,20736, 2096,24832,
+   2104,28928, 2120,4864, 2128,8960, 2136,13056, 2144,17152, 2152,21248,
+   2160,25344, 2168,29440, 2184,5376, 2192,9472, 2200,13568, 2208,17664,
+   2216,21760, 2224,25856, 2232,29952, 2248,5888, 2256,9984, 2264,14080,
+   2272,18176, 2280,22272, 2288,26368, 2296,30464, 2312,6400, 2320,10496,
+   2328,14592, 2336,18688, 2344,22784, 2352,26880, 2360,30976, 2368,2816,
+   2376,6912, 2384,11008, 2392,15104, 2400,19200, 2408,23296, 2416,27392,
+   2424,31488, 2432,3328, 2440,7424, 2448,11520, 2456,15616, 2464,19712,
+   2472,23808, 2480,27904, 2488,32000, 2496,3840, 2504,7936, 2512,12032,
+   2520,16128, 2528,20224, 2536,24320, 2544,28416, 2552,32512, 2568,4416,
+   2576,8512, 2584,12608, 2592,16704, 2600,20800, 2608,24896, 2616,28992,
+   2632,4928, 2640,9024, 2648,13120, 2656,17216, 2664,21312, 2672,25408,
+   2680,29504, 2696,5440, 2704,9536, 2712,13632, 2720,17728, 2728,21824,
+   2736,25920, 2744,30016, 2760,5952, 2768,10048, 2776,14144, 2784,18240,
+   2792,22336, 2800,26432, 2808,30528, 2824,6464, 2832,10560, 2840,14656,
+   2848,18752, 2856,22848, 2864,26944, 2872,31040, 2888,6976, 2896,11072,
+   2904,15168, 2912,19264, 2920,23360, 2928,27456, 2936,31552, 2944,3392,
+   2952,7488, 2960,11584, 2968,15680, 2976,19776, 2984,23872, 2992,27968,
+   3000,32064, 3008,3904, 3016,8000, 3024,12096, 3032,16192, 3040,20288,
+   3048,24384, 3056,28480, 3064,32576, 3080,4480, 3088,8576, 3096,12672,
+   3104,16768, 3112,20864, 3120,24960, 3128,29056, 3144,4992, 3152,9088,
+   3160,13184, 3168,17280, 3176,21376, 3184,25472, 3192,29568, 3208,5504,
+   3216,9600, 3224,13696, 3232,17792, 3240,21888, 3248,25984, 3256,30080,
+   3272,6016, 3280,10112, 3288,14208, 3296,18304, 3304,22400, 3312,26496,
+   3320,30592, 3336,6528, 3344,10624, 3352,14720, 3360,18816, 3368,22912,
+   3376,27008, 3384,31104, 3400,7040, 3408,11136, 3416,15232, 3424,19328,
+   3432,23424, 3440,27520, 3448,31616, 3464,7552, 3472,11648, 3480,15744,
+   3488,19840, 3496,23936, 3504,28032, 3512,32128, 3520,3968, 3528,8064,
+   3536,12160, 3544,16256, 3552,20352, 3560,24448, 3568,28544, 3576,32640,
+   3592,4544, 3600,8640, 3608,12736, 3616,16832, 3624,20928, 3632,25024,
+   3640,29120, 3656,5056, 3664,9152, 3672,13248, 3680,17344, 3688,21440,
+   3696,25536, 3704,29632, 3720,5568, 3728,9664, 3736,13760, 3744,17856,
+   3752,21952, 3760,26048, 3768,30144, 3784,6080, 3792,10176, 3800,14272,
+   3808,18368, 3816,22464, 3824,26560, 3832,30656, 3848,6592, 3856,10688,
+   3864,14784, 3872,18880, 3880,22976, 3888,27072, 3896,31168, 3912,7104,
+   3920,11200, 3928,15296, 3936,19392, 3944,23488, 3952,27584, 3960,31680,
+   3976,7616, 3984,11712, 3992,15808, 4000,19904, 4008,24000, 4016,28096,
+   4024,32192, 4040,8128, 4048,12224, 4056,16320, 4064,20416, 4072,24512,
+   4080,28608, 4088,32704, 4112,8200, 4120,12296, 4128,16392, 4136,20488,
+   4144,24584, 4152,28680, 4168,4616, 4176,8712, 4184,12808, 4192,16904,
+   4200,21000, 4208,25096, 4216,29192, 4232,5128, 4240,9224, 4248,13320,
+   4256,17416, 4264,21512, 4272,25608, 4280,29704, 4296,5640, 4304,9736,
+   4312,13832, 4320,17928, 4328,22024, 4336,26120, 4344,30216, 4360,6152,
+   4368,10248, 4376,14344, 4384,18440, 4392,22536, 4400,26632, 4408,30728,
+   4424,6664, 4432,10760, 4440,14856, 4448,18952, 4456,23048, 4464,27144,
+   4472,31240, 4488,7176, 4496,11272, 4504,15368, 4512,19464, 4520,23560,
+   4528,27656, 4536,31752, 4552,7688, 4560,11784, 4568,15880, 4576,19976,
+   4584,24072, 4592,28168, 4600,32264, 4624,8264, 4632,12360, 4640,16456,
+   4648,20552, 4656,24648, 4664,28744, 4688,8776, 4696,12872, 4704,16968,
+   4712,21064, 4720,25160, 4728,29256, 4744,5192, 4752,9288, 4760,13384,
+   4768,17480, 4776,21576, 4784,25672, 4792,29768, 4808,5704, 4816,9800,
+   4824,13896, 4832,17992, 4840,22088, 4848,26184, 4856,30280, 4872,6216,
+   4880,10312, 4888,14408, 4896,18504, 4904,22600, 4912,26696, 4920,30792,
+   4936,6728, 4944,10824, 4952,14920, 4960,19016, 4968,23112, 4976,27208,
+   4984,31304, 5000,7240, 5008,11336, 5016,15432, 5024,19528, 5032,23624,
+   5040,27720, 5048,31816, 5064,7752, 5072,11848, 5080,15944, 5088,20040,
+   5096,24136, 5104,28232, 5112,32328, 5136,8328, 5144,12424, 5152,16520,
+   5160,20616, 5168,24712, 5176,28808, 5200,8840, 5208,12936, 5216,17032,
+   5224,21128, 5232,25224, 5240,29320, 5264,9352, 5272,13448, 5280,17544,
+   5288,21640, 5296,25736, 5304,29832, 5320,5768, 5328,9864, 5336,13960,
+   5344,18056, 5352,22152, 5360,26248, 5368,30344, 5384,6280, 5392,10376,
+   5400,14472, 5408,18568, 5416,22664, 5424,26760, 5432,30856, 5448,6792,
+   5456,10888, 5464,14984, 5472,19080, 5480,23176, 5488,27272, 5496,31368,
+   5512,7304, 5520,11400, 5528,15496, 5536,19592, 5544,23688, 5552,27784,
+   5560,31880, 5576,7816, 5584,11912, 5592,16008, 5600,20104, 5608,24200,
+   5616,28296, 5624,32392, 5648,8392, 5656,12488, 5664,16584, 5672,20680,
+   5680,24776, 5688,28872, 5712,8904, 5720,13000, 5728,17096, 5736,21192,
+   5744,25288, 5752,29384, 5776,9416, 5784,13512, 5792,17608, 5800,21704,
+   5808,25800, 5816,29896, 5840,9928, 5848,14024, 5856,18120, 5864,22216,
+   5872,26312, 5880,30408, 5896,6344, 5904,10440, 5912,14536, 5920,18632,
+   5928,22728, 5936,26824, 5944,30920, 5960,6856, 5968,10952, 5976,15048,
+   5984,19144, 5992,23240, 6000,27336, 6008,31432, 6024,7368, 6032,11464,
+   6040,15560, 6048,19656, 6056,23752, 6064,27848, 6072,31944, 6088,7880,
+   6096,11976, 6104,16072, 6112,20168, 6120,24264, 6128,28360, 6136,32456,
+   6160,8456, 6168,12552, 6176,16648, 6184,20744, 6192,24840, 6200,28936,
+   6224,8968, 6232,13064, 6240,17160, 6248,21256, 6256,25352, 6264,29448,
+   6288,9480, 6296,13576, 6304,17672, 6312,21768, 6320,25864, 6328,29960,
+   6352,9992, 6360,14088, 6368,18184, 6376,22280, 6384,26376, 6392,30472,
+   6416,10504, 6424,14600, 6432,18696, 6440,22792, 6448,26888, 6456,30984,
+   6472,6920, 6480,11016, 6488,15112, 6496,19208, 6504,23304, 6512,27400,
+   6520,31496, 6536,7432, 6544,11528, 6552,15624, 6560,19720, 6568,23816,
+   6576,27912, 6584,32008, 6600,7944, 6608,12040, 6616,16136, 6624,20232,
+   6632,24328, 6640,28424, 6648,32520, 6672,8520, 6680,12616, 6688,16712,
+   6696,20808, 6704,24904, 6712,29000, 6736,9032, 6744,13128, 6752,17224,
+   6760,21320, 6768,25416, 6776,29512, 6800,9544, 6808,13640, 6816,17736,
+   6824,21832, 6832,25928, 6840,30024, 6864,10056, 6872,14152, 6880,18248,
+   6888,22344, 6896,26440, 6904,30536, 6928,10568, 6936,14664, 6944,18760,
+   6952,22856, 6960,26952, 6968,31048, 6992,11080, 7000,15176, 7008,19272,
+   7016,23368, 7024,27464, 7032,31560, 7048,7496, 7056,11592, 7064,15688,
+   7072,19784, 7080,23880, 7088,27976, 7096,32072, 7112,8008, 7120,12104,
+   7128,16200, 7136,20296, 7144,24392, 7152,28488, 7160,32584, 7184,8584,
+   7192,12680, 7200,16776, 7208,20872, 7216,24968, 7224,29064, 7248,9096,
+   7256,13192, 7264,17288, 7272,21384, 7280,25480, 7288,29576, 7312,9608,
+   7320,13704, 7328,17800, 7336,21896, 7344,25992, 7352,30088, 7376,10120,
+   7384,14216, 7392,18312, 7400,22408, 7408,26504, 7416,30600, 7440,10632,
+   7448,14728, 7456,18824, 7464,22920, 7472,27016, 7480,31112, 7504,11144,
+   7512,15240, 7520,19336, 7528,23432, 7536,27528, 7544,31624, 7568,11656,
+   7576,15752, 7584,19848, 7592,23944, 7600,28040, 7608,32136, 7624,8072,
+   7632,12168, 7640,16264, 7648,20360, 7656,24456, 7664,28552, 7672,32648,
+   7696,8648, 7704,12744, 7712,16840, 7720,20936, 7728,25032, 7736,29128,
+   7760,9160, 7768,13256, 7776,17352, 7784,21448, 7792,25544, 7800,29640,
+   7824,9672, 7832,13768, 7840,17864, 7848,21960, 7856,26056, 7864,30152,
+   7888,10184, 7896,14280, 7904,18376, 7912,22472, 7920,26568, 7928,30664,
+   7952,10696, 7960,14792, 7968,18888, 7976,22984, 7984,27080, 7992,31176,
+   8016,11208, 8024,15304, 8032,19400, 8040,23496, 8048,27592, 8056,31688,
+   8080,11720, 8088,15816, 8096,19912, 8104,24008, 8112,28104, 8120,32200,
+   8144,12232, 8152,16328, 8160,20424, 8168,24520, 8176,28616, 8184,32712,
+   8216,12304, 8224,16400, 8232,20496, 8240,24592, 8248,28688, 8272,8720,
+   8280,12816, 8288,16912, 8296,21008, 8304,25104, 8312,29200, 8336,9232,
+   8344,13328, 8352,17424, 8360,21520, 8368,25616, 8376,29712, 8400,9744,
+   8408,13840, 8416,17936, 8424,22032, 8432,26128, 8440,30224, 8464,10256,
+   8472,14352, 8480,18448, 8488,22544, 8496,26640, 8504,30736, 8528,10768,
+   8536,14864, 8544,18960, 8552,23056, 8560,27152, 8568,31248, 8592,11280,
+   8600,15376, 8608,19472, 8616,23568, 8624,27664, 8632,31760, 8656,11792,
+   8664,15888, 8672,19984, 8680,24080, 8688,28176, 8696,32272, 8728,12368,
+   8736,16464, 8744,20560, 8752,24656, 8760,28752, 8792,12880, 8800,16976,
+   8808,21072, 8816,25168, 8824,29264, 8848,9296, 8856,13392, 8864,17488,
+   8872,21584, 8880,25680, 8888,29776, 8912,9808, 8920,13904, 8928,18000,
+   8936,22096, 8944,26192, 8952,30288, 8976,10320, 8984,14416, 8992,18512,
+   9000,22608, 9008,26704, 9016,30800, 9040,10832, 9048,14928, 9056,19024,
+   9064,23120, 9072,27216, 9080,31312, 9104,11344, 9112,15440, 9120,19536,
+   9128,23632, 9136,27728, 9144,31824, 9168,11856, 9176,15952, 9184,20048,
+   9192,24144, 9200,28240, 9208,32336, 9240,12432, 9248,16528, 9256,20624,
+   9264,24720, 9272,28816, 9304,12944, 9312,17040, 9320,21136, 9328,25232,
+   9336,29328, 9368,13456, 9376,17552, 9384,21648, 9392,25744, 9400,29840,
+   9424,9872, 9432,13968, 9440,18064, 9448,22160, 9456,26256, 9464,30352,
+   9488,10384, 9496,14480, 9504,18576, 9512,22672, 9520,26768, 9528,30864,
+   9552,10896, 9560,14992, 9568,19088, 9576,23184, 9584,27280, 9592,31376,
+   9616,11408, 9624,15504, 9632,19600, 9640,23696, 9648,27792, 9656,31888,
+   9680,11920, 9688,16016, 9696,20112, 9704,24208, 9712,28304, 9720,32400,
+   9752,12496, 9760,16592, 9768,20688, 9776,24784, 9784,28880, 9816,13008,
+   9824,17104, 9832,21200, 9840,25296, 9848,29392, 9880,13520, 9888,17616,
+   9896,21712, 9904,25808, 9912,29904, 9944,14032, 9952,18128, 9960,22224,
+   9968,26320, 9976,30416, 10000,10448, 10008,14544, 10016,18640, 10024,22736,
+   10032,26832, 10040,30928, 10064,10960, 10072,15056, 10080,19152,
+   10088,23248, 10096,27344, 10104,31440, 10128,11472, 10136,15568,
+   10144,19664, 10152,23760, 10160,27856, 10168,31952, 10192,11984,
+   10200,16080, 10208,20176, 10216,24272, 10224,28368, 10232,32464,
+   10264,12560, 10272,16656, 10280,20752, 10288,24848, 10296,28944,
+   10328,13072, 10336,17168, 10344,21264, 10352,25360, 10360,29456,
+   10392,13584, 10400,17680, 10408,21776, 10416,25872, 10424,29968,
+   10456,14096, 10464,18192, 10472,22288, 10480,26384, 10488,30480,
+   10520,14608, 10528,18704, 10536,22800, 10544,26896, 10552,30992,
+   10576,11024, 10584,15120, 10592,19216, 10600,23312, 10608,27408,
+   10616,31504, 10640,11536, 10648,15632, 10656,19728, 10664,23824,
+   10672,27920, 10680,32016, 10704,12048, 10712,16144, 10720,20240,
+   10728,24336, 10736,28432, 10744,32528, 10776,12624, 10784,16720,
+   10792,20816, 10800,24912, 10808,29008, 10840,13136, 10848,17232,
+   10856,21328, 10864,25424, 10872,29520, 10904,13648, 10912,17744,
+   10920,21840, 10928,25936, 10936,30032, 10968,14160, 10976,18256,
+   10984,22352, 10992,26448, 11000,30544, 11032,14672, 11040,18768,
+   11048,22864, 11056,26960, 11064,31056, 11096,15184, 11104,19280,
+   11112,23376, 11120,27472, 11128,31568, 11152,11600, 11160,15696,
+   11168,19792, 11176,23888, 11184,27984, 11192,32080, 11216,12112,
+   11224,16208, 11232,20304, 11240,24400, 11248,28496, 11256,32592,
+   11288,12688, 11296,16784, 11304,20880, 11312,24976, 11320,29072,
+   11352,13200, 11360,17296, 11368,21392, 11376,25488, 11384,29584,
+   11416,13712, 11424,17808, 11432,21904, 11440,26000, 11448,30096,
+   11480,14224, 11488,18320, 11496,22416, 11504,26512, 11512,30608,
+   11544,14736, 11552,18832, 11560,22928, 11568,27024, 11576,31120,
+   11608,15248, 11616,19344, 11624,23440, 11632,27536, 11640,31632,
+   11672,15760, 11680,19856, 11688,23952, 11696,28048, 11704,32144,
+   11728,12176, 11736,16272, 11744,20368, 11752,24464, 11760,28560,
+   11768,32656, 11800,12752, 11808,16848, 11816,20944, 11824,25040,
+   11832,29136, 11864,13264, 11872,17360, 11880,21456, 11888,25552,
+   11896,29648, 11928,13776, 11936,17872, 11944,21968, 11952,26064,
+   11960,30160, 11992,14288, 12000,18384, 12008,22480, 12016,26576,
+   12024,30672, 12056,14800, 12064,18896, 12072,22992, 12080,27088,
+   12088,31184, 12120,15312, 12128,19408, 12136,23504, 12144,27600,
+   12152,31696, 12184,15824, 12192,19920, 12200,24016, 12208,28112,
+   12216,32208, 12248,16336, 12256,20432, 12264,24528, 12272,28624,
+   12280,32720, 12320,16408, 12328,20504, 12336,24600, 12344,28696,
+   12376,12824, 12384,16920, 12392,21016, 12400,25112, 12408,29208,
+   12440,13336, 12448,17432, 12456,21528, 12464,25624, 12472,29720,
+   12504,13848, 12512,17944, 12520,22040, 12528,26136, 12536,30232,
+   12568,14360, 12576,18456, 12584,22552, 12592,26648, 12600,30744,
+   12632,14872, 12640,18968, 12648,23064, 12656,27160, 12664,31256,
+   12696,15384, 12704,19480, 12712,23576, 12720,27672, 12728,31768,
+   12760,15896, 12768,19992, 12776,24088, 12784,28184, 12792,32280,
+   12832,16472, 12840,20568, 12848,24664, 12856,28760, 12896,16984,
+   12904,21080, 12912,25176, 12920,29272, 12952,13400, 12960,17496,
+   12968,21592, 12976,25688, 12984,29784, 13016,13912, 13024,18008,
+   13032,22104, 13040,26200, 13048,30296, 13080,14424, 13088,18520,
+   13096,22616, 13104,26712, 13112,30808, 13144,14936, 13152,19032,
+   13160,23128, 13168,27224, 13176,31320, 13208,15448, 13216,19544,
+   13224,23640, 13232,27736, 13240,31832, 13272,15960, 13280,20056,
+   13288,24152, 13296,28248, 13304,32344, 13344,16536, 13352,20632,
+   13360,24728, 13368,28824, 13408,17048, 13416,21144, 13424,25240,
+   13432,29336, 13472,17560, 13480,21656, 13488,25752, 13496,29848,
+   13528,13976, 13536,18072, 13544,22168, 13552,26264, 13560,30360,
+   13592,14488, 13600,18584, 13608,22680, 13616,26776, 13624,30872,
+   13656,15000, 13664,19096, 13672,23192, 13680,27288, 13688,31384,
+   13720,15512, 13728,19608, 13736,23704, 13744,27800, 13752,31896,
+   13784,16024, 13792,20120, 13800,24216, 13808,28312, 13816,32408,
+   13856,16600, 13864,20696, 13872,24792, 13880,28888, 13920,17112,
+   13928,21208, 13936,25304, 13944,29400, 13984,17624, 13992,21720,
+   14000,25816, 14008,29912, 14048,18136, 14056,22232, 14064,26328,
+   14072,30424, 14104,14552, 14112,18648, 14120,22744, 14128,26840,
+   14136,30936, 14168,15064, 14176,19160, 14184,23256, 14192,27352,
+   14200,31448, 14232,15576, 14240,19672, 14248,23768, 14256,27864,
+   14264,31960, 14296,16088, 14304,20184, 14312,24280, 14320,28376,
+   14328,32472, 14368,16664, 14376,20760, 14384,24856, 14392,28952,
+   14432,17176, 14440,21272, 14448,25368, 14456,29464, 14496,17688,
+   14504,21784, 14512,25880, 14520,29976, 14560,18200, 14568,22296,
+   14576,26392, 14584,30488, 14624,18712, 14632,22808, 14640,26904,
+   14648,31000, 14680,15128, 14688,19224, 14696,23320, 14704,27416,
+   14712,31512, 14744,15640, 14752,19736, 14760,23832, 14768,27928,
+   14776,32024, 14808,16152, 14816,20248, 14824,24344, 14832,28440,
+   14840,32536, 14880,16728, 14888,20824, 14896,24920, 14904,29016,
+   14944,17240, 14952,21336, 14960,25432, 14968,29528, 15008,17752,
+   15016,21848, 15024,25944, 15032,30040, 15072,18264, 15080,22360,
+   15088,26456, 15096,30552, 15136,18776, 15144,22872, 15152,26968,
+   15160,31064, 15200,19288, 15208,23384, 15216,27480, 15224,31576,
+   15256,15704, 15264,19800, 15272,23896, 15280,27992, 15288,32088,
+   15320,16216, 15328,20312, 15336,24408, 15344,28504, 15352,32600,
+   15392,16792, 15400,20888, 15408,24984, 15416,29080, 15456,17304,
+   15464,21400, 15472,25496, 15480,29592, 15520,17816, 15528,21912,
+   15536,26008, 15544,30104, 15584,18328, 15592,22424, 15600,26520,
+   15608,30616, 15648,18840, 15656,22936, 15664,27032, 15672,31128,
+   15712,19352, 15720,23448, 15728,27544, 15736,31640, 15776,19864,
+   15784,23960, 15792,28056, 15800,32152, 15832,16280, 15840,20376,
+   15848,24472, 15856,28568, 15864,32664, 15904,16856, 15912,20952,
+   15920,25048, 15928,29144, 15968,17368, 15976,21464, 15984,25560,
+   15992,29656, 16032,17880, 16040,21976, 16048,26072, 16056,30168,
+   16096,18392, 16104,22488, 16112,26584, 16120,30680, 16160,18904,
+   16168,23000, 16176,27096, 16184,31192, 16224,19416, 16232,23512,
+   16240,27608, 16248,31704, 16288,19928, 16296,24024, 16304,28120,
+   16312,32216, 16352,20440, 16360,24536, 16368,28632, 16376,32728,
+   16424,20512, 16432,24608, 16440,28704, 16480,16928, 16488,21024,
+   16496,25120, 16504,29216, 16544,17440, 16552,21536, 16560,25632,
+   16568,29728, 16608,17952, 16616,22048, 16624,26144, 16632,30240,
+   16672,18464, 16680,22560, 16688,26656, 16696,30752, 16736,18976,
+   16744,23072, 16752,27168, 16760,31264, 16800,19488, 16808,23584,
+   16816,27680, 16824,31776, 16864,20000, 16872,24096, 16880,28192,
+   16888,32288, 16936,20576, 16944,24672, 16952,28768, 17000,21088,
+   17008,25184, 17016,29280, 17056,17504, 17064,21600, 17072,25696,
+   17080,29792, 17120,18016, 17128,22112, 17136,26208, 17144,30304,
+   17184,18528, 17192,22624, 17200,26720, 17208,30816, 17248,19040,
+   17256,23136, 17264,27232, 17272,31328, 17312,19552, 17320,23648,
+   17328,27744, 17336,31840, 17376,20064, 17384,24160, 17392,28256,
+   17400,32352, 17448,20640, 17456,24736, 17464,28832, 17512,21152,
+   17520,25248, 17528,29344, 17576,21664, 17584,25760, 17592,29856,
+   17632,18080, 17640,22176, 17648,26272, 17656,30368, 17696,18592,
+   17704,22688, 17712,26784, 17720,30880, 17760,19104, 17768,23200,
+   17776,27296, 17784,31392, 17824,19616, 17832,23712, 17840,27808,
+   17848,31904, 17888,20128, 17896,24224, 17904,28320, 17912,32416,
+   17960,20704, 17968,24800, 17976,28896, 18024,21216, 18032,25312,
+   18040,29408, 18088,21728, 18096,25824, 18104,29920, 18152,22240,
+   18160,26336, 18168,30432, 18208,18656, 18216,22752, 18224,26848,
+   18232,30944, 18272,19168, 18280,23264, 18288,27360, 18296,31456,
+   18336,19680, 18344,23776, 18352,27872, 18360,31968, 18400,20192,
+   18408,24288, 18416,28384, 18424,32480, 18472,20768, 18480,24864,
+   18488,28960, 18536,21280, 18544,25376, 18552,29472, 18600,21792,
+   18608,25888, 18616,29984, 18664,22304, 18672,26400, 18680,30496,
+   18728,22816, 18736,26912, 18744,31008, 18784,19232, 18792,23328,
+   18800,27424, 18808,31520, 18848,19744, 18856,23840, 18864,27936,
+   18872,32032, 18912,20256, 18920,24352, 18928,28448, 18936,32544,
+   18984,20832, 18992,24928, 19000,29024, 19048,21344, 19056,25440,
+   19064,29536, 19112,21856, 19120,25952, 19128,30048, 19176,22368,
+   19184,26464, 19192,30560, 19240,22880, 19248,26976, 19256,31072,
+   19304,23392, 19312,27488, 19320,31584, 19360,19808, 19368,23904,
+   19376,28000, 19384,32096, 19424,20320, 19432,24416, 19440,28512,
+   19448,32608, 19496,20896, 19504,24992, 19512,29088, 19560,21408,
+   19568,25504, 19576,29600, 19624,21920, 19632,26016, 19640,30112,
+   19688,22432, 19696,26528, 19704,30624, 19752,22944, 19760,27040,
+   19768,31136, 19816,23456, 19824,27552, 19832,31648, 19880,23968,
+   19888,28064, 19896,32160, 19936,20384, 19944,24480, 19952,28576,
+   19960,32672, 20008,20960, 20016,25056, 20024,29152, 20072,21472,
+   20080,25568, 20088,29664, 20136,21984, 20144,26080, 20152,30176,
+   20200,22496, 20208,26592, 20216,30688, 20264,23008, 20272,27104,
+   20280,31200, 20328,23520, 20336,27616, 20344,31712, 20392,24032,
+   20400,28128, 20408,32224, 20456,24544, 20464,28640, 20472,32736,
+   20528,24616, 20536,28712, 20584,21032, 20592,25128, 20600,29224,
+   20648,21544, 20656,25640, 20664,29736, 20712,22056, 20720,26152,
+   20728,30248, 20776,22568, 20784,26664, 20792,30760, 20840,23080,
+   20848,27176, 20856,31272, 20904,23592, 20912,27688, 20920,31784,
+   20968,24104, 20976,28200, 20984,32296, 21040,24680, 21048,28776,
+   21104,25192, 21112,29288, 21160,21608, 21168,25704, 21176,29800,
+   21224,22120, 21232,26216, 21240,30312, 21288,22632, 21296,26728,
+   21304,30824, 21352,23144, 21360,27240, 21368,31336, 21416,23656,
+   21424,27752, 21432,31848, 21480,24168, 21488,28264, 21496,32360,
+   21552,24744, 21560,28840, 21616,25256, 21624,29352, 21680,25768,
+   21688,29864, 21736,22184, 21744,26280, 21752,30376, 21800,22696,
+   21808,26792, 21816,30888, 21864,23208, 21872,27304, 21880,31400,
+   21928,23720, 21936,27816, 21944,31912, 21992,24232, 22000,28328,
+   22008,32424, 22064,24808, 22072,28904, 22128,25320, 22136,29416,
+   22192,25832, 22200,29928, 22256,26344, 22264,30440, 22312,22760,
+   22320,26856, 22328,30952, 22376,23272, 22384,27368, 22392,31464,
+   22440,23784, 22448,27880, 22456,31976, 22504,24296, 22512,28392,
+   22520,32488, 22576,24872, 22584,28968, 22640,25384, 22648,29480,
+   22704,25896, 22712,29992, 22768,26408, 22776,30504, 22832,26920,
+   22840,31016, 22888,23336, 22896,27432, 22904,31528, 22952,23848,
+   22960,27944, 22968,32040, 23016,24360, 23024,28456, 23032,32552,
+   23088,24936, 23096,29032, 23152,25448, 23160,29544, 23216,25960,
+   23224,30056, 23280,26472, 23288,30568, 23344,26984, 23352,31080,
+   23408,27496, 23416,31592, 23464,23912, 23472,28008, 23480,32104,
+   23528,24424, 23536,28520, 23544,32616, 23600,25000, 23608,29096,
+   23664,25512, 23672,29608, 23728,26024, 23736,30120, 23792,26536,
+   23800,30632, 23856,27048, 23864,31144, 23920,27560, 23928,31656,
+   23984,28072, 23992,32168, 24040,24488, 24048,28584, 24056,32680,
+   24112,25064, 24120,29160, 24176,25576, 24184,29672, 24240,26088,
+   24248,30184, 24304,26600, 24312,30696, 24368,27112, 24376,31208,
+   24432,27624, 24440,31720, 24496,28136, 24504,32232, 24560,28648,
+   24568,32744, 24632,28720, 24688,25136, 24696,29232, 24752,25648,
+   24760,29744, 24816,26160, 24824,30256, 24880,26672, 24888,30768,
+   24944,27184, 24952,31280, 25008,27696, 25016,31792, 25072,28208,
+   25080,32304, 25144,28784, 25208,29296, 25264,25712, 25272,29808,
+   25328,26224, 25336,30320, 25392,26736, 25400,30832, 25456,27248,
+   25464,31344, 25520,27760, 25528,31856, 25584,28272, 25592,32368,
+   25656,28848, 25720,29360, 25784,29872, 25840,26288, 25848,30384,
+   25904,26800, 25912,30896, 25968,27312, 25976,31408, 26032,27824,
+   26040,31920, 26096,28336, 26104,32432, 26168,28912, 26232,29424,
+   26296,29936, 26360,30448, 26416,26864, 26424,30960, 26480,27376,
+   26488,31472, 26544,27888, 26552,31984, 26608,28400, 26616,32496,
+   26680,28976, 26744,29488, 26808,30000, 26872,30512, 26936,31024,
+   26992,27440, 27000,31536, 27056,27952, 27064,32048, 27120,28464,
+   27128,32560, 27192,29040, 27256,29552, 27320,30064, 27384,30576,
+   27448,31088, 27512,31600, 27568,28016, 27576,32112, 27632,28528,
+   27640,32624, 27704,29104, 27768,29616, 27832,30128, 27896,30640,
+   27960,31152, 28024,31664, 28088,32176, 28144,28592, 28152,32688,
+   28216,29168, 28280,29680, 28344,30192, 28408,30704, 28472,31216,
+   28536,31728, 28600,32240, 28664,32752, 28792,29240, 28856,29752,
+   28920,30264, 28984,30776, 29048,31288, 29112,31800, 29176,32312,
+   29368,29816, 29432,30328, 29496,30840, 29560,31352, 29624,31864,
+   29688,32376, 29944,30392, 30008,30904, 30072,31416, 30136,31928,
+   30200,32440, 30520,30968, 30584,31480, 30648,31992, 30712,32504,
+   31096,31544, 31160,32056, 31224,32568, 31672,32120, 31736,32632,
+   32248,32696
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FXT_16)
+
+const uint16_t armBitRevIndexTable_fixed_16[ARMBITREVINDEXTABLE_FIXED_16_TABLE_LENGTH] =
+{
+   /* radix 4, size 12 */
+   8,64, 16,32, 24,96, 40,80, 56,112, 88,104
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FXT_32)
+const uint16_t armBitRevIndexTable_fixed_32[ARMBITREVINDEXTABLE_FIXED_32_TABLE_LENGTH] =
+{
+   /* 4x2, size 24 */
+   8,128, 16,64, 24,192, 40,160, 48,96, 56,224, 72,144,
+   88,208, 104,176, 120,240, 152,200, 184,232
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FXT_64)
+const uint16_t armBitRevIndexTable_fixed_64[ARMBITREVINDEXTABLE_FIXED_64_TABLE_LENGTH] =
+{
+   /* radix 4, size 56 */
+   8,256, 16,128, 24,384, 32,64, 40,320, 48,192, 56,448, 72,288, 80,160, 88,416, 104,352,
+   112,224, 120,480, 136,272, 152,400, 168,336, 176,208, 184,464, 200,304, 216,432,
+   232,368, 248,496, 280,392, 296,328, 312,456, 344,424, 376,488, 440,472
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FXT_128)
+const uint16_t armBitRevIndexTable_fixed_128[ARMBITREVINDEXTABLE_FIXED_128_TABLE_LENGTH] =
+{
+   /* 4x2, size 112 */
+   8,512, 16,256, 24,768, 32,128, 40,640, 48,384, 56,896, 72,576, 80,320, 88,832, 96,192,
+   104,704, 112,448, 120,960, 136,544, 144,288, 152,800, 168,672, 176,416, 184,928, 200,608,
+   208,352, 216,864, 232,736, 240,480, 248,992, 264,528, 280,784, 296,656, 304,400, 312,912,
+   328,592, 344,848, 360,720, 368,464, 376,976, 392,560, 408,816, 424,688, 440,944, 456,624,
+   472,880, 488,752, 504,1008, 536,776, 552,648, 568,904, 600,840, 616,712, 632,968,
+   664,808, 696,936, 728,872, 760,1000, 824,920, 888,984
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FXT_256)
+const uint16_t armBitRevIndexTable_fixed_256[ARMBITREVINDEXTABLE_FIXED_256_TABLE_LENGTH] =
+{
+   /* radix 4, size 240 */
+   8,1024, 16,512, 24,1536, 32,256, 40,1280, 48,768, 56,1792, 64,128, 72,1152, 80,640,
+   88,1664, 96,384, 104,1408, 112,896, 120,1920, 136,1088, 144,576, 152,1600, 160,320,
+   168,1344, 176,832, 184,1856, 200,1216, 208,704, 216,1728, 224,448, 232,1472, 240,960,
+   248,1984, 264,1056, 272,544, 280,1568, 296,1312, 304,800, 312,1824, 328,1184, 336,672,
+   344,1696, 352,416, 360,1440, 368,928, 376,1952, 392,1120, 400,608, 408,1632, 424,1376,
+   432,864, 440,1888, 456,1248, 464,736, 472,1760, 488,1504, 496,992, 504,2016, 520,1040,
+   536,1552, 552,1296, 560,784, 568,1808, 584,1168, 592,656, 600,1680, 616,1424, 624,912,
+   632,1936, 648,1104, 664,1616, 680,1360, 688,848, 696,1872, 712,1232, 728,1744, 744,1488,
+   752,976, 760,2000, 776,1072, 792,1584, 808,1328, 824,1840, 840,1200, 856,1712, 872,1456,
+   880,944, 888,1968, 904,1136, 920,1648, 936,1392, 952,1904, 968,1264, 984,1776, 1000,1520,
+   1016,2032, 1048,1544, 1064,1288, 1080,1800, 1096,1160, 1112,1672, 1128,1416, 1144,1928,
+   1176,1608, 1192,1352, 1208,1864, 1240,1736, 1256,1480, 1272,1992, 1304,1576, 1336,1832,
+   1368,1704, 1384,1448, 1400,1960, 1432,1640, 1464,1896, 1496,1768, 1528,2024, 1592,1816,
+   1624,1688, 1656,1944, 1720,1880, 1784,2008, 1912,1976
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FXT_512)
+const uint16_t armBitRevIndexTable_fixed_512[ARMBITREVINDEXTABLE_FIXED_512_TABLE_LENGTH] =
+{
+   /* 4x2, size 480 */
+   8,2048, 16,1024, 24,3072, 32,512, 40,2560, 48,1536, 56,3584, 64,256, 72,2304, 80,1280,
+   88,3328, 96,768, 104,2816, 112,1792, 120,3840, 136,2176, 144,1152, 152,3200, 160,640,
+   168,2688, 176,1664, 184,3712, 192,384, 200,2432, 208,1408, 216,3456, 224,896, 232,2944,
+   240,1920, 248,3968, 264,2112, 272,1088, 280,3136, 288,576, 296,2624, 304,1600, 312,3648,
+   328,2368, 336,1344, 344,3392, 352,832, 360,2880, 368,1856, 376,3904, 392,2240, 400,1216,
+   408,3264, 416,704, 424,2752, 432,1728, 440,3776, 456,2496, 464,1472, 472,3520, 480,960,
+   488,3008, 496,1984, 504,4032, 520,2080, 528,1056, 536,3104, 552,2592, 560,1568, 568,3616,
+   584,2336, 592,1312, 600,3360, 608,800, 616,2848, 624,1824, 632,3872, 648,2208, 656,1184,
+   664,3232, 680,2720, 688,1696, 696,3744, 712,2464, 720,1440, 728,3488, 736,928, 744,2976,
+   752,1952, 760,4000, 776,2144, 784,1120, 792,3168, 808,2656, 816,1632, 824,3680, 840,2400,
+   848,1376, 856,3424, 872,2912, 880,1888, 888,3936, 904,2272, 912,1248, 920,3296, 936,2784,
+   944,1760, 952,3808, 968,2528, 976,1504, 984,3552, 1000,3040, 1008,2016, 1016,4064,
+   1032,2064, 1048,3088, 1064,2576, 1072,1552, 1080,3600, 1096,2320, 1104,1296, 1112,3344,
+   1128,2832, 1136,1808, 1144,3856, 1160,2192, 1176,3216, 1192,2704, 1200,1680, 1208,3728,
+   1224,2448, 1232,1424, 1240,3472, 1256,2960, 1264,1936, 1272,3984, 1288,2128, 1304,3152,
+   1320,2640, 1328,1616, 1336,3664, 1352,2384, 1368,3408, 1384,2896, 1392,1872, 1400,3920,
+   1416,2256, 1432,3280, 1448,2768, 1456,1744, 1464,3792, 1480,2512, 1496,3536, 1512,3024,
+   1520,2000, 1528,4048, 1544,2096, 1560,3120, 1576,2608, 1592,3632, 1608,2352, 1624,3376,
+   1640,2864, 1648,1840, 1656,3888, 1672,2224, 1688,3248, 1704,2736, 1720,3760, 1736,2480,
+   1752,3504, 1768,2992, 1776,1968, 1784,4016, 1800,2160, 1816,3184, 1832,2672, 1848,3696,
+   1864,2416, 1880,3440, 1896,2928, 1912,3952, 1928,2288, 1944,3312, 1960,2800, 1976,3824,
+   1992,2544, 2008,3568, 2024,3056, 2040,4080, 2072,3080, 2088,2568, 2104,3592, 2120,2312,
+   2136,3336, 2152,2824, 2168,3848, 2200,3208, 2216,2696, 2232,3720, 2248,2440, 2264,3464,
+   2280,2952, 2296,3976, 2328,3144, 2344,2632, 2360,3656, 2392,3400, 2408,2888, 2424,3912,
+   2456,3272, 2472,2760, 2488,3784, 2520,3528, 2536,3016, 2552,4040, 2584,3112, 2616,3624,
+   2648,3368, 2664,2856, 2680,3880, 2712,3240, 2744,3752, 2776,3496, 2792,2984, 2808,4008,
+   2840,3176, 2872,3688, 2904,3432, 2936,3944, 2968,3304, 3000,3816, 3032,3560, 3064,4072,
+   3128,3608, 3160,3352, 3192,3864, 3256,3736, 3288,3480, 3320,3992, 3384,3672, 3448,3928,
+   3512,3800, 3576,4056, 3704,3896, 3832,4024
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FXT_1024)
+const uint16_t armBitRevIndexTable_fixed_1024[ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH] =
+{
+    /* radix 4, size 992 */
+    8,4096, 16,2048, 24,6144, 32,1024, 40,5120, 48,3072, 56,7168, 64,512, 72,4608,
+    80,2560, 88,6656, 96,1536, 104,5632, 112,3584, 120,7680, 128,256, 136,4352,
+    144,2304, 152,6400, 160,1280, 168,5376, 176,3328, 184,7424, 192,768, 200,4864,
+    208,2816, 216,6912, 224,1792, 232,5888, 240,3840, 248,7936, 264,4224, 272,2176,
+    280,6272, 288,1152, 296,5248, 304,3200, 312,7296, 320,640, 328,4736, 336,2688,
+    344,6784, 352,1664, 360,5760, 368,3712, 376,7808, 392,4480, 400,2432, 408,6528,
+    416,1408, 424,5504, 432,3456, 440,7552, 448,896, 456,4992, 464,2944, 472,7040,
+    480,1920, 488,6016, 496,3968, 504,8064, 520,4160, 528,2112, 536,6208, 544,1088,
+    552,5184, 560,3136, 568,7232, 584,4672, 592,2624, 600,6720, 608,1600, 616,5696,
+    624,3648, 632,7744, 648,4416, 656,2368, 664,6464, 672,1344, 680,5440, 688,3392,
+    696,7488, 704,832, 712,4928, 720,2880, 728,6976, 736,1856, 744,5952, 752,3904,
+    760,8000, 776,4288, 784,2240, 792,6336, 800,1216, 808,5312, 816,3264, 824,7360,
+    840,4800, 848,2752, 856,6848, 864,1728, 872,5824, 880,3776, 888,7872, 904,4544,
+    912,2496, 920,6592, 928,1472, 936,5568, 944,3520, 952,7616, 968,5056, 976,3008,
+    984,7104, 992,1984, 1000,6080, 1008,4032, 1016,8128, 1032,4128, 1040,2080,
+    1048,6176, 1064,5152, 1072,3104, 1080,7200, 1096,4640, 1104,2592, 1112,6688,
+    1120,1568, 1128,5664, 1136,3616, 1144,7712, 1160,4384, 1168,2336, 1176,6432,
+    1184,1312, 1192,5408, 1200,3360, 1208,7456, 1224,4896, 1232,2848, 1240,6944,
+    1248,1824, 1256,5920, 1264,3872, 1272,7968, 1288,4256, 1296,2208, 1304,6304,
+    1320,5280, 1328,3232, 1336,7328, 1352,4768, 1360,2720, 1368,6816, 1376,1696,
+    1384,5792, 1392,3744, 1400,7840, 1416,4512, 1424,2464, 1432,6560, 1448,5536,
+    1456,3488, 1464,7584, 1480,5024, 1488,2976, 1496,7072, 1504,1952, 1512,6048,
+    1520,4000, 1528,8096, 1544,4192, 1552,2144, 1560,6240, 1576,5216, 1584,3168,
+    1592,7264, 1608,4704, 1616,2656, 1624,6752, 1640,5728, 1648,3680, 1656,7776,
+    1672,4448, 1680,2400, 1688,6496, 1704,5472, 1712,3424, 1720,7520, 1736,4960,
+    1744,2912, 1752,7008, 1760,1888, 1768,5984, 1776,3936, 1784,8032, 1800,4320,
+    1808,2272, 1816,6368, 1832,5344, 1840,3296, 1848,7392, 1864,4832, 1872,2784,
+    1880,6880, 1896,5856, 1904,3808, 1912,7904, 1928,4576, 1936,2528, 1944,6624,
+    1960,5600, 1968,3552, 1976,7648, 1992,5088, 2000,3040, 2008,7136, 2024,6112,
+    2032,4064, 2040,8160, 2056,4112, 2072,6160, 2088,5136, 2096,3088, 2104,7184,
+    2120,4624, 2128,2576, 2136,6672, 2152,5648, 2160,3600, 2168,7696, 2184,4368,
+    2192,2320, 2200,6416, 2216,5392, 2224,3344, 2232,7440, 2248,4880, 2256,2832,
+    2264,6928, 2280,5904, 2288,3856, 2296,7952, 2312,4240, 2328,6288, 2344,5264,
+    2352,3216, 2360,7312, 2376,4752, 2384,2704, 2392,6800, 2408,5776, 2416,3728,
+    2424,7824, 2440,4496, 2456,6544, 2472,5520, 2480,3472, 2488,7568, 2504,5008,
+    2512,2960, 2520,7056, 2536,6032, 2544,3984, 2552,8080, 2568,4176, 2584,6224,
+    2600,5200, 2608,3152, 2616,7248, 2632,4688, 2648,6736, 2664,5712, 2672,3664,
+    2680,7760, 2696,4432, 2712,6480, 2728,5456, 2736,3408, 2744,7504, 2760,4944,
+    2768,2896, 2776,6992, 2792,5968, 2800,3920, 2808,8016, 2824,4304, 2840,6352,
+    2856,5328, 2864,3280, 2872,7376, 2888,4816, 2904,6864, 2920,5840, 2928,3792,
+    2936,7888, 2952,4560, 2968,6608, 2984,5584, 2992,3536, 3000,7632, 3016,5072,
+    3032,7120, 3048,6096, 3056,4048, 3064,8144, 3080,4144, 3096,6192, 3112,5168,
+    3128,7216, 3144,4656, 3160,6704, 3176,5680, 3184,3632, 3192,7728, 3208,4400,
+    3224,6448, 3240,5424, 3248,3376, 3256,7472, 3272,4912, 3288,6960, 3304,5936,
+    3312,3888, 3320,7984, 3336,4272, 3352,6320, 3368,5296, 3384,7344, 3400,4784,
+    3416,6832, 3432,5808, 3440,3760, 3448,7856, 3464,4528, 3480,6576, 3496,5552,
+    3512,7600, 3528,5040, 3544,7088, 3560,6064, 3568,4016, 3576,8112, 3592,4208,
+    3608,6256, 3624,5232, 3640,7280, 3656,4720, 3672,6768, 3688,5744, 3704,7792,
+    3720,4464, 3736,6512, 3752,5488, 3768,7536, 3784,4976, 3800,7024, 3816,6000,
+    3824,3952, 3832,8048, 3848,4336, 3864,6384, 3880,5360, 3896,7408, 3912,4848,
+    3928,6896, 3944,5872, 3960,7920, 3976,4592, 3992,6640, 4008,5616, 4024,7664,
+    4040,5104, 4056,7152, 4072,6128, 4088,8176, 4120,6152, 4136,5128, 4152,7176,
+    4168,4616, 4184,6664, 4200,5640, 4216,7688, 4232,4360, 4248,6408, 4264,5384,
+    4280,7432, 4296,4872, 4312,6920, 4328,5896, 4344,7944, 4376,6280, 4392,5256,
+    4408,7304, 4424,4744, 4440,6792, 4456,5768, 4472,7816, 4504,6536, 4520,5512,
+    4536,7560, 4552,5000, 4568,7048, 4584,6024, 4600,8072, 4632,6216, 4648,5192,
+    4664,7240, 4696,6728, 4712,5704, 4728,7752, 4760,6472, 4776,5448, 4792,7496,
+    4808,4936, 4824,6984, 4840,5960, 4856,8008, 4888,6344, 4904,5320, 4920,7368,
+    4952,6856, 4968,5832, 4984,7880, 5016,6600, 5032,5576, 5048,7624, 5080,7112,
+    5096,6088, 5112,8136, 5144,6184, 5176,7208, 5208,6696, 5224,5672, 5240,7720,
+    5272,6440, 5288,5416, 5304,7464, 5336,6952, 5352,5928, 5368,7976, 5400,6312,
+    5432,7336, 5464,6824, 5480,5800, 5496,7848, 5528,6568, 5560,7592, 5592,7080,
+    5608,6056, 5624,8104, 5656,6248, 5688,7272, 5720,6760, 5752,7784, 5784,6504,
+    5816,7528, 5848,7016, 5864,5992, 5880,8040, 5912,6376, 5944,7400, 5976,6888,
+    6008,7912, 6040,6632, 6072,7656, 6104,7144, 6136,8168, 6200,7192, 6232,6680,
+    6264,7704, 6296,6424, 6328,7448, 6360,6936, 6392,7960, 6456,7320, 6488,6808,
+    6520,7832, 6584,7576, 6616,7064, 6648,8088, 6712,7256, 6776,7768, 6840,7512,
+    6872,7000, 6904,8024, 6968,7384, 7032,7896, 7096,7640, 7160,8152, 7288,7736,
+    7352,7480, 7416,7992, 7544,7864, 7672,8120, 7928,8056
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FXT_2048)
+const uint16_t armBitRevIndexTable_fixed_2048[ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH] =
+{
+    /* 4x2, size 1984 */
+    8,8192, 16,4096, 24,12288, 32,2048, 40,10240, 48,6144, 56,14336, 64,1024,
+    72,9216, 80,5120, 88,13312, 96,3072, 104,11264, 112,7168, 120,15360, 128,512,
+    136,8704, 144,4608, 152,12800, 160,2560, 168,10752, 176,6656, 184,14848,
+    192,1536, 200,9728, 208,5632, 216,13824, 224,3584, 232,11776, 240,7680,
+    248,15872, 264,8448, 272,4352, 280,12544, 288,2304, 296,10496, 304,6400,
+    312,14592, 320,1280, 328,9472, 336,5376, 344,13568, 352,3328, 360,11520,
+    368,7424, 376,15616, 384,768, 392,8960, 400,4864, 408,13056, 416,2816,
+    424,11008, 432,6912, 440,15104, 448,1792, 456,9984, 464,5888, 472,14080,
+    480,3840, 488,12032, 496,7936, 504,16128, 520,8320, 528,4224, 536,12416,
+    544,2176, 552,10368, 560,6272, 568,14464, 576,1152, 584,9344, 592,5248,
+    600,13440, 608,3200, 616,11392, 624,7296, 632,15488, 648,8832, 656,4736,
+    664,12928, 672,2688, 680,10880, 688,6784, 696,14976, 704,1664, 712,9856,
+    720,5760, 728,13952, 736,3712, 744,11904, 752,7808, 760,16000, 776,8576,
+    784,4480, 792,12672, 800,2432, 808,10624, 816,6528, 824,14720, 832,1408,
+    840,9600, 848,5504, 856,13696, 864,3456, 872,11648, 880,7552, 888,15744,
+    904,9088, 912,4992, 920,13184, 928,2944, 936,11136, 944,7040, 952,15232,
+    960,1920, 968,10112, 976,6016, 984,14208, 992,3968, 1000,12160, 1008,8064,
+    1016,16256, 1032,8256, 1040,4160, 1048,12352, 1056,2112, 1064,10304, 1072,6208,
+    1080,14400, 1096,9280, 1104,5184, 1112,13376, 1120,3136, 1128,11328, 1136,7232,
+    1144,15424, 1160,8768, 1168,4672, 1176,12864, 1184,2624, 1192,10816, 1200,6720,
+    1208,14912, 1216,1600, 1224,9792, 1232,5696, 1240,13888, 1248,3648, 1256,11840,
+    1264,7744, 1272,15936, 1288,8512, 1296,4416, 1304,12608, 1312,2368, 1320,10560,
+    1328,6464, 1336,14656, 1352,9536, 1360,5440, 1368,13632, 1376,3392, 1384,11584,
+    1392,7488, 1400,15680, 1416,9024, 1424,4928, 1432,13120, 1440,2880, 1448,11072,
+    1456,6976, 1464,15168, 1472,1856, 1480,10048, 1488,5952, 1496,14144, 1504,3904,
+    1512,12096, 1520,8000, 1528,16192, 1544,8384, 1552,4288, 1560,12480, 1568,2240,
+    1576,10432, 1584,6336, 1592,14528, 1608,9408, 1616,5312, 1624,13504, 1632,3264,
+    1640,11456, 1648,7360, 1656,15552, 1672,8896, 1680,4800, 1688,12992, 1696,2752,
+    1704,10944, 1712,6848, 1720,15040, 1736,9920, 1744,5824, 1752,14016, 1760,3776,
+    1768,11968, 1776,7872, 1784,16064, 1800,8640, 1808,4544, 1816,12736, 1824,2496,
+    1832,10688, 1840,6592, 1848,14784, 1864,9664, 1872,5568, 1880,13760, 1888,3520,
+    1896,11712, 1904,7616, 1912,15808, 1928,9152, 1936,5056, 1944,13248, 1952,3008,
+    1960,11200, 1968,7104, 1976,15296, 1992,10176, 2000,6080, 2008,14272, 2016,4032,
+    2024,12224, 2032,8128, 2040,16320, 2056,8224, 2064,4128, 2072,12320, 2088,10272,
+    2096,6176, 2104,14368, 2120,9248, 2128,5152, 2136,13344, 2144,3104, 2152,11296,
+    2160,7200, 2168,15392, 2184,8736, 2192,4640, 2200,12832, 2208,2592, 2216,10784,
+    2224,6688, 2232,14880, 2248,9760, 2256,5664, 2264,13856, 2272,3616, 2280,11808,
+    2288,7712, 2296,15904, 2312,8480, 2320,4384, 2328,12576, 2344,10528, 2352,6432,
+    2360,14624, 2376,9504, 2384,5408, 2392,13600, 2400,3360, 2408,11552, 2416,7456,
+    2424,15648, 2440,8992, 2448,4896, 2456,13088, 2464,2848, 2472,11040, 2480,6944,
+    2488,15136, 2504,10016, 2512,5920, 2520,14112, 2528,3872, 2536,12064, 2544,7968,
+    2552,16160, 2568,8352, 2576,4256, 2584,12448, 2600,10400, 2608,6304, 2616,14496,
+    2632,9376, 2640,5280, 2648,13472, 2656,3232, 2664,11424, 2672,7328, 2680,15520,
+    2696,8864, 2704,4768, 2712,12960, 2728,10912, 2736,6816, 2744,15008, 2760,9888,
+    2768,5792, 2776,13984, 2784,3744, 2792,11936, 2800,7840, 2808,16032, 2824,8608,
+    2832,4512, 2840,12704, 2856,10656, 2864,6560, 2872,14752, 2888,9632, 2896,5536,
+    2904,13728, 2912,3488, 2920,11680, 2928,7584, 2936,15776, 2952,9120, 2960,5024,
+    2968,13216, 2984,11168, 2992,7072, 3000,15264, 3016,10144, 3024,6048,
+    3032,14240, 3040,4000, 3048,12192, 3056,8096, 3064,16288, 3080,8288, 3088,4192,
+    3096,12384, 3112,10336, 3120,6240, 3128,14432, 3144,9312, 3152,5216, 3160,13408,
+    3176,11360, 3184,7264, 3192,15456, 3208,8800, 3216,4704, 3224,12896, 3240,10848,
+    3248,6752, 3256,14944, 3272,9824, 3280,5728, 3288,13920, 3296,3680, 3304,11872,
+    3312,7776, 3320,15968, 3336,8544, 3344,4448, 3352,12640, 3368,10592, 3376,6496,
+    3384,14688, 3400,9568, 3408,5472, 3416,13664, 3432,11616, 3440,7520, 3448,15712,
+    3464,9056, 3472,4960, 3480,13152, 3496,11104, 3504,7008, 3512,15200, 3528,10080,
+    3536,5984, 3544,14176, 3552,3936, 3560,12128, 3568,8032, 3576,16224, 3592,8416,
+    3600,4320, 3608,12512, 3624,10464, 3632,6368, 3640,14560, 3656,9440, 3664,5344,
+    3672,13536, 3688,11488, 3696,7392, 3704,15584, 3720,8928, 3728,4832, 3736,13024,
+    3752,10976, 3760,6880, 3768,15072, 3784,9952, 3792,5856, 3800,14048, 3816,12000,
+    3824,7904, 3832,16096, 3848,8672, 3856,4576, 3864,12768, 3880,10720, 3888,6624,
+    3896,14816, 3912,9696, 3920,5600, 3928,13792, 3944,11744, 3952,7648, 3960,15840,
+    3976,9184, 3984,5088, 3992,13280, 4008,11232, 4016,7136, 4024,15328, 4040,10208,
+    4048,6112, 4056,14304, 4072,12256, 4080,8160, 4088,16352, 4104,8208, 4120,12304,
+    4136,10256, 4144,6160, 4152,14352, 4168,9232, 4176,5136, 4184,13328, 4200,11280,
+    4208,7184, 4216,15376, 4232,8720, 4240,4624, 4248,12816, 4264,10768, 4272,6672,
+    4280,14864, 4296,9744, 4304,5648, 4312,13840, 4328,11792, 4336,7696, 4344,15888,
+    4360,8464, 4376,12560, 4392,10512, 4400,6416, 4408,14608, 4424,9488, 4432,5392,
+    4440,13584, 4456,11536, 4464,7440, 4472,15632, 4488,8976, 4496,4880, 4504,13072,
+    4520,11024, 4528,6928, 4536,15120, 4552,10000, 4560,5904, 4568,14096,
+    4584,12048, 4592,7952, 4600,16144, 4616,8336, 4632,12432, 4648,10384, 4656,6288,
+    4664,14480, 4680,9360, 4688,5264, 4696,13456, 4712,11408, 4720,7312, 4728,15504,
+    4744,8848, 4760,12944, 4776,10896, 4784,6800, 4792,14992, 4808,9872, 4816,5776,
+    4824,13968, 4840,11920, 4848,7824, 4856,16016, 4872,8592, 4888,12688,
+    4904,10640, 4912,6544, 4920,14736, 4936,9616, 4944,5520, 4952,13712, 4968,11664,
+    4976,7568, 4984,15760, 5000,9104, 5016,13200, 5032,11152, 5040,7056, 5048,15248,
+    5064,10128, 5072,6032, 5080,14224, 5096,12176, 5104,8080, 5112,16272, 5128,8272,
+    5144,12368, 5160,10320, 5168,6224, 5176,14416, 5192,9296, 5208,13392,
+    5224,11344, 5232,7248, 5240,15440, 5256,8784, 5272,12880, 5288,10832, 5296,6736,
+    5304,14928, 5320,9808, 5328,5712, 5336,13904, 5352,11856, 5360,7760, 5368,15952,
+    5384,8528, 5400,12624, 5416,10576, 5424,6480, 5432,14672, 5448,9552, 5464,13648,
+    5480,11600, 5488,7504, 5496,15696, 5512,9040, 5528,13136, 5544,11088, 5552,6992,
+    5560,15184, 5576,10064, 5584,5968, 5592,14160, 5608,12112, 5616,8016,
+    5624,16208, 5640,8400, 5656,12496, 5672,10448, 5680,6352, 5688,14544, 5704,9424,
+    5720,13520, 5736,11472, 5744,7376, 5752,15568, 5768,8912, 5784,13008,
+    5800,10960, 5808,6864, 5816,15056, 5832,9936, 5848,14032, 5864,11984, 5872,7888,
+    5880,16080, 5896,8656, 5912,12752, 5928,10704, 5936,6608, 5944,14800, 5960,9680,
+    5976,13776, 5992,11728, 6000,7632, 6008,15824, 6024,9168, 6040,13264,
+    6056,11216, 6064,7120, 6072,15312, 6088,10192, 6104,14288, 6120,12240,
+    6128,8144, 6136,16336, 6152,8240, 6168,12336, 6184,10288, 6200,14384, 6216,9264,
+    6232,13360, 6248,11312, 6256,7216, 6264,15408, 6280,8752, 6296,12848,
+    6312,10800, 6320,6704, 6328,14896, 6344,9776, 6360,13872, 6376,11824, 6384,7728,
+    6392,15920, 6408,8496, 6424,12592, 6440,10544, 6456,14640, 6472,9520,
+    6488,13616, 6504,11568, 6512,7472, 6520,15664, 6536,9008, 6552,13104,
+    6568,11056, 6576,6960, 6584,15152, 6600,10032, 6616,14128, 6632,12080,
+    6640,7984, 6648,16176, 6664,8368, 6680,12464, 6696,10416, 6712,14512, 6728,9392,
+    6744,13488, 6760,11440, 6768,7344, 6776,15536, 6792,8880, 6808,12976,
+    6824,10928, 6840,15024, 6856,9904, 6872,14000, 6888,11952, 6896,7856,
+    6904,16048, 6920,8624, 6936,12720, 6952,10672, 6968,14768, 6984,9648,
+    7000,13744, 7016,11696, 7024,7600, 7032,15792, 7048,9136, 7064,13232,
+    7080,11184, 7096,15280, 7112,10160, 7128,14256, 7144,12208, 7152,8112,
+    7160,16304, 7176,8304, 7192,12400, 7208,10352, 7224,14448, 7240,9328,
+    7256,13424, 7272,11376, 7288,15472, 7304,8816, 7320,12912, 7336,10864,
+    7352,14960, 7368,9840, 7384,13936, 7400,11888, 7408,7792, 7416,15984, 7432,8560,
+    7448,12656, 7464,10608, 7480,14704, 7496,9584, 7512,13680, 7528,11632,
+    7544,15728, 7560,9072, 7576,13168, 7592,11120, 7608,15216, 7624,10096,
+    7640,14192, 7656,12144, 7664,8048, 7672,16240, 7688,8432, 7704,12528,
+    7720,10480, 7736,14576, 7752,9456, 7768,13552, 7784,11504, 7800,15600,
+    7816,8944, 7832,13040, 7848,10992, 7864,15088, 7880,9968, 7896,14064,
+    7912,12016, 7928,16112, 7944,8688, 7960,12784, 7976,10736, 7992,14832,
+    8008,9712, 8024,13808, 8040,11760, 8056,15856, 8072,9200, 8088,13296,
+    8104,11248, 8120,15344, 8136,10224, 8152,14320, 8168,12272, 8184,16368,
+    8216,12296, 8232,10248, 8248,14344, 8264,9224, 8280,13320, 8296,11272,
+    8312,15368, 8328,8712, 8344,12808, 8360,10760, 8376,14856, 8392,9736,
+    8408,13832, 8424,11784, 8440,15880, 8472,12552, 8488,10504, 8504,14600,
+    8520,9480, 8536,13576, 8552,11528, 8568,15624, 8584,8968, 8600,13064,
+    8616,11016, 8632,15112, 8648,9992, 8664,14088, 8680,12040, 8696,16136,
+    8728,12424, 8744,10376, 8760,14472, 8776,9352, 8792,13448, 8808,11400,
+    8824,15496, 8856,12936, 8872,10888, 8888,14984, 8904,9864, 8920,13960,
+    8936,11912, 8952,16008, 8984,12680, 9000,10632, 9016,14728, 9032,9608,
+    9048,13704, 9064,11656, 9080,15752, 9112,13192, 9128,11144, 9144,15240,
+    9160,10120, 9176,14216, 9192,12168, 9208,16264, 9240,12360, 9256,10312,
+    9272,14408, 9304,13384, 9320,11336, 9336,15432, 9368,12872, 9384,10824,
+    9400,14920, 9416,9800, 9432,13896, 9448,11848, 9464,15944, 9496,12616,
+    9512,10568, 9528,14664, 9560,13640, 9576,11592, 9592,15688, 9624,13128,
+    9640,11080, 9656,15176, 9672,10056, 9688,14152, 9704,12104, 9720,16200,
+    9752,12488, 9768,10440, 9784,14536, 9816,13512, 9832,11464, 9848,15560,
+    9880,13000, 9896,10952, 9912,15048, 9944,14024, 9960,11976, 9976,16072,
+    10008,12744, 10024,10696, 10040,14792, 10072,13768, 10088,11720, 10104,15816,
+    10136,13256, 10152,11208, 10168,15304, 10200,14280, 10216,12232, 10232,16328,
+    10264,12328, 10296,14376, 10328,13352, 10344,11304, 10360,15400, 10392,12840,
+    10408,10792, 10424,14888, 10456,13864, 10472,11816, 10488,15912, 10520,12584,
+    10552,14632, 10584,13608, 10600,11560, 10616,15656, 10648,13096, 10664,11048,
+    10680,15144, 10712,14120, 10728,12072, 10744,16168, 10776,12456, 10808,14504,
+    10840,13480, 10856,11432, 10872,15528, 10904,12968, 10936,15016, 10968,13992,
+    10984,11944, 11000,16040, 11032,12712, 11064,14760, 11096,13736, 11112,11688,
+    11128,15784, 11160,13224, 11192,15272, 11224,14248, 11240,12200, 11256,16296,
+    11288,12392, 11320,14440, 11352,13416, 11384,15464, 11416,12904, 11448,14952,
+    11480,13928, 11496,11880, 11512,15976, 11544,12648, 11576,14696, 11608,13672,
+    11640,15720, 11672,13160, 11704,15208, 11736,14184, 11752,12136, 11768,16232,
+    11800,12520, 11832,14568, 11864,13544, 11896,15592, 11928,13032, 11960,15080,
+    11992,14056, 12024,16104, 12056,12776, 12088,14824, 12120,13800, 12152,15848,
+    12184,13288, 12216,15336, 12248,14312, 12280,16360, 12344,14360, 12376,13336,
+    12408,15384, 12440,12824, 12472,14872, 12504,13848, 12536,15896, 12600,14616,
+    12632,13592, 12664,15640, 12696,13080, 12728,15128, 12760,14104, 12792,16152,
+    12856,14488, 12888,13464, 12920,15512, 12984,15000, 13016,13976, 13048,16024,
+    13112,14744, 13144,13720, 13176,15768, 13240,15256, 13272,14232, 13304,16280,
+    13368,14424, 13432,15448, 13496,14936, 13528,13912, 13560,15960, 13624,14680,
+    13688,15704, 13752,15192, 13784,14168, 13816,16216, 13880,14552, 13944,15576,
+    14008,15064, 14072,16088, 14136,14808, 14200,15832, 14264,15320, 14328,16344,
+    14456,15416, 14520,14904, 14584,15928, 14712,15672, 14776,15160, 14840,16184,
+    14968,15544, 15096,16056, 15224,15800, 15352,16312, 15608,15992, 15864,16248
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREVIDX_FXT_4096)
+const uint16_t armBitRevIndexTable_fixed_4096[ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH] =
+{
+    /* radix 4, size 4032 */
+    8,16384, 16,8192, 24,24576, 32,4096, 40,20480, 48,12288, 56,28672, 64,2048,
+    72,18432, 80,10240, 88,26624, 96,6144, 104,22528, 112,14336, 120,30720,
+    128,1024, 136,17408, 144,9216, 152,25600, 160,5120, 168,21504, 176,13312,
+    184,29696, 192,3072, 200,19456, 208,11264, 216,27648, 224,7168, 232,23552,
+    240,15360, 248,31744, 256,512, 264,16896, 272,8704, 280,25088, 288,4608,
+    296,20992, 304,12800, 312,29184, 320,2560, 328,18944, 336,10752, 344,27136,
+    352,6656, 360,23040, 368,14848, 376,31232, 384,1536, 392,17920, 400,9728,
+    408,26112, 416,5632, 424,22016, 432,13824, 440,30208, 448,3584, 456,19968,
+    464,11776, 472,28160, 480,7680, 488,24064, 496,15872, 504,32256, 520,16640,
+    528,8448, 536,24832, 544,4352, 552,20736, 560,12544, 568,28928, 576,2304,
+    584,18688, 592,10496, 600,26880, 608,6400, 616,22784, 624,14592, 632,30976,
+    640,1280, 648,17664, 656,9472, 664,25856, 672,5376, 680,21760, 688,13568,
+    696,29952, 704,3328, 712,19712, 720,11520, 728,27904, 736,7424, 744,23808,
+    752,15616, 760,32000, 776,17152, 784,8960, 792,25344, 800,4864, 808,21248,
+    816,13056, 824,29440, 832,2816, 840,19200, 848,11008, 856,27392, 864,6912,
+    872,23296, 880,15104, 888,31488, 896,1792, 904,18176, 912,9984, 920,26368,
+    928,5888, 936,22272, 944,14080, 952,30464, 960,3840, 968,20224, 976,12032,
+    984,28416, 992,7936, 1000,24320, 1008,16128, 1016,32512, 1032,16512, 1040,8320,
+    1048,24704, 1056,4224, 1064,20608, 1072,12416, 1080,28800, 1088,2176,
+    1096,18560, 1104,10368, 1112,26752, 1120,6272, 1128,22656, 1136,14464,
+    1144,30848, 1160,17536, 1168,9344, 1176,25728, 1184,5248, 1192,21632,
+    1200,13440, 1208,29824, 1216,3200, 1224,19584, 1232,11392, 1240,27776,
+    1248,7296, 1256,23680, 1264,15488, 1272,31872, 1288,17024, 1296,8832,
+    1304,25216, 1312,4736, 1320,21120, 1328,12928, 1336,29312, 1344,2688,
+    1352,19072, 1360,10880, 1368,27264, 1376,6784, 1384,23168, 1392,14976,
+    1400,31360, 1408,1664, 1416,18048, 1424,9856, 1432,26240, 1440,5760, 1448,22144,
+    1456,13952, 1464,30336, 1472,3712, 1480,20096, 1488,11904, 1496,28288,
+    1504,7808, 1512,24192, 1520,16000, 1528,32384, 1544,16768, 1552,8576,
+    1560,24960, 1568,4480, 1576,20864, 1584,12672, 1592,29056, 1600,2432,
+    1608,18816, 1616,10624, 1624,27008, 1632,6528, 1640,22912, 1648,14720,
+    1656,31104, 1672,17792, 1680,9600, 1688,25984, 1696,5504, 1704,21888,
+    1712,13696, 1720,30080, 1728,3456, 1736,19840, 1744,11648, 1752,28032,
+    1760,7552, 1768,23936, 1776,15744, 1784,32128, 1800,17280, 1808,9088,
+    1816,25472, 1824,4992, 1832,21376, 1840,13184, 1848,29568, 1856,2944,
+    1864,19328, 1872,11136, 1880,27520, 1888,7040, 1896,23424, 1904,15232,
+    1912,31616, 1928,18304, 1936,10112, 1944,26496, 1952,6016, 1960,22400,
+    1968,14208, 1976,30592, 1984,3968, 1992,20352, 2000,12160, 2008,28544,
+    2016,8064, 2024,24448, 2032,16256, 2040,32640, 2056,16448, 2064,8256,
+    2072,24640, 2080,4160, 2088,20544, 2096,12352, 2104,28736, 2120,18496,
+    2128,10304, 2136,26688, 2144,6208, 2152,22592, 2160,14400, 2168,30784,
+    2184,17472, 2192,9280, 2200,25664, 2208,5184, 2216,21568, 2224,13376,
+    2232,29760, 2240,3136, 2248,19520, 2256,11328, 2264,27712, 2272,7232,
+    2280,23616, 2288,15424, 2296,31808, 2312,16960, 2320,8768, 2328,25152,
+    2336,4672, 2344,21056, 2352,12864, 2360,29248, 2368,2624, 2376,19008,
+    2384,10816, 2392,27200, 2400,6720, 2408,23104, 2416,14912, 2424,31296,
+    2440,17984, 2448,9792, 2456,26176, 2464,5696, 2472,22080, 2480,13888,
+    2488,30272, 2496,3648, 2504,20032, 2512,11840, 2520,28224, 2528,7744,
+    2536,24128, 2544,15936, 2552,32320, 2568,16704, 2576,8512, 2584,24896,
+    2592,4416, 2600,20800, 2608,12608, 2616,28992, 2632,18752, 2640,10560,
+    2648,26944, 2656,6464, 2664,22848, 2672,14656, 2680,31040, 2696,17728,
+    2704,9536, 2712,25920, 2720,5440, 2728,21824, 2736,13632, 2744,30016, 2752,3392,
+    2760,19776, 2768,11584, 2776,27968, 2784,7488, 2792,23872, 2800,15680,
+    2808,32064, 2824,17216, 2832,9024, 2840,25408, 2848,4928, 2856,21312,
+    2864,13120, 2872,29504, 2888,19264, 2896,11072, 2904,27456, 2912,6976,
+    2920,23360, 2928,15168, 2936,31552, 2952,18240, 2960,10048, 2968,26432,
+    2976,5952, 2984,22336, 2992,14144, 3000,30528, 3008,3904, 3016,20288,
+    3024,12096, 3032,28480, 3040,8000, 3048,24384, 3056,16192, 3064,32576,
+    3080,16576, 3088,8384, 3096,24768, 3104,4288, 3112,20672, 3120,12480,
+    3128,28864, 3144,18624, 3152,10432, 3160,26816, 3168,6336, 3176,22720,
+    3184,14528, 3192,30912, 3208,17600, 3216,9408, 3224,25792, 3232,5312,
+    3240,21696, 3248,13504, 3256,29888, 3272,19648, 3280,11456, 3288,27840,
+    3296,7360, 3304,23744, 3312,15552, 3320,31936, 3336,17088, 3344,8896,
+    3352,25280, 3360,4800, 3368,21184, 3376,12992, 3384,29376, 3400,19136,
+    3408,10944, 3416,27328, 3424,6848, 3432,23232, 3440,15040, 3448,31424,
+    3464,18112, 3472,9920, 3480,26304, 3488,5824, 3496,22208, 3504,14016,
+    3512,30400, 3520,3776, 3528,20160, 3536,11968, 3544,28352, 3552,7872,
+    3560,24256, 3568,16064, 3576,32448, 3592,16832, 3600,8640, 3608,25024,
+    3616,4544, 3624,20928, 3632,12736, 3640,29120, 3656,18880, 3664,10688,
+    3672,27072, 3680,6592, 3688,22976, 3696,14784, 3704,31168, 3720,17856,
+    3728,9664, 3736,26048, 3744,5568, 3752,21952, 3760,13760, 3768,30144,
+    3784,19904, 3792,11712, 3800,28096, 3808,7616, 3816,24000, 3824,15808,
+    3832,32192, 3848,17344, 3856,9152, 3864,25536, 3872,5056, 3880,21440,
+    3888,13248, 3896,29632, 3912,19392, 3920,11200, 3928,27584, 3936,7104,
+    3944,23488, 3952,15296, 3960,31680, 3976,18368, 3984,10176, 3992,26560,
+    4000,6080, 4008,22464, 4016,14272, 4024,30656, 4040,20416, 4048,12224,
+    4056,28608, 4064,8128, 4072,24512, 4080,16320, 4088,32704, 4104,16416,
+    4112,8224, 4120,24608, 4136,20512, 4144,12320, 4152,28704, 4168,18464,
+    4176,10272, 4184,26656, 4192,6176, 4200,22560, 4208,14368, 4216,30752,
+    4232,17440, 4240,9248, 4248,25632, 4256,5152, 4264,21536, 4272,13344,
+    4280,29728, 4296,19488, 4304,11296, 4312,27680, 4320,7200, 4328,23584,
+    4336,15392, 4344,31776, 4360,16928, 4368,8736, 4376,25120, 4384,4640,
+    4392,21024, 4400,12832, 4408,29216, 4424,18976, 4432,10784, 4440,27168,
+    4448,6688, 4456,23072, 4464,14880, 4472,31264, 4488,17952, 4496,9760,
+    4504,26144, 4512,5664, 4520,22048, 4528,13856, 4536,30240, 4552,20000,
+    4560,11808, 4568,28192, 4576,7712, 4584,24096, 4592,15904, 4600,32288,
+    4616,16672, 4624,8480, 4632,24864, 4648,20768, 4656,12576, 4664,28960,
+    4680,18720, 4688,10528, 4696,26912, 4704,6432, 4712,22816, 4720,14624,
+    4728,31008, 4744,17696, 4752,9504, 4760,25888, 4768,5408, 4776,21792,
+    4784,13600, 4792,29984, 4808,19744, 4816,11552, 4824,27936, 4832,7456,
+    4840,23840, 4848,15648, 4856,32032, 4872,17184, 4880,8992, 4888,25376,
+    4904,21280, 4912,13088, 4920,29472, 4936,19232, 4944,11040, 4952,27424,
+    4960,6944, 4968,23328, 4976,15136, 4984,31520, 5000,18208, 5008,10016,
+    5016,26400, 5024,5920, 5032,22304, 5040,14112, 5048,30496, 5064,20256,
+    5072,12064, 5080,28448, 5088,7968, 5096,24352, 5104,16160, 5112,32544,
+    5128,16544, 5136,8352, 5144,24736, 5160,20640, 5168,12448, 5176,28832,
+    5192,18592, 5200,10400, 5208,26784, 5216,6304, 5224,22688, 5232,14496,
+    5240,30880, 5256,17568, 5264,9376, 5272,25760, 5288,21664, 5296,13472,
+    5304,29856, 5320,19616, 5328,11424, 5336,27808, 5344,7328, 5352,23712,
+    5360,15520, 5368,31904, 5384,17056, 5392,8864, 5400,25248, 5416,21152,
+    5424,12960, 5432,29344, 5448,19104, 5456,10912, 5464,27296, 5472,6816,
+    5480,23200, 5488,15008, 5496,31392, 5512,18080, 5520,9888, 5528,26272,
+    5536,5792, 5544,22176, 5552,13984, 5560,30368, 5576,20128, 5584,11936,
+    5592,28320, 5600,7840, 5608,24224, 5616,16032, 5624,32416, 5640,16800,
+    5648,8608, 5656,24992, 5672,20896, 5680,12704, 5688,29088, 5704,18848,
+    5712,10656, 5720,27040, 5728,6560, 5736,22944, 5744,14752, 5752,31136,
+    5768,17824, 5776,9632, 5784,26016, 5800,21920, 5808,13728, 5816,30112,
+    5832,19872, 5840,11680, 5848,28064, 5856,7584, 5864,23968, 5872,15776,
+    5880,32160, 5896,17312, 5904,9120, 5912,25504, 5928,21408, 5936,13216,
+    5944,29600, 5960,19360, 5968,11168, 5976,27552, 5984,7072, 5992,23456,
+    6000,15264, 6008,31648, 6024,18336, 6032,10144, 6040,26528, 6056,22432,
+    6064,14240, 6072,30624, 6088,20384, 6096,12192, 6104,28576, 6112,8096,
+    6120,24480, 6128,16288, 6136,32672, 6152,16480, 6160,8288, 6168,24672,
+    6184,20576, 6192,12384, 6200,28768, 6216,18528, 6224,10336, 6232,26720,
+    6248,22624, 6256,14432, 6264,30816, 6280,17504, 6288,9312, 6296,25696,
+    6312,21600, 6320,13408, 6328,29792, 6344,19552, 6352,11360, 6360,27744,
+    6368,7264, 6376,23648, 6384,15456, 6392,31840, 6408,16992, 6416,8800,
+    6424,25184, 6440,21088, 6448,12896, 6456,29280, 6472,19040, 6480,10848,
+    6488,27232, 6496,6752, 6504,23136, 6512,14944, 6520,31328, 6536,18016,
+    6544,9824, 6552,26208, 6568,22112, 6576,13920, 6584,30304, 6600,20064,
+    6608,11872, 6616,28256, 6624,7776, 6632,24160, 6640,15968, 6648,32352,
+    6664,16736, 6672,8544, 6680,24928, 6696,20832, 6704,12640, 6712,29024,
+    6728,18784, 6736,10592, 6744,26976, 6760,22880, 6768,14688, 6776,31072,
+    6792,17760, 6800,9568, 6808,25952, 6824,21856, 6832,13664, 6840,30048,
+    6856,19808, 6864,11616, 6872,28000, 6880,7520, 6888,23904, 6896,15712,
+    6904,32096, 6920,17248, 6928,9056, 6936,25440, 6952,21344, 6960,13152,
+    6968,29536, 6984,19296, 6992,11104, 7000,27488, 7016,23392, 7024,15200,
+    7032,31584, 7048,18272, 7056,10080, 7064,26464, 7080,22368, 7088,14176,
+    7096,30560, 7112,20320, 7120,12128, 7128,28512, 7136,8032, 7144,24416,
+    7152,16224, 7160,32608, 7176,16608, 7184,8416, 7192,24800, 7208,20704,
+    7216,12512, 7224,28896, 7240,18656, 7248,10464, 7256,26848, 7272,22752,
+    7280,14560, 7288,30944, 7304,17632, 7312,9440, 7320,25824, 7336,21728,
+    7344,13536, 7352,29920, 7368,19680, 7376,11488, 7384,27872, 7400,23776,
+    7408,15584, 7416,31968, 7432,17120, 7440,8928, 7448,25312, 7464,21216,
+    7472,13024, 7480,29408, 7496,19168, 7504,10976, 7512,27360, 7528,23264,
+    7536,15072, 7544,31456, 7560,18144, 7568,9952, 7576,26336, 7592,22240,
+    7600,14048, 7608,30432, 7624,20192, 7632,12000, 7640,28384, 7648,7904,
+    7656,24288, 7664,16096, 7672,32480, 7688,16864, 7696,8672, 7704,25056,
+    7720,20960, 7728,12768, 7736,29152, 7752,18912, 7760,10720, 7768,27104,
+    7784,23008, 7792,14816, 7800,31200, 7816,17888, 7824,9696, 7832,26080,
+    7848,21984, 7856,13792, 7864,30176, 7880,19936, 7888,11744, 7896,28128,
+    7912,24032, 7920,15840, 7928,32224, 7944,17376, 7952,9184, 7960,25568,
+    7976,21472, 7984,13280, 7992,29664, 8008,19424, 8016,11232, 8024,27616,
+    8040,23520, 8048,15328, 8056,31712, 8072,18400, 8080,10208, 8088,26592,
+    8104,22496, 8112,14304, 8120,30688, 8136,20448, 8144,12256, 8152,28640,
+    8168,24544, 8176,16352, 8184,32736, 8200,16400, 8216,24592, 8232,20496,
+    8240,12304, 8248,28688, 8264,18448, 8272,10256, 8280,26640, 8296,22544,
+    8304,14352, 8312,30736, 8328,17424, 8336,9232, 8344,25616, 8360,21520,
+    8368,13328, 8376,29712, 8392,19472, 8400,11280, 8408,27664, 8424,23568,
+    8432,15376, 8440,31760, 8456,16912, 8464,8720, 8472,25104, 8488,21008,
+    8496,12816, 8504,29200, 8520,18960, 8528,10768, 8536,27152, 8552,23056,
+    8560,14864, 8568,31248, 8584,17936, 8592,9744, 8600,26128, 8616,22032,
+    8624,13840, 8632,30224, 8648,19984, 8656,11792, 8664,28176, 8680,24080,
+    8688,15888, 8696,32272, 8712,16656, 8728,24848, 8744,20752, 8752,12560,
+    8760,28944, 8776,18704, 8784,10512, 8792,26896, 8808,22800, 8816,14608,
+    8824,30992, 8840,17680, 8848,9488, 8856,25872, 8872,21776, 8880,13584,
+    8888,29968, 8904,19728, 8912,11536, 8920,27920, 8936,23824, 8944,15632,
+    8952,32016, 8968,17168, 8984,25360, 9000,21264, 9008,13072, 9016,29456,
+    9032,19216, 9040,11024, 9048,27408, 9064,23312, 9072,15120, 9080,31504,
+    9096,18192, 9104,10000, 9112,26384, 9128,22288, 9136,14096, 9144,30480,
+    9160,20240, 9168,12048, 9176,28432, 9192,24336, 9200,16144, 9208,32528,
+    9224,16528, 9240,24720, 9256,20624, 9264,12432, 9272,28816, 9288,18576,
+    9296,10384, 9304,26768, 9320,22672, 9328,14480, 9336,30864, 9352,17552,
+    9368,25744, 9384,21648, 9392,13456, 9400,29840, 9416,19600, 9424,11408,
+    9432,27792, 9448,23696, 9456,15504, 9464,31888, 9480,17040, 9496,25232,
+    9512,21136, 9520,12944, 9528,29328, 9544,19088, 9552,10896, 9560,27280,
+    9576,23184, 9584,14992, 9592,31376, 9608,18064, 9616,9872, 9624,26256,
+    9640,22160, 9648,13968, 9656,30352, 9672,20112, 9680,11920, 9688,28304,
+    9704,24208, 9712,16016, 9720,32400, 9736,16784, 9752,24976, 9768,20880,
+    9776,12688, 9784,29072, 9800,18832, 9808,10640, 9816,27024, 9832,22928,
+    9840,14736, 9848,31120, 9864,17808, 9880,26000, 9896,21904, 9904,13712,
+    9912,30096, 9928,19856, 9936,11664, 9944,28048, 9960,23952, 9968,15760,
+    9976,32144, 9992,17296, 10008,25488, 10024,21392, 10032,13200, 10040,29584,
+    10056,19344, 10064,11152, 10072,27536, 10088,23440, 10096,15248, 10104,31632,
+    10120,18320, 10136,26512, 10152,22416, 10160,14224, 10168,30608, 10184,20368,
+    10192,12176, 10200,28560, 10216,24464, 10224,16272, 10232,32656, 10248,16464,
+    10264,24656, 10280,20560, 10288,12368, 10296,28752, 10312,18512, 10328,26704,
+    10344,22608, 10352,14416, 10360,30800, 10376,17488, 10392,25680, 10408,21584,
+    10416,13392, 10424,29776, 10440,19536, 10448,11344, 10456,27728, 10472,23632,
+    10480,15440, 10488,31824, 10504,16976, 10520,25168, 10536,21072, 10544,12880,
+    10552,29264, 10568,19024, 10576,10832, 10584,27216, 10600,23120, 10608,14928,
+    10616,31312, 10632,18000, 10648,26192, 10664,22096, 10672,13904, 10680,30288,
+    10696,20048, 10704,11856, 10712,28240, 10728,24144, 10736,15952, 10744,32336,
+    10760,16720, 10776,24912, 10792,20816, 10800,12624, 10808,29008, 10824,18768,
+    10840,26960, 10856,22864, 10864,14672, 10872,31056, 10888,17744, 10904,25936,
+    10920,21840, 10928,13648, 10936,30032, 10952,19792, 10960,11600, 10968,27984,
+    10984,23888, 10992,15696, 11000,32080, 11016,17232, 11032,25424, 11048,21328,
+    11056,13136, 11064,29520, 11080,19280, 11096,27472, 11112,23376, 11120,15184,
+    11128,31568, 11144,18256, 11160,26448, 11176,22352, 11184,14160, 11192,30544,
+    11208,20304, 11216,12112, 11224,28496, 11240,24400, 11248,16208, 11256,32592,
+    11272,16592, 11288,24784, 11304,20688, 11312,12496, 11320,28880, 11336,18640,
+    11352,26832, 11368,22736, 11376,14544, 11384,30928, 11400,17616, 11416,25808,
+    11432,21712, 11440,13520, 11448,29904, 11464,19664, 11480,27856, 11496,23760,
+    11504,15568, 11512,31952, 11528,17104, 11544,25296, 11560,21200, 11568,13008,
+    11576,29392, 11592,19152, 11608,27344, 11624,23248, 11632,15056, 11640,31440,
+    11656,18128, 11672,26320, 11688,22224, 11696,14032, 11704,30416, 11720,20176,
+    11728,11984, 11736,28368, 11752,24272, 11760,16080, 11768,32464, 11784,16848,
+    11800,25040, 11816,20944, 11824,12752, 11832,29136, 11848,18896, 11864,27088,
+    11880,22992, 11888,14800, 11896,31184, 11912,17872, 11928,26064, 11944,21968,
+    11952,13776, 11960,30160, 11976,19920, 11992,28112, 12008,24016, 12016,15824,
+    12024,32208, 12040,17360, 12056,25552, 12072,21456, 12080,13264, 12088,29648,
+    12104,19408, 12120,27600, 12136,23504, 12144,15312, 12152,31696, 12168,18384,
+    12184,26576, 12200,22480, 12208,14288, 12216,30672, 12232,20432, 12248,28624,
+    12264,24528, 12272,16336, 12280,32720, 12296,16432, 12312,24624, 12328,20528,
+    12344,28720, 12360,18480, 12376,26672, 12392,22576, 12400,14384, 12408,30768,
+    12424,17456, 12440,25648, 12456,21552, 12464,13360, 12472,29744, 12488,19504,
+    12504,27696, 12520,23600, 12528,15408, 12536,31792, 12552,16944, 12568,25136,
+    12584,21040, 12592,12848, 12600,29232, 12616,18992, 12632,27184, 12648,23088,
+    12656,14896, 12664,31280, 12680,17968, 12696,26160, 12712,22064, 12720,13872,
+    12728,30256, 12744,20016, 12760,28208, 12776,24112, 12784,15920, 12792,32304,
+    12808,16688, 12824,24880, 12840,20784, 12856,28976, 12872,18736, 12888,26928,
+    12904,22832, 12912,14640, 12920,31024, 12936,17712, 12952,25904, 12968,21808,
+    12976,13616, 12984,30000, 13000,19760, 13016,27952, 13032,23856, 13040,15664,
+    13048,32048, 13064,17200, 13080,25392, 13096,21296, 13112,29488, 13128,19248,
+    13144,27440, 13160,23344, 13168,15152, 13176,31536, 13192,18224, 13208,26416,
+    13224,22320, 13232,14128, 13240,30512, 13256,20272, 13272,28464, 13288,24368,
+    13296,16176, 13304,32560, 13320,16560, 13336,24752, 13352,20656, 13368,28848,
+    13384,18608, 13400,26800, 13416,22704, 13424,14512, 13432,30896, 13448,17584,
+    13464,25776, 13480,21680, 13496,29872, 13512,19632, 13528,27824, 13544,23728,
+    13552,15536, 13560,31920, 13576,17072, 13592,25264, 13608,21168, 13624,29360,
+    13640,19120, 13656,27312, 13672,23216, 13680,15024, 13688,31408, 13704,18096,
+    13720,26288, 13736,22192, 13744,14000, 13752,30384, 13768,20144, 13784,28336,
+    13800,24240, 13808,16048, 13816,32432, 13832,16816, 13848,25008, 13864,20912,
+    13880,29104, 13896,18864, 13912,27056, 13928,22960, 13936,14768, 13944,31152,
+    13960,17840, 13976,26032, 13992,21936, 14008,30128, 14024,19888, 14040,28080,
+    14056,23984, 14064,15792, 14072,32176, 14088,17328, 14104,25520, 14120,21424,
+    14136,29616, 14152,19376, 14168,27568, 14184,23472, 14192,15280, 14200,31664,
+    14216,18352, 14232,26544, 14248,22448, 14264,30640, 14280,20400, 14296,28592,
+    14312,24496, 14320,16304, 14328,32688, 14344,16496, 14360,24688, 14376,20592,
+    14392,28784, 14408,18544, 14424,26736, 14440,22640, 14456,30832, 14472,17520,
+    14488,25712, 14504,21616, 14520,29808, 14536,19568, 14552,27760, 14568,23664,
+    14576,15472, 14584,31856, 14600,17008, 14616,25200, 14632,21104, 14648,29296,
+    14664,19056, 14680,27248, 14696,23152, 14704,14960, 14712,31344, 14728,18032,
+    14744,26224, 14760,22128, 14776,30320, 14792,20080, 14808,28272, 14824,24176,
+    14832,15984, 14840,32368, 14856,16752, 14872,24944, 14888,20848, 14904,29040,
+    14920,18800, 14936,26992, 14952,22896, 14968,31088, 14984,17776, 15000,25968,
+    15016,21872, 15032,30064, 15048,19824, 15064,28016, 15080,23920, 15088,15728,
+    15096,32112, 15112,17264, 15128,25456, 15144,21360, 15160,29552, 15176,19312,
+    15192,27504, 15208,23408, 15224,31600, 15240,18288, 15256,26480, 15272,22384,
+    15288,30576, 15304,20336, 15320,28528, 15336,24432, 15344,16240, 15352,32624,
+    15368,16624, 15384,24816, 15400,20720, 15416,28912, 15432,18672, 15448,26864,
+    15464,22768, 15480,30960, 15496,17648, 15512,25840, 15528,21744, 15544,29936,
+    15560,19696, 15576,27888, 15592,23792, 15608,31984, 15624,17136, 15640,25328,
+    15656,21232, 15672,29424, 15688,19184, 15704,27376, 15720,23280, 15736,31472,
+    15752,18160, 15768,26352, 15784,22256, 15800,30448, 15816,20208, 15832,28400,
+    15848,24304, 15856,16112, 15864,32496, 15880,16880, 15896,25072, 15912,20976,
+    15928,29168, 15944,18928, 15960,27120, 15976,23024, 15992,31216, 16008,17904,
+    16024,26096, 16040,22000, 16056,30192, 16072,19952, 16088,28144, 16104,24048,
+    16120,32240, 16136,17392, 16152,25584, 16168,21488, 16184,29680, 16200,19440,
+    16216,27632, 16232,23536, 16248,31728, 16264,18416, 16280,26608, 16296,22512,
+    16312,30704, 16328,20464, 16344,28656, 16360,24560, 16376,32752, 16408,24584,
+    16424,20488, 16440,28680, 16456,18440, 16472,26632, 16488,22536, 16504,30728,
+    16520,17416, 16536,25608, 16552,21512, 16568,29704, 16584,19464, 16600,27656,
+    16616,23560, 16632,31752, 16648,16904, 16664,25096, 16680,21000, 16696,29192,
+    16712,18952, 16728,27144, 16744,23048, 16760,31240, 16776,17928, 16792,26120,
+    16808,22024, 16824,30216, 16840,19976, 16856,28168, 16872,24072, 16888,32264,
+    16920,24840, 16936,20744, 16952,28936, 16968,18696, 16984,26888, 17000,22792,
+    17016,30984, 17032,17672, 17048,25864, 17064,21768, 17080,29960, 17096,19720,
+    17112,27912, 17128,23816, 17144,32008, 17176,25352, 17192,21256, 17208,29448,
+    17224,19208, 17240,27400, 17256,23304, 17272,31496, 17288,18184, 17304,26376,
+    17320,22280, 17336,30472, 17352,20232, 17368,28424, 17384,24328, 17400,32520,
+    17432,24712, 17448,20616, 17464,28808, 17480,18568, 17496,26760, 17512,22664,
+    17528,30856, 17560,25736, 17576,21640, 17592,29832, 17608,19592, 17624,27784,
+    17640,23688, 17656,31880, 17688,25224, 17704,21128, 17720,29320, 17736,19080,
+    17752,27272, 17768,23176, 17784,31368, 17800,18056, 17816,26248, 17832,22152,
+    17848,30344, 17864,20104, 17880,28296, 17896,24200, 17912,32392, 17944,24968,
+    17960,20872, 17976,29064, 17992,18824, 18008,27016, 18024,22920, 18040,31112,
+    18072,25992, 18088,21896, 18104,30088, 18120,19848, 18136,28040, 18152,23944,
+    18168,32136, 18200,25480, 18216,21384, 18232,29576, 18248,19336, 18264,27528,
+    18280,23432, 18296,31624, 18328,26504, 18344,22408, 18360,30600, 18376,20360,
+    18392,28552, 18408,24456, 18424,32648, 18456,24648, 18472,20552, 18488,28744,
+    18520,26696, 18536,22600, 18552,30792, 18584,25672, 18600,21576, 18616,29768,
+    18632,19528, 18648,27720, 18664,23624, 18680,31816, 18712,25160, 18728,21064,
+    18744,29256, 18760,19016, 18776,27208, 18792,23112, 18808,31304, 18840,26184,
+    18856,22088, 18872,30280, 18888,20040, 18904,28232, 18920,24136, 18936,32328,
+    18968,24904, 18984,20808, 19000,29000, 19032,26952, 19048,22856, 19064,31048,
+    19096,25928, 19112,21832, 19128,30024, 19144,19784, 19160,27976, 19176,23880,
+    19192,32072, 19224,25416, 19240,21320, 19256,29512, 19288,27464, 19304,23368,
+    19320,31560, 19352,26440, 19368,22344, 19384,30536, 19400,20296, 19416,28488,
+    19432,24392, 19448,32584, 19480,24776, 19496,20680, 19512,28872, 19544,26824,
+    19560,22728, 19576,30920, 19608,25800, 19624,21704, 19640,29896, 19672,27848,
+    19688,23752, 19704,31944, 19736,25288, 19752,21192, 19768,29384, 19800,27336,
+    19816,23240, 19832,31432, 19864,26312, 19880,22216, 19896,30408, 19912,20168,
+    19928,28360, 19944,24264, 19960,32456, 19992,25032, 20008,20936, 20024,29128,
+    20056,27080, 20072,22984, 20088,31176, 20120,26056, 20136,21960, 20152,30152,
+    20184,28104, 20200,24008, 20216,32200, 20248,25544, 20264,21448, 20280,29640,
+    20312,27592, 20328,23496, 20344,31688, 20376,26568, 20392,22472, 20408,30664,
+    20440,28616, 20456,24520, 20472,32712, 20504,24616, 20536,28712, 20568,26664,
+    20584,22568, 20600,30760, 20632,25640, 20648,21544, 20664,29736, 20696,27688,
+    20712,23592, 20728,31784, 20760,25128, 20776,21032, 20792,29224, 20824,27176,
+    20840,23080, 20856,31272, 20888,26152, 20904,22056, 20920,30248, 20952,28200,
+    20968,24104, 20984,32296, 21016,24872, 21048,28968, 21080,26920, 21096,22824,
+    21112,31016, 21144,25896, 21160,21800, 21176,29992, 21208,27944, 21224,23848,
+    21240,32040, 21272,25384, 21304,29480, 21336,27432, 21352,23336, 21368,31528,
+    21400,26408, 21416,22312, 21432,30504, 21464,28456, 21480,24360, 21496,32552,
+    21528,24744, 21560,28840, 21592,26792, 21608,22696, 21624,30888, 21656,25768,
+    21688,29864, 21720,27816, 21736,23720, 21752,31912, 21784,25256, 21816,29352,
+    21848,27304, 21864,23208, 21880,31400, 21912,26280, 21928,22184, 21944,30376,
+    21976,28328, 21992,24232, 22008,32424, 22040,25000, 22072,29096, 22104,27048,
+    22120,22952, 22136,31144, 22168,26024, 22200,30120, 22232,28072, 22248,23976,
+    22264,32168, 22296,25512, 22328,29608, 22360,27560, 22376,23464, 22392,31656,
+    22424,26536, 22456,30632, 22488,28584, 22504,24488, 22520,32680, 22552,24680,
+    22584,28776, 22616,26728, 22648,30824, 22680,25704, 22712,29800, 22744,27752,
+    22760,23656, 22776,31848, 22808,25192, 22840,29288, 22872,27240, 22888,23144,
+    22904,31336, 22936,26216, 22968,30312, 23000,28264, 23016,24168, 23032,32360,
+    23064,24936, 23096,29032, 23128,26984, 23160,31080, 23192,25960, 23224,30056,
+    23256,28008, 23272,23912, 23288,32104, 23320,25448, 23352,29544, 23384,27496,
+    23416,31592, 23448,26472, 23480,30568, 23512,28520, 23528,24424, 23544,32616,
+    23576,24808, 23608,28904, 23640,26856, 23672,30952, 23704,25832, 23736,29928,
+    23768,27880, 23800,31976, 23832,25320, 23864,29416, 23896,27368, 23928,31464,
+    23960,26344, 23992,30440, 24024,28392, 24040,24296, 24056,32488, 24088,25064,
+    24120,29160, 24152,27112, 24184,31208, 24216,26088, 24248,30184, 24280,28136,
+    24312,32232, 24344,25576, 24376,29672, 24408,27624, 24440,31720, 24472,26600,
+    24504,30696, 24536,28648, 24568,32744, 24632,28696, 24664,26648, 24696,30744,
+    24728,25624, 24760,29720, 24792,27672, 24824,31768, 24856,25112, 24888,29208,
+    24920,27160, 24952,31256, 24984,26136, 25016,30232, 25048,28184, 25080,32280,
+    25144,28952, 25176,26904, 25208,31000, 25240,25880, 25272,29976, 25304,27928,
+    25336,32024, 25400,29464, 25432,27416, 25464,31512, 25496,26392, 25528,30488,
+    25560,28440, 25592,32536, 25656,28824, 25688,26776, 25720,30872, 25784,29848,
+    25816,27800, 25848,31896, 25912,29336, 25944,27288, 25976,31384, 26008,26264,
+    26040,30360, 26072,28312, 26104,32408, 26168,29080, 26200,27032, 26232,31128,
+    26296,30104, 26328,28056, 26360,32152, 26424,29592, 26456,27544, 26488,31640,
+    26552,30616, 26584,28568, 26616,32664, 26680,28760, 26744,30808, 26808,29784,
+    26840,27736, 26872,31832, 26936,29272, 26968,27224, 27000,31320, 27064,30296,
+    27096,28248, 27128,32344, 27192,29016, 27256,31064, 27320,30040, 27352,27992,
+    27384,32088, 27448,29528, 27512,31576, 27576,30552, 27608,28504, 27640,32600,
+    27704,28888, 27768,30936, 27832,29912, 27896,31960, 27960,29400, 28024,31448,
+    28088,30424, 28120,28376, 28152,32472, 28216,29144, 28280,31192, 28344,30168,
+    28408,32216, 28472,29656, 28536,31704, 28600,30680, 28664,32728, 28792,30776,
+    28856,29752, 28920,31800, 28984,29240, 29048,31288, 29112,30264, 29176,32312,
+    29304,31032, 29368,30008, 29432,32056, 29560,31544, 29624,30520, 29688,32568,
+    29816,30904, 29944,31928, 30072,31416, 30136,30392, 30200,32440, 30328,31160,
+    30456,32184, 30584,31672, 30712,32696, 30968,31864, 31096,31352, 31224,32376,
+    31480,32120, 31736,32632, 32248,32504
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_32)
+/**
+  @par
+  Example code for Floating-point RFFT Twiddle factors Generation:
+  @par
+  <pre>TW = exp(pi/2*i-2*pi*i*[0:L/2-1]/L).' </pre>
+  @par
+  Real and Imag values are in interleaved fashion
+*/
+const float32_t twiddleCoef_rfft_32[32] = {
+    0.000000000f,  1.000000000f,
+    0.195090322f,  0.980785280f,
+    0.382683432f,  0.923879533f,
+    0.555570233f,  0.831469612f,
+    0.707106781f,  0.707106781f,
+    0.831469612f,  0.555570233f,
+    0.923879533f,  0.382683432f,
+    0.980785280f,  0.195090322f,
+    1.000000000f,  0.000000000f,
+    0.980785280f, -0.195090322f,
+    0.923879533f, -0.382683432f,
+    0.831469612f, -0.555570233f,
+    0.707106781f, -0.707106781f,
+    0.555570233f, -0.831469612f,
+    0.382683432f, -0.923879533f,
+    0.195090322f, -0.980785280f
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_64)
+const float32_t twiddleCoef_rfft_64[64] = {
+    0.000000000000000f,  1.000000000000000f,
+    0.098017140329561f,  0.995184726672197f,
+    0.195090322016128f,  0.980785280403230f,
+    0.290284677254462f,  0.956940335732209f,
+    0.382683432365090f,  0.923879532511287f,
+    0.471396736825998f,  0.881921264348355f,
+    0.555570233019602f,  0.831469612302545f,
+    0.634393284163645f,  0.773010453362737f,
+    0.707106781186547f,  0.707106781186548f,
+    0.773010453362737f,  0.634393284163645f,
+    0.831469612302545f,  0.555570233019602f,
+    0.881921264348355f,  0.471396736825998f,
+    0.923879532511287f,  0.382683432365090f,
+    0.956940335732209f,  0.290284677254462f,
+    0.980785280403230f,  0.195090322016128f,
+    0.995184726672197f,  0.098017140329561f,
+    1.000000000000000f,  0.000000000000000f,
+    0.995184726672197f, -0.098017140329561f,
+    0.980785280403230f, -0.195090322016128f,
+    0.956940335732209f, -0.290284677254462f,
+    0.923879532511287f, -0.382683432365090f,
+    0.881921264348355f, -0.471396736825998f,
+    0.831469612302545f, -0.555570233019602f,
+    0.773010453362737f, -0.634393284163645f,
+    0.707106781186548f, -0.707106781186547f,
+    0.634393284163645f, -0.773010453362737f,
+    0.555570233019602f, -0.831469612302545f,
+    0.471396736825998f, -0.881921264348355f,
+    0.382683432365090f, -0.923879532511287f,
+    0.290284677254462f, -0.956940335732209f,
+    0.195090322016129f, -0.980785280403230f,
+    0.098017140329561f, -0.995184726672197f
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_128)
+const float32_t twiddleCoef_rfft_128[128] = {
+    0.000000000f,  1.000000000f,
+    0.049067674f,  0.998795456f,
+    0.098017140f,  0.995184727f,
+    0.146730474f,  0.989176510f,
+    0.195090322f,  0.980785280f,
+    0.242980180f,  0.970031253f,
+    0.290284677f,  0.956940336f,
+    0.336889853f,  0.941544065f,
+    0.382683432f,  0.923879533f,
+    0.427555093f,  0.903989293f,
+    0.471396737f,  0.881921264f,
+    0.514102744f,  0.857728610f,
+    0.555570233f,  0.831469612f,
+    0.595699304f,  0.803207531f,
+    0.634393284f,  0.773010453f,
+    0.671558955f,  0.740951125f,
+    0.707106781f,  0.707106781f,
+    0.740951125f,  0.671558955f,
+    0.773010453f,  0.634393284f,
+    0.803207531f,  0.595699304f,
+    0.831469612f,  0.555570233f,
+    0.857728610f,  0.514102744f,
+    0.881921264f,  0.471396737f,
+    0.903989293f,  0.427555093f,
+    0.923879533f,  0.382683432f,
+    0.941544065f,  0.336889853f,
+    0.956940336f,  0.290284677f,
+    0.970031253f,  0.242980180f,
+    0.980785280f,  0.195090322f,
+    0.989176510f,  0.146730474f,
+    0.995184727f,  0.098017140f,
+    0.998795456f,  0.049067674f,
+    1.000000000f,  0.000000000f,
+    0.998795456f, -0.049067674f,
+    0.995184727f, -0.098017140f,
+    0.989176510f, -0.146730474f,
+    0.980785280f, -0.195090322f,
+    0.970031253f, -0.242980180f,
+    0.956940336f, -0.290284677f,
+    0.941544065f, -0.336889853f,
+    0.923879533f, -0.382683432f,
+    0.903989293f, -0.427555093f,
+    0.881921264f, -0.471396737f,
+    0.857728610f, -0.514102744f,
+    0.831469612f, -0.555570233f,
+    0.803207531f, -0.595699304f,
+    0.773010453f, -0.634393284f,
+    0.740951125f, -0.671558955f,
+    0.707106781f, -0.707106781f,
+    0.671558955f, -0.740951125f,
+    0.634393284f, -0.773010453f,
+    0.595699304f, -0.803207531f,
+    0.555570233f, -0.831469612f,
+    0.514102744f, -0.857728610f,
+    0.471396737f, -0.881921264f,
+    0.427555093f, -0.903989293f,
+    0.382683432f, -0.923879533f,
+    0.336889853f, -0.941544065f,
+    0.290284677f, -0.956940336f,
+    0.242980180f, -0.970031253f,
+    0.195090322f, -0.980785280f,
+    0.146730474f, -0.989176510f,
+    0.098017140f, -0.995184727f,
+    0.049067674f, -0.998795456f
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_256)
+const float32_t twiddleCoef_rfft_256[256] = {
+    0.000000000f,  1.000000000f,
+    0.024541229f,  0.999698819f,
+    0.049067674f,  0.998795456f,
+    0.073564564f,  0.997290457f,
+    0.098017140f,  0.995184727f,
+    0.122410675f,  0.992479535f,
+    0.146730474f,  0.989176510f,
+    0.170961889f,  0.985277642f,
+    0.195090322f,  0.980785280f,
+    0.219101240f,  0.975702130f,
+    0.242980180f,  0.970031253f,
+    0.266712757f,  0.963776066f,
+    0.290284677f,  0.956940336f,
+    0.313681740f,  0.949528181f,
+    0.336889853f,  0.941544065f,
+    0.359895037f,  0.932992799f,
+    0.382683432f,  0.923879533f,
+    0.405241314f,  0.914209756f,
+    0.427555093f,  0.903989293f,
+    0.449611330f,  0.893224301f,
+    0.471396737f,  0.881921264f,
+    0.492898192f,  0.870086991f,
+    0.514102744f,  0.857728610f,
+    0.534997620f,  0.844853565f,
+    0.555570233f,  0.831469612f,
+    0.575808191f,  0.817584813f,
+    0.595699304f,  0.803207531f,
+    0.615231591f,  0.788346428f,
+    0.634393284f,  0.773010453f,
+    0.653172843f,  0.757208847f,
+    0.671558955f,  0.740951125f,
+    0.689540545f,  0.724247083f,
+    0.707106781f,  0.707106781f,
+    0.724247083f,  0.689540545f,
+    0.740951125f,  0.671558955f,
+    0.757208847f,  0.653172843f,
+    0.773010453f,  0.634393284f,
+    0.788346428f,  0.615231591f,
+    0.803207531f,  0.595699304f,
+    0.817584813f,  0.575808191f,
+    0.831469612f,  0.555570233f,
+    0.844853565f,  0.534997620f,
+    0.857728610f,  0.514102744f,
+    0.870086991f,  0.492898192f,
+    0.881921264f,  0.471396737f,
+    0.893224301f,  0.449611330f,
+    0.903989293f,  0.427555093f,
+    0.914209756f,  0.405241314f,
+    0.923879533f,  0.382683432f,
+    0.932992799f,  0.359895037f,
+    0.941544065f,  0.336889853f,
+    0.949528181f,  0.313681740f,
+    0.956940336f,  0.290284677f,
+    0.963776066f,  0.266712757f,
+    0.970031253f,  0.242980180f,
+    0.975702130f,  0.219101240f,
+    0.980785280f,  0.195090322f,
+    0.985277642f,  0.170961889f,
+    0.989176510f,  0.146730474f,
+    0.992479535f,  0.122410675f,
+    0.995184727f,  0.098017140f,
+    0.997290457f,  0.073564564f,
+    0.998795456f,  0.049067674f,
+    0.999698819f,  0.024541229f,
+    1.000000000f,  0.000000000f,
+    0.999698819f, -0.024541229f,
+    0.998795456f, -0.049067674f,
+    0.997290457f, -0.073564564f,
+    0.995184727f, -0.098017140f,
+    0.992479535f, -0.122410675f,
+    0.989176510f, -0.146730474f,
+    0.985277642f, -0.170961889f,
+    0.980785280f, -0.195090322f,
+    0.975702130f, -0.219101240f,
+    0.970031253f, -0.242980180f,
+    0.963776066f, -0.266712757f,
+    0.956940336f, -0.290284677f,
+    0.949528181f, -0.313681740f,
+    0.941544065f, -0.336889853f,
+    0.932992799f, -0.359895037f,
+    0.923879533f, -0.382683432f,
+    0.914209756f, -0.405241314f,
+    0.903989293f, -0.427555093f,
+    0.893224301f, -0.449611330f,
+    0.881921264f, -0.471396737f,
+    0.870086991f, -0.492898192f,
+    0.857728610f, -0.514102744f,
+    0.844853565f, -0.534997620f,
+    0.831469612f, -0.555570233f,
+    0.817584813f, -0.575808191f,
+    0.803207531f, -0.595699304f,
+    0.788346428f, -0.615231591f,
+    0.773010453f, -0.634393284f,
+    0.757208847f, -0.653172843f,
+    0.740951125f, -0.671558955f,
+    0.724247083f, -0.689540545f,
+    0.707106781f, -0.707106781f,
+    0.689540545f, -0.724247083f,
+    0.671558955f, -0.740951125f,
+    0.653172843f, -0.757208847f,
+    0.634393284f, -0.773010453f,
+    0.615231591f, -0.788346428f,
+    0.595699304f, -0.803207531f,
+    0.575808191f, -0.817584813f,
+    0.555570233f, -0.831469612f,
+    0.534997620f, -0.844853565f,
+    0.514102744f, -0.857728610f,
+    0.492898192f, -0.870086991f,
+    0.471396737f, -0.881921264f,
+    0.449611330f, -0.893224301f,
+    0.427555093f, -0.903989293f,
+    0.405241314f, -0.914209756f,
+    0.382683432f, -0.923879533f,
+    0.359895037f, -0.932992799f,
+    0.336889853f, -0.941544065f,
+    0.313681740f, -0.949528181f,
+    0.290284677f, -0.956940336f,
+    0.266712757f, -0.963776066f,
+    0.242980180f, -0.970031253f,
+    0.219101240f, -0.975702130f,
+    0.195090322f, -0.980785280f,
+    0.170961889f, -0.985277642f,
+    0.146730474f, -0.989176510f,
+    0.122410675f, -0.992479535f,
+    0.098017140f, -0.995184727f,
+    0.073564564f, -0.997290457f,
+    0.049067674f, -0.998795456f,
+    0.024541229f, -0.999698819f
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_512)
+const float32_t twiddleCoef_rfft_512[512] = {
+    0.000000000f,  1.000000000f,
+    0.012271538f,  0.999924702f,
+    0.024541229f,  0.999698819f,
+    0.036807223f,  0.999322385f,
+    0.049067674f,  0.998795456f,
+    0.061320736f,  0.998118113f,
+    0.073564564f,  0.997290457f,
+    0.085797312f,  0.996312612f,
+    0.098017140f,  0.995184727f,
+    0.110222207f,  0.993906970f,
+    0.122410675f,  0.992479535f,
+    0.134580709f,  0.990902635f,
+    0.146730474f,  0.989176510f,
+    0.158858143f,  0.987301418f,
+    0.170961889f,  0.985277642f,
+    0.183039888f,  0.983105487f,
+    0.195090322f,  0.980785280f,
+    0.207111376f,  0.978317371f,
+    0.219101240f,  0.975702130f,
+    0.231058108f,  0.972939952f,
+    0.242980180f,  0.970031253f,
+    0.254865660f,  0.966976471f,
+    0.266712757f,  0.963776066f,
+    0.278519689f,  0.960430519f,
+    0.290284677f,  0.956940336f,
+    0.302005949f,  0.953306040f,
+    0.313681740f,  0.949528181f,
+    0.325310292f,  0.945607325f,
+    0.336889853f,  0.941544065f,
+    0.348418680f,  0.937339012f,
+    0.359895037f,  0.932992799f,
+    0.371317194f,  0.928506080f,
+    0.382683432f,  0.923879533f,
+    0.393992040f,  0.919113852f,
+    0.405241314f,  0.914209756f,
+    0.416429560f,  0.909167983f,
+    0.427555093f,  0.903989293f,
+    0.438616239f,  0.898674466f,
+    0.449611330f,  0.893224301f,
+    0.460538711f,  0.887639620f,
+    0.471396737f,  0.881921264f,
+    0.482183772f,  0.876070094f,
+    0.492898192f,  0.870086991f,
+    0.503538384f,  0.863972856f,
+    0.514102744f,  0.857728610f,
+    0.524589683f,  0.851355193f,
+    0.534997620f,  0.844853565f,
+    0.545324988f,  0.838224706f,
+    0.555570233f,  0.831469612f,
+    0.565731811f,  0.824589303f,
+    0.575808191f,  0.817584813f,
+    0.585797857f,  0.810457198f,
+    0.595699304f,  0.803207531f,
+    0.605511041f,  0.795836905f,
+    0.615231591f,  0.788346428f,
+    0.624859488f,  0.780737229f,
+    0.634393284f,  0.773010453f,
+    0.643831543f,  0.765167266f,
+    0.653172843f,  0.757208847f,
+    0.662415778f,  0.749136395f,
+    0.671558955f,  0.740951125f,
+    0.680600998f,  0.732654272f,
+    0.689540545f,  0.724247083f,
+    0.698376249f,  0.715730825f,
+    0.707106781f,  0.707106781f,
+    0.715730825f,  0.698376249f,
+    0.724247083f,  0.689540545f,
+    0.732654272f,  0.680600998f,
+    0.740951125f,  0.671558955f,
+    0.749136395f,  0.662415778f,
+    0.757208847f,  0.653172843f,
+    0.765167266f,  0.643831543f,
+    0.773010453f,  0.634393284f,
+    0.780737229f,  0.624859488f,
+    0.788346428f,  0.615231591f,
+    0.795836905f,  0.605511041f,
+    0.803207531f,  0.595699304f,
+    0.810457198f,  0.585797857f,
+    0.817584813f,  0.575808191f,
+    0.824589303f,  0.565731811f,
+    0.831469612f,  0.555570233f,
+    0.838224706f,  0.545324988f,
+    0.844853565f,  0.534997620f,
+    0.851355193f,  0.524589683f,
+    0.857728610f,  0.514102744f,
+    0.863972856f,  0.503538384f,
+    0.870086991f,  0.492898192f,
+    0.876070094f,  0.482183772f,
+    0.881921264f,  0.471396737f,
+    0.887639620f,  0.460538711f,
+    0.893224301f,  0.449611330f,
+    0.898674466f,  0.438616239f,
+    0.903989293f,  0.427555093f,
+    0.909167983f,  0.416429560f,
+    0.914209756f,  0.405241314f,
+    0.919113852f,  0.393992040f,
+    0.923879533f,  0.382683432f,
+    0.928506080f,  0.371317194f,
+    0.932992799f,  0.359895037f,
+    0.937339012f,  0.348418680f,
+    0.941544065f,  0.336889853f,
+    0.945607325f,  0.325310292f,
+    0.949528181f,  0.313681740f,
+    0.953306040f,  0.302005949f,
+    0.956940336f,  0.290284677f,
+    0.960430519f,  0.278519689f,
+    0.963776066f,  0.266712757f,
+    0.966976471f,  0.254865660f,
+    0.970031253f,  0.242980180f,
+    0.972939952f,  0.231058108f,
+    0.975702130f,  0.219101240f,
+    0.978317371f,  0.207111376f,
+    0.980785280f,  0.195090322f,
+    0.983105487f,  0.183039888f,
+    0.985277642f,  0.170961889f,
+    0.987301418f,  0.158858143f,
+    0.989176510f,  0.146730474f,
+    0.990902635f,  0.134580709f,
+    0.992479535f,  0.122410675f,
+    0.993906970f,  0.110222207f,
+    0.995184727f,  0.098017140f,
+    0.996312612f,  0.085797312f,
+    0.997290457f,  0.073564564f,
+    0.998118113f,  0.061320736f,
+    0.998795456f,  0.049067674f,
+    0.999322385f,  0.036807223f,
+    0.999698819f,  0.024541229f,
+    0.999924702f,  0.012271538f,
+    1.000000000f,  0.000000000f,
+    0.999924702f, -0.012271538f,
+    0.999698819f, -0.024541229f,
+    0.999322385f, -0.036807223f,
+    0.998795456f, -0.049067674f,
+    0.998118113f, -0.061320736f,
+    0.997290457f, -0.073564564f,
+    0.996312612f, -0.085797312f,
+    0.995184727f, -0.098017140f,
+    0.993906970f, -0.110222207f,
+    0.992479535f, -0.122410675f,
+    0.990902635f, -0.134580709f,
+    0.989176510f, -0.146730474f,
+    0.987301418f, -0.158858143f,
+    0.985277642f, -0.170961889f,
+    0.983105487f, -0.183039888f,
+    0.980785280f, -0.195090322f,
+    0.978317371f, -0.207111376f,
+    0.975702130f, -0.219101240f,
+    0.972939952f, -0.231058108f,
+    0.970031253f, -0.242980180f,
+    0.966976471f, -0.254865660f,
+    0.963776066f, -0.266712757f,
+    0.960430519f, -0.278519689f,
+    0.956940336f, -0.290284677f,
+    0.953306040f, -0.302005949f,
+    0.949528181f, -0.313681740f,
+    0.945607325f, -0.325310292f,
+    0.941544065f, -0.336889853f,
+    0.937339012f, -0.348418680f,
+    0.932992799f, -0.359895037f,
+    0.928506080f, -0.371317194f,
+    0.923879533f, -0.382683432f,
+    0.919113852f, -0.393992040f,
+    0.914209756f, -0.405241314f,
+    0.909167983f, -0.416429560f,
+    0.903989293f, -0.427555093f,
+    0.898674466f, -0.438616239f,
+    0.893224301f, -0.449611330f,
+    0.887639620f, -0.460538711f,
+    0.881921264f, -0.471396737f,
+    0.876070094f, -0.482183772f,
+    0.870086991f, -0.492898192f,
+    0.863972856f, -0.503538384f,
+    0.857728610f, -0.514102744f,
+    0.851355193f, -0.524589683f,
+    0.844853565f, -0.534997620f,
+    0.838224706f, -0.545324988f,
+    0.831469612f, -0.555570233f,
+    0.824589303f, -0.565731811f,
+    0.817584813f, -0.575808191f,
+    0.810457198f, -0.585797857f,
+    0.803207531f, -0.595699304f,
+    0.795836905f, -0.605511041f,
+    0.788346428f, -0.615231591f,
+    0.780737229f, -0.624859488f,
+    0.773010453f, -0.634393284f,
+    0.765167266f, -0.643831543f,
+    0.757208847f, -0.653172843f,
+    0.749136395f, -0.662415778f,
+    0.740951125f, -0.671558955f,
+    0.732654272f, -0.680600998f,
+    0.724247083f, -0.689540545f,
+    0.715730825f, -0.698376249f,
+    0.707106781f, -0.707106781f,
+    0.698376249f, -0.715730825f,
+    0.689540545f, -0.724247083f,
+    0.680600998f, -0.732654272f,
+    0.671558955f, -0.740951125f,
+    0.662415778f, -0.749136395f,
+    0.653172843f, -0.757208847f,
+    0.643831543f, -0.765167266f,
+    0.634393284f, -0.773010453f,
+    0.624859488f, -0.780737229f,
+    0.615231591f, -0.788346428f,
+    0.605511041f, -0.795836905f,
+    0.595699304f, -0.803207531f,
+    0.585797857f, -0.810457198f,
+    0.575808191f, -0.817584813f,
+    0.565731811f, -0.824589303f,
+    0.555570233f, -0.831469612f,
+    0.545324988f, -0.838224706f,
+    0.534997620f, -0.844853565f,
+    0.524589683f, -0.851355193f,
+    0.514102744f, -0.857728610f,
+    0.503538384f, -0.863972856f,
+    0.492898192f, -0.870086991f,
+    0.482183772f, -0.876070094f,
+    0.471396737f, -0.881921264f,
+    0.460538711f, -0.887639620f,
+    0.449611330f, -0.893224301f,
+    0.438616239f, -0.898674466f,
+    0.427555093f, -0.903989293f,
+    0.416429560f, -0.909167983f,
+    0.405241314f, -0.914209756f,
+    0.393992040f, -0.919113852f,
+    0.382683432f, -0.923879533f,
+    0.371317194f, -0.928506080f,
+    0.359895037f, -0.932992799f,
+    0.348418680f, -0.937339012f,
+    0.336889853f, -0.941544065f,
+    0.325310292f, -0.945607325f,
+    0.313681740f, -0.949528181f,
+    0.302005949f, -0.953306040f,
+    0.290284677f, -0.956940336f,
+    0.278519689f, -0.960430519f,
+    0.266712757f, -0.963776066f,
+    0.254865660f, -0.966976471f,
+    0.242980180f, -0.970031253f,
+    0.231058108f, -0.972939952f,
+    0.219101240f, -0.975702130f,
+    0.207111376f, -0.978317371f,
+    0.195090322f, -0.980785280f,
+    0.183039888f, -0.983105487f,
+    0.170961889f, -0.985277642f,
+    0.158858143f, -0.987301418f,
+    0.146730474f, -0.989176510f,
+    0.134580709f, -0.990902635f,
+    0.122410675f, -0.992479535f,
+    0.110222207f, -0.993906970f,
+    0.098017140f, -0.995184727f,
+    0.085797312f, -0.996312612f,
+    0.073564564f, -0.997290457f,
+    0.061320736f, -0.998118113f,
+    0.049067674f, -0.998795456f,
+    0.036807223f, -0.999322385f,
+    0.024541229f, -0.999698819f,
+    0.012271538f, -0.999924702f
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_1024)
+const float32_t twiddleCoef_rfft_1024[1024] = {
+    0.000000000f,  1.000000000f,
+    0.006135885f,  0.999981175f,
+    0.012271538f,  0.999924702f,
+    0.018406730f,  0.999830582f,
+    0.024541229f,  0.999698819f,
+    0.030674803f,  0.999529418f,
+    0.036807223f,  0.999322385f,
+    0.042938257f,  0.999077728f,
+    0.049067674f,  0.998795456f,
+    0.055195244f,  0.998475581f,
+    0.061320736f,  0.998118113f,
+    0.067443920f,  0.997723067f,
+    0.073564564f,  0.997290457f,
+    0.079682438f,  0.996820299f,
+    0.085797312f,  0.996312612f,
+    0.091908956f,  0.995767414f,
+    0.098017140f,  0.995184727f,
+    0.104121634f,  0.994564571f,
+    0.110222207f,  0.993906970f,
+    0.116318631f,  0.993211949f,
+    0.122410675f,  0.992479535f,
+    0.128498111f,  0.991709754f,
+    0.134580709f,  0.990902635f,
+    0.140658239f,  0.990058210f,
+    0.146730474f,  0.989176510f,
+    0.152797185f,  0.988257568f,
+    0.158858143f,  0.987301418f,
+    0.164913120f,  0.986308097f,
+    0.170961889f,  0.985277642f,
+    0.177004220f,  0.984210092f,
+    0.183039888f,  0.983105487f,
+    0.189068664f,  0.981963869f,
+    0.195090322f,  0.980785280f,
+    0.201104635f,  0.979569766f,
+    0.207111376f,  0.978317371f,
+    0.213110320f,  0.977028143f,
+    0.219101240f,  0.975702130f,
+    0.225083911f,  0.974339383f,
+    0.231058108f,  0.972939952f,
+    0.237023606f,  0.971503891f,
+    0.242980180f,  0.970031253f,
+    0.248927606f,  0.968522094f,
+    0.254865660f,  0.966976471f,
+    0.260794118f,  0.965394442f,
+    0.266712757f,  0.963776066f,
+    0.272621355f,  0.962121404f,
+    0.278519689f,  0.960430519f,
+    0.284407537f,  0.958703475f,
+    0.290284677f,  0.956940336f,
+    0.296150888f,  0.955141168f,
+    0.302005949f,  0.953306040f,
+    0.307849640f,  0.951435021f,
+    0.313681740f,  0.949528181f,
+    0.319502031f,  0.947585591f,
+    0.325310292f,  0.945607325f,
+    0.331106306f,  0.943593458f,
+    0.336889853f,  0.941544065f,
+    0.342660717f,  0.939459224f,
+    0.348418680f,  0.937339012f,
+    0.354163525f,  0.935183510f,
+    0.359895037f,  0.932992799f,
+    0.365612998f,  0.930766961f,
+    0.371317194f,  0.928506080f,
+    0.377007410f,  0.926210242f,
+    0.382683432f,  0.923879533f,
+    0.388345047f,  0.921514039f,
+    0.393992040f,  0.919113852f,
+    0.399624200f,  0.916679060f,
+    0.405241314f,  0.914209756f,
+    0.410843171f,  0.911706032f,
+    0.416429560f,  0.909167983f,
+    0.422000271f,  0.906595705f,
+    0.427555093f,  0.903989293f,
+    0.433093819f,  0.901348847f,
+    0.438616239f,  0.898674466f,
+    0.444122145f,  0.895966250f,
+    0.449611330f,  0.893224301f,
+    0.455083587f,  0.890448723f,
+    0.460538711f,  0.887639620f,
+    0.465976496f,  0.884797098f,
+    0.471396737f,  0.881921264f,
+    0.476799230f,  0.879012226f,
+    0.482183772f,  0.876070094f,
+    0.487550160f,  0.873094978f,
+    0.492898192f,  0.870086991f,
+    0.498227667f,  0.867046246f,
+    0.503538384f,  0.863972856f,
+    0.508830143f,  0.860866939f,
+    0.514102744f,  0.857728610f,
+    0.519355990f,  0.854557988f,
+    0.524589683f,  0.851355193f,
+    0.529803625f,  0.848120345f,
+    0.534997620f,  0.844853565f,
+    0.540171473f,  0.841554977f,
+    0.545324988f,  0.838224706f,
+    0.550457973f,  0.834862875f,
+    0.555570233f,  0.831469612f,
+    0.560661576f,  0.828045045f,
+    0.565731811f,  0.824589303f,
+    0.570780746f,  0.821102515f,
+    0.575808191f,  0.817584813f,
+    0.580813958f,  0.814036330f,
+    0.585797857f,  0.810457198f,
+    0.590759702f,  0.806847554f,
+    0.595699304f,  0.803207531f,
+    0.600616479f,  0.799537269f,
+    0.605511041f,  0.795836905f,
+    0.610382806f,  0.792106577f,
+    0.615231591f,  0.788346428f,
+    0.620057212f,  0.784556597f,
+    0.624859488f,  0.780737229f,
+    0.629638239f,  0.776888466f,
+    0.634393284f,  0.773010453f,
+    0.639124445f,  0.769103338f,
+    0.643831543f,  0.765167266f,
+    0.648514401f,  0.761202385f,
+    0.653172843f,  0.757208847f,
+    0.657806693f,  0.753186799f,
+    0.662415778f,  0.749136395f,
+    0.666999922f,  0.745057785f,
+    0.671558955f,  0.740951125f,
+    0.676092704f,  0.736816569f,
+    0.680600998f,  0.732654272f,
+    0.685083668f,  0.728464390f,
+    0.689540545f,  0.724247083f,
+    0.693971461f,  0.720002508f,
+    0.698376249f,  0.715730825f,
+    0.702754744f,  0.711432196f,
+    0.707106781f,  0.707106781f,
+    0.711432196f,  0.702754744f,
+    0.715730825f,  0.698376249f,
+    0.720002508f,  0.693971461f,
+    0.724247083f,  0.689540545f,
+    0.728464390f,  0.685083668f,
+    0.732654272f,  0.680600998f,
+    0.736816569f,  0.676092704f,
+    0.740951125f,  0.671558955f,
+    0.745057785f,  0.666999922f,
+    0.749136395f,  0.662415778f,
+    0.753186799f,  0.657806693f,
+    0.757208847f,  0.653172843f,
+    0.761202385f,  0.648514401f,
+    0.765167266f,  0.643831543f,
+    0.769103338f,  0.639124445f,
+    0.773010453f,  0.634393284f,
+    0.776888466f,  0.629638239f,
+    0.780737229f,  0.624859488f,
+    0.784556597f,  0.620057212f,
+    0.788346428f,  0.615231591f,
+    0.792106577f,  0.610382806f,
+    0.795836905f,  0.605511041f,
+    0.799537269f,  0.600616479f,
+    0.803207531f,  0.595699304f,
+    0.806847554f,  0.590759702f,
+    0.810457198f,  0.585797857f,
+    0.814036330f,  0.580813958f,
+    0.817584813f,  0.575808191f,
+    0.821102515f,  0.570780746f,
+    0.824589303f,  0.565731811f,
+    0.828045045f,  0.560661576f,
+    0.831469612f,  0.555570233f,
+    0.834862875f,  0.550457973f,
+    0.838224706f,  0.545324988f,
+    0.841554977f,  0.540171473f,
+    0.844853565f,  0.534997620f,
+    0.848120345f,  0.529803625f,
+    0.851355193f,  0.524589683f,
+    0.854557988f,  0.519355990f,
+    0.857728610f,  0.514102744f,
+    0.860866939f,  0.508830143f,
+    0.863972856f,  0.503538384f,
+    0.867046246f,  0.498227667f,
+    0.870086991f,  0.492898192f,
+    0.873094978f,  0.487550160f,
+    0.876070094f,  0.482183772f,
+    0.879012226f,  0.476799230f,
+    0.881921264f,  0.471396737f,
+    0.884797098f,  0.465976496f,
+    0.887639620f,  0.460538711f,
+    0.890448723f,  0.455083587f,
+    0.893224301f,  0.449611330f,
+    0.895966250f,  0.444122145f,
+    0.898674466f,  0.438616239f,
+    0.901348847f,  0.433093819f,
+    0.903989293f,  0.427555093f,
+    0.906595705f,  0.422000271f,
+    0.909167983f,  0.416429560f,
+    0.911706032f,  0.410843171f,
+    0.914209756f,  0.405241314f,
+    0.916679060f,  0.399624200f,
+    0.919113852f,  0.393992040f,
+    0.921514039f,  0.388345047f,
+    0.923879533f,  0.382683432f,
+    0.926210242f,  0.377007410f,
+    0.928506080f,  0.371317194f,
+    0.930766961f,  0.365612998f,
+    0.932992799f,  0.359895037f,
+    0.935183510f,  0.354163525f,
+    0.937339012f,  0.348418680f,
+    0.939459224f,  0.342660717f,
+    0.941544065f,  0.336889853f,
+    0.943593458f,  0.331106306f,
+    0.945607325f,  0.325310292f,
+    0.947585591f,  0.319502031f,
+    0.949528181f,  0.313681740f,
+    0.951435021f,  0.307849640f,
+    0.953306040f,  0.302005949f,
+    0.955141168f,  0.296150888f,
+    0.956940336f,  0.290284677f,
+    0.958703475f,  0.284407537f,
+    0.960430519f,  0.278519689f,
+    0.962121404f,  0.272621355f,
+    0.963776066f,  0.266712757f,
+    0.965394442f,  0.260794118f,
+    0.966976471f,  0.254865660f,
+    0.968522094f,  0.248927606f,
+    0.970031253f,  0.242980180f,
+    0.971503891f,  0.237023606f,
+    0.972939952f,  0.231058108f,
+    0.974339383f,  0.225083911f,
+    0.975702130f,  0.219101240f,
+    0.977028143f,  0.213110320f,
+    0.978317371f,  0.207111376f,
+    0.979569766f,  0.201104635f,
+    0.980785280f,  0.195090322f,
+    0.981963869f,  0.189068664f,
+    0.983105487f,  0.183039888f,
+    0.984210092f,  0.177004220f,
+    0.985277642f,  0.170961889f,
+    0.986308097f,  0.164913120f,
+    0.987301418f,  0.158858143f,
+    0.988257568f,  0.152797185f,
+    0.989176510f,  0.146730474f,
+    0.990058210f,  0.140658239f,
+    0.990902635f,  0.134580709f,
+    0.991709754f,  0.128498111f,
+    0.992479535f,  0.122410675f,
+    0.993211949f,  0.116318631f,
+    0.993906970f,  0.110222207f,
+    0.994564571f,  0.104121634f,
+    0.995184727f,  0.098017140f,
+    0.995767414f,  0.091908956f,
+    0.996312612f,  0.085797312f,
+    0.996820299f,  0.079682438f,
+    0.997290457f,  0.073564564f,
+    0.997723067f,  0.067443920f,
+    0.998118113f,  0.061320736f,
+    0.998475581f,  0.055195244f,
+    0.998795456f,  0.049067674f,
+    0.999077728f,  0.042938257f,
+    0.999322385f,  0.036807223f,
+    0.999529418f,  0.030674803f,
+    0.999698819f,  0.024541229f,
+    0.999830582f,  0.018406730f,
+    0.999924702f,  0.012271538f,
+    0.999981175f,  0.006135885f,
+    1.000000000f,  0.000000000f,
+    0.999981175f, -0.006135885f,
+    0.999924702f, -0.012271538f,
+    0.999830582f, -0.018406730f,
+    0.999698819f, -0.024541229f,
+    0.999529418f, -0.030674803f,
+    0.999322385f, -0.036807223f,
+    0.999077728f, -0.042938257f,
+    0.998795456f, -0.049067674f,
+    0.998475581f, -0.055195244f,
+    0.998118113f, -0.061320736f,
+    0.997723067f, -0.067443920f,
+    0.997290457f, -0.073564564f,
+    0.996820299f, -0.079682438f,
+    0.996312612f, -0.085797312f,
+    0.995767414f, -0.091908956f,
+    0.995184727f, -0.098017140f,
+    0.994564571f, -0.104121634f,
+    0.993906970f, -0.110222207f,
+    0.993211949f, -0.116318631f,
+    0.992479535f, -0.122410675f,
+    0.991709754f, -0.128498111f,
+    0.990902635f, -0.134580709f,
+    0.990058210f, -0.140658239f,
+    0.989176510f, -0.146730474f,
+    0.988257568f, -0.152797185f,
+    0.987301418f, -0.158858143f,
+    0.986308097f, -0.164913120f,
+    0.985277642f, -0.170961889f,
+    0.984210092f, -0.177004220f,
+    0.983105487f, -0.183039888f,
+    0.981963869f, -0.189068664f,
+    0.980785280f, -0.195090322f,
+    0.979569766f, -0.201104635f,
+    0.978317371f, -0.207111376f,
+    0.977028143f, -0.213110320f,
+    0.975702130f, -0.219101240f,
+    0.974339383f, -0.225083911f,
+    0.972939952f, -0.231058108f,
+    0.971503891f, -0.237023606f,
+    0.970031253f, -0.242980180f,
+    0.968522094f, -0.248927606f,
+    0.966976471f, -0.254865660f,
+    0.965394442f, -0.260794118f,
+    0.963776066f, -0.266712757f,
+    0.962121404f, -0.272621355f,
+    0.960430519f, -0.278519689f,
+    0.958703475f, -0.284407537f,
+    0.956940336f, -0.290284677f,
+    0.955141168f, -0.296150888f,
+    0.953306040f, -0.302005949f,
+    0.951435021f, -0.307849640f,
+    0.949528181f, -0.313681740f,
+    0.947585591f, -0.319502031f,
+    0.945607325f, -0.325310292f,
+    0.943593458f, -0.331106306f,
+    0.941544065f, -0.336889853f,
+    0.939459224f, -0.342660717f,
+    0.937339012f, -0.348418680f,
+    0.935183510f, -0.354163525f,
+    0.932992799f, -0.359895037f,
+    0.930766961f, -0.365612998f,
+    0.928506080f, -0.371317194f,
+    0.926210242f, -0.377007410f,
+    0.923879533f, -0.382683432f,
+    0.921514039f, -0.388345047f,
+    0.919113852f, -0.393992040f,
+    0.916679060f, -0.399624200f,
+    0.914209756f, -0.405241314f,
+    0.911706032f, -0.410843171f,
+    0.909167983f, -0.416429560f,
+    0.906595705f, -0.422000271f,
+    0.903989293f, -0.427555093f,
+    0.901348847f, -0.433093819f,
+    0.898674466f, -0.438616239f,
+    0.895966250f, -0.444122145f,
+    0.893224301f, -0.449611330f,
+    0.890448723f, -0.455083587f,
+    0.887639620f, -0.460538711f,
+    0.884797098f, -0.465976496f,
+    0.881921264f, -0.471396737f,
+    0.879012226f, -0.476799230f,
+    0.876070094f, -0.482183772f,
+    0.873094978f, -0.487550160f,
+    0.870086991f, -0.492898192f,
+    0.867046246f, -0.498227667f,
+    0.863972856f, -0.503538384f,
+    0.860866939f, -0.508830143f,
+    0.857728610f, -0.514102744f,
+    0.854557988f, -0.519355990f,
+    0.851355193f, -0.524589683f,
+    0.848120345f, -0.529803625f,
+    0.844853565f, -0.534997620f,
+    0.841554977f, -0.540171473f,
+    0.838224706f, -0.545324988f,
+    0.834862875f, -0.550457973f,
+    0.831469612f, -0.555570233f,
+    0.828045045f, -0.560661576f,
+    0.824589303f, -0.565731811f,
+    0.821102515f, -0.570780746f,
+    0.817584813f, -0.575808191f,
+    0.814036330f, -0.580813958f,
+    0.810457198f, -0.585797857f,
+    0.806847554f, -0.590759702f,
+    0.803207531f, -0.595699304f,
+    0.799537269f, -0.600616479f,
+    0.795836905f, -0.605511041f,
+    0.792106577f, -0.610382806f,
+    0.788346428f, -0.615231591f,
+    0.784556597f, -0.620057212f,
+    0.780737229f, -0.624859488f,
+    0.776888466f, -0.629638239f,
+    0.773010453f, -0.634393284f,
+    0.769103338f, -0.639124445f,
+    0.765167266f, -0.643831543f,
+    0.761202385f, -0.648514401f,
+    0.757208847f, -0.653172843f,
+    0.753186799f, -0.657806693f,
+    0.749136395f, -0.662415778f,
+    0.745057785f, -0.666999922f,
+    0.740951125f, -0.671558955f,
+    0.736816569f, -0.676092704f,
+    0.732654272f, -0.680600998f,
+    0.728464390f, -0.685083668f,
+    0.724247083f, -0.689540545f,
+    0.720002508f, -0.693971461f,
+    0.715730825f, -0.698376249f,
+    0.711432196f, -0.702754744f,
+    0.707106781f, -0.707106781f,
+    0.702754744f, -0.711432196f,
+    0.698376249f, -0.715730825f,
+    0.693971461f, -0.720002508f,
+    0.689540545f, -0.724247083f,
+    0.685083668f, -0.728464390f,
+    0.680600998f, -0.732654272f,
+    0.676092704f, -0.736816569f,
+    0.671558955f, -0.740951125f,
+    0.666999922f, -0.745057785f,
+    0.662415778f, -0.749136395f,
+    0.657806693f, -0.753186799f,
+    0.653172843f, -0.757208847f,
+    0.648514401f, -0.761202385f,
+    0.643831543f, -0.765167266f,
+    0.639124445f, -0.769103338f,
+    0.634393284f, -0.773010453f,
+    0.629638239f, -0.776888466f,
+    0.624859488f, -0.780737229f,
+    0.620057212f, -0.784556597f,
+    0.615231591f, -0.788346428f,
+    0.610382806f, -0.792106577f,
+    0.605511041f, -0.795836905f,
+    0.600616479f, -0.799537269f,
+    0.595699304f, -0.803207531f,
+    0.590759702f, -0.806847554f,
+    0.585797857f, -0.810457198f,
+    0.580813958f, -0.814036330f,
+    0.575808191f, -0.817584813f,
+    0.570780746f, -0.821102515f,
+    0.565731811f, -0.824589303f,
+    0.560661576f, -0.828045045f,
+    0.555570233f, -0.831469612f,
+    0.550457973f, -0.834862875f,
+    0.545324988f, -0.838224706f,
+    0.540171473f, -0.841554977f,
+    0.534997620f, -0.844853565f,
+    0.529803625f, -0.848120345f,
+    0.524589683f, -0.851355193f,
+    0.519355990f, -0.854557988f,
+    0.514102744f, -0.857728610f,
+    0.508830143f, -0.860866939f,
+    0.503538384f, -0.863972856f,
+    0.498227667f, -0.867046246f,
+    0.492898192f, -0.870086991f,
+    0.487550160f, -0.873094978f,
+    0.482183772f, -0.876070094f,
+    0.476799230f, -0.879012226f,
+    0.471396737f, -0.881921264f,
+    0.465976496f, -0.884797098f,
+    0.460538711f, -0.887639620f,
+    0.455083587f, -0.890448723f,
+    0.449611330f, -0.893224301f,
+    0.444122145f, -0.895966250f,
+    0.438616239f, -0.898674466f,
+    0.433093819f, -0.901348847f,
+    0.427555093f, -0.903989293f,
+    0.422000271f, -0.906595705f,
+    0.416429560f, -0.909167983f,
+    0.410843171f, -0.911706032f,
+    0.405241314f, -0.914209756f,
+    0.399624200f, -0.916679060f,
+    0.393992040f, -0.919113852f,
+    0.388345047f, -0.921514039f,
+    0.382683432f, -0.923879533f,
+    0.377007410f, -0.926210242f,
+    0.371317194f, -0.928506080f,
+    0.365612998f, -0.930766961f,
+    0.359895037f, -0.932992799f,
+    0.354163525f, -0.935183510f,
+    0.348418680f, -0.937339012f,
+    0.342660717f, -0.939459224f,
+    0.336889853f, -0.941544065f,
+    0.331106306f, -0.943593458f,
+    0.325310292f, -0.945607325f,
+    0.319502031f, -0.947585591f,
+    0.313681740f, -0.949528181f,
+    0.307849640f, -0.951435021f,
+    0.302005949f, -0.953306040f,
+    0.296150888f, -0.955141168f,
+    0.290284677f, -0.956940336f,
+    0.284407537f, -0.958703475f,
+    0.278519689f, -0.960430519f,
+    0.272621355f, -0.962121404f,
+    0.266712757f, -0.963776066f,
+    0.260794118f, -0.965394442f,
+    0.254865660f, -0.966976471f,
+    0.248927606f, -0.968522094f,
+    0.242980180f, -0.970031253f,
+    0.237023606f, -0.971503891f,
+    0.231058108f, -0.972939952f,
+    0.225083911f, -0.974339383f,
+    0.219101240f, -0.975702130f,
+    0.213110320f, -0.977028143f,
+    0.207111376f, -0.978317371f,
+    0.201104635f, -0.979569766f,
+    0.195090322f, -0.980785280f,
+    0.189068664f, -0.981963869f,
+    0.183039888f, -0.983105487f,
+    0.177004220f, -0.984210092f,
+    0.170961889f, -0.985277642f,
+    0.164913120f, -0.986308097f,
+    0.158858143f, -0.987301418f,
+    0.152797185f, -0.988257568f,
+    0.146730474f, -0.989176510f,
+    0.140658239f, -0.990058210f,
+    0.134580709f, -0.990902635f,
+    0.128498111f, -0.991709754f,
+    0.122410675f, -0.992479535f,
+    0.116318631f, -0.993211949f,
+    0.110222207f, -0.993906970f,
+    0.104121634f, -0.994564571f,
+    0.098017140f, -0.995184727f,
+    0.091908956f, -0.995767414f,
+    0.085797312f, -0.996312612f,
+    0.079682438f, -0.996820299f,
+    0.073564564f, -0.997290457f,
+    0.067443920f, -0.997723067f,
+    0.061320736f, -0.998118113f,
+    0.055195244f, -0.998475581f,
+    0.049067674f, -0.998795456f,
+    0.042938257f, -0.999077728f,
+    0.036807223f, -0.999322385f,
+    0.030674803f, -0.999529418f,
+    0.024541229f, -0.999698819f,
+    0.018406730f, -0.999830582f,
+    0.012271538f, -0.999924702f,
+    0.006135885f, -0.999981175f
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_2048)
+const float32_t twiddleCoef_rfft_2048[2048] = {
+    0.000000000f,  1.000000000f,
+    0.003067957f,  0.999995294f,
+    0.006135885f,  0.999981175f,
+    0.009203755f,  0.999957645f,
+    0.012271538f,  0.999924702f,
+    0.015339206f,  0.999882347f,
+    0.018406730f,  0.999830582f,
+    0.021474080f,  0.999769405f,
+    0.024541229f,  0.999698819f,
+    0.027608146f,  0.999618822f,
+    0.030674803f,  0.999529418f,
+    0.033741172f,  0.999430605f,
+    0.036807223f,  0.999322385f,
+    0.039872928f,  0.999204759f,
+    0.042938257f,  0.999077728f,
+    0.046003182f,  0.998941293f,
+    0.049067674f,  0.998795456f,
+    0.052131705f,  0.998640218f,
+    0.055195244f,  0.998475581f,
+    0.058258265f,  0.998301545f,
+    0.061320736f,  0.998118113f,
+    0.064382631f,  0.997925286f,
+    0.067443920f,  0.997723067f,
+    0.070504573f,  0.997511456f,
+    0.073564564f,  0.997290457f,
+    0.076623861f,  0.997060070f,
+    0.079682438f,  0.996820299f,
+    0.082740265f,  0.996571146f,
+    0.085797312f,  0.996312612f,
+    0.088853553f,  0.996044701f,
+    0.091908956f,  0.995767414f,
+    0.094963495f,  0.995480755f,
+    0.098017140f,  0.995184727f,
+    0.101069863f,  0.994879331f,
+    0.104121634f,  0.994564571f,
+    0.107172425f,  0.994240449f,
+    0.110222207f,  0.993906970f,
+    0.113270952f,  0.993564136f,
+    0.116318631f,  0.993211949f,
+    0.119365215f,  0.992850414f,
+    0.122410675f,  0.992479535f,
+    0.125454983f,  0.992099313f,
+    0.128498111f,  0.991709754f,
+    0.131540029f,  0.991310860f,
+    0.134580709f,  0.990902635f,
+    0.137620122f,  0.990485084f,
+    0.140658239f,  0.990058210f,
+    0.143695033f,  0.989622017f,
+    0.146730474f,  0.989176510f,
+    0.149764535f,  0.988721692f,
+    0.152797185f,  0.988257568f,
+    0.155828398f,  0.987784142f,
+    0.158858143f,  0.987301418f,
+    0.161886394f,  0.986809402f,
+    0.164913120f,  0.986308097f,
+    0.167938295f,  0.985797509f,
+    0.170961889f,  0.985277642f,
+    0.173983873f,  0.984748502f,
+    0.177004220f,  0.984210092f,
+    0.180022901f,  0.983662419f,
+    0.183039888f,  0.983105487f,
+    0.186055152f,  0.982539302f,
+    0.189068664f,  0.981963869f,
+    0.192080397f,  0.981379193f,
+    0.195090322f,  0.980785280f,
+    0.198098411f,  0.980182136f,
+    0.201104635f,  0.979569766f,
+    0.204108966f,  0.978948175f,
+    0.207111376f,  0.978317371f,
+    0.210111837f,  0.977677358f,
+    0.213110320f,  0.977028143f,
+    0.216106797f,  0.976369731f,
+    0.219101240f,  0.975702130f,
+    0.222093621f,  0.975025345f,
+    0.225083911f,  0.974339383f,
+    0.228072083f,  0.973644250f,
+    0.231058108f,  0.972939952f,
+    0.234041959f,  0.972226497f,
+    0.237023606f,  0.971503891f,
+    0.240003022f,  0.970772141f,
+    0.242980180f,  0.970031253f,
+    0.245955050f,  0.969281235f,
+    0.248927606f,  0.968522094f,
+    0.251897818f,  0.967753837f,
+    0.254865660f,  0.966976471f,
+    0.257831102f,  0.966190003f,
+    0.260794118f,  0.965394442f,
+    0.263754679f,  0.964589793f,
+    0.266712757f,  0.963776066f,
+    0.269668326f,  0.962953267f,
+    0.272621355f,  0.962121404f,
+    0.275571819f,  0.961280486f,
+    0.278519689f,  0.960430519f,
+    0.281464938f,  0.959571513f,
+    0.284407537f,  0.958703475f,
+    0.287347460f,  0.957826413f,
+    0.290284677f,  0.956940336f,
+    0.293219163f,  0.956045251f,
+    0.296150888f,  0.955141168f,
+    0.299079826f,  0.954228095f,
+    0.302005949f,  0.953306040f,
+    0.304929230f,  0.952375013f,
+    0.307849640f,  0.951435021f,
+    0.310767153f,  0.950486074f,
+    0.313681740f,  0.949528181f,
+    0.316593376f,  0.948561350f,
+    0.319502031f,  0.947585591f,
+    0.322407679f,  0.946600913f,
+    0.325310292f,  0.945607325f,
+    0.328209844f,  0.944604837f,
+    0.331106306f,  0.943593458f,
+    0.333999651f,  0.942573198f,
+    0.336889853f,  0.941544065f,
+    0.339776884f,  0.940506071f,
+    0.342660717f,  0.939459224f,
+    0.345541325f,  0.938403534f,
+    0.348418680f,  0.937339012f,
+    0.351292756f,  0.936265667f,
+    0.354163525f,  0.935183510f,
+    0.357030961f,  0.934092550f,
+    0.359895037f,  0.932992799f,
+    0.362755724f,  0.931884266f,
+    0.365612998f,  0.930766961f,
+    0.368466830f,  0.929640896f,
+    0.371317194f,  0.928506080f,
+    0.374164063f,  0.927362526f,
+    0.377007410f,  0.926210242f,
+    0.379847209f,  0.925049241f,
+    0.382683432f,  0.923879533f,
+    0.385516054f,  0.922701128f,
+    0.388345047f,  0.921514039f,
+    0.391170384f,  0.920318277f,
+    0.393992040f,  0.919113852f,
+    0.396809987f,  0.917900776f,
+    0.399624200f,  0.916679060f,
+    0.402434651f,  0.915448716f,
+    0.405241314f,  0.914209756f,
+    0.408044163f,  0.912962190f,
+    0.410843171f,  0.911706032f,
+    0.413638312f,  0.910441292f,
+    0.416429560f,  0.909167983f,
+    0.419216888f,  0.907886116f,
+    0.422000271f,  0.906595705f,
+    0.424779681f,  0.905296759f,
+    0.427555093f,  0.903989293f,
+    0.430326481f,  0.902673318f,
+    0.433093819f,  0.901348847f,
+    0.435857080f,  0.900015892f,
+    0.438616239f,  0.898674466f,
+    0.441371269f,  0.897324581f,
+    0.444122145f,  0.895966250f,
+    0.446868840f,  0.894599486f,
+    0.449611330f,  0.893224301f,
+    0.452349587f,  0.891840709f,
+    0.455083587f,  0.890448723f,
+    0.457813304f,  0.889048356f,
+    0.460538711f,  0.887639620f,
+    0.463259784f,  0.886222530f,
+    0.465976496f,  0.884797098f,
+    0.468688822f,  0.883363339f,
+    0.471396737f,  0.881921264f,
+    0.474100215f,  0.880470889f,
+    0.476799230f,  0.879012226f,
+    0.479493758f,  0.877545290f,
+    0.482183772f,  0.876070094f,
+    0.484869248f,  0.874586652f,
+    0.487550160f,  0.873094978f,
+    0.490226483f,  0.871595087f,
+    0.492898192f,  0.870086991f,
+    0.495565262f,  0.868570706f,
+    0.498227667f,  0.867046246f,
+    0.500885383f,  0.865513624f,
+    0.503538384f,  0.863972856f,
+    0.506186645f,  0.862423956f,
+    0.508830143f,  0.860866939f,
+    0.511468850f,  0.859301818f,
+    0.514102744f,  0.857728610f,
+    0.516731799f,  0.856147328f,
+    0.519355990f,  0.854557988f,
+    0.521975293f,  0.852960605f,
+    0.524589683f,  0.851355193f,
+    0.527199135f,  0.849741768f,
+    0.529803625f,  0.848120345f,
+    0.532403128f,  0.846490939f,
+    0.534997620f,  0.844853565f,
+    0.537587076f,  0.843208240f,
+    0.540171473f,  0.841554977f,
+    0.542750785f,  0.839893794f,
+    0.545324988f,  0.838224706f,
+    0.547894059f,  0.836547727f,
+    0.550457973f,  0.834862875f,
+    0.553016706f,  0.833170165f,
+    0.555570233f,  0.831469612f,
+    0.558118531f,  0.829761234f,
+    0.560661576f,  0.828045045f,
+    0.563199344f,  0.826321063f,
+    0.565731811f,  0.824589303f,
+    0.568258953f,  0.822849781f,
+    0.570780746f,  0.821102515f,
+    0.573297167f,  0.819347520f,
+    0.575808191f,  0.817584813f,
+    0.578313796f,  0.815814411f,
+    0.580813958f,  0.814036330f,
+    0.583308653f,  0.812250587f,
+    0.585797857f,  0.810457198f,
+    0.588281548f,  0.808656182f,
+    0.590759702f,  0.806847554f,
+    0.593232295f,  0.805031331f,
+    0.595699304f,  0.803207531f,
+    0.598160707f,  0.801376172f,
+    0.600616479f,  0.799537269f,
+    0.603066599f,  0.797690841f,
+    0.605511041f,  0.795836905f,
+    0.607949785f,  0.793975478f,
+    0.610382806f,  0.792106577f,
+    0.612810082f,  0.790230221f,
+    0.615231591f,  0.788346428f,
+    0.617647308f,  0.786455214f,
+    0.620057212f,  0.784556597f,
+    0.622461279f,  0.782650596f,
+    0.624859488f,  0.780737229f,
+    0.627251815f,  0.778816512f,
+    0.629638239f,  0.776888466f,
+    0.632018736f,  0.774953107f,
+    0.634393284f,  0.773010453f,
+    0.636761861f,  0.771060524f,
+    0.639124445f,  0.769103338f,
+    0.641481013f,  0.767138912f,
+    0.643831543f,  0.765167266f,
+    0.646176013f,  0.763188417f,
+    0.648514401f,  0.761202385f,
+    0.650846685f,  0.759209189f,
+    0.653172843f,  0.757208847f,
+    0.655492853f,  0.755201377f,
+    0.657806693f,  0.753186799f,
+    0.660114342f,  0.751165132f,
+    0.662415778f,  0.749136395f,
+    0.664710978f,  0.747100606f,
+    0.666999922f,  0.745057785f,
+    0.669282588f,  0.743007952f,
+    0.671558955f,  0.740951125f,
+    0.673829000f,  0.738887324f,
+    0.676092704f,  0.736816569f,
+    0.678350043f,  0.734738878f,
+    0.680600998f,  0.732654272f,
+    0.682845546f,  0.730562769f,
+    0.685083668f,  0.728464390f,
+    0.687315341f,  0.726359155f,
+    0.689540545f,  0.724247083f,
+    0.691759258f,  0.722128194f,
+    0.693971461f,  0.720002508f,
+    0.696177131f,  0.717870045f,
+    0.698376249f,  0.715730825f,
+    0.700568794f,  0.713584869f,
+    0.702754744f,  0.711432196f,
+    0.704934080f,  0.709272826f,
+    0.707106781f,  0.707106781f,
+    0.709272826f,  0.704934080f,
+    0.711432196f,  0.702754744f,
+    0.713584869f,  0.700568794f,
+    0.715730825f,  0.698376249f,
+    0.717870045f,  0.696177131f,
+    0.720002508f,  0.693971461f,
+    0.722128194f,  0.691759258f,
+    0.724247083f,  0.689540545f,
+    0.726359155f,  0.687315341f,
+    0.728464390f,  0.685083668f,
+    0.730562769f,  0.682845546f,
+    0.732654272f,  0.680600998f,
+    0.734738878f,  0.678350043f,
+    0.736816569f,  0.676092704f,
+    0.738887324f,  0.673829000f,
+    0.740951125f,  0.671558955f,
+    0.743007952f,  0.669282588f,
+    0.745057785f,  0.666999922f,
+    0.747100606f,  0.664710978f,
+    0.749136395f,  0.662415778f,
+    0.751165132f,  0.660114342f,
+    0.753186799f,  0.657806693f,
+    0.755201377f,  0.655492853f,
+    0.757208847f,  0.653172843f,
+    0.759209189f,  0.650846685f,
+    0.761202385f,  0.648514401f,
+    0.763188417f,  0.646176013f,
+    0.765167266f,  0.643831543f,
+    0.767138912f,  0.641481013f,
+    0.769103338f,  0.639124445f,
+    0.771060524f,  0.636761861f,
+    0.773010453f,  0.634393284f,
+    0.774953107f,  0.632018736f,
+    0.776888466f,  0.629638239f,
+    0.778816512f,  0.627251815f,
+    0.780737229f,  0.624859488f,
+    0.782650596f,  0.622461279f,
+    0.784556597f,  0.620057212f,
+    0.786455214f,  0.617647308f,
+    0.788346428f,  0.615231591f,
+    0.790230221f,  0.612810082f,
+    0.792106577f,  0.610382806f,
+    0.793975478f,  0.607949785f,
+    0.795836905f,  0.605511041f,
+    0.797690841f,  0.603066599f,
+    0.799537269f,  0.600616479f,
+    0.801376172f,  0.598160707f,
+    0.803207531f,  0.595699304f,
+    0.805031331f,  0.593232295f,
+    0.806847554f,  0.590759702f,
+    0.808656182f,  0.588281548f,
+    0.810457198f,  0.585797857f,
+    0.812250587f,  0.583308653f,
+    0.814036330f,  0.580813958f,
+    0.815814411f,  0.578313796f,
+    0.817584813f,  0.575808191f,
+    0.819347520f,  0.573297167f,
+    0.821102515f,  0.570780746f,
+    0.822849781f,  0.568258953f,
+    0.824589303f,  0.565731811f,
+    0.826321063f,  0.563199344f,
+    0.828045045f,  0.560661576f,
+    0.829761234f,  0.558118531f,
+    0.831469612f,  0.555570233f,
+    0.833170165f,  0.553016706f,
+    0.834862875f,  0.550457973f,
+    0.836547727f,  0.547894059f,
+    0.838224706f,  0.545324988f,
+    0.839893794f,  0.542750785f,
+    0.841554977f,  0.540171473f,
+    0.843208240f,  0.537587076f,
+    0.844853565f,  0.534997620f,
+    0.846490939f,  0.532403128f,
+    0.848120345f,  0.529803625f,
+    0.849741768f,  0.527199135f,
+    0.851355193f,  0.524589683f,
+    0.852960605f,  0.521975293f,
+    0.854557988f,  0.519355990f,
+    0.856147328f,  0.516731799f,
+    0.857728610f,  0.514102744f,
+    0.859301818f,  0.511468850f,
+    0.860866939f,  0.508830143f,
+    0.862423956f,  0.506186645f,
+    0.863972856f,  0.503538384f,
+    0.865513624f,  0.500885383f,
+    0.867046246f,  0.498227667f,
+    0.868570706f,  0.495565262f,
+    0.870086991f,  0.492898192f,
+    0.871595087f,  0.490226483f,
+    0.873094978f,  0.487550160f,
+    0.874586652f,  0.484869248f,
+    0.876070094f,  0.482183772f,
+    0.877545290f,  0.479493758f,
+    0.879012226f,  0.476799230f,
+    0.880470889f,  0.474100215f,
+    0.881921264f,  0.471396737f,
+    0.883363339f,  0.468688822f,
+    0.884797098f,  0.465976496f,
+    0.886222530f,  0.463259784f,
+    0.887639620f,  0.460538711f,
+    0.889048356f,  0.457813304f,
+    0.890448723f,  0.455083587f,
+    0.891840709f,  0.452349587f,
+    0.893224301f,  0.449611330f,
+    0.894599486f,  0.446868840f,
+    0.895966250f,  0.444122145f,
+    0.897324581f,  0.441371269f,
+    0.898674466f,  0.438616239f,
+    0.900015892f,  0.435857080f,
+    0.901348847f,  0.433093819f,
+    0.902673318f,  0.430326481f,
+    0.903989293f,  0.427555093f,
+    0.905296759f,  0.424779681f,
+    0.906595705f,  0.422000271f,
+    0.907886116f,  0.419216888f,
+    0.909167983f,  0.416429560f,
+    0.910441292f,  0.413638312f,
+    0.911706032f,  0.410843171f,
+    0.912962190f,  0.408044163f,
+    0.914209756f,  0.405241314f,
+    0.915448716f,  0.402434651f,
+    0.916679060f,  0.399624200f,
+    0.917900776f,  0.396809987f,
+    0.919113852f,  0.393992040f,
+    0.920318277f,  0.391170384f,
+    0.921514039f,  0.388345047f,
+    0.922701128f,  0.385516054f,
+    0.923879533f,  0.382683432f,
+    0.925049241f,  0.379847209f,
+    0.926210242f,  0.377007410f,
+    0.927362526f,  0.374164063f,
+    0.928506080f,  0.371317194f,
+    0.929640896f,  0.368466830f,
+    0.930766961f,  0.365612998f,
+    0.931884266f,  0.362755724f,
+    0.932992799f,  0.359895037f,
+    0.934092550f,  0.357030961f,
+    0.935183510f,  0.354163525f,
+    0.936265667f,  0.351292756f,
+    0.937339012f,  0.348418680f,
+    0.938403534f,  0.345541325f,
+    0.939459224f,  0.342660717f,
+    0.940506071f,  0.339776884f,
+    0.941544065f,  0.336889853f,
+    0.942573198f,  0.333999651f,
+    0.943593458f,  0.331106306f,
+    0.944604837f,  0.328209844f,
+    0.945607325f,  0.325310292f,
+    0.946600913f,  0.322407679f,
+    0.947585591f,  0.319502031f,
+    0.948561350f,  0.316593376f,
+    0.949528181f,  0.313681740f,
+    0.950486074f,  0.310767153f,
+    0.951435021f,  0.307849640f,
+    0.952375013f,  0.304929230f,
+    0.953306040f,  0.302005949f,
+    0.954228095f,  0.299079826f,
+    0.955141168f,  0.296150888f,
+    0.956045251f,  0.293219163f,
+    0.956940336f,  0.290284677f,
+    0.957826413f,  0.287347460f,
+    0.958703475f,  0.284407537f,
+    0.959571513f,  0.281464938f,
+    0.960430519f,  0.278519689f,
+    0.961280486f,  0.275571819f,
+    0.962121404f,  0.272621355f,
+    0.962953267f,  0.269668326f,
+    0.963776066f,  0.266712757f,
+    0.964589793f,  0.263754679f,
+    0.965394442f,  0.260794118f,
+    0.966190003f,  0.257831102f,
+    0.966976471f,  0.254865660f,
+    0.967753837f,  0.251897818f,
+    0.968522094f,  0.248927606f,
+    0.969281235f,  0.245955050f,
+    0.970031253f,  0.242980180f,
+    0.970772141f,  0.240003022f,
+    0.971503891f,  0.237023606f,
+    0.972226497f,  0.234041959f,
+    0.972939952f,  0.231058108f,
+    0.973644250f,  0.228072083f,
+    0.974339383f,  0.225083911f,
+    0.975025345f,  0.222093621f,
+    0.975702130f,  0.219101240f,
+    0.976369731f,  0.216106797f,
+    0.977028143f,  0.213110320f,
+    0.977677358f,  0.210111837f,
+    0.978317371f,  0.207111376f,
+    0.978948175f,  0.204108966f,
+    0.979569766f,  0.201104635f,
+    0.980182136f,  0.198098411f,
+    0.980785280f,  0.195090322f,
+    0.981379193f,  0.192080397f,
+    0.981963869f,  0.189068664f,
+    0.982539302f,  0.186055152f,
+    0.983105487f,  0.183039888f,
+    0.983662419f,  0.180022901f,
+    0.984210092f,  0.177004220f,
+    0.984748502f,  0.173983873f,
+    0.985277642f,  0.170961889f,
+    0.985797509f,  0.167938295f,
+    0.986308097f,  0.164913120f,
+    0.986809402f,  0.161886394f,
+    0.987301418f,  0.158858143f,
+    0.987784142f,  0.155828398f,
+    0.988257568f,  0.152797185f,
+    0.988721692f,  0.149764535f,
+    0.989176510f,  0.146730474f,
+    0.989622017f,  0.143695033f,
+    0.990058210f,  0.140658239f,
+    0.990485084f,  0.137620122f,
+    0.990902635f,  0.134580709f,
+    0.991310860f,  0.131540029f,
+    0.991709754f,  0.128498111f,
+    0.992099313f,  0.125454983f,
+    0.992479535f,  0.122410675f,
+    0.992850414f,  0.119365215f,
+    0.993211949f,  0.116318631f,
+    0.993564136f,  0.113270952f,
+    0.993906970f,  0.110222207f,
+    0.994240449f,  0.107172425f,
+    0.994564571f,  0.104121634f,
+    0.994879331f,  0.101069863f,
+    0.995184727f,  0.098017140f,
+    0.995480755f,  0.094963495f,
+    0.995767414f,  0.091908956f,
+    0.996044701f,  0.088853553f,
+    0.996312612f,  0.085797312f,
+    0.996571146f,  0.082740265f,
+    0.996820299f,  0.079682438f,
+    0.997060070f,  0.076623861f,
+    0.997290457f,  0.073564564f,
+    0.997511456f,  0.070504573f,
+    0.997723067f,  0.067443920f,
+    0.997925286f,  0.064382631f,
+    0.998118113f,  0.061320736f,
+    0.998301545f,  0.058258265f,
+    0.998475581f,  0.055195244f,
+    0.998640218f,  0.052131705f,
+    0.998795456f,  0.049067674f,
+    0.998941293f,  0.046003182f,
+    0.999077728f,  0.042938257f,
+    0.999204759f,  0.039872928f,
+    0.999322385f,  0.036807223f,
+    0.999430605f,  0.033741172f,
+    0.999529418f,  0.030674803f,
+    0.999618822f,  0.027608146f,
+    0.999698819f,  0.024541229f,
+    0.999769405f,  0.021474080f,
+    0.999830582f,  0.018406730f,
+    0.999882347f,  0.015339206f,
+    0.999924702f,  0.012271538f,
+    0.999957645f,  0.009203755f,
+    0.999981175f,  0.006135885f,
+    0.999995294f,  0.003067957f,
+    1.000000000f,  0.000000000f,
+    0.999995294f, -0.003067957f,
+    0.999981175f, -0.006135885f,
+    0.999957645f, -0.009203755f,
+    0.999924702f, -0.012271538f,
+    0.999882347f, -0.015339206f,
+    0.999830582f, -0.018406730f,
+    0.999769405f, -0.021474080f,
+    0.999698819f, -0.024541229f,
+    0.999618822f, -0.027608146f,
+    0.999529418f, -0.030674803f,
+    0.999430605f, -0.033741172f,
+    0.999322385f, -0.036807223f,
+    0.999204759f, -0.039872928f,
+    0.999077728f, -0.042938257f,
+    0.998941293f, -0.046003182f,
+    0.998795456f, -0.049067674f,
+    0.998640218f, -0.052131705f,
+    0.998475581f, -0.055195244f,
+    0.998301545f, -0.058258265f,
+    0.998118113f, -0.061320736f,
+    0.997925286f, -0.064382631f,
+    0.997723067f, -0.067443920f,
+    0.997511456f, -0.070504573f,
+    0.997290457f, -0.073564564f,
+    0.997060070f, -0.076623861f,
+    0.996820299f, -0.079682438f,
+    0.996571146f, -0.082740265f,
+    0.996312612f, -0.085797312f,
+    0.996044701f, -0.088853553f,
+    0.995767414f, -0.091908956f,
+    0.995480755f, -0.094963495f,
+    0.995184727f, -0.098017140f,
+    0.994879331f, -0.101069863f,
+    0.994564571f, -0.104121634f,
+    0.994240449f, -0.107172425f,
+    0.993906970f, -0.110222207f,
+    0.993564136f, -0.113270952f,
+    0.993211949f, -0.116318631f,
+    0.992850414f, -0.119365215f,
+    0.992479535f, -0.122410675f,
+    0.992099313f, -0.125454983f,
+    0.991709754f, -0.128498111f,
+    0.991310860f, -0.131540029f,
+    0.990902635f, -0.134580709f,
+    0.990485084f, -0.137620122f,
+    0.990058210f, -0.140658239f,
+    0.989622017f, -0.143695033f,
+    0.989176510f, -0.146730474f,
+    0.988721692f, -0.149764535f,
+    0.988257568f, -0.152797185f,
+    0.987784142f, -0.155828398f,
+    0.987301418f, -0.158858143f,
+    0.986809402f, -0.161886394f,
+    0.986308097f, -0.164913120f,
+    0.985797509f, -0.167938295f,
+    0.985277642f, -0.170961889f,
+    0.984748502f, -0.173983873f,
+    0.984210092f, -0.177004220f,
+    0.983662419f, -0.180022901f,
+    0.983105487f, -0.183039888f,
+    0.982539302f, -0.186055152f,
+    0.981963869f, -0.189068664f,
+    0.981379193f, -0.192080397f,
+    0.980785280f, -0.195090322f,
+    0.980182136f, -0.198098411f,
+    0.979569766f, -0.201104635f,
+    0.978948175f, -0.204108966f,
+    0.978317371f, -0.207111376f,
+    0.977677358f, -0.210111837f,
+    0.977028143f, -0.213110320f,
+    0.976369731f, -0.216106797f,
+    0.975702130f, -0.219101240f,
+    0.975025345f, -0.222093621f,
+    0.974339383f, -0.225083911f,
+    0.973644250f, -0.228072083f,
+    0.972939952f, -0.231058108f,
+    0.972226497f, -0.234041959f,
+    0.971503891f, -0.237023606f,
+    0.970772141f, -0.240003022f,
+    0.970031253f, -0.242980180f,
+    0.969281235f, -0.245955050f,
+    0.968522094f, -0.248927606f,
+    0.967753837f, -0.251897818f,
+    0.966976471f, -0.254865660f,
+    0.966190003f, -0.257831102f,
+    0.965394442f, -0.260794118f,
+    0.964589793f, -0.263754679f,
+    0.963776066f, -0.266712757f,
+    0.962953267f, -0.269668326f,
+    0.962121404f, -0.272621355f,
+    0.961280486f, -0.275571819f,
+    0.960430519f, -0.278519689f,
+    0.959571513f, -0.281464938f,
+    0.958703475f, -0.284407537f,
+    0.957826413f, -0.287347460f,
+    0.956940336f, -0.290284677f,
+    0.956045251f, -0.293219163f,
+    0.955141168f, -0.296150888f,
+    0.954228095f, -0.299079826f,
+    0.953306040f, -0.302005949f,
+    0.952375013f, -0.304929230f,
+    0.951435021f, -0.307849640f,
+    0.950486074f, -0.310767153f,
+    0.949528181f, -0.313681740f,
+    0.948561350f, -0.316593376f,
+    0.947585591f, -0.319502031f,
+    0.946600913f, -0.322407679f,
+    0.945607325f, -0.325310292f,
+    0.944604837f, -0.328209844f,
+    0.943593458f, -0.331106306f,
+    0.942573198f, -0.333999651f,
+    0.941544065f, -0.336889853f,
+    0.940506071f, -0.339776884f,
+    0.939459224f, -0.342660717f,
+    0.938403534f, -0.345541325f,
+    0.937339012f, -0.348418680f,
+    0.936265667f, -0.351292756f,
+    0.935183510f, -0.354163525f,
+    0.934092550f, -0.357030961f,
+    0.932992799f, -0.359895037f,
+    0.931884266f, -0.362755724f,
+    0.930766961f, -0.365612998f,
+    0.929640896f, -0.368466830f,
+    0.928506080f, -0.371317194f,
+    0.927362526f, -0.374164063f,
+    0.926210242f, -0.377007410f,
+    0.925049241f, -0.379847209f,
+    0.923879533f, -0.382683432f,
+    0.922701128f, -0.385516054f,
+    0.921514039f, -0.388345047f,
+    0.920318277f, -0.391170384f,
+    0.919113852f, -0.393992040f,
+    0.917900776f, -0.396809987f,
+    0.916679060f, -0.399624200f,
+    0.915448716f, -0.402434651f,
+    0.914209756f, -0.405241314f,
+    0.912962190f, -0.408044163f,
+    0.911706032f, -0.410843171f,
+    0.910441292f, -0.413638312f,
+    0.909167983f, -0.416429560f,
+    0.907886116f, -0.419216888f,
+    0.906595705f, -0.422000271f,
+    0.905296759f, -0.424779681f,
+    0.903989293f, -0.427555093f,
+    0.902673318f, -0.430326481f,
+    0.901348847f, -0.433093819f,
+    0.900015892f, -0.435857080f,
+    0.898674466f, -0.438616239f,
+    0.897324581f, -0.441371269f,
+    0.895966250f, -0.444122145f,
+    0.894599486f, -0.446868840f,
+    0.893224301f, -0.449611330f,
+    0.891840709f, -0.452349587f,
+    0.890448723f, -0.455083587f,
+    0.889048356f, -0.457813304f,
+    0.887639620f, -0.460538711f,
+    0.886222530f, -0.463259784f,
+    0.884797098f, -0.465976496f,
+    0.883363339f, -0.468688822f,
+    0.881921264f, -0.471396737f,
+    0.880470889f, -0.474100215f,
+    0.879012226f, -0.476799230f,
+    0.877545290f, -0.479493758f,
+    0.876070094f, -0.482183772f,
+    0.874586652f, -0.484869248f,
+    0.873094978f, -0.487550160f,
+    0.871595087f, -0.490226483f,
+    0.870086991f, -0.492898192f,
+    0.868570706f, -0.495565262f,
+    0.867046246f, -0.498227667f,
+    0.865513624f, -0.500885383f,
+    0.863972856f, -0.503538384f,
+    0.862423956f, -0.506186645f,
+    0.860866939f, -0.508830143f,
+    0.859301818f, -0.511468850f,
+    0.857728610f, -0.514102744f,
+    0.856147328f, -0.516731799f,
+    0.854557988f, -0.519355990f,
+    0.852960605f, -0.521975293f,
+    0.851355193f, -0.524589683f,
+    0.849741768f, -0.527199135f,
+    0.848120345f, -0.529803625f,
+    0.846490939f, -0.532403128f,
+    0.844853565f, -0.534997620f,
+    0.843208240f, -0.537587076f,
+    0.841554977f, -0.540171473f,
+    0.839893794f, -0.542750785f,
+    0.838224706f, -0.545324988f,
+    0.836547727f, -0.547894059f,
+    0.834862875f, -0.550457973f,
+    0.833170165f, -0.553016706f,
+    0.831469612f, -0.555570233f,
+    0.829761234f, -0.558118531f,
+    0.828045045f, -0.560661576f,
+    0.826321063f, -0.563199344f,
+    0.824589303f, -0.565731811f,
+    0.822849781f, -0.568258953f,
+    0.821102515f, -0.570780746f,
+    0.819347520f, -0.573297167f,
+    0.817584813f, -0.575808191f,
+    0.815814411f, -0.578313796f,
+    0.814036330f, -0.580813958f,
+    0.812250587f, -0.583308653f,
+    0.810457198f, -0.585797857f,
+    0.808656182f, -0.588281548f,
+    0.806847554f, -0.590759702f,
+    0.805031331f, -0.593232295f,
+    0.803207531f, -0.595699304f,
+    0.801376172f, -0.598160707f,
+    0.799537269f, -0.600616479f,
+    0.797690841f, -0.603066599f,
+    0.795836905f, -0.605511041f,
+    0.793975478f, -0.607949785f,
+    0.792106577f, -0.610382806f,
+    0.790230221f, -0.612810082f,
+    0.788346428f, -0.615231591f,
+    0.786455214f, -0.617647308f,
+    0.784556597f, -0.620057212f,
+    0.782650596f, -0.622461279f,
+    0.780737229f, -0.624859488f,
+    0.778816512f, -0.627251815f,
+    0.776888466f, -0.629638239f,
+    0.774953107f, -0.632018736f,
+    0.773010453f, -0.634393284f,
+    0.771060524f, -0.636761861f,
+    0.769103338f, -0.639124445f,
+    0.767138912f, -0.641481013f,
+    0.765167266f, -0.643831543f,
+    0.763188417f, -0.646176013f,
+    0.761202385f, -0.648514401f,
+    0.759209189f, -0.650846685f,
+    0.757208847f, -0.653172843f,
+    0.755201377f, -0.655492853f,
+    0.753186799f, -0.657806693f,
+    0.751165132f, -0.660114342f,
+    0.749136395f, -0.662415778f,
+    0.747100606f, -0.664710978f,
+    0.745057785f, -0.666999922f,
+    0.743007952f, -0.669282588f,
+    0.740951125f, -0.671558955f,
+    0.738887324f, -0.673829000f,
+    0.736816569f, -0.676092704f,
+    0.734738878f, -0.678350043f,
+    0.732654272f, -0.680600998f,
+    0.730562769f, -0.682845546f,
+    0.728464390f, -0.685083668f,
+    0.726359155f, -0.687315341f,
+    0.724247083f, -0.689540545f,
+    0.722128194f, -0.691759258f,
+    0.720002508f, -0.693971461f,
+    0.717870045f, -0.696177131f,
+    0.715730825f, -0.698376249f,
+    0.713584869f, -0.700568794f,
+    0.711432196f, -0.702754744f,
+    0.709272826f, -0.704934080f,
+    0.707106781f, -0.707106781f,
+    0.704934080f, -0.709272826f,
+    0.702754744f, -0.711432196f,
+    0.700568794f, -0.713584869f,
+    0.698376249f, -0.715730825f,
+    0.696177131f, -0.717870045f,
+    0.693971461f, -0.720002508f,
+    0.691759258f, -0.722128194f,
+    0.689540545f, -0.724247083f,
+    0.687315341f, -0.726359155f,
+    0.685083668f, -0.728464390f,
+    0.682845546f, -0.730562769f,
+    0.680600998f, -0.732654272f,
+    0.678350043f, -0.734738878f,
+    0.676092704f, -0.736816569f,
+    0.673829000f, -0.738887324f,
+    0.671558955f, -0.740951125f,
+    0.669282588f, -0.743007952f,
+    0.666999922f, -0.745057785f,
+    0.664710978f, -0.747100606f,
+    0.662415778f, -0.749136395f,
+    0.660114342f, -0.751165132f,
+    0.657806693f, -0.753186799f,
+    0.655492853f, -0.755201377f,
+    0.653172843f, -0.757208847f,
+    0.650846685f, -0.759209189f,
+    0.648514401f, -0.761202385f,
+    0.646176013f, -0.763188417f,
+    0.643831543f, -0.765167266f,
+    0.641481013f, -0.767138912f,
+    0.639124445f, -0.769103338f,
+    0.636761861f, -0.771060524f,
+    0.634393284f, -0.773010453f,
+    0.632018736f, -0.774953107f,
+    0.629638239f, -0.776888466f,
+    0.627251815f, -0.778816512f,
+    0.624859488f, -0.780737229f,
+    0.622461279f, -0.782650596f,
+    0.620057212f, -0.784556597f,
+    0.617647308f, -0.786455214f,
+    0.615231591f, -0.788346428f,
+    0.612810082f, -0.790230221f,
+    0.610382806f, -0.792106577f,
+    0.607949785f, -0.793975478f,
+    0.605511041f, -0.795836905f,
+    0.603066599f, -0.797690841f,
+    0.600616479f, -0.799537269f,
+    0.598160707f, -0.801376172f,
+    0.595699304f, -0.803207531f,
+    0.593232295f, -0.805031331f,
+    0.590759702f, -0.806847554f,
+    0.588281548f, -0.808656182f,
+    0.585797857f, -0.810457198f,
+    0.583308653f, -0.812250587f,
+    0.580813958f, -0.814036330f,
+    0.578313796f, -0.815814411f,
+    0.575808191f, -0.817584813f,
+    0.573297167f, -0.819347520f,
+    0.570780746f, -0.821102515f,
+    0.568258953f, -0.822849781f,
+    0.565731811f, -0.824589303f,
+    0.563199344f, -0.826321063f,
+    0.560661576f, -0.828045045f,
+    0.558118531f, -0.829761234f,
+    0.555570233f, -0.831469612f,
+    0.553016706f, -0.833170165f,
+    0.550457973f, -0.834862875f,
+    0.547894059f, -0.836547727f,
+    0.545324988f, -0.838224706f,
+    0.542750785f, -0.839893794f,
+    0.540171473f, -0.841554977f,
+    0.537587076f, -0.843208240f,
+    0.534997620f, -0.844853565f,
+    0.532403128f, -0.846490939f,
+    0.529803625f, -0.848120345f,
+    0.527199135f, -0.849741768f,
+    0.524589683f, -0.851355193f,
+    0.521975293f, -0.852960605f,
+    0.519355990f, -0.854557988f,
+    0.516731799f, -0.856147328f,
+    0.514102744f, -0.857728610f,
+    0.511468850f, -0.859301818f,
+    0.508830143f, -0.860866939f,
+    0.506186645f, -0.862423956f,
+    0.503538384f, -0.863972856f,
+    0.500885383f, -0.865513624f,
+    0.498227667f, -0.867046246f,
+    0.495565262f, -0.868570706f,
+    0.492898192f, -0.870086991f,
+    0.490226483f, -0.871595087f,
+    0.487550160f, -0.873094978f,
+    0.484869248f, -0.874586652f,
+    0.482183772f, -0.876070094f,
+    0.479493758f, -0.877545290f,
+    0.476799230f, -0.879012226f,
+    0.474100215f, -0.880470889f,
+    0.471396737f, -0.881921264f,
+    0.468688822f, -0.883363339f,
+    0.465976496f, -0.884797098f,
+    0.463259784f, -0.886222530f,
+    0.460538711f, -0.887639620f,
+    0.457813304f, -0.889048356f,
+    0.455083587f, -0.890448723f,
+    0.452349587f, -0.891840709f,
+    0.449611330f, -0.893224301f,
+    0.446868840f, -0.894599486f,
+    0.444122145f, -0.895966250f,
+    0.441371269f, -0.897324581f,
+    0.438616239f, -0.898674466f,
+    0.435857080f, -0.900015892f,
+    0.433093819f, -0.901348847f,
+    0.430326481f, -0.902673318f,
+    0.427555093f, -0.903989293f,
+    0.424779681f, -0.905296759f,
+    0.422000271f, -0.906595705f,
+    0.419216888f, -0.907886116f,
+    0.416429560f, -0.909167983f,
+    0.413638312f, -0.910441292f,
+    0.410843171f, -0.911706032f,
+    0.408044163f, -0.912962190f,
+    0.405241314f, -0.914209756f,
+    0.402434651f, -0.915448716f,
+    0.399624200f, -0.916679060f,
+    0.396809987f, -0.917900776f,
+    0.393992040f, -0.919113852f,
+    0.391170384f, -0.920318277f,
+    0.388345047f, -0.921514039f,
+    0.385516054f, -0.922701128f,
+    0.382683432f, -0.923879533f,
+    0.379847209f, -0.925049241f,
+    0.377007410f, -0.926210242f,
+    0.374164063f, -0.927362526f,
+    0.371317194f, -0.928506080f,
+    0.368466830f, -0.929640896f,
+    0.365612998f, -0.930766961f,
+    0.362755724f, -0.931884266f,
+    0.359895037f, -0.932992799f,
+    0.357030961f, -0.934092550f,
+    0.354163525f, -0.935183510f,
+    0.351292756f, -0.936265667f,
+    0.348418680f, -0.937339012f,
+    0.345541325f, -0.938403534f,
+    0.342660717f, -0.939459224f,
+    0.339776884f, -0.940506071f,
+    0.336889853f, -0.941544065f,
+    0.333999651f, -0.942573198f,
+    0.331106306f, -0.943593458f,
+    0.328209844f, -0.944604837f,
+    0.325310292f, -0.945607325f,
+    0.322407679f, -0.946600913f,
+    0.319502031f, -0.947585591f,
+    0.316593376f, -0.948561350f,
+    0.313681740f, -0.949528181f,
+    0.310767153f, -0.950486074f,
+    0.307849640f, -0.951435021f,
+    0.304929230f, -0.952375013f,
+    0.302005949f, -0.953306040f,
+    0.299079826f, -0.954228095f,
+    0.296150888f, -0.955141168f,
+    0.293219163f, -0.956045251f,
+    0.290284677f, -0.956940336f,
+    0.287347460f, -0.957826413f,
+    0.284407537f, -0.958703475f,
+    0.281464938f, -0.959571513f,
+    0.278519689f, -0.960430519f,
+    0.275571819f, -0.961280486f,
+    0.272621355f, -0.962121404f,
+    0.269668326f, -0.962953267f,
+    0.266712757f, -0.963776066f,
+    0.263754679f, -0.964589793f,
+    0.260794118f, -0.965394442f,
+    0.257831102f, -0.966190003f,
+    0.254865660f, -0.966976471f,
+    0.251897818f, -0.967753837f,
+    0.248927606f, -0.968522094f,
+    0.245955050f, -0.969281235f,
+    0.242980180f, -0.970031253f,
+    0.240003022f, -0.970772141f,
+    0.237023606f, -0.971503891f,
+    0.234041959f, -0.972226497f,
+    0.231058108f, -0.972939952f,
+    0.228072083f, -0.973644250f,
+    0.225083911f, -0.974339383f,
+    0.222093621f, -0.975025345f,
+    0.219101240f, -0.975702130f,
+    0.216106797f, -0.976369731f,
+    0.213110320f, -0.977028143f,
+    0.210111837f, -0.977677358f,
+    0.207111376f, -0.978317371f,
+    0.204108966f, -0.978948175f,
+    0.201104635f, -0.979569766f,
+    0.198098411f, -0.980182136f,
+    0.195090322f, -0.980785280f,
+    0.192080397f, -0.981379193f,
+    0.189068664f, -0.981963869f,
+    0.186055152f, -0.982539302f,
+    0.183039888f, -0.983105487f,
+    0.180022901f, -0.983662419f,
+    0.177004220f, -0.984210092f,
+    0.173983873f, -0.984748502f,
+    0.170961889f, -0.985277642f,
+    0.167938295f, -0.985797509f,
+    0.164913120f, -0.986308097f,
+    0.161886394f, -0.986809402f,
+    0.158858143f, -0.987301418f,
+    0.155828398f, -0.987784142f,
+    0.152797185f, -0.988257568f,
+    0.149764535f, -0.988721692f,
+    0.146730474f, -0.989176510f,
+    0.143695033f, -0.989622017f,
+    0.140658239f, -0.990058210f,
+    0.137620122f, -0.990485084f,
+    0.134580709f, -0.990902635f,
+    0.131540029f, -0.991310860f,
+    0.128498111f, -0.991709754f,
+    0.125454983f, -0.992099313f,
+    0.122410675f, -0.992479535f,
+    0.119365215f, -0.992850414f,
+    0.116318631f, -0.993211949f,
+    0.113270952f, -0.993564136f,
+    0.110222207f, -0.993906970f,
+    0.107172425f, -0.994240449f,
+    0.104121634f, -0.994564571f,
+    0.101069863f, -0.994879331f,
+    0.098017140f, -0.995184727f,
+    0.094963495f, -0.995480755f,
+    0.091908956f, -0.995767414f,
+    0.088853553f, -0.996044701f,
+    0.085797312f, -0.996312612f,
+    0.082740265f, -0.996571146f,
+    0.079682438f, -0.996820299f,
+    0.076623861f, -0.997060070f,
+    0.073564564f, -0.997290457f,
+    0.070504573f, -0.997511456f,
+    0.067443920f, -0.997723067f,
+    0.064382631f, -0.997925286f,
+    0.061320736f, -0.998118113f,
+    0.058258265f, -0.998301545f,
+    0.055195244f, -0.998475581f,
+    0.052131705f, -0.998640218f,
+    0.049067674f, -0.998795456f,
+    0.046003182f, -0.998941293f,
+    0.042938257f, -0.999077728f,
+    0.039872928f, -0.999204759f,
+    0.036807223f, -0.999322385f,
+    0.033741172f, -0.999430605f,
+    0.030674803f, -0.999529418f,
+    0.027608146f, -0.999618822f,
+    0.024541229f, -0.999698819f,
+    0.021474080f, -0.999769405f,
+    0.018406730f, -0.999830582f,
+    0.015339206f, -0.999882347f,
+    0.012271538f, -0.999924702f,
+    0.009203755f, -0.999957645f,
+    0.006135885f, -0.999981175f,
+    0.003067957f, -0.999995294f
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_4096)
+const float32_t twiddleCoef_rfft_4096[4096] = {
+    0.000000000f,  1.000000000f,
+    0.001533980f,  0.999998823f,
+    0.003067957f,  0.999995294f,
+    0.004601926f,  0.999989411f,
+    0.006135885f,  0.999981175f,
+    0.007669829f,  0.999970586f,
+    0.009203755f,  0.999957645f,
+    0.010737659f,  0.999942350f,
+    0.012271538f,  0.999924702f,
+    0.013805389f,  0.999904701f,
+    0.015339206f,  0.999882347f,
+    0.016872988f,  0.999857641f,
+    0.018406730f,  0.999830582f,
+    0.019940429f,  0.999801170f,
+    0.021474080f,  0.999769405f,
+    0.023007681f,  0.999735288f,
+    0.024541229f,  0.999698819f,
+    0.026074718f,  0.999659997f,
+    0.027608146f,  0.999618822f,
+    0.029141509f,  0.999575296f,
+    0.030674803f,  0.999529418f,
+    0.032208025f,  0.999481187f,
+    0.033741172f,  0.999430605f,
+    0.035274239f,  0.999377670f,
+    0.036807223f,  0.999322385f,
+    0.038340120f,  0.999264747f,
+    0.039872928f,  0.999204759f,
+    0.041405641f,  0.999142419f,
+    0.042938257f,  0.999077728f,
+    0.044470772f,  0.999010686f,
+    0.046003182f,  0.998941293f,
+    0.047535484f,  0.998869550f,
+    0.049067674f,  0.998795456f,
+    0.050599749f,  0.998719012f,
+    0.052131705f,  0.998640218f,
+    0.053663538f,  0.998559074f,
+    0.055195244f,  0.998475581f,
+    0.056726821f,  0.998389737f,
+    0.058258265f,  0.998301545f,
+    0.059789571f,  0.998211003f,
+    0.061320736f,  0.998118113f,
+    0.062851758f,  0.998022874f,
+    0.064382631f,  0.997925286f,
+    0.065913353f,  0.997825350f,
+    0.067443920f,  0.997723067f,
+    0.068974328f,  0.997618435f,
+    0.070504573f,  0.997511456f,
+    0.072034653f,  0.997402130f,
+    0.073564564f,  0.997290457f,
+    0.075094301f,  0.997176437f,
+    0.076623861f,  0.997060070f,
+    0.078153242f,  0.996941358f,
+    0.079682438f,  0.996820299f,
+    0.081211447f,  0.996696895f,
+    0.082740265f,  0.996571146f,
+    0.084268888f,  0.996443051f,
+    0.085797312f,  0.996312612f,
+    0.087325535f,  0.996179829f,
+    0.088853553f,  0.996044701f,
+    0.090381361f,  0.995907229f,
+    0.091908956f,  0.995767414f,
+    0.093436336f,  0.995625256f,
+    0.094963495f,  0.995480755f,
+    0.096490431f,  0.995333912f,
+    0.098017140f,  0.995184727f,
+    0.099543619f,  0.995033199f,
+    0.101069863f,  0.994879331f,
+    0.102595869f,  0.994723121f,
+    0.104121634f,  0.994564571f,
+    0.105647154f,  0.994403680f,
+    0.107172425f,  0.994240449f,
+    0.108697444f,  0.994074879f,
+    0.110222207f,  0.993906970f,
+    0.111746711f,  0.993736722f,
+    0.113270952f,  0.993564136f,
+    0.114794927f,  0.993389211f,
+    0.116318631f,  0.993211949f,
+    0.117842062f,  0.993032350f,
+    0.119365215f,  0.992850414f,
+    0.120888087f,  0.992666142f,
+    0.122410675f,  0.992479535f,
+    0.123932975f,  0.992290591f,
+    0.125454983f,  0.992099313f,
+    0.126976696f,  0.991905700f,
+    0.128498111f,  0.991709754f,
+    0.130019223f,  0.991511473f,
+    0.131540029f,  0.991310860f,
+    0.133060525f,  0.991107914f,
+    0.134580709f,  0.990902635f,
+    0.136100575f,  0.990695025f,
+    0.137620122f,  0.990485084f,
+    0.139139344f,  0.990272812f,
+    0.140658239f,  0.990058210f,
+    0.142176804f,  0.989841278f,
+    0.143695033f,  0.989622017f,
+    0.145212925f,  0.989400428f,
+    0.146730474f,  0.989176510f,
+    0.148247679f,  0.988950265f,
+    0.149764535f,  0.988721692f,
+    0.151281038f,  0.988490793f,
+    0.152797185f,  0.988257568f,
+    0.154312973f,  0.988022017f,
+    0.155828398f,  0.987784142f,
+    0.157343456f,  0.987543942f,
+    0.158858143f,  0.987301418f,
+    0.160372457f,  0.987056571f,
+    0.161886394f,  0.986809402f,
+    0.163399949f,  0.986559910f,
+    0.164913120f,  0.986308097f,
+    0.166425904f,  0.986053963f,
+    0.167938295f,  0.985797509f,
+    0.169450291f,  0.985538735f,
+    0.170961889f,  0.985277642f,
+    0.172473084f,  0.985014231f,
+    0.173983873f,  0.984748502f,
+    0.175494253f,  0.984480455f,
+    0.177004220f,  0.984210092f,
+    0.178513771f,  0.983937413f,
+    0.180022901f,  0.983662419f,
+    0.181531608f,  0.983385110f,
+    0.183039888f,  0.983105487f,
+    0.184547737f,  0.982823551f,
+    0.186055152f,  0.982539302f,
+    0.187562129f,  0.982252741f,
+    0.189068664f,  0.981963869f,
+    0.190574755f,  0.981672686f,
+    0.192080397f,  0.981379193f,
+    0.193585587f,  0.981083391f,
+    0.195090322f,  0.980785280f,
+    0.196594598f,  0.980484862f,
+    0.198098411f,  0.980182136f,
+    0.199601758f,  0.979877104f,
+    0.201104635f,  0.979569766f,
+    0.202607039f,  0.979260123f,
+    0.204108966f,  0.978948175f,
+    0.205610413f,  0.978633924f,
+    0.207111376f,  0.978317371f,
+    0.208611852f,  0.977998515f,
+    0.210111837f,  0.977677358f,
+    0.211611327f,  0.977353900f,
+    0.213110320f,  0.977028143f,
+    0.214608811f,  0.976700086f,
+    0.216106797f,  0.976369731f,
+    0.217604275f,  0.976037079f,
+    0.219101240f,  0.975702130f,
+    0.220597690f,  0.975364885f,
+    0.222093621f,  0.975025345f,
+    0.223589029f,  0.974683511f,
+    0.225083911f,  0.974339383f,
+    0.226578264f,  0.973992962f,
+    0.228072083f,  0.973644250f,
+    0.229565366f,  0.973293246f,
+    0.231058108f,  0.972939952f,
+    0.232550307f,  0.972584369f,
+    0.234041959f,  0.972226497f,
+    0.235533059f,  0.971866337f,
+    0.237023606f,  0.971503891f,
+    0.238513595f,  0.971139158f,
+    0.240003022f,  0.970772141f,
+    0.241491885f,  0.970402839f,
+    0.242980180f,  0.970031253f,
+    0.244467903f,  0.969657385f,
+    0.245955050f,  0.969281235f,
+    0.247441619f,  0.968902805f,
+    0.248927606f,  0.968522094f,
+    0.250413007f,  0.968139105f,
+    0.251897818f,  0.967753837f,
+    0.253382037f,  0.967366292f,
+    0.254865660f,  0.966976471f,
+    0.256348682f,  0.966584374f,
+    0.257831102f,  0.966190003f,
+    0.259312915f,  0.965793359f,
+    0.260794118f,  0.965394442f,
+    0.262274707f,  0.964993253f,
+    0.263754679f,  0.964589793f,
+    0.265234030f,  0.964184064f,
+    0.266712757f,  0.963776066f,
+    0.268190857f,  0.963365800f,
+    0.269668326f,  0.962953267f,
+    0.271145160f,  0.962538468f,
+    0.272621355f,  0.962121404f,
+    0.274096910f,  0.961702077f,
+    0.275571819f,  0.961280486f,
+    0.277046080f,  0.960856633f,
+    0.278519689f,  0.960430519f,
+    0.279992643f,  0.960002146f,
+    0.281464938f,  0.959571513f,
+    0.282936570f,  0.959138622f,
+    0.284407537f,  0.958703475f,
+    0.285877835f,  0.958266071f,
+    0.287347460f,  0.957826413f,
+    0.288816408f,  0.957384501f,
+    0.290284677f,  0.956940336f,
+    0.291752263f,  0.956493919f,
+    0.293219163f,  0.956045251f,
+    0.294685372f,  0.955594334f,
+    0.296150888f,  0.955141168f,
+    0.297615707f,  0.954685755f,
+    0.299079826f,  0.954228095f,
+    0.300543241f,  0.953768190f,
+    0.302005949f,  0.953306040f,
+    0.303467947f,  0.952841648f,
+    0.304929230f,  0.952375013f,
+    0.306389795f,  0.951906137f,
+    0.307849640f,  0.951435021f,
+    0.309308760f,  0.950961666f,
+    0.310767153f,  0.950486074f,
+    0.312224814f,  0.950008245f,
+    0.313681740f,  0.949528181f,
+    0.315137929f,  0.949045882f,
+    0.316593376f,  0.948561350f,
+    0.318048077f,  0.948074586f,
+    0.319502031f,  0.947585591f,
+    0.320955232f,  0.947094366f,
+    0.322407679f,  0.946600913f,
+    0.323859367f,  0.946105232f,
+    0.325310292f,  0.945607325f,
+    0.326760452f,  0.945107193f,
+    0.328209844f,  0.944604837f,
+    0.329658463f,  0.944100258f,
+    0.331106306f,  0.943593458f,
+    0.332553370f,  0.943084437f,
+    0.333999651f,  0.942573198f,
+    0.335445147f,  0.942059740f,
+    0.336889853f,  0.941544065f,
+    0.338333767f,  0.941026175f,
+    0.339776884f,  0.940506071f,
+    0.341219202f,  0.939983753f,
+    0.342660717f,  0.939459224f,
+    0.344101426f,  0.938932484f,
+    0.345541325f,  0.938403534f,
+    0.346980411f,  0.937872376f,
+    0.348418680f,  0.937339012f,
+    0.349856130f,  0.936803442f,
+    0.351292756f,  0.936265667f,
+    0.352728556f,  0.935725689f,
+    0.354163525f,  0.935183510f,
+    0.355597662f,  0.934639130f,
+    0.357030961f,  0.934092550f,
+    0.358463421f,  0.933543773f,
+    0.359895037f,  0.932992799f,
+    0.361325806f,  0.932439629f,
+    0.362755724f,  0.931884266f,
+    0.364184790f,  0.931326709f,
+    0.365612998f,  0.930766961f,
+    0.367040346f,  0.930205023f,
+    0.368466830f,  0.929640896f,
+    0.369892447f,  0.929074581f,
+    0.371317194f,  0.928506080f,
+    0.372741067f,  0.927935395f,
+    0.374164063f,  0.927362526f,
+    0.375586178f,  0.926787474f,
+    0.377007410f,  0.926210242f,
+    0.378427755f,  0.925630831f,
+    0.379847209f,  0.925049241f,
+    0.381265769f,  0.924465474f,
+    0.382683432f,  0.923879533f,
+    0.384100195f,  0.923291417f,
+    0.385516054f,  0.922701128f,
+    0.386931006f,  0.922108669f,
+    0.388345047f,  0.921514039f,
+    0.389758174f,  0.920917242f,
+    0.391170384f,  0.920318277f,
+    0.392581674f,  0.919717146f,
+    0.393992040f,  0.919113852f,
+    0.395401479f,  0.918508394f,
+    0.396809987f,  0.917900776f,
+    0.398217562f,  0.917290997f,
+    0.399624200f,  0.916679060f,
+    0.401029897f,  0.916064966f,
+    0.402434651f,  0.915448716f,
+    0.403838458f,  0.914830312f,
+    0.405241314f,  0.914209756f,
+    0.406643217f,  0.913587048f,
+    0.408044163f,  0.912962190f,
+    0.409444149f,  0.912335185f,
+    0.410843171f,  0.911706032f,
+    0.412241227f,  0.911074734f,
+    0.413638312f,  0.910441292f,
+    0.415034424f,  0.909805708f,
+    0.416429560f,  0.909167983f,
+    0.417823716f,  0.908528119f,
+    0.419216888f,  0.907886116f,
+    0.420609074f,  0.907241978f,
+    0.422000271f,  0.906595705f,
+    0.423390474f,  0.905947298f,
+    0.424779681f,  0.905296759f,
+    0.426167889f,  0.904644091f,
+    0.427555093f,  0.903989293f,
+    0.428941292f,  0.903332368f,
+    0.430326481f,  0.902673318f,
+    0.431710658f,  0.902012144f,
+    0.433093819f,  0.901348847f,
+    0.434475961f,  0.900683429f,
+    0.435857080f,  0.900015892f,
+    0.437237174f,  0.899346237f,
+    0.438616239f,  0.898674466f,
+    0.439994271f,  0.898000580f,
+    0.441371269f,  0.897324581f,
+    0.442747228f,  0.896646470f,
+    0.444122145f,  0.895966250f,
+    0.445496017f,  0.895283921f,
+    0.446868840f,  0.894599486f,
+    0.448240612f,  0.893912945f,
+    0.449611330f,  0.893224301f,
+    0.450980989f,  0.892533555f,
+    0.452349587f,  0.891840709f,
+    0.453717121f,  0.891145765f,
+    0.455083587f,  0.890448723f,
+    0.456448982f,  0.889749586f,
+    0.457813304f,  0.889048356f,
+    0.459176548f,  0.888345033f,
+    0.460538711f,  0.887639620f,
+    0.461899791f,  0.886932119f,
+    0.463259784f,  0.886222530f,
+    0.464618686f,  0.885510856f,
+    0.465976496f,  0.884797098f,
+    0.467333209f,  0.884081259f,
+    0.468688822f,  0.883363339f,
+    0.470043332f,  0.882643340f,
+    0.471396737f,  0.881921264f,
+    0.472749032f,  0.881197113f,
+    0.474100215f,  0.880470889f,
+    0.475450282f,  0.879742593f,
+    0.476799230f,  0.879012226f,
+    0.478147056f,  0.878279792f,
+    0.479493758f,  0.877545290f,
+    0.480839331f,  0.876808724f,
+    0.482183772f,  0.876070094f,
+    0.483527079f,  0.875329403f,
+    0.484869248f,  0.874586652f,
+    0.486210276f,  0.873841843f,
+    0.487550160f,  0.873094978f,
+    0.488888897f,  0.872346059f,
+    0.490226483f,  0.871595087f,
+    0.491562916f,  0.870842063f,
+    0.492898192f,  0.870086991f,
+    0.494232309f,  0.869329871f,
+    0.495565262f,  0.868570706f,
+    0.496897049f,  0.867809497f,
+    0.498227667f,  0.867046246f,
+    0.499557113f,  0.866280954f,
+    0.500885383f,  0.865513624f,
+    0.502212474f,  0.864744258f,
+    0.503538384f,  0.863972856f,
+    0.504863109f,  0.863199422f,
+    0.506186645f,  0.862423956f,
+    0.507508991f,  0.861646461f,
+    0.508830143f,  0.860866939f,
+    0.510150097f,  0.860085390f,
+    0.511468850f,  0.859301818f,
+    0.512786401f,  0.858516224f,
+    0.514102744f,  0.857728610f,
+    0.515417878f,  0.856938977f,
+    0.516731799f,  0.856147328f,
+    0.518044504f,  0.855353665f,
+    0.519355990f,  0.854557988f,
+    0.520666254f,  0.853760301f,
+    0.521975293f,  0.852960605f,
+    0.523283103f,  0.852158902f,
+    0.524589683f,  0.851355193f,
+    0.525895027f,  0.850549481f,
+    0.527199135f,  0.849741768f,
+    0.528502002f,  0.848932055f,
+    0.529803625f,  0.848120345f,
+    0.531104001f,  0.847306639f,
+    0.532403128f,  0.846490939f,
+    0.533701002f,  0.845673247f,
+    0.534997620f,  0.844853565f,
+    0.536292979f,  0.844031895f,
+    0.537587076f,  0.843208240f,
+    0.538879909f,  0.842382600f,
+    0.540171473f,  0.841554977f,
+    0.541461766f,  0.840725375f,
+    0.542750785f,  0.839893794f,
+    0.544038527f,  0.839060237f,
+    0.545324988f,  0.838224706f,
+    0.546610167f,  0.837387202f,
+    0.547894059f,  0.836547727f,
+    0.549176662f,  0.835706284f,
+    0.550457973f,  0.834862875f,
+    0.551737988f,  0.834017501f,
+    0.553016706f,  0.833170165f,
+    0.554294121f,  0.832320868f,
+    0.555570233f,  0.831469612f,
+    0.556845037f,  0.830616400f,
+    0.558118531f,  0.829761234f,
+    0.559390712f,  0.828904115f,
+    0.560661576f,  0.828045045f,
+    0.561931121f,  0.827184027f,
+    0.563199344f,  0.826321063f,
+    0.564466242f,  0.825456154f,
+    0.565731811f,  0.824589303f,
+    0.566996049f,  0.823720511f,
+    0.568258953f,  0.822849781f,
+    0.569520519f,  0.821977115f,
+    0.570780746f,  0.821102515f,
+    0.572039629f,  0.820225983f,
+    0.573297167f,  0.819347520f,
+    0.574553355f,  0.818467130f,
+    0.575808191f,  0.817584813f,
+    0.577061673f,  0.816700573f,
+    0.578313796f,  0.815814411f,
+    0.579564559f,  0.814926329f,
+    0.580813958f,  0.814036330f,
+    0.582061990f,  0.813144415f,
+    0.583308653f,  0.812250587f,
+    0.584553943f,  0.811354847f,
+    0.585797857f,  0.810457198f,
+    0.587040394f,  0.809557642f,
+    0.588281548f,  0.808656182f,
+    0.589521319f,  0.807752818f,
+    0.590759702f,  0.806847554f,
+    0.591996695f,  0.805940391f,
+    0.593232295f,  0.805031331f,
+    0.594466499f,  0.804120377f,
+    0.595699304f,  0.803207531f,
+    0.596930708f,  0.802292796f,
+    0.598160707f,  0.801376172f,
+    0.599389298f,  0.800457662f,
+    0.600616479f,  0.799537269f,
+    0.601842247f,  0.798614995f,
+    0.603066599f,  0.797690841f,
+    0.604289531f,  0.796764810f,
+    0.605511041f,  0.795836905f,
+    0.606731127f,  0.794907126f,
+    0.607949785f,  0.793975478f,
+    0.609167012f,  0.793041960f,
+    0.610382806f,  0.792106577f,
+    0.611597164f,  0.791169330f,
+    0.612810082f,  0.790230221f,
+    0.614021559f,  0.789289253f,
+    0.615231591f,  0.788346428f,
+    0.616440175f,  0.787401747f,
+    0.617647308f,  0.786455214f,
+    0.618852988f,  0.785506830f,
+    0.620057212f,  0.784556597f,
+    0.621259977f,  0.783604519f,
+    0.622461279f,  0.782650596f,
+    0.623661118f,  0.781694832f,
+    0.624859488f,  0.780737229f,
+    0.626056388f,  0.779777788f,
+    0.627251815f,  0.778816512f,
+    0.628445767f,  0.777853404f,
+    0.629638239f,  0.776888466f,
+    0.630829230f,  0.775921699f,
+    0.632018736f,  0.774953107f,
+    0.633206755f,  0.773982691f,
+    0.634393284f,  0.773010453f,
+    0.635578320f,  0.772036397f,
+    0.636761861f,  0.771060524f,
+    0.637943904f,  0.770082837f,
+    0.639124445f,  0.769103338f,
+    0.640303482f,  0.768122029f,
+    0.641481013f,  0.767138912f,
+    0.642657034f,  0.766153990f,
+    0.643831543f,  0.765167266f,
+    0.645004537f,  0.764178741f,
+    0.646176013f,  0.763188417f,
+    0.647345969f,  0.762196298f,
+    0.648514401f,  0.761202385f,
+    0.649681307f,  0.760206682f,
+    0.650846685f,  0.759209189f,
+    0.652010531f,  0.758209910f,
+    0.653172843f,  0.757208847f,
+    0.654333618f,  0.756206001f,
+    0.655492853f,  0.755201377f,
+    0.656650546f,  0.754194975f,
+    0.657806693f,  0.753186799f,
+    0.658961293f,  0.752176850f,
+    0.660114342f,  0.751165132f,
+    0.661265838f,  0.750151646f,
+    0.662415778f,  0.749136395f,
+    0.663564159f,  0.748119380f,
+    0.664710978f,  0.747100606f,
+    0.665856234f,  0.746080074f,
+    0.666999922f,  0.745057785f,
+    0.668142041f,  0.744033744f,
+    0.669282588f,  0.743007952f,
+    0.670421560f,  0.741980412f,
+    0.671558955f,  0.740951125f,
+    0.672694769f,  0.739920095f,
+    0.673829000f,  0.738887324f,
+    0.674961646f,  0.737852815f,
+    0.676092704f,  0.736816569f,
+    0.677222170f,  0.735778589f,
+    0.678350043f,  0.734738878f,
+    0.679476320f,  0.733697438f,
+    0.680600998f,  0.732654272f,
+    0.681724074f,  0.731609381f,
+    0.682845546f,  0.730562769f,
+    0.683965412f,  0.729514438f,
+    0.685083668f,  0.728464390f,
+    0.686200312f,  0.727412629f,
+    0.687315341f,  0.726359155f,
+    0.688428753f,  0.725303972f,
+    0.689540545f,  0.724247083f,
+    0.690650714f,  0.723188489f,
+    0.691759258f,  0.722128194f,
+    0.692866175f,  0.721066199f,
+    0.693971461f,  0.720002508f,
+    0.695075114f,  0.718937122f,
+    0.696177131f,  0.717870045f,
+    0.697277511f,  0.716801279f,
+    0.698376249f,  0.715730825f,
+    0.699473345f,  0.714658688f,
+    0.700568794f,  0.713584869f,
+    0.701662595f,  0.712509371f,
+    0.702754744f,  0.711432196f,
+    0.703845241f,  0.710353347f,
+    0.704934080f,  0.709272826f,
+    0.706021261f,  0.708190637f,
+    0.707106781f,  0.707106781f,
+    0.708190637f,  0.706021261f,
+    0.709272826f,  0.704934080f,
+    0.710353347f,  0.703845241f,
+    0.711432196f,  0.702754744f,
+    0.712509371f,  0.701662595f,
+    0.713584869f,  0.700568794f,
+    0.714658688f,  0.699473345f,
+    0.715730825f,  0.698376249f,
+    0.716801279f,  0.697277511f,
+    0.717870045f,  0.696177131f,
+    0.718937122f,  0.695075114f,
+    0.720002508f,  0.693971461f,
+    0.721066199f,  0.692866175f,
+    0.722128194f,  0.691759258f,
+    0.723188489f,  0.690650714f,
+    0.724247083f,  0.689540545f,
+    0.725303972f,  0.688428753f,
+    0.726359155f,  0.687315341f,
+    0.727412629f,  0.686200312f,
+    0.728464390f,  0.685083668f,
+    0.729514438f,  0.683965412f,
+    0.730562769f,  0.682845546f,
+    0.731609381f,  0.681724074f,
+    0.732654272f,  0.680600998f,
+    0.733697438f,  0.679476320f,
+    0.734738878f,  0.678350043f,
+    0.735778589f,  0.677222170f,
+    0.736816569f,  0.676092704f,
+    0.737852815f,  0.674961646f,
+    0.738887324f,  0.673829000f,
+    0.739920095f,  0.672694769f,
+    0.740951125f,  0.671558955f,
+    0.741980412f,  0.670421560f,
+    0.743007952f,  0.669282588f,
+    0.744033744f,  0.668142041f,
+    0.745057785f,  0.666999922f,
+    0.746080074f,  0.665856234f,
+    0.747100606f,  0.664710978f,
+    0.748119380f,  0.663564159f,
+    0.749136395f,  0.662415778f,
+    0.750151646f,  0.661265838f,
+    0.751165132f,  0.660114342f,
+    0.752176850f,  0.658961293f,
+    0.753186799f,  0.657806693f,
+    0.754194975f,  0.656650546f,
+    0.755201377f,  0.655492853f,
+    0.756206001f,  0.654333618f,
+    0.757208847f,  0.653172843f,
+    0.758209910f,  0.652010531f,
+    0.759209189f,  0.650846685f,
+    0.760206682f,  0.649681307f,
+    0.761202385f,  0.648514401f,
+    0.762196298f,  0.647345969f,
+    0.763188417f,  0.646176013f,
+    0.764178741f,  0.645004537f,
+    0.765167266f,  0.643831543f,
+    0.766153990f,  0.642657034f,
+    0.767138912f,  0.641481013f,
+    0.768122029f,  0.640303482f,
+    0.769103338f,  0.639124445f,
+    0.770082837f,  0.637943904f,
+    0.771060524f,  0.636761861f,
+    0.772036397f,  0.635578320f,
+    0.773010453f,  0.634393284f,
+    0.773982691f,  0.633206755f,
+    0.774953107f,  0.632018736f,
+    0.775921699f,  0.630829230f,
+    0.776888466f,  0.629638239f,
+    0.777853404f,  0.628445767f,
+    0.778816512f,  0.627251815f,
+    0.779777788f,  0.626056388f,
+    0.780737229f,  0.624859488f,
+    0.781694832f,  0.623661118f,
+    0.782650596f,  0.622461279f,
+    0.783604519f,  0.621259977f,
+    0.784556597f,  0.620057212f,
+    0.785506830f,  0.618852988f,
+    0.786455214f,  0.617647308f,
+    0.787401747f,  0.616440175f,
+    0.788346428f,  0.615231591f,
+    0.789289253f,  0.614021559f,
+    0.790230221f,  0.612810082f,
+    0.791169330f,  0.611597164f,
+    0.792106577f,  0.610382806f,
+    0.793041960f,  0.609167012f,
+    0.793975478f,  0.607949785f,
+    0.794907126f,  0.606731127f,
+    0.795836905f,  0.605511041f,
+    0.796764810f,  0.604289531f,
+    0.797690841f,  0.603066599f,
+    0.798614995f,  0.601842247f,
+    0.799537269f,  0.600616479f,
+    0.800457662f,  0.599389298f,
+    0.801376172f,  0.598160707f,
+    0.802292796f,  0.596930708f,
+    0.803207531f,  0.595699304f,
+    0.804120377f,  0.594466499f,
+    0.805031331f,  0.593232295f,
+    0.805940391f,  0.591996695f,
+    0.806847554f,  0.590759702f,
+    0.807752818f,  0.589521319f,
+    0.808656182f,  0.588281548f,
+    0.809557642f,  0.587040394f,
+    0.810457198f,  0.585797857f,
+    0.811354847f,  0.584553943f,
+    0.812250587f,  0.583308653f,
+    0.813144415f,  0.582061990f,
+    0.814036330f,  0.580813958f,
+    0.814926329f,  0.579564559f,
+    0.815814411f,  0.578313796f,
+    0.816700573f,  0.577061673f,
+    0.817584813f,  0.575808191f,
+    0.818467130f,  0.574553355f,
+    0.819347520f,  0.573297167f,
+    0.820225983f,  0.572039629f,
+    0.821102515f,  0.570780746f,
+    0.821977115f,  0.569520519f,
+    0.822849781f,  0.568258953f,
+    0.823720511f,  0.566996049f,
+    0.824589303f,  0.565731811f,
+    0.825456154f,  0.564466242f,
+    0.826321063f,  0.563199344f,
+    0.827184027f,  0.561931121f,
+    0.828045045f,  0.560661576f,
+    0.828904115f,  0.559390712f,
+    0.829761234f,  0.558118531f,
+    0.830616400f,  0.556845037f,
+    0.831469612f,  0.555570233f,
+    0.832320868f,  0.554294121f,
+    0.833170165f,  0.553016706f,
+    0.834017501f,  0.551737988f,
+    0.834862875f,  0.550457973f,
+    0.835706284f,  0.549176662f,
+    0.836547727f,  0.547894059f,
+    0.837387202f,  0.546610167f,
+    0.838224706f,  0.545324988f,
+    0.839060237f,  0.544038527f,
+    0.839893794f,  0.542750785f,
+    0.840725375f,  0.541461766f,
+    0.841554977f,  0.540171473f,
+    0.842382600f,  0.538879909f,
+    0.843208240f,  0.537587076f,
+    0.844031895f,  0.536292979f,
+    0.844853565f,  0.534997620f,
+    0.845673247f,  0.533701002f,
+    0.846490939f,  0.532403128f,
+    0.847306639f,  0.531104001f,
+    0.848120345f,  0.529803625f,
+    0.848932055f,  0.528502002f,
+    0.849741768f,  0.527199135f,
+    0.850549481f,  0.525895027f,
+    0.851355193f,  0.524589683f,
+    0.852158902f,  0.523283103f,
+    0.852960605f,  0.521975293f,
+    0.853760301f,  0.520666254f,
+    0.854557988f,  0.519355990f,
+    0.855353665f,  0.518044504f,
+    0.856147328f,  0.516731799f,
+    0.856938977f,  0.515417878f,
+    0.857728610f,  0.514102744f,
+    0.858516224f,  0.512786401f,
+    0.859301818f,  0.511468850f,
+    0.860085390f,  0.510150097f,
+    0.860866939f,  0.508830143f,
+    0.861646461f,  0.507508991f,
+    0.862423956f,  0.506186645f,
+    0.863199422f,  0.504863109f,
+    0.863972856f,  0.503538384f,
+    0.864744258f,  0.502212474f,
+    0.865513624f,  0.500885383f,
+    0.866280954f,  0.499557113f,
+    0.867046246f,  0.498227667f,
+    0.867809497f,  0.496897049f,
+    0.868570706f,  0.495565262f,
+    0.869329871f,  0.494232309f,
+    0.870086991f,  0.492898192f,
+    0.870842063f,  0.491562916f,
+    0.871595087f,  0.490226483f,
+    0.872346059f,  0.488888897f,
+    0.873094978f,  0.487550160f,
+    0.873841843f,  0.486210276f,
+    0.874586652f,  0.484869248f,
+    0.875329403f,  0.483527079f,
+    0.876070094f,  0.482183772f,
+    0.876808724f,  0.480839331f,
+    0.877545290f,  0.479493758f,
+    0.878279792f,  0.478147056f,
+    0.879012226f,  0.476799230f,
+    0.879742593f,  0.475450282f,
+    0.880470889f,  0.474100215f,
+    0.881197113f,  0.472749032f,
+    0.881921264f,  0.471396737f,
+    0.882643340f,  0.470043332f,
+    0.883363339f,  0.468688822f,
+    0.884081259f,  0.467333209f,
+    0.884797098f,  0.465976496f,
+    0.885510856f,  0.464618686f,
+    0.886222530f,  0.463259784f,
+    0.886932119f,  0.461899791f,
+    0.887639620f,  0.460538711f,
+    0.888345033f,  0.459176548f,
+    0.889048356f,  0.457813304f,
+    0.889749586f,  0.456448982f,
+    0.890448723f,  0.455083587f,
+    0.891145765f,  0.453717121f,
+    0.891840709f,  0.452349587f,
+    0.892533555f,  0.450980989f,
+    0.893224301f,  0.449611330f,
+    0.893912945f,  0.448240612f,
+    0.894599486f,  0.446868840f,
+    0.895283921f,  0.445496017f,
+    0.895966250f,  0.444122145f,
+    0.896646470f,  0.442747228f,
+    0.897324581f,  0.441371269f,
+    0.898000580f,  0.439994271f,
+    0.898674466f,  0.438616239f,
+    0.899346237f,  0.437237174f,
+    0.900015892f,  0.435857080f,
+    0.900683429f,  0.434475961f,
+    0.901348847f,  0.433093819f,
+    0.902012144f,  0.431710658f,
+    0.902673318f,  0.430326481f,
+    0.903332368f,  0.428941292f,
+    0.903989293f,  0.427555093f,
+    0.904644091f,  0.426167889f,
+    0.905296759f,  0.424779681f,
+    0.905947298f,  0.423390474f,
+    0.906595705f,  0.422000271f,
+    0.907241978f,  0.420609074f,
+    0.907886116f,  0.419216888f,
+    0.908528119f,  0.417823716f,
+    0.909167983f,  0.416429560f,
+    0.909805708f,  0.415034424f,
+    0.910441292f,  0.413638312f,
+    0.911074734f,  0.412241227f,
+    0.911706032f,  0.410843171f,
+    0.912335185f,  0.409444149f,
+    0.912962190f,  0.408044163f,
+    0.913587048f,  0.406643217f,
+    0.914209756f,  0.405241314f,
+    0.914830312f,  0.403838458f,
+    0.915448716f,  0.402434651f,
+    0.916064966f,  0.401029897f,
+    0.916679060f,  0.399624200f,
+    0.917290997f,  0.398217562f,
+    0.917900776f,  0.396809987f,
+    0.918508394f,  0.395401479f,
+    0.919113852f,  0.393992040f,
+    0.919717146f,  0.392581674f,
+    0.920318277f,  0.391170384f,
+    0.920917242f,  0.389758174f,
+    0.921514039f,  0.388345047f,
+    0.922108669f,  0.386931006f,
+    0.922701128f,  0.385516054f,
+    0.923291417f,  0.384100195f,
+    0.923879533f,  0.382683432f,
+    0.924465474f,  0.381265769f,
+    0.925049241f,  0.379847209f,
+    0.925630831f,  0.378427755f,
+    0.926210242f,  0.377007410f,
+    0.926787474f,  0.375586178f,
+    0.927362526f,  0.374164063f,
+    0.927935395f,  0.372741067f,
+    0.928506080f,  0.371317194f,
+    0.929074581f,  0.369892447f,
+    0.929640896f,  0.368466830f,
+    0.930205023f,  0.367040346f,
+    0.930766961f,  0.365612998f,
+    0.931326709f,  0.364184790f,
+    0.931884266f,  0.362755724f,
+    0.932439629f,  0.361325806f,
+    0.932992799f,  0.359895037f,
+    0.933543773f,  0.358463421f,
+    0.934092550f,  0.357030961f,
+    0.934639130f,  0.355597662f,
+    0.935183510f,  0.354163525f,
+    0.935725689f,  0.352728556f,
+    0.936265667f,  0.351292756f,
+    0.936803442f,  0.349856130f,
+    0.937339012f,  0.348418680f,
+    0.937872376f,  0.346980411f,
+    0.938403534f,  0.345541325f,
+    0.938932484f,  0.344101426f,
+    0.939459224f,  0.342660717f,
+    0.939983753f,  0.341219202f,
+    0.940506071f,  0.339776884f,
+    0.941026175f,  0.338333767f,
+    0.941544065f,  0.336889853f,
+    0.942059740f,  0.335445147f,
+    0.942573198f,  0.333999651f,
+    0.943084437f,  0.332553370f,
+    0.943593458f,  0.331106306f,
+    0.944100258f,  0.329658463f,
+    0.944604837f,  0.328209844f,
+    0.945107193f,  0.326760452f,
+    0.945607325f,  0.325310292f,
+    0.946105232f,  0.323859367f,
+    0.946600913f,  0.322407679f,
+    0.947094366f,  0.320955232f,
+    0.947585591f,  0.319502031f,
+    0.948074586f,  0.318048077f,
+    0.948561350f,  0.316593376f,
+    0.949045882f,  0.315137929f,
+    0.949528181f,  0.313681740f,
+    0.950008245f,  0.312224814f,
+    0.950486074f,  0.310767153f,
+    0.950961666f,  0.309308760f,
+    0.951435021f,  0.307849640f,
+    0.951906137f,  0.306389795f,
+    0.952375013f,  0.304929230f,
+    0.952841648f,  0.303467947f,
+    0.953306040f,  0.302005949f,
+    0.953768190f,  0.300543241f,
+    0.954228095f,  0.299079826f,
+    0.954685755f,  0.297615707f,
+    0.955141168f,  0.296150888f,
+    0.955594334f,  0.294685372f,
+    0.956045251f,  0.293219163f,
+    0.956493919f,  0.291752263f,
+    0.956940336f,  0.290284677f,
+    0.957384501f,  0.288816408f,
+    0.957826413f,  0.287347460f,
+    0.958266071f,  0.285877835f,
+    0.958703475f,  0.284407537f,
+    0.959138622f,  0.282936570f,
+    0.959571513f,  0.281464938f,
+    0.960002146f,  0.279992643f,
+    0.960430519f,  0.278519689f,
+    0.960856633f,  0.277046080f,
+    0.961280486f,  0.275571819f,
+    0.961702077f,  0.274096910f,
+    0.962121404f,  0.272621355f,
+    0.962538468f,  0.271145160f,
+    0.962953267f,  0.269668326f,
+    0.963365800f,  0.268190857f,
+    0.963776066f,  0.266712757f,
+    0.964184064f,  0.265234030f,
+    0.964589793f,  0.263754679f,
+    0.964993253f,  0.262274707f,
+    0.965394442f,  0.260794118f,
+    0.965793359f,  0.259312915f,
+    0.966190003f,  0.257831102f,
+    0.966584374f,  0.256348682f,
+    0.966976471f,  0.254865660f,
+    0.967366292f,  0.253382037f,
+    0.967753837f,  0.251897818f,
+    0.968139105f,  0.250413007f,
+    0.968522094f,  0.248927606f,
+    0.968902805f,  0.247441619f,
+    0.969281235f,  0.245955050f,
+    0.969657385f,  0.244467903f,
+    0.970031253f,  0.242980180f,
+    0.970402839f,  0.241491885f,
+    0.970772141f,  0.240003022f,
+    0.971139158f,  0.238513595f,
+    0.971503891f,  0.237023606f,
+    0.971866337f,  0.235533059f,
+    0.972226497f,  0.234041959f,
+    0.972584369f,  0.232550307f,
+    0.972939952f,  0.231058108f,
+    0.973293246f,  0.229565366f,
+    0.973644250f,  0.228072083f,
+    0.973992962f,  0.226578264f,
+    0.974339383f,  0.225083911f,
+    0.974683511f,  0.223589029f,
+    0.975025345f,  0.222093621f,
+    0.975364885f,  0.220597690f,
+    0.975702130f,  0.219101240f,
+    0.976037079f,  0.217604275f,
+    0.976369731f,  0.216106797f,
+    0.976700086f,  0.214608811f,
+    0.977028143f,  0.213110320f,
+    0.977353900f,  0.211611327f,
+    0.977677358f,  0.210111837f,
+    0.977998515f,  0.208611852f,
+    0.978317371f,  0.207111376f,
+    0.978633924f,  0.205610413f,
+    0.978948175f,  0.204108966f,
+    0.979260123f,  0.202607039f,
+    0.979569766f,  0.201104635f,
+    0.979877104f,  0.199601758f,
+    0.980182136f,  0.198098411f,
+    0.980484862f,  0.196594598f,
+    0.980785280f,  0.195090322f,
+    0.981083391f,  0.193585587f,
+    0.981379193f,  0.192080397f,
+    0.981672686f,  0.190574755f,
+    0.981963869f,  0.189068664f,
+    0.982252741f,  0.187562129f,
+    0.982539302f,  0.186055152f,
+    0.982823551f,  0.184547737f,
+    0.983105487f,  0.183039888f,
+    0.983385110f,  0.181531608f,
+    0.983662419f,  0.180022901f,
+    0.983937413f,  0.178513771f,
+    0.984210092f,  0.177004220f,
+    0.984480455f,  0.175494253f,
+    0.984748502f,  0.173983873f,
+    0.985014231f,  0.172473084f,
+    0.985277642f,  0.170961889f,
+    0.985538735f,  0.169450291f,
+    0.985797509f,  0.167938295f,
+    0.986053963f,  0.166425904f,
+    0.986308097f,  0.164913120f,
+    0.986559910f,  0.163399949f,
+    0.986809402f,  0.161886394f,
+    0.987056571f,  0.160372457f,
+    0.987301418f,  0.158858143f,
+    0.987543942f,  0.157343456f,
+    0.987784142f,  0.155828398f,
+    0.988022017f,  0.154312973f,
+    0.988257568f,  0.152797185f,
+    0.988490793f,  0.151281038f,
+    0.988721692f,  0.149764535f,
+    0.988950265f,  0.148247679f,
+    0.989176510f,  0.146730474f,
+    0.989400428f,  0.145212925f,
+    0.989622017f,  0.143695033f,
+    0.989841278f,  0.142176804f,
+    0.990058210f,  0.140658239f,
+    0.990272812f,  0.139139344f,
+    0.990485084f,  0.137620122f,
+    0.990695025f,  0.136100575f,
+    0.990902635f,  0.134580709f,
+    0.991107914f,  0.133060525f,
+    0.991310860f,  0.131540029f,
+    0.991511473f,  0.130019223f,
+    0.991709754f,  0.128498111f,
+    0.991905700f,  0.126976696f,
+    0.992099313f,  0.125454983f,
+    0.992290591f,  0.123932975f,
+    0.992479535f,  0.122410675f,
+    0.992666142f,  0.120888087f,
+    0.992850414f,  0.119365215f,
+    0.993032350f,  0.117842062f,
+    0.993211949f,  0.116318631f,
+    0.993389211f,  0.114794927f,
+    0.993564136f,  0.113270952f,
+    0.993736722f,  0.111746711f,
+    0.993906970f,  0.110222207f,
+    0.994074879f,  0.108697444f,
+    0.994240449f,  0.107172425f,
+    0.994403680f,  0.105647154f,
+    0.994564571f,  0.104121634f,
+    0.994723121f,  0.102595869f,
+    0.994879331f,  0.101069863f,
+    0.995033199f,  0.099543619f,
+    0.995184727f,  0.098017140f,
+    0.995333912f,  0.096490431f,
+    0.995480755f,  0.094963495f,
+    0.995625256f,  0.093436336f,
+    0.995767414f,  0.091908956f,
+    0.995907229f,  0.090381361f,
+    0.996044701f,  0.088853553f,
+    0.996179829f,  0.087325535f,
+    0.996312612f,  0.085797312f,
+    0.996443051f,  0.084268888f,
+    0.996571146f,  0.082740265f,
+    0.996696895f,  0.081211447f,
+    0.996820299f,  0.079682438f,
+    0.996941358f,  0.078153242f,
+    0.997060070f,  0.076623861f,
+    0.997176437f,  0.075094301f,
+    0.997290457f,  0.073564564f,
+    0.997402130f,  0.072034653f,
+    0.997511456f,  0.070504573f,
+    0.997618435f,  0.068974328f,
+    0.997723067f,  0.067443920f,
+    0.997825350f,  0.065913353f,
+    0.997925286f,  0.064382631f,
+    0.998022874f,  0.062851758f,
+    0.998118113f,  0.061320736f,
+    0.998211003f,  0.059789571f,
+    0.998301545f,  0.058258265f,
+    0.998389737f,  0.056726821f,
+    0.998475581f,  0.055195244f,
+    0.998559074f,  0.053663538f,
+    0.998640218f,  0.052131705f,
+    0.998719012f,  0.050599749f,
+    0.998795456f,  0.049067674f,
+    0.998869550f,  0.047535484f,
+    0.998941293f,  0.046003182f,
+    0.999010686f,  0.044470772f,
+    0.999077728f,  0.042938257f,
+    0.999142419f,  0.041405641f,
+    0.999204759f,  0.039872928f,
+    0.999264747f,  0.038340120f,
+    0.999322385f,  0.036807223f,
+    0.999377670f,  0.035274239f,
+    0.999430605f,  0.033741172f,
+    0.999481187f,  0.032208025f,
+    0.999529418f,  0.030674803f,
+    0.999575296f,  0.029141509f,
+    0.999618822f,  0.027608146f,
+    0.999659997f,  0.026074718f,
+    0.999698819f,  0.024541229f,
+    0.999735288f,  0.023007681f,
+    0.999769405f,  0.021474080f,
+    0.999801170f,  0.019940429f,
+    0.999830582f,  0.018406730f,
+    0.999857641f,  0.016872988f,
+    0.999882347f,  0.015339206f,
+    0.999904701f,  0.013805389f,
+    0.999924702f,  0.012271538f,
+    0.999942350f,  0.010737659f,
+    0.999957645f,  0.009203755f,
+    0.999970586f,  0.007669829f,
+    0.999981175f,  0.006135885f,
+    0.999989411f,  0.004601926f,
+    0.999995294f,  0.003067957f,
+    0.999998823f,  0.001533980f,
+    1.000000000f,  0.000000000f,
+    0.999998823f, -0.001533980f,
+    0.999995294f, -0.003067957f,
+    0.999989411f, -0.004601926f,
+    0.999981175f, -0.006135885f,
+    0.999970586f, -0.007669829f,
+    0.999957645f, -0.009203755f,
+    0.999942350f, -0.010737659f,
+    0.999924702f, -0.012271538f,
+    0.999904701f, -0.013805389f,
+    0.999882347f, -0.015339206f,
+    0.999857641f, -0.016872988f,
+    0.999830582f, -0.018406730f,
+    0.999801170f, -0.019940429f,
+    0.999769405f, -0.021474080f,
+    0.999735288f, -0.023007681f,
+    0.999698819f, -0.024541229f,
+    0.999659997f, -0.026074718f,
+    0.999618822f, -0.027608146f,
+    0.999575296f, -0.029141509f,
+    0.999529418f, -0.030674803f,
+    0.999481187f, -0.032208025f,
+    0.999430605f, -0.033741172f,
+    0.999377670f, -0.035274239f,
+    0.999322385f, -0.036807223f,
+    0.999264747f, -0.038340120f,
+    0.999204759f, -0.039872928f,
+    0.999142419f, -0.041405641f,
+    0.999077728f, -0.042938257f,
+    0.999010686f, -0.044470772f,
+    0.998941293f, -0.046003182f,
+    0.998869550f, -0.047535484f,
+    0.998795456f, -0.049067674f,
+    0.998719012f, -0.050599749f,
+    0.998640218f, -0.052131705f,
+    0.998559074f, -0.053663538f,
+    0.998475581f, -0.055195244f,
+    0.998389737f, -0.056726821f,
+    0.998301545f, -0.058258265f,
+    0.998211003f, -0.059789571f,
+    0.998118113f, -0.061320736f,
+    0.998022874f, -0.062851758f,
+    0.997925286f, -0.064382631f,
+    0.997825350f, -0.065913353f,
+    0.997723067f, -0.067443920f,
+    0.997618435f, -0.068974328f,
+    0.997511456f, -0.070504573f,
+    0.997402130f, -0.072034653f,
+    0.997290457f, -0.073564564f,
+    0.997176437f, -0.075094301f,
+    0.997060070f, -0.076623861f,
+    0.996941358f, -0.078153242f,
+    0.996820299f, -0.079682438f,
+    0.996696895f, -0.081211447f,
+    0.996571146f, -0.082740265f,
+    0.996443051f, -0.084268888f,
+    0.996312612f, -0.085797312f,
+    0.996179829f, -0.087325535f,
+    0.996044701f, -0.088853553f,
+    0.995907229f, -0.090381361f,
+    0.995767414f, -0.091908956f,
+    0.995625256f, -0.093436336f,
+    0.995480755f, -0.094963495f,
+    0.995333912f, -0.096490431f,
+    0.995184727f, -0.098017140f,
+    0.995033199f, -0.099543619f,
+    0.994879331f, -0.101069863f,
+    0.994723121f, -0.102595869f,
+    0.994564571f, -0.104121634f,
+    0.994403680f, -0.105647154f,
+    0.994240449f, -0.107172425f,
+    0.994074879f, -0.108697444f,
+    0.993906970f, -0.110222207f,
+    0.993736722f, -0.111746711f,
+    0.993564136f, -0.113270952f,
+    0.993389211f, -0.114794927f,
+    0.993211949f, -0.116318631f,
+    0.993032350f, -0.117842062f,
+    0.992850414f, -0.119365215f,
+    0.992666142f, -0.120888087f,
+    0.992479535f, -0.122410675f,
+    0.992290591f, -0.123932975f,
+    0.992099313f, -0.125454983f,
+    0.991905700f, -0.126976696f,
+    0.991709754f, -0.128498111f,
+    0.991511473f, -0.130019223f,
+    0.991310860f, -0.131540029f,
+    0.991107914f, -0.133060525f,
+    0.990902635f, -0.134580709f,
+    0.990695025f, -0.136100575f,
+    0.990485084f, -0.137620122f,
+    0.990272812f, -0.139139344f,
+    0.990058210f, -0.140658239f,
+    0.989841278f, -0.142176804f,
+    0.989622017f, -0.143695033f,
+    0.989400428f, -0.145212925f,
+    0.989176510f, -0.146730474f,
+    0.988950265f, -0.148247679f,
+    0.988721692f, -0.149764535f,
+    0.988490793f, -0.151281038f,
+    0.988257568f, -0.152797185f,
+    0.988022017f, -0.154312973f,
+    0.987784142f, -0.155828398f,
+    0.987543942f, -0.157343456f,
+    0.987301418f, -0.158858143f,
+    0.987056571f, -0.160372457f,
+    0.986809402f, -0.161886394f,
+    0.986559910f, -0.163399949f,
+    0.986308097f, -0.164913120f,
+    0.986053963f, -0.166425904f,
+    0.985797509f, -0.167938295f,
+    0.985538735f, -0.169450291f,
+    0.985277642f, -0.170961889f,
+    0.985014231f, -0.172473084f,
+    0.984748502f, -0.173983873f,
+    0.984480455f, -0.175494253f,
+    0.984210092f, -0.177004220f,
+    0.983937413f, -0.178513771f,
+    0.983662419f, -0.180022901f,
+    0.983385110f, -0.181531608f,
+    0.983105487f, -0.183039888f,
+    0.982823551f, -0.184547737f,
+    0.982539302f, -0.186055152f,
+    0.982252741f, -0.187562129f,
+    0.981963869f, -0.189068664f,
+    0.981672686f, -0.190574755f,
+    0.981379193f, -0.192080397f,
+    0.981083391f, -0.193585587f,
+    0.980785280f, -0.195090322f,
+    0.980484862f, -0.196594598f,
+    0.980182136f, -0.198098411f,
+    0.979877104f, -0.199601758f,
+    0.979569766f, -0.201104635f,
+    0.979260123f, -0.202607039f,
+    0.978948175f, -0.204108966f,
+    0.978633924f, -0.205610413f,
+    0.978317371f, -0.207111376f,
+    0.977998515f, -0.208611852f,
+    0.977677358f, -0.210111837f,
+    0.977353900f, -0.211611327f,
+    0.977028143f, -0.213110320f,
+    0.976700086f, -0.214608811f,
+    0.976369731f, -0.216106797f,
+    0.976037079f, -0.217604275f,
+    0.975702130f, -0.219101240f,
+    0.975364885f, -0.220597690f,
+    0.975025345f, -0.222093621f,
+    0.974683511f, -0.223589029f,
+    0.974339383f, -0.225083911f,
+    0.973992962f, -0.226578264f,
+    0.973644250f, -0.228072083f,
+    0.973293246f, -0.229565366f,
+    0.972939952f, -0.231058108f,
+    0.972584369f, -0.232550307f,
+    0.972226497f, -0.234041959f,
+    0.971866337f, -0.235533059f,
+    0.971503891f, -0.237023606f,
+    0.971139158f, -0.238513595f,
+    0.970772141f, -0.240003022f,
+    0.970402839f, -0.241491885f,
+    0.970031253f, -0.242980180f,
+    0.969657385f, -0.244467903f,
+    0.969281235f, -0.245955050f,
+    0.968902805f, -0.247441619f,
+    0.968522094f, -0.248927606f,
+    0.968139105f, -0.250413007f,
+    0.967753837f, -0.251897818f,
+    0.967366292f, -0.253382037f,
+    0.966976471f, -0.254865660f,
+    0.966584374f, -0.256348682f,
+    0.966190003f, -0.257831102f,
+    0.965793359f, -0.259312915f,
+    0.965394442f, -0.260794118f,
+    0.964993253f, -0.262274707f,
+    0.964589793f, -0.263754679f,
+    0.964184064f, -0.265234030f,
+    0.963776066f, -0.266712757f,
+    0.963365800f, -0.268190857f,
+    0.962953267f, -0.269668326f,
+    0.962538468f, -0.271145160f,
+    0.962121404f, -0.272621355f,
+    0.961702077f, -0.274096910f,
+    0.961280486f, -0.275571819f,
+    0.960856633f, -0.277046080f,
+    0.960430519f, -0.278519689f,
+    0.960002146f, -0.279992643f,
+    0.959571513f, -0.281464938f,
+    0.959138622f, -0.282936570f,
+    0.958703475f, -0.284407537f,
+    0.958266071f, -0.285877835f,
+    0.957826413f, -0.287347460f,
+    0.957384501f, -0.288816408f,
+    0.956940336f, -0.290284677f,
+    0.956493919f, -0.291752263f,
+    0.956045251f, -0.293219163f,
+    0.955594334f, -0.294685372f,
+    0.955141168f, -0.296150888f,
+    0.954685755f, -0.297615707f,
+    0.954228095f, -0.299079826f,
+    0.953768190f, -0.300543241f,
+    0.953306040f, -0.302005949f,
+    0.952841648f, -0.303467947f,
+    0.952375013f, -0.304929230f,
+    0.951906137f, -0.306389795f,
+    0.951435021f, -0.307849640f,
+    0.950961666f, -0.309308760f,
+    0.950486074f, -0.310767153f,
+    0.950008245f, -0.312224814f,
+    0.949528181f, -0.313681740f,
+    0.949045882f, -0.315137929f,
+    0.948561350f, -0.316593376f,
+    0.948074586f, -0.318048077f,
+    0.947585591f, -0.319502031f,
+    0.947094366f, -0.320955232f,
+    0.946600913f, -0.322407679f,
+    0.946105232f, -0.323859367f,
+    0.945607325f, -0.325310292f,
+    0.945107193f, -0.326760452f,
+    0.944604837f, -0.328209844f,
+    0.944100258f, -0.329658463f,
+    0.943593458f, -0.331106306f,
+    0.943084437f, -0.332553370f,
+    0.942573198f, -0.333999651f,
+    0.942059740f, -0.335445147f,
+    0.941544065f, -0.336889853f,
+    0.941026175f, -0.338333767f,
+    0.940506071f, -0.339776884f,
+    0.939983753f, -0.341219202f,
+    0.939459224f, -0.342660717f,
+    0.938932484f, -0.344101426f,
+    0.938403534f, -0.345541325f,
+    0.937872376f, -0.346980411f,
+    0.937339012f, -0.348418680f,
+    0.936803442f, -0.349856130f,
+    0.936265667f, -0.351292756f,
+    0.935725689f, -0.352728556f,
+    0.935183510f, -0.354163525f,
+    0.934639130f, -0.355597662f,
+    0.934092550f, -0.357030961f,
+    0.933543773f, -0.358463421f,
+    0.932992799f, -0.359895037f,
+    0.932439629f, -0.361325806f,
+    0.931884266f, -0.362755724f,
+    0.931326709f, -0.364184790f,
+    0.930766961f, -0.365612998f,
+    0.930205023f, -0.367040346f,
+    0.929640896f, -0.368466830f,
+    0.929074581f, -0.369892447f,
+    0.928506080f, -0.371317194f,
+    0.927935395f, -0.372741067f,
+    0.927362526f, -0.374164063f,
+    0.926787474f, -0.375586178f,
+    0.926210242f, -0.377007410f,
+    0.925630831f, -0.378427755f,
+    0.925049241f, -0.379847209f,
+    0.924465474f, -0.381265769f,
+    0.923879533f, -0.382683432f,
+    0.923291417f, -0.384100195f,
+    0.922701128f, -0.385516054f,
+    0.922108669f, -0.386931006f,
+    0.921514039f, -0.388345047f,
+    0.920917242f, -0.389758174f,
+    0.920318277f, -0.391170384f,
+    0.919717146f, -0.392581674f,
+    0.919113852f, -0.393992040f,
+    0.918508394f, -0.395401479f,
+    0.917900776f, -0.396809987f,
+    0.917290997f, -0.398217562f,
+    0.916679060f, -0.399624200f,
+    0.916064966f, -0.401029897f,
+    0.915448716f, -0.402434651f,
+    0.914830312f, -0.403838458f,
+    0.914209756f, -0.405241314f,
+    0.913587048f, -0.406643217f,
+    0.912962190f, -0.408044163f,
+    0.912335185f, -0.409444149f,
+    0.911706032f, -0.410843171f,
+    0.911074734f, -0.412241227f,
+    0.910441292f, -0.413638312f,
+    0.909805708f, -0.415034424f,
+    0.909167983f, -0.416429560f,
+    0.908528119f, -0.417823716f,
+    0.907886116f, -0.419216888f,
+    0.907241978f, -0.420609074f,
+    0.906595705f, -0.422000271f,
+    0.905947298f, -0.423390474f,
+    0.905296759f, -0.424779681f,
+    0.904644091f, -0.426167889f,
+    0.903989293f, -0.427555093f,
+    0.903332368f, -0.428941292f,
+    0.902673318f, -0.430326481f,
+    0.902012144f, -0.431710658f,
+    0.901348847f, -0.433093819f,
+    0.900683429f, -0.434475961f,
+    0.900015892f, -0.435857080f,
+    0.899346237f, -0.437237174f,
+    0.898674466f, -0.438616239f,
+    0.898000580f, -0.439994271f,
+    0.897324581f, -0.441371269f,
+    0.896646470f, -0.442747228f,
+    0.895966250f, -0.444122145f,
+    0.895283921f, -0.445496017f,
+    0.894599486f, -0.446868840f,
+    0.893912945f, -0.448240612f,
+    0.893224301f, -0.449611330f,
+    0.892533555f, -0.450980989f,
+    0.891840709f, -0.452349587f,
+    0.891145765f, -0.453717121f,
+    0.890448723f, -0.455083587f,
+    0.889749586f, -0.456448982f,
+    0.889048356f, -0.457813304f,
+    0.888345033f, -0.459176548f,
+    0.887639620f, -0.460538711f,
+    0.886932119f, -0.461899791f,
+    0.886222530f, -0.463259784f,
+    0.885510856f, -0.464618686f,
+    0.884797098f, -0.465976496f,
+    0.884081259f, -0.467333209f,
+    0.883363339f, -0.468688822f,
+    0.882643340f, -0.470043332f,
+    0.881921264f, -0.471396737f,
+    0.881197113f, -0.472749032f,
+    0.880470889f, -0.474100215f,
+    0.879742593f, -0.475450282f,
+    0.879012226f, -0.476799230f,
+    0.878279792f, -0.478147056f,
+    0.877545290f, -0.479493758f,
+    0.876808724f, -0.480839331f,
+    0.876070094f, -0.482183772f,
+    0.875329403f, -0.483527079f,
+    0.874586652f, -0.484869248f,
+    0.873841843f, -0.486210276f,
+    0.873094978f, -0.487550160f,
+    0.872346059f, -0.488888897f,
+    0.871595087f, -0.490226483f,
+    0.870842063f, -0.491562916f,
+    0.870086991f, -0.492898192f,
+    0.869329871f, -0.494232309f,
+    0.868570706f, -0.495565262f,
+    0.867809497f, -0.496897049f,
+    0.867046246f, -0.498227667f,
+    0.866280954f, -0.499557113f,
+    0.865513624f, -0.500885383f,
+    0.864744258f, -0.502212474f,
+    0.863972856f, -0.503538384f,
+    0.863199422f, -0.504863109f,
+    0.862423956f, -0.506186645f,
+    0.861646461f, -0.507508991f,
+    0.860866939f, -0.508830143f,
+    0.860085390f, -0.510150097f,
+    0.859301818f, -0.511468850f,
+    0.858516224f, -0.512786401f,
+    0.857728610f, -0.514102744f,
+    0.856938977f, -0.515417878f,
+    0.856147328f, -0.516731799f,
+    0.855353665f, -0.518044504f,
+    0.854557988f, -0.519355990f,
+    0.853760301f, -0.520666254f,
+    0.852960605f, -0.521975293f,
+    0.852158902f, -0.523283103f,
+    0.851355193f, -0.524589683f,
+    0.850549481f, -0.525895027f,
+    0.849741768f, -0.527199135f,
+    0.848932055f, -0.528502002f,
+    0.848120345f, -0.529803625f,
+    0.847306639f, -0.531104001f,
+    0.846490939f, -0.532403128f,
+    0.845673247f, -0.533701002f,
+    0.844853565f, -0.534997620f,
+    0.844031895f, -0.536292979f,
+    0.843208240f, -0.537587076f,
+    0.842382600f, -0.538879909f,
+    0.841554977f, -0.540171473f,
+    0.840725375f, -0.541461766f,
+    0.839893794f, -0.542750785f,
+    0.839060237f, -0.544038527f,
+    0.838224706f, -0.545324988f,
+    0.837387202f, -0.546610167f,
+    0.836547727f, -0.547894059f,
+    0.835706284f, -0.549176662f,
+    0.834862875f, -0.550457973f,
+    0.834017501f, -0.551737988f,
+    0.833170165f, -0.553016706f,
+    0.832320868f, -0.554294121f,
+    0.831469612f, -0.555570233f,
+    0.830616400f, -0.556845037f,
+    0.829761234f, -0.558118531f,
+    0.828904115f, -0.559390712f,
+    0.828045045f, -0.560661576f,
+    0.827184027f, -0.561931121f,
+    0.826321063f, -0.563199344f,
+    0.825456154f, -0.564466242f,
+    0.824589303f, -0.565731811f,
+    0.823720511f, -0.566996049f,
+    0.822849781f, -0.568258953f,
+    0.821977115f, -0.569520519f,
+    0.821102515f, -0.570780746f,
+    0.820225983f, -0.572039629f,
+    0.819347520f, -0.573297167f,
+    0.818467130f, -0.574553355f,
+    0.817584813f, -0.575808191f,
+    0.816700573f, -0.577061673f,
+    0.815814411f, -0.578313796f,
+    0.814926329f, -0.579564559f,
+    0.814036330f, -0.580813958f,
+    0.813144415f, -0.582061990f,
+    0.812250587f, -0.583308653f,
+    0.811354847f, -0.584553943f,
+    0.810457198f, -0.585797857f,
+    0.809557642f, -0.587040394f,
+    0.808656182f, -0.588281548f,
+    0.807752818f, -0.589521319f,
+    0.806847554f, -0.590759702f,
+    0.805940391f, -0.591996695f,
+    0.805031331f, -0.593232295f,
+    0.804120377f, -0.594466499f,
+    0.803207531f, -0.595699304f,
+    0.802292796f, -0.596930708f,
+    0.801376172f, -0.598160707f,
+    0.800457662f, -0.599389298f,
+    0.799537269f, -0.600616479f,
+    0.798614995f, -0.601842247f,
+    0.797690841f, -0.603066599f,
+    0.796764810f, -0.604289531f,
+    0.795836905f, -0.605511041f,
+    0.794907126f, -0.606731127f,
+    0.793975478f, -0.607949785f,
+    0.793041960f, -0.609167012f,
+    0.792106577f, -0.610382806f,
+    0.791169330f, -0.611597164f,
+    0.790230221f, -0.612810082f,
+    0.789289253f, -0.614021559f,
+    0.788346428f, -0.615231591f,
+    0.787401747f, -0.616440175f,
+    0.786455214f, -0.617647308f,
+    0.785506830f, -0.618852988f,
+    0.784556597f, -0.620057212f,
+    0.783604519f, -0.621259977f,
+    0.782650596f, -0.622461279f,
+    0.781694832f, -0.623661118f,
+    0.780737229f, -0.624859488f,
+    0.779777788f, -0.626056388f,
+    0.778816512f, -0.627251815f,
+    0.777853404f, -0.628445767f,
+    0.776888466f, -0.629638239f,
+    0.775921699f, -0.630829230f,
+    0.774953107f, -0.632018736f,
+    0.773982691f, -0.633206755f,
+    0.773010453f, -0.634393284f,
+    0.772036397f, -0.635578320f,
+    0.771060524f, -0.636761861f,
+    0.770082837f, -0.637943904f,
+    0.769103338f, -0.639124445f,
+    0.768122029f, -0.640303482f,
+    0.767138912f, -0.641481013f,
+    0.766153990f, -0.642657034f,
+    0.765167266f, -0.643831543f,
+    0.764178741f, -0.645004537f,
+    0.763188417f, -0.646176013f,
+    0.762196298f, -0.647345969f,
+    0.761202385f, -0.648514401f,
+    0.760206682f, -0.649681307f,
+    0.759209189f, -0.650846685f,
+    0.758209910f, -0.652010531f,
+    0.757208847f, -0.653172843f,
+    0.756206001f, -0.654333618f,
+    0.755201377f, -0.655492853f,
+    0.754194975f, -0.656650546f,
+    0.753186799f, -0.657806693f,
+    0.752176850f, -0.658961293f,
+    0.751165132f, -0.660114342f,
+    0.750151646f, -0.661265838f,
+    0.749136395f, -0.662415778f,
+    0.748119380f, -0.663564159f,
+    0.747100606f, -0.664710978f,
+    0.746080074f, -0.665856234f,
+    0.745057785f, -0.666999922f,
+    0.744033744f, -0.668142041f,
+    0.743007952f, -0.669282588f,
+    0.741980412f, -0.670421560f,
+    0.740951125f, -0.671558955f,
+    0.739920095f, -0.672694769f,
+    0.738887324f, -0.673829000f,
+    0.737852815f, -0.674961646f,
+    0.736816569f, -0.676092704f,
+    0.735778589f, -0.677222170f,
+    0.734738878f, -0.678350043f,
+    0.733697438f, -0.679476320f,
+    0.732654272f, -0.680600998f,
+    0.731609381f, -0.681724074f,
+    0.730562769f, -0.682845546f,
+    0.729514438f, -0.683965412f,
+    0.728464390f, -0.685083668f,
+    0.727412629f, -0.686200312f,
+    0.726359155f, -0.687315341f,
+    0.725303972f, -0.688428753f,
+    0.724247083f, -0.689540545f,
+    0.723188489f, -0.690650714f,
+    0.722128194f, -0.691759258f,
+    0.721066199f, -0.692866175f,
+    0.720002508f, -0.693971461f,
+    0.718937122f, -0.695075114f,
+    0.717870045f, -0.696177131f,
+    0.716801279f, -0.697277511f,
+    0.715730825f, -0.698376249f,
+    0.714658688f, -0.699473345f,
+    0.713584869f, -0.700568794f,
+    0.712509371f, -0.701662595f,
+    0.711432196f, -0.702754744f,
+    0.710353347f, -0.703845241f,
+    0.709272826f, -0.704934080f,
+    0.708190637f, -0.706021261f,
+    0.707106781f, -0.707106781f,
+    0.706021261f, -0.708190637f,
+    0.704934080f, -0.709272826f,
+    0.703845241f, -0.710353347f,
+    0.702754744f, -0.711432196f,
+    0.701662595f, -0.712509371f,
+    0.700568794f, -0.713584869f,
+    0.699473345f, -0.714658688f,
+    0.698376249f, -0.715730825f,
+    0.697277511f, -0.716801279f,
+    0.696177131f, -0.717870045f,
+    0.695075114f, -0.718937122f,
+    0.693971461f, -0.720002508f,
+    0.692866175f, -0.721066199f,
+    0.691759258f, -0.722128194f,
+    0.690650714f, -0.723188489f,
+    0.689540545f, -0.724247083f,
+    0.688428753f, -0.725303972f,
+    0.687315341f, -0.726359155f,
+    0.686200312f, -0.727412629f,
+    0.685083668f, -0.728464390f,
+    0.683965412f, -0.729514438f,
+    0.682845546f, -0.730562769f,
+    0.681724074f, -0.731609381f,
+    0.680600998f, -0.732654272f,
+    0.679476320f, -0.733697438f,
+    0.678350043f, -0.734738878f,
+    0.677222170f, -0.735778589f,
+    0.676092704f, -0.736816569f,
+    0.674961646f, -0.737852815f,
+    0.673829000f, -0.738887324f,
+    0.672694769f, -0.739920095f,
+    0.671558955f, -0.740951125f,
+    0.670421560f, -0.741980412f,
+    0.669282588f, -0.743007952f,
+    0.668142041f, -0.744033744f,
+    0.666999922f, -0.745057785f,
+    0.665856234f, -0.746080074f,
+    0.664710978f, -0.747100606f,
+    0.663564159f, -0.748119380f,
+    0.662415778f, -0.749136395f,
+    0.661265838f, -0.750151646f,
+    0.660114342f, -0.751165132f,
+    0.658961293f, -0.752176850f,
+    0.657806693f, -0.753186799f,
+    0.656650546f, -0.754194975f,
+    0.655492853f, -0.755201377f,
+    0.654333618f, -0.756206001f,
+    0.653172843f, -0.757208847f,
+    0.652010531f, -0.758209910f,
+    0.650846685f, -0.759209189f,
+    0.649681307f, -0.760206682f,
+    0.648514401f, -0.761202385f,
+    0.647345969f, -0.762196298f,
+    0.646176013f, -0.763188417f,
+    0.645004537f, -0.764178741f,
+    0.643831543f, -0.765167266f,
+    0.642657034f, -0.766153990f,
+    0.641481013f, -0.767138912f,
+    0.640303482f, -0.768122029f,
+    0.639124445f, -0.769103338f,
+    0.637943904f, -0.770082837f,
+    0.636761861f, -0.771060524f,
+    0.635578320f, -0.772036397f,
+    0.634393284f, -0.773010453f,
+    0.633206755f, -0.773982691f,
+    0.632018736f, -0.774953107f,
+    0.630829230f, -0.775921699f,
+    0.629638239f, -0.776888466f,
+    0.628445767f, -0.777853404f,
+    0.627251815f, -0.778816512f,
+    0.626056388f, -0.779777788f,
+    0.624859488f, -0.780737229f,
+    0.623661118f, -0.781694832f,
+    0.622461279f, -0.782650596f,
+    0.621259977f, -0.783604519f,
+    0.620057212f, -0.784556597f,
+    0.618852988f, -0.785506830f,
+    0.617647308f, -0.786455214f,
+    0.616440175f, -0.787401747f,
+    0.615231591f, -0.788346428f,
+    0.614021559f, -0.789289253f,
+    0.612810082f, -0.790230221f,
+    0.611597164f, -0.791169330f,
+    0.610382806f, -0.792106577f,
+    0.609167012f, -0.793041960f,
+    0.607949785f, -0.793975478f,
+    0.606731127f, -0.794907126f,
+    0.605511041f, -0.795836905f,
+    0.604289531f, -0.796764810f,
+    0.603066599f, -0.797690841f,
+    0.601842247f, -0.798614995f,
+    0.600616479f, -0.799537269f,
+    0.599389298f, -0.800457662f,
+    0.598160707f, -0.801376172f,
+    0.596930708f, -0.802292796f,
+    0.595699304f, -0.803207531f,
+    0.594466499f, -0.804120377f,
+    0.593232295f, -0.805031331f,
+    0.591996695f, -0.805940391f,
+    0.590759702f, -0.806847554f,
+    0.589521319f, -0.807752818f,
+    0.588281548f, -0.808656182f,
+    0.587040394f, -0.809557642f,
+    0.585797857f, -0.810457198f,
+    0.584553943f, -0.811354847f,
+    0.583308653f, -0.812250587f,
+    0.582061990f, -0.813144415f,
+    0.580813958f, -0.814036330f,
+    0.579564559f, -0.814926329f,
+    0.578313796f, -0.815814411f,
+    0.577061673f, -0.816700573f,
+    0.575808191f, -0.817584813f,
+    0.574553355f, -0.818467130f,
+    0.573297167f, -0.819347520f,
+    0.572039629f, -0.820225983f,
+    0.570780746f, -0.821102515f,
+    0.569520519f, -0.821977115f,
+    0.568258953f, -0.822849781f,
+    0.566996049f, -0.823720511f,
+    0.565731811f, -0.824589303f,
+    0.564466242f, -0.825456154f,
+    0.563199344f, -0.826321063f,
+    0.561931121f, -0.827184027f,
+    0.560661576f, -0.828045045f,
+    0.559390712f, -0.828904115f,
+    0.558118531f, -0.829761234f,
+    0.556845037f, -0.830616400f,
+    0.555570233f, -0.831469612f,
+    0.554294121f, -0.832320868f,
+    0.553016706f, -0.833170165f,
+    0.551737988f, -0.834017501f,
+    0.550457973f, -0.834862875f,
+    0.549176662f, -0.835706284f,
+    0.547894059f, -0.836547727f,
+    0.546610167f, -0.837387202f,
+    0.545324988f, -0.838224706f,
+    0.544038527f, -0.839060237f,
+    0.542750785f, -0.839893794f,
+    0.541461766f, -0.840725375f,
+    0.540171473f, -0.841554977f,
+    0.538879909f, -0.842382600f,
+    0.537587076f, -0.843208240f,
+    0.536292979f, -0.844031895f,
+    0.534997620f, -0.844853565f,
+    0.533701002f, -0.845673247f,
+    0.532403128f, -0.846490939f,
+    0.531104001f, -0.847306639f,
+    0.529803625f, -0.848120345f,
+    0.528502002f, -0.848932055f,
+    0.527199135f, -0.849741768f,
+    0.525895027f, -0.850549481f,
+    0.524589683f, -0.851355193f,
+    0.523283103f, -0.852158902f,
+    0.521975293f, -0.852960605f,
+    0.520666254f, -0.853760301f,
+    0.519355990f, -0.854557988f,
+    0.518044504f, -0.855353665f,
+    0.516731799f, -0.856147328f,
+    0.515417878f, -0.856938977f,
+    0.514102744f, -0.857728610f,
+    0.512786401f, -0.858516224f,
+    0.511468850f, -0.859301818f,
+    0.510150097f, -0.860085390f,
+    0.508830143f, -0.860866939f,
+    0.507508991f, -0.861646461f,
+    0.506186645f, -0.862423956f,
+    0.504863109f, -0.863199422f,
+    0.503538384f, -0.863972856f,
+    0.502212474f, -0.864744258f,
+    0.500885383f, -0.865513624f,
+    0.499557113f, -0.866280954f,
+    0.498227667f, -0.867046246f,
+    0.496897049f, -0.867809497f,
+    0.495565262f, -0.868570706f,
+    0.494232309f, -0.869329871f,
+    0.492898192f, -0.870086991f,
+    0.491562916f, -0.870842063f,
+    0.490226483f, -0.871595087f,
+    0.488888897f, -0.872346059f,
+    0.487550160f, -0.873094978f,
+    0.486210276f, -0.873841843f,
+    0.484869248f, -0.874586652f,
+    0.483527079f, -0.875329403f,
+    0.482183772f, -0.876070094f,
+    0.480839331f, -0.876808724f,
+    0.479493758f, -0.877545290f,
+    0.478147056f, -0.878279792f,
+    0.476799230f, -0.879012226f,
+    0.475450282f, -0.879742593f,
+    0.474100215f, -0.880470889f,
+    0.472749032f, -0.881197113f,
+    0.471396737f, -0.881921264f,
+    0.470043332f, -0.882643340f,
+    0.468688822f, -0.883363339f,
+    0.467333209f, -0.884081259f,
+    0.465976496f, -0.884797098f,
+    0.464618686f, -0.885510856f,
+    0.463259784f, -0.886222530f,
+    0.461899791f, -0.886932119f,
+    0.460538711f, -0.887639620f,
+    0.459176548f, -0.888345033f,
+    0.457813304f, -0.889048356f,
+    0.456448982f, -0.889749586f,
+    0.455083587f, -0.890448723f,
+    0.453717121f, -0.891145765f,
+    0.452349587f, -0.891840709f,
+    0.450980989f, -0.892533555f,
+    0.449611330f, -0.893224301f,
+    0.448240612f, -0.893912945f,
+    0.446868840f, -0.894599486f,
+    0.445496017f, -0.895283921f,
+    0.444122145f, -0.895966250f,
+    0.442747228f, -0.896646470f,
+    0.441371269f, -0.897324581f,
+    0.439994271f, -0.898000580f,
+    0.438616239f, -0.898674466f,
+    0.437237174f, -0.899346237f,
+    0.435857080f, -0.900015892f,
+    0.434475961f, -0.900683429f,
+    0.433093819f, -0.901348847f,
+    0.431710658f, -0.902012144f,
+    0.430326481f, -0.902673318f,
+    0.428941292f, -0.903332368f,
+    0.427555093f, -0.903989293f,
+    0.426167889f, -0.904644091f,
+    0.424779681f, -0.905296759f,
+    0.423390474f, -0.905947298f,
+    0.422000271f, -0.906595705f,
+    0.420609074f, -0.907241978f,
+    0.419216888f, -0.907886116f,
+    0.417823716f, -0.908528119f,
+    0.416429560f, -0.909167983f,
+    0.415034424f, -0.909805708f,
+    0.413638312f, -0.910441292f,
+    0.412241227f, -0.911074734f,
+    0.410843171f, -0.911706032f,
+    0.409444149f, -0.912335185f,
+    0.408044163f, -0.912962190f,
+    0.406643217f, -0.913587048f,
+    0.405241314f, -0.914209756f,
+    0.403838458f, -0.914830312f,
+    0.402434651f, -0.915448716f,
+    0.401029897f, -0.916064966f,
+    0.399624200f, -0.916679060f,
+    0.398217562f, -0.917290997f,
+    0.396809987f, -0.917900776f,
+    0.395401479f, -0.918508394f,
+    0.393992040f, -0.919113852f,
+    0.392581674f, -0.919717146f,
+    0.391170384f, -0.920318277f,
+    0.389758174f, -0.920917242f,
+    0.388345047f, -0.921514039f,
+    0.386931006f, -0.922108669f,
+    0.385516054f, -0.922701128f,
+    0.384100195f, -0.923291417f,
+    0.382683432f, -0.923879533f,
+    0.381265769f, -0.924465474f,
+    0.379847209f, -0.925049241f,
+    0.378427755f, -0.925630831f,
+    0.377007410f, -0.926210242f,
+    0.375586178f, -0.926787474f,
+    0.374164063f, -0.927362526f,
+    0.372741067f, -0.927935395f,
+    0.371317194f, -0.928506080f,
+    0.369892447f, -0.929074581f,
+    0.368466830f, -0.929640896f,
+    0.367040346f, -0.930205023f,
+    0.365612998f, -0.930766961f,
+    0.364184790f, -0.931326709f,
+    0.362755724f, -0.931884266f,
+    0.361325806f, -0.932439629f,
+    0.359895037f, -0.932992799f,
+    0.358463421f, -0.933543773f,
+    0.357030961f, -0.934092550f,
+    0.355597662f, -0.934639130f,
+    0.354163525f, -0.935183510f,
+    0.352728556f, -0.935725689f,
+    0.351292756f, -0.936265667f,
+    0.349856130f, -0.936803442f,
+    0.348418680f, -0.937339012f,
+    0.346980411f, -0.937872376f,
+    0.345541325f, -0.938403534f,
+    0.344101426f, -0.938932484f,
+    0.342660717f, -0.939459224f,
+    0.341219202f, -0.939983753f,
+    0.339776884f, -0.940506071f,
+    0.338333767f, -0.941026175f,
+    0.336889853f, -0.941544065f,
+    0.335445147f, -0.942059740f,
+    0.333999651f, -0.942573198f,
+    0.332553370f, -0.943084437f,
+    0.331106306f, -0.943593458f,
+    0.329658463f, -0.944100258f,
+    0.328209844f, -0.944604837f,
+    0.326760452f, -0.945107193f,
+    0.325310292f, -0.945607325f,
+    0.323859367f, -0.946105232f,
+    0.322407679f, -0.946600913f,
+    0.320955232f, -0.947094366f,
+    0.319502031f, -0.947585591f,
+    0.318048077f, -0.948074586f,
+    0.316593376f, -0.948561350f,
+    0.315137929f, -0.949045882f,
+    0.313681740f, -0.949528181f,
+    0.312224814f, -0.950008245f,
+    0.310767153f, -0.950486074f,
+    0.309308760f, -0.950961666f,
+    0.307849640f, -0.951435021f,
+    0.306389795f, -0.951906137f,
+    0.304929230f, -0.952375013f,
+    0.303467947f, -0.952841648f,
+    0.302005949f, -0.953306040f,
+    0.300543241f, -0.953768190f,
+    0.299079826f, -0.954228095f,
+    0.297615707f, -0.954685755f,
+    0.296150888f, -0.955141168f,
+    0.294685372f, -0.955594334f,
+    0.293219163f, -0.956045251f,
+    0.291752263f, -0.956493919f,
+    0.290284677f, -0.956940336f,
+    0.288816408f, -0.957384501f,
+    0.287347460f, -0.957826413f,
+    0.285877835f, -0.958266071f,
+    0.284407537f, -0.958703475f,
+    0.282936570f, -0.959138622f,
+    0.281464938f, -0.959571513f,
+    0.279992643f, -0.960002146f,
+    0.278519689f, -0.960430519f,
+    0.277046080f, -0.960856633f,
+    0.275571819f, -0.961280486f,
+    0.274096910f, -0.961702077f,
+    0.272621355f, -0.962121404f,
+    0.271145160f, -0.962538468f,
+    0.269668326f, -0.962953267f,
+    0.268190857f, -0.963365800f,
+    0.266712757f, -0.963776066f,
+    0.265234030f, -0.964184064f,
+    0.263754679f, -0.964589793f,
+    0.262274707f, -0.964993253f,
+    0.260794118f, -0.965394442f,
+    0.259312915f, -0.965793359f,
+    0.257831102f, -0.966190003f,
+    0.256348682f, -0.966584374f,
+    0.254865660f, -0.966976471f,
+    0.253382037f, -0.967366292f,
+    0.251897818f, -0.967753837f,
+    0.250413007f, -0.968139105f,
+    0.248927606f, -0.968522094f,
+    0.247441619f, -0.968902805f,
+    0.245955050f, -0.969281235f,
+    0.244467903f, -0.969657385f,
+    0.242980180f, -0.970031253f,
+    0.241491885f, -0.970402839f,
+    0.240003022f, -0.970772141f,
+    0.238513595f, -0.971139158f,
+    0.237023606f, -0.971503891f,
+    0.235533059f, -0.971866337f,
+    0.234041959f, -0.972226497f,
+    0.232550307f, -0.972584369f,
+    0.231058108f, -0.972939952f,
+    0.229565366f, -0.973293246f,
+    0.228072083f, -0.973644250f,
+    0.226578264f, -0.973992962f,
+    0.225083911f, -0.974339383f,
+    0.223589029f, -0.974683511f,
+    0.222093621f, -0.975025345f,
+    0.220597690f, -0.975364885f,
+    0.219101240f, -0.975702130f,
+    0.217604275f, -0.976037079f,
+    0.216106797f, -0.976369731f,
+    0.214608811f, -0.976700086f,
+    0.213110320f, -0.977028143f,
+    0.211611327f, -0.977353900f,
+    0.210111837f, -0.977677358f,
+    0.208611852f, -0.977998515f,
+    0.207111376f, -0.978317371f,
+    0.205610413f, -0.978633924f,
+    0.204108966f, -0.978948175f,
+    0.202607039f, -0.979260123f,
+    0.201104635f, -0.979569766f,
+    0.199601758f, -0.979877104f,
+    0.198098411f, -0.980182136f,
+    0.196594598f, -0.980484862f,
+    0.195090322f, -0.980785280f,
+    0.193585587f, -0.981083391f,
+    0.192080397f, -0.981379193f,
+    0.190574755f, -0.981672686f,
+    0.189068664f, -0.981963869f,
+    0.187562129f, -0.982252741f,
+    0.186055152f, -0.982539302f,
+    0.184547737f, -0.982823551f,
+    0.183039888f, -0.983105487f,
+    0.181531608f, -0.983385110f,
+    0.180022901f, -0.983662419f,
+    0.178513771f, -0.983937413f,
+    0.177004220f, -0.984210092f,
+    0.175494253f, -0.984480455f,
+    0.173983873f, -0.984748502f,
+    0.172473084f, -0.985014231f,
+    0.170961889f, -0.985277642f,
+    0.169450291f, -0.985538735f,
+    0.167938295f, -0.985797509f,
+    0.166425904f, -0.986053963f,
+    0.164913120f, -0.986308097f,
+    0.163399949f, -0.986559910f,
+    0.161886394f, -0.986809402f,
+    0.160372457f, -0.987056571f,
+    0.158858143f, -0.987301418f,
+    0.157343456f, -0.987543942f,
+    0.155828398f, -0.987784142f,
+    0.154312973f, -0.988022017f,
+    0.152797185f, -0.988257568f,
+    0.151281038f, -0.988490793f,
+    0.149764535f, -0.988721692f,
+    0.148247679f, -0.988950265f,
+    0.146730474f, -0.989176510f,
+    0.145212925f, -0.989400428f,
+    0.143695033f, -0.989622017f,
+    0.142176804f, -0.989841278f,
+    0.140658239f, -0.990058210f,
+    0.139139344f, -0.990272812f,
+    0.137620122f, -0.990485084f,
+    0.136100575f, -0.990695025f,
+    0.134580709f, -0.990902635f,
+    0.133060525f, -0.991107914f,
+    0.131540029f, -0.991310860f,
+    0.130019223f, -0.991511473f,
+    0.128498111f, -0.991709754f,
+    0.126976696f, -0.991905700f,
+    0.125454983f, -0.992099313f,
+    0.123932975f, -0.992290591f,
+    0.122410675f, -0.992479535f,
+    0.120888087f, -0.992666142f,
+    0.119365215f, -0.992850414f,
+    0.117842062f, -0.993032350f,
+    0.116318631f, -0.993211949f,
+    0.114794927f, -0.993389211f,
+    0.113270952f, -0.993564136f,
+    0.111746711f, -0.993736722f,
+    0.110222207f, -0.993906970f,
+    0.108697444f, -0.994074879f,
+    0.107172425f, -0.994240449f,
+    0.105647154f, -0.994403680f,
+    0.104121634f, -0.994564571f,
+    0.102595869f, -0.994723121f,
+    0.101069863f, -0.994879331f,
+    0.099543619f, -0.995033199f,
+    0.098017140f, -0.995184727f,
+    0.096490431f, -0.995333912f,
+    0.094963495f, -0.995480755f,
+    0.093436336f, -0.995625256f,
+    0.091908956f, -0.995767414f,
+    0.090381361f, -0.995907229f,
+    0.088853553f, -0.996044701f,
+    0.087325535f, -0.996179829f,
+    0.085797312f, -0.996312612f,
+    0.084268888f, -0.996443051f,
+    0.082740265f, -0.996571146f,
+    0.081211447f, -0.996696895f,
+    0.079682438f, -0.996820299f,
+    0.078153242f, -0.996941358f,
+    0.076623861f, -0.997060070f,
+    0.075094301f, -0.997176437f,
+    0.073564564f, -0.997290457f,
+    0.072034653f, -0.997402130f,
+    0.070504573f, -0.997511456f,
+    0.068974328f, -0.997618435f,
+    0.067443920f, -0.997723067f,
+    0.065913353f, -0.997825350f,
+    0.064382631f, -0.997925286f,
+    0.062851758f, -0.998022874f,
+    0.061320736f, -0.998118113f,
+    0.059789571f, -0.998211003f,
+    0.058258265f, -0.998301545f,
+    0.056726821f, -0.998389737f,
+    0.055195244f, -0.998475581f,
+    0.053663538f, -0.998559074f,
+    0.052131705f, -0.998640218f,
+    0.050599749f, -0.998719012f,
+    0.049067674f, -0.998795456f,
+    0.047535484f, -0.998869550f,
+    0.046003182f, -0.998941293f,
+    0.044470772f, -0.999010686f,
+    0.042938257f, -0.999077728f,
+    0.041405641f, -0.999142419f,
+    0.039872928f, -0.999204759f,
+    0.038340120f, -0.999264747f,
+    0.036807223f, -0.999322385f,
+    0.035274239f, -0.999377670f,
+    0.033741172f, -0.999430605f,
+    0.032208025f, -0.999481187f,
+    0.030674803f, -0.999529418f,
+    0.029141509f, -0.999575296f,
+    0.027608146f, -0.999618822f,
+    0.026074718f, -0.999659997f,
+    0.024541229f, -0.999698819f,
+    0.023007681f, -0.999735288f,
+    0.021474080f, -0.999769405f,
+    0.019940429f, -0.999801170f,
+    0.018406730f, -0.999830582f,
+    0.016872988f, -0.999857641f,
+    0.015339206f, -0.999882347f,
+    0.013805389f, -0.999904701f,
+    0.012271538f, -0.999924702f,
+    0.010737659f, -0.999942350f,
+    0.009203755f, -0.999957645f,
+    0.007669829f, -0.999970586f,
+    0.006135885f, -0.999981175f,
+    0.004601926f, -0.999989411f,
+    0.003067957f, -0.999995294f,
+    0.001533980f, -0.999998823f
+};
+
+#endif /* if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_FFT_ALL_TABLES) */
+
+/**
+  @ingroup RealFFT
+ */
+
+/**
+  @addtogroup RealFFT_Table Real FFT Tables
+  @{
+ */
+
+/**
+  @par
+  Generation of realCoefA array:
+  @par
+  n = 4096
+  <pre>for (i = 0; i < n; i++)
+  {
+     pATable[2 * i]     = 0.5 * ( 1.0 - sin (2 * PI / (double) (2 * n) * (double) i));
+     pATable[2 * i + 1] = 0.5 * (-1.0 * cos (2 * PI / (double) (2 * n) * (double) i));
+  }</pre>
+ */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_REALCOEF_F32)
+const float32_t realCoefA[8192] = {
+  0.500000000000000f, -0.500000000000000f, 0.499616503715515f, -0.499999850988388f,
+  0.499233007431030f, -0.499999403953552f, 0.498849511146545f, -0.499998688697815f,
+  0.498466014862061f, -0.499997645616531f, 0.498082518577576f, -0.499996334314346f,
+  0.497699022293091f, -0.499994695186615f, 0.497315555810928f, -0.499992787837982f,
+  0.496932059526443f, -0.499990582466125f, 0.496548563241959f, -0.499988079071045f,
+  0.496165096759796f, -0.499985307455063f, 0.495781600475311f, -0.499982208013535f,
+  0.495398133993149f, -0.499978810548782f, 0.495014637708664f, -0.499975144863129f,
+  0.494631171226501f, -0.499971181154251f, 0.494247704744339f, -0.499966919422150f,
+  0.493864238262177f, -0.499962359666824f, 0.493480771780014f, -0.499957501888275f,
+  0.493097305297852f, -0.499952346086502f, 0.492713838815689f, -0.499946922063828f,
+  0.492330402135849f, -0.499941170215607f, 0.491946935653687f, -0.499935150146484f,
+  0.491563498973846f, -0.499928832054138f, 0.491180062294006f, -0.499922215938568f,
+  0.490796625614166f, -0.499915301799774f, 0.490413218736649f, -0.499908089637756f,
+  0.490029782056808f, -0.499900579452515f, 0.489646375179291f, -0.499892801046371f,
+  0.489262968301773f, -0.499884694814682f, 0.488879561424255f, -0.499876320362091f,
+  0.488496154546738f, -0.499867647886276f, 0.488112777471542f, -0.499858677387238f,
+  0.487729400396347f, -0.499849408864975f, 0.487346023321152f, -0.499839842319489f,
+  0.486962646245956f, -0.499830007553101f, 0.486579269170761f, -0.499819844961166f,
+  0.486195921897888f, -0.499809414148331f, 0.485812574625015f, -0.499798685312271f,
+  0.485429257154465f, -0.499787658452988f, 0.485045909881592f, -0.499776333570480f,
+  0.484662592411041f, -0.499764710664749f, 0.484279274940491f, -0.499752789735794f,
+  0.483895987272263f, -0.499740600585938f, 0.483512699604034f, -0.499728083610535f,
+  0.483129411935806f, -0.499715298414230f, 0.482746154069901f, -0.499702215194702f,
+  0.482362866401672f, -0.499688833951950f, 0.481979638338089f, -0.499675154685974f,
+  0.481596380472183f, -0.499661177396774f, 0.481213152408600f, -0.499646931886673f,
+  0.480829954147339f, -0.499632388353348f, 0.480446726083755f, -0.499617516994476f,
+  0.480063527822495f, -0.499602377414703f, 0.479680359363556f, -0.499586939811707f,
+  0.479297190904617f, -0.499571204185486f, 0.478914022445679f, -0.499555170536041f,
+  0.478530883789063f, -0.499538868665695f, 0.478147745132446f, -0.499522238969803f,
+  0.477764606475830f, -0.499505341053009f, 0.477381497621536f, -0.499488145112991f,
+  0.476998418569565f, -0.499470651149750f, 0.476615339517593f, -0.499452859163284f,
+  0.476232260465622f, -0.499434769153595f, 0.475849211215973f, -0.499416410923004f,
+  0.475466161966324f, -0.499397724866867f, 0.475083142518997f, -0.499378770589828f,
+  0.474700123071671f, -0.499359518289566f, 0.474317133426666f, -0.499339967966080f,
+  0.473934143781662f, -0.499320119619370f, 0.473551183938980f, -0.499299973249435f,
+  0.473168224096298f, -0.499279528856277f, 0.472785294055939f, -0.499258816242218f,
+  0.472402364015579f, -0.499237775802612f, 0.472019463777542f, -0.499216467142105f,
+  0.471636593341827f, -0.499194860458374f, 0.471253722906113f, -0.499172955751419f,
+  0.470870882272720f, -0.499150782823563f, 0.470488041639328f, -0.499128282070160f,
+  0.470105201005936f, -0.499105513095856f, 0.469722419977188f, -0.499082416296005f,
+  0.469339638948441f, -0.499059051275253f, 0.468956857919693f, -0.499035388231277f,
+  0.468574106693268f, -0.499011427164078f, 0.468191385269165f, -0.498987197875977f,
+  0.467808693647385f, -0.498962640762329f, 0.467426002025604f, -0.498937815427780f,
+  0.467043310403824f, -0.498912662267685f, 0.466660678386688f, -0.498887240886688f,
+  0.466278046369553f, -0.498861521482468f, 0.465895414352417f, -0.498835533857346f,
+  0.465512841939926f, -0.498809218406677f, 0.465130269527435f, -0.498782604932785f,
+  0.464747726917267f, -0.498755723237991f, 0.464365184307098f, -0.498728543519974f,
+  0.463982671499252f, -0.498701065778732f, 0.463600188493729f, -0.498673290014267f,
+  0.463217705488205f, -0.498645216226578f, 0.462835282087326f, -0.498616874217987f,
+  0.462452858686447f, -0.498588204383850f, 0.462070435285568f, -0.498559266328812f,
+  0.461688071489334f, -0.498530030250549f, 0.461305707693100f, -0.498500496149063f,
+  0.460923373699188f, -0.498470664024353f, 0.460541069507599f, -0.498440563678741f,
+  0.460158795118332f, -0.498410135507584f, 0.459776520729065f, -0.498379439115524f,
+  0.459394276142120f, -0.498348444700241f, 0.459012061357498f, -0.498317152261734f,
+  0.458629876375198f, -0.498285561800003f, 0.458247691392899f, -0.498253703117371f,
+  0.457865566015244f, -0.498221516609192f, 0.457483440637589f, -0.498189061880112f,
+  0.457101345062256f, -0.498156309127808f, 0.456719279289246f, -0.498123258352280f,
+  0.456337243318558f, -0.498089909553528f, 0.455955207347870f, -0.498056292533875f,
+  0.455573230981827f, -0.498022347688675f, 0.455191254615784f, -0.497988134622574f,
+  0.454809308052063f, -0.497953623533249f, 0.454427421092987f, -0.497918814420700f,
+  0.454045534133911f, -0.497883707284927f, 0.453663676977158f, -0.497848302125931f,
+  0.453281819820404f, -0.497812628746033f, 0.452900022268295f, -0.497776657342911f,
+  0.452518254518509f, -0.497740387916565f, 0.452136516571045f, -0.497703820466995f,
+  0.451754778623581f, -0.497666954994202f, 0.451373100280762f, -0.497629791498184f,
+  0.450991421937943f, -0.497592359781265f, 0.450609803199768f, -0.497554630041122f,
+  0.450228184461594f, -0.497516602277756f, 0.449846625328064f, -0.497478276491165f,
+  0.449465066194534f, -0.497439652681351f, 0.449083566665649f, -0.497400760650635f,
+  0.448702067136765f, -0.497361570596695f, 0.448320597410202f, -0.497322082519531f,
+  0.447939187288284f, -0.497282296419144f, 0.447557777166367f, -0.497242212295532f,
+  0.447176426649094f, -0.497201830148697f, 0.446795076131821f, -0.497161179780960f,
+  0.446413785219193f, -0.497120231389999f, 0.446032524108887f, -0.497078984975815f,
+  0.445651292800903f, -0.497037440538406f, 0.445270061492920f, -0.496995598077774f,
+  0.444888889789581f, -0.496953487396240f, 0.444507747888565f, -0.496911078691483f,
+  0.444126635789871f, -0.496868371963501f, 0.443745553493500f, -0.496825367212296f,
+  0.443364530801773f, -0.496782064437866f, 0.442983508110046f, -0.496738493442535f,
+  0.442602545022964f, -0.496694594621658f, 0.442221581935883f, -0.496650427579880f,
+  0.441840678453445f, -0.496605962514877f, 0.441459804773331f, -0.496561229228973f,
+  0.441078960895538f, -0.496516168117523f, 0.440698176622391f, -0.496470838785172f,
+  0.440317392349243f, -0.496425211429596f, 0.439936667680740f, -0.496379286050797f,
+  0.439555943012238f, -0.496333062648773f, 0.439175277948380f, -0.496286571025848f,
+  0.438794672489166f, -0.496239781379700f, 0.438414067029953f, -0.496192663908005f,
+  0.438033521175385f, -0.496145308017731f, 0.437653005123138f, -0.496097624301910f,
+  0.437272518873215f, -0.496049642562866f, 0.436892062425613f, -0.496001392602921f,
+  0.436511665582657f, -0.495952844619751f, 0.436131268739700f, -0.495903998613358f,
+  0.435750931501389f, -0.495854884386063f, 0.435370653867722f, -0.495805442333221f,
+  0.434990376234055f, -0.495755732059479f, 0.434610158205032f, -0.495705723762512f,
+  0.434229999780655f, -0.495655417442322f, 0.433849841356277f, -0.495604842901230f,
+  0.433469742536545f, -0.495553970336914f, 0.433089673519135f, -0.495502769947052f,
+  0.432709634304047f, -0.495451331138611f, 0.432329654693604f, -0.495399564504623f,
+  0.431949704885483f, -0.495347499847412f, 0.431569814682007f, -0.495295166969299f,
+  0.431189924478531f, -0.495242536067963f, 0.430810123682022f, -0.495189607143402f,
+  0.430430322885513f, -0.495136409997940f, 0.430050581693649f, -0.495082914829254f,
+  0.429670870304108f, -0.495029091835022f, 0.429291218519211f, -0.494975030422211f,
+  0.428911596536636f, -0.494920641183853f, 0.428532034158707f, -0.494865983724594f,
+  0.428152471780777f, -0.494810998439789f, 0.427772998809814f, -0.494755744934082f,
+  0.427393525838852f, -0.494700223207474f, 0.427014142274857f, -0.494644373655319f,
+  0.426634758710861f, -0.494588255882263f, 0.426255434751511f, -0.494531840085983f,
+  0.425876170396805f, -0.494475126266479f, 0.425496935844421f, -0.494418144226074f,
+  0.425117731094360f, -0.494360834360123f, 0.424738585948944f, -0.494303256273270f,
+  0.424359470605850f, -0.494245409965515f, 0.423980414867401f, -0.494187235832214f,
+  0.423601418733597f, -0.494128793478012f, 0.423222452402115f, -0.494070053100586f,
+  0.422843515872955f, -0.494011014699936f, 0.422464638948441f, -0.493951678276062f,
+  0.422085791826248f, -0.493892073631287f, 0.421707004308701f, -0.493832170963287f,
+  0.421328276395798f, -0.493771970272064f, 0.420949578285217f, -0.493711471557617f,
+  0.420570939779282f, -0.493650704622269f, 0.420192331075668f, -0.493589639663696f,
+  0.419813781976700f, -0.493528276681900f, 0.419435262680054f, -0.493466645479202f,
+  0.419056802988052f, -0.493404686450958f, 0.418678402900696f, -0.493342459201813f,
+  0.418300032615662f, -0.493279963731766f, 0.417921721935272f, -0.493217140436172f,
+  0.417543441057205f, -0.493154048919678f, 0.417165219783783f, -0.493090659379959f,
+  0.416787058115005f, -0.493026971817017f, 0.416408926248550f, -0.492963016033173f,
+  0.416030853986740f, -0.492898762226105f, 0.415652841329575f, -0.492834210395813f,
+  0.415274858474731f, -0.492769360542297f, 0.414896935224533f, -0.492704242467880f,
+  0.414519041776657f, -0.492638826370239f, 0.414141237735748f, -0.492573112249374f,
+  0.413763463497162f, -0.492507129907608f, 0.413385748863220f, -0.492440819740295f,
+  0.413008064031601f, -0.492374241352081f, 0.412630438804626f, -0.492307394742966f,
+  0.412252873182297f, -0.492240220308304f, 0.411875367164612f, -0.492172777652740f,
+  0.411497890949249f, -0.492105036973953f, 0.411120474338531f, -0.492037028074265f,
+  0.410743117332459f, -0.491968721151352f, 0.410365819931030f, -0.491900116205215f,
+  0.409988552331924f, -0.491831213235855f, 0.409611344337463f, -0.491762012243271f,
+  0.409234195947647f, -0.491692543029785f, 0.408857107162476f, -0.491622805595398f,
+  0.408480048179626f, -0.491552740335464f, 0.408103078603745f, -0.491482406854630f,
+  0.407726138830185f, -0.491411775350571f, 0.407349258661270f, -0.491340845823288f,
+  0.406972438097000f, -0.491269648075104f, 0.406595647335052f, -0.491198152303696f,
+  0.406218945980072f, -0.491126358509064f, 0.405842274427414f, -0.491054296493530f,
+  0.405465662479401f, -0.490981936454773f, 0.405089110136032f, -0.490909278392792f,
+  0.404712617397308f, -0.490836352109909f, 0.404336184263229f, -0.490763127803802f,
+  0.403959810733795f, -0.490689605474472f, 0.403583467006683f, -0.490615785121918f,
+  0.403207212686539f, -0.490541696548462f, 0.402830988168716f, -0.490467309951782f,
+  0.402454853057861f, -0.490392625331879f, 0.402078747749329f, -0.490317672491074f,
+  0.401702702045441f, -0.490242421627045f, 0.401326715946198f, -0.490166902542114f,
+  0.400950789451599f, -0.490091055631638f, 0.400574922561646f, -0.490014940500259f,
+  0.400199115276337f, -0.489938557147980f, 0.399823367595673f, -0.489861875772476f,
+  0.399447679519653f, -0.489784896373749f, 0.399072051048279f, -0.489707618951797f,
+  0.398696482181549f, -0.489630073308945f, 0.398320972919464f, -0.489552229642868f,
+  0.397945523262024f, -0.489474087953568f, 0.397570133209229f, -0.489395678043365f,
+  0.397194802761078f, -0.489316970109940f, 0.396819531917572f, -0.489237964153290f,
+  0.396444320678711f, -0.489158689975739f, 0.396069169044495f, -0.489079117774963f,
+  0.395694077014923f, -0.488999247550964f, 0.395319044589996f, -0.488919109106064f,
+  0.394944071769714f, -0.488838672637939f, 0.394569188356400f, -0.488757967948914f,
+  0.394194334745407f, -0.488676935434341f, 0.393819570541382f, -0.488595664501190f,
+  0.393444836139679f, -0.488514065742493f, 0.393070191144943f, -0.488432198762894f,
+  0.392695605754852f, -0.488350033760071f, 0.392321079969406f, -0.488267600536346f,
+  0.391946613788605f, -0.488184869289398f, 0.391572207212448f, -0.488101840019226f,
+  0.391197860240936f, -0.488018542528152f, 0.390823602676392f, -0.487934947013855f,
+  0.390449374914169f, -0.487851053476334f, 0.390075236558914f, -0.487766891717911f,
+  0.389701157808304f, -0.487682431936264f, 0.389327138662338f, -0.487597703933716f,
+  0.388953179121017f, -0.487512677907944f, 0.388579308986664f, -0.487427353858948f,
+  0.388205498456955f, -0.487341761589050f, 0.387831717729568f, -0.487255871295929f,
+  0.387458056211472f, -0.487169682979584f, 0.387084424495697f, -0.487083226442337f,
+  0.386710882186890f, -0.486996471881866f, 0.386337369680405f, -0.486909449100494f,
+  0.385963946580887f, -0.486822128295898f, 0.385590612888336f, -0.486734509468079f,
+  0.385217308998108f, -0.486646622419357f, 0.384844094514847f, -0.486558437347412f,
+  0.384470939636230f, -0.486469984054565f, 0.384097874164581f, -0.486381232738495f,
+  0.383724838495255f, -0.486292183399200f, 0.383351892232895f, -0.486202865839005f,
+  0.382979035377502f, -0.486113250255585f, 0.382606208324432f, -0.486023366451263f,
+  0.382233470678329f, -0.485933154821396f, 0.381860792636871f, -0.485842704772949f,
+  0.381488204002380f, -0.485751956701279f, 0.381115674972534f, -0.485660910606384f,
+  0.380743205547333f, -0.485569566488266f, 0.380370795726776f, -0.485477954149246f,
+  0.379998475313187f, -0.485386073589325f, 0.379626244306564f, -0.485293895006180f,
+  0.379254043102264f, -0.485201418399811f, 0.378881961107254f, -0.485108673572540f,
+  0.378509908914566f, -0.485015630722046f, 0.378137946128845f, -0.484922289848328f,
+  0.377766042947769f, -0.484828680753708f, 0.377394229173660f, -0.484734803438187f,
+  0.377022475004196f, -0.484640628099442f, 0.376650810241699f, -0.484546154737473f,
+  0.376279205083847f, -0.484451413154602f, 0.375907659530640f, -0.484356373548508f,
+  0.375536203384399f, -0.484261035919189f, 0.375164806842804f, -0.484165430068970f,
+  0.374793499708176f, -0.484069555997849f, 0.374422252178192f, -0.483973383903503f,
+  0.374051094055176f, -0.483876913785934f, 0.373679995536804f, -0.483780175447464f,
+  0.373308986425400f, -0.483683139085770f, 0.372938036918640f, -0.483585834503174f,
+  0.372567176818848f, -0.483488231897354f, 0.372196376323700f, -0.483390361070633f,
+  0.371825665235519f, -0.483292192220688f, 0.371455013751984f, -0.483193725347519f,
+  0.371084451675415f, -0.483094990253448f, 0.370713949203491f, -0.482995986938477f,
+  0.370343536138535f, -0.482896685600281f, 0.369973212480545f, -0.482797086238861f,
+  0.369602948427200f, -0.482697218656540f, 0.369232743978500f, -0.482597053050995f,
+  0.368862658739090f, -0.482496619224548f, 0.368492603302002f, -0.482395917177200f,
+  0.368122667074203f, -0.482294887304306f, 0.367752790451050f, -0.482193619012833f,
+  0.367382973432541f, -0.482092022895813f, 0.367013275623322f, -0.481990188360214f,
+  0.366643607616425f, -0.481888025999069f, 0.366274058818817f, -0.481785595417023f,
+  0.365904569625854f, -0.481682896614075f, 0.365535169839859f, -0.481579899787903f,
+  0.365165829658508f, -0.481476634740829f, 0.364796578884125f, -0.481373071670532f,
+  0.364427417516708f, -0.481269240379334f, 0.364058345556259f, -0.481165111064911f,
+  0.363689333200455f, -0.481060713529587f, 0.363320380449295f, -0.480956017971039f,
+  0.362951546907425f, -0.480851024389267f, 0.362582772970200f, -0.480745792388916f,
+  0.362214088439941f, -0.480640232563019f, 0.361845493316650f, -0.480534434318542f,
+  0.361476957798004f, -0.480428308248520f, 0.361108511686325f, -0.480321943759918f,
+  0.360740154981613f, -0.480215251445770f, 0.360371887683868f, -0.480108320713043f,
+  0.360003679990768f, -0.480001062154770f, 0.359635561704636f, -0.479893565177917f,
+  0.359267532825470f, -0.479785770177841f, 0.358899593353271f, -0.479677677154541f,
+  0.358531713485718f, -0.479569315910339f, 0.358163923025131f, -0.479460656642914f,
+  0.357796221971512f, -0.479351729154587f, 0.357428610324860f, -0.479242533445358f,
+  0.357061088085175f, -0.479133039712906f, 0.356693625450134f, -0.479023247957230f,
+  0.356326282024384f, -0.478913217782974f, 0.355958998203278f, -0.478802859783173f,
+  0.355591803789139f, -0.478692263364792f, 0.355224698781967f, -0.478581339120865f,
+  0.354857653379440f, -0.478470176458359f, 0.354490727186203f, -0.478358715772629f,
+  0.354123860597610f, -0.478246957063675f, 0.353757113218308f, -0.478134930133820f,
+  0.353390425443649f, -0.478022634983063f, 0.353023827075958f, -0.477910041809082f,
+  0.352657318115234f, -0.477797180414200f, 0.352290898561478f, -0.477684020996094f,
+  0.351924568414688f, -0.477570593357086f, 0.351558297872543f, -0.477456867694855f,
+  0.351192146539688f, -0.477342873811722f, 0.350826084613800f, -0.477228611707687f,
+  0.350460082292557f, -0.477114051580429f, 0.350094199180603f, -0.476999223232269f,
+  0.349728375673294f, -0.476884096860886f, 0.349362671375275f, -0.476768702268600f,
+  0.348997026681900f, -0.476653009653091f, 0.348631471395493f, -0.476537048816681f,
+  0.348266035318375f, -0.476420819759369f, 0.347900658845901f, -0.476304292678833f,
+  0.347535371780396f, -0.476187497377396f, 0.347170203924179f, -0.476070433855057f,
+  0.346805095672607f, -0.475953072309494f, 0.346440106630325f, -0.475835442543030f,
+  0.346075177192688f, -0.475717514753342f, 0.345710366964340f, -0.475599318742752f,
+  0.345345616340637f, -0.475480824708939f, 0.344980984926224f, -0.475362062454224f,
+  0.344616413116455f, -0.475243031978607f, 0.344251960515976f, -0.475123733282089f,
+  0.343887597322464f, -0.475004136562347f, 0.343523323535919f, -0.474884241819382f,
+  0.343159139156342f, -0.474764078855515f, 0.342795044183731f, -0.474643647670746f,
+  0.342431038618088f, -0.474522948265076f, 0.342067122459412f, -0.474401950836182f,
+  0.341703325510025f, -0.474280685186386f, 0.341339588165283f, -0.474159121513367f,
+  0.340975970029831f, -0.474037289619446f, 0.340612411499023f, -0.473915189504623f,
+  0.340248972177505f, -0.473792791366577f, 0.339885622262955f, -0.473670125007629f,
+  0.339522391557693f, -0.473547190427780f, 0.339159220457077f, -0.473423957824707f,
+  0.338796168565750f, -0.473300457000732f, 0.338433176279068f, -0.473176687955856f,
+  0.338070303201675f, -0.473052620887756f, 0.337707549333572f, -0.472928285598755f,
+  0.337344855070114f, -0.472803652286530f, 0.336982280015945f, -0.472678780555725f,
+  0.336619764566422f, -0.472553610801697f, 0.336257368326187f, -0.472428143024445f,
+  0.335895091295242f, -0.472302407026291f, 0.335532873868942f, -0.472176402807236f,
+  0.335170775651932f, -0.472050130367279f, 0.334808766841888f, -0.471923559904099f,
+  0.334446847438812f, -0.471796721220016f, 0.334085017442703f, -0.471669614315033f,
+  0.333723306655884f, -0.471542209386826f, 0.333361685276031f, -0.471414536237717f,
+  0.333000183105469f, -0.471286594867706f, 0.332638740539551f, -0.471158385276794f,
+  0.332277417182922f, -0.471029877662659f, 0.331916213035584f, -0.470901101827621f,
+  0.331555068492889f, -0.470772027969360f, 0.331194043159485f, -0.470642685890198f,
+  0.330833107233047f, -0.470513075590134f, 0.330472290515900f, -0.470383197069168f,
+  0.330111563205719f, -0.470253020524979f, 0.329750925302505f, -0.470122605562210f,
+  0.329390406608582f, -0.469991862773895f, 0.329029977321625f, -0.469860881567001f,
+  0.328669637441635f, -0.469729602336884f, 0.328309416770935f, -0.469598054885864f,
+  0.327949285507202f, -0.469466239213943f, 0.327589273452759f, -0.469334155321121f,
+  0.327229350805283f, -0.469201773405075f, 0.326869517564774f, -0.469069123268127f,
+  0.326509803533554f, -0.468936175107956f, 0.326150178909302f, -0.468802988529205f,
+  0.325790673494339f, -0.468669503927231f, 0.325431257486343f, -0.468535751104355f,
+  0.325071930885315f, -0.468401730060577f, 0.324712723493576f, -0.468267410993576f,
+  0.324353635311127f, -0.468132823705673f, 0.323994606733322f, -0.467997968196869f,
+  0.323635727167130f, -0.467862844467163f, 0.323276937007904f, -0.467727422714233f,
+  0.322918236255646f, -0.467591762542725f, 0.322559654712677f, -0.467455804347992f,
+  0.322201162576675f, -0.467319577932358f, 0.321842789649963f, -0.467183053493500f,
+  0.321484506130219f, -0.467046260833740f, 0.321126341819763f, -0.466909229755402f,
+  0.320768296718597f, -0.466771900653839f, 0.320410341024399f, -0.466634273529053f,
+  0.320052474737167f, -0.466496407985687f, 0.319694727659225f, -0.466358244419098f,
+  0.319337099790573f, -0.466219812631607f, 0.318979561328888f, -0.466081112623215f,
+  0.318622142076492f, -0.465942144393921f, 0.318264812231064f, -0.465802878141403f,
+  0.317907601594925f, -0.465663343667984f, 0.317550510168076f, -0.465523540973663f,
+  0.317193508148193f, -0.465383470058441f, 0.316836595535278f, -0.465243130922318f,
+  0.316479831933975f, -0.465102523565292f, 0.316123157739639f, -0.464961618185043f,
+  0.315766572952271f, -0.464820444583893f, 0.315410137176514f, -0.464679002761841f,
+  0.315053790807724f, -0.464537292718887f, 0.314697533845901f, -0.464395314455032f,
+  0.314341396093369f, -0.464253038167953f, 0.313985377550125f, -0.464110493659973f,
+  0.313629478216171f, -0.463967710733414f, 0.313273668289185f, -0.463824629783630f,
+  0.312917977571487f, -0.463681250810623f, 0.312562376260757f, -0.463537633419037f,
+  0.312206923961639f, -0.463393747806549f, 0.311851561069489f, -0.463249564170837f,
+  0.311496287584305f, -0.463105112314224f, 0.311141163110733f, -0.462960392236710f,
+  0.310786128044128f, -0.462815403938293f, 0.310431212186813f, -0.462670147418976f,
+  0.310076385736465f, -0.462524622678757f, 0.309721708297729f, -0.462378799915314f,
+  0.309367120265961f, -0.462232738733292f, 0.309012651443481f, -0.462086379528046f,
+  0.308658272027969f, -0.461939752101898f, 0.308304041624069f, -0.461792886257172f,
+  0.307949900627136f, -0.461645722389221f, 0.307595878839493f, -0.461498260498047f,
+  0.307241976261139f, -0.461350560188293f, 0.306888192892075f, -0.461202591657639f,
+  0.306534498929977f, -0.461054325103760f, 0.306180924177170f, -0.460905820131302f,
+  0.305827468633652f, -0.460757017135620f, 0.305474132299423f, -0.460607945919037f,
+  0.305120915174484f, -0.460458606481552f, 0.304767817258835f, -0.460309028625488f,
+  0.304414808750153f, -0.460159152746201f, 0.304061919450760f, -0.460008978843689f,
+  0.303709149360657f, -0.459858566522598f, 0.303356528282166f, -0.459707885980606f,
+  0.303003966808319f, -0.459556937217712f, 0.302651554346085f, -0.459405690431595f,
+  0.302299261093140f, -0.459254205226898f, 0.301947087049484f, -0.459102421998978f,
+  0.301595002412796f, -0.458950400352478f, 0.301243066787720f, -0.458798080682755f,
+  0.300891220569611f, -0.458645492792130f, 0.300539493560791f, -0.458492636680603f,
+  0.300187885761261f, -0.458339542150497f, 0.299836426973343f, -0.458186149597168f,
+  0.299485057592392f, -0.458032488822937f, 0.299133807420731f, -0.457878559827805f,
+  0.298782676458359f, -0.457724362611771f, 0.298431664705276f, -0.457569897174835f,
+  0.298080772161484f, -0.457415163516998f, 0.297729998826981f, -0.457260161638260f,
+  0.297379344701767f, -0.457104891538620f, 0.297028809785843f, -0.456949323415756f,
+  0.296678394079208f, -0.456793516874313f, 0.296328097581863f, -0.456637442111969f,
+  0.295977920293808f, -0.456481099128723f, 0.295627862215042f, -0.456324487924576f,
+  0.295277923345566f, -0.456167578697205f, 0.294928103685379f, -0.456010431051254f,
+  0.294578403234482f, -0.455853015184402f, 0.294228851795197f, -0.455695331096649f,
+  0.293879389762878f, -0.455537378787994f, 0.293530046939850f, -0.455379128456116f,
+  0.293180853128433f, -0.455220639705658f, 0.292831748723984f, -0.455061882734299f,
+  0.292482793331146f, -0.454902857542038f, 0.292133957147598f, -0.454743564128876f,
+  0.291785210371017f, -0.454584002494812f, 0.291436612606049f, -0.454424172639847f,
+  0.291088134050369f, -0.454264044761658f, 0.290739774703979f, -0.454103678464890f,
+  0.290391564369202f, -0.453943043947220f, 0.290043443441391f, -0.453782171010971f,
+  0.289695471525192f, -0.453621000051498f, 0.289347589015961f, -0.453459560871124f,
+  0.288999855518341f, -0.453297853469849f, 0.288652241230011f, -0.453135877847672f,
+  0.288304775953293f, -0.452973634004593f, 0.287957400083542f, -0.452811151742935f,
+  0.287610173225403f, -0.452648371458054f, 0.287263035774231f, -0.452485352754593f,
+  0.286916047334671f, -0.452322036027908f, 0.286569178104401f, -0.452158480882645f,
+  0.286222457885742f, -0.451994657516479f, 0.285875827074051f, -0.451830536127090f,
+  0.285529345273972f, -0.451666176319122f, 0.285182982683182f, -0.451501548290253f,
+  0.284836769104004f, -0.451336652040482f, 0.284490644931793f, -0.451171487569809f,
+  0.284144669771194f, -0.451006084680557f, 0.283798813819885f, -0.450840383768082f,
+  0.283453077077866f, -0.450674414634705f, 0.283107489347458f, -0.450508207082748f,
+  0.282762020826340f, -0.450341701507568f, 0.282416671514511f, -0.450174957513809f,
+  0.282071471214294f, -0.450007945299149f, 0.281726360321045f, -0.449840664863586f,
+  0.281381398439407f, -0.449673116207123f, 0.281036585569382f, -0.449505299329758f,
+  0.280691891908646f, -0.449337244033813f, 0.280347317457199f, -0.449168890714645f,
+  0.280002862215042f, -0.449000298976898f, 0.279658555984497f, -0.448831409215927f,
+  0.279314368963242f, -0.448662281036377f, 0.278970301151276f, -0.448492884635925f,
+  0.278626382350922f, -0.448323249816895f, 0.278282582759857f, -0.448153316974640f,
+  0.277938932180405f, -0.447983115911484f, 0.277595400810242f, -0.447812676429749f,
+  0.277251988649368f, -0.447641968727112f, 0.276908725500107f, -0.447470992803574f,
+  0.276565581560135f, -0.447299748659134f, 0.276222556829453f, -0.447128236293793f,
+  0.275879681110382f, -0.446956485509872f, 0.275536954402924f, -0.446784436702728f,
+  0.275194346904755f, -0.446612149477005f, 0.274851858615875f, -0.446439594030380f,
+  0.274509519338608f, -0.446266770362854f, 0.274167299270630f, -0.446093708276749f,
+  0.273825198411942f, -0.445920348167419f, 0.273483246564865f, -0.445746749639511f,
+  0.273141443729401f, -0.445572882890701f, 0.272799760103226f, -0.445398747920990f,
+  0.272458195686340f, -0.445224374532700f, 0.272116780281067f, -0.445049703121185f,
+  0.271775513887405f, -0.444874793291092f, 0.271434366703033f, -0.444699615240097f,
+  0.271093338727951f, -0.444524168968201f, 0.270752459764481f, -0.444348484277725f,
+  0.270411729812622f, -0.444172531366348f, 0.270071119070053f, -0.443996280431747f,
+  0.269730657339096f, -0.443819820880890f, 0.269390314817429f, -0.443643063306808f,
+  0.269050091505051f, -0.443466067314148f, 0.268710047006607f, -0.443288803100586f,
+  0.268370121717453f, -0.443111270666122f, 0.268030315637589f, -0.442933470010757f,
+  0.267690658569336f, -0.442755430936813f, 0.267351150512695f, -0.442577123641968f,
+  0.267011761665344f, -0.442398548126221f, 0.266672492027283f, -0.442219734191895f,
+  0.266333401203156f, -0.442040622234344f, 0.265994429588318f, -0.441861271858215f,
+  0.265655577182770f, -0.441681683063507f, 0.265316903591156f, -0.441501796245575f,
+  0.264978319406509f, -0.441321671009064f, 0.264639914035797f, -0.441141277551651f,
+  0.264301627874374f, -0.440960645675659f, 0.263963490724564f, -0.440779715776443f,
+  0.263625472784042f, -0.440598547458649f, 0.263287603855133f, -0.440417140722275f,
+  0.262949883937836f, -0.440235435962677f, 0.262612313032150f, -0.440053492784500f,
+  0.262274861335754f, -0.439871311187744f, 0.261937558650970f, -0.439688831567764f,
+  0.261600375175476f, -0.439506113529205f, 0.261263370513916f, -0.439323127269745f,
+  0.260926485061646f, -0.439139902591705f, 0.260589718818665f, -0.438956409692764f,
+  0.260253131389618f, -0.438772648572922f, 0.259916663169861f, -0.438588619232178f,
+  0.259580343961716f, -0.438404351472855f, 0.259244143962860f, -0.438219845294952f,
+  0.258908122777939f, -0.438035041093826f, 0.258572220802307f, -0.437849998474121f,
+  0.258236467838287f, -0.437664687633514f, 0.257900834083557f, -0.437479138374329f,
+  0.257565379142761f, -0.437293320894241f, 0.257230043411255f, -0.437107264995575f,
+  0.256894856691360f, -0.436920911073685f, 0.256559818983078f, -0.436734348535538f,
+  0.256224930286407f, -0.436547487974167f, 0.255890160799026f, -0.436360388994217f,
+  0.255555540323257f, -0.436173021793365f, 0.255221068859100f, -0.435985416173935f,
+  0.254886746406555f, -0.435797542333603f, 0.254552572965622f, -0.435609430074692f,
+  0.254218548536301f, -0.435421019792557f, 0.253884643316269f, -0.435232400894165f,
+  0.253550916910172f, -0.435043483972549f, 0.253217309713364f, -0.434854328632355f,
+  0.252883851528168f, -0.434664934873581f, 0.252550542354584f, -0.434475272893906f,
+  0.252217382192612f, -0.434285342693329f, 0.251884341239929f, -0.434095174074173f,
+  0.251551479101181f, -0.433904737234116f, 0.251218736171722f, -0.433714061975479f,
+  0.250886172056198f, -0.433523118495941f, 0.250553727149963f, -0.433331936597824f,
+  0.250221431255341f, -0.433140486478806f, 0.249889299273491f, -0.432948768138886f,
+  0.249557301402092f, -0.432756811380386f, 0.249225467443466f, -0.432564586400986f,
+  0.248893767595291f, -0.432372123003006f, 0.248562216758728f, -0.432179391384125f,
+  0.248230814933777f, -0.431986421346664f, 0.247899547219276f, -0.431793183088303f,
+  0.247568443417549f, -0.431599706411362f, 0.247237488627434f, -0.431405961513519f,
+  0.246906682848930f, -0.431211978197098f, 0.246576011180878f, -0.431017726659775f,
+  0.246245503425598f, -0.430823236703873f, 0.245915144681931f, -0.430628478527069f,
+  0.245584934949875f, -0.430433481931686f, 0.245254859328270f, -0.430238217115402f,
+  0.244924947619438f, -0.430042684078217f, 0.244595184922218f, -0.429846942424774f,
+  0.244265571236610f, -0.429650902748108f, 0.243936106562614f, -0.429454624652863f,
+  0.243606805801392f, -0.429258108139038f, 0.243277639150620f, -0.429061323404312f,
+  0.242948621511459f, -0.428864300251007f, 0.242619767785072f, -0.428667008876801f,
+  0.242291063070297f, -0.428469479084015f, 0.241962507367134f, -0.428271710872650f,
+  0.241634100675583f, -0.428073674440384f, 0.241305842995644f, -0.427875369787216f,
+  0.240977749228477f, -0.427676826715469f, 0.240649804472923f, -0.427478045225143f,
+  0.240322008728981f, -0.427278995513916f, 0.239994361996651f, -0.427079707384110f,
+  0.239666879177094f, -0.426880151033401f, 0.239339530467987f, -0.426680356264114f,
+  0.239012360572815f, -0.426480293273926f, 0.238685324788094f, -0.426279991865158f,
+  0.238358452916145f, -0.426079452037811f, 0.238031730055809f, -0.425878643989563f,
+  0.237705156207085f, -0.425677597522736f, 0.237378746271133f, -0.425476282835007f,
+  0.237052485346794f, -0.425274729728699f, 0.236726388335228f, -0.425072938203812f,
+  0.236400425434113f, -0.424870878458023f, 0.236074641346931f, -0.424668580293655f,
+  0.235749006271362f, -0.424466013908386f, 0.235423520207405f, -0.424263238906860f,
+  0.235098183155060f, -0.424060165882111f, 0.234773010015488f, -0.423856884241104f,
+  0.234448000788689f, -0.423653304576874f, 0.234123140573502f, -0.423449516296387f,
+  0.233798429369926f, -0.423245459794998f, 0.233473882079124f, -0.423041164875031f,
+  0.233149498701096f, -0.422836631536484f, 0.232825264334679f, -0.422631829977036f,
+  0.232501193881035f, -0.422426789999008f, 0.232177272439003f, -0.422221481800079f,
+  0.231853514909744f, -0.422015935182571f, 0.231529906392097f, -0.421810150146484f,
+  0.231206461787224f, -0.421604126691818f, 0.230883181095123f, -0.421397835016251f,
+  0.230560049414635f, -0.421191304922104f, 0.230237081646919f, -0.420984506607056f,
+  0.229914262890816f, -0.420777499675751f, 0.229591608047485f, -0.420570224523544f,
+  0.229269117116928f, -0.420362681150436f, 0.228946775197983f, -0.420154929161072f,
+  0.228624612092972f, -0.419946908950806f, 0.228302597999573f, -0.419738620519638f,
+  0.227980732917786f, -0.419530123472214f, 0.227659046649933f, -0.419321358203888f,
+  0.227337509393692f, -0.419112354516983f, 0.227016136050224f, -0.418903112411499f,
+  0.226694911718369f, -0.418693602085114f, 0.226373866200447f, -0.418483853340149f,
+  0.226052969694138f, -0.418273866176605f, 0.225732237100601f, -0.418063640594482f,
+  0.225411668419838f, -0.417853146791458f, 0.225091263651848f, -0.417642414569855f,
+  0.224771007895470f, -0.417431443929672f, 0.224450930953026f, -0.417220205068588f,
+  0.224131003022194f, -0.417008757591248f, 0.223811239004135f, -0.416797041893005f,
+  0.223491653800011f, -0.416585087776184f, 0.223172217607498f, -0.416372895240784f,
+  0.222852945327759f, -0.416160434484482f, 0.222533836960793f, -0.415947735309601f,
+  0.222214877605438f, -0.415734797716141f, 0.221896097064018f, -0.415521621704102f,
+  0.221577480435371f, -0.415308207273483f, 0.221259027719498f, -0.415094524621964f,
+  0.220940738916397f, -0.414880603551865f, 0.220622614026070f, -0.414666473865509f,
+  0.220304638147354f, -0.414452046155930f, 0.219986841082573f, -0.414237409830093f,
+  0.219669207930565f, -0.414022535085678f, 0.219351738691330f, -0.413807392120361f,
+  0.219034433364868f, -0.413592010736465f, 0.218717306852341f, -0.413376390933990f,
+  0.218400329351425f, -0.413160532712936f, 0.218083515763283f, -0.412944436073303f,
+  0.217766880989075f, -0.412728071212769f, 0.217450410127640f, -0.412511497735977f,
+  0.217134088277817f, -0.412294656038284f, 0.216817945241928f, -0.412077575922012f,
+  0.216501981019974f, -0.411860257387161f, 0.216186165809631f, -0.411642700433731f,
+  0.215870529413223f, -0.411424905061722f, 0.215555042028427f, -0.411206841468811f,
+  0.215239733457565f, -0.410988569259644f, 0.214924603700638f, -0.410770028829575f,
+  0.214609622955322f, -0.410551249980927f, 0.214294821023941f, -0.410332232713699f,
+  0.213980183005333f, -0.410112977027893f, 0.213665723800659f, -0.409893482923508f,
+  0.213351413607597f, -0.409673750400543f, 0.213037282228470f, -0.409453779459000f,
+  0.212723329663277f, -0.409233570098877f, 0.212409526109695f, -0.409013092517853f,
+  0.212095901370049f, -0.408792406320572f, 0.211782455444336f, -0.408571451902390f,
+  0.211469158530235f, -0.408350288867950f, 0.211156040430069f, -0.408128857612610f,
+  0.210843101143837f, -0.407907217741013f, 0.210530325770378f, -0.407685309648514f,
+  0.210217714309692f, -0.407463163137436f, 0.209905281662941f, -0.407240778207779f,
+  0.209593027830124f, -0.407018154859543f, 0.209280923008919f, -0.406795293092728f,
+  0.208969011902809f, -0.406572192907333f, 0.208657249808311f, -0.406348884105682f,
+  0.208345666527748f, -0.406125307083130f, 0.208034262061119f, -0.405901491641998f,
+  0.207723021507263f, -0.405677437782288f, 0.207411959767342f, -0.405453115701675f,
+  0.207101076841354f, -0.405228585004807f, 0.206790357828140f, -0.405003815889359f,
+  0.206479802727699f, -0.404778808355331f, 0.206169426441193f, -0.404553562402725f,
+  0.205859228968620f, -0.404328078031540f, 0.205549195408821f, -0.404102355241776f,
+  0.205239340662956f, -0.403876423835754f, 0.204929664731026f, -0.403650224208832f,
+  0.204620152711868f, -0.403423786163330f, 0.204310819506645f, -0.403197109699249f,
+  0.204001650214195f, -0.402970194816589f, 0.203692659735680f, -0.402743041515350f,
+  0.203383848071098f, -0.402515679597855f, 0.203075215220451f, -0.402288049459457f,
+  0.202766746282578f, -0.402060180902481f, 0.202458456158638f, -0.401832103729248f,
+  0.202150344848633f, -0.401603758335114f, 0.201842412352562f, -0.401375204324722f,
+  0.201534643769264f, -0.401146411895752f, 0.201227053999901f, -0.400917351245880f,
+  0.200919643044472f, -0.400688081979752f, 0.200612410902977f, -0.400458574295044f,
+  0.200305357575417f, -0.400228828191757f, 0.199998468160629f, -0.399998843669891f,
+  0.199691757559776f, -0.399768620729446f, 0.199385225772858f, -0.399538189172745f,
+  0.199078872799873f, -0.399307489395142f, 0.198772698640823f, -0.399076581001282f,
+  0.198466703295708f, -0.398845434188843f, 0.198160871863365f, -0.398614019155502f,
+  0.197855234146118f, -0.398382395505905f, 0.197549775242805f, -0.398150533437729f,
+  0.197244480252266f, -0.397918462753296f, 0.196939364075661f, -0.397686123847961f,
+  0.196634441614151f, -0.397453576326370f, 0.196329683065414f, -0.397220760583878f,
+  0.196025103330612f, -0.396987736225128f, 0.195720717310905f, -0.396754473447800f,
+  0.195416495203972f, -0.396520972251892f, 0.195112451910973f, -0.396287262439728f,
+  0.194808602333069f, -0.396053284406662f, 0.194504916667938f, -0.395819097757339f,
+  0.194201424717903f, -0.395584672689438f, 0.193898096680641f, -0.395350009202957f,
+  0.193594962358475f, -0.395115107297897f, 0.193292006850243f, -0.394879996776581f,
+  0.192989215254784f, -0.394644618034363f, 0.192686617374420f, -0.394409030675888f,
+  0.192384198307991f, -0.394173204898834f, 0.192081972956657f, -0.393937170505524f,
+  0.191779911518097f, -0.393700867891312f, 0.191478043794632f, -0.393464356660843f,
+  0.191176339983940f, -0.393227607011795f, 0.190874829888344f, -0.392990618944168f,
+  0.190573498606682f, -0.392753422260284f, 0.190272361040115f, -0.392515957355499f,
+  0.189971387386322f, -0.392278283834457f, 0.189670607447624f, -0.392040401697159f,
+  0.189370006322861f, -0.391802251338959f, 0.189069598913193f, -0.391563892364502f,
+  0.188769355416298f, -0.391325294971466f, 0.188469305634499f, -0.391086459159851f,
+  0.188169434666634f, -0.390847414731979f, 0.187869757413864f, -0.390608131885529f,
+  0.187570258975029f, -0.390368610620499f, 0.187270939350128f, -0.390128880739212f,
+  0.186971798539162f, -0.389888882637024f, 0.186672851443291f, -0.389648675918579f,
+  0.186374098062515f, -0.389408260583878f, 0.186075508594513f, -0.389167606830597f,
+  0.185777112841606f, -0.388926714658737f, 0.185478910803795f, -0.388685584068298f,
+  0.185180887579918f, -0.388444244861603f, 0.184883043169975f, -0.388202667236328f,
+  0.184585392475128f, -0.387960851192474f, 0.184287920594215f, -0.387718826532364f,
+  0.183990627527237f, -0.387476563453674f, 0.183693528175354f, -0.387234061956406f,
+  0.183396622538567f, -0.386991351842880f, 0.183099895715714f, -0.386748403310776f,
+  0.182803362607956f, -0.386505216360092f, 0.182507008314133f, -0.386261820793152f,
+  0.182210832834244f, -0.386018186807632f, 0.181914865970612f, -0.385774344205856f,
+  0.181619063019753f, -0.385530263185501f, 0.181323468685150f, -0.385285943746567f,
+  0.181028053164482f, -0.385041415691376f, 0.180732816457748f, -0.384796649217606f,
+  0.180437773466110f, -0.384551674127579f, 0.180142924189568f, -0.384306460618973f,
+  0.179848253726959f, -0.384061008691788f, 0.179553776979446f, -0.383815348148346f,
+  0.179259493947029f, -0.383569449186325f, 0.178965389728546f, -0.383323341608047f,
+  0.178671479225159f, -0.383076995611191f, 0.178377762436867f, -0.382830440998077f,
+  0.178084224462509f, -0.382583618164063f, 0.177790880203247f, -0.382336616516113f,
+  0.177497729659081f, -0.382089376449585f, 0.177204772830009f, -0.381841897964478f,
+  0.176911994814873f, -0.381594210863113f, 0.176619410514832f, -0.381346285343170f,
+  0.176327019929886f, -0.381098151206970f, 0.176034808158875f, -0.380849778652191f,
+  0.175742805004120f, -0.380601197481155f, 0.175450980663300f, -0.380352377891541f,
+  0.175159350037575f, -0.380103349685669f, 0.174867913126946f, -0.379854083061218f,
+  0.174576655030251f, -0.379604607820511f, 0.174285605549812f, -0.379354894161224f,
+  0.173994734883308f, -0.379104942083359f, 0.173704057931900f, -0.378854811191559f,
+  0.173413574695587f, -0.378604412078857f, 0.173123285174370f, -0.378353834152222f,
+  0.172833189368248f, -0.378102988004684f, 0.172543287277222f, -0.377851963043213f,
+  0.172253578901291f, -0.377600699663162f, 0.171964049339294f, -0.377349197864532f,
+  0.171674728393555f, -0.377097487449646f, 0.171385586261749f, -0.376845568418503f,
+  0.171096652746201f, -0.376593410968781f, 0.170807912945747f, -0.376341015100479f,
+  0.170519351959229f, -0.376088410615921f, 0.170230999588966f, -0.375835597515106f,
+  0.169942826032639f, -0.375582575798035f, 0.169654861092567f, -0.375329315662384f,
+  0.169367074966431f, -0.375075817108154f, 0.169079497456551f, -0.374822109937668f,
+  0.168792113661766f, -0.374568194150925f, 0.168504923582077f, -0.374314039945602f,
+  0.168217927217484f, -0.374059677124023f, 0.167931124567986f, -0.373805105686188f,
+  0.167644515633583f, -0.373550295829773f, 0.167358100414276f, -0.373295277357101f,
+  0.167071878910065f, -0.373040050268173f, 0.166785866022110f, -0.372784584760666f,
+  0.166500031948090f, -0.372528880834579f, 0.166214406490326f, -0.372272998094559f,
+  0.165928974747658f, -0.372016876935959f, 0.165643751621246f, -0.371760547161102f,
+  0.165358707308769f, -0.371503978967667f, 0.165073871612549f, -0.371247202157974f,
+  0.164789214730263f, -0.370990216732025f, 0.164504766464233f, -0.370732992887497f,
+  0.164220526814461f, -0.370475560426712f, 0.163936465978622f, -0.370217919349670f,
+  0.163652613759041f, -0.369960039854050f, 0.163368955254555f, -0.369701951742172f,
+  0.163085505366325f, -0.369443655014038f, 0.162802234292030f, -0.369185149669647f,
+  0.162519171833992f, -0.368926405906677f, 0.162236317992210f, -0.368667453527451f,
+  0.161953642964363f, -0.368408292531967f, 0.161671176552773f, -0.368148893117905f,
+  0.161388918757439f, -0.367889285087585f, 0.161106839776039f, -0.367629468441010f,
+  0.160824984312058f, -0.367369443178177f, 0.160543307662010f, -0.367109179496765f,
+  0.160261839628220f, -0.366848707199097f, 0.159980565309525f, -0.366588026285172f,
+  0.159699499607086f, -0.366327136754990f, 0.159418627619743f, -0.366066008806229f,
+  0.159137964248657f, -0.365804702043533f, 0.158857494592667f, -0.365543156862259f,
+  0.158577233552933f, -0.365281373262405f, 0.158297166228294f, -0.365019410848618f,
+  0.158017292618752f, -0.364757210016251f, 0.157737627625465f, -0.364494800567627f,
+  0.157458171248436f, -0.364232182502747f, 0.157178908586502f, -0.363969355821610f,
+  0.156899839639664f, -0.363706320524216f, 0.156620979309082f, -0.363443046808243f,
+  0.156342327594757f, -0.363179564476013f, 0.156063869595528f, -0.362915903329849f,
+  0.155785620212555f, -0.362651973962784f, 0.155507579445839f, -0.362387865781784f,
+  0.155229732394218f, -0.362123548984528f, 0.154952079057693f, -0.361858993768692f,
+  0.154674649238586f, -0.361594229936600f, 0.154397398233414f, -0.361329287290573f,
+  0.154120370745659f, -0.361064106225967f, 0.153843536973000f, -0.360798716545105f,
+  0.153566911816597f, -0.360533088445663f, 0.153290495276451f, -0.360267281532288f,
+  0.153014272451401f, -0.360001266002655f, 0.152738258242607f, -0.359735012054443f,
+  0.152462437748909f, -0.359468549489975f, 0.152186840772629f, -0.359201908111572f,
+  0.151911437511444f, -0.358935028314590f, 0.151636242866516f, -0.358667939901352f,
+  0.151361241936684f, -0.358400642871857f, 0.151086464524269f, -0.358133137226105f,
+  0.150811880826950f, -0.357865422964096f, 0.150537505745888f, -0.357597470283508f,
+  0.150263324379921f, -0.357329338788986f, 0.149989366531372f, -0.357060998678207f,
+  0.149715602397919f, -0.356792420148849f, 0.149442046880722f, -0.356523662805557f,
+  0.149168699979782f, -0.356254696846008f, 0.148895561695099f, -0.355985492467880f,
+  0.148622632026672f, -0.355716109275818f, 0.148349896073341f, -0.355446487665176f,
+  0.148077383637428f, -0.355176687240601f, 0.147805064916611f, -0.354906648397446f,
+  0.147532954812050f, -0.354636400938034f, 0.147261068224907f, -0.354365974664688f,
+  0.146989375352860f, -0.354095309972763f, 0.146717891097069f, -0.353824466466904f,
+  0.146446615457535f, -0.353553384542465f, 0.146175548434258f, -0.353282123804092f,
+  0.145904675126076f, -0.353010624647141f, 0.145634025335312f, -0.352738946676254f,
+  0.145363584160805f, -0.352467030286789f, 0.145093351602554f, -0.352194935083389f,
+  0.144823327660561f, -0.351922631263733f, 0.144553512334824f, -0.351650089025497f,
+  0.144283905625343f, -0.351377367973328f, 0.144014507532120f, -0.351104438304901f,
+  0.143745318055153f, -0.350831300020218f, 0.143476337194443f, -0.350557953119278f,
+  0.143207564949989f, -0.350284397602081f, 0.142939001321793f, -0.350010633468628f,
+  0.142670661211014f, -0.349736660718918f, 0.142402514815331f, -0.349462509155273f,
+  0.142134591937065f, -0.349188119173050f, 0.141866862773895f, -0.348913550376892f,
+  0.141599357128143f, -0.348638743162155f, 0.141332060098648f, -0.348363757133484f,
+  0.141064971685410f, -0.348088562488556f, 0.140798106789589f, -0.347813159227371f,
+  0.140531435608864f, -0.347537547349930f, 0.140264987945557f, -0.347261756658554f,
+  0.139998748898506f, -0.346985727548599f, 0.139732718467712f, -0.346709519624710f,
+  0.139466896653175f, -0.346433073282242f, 0.139201298356056f, -0.346156448125839f,
+  0.138935908675194f, -0.345879614353180f, 0.138670727610588f, -0.345602601766586f,
+  0.138405755162239f, -0.345325350761414f, 0.138141006231308f, -0.345047920942307f,
+  0.137876465916634f, -0.344770282506943f, 0.137612134218216f, -0.344492435455322f,
+  0.137348011136055f, -0.344214379787445f, 0.137084111571312f, -0.343936115503311f,
+  0.136820420622826f, -0.343657672405243f, 0.136556953191757f, -0.343379020690918f,
+  0.136293679475784f, -0.343100160360336f, 0.136030644178391f, -0.342821091413498f,
+  0.135767802596092f, -0.342541843652725f, 0.135505184531212f, -0.342262357473373f,
+  0.135242775082588f, -0.341982692480087f, 0.134980589151382f, -0.341702848672867f,
+  0.134718611836433f, -0.341422766447067f, 0.134456858038902f, -0.341142505407333f,
+  0.134195312857628f, -0.340862035751343f, 0.133933976292610f, -0.340581357479095f,
+  0.133672863245010f, -0.340300500392914f, 0.133411958813667f, -0.340019434690475f,
+  0.133151277899742f, -0.339738160371780f, 0.132890805602074f, -0.339456677436829f,
+  0.132630556821823f, -0.339175015687943f, 0.132370531558990f, -0.338893145322800f,
+  0.132110700011253f, -0.338611096143723f, 0.131851106882095f, -0.338328808546066f,
+  0.131591722369194f, -0.338046342134476f, 0.131332546472549f, -0.337763696908951f,
+  0.131073594093323f, -0.337480813264847f, 0.130814850330353f, -0.337197750806808f,
+  0.130556344985962f, -0.336914509534836f, 0.130298033356667f, -0.336631029844284f,
+  0.130039945244789f, -0.336347371339798f, 0.129782080650330f, -0.336063534021378f,
+  0.129524439573288f, -0.335779488086700f, 0.129267007112503f, -0.335495233535767f,
+  0.129009798169136f, -0.335210770368576f, 0.128752797842026f, -0.334926128387451f,
+  0.128496021032333f, -0.334641307592392f, 0.128239467740059f, -0.334356248378754f,
+  0.127983123064041f, -0.334071010351181f, 0.127727001905441f, -0.333785593509674f,
+  0.127471104264259f, -0.333499968051910f, 0.127215430140495f, -0.333214133977890f,
+  0.126959964632988f, -0.332928121089935f, 0.126704722642899f, -0.332641899585724f,
+  0.126449704170227f, -0.332355499267578f, 0.126194894313812f, -0.332068890333176f,
+  0.125940307974815f, -0.331782072782516f, 0.125685945153236f, -0.331495076417923f,
+  0.125431805849075f, -0.331207901239395f, 0.125177875161171f, -0.330920487642288f,
+  0.124924175441265f, -0.330632925033569f, 0.124670691788197f, -0.330345153808594f,
+  0.124417431652546f, -0.330057173967361f, 0.124164395034313f, -0.329769015312195f,
+  0.123911574482918f, -0.329480648040771f, 0.123658977448940f, -0.329192101955414f,
+  0.123406603932381f, -0.328903347253799f, 0.123154446482658f, -0.328614413738251f,
+  0.122902512550354f, -0.328325271606445f, 0.122650802135468f, -0.328035950660706f,
+  0.122399315237999f, -0.327746421098709f, 0.122148044407368f, -0.327456712722778f,
+  0.121896997094154f, -0.327166795730591f, 0.121646173298359f, -0.326876699924469f,
+  0.121395580470562f, -0.326586425304413f, 0.121145196259022f, -0.326295942068100f,
+  0.120895043015480f, -0.326005280017853f, 0.120645113289356f, -0.325714409351349f,
+  0.120395407080650f, -0.325423330068588f, 0.120145916938782f, -0.325132101774216f,
+  0.119896657764912f, -0.324840664863586f, 0.119647622108459f, -0.324549019336700f,
+  0.119398809969425f, -0.324257194995880f, 0.119150213897228f, -0.323965191841125f,
+  0.118901848793030f, -0.323672980070114f, 0.118653707206249f, -0.323380589485168f,
+  0.118405789136887f, -0.323088020086288f, 0.118158094584942f, -0.322795242071152f,
+  0.117910631000996f, -0.322502255439758f, 0.117663383483887f, -0.322209119796753f,
+  0.117416366934776f, -0.321915775537491f, 0.117169573903084f, -0.321622252464294f,
+  0.116923004388809f, -0.321328520774841f, 0.116676658391953f, -0.321034610271454f,
+  0.116430543363094f, -0.320740520954132f, 0.116184651851654f, -0.320446223020554f,
+  0.115938983857632f, -0.320151746273041f, 0.115693546831608f, -0.319857090711594f,
+  0.115448333323002f, -0.319562226533890f, 0.115203343331814f, -0.319267183542252f,
+  0.114958584308624f, -0.318971961736679f, 0.114714048802853f, -0.318676531314850f,
+  0.114469736814499f, -0.318380922079086f, 0.114225655794144f, -0.318085134029388f,
+  0.113981798291206f, -0.317789167165756f, 0.113738171756268f, -0.317492991685867f,
+  0.113494776189327f, -0.317196637392044f, 0.113251596689224f, -0.316900104284287f,
+  0.113008655607700f, -0.316603392362595f, 0.112765938043594f, -0.316306471824646f,
+  0.112523443996906f, -0.316009372472763f, 0.112281180918217f, -0.315712094306946f,
+  0.112039148807526f, -0.315414607524872f, 0.111797347664833f, -0.315116971731186f,
+  0.111555770039558f, -0.314819127321243f, 0.111314415931702f, -0.314521104097366f,
+  0.111073300242424f, -0.314222872257233f, 0.110832408070564f, -0.313924491405487f,
+  0.110591746866703f, -0.313625901937485f, 0.110351309180260f, -0.313327133655548f,
+  0.110111102461815f, -0.313028186559677f, 0.109871134161949f, -0.312729060649872f,
+  0.109631389379501f, -0.312429755926132f, 0.109391868114471f, -0.312130242586136f,
+  0.109152585268021f, -0.311830550432205f, 0.108913525938988f, -0.311530679464340f,
+  0.108674705028534f, -0.311230629682541f, 0.108436107635498f, -0.310930401086807f,
+  0.108197741210461f, -0.310629993677139f, 0.107959605753422f, -0.310329377651215f,
+  0.107721701264381f, -0.310028612613678f, 0.107484027743340f, -0.309727638959885f,
+  0.107246585190296f, -0.309426486492157f, 0.107009373605251f, -0.309125155210495f,
+  0.106772392988205f, -0.308823645114899f, 0.106535643339157f, -0.308521956205368f,
+  0.106299124658108f, -0.308220088481903f, 0.106062836945057f, -0.307918041944504f,
+  0.105826787650585f, -0.307615786790848f, 0.105590961873531f, -0.307313382625580f,
+  0.105355374515057f, -0.307010769844055f, 0.105120018124580f, -0.306708008050919f,
+  0.104884892702103f, -0.306405037641525f, 0.104649998247623f, -0.306101888418198f,
+  0.104415334761143f, -0.305798590183258f, 0.104180909693241f, -0.305495083332062f,
+  0.103946708142757f, -0.305191397666931f, 0.103712752461433f, -0.304887533187866f,
+  0.103479020297527f, -0.304583519697189f, 0.103245526552200f, -0.304279297590256f,
+  0.103012263774872f, -0.303974896669388f, 0.102779231965542f, -0.303670316934586f,
+  0.102546438574791f, -0.303365558385849f, 0.102313876152039f, -0.303060621023178f,
+  0.102081544697285f, -0.302755534648895f, 0.101849451661110f, -0.302450239658356f,
+  0.101617597043514f, -0.302144765853882f, 0.101385973393917f, -0.301839113235474f,
+  0.101154580712318f, -0.301533311605453f, 0.100923426449299f, -0.301227301359177f,
+  0.100692503154278f, -0.300921112298965f, 0.100461818277836f, -0.300614774227142f,
+  0.100231364369392f, -0.300308227539063f, 0.100001148879528f, -0.300001531839371f,
+  0.099771171808243f, -0.299694657325745f, 0.099541425704956f, -0.299387603998184f,
+  0.099311910569668f, -0.299080342054367f, 0.099082641303539f, -0.298772931098938f,
+  0.098853603005409f, -0.298465341329575f, 0.098624803125858f, -0.298157602548599f,
+  0.098396234214306f, -0.297849655151367f, 0.098167903721333f, -0.297541528940201f,
+  0.097939811646938f, -0.297233253717422f, 0.097711957991123f, -0.296924799680710f,
+  0.097484335303307f, -0.296616137027740f, 0.097256951034069f, -0.296307325363159f,
+  0.097029805183411f, -0.295998334884644f, 0.096802897751331f, -0.295689195394516f,
+  0.096576221287251f, -0.295379847288132f, 0.096349790692329f, -0.295070350170136f,
+  0.096123591065407f, -0.294760644435883f, 0.095897629857063f, -0.294450789690018f,
+  0.095671907067299f, -0.294140785932541f, 0.095446422696114f, -0.293830573558807f,
+  0.095221176743507f, -0.293520182371140f, 0.094996169209480f, -0.293209642171860f,
+  0.094771400094032f, -0.292898923158646f, 0.094546869397163f, -0.292588025331497f,
+  0.094322577118874f, -0.292276978492737f, 0.094098523259163f, -0.291965723037720f,
+  0.093874707818031f, -0.291654318571091f, 0.093651130795479f, -0.291342735290527f,
+  0.093427792191505f, -0.291031002998352f, 0.093204692006111f, -0.290719062089920f,
+  0.092981837689877f, -0.290406972169876f, 0.092759214341640f, -0.290094703435898f,
+  0.092536836862564f, -0.289782285690308f, 0.092314697802067f, -0.289469659328461f,
+  0.092092797160149f, -0.289156883955002f, 0.091871134936810f, -0.288843959569931f,
+  0.091649711132050f, -0.288530826568604f, 0.091428533196449f, -0.288217544555664f,
+  0.091207593679428f, -0.287904083728790f, 0.090986892580986f, -0.287590473890305f,
+  0.090766437351704f, -0.287276685237885f, 0.090546220541000f, -0.286962717771530f,
+  0.090326242148876f, -0.286648571491241f, 0.090106502175331f, -0.286334276199341f,
+  0.089887008070946f, -0.286019802093506f, 0.089667752385139f, -0.285705178976059f,
+  0.089448742568493f, -0.285390377044678f, 0.089229971170425f, -0.285075396299362f,
+  0.089011445641518f, -0.284760266542435f, 0.088793158531189f, -0.284444957971573f,
+  0.088575109839439f, -0.284129470586777f, 0.088357307016850f, -0.283813834190369f,
+  0.088139742612839f, -0.283498018980026f, 0.087922424077988f, -0.283182054758072f,
+  0.087705351412296f, -0.282865911722183f, 0.087488517165184f, -0.282549589872360f,
+  0.087271921336651f, -0.282233119010925f, 0.087055571377277f, -0.281916469335556f,
+  0.086839467287064f, -0.281599670648575f, 0.086623609066010f, -0.281282693147659f,
+  0.086407989263535f, -0.280965566635132f, 0.086192607879639f, -0.280648261308670f,
+  0.085977479815483f, -0.280330777168274f, 0.085762590169907f, -0.280013144016266f,
+  0.085547938942909f, -0.279695361852646f, 0.085333541035652f, -0.279377400875092f,
+  0.085119381546974f, -0.279059261083603f, 0.084905467927456f, -0.278740972280502f,
+  0.084691800177097f, -0.278422504663467f, 0.084478378295898f, -0.278103888034821f,
+  0.084265194833279f, -0.277785122394562f, 0.084052257239819f, -0.277466177940369f,
+  0.083839565515518f, -0.277147054672241f, 0.083627119660378f, -0.276827782392502f,
+  0.083414919674397f, -0.276508361101151f, 0.083202958106995f, -0.276188760995865f,
+  0.082991249859333f, -0.275868982076645f, 0.082779780030251f, -0.275549083948135f,
+  0.082568563520908f, -0.275228977203369f, 0.082357585430145f, -0.274908751249313f,
+  0.082146860659122f, -0.274588316679001f, 0.081936374306679f, -0.274267762899399f,
+  0.081726133823395f, -0.273947030305862f, 0.081516146659851f, -0.273626148700714f,
+  0.081306397914886f, -0.273305088281631f, 0.081096902489662f, -0.272983878850937f,
+  0.080887645483017f, -0.272662490606308f, 0.080678641796112f, -0.272340953350067f,
+  0.080469883978367f, -0.272019267082214f, 0.080261372029781f, -0.271697402000427f,
+  0.080053105950356f, -0.271375387907028f, 0.079845085740089f, -0.271053224802017f,
+  0.079637311398983f, -0.270730882883072f, 0.079429790377617f, -0.270408391952515f,
+  0.079222507774830f, -0.270085722208023f, 0.079015478491783f, -0.269762933254242f,
+  0.078808702528477f, -0.269439965486526f, 0.078602164983749f, -0.269116818904877f,
+  0.078395880758762f, -0.268793523311615f, 0.078189842402935f, -0.268470078706741f,
+  0.077984049916267f, -0.268146485090256f, 0.077778510749340f, -0.267822742462158f,
+  0.077573217451572f, -0.267498821020126f, 0.077368170022964f, -0.267174720764160f,
+  0.077163375914097f, -0.266850501298904f, 0.076958827674389f, -0.266526103019714f,
+  0.076754532754421f, -0.266201555728912f, 0.076550483703613f, -0.265876859426498f,
+  0.076346680521965f, -0.265552014112473f, 0.076143130660057f, -0.265226989984512f,
+  0.075939826667309f, -0.264901816844940f, 0.075736775994301f, -0.264576494693756f,
+  0.075533971190453f, -0.264250993728638f, 0.075331419706345f, -0.263925373554230f,
+  0.075129114091396f, -0.263599574565887f, 0.074927061796188f, -0.263273626565933f,
+  0.074725262820721f, -0.262947499752045f, 0.074523709714413f, -0.262621253728867f,
+  0.074322402477264f, -0.262294828891754f, 0.074121348559856f, -0.261968284845352f,
+  0.073920547962189f, -0.261641561985016f, 0.073720000684261f, -0.261314690113068f,
+  0.073519699275494f, -0.260987639427185f, 0.073319651186466f, -0.260660469532013f,
+  0.073119848966599f, -0.260333120822906f, 0.072920300066471f, -0.260005623102188f,
+  0.072721004486084f, -0.259678006172180f, 0.072521962225437f, -0.259350210428238f,
+  0.072323165833950f, -0.259022265672684f, 0.072124622762203f, -0.258694142103195f,
+  0.071926333010197f, -0.258365899324417f, 0.071728296577930f, -0.258037507534027f,
+  0.071530513465405f, -0.257708936929703f, 0.071332976222038f, -0.257380217313766f,
+  0.071135692298412f, -0.257051378488541f, 0.070938661694527f, -0.256722360849380f,
+  0.070741884410381f, -0.256393194198608f, 0.070545360445976f, -0.256063878536224f,
+  0.070349089801311f, -0.255734413862228f, 0.070153072476387f, -0.255404800176620f,
+  0.069957308471203f, -0.255075037479401f, 0.069761790335178f, -0.254745125770569f,
+  0.069566532969475f, -0.254415065050125f, 0.069371521472931f, -0.254084855318069f,
+  0.069176770746708f, -0.253754496574402f, 0.068982265889645f, -0.253423988819122f,
+  0.068788021802902f, -0.253093332052231f, 0.068594031035900f, -0.252762526273727f,
+  0.068400286138058f, -0.252431541681290f, 0.068206802010536f, -0.252100437879562f,
+  0.068013571202755f, -0.251769185066223f, 0.067820593714714f, -0.251437783241272f,
+  0.067627869546413f, -0.251106232404709f, 0.067435398697853f, -0.250774532556534f,
+  0.067243188619614f, -0.250442683696747f, 0.067051224410534f, -0.250110685825348f,
+  0.066859520971775f, -0.249778553843498f, 0.066668070852757f, -0.249446272850037f,
+  0.066476874053478f, -0.249113827943802f, 0.066285938024521f, -0.248781248927116f,
+  0.066095255315304f, -0.248448520898819f, 0.065904818475246f, -0.248115643858910f,
+  0.065714649856091f, -0.247782632708550f, 0.065524727106094f, -0.247449472546577f,
+  0.065335065126419f, -0.247116148471832f, 0.065145656466484f, -0.246782705187798f,
+  0.064956501126289f, -0.246449097990990f, 0.064767606556416f, -0.246115356683731f,
+  0.064578965306282f, -0.245781451463699f, 0.064390584826469f, -0.245447427034378f,
+  0.064202457666397f, -0.245113238692284f, 0.064014583826065f, -0.244778916239738f,
+  0.063826970756054f, -0.244444444775581f, 0.063639611005783f, -0.244109839200974f,
+  0.063452512025833f, -0.243775084614754f, 0.063265666365623f, -0.243440181016922f,
+  0.063079081475735f, -0.243105143308640f, 0.062892749905586f, -0.242769956588745f,
+  0.062706671655178f, -0.242434620857239f, 0.062520854175091f, -0.242099151015282f,
+  0.062335297465324f, -0.241763532161713f, 0.062149997800589f, -0.241427779197693f,
+  0.061964951455593f, -0.241091892123222f, 0.061780165880919f, -0.240755841135979f,
+  0.061595637351274f, -0.240419670939446f, 0.061411365866661f, -0.240083336830139f,
+  0.061227355152369f, -0.239746883511543f, 0.061043601483107f, -0.239410281181335f,
+  0.060860104858875f, -0.239073529839516f, 0.060676865279675f, -0.238736644387245f,
+  0.060493886470795f, -0.238399609923363f, 0.060311164706945f, -0.238062441349030f,
+  0.060128703713417f, -0.237725138664246f, 0.059946499764919f, -0.237387686967850f,
+  0.059764556586742f, -0.237050101161003f, 0.059582870453596f, -0.236712381243706f,
+  0.059401445090771f, -0.236374512314796f, 0.059220276772976f, -0.236036509275436f,
+  0.059039369225502f, -0.235698372125626f, 0.058858718723059f, -0.235360085964203f,
+  0.058678328990936f, -0.235021665692329f, 0.058498200029135f, -0.234683111310005f,
+  0.058318331837654f, -0.234344407916069f, 0.058138720691204f, -0.234005570411682f,
+  0.057959370315075f, -0.233666598796844f, 0.057780280709267f, -0.233327493071556f,
+  0.057601451873779f, -0.232988253235817f, 0.057422880083323f, -0.232648864388466f,
+  0.057244572788477f, -0.232309341430664f, 0.057066522538662f, -0.231969684362412f,
+  0.056888736784458f, -0.231629893183708f, 0.056711208075285f, -0.231289967894554f,
+  0.056533940136433f, -0.230949893593788f, 0.056356932967901f, -0.230609700083733f,
+  0.056180190294981f, -0.230269357562065f, 0.056003704667091f, -0.229928880929947f,
+  0.055827483534813f, -0.229588270187378f, 0.055651523172855f, -0.229247525334358f,
+  0.055475823581219f, -0.228906646370888f, 0.055300384759903f, -0.228565633296967f,
+  0.055125206708908f, -0.228224486112595f, 0.054950293153524f, -0.227883204817772f,
+  0.054775636643171f, -0.227541789412498f, 0.054601248353720f, -0.227200239896774f,
+  0.054427117109299f, -0.226858556270599f, 0.054253250360489f, -0.226516738533974f,
+  0.054079644382000f, -0.226174786686897f, 0.053906302899122f, -0.225832715630531f,
+  0.053733222186565f, -0.225490495562553f, 0.053560405969620f, -0.225148141384125f,
+  0.053387850522995f, -0.224805667996407f, 0.053215555846691f, -0.224463045597076f,
+  0.053043525665998f, -0.224120303988457f, 0.052871759980917f, -0.223777428269386f,
+  0.052700258791447f, -0.223434418439865f, 0.052529018372297f, -0.223091274499893f,
+  0.052358038723469f, -0.222748011350632f, 0.052187327295542f, -0.222404599189758f,
+  0.052016876637936f, -0.222061067819595f, 0.051846686750650f, -0.221717402338982f,
+  0.051676765084267f, -0.221373617649078f, 0.051507104188204f, -0.221029683947563f,
+  0.051337707787752f, -0.220685631036758f, 0.051168579608202f, -0.220341444015503f,
+  0.050999708473682f, -0.219997137784958f, 0.050831105560064f, -0.219652697443962f,
+  0.050662767142057f, -0.219308122992516f, 0.050494693219662f, -0.218963414430618f,
+  0.050326880067587f, -0.218618586659431f, 0.050159335136414f, -0.218273624777794f,
+  0.049992054700851f, -0.217928543686867f, 0.049825038760900f, -0.217583328485489f,
+  0.049658283591270f, -0.217237979173660f, 0.049491796642542f, -0.216892510652542f,
+  0.049325577914715f, -0.216546908020973f, 0.049159619957209f, -0.216201186180115f,
+  0.048993926495314f, -0.215855330228806f, 0.048828501254320f, -0.215509355068207f,
+  0.048663340508938f, -0.215163245797157f, 0.048498444259167f, -0.214817002415657f,
+  0.048333816230297f, -0.214470639824867f, 0.048169452697039f, -0.214124158024788f,
+  0.048005353659391f, -0.213777542114258f, 0.047841522842646f, -0.213430806994438f,
+  0.047677956521511f, -0.213083937764168f, 0.047514654695988f, -0.212736949324608f,
+  0.047351621091366f, -0.212389841675758f, 0.047188851982355f, -0.212042599916458f,
+  0.047026351094246f, -0.211695238947868f, 0.046864114701748f, -0.211347743868828f,
+  0.046702146530151f, -0.211000129580498f, 0.046540446579456f, -0.210652396082878f,
+  0.046379011124372f, -0.210304543375969f, 0.046217843890190f, -0.209956556558609f,
+  0.046056941151619f, -0.209608450531960f, 0.045896306633949f, -0.209260210394859f,
+  0.045735940337181f, -0.208911851048470f, 0.045575842261314f, -0.208563387393951f,
+  0.045416008681059f, -0.208214774727821f, 0.045256443321705f, -0.207866057753563f,
+  0.045097146183252f, -0.207517206668854f, 0.044938117265701f, -0.207168251276016f,
+  0.044779352843761f, -0.206819161772728f, 0.044620860368013f, -0.206469938158989f,
+  0.044462632387877f, -0.206120610237122f, 0.044304672628641f, -0.205771163105965f,
+  0.044146984815598f, -0.205421581864357f, 0.043989561498165f, -0.205071896314621f,
+  0.043832406401634f, -0.204722076654434f, 0.043675523251295f, -0.204372137784958f,
+  0.043518904596567f, -0.204022079706192f, 0.043362557888031f, -0.203671902418137f,
+  0.043206475675106f, -0.203321605920792f, 0.043050665408373f, -0.202971190214157f,
+  0.042895123362541f, -0.202620655298233f, 0.042739849537611f, -0.202270001173019f,
+  0.042584843933582f, -0.201919227838516f, 0.042430106550455f, -0.201568335294724f,
+  0.042275641113520f, -0.201217323541641f, 0.042121443897486f, -0.200866192579269f,
+  0.041967518627644f, -0.200514942407608f, 0.041813857853413f, -0.200163587927818f,
+  0.041660469025373f, -0.199812099337578f, 0.041507352143526f, -0.199460506439209f,
+  0.041354499757290f, -0.199108779430389f, 0.041201923042536f, -0.198756948113441f,
+  0.041049610823393f, -0.198404997587204f, 0.040897574275732f, -0.198052927851677f,
+  0.040745802223682f, -0.197700738906860f, 0.040594302117825f, -0.197348430752754f,
+  0.040443073958158f, -0.196996018290520f, 0.040292114019394f, -0.196643486618996f,
+  0.040141426026821f, -0.196290835738182f, 0.039991009980440f, -0.195938065648079f,
+  0.039840862154961f, -0.195585191249847f, 0.039690986275673f, -0.195232197642326f,
+  0.039541378617287f, -0.194879084825516f, 0.039392042905092f, -0.194525867700577f,
+  0.039242979139090f, -0.194172516465187f, 0.039094187319279f, -0.193819075822830f,
+  0.038945667445660f, -0.193465501070023f, 0.038797415792942f, -0.193111822009087f,
+  0.038649436086416f, -0.192758023738861f, 0.038501728326082f, -0.192404121160507f,
+  0.038354292511940f, -0.192050099372864f, 0.038207128643990f, -0.191695958375931f,
+  0.038060232996941f, -0.191341713070869f, 0.037913613021374f, -0.190987363457680f,
+  0.037767261266708f, -0.190632879734039f, 0.037621185183525f, -0.190278306603432f,
+  0.037475381046534f, -0.189923599362373f, 0.037329845130444f, -0.189568802714348f,
+  0.037184584885836f, -0.189213871955872f, 0.037039596587420f, -0.188858851790428f,
+  0.036894880235195f, -0.188503712415695f, 0.036750435829163f, -0.188148453831673f,
+  0.036606263369322f, -0.187793090939522f, 0.036462362855673f, -0.187437608838081f,
+  0.036318738013506f, -0.187082037329674f, 0.036175385117531f, -0.186726331710815f,
+  0.036032304167747f, -0.186370536684990f, 0.035889495164156f, -0.186014622449875f,
+  0.035746958106756f, -0.185658603906631f, 0.035604696720839f, -0.185302466154099f,
+  0.035462711006403f, -0.184946224093437f, 0.035320993512869f, -0.184589877724648f,
+  0.035179551690817f, -0.184233412146568f, 0.035038381814957f, -0.183876842260361f,
+  0.034897487610579f, -0.183520168066025f, 0.034756865352392f, -0.183163389563560f,
+  0.034616518765688f, -0.182806491851807f, 0.034476444125175f, -0.182449504733086f,
+  0.034336645156145f, -0.182092398405075f, 0.034197118133307f, -0.181735187768936f,
+  0.034057866781950f, -0.181377857923508f, 0.033918887376785f, -0.181020438671112f,
+  0.033780183643103f, -0.180662900209427f, 0.033641755580902f, -0.180305257439613f,
+  0.033503599464893f, -0.179947525262833f, 0.033365719020367f, -0.179589673876762f,
+  0.033228114247322f, -0.179231703281403f, 0.033090781420469f, -0.178873643279076f,
+  0.032953724265099f, -0.178515478968620f, 0.032816942781210f, -0.178157210350037f,
+  0.032680433243513f, -0.177798837423325f, 0.032544203102589f, -0.177440345287323f,
+  0.032408244907856f, -0.177081763744354f, 0.032272562384605f, -0.176723077893257f,
+  0.032137155532837f, -0.176364272832870f, 0.032002024352551f, -0.176005378365517f,
+  0.031867165118456f, -0.175646379590034f, 0.031732585281134f, -0.175287276506424f,
+  0.031598277390003f, -0.174928069114685f, 0.031464248895645f, -0.174568757414818f,
+  0.031330492347479f, -0.174209341406822f, 0.031197015196085f, -0.173849821090698f,
+  0.031063811853528f, -0.173490211367607f, 0.030930884182453f, -0.173130482435226f,
+  0.030798232182860f, -0.172770664095879f, 0.030665857717395f, -0.172410741448402f,
+  0.030533758923411f, -0.172050714492798f, 0.030401935800910f, -0.171690583229065f,
+  0.030270388349891f, -0.171330362558365f, 0.030139118432999f, -0.170970037579536f,
+  0.030008124187589f, -0.170609608292580f, 0.029877405613661f, -0.170249074697495f,
+  0.029746964573860f, -0.169888436794281f, 0.029616801068187f, -0.169527709484100f,
+  0.029486913233995f, -0.169166877865791f, 0.029357301071286f, -0.168805956840515f,
+  0.029227968305349f, -0.168444931507111f, 0.029098909348249f, -0.168083801865578f,
+  0.028970129787922f, -0.167722567915916f, 0.028841627761722f, -0.167361244559288f,
+  0.028713401407003f, -0.166999831795692f, 0.028585452586412f, -0.166638299822807f,
+  0.028457781299949f, -0.166276678442955f, 0.028330387547612f, -0.165914967656136f,
+  0.028203271329403f, -0.165553152561188f, 0.028076432645321f, -0.165191248059273f,
+  0.027949871495366f, -0.164829224348068f, 0.027823587879539f, -0.164467126131058f,
+  0.027697581797838f, -0.164104923605919f, 0.027571853250265f, -0.163742616772652f,
+  0.027446404099464f, -0.163380220532417f, 0.027321230620146f, -0.163017734885216f,
+  0.027196336537600f, -0.162655144929886f, 0.027071721851826f, -0.162292465567589f,
+  0.026947384700179f, -0.161929681897163f, 0.026823325082660f, -0.161566808819771f,
+  0.026699542999268f, -0.161203846335411f, 0.026576040312648f, -0.160840779542923f,
+  0.026452817022800f, -0.160477623343468f, 0.026329871267080f, -0.160114362835884f,
+  0.026207204908133f, -0.159751012921333f, 0.026084816083312f, -0.159387573599815f,
+  0.025962706655264f, -0.159024044871330f, 0.025840876623988f, -0.158660411834717f,
+  0.025719324126840f, -0.158296689391136f, 0.025598052889109f, -0.157932877540588f,
+  0.025477059185505f, -0.157568961381912f, 0.025356344878674f, -0.157204970717430f,
+  0.025235909968615f, -0.156840875744820f, 0.025115754455328f, -0.156476691365242f,
+  0.024995878338814f, -0.156112402677536f, 0.024876279756427f, -0.155748039484024f,
+  0.024756962433457f, -0.155383571982384f, 0.024637924507260f, -0.155019029974937f,
+  0.024519165977836f, -0.154654383659363f, 0.024400688707829f, -0.154289647936821f,
+  0.024282488971949f, -0.153924822807312f, 0.024164570495486f, -0.153559908270836f,
+  0.024046931415796f, -0.153194904327393f, 0.023929571732879f, -0.152829796075821f,
+  0.023812493309379f, -0.152464613318443f, 0.023695694282651f, -0.152099341154099f,
+  0.023579176515341f, -0.151733979582787f, 0.023462938144803f, -0.151368513703346f,
+  0.023346979171038f, -0.151002973318100f, 0.023231301456690f, -0.150637343525887f,
+  0.023115905001760f, -0.150271624326706f, 0.023000787943602f, -0.149905815720558f,
+  0.022885952144861f, -0.149539917707443f, 0.022771397605538f, -0.149173930287361f,
+  0.022657122462988f, -0.148807853460312f, 0.022543128579855f, -0.148441687226295f,
+  0.022429415956140f, -0.148075446486473f, 0.022315984591842f, -0.147709101438522f,
+  0.022202832624316f, -0.147342681884766f, 0.022089963778853f, -0.146976172924042f,
+  0.021977374330163f, -0.146609574556351f, 0.021865066140890f, -0.146242901682854f,
+  0.021753041073680f, -0.145876124501228f, 0.021641295403242f, -0.145509272813797f,
+  0.021529832854867f, -0.145142331719399f, 0.021418649703264f, -0.144775316119194f,
+  0.021307749673724f, -0.144408211112022f, 0.021197130903602f, -0.144041016697884f,
+  0.021086793392897f, -0.143673732876778f, 0.020976737141609f, -0.143306359648705f,
+  0.020866964012384f, -0.142938911914825f, 0.020757472142577f, -0.142571389675140f,
+  0.020648263394833f, -0.142203763127327f, 0.020539334043860f, -0.141836062073708f,
+  0.020430689677596f, -0.141468286514282f, 0.020322324708104f, -0.141100421547890f,
+  0.020214242860675f, -0.140732467174530f, 0.020106444135308f, -0.140364438295364f,
+  0.019998926669359f, -0.139996320009232f, 0.019891692325473f, -0.139628127217293f,
+  0.019784741103649f, -0.139259845018387f, 0.019678071141243f, -0.138891488313675f,
+  0.019571684300900f, -0.138523042201996f, 0.019465578719974f, -0.138154521584511f,
+  0.019359756261110f, -0.137785911560059f, 0.019254218786955f, -0.137417227029800f,
+  0.019148962572217f, -0.137048453092575f, 0.019043987616897f, -0.136679604649544f,
+  0.018939297646284f, -0.136310681700706f, 0.018834890797734f, -0.135941669344902f,
+  0.018730765208602f, -0.135572582483292f, 0.018626924604177f, -0.135203406214714f,
+  0.018523367121816f, -0.134834155440331f, 0.018420090898871f, -0.134464830160141f,
+  0.018317099660635f, -0.134095430374146f, 0.018214391544461f, -0.133725941181183f,
+  0.018111966550350f, -0.133356377482414f, 0.018009826540947f, -0.132986739277840f,
+  0.017907967790961f, -0.132617011666298f, 0.017806394025683f, -0.132247209548950f,
+  0.017705103382468f, -0.131877332925797f, 0.017604095861316f, -0.131507381796837f,
+  0.017503373324871f, -0.131137356162071f, 0.017402933910489f, -0.130767241120338f,
+  0.017302779480815f, -0.130397051572800f, 0.017202908173203f, -0.130026802420616f,
+  0.017103319987655f, -0.129656463861465f, 0.017004016786814f, -0.129286035895348f,
+  0.016904998570681f, -0.128915548324585f, 0.016806263476610f, -0.128544986248016f,
+  0.016707813367248f, -0.128174334764481f, 0.016609646379948f, -0.127803623676300f,
+  0.016511764377356f, -0.127432823181152f, 0.016414167359471f, -0.127061963081360f,
+  0.016316853463650f, -0.126691013574600f, 0.016219824552536f, -0.126320004463196f,
+  0.016123080626130f, -0.125948905944824f, 0.016026621684432f, -0.125577747821808f,
+  0.015930447727442f, -0.125206500291824f, 0.015834558755159f, -0.124835193157196f,
+  0.015738952904940f, -0.124463804066181f, 0.015643632039428f, -0.124092340469360f,
+  0.015548598021269f, -0.123720809817314f, 0.015453847125173f, -0.123349204659462f,
+  0.015359382145107f, -0.122977524995804f, 0.015265202149749f, -0.122605770826340f,
+  0.015171307139099f, -0.122233949601650f, 0.015077698044479f, -0.121862053871155f,
+  0.014984373003244f, -0.121490091085434f, 0.014891333878040f, -0.121118053793907f,
+  0.014798580668867f, -0.120745941996574f, 0.014706112444401f, -0.120373763144016f,
+  0.014613929204643f, -0.120001509785652f, 0.014522032812238f, -0.119629189372063f,
+  0.014430420473218f, -0.119256794452667f, 0.014339094981551f, -0.118884332478046f,
+  0.014248054474592f, -0.118511803448200f, 0.014157299883664f, -0.118139199912548f,
+  0.014066831208766f, -0.117766529321671f, 0.013976648449898f, -0.117393791675568f,
+  0.013886751607060f, -0.117020979523659f, 0.013797140680254f, -0.116648100316525f,
+  0.013707815669477f, -0.116275154054165f, 0.013618776574731f, -0.115902140736580f,
+  0.013530024327338f, -0.115529052913189f, 0.013441557064652f, -0.115155905485153f,
+  0.013353376649320f, -0.114782683551311f, 0.013265483081341f, -0.114409394562244f,
+  0.013177875429392f, -0.114036038517952f, 0.013090553693473f, -0.113662622869015f,
+  0.013003518804908f, -0.113289132714272f, 0.012916770763695f, -0.112915575504303f,
+  0.012830308638513f, -0.112541958689690f, 0.012744133360684f, -0.112168267369270f,
+  0.012658244930208f, -0.111794516444206f, 0.012572642415762f, -0.111420698463917f,
+  0.012487327679992f, -0.111046813428402f, 0.012402298860252f, -0.110672861337662f,
+  0.012317557819188f, -0.110298842191696f, 0.012233102694154f, -0.109924763441086f,
+  0.012148935347795f, -0.109550617635250f, 0.012065053917468f, -0.109176412224770f,
+  0.011981460265815f, -0.108802139759064f, 0.011898153461516f, -0.108427800238132f,
+  0.011815134435892f, -0.108053401112556f, 0.011732402257621f, -0.107678934931755f,
+  0.011649956926703f, -0.107304409146309f, 0.011567799374461f, -0.106929816305637f,
+  0.011485928669572f, -0.106555156409740f, 0.011404345743358f, -0.106180444359779f,
+  0.011323049664497f, -0.105805665254593f, 0.011242041364312f, -0.105430819094181f,
+  0.011161320842803f, -0.105055920779705f, 0.011080888099968f, -0.104680955410004f,
+  0.011000742204487f, -0.104305922985077f, 0.010920885019004f, -0.103930838406086f,
+  0.010841314680874f, -0.103555686771870f, 0.010762032121420f, -0.103180475533009f,
+  0.010683037340641f, -0.102805204689503f, 0.010604331269860f, -0.102429874241352f,
+  0.010525912046432f, -0.102054484188557f, 0.010447781533003f, -0.101679034531116f,
+  0.010369938798249f, -0.101303517818451f, 0.010292383842170f, -0.100927948951721f,
+  0.010215117596090f, -0.100552320480347f, 0.010138138197362f, -0.100176624953747f,
+  0.010061448439956f, -0.099800877273083f, 0.009985045529902f, -0.099425069987774f,
+  0.009908932261169f, -0.099049203097820f, 0.009833106771111f, -0.098673284053802f,
+  0.009757569059730f, -0.098297297954559f, 0.009682320058346f, -0.097921259701252f,
+  0.009607359766960f, -0.097545161843300f, 0.009532688185573f, -0.097169004380703f,
+  0.009458304382861f, -0.096792794764042f, 0.009384209290147f, -0.096416525542736f,
+  0.009310402907431f, -0.096040196716785f, 0.009236886166036f, -0.095663815736771f,
+  0.009163657203317f, -0.095287375152111f, 0.009090716950595f, -0.094910882413387f,
+  0.009018065407872f, -0.094534330070019f, 0.008945702575147f, -0.094157725572586f,
+  0.008873629383743f, -0.093781061470509f, 0.008801844902337f, -0.093404345214367f,
+  0.008730349130929f, -0.093027576804161f, 0.008659142069519f, -0.092650748789310f,
+  0.008588224649429f, -0.092273868620396f, 0.008517595939338f, -0.091896936297417f,
+  0.008447255939245f, -0.091519944369793f, 0.008377205580473f, -0.091142900288105f,
+  0.008307444863021f, -0.090765804052353f, 0.008237972855568f, -0.090388655662537f,
+  0.008168790489435f, -0.090011447668076f, 0.008099896833301f, -0.089634194970131f,
+  0.008031292818487f, -0.089256882667542f, 0.007962978444993f, -0.088879525661469f,
+  0.007894953712821f, -0.088502109050751f, 0.007827218621969f, -0.088124647736549f,
+  0.007759772241116f, -0.087747126817703f, 0.007692615967244f, -0.087369553744793f,
+  0.007625748869032f, -0.086991935968399f, 0.007559171877801f, -0.086614266037941f,
+  0.007492884527892f, -0.086236543953419f, 0.007426886819303f, -0.085858769714832f,
+  0.007361178752035f, -0.085480943322182f, 0.007295760791749f, -0.085103072226048f,
+  0.007230632472783f, -0.084725148975849f, 0.007165793795139f, -0.084347173571587f,
+  0.007101245224476f, -0.083969146013260f, 0.007036986760795f, -0.083591073751450f,
+  0.006973018404096f, -0.083212949335575f, 0.006909339688718f, -0.082834780216217f,
+  0.006845951545984f, -0.082456558942795f, 0.006782853044569f, -0.082078292965889f,
+  0.006720044650137f, -0.081699974834919f, 0.006657526828349f, -0.081321612000465f,
+  0.006595299113542f, -0.080943197011948f, 0.006533361505717f, -0.080564737319946f,
+  0.006471714470536f, -0.080186225473881f, 0.006410357542336f, -0.079807676374912f,
+  0.006349290721118f, -0.079429075121880f, 0.006288514938205f, -0.079050421714783f,
+  0.006228029262275f, -0.078671731054783f, 0.006167833693326f, -0.078292988240719f,
+  0.006107929162681f, -0.077914200723171f, 0.006048315204680f, -0.077535368502140f,
+  0.005988991353661f, -0.077156484127045f, 0.005929958540946f, -0.076777562499046f,
+  0.005871216300875f, -0.076398596167564f, 0.005812764633447f, -0.076019577682018f,
+  0.005754603538662f, -0.075640521943569f, 0.005696733482182f, -0.075261414051056f,
+  0.005639153998345f, -0.074882268905640f, 0.005581865552813f, -0.074503071606159f,
+  0.005524867679924f, -0.074123837053776f, 0.005468160845339f, -0.073744557797909f,
+  0.005411745049059f, -0.073365233838558f, 0.005355620291084f, -0.072985872626305f,
+  0.005299786105752f, -0.072606459259987f, 0.005244242958724f, -0.072227008640766f,
+  0.005188991315663f, -0.071847513318062f, 0.005134030245245f, -0.071467980742455f,
+  0.005079360678792f, -0.071088403463364f, 0.005024982150644f, -0.070708781480789f,
+  0.004970894660801f, -0.070329122245312f, 0.004917098674923f, -0.069949418306351f,
+  0.004863593727350f, -0.069569669663906f, 0.004810380283743f, -0.069189883768559f,
+  0.004757457878441f, -0.068810060620308f, 0.004704826977104f, -0.068430192768574f,
+  0.004652487114072f, -0.068050287663937f, 0.004600439220667f, -0.067670337855816f,
+  0.004548682365566f, -0.067290350794792f, 0.004497217014432f, -0.066910326480865f,
+  0.004446043167263f, -0.066530264914036f, 0.004395160824060f, -0.066150158643723f,
+  0.004344569984823f, -0.065770015120506f, 0.004294271115214f, -0.065389834344387f,
+  0.004244263283908f, -0.065009608864784f, 0.004194547422230f, -0.064629353582859f,
+  0.004145123064518f, -0.064249053597450f, 0.004095990676433f, -0.063868723809719f,
+  0.004047149792314f, -0.063488349318504f, 0.003998600877821f, -0.063107937574387f,
+  0.003950343467295f, -0.062727488577366f, 0.003902378026396f, -0.062347009778023f,
+  0.003854704322293f, -0.061966486275196f, 0.003807322587818f, -0.061585929244757f,
+  0.003760232590139f, -0.061205338686705f, 0.003713434794918f, -0.060824707150459f,
+  0.003666928736493f, -0.060444042086601f, 0.003620714880526f, -0.060063343495131f,
+  0.003574792761356f, -0.059682607650757f, 0.003529162844643f, -0.059301838278770f,
+  0.003483824897557f, -0.058921031653881f, 0.003438779152930f, -0.058540191501379f,
+  0.003394025377929f, -0.058159314095974f, 0.003349563805386f, -0.057778406888247f,
+  0.003305394435301f, -0.057397462427616f, 0.003261517267674f, -0.057016488164663f,
+  0.003217932302505f, -0.056635476648808f, 0.003174639539793f, -0.056254431605339f,
+  0.003131638979539f, -0.055873356759548f, 0.003088930854574f, -0.055492244660854f,
+  0.003046514932066f, -0.055111102759838f, 0.003004391444847f, -0.054729927331209f,
+  0.002962560392916f, -0.054348722100258f, 0.002921021543443f, -0.053967483341694f,
+  0.002879775362089f, -0.053586211055517f, 0.002838821383193f, -0.053204908967018f,
+  0.002798160072416f, -0.052823577076197f, 0.002757790964097f, -0.052442211657763f,
+  0.002717714523897f, -0.052060816437006f, 0.002677930751815f, -0.051679391413927f,
+  0.002638439415023f, -0.051297932863235f, 0.002599240746349f, -0.050916448235512f,
+  0.002560334512964f, -0.050534930080175f, 0.002521721180528f, -0.050153385847807f,
+  0.002483400283381f, -0.049771808087826f, 0.002445372054353f, -0.049390204250813f,
+  0.002407636726275f, -0.049008570611477f, 0.002370193833485f, -0.048626907169819f,
+  0.002333043841645f, -0.048245213925838f, 0.002296186750755f, -0.047863494604826f,
+  0.002259622327983f, -0.047481749206781f, 0.002223350573331f, -0.047099970281124f,
+  0.002187371719629f, -0.046718169003725f, 0.002151685766876f, -0.046336337924004f,
+  0.002116292715073f, -0.045954477041960f, 0.002081192564219f, -0.045572593808174f,
+  0.002046385314316f, -0.045190680772066f, 0.002011870965362f, -0.044808741658926f,
+  0.001977649517357f, -0.044426776468754f, 0.001943721086718f, -0.044044785201550f,
+  0.001910085673444f, -0.043662767857313f, 0.001876743277535f, -0.043280724436045f,
+  0.001843693898991f, -0.042898654937744f, 0.001810937537812f, -0.042516563087702f,
+  0.001778474310413f, -0.042134445160627f, 0.001746304216795f, -0.041752301156521f,
+  0.001714427140541f, -0.041370131075382f, 0.001682843198068f, -0.040987938642502f,
+  0.001651552389376f, -0.040605723857880f, 0.001620554830879f, -0.040223482996225f,
+  0.001589850406162f, -0.039841219782829f, 0.001559439115226f, -0.039458930492401f,
+  0.001529321074486f, -0.039076622575521f, 0.001499496400356f, -0.038694288581610f,
+  0.001469964860007f, -0.038311932235956f, 0.001440726569854f, -0.037929553538561f,
+  0.001411781646311f, -0.037547148764133f, 0.001383129972965f, -0.037164725363255f,
+  0.001354771666229f, -0.036782283335924f, 0.001326706726104f, -0.036399815231562f,
+  0.001298935036175f, -0.036017324775457f, 0.001271456829272f, -0.035634815692902f,
+  0.001244271872565f, -0.035252287983894f, 0.001217380515300f, -0.034869734197855f,
+  0.001190782408230f, -0.034487165510654f, 0.001164477784187f, -0.034104570746422f,
+  0.001138466643170f, -0.033721961081028f, 0.001112748985179f, -0.033339329063892f,
+  0.001087324810214f, -0.032956674695015f, 0.001062194118276f, -0.032574005424976f,
+  0.001037356909364f, -0.032191313803196f, 0.001012813183479f, -0.031808607280254f,
+  0.000988563057035f, -0.031425878405571f, 0.000964606530033f, -0.031043132767081f,
+  0.000940943544265f, -0.030660368502140f, 0.000917574157938f, -0.030277585610747f,
+  0.000894498312846f, -0.029894785955548f, 0.000871716125403f, -0.029511967673898f,
+  0.000849227537401f, -0.029129132628441f, 0.000827032607049f, -0.028746278956532f,
+  0.000805131276138f, -0.028363410383463f, 0.000783523661084f, -0.027980525046587f,
+  0.000762209703680f, -0.027597622945905f, 0.000741189462133f, -0.027214704081416f,
+  0.000720462878235f, -0.026831768453121f, 0.000700030010194f, -0.026448817923665f,
+  0.000679890916217f, -0.026065852493048f, 0.000660045538098f, -0.025682870298624f,
+  0.000640493875835f, -0.025299875065684f, 0.000621235987637f, -0.024916863068938f,
+  0.000602271873504f, -0.024533838033676f, 0.000583601591643f, -0.024150796234608f,
+  0.000565225025639f, -0.023767741397023f, 0.000547142291907f, -0.023384673520923f,
+  0.000529353390448f, -0.023001590743661f, 0.000511858321261f, -0.022618494927883f,
+  0.000494657084346f, -0.022235386073589f, 0.000477749679703f, -0.021852264180779f,
+  0.000461136136437f, -0.021469129249454f, 0.000444816454547f, -0.021085981279612f,
+  0.000428790634032f, -0.020702820271254f, 0.000413058703998f, -0.020319648087025f,
+  0.000397620693548f, -0.019936462864280f, 0.000382476573577f, -0.019553268328309f,
+  0.000367626344087f, -0.019170060753822f, 0.000353070063284f, -0.018786842003465f,
+  0.000338807702065f, -0.018403612077236f, 0.000324839289533f, -0.018020370975137f,
+  0.000311164796585f, -0.017637118697166f, 0.000297784281429f, -0.017253857105970f,
+  0.000284697714960f, -0.016870586201549f, 0.000271905126283f, -0.016487304121256f,
+  0.000259406515397f, -0.016104012727737f, 0.000247201882303f, -0.015720712020993f,
+  0.000235291256104f, -0.015337402001023f, 0.000223674607696f, -0.014954082667828f,
+  0.000212351980736f, -0.014570754021406f, 0.000201323360670f, -0.014187417924404f,
+  0.000190588747500f, -0.013804072514176f, 0.000180148170330f, -0.013420719653368f,
+  0.000170001629158f, -0.013037359341979f, 0.000160149123985f, -0.012653990648687f,
+  0.000150590654812f, -0.012270614504814f, 0.000141326236189f, -0.011887230910361f,
+  0.000132355868118f, -0.011503840796649f, 0.000123679565149f, -0.011120444163680f,
+  0.000115297327284f, -0.010737040080130f, 0.000107209154521f, -0.010353630408645f,
+  0.000099415054137f, -0.009970214217901f, 0.000091915040684f, -0.009586792439222f,
+  0.000084709099610f, -0.009203365072608f, 0.000077797252743f, -0.008819932118058f,
+  0.000071179500083f, -0.008436493575573f, 0.000064855834353f, -0.008053051307797f,
+  0.000058826273744f, -0.007669602986425f, 0.000053090810979f, -0.007286150939763f,
+  0.000047649456974f, -0.006902694236487f, 0.000042502211727f, -0.006519233807921f,
+  0.000037649078877f, -0.006135769188404f, 0.000033090062061f, -0.005752300843596f,
+  0.000028825161280f, -0.005368829704821f, 0.000024854381991f, -0.004985354840755f,
+  0.000021177724193f, -0.004601877182722f, 0.000017795191525f, -0.004218397196382f,
+  0.000014706784896f, -0.003834914416075f, 0.000011912506125f, -0.003451429307461f,
+  0.000009412358850f, -0.003067942336202f, 0.000007206342616f, -0.002684453502297f,
+  0.000005294459243f, -0.002300963038579f, 0.000003676709639f, -0.001917471294291f,
+  0.000002353095169f, -0.001533978385851f, 0.000001323616516f, -0.001150484546088f,
+  0.000000588274133f, -0.000766990066040f, 0.000000147068562f, -0.000383495149435f,
+  0.000000000000000f, -0.000000000000023f, 0.000000147068562f, 0.000383495149435f,
+  0.000000588274133f, 0.000766990066040f, 0.000001323616516f, 0.001150484546088f,
+  0.000002353095169f, 0.001533978385851f, 0.000003676709639f, 0.001917471294291f,
+  0.000005294459243f, 0.002300963038579f, 0.000007206342616f, 0.002684453502297f,
+  0.000009412358850f, 0.003067942336202f, 0.000011912506125f, 0.003451429307461f,
+  0.000014706784896f, 0.003834914416075f, 0.000017795191525f, 0.004218397196382f,
+  0.000021177724193f, 0.004601877182722f, 0.000024854381991f, 0.004985354840755f,
+  0.000028825161280f, 0.005368829704821f, 0.000033090062061f, 0.005752300843596f,
+  0.000037649078877f, 0.006135769188404f, 0.000042502211727f, 0.006519233807921f,
+  0.000047649456974f, 0.006902694236487f, 0.000053090810979f, 0.007286150939763f,
+  0.000058826273744f, 0.007669602986425f, 0.000064855834353f, 0.008053051307797f,
+  0.000071179500083f, 0.008436493575573f, 0.000077797252743f, 0.008819932118058f,
+  0.000084709099610f, 0.009203365072608f, 0.000091915040684f, 0.009586792439222f,
+  0.000099415054137f, 0.009970214217901f, 0.000107209154521f, 0.010353630408645f,
+  0.000115297327284f, 0.010737040080130f, 0.000123679565149f, 0.011120444163680f,
+  0.000132355868118f, 0.011503840796649f, 0.000141326236189f, 0.011887230910361f,
+  0.000150590654812f, 0.012270614504814f, 0.000160149123985f, 0.012653990648687f,
+  0.000170001629158f, 0.013037359341979f, 0.000180148170330f, 0.013420719653368f,
+  0.000190588747500f, 0.013804072514176f, 0.000201323360670f, 0.014187417924404f,
+  0.000212351980736f, 0.014570754021406f, 0.000223674607696f, 0.014954082667828f,
+  0.000235291256104f, 0.015337402001023f, 0.000247201882303f, 0.015720712020993f,
+  0.000259406515397f, 0.016104012727737f, 0.000271905126283f, 0.016487304121256f,
+  0.000284697714960f, 0.016870586201549f, 0.000297784281429f, 0.017253857105970f,
+  0.000311164796585f, 0.017637118697166f, 0.000324839289533f, 0.018020370975137f,
+  0.000338807702065f, 0.018403612077236f, 0.000353070063284f, 0.018786842003465f,
+  0.000367626344087f, 0.019170060753822f, 0.000382476573577f, 0.019553268328309f,
+  0.000397620693548f, 0.019936462864280f, 0.000413058703998f, 0.020319648087025f,
+  0.000428790634032f, 0.020702820271254f, 0.000444816454547f, 0.021085981279612f,
+  0.000461136136437f, 0.021469129249454f, 0.000477749679703f, 0.021852264180779f,
+  0.000494657084346f, 0.022235386073589f, 0.000511858321261f, 0.022618494927883f,
+  0.000529353390448f, 0.023001590743661f, 0.000547142291907f, 0.023384673520923f,
+  0.000565225025639f, 0.023767741397023f, 0.000583601591643f, 0.024150796234608f,
+  0.000602271873504f, 0.024533838033676f, 0.000621235987637f, 0.024916863068938f,
+  0.000640493875835f, 0.025299875065684f, 0.000660045538098f, 0.025682870298624f,
+  0.000679890916217f, 0.026065852493048f, 0.000700030010194f, 0.026448817923665f,
+  0.000720462878235f, 0.026831768453121f, 0.000741189462133f, 0.027214704081416f,
+  0.000762209703680f, 0.027597622945905f, 0.000783523661084f, 0.027980525046587f,
+  0.000805131276138f, 0.028363410383463f, 0.000827032607049f, 0.028746278956532f,
+  0.000849227537401f, 0.029129132628441f, 0.000871716125403f, 0.029511967673898f,
+  0.000894498312846f, 0.029894785955548f, 0.000917574157938f, 0.030277585610747f,
+  0.000940943544265f, 0.030660368502140f, 0.000964606530033f, 0.031043132767081f,
+  0.000988563057035f, 0.031425878405571f, 0.001012813183479f, 0.031808607280254f,
+  0.001037356909364f, 0.032191313803196f, 0.001062194118276f, 0.032574005424976f,
+  0.001087324810214f, 0.032956674695015f, 0.001112748985179f, 0.033339329063892f,
+  0.001138466643170f, 0.033721961081028f, 0.001164477784187f, 0.034104570746422f,
+  0.001190782408230f, 0.034487165510654f, 0.001217380515300f, 0.034869734197855f,
+  0.001244271872565f, 0.035252287983894f, 0.001271456829272f, 0.035634815692902f,
+  0.001298935036175f, 0.036017324775457f, 0.001326706726104f, 0.036399815231562f,
+  0.001354771666229f, 0.036782283335924f, 0.001383129972965f, 0.037164725363255f,
+  0.001411781646311f, 0.037547148764133f, 0.001440726569854f, 0.037929553538561f,
+  0.001469964860007f, 0.038311932235956f, 0.001499496400356f, 0.038694288581610f,
+  0.001529321074486f, 0.039076622575521f, 0.001559439115226f, 0.039458930492401f,
+  0.001589850406162f, 0.039841219782829f, 0.001620554830879f, 0.040223482996225f,
+  0.001651552389376f, 0.040605723857880f, 0.001682843198068f, 0.040987938642502f,
+  0.001714427140541f, 0.041370131075382f, 0.001746304216795f, 0.041752301156521f,
+  0.001778474310413f, 0.042134445160627f, 0.001810937537812f, 0.042516563087702f,
+  0.001843693898991f, 0.042898654937744f, 0.001876743277535f, 0.043280724436045f,
+  0.001910085673444f, 0.043662767857313f, 0.001943721086718f, 0.044044785201550f,
+  0.001977649517357f, 0.044426776468754f, 0.002011870965362f, 0.044808741658926f,
+  0.002046385314316f, 0.045190680772066f, 0.002081192564219f, 0.045572593808174f,
+  0.002116292715073f, 0.045954477041960f, 0.002151685766876f, 0.046336337924004f,
+  0.002187371719629f, 0.046718169003725f, 0.002223350573331f, 0.047099970281124f,
+  0.002259622327983f, 0.047481749206781f, 0.002296186750755f, 0.047863494604826f,
+  0.002333043841645f, 0.048245213925838f, 0.002370193833485f, 0.048626907169819f,
+  0.002407636726275f, 0.049008570611477f, 0.002445372054353f, 0.049390204250813f,
+  0.002483400283381f, 0.049771808087826f, 0.002521721180528f, 0.050153385847807f,
+  0.002560334512964f, 0.050534930080175f, 0.002599240746349f, 0.050916448235512f,
+  0.002638439415023f, 0.051297932863235f, 0.002677930751815f, 0.051679391413927f,
+  0.002717714523897f, 0.052060816437006f, 0.002757790964097f, 0.052442211657763f,
+  0.002798160072416f, 0.052823577076197f, 0.002838821383193f, 0.053204908967018f,
+  0.002879775362089f, 0.053586211055517f, 0.002921021543443f, 0.053967483341694f,
+  0.002962560392916f, 0.054348722100258f, 0.003004391444847f, 0.054729927331209f,
+  0.003046514932066f, 0.055111102759838f, 0.003088930854574f, 0.055492244660854f,
+  0.003131638979539f, 0.055873356759548f, 0.003174639539793f, 0.056254431605339f,
+  0.003217932302505f, 0.056635476648808f, 0.003261517267674f, 0.057016488164663f,
+  0.003305394435301f, 0.057397462427616f, 0.003349563805386f, 0.057778406888247f,
+  0.003394025377929f, 0.058159314095974f, 0.003438779152930f, 0.058540191501379f,
+  0.003483824897557f, 0.058921031653881f, 0.003529162844643f, 0.059301838278770f,
+  0.003574792761356f, 0.059682607650757f, 0.003620714880526f, 0.060063343495131f,
+  0.003666928736493f, 0.060444042086601f, 0.003713434794918f, 0.060824707150459f,
+  0.003760232590139f, 0.061205338686705f, 0.003807322587818f, 0.061585929244757f,
+  0.003854704322293f, 0.061966486275196f, 0.003902378026396f, 0.062347009778023f,
+  0.003950343467295f, 0.062727488577366f, 0.003998600877821f, 0.063107937574387f,
+  0.004047149792314f, 0.063488349318504f, 0.004095990676433f, 0.063868723809719f,
+  0.004145123064518f, 0.064249053597450f, 0.004194547422230f, 0.064629353582859f,
+  0.004244263283908f, 0.065009608864784f, 0.004294271115214f, 0.065389834344387f,
+  0.004344569984823f, 0.065770015120506f, 0.004395160824060f, 0.066150158643723f,
+  0.004446043167263f, 0.066530264914036f, 0.004497217014432f, 0.066910326480865f,
+  0.004548682365566f, 0.067290350794792f, 0.004600439220667f, 0.067670337855816f,
+  0.004652487114072f, 0.068050287663937f, 0.004704826977104f, 0.068430192768574f,
+  0.004757457878441f, 0.068810060620308f, 0.004810380283743f, 0.069189883768559f,
+  0.004863593727350f, 0.069569669663906f, 0.004917098674923f, 0.069949418306351f,
+  0.004970894660801f, 0.070329122245312f, 0.005024982150644f, 0.070708781480789f,
+  0.005079360678792f, 0.071088403463364f, 0.005134030245245f, 0.071467980742455f,
+  0.005188991315663f, 0.071847513318062f, 0.005244242958724f, 0.072227008640766f,
+  0.005299786105752f, 0.072606459259987f, 0.005355620291084f, 0.072985872626305f,
+  0.005411745049059f, 0.073365233838558f, 0.005468160845339f, 0.073744557797909f,
+  0.005524867679924f, 0.074123837053776f, 0.005581865552813f, 0.074503071606159f,
+  0.005639153998345f, 0.074882268905640f, 0.005696733482182f, 0.075261414051056f,
+  0.005754603538662f, 0.075640521943569f, 0.005812764633447f, 0.076019577682018f,
+  0.005871216300875f, 0.076398596167564f, 0.005929958540946f, 0.076777562499046f,
+  0.005988991353661f, 0.077156484127045f, 0.006048315204680f, 0.077535368502140f,
+  0.006107929162681f, 0.077914200723171f, 0.006167833693326f, 0.078292988240719f,
+  0.006228029262275f, 0.078671731054783f, 0.006288514938205f, 0.079050421714783f,
+  0.006349290721118f, 0.079429075121880f, 0.006410357542336f, 0.079807676374912f,
+  0.006471714470536f, 0.080186225473881f, 0.006533361505717f, 0.080564737319946f,
+  0.006595299113542f, 0.080943197011948f, 0.006657526828349f, 0.081321612000465f,
+  0.006720044650137f, 0.081699974834919f, 0.006782853044569f, 0.082078292965889f,
+  0.006845951545984f, 0.082456558942795f, 0.006909339688718f, 0.082834780216217f,
+  0.006973018404096f, 0.083212949335575f, 0.007036986760795f, 0.083591073751450f,
+  0.007101245224476f, 0.083969146013260f, 0.007165793795139f, 0.084347173571587f,
+  0.007230632472783f, 0.084725148975849f, 0.007295760791749f, 0.085103072226048f,
+  0.007361178752035f, 0.085480943322182f, 0.007426886819303f, 0.085858769714832f,
+  0.007492884527892f, 0.086236543953419f, 0.007559171877801f, 0.086614266037941f,
+  0.007625748869032f, 0.086991935968399f, 0.007692615967244f, 0.087369553744793f,
+  0.007759772241116f, 0.087747126817703f, 0.007827218621969f, 0.088124647736549f,
+  0.007894953712821f, 0.088502109050751f, 0.007962978444993f, 0.088879525661469f,
+  0.008031292818487f, 0.089256882667542f, 0.008099896833301f, 0.089634194970131f,
+  0.008168790489435f, 0.090011447668076f, 0.008237972855568f, 0.090388655662537f,
+  0.008307444863021f, 0.090765804052353f, 0.008377205580473f, 0.091142900288105f,
+  0.008447255939245f, 0.091519944369793f, 0.008517595939338f, 0.091896936297417f,
+  0.008588224649429f, 0.092273868620396f, 0.008659142069519f, 0.092650748789310f,
+  0.008730349130929f, 0.093027576804161f, 0.008801844902337f, 0.093404345214367f,
+  0.008873629383743f, 0.093781061470509f, 0.008945702575147f, 0.094157725572586f,
+  0.009018065407872f, 0.094534330070019f, 0.009090716950595f, 0.094910882413387f,
+  0.009163657203317f, 0.095287375152111f, 0.009236886166036f, 0.095663815736771f,
+  0.009310402907431f, 0.096040196716785f, 0.009384209290147f, 0.096416525542736f,
+  0.009458304382861f, 0.096792794764042f, 0.009532688185573f, 0.097169004380703f,
+  0.009607359766960f, 0.097545161843300f, 0.009682320058346f, 0.097921259701252f,
+  0.009757569059730f, 0.098297297954559f, 0.009833106771111f, 0.098673284053802f,
+  0.009908932261169f, 0.099049203097820f, 0.009985045529902f, 0.099425069987774f,
+  0.010061448439956f, 0.099800877273083f, 0.010138138197362f, 0.100176624953747f,
+  0.010215117596090f, 0.100552320480347f, 0.010292383842170f, 0.100927948951721f,
+  0.010369938798249f, 0.101303517818451f, 0.010447781533003f, 0.101679034531116f,
+  0.010525912046432f, 0.102054484188557f, 0.010604331269860f, 0.102429874241352f,
+  0.010683037340641f, 0.102805204689503f, 0.010762032121420f, 0.103180475533009f,
+  0.010841314680874f, 0.103555686771870f, 0.010920885019004f, 0.103930838406086f,
+  0.011000742204487f, 0.104305922985077f, 0.011080888099968f, 0.104680955410004f,
+  0.011161320842803f, 0.105055920779705f, 0.011242041364312f, 0.105430819094181f,
+  0.011323049664497f, 0.105805665254593f, 0.011404345743358f, 0.106180444359779f,
+  0.011485928669572f, 0.106555156409740f, 0.011567799374461f, 0.106929816305637f,
+  0.011649956926703f, 0.107304409146309f, 0.011732402257621f, 0.107678934931755f,
+  0.011815134435892f, 0.108053401112556f, 0.011898153461516f, 0.108427800238132f,
+  0.011981460265815f, 0.108802139759064f, 0.012065053917468f, 0.109176412224770f,
+  0.012148935347795f, 0.109550617635250f, 0.012233102694154f, 0.109924763441086f,
+  0.012317557819188f, 0.110298842191696f, 0.012402298860252f, 0.110672861337662f,
+  0.012487327679992f, 0.111046813428402f, 0.012572642415762f, 0.111420698463917f,
+  0.012658244930208f, 0.111794516444206f, 0.012744133360684f, 0.112168267369270f,
+  0.012830308638513f, 0.112541958689690f, 0.012916770763695f, 0.112915575504303f,
+  0.013003518804908f, 0.113289132714272f, 0.013090553693473f, 0.113662622869015f,
+  0.013177875429392f, 0.114036038517952f, 0.013265483081341f, 0.114409394562244f,
+  0.013353376649320f, 0.114782683551311f, 0.013441557064652f, 0.115155905485153f,
+  0.013530024327338f, 0.115529052913189f, 0.013618776574731f, 0.115902140736580f,
+  0.013707815669477f, 0.116275154054165f, 0.013797140680254f, 0.116648100316525f,
+  0.013886751607060f, 0.117020979523659f, 0.013976648449898f, 0.117393791675568f,
+  0.014066831208766f, 0.117766529321671f, 0.014157299883664f, 0.118139199912548f,
+  0.014248054474592f, 0.118511803448200f, 0.014339094981551f, 0.118884332478046f,
+  0.014430420473218f, 0.119256794452667f, 0.014522032812238f, 0.119629189372063f,
+  0.014613929204643f, 0.120001509785652f, 0.014706112444401f, 0.120373763144016f,
+  0.014798580668867f, 0.120745941996574f, 0.014891333878040f, 0.121118053793907f,
+  0.014984373003244f, 0.121490091085434f, 0.015077698044479f, 0.121862053871155f,
+  0.015171307139099f, 0.122233949601650f, 0.015265202149749f, 0.122605770826340f,
+  0.015359382145107f, 0.122977524995804f, 0.015453847125173f, 0.123349204659462f,
+  0.015548598021269f, 0.123720809817314f, 0.015643632039428f, 0.124092340469360f,
+  0.015738952904940f, 0.124463804066181f, 0.015834558755159f, 0.124835193157196f,
+  0.015930447727442f, 0.125206500291824f, 0.016026621684432f, 0.125577747821808f,
+  0.016123080626130f, 0.125948905944824f, 0.016219824552536f, 0.126320004463196f,
+  0.016316853463650f, 0.126691013574600f, 0.016414167359471f, 0.127061963081360f,
+  0.016511764377356f, 0.127432823181152f, 0.016609646379948f, 0.127803623676300f,
+  0.016707813367248f, 0.128174334764481f, 0.016806263476610f, 0.128544986248016f,
+  0.016904998570681f, 0.128915548324585f, 0.017004016786814f, 0.129286035895348f,
+  0.017103319987655f, 0.129656463861465f, 0.017202908173203f, 0.130026802420616f,
+  0.017302779480815f, 0.130397051572800f, 0.017402933910489f, 0.130767241120338f,
+  0.017503373324871f, 0.131137356162071f, 0.017604095861316f, 0.131507381796837f,
+  0.017705103382468f, 0.131877332925797f, 0.017806394025683f, 0.132247209548950f,
+  0.017907967790961f, 0.132617011666298f, 0.018009826540947f, 0.132986739277840f,
+  0.018111966550350f, 0.133356377482414f, 0.018214391544461f, 0.133725941181183f,
+  0.018317099660635f, 0.134095430374146f, 0.018420090898871f, 0.134464830160141f,
+  0.018523367121816f, 0.134834155440331f, 0.018626924604177f, 0.135203406214714f,
+  0.018730765208602f, 0.135572582483292f, 0.018834890797734f, 0.135941669344902f,
+  0.018939297646284f, 0.136310681700706f, 0.019043987616897f, 0.136679604649544f,
+  0.019148962572217f, 0.137048453092575f, 0.019254218786955f, 0.137417227029800f,
+  0.019359756261110f, 0.137785911560059f, 0.019465578719974f, 0.138154521584511f,
+  0.019571684300900f, 0.138523042201996f, 0.019678071141243f, 0.138891488313675f,
+  0.019784741103649f, 0.139259845018387f, 0.019891692325473f, 0.139628127217293f,
+  0.019998926669359f, 0.139996320009232f, 0.020106444135308f, 0.140364438295364f,
+  0.020214242860675f, 0.140732467174530f, 0.020322324708104f, 0.141100421547890f,
+  0.020430689677596f, 0.141468286514282f, 0.020539334043860f, 0.141836062073708f,
+  0.020648263394833f, 0.142203763127327f, 0.020757472142577f, 0.142571389675140f,
+  0.020866964012384f, 0.142938911914825f, 0.020976737141609f, 0.143306359648705f,
+  0.021086793392897f, 0.143673732876778f, 0.021197130903602f, 0.144041016697884f,
+  0.021307749673724f, 0.144408211112022f, 0.021418649703264f, 0.144775316119194f,
+  0.021529832854867f, 0.145142331719399f, 0.021641295403242f, 0.145509272813797f,
+  0.021753041073680f, 0.145876124501228f, 0.021865066140890f, 0.146242901682854f,
+  0.021977374330163f, 0.146609574556351f, 0.022089963778853f, 0.146976172924042f,
+  0.022202832624316f, 0.147342681884766f, 0.022315984591842f, 0.147709101438522f,
+  0.022429415956140f, 0.148075446486473f, 0.022543128579855f, 0.148441687226295f,
+  0.022657122462988f, 0.148807853460312f, 0.022771397605538f, 0.149173930287361f,
+  0.022885952144861f, 0.149539917707443f, 0.023000787943602f, 0.149905815720558f,
+  0.023115905001760f, 0.150271624326706f, 0.023231301456690f, 0.150637343525887f,
+  0.023346979171038f, 0.151002973318100f, 0.023462938144803f, 0.151368513703346f,
+  0.023579176515341f, 0.151733979582787f, 0.023695694282651f, 0.152099341154099f,
+  0.023812493309379f, 0.152464613318443f, 0.023929571732879f, 0.152829796075821f,
+  0.024046931415796f, 0.153194904327393f, 0.024164570495486f, 0.153559908270836f,
+  0.024282488971949f, 0.153924822807312f, 0.024400688707829f, 0.154289647936821f,
+  0.024519165977836f, 0.154654383659363f, 0.024637924507260f, 0.155019029974937f,
+  0.024756962433457f, 0.155383571982384f, 0.024876279756427f, 0.155748039484024f,
+  0.024995878338814f, 0.156112402677536f, 0.025115754455328f, 0.156476691365242f,
+  0.025235909968615f, 0.156840875744820f, 0.025356344878674f, 0.157204970717430f,
+  0.025477059185505f, 0.157568961381912f, 0.025598052889109f, 0.157932877540588f,
+  0.025719324126840f, 0.158296689391136f, 0.025840876623988f, 0.158660411834717f,
+  0.025962706655264f, 0.159024044871330f, 0.026084816083312f, 0.159387573599815f,
+  0.026207204908133f, 0.159751012921333f, 0.026329871267080f, 0.160114362835884f,
+  0.026452817022800f, 0.160477623343468f, 0.026576040312648f, 0.160840779542923f,
+  0.026699542999268f, 0.161203846335411f, 0.026823325082660f, 0.161566808819771f,
+  0.026947384700179f, 0.161929681897163f, 0.027071721851826f, 0.162292465567589f,
+  0.027196336537600f, 0.162655144929886f, 0.027321230620146f, 0.163017734885216f,
+  0.027446404099464f, 0.163380220532417f, 0.027571853250265f, 0.163742616772652f,
+  0.027697581797838f, 0.164104923605919f, 0.027823587879539f, 0.164467126131058f,
+  0.027949871495366f, 0.164829224348068f, 0.028076432645321f, 0.165191248059273f,
+  0.028203271329403f, 0.165553152561188f, 0.028330387547612f, 0.165914967656136f,
+  0.028457781299949f, 0.166276678442955f, 0.028585452586412f, 0.166638299822807f,
+  0.028713401407003f, 0.166999831795692f, 0.028841627761722f, 0.167361244559288f,
+  0.028970129787922f, 0.167722567915916f, 0.029098909348249f, 0.168083801865578f,
+  0.029227968305349f, 0.168444931507111f, 0.029357301071286f, 0.168805956840515f,
+  0.029486913233995f, 0.169166877865791f, 0.029616801068187f, 0.169527709484100f,
+  0.029746964573860f, 0.169888436794281f, 0.029877405613661f, 0.170249074697495f,
+  0.030008124187589f, 0.170609608292580f, 0.030139118432999f, 0.170970037579536f,
+  0.030270388349891f, 0.171330362558365f, 0.030401935800910f, 0.171690583229065f,
+  0.030533758923411f, 0.172050714492798f, 0.030665857717395f, 0.172410741448402f,
+  0.030798232182860f, 0.172770664095879f, 0.030930884182453f, 0.173130482435226f,
+  0.031063811853528f, 0.173490211367607f, 0.031197015196085f, 0.173849821090698f,
+  0.031330492347479f, 0.174209341406822f, 0.031464248895645f, 0.174568757414818f,
+  0.031598277390003f, 0.174928069114685f, 0.031732585281134f, 0.175287276506424f,
+  0.031867165118456f, 0.175646379590034f, 0.032002024352551f, 0.176005378365517f,
+  0.032137155532837f, 0.176364272832870f, 0.032272562384605f, 0.176723077893257f,
+  0.032408244907856f, 0.177081763744354f, 0.032544203102589f, 0.177440345287323f,
+  0.032680433243513f, 0.177798837423325f, 0.032816942781210f, 0.178157210350037f,
+  0.032953724265099f, 0.178515478968620f, 0.033090781420469f, 0.178873643279076f,
+  0.033228114247322f, 0.179231703281403f, 0.033365719020367f, 0.179589673876762f,
+  0.033503599464893f, 0.179947525262833f, 0.033641755580902f, 0.180305257439613f,
+  0.033780183643103f, 0.180662900209427f, 0.033918887376785f, 0.181020438671112f,
+  0.034057866781950f, 0.181377857923508f, 0.034197118133307f, 0.181735187768936f,
+  0.034336645156145f, 0.182092398405075f, 0.034476444125175f, 0.182449504733086f,
+  0.034616518765688f, 0.182806491851807f, 0.034756865352392f, 0.183163389563560f,
+  0.034897487610579f, 0.183520168066025f, 0.035038381814957f, 0.183876842260361f,
+  0.035179551690817f, 0.184233412146568f, 0.035320993512869f, 0.184589877724648f,
+  0.035462711006403f, 0.184946224093437f, 0.035604696720839f, 0.185302466154099f,
+  0.035746958106756f, 0.185658603906631f, 0.035889495164156f, 0.186014622449875f,
+  0.036032304167747f, 0.186370536684990f, 0.036175385117531f, 0.186726331710815f,
+  0.036318738013506f, 0.187082037329674f, 0.036462362855673f, 0.187437608838081f,
+  0.036606263369322f, 0.187793090939522f, 0.036750435829163f, 0.188148453831673f,
+  0.036894880235195f, 0.188503712415695f, 0.037039596587420f, 0.188858851790428f,
+  0.037184584885836f, 0.189213871955872f, 0.037329845130444f, 0.189568802714348f,
+  0.037475381046534f, 0.189923599362373f, 0.037621185183525f, 0.190278306603432f,
+  0.037767261266708f, 0.190632879734039f, 0.037913613021374f, 0.190987363457680f,
+  0.038060232996941f, 0.191341713070869f, 0.038207128643990f, 0.191695958375931f,
+  0.038354292511940f, 0.192050099372864f, 0.038501728326082f, 0.192404121160507f,
+  0.038649436086416f, 0.192758023738861f, 0.038797415792942f, 0.193111822009087f,
+  0.038945667445660f, 0.193465501070023f, 0.039094187319279f, 0.193819075822830f,
+  0.039242979139090f, 0.194172516465187f, 0.039392042905092f, 0.194525867700577f,
+  0.039541378617287f, 0.194879084825516f, 0.039690986275673f, 0.195232197642326f,
+  0.039840862154961f, 0.195585191249847f, 0.039991009980440f, 0.195938065648079f,
+  0.040141426026821f, 0.196290835738182f, 0.040292114019394f, 0.196643486618996f,
+  0.040443073958158f, 0.196996018290520f, 0.040594302117825f, 0.197348430752754f,
+  0.040745802223682f, 0.197700738906860f, 0.040897574275732f, 0.198052927851677f,
+  0.041049610823393f, 0.198404997587204f, 0.041201923042536f, 0.198756948113441f,
+  0.041354499757290f, 0.199108779430389f, 0.041507352143526f, 0.199460506439209f,
+  0.041660469025373f, 0.199812099337578f, 0.041813857853413f, 0.200163587927818f,
+  0.041967518627644f, 0.200514942407608f, 0.042121443897486f, 0.200866192579269f,
+  0.042275641113520f, 0.201217323541641f, 0.042430106550455f, 0.201568335294724f,
+  0.042584843933582f, 0.201919227838516f, 0.042739849537611f, 0.202270001173019f,
+  0.042895123362541f, 0.202620655298233f, 0.043050665408373f, 0.202971190214157f,
+  0.043206475675106f, 0.203321605920792f, 0.043362557888031f, 0.203671902418137f,
+  0.043518904596567f, 0.204022079706192f, 0.043675523251295f, 0.204372137784958f,
+  0.043832406401634f, 0.204722076654434f, 0.043989561498165f, 0.205071896314621f,
+  0.044146984815598f, 0.205421581864357f, 0.044304672628641f, 0.205771163105965f,
+  0.044462632387877f, 0.206120610237122f, 0.044620860368013f, 0.206469938158989f,
+  0.044779352843761f, 0.206819161772728f, 0.044938117265701f, 0.207168251276016f,
+  0.045097146183252f, 0.207517206668854f, 0.045256443321705f, 0.207866057753563f,
+  0.045416008681059f, 0.208214774727821f, 0.045575842261314f, 0.208563387393951f,
+  0.045735940337181f, 0.208911851048470f, 0.045896306633949f, 0.209260210394859f,
+  0.046056941151619f, 0.209608450531960f, 0.046217843890190f, 0.209956556558609f,
+  0.046379011124372f, 0.210304543375969f, 0.046540446579456f, 0.210652396082878f,
+  0.046702146530151f, 0.211000129580498f, 0.046864114701748f, 0.211347743868828f,
+  0.047026351094246f, 0.211695238947868f, 0.047188851982355f, 0.212042599916458f,
+  0.047351621091366f, 0.212389841675758f, 0.047514654695988f, 0.212736949324608f,
+  0.047677956521511f, 0.213083937764168f, 0.047841522842646f, 0.213430806994438f,
+  0.048005353659391f, 0.213777542114258f, 0.048169452697039f, 0.214124158024788f,
+  0.048333816230297f, 0.214470639824867f, 0.048498444259167f, 0.214817002415657f,
+  0.048663340508938f, 0.215163245797157f, 0.048828501254320f, 0.215509355068207f,
+  0.048993926495314f, 0.215855330228806f, 0.049159619957209f, 0.216201186180115f,
+  0.049325577914715f, 0.216546908020973f, 0.049491796642542f, 0.216892510652542f,
+  0.049658283591270f, 0.217237979173660f, 0.049825038760900f, 0.217583328485489f,
+  0.049992054700851f, 0.217928543686867f, 0.050159335136414f, 0.218273624777794f,
+  0.050326880067587f, 0.218618586659431f, 0.050494693219662f, 0.218963414430618f,
+  0.050662767142057f, 0.219308122992516f, 0.050831105560064f, 0.219652697443962f,
+  0.050999708473682f, 0.219997137784958f, 0.051168579608202f, 0.220341444015503f,
+  0.051337707787752f, 0.220685631036758f, 0.051507104188204f, 0.221029683947563f,
+  0.051676765084267f, 0.221373617649078f, 0.051846686750650f, 0.221717402338982f,
+  0.052016876637936f, 0.222061067819595f, 0.052187327295542f, 0.222404599189758f,
+  0.052358038723469f, 0.222748011350632f, 0.052529018372297f, 0.223091274499893f,
+  0.052700258791447f, 0.223434418439865f, 0.052871759980917f, 0.223777428269386f,
+  0.053043525665998f, 0.224120303988457f, 0.053215555846691f, 0.224463045597076f,
+  0.053387850522995f, 0.224805667996407f, 0.053560405969620f, 0.225148141384125f,
+  0.053733222186565f, 0.225490495562553f, 0.053906302899122f, 0.225832715630531f,
+  0.054079644382000f, 0.226174786686897f, 0.054253250360489f, 0.226516738533974f,
+  0.054427117109299f, 0.226858556270599f, 0.054601248353720f, 0.227200239896774f,
+  0.054775636643171f, 0.227541789412498f, 0.054950293153524f, 0.227883204817772f,
+  0.055125206708908f, 0.228224486112595f, 0.055300384759903f, 0.228565633296967f,
+  0.055475823581219f, 0.228906646370888f, 0.055651523172855f, 0.229247525334358f,
+  0.055827483534813f, 0.229588270187378f, 0.056003704667091f, 0.229928880929947f,
+  0.056180190294981f, 0.230269357562065f, 0.056356932967901f, 0.230609700083733f,
+  0.056533940136433f, 0.230949893593788f, 0.056711208075285f, 0.231289967894554f,
+  0.056888736784458f, 0.231629893183708f, 0.057066522538662f, 0.231969684362412f,
+  0.057244572788477f, 0.232309341430664f, 0.057422880083323f, 0.232648864388466f,
+  0.057601451873779f, 0.232988253235817f, 0.057780280709267f, 0.233327493071556f,
+  0.057959370315075f, 0.233666598796844f, 0.058138720691204f, 0.234005570411682f,
+  0.058318331837654f, 0.234344407916069f, 0.058498200029135f, 0.234683111310005f,
+  0.058678328990936f, 0.235021665692329f, 0.058858718723059f, 0.235360085964203f,
+  0.059039369225502f, 0.235698372125626f, 0.059220276772976f, 0.236036509275436f,
+  0.059401445090771f, 0.236374512314796f, 0.059582870453596f, 0.236712381243706f,
+  0.059764556586742f, 0.237050101161003f, 0.059946499764919f, 0.237387686967850f,
+  0.060128703713417f, 0.237725138664246f, 0.060311164706945f, 0.238062441349030f,
+  0.060493886470795f, 0.238399609923363f, 0.060676865279675f, 0.238736644387245f,
+  0.060860104858875f, 0.239073529839516f, 0.061043601483107f, 0.239410281181335f,
+  0.061227355152369f, 0.239746883511543f, 0.061411365866661f, 0.240083336830139f,
+  0.061595637351274f, 0.240419670939446f, 0.061780165880919f, 0.240755841135979f,
+  0.061964951455593f, 0.241091892123222f, 0.062149997800589f, 0.241427779197693f,
+  0.062335297465324f, 0.241763532161713f, 0.062520854175091f, 0.242099151015282f,
+  0.062706671655178f, 0.242434620857239f, 0.062892749905586f, 0.242769956588745f,
+  0.063079081475735f, 0.243105143308640f, 0.063265666365623f, 0.243440181016922f,
+  0.063452512025833f, 0.243775084614754f, 0.063639611005783f, 0.244109839200974f,
+  0.063826970756054f, 0.244444444775581f, 0.064014583826065f, 0.244778916239738f,
+  0.064202457666397f, 0.245113238692284f, 0.064390584826469f, 0.245447427034378f,
+  0.064578965306282f, 0.245781451463699f, 0.064767606556416f, 0.246115356683731f,
+  0.064956501126289f, 0.246449097990990f, 0.065145656466484f, 0.246782705187798f,
+  0.065335065126419f, 0.247116148471832f, 0.065524727106094f, 0.247449472546577f,
+  0.065714649856091f, 0.247782632708550f, 0.065904818475246f, 0.248115643858910f,
+  0.066095255315304f, 0.248448520898819f, 0.066285938024521f, 0.248781248927116f,
+  0.066476874053478f, 0.249113827943802f, 0.066668070852757f, 0.249446272850037f,
+  0.066859520971775f, 0.249778553843498f, 0.067051224410534f, 0.250110685825348f,
+  0.067243188619614f, 0.250442683696747f, 0.067435398697853f, 0.250774532556534f,
+  0.067627869546413f, 0.251106232404709f, 0.067820593714714f, 0.251437783241272f,
+  0.068013571202755f, 0.251769185066223f, 0.068206802010536f, 0.252100437879562f,
+  0.068400286138058f, 0.252431541681290f, 0.068594031035900f, 0.252762526273727f,
+  0.068788021802902f, 0.253093332052231f, 0.068982265889645f, 0.253423988819122f,
+  0.069176770746708f, 0.253754496574402f, 0.069371521472931f, 0.254084855318069f,
+  0.069566532969475f, 0.254415065050125f, 0.069761790335178f, 0.254745125770569f,
+  0.069957308471203f, 0.255075037479401f, 0.070153072476387f, 0.255404800176620f,
+  0.070349089801311f, 0.255734413862228f, 0.070545360445976f, 0.256063878536224f,
+  0.070741884410381f, 0.256393194198608f, 0.070938661694527f, 0.256722360849380f,
+  0.071135692298412f, 0.257051378488541f, 0.071332976222038f, 0.257380217313766f,
+  0.071530513465405f, 0.257708936929703f, 0.071728296577930f, 0.258037507534027f,
+  0.071926333010197f, 0.258365899324417f, 0.072124622762203f, 0.258694142103195f,
+  0.072323165833950f, 0.259022265672684f, 0.072521962225437f, 0.259350210428238f,
+  0.072721004486084f, 0.259678006172180f, 0.072920300066471f, 0.260005623102188f,
+  0.073119848966599f, 0.260333120822906f, 0.073319651186466f, 0.260660469532013f,
+  0.073519699275494f, 0.260987639427185f, 0.073720000684261f, 0.261314690113068f,
+  0.073920547962189f, 0.261641561985016f, 0.074121348559856f, 0.261968284845352f,
+  0.074322402477264f, 0.262294828891754f, 0.074523709714413f, 0.262621253728867f,
+  0.074725262820721f, 0.262947499752045f, 0.074927061796188f, 0.263273626565933f,
+  0.075129114091396f, 0.263599574565887f, 0.075331419706345f, 0.263925373554230f,
+  0.075533971190453f, 0.264250993728638f, 0.075736775994301f, 0.264576494693756f,
+  0.075939826667309f, 0.264901816844940f, 0.076143130660057f, 0.265226989984512f,
+  0.076346680521965f, 0.265552014112473f, 0.076550483703613f, 0.265876859426498f,
+  0.076754532754421f, 0.266201555728912f, 0.076958827674389f, 0.266526103019714f,
+  0.077163375914097f, 0.266850501298904f, 0.077368170022964f, 0.267174720764160f,
+  0.077573217451572f, 0.267498821020126f, 0.077778510749340f, 0.267822742462158f,
+  0.077984049916267f, 0.268146485090256f, 0.078189842402935f, 0.268470078706741f,
+  0.078395880758762f, 0.268793523311615f, 0.078602164983749f, 0.269116818904877f,
+  0.078808702528477f, 0.269439965486526f, 0.079015478491783f, 0.269762933254242f,
+  0.079222507774830f, 0.270085722208023f, 0.079429790377617f, 0.270408391952515f,
+  0.079637311398983f, 0.270730882883072f, 0.079845085740089f, 0.271053224802017f,
+  0.080053105950356f, 0.271375387907028f, 0.080261372029781f, 0.271697402000427f,
+  0.080469883978367f, 0.272019267082214f, 0.080678641796112f, 0.272340953350067f,
+  0.080887645483017f, 0.272662490606308f, 0.081096902489662f, 0.272983878850937f,
+  0.081306397914886f, 0.273305088281631f, 0.081516146659851f, 0.273626148700714f,
+  0.081726133823395f, 0.273947030305862f, 0.081936374306679f, 0.274267762899399f,
+  0.082146860659122f, 0.274588316679001f, 0.082357585430145f, 0.274908751249313f,
+  0.082568563520908f, 0.275228977203369f, 0.082779780030251f, 0.275549083948135f,
+  0.082991249859333f, 0.275868982076645f, 0.083202958106995f, 0.276188760995865f,
+  0.083414919674397f, 0.276508361101151f, 0.083627119660378f, 0.276827782392502f,
+  0.083839565515518f, 0.277147054672241f, 0.084052257239819f, 0.277466177940369f,
+  0.084265194833279f, 0.277785122394562f, 0.084478378295898f, 0.278103888034821f,
+  0.084691800177097f, 0.278422504663467f, 0.084905467927456f, 0.278740972280502f,
+  0.085119381546974f, 0.279059261083603f, 0.085333541035652f, 0.279377400875092f,
+  0.085547938942909f, 0.279695361852646f, 0.085762590169907f, 0.280013144016266f,
+  0.085977479815483f, 0.280330777168274f, 0.086192607879639f, 0.280648261308670f,
+  0.086407989263535f, 0.280965566635132f, 0.086623609066010f, 0.281282693147659f,
+  0.086839467287064f, 0.281599670648575f, 0.087055571377277f, 0.281916469335556f,
+  0.087271921336651f, 0.282233119010925f, 0.087488517165184f, 0.282549589872360f,
+  0.087705351412296f, 0.282865911722183f, 0.087922424077988f, 0.283182054758072f,
+  0.088139742612839f, 0.283498018980026f, 0.088357307016850f, 0.283813834190369f,
+  0.088575109839439f, 0.284129470586777f, 0.088793158531189f, 0.284444957971573f,
+  0.089011445641518f, 0.284760266542435f, 0.089229971170425f, 0.285075396299362f,
+  0.089448742568493f, 0.285390377044678f, 0.089667752385139f, 0.285705178976059f,
+  0.089887008070946f, 0.286019802093506f, 0.090106502175331f, 0.286334276199341f,
+  0.090326242148876f, 0.286648571491241f, 0.090546220541000f, 0.286962717771530f,
+  0.090766437351704f, 0.287276685237885f, 0.090986892580986f, 0.287590473890305f,
+  0.091207593679428f, 0.287904083728790f, 0.091428533196449f, 0.288217544555664f,
+  0.091649711132050f, 0.288530826568604f, 0.091871134936810f, 0.288843959569931f,
+  0.092092797160149f, 0.289156883955002f, 0.092314697802067f, 0.289469659328461f,
+  0.092536836862564f, 0.289782285690308f, 0.092759214341640f, 0.290094703435898f,
+  0.092981837689877f, 0.290406972169876f, 0.093204692006111f, 0.290719062089920f,
+  0.093427792191505f, 0.291031002998352f, 0.093651130795479f, 0.291342735290527f,
+  0.093874707818031f, 0.291654318571091f, 0.094098523259163f, 0.291965723037720f,
+  0.094322577118874f, 0.292276978492737f, 0.094546869397163f, 0.292588025331497f,
+  0.094771400094032f, 0.292898923158646f, 0.094996169209480f, 0.293209642171860f,
+  0.095221176743507f, 0.293520182371140f, 0.095446422696114f, 0.293830573558807f,
+  0.095671907067299f, 0.294140785932541f, 0.095897629857063f, 0.294450789690018f,
+  0.096123591065407f, 0.294760644435883f, 0.096349790692329f, 0.295070350170136f,
+  0.096576221287251f, 0.295379847288132f, 0.096802897751331f, 0.295689195394516f,
+  0.097029805183411f, 0.295998334884644f, 0.097256951034069f, 0.296307325363159f,
+  0.097484335303307f, 0.296616137027740f, 0.097711957991123f, 0.296924799680710f,
+  0.097939811646938f, 0.297233253717422f, 0.098167903721333f, 0.297541528940201f,
+  0.098396234214306f, 0.297849655151367f, 0.098624803125858f, 0.298157602548599f,
+  0.098853603005409f, 0.298465341329575f, 0.099082641303539f, 0.298772931098938f,
+  0.099311910569668f, 0.299080342054367f, 0.099541425704956f, 0.299387603998184f,
+  0.099771171808243f, 0.299694657325745f, 0.100001148879528f, 0.300001531839371f,
+  0.100231364369392f, 0.300308227539063f, 0.100461818277836f, 0.300614774227142f,
+  0.100692503154278f, 0.300921112298965f, 0.100923426449299f, 0.301227301359177f,
+  0.101154580712318f, 0.301533311605453f, 0.101385973393917f, 0.301839113235474f,
+  0.101617597043514f, 0.302144765853882f, 0.101849451661110f, 0.302450239658356f,
+  0.102081544697285f, 0.302755534648895f, 0.102313876152039f, 0.303060621023178f,
+  0.102546438574791f, 0.303365558385849f, 0.102779231965542f, 0.303670316934586f,
+  0.103012263774872f, 0.303974896669388f, 0.103245526552200f, 0.304279297590256f,
+  0.103479020297527f, 0.304583519697189f, 0.103712752461433f, 0.304887533187866f,
+  0.103946708142757f, 0.305191397666931f, 0.104180909693241f, 0.305495083332062f,
+  0.104415334761143f, 0.305798590183258f, 0.104649998247623f, 0.306101888418198f,
+  0.104884892702103f, 0.306405037641525f, 0.105120018124580f, 0.306708008050919f,
+  0.105355374515057f, 0.307010769844055f, 0.105590961873531f, 0.307313382625580f,
+  0.105826787650585f, 0.307615786790848f, 0.106062836945057f, 0.307918041944504f,
+  0.106299124658108f, 0.308220088481903f, 0.106535643339157f, 0.308521956205368f,
+  0.106772392988205f, 0.308823645114899f, 0.107009373605251f, 0.309125155210495f,
+  0.107246585190296f, 0.309426486492157f, 0.107484027743340f, 0.309727638959885f,
+  0.107721701264381f, 0.310028612613678f, 0.107959605753422f, 0.310329377651215f,
+  0.108197741210461f, 0.310629993677139f, 0.108436107635498f, 0.310930401086807f,
+  0.108674705028534f, 0.311230629682541f, 0.108913525938988f, 0.311530679464340f,
+  0.109152585268021f, 0.311830550432205f, 0.109391868114471f, 0.312130242586136f,
+  0.109631389379501f, 0.312429755926132f, 0.109871134161949f, 0.312729060649872f,
+  0.110111102461815f, 0.313028186559677f, 0.110351309180260f, 0.313327133655548f,
+  0.110591746866703f, 0.313625901937485f, 0.110832408070564f, 0.313924491405487f,
+  0.111073300242424f, 0.314222872257233f, 0.111314415931702f, 0.314521104097366f,
+  0.111555770039558f, 0.314819127321243f, 0.111797347664833f, 0.315116971731186f,
+  0.112039148807526f, 0.315414607524872f, 0.112281180918217f, 0.315712094306946f,
+  0.112523443996906f, 0.316009372472763f, 0.112765938043594f, 0.316306471824646f,
+  0.113008655607700f, 0.316603392362595f, 0.113251596689224f, 0.316900104284287f,
+  0.113494776189327f, 0.317196637392044f, 0.113738171756268f, 0.317492991685867f,
+  0.113981798291206f, 0.317789167165756f, 0.114225655794144f, 0.318085134029388f,
+  0.114469736814499f, 0.318380922079086f, 0.114714048802853f, 0.318676531314850f,
+  0.114958584308624f, 0.318971961736679f, 0.115203343331814f, 0.319267183542252f,
+  0.115448333323002f, 0.319562226533890f, 0.115693546831608f, 0.319857090711594f,
+  0.115938983857632f, 0.320151746273041f, 0.116184651851654f, 0.320446223020554f,
+  0.116430543363094f, 0.320740520954132f, 0.116676658391953f, 0.321034610271454f,
+  0.116923004388809f, 0.321328520774841f, 0.117169573903084f, 0.321622252464294f,
+  0.117416366934776f, 0.321915775537491f, 0.117663383483887f, 0.322209119796753f,
+  0.117910631000996f, 0.322502255439758f, 0.118158094584942f, 0.322795242071152f,
+  0.118405789136887f, 0.323088020086288f, 0.118653707206249f, 0.323380589485168f,
+  0.118901848793030f, 0.323672980070114f, 0.119150213897228f, 0.323965191841125f,
+  0.119398809969425f, 0.324257194995880f, 0.119647622108459f, 0.324549019336700f,
+  0.119896657764912f, 0.324840664863586f, 0.120145916938782f, 0.325132101774216f,
+  0.120395407080650f, 0.325423330068588f, 0.120645113289356f, 0.325714409351349f,
+  0.120895043015480f, 0.326005280017853f, 0.121145196259022f, 0.326295942068100f,
+  0.121395580470562f, 0.326586425304413f, 0.121646173298359f, 0.326876699924469f,
+  0.121896997094154f, 0.327166795730591f, 0.122148044407368f, 0.327456712722778f,
+  0.122399315237999f, 0.327746421098709f, 0.122650802135468f, 0.328035950660706f,
+  0.122902512550354f, 0.328325271606445f, 0.123154446482658f, 0.328614413738251f,
+  0.123406603932381f, 0.328903347253799f, 0.123658977448940f, 0.329192101955414f,
+  0.123911574482918f, 0.329480648040771f, 0.124164395034313f, 0.329769015312195f,
+  0.124417431652546f, 0.330057173967361f, 0.124670691788197f, 0.330345153808594f,
+  0.124924175441265f, 0.330632925033569f, 0.125177875161171f, 0.330920487642288f,
+  0.125431805849075f, 0.331207901239395f, 0.125685945153236f, 0.331495076417923f,
+  0.125940307974815f, 0.331782072782516f, 0.126194894313812f, 0.332068890333176f,
+  0.126449704170227f, 0.332355499267578f, 0.126704722642899f, 0.332641899585724f,
+  0.126959964632988f, 0.332928121089935f, 0.127215430140495f, 0.333214133977890f,
+  0.127471104264259f, 0.333499968051910f, 0.127727001905441f, 0.333785593509674f,
+  0.127983123064041f, 0.334071010351181f, 0.128239467740059f, 0.334356248378754f,
+  0.128496021032333f, 0.334641307592392f, 0.128752797842026f, 0.334926128387451f,
+  0.129009798169136f, 0.335210770368576f, 0.129267007112503f, 0.335495233535767f,
+  0.129524439573288f, 0.335779488086700f, 0.129782080650330f, 0.336063534021378f,
+  0.130039945244789f, 0.336347371339798f, 0.130298033356667f, 0.336631029844284f,
+  0.130556344985962f, 0.336914509534836f, 0.130814850330353f, 0.337197750806808f,
+  0.131073594093323f, 0.337480813264847f, 0.131332546472549f, 0.337763696908951f,
+  0.131591722369194f, 0.338046342134476f, 0.131851106882095f, 0.338328808546066f,
+  0.132110700011253f, 0.338611096143723f, 0.132370531558990f, 0.338893145322800f,
+  0.132630556821823f, 0.339175015687943f, 0.132890805602074f, 0.339456677436829f,
+  0.133151277899742f, 0.339738160371780f, 0.133411958813667f, 0.340019434690475f,
+  0.133672863245010f, 0.340300500392914f, 0.133933976292610f, 0.340581357479095f,
+  0.134195312857628f, 0.340862035751343f, 0.134456858038902f, 0.341142505407333f,
+  0.134718611836433f, 0.341422766447067f, 0.134980589151382f, 0.341702848672867f,
+  0.135242775082588f, 0.341982692480087f, 0.135505184531212f, 0.342262357473373f,
+  0.135767802596092f, 0.342541843652725f, 0.136030644178391f, 0.342821091413498f,
+  0.136293679475784f, 0.343100160360336f, 0.136556953191757f, 0.343379020690918f,
+  0.136820420622826f, 0.343657672405243f, 0.137084111571312f, 0.343936115503311f,
+  0.137348011136055f, 0.344214379787445f, 0.137612134218216f, 0.344492435455322f,
+  0.137876465916634f, 0.344770282506943f, 0.138141006231308f, 0.345047920942307f,
+  0.138405755162239f, 0.345325350761414f, 0.138670727610588f, 0.345602601766586f,
+  0.138935908675194f, 0.345879614353180f, 0.139201298356056f, 0.346156448125839f,
+  0.139466896653175f, 0.346433073282242f, 0.139732718467712f, 0.346709519624710f,
+  0.139998748898506f, 0.346985727548599f, 0.140264987945557f, 0.347261756658554f,
+  0.140531435608864f, 0.347537547349930f, 0.140798106789589f, 0.347813159227371f,
+  0.141064971685410f, 0.348088562488556f, 0.141332060098648f, 0.348363757133484f,
+  0.141599357128143f, 0.348638743162155f, 0.141866862773895f, 0.348913550376892f,
+  0.142134591937065f, 0.349188119173050f, 0.142402514815331f, 0.349462509155273f,
+  0.142670661211014f, 0.349736660718918f, 0.142939001321793f, 0.350010633468628f,
+  0.143207564949989f, 0.350284397602081f, 0.143476337194443f, 0.350557953119278f,
+  0.143745318055153f, 0.350831300020218f, 0.144014507532120f, 0.351104438304901f,
+  0.144283905625343f, 0.351377367973328f, 0.144553512334824f, 0.351650089025497f,
+  0.144823327660561f, 0.351922631263733f, 0.145093351602554f, 0.352194935083389f,
+  0.145363584160805f, 0.352467030286789f, 0.145634025335312f, 0.352738946676254f,
+  0.145904675126076f, 0.353010624647141f, 0.146175548434258f, 0.353282123804092f,
+  0.146446615457535f, 0.353553384542465f, 0.146717891097069f, 0.353824466466904f,
+  0.146989375352860f, 0.354095309972763f, 0.147261068224907f, 0.354365974664688f,
+  0.147532954812050f, 0.354636400938034f, 0.147805064916611f, 0.354906648397446f,
+  0.148077383637428f, 0.355176687240601f, 0.148349896073341f, 0.355446487665176f,
+  0.148622632026672f, 0.355716109275818f, 0.148895561695099f, 0.355985492467880f,
+  0.149168699979782f, 0.356254696846008f, 0.149442046880722f, 0.356523662805557f,
+  0.149715602397919f, 0.356792420148849f, 0.149989366531372f, 0.357060998678207f,
+  0.150263324379921f, 0.357329338788986f, 0.150537505745888f, 0.357597470283508f,
+  0.150811880826950f, 0.357865422964096f, 0.151086464524269f, 0.358133137226105f,
+  0.151361241936684f, 0.358400642871857f, 0.151636242866516f, 0.358667939901352f,
+  0.151911437511444f, 0.358935028314590f, 0.152186840772629f, 0.359201908111572f,
+  0.152462437748909f, 0.359468549489975f, 0.152738258242607f, 0.359735012054443f,
+  0.153014272451401f, 0.360001266002655f, 0.153290495276451f, 0.360267281532288f,
+  0.153566911816597f, 0.360533088445663f, 0.153843536973000f, 0.360798716545105f,
+  0.154120370745659f, 0.361064106225967f, 0.154397398233414f, 0.361329287290573f,
+  0.154674649238586f, 0.361594229936600f, 0.154952079057693f, 0.361858993768692f,
+  0.155229732394218f, 0.362123548984528f, 0.155507579445839f, 0.362387865781784f,
+  0.155785620212555f, 0.362651973962784f, 0.156063869595528f, 0.362915903329849f,
+  0.156342327594757f, 0.363179564476013f, 0.156620979309082f, 0.363443046808243f,
+  0.156899839639664f, 0.363706320524216f, 0.157178908586502f, 0.363969355821610f,
+  0.157458171248436f, 0.364232182502747f, 0.157737627625465f, 0.364494800567627f,
+  0.158017292618752f, 0.364757210016251f, 0.158297166228294f, 0.365019410848618f,
+  0.158577233552933f, 0.365281373262405f, 0.158857494592667f, 0.365543156862259f,
+  0.159137964248657f, 0.365804702043533f, 0.159418627619743f, 0.366066008806229f,
+  0.159699499607086f, 0.366327136754990f, 0.159980565309525f, 0.366588026285172f,
+  0.160261839628220f, 0.366848707199097f, 0.160543307662010f, 0.367109179496765f,
+  0.160824984312058f, 0.367369443178177f, 0.161106839776039f, 0.367629468441010f,
+  0.161388918757439f, 0.367889285087585f, 0.161671176552773f, 0.368148893117905f,
+  0.161953642964363f, 0.368408292531967f, 0.162236317992210f, 0.368667453527451f,
+  0.162519171833992f, 0.368926405906677f, 0.162802234292030f, 0.369185149669647f,
+  0.163085505366325f, 0.369443655014038f, 0.163368955254555f, 0.369701951742172f,
+  0.163652613759041f, 0.369960039854050f, 0.163936465978622f, 0.370217919349670f,
+  0.164220526814461f, 0.370475560426712f, 0.164504766464233f, 0.370732992887497f,
+  0.164789214730263f, 0.370990216732025f, 0.165073871612549f, 0.371247202157974f,
+  0.165358707308769f, 0.371503978967667f, 0.165643751621246f, 0.371760547161102f,
+  0.165928974747658f, 0.372016876935959f, 0.166214406490326f, 0.372272998094559f,
+  0.166500031948090f, 0.372528880834579f, 0.166785866022110f, 0.372784584760666f,
+  0.167071878910065f, 0.373040050268173f, 0.167358100414276f, 0.373295277357101f,
+  0.167644515633583f, 0.373550295829773f, 0.167931124567986f, 0.373805105686188f,
+  0.168217927217484f, 0.374059677124023f, 0.168504923582077f, 0.374314039945602f,
+  0.168792113661766f, 0.374568194150925f, 0.169079497456551f, 0.374822109937668f,
+  0.169367074966431f, 0.375075817108154f, 0.169654861092567f, 0.375329315662384f,
+  0.169942826032639f, 0.375582575798035f, 0.170230999588966f, 0.375835597515106f,
+  0.170519351959229f, 0.376088410615921f, 0.170807912945747f, 0.376341015100479f,
+  0.171096652746201f, 0.376593410968781f, 0.171385586261749f, 0.376845568418503f,
+  0.171674728393555f, 0.377097487449646f, 0.171964049339294f, 0.377349197864532f,
+  0.172253578901291f, 0.377600699663162f, 0.172543287277222f, 0.377851963043213f,
+  0.172833189368248f, 0.378102988004684f, 0.173123285174370f, 0.378353834152222f,
+  0.173413574695587f, 0.378604412078857f, 0.173704057931900f, 0.378854811191559f,
+  0.173994734883308f, 0.379104942083359f, 0.174285605549812f, 0.379354894161224f,
+  0.174576655030251f, 0.379604607820511f, 0.174867913126946f, 0.379854083061218f,
+  0.175159350037575f, 0.380103349685669f, 0.175450980663300f, 0.380352377891541f,
+  0.175742805004120f, 0.380601197481155f, 0.176034808158875f, 0.380849778652191f,
+  0.176327019929886f, 0.381098151206970f, 0.176619410514832f, 0.381346285343170f,
+  0.176911994814873f, 0.381594210863113f, 0.177204772830009f, 0.381841897964478f,
+  0.177497729659081f, 0.382089376449585f, 0.177790880203247f, 0.382336616516113f,
+  0.178084224462509f, 0.382583618164063f, 0.178377762436867f, 0.382830440998077f,
+  0.178671479225159f, 0.383076995611191f, 0.178965389728546f, 0.383323341608047f,
+  0.179259493947029f, 0.383569449186325f, 0.179553776979446f, 0.383815348148346f,
+  0.179848253726959f, 0.384061008691788f, 0.180142924189568f, 0.384306460618973f,
+  0.180437773466110f, 0.384551674127579f, 0.180732816457748f, 0.384796649217606f,
+  0.181028053164482f, 0.385041415691376f, 0.181323468685150f, 0.385285943746567f,
+  0.181619063019753f, 0.385530263185501f, 0.181914865970612f, 0.385774344205856f,
+  0.182210832834244f, 0.386018186807632f, 0.182507008314133f, 0.386261820793152f,
+  0.182803362607956f, 0.386505216360092f, 0.183099895715714f, 0.386748403310776f,
+  0.183396622538567f, 0.386991351842880f, 0.183693528175354f, 0.387234061956406f,
+  0.183990627527237f, 0.387476563453674f, 0.184287920594215f, 0.387718826532364f,
+  0.184585392475128f, 0.387960851192474f, 0.184883043169975f, 0.388202667236328f,
+  0.185180887579918f, 0.388444244861603f, 0.185478910803795f, 0.388685584068298f,
+  0.185777112841606f, 0.388926714658737f, 0.186075508594513f, 0.389167606830597f,
+  0.186374098062515f, 0.389408260583878f, 0.186672851443291f, 0.389648675918579f,
+  0.186971798539162f, 0.389888882637024f, 0.187270939350128f, 0.390128880739212f,
+  0.187570258975029f, 0.390368610620499f, 0.187869757413864f, 0.390608131885529f,
+  0.188169434666634f, 0.390847414731979f, 0.188469305634499f, 0.391086459159851f,
+  0.188769355416298f, 0.391325294971466f, 0.189069598913193f, 0.391563892364502f,
+  0.189370006322861f, 0.391802251338959f, 0.189670607447624f, 0.392040401697159f,
+  0.189971387386322f, 0.392278283834457f, 0.190272361040115f, 0.392515957355499f,
+  0.190573498606682f, 0.392753422260284f, 0.190874829888344f, 0.392990618944168f,
+  0.191176339983940f, 0.393227607011795f, 0.191478043794632f, 0.393464356660843f,
+  0.191779911518097f, 0.393700867891312f, 0.192081972956657f, 0.393937170505524f,
+  0.192384198307991f, 0.394173204898834f, 0.192686617374420f, 0.394409030675888f,
+  0.192989215254784f, 0.394644618034363f, 0.193292006850243f, 0.394879996776581f,
+  0.193594962358475f, 0.395115107297897f, 0.193898096680641f, 0.395350009202957f,
+  0.194201424717903f, 0.395584672689438f, 0.194504916667938f, 0.395819097757339f,
+  0.194808602333069f, 0.396053284406662f, 0.195112451910973f, 0.396287262439728f,
+  0.195416495203972f, 0.396520972251892f, 0.195720717310905f, 0.396754473447800f,
+  0.196025103330612f, 0.396987736225128f, 0.196329683065414f, 0.397220760583878f,
+  0.196634441614151f, 0.397453576326370f, 0.196939364075661f, 0.397686123847961f,
+  0.197244480252266f, 0.397918462753296f, 0.197549775242805f, 0.398150533437729f,
+  0.197855234146118f, 0.398382395505905f, 0.198160871863365f, 0.398614019155502f,
+  0.198466703295708f, 0.398845434188843f, 0.198772698640823f, 0.399076581001282f,
+  0.199078872799873f, 0.399307489395142f, 0.199385225772858f, 0.399538189172745f,
+  0.199691757559776f, 0.399768620729446f, 0.199998468160629f, 0.399998843669891f,
+  0.200305357575417f, 0.400228828191757f, 0.200612410902977f, 0.400458574295044f,
+  0.200919643044472f, 0.400688081979752f, 0.201227053999901f, 0.400917351245880f,
+  0.201534643769264f, 0.401146411895752f, 0.201842412352562f, 0.401375204324722f,
+  0.202150344848633f, 0.401603758335114f, 0.202458456158638f, 0.401832103729248f,
+  0.202766746282578f, 0.402060180902481f, 0.203075215220451f, 0.402288049459457f,
+  0.203383848071098f, 0.402515679597855f, 0.203692659735680f, 0.402743041515350f,
+  0.204001650214195f, 0.402970194816589f, 0.204310819506645f, 0.403197109699249f,
+  0.204620152711868f, 0.403423786163330f, 0.204929664731026f, 0.403650224208832f,
+  0.205239340662956f, 0.403876423835754f, 0.205549195408821f, 0.404102355241776f,
+  0.205859228968620f, 0.404328078031540f, 0.206169426441193f, 0.404553562402725f,
+  0.206479802727699f, 0.404778808355331f, 0.206790357828140f, 0.405003815889359f,
+  0.207101076841354f, 0.405228585004807f, 0.207411959767342f, 0.405453115701675f,
+  0.207723021507263f, 0.405677437782288f, 0.208034262061119f, 0.405901491641998f,
+  0.208345666527748f, 0.406125307083130f, 0.208657249808311f, 0.406348884105682f,
+  0.208969011902809f, 0.406572192907333f, 0.209280923008919f, 0.406795293092728f,
+  0.209593027830124f, 0.407018154859543f, 0.209905281662941f, 0.407240778207779f,
+  0.210217714309692f, 0.407463163137436f, 0.210530325770378f, 0.407685309648514f,
+  0.210843101143837f, 0.407907217741013f, 0.211156040430069f, 0.408128857612610f,
+  0.211469158530235f, 0.408350288867950f, 0.211782455444336f, 0.408571451902390f,
+  0.212095901370049f, 0.408792406320572f, 0.212409526109695f, 0.409013092517853f,
+  0.212723329663277f, 0.409233570098877f, 0.213037282228470f, 0.409453779459000f,
+  0.213351413607597f, 0.409673750400543f, 0.213665723800659f, 0.409893482923508f,
+  0.213980183005333f, 0.410112977027893f, 0.214294821023941f, 0.410332232713699f,
+  0.214609622955322f, 0.410551249980927f, 0.214924603700638f, 0.410770028829575f,
+  0.215239733457565f, 0.410988569259644f, 0.215555042028427f, 0.411206841468811f,
+  0.215870529413223f, 0.411424905061722f, 0.216186165809631f, 0.411642700433731f,
+  0.216501981019974f, 0.411860257387161f, 0.216817945241928f, 0.412077575922012f,
+  0.217134088277817f, 0.412294656038284f, 0.217450410127640f, 0.412511497735977f,
+  0.217766880989075f, 0.412728071212769f, 0.218083515763283f, 0.412944436073303f,
+  0.218400329351425f, 0.413160532712936f, 0.218717306852341f, 0.413376390933990f,
+  0.219034433364868f, 0.413592010736465f, 0.219351738691330f, 0.413807392120361f,
+  0.219669207930565f, 0.414022535085678f, 0.219986841082573f, 0.414237409830093f,
+  0.220304638147354f, 0.414452046155930f, 0.220622614026070f, 0.414666473865509f,
+  0.220940738916397f, 0.414880603551865f, 0.221259027719498f, 0.415094524621964f,
+  0.221577480435371f, 0.415308207273483f, 0.221896097064018f, 0.415521621704102f,
+  0.222214877605438f, 0.415734797716141f, 0.222533836960793f, 0.415947735309601f,
+  0.222852945327759f, 0.416160434484482f, 0.223172217607498f, 0.416372895240784f,
+  0.223491653800011f, 0.416585087776184f, 0.223811239004135f, 0.416797041893005f,
+  0.224131003022194f, 0.417008757591248f, 0.224450930953026f, 0.417220205068588f,
+  0.224771007895470f, 0.417431443929672f, 0.225091263651848f, 0.417642414569855f,
+  0.225411668419838f, 0.417853146791458f, 0.225732237100601f, 0.418063640594482f,
+  0.226052969694138f, 0.418273866176605f, 0.226373866200447f, 0.418483853340149f,
+  0.226694911718369f, 0.418693602085114f, 0.227016136050224f, 0.418903112411499f,
+  0.227337509393692f, 0.419112354516983f, 0.227659046649933f, 0.419321358203888f,
+  0.227980732917786f, 0.419530123472214f, 0.228302597999573f, 0.419738620519638f,
+  0.228624612092972f, 0.419946908950806f, 0.228946775197983f, 0.420154929161072f,
+  0.229269117116928f, 0.420362681150436f, 0.229591608047485f, 0.420570224523544f,
+  0.229914262890816f, 0.420777499675751f, 0.230237081646919f, 0.420984506607056f,
+  0.230560049414635f, 0.421191304922104f, 0.230883181095123f, 0.421397835016251f,
+  0.231206461787224f, 0.421604126691818f, 0.231529906392097f, 0.421810150146484f,
+  0.231853514909744f, 0.422015935182571f, 0.232177272439003f, 0.422221481800079f,
+  0.232501193881035f, 0.422426789999008f, 0.232825264334679f, 0.422631829977036f,
+  0.233149498701096f, 0.422836631536484f, 0.233473882079124f, 0.423041164875031f,
+  0.233798429369926f, 0.423245459794998f, 0.234123140573502f, 0.423449516296387f,
+  0.234448000788689f, 0.423653304576874f, 0.234773010015488f, 0.423856884241104f,
+  0.235098183155060f, 0.424060165882111f, 0.235423520207405f, 0.424263238906860f,
+  0.235749006271362f, 0.424466013908386f, 0.236074641346931f, 0.424668580293655f,
+  0.236400425434113f, 0.424870878458023f, 0.236726388335228f, 0.425072938203812f,
+  0.237052485346794f, 0.425274729728699f, 0.237378746271133f, 0.425476282835007f,
+  0.237705156207085f, 0.425677597522736f, 0.238031730055809f, 0.425878643989563f,
+  0.238358452916145f, 0.426079452037811f, 0.238685324788094f, 0.426279991865158f,
+  0.239012360572815f, 0.426480293273926f, 0.239339530467987f, 0.426680356264114f,
+  0.239666879177094f, 0.426880151033401f, 0.239994361996651f, 0.427079707384110f,
+  0.240322008728981f, 0.427278995513916f, 0.240649804472923f, 0.427478045225143f,
+  0.240977749228477f, 0.427676826715469f, 0.241305842995644f, 0.427875369787216f,
+  0.241634100675583f, 0.428073674440384f, 0.241962507367134f, 0.428271710872650f,
+  0.242291063070297f, 0.428469479084015f, 0.242619767785072f, 0.428667008876801f,
+  0.242948621511459f, 0.428864300251007f, 0.243277639150620f, 0.429061323404312f,
+  0.243606805801392f, 0.429258108139038f, 0.243936106562614f, 0.429454624652863f,
+  0.244265571236610f, 0.429650902748108f, 0.244595184922218f, 0.429846942424774f,
+  0.244924947619438f, 0.430042684078217f, 0.245254859328270f, 0.430238217115402f,
+  0.245584934949875f, 0.430433481931686f, 0.245915144681931f, 0.430628478527069f,
+  0.246245503425598f, 0.430823236703873f, 0.246576011180878f, 0.431017726659775f,
+  0.246906682848930f, 0.431211978197098f, 0.247237488627434f, 0.431405961513519f,
+  0.247568443417549f, 0.431599706411362f, 0.247899547219276f, 0.431793183088303f,
+  0.248230814933777f, 0.431986421346664f, 0.248562216758728f, 0.432179391384125f,
+  0.248893767595291f, 0.432372123003006f, 0.249225467443466f, 0.432564586400986f,
+  0.249557301402092f, 0.432756811380386f, 0.249889299273491f, 0.432948768138886f,
+  0.250221431255341f, 0.433140486478806f, 0.250553727149963f, 0.433331936597824f,
+  0.250886172056198f, 0.433523118495941f, 0.251218736171722f, 0.433714061975479f,
+  0.251551479101181f, 0.433904737234116f, 0.251884341239929f, 0.434095174074173f,
+  0.252217382192612f, 0.434285342693329f, 0.252550542354584f, 0.434475272893906f,
+  0.252883851528168f, 0.434664934873581f, 0.253217309713364f, 0.434854328632355f,
+  0.253550916910172f, 0.435043483972549f, 0.253884643316269f, 0.435232400894165f,
+  0.254218548536301f, 0.435421019792557f, 0.254552572965622f, 0.435609430074692f,
+  0.254886746406555f, 0.435797542333603f, 0.255221068859100f, 0.435985416173935f,
+  0.255555540323257f, 0.436173021793365f, 0.255890160799026f, 0.436360388994217f,
+  0.256224930286407f, 0.436547487974167f, 0.256559818983078f, 0.436734348535538f,
+  0.256894856691360f, 0.436920911073685f, 0.257230043411255f, 0.437107264995575f,
+  0.257565379142761f, 0.437293320894241f, 0.257900834083557f, 0.437479138374329f,
+  0.258236467838287f, 0.437664687633514f, 0.258572220802307f, 0.437849998474121f,
+  0.258908122777939f, 0.438035041093826f, 0.259244143962860f, 0.438219845294952f,
+  0.259580343961716f, 0.438404351472855f, 0.259916663169861f, 0.438588619232178f,
+  0.260253131389618f, 0.438772648572922f, 0.260589718818665f, 0.438956409692764f,
+  0.260926485061646f, 0.439139902591705f, 0.261263370513916f, 0.439323127269745f,
+  0.261600375175476f, 0.439506113529205f, 0.261937558650970f, 0.439688831567764f,
+  0.262274861335754f, 0.439871311187744f, 0.262612313032150f, 0.440053492784500f,
+  0.262949883937836f, 0.440235435962677f, 0.263287603855133f, 0.440417140722275f,
+  0.263625472784042f, 0.440598547458649f, 0.263963490724564f, 0.440779715776443f,
+  0.264301627874374f, 0.440960645675659f, 0.264639914035797f, 0.441141277551651f,
+  0.264978319406509f, 0.441321671009064f, 0.265316903591156f, 0.441501796245575f,
+  0.265655577182770f, 0.441681683063507f, 0.265994429588318f, 0.441861271858215f,
+  0.266333401203156f, 0.442040622234344f, 0.266672492027283f, 0.442219734191895f,
+  0.267011761665344f, 0.442398548126221f, 0.267351150512695f, 0.442577123641968f,
+  0.267690658569336f, 0.442755430936813f, 0.268030315637589f, 0.442933470010757f,
+  0.268370121717453f, 0.443111270666122f, 0.268710047006607f, 0.443288803100586f,
+  0.269050091505051f, 0.443466067314148f, 0.269390314817429f, 0.443643063306808f,
+  0.269730657339096f, 0.443819820880890f, 0.270071119070053f, 0.443996280431747f,
+  0.270411729812622f, 0.444172531366348f, 0.270752459764481f, 0.444348484277725f,
+  0.271093338727951f, 0.444524168968201f, 0.271434366703033f, 0.444699615240097f,
+  0.271775513887405f, 0.444874793291092f, 0.272116780281067f, 0.445049703121185f,
+  0.272458195686340f, 0.445224374532700f, 0.272799760103226f, 0.445398747920990f,
+  0.273141443729401f, 0.445572882890701f, 0.273483246564865f, 0.445746749639511f,
+  0.273825198411942f, 0.445920348167419f, 0.274167299270630f, 0.446093708276749f,
+  0.274509519338608f, 0.446266770362854f, 0.274851858615875f, 0.446439594030380f,
+  0.275194346904755f, 0.446612149477005f, 0.275536954402924f, 0.446784436702728f,
+  0.275879681110382f, 0.446956485509872f, 0.276222556829453f, 0.447128236293793f,
+  0.276565581560135f, 0.447299748659134f, 0.276908725500107f, 0.447470992803574f,
+  0.277251988649368f, 0.447641968727112f, 0.277595400810242f, 0.447812676429749f,
+  0.277938932180405f, 0.447983115911484f, 0.278282582759857f, 0.448153316974640f,
+  0.278626382350922f, 0.448323249816895f, 0.278970301151276f, 0.448492884635925f,
+  0.279314368963242f, 0.448662281036377f, 0.279658555984497f, 0.448831409215927f,
+  0.280002862215042f, 0.449000298976898f, 0.280347317457199f, 0.449168890714645f,
+  0.280691891908646f, 0.449337244033813f, 0.281036585569382f, 0.449505299329758f,
+  0.281381398439407f, 0.449673116207123f, 0.281726360321045f, 0.449840664863586f,
+  0.282071471214294f, 0.450007945299149f, 0.282416671514511f, 0.450174957513809f,
+  0.282762020826340f, 0.450341701507568f, 0.283107489347458f, 0.450508207082748f,
+  0.283453077077866f, 0.450674414634705f, 0.283798813819885f, 0.450840383768082f,
+  0.284144669771194f, 0.451006084680557f, 0.284490644931793f, 0.451171487569809f,
+  0.284836769104004f, 0.451336652040482f, 0.285182982683182f, 0.451501548290253f,
+  0.285529345273972f, 0.451666176319122f, 0.285875827074051f, 0.451830536127090f,
+  0.286222457885742f, 0.451994657516479f, 0.286569178104401f, 0.452158480882645f,
+  0.286916047334671f, 0.452322036027908f, 0.287263035774231f, 0.452485352754593f,
+  0.287610173225403f, 0.452648371458054f, 0.287957400083542f, 0.452811151742935f,
+  0.288304775953293f, 0.452973634004593f, 0.288652241230011f, 0.453135877847672f,
+  0.288999855518341f, 0.453297853469849f, 0.289347589015961f, 0.453459560871124f,
+  0.289695471525192f, 0.453621000051498f, 0.290043443441391f, 0.453782171010971f,
+  0.290391564369202f, 0.453943043947220f, 0.290739774703979f, 0.454103678464890f,
+  0.291088134050369f, 0.454264044761658f, 0.291436612606049f, 0.454424172639847f,
+  0.291785210371017f, 0.454584002494812f, 0.292133957147598f, 0.454743564128876f,
+  0.292482793331146f, 0.454902857542038f, 0.292831748723984f, 0.455061882734299f,
+  0.293180853128433f, 0.455220639705658f, 0.293530046939850f, 0.455379128456116f,
+  0.293879389762878f, 0.455537378787994f, 0.294228851795197f, 0.455695331096649f,
+  0.294578403234482f, 0.455853015184402f, 0.294928103685379f, 0.456010431051254f,
+  0.295277923345566f, 0.456167578697205f, 0.295627862215042f, 0.456324487924576f,
+  0.295977920293808f, 0.456481099128723f, 0.296328097581863f, 0.456637442111969f,
+  0.296678394079208f, 0.456793516874313f, 0.297028809785843f, 0.456949323415756f,
+  0.297379344701767f, 0.457104891538620f, 0.297729998826981f, 0.457260161638260f,
+  0.298080772161484f, 0.457415163516998f, 0.298431664705276f, 0.457569897174835f,
+  0.298782676458359f, 0.457724362611771f, 0.299133807420731f, 0.457878559827805f,
+  0.299485057592392f, 0.458032488822937f, 0.299836426973343f, 0.458186149597168f,
+  0.300187885761261f, 0.458339542150497f, 0.300539493560791f, 0.458492636680603f,
+  0.300891220569611f, 0.458645492792130f, 0.301243066787720f, 0.458798080682755f,
+  0.301595002412796f, 0.458950400352478f, 0.301947087049484f, 0.459102421998978f,
+  0.302299261093140f, 0.459254205226898f, 0.302651554346085f, 0.459405690431595f,
+  0.303003966808319f, 0.459556937217712f, 0.303356528282166f, 0.459707885980606f,
+  0.303709149360657f, 0.459858566522598f, 0.304061919450760f, 0.460008978843689f,
+  0.304414808750153f, 0.460159152746201f, 0.304767817258835f, 0.460309028625488f,
+  0.305120915174484f, 0.460458606481552f, 0.305474132299423f, 0.460607945919037f,
+  0.305827468633652f, 0.460757017135620f, 0.306180924177170f, 0.460905820131302f,
+  0.306534498929977f, 0.461054325103760f, 0.306888192892075f, 0.461202591657639f,
+  0.307241976261139f, 0.461350560188293f, 0.307595878839493f, 0.461498260498047f,
+  0.307949900627136f, 0.461645722389221f, 0.308304041624069f, 0.461792886257172f,
+  0.308658272027969f, 0.461939752101898f, 0.309012651443481f, 0.462086379528046f,
+  0.309367120265961f, 0.462232738733292f, 0.309721708297729f, 0.462378799915314f,
+  0.310076385736465f, 0.462524622678757f, 0.310431212186813f, 0.462670147418976f,
+  0.310786128044128f, 0.462815403938293f, 0.311141163110733f, 0.462960392236710f,
+  0.311496287584305f, 0.463105112314224f, 0.311851561069489f, 0.463249564170837f,
+  0.312206923961639f, 0.463393747806549f, 0.312562376260757f, 0.463537633419037f,
+  0.312917977571487f, 0.463681250810623f, 0.313273668289185f, 0.463824629783630f,
+  0.313629478216171f, 0.463967710733414f, 0.313985377550125f, 0.464110493659973f,
+  0.314341396093369f, 0.464253038167953f, 0.314697533845901f, 0.464395314455032f,
+  0.315053790807724f, 0.464537292718887f, 0.315410137176514f, 0.464679002761841f,
+  0.315766572952271f, 0.464820444583893f, 0.316123157739639f, 0.464961618185043f,
+  0.316479831933975f, 0.465102523565292f, 0.316836595535278f, 0.465243130922318f,
+  0.317193508148193f, 0.465383470058441f, 0.317550510168076f, 0.465523540973663f,
+  0.317907601594925f, 0.465663343667984f, 0.318264812231064f, 0.465802878141403f,
+  0.318622142076492f, 0.465942144393921f, 0.318979561328888f, 0.466081112623215f,
+  0.319337099790573f, 0.466219812631607f, 0.319694727659225f, 0.466358244419098f,
+  0.320052474737167f, 0.466496407985687f, 0.320410341024399f, 0.466634273529053f,
+  0.320768296718597f, 0.466771900653839f, 0.321126341819763f, 0.466909229755402f,
+  0.321484506130219f, 0.467046260833740f, 0.321842789649963f, 0.467183053493500f,
+  0.322201162576675f, 0.467319577932358f, 0.322559654712677f, 0.467455804347992f,
+  0.322918236255646f, 0.467591762542725f, 0.323276937007904f, 0.467727422714233f,
+  0.323635727167130f, 0.467862844467163f, 0.323994606733322f, 0.467997968196869f,
+  0.324353635311127f, 0.468132823705673f, 0.324712723493576f, 0.468267410993576f,
+  0.325071930885315f, 0.468401730060577f, 0.325431257486343f, 0.468535751104355f,
+  0.325790673494339f, 0.468669503927231f, 0.326150178909302f, 0.468802988529205f,
+  0.326509803533554f, 0.468936175107956f, 0.326869517564774f, 0.469069123268127f,
+  0.327229350805283f, 0.469201773405075f, 0.327589273452759f, 0.469334155321121f,
+  0.327949285507202f, 0.469466239213943f, 0.328309416770935f, 0.469598054885864f,
+  0.328669637441635f, 0.469729602336884f, 0.329029977321625f, 0.469860881567001f,
+  0.329390406608582f, 0.469991862773895f, 0.329750925302505f, 0.470122605562210f,
+  0.330111563205719f, 0.470253020524979f, 0.330472290515900f, 0.470383197069168f,
+  0.330833107233047f, 0.470513075590134f, 0.331194043159485f, 0.470642685890198f,
+  0.331555068492889f, 0.470772027969360f, 0.331916213035584f, 0.470901101827621f,
+  0.332277417182922f, 0.471029877662659f, 0.332638740539551f, 0.471158385276794f,
+  0.333000183105469f, 0.471286594867706f, 0.333361685276031f, 0.471414536237717f,
+  0.333723306655884f, 0.471542209386826f, 0.334085017442703f, 0.471669614315033f,
+  0.334446847438812f, 0.471796721220016f, 0.334808766841888f, 0.471923559904099f,
+  0.335170775651932f, 0.472050130367279f, 0.335532873868942f, 0.472176402807236f,
+  0.335895091295242f, 0.472302407026291f, 0.336257368326187f, 0.472428143024445f,
+  0.336619764566422f, 0.472553610801697f, 0.336982280015945f, 0.472678780555725f,
+  0.337344855070114f, 0.472803652286530f, 0.337707549333572f, 0.472928285598755f,
+  0.338070303201675f, 0.473052620887756f, 0.338433176279068f, 0.473176687955856f,
+  0.338796168565750f, 0.473300457000732f, 0.339159220457077f, 0.473423957824707f,
+  0.339522391557693f, 0.473547190427780f, 0.339885622262955f, 0.473670125007629f,
+  0.340248972177505f, 0.473792791366577f, 0.340612411499023f, 0.473915189504623f,
+  0.340975970029831f, 0.474037289619446f, 0.341339588165283f, 0.474159121513367f,
+  0.341703325510025f, 0.474280685186386f, 0.342067122459412f, 0.474401950836182f,
+  0.342431038618088f, 0.474522948265076f, 0.342795044183731f, 0.474643647670746f,
+  0.343159139156342f, 0.474764078855515f, 0.343523323535919f, 0.474884241819382f,
+  0.343887597322464f, 0.475004136562347f, 0.344251960515976f, 0.475123733282089f,
+  0.344616413116455f, 0.475243031978607f, 0.344980984926224f, 0.475362062454224f,
+  0.345345616340637f, 0.475480824708939f, 0.345710366964340f, 0.475599318742752f,
+  0.346075177192688f, 0.475717514753342f, 0.346440106630325f, 0.475835442543030f,
+  0.346805095672607f, 0.475953072309494f, 0.347170203924179f, 0.476070433855057f,
+  0.347535371780396f, 0.476187497377396f, 0.347900658845901f, 0.476304292678833f,
+  0.348266035318375f, 0.476420819759369f, 0.348631471395493f, 0.476537048816681f,
+  0.348997026681900f, 0.476653009653091f, 0.349362671375275f, 0.476768702268600f,
+  0.349728375673294f, 0.476884096860886f, 0.350094199180603f, 0.476999223232269f,
+  0.350460082292557f, 0.477114051580429f, 0.350826084613800f, 0.477228611707687f,
+  0.351192146539688f, 0.477342873811722f, 0.351558297872543f, 0.477456867694855f,
+  0.351924568414688f, 0.477570593357086f, 0.352290898561478f, 0.477684020996094f,
+  0.352657318115234f, 0.477797180414200f, 0.353023827075958f, 0.477910041809082f,
+  0.353390425443649f, 0.478022634983063f, 0.353757113218308f, 0.478134930133820f,
+  0.354123860597610f, 0.478246957063675f, 0.354490727186203f, 0.478358715772629f,
+  0.354857653379440f, 0.478470176458359f, 0.355224698781967f, 0.478581339120865f,
+  0.355591803789139f, 0.478692263364792f, 0.355958998203278f, 0.478802859783173f,
+  0.356326282024384f, 0.478913217782974f, 0.356693625450134f, 0.479023247957230f,
+  0.357061088085175f, 0.479133039712906f, 0.357428610324860f, 0.479242533445358f,
+  0.357796221971512f, 0.479351729154587f, 0.358163923025131f, 0.479460656642914f,
+  0.358531713485718f, 0.479569315910339f, 0.358899593353271f, 0.479677677154541f,
+  0.359267532825470f, 0.479785770177841f, 0.359635561704636f, 0.479893565177917f,
+  0.360003679990768f, 0.480001062154770f, 0.360371887683868f, 0.480108320713043f,
+  0.360740154981613f, 0.480215251445770f, 0.361108511686325f, 0.480321943759918f,
+  0.361476957798004f, 0.480428308248520f, 0.361845493316650f, 0.480534434318542f,
+  0.362214088439941f, 0.480640232563019f, 0.362582772970200f, 0.480745792388916f,
+  0.362951546907425f, 0.480851024389267f, 0.363320380449295f, 0.480956017971039f,
+  0.363689333200455f, 0.481060713529587f, 0.364058345556259f, 0.481165111064911f,
+  0.364427417516708f, 0.481269240379334f, 0.364796578884125f, 0.481373071670532f,
+  0.365165829658508f, 0.481476634740829f, 0.365535169839859f, 0.481579899787903f,
+  0.365904569625854f, 0.481682896614075f, 0.366274058818817f, 0.481785595417023f,
+  0.366643607616425f, 0.481888025999069f, 0.367013275623322f, 0.481990188360214f,
+  0.367382973432541f, 0.482092022895813f, 0.367752790451050f, 0.482193619012833f,
+  0.368122667074203f, 0.482294887304306f, 0.368492603302002f, 0.482395917177200f,
+  0.368862658739090f, 0.482496619224548f, 0.369232743978500f, 0.482597053050995f,
+  0.369602948427200f, 0.482697218656540f, 0.369973212480545f, 0.482797086238861f,
+  0.370343536138535f, 0.482896685600281f, 0.370713949203491f, 0.482995986938477f,
+  0.371084451675415f, 0.483094990253448f, 0.371455013751984f, 0.483193725347519f,
+  0.371825665235519f, 0.483292192220688f, 0.372196376323700f, 0.483390361070633f,
+  0.372567176818848f, 0.483488231897354f, 0.372938036918640f, 0.483585834503174f,
+  0.373308986425400f, 0.483683139085770f, 0.373679995536804f, 0.483780175447464f,
+  0.374051094055176f, 0.483876913785934f, 0.374422252178192f, 0.483973383903503f,
+  0.374793499708176f, 0.484069555997849f, 0.375164806842804f, 0.484165430068970f,
+  0.375536203384399f, 0.484261035919189f, 0.375907659530640f, 0.484356373548508f,
+  0.376279205083847f, 0.484451413154602f, 0.376650810241699f, 0.484546154737473f,
+  0.377022475004196f, 0.484640628099442f, 0.377394229173660f, 0.484734803438187f,
+  0.377766042947769f, 0.484828680753708f, 0.378137946128845f, 0.484922289848328f,
+  0.378509908914566f, 0.485015630722046f, 0.378881961107254f, 0.485108673572540f,
+  0.379254043102264f, 0.485201418399811f, 0.379626244306564f, 0.485293895006180f,
+  0.379998475313187f, 0.485386073589325f, 0.380370795726776f, 0.485477954149246f,
+  0.380743205547333f, 0.485569566488266f, 0.381115674972534f, 0.485660910606384f,
+  0.381488204002380f, 0.485751956701279f, 0.381860792636871f, 0.485842704772949f,
+  0.382233470678329f, 0.485933154821396f, 0.382606208324432f, 0.486023366451263f,
+  0.382979035377502f, 0.486113250255585f, 0.383351892232895f, 0.486202865839005f,
+  0.383724838495255f, 0.486292183399200f, 0.384097874164581f, 0.486381232738495f,
+  0.384470939636230f, 0.486469984054565f, 0.384844094514847f, 0.486558437347412f,
+  0.385217308998108f, 0.486646622419357f, 0.385590612888336f, 0.486734509468079f,
+  0.385963946580887f, 0.486822128295898f, 0.386337369680405f, 0.486909449100494f,
+  0.386710882186890f, 0.486996471881866f, 0.387084424495697f, 0.487083226442337f,
+  0.387458056211472f, 0.487169682979584f, 0.387831717729568f, 0.487255871295929f,
+  0.388205498456955f, 0.487341761589050f, 0.388579308986664f, 0.487427353858948f,
+  0.388953179121017f, 0.487512677907944f, 0.389327138662338f, 0.487597703933716f,
+  0.389701157808304f, 0.487682431936264f, 0.390075236558914f, 0.487766891717911f,
+  0.390449374914169f, 0.487851053476334f, 0.390823602676392f, 0.487934947013855f,
+  0.391197860240936f, 0.488018542528152f, 0.391572207212448f, 0.488101840019226f,
+  0.391946613788605f, 0.488184869289398f, 0.392321079969406f, 0.488267600536346f,
+  0.392695605754852f, 0.488350033760071f, 0.393070191144943f, 0.488432198762894f,
+  0.393444836139679f, 0.488514065742493f, 0.393819570541382f, 0.488595664501190f,
+  0.394194334745407f, 0.488676935434341f, 0.394569188356400f, 0.488757967948914f,
+  0.394944071769714f, 0.488838672637939f, 0.395319044589996f, 0.488919109106064f,
+  0.395694077014923f, 0.488999247550964f, 0.396069169044495f, 0.489079117774963f,
+  0.396444320678711f, 0.489158689975739f, 0.396819531917572f, 0.489237964153290f,
+  0.397194802761078f, 0.489316970109940f, 0.397570133209229f, 0.489395678043365f,
+  0.397945523262024f, 0.489474087953568f, 0.398320972919464f, 0.489552229642868f,
+  0.398696482181549f, 0.489630073308945f, 0.399072051048279f, 0.489707618951797f,
+  0.399447679519653f, 0.489784896373749f, 0.399823367595673f, 0.489861875772476f,
+  0.400199115276337f, 0.489938557147980f, 0.400574922561646f, 0.490014940500259f,
+  0.400950789451599f, 0.490091055631638f, 0.401326715946198f, 0.490166902542114f,
+  0.401702702045441f, 0.490242421627045f, 0.402078747749329f, 0.490317672491074f,
+  0.402454853057861f, 0.490392625331879f, 0.402830988168716f, 0.490467309951782f,
+  0.403207212686539f, 0.490541696548462f, 0.403583467006683f, 0.490615785121918f,
+  0.403959810733795f, 0.490689605474472f, 0.404336184263229f, 0.490763127803802f,
+  0.404712617397308f, 0.490836352109909f, 0.405089110136032f, 0.490909278392792f,
+  0.405465662479401f, 0.490981936454773f, 0.405842274427414f, 0.491054296493530f,
+  0.406218945980072f, 0.491126358509064f, 0.406595647335052f, 0.491198152303696f,
+  0.406972438097000f, 0.491269648075104f, 0.407349258661270f, 0.491340845823288f,
+  0.407726138830185f, 0.491411775350571f, 0.408103078603745f, 0.491482406854630f,
+  0.408480048179626f, 0.491552740335464f, 0.408857107162476f, 0.491622805595398f,
+  0.409234195947647f, 0.491692543029785f, 0.409611344337463f, 0.491762012243271f,
+  0.409988552331924f, 0.491831213235855f, 0.410365819931030f, 0.491900116205215f,
+  0.410743117332459f, 0.491968721151352f, 0.411120474338531f, 0.492037028074265f,
+  0.411497890949249f, 0.492105036973953f, 0.411875367164612f, 0.492172777652740f,
+  0.412252873182297f, 0.492240220308304f, 0.412630438804626f, 0.492307394742966f,
+  0.413008064031601f, 0.492374241352081f, 0.413385748863220f, 0.492440819740295f,
+  0.413763463497162f, 0.492507129907608f, 0.414141237735748f, 0.492573112249374f,
+  0.414519041776657f, 0.492638826370239f, 0.414896935224533f, 0.492704242467880f,
+  0.415274858474731f, 0.492769360542297f, 0.415652841329575f, 0.492834210395813f,
+  0.416030853986740f, 0.492898762226105f, 0.416408926248550f, 0.492963016033173f,
+  0.416787058115005f, 0.493026971817017f, 0.417165219783783f, 0.493090659379959f,
+  0.417543441057205f, 0.493154048919678f, 0.417921721935272f, 0.493217140436172f,
+  0.418300032615662f, 0.493279963731766f, 0.418678402900696f, 0.493342459201813f,
+  0.419056802988052f, 0.493404686450958f, 0.419435262680054f, 0.493466645479202f,
+  0.419813781976700f, 0.493528276681900f, 0.420192331075668f, 0.493589639663696f,
+  0.420570939779282f, 0.493650704622269f, 0.420949578285217f, 0.493711471557617f,
+  0.421328276395798f, 0.493771970272064f, 0.421707004308701f, 0.493832170963287f,
+  0.422085791826248f, 0.493892073631287f, 0.422464638948441f, 0.493951678276062f,
+  0.422843515872955f, 0.494011014699936f, 0.423222452402115f, 0.494070053100586f,
+  0.423601418733597f, 0.494128793478012f, 0.423980414867401f, 0.494187235832214f,
+  0.424359470605850f, 0.494245409965515f, 0.424738585948944f, 0.494303256273270f,
+  0.425117731094360f, 0.494360834360123f, 0.425496935844421f, 0.494418144226074f,
+  0.425876170396805f, 0.494475126266479f, 0.426255434751511f, 0.494531840085983f,
+  0.426634758710861f, 0.494588255882263f, 0.427014142274857f, 0.494644373655319f,
+  0.427393525838852f, 0.494700223207474f, 0.427772998809814f, 0.494755744934082f,
+  0.428152471780777f, 0.494810998439789f, 0.428532034158707f, 0.494865983724594f,
+  0.428911596536636f, 0.494920641183853f, 0.429291218519211f, 0.494975030422211f,
+  0.429670870304108f, 0.495029091835022f, 0.430050581693649f, 0.495082914829254f,
+  0.430430322885513f, 0.495136409997940f, 0.430810123682022f, 0.495189607143402f,
+  0.431189924478531f, 0.495242536067963f, 0.431569814682007f, 0.495295166969299f,
+  0.431949704885483f, 0.495347499847412f, 0.432329654693604f, 0.495399564504623f,
+  0.432709634304047f, 0.495451331138611f, 0.433089673519135f, 0.495502769947052f,
+  0.433469742536545f, 0.495553970336914f, 0.433849841356277f, 0.495604842901230f,
+  0.434229999780655f, 0.495655417442322f, 0.434610158205032f, 0.495705723762512f,
+  0.434990376234055f, 0.495755732059479f, 0.435370653867722f, 0.495805442333221f,
+  0.435750931501389f, 0.495854884386063f, 0.436131268739700f, 0.495903998613358f,
+  0.436511665582657f, 0.495952844619751f, 0.436892062425613f, 0.496001392602921f,
+  0.437272518873215f, 0.496049642562866f, 0.437653005123138f, 0.496097624301910f,
+  0.438033521175385f, 0.496145308017731f, 0.438414067029953f, 0.496192663908005f,
+  0.438794672489166f, 0.496239781379700f, 0.439175277948380f, 0.496286571025848f,
+  0.439555943012238f, 0.496333062648773f, 0.439936667680740f, 0.496379286050797f,
+  0.440317392349243f, 0.496425211429596f, 0.440698176622391f, 0.496470838785172f,
+  0.441078960895538f, 0.496516168117523f, 0.441459804773331f, 0.496561229228973f,
+  0.441840678453445f, 0.496605962514877f, 0.442221581935883f, 0.496650427579880f,
+  0.442602545022964f, 0.496694594621658f, 0.442983508110046f, 0.496738493442535f,
+  0.443364530801773f, 0.496782064437866f, 0.443745553493500f, 0.496825367212296f,
+  0.444126635789871f, 0.496868371963501f, 0.444507747888565f, 0.496911078691483f,
+  0.444888889789581f, 0.496953487396240f, 0.445270061492920f, 0.496995598077774f,
+  0.445651292800903f, 0.497037440538406f, 0.446032524108887f, 0.497078984975815f,
+  0.446413785219193f, 0.497120231389999f, 0.446795076131821f, 0.497161179780960f,
+  0.447176426649094f, 0.497201830148697f, 0.447557777166367f, 0.497242212295532f,
+  0.447939187288284f, 0.497282296419144f, 0.448320597410202f, 0.497322082519531f,
+  0.448702067136765f, 0.497361570596695f, 0.449083566665649f, 0.497400760650635f,
+  0.449465066194534f, 0.497439652681351f, 0.449846625328064f, 0.497478276491165f,
+  0.450228184461594f, 0.497516602277756f, 0.450609803199768f, 0.497554630041122f,
+  0.450991421937943f, 0.497592359781265f, 0.451373100280762f, 0.497629791498184f,
+  0.451754778623581f, 0.497666954994202f, 0.452136516571045f, 0.497703820466995f,
+  0.452518254518509f, 0.497740387916565f, 0.452900022268295f, 0.497776657342911f,
+  0.453281819820404f, 0.497812628746033f, 0.453663676977158f, 0.497848302125931f,
+  0.454045534133911f, 0.497883707284927f, 0.454427421092987f, 0.497918814420700f,
+  0.454809308052063f, 0.497953623533249f, 0.455191254615784f, 0.497988134622574f,
+  0.455573230981827f, 0.498022347688675f, 0.455955207347870f, 0.498056292533875f,
+  0.456337243318558f, 0.498089909553528f, 0.456719279289246f, 0.498123258352280f,
+  0.457101345062256f, 0.498156309127808f, 0.457483440637589f, 0.498189061880112f,
+  0.457865566015244f, 0.498221516609192f, 0.458247691392899f, 0.498253703117371f,
+  0.458629876375198f, 0.498285561800003f, 0.459012061357498f, 0.498317152261734f,
+  0.459394276142120f, 0.498348444700241f, 0.459776520729065f, 0.498379439115524f,
+  0.460158795118332f, 0.498410135507584f, 0.460541069507599f, 0.498440563678741f,
+  0.460923373699188f, 0.498470664024353f, 0.461305707693100f, 0.498500496149063f,
+  0.461688071489334f, 0.498530030250549f, 0.462070435285568f, 0.498559266328812f,
+  0.462452858686447f, 0.498588204383850f, 0.462835282087326f, 0.498616874217987f,
+  0.463217705488205f, 0.498645216226578f, 0.463600188493729f, 0.498673290014267f,
+  0.463982671499252f, 0.498701065778732f, 0.464365184307098f, 0.498728543519974f,
+  0.464747726917267f, 0.498755723237991f, 0.465130269527435f, 0.498782604932785f,
+  0.465512841939926f, 0.498809218406677f, 0.465895414352417f, 0.498835533857346f,
+  0.466278046369553f, 0.498861521482468f, 0.466660678386688f, 0.498887240886688f,
+  0.467043310403824f, 0.498912662267685f, 0.467426002025604f, 0.498937815427780f,
+  0.467808693647385f, 0.498962640762329f, 0.468191385269165f, 0.498987197875977f,
+  0.468574106693268f, 0.499011427164078f, 0.468956857919693f, 0.499035388231277f,
+  0.469339638948441f, 0.499059051275253f, 0.469722419977188f, 0.499082416296005f,
+  0.470105201005936f, 0.499105513095856f, 0.470488041639328f, 0.499128282070160f,
+  0.470870882272720f, 0.499150782823563f, 0.471253722906113f, 0.499172955751419f,
+  0.471636593341827f, 0.499194860458374f, 0.472019463777542f, 0.499216467142105f,
+  0.472402364015579f, 0.499237775802612f, 0.472785294055939f, 0.499258816242218f,
+  0.473168224096298f, 0.499279528856277f, 0.473551183938980f, 0.499299973249435f,
+  0.473934143781662f, 0.499320119619370f, 0.474317133426666f, 0.499339967966080f,
+  0.474700123071671f, 0.499359518289566f, 0.475083142518997f, 0.499378770589828f,
+  0.475466161966324f, 0.499397724866867f, 0.475849211215973f, 0.499416410923004f,
+  0.476232260465622f, 0.499434769153595f, 0.476615339517593f, 0.499452859163284f,
+  0.476998418569565f, 0.499470651149750f, 0.477381497621536f, 0.499488145112991f,
+  0.477764606475830f, 0.499505341053009f, 0.478147745132446f, 0.499522238969803f,
+  0.478530883789063f, 0.499538868665695f, 0.478914022445679f, 0.499555170536041f,
+  0.479297190904617f, 0.499571204185486f, 0.479680359363556f, 0.499586939811707f,
+  0.480063527822495f, 0.499602377414703f, 0.480446726083755f, 0.499617516994476f,
+  0.480829954147339f, 0.499632388353348f, 0.481213152408600f, 0.499646931886673f,
+  0.481596380472183f, 0.499661177396774f, 0.481979638338089f, 0.499675154685974f,
+  0.482362866401672f, 0.499688833951950f, 0.482746154069901f, 0.499702215194702f,
+  0.483129411935806f, 0.499715298414230f, 0.483512699604034f, 0.499728083610535f,
+  0.483895987272263f, 0.499740600585938f, 0.484279274940491f, 0.499752789735794f,
+  0.484662592411041f, 0.499764710664749f, 0.485045909881592f, 0.499776333570480f,
+  0.485429257154465f, 0.499787658452988f, 0.485812574625015f, 0.499798685312271f,
+  0.486195921897888f, 0.499809414148331f, 0.486579269170761f, 0.499819844961166f,
+  0.486962646245956f, 0.499830007553101f, 0.487346023321152f, 0.499839842319489f,
+  0.487729400396347f, 0.499849408864975f, 0.488112777471542f, 0.499858677387238f,
+  0.488496154546738f, 0.499867647886276f, 0.488879561424255f, 0.499876320362091f,
+  0.489262968301773f, 0.499884694814682f, 0.489646375179291f, 0.499892801046371f,
+  0.490029782056808f, 0.499900579452515f, 0.490413218736649f, 0.499908089637756f,
+  0.490796625614166f, 0.499915301799774f, 0.491180062294006f, 0.499922215938568f,
+  0.491563498973846f, 0.499928832054138f, 0.491946935653687f, 0.499935150146484f,
+  0.492330402135849f, 0.499941170215607f, 0.492713838815689f, 0.499946922063828f,
+  0.493097305297852f, 0.499952346086502f, 0.493480771780014f, 0.499957501888275f,
+  0.493864238262177f, 0.499962359666824f, 0.494247704744339f, 0.499966919422150f,
+  0.494631171226501f, 0.499971181154251f, 0.495014637708664f, 0.499975144863129f,
+  0.495398133993149f, 0.499978810548782f, 0.495781600475311f, 0.499982208013535f,
+  0.496165096759796f, 0.499985307455063f, 0.496548563241959f, 0.499988079071045f,
+  0.496932059526443f, 0.499990582466125f, 0.497315555810928f, 0.499992787837982f,
+  0.497699022293091f, 0.499994695186615f, 0.498082518577576f, 0.499996334314346f,
+  0.498466014862061f, 0.499997645616531f, 0.498849511146545f, 0.499998688697815f,
+  0.499233007431030f, 0.499999403953552f, 0.499616503715515f, 0.499999850988388f,
+};
+
+
+/**
+  @par
+  Generation of realCoefB array:
+  @par
+  n = 4096
+  <pre>for (i = 0; i < n; i++)
+  {
+     pBTable[2 * i]     = 0.5 * (1.0 + sin (2 * PI / (double) (2 * n) * (double) i));
+     pBTable[2 * i + 1] = 0.5 * (1.0 * cos (2 * PI / (double) (2 * n) * (double) i));
+  }</pre>
+ */
+
+const float32_t realCoefB[8192] = {
+  0.500000000000000f, 0.500000000000000f, 0.500383496284485f, 0.499999850988388f,
+  0.500766992568970f, 0.499999403953552f, 0.501150488853455f, 0.499998688697815f,
+  0.501533985137939f, 0.499997645616531f, 0.501917481422424f, 0.499996334314346f,
+  0.502300977706909f, 0.499994695186615f, 0.502684473991394f, 0.499992787837982f,
+  0.503067970275879f, 0.499990582466125f, 0.503451406955719f, 0.499988079071045f,
+  0.503834903240204f, 0.499985307455063f, 0.504218399524689f, 0.499982208013535f,
+  0.504601895809174f, 0.499978810548782f, 0.504985332489014f, 0.499975144863129f,
+  0.505368828773499f, 0.499971181154251f, 0.505752325057983f, 0.499966919422150f,
+  0.506135761737823f, 0.499962359666824f, 0.506519258022308f, 0.499957501888275f,
+  0.506902694702148f, 0.499952346086502f, 0.507286131381989f, 0.499946922063828f,
+  0.507669627666473f, 0.499941170215607f, 0.508053064346313f, 0.499935150146484f,
+  0.508436501026154f, 0.499928832054138f, 0.508819937705994f, 0.499922215938568f,
+  0.509203374385834f, 0.499915301799774f, 0.509586811065674f, 0.499908089637756f,
+  0.509970188140869f, 0.499900579452515f, 0.510353624820709f, 0.499892801046371f,
+  0.510737061500549f, 0.499884694814682f, 0.511120438575745f, 0.499876320362091f,
+  0.511503815650940f, 0.499867647886276f, 0.511887252330780f, 0.499858677387238f,
+  0.512270629405975f, 0.499849408864975f, 0.512654006481171f, 0.499839842319489f,
+  0.513037383556366f, 0.499830007553101f, 0.513420701026917f, 0.499819844961166f,
+  0.513804078102112f, 0.499809414148331f, 0.514187395572662f, 0.499798685312271f,
+  0.514570772647858f, 0.499787658452988f, 0.514954090118408f, 0.499776333570480f,
+  0.515337407588959f, 0.499764710664749f, 0.515720725059509f, 0.499752789735794f,
+  0.516103982925415f, 0.499740600585938f, 0.516487300395966f, 0.499728083610535f,
+  0.516870558261871f, 0.499715298414230f, 0.517253875732422f, 0.499702215194702f,
+  0.517637133598328f, 0.499688833951950f, 0.518020391464233f, 0.499675154685974f,
+  0.518403589725494f, 0.499661177396774f, 0.518786847591400f, 0.499646931886673f,
+  0.519170045852661f, 0.499632388353348f, 0.519553244113922f, 0.499617516994476f,
+  0.519936442375183f, 0.499602377414703f, 0.520319640636444f, 0.499586939811707f,
+  0.520702838897705f, 0.499571204185486f, 0.521085977554321f, 0.499555170536041f,
+  0.521469116210938f, 0.499538868665695f, 0.521852254867554f, 0.499522238969803f,
+  0.522235393524170f, 0.499505341053009f, 0.522618472576141f, 0.499488145112991f,
+  0.523001611232758f, 0.499470651149750f, 0.523384690284729f, 0.499452859163284f,
+  0.523767769336700f, 0.499434769153595f, 0.524150788784027f, 0.499416410923004f,
+  0.524533808231354f, 0.499397724866867f, 0.524916887283325f, 0.499378770589828f,
+  0.525299847126007f, 0.499359518289566f, 0.525682866573334f, 0.499339967966080f,
+  0.526065826416016f, 0.499320119619370f, 0.526448845863342f, 0.499299973249435f,
+  0.526831746101379f, 0.499279528856277f, 0.527214705944061f, 0.499258816242218f,
+  0.527597606182098f, 0.499237775802612f, 0.527980506420136f, 0.499216467142105f,
+  0.528363406658173f, 0.499194860458374f, 0.528746306896210f, 0.499172955751419f,
+  0.529129147529602f, 0.499150782823563f, 0.529511988162994f, 0.499128282070160f,
+  0.529894769191742f, 0.499105513095856f, 0.530277609825134f, 0.499082416296005f,
+  0.530660390853882f, 0.499059051275253f, 0.531043112277985f, 0.499035388231277f,
+  0.531425893306732f, 0.499011427164078f, 0.531808614730835f, 0.498987197875977f,
+  0.532191336154938f, 0.498962640762329f, 0.532573997974396f, 0.498937815427780f,
+  0.532956659793854f, 0.498912662267685f, 0.533339321613312f, 0.498887240886688f,
+  0.533721983432770f, 0.498861521482468f, 0.534104585647583f, 0.498835533857346f,
+  0.534487187862396f, 0.498809218406677f, 0.534869730472565f, 0.498782604932785f,
+  0.535252273082733f, 0.498755723237991f, 0.535634815692902f, 0.498728543519974f,
+  0.536017298698425f, 0.498701065778732f, 0.536399841308594f, 0.498673290014267f,
+  0.536782264709473f, 0.498645216226578f, 0.537164747714996f, 0.498616874217987f,
+  0.537547171115875f, 0.498588204383850f, 0.537929534912109f, 0.498559266328812f,
+  0.538311958312988f, 0.498530030250549f, 0.538694262504578f, 0.498500496149063f,
+  0.539076626300812f, 0.498470664024353f, 0.539458930492401f, 0.498440563678741f,
+  0.539841234683990f, 0.498410135507584f, 0.540223479270935f, 0.498379439115524f,
+  0.540605723857880f, 0.498348444700241f, 0.540987968444824f, 0.498317152261734f,
+  0.541370153427124f, 0.498285561800003f, 0.541752278804779f, 0.498253703117371f,
+  0.542134463787079f, 0.498221516609192f, 0.542516589164734f, 0.498189061880112f,
+  0.542898654937744f, 0.498156309127808f, 0.543280720710754f, 0.498123258352280f,
+  0.543662786483765f, 0.498089909553528f, 0.544044792652130f, 0.498056292533875f,
+  0.544426798820496f, 0.498022347688675f, 0.544808745384216f, 0.497988134622574f,
+  0.545190691947937f, 0.497953623533249f, 0.545572578907013f, 0.497918814420700f,
+  0.545954465866089f, 0.497883707284927f, 0.546336352825165f, 0.497848302125931f,
+  0.546718180179596f, 0.497812628746033f, 0.547099947929382f, 0.497776657342911f,
+  0.547481775283813f, 0.497740387916565f, 0.547863483428955f, 0.497703820466995f,
+  0.548245191574097f, 0.497666954994202f, 0.548626899719238f, 0.497629791498184f,
+  0.549008548259735f, 0.497592359781265f, 0.549390196800232f, 0.497554630041122f,
+  0.549771785736084f, 0.497516602277756f, 0.550153374671936f, 0.497478276491165f,
+  0.550534904003143f, 0.497439652681351f, 0.550916433334351f, 0.497400760650635f,
+  0.551297962665558f, 0.497361570596695f, 0.551679372787476f, 0.497322082519531f,
+  0.552060842514038f, 0.497282296419144f, 0.552442193031311f, 0.497242212295532f,
+  0.552823603153229f, 0.497201830148697f, 0.553204894065857f, 0.497161179780960f,
+  0.553586184978485f, 0.497120231389999f, 0.553967475891113f, 0.497078984975815f,
+  0.554348707199097f, 0.497037440538406f, 0.554729938507080f, 0.496995598077774f,
+  0.555111110210419f, 0.496953487396240f, 0.555492222309113f, 0.496911078691483f,
+  0.555873334407806f, 0.496868371963501f, 0.556254446506500f, 0.496825367212296f,
+  0.556635499000549f, 0.496782064437866f, 0.557016491889954f, 0.496738493442535f,
+  0.557397484779358f, 0.496694594621658f, 0.557778418064117f, 0.496650427579880f,
+  0.558159291744232f, 0.496605962514877f, 0.558540165424347f, 0.496561229228973f,
+  0.558921039104462f, 0.496516168117523f, 0.559301853179932f, 0.496470838785172f,
+  0.559682607650757f, 0.496425211429596f, 0.560063362121582f, 0.496379286050797f,
+  0.560444056987762f, 0.496333062648773f, 0.560824692249298f, 0.496286571025848f,
+  0.561205327510834f, 0.496239781379700f, 0.561585903167725f, 0.496192663908005f,
+  0.561966478824615f, 0.496145308017731f, 0.562346994876862f, 0.496097624301910f,
+  0.562727510929108f, 0.496049642562866f, 0.563107967376709f, 0.496001392602921f,
+  0.563488364219666f, 0.495952844619751f, 0.563868701457977f, 0.495903998613358f,
+  0.564249038696289f, 0.495854884386063f, 0.564629375934601f, 0.495805442333221f,
+  0.565009593963623f, 0.495755732059479f, 0.565389811992645f, 0.495705723762512f,
+  0.565770030021667f, 0.495655417442322f, 0.566150128841400f, 0.495604842901230f,
+  0.566530287265778f, 0.495553970336914f, 0.566910326480865f, 0.495502769947052f,
+  0.567290365695953f, 0.495451331138611f, 0.567670345306396f, 0.495399564504623f,
+  0.568050265312195f, 0.495347499847412f, 0.568430185317993f, 0.495295166969299f,
+  0.568810045719147f, 0.495242536067963f, 0.569189906120300f, 0.495189607143402f,
+  0.569569647312164f, 0.495136409997940f, 0.569949388504028f, 0.495082914829254f,
+  0.570329129695892f, 0.495029091835022f, 0.570708811283112f, 0.494975030422211f,
+  0.571088373661041f, 0.494920641183853f, 0.571467995643616f, 0.494865983724594f,
+  0.571847498416901f, 0.494810998439789f, 0.572227001190186f, 0.494755744934082f,
+  0.572606444358826f, 0.494700223207474f, 0.572985887527466f, 0.494644373655319f,
+  0.573365211486816f, 0.494588255882263f, 0.573744535446167f, 0.494531840085983f,
+  0.574123859405518f, 0.494475126266479f, 0.574503064155579f, 0.494418144226074f,
+  0.574882268905640f, 0.494360834360123f, 0.575261414051056f, 0.494303256273270f,
+  0.575640499591827f, 0.494245409965515f, 0.576019585132599f, 0.494187235832214f,
+  0.576398611068726f, 0.494128793478012f, 0.576777577400208f, 0.494070053100586f,
+  0.577156484127045f, 0.494011014699936f, 0.577535390853882f, 0.493951678276062f,
+  0.577914178371429f, 0.493892073631287f, 0.578292965888977f, 0.493832170963287f,
+  0.578671753406525f, 0.493771970272064f, 0.579050421714783f, 0.493711471557617f,
+  0.579429090023041f, 0.493650704622269f, 0.579807698726654f, 0.493589639663696f,
+  0.580186247825623f, 0.493528276681900f, 0.580564737319946f, 0.493466645479202f,
+  0.580943167209625f, 0.493404686450958f, 0.581321597099304f, 0.493342459201813f,
+  0.581699967384338f, 0.493279963731766f, 0.582078278064728f, 0.493217140436172f,
+  0.582456588745117f, 0.493154048919678f, 0.582834780216217f, 0.493090659379959f,
+  0.583212971687317f, 0.493026971817017f, 0.583591103553772f, 0.492963016033173f,
+  0.583969175815582f, 0.492898762226105f, 0.584347188472748f, 0.492834210395813f,
+  0.584725141525269f, 0.492769360542297f, 0.585103094577789f, 0.492704242467880f,
+  0.585480928421021f, 0.492638826370239f, 0.585858762264252f, 0.492573112249374f,
+  0.586236536502838f, 0.492507129907608f, 0.586614251136780f, 0.492440819740295f,
+  0.586991965770721f, 0.492374241352081f, 0.587369561195374f, 0.492307394742966f,
+  0.587747097015381f, 0.492240220308304f, 0.588124632835388f, 0.492172777652740f,
+  0.588502109050751f, 0.492105036973953f, 0.588879525661469f, 0.492037028074265f,
+  0.589256882667542f, 0.491968721151352f, 0.589634180068970f, 0.491900116205215f,
+  0.590011477470398f, 0.491831213235855f, 0.590388655662537f, 0.491762012243271f,
+  0.590765833854675f, 0.491692543029785f, 0.591142892837524f, 0.491622805595398f,
+  0.591519951820374f, 0.491552740335464f, 0.591896951198578f, 0.491482406854630f,
+  0.592273890972137f, 0.491411775350571f, 0.592650771141052f, 0.491340845823288f,
+  0.593027591705322f, 0.491269648075104f, 0.593404352664948f, 0.491198152303696f,
+  0.593781054019928f, 0.491126358509064f, 0.594157755374908f, 0.491054296493530f,
+  0.594534337520599f, 0.490981936454773f, 0.594910860061646f, 0.490909278392792f,
+  0.595287382602692f, 0.490836352109909f, 0.595663845539093f, 0.490763127803802f,
+  0.596040189266205f, 0.490689605474472f, 0.596416532993317f, 0.490615785121918f,
+  0.596792817115784f, 0.490541696548462f, 0.597168982028961f, 0.490467309951782f,
+  0.597545146942139f, 0.490392625331879f, 0.597921252250671f, 0.490317672491074f,
+  0.598297297954559f, 0.490242421627045f, 0.598673284053802f, 0.490166902542114f,
+  0.599049210548401f, 0.490091055631638f, 0.599425077438354f, 0.490014940500259f,
+  0.599800884723663f, 0.489938557147980f, 0.600176632404327f, 0.489861875772476f,
+  0.600552320480347f, 0.489784896373749f, 0.600927948951721f, 0.489707618951797f,
+  0.601303517818451f, 0.489630073308945f, 0.601679027080536f, 0.489552229642868f,
+  0.602054476737976f, 0.489474087953568f, 0.602429866790771f, 0.489395678043365f,
+  0.602805197238922f, 0.489316970109940f, 0.603180468082428f, 0.489237964153290f,
+  0.603555679321289f, 0.489158689975739f, 0.603930830955505f, 0.489079117774963f,
+  0.604305922985077f, 0.488999247550964f, 0.604680955410004f, 0.488919109106064f,
+  0.605055928230286f, 0.488838672637939f, 0.605430841445923f, 0.488757967948914f,
+  0.605805635452271f, 0.488676935434341f, 0.606180429458618f, 0.488595664501190f,
+  0.606555163860321f, 0.488514065742493f, 0.606929838657379f, 0.488432198762894f,
+  0.607304394245148f, 0.488350033760071f, 0.607678949832916f, 0.488267600536346f,
+  0.608053386211395f, 0.488184869289398f, 0.608427822589874f, 0.488101840019226f,
+  0.608802139759064f, 0.488018542528152f, 0.609176397323608f, 0.487934947013855f,
+  0.609550595283508f, 0.487851053476334f, 0.609924793243408f, 0.487766891717911f,
+  0.610298871994019f, 0.487682431936264f, 0.610672831535339f, 0.487597703933716f,
+  0.611046791076660f, 0.487512677907944f, 0.611420691013336f, 0.487427353858948f,
+  0.611794531345367f, 0.487341761589050f, 0.612168252468109f, 0.487255871295929f,
+  0.612541973590851f, 0.487169682979584f, 0.612915575504303f, 0.487083226442337f,
+  0.613289117813110f, 0.486996471881866f, 0.613662600517273f, 0.486909449100494f,
+  0.614036023616791f, 0.486822128295898f, 0.614409387111664f, 0.486734509468079f,
+  0.614782691001892f, 0.486646622419357f, 0.615155875682831f, 0.486558437347412f,
+  0.615529060363770f, 0.486469984054565f, 0.615902125835419f, 0.486381232738495f,
+  0.616275131702423f, 0.486292183399200f, 0.616648077964783f, 0.486202865839005f,
+  0.617020964622498f, 0.486113250255585f, 0.617393791675568f, 0.486023366451263f,
+  0.617766559123993f, 0.485933154821396f, 0.618139207363129f, 0.485842704772949f,
+  0.618511795997620f, 0.485751956701279f, 0.618884325027466f, 0.485660910606384f,
+  0.619256794452667f, 0.485569566488266f, 0.619629204273224f, 0.485477954149246f,
+  0.620001494884491f, 0.485386073589325f, 0.620373785495758f, 0.485293895006180f,
+  0.620745956897736f, 0.485201418399811f, 0.621118068695068f, 0.485108673572540f,
+  0.621490061283112f, 0.485015630722046f, 0.621862053871155f, 0.484922289848328f,
+  0.622233927249908f, 0.484828680753708f, 0.622605800628662f, 0.484734803438187f,
+  0.622977554798126f, 0.484640628099442f, 0.623349189758301f, 0.484546154737473f,
+  0.623720824718475f, 0.484451413154602f, 0.624092340469360f, 0.484356373548508f,
+  0.624463796615601f, 0.484261035919189f, 0.624835193157196f, 0.484165430068970f,
+  0.625206530094147f, 0.484069555997849f, 0.625577747821808f, 0.483973383903503f,
+  0.625948905944824f, 0.483876913785934f, 0.626320004463196f, 0.483780175447464f,
+  0.626691043376923f, 0.483683139085770f, 0.627061963081360f, 0.483585834503174f,
+  0.627432823181152f, 0.483488231897354f, 0.627803623676300f, 0.483390361070633f,
+  0.628174364566803f, 0.483292192220688f, 0.628544986248016f, 0.483193725347519f,
+  0.628915548324585f, 0.483094990253448f, 0.629286050796509f, 0.482995986938477f,
+  0.629656434059143f, 0.482896685600281f, 0.630026817321777f, 0.482797086238861f,
+  0.630397081375122f, 0.482697218656540f, 0.630767226219177f, 0.482597053050995f,
+  0.631137371063232f, 0.482496619224548f, 0.631507396697998f, 0.482395917177200f,
+  0.631877362728119f, 0.482294887304306f, 0.632247209548950f, 0.482193619012833f,
+  0.632616996765137f, 0.482092022895813f, 0.632986724376678f, 0.481990188360214f,
+  0.633356392383575f, 0.481888025999069f, 0.633725941181183f, 0.481785595417023f,
+  0.634095430374146f, 0.481682896614075f, 0.634464859962463f, 0.481579899787903f,
+  0.634834170341492f, 0.481476634740829f, 0.635203421115875f, 0.481373071670532f,
+  0.635572552680969f, 0.481269240379334f, 0.635941684246063f, 0.481165111064911f,
+  0.636310696601868f, 0.481060713529587f, 0.636679589748383f, 0.480956017971039f,
+  0.637048482894897f, 0.480851024389267f, 0.637417197227478f, 0.480745792388916f,
+  0.637785911560059f, 0.480640232563019f, 0.638154506683350f, 0.480534434318542f,
+  0.638523042201996f, 0.480428308248520f, 0.638891458511353f, 0.480321943759918f,
+  0.639259815216064f, 0.480215251445770f, 0.639628112316132f, 0.480108320713043f,
+  0.639996349811554f, 0.480001062154770f, 0.640364408493042f, 0.479893565177917f,
+  0.640732467174530f, 0.479785770177841f, 0.641100406646729f, 0.479677677154541f,
+  0.641468286514282f, 0.479569315910339f, 0.641836047172546f, 0.479460656642914f,
+  0.642203748226166f, 0.479351729154587f, 0.642571389675140f, 0.479242533445358f,
+  0.642938911914825f, 0.479133039712906f, 0.643306374549866f, 0.479023247957230f,
+  0.643673717975616f, 0.478913217782974f, 0.644041001796722f, 0.478802859783173f,
+  0.644408226013184f, 0.478692263364792f, 0.644775331020355f, 0.478581339120865f,
+  0.645142316818237f, 0.478470176458359f, 0.645509302616119f, 0.478358715772629f,
+  0.645876109600067f, 0.478246957063675f, 0.646242916584015f, 0.478134930133820f,
+  0.646609604358673f, 0.478022634983063f, 0.646976172924042f, 0.477910041809082f,
+  0.647342681884766f, 0.477797180414200f, 0.647709131240845f, 0.477684020996094f,
+  0.648075461387634f, 0.477570593357086f, 0.648441672325134f, 0.477456867694855f,
+  0.648807883262634f, 0.477342873811722f, 0.649173915386200f, 0.477228611707687f,
+  0.649539887905121f, 0.477114051580429f, 0.649905800819397f, 0.476999223232269f,
+  0.650271594524384f, 0.476884096860886f, 0.650637328624725f, 0.476768702268600f,
+  0.651003003120422f, 0.476653009653091f, 0.651368498802185f, 0.476537048816681f,
+  0.651733994483948f, 0.476420819759369f, 0.652099311351776f, 0.476304292678833f,
+  0.652464628219604f, 0.476187497377396f, 0.652829825878143f, 0.476070433855057f,
+  0.653194904327393f, 0.475953072309494f, 0.653559923171997f, 0.475835442543030f,
+  0.653924822807312f, 0.475717514753342f, 0.654289662837982f, 0.475599318742752f,
+  0.654654383659363f, 0.475480824708939f, 0.655019044876099f, 0.475362062454224f,
+  0.655383586883545f, 0.475243031978607f, 0.655748009681702f, 0.475123733282089f,
+  0.656112432479858f, 0.475004136562347f, 0.656476676464081f, 0.474884241819382f,
+  0.656840860843658f, 0.474764078855515f, 0.657204985618591f, 0.474643647670746f,
+  0.657568991184235f, 0.474522948265076f, 0.657932877540588f, 0.474401950836182f,
+  0.658296704292297f, 0.474280685186386f, 0.658660411834717f, 0.474159121513367f,
+  0.659024059772491f, 0.474037289619446f, 0.659387588500977f, 0.473915189504623f,
+  0.659750998020172f, 0.473792791366577f, 0.660114347934723f, 0.473670125007629f,
+  0.660477638244629f, 0.473547190427780f, 0.660840749740601f, 0.473423957824707f,
+  0.661203861236572f, 0.473300457000732f, 0.661566793918610f, 0.473176687955856f,
+  0.661929666996002f, 0.473052620887756f, 0.662292480468750f, 0.472928285598755f,
+  0.662655174732208f, 0.472803652286530f, 0.663017749786377f, 0.472678780555725f,
+  0.663380205631256f, 0.472553610801697f, 0.663742601871490f, 0.472428143024445f,
+  0.664104938507080f, 0.472302407026291f, 0.664467096328735f, 0.472176402807236f,
+  0.664829254150391f, 0.472050130367279f, 0.665191233158112f, 0.471923559904099f,
+  0.665553152561188f, 0.471796721220016f, 0.665914952754974f, 0.471669614315033f,
+  0.666276693344116f, 0.471542209386826f, 0.666638314723969f, 0.471414536237717f,
+  0.666999816894531f, 0.471286594867706f, 0.667361259460449f, 0.471158385276794f,
+  0.667722582817078f, 0.471029877662659f, 0.668083786964417f, 0.470901101827621f,
+  0.668444931507111f, 0.470772027969360f, 0.668805956840515f, 0.470642685890198f,
+  0.669166862964630f, 0.470513075590134f, 0.669527709484100f, 0.470383197069168f,
+  0.669888436794281f, 0.470253020524979f, 0.670249044895172f, 0.470122605562210f,
+  0.670609593391418f, 0.469991862773895f, 0.670970022678375f, 0.469860881567001f,
+  0.671330332756042f, 0.469729602336884f, 0.671690583229065f, 0.469598054885864f,
+  0.672050714492798f, 0.469466239213943f, 0.672410726547241f, 0.469334155321121f,
+  0.672770678997040f, 0.469201773405075f, 0.673130512237549f, 0.469069123268127f,
+  0.673490226268768f, 0.468936175107956f, 0.673849821090698f, 0.468802988529205f,
+  0.674209356307983f, 0.468669503927231f, 0.674568772315979f, 0.468535751104355f,
+  0.674928069114685f, 0.468401730060577f, 0.675287246704102f, 0.468267410993576f,
+  0.675646364688873f, 0.468132823705673f, 0.676005363464355f, 0.467997968196869f,
+  0.676364302635193f, 0.467862844467163f, 0.676723062992096f, 0.467727422714233f,
+  0.677081763744354f, 0.467591762542725f, 0.677440345287323f, 0.467455804347992f,
+  0.677798807621002f, 0.467319577932358f, 0.678157210350037f, 0.467183053493500f,
+  0.678515493869781f, 0.467046260833740f, 0.678873658180237f, 0.466909229755402f,
+  0.679231703281403f, 0.466771900653839f, 0.679589688777924f, 0.466634273529053f,
+  0.679947495460510f, 0.466496407985687f, 0.680305242538452f, 0.466358244419098f,
+  0.680662930011749f, 0.466219812631607f, 0.681020438671112f, 0.466081112623215f,
+  0.681377887725830f, 0.465942144393921f, 0.681735157966614f, 0.465802878141403f,
+  0.682092368602753f, 0.465663343667984f, 0.682449519634247f, 0.465523540973663f,
+  0.682806491851807f, 0.465383470058441f, 0.683163404464722f, 0.465243130922318f,
+  0.683520197868347f, 0.465102523565292f, 0.683876872062683f, 0.464961618185043f,
+  0.684233427047729f, 0.464820444583893f, 0.684589862823486f, 0.464679002761841f,
+  0.684946238994598f, 0.464537292718887f, 0.685302436351776f, 0.464395314455032f,
+  0.685658574104309f, 0.464253038167953f, 0.686014592647552f, 0.464110493659973f,
+  0.686370551586151f, 0.463967710733414f, 0.686726331710815f, 0.463824629783630f,
+  0.687082052230835f, 0.463681250810623f, 0.687437593936920f, 0.463537633419037f,
+  0.687793076038361f, 0.463393747806549f, 0.688148438930511f, 0.463249564170837f,
+  0.688503682613373f, 0.463105112314224f, 0.688858866691589f, 0.462960392236710f,
+  0.689213871955872f, 0.462815403938293f, 0.689568817615509f, 0.462670147418976f,
+  0.689923584461212f, 0.462524622678757f, 0.690278291702271f, 0.462378799915314f,
+  0.690632879734039f, 0.462232738733292f, 0.690987348556519f, 0.462086379528046f,
+  0.691341698169708f, 0.461939752101898f, 0.691695988178253f, 0.461792886257172f,
+  0.692050099372864f, 0.461645722389221f, 0.692404091358185f, 0.461498260498047f,
+  0.692758023738861f, 0.461350560188293f, 0.693111836910248f, 0.461202591657639f,
+  0.693465530872345f, 0.461054325103760f, 0.693819046020508f, 0.460905820131302f,
+  0.694172501564026f, 0.460757017135620f, 0.694525837898254f, 0.460607945919037f,
+  0.694879114627838f, 0.460458606481552f, 0.695232212543488f, 0.460309028625488f,
+  0.695585191249847f, 0.460159152746201f, 0.695938050746918f, 0.460008978843689f,
+  0.696290850639343f, 0.459858566522598f, 0.696643471717834f, 0.459707885980606f,
+  0.696996033191681f, 0.459556937217712f, 0.697348415851593f, 0.459405690431595f,
+  0.697700738906860f, 0.459254205226898f, 0.698052942752838f, 0.459102421998978f,
+  0.698404967784882f, 0.458950400352478f, 0.698756933212280f, 0.458798080682755f,
+  0.699108779430389f, 0.458645492792130f, 0.699460506439209f, 0.458492636680603f,
+  0.699812114238739f, 0.458339542150497f, 0.700163602828979f, 0.458186149597168f,
+  0.700514972209930f, 0.458032488822937f, 0.700866222381592f, 0.457878559827805f,
+  0.701217353343964f, 0.457724362611771f, 0.701568365097046f, 0.457569897174835f,
+  0.701919257640839f, 0.457415163516998f, 0.702270030975342f, 0.457260161638260f,
+  0.702620685100555f, 0.457104891538620f, 0.702971220016479f, 0.456949323415756f,
+  0.703321635723114f, 0.456793516874313f, 0.703671932220459f, 0.456637442111969f,
+  0.704022109508514f, 0.456481099128723f, 0.704372167587280f, 0.456324487924576f,
+  0.704722046852112f, 0.456167578697205f, 0.705071866512299f, 0.456010431051254f,
+  0.705421566963196f, 0.455853015184402f, 0.705771148204803f, 0.455695331096649f,
+  0.706120610237122f, 0.455537378787994f, 0.706469953060150f, 0.455379128456116f,
+  0.706819176673889f, 0.455220639705658f, 0.707168221473694f, 0.455061882734299f,
+  0.707517206668854f, 0.454902857542038f, 0.707866072654724f, 0.454743564128876f,
+  0.708214759826660f, 0.454584002494812f, 0.708563387393951f, 0.454424172639847f,
+  0.708911836147308f, 0.454264044761658f, 0.709260225296021f, 0.454103678464890f,
+  0.709608435630798f, 0.453943043947220f, 0.709956526756287f, 0.453782171010971f,
+  0.710304558277130f, 0.453621000051498f, 0.710652410984039f, 0.453459560871124f,
+  0.711000144481659f, 0.453297853469849f, 0.711347758769989f, 0.453135877847672f,
+  0.711695253849030f, 0.452973634004593f, 0.712042629718781f, 0.452811151742935f,
+  0.712389826774597f, 0.452648371458054f, 0.712736964225769f, 0.452485352754593f,
+  0.713083922863007f, 0.452322036027908f, 0.713430821895599f, 0.452158480882645f,
+  0.713777542114258f, 0.451994657516479f, 0.714124143123627f, 0.451830536127090f,
+  0.714470624923706f, 0.451666176319122f, 0.714816987514496f, 0.451501548290253f,
+  0.715163230895996f, 0.451336652040482f, 0.715509355068207f, 0.451171487569809f,
+  0.715855300426483f, 0.451006084680557f, 0.716201186180115f, 0.450840383768082f,
+  0.716546893119812f, 0.450674414634705f, 0.716892480850220f, 0.450508207082748f,
+  0.717238008975983f, 0.450341701507568f, 0.717583298683167f, 0.450174957513809f,
+  0.717928528785706f, 0.450007945299149f, 0.718273639678955f, 0.449840664863586f,
+  0.718618571758270f, 0.449673116207123f, 0.718963444232941f, 0.449505299329758f,
+  0.719308137893677f, 0.449337244033813f, 0.719652712345123f, 0.449168890714645f,
+  0.719997107982636f, 0.449000298976898f, 0.720341444015503f, 0.448831409215927f,
+  0.720685660839081f, 0.448662281036377f, 0.721029698848724f, 0.448492884635925f,
+  0.721373617649078f, 0.448323249816895f, 0.721717417240143f, 0.448153316974640f,
+  0.722061097621918f, 0.447983115911484f, 0.722404599189758f, 0.447812676429749f,
+  0.722747981548309f, 0.447641968727112f, 0.723091304302216f, 0.447470992803574f,
+  0.723434448242188f, 0.447299748659134f, 0.723777413368225f, 0.447128236293793f,
+  0.724120318889618f, 0.446956485509872f, 0.724463045597076f, 0.446784436702728f,
+  0.724805653095245f, 0.446612149477005f, 0.725148141384125f, 0.446439594030380f,
+  0.725490510463715f, 0.446266770362854f, 0.725832700729370f, 0.446093708276749f,
+  0.726174771785736f, 0.445920348167419f, 0.726516723632813f, 0.445746749639511f,
+  0.726858556270599f, 0.445572882890701f, 0.727200269699097f, 0.445398747920990f,
+  0.727541804313660f, 0.445224374532700f, 0.727883219718933f, 0.445049703121185f,
+  0.728224515914917f, 0.444874793291092f, 0.728565633296967f, 0.444699615240097f,
+  0.728906631469727f, 0.444524168968201f, 0.729247510433197f, 0.444348484277725f,
+  0.729588270187378f, 0.444172531366348f, 0.729928910732269f, 0.443996280431747f,
+  0.730269372463226f, 0.443819820880890f, 0.730609714984894f, 0.443643063306808f,
+  0.730949878692627f, 0.443466067314148f, 0.731289982795715f, 0.443288803100586f,
+  0.731629908084869f, 0.443111270666122f, 0.731969714164734f, 0.442933470010757f,
+  0.732309341430664f, 0.442755430936813f, 0.732648849487305f, 0.442577123641968f,
+  0.732988238334656f, 0.442398548126221f, 0.733327507972717f, 0.442219734191895f,
+  0.733666598796844f, 0.442040622234344f, 0.734005570411682f, 0.441861271858215f,
+  0.734344422817230f, 0.441681683063507f, 0.734683096408844f, 0.441501796245575f,
+  0.735021650791168f, 0.441321671009064f, 0.735360085964203f, 0.441141277551651f,
+  0.735698342323303f, 0.440960645675659f, 0.736036539077759f, 0.440779715776443f,
+  0.736374497413635f, 0.440598547458649f, 0.736712396144867f, 0.440417140722275f,
+  0.737050116062164f, 0.440235435962677f, 0.737387716770172f, 0.440053492784500f,
+  0.737725138664246f, 0.439871311187744f, 0.738062441349030f, 0.439688831567764f,
+  0.738399624824524f, 0.439506113529205f, 0.738736629486084f, 0.439323127269745f,
+  0.739073514938354f, 0.439139902591705f, 0.739410281181335f, 0.438956409692764f,
+  0.739746868610382f, 0.438772648572922f, 0.740083336830139f, 0.438588619232178f,
+  0.740419685840607f, 0.438404351472855f, 0.740755856037140f, 0.438219845294952f,
+  0.741091907024384f, 0.438035041093826f, 0.741427779197693f, 0.437849998474121f,
+  0.741763532161713f, 0.437664687633514f, 0.742099165916443f, 0.437479138374329f,
+  0.742434620857239f, 0.437293320894241f, 0.742769956588745f, 0.437107264995575f,
+  0.743105113506317f, 0.436920911073685f, 0.743440151214600f, 0.436734348535538f,
+  0.743775069713593f, 0.436547487974167f, 0.744109809398651f, 0.436360388994217f,
+  0.744444429874420f, 0.436173021793365f, 0.744778931140900f, 0.435985416173935f,
+  0.745113253593445f, 0.435797542333603f, 0.745447397232056f, 0.435609430074692f,
+  0.745781481266022f, 0.435421019792557f, 0.746115326881409f, 0.435232400894165f,
+  0.746449112892151f, 0.435043483972549f, 0.746782720088959f, 0.434854328632355f,
+  0.747116148471832f, 0.434664934873581f, 0.747449457645416f, 0.434475272893906f,
+  0.747782647609711f, 0.434285342693329f, 0.748115658760071f, 0.434095174074173f,
+  0.748448550701141f, 0.433904737234116f, 0.748781263828278f, 0.433714061975479f,
+  0.749113857746124f, 0.433523118495941f, 0.749446272850037f, 0.433331936597824f,
+  0.749778568744659f, 0.433140486478806f, 0.750110685825348f, 0.432948768138886f,
+  0.750442683696747f, 0.432756811380386f, 0.750774562358856f, 0.432564586400986f,
+  0.751106262207031f, 0.432372123003006f, 0.751437783241272f, 0.432179391384125f,
+  0.751769185066223f, 0.431986421346664f, 0.752100467681885f, 0.431793183088303f,
+  0.752431571483612f, 0.431599706411362f, 0.752762496471405f, 0.431405961513519f,
+  0.753093302249908f, 0.431211978197098f, 0.753423988819122f, 0.431017726659775f,
+  0.753754496574402f, 0.430823236703873f, 0.754084885120392f, 0.430628478527069f,
+  0.754415094852448f, 0.430433481931686f, 0.754745125770569f, 0.430238217115402f,
+  0.755075037479401f, 0.430042684078217f, 0.755404829978943f, 0.429846942424774f,
+  0.755734443664551f, 0.429650902748108f, 0.756063878536224f, 0.429454624652863f,
+  0.756393194198608f, 0.429258108139038f, 0.756722390651703f, 0.429061323404312f,
+  0.757051348686218f, 0.428864300251007f, 0.757380247116089f, 0.428667008876801f,
+  0.757708966732025f, 0.428469479084015f, 0.758037507534027f, 0.428271710872650f,
+  0.758365929126740f, 0.428073674440384f, 0.758694171905518f, 0.427875369787216f,
+  0.759022235870361f, 0.427676826715469f, 0.759350180625916f, 0.427478045225143f,
+  0.759678006172180f, 0.427278995513916f, 0.760005652904511f, 0.427079707384110f,
+  0.760333120822906f, 0.426880151033401f, 0.760660469532013f, 0.426680356264114f,
+  0.760987639427185f, 0.426480293273926f, 0.761314690113068f, 0.426279991865158f,
+  0.761641561985016f, 0.426079452037811f, 0.761968255043030f, 0.425878643989563f,
+  0.762294828891754f, 0.425677597522736f, 0.762621283531189f, 0.425476282835007f,
+  0.762947499752045f, 0.425274729728699f, 0.763273596763611f, 0.425072938203812f,
+  0.763599574565887f, 0.424870878458023f, 0.763925373554230f, 0.424668580293655f,
+  0.764250993728638f, 0.424466013908386f, 0.764576494693756f, 0.424263238906860f,
+  0.764901816844940f, 0.424060165882111f, 0.765226960182190f, 0.423856884241104f,
+  0.765551984310150f, 0.423653304576874f, 0.765876889228821f, 0.423449516296387f,
+  0.766201555728912f, 0.423245459794998f, 0.766526103019714f, 0.423041164875031f,
+  0.766850471496582f, 0.422836631536484f, 0.767174720764160f, 0.422631829977036f,
+  0.767498791217804f, 0.422426789999008f, 0.767822742462158f, 0.422221481800079f,
+  0.768146514892578f, 0.422015935182571f, 0.768470108509064f, 0.421810150146484f,
+  0.768793523311615f, 0.421604126691818f, 0.769116818904877f, 0.421397835016251f,
+  0.769439935684204f, 0.421191304922104f, 0.769762933254242f, 0.420984506607056f,
+  0.770085752010345f, 0.420777499675751f, 0.770408391952515f, 0.420570224523544f,
+  0.770730912685394f, 0.420362681150436f, 0.771053194999695f, 0.420154929161072f,
+  0.771375417709351f, 0.419946908950806f, 0.771697402000427f, 0.419738620519638f,
+  0.772019267082214f, 0.419530123472214f, 0.772340953350067f, 0.419321358203888f,
+  0.772662520408630f, 0.419112354516983f, 0.772983849048615f, 0.418903112411499f,
+  0.773305058479309f, 0.418693602085114f, 0.773626148700714f, 0.418483853340149f,
+  0.773947000503540f, 0.418273866176605f, 0.774267733097076f, 0.418063640594482f,
+  0.774588346481323f, 0.417853146791458f, 0.774908721446991f, 0.417642414569855f,
+  0.775228977203369f, 0.417431443929672f, 0.775549054145813f, 0.417220205068588f,
+  0.775869011878967f, 0.417008757591248f, 0.776188731193542f, 0.416797041893005f,
+  0.776508331298828f, 0.416585087776184f, 0.776827812194824f, 0.416372895240784f,
+  0.777147054672241f, 0.416160434484482f, 0.777466177940369f, 0.415947735309601f,
+  0.777785122394562f, 0.415734797716141f, 0.778103888034821f, 0.415521621704102f,
+  0.778422534465790f, 0.415308207273483f, 0.778741002082825f, 0.415094524621964f,
+  0.779059290885925f, 0.414880603551865f, 0.779377400875092f, 0.414666473865509f,
+  0.779695332050323f, 0.414452046155930f, 0.780013144016266f, 0.414237409830093f,
+  0.780330777168274f, 0.414022535085678f, 0.780648231506348f, 0.413807392120361f,
+  0.780965566635132f, 0.413592010736465f, 0.781282722949982f, 0.413376390933990f,
+  0.781599700450897f, 0.413160532712936f, 0.781916499137878f, 0.412944436073303f,
+  0.782233119010925f, 0.412728071212769f, 0.782549619674683f, 0.412511497735977f,
+  0.782865881919861f, 0.412294656038284f, 0.783182024955750f, 0.412077575922012f,
+  0.783498048782349f, 0.411860257387161f, 0.783813834190369f, 0.411642700433731f,
+  0.784129500389099f, 0.411424905061722f, 0.784444928169250f, 0.411206841468811f,
+  0.784760236740112f, 0.410988569259644f, 0.785075426101685f, 0.410770028829575f,
+  0.785390377044678f, 0.410551249980927f, 0.785705149173737f, 0.410332232713699f,
+  0.786019802093506f, 0.410112977027893f, 0.786334276199341f, 0.409893482923508f,
+  0.786648571491241f, 0.409673750400543f, 0.786962687969208f, 0.409453779459000f,
+  0.787276685237885f, 0.409233570098877f, 0.787590444087982f, 0.409013092517853f,
+  0.787904083728790f, 0.408792406320572f, 0.788217544555664f, 0.408571451902390f,
+  0.788530826568604f, 0.408350288867950f, 0.788843929767609f, 0.408128857612610f,
+  0.789156913757324f, 0.407907217741013f, 0.789469659328461f, 0.407685309648514f,
+  0.789782285690308f, 0.407463163137436f, 0.790094733238220f, 0.407240778207779f,
+  0.790407001972198f, 0.407018154859543f, 0.790719091892242f, 0.406795293092728f,
+  0.791031002998352f, 0.406572192907333f, 0.791342735290527f, 0.406348884105682f,
+  0.791654348373413f, 0.406125307083130f, 0.791965723037720f, 0.405901491641998f,
+  0.792276978492737f, 0.405677437782288f, 0.792588055133820f, 0.405453115701675f,
+  0.792898952960968f, 0.405228585004807f, 0.793209671974182f, 0.405003815889359f,
+  0.793520212173462f, 0.404778808355331f, 0.793830573558807f, 0.404553562402725f,
+  0.794140756130219f, 0.404328078031540f, 0.794450819492340f, 0.404102355241776f,
+  0.794760644435883f, 0.403876423835754f, 0.795070350170136f, 0.403650224208832f,
+  0.795379877090454f, 0.403423786163330f, 0.795689165592194f, 0.403197109699249f,
+  0.795998334884644f, 0.402970194816589f, 0.796307325363159f, 0.402743041515350f,
+  0.796616137027740f, 0.402515679597855f, 0.796924769878387f, 0.402288049459457f,
+  0.797233223915100f, 0.402060180902481f, 0.797541558742523f, 0.401832103729248f,
+  0.797849655151367f, 0.401603758335114f, 0.798157572746277f, 0.401375204324722f,
+  0.798465371131897f, 0.401146411895752f, 0.798772931098938f, 0.400917351245880f,
+  0.799080371856689f, 0.400688081979752f, 0.799387574195862f, 0.400458574295044f,
+  0.799694657325745f, 0.400228828191757f, 0.800001561641693f, 0.399998843669891f,
+  0.800308227539063f, 0.399768620729446f, 0.800614774227142f, 0.399538189172745f,
+  0.800921142101288f, 0.399307489395142f, 0.801227271556854f, 0.399076581001282f,
+  0.801533281803131f, 0.398845434188843f, 0.801839113235474f, 0.398614019155502f,
+  0.802144765853882f, 0.398382395505905f, 0.802450239658356f, 0.398150533437729f,
+  0.802755534648895f, 0.397918462753296f, 0.803060650825500f, 0.397686123847961f,
+  0.803365588188171f, 0.397453576326370f, 0.803670346736908f, 0.397220760583878f,
+  0.803974866867065f, 0.396987736225128f, 0.804279267787933f, 0.396754473447800f,
+  0.804583489894867f, 0.396520972251892f, 0.804887533187866f, 0.396287262439728f,
+  0.805191397666931f, 0.396053284406662f, 0.805495083332062f, 0.395819097757339f,
+  0.805798590183258f, 0.395584672689438f, 0.806101918220520f, 0.395350009202957f,
+  0.806405067443848f, 0.395115107297897f, 0.806707978248596f, 0.394879996776581f,
+  0.807010769844055f, 0.394644618034363f, 0.807313382625580f, 0.394409030675888f,
+  0.807615816593170f, 0.394173204898834f, 0.807918012142181f, 0.393937170505524f,
+  0.808220088481903f, 0.393700867891312f, 0.808521986007690f, 0.393464356660843f,
+  0.808823645114899f, 0.393227607011795f, 0.809125185012817f, 0.392990618944168f,
+  0.809426486492157f, 0.392753422260284f, 0.809727668762207f, 0.392515957355499f,
+  0.810028612613678f, 0.392278283834457f, 0.810329377651215f, 0.392040401697159f,
+  0.810629963874817f, 0.391802251338959f, 0.810930430889130f, 0.391563892364502f,
+  0.811230659484863f, 0.391325294971466f, 0.811530709266663f, 0.391086459159851f,
+  0.811830580234528f, 0.390847414731979f, 0.812130272388458f, 0.390608131885529f,
+  0.812429726123810f, 0.390368610620499f, 0.812729060649872f, 0.390128880739212f,
+  0.813028216362000f, 0.389888882637024f, 0.813327133655548f, 0.389648675918579f,
+  0.813625931739807f, 0.389408260583878f, 0.813924491405487f, 0.389167606830597f,
+  0.814222872257233f, 0.388926714658737f, 0.814521074295044f, 0.388685584068298f,
+  0.814819097518921f, 0.388444244861603f, 0.815116941928864f, 0.388202667236328f,
+  0.815414607524872f, 0.387960851192474f, 0.815712094306946f, 0.387718826532364f,
+  0.816009342670441f, 0.387476563453674f, 0.816306471824646f, 0.387234061956406f,
+  0.816603362560272f, 0.386991351842880f, 0.816900074481964f, 0.386748403310776f,
+  0.817196667194366f, 0.386505216360092f, 0.817493021488190f, 0.386261820793152f,
+  0.817789137363434f, 0.386018186807632f, 0.818085134029388f, 0.385774344205856f,
+  0.818380951881409f, 0.385530263185501f, 0.818676531314850f, 0.385285943746567f,
+  0.818971931934357f, 0.385041415691376f, 0.819267153739929f, 0.384796649217606f,
+  0.819562196731567f, 0.384551674127579f, 0.819857060909271f, 0.384306460618973f,
+  0.820151746273041f, 0.384061008691788f, 0.820446193218231f, 0.383815348148346f,
+  0.820740520954132f, 0.383569449186325f, 0.821034610271454f, 0.383323341608047f,
+  0.821328520774841f, 0.383076995611191f, 0.821622252464294f, 0.382830440998077f,
+  0.821915745735168f, 0.382583618164063f, 0.822209119796753f, 0.382336616516113f,
+  0.822502255439758f, 0.382089376449585f, 0.822795212268829f, 0.381841897964478f,
+  0.823087990283966f, 0.381594210863113f, 0.823380589485168f, 0.381346285343170f,
+  0.823673009872437f, 0.381098151206970f, 0.823965191841125f, 0.380849778652191f,
+  0.824257194995880f, 0.380601197481155f, 0.824549019336700f, 0.380352377891541f,
+  0.824840664863586f, 0.380103349685669f, 0.825132071971893f, 0.379854083061218f,
+  0.825423359870911f, 0.379604607820511f, 0.825714409351349f, 0.379354894161224f,
+  0.826005280017853f, 0.379104942083359f, 0.826295912265778f, 0.378854811191559f,
+  0.826586425304413f, 0.378604412078857f, 0.826876699924469f, 0.378353834152222f,
+  0.827166795730591f, 0.378102988004684f, 0.827456712722778f, 0.377851963043213f,
+  0.827746450901031f, 0.377600699663162f, 0.828035950660706f, 0.377349197864532f,
+  0.828325271606445f, 0.377097487449646f, 0.828614413738251f, 0.376845568418503f,
+  0.828903317451477f, 0.376593410968781f, 0.829192101955414f, 0.376341015100479f,
+  0.829480648040771f, 0.376088410615921f, 0.829769015312195f, 0.375835597515106f,
+  0.830057144165039f, 0.375582575798035f, 0.830345153808594f, 0.375329315662384f,
+  0.830632925033569f, 0.375075817108154f, 0.830920517444611f, 0.374822109937668f,
+  0.831207871437073f, 0.374568194150925f, 0.831495106220245f, 0.374314039945602f,
+  0.831782102584839f, 0.374059677124023f, 0.832068860530853f, 0.373805105686188f,
+  0.832355499267578f, 0.373550295829773f, 0.832641899585724f, 0.373295277357101f,
+  0.832928121089935f, 0.373040050268173f, 0.833214163780212f, 0.372784584760666f,
+  0.833499968051910f, 0.372528880834579f, 0.833785593509674f, 0.372272998094559f,
+  0.834071040153503f, 0.372016876935959f, 0.834356248378754f, 0.371760547161102f,
+  0.834641277790070f, 0.371503978967667f, 0.834926128387451f, 0.371247202157974f,
+  0.835210800170898f, 0.370990216732025f, 0.835495233535767f, 0.370732992887497f,
+  0.835779488086700f, 0.370475560426712f, 0.836063504219055f, 0.370217919349670f,
+  0.836347401142120f, 0.369960039854050f, 0.836631059646606f, 0.369701951742172f,
+  0.836914479732513f, 0.369443655014038f, 0.837197780609131f, 0.369185149669647f,
+  0.837480843067169f, 0.368926405906677f, 0.837763667106628f, 0.368667453527451f,
+  0.838046371936798f, 0.368408292531967f, 0.838328838348389f, 0.368148893117905f,
+  0.838611066341400f, 0.367889285087585f, 0.838893175125122f, 0.367629468441010f,
+  0.839175045490265f, 0.367369443178177f, 0.839456677436829f, 0.367109179496765f,
+  0.839738130569458f, 0.366848707199097f, 0.840019404888153f, 0.366588026285172f,
+  0.840300500392914f, 0.366327136754990f, 0.840581357479095f, 0.366066008806229f,
+  0.840862035751343f, 0.365804702043533f, 0.841142535209656f, 0.365543156862259f,
+  0.841422796249390f, 0.365281373262405f, 0.841702818870544f, 0.365019410848618f,
+  0.841982722282410f, 0.364757210016251f, 0.842262387275696f, 0.364494800567627f,
+  0.842541813850403f, 0.364232182502747f, 0.842821121215820f, 0.363969355821610f,
+  0.843100130558014f, 0.363706320524216f, 0.843379020690918f, 0.363443046808243f,
+  0.843657672405243f, 0.363179564476013f, 0.843936145305634f, 0.362915903329849f,
+  0.844214379787445f, 0.362651973962784f, 0.844492435455322f, 0.362387865781784f,
+  0.844770252704620f, 0.362123548984528f, 0.845047891139984f, 0.361858993768692f,
+  0.845325350761414f, 0.361594229936600f, 0.845602571964264f, 0.361329287290573f,
+  0.845879614353180f, 0.361064106225967f, 0.846156477928162f, 0.360798716545105f,
+  0.846433103084564f, 0.360533088445663f, 0.846709489822388f, 0.360267281532288f,
+  0.846985757350922f, 0.360001266002655f, 0.847261726856232f, 0.359735012054443f,
+  0.847537577152252f, 0.359468549489975f, 0.847813189029694f, 0.359201908111572f,
+  0.848088562488556f, 0.358935028314590f, 0.848363757133484f, 0.358667939901352f,
+  0.848638772964478f, 0.358400642871857f, 0.848913550376892f, 0.358133137226105f,
+  0.849188148975372f, 0.357865422964096f, 0.849462509155273f, 0.357597470283508f,
+  0.849736690521240f, 0.357329338788986f, 0.850010633468628f, 0.357060998678207f,
+  0.850284397602081f, 0.356792420148849f, 0.850557923316956f, 0.356523662805557f,
+  0.850831270217896f, 0.356254696846008f, 0.851104438304901f, 0.355985492467880f,
+  0.851377367973328f, 0.355716109275818f, 0.851650118827820f, 0.355446487665176f,
+  0.851922631263733f, 0.355176687240601f, 0.852194905281067f, 0.354906648397446f,
+  0.852467060089111f, 0.354636400938034f, 0.852738916873932f, 0.354365974664688f,
+  0.853010654449463f, 0.354095309972763f, 0.853282094001770f, 0.353824466466904f,
+  0.853553414344788f, 0.353553384542465f, 0.853824436664581f, 0.353282123804092f,
+  0.854095339775085f, 0.353010624647141f, 0.854365944862366f, 0.352738946676254f,
+  0.854636430740356f, 0.352467030286789f, 0.854906618595123f, 0.352194935083389f,
+  0.855176687240601f, 0.351922631263733f, 0.855446517467499f, 0.351650089025497f,
+  0.855716109275818f, 0.351377367973328f, 0.855985522270203f, 0.351104438304901f,
+  0.856254696846008f, 0.350831300020218f, 0.856523692607880f, 0.350557953119278f,
+  0.856792449951172f, 0.350284397602081f, 0.857060968875885f, 0.350010633468628f,
+  0.857329368591309f, 0.349736660718918f, 0.857597470283508f, 0.349462509155273f,
+  0.857865393161774f, 0.349188119173050f, 0.858133137226105f, 0.348913550376892f,
+  0.858400642871857f, 0.348638743162155f, 0.858667910099030f, 0.348363757133484f,
+  0.858934998512268f, 0.348088562488556f, 0.859201908111572f, 0.347813159227371f,
+  0.859468579292297f, 0.347537547349930f, 0.859735012054443f, 0.347261756658554f,
+  0.860001266002655f, 0.346985727548599f, 0.860267281532288f, 0.346709519624710f,
+  0.860533118247986f, 0.346433073282242f, 0.860798716545105f, 0.346156448125839f,
+  0.861064076423645f, 0.345879614353180f, 0.861329257488251f, 0.345602601766586f,
+  0.861594259738922f, 0.345325350761414f, 0.861859023571014f, 0.345047920942307f,
+  0.862123548984528f, 0.344770282506943f, 0.862387895584106f, 0.344492435455322f,
+  0.862652003765106f, 0.344214379787445f, 0.862915873527527f, 0.343936115503311f,
+  0.863179564476013f, 0.343657672405243f, 0.863443076610565f, 0.343379020690918f,
+  0.863706290721893f, 0.343100160360336f, 0.863969385623932f, 0.342821091413498f,
+  0.864232182502747f, 0.342541843652725f, 0.864494800567627f, 0.342262357473373f,
+  0.864757239818573f, 0.341982692480087f, 0.865019381046295f, 0.341702848672867f,
+  0.865281403064728f, 0.341422766447067f, 0.865543127059937f, 0.341142505407333f,
+  0.865804672241211f, 0.340862035751343f, 0.866066038608551f, 0.340581357479095f,
+  0.866327106952667f, 0.340300500392914f, 0.866588056087494f, 0.340019434690475f,
+  0.866848707199097f, 0.339738160371780f, 0.867109179496765f, 0.339456677436829f,
+  0.867369413375854f, 0.339175015687943f, 0.867629468441010f, 0.338893145322800f,
+  0.867889285087585f, 0.338611096143723f, 0.868148922920227f, 0.338328808546066f,
+  0.868408262729645f, 0.338046342134476f, 0.868667483329773f, 0.337763696908951f,
+  0.868926405906677f, 0.337480813264847f, 0.869185149669647f, 0.337197750806808f,
+  0.869443655014038f, 0.336914509534836f, 0.869701981544495f, 0.336631029844284f,
+  0.869960069656372f, 0.336347371339798f, 0.870217919349670f, 0.336063534021378f,
+  0.870475590229034f, 0.335779488086700f, 0.870733022689819f, 0.335495233535767f,
+  0.870990216732025f, 0.335210770368576f, 0.871247172355652f, 0.334926128387451f,
+  0.871503949165344f, 0.334641307592392f, 0.871760547161102f, 0.334356248378754f,
+  0.872016847133636f, 0.334071010351181f, 0.872272968292236f, 0.333785593509674f,
+  0.872528910636902f, 0.333499968051910f, 0.872784554958344f, 0.333214133977890f,
+  0.873040020465851f, 0.332928121089935f, 0.873295307159424f, 0.332641899585724f,
+  0.873550295829773f, 0.332355499267578f, 0.873805105686188f, 0.332068890333176f,
+  0.874059677124023f, 0.331782072782516f, 0.874314069747925f, 0.331495076417923f,
+  0.874568223953247f, 0.331207901239395f, 0.874822139739990f, 0.330920487642288f,
+  0.875075817108154f, 0.330632925033569f, 0.875329315662384f, 0.330345153808594f,
+  0.875582575798035f, 0.330057173967361f, 0.875835597515106f, 0.329769015312195f,
+  0.876088440418243f, 0.329480648040771f, 0.876341044902802f, 0.329192101955414f,
+  0.876593410968781f, 0.328903347253799f, 0.876845538616180f, 0.328614413738251f,
+  0.877097487449646f, 0.328325271606445f, 0.877349197864532f, 0.328035950660706f,
+  0.877600669860840f, 0.327746421098709f, 0.877851963043213f, 0.327456712722778f,
+  0.878103017807007f, 0.327166795730591f, 0.878353834152222f, 0.326876699924469f,
+  0.878604412078857f, 0.326586425304413f, 0.878854811191559f, 0.326295942068100f,
+  0.879104971885681f, 0.326005280017853f, 0.879354894161224f, 0.325714409351349f,
+  0.879604578018188f, 0.325423330068588f, 0.879854083061218f, 0.325132101774216f,
+  0.880103349685669f, 0.324840664863586f, 0.880352377891541f, 0.324549019336700f,
+  0.880601167678833f, 0.324257194995880f, 0.880849778652191f, 0.323965191841125f,
+  0.881098151206970f, 0.323672980070114f, 0.881346285343170f, 0.323380589485168f,
+  0.881594181060791f, 0.323088020086288f, 0.881841897964478f, 0.322795242071152f,
+  0.882089376449585f, 0.322502255439758f, 0.882336616516113f, 0.322209119796753f,
+  0.882583618164063f, 0.321915775537491f, 0.882830440998077f, 0.321622252464294f,
+  0.883076965808868f, 0.321328520774841f, 0.883323311805725f, 0.321034610271454f,
+  0.883569478988647f, 0.320740520954132f, 0.883815348148346f, 0.320446223020554f,
+  0.884061038494110f, 0.320151746273041f, 0.884306430816650f, 0.319857090711594f,
+  0.884551644325256f, 0.319562226533890f, 0.884796679019928f, 0.319267183542252f,
+  0.885041415691376f, 0.318971961736679f, 0.885285973548889f, 0.318676531314850f,
+  0.885530233383179f, 0.318380922079086f, 0.885774314403534f, 0.318085134029388f,
+  0.886018216609955f, 0.317789167165756f, 0.886261820793152f, 0.317492991685867f,
+  0.886505246162415f, 0.317196637392044f, 0.886748373508453f, 0.316900104284287f,
+  0.886991322040558f, 0.316603392362595f, 0.887234091758728f, 0.316306471824646f,
+  0.887476563453674f, 0.316009372472763f, 0.887718796730042f, 0.315712094306946f,
+  0.887960851192474f, 0.315414607524872f, 0.888202667236328f, 0.315116971731186f,
+  0.888444244861603f, 0.314819127321243f, 0.888685584068298f, 0.314521104097366f,
+  0.888926684856415f, 0.314222872257233f, 0.889167606830597f, 0.313924491405487f,
+  0.889408230781555f, 0.313625901937485f, 0.889648675918579f, 0.313327133655548f,
+  0.889888882637024f, 0.313028186559677f, 0.890128850936890f, 0.312729060649872f,
+  0.890368640422821f, 0.312429755926132f, 0.890608131885529f, 0.312130242586136f,
+  0.890847444534302f, 0.311830550432205f, 0.891086459159851f, 0.311530679464340f,
+  0.891325294971466f, 0.311230629682541f, 0.891563892364502f, 0.310930401086807f,
+  0.891802251338959f, 0.310629993677139f, 0.892040371894836f, 0.310329377651215f,
+  0.892278313636780f, 0.310028612613678f, 0.892515957355499f, 0.309727638959885f,
+  0.892753422260284f, 0.309426486492157f, 0.892990648746490f, 0.309125155210495f,
+  0.893227577209473f, 0.308823645114899f, 0.893464326858521f, 0.308521956205368f,
+  0.893700897693634f, 0.308220088481903f, 0.893937170505524f, 0.307918041944504f,
+  0.894173204898834f, 0.307615786790848f, 0.894409060478210f, 0.307313382625580f,
+  0.894644618034363f, 0.307010769844055f, 0.894879996776581f, 0.306708008050919f,
+  0.895115137100220f, 0.306405037641525f, 0.895349979400635f, 0.306101888418198f,
+  0.895584642887115f, 0.305798590183258f, 0.895819067955017f, 0.305495083332062f,
+  0.896053314208984f, 0.305191397666931f, 0.896287262439728f, 0.304887533187866f,
+  0.896520972251892f, 0.304583519697189f, 0.896754503250122f, 0.304279297590256f,
+  0.896987736225128f, 0.303974896669388f, 0.897220790386200f, 0.303670316934586f,
+  0.897453546524048f, 0.303365558385849f, 0.897686123847961f, 0.303060621023178f,
+  0.897918462753296f, 0.302755534648895f, 0.898150563240051f, 0.302450239658356f,
+  0.898382425308228f, 0.302144765853882f, 0.898614048957825f, 0.301839113235474f,
+  0.898845434188843f, 0.301533311605453f, 0.899076581001282f, 0.301227301359177f,
+  0.899307489395142f, 0.300921112298965f, 0.899538159370422f, 0.300614774227142f,
+  0.899768650531769f, 0.300308227539063f, 0.899998843669891f, 0.300001531839371f,
+  0.900228857994080f, 0.299694657325745f, 0.900458574295044f, 0.299387603998184f,
+  0.900688111782074f, 0.299080342054367f, 0.900917351245880f, 0.298772931098938f,
+  0.901146411895752f, 0.298465341329575f, 0.901375174522400f, 0.298157602548599f,
+  0.901603758335114f, 0.297849655151367f, 0.901832103729248f, 0.297541528940201f,
+  0.902060210704803f, 0.297233253717422f, 0.902288019657135f, 0.296924799680710f,
+  0.902515649795532f, 0.296616137027740f, 0.902743041515350f, 0.296307325363159f,
+  0.902970194816589f, 0.295998334884644f, 0.903197109699249f, 0.295689195394516f,
+  0.903423786163330f, 0.295379847288132f, 0.903650224208832f, 0.295070350170136f,
+  0.903876423835754f, 0.294760644435883f, 0.904102385044098f, 0.294450789690018f,
+  0.904328107833862f, 0.294140785932541f, 0.904553592205048f, 0.293830573558807f,
+  0.904778838157654f, 0.293520182371140f, 0.905003845691681f, 0.293209642171860f,
+  0.905228614807129f, 0.292898923158646f, 0.905453145503998f, 0.292588025331497f,
+  0.905677437782288f, 0.292276978492737f, 0.905901491641998f, 0.291965723037720f,
+  0.906125307083130f, 0.291654318571091f, 0.906348884105682f, 0.291342735290527f,
+  0.906572222709656f, 0.291031002998352f, 0.906795322895050f, 0.290719062089920f,
+  0.907018184661865f, 0.290406972169876f, 0.907240808010101f, 0.290094703435898f,
+  0.907463192939758f, 0.289782285690308f, 0.907685279846191f, 0.289469659328461f,
+  0.907907187938690f, 0.289156883955002f, 0.908128857612610f, 0.288843959569931f,
+  0.908350288867950f, 0.288530826568604f, 0.908571481704712f, 0.288217544555664f,
+  0.908792436122894f, 0.287904083728790f, 0.909013092517853f, 0.287590473890305f,
+  0.909233570098877f, 0.287276685237885f, 0.909453809261322f, 0.286962717771530f,
+  0.909673750400543f, 0.286648571491241f, 0.909893512725830f, 0.286334276199341f,
+  0.910112977027893f, 0.286019802093506f, 0.910332262516022f, 0.285705178976059f,
+  0.910551249980927f, 0.285390377044678f, 0.910769999027252f, 0.285075396299362f,
+  0.910988569259644f, 0.284760266542435f, 0.911206841468811f, 0.284444957971573f,
+  0.911424875259399f, 0.284129470586777f, 0.911642670631409f, 0.283813834190369f,
+  0.911860227584839f, 0.283498018980026f, 0.912077546119690f, 0.283182054758072f,
+  0.912294626235962f, 0.282865911722183f, 0.912511467933655f, 0.282549589872360f,
+  0.912728071212769f, 0.282233119010925f, 0.912944436073303f, 0.281916469335556f,
+  0.913160502910614f, 0.281599670648575f, 0.913376390933990f, 0.281282693147659f,
+  0.913592040538788f, 0.280965566635132f, 0.913807392120361f, 0.280648261308670f,
+  0.914022505283356f, 0.280330777168274f, 0.914237439632416f, 0.280013144016266f,
+  0.914452075958252f, 0.279695361852646f, 0.914666473865509f, 0.279377400875092f,
+  0.914880633354187f, 0.279059261083603f, 0.915094554424286f, 0.278740972280502f,
+  0.915308177471161f, 0.278422504663467f, 0.915521621704102f, 0.278103888034821f,
+  0.915734827518463f, 0.277785122394562f, 0.915947735309601f, 0.277466177940369f,
+  0.916160404682159f, 0.277147054672241f, 0.916372895240784f, 0.276827782392502f,
+  0.916585087776184f, 0.276508361101151f, 0.916797041893005f, 0.276188760995865f,
+  0.917008757591248f, 0.275868982076645f, 0.917220234870911f, 0.275549083948135f,
+  0.917431414127350f, 0.275228977203369f, 0.917642414569855f, 0.274908751249313f,
+  0.917853116989136f, 0.274588316679001f, 0.918063640594482f, 0.274267762899399f,
+  0.918273866176605f, 0.273947030305862f, 0.918483853340149f, 0.273626148700714f,
+  0.918693602085114f, 0.273305088281631f, 0.918903112411499f, 0.272983878850937f,
+  0.919112324714661f, 0.272662490606308f, 0.919321358203888f, 0.272340953350067f,
+  0.919530093669891f, 0.272019267082214f, 0.919738650321960f, 0.271697402000427f,
+  0.919946908950806f, 0.271375387907028f, 0.920154929161072f, 0.271053224802017f,
+  0.920362710952759f, 0.270730882883072f, 0.920570194721222f, 0.270408391952515f,
+  0.920777499675751f, 0.270085722208023f, 0.920984506607056f, 0.269762933254242f,
+  0.921191275119781f, 0.269439965486526f, 0.921397805213928f, 0.269116818904877f,
+  0.921604096889496f, 0.268793523311615f, 0.921810150146484f, 0.268470078706741f,
+  0.922015964984894f, 0.268146485090256f, 0.922221481800079f, 0.267822742462158f,
+  0.922426760196686f, 0.267498821020126f, 0.922631800174713f, 0.267174720764160f,
+  0.922836601734161f, 0.266850501298904f, 0.923041164875031f, 0.266526103019714f,
+  0.923245489597321f, 0.266201555728912f, 0.923449516296387f, 0.265876859426498f,
+  0.923653304576874f, 0.265552014112473f, 0.923856854438782f, 0.265226989984512f,
+  0.924060165882111f, 0.264901816844940f, 0.924263238906860f, 0.264576494693756f,
+  0.924466013908386f, 0.264250993728638f, 0.924668610095978f, 0.263925373554230f,
+  0.924870908260345f, 0.263599574565887f, 0.925072908401489f, 0.263273626565933f,
+  0.925274729728699f, 0.262947499752045f, 0.925476312637329f, 0.262621253728867f,
+  0.925677597522736f, 0.262294828891754f, 0.925878643989563f, 0.261968284845352f,
+  0.926079452037811f, 0.261641561985016f, 0.926280021667480f, 0.261314690113068f,
+  0.926480293273926f, 0.260987639427185f, 0.926680326461792f, 0.260660469532013f,
+  0.926880121231079f, 0.260333120822906f, 0.927079677581787f, 0.260005623102188f,
+  0.927278995513916f, 0.259678006172180f, 0.927478015422821f, 0.259350210428238f,
+  0.927676856517792f, 0.259022265672684f, 0.927875399589539f, 0.258694142103195f,
+  0.928073644638062f, 0.258365899324417f, 0.928271710872650f, 0.258037507534027f,
+  0.928469479084015f, 0.257708936929703f, 0.928667008876801f, 0.257380217313766f,
+  0.928864300251007f, 0.257051378488541f, 0.929061353206635f, 0.256722360849380f,
+  0.929258108139038f, 0.256393194198608f, 0.929454624652863f, 0.256063878536224f,
+  0.929650902748108f, 0.255734413862228f, 0.929846942424774f, 0.255404800176620f,
+  0.930042684078217f, 0.255075037479401f, 0.930238187313080f, 0.254745125770569f,
+  0.930433452129364f, 0.254415065050125f, 0.930628478527069f, 0.254084855318069f,
+  0.930823206901550f, 0.253754496574402f, 0.931017756462097f, 0.253423988819122f,
+  0.931211948394775f, 0.253093332052231f, 0.931405961513519f, 0.252762526273727f,
+  0.931599736213684f, 0.252431541681290f, 0.931793212890625f, 0.252100437879562f,
+  0.931986451148987f, 0.251769185066223f, 0.932179391384125f, 0.251437783241272f,
+  0.932372152805328f, 0.251106232404709f, 0.932564616203308f, 0.250774532556534f,
+  0.932756841182709f, 0.250442683696747f, 0.932948768138886f, 0.250110685825348f,
+  0.933140456676483f, 0.249778553843498f, 0.933331906795502f, 0.249446272850037f,
+  0.933523118495941f, 0.249113827943802f, 0.933714091777802f, 0.248781248927116f,
+  0.933904767036438f, 0.248448520898819f, 0.934095203876495f, 0.248115643858910f,
+  0.934285342693329f, 0.247782632708550f, 0.934475243091583f, 0.247449472546577f,
+  0.934664964675903f, 0.247116148471832f, 0.934854328632355f, 0.246782705187798f,
+  0.935043513774872f, 0.246449097990990f, 0.935232400894165f, 0.246115356683731f,
+  0.935421049594879f, 0.245781451463699f, 0.935609400272369f, 0.245447427034378f,
+  0.935797572135925f, 0.245113238692284f, 0.935985386371613f, 0.244778916239738f,
+  0.936173021793365f, 0.244444444775581f, 0.936360359191895f, 0.244109839200974f,
+  0.936547517776489f, 0.243775084614754f, 0.936734318733215f, 0.243440181016922f,
+  0.936920940876007f, 0.243105143308640f, 0.937107264995575f, 0.242769956588745f,
+  0.937293350696564f, 0.242434620857239f, 0.937479138374329f, 0.242099151015282f,
+  0.937664687633514f, 0.241763532161713f, 0.937849998474121f, 0.241427779197693f,
+  0.938035070896149f, 0.241091892123222f, 0.938219845294952f, 0.240755841135979f,
+  0.938404381275177f, 0.240419670939446f, 0.938588619232178f, 0.240083336830139f,
+  0.938772618770599f, 0.239746883511543f, 0.938956379890442f, 0.239410281181335f,
+  0.939139902591705f, 0.239073529839516f, 0.939323127269745f, 0.238736644387245f,
+  0.939506113529205f, 0.238399609923363f, 0.939688861370087f, 0.238062441349030f,
+  0.939871311187744f, 0.237725138664246f, 0.940053522586823f, 0.237387686967850f,
+  0.940235435962677f, 0.237050101161003f, 0.940417110919952f, 0.236712381243706f,
+  0.940598547458649f, 0.236374512314796f, 0.940779745578766f, 0.236036509275436f,
+  0.940960645675659f, 0.235698372125626f, 0.941141307353973f, 0.235360085964203f,
+  0.941321671009064f, 0.235021665692329f, 0.941501796245575f, 0.234683111310005f,
+  0.941681683063507f, 0.234344407916069f, 0.941861271858215f, 0.234005570411682f,
+  0.942040622234344f, 0.233666598796844f, 0.942219734191895f, 0.233327493071556f,
+  0.942398548126221f, 0.232988253235817f, 0.942577123641968f, 0.232648864388466f,
+  0.942755401134491f, 0.232309341430664f, 0.942933499813080f, 0.231969684362412f,
+  0.943111240863800f, 0.231629893183708f, 0.943288803100586f, 0.231289967894554f,
+  0.943466067314148f, 0.230949893593788f, 0.943643093109131f, 0.230609700083733f,
+  0.943819820880890f, 0.230269357562065f, 0.943996310234070f, 0.229928880929947f,
+  0.944172501564026f, 0.229588270187378f, 0.944348454475403f, 0.229247525334358f,
+  0.944524168968201f, 0.228906646370888f, 0.944699645042419f, 0.228565633296967f,
+  0.944874763488770f, 0.228224486112595f, 0.945049703121185f, 0.227883204817772f,
+  0.945224344730377f, 0.227541789412498f, 0.945398747920990f, 0.227200239896774f,
+  0.945572853088379f, 0.226858556270599f, 0.945746779441834f, 0.226516738533974f,
+  0.945920348167419f, 0.226174786686897f, 0.946093678474426f, 0.225832715630531f,
+  0.946266770362854f, 0.225490495562553f, 0.946439623832703f, 0.225148141384125f,
+  0.946612179279327f, 0.224805667996407f, 0.946784436702728f, 0.224463045597076f,
+  0.946956455707550f, 0.224120303988457f, 0.947128236293793f, 0.223777428269386f,
+  0.947299718856812f, 0.223434418439865f, 0.947470963001251f, 0.223091274499893f,
+  0.947641968727112f, 0.222748011350632f, 0.947812676429749f, 0.222404599189758f,
+  0.947983145713806f, 0.222061067819595f, 0.948153316974640f, 0.221717402338982f,
+  0.948323249816895f, 0.221373617649078f, 0.948492884635925f, 0.221029683947563f,
+  0.948662281036377f, 0.220685631036758f, 0.948831439018250f, 0.220341444015503f,
+  0.949000298976898f, 0.219997137784958f, 0.949168920516968f, 0.219652697443962f,
+  0.949337244033813f, 0.219308122992516f, 0.949505329132080f, 0.218963414430618f,
+  0.949673116207123f, 0.218618586659431f, 0.949840664863586f, 0.218273624777794f,
+  0.950007975101471f, 0.217928543686867f, 0.950174987316132f, 0.217583328485489f,
+  0.950341701507568f, 0.217237979173660f, 0.950508177280426f, 0.216892510652542f,
+  0.950674414634705f, 0.216546908020973f, 0.950840353965759f, 0.216201186180115f,
+  0.951006054878235f, 0.215855330228806f, 0.951171517372131f, 0.215509355068207f,
+  0.951336681842804f, 0.215163245797157f, 0.951501548290253f, 0.214817002415657f,
+  0.951666176319122f, 0.214470639824867f, 0.951830565929413f, 0.214124158024788f,
+  0.951994657516479f, 0.213777542114258f, 0.952158451080322f, 0.213430806994438f,
+  0.952322065830231f, 0.213083937764168f, 0.952485322952271f, 0.212736949324608f,
+  0.952648401260376f, 0.212389841675758f, 0.952811121940613f, 0.212042599916458f,
+  0.952973663806915f, 0.211695238947868f, 0.953135907649994f, 0.211347743868828f,
+  0.953297853469849f, 0.211000129580498f, 0.953459560871124f, 0.210652396082878f,
+  0.953620970249176f, 0.210304543375969f, 0.953782141208649f, 0.209956556558609f,
+  0.953943073749542f, 0.209608450531960f, 0.954103708267212f, 0.209260210394859f,
+  0.954264044761658f, 0.208911851048470f, 0.954424142837524f, 0.208563387393951f,
+  0.954584002494812f, 0.208214774727821f, 0.954743564128876f, 0.207866057753563f,
+  0.954902827739716f, 0.207517206668854f, 0.955061912536621f, 0.207168251276016f,
+  0.955220639705658f, 0.206819161772728f, 0.955379128456116f, 0.206469938158989f,
+  0.955537378787994f, 0.206120610237122f, 0.955695331096649f, 0.205771163105965f,
+  0.955853044986725f, 0.205421581864357f, 0.956010460853577f, 0.205071896314621f,
+  0.956167578697205f, 0.204722076654434f, 0.956324458122253f, 0.204372137784958f,
+  0.956481099128723f, 0.204022079706192f, 0.956637442111969f, 0.203671902418137f,
+  0.956793546676636f, 0.203321605920792f, 0.956949353218079f, 0.202971190214157f,
+  0.957104861736298f, 0.202620655298233f, 0.957260131835938f, 0.202270001173019f,
+  0.957415163516998f, 0.201919227838516f, 0.957569897174835f, 0.201568335294724f,
+  0.957724332809448f, 0.201217323541641f, 0.957878530025482f, 0.200866192579269f,
+  0.958032488822937f, 0.200514942407608f, 0.958186149597168f, 0.200163587927818f,
+  0.958339512348175f, 0.199812099337578f, 0.958492636680603f, 0.199460506439209f,
+  0.958645522594452f, 0.199108779430389f, 0.958798050880432f, 0.198756948113441f,
+  0.958950400352478f, 0.198404997587204f, 0.959102451801300f, 0.198052927851677f,
+  0.959254205226898f, 0.197700738906860f, 0.959405720233917f, 0.197348430752754f,
+  0.959556937217712f, 0.196996018290520f, 0.959707856178284f, 0.196643486618996f,
+  0.959858596324921f, 0.196290835738182f, 0.960008978843689f, 0.195938065648079f,
+  0.960159122943878f, 0.195585191249847f, 0.960309028625488f, 0.195232197642326f,
+  0.960458636283875f, 0.194879084825516f, 0.960607945919037f, 0.194525867700577f,
+  0.960757017135620f, 0.194172516465187f, 0.960905790328979f, 0.193819075822830f,
+  0.961054325103760f, 0.193465501070023f, 0.961202561855316f, 0.193111822009087f,
+  0.961350560188293f, 0.192758023738861f, 0.961498260498047f, 0.192404121160507f,
+  0.961645722389221f, 0.192050099372864f, 0.961792886257172f, 0.191695958375931f,
+  0.961939752101898f, 0.191341713070869f, 0.962086379528046f, 0.190987363457680f,
+  0.962232708930969f, 0.190632879734039f, 0.962378799915314f, 0.190278306603432f,
+  0.962524592876434f, 0.189923599362373f, 0.962670147418976f, 0.189568802714348f,
+  0.962815403938293f, 0.189213871955872f, 0.962960422039032f, 0.188858851790428f,
+  0.963105142116547f, 0.188503712415695f, 0.963249564170837f, 0.188148453831673f,
+  0.963393747806549f, 0.187793090939522f, 0.963537633419037f, 0.187437608838081f,
+  0.963681280612946f, 0.187082037329674f, 0.963824629783630f, 0.186726331710815f,
+  0.963967680931091f, 0.186370536684990f, 0.964110493659973f, 0.186014622449875f,
+  0.964253067970276f, 0.185658603906631f, 0.964395284652710f, 0.185302466154099f,
+  0.964537262916565f, 0.184946224093437f, 0.964679002761841f, 0.184589877724648f,
+  0.964820444583893f, 0.184233412146568f, 0.964961588382721f, 0.183876842260361f,
+  0.965102493762970f, 0.183520168066025f, 0.965243160724640f, 0.183163389563560f,
+  0.965383470058441f, 0.182806491851807f, 0.965523540973663f, 0.182449504733086f,
+  0.965663373470306f, 0.182092398405075f, 0.965802907943726f, 0.181735187768936f,
+  0.965942144393921f, 0.181377857923508f, 0.966081082820892f, 0.181020438671112f,
+  0.966219842433929f, 0.180662900209427f, 0.966358244419098f, 0.180305257439613f,
+  0.966496407985687f, 0.179947525262833f, 0.966634273529053f, 0.179589673876762f,
+  0.966771900653839f, 0.179231703281403f, 0.966909229755402f, 0.178873643279076f,
+  0.967046260833740f, 0.178515478968620f, 0.967183053493500f, 0.178157210350037f,
+  0.967319548130035f, 0.177798837423325f, 0.967455804347992f, 0.177440345287323f,
+  0.967591762542725f, 0.177081763744354f, 0.967727422714233f, 0.176723077893257f,
+  0.967862844467163f, 0.176364272832870f, 0.967997968196869f, 0.176005378365517f,
+  0.968132853507996f, 0.175646379590034f, 0.968267440795898f, 0.175287276506424f,
+  0.968401730060577f, 0.174928069114685f, 0.968535780906677f, 0.174568757414818f,
+  0.968669533729553f, 0.174209341406822f, 0.968802988529205f, 0.173849821090698f,
+  0.968936204910278f, 0.173490211367607f, 0.969069123268127f, 0.173130482435226f,
+  0.969201743602753f, 0.172770664095879f, 0.969334125518799f, 0.172410741448402f,
+  0.969466269016266f, 0.172050714492798f, 0.969598054885864f, 0.171690583229065f,
+  0.969729602336884f, 0.171330362558365f, 0.969860911369324f, 0.170970037579536f,
+  0.969991862773895f, 0.170609608292580f, 0.970122575759888f, 0.170249074697495f,
+  0.970253050327301f, 0.169888436794281f, 0.970383226871490f, 0.169527709484100f,
+  0.970513105392456f, 0.169166877865791f, 0.970642685890198f, 0.168805956840515f,
+  0.970772027969360f, 0.168444931507111f, 0.970901072025299f, 0.168083801865578f,
+  0.971029877662659f, 0.167722567915916f, 0.971158385276794f, 0.167361244559288f,
+  0.971286594867706f, 0.166999831795692f, 0.971414566040039f, 0.166638299822807f,
+  0.971542239189148f, 0.166276678442955f, 0.971669614315033f, 0.165914967656136f,
+  0.971796751022339f, 0.165553152561188f, 0.971923589706421f, 0.165191248059273f,
+  0.972050130367279f, 0.164829224348068f, 0.972176432609558f, 0.164467126131058f,
+  0.972302436828613f, 0.164104923605919f, 0.972428143024445f, 0.163742616772652f,
+  0.972553610801697f, 0.163380220532417f, 0.972678780555725f, 0.163017734885216f,
+  0.972803652286530f, 0.162655144929886f, 0.972928285598755f, 0.162292465567589f,
+  0.973052620887756f, 0.161929681897163f, 0.973176658153534f, 0.161566808819771f,
+  0.973300457000732f, 0.161203846335411f, 0.973423957824707f, 0.160840779542923f,
+  0.973547160625458f, 0.160477623343468f, 0.973670125007629f, 0.160114362835884f,
+  0.973792791366577f, 0.159751012921333f, 0.973915159702301f, 0.159387573599815f,
+  0.974037289619446f, 0.159024044871330f, 0.974159121513367f, 0.158660411834717f,
+  0.974280655384064f, 0.158296689391136f, 0.974401950836182f, 0.157932877540588f,
+  0.974522948265076f, 0.157568961381912f, 0.974643647670746f, 0.157204970717430f,
+  0.974764108657837f, 0.156840875744820f, 0.974884271621704f, 0.156476691365242f,
+  0.975004136562347f, 0.156112402677536f, 0.975123703479767f, 0.155748039484024f,
+  0.975243031978607f, 0.155383571982384f, 0.975362062454224f, 0.155019029974937f,
+  0.975480854511261f, 0.154654383659363f, 0.975599288940430f, 0.154289647936821f,
+  0.975717484951019f, 0.153924822807312f, 0.975835442543030f, 0.153559908270836f,
+  0.975953042507172f, 0.153194904327393f, 0.976070404052734f, 0.152829796075821f,
+  0.976187527179718f, 0.152464613318443f, 0.976304292678833f, 0.152099341154099f,
+  0.976420819759369f, 0.151733979582787f, 0.976537048816681f, 0.151368513703346f,
+  0.976653039455414f, 0.151002973318100f, 0.976768672466278f, 0.150637343525887f,
+  0.976884067058563f, 0.150271624326706f, 0.976999223232269f, 0.149905815720558f,
+  0.977114021778107f, 0.149539917707443f, 0.977228581905365f, 0.149173930287361f,
+  0.977342903614044f, 0.148807853460312f, 0.977456867694855f, 0.148441687226295f,
+  0.977570593357086f, 0.148075446486473f, 0.977684020996094f, 0.147709101438522f,
+  0.977797150611877f, 0.147342681884766f, 0.977910041809082f, 0.146976172924042f,
+  0.978022634983063f, 0.146609574556351f, 0.978134930133820f, 0.146242901682854f,
+  0.978246986865997f, 0.145876124501228f, 0.978358685970306f, 0.145509272813797f,
+  0.978470146656036f, 0.145142331719399f, 0.978581368923187f, 0.144775316119194f,
+  0.978692233562469f, 0.144408211112022f, 0.978802859783173f, 0.144041016697884f,
+  0.978913187980652f, 0.143673732876778f, 0.979023277759552f, 0.143306359648705f,
+  0.979133009910584f, 0.142938911914825f, 0.979242503643036f, 0.142571389675140f,
+  0.979351758956909f, 0.142203763127327f, 0.979460656642914f, 0.141836062073708f,
+  0.979569315910339f, 0.141468286514282f, 0.979677677154541f, 0.141100421547890f,
+  0.979785740375519f, 0.140732467174530f, 0.979893565177917f, 0.140364438295364f,
+  0.980001091957092f, 0.139996320009232f, 0.980108320713043f, 0.139628127217293f,
+  0.980215251445770f, 0.139259845018387f, 0.980321943759918f, 0.138891488313675f,
+  0.980428338050842f, 0.138523042201996f, 0.980534434318542f, 0.138154521584511f,
+  0.980640232563019f, 0.137785911560059f, 0.980745792388916f, 0.137417227029800f,
+  0.980851054191589f, 0.137048453092575f, 0.980956017971039f, 0.136679604649544f,
+  0.981060683727264f, 0.136310681700706f, 0.981165111064911f, 0.135941669344902f,
+  0.981269240379334f, 0.135572582483292f, 0.981373071670532f, 0.135203406214714f,
+  0.981476604938507f, 0.134834155440331f, 0.981579899787903f, 0.134464830160141f,
+  0.981682896614075f, 0.134095430374146f, 0.981785595417023f, 0.133725941181183f,
+  0.981888055801392f, 0.133356377482414f, 0.981990158557892f, 0.132986739277840f,
+  0.982092022895813f, 0.132617011666298f, 0.982193589210510f, 0.132247209548950f,
+  0.982294917106628f, 0.131877332925797f, 0.982395887374878f, 0.131507381796837f,
+  0.982496619224548f, 0.131137356162071f, 0.982597053050995f, 0.130767241120338f,
+  0.982697248458862f, 0.130397051572800f, 0.982797086238861f, 0.130026802420616f,
+  0.982896685600281f, 0.129656463861465f, 0.982995986938477f, 0.129286035895348f,
+  0.983094990253448f, 0.128915548324585f, 0.983193755149841f, 0.128544986248016f,
+  0.983292162418365f, 0.128174334764481f, 0.983390331268311f, 0.127803623676300f,
+  0.983488261699677f, 0.127432823181152f, 0.983585834503174f, 0.127061963081360f,
+  0.983683168888092f, 0.126691013574600f, 0.983780145645142f, 0.126320004463196f,
+  0.983876943588257f, 0.125948905944824f, 0.983973383903503f, 0.125577747821808f,
+  0.984069526195526f, 0.125206500291824f, 0.984165430068970f, 0.124835193157196f,
+  0.984261035919189f, 0.124463804066181f, 0.984356343746185f, 0.124092340469360f,
+  0.984451413154602f, 0.123720809817314f, 0.984546124935150f, 0.123349204659462f,
+  0.984640598297119f, 0.122977524995804f, 0.984734773635864f, 0.122605770826340f,
+  0.984828710556030f, 0.122233949601650f, 0.984922289848328f, 0.121862053871155f,
+  0.985015630722046f, 0.121490091085434f, 0.985108673572540f, 0.121118053793907f,
+  0.985201418399811f, 0.120745941996574f, 0.985293865203857f, 0.120373763144016f,
+  0.985386073589325f, 0.120001509785652f, 0.985477983951569f, 0.119629189372063f,
+  0.985569596290588f, 0.119256794452667f, 0.985660910606384f, 0.118884332478046f,
+  0.985751926898956f, 0.118511803448200f, 0.985842704772949f, 0.118139199912548f,
+  0.985933184623718f, 0.117766529321671f, 0.986023366451263f, 0.117393791675568f,
+  0.986113250255585f, 0.117020979523659f, 0.986202836036682f, 0.116648100316525f,
+  0.986292183399200f, 0.116275154054165f, 0.986381232738495f, 0.115902140736580f,
+  0.986469984054565f, 0.115529052913189f, 0.986558437347412f, 0.115155905485153f,
+  0.986646652221680f, 0.114782683551311f, 0.986734509468079f, 0.114409394562244f,
+  0.986822128295898f, 0.114036038517952f, 0.986909449100494f, 0.113662622869015f,
+  0.986996471881866f, 0.113289132714272f, 0.987083256244659f, 0.112915575504303f,
+  0.987169682979584f, 0.112541958689690f, 0.987255871295929f, 0.112168267369270f,
+  0.987341761589050f, 0.111794516444206f, 0.987427353858948f, 0.111420698463917f,
+  0.987512648105621f, 0.111046813428402f, 0.987597703933716f, 0.110672861337662f,
+  0.987682461738586f, 0.110298842191696f, 0.987766921520233f, 0.109924763441086f,
+  0.987851083278656f, 0.109550617635250f, 0.987934947013855f, 0.109176412224770f,
+  0.988018512725830f, 0.108802139759064f, 0.988101840019226f, 0.108427800238132f,
+  0.988184869289398f, 0.108053401112556f, 0.988267600536346f, 0.107678934931755f,
+  0.988350033760071f, 0.107304409146309f, 0.988432228565216f, 0.106929816305637f,
+  0.988514065742493f, 0.106555156409740f, 0.988595664501190f, 0.106180444359779f,
+  0.988676965236664f, 0.105805665254593f, 0.988757967948914f, 0.105430819094181f,
+  0.988838672637939f, 0.105055920779705f, 0.988919138908386f, 0.104680955410004f,
+  0.988999247550964f, 0.104305922985077f, 0.989079117774963f, 0.103930838406086f,
+  0.989158689975739f, 0.103555686771870f, 0.989237964153290f, 0.103180475533009f,
+  0.989316940307617f, 0.102805204689503f, 0.989395678043365f, 0.102429874241352f,
+  0.989474058151245f, 0.102054484188557f, 0.989552199840546f, 0.101679034531116f,
+  0.989630043506622f, 0.101303517818451f, 0.989707589149475f, 0.100927948951721f,
+  0.989784896373749f, 0.100552320480347f, 0.989861845970154f, 0.100176624953747f,
+  0.989938557147980f, 0.099800877273083f, 0.990014970302582f, 0.099425069987774f,
+  0.990091085433960f, 0.099049203097820f, 0.990166902542114f, 0.098673284053802f,
+  0.990242421627045f, 0.098297297954559f, 0.990317702293396f, 0.097921259701252f,
+  0.990392625331879f, 0.097545161843300f, 0.990467309951782f, 0.097169004380703f,
+  0.990541696548462f, 0.096792794764042f, 0.990615785121918f, 0.096416525542736f,
+  0.990689575672150f, 0.096040196716785f, 0.990763127803802f, 0.095663815736771f,
+  0.990836322307587f, 0.095287375152111f, 0.990909278392792f, 0.094910882413387f,
+  0.990981936454773f, 0.094534330070019f, 0.991054296493530f, 0.094157725572586f,
+  0.991126358509064f, 0.093781061470509f, 0.991198182106018f, 0.093404345214367f,
+  0.991269648075104f, 0.093027576804161f, 0.991340875625610f, 0.092650748789310f,
+  0.991411805152893f, 0.092273868620396f, 0.991482377052307f, 0.091896936297417f,
+  0.991552770137787f, 0.091519944369793f, 0.991622805595398f, 0.091142900288105f,
+  0.991692543029785f, 0.090765804052353f, 0.991762042045593f, 0.090388655662537f,
+  0.991831183433533f, 0.090011447668076f, 0.991900086402893f, 0.089634194970131f,
+  0.991968691349030f, 0.089256882667542f, 0.992036998271942f, 0.088879525661469f,
+  0.992105066776276f, 0.088502109050751f, 0.992172777652740f, 0.088124647736549f,
+  0.992240250110626f, 0.087747126817703f, 0.992307364940643f, 0.087369553744793f,
+  0.992374241352081f, 0.086991935968399f, 0.992440819740295f, 0.086614266037941f,
+  0.992507100105286f, 0.086236543953419f, 0.992573142051697f, 0.085858769714832f,
+  0.992638826370239f, 0.085480943322182f, 0.992704212665558f, 0.085103072226048f,
+  0.992769360542297f, 0.084725148975849f, 0.992834210395813f, 0.084347173571587f,
+  0.992898762226105f, 0.083969146013260f, 0.992963016033173f, 0.083591073751450f,
+  0.993026971817017f, 0.083212949335575f, 0.993090689182281f, 0.082834780216217f,
+  0.993154048919678f, 0.082456558942795f, 0.993217170238495f, 0.082078292965889f,
+  0.993279933929443f, 0.081699974834919f, 0.993342459201813f, 0.081321612000465f,
+  0.993404686450958f, 0.080943197011948f, 0.993466615676880f, 0.080564737319946f,
+  0.993528306484222f, 0.080186225473881f, 0.993589639663696f, 0.079807676374912f,
+  0.993650734424591f, 0.079429075121880f, 0.993711471557617f, 0.079050421714783f,
+  0.993771970272064f, 0.078671731054783f, 0.993832170963287f, 0.078292988240719f,
+  0.993892073631287f, 0.077914200723171f, 0.993951678276062f, 0.077535368502140f,
+  0.994010984897614f, 0.077156484127045f, 0.994070053100586f, 0.076777562499046f,
+  0.994128763675690f, 0.076398596167564f, 0.994187235832214f, 0.076019577682018f,
+  0.994245409965515f, 0.075640521943569f, 0.994303286075592f, 0.075261414051056f,
+  0.994360864162445f, 0.074882268905640f, 0.994418144226074f, 0.074503071606159f,
+  0.994475126266479f, 0.074123837053776f, 0.994531810283661f, 0.073744557797909f,
+  0.994588255882263f, 0.073365233838558f, 0.994644403457642f, 0.072985872626305f,
+  0.994700193405151f, 0.072606459259987f, 0.994755744934082f, 0.072227008640766f,
+  0.994810998439789f, 0.071847513318062f, 0.994865953922272f, 0.071467980742455f,
+  0.994920611381531f, 0.071088403463364f, 0.994975030422211f, 0.070708781480789f,
+  0.995029091835022f, 0.070329122245312f, 0.995082914829254f, 0.069949418306351f,
+  0.995136380195618f, 0.069569669663906f, 0.995189607143402f, 0.069189883768559f,
+  0.995242536067963f, 0.068810060620308f, 0.995295166969299f, 0.068430192768574f,
+  0.995347499847412f, 0.068050287663937f, 0.995399534702301f, 0.067670337855816f,
+  0.995451331138611f, 0.067290350794792f, 0.995502769947052f, 0.066910326480865f,
+  0.995553970336914f, 0.066530264914036f, 0.995604813098907f, 0.066150158643723f,
+  0.995655417442322f, 0.065770015120506f, 0.995705723762512f, 0.065389834344387f,
+  0.995755732059479f, 0.065009608864784f, 0.995805442333221f, 0.064629353582859f,
+  0.995854854583740f, 0.064249053597450f, 0.995904028415680f, 0.063868723809719f,
+  0.995952844619751f, 0.063488349318504f, 0.996001422405243f, 0.063107937574387f,
+  0.996049642562866f, 0.062727488577366f, 0.996097624301910f, 0.062347009778023f,
+  0.996145308017731f, 0.061966486275196f, 0.996192693710327f, 0.061585929244757f,
+  0.996239781379700f, 0.061205338686705f, 0.996286571025848f, 0.060824707150459f,
+  0.996333062648773f, 0.060444042086601f, 0.996379256248474f, 0.060063343495131f,
+  0.996425211429596f, 0.059682607650757f, 0.996470808982849f, 0.059301838278770f,
+  0.996516168117523f, 0.058921031653881f, 0.996561229228973f, 0.058540191501379f,
+  0.996605992317200f, 0.058159314095974f, 0.996650457382202f, 0.057778406888247f,
+  0.996694624423981f, 0.057397462427616f, 0.996738493442535f, 0.057016488164663f,
+  0.996782064437866f, 0.056635476648808f, 0.996825337409973f, 0.056254431605339f,
+  0.996868371963501f, 0.055873356759548f, 0.996911048889160f, 0.055492244660854f,
+  0.996953487396240f, 0.055111102759838f, 0.996995627880096f, 0.054729927331209f,
+  0.997037410736084f, 0.054348722100258f, 0.997078955173492f, 0.053967483341694f,
+  0.997120201587677f, 0.053586211055517f, 0.997161149978638f, 0.053204908967018f,
+  0.997201859951019f, 0.052823577076197f, 0.997242212295532f, 0.052442211657763f,
+  0.997282266616821f, 0.052060816437006f, 0.997322082519531f, 0.051679391413927f,
+  0.997361540794373f, 0.051297932863235f, 0.997400760650635f, 0.050916448235512f,
+  0.997439682483673f, 0.050534930080175f, 0.997478306293488f, 0.050153385847807f,
+  0.997516572475433f, 0.049771808087826f, 0.997554600238800f, 0.049390204250813f,
+  0.997592389583588f, 0.049008570611477f, 0.997629821300507f, 0.048626907169819f,
+  0.997666954994202f, 0.048245213925838f, 0.997703790664673f, 0.047863494604826f,
+  0.997740387916565f, 0.047481749206781f, 0.997776627540588f, 0.047099970281124f,
+  0.997812628746033f, 0.046718169003725f, 0.997848331928253f, 0.046336337924004f,
+  0.997883677482605f, 0.045954477041960f, 0.997918784618378f, 0.045572593808174f,
+  0.997953593730927f, 0.045190680772066f, 0.997988104820251f, 0.044808741658926f,
+  0.998022377490997f, 0.044426776468754f, 0.998056292533875f, 0.044044785201550f,
+  0.998089909553528f, 0.043662767857313f, 0.998123228549957f, 0.043280724436045f,
+  0.998156309127808f, 0.042898654937744f, 0.998189091682434f, 0.042516563087702f,
+  0.998221516609192f, 0.042134445160627f, 0.998253703117371f, 0.041752301156521f,
+  0.998285591602325f, 0.041370131075382f, 0.998317182064056f, 0.040987938642502f,
+  0.998348474502563f, 0.040605723857880f, 0.998379468917847f, 0.040223482996225f,
+  0.998410165309906f, 0.039841219782829f, 0.998440563678741f, 0.039458930492401f,
+  0.998470664024353f, 0.039076622575521f, 0.998500525951386f, 0.038694288581610f,
+  0.998530030250549f, 0.038311932235956f, 0.998559296131134f, 0.037929553538561f,
+  0.998588204383850f, 0.037547148764133f, 0.998616874217987f, 0.037164725363255f,
+  0.998645246028900f, 0.036782283335924f, 0.998673319816589f, 0.036399815231562f,
+  0.998701035976410f, 0.036017324775457f, 0.998728513717651f, 0.035634815692902f,
+  0.998755753040314f, 0.035252287983894f, 0.998782634735107f, 0.034869734197855f,
+  0.998809218406677f, 0.034487165510654f, 0.998835504055023f, 0.034104570746422f,
+  0.998861551284790f, 0.033721961081028f, 0.998887240886688f, 0.033339329063892f,
+  0.998912692070007f, 0.032956674695015f, 0.998937785625458f, 0.032574005424976f,
+  0.998962640762329f, 0.032191313803196f, 0.998987197875977f, 0.031808607280254f,
+  0.999011456966400f, 0.031425878405571f, 0.999035418033600f, 0.031043132767081f,
+  0.999059081077576f, 0.030660368502140f, 0.999082446098328f, 0.030277585610747f,
+  0.999105513095856f, 0.029894785955548f, 0.999128282070160f, 0.029511967673898f,
+  0.999150753021240f, 0.029129132628441f, 0.999172985553741f, 0.028746278956532f,
+  0.999194860458374f, 0.028363410383463f, 0.999216496944427f, 0.027980525046587f,
+  0.999237775802612f, 0.027597622945905f, 0.999258816242218f, 0.027214704081416f,
+  0.999279558658600f, 0.026831768453121f, 0.999299943447113f, 0.026448817923665f,
+  0.999320089817047f, 0.026065852493048f, 0.999339938163757f, 0.025682870298624f,
+  0.999359488487244f, 0.025299875065684f, 0.999378740787506f, 0.024916863068938f,
+  0.999397754669189f, 0.024533838033676f, 0.999416410923004f, 0.024150796234608f,
+  0.999434769153595f, 0.023767741397023f, 0.999452829360962f, 0.023384673520923f,
+  0.999470651149750f, 0.023001590743661f, 0.999488115310669f, 0.022618494927883f,
+  0.999505341053009f, 0.022235386073589f, 0.999522268772125f, 0.021852264180779f,
+  0.999538838863373f, 0.021469129249454f, 0.999555170536041f, 0.021085981279612f,
+  0.999571204185486f, 0.020702820271254f, 0.999586939811707f, 0.020319648087025f,
+  0.999602377414703f, 0.019936462864280f, 0.999617516994476f, 0.019553268328309f,
+  0.999632358551025f, 0.019170060753822f, 0.999646902084351f, 0.018786842003465f,
+  0.999661207199097f, 0.018403612077236f, 0.999675154685974f, 0.018020370975137f,
+  0.999688863754272f, 0.017637118697166f, 0.999702215194702f, 0.017253857105970f,
+  0.999715328216553f, 0.016870586201549f, 0.999728083610535f, 0.016487304121256f,
+  0.999740600585938f, 0.016104012727737f, 0.999752819538116f, 0.015720712020993f,
+  0.999764680862427f, 0.015337402001023f, 0.999776303768158f, 0.014954082667828f,
+  0.999787628650665f, 0.014570754021406f, 0.999798655509949f, 0.014187417924404f,
+  0.999809384346008f, 0.013804072514176f, 0.999819874763489f, 0.013420719653368f,
+  0.999830007553101f, 0.013037359341979f, 0.999839842319489f, 0.012653990648687f,
+  0.999849438667297f, 0.012270614504814f, 0.999858677387238f, 0.011887230910361f,
+  0.999867618083954f, 0.011503840796649f, 0.999876320362091f, 0.011120444163680f,
+  0.999884724617004f, 0.010737040080130f, 0.999892771244049f, 0.010353630408645f,
+  0.999900579452515f, 0.009970214217901f, 0.999908089637756f, 0.009586792439222f,
+  0.999915301799774f, 0.009203365072608f, 0.999922215938568f, 0.008819932118058f,
+  0.999928832054138f, 0.008436493575573f, 0.999935150146484f, 0.008053051307797f,
+  0.999941170215607f, 0.007669602986425f, 0.999946892261505f, 0.007286150939763f,
+  0.999952375888824f, 0.006902694236487f, 0.999957501888275f, 0.006519233807921f,
+  0.999962329864502f, 0.006135769188404f, 0.999966919422150f, 0.005752300843596f,
+  0.999971151351929f, 0.005368829704821f, 0.999975144863129f, 0.004985354840755f,
+  0.999978840351105f, 0.004601877182722f, 0.999982178211212f, 0.004218397196382f,
+  0.999985277652740f, 0.003834914416075f, 0.999988079071045f, 0.003451429307461f,
+  0.999990582466125f, 0.003067942336202f, 0.999992787837982f, 0.002684453502297f,
+  0.999994695186615f, 0.002300963038579f, 0.999996304512024f, 0.001917471294291f,
+  0.999997675418854f, 0.001533978385851f, 0.999998688697815f, 0.001150484546088f,
+  0.999999403953552f, 0.000766990066040f, 0.999999880790710f, 0.000383495149435f,
+  1.000000000000000f, 0.000000000000023f, 0.999999880790710f, -0.000383495149435f,
+  0.999999403953552f, -0.000766990066040f, 0.999998688697815f, -0.001150484546088f,
+  0.999997675418854f, -0.001533978385851f, 0.999996304512024f, -0.001917471294291f,
+  0.999994695186615f, -0.002300963038579f, 0.999992787837982f, -0.002684453502297f,
+  0.999990582466125f, -0.003067942336202f, 0.999988079071045f, -0.003451429307461f,
+  0.999985277652740f, -0.003834914416075f, 0.999982178211212f, -0.004218397196382f,
+  0.999978840351105f, -0.004601877182722f, 0.999975144863129f, -0.004985354840755f,
+  0.999971151351929f, -0.005368829704821f, 0.999966919422150f, -0.005752300843596f,
+  0.999962329864502f, -0.006135769188404f, 0.999957501888275f, -0.006519233807921f,
+  0.999952375888824f, -0.006902694236487f, 0.999946892261505f, -0.007286150939763f,
+  0.999941170215607f, -0.007669602986425f, 0.999935150146484f, -0.008053051307797f,
+  0.999928832054138f, -0.008436493575573f, 0.999922215938568f, -0.008819932118058f,
+  0.999915301799774f, -0.009203365072608f, 0.999908089637756f, -0.009586792439222f,
+  0.999900579452515f, -0.009970214217901f, 0.999892771244049f, -0.010353630408645f,
+  0.999884724617004f, -0.010737040080130f, 0.999876320362091f, -0.011120444163680f,
+  0.999867618083954f, -0.011503840796649f, 0.999858677387238f, -0.011887230910361f,
+  0.999849438667297f, -0.012270614504814f, 0.999839842319489f, -0.012653990648687f,
+  0.999830007553101f, -0.013037359341979f, 0.999819874763489f, -0.013420719653368f,
+  0.999809384346008f, -0.013804072514176f, 0.999798655509949f, -0.014187417924404f,
+  0.999787628650665f, -0.014570754021406f, 0.999776303768158f, -0.014954082667828f,
+  0.999764680862427f, -0.015337402001023f, 0.999752819538116f, -0.015720712020993f,
+  0.999740600585938f, -0.016104012727737f, 0.999728083610535f, -0.016487304121256f,
+  0.999715328216553f, -0.016870586201549f, 0.999702215194702f, -0.017253857105970f,
+  0.999688863754272f, -0.017637118697166f, 0.999675154685974f, -0.018020370975137f,
+  0.999661207199097f, -0.018403612077236f, 0.999646902084351f, -0.018786842003465f,
+  0.999632358551025f, -0.019170060753822f, 0.999617516994476f, -0.019553268328309f,
+  0.999602377414703f, -0.019936462864280f, 0.999586939811707f, -0.020319648087025f,
+  0.999571204185486f, -0.020702820271254f, 0.999555170536041f, -0.021085981279612f,
+  0.999538838863373f, -0.021469129249454f, 0.999522268772125f, -0.021852264180779f,
+  0.999505341053009f, -0.022235386073589f, 0.999488115310669f, -0.022618494927883f,
+  0.999470651149750f, -0.023001590743661f, 0.999452829360962f, -0.023384673520923f,
+  0.999434769153595f, -0.023767741397023f, 0.999416410923004f, -0.024150796234608f,
+  0.999397754669189f, -0.024533838033676f, 0.999378740787506f, -0.024916863068938f,
+  0.999359488487244f, -0.025299875065684f, 0.999339938163757f, -0.025682870298624f,
+  0.999320089817047f, -0.026065852493048f, 0.999299943447113f, -0.026448817923665f,
+  0.999279558658600f, -0.026831768453121f, 0.999258816242218f, -0.027214704081416f,
+  0.999237775802612f, -0.027597622945905f, 0.999216496944427f, -0.027980525046587f,
+  0.999194860458374f, -0.028363410383463f, 0.999172985553741f, -0.028746278956532f,
+  0.999150753021240f, -0.029129132628441f, 0.999128282070160f, -0.029511967673898f,
+  0.999105513095856f, -0.029894785955548f, 0.999082446098328f, -0.030277585610747f,
+  0.999059081077576f, -0.030660368502140f, 0.999035418033600f, -0.031043132767081f,
+  0.999011456966400f, -0.031425878405571f, 0.998987197875977f, -0.031808607280254f,
+  0.998962640762329f, -0.032191313803196f, 0.998937785625458f, -0.032574005424976f,
+  0.998912692070007f, -0.032956674695015f, 0.998887240886688f, -0.033339329063892f,
+  0.998861551284790f, -0.033721961081028f, 0.998835504055023f, -0.034104570746422f,
+  0.998809218406677f, -0.034487165510654f, 0.998782634735107f, -0.034869734197855f,
+  0.998755753040314f, -0.035252287983894f, 0.998728513717651f, -0.035634815692902f,
+  0.998701035976410f, -0.036017324775457f, 0.998673319816589f, -0.036399815231562f,
+  0.998645246028900f, -0.036782283335924f, 0.998616874217987f, -0.037164725363255f,
+  0.998588204383850f, -0.037547148764133f, 0.998559296131134f, -0.037929553538561f,
+  0.998530030250549f, -0.038311932235956f, 0.998500525951386f, -0.038694288581610f,
+  0.998470664024353f, -0.039076622575521f, 0.998440563678741f, -0.039458930492401f,
+  0.998410165309906f, -0.039841219782829f, 0.998379468917847f, -0.040223482996225f,
+  0.998348474502563f, -0.040605723857880f, 0.998317182064056f, -0.040987938642502f,
+  0.998285591602325f, -0.041370131075382f, 0.998253703117371f, -0.041752301156521f,
+  0.998221516609192f, -0.042134445160627f, 0.998189091682434f, -0.042516563087702f,
+  0.998156309127808f, -0.042898654937744f, 0.998123228549957f, -0.043280724436045f,
+  0.998089909553528f, -0.043662767857313f, 0.998056292533875f, -0.044044785201550f,
+  0.998022377490997f, -0.044426776468754f, 0.997988104820251f, -0.044808741658926f,
+  0.997953593730927f, -0.045190680772066f, 0.997918784618378f, -0.045572593808174f,
+  0.997883677482605f, -0.045954477041960f, 0.997848331928253f, -0.046336337924004f,
+  0.997812628746033f, -0.046718169003725f, 0.997776627540588f, -0.047099970281124f,
+  0.997740387916565f, -0.047481749206781f, 0.997703790664673f, -0.047863494604826f,
+  0.997666954994202f, -0.048245213925838f, 0.997629821300507f, -0.048626907169819f,
+  0.997592389583588f, -0.049008570611477f, 0.997554600238800f, -0.049390204250813f,
+  0.997516572475433f, -0.049771808087826f, 0.997478306293488f, -0.050153385847807f,
+  0.997439682483673f, -0.050534930080175f, 0.997400760650635f, -0.050916448235512f,
+  0.997361540794373f, -0.051297932863235f, 0.997322082519531f, -0.051679391413927f,
+  0.997282266616821f, -0.052060816437006f, 0.997242212295532f, -0.052442211657763f,
+  0.997201859951019f, -0.052823577076197f, 0.997161149978638f, -0.053204908967018f,
+  0.997120201587677f, -0.053586211055517f, 0.997078955173492f, -0.053967483341694f,
+  0.997037410736084f, -0.054348722100258f, 0.996995627880096f, -0.054729927331209f,
+  0.996953487396240f, -0.055111102759838f, 0.996911048889160f, -0.055492244660854f,
+  0.996868371963501f, -0.055873356759548f, 0.996825337409973f, -0.056254431605339f,
+  0.996782064437866f, -0.056635476648808f, 0.996738493442535f, -0.057016488164663f,
+  0.996694624423981f, -0.057397462427616f, 0.996650457382202f, -0.057778406888247f,
+  0.996605992317200f, -0.058159314095974f, 0.996561229228973f, -0.058540191501379f,
+  0.996516168117523f, -0.058921031653881f, 0.996470808982849f, -0.059301838278770f,
+  0.996425211429596f, -0.059682607650757f, 0.996379256248474f, -0.060063343495131f,
+  0.996333062648773f, -0.060444042086601f, 0.996286571025848f, -0.060824707150459f,
+  0.996239781379700f, -0.061205338686705f, 0.996192693710327f, -0.061585929244757f,
+  0.996145308017731f, -0.061966486275196f, 0.996097624301910f, -0.062347009778023f,
+  0.996049642562866f, -0.062727488577366f, 0.996001422405243f, -0.063107937574387f,
+  0.995952844619751f, -0.063488349318504f, 0.995904028415680f, -0.063868723809719f,
+  0.995854854583740f, -0.064249053597450f, 0.995805442333221f, -0.064629353582859f,
+  0.995755732059479f, -0.065009608864784f, 0.995705723762512f, -0.065389834344387f,
+  0.995655417442322f, -0.065770015120506f, 0.995604813098907f, -0.066150158643723f,
+  0.995553970336914f, -0.066530264914036f, 0.995502769947052f, -0.066910326480865f,
+  0.995451331138611f, -0.067290350794792f, 0.995399534702301f, -0.067670337855816f,
+  0.995347499847412f, -0.068050287663937f, 0.995295166969299f, -0.068430192768574f,
+  0.995242536067963f, -0.068810060620308f, 0.995189607143402f, -0.069189883768559f,
+  0.995136380195618f, -0.069569669663906f, 0.995082914829254f, -0.069949418306351f,
+  0.995029091835022f, -0.070329122245312f, 0.994975030422211f, -0.070708781480789f,
+  0.994920611381531f, -0.071088403463364f, 0.994865953922272f, -0.071467980742455f,
+  0.994810998439789f, -0.071847513318062f, 0.994755744934082f, -0.072227008640766f,
+  0.994700193405151f, -0.072606459259987f, 0.994644403457642f, -0.072985872626305f,
+  0.994588255882263f, -0.073365233838558f, 0.994531810283661f, -0.073744557797909f,
+  0.994475126266479f, -0.074123837053776f, 0.994418144226074f, -0.074503071606159f,
+  0.994360864162445f, -0.074882268905640f, 0.994303286075592f, -0.075261414051056f,
+  0.994245409965515f, -0.075640521943569f, 0.994187235832214f, -0.076019577682018f,
+  0.994128763675690f, -0.076398596167564f, 0.994070053100586f, -0.076777562499046f,
+  0.994010984897614f, -0.077156484127045f, 0.993951678276062f, -0.077535368502140f,
+  0.993892073631287f, -0.077914200723171f, 0.993832170963287f, -0.078292988240719f,
+  0.993771970272064f, -0.078671731054783f, 0.993711471557617f, -0.079050421714783f,
+  0.993650734424591f, -0.079429075121880f, 0.993589639663696f, -0.079807676374912f,
+  0.993528306484222f, -0.080186225473881f, 0.993466615676880f, -0.080564737319946f,
+  0.993404686450958f, -0.080943197011948f, 0.993342459201813f, -0.081321612000465f,
+  0.993279933929443f, -0.081699974834919f, 0.993217170238495f, -0.082078292965889f,
+  0.993154048919678f, -0.082456558942795f, 0.993090689182281f, -0.082834780216217f,
+  0.993026971817017f, -0.083212949335575f, 0.992963016033173f, -0.083591073751450f,
+  0.992898762226105f, -0.083969146013260f, 0.992834210395813f, -0.084347173571587f,
+  0.992769360542297f, -0.084725148975849f, 0.992704212665558f, -0.085103072226048f,
+  0.992638826370239f, -0.085480943322182f, 0.992573142051697f, -0.085858769714832f,
+  0.992507100105286f, -0.086236543953419f, 0.992440819740295f, -0.086614266037941f,
+  0.992374241352081f, -0.086991935968399f, 0.992307364940643f, -0.087369553744793f,
+  0.992240250110626f, -0.087747126817703f, 0.992172777652740f, -0.088124647736549f,
+  0.992105066776276f, -0.088502109050751f, 0.992036998271942f, -0.088879525661469f,
+  0.991968691349030f, -0.089256882667542f, 0.991900086402893f, -0.089634194970131f,
+  0.991831183433533f, -0.090011447668076f, 0.991762042045593f, -0.090388655662537f,
+  0.991692543029785f, -0.090765804052353f, 0.991622805595398f, -0.091142900288105f,
+  0.991552770137787f, -0.091519944369793f, 0.991482377052307f, -0.091896936297417f,
+  0.991411805152893f, -0.092273868620396f, 0.991340875625610f, -0.092650748789310f,
+  0.991269648075104f, -0.093027576804161f, 0.991198182106018f, -0.093404345214367f,
+  0.991126358509064f, -0.093781061470509f, 0.991054296493530f, -0.094157725572586f,
+  0.990981936454773f, -0.094534330070019f, 0.990909278392792f, -0.094910882413387f,
+  0.990836322307587f, -0.095287375152111f, 0.990763127803802f, -0.095663815736771f,
+  0.990689575672150f, -0.096040196716785f, 0.990615785121918f, -0.096416525542736f,
+  0.990541696548462f, -0.096792794764042f, 0.990467309951782f, -0.097169004380703f,
+  0.990392625331879f, -0.097545161843300f, 0.990317702293396f, -0.097921259701252f,
+  0.990242421627045f, -0.098297297954559f, 0.990166902542114f, -0.098673284053802f,
+  0.990091085433960f, -0.099049203097820f, 0.990014970302582f, -0.099425069987774f,
+  0.989938557147980f, -0.099800877273083f, 0.989861845970154f, -0.100176624953747f,
+  0.989784896373749f, -0.100552320480347f, 0.989707589149475f, -0.100927948951721f,
+  0.989630043506622f, -0.101303517818451f, 0.989552199840546f, -0.101679034531116f,
+  0.989474058151245f, -0.102054484188557f, 0.989395678043365f, -0.102429874241352f,
+  0.989316940307617f, -0.102805204689503f, 0.989237964153290f, -0.103180475533009f,
+  0.989158689975739f, -0.103555686771870f, 0.989079117774963f, -0.103930838406086f,
+  0.988999247550964f, -0.104305922985077f, 0.988919138908386f, -0.104680955410004f,
+  0.988838672637939f, -0.105055920779705f, 0.988757967948914f, -0.105430819094181f,
+  0.988676965236664f, -0.105805665254593f, 0.988595664501190f, -0.106180444359779f,
+  0.988514065742493f, -0.106555156409740f, 0.988432228565216f, -0.106929816305637f,
+  0.988350033760071f, -0.107304409146309f, 0.988267600536346f, -0.107678934931755f,
+  0.988184869289398f, -0.108053401112556f, 0.988101840019226f, -0.108427800238132f,
+  0.988018512725830f, -0.108802139759064f, 0.987934947013855f, -0.109176412224770f,
+  0.987851083278656f, -0.109550617635250f, 0.987766921520233f, -0.109924763441086f,
+  0.987682461738586f, -0.110298842191696f, 0.987597703933716f, -0.110672861337662f,
+  0.987512648105621f, -0.111046813428402f, 0.987427353858948f, -0.111420698463917f,
+  0.987341761589050f, -0.111794516444206f, 0.987255871295929f, -0.112168267369270f,
+  0.987169682979584f, -0.112541958689690f, 0.987083256244659f, -0.112915575504303f,
+  0.986996471881866f, -0.113289132714272f, 0.986909449100494f, -0.113662622869015f,
+  0.986822128295898f, -0.114036038517952f, 0.986734509468079f, -0.114409394562244f,
+  0.986646652221680f, -0.114782683551311f, 0.986558437347412f, -0.115155905485153f,
+  0.986469984054565f, -0.115529052913189f, 0.986381232738495f, -0.115902140736580f,
+  0.986292183399200f, -0.116275154054165f, 0.986202836036682f, -0.116648100316525f,
+  0.986113250255585f, -0.117020979523659f, 0.986023366451263f, -0.117393791675568f,
+  0.985933184623718f, -0.117766529321671f, 0.985842704772949f, -0.118139199912548f,
+  0.985751926898956f, -0.118511803448200f, 0.985660910606384f, -0.118884332478046f,
+  0.985569596290588f, -0.119256794452667f, 0.985477983951569f, -0.119629189372063f,
+  0.985386073589325f, -0.120001509785652f, 0.985293865203857f, -0.120373763144016f,
+  0.985201418399811f, -0.120745941996574f, 0.985108673572540f, -0.121118053793907f,
+  0.985015630722046f, -0.121490091085434f, 0.984922289848328f, -0.121862053871155f,
+  0.984828710556030f, -0.122233949601650f, 0.984734773635864f, -0.122605770826340f,
+  0.984640598297119f, -0.122977524995804f, 0.984546124935150f, -0.123349204659462f,
+  0.984451413154602f, -0.123720809817314f, 0.984356343746185f, -0.124092340469360f,
+  0.984261035919189f, -0.124463804066181f, 0.984165430068970f, -0.124835193157196f,
+  0.984069526195526f, -0.125206500291824f, 0.983973383903503f, -0.125577747821808f,
+  0.983876943588257f, -0.125948905944824f, 0.983780145645142f, -0.126320004463196f,
+  0.983683168888092f, -0.126691013574600f, 0.983585834503174f, -0.127061963081360f,
+  0.983488261699677f, -0.127432823181152f, 0.983390331268311f, -0.127803623676300f,
+  0.983292162418365f, -0.128174334764481f, 0.983193755149841f, -0.128544986248016f,
+  0.983094990253448f, -0.128915548324585f, 0.982995986938477f, -0.129286035895348f,
+  0.982896685600281f, -0.129656463861465f, 0.982797086238861f, -0.130026802420616f,
+  0.982697248458862f, -0.130397051572800f, 0.982597053050995f, -0.130767241120338f,
+  0.982496619224548f, -0.131137356162071f, 0.982395887374878f, -0.131507381796837f,
+  0.982294917106628f, -0.131877332925797f, 0.982193589210510f, -0.132247209548950f,
+  0.982092022895813f, -0.132617011666298f, 0.981990158557892f, -0.132986739277840f,
+  0.981888055801392f, -0.133356377482414f, 0.981785595417023f, -0.133725941181183f,
+  0.981682896614075f, -0.134095430374146f, 0.981579899787903f, -0.134464830160141f,
+  0.981476604938507f, -0.134834155440331f, 0.981373071670532f, -0.135203406214714f,
+  0.981269240379334f, -0.135572582483292f, 0.981165111064911f, -0.135941669344902f,
+  0.981060683727264f, -0.136310681700706f, 0.980956017971039f, -0.136679604649544f,
+  0.980851054191589f, -0.137048453092575f, 0.980745792388916f, -0.137417227029800f,
+  0.980640232563019f, -0.137785911560059f, 0.980534434318542f, -0.138154521584511f,
+  0.980428338050842f, -0.138523042201996f, 0.980321943759918f, -0.138891488313675f,
+  0.980215251445770f, -0.139259845018387f, 0.980108320713043f, -0.139628127217293f,
+  0.980001091957092f, -0.139996320009232f, 0.979893565177917f, -0.140364438295364f,
+  0.979785740375519f, -0.140732467174530f, 0.979677677154541f, -0.141100421547890f,
+  0.979569315910339f, -0.141468286514282f, 0.979460656642914f, -0.141836062073708f,
+  0.979351758956909f, -0.142203763127327f, 0.979242503643036f, -0.142571389675140f,
+  0.979133009910584f, -0.142938911914825f, 0.979023277759552f, -0.143306359648705f,
+  0.978913187980652f, -0.143673732876778f, 0.978802859783173f, -0.144041016697884f,
+  0.978692233562469f, -0.144408211112022f, 0.978581368923187f, -0.144775316119194f,
+  0.978470146656036f, -0.145142331719399f, 0.978358685970306f, -0.145509272813797f,
+  0.978246986865997f, -0.145876124501228f, 0.978134930133820f, -0.146242901682854f,
+  0.978022634983063f, -0.146609574556351f, 0.977910041809082f, -0.146976172924042f,
+  0.977797150611877f, -0.147342681884766f, 0.977684020996094f, -0.147709101438522f,
+  0.977570593357086f, -0.148075446486473f, 0.977456867694855f, -0.148441687226295f,
+  0.977342903614044f, -0.148807853460312f, 0.977228581905365f, -0.149173930287361f,
+  0.977114021778107f, -0.149539917707443f, 0.976999223232269f, -0.149905815720558f,
+  0.976884067058563f, -0.150271624326706f, 0.976768672466278f, -0.150637343525887f,
+  0.976653039455414f, -0.151002973318100f, 0.976537048816681f, -0.151368513703346f,
+  0.976420819759369f, -0.151733979582787f, 0.976304292678833f, -0.152099341154099f,
+  0.976187527179718f, -0.152464613318443f, 0.976070404052734f, -0.152829796075821f,
+  0.975953042507172f, -0.153194904327393f, 0.975835442543030f, -0.153559908270836f,
+  0.975717484951019f, -0.153924822807312f, 0.975599288940430f, -0.154289647936821f,
+  0.975480854511261f, -0.154654383659363f, 0.975362062454224f, -0.155019029974937f,
+  0.975243031978607f, -0.155383571982384f, 0.975123703479767f, -0.155748039484024f,
+  0.975004136562347f, -0.156112402677536f, 0.974884271621704f, -0.156476691365242f,
+  0.974764108657837f, -0.156840875744820f, 0.974643647670746f, -0.157204970717430f,
+  0.974522948265076f, -0.157568961381912f, 0.974401950836182f, -0.157932877540588f,
+  0.974280655384064f, -0.158296689391136f, 0.974159121513367f, -0.158660411834717f,
+  0.974037289619446f, -0.159024044871330f, 0.973915159702301f, -0.159387573599815f,
+  0.973792791366577f, -0.159751012921333f, 0.973670125007629f, -0.160114362835884f,
+  0.973547160625458f, -0.160477623343468f, 0.973423957824707f, -0.160840779542923f,
+  0.973300457000732f, -0.161203846335411f, 0.973176658153534f, -0.161566808819771f,
+  0.973052620887756f, -0.161929681897163f, 0.972928285598755f, -0.162292465567589f,
+  0.972803652286530f, -0.162655144929886f, 0.972678780555725f, -0.163017734885216f,
+  0.972553610801697f, -0.163380220532417f, 0.972428143024445f, -0.163742616772652f,
+  0.972302436828613f, -0.164104923605919f, 0.972176432609558f, -0.164467126131058f,
+  0.972050130367279f, -0.164829224348068f, 0.971923589706421f, -0.165191248059273f,
+  0.971796751022339f, -0.165553152561188f, 0.971669614315033f, -0.165914967656136f,
+  0.971542239189148f, -0.166276678442955f, 0.971414566040039f, -0.166638299822807f,
+  0.971286594867706f, -0.166999831795692f, 0.971158385276794f, -0.167361244559288f,
+  0.971029877662659f, -0.167722567915916f, 0.970901072025299f, -0.168083801865578f,
+  0.970772027969360f, -0.168444931507111f, 0.970642685890198f, -0.168805956840515f,
+  0.970513105392456f, -0.169166877865791f, 0.970383226871490f, -0.169527709484100f,
+  0.970253050327301f, -0.169888436794281f, 0.970122575759888f, -0.170249074697495f,
+  0.969991862773895f, -0.170609608292580f, 0.969860911369324f, -0.170970037579536f,
+  0.969729602336884f, -0.171330362558365f, 0.969598054885864f, -0.171690583229065f,
+  0.969466269016266f, -0.172050714492798f, 0.969334125518799f, -0.172410741448402f,
+  0.969201743602753f, -0.172770664095879f, 0.969069123268127f, -0.173130482435226f,
+  0.968936204910278f, -0.173490211367607f, 0.968802988529205f, -0.173849821090698f,
+  0.968669533729553f, -0.174209341406822f, 0.968535780906677f, -0.174568757414818f,
+  0.968401730060577f, -0.174928069114685f, 0.968267440795898f, -0.175287276506424f,
+  0.968132853507996f, -0.175646379590034f, 0.967997968196869f, -0.176005378365517f,
+  0.967862844467163f, -0.176364272832870f, 0.967727422714233f, -0.176723077893257f,
+  0.967591762542725f, -0.177081763744354f, 0.967455804347992f, -0.177440345287323f,
+  0.967319548130035f, -0.177798837423325f, 0.967183053493500f, -0.178157210350037f,
+  0.967046260833740f, -0.178515478968620f, 0.966909229755402f, -0.178873643279076f,
+  0.966771900653839f, -0.179231703281403f, 0.966634273529053f, -0.179589673876762f,
+  0.966496407985687f, -0.179947525262833f, 0.966358244419098f, -0.180305257439613f,
+  0.966219842433929f, -0.180662900209427f, 0.966081082820892f, -0.181020438671112f,
+  0.965942144393921f, -0.181377857923508f, 0.965802907943726f, -0.181735187768936f,
+  0.965663373470306f, -0.182092398405075f, 0.965523540973663f, -0.182449504733086f,
+  0.965383470058441f, -0.182806491851807f, 0.965243160724640f, -0.183163389563560f,
+  0.965102493762970f, -0.183520168066025f, 0.964961588382721f, -0.183876842260361f,
+  0.964820444583893f, -0.184233412146568f, 0.964679002761841f, -0.184589877724648f,
+  0.964537262916565f, -0.184946224093437f, 0.964395284652710f, -0.185302466154099f,
+  0.964253067970276f, -0.185658603906631f, 0.964110493659973f, -0.186014622449875f,
+  0.963967680931091f, -0.186370536684990f, 0.963824629783630f, -0.186726331710815f,
+  0.963681280612946f, -0.187082037329674f, 0.963537633419037f, -0.187437608838081f,
+  0.963393747806549f, -0.187793090939522f, 0.963249564170837f, -0.188148453831673f,
+  0.963105142116547f, -0.188503712415695f, 0.962960422039032f, -0.188858851790428f,
+  0.962815403938293f, -0.189213871955872f, 0.962670147418976f, -0.189568802714348f,
+  0.962524592876434f, -0.189923599362373f, 0.962378799915314f, -0.190278306603432f,
+  0.962232708930969f, -0.190632879734039f, 0.962086379528046f, -0.190987363457680f,
+  0.961939752101898f, -0.191341713070869f, 0.961792886257172f, -0.191695958375931f,
+  0.961645722389221f, -0.192050099372864f, 0.961498260498047f, -0.192404121160507f,
+  0.961350560188293f, -0.192758023738861f, 0.961202561855316f, -0.193111822009087f,
+  0.961054325103760f, -0.193465501070023f, 0.960905790328979f, -0.193819075822830f,
+  0.960757017135620f, -0.194172516465187f, 0.960607945919037f, -0.194525867700577f,
+  0.960458636283875f, -0.194879084825516f, 0.960309028625488f, -0.195232197642326f,
+  0.960159122943878f, -0.195585191249847f, 0.960008978843689f, -0.195938065648079f,
+  0.959858596324921f, -0.196290835738182f, 0.959707856178284f, -0.196643486618996f,
+  0.959556937217712f, -0.196996018290520f, 0.959405720233917f, -0.197348430752754f,
+  0.959254205226898f, -0.197700738906860f, 0.959102451801300f, -0.198052927851677f,
+  0.958950400352478f, -0.198404997587204f, 0.958798050880432f, -0.198756948113441f,
+  0.958645522594452f, -0.199108779430389f, 0.958492636680603f, -0.199460506439209f,
+  0.958339512348175f, -0.199812099337578f, 0.958186149597168f, -0.200163587927818f,
+  0.958032488822937f, -0.200514942407608f, 0.957878530025482f, -0.200866192579269f,
+  0.957724332809448f, -0.201217323541641f, 0.957569897174835f, -0.201568335294724f,
+  0.957415163516998f, -0.201919227838516f, 0.957260131835938f, -0.202270001173019f,
+  0.957104861736298f, -0.202620655298233f, 0.956949353218079f, -0.202971190214157f,
+  0.956793546676636f, -0.203321605920792f, 0.956637442111969f, -0.203671902418137f,
+  0.956481099128723f, -0.204022079706192f, 0.956324458122253f, -0.204372137784958f,
+  0.956167578697205f, -0.204722076654434f, 0.956010460853577f, -0.205071896314621f,
+  0.955853044986725f, -0.205421581864357f, 0.955695331096649f, -0.205771163105965f,
+  0.955537378787994f, -0.206120610237122f, 0.955379128456116f, -0.206469938158989f,
+  0.955220639705658f, -0.206819161772728f, 0.955061912536621f, -0.207168251276016f,
+  0.954902827739716f, -0.207517206668854f, 0.954743564128876f, -0.207866057753563f,
+  0.954584002494812f, -0.208214774727821f, 0.954424142837524f, -0.208563387393951f,
+  0.954264044761658f, -0.208911851048470f, 0.954103708267212f, -0.209260210394859f,
+  0.953943073749542f, -0.209608450531960f, 0.953782141208649f, -0.209956556558609f,
+  0.953620970249176f, -0.210304543375969f, 0.953459560871124f, -0.210652396082878f,
+  0.953297853469849f, -0.211000129580498f, 0.953135907649994f, -0.211347743868828f,
+  0.952973663806915f, -0.211695238947868f, 0.952811121940613f, -0.212042599916458f,
+  0.952648401260376f, -0.212389841675758f, 0.952485322952271f, -0.212736949324608f,
+  0.952322065830231f, -0.213083937764168f, 0.952158451080322f, -0.213430806994438f,
+  0.951994657516479f, -0.213777542114258f, 0.951830565929413f, -0.214124158024788f,
+  0.951666176319122f, -0.214470639824867f, 0.951501548290253f, -0.214817002415657f,
+  0.951336681842804f, -0.215163245797157f, 0.951171517372131f, -0.215509355068207f,
+  0.951006054878235f, -0.215855330228806f, 0.950840353965759f, -0.216201186180115f,
+  0.950674414634705f, -0.216546908020973f, 0.950508177280426f, -0.216892510652542f,
+  0.950341701507568f, -0.217237979173660f, 0.950174987316132f, -0.217583328485489f,
+  0.950007975101471f, -0.217928543686867f, 0.949840664863586f, -0.218273624777794f,
+  0.949673116207123f, -0.218618586659431f, 0.949505329132080f, -0.218963414430618f,
+  0.949337244033813f, -0.219308122992516f, 0.949168920516968f, -0.219652697443962f,
+  0.949000298976898f, -0.219997137784958f, 0.948831439018250f, -0.220341444015503f,
+  0.948662281036377f, -0.220685631036758f, 0.948492884635925f, -0.221029683947563f,
+  0.948323249816895f, -0.221373617649078f, 0.948153316974640f, -0.221717402338982f,
+  0.947983145713806f, -0.222061067819595f, 0.947812676429749f, -0.222404599189758f,
+  0.947641968727112f, -0.222748011350632f, 0.947470963001251f, -0.223091274499893f,
+  0.947299718856812f, -0.223434418439865f, 0.947128236293793f, -0.223777428269386f,
+  0.946956455707550f, -0.224120303988457f, 0.946784436702728f, -0.224463045597076f,
+  0.946612179279327f, -0.224805667996407f, 0.946439623832703f, -0.225148141384125f,
+  0.946266770362854f, -0.225490495562553f, 0.946093678474426f, -0.225832715630531f,
+  0.945920348167419f, -0.226174786686897f, 0.945746779441834f, -0.226516738533974f,
+  0.945572853088379f, -0.226858556270599f, 0.945398747920990f, -0.227200239896774f,
+  0.945224344730377f, -0.227541789412498f, 0.945049703121185f, -0.227883204817772f,
+  0.944874763488770f, -0.228224486112595f, 0.944699645042419f, -0.228565633296967f,
+  0.944524168968201f, -0.228906646370888f, 0.944348454475403f, -0.229247525334358f,
+  0.944172501564026f, -0.229588270187378f, 0.943996310234070f, -0.229928880929947f,
+  0.943819820880890f, -0.230269357562065f, 0.943643093109131f, -0.230609700083733f,
+  0.943466067314148f, -0.230949893593788f, 0.943288803100586f, -0.231289967894554f,
+  0.943111240863800f, -0.231629893183708f, 0.942933499813080f, -0.231969684362412f,
+  0.942755401134491f, -0.232309341430664f, 0.942577123641968f, -0.232648864388466f,
+  0.942398548126221f, -0.232988253235817f, 0.942219734191895f, -0.233327493071556f,
+  0.942040622234344f, -0.233666598796844f, 0.941861271858215f, -0.234005570411682f,
+  0.941681683063507f, -0.234344407916069f, 0.941501796245575f, -0.234683111310005f,
+  0.941321671009064f, -0.235021665692329f, 0.941141307353973f, -0.235360085964203f,
+  0.940960645675659f, -0.235698372125626f, 0.940779745578766f, -0.236036509275436f,
+  0.940598547458649f, -0.236374512314796f, 0.940417110919952f, -0.236712381243706f,
+  0.940235435962677f, -0.237050101161003f, 0.940053522586823f, -0.237387686967850f,
+  0.939871311187744f, -0.237725138664246f, 0.939688861370087f, -0.238062441349030f,
+  0.939506113529205f, -0.238399609923363f, 0.939323127269745f, -0.238736644387245f,
+  0.939139902591705f, -0.239073529839516f, 0.938956379890442f, -0.239410281181335f,
+  0.938772618770599f, -0.239746883511543f, 0.938588619232178f, -0.240083336830139f,
+  0.938404381275177f, -0.240419670939446f, 0.938219845294952f, -0.240755841135979f,
+  0.938035070896149f, -0.241091892123222f, 0.937849998474121f, -0.241427779197693f,
+  0.937664687633514f, -0.241763532161713f, 0.937479138374329f, -0.242099151015282f,
+  0.937293350696564f, -0.242434620857239f, 0.937107264995575f, -0.242769956588745f,
+  0.936920940876007f, -0.243105143308640f, 0.936734318733215f, -0.243440181016922f,
+  0.936547517776489f, -0.243775084614754f, 0.936360359191895f, -0.244109839200974f,
+  0.936173021793365f, -0.244444444775581f, 0.935985386371613f, -0.244778916239738f,
+  0.935797572135925f, -0.245113238692284f, 0.935609400272369f, -0.245447427034378f,
+  0.935421049594879f, -0.245781451463699f, 0.935232400894165f, -0.246115356683731f,
+  0.935043513774872f, -0.246449097990990f, 0.934854328632355f, -0.246782705187798f,
+  0.934664964675903f, -0.247116148471832f, 0.934475243091583f, -0.247449472546577f,
+  0.934285342693329f, -0.247782632708550f, 0.934095203876495f, -0.248115643858910f,
+  0.933904767036438f, -0.248448520898819f, 0.933714091777802f, -0.248781248927116f,
+  0.933523118495941f, -0.249113827943802f, 0.933331906795502f, -0.249446272850037f,
+  0.933140456676483f, -0.249778553843498f, 0.932948768138886f, -0.250110685825348f,
+  0.932756841182709f, -0.250442683696747f, 0.932564616203308f, -0.250774532556534f,
+  0.932372152805328f, -0.251106232404709f, 0.932179391384125f, -0.251437783241272f,
+  0.931986451148987f, -0.251769185066223f, 0.931793212890625f, -0.252100437879562f,
+  0.931599736213684f, -0.252431541681290f, 0.931405961513519f, -0.252762526273727f,
+  0.931211948394775f, -0.253093332052231f, 0.931017756462097f, -0.253423988819122f,
+  0.930823206901550f, -0.253754496574402f, 0.930628478527069f, -0.254084855318069f,
+  0.930433452129364f, -0.254415065050125f, 0.930238187313080f, -0.254745125770569f,
+  0.930042684078217f, -0.255075037479401f, 0.929846942424774f, -0.255404800176620f,
+  0.929650902748108f, -0.255734413862228f, 0.929454624652863f, -0.256063878536224f,
+  0.929258108139038f, -0.256393194198608f, 0.929061353206635f, -0.256722360849380f,
+  0.928864300251007f, -0.257051378488541f, 0.928667008876801f, -0.257380217313766f,
+  0.928469479084015f, -0.257708936929703f, 0.928271710872650f, -0.258037507534027f,
+  0.928073644638062f, -0.258365899324417f, 0.927875399589539f, -0.258694142103195f,
+  0.927676856517792f, -0.259022265672684f, 0.927478015422821f, -0.259350210428238f,
+  0.927278995513916f, -0.259678006172180f, 0.927079677581787f, -0.260005623102188f,
+  0.926880121231079f, -0.260333120822906f, 0.926680326461792f, -0.260660469532013f,
+  0.926480293273926f, -0.260987639427185f, 0.926280021667480f, -0.261314690113068f,
+  0.926079452037811f, -0.261641561985016f, 0.925878643989563f, -0.261968284845352f,
+  0.925677597522736f, -0.262294828891754f, 0.925476312637329f, -0.262621253728867f,
+  0.925274729728699f, -0.262947499752045f, 0.925072908401489f, -0.263273626565933f,
+  0.924870908260345f, -0.263599574565887f, 0.924668610095978f, -0.263925373554230f,
+  0.924466013908386f, -0.264250993728638f, 0.924263238906860f, -0.264576494693756f,
+  0.924060165882111f, -0.264901816844940f, 0.923856854438782f, -0.265226989984512f,
+  0.923653304576874f, -0.265552014112473f, 0.923449516296387f, -0.265876859426498f,
+  0.923245489597321f, -0.266201555728912f, 0.923041164875031f, -0.266526103019714f,
+  0.922836601734161f, -0.266850501298904f, 0.922631800174713f, -0.267174720764160f,
+  0.922426760196686f, -0.267498821020126f, 0.922221481800079f, -0.267822742462158f,
+  0.922015964984894f, -0.268146485090256f, 0.921810150146484f, -0.268470078706741f,
+  0.921604096889496f, -0.268793523311615f, 0.921397805213928f, -0.269116818904877f,
+  0.921191275119781f, -0.269439965486526f, 0.920984506607056f, -0.269762933254242f,
+  0.920777499675751f, -0.270085722208023f, 0.920570194721222f, -0.270408391952515f,
+  0.920362710952759f, -0.270730882883072f, 0.920154929161072f, -0.271053224802017f,
+  0.919946908950806f, -0.271375387907028f, 0.919738650321960f, -0.271697402000427f,
+  0.919530093669891f, -0.272019267082214f, 0.919321358203888f, -0.272340953350067f,
+  0.919112324714661f, -0.272662490606308f, 0.918903112411499f, -0.272983878850937f,
+  0.918693602085114f, -0.273305088281631f, 0.918483853340149f, -0.273626148700714f,
+  0.918273866176605f, -0.273947030305862f, 0.918063640594482f, -0.274267762899399f,
+  0.917853116989136f, -0.274588316679001f, 0.917642414569855f, -0.274908751249313f,
+  0.917431414127350f, -0.275228977203369f, 0.917220234870911f, -0.275549083948135f,
+  0.917008757591248f, -0.275868982076645f, 0.916797041893005f, -0.276188760995865f,
+  0.916585087776184f, -0.276508361101151f, 0.916372895240784f, -0.276827782392502f,
+  0.916160404682159f, -0.277147054672241f, 0.915947735309601f, -0.277466177940369f,
+  0.915734827518463f, -0.277785122394562f, 0.915521621704102f, -0.278103888034821f,
+  0.915308177471161f, -0.278422504663467f, 0.915094554424286f, -0.278740972280502f,
+  0.914880633354187f, -0.279059261083603f, 0.914666473865509f, -0.279377400875092f,
+  0.914452075958252f, -0.279695361852646f, 0.914237439632416f, -0.280013144016266f,
+  0.914022505283356f, -0.280330777168274f, 0.913807392120361f, -0.280648261308670f,
+  0.913592040538788f, -0.280965566635132f, 0.913376390933990f, -0.281282693147659f,
+  0.913160502910614f, -0.281599670648575f, 0.912944436073303f, -0.281916469335556f,
+  0.912728071212769f, -0.282233119010925f, 0.912511467933655f, -0.282549589872360f,
+  0.912294626235962f, -0.282865911722183f, 0.912077546119690f, -0.283182054758072f,
+  0.911860227584839f, -0.283498018980026f, 0.911642670631409f, -0.283813834190369f,
+  0.911424875259399f, -0.284129470586777f, 0.911206841468811f, -0.284444957971573f,
+  0.910988569259644f, -0.284760266542435f, 0.910769999027252f, -0.285075396299362f,
+  0.910551249980927f, -0.285390377044678f, 0.910332262516022f, -0.285705178976059f,
+  0.910112977027893f, -0.286019802093506f, 0.909893512725830f, -0.286334276199341f,
+  0.909673750400543f, -0.286648571491241f, 0.909453809261322f, -0.286962717771530f,
+  0.909233570098877f, -0.287276685237885f, 0.909013092517853f, -0.287590473890305f,
+  0.908792436122894f, -0.287904083728790f, 0.908571481704712f, -0.288217544555664f,
+  0.908350288867950f, -0.288530826568604f, 0.908128857612610f, -0.288843959569931f,
+  0.907907187938690f, -0.289156883955002f, 0.907685279846191f, -0.289469659328461f,
+  0.907463192939758f, -0.289782285690308f, 0.907240808010101f, -0.290094703435898f,
+  0.907018184661865f, -0.290406972169876f, 0.906795322895050f, -0.290719062089920f,
+  0.906572222709656f, -0.291031002998352f, 0.906348884105682f, -0.291342735290527f,
+  0.906125307083130f, -0.291654318571091f, 0.905901491641998f, -0.291965723037720f,
+  0.905677437782288f, -0.292276978492737f, 0.905453145503998f, -0.292588025331497f,
+  0.905228614807129f, -0.292898923158646f, 0.905003845691681f, -0.293209642171860f,
+  0.904778838157654f, -0.293520182371140f, 0.904553592205048f, -0.293830573558807f,
+  0.904328107833862f, -0.294140785932541f, 0.904102385044098f, -0.294450789690018f,
+  0.903876423835754f, -0.294760644435883f, 0.903650224208832f, -0.295070350170136f,
+  0.903423786163330f, -0.295379847288132f, 0.903197109699249f, -0.295689195394516f,
+  0.902970194816589f, -0.295998334884644f, 0.902743041515350f, -0.296307325363159f,
+  0.902515649795532f, -0.296616137027740f, 0.902288019657135f, -0.296924799680710f,
+  0.902060210704803f, -0.297233253717422f, 0.901832103729248f, -0.297541528940201f,
+  0.901603758335114f, -0.297849655151367f, 0.901375174522400f, -0.298157602548599f,
+  0.901146411895752f, -0.298465341329575f, 0.900917351245880f, -0.298772931098938f,
+  0.900688111782074f, -0.299080342054367f, 0.900458574295044f, -0.299387603998184f,
+  0.900228857994080f, -0.299694657325745f, 0.899998843669891f, -0.300001531839371f,
+  0.899768650531769f, -0.300308227539063f, 0.899538159370422f, -0.300614774227142f,
+  0.899307489395142f, -0.300921112298965f, 0.899076581001282f, -0.301227301359177f,
+  0.898845434188843f, -0.301533311605453f, 0.898614048957825f, -0.301839113235474f,
+  0.898382425308228f, -0.302144765853882f, 0.898150563240051f, -0.302450239658356f,
+  0.897918462753296f, -0.302755534648895f, 0.897686123847961f, -0.303060621023178f,
+  0.897453546524048f, -0.303365558385849f, 0.897220790386200f, -0.303670316934586f,
+  0.896987736225128f, -0.303974896669388f, 0.896754503250122f, -0.304279297590256f,
+  0.896520972251892f, -0.304583519697189f, 0.896287262439728f, -0.304887533187866f,
+  0.896053314208984f, -0.305191397666931f, 0.895819067955017f, -0.305495083332062f,
+  0.895584642887115f, -0.305798590183258f, 0.895349979400635f, -0.306101888418198f,
+  0.895115137100220f, -0.306405037641525f, 0.894879996776581f, -0.306708008050919f,
+  0.894644618034363f, -0.307010769844055f, 0.894409060478210f, -0.307313382625580f,
+  0.894173204898834f, -0.307615786790848f, 0.893937170505524f, -0.307918041944504f,
+  0.893700897693634f, -0.308220088481903f, 0.893464326858521f, -0.308521956205368f,
+  0.893227577209473f, -0.308823645114899f, 0.892990648746490f, -0.309125155210495f,
+  0.892753422260284f, -0.309426486492157f, 0.892515957355499f, -0.309727638959885f,
+  0.892278313636780f, -0.310028612613678f, 0.892040371894836f, -0.310329377651215f,
+  0.891802251338959f, -0.310629993677139f, 0.891563892364502f, -0.310930401086807f,
+  0.891325294971466f, -0.311230629682541f, 0.891086459159851f, -0.311530679464340f,
+  0.890847444534302f, -0.311830550432205f, 0.890608131885529f, -0.312130242586136f,
+  0.890368640422821f, -0.312429755926132f, 0.890128850936890f, -0.312729060649872f,
+  0.889888882637024f, -0.313028186559677f, 0.889648675918579f, -0.313327133655548f,
+  0.889408230781555f, -0.313625901937485f, 0.889167606830597f, -0.313924491405487f,
+  0.888926684856415f, -0.314222872257233f, 0.888685584068298f, -0.314521104097366f,
+  0.888444244861603f, -0.314819127321243f, 0.888202667236328f, -0.315116971731186f,
+  0.887960851192474f, -0.315414607524872f, 0.887718796730042f, -0.315712094306946f,
+  0.887476563453674f, -0.316009372472763f, 0.887234091758728f, -0.316306471824646f,
+  0.886991322040558f, -0.316603392362595f, 0.886748373508453f, -0.316900104284287f,
+  0.886505246162415f, -0.317196637392044f, 0.886261820793152f, -0.317492991685867f,
+  0.886018216609955f, -0.317789167165756f, 0.885774314403534f, -0.318085134029388f,
+  0.885530233383179f, -0.318380922079086f, 0.885285973548889f, -0.318676531314850f,
+  0.885041415691376f, -0.318971961736679f, 0.884796679019928f, -0.319267183542252f,
+  0.884551644325256f, -0.319562226533890f, 0.884306430816650f, -0.319857090711594f,
+  0.884061038494110f, -0.320151746273041f, 0.883815348148346f, -0.320446223020554f,
+  0.883569478988647f, -0.320740520954132f, 0.883323311805725f, -0.321034610271454f,
+  0.883076965808868f, -0.321328520774841f, 0.882830440998077f, -0.321622252464294f,
+  0.882583618164063f, -0.321915775537491f, 0.882336616516113f, -0.322209119796753f,
+  0.882089376449585f, -0.322502255439758f, 0.881841897964478f, -0.322795242071152f,
+  0.881594181060791f, -0.323088020086288f, 0.881346285343170f, -0.323380589485168f,
+  0.881098151206970f, -0.323672980070114f, 0.880849778652191f, -0.323965191841125f,
+  0.880601167678833f, -0.324257194995880f, 0.880352377891541f, -0.324549019336700f,
+  0.880103349685669f, -0.324840664863586f, 0.879854083061218f, -0.325132101774216f,
+  0.879604578018188f, -0.325423330068588f, 0.879354894161224f, -0.325714409351349f,
+  0.879104971885681f, -0.326005280017853f, 0.878854811191559f, -0.326295942068100f,
+  0.878604412078857f, -0.326586425304413f, 0.878353834152222f, -0.326876699924469f,
+  0.878103017807007f, -0.327166795730591f, 0.877851963043213f, -0.327456712722778f,
+  0.877600669860840f, -0.327746421098709f, 0.877349197864532f, -0.328035950660706f,
+  0.877097487449646f, -0.328325271606445f, 0.876845538616180f, -0.328614413738251f,
+  0.876593410968781f, -0.328903347253799f, 0.876341044902802f, -0.329192101955414f,
+  0.876088440418243f, -0.329480648040771f, 0.875835597515106f, -0.329769015312195f,
+  0.875582575798035f, -0.330057173967361f, 0.875329315662384f, -0.330345153808594f,
+  0.875075817108154f, -0.330632925033569f, 0.874822139739990f, -0.330920487642288f,
+  0.874568223953247f, -0.331207901239395f, 0.874314069747925f, -0.331495076417923f,
+  0.874059677124023f, -0.331782072782516f, 0.873805105686188f, -0.332068890333176f,
+  0.873550295829773f, -0.332355499267578f, 0.873295307159424f, -0.332641899585724f,
+  0.873040020465851f, -0.332928121089935f, 0.872784554958344f, -0.333214133977890f,
+  0.872528910636902f, -0.333499968051910f, 0.872272968292236f, -0.333785593509674f,
+  0.872016847133636f, -0.334071010351181f, 0.871760547161102f, -0.334356248378754f,
+  0.871503949165344f, -0.334641307592392f, 0.871247172355652f, -0.334926128387451f,
+  0.870990216732025f, -0.335210770368576f, 0.870733022689819f, -0.335495233535767f,
+  0.870475590229034f, -0.335779488086700f, 0.870217919349670f, -0.336063534021378f,
+  0.869960069656372f, -0.336347371339798f, 0.869701981544495f, -0.336631029844284f,
+  0.869443655014038f, -0.336914509534836f, 0.869185149669647f, -0.337197750806808f,
+  0.868926405906677f, -0.337480813264847f, 0.868667483329773f, -0.337763696908951f,
+  0.868408262729645f, -0.338046342134476f, 0.868148922920227f, -0.338328808546066f,
+  0.867889285087585f, -0.338611096143723f, 0.867629468441010f, -0.338893145322800f,
+  0.867369413375854f, -0.339175015687943f, 0.867109179496765f, -0.339456677436829f,
+  0.866848707199097f, -0.339738160371780f, 0.866588056087494f, -0.340019434690475f,
+  0.866327106952667f, -0.340300500392914f, 0.866066038608551f, -0.340581357479095f,
+  0.865804672241211f, -0.340862035751343f, 0.865543127059937f, -0.341142505407333f,
+  0.865281403064728f, -0.341422766447067f, 0.865019381046295f, -0.341702848672867f,
+  0.864757239818573f, -0.341982692480087f, 0.864494800567627f, -0.342262357473373f,
+  0.864232182502747f, -0.342541843652725f, 0.863969385623932f, -0.342821091413498f,
+  0.863706290721893f, -0.343100160360336f, 0.863443076610565f, -0.343379020690918f,
+  0.863179564476013f, -0.343657672405243f, 0.862915873527527f, -0.343936115503311f,
+  0.862652003765106f, -0.344214379787445f, 0.862387895584106f, -0.344492435455322f,
+  0.862123548984528f, -0.344770282506943f, 0.861859023571014f, -0.345047920942307f,
+  0.861594259738922f, -0.345325350761414f, 0.861329257488251f, -0.345602601766586f,
+  0.861064076423645f, -0.345879614353180f, 0.860798716545105f, -0.346156448125839f,
+  0.860533118247986f, -0.346433073282242f, 0.860267281532288f, -0.346709519624710f,
+  0.860001266002655f, -0.346985727548599f, 0.859735012054443f, -0.347261756658554f,
+  0.859468579292297f, -0.347537547349930f, 0.859201908111572f, -0.347813159227371f,
+  0.858934998512268f, -0.348088562488556f, 0.858667910099030f, -0.348363757133484f,
+  0.858400642871857f, -0.348638743162155f, 0.858133137226105f, -0.348913550376892f,
+  0.857865393161774f, -0.349188119173050f, 0.857597470283508f, -0.349462509155273f,
+  0.857329368591309f, -0.349736660718918f, 0.857060968875885f, -0.350010633468628f,
+  0.856792449951172f, -0.350284397602081f, 0.856523692607880f, -0.350557953119278f,
+  0.856254696846008f, -0.350831300020218f, 0.855985522270203f, -0.351104438304901f,
+  0.855716109275818f, -0.351377367973328f, 0.855446517467499f, -0.351650089025497f,
+  0.855176687240601f, -0.351922631263733f, 0.854906618595123f, -0.352194935083389f,
+  0.854636430740356f, -0.352467030286789f, 0.854365944862366f, -0.352738946676254f,
+  0.854095339775085f, -0.353010624647141f, 0.853824436664581f, -0.353282123804092f,
+  0.853553414344788f, -0.353553384542465f, 0.853282094001770f, -0.353824466466904f,
+  0.853010654449463f, -0.354095309972763f, 0.852738916873932f, -0.354365974664688f,
+  0.852467060089111f, -0.354636400938034f, 0.852194905281067f, -0.354906648397446f,
+  0.851922631263733f, -0.355176687240601f, 0.851650118827820f, -0.355446487665176f,
+  0.851377367973328f, -0.355716109275818f, 0.851104438304901f, -0.355985492467880f,
+  0.850831270217896f, -0.356254696846008f, 0.850557923316956f, -0.356523662805557f,
+  0.850284397602081f, -0.356792420148849f, 0.850010633468628f, -0.357060998678207f,
+  0.849736690521240f, -0.357329338788986f, 0.849462509155273f, -0.357597470283508f,
+  0.849188148975372f, -0.357865422964096f, 0.848913550376892f, -0.358133137226105f,
+  0.848638772964478f, -0.358400642871857f, 0.848363757133484f, -0.358667939901352f,
+  0.848088562488556f, -0.358935028314590f, 0.847813189029694f, -0.359201908111572f,
+  0.847537577152252f, -0.359468549489975f, 0.847261726856232f, -0.359735012054443f,
+  0.846985757350922f, -0.360001266002655f, 0.846709489822388f, -0.360267281532288f,
+  0.846433103084564f, -0.360533088445663f, 0.846156477928162f, -0.360798716545105f,
+  0.845879614353180f, -0.361064106225967f, 0.845602571964264f, -0.361329287290573f,
+  0.845325350761414f, -0.361594229936600f, 0.845047891139984f, -0.361858993768692f,
+  0.844770252704620f, -0.362123548984528f, 0.844492435455322f, -0.362387865781784f,
+  0.844214379787445f, -0.362651973962784f, 0.843936145305634f, -0.362915903329849f,
+  0.843657672405243f, -0.363179564476013f, 0.843379020690918f, -0.363443046808243f,
+  0.843100130558014f, -0.363706320524216f, 0.842821121215820f, -0.363969355821610f,
+  0.842541813850403f, -0.364232182502747f, 0.842262387275696f, -0.364494800567627f,
+  0.841982722282410f, -0.364757210016251f, 0.841702818870544f, -0.365019410848618f,
+  0.841422796249390f, -0.365281373262405f, 0.841142535209656f, -0.365543156862259f,
+  0.840862035751343f, -0.365804702043533f, 0.840581357479095f, -0.366066008806229f,
+  0.840300500392914f, -0.366327136754990f, 0.840019404888153f, -0.366588026285172f,
+  0.839738130569458f, -0.366848707199097f, 0.839456677436829f, -0.367109179496765f,
+  0.839175045490265f, -0.367369443178177f, 0.838893175125122f, -0.367629468441010f,
+  0.838611066341400f, -0.367889285087585f, 0.838328838348389f, -0.368148893117905f,
+  0.838046371936798f, -0.368408292531967f, 0.837763667106628f, -0.368667453527451f,
+  0.837480843067169f, -0.368926405906677f, 0.837197780609131f, -0.369185149669647f,
+  0.836914479732513f, -0.369443655014038f, 0.836631059646606f, -0.369701951742172f,
+  0.836347401142120f, -0.369960039854050f, 0.836063504219055f, -0.370217919349670f,
+  0.835779488086700f, -0.370475560426712f, 0.835495233535767f, -0.370732992887497f,
+  0.835210800170898f, -0.370990216732025f, 0.834926128387451f, -0.371247202157974f,
+  0.834641277790070f, -0.371503978967667f, 0.834356248378754f, -0.371760547161102f,
+  0.834071040153503f, -0.372016876935959f, 0.833785593509674f, -0.372272998094559f,
+  0.833499968051910f, -0.372528880834579f, 0.833214163780212f, -0.372784584760666f,
+  0.832928121089935f, -0.373040050268173f, 0.832641899585724f, -0.373295277357101f,
+  0.832355499267578f, -0.373550295829773f, 0.832068860530853f, -0.373805105686188f,
+  0.831782102584839f, -0.374059677124023f, 0.831495106220245f, -0.374314039945602f,
+  0.831207871437073f, -0.374568194150925f, 0.830920517444611f, -0.374822109937668f,
+  0.830632925033569f, -0.375075817108154f, 0.830345153808594f, -0.375329315662384f,
+  0.830057144165039f, -0.375582575798035f, 0.829769015312195f, -0.375835597515106f,
+  0.829480648040771f, -0.376088410615921f, 0.829192101955414f, -0.376341015100479f,
+  0.828903317451477f, -0.376593410968781f, 0.828614413738251f, -0.376845568418503f,
+  0.828325271606445f, -0.377097487449646f, 0.828035950660706f, -0.377349197864532f,
+  0.827746450901031f, -0.377600699663162f, 0.827456712722778f, -0.377851963043213f,
+  0.827166795730591f, -0.378102988004684f, 0.826876699924469f, -0.378353834152222f,
+  0.826586425304413f, -0.378604412078857f, 0.826295912265778f, -0.378854811191559f,
+  0.826005280017853f, -0.379104942083359f, 0.825714409351349f, -0.379354894161224f,
+  0.825423359870911f, -0.379604607820511f, 0.825132071971893f, -0.379854083061218f,
+  0.824840664863586f, -0.380103349685669f, 0.824549019336700f, -0.380352377891541f,
+  0.824257194995880f, -0.380601197481155f, 0.823965191841125f, -0.380849778652191f,
+  0.823673009872437f, -0.381098151206970f, 0.823380589485168f, -0.381346285343170f,
+  0.823087990283966f, -0.381594210863113f, 0.822795212268829f, -0.381841897964478f,
+  0.822502255439758f, -0.382089376449585f, 0.822209119796753f, -0.382336616516113f,
+  0.821915745735168f, -0.382583618164063f, 0.821622252464294f, -0.382830440998077f,
+  0.821328520774841f, -0.383076995611191f, 0.821034610271454f, -0.383323341608047f,
+  0.820740520954132f, -0.383569449186325f, 0.820446193218231f, -0.383815348148346f,
+  0.820151746273041f, -0.384061008691788f, 0.819857060909271f, -0.384306460618973f,
+  0.819562196731567f, -0.384551674127579f, 0.819267153739929f, -0.384796649217606f,
+  0.818971931934357f, -0.385041415691376f, 0.818676531314850f, -0.385285943746567f,
+  0.818380951881409f, -0.385530263185501f, 0.818085134029388f, -0.385774344205856f,
+  0.817789137363434f, -0.386018186807632f, 0.817493021488190f, -0.386261820793152f,
+  0.817196667194366f, -0.386505216360092f, 0.816900074481964f, -0.386748403310776f,
+  0.816603362560272f, -0.386991351842880f, 0.816306471824646f, -0.387234061956406f,
+  0.816009342670441f, -0.387476563453674f, 0.815712094306946f, -0.387718826532364f,
+  0.815414607524872f, -0.387960851192474f, 0.815116941928864f, -0.388202667236328f,
+  0.814819097518921f, -0.388444244861603f, 0.814521074295044f, -0.388685584068298f,
+  0.814222872257233f, -0.388926714658737f, 0.813924491405487f, -0.389167606830597f,
+  0.813625931739807f, -0.389408260583878f, 0.813327133655548f, -0.389648675918579f,
+  0.813028216362000f, -0.389888882637024f, 0.812729060649872f, -0.390128880739212f,
+  0.812429726123810f, -0.390368610620499f, 0.812130272388458f, -0.390608131885529f,
+  0.811830580234528f, -0.390847414731979f, 0.811530709266663f, -0.391086459159851f,
+  0.811230659484863f, -0.391325294971466f, 0.810930430889130f, -0.391563892364502f,
+  0.810629963874817f, -0.391802251338959f, 0.810329377651215f, -0.392040401697159f,
+  0.810028612613678f, -0.392278283834457f, 0.809727668762207f, -0.392515957355499f,
+  0.809426486492157f, -0.392753422260284f, 0.809125185012817f, -0.392990618944168f,
+  0.808823645114899f, -0.393227607011795f, 0.808521986007690f, -0.393464356660843f,
+  0.808220088481903f, -0.393700867891312f, 0.807918012142181f, -0.393937170505524f,
+  0.807615816593170f, -0.394173204898834f, 0.807313382625580f, -0.394409030675888f,
+  0.807010769844055f, -0.394644618034363f, 0.806707978248596f, -0.394879996776581f,
+  0.806405067443848f, -0.395115107297897f, 0.806101918220520f, -0.395350009202957f,
+  0.805798590183258f, -0.395584672689438f, 0.805495083332062f, -0.395819097757339f,
+  0.805191397666931f, -0.396053284406662f, 0.804887533187866f, -0.396287262439728f,
+  0.804583489894867f, -0.396520972251892f, 0.804279267787933f, -0.396754473447800f,
+  0.803974866867065f, -0.396987736225128f, 0.803670346736908f, -0.397220760583878f,
+  0.803365588188171f, -0.397453576326370f, 0.803060650825500f, -0.397686123847961f,
+  0.802755534648895f, -0.397918462753296f, 0.802450239658356f, -0.398150533437729f,
+  0.802144765853882f, -0.398382395505905f, 0.801839113235474f, -0.398614019155502f,
+  0.801533281803131f, -0.398845434188843f, 0.801227271556854f, -0.399076581001282f,
+  0.800921142101288f, -0.399307489395142f, 0.800614774227142f, -0.399538189172745f,
+  0.800308227539063f, -0.399768620729446f, 0.800001561641693f, -0.399998843669891f,
+  0.799694657325745f, -0.400228828191757f, 0.799387574195862f, -0.400458574295044f,
+  0.799080371856689f, -0.400688081979752f, 0.798772931098938f, -0.400917351245880f,
+  0.798465371131897f, -0.401146411895752f, 0.798157572746277f, -0.401375204324722f,
+  0.797849655151367f, -0.401603758335114f, 0.797541558742523f, -0.401832103729248f,
+  0.797233223915100f, -0.402060180902481f, 0.796924769878387f, -0.402288049459457f,
+  0.796616137027740f, -0.402515679597855f, 0.796307325363159f, -0.402743041515350f,
+  0.795998334884644f, -0.402970194816589f, 0.795689165592194f, -0.403197109699249f,
+  0.795379877090454f, -0.403423786163330f, 0.795070350170136f, -0.403650224208832f,
+  0.794760644435883f, -0.403876423835754f, 0.794450819492340f, -0.404102355241776f,
+  0.794140756130219f, -0.404328078031540f, 0.793830573558807f, -0.404553562402725f,
+  0.793520212173462f, -0.404778808355331f, 0.793209671974182f, -0.405003815889359f,
+  0.792898952960968f, -0.405228585004807f, 0.792588055133820f, -0.405453115701675f,
+  0.792276978492737f, -0.405677437782288f, 0.791965723037720f, -0.405901491641998f,
+  0.791654348373413f, -0.406125307083130f, 0.791342735290527f, -0.406348884105682f,
+  0.791031002998352f, -0.406572192907333f, 0.790719091892242f, -0.406795293092728f,
+  0.790407001972198f, -0.407018154859543f, 0.790094733238220f, -0.407240778207779f,
+  0.789782285690308f, -0.407463163137436f, 0.789469659328461f, -0.407685309648514f,
+  0.789156913757324f, -0.407907217741013f, 0.788843929767609f, -0.408128857612610f,
+  0.788530826568604f, -0.408350288867950f, 0.788217544555664f, -0.408571451902390f,
+  0.787904083728790f, -0.408792406320572f, 0.787590444087982f, -0.409013092517853f,
+  0.787276685237885f, -0.409233570098877f, 0.786962687969208f, -0.409453779459000f,
+  0.786648571491241f, -0.409673750400543f, 0.786334276199341f, -0.409893482923508f,
+  0.786019802093506f, -0.410112977027893f, 0.785705149173737f, -0.410332232713699f,
+  0.785390377044678f, -0.410551249980927f, 0.785075426101685f, -0.410770028829575f,
+  0.784760236740112f, -0.410988569259644f, 0.784444928169250f, -0.411206841468811f,
+  0.784129500389099f, -0.411424905061722f, 0.783813834190369f, -0.411642700433731f,
+  0.783498048782349f, -0.411860257387161f, 0.783182024955750f, -0.412077575922012f,
+  0.782865881919861f, -0.412294656038284f, 0.782549619674683f, -0.412511497735977f,
+  0.782233119010925f, -0.412728071212769f, 0.781916499137878f, -0.412944436073303f,
+  0.781599700450897f, -0.413160532712936f, 0.781282722949982f, -0.413376390933990f,
+  0.780965566635132f, -0.413592010736465f, 0.780648231506348f, -0.413807392120361f,
+  0.780330777168274f, -0.414022535085678f, 0.780013144016266f, -0.414237409830093f,
+  0.779695332050323f, -0.414452046155930f, 0.779377400875092f, -0.414666473865509f,
+  0.779059290885925f, -0.414880603551865f, 0.778741002082825f, -0.415094524621964f,
+  0.778422534465790f, -0.415308207273483f, 0.778103888034821f, -0.415521621704102f,
+  0.777785122394562f, -0.415734797716141f, 0.777466177940369f, -0.415947735309601f,
+  0.777147054672241f, -0.416160434484482f, 0.776827812194824f, -0.416372895240784f,
+  0.776508331298828f, -0.416585087776184f, 0.776188731193542f, -0.416797041893005f,
+  0.775869011878967f, -0.417008757591248f, 0.775549054145813f, -0.417220205068588f,
+  0.775228977203369f, -0.417431443929672f, 0.774908721446991f, -0.417642414569855f,
+  0.774588346481323f, -0.417853146791458f, 0.774267733097076f, -0.418063640594482f,
+  0.773947000503540f, -0.418273866176605f, 0.773626148700714f, -0.418483853340149f,
+  0.773305058479309f, -0.418693602085114f, 0.772983849048615f, -0.418903112411499f,
+  0.772662520408630f, -0.419112354516983f, 0.772340953350067f, -0.419321358203888f,
+  0.772019267082214f, -0.419530123472214f, 0.771697402000427f, -0.419738620519638f,
+  0.771375417709351f, -0.419946908950806f, 0.771053194999695f, -0.420154929161072f,
+  0.770730912685394f, -0.420362681150436f, 0.770408391952515f, -0.420570224523544f,
+  0.770085752010345f, -0.420777499675751f, 0.769762933254242f, -0.420984506607056f,
+  0.769439935684204f, -0.421191304922104f, 0.769116818904877f, -0.421397835016251f,
+  0.768793523311615f, -0.421604126691818f, 0.768470108509064f, -0.421810150146484f,
+  0.768146514892578f, -0.422015935182571f, 0.767822742462158f, -0.422221481800079f,
+  0.767498791217804f, -0.422426789999008f, 0.767174720764160f, -0.422631829977036f,
+  0.766850471496582f, -0.422836631536484f, 0.766526103019714f, -0.423041164875031f,
+  0.766201555728912f, -0.423245459794998f, 0.765876889228821f, -0.423449516296387f,
+  0.765551984310150f, -0.423653304576874f, 0.765226960182190f, -0.423856884241104f,
+  0.764901816844940f, -0.424060165882111f, 0.764576494693756f, -0.424263238906860f,
+  0.764250993728638f, -0.424466013908386f, 0.763925373554230f, -0.424668580293655f,
+  0.763599574565887f, -0.424870878458023f, 0.763273596763611f, -0.425072938203812f,
+  0.762947499752045f, -0.425274729728699f, 0.762621283531189f, -0.425476282835007f,
+  0.762294828891754f, -0.425677597522736f, 0.761968255043030f, -0.425878643989563f,
+  0.761641561985016f, -0.426079452037811f, 0.761314690113068f, -0.426279991865158f,
+  0.760987639427185f, -0.426480293273926f, 0.760660469532013f, -0.426680356264114f,
+  0.760333120822906f, -0.426880151033401f, 0.760005652904511f, -0.427079707384110f,
+  0.759678006172180f, -0.427278995513916f, 0.759350180625916f, -0.427478045225143f,
+  0.759022235870361f, -0.427676826715469f, 0.758694171905518f, -0.427875369787216f,
+  0.758365929126740f, -0.428073674440384f, 0.758037507534027f, -0.428271710872650f,
+  0.757708966732025f, -0.428469479084015f, 0.757380247116089f, -0.428667008876801f,
+  0.757051348686218f, -0.428864300251007f, 0.756722390651703f, -0.429061323404312f,
+  0.756393194198608f, -0.429258108139038f, 0.756063878536224f, -0.429454624652863f,
+  0.755734443664551f, -0.429650902748108f, 0.755404829978943f, -0.429846942424774f,
+  0.755075037479401f, -0.430042684078217f, 0.754745125770569f, -0.430238217115402f,
+  0.754415094852448f, -0.430433481931686f, 0.754084885120392f, -0.430628478527069f,
+  0.753754496574402f, -0.430823236703873f, 0.753423988819122f, -0.431017726659775f,
+  0.753093302249908f, -0.431211978197098f, 0.752762496471405f, -0.431405961513519f,
+  0.752431571483612f, -0.431599706411362f, 0.752100467681885f, -0.431793183088303f,
+  0.751769185066223f, -0.431986421346664f, 0.751437783241272f, -0.432179391384125f,
+  0.751106262207031f, -0.432372123003006f, 0.750774562358856f, -0.432564586400986f,
+  0.750442683696747f, -0.432756811380386f, 0.750110685825348f, -0.432948768138886f,
+  0.749778568744659f, -0.433140486478806f, 0.749446272850037f, -0.433331936597824f,
+  0.749113857746124f, -0.433523118495941f, 0.748781263828278f, -0.433714061975479f,
+  0.748448550701141f, -0.433904737234116f, 0.748115658760071f, -0.434095174074173f,
+  0.747782647609711f, -0.434285342693329f, 0.747449457645416f, -0.434475272893906f,
+  0.747116148471832f, -0.434664934873581f, 0.746782720088959f, -0.434854328632355f,
+  0.746449112892151f, -0.435043483972549f, 0.746115326881409f, -0.435232400894165f,
+  0.745781481266022f, -0.435421019792557f, 0.745447397232056f, -0.435609430074692f,
+  0.745113253593445f, -0.435797542333603f, 0.744778931140900f, -0.435985416173935f,
+  0.744444429874420f, -0.436173021793365f, 0.744109809398651f, -0.436360388994217f,
+  0.743775069713593f, -0.436547487974167f, 0.743440151214600f, -0.436734348535538f,
+  0.743105113506317f, -0.436920911073685f, 0.742769956588745f, -0.437107264995575f,
+  0.742434620857239f, -0.437293320894241f, 0.742099165916443f, -0.437479138374329f,
+  0.741763532161713f, -0.437664687633514f, 0.741427779197693f, -0.437849998474121f,
+  0.741091907024384f, -0.438035041093826f, 0.740755856037140f, -0.438219845294952f,
+  0.740419685840607f, -0.438404351472855f, 0.740083336830139f, -0.438588619232178f,
+  0.739746868610382f, -0.438772648572922f, 0.739410281181335f, -0.438956409692764f,
+  0.739073514938354f, -0.439139902591705f, 0.738736629486084f, -0.439323127269745f,
+  0.738399624824524f, -0.439506113529205f, 0.738062441349030f, -0.439688831567764f,
+  0.737725138664246f, -0.439871311187744f, 0.737387716770172f, -0.440053492784500f,
+  0.737050116062164f, -0.440235435962677f, 0.736712396144867f, -0.440417140722275f,
+  0.736374497413635f, -0.440598547458649f, 0.736036539077759f, -0.440779715776443f,
+  0.735698342323303f, -0.440960645675659f, 0.735360085964203f, -0.441141277551651f,
+  0.735021650791168f, -0.441321671009064f, 0.734683096408844f, -0.441501796245575f,
+  0.734344422817230f, -0.441681683063507f, 0.734005570411682f, -0.441861271858215f,
+  0.733666598796844f, -0.442040622234344f, 0.733327507972717f, -0.442219734191895f,
+  0.732988238334656f, -0.442398548126221f, 0.732648849487305f, -0.442577123641968f,
+  0.732309341430664f, -0.442755430936813f, 0.731969714164734f, -0.442933470010757f,
+  0.731629908084869f, -0.443111270666122f, 0.731289982795715f, -0.443288803100586f,
+  0.730949878692627f, -0.443466067314148f, 0.730609714984894f, -0.443643063306808f,
+  0.730269372463226f, -0.443819820880890f, 0.729928910732269f, -0.443996280431747f,
+  0.729588270187378f, -0.444172531366348f, 0.729247510433197f, -0.444348484277725f,
+  0.728906631469727f, -0.444524168968201f, 0.728565633296967f, -0.444699615240097f,
+  0.728224515914917f, -0.444874793291092f, 0.727883219718933f, -0.445049703121185f,
+  0.727541804313660f, -0.445224374532700f, 0.727200269699097f, -0.445398747920990f,
+  0.726858556270599f, -0.445572882890701f, 0.726516723632813f, -0.445746749639511f,
+  0.726174771785736f, -0.445920348167419f, 0.725832700729370f, -0.446093708276749f,
+  0.725490510463715f, -0.446266770362854f, 0.725148141384125f, -0.446439594030380f,
+  0.724805653095245f, -0.446612149477005f, 0.724463045597076f, -0.446784436702728f,
+  0.724120318889618f, -0.446956485509872f, 0.723777413368225f, -0.447128236293793f,
+  0.723434448242188f, -0.447299748659134f, 0.723091304302216f, -0.447470992803574f,
+  0.722747981548309f, -0.447641968727112f, 0.722404599189758f, -0.447812676429749f,
+  0.722061097621918f, -0.447983115911484f, 0.721717417240143f, -0.448153316974640f,
+  0.721373617649078f, -0.448323249816895f, 0.721029698848724f, -0.448492884635925f,
+  0.720685660839081f, -0.448662281036377f, 0.720341444015503f, -0.448831409215927f,
+  0.719997107982636f, -0.449000298976898f, 0.719652712345123f, -0.449168890714645f,
+  0.719308137893677f, -0.449337244033813f, 0.718963444232941f, -0.449505299329758f,
+  0.718618571758270f, -0.449673116207123f, 0.718273639678955f, -0.449840664863586f,
+  0.717928528785706f, -0.450007945299149f, 0.717583298683167f, -0.450174957513809f,
+  0.717238008975983f, -0.450341701507568f, 0.716892480850220f, -0.450508207082748f,
+  0.716546893119812f, -0.450674414634705f, 0.716201186180115f, -0.450840383768082f,
+  0.715855300426483f, -0.451006084680557f, 0.715509355068207f, -0.451171487569809f,
+  0.715163230895996f, -0.451336652040482f, 0.714816987514496f, -0.451501548290253f,
+  0.714470624923706f, -0.451666176319122f, 0.714124143123627f, -0.451830536127090f,
+  0.713777542114258f, -0.451994657516479f, 0.713430821895599f, -0.452158480882645f,
+  0.713083922863007f, -0.452322036027908f, 0.712736964225769f, -0.452485352754593f,
+  0.712389826774597f, -0.452648371458054f, 0.712042629718781f, -0.452811151742935f,
+  0.711695253849030f, -0.452973634004593f, 0.711347758769989f, -0.453135877847672f,
+  0.711000144481659f, -0.453297853469849f, 0.710652410984039f, -0.453459560871124f,
+  0.710304558277130f, -0.453621000051498f, 0.709956526756287f, -0.453782171010971f,
+  0.709608435630798f, -0.453943043947220f, 0.709260225296021f, -0.454103678464890f,
+  0.708911836147308f, -0.454264044761658f, 0.708563387393951f, -0.454424172639847f,
+  0.708214759826660f, -0.454584002494812f, 0.707866072654724f, -0.454743564128876f,
+  0.707517206668854f, -0.454902857542038f, 0.707168221473694f, -0.455061882734299f,
+  0.706819176673889f, -0.455220639705658f, 0.706469953060150f, -0.455379128456116f,
+  0.706120610237122f, -0.455537378787994f, 0.705771148204803f, -0.455695331096649f,
+  0.705421566963196f, -0.455853015184402f, 0.705071866512299f, -0.456010431051254f,
+  0.704722046852112f, -0.456167578697205f, 0.704372167587280f, -0.456324487924576f,
+  0.704022109508514f, -0.456481099128723f, 0.703671932220459f, -0.456637442111969f,
+  0.703321635723114f, -0.456793516874313f, 0.702971220016479f, -0.456949323415756f,
+  0.702620685100555f, -0.457104891538620f, 0.702270030975342f, -0.457260161638260f,
+  0.701919257640839f, -0.457415163516998f, 0.701568365097046f, -0.457569897174835f,
+  0.701217353343964f, -0.457724362611771f, 0.700866222381592f, -0.457878559827805f,
+  0.700514972209930f, -0.458032488822937f, 0.700163602828979f, -0.458186149597168f,
+  0.699812114238739f, -0.458339542150497f, 0.699460506439209f, -0.458492636680603f,
+  0.699108779430389f, -0.458645492792130f, 0.698756933212280f, -0.458798080682755f,
+  0.698404967784882f, -0.458950400352478f, 0.698052942752838f, -0.459102421998978f,
+  0.697700738906860f, -0.459254205226898f, 0.697348415851593f, -0.459405690431595f,
+  0.696996033191681f, -0.459556937217712f, 0.696643471717834f, -0.459707885980606f,
+  0.696290850639343f, -0.459858566522598f, 0.695938050746918f, -0.460008978843689f,
+  0.695585191249847f, -0.460159152746201f, 0.695232212543488f, -0.460309028625488f,
+  0.694879114627838f, -0.460458606481552f, 0.694525837898254f, -0.460607945919037f,
+  0.694172501564026f, -0.460757017135620f, 0.693819046020508f, -0.460905820131302f,
+  0.693465530872345f, -0.461054325103760f, 0.693111836910248f, -0.461202591657639f,
+  0.692758023738861f, -0.461350560188293f, 0.692404091358185f, -0.461498260498047f,
+  0.692050099372864f, -0.461645722389221f, 0.691695988178253f, -0.461792886257172f,
+  0.691341698169708f, -0.461939752101898f, 0.690987348556519f, -0.462086379528046f,
+  0.690632879734039f, -0.462232738733292f, 0.690278291702271f, -0.462378799915314f,
+  0.689923584461212f, -0.462524622678757f, 0.689568817615509f, -0.462670147418976f,
+  0.689213871955872f, -0.462815403938293f, 0.688858866691589f, -0.462960392236710f,
+  0.688503682613373f, -0.463105112314224f, 0.688148438930511f, -0.463249564170837f,
+  0.687793076038361f, -0.463393747806549f, 0.687437593936920f, -0.463537633419037f,
+  0.687082052230835f, -0.463681250810623f, 0.686726331710815f, -0.463824629783630f,
+  0.686370551586151f, -0.463967710733414f, 0.686014592647552f, -0.464110493659973f,
+  0.685658574104309f, -0.464253038167953f, 0.685302436351776f, -0.464395314455032f,
+  0.684946238994598f, -0.464537292718887f, 0.684589862823486f, -0.464679002761841f,
+  0.684233427047729f, -0.464820444583893f, 0.683876872062683f, -0.464961618185043f,
+  0.683520197868347f, -0.465102523565292f, 0.683163404464722f, -0.465243130922318f,
+  0.682806491851807f, -0.465383470058441f, 0.682449519634247f, -0.465523540973663f,
+  0.682092368602753f, -0.465663343667984f, 0.681735157966614f, -0.465802878141403f,
+  0.681377887725830f, -0.465942144393921f, 0.681020438671112f, -0.466081112623215f,
+  0.680662930011749f, -0.466219812631607f, 0.680305242538452f, -0.466358244419098f,
+  0.679947495460510f, -0.466496407985687f, 0.679589688777924f, -0.466634273529053f,
+  0.679231703281403f, -0.466771900653839f, 0.678873658180237f, -0.466909229755402f,
+  0.678515493869781f, -0.467046260833740f, 0.678157210350037f, -0.467183053493500f,
+  0.677798807621002f, -0.467319577932358f, 0.677440345287323f, -0.467455804347992f,
+  0.677081763744354f, -0.467591762542725f, 0.676723062992096f, -0.467727422714233f,
+  0.676364302635193f, -0.467862844467163f, 0.676005363464355f, -0.467997968196869f,
+  0.675646364688873f, -0.468132823705673f, 0.675287246704102f, -0.468267410993576f,
+  0.674928069114685f, -0.468401730060577f, 0.674568772315979f, -0.468535751104355f,
+  0.674209356307983f, -0.468669503927231f, 0.673849821090698f, -0.468802988529205f,
+  0.673490226268768f, -0.468936175107956f, 0.673130512237549f, -0.469069123268127f,
+  0.672770678997040f, -0.469201773405075f, 0.672410726547241f, -0.469334155321121f,
+  0.672050714492798f, -0.469466239213943f, 0.671690583229065f, -0.469598054885864f,
+  0.671330332756042f, -0.469729602336884f, 0.670970022678375f, -0.469860881567001f,
+  0.670609593391418f, -0.469991862773895f, 0.670249044895172f, -0.470122605562210f,
+  0.669888436794281f, -0.470253020524979f, 0.669527709484100f, -0.470383197069168f,
+  0.669166862964630f, -0.470513075590134f, 0.668805956840515f, -0.470642685890198f,
+  0.668444931507111f, -0.470772027969360f, 0.668083786964417f, -0.470901101827621f,
+  0.667722582817078f, -0.471029877662659f, 0.667361259460449f, -0.471158385276794f,
+  0.666999816894531f, -0.471286594867706f, 0.666638314723969f, -0.471414536237717f,
+  0.666276693344116f, -0.471542209386826f, 0.665914952754974f, -0.471669614315033f,
+  0.665553152561188f, -0.471796721220016f, 0.665191233158112f, -0.471923559904099f,
+  0.664829254150391f, -0.472050130367279f, 0.664467096328735f, -0.472176402807236f,
+  0.664104938507080f, -0.472302407026291f, 0.663742601871490f, -0.472428143024445f,
+  0.663380205631256f, -0.472553610801697f, 0.663017749786377f, -0.472678780555725f,
+  0.662655174732208f, -0.472803652286530f, 0.662292480468750f, -0.472928285598755f,
+  0.661929666996002f, -0.473052620887756f, 0.661566793918610f, -0.473176687955856f,
+  0.661203861236572f, -0.473300457000732f, 0.660840749740601f, -0.473423957824707f,
+  0.660477638244629f, -0.473547190427780f, 0.660114347934723f, -0.473670125007629f,
+  0.659750998020172f, -0.473792791366577f, 0.659387588500977f, -0.473915189504623f,
+  0.659024059772491f, -0.474037289619446f, 0.658660411834717f, -0.474159121513367f,
+  0.658296704292297f, -0.474280685186386f, 0.657932877540588f, -0.474401950836182f,
+  0.657568991184235f, -0.474522948265076f, 0.657204985618591f, -0.474643647670746f,
+  0.656840860843658f, -0.474764078855515f, 0.656476676464081f, -0.474884241819382f,
+  0.656112432479858f, -0.475004136562347f, 0.655748009681702f, -0.475123733282089f,
+  0.655383586883545f, -0.475243031978607f, 0.655019044876099f, -0.475362062454224f,
+  0.654654383659363f, -0.475480824708939f, 0.654289662837982f, -0.475599318742752f,
+  0.653924822807312f, -0.475717514753342f, 0.653559923171997f, -0.475835442543030f,
+  0.653194904327393f, -0.475953072309494f, 0.652829825878143f, -0.476070433855057f,
+  0.652464628219604f, -0.476187497377396f, 0.652099311351776f, -0.476304292678833f,
+  0.651733994483948f, -0.476420819759369f, 0.651368498802185f, -0.476537048816681f,
+  0.651003003120422f, -0.476653009653091f, 0.650637328624725f, -0.476768702268600f,
+  0.650271594524384f, -0.476884096860886f, 0.649905800819397f, -0.476999223232269f,
+  0.649539887905121f, -0.477114051580429f, 0.649173915386200f, -0.477228611707687f,
+  0.648807883262634f, -0.477342873811722f, 0.648441672325134f, -0.477456867694855f,
+  0.648075461387634f, -0.477570593357086f, 0.647709131240845f, -0.477684020996094f,
+  0.647342681884766f, -0.477797180414200f, 0.646976172924042f, -0.477910041809082f,
+  0.646609604358673f, -0.478022634983063f, 0.646242916584015f, -0.478134930133820f,
+  0.645876109600067f, -0.478246957063675f, 0.645509302616119f, -0.478358715772629f,
+  0.645142316818237f, -0.478470176458359f, 0.644775331020355f, -0.478581339120865f,
+  0.644408226013184f, -0.478692263364792f, 0.644041001796722f, -0.478802859783173f,
+  0.643673717975616f, -0.478913217782974f, 0.643306374549866f, -0.479023247957230f,
+  0.642938911914825f, -0.479133039712906f, 0.642571389675140f, -0.479242533445358f,
+  0.642203748226166f, -0.479351729154587f, 0.641836047172546f, -0.479460656642914f,
+  0.641468286514282f, -0.479569315910339f, 0.641100406646729f, -0.479677677154541f,
+  0.640732467174530f, -0.479785770177841f, 0.640364408493042f, -0.479893565177917f,
+  0.639996349811554f, -0.480001062154770f, 0.639628112316132f, -0.480108320713043f,
+  0.639259815216064f, -0.480215251445770f, 0.638891458511353f, -0.480321943759918f,
+  0.638523042201996f, -0.480428308248520f, 0.638154506683350f, -0.480534434318542f,
+  0.637785911560059f, -0.480640232563019f, 0.637417197227478f, -0.480745792388916f,
+  0.637048482894897f, -0.480851024389267f, 0.636679589748383f, -0.480956017971039f,
+  0.636310696601868f, -0.481060713529587f, 0.635941684246063f, -0.481165111064911f,
+  0.635572552680969f, -0.481269240379334f, 0.635203421115875f, -0.481373071670532f,
+  0.634834170341492f, -0.481476634740829f, 0.634464859962463f, -0.481579899787903f,
+  0.634095430374146f, -0.481682896614075f, 0.633725941181183f, -0.481785595417023f,
+  0.633356392383575f, -0.481888025999069f, 0.632986724376678f, -0.481990188360214f,
+  0.632616996765137f, -0.482092022895813f, 0.632247209548950f, -0.482193619012833f,
+  0.631877362728119f, -0.482294887304306f, 0.631507396697998f, -0.482395917177200f,
+  0.631137371063232f, -0.482496619224548f, 0.630767226219177f, -0.482597053050995f,
+  0.630397081375122f, -0.482697218656540f, 0.630026817321777f, -0.482797086238861f,
+  0.629656434059143f, -0.482896685600281f, 0.629286050796509f, -0.482995986938477f,
+  0.628915548324585f, -0.483094990253448f, 0.628544986248016f, -0.483193725347519f,
+  0.628174364566803f, -0.483292192220688f, 0.627803623676300f, -0.483390361070633f,
+  0.627432823181152f, -0.483488231897354f, 0.627061963081360f, -0.483585834503174f,
+  0.626691043376923f, -0.483683139085770f, 0.626320004463196f, -0.483780175447464f,
+  0.625948905944824f, -0.483876913785934f, 0.625577747821808f, -0.483973383903503f,
+  0.625206530094147f, -0.484069555997849f, 0.624835193157196f, -0.484165430068970f,
+  0.624463796615601f, -0.484261035919189f, 0.624092340469360f, -0.484356373548508f,
+  0.623720824718475f, -0.484451413154602f, 0.623349189758301f, -0.484546154737473f,
+  0.622977554798126f, -0.484640628099442f, 0.622605800628662f, -0.484734803438187f,
+  0.622233927249908f, -0.484828680753708f, 0.621862053871155f, -0.484922289848328f,
+  0.621490061283112f, -0.485015630722046f, 0.621118068695068f, -0.485108673572540f,
+  0.620745956897736f, -0.485201418399811f, 0.620373785495758f, -0.485293895006180f,
+  0.620001494884491f, -0.485386073589325f, 0.619629204273224f, -0.485477954149246f,
+  0.619256794452667f, -0.485569566488266f, 0.618884325027466f, -0.485660910606384f,
+  0.618511795997620f, -0.485751956701279f, 0.618139207363129f, -0.485842704772949f,
+  0.617766559123993f, -0.485933154821396f, 0.617393791675568f, -0.486023366451263f,
+  0.617020964622498f, -0.486113250255585f, 0.616648077964783f, -0.486202865839005f,
+  0.616275131702423f, -0.486292183399200f, 0.615902125835419f, -0.486381232738495f,
+  0.615529060363770f, -0.486469984054565f, 0.615155875682831f, -0.486558437347412f,
+  0.614782691001892f, -0.486646622419357f, 0.614409387111664f, -0.486734509468079f,
+  0.614036023616791f, -0.486822128295898f, 0.613662600517273f, -0.486909449100494f,
+  0.613289117813110f, -0.486996471881866f, 0.612915575504303f, -0.487083226442337f,
+  0.612541973590851f, -0.487169682979584f, 0.612168252468109f, -0.487255871295929f,
+  0.611794531345367f, -0.487341761589050f, 0.611420691013336f, -0.487427353858948f,
+  0.611046791076660f, -0.487512677907944f, 0.610672831535339f, -0.487597703933716f,
+  0.610298871994019f, -0.487682431936264f, 0.609924793243408f, -0.487766891717911f,
+  0.609550595283508f, -0.487851053476334f, 0.609176397323608f, -0.487934947013855f,
+  0.608802139759064f, -0.488018542528152f, 0.608427822589874f, -0.488101840019226f,
+  0.608053386211395f, -0.488184869289398f, 0.607678949832916f, -0.488267600536346f,
+  0.607304394245148f, -0.488350033760071f, 0.606929838657379f, -0.488432198762894f,
+  0.606555163860321f, -0.488514065742493f, 0.606180429458618f, -0.488595664501190f,
+  0.605805635452271f, -0.488676935434341f, 0.605430841445923f, -0.488757967948914f,
+  0.605055928230286f, -0.488838672637939f, 0.604680955410004f, -0.488919109106064f,
+  0.604305922985077f, -0.488999247550964f, 0.603930830955505f, -0.489079117774963f,
+  0.603555679321289f, -0.489158689975739f, 0.603180468082428f, -0.489237964153290f,
+  0.602805197238922f, -0.489316970109940f, 0.602429866790771f, -0.489395678043365f,
+  0.602054476737976f, -0.489474087953568f, 0.601679027080536f, -0.489552229642868f,
+  0.601303517818451f, -0.489630073308945f, 0.600927948951721f, -0.489707618951797f,
+  0.600552320480347f, -0.489784896373749f, 0.600176632404327f, -0.489861875772476f,
+  0.599800884723663f, -0.489938557147980f, 0.599425077438354f, -0.490014940500259f,
+  0.599049210548401f, -0.490091055631638f, 0.598673284053802f, -0.490166902542114f,
+  0.598297297954559f, -0.490242421627045f, 0.597921252250671f, -0.490317672491074f,
+  0.597545146942139f, -0.490392625331879f, 0.597168982028961f, -0.490467309951782f,
+  0.596792817115784f, -0.490541696548462f, 0.596416532993317f, -0.490615785121918f,
+  0.596040189266205f, -0.490689605474472f, 0.595663845539093f, -0.490763127803802f,
+  0.595287382602692f, -0.490836352109909f, 0.594910860061646f, -0.490909278392792f,
+  0.594534337520599f, -0.490981936454773f, 0.594157755374908f, -0.491054296493530f,
+  0.593781054019928f, -0.491126358509064f, 0.593404352664948f, -0.491198152303696f,
+  0.593027591705322f, -0.491269648075104f, 0.592650771141052f, -0.491340845823288f,
+  0.592273890972137f, -0.491411775350571f, 0.591896951198578f, -0.491482406854630f,
+  0.591519951820374f, -0.491552740335464f, 0.591142892837524f, -0.491622805595398f,
+  0.590765833854675f, -0.491692543029785f, 0.590388655662537f, -0.491762012243271f,
+  0.590011477470398f, -0.491831213235855f, 0.589634180068970f, -0.491900116205215f,
+  0.589256882667542f, -0.491968721151352f, 0.588879525661469f, -0.492037028074265f,
+  0.588502109050751f, -0.492105036973953f, 0.588124632835388f, -0.492172777652740f,
+  0.587747097015381f, -0.492240220308304f, 0.587369561195374f, -0.492307394742966f,
+  0.586991965770721f, -0.492374241352081f, 0.586614251136780f, -0.492440819740295f,
+  0.586236536502838f, -0.492507129907608f, 0.585858762264252f, -0.492573112249374f,
+  0.585480928421021f, -0.492638826370239f, 0.585103094577789f, -0.492704242467880f,
+  0.584725141525269f, -0.492769360542297f, 0.584347188472748f, -0.492834210395813f,
+  0.583969175815582f, -0.492898762226105f, 0.583591103553772f, -0.492963016033173f,
+  0.583212971687317f, -0.493026971817017f, 0.582834780216217f, -0.493090659379959f,
+  0.582456588745117f, -0.493154048919678f, 0.582078278064728f, -0.493217140436172f,
+  0.581699967384338f, -0.493279963731766f, 0.581321597099304f, -0.493342459201813f,
+  0.580943167209625f, -0.493404686450958f, 0.580564737319946f, -0.493466645479202f,
+  0.580186247825623f, -0.493528276681900f, 0.579807698726654f, -0.493589639663696f,
+  0.579429090023041f, -0.493650704622269f, 0.579050421714783f, -0.493711471557617f,
+  0.578671753406525f, -0.493771970272064f, 0.578292965888977f, -0.493832170963287f,
+  0.577914178371429f, -0.493892073631287f, 0.577535390853882f, -0.493951678276062f,
+  0.577156484127045f, -0.494011014699936f, 0.576777577400208f, -0.494070053100586f,
+  0.576398611068726f, -0.494128793478012f, 0.576019585132599f, -0.494187235832214f,
+  0.575640499591827f, -0.494245409965515f, 0.575261414051056f, -0.494303256273270f,
+  0.574882268905640f, -0.494360834360123f, 0.574503064155579f, -0.494418144226074f,
+  0.574123859405518f, -0.494475126266479f, 0.573744535446167f, -0.494531840085983f,
+  0.573365211486816f, -0.494588255882263f, 0.572985887527466f, -0.494644373655319f,
+  0.572606444358826f, -0.494700223207474f, 0.572227001190186f, -0.494755744934082f,
+  0.571847498416901f, -0.494810998439789f, 0.571467995643616f, -0.494865983724594f,
+  0.571088373661041f, -0.494920641183853f, 0.570708811283112f, -0.494975030422211f,
+  0.570329129695892f, -0.495029091835022f, 0.569949388504028f, -0.495082914829254f,
+  0.569569647312164f, -0.495136409997940f, 0.569189906120300f, -0.495189607143402f,
+  0.568810045719147f, -0.495242536067963f, 0.568430185317993f, -0.495295166969299f,
+  0.568050265312195f, -0.495347499847412f, 0.567670345306396f, -0.495399564504623f,
+  0.567290365695953f, -0.495451331138611f, 0.566910326480865f, -0.495502769947052f,
+  0.566530287265778f, -0.495553970336914f, 0.566150128841400f, -0.495604842901230f,
+  0.565770030021667f, -0.495655417442322f, 0.565389811992645f, -0.495705723762512f,
+  0.565009593963623f, -0.495755732059479f, 0.564629375934601f, -0.495805442333221f,
+  0.564249038696289f, -0.495854884386063f, 0.563868701457977f, -0.495903998613358f,
+  0.563488364219666f, -0.495952844619751f, 0.563107967376709f, -0.496001392602921f,
+  0.562727510929108f, -0.496049642562866f, 0.562346994876862f, -0.496097624301910f,
+  0.561966478824615f, -0.496145308017731f, 0.561585903167725f, -0.496192663908005f,
+  0.561205327510834f, -0.496239781379700f, 0.560824692249298f, -0.496286571025848f,
+  0.560444056987762f, -0.496333062648773f, 0.560063362121582f, -0.496379286050797f,
+  0.559682607650757f, -0.496425211429596f, 0.559301853179932f, -0.496470838785172f,
+  0.558921039104462f, -0.496516168117523f, 0.558540165424347f, -0.496561229228973f,
+  0.558159291744232f, -0.496605962514877f, 0.557778418064117f, -0.496650427579880f,
+  0.557397484779358f, -0.496694594621658f, 0.557016491889954f, -0.496738493442535f,
+  0.556635499000549f, -0.496782064437866f, 0.556254446506500f, -0.496825367212296f,
+  0.555873334407806f, -0.496868371963501f, 0.555492222309113f, -0.496911078691483f,
+  0.555111110210419f, -0.496953487396240f, 0.554729938507080f, -0.496995598077774f,
+  0.554348707199097f, -0.497037440538406f, 0.553967475891113f, -0.497078984975815f,
+  0.553586184978485f, -0.497120231389999f, 0.553204894065857f, -0.497161179780960f,
+  0.552823603153229f, -0.497201830148697f, 0.552442193031311f, -0.497242212295532f,
+  0.552060842514038f, -0.497282296419144f, 0.551679372787476f, -0.497322082519531f,
+  0.551297962665558f, -0.497361570596695f, 0.550916433334351f, -0.497400760650635f,
+  0.550534904003143f, -0.497439652681351f, 0.550153374671936f, -0.497478276491165f,
+  0.549771785736084f, -0.497516602277756f, 0.549390196800232f, -0.497554630041122f,
+  0.549008548259735f, -0.497592359781265f, 0.548626899719238f, -0.497629791498184f,
+  0.548245191574097f, -0.497666954994202f, 0.547863483428955f, -0.497703820466995f,
+  0.547481775283813f, -0.497740387916565f, 0.547099947929382f, -0.497776657342911f,
+  0.546718180179596f, -0.497812628746033f, 0.546336352825165f, -0.497848302125931f,
+  0.545954465866089f, -0.497883707284927f, 0.545572578907013f, -0.497918814420700f,
+  0.545190691947937f, -0.497953623533249f, 0.544808745384216f, -0.497988134622574f,
+  0.544426798820496f, -0.498022347688675f, 0.544044792652130f, -0.498056292533875f,
+  0.543662786483765f, -0.498089909553528f, 0.543280720710754f, -0.498123258352280f,
+  0.542898654937744f, -0.498156309127808f, 0.542516589164734f, -0.498189061880112f,
+  0.542134463787079f, -0.498221516609192f, 0.541752278804779f, -0.498253703117371f,
+  0.541370153427124f, -0.498285561800003f, 0.540987968444824f, -0.498317152261734f,
+  0.540605723857880f, -0.498348444700241f, 0.540223479270935f, -0.498379439115524f,
+  0.539841234683990f, -0.498410135507584f, 0.539458930492401f, -0.498440563678741f,
+  0.539076626300812f, -0.498470664024353f, 0.538694262504578f, -0.498500496149063f,
+  0.538311958312988f, -0.498530030250549f, 0.537929534912109f, -0.498559266328812f,
+  0.537547171115875f, -0.498588204383850f, 0.537164747714996f, -0.498616874217987f,
+  0.536782264709473f, -0.498645216226578f, 0.536399841308594f, -0.498673290014267f,
+  0.536017298698425f, -0.498701065778732f, 0.535634815692902f, -0.498728543519974f,
+  0.535252273082733f, -0.498755723237991f, 0.534869730472565f, -0.498782604932785f,
+  0.534487187862396f, -0.498809218406677f, 0.534104585647583f, -0.498835533857346f,
+  0.533721983432770f, -0.498861521482468f, 0.533339321613312f, -0.498887240886688f,
+  0.532956659793854f, -0.498912662267685f, 0.532573997974396f, -0.498937815427780f,
+  0.532191336154938f, -0.498962640762329f, 0.531808614730835f, -0.498987197875977f,
+  0.531425893306732f, -0.499011427164078f, 0.531043112277985f, -0.499035388231277f,
+  0.530660390853882f, -0.499059051275253f, 0.530277609825134f, -0.499082416296005f,
+  0.529894769191742f, -0.499105513095856f, 0.529511988162994f, -0.499128282070160f,
+  0.529129147529602f, -0.499150782823563f, 0.528746306896210f, -0.499172955751419f,
+  0.528363406658173f, -0.499194860458374f, 0.527980506420136f, -0.499216467142105f,
+  0.527597606182098f, -0.499237775802612f, 0.527214705944061f, -0.499258816242218f,
+  0.526831746101379f, -0.499279528856277f, 0.526448845863342f, -0.499299973249435f,
+  0.526065826416016f, -0.499320119619370f, 0.525682866573334f, -0.499339967966080f,
+  0.525299847126007f, -0.499359518289566f, 0.524916887283325f, -0.499378770589828f,
+  0.524533808231354f, -0.499397724866867f, 0.524150788784027f, -0.499416410923004f,
+  0.523767769336700f, -0.499434769153595f, 0.523384690284729f, -0.499452859163284f,
+  0.523001611232758f, -0.499470651149750f, 0.522618472576141f, -0.499488145112991f,
+  0.522235393524170f, -0.499505341053009f, 0.521852254867554f, -0.499522238969803f,
+  0.521469116210938f, -0.499538868665695f, 0.521085977554321f, -0.499555170536041f,
+  0.520702838897705f, -0.499571204185486f, 0.520319640636444f, -0.499586939811707f,
+  0.519936442375183f, -0.499602377414703f, 0.519553244113922f, -0.499617516994476f,
+  0.519170045852661f, -0.499632388353348f, 0.518786847591400f, -0.499646931886673f,
+  0.518403589725494f, -0.499661177396774f, 0.518020391464233f, -0.499675154685974f,
+  0.517637133598328f, -0.499688833951950f, 0.517253875732422f, -0.499702215194702f,
+  0.516870558261871f, -0.499715298414230f, 0.516487300395966f, -0.499728083610535f,
+  0.516103982925415f, -0.499740600585938f, 0.515720725059509f, -0.499752789735794f,
+  0.515337407588959f, -0.499764710664749f, 0.514954090118408f, -0.499776333570480f,
+  0.514570772647858f, -0.499787658452988f, 0.514187395572662f, -0.499798685312271f,
+  0.513804078102112f, -0.499809414148331f, 0.513420701026917f, -0.499819844961166f,
+  0.513037383556366f, -0.499830007553101f, 0.512654006481171f, -0.499839842319489f,
+  0.512270629405975f, -0.499849408864975f, 0.511887252330780f, -0.499858677387238f,
+  0.511503815650940f, -0.499867647886276f, 0.511120438575745f, -0.499876320362091f,
+  0.510737061500549f, -0.499884694814682f, 0.510353624820709f, -0.499892801046371f,
+  0.509970188140869f, -0.499900579452515f, 0.509586811065674f, -0.499908089637756f,
+  0.509203374385834f, -0.499915301799774f, 0.508819937705994f, -0.499922215938568f,
+  0.508436501026154f, -0.499928832054138f, 0.508053064346313f, -0.499935150146484f,
+  0.507669627666473f, -0.499941170215607f, 0.507286131381989f, -0.499946922063828f,
+  0.506902694702148f, -0.499952346086502f, 0.506519258022308f, -0.499957501888275f,
+  0.506135761737823f, -0.499962359666824f, 0.505752325057983f, -0.499966919422150f,
+  0.505368828773499f, -0.499971181154251f, 0.504985332489014f, -0.499975144863129f,
+  0.504601895809174f, -0.499978810548782f, 0.504218399524689f, -0.499982208013535f,
+  0.503834903240204f, -0.499985307455063f, 0.503451406955719f, -0.499988079071045f,
+  0.503067970275879f, -0.499990582466125f, 0.502684473991394f, -0.499992787837982f,
+  0.502300977706909f, -0.499994695186615f, 0.501917481422424f, -0.499996334314346f,
+  0.501533985137939f, -0.499997645616531f, 0.501150488853455f, -0.499998688697815f,
+  0.500766992568970f, -0.499999403953552f, 0.500383496284485f, -0.499999850988388f,
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_REALCOEF_Q31)
+/**
+  @par
+  Generation fixed-point realCoefAQ31 array in Q31 format:
+  @par
+  n = 4096
+  <pre>for (i = 0; i < n; i++)
+  {
+     pATable[2 * i]     = 0.5 * ( 1.0 - sin (2 * PI / (double) (2 * n) * (double) i));
+     pATable[2 * i + 1] = 0.5 * (-1.0 * cos (2 * PI / (double) (2 * n) * (double) i));
+  }</pre>
+  @par
+  Convert to fixed point Q31 format
+      round(pATable[i] * pow(2, 31))
+*/
+const q31_t realCoefAQ31[8192] = {
+    (q31_t)0x40000000, (q31_t)0xc0000000, (q31_t)0x3ff36f02, (q31_t)0xc000013c,
+    (q31_t)0x3fe6de05, (q31_t)0xc00004ef, (q31_t)0x3fda4d09, (q31_t)0xc0000b1a,
+    (q31_t)0x3fcdbc0f, (q31_t)0xc00013bd, (q31_t)0x3fc12b16, (q31_t)0xc0001ed8,
+    (q31_t)0x3fb49a1f, (q31_t)0xc0002c6a, (q31_t)0x3fa8092c, (q31_t)0xc0003c74,
+    (q31_t)0x3f9b783c, (q31_t)0xc0004ef5, (q31_t)0x3f8ee750, (q31_t)0xc00063ee,
+    (q31_t)0x3f825668, (q31_t)0xc0007b5f, (q31_t)0x3f75c585, (q31_t)0xc0009547,
+    (q31_t)0x3f6934a8, (q31_t)0xc000b1a7, (q31_t)0x3f5ca3d0, (q31_t)0xc000d07e,
+    (q31_t)0x3f5012fe, (q31_t)0xc000f1ce, (q31_t)0x3f438234, (q31_t)0xc0011594,
+    (q31_t)0x3f36f170, (q31_t)0xc0013bd3, (q31_t)0x3f2a60b4, (q31_t)0xc0016489,
+    (q31_t)0x3f1dd001, (q31_t)0xc0018fb6, (q31_t)0x3f113f56, (q31_t)0xc001bd5c,
+    (q31_t)0x3f04aeb5, (q31_t)0xc001ed78, (q31_t)0x3ef81e1d, (q31_t)0xc002200d,
+    (q31_t)0x3eeb8d8f, (q31_t)0xc0025519, (q31_t)0x3edefd0c, (q31_t)0xc0028c9c,
+    (q31_t)0x3ed26c94, (q31_t)0xc002c697, (q31_t)0x3ec5dc28, (q31_t)0xc003030a,
+    (q31_t)0x3eb94bc8, (q31_t)0xc00341f4, (q31_t)0x3eacbb74, (q31_t)0xc0038356,
+    (q31_t)0x3ea02b2e, (q31_t)0xc003c72f, (q31_t)0x3e939af5, (q31_t)0xc0040d80,
+    (q31_t)0x3e870aca, (q31_t)0xc0045648, (q31_t)0x3e7a7aae, (q31_t)0xc004a188,
+    (q31_t)0x3e6deaa1, (q31_t)0xc004ef3f, (q31_t)0x3e615aa3, (q31_t)0xc0053f6e,
+    (q31_t)0x3e54cab5, (q31_t)0xc0059214, (q31_t)0x3e483ad8, (q31_t)0xc005e731,
+    (q31_t)0x3e3bab0b, (q31_t)0xc0063ec6, (q31_t)0x3e2f1b50, (q31_t)0xc00698d3,
+    (q31_t)0x3e228ba7, (q31_t)0xc006f556, (q31_t)0x3e15fc11, (q31_t)0xc0075452,
+    (q31_t)0x3e096c8d, (q31_t)0xc007b5c4, (q31_t)0x3dfcdd1d, (q31_t)0xc00819ae,
+    (q31_t)0x3df04dc0, (q31_t)0xc008800f, (q31_t)0x3de3be78, (q31_t)0xc008e8e8,
+    (q31_t)0x3dd72f45, (q31_t)0xc0095438, (q31_t)0x3dcaa027, (q31_t)0xc009c1ff,
+    (q31_t)0x3dbe111e, (q31_t)0xc00a323d, (q31_t)0x3db1822c, (q31_t)0xc00aa4f3,
+    (q31_t)0x3da4f351, (q31_t)0xc00b1a20, (q31_t)0x3d98648d, (q31_t)0xc00b91c4,
+    (q31_t)0x3d8bd5e1, (q31_t)0xc00c0be0, (q31_t)0x3d7f474d, (q31_t)0xc00c8872,
+    (q31_t)0x3d72b8d2, (q31_t)0xc00d077c, (q31_t)0x3d662a70, (q31_t)0xc00d88fd,
+    (q31_t)0x3d599c28, (q31_t)0xc00e0cf5, (q31_t)0x3d4d0df9, (q31_t)0xc00e9364,
+    (q31_t)0x3d407fe6, (q31_t)0xc00f1c4a, (q31_t)0x3d33f1ed, (q31_t)0xc00fa7a8,
+    (q31_t)0x3d276410, (q31_t)0xc010357c, (q31_t)0x3d1ad650, (q31_t)0xc010c5c7,
+    (q31_t)0x3d0e48ab, (q31_t)0xc011588a, (q31_t)0x3d01bb24, (q31_t)0xc011edc3,
+    (q31_t)0x3cf52dbb, (q31_t)0xc0128574, (q31_t)0x3ce8a06f, (q31_t)0xc0131f9b,
+    (q31_t)0x3cdc1342, (q31_t)0xc013bc39, (q31_t)0x3ccf8634, (q31_t)0xc0145b4e,
+    (q31_t)0x3cc2f945, (q31_t)0xc014fcda, (q31_t)0x3cb66c77, (q31_t)0xc015a0dd,
+    (q31_t)0x3ca9dfc8, (q31_t)0xc0164757, (q31_t)0x3c9d533b, (q31_t)0xc016f047,
+    (q31_t)0x3c90c6cf, (q31_t)0xc0179bae, (q31_t)0x3c843a85, (q31_t)0xc018498c,
+    (q31_t)0x3c77ae5e, (q31_t)0xc018f9e1, (q31_t)0x3c6b2259, (q31_t)0xc019acac,
+    (q31_t)0x3c5e9678, (q31_t)0xc01a61ee, (q31_t)0x3c520aba, (q31_t)0xc01b19a7,
+    (q31_t)0x3c457f21, (q31_t)0xc01bd3d6, (q31_t)0x3c38f3ac, (q31_t)0xc01c907c,
+    (q31_t)0x3c2c685d, (q31_t)0xc01d4f99, (q31_t)0x3c1fdd34, (q31_t)0xc01e112b,
+    (q31_t)0x3c135231, (q31_t)0xc01ed535, (q31_t)0x3c06c754, (q31_t)0xc01f9bb5,
+    (q31_t)0x3bfa3c9f, (q31_t)0xc02064ab, (q31_t)0x3bedb212, (q31_t)0xc0213018,
+    (q31_t)0x3be127ac, (q31_t)0xc021fdfb, (q31_t)0x3bd49d70, (q31_t)0xc022ce54,
+    (q31_t)0x3bc8135c, (q31_t)0xc023a124, (q31_t)0x3bbb8973, (q31_t)0xc024766a,
+    (q31_t)0x3baeffb3, (q31_t)0xc0254e27, (q31_t)0x3ba2761e, (q31_t)0xc0262859,
+    (q31_t)0x3b95ecb4, (q31_t)0xc0270502, (q31_t)0x3b896375, (q31_t)0xc027e421,
+    (q31_t)0x3b7cda63, (q31_t)0xc028c5b6, (q31_t)0x3b70517d, (q31_t)0xc029a9c1,
+    (q31_t)0x3b63c8c4, (q31_t)0xc02a9042, (q31_t)0x3b574039, (q31_t)0xc02b7939,
+    (q31_t)0x3b4ab7db, (q31_t)0xc02c64a6, (q31_t)0x3b3e2fac, (q31_t)0xc02d5289,
+    (q31_t)0x3b31a7ac, (q31_t)0xc02e42e2, (q31_t)0x3b251fdc, (q31_t)0xc02f35b1,
+    (q31_t)0x3b18983b, (q31_t)0xc0302af5, (q31_t)0x3b0c10cb, (q31_t)0xc03122b0,
+    (q31_t)0x3aff898c, (q31_t)0xc0321ce0, (q31_t)0x3af3027e, (q31_t)0xc0331986,
+    (q31_t)0x3ae67ba2, (q31_t)0xc03418a2, (q31_t)0x3ad9f4f8, (q31_t)0xc0351a33,
+    (q31_t)0x3acd6e81, (q31_t)0xc0361e3a, (q31_t)0x3ac0e83d, (q31_t)0xc03724b6,
+    (q31_t)0x3ab4622d, (q31_t)0xc0382da8, (q31_t)0x3aa7dc52, (q31_t)0xc0393910,
+    (q31_t)0x3a9b56ab, (q31_t)0xc03a46ed, (q31_t)0x3a8ed139, (q31_t)0xc03b573f,
+    (q31_t)0x3a824bfd, (q31_t)0xc03c6a07, (q31_t)0x3a75c6f8, (q31_t)0xc03d7f44,
+    (q31_t)0x3a694229, (q31_t)0xc03e96f6, (q31_t)0x3a5cbd91, (q31_t)0xc03fb11d,
+    (q31_t)0x3a503930, (q31_t)0xc040cdba, (q31_t)0x3a43b508, (q31_t)0xc041eccc,
+    (q31_t)0x3a373119, (q31_t)0xc0430e53, (q31_t)0x3a2aad62, (q31_t)0xc044324f,
+    (q31_t)0x3a1e29e5, (q31_t)0xc04558c0, (q31_t)0x3a11a6a3, (q31_t)0xc04681a6,
+    (q31_t)0x3a05239a, (q31_t)0xc047ad01, (q31_t)0x39f8a0cd, (q31_t)0xc048dad1,
+    (q31_t)0x39ec1e3b, (q31_t)0xc04a0b16, (q31_t)0x39df9be6, (q31_t)0xc04b3dcf,
+    (q31_t)0x39d319cc, (q31_t)0xc04c72fe, (q31_t)0x39c697f0, (q31_t)0xc04daaa1,
+    (q31_t)0x39ba1651, (q31_t)0xc04ee4b8, (q31_t)0x39ad94f0, (q31_t)0xc0502145,
+    (q31_t)0x39a113cd, (q31_t)0xc0516045, (q31_t)0x399492ea, (q31_t)0xc052a1bb,
+    (q31_t)0x39881245, (q31_t)0xc053e5a5, (q31_t)0x397b91e1, (q31_t)0xc0552c03,
+    (q31_t)0x396f11bc, (q31_t)0xc05674d6, (q31_t)0x396291d9, (q31_t)0xc057c01d,
+    (q31_t)0x39561237, (q31_t)0xc0590dd8, (q31_t)0x394992d7, (q31_t)0xc05a5e07,
+    (q31_t)0x393d13b8, (q31_t)0xc05bb0ab, (q31_t)0x393094dd, (q31_t)0xc05d05c3,
+    (q31_t)0x39241645, (q31_t)0xc05e5d4e, (q31_t)0x391797f0, (q31_t)0xc05fb74e,
+    (q31_t)0x390b19e0, (q31_t)0xc06113c2, (q31_t)0x38fe9c15, (q31_t)0xc06272aa,
+    (q31_t)0x38f21e8e, (q31_t)0xc063d405, (q31_t)0x38e5a14d, (q31_t)0xc06537d4,
+    (q31_t)0x38d92452, (q31_t)0xc0669e18, (q31_t)0x38cca79e, (q31_t)0xc06806ce,
+    (q31_t)0x38c02b31, (q31_t)0xc06971f9, (q31_t)0x38b3af0c, (q31_t)0xc06adf97,
+    (q31_t)0x38a7332e, (q31_t)0xc06c4fa8, (q31_t)0x389ab799, (q31_t)0xc06dc22e,
+    (q31_t)0x388e3c4d, (q31_t)0xc06f3726, (q31_t)0x3881c14b, (q31_t)0xc070ae92,
+    (q31_t)0x38754692, (q31_t)0xc0722871, (q31_t)0x3868cc24, (q31_t)0xc073a4c3,
+    (q31_t)0x385c5201, (q31_t)0xc0752389, (q31_t)0x384fd829, (q31_t)0xc076a4c2,
+    (q31_t)0x38435e9d, (q31_t)0xc078286e, (q31_t)0x3836e55d, (q31_t)0xc079ae8c,
+    (q31_t)0x382a6c6a, (q31_t)0xc07b371e, (q31_t)0x381df3c5, (q31_t)0xc07cc223,
+    (q31_t)0x38117b6d, (q31_t)0xc07e4f9b, (q31_t)0x38050364, (q31_t)0xc07fdf85,
+    (q31_t)0x37f88ba9, (q31_t)0xc08171e2, (q31_t)0x37ec143e, (q31_t)0xc08306b2,
+    (q31_t)0x37df9d22, (q31_t)0xc0849df4, (q31_t)0x37d32657, (q31_t)0xc08637a9,
+    (q31_t)0x37c6afdc, (q31_t)0xc087d3d0, (q31_t)0x37ba39b3, (q31_t)0xc089726a,
+    (q31_t)0x37adc3db, (q31_t)0xc08b1376, (q31_t)0x37a14e55, (q31_t)0xc08cb6f5,
+    (q31_t)0x3794d922, (q31_t)0xc08e5ce5, (q31_t)0x37886442, (q31_t)0xc0900548,
+    (q31_t)0x377befb5, (q31_t)0xc091b01d, (q31_t)0x376f7b7d, (q31_t)0xc0935d64,
+    (q31_t)0x37630799, (q31_t)0xc0950d1d, (q31_t)0x3756940a, (q31_t)0xc096bf48,
+    (q31_t)0x374a20d0, (q31_t)0xc09873e4, (q31_t)0x373daded, (q31_t)0xc09a2af3,
+    (q31_t)0x37313b60, (q31_t)0xc09be473, (q31_t)0x3724c92a, (q31_t)0xc09da065,
+    (q31_t)0x3718574b, (q31_t)0xc09f5ec8, (q31_t)0x370be5c4, (q31_t)0xc0a11f9d,
+    (q31_t)0x36ff7496, (q31_t)0xc0a2e2e3, (q31_t)0x36f303c0, (q31_t)0xc0a4a89b,
+    (q31_t)0x36e69344, (q31_t)0xc0a670c4, (q31_t)0x36da2321, (q31_t)0xc0a83b5e,
+    (q31_t)0x36cdb359, (q31_t)0xc0aa086a, (q31_t)0x36c143ec, (q31_t)0xc0abd7e6,
+    (q31_t)0x36b4d4d9, (q31_t)0xc0ada9d4, (q31_t)0x36a86623, (q31_t)0xc0af7e33,
+    (q31_t)0x369bf7c9, (q31_t)0xc0b15502, (q31_t)0x368f89cb, (q31_t)0xc0b32e42,
+    (q31_t)0x36831c2b, (q31_t)0xc0b509f3, (q31_t)0x3676aee8, (q31_t)0xc0b6e815,
+    (q31_t)0x366a4203, (q31_t)0xc0b8c8a7, (q31_t)0x365dd57d, (q31_t)0xc0baabaa,
+    (q31_t)0x36516956, (q31_t)0xc0bc911d, (q31_t)0x3644fd8f, (q31_t)0xc0be7901,
+    (q31_t)0x36389228, (q31_t)0xc0c06355, (q31_t)0x362c2721, (q31_t)0xc0c25019,
+    (q31_t)0x361fbc7b, (q31_t)0xc0c43f4d, (q31_t)0x36135237, (q31_t)0xc0c630f2,
+    (q31_t)0x3606e854, (q31_t)0xc0c82506, (q31_t)0x35fa7ed4, (q31_t)0xc0ca1b8a,
+    (q31_t)0x35ee15b7, (q31_t)0xc0cc147f, (q31_t)0x35e1acfd, (q31_t)0xc0ce0fe3,
+    (q31_t)0x35d544a7, (q31_t)0xc0d00db6, (q31_t)0x35c8dcb6, (q31_t)0xc0d20dfa,
+    (q31_t)0x35bc7529, (q31_t)0xc0d410ad, (q31_t)0x35b00e02, (q31_t)0xc0d615cf,
+    (q31_t)0x35a3a740, (q31_t)0xc0d81d61, (q31_t)0x359740e5, (q31_t)0xc0da2762,
+    (q31_t)0x358adaf0, (q31_t)0xc0dc33d2, (q31_t)0x357e7563, (q31_t)0xc0de42b2,
+    (q31_t)0x3572103d, (q31_t)0xc0e05401, (q31_t)0x3565ab80, (q31_t)0xc0e267be,
+    (q31_t)0x3559472b, (q31_t)0xc0e47deb, (q31_t)0x354ce33f, (q31_t)0xc0e69686,
+    (q31_t)0x35407fbd, (q31_t)0xc0e8b190, (q31_t)0x35341ca5, (q31_t)0xc0eacf09,
+    (q31_t)0x3527b9f7, (q31_t)0xc0eceef1, (q31_t)0x351b57b5, (q31_t)0xc0ef1147,
+    (q31_t)0x350ef5de, (q31_t)0xc0f1360b, (q31_t)0x35029473, (q31_t)0xc0f35d3e,
+    (q31_t)0x34f63374, (q31_t)0xc0f586df, (q31_t)0x34e9d2e3, (q31_t)0xc0f7b2ee,
+    (q31_t)0x34dd72be, (q31_t)0xc0f9e16b, (q31_t)0x34d11308, (q31_t)0xc0fc1257,
+    (q31_t)0x34c4b3c0, (q31_t)0xc0fe45b0, (q31_t)0x34b854e7, (q31_t)0xc1007b77,
+    (q31_t)0x34abf67e, (q31_t)0xc102b3ac, (q31_t)0x349f9884, (q31_t)0xc104ee4f,
+    (q31_t)0x34933afa, (q31_t)0xc1072b5f, (q31_t)0x3486dde1, (q31_t)0xc1096add,
+    (q31_t)0x347a8139, (q31_t)0xc10bacc8, (q31_t)0x346e2504, (q31_t)0xc10df120,
+    (q31_t)0x3461c940, (q31_t)0xc11037e6, (q31_t)0x34556def, (q31_t)0xc1128119,
+    (q31_t)0x34491311, (q31_t)0xc114ccb9, (q31_t)0x343cb8a7, (q31_t)0xc1171ac6,
+    (q31_t)0x34305eb0, (q31_t)0xc1196b3f, (q31_t)0x3424052f, (q31_t)0xc11bbe26,
+    (q31_t)0x3417ac22, (q31_t)0xc11e1379, (q31_t)0x340b538b, (q31_t)0xc1206b39,
+    (q31_t)0x33fefb6a, (q31_t)0xc122c566, (q31_t)0x33f2a3bf, (q31_t)0xc12521ff,
+    (q31_t)0x33e64c8c, (q31_t)0xc1278104, (q31_t)0x33d9f5cf, (q31_t)0xc129e276,
+    (q31_t)0x33cd9f8b, (q31_t)0xc12c4653, (q31_t)0x33c149bf, (q31_t)0xc12eac9d,
+    (q31_t)0x33b4f46c, (q31_t)0xc1311553, (q31_t)0x33a89f92, (q31_t)0xc1338075,
+    (q31_t)0x339c4b32, (q31_t)0xc135ee02, (q31_t)0x338ff74d, (q31_t)0xc1385dfb,
+    (q31_t)0x3383a3e2, (q31_t)0xc13ad060, (q31_t)0x337750f2, (q31_t)0xc13d4530,
+    (q31_t)0x336afe7e, (q31_t)0xc13fbc6c, (q31_t)0x335eac86, (q31_t)0xc1423613,
+    (q31_t)0x33525b0b, (q31_t)0xc144b225, (q31_t)0x33460a0d, (q31_t)0xc14730a3,
+    (q31_t)0x3339b98d, (q31_t)0xc149b18b, (q31_t)0x332d698a, (q31_t)0xc14c34df,
+    (q31_t)0x33211a07, (q31_t)0xc14eba9d, (q31_t)0x3314cb02, (q31_t)0xc15142c6,
+    (q31_t)0x33087c7d, (q31_t)0xc153cd5a, (q31_t)0x32fc2e77, (q31_t)0xc1565a58,
+    (q31_t)0x32efe0f2, (q31_t)0xc158e9c1, (q31_t)0x32e393ef, (q31_t)0xc15b7b94,
+    (q31_t)0x32d7476c, (q31_t)0xc15e0fd1, (q31_t)0x32cafb6b, (q31_t)0xc160a678,
+    (q31_t)0x32beafed, (q31_t)0xc1633f8a, (q31_t)0x32b264f2, (q31_t)0xc165db05,
+    (q31_t)0x32a61a7a, (q31_t)0xc16878eb, (q31_t)0x3299d085, (q31_t)0xc16b193a,
+    (q31_t)0x328d8715, (q31_t)0xc16dbbf3, (q31_t)0x32813e2a, (q31_t)0xc1706115,
+    (q31_t)0x3274f5c3, (q31_t)0xc17308a1, (q31_t)0x3268ade3, (q31_t)0xc175b296,
+    (q31_t)0x325c6688, (q31_t)0xc1785ef4, (q31_t)0x32501fb5, (q31_t)0xc17b0dbb,
+    (q31_t)0x3243d968, (q31_t)0xc17dbeec, (q31_t)0x323793a3, (q31_t)0xc1807285,
+    (q31_t)0x322b4e66, (q31_t)0xc1832888, (q31_t)0x321f09b1, (q31_t)0xc185e0f3,
+    (q31_t)0x3212c585, (q31_t)0xc1889bc6, (q31_t)0x320681e3, (q31_t)0xc18b5903,
+    (q31_t)0x31fa3ecb, (q31_t)0xc18e18a7, (q31_t)0x31edfc3d, (q31_t)0xc190dab4,
+    (q31_t)0x31e1ba3a, (q31_t)0xc1939f29, (q31_t)0x31d578c2, (q31_t)0xc1966606,
+    (q31_t)0x31c937d6, (q31_t)0xc1992f4c, (q31_t)0x31bcf777, (q31_t)0xc19bfaf9,
+    (q31_t)0x31b0b7a4, (q31_t)0xc19ec90d, (q31_t)0x31a4785e, (q31_t)0xc1a1998a,
+    (q31_t)0x319839a6, (q31_t)0xc1a46c6e, (q31_t)0x318bfb7d, (q31_t)0xc1a741b9,
+    (q31_t)0x317fbde2, (q31_t)0xc1aa196c, (q31_t)0x317380d6, (q31_t)0xc1acf386,
+    (q31_t)0x31674459, (q31_t)0xc1afd007, (q31_t)0x315b086d, (q31_t)0xc1b2aef0,
+    (q31_t)0x314ecd11, (q31_t)0xc1b5903f, (q31_t)0x31429247, (q31_t)0xc1b873f5,
+    (q31_t)0x3136580d, (q31_t)0xc1bb5a11, (q31_t)0x312a1e66, (q31_t)0xc1be4294,
+    (q31_t)0x311de551, (q31_t)0xc1c12d7e, (q31_t)0x3111accf, (q31_t)0xc1c41ace,
+    (q31_t)0x310574e0, (q31_t)0xc1c70a84, (q31_t)0x30f93d86, (q31_t)0xc1c9fca0,
+    (q31_t)0x30ed06bf, (q31_t)0xc1ccf122, (q31_t)0x30e0d08d, (q31_t)0xc1cfe80a,
+    (q31_t)0x30d49af1, (q31_t)0xc1d2e158, (q31_t)0x30c865ea, (q31_t)0xc1d5dd0c,
+    (q31_t)0x30bc317a, (q31_t)0xc1d8db25, (q31_t)0x30affda0, (q31_t)0xc1dbdba3,
+    (q31_t)0x30a3ca5d, (q31_t)0xc1dede87, (q31_t)0x309797b2, (q31_t)0xc1e1e3d0,
+    (q31_t)0x308b659f, (q31_t)0xc1e4eb7e, (q31_t)0x307f3424, (q31_t)0xc1e7f591,
+    (q31_t)0x30730342, (q31_t)0xc1eb0209, (q31_t)0x3066d2fa, (q31_t)0xc1ee10e5,
+    (q31_t)0x305aa34c, (q31_t)0xc1f12227, (q31_t)0x304e7438, (q31_t)0xc1f435cc,
+    (q31_t)0x304245c0, (q31_t)0xc1f74bd6, (q31_t)0x303617e2, (q31_t)0xc1fa6445,
+    (q31_t)0x3029eaa1, (q31_t)0xc1fd7f17, (q31_t)0x301dbdfb, (q31_t)0xc2009c4e,
+    (q31_t)0x301191f3, (q31_t)0xc203bbe8, (q31_t)0x30056687, (q31_t)0xc206dde6,
+    (q31_t)0x2ff93bba, (q31_t)0xc20a0248, (q31_t)0x2fed118a, (q31_t)0xc20d290d,
+    (q31_t)0x2fe0e7f9, (q31_t)0xc2105236, (q31_t)0x2fd4bf08, (q31_t)0xc2137dc2,
+    (q31_t)0x2fc896b5, (q31_t)0xc216abb1, (q31_t)0x2fbc6f03, (q31_t)0xc219dc03,
+    (q31_t)0x2fb047f2, (q31_t)0xc21d0eb8, (q31_t)0x2fa42181, (q31_t)0xc22043d0,
+    (q31_t)0x2f97fbb2, (q31_t)0xc2237b4b, (q31_t)0x2f8bd685, (q31_t)0xc226b528,
+    (q31_t)0x2f7fb1fa, (q31_t)0xc229f167, (q31_t)0x2f738e12, (q31_t)0xc22d3009,
+    (q31_t)0x2f676ace, (q31_t)0xc230710d, (q31_t)0x2f5b482d, (q31_t)0xc233b473,
+    (q31_t)0x2f4f2630, (q31_t)0xc236fa3b, (q31_t)0x2f4304d8, (q31_t)0xc23a4265,
+    (q31_t)0x2f36e426, (q31_t)0xc23d8cf1, (q31_t)0x2f2ac419, (q31_t)0xc240d9de,
+    (q31_t)0x2f1ea4b2, (q31_t)0xc244292c, (q31_t)0x2f1285f2, (q31_t)0xc2477adc,
+    (q31_t)0x2f0667d9, (q31_t)0xc24aceed, (q31_t)0x2efa4a67, (q31_t)0xc24e255e,
+    (q31_t)0x2eee2d9d, (q31_t)0xc2517e31, (q31_t)0x2ee2117c, (q31_t)0xc254d965,
+    (q31_t)0x2ed5f604, (q31_t)0xc25836f9, (q31_t)0x2ec9db35, (q31_t)0xc25b96ee,
+    (q31_t)0x2ebdc110, (q31_t)0xc25ef943, (q31_t)0x2eb1a796, (q31_t)0xc2625df8,
+    (q31_t)0x2ea58ec6, (q31_t)0xc265c50e, (q31_t)0x2e9976a1, (q31_t)0xc2692e83,
+    (q31_t)0x2e8d5f29, (q31_t)0xc26c9a58, (q31_t)0x2e81485c, (q31_t)0xc270088e,
+    (q31_t)0x2e75323c, (q31_t)0xc2737922, (q31_t)0x2e691cc9, (q31_t)0xc276ec16,
+    (q31_t)0x2e5d0804, (q31_t)0xc27a616a, (q31_t)0x2e50f3ed, (q31_t)0xc27dd91c,
+    (q31_t)0x2e44e084, (q31_t)0xc281532e, (q31_t)0x2e38cdcb, (q31_t)0xc284cf9f,
+    (q31_t)0x2e2cbbc1, (q31_t)0xc2884e6e, (q31_t)0x2e20aa67, (q31_t)0xc28bcf9c,
+    (q31_t)0x2e1499bd, (q31_t)0xc28f5329, (q31_t)0x2e0889c4, (q31_t)0xc292d914,
+    (q31_t)0x2dfc7a7c, (q31_t)0xc296615d, (q31_t)0x2df06be6, (q31_t)0xc299ec05,
+    (q31_t)0x2de45e03, (q31_t)0xc29d790a, (q31_t)0x2dd850d2, (q31_t)0xc2a1086d,
+    (q31_t)0x2dcc4454, (q31_t)0xc2a49a2e, (q31_t)0x2dc0388a, (q31_t)0xc2a82e4d,
+    (q31_t)0x2db42d74, (q31_t)0xc2abc4c9, (q31_t)0x2da82313, (q31_t)0xc2af5da2,
+    (q31_t)0x2d9c1967, (q31_t)0xc2b2f8d8, (q31_t)0x2d901070, (q31_t)0xc2b6966c,
+    (q31_t)0x2d84082f, (q31_t)0xc2ba365c, (q31_t)0x2d7800a5, (q31_t)0xc2bdd8a9,
+    (q31_t)0x2d6bf9d1, (q31_t)0xc2c17d52, (q31_t)0x2d5ff3b5, (q31_t)0xc2c52459,
+    (q31_t)0x2d53ee51, (q31_t)0xc2c8cdbb, (q31_t)0x2d47e9a5, (q31_t)0xc2cc7979,
+    (q31_t)0x2d3be5b1, (q31_t)0xc2d02794, (q31_t)0x2d2fe277, (q31_t)0xc2d3d80a,
+    (q31_t)0x2d23dff7, (q31_t)0xc2d78add, (q31_t)0x2d17de31, (q31_t)0xc2db400a,
+    (q31_t)0x2d0bdd25, (q31_t)0xc2def794, (q31_t)0x2cffdcd4, (q31_t)0xc2e2b178,
+    (q31_t)0x2cf3dd3f, (q31_t)0xc2e66db8, (q31_t)0x2ce7de66, (q31_t)0xc2ea2c53,
+    (q31_t)0x2cdbe04a, (q31_t)0xc2eded49, (q31_t)0x2ccfe2ea, (q31_t)0xc2f1b099,
+    (q31_t)0x2cc3e648, (q31_t)0xc2f57644, (q31_t)0x2cb7ea63, (q31_t)0xc2f93e4a,
+    (q31_t)0x2cabef3d, (q31_t)0xc2fd08a9, (q31_t)0x2c9ff4d6, (q31_t)0xc300d563,
+    (q31_t)0x2c93fb2e, (q31_t)0xc304a477, (q31_t)0x2c880245, (q31_t)0xc30875e5,
+    (q31_t)0x2c7c0a1d, (q31_t)0xc30c49ad, (q31_t)0x2c7012b5, (q31_t)0xc3101fce,
+    (q31_t)0x2c641c0e, (q31_t)0xc313f848, (q31_t)0x2c582629, (q31_t)0xc317d31c,
+    (q31_t)0x2c4c3106, (q31_t)0xc31bb049, (q31_t)0x2c403ca5, (q31_t)0xc31f8fcf,
+    (q31_t)0x2c344908, (q31_t)0xc32371ae, (q31_t)0x2c28562d, (q31_t)0xc32755e5,
+    (q31_t)0x2c1c6417, (q31_t)0xc32b3c75, (q31_t)0x2c1072c4, (q31_t)0xc32f255e,
+    (q31_t)0x2c048237, (q31_t)0xc333109e, (q31_t)0x2bf8926f, (q31_t)0xc336fe37,
+    (q31_t)0x2beca36c, (q31_t)0xc33aee27, (q31_t)0x2be0b52f, (q31_t)0xc33ee070,
+    (q31_t)0x2bd4c7ba, (q31_t)0xc342d510, (q31_t)0x2bc8db0b, (q31_t)0xc346cc07,
+    (q31_t)0x2bbcef23, (q31_t)0xc34ac556, (q31_t)0x2bb10404, (q31_t)0xc34ec0fc,
+    (q31_t)0x2ba519ad, (q31_t)0xc352bef9, (q31_t)0x2b99301f, (q31_t)0xc356bf4d,
+    (q31_t)0x2b8d475b, (q31_t)0xc35ac1f7, (q31_t)0x2b815f60, (q31_t)0xc35ec6f8,
+    (q31_t)0x2b75782f, (q31_t)0xc362ce50, (q31_t)0x2b6991ca, (q31_t)0xc366d7fd,
+    (q31_t)0x2b5dac2f, (q31_t)0xc36ae401, (q31_t)0x2b51c760, (q31_t)0xc36ef25b,
+    (q31_t)0x2b45e35d, (q31_t)0xc373030a, (q31_t)0x2b3a0027, (q31_t)0xc377160f,
+    (q31_t)0x2b2e1dbe, (q31_t)0xc37b2b6a, (q31_t)0x2b223c22, (q31_t)0xc37f4319,
+    (q31_t)0x2b165b54, (q31_t)0xc3835d1e, (q31_t)0x2b0a7b54, (q31_t)0xc3877978,
+    (q31_t)0x2afe9c24, (q31_t)0xc38b9827, (q31_t)0x2af2bdc3, (q31_t)0xc38fb92a,
+    (q31_t)0x2ae6e031, (q31_t)0xc393dc82, (q31_t)0x2adb0370, (q31_t)0xc398022f,
+    (q31_t)0x2acf277f, (q31_t)0xc39c2a2f, (q31_t)0x2ac34c60, (q31_t)0xc3a05484,
+    (q31_t)0x2ab77212, (q31_t)0xc3a4812c, (q31_t)0x2aab9896, (q31_t)0xc3a8b028,
+    (q31_t)0x2a9fbfed, (q31_t)0xc3ace178, (q31_t)0x2a93e817, (q31_t)0xc3b1151b,
+    (q31_t)0x2a881114, (q31_t)0xc3b54b11, (q31_t)0x2a7c3ae5, (q31_t)0xc3b9835a,
+    (q31_t)0x2a70658a, (q31_t)0xc3bdbdf6, (q31_t)0x2a649105, (q31_t)0xc3c1fae5,
+    (q31_t)0x2a58bd54, (q31_t)0xc3c63a26, (q31_t)0x2a4cea79, (q31_t)0xc3ca7bba,
+    (q31_t)0x2a411874, (q31_t)0xc3cebfa0, (q31_t)0x2a354746, (q31_t)0xc3d305d8,
+    (q31_t)0x2a2976ef, (q31_t)0xc3d74e62, (q31_t)0x2a1da770, (q31_t)0xc3db993e,
+    (q31_t)0x2a11d8c8, (q31_t)0xc3dfe66c, (q31_t)0x2a060af9, (q31_t)0xc3e435ea,
+    (q31_t)0x29fa3e03, (q31_t)0xc3e887bb, (q31_t)0x29ee71e6, (q31_t)0xc3ecdbdc,
+    (q31_t)0x29e2a6a3, (q31_t)0xc3f1324e, (q31_t)0x29d6dc3b, (q31_t)0xc3f58b10,
+    (q31_t)0x29cb12ad, (q31_t)0xc3f9e624, (q31_t)0x29bf49fa, (q31_t)0xc3fe4388,
+    (q31_t)0x29b38223, (q31_t)0xc402a33c, (q31_t)0x29a7bb28, (q31_t)0xc4070540,
+    (q31_t)0x299bf509, (q31_t)0xc40b6994, (q31_t)0x29902fc7, (q31_t)0xc40fd037,
+    (q31_t)0x29846b63, (q31_t)0xc414392b, (q31_t)0x2978a7dd, (q31_t)0xc418a46d,
+    (q31_t)0x296ce535, (q31_t)0xc41d11ff, (q31_t)0x2961236c, (q31_t)0xc42181e0,
+    (q31_t)0x29556282, (q31_t)0xc425f410, (q31_t)0x2949a278, (q31_t)0xc42a688f,
+    (q31_t)0x293de34e, (q31_t)0xc42edf5c, (q31_t)0x29322505, (q31_t)0xc4335877,
+    (q31_t)0x2926679c, (q31_t)0xc437d3e1, (q31_t)0x291aab16, (q31_t)0xc43c5199,
+    (q31_t)0x290eef71, (q31_t)0xc440d19e, (q31_t)0x290334af, (q31_t)0xc44553f2,
+    (q31_t)0x28f77acf, (q31_t)0xc449d892, (q31_t)0x28ebc1d3, (q31_t)0xc44e5f80,
+    (q31_t)0x28e009ba, (q31_t)0xc452e8bc, (q31_t)0x28d45286, (q31_t)0xc4577444,
+    (q31_t)0x28c89c37, (q31_t)0xc45c0219, (q31_t)0x28bce6cd, (q31_t)0xc460923b,
+    (q31_t)0x28b13248, (q31_t)0xc46524a9, (q31_t)0x28a57ea9, (q31_t)0xc469b963,
+    (q31_t)0x2899cbf1, (q31_t)0xc46e5069, (q31_t)0x288e1a20, (q31_t)0xc472e9bc,
+    (q31_t)0x28826936, (q31_t)0xc477855a, (q31_t)0x2876b934, (q31_t)0xc47c2344,
+    (q31_t)0x286b0a1a, (q31_t)0xc480c379, (q31_t)0x285f5be9, (q31_t)0xc48565f9,
+    (q31_t)0x2853aea1, (q31_t)0xc48a0ac4, (q31_t)0x28480243, (q31_t)0xc48eb1db,
+    (q31_t)0x283c56cf, (q31_t)0xc4935b3c, (q31_t)0x2830ac45, (q31_t)0xc49806e7,
+    (q31_t)0x282502a7, (q31_t)0xc49cb4dd, (q31_t)0x281959f4, (q31_t)0xc4a1651c,
+    (q31_t)0x280db22d, (q31_t)0xc4a617a6, (q31_t)0x28020b52, (q31_t)0xc4aacc7a,
+    (q31_t)0x27f66564, (q31_t)0xc4af8397, (q31_t)0x27eac063, (q31_t)0xc4b43cfd,
+    (q31_t)0x27df1c50, (q31_t)0xc4b8f8ad, (q31_t)0x27d3792b, (q31_t)0xc4bdb6a6,
+    (q31_t)0x27c7d6f4, (q31_t)0xc4c276e8, (q31_t)0x27bc35ad, (q31_t)0xc4c73972,
+    (q31_t)0x27b09555, (q31_t)0xc4cbfe45, (q31_t)0x27a4f5ed, (q31_t)0xc4d0c560,
+    (q31_t)0x27995776, (q31_t)0xc4d58ec3, (q31_t)0x278db9ef, (q31_t)0xc4da5a6f,
+    (q31_t)0x27821d59, (q31_t)0xc4df2862, (q31_t)0x277681b6, (q31_t)0xc4e3f89c,
+    (q31_t)0x276ae704, (q31_t)0xc4e8cb1e, (q31_t)0x275f4d45, (q31_t)0xc4ed9fe7,
+    (q31_t)0x2753b479, (q31_t)0xc4f276f7, (q31_t)0x27481ca1, (q31_t)0xc4f7504e,
+    (q31_t)0x273c85bc, (q31_t)0xc4fc2bec, (q31_t)0x2730efcc, (q31_t)0xc50109d0,
+    (q31_t)0x27255ad1, (q31_t)0xc505e9fb, (q31_t)0x2719c6cb, (q31_t)0xc50acc6b,
+    (q31_t)0x270e33bb, (q31_t)0xc50fb121, (q31_t)0x2702a1a1, (q31_t)0xc514981d,
+    (q31_t)0x26f7107e, (q31_t)0xc519815f, (q31_t)0x26eb8052, (q31_t)0xc51e6ce6,
+    (q31_t)0x26dff11d, (q31_t)0xc5235ab2, (q31_t)0x26d462e1, (q31_t)0xc5284ac3,
+    (q31_t)0x26c8d59c, (q31_t)0xc52d3d18, (q31_t)0x26bd4951, (q31_t)0xc53231b3,
+    (q31_t)0x26b1bdff, (q31_t)0xc5372891, (q31_t)0x26a633a6, (q31_t)0xc53c21b4,
+    (q31_t)0x269aaa48, (q31_t)0xc5411d1b, (q31_t)0x268f21e5, (q31_t)0xc5461ac6,
+    (q31_t)0x26839a7c, (q31_t)0xc54b1ab4, (q31_t)0x26781410, (q31_t)0xc5501ce5,
+    (q31_t)0x266c8e9f, (q31_t)0xc555215a, (q31_t)0x26610a2a, (q31_t)0xc55a2812,
+    (q31_t)0x265586b3, (q31_t)0xc55f310d, (q31_t)0x264a0438, (q31_t)0xc5643c4a,
+    (q31_t)0x263e82bc, (q31_t)0xc56949ca, (q31_t)0x2633023e, (q31_t)0xc56e598c,
+    (q31_t)0x262782be, (q31_t)0xc5736b90, (q31_t)0x261c043d, (q31_t)0xc5787fd6,
+    (q31_t)0x261086bc, (q31_t)0xc57d965d, (q31_t)0x26050a3b, (q31_t)0xc582af26,
+    (q31_t)0x25f98ebb, (q31_t)0xc587ca31, (q31_t)0x25ee143b, (q31_t)0xc58ce77c,
+    (q31_t)0x25e29abc, (q31_t)0xc5920708, (q31_t)0x25d72240, (q31_t)0xc59728d5,
+    (q31_t)0x25cbaac5, (q31_t)0xc59c4ce3, (q31_t)0x25c0344d, (q31_t)0xc5a17330,
+    (q31_t)0x25b4bed8, (q31_t)0xc5a69bbe, (q31_t)0x25a94a67, (q31_t)0xc5abc68c,
+    (q31_t)0x259dd6f9, (q31_t)0xc5b0f399, (q31_t)0x25926490, (q31_t)0xc5b622e6,
+    (q31_t)0x2586f32c, (q31_t)0xc5bb5472, (q31_t)0x257b82cd, (q31_t)0xc5c0883d,
+    (q31_t)0x25701374, (q31_t)0xc5c5be47, (q31_t)0x2564a521, (q31_t)0xc5caf690,
+    (q31_t)0x255937d5, (q31_t)0xc5d03118, (q31_t)0x254dcb8f, (q31_t)0xc5d56ddd,
+    (q31_t)0x25426051, (q31_t)0xc5daace1, (q31_t)0x2536f61b, (q31_t)0xc5dfee22,
+    (q31_t)0x252b8cee, (q31_t)0xc5e531a1, (q31_t)0x252024c9, (q31_t)0xc5ea775e,
+    (q31_t)0x2514bdad, (q31_t)0xc5efbf58, (q31_t)0x2509579b, (q31_t)0xc5f5098f,
+    (q31_t)0x24fdf294, (q31_t)0xc5fa5603, (q31_t)0x24f28e96, (q31_t)0xc5ffa4b3,
+    (q31_t)0x24e72ba4, (q31_t)0xc604f5a0, (q31_t)0x24dbc9bd, (q31_t)0xc60a48c9,
+    (q31_t)0x24d068e2, (q31_t)0xc60f9e2e, (q31_t)0x24c50914, (q31_t)0xc614f5cf,
+    (q31_t)0x24b9aa52, (q31_t)0xc61a4fac, (q31_t)0x24ae4c9d, (q31_t)0xc61fabc4,
+    (q31_t)0x24a2eff6, (q31_t)0xc6250a18, (q31_t)0x2497945d, (q31_t)0xc62a6aa6,
+    (q31_t)0x248c39d3, (q31_t)0xc62fcd6f, (q31_t)0x2480e057, (q31_t)0xc6353273,
+    (q31_t)0x247587eb, (q31_t)0xc63a99b1, (q31_t)0x246a308f, (q31_t)0xc6400329,
+    (q31_t)0x245eda43, (q31_t)0xc6456edb, (q31_t)0x24538507, (q31_t)0xc64adcc7,
+    (q31_t)0x244830dd, (q31_t)0xc6504ced, (q31_t)0x243cddc4, (q31_t)0xc655bf4c,
+    (q31_t)0x24318bbe, (q31_t)0xc65b33e4, (q31_t)0x24263ac9, (q31_t)0xc660aab5,
+    (q31_t)0x241aeae8, (q31_t)0xc66623be, (q31_t)0x240f9c1a, (q31_t)0xc66b9f01,
+    (q31_t)0x24044e60, (q31_t)0xc6711c7b, (q31_t)0x23f901ba, (q31_t)0xc6769c2e,
+    (q31_t)0x23edb628, (q31_t)0xc67c1e18, (q31_t)0x23e26bac, (q31_t)0xc681a23a,
+    (q31_t)0x23d72245, (q31_t)0xc6872894, (q31_t)0x23cbd9f4, (q31_t)0xc68cb124,
+    (q31_t)0x23c092b9, (q31_t)0xc6923bec, (q31_t)0x23b54c95, (q31_t)0xc697c8eb,
+    (q31_t)0x23aa0788, (q31_t)0xc69d5820, (q31_t)0x239ec393, (q31_t)0xc6a2e98b,
+    (q31_t)0x239380b6, (q31_t)0xc6a87d2d, (q31_t)0x23883ef2, (q31_t)0xc6ae1304,
+    (q31_t)0x237cfe47, (q31_t)0xc6b3ab12, (q31_t)0x2371beb5, (q31_t)0xc6b94554,
+    (q31_t)0x2366803c, (q31_t)0xc6bee1cd, (q31_t)0x235b42df, (q31_t)0xc6c4807a,
+    (q31_t)0x2350069b, (q31_t)0xc6ca215c, (q31_t)0x2344cb73, (q31_t)0xc6cfc472,
+    (q31_t)0x23399167, (q31_t)0xc6d569be, (q31_t)0x232e5876, (q31_t)0xc6db113d,
+    (q31_t)0x232320a2, (q31_t)0xc6e0baf0, (q31_t)0x2317e9eb, (q31_t)0xc6e666d7,
+    (q31_t)0x230cb451, (q31_t)0xc6ec14f2, (q31_t)0x23017fd5, (q31_t)0xc6f1c540,
+    (q31_t)0x22f64c77, (q31_t)0xc6f777c1, (q31_t)0x22eb1a37, (q31_t)0xc6fd2c75,
+    (q31_t)0x22dfe917, (q31_t)0xc702e35c, (q31_t)0x22d4b916, (q31_t)0xc7089c75,
+    (q31_t)0x22c98a35, (q31_t)0xc70e57c0, (q31_t)0x22be5c74, (q31_t)0xc714153e,
+    (q31_t)0x22b32fd4, (q31_t)0xc719d4ed, (q31_t)0x22a80456, (q31_t)0xc71f96ce,
+    (q31_t)0x229cd9f8, (q31_t)0xc7255ae0, (q31_t)0x2291b0bd, (q31_t)0xc72b2123,
+    (q31_t)0x228688a4, (q31_t)0xc730e997, (q31_t)0x227b61af, (q31_t)0xc736b43c,
+    (q31_t)0x22703bdc, (q31_t)0xc73c8111, (q31_t)0x2265172e, (q31_t)0xc7425016,
+    (q31_t)0x2259f3a3, (q31_t)0xc748214c, (q31_t)0x224ed13d, (q31_t)0xc74df4b1,
+    (q31_t)0x2243affc, (q31_t)0xc753ca46, (q31_t)0x22388fe1, (q31_t)0xc759a20a,
+    (q31_t)0x222d70eb, (q31_t)0xc75f7bfe, (q31_t)0x2222531c, (q31_t)0xc7655820,
+    (q31_t)0x22173674, (q31_t)0xc76b3671, (q31_t)0x220c1af3, (q31_t)0xc77116f0,
+    (q31_t)0x22010099, (q31_t)0xc776f99d, (q31_t)0x21f5e768, (q31_t)0xc77cde79,
+    (q31_t)0x21eacf5f, (q31_t)0xc782c582, (q31_t)0x21dfb87f, (q31_t)0xc788aeb9,
+    (q31_t)0x21d4a2c8, (q31_t)0xc78e9a1d, (q31_t)0x21c98e3b, (q31_t)0xc79487ae,
+    (q31_t)0x21be7ad8, (q31_t)0xc79a776c, (q31_t)0x21b368a0, (q31_t)0xc7a06957,
+    (q31_t)0x21a85793, (q31_t)0xc7a65d6e, (q31_t)0x219d47b1, (q31_t)0xc7ac53b1,
+    (q31_t)0x219238fb, (q31_t)0xc7b24c20, (q31_t)0x21872b72, (q31_t)0xc7b846ba,
+    (q31_t)0x217c1f15, (q31_t)0xc7be4381, (q31_t)0x217113e5, (q31_t)0xc7c44272,
+    (q31_t)0x216609e3, (q31_t)0xc7ca438f, (q31_t)0x215b0110, (q31_t)0xc7d046d6,
+    (q31_t)0x214ff96a, (q31_t)0xc7d64c47, (q31_t)0x2144f2f3, (q31_t)0xc7dc53e3,
+    (q31_t)0x2139edac, (q31_t)0xc7e25daa, (q31_t)0x212ee995, (q31_t)0xc7e8699a,
+    (q31_t)0x2123e6ad, (q31_t)0xc7ee77b3, (q31_t)0x2118e4f6, (q31_t)0xc7f487f6,
+    (q31_t)0x210de470, (q31_t)0xc7fa9a62, (q31_t)0x2102e51c, (q31_t)0xc800aef7,
+    (q31_t)0x20f7e6f9, (q31_t)0xc806c5b5, (q31_t)0x20ecea09, (q31_t)0xc80cde9b,
+    (q31_t)0x20e1ee4b, (q31_t)0xc812f9a9, (q31_t)0x20d6f3c1, (q31_t)0xc81916df,
+    (q31_t)0x20cbfa6a, (q31_t)0xc81f363d, (q31_t)0x20c10247, (q31_t)0xc82557c3,
+    (q31_t)0x20b60b58, (q31_t)0xc82b7b70, (q31_t)0x20ab159e, (q31_t)0xc831a143,
+    (q31_t)0x20a0211a, (q31_t)0xc837c93e, (q31_t)0x20952dcb, (q31_t)0xc83df35f,
+    (q31_t)0x208a3bb2, (q31_t)0xc8441fa6, (q31_t)0x207f4acf, (q31_t)0xc84a4e14,
+    (q31_t)0x20745b24, (q31_t)0xc8507ea7, (q31_t)0x20696cb0, (q31_t)0xc856b160,
+    (q31_t)0x205e7f74, (q31_t)0xc85ce63e, (q31_t)0x2053936f, (q31_t)0xc8631d42,
+    (q31_t)0x2048a8a4, (q31_t)0xc869566a, (q31_t)0x203dbf11, (q31_t)0xc86f91b7,
+    (q31_t)0x2032d6b8, (q31_t)0xc875cf28, (q31_t)0x2027ef99, (q31_t)0xc87c0ebd,
+    (q31_t)0x201d09b4, (q31_t)0xc8825077, (q31_t)0x2012250a, (q31_t)0xc8889454,
+    (q31_t)0x2007419b, (q31_t)0xc88eda54, (q31_t)0x1ffc5f67, (q31_t)0xc8952278,
+    (q31_t)0x1ff17e70, (q31_t)0xc89b6cbf, (q31_t)0x1fe69eb4, (q31_t)0xc8a1b928,
+    (q31_t)0x1fdbc036, (q31_t)0xc8a807b4, (q31_t)0x1fd0e2f5, (q31_t)0xc8ae5862,
+    (q31_t)0x1fc606f1, (q31_t)0xc8b4ab32, (q31_t)0x1fbb2c2c, (q31_t)0xc8bb0023,
+    (q31_t)0x1fb052a5, (q31_t)0xc8c15736, (q31_t)0x1fa57a5d, (q31_t)0xc8c7b06b,
+    (q31_t)0x1f9aa354, (q31_t)0xc8ce0bc0, (q31_t)0x1f8fcd8b, (q31_t)0xc8d46936,
+    (q31_t)0x1f84f902, (q31_t)0xc8dac8cd, (q31_t)0x1f7a25ba, (q31_t)0xc8e12a84,
+    (q31_t)0x1f6f53b3, (q31_t)0xc8e78e5b, (q31_t)0x1f6482ed, (q31_t)0xc8edf452,
+    (q31_t)0x1f59b369, (q31_t)0xc8f45c68, (q31_t)0x1f4ee527, (q31_t)0xc8fac69e,
+    (q31_t)0x1f441828, (q31_t)0xc90132f2, (q31_t)0x1f394c6b, (q31_t)0xc907a166,
+    (q31_t)0x1f2e81f3, (q31_t)0xc90e11f7, (q31_t)0x1f23b8be, (q31_t)0xc91484a8,
+    (q31_t)0x1f18f0ce, (q31_t)0xc91af976, (q31_t)0x1f0e2a22, (q31_t)0xc9217062,
+    (q31_t)0x1f0364bc, (q31_t)0xc927e96b, (q31_t)0x1ef8a09b, (q31_t)0xc92e6492,
+    (q31_t)0x1eedddc0, (q31_t)0xc934e1d6, (q31_t)0x1ee31c2b, (q31_t)0xc93b6137,
+    (q31_t)0x1ed85bdd, (q31_t)0xc941e2b4, (q31_t)0x1ecd9cd7, (q31_t)0xc948664d,
+    (q31_t)0x1ec2df18, (q31_t)0xc94eec03, (q31_t)0x1eb822a1, (q31_t)0xc95573d4,
+    (q31_t)0x1ead6773, (q31_t)0xc95bfdc1, (q31_t)0x1ea2ad8d, (q31_t)0xc96289c9,
+    (q31_t)0x1e97f4f1, (q31_t)0xc96917ec, (q31_t)0x1e8d3d9e, (q31_t)0xc96fa82a,
+    (q31_t)0x1e828796, (q31_t)0xc9763a83, (q31_t)0x1e77d2d8, (q31_t)0xc97ccef5,
+    (q31_t)0x1e6d1f65, (q31_t)0xc9836582, (q31_t)0x1e626d3e, (q31_t)0xc989fe29,
+    (q31_t)0x1e57bc62, (q31_t)0xc99098e9, (q31_t)0x1e4d0cd2, (q31_t)0xc99735c2,
+    (q31_t)0x1e425e8f, (q31_t)0xc99dd4b4, (q31_t)0x1e37b199, (q31_t)0xc9a475bf,
+    (q31_t)0x1e2d05f1, (q31_t)0xc9ab18e3, (q31_t)0x1e225b96, (q31_t)0xc9b1be1e,
+    (q31_t)0x1e17b28a, (q31_t)0xc9b86572, (q31_t)0x1e0d0acc, (q31_t)0xc9bf0edd,
+    (q31_t)0x1e02645d, (q31_t)0xc9c5ba60, (q31_t)0x1df7bf3e, (q31_t)0xc9cc67fa,
+    (q31_t)0x1ded1b6e, (q31_t)0xc9d317ab, (q31_t)0x1de278ef, (q31_t)0xc9d9c973,
+    (q31_t)0x1dd7d7c1, (q31_t)0xc9e07d51, (q31_t)0x1dcd37e4, (q31_t)0xc9e73346,
+    (q31_t)0x1dc29958, (q31_t)0xc9edeb50, (q31_t)0x1db7fc1e, (q31_t)0xc9f4a570,
+    (q31_t)0x1dad6036, (q31_t)0xc9fb61a5, (q31_t)0x1da2c5a2, (q31_t)0xca021fef,
+    (q31_t)0x1d982c60, (q31_t)0xca08e04f, (q31_t)0x1d8d9472, (q31_t)0xca0fa2c3,
+    (q31_t)0x1d82fdd8, (q31_t)0xca16674b, (q31_t)0x1d786892, (q31_t)0xca1d2de7,
+    (q31_t)0x1d6dd4a2, (q31_t)0xca23f698, (q31_t)0x1d634206, (q31_t)0xca2ac15b,
+    (q31_t)0x1d58b0c0, (q31_t)0xca318e32, (q31_t)0x1d4e20d0, (q31_t)0xca385d1d,
+    (q31_t)0x1d439236, (q31_t)0xca3f2e19, (q31_t)0x1d3904f4, (q31_t)0xca460129,
+    (q31_t)0x1d2e7908, (q31_t)0xca4cd64b, (q31_t)0x1d23ee74, (q31_t)0xca53ad7e,
+    (q31_t)0x1d196538, (q31_t)0xca5a86c4, (q31_t)0x1d0edd55, (q31_t)0xca61621b,
+    (q31_t)0x1d0456ca, (q31_t)0xca683f83, (q31_t)0x1cf9d199, (q31_t)0xca6f1efc,
+    (q31_t)0x1cef4dc2, (q31_t)0xca760086, (q31_t)0x1ce4cb44, (q31_t)0xca7ce420,
+    (q31_t)0x1cda4a21, (q31_t)0xca83c9ca, (q31_t)0x1ccfca59, (q31_t)0xca8ab184,
+    (q31_t)0x1cc54bec, (q31_t)0xca919b4e, (q31_t)0x1cbacedb, (q31_t)0xca988727,
+    (q31_t)0x1cb05326, (q31_t)0xca9f750f, (q31_t)0x1ca5d8cd, (q31_t)0xcaa66506,
+    (q31_t)0x1c9b5fd2, (q31_t)0xcaad570c, (q31_t)0x1c90e834, (q31_t)0xcab44b1f,
+    (q31_t)0x1c8671f3, (q31_t)0xcabb4141, (q31_t)0x1c7bfd11, (q31_t)0xcac23971,
+    (q31_t)0x1c71898d, (q31_t)0xcac933ae, (q31_t)0x1c671768, (q31_t)0xcad02ff8,
+    (q31_t)0x1c5ca6a2, (q31_t)0xcad72e4f, (q31_t)0x1c52373c, (q31_t)0xcade2eb3,
+    (q31_t)0x1c47c936, (q31_t)0xcae53123, (q31_t)0x1c3d5c91, (q31_t)0xcaec35a0,
+    (q31_t)0x1c32f14d, (q31_t)0xcaf33c28, (q31_t)0x1c28876a, (q31_t)0xcafa44bc,
+    (q31_t)0x1c1e1ee9, (q31_t)0xcb014f5b, (q31_t)0x1c13b7c9, (q31_t)0xcb085c05,
+    (q31_t)0x1c09520d, (q31_t)0xcb0f6aba, (q31_t)0x1bfeedb3, (q31_t)0xcb167b79,
+    (q31_t)0x1bf48abd, (q31_t)0xcb1d8e43, (q31_t)0x1bea292b, (q31_t)0xcb24a316,
+    (q31_t)0x1bdfc8fc, (q31_t)0xcb2bb9f4, (q31_t)0x1bd56a32, (q31_t)0xcb32d2da,
+    (q31_t)0x1bcb0cce, (q31_t)0xcb39edca, (q31_t)0x1bc0b0ce, (q31_t)0xcb410ac3,
+    (q31_t)0x1bb65634, (q31_t)0xcb4829c4, (q31_t)0x1babfd01, (q31_t)0xcb4f4acd,
+    (q31_t)0x1ba1a534, (q31_t)0xcb566ddf, (q31_t)0x1b974ece, (q31_t)0xcb5d92f8,
+    (q31_t)0x1b8cf9cf, (q31_t)0xcb64ba19, (q31_t)0x1b82a638, (q31_t)0xcb6be341,
+    (q31_t)0x1b785409, (q31_t)0xcb730e70, (q31_t)0x1b6e0342, (q31_t)0xcb7a3ba5,
+    (q31_t)0x1b63b3e5, (q31_t)0xcb816ae1, (q31_t)0x1b5965f1, (q31_t)0xcb889c23,
+    (q31_t)0x1b4f1967, (q31_t)0xcb8fcf6b, (q31_t)0x1b44ce46, (q31_t)0xcb9704b9,
+    (q31_t)0x1b3a8491, (q31_t)0xcb9e3c0b, (q31_t)0x1b303c46, (q31_t)0xcba57563,
+    (q31_t)0x1b25f566, (q31_t)0xcbacb0bf, (q31_t)0x1b1baff2, (q31_t)0xcbb3ee20,
+    (q31_t)0x1b116beb, (q31_t)0xcbbb2d85, (q31_t)0x1b072950, (q31_t)0xcbc26eee,
+    (q31_t)0x1afce821, (q31_t)0xcbc9b25a, (q31_t)0x1af2a860, (q31_t)0xcbd0f7ca,
+    (q31_t)0x1ae86a0d, (q31_t)0xcbd83f3d, (q31_t)0x1ade2d28, (q31_t)0xcbdf88b3,
+    (q31_t)0x1ad3f1b1, (q31_t)0xcbe6d42b, (q31_t)0x1ac9b7a9, (q31_t)0xcbee21a5,
+    (q31_t)0x1abf7f11, (q31_t)0xcbf57121, (q31_t)0x1ab547e8, (q31_t)0xcbfcc29f,
+    (q31_t)0x1aab122f, (q31_t)0xcc04161e, (q31_t)0x1aa0dde7, (q31_t)0xcc0b6b9e,
+    (q31_t)0x1a96ab0f, (q31_t)0xcc12c31f, (q31_t)0x1a8c79a9, (q31_t)0xcc1a1ca0,
+    (q31_t)0x1a8249b4, (q31_t)0xcc217822, (q31_t)0x1a781b31, (q31_t)0xcc28d5a3,
+    (q31_t)0x1a6dee21, (q31_t)0xcc303524, (q31_t)0x1a63c284, (q31_t)0xcc3796a5,
+    (q31_t)0x1a599859, (q31_t)0xcc3efa25, (q31_t)0x1a4f6fa3, (q31_t)0xcc465fa3,
+    (q31_t)0x1a454860, (q31_t)0xcc4dc720, (q31_t)0x1a3b2292, (q31_t)0xcc55309b,
+    (q31_t)0x1a30fe38, (q31_t)0xcc5c9c14, (q31_t)0x1a26db54, (q31_t)0xcc64098b,
+    (q31_t)0x1a1cb9e5, (q31_t)0xcc6b78ff, (q31_t)0x1a1299ec, (q31_t)0xcc72ea70,
+    (q31_t)0x1a087b69, (q31_t)0xcc7a5dde, (q31_t)0x19fe5e5e, (q31_t)0xcc81d349,
+    (q31_t)0x19f442c9, (q31_t)0xcc894aaf, (q31_t)0x19ea28ac, (q31_t)0xcc90c412,
+    (q31_t)0x19e01006, (q31_t)0xcc983f70, (q31_t)0x19d5f8d9, (q31_t)0xcc9fbcca,
+    (q31_t)0x19cbe325, (q31_t)0xcca73c1e, (q31_t)0x19c1cee9, (q31_t)0xccaebd6e,
+    (q31_t)0x19b7bc27, (q31_t)0xccb640b8, (q31_t)0x19adaadf, (q31_t)0xccbdc5fc,
+    (q31_t)0x19a39b11, (q31_t)0xccc54d3a, (q31_t)0x19998cbe, (q31_t)0xccccd671,
+    (q31_t)0x198f7fe6, (q31_t)0xccd461a2, (q31_t)0x19857489, (q31_t)0xccdbeecc,
+    (q31_t)0x197b6aa8, (q31_t)0xcce37def, (q31_t)0x19716243, (q31_t)0xcceb0f0a,
+    (q31_t)0x19675b5a, (q31_t)0xccf2a21d, (q31_t)0x195d55ef, (q31_t)0xccfa3729,
+    (q31_t)0x19535201, (q31_t)0xcd01ce2b, (q31_t)0x19494f90, (q31_t)0xcd096725,
+    (q31_t)0x193f4e9e, (q31_t)0xcd110216, (q31_t)0x19354f2a, (q31_t)0xcd189efe,
+    (q31_t)0x192b5135, (q31_t)0xcd203ddc, (q31_t)0x192154bf, (q31_t)0xcd27deb0,
+    (q31_t)0x191759c9, (q31_t)0xcd2f817b, (q31_t)0x190d6053, (q31_t)0xcd37263a,
+    (q31_t)0x1903685d, (q31_t)0xcd3eccef, (q31_t)0x18f971e8, (q31_t)0xcd467599,
+    (q31_t)0x18ef7cf4, (q31_t)0xcd4e2037, (q31_t)0x18e58982, (q31_t)0xcd55ccca,
+    (q31_t)0x18db9792, (q31_t)0xcd5d7b50, (q31_t)0x18d1a724, (q31_t)0xcd652bcb,
+    (q31_t)0x18c7b838, (q31_t)0xcd6cde39, (q31_t)0x18bdcad0, (q31_t)0xcd74929a,
+    (q31_t)0x18b3deeb, (q31_t)0xcd7c48ee, (q31_t)0x18a9f48a, (q31_t)0xcd840134,
+    (q31_t)0x18a00bae, (q31_t)0xcd8bbb6d, (q31_t)0x18962456, (q31_t)0xcd937798,
+    (q31_t)0x188c3e83, (q31_t)0xcd9b35b4, (q31_t)0x18825a35, (q31_t)0xcda2f5c2,
+    (q31_t)0x1878776d, (q31_t)0xcdaab7c0, (q31_t)0x186e962b, (q31_t)0xcdb27bb0,
+    (q31_t)0x1864b670, (q31_t)0xcdba4190, (q31_t)0x185ad83c, (q31_t)0xcdc20960,
+    (q31_t)0x1850fb8e, (q31_t)0xcdc9d320, (q31_t)0x18472069, (q31_t)0xcdd19ed0,
+    (q31_t)0x183d46cc, (q31_t)0xcdd96c6f, (q31_t)0x18336eb7, (q31_t)0xcde13bfd,
+    (q31_t)0x1829982b, (q31_t)0xcde90d79, (q31_t)0x181fc328, (q31_t)0xcdf0e0e4,
+    (q31_t)0x1815efae, (q31_t)0xcdf8b63d, (q31_t)0x180c1dbf, (q31_t)0xce008d84,
+    (q31_t)0x18024d59, (q31_t)0xce0866b8, (q31_t)0x17f87e7f, (q31_t)0xce1041d9,
+    (q31_t)0x17eeb130, (q31_t)0xce181ee8, (q31_t)0x17e4e56c, (q31_t)0xce1ffde2,
+    (q31_t)0x17db1b34, (q31_t)0xce27dec9, (q31_t)0x17d15288, (q31_t)0xce2fc19c,
+    (q31_t)0x17c78b68, (q31_t)0xce37a65b, (q31_t)0x17bdc5d6, (q31_t)0xce3f8d05,
+    (q31_t)0x17b401d1, (q31_t)0xce47759a, (q31_t)0x17aa3f5a, (q31_t)0xce4f6019,
+    (q31_t)0x17a07e70, (q31_t)0xce574c84, (q31_t)0x1796bf16, (q31_t)0xce5f3ad8,
+    (q31_t)0x178d014a, (q31_t)0xce672b16, (q31_t)0x1783450d, (q31_t)0xce6f1d3d,
+    (q31_t)0x17798a60, (q31_t)0xce77114e, (q31_t)0x176fd143, (q31_t)0xce7f0748,
+    (q31_t)0x176619b6, (q31_t)0xce86ff2a, (q31_t)0x175c63ba, (q31_t)0xce8ef8f4,
+    (q31_t)0x1752af4f, (q31_t)0xce96f4a7, (q31_t)0x1748fc75, (q31_t)0xce9ef241,
+    (q31_t)0x173f4b2e, (q31_t)0xcea6f1c2, (q31_t)0x17359b78, (q31_t)0xceaef32b,
+    (q31_t)0x172bed55, (q31_t)0xceb6f67a, (q31_t)0x172240c5, (q31_t)0xcebefbb0,
+    (q31_t)0x171895c9, (q31_t)0xcec702cb, (q31_t)0x170eec60, (q31_t)0xcecf0bcd,
+    (q31_t)0x1705448b, (q31_t)0xced716b4, (q31_t)0x16fb9e4b, (q31_t)0xcedf2380,
+    (q31_t)0x16f1f99f, (q31_t)0xcee73231, (q31_t)0x16e85689, (q31_t)0xceef42c7,
+    (q31_t)0x16deb508, (q31_t)0xcef75541, (q31_t)0x16d5151d, (q31_t)0xceff699f,
+    (q31_t)0x16cb76c9, (q31_t)0xcf077fe1, (q31_t)0x16c1da0b, (q31_t)0xcf0f9805,
+    (q31_t)0x16b83ee4, (q31_t)0xcf17b20d, (q31_t)0x16aea555, (q31_t)0xcf1fcdf8,
+    (q31_t)0x16a50d5d, (q31_t)0xcf27ebc5, (q31_t)0x169b76fe, (q31_t)0xcf300b74,
+    (q31_t)0x1691e237, (q31_t)0xcf382d05, (q31_t)0x16884f09, (q31_t)0xcf405077,
+    (q31_t)0x167ebd74, (q31_t)0xcf4875ca, (q31_t)0x16752d79, (q31_t)0xcf509cfe,
+    (q31_t)0x166b9f18, (q31_t)0xcf58c613, (q31_t)0x16621251, (q31_t)0xcf60f108,
+    (q31_t)0x16588725, (q31_t)0xcf691ddd, (q31_t)0x164efd94, (q31_t)0xcf714c91,
+    (q31_t)0x1645759f, (q31_t)0xcf797d24, (q31_t)0x163bef46, (q31_t)0xcf81af97,
+    (q31_t)0x16326a88, (q31_t)0xcf89e3e8, (q31_t)0x1628e767, (q31_t)0xcf921a17,
+    (q31_t)0x161f65e4, (q31_t)0xcf9a5225, (q31_t)0x1615e5fd, (q31_t)0xcfa28c10,
+    (q31_t)0x160c67b4, (q31_t)0xcfaac7d8, (q31_t)0x1602eb0a, (q31_t)0xcfb3057d,
+    (q31_t)0x15f96ffd, (q31_t)0xcfbb4500, (q31_t)0x15eff690, (q31_t)0xcfc3865e,
+    (q31_t)0x15e67ec1, (q31_t)0xcfcbc999, (q31_t)0x15dd0892, (q31_t)0xcfd40eaf,
+    (q31_t)0x15d39403, (q31_t)0xcfdc55a1, (q31_t)0x15ca2115, (q31_t)0xcfe49e6d,
+    (q31_t)0x15c0afc6, (q31_t)0xcfece915, (q31_t)0x15b74019, (q31_t)0xcff53597,
+    (q31_t)0x15add20d, (q31_t)0xcffd83f4, (q31_t)0x15a465a3, (q31_t)0xd005d42a,
+    (q31_t)0x159afadb, (q31_t)0xd00e2639, (q31_t)0x159191b5, (q31_t)0xd0167a22,
+    (q31_t)0x15882a32, (q31_t)0xd01ecfe4, (q31_t)0x157ec452, (q31_t)0xd027277e,
+    (q31_t)0x15756016, (q31_t)0xd02f80f1, (q31_t)0x156bfd7d, (q31_t)0xd037dc3b,
+    (q31_t)0x15629c89, (q31_t)0xd040395d, (q31_t)0x15593d3a, (q31_t)0xd0489856,
+    (q31_t)0x154fdf8f, (q31_t)0xd050f926, (q31_t)0x15468389, (q31_t)0xd0595bcd,
+    (q31_t)0x153d292a, (q31_t)0xd061c04a, (q31_t)0x1533d070, (q31_t)0xd06a269d,
+    (q31_t)0x152a795d, (q31_t)0xd0728ec6, (q31_t)0x152123f0, (q31_t)0xd07af8c4,
+    (q31_t)0x1517d02b, (q31_t)0xd0836497, (q31_t)0x150e7e0d, (q31_t)0xd08bd23f,
+    (q31_t)0x15052d97, (q31_t)0xd09441bb, (q31_t)0x14fbdec9, (q31_t)0xd09cb30b,
+    (q31_t)0x14f291a4, (q31_t)0xd0a5262f, (q31_t)0x14e94627, (q31_t)0xd0ad9b26,
+    (q31_t)0x14dffc54, (q31_t)0xd0b611f1, (q31_t)0x14d6b42b, (q31_t)0xd0be8a8d,
+    (q31_t)0x14cd6dab, (q31_t)0xd0c704fd, (q31_t)0x14c428d6, (q31_t)0xd0cf813e,
+    (q31_t)0x14bae5ab, (q31_t)0xd0d7ff51, (q31_t)0x14b1a42c, (q31_t)0xd0e07f36,
+    (q31_t)0x14a86458, (q31_t)0xd0e900ec, (q31_t)0x149f2630, (q31_t)0xd0f18472,
+    (q31_t)0x1495e9b3, (q31_t)0xd0fa09c9, (q31_t)0x148caee4, (q31_t)0xd10290f0,
+    (q31_t)0x148375c1, (q31_t)0xd10b19e7, (q31_t)0x147a3e4b, (q31_t)0xd113a4ad,
+    (q31_t)0x14710883, (q31_t)0xd11c3142, (q31_t)0x1467d469, (q31_t)0xd124bfa6,
+    (q31_t)0x145ea1fd, (q31_t)0xd12d4fd9, (q31_t)0x14557140, (q31_t)0xd135e1d9,
+    (q31_t)0x144c4232, (q31_t)0xd13e75a8, (q31_t)0x144314d3, (q31_t)0xd1470b44,
+    (q31_t)0x1439e923, (q31_t)0xd14fa2ad, (q31_t)0x1430bf24, (q31_t)0xd1583be2,
+    (q31_t)0x142796d5, (q31_t)0xd160d6e5, (q31_t)0x141e7037, (q31_t)0xd16973b3,
+    (q31_t)0x14154b4a, (q31_t)0xd172124d, (q31_t)0x140c280e, (q31_t)0xd17ab2b3,
+    (q31_t)0x14030684, (q31_t)0xd18354e4, (q31_t)0x13f9e6ad, (q31_t)0xd18bf8e0,
+    (q31_t)0x13f0c887, (q31_t)0xd1949ea6, (q31_t)0x13e7ac15, (q31_t)0xd19d4636,
+    (q31_t)0x13de9156, (q31_t)0xd1a5ef90, (q31_t)0x13d5784a, (q31_t)0xd1ae9ab4,
+    (q31_t)0x13cc60f2, (q31_t)0xd1b747a0, (q31_t)0x13c34b4f, (q31_t)0xd1bff656,
+    (q31_t)0x13ba3760, (q31_t)0xd1c8a6d4, (q31_t)0x13b12526, (q31_t)0xd1d1591a,
+    (q31_t)0x13a814a2, (q31_t)0xd1da0d28, (q31_t)0x139f05d3, (q31_t)0xd1e2c2fd,
+    (q31_t)0x1395f8ba, (q31_t)0xd1eb7a9a, (q31_t)0x138ced57, (q31_t)0xd1f433fd,
+    (q31_t)0x1383e3ab, (q31_t)0xd1fcef27, (q31_t)0x137adbb6, (q31_t)0xd205ac17,
+    (q31_t)0x1371d579, (q31_t)0xd20e6acc, (q31_t)0x1368d0f3, (q31_t)0xd2172b48,
+    (q31_t)0x135fce26, (q31_t)0xd21fed88, (q31_t)0x1356cd11, (q31_t)0xd228b18d,
+    (q31_t)0x134dcdb4, (q31_t)0xd2317756, (q31_t)0x1344d011, (q31_t)0xd23a3ee4,
+    (q31_t)0x133bd427, (q31_t)0xd2430835, (q31_t)0x1332d9f7, (q31_t)0xd24bd34a,
+    (q31_t)0x1329e181, (q31_t)0xd254a021, (q31_t)0x1320eac6, (q31_t)0xd25d6ebc,
+    (q31_t)0x1317f5c6, (q31_t)0xd2663f19, (q31_t)0x130f0280, (q31_t)0xd26f1138,
+    (q31_t)0x130610f7, (q31_t)0xd277e518, (q31_t)0x12fd2129, (q31_t)0xd280babb,
+    (q31_t)0x12f43318, (q31_t)0xd289921e, (q31_t)0x12eb46c3, (q31_t)0xd2926b41,
+    (q31_t)0x12e25c2b, (q31_t)0xd29b4626, (q31_t)0x12d97350, (q31_t)0xd2a422ca,
+    (q31_t)0x12d08c33, (q31_t)0xd2ad012e, (q31_t)0x12c7a6d4, (q31_t)0xd2b5e151,
+    (q31_t)0x12bec333, (q31_t)0xd2bec333, (q31_t)0x12b5e151, (q31_t)0xd2c7a6d4,
+    (q31_t)0x12ad012e, (q31_t)0xd2d08c33, (q31_t)0x12a422ca, (q31_t)0xd2d97350,
+    (q31_t)0x129b4626, (q31_t)0xd2e25c2b, (q31_t)0x12926b41, (q31_t)0xd2eb46c3,
+    (q31_t)0x1289921e, (q31_t)0xd2f43318, (q31_t)0x1280babb, (q31_t)0xd2fd2129,
+    (q31_t)0x1277e518, (q31_t)0xd30610f7, (q31_t)0x126f1138, (q31_t)0xd30f0280,
+    (q31_t)0x12663f19, (q31_t)0xd317f5c6, (q31_t)0x125d6ebc, (q31_t)0xd320eac6,
+    (q31_t)0x1254a021, (q31_t)0xd329e181, (q31_t)0x124bd34a, (q31_t)0xd332d9f7,
+    (q31_t)0x12430835, (q31_t)0xd33bd427, (q31_t)0x123a3ee4, (q31_t)0xd344d011,
+    (q31_t)0x12317756, (q31_t)0xd34dcdb4, (q31_t)0x1228b18d, (q31_t)0xd356cd11,
+    (q31_t)0x121fed88, (q31_t)0xd35fce26, (q31_t)0x12172b48, (q31_t)0xd368d0f3,
+    (q31_t)0x120e6acc, (q31_t)0xd371d579, (q31_t)0x1205ac17, (q31_t)0xd37adbb6,
+    (q31_t)0x11fcef27, (q31_t)0xd383e3ab, (q31_t)0x11f433fd, (q31_t)0xd38ced57,
+    (q31_t)0x11eb7a9a, (q31_t)0xd395f8ba, (q31_t)0x11e2c2fd, (q31_t)0xd39f05d3,
+    (q31_t)0x11da0d28, (q31_t)0xd3a814a2, (q31_t)0x11d1591a, (q31_t)0xd3b12526,
+    (q31_t)0x11c8a6d4, (q31_t)0xd3ba3760, (q31_t)0x11bff656, (q31_t)0xd3c34b4f,
+    (q31_t)0x11b747a0, (q31_t)0xd3cc60f2, (q31_t)0x11ae9ab4, (q31_t)0xd3d5784a,
+    (q31_t)0x11a5ef90, (q31_t)0xd3de9156, (q31_t)0x119d4636, (q31_t)0xd3e7ac15,
+    (q31_t)0x11949ea6, (q31_t)0xd3f0c887, (q31_t)0x118bf8e0, (q31_t)0xd3f9e6ad,
+    (q31_t)0x118354e4, (q31_t)0xd4030684, (q31_t)0x117ab2b3, (q31_t)0xd40c280e,
+    (q31_t)0x1172124d, (q31_t)0xd4154b4a, (q31_t)0x116973b3, (q31_t)0xd41e7037,
+    (q31_t)0x1160d6e5, (q31_t)0xd42796d5, (q31_t)0x11583be2, (q31_t)0xd430bf24,
+    (q31_t)0x114fa2ad, (q31_t)0xd439e923, (q31_t)0x11470b44, (q31_t)0xd44314d3,
+    (q31_t)0x113e75a8, (q31_t)0xd44c4232, (q31_t)0x1135e1d9, (q31_t)0xd4557140,
+    (q31_t)0x112d4fd9, (q31_t)0xd45ea1fd, (q31_t)0x1124bfa6, (q31_t)0xd467d469,
+    (q31_t)0x111c3142, (q31_t)0xd4710883, (q31_t)0x1113a4ad, (q31_t)0xd47a3e4b,
+    (q31_t)0x110b19e7, (q31_t)0xd48375c1, (q31_t)0x110290f0, (q31_t)0xd48caee4,
+    (q31_t)0x10fa09c9, (q31_t)0xd495e9b3, (q31_t)0x10f18472, (q31_t)0xd49f2630,
+    (q31_t)0x10e900ec, (q31_t)0xd4a86458, (q31_t)0x10e07f36, (q31_t)0xd4b1a42c,
+    (q31_t)0x10d7ff51, (q31_t)0xd4bae5ab, (q31_t)0x10cf813e, (q31_t)0xd4c428d6,
+    (q31_t)0x10c704fd, (q31_t)0xd4cd6dab, (q31_t)0x10be8a8d, (q31_t)0xd4d6b42b,
+    (q31_t)0x10b611f1, (q31_t)0xd4dffc54, (q31_t)0x10ad9b26, (q31_t)0xd4e94627,
+    (q31_t)0x10a5262f, (q31_t)0xd4f291a4, (q31_t)0x109cb30b, (q31_t)0xd4fbdec9,
+    (q31_t)0x109441bb, (q31_t)0xd5052d97, (q31_t)0x108bd23f, (q31_t)0xd50e7e0d,
+    (q31_t)0x10836497, (q31_t)0xd517d02b, (q31_t)0x107af8c4, (q31_t)0xd52123f0,
+    (q31_t)0x10728ec6, (q31_t)0xd52a795d, (q31_t)0x106a269d, (q31_t)0xd533d070,
+    (q31_t)0x1061c04a, (q31_t)0xd53d292a, (q31_t)0x10595bcd, (q31_t)0xd5468389,
+    (q31_t)0x1050f926, (q31_t)0xd54fdf8f, (q31_t)0x10489856, (q31_t)0xd5593d3a,
+    (q31_t)0x1040395d, (q31_t)0xd5629c89, (q31_t)0x1037dc3b, (q31_t)0xd56bfd7d,
+    (q31_t)0x102f80f1, (q31_t)0xd5756016, (q31_t)0x1027277e, (q31_t)0xd57ec452,
+    (q31_t)0x101ecfe4, (q31_t)0xd5882a32, (q31_t)0x10167a22, (q31_t)0xd59191b5,
+    (q31_t)0x100e2639, (q31_t)0xd59afadb, (q31_t)0x1005d42a, (q31_t)0xd5a465a3,
+    (q31_t)0xffd83f4, (q31_t)0xd5add20d, (q31_t)0xff53597, (q31_t)0xd5b74019,
+    (q31_t)0xfece915, (q31_t)0xd5c0afc6, (q31_t)0xfe49e6d, (q31_t)0xd5ca2115,
+    (q31_t)0xfdc55a1, (q31_t)0xd5d39403, (q31_t)0xfd40eaf, (q31_t)0xd5dd0892,
+    (q31_t)0xfcbc999, (q31_t)0xd5e67ec1, (q31_t)0xfc3865e, (q31_t)0xd5eff690,
+    (q31_t)0xfbb4500, (q31_t)0xd5f96ffd, (q31_t)0xfb3057d, (q31_t)0xd602eb0a,
+    (q31_t)0xfaac7d8, (q31_t)0xd60c67b4, (q31_t)0xfa28c10, (q31_t)0xd615e5fd,
+    (q31_t)0xf9a5225, (q31_t)0xd61f65e4, (q31_t)0xf921a17, (q31_t)0xd628e767,
+    (q31_t)0xf89e3e8, (q31_t)0xd6326a88, (q31_t)0xf81af97, (q31_t)0xd63bef46,
+    (q31_t)0xf797d24, (q31_t)0xd645759f, (q31_t)0xf714c91, (q31_t)0xd64efd94,
+    (q31_t)0xf691ddd, (q31_t)0xd6588725, (q31_t)0xf60f108, (q31_t)0xd6621251,
+    (q31_t)0xf58c613, (q31_t)0xd66b9f18, (q31_t)0xf509cfe, (q31_t)0xd6752d79,
+    (q31_t)0xf4875ca, (q31_t)0xd67ebd74, (q31_t)0xf405077, (q31_t)0xd6884f09,
+    (q31_t)0xf382d05, (q31_t)0xd691e237, (q31_t)0xf300b74, (q31_t)0xd69b76fe,
+    (q31_t)0xf27ebc5, (q31_t)0xd6a50d5d, (q31_t)0xf1fcdf8, (q31_t)0xd6aea555,
+    (q31_t)0xf17b20d, (q31_t)0xd6b83ee4, (q31_t)0xf0f9805, (q31_t)0xd6c1da0b,
+    (q31_t)0xf077fe1, (q31_t)0xd6cb76c9, (q31_t)0xeff699f, (q31_t)0xd6d5151d,
+    (q31_t)0xef75541, (q31_t)0xd6deb508, (q31_t)0xeef42c7, (q31_t)0xd6e85689,
+    (q31_t)0xee73231, (q31_t)0xd6f1f99f, (q31_t)0xedf2380, (q31_t)0xd6fb9e4b,
+    (q31_t)0xed716b4, (q31_t)0xd705448b, (q31_t)0xecf0bcd, (q31_t)0xd70eec60,
+    (q31_t)0xec702cb, (q31_t)0xd71895c9, (q31_t)0xebefbb0, (q31_t)0xd72240c5,
+    (q31_t)0xeb6f67a, (q31_t)0xd72bed55, (q31_t)0xeaef32b, (q31_t)0xd7359b78,
+    (q31_t)0xea6f1c2, (q31_t)0xd73f4b2e, (q31_t)0xe9ef241, (q31_t)0xd748fc75,
+    (q31_t)0xe96f4a7, (q31_t)0xd752af4f, (q31_t)0xe8ef8f4, (q31_t)0xd75c63ba,
+    (q31_t)0xe86ff2a, (q31_t)0xd76619b6, (q31_t)0xe7f0748, (q31_t)0xd76fd143,
+    (q31_t)0xe77114e, (q31_t)0xd7798a60, (q31_t)0xe6f1d3d, (q31_t)0xd783450d,
+    (q31_t)0xe672b16, (q31_t)0xd78d014a, (q31_t)0xe5f3ad8, (q31_t)0xd796bf16,
+    (q31_t)0xe574c84, (q31_t)0xd7a07e70, (q31_t)0xe4f6019, (q31_t)0xd7aa3f5a,
+    (q31_t)0xe47759a, (q31_t)0xd7b401d1, (q31_t)0xe3f8d05, (q31_t)0xd7bdc5d6,
+    (q31_t)0xe37a65b, (q31_t)0xd7c78b68, (q31_t)0xe2fc19c, (q31_t)0xd7d15288,
+    (q31_t)0xe27dec9, (q31_t)0xd7db1b34, (q31_t)0xe1ffde2, (q31_t)0xd7e4e56c,
+    (q31_t)0xe181ee8, (q31_t)0xd7eeb130, (q31_t)0xe1041d9, (q31_t)0xd7f87e7f,
+    (q31_t)0xe0866b8, (q31_t)0xd8024d59, (q31_t)0xe008d84, (q31_t)0xd80c1dbf,
+    (q31_t)0xdf8b63d, (q31_t)0xd815efae, (q31_t)0xdf0e0e4, (q31_t)0xd81fc328,
+    (q31_t)0xde90d79, (q31_t)0xd829982b, (q31_t)0xde13bfd, (q31_t)0xd8336eb7,
+    (q31_t)0xdd96c6f, (q31_t)0xd83d46cc, (q31_t)0xdd19ed0, (q31_t)0xd8472069,
+    (q31_t)0xdc9d320, (q31_t)0xd850fb8e, (q31_t)0xdc20960, (q31_t)0xd85ad83c,
+    (q31_t)0xdba4190, (q31_t)0xd864b670, (q31_t)0xdb27bb0, (q31_t)0xd86e962b,
+    (q31_t)0xdaab7c0, (q31_t)0xd878776d, (q31_t)0xda2f5c2, (q31_t)0xd8825a35,
+    (q31_t)0xd9b35b4, (q31_t)0xd88c3e83, (q31_t)0xd937798, (q31_t)0xd8962456,
+    (q31_t)0xd8bbb6d, (q31_t)0xd8a00bae, (q31_t)0xd840134, (q31_t)0xd8a9f48a,
+    (q31_t)0xd7c48ee, (q31_t)0xd8b3deeb, (q31_t)0xd74929a, (q31_t)0xd8bdcad0,
+    (q31_t)0xd6cde39, (q31_t)0xd8c7b838, (q31_t)0xd652bcb, (q31_t)0xd8d1a724,
+    (q31_t)0xd5d7b50, (q31_t)0xd8db9792, (q31_t)0xd55ccca, (q31_t)0xd8e58982,
+    (q31_t)0xd4e2037, (q31_t)0xd8ef7cf4, (q31_t)0xd467599, (q31_t)0xd8f971e8,
+    (q31_t)0xd3eccef, (q31_t)0xd903685d, (q31_t)0xd37263a, (q31_t)0xd90d6053,
+    (q31_t)0xd2f817b, (q31_t)0xd91759c9, (q31_t)0xd27deb0, (q31_t)0xd92154bf,
+    (q31_t)0xd203ddc, (q31_t)0xd92b5135, (q31_t)0xd189efe, (q31_t)0xd9354f2a,
+    (q31_t)0xd110216, (q31_t)0xd93f4e9e, (q31_t)0xd096725, (q31_t)0xd9494f90,
+    (q31_t)0xd01ce2b, (q31_t)0xd9535201, (q31_t)0xcfa3729, (q31_t)0xd95d55ef,
+    (q31_t)0xcf2a21d, (q31_t)0xd9675b5a, (q31_t)0xceb0f0a, (q31_t)0xd9716243,
+    (q31_t)0xce37def, (q31_t)0xd97b6aa8, (q31_t)0xcdbeecc, (q31_t)0xd9857489,
+    (q31_t)0xcd461a2, (q31_t)0xd98f7fe6, (q31_t)0xcccd671, (q31_t)0xd9998cbe,
+    (q31_t)0xcc54d3a, (q31_t)0xd9a39b11, (q31_t)0xcbdc5fc, (q31_t)0xd9adaadf,
+    (q31_t)0xcb640b8, (q31_t)0xd9b7bc27, (q31_t)0xcaebd6e, (q31_t)0xd9c1cee9,
+    (q31_t)0xca73c1e, (q31_t)0xd9cbe325, (q31_t)0xc9fbcca, (q31_t)0xd9d5f8d9,
+    (q31_t)0xc983f70, (q31_t)0xd9e01006, (q31_t)0xc90c412, (q31_t)0xd9ea28ac,
+    (q31_t)0xc894aaf, (q31_t)0xd9f442c9, (q31_t)0xc81d349, (q31_t)0xd9fe5e5e,
+    (q31_t)0xc7a5dde, (q31_t)0xda087b69, (q31_t)0xc72ea70, (q31_t)0xda1299ec,
+    (q31_t)0xc6b78ff, (q31_t)0xda1cb9e5, (q31_t)0xc64098b, (q31_t)0xda26db54,
+    (q31_t)0xc5c9c14, (q31_t)0xda30fe38, (q31_t)0xc55309b, (q31_t)0xda3b2292,
+    (q31_t)0xc4dc720, (q31_t)0xda454860, (q31_t)0xc465fa3, (q31_t)0xda4f6fa3,
+    (q31_t)0xc3efa25, (q31_t)0xda599859, (q31_t)0xc3796a5, (q31_t)0xda63c284,
+    (q31_t)0xc303524, (q31_t)0xda6dee21, (q31_t)0xc28d5a3, (q31_t)0xda781b31,
+    (q31_t)0xc217822, (q31_t)0xda8249b4, (q31_t)0xc1a1ca0, (q31_t)0xda8c79a9,
+    (q31_t)0xc12c31f, (q31_t)0xda96ab0f, (q31_t)0xc0b6b9e, (q31_t)0xdaa0dde7,
+    (q31_t)0xc04161e, (q31_t)0xdaab122f, (q31_t)0xbfcc29f, (q31_t)0xdab547e8,
+    (q31_t)0xbf57121, (q31_t)0xdabf7f11, (q31_t)0xbee21a5, (q31_t)0xdac9b7a9,
+    (q31_t)0xbe6d42b, (q31_t)0xdad3f1b1, (q31_t)0xbdf88b3, (q31_t)0xdade2d28,
+    (q31_t)0xbd83f3d, (q31_t)0xdae86a0d, (q31_t)0xbd0f7ca, (q31_t)0xdaf2a860,
+    (q31_t)0xbc9b25a, (q31_t)0xdafce821, (q31_t)0xbc26eee, (q31_t)0xdb072950,
+    (q31_t)0xbbb2d85, (q31_t)0xdb116beb, (q31_t)0xbb3ee20, (q31_t)0xdb1baff2,
+    (q31_t)0xbacb0bf, (q31_t)0xdb25f566, (q31_t)0xba57563, (q31_t)0xdb303c46,
+    (q31_t)0xb9e3c0b, (q31_t)0xdb3a8491, (q31_t)0xb9704b9, (q31_t)0xdb44ce46,
+    (q31_t)0xb8fcf6b, (q31_t)0xdb4f1967, (q31_t)0xb889c23, (q31_t)0xdb5965f1,
+    (q31_t)0xb816ae1, (q31_t)0xdb63b3e5, (q31_t)0xb7a3ba5, (q31_t)0xdb6e0342,
+    (q31_t)0xb730e70, (q31_t)0xdb785409, (q31_t)0xb6be341, (q31_t)0xdb82a638,
+    (q31_t)0xb64ba19, (q31_t)0xdb8cf9cf, (q31_t)0xb5d92f8, (q31_t)0xdb974ece,
+    (q31_t)0xb566ddf, (q31_t)0xdba1a534, (q31_t)0xb4f4acd, (q31_t)0xdbabfd01,
+    (q31_t)0xb4829c4, (q31_t)0xdbb65634, (q31_t)0xb410ac3, (q31_t)0xdbc0b0ce,
+    (q31_t)0xb39edca, (q31_t)0xdbcb0cce, (q31_t)0xb32d2da, (q31_t)0xdbd56a32,
+    (q31_t)0xb2bb9f4, (q31_t)0xdbdfc8fc, (q31_t)0xb24a316, (q31_t)0xdbea292b,
+    (q31_t)0xb1d8e43, (q31_t)0xdbf48abd, (q31_t)0xb167b79, (q31_t)0xdbfeedb3,
+    (q31_t)0xb0f6aba, (q31_t)0xdc09520d, (q31_t)0xb085c05, (q31_t)0xdc13b7c9,
+    (q31_t)0xb014f5b, (q31_t)0xdc1e1ee9, (q31_t)0xafa44bc, (q31_t)0xdc28876a,
+    (q31_t)0xaf33c28, (q31_t)0xdc32f14d, (q31_t)0xaec35a0, (q31_t)0xdc3d5c91,
+    (q31_t)0xae53123, (q31_t)0xdc47c936, (q31_t)0xade2eb3, (q31_t)0xdc52373c,
+    (q31_t)0xad72e4f, (q31_t)0xdc5ca6a2, (q31_t)0xad02ff8, (q31_t)0xdc671768,
+    (q31_t)0xac933ae, (q31_t)0xdc71898d, (q31_t)0xac23971, (q31_t)0xdc7bfd11,
+    (q31_t)0xabb4141, (q31_t)0xdc8671f3, (q31_t)0xab44b1f, (q31_t)0xdc90e834,
+    (q31_t)0xaad570c, (q31_t)0xdc9b5fd2, (q31_t)0xaa66506, (q31_t)0xdca5d8cd,
+    (q31_t)0xa9f750f, (q31_t)0xdcb05326, (q31_t)0xa988727, (q31_t)0xdcbacedb,
+    (q31_t)0xa919b4e, (q31_t)0xdcc54bec, (q31_t)0xa8ab184, (q31_t)0xdccfca59,
+    (q31_t)0xa83c9ca, (q31_t)0xdcda4a21, (q31_t)0xa7ce420, (q31_t)0xdce4cb44,
+    (q31_t)0xa760086, (q31_t)0xdcef4dc2, (q31_t)0xa6f1efc, (q31_t)0xdcf9d199,
+    (q31_t)0xa683f83, (q31_t)0xdd0456ca, (q31_t)0xa61621b, (q31_t)0xdd0edd55,
+    (q31_t)0xa5a86c4, (q31_t)0xdd196538, (q31_t)0xa53ad7e, (q31_t)0xdd23ee74,
+    (q31_t)0xa4cd64b, (q31_t)0xdd2e7908, (q31_t)0xa460129, (q31_t)0xdd3904f4,
+    (q31_t)0xa3f2e19, (q31_t)0xdd439236, (q31_t)0xa385d1d, (q31_t)0xdd4e20d0,
+    (q31_t)0xa318e32, (q31_t)0xdd58b0c0, (q31_t)0xa2ac15b, (q31_t)0xdd634206,
+    (q31_t)0xa23f698, (q31_t)0xdd6dd4a2, (q31_t)0xa1d2de7, (q31_t)0xdd786892,
+    (q31_t)0xa16674b, (q31_t)0xdd82fdd8, (q31_t)0xa0fa2c3, (q31_t)0xdd8d9472,
+    (q31_t)0xa08e04f, (q31_t)0xdd982c60, (q31_t)0xa021fef, (q31_t)0xdda2c5a2,
+    (q31_t)0x9fb61a5, (q31_t)0xddad6036, (q31_t)0x9f4a570, (q31_t)0xddb7fc1e,
+    (q31_t)0x9edeb50, (q31_t)0xddc29958, (q31_t)0x9e73346, (q31_t)0xddcd37e4,
+    (q31_t)0x9e07d51, (q31_t)0xddd7d7c1, (q31_t)0x9d9c973, (q31_t)0xdde278ef,
+    (q31_t)0x9d317ab, (q31_t)0xdded1b6e, (q31_t)0x9cc67fa, (q31_t)0xddf7bf3e,
+    (q31_t)0x9c5ba60, (q31_t)0xde02645d, (q31_t)0x9bf0edd, (q31_t)0xde0d0acc,
+    (q31_t)0x9b86572, (q31_t)0xde17b28a, (q31_t)0x9b1be1e, (q31_t)0xde225b96,
+    (q31_t)0x9ab18e3, (q31_t)0xde2d05f1, (q31_t)0x9a475bf, (q31_t)0xde37b199,
+    (q31_t)0x99dd4b4, (q31_t)0xde425e8f, (q31_t)0x99735c2, (q31_t)0xde4d0cd2,
+    (q31_t)0x99098e9, (q31_t)0xde57bc62, (q31_t)0x989fe29, (q31_t)0xde626d3e,
+    (q31_t)0x9836582, (q31_t)0xde6d1f65, (q31_t)0x97ccef5, (q31_t)0xde77d2d8,
+    (q31_t)0x9763a83, (q31_t)0xde828796, (q31_t)0x96fa82a, (q31_t)0xde8d3d9e,
+    (q31_t)0x96917ec, (q31_t)0xde97f4f1, (q31_t)0x96289c9, (q31_t)0xdea2ad8d,
+    (q31_t)0x95bfdc1, (q31_t)0xdead6773, (q31_t)0x95573d4, (q31_t)0xdeb822a1,
+    (q31_t)0x94eec03, (q31_t)0xdec2df18, (q31_t)0x948664d, (q31_t)0xdecd9cd7,
+    (q31_t)0x941e2b4, (q31_t)0xded85bdd, (q31_t)0x93b6137, (q31_t)0xdee31c2b,
+    (q31_t)0x934e1d6, (q31_t)0xdeedddc0, (q31_t)0x92e6492, (q31_t)0xdef8a09b,
+    (q31_t)0x927e96b, (q31_t)0xdf0364bc, (q31_t)0x9217062, (q31_t)0xdf0e2a22,
+    (q31_t)0x91af976, (q31_t)0xdf18f0ce, (q31_t)0x91484a8, (q31_t)0xdf23b8be,
+    (q31_t)0x90e11f7, (q31_t)0xdf2e81f3, (q31_t)0x907a166, (q31_t)0xdf394c6b,
+    (q31_t)0x90132f2, (q31_t)0xdf441828, (q31_t)0x8fac69e, (q31_t)0xdf4ee527,
+    (q31_t)0x8f45c68, (q31_t)0xdf59b369, (q31_t)0x8edf452, (q31_t)0xdf6482ed,
+    (q31_t)0x8e78e5b, (q31_t)0xdf6f53b3, (q31_t)0x8e12a84, (q31_t)0xdf7a25ba,
+    (q31_t)0x8dac8cd, (q31_t)0xdf84f902, (q31_t)0x8d46936, (q31_t)0xdf8fcd8b,
+    (q31_t)0x8ce0bc0, (q31_t)0xdf9aa354, (q31_t)0x8c7b06b, (q31_t)0xdfa57a5d,
+    (q31_t)0x8c15736, (q31_t)0xdfb052a5, (q31_t)0x8bb0023, (q31_t)0xdfbb2c2c,
+    (q31_t)0x8b4ab32, (q31_t)0xdfc606f1, (q31_t)0x8ae5862, (q31_t)0xdfd0e2f5,
+    (q31_t)0x8a807b4, (q31_t)0xdfdbc036, (q31_t)0x8a1b928, (q31_t)0xdfe69eb4,
+    (q31_t)0x89b6cbf, (q31_t)0xdff17e70, (q31_t)0x8952278, (q31_t)0xdffc5f67,
+    (q31_t)0x88eda54, (q31_t)0xe007419b, (q31_t)0x8889454, (q31_t)0xe012250a,
+    (q31_t)0x8825077, (q31_t)0xe01d09b4, (q31_t)0x87c0ebd, (q31_t)0xe027ef99,
+    (q31_t)0x875cf28, (q31_t)0xe032d6b8, (q31_t)0x86f91b7, (q31_t)0xe03dbf11,
+    (q31_t)0x869566a, (q31_t)0xe048a8a4, (q31_t)0x8631d42, (q31_t)0xe053936f,
+    (q31_t)0x85ce63e, (q31_t)0xe05e7f74, (q31_t)0x856b160, (q31_t)0xe0696cb0,
+    (q31_t)0x8507ea7, (q31_t)0xe0745b24, (q31_t)0x84a4e14, (q31_t)0xe07f4acf,
+    (q31_t)0x8441fa6, (q31_t)0xe08a3bb2, (q31_t)0x83df35f, (q31_t)0xe0952dcb,
+    (q31_t)0x837c93e, (q31_t)0xe0a0211a, (q31_t)0x831a143, (q31_t)0xe0ab159e,
+    (q31_t)0x82b7b70, (q31_t)0xe0b60b58, (q31_t)0x82557c3, (q31_t)0xe0c10247,
+    (q31_t)0x81f363d, (q31_t)0xe0cbfa6a, (q31_t)0x81916df, (q31_t)0xe0d6f3c1,
+    (q31_t)0x812f9a9, (q31_t)0xe0e1ee4b, (q31_t)0x80cde9b, (q31_t)0xe0ecea09,
+    (q31_t)0x806c5b5, (q31_t)0xe0f7e6f9, (q31_t)0x800aef7, (q31_t)0xe102e51c,
+    (q31_t)0x7fa9a62, (q31_t)0xe10de470, (q31_t)0x7f487f6, (q31_t)0xe118e4f6,
+    (q31_t)0x7ee77b3, (q31_t)0xe123e6ad, (q31_t)0x7e8699a, (q31_t)0xe12ee995,
+    (q31_t)0x7e25daa, (q31_t)0xe139edac, (q31_t)0x7dc53e3, (q31_t)0xe144f2f3,
+    (q31_t)0x7d64c47, (q31_t)0xe14ff96a, (q31_t)0x7d046d6, (q31_t)0xe15b0110,
+    (q31_t)0x7ca438f, (q31_t)0xe16609e3, (q31_t)0x7c44272, (q31_t)0xe17113e5,
+    (q31_t)0x7be4381, (q31_t)0xe17c1f15, (q31_t)0x7b846ba, (q31_t)0xe1872b72,
+    (q31_t)0x7b24c20, (q31_t)0xe19238fb, (q31_t)0x7ac53b1, (q31_t)0xe19d47b1,
+    (q31_t)0x7a65d6e, (q31_t)0xe1a85793, (q31_t)0x7a06957, (q31_t)0xe1b368a0,
+    (q31_t)0x79a776c, (q31_t)0xe1be7ad8, (q31_t)0x79487ae, (q31_t)0xe1c98e3b,
+    (q31_t)0x78e9a1d, (q31_t)0xe1d4a2c8, (q31_t)0x788aeb9, (q31_t)0xe1dfb87f,
+    (q31_t)0x782c582, (q31_t)0xe1eacf5f, (q31_t)0x77cde79, (q31_t)0xe1f5e768,
+    (q31_t)0x776f99d, (q31_t)0xe2010099, (q31_t)0x77116f0, (q31_t)0xe20c1af3,
+    (q31_t)0x76b3671, (q31_t)0xe2173674, (q31_t)0x7655820, (q31_t)0xe222531c,
+    (q31_t)0x75f7bfe, (q31_t)0xe22d70eb, (q31_t)0x759a20a, (q31_t)0xe2388fe1,
+    (q31_t)0x753ca46, (q31_t)0xe243affc, (q31_t)0x74df4b1, (q31_t)0xe24ed13d,
+    (q31_t)0x748214c, (q31_t)0xe259f3a3, (q31_t)0x7425016, (q31_t)0xe265172e,
+    (q31_t)0x73c8111, (q31_t)0xe2703bdc, (q31_t)0x736b43c, (q31_t)0xe27b61af,
+    (q31_t)0x730e997, (q31_t)0xe28688a4, (q31_t)0x72b2123, (q31_t)0xe291b0bd,
+    (q31_t)0x7255ae0, (q31_t)0xe29cd9f8, (q31_t)0x71f96ce, (q31_t)0xe2a80456,
+    (q31_t)0x719d4ed, (q31_t)0xe2b32fd4, (q31_t)0x714153e, (q31_t)0xe2be5c74,
+    (q31_t)0x70e57c0, (q31_t)0xe2c98a35, (q31_t)0x7089c75, (q31_t)0xe2d4b916,
+    (q31_t)0x702e35c, (q31_t)0xe2dfe917, (q31_t)0x6fd2c75, (q31_t)0xe2eb1a37,
+    (q31_t)0x6f777c1, (q31_t)0xe2f64c77, (q31_t)0x6f1c540, (q31_t)0xe3017fd5,
+    (q31_t)0x6ec14f2, (q31_t)0xe30cb451, (q31_t)0x6e666d7, (q31_t)0xe317e9eb,
+    (q31_t)0x6e0baf0, (q31_t)0xe32320a2, (q31_t)0x6db113d, (q31_t)0xe32e5876,
+    (q31_t)0x6d569be, (q31_t)0xe3399167, (q31_t)0x6cfc472, (q31_t)0xe344cb73,
+    (q31_t)0x6ca215c, (q31_t)0xe350069b, (q31_t)0x6c4807a, (q31_t)0xe35b42df,
+    (q31_t)0x6bee1cd, (q31_t)0xe366803c, (q31_t)0x6b94554, (q31_t)0xe371beb5,
+    (q31_t)0x6b3ab12, (q31_t)0xe37cfe47, (q31_t)0x6ae1304, (q31_t)0xe3883ef2,
+    (q31_t)0x6a87d2d, (q31_t)0xe39380b6, (q31_t)0x6a2e98b, (q31_t)0xe39ec393,
+    (q31_t)0x69d5820, (q31_t)0xe3aa0788, (q31_t)0x697c8eb, (q31_t)0xe3b54c95,
+    (q31_t)0x6923bec, (q31_t)0xe3c092b9, (q31_t)0x68cb124, (q31_t)0xe3cbd9f4,
+    (q31_t)0x6872894, (q31_t)0xe3d72245, (q31_t)0x681a23a, (q31_t)0xe3e26bac,
+    (q31_t)0x67c1e18, (q31_t)0xe3edb628, (q31_t)0x6769c2e, (q31_t)0xe3f901ba,
+    (q31_t)0x6711c7b, (q31_t)0xe4044e60, (q31_t)0x66b9f01, (q31_t)0xe40f9c1a,
+    (q31_t)0x66623be, (q31_t)0xe41aeae8, (q31_t)0x660aab5, (q31_t)0xe4263ac9,
+    (q31_t)0x65b33e4, (q31_t)0xe4318bbe, (q31_t)0x655bf4c, (q31_t)0xe43cddc4,
+    (q31_t)0x6504ced, (q31_t)0xe44830dd, (q31_t)0x64adcc7, (q31_t)0xe4538507,
+    (q31_t)0x6456edb, (q31_t)0xe45eda43, (q31_t)0x6400329, (q31_t)0xe46a308f,
+    (q31_t)0x63a99b1, (q31_t)0xe47587eb, (q31_t)0x6353273, (q31_t)0xe480e057,
+    (q31_t)0x62fcd6f, (q31_t)0xe48c39d3, (q31_t)0x62a6aa6, (q31_t)0xe497945d,
+    (q31_t)0x6250a18, (q31_t)0xe4a2eff6, (q31_t)0x61fabc4, (q31_t)0xe4ae4c9d,
+    (q31_t)0x61a4fac, (q31_t)0xe4b9aa52, (q31_t)0x614f5cf, (q31_t)0xe4c50914,
+    (q31_t)0x60f9e2e, (q31_t)0xe4d068e2, (q31_t)0x60a48c9, (q31_t)0xe4dbc9bd,
+    (q31_t)0x604f5a0, (q31_t)0xe4e72ba4, (q31_t)0x5ffa4b3, (q31_t)0xe4f28e96,
+    (q31_t)0x5fa5603, (q31_t)0xe4fdf294, (q31_t)0x5f5098f, (q31_t)0xe509579b,
+    (q31_t)0x5efbf58, (q31_t)0xe514bdad, (q31_t)0x5ea775e, (q31_t)0xe52024c9,
+    (q31_t)0x5e531a1, (q31_t)0xe52b8cee, (q31_t)0x5dfee22, (q31_t)0xe536f61b,
+    (q31_t)0x5daace1, (q31_t)0xe5426051, (q31_t)0x5d56ddd, (q31_t)0xe54dcb8f,
+    (q31_t)0x5d03118, (q31_t)0xe55937d5, (q31_t)0x5caf690, (q31_t)0xe564a521,
+    (q31_t)0x5c5be47, (q31_t)0xe5701374, (q31_t)0x5c0883d, (q31_t)0xe57b82cd,
+    (q31_t)0x5bb5472, (q31_t)0xe586f32c, (q31_t)0x5b622e6, (q31_t)0xe5926490,
+    (q31_t)0x5b0f399, (q31_t)0xe59dd6f9, (q31_t)0x5abc68c, (q31_t)0xe5a94a67,
+    (q31_t)0x5a69bbe, (q31_t)0xe5b4bed8, (q31_t)0x5a17330, (q31_t)0xe5c0344d,
+    (q31_t)0x59c4ce3, (q31_t)0xe5cbaac5, (q31_t)0x59728d5, (q31_t)0xe5d72240,
+    (q31_t)0x5920708, (q31_t)0xe5e29abc, (q31_t)0x58ce77c, (q31_t)0xe5ee143b,
+    (q31_t)0x587ca31, (q31_t)0xe5f98ebb, (q31_t)0x582af26, (q31_t)0xe6050a3b,
+    (q31_t)0x57d965d, (q31_t)0xe61086bc, (q31_t)0x5787fd6, (q31_t)0xe61c043d,
+    (q31_t)0x5736b90, (q31_t)0xe62782be, (q31_t)0x56e598c, (q31_t)0xe633023e,
+    (q31_t)0x56949ca, (q31_t)0xe63e82bc, (q31_t)0x5643c4a, (q31_t)0xe64a0438,
+    (q31_t)0x55f310d, (q31_t)0xe65586b3, (q31_t)0x55a2812, (q31_t)0xe6610a2a,
+    (q31_t)0x555215a, (q31_t)0xe66c8e9f, (q31_t)0x5501ce5, (q31_t)0xe6781410,
+    (q31_t)0x54b1ab4, (q31_t)0xe6839a7c, (q31_t)0x5461ac6, (q31_t)0xe68f21e5,
+    (q31_t)0x5411d1b, (q31_t)0xe69aaa48, (q31_t)0x53c21b4, (q31_t)0xe6a633a6,
+    (q31_t)0x5372891, (q31_t)0xe6b1bdff, (q31_t)0x53231b3, (q31_t)0xe6bd4951,
+    (q31_t)0x52d3d18, (q31_t)0xe6c8d59c, (q31_t)0x5284ac3, (q31_t)0xe6d462e1,
+    (q31_t)0x5235ab2, (q31_t)0xe6dff11d, (q31_t)0x51e6ce6, (q31_t)0xe6eb8052,
+    (q31_t)0x519815f, (q31_t)0xe6f7107e, (q31_t)0x514981d, (q31_t)0xe702a1a1,
+    (q31_t)0x50fb121, (q31_t)0xe70e33bb, (q31_t)0x50acc6b, (q31_t)0xe719c6cb,
+    (q31_t)0x505e9fb, (q31_t)0xe7255ad1, (q31_t)0x50109d0, (q31_t)0xe730efcc,
+    (q31_t)0x4fc2bec, (q31_t)0xe73c85bc, (q31_t)0x4f7504e, (q31_t)0xe7481ca1,
+    (q31_t)0x4f276f7, (q31_t)0xe753b479, (q31_t)0x4ed9fe7, (q31_t)0xe75f4d45,
+    (q31_t)0x4e8cb1e, (q31_t)0xe76ae704, (q31_t)0x4e3f89c, (q31_t)0xe77681b6,
+    (q31_t)0x4df2862, (q31_t)0xe7821d59, (q31_t)0x4da5a6f, (q31_t)0xe78db9ef,
+    (q31_t)0x4d58ec3, (q31_t)0xe7995776, (q31_t)0x4d0c560, (q31_t)0xe7a4f5ed,
+    (q31_t)0x4cbfe45, (q31_t)0xe7b09555, (q31_t)0x4c73972, (q31_t)0xe7bc35ad,
+    (q31_t)0x4c276e8, (q31_t)0xe7c7d6f4, (q31_t)0x4bdb6a6, (q31_t)0xe7d3792b,
+    (q31_t)0x4b8f8ad, (q31_t)0xe7df1c50, (q31_t)0x4b43cfd, (q31_t)0xe7eac063,
+    (q31_t)0x4af8397, (q31_t)0xe7f66564, (q31_t)0x4aacc7a, (q31_t)0xe8020b52,
+    (q31_t)0x4a617a6, (q31_t)0xe80db22d, (q31_t)0x4a1651c, (q31_t)0xe81959f4,
+    (q31_t)0x49cb4dd, (q31_t)0xe82502a7, (q31_t)0x49806e7, (q31_t)0xe830ac45,
+    (q31_t)0x4935b3c, (q31_t)0xe83c56cf, (q31_t)0x48eb1db, (q31_t)0xe8480243,
+    (q31_t)0x48a0ac4, (q31_t)0xe853aea1, (q31_t)0x48565f9, (q31_t)0xe85f5be9,
+    (q31_t)0x480c379, (q31_t)0xe86b0a1a, (q31_t)0x47c2344, (q31_t)0xe876b934,
+    (q31_t)0x477855a, (q31_t)0xe8826936, (q31_t)0x472e9bc, (q31_t)0xe88e1a20,
+    (q31_t)0x46e5069, (q31_t)0xe899cbf1, (q31_t)0x469b963, (q31_t)0xe8a57ea9,
+    (q31_t)0x46524a9, (q31_t)0xe8b13248, (q31_t)0x460923b, (q31_t)0xe8bce6cd,
+    (q31_t)0x45c0219, (q31_t)0xe8c89c37, (q31_t)0x4577444, (q31_t)0xe8d45286,
+    (q31_t)0x452e8bc, (q31_t)0xe8e009ba, (q31_t)0x44e5f80, (q31_t)0xe8ebc1d3,
+    (q31_t)0x449d892, (q31_t)0xe8f77acf, (q31_t)0x44553f2, (q31_t)0xe90334af,
+    (q31_t)0x440d19e, (q31_t)0xe90eef71, (q31_t)0x43c5199, (q31_t)0xe91aab16,
+    (q31_t)0x437d3e1, (q31_t)0xe926679c, (q31_t)0x4335877, (q31_t)0xe9322505,
+    (q31_t)0x42edf5c, (q31_t)0xe93de34e, (q31_t)0x42a688f, (q31_t)0xe949a278,
+    (q31_t)0x425f410, (q31_t)0xe9556282, (q31_t)0x42181e0, (q31_t)0xe961236c,
+    (q31_t)0x41d11ff, (q31_t)0xe96ce535, (q31_t)0x418a46d, (q31_t)0xe978a7dd,
+    (q31_t)0x414392b, (q31_t)0xe9846b63, (q31_t)0x40fd037, (q31_t)0xe9902fc7,
+    (q31_t)0x40b6994, (q31_t)0xe99bf509, (q31_t)0x4070540, (q31_t)0xe9a7bb28,
+    (q31_t)0x402a33c, (q31_t)0xe9b38223, (q31_t)0x3fe4388, (q31_t)0xe9bf49fa,
+    (q31_t)0x3f9e624, (q31_t)0xe9cb12ad, (q31_t)0x3f58b10, (q31_t)0xe9d6dc3b,
+    (q31_t)0x3f1324e, (q31_t)0xe9e2a6a3, (q31_t)0x3ecdbdc, (q31_t)0xe9ee71e6,
+    (q31_t)0x3e887bb, (q31_t)0xe9fa3e03, (q31_t)0x3e435ea, (q31_t)0xea060af9,
+    (q31_t)0x3dfe66c, (q31_t)0xea11d8c8, (q31_t)0x3db993e, (q31_t)0xea1da770,
+    (q31_t)0x3d74e62, (q31_t)0xea2976ef, (q31_t)0x3d305d8, (q31_t)0xea354746,
+    (q31_t)0x3cebfa0, (q31_t)0xea411874, (q31_t)0x3ca7bba, (q31_t)0xea4cea79,
+    (q31_t)0x3c63a26, (q31_t)0xea58bd54, (q31_t)0x3c1fae5, (q31_t)0xea649105,
+    (q31_t)0x3bdbdf6, (q31_t)0xea70658a, (q31_t)0x3b9835a, (q31_t)0xea7c3ae5,
+    (q31_t)0x3b54b11, (q31_t)0xea881114, (q31_t)0x3b1151b, (q31_t)0xea93e817,
+    (q31_t)0x3ace178, (q31_t)0xea9fbfed, (q31_t)0x3a8b028, (q31_t)0xeaab9896,
+    (q31_t)0x3a4812c, (q31_t)0xeab77212, (q31_t)0x3a05484, (q31_t)0xeac34c60,
+    (q31_t)0x39c2a2f, (q31_t)0xeacf277f, (q31_t)0x398022f, (q31_t)0xeadb0370,
+    (q31_t)0x393dc82, (q31_t)0xeae6e031, (q31_t)0x38fb92a, (q31_t)0xeaf2bdc3,
+    (q31_t)0x38b9827, (q31_t)0xeafe9c24, (q31_t)0x3877978, (q31_t)0xeb0a7b54,
+    (q31_t)0x3835d1e, (q31_t)0xeb165b54, (q31_t)0x37f4319, (q31_t)0xeb223c22,
+    (q31_t)0x37b2b6a, (q31_t)0xeb2e1dbe, (q31_t)0x377160f, (q31_t)0xeb3a0027,
+    (q31_t)0x373030a, (q31_t)0xeb45e35d, (q31_t)0x36ef25b, (q31_t)0xeb51c760,
+    (q31_t)0x36ae401, (q31_t)0xeb5dac2f, (q31_t)0x366d7fd, (q31_t)0xeb6991ca,
+    (q31_t)0x362ce50, (q31_t)0xeb75782f, (q31_t)0x35ec6f8, (q31_t)0xeb815f60,
+    (q31_t)0x35ac1f7, (q31_t)0xeb8d475b, (q31_t)0x356bf4d, (q31_t)0xeb99301f,
+    (q31_t)0x352bef9, (q31_t)0xeba519ad, (q31_t)0x34ec0fc, (q31_t)0xebb10404,
+    (q31_t)0x34ac556, (q31_t)0xebbcef23, (q31_t)0x346cc07, (q31_t)0xebc8db0b,
+    (q31_t)0x342d510, (q31_t)0xebd4c7ba, (q31_t)0x33ee070, (q31_t)0xebe0b52f,
+    (q31_t)0x33aee27, (q31_t)0xebeca36c, (q31_t)0x336fe37, (q31_t)0xebf8926f,
+    (q31_t)0x333109e, (q31_t)0xec048237, (q31_t)0x32f255e, (q31_t)0xec1072c4,
+    (q31_t)0x32b3c75, (q31_t)0xec1c6417, (q31_t)0x32755e5, (q31_t)0xec28562d,
+    (q31_t)0x32371ae, (q31_t)0xec344908, (q31_t)0x31f8fcf, (q31_t)0xec403ca5,
+    (q31_t)0x31bb049, (q31_t)0xec4c3106, (q31_t)0x317d31c, (q31_t)0xec582629,
+    (q31_t)0x313f848, (q31_t)0xec641c0e, (q31_t)0x3101fce, (q31_t)0xec7012b5,
+    (q31_t)0x30c49ad, (q31_t)0xec7c0a1d, (q31_t)0x30875e5, (q31_t)0xec880245,
+    (q31_t)0x304a477, (q31_t)0xec93fb2e, (q31_t)0x300d563, (q31_t)0xec9ff4d6,
+    (q31_t)0x2fd08a9, (q31_t)0xecabef3d, (q31_t)0x2f93e4a, (q31_t)0xecb7ea63,
+    (q31_t)0x2f57644, (q31_t)0xecc3e648, (q31_t)0x2f1b099, (q31_t)0xeccfe2ea,
+    (q31_t)0x2eded49, (q31_t)0xecdbe04a, (q31_t)0x2ea2c53, (q31_t)0xece7de66,
+    (q31_t)0x2e66db8, (q31_t)0xecf3dd3f, (q31_t)0x2e2b178, (q31_t)0xecffdcd4,
+    (q31_t)0x2def794, (q31_t)0xed0bdd25, (q31_t)0x2db400a, (q31_t)0xed17de31,
+    (q31_t)0x2d78add, (q31_t)0xed23dff7, (q31_t)0x2d3d80a, (q31_t)0xed2fe277,
+    (q31_t)0x2d02794, (q31_t)0xed3be5b1, (q31_t)0x2cc7979, (q31_t)0xed47e9a5,
+    (q31_t)0x2c8cdbb, (q31_t)0xed53ee51, (q31_t)0x2c52459, (q31_t)0xed5ff3b5,
+    (q31_t)0x2c17d52, (q31_t)0xed6bf9d1, (q31_t)0x2bdd8a9, (q31_t)0xed7800a5,
+    (q31_t)0x2ba365c, (q31_t)0xed84082f, (q31_t)0x2b6966c, (q31_t)0xed901070,
+    (q31_t)0x2b2f8d8, (q31_t)0xed9c1967, (q31_t)0x2af5da2, (q31_t)0xeda82313,
+    (q31_t)0x2abc4c9, (q31_t)0xedb42d74, (q31_t)0x2a82e4d, (q31_t)0xedc0388a,
+    (q31_t)0x2a49a2e, (q31_t)0xedcc4454, (q31_t)0x2a1086d, (q31_t)0xedd850d2,
+    (q31_t)0x29d790a, (q31_t)0xede45e03, (q31_t)0x299ec05, (q31_t)0xedf06be6,
+    (q31_t)0x296615d, (q31_t)0xedfc7a7c, (q31_t)0x292d914, (q31_t)0xee0889c4,
+    (q31_t)0x28f5329, (q31_t)0xee1499bd, (q31_t)0x28bcf9c, (q31_t)0xee20aa67,
+    (q31_t)0x2884e6e, (q31_t)0xee2cbbc1, (q31_t)0x284cf9f, (q31_t)0xee38cdcb,
+    (q31_t)0x281532e, (q31_t)0xee44e084, (q31_t)0x27dd91c, (q31_t)0xee50f3ed,
+    (q31_t)0x27a616a, (q31_t)0xee5d0804, (q31_t)0x276ec16, (q31_t)0xee691cc9,
+    (q31_t)0x2737922, (q31_t)0xee75323c, (q31_t)0x270088e, (q31_t)0xee81485c,
+    (q31_t)0x26c9a58, (q31_t)0xee8d5f29, (q31_t)0x2692e83, (q31_t)0xee9976a1,
+    (q31_t)0x265c50e, (q31_t)0xeea58ec6, (q31_t)0x2625df8, (q31_t)0xeeb1a796,
+    (q31_t)0x25ef943, (q31_t)0xeebdc110, (q31_t)0x25b96ee, (q31_t)0xeec9db35,
+    (q31_t)0x25836f9, (q31_t)0xeed5f604, (q31_t)0x254d965, (q31_t)0xeee2117c,
+    (q31_t)0x2517e31, (q31_t)0xeeee2d9d, (q31_t)0x24e255e, (q31_t)0xeefa4a67,
+    (q31_t)0x24aceed, (q31_t)0xef0667d9, (q31_t)0x2477adc, (q31_t)0xef1285f2,
+    (q31_t)0x244292c, (q31_t)0xef1ea4b2, (q31_t)0x240d9de, (q31_t)0xef2ac419,
+    (q31_t)0x23d8cf1, (q31_t)0xef36e426, (q31_t)0x23a4265, (q31_t)0xef4304d8,
+    (q31_t)0x236fa3b, (q31_t)0xef4f2630, (q31_t)0x233b473, (q31_t)0xef5b482d,
+    (q31_t)0x230710d, (q31_t)0xef676ace, (q31_t)0x22d3009, (q31_t)0xef738e12,
+    (q31_t)0x229f167, (q31_t)0xef7fb1fa, (q31_t)0x226b528, (q31_t)0xef8bd685,
+    (q31_t)0x2237b4b, (q31_t)0xef97fbb2, (q31_t)0x22043d0, (q31_t)0xefa42181,
+    (q31_t)0x21d0eb8, (q31_t)0xefb047f2, (q31_t)0x219dc03, (q31_t)0xefbc6f03,
+    (q31_t)0x216abb1, (q31_t)0xefc896b5, (q31_t)0x2137dc2, (q31_t)0xefd4bf08,
+    (q31_t)0x2105236, (q31_t)0xefe0e7f9, (q31_t)0x20d290d, (q31_t)0xefed118a,
+    (q31_t)0x20a0248, (q31_t)0xeff93bba, (q31_t)0x206dde6, (q31_t)0xf0056687,
+    (q31_t)0x203bbe8, (q31_t)0xf01191f3, (q31_t)0x2009c4e, (q31_t)0xf01dbdfb,
+    (q31_t)0x1fd7f17, (q31_t)0xf029eaa1, (q31_t)0x1fa6445, (q31_t)0xf03617e2,
+    (q31_t)0x1f74bd6, (q31_t)0xf04245c0, (q31_t)0x1f435cc, (q31_t)0xf04e7438,
+    (q31_t)0x1f12227, (q31_t)0xf05aa34c, (q31_t)0x1ee10e5, (q31_t)0xf066d2fa,
+    (q31_t)0x1eb0209, (q31_t)0xf0730342, (q31_t)0x1e7f591, (q31_t)0xf07f3424,
+    (q31_t)0x1e4eb7e, (q31_t)0xf08b659f, (q31_t)0x1e1e3d0, (q31_t)0xf09797b2,
+    (q31_t)0x1dede87, (q31_t)0xf0a3ca5d, (q31_t)0x1dbdba3, (q31_t)0xf0affda0,
+    (q31_t)0x1d8db25, (q31_t)0xf0bc317a, (q31_t)0x1d5dd0c, (q31_t)0xf0c865ea,
+    (q31_t)0x1d2e158, (q31_t)0xf0d49af1, (q31_t)0x1cfe80a, (q31_t)0xf0e0d08d,
+    (q31_t)0x1ccf122, (q31_t)0xf0ed06bf, (q31_t)0x1c9fca0, (q31_t)0xf0f93d86,
+    (q31_t)0x1c70a84, (q31_t)0xf10574e0, (q31_t)0x1c41ace, (q31_t)0xf111accf,
+    (q31_t)0x1c12d7e, (q31_t)0xf11de551, (q31_t)0x1be4294, (q31_t)0xf12a1e66,
+    (q31_t)0x1bb5a11, (q31_t)0xf136580d, (q31_t)0x1b873f5, (q31_t)0xf1429247,
+    (q31_t)0x1b5903f, (q31_t)0xf14ecd11, (q31_t)0x1b2aef0, (q31_t)0xf15b086d,
+    (q31_t)0x1afd007, (q31_t)0xf1674459, (q31_t)0x1acf386, (q31_t)0xf17380d6,
+    (q31_t)0x1aa196c, (q31_t)0xf17fbde2, (q31_t)0x1a741b9, (q31_t)0xf18bfb7d,
+    (q31_t)0x1a46c6e, (q31_t)0xf19839a6, (q31_t)0x1a1998a, (q31_t)0xf1a4785e,
+    (q31_t)0x19ec90d, (q31_t)0xf1b0b7a4, (q31_t)0x19bfaf9, (q31_t)0xf1bcf777,
+    (q31_t)0x1992f4c, (q31_t)0xf1c937d6, (q31_t)0x1966606, (q31_t)0xf1d578c2,
+    (q31_t)0x1939f29, (q31_t)0xf1e1ba3a, (q31_t)0x190dab4, (q31_t)0xf1edfc3d,
+    (q31_t)0x18e18a7, (q31_t)0xf1fa3ecb, (q31_t)0x18b5903, (q31_t)0xf20681e3,
+    (q31_t)0x1889bc6, (q31_t)0xf212c585, (q31_t)0x185e0f3, (q31_t)0xf21f09b1,
+    (q31_t)0x1832888, (q31_t)0xf22b4e66, (q31_t)0x1807285, (q31_t)0xf23793a3,
+    (q31_t)0x17dbeec, (q31_t)0xf243d968, (q31_t)0x17b0dbb, (q31_t)0xf2501fb5,
+    (q31_t)0x1785ef4, (q31_t)0xf25c6688, (q31_t)0x175b296, (q31_t)0xf268ade3,
+    (q31_t)0x17308a1, (q31_t)0xf274f5c3, (q31_t)0x1706115, (q31_t)0xf2813e2a,
+    (q31_t)0x16dbbf3, (q31_t)0xf28d8715, (q31_t)0x16b193a, (q31_t)0xf299d085,
+    (q31_t)0x16878eb, (q31_t)0xf2a61a7a, (q31_t)0x165db05, (q31_t)0xf2b264f2,
+    (q31_t)0x1633f8a, (q31_t)0xf2beafed, (q31_t)0x160a678, (q31_t)0xf2cafb6b,
+    (q31_t)0x15e0fd1, (q31_t)0xf2d7476c, (q31_t)0x15b7b94, (q31_t)0xf2e393ef,
+    (q31_t)0x158e9c1, (q31_t)0xf2efe0f2, (q31_t)0x1565a58, (q31_t)0xf2fc2e77,
+    (q31_t)0x153cd5a, (q31_t)0xf3087c7d, (q31_t)0x15142c6, (q31_t)0xf314cb02,
+    (q31_t)0x14eba9d, (q31_t)0xf3211a07, (q31_t)0x14c34df, (q31_t)0xf32d698a,
+    (q31_t)0x149b18b, (q31_t)0xf339b98d, (q31_t)0x14730a3, (q31_t)0xf3460a0d,
+    (q31_t)0x144b225, (q31_t)0xf3525b0b, (q31_t)0x1423613, (q31_t)0xf35eac86,
+    (q31_t)0x13fbc6c, (q31_t)0xf36afe7e, (q31_t)0x13d4530, (q31_t)0xf37750f2,
+    (q31_t)0x13ad060, (q31_t)0xf383a3e2, (q31_t)0x1385dfb, (q31_t)0xf38ff74d,
+    (q31_t)0x135ee02, (q31_t)0xf39c4b32, (q31_t)0x1338075, (q31_t)0xf3a89f92,
+    (q31_t)0x1311553, (q31_t)0xf3b4f46c, (q31_t)0x12eac9d, (q31_t)0xf3c149bf,
+    (q31_t)0x12c4653, (q31_t)0xf3cd9f8b, (q31_t)0x129e276, (q31_t)0xf3d9f5cf,
+    (q31_t)0x1278104, (q31_t)0xf3e64c8c, (q31_t)0x12521ff, (q31_t)0xf3f2a3bf,
+    (q31_t)0x122c566, (q31_t)0xf3fefb6a, (q31_t)0x1206b39, (q31_t)0xf40b538b,
+    (q31_t)0x11e1379, (q31_t)0xf417ac22, (q31_t)0x11bbe26, (q31_t)0xf424052f,
+    (q31_t)0x1196b3f, (q31_t)0xf4305eb0, (q31_t)0x1171ac6, (q31_t)0xf43cb8a7,
+    (q31_t)0x114ccb9, (q31_t)0xf4491311, (q31_t)0x1128119, (q31_t)0xf4556def,
+    (q31_t)0x11037e6, (q31_t)0xf461c940, (q31_t)0x10df120, (q31_t)0xf46e2504,
+    (q31_t)0x10bacc8, (q31_t)0xf47a8139, (q31_t)0x1096add, (q31_t)0xf486dde1,
+    (q31_t)0x1072b5f, (q31_t)0xf4933afa, (q31_t)0x104ee4f, (q31_t)0xf49f9884,
+    (q31_t)0x102b3ac, (q31_t)0xf4abf67e, (q31_t)0x1007b77, (q31_t)0xf4b854e7,
+    (q31_t)0xfe45b0, (q31_t)0xf4c4b3c0, (q31_t)0xfc1257, (q31_t)0xf4d11308,
+    (q31_t)0xf9e16b, (q31_t)0xf4dd72be, (q31_t)0xf7b2ee, (q31_t)0xf4e9d2e3,
+    (q31_t)0xf586df, (q31_t)0xf4f63374, (q31_t)0xf35d3e, (q31_t)0xf5029473,
+    (q31_t)0xf1360b, (q31_t)0xf50ef5de, (q31_t)0xef1147, (q31_t)0xf51b57b5,
+    (q31_t)0xeceef1, (q31_t)0xf527b9f7, (q31_t)0xeacf09, (q31_t)0xf5341ca5,
+    (q31_t)0xe8b190, (q31_t)0xf5407fbd, (q31_t)0xe69686, (q31_t)0xf54ce33f,
+    (q31_t)0xe47deb, (q31_t)0xf559472b, (q31_t)0xe267be, (q31_t)0xf565ab80,
+    (q31_t)0xe05401, (q31_t)0xf572103d, (q31_t)0xde42b2, (q31_t)0xf57e7563,
+    (q31_t)0xdc33d2, (q31_t)0xf58adaf0, (q31_t)0xda2762, (q31_t)0xf59740e5,
+    (q31_t)0xd81d61, (q31_t)0xf5a3a740, (q31_t)0xd615cf, (q31_t)0xf5b00e02,
+    (q31_t)0xd410ad, (q31_t)0xf5bc7529, (q31_t)0xd20dfa, (q31_t)0xf5c8dcb6,
+    (q31_t)0xd00db6, (q31_t)0xf5d544a7, (q31_t)0xce0fe3, (q31_t)0xf5e1acfd,
+    (q31_t)0xcc147f, (q31_t)0xf5ee15b7, (q31_t)0xca1b8a, (q31_t)0xf5fa7ed4,
+    (q31_t)0xc82506, (q31_t)0xf606e854, (q31_t)0xc630f2, (q31_t)0xf6135237,
+    (q31_t)0xc43f4d, (q31_t)0xf61fbc7b, (q31_t)0xc25019, (q31_t)0xf62c2721,
+    (q31_t)0xc06355, (q31_t)0xf6389228, (q31_t)0xbe7901, (q31_t)0xf644fd8f,
+    (q31_t)0xbc911d, (q31_t)0xf6516956, (q31_t)0xbaabaa, (q31_t)0xf65dd57d,
+    (q31_t)0xb8c8a7, (q31_t)0xf66a4203, (q31_t)0xb6e815, (q31_t)0xf676aee8,
+    (q31_t)0xb509f3, (q31_t)0xf6831c2b, (q31_t)0xb32e42, (q31_t)0xf68f89cb,
+    (q31_t)0xb15502, (q31_t)0xf69bf7c9, (q31_t)0xaf7e33, (q31_t)0xf6a86623,
+    (q31_t)0xada9d4, (q31_t)0xf6b4d4d9, (q31_t)0xabd7e6, (q31_t)0xf6c143ec,
+    (q31_t)0xaa086a, (q31_t)0xf6cdb359, (q31_t)0xa83b5e, (q31_t)0xf6da2321,
+    (q31_t)0xa670c4, (q31_t)0xf6e69344, (q31_t)0xa4a89b, (q31_t)0xf6f303c0,
+    (q31_t)0xa2e2e3, (q31_t)0xf6ff7496, (q31_t)0xa11f9d, (q31_t)0xf70be5c4,
+    (q31_t)0x9f5ec8, (q31_t)0xf718574b, (q31_t)0x9da065, (q31_t)0xf724c92a,
+    (q31_t)0x9be473, (q31_t)0xf7313b60, (q31_t)0x9a2af3, (q31_t)0xf73daded,
+    (q31_t)0x9873e4, (q31_t)0xf74a20d0, (q31_t)0x96bf48, (q31_t)0xf756940a,
+    (q31_t)0x950d1d, (q31_t)0xf7630799, (q31_t)0x935d64, (q31_t)0xf76f7b7d,
+    (q31_t)0x91b01d, (q31_t)0xf77befb5, (q31_t)0x900548, (q31_t)0xf7886442,
+    (q31_t)0x8e5ce5, (q31_t)0xf794d922, (q31_t)0x8cb6f5, (q31_t)0xf7a14e55,
+    (q31_t)0x8b1376, (q31_t)0xf7adc3db, (q31_t)0x89726a, (q31_t)0xf7ba39b3,
+    (q31_t)0x87d3d0, (q31_t)0xf7c6afdc, (q31_t)0x8637a9, (q31_t)0xf7d32657,
+    (q31_t)0x849df4, (q31_t)0xf7df9d22, (q31_t)0x8306b2, (q31_t)0xf7ec143e,
+    (q31_t)0x8171e2, (q31_t)0xf7f88ba9, (q31_t)0x7fdf85, (q31_t)0xf8050364,
+    (q31_t)0x7e4f9b, (q31_t)0xf8117b6d, (q31_t)0x7cc223, (q31_t)0xf81df3c5,
+    (q31_t)0x7b371e, (q31_t)0xf82a6c6a, (q31_t)0x79ae8c, (q31_t)0xf836e55d,
+    (q31_t)0x78286e, (q31_t)0xf8435e9d, (q31_t)0x76a4c2, (q31_t)0xf84fd829,
+    (q31_t)0x752389, (q31_t)0xf85c5201, (q31_t)0x73a4c3, (q31_t)0xf868cc24,
+    (q31_t)0x722871, (q31_t)0xf8754692, (q31_t)0x70ae92, (q31_t)0xf881c14b,
+    (q31_t)0x6f3726, (q31_t)0xf88e3c4d, (q31_t)0x6dc22e, (q31_t)0xf89ab799,
+    (q31_t)0x6c4fa8, (q31_t)0xf8a7332e, (q31_t)0x6adf97, (q31_t)0xf8b3af0c,
+    (q31_t)0x6971f9, (q31_t)0xf8c02b31, (q31_t)0x6806ce, (q31_t)0xf8cca79e,
+    (q31_t)0x669e18, (q31_t)0xf8d92452, (q31_t)0x6537d4, (q31_t)0xf8e5a14d,
+    (q31_t)0x63d405, (q31_t)0xf8f21e8e, (q31_t)0x6272aa, (q31_t)0xf8fe9c15,
+    (q31_t)0x6113c2, (q31_t)0xf90b19e0, (q31_t)0x5fb74e, (q31_t)0xf91797f0,
+    (q31_t)0x5e5d4e, (q31_t)0xf9241645, (q31_t)0x5d05c3, (q31_t)0xf93094dd,
+    (q31_t)0x5bb0ab, (q31_t)0xf93d13b8, (q31_t)0x5a5e07, (q31_t)0xf94992d7,
+    (q31_t)0x590dd8, (q31_t)0xf9561237, (q31_t)0x57c01d, (q31_t)0xf96291d9,
+    (q31_t)0x5674d6, (q31_t)0xf96f11bc, (q31_t)0x552c03, (q31_t)0xf97b91e1,
+    (q31_t)0x53e5a5, (q31_t)0xf9881245, (q31_t)0x52a1bb, (q31_t)0xf99492ea,
+    (q31_t)0x516045, (q31_t)0xf9a113cd, (q31_t)0x502145, (q31_t)0xf9ad94f0,
+    (q31_t)0x4ee4b8, (q31_t)0xf9ba1651, (q31_t)0x4daaa1, (q31_t)0xf9c697f0,
+    (q31_t)0x4c72fe, (q31_t)0xf9d319cc, (q31_t)0x4b3dcf, (q31_t)0xf9df9be6,
+    (q31_t)0x4a0b16, (q31_t)0xf9ec1e3b, (q31_t)0x48dad1, (q31_t)0xf9f8a0cd,
+    (q31_t)0x47ad01, (q31_t)0xfa05239a, (q31_t)0x4681a6, (q31_t)0xfa11a6a3,
+    (q31_t)0x4558c0, (q31_t)0xfa1e29e5, (q31_t)0x44324f, (q31_t)0xfa2aad62,
+    (q31_t)0x430e53, (q31_t)0xfa373119, (q31_t)0x41eccc, (q31_t)0xfa43b508,
+    (q31_t)0x40cdba, (q31_t)0xfa503930, (q31_t)0x3fb11d, (q31_t)0xfa5cbd91,
+    (q31_t)0x3e96f6, (q31_t)0xfa694229, (q31_t)0x3d7f44, (q31_t)0xfa75c6f8,
+    (q31_t)0x3c6a07, (q31_t)0xfa824bfd, (q31_t)0x3b573f, (q31_t)0xfa8ed139,
+    (q31_t)0x3a46ed, (q31_t)0xfa9b56ab, (q31_t)0x393910, (q31_t)0xfaa7dc52,
+    (q31_t)0x382da8, (q31_t)0xfab4622d, (q31_t)0x3724b6, (q31_t)0xfac0e83d,
+    (q31_t)0x361e3a, (q31_t)0xfacd6e81, (q31_t)0x351a33, (q31_t)0xfad9f4f8,
+    (q31_t)0x3418a2, (q31_t)0xfae67ba2, (q31_t)0x331986, (q31_t)0xfaf3027e,
+    (q31_t)0x321ce0, (q31_t)0xfaff898c, (q31_t)0x3122b0, (q31_t)0xfb0c10cb,
+    (q31_t)0x302af5, (q31_t)0xfb18983b, (q31_t)0x2f35b1, (q31_t)0xfb251fdc,
+    (q31_t)0x2e42e2, (q31_t)0xfb31a7ac, (q31_t)0x2d5289, (q31_t)0xfb3e2fac,
+    (q31_t)0x2c64a6, (q31_t)0xfb4ab7db, (q31_t)0x2b7939, (q31_t)0xfb574039,
+    (q31_t)0x2a9042, (q31_t)0xfb63c8c4, (q31_t)0x29a9c1, (q31_t)0xfb70517d,
+    (q31_t)0x28c5b6, (q31_t)0xfb7cda63, (q31_t)0x27e421, (q31_t)0xfb896375,
+    (q31_t)0x270502, (q31_t)0xfb95ecb4, (q31_t)0x262859, (q31_t)0xfba2761e,
+    (q31_t)0x254e27, (q31_t)0xfbaeffb3, (q31_t)0x24766a, (q31_t)0xfbbb8973,
+    (q31_t)0x23a124, (q31_t)0xfbc8135c, (q31_t)0x22ce54, (q31_t)0xfbd49d70,
+    (q31_t)0x21fdfb, (q31_t)0xfbe127ac, (q31_t)0x213018, (q31_t)0xfbedb212,
+    (q31_t)0x2064ab, (q31_t)0xfbfa3c9f, (q31_t)0x1f9bb5, (q31_t)0xfc06c754,
+    (q31_t)0x1ed535, (q31_t)0xfc135231, (q31_t)0x1e112b, (q31_t)0xfc1fdd34,
+    (q31_t)0x1d4f99, (q31_t)0xfc2c685d, (q31_t)0x1c907c, (q31_t)0xfc38f3ac,
+    (q31_t)0x1bd3d6, (q31_t)0xfc457f21, (q31_t)0x1b19a7, (q31_t)0xfc520aba,
+    (q31_t)0x1a61ee, (q31_t)0xfc5e9678, (q31_t)0x19acac, (q31_t)0xfc6b2259,
+    (q31_t)0x18f9e1, (q31_t)0xfc77ae5e, (q31_t)0x18498c, (q31_t)0xfc843a85,
+    (q31_t)0x179bae, (q31_t)0xfc90c6cf, (q31_t)0x16f047, (q31_t)0xfc9d533b,
+    (q31_t)0x164757, (q31_t)0xfca9dfc8, (q31_t)0x15a0dd, (q31_t)0xfcb66c77,
+    (q31_t)0x14fcda, (q31_t)0xfcc2f945, (q31_t)0x145b4e, (q31_t)0xfccf8634,
+    (q31_t)0x13bc39, (q31_t)0xfcdc1342, (q31_t)0x131f9b, (q31_t)0xfce8a06f,
+    (q31_t)0x128574, (q31_t)0xfcf52dbb, (q31_t)0x11edc3, (q31_t)0xfd01bb24,
+    (q31_t)0x11588a, (q31_t)0xfd0e48ab, (q31_t)0x10c5c7, (q31_t)0xfd1ad650,
+    (q31_t)0x10357c, (q31_t)0xfd276410, (q31_t)0xfa7a8, (q31_t)0xfd33f1ed,
+    (q31_t)0xf1c4a, (q31_t)0xfd407fe6, (q31_t)0xe9364, (q31_t)0xfd4d0df9,
+    (q31_t)0xe0cf5, (q31_t)0xfd599c28, (q31_t)0xd88fd, (q31_t)0xfd662a70,
+    (q31_t)0xd077c, (q31_t)0xfd72b8d2, (q31_t)0xc8872, (q31_t)0xfd7f474d,
+    (q31_t)0xc0be0, (q31_t)0xfd8bd5e1, (q31_t)0xb91c4, (q31_t)0xfd98648d,
+    (q31_t)0xb1a20, (q31_t)0xfda4f351, (q31_t)0xaa4f3, (q31_t)0xfdb1822c,
+    (q31_t)0xa323d, (q31_t)0xfdbe111e, (q31_t)0x9c1ff, (q31_t)0xfdcaa027,
+    (q31_t)0x95438, (q31_t)0xfdd72f45, (q31_t)0x8e8e8, (q31_t)0xfde3be78,
+    (q31_t)0x8800f, (q31_t)0xfdf04dc0, (q31_t)0x819ae, (q31_t)0xfdfcdd1d,
+    (q31_t)0x7b5c4, (q31_t)0xfe096c8d, (q31_t)0x75452, (q31_t)0xfe15fc11,
+    (q31_t)0x6f556, (q31_t)0xfe228ba7, (q31_t)0x698d3, (q31_t)0xfe2f1b50,
+    (q31_t)0x63ec6, (q31_t)0xfe3bab0b, (q31_t)0x5e731, (q31_t)0xfe483ad8,
+    (q31_t)0x59214, (q31_t)0xfe54cab5, (q31_t)0x53f6e, (q31_t)0xfe615aa3,
+    (q31_t)0x4ef3f, (q31_t)0xfe6deaa1, (q31_t)0x4a188, (q31_t)0xfe7a7aae,
+    (q31_t)0x45648, (q31_t)0xfe870aca, (q31_t)0x40d80, (q31_t)0xfe939af5,
+    (q31_t)0x3c72f, (q31_t)0xfea02b2e, (q31_t)0x38356, (q31_t)0xfeacbb74,
+    (q31_t)0x341f4, (q31_t)0xfeb94bc8, (q31_t)0x3030a, (q31_t)0xfec5dc28,
+    (q31_t)0x2c697, (q31_t)0xfed26c94, (q31_t)0x28c9c, (q31_t)0xfedefd0c,
+    (q31_t)0x25519, (q31_t)0xfeeb8d8f, (q31_t)0x2200d, (q31_t)0xfef81e1d,
+    (q31_t)0x1ed78, (q31_t)0xff04aeb5, (q31_t)0x1bd5c, (q31_t)0xff113f56,
+    (q31_t)0x18fb6, (q31_t)0xff1dd001, (q31_t)0x16489, (q31_t)0xff2a60b4,
+    (q31_t)0x13bd3, (q31_t)0xff36f170, (q31_t)0x11594, (q31_t)0xff438234,
+    (q31_t)0xf1ce, (q31_t)0xff5012fe, (q31_t)0xd07e, (q31_t)0xff5ca3d0,
+    (q31_t)0xb1a7, (q31_t)0xff6934a8, (q31_t)0x9547, (q31_t)0xff75c585,
+    (q31_t)0x7b5f, (q31_t)0xff825668, (q31_t)0x63ee, (q31_t)0xff8ee750,
+    (q31_t)0x4ef5, (q31_t)0xff9b783c, (q31_t)0x3c74, (q31_t)0xffa8092c,
+    (q31_t)0x2c6a, (q31_t)0xffb49a1f, (q31_t)0x1ed8, (q31_t)0xffc12b16,
+    (q31_t)0x13bd, (q31_t)0xffcdbc0f, (q31_t)0xb1a, (q31_t)0xffda4d09,
+    (q31_t)0x4ef, (q31_t)0xffe6de05, (q31_t)0x13c, (q31_t)0xfff36f02,
+    (q31_t)0x0, (q31_t)0x0, (q31_t)0x13c, (q31_t)0xc90fe,
+    (q31_t)0x4ef, (q31_t)0x1921fb, (q31_t)0xb1a, (q31_t)0x25b2f7,
+    (q31_t)0x13bd, (q31_t)0x3243f1, (q31_t)0x1ed8, (q31_t)0x3ed4ea,
+    (q31_t)0x2c6a, (q31_t)0x4b65e1, (q31_t)0x3c74, (q31_t)0x57f6d4,
+    (q31_t)0x4ef5, (q31_t)0x6487c4, (q31_t)0x63ee, (q31_t)0x7118b0,
+    (q31_t)0x7b5f, (q31_t)0x7da998, (q31_t)0x9547, (q31_t)0x8a3a7b,
+    (q31_t)0xb1a7, (q31_t)0x96cb58, (q31_t)0xd07e, (q31_t)0xa35c30,
+    (q31_t)0xf1ce, (q31_t)0xafed02, (q31_t)0x11594, (q31_t)0xbc7dcc,
+    (q31_t)0x13bd3, (q31_t)0xc90e90, (q31_t)0x16489, (q31_t)0xd59f4c,
+    (q31_t)0x18fb6, (q31_t)0xe22fff, (q31_t)0x1bd5c, (q31_t)0xeec0aa,
+    (q31_t)0x1ed78, (q31_t)0xfb514b, (q31_t)0x2200d, (q31_t)0x107e1e3,
+    (q31_t)0x25519, (q31_t)0x1147271, (q31_t)0x28c9c, (q31_t)0x12102f4,
+    (q31_t)0x2c697, (q31_t)0x12d936c, (q31_t)0x3030a, (q31_t)0x13a23d8,
+    (q31_t)0x341f4, (q31_t)0x146b438, (q31_t)0x38356, (q31_t)0x153448c,
+    (q31_t)0x3c72f, (q31_t)0x15fd4d2, (q31_t)0x40d80, (q31_t)0x16c650b,
+    (q31_t)0x45648, (q31_t)0x178f536, (q31_t)0x4a188, (q31_t)0x1858552,
+    (q31_t)0x4ef3f, (q31_t)0x192155f, (q31_t)0x53f6e, (q31_t)0x19ea55d,
+    (q31_t)0x59214, (q31_t)0x1ab354b, (q31_t)0x5e731, (q31_t)0x1b7c528,
+    (q31_t)0x63ec6, (q31_t)0x1c454f5, (q31_t)0x698d3, (q31_t)0x1d0e4b0,
+    (q31_t)0x6f556, (q31_t)0x1dd7459, (q31_t)0x75452, (q31_t)0x1ea03ef,
+    (q31_t)0x7b5c4, (q31_t)0x1f69373, (q31_t)0x819ae, (q31_t)0x20322e3,
+    (q31_t)0x8800f, (q31_t)0x20fb240, (q31_t)0x8e8e8, (q31_t)0x21c4188,
+    (q31_t)0x95438, (q31_t)0x228d0bb, (q31_t)0x9c1ff, (q31_t)0x2355fd9,
+    (q31_t)0xa323d, (q31_t)0x241eee2, (q31_t)0xaa4f3, (q31_t)0x24e7dd4,
+    (q31_t)0xb1a20, (q31_t)0x25b0caf, (q31_t)0xb91c4, (q31_t)0x2679b73,
+    (q31_t)0xc0be0, (q31_t)0x2742a1f, (q31_t)0xc8872, (q31_t)0x280b8b3,
+    (q31_t)0xd077c, (q31_t)0x28d472e, (q31_t)0xd88fd, (q31_t)0x299d590,
+    (q31_t)0xe0cf5, (q31_t)0x2a663d8, (q31_t)0xe9364, (q31_t)0x2b2f207,
+    (q31_t)0xf1c4a, (q31_t)0x2bf801a, (q31_t)0xfa7a8, (q31_t)0x2cc0e13,
+    (q31_t)0x10357c, (q31_t)0x2d89bf0, (q31_t)0x10c5c7, (q31_t)0x2e529b0,
+    (q31_t)0x11588a, (q31_t)0x2f1b755, (q31_t)0x11edc3, (q31_t)0x2fe44dc,
+    (q31_t)0x128574, (q31_t)0x30ad245, (q31_t)0x131f9b, (q31_t)0x3175f91,
+    (q31_t)0x13bc39, (q31_t)0x323ecbe, (q31_t)0x145b4e, (q31_t)0x33079cc,
+    (q31_t)0x14fcda, (q31_t)0x33d06bb, (q31_t)0x15a0dd, (q31_t)0x3499389,
+    (q31_t)0x164757, (q31_t)0x3562038, (q31_t)0x16f047, (q31_t)0x362acc5,
+    (q31_t)0x179bae, (q31_t)0x36f3931, (q31_t)0x18498c, (q31_t)0x37bc57b,
+    (q31_t)0x18f9e1, (q31_t)0x38851a2, (q31_t)0x19acac, (q31_t)0x394dda7,
+    (q31_t)0x1a61ee, (q31_t)0x3a16988, (q31_t)0x1b19a7, (q31_t)0x3adf546,
+    (q31_t)0x1bd3d6, (q31_t)0x3ba80df, (q31_t)0x1c907c, (q31_t)0x3c70c54,
+    (q31_t)0x1d4f99, (q31_t)0x3d397a3, (q31_t)0x1e112b, (q31_t)0x3e022cc,
+    (q31_t)0x1ed535, (q31_t)0x3ecadcf, (q31_t)0x1f9bb5, (q31_t)0x3f938ac,
+    (q31_t)0x2064ab, (q31_t)0x405c361, (q31_t)0x213018, (q31_t)0x4124dee,
+    (q31_t)0x21fdfb, (q31_t)0x41ed854, (q31_t)0x22ce54, (q31_t)0x42b6290,
+    (q31_t)0x23a124, (q31_t)0x437eca4, (q31_t)0x24766a, (q31_t)0x444768d,
+    (q31_t)0x254e27, (q31_t)0x451004d, (q31_t)0x262859, (q31_t)0x45d89e2,
+    (q31_t)0x270502, (q31_t)0x46a134c, (q31_t)0x27e421, (q31_t)0x4769c8b,
+    (q31_t)0x28c5b6, (q31_t)0x483259d, (q31_t)0x29a9c1, (q31_t)0x48fae83,
+    (q31_t)0x2a9042, (q31_t)0x49c373c, (q31_t)0x2b7939, (q31_t)0x4a8bfc7,
+    (q31_t)0x2c64a6, (q31_t)0x4b54825, (q31_t)0x2d5289, (q31_t)0x4c1d054,
+    (q31_t)0x2e42e2, (q31_t)0x4ce5854, (q31_t)0x2f35b1, (q31_t)0x4dae024,
+    (q31_t)0x302af5, (q31_t)0x4e767c5, (q31_t)0x3122b0, (q31_t)0x4f3ef35,
+    (q31_t)0x321ce0, (q31_t)0x5007674, (q31_t)0x331986, (q31_t)0x50cfd82,
+    (q31_t)0x3418a2, (q31_t)0x519845e, (q31_t)0x351a33, (q31_t)0x5260b08,
+    (q31_t)0x361e3a, (q31_t)0x532917f, (q31_t)0x3724b6, (q31_t)0x53f17c3,
+    (q31_t)0x382da8, (q31_t)0x54b9dd3, (q31_t)0x393910, (q31_t)0x55823ae,
+    (q31_t)0x3a46ed, (q31_t)0x564a955, (q31_t)0x3b573f, (q31_t)0x5712ec7,
+    (q31_t)0x3c6a07, (q31_t)0x57db403, (q31_t)0x3d7f44, (q31_t)0x58a3908,
+    (q31_t)0x3e96f6, (q31_t)0x596bdd7, (q31_t)0x3fb11d, (q31_t)0x5a3426f,
+    (q31_t)0x40cdba, (q31_t)0x5afc6d0, (q31_t)0x41eccc, (q31_t)0x5bc4af8,
+    (q31_t)0x430e53, (q31_t)0x5c8cee7, (q31_t)0x44324f, (q31_t)0x5d5529e,
+    (q31_t)0x4558c0, (q31_t)0x5e1d61b, (q31_t)0x4681a6, (q31_t)0x5ee595d,
+    (q31_t)0x47ad01, (q31_t)0x5fadc66, (q31_t)0x48dad1, (q31_t)0x6075f33,
+    (q31_t)0x4a0b16, (q31_t)0x613e1c5, (q31_t)0x4b3dcf, (q31_t)0x620641a,
+    (q31_t)0x4c72fe, (q31_t)0x62ce634, (q31_t)0x4daaa1, (q31_t)0x6396810,
+    (q31_t)0x4ee4b8, (q31_t)0x645e9af, (q31_t)0x502145, (q31_t)0x6526b10,
+    (q31_t)0x516045, (q31_t)0x65eec33, (q31_t)0x52a1bb, (q31_t)0x66b6d16,
+    (q31_t)0x53e5a5, (q31_t)0x677edbb, (q31_t)0x552c03, (q31_t)0x6846e1f,
+    (q31_t)0x5674d6, (q31_t)0x690ee44, (q31_t)0x57c01d, (q31_t)0x69d6e27,
+    (q31_t)0x590dd8, (q31_t)0x6a9edc9, (q31_t)0x5a5e07, (q31_t)0x6b66d29,
+    (q31_t)0x5bb0ab, (q31_t)0x6c2ec48, (q31_t)0x5d05c3, (q31_t)0x6cf6b23,
+    (q31_t)0x5e5d4e, (q31_t)0x6dbe9bb, (q31_t)0x5fb74e, (q31_t)0x6e86810,
+    (q31_t)0x6113c2, (q31_t)0x6f4e620, (q31_t)0x6272aa, (q31_t)0x70163eb,
+    (q31_t)0x63d405, (q31_t)0x70de172, (q31_t)0x6537d4, (q31_t)0x71a5eb3,
+    (q31_t)0x669e18, (q31_t)0x726dbae, (q31_t)0x6806ce, (q31_t)0x7335862,
+    (q31_t)0x6971f9, (q31_t)0x73fd4cf, (q31_t)0x6adf97, (q31_t)0x74c50f4,
+    (q31_t)0x6c4fa8, (q31_t)0x758ccd2, (q31_t)0x6dc22e, (q31_t)0x7654867,
+    (q31_t)0x6f3726, (q31_t)0x771c3b3, (q31_t)0x70ae92, (q31_t)0x77e3eb5,
+    (q31_t)0x722871, (q31_t)0x78ab96e, (q31_t)0x73a4c3, (q31_t)0x79733dc,
+    (q31_t)0x752389, (q31_t)0x7a3adff, (q31_t)0x76a4c2, (q31_t)0x7b027d7,
+    (q31_t)0x78286e, (q31_t)0x7bca163, (q31_t)0x79ae8c, (q31_t)0x7c91aa3,
+    (q31_t)0x7b371e, (q31_t)0x7d59396, (q31_t)0x7cc223, (q31_t)0x7e20c3b,
+    (q31_t)0x7e4f9b, (q31_t)0x7ee8493, (q31_t)0x7fdf85, (q31_t)0x7fafc9c,
+    (q31_t)0x8171e2, (q31_t)0x8077457, (q31_t)0x8306b2, (q31_t)0x813ebc2,
+    (q31_t)0x849df4, (q31_t)0x82062de, (q31_t)0x8637a9, (q31_t)0x82cd9a9,
+    (q31_t)0x87d3d0, (q31_t)0x8395024, (q31_t)0x89726a, (q31_t)0x845c64d,
+    (q31_t)0x8b1376, (q31_t)0x8523c25, (q31_t)0x8cb6f5, (q31_t)0x85eb1ab,
+    (q31_t)0x8e5ce5, (q31_t)0x86b26de, (q31_t)0x900548, (q31_t)0x8779bbe,
+    (q31_t)0x91b01d, (q31_t)0x884104b, (q31_t)0x935d64, (q31_t)0x8908483,
+    (q31_t)0x950d1d, (q31_t)0x89cf867, (q31_t)0x96bf48, (q31_t)0x8a96bf6,
+    (q31_t)0x9873e4, (q31_t)0x8b5df30, (q31_t)0x9a2af3, (q31_t)0x8c25213,
+    (q31_t)0x9be473, (q31_t)0x8cec4a0, (q31_t)0x9da065, (q31_t)0x8db36d6,
+    (q31_t)0x9f5ec8, (q31_t)0x8e7a8b5, (q31_t)0xa11f9d, (q31_t)0x8f41a3c,
+    (q31_t)0xa2e2e3, (q31_t)0x9008b6a, (q31_t)0xa4a89b, (q31_t)0x90cfc40,
+    (q31_t)0xa670c4, (q31_t)0x9196cbc, (q31_t)0xa83b5e, (q31_t)0x925dcdf,
+    (q31_t)0xaa086a, (q31_t)0x9324ca7, (q31_t)0xabd7e6, (q31_t)0x93ebc14,
+    (q31_t)0xada9d4, (q31_t)0x94b2b27, (q31_t)0xaf7e33, (q31_t)0x95799dd,
+    (q31_t)0xb15502, (q31_t)0x9640837, (q31_t)0xb32e42, (q31_t)0x9707635,
+    (q31_t)0xb509f3, (q31_t)0x97ce3d5, (q31_t)0xb6e815, (q31_t)0x9895118,
+    (q31_t)0xb8c8a7, (q31_t)0x995bdfd, (q31_t)0xbaabaa, (q31_t)0x9a22a83,
+    (q31_t)0xbc911d, (q31_t)0x9ae96aa, (q31_t)0xbe7901, (q31_t)0x9bb0271,
+    (q31_t)0xc06355, (q31_t)0x9c76dd8, (q31_t)0xc25019, (q31_t)0x9d3d8df,
+    (q31_t)0xc43f4d, (q31_t)0x9e04385, (q31_t)0xc630f2, (q31_t)0x9ecadc9,
+    (q31_t)0xc82506, (q31_t)0x9f917ac, (q31_t)0xca1b8a, (q31_t)0xa05812c,
+    (q31_t)0xcc147f, (q31_t)0xa11ea49, (q31_t)0xce0fe3, (q31_t)0xa1e5303,
+    (q31_t)0xd00db6, (q31_t)0xa2abb59, (q31_t)0xd20dfa, (q31_t)0xa37234a,
+    (q31_t)0xd410ad, (q31_t)0xa438ad7, (q31_t)0xd615cf, (q31_t)0xa4ff1fe,
+    (q31_t)0xd81d61, (q31_t)0xa5c58c0, (q31_t)0xda2762, (q31_t)0xa68bf1b,
+    (q31_t)0xdc33d2, (q31_t)0xa752510, (q31_t)0xde42b2, (q31_t)0xa818a9d,
+    (q31_t)0xe05401, (q31_t)0xa8defc3, (q31_t)0xe267be, (q31_t)0xa9a5480,
+    (q31_t)0xe47deb, (q31_t)0xaa6b8d5, (q31_t)0xe69686, (q31_t)0xab31cc1,
+    (q31_t)0xe8b190, (q31_t)0xabf8043, (q31_t)0xeacf09, (q31_t)0xacbe35b,
+    (q31_t)0xeceef1, (q31_t)0xad84609, (q31_t)0xef1147, (q31_t)0xae4a84b,
+    (q31_t)0xf1360b, (q31_t)0xaf10a22, (q31_t)0xf35d3e, (q31_t)0xafd6b8d,
+    (q31_t)0xf586df, (q31_t)0xb09cc8c, (q31_t)0xf7b2ee, (q31_t)0xb162d1d,
+    (q31_t)0xf9e16b, (q31_t)0xb228d42, (q31_t)0xfc1257, (q31_t)0xb2eecf8,
+    (q31_t)0xfe45b0, (q31_t)0xb3b4c40, (q31_t)0x1007b77, (q31_t)0xb47ab19,
+    (q31_t)0x102b3ac, (q31_t)0xb540982, (q31_t)0x104ee4f, (q31_t)0xb60677c,
+    (q31_t)0x1072b5f, (q31_t)0xb6cc506, (q31_t)0x1096add, (q31_t)0xb79221f,
+    (q31_t)0x10bacc8, (q31_t)0xb857ec7, (q31_t)0x10df120, (q31_t)0xb91dafc,
+    (q31_t)0x11037e6, (q31_t)0xb9e36c0, (q31_t)0x1128119, (q31_t)0xbaa9211,
+    (q31_t)0x114ccb9, (q31_t)0xbb6ecef, (q31_t)0x1171ac6, (q31_t)0xbc34759,
+    (q31_t)0x1196b3f, (q31_t)0xbcfa150, (q31_t)0x11bbe26, (q31_t)0xbdbfad1,
+    (q31_t)0x11e1379, (q31_t)0xbe853de, (q31_t)0x1206b39, (q31_t)0xbf4ac75,
+    (q31_t)0x122c566, (q31_t)0xc010496, (q31_t)0x12521ff, (q31_t)0xc0d5c41,
+    (q31_t)0x1278104, (q31_t)0xc19b374, (q31_t)0x129e276, (q31_t)0xc260a31,
+    (q31_t)0x12c4653, (q31_t)0xc326075, (q31_t)0x12eac9d, (q31_t)0xc3eb641,
+    (q31_t)0x1311553, (q31_t)0xc4b0b94, (q31_t)0x1338075, (q31_t)0xc57606e,
+    (q31_t)0x135ee02, (q31_t)0xc63b4ce, (q31_t)0x1385dfb, (q31_t)0xc7008b3,
+    (q31_t)0x13ad060, (q31_t)0xc7c5c1e, (q31_t)0x13d4530, (q31_t)0xc88af0e,
+    (q31_t)0x13fbc6c, (q31_t)0xc950182, (q31_t)0x1423613, (q31_t)0xca1537a,
+    (q31_t)0x144b225, (q31_t)0xcada4f5, (q31_t)0x14730a3, (q31_t)0xcb9f5f3,
+    (q31_t)0x149b18b, (q31_t)0xcc64673, (q31_t)0x14c34df, (q31_t)0xcd29676,
+    (q31_t)0x14eba9d, (q31_t)0xcdee5f9, (q31_t)0x15142c6, (q31_t)0xceb34fe,
+    (q31_t)0x153cd5a, (q31_t)0xcf78383, (q31_t)0x1565a58, (q31_t)0xd03d189,
+    (q31_t)0x158e9c1, (q31_t)0xd101f0e, (q31_t)0x15b7b94, (q31_t)0xd1c6c11,
+    (q31_t)0x15e0fd1, (q31_t)0xd28b894, (q31_t)0x160a678, (q31_t)0xd350495,
+    (q31_t)0x1633f8a, (q31_t)0xd415013, (q31_t)0x165db05, (q31_t)0xd4d9b0e,
+    (q31_t)0x16878eb, (q31_t)0xd59e586, (q31_t)0x16b193a, (q31_t)0xd662f7b,
+    (q31_t)0x16dbbf3, (q31_t)0xd7278eb, (q31_t)0x1706115, (q31_t)0xd7ec1d6,
+    (q31_t)0x17308a1, (q31_t)0xd8b0a3d, (q31_t)0x175b296, (q31_t)0xd97521d,
+    (q31_t)0x1785ef4, (q31_t)0xda39978, (q31_t)0x17b0dbb, (q31_t)0xdafe04b,
+    (q31_t)0x17dbeec, (q31_t)0xdbc2698, (q31_t)0x1807285, (q31_t)0xdc86c5d,
+    (q31_t)0x1832888, (q31_t)0xdd4b19a, (q31_t)0x185e0f3, (q31_t)0xde0f64f,
+    (q31_t)0x1889bc6, (q31_t)0xded3a7b, (q31_t)0x18b5903, (q31_t)0xdf97e1d,
+    (q31_t)0x18e18a7, (q31_t)0xe05c135, (q31_t)0x190dab4, (q31_t)0xe1203c3,
+    (q31_t)0x1939f29, (q31_t)0xe1e45c6, (q31_t)0x1966606, (q31_t)0xe2a873e,
+    (q31_t)0x1992f4c, (q31_t)0xe36c82a, (q31_t)0x19bfaf9, (q31_t)0xe430889,
+    (q31_t)0x19ec90d, (q31_t)0xe4f485c, (q31_t)0x1a1998a, (q31_t)0xe5b87a2,
+    (q31_t)0x1a46c6e, (q31_t)0xe67c65a, (q31_t)0x1a741b9, (q31_t)0xe740483,
+    (q31_t)0x1aa196c, (q31_t)0xe80421e, (q31_t)0x1acf386, (q31_t)0xe8c7f2a,
+    (q31_t)0x1afd007, (q31_t)0xe98bba7, (q31_t)0x1b2aef0, (q31_t)0xea4f793,
+    (q31_t)0x1b5903f, (q31_t)0xeb132ef, (q31_t)0x1b873f5, (q31_t)0xebd6db9,
+    (q31_t)0x1bb5a11, (q31_t)0xec9a7f3, (q31_t)0x1be4294, (q31_t)0xed5e19a,
+    (q31_t)0x1c12d7e, (q31_t)0xee21aaf, (q31_t)0x1c41ace, (q31_t)0xeee5331,
+    (q31_t)0x1c70a84, (q31_t)0xefa8b20, (q31_t)0x1c9fca0, (q31_t)0xf06c27a,
+    (q31_t)0x1ccf122, (q31_t)0xf12f941, (q31_t)0x1cfe80a, (q31_t)0xf1f2f73,
+    (q31_t)0x1d2e158, (q31_t)0xf2b650f, (q31_t)0x1d5dd0c, (q31_t)0xf379a16,
+    (q31_t)0x1d8db25, (q31_t)0xf43ce86, (q31_t)0x1dbdba3, (q31_t)0xf500260,
+    (q31_t)0x1dede87, (q31_t)0xf5c35a3, (q31_t)0x1e1e3d0, (q31_t)0xf68684e,
+    (q31_t)0x1e4eb7e, (q31_t)0xf749a61, (q31_t)0x1e7f591, (q31_t)0xf80cbdc,
+    (q31_t)0x1eb0209, (q31_t)0xf8cfcbe, (q31_t)0x1ee10e5, (q31_t)0xf992d06,
+    (q31_t)0x1f12227, (q31_t)0xfa55cb4, (q31_t)0x1f435cc, (q31_t)0xfb18bc8,
+    (q31_t)0x1f74bd6, (q31_t)0xfbdba40, (q31_t)0x1fa6445, (q31_t)0xfc9e81e,
+    (q31_t)0x1fd7f17, (q31_t)0xfd6155f, (q31_t)0x2009c4e, (q31_t)0xfe24205,
+    (q31_t)0x203bbe8, (q31_t)0xfee6e0d, (q31_t)0x206dde6, (q31_t)0xffa9979,
+    (q31_t)0x20a0248, (q31_t)0x1006c446, (q31_t)0x20d290d, (q31_t)0x1012ee76,
+    (q31_t)0x2105236, (q31_t)0x101f1807, (q31_t)0x2137dc2, (q31_t)0x102b40f8,
+    (q31_t)0x216abb1, (q31_t)0x1037694b, (q31_t)0x219dc03, (q31_t)0x104390fd,
+    (q31_t)0x21d0eb8, (q31_t)0x104fb80e, (q31_t)0x22043d0, (q31_t)0x105bde7f,
+    (q31_t)0x2237b4b, (q31_t)0x1068044e, (q31_t)0x226b528, (q31_t)0x1074297b,
+    (q31_t)0x229f167, (q31_t)0x10804e06, (q31_t)0x22d3009, (q31_t)0x108c71ee,
+    (q31_t)0x230710d, (q31_t)0x10989532, (q31_t)0x233b473, (q31_t)0x10a4b7d3,
+    (q31_t)0x236fa3b, (q31_t)0x10b0d9d0, (q31_t)0x23a4265, (q31_t)0x10bcfb28,
+    (q31_t)0x23d8cf1, (q31_t)0x10c91bda, (q31_t)0x240d9de, (q31_t)0x10d53be7,
+    (q31_t)0x244292c, (q31_t)0x10e15b4e, (q31_t)0x2477adc, (q31_t)0x10ed7a0e,
+    (q31_t)0x24aceed, (q31_t)0x10f99827, (q31_t)0x24e255e, (q31_t)0x1105b599,
+    (q31_t)0x2517e31, (q31_t)0x1111d263, (q31_t)0x254d965, (q31_t)0x111dee84,
+    (q31_t)0x25836f9, (q31_t)0x112a09fc, (q31_t)0x25b96ee, (q31_t)0x113624cb,
+    (q31_t)0x25ef943, (q31_t)0x11423ef0, (q31_t)0x2625df8, (q31_t)0x114e586a,
+    (q31_t)0x265c50e, (q31_t)0x115a713a, (q31_t)0x2692e83, (q31_t)0x1166895f,
+    (q31_t)0x26c9a58, (q31_t)0x1172a0d7, (q31_t)0x270088e, (q31_t)0x117eb7a4,
+    (q31_t)0x2737922, (q31_t)0x118acdc4, (q31_t)0x276ec16, (q31_t)0x1196e337,
+    (q31_t)0x27a616a, (q31_t)0x11a2f7fc, (q31_t)0x27dd91c, (q31_t)0x11af0c13,
+    (q31_t)0x281532e, (q31_t)0x11bb1f7c, (q31_t)0x284cf9f, (q31_t)0x11c73235,
+    (q31_t)0x2884e6e, (q31_t)0x11d3443f, (q31_t)0x28bcf9c, (q31_t)0x11df5599,
+    (q31_t)0x28f5329, (q31_t)0x11eb6643, (q31_t)0x292d914, (q31_t)0x11f7763c,
+    (q31_t)0x296615d, (q31_t)0x12038584, (q31_t)0x299ec05, (q31_t)0x120f941a,
+    (q31_t)0x29d790a, (q31_t)0x121ba1fd, (q31_t)0x2a1086d, (q31_t)0x1227af2e,
+    (q31_t)0x2a49a2e, (q31_t)0x1233bbac, (q31_t)0x2a82e4d, (q31_t)0x123fc776,
+    (q31_t)0x2abc4c9, (q31_t)0x124bd28c, (q31_t)0x2af5da2, (q31_t)0x1257dced,
+    (q31_t)0x2b2f8d8, (q31_t)0x1263e699, (q31_t)0x2b6966c, (q31_t)0x126fef90,
+    (q31_t)0x2ba365c, (q31_t)0x127bf7d1, (q31_t)0x2bdd8a9, (q31_t)0x1287ff5b,
+    (q31_t)0x2c17d52, (q31_t)0x1294062f, (q31_t)0x2c52459, (q31_t)0x12a00c4b,
+    (q31_t)0x2c8cdbb, (q31_t)0x12ac11af, (q31_t)0x2cc7979, (q31_t)0x12b8165b,
+    (q31_t)0x2d02794, (q31_t)0x12c41a4f, (q31_t)0x2d3d80a, (q31_t)0x12d01d89,
+    (q31_t)0x2d78add, (q31_t)0x12dc2009, (q31_t)0x2db400a, (q31_t)0x12e821cf,
+    (q31_t)0x2def794, (q31_t)0x12f422db, (q31_t)0x2e2b178, (q31_t)0x1300232c,
+    (q31_t)0x2e66db8, (q31_t)0x130c22c1, (q31_t)0x2ea2c53, (q31_t)0x1318219a,
+    (q31_t)0x2eded49, (q31_t)0x13241fb6, (q31_t)0x2f1b099, (q31_t)0x13301d16,
+    (q31_t)0x2f57644, (q31_t)0x133c19b8, (q31_t)0x2f93e4a, (q31_t)0x1348159d,
+    (q31_t)0x2fd08a9, (q31_t)0x135410c3, (q31_t)0x300d563, (q31_t)0x13600b2a,
+    (q31_t)0x304a477, (q31_t)0x136c04d2, (q31_t)0x30875e5, (q31_t)0x1377fdbb,
+    (q31_t)0x30c49ad, (q31_t)0x1383f5e3, (q31_t)0x3101fce, (q31_t)0x138fed4b,
+    (q31_t)0x313f848, (q31_t)0x139be3f2, (q31_t)0x317d31c, (q31_t)0x13a7d9d7,
+    (q31_t)0x31bb049, (q31_t)0x13b3cefa, (q31_t)0x31f8fcf, (q31_t)0x13bfc35b,
+    (q31_t)0x32371ae, (q31_t)0x13cbb6f8, (q31_t)0x32755e5, (q31_t)0x13d7a9d3,
+    (q31_t)0x32b3c75, (q31_t)0x13e39be9, (q31_t)0x32f255e, (q31_t)0x13ef8d3c,
+    (q31_t)0x333109e, (q31_t)0x13fb7dc9, (q31_t)0x336fe37, (q31_t)0x14076d91,
+    (q31_t)0x33aee27, (q31_t)0x14135c94, (q31_t)0x33ee070, (q31_t)0x141f4ad1,
+    (q31_t)0x342d510, (q31_t)0x142b3846, (q31_t)0x346cc07, (q31_t)0x143724f5,
+    (q31_t)0x34ac556, (q31_t)0x144310dd, (q31_t)0x34ec0fc, (q31_t)0x144efbfc,
+    (q31_t)0x352bef9, (q31_t)0x145ae653, (q31_t)0x356bf4d, (q31_t)0x1466cfe1,
+    (q31_t)0x35ac1f7, (q31_t)0x1472b8a5, (q31_t)0x35ec6f8, (q31_t)0x147ea0a0,
+    (q31_t)0x362ce50, (q31_t)0x148a87d1, (q31_t)0x366d7fd, (q31_t)0x14966e36,
+    (q31_t)0x36ae401, (q31_t)0x14a253d1, (q31_t)0x36ef25b, (q31_t)0x14ae38a0,
+    (q31_t)0x373030a, (q31_t)0x14ba1ca3, (q31_t)0x377160f, (q31_t)0x14c5ffd9,
+    (q31_t)0x37b2b6a, (q31_t)0x14d1e242, (q31_t)0x37f4319, (q31_t)0x14ddc3de,
+    (q31_t)0x3835d1e, (q31_t)0x14e9a4ac, (q31_t)0x3877978, (q31_t)0x14f584ac,
+    (q31_t)0x38b9827, (q31_t)0x150163dc, (q31_t)0x38fb92a, (q31_t)0x150d423d,
+    (q31_t)0x393dc82, (q31_t)0x15191fcf, (q31_t)0x398022f, (q31_t)0x1524fc90,
+    (q31_t)0x39c2a2f, (q31_t)0x1530d881, (q31_t)0x3a05484, (q31_t)0x153cb3a0,
+    (q31_t)0x3a4812c, (q31_t)0x15488dee, (q31_t)0x3a8b028, (q31_t)0x1554676a,
+    (q31_t)0x3ace178, (q31_t)0x15604013, (q31_t)0x3b1151b, (q31_t)0x156c17e9,
+    (q31_t)0x3b54b11, (q31_t)0x1577eeec, (q31_t)0x3b9835a, (q31_t)0x1583c51b,
+    (q31_t)0x3bdbdf6, (q31_t)0x158f9a76, (q31_t)0x3c1fae5, (q31_t)0x159b6efb,
+    (q31_t)0x3c63a26, (q31_t)0x15a742ac, (q31_t)0x3ca7bba, (q31_t)0x15b31587,
+    (q31_t)0x3cebfa0, (q31_t)0x15bee78c, (q31_t)0x3d305d8, (q31_t)0x15cab8ba,
+    (q31_t)0x3d74e62, (q31_t)0x15d68911, (q31_t)0x3db993e, (q31_t)0x15e25890,
+    (q31_t)0x3dfe66c, (q31_t)0x15ee2738, (q31_t)0x3e435ea, (q31_t)0x15f9f507,
+    (q31_t)0x3e887bb, (q31_t)0x1605c1fd, (q31_t)0x3ecdbdc, (q31_t)0x16118e1a,
+    (q31_t)0x3f1324e, (q31_t)0x161d595d, (q31_t)0x3f58b10, (q31_t)0x162923c5,
+    (q31_t)0x3f9e624, (q31_t)0x1634ed53, (q31_t)0x3fe4388, (q31_t)0x1640b606,
+    (q31_t)0x402a33c, (q31_t)0x164c7ddd, (q31_t)0x4070540, (q31_t)0x165844d8,
+    (q31_t)0x40b6994, (q31_t)0x16640af7, (q31_t)0x40fd037, (q31_t)0x166fd039,
+    (q31_t)0x414392b, (q31_t)0x167b949d, (q31_t)0x418a46d, (q31_t)0x16875823,
+    (q31_t)0x41d11ff, (q31_t)0x16931acb, (q31_t)0x42181e0, (q31_t)0x169edc94,
+    (q31_t)0x425f410, (q31_t)0x16aa9d7e, (q31_t)0x42a688f, (q31_t)0x16b65d88,
+    (q31_t)0x42edf5c, (q31_t)0x16c21cb2, (q31_t)0x4335877, (q31_t)0x16cddafb,
+    (q31_t)0x437d3e1, (q31_t)0x16d99864, (q31_t)0x43c5199, (q31_t)0x16e554ea,
+    (q31_t)0x440d19e, (q31_t)0x16f1108f, (q31_t)0x44553f2, (q31_t)0x16fccb51,
+    (q31_t)0x449d892, (q31_t)0x17088531, (q31_t)0x44e5f80, (q31_t)0x17143e2d,
+    (q31_t)0x452e8bc, (q31_t)0x171ff646, (q31_t)0x4577444, (q31_t)0x172bad7a,
+    (q31_t)0x45c0219, (q31_t)0x173763c9, (q31_t)0x460923b, (q31_t)0x17431933,
+    (q31_t)0x46524a9, (q31_t)0x174ecdb8, (q31_t)0x469b963, (q31_t)0x175a8157,
+    (q31_t)0x46e5069, (q31_t)0x1766340f, (q31_t)0x472e9bc, (q31_t)0x1771e5e0,
+    (q31_t)0x477855a, (q31_t)0x177d96ca, (q31_t)0x47c2344, (q31_t)0x178946cc,
+    (q31_t)0x480c379, (q31_t)0x1794f5e6, (q31_t)0x48565f9, (q31_t)0x17a0a417,
+    (q31_t)0x48a0ac4, (q31_t)0x17ac515f, (q31_t)0x48eb1db, (q31_t)0x17b7fdbd,
+    (q31_t)0x4935b3c, (q31_t)0x17c3a931, (q31_t)0x49806e7, (q31_t)0x17cf53bb,
+    (q31_t)0x49cb4dd, (q31_t)0x17dafd59, (q31_t)0x4a1651c, (q31_t)0x17e6a60c,
+    (q31_t)0x4a617a6, (q31_t)0x17f24dd3, (q31_t)0x4aacc7a, (q31_t)0x17fdf4ae,
+    (q31_t)0x4af8397, (q31_t)0x18099a9c, (q31_t)0x4b43cfd, (q31_t)0x18153f9d,
+    (q31_t)0x4b8f8ad, (q31_t)0x1820e3b0, (q31_t)0x4bdb6a6, (q31_t)0x182c86d5,
+    (q31_t)0x4c276e8, (q31_t)0x1838290c, (q31_t)0x4c73972, (q31_t)0x1843ca53,
+    (q31_t)0x4cbfe45, (q31_t)0x184f6aab, (q31_t)0x4d0c560, (q31_t)0x185b0a13,
+    (q31_t)0x4d58ec3, (q31_t)0x1866a88a, (q31_t)0x4da5a6f, (q31_t)0x18724611,
+    (q31_t)0x4df2862, (q31_t)0x187de2a7, (q31_t)0x4e3f89c, (q31_t)0x18897e4a,
+    (q31_t)0x4e8cb1e, (q31_t)0x189518fc, (q31_t)0x4ed9fe7, (q31_t)0x18a0b2bb,
+    (q31_t)0x4f276f7, (q31_t)0x18ac4b87, (q31_t)0x4f7504e, (q31_t)0x18b7e35f,
+    (q31_t)0x4fc2bec, (q31_t)0x18c37a44, (q31_t)0x50109d0, (q31_t)0x18cf1034,
+    (q31_t)0x505e9fb, (q31_t)0x18daa52f, (q31_t)0x50acc6b, (q31_t)0x18e63935,
+    (q31_t)0x50fb121, (q31_t)0x18f1cc45, (q31_t)0x514981d, (q31_t)0x18fd5e5f,
+    (q31_t)0x519815f, (q31_t)0x1908ef82, (q31_t)0x51e6ce6, (q31_t)0x19147fae,
+    (q31_t)0x5235ab2, (q31_t)0x19200ee3, (q31_t)0x5284ac3, (q31_t)0x192b9d1f,
+    (q31_t)0x52d3d18, (q31_t)0x19372a64, (q31_t)0x53231b3, (q31_t)0x1942b6af,
+    (q31_t)0x5372891, (q31_t)0x194e4201, (q31_t)0x53c21b4, (q31_t)0x1959cc5a,
+    (q31_t)0x5411d1b, (q31_t)0x196555b8, (q31_t)0x5461ac6, (q31_t)0x1970de1b,
+    (q31_t)0x54b1ab4, (q31_t)0x197c6584, (q31_t)0x5501ce5, (q31_t)0x1987ebf0,
+    (q31_t)0x555215a, (q31_t)0x19937161, (q31_t)0x55a2812, (q31_t)0x199ef5d6,
+    (q31_t)0x55f310d, (q31_t)0x19aa794d, (q31_t)0x5643c4a, (q31_t)0x19b5fbc8,
+    (q31_t)0x56949ca, (q31_t)0x19c17d44, (q31_t)0x56e598c, (q31_t)0x19ccfdc2,
+    (q31_t)0x5736b90, (q31_t)0x19d87d42, (q31_t)0x5787fd6, (q31_t)0x19e3fbc3,
+    (q31_t)0x57d965d, (q31_t)0x19ef7944, (q31_t)0x582af26, (q31_t)0x19faf5c5,
+    (q31_t)0x587ca31, (q31_t)0x1a067145, (q31_t)0x58ce77c, (q31_t)0x1a11ebc5,
+    (q31_t)0x5920708, (q31_t)0x1a1d6544, (q31_t)0x59728d5, (q31_t)0x1a28ddc0,
+    (q31_t)0x59c4ce3, (q31_t)0x1a34553b, (q31_t)0x5a17330, (q31_t)0x1a3fcbb3,
+    (q31_t)0x5a69bbe, (q31_t)0x1a4b4128, (q31_t)0x5abc68c, (q31_t)0x1a56b599,
+    (q31_t)0x5b0f399, (q31_t)0x1a622907, (q31_t)0x5b622e6, (q31_t)0x1a6d9b70,
+    (q31_t)0x5bb5472, (q31_t)0x1a790cd4, (q31_t)0x5c0883d, (q31_t)0x1a847d33,
+    (q31_t)0x5c5be47, (q31_t)0x1a8fec8c, (q31_t)0x5caf690, (q31_t)0x1a9b5adf,
+    (q31_t)0x5d03118, (q31_t)0x1aa6c82b, (q31_t)0x5d56ddd, (q31_t)0x1ab23471,
+    (q31_t)0x5daace1, (q31_t)0x1abd9faf, (q31_t)0x5dfee22, (q31_t)0x1ac909e5,
+    (q31_t)0x5e531a1, (q31_t)0x1ad47312, (q31_t)0x5ea775e, (q31_t)0x1adfdb37,
+    (q31_t)0x5efbf58, (q31_t)0x1aeb4253, (q31_t)0x5f5098f, (q31_t)0x1af6a865,
+    (q31_t)0x5fa5603, (q31_t)0x1b020d6c, (q31_t)0x5ffa4b3, (q31_t)0x1b0d716a,
+    (q31_t)0x604f5a0, (q31_t)0x1b18d45c, (q31_t)0x60a48c9, (q31_t)0x1b243643,
+    (q31_t)0x60f9e2e, (q31_t)0x1b2f971e, (q31_t)0x614f5cf, (q31_t)0x1b3af6ec,
+    (q31_t)0x61a4fac, (q31_t)0x1b4655ae, (q31_t)0x61fabc4, (q31_t)0x1b51b363,
+    (q31_t)0x6250a18, (q31_t)0x1b5d100a, (q31_t)0x62a6aa6, (q31_t)0x1b686ba3,
+    (q31_t)0x62fcd6f, (q31_t)0x1b73c62d, (q31_t)0x6353273, (q31_t)0x1b7f1fa9,
+    (q31_t)0x63a99b1, (q31_t)0x1b8a7815, (q31_t)0x6400329, (q31_t)0x1b95cf71,
+    (q31_t)0x6456edb, (q31_t)0x1ba125bd, (q31_t)0x64adcc7, (q31_t)0x1bac7af9,
+    (q31_t)0x6504ced, (q31_t)0x1bb7cf23, (q31_t)0x655bf4c, (q31_t)0x1bc3223c,
+    (q31_t)0x65b33e4, (q31_t)0x1bce7442, (q31_t)0x660aab5, (q31_t)0x1bd9c537,
+    (q31_t)0x66623be, (q31_t)0x1be51518, (q31_t)0x66b9f01, (q31_t)0x1bf063e6,
+    (q31_t)0x6711c7b, (q31_t)0x1bfbb1a0, (q31_t)0x6769c2e, (q31_t)0x1c06fe46,
+    (q31_t)0x67c1e18, (q31_t)0x1c1249d8, (q31_t)0x681a23a, (q31_t)0x1c1d9454,
+    (q31_t)0x6872894, (q31_t)0x1c28ddbb, (q31_t)0x68cb124, (q31_t)0x1c34260c,
+    (q31_t)0x6923bec, (q31_t)0x1c3f6d47, (q31_t)0x697c8eb, (q31_t)0x1c4ab36b,
+    (q31_t)0x69d5820, (q31_t)0x1c55f878, (q31_t)0x6a2e98b, (q31_t)0x1c613c6d,
+    (q31_t)0x6a87d2d, (q31_t)0x1c6c7f4a, (q31_t)0x6ae1304, (q31_t)0x1c77c10e,
+    (q31_t)0x6b3ab12, (q31_t)0x1c8301b9, (q31_t)0x6b94554, (q31_t)0x1c8e414b,
+    (q31_t)0x6bee1cd, (q31_t)0x1c997fc4, (q31_t)0x6c4807a, (q31_t)0x1ca4bd21,
+    (q31_t)0x6ca215c, (q31_t)0x1caff965, (q31_t)0x6cfc472, (q31_t)0x1cbb348d,
+    (q31_t)0x6d569be, (q31_t)0x1cc66e99, (q31_t)0x6db113d, (q31_t)0x1cd1a78a,
+    (q31_t)0x6e0baf0, (q31_t)0x1cdcdf5e, (q31_t)0x6e666d7, (q31_t)0x1ce81615,
+    (q31_t)0x6ec14f2, (q31_t)0x1cf34baf, (q31_t)0x6f1c540, (q31_t)0x1cfe802b,
+    (q31_t)0x6f777c1, (q31_t)0x1d09b389, (q31_t)0x6fd2c75, (q31_t)0x1d14e5c9,
+    (q31_t)0x702e35c, (q31_t)0x1d2016e9, (q31_t)0x7089c75, (q31_t)0x1d2b46ea,
+    (q31_t)0x70e57c0, (q31_t)0x1d3675cb, (q31_t)0x714153e, (q31_t)0x1d41a38c,
+    (q31_t)0x719d4ed, (q31_t)0x1d4cd02c, (q31_t)0x71f96ce, (q31_t)0x1d57fbaa,
+    (q31_t)0x7255ae0, (q31_t)0x1d632608, (q31_t)0x72b2123, (q31_t)0x1d6e4f43,
+    (q31_t)0x730e997, (q31_t)0x1d79775c, (q31_t)0x736b43c, (q31_t)0x1d849e51,
+    (q31_t)0x73c8111, (q31_t)0x1d8fc424, (q31_t)0x7425016, (q31_t)0x1d9ae8d2,
+    (q31_t)0x748214c, (q31_t)0x1da60c5d, (q31_t)0x74df4b1, (q31_t)0x1db12ec3,
+    (q31_t)0x753ca46, (q31_t)0x1dbc5004, (q31_t)0x759a20a, (q31_t)0x1dc7701f,
+    (q31_t)0x75f7bfe, (q31_t)0x1dd28f15, (q31_t)0x7655820, (q31_t)0x1dddace4,
+    (q31_t)0x76b3671, (q31_t)0x1de8c98c, (q31_t)0x77116f0, (q31_t)0x1df3e50d,
+    (q31_t)0x776f99d, (q31_t)0x1dfeff67, (q31_t)0x77cde79, (q31_t)0x1e0a1898,
+    (q31_t)0x782c582, (q31_t)0x1e1530a1, (q31_t)0x788aeb9, (q31_t)0x1e204781,
+    (q31_t)0x78e9a1d, (q31_t)0x1e2b5d38, (q31_t)0x79487ae, (q31_t)0x1e3671c5,
+    (q31_t)0x79a776c, (q31_t)0x1e418528, (q31_t)0x7a06957, (q31_t)0x1e4c9760,
+    (q31_t)0x7a65d6e, (q31_t)0x1e57a86d, (q31_t)0x7ac53b1, (q31_t)0x1e62b84f,
+    (q31_t)0x7b24c20, (q31_t)0x1e6dc705, (q31_t)0x7b846ba, (q31_t)0x1e78d48e,
+    (q31_t)0x7be4381, (q31_t)0x1e83e0eb, (q31_t)0x7c44272, (q31_t)0x1e8eec1b,
+    (q31_t)0x7ca438f, (q31_t)0x1e99f61d, (q31_t)0x7d046d6, (q31_t)0x1ea4fef0,
+    (q31_t)0x7d64c47, (q31_t)0x1eb00696, (q31_t)0x7dc53e3, (q31_t)0x1ebb0d0d,
+    (q31_t)0x7e25daa, (q31_t)0x1ec61254, (q31_t)0x7e8699a, (q31_t)0x1ed1166b,
+    (q31_t)0x7ee77b3, (q31_t)0x1edc1953, (q31_t)0x7f487f6, (q31_t)0x1ee71b0a,
+    (q31_t)0x7fa9a62, (q31_t)0x1ef21b90, (q31_t)0x800aef7, (q31_t)0x1efd1ae4,
+    (q31_t)0x806c5b5, (q31_t)0x1f081907, (q31_t)0x80cde9b, (q31_t)0x1f1315f7,
+    (q31_t)0x812f9a9, (q31_t)0x1f1e11b5, (q31_t)0x81916df, (q31_t)0x1f290c3f,
+    (q31_t)0x81f363d, (q31_t)0x1f340596, (q31_t)0x82557c3, (q31_t)0x1f3efdb9,
+    (q31_t)0x82b7b70, (q31_t)0x1f49f4a8, (q31_t)0x831a143, (q31_t)0x1f54ea62,
+    (q31_t)0x837c93e, (q31_t)0x1f5fdee6, (q31_t)0x83df35f, (q31_t)0x1f6ad235,
+    (q31_t)0x8441fa6, (q31_t)0x1f75c44e, (q31_t)0x84a4e14, (q31_t)0x1f80b531,
+    (q31_t)0x8507ea7, (q31_t)0x1f8ba4dc, (q31_t)0x856b160, (q31_t)0x1f969350,
+    (q31_t)0x85ce63e, (q31_t)0x1fa1808c, (q31_t)0x8631d42, (q31_t)0x1fac6c91,
+    (q31_t)0x869566a, (q31_t)0x1fb7575c, (q31_t)0x86f91b7, (q31_t)0x1fc240ef,
+    (q31_t)0x875cf28, (q31_t)0x1fcd2948, (q31_t)0x87c0ebd, (q31_t)0x1fd81067,
+    (q31_t)0x8825077, (q31_t)0x1fe2f64c, (q31_t)0x8889454, (q31_t)0x1feddaf6,
+    (q31_t)0x88eda54, (q31_t)0x1ff8be65, (q31_t)0x8952278, (q31_t)0x2003a099,
+    (q31_t)0x89b6cbf, (q31_t)0x200e8190, (q31_t)0x8a1b928, (q31_t)0x2019614c,
+    (q31_t)0x8a807b4, (q31_t)0x20243fca, (q31_t)0x8ae5862, (q31_t)0x202f1d0b,
+    (q31_t)0x8b4ab32, (q31_t)0x2039f90f, (q31_t)0x8bb0023, (q31_t)0x2044d3d4,
+    (q31_t)0x8c15736, (q31_t)0x204fad5b, (q31_t)0x8c7b06b, (q31_t)0x205a85a3,
+    (q31_t)0x8ce0bc0, (q31_t)0x20655cac, (q31_t)0x8d46936, (q31_t)0x20703275,
+    (q31_t)0x8dac8cd, (q31_t)0x207b06fe, (q31_t)0x8e12a84, (q31_t)0x2085da46,
+    (q31_t)0x8e78e5b, (q31_t)0x2090ac4d, (q31_t)0x8edf452, (q31_t)0x209b7d13,
+    (q31_t)0x8f45c68, (q31_t)0x20a64c97, (q31_t)0x8fac69e, (q31_t)0x20b11ad9,
+    (q31_t)0x90132f2, (q31_t)0x20bbe7d8, (q31_t)0x907a166, (q31_t)0x20c6b395,
+    (q31_t)0x90e11f7, (q31_t)0x20d17e0d, (q31_t)0x91484a8, (q31_t)0x20dc4742,
+    (q31_t)0x91af976, (q31_t)0x20e70f32, (q31_t)0x9217062, (q31_t)0x20f1d5de,
+    (q31_t)0x927e96b, (q31_t)0x20fc9b44, (q31_t)0x92e6492, (q31_t)0x21075f65,
+    (q31_t)0x934e1d6, (q31_t)0x21122240, (q31_t)0x93b6137, (q31_t)0x211ce3d5,
+    (q31_t)0x941e2b4, (q31_t)0x2127a423, (q31_t)0x948664d, (q31_t)0x21326329,
+    (q31_t)0x94eec03, (q31_t)0x213d20e8, (q31_t)0x95573d4, (q31_t)0x2147dd5f,
+    (q31_t)0x95bfdc1, (q31_t)0x2152988d, (q31_t)0x96289c9, (q31_t)0x215d5273,
+    (q31_t)0x96917ec, (q31_t)0x21680b0f, (q31_t)0x96fa82a, (q31_t)0x2172c262,
+    (q31_t)0x9763a83, (q31_t)0x217d786a, (q31_t)0x97ccef5, (q31_t)0x21882d28,
+    (q31_t)0x9836582, (q31_t)0x2192e09b, (q31_t)0x989fe29, (q31_t)0x219d92c2,
+    (q31_t)0x99098e9, (q31_t)0x21a8439e, (q31_t)0x99735c2, (q31_t)0x21b2f32e,
+    (q31_t)0x99dd4b4, (q31_t)0x21bda171, (q31_t)0x9a475bf, (q31_t)0x21c84e67,
+    (q31_t)0x9ab18e3, (q31_t)0x21d2fa0f, (q31_t)0x9b1be1e, (q31_t)0x21dda46a,
+    (q31_t)0x9b86572, (q31_t)0x21e84d76, (q31_t)0x9bf0edd, (q31_t)0x21f2f534,
+    (q31_t)0x9c5ba60, (q31_t)0x21fd9ba3, (q31_t)0x9cc67fa, (q31_t)0x220840c2,
+    (q31_t)0x9d317ab, (q31_t)0x2212e492, (q31_t)0x9d9c973, (q31_t)0x221d8711,
+    (q31_t)0x9e07d51, (q31_t)0x2228283f, (q31_t)0x9e73346, (q31_t)0x2232c81c,
+    (q31_t)0x9edeb50, (q31_t)0x223d66a8, (q31_t)0x9f4a570, (q31_t)0x224803e2,
+    (q31_t)0x9fb61a5, (q31_t)0x22529fca, (q31_t)0xa021fef, (q31_t)0x225d3a5e,
+    (q31_t)0xa08e04f, (q31_t)0x2267d3a0, (q31_t)0xa0fa2c3, (q31_t)0x22726b8e,
+    (q31_t)0xa16674b, (q31_t)0x227d0228, (q31_t)0xa1d2de7, (q31_t)0x2287976e,
+    (q31_t)0xa23f698, (q31_t)0x22922b5e, (q31_t)0xa2ac15b, (q31_t)0x229cbdfa,
+    (q31_t)0xa318e32, (q31_t)0x22a74f40, (q31_t)0xa385d1d, (q31_t)0x22b1df30,
+    (q31_t)0xa3f2e19, (q31_t)0x22bc6dca, (q31_t)0xa460129, (q31_t)0x22c6fb0c,
+    (q31_t)0xa4cd64b, (q31_t)0x22d186f8, (q31_t)0xa53ad7e, (q31_t)0x22dc118c,
+    (q31_t)0xa5a86c4, (q31_t)0x22e69ac8, (q31_t)0xa61621b, (q31_t)0x22f122ab,
+    (q31_t)0xa683f83, (q31_t)0x22fba936, (q31_t)0xa6f1efc, (q31_t)0x23062e67,
+    (q31_t)0xa760086, (q31_t)0x2310b23e, (q31_t)0xa7ce420, (q31_t)0x231b34bc,
+    (q31_t)0xa83c9ca, (q31_t)0x2325b5df, (q31_t)0xa8ab184, (q31_t)0x233035a7,
+    (q31_t)0xa919b4e, (q31_t)0x233ab414, (q31_t)0xa988727, (q31_t)0x23453125,
+    (q31_t)0xa9f750f, (q31_t)0x234facda, (q31_t)0xaa66506, (q31_t)0x235a2733,
+    (q31_t)0xaad570c, (q31_t)0x2364a02e, (q31_t)0xab44b1f, (q31_t)0x236f17cc,
+    (q31_t)0xabb4141, (q31_t)0x23798e0d, (q31_t)0xac23971, (q31_t)0x238402ef,
+    (q31_t)0xac933ae, (q31_t)0x238e7673, (q31_t)0xad02ff8, (q31_t)0x2398e898,
+    (q31_t)0xad72e4f, (q31_t)0x23a3595e, (q31_t)0xade2eb3, (q31_t)0x23adc8c4,
+    (q31_t)0xae53123, (q31_t)0x23b836ca, (q31_t)0xaec35a0, (q31_t)0x23c2a36f,
+    (q31_t)0xaf33c28, (q31_t)0x23cd0eb3, (q31_t)0xafa44bc, (q31_t)0x23d77896,
+    (q31_t)0xb014f5b, (q31_t)0x23e1e117, (q31_t)0xb085c05, (q31_t)0x23ec4837,
+    (q31_t)0xb0f6aba, (q31_t)0x23f6adf3, (q31_t)0xb167b79, (q31_t)0x2401124d,
+    (q31_t)0xb1d8e43, (q31_t)0x240b7543, (q31_t)0xb24a316, (q31_t)0x2415d6d5,
+    (q31_t)0xb2bb9f4, (q31_t)0x24203704, (q31_t)0xb32d2da, (q31_t)0x242a95ce,
+    (q31_t)0xb39edca, (q31_t)0x2434f332, (q31_t)0xb410ac3, (q31_t)0x243f4f32,
+    (q31_t)0xb4829c4, (q31_t)0x2449a9cc, (q31_t)0xb4f4acd, (q31_t)0x245402ff,
+    (q31_t)0xb566ddf, (q31_t)0x245e5acc, (q31_t)0xb5d92f8, (q31_t)0x2468b132,
+    (q31_t)0xb64ba19, (q31_t)0x24730631, (q31_t)0xb6be341, (q31_t)0x247d59c8,
+    (q31_t)0xb730e70, (q31_t)0x2487abf7, (q31_t)0xb7a3ba5, (q31_t)0x2491fcbe,
+    (q31_t)0xb816ae1, (q31_t)0x249c4c1b, (q31_t)0xb889c23, (q31_t)0x24a69a0f,
+    (q31_t)0xb8fcf6b, (q31_t)0x24b0e699, (q31_t)0xb9704b9, (q31_t)0x24bb31ba,
+    (q31_t)0xb9e3c0b, (q31_t)0x24c57b6f, (q31_t)0xba57563, (q31_t)0x24cfc3ba,
+    (q31_t)0xbacb0bf, (q31_t)0x24da0a9a, (q31_t)0xbb3ee20, (q31_t)0x24e4500e,
+    (q31_t)0xbbb2d85, (q31_t)0x24ee9415, (q31_t)0xbc26eee, (q31_t)0x24f8d6b0,
+    (q31_t)0xbc9b25a, (q31_t)0x250317df, (q31_t)0xbd0f7ca, (q31_t)0x250d57a0,
+    (q31_t)0xbd83f3d, (q31_t)0x251795f3, (q31_t)0xbdf88b3, (q31_t)0x2521d2d8,
+    (q31_t)0xbe6d42b, (q31_t)0x252c0e4f, (q31_t)0xbee21a5, (q31_t)0x25364857,
+    (q31_t)0xbf57121, (q31_t)0x254080ef, (q31_t)0xbfcc29f, (q31_t)0x254ab818,
+    (q31_t)0xc04161e, (q31_t)0x2554edd1, (q31_t)0xc0b6b9e, (q31_t)0x255f2219,
+    (q31_t)0xc12c31f, (q31_t)0x256954f1, (q31_t)0xc1a1ca0, (q31_t)0x25738657,
+    (q31_t)0xc217822, (q31_t)0x257db64c, (q31_t)0xc28d5a3, (q31_t)0x2587e4cf,
+    (q31_t)0xc303524, (q31_t)0x259211df, (q31_t)0xc3796a5, (q31_t)0x259c3d7c,
+    (q31_t)0xc3efa25, (q31_t)0x25a667a7, (q31_t)0xc465fa3, (q31_t)0x25b0905d,
+    (q31_t)0xc4dc720, (q31_t)0x25bab7a0, (q31_t)0xc55309b, (q31_t)0x25c4dd6e,
+    (q31_t)0xc5c9c14, (q31_t)0x25cf01c8, (q31_t)0xc64098b, (q31_t)0x25d924ac,
+    (q31_t)0xc6b78ff, (q31_t)0x25e3461b, (q31_t)0xc72ea70, (q31_t)0x25ed6614,
+    (q31_t)0xc7a5dde, (q31_t)0x25f78497, (q31_t)0xc81d349, (q31_t)0x2601a1a2,
+    (q31_t)0xc894aaf, (q31_t)0x260bbd37, (q31_t)0xc90c412, (q31_t)0x2615d754,
+    (q31_t)0xc983f70, (q31_t)0x261feffa, (q31_t)0xc9fbcca, (q31_t)0x262a0727,
+    (q31_t)0xca73c1e, (q31_t)0x26341cdb, (q31_t)0xcaebd6e, (q31_t)0x263e3117,
+    (q31_t)0xcb640b8, (q31_t)0x264843d9, (q31_t)0xcbdc5fc, (q31_t)0x26525521,
+    (q31_t)0xcc54d3a, (q31_t)0x265c64ef, (q31_t)0xcccd671, (q31_t)0x26667342,
+    (q31_t)0xcd461a2, (q31_t)0x2670801a, (q31_t)0xcdbeecc, (q31_t)0x267a8b77,
+    (q31_t)0xce37def, (q31_t)0x26849558, (q31_t)0xceb0f0a, (q31_t)0x268e9dbd,
+    (q31_t)0xcf2a21d, (q31_t)0x2698a4a6, (q31_t)0xcfa3729, (q31_t)0x26a2aa11,
+    (q31_t)0xd01ce2b, (q31_t)0x26acadff, (q31_t)0xd096725, (q31_t)0x26b6b070,
+    (q31_t)0xd110216, (q31_t)0x26c0b162, (q31_t)0xd189efe, (q31_t)0x26cab0d6,
+    (q31_t)0xd203ddc, (q31_t)0x26d4aecb, (q31_t)0xd27deb0, (q31_t)0x26deab41,
+    (q31_t)0xd2f817b, (q31_t)0x26e8a637, (q31_t)0xd37263a, (q31_t)0x26f29fad,
+    (q31_t)0xd3eccef, (q31_t)0x26fc97a3, (q31_t)0xd467599, (q31_t)0x27068e18,
+    (q31_t)0xd4e2037, (q31_t)0x2710830c, (q31_t)0xd55ccca, (q31_t)0x271a767e,
+    (q31_t)0xd5d7b50, (q31_t)0x2724686e, (q31_t)0xd652bcb, (q31_t)0x272e58dc,
+    (q31_t)0xd6cde39, (q31_t)0x273847c8, (q31_t)0xd74929a, (q31_t)0x27423530,
+    (q31_t)0xd7c48ee, (q31_t)0x274c2115, (q31_t)0xd840134, (q31_t)0x27560b76,
+    (q31_t)0xd8bbb6d, (q31_t)0x275ff452, (q31_t)0xd937798, (q31_t)0x2769dbaa,
+    (q31_t)0xd9b35b4, (q31_t)0x2773c17d, (q31_t)0xda2f5c2, (q31_t)0x277da5cb,
+    (q31_t)0xdaab7c0, (q31_t)0x27878893, (q31_t)0xdb27bb0, (q31_t)0x279169d5,
+    (q31_t)0xdba4190, (q31_t)0x279b4990, (q31_t)0xdc20960, (q31_t)0x27a527c4,
+    (q31_t)0xdc9d320, (q31_t)0x27af0472, (q31_t)0xdd19ed0, (q31_t)0x27b8df97,
+    (q31_t)0xdd96c6f, (q31_t)0x27c2b934, (q31_t)0xde13bfd, (q31_t)0x27cc9149,
+    (q31_t)0xde90d79, (q31_t)0x27d667d5, (q31_t)0xdf0e0e4, (q31_t)0x27e03cd8,
+    (q31_t)0xdf8b63d, (q31_t)0x27ea1052, (q31_t)0xe008d84, (q31_t)0x27f3e241,
+    (q31_t)0xe0866b8, (q31_t)0x27fdb2a7, (q31_t)0xe1041d9, (q31_t)0x28078181,
+    (q31_t)0xe181ee8, (q31_t)0x28114ed0, (q31_t)0xe1ffde2, (q31_t)0x281b1a94,
+    (q31_t)0xe27dec9, (q31_t)0x2824e4cc, (q31_t)0xe2fc19c, (q31_t)0x282ead78,
+    (q31_t)0xe37a65b, (q31_t)0x28387498, (q31_t)0xe3f8d05, (q31_t)0x28423a2a,
+    (q31_t)0xe47759a, (q31_t)0x284bfe2f, (q31_t)0xe4f6019, (q31_t)0x2855c0a6,
+    (q31_t)0xe574c84, (q31_t)0x285f8190, (q31_t)0xe5f3ad8, (q31_t)0x286940ea,
+    (q31_t)0xe672b16, (q31_t)0x2872feb6, (q31_t)0xe6f1d3d, (q31_t)0x287cbaf3,
+    (q31_t)0xe77114e, (q31_t)0x288675a0, (q31_t)0xe7f0748, (q31_t)0x28902ebd,
+    (q31_t)0xe86ff2a, (q31_t)0x2899e64a, (q31_t)0xe8ef8f4, (q31_t)0x28a39c46,
+    (q31_t)0xe96f4a7, (q31_t)0x28ad50b1, (q31_t)0xe9ef241, (q31_t)0x28b7038b,
+    (q31_t)0xea6f1c2, (q31_t)0x28c0b4d2, (q31_t)0xeaef32b, (q31_t)0x28ca6488,
+    (q31_t)0xeb6f67a, (q31_t)0x28d412ab, (q31_t)0xebefbb0, (q31_t)0x28ddbf3b,
+    (q31_t)0xec702cb, (q31_t)0x28e76a37, (q31_t)0xecf0bcd, (q31_t)0x28f113a0,
+    (q31_t)0xed716b4, (q31_t)0x28fabb75, (q31_t)0xedf2380, (q31_t)0x290461b5,
+    (q31_t)0xee73231, (q31_t)0x290e0661, (q31_t)0xeef42c7, (q31_t)0x2917a977,
+    (q31_t)0xef75541, (q31_t)0x29214af8, (q31_t)0xeff699f, (q31_t)0x292aeae3,
+    (q31_t)0xf077fe1, (q31_t)0x29348937, (q31_t)0xf0f9805, (q31_t)0x293e25f5,
+    (q31_t)0xf17b20d, (q31_t)0x2947c11c, (q31_t)0xf1fcdf8, (q31_t)0x29515aab,
+    (q31_t)0xf27ebc5, (q31_t)0x295af2a3, (q31_t)0xf300b74, (q31_t)0x29648902,
+    (q31_t)0xf382d05, (q31_t)0x296e1dc9, (q31_t)0xf405077, (q31_t)0x2977b0f7,
+    (q31_t)0xf4875ca, (q31_t)0x2981428c, (q31_t)0xf509cfe, (q31_t)0x298ad287,
+    (q31_t)0xf58c613, (q31_t)0x299460e8, (q31_t)0xf60f108, (q31_t)0x299dedaf,
+    (q31_t)0xf691ddd, (q31_t)0x29a778db, (q31_t)0xf714c91, (q31_t)0x29b1026c,
+    (q31_t)0xf797d24, (q31_t)0x29ba8a61, (q31_t)0xf81af97, (q31_t)0x29c410ba,
+    (q31_t)0xf89e3e8, (q31_t)0x29cd9578, (q31_t)0xf921a17, (q31_t)0x29d71899,
+    (q31_t)0xf9a5225, (q31_t)0x29e09a1c, (q31_t)0xfa28c10, (q31_t)0x29ea1a03,
+    (q31_t)0xfaac7d8, (q31_t)0x29f3984c, (q31_t)0xfb3057d, (q31_t)0x29fd14f6,
+    (q31_t)0xfbb4500, (q31_t)0x2a069003, (q31_t)0xfc3865e, (q31_t)0x2a100970,
+    (q31_t)0xfcbc999, (q31_t)0x2a19813f, (q31_t)0xfd40eaf, (q31_t)0x2a22f76e,
+    (q31_t)0xfdc55a1, (q31_t)0x2a2c6bfd, (q31_t)0xfe49e6d, (q31_t)0x2a35deeb,
+    (q31_t)0xfece915, (q31_t)0x2a3f503a, (q31_t)0xff53597, (q31_t)0x2a48bfe7,
+    (q31_t)0xffd83f4, (q31_t)0x2a522df3, (q31_t)0x1005d42a, (q31_t)0x2a5b9a5d,
+    (q31_t)0x100e2639, (q31_t)0x2a650525, (q31_t)0x10167a22, (q31_t)0x2a6e6e4b,
+    (q31_t)0x101ecfe4, (q31_t)0x2a77d5ce, (q31_t)0x1027277e, (q31_t)0x2a813bae,
+    (q31_t)0x102f80f1, (q31_t)0x2a8a9fea, (q31_t)0x1037dc3b, (q31_t)0x2a940283,
+    (q31_t)0x1040395d, (q31_t)0x2a9d6377, (q31_t)0x10489856, (q31_t)0x2aa6c2c6,
+    (q31_t)0x1050f926, (q31_t)0x2ab02071, (q31_t)0x10595bcd, (q31_t)0x2ab97c77,
+    (q31_t)0x1061c04a, (q31_t)0x2ac2d6d6, (q31_t)0x106a269d, (q31_t)0x2acc2f90,
+    (q31_t)0x10728ec6, (q31_t)0x2ad586a3, (q31_t)0x107af8c4, (q31_t)0x2adedc10,
+    (q31_t)0x10836497, (q31_t)0x2ae82fd5, (q31_t)0x108bd23f, (q31_t)0x2af181f3,
+    (q31_t)0x109441bb, (q31_t)0x2afad269, (q31_t)0x109cb30b, (q31_t)0x2b042137,
+    (q31_t)0x10a5262f, (q31_t)0x2b0d6e5c, (q31_t)0x10ad9b26, (q31_t)0x2b16b9d9,
+    (q31_t)0x10b611f1, (q31_t)0x2b2003ac, (q31_t)0x10be8a8d, (q31_t)0x2b294bd5,
+    (q31_t)0x10c704fd, (q31_t)0x2b329255, (q31_t)0x10cf813e, (q31_t)0x2b3bd72a,
+    (q31_t)0x10d7ff51, (q31_t)0x2b451a55, (q31_t)0x10e07f36, (q31_t)0x2b4e5bd4,
+    (q31_t)0x10e900ec, (q31_t)0x2b579ba8, (q31_t)0x10f18472, (q31_t)0x2b60d9d0,
+    (q31_t)0x10fa09c9, (q31_t)0x2b6a164d, (q31_t)0x110290f0, (q31_t)0x2b73511c,
+    (q31_t)0x110b19e7, (q31_t)0x2b7c8a3f, (q31_t)0x1113a4ad, (q31_t)0x2b85c1b5,
+    (q31_t)0x111c3142, (q31_t)0x2b8ef77d, (q31_t)0x1124bfa6, (q31_t)0x2b982b97,
+    (q31_t)0x112d4fd9, (q31_t)0x2ba15e03, (q31_t)0x1135e1d9, (q31_t)0x2baa8ec0,
+    (q31_t)0x113e75a8, (q31_t)0x2bb3bdce, (q31_t)0x11470b44, (q31_t)0x2bbceb2d,
+    (q31_t)0x114fa2ad, (q31_t)0x2bc616dd, (q31_t)0x11583be2, (q31_t)0x2bcf40dc,
+    (q31_t)0x1160d6e5, (q31_t)0x2bd8692b, (q31_t)0x116973b3, (q31_t)0x2be18fc9,
+    (q31_t)0x1172124d, (q31_t)0x2beab4b6, (q31_t)0x117ab2b3, (q31_t)0x2bf3d7f2,
+    (q31_t)0x118354e4, (q31_t)0x2bfcf97c, (q31_t)0x118bf8e0, (q31_t)0x2c061953,
+    (q31_t)0x11949ea6, (q31_t)0x2c0f3779, (q31_t)0x119d4636, (q31_t)0x2c1853eb,
+    (q31_t)0x11a5ef90, (q31_t)0x2c216eaa, (q31_t)0x11ae9ab4, (q31_t)0x2c2a87b6,
+    (q31_t)0x11b747a0, (q31_t)0x2c339f0e, (q31_t)0x11bff656, (q31_t)0x2c3cb4b1,
+    (q31_t)0x11c8a6d4, (q31_t)0x2c45c8a0, (q31_t)0x11d1591a, (q31_t)0x2c4edada,
+    (q31_t)0x11da0d28, (q31_t)0x2c57eb5e, (q31_t)0x11e2c2fd, (q31_t)0x2c60fa2d,
+    (q31_t)0x11eb7a9a, (q31_t)0x2c6a0746, (q31_t)0x11f433fd, (q31_t)0x2c7312a9,
+    (q31_t)0x11fcef27, (q31_t)0x2c7c1c55, (q31_t)0x1205ac17, (q31_t)0x2c85244a,
+    (q31_t)0x120e6acc, (q31_t)0x2c8e2a87, (q31_t)0x12172b48, (q31_t)0x2c972f0d,
+    (q31_t)0x121fed88, (q31_t)0x2ca031da, (q31_t)0x1228b18d, (q31_t)0x2ca932ef,
+    (q31_t)0x12317756, (q31_t)0x2cb2324c, (q31_t)0x123a3ee4, (q31_t)0x2cbb2fef,
+    (q31_t)0x12430835, (q31_t)0x2cc42bd9, (q31_t)0x124bd34a, (q31_t)0x2ccd2609,
+    (q31_t)0x1254a021, (q31_t)0x2cd61e7f, (q31_t)0x125d6ebc, (q31_t)0x2cdf153a,
+    (q31_t)0x12663f19, (q31_t)0x2ce80a3a, (q31_t)0x126f1138, (q31_t)0x2cf0fd80,
+    (q31_t)0x1277e518, (q31_t)0x2cf9ef09, (q31_t)0x1280babb, (q31_t)0x2d02ded7,
+    (q31_t)0x1289921e, (q31_t)0x2d0bcce8, (q31_t)0x12926b41, (q31_t)0x2d14b93d,
+    (q31_t)0x129b4626, (q31_t)0x2d1da3d5, (q31_t)0x12a422ca, (q31_t)0x2d268cb0,
+    (q31_t)0x12ad012e, (q31_t)0x2d2f73cd, (q31_t)0x12b5e151, (q31_t)0x2d38592c,
+    (q31_t)0x12bec333, (q31_t)0x2d413ccd, (q31_t)0x12c7a6d4, (q31_t)0x2d4a1eaf,
+    (q31_t)0x12d08c33, (q31_t)0x2d52fed2, (q31_t)0x12d97350, (q31_t)0x2d5bdd36,
+    (q31_t)0x12e25c2b, (q31_t)0x2d64b9da, (q31_t)0x12eb46c3, (q31_t)0x2d6d94bf,
+    (q31_t)0x12f43318, (q31_t)0x2d766de2, (q31_t)0x12fd2129, (q31_t)0x2d7f4545,
+    (q31_t)0x130610f7, (q31_t)0x2d881ae8, (q31_t)0x130f0280, (q31_t)0x2d90eec8,
+    (q31_t)0x1317f5c6, (q31_t)0x2d99c0e7, (q31_t)0x1320eac6, (q31_t)0x2da29144,
+    (q31_t)0x1329e181, (q31_t)0x2dab5fdf, (q31_t)0x1332d9f7, (q31_t)0x2db42cb6,
+    (q31_t)0x133bd427, (q31_t)0x2dbcf7cb, (q31_t)0x1344d011, (q31_t)0x2dc5c11c,
+    (q31_t)0x134dcdb4, (q31_t)0x2dce88aa, (q31_t)0x1356cd11, (q31_t)0x2dd74e73,
+    (q31_t)0x135fce26, (q31_t)0x2de01278, (q31_t)0x1368d0f3, (q31_t)0x2de8d4b8,
+    (q31_t)0x1371d579, (q31_t)0x2df19534, (q31_t)0x137adbb6, (q31_t)0x2dfa53e9,
+    (q31_t)0x1383e3ab, (q31_t)0x2e0310d9, (q31_t)0x138ced57, (q31_t)0x2e0bcc03,
+    (q31_t)0x1395f8ba, (q31_t)0x2e148566, (q31_t)0x139f05d3, (q31_t)0x2e1d3d03,
+    (q31_t)0x13a814a2, (q31_t)0x2e25f2d8, (q31_t)0x13b12526, (q31_t)0x2e2ea6e6,
+    (q31_t)0x13ba3760, (q31_t)0x2e37592c, (q31_t)0x13c34b4f, (q31_t)0x2e4009aa,
+    (q31_t)0x13cc60f2, (q31_t)0x2e48b860, (q31_t)0x13d5784a, (q31_t)0x2e51654c,
+    (q31_t)0x13de9156, (q31_t)0x2e5a1070, (q31_t)0x13e7ac15, (q31_t)0x2e62b9ca,
+    (q31_t)0x13f0c887, (q31_t)0x2e6b615a, (q31_t)0x13f9e6ad, (q31_t)0x2e740720,
+    (q31_t)0x14030684, (q31_t)0x2e7cab1c, (q31_t)0x140c280e, (q31_t)0x2e854d4d,
+    (q31_t)0x14154b4a, (q31_t)0x2e8dedb3, (q31_t)0x141e7037, (q31_t)0x2e968c4d,
+    (q31_t)0x142796d5, (q31_t)0x2e9f291b, (q31_t)0x1430bf24, (q31_t)0x2ea7c41e,
+    (q31_t)0x1439e923, (q31_t)0x2eb05d53, (q31_t)0x144314d3, (q31_t)0x2eb8f4bc,
+    (q31_t)0x144c4232, (q31_t)0x2ec18a58, (q31_t)0x14557140, (q31_t)0x2eca1e27,
+    (q31_t)0x145ea1fd, (q31_t)0x2ed2b027, (q31_t)0x1467d469, (q31_t)0x2edb405a,
+    (q31_t)0x14710883, (q31_t)0x2ee3cebe, (q31_t)0x147a3e4b, (q31_t)0x2eec5b53,
+    (q31_t)0x148375c1, (q31_t)0x2ef4e619, (q31_t)0x148caee4, (q31_t)0x2efd6f10,
+    (q31_t)0x1495e9b3, (q31_t)0x2f05f637, (q31_t)0x149f2630, (q31_t)0x2f0e7b8e,
+    (q31_t)0x14a86458, (q31_t)0x2f16ff14, (q31_t)0x14b1a42c, (q31_t)0x2f1f80ca,
+    (q31_t)0x14bae5ab, (q31_t)0x2f2800af, (q31_t)0x14c428d6, (q31_t)0x2f307ec2,
+    (q31_t)0x14cd6dab, (q31_t)0x2f38fb03, (q31_t)0x14d6b42b, (q31_t)0x2f417573,
+    (q31_t)0x14dffc54, (q31_t)0x2f49ee0f, (q31_t)0x14e94627, (q31_t)0x2f5264da,
+    (q31_t)0x14f291a4, (q31_t)0x2f5ad9d1, (q31_t)0x14fbdec9, (q31_t)0x2f634cf5,
+    (q31_t)0x15052d97, (q31_t)0x2f6bbe45, (q31_t)0x150e7e0d, (q31_t)0x2f742dc1,
+    (q31_t)0x1517d02b, (q31_t)0x2f7c9b69, (q31_t)0x152123f0, (q31_t)0x2f85073c,
+    (q31_t)0x152a795d, (q31_t)0x2f8d713a, (q31_t)0x1533d070, (q31_t)0x2f95d963,
+    (q31_t)0x153d292a, (q31_t)0x2f9e3fb6, (q31_t)0x15468389, (q31_t)0x2fa6a433,
+    (q31_t)0x154fdf8f, (q31_t)0x2faf06da, (q31_t)0x15593d3a, (q31_t)0x2fb767aa,
+    (q31_t)0x15629c89, (q31_t)0x2fbfc6a3, (q31_t)0x156bfd7d, (q31_t)0x2fc823c5,
+    (q31_t)0x15756016, (q31_t)0x2fd07f0f, (q31_t)0x157ec452, (q31_t)0x2fd8d882,
+    (q31_t)0x15882a32, (q31_t)0x2fe1301c, (q31_t)0x159191b5, (q31_t)0x2fe985de,
+    (q31_t)0x159afadb, (q31_t)0x2ff1d9c7, (q31_t)0x15a465a3, (q31_t)0x2ffa2bd6,
+    (q31_t)0x15add20d, (q31_t)0x30027c0c, (q31_t)0x15b74019, (q31_t)0x300aca69,
+    (q31_t)0x15c0afc6, (q31_t)0x301316eb, (q31_t)0x15ca2115, (q31_t)0x301b6193,
+    (q31_t)0x15d39403, (q31_t)0x3023aa5f, (q31_t)0x15dd0892, (q31_t)0x302bf151,
+    (q31_t)0x15e67ec1, (q31_t)0x30343667, (q31_t)0x15eff690, (q31_t)0x303c79a2,
+    (q31_t)0x15f96ffd, (q31_t)0x3044bb00, (q31_t)0x1602eb0a, (q31_t)0x304cfa83,
+    (q31_t)0x160c67b4, (q31_t)0x30553828, (q31_t)0x1615e5fd, (q31_t)0x305d73f0,
+    (q31_t)0x161f65e4, (q31_t)0x3065addb, (q31_t)0x1628e767, (q31_t)0x306de5e9,
+    (q31_t)0x16326a88, (q31_t)0x30761c18, (q31_t)0x163bef46, (q31_t)0x307e5069,
+    (q31_t)0x1645759f, (q31_t)0x308682dc, (q31_t)0x164efd94, (q31_t)0x308eb36f,
+    (q31_t)0x16588725, (q31_t)0x3096e223, (q31_t)0x16621251, (q31_t)0x309f0ef8,
+    (q31_t)0x166b9f18, (q31_t)0x30a739ed, (q31_t)0x16752d79, (q31_t)0x30af6302,
+    (q31_t)0x167ebd74, (q31_t)0x30b78a36, (q31_t)0x16884f09, (q31_t)0x30bfaf89,
+    (q31_t)0x1691e237, (q31_t)0x30c7d2fb, (q31_t)0x169b76fe, (q31_t)0x30cff48c,
+    (q31_t)0x16a50d5d, (q31_t)0x30d8143b, (q31_t)0x16aea555, (q31_t)0x30e03208,
+    (q31_t)0x16b83ee4, (q31_t)0x30e84df3, (q31_t)0x16c1da0b, (q31_t)0x30f067fb,
+    (q31_t)0x16cb76c9, (q31_t)0x30f8801f, (q31_t)0x16d5151d, (q31_t)0x31009661,
+    (q31_t)0x16deb508, (q31_t)0x3108aabf, (q31_t)0x16e85689, (q31_t)0x3110bd39,
+    (q31_t)0x16f1f99f, (q31_t)0x3118cdcf, (q31_t)0x16fb9e4b, (q31_t)0x3120dc80,
+    (q31_t)0x1705448b, (q31_t)0x3128e94c, (q31_t)0x170eec60, (q31_t)0x3130f433,
+    (q31_t)0x171895c9, (q31_t)0x3138fd35, (q31_t)0x172240c5, (q31_t)0x31410450,
+    (q31_t)0x172bed55, (q31_t)0x31490986, (q31_t)0x17359b78, (q31_t)0x31510cd5,
+    (q31_t)0x173f4b2e, (q31_t)0x31590e3e, (q31_t)0x1748fc75, (q31_t)0x31610dbf,
+    (q31_t)0x1752af4f, (q31_t)0x31690b59, (q31_t)0x175c63ba, (q31_t)0x3171070c,
+    (q31_t)0x176619b6, (q31_t)0x317900d6, (q31_t)0x176fd143, (q31_t)0x3180f8b8,
+    (q31_t)0x17798a60, (q31_t)0x3188eeb2, (q31_t)0x1783450d, (q31_t)0x3190e2c3,
+    (q31_t)0x178d014a, (q31_t)0x3198d4ea, (q31_t)0x1796bf16, (q31_t)0x31a0c528,
+    (q31_t)0x17a07e70, (q31_t)0x31a8b37c, (q31_t)0x17aa3f5a, (q31_t)0x31b09fe7,
+    (q31_t)0x17b401d1, (q31_t)0x31b88a66, (q31_t)0x17bdc5d6, (q31_t)0x31c072fb,
+    (q31_t)0x17c78b68, (q31_t)0x31c859a5, (q31_t)0x17d15288, (q31_t)0x31d03e64,
+    (q31_t)0x17db1b34, (q31_t)0x31d82137, (q31_t)0x17e4e56c, (q31_t)0x31e0021e,
+    (q31_t)0x17eeb130, (q31_t)0x31e7e118, (q31_t)0x17f87e7f, (q31_t)0x31efbe27,
+    (q31_t)0x18024d59, (q31_t)0x31f79948, (q31_t)0x180c1dbf, (q31_t)0x31ff727c,
+    (q31_t)0x1815efae, (q31_t)0x320749c3, (q31_t)0x181fc328, (q31_t)0x320f1f1c,
+    (q31_t)0x1829982b, (q31_t)0x3216f287, (q31_t)0x18336eb7, (q31_t)0x321ec403,
+    (q31_t)0x183d46cc, (q31_t)0x32269391, (q31_t)0x18472069, (q31_t)0x322e6130,
+    (q31_t)0x1850fb8e, (q31_t)0x32362ce0, (q31_t)0x185ad83c, (q31_t)0x323df6a0,
+    (q31_t)0x1864b670, (q31_t)0x3245be70, (q31_t)0x186e962b, (q31_t)0x324d8450,
+    (q31_t)0x1878776d, (q31_t)0x32554840, (q31_t)0x18825a35, (q31_t)0x325d0a3e,
+    (q31_t)0x188c3e83, (q31_t)0x3264ca4c, (q31_t)0x18962456, (q31_t)0x326c8868,
+    (q31_t)0x18a00bae, (q31_t)0x32744493, (q31_t)0x18a9f48a, (q31_t)0x327bfecc,
+    (q31_t)0x18b3deeb, (q31_t)0x3283b712, (q31_t)0x18bdcad0, (q31_t)0x328b6d66,
+    (q31_t)0x18c7b838, (q31_t)0x329321c7, (q31_t)0x18d1a724, (q31_t)0x329ad435,
+    (q31_t)0x18db9792, (q31_t)0x32a284b0, (q31_t)0x18e58982, (q31_t)0x32aa3336,
+    (q31_t)0x18ef7cf4, (q31_t)0x32b1dfc9, (q31_t)0x18f971e8, (q31_t)0x32b98a67,
+    (q31_t)0x1903685d, (q31_t)0x32c13311, (q31_t)0x190d6053, (q31_t)0x32c8d9c6,
+    (q31_t)0x191759c9, (q31_t)0x32d07e85, (q31_t)0x192154bf, (q31_t)0x32d82150,
+    (q31_t)0x192b5135, (q31_t)0x32dfc224, (q31_t)0x19354f2a, (q31_t)0x32e76102,
+    (q31_t)0x193f4e9e, (q31_t)0x32eefdea, (q31_t)0x19494f90, (q31_t)0x32f698db,
+    (q31_t)0x19535201, (q31_t)0x32fe31d5, (q31_t)0x195d55ef, (q31_t)0x3305c8d7,
+    (q31_t)0x19675b5a, (q31_t)0x330d5de3, (q31_t)0x19716243, (q31_t)0x3314f0f6,
+    (q31_t)0x197b6aa8, (q31_t)0x331c8211, (q31_t)0x19857489, (q31_t)0x33241134,
+    (q31_t)0x198f7fe6, (q31_t)0x332b9e5e, (q31_t)0x19998cbe, (q31_t)0x3333298f,
+    (q31_t)0x19a39b11, (q31_t)0x333ab2c6, (q31_t)0x19adaadf, (q31_t)0x33423a04,
+    (q31_t)0x19b7bc27, (q31_t)0x3349bf48, (q31_t)0x19c1cee9, (q31_t)0x33514292,
+    (q31_t)0x19cbe325, (q31_t)0x3358c3e2, (q31_t)0x19d5f8d9, (q31_t)0x33604336,
+    (q31_t)0x19e01006, (q31_t)0x3367c090, (q31_t)0x19ea28ac, (q31_t)0x336f3bee,
+    (q31_t)0x19f442c9, (q31_t)0x3376b551, (q31_t)0x19fe5e5e, (q31_t)0x337e2cb7,
+    (q31_t)0x1a087b69, (q31_t)0x3385a222, (q31_t)0x1a1299ec, (q31_t)0x338d1590,
+    (q31_t)0x1a1cb9e5, (q31_t)0x33948701, (q31_t)0x1a26db54, (q31_t)0x339bf675,
+    (q31_t)0x1a30fe38, (q31_t)0x33a363ec, (q31_t)0x1a3b2292, (q31_t)0x33aacf65,
+    (q31_t)0x1a454860, (q31_t)0x33b238e0, (q31_t)0x1a4f6fa3, (q31_t)0x33b9a05d,
+    (q31_t)0x1a599859, (q31_t)0x33c105db, (q31_t)0x1a63c284, (q31_t)0x33c8695b,
+    (q31_t)0x1a6dee21, (q31_t)0x33cfcadc, (q31_t)0x1a781b31, (q31_t)0x33d72a5d,
+    (q31_t)0x1a8249b4, (q31_t)0x33de87de, (q31_t)0x1a8c79a9, (q31_t)0x33e5e360,
+    (q31_t)0x1a96ab0f, (q31_t)0x33ed3ce1, (q31_t)0x1aa0dde7, (q31_t)0x33f49462,
+    (q31_t)0x1aab122f, (q31_t)0x33fbe9e2, (q31_t)0x1ab547e8, (q31_t)0x34033d61,
+    (q31_t)0x1abf7f11, (q31_t)0x340a8edf, (q31_t)0x1ac9b7a9, (q31_t)0x3411de5b,
+    (q31_t)0x1ad3f1b1, (q31_t)0x34192bd5, (q31_t)0x1ade2d28, (q31_t)0x3420774d,
+    (q31_t)0x1ae86a0d, (q31_t)0x3427c0c3, (q31_t)0x1af2a860, (q31_t)0x342f0836,
+    (q31_t)0x1afce821, (q31_t)0x34364da6, (q31_t)0x1b072950, (q31_t)0x343d9112,
+    (q31_t)0x1b116beb, (q31_t)0x3444d27b, (q31_t)0x1b1baff2, (q31_t)0x344c11e0,
+    (q31_t)0x1b25f566, (q31_t)0x34534f41, (q31_t)0x1b303c46, (q31_t)0x345a8a9d,
+    (q31_t)0x1b3a8491, (q31_t)0x3461c3f5, (q31_t)0x1b44ce46, (q31_t)0x3468fb47,
+    (q31_t)0x1b4f1967, (q31_t)0x34703095, (q31_t)0x1b5965f1, (q31_t)0x347763dd,
+    (q31_t)0x1b63b3e5, (q31_t)0x347e951f, (q31_t)0x1b6e0342, (q31_t)0x3485c45b,
+    (q31_t)0x1b785409, (q31_t)0x348cf190, (q31_t)0x1b82a638, (q31_t)0x34941cbf,
+    (q31_t)0x1b8cf9cf, (q31_t)0x349b45e7, (q31_t)0x1b974ece, (q31_t)0x34a26d08,
+    (q31_t)0x1ba1a534, (q31_t)0x34a99221, (q31_t)0x1babfd01, (q31_t)0x34b0b533,
+    (q31_t)0x1bb65634, (q31_t)0x34b7d63c, (q31_t)0x1bc0b0ce, (q31_t)0x34bef53d,
+    (q31_t)0x1bcb0cce, (q31_t)0x34c61236, (q31_t)0x1bd56a32, (q31_t)0x34cd2d26,
+    (q31_t)0x1bdfc8fc, (q31_t)0x34d4460c, (q31_t)0x1bea292b, (q31_t)0x34db5cea,
+    (q31_t)0x1bf48abd, (q31_t)0x34e271bd, (q31_t)0x1bfeedb3, (q31_t)0x34e98487,
+    (q31_t)0x1c09520d, (q31_t)0x34f09546, (q31_t)0x1c13b7c9, (q31_t)0x34f7a3fb,
+    (q31_t)0x1c1e1ee9, (q31_t)0x34feb0a5, (q31_t)0x1c28876a, (q31_t)0x3505bb44,
+    (q31_t)0x1c32f14d, (q31_t)0x350cc3d8, (q31_t)0x1c3d5c91, (q31_t)0x3513ca60,
+    (q31_t)0x1c47c936, (q31_t)0x351acedd, (q31_t)0x1c52373c, (q31_t)0x3521d14d,
+    (q31_t)0x1c5ca6a2, (q31_t)0x3528d1b1, (q31_t)0x1c671768, (q31_t)0x352fd008,
+    (q31_t)0x1c71898d, (q31_t)0x3536cc52, (q31_t)0x1c7bfd11, (q31_t)0x353dc68f,
+    (q31_t)0x1c8671f3, (q31_t)0x3544bebf, (q31_t)0x1c90e834, (q31_t)0x354bb4e1,
+    (q31_t)0x1c9b5fd2, (q31_t)0x3552a8f4, (q31_t)0x1ca5d8cd, (q31_t)0x35599afa,
+    (q31_t)0x1cb05326, (q31_t)0x35608af1, (q31_t)0x1cbacedb, (q31_t)0x356778d9,
+    (q31_t)0x1cc54bec, (q31_t)0x356e64b2, (q31_t)0x1ccfca59, (q31_t)0x35754e7c,
+    (q31_t)0x1cda4a21, (q31_t)0x357c3636, (q31_t)0x1ce4cb44, (q31_t)0x35831be0,
+    (q31_t)0x1cef4dc2, (q31_t)0x3589ff7a, (q31_t)0x1cf9d199, (q31_t)0x3590e104,
+    (q31_t)0x1d0456ca, (q31_t)0x3597c07d, (q31_t)0x1d0edd55, (q31_t)0x359e9de5,
+    (q31_t)0x1d196538, (q31_t)0x35a5793c, (q31_t)0x1d23ee74, (q31_t)0x35ac5282,
+    (q31_t)0x1d2e7908, (q31_t)0x35b329b5, (q31_t)0x1d3904f4, (q31_t)0x35b9fed7,
+    (q31_t)0x1d439236, (q31_t)0x35c0d1e7, (q31_t)0x1d4e20d0, (q31_t)0x35c7a2e3,
+    (q31_t)0x1d58b0c0, (q31_t)0x35ce71ce, (q31_t)0x1d634206, (q31_t)0x35d53ea5,
+    (q31_t)0x1d6dd4a2, (q31_t)0x35dc0968, (q31_t)0x1d786892, (q31_t)0x35e2d219,
+    (q31_t)0x1d82fdd8, (q31_t)0x35e998b5, (q31_t)0x1d8d9472, (q31_t)0x35f05d3d,
+    (q31_t)0x1d982c60, (q31_t)0x35f71fb1, (q31_t)0x1da2c5a2, (q31_t)0x35fde011,
+    (q31_t)0x1dad6036, (q31_t)0x36049e5b, (q31_t)0x1db7fc1e, (q31_t)0x360b5a90,
+    (q31_t)0x1dc29958, (q31_t)0x361214b0, (q31_t)0x1dcd37e4, (q31_t)0x3618ccba,
+    (q31_t)0x1dd7d7c1, (q31_t)0x361f82af, (q31_t)0x1de278ef, (q31_t)0x3626368d,
+    (q31_t)0x1ded1b6e, (q31_t)0x362ce855, (q31_t)0x1df7bf3e, (q31_t)0x36339806,
+    (q31_t)0x1e02645d, (q31_t)0x363a45a0, (q31_t)0x1e0d0acc, (q31_t)0x3640f123,
+    (q31_t)0x1e17b28a, (q31_t)0x36479a8e, (q31_t)0x1e225b96, (q31_t)0x364e41e2,
+    (q31_t)0x1e2d05f1, (q31_t)0x3654e71d, (q31_t)0x1e37b199, (q31_t)0x365b8a41,
+    (q31_t)0x1e425e8f, (q31_t)0x36622b4c, (q31_t)0x1e4d0cd2, (q31_t)0x3668ca3e,
+    (q31_t)0x1e57bc62, (q31_t)0x366f6717, (q31_t)0x1e626d3e, (q31_t)0x367601d7,
+    (q31_t)0x1e6d1f65, (q31_t)0x367c9a7e, (q31_t)0x1e77d2d8, (q31_t)0x3683310b,
+    (q31_t)0x1e828796, (q31_t)0x3689c57d, (q31_t)0x1e8d3d9e, (q31_t)0x369057d6,
+    (q31_t)0x1e97f4f1, (q31_t)0x3696e814, (q31_t)0x1ea2ad8d, (q31_t)0x369d7637,
+    (q31_t)0x1ead6773, (q31_t)0x36a4023f, (q31_t)0x1eb822a1, (q31_t)0x36aa8c2c,
+    (q31_t)0x1ec2df18, (q31_t)0x36b113fd, (q31_t)0x1ecd9cd7, (q31_t)0x36b799b3,
+    (q31_t)0x1ed85bdd, (q31_t)0x36be1d4c, (q31_t)0x1ee31c2b, (q31_t)0x36c49ec9,
+    (q31_t)0x1eedddc0, (q31_t)0x36cb1e2a, (q31_t)0x1ef8a09b, (q31_t)0x36d19b6e,
+    (q31_t)0x1f0364bc, (q31_t)0x36d81695, (q31_t)0x1f0e2a22, (q31_t)0x36de8f9e,
+    (q31_t)0x1f18f0ce, (q31_t)0x36e5068a, (q31_t)0x1f23b8be, (q31_t)0x36eb7b58,
+    (q31_t)0x1f2e81f3, (q31_t)0x36f1ee09, (q31_t)0x1f394c6b, (q31_t)0x36f85e9a,
+    (q31_t)0x1f441828, (q31_t)0x36fecd0e, (q31_t)0x1f4ee527, (q31_t)0x37053962,
+    (q31_t)0x1f59b369, (q31_t)0x370ba398, (q31_t)0x1f6482ed, (q31_t)0x37120bae,
+    (q31_t)0x1f6f53b3, (q31_t)0x371871a5, (q31_t)0x1f7a25ba, (q31_t)0x371ed57c,
+    (q31_t)0x1f84f902, (q31_t)0x37253733, (q31_t)0x1f8fcd8b, (q31_t)0x372b96ca,
+    (q31_t)0x1f9aa354, (q31_t)0x3731f440, (q31_t)0x1fa57a5d, (q31_t)0x37384f95,
+    (q31_t)0x1fb052a5, (q31_t)0x373ea8ca, (q31_t)0x1fbb2c2c, (q31_t)0x3744ffdd,
+    (q31_t)0x1fc606f1, (q31_t)0x374b54ce, (q31_t)0x1fd0e2f5, (q31_t)0x3751a79e,
+    (q31_t)0x1fdbc036, (q31_t)0x3757f84c, (q31_t)0x1fe69eb4, (q31_t)0x375e46d8,
+    (q31_t)0x1ff17e70, (q31_t)0x37649341, (q31_t)0x1ffc5f67, (q31_t)0x376add88,
+    (q31_t)0x2007419b, (q31_t)0x377125ac, (q31_t)0x2012250a, (q31_t)0x37776bac,
+    (q31_t)0x201d09b4, (q31_t)0x377daf89, (q31_t)0x2027ef99, (q31_t)0x3783f143,
+    (q31_t)0x2032d6b8, (q31_t)0x378a30d8, (q31_t)0x203dbf11, (q31_t)0x37906e49,
+    (q31_t)0x2048a8a4, (q31_t)0x3796a996, (q31_t)0x2053936f, (q31_t)0x379ce2be,
+    (q31_t)0x205e7f74, (q31_t)0x37a319c2, (q31_t)0x20696cb0, (q31_t)0x37a94ea0,
+    (q31_t)0x20745b24, (q31_t)0x37af8159, (q31_t)0x207f4acf, (q31_t)0x37b5b1ec,
+    (q31_t)0x208a3bb2, (q31_t)0x37bbe05a, (q31_t)0x20952dcb, (q31_t)0x37c20ca1,
+    (q31_t)0x20a0211a, (q31_t)0x37c836c2, (q31_t)0x20ab159e, (q31_t)0x37ce5ebd,
+    (q31_t)0x20b60b58, (q31_t)0x37d48490, (q31_t)0x20c10247, (q31_t)0x37daa83d,
+    (q31_t)0x20cbfa6a, (q31_t)0x37e0c9c3, (q31_t)0x20d6f3c1, (q31_t)0x37e6e921,
+    (q31_t)0x20e1ee4b, (q31_t)0x37ed0657, (q31_t)0x20ecea09, (q31_t)0x37f32165,
+    (q31_t)0x20f7e6f9, (q31_t)0x37f93a4b, (q31_t)0x2102e51c, (q31_t)0x37ff5109,
+    (q31_t)0x210de470, (q31_t)0x3805659e, (q31_t)0x2118e4f6, (q31_t)0x380b780a,
+    (q31_t)0x2123e6ad, (q31_t)0x3811884d, (q31_t)0x212ee995, (q31_t)0x38179666,
+    (q31_t)0x2139edac, (q31_t)0x381da256, (q31_t)0x2144f2f3, (q31_t)0x3823ac1d,
+    (q31_t)0x214ff96a, (q31_t)0x3829b3b9, (q31_t)0x215b0110, (q31_t)0x382fb92a,
+    (q31_t)0x216609e3, (q31_t)0x3835bc71, (q31_t)0x217113e5, (q31_t)0x383bbd8e,
+    (q31_t)0x217c1f15, (q31_t)0x3841bc7f, (q31_t)0x21872b72, (q31_t)0x3847b946,
+    (q31_t)0x219238fb, (q31_t)0x384db3e0, (q31_t)0x219d47b1, (q31_t)0x3853ac4f,
+    (q31_t)0x21a85793, (q31_t)0x3859a292, (q31_t)0x21b368a0, (q31_t)0x385f96a9,
+    (q31_t)0x21be7ad8, (q31_t)0x38658894, (q31_t)0x21c98e3b, (q31_t)0x386b7852,
+    (q31_t)0x21d4a2c8, (q31_t)0x387165e3, (q31_t)0x21dfb87f, (q31_t)0x38775147,
+    (q31_t)0x21eacf5f, (q31_t)0x387d3a7e, (q31_t)0x21f5e768, (q31_t)0x38832187,
+    (q31_t)0x22010099, (q31_t)0x38890663, (q31_t)0x220c1af3, (q31_t)0x388ee910,
+    (q31_t)0x22173674, (q31_t)0x3894c98f, (q31_t)0x2222531c, (q31_t)0x389aa7e0,
+    (q31_t)0x222d70eb, (q31_t)0x38a08402, (q31_t)0x22388fe1, (q31_t)0x38a65df6,
+    (q31_t)0x2243affc, (q31_t)0x38ac35ba, (q31_t)0x224ed13d, (q31_t)0x38b20b4f,
+    (q31_t)0x2259f3a3, (q31_t)0x38b7deb4, (q31_t)0x2265172e, (q31_t)0x38bdafea,
+    (q31_t)0x22703bdc, (q31_t)0x38c37eef, (q31_t)0x227b61af, (q31_t)0x38c94bc4,
+    (q31_t)0x228688a4, (q31_t)0x38cf1669, (q31_t)0x2291b0bd, (q31_t)0x38d4dedd,
+    (q31_t)0x229cd9f8, (q31_t)0x38daa520, (q31_t)0x22a80456, (q31_t)0x38e06932,
+    (q31_t)0x22b32fd4, (q31_t)0x38e62b13, (q31_t)0x22be5c74, (q31_t)0x38ebeac2,
+    (q31_t)0x22c98a35, (q31_t)0x38f1a840, (q31_t)0x22d4b916, (q31_t)0x38f7638b,
+    (q31_t)0x22dfe917, (q31_t)0x38fd1ca4, (q31_t)0x22eb1a37, (q31_t)0x3902d38b,
+    (q31_t)0x22f64c77, (q31_t)0x3908883f, (q31_t)0x23017fd5, (q31_t)0x390e3ac0,
+    (q31_t)0x230cb451, (q31_t)0x3913eb0e, (q31_t)0x2317e9eb, (q31_t)0x39199929,
+    (q31_t)0x232320a2, (q31_t)0x391f4510, (q31_t)0x232e5876, (q31_t)0x3924eec3,
+    (q31_t)0x23399167, (q31_t)0x392a9642, (q31_t)0x2344cb73, (q31_t)0x39303b8e,
+    (q31_t)0x2350069b, (q31_t)0x3935dea4, (q31_t)0x235b42df, (q31_t)0x393b7f86,
+    (q31_t)0x2366803c, (q31_t)0x39411e33, (q31_t)0x2371beb5, (q31_t)0x3946baac,
+    (q31_t)0x237cfe47, (q31_t)0x394c54ee, (q31_t)0x23883ef2, (q31_t)0x3951ecfc,
+    (q31_t)0x239380b6, (q31_t)0x395782d3, (q31_t)0x239ec393, (q31_t)0x395d1675,
+    (q31_t)0x23aa0788, (q31_t)0x3962a7e0, (q31_t)0x23b54c95, (q31_t)0x39683715,
+    (q31_t)0x23c092b9, (q31_t)0x396dc414, (q31_t)0x23cbd9f4, (q31_t)0x39734edc,
+    (q31_t)0x23d72245, (q31_t)0x3978d76c, (q31_t)0x23e26bac, (q31_t)0x397e5dc6,
+    (q31_t)0x23edb628, (q31_t)0x3983e1e8, (q31_t)0x23f901ba, (q31_t)0x398963d2,
+    (q31_t)0x24044e60, (q31_t)0x398ee385, (q31_t)0x240f9c1a, (q31_t)0x399460ff,
+    (q31_t)0x241aeae8, (q31_t)0x3999dc42, (q31_t)0x24263ac9, (q31_t)0x399f554b,
+    (q31_t)0x24318bbe, (q31_t)0x39a4cc1c, (q31_t)0x243cddc4, (q31_t)0x39aa40b4,
+    (q31_t)0x244830dd, (q31_t)0x39afb313, (q31_t)0x24538507, (q31_t)0x39b52339,
+    (q31_t)0x245eda43, (q31_t)0x39ba9125, (q31_t)0x246a308f, (q31_t)0x39bffcd7,
+    (q31_t)0x247587eb, (q31_t)0x39c5664f, (q31_t)0x2480e057, (q31_t)0x39cacd8d,
+    (q31_t)0x248c39d3, (q31_t)0x39d03291, (q31_t)0x2497945d, (q31_t)0x39d5955a,
+    (q31_t)0x24a2eff6, (q31_t)0x39daf5e8, (q31_t)0x24ae4c9d, (q31_t)0x39e0543c,
+    (q31_t)0x24b9aa52, (q31_t)0x39e5b054, (q31_t)0x24c50914, (q31_t)0x39eb0a31,
+    (q31_t)0x24d068e2, (q31_t)0x39f061d2, (q31_t)0x24dbc9bd, (q31_t)0x39f5b737,
+    (q31_t)0x24e72ba4, (q31_t)0x39fb0a60, (q31_t)0x24f28e96, (q31_t)0x3a005b4d,
+    (q31_t)0x24fdf294, (q31_t)0x3a05a9fd, (q31_t)0x2509579b, (q31_t)0x3a0af671,
+    (q31_t)0x2514bdad, (q31_t)0x3a1040a8, (q31_t)0x252024c9, (q31_t)0x3a1588a2,
+    (q31_t)0x252b8cee, (q31_t)0x3a1ace5f, (q31_t)0x2536f61b, (q31_t)0x3a2011de,
+    (q31_t)0x25426051, (q31_t)0x3a25531f, (q31_t)0x254dcb8f, (q31_t)0x3a2a9223,
+    (q31_t)0x255937d5, (q31_t)0x3a2fcee8, (q31_t)0x2564a521, (q31_t)0x3a350970,
+    (q31_t)0x25701374, (q31_t)0x3a3a41b9, (q31_t)0x257b82cd, (q31_t)0x3a3f77c3,
+    (q31_t)0x2586f32c, (q31_t)0x3a44ab8e, (q31_t)0x25926490, (q31_t)0x3a49dd1a,
+    (q31_t)0x259dd6f9, (q31_t)0x3a4f0c67, (q31_t)0x25a94a67, (q31_t)0x3a543974,
+    (q31_t)0x25b4bed8, (q31_t)0x3a596442, (q31_t)0x25c0344d, (q31_t)0x3a5e8cd0,
+    (q31_t)0x25cbaac5, (q31_t)0x3a63b31d, (q31_t)0x25d72240, (q31_t)0x3a68d72b,
+    (q31_t)0x25e29abc, (q31_t)0x3a6df8f8, (q31_t)0x25ee143b, (q31_t)0x3a731884,
+    (q31_t)0x25f98ebb, (q31_t)0x3a7835cf, (q31_t)0x26050a3b, (q31_t)0x3a7d50da,
+    (q31_t)0x261086bc, (q31_t)0x3a8269a3, (q31_t)0x261c043d, (q31_t)0x3a87802a,
+    (q31_t)0x262782be, (q31_t)0x3a8c9470, (q31_t)0x2633023e, (q31_t)0x3a91a674,
+    (q31_t)0x263e82bc, (q31_t)0x3a96b636, (q31_t)0x264a0438, (q31_t)0x3a9bc3b6,
+    (q31_t)0x265586b3, (q31_t)0x3aa0cef3, (q31_t)0x26610a2a, (q31_t)0x3aa5d7ee,
+    (q31_t)0x266c8e9f, (q31_t)0x3aaadea6, (q31_t)0x26781410, (q31_t)0x3aafe31b,
+    (q31_t)0x26839a7c, (q31_t)0x3ab4e54c, (q31_t)0x268f21e5, (q31_t)0x3ab9e53a,
+    (q31_t)0x269aaa48, (q31_t)0x3abee2e5, (q31_t)0x26a633a6, (q31_t)0x3ac3de4c,
+    (q31_t)0x26b1bdff, (q31_t)0x3ac8d76f, (q31_t)0x26bd4951, (q31_t)0x3acdce4d,
+    (q31_t)0x26c8d59c, (q31_t)0x3ad2c2e8, (q31_t)0x26d462e1, (q31_t)0x3ad7b53d,
+    (q31_t)0x26dff11d, (q31_t)0x3adca54e, (q31_t)0x26eb8052, (q31_t)0x3ae1931a,
+    (q31_t)0x26f7107e, (q31_t)0x3ae67ea1, (q31_t)0x2702a1a1, (q31_t)0x3aeb67e3,
+    (q31_t)0x270e33bb, (q31_t)0x3af04edf, (q31_t)0x2719c6cb, (q31_t)0x3af53395,
+    (q31_t)0x27255ad1, (q31_t)0x3afa1605, (q31_t)0x2730efcc, (q31_t)0x3afef630,
+    (q31_t)0x273c85bc, (q31_t)0x3b03d414, (q31_t)0x27481ca1, (q31_t)0x3b08afb2,
+    (q31_t)0x2753b479, (q31_t)0x3b0d8909, (q31_t)0x275f4d45, (q31_t)0x3b126019,
+    (q31_t)0x276ae704, (q31_t)0x3b1734e2, (q31_t)0x277681b6, (q31_t)0x3b1c0764,
+    (q31_t)0x27821d59, (q31_t)0x3b20d79e, (q31_t)0x278db9ef, (q31_t)0x3b25a591,
+    (q31_t)0x27995776, (q31_t)0x3b2a713d, (q31_t)0x27a4f5ed, (q31_t)0x3b2f3aa0,
+    (q31_t)0x27b09555, (q31_t)0x3b3401bb, (q31_t)0x27bc35ad, (q31_t)0x3b38c68e,
+    (q31_t)0x27c7d6f4, (q31_t)0x3b3d8918, (q31_t)0x27d3792b, (q31_t)0x3b42495a,
+    (q31_t)0x27df1c50, (q31_t)0x3b470753, (q31_t)0x27eac063, (q31_t)0x3b4bc303,
+    (q31_t)0x27f66564, (q31_t)0x3b507c69, (q31_t)0x28020b52, (q31_t)0x3b553386,
+    (q31_t)0x280db22d, (q31_t)0x3b59e85a, (q31_t)0x281959f4, (q31_t)0x3b5e9ae4,
+    (q31_t)0x282502a7, (q31_t)0x3b634b23, (q31_t)0x2830ac45, (q31_t)0x3b67f919,
+    (q31_t)0x283c56cf, (q31_t)0x3b6ca4c4, (q31_t)0x28480243, (q31_t)0x3b714e25,
+    (q31_t)0x2853aea1, (q31_t)0x3b75f53c, (q31_t)0x285f5be9, (q31_t)0x3b7a9a07,
+    (q31_t)0x286b0a1a, (q31_t)0x3b7f3c87, (q31_t)0x2876b934, (q31_t)0x3b83dcbc,
+    (q31_t)0x28826936, (q31_t)0x3b887aa6, (q31_t)0x288e1a20, (q31_t)0x3b8d1644,
+    (q31_t)0x2899cbf1, (q31_t)0x3b91af97, (q31_t)0x28a57ea9, (q31_t)0x3b96469d,
+    (q31_t)0x28b13248, (q31_t)0x3b9adb57, (q31_t)0x28bce6cd, (q31_t)0x3b9f6dc5,
+    (q31_t)0x28c89c37, (q31_t)0x3ba3fde7, (q31_t)0x28d45286, (q31_t)0x3ba88bbc,
+    (q31_t)0x28e009ba, (q31_t)0x3bad1744, (q31_t)0x28ebc1d3, (q31_t)0x3bb1a080,
+    (q31_t)0x28f77acf, (q31_t)0x3bb6276e, (q31_t)0x290334af, (q31_t)0x3bbaac0e,
+    (q31_t)0x290eef71, (q31_t)0x3bbf2e62, (q31_t)0x291aab16, (q31_t)0x3bc3ae67,
+    (q31_t)0x2926679c, (q31_t)0x3bc82c1f, (q31_t)0x29322505, (q31_t)0x3bcca789,
+    (q31_t)0x293de34e, (q31_t)0x3bd120a4, (q31_t)0x2949a278, (q31_t)0x3bd59771,
+    (q31_t)0x29556282, (q31_t)0x3bda0bf0, (q31_t)0x2961236c, (q31_t)0x3bde7e20,
+    (q31_t)0x296ce535, (q31_t)0x3be2ee01, (q31_t)0x2978a7dd, (q31_t)0x3be75b93,
+    (q31_t)0x29846b63, (q31_t)0x3bebc6d5, (q31_t)0x29902fc7, (q31_t)0x3bf02fc9,
+    (q31_t)0x299bf509, (q31_t)0x3bf4966c, (q31_t)0x29a7bb28, (q31_t)0x3bf8fac0,
+    (q31_t)0x29b38223, (q31_t)0x3bfd5cc4, (q31_t)0x29bf49fa, (q31_t)0x3c01bc78,
+    (q31_t)0x29cb12ad, (q31_t)0x3c0619dc, (q31_t)0x29d6dc3b, (q31_t)0x3c0a74f0,
+    (q31_t)0x29e2a6a3, (q31_t)0x3c0ecdb2, (q31_t)0x29ee71e6, (q31_t)0x3c132424,
+    (q31_t)0x29fa3e03, (q31_t)0x3c177845, (q31_t)0x2a060af9, (q31_t)0x3c1bca16,
+    (q31_t)0x2a11d8c8, (q31_t)0x3c201994, (q31_t)0x2a1da770, (q31_t)0x3c2466c2,
+    (q31_t)0x2a2976ef, (q31_t)0x3c28b19e, (q31_t)0x2a354746, (q31_t)0x3c2cfa28,
+    (q31_t)0x2a411874, (q31_t)0x3c314060, (q31_t)0x2a4cea79, (q31_t)0x3c358446,
+    (q31_t)0x2a58bd54, (q31_t)0x3c39c5da, (q31_t)0x2a649105, (q31_t)0x3c3e051b,
+    (q31_t)0x2a70658a, (q31_t)0x3c42420a, (q31_t)0x2a7c3ae5, (q31_t)0x3c467ca6,
+    (q31_t)0x2a881114, (q31_t)0x3c4ab4ef, (q31_t)0x2a93e817, (q31_t)0x3c4eeae5,
+    (q31_t)0x2a9fbfed, (q31_t)0x3c531e88, (q31_t)0x2aab9896, (q31_t)0x3c574fd8,
+    (q31_t)0x2ab77212, (q31_t)0x3c5b7ed4, (q31_t)0x2ac34c60, (q31_t)0x3c5fab7c,
+    (q31_t)0x2acf277f, (q31_t)0x3c63d5d1, (q31_t)0x2adb0370, (q31_t)0x3c67fdd1,
+    (q31_t)0x2ae6e031, (q31_t)0x3c6c237e, (q31_t)0x2af2bdc3, (q31_t)0x3c7046d6,
+    (q31_t)0x2afe9c24, (q31_t)0x3c7467d9, (q31_t)0x2b0a7b54, (q31_t)0x3c788688,
+    (q31_t)0x2b165b54, (q31_t)0x3c7ca2e2, (q31_t)0x2b223c22, (q31_t)0x3c80bce7,
+    (q31_t)0x2b2e1dbe, (q31_t)0x3c84d496, (q31_t)0x2b3a0027, (q31_t)0x3c88e9f1,
+    (q31_t)0x2b45e35d, (q31_t)0x3c8cfcf6, (q31_t)0x2b51c760, (q31_t)0x3c910da5,
+    (q31_t)0x2b5dac2f, (q31_t)0x3c951bff, (q31_t)0x2b6991ca, (q31_t)0x3c992803,
+    (q31_t)0x2b75782f, (q31_t)0x3c9d31b0, (q31_t)0x2b815f60, (q31_t)0x3ca13908,
+    (q31_t)0x2b8d475b, (q31_t)0x3ca53e09, (q31_t)0x2b99301f, (q31_t)0x3ca940b3,
+    (q31_t)0x2ba519ad, (q31_t)0x3cad4107, (q31_t)0x2bb10404, (q31_t)0x3cb13f04,
+    (q31_t)0x2bbcef23, (q31_t)0x3cb53aaa, (q31_t)0x2bc8db0b, (q31_t)0x3cb933f9,
+    (q31_t)0x2bd4c7ba, (q31_t)0x3cbd2af0, (q31_t)0x2be0b52f, (q31_t)0x3cc11f90,
+    (q31_t)0x2beca36c, (q31_t)0x3cc511d9, (q31_t)0x2bf8926f, (q31_t)0x3cc901c9,
+    (q31_t)0x2c048237, (q31_t)0x3cccef62, (q31_t)0x2c1072c4, (q31_t)0x3cd0daa2,
+    (q31_t)0x2c1c6417, (q31_t)0x3cd4c38b, (q31_t)0x2c28562d, (q31_t)0x3cd8aa1b,
+    (q31_t)0x2c344908, (q31_t)0x3cdc8e52, (q31_t)0x2c403ca5, (q31_t)0x3ce07031,
+    (q31_t)0x2c4c3106, (q31_t)0x3ce44fb7, (q31_t)0x2c582629, (q31_t)0x3ce82ce4,
+    (q31_t)0x2c641c0e, (q31_t)0x3cec07b8, (q31_t)0x2c7012b5, (q31_t)0x3cefe032,
+    (q31_t)0x2c7c0a1d, (q31_t)0x3cf3b653, (q31_t)0x2c880245, (q31_t)0x3cf78a1b,
+    (q31_t)0x2c93fb2e, (q31_t)0x3cfb5b89, (q31_t)0x2c9ff4d6, (q31_t)0x3cff2a9d,
+    (q31_t)0x2cabef3d, (q31_t)0x3d02f757, (q31_t)0x2cb7ea63, (q31_t)0x3d06c1b6,
+    (q31_t)0x2cc3e648, (q31_t)0x3d0a89bc, (q31_t)0x2ccfe2ea, (q31_t)0x3d0e4f67,
+    (q31_t)0x2cdbe04a, (q31_t)0x3d1212b7, (q31_t)0x2ce7de66, (q31_t)0x3d15d3ad,
+    (q31_t)0x2cf3dd3f, (q31_t)0x3d199248, (q31_t)0x2cffdcd4, (q31_t)0x3d1d4e88,
+    (q31_t)0x2d0bdd25, (q31_t)0x3d21086c, (q31_t)0x2d17de31, (q31_t)0x3d24bff6,
+    (q31_t)0x2d23dff7, (q31_t)0x3d287523, (q31_t)0x2d2fe277, (q31_t)0x3d2c27f6,
+    (q31_t)0x2d3be5b1, (q31_t)0x3d2fd86c, (q31_t)0x2d47e9a5, (q31_t)0x3d338687,
+    (q31_t)0x2d53ee51, (q31_t)0x3d373245, (q31_t)0x2d5ff3b5, (q31_t)0x3d3adba7,
+    (q31_t)0x2d6bf9d1, (q31_t)0x3d3e82ae, (q31_t)0x2d7800a5, (q31_t)0x3d422757,
+    (q31_t)0x2d84082f, (q31_t)0x3d45c9a4, (q31_t)0x2d901070, (q31_t)0x3d496994,
+    (q31_t)0x2d9c1967, (q31_t)0x3d4d0728, (q31_t)0x2da82313, (q31_t)0x3d50a25e,
+    (q31_t)0x2db42d74, (q31_t)0x3d543b37, (q31_t)0x2dc0388a, (q31_t)0x3d57d1b3,
+    (q31_t)0x2dcc4454, (q31_t)0x3d5b65d2, (q31_t)0x2dd850d2, (q31_t)0x3d5ef793,
+    (q31_t)0x2de45e03, (q31_t)0x3d6286f6, (q31_t)0x2df06be6, (q31_t)0x3d6613fb,
+    (q31_t)0x2dfc7a7c, (q31_t)0x3d699ea3, (q31_t)0x2e0889c4, (q31_t)0x3d6d26ec,
+    (q31_t)0x2e1499bd, (q31_t)0x3d70acd7, (q31_t)0x2e20aa67, (q31_t)0x3d743064,
+    (q31_t)0x2e2cbbc1, (q31_t)0x3d77b192, (q31_t)0x2e38cdcb, (q31_t)0x3d7b3061,
+    (q31_t)0x2e44e084, (q31_t)0x3d7eacd2, (q31_t)0x2e50f3ed, (q31_t)0x3d8226e4,
+    (q31_t)0x2e5d0804, (q31_t)0x3d859e96, (q31_t)0x2e691cc9, (q31_t)0x3d8913ea,
+    (q31_t)0x2e75323c, (q31_t)0x3d8c86de, (q31_t)0x2e81485c, (q31_t)0x3d8ff772,
+    (q31_t)0x2e8d5f29, (q31_t)0x3d9365a8, (q31_t)0x2e9976a1, (q31_t)0x3d96d17d,
+    (q31_t)0x2ea58ec6, (q31_t)0x3d9a3af2, (q31_t)0x2eb1a796, (q31_t)0x3d9da208,
+    (q31_t)0x2ebdc110, (q31_t)0x3da106bd, (q31_t)0x2ec9db35, (q31_t)0x3da46912,
+    (q31_t)0x2ed5f604, (q31_t)0x3da7c907, (q31_t)0x2ee2117c, (q31_t)0x3dab269b,
+    (q31_t)0x2eee2d9d, (q31_t)0x3dae81cf, (q31_t)0x2efa4a67, (q31_t)0x3db1daa2,
+    (q31_t)0x2f0667d9, (q31_t)0x3db53113, (q31_t)0x2f1285f2, (q31_t)0x3db88524,
+    (q31_t)0x2f1ea4b2, (q31_t)0x3dbbd6d4, (q31_t)0x2f2ac419, (q31_t)0x3dbf2622,
+    (q31_t)0x2f36e426, (q31_t)0x3dc2730f, (q31_t)0x2f4304d8, (q31_t)0x3dc5bd9b,
+    (q31_t)0x2f4f2630, (q31_t)0x3dc905c5, (q31_t)0x2f5b482d, (q31_t)0x3dcc4b8d,
+    (q31_t)0x2f676ace, (q31_t)0x3dcf8ef3, (q31_t)0x2f738e12, (q31_t)0x3dd2cff7,
+    (q31_t)0x2f7fb1fa, (q31_t)0x3dd60e99, (q31_t)0x2f8bd685, (q31_t)0x3dd94ad8,
+    (q31_t)0x2f97fbb2, (q31_t)0x3ddc84b5, (q31_t)0x2fa42181, (q31_t)0x3ddfbc30,
+    (q31_t)0x2fb047f2, (q31_t)0x3de2f148, (q31_t)0x2fbc6f03, (q31_t)0x3de623fd,
+    (q31_t)0x2fc896b5, (q31_t)0x3de9544f, (q31_t)0x2fd4bf08, (q31_t)0x3dec823e,
+    (q31_t)0x2fe0e7f9, (q31_t)0x3defadca, (q31_t)0x2fed118a, (q31_t)0x3df2d6f3,
+    (q31_t)0x2ff93bba, (q31_t)0x3df5fdb8, (q31_t)0x30056687, (q31_t)0x3df9221a,
+    (q31_t)0x301191f3, (q31_t)0x3dfc4418, (q31_t)0x301dbdfb, (q31_t)0x3dff63b2,
+    (q31_t)0x3029eaa1, (q31_t)0x3e0280e9, (q31_t)0x303617e2, (q31_t)0x3e059bbb,
+    (q31_t)0x304245c0, (q31_t)0x3e08b42a, (q31_t)0x304e7438, (q31_t)0x3e0bca34,
+    (q31_t)0x305aa34c, (q31_t)0x3e0eddd9, (q31_t)0x3066d2fa, (q31_t)0x3e11ef1b,
+    (q31_t)0x30730342, (q31_t)0x3e14fdf7, (q31_t)0x307f3424, (q31_t)0x3e180a6f,
+    (q31_t)0x308b659f, (q31_t)0x3e1b1482, (q31_t)0x309797b2, (q31_t)0x3e1e1c30,
+    (q31_t)0x30a3ca5d, (q31_t)0x3e212179, (q31_t)0x30affda0, (q31_t)0x3e24245d,
+    (q31_t)0x30bc317a, (q31_t)0x3e2724db, (q31_t)0x30c865ea, (q31_t)0x3e2a22f4,
+    (q31_t)0x30d49af1, (q31_t)0x3e2d1ea8, (q31_t)0x30e0d08d, (q31_t)0x3e3017f6,
+    (q31_t)0x30ed06bf, (q31_t)0x3e330ede, (q31_t)0x30f93d86, (q31_t)0x3e360360,
+    (q31_t)0x310574e0, (q31_t)0x3e38f57c, (q31_t)0x3111accf, (q31_t)0x3e3be532,
+    (q31_t)0x311de551, (q31_t)0x3e3ed282, (q31_t)0x312a1e66, (q31_t)0x3e41bd6c,
+    (q31_t)0x3136580d, (q31_t)0x3e44a5ef, (q31_t)0x31429247, (q31_t)0x3e478c0b,
+    (q31_t)0x314ecd11, (q31_t)0x3e4a6fc1, (q31_t)0x315b086d, (q31_t)0x3e4d5110,
+    (q31_t)0x31674459, (q31_t)0x3e502ff9, (q31_t)0x317380d6, (q31_t)0x3e530c7a,
+    (q31_t)0x317fbde2, (q31_t)0x3e55e694, (q31_t)0x318bfb7d, (q31_t)0x3e58be47,
+    (q31_t)0x319839a6, (q31_t)0x3e5b9392, (q31_t)0x31a4785e, (q31_t)0x3e5e6676,
+    (q31_t)0x31b0b7a4, (q31_t)0x3e6136f3, (q31_t)0x31bcf777, (q31_t)0x3e640507,
+    (q31_t)0x31c937d6, (q31_t)0x3e66d0b4, (q31_t)0x31d578c2, (q31_t)0x3e6999fa,
+    (q31_t)0x31e1ba3a, (q31_t)0x3e6c60d7, (q31_t)0x31edfc3d, (q31_t)0x3e6f254c,
+    (q31_t)0x31fa3ecb, (q31_t)0x3e71e759, (q31_t)0x320681e3, (q31_t)0x3e74a6fd,
+    (q31_t)0x3212c585, (q31_t)0x3e77643a, (q31_t)0x321f09b1, (q31_t)0x3e7a1f0d,
+    (q31_t)0x322b4e66, (q31_t)0x3e7cd778, (q31_t)0x323793a3, (q31_t)0x3e7f8d7b,
+    (q31_t)0x3243d968, (q31_t)0x3e824114, (q31_t)0x32501fb5, (q31_t)0x3e84f245,
+    (q31_t)0x325c6688, (q31_t)0x3e87a10c, (q31_t)0x3268ade3, (q31_t)0x3e8a4d6a,
+    (q31_t)0x3274f5c3, (q31_t)0x3e8cf75f, (q31_t)0x32813e2a, (q31_t)0x3e8f9eeb,
+    (q31_t)0x328d8715, (q31_t)0x3e92440d, (q31_t)0x3299d085, (q31_t)0x3e94e6c6,
+    (q31_t)0x32a61a7a, (q31_t)0x3e978715, (q31_t)0x32b264f2, (q31_t)0x3e9a24fb,
+    (q31_t)0x32beafed, (q31_t)0x3e9cc076, (q31_t)0x32cafb6b, (q31_t)0x3e9f5988,
+    (q31_t)0x32d7476c, (q31_t)0x3ea1f02f, (q31_t)0x32e393ef, (q31_t)0x3ea4846c,
+    (q31_t)0x32efe0f2, (q31_t)0x3ea7163f, (q31_t)0x32fc2e77, (q31_t)0x3ea9a5a8,
+    (q31_t)0x33087c7d, (q31_t)0x3eac32a6, (q31_t)0x3314cb02, (q31_t)0x3eaebd3a,
+    (q31_t)0x33211a07, (q31_t)0x3eb14563, (q31_t)0x332d698a, (q31_t)0x3eb3cb21,
+    (q31_t)0x3339b98d, (q31_t)0x3eb64e75, (q31_t)0x33460a0d, (q31_t)0x3eb8cf5d,
+    (q31_t)0x33525b0b, (q31_t)0x3ebb4ddb, (q31_t)0x335eac86, (q31_t)0x3ebdc9ed,
+    (q31_t)0x336afe7e, (q31_t)0x3ec04394, (q31_t)0x337750f2, (q31_t)0x3ec2bad0,
+    (q31_t)0x3383a3e2, (q31_t)0x3ec52fa0, (q31_t)0x338ff74d, (q31_t)0x3ec7a205,
+    (q31_t)0x339c4b32, (q31_t)0x3eca11fe, (q31_t)0x33a89f92, (q31_t)0x3ecc7f8b,
+    (q31_t)0x33b4f46c, (q31_t)0x3eceeaad, (q31_t)0x33c149bf, (q31_t)0x3ed15363,
+    (q31_t)0x33cd9f8b, (q31_t)0x3ed3b9ad, (q31_t)0x33d9f5cf, (q31_t)0x3ed61d8a,
+    (q31_t)0x33e64c8c, (q31_t)0x3ed87efc, (q31_t)0x33f2a3bf, (q31_t)0x3edade01,
+    (q31_t)0x33fefb6a, (q31_t)0x3edd3a9a, (q31_t)0x340b538b, (q31_t)0x3edf94c7,
+    (q31_t)0x3417ac22, (q31_t)0x3ee1ec87, (q31_t)0x3424052f, (q31_t)0x3ee441da,
+    (q31_t)0x34305eb0, (q31_t)0x3ee694c1, (q31_t)0x343cb8a7, (q31_t)0x3ee8e53a,
+    (q31_t)0x34491311, (q31_t)0x3eeb3347, (q31_t)0x34556def, (q31_t)0x3eed7ee7,
+    (q31_t)0x3461c940, (q31_t)0x3eefc81a, (q31_t)0x346e2504, (q31_t)0x3ef20ee0,
+    (q31_t)0x347a8139, (q31_t)0x3ef45338, (q31_t)0x3486dde1, (q31_t)0x3ef69523,
+    (q31_t)0x34933afa, (q31_t)0x3ef8d4a1, (q31_t)0x349f9884, (q31_t)0x3efb11b1,
+    (q31_t)0x34abf67e, (q31_t)0x3efd4c54, (q31_t)0x34b854e7, (q31_t)0x3eff8489,
+    (q31_t)0x34c4b3c0, (q31_t)0x3f01ba50, (q31_t)0x34d11308, (q31_t)0x3f03eda9,
+    (q31_t)0x34dd72be, (q31_t)0x3f061e95, (q31_t)0x34e9d2e3, (q31_t)0x3f084d12,
+    (q31_t)0x34f63374, (q31_t)0x3f0a7921, (q31_t)0x35029473, (q31_t)0x3f0ca2c2,
+    (q31_t)0x350ef5de, (q31_t)0x3f0ec9f5, (q31_t)0x351b57b5, (q31_t)0x3f10eeb9,
+    (q31_t)0x3527b9f7, (q31_t)0x3f13110f, (q31_t)0x35341ca5, (q31_t)0x3f1530f7,
+    (q31_t)0x35407fbd, (q31_t)0x3f174e70, (q31_t)0x354ce33f, (q31_t)0x3f19697a,
+    (q31_t)0x3559472b, (q31_t)0x3f1b8215, (q31_t)0x3565ab80, (q31_t)0x3f1d9842,
+    (q31_t)0x3572103d, (q31_t)0x3f1fabff, (q31_t)0x357e7563, (q31_t)0x3f21bd4e,
+    (q31_t)0x358adaf0, (q31_t)0x3f23cc2e, (q31_t)0x359740e5, (q31_t)0x3f25d89e,
+    (q31_t)0x35a3a740, (q31_t)0x3f27e29f, (q31_t)0x35b00e02, (q31_t)0x3f29ea31,
+    (q31_t)0x35bc7529, (q31_t)0x3f2bef53, (q31_t)0x35c8dcb6, (q31_t)0x3f2df206,
+    (q31_t)0x35d544a7, (q31_t)0x3f2ff24a, (q31_t)0x35e1acfd, (q31_t)0x3f31f01d,
+    (q31_t)0x35ee15b7, (q31_t)0x3f33eb81, (q31_t)0x35fa7ed4, (q31_t)0x3f35e476,
+    (q31_t)0x3606e854, (q31_t)0x3f37dafa, (q31_t)0x36135237, (q31_t)0x3f39cf0e,
+    (q31_t)0x361fbc7b, (q31_t)0x3f3bc0b3, (q31_t)0x362c2721, (q31_t)0x3f3dafe7,
+    (q31_t)0x36389228, (q31_t)0x3f3f9cab, (q31_t)0x3644fd8f, (q31_t)0x3f4186ff,
+    (q31_t)0x36516956, (q31_t)0x3f436ee3, (q31_t)0x365dd57d, (q31_t)0x3f455456,
+    (q31_t)0x366a4203, (q31_t)0x3f473759, (q31_t)0x3676aee8, (q31_t)0x3f4917eb,
+    (q31_t)0x36831c2b, (q31_t)0x3f4af60d, (q31_t)0x368f89cb, (q31_t)0x3f4cd1be,
+    (q31_t)0x369bf7c9, (q31_t)0x3f4eaafe, (q31_t)0x36a86623, (q31_t)0x3f5081cd,
+    (q31_t)0x36b4d4d9, (q31_t)0x3f52562c, (q31_t)0x36c143ec, (q31_t)0x3f54281a,
+    (q31_t)0x36cdb359, (q31_t)0x3f55f796, (q31_t)0x36da2321, (q31_t)0x3f57c4a2,
+    (q31_t)0x36e69344, (q31_t)0x3f598f3c, (q31_t)0x36f303c0, (q31_t)0x3f5b5765,
+    (q31_t)0x36ff7496, (q31_t)0x3f5d1d1d, (q31_t)0x370be5c4, (q31_t)0x3f5ee063,
+    (q31_t)0x3718574b, (q31_t)0x3f60a138, (q31_t)0x3724c92a, (q31_t)0x3f625f9b,
+    (q31_t)0x37313b60, (q31_t)0x3f641b8d, (q31_t)0x373daded, (q31_t)0x3f65d50d,
+    (q31_t)0x374a20d0, (q31_t)0x3f678c1c, (q31_t)0x3756940a, (q31_t)0x3f6940b8,
+    (q31_t)0x37630799, (q31_t)0x3f6af2e3, (q31_t)0x376f7b7d, (q31_t)0x3f6ca29c,
+    (q31_t)0x377befb5, (q31_t)0x3f6e4fe3, (q31_t)0x37886442, (q31_t)0x3f6ffab8,
+    (q31_t)0x3794d922, (q31_t)0x3f71a31b, (q31_t)0x37a14e55, (q31_t)0x3f73490b,
+    (q31_t)0x37adc3db, (q31_t)0x3f74ec8a, (q31_t)0x37ba39b3, (q31_t)0x3f768d96,
+    (q31_t)0x37c6afdc, (q31_t)0x3f782c30, (q31_t)0x37d32657, (q31_t)0x3f79c857,
+    (q31_t)0x37df9d22, (q31_t)0x3f7b620c, (q31_t)0x37ec143e, (q31_t)0x3f7cf94e,
+    (q31_t)0x37f88ba9, (q31_t)0x3f7e8e1e, (q31_t)0x38050364, (q31_t)0x3f80207b,
+    (q31_t)0x38117b6d, (q31_t)0x3f81b065, (q31_t)0x381df3c5, (q31_t)0x3f833ddd,
+    (q31_t)0x382a6c6a, (q31_t)0x3f84c8e2, (q31_t)0x3836e55d, (q31_t)0x3f865174,
+    (q31_t)0x38435e9d, (q31_t)0x3f87d792, (q31_t)0x384fd829, (q31_t)0x3f895b3e,
+    (q31_t)0x385c5201, (q31_t)0x3f8adc77, (q31_t)0x3868cc24, (q31_t)0x3f8c5b3d,
+    (q31_t)0x38754692, (q31_t)0x3f8dd78f, (q31_t)0x3881c14b, (q31_t)0x3f8f516e,
+    (q31_t)0x388e3c4d, (q31_t)0x3f90c8da, (q31_t)0x389ab799, (q31_t)0x3f923dd2,
+    (q31_t)0x38a7332e, (q31_t)0x3f93b058, (q31_t)0x38b3af0c, (q31_t)0x3f952069,
+    (q31_t)0x38c02b31, (q31_t)0x3f968e07, (q31_t)0x38cca79e, (q31_t)0x3f97f932,
+    (q31_t)0x38d92452, (q31_t)0x3f9961e8, (q31_t)0x38e5a14d, (q31_t)0x3f9ac82c,
+    (q31_t)0x38f21e8e, (q31_t)0x3f9c2bfb, (q31_t)0x38fe9c15, (q31_t)0x3f9d8d56,
+    (q31_t)0x390b19e0, (q31_t)0x3f9eec3e, (q31_t)0x391797f0, (q31_t)0x3fa048b2,
+    (q31_t)0x39241645, (q31_t)0x3fa1a2b2, (q31_t)0x393094dd, (q31_t)0x3fa2fa3d,
+    (q31_t)0x393d13b8, (q31_t)0x3fa44f55, (q31_t)0x394992d7, (q31_t)0x3fa5a1f9,
+    (q31_t)0x39561237, (q31_t)0x3fa6f228, (q31_t)0x396291d9, (q31_t)0x3fa83fe3,
+    (q31_t)0x396f11bc, (q31_t)0x3fa98b2a, (q31_t)0x397b91e1, (q31_t)0x3faad3fd,
+    (q31_t)0x39881245, (q31_t)0x3fac1a5b, (q31_t)0x399492ea, (q31_t)0x3fad5e45,
+    (q31_t)0x39a113cd, (q31_t)0x3fae9fbb, (q31_t)0x39ad94f0, (q31_t)0x3fafdebb,
+    (q31_t)0x39ba1651, (q31_t)0x3fb11b48, (q31_t)0x39c697f0, (q31_t)0x3fb2555f,
+    (q31_t)0x39d319cc, (q31_t)0x3fb38d02, (q31_t)0x39df9be6, (q31_t)0x3fb4c231,
+    (q31_t)0x39ec1e3b, (q31_t)0x3fb5f4ea, (q31_t)0x39f8a0cd, (q31_t)0x3fb7252f,
+    (q31_t)0x3a05239a, (q31_t)0x3fb852ff, (q31_t)0x3a11a6a3, (q31_t)0x3fb97e5a,
+    (q31_t)0x3a1e29e5, (q31_t)0x3fbaa740, (q31_t)0x3a2aad62, (q31_t)0x3fbbcdb1,
+    (q31_t)0x3a373119, (q31_t)0x3fbcf1ad, (q31_t)0x3a43b508, (q31_t)0x3fbe1334,
+    (q31_t)0x3a503930, (q31_t)0x3fbf3246, (q31_t)0x3a5cbd91, (q31_t)0x3fc04ee3,
+    (q31_t)0x3a694229, (q31_t)0x3fc1690a, (q31_t)0x3a75c6f8, (q31_t)0x3fc280bc,
+    (q31_t)0x3a824bfd, (q31_t)0x3fc395f9, (q31_t)0x3a8ed139, (q31_t)0x3fc4a8c1,
+    (q31_t)0x3a9b56ab, (q31_t)0x3fc5b913, (q31_t)0x3aa7dc52, (q31_t)0x3fc6c6f0,
+    (q31_t)0x3ab4622d, (q31_t)0x3fc7d258, (q31_t)0x3ac0e83d, (q31_t)0x3fc8db4a,
+    (q31_t)0x3acd6e81, (q31_t)0x3fc9e1c6, (q31_t)0x3ad9f4f8, (q31_t)0x3fcae5cd,
+    (q31_t)0x3ae67ba2, (q31_t)0x3fcbe75e, (q31_t)0x3af3027e, (q31_t)0x3fcce67a,
+    (q31_t)0x3aff898c, (q31_t)0x3fcde320, (q31_t)0x3b0c10cb, (q31_t)0x3fcedd50,
+    (q31_t)0x3b18983b, (q31_t)0x3fcfd50b, (q31_t)0x3b251fdc, (q31_t)0x3fd0ca4f,
+    (q31_t)0x3b31a7ac, (q31_t)0x3fd1bd1e, (q31_t)0x3b3e2fac, (q31_t)0x3fd2ad77,
+    (q31_t)0x3b4ab7db, (q31_t)0x3fd39b5a, (q31_t)0x3b574039, (q31_t)0x3fd486c7,
+    (q31_t)0x3b63c8c4, (q31_t)0x3fd56fbe, (q31_t)0x3b70517d, (q31_t)0x3fd6563f,
+    (q31_t)0x3b7cda63, (q31_t)0x3fd73a4a, (q31_t)0x3b896375, (q31_t)0x3fd81bdf,
+    (q31_t)0x3b95ecb4, (q31_t)0x3fd8fafe, (q31_t)0x3ba2761e, (q31_t)0x3fd9d7a7,
+    (q31_t)0x3baeffb3, (q31_t)0x3fdab1d9, (q31_t)0x3bbb8973, (q31_t)0x3fdb8996,
+    (q31_t)0x3bc8135c, (q31_t)0x3fdc5edc, (q31_t)0x3bd49d70, (q31_t)0x3fdd31ac,
+    (q31_t)0x3be127ac, (q31_t)0x3fde0205, (q31_t)0x3bedb212, (q31_t)0x3fdecfe8,
+    (q31_t)0x3bfa3c9f, (q31_t)0x3fdf9b55, (q31_t)0x3c06c754, (q31_t)0x3fe0644b,
+    (q31_t)0x3c135231, (q31_t)0x3fe12acb, (q31_t)0x3c1fdd34, (q31_t)0x3fe1eed5,
+    (q31_t)0x3c2c685d, (q31_t)0x3fe2b067, (q31_t)0x3c38f3ac, (q31_t)0x3fe36f84,
+    (q31_t)0x3c457f21, (q31_t)0x3fe42c2a, (q31_t)0x3c520aba, (q31_t)0x3fe4e659,
+    (q31_t)0x3c5e9678, (q31_t)0x3fe59e12, (q31_t)0x3c6b2259, (q31_t)0x3fe65354,
+    (q31_t)0x3c77ae5e, (q31_t)0x3fe7061f, (q31_t)0x3c843a85, (q31_t)0x3fe7b674,
+    (q31_t)0x3c90c6cf, (q31_t)0x3fe86452, (q31_t)0x3c9d533b, (q31_t)0x3fe90fb9,
+    (q31_t)0x3ca9dfc8, (q31_t)0x3fe9b8a9, (q31_t)0x3cb66c77, (q31_t)0x3fea5f23,
+    (q31_t)0x3cc2f945, (q31_t)0x3feb0326, (q31_t)0x3ccf8634, (q31_t)0x3feba4b2,
+    (q31_t)0x3cdc1342, (q31_t)0x3fec43c7, (q31_t)0x3ce8a06f, (q31_t)0x3fece065,
+    (q31_t)0x3cf52dbb, (q31_t)0x3fed7a8c, (q31_t)0x3d01bb24, (q31_t)0x3fee123d,
+    (q31_t)0x3d0e48ab, (q31_t)0x3feea776, (q31_t)0x3d1ad650, (q31_t)0x3fef3a39,
+    (q31_t)0x3d276410, (q31_t)0x3fefca84, (q31_t)0x3d33f1ed, (q31_t)0x3ff05858,
+    (q31_t)0x3d407fe6, (q31_t)0x3ff0e3b6, (q31_t)0x3d4d0df9, (q31_t)0x3ff16c9c,
+    (q31_t)0x3d599c28, (q31_t)0x3ff1f30b, (q31_t)0x3d662a70, (q31_t)0x3ff27703,
+    (q31_t)0x3d72b8d2, (q31_t)0x3ff2f884, (q31_t)0x3d7f474d, (q31_t)0x3ff3778e,
+    (q31_t)0x3d8bd5e1, (q31_t)0x3ff3f420, (q31_t)0x3d98648d, (q31_t)0x3ff46e3c,
+    (q31_t)0x3da4f351, (q31_t)0x3ff4e5e0, (q31_t)0x3db1822c, (q31_t)0x3ff55b0d,
+    (q31_t)0x3dbe111e, (q31_t)0x3ff5cdc3, (q31_t)0x3dcaa027, (q31_t)0x3ff63e01,
+    (q31_t)0x3dd72f45, (q31_t)0x3ff6abc8, (q31_t)0x3de3be78, (q31_t)0x3ff71718,
+    (q31_t)0x3df04dc0, (q31_t)0x3ff77ff1, (q31_t)0x3dfcdd1d, (q31_t)0x3ff7e652,
+    (q31_t)0x3e096c8d, (q31_t)0x3ff84a3c, (q31_t)0x3e15fc11, (q31_t)0x3ff8abae,
+    (q31_t)0x3e228ba7, (q31_t)0x3ff90aaa, (q31_t)0x3e2f1b50, (q31_t)0x3ff9672d,
+    (q31_t)0x3e3bab0b, (q31_t)0x3ff9c13a, (q31_t)0x3e483ad8, (q31_t)0x3ffa18cf,
+    (q31_t)0x3e54cab5, (q31_t)0x3ffa6dec, (q31_t)0x3e615aa3, (q31_t)0x3ffac092,
+    (q31_t)0x3e6deaa1, (q31_t)0x3ffb10c1, (q31_t)0x3e7a7aae, (q31_t)0x3ffb5e78,
+    (q31_t)0x3e870aca, (q31_t)0x3ffba9b8, (q31_t)0x3e939af5, (q31_t)0x3ffbf280,
+    (q31_t)0x3ea02b2e, (q31_t)0x3ffc38d1, (q31_t)0x3eacbb74, (q31_t)0x3ffc7caa,
+    (q31_t)0x3eb94bc8, (q31_t)0x3ffcbe0c, (q31_t)0x3ec5dc28, (q31_t)0x3ffcfcf6,
+    (q31_t)0x3ed26c94, (q31_t)0x3ffd3969, (q31_t)0x3edefd0c, (q31_t)0x3ffd7364,
+    (q31_t)0x3eeb8d8f, (q31_t)0x3ffdaae7, (q31_t)0x3ef81e1d, (q31_t)0x3ffddff3,
+    (q31_t)0x3f04aeb5, (q31_t)0x3ffe1288, (q31_t)0x3f113f56, (q31_t)0x3ffe42a4,
+    (q31_t)0x3f1dd001, (q31_t)0x3ffe704a, (q31_t)0x3f2a60b4, (q31_t)0x3ffe9b77,
+    (q31_t)0x3f36f170, (q31_t)0x3ffec42d, (q31_t)0x3f438234, (q31_t)0x3ffeea6c,
+    (q31_t)0x3f5012fe, (q31_t)0x3fff0e32, (q31_t)0x3f5ca3d0, (q31_t)0x3fff2f82,
+    (q31_t)0x3f6934a8, (q31_t)0x3fff4e59, (q31_t)0x3f75c585, (q31_t)0x3fff6ab9,
+    (q31_t)0x3f825668, (q31_t)0x3fff84a1, (q31_t)0x3f8ee750, (q31_t)0x3fff9c12,
+    (q31_t)0x3f9b783c, (q31_t)0x3fffb10b, (q31_t)0x3fa8092c, (q31_t)0x3fffc38c,
+    (q31_t)0x3fb49a1f, (q31_t)0x3fffd396, (q31_t)0x3fc12b16, (q31_t)0x3fffe128,
+    (q31_t)0x3fcdbc0f, (q31_t)0x3fffec43, (q31_t)0x3fda4d09, (q31_t)0x3ffff4e6,
+    (q31_t)0x3fe6de05, (q31_t)0x3ffffb11, (q31_t)0x3ff36f02, (q31_t)0x3ffffec4,
+};
+
+
+/**
+  @par
+  Generation of realCoefBQ31 array:
+  @par
+   n = 4096
+  <pre>for (i = 0; i < n; i++)
+  {
+     pBTable[2 * i]     = 0.5 * (1.0 + sin (2 * PI / (double) (2 * n) * (double) i));
+     pBTable[2 * i + 1] = 0.5 * (1.0 * cos (2 * PI / (double) (2 * n) * (double) i));
+  } </pre>
+  @par
+  Convert to fixed point Q31 format
+      round(pBTable[i] * pow(2, 31))
+ */
+
+const q31_t realCoefBQ31[8192] = {
+    (q31_t)0x40000000, (q31_t)0x40000000, (q31_t)0x400c90fe, (q31_t)0x3ffffec4,
+    (q31_t)0x401921fb, (q31_t)0x3ffffb11, (q31_t)0x4025b2f7, (q31_t)0x3ffff4e6,
+    (q31_t)0x403243f1, (q31_t)0x3fffec43, (q31_t)0x403ed4ea, (q31_t)0x3fffe128,
+    (q31_t)0x404b65e1, (q31_t)0x3fffd396, (q31_t)0x4057f6d4, (q31_t)0x3fffc38c,
+    (q31_t)0x406487c4, (q31_t)0x3fffb10b, (q31_t)0x407118b0, (q31_t)0x3fff9c12,
+    (q31_t)0x407da998, (q31_t)0x3fff84a1, (q31_t)0x408a3a7b, (q31_t)0x3fff6ab9,
+    (q31_t)0x4096cb58, (q31_t)0x3fff4e59, (q31_t)0x40a35c30, (q31_t)0x3fff2f82,
+    (q31_t)0x40afed02, (q31_t)0x3fff0e32, (q31_t)0x40bc7dcc, (q31_t)0x3ffeea6c,
+    (q31_t)0x40c90e90, (q31_t)0x3ffec42d, (q31_t)0x40d59f4c, (q31_t)0x3ffe9b77,
+    (q31_t)0x40e22fff, (q31_t)0x3ffe704a, (q31_t)0x40eec0aa, (q31_t)0x3ffe42a4,
+    (q31_t)0x40fb514b, (q31_t)0x3ffe1288, (q31_t)0x4107e1e3, (q31_t)0x3ffddff3,
+    (q31_t)0x41147271, (q31_t)0x3ffdaae7, (q31_t)0x412102f4, (q31_t)0x3ffd7364,
+    (q31_t)0x412d936c, (q31_t)0x3ffd3969, (q31_t)0x413a23d8, (q31_t)0x3ffcfcf6,
+    (q31_t)0x4146b438, (q31_t)0x3ffcbe0c, (q31_t)0x4153448c, (q31_t)0x3ffc7caa,
+    (q31_t)0x415fd4d2, (q31_t)0x3ffc38d1, (q31_t)0x416c650b, (q31_t)0x3ffbf280,
+    (q31_t)0x4178f536, (q31_t)0x3ffba9b8, (q31_t)0x41858552, (q31_t)0x3ffb5e78,
+    (q31_t)0x4192155f, (q31_t)0x3ffb10c1, (q31_t)0x419ea55d, (q31_t)0x3ffac092,
+    (q31_t)0x41ab354b, (q31_t)0x3ffa6dec, (q31_t)0x41b7c528, (q31_t)0x3ffa18cf,
+    (q31_t)0x41c454f5, (q31_t)0x3ff9c13a, (q31_t)0x41d0e4b0, (q31_t)0x3ff9672d,
+    (q31_t)0x41dd7459, (q31_t)0x3ff90aaa, (q31_t)0x41ea03ef, (q31_t)0x3ff8abae,
+    (q31_t)0x41f69373, (q31_t)0x3ff84a3c, (q31_t)0x420322e3, (q31_t)0x3ff7e652,
+    (q31_t)0x420fb240, (q31_t)0x3ff77ff1, (q31_t)0x421c4188, (q31_t)0x3ff71718,
+    (q31_t)0x4228d0bb, (q31_t)0x3ff6abc8, (q31_t)0x42355fd9, (q31_t)0x3ff63e01,
+    (q31_t)0x4241eee2, (q31_t)0x3ff5cdc3, (q31_t)0x424e7dd4, (q31_t)0x3ff55b0d,
+    (q31_t)0x425b0caf, (q31_t)0x3ff4e5e0, (q31_t)0x42679b73, (q31_t)0x3ff46e3c,
+    (q31_t)0x42742a1f, (q31_t)0x3ff3f420, (q31_t)0x4280b8b3, (q31_t)0x3ff3778e,
+    (q31_t)0x428d472e, (q31_t)0x3ff2f884, (q31_t)0x4299d590, (q31_t)0x3ff27703,
+    (q31_t)0x42a663d8, (q31_t)0x3ff1f30b, (q31_t)0x42b2f207, (q31_t)0x3ff16c9c,
+    (q31_t)0x42bf801a, (q31_t)0x3ff0e3b6, (q31_t)0x42cc0e13, (q31_t)0x3ff05858,
+    (q31_t)0x42d89bf0, (q31_t)0x3fefca84, (q31_t)0x42e529b0, (q31_t)0x3fef3a39,
+    (q31_t)0x42f1b755, (q31_t)0x3feea776, (q31_t)0x42fe44dc, (q31_t)0x3fee123d,
+    (q31_t)0x430ad245, (q31_t)0x3fed7a8c, (q31_t)0x43175f91, (q31_t)0x3fece065,
+    (q31_t)0x4323ecbe, (q31_t)0x3fec43c7, (q31_t)0x433079cc, (q31_t)0x3feba4b2,
+    (q31_t)0x433d06bb, (q31_t)0x3feb0326, (q31_t)0x43499389, (q31_t)0x3fea5f23,
+    (q31_t)0x43562038, (q31_t)0x3fe9b8a9, (q31_t)0x4362acc5, (q31_t)0x3fe90fb9,
+    (q31_t)0x436f3931, (q31_t)0x3fe86452, (q31_t)0x437bc57b, (q31_t)0x3fe7b674,
+    (q31_t)0x438851a2, (q31_t)0x3fe7061f, (q31_t)0x4394dda7, (q31_t)0x3fe65354,
+    (q31_t)0x43a16988, (q31_t)0x3fe59e12, (q31_t)0x43adf546, (q31_t)0x3fe4e659,
+    (q31_t)0x43ba80df, (q31_t)0x3fe42c2a, (q31_t)0x43c70c54, (q31_t)0x3fe36f84,
+    (q31_t)0x43d397a3, (q31_t)0x3fe2b067, (q31_t)0x43e022cc, (q31_t)0x3fe1eed5,
+    (q31_t)0x43ecadcf, (q31_t)0x3fe12acb, (q31_t)0x43f938ac, (q31_t)0x3fe0644b,
+    (q31_t)0x4405c361, (q31_t)0x3fdf9b55, (q31_t)0x44124dee, (q31_t)0x3fdecfe8,
+    (q31_t)0x441ed854, (q31_t)0x3fde0205, (q31_t)0x442b6290, (q31_t)0x3fdd31ac,
+    (q31_t)0x4437eca4, (q31_t)0x3fdc5edc, (q31_t)0x4444768d, (q31_t)0x3fdb8996,
+    (q31_t)0x4451004d, (q31_t)0x3fdab1d9, (q31_t)0x445d89e2, (q31_t)0x3fd9d7a7,
+    (q31_t)0x446a134c, (q31_t)0x3fd8fafe, (q31_t)0x44769c8b, (q31_t)0x3fd81bdf,
+    (q31_t)0x4483259d, (q31_t)0x3fd73a4a, (q31_t)0x448fae83, (q31_t)0x3fd6563f,
+    (q31_t)0x449c373c, (q31_t)0x3fd56fbe, (q31_t)0x44a8bfc7, (q31_t)0x3fd486c7,
+    (q31_t)0x44b54825, (q31_t)0x3fd39b5a, (q31_t)0x44c1d054, (q31_t)0x3fd2ad77,
+    (q31_t)0x44ce5854, (q31_t)0x3fd1bd1e, (q31_t)0x44dae024, (q31_t)0x3fd0ca4f,
+    (q31_t)0x44e767c5, (q31_t)0x3fcfd50b, (q31_t)0x44f3ef35, (q31_t)0x3fcedd50,
+    (q31_t)0x45007674, (q31_t)0x3fcde320, (q31_t)0x450cfd82, (q31_t)0x3fcce67a,
+    (q31_t)0x4519845e, (q31_t)0x3fcbe75e, (q31_t)0x45260b08, (q31_t)0x3fcae5cd,
+    (q31_t)0x4532917f, (q31_t)0x3fc9e1c6, (q31_t)0x453f17c3, (q31_t)0x3fc8db4a,
+    (q31_t)0x454b9dd3, (q31_t)0x3fc7d258, (q31_t)0x455823ae, (q31_t)0x3fc6c6f0,
+    (q31_t)0x4564a955, (q31_t)0x3fc5b913, (q31_t)0x45712ec7, (q31_t)0x3fc4a8c1,
+    (q31_t)0x457db403, (q31_t)0x3fc395f9, (q31_t)0x458a3908, (q31_t)0x3fc280bc,
+    (q31_t)0x4596bdd7, (q31_t)0x3fc1690a, (q31_t)0x45a3426f, (q31_t)0x3fc04ee3,
+    (q31_t)0x45afc6d0, (q31_t)0x3fbf3246, (q31_t)0x45bc4af8, (q31_t)0x3fbe1334,
+    (q31_t)0x45c8cee7, (q31_t)0x3fbcf1ad, (q31_t)0x45d5529e, (q31_t)0x3fbbcdb1,
+    (q31_t)0x45e1d61b, (q31_t)0x3fbaa740, (q31_t)0x45ee595d, (q31_t)0x3fb97e5a,
+    (q31_t)0x45fadc66, (q31_t)0x3fb852ff, (q31_t)0x46075f33, (q31_t)0x3fb7252f,
+    (q31_t)0x4613e1c5, (q31_t)0x3fb5f4ea, (q31_t)0x4620641a, (q31_t)0x3fb4c231,
+    (q31_t)0x462ce634, (q31_t)0x3fb38d02, (q31_t)0x46396810, (q31_t)0x3fb2555f,
+    (q31_t)0x4645e9af, (q31_t)0x3fb11b48, (q31_t)0x46526b10, (q31_t)0x3fafdebb,
+    (q31_t)0x465eec33, (q31_t)0x3fae9fbb, (q31_t)0x466b6d16, (q31_t)0x3fad5e45,
+    (q31_t)0x4677edbb, (q31_t)0x3fac1a5b, (q31_t)0x46846e1f, (q31_t)0x3faad3fd,
+    (q31_t)0x4690ee44, (q31_t)0x3fa98b2a, (q31_t)0x469d6e27, (q31_t)0x3fa83fe3,
+    (q31_t)0x46a9edc9, (q31_t)0x3fa6f228, (q31_t)0x46b66d29, (q31_t)0x3fa5a1f9,
+    (q31_t)0x46c2ec48, (q31_t)0x3fa44f55, (q31_t)0x46cf6b23, (q31_t)0x3fa2fa3d,
+    (q31_t)0x46dbe9bb, (q31_t)0x3fa1a2b2, (q31_t)0x46e86810, (q31_t)0x3fa048b2,
+    (q31_t)0x46f4e620, (q31_t)0x3f9eec3e, (q31_t)0x470163eb, (q31_t)0x3f9d8d56,
+    (q31_t)0x470de172, (q31_t)0x3f9c2bfb, (q31_t)0x471a5eb3, (q31_t)0x3f9ac82c,
+    (q31_t)0x4726dbae, (q31_t)0x3f9961e8, (q31_t)0x47335862, (q31_t)0x3f97f932,
+    (q31_t)0x473fd4cf, (q31_t)0x3f968e07, (q31_t)0x474c50f4, (q31_t)0x3f952069,
+    (q31_t)0x4758ccd2, (q31_t)0x3f93b058, (q31_t)0x47654867, (q31_t)0x3f923dd2,
+    (q31_t)0x4771c3b3, (q31_t)0x3f90c8da, (q31_t)0x477e3eb5, (q31_t)0x3f8f516e,
+    (q31_t)0x478ab96e, (q31_t)0x3f8dd78f, (q31_t)0x479733dc, (q31_t)0x3f8c5b3d,
+    (q31_t)0x47a3adff, (q31_t)0x3f8adc77, (q31_t)0x47b027d7, (q31_t)0x3f895b3e,
+    (q31_t)0x47bca163, (q31_t)0x3f87d792, (q31_t)0x47c91aa3, (q31_t)0x3f865174,
+    (q31_t)0x47d59396, (q31_t)0x3f84c8e2, (q31_t)0x47e20c3b, (q31_t)0x3f833ddd,
+    (q31_t)0x47ee8493, (q31_t)0x3f81b065, (q31_t)0x47fafc9c, (q31_t)0x3f80207b,
+    (q31_t)0x48077457, (q31_t)0x3f7e8e1e, (q31_t)0x4813ebc2, (q31_t)0x3f7cf94e,
+    (q31_t)0x482062de, (q31_t)0x3f7b620c, (q31_t)0x482cd9a9, (q31_t)0x3f79c857,
+    (q31_t)0x48395024, (q31_t)0x3f782c30, (q31_t)0x4845c64d, (q31_t)0x3f768d96,
+    (q31_t)0x48523c25, (q31_t)0x3f74ec8a, (q31_t)0x485eb1ab, (q31_t)0x3f73490b,
+    (q31_t)0x486b26de, (q31_t)0x3f71a31b, (q31_t)0x48779bbe, (q31_t)0x3f6ffab8,
+    (q31_t)0x4884104b, (q31_t)0x3f6e4fe3, (q31_t)0x48908483, (q31_t)0x3f6ca29c,
+    (q31_t)0x489cf867, (q31_t)0x3f6af2e3, (q31_t)0x48a96bf6, (q31_t)0x3f6940b8,
+    (q31_t)0x48b5df30, (q31_t)0x3f678c1c, (q31_t)0x48c25213, (q31_t)0x3f65d50d,
+    (q31_t)0x48cec4a0, (q31_t)0x3f641b8d, (q31_t)0x48db36d6, (q31_t)0x3f625f9b,
+    (q31_t)0x48e7a8b5, (q31_t)0x3f60a138, (q31_t)0x48f41a3c, (q31_t)0x3f5ee063,
+    (q31_t)0x49008b6a, (q31_t)0x3f5d1d1d, (q31_t)0x490cfc40, (q31_t)0x3f5b5765,
+    (q31_t)0x49196cbc, (q31_t)0x3f598f3c, (q31_t)0x4925dcdf, (q31_t)0x3f57c4a2,
+    (q31_t)0x49324ca7, (q31_t)0x3f55f796, (q31_t)0x493ebc14, (q31_t)0x3f54281a,
+    (q31_t)0x494b2b27, (q31_t)0x3f52562c, (q31_t)0x495799dd, (q31_t)0x3f5081cd,
+    (q31_t)0x49640837, (q31_t)0x3f4eaafe, (q31_t)0x49707635, (q31_t)0x3f4cd1be,
+    (q31_t)0x497ce3d5, (q31_t)0x3f4af60d, (q31_t)0x49895118, (q31_t)0x3f4917eb,
+    (q31_t)0x4995bdfd, (q31_t)0x3f473759, (q31_t)0x49a22a83, (q31_t)0x3f455456,
+    (q31_t)0x49ae96aa, (q31_t)0x3f436ee3, (q31_t)0x49bb0271, (q31_t)0x3f4186ff,
+    (q31_t)0x49c76dd8, (q31_t)0x3f3f9cab, (q31_t)0x49d3d8df, (q31_t)0x3f3dafe7,
+    (q31_t)0x49e04385, (q31_t)0x3f3bc0b3, (q31_t)0x49ecadc9, (q31_t)0x3f39cf0e,
+    (q31_t)0x49f917ac, (q31_t)0x3f37dafa, (q31_t)0x4a05812c, (q31_t)0x3f35e476,
+    (q31_t)0x4a11ea49, (q31_t)0x3f33eb81, (q31_t)0x4a1e5303, (q31_t)0x3f31f01d,
+    (q31_t)0x4a2abb59, (q31_t)0x3f2ff24a, (q31_t)0x4a37234a, (q31_t)0x3f2df206,
+    (q31_t)0x4a438ad7, (q31_t)0x3f2bef53, (q31_t)0x4a4ff1fe, (q31_t)0x3f29ea31,
+    (q31_t)0x4a5c58c0, (q31_t)0x3f27e29f, (q31_t)0x4a68bf1b, (q31_t)0x3f25d89e,
+    (q31_t)0x4a752510, (q31_t)0x3f23cc2e, (q31_t)0x4a818a9d, (q31_t)0x3f21bd4e,
+    (q31_t)0x4a8defc3, (q31_t)0x3f1fabff, (q31_t)0x4a9a5480, (q31_t)0x3f1d9842,
+    (q31_t)0x4aa6b8d5, (q31_t)0x3f1b8215, (q31_t)0x4ab31cc1, (q31_t)0x3f19697a,
+    (q31_t)0x4abf8043, (q31_t)0x3f174e70, (q31_t)0x4acbe35b, (q31_t)0x3f1530f7,
+    (q31_t)0x4ad84609, (q31_t)0x3f13110f, (q31_t)0x4ae4a84b, (q31_t)0x3f10eeb9,
+    (q31_t)0x4af10a22, (q31_t)0x3f0ec9f5, (q31_t)0x4afd6b8d, (q31_t)0x3f0ca2c2,
+    (q31_t)0x4b09cc8c, (q31_t)0x3f0a7921, (q31_t)0x4b162d1d, (q31_t)0x3f084d12,
+    (q31_t)0x4b228d42, (q31_t)0x3f061e95, (q31_t)0x4b2eecf8, (q31_t)0x3f03eda9,
+    (q31_t)0x4b3b4c40, (q31_t)0x3f01ba50, (q31_t)0x4b47ab19, (q31_t)0x3eff8489,
+    (q31_t)0x4b540982, (q31_t)0x3efd4c54, (q31_t)0x4b60677c, (q31_t)0x3efb11b1,
+    (q31_t)0x4b6cc506, (q31_t)0x3ef8d4a1, (q31_t)0x4b79221f, (q31_t)0x3ef69523,
+    (q31_t)0x4b857ec7, (q31_t)0x3ef45338, (q31_t)0x4b91dafc, (q31_t)0x3ef20ee0,
+    (q31_t)0x4b9e36c0, (q31_t)0x3eefc81a, (q31_t)0x4baa9211, (q31_t)0x3eed7ee7,
+    (q31_t)0x4bb6ecef, (q31_t)0x3eeb3347, (q31_t)0x4bc34759, (q31_t)0x3ee8e53a,
+    (q31_t)0x4bcfa150, (q31_t)0x3ee694c1, (q31_t)0x4bdbfad1, (q31_t)0x3ee441da,
+    (q31_t)0x4be853de, (q31_t)0x3ee1ec87, (q31_t)0x4bf4ac75, (q31_t)0x3edf94c7,
+    (q31_t)0x4c010496, (q31_t)0x3edd3a9a, (q31_t)0x4c0d5c41, (q31_t)0x3edade01,
+    (q31_t)0x4c19b374, (q31_t)0x3ed87efc, (q31_t)0x4c260a31, (q31_t)0x3ed61d8a,
+    (q31_t)0x4c326075, (q31_t)0x3ed3b9ad, (q31_t)0x4c3eb641, (q31_t)0x3ed15363,
+    (q31_t)0x4c4b0b94, (q31_t)0x3eceeaad, (q31_t)0x4c57606e, (q31_t)0x3ecc7f8b,
+    (q31_t)0x4c63b4ce, (q31_t)0x3eca11fe, (q31_t)0x4c7008b3, (q31_t)0x3ec7a205,
+    (q31_t)0x4c7c5c1e, (q31_t)0x3ec52fa0, (q31_t)0x4c88af0e, (q31_t)0x3ec2bad0,
+    (q31_t)0x4c950182, (q31_t)0x3ec04394, (q31_t)0x4ca1537a, (q31_t)0x3ebdc9ed,
+    (q31_t)0x4cada4f5, (q31_t)0x3ebb4ddb, (q31_t)0x4cb9f5f3, (q31_t)0x3eb8cf5d,
+    (q31_t)0x4cc64673, (q31_t)0x3eb64e75, (q31_t)0x4cd29676, (q31_t)0x3eb3cb21,
+    (q31_t)0x4cdee5f9, (q31_t)0x3eb14563, (q31_t)0x4ceb34fe, (q31_t)0x3eaebd3a,
+    (q31_t)0x4cf78383, (q31_t)0x3eac32a6, (q31_t)0x4d03d189, (q31_t)0x3ea9a5a8,
+    (q31_t)0x4d101f0e, (q31_t)0x3ea7163f, (q31_t)0x4d1c6c11, (q31_t)0x3ea4846c,
+    (q31_t)0x4d28b894, (q31_t)0x3ea1f02f, (q31_t)0x4d350495, (q31_t)0x3e9f5988,
+    (q31_t)0x4d415013, (q31_t)0x3e9cc076, (q31_t)0x4d4d9b0e, (q31_t)0x3e9a24fb,
+    (q31_t)0x4d59e586, (q31_t)0x3e978715, (q31_t)0x4d662f7b, (q31_t)0x3e94e6c6,
+    (q31_t)0x4d7278eb, (q31_t)0x3e92440d, (q31_t)0x4d7ec1d6, (q31_t)0x3e8f9eeb,
+    (q31_t)0x4d8b0a3d, (q31_t)0x3e8cf75f, (q31_t)0x4d97521d, (q31_t)0x3e8a4d6a,
+    (q31_t)0x4da39978, (q31_t)0x3e87a10c, (q31_t)0x4dafe04b, (q31_t)0x3e84f245,
+    (q31_t)0x4dbc2698, (q31_t)0x3e824114, (q31_t)0x4dc86c5d, (q31_t)0x3e7f8d7b,
+    (q31_t)0x4dd4b19a, (q31_t)0x3e7cd778, (q31_t)0x4de0f64f, (q31_t)0x3e7a1f0d,
+    (q31_t)0x4ded3a7b, (q31_t)0x3e77643a, (q31_t)0x4df97e1d, (q31_t)0x3e74a6fd,
+    (q31_t)0x4e05c135, (q31_t)0x3e71e759, (q31_t)0x4e1203c3, (q31_t)0x3e6f254c,
+    (q31_t)0x4e1e45c6, (q31_t)0x3e6c60d7, (q31_t)0x4e2a873e, (q31_t)0x3e6999fa,
+    (q31_t)0x4e36c82a, (q31_t)0x3e66d0b4, (q31_t)0x4e430889, (q31_t)0x3e640507,
+    (q31_t)0x4e4f485c, (q31_t)0x3e6136f3, (q31_t)0x4e5b87a2, (q31_t)0x3e5e6676,
+    (q31_t)0x4e67c65a, (q31_t)0x3e5b9392, (q31_t)0x4e740483, (q31_t)0x3e58be47,
+    (q31_t)0x4e80421e, (q31_t)0x3e55e694, (q31_t)0x4e8c7f2a, (q31_t)0x3e530c7a,
+    (q31_t)0x4e98bba7, (q31_t)0x3e502ff9, (q31_t)0x4ea4f793, (q31_t)0x3e4d5110,
+    (q31_t)0x4eb132ef, (q31_t)0x3e4a6fc1, (q31_t)0x4ebd6db9, (q31_t)0x3e478c0b,
+    (q31_t)0x4ec9a7f3, (q31_t)0x3e44a5ef, (q31_t)0x4ed5e19a, (q31_t)0x3e41bd6c,
+    (q31_t)0x4ee21aaf, (q31_t)0x3e3ed282, (q31_t)0x4eee5331, (q31_t)0x3e3be532,
+    (q31_t)0x4efa8b20, (q31_t)0x3e38f57c, (q31_t)0x4f06c27a, (q31_t)0x3e360360,
+    (q31_t)0x4f12f941, (q31_t)0x3e330ede, (q31_t)0x4f1f2f73, (q31_t)0x3e3017f6,
+    (q31_t)0x4f2b650f, (q31_t)0x3e2d1ea8, (q31_t)0x4f379a16, (q31_t)0x3e2a22f4,
+    (q31_t)0x4f43ce86, (q31_t)0x3e2724db, (q31_t)0x4f500260, (q31_t)0x3e24245d,
+    (q31_t)0x4f5c35a3, (q31_t)0x3e212179, (q31_t)0x4f68684e, (q31_t)0x3e1e1c30,
+    (q31_t)0x4f749a61, (q31_t)0x3e1b1482, (q31_t)0x4f80cbdc, (q31_t)0x3e180a6f,
+    (q31_t)0x4f8cfcbe, (q31_t)0x3e14fdf7, (q31_t)0x4f992d06, (q31_t)0x3e11ef1b,
+    (q31_t)0x4fa55cb4, (q31_t)0x3e0eddd9, (q31_t)0x4fb18bc8, (q31_t)0x3e0bca34,
+    (q31_t)0x4fbdba40, (q31_t)0x3e08b42a, (q31_t)0x4fc9e81e, (q31_t)0x3e059bbb,
+    (q31_t)0x4fd6155f, (q31_t)0x3e0280e9, (q31_t)0x4fe24205, (q31_t)0x3dff63b2,
+    (q31_t)0x4fee6e0d, (q31_t)0x3dfc4418, (q31_t)0x4ffa9979, (q31_t)0x3df9221a,
+    (q31_t)0x5006c446, (q31_t)0x3df5fdb8, (q31_t)0x5012ee76, (q31_t)0x3df2d6f3,
+    (q31_t)0x501f1807, (q31_t)0x3defadca, (q31_t)0x502b40f8, (q31_t)0x3dec823e,
+    (q31_t)0x5037694b, (q31_t)0x3de9544f, (q31_t)0x504390fd, (q31_t)0x3de623fd,
+    (q31_t)0x504fb80e, (q31_t)0x3de2f148, (q31_t)0x505bde7f, (q31_t)0x3ddfbc30,
+    (q31_t)0x5068044e, (q31_t)0x3ddc84b5, (q31_t)0x5074297b, (q31_t)0x3dd94ad8,
+    (q31_t)0x50804e06, (q31_t)0x3dd60e99, (q31_t)0x508c71ee, (q31_t)0x3dd2cff7,
+    (q31_t)0x50989532, (q31_t)0x3dcf8ef3, (q31_t)0x50a4b7d3, (q31_t)0x3dcc4b8d,
+    (q31_t)0x50b0d9d0, (q31_t)0x3dc905c5, (q31_t)0x50bcfb28, (q31_t)0x3dc5bd9b,
+    (q31_t)0x50c91bda, (q31_t)0x3dc2730f, (q31_t)0x50d53be7, (q31_t)0x3dbf2622,
+    (q31_t)0x50e15b4e, (q31_t)0x3dbbd6d4, (q31_t)0x50ed7a0e, (q31_t)0x3db88524,
+    (q31_t)0x50f99827, (q31_t)0x3db53113, (q31_t)0x5105b599, (q31_t)0x3db1daa2,
+    (q31_t)0x5111d263, (q31_t)0x3dae81cf, (q31_t)0x511dee84, (q31_t)0x3dab269b,
+    (q31_t)0x512a09fc, (q31_t)0x3da7c907, (q31_t)0x513624cb, (q31_t)0x3da46912,
+    (q31_t)0x51423ef0, (q31_t)0x3da106bd, (q31_t)0x514e586a, (q31_t)0x3d9da208,
+    (q31_t)0x515a713a, (q31_t)0x3d9a3af2, (q31_t)0x5166895f, (q31_t)0x3d96d17d,
+    (q31_t)0x5172a0d7, (q31_t)0x3d9365a8, (q31_t)0x517eb7a4, (q31_t)0x3d8ff772,
+    (q31_t)0x518acdc4, (q31_t)0x3d8c86de, (q31_t)0x5196e337, (q31_t)0x3d8913ea,
+    (q31_t)0x51a2f7fc, (q31_t)0x3d859e96, (q31_t)0x51af0c13, (q31_t)0x3d8226e4,
+    (q31_t)0x51bb1f7c, (q31_t)0x3d7eacd2, (q31_t)0x51c73235, (q31_t)0x3d7b3061,
+    (q31_t)0x51d3443f, (q31_t)0x3d77b192, (q31_t)0x51df5599, (q31_t)0x3d743064,
+    (q31_t)0x51eb6643, (q31_t)0x3d70acd7, (q31_t)0x51f7763c, (q31_t)0x3d6d26ec,
+    (q31_t)0x52038584, (q31_t)0x3d699ea3, (q31_t)0x520f941a, (q31_t)0x3d6613fb,
+    (q31_t)0x521ba1fd, (q31_t)0x3d6286f6, (q31_t)0x5227af2e, (q31_t)0x3d5ef793,
+    (q31_t)0x5233bbac, (q31_t)0x3d5b65d2, (q31_t)0x523fc776, (q31_t)0x3d57d1b3,
+    (q31_t)0x524bd28c, (q31_t)0x3d543b37, (q31_t)0x5257dced, (q31_t)0x3d50a25e,
+    (q31_t)0x5263e699, (q31_t)0x3d4d0728, (q31_t)0x526fef90, (q31_t)0x3d496994,
+    (q31_t)0x527bf7d1, (q31_t)0x3d45c9a4, (q31_t)0x5287ff5b, (q31_t)0x3d422757,
+    (q31_t)0x5294062f, (q31_t)0x3d3e82ae, (q31_t)0x52a00c4b, (q31_t)0x3d3adba7,
+    (q31_t)0x52ac11af, (q31_t)0x3d373245, (q31_t)0x52b8165b, (q31_t)0x3d338687,
+    (q31_t)0x52c41a4f, (q31_t)0x3d2fd86c, (q31_t)0x52d01d89, (q31_t)0x3d2c27f6,
+    (q31_t)0x52dc2009, (q31_t)0x3d287523, (q31_t)0x52e821cf, (q31_t)0x3d24bff6,
+    (q31_t)0x52f422db, (q31_t)0x3d21086c, (q31_t)0x5300232c, (q31_t)0x3d1d4e88,
+    (q31_t)0x530c22c1, (q31_t)0x3d199248, (q31_t)0x5318219a, (q31_t)0x3d15d3ad,
+    (q31_t)0x53241fb6, (q31_t)0x3d1212b7, (q31_t)0x53301d16, (q31_t)0x3d0e4f67,
+    (q31_t)0x533c19b8, (q31_t)0x3d0a89bc, (q31_t)0x5348159d, (q31_t)0x3d06c1b6,
+    (q31_t)0x535410c3, (q31_t)0x3d02f757, (q31_t)0x53600b2a, (q31_t)0x3cff2a9d,
+    (q31_t)0x536c04d2, (q31_t)0x3cfb5b89, (q31_t)0x5377fdbb, (q31_t)0x3cf78a1b,
+    (q31_t)0x5383f5e3, (q31_t)0x3cf3b653, (q31_t)0x538fed4b, (q31_t)0x3cefe032,
+    (q31_t)0x539be3f2, (q31_t)0x3cec07b8, (q31_t)0x53a7d9d7, (q31_t)0x3ce82ce4,
+    (q31_t)0x53b3cefa, (q31_t)0x3ce44fb7, (q31_t)0x53bfc35b, (q31_t)0x3ce07031,
+    (q31_t)0x53cbb6f8, (q31_t)0x3cdc8e52, (q31_t)0x53d7a9d3, (q31_t)0x3cd8aa1b,
+    (q31_t)0x53e39be9, (q31_t)0x3cd4c38b, (q31_t)0x53ef8d3c, (q31_t)0x3cd0daa2,
+    (q31_t)0x53fb7dc9, (q31_t)0x3cccef62, (q31_t)0x54076d91, (q31_t)0x3cc901c9,
+    (q31_t)0x54135c94, (q31_t)0x3cc511d9, (q31_t)0x541f4ad1, (q31_t)0x3cc11f90,
+    (q31_t)0x542b3846, (q31_t)0x3cbd2af0, (q31_t)0x543724f5, (q31_t)0x3cb933f9,
+    (q31_t)0x544310dd, (q31_t)0x3cb53aaa, (q31_t)0x544efbfc, (q31_t)0x3cb13f04,
+    (q31_t)0x545ae653, (q31_t)0x3cad4107, (q31_t)0x5466cfe1, (q31_t)0x3ca940b3,
+    (q31_t)0x5472b8a5, (q31_t)0x3ca53e09, (q31_t)0x547ea0a0, (q31_t)0x3ca13908,
+    (q31_t)0x548a87d1, (q31_t)0x3c9d31b0, (q31_t)0x54966e36, (q31_t)0x3c992803,
+    (q31_t)0x54a253d1, (q31_t)0x3c951bff, (q31_t)0x54ae38a0, (q31_t)0x3c910da5,
+    (q31_t)0x54ba1ca3, (q31_t)0x3c8cfcf6, (q31_t)0x54c5ffd9, (q31_t)0x3c88e9f1,
+    (q31_t)0x54d1e242, (q31_t)0x3c84d496, (q31_t)0x54ddc3de, (q31_t)0x3c80bce7,
+    (q31_t)0x54e9a4ac, (q31_t)0x3c7ca2e2, (q31_t)0x54f584ac, (q31_t)0x3c788688,
+    (q31_t)0x550163dc, (q31_t)0x3c7467d9, (q31_t)0x550d423d, (q31_t)0x3c7046d6,
+    (q31_t)0x55191fcf, (q31_t)0x3c6c237e, (q31_t)0x5524fc90, (q31_t)0x3c67fdd1,
+    (q31_t)0x5530d881, (q31_t)0x3c63d5d1, (q31_t)0x553cb3a0, (q31_t)0x3c5fab7c,
+    (q31_t)0x55488dee, (q31_t)0x3c5b7ed4, (q31_t)0x5554676a, (q31_t)0x3c574fd8,
+    (q31_t)0x55604013, (q31_t)0x3c531e88, (q31_t)0x556c17e9, (q31_t)0x3c4eeae5,
+    (q31_t)0x5577eeec, (q31_t)0x3c4ab4ef, (q31_t)0x5583c51b, (q31_t)0x3c467ca6,
+    (q31_t)0x558f9a76, (q31_t)0x3c42420a, (q31_t)0x559b6efb, (q31_t)0x3c3e051b,
+    (q31_t)0x55a742ac, (q31_t)0x3c39c5da, (q31_t)0x55b31587, (q31_t)0x3c358446,
+    (q31_t)0x55bee78c, (q31_t)0x3c314060, (q31_t)0x55cab8ba, (q31_t)0x3c2cfa28,
+    (q31_t)0x55d68911, (q31_t)0x3c28b19e, (q31_t)0x55e25890, (q31_t)0x3c2466c2,
+    (q31_t)0x55ee2738, (q31_t)0x3c201994, (q31_t)0x55f9f507, (q31_t)0x3c1bca16,
+    (q31_t)0x5605c1fd, (q31_t)0x3c177845, (q31_t)0x56118e1a, (q31_t)0x3c132424,
+    (q31_t)0x561d595d, (q31_t)0x3c0ecdb2, (q31_t)0x562923c5, (q31_t)0x3c0a74f0,
+    (q31_t)0x5634ed53, (q31_t)0x3c0619dc, (q31_t)0x5640b606, (q31_t)0x3c01bc78,
+    (q31_t)0x564c7ddd, (q31_t)0x3bfd5cc4, (q31_t)0x565844d8, (q31_t)0x3bf8fac0,
+    (q31_t)0x56640af7, (q31_t)0x3bf4966c, (q31_t)0x566fd039, (q31_t)0x3bf02fc9,
+    (q31_t)0x567b949d, (q31_t)0x3bebc6d5, (q31_t)0x56875823, (q31_t)0x3be75b93,
+    (q31_t)0x56931acb, (q31_t)0x3be2ee01, (q31_t)0x569edc94, (q31_t)0x3bde7e20,
+    (q31_t)0x56aa9d7e, (q31_t)0x3bda0bf0, (q31_t)0x56b65d88, (q31_t)0x3bd59771,
+    (q31_t)0x56c21cb2, (q31_t)0x3bd120a4, (q31_t)0x56cddafb, (q31_t)0x3bcca789,
+    (q31_t)0x56d99864, (q31_t)0x3bc82c1f, (q31_t)0x56e554ea, (q31_t)0x3bc3ae67,
+    (q31_t)0x56f1108f, (q31_t)0x3bbf2e62, (q31_t)0x56fccb51, (q31_t)0x3bbaac0e,
+    (q31_t)0x57088531, (q31_t)0x3bb6276e, (q31_t)0x57143e2d, (q31_t)0x3bb1a080,
+    (q31_t)0x571ff646, (q31_t)0x3bad1744, (q31_t)0x572bad7a, (q31_t)0x3ba88bbc,
+    (q31_t)0x573763c9, (q31_t)0x3ba3fde7, (q31_t)0x57431933, (q31_t)0x3b9f6dc5,
+    (q31_t)0x574ecdb8, (q31_t)0x3b9adb57, (q31_t)0x575a8157, (q31_t)0x3b96469d,
+    (q31_t)0x5766340f, (q31_t)0x3b91af97, (q31_t)0x5771e5e0, (q31_t)0x3b8d1644,
+    (q31_t)0x577d96ca, (q31_t)0x3b887aa6, (q31_t)0x578946cc, (q31_t)0x3b83dcbc,
+    (q31_t)0x5794f5e6, (q31_t)0x3b7f3c87, (q31_t)0x57a0a417, (q31_t)0x3b7a9a07,
+    (q31_t)0x57ac515f, (q31_t)0x3b75f53c, (q31_t)0x57b7fdbd, (q31_t)0x3b714e25,
+    (q31_t)0x57c3a931, (q31_t)0x3b6ca4c4, (q31_t)0x57cf53bb, (q31_t)0x3b67f919,
+    (q31_t)0x57dafd59, (q31_t)0x3b634b23, (q31_t)0x57e6a60c, (q31_t)0x3b5e9ae4,
+    (q31_t)0x57f24dd3, (q31_t)0x3b59e85a, (q31_t)0x57fdf4ae, (q31_t)0x3b553386,
+    (q31_t)0x58099a9c, (q31_t)0x3b507c69, (q31_t)0x58153f9d, (q31_t)0x3b4bc303,
+    (q31_t)0x5820e3b0, (q31_t)0x3b470753, (q31_t)0x582c86d5, (q31_t)0x3b42495a,
+    (q31_t)0x5838290c, (q31_t)0x3b3d8918, (q31_t)0x5843ca53, (q31_t)0x3b38c68e,
+    (q31_t)0x584f6aab, (q31_t)0x3b3401bb, (q31_t)0x585b0a13, (q31_t)0x3b2f3aa0,
+    (q31_t)0x5866a88a, (q31_t)0x3b2a713d, (q31_t)0x58724611, (q31_t)0x3b25a591,
+    (q31_t)0x587de2a7, (q31_t)0x3b20d79e, (q31_t)0x58897e4a, (q31_t)0x3b1c0764,
+    (q31_t)0x589518fc, (q31_t)0x3b1734e2, (q31_t)0x58a0b2bb, (q31_t)0x3b126019,
+    (q31_t)0x58ac4b87, (q31_t)0x3b0d8909, (q31_t)0x58b7e35f, (q31_t)0x3b08afb2,
+    (q31_t)0x58c37a44, (q31_t)0x3b03d414, (q31_t)0x58cf1034, (q31_t)0x3afef630,
+    (q31_t)0x58daa52f, (q31_t)0x3afa1605, (q31_t)0x58e63935, (q31_t)0x3af53395,
+    (q31_t)0x58f1cc45, (q31_t)0x3af04edf, (q31_t)0x58fd5e5f, (q31_t)0x3aeb67e3,
+    (q31_t)0x5908ef82, (q31_t)0x3ae67ea1, (q31_t)0x59147fae, (q31_t)0x3ae1931a,
+    (q31_t)0x59200ee3, (q31_t)0x3adca54e, (q31_t)0x592b9d1f, (q31_t)0x3ad7b53d,
+    (q31_t)0x59372a64, (q31_t)0x3ad2c2e8, (q31_t)0x5942b6af, (q31_t)0x3acdce4d,
+    (q31_t)0x594e4201, (q31_t)0x3ac8d76f, (q31_t)0x5959cc5a, (q31_t)0x3ac3de4c,
+    (q31_t)0x596555b8, (q31_t)0x3abee2e5, (q31_t)0x5970de1b, (q31_t)0x3ab9e53a,
+    (q31_t)0x597c6584, (q31_t)0x3ab4e54c, (q31_t)0x5987ebf0, (q31_t)0x3aafe31b,
+    (q31_t)0x59937161, (q31_t)0x3aaadea6, (q31_t)0x599ef5d6, (q31_t)0x3aa5d7ee,
+    (q31_t)0x59aa794d, (q31_t)0x3aa0cef3, (q31_t)0x59b5fbc8, (q31_t)0x3a9bc3b6,
+    (q31_t)0x59c17d44, (q31_t)0x3a96b636, (q31_t)0x59ccfdc2, (q31_t)0x3a91a674,
+    (q31_t)0x59d87d42, (q31_t)0x3a8c9470, (q31_t)0x59e3fbc3, (q31_t)0x3a87802a,
+    (q31_t)0x59ef7944, (q31_t)0x3a8269a3, (q31_t)0x59faf5c5, (q31_t)0x3a7d50da,
+    (q31_t)0x5a067145, (q31_t)0x3a7835cf, (q31_t)0x5a11ebc5, (q31_t)0x3a731884,
+    (q31_t)0x5a1d6544, (q31_t)0x3a6df8f8, (q31_t)0x5a28ddc0, (q31_t)0x3a68d72b,
+    (q31_t)0x5a34553b, (q31_t)0x3a63b31d, (q31_t)0x5a3fcbb3, (q31_t)0x3a5e8cd0,
+    (q31_t)0x5a4b4128, (q31_t)0x3a596442, (q31_t)0x5a56b599, (q31_t)0x3a543974,
+    (q31_t)0x5a622907, (q31_t)0x3a4f0c67, (q31_t)0x5a6d9b70, (q31_t)0x3a49dd1a,
+    (q31_t)0x5a790cd4, (q31_t)0x3a44ab8e, (q31_t)0x5a847d33, (q31_t)0x3a3f77c3,
+    (q31_t)0x5a8fec8c, (q31_t)0x3a3a41b9, (q31_t)0x5a9b5adf, (q31_t)0x3a350970,
+    (q31_t)0x5aa6c82b, (q31_t)0x3a2fcee8, (q31_t)0x5ab23471, (q31_t)0x3a2a9223,
+    (q31_t)0x5abd9faf, (q31_t)0x3a25531f, (q31_t)0x5ac909e5, (q31_t)0x3a2011de,
+    (q31_t)0x5ad47312, (q31_t)0x3a1ace5f, (q31_t)0x5adfdb37, (q31_t)0x3a1588a2,
+    (q31_t)0x5aeb4253, (q31_t)0x3a1040a8, (q31_t)0x5af6a865, (q31_t)0x3a0af671,
+    (q31_t)0x5b020d6c, (q31_t)0x3a05a9fd, (q31_t)0x5b0d716a, (q31_t)0x3a005b4d,
+    (q31_t)0x5b18d45c, (q31_t)0x39fb0a60, (q31_t)0x5b243643, (q31_t)0x39f5b737,
+    (q31_t)0x5b2f971e, (q31_t)0x39f061d2, (q31_t)0x5b3af6ec, (q31_t)0x39eb0a31,
+    (q31_t)0x5b4655ae, (q31_t)0x39e5b054, (q31_t)0x5b51b363, (q31_t)0x39e0543c,
+    (q31_t)0x5b5d100a, (q31_t)0x39daf5e8, (q31_t)0x5b686ba3, (q31_t)0x39d5955a,
+    (q31_t)0x5b73c62d, (q31_t)0x39d03291, (q31_t)0x5b7f1fa9, (q31_t)0x39cacd8d,
+    (q31_t)0x5b8a7815, (q31_t)0x39c5664f, (q31_t)0x5b95cf71, (q31_t)0x39bffcd7,
+    (q31_t)0x5ba125bd, (q31_t)0x39ba9125, (q31_t)0x5bac7af9, (q31_t)0x39b52339,
+    (q31_t)0x5bb7cf23, (q31_t)0x39afb313, (q31_t)0x5bc3223c, (q31_t)0x39aa40b4,
+    (q31_t)0x5bce7442, (q31_t)0x39a4cc1c, (q31_t)0x5bd9c537, (q31_t)0x399f554b,
+    (q31_t)0x5be51518, (q31_t)0x3999dc42, (q31_t)0x5bf063e6, (q31_t)0x399460ff,
+    (q31_t)0x5bfbb1a0, (q31_t)0x398ee385, (q31_t)0x5c06fe46, (q31_t)0x398963d2,
+    (q31_t)0x5c1249d8, (q31_t)0x3983e1e8, (q31_t)0x5c1d9454, (q31_t)0x397e5dc6,
+    (q31_t)0x5c28ddbb, (q31_t)0x3978d76c, (q31_t)0x5c34260c, (q31_t)0x39734edc,
+    (q31_t)0x5c3f6d47, (q31_t)0x396dc414, (q31_t)0x5c4ab36b, (q31_t)0x39683715,
+    (q31_t)0x5c55f878, (q31_t)0x3962a7e0, (q31_t)0x5c613c6d, (q31_t)0x395d1675,
+    (q31_t)0x5c6c7f4a, (q31_t)0x395782d3, (q31_t)0x5c77c10e, (q31_t)0x3951ecfc,
+    (q31_t)0x5c8301b9, (q31_t)0x394c54ee, (q31_t)0x5c8e414b, (q31_t)0x3946baac,
+    (q31_t)0x5c997fc4, (q31_t)0x39411e33, (q31_t)0x5ca4bd21, (q31_t)0x393b7f86,
+    (q31_t)0x5caff965, (q31_t)0x3935dea4, (q31_t)0x5cbb348d, (q31_t)0x39303b8e,
+    (q31_t)0x5cc66e99, (q31_t)0x392a9642, (q31_t)0x5cd1a78a, (q31_t)0x3924eec3,
+    (q31_t)0x5cdcdf5e, (q31_t)0x391f4510, (q31_t)0x5ce81615, (q31_t)0x39199929,
+    (q31_t)0x5cf34baf, (q31_t)0x3913eb0e, (q31_t)0x5cfe802b, (q31_t)0x390e3ac0,
+    (q31_t)0x5d09b389, (q31_t)0x3908883f, (q31_t)0x5d14e5c9, (q31_t)0x3902d38b,
+    (q31_t)0x5d2016e9, (q31_t)0x38fd1ca4, (q31_t)0x5d2b46ea, (q31_t)0x38f7638b,
+    (q31_t)0x5d3675cb, (q31_t)0x38f1a840, (q31_t)0x5d41a38c, (q31_t)0x38ebeac2,
+    (q31_t)0x5d4cd02c, (q31_t)0x38e62b13, (q31_t)0x5d57fbaa, (q31_t)0x38e06932,
+    (q31_t)0x5d632608, (q31_t)0x38daa520, (q31_t)0x5d6e4f43, (q31_t)0x38d4dedd,
+    (q31_t)0x5d79775c, (q31_t)0x38cf1669, (q31_t)0x5d849e51, (q31_t)0x38c94bc4,
+    (q31_t)0x5d8fc424, (q31_t)0x38c37eef, (q31_t)0x5d9ae8d2, (q31_t)0x38bdafea,
+    (q31_t)0x5da60c5d, (q31_t)0x38b7deb4, (q31_t)0x5db12ec3, (q31_t)0x38b20b4f,
+    (q31_t)0x5dbc5004, (q31_t)0x38ac35ba, (q31_t)0x5dc7701f, (q31_t)0x38a65df6,
+    (q31_t)0x5dd28f15, (q31_t)0x38a08402, (q31_t)0x5dddace4, (q31_t)0x389aa7e0,
+    (q31_t)0x5de8c98c, (q31_t)0x3894c98f, (q31_t)0x5df3e50d, (q31_t)0x388ee910,
+    (q31_t)0x5dfeff67, (q31_t)0x38890663, (q31_t)0x5e0a1898, (q31_t)0x38832187,
+    (q31_t)0x5e1530a1, (q31_t)0x387d3a7e, (q31_t)0x5e204781, (q31_t)0x38775147,
+    (q31_t)0x5e2b5d38, (q31_t)0x387165e3, (q31_t)0x5e3671c5, (q31_t)0x386b7852,
+    (q31_t)0x5e418528, (q31_t)0x38658894, (q31_t)0x5e4c9760, (q31_t)0x385f96a9,
+    (q31_t)0x5e57a86d, (q31_t)0x3859a292, (q31_t)0x5e62b84f, (q31_t)0x3853ac4f,
+    (q31_t)0x5e6dc705, (q31_t)0x384db3e0, (q31_t)0x5e78d48e, (q31_t)0x3847b946,
+    (q31_t)0x5e83e0eb, (q31_t)0x3841bc7f, (q31_t)0x5e8eec1b, (q31_t)0x383bbd8e,
+    (q31_t)0x5e99f61d, (q31_t)0x3835bc71, (q31_t)0x5ea4fef0, (q31_t)0x382fb92a,
+    (q31_t)0x5eb00696, (q31_t)0x3829b3b9, (q31_t)0x5ebb0d0d, (q31_t)0x3823ac1d,
+    (q31_t)0x5ec61254, (q31_t)0x381da256, (q31_t)0x5ed1166b, (q31_t)0x38179666,
+    (q31_t)0x5edc1953, (q31_t)0x3811884d, (q31_t)0x5ee71b0a, (q31_t)0x380b780a,
+    (q31_t)0x5ef21b90, (q31_t)0x3805659e, (q31_t)0x5efd1ae4, (q31_t)0x37ff5109,
+    (q31_t)0x5f081907, (q31_t)0x37f93a4b, (q31_t)0x5f1315f7, (q31_t)0x37f32165,
+    (q31_t)0x5f1e11b5, (q31_t)0x37ed0657, (q31_t)0x5f290c3f, (q31_t)0x37e6e921,
+    (q31_t)0x5f340596, (q31_t)0x37e0c9c3, (q31_t)0x5f3efdb9, (q31_t)0x37daa83d,
+    (q31_t)0x5f49f4a8, (q31_t)0x37d48490, (q31_t)0x5f54ea62, (q31_t)0x37ce5ebd,
+    (q31_t)0x5f5fdee6, (q31_t)0x37c836c2, (q31_t)0x5f6ad235, (q31_t)0x37c20ca1,
+    (q31_t)0x5f75c44e, (q31_t)0x37bbe05a, (q31_t)0x5f80b531, (q31_t)0x37b5b1ec,
+    (q31_t)0x5f8ba4dc, (q31_t)0x37af8159, (q31_t)0x5f969350, (q31_t)0x37a94ea0,
+    (q31_t)0x5fa1808c, (q31_t)0x37a319c2, (q31_t)0x5fac6c91, (q31_t)0x379ce2be,
+    (q31_t)0x5fb7575c, (q31_t)0x3796a996, (q31_t)0x5fc240ef, (q31_t)0x37906e49,
+    (q31_t)0x5fcd2948, (q31_t)0x378a30d8, (q31_t)0x5fd81067, (q31_t)0x3783f143,
+    (q31_t)0x5fe2f64c, (q31_t)0x377daf89, (q31_t)0x5feddaf6, (q31_t)0x37776bac,
+    (q31_t)0x5ff8be65, (q31_t)0x377125ac, (q31_t)0x6003a099, (q31_t)0x376add88,
+    (q31_t)0x600e8190, (q31_t)0x37649341, (q31_t)0x6019614c, (q31_t)0x375e46d8,
+    (q31_t)0x60243fca, (q31_t)0x3757f84c, (q31_t)0x602f1d0b, (q31_t)0x3751a79e,
+    (q31_t)0x6039f90f, (q31_t)0x374b54ce, (q31_t)0x6044d3d4, (q31_t)0x3744ffdd,
+    (q31_t)0x604fad5b, (q31_t)0x373ea8ca, (q31_t)0x605a85a3, (q31_t)0x37384f95,
+    (q31_t)0x60655cac, (q31_t)0x3731f440, (q31_t)0x60703275, (q31_t)0x372b96ca,
+    (q31_t)0x607b06fe, (q31_t)0x37253733, (q31_t)0x6085da46, (q31_t)0x371ed57c,
+    (q31_t)0x6090ac4d, (q31_t)0x371871a5, (q31_t)0x609b7d13, (q31_t)0x37120bae,
+    (q31_t)0x60a64c97, (q31_t)0x370ba398, (q31_t)0x60b11ad9, (q31_t)0x37053962,
+    (q31_t)0x60bbe7d8, (q31_t)0x36fecd0e, (q31_t)0x60c6b395, (q31_t)0x36f85e9a,
+    (q31_t)0x60d17e0d, (q31_t)0x36f1ee09, (q31_t)0x60dc4742, (q31_t)0x36eb7b58,
+    (q31_t)0x60e70f32, (q31_t)0x36e5068a, (q31_t)0x60f1d5de, (q31_t)0x36de8f9e,
+    (q31_t)0x60fc9b44, (q31_t)0x36d81695, (q31_t)0x61075f65, (q31_t)0x36d19b6e,
+    (q31_t)0x61122240, (q31_t)0x36cb1e2a, (q31_t)0x611ce3d5, (q31_t)0x36c49ec9,
+    (q31_t)0x6127a423, (q31_t)0x36be1d4c, (q31_t)0x61326329, (q31_t)0x36b799b3,
+    (q31_t)0x613d20e8, (q31_t)0x36b113fd, (q31_t)0x6147dd5f, (q31_t)0x36aa8c2c,
+    (q31_t)0x6152988d, (q31_t)0x36a4023f, (q31_t)0x615d5273, (q31_t)0x369d7637,
+    (q31_t)0x61680b0f, (q31_t)0x3696e814, (q31_t)0x6172c262, (q31_t)0x369057d6,
+    (q31_t)0x617d786a, (q31_t)0x3689c57d, (q31_t)0x61882d28, (q31_t)0x3683310b,
+    (q31_t)0x6192e09b, (q31_t)0x367c9a7e, (q31_t)0x619d92c2, (q31_t)0x367601d7,
+    (q31_t)0x61a8439e, (q31_t)0x366f6717, (q31_t)0x61b2f32e, (q31_t)0x3668ca3e,
+    (q31_t)0x61bda171, (q31_t)0x36622b4c, (q31_t)0x61c84e67, (q31_t)0x365b8a41,
+    (q31_t)0x61d2fa0f, (q31_t)0x3654e71d, (q31_t)0x61dda46a, (q31_t)0x364e41e2,
+    (q31_t)0x61e84d76, (q31_t)0x36479a8e, (q31_t)0x61f2f534, (q31_t)0x3640f123,
+    (q31_t)0x61fd9ba3, (q31_t)0x363a45a0, (q31_t)0x620840c2, (q31_t)0x36339806,
+    (q31_t)0x6212e492, (q31_t)0x362ce855, (q31_t)0x621d8711, (q31_t)0x3626368d,
+    (q31_t)0x6228283f, (q31_t)0x361f82af, (q31_t)0x6232c81c, (q31_t)0x3618ccba,
+    (q31_t)0x623d66a8, (q31_t)0x361214b0, (q31_t)0x624803e2, (q31_t)0x360b5a90,
+    (q31_t)0x62529fca, (q31_t)0x36049e5b, (q31_t)0x625d3a5e, (q31_t)0x35fde011,
+    (q31_t)0x6267d3a0, (q31_t)0x35f71fb1, (q31_t)0x62726b8e, (q31_t)0x35f05d3d,
+    (q31_t)0x627d0228, (q31_t)0x35e998b5, (q31_t)0x6287976e, (q31_t)0x35e2d219,
+    (q31_t)0x62922b5e, (q31_t)0x35dc0968, (q31_t)0x629cbdfa, (q31_t)0x35d53ea5,
+    (q31_t)0x62a74f40, (q31_t)0x35ce71ce, (q31_t)0x62b1df30, (q31_t)0x35c7a2e3,
+    (q31_t)0x62bc6dca, (q31_t)0x35c0d1e7, (q31_t)0x62c6fb0c, (q31_t)0x35b9fed7,
+    (q31_t)0x62d186f8, (q31_t)0x35b329b5, (q31_t)0x62dc118c, (q31_t)0x35ac5282,
+    (q31_t)0x62e69ac8, (q31_t)0x35a5793c, (q31_t)0x62f122ab, (q31_t)0x359e9de5,
+    (q31_t)0x62fba936, (q31_t)0x3597c07d, (q31_t)0x63062e67, (q31_t)0x3590e104,
+    (q31_t)0x6310b23e, (q31_t)0x3589ff7a, (q31_t)0x631b34bc, (q31_t)0x35831be0,
+    (q31_t)0x6325b5df, (q31_t)0x357c3636, (q31_t)0x633035a7, (q31_t)0x35754e7c,
+    (q31_t)0x633ab414, (q31_t)0x356e64b2, (q31_t)0x63453125, (q31_t)0x356778d9,
+    (q31_t)0x634facda, (q31_t)0x35608af1, (q31_t)0x635a2733, (q31_t)0x35599afa,
+    (q31_t)0x6364a02e, (q31_t)0x3552a8f4, (q31_t)0x636f17cc, (q31_t)0x354bb4e1,
+    (q31_t)0x63798e0d, (q31_t)0x3544bebf, (q31_t)0x638402ef, (q31_t)0x353dc68f,
+    (q31_t)0x638e7673, (q31_t)0x3536cc52, (q31_t)0x6398e898, (q31_t)0x352fd008,
+    (q31_t)0x63a3595e, (q31_t)0x3528d1b1, (q31_t)0x63adc8c4, (q31_t)0x3521d14d,
+    (q31_t)0x63b836ca, (q31_t)0x351acedd, (q31_t)0x63c2a36f, (q31_t)0x3513ca60,
+    (q31_t)0x63cd0eb3, (q31_t)0x350cc3d8, (q31_t)0x63d77896, (q31_t)0x3505bb44,
+    (q31_t)0x63e1e117, (q31_t)0x34feb0a5, (q31_t)0x63ec4837, (q31_t)0x34f7a3fb,
+    (q31_t)0x63f6adf3, (q31_t)0x34f09546, (q31_t)0x6401124d, (q31_t)0x34e98487,
+    (q31_t)0x640b7543, (q31_t)0x34e271bd, (q31_t)0x6415d6d5, (q31_t)0x34db5cea,
+    (q31_t)0x64203704, (q31_t)0x34d4460c, (q31_t)0x642a95ce, (q31_t)0x34cd2d26,
+    (q31_t)0x6434f332, (q31_t)0x34c61236, (q31_t)0x643f4f32, (q31_t)0x34bef53d,
+    (q31_t)0x6449a9cc, (q31_t)0x34b7d63c, (q31_t)0x645402ff, (q31_t)0x34b0b533,
+    (q31_t)0x645e5acc, (q31_t)0x34a99221, (q31_t)0x6468b132, (q31_t)0x34a26d08,
+    (q31_t)0x64730631, (q31_t)0x349b45e7, (q31_t)0x647d59c8, (q31_t)0x34941cbf,
+    (q31_t)0x6487abf7, (q31_t)0x348cf190, (q31_t)0x6491fcbe, (q31_t)0x3485c45b,
+    (q31_t)0x649c4c1b, (q31_t)0x347e951f, (q31_t)0x64a69a0f, (q31_t)0x347763dd,
+    (q31_t)0x64b0e699, (q31_t)0x34703095, (q31_t)0x64bb31ba, (q31_t)0x3468fb47,
+    (q31_t)0x64c57b6f, (q31_t)0x3461c3f5, (q31_t)0x64cfc3ba, (q31_t)0x345a8a9d,
+    (q31_t)0x64da0a9a, (q31_t)0x34534f41, (q31_t)0x64e4500e, (q31_t)0x344c11e0,
+    (q31_t)0x64ee9415, (q31_t)0x3444d27b, (q31_t)0x64f8d6b0, (q31_t)0x343d9112,
+    (q31_t)0x650317df, (q31_t)0x34364da6, (q31_t)0x650d57a0, (q31_t)0x342f0836,
+    (q31_t)0x651795f3, (q31_t)0x3427c0c3, (q31_t)0x6521d2d8, (q31_t)0x3420774d,
+    (q31_t)0x652c0e4f, (q31_t)0x34192bd5, (q31_t)0x65364857, (q31_t)0x3411de5b,
+    (q31_t)0x654080ef, (q31_t)0x340a8edf, (q31_t)0x654ab818, (q31_t)0x34033d61,
+    (q31_t)0x6554edd1, (q31_t)0x33fbe9e2, (q31_t)0x655f2219, (q31_t)0x33f49462,
+    (q31_t)0x656954f1, (q31_t)0x33ed3ce1, (q31_t)0x65738657, (q31_t)0x33e5e360,
+    (q31_t)0x657db64c, (q31_t)0x33de87de, (q31_t)0x6587e4cf, (q31_t)0x33d72a5d,
+    (q31_t)0x659211df, (q31_t)0x33cfcadc, (q31_t)0x659c3d7c, (q31_t)0x33c8695b,
+    (q31_t)0x65a667a7, (q31_t)0x33c105db, (q31_t)0x65b0905d, (q31_t)0x33b9a05d,
+    (q31_t)0x65bab7a0, (q31_t)0x33b238e0, (q31_t)0x65c4dd6e, (q31_t)0x33aacf65,
+    (q31_t)0x65cf01c8, (q31_t)0x33a363ec, (q31_t)0x65d924ac, (q31_t)0x339bf675,
+    (q31_t)0x65e3461b, (q31_t)0x33948701, (q31_t)0x65ed6614, (q31_t)0x338d1590,
+    (q31_t)0x65f78497, (q31_t)0x3385a222, (q31_t)0x6601a1a2, (q31_t)0x337e2cb7,
+    (q31_t)0x660bbd37, (q31_t)0x3376b551, (q31_t)0x6615d754, (q31_t)0x336f3bee,
+    (q31_t)0x661feffa, (q31_t)0x3367c090, (q31_t)0x662a0727, (q31_t)0x33604336,
+    (q31_t)0x66341cdb, (q31_t)0x3358c3e2, (q31_t)0x663e3117, (q31_t)0x33514292,
+    (q31_t)0x664843d9, (q31_t)0x3349bf48, (q31_t)0x66525521, (q31_t)0x33423a04,
+    (q31_t)0x665c64ef, (q31_t)0x333ab2c6, (q31_t)0x66667342, (q31_t)0x3333298f,
+    (q31_t)0x6670801a, (q31_t)0x332b9e5e, (q31_t)0x667a8b77, (q31_t)0x33241134,
+    (q31_t)0x66849558, (q31_t)0x331c8211, (q31_t)0x668e9dbd, (q31_t)0x3314f0f6,
+    (q31_t)0x6698a4a6, (q31_t)0x330d5de3, (q31_t)0x66a2aa11, (q31_t)0x3305c8d7,
+    (q31_t)0x66acadff, (q31_t)0x32fe31d5, (q31_t)0x66b6b070, (q31_t)0x32f698db,
+    (q31_t)0x66c0b162, (q31_t)0x32eefdea, (q31_t)0x66cab0d6, (q31_t)0x32e76102,
+    (q31_t)0x66d4aecb, (q31_t)0x32dfc224, (q31_t)0x66deab41, (q31_t)0x32d82150,
+    (q31_t)0x66e8a637, (q31_t)0x32d07e85, (q31_t)0x66f29fad, (q31_t)0x32c8d9c6,
+    (q31_t)0x66fc97a3, (q31_t)0x32c13311, (q31_t)0x67068e18, (q31_t)0x32b98a67,
+    (q31_t)0x6710830c, (q31_t)0x32b1dfc9, (q31_t)0x671a767e, (q31_t)0x32aa3336,
+    (q31_t)0x6724686e, (q31_t)0x32a284b0, (q31_t)0x672e58dc, (q31_t)0x329ad435,
+    (q31_t)0x673847c8, (q31_t)0x329321c7, (q31_t)0x67423530, (q31_t)0x328b6d66,
+    (q31_t)0x674c2115, (q31_t)0x3283b712, (q31_t)0x67560b76, (q31_t)0x327bfecc,
+    (q31_t)0x675ff452, (q31_t)0x32744493, (q31_t)0x6769dbaa, (q31_t)0x326c8868,
+    (q31_t)0x6773c17d, (q31_t)0x3264ca4c, (q31_t)0x677da5cb, (q31_t)0x325d0a3e,
+    (q31_t)0x67878893, (q31_t)0x32554840, (q31_t)0x679169d5, (q31_t)0x324d8450,
+    (q31_t)0x679b4990, (q31_t)0x3245be70, (q31_t)0x67a527c4, (q31_t)0x323df6a0,
+    (q31_t)0x67af0472, (q31_t)0x32362ce0, (q31_t)0x67b8df97, (q31_t)0x322e6130,
+    (q31_t)0x67c2b934, (q31_t)0x32269391, (q31_t)0x67cc9149, (q31_t)0x321ec403,
+    (q31_t)0x67d667d5, (q31_t)0x3216f287, (q31_t)0x67e03cd8, (q31_t)0x320f1f1c,
+    (q31_t)0x67ea1052, (q31_t)0x320749c3, (q31_t)0x67f3e241, (q31_t)0x31ff727c,
+    (q31_t)0x67fdb2a7, (q31_t)0x31f79948, (q31_t)0x68078181, (q31_t)0x31efbe27,
+    (q31_t)0x68114ed0, (q31_t)0x31e7e118, (q31_t)0x681b1a94, (q31_t)0x31e0021e,
+    (q31_t)0x6824e4cc, (q31_t)0x31d82137, (q31_t)0x682ead78, (q31_t)0x31d03e64,
+    (q31_t)0x68387498, (q31_t)0x31c859a5, (q31_t)0x68423a2a, (q31_t)0x31c072fb,
+    (q31_t)0x684bfe2f, (q31_t)0x31b88a66, (q31_t)0x6855c0a6, (q31_t)0x31b09fe7,
+    (q31_t)0x685f8190, (q31_t)0x31a8b37c, (q31_t)0x686940ea, (q31_t)0x31a0c528,
+    (q31_t)0x6872feb6, (q31_t)0x3198d4ea, (q31_t)0x687cbaf3, (q31_t)0x3190e2c3,
+    (q31_t)0x688675a0, (q31_t)0x3188eeb2, (q31_t)0x68902ebd, (q31_t)0x3180f8b8,
+    (q31_t)0x6899e64a, (q31_t)0x317900d6, (q31_t)0x68a39c46, (q31_t)0x3171070c,
+    (q31_t)0x68ad50b1, (q31_t)0x31690b59, (q31_t)0x68b7038b, (q31_t)0x31610dbf,
+    (q31_t)0x68c0b4d2, (q31_t)0x31590e3e, (q31_t)0x68ca6488, (q31_t)0x31510cd5,
+    (q31_t)0x68d412ab, (q31_t)0x31490986, (q31_t)0x68ddbf3b, (q31_t)0x31410450,
+    (q31_t)0x68e76a37, (q31_t)0x3138fd35, (q31_t)0x68f113a0, (q31_t)0x3130f433,
+    (q31_t)0x68fabb75, (q31_t)0x3128e94c, (q31_t)0x690461b5, (q31_t)0x3120dc80,
+    (q31_t)0x690e0661, (q31_t)0x3118cdcf, (q31_t)0x6917a977, (q31_t)0x3110bd39,
+    (q31_t)0x69214af8, (q31_t)0x3108aabf, (q31_t)0x692aeae3, (q31_t)0x31009661,
+    (q31_t)0x69348937, (q31_t)0x30f8801f, (q31_t)0x693e25f5, (q31_t)0x30f067fb,
+    (q31_t)0x6947c11c, (q31_t)0x30e84df3, (q31_t)0x69515aab, (q31_t)0x30e03208,
+    (q31_t)0x695af2a3, (q31_t)0x30d8143b, (q31_t)0x69648902, (q31_t)0x30cff48c,
+    (q31_t)0x696e1dc9, (q31_t)0x30c7d2fb, (q31_t)0x6977b0f7, (q31_t)0x30bfaf89,
+    (q31_t)0x6981428c, (q31_t)0x30b78a36, (q31_t)0x698ad287, (q31_t)0x30af6302,
+    (q31_t)0x699460e8, (q31_t)0x30a739ed, (q31_t)0x699dedaf, (q31_t)0x309f0ef8,
+    (q31_t)0x69a778db, (q31_t)0x3096e223, (q31_t)0x69b1026c, (q31_t)0x308eb36f,
+    (q31_t)0x69ba8a61, (q31_t)0x308682dc, (q31_t)0x69c410ba, (q31_t)0x307e5069,
+    (q31_t)0x69cd9578, (q31_t)0x30761c18, (q31_t)0x69d71899, (q31_t)0x306de5e9,
+    (q31_t)0x69e09a1c, (q31_t)0x3065addb, (q31_t)0x69ea1a03, (q31_t)0x305d73f0,
+    (q31_t)0x69f3984c, (q31_t)0x30553828, (q31_t)0x69fd14f6, (q31_t)0x304cfa83,
+    (q31_t)0x6a069003, (q31_t)0x3044bb00, (q31_t)0x6a100970, (q31_t)0x303c79a2,
+    (q31_t)0x6a19813f, (q31_t)0x30343667, (q31_t)0x6a22f76e, (q31_t)0x302bf151,
+    (q31_t)0x6a2c6bfd, (q31_t)0x3023aa5f, (q31_t)0x6a35deeb, (q31_t)0x301b6193,
+    (q31_t)0x6a3f503a, (q31_t)0x301316eb, (q31_t)0x6a48bfe7, (q31_t)0x300aca69,
+    (q31_t)0x6a522df3, (q31_t)0x30027c0c, (q31_t)0x6a5b9a5d, (q31_t)0x2ffa2bd6,
+    (q31_t)0x6a650525, (q31_t)0x2ff1d9c7, (q31_t)0x6a6e6e4b, (q31_t)0x2fe985de,
+    (q31_t)0x6a77d5ce, (q31_t)0x2fe1301c, (q31_t)0x6a813bae, (q31_t)0x2fd8d882,
+    (q31_t)0x6a8a9fea, (q31_t)0x2fd07f0f, (q31_t)0x6a940283, (q31_t)0x2fc823c5,
+    (q31_t)0x6a9d6377, (q31_t)0x2fbfc6a3, (q31_t)0x6aa6c2c6, (q31_t)0x2fb767aa,
+    (q31_t)0x6ab02071, (q31_t)0x2faf06da, (q31_t)0x6ab97c77, (q31_t)0x2fa6a433,
+    (q31_t)0x6ac2d6d6, (q31_t)0x2f9e3fb6, (q31_t)0x6acc2f90, (q31_t)0x2f95d963,
+    (q31_t)0x6ad586a3, (q31_t)0x2f8d713a, (q31_t)0x6adedc10, (q31_t)0x2f85073c,
+    (q31_t)0x6ae82fd5, (q31_t)0x2f7c9b69, (q31_t)0x6af181f3, (q31_t)0x2f742dc1,
+    (q31_t)0x6afad269, (q31_t)0x2f6bbe45, (q31_t)0x6b042137, (q31_t)0x2f634cf5,
+    (q31_t)0x6b0d6e5c, (q31_t)0x2f5ad9d1, (q31_t)0x6b16b9d9, (q31_t)0x2f5264da,
+    (q31_t)0x6b2003ac, (q31_t)0x2f49ee0f, (q31_t)0x6b294bd5, (q31_t)0x2f417573,
+    (q31_t)0x6b329255, (q31_t)0x2f38fb03, (q31_t)0x6b3bd72a, (q31_t)0x2f307ec2,
+    (q31_t)0x6b451a55, (q31_t)0x2f2800af, (q31_t)0x6b4e5bd4, (q31_t)0x2f1f80ca,
+    (q31_t)0x6b579ba8, (q31_t)0x2f16ff14, (q31_t)0x6b60d9d0, (q31_t)0x2f0e7b8e,
+    (q31_t)0x6b6a164d, (q31_t)0x2f05f637, (q31_t)0x6b73511c, (q31_t)0x2efd6f10,
+    (q31_t)0x6b7c8a3f, (q31_t)0x2ef4e619, (q31_t)0x6b85c1b5, (q31_t)0x2eec5b53,
+    (q31_t)0x6b8ef77d, (q31_t)0x2ee3cebe, (q31_t)0x6b982b97, (q31_t)0x2edb405a,
+    (q31_t)0x6ba15e03, (q31_t)0x2ed2b027, (q31_t)0x6baa8ec0, (q31_t)0x2eca1e27,
+    (q31_t)0x6bb3bdce, (q31_t)0x2ec18a58, (q31_t)0x6bbceb2d, (q31_t)0x2eb8f4bc,
+    (q31_t)0x6bc616dd, (q31_t)0x2eb05d53, (q31_t)0x6bcf40dc, (q31_t)0x2ea7c41e,
+    (q31_t)0x6bd8692b, (q31_t)0x2e9f291b, (q31_t)0x6be18fc9, (q31_t)0x2e968c4d,
+    (q31_t)0x6beab4b6, (q31_t)0x2e8dedb3, (q31_t)0x6bf3d7f2, (q31_t)0x2e854d4d,
+    (q31_t)0x6bfcf97c, (q31_t)0x2e7cab1c, (q31_t)0x6c061953, (q31_t)0x2e740720,
+    (q31_t)0x6c0f3779, (q31_t)0x2e6b615a, (q31_t)0x6c1853eb, (q31_t)0x2e62b9ca,
+    (q31_t)0x6c216eaa, (q31_t)0x2e5a1070, (q31_t)0x6c2a87b6, (q31_t)0x2e51654c,
+    (q31_t)0x6c339f0e, (q31_t)0x2e48b860, (q31_t)0x6c3cb4b1, (q31_t)0x2e4009aa,
+    (q31_t)0x6c45c8a0, (q31_t)0x2e37592c, (q31_t)0x6c4edada, (q31_t)0x2e2ea6e6,
+    (q31_t)0x6c57eb5e, (q31_t)0x2e25f2d8, (q31_t)0x6c60fa2d, (q31_t)0x2e1d3d03,
+    (q31_t)0x6c6a0746, (q31_t)0x2e148566, (q31_t)0x6c7312a9, (q31_t)0x2e0bcc03,
+    (q31_t)0x6c7c1c55, (q31_t)0x2e0310d9, (q31_t)0x6c85244a, (q31_t)0x2dfa53e9,
+    (q31_t)0x6c8e2a87, (q31_t)0x2df19534, (q31_t)0x6c972f0d, (q31_t)0x2de8d4b8,
+    (q31_t)0x6ca031da, (q31_t)0x2de01278, (q31_t)0x6ca932ef, (q31_t)0x2dd74e73,
+    (q31_t)0x6cb2324c, (q31_t)0x2dce88aa, (q31_t)0x6cbb2fef, (q31_t)0x2dc5c11c,
+    (q31_t)0x6cc42bd9, (q31_t)0x2dbcf7cb, (q31_t)0x6ccd2609, (q31_t)0x2db42cb6,
+    (q31_t)0x6cd61e7f, (q31_t)0x2dab5fdf, (q31_t)0x6cdf153a, (q31_t)0x2da29144,
+    (q31_t)0x6ce80a3a, (q31_t)0x2d99c0e7, (q31_t)0x6cf0fd80, (q31_t)0x2d90eec8,
+    (q31_t)0x6cf9ef09, (q31_t)0x2d881ae8, (q31_t)0x6d02ded7, (q31_t)0x2d7f4545,
+    (q31_t)0x6d0bcce8, (q31_t)0x2d766de2, (q31_t)0x6d14b93d, (q31_t)0x2d6d94bf,
+    (q31_t)0x6d1da3d5, (q31_t)0x2d64b9da, (q31_t)0x6d268cb0, (q31_t)0x2d5bdd36,
+    (q31_t)0x6d2f73cd, (q31_t)0x2d52fed2, (q31_t)0x6d38592c, (q31_t)0x2d4a1eaf,
+    (q31_t)0x6d413ccd, (q31_t)0x2d413ccd, (q31_t)0x6d4a1eaf, (q31_t)0x2d38592c,
+    (q31_t)0x6d52fed2, (q31_t)0x2d2f73cd, (q31_t)0x6d5bdd36, (q31_t)0x2d268cb0,
+    (q31_t)0x6d64b9da, (q31_t)0x2d1da3d5, (q31_t)0x6d6d94bf, (q31_t)0x2d14b93d,
+    (q31_t)0x6d766de2, (q31_t)0x2d0bcce8, (q31_t)0x6d7f4545, (q31_t)0x2d02ded7,
+    (q31_t)0x6d881ae8, (q31_t)0x2cf9ef09, (q31_t)0x6d90eec8, (q31_t)0x2cf0fd80,
+    (q31_t)0x6d99c0e7, (q31_t)0x2ce80a3a, (q31_t)0x6da29144, (q31_t)0x2cdf153a,
+    (q31_t)0x6dab5fdf, (q31_t)0x2cd61e7f, (q31_t)0x6db42cb6, (q31_t)0x2ccd2609,
+    (q31_t)0x6dbcf7cb, (q31_t)0x2cc42bd9, (q31_t)0x6dc5c11c, (q31_t)0x2cbb2fef,
+    (q31_t)0x6dce88aa, (q31_t)0x2cb2324c, (q31_t)0x6dd74e73, (q31_t)0x2ca932ef,
+    (q31_t)0x6de01278, (q31_t)0x2ca031da, (q31_t)0x6de8d4b8, (q31_t)0x2c972f0d,
+    (q31_t)0x6df19534, (q31_t)0x2c8e2a87, (q31_t)0x6dfa53e9, (q31_t)0x2c85244a,
+    (q31_t)0x6e0310d9, (q31_t)0x2c7c1c55, (q31_t)0x6e0bcc03, (q31_t)0x2c7312a9,
+    (q31_t)0x6e148566, (q31_t)0x2c6a0746, (q31_t)0x6e1d3d03, (q31_t)0x2c60fa2d,
+    (q31_t)0x6e25f2d8, (q31_t)0x2c57eb5e, (q31_t)0x6e2ea6e6, (q31_t)0x2c4edada,
+    (q31_t)0x6e37592c, (q31_t)0x2c45c8a0, (q31_t)0x6e4009aa, (q31_t)0x2c3cb4b1,
+    (q31_t)0x6e48b860, (q31_t)0x2c339f0e, (q31_t)0x6e51654c, (q31_t)0x2c2a87b6,
+    (q31_t)0x6e5a1070, (q31_t)0x2c216eaa, (q31_t)0x6e62b9ca, (q31_t)0x2c1853eb,
+    (q31_t)0x6e6b615a, (q31_t)0x2c0f3779, (q31_t)0x6e740720, (q31_t)0x2c061953,
+    (q31_t)0x6e7cab1c, (q31_t)0x2bfcf97c, (q31_t)0x6e854d4d, (q31_t)0x2bf3d7f2,
+    (q31_t)0x6e8dedb3, (q31_t)0x2beab4b6, (q31_t)0x6e968c4d, (q31_t)0x2be18fc9,
+    (q31_t)0x6e9f291b, (q31_t)0x2bd8692b, (q31_t)0x6ea7c41e, (q31_t)0x2bcf40dc,
+    (q31_t)0x6eb05d53, (q31_t)0x2bc616dd, (q31_t)0x6eb8f4bc, (q31_t)0x2bbceb2d,
+    (q31_t)0x6ec18a58, (q31_t)0x2bb3bdce, (q31_t)0x6eca1e27, (q31_t)0x2baa8ec0,
+    (q31_t)0x6ed2b027, (q31_t)0x2ba15e03, (q31_t)0x6edb405a, (q31_t)0x2b982b97,
+    (q31_t)0x6ee3cebe, (q31_t)0x2b8ef77d, (q31_t)0x6eec5b53, (q31_t)0x2b85c1b5,
+    (q31_t)0x6ef4e619, (q31_t)0x2b7c8a3f, (q31_t)0x6efd6f10, (q31_t)0x2b73511c,
+    (q31_t)0x6f05f637, (q31_t)0x2b6a164d, (q31_t)0x6f0e7b8e, (q31_t)0x2b60d9d0,
+    (q31_t)0x6f16ff14, (q31_t)0x2b579ba8, (q31_t)0x6f1f80ca, (q31_t)0x2b4e5bd4,
+    (q31_t)0x6f2800af, (q31_t)0x2b451a55, (q31_t)0x6f307ec2, (q31_t)0x2b3bd72a,
+    (q31_t)0x6f38fb03, (q31_t)0x2b329255, (q31_t)0x6f417573, (q31_t)0x2b294bd5,
+    (q31_t)0x6f49ee0f, (q31_t)0x2b2003ac, (q31_t)0x6f5264da, (q31_t)0x2b16b9d9,
+    (q31_t)0x6f5ad9d1, (q31_t)0x2b0d6e5c, (q31_t)0x6f634cf5, (q31_t)0x2b042137,
+    (q31_t)0x6f6bbe45, (q31_t)0x2afad269, (q31_t)0x6f742dc1, (q31_t)0x2af181f3,
+    (q31_t)0x6f7c9b69, (q31_t)0x2ae82fd5, (q31_t)0x6f85073c, (q31_t)0x2adedc10,
+    (q31_t)0x6f8d713a, (q31_t)0x2ad586a3, (q31_t)0x6f95d963, (q31_t)0x2acc2f90,
+    (q31_t)0x6f9e3fb6, (q31_t)0x2ac2d6d6, (q31_t)0x6fa6a433, (q31_t)0x2ab97c77,
+    (q31_t)0x6faf06da, (q31_t)0x2ab02071, (q31_t)0x6fb767aa, (q31_t)0x2aa6c2c6,
+    (q31_t)0x6fbfc6a3, (q31_t)0x2a9d6377, (q31_t)0x6fc823c5, (q31_t)0x2a940283,
+    (q31_t)0x6fd07f0f, (q31_t)0x2a8a9fea, (q31_t)0x6fd8d882, (q31_t)0x2a813bae,
+    (q31_t)0x6fe1301c, (q31_t)0x2a77d5ce, (q31_t)0x6fe985de, (q31_t)0x2a6e6e4b,
+    (q31_t)0x6ff1d9c7, (q31_t)0x2a650525, (q31_t)0x6ffa2bd6, (q31_t)0x2a5b9a5d,
+    (q31_t)0x70027c0c, (q31_t)0x2a522df3, (q31_t)0x700aca69, (q31_t)0x2a48bfe7,
+    (q31_t)0x701316eb, (q31_t)0x2a3f503a, (q31_t)0x701b6193, (q31_t)0x2a35deeb,
+    (q31_t)0x7023aa5f, (q31_t)0x2a2c6bfd, (q31_t)0x702bf151, (q31_t)0x2a22f76e,
+    (q31_t)0x70343667, (q31_t)0x2a19813f, (q31_t)0x703c79a2, (q31_t)0x2a100970,
+    (q31_t)0x7044bb00, (q31_t)0x2a069003, (q31_t)0x704cfa83, (q31_t)0x29fd14f6,
+    (q31_t)0x70553828, (q31_t)0x29f3984c, (q31_t)0x705d73f0, (q31_t)0x29ea1a03,
+    (q31_t)0x7065addb, (q31_t)0x29e09a1c, (q31_t)0x706de5e9, (q31_t)0x29d71899,
+    (q31_t)0x70761c18, (q31_t)0x29cd9578, (q31_t)0x707e5069, (q31_t)0x29c410ba,
+    (q31_t)0x708682dc, (q31_t)0x29ba8a61, (q31_t)0x708eb36f, (q31_t)0x29b1026c,
+    (q31_t)0x7096e223, (q31_t)0x29a778db, (q31_t)0x709f0ef8, (q31_t)0x299dedaf,
+    (q31_t)0x70a739ed, (q31_t)0x299460e8, (q31_t)0x70af6302, (q31_t)0x298ad287,
+    (q31_t)0x70b78a36, (q31_t)0x2981428c, (q31_t)0x70bfaf89, (q31_t)0x2977b0f7,
+    (q31_t)0x70c7d2fb, (q31_t)0x296e1dc9, (q31_t)0x70cff48c, (q31_t)0x29648902,
+    (q31_t)0x70d8143b, (q31_t)0x295af2a3, (q31_t)0x70e03208, (q31_t)0x29515aab,
+    (q31_t)0x70e84df3, (q31_t)0x2947c11c, (q31_t)0x70f067fb, (q31_t)0x293e25f5,
+    (q31_t)0x70f8801f, (q31_t)0x29348937, (q31_t)0x71009661, (q31_t)0x292aeae3,
+    (q31_t)0x7108aabf, (q31_t)0x29214af8, (q31_t)0x7110bd39, (q31_t)0x2917a977,
+    (q31_t)0x7118cdcf, (q31_t)0x290e0661, (q31_t)0x7120dc80, (q31_t)0x290461b5,
+    (q31_t)0x7128e94c, (q31_t)0x28fabb75, (q31_t)0x7130f433, (q31_t)0x28f113a0,
+    (q31_t)0x7138fd35, (q31_t)0x28e76a37, (q31_t)0x71410450, (q31_t)0x28ddbf3b,
+    (q31_t)0x71490986, (q31_t)0x28d412ab, (q31_t)0x71510cd5, (q31_t)0x28ca6488,
+    (q31_t)0x71590e3e, (q31_t)0x28c0b4d2, (q31_t)0x71610dbf, (q31_t)0x28b7038b,
+    (q31_t)0x71690b59, (q31_t)0x28ad50b1, (q31_t)0x7171070c, (q31_t)0x28a39c46,
+    (q31_t)0x717900d6, (q31_t)0x2899e64a, (q31_t)0x7180f8b8, (q31_t)0x28902ebd,
+    (q31_t)0x7188eeb2, (q31_t)0x288675a0, (q31_t)0x7190e2c3, (q31_t)0x287cbaf3,
+    (q31_t)0x7198d4ea, (q31_t)0x2872feb6, (q31_t)0x71a0c528, (q31_t)0x286940ea,
+    (q31_t)0x71a8b37c, (q31_t)0x285f8190, (q31_t)0x71b09fe7, (q31_t)0x2855c0a6,
+    (q31_t)0x71b88a66, (q31_t)0x284bfe2f, (q31_t)0x71c072fb, (q31_t)0x28423a2a,
+    (q31_t)0x71c859a5, (q31_t)0x28387498, (q31_t)0x71d03e64, (q31_t)0x282ead78,
+    (q31_t)0x71d82137, (q31_t)0x2824e4cc, (q31_t)0x71e0021e, (q31_t)0x281b1a94,
+    (q31_t)0x71e7e118, (q31_t)0x28114ed0, (q31_t)0x71efbe27, (q31_t)0x28078181,
+    (q31_t)0x71f79948, (q31_t)0x27fdb2a7, (q31_t)0x71ff727c, (q31_t)0x27f3e241,
+    (q31_t)0x720749c3, (q31_t)0x27ea1052, (q31_t)0x720f1f1c, (q31_t)0x27e03cd8,
+    (q31_t)0x7216f287, (q31_t)0x27d667d5, (q31_t)0x721ec403, (q31_t)0x27cc9149,
+    (q31_t)0x72269391, (q31_t)0x27c2b934, (q31_t)0x722e6130, (q31_t)0x27b8df97,
+    (q31_t)0x72362ce0, (q31_t)0x27af0472, (q31_t)0x723df6a0, (q31_t)0x27a527c4,
+    (q31_t)0x7245be70, (q31_t)0x279b4990, (q31_t)0x724d8450, (q31_t)0x279169d5,
+    (q31_t)0x72554840, (q31_t)0x27878893, (q31_t)0x725d0a3e, (q31_t)0x277da5cb,
+    (q31_t)0x7264ca4c, (q31_t)0x2773c17d, (q31_t)0x726c8868, (q31_t)0x2769dbaa,
+    (q31_t)0x72744493, (q31_t)0x275ff452, (q31_t)0x727bfecc, (q31_t)0x27560b76,
+    (q31_t)0x7283b712, (q31_t)0x274c2115, (q31_t)0x728b6d66, (q31_t)0x27423530,
+    (q31_t)0x729321c7, (q31_t)0x273847c8, (q31_t)0x729ad435, (q31_t)0x272e58dc,
+    (q31_t)0x72a284b0, (q31_t)0x2724686e, (q31_t)0x72aa3336, (q31_t)0x271a767e,
+    (q31_t)0x72b1dfc9, (q31_t)0x2710830c, (q31_t)0x72b98a67, (q31_t)0x27068e18,
+    (q31_t)0x72c13311, (q31_t)0x26fc97a3, (q31_t)0x72c8d9c6, (q31_t)0x26f29fad,
+    (q31_t)0x72d07e85, (q31_t)0x26e8a637, (q31_t)0x72d82150, (q31_t)0x26deab41,
+    (q31_t)0x72dfc224, (q31_t)0x26d4aecb, (q31_t)0x72e76102, (q31_t)0x26cab0d6,
+    (q31_t)0x72eefdea, (q31_t)0x26c0b162, (q31_t)0x72f698db, (q31_t)0x26b6b070,
+    (q31_t)0x72fe31d5, (q31_t)0x26acadff, (q31_t)0x7305c8d7, (q31_t)0x26a2aa11,
+    (q31_t)0x730d5de3, (q31_t)0x2698a4a6, (q31_t)0x7314f0f6, (q31_t)0x268e9dbd,
+    (q31_t)0x731c8211, (q31_t)0x26849558, (q31_t)0x73241134, (q31_t)0x267a8b77,
+    (q31_t)0x732b9e5e, (q31_t)0x2670801a, (q31_t)0x7333298f, (q31_t)0x26667342,
+    (q31_t)0x733ab2c6, (q31_t)0x265c64ef, (q31_t)0x73423a04, (q31_t)0x26525521,
+    (q31_t)0x7349bf48, (q31_t)0x264843d9, (q31_t)0x73514292, (q31_t)0x263e3117,
+    (q31_t)0x7358c3e2, (q31_t)0x26341cdb, (q31_t)0x73604336, (q31_t)0x262a0727,
+    (q31_t)0x7367c090, (q31_t)0x261feffa, (q31_t)0x736f3bee, (q31_t)0x2615d754,
+    (q31_t)0x7376b551, (q31_t)0x260bbd37, (q31_t)0x737e2cb7, (q31_t)0x2601a1a2,
+    (q31_t)0x7385a222, (q31_t)0x25f78497, (q31_t)0x738d1590, (q31_t)0x25ed6614,
+    (q31_t)0x73948701, (q31_t)0x25e3461b, (q31_t)0x739bf675, (q31_t)0x25d924ac,
+    (q31_t)0x73a363ec, (q31_t)0x25cf01c8, (q31_t)0x73aacf65, (q31_t)0x25c4dd6e,
+    (q31_t)0x73b238e0, (q31_t)0x25bab7a0, (q31_t)0x73b9a05d, (q31_t)0x25b0905d,
+    (q31_t)0x73c105db, (q31_t)0x25a667a7, (q31_t)0x73c8695b, (q31_t)0x259c3d7c,
+    (q31_t)0x73cfcadc, (q31_t)0x259211df, (q31_t)0x73d72a5d, (q31_t)0x2587e4cf,
+    (q31_t)0x73de87de, (q31_t)0x257db64c, (q31_t)0x73e5e360, (q31_t)0x25738657,
+    (q31_t)0x73ed3ce1, (q31_t)0x256954f1, (q31_t)0x73f49462, (q31_t)0x255f2219,
+    (q31_t)0x73fbe9e2, (q31_t)0x2554edd1, (q31_t)0x74033d61, (q31_t)0x254ab818,
+    (q31_t)0x740a8edf, (q31_t)0x254080ef, (q31_t)0x7411de5b, (q31_t)0x25364857,
+    (q31_t)0x74192bd5, (q31_t)0x252c0e4f, (q31_t)0x7420774d, (q31_t)0x2521d2d8,
+    (q31_t)0x7427c0c3, (q31_t)0x251795f3, (q31_t)0x742f0836, (q31_t)0x250d57a0,
+    (q31_t)0x74364da6, (q31_t)0x250317df, (q31_t)0x743d9112, (q31_t)0x24f8d6b0,
+    (q31_t)0x7444d27b, (q31_t)0x24ee9415, (q31_t)0x744c11e0, (q31_t)0x24e4500e,
+    (q31_t)0x74534f41, (q31_t)0x24da0a9a, (q31_t)0x745a8a9d, (q31_t)0x24cfc3ba,
+    (q31_t)0x7461c3f5, (q31_t)0x24c57b6f, (q31_t)0x7468fb47, (q31_t)0x24bb31ba,
+    (q31_t)0x74703095, (q31_t)0x24b0e699, (q31_t)0x747763dd, (q31_t)0x24a69a0f,
+    (q31_t)0x747e951f, (q31_t)0x249c4c1b, (q31_t)0x7485c45b, (q31_t)0x2491fcbe,
+    (q31_t)0x748cf190, (q31_t)0x2487abf7, (q31_t)0x74941cbf, (q31_t)0x247d59c8,
+    (q31_t)0x749b45e7, (q31_t)0x24730631, (q31_t)0x74a26d08, (q31_t)0x2468b132,
+    (q31_t)0x74a99221, (q31_t)0x245e5acc, (q31_t)0x74b0b533, (q31_t)0x245402ff,
+    (q31_t)0x74b7d63c, (q31_t)0x2449a9cc, (q31_t)0x74bef53d, (q31_t)0x243f4f32,
+    (q31_t)0x74c61236, (q31_t)0x2434f332, (q31_t)0x74cd2d26, (q31_t)0x242a95ce,
+    (q31_t)0x74d4460c, (q31_t)0x24203704, (q31_t)0x74db5cea, (q31_t)0x2415d6d5,
+    (q31_t)0x74e271bd, (q31_t)0x240b7543, (q31_t)0x74e98487, (q31_t)0x2401124d,
+    (q31_t)0x74f09546, (q31_t)0x23f6adf3, (q31_t)0x74f7a3fb, (q31_t)0x23ec4837,
+    (q31_t)0x74feb0a5, (q31_t)0x23e1e117, (q31_t)0x7505bb44, (q31_t)0x23d77896,
+    (q31_t)0x750cc3d8, (q31_t)0x23cd0eb3, (q31_t)0x7513ca60, (q31_t)0x23c2a36f,
+    (q31_t)0x751acedd, (q31_t)0x23b836ca, (q31_t)0x7521d14d, (q31_t)0x23adc8c4,
+    (q31_t)0x7528d1b1, (q31_t)0x23a3595e, (q31_t)0x752fd008, (q31_t)0x2398e898,
+    (q31_t)0x7536cc52, (q31_t)0x238e7673, (q31_t)0x753dc68f, (q31_t)0x238402ef,
+    (q31_t)0x7544bebf, (q31_t)0x23798e0d, (q31_t)0x754bb4e1, (q31_t)0x236f17cc,
+    (q31_t)0x7552a8f4, (q31_t)0x2364a02e, (q31_t)0x75599afa, (q31_t)0x235a2733,
+    (q31_t)0x75608af1, (q31_t)0x234facda, (q31_t)0x756778d9, (q31_t)0x23453125,
+    (q31_t)0x756e64b2, (q31_t)0x233ab414, (q31_t)0x75754e7c, (q31_t)0x233035a7,
+    (q31_t)0x757c3636, (q31_t)0x2325b5df, (q31_t)0x75831be0, (q31_t)0x231b34bc,
+    (q31_t)0x7589ff7a, (q31_t)0x2310b23e, (q31_t)0x7590e104, (q31_t)0x23062e67,
+    (q31_t)0x7597c07d, (q31_t)0x22fba936, (q31_t)0x759e9de5, (q31_t)0x22f122ab,
+    (q31_t)0x75a5793c, (q31_t)0x22e69ac8, (q31_t)0x75ac5282, (q31_t)0x22dc118c,
+    (q31_t)0x75b329b5, (q31_t)0x22d186f8, (q31_t)0x75b9fed7, (q31_t)0x22c6fb0c,
+    (q31_t)0x75c0d1e7, (q31_t)0x22bc6dca, (q31_t)0x75c7a2e3, (q31_t)0x22b1df30,
+    (q31_t)0x75ce71ce, (q31_t)0x22a74f40, (q31_t)0x75d53ea5, (q31_t)0x229cbdfa,
+    (q31_t)0x75dc0968, (q31_t)0x22922b5e, (q31_t)0x75e2d219, (q31_t)0x2287976e,
+    (q31_t)0x75e998b5, (q31_t)0x227d0228, (q31_t)0x75f05d3d, (q31_t)0x22726b8e,
+    (q31_t)0x75f71fb1, (q31_t)0x2267d3a0, (q31_t)0x75fde011, (q31_t)0x225d3a5e,
+    (q31_t)0x76049e5b, (q31_t)0x22529fca, (q31_t)0x760b5a90, (q31_t)0x224803e2,
+    (q31_t)0x761214b0, (q31_t)0x223d66a8, (q31_t)0x7618ccba, (q31_t)0x2232c81c,
+    (q31_t)0x761f82af, (q31_t)0x2228283f, (q31_t)0x7626368d, (q31_t)0x221d8711,
+    (q31_t)0x762ce855, (q31_t)0x2212e492, (q31_t)0x76339806, (q31_t)0x220840c2,
+    (q31_t)0x763a45a0, (q31_t)0x21fd9ba3, (q31_t)0x7640f123, (q31_t)0x21f2f534,
+    (q31_t)0x76479a8e, (q31_t)0x21e84d76, (q31_t)0x764e41e2, (q31_t)0x21dda46a,
+    (q31_t)0x7654e71d, (q31_t)0x21d2fa0f, (q31_t)0x765b8a41, (q31_t)0x21c84e67,
+    (q31_t)0x76622b4c, (q31_t)0x21bda171, (q31_t)0x7668ca3e, (q31_t)0x21b2f32e,
+    (q31_t)0x766f6717, (q31_t)0x21a8439e, (q31_t)0x767601d7, (q31_t)0x219d92c2,
+    (q31_t)0x767c9a7e, (q31_t)0x2192e09b, (q31_t)0x7683310b, (q31_t)0x21882d28,
+    (q31_t)0x7689c57d, (q31_t)0x217d786a, (q31_t)0x769057d6, (q31_t)0x2172c262,
+    (q31_t)0x7696e814, (q31_t)0x21680b0f, (q31_t)0x769d7637, (q31_t)0x215d5273,
+    (q31_t)0x76a4023f, (q31_t)0x2152988d, (q31_t)0x76aa8c2c, (q31_t)0x2147dd5f,
+    (q31_t)0x76b113fd, (q31_t)0x213d20e8, (q31_t)0x76b799b3, (q31_t)0x21326329,
+    (q31_t)0x76be1d4c, (q31_t)0x2127a423, (q31_t)0x76c49ec9, (q31_t)0x211ce3d5,
+    (q31_t)0x76cb1e2a, (q31_t)0x21122240, (q31_t)0x76d19b6e, (q31_t)0x21075f65,
+    (q31_t)0x76d81695, (q31_t)0x20fc9b44, (q31_t)0x76de8f9e, (q31_t)0x20f1d5de,
+    (q31_t)0x76e5068a, (q31_t)0x20e70f32, (q31_t)0x76eb7b58, (q31_t)0x20dc4742,
+    (q31_t)0x76f1ee09, (q31_t)0x20d17e0d, (q31_t)0x76f85e9a, (q31_t)0x20c6b395,
+    (q31_t)0x76fecd0e, (q31_t)0x20bbe7d8, (q31_t)0x77053962, (q31_t)0x20b11ad9,
+    (q31_t)0x770ba398, (q31_t)0x20a64c97, (q31_t)0x77120bae, (q31_t)0x209b7d13,
+    (q31_t)0x771871a5, (q31_t)0x2090ac4d, (q31_t)0x771ed57c, (q31_t)0x2085da46,
+    (q31_t)0x77253733, (q31_t)0x207b06fe, (q31_t)0x772b96ca, (q31_t)0x20703275,
+    (q31_t)0x7731f440, (q31_t)0x20655cac, (q31_t)0x77384f95, (q31_t)0x205a85a3,
+    (q31_t)0x773ea8ca, (q31_t)0x204fad5b, (q31_t)0x7744ffdd, (q31_t)0x2044d3d4,
+    (q31_t)0x774b54ce, (q31_t)0x2039f90f, (q31_t)0x7751a79e, (q31_t)0x202f1d0b,
+    (q31_t)0x7757f84c, (q31_t)0x20243fca, (q31_t)0x775e46d8, (q31_t)0x2019614c,
+    (q31_t)0x77649341, (q31_t)0x200e8190, (q31_t)0x776add88, (q31_t)0x2003a099,
+    (q31_t)0x777125ac, (q31_t)0x1ff8be65, (q31_t)0x77776bac, (q31_t)0x1feddaf6,
+    (q31_t)0x777daf89, (q31_t)0x1fe2f64c, (q31_t)0x7783f143, (q31_t)0x1fd81067,
+    (q31_t)0x778a30d8, (q31_t)0x1fcd2948, (q31_t)0x77906e49, (q31_t)0x1fc240ef,
+    (q31_t)0x7796a996, (q31_t)0x1fb7575c, (q31_t)0x779ce2be, (q31_t)0x1fac6c91,
+    (q31_t)0x77a319c2, (q31_t)0x1fa1808c, (q31_t)0x77a94ea0, (q31_t)0x1f969350,
+    (q31_t)0x77af8159, (q31_t)0x1f8ba4dc, (q31_t)0x77b5b1ec, (q31_t)0x1f80b531,
+    (q31_t)0x77bbe05a, (q31_t)0x1f75c44e, (q31_t)0x77c20ca1, (q31_t)0x1f6ad235,
+    (q31_t)0x77c836c2, (q31_t)0x1f5fdee6, (q31_t)0x77ce5ebd, (q31_t)0x1f54ea62,
+    (q31_t)0x77d48490, (q31_t)0x1f49f4a8, (q31_t)0x77daa83d, (q31_t)0x1f3efdb9,
+    (q31_t)0x77e0c9c3, (q31_t)0x1f340596, (q31_t)0x77e6e921, (q31_t)0x1f290c3f,
+    (q31_t)0x77ed0657, (q31_t)0x1f1e11b5, (q31_t)0x77f32165, (q31_t)0x1f1315f7,
+    (q31_t)0x77f93a4b, (q31_t)0x1f081907, (q31_t)0x77ff5109, (q31_t)0x1efd1ae4,
+    (q31_t)0x7805659e, (q31_t)0x1ef21b90, (q31_t)0x780b780a, (q31_t)0x1ee71b0a,
+    (q31_t)0x7811884d, (q31_t)0x1edc1953, (q31_t)0x78179666, (q31_t)0x1ed1166b,
+    (q31_t)0x781da256, (q31_t)0x1ec61254, (q31_t)0x7823ac1d, (q31_t)0x1ebb0d0d,
+    (q31_t)0x7829b3b9, (q31_t)0x1eb00696, (q31_t)0x782fb92a, (q31_t)0x1ea4fef0,
+    (q31_t)0x7835bc71, (q31_t)0x1e99f61d, (q31_t)0x783bbd8e, (q31_t)0x1e8eec1b,
+    (q31_t)0x7841bc7f, (q31_t)0x1e83e0eb, (q31_t)0x7847b946, (q31_t)0x1e78d48e,
+    (q31_t)0x784db3e0, (q31_t)0x1e6dc705, (q31_t)0x7853ac4f, (q31_t)0x1e62b84f,
+    (q31_t)0x7859a292, (q31_t)0x1e57a86d, (q31_t)0x785f96a9, (q31_t)0x1e4c9760,
+    (q31_t)0x78658894, (q31_t)0x1e418528, (q31_t)0x786b7852, (q31_t)0x1e3671c5,
+    (q31_t)0x787165e3, (q31_t)0x1e2b5d38, (q31_t)0x78775147, (q31_t)0x1e204781,
+    (q31_t)0x787d3a7e, (q31_t)0x1e1530a1, (q31_t)0x78832187, (q31_t)0x1e0a1898,
+    (q31_t)0x78890663, (q31_t)0x1dfeff67, (q31_t)0x788ee910, (q31_t)0x1df3e50d,
+    (q31_t)0x7894c98f, (q31_t)0x1de8c98c, (q31_t)0x789aa7e0, (q31_t)0x1dddace4,
+    (q31_t)0x78a08402, (q31_t)0x1dd28f15, (q31_t)0x78a65df6, (q31_t)0x1dc7701f,
+    (q31_t)0x78ac35ba, (q31_t)0x1dbc5004, (q31_t)0x78b20b4f, (q31_t)0x1db12ec3,
+    (q31_t)0x78b7deb4, (q31_t)0x1da60c5d, (q31_t)0x78bdafea, (q31_t)0x1d9ae8d2,
+    (q31_t)0x78c37eef, (q31_t)0x1d8fc424, (q31_t)0x78c94bc4, (q31_t)0x1d849e51,
+    (q31_t)0x78cf1669, (q31_t)0x1d79775c, (q31_t)0x78d4dedd, (q31_t)0x1d6e4f43,
+    (q31_t)0x78daa520, (q31_t)0x1d632608, (q31_t)0x78e06932, (q31_t)0x1d57fbaa,
+    (q31_t)0x78e62b13, (q31_t)0x1d4cd02c, (q31_t)0x78ebeac2, (q31_t)0x1d41a38c,
+    (q31_t)0x78f1a840, (q31_t)0x1d3675cb, (q31_t)0x78f7638b, (q31_t)0x1d2b46ea,
+    (q31_t)0x78fd1ca4, (q31_t)0x1d2016e9, (q31_t)0x7902d38b, (q31_t)0x1d14e5c9,
+    (q31_t)0x7908883f, (q31_t)0x1d09b389, (q31_t)0x790e3ac0, (q31_t)0x1cfe802b,
+    (q31_t)0x7913eb0e, (q31_t)0x1cf34baf, (q31_t)0x79199929, (q31_t)0x1ce81615,
+    (q31_t)0x791f4510, (q31_t)0x1cdcdf5e, (q31_t)0x7924eec3, (q31_t)0x1cd1a78a,
+    (q31_t)0x792a9642, (q31_t)0x1cc66e99, (q31_t)0x79303b8e, (q31_t)0x1cbb348d,
+    (q31_t)0x7935dea4, (q31_t)0x1caff965, (q31_t)0x793b7f86, (q31_t)0x1ca4bd21,
+    (q31_t)0x79411e33, (q31_t)0x1c997fc4, (q31_t)0x7946baac, (q31_t)0x1c8e414b,
+    (q31_t)0x794c54ee, (q31_t)0x1c8301b9, (q31_t)0x7951ecfc, (q31_t)0x1c77c10e,
+    (q31_t)0x795782d3, (q31_t)0x1c6c7f4a, (q31_t)0x795d1675, (q31_t)0x1c613c6d,
+    (q31_t)0x7962a7e0, (q31_t)0x1c55f878, (q31_t)0x79683715, (q31_t)0x1c4ab36b,
+    (q31_t)0x796dc414, (q31_t)0x1c3f6d47, (q31_t)0x79734edc, (q31_t)0x1c34260c,
+    (q31_t)0x7978d76c, (q31_t)0x1c28ddbb, (q31_t)0x797e5dc6, (q31_t)0x1c1d9454,
+    (q31_t)0x7983e1e8, (q31_t)0x1c1249d8, (q31_t)0x798963d2, (q31_t)0x1c06fe46,
+    (q31_t)0x798ee385, (q31_t)0x1bfbb1a0, (q31_t)0x799460ff, (q31_t)0x1bf063e6,
+    (q31_t)0x7999dc42, (q31_t)0x1be51518, (q31_t)0x799f554b, (q31_t)0x1bd9c537,
+    (q31_t)0x79a4cc1c, (q31_t)0x1bce7442, (q31_t)0x79aa40b4, (q31_t)0x1bc3223c,
+    (q31_t)0x79afb313, (q31_t)0x1bb7cf23, (q31_t)0x79b52339, (q31_t)0x1bac7af9,
+    (q31_t)0x79ba9125, (q31_t)0x1ba125bd, (q31_t)0x79bffcd7, (q31_t)0x1b95cf71,
+    (q31_t)0x79c5664f, (q31_t)0x1b8a7815, (q31_t)0x79cacd8d, (q31_t)0x1b7f1fa9,
+    (q31_t)0x79d03291, (q31_t)0x1b73c62d, (q31_t)0x79d5955a, (q31_t)0x1b686ba3,
+    (q31_t)0x79daf5e8, (q31_t)0x1b5d100a, (q31_t)0x79e0543c, (q31_t)0x1b51b363,
+    (q31_t)0x79e5b054, (q31_t)0x1b4655ae, (q31_t)0x79eb0a31, (q31_t)0x1b3af6ec,
+    (q31_t)0x79f061d2, (q31_t)0x1b2f971e, (q31_t)0x79f5b737, (q31_t)0x1b243643,
+    (q31_t)0x79fb0a60, (q31_t)0x1b18d45c, (q31_t)0x7a005b4d, (q31_t)0x1b0d716a,
+    (q31_t)0x7a05a9fd, (q31_t)0x1b020d6c, (q31_t)0x7a0af671, (q31_t)0x1af6a865,
+    (q31_t)0x7a1040a8, (q31_t)0x1aeb4253, (q31_t)0x7a1588a2, (q31_t)0x1adfdb37,
+    (q31_t)0x7a1ace5f, (q31_t)0x1ad47312, (q31_t)0x7a2011de, (q31_t)0x1ac909e5,
+    (q31_t)0x7a25531f, (q31_t)0x1abd9faf, (q31_t)0x7a2a9223, (q31_t)0x1ab23471,
+    (q31_t)0x7a2fcee8, (q31_t)0x1aa6c82b, (q31_t)0x7a350970, (q31_t)0x1a9b5adf,
+    (q31_t)0x7a3a41b9, (q31_t)0x1a8fec8c, (q31_t)0x7a3f77c3, (q31_t)0x1a847d33,
+    (q31_t)0x7a44ab8e, (q31_t)0x1a790cd4, (q31_t)0x7a49dd1a, (q31_t)0x1a6d9b70,
+    (q31_t)0x7a4f0c67, (q31_t)0x1a622907, (q31_t)0x7a543974, (q31_t)0x1a56b599,
+    (q31_t)0x7a596442, (q31_t)0x1a4b4128, (q31_t)0x7a5e8cd0, (q31_t)0x1a3fcbb3,
+    (q31_t)0x7a63b31d, (q31_t)0x1a34553b, (q31_t)0x7a68d72b, (q31_t)0x1a28ddc0,
+    (q31_t)0x7a6df8f8, (q31_t)0x1a1d6544, (q31_t)0x7a731884, (q31_t)0x1a11ebc5,
+    (q31_t)0x7a7835cf, (q31_t)0x1a067145, (q31_t)0x7a7d50da, (q31_t)0x19faf5c5,
+    (q31_t)0x7a8269a3, (q31_t)0x19ef7944, (q31_t)0x7a87802a, (q31_t)0x19e3fbc3,
+    (q31_t)0x7a8c9470, (q31_t)0x19d87d42, (q31_t)0x7a91a674, (q31_t)0x19ccfdc2,
+    (q31_t)0x7a96b636, (q31_t)0x19c17d44, (q31_t)0x7a9bc3b6, (q31_t)0x19b5fbc8,
+    (q31_t)0x7aa0cef3, (q31_t)0x19aa794d, (q31_t)0x7aa5d7ee, (q31_t)0x199ef5d6,
+    (q31_t)0x7aaadea6, (q31_t)0x19937161, (q31_t)0x7aafe31b, (q31_t)0x1987ebf0,
+    (q31_t)0x7ab4e54c, (q31_t)0x197c6584, (q31_t)0x7ab9e53a, (q31_t)0x1970de1b,
+    (q31_t)0x7abee2e5, (q31_t)0x196555b8, (q31_t)0x7ac3de4c, (q31_t)0x1959cc5a,
+    (q31_t)0x7ac8d76f, (q31_t)0x194e4201, (q31_t)0x7acdce4d, (q31_t)0x1942b6af,
+    (q31_t)0x7ad2c2e8, (q31_t)0x19372a64, (q31_t)0x7ad7b53d, (q31_t)0x192b9d1f,
+    (q31_t)0x7adca54e, (q31_t)0x19200ee3, (q31_t)0x7ae1931a, (q31_t)0x19147fae,
+    (q31_t)0x7ae67ea1, (q31_t)0x1908ef82, (q31_t)0x7aeb67e3, (q31_t)0x18fd5e5f,
+    (q31_t)0x7af04edf, (q31_t)0x18f1cc45, (q31_t)0x7af53395, (q31_t)0x18e63935,
+    (q31_t)0x7afa1605, (q31_t)0x18daa52f, (q31_t)0x7afef630, (q31_t)0x18cf1034,
+    (q31_t)0x7b03d414, (q31_t)0x18c37a44, (q31_t)0x7b08afb2, (q31_t)0x18b7e35f,
+    (q31_t)0x7b0d8909, (q31_t)0x18ac4b87, (q31_t)0x7b126019, (q31_t)0x18a0b2bb,
+    (q31_t)0x7b1734e2, (q31_t)0x189518fc, (q31_t)0x7b1c0764, (q31_t)0x18897e4a,
+    (q31_t)0x7b20d79e, (q31_t)0x187de2a7, (q31_t)0x7b25a591, (q31_t)0x18724611,
+    (q31_t)0x7b2a713d, (q31_t)0x1866a88a, (q31_t)0x7b2f3aa0, (q31_t)0x185b0a13,
+    (q31_t)0x7b3401bb, (q31_t)0x184f6aab, (q31_t)0x7b38c68e, (q31_t)0x1843ca53,
+    (q31_t)0x7b3d8918, (q31_t)0x1838290c, (q31_t)0x7b42495a, (q31_t)0x182c86d5,
+    (q31_t)0x7b470753, (q31_t)0x1820e3b0, (q31_t)0x7b4bc303, (q31_t)0x18153f9d,
+    (q31_t)0x7b507c69, (q31_t)0x18099a9c, (q31_t)0x7b553386, (q31_t)0x17fdf4ae,
+    (q31_t)0x7b59e85a, (q31_t)0x17f24dd3, (q31_t)0x7b5e9ae4, (q31_t)0x17e6a60c,
+    (q31_t)0x7b634b23, (q31_t)0x17dafd59, (q31_t)0x7b67f919, (q31_t)0x17cf53bb,
+    (q31_t)0x7b6ca4c4, (q31_t)0x17c3a931, (q31_t)0x7b714e25, (q31_t)0x17b7fdbd,
+    (q31_t)0x7b75f53c, (q31_t)0x17ac515f, (q31_t)0x7b7a9a07, (q31_t)0x17a0a417,
+    (q31_t)0x7b7f3c87, (q31_t)0x1794f5e6, (q31_t)0x7b83dcbc, (q31_t)0x178946cc,
+    (q31_t)0x7b887aa6, (q31_t)0x177d96ca, (q31_t)0x7b8d1644, (q31_t)0x1771e5e0,
+    (q31_t)0x7b91af97, (q31_t)0x1766340f, (q31_t)0x7b96469d, (q31_t)0x175a8157,
+    (q31_t)0x7b9adb57, (q31_t)0x174ecdb8, (q31_t)0x7b9f6dc5, (q31_t)0x17431933,
+    (q31_t)0x7ba3fde7, (q31_t)0x173763c9, (q31_t)0x7ba88bbc, (q31_t)0x172bad7a,
+    (q31_t)0x7bad1744, (q31_t)0x171ff646, (q31_t)0x7bb1a080, (q31_t)0x17143e2d,
+    (q31_t)0x7bb6276e, (q31_t)0x17088531, (q31_t)0x7bbaac0e, (q31_t)0x16fccb51,
+    (q31_t)0x7bbf2e62, (q31_t)0x16f1108f, (q31_t)0x7bc3ae67, (q31_t)0x16e554ea,
+    (q31_t)0x7bc82c1f, (q31_t)0x16d99864, (q31_t)0x7bcca789, (q31_t)0x16cddafb,
+    (q31_t)0x7bd120a4, (q31_t)0x16c21cb2, (q31_t)0x7bd59771, (q31_t)0x16b65d88,
+    (q31_t)0x7bda0bf0, (q31_t)0x16aa9d7e, (q31_t)0x7bde7e20, (q31_t)0x169edc94,
+    (q31_t)0x7be2ee01, (q31_t)0x16931acb, (q31_t)0x7be75b93, (q31_t)0x16875823,
+    (q31_t)0x7bebc6d5, (q31_t)0x167b949d, (q31_t)0x7bf02fc9, (q31_t)0x166fd039,
+    (q31_t)0x7bf4966c, (q31_t)0x16640af7, (q31_t)0x7bf8fac0, (q31_t)0x165844d8,
+    (q31_t)0x7bfd5cc4, (q31_t)0x164c7ddd, (q31_t)0x7c01bc78, (q31_t)0x1640b606,
+    (q31_t)0x7c0619dc, (q31_t)0x1634ed53, (q31_t)0x7c0a74f0, (q31_t)0x162923c5,
+    (q31_t)0x7c0ecdb2, (q31_t)0x161d595d, (q31_t)0x7c132424, (q31_t)0x16118e1a,
+    (q31_t)0x7c177845, (q31_t)0x1605c1fd, (q31_t)0x7c1bca16, (q31_t)0x15f9f507,
+    (q31_t)0x7c201994, (q31_t)0x15ee2738, (q31_t)0x7c2466c2, (q31_t)0x15e25890,
+    (q31_t)0x7c28b19e, (q31_t)0x15d68911, (q31_t)0x7c2cfa28, (q31_t)0x15cab8ba,
+    (q31_t)0x7c314060, (q31_t)0x15bee78c, (q31_t)0x7c358446, (q31_t)0x15b31587,
+    (q31_t)0x7c39c5da, (q31_t)0x15a742ac, (q31_t)0x7c3e051b, (q31_t)0x159b6efb,
+    (q31_t)0x7c42420a, (q31_t)0x158f9a76, (q31_t)0x7c467ca6, (q31_t)0x1583c51b,
+    (q31_t)0x7c4ab4ef, (q31_t)0x1577eeec, (q31_t)0x7c4eeae5, (q31_t)0x156c17e9,
+    (q31_t)0x7c531e88, (q31_t)0x15604013, (q31_t)0x7c574fd8, (q31_t)0x1554676a,
+    (q31_t)0x7c5b7ed4, (q31_t)0x15488dee, (q31_t)0x7c5fab7c, (q31_t)0x153cb3a0,
+    (q31_t)0x7c63d5d1, (q31_t)0x1530d881, (q31_t)0x7c67fdd1, (q31_t)0x1524fc90,
+    (q31_t)0x7c6c237e, (q31_t)0x15191fcf, (q31_t)0x7c7046d6, (q31_t)0x150d423d,
+    (q31_t)0x7c7467d9, (q31_t)0x150163dc, (q31_t)0x7c788688, (q31_t)0x14f584ac,
+    (q31_t)0x7c7ca2e2, (q31_t)0x14e9a4ac, (q31_t)0x7c80bce7, (q31_t)0x14ddc3de,
+    (q31_t)0x7c84d496, (q31_t)0x14d1e242, (q31_t)0x7c88e9f1, (q31_t)0x14c5ffd9,
+    (q31_t)0x7c8cfcf6, (q31_t)0x14ba1ca3, (q31_t)0x7c910da5, (q31_t)0x14ae38a0,
+    (q31_t)0x7c951bff, (q31_t)0x14a253d1, (q31_t)0x7c992803, (q31_t)0x14966e36,
+    (q31_t)0x7c9d31b0, (q31_t)0x148a87d1, (q31_t)0x7ca13908, (q31_t)0x147ea0a0,
+    (q31_t)0x7ca53e09, (q31_t)0x1472b8a5, (q31_t)0x7ca940b3, (q31_t)0x1466cfe1,
+    (q31_t)0x7cad4107, (q31_t)0x145ae653, (q31_t)0x7cb13f04, (q31_t)0x144efbfc,
+    (q31_t)0x7cb53aaa, (q31_t)0x144310dd, (q31_t)0x7cb933f9, (q31_t)0x143724f5,
+    (q31_t)0x7cbd2af0, (q31_t)0x142b3846, (q31_t)0x7cc11f90, (q31_t)0x141f4ad1,
+    (q31_t)0x7cc511d9, (q31_t)0x14135c94, (q31_t)0x7cc901c9, (q31_t)0x14076d91,
+    (q31_t)0x7cccef62, (q31_t)0x13fb7dc9, (q31_t)0x7cd0daa2, (q31_t)0x13ef8d3c,
+    (q31_t)0x7cd4c38b, (q31_t)0x13e39be9, (q31_t)0x7cd8aa1b, (q31_t)0x13d7a9d3,
+    (q31_t)0x7cdc8e52, (q31_t)0x13cbb6f8, (q31_t)0x7ce07031, (q31_t)0x13bfc35b,
+    (q31_t)0x7ce44fb7, (q31_t)0x13b3cefa, (q31_t)0x7ce82ce4, (q31_t)0x13a7d9d7,
+    (q31_t)0x7cec07b8, (q31_t)0x139be3f2, (q31_t)0x7cefe032, (q31_t)0x138fed4b,
+    (q31_t)0x7cf3b653, (q31_t)0x1383f5e3, (q31_t)0x7cf78a1b, (q31_t)0x1377fdbb,
+    (q31_t)0x7cfb5b89, (q31_t)0x136c04d2, (q31_t)0x7cff2a9d, (q31_t)0x13600b2a,
+    (q31_t)0x7d02f757, (q31_t)0x135410c3, (q31_t)0x7d06c1b6, (q31_t)0x1348159d,
+    (q31_t)0x7d0a89bc, (q31_t)0x133c19b8, (q31_t)0x7d0e4f67, (q31_t)0x13301d16,
+    (q31_t)0x7d1212b7, (q31_t)0x13241fb6, (q31_t)0x7d15d3ad, (q31_t)0x1318219a,
+    (q31_t)0x7d199248, (q31_t)0x130c22c1, (q31_t)0x7d1d4e88, (q31_t)0x1300232c,
+    (q31_t)0x7d21086c, (q31_t)0x12f422db, (q31_t)0x7d24bff6, (q31_t)0x12e821cf,
+    (q31_t)0x7d287523, (q31_t)0x12dc2009, (q31_t)0x7d2c27f6, (q31_t)0x12d01d89,
+    (q31_t)0x7d2fd86c, (q31_t)0x12c41a4f, (q31_t)0x7d338687, (q31_t)0x12b8165b,
+    (q31_t)0x7d373245, (q31_t)0x12ac11af, (q31_t)0x7d3adba7, (q31_t)0x12a00c4b,
+    (q31_t)0x7d3e82ae, (q31_t)0x1294062f, (q31_t)0x7d422757, (q31_t)0x1287ff5b,
+    (q31_t)0x7d45c9a4, (q31_t)0x127bf7d1, (q31_t)0x7d496994, (q31_t)0x126fef90,
+    (q31_t)0x7d4d0728, (q31_t)0x1263e699, (q31_t)0x7d50a25e, (q31_t)0x1257dced,
+    (q31_t)0x7d543b37, (q31_t)0x124bd28c, (q31_t)0x7d57d1b3, (q31_t)0x123fc776,
+    (q31_t)0x7d5b65d2, (q31_t)0x1233bbac, (q31_t)0x7d5ef793, (q31_t)0x1227af2e,
+    (q31_t)0x7d6286f6, (q31_t)0x121ba1fd, (q31_t)0x7d6613fb, (q31_t)0x120f941a,
+    (q31_t)0x7d699ea3, (q31_t)0x12038584, (q31_t)0x7d6d26ec, (q31_t)0x11f7763c,
+    (q31_t)0x7d70acd7, (q31_t)0x11eb6643, (q31_t)0x7d743064, (q31_t)0x11df5599,
+    (q31_t)0x7d77b192, (q31_t)0x11d3443f, (q31_t)0x7d7b3061, (q31_t)0x11c73235,
+    (q31_t)0x7d7eacd2, (q31_t)0x11bb1f7c, (q31_t)0x7d8226e4, (q31_t)0x11af0c13,
+    (q31_t)0x7d859e96, (q31_t)0x11a2f7fc, (q31_t)0x7d8913ea, (q31_t)0x1196e337,
+    (q31_t)0x7d8c86de, (q31_t)0x118acdc4, (q31_t)0x7d8ff772, (q31_t)0x117eb7a4,
+    (q31_t)0x7d9365a8, (q31_t)0x1172a0d7, (q31_t)0x7d96d17d, (q31_t)0x1166895f,
+    (q31_t)0x7d9a3af2, (q31_t)0x115a713a, (q31_t)0x7d9da208, (q31_t)0x114e586a,
+    (q31_t)0x7da106bd, (q31_t)0x11423ef0, (q31_t)0x7da46912, (q31_t)0x113624cb,
+    (q31_t)0x7da7c907, (q31_t)0x112a09fc, (q31_t)0x7dab269b, (q31_t)0x111dee84,
+    (q31_t)0x7dae81cf, (q31_t)0x1111d263, (q31_t)0x7db1daa2, (q31_t)0x1105b599,
+    (q31_t)0x7db53113, (q31_t)0x10f99827, (q31_t)0x7db88524, (q31_t)0x10ed7a0e,
+    (q31_t)0x7dbbd6d4, (q31_t)0x10e15b4e, (q31_t)0x7dbf2622, (q31_t)0x10d53be7,
+    (q31_t)0x7dc2730f, (q31_t)0x10c91bda, (q31_t)0x7dc5bd9b, (q31_t)0x10bcfb28,
+    (q31_t)0x7dc905c5, (q31_t)0x10b0d9d0, (q31_t)0x7dcc4b8d, (q31_t)0x10a4b7d3,
+    (q31_t)0x7dcf8ef3, (q31_t)0x10989532, (q31_t)0x7dd2cff7, (q31_t)0x108c71ee,
+    (q31_t)0x7dd60e99, (q31_t)0x10804e06, (q31_t)0x7dd94ad8, (q31_t)0x1074297b,
+    (q31_t)0x7ddc84b5, (q31_t)0x1068044e, (q31_t)0x7ddfbc30, (q31_t)0x105bde7f,
+    (q31_t)0x7de2f148, (q31_t)0x104fb80e, (q31_t)0x7de623fd, (q31_t)0x104390fd,
+    (q31_t)0x7de9544f, (q31_t)0x1037694b, (q31_t)0x7dec823e, (q31_t)0x102b40f8,
+    (q31_t)0x7defadca, (q31_t)0x101f1807, (q31_t)0x7df2d6f3, (q31_t)0x1012ee76,
+    (q31_t)0x7df5fdb8, (q31_t)0x1006c446, (q31_t)0x7df9221a, (q31_t)0xffa9979,
+    (q31_t)0x7dfc4418, (q31_t)0xfee6e0d, (q31_t)0x7dff63b2, (q31_t)0xfe24205,
+    (q31_t)0x7e0280e9, (q31_t)0xfd6155f, (q31_t)0x7e059bbb, (q31_t)0xfc9e81e,
+    (q31_t)0x7e08b42a, (q31_t)0xfbdba40, (q31_t)0x7e0bca34, (q31_t)0xfb18bc8,
+    (q31_t)0x7e0eddd9, (q31_t)0xfa55cb4, (q31_t)0x7e11ef1b, (q31_t)0xf992d06,
+    (q31_t)0x7e14fdf7, (q31_t)0xf8cfcbe, (q31_t)0x7e180a6f, (q31_t)0xf80cbdc,
+    (q31_t)0x7e1b1482, (q31_t)0xf749a61, (q31_t)0x7e1e1c30, (q31_t)0xf68684e,
+    (q31_t)0x7e212179, (q31_t)0xf5c35a3, (q31_t)0x7e24245d, (q31_t)0xf500260,
+    (q31_t)0x7e2724db, (q31_t)0xf43ce86, (q31_t)0x7e2a22f4, (q31_t)0xf379a16,
+    (q31_t)0x7e2d1ea8, (q31_t)0xf2b650f, (q31_t)0x7e3017f6, (q31_t)0xf1f2f73,
+    (q31_t)0x7e330ede, (q31_t)0xf12f941, (q31_t)0x7e360360, (q31_t)0xf06c27a,
+    (q31_t)0x7e38f57c, (q31_t)0xefa8b20, (q31_t)0x7e3be532, (q31_t)0xeee5331,
+    (q31_t)0x7e3ed282, (q31_t)0xee21aaf, (q31_t)0x7e41bd6c, (q31_t)0xed5e19a,
+    (q31_t)0x7e44a5ef, (q31_t)0xec9a7f3, (q31_t)0x7e478c0b, (q31_t)0xebd6db9,
+    (q31_t)0x7e4a6fc1, (q31_t)0xeb132ef, (q31_t)0x7e4d5110, (q31_t)0xea4f793,
+    (q31_t)0x7e502ff9, (q31_t)0xe98bba7, (q31_t)0x7e530c7a, (q31_t)0xe8c7f2a,
+    (q31_t)0x7e55e694, (q31_t)0xe80421e, (q31_t)0x7e58be47, (q31_t)0xe740483,
+    (q31_t)0x7e5b9392, (q31_t)0xe67c65a, (q31_t)0x7e5e6676, (q31_t)0xe5b87a2,
+    (q31_t)0x7e6136f3, (q31_t)0xe4f485c, (q31_t)0x7e640507, (q31_t)0xe430889,
+    (q31_t)0x7e66d0b4, (q31_t)0xe36c82a, (q31_t)0x7e6999fa, (q31_t)0xe2a873e,
+    (q31_t)0x7e6c60d7, (q31_t)0xe1e45c6, (q31_t)0x7e6f254c, (q31_t)0xe1203c3,
+    (q31_t)0x7e71e759, (q31_t)0xe05c135, (q31_t)0x7e74a6fd, (q31_t)0xdf97e1d,
+    (q31_t)0x7e77643a, (q31_t)0xded3a7b, (q31_t)0x7e7a1f0d, (q31_t)0xde0f64f,
+    (q31_t)0x7e7cd778, (q31_t)0xdd4b19a, (q31_t)0x7e7f8d7b, (q31_t)0xdc86c5d,
+    (q31_t)0x7e824114, (q31_t)0xdbc2698, (q31_t)0x7e84f245, (q31_t)0xdafe04b,
+    (q31_t)0x7e87a10c, (q31_t)0xda39978, (q31_t)0x7e8a4d6a, (q31_t)0xd97521d,
+    (q31_t)0x7e8cf75f, (q31_t)0xd8b0a3d, (q31_t)0x7e8f9eeb, (q31_t)0xd7ec1d6,
+    (q31_t)0x7e92440d, (q31_t)0xd7278eb, (q31_t)0x7e94e6c6, (q31_t)0xd662f7b,
+    (q31_t)0x7e978715, (q31_t)0xd59e586, (q31_t)0x7e9a24fb, (q31_t)0xd4d9b0e,
+    (q31_t)0x7e9cc076, (q31_t)0xd415013, (q31_t)0x7e9f5988, (q31_t)0xd350495,
+    (q31_t)0x7ea1f02f, (q31_t)0xd28b894, (q31_t)0x7ea4846c, (q31_t)0xd1c6c11,
+    (q31_t)0x7ea7163f, (q31_t)0xd101f0e, (q31_t)0x7ea9a5a8, (q31_t)0xd03d189,
+    (q31_t)0x7eac32a6, (q31_t)0xcf78383, (q31_t)0x7eaebd3a, (q31_t)0xceb34fe,
+    (q31_t)0x7eb14563, (q31_t)0xcdee5f9, (q31_t)0x7eb3cb21, (q31_t)0xcd29676,
+    (q31_t)0x7eb64e75, (q31_t)0xcc64673, (q31_t)0x7eb8cf5d, (q31_t)0xcb9f5f3,
+    (q31_t)0x7ebb4ddb, (q31_t)0xcada4f5, (q31_t)0x7ebdc9ed, (q31_t)0xca1537a,
+    (q31_t)0x7ec04394, (q31_t)0xc950182, (q31_t)0x7ec2bad0, (q31_t)0xc88af0e,
+    (q31_t)0x7ec52fa0, (q31_t)0xc7c5c1e, (q31_t)0x7ec7a205, (q31_t)0xc7008b3,
+    (q31_t)0x7eca11fe, (q31_t)0xc63b4ce, (q31_t)0x7ecc7f8b, (q31_t)0xc57606e,
+    (q31_t)0x7eceeaad, (q31_t)0xc4b0b94, (q31_t)0x7ed15363, (q31_t)0xc3eb641,
+    (q31_t)0x7ed3b9ad, (q31_t)0xc326075, (q31_t)0x7ed61d8a, (q31_t)0xc260a31,
+    (q31_t)0x7ed87efc, (q31_t)0xc19b374, (q31_t)0x7edade01, (q31_t)0xc0d5c41,
+    (q31_t)0x7edd3a9a, (q31_t)0xc010496, (q31_t)0x7edf94c7, (q31_t)0xbf4ac75,
+    (q31_t)0x7ee1ec87, (q31_t)0xbe853de, (q31_t)0x7ee441da, (q31_t)0xbdbfad1,
+    (q31_t)0x7ee694c1, (q31_t)0xbcfa150, (q31_t)0x7ee8e53a, (q31_t)0xbc34759,
+    (q31_t)0x7eeb3347, (q31_t)0xbb6ecef, (q31_t)0x7eed7ee7, (q31_t)0xbaa9211,
+    (q31_t)0x7eefc81a, (q31_t)0xb9e36c0, (q31_t)0x7ef20ee0, (q31_t)0xb91dafc,
+    (q31_t)0x7ef45338, (q31_t)0xb857ec7, (q31_t)0x7ef69523, (q31_t)0xb79221f,
+    (q31_t)0x7ef8d4a1, (q31_t)0xb6cc506, (q31_t)0x7efb11b1, (q31_t)0xb60677c,
+    (q31_t)0x7efd4c54, (q31_t)0xb540982, (q31_t)0x7eff8489, (q31_t)0xb47ab19,
+    (q31_t)0x7f01ba50, (q31_t)0xb3b4c40, (q31_t)0x7f03eda9, (q31_t)0xb2eecf8,
+    (q31_t)0x7f061e95, (q31_t)0xb228d42, (q31_t)0x7f084d12, (q31_t)0xb162d1d,
+    (q31_t)0x7f0a7921, (q31_t)0xb09cc8c, (q31_t)0x7f0ca2c2, (q31_t)0xafd6b8d,
+    (q31_t)0x7f0ec9f5, (q31_t)0xaf10a22, (q31_t)0x7f10eeb9, (q31_t)0xae4a84b,
+    (q31_t)0x7f13110f, (q31_t)0xad84609, (q31_t)0x7f1530f7, (q31_t)0xacbe35b,
+    (q31_t)0x7f174e70, (q31_t)0xabf8043, (q31_t)0x7f19697a, (q31_t)0xab31cc1,
+    (q31_t)0x7f1b8215, (q31_t)0xaa6b8d5, (q31_t)0x7f1d9842, (q31_t)0xa9a5480,
+    (q31_t)0x7f1fabff, (q31_t)0xa8defc3, (q31_t)0x7f21bd4e, (q31_t)0xa818a9d,
+    (q31_t)0x7f23cc2e, (q31_t)0xa752510, (q31_t)0x7f25d89e, (q31_t)0xa68bf1b,
+    (q31_t)0x7f27e29f, (q31_t)0xa5c58c0, (q31_t)0x7f29ea31, (q31_t)0xa4ff1fe,
+    (q31_t)0x7f2bef53, (q31_t)0xa438ad7, (q31_t)0x7f2df206, (q31_t)0xa37234a,
+    (q31_t)0x7f2ff24a, (q31_t)0xa2abb59, (q31_t)0x7f31f01d, (q31_t)0xa1e5303,
+    (q31_t)0x7f33eb81, (q31_t)0xa11ea49, (q31_t)0x7f35e476, (q31_t)0xa05812c,
+    (q31_t)0x7f37dafa, (q31_t)0x9f917ac, (q31_t)0x7f39cf0e, (q31_t)0x9ecadc9,
+    (q31_t)0x7f3bc0b3, (q31_t)0x9e04385, (q31_t)0x7f3dafe7, (q31_t)0x9d3d8df,
+    (q31_t)0x7f3f9cab, (q31_t)0x9c76dd8, (q31_t)0x7f4186ff, (q31_t)0x9bb0271,
+    (q31_t)0x7f436ee3, (q31_t)0x9ae96aa, (q31_t)0x7f455456, (q31_t)0x9a22a83,
+    (q31_t)0x7f473759, (q31_t)0x995bdfd, (q31_t)0x7f4917eb, (q31_t)0x9895118,
+    (q31_t)0x7f4af60d, (q31_t)0x97ce3d5, (q31_t)0x7f4cd1be, (q31_t)0x9707635,
+    (q31_t)0x7f4eaafe, (q31_t)0x9640837, (q31_t)0x7f5081cd, (q31_t)0x95799dd,
+    (q31_t)0x7f52562c, (q31_t)0x94b2b27, (q31_t)0x7f54281a, (q31_t)0x93ebc14,
+    (q31_t)0x7f55f796, (q31_t)0x9324ca7, (q31_t)0x7f57c4a2, (q31_t)0x925dcdf,
+    (q31_t)0x7f598f3c, (q31_t)0x9196cbc, (q31_t)0x7f5b5765, (q31_t)0x90cfc40,
+    (q31_t)0x7f5d1d1d, (q31_t)0x9008b6a, (q31_t)0x7f5ee063, (q31_t)0x8f41a3c,
+    (q31_t)0x7f60a138, (q31_t)0x8e7a8b5, (q31_t)0x7f625f9b, (q31_t)0x8db36d6,
+    (q31_t)0x7f641b8d, (q31_t)0x8cec4a0, (q31_t)0x7f65d50d, (q31_t)0x8c25213,
+    (q31_t)0x7f678c1c, (q31_t)0x8b5df30, (q31_t)0x7f6940b8, (q31_t)0x8a96bf6,
+    (q31_t)0x7f6af2e3, (q31_t)0x89cf867, (q31_t)0x7f6ca29c, (q31_t)0x8908483,
+    (q31_t)0x7f6e4fe3, (q31_t)0x884104b, (q31_t)0x7f6ffab8, (q31_t)0x8779bbe,
+    (q31_t)0x7f71a31b, (q31_t)0x86b26de, (q31_t)0x7f73490b, (q31_t)0x85eb1ab,
+    (q31_t)0x7f74ec8a, (q31_t)0x8523c25, (q31_t)0x7f768d96, (q31_t)0x845c64d,
+    (q31_t)0x7f782c30, (q31_t)0x8395024, (q31_t)0x7f79c857, (q31_t)0x82cd9a9,
+    (q31_t)0x7f7b620c, (q31_t)0x82062de, (q31_t)0x7f7cf94e, (q31_t)0x813ebc2,
+    (q31_t)0x7f7e8e1e, (q31_t)0x8077457, (q31_t)0x7f80207b, (q31_t)0x7fafc9c,
+    (q31_t)0x7f81b065, (q31_t)0x7ee8493, (q31_t)0x7f833ddd, (q31_t)0x7e20c3b,
+    (q31_t)0x7f84c8e2, (q31_t)0x7d59396, (q31_t)0x7f865174, (q31_t)0x7c91aa3,
+    (q31_t)0x7f87d792, (q31_t)0x7bca163, (q31_t)0x7f895b3e, (q31_t)0x7b027d7,
+    (q31_t)0x7f8adc77, (q31_t)0x7a3adff, (q31_t)0x7f8c5b3d, (q31_t)0x79733dc,
+    (q31_t)0x7f8dd78f, (q31_t)0x78ab96e, (q31_t)0x7f8f516e, (q31_t)0x77e3eb5,
+    (q31_t)0x7f90c8da, (q31_t)0x771c3b3, (q31_t)0x7f923dd2, (q31_t)0x7654867,
+    (q31_t)0x7f93b058, (q31_t)0x758ccd2, (q31_t)0x7f952069, (q31_t)0x74c50f4,
+    (q31_t)0x7f968e07, (q31_t)0x73fd4cf, (q31_t)0x7f97f932, (q31_t)0x7335862,
+    (q31_t)0x7f9961e8, (q31_t)0x726dbae, (q31_t)0x7f9ac82c, (q31_t)0x71a5eb3,
+    (q31_t)0x7f9c2bfb, (q31_t)0x70de172, (q31_t)0x7f9d8d56, (q31_t)0x70163eb,
+    (q31_t)0x7f9eec3e, (q31_t)0x6f4e620, (q31_t)0x7fa048b2, (q31_t)0x6e86810,
+    (q31_t)0x7fa1a2b2, (q31_t)0x6dbe9bb, (q31_t)0x7fa2fa3d, (q31_t)0x6cf6b23,
+    (q31_t)0x7fa44f55, (q31_t)0x6c2ec48, (q31_t)0x7fa5a1f9, (q31_t)0x6b66d29,
+    (q31_t)0x7fa6f228, (q31_t)0x6a9edc9, (q31_t)0x7fa83fe3, (q31_t)0x69d6e27,
+    (q31_t)0x7fa98b2a, (q31_t)0x690ee44, (q31_t)0x7faad3fd, (q31_t)0x6846e1f,
+    (q31_t)0x7fac1a5b, (q31_t)0x677edbb, (q31_t)0x7fad5e45, (q31_t)0x66b6d16,
+    (q31_t)0x7fae9fbb, (q31_t)0x65eec33, (q31_t)0x7fafdebb, (q31_t)0x6526b10,
+    (q31_t)0x7fb11b48, (q31_t)0x645e9af, (q31_t)0x7fb2555f, (q31_t)0x6396810,
+    (q31_t)0x7fb38d02, (q31_t)0x62ce634, (q31_t)0x7fb4c231, (q31_t)0x620641a,
+    (q31_t)0x7fb5f4ea, (q31_t)0x613e1c5, (q31_t)0x7fb7252f, (q31_t)0x6075f33,
+    (q31_t)0x7fb852ff, (q31_t)0x5fadc66, (q31_t)0x7fb97e5a, (q31_t)0x5ee595d,
+    (q31_t)0x7fbaa740, (q31_t)0x5e1d61b, (q31_t)0x7fbbcdb1, (q31_t)0x5d5529e,
+    (q31_t)0x7fbcf1ad, (q31_t)0x5c8cee7, (q31_t)0x7fbe1334, (q31_t)0x5bc4af8,
+    (q31_t)0x7fbf3246, (q31_t)0x5afc6d0, (q31_t)0x7fc04ee3, (q31_t)0x5a3426f,
+    (q31_t)0x7fc1690a, (q31_t)0x596bdd7, (q31_t)0x7fc280bc, (q31_t)0x58a3908,
+    (q31_t)0x7fc395f9, (q31_t)0x57db403, (q31_t)0x7fc4a8c1, (q31_t)0x5712ec7,
+    (q31_t)0x7fc5b913, (q31_t)0x564a955, (q31_t)0x7fc6c6f0, (q31_t)0x55823ae,
+    (q31_t)0x7fc7d258, (q31_t)0x54b9dd3, (q31_t)0x7fc8db4a, (q31_t)0x53f17c3,
+    (q31_t)0x7fc9e1c6, (q31_t)0x532917f, (q31_t)0x7fcae5cd, (q31_t)0x5260b08,
+    (q31_t)0x7fcbe75e, (q31_t)0x519845e, (q31_t)0x7fcce67a, (q31_t)0x50cfd82,
+    (q31_t)0x7fcde320, (q31_t)0x5007674, (q31_t)0x7fcedd50, (q31_t)0x4f3ef35,
+    (q31_t)0x7fcfd50b, (q31_t)0x4e767c5, (q31_t)0x7fd0ca4f, (q31_t)0x4dae024,
+    (q31_t)0x7fd1bd1e, (q31_t)0x4ce5854, (q31_t)0x7fd2ad77, (q31_t)0x4c1d054,
+    (q31_t)0x7fd39b5a, (q31_t)0x4b54825, (q31_t)0x7fd486c7, (q31_t)0x4a8bfc7,
+    (q31_t)0x7fd56fbe, (q31_t)0x49c373c, (q31_t)0x7fd6563f, (q31_t)0x48fae83,
+    (q31_t)0x7fd73a4a, (q31_t)0x483259d, (q31_t)0x7fd81bdf, (q31_t)0x4769c8b,
+    (q31_t)0x7fd8fafe, (q31_t)0x46a134c, (q31_t)0x7fd9d7a7, (q31_t)0x45d89e2,
+    (q31_t)0x7fdab1d9, (q31_t)0x451004d, (q31_t)0x7fdb8996, (q31_t)0x444768d,
+    (q31_t)0x7fdc5edc, (q31_t)0x437eca4, (q31_t)0x7fdd31ac, (q31_t)0x42b6290,
+    (q31_t)0x7fde0205, (q31_t)0x41ed854, (q31_t)0x7fdecfe8, (q31_t)0x4124dee,
+    (q31_t)0x7fdf9b55, (q31_t)0x405c361, (q31_t)0x7fe0644b, (q31_t)0x3f938ac,
+    (q31_t)0x7fe12acb, (q31_t)0x3ecadcf, (q31_t)0x7fe1eed5, (q31_t)0x3e022cc,
+    (q31_t)0x7fe2b067, (q31_t)0x3d397a3, (q31_t)0x7fe36f84, (q31_t)0x3c70c54,
+    (q31_t)0x7fe42c2a, (q31_t)0x3ba80df, (q31_t)0x7fe4e659, (q31_t)0x3adf546,
+    (q31_t)0x7fe59e12, (q31_t)0x3a16988, (q31_t)0x7fe65354, (q31_t)0x394dda7,
+    (q31_t)0x7fe7061f, (q31_t)0x38851a2, (q31_t)0x7fe7b674, (q31_t)0x37bc57b,
+    (q31_t)0x7fe86452, (q31_t)0x36f3931, (q31_t)0x7fe90fb9, (q31_t)0x362acc5,
+    (q31_t)0x7fe9b8a9, (q31_t)0x3562038, (q31_t)0x7fea5f23, (q31_t)0x3499389,
+    (q31_t)0x7feb0326, (q31_t)0x33d06bb, (q31_t)0x7feba4b2, (q31_t)0x33079cc,
+    (q31_t)0x7fec43c7, (q31_t)0x323ecbe, (q31_t)0x7fece065, (q31_t)0x3175f91,
+    (q31_t)0x7fed7a8c, (q31_t)0x30ad245, (q31_t)0x7fee123d, (q31_t)0x2fe44dc,
+    (q31_t)0x7feea776, (q31_t)0x2f1b755, (q31_t)0x7fef3a39, (q31_t)0x2e529b0,
+    (q31_t)0x7fefca84, (q31_t)0x2d89bf0, (q31_t)0x7ff05858, (q31_t)0x2cc0e13,
+    (q31_t)0x7ff0e3b6, (q31_t)0x2bf801a, (q31_t)0x7ff16c9c, (q31_t)0x2b2f207,
+    (q31_t)0x7ff1f30b, (q31_t)0x2a663d8, (q31_t)0x7ff27703, (q31_t)0x299d590,
+    (q31_t)0x7ff2f884, (q31_t)0x28d472e, (q31_t)0x7ff3778e, (q31_t)0x280b8b3,
+    (q31_t)0x7ff3f420, (q31_t)0x2742a1f, (q31_t)0x7ff46e3c, (q31_t)0x2679b73,
+    (q31_t)0x7ff4e5e0, (q31_t)0x25b0caf, (q31_t)0x7ff55b0d, (q31_t)0x24e7dd4,
+    (q31_t)0x7ff5cdc3, (q31_t)0x241eee2, (q31_t)0x7ff63e01, (q31_t)0x2355fd9,
+    (q31_t)0x7ff6abc8, (q31_t)0x228d0bb, (q31_t)0x7ff71718, (q31_t)0x21c4188,
+    (q31_t)0x7ff77ff1, (q31_t)0x20fb240, (q31_t)0x7ff7e652, (q31_t)0x20322e3,
+    (q31_t)0x7ff84a3c, (q31_t)0x1f69373, (q31_t)0x7ff8abae, (q31_t)0x1ea03ef,
+    (q31_t)0x7ff90aaa, (q31_t)0x1dd7459, (q31_t)0x7ff9672d, (q31_t)0x1d0e4b0,
+    (q31_t)0x7ff9c13a, (q31_t)0x1c454f5, (q31_t)0x7ffa18cf, (q31_t)0x1b7c528,
+    (q31_t)0x7ffa6dec, (q31_t)0x1ab354b, (q31_t)0x7ffac092, (q31_t)0x19ea55d,
+    (q31_t)0x7ffb10c1, (q31_t)0x192155f, (q31_t)0x7ffb5e78, (q31_t)0x1858552,
+    (q31_t)0x7ffba9b8, (q31_t)0x178f536, (q31_t)0x7ffbf280, (q31_t)0x16c650b,
+    (q31_t)0x7ffc38d1, (q31_t)0x15fd4d2, (q31_t)0x7ffc7caa, (q31_t)0x153448c,
+    (q31_t)0x7ffcbe0c, (q31_t)0x146b438, (q31_t)0x7ffcfcf6, (q31_t)0x13a23d8,
+    (q31_t)0x7ffd3969, (q31_t)0x12d936c, (q31_t)0x7ffd7364, (q31_t)0x12102f4,
+    (q31_t)0x7ffdaae7, (q31_t)0x1147271, (q31_t)0x7ffddff3, (q31_t)0x107e1e3,
+    (q31_t)0x7ffe1288, (q31_t)0xfb514b, (q31_t)0x7ffe42a4, (q31_t)0xeec0aa,
+    (q31_t)0x7ffe704a, (q31_t)0xe22fff, (q31_t)0x7ffe9b77, (q31_t)0xd59f4c,
+    (q31_t)0x7ffec42d, (q31_t)0xc90e90, (q31_t)0x7ffeea6c, (q31_t)0xbc7dcc,
+    (q31_t)0x7fff0e32, (q31_t)0xafed02, (q31_t)0x7fff2f82, (q31_t)0xa35c30,
+    (q31_t)0x7fff4e59, (q31_t)0x96cb58, (q31_t)0x7fff6ab9, (q31_t)0x8a3a7b,
+    (q31_t)0x7fff84a1, (q31_t)0x7da998, (q31_t)0x7fff9c12, (q31_t)0x7118b0,
+    (q31_t)0x7fffb10b, (q31_t)0x6487c4, (q31_t)0x7fffc38c, (q31_t)0x57f6d4,
+    (q31_t)0x7fffd396, (q31_t)0x4b65e1, (q31_t)0x7fffe128, (q31_t)0x3ed4ea,
+    (q31_t)0x7fffec43, (q31_t)0x3243f1, (q31_t)0x7ffff4e6, (q31_t)0x25b2f7,
+    (q31_t)0x7ffffb11, (q31_t)0x1921fb, (q31_t)0x7ffffec4, (q31_t)0xc90fe,
+    (q31_t)0x7fffffff, (q31_t)0x0, (q31_t)0x7ffffec4, (q31_t)0xfff36f02,
+    (q31_t)0x7ffffb11, (q31_t)0xffe6de05, (q31_t)0x7ffff4e6, (q31_t)0xffda4d09,
+    (q31_t)0x7fffec43, (q31_t)0xffcdbc0f, (q31_t)0x7fffe128, (q31_t)0xffc12b16,
+    (q31_t)0x7fffd396, (q31_t)0xffb49a1f, (q31_t)0x7fffc38c, (q31_t)0xffa8092c,
+    (q31_t)0x7fffb10b, (q31_t)0xff9b783c, (q31_t)0x7fff9c12, (q31_t)0xff8ee750,
+    (q31_t)0x7fff84a1, (q31_t)0xff825668, (q31_t)0x7fff6ab9, (q31_t)0xff75c585,
+    (q31_t)0x7fff4e59, (q31_t)0xff6934a8, (q31_t)0x7fff2f82, (q31_t)0xff5ca3d0,
+    (q31_t)0x7fff0e32, (q31_t)0xff5012fe, (q31_t)0x7ffeea6c, (q31_t)0xff438234,
+    (q31_t)0x7ffec42d, (q31_t)0xff36f170, (q31_t)0x7ffe9b77, (q31_t)0xff2a60b4,
+    (q31_t)0x7ffe704a, (q31_t)0xff1dd001, (q31_t)0x7ffe42a4, (q31_t)0xff113f56,
+    (q31_t)0x7ffe1288, (q31_t)0xff04aeb5, (q31_t)0x7ffddff3, (q31_t)0xfef81e1d,
+    (q31_t)0x7ffdaae7, (q31_t)0xfeeb8d8f, (q31_t)0x7ffd7364, (q31_t)0xfedefd0c,
+    (q31_t)0x7ffd3969, (q31_t)0xfed26c94, (q31_t)0x7ffcfcf6, (q31_t)0xfec5dc28,
+    (q31_t)0x7ffcbe0c, (q31_t)0xfeb94bc8, (q31_t)0x7ffc7caa, (q31_t)0xfeacbb74,
+    (q31_t)0x7ffc38d1, (q31_t)0xfea02b2e, (q31_t)0x7ffbf280, (q31_t)0xfe939af5,
+    (q31_t)0x7ffba9b8, (q31_t)0xfe870aca, (q31_t)0x7ffb5e78, (q31_t)0xfe7a7aae,
+    (q31_t)0x7ffb10c1, (q31_t)0xfe6deaa1, (q31_t)0x7ffac092, (q31_t)0xfe615aa3,
+    (q31_t)0x7ffa6dec, (q31_t)0xfe54cab5, (q31_t)0x7ffa18cf, (q31_t)0xfe483ad8,
+    (q31_t)0x7ff9c13a, (q31_t)0xfe3bab0b, (q31_t)0x7ff9672d, (q31_t)0xfe2f1b50,
+    (q31_t)0x7ff90aaa, (q31_t)0xfe228ba7, (q31_t)0x7ff8abae, (q31_t)0xfe15fc11,
+    (q31_t)0x7ff84a3c, (q31_t)0xfe096c8d, (q31_t)0x7ff7e652, (q31_t)0xfdfcdd1d,
+    (q31_t)0x7ff77ff1, (q31_t)0xfdf04dc0, (q31_t)0x7ff71718, (q31_t)0xfde3be78,
+    (q31_t)0x7ff6abc8, (q31_t)0xfdd72f45, (q31_t)0x7ff63e01, (q31_t)0xfdcaa027,
+    (q31_t)0x7ff5cdc3, (q31_t)0xfdbe111e, (q31_t)0x7ff55b0d, (q31_t)0xfdb1822c,
+    (q31_t)0x7ff4e5e0, (q31_t)0xfda4f351, (q31_t)0x7ff46e3c, (q31_t)0xfd98648d,
+    (q31_t)0x7ff3f420, (q31_t)0xfd8bd5e1, (q31_t)0x7ff3778e, (q31_t)0xfd7f474d,
+    (q31_t)0x7ff2f884, (q31_t)0xfd72b8d2, (q31_t)0x7ff27703, (q31_t)0xfd662a70,
+    (q31_t)0x7ff1f30b, (q31_t)0xfd599c28, (q31_t)0x7ff16c9c, (q31_t)0xfd4d0df9,
+    (q31_t)0x7ff0e3b6, (q31_t)0xfd407fe6, (q31_t)0x7ff05858, (q31_t)0xfd33f1ed,
+    (q31_t)0x7fefca84, (q31_t)0xfd276410, (q31_t)0x7fef3a39, (q31_t)0xfd1ad650,
+    (q31_t)0x7feea776, (q31_t)0xfd0e48ab, (q31_t)0x7fee123d, (q31_t)0xfd01bb24,
+    (q31_t)0x7fed7a8c, (q31_t)0xfcf52dbb, (q31_t)0x7fece065, (q31_t)0xfce8a06f,
+    (q31_t)0x7fec43c7, (q31_t)0xfcdc1342, (q31_t)0x7feba4b2, (q31_t)0xfccf8634,
+    (q31_t)0x7feb0326, (q31_t)0xfcc2f945, (q31_t)0x7fea5f23, (q31_t)0xfcb66c77,
+    (q31_t)0x7fe9b8a9, (q31_t)0xfca9dfc8, (q31_t)0x7fe90fb9, (q31_t)0xfc9d533b,
+    (q31_t)0x7fe86452, (q31_t)0xfc90c6cf, (q31_t)0x7fe7b674, (q31_t)0xfc843a85,
+    (q31_t)0x7fe7061f, (q31_t)0xfc77ae5e, (q31_t)0x7fe65354, (q31_t)0xfc6b2259,
+    (q31_t)0x7fe59e12, (q31_t)0xfc5e9678, (q31_t)0x7fe4e659, (q31_t)0xfc520aba,
+    (q31_t)0x7fe42c2a, (q31_t)0xfc457f21, (q31_t)0x7fe36f84, (q31_t)0xfc38f3ac,
+    (q31_t)0x7fe2b067, (q31_t)0xfc2c685d, (q31_t)0x7fe1eed5, (q31_t)0xfc1fdd34,
+    (q31_t)0x7fe12acb, (q31_t)0xfc135231, (q31_t)0x7fe0644b, (q31_t)0xfc06c754,
+    (q31_t)0x7fdf9b55, (q31_t)0xfbfa3c9f, (q31_t)0x7fdecfe8, (q31_t)0xfbedb212,
+    (q31_t)0x7fde0205, (q31_t)0xfbe127ac, (q31_t)0x7fdd31ac, (q31_t)0xfbd49d70,
+    (q31_t)0x7fdc5edc, (q31_t)0xfbc8135c, (q31_t)0x7fdb8996, (q31_t)0xfbbb8973,
+    (q31_t)0x7fdab1d9, (q31_t)0xfbaeffb3, (q31_t)0x7fd9d7a7, (q31_t)0xfba2761e,
+    (q31_t)0x7fd8fafe, (q31_t)0xfb95ecb4, (q31_t)0x7fd81bdf, (q31_t)0xfb896375,
+    (q31_t)0x7fd73a4a, (q31_t)0xfb7cda63, (q31_t)0x7fd6563f, (q31_t)0xfb70517d,
+    (q31_t)0x7fd56fbe, (q31_t)0xfb63c8c4, (q31_t)0x7fd486c7, (q31_t)0xfb574039,
+    (q31_t)0x7fd39b5a, (q31_t)0xfb4ab7db, (q31_t)0x7fd2ad77, (q31_t)0xfb3e2fac,
+    (q31_t)0x7fd1bd1e, (q31_t)0xfb31a7ac, (q31_t)0x7fd0ca4f, (q31_t)0xfb251fdc,
+    (q31_t)0x7fcfd50b, (q31_t)0xfb18983b, (q31_t)0x7fcedd50, (q31_t)0xfb0c10cb,
+    (q31_t)0x7fcde320, (q31_t)0xfaff898c, (q31_t)0x7fcce67a, (q31_t)0xfaf3027e,
+    (q31_t)0x7fcbe75e, (q31_t)0xfae67ba2, (q31_t)0x7fcae5cd, (q31_t)0xfad9f4f8,
+    (q31_t)0x7fc9e1c6, (q31_t)0xfacd6e81, (q31_t)0x7fc8db4a, (q31_t)0xfac0e83d,
+    (q31_t)0x7fc7d258, (q31_t)0xfab4622d, (q31_t)0x7fc6c6f0, (q31_t)0xfaa7dc52,
+    (q31_t)0x7fc5b913, (q31_t)0xfa9b56ab, (q31_t)0x7fc4a8c1, (q31_t)0xfa8ed139,
+    (q31_t)0x7fc395f9, (q31_t)0xfa824bfd, (q31_t)0x7fc280bc, (q31_t)0xfa75c6f8,
+    (q31_t)0x7fc1690a, (q31_t)0xfa694229, (q31_t)0x7fc04ee3, (q31_t)0xfa5cbd91,
+    (q31_t)0x7fbf3246, (q31_t)0xfa503930, (q31_t)0x7fbe1334, (q31_t)0xfa43b508,
+    (q31_t)0x7fbcf1ad, (q31_t)0xfa373119, (q31_t)0x7fbbcdb1, (q31_t)0xfa2aad62,
+    (q31_t)0x7fbaa740, (q31_t)0xfa1e29e5, (q31_t)0x7fb97e5a, (q31_t)0xfa11a6a3,
+    (q31_t)0x7fb852ff, (q31_t)0xfa05239a, (q31_t)0x7fb7252f, (q31_t)0xf9f8a0cd,
+    (q31_t)0x7fb5f4ea, (q31_t)0xf9ec1e3b, (q31_t)0x7fb4c231, (q31_t)0xf9df9be6,
+    (q31_t)0x7fb38d02, (q31_t)0xf9d319cc, (q31_t)0x7fb2555f, (q31_t)0xf9c697f0,
+    (q31_t)0x7fb11b48, (q31_t)0xf9ba1651, (q31_t)0x7fafdebb, (q31_t)0xf9ad94f0,
+    (q31_t)0x7fae9fbb, (q31_t)0xf9a113cd, (q31_t)0x7fad5e45, (q31_t)0xf99492ea,
+    (q31_t)0x7fac1a5b, (q31_t)0xf9881245, (q31_t)0x7faad3fd, (q31_t)0xf97b91e1,
+    (q31_t)0x7fa98b2a, (q31_t)0xf96f11bc, (q31_t)0x7fa83fe3, (q31_t)0xf96291d9,
+    (q31_t)0x7fa6f228, (q31_t)0xf9561237, (q31_t)0x7fa5a1f9, (q31_t)0xf94992d7,
+    (q31_t)0x7fa44f55, (q31_t)0xf93d13b8, (q31_t)0x7fa2fa3d, (q31_t)0xf93094dd,
+    (q31_t)0x7fa1a2b2, (q31_t)0xf9241645, (q31_t)0x7fa048b2, (q31_t)0xf91797f0,
+    (q31_t)0x7f9eec3e, (q31_t)0xf90b19e0, (q31_t)0x7f9d8d56, (q31_t)0xf8fe9c15,
+    (q31_t)0x7f9c2bfb, (q31_t)0xf8f21e8e, (q31_t)0x7f9ac82c, (q31_t)0xf8e5a14d,
+    (q31_t)0x7f9961e8, (q31_t)0xf8d92452, (q31_t)0x7f97f932, (q31_t)0xf8cca79e,
+    (q31_t)0x7f968e07, (q31_t)0xf8c02b31, (q31_t)0x7f952069, (q31_t)0xf8b3af0c,
+    (q31_t)0x7f93b058, (q31_t)0xf8a7332e, (q31_t)0x7f923dd2, (q31_t)0xf89ab799,
+    (q31_t)0x7f90c8da, (q31_t)0xf88e3c4d, (q31_t)0x7f8f516e, (q31_t)0xf881c14b,
+    (q31_t)0x7f8dd78f, (q31_t)0xf8754692, (q31_t)0x7f8c5b3d, (q31_t)0xf868cc24,
+    (q31_t)0x7f8adc77, (q31_t)0xf85c5201, (q31_t)0x7f895b3e, (q31_t)0xf84fd829,
+    (q31_t)0x7f87d792, (q31_t)0xf8435e9d, (q31_t)0x7f865174, (q31_t)0xf836e55d,
+    (q31_t)0x7f84c8e2, (q31_t)0xf82a6c6a, (q31_t)0x7f833ddd, (q31_t)0xf81df3c5,
+    (q31_t)0x7f81b065, (q31_t)0xf8117b6d, (q31_t)0x7f80207b, (q31_t)0xf8050364,
+    (q31_t)0x7f7e8e1e, (q31_t)0xf7f88ba9, (q31_t)0x7f7cf94e, (q31_t)0xf7ec143e,
+    (q31_t)0x7f7b620c, (q31_t)0xf7df9d22, (q31_t)0x7f79c857, (q31_t)0xf7d32657,
+    (q31_t)0x7f782c30, (q31_t)0xf7c6afdc, (q31_t)0x7f768d96, (q31_t)0xf7ba39b3,
+    (q31_t)0x7f74ec8a, (q31_t)0xf7adc3db, (q31_t)0x7f73490b, (q31_t)0xf7a14e55,
+    (q31_t)0x7f71a31b, (q31_t)0xf794d922, (q31_t)0x7f6ffab8, (q31_t)0xf7886442,
+    (q31_t)0x7f6e4fe3, (q31_t)0xf77befb5, (q31_t)0x7f6ca29c, (q31_t)0xf76f7b7d,
+    (q31_t)0x7f6af2e3, (q31_t)0xf7630799, (q31_t)0x7f6940b8, (q31_t)0xf756940a,
+    (q31_t)0x7f678c1c, (q31_t)0xf74a20d0, (q31_t)0x7f65d50d, (q31_t)0xf73daded,
+    (q31_t)0x7f641b8d, (q31_t)0xf7313b60, (q31_t)0x7f625f9b, (q31_t)0xf724c92a,
+    (q31_t)0x7f60a138, (q31_t)0xf718574b, (q31_t)0x7f5ee063, (q31_t)0xf70be5c4,
+    (q31_t)0x7f5d1d1d, (q31_t)0xf6ff7496, (q31_t)0x7f5b5765, (q31_t)0xf6f303c0,
+    (q31_t)0x7f598f3c, (q31_t)0xf6e69344, (q31_t)0x7f57c4a2, (q31_t)0xf6da2321,
+    (q31_t)0x7f55f796, (q31_t)0xf6cdb359, (q31_t)0x7f54281a, (q31_t)0xf6c143ec,
+    (q31_t)0x7f52562c, (q31_t)0xf6b4d4d9, (q31_t)0x7f5081cd, (q31_t)0xf6a86623,
+    (q31_t)0x7f4eaafe, (q31_t)0xf69bf7c9, (q31_t)0x7f4cd1be, (q31_t)0xf68f89cb,
+    (q31_t)0x7f4af60d, (q31_t)0xf6831c2b, (q31_t)0x7f4917eb, (q31_t)0xf676aee8,
+    (q31_t)0x7f473759, (q31_t)0xf66a4203, (q31_t)0x7f455456, (q31_t)0xf65dd57d,
+    (q31_t)0x7f436ee3, (q31_t)0xf6516956, (q31_t)0x7f4186ff, (q31_t)0xf644fd8f,
+    (q31_t)0x7f3f9cab, (q31_t)0xf6389228, (q31_t)0x7f3dafe7, (q31_t)0xf62c2721,
+    (q31_t)0x7f3bc0b3, (q31_t)0xf61fbc7b, (q31_t)0x7f39cf0e, (q31_t)0xf6135237,
+    (q31_t)0x7f37dafa, (q31_t)0xf606e854, (q31_t)0x7f35e476, (q31_t)0xf5fa7ed4,
+    (q31_t)0x7f33eb81, (q31_t)0xf5ee15b7, (q31_t)0x7f31f01d, (q31_t)0xf5e1acfd,
+    (q31_t)0x7f2ff24a, (q31_t)0xf5d544a7, (q31_t)0x7f2df206, (q31_t)0xf5c8dcb6,
+    (q31_t)0x7f2bef53, (q31_t)0xf5bc7529, (q31_t)0x7f29ea31, (q31_t)0xf5b00e02,
+    (q31_t)0x7f27e29f, (q31_t)0xf5a3a740, (q31_t)0x7f25d89e, (q31_t)0xf59740e5,
+    (q31_t)0x7f23cc2e, (q31_t)0xf58adaf0, (q31_t)0x7f21bd4e, (q31_t)0xf57e7563,
+    (q31_t)0x7f1fabff, (q31_t)0xf572103d, (q31_t)0x7f1d9842, (q31_t)0xf565ab80,
+    (q31_t)0x7f1b8215, (q31_t)0xf559472b, (q31_t)0x7f19697a, (q31_t)0xf54ce33f,
+    (q31_t)0x7f174e70, (q31_t)0xf5407fbd, (q31_t)0x7f1530f7, (q31_t)0xf5341ca5,
+    (q31_t)0x7f13110f, (q31_t)0xf527b9f7, (q31_t)0x7f10eeb9, (q31_t)0xf51b57b5,
+    (q31_t)0x7f0ec9f5, (q31_t)0xf50ef5de, (q31_t)0x7f0ca2c2, (q31_t)0xf5029473,
+    (q31_t)0x7f0a7921, (q31_t)0xf4f63374, (q31_t)0x7f084d12, (q31_t)0xf4e9d2e3,
+    (q31_t)0x7f061e95, (q31_t)0xf4dd72be, (q31_t)0x7f03eda9, (q31_t)0xf4d11308,
+    (q31_t)0x7f01ba50, (q31_t)0xf4c4b3c0, (q31_t)0x7eff8489, (q31_t)0xf4b854e7,
+    (q31_t)0x7efd4c54, (q31_t)0xf4abf67e, (q31_t)0x7efb11b1, (q31_t)0xf49f9884,
+    (q31_t)0x7ef8d4a1, (q31_t)0xf4933afa, (q31_t)0x7ef69523, (q31_t)0xf486dde1,
+    (q31_t)0x7ef45338, (q31_t)0xf47a8139, (q31_t)0x7ef20ee0, (q31_t)0xf46e2504,
+    (q31_t)0x7eefc81a, (q31_t)0xf461c940, (q31_t)0x7eed7ee7, (q31_t)0xf4556def,
+    (q31_t)0x7eeb3347, (q31_t)0xf4491311, (q31_t)0x7ee8e53a, (q31_t)0xf43cb8a7,
+    (q31_t)0x7ee694c1, (q31_t)0xf4305eb0, (q31_t)0x7ee441da, (q31_t)0xf424052f,
+    (q31_t)0x7ee1ec87, (q31_t)0xf417ac22, (q31_t)0x7edf94c7, (q31_t)0xf40b538b,
+    (q31_t)0x7edd3a9a, (q31_t)0xf3fefb6a, (q31_t)0x7edade01, (q31_t)0xf3f2a3bf,
+    (q31_t)0x7ed87efc, (q31_t)0xf3e64c8c, (q31_t)0x7ed61d8a, (q31_t)0xf3d9f5cf,
+    (q31_t)0x7ed3b9ad, (q31_t)0xf3cd9f8b, (q31_t)0x7ed15363, (q31_t)0xf3c149bf,
+    (q31_t)0x7eceeaad, (q31_t)0xf3b4f46c, (q31_t)0x7ecc7f8b, (q31_t)0xf3a89f92,
+    (q31_t)0x7eca11fe, (q31_t)0xf39c4b32, (q31_t)0x7ec7a205, (q31_t)0xf38ff74d,
+    (q31_t)0x7ec52fa0, (q31_t)0xf383a3e2, (q31_t)0x7ec2bad0, (q31_t)0xf37750f2,
+    (q31_t)0x7ec04394, (q31_t)0xf36afe7e, (q31_t)0x7ebdc9ed, (q31_t)0xf35eac86,
+    (q31_t)0x7ebb4ddb, (q31_t)0xf3525b0b, (q31_t)0x7eb8cf5d, (q31_t)0xf3460a0d,
+    (q31_t)0x7eb64e75, (q31_t)0xf339b98d, (q31_t)0x7eb3cb21, (q31_t)0xf32d698a,
+    (q31_t)0x7eb14563, (q31_t)0xf3211a07, (q31_t)0x7eaebd3a, (q31_t)0xf314cb02,
+    (q31_t)0x7eac32a6, (q31_t)0xf3087c7d, (q31_t)0x7ea9a5a8, (q31_t)0xf2fc2e77,
+    (q31_t)0x7ea7163f, (q31_t)0xf2efe0f2, (q31_t)0x7ea4846c, (q31_t)0xf2e393ef,
+    (q31_t)0x7ea1f02f, (q31_t)0xf2d7476c, (q31_t)0x7e9f5988, (q31_t)0xf2cafb6b,
+    (q31_t)0x7e9cc076, (q31_t)0xf2beafed, (q31_t)0x7e9a24fb, (q31_t)0xf2b264f2,
+    (q31_t)0x7e978715, (q31_t)0xf2a61a7a, (q31_t)0x7e94e6c6, (q31_t)0xf299d085,
+    (q31_t)0x7e92440d, (q31_t)0xf28d8715, (q31_t)0x7e8f9eeb, (q31_t)0xf2813e2a,
+    (q31_t)0x7e8cf75f, (q31_t)0xf274f5c3, (q31_t)0x7e8a4d6a, (q31_t)0xf268ade3,
+    (q31_t)0x7e87a10c, (q31_t)0xf25c6688, (q31_t)0x7e84f245, (q31_t)0xf2501fb5,
+    (q31_t)0x7e824114, (q31_t)0xf243d968, (q31_t)0x7e7f8d7b, (q31_t)0xf23793a3,
+    (q31_t)0x7e7cd778, (q31_t)0xf22b4e66, (q31_t)0x7e7a1f0d, (q31_t)0xf21f09b1,
+    (q31_t)0x7e77643a, (q31_t)0xf212c585, (q31_t)0x7e74a6fd, (q31_t)0xf20681e3,
+    (q31_t)0x7e71e759, (q31_t)0xf1fa3ecb, (q31_t)0x7e6f254c, (q31_t)0xf1edfc3d,
+    (q31_t)0x7e6c60d7, (q31_t)0xf1e1ba3a, (q31_t)0x7e6999fa, (q31_t)0xf1d578c2,
+    (q31_t)0x7e66d0b4, (q31_t)0xf1c937d6, (q31_t)0x7e640507, (q31_t)0xf1bcf777,
+    (q31_t)0x7e6136f3, (q31_t)0xf1b0b7a4, (q31_t)0x7e5e6676, (q31_t)0xf1a4785e,
+    (q31_t)0x7e5b9392, (q31_t)0xf19839a6, (q31_t)0x7e58be47, (q31_t)0xf18bfb7d,
+    (q31_t)0x7e55e694, (q31_t)0xf17fbde2, (q31_t)0x7e530c7a, (q31_t)0xf17380d6,
+    (q31_t)0x7e502ff9, (q31_t)0xf1674459, (q31_t)0x7e4d5110, (q31_t)0xf15b086d,
+    (q31_t)0x7e4a6fc1, (q31_t)0xf14ecd11, (q31_t)0x7e478c0b, (q31_t)0xf1429247,
+    (q31_t)0x7e44a5ef, (q31_t)0xf136580d, (q31_t)0x7e41bd6c, (q31_t)0xf12a1e66,
+    (q31_t)0x7e3ed282, (q31_t)0xf11de551, (q31_t)0x7e3be532, (q31_t)0xf111accf,
+    (q31_t)0x7e38f57c, (q31_t)0xf10574e0, (q31_t)0x7e360360, (q31_t)0xf0f93d86,
+    (q31_t)0x7e330ede, (q31_t)0xf0ed06bf, (q31_t)0x7e3017f6, (q31_t)0xf0e0d08d,
+    (q31_t)0x7e2d1ea8, (q31_t)0xf0d49af1, (q31_t)0x7e2a22f4, (q31_t)0xf0c865ea,
+    (q31_t)0x7e2724db, (q31_t)0xf0bc317a, (q31_t)0x7e24245d, (q31_t)0xf0affda0,
+    (q31_t)0x7e212179, (q31_t)0xf0a3ca5d, (q31_t)0x7e1e1c30, (q31_t)0xf09797b2,
+    (q31_t)0x7e1b1482, (q31_t)0xf08b659f, (q31_t)0x7e180a6f, (q31_t)0xf07f3424,
+    (q31_t)0x7e14fdf7, (q31_t)0xf0730342, (q31_t)0x7e11ef1b, (q31_t)0xf066d2fa,
+    (q31_t)0x7e0eddd9, (q31_t)0xf05aa34c, (q31_t)0x7e0bca34, (q31_t)0xf04e7438,
+    (q31_t)0x7e08b42a, (q31_t)0xf04245c0, (q31_t)0x7e059bbb, (q31_t)0xf03617e2,
+    (q31_t)0x7e0280e9, (q31_t)0xf029eaa1, (q31_t)0x7dff63b2, (q31_t)0xf01dbdfb,
+    (q31_t)0x7dfc4418, (q31_t)0xf01191f3, (q31_t)0x7df9221a, (q31_t)0xf0056687,
+    (q31_t)0x7df5fdb8, (q31_t)0xeff93bba, (q31_t)0x7df2d6f3, (q31_t)0xefed118a,
+    (q31_t)0x7defadca, (q31_t)0xefe0e7f9, (q31_t)0x7dec823e, (q31_t)0xefd4bf08,
+    (q31_t)0x7de9544f, (q31_t)0xefc896b5, (q31_t)0x7de623fd, (q31_t)0xefbc6f03,
+    (q31_t)0x7de2f148, (q31_t)0xefb047f2, (q31_t)0x7ddfbc30, (q31_t)0xefa42181,
+    (q31_t)0x7ddc84b5, (q31_t)0xef97fbb2, (q31_t)0x7dd94ad8, (q31_t)0xef8bd685,
+    (q31_t)0x7dd60e99, (q31_t)0xef7fb1fa, (q31_t)0x7dd2cff7, (q31_t)0xef738e12,
+    (q31_t)0x7dcf8ef3, (q31_t)0xef676ace, (q31_t)0x7dcc4b8d, (q31_t)0xef5b482d,
+    (q31_t)0x7dc905c5, (q31_t)0xef4f2630, (q31_t)0x7dc5bd9b, (q31_t)0xef4304d8,
+    (q31_t)0x7dc2730f, (q31_t)0xef36e426, (q31_t)0x7dbf2622, (q31_t)0xef2ac419,
+    (q31_t)0x7dbbd6d4, (q31_t)0xef1ea4b2, (q31_t)0x7db88524, (q31_t)0xef1285f2,
+    (q31_t)0x7db53113, (q31_t)0xef0667d9, (q31_t)0x7db1daa2, (q31_t)0xeefa4a67,
+    (q31_t)0x7dae81cf, (q31_t)0xeeee2d9d, (q31_t)0x7dab269b, (q31_t)0xeee2117c,
+    (q31_t)0x7da7c907, (q31_t)0xeed5f604, (q31_t)0x7da46912, (q31_t)0xeec9db35,
+    (q31_t)0x7da106bd, (q31_t)0xeebdc110, (q31_t)0x7d9da208, (q31_t)0xeeb1a796,
+    (q31_t)0x7d9a3af2, (q31_t)0xeea58ec6, (q31_t)0x7d96d17d, (q31_t)0xee9976a1,
+    (q31_t)0x7d9365a8, (q31_t)0xee8d5f29, (q31_t)0x7d8ff772, (q31_t)0xee81485c,
+    (q31_t)0x7d8c86de, (q31_t)0xee75323c, (q31_t)0x7d8913ea, (q31_t)0xee691cc9,
+    (q31_t)0x7d859e96, (q31_t)0xee5d0804, (q31_t)0x7d8226e4, (q31_t)0xee50f3ed,
+    (q31_t)0x7d7eacd2, (q31_t)0xee44e084, (q31_t)0x7d7b3061, (q31_t)0xee38cdcb,
+    (q31_t)0x7d77b192, (q31_t)0xee2cbbc1, (q31_t)0x7d743064, (q31_t)0xee20aa67,
+    (q31_t)0x7d70acd7, (q31_t)0xee1499bd, (q31_t)0x7d6d26ec, (q31_t)0xee0889c4,
+    (q31_t)0x7d699ea3, (q31_t)0xedfc7a7c, (q31_t)0x7d6613fb, (q31_t)0xedf06be6,
+    (q31_t)0x7d6286f6, (q31_t)0xede45e03, (q31_t)0x7d5ef793, (q31_t)0xedd850d2,
+    (q31_t)0x7d5b65d2, (q31_t)0xedcc4454, (q31_t)0x7d57d1b3, (q31_t)0xedc0388a,
+    (q31_t)0x7d543b37, (q31_t)0xedb42d74, (q31_t)0x7d50a25e, (q31_t)0xeda82313,
+    (q31_t)0x7d4d0728, (q31_t)0xed9c1967, (q31_t)0x7d496994, (q31_t)0xed901070,
+    (q31_t)0x7d45c9a4, (q31_t)0xed84082f, (q31_t)0x7d422757, (q31_t)0xed7800a5,
+    (q31_t)0x7d3e82ae, (q31_t)0xed6bf9d1, (q31_t)0x7d3adba7, (q31_t)0xed5ff3b5,
+    (q31_t)0x7d373245, (q31_t)0xed53ee51, (q31_t)0x7d338687, (q31_t)0xed47e9a5,
+    (q31_t)0x7d2fd86c, (q31_t)0xed3be5b1, (q31_t)0x7d2c27f6, (q31_t)0xed2fe277,
+    (q31_t)0x7d287523, (q31_t)0xed23dff7, (q31_t)0x7d24bff6, (q31_t)0xed17de31,
+    (q31_t)0x7d21086c, (q31_t)0xed0bdd25, (q31_t)0x7d1d4e88, (q31_t)0xecffdcd4,
+    (q31_t)0x7d199248, (q31_t)0xecf3dd3f, (q31_t)0x7d15d3ad, (q31_t)0xece7de66,
+    (q31_t)0x7d1212b7, (q31_t)0xecdbe04a, (q31_t)0x7d0e4f67, (q31_t)0xeccfe2ea,
+    (q31_t)0x7d0a89bc, (q31_t)0xecc3e648, (q31_t)0x7d06c1b6, (q31_t)0xecb7ea63,
+    (q31_t)0x7d02f757, (q31_t)0xecabef3d, (q31_t)0x7cff2a9d, (q31_t)0xec9ff4d6,
+    (q31_t)0x7cfb5b89, (q31_t)0xec93fb2e, (q31_t)0x7cf78a1b, (q31_t)0xec880245,
+    (q31_t)0x7cf3b653, (q31_t)0xec7c0a1d, (q31_t)0x7cefe032, (q31_t)0xec7012b5,
+    (q31_t)0x7cec07b8, (q31_t)0xec641c0e, (q31_t)0x7ce82ce4, (q31_t)0xec582629,
+    (q31_t)0x7ce44fb7, (q31_t)0xec4c3106, (q31_t)0x7ce07031, (q31_t)0xec403ca5,
+    (q31_t)0x7cdc8e52, (q31_t)0xec344908, (q31_t)0x7cd8aa1b, (q31_t)0xec28562d,
+    (q31_t)0x7cd4c38b, (q31_t)0xec1c6417, (q31_t)0x7cd0daa2, (q31_t)0xec1072c4,
+    (q31_t)0x7cccef62, (q31_t)0xec048237, (q31_t)0x7cc901c9, (q31_t)0xebf8926f,
+    (q31_t)0x7cc511d9, (q31_t)0xebeca36c, (q31_t)0x7cc11f90, (q31_t)0xebe0b52f,
+    (q31_t)0x7cbd2af0, (q31_t)0xebd4c7ba, (q31_t)0x7cb933f9, (q31_t)0xebc8db0b,
+    (q31_t)0x7cb53aaa, (q31_t)0xebbcef23, (q31_t)0x7cb13f04, (q31_t)0xebb10404,
+    (q31_t)0x7cad4107, (q31_t)0xeba519ad, (q31_t)0x7ca940b3, (q31_t)0xeb99301f,
+    (q31_t)0x7ca53e09, (q31_t)0xeb8d475b, (q31_t)0x7ca13908, (q31_t)0xeb815f60,
+    (q31_t)0x7c9d31b0, (q31_t)0xeb75782f, (q31_t)0x7c992803, (q31_t)0xeb6991ca,
+    (q31_t)0x7c951bff, (q31_t)0xeb5dac2f, (q31_t)0x7c910da5, (q31_t)0xeb51c760,
+    (q31_t)0x7c8cfcf6, (q31_t)0xeb45e35d, (q31_t)0x7c88e9f1, (q31_t)0xeb3a0027,
+    (q31_t)0x7c84d496, (q31_t)0xeb2e1dbe, (q31_t)0x7c80bce7, (q31_t)0xeb223c22,
+    (q31_t)0x7c7ca2e2, (q31_t)0xeb165b54, (q31_t)0x7c788688, (q31_t)0xeb0a7b54,
+    (q31_t)0x7c7467d9, (q31_t)0xeafe9c24, (q31_t)0x7c7046d6, (q31_t)0xeaf2bdc3,
+    (q31_t)0x7c6c237e, (q31_t)0xeae6e031, (q31_t)0x7c67fdd1, (q31_t)0xeadb0370,
+    (q31_t)0x7c63d5d1, (q31_t)0xeacf277f, (q31_t)0x7c5fab7c, (q31_t)0xeac34c60,
+    (q31_t)0x7c5b7ed4, (q31_t)0xeab77212, (q31_t)0x7c574fd8, (q31_t)0xeaab9896,
+    (q31_t)0x7c531e88, (q31_t)0xea9fbfed, (q31_t)0x7c4eeae5, (q31_t)0xea93e817,
+    (q31_t)0x7c4ab4ef, (q31_t)0xea881114, (q31_t)0x7c467ca6, (q31_t)0xea7c3ae5,
+    (q31_t)0x7c42420a, (q31_t)0xea70658a, (q31_t)0x7c3e051b, (q31_t)0xea649105,
+    (q31_t)0x7c39c5da, (q31_t)0xea58bd54, (q31_t)0x7c358446, (q31_t)0xea4cea79,
+    (q31_t)0x7c314060, (q31_t)0xea411874, (q31_t)0x7c2cfa28, (q31_t)0xea354746,
+    (q31_t)0x7c28b19e, (q31_t)0xea2976ef, (q31_t)0x7c2466c2, (q31_t)0xea1da770,
+    (q31_t)0x7c201994, (q31_t)0xea11d8c8, (q31_t)0x7c1bca16, (q31_t)0xea060af9,
+    (q31_t)0x7c177845, (q31_t)0xe9fa3e03, (q31_t)0x7c132424, (q31_t)0xe9ee71e6,
+    (q31_t)0x7c0ecdb2, (q31_t)0xe9e2a6a3, (q31_t)0x7c0a74f0, (q31_t)0xe9d6dc3b,
+    (q31_t)0x7c0619dc, (q31_t)0xe9cb12ad, (q31_t)0x7c01bc78, (q31_t)0xe9bf49fa,
+    (q31_t)0x7bfd5cc4, (q31_t)0xe9b38223, (q31_t)0x7bf8fac0, (q31_t)0xe9a7bb28,
+    (q31_t)0x7bf4966c, (q31_t)0xe99bf509, (q31_t)0x7bf02fc9, (q31_t)0xe9902fc7,
+    (q31_t)0x7bebc6d5, (q31_t)0xe9846b63, (q31_t)0x7be75b93, (q31_t)0xe978a7dd,
+    (q31_t)0x7be2ee01, (q31_t)0xe96ce535, (q31_t)0x7bde7e20, (q31_t)0xe961236c,
+    (q31_t)0x7bda0bf0, (q31_t)0xe9556282, (q31_t)0x7bd59771, (q31_t)0xe949a278,
+    (q31_t)0x7bd120a4, (q31_t)0xe93de34e, (q31_t)0x7bcca789, (q31_t)0xe9322505,
+    (q31_t)0x7bc82c1f, (q31_t)0xe926679c, (q31_t)0x7bc3ae67, (q31_t)0xe91aab16,
+    (q31_t)0x7bbf2e62, (q31_t)0xe90eef71, (q31_t)0x7bbaac0e, (q31_t)0xe90334af,
+    (q31_t)0x7bb6276e, (q31_t)0xe8f77acf, (q31_t)0x7bb1a080, (q31_t)0xe8ebc1d3,
+    (q31_t)0x7bad1744, (q31_t)0xe8e009ba, (q31_t)0x7ba88bbc, (q31_t)0xe8d45286,
+    (q31_t)0x7ba3fde7, (q31_t)0xe8c89c37, (q31_t)0x7b9f6dc5, (q31_t)0xe8bce6cd,
+    (q31_t)0x7b9adb57, (q31_t)0xe8b13248, (q31_t)0x7b96469d, (q31_t)0xe8a57ea9,
+    (q31_t)0x7b91af97, (q31_t)0xe899cbf1, (q31_t)0x7b8d1644, (q31_t)0xe88e1a20,
+    (q31_t)0x7b887aa6, (q31_t)0xe8826936, (q31_t)0x7b83dcbc, (q31_t)0xe876b934,
+    (q31_t)0x7b7f3c87, (q31_t)0xe86b0a1a, (q31_t)0x7b7a9a07, (q31_t)0xe85f5be9,
+    (q31_t)0x7b75f53c, (q31_t)0xe853aea1, (q31_t)0x7b714e25, (q31_t)0xe8480243,
+    (q31_t)0x7b6ca4c4, (q31_t)0xe83c56cf, (q31_t)0x7b67f919, (q31_t)0xe830ac45,
+    (q31_t)0x7b634b23, (q31_t)0xe82502a7, (q31_t)0x7b5e9ae4, (q31_t)0xe81959f4,
+    (q31_t)0x7b59e85a, (q31_t)0xe80db22d, (q31_t)0x7b553386, (q31_t)0xe8020b52,
+    (q31_t)0x7b507c69, (q31_t)0xe7f66564, (q31_t)0x7b4bc303, (q31_t)0xe7eac063,
+    (q31_t)0x7b470753, (q31_t)0xe7df1c50, (q31_t)0x7b42495a, (q31_t)0xe7d3792b,
+    (q31_t)0x7b3d8918, (q31_t)0xe7c7d6f4, (q31_t)0x7b38c68e, (q31_t)0xe7bc35ad,
+    (q31_t)0x7b3401bb, (q31_t)0xe7b09555, (q31_t)0x7b2f3aa0, (q31_t)0xe7a4f5ed,
+    (q31_t)0x7b2a713d, (q31_t)0xe7995776, (q31_t)0x7b25a591, (q31_t)0xe78db9ef,
+    (q31_t)0x7b20d79e, (q31_t)0xe7821d59, (q31_t)0x7b1c0764, (q31_t)0xe77681b6,
+    (q31_t)0x7b1734e2, (q31_t)0xe76ae704, (q31_t)0x7b126019, (q31_t)0xe75f4d45,
+    (q31_t)0x7b0d8909, (q31_t)0xe753b479, (q31_t)0x7b08afb2, (q31_t)0xe7481ca1,
+    (q31_t)0x7b03d414, (q31_t)0xe73c85bc, (q31_t)0x7afef630, (q31_t)0xe730efcc,
+    (q31_t)0x7afa1605, (q31_t)0xe7255ad1, (q31_t)0x7af53395, (q31_t)0xe719c6cb,
+    (q31_t)0x7af04edf, (q31_t)0xe70e33bb, (q31_t)0x7aeb67e3, (q31_t)0xe702a1a1,
+    (q31_t)0x7ae67ea1, (q31_t)0xe6f7107e, (q31_t)0x7ae1931a, (q31_t)0xe6eb8052,
+    (q31_t)0x7adca54e, (q31_t)0xe6dff11d, (q31_t)0x7ad7b53d, (q31_t)0xe6d462e1,
+    (q31_t)0x7ad2c2e8, (q31_t)0xe6c8d59c, (q31_t)0x7acdce4d, (q31_t)0xe6bd4951,
+    (q31_t)0x7ac8d76f, (q31_t)0xe6b1bdff, (q31_t)0x7ac3de4c, (q31_t)0xe6a633a6,
+    (q31_t)0x7abee2e5, (q31_t)0xe69aaa48, (q31_t)0x7ab9e53a, (q31_t)0xe68f21e5,
+    (q31_t)0x7ab4e54c, (q31_t)0xe6839a7c, (q31_t)0x7aafe31b, (q31_t)0xe6781410,
+    (q31_t)0x7aaadea6, (q31_t)0xe66c8e9f, (q31_t)0x7aa5d7ee, (q31_t)0xe6610a2a,
+    (q31_t)0x7aa0cef3, (q31_t)0xe65586b3, (q31_t)0x7a9bc3b6, (q31_t)0xe64a0438,
+    (q31_t)0x7a96b636, (q31_t)0xe63e82bc, (q31_t)0x7a91a674, (q31_t)0xe633023e,
+    (q31_t)0x7a8c9470, (q31_t)0xe62782be, (q31_t)0x7a87802a, (q31_t)0xe61c043d,
+    (q31_t)0x7a8269a3, (q31_t)0xe61086bc, (q31_t)0x7a7d50da, (q31_t)0xe6050a3b,
+    (q31_t)0x7a7835cf, (q31_t)0xe5f98ebb, (q31_t)0x7a731884, (q31_t)0xe5ee143b,
+    (q31_t)0x7a6df8f8, (q31_t)0xe5e29abc, (q31_t)0x7a68d72b, (q31_t)0xe5d72240,
+    (q31_t)0x7a63b31d, (q31_t)0xe5cbaac5, (q31_t)0x7a5e8cd0, (q31_t)0xe5c0344d,
+    (q31_t)0x7a596442, (q31_t)0xe5b4bed8, (q31_t)0x7a543974, (q31_t)0xe5a94a67,
+    (q31_t)0x7a4f0c67, (q31_t)0xe59dd6f9, (q31_t)0x7a49dd1a, (q31_t)0xe5926490,
+    (q31_t)0x7a44ab8e, (q31_t)0xe586f32c, (q31_t)0x7a3f77c3, (q31_t)0xe57b82cd,
+    (q31_t)0x7a3a41b9, (q31_t)0xe5701374, (q31_t)0x7a350970, (q31_t)0xe564a521,
+    (q31_t)0x7a2fcee8, (q31_t)0xe55937d5, (q31_t)0x7a2a9223, (q31_t)0xe54dcb8f,
+    (q31_t)0x7a25531f, (q31_t)0xe5426051, (q31_t)0x7a2011de, (q31_t)0xe536f61b,
+    (q31_t)0x7a1ace5f, (q31_t)0xe52b8cee, (q31_t)0x7a1588a2, (q31_t)0xe52024c9,
+    (q31_t)0x7a1040a8, (q31_t)0xe514bdad, (q31_t)0x7a0af671, (q31_t)0xe509579b,
+    (q31_t)0x7a05a9fd, (q31_t)0xe4fdf294, (q31_t)0x7a005b4d, (q31_t)0xe4f28e96,
+    (q31_t)0x79fb0a60, (q31_t)0xe4e72ba4, (q31_t)0x79f5b737, (q31_t)0xe4dbc9bd,
+    (q31_t)0x79f061d2, (q31_t)0xe4d068e2, (q31_t)0x79eb0a31, (q31_t)0xe4c50914,
+    (q31_t)0x79e5b054, (q31_t)0xe4b9aa52, (q31_t)0x79e0543c, (q31_t)0xe4ae4c9d,
+    (q31_t)0x79daf5e8, (q31_t)0xe4a2eff6, (q31_t)0x79d5955a, (q31_t)0xe497945d,
+    (q31_t)0x79d03291, (q31_t)0xe48c39d3, (q31_t)0x79cacd8d, (q31_t)0xe480e057,
+    (q31_t)0x79c5664f, (q31_t)0xe47587eb, (q31_t)0x79bffcd7, (q31_t)0xe46a308f,
+    (q31_t)0x79ba9125, (q31_t)0xe45eda43, (q31_t)0x79b52339, (q31_t)0xe4538507,
+    (q31_t)0x79afb313, (q31_t)0xe44830dd, (q31_t)0x79aa40b4, (q31_t)0xe43cddc4,
+    (q31_t)0x79a4cc1c, (q31_t)0xe4318bbe, (q31_t)0x799f554b, (q31_t)0xe4263ac9,
+    (q31_t)0x7999dc42, (q31_t)0xe41aeae8, (q31_t)0x799460ff, (q31_t)0xe40f9c1a,
+    (q31_t)0x798ee385, (q31_t)0xe4044e60, (q31_t)0x798963d2, (q31_t)0xe3f901ba,
+    (q31_t)0x7983e1e8, (q31_t)0xe3edb628, (q31_t)0x797e5dc6, (q31_t)0xe3e26bac,
+    (q31_t)0x7978d76c, (q31_t)0xe3d72245, (q31_t)0x79734edc, (q31_t)0xe3cbd9f4,
+    (q31_t)0x796dc414, (q31_t)0xe3c092b9, (q31_t)0x79683715, (q31_t)0xe3b54c95,
+    (q31_t)0x7962a7e0, (q31_t)0xe3aa0788, (q31_t)0x795d1675, (q31_t)0xe39ec393,
+    (q31_t)0x795782d3, (q31_t)0xe39380b6, (q31_t)0x7951ecfc, (q31_t)0xe3883ef2,
+    (q31_t)0x794c54ee, (q31_t)0xe37cfe47, (q31_t)0x7946baac, (q31_t)0xe371beb5,
+    (q31_t)0x79411e33, (q31_t)0xe366803c, (q31_t)0x793b7f86, (q31_t)0xe35b42df,
+    (q31_t)0x7935dea4, (q31_t)0xe350069b, (q31_t)0x79303b8e, (q31_t)0xe344cb73,
+    (q31_t)0x792a9642, (q31_t)0xe3399167, (q31_t)0x7924eec3, (q31_t)0xe32e5876,
+    (q31_t)0x791f4510, (q31_t)0xe32320a2, (q31_t)0x79199929, (q31_t)0xe317e9eb,
+    (q31_t)0x7913eb0e, (q31_t)0xe30cb451, (q31_t)0x790e3ac0, (q31_t)0xe3017fd5,
+    (q31_t)0x7908883f, (q31_t)0xe2f64c77, (q31_t)0x7902d38b, (q31_t)0xe2eb1a37,
+    (q31_t)0x78fd1ca4, (q31_t)0xe2dfe917, (q31_t)0x78f7638b, (q31_t)0xe2d4b916,
+    (q31_t)0x78f1a840, (q31_t)0xe2c98a35, (q31_t)0x78ebeac2, (q31_t)0xe2be5c74,
+    (q31_t)0x78e62b13, (q31_t)0xe2b32fd4, (q31_t)0x78e06932, (q31_t)0xe2a80456,
+    (q31_t)0x78daa520, (q31_t)0xe29cd9f8, (q31_t)0x78d4dedd, (q31_t)0xe291b0bd,
+    (q31_t)0x78cf1669, (q31_t)0xe28688a4, (q31_t)0x78c94bc4, (q31_t)0xe27b61af,
+    (q31_t)0x78c37eef, (q31_t)0xe2703bdc, (q31_t)0x78bdafea, (q31_t)0xe265172e,
+    (q31_t)0x78b7deb4, (q31_t)0xe259f3a3, (q31_t)0x78b20b4f, (q31_t)0xe24ed13d,
+    (q31_t)0x78ac35ba, (q31_t)0xe243affc, (q31_t)0x78a65df6, (q31_t)0xe2388fe1,
+    (q31_t)0x78a08402, (q31_t)0xe22d70eb, (q31_t)0x789aa7e0, (q31_t)0xe222531c,
+    (q31_t)0x7894c98f, (q31_t)0xe2173674, (q31_t)0x788ee910, (q31_t)0xe20c1af3,
+    (q31_t)0x78890663, (q31_t)0xe2010099, (q31_t)0x78832187, (q31_t)0xe1f5e768,
+    (q31_t)0x787d3a7e, (q31_t)0xe1eacf5f, (q31_t)0x78775147, (q31_t)0xe1dfb87f,
+    (q31_t)0x787165e3, (q31_t)0xe1d4a2c8, (q31_t)0x786b7852, (q31_t)0xe1c98e3b,
+    (q31_t)0x78658894, (q31_t)0xe1be7ad8, (q31_t)0x785f96a9, (q31_t)0xe1b368a0,
+    (q31_t)0x7859a292, (q31_t)0xe1a85793, (q31_t)0x7853ac4f, (q31_t)0xe19d47b1,
+    (q31_t)0x784db3e0, (q31_t)0xe19238fb, (q31_t)0x7847b946, (q31_t)0xe1872b72,
+    (q31_t)0x7841bc7f, (q31_t)0xe17c1f15, (q31_t)0x783bbd8e, (q31_t)0xe17113e5,
+    (q31_t)0x7835bc71, (q31_t)0xe16609e3, (q31_t)0x782fb92a, (q31_t)0xe15b0110,
+    (q31_t)0x7829b3b9, (q31_t)0xe14ff96a, (q31_t)0x7823ac1d, (q31_t)0xe144f2f3,
+    (q31_t)0x781da256, (q31_t)0xe139edac, (q31_t)0x78179666, (q31_t)0xe12ee995,
+    (q31_t)0x7811884d, (q31_t)0xe123e6ad, (q31_t)0x780b780a, (q31_t)0xe118e4f6,
+    (q31_t)0x7805659e, (q31_t)0xe10de470, (q31_t)0x77ff5109, (q31_t)0xe102e51c,
+    (q31_t)0x77f93a4b, (q31_t)0xe0f7e6f9, (q31_t)0x77f32165, (q31_t)0xe0ecea09,
+    (q31_t)0x77ed0657, (q31_t)0xe0e1ee4b, (q31_t)0x77e6e921, (q31_t)0xe0d6f3c1,
+    (q31_t)0x77e0c9c3, (q31_t)0xe0cbfa6a, (q31_t)0x77daa83d, (q31_t)0xe0c10247,
+    (q31_t)0x77d48490, (q31_t)0xe0b60b58, (q31_t)0x77ce5ebd, (q31_t)0xe0ab159e,
+    (q31_t)0x77c836c2, (q31_t)0xe0a0211a, (q31_t)0x77c20ca1, (q31_t)0xe0952dcb,
+    (q31_t)0x77bbe05a, (q31_t)0xe08a3bb2, (q31_t)0x77b5b1ec, (q31_t)0xe07f4acf,
+    (q31_t)0x77af8159, (q31_t)0xe0745b24, (q31_t)0x77a94ea0, (q31_t)0xe0696cb0,
+    (q31_t)0x77a319c2, (q31_t)0xe05e7f74, (q31_t)0x779ce2be, (q31_t)0xe053936f,
+    (q31_t)0x7796a996, (q31_t)0xe048a8a4, (q31_t)0x77906e49, (q31_t)0xe03dbf11,
+    (q31_t)0x778a30d8, (q31_t)0xe032d6b8, (q31_t)0x7783f143, (q31_t)0xe027ef99,
+    (q31_t)0x777daf89, (q31_t)0xe01d09b4, (q31_t)0x77776bac, (q31_t)0xe012250a,
+    (q31_t)0x777125ac, (q31_t)0xe007419b, (q31_t)0x776add88, (q31_t)0xdffc5f67,
+    (q31_t)0x77649341, (q31_t)0xdff17e70, (q31_t)0x775e46d8, (q31_t)0xdfe69eb4,
+    (q31_t)0x7757f84c, (q31_t)0xdfdbc036, (q31_t)0x7751a79e, (q31_t)0xdfd0e2f5,
+    (q31_t)0x774b54ce, (q31_t)0xdfc606f1, (q31_t)0x7744ffdd, (q31_t)0xdfbb2c2c,
+    (q31_t)0x773ea8ca, (q31_t)0xdfb052a5, (q31_t)0x77384f95, (q31_t)0xdfa57a5d,
+    (q31_t)0x7731f440, (q31_t)0xdf9aa354, (q31_t)0x772b96ca, (q31_t)0xdf8fcd8b,
+    (q31_t)0x77253733, (q31_t)0xdf84f902, (q31_t)0x771ed57c, (q31_t)0xdf7a25ba,
+    (q31_t)0x771871a5, (q31_t)0xdf6f53b3, (q31_t)0x77120bae, (q31_t)0xdf6482ed,
+    (q31_t)0x770ba398, (q31_t)0xdf59b369, (q31_t)0x77053962, (q31_t)0xdf4ee527,
+    (q31_t)0x76fecd0e, (q31_t)0xdf441828, (q31_t)0x76f85e9a, (q31_t)0xdf394c6b,
+    (q31_t)0x76f1ee09, (q31_t)0xdf2e81f3, (q31_t)0x76eb7b58, (q31_t)0xdf23b8be,
+    (q31_t)0x76e5068a, (q31_t)0xdf18f0ce, (q31_t)0x76de8f9e, (q31_t)0xdf0e2a22,
+    (q31_t)0x76d81695, (q31_t)0xdf0364bc, (q31_t)0x76d19b6e, (q31_t)0xdef8a09b,
+    (q31_t)0x76cb1e2a, (q31_t)0xdeedddc0, (q31_t)0x76c49ec9, (q31_t)0xdee31c2b,
+    (q31_t)0x76be1d4c, (q31_t)0xded85bdd, (q31_t)0x76b799b3, (q31_t)0xdecd9cd7,
+    (q31_t)0x76b113fd, (q31_t)0xdec2df18, (q31_t)0x76aa8c2c, (q31_t)0xdeb822a1,
+    (q31_t)0x76a4023f, (q31_t)0xdead6773, (q31_t)0x769d7637, (q31_t)0xdea2ad8d,
+    (q31_t)0x7696e814, (q31_t)0xde97f4f1, (q31_t)0x769057d6, (q31_t)0xde8d3d9e,
+    (q31_t)0x7689c57d, (q31_t)0xde828796, (q31_t)0x7683310b, (q31_t)0xde77d2d8,
+    (q31_t)0x767c9a7e, (q31_t)0xde6d1f65, (q31_t)0x767601d7, (q31_t)0xde626d3e,
+    (q31_t)0x766f6717, (q31_t)0xde57bc62, (q31_t)0x7668ca3e, (q31_t)0xde4d0cd2,
+    (q31_t)0x76622b4c, (q31_t)0xde425e8f, (q31_t)0x765b8a41, (q31_t)0xde37b199,
+    (q31_t)0x7654e71d, (q31_t)0xde2d05f1, (q31_t)0x764e41e2, (q31_t)0xde225b96,
+    (q31_t)0x76479a8e, (q31_t)0xde17b28a, (q31_t)0x7640f123, (q31_t)0xde0d0acc,
+    (q31_t)0x763a45a0, (q31_t)0xde02645d, (q31_t)0x76339806, (q31_t)0xddf7bf3e,
+    (q31_t)0x762ce855, (q31_t)0xdded1b6e, (q31_t)0x7626368d, (q31_t)0xdde278ef,
+    (q31_t)0x761f82af, (q31_t)0xddd7d7c1, (q31_t)0x7618ccba, (q31_t)0xddcd37e4,
+    (q31_t)0x761214b0, (q31_t)0xddc29958, (q31_t)0x760b5a90, (q31_t)0xddb7fc1e,
+    (q31_t)0x76049e5b, (q31_t)0xddad6036, (q31_t)0x75fde011, (q31_t)0xdda2c5a2,
+    (q31_t)0x75f71fb1, (q31_t)0xdd982c60, (q31_t)0x75f05d3d, (q31_t)0xdd8d9472,
+    (q31_t)0x75e998b5, (q31_t)0xdd82fdd8, (q31_t)0x75e2d219, (q31_t)0xdd786892,
+    (q31_t)0x75dc0968, (q31_t)0xdd6dd4a2, (q31_t)0x75d53ea5, (q31_t)0xdd634206,
+    (q31_t)0x75ce71ce, (q31_t)0xdd58b0c0, (q31_t)0x75c7a2e3, (q31_t)0xdd4e20d0,
+    (q31_t)0x75c0d1e7, (q31_t)0xdd439236, (q31_t)0x75b9fed7, (q31_t)0xdd3904f4,
+    (q31_t)0x75b329b5, (q31_t)0xdd2e7908, (q31_t)0x75ac5282, (q31_t)0xdd23ee74,
+    (q31_t)0x75a5793c, (q31_t)0xdd196538, (q31_t)0x759e9de5, (q31_t)0xdd0edd55,
+    (q31_t)0x7597c07d, (q31_t)0xdd0456ca, (q31_t)0x7590e104, (q31_t)0xdcf9d199,
+    (q31_t)0x7589ff7a, (q31_t)0xdcef4dc2, (q31_t)0x75831be0, (q31_t)0xdce4cb44,
+    (q31_t)0x757c3636, (q31_t)0xdcda4a21, (q31_t)0x75754e7c, (q31_t)0xdccfca59,
+    (q31_t)0x756e64b2, (q31_t)0xdcc54bec, (q31_t)0x756778d9, (q31_t)0xdcbacedb,
+    (q31_t)0x75608af1, (q31_t)0xdcb05326, (q31_t)0x75599afa, (q31_t)0xdca5d8cd,
+    (q31_t)0x7552a8f4, (q31_t)0xdc9b5fd2, (q31_t)0x754bb4e1, (q31_t)0xdc90e834,
+    (q31_t)0x7544bebf, (q31_t)0xdc8671f3, (q31_t)0x753dc68f, (q31_t)0xdc7bfd11,
+    (q31_t)0x7536cc52, (q31_t)0xdc71898d, (q31_t)0x752fd008, (q31_t)0xdc671768,
+    (q31_t)0x7528d1b1, (q31_t)0xdc5ca6a2, (q31_t)0x7521d14d, (q31_t)0xdc52373c,
+    (q31_t)0x751acedd, (q31_t)0xdc47c936, (q31_t)0x7513ca60, (q31_t)0xdc3d5c91,
+    (q31_t)0x750cc3d8, (q31_t)0xdc32f14d, (q31_t)0x7505bb44, (q31_t)0xdc28876a,
+    (q31_t)0x74feb0a5, (q31_t)0xdc1e1ee9, (q31_t)0x74f7a3fb, (q31_t)0xdc13b7c9,
+    (q31_t)0x74f09546, (q31_t)0xdc09520d, (q31_t)0x74e98487, (q31_t)0xdbfeedb3,
+    (q31_t)0x74e271bd, (q31_t)0xdbf48abd, (q31_t)0x74db5cea, (q31_t)0xdbea292b,
+    (q31_t)0x74d4460c, (q31_t)0xdbdfc8fc, (q31_t)0x74cd2d26, (q31_t)0xdbd56a32,
+    (q31_t)0x74c61236, (q31_t)0xdbcb0cce, (q31_t)0x74bef53d, (q31_t)0xdbc0b0ce,
+    (q31_t)0x74b7d63c, (q31_t)0xdbb65634, (q31_t)0x74b0b533, (q31_t)0xdbabfd01,
+    (q31_t)0x74a99221, (q31_t)0xdba1a534, (q31_t)0x74a26d08, (q31_t)0xdb974ece,
+    (q31_t)0x749b45e7, (q31_t)0xdb8cf9cf, (q31_t)0x74941cbf, (q31_t)0xdb82a638,
+    (q31_t)0x748cf190, (q31_t)0xdb785409, (q31_t)0x7485c45b, (q31_t)0xdb6e0342,
+    (q31_t)0x747e951f, (q31_t)0xdb63b3e5, (q31_t)0x747763dd, (q31_t)0xdb5965f1,
+    (q31_t)0x74703095, (q31_t)0xdb4f1967, (q31_t)0x7468fb47, (q31_t)0xdb44ce46,
+    (q31_t)0x7461c3f5, (q31_t)0xdb3a8491, (q31_t)0x745a8a9d, (q31_t)0xdb303c46,
+    (q31_t)0x74534f41, (q31_t)0xdb25f566, (q31_t)0x744c11e0, (q31_t)0xdb1baff2,
+    (q31_t)0x7444d27b, (q31_t)0xdb116beb, (q31_t)0x743d9112, (q31_t)0xdb072950,
+    (q31_t)0x74364da6, (q31_t)0xdafce821, (q31_t)0x742f0836, (q31_t)0xdaf2a860,
+    (q31_t)0x7427c0c3, (q31_t)0xdae86a0d, (q31_t)0x7420774d, (q31_t)0xdade2d28,
+    (q31_t)0x74192bd5, (q31_t)0xdad3f1b1, (q31_t)0x7411de5b, (q31_t)0xdac9b7a9,
+    (q31_t)0x740a8edf, (q31_t)0xdabf7f11, (q31_t)0x74033d61, (q31_t)0xdab547e8,
+    (q31_t)0x73fbe9e2, (q31_t)0xdaab122f, (q31_t)0x73f49462, (q31_t)0xdaa0dde7,
+    (q31_t)0x73ed3ce1, (q31_t)0xda96ab0f, (q31_t)0x73e5e360, (q31_t)0xda8c79a9,
+    (q31_t)0x73de87de, (q31_t)0xda8249b4, (q31_t)0x73d72a5d, (q31_t)0xda781b31,
+    (q31_t)0x73cfcadc, (q31_t)0xda6dee21, (q31_t)0x73c8695b, (q31_t)0xda63c284,
+    (q31_t)0x73c105db, (q31_t)0xda599859, (q31_t)0x73b9a05d, (q31_t)0xda4f6fa3,
+    (q31_t)0x73b238e0, (q31_t)0xda454860, (q31_t)0x73aacf65, (q31_t)0xda3b2292,
+    (q31_t)0x73a363ec, (q31_t)0xda30fe38, (q31_t)0x739bf675, (q31_t)0xda26db54,
+    (q31_t)0x73948701, (q31_t)0xda1cb9e5, (q31_t)0x738d1590, (q31_t)0xda1299ec,
+    (q31_t)0x7385a222, (q31_t)0xda087b69, (q31_t)0x737e2cb7, (q31_t)0xd9fe5e5e,
+    (q31_t)0x7376b551, (q31_t)0xd9f442c9, (q31_t)0x736f3bee, (q31_t)0xd9ea28ac,
+    (q31_t)0x7367c090, (q31_t)0xd9e01006, (q31_t)0x73604336, (q31_t)0xd9d5f8d9,
+    (q31_t)0x7358c3e2, (q31_t)0xd9cbe325, (q31_t)0x73514292, (q31_t)0xd9c1cee9,
+    (q31_t)0x7349bf48, (q31_t)0xd9b7bc27, (q31_t)0x73423a04, (q31_t)0xd9adaadf,
+    (q31_t)0x733ab2c6, (q31_t)0xd9a39b11, (q31_t)0x7333298f, (q31_t)0xd9998cbe,
+    (q31_t)0x732b9e5e, (q31_t)0xd98f7fe6, (q31_t)0x73241134, (q31_t)0xd9857489,
+    (q31_t)0x731c8211, (q31_t)0xd97b6aa8, (q31_t)0x7314f0f6, (q31_t)0xd9716243,
+    (q31_t)0x730d5de3, (q31_t)0xd9675b5a, (q31_t)0x7305c8d7, (q31_t)0xd95d55ef,
+    (q31_t)0x72fe31d5, (q31_t)0xd9535201, (q31_t)0x72f698db, (q31_t)0xd9494f90,
+    (q31_t)0x72eefdea, (q31_t)0xd93f4e9e, (q31_t)0x72e76102, (q31_t)0xd9354f2a,
+    (q31_t)0x72dfc224, (q31_t)0xd92b5135, (q31_t)0x72d82150, (q31_t)0xd92154bf,
+    (q31_t)0x72d07e85, (q31_t)0xd91759c9, (q31_t)0x72c8d9c6, (q31_t)0xd90d6053,
+    (q31_t)0x72c13311, (q31_t)0xd903685d, (q31_t)0x72b98a67, (q31_t)0xd8f971e8,
+    (q31_t)0x72b1dfc9, (q31_t)0xd8ef7cf4, (q31_t)0x72aa3336, (q31_t)0xd8e58982,
+    (q31_t)0x72a284b0, (q31_t)0xd8db9792, (q31_t)0x729ad435, (q31_t)0xd8d1a724,
+    (q31_t)0x729321c7, (q31_t)0xd8c7b838, (q31_t)0x728b6d66, (q31_t)0xd8bdcad0,
+    (q31_t)0x7283b712, (q31_t)0xd8b3deeb, (q31_t)0x727bfecc, (q31_t)0xd8a9f48a,
+    (q31_t)0x72744493, (q31_t)0xd8a00bae, (q31_t)0x726c8868, (q31_t)0xd8962456,
+    (q31_t)0x7264ca4c, (q31_t)0xd88c3e83, (q31_t)0x725d0a3e, (q31_t)0xd8825a35,
+    (q31_t)0x72554840, (q31_t)0xd878776d, (q31_t)0x724d8450, (q31_t)0xd86e962b,
+    (q31_t)0x7245be70, (q31_t)0xd864b670, (q31_t)0x723df6a0, (q31_t)0xd85ad83c,
+    (q31_t)0x72362ce0, (q31_t)0xd850fb8e, (q31_t)0x722e6130, (q31_t)0xd8472069,
+    (q31_t)0x72269391, (q31_t)0xd83d46cc, (q31_t)0x721ec403, (q31_t)0xd8336eb7,
+    (q31_t)0x7216f287, (q31_t)0xd829982b, (q31_t)0x720f1f1c, (q31_t)0xd81fc328,
+    (q31_t)0x720749c3, (q31_t)0xd815efae, (q31_t)0x71ff727c, (q31_t)0xd80c1dbf,
+    (q31_t)0x71f79948, (q31_t)0xd8024d59, (q31_t)0x71efbe27, (q31_t)0xd7f87e7f,
+    (q31_t)0x71e7e118, (q31_t)0xd7eeb130, (q31_t)0x71e0021e, (q31_t)0xd7e4e56c,
+    (q31_t)0x71d82137, (q31_t)0xd7db1b34, (q31_t)0x71d03e64, (q31_t)0xd7d15288,
+    (q31_t)0x71c859a5, (q31_t)0xd7c78b68, (q31_t)0x71c072fb, (q31_t)0xd7bdc5d6,
+    (q31_t)0x71b88a66, (q31_t)0xd7b401d1, (q31_t)0x71b09fe7, (q31_t)0xd7aa3f5a,
+    (q31_t)0x71a8b37c, (q31_t)0xd7a07e70, (q31_t)0x71a0c528, (q31_t)0xd796bf16,
+    (q31_t)0x7198d4ea, (q31_t)0xd78d014a, (q31_t)0x7190e2c3, (q31_t)0xd783450d,
+    (q31_t)0x7188eeb2, (q31_t)0xd7798a60, (q31_t)0x7180f8b8, (q31_t)0xd76fd143,
+    (q31_t)0x717900d6, (q31_t)0xd76619b6, (q31_t)0x7171070c, (q31_t)0xd75c63ba,
+    (q31_t)0x71690b59, (q31_t)0xd752af4f, (q31_t)0x71610dbf, (q31_t)0xd748fc75,
+    (q31_t)0x71590e3e, (q31_t)0xd73f4b2e, (q31_t)0x71510cd5, (q31_t)0xd7359b78,
+    (q31_t)0x71490986, (q31_t)0xd72bed55, (q31_t)0x71410450, (q31_t)0xd72240c5,
+    (q31_t)0x7138fd35, (q31_t)0xd71895c9, (q31_t)0x7130f433, (q31_t)0xd70eec60,
+    (q31_t)0x7128e94c, (q31_t)0xd705448b, (q31_t)0x7120dc80, (q31_t)0xd6fb9e4b,
+    (q31_t)0x7118cdcf, (q31_t)0xd6f1f99f, (q31_t)0x7110bd39, (q31_t)0xd6e85689,
+    (q31_t)0x7108aabf, (q31_t)0xd6deb508, (q31_t)0x71009661, (q31_t)0xd6d5151d,
+    (q31_t)0x70f8801f, (q31_t)0xd6cb76c9, (q31_t)0x70f067fb, (q31_t)0xd6c1da0b,
+    (q31_t)0x70e84df3, (q31_t)0xd6b83ee4, (q31_t)0x70e03208, (q31_t)0xd6aea555,
+    (q31_t)0x70d8143b, (q31_t)0xd6a50d5d, (q31_t)0x70cff48c, (q31_t)0xd69b76fe,
+    (q31_t)0x70c7d2fb, (q31_t)0xd691e237, (q31_t)0x70bfaf89, (q31_t)0xd6884f09,
+    (q31_t)0x70b78a36, (q31_t)0xd67ebd74, (q31_t)0x70af6302, (q31_t)0xd6752d79,
+    (q31_t)0x70a739ed, (q31_t)0xd66b9f18, (q31_t)0x709f0ef8, (q31_t)0xd6621251,
+    (q31_t)0x7096e223, (q31_t)0xd6588725, (q31_t)0x708eb36f, (q31_t)0xd64efd94,
+    (q31_t)0x708682dc, (q31_t)0xd645759f, (q31_t)0x707e5069, (q31_t)0xd63bef46,
+    (q31_t)0x70761c18, (q31_t)0xd6326a88, (q31_t)0x706de5e9, (q31_t)0xd628e767,
+    (q31_t)0x7065addb, (q31_t)0xd61f65e4, (q31_t)0x705d73f0, (q31_t)0xd615e5fd,
+    (q31_t)0x70553828, (q31_t)0xd60c67b4, (q31_t)0x704cfa83, (q31_t)0xd602eb0a,
+    (q31_t)0x7044bb00, (q31_t)0xd5f96ffd, (q31_t)0x703c79a2, (q31_t)0xd5eff690,
+    (q31_t)0x70343667, (q31_t)0xd5e67ec1, (q31_t)0x702bf151, (q31_t)0xd5dd0892,
+    (q31_t)0x7023aa5f, (q31_t)0xd5d39403, (q31_t)0x701b6193, (q31_t)0xd5ca2115,
+    (q31_t)0x701316eb, (q31_t)0xd5c0afc6, (q31_t)0x700aca69, (q31_t)0xd5b74019,
+    (q31_t)0x70027c0c, (q31_t)0xd5add20d, (q31_t)0x6ffa2bd6, (q31_t)0xd5a465a3,
+    (q31_t)0x6ff1d9c7, (q31_t)0xd59afadb, (q31_t)0x6fe985de, (q31_t)0xd59191b5,
+    (q31_t)0x6fe1301c, (q31_t)0xd5882a32, (q31_t)0x6fd8d882, (q31_t)0xd57ec452,
+    (q31_t)0x6fd07f0f, (q31_t)0xd5756016, (q31_t)0x6fc823c5, (q31_t)0xd56bfd7d,
+    (q31_t)0x6fbfc6a3, (q31_t)0xd5629c89, (q31_t)0x6fb767aa, (q31_t)0xd5593d3a,
+    (q31_t)0x6faf06da, (q31_t)0xd54fdf8f, (q31_t)0x6fa6a433, (q31_t)0xd5468389,
+    (q31_t)0x6f9e3fb6, (q31_t)0xd53d292a, (q31_t)0x6f95d963, (q31_t)0xd533d070,
+    (q31_t)0x6f8d713a, (q31_t)0xd52a795d, (q31_t)0x6f85073c, (q31_t)0xd52123f0,
+    (q31_t)0x6f7c9b69, (q31_t)0xd517d02b, (q31_t)0x6f742dc1, (q31_t)0xd50e7e0d,
+    (q31_t)0x6f6bbe45, (q31_t)0xd5052d97, (q31_t)0x6f634cf5, (q31_t)0xd4fbdec9,
+    (q31_t)0x6f5ad9d1, (q31_t)0xd4f291a4, (q31_t)0x6f5264da, (q31_t)0xd4e94627,
+    (q31_t)0x6f49ee0f, (q31_t)0xd4dffc54, (q31_t)0x6f417573, (q31_t)0xd4d6b42b,
+    (q31_t)0x6f38fb03, (q31_t)0xd4cd6dab, (q31_t)0x6f307ec2, (q31_t)0xd4c428d6,
+    (q31_t)0x6f2800af, (q31_t)0xd4bae5ab, (q31_t)0x6f1f80ca, (q31_t)0xd4b1a42c,
+    (q31_t)0x6f16ff14, (q31_t)0xd4a86458, (q31_t)0x6f0e7b8e, (q31_t)0xd49f2630,
+    (q31_t)0x6f05f637, (q31_t)0xd495e9b3, (q31_t)0x6efd6f10, (q31_t)0xd48caee4,
+    (q31_t)0x6ef4e619, (q31_t)0xd48375c1, (q31_t)0x6eec5b53, (q31_t)0xd47a3e4b,
+    (q31_t)0x6ee3cebe, (q31_t)0xd4710883, (q31_t)0x6edb405a, (q31_t)0xd467d469,
+    (q31_t)0x6ed2b027, (q31_t)0xd45ea1fd, (q31_t)0x6eca1e27, (q31_t)0xd4557140,
+    (q31_t)0x6ec18a58, (q31_t)0xd44c4232, (q31_t)0x6eb8f4bc, (q31_t)0xd44314d3,
+    (q31_t)0x6eb05d53, (q31_t)0xd439e923, (q31_t)0x6ea7c41e, (q31_t)0xd430bf24,
+    (q31_t)0x6e9f291b, (q31_t)0xd42796d5, (q31_t)0x6e968c4d, (q31_t)0xd41e7037,
+    (q31_t)0x6e8dedb3, (q31_t)0xd4154b4a, (q31_t)0x6e854d4d, (q31_t)0xd40c280e,
+    (q31_t)0x6e7cab1c, (q31_t)0xd4030684, (q31_t)0x6e740720, (q31_t)0xd3f9e6ad,
+    (q31_t)0x6e6b615a, (q31_t)0xd3f0c887, (q31_t)0x6e62b9ca, (q31_t)0xd3e7ac15,
+    (q31_t)0x6e5a1070, (q31_t)0xd3de9156, (q31_t)0x6e51654c, (q31_t)0xd3d5784a,
+    (q31_t)0x6e48b860, (q31_t)0xd3cc60f2, (q31_t)0x6e4009aa, (q31_t)0xd3c34b4f,
+    (q31_t)0x6e37592c, (q31_t)0xd3ba3760, (q31_t)0x6e2ea6e6, (q31_t)0xd3b12526,
+    (q31_t)0x6e25f2d8, (q31_t)0xd3a814a2, (q31_t)0x6e1d3d03, (q31_t)0xd39f05d3,
+    (q31_t)0x6e148566, (q31_t)0xd395f8ba, (q31_t)0x6e0bcc03, (q31_t)0xd38ced57,
+    (q31_t)0x6e0310d9, (q31_t)0xd383e3ab, (q31_t)0x6dfa53e9, (q31_t)0xd37adbb6,
+    (q31_t)0x6df19534, (q31_t)0xd371d579, (q31_t)0x6de8d4b8, (q31_t)0xd368d0f3,
+    (q31_t)0x6de01278, (q31_t)0xd35fce26, (q31_t)0x6dd74e73, (q31_t)0xd356cd11,
+    (q31_t)0x6dce88aa, (q31_t)0xd34dcdb4, (q31_t)0x6dc5c11c, (q31_t)0xd344d011,
+    (q31_t)0x6dbcf7cb, (q31_t)0xd33bd427, (q31_t)0x6db42cb6, (q31_t)0xd332d9f7,
+    (q31_t)0x6dab5fdf, (q31_t)0xd329e181, (q31_t)0x6da29144, (q31_t)0xd320eac6,
+    (q31_t)0x6d99c0e7, (q31_t)0xd317f5c6, (q31_t)0x6d90eec8, (q31_t)0xd30f0280,
+    (q31_t)0x6d881ae8, (q31_t)0xd30610f7, (q31_t)0x6d7f4545, (q31_t)0xd2fd2129,
+    (q31_t)0x6d766de2, (q31_t)0xd2f43318, (q31_t)0x6d6d94bf, (q31_t)0xd2eb46c3,
+    (q31_t)0x6d64b9da, (q31_t)0xd2e25c2b, (q31_t)0x6d5bdd36, (q31_t)0xd2d97350,
+    (q31_t)0x6d52fed2, (q31_t)0xd2d08c33, (q31_t)0x6d4a1eaf, (q31_t)0xd2c7a6d4,
+    (q31_t)0x6d413ccd, (q31_t)0xd2bec333, (q31_t)0x6d38592c, (q31_t)0xd2b5e151,
+    (q31_t)0x6d2f73cd, (q31_t)0xd2ad012e, (q31_t)0x6d268cb0, (q31_t)0xd2a422ca,
+    (q31_t)0x6d1da3d5, (q31_t)0xd29b4626, (q31_t)0x6d14b93d, (q31_t)0xd2926b41,
+    (q31_t)0x6d0bcce8, (q31_t)0xd289921e, (q31_t)0x6d02ded7, (q31_t)0xd280babb,
+    (q31_t)0x6cf9ef09, (q31_t)0xd277e518, (q31_t)0x6cf0fd80, (q31_t)0xd26f1138,
+    (q31_t)0x6ce80a3a, (q31_t)0xd2663f19, (q31_t)0x6cdf153a, (q31_t)0xd25d6ebc,
+    (q31_t)0x6cd61e7f, (q31_t)0xd254a021, (q31_t)0x6ccd2609, (q31_t)0xd24bd34a,
+    (q31_t)0x6cc42bd9, (q31_t)0xd2430835, (q31_t)0x6cbb2fef, (q31_t)0xd23a3ee4,
+    (q31_t)0x6cb2324c, (q31_t)0xd2317756, (q31_t)0x6ca932ef, (q31_t)0xd228b18d,
+    (q31_t)0x6ca031da, (q31_t)0xd21fed88, (q31_t)0x6c972f0d, (q31_t)0xd2172b48,
+    (q31_t)0x6c8e2a87, (q31_t)0xd20e6acc, (q31_t)0x6c85244a, (q31_t)0xd205ac17,
+    (q31_t)0x6c7c1c55, (q31_t)0xd1fcef27, (q31_t)0x6c7312a9, (q31_t)0xd1f433fd,
+    (q31_t)0x6c6a0746, (q31_t)0xd1eb7a9a, (q31_t)0x6c60fa2d, (q31_t)0xd1e2c2fd,
+    (q31_t)0x6c57eb5e, (q31_t)0xd1da0d28, (q31_t)0x6c4edada, (q31_t)0xd1d1591a,
+    (q31_t)0x6c45c8a0, (q31_t)0xd1c8a6d4, (q31_t)0x6c3cb4b1, (q31_t)0xd1bff656,
+    (q31_t)0x6c339f0e, (q31_t)0xd1b747a0, (q31_t)0x6c2a87b6, (q31_t)0xd1ae9ab4,
+    (q31_t)0x6c216eaa, (q31_t)0xd1a5ef90, (q31_t)0x6c1853eb, (q31_t)0xd19d4636,
+    (q31_t)0x6c0f3779, (q31_t)0xd1949ea6, (q31_t)0x6c061953, (q31_t)0xd18bf8e0,
+    (q31_t)0x6bfcf97c, (q31_t)0xd18354e4, (q31_t)0x6bf3d7f2, (q31_t)0xd17ab2b3,
+    (q31_t)0x6beab4b6, (q31_t)0xd172124d, (q31_t)0x6be18fc9, (q31_t)0xd16973b3,
+    (q31_t)0x6bd8692b, (q31_t)0xd160d6e5, (q31_t)0x6bcf40dc, (q31_t)0xd1583be2,
+    (q31_t)0x6bc616dd, (q31_t)0xd14fa2ad, (q31_t)0x6bbceb2d, (q31_t)0xd1470b44,
+    (q31_t)0x6bb3bdce, (q31_t)0xd13e75a8, (q31_t)0x6baa8ec0, (q31_t)0xd135e1d9,
+    (q31_t)0x6ba15e03, (q31_t)0xd12d4fd9, (q31_t)0x6b982b97, (q31_t)0xd124bfa6,
+    (q31_t)0x6b8ef77d, (q31_t)0xd11c3142, (q31_t)0x6b85c1b5, (q31_t)0xd113a4ad,
+    (q31_t)0x6b7c8a3f, (q31_t)0xd10b19e7, (q31_t)0x6b73511c, (q31_t)0xd10290f0,
+    (q31_t)0x6b6a164d, (q31_t)0xd0fa09c9, (q31_t)0x6b60d9d0, (q31_t)0xd0f18472,
+    (q31_t)0x6b579ba8, (q31_t)0xd0e900ec, (q31_t)0x6b4e5bd4, (q31_t)0xd0e07f36,
+    (q31_t)0x6b451a55, (q31_t)0xd0d7ff51, (q31_t)0x6b3bd72a, (q31_t)0xd0cf813e,
+    (q31_t)0x6b329255, (q31_t)0xd0c704fd, (q31_t)0x6b294bd5, (q31_t)0xd0be8a8d,
+    (q31_t)0x6b2003ac, (q31_t)0xd0b611f1, (q31_t)0x6b16b9d9, (q31_t)0xd0ad9b26,
+    (q31_t)0x6b0d6e5c, (q31_t)0xd0a5262f, (q31_t)0x6b042137, (q31_t)0xd09cb30b,
+    (q31_t)0x6afad269, (q31_t)0xd09441bb, (q31_t)0x6af181f3, (q31_t)0xd08bd23f,
+    (q31_t)0x6ae82fd5, (q31_t)0xd0836497, (q31_t)0x6adedc10, (q31_t)0xd07af8c4,
+    (q31_t)0x6ad586a3, (q31_t)0xd0728ec6, (q31_t)0x6acc2f90, (q31_t)0xd06a269d,
+    (q31_t)0x6ac2d6d6, (q31_t)0xd061c04a, (q31_t)0x6ab97c77, (q31_t)0xd0595bcd,
+    (q31_t)0x6ab02071, (q31_t)0xd050f926, (q31_t)0x6aa6c2c6, (q31_t)0xd0489856,
+    (q31_t)0x6a9d6377, (q31_t)0xd040395d, (q31_t)0x6a940283, (q31_t)0xd037dc3b,
+    (q31_t)0x6a8a9fea, (q31_t)0xd02f80f1, (q31_t)0x6a813bae, (q31_t)0xd027277e,
+    (q31_t)0x6a77d5ce, (q31_t)0xd01ecfe4, (q31_t)0x6a6e6e4b, (q31_t)0xd0167a22,
+    (q31_t)0x6a650525, (q31_t)0xd00e2639, (q31_t)0x6a5b9a5d, (q31_t)0xd005d42a,
+    (q31_t)0x6a522df3, (q31_t)0xcffd83f4, (q31_t)0x6a48bfe7, (q31_t)0xcff53597,
+    (q31_t)0x6a3f503a, (q31_t)0xcfece915, (q31_t)0x6a35deeb, (q31_t)0xcfe49e6d,
+    (q31_t)0x6a2c6bfd, (q31_t)0xcfdc55a1, (q31_t)0x6a22f76e, (q31_t)0xcfd40eaf,
+    (q31_t)0x6a19813f, (q31_t)0xcfcbc999, (q31_t)0x6a100970, (q31_t)0xcfc3865e,
+    (q31_t)0x6a069003, (q31_t)0xcfbb4500, (q31_t)0x69fd14f6, (q31_t)0xcfb3057d,
+    (q31_t)0x69f3984c, (q31_t)0xcfaac7d8, (q31_t)0x69ea1a03, (q31_t)0xcfa28c10,
+    (q31_t)0x69e09a1c, (q31_t)0xcf9a5225, (q31_t)0x69d71899, (q31_t)0xcf921a17,
+    (q31_t)0x69cd9578, (q31_t)0xcf89e3e8, (q31_t)0x69c410ba, (q31_t)0xcf81af97,
+    (q31_t)0x69ba8a61, (q31_t)0xcf797d24, (q31_t)0x69b1026c, (q31_t)0xcf714c91,
+    (q31_t)0x69a778db, (q31_t)0xcf691ddd, (q31_t)0x699dedaf, (q31_t)0xcf60f108,
+    (q31_t)0x699460e8, (q31_t)0xcf58c613, (q31_t)0x698ad287, (q31_t)0xcf509cfe,
+    (q31_t)0x6981428c, (q31_t)0xcf4875ca, (q31_t)0x6977b0f7, (q31_t)0xcf405077,
+    (q31_t)0x696e1dc9, (q31_t)0xcf382d05, (q31_t)0x69648902, (q31_t)0xcf300b74,
+    (q31_t)0x695af2a3, (q31_t)0xcf27ebc5, (q31_t)0x69515aab, (q31_t)0xcf1fcdf8,
+    (q31_t)0x6947c11c, (q31_t)0xcf17b20d, (q31_t)0x693e25f5, (q31_t)0xcf0f9805,
+    (q31_t)0x69348937, (q31_t)0xcf077fe1, (q31_t)0x692aeae3, (q31_t)0xceff699f,
+    (q31_t)0x69214af8, (q31_t)0xcef75541, (q31_t)0x6917a977, (q31_t)0xceef42c7,
+    (q31_t)0x690e0661, (q31_t)0xcee73231, (q31_t)0x690461b5, (q31_t)0xcedf2380,
+    (q31_t)0x68fabb75, (q31_t)0xced716b4, (q31_t)0x68f113a0, (q31_t)0xcecf0bcd,
+    (q31_t)0x68e76a37, (q31_t)0xcec702cb, (q31_t)0x68ddbf3b, (q31_t)0xcebefbb0,
+    (q31_t)0x68d412ab, (q31_t)0xceb6f67a, (q31_t)0x68ca6488, (q31_t)0xceaef32b,
+    (q31_t)0x68c0b4d2, (q31_t)0xcea6f1c2, (q31_t)0x68b7038b, (q31_t)0xce9ef241,
+    (q31_t)0x68ad50b1, (q31_t)0xce96f4a7, (q31_t)0x68a39c46, (q31_t)0xce8ef8f4,
+    (q31_t)0x6899e64a, (q31_t)0xce86ff2a, (q31_t)0x68902ebd, (q31_t)0xce7f0748,
+    (q31_t)0x688675a0, (q31_t)0xce77114e, (q31_t)0x687cbaf3, (q31_t)0xce6f1d3d,
+    (q31_t)0x6872feb6, (q31_t)0xce672b16, (q31_t)0x686940ea, (q31_t)0xce5f3ad8,
+    (q31_t)0x685f8190, (q31_t)0xce574c84, (q31_t)0x6855c0a6, (q31_t)0xce4f6019,
+    (q31_t)0x684bfe2f, (q31_t)0xce47759a, (q31_t)0x68423a2a, (q31_t)0xce3f8d05,
+    (q31_t)0x68387498, (q31_t)0xce37a65b, (q31_t)0x682ead78, (q31_t)0xce2fc19c,
+    (q31_t)0x6824e4cc, (q31_t)0xce27dec9, (q31_t)0x681b1a94, (q31_t)0xce1ffde2,
+    (q31_t)0x68114ed0, (q31_t)0xce181ee8, (q31_t)0x68078181, (q31_t)0xce1041d9,
+    (q31_t)0x67fdb2a7, (q31_t)0xce0866b8, (q31_t)0x67f3e241, (q31_t)0xce008d84,
+    (q31_t)0x67ea1052, (q31_t)0xcdf8b63d, (q31_t)0x67e03cd8, (q31_t)0xcdf0e0e4,
+    (q31_t)0x67d667d5, (q31_t)0xcde90d79, (q31_t)0x67cc9149, (q31_t)0xcde13bfd,
+    (q31_t)0x67c2b934, (q31_t)0xcdd96c6f, (q31_t)0x67b8df97, (q31_t)0xcdd19ed0,
+    (q31_t)0x67af0472, (q31_t)0xcdc9d320, (q31_t)0x67a527c4, (q31_t)0xcdc20960,
+    (q31_t)0x679b4990, (q31_t)0xcdba4190, (q31_t)0x679169d5, (q31_t)0xcdb27bb0,
+    (q31_t)0x67878893, (q31_t)0xcdaab7c0, (q31_t)0x677da5cb, (q31_t)0xcda2f5c2,
+    (q31_t)0x6773c17d, (q31_t)0xcd9b35b4, (q31_t)0x6769dbaa, (q31_t)0xcd937798,
+    (q31_t)0x675ff452, (q31_t)0xcd8bbb6d, (q31_t)0x67560b76, (q31_t)0xcd840134,
+    (q31_t)0x674c2115, (q31_t)0xcd7c48ee, (q31_t)0x67423530, (q31_t)0xcd74929a,
+    (q31_t)0x673847c8, (q31_t)0xcd6cde39, (q31_t)0x672e58dc, (q31_t)0xcd652bcb,
+    (q31_t)0x6724686e, (q31_t)0xcd5d7b50, (q31_t)0x671a767e, (q31_t)0xcd55ccca,
+    (q31_t)0x6710830c, (q31_t)0xcd4e2037, (q31_t)0x67068e18, (q31_t)0xcd467599,
+    (q31_t)0x66fc97a3, (q31_t)0xcd3eccef, (q31_t)0x66f29fad, (q31_t)0xcd37263a,
+    (q31_t)0x66e8a637, (q31_t)0xcd2f817b, (q31_t)0x66deab41, (q31_t)0xcd27deb0,
+    (q31_t)0x66d4aecb, (q31_t)0xcd203ddc, (q31_t)0x66cab0d6, (q31_t)0xcd189efe,
+    (q31_t)0x66c0b162, (q31_t)0xcd110216, (q31_t)0x66b6b070, (q31_t)0xcd096725,
+    (q31_t)0x66acadff, (q31_t)0xcd01ce2b, (q31_t)0x66a2aa11, (q31_t)0xccfa3729,
+    (q31_t)0x6698a4a6, (q31_t)0xccf2a21d, (q31_t)0x668e9dbd, (q31_t)0xcceb0f0a,
+    (q31_t)0x66849558, (q31_t)0xcce37def, (q31_t)0x667a8b77, (q31_t)0xccdbeecc,
+    (q31_t)0x6670801a, (q31_t)0xccd461a2, (q31_t)0x66667342, (q31_t)0xccccd671,
+    (q31_t)0x665c64ef, (q31_t)0xccc54d3a, (q31_t)0x66525521, (q31_t)0xccbdc5fc,
+    (q31_t)0x664843d9, (q31_t)0xccb640b8, (q31_t)0x663e3117, (q31_t)0xccaebd6e,
+    (q31_t)0x66341cdb, (q31_t)0xcca73c1e, (q31_t)0x662a0727, (q31_t)0xcc9fbcca,
+    (q31_t)0x661feffa, (q31_t)0xcc983f70, (q31_t)0x6615d754, (q31_t)0xcc90c412,
+    (q31_t)0x660bbd37, (q31_t)0xcc894aaf, (q31_t)0x6601a1a2, (q31_t)0xcc81d349,
+    (q31_t)0x65f78497, (q31_t)0xcc7a5dde, (q31_t)0x65ed6614, (q31_t)0xcc72ea70,
+    (q31_t)0x65e3461b, (q31_t)0xcc6b78ff, (q31_t)0x65d924ac, (q31_t)0xcc64098b,
+    (q31_t)0x65cf01c8, (q31_t)0xcc5c9c14, (q31_t)0x65c4dd6e, (q31_t)0xcc55309b,
+    (q31_t)0x65bab7a0, (q31_t)0xcc4dc720, (q31_t)0x65b0905d, (q31_t)0xcc465fa3,
+    (q31_t)0x65a667a7, (q31_t)0xcc3efa25, (q31_t)0x659c3d7c, (q31_t)0xcc3796a5,
+    (q31_t)0x659211df, (q31_t)0xcc303524, (q31_t)0x6587e4cf, (q31_t)0xcc28d5a3,
+    (q31_t)0x657db64c, (q31_t)0xcc217822, (q31_t)0x65738657, (q31_t)0xcc1a1ca0,
+    (q31_t)0x656954f1, (q31_t)0xcc12c31f, (q31_t)0x655f2219, (q31_t)0xcc0b6b9e,
+    (q31_t)0x6554edd1, (q31_t)0xcc04161e, (q31_t)0x654ab818, (q31_t)0xcbfcc29f,
+    (q31_t)0x654080ef, (q31_t)0xcbf57121, (q31_t)0x65364857, (q31_t)0xcbee21a5,
+    (q31_t)0x652c0e4f, (q31_t)0xcbe6d42b, (q31_t)0x6521d2d8, (q31_t)0xcbdf88b3,
+    (q31_t)0x651795f3, (q31_t)0xcbd83f3d, (q31_t)0x650d57a0, (q31_t)0xcbd0f7ca,
+    (q31_t)0x650317df, (q31_t)0xcbc9b25a, (q31_t)0x64f8d6b0, (q31_t)0xcbc26eee,
+    (q31_t)0x64ee9415, (q31_t)0xcbbb2d85, (q31_t)0x64e4500e, (q31_t)0xcbb3ee20,
+    (q31_t)0x64da0a9a, (q31_t)0xcbacb0bf, (q31_t)0x64cfc3ba, (q31_t)0xcba57563,
+    (q31_t)0x64c57b6f, (q31_t)0xcb9e3c0b, (q31_t)0x64bb31ba, (q31_t)0xcb9704b9,
+    (q31_t)0x64b0e699, (q31_t)0xcb8fcf6b, (q31_t)0x64a69a0f, (q31_t)0xcb889c23,
+    (q31_t)0x649c4c1b, (q31_t)0xcb816ae1, (q31_t)0x6491fcbe, (q31_t)0xcb7a3ba5,
+    (q31_t)0x6487abf7, (q31_t)0xcb730e70, (q31_t)0x647d59c8, (q31_t)0xcb6be341,
+    (q31_t)0x64730631, (q31_t)0xcb64ba19, (q31_t)0x6468b132, (q31_t)0xcb5d92f8,
+    (q31_t)0x645e5acc, (q31_t)0xcb566ddf, (q31_t)0x645402ff, (q31_t)0xcb4f4acd,
+    (q31_t)0x6449a9cc, (q31_t)0xcb4829c4, (q31_t)0x643f4f32, (q31_t)0xcb410ac3,
+    (q31_t)0x6434f332, (q31_t)0xcb39edca, (q31_t)0x642a95ce, (q31_t)0xcb32d2da,
+    (q31_t)0x64203704, (q31_t)0xcb2bb9f4, (q31_t)0x6415d6d5, (q31_t)0xcb24a316,
+    (q31_t)0x640b7543, (q31_t)0xcb1d8e43, (q31_t)0x6401124d, (q31_t)0xcb167b79,
+    (q31_t)0x63f6adf3, (q31_t)0xcb0f6aba, (q31_t)0x63ec4837, (q31_t)0xcb085c05,
+    (q31_t)0x63e1e117, (q31_t)0xcb014f5b, (q31_t)0x63d77896, (q31_t)0xcafa44bc,
+    (q31_t)0x63cd0eb3, (q31_t)0xcaf33c28, (q31_t)0x63c2a36f, (q31_t)0xcaec35a0,
+    (q31_t)0x63b836ca, (q31_t)0xcae53123, (q31_t)0x63adc8c4, (q31_t)0xcade2eb3,
+    (q31_t)0x63a3595e, (q31_t)0xcad72e4f, (q31_t)0x6398e898, (q31_t)0xcad02ff8,
+    (q31_t)0x638e7673, (q31_t)0xcac933ae, (q31_t)0x638402ef, (q31_t)0xcac23971,
+    (q31_t)0x63798e0d, (q31_t)0xcabb4141, (q31_t)0x636f17cc, (q31_t)0xcab44b1f,
+    (q31_t)0x6364a02e, (q31_t)0xcaad570c, (q31_t)0x635a2733, (q31_t)0xcaa66506,
+    (q31_t)0x634facda, (q31_t)0xca9f750f, (q31_t)0x63453125, (q31_t)0xca988727,
+    (q31_t)0x633ab414, (q31_t)0xca919b4e, (q31_t)0x633035a7, (q31_t)0xca8ab184,
+    (q31_t)0x6325b5df, (q31_t)0xca83c9ca, (q31_t)0x631b34bc, (q31_t)0xca7ce420,
+    (q31_t)0x6310b23e, (q31_t)0xca760086, (q31_t)0x63062e67, (q31_t)0xca6f1efc,
+    (q31_t)0x62fba936, (q31_t)0xca683f83, (q31_t)0x62f122ab, (q31_t)0xca61621b,
+    (q31_t)0x62e69ac8, (q31_t)0xca5a86c4, (q31_t)0x62dc118c, (q31_t)0xca53ad7e,
+    (q31_t)0x62d186f8, (q31_t)0xca4cd64b, (q31_t)0x62c6fb0c, (q31_t)0xca460129,
+    (q31_t)0x62bc6dca, (q31_t)0xca3f2e19, (q31_t)0x62b1df30, (q31_t)0xca385d1d,
+    (q31_t)0x62a74f40, (q31_t)0xca318e32, (q31_t)0x629cbdfa, (q31_t)0xca2ac15b,
+    (q31_t)0x62922b5e, (q31_t)0xca23f698, (q31_t)0x6287976e, (q31_t)0xca1d2de7,
+    (q31_t)0x627d0228, (q31_t)0xca16674b, (q31_t)0x62726b8e, (q31_t)0xca0fa2c3,
+    (q31_t)0x6267d3a0, (q31_t)0xca08e04f, (q31_t)0x625d3a5e, (q31_t)0xca021fef,
+    (q31_t)0x62529fca, (q31_t)0xc9fb61a5, (q31_t)0x624803e2, (q31_t)0xc9f4a570,
+    (q31_t)0x623d66a8, (q31_t)0xc9edeb50, (q31_t)0x6232c81c, (q31_t)0xc9e73346,
+    (q31_t)0x6228283f, (q31_t)0xc9e07d51, (q31_t)0x621d8711, (q31_t)0xc9d9c973,
+    (q31_t)0x6212e492, (q31_t)0xc9d317ab, (q31_t)0x620840c2, (q31_t)0xc9cc67fa,
+    (q31_t)0x61fd9ba3, (q31_t)0xc9c5ba60, (q31_t)0x61f2f534, (q31_t)0xc9bf0edd,
+    (q31_t)0x61e84d76, (q31_t)0xc9b86572, (q31_t)0x61dda46a, (q31_t)0xc9b1be1e,
+    (q31_t)0x61d2fa0f, (q31_t)0xc9ab18e3, (q31_t)0x61c84e67, (q31_t)0xc9a475bf,
+    (q31_t)0x61bda171, (q31_t)0xc99dd4b4, (q31_t)0x61b2f32e, (q31_t)0xc99735c2,
+    (q31_t)0x61a8439e, (q31_t)0xc99098e9, (q31_t)0x619d92c2, (q31_t)0xc989fe29,
+    (q31_t)0x6192e09b, (q31_t)0xc9836582, (q31_t)0x61882d28, (q31_t)0xc97ccef5,
+    (q31_t)0x617d786a, (q31_t)0xc9763a83, (q31_t)0x6172c262, (q31_t)0xc96fa82a,
+    (q31_t)0x61680b0f, (q31_t)0xc96917ec, (q31_t)0x615d5273, (q31_t)0xc96289c9,
+    (q31_t)0x6152988d, (q31_t)0xc95bfdc1, (q31_t)0x6147dd5f, (q31_t)0xc95573d4,
+    (q31_t)0x613d20e8, (q31_t)0xc94eec03, (q31_t)0x61326329, (q31_t)0xc948664d,
+    (q31_t)0x6127a423, (q31_t)0xc941e2b4, (q31_t)0x611ce3d5, (q31_t)0xc93b6137,
+    (q31_t)0x61122240, (q31_t)0xc934e1d6, (q31_t)0x61075f65, (q31_t)0xc92e6492,
+    (q31_t)0x60fc9b44, (q31_t)0xc927e96b, (q31_t)0x60f1d5de, (q31_t)0xc9217062,
+    (q31_t)0x60e70f32, (q31_t)0xc91af976, (q31_t)0x60dc4742, (q31_t)0xc91484a8,
+    (q31_t)0x60d17e0d, (q31_t)0xc90e11f7, (q31_t)0x60c6b395, (q31_t)0xc907a166,
+    (q31_t)0x60bbe7d8, (q31_t)0xc90132f2, (q31_t)0x60b11ad9, (q31_t)0xc8fac69e,
+    (q31_t)0x60a64c97, (q31_t)0xc8f45c68, (q31_t)0x609b7d13, (q31_t)0xc8edf452,
+    (q31_t)0x6090ac4d, (q31_t)0xc8e78e5b, (q31_t)0x6085da46, (q31_t)0xc8e12a84,
+    (q31_t)0x607b06fe, (q31_t)0xc8dac8cd, (q31_t)0x60703275, (q31_t)0xc8d46936,
+    (q31_t)0x60655cac, (q31_t)0xc8ce0bc0, (q31_t)0x605a85a3, (q31_t)0xc8c7b06b,
+    (q31_t)0x604fad5b, (q31_t)0xc8c15736, (q31_t)0x6044d3d4, (q31_t)0xc8bb0023,
+    (q31_t)0x6039f90f, (q31_t)0xc8b4ab32, (q31_t)0x602f1d0b, (q31_t)0xc8ae5862,
+    (q31_t)0x60243fca, (q31_t)0xc8a807b4, (q31_t)0x6019614c, (q31_t)0xc8a1b928,
+    (q31_t)0x600e8190, (q31_t)0xc89b6cbf, (q31_t)0x6003a099, (q31_t)0xc8952278,
+    (q31_t)0x5ff8be65, (q31_t)0xc88eda54, (q31_t)0x5feddaf6, (q31_t)0xc8889454,
+    (q31_t)0x5fe2f64c, (q31_t)0xc8825077, (q31_t)0x5fd81067, (q31_t)0xc87c0ebd,
+    (q31_t)0x5fcd2948, (q31_t)0xc875cf28, (q31_t)0x5fc240ef, (q31_t)0xc86f91b7,
+    (q31_t)0x5fb7575c, (q31_t)0xc869566a, (q31_t)0x5fac6c91, (q31_t)0xc8631d42,
+    (q31_t)0x5fa1808c, (q31_t)0xc85ce63e, (q31_t)0x5f969350, (q31_t)0xc856b160,
+    (q31_t)0x5f8ba4dc, (q31_t)0xc8507ea7, (q31_t)0x5f80b531, (q31_t)0xc84a4e14,
+    (q31_t)0x5f75c44e, (q31_t)0xc8441fa6, (q31_t)0x5f6ad235, (q31_t)0xc83df35f,
+    (q31_t)0x5f5fdee6, (q31_t)0xc837c93e, (q31_t)0x5f54ea62, (q31_t)0xc831a143,
+    (q31_t)0x5f49f4a8, (q31_t)0xc82b7b70, (q31_t)0x5f3efdb9, (q31_t)0xc82557c3,
+    (q31_t)0x5f340596, (q31_t)0xc81f363d, (q31_t)0x5f290c3f, (q31_t)0xc81916df,
+    (q31_t)0x5f1e11b5, (q31_t)0xc812f9a9, (q31_t)0x5f1315f7, (q31_t)0xc80cde9b,
+    (q31_t)0x5f081907, (q31_t)0xc806c5b5, (q31_t)0x5efd1ae4, (q31_t)0xc800aef7,
+    (q31_t)0x5ef21b90, (q31_t)0xc7fa9a62, (q31_t)0x5ee71b0a, (q31_t)0xc7f487f6,
+    (q31_t)0x5edc1953, (q31_t)0xc7ee77b3, (q31_t)0x5ed1166b, (q31_t)0xc7e8699a,
+    (q31_t)0x5ec61254, (q31_t)0xc7e25daa, (q31_t)0x5ebb0d0d, (q31_t)0xc7dc53e3,
+    (q31_t)0x5eb00696, (q31_t)0xc7d64c47, (q31_t)0x5ea4fef0, (q31_t)0xc7d046d6,
+    (q31_t)0x5e99f61d, (q31_t)0xc7ca438f, (q31_t)0x5e8eec1b, (q31_t)0xc7c44272,
+    (q31_t)0x5e83e0eb, (q31_t)0xc7be4381, (q31_t)0x5e78d48e, (q31_t)0xc7b846ba,
+    (q31_t)0x5e6dc705, (q31_t)0xc7b24c20, (q31_t)0x5e62b84f, (q31_t)0xc7ac53b1,
+    (q31_t)0x5e57a86d, (q31_t)0xc7a65d6e, (q31_t)0x5e4c9760, (q31_t)0xc7a06957,
+    (q31_t)0x5e418528, (q31_t)0xc79a776c, (q31_t)0x5e3671c5, (q31_t)0xc79487ae,
+    (q31_t)0x5e2b5d38, (q31_t)0xc78e9a1d, (q31_t)0x5e204781, (q31_t)0xc788aeb9,
+    (q31_t)0x5e1530a1, (q31_t)0xc782c582, (q31_t)0x5e0a1898, (q31_t)0xc77cde79,
+    (q31_t)0x5dfeff67, (q31_t)0xc776f99d, (q31_t)0x5df3e50d, (q31_t)0xc77116f0,
+    (q31_t)0x5de8c98c, (q31_t)0xc76b3671, (q31_t)0x5dddace4, (q31_t)0xc7655820,
+    (q31_t)0x5dd28f15, (q31_t)0xc75f7bfe, (q31_t)0x5dc7701f, (q31_t)0xc759a20a,
+    (q31_t)0x5dbc5004, (q31_t)0xc753ca46, (q31_t)0x5db12ec3, (q31_t)0xc74df4b1,
+    (q31_t)0x5da60c5d, (q31_t)0xc748214c, (q31_t)0x5d9ae8d2, (q31_t)0xc7425016,
+    (q31_t)0x5d8fc424, (q31_t)0xc73c8111, (q31_t)0x5d849e51, (q31_t)0xc736b43c,
+    (q31_t)0x5d79775c, (q31_t)0xc730e997, (q31_t)0x5d6e4f43, (q31_t)0xc72b2123,
+    (q31_t)0x5d632608, (q31_t)0xc7255ae0, (q31_t)0x5d57fbaa, (q31_t)0xc71f96ce,
+    (q31_t)0x5d4cd02c, (q31_t)0xc719d4ed, (q31_t)0x5d41a38c, (q31_t)0xc714153e,
+    (q31_t)0x5d3675cb, (q31_t)0xc70e57c0, (q31_t)0x5d2b46ea, (q31_t)0xc7089c75,
+    (q31_t)0x5d2016e9, (q31_t)0xc702e35c, (q31_t)0x5d14e5c9, (q31_t)0xc6fd2c75,
+    (q31_t)0x5d09b389, (q31_t)0xc6f777c1, (q31_t)0x5cfe802b, (q31_t)0xc6f1c540,
+    (q31_t)0x5cf34baf, (q31_t)0xc6ec14f2, (q31_t)0x5ce81615, (q31_t)0xc6e666d7,
+    (q31_t)0x5cdcdf5e, (q31_t)0xc6e0baf0, (q31_t)0x5cd1a78a, (q31_t)0xc6db113d,
+    (q31_t)0x5cc66e99, (q31_t)0xc6d569be, (q31_t)0x5cbb348d, (q31_t)0xc6cfc472,
+    (q31_t)0x5caff965, (q31_t)0xc6ca215c, (q31_t)0x5ca4bd21, (q31_t)0xc6c4807a,
+    (q31_t)0x5c997fc4, (q31_t)0xc6bee1cd, (q31_t)0x5c8e414b, (q31_t)0xc6b94554,
+    (q31_t)0x5c8301b9, (q31_t)0xc6b3ab12, (q31_t)0x5c77c10e, (q31_t)0xc6ae1304,
+    (q31_t)0x5c6c7f4a, (q31_t)0xc6a87d2d, (q31_t)0x5c613c6d, (q31_t)0xc6a2e98b,
+    (q31_t)0x5c55f878, (q31_t)0xc69d5820, (q31_t)0x5c4ab36b, (q31_t)0xc697c8eb,
+    (q31_t)0x5c3f6d47, (q31_t)0xc6923bec, (q31_t)0x5c34260c, (q31_t)0xc68cb124,
+    (q31_t)0x5c28ddbb, (q31_t)0xc6872894, (q31_t)0x5c1d9454, (q31_t)0xc681a23a,
+    (q31_t)0x5c1249d8, (q31_t)0xc67c1e18, (q31_t)0x5c06fe46, (q31_t)0xc6769c2e,
+    (q31_t)0x5bfbb1a0, (q31_t)0xc6711c7b, (q31_t)0x5bf063e6, (q31_t)0xc66b9f01,
+    (q31_t)0x5be51518, (q31_t)0xc66623be, (q31_t)0x5bd9c537, (q31_t)0xc660aab5,
+    (q31_t)0x5bce7442, (q31_t)0xc65b33e4, (q31_t)0x5bc3223c, (q31_t)0xc655bf4c,
+    (q31_t)0x5bb7cf23, (q31_t)0xc6504ced, (q31_t)0x5bac7af9, (q31_t)0xc64adcc7,
+    (q31_t)0x5ba125bd, (q31_t)0xc6456edb, (q31_t)0x5b95cf71, (q31_t)0xc6400329,
+    (q31_t)0x5b8a7815, (q31_t)0xc63a99b1, (q31_t)0x5b7f1fa9, (q31_t)0xc6353273,
+    (q31_t)0x5b73c62d, (q31_t)0xc62fcd6f, (q31_t)0x5b686ba3, (q31_t)0xc62a6aa6,
+    (q31_t)0x5b5d100a, (q31_t)0xc6250a18, (q31_t)0x5b51b363, (q31_t)0xc61fabc4,
+    (q31_t)0x5b4655ae, (q31_t)0xc61a4fac, (q31_t)0x5b3af6ec, (q31_t)0xc614f5cf,
+    (q31_t)0x5b2f971e, (q31_t)0xc60f9e2e, (q31_t)0x5b243643, (q31_t)0xc60a48c9,
+    (q31_t)0x5b18d45c, (q31_t)0xc604f5a0, (q31_t)0x5b0d716a, (q31_t)0xc5ffa4b3,
+    (q31_t)0x5b020d6c, (q31_t)0xc5fa5603, (q31_t)0x5af6a865, (q31_t)0xc5f5098f,
+    (q31_t)0x5aeb4253, (q31_t)0xc5efbf58, (q31_t)0x5adfdb37, (q31_t)0xc5ea775e,
+    (q31_t)0x5ad47312, (q31_t)0xc5e531a1, (q31_t)0x5ac909e5, (q31_t)0xc5dfee22,
+    (q31_t)0x5abd9faf, (q31_t)0xc5daace1, (q31_t)0x5ab23471, (q31_t)0xc5d56ddd,
+    (q31_t)0x5aa6c82b, (q31_t)0xc5d03118, (q31_t)0x5a9b5adf, (q31_t)0xc5caf690,
+    (q31_t)0x5a8fec8c, (q31_t)0xc5c5be47, (q31_t)0x5a847d33, (q31_t)0xc5c0883d,
+    (q31_t)0x5a790cd4, (q31_t)0xc5bb5472, (q31_t)0x5a6d9b70, (q31_t)0xc5b622e6,
+    (q31_t)0x5a622907, (q31_t)0xc5b0f399, (q31_t)0x5a56b599, (q31_t)0xc5abc68c,
+    (q31_t)0x5a4b4128, (q31_t)0xc5a69bbe, (q31_t)0x5a3fcbb3, (q31_t)0xc5a17330,
+    (q31_t)0x5a34553b, (q31_t)0xc59c4ce3, (q31_t)0x5a28ddc0, (q31_t)0xc59728d5,
+    (q31_t)0x5a1d6544, (q31_t)0xc5920708, (q31_t)0x5a11ebc5, (q31_t)0xc58ce77c,
+    (q31_t)0x5a067145, (q31_t)0xc587ca31, (q31_t)0x59faf5c5, (q31_t)0xc582af26,
+    (q31_t)0x59ef7944, (q31_t)0xc57d965d, (q31_t)0x59e3fbc3, (q31_t)0xc5787fd6,
+    (q31_t)0x59d87d42, (q31_t)0xc5736b90, (q31_t)0x59ccfdc2, (q31_t)0xc56e598c,
+    (q31_t)0x59c17d44, (q31_t)0xc56949ca, (q31_t)0x59b5fbc8, (q31_t)0xc5643c4a,
+    (q31_t)0x59aa794d, (q31_t)0xc55f310d, (q31_t)0x599ef5d6, (q31_t)0xc55a2812,
+    (q31_t)0x59937161, (q31_t)0xc555215a, (q31_t)0x5987ebf0, (q31_t)0xc5501ce5,
+    (q31_t)0x597c6584, (q31_t)0xc54b1ab4, (q31_t)0x5970de1b, (q31_t)0xc5461ac6,
+    (q31_t)0x596555b8, (q31_t)0xc5411d1b, (q31_t)0x5959cc5a, (q31_t)0xc53c21b4,
+    (q31_t)0x594e4201, (q31_t)0xc5372891, (q31_t)0x5942b6af, (q31_t)0xc53231b3,
+    (q31_t)0x59372a64, (q31_t)0xc52d3d18, (q31_t)0x592b9d1f, (q31_t)0xc5284ac3,
+    (q31_t)0x59200ee3, (q31_t)0xc5235ab2, (q31_t)0x59147fae, (q31_t)0xc51e6ce6,
+    (q31_t)0x5908ef82, (q31_t)0xc519815f, (q31_t)0x58fd5e5f, (q31_t)0xc514981d,
+    (q31_t)0x58f1cc45, (q31_t)0xc50fb121, (q31_t)0x58e63935, (q31_t)0xc50acc6b,
+    (q31_t)0x58daa52f, (q31_t)0xc505e9fb, (q31_t)0x58cf1034, (q31_t)0xc50109d0,
+    (q31_t)0x58c37a44, (q31_t)0xc4fc2bec, (q31_t)0x58b7e35f, (q31_t)0xc4f7504e,
+    (q31_t)0x58ac4b87, (q31_t)0xc4f276f7, (q31_t)0x58a0b2bb, (q31_t)0xc4ed9fe7,
+    (q31_t)0x589518fc, (q31_t)0xc4e8cb1e, (q31_t)0x58897e4a, (q31_t)0xc4e3f89c,
+    (q31_t)0x587de2a7, (q31_t)0xc4df2862, (q31_t)0x58724611, (q31_t)0xc4da5a6f,
+    (q31_t)0x5866a88a, (q31_t)0xc4d58ec3, (q31_t)0x585b0a13, (q31_t)0xc4d0c560,
+    (q31_t)0x584f6aab, (q31_t)0xc4cbfe45, (q31_t)0x5843ca53, (q31_t)0xc4c73972,
+    (q31_t)0x5838290c, (q31_t)0xc4c276e8, (q31_t)0x582c86d5, (q31_t)0xc4bdb6a6,
+    (q31_t)0x5820e3b0, (q31_t)0xc4b8f8ad, (q31_t)0x58153f9d, (q31_t)0xc4b43cfd,
+    (q31_t)0x58099a9c, (q31_t)0xc4af8397, (q31_t)0x57fdf4ae, (q31_t)0xc4aacc7a,
+    (q31_t)0x57f24dd3, (q31_t)0xc4a617a6, (q31_t)0x57e6a60c, (q31_t)0xc4a1651c,
+    (q31_t)0x57dafd59, (q31_t)0xc49cb4dd, (q31_t)0x57cf53bb, (q31_t)0xc49806e7,
+    (q31_t)0x57c3a931, (q31_t)0xc4935b3c, (q31_t)0x57b7fdbd, (q31_t)0xc48eb1db,
+    (q31_t)0x57ac515f, (q31_t)0xc48a0ac4, (q31_t)0x57a0a417, (q31_t)0xc48565f9,
+    (q31_t)0x5794f5e6, (q31_t)0xc480c379, (q31_t)0x578946cc, (q31_t)0xc47c2344,
+    (q31_t)0x577d96ca, (q31_t)0xc477855a, (q31_t)0x5771e5e0, (q31_t)0xc472e9bc,
+    (q31_t)0x5766340f, (q31_t)0xc46e5069, (q31_t)0x575a8157, (q31_t)0xc469b963,
+    (q31_t)0x574ecdb8, (q31_t)0xc46524a9, (q31_t)0x57431933, (q31_t)0xc460923b,
+    (q31_t)0x573763c9, (q31_t)0xc45c0219, (q31_t)0x572bad7a, (q31_t)0xc4577444,
+    (q31_t)0x571ff646, (q31_t)0xc452e8bc, (q31_t)0x57143e2d, (q31_t)0xc44e5f80,
+    (q31_t)0x57088531, (q31_t)0xc449d892, (q31_t)0x56fccb51, (q31_t)0xc44553f2,
+    (q31_t)0x56f1108f, (q31_t)0xc440d19e, (q31_t)0x56e554ea, (q31_t)0xc43c5199,
+    (q31_t)0x56d99864, (q31_t)0xc437d3e1, (q31_t)0x56cddafb, (q31_t)0xc4335877,
+    (q31_t)0x56c21cb2, (q31_t)0xc42edf5c, (q31_t)0x56b65d88, (q31_t)0xc42a688f,
+    (q31_t)0x56aa9d7e, (q31_t)0xc425f410, (q31_t)0x569edc94, (q31_t)0xc42181e0,
+    (q31_t)0x56931acb, (q31_t)0xc41d11ff, (q31_t)0x56875823, (q31_t)0xc418a46d,
+    (q31_t)0x567b949d, (q31_t)0xc414392b, (q31_t)0x566fd039, (q31_t)0xc40fd037,
+    (q31_t)0x56640af7, (q31_t)0xc40b6994, (q31_t)0x565844d8, (q31_t)0xc4070540,
+    (q31_t)0x564c7ddd, (q31_t)0xc402a33c, (q31_t)0x5640b606, (q31_t)0xc3fe4388,
+    (q31_t)0x5634ed53, (q31_t)0xc3f9e624, (q31_t)0x562923c5, (q31_t)0xc3f58b10,
+    (q31_t)0x561d595d, (q31_t)0xc3f1324e, (q31_t)0x56118e1a, (q31_t)0xc3ecdbdc,
+    (q31_t)0x5605c1fd, (q31_t)0xc3e887bb, (q31_t)0x55f9f507, (q31_t)0xc3e435ea,
+    (q31_t)0x55ee2738, (q31_t)0xc3dfe66c, (q31_t)0x55e25890, (q31_t)0xc3db993e,
+    (q31_t)0x55d68911, (q31_t)0xc3d74e62, (q31_t)0x55cab8ba, (q31_t)0xc3d305d8,
+    (q31_t)0x55bee78c, (q31_t)0xc3cebfa0, (q31_t)0x55b31587, (q31_t)0xc3ca7bba,
+    (q31_t)0x55a742ac, (q31_t)0xc3c63a26, (q31_t)0x559b6efb, (q31_t)0xc3c1fae5,
+    (q31_t)0x558f9a76, (q31_t)0xc3bdbdf6, (q31_t)0x5583c51b, (q31_t)0xc3b9835a,
+    (q31_t)0x5577eeec, (q31_t)0xc3b54b11, (q31_t)0x556c17e9, (q31_t)0xc3b1151b,
+    (q31_t)0x55604013, (q31_t)0xc3ace178, (q31_t)0x5554676a, (q31_t)0xc3a8b028,
+    (q31_t)0x55488dee, (q31_t)0xc3a4812c, (q31_t)0x553cb3a0, (q31_t)0xc3a05484,
+    (q31_t)0x5530d881, (q31_t)0xc39c2a2f, (q31_t)0x5524fc90, (q31_t)0xc398022f,
+    (q31_t)0x55191fcf, (q31_t)0xc393dc82, (q31_t)0x550d423d, (q31_t)0xc38fb92a,
+    (q31_t)0x550163dc, (q31_t)0xc38b9827, (q31_t)0x54f584ac, (q31_t)0xc3877978,
+    (q31_t)0x54e9a4ac, (q31_t)0xc3835d1e, (q31_t)0x54ddc3de, (q31_t)0xc37f4319,
+    (q31_t)0x54d1e242, (q31_t)0xc37b2b6a, (q31_t)0x54c5ffd9, (q31_t)0xc377160f,
+    (q31_t)0x54ba1ca3, (q31_t)0xc373030a, (q31_t)0x54ae38a0, (q31_t)0xc36ef25b,
+    (q31_t)0x54a253d1, (q31_t)0xc36ae401, (q31_t)0x54966e36, (q31_t)0xc366d7fd,
+    (q31_t)0x548a87d1, (q31_t)0xc362ce50, (q31_t)0x547ea0a0, (q31_t)0xc35ec6f8,
+    (q31_t)0x5472b8a5, (q31_t)0xc35ac1f7, (q31_t)0x5466cfe1, (q31_t)0xc356bf4d,
+    (q31_t)0x545ae653, (q31_t)0xc352bef9, (q31_t)0x544efbfc, (q31_t)0xc34ec0fc,
+    (q31_t)0x544310dd, (q31_t)0xc34ac556, (q31_t)0x543724f5, (q31_t)0xc346cc07,
+    (q31_t)0x542b3846, (q31_t)0xc342d510, (q31_t)0x541f4ad1, (q31_t)0xc33ee070,
+    (q31_t)0x54135c94, (q31_t)0xc33aee27, (q31_t)0x54076d91, (q31_t)0xc336fe37,
+    (q31_t)0x53fb7dc9, (q31_t)0xc333109e, (q31_t)0x53ef8d3c, (q31_t)0xc32f255e,
+    (q31_t)0x53e39be9, (q31_t)0xc32b3c75, (q31_t)0x53d7a9d3, (q31_t)0xc32755e5,
+    (q31_t)0x53cbb6f8, (q31_t)0xc32371ae, (q31_t)0x53bfc35b, (q31_t)0xc31f8fcf,
+    (q31_t)0x53b3cefa, (q31_t)0xc31bb049, (q31_t)0x53a7d9d7, (q31_t)0xc317d31c,
+    (q31_t)0x539be3f2, (q31_t)0xc313f848, (q31_t)0x538fed4b, (q31_t)0xc3101fce,
+    (q31_t)0x5383f5e3, (q31_t)0xc30c49ad, (q31_t)0x5377fdbb, (q31_t)0xc30875e5,
+    (q31_t)0x536c04d2, (q31_t)0xc304a477, (q31_t)0x53600b2a, (q31_t)0xc300d563,
+    (q31_t)0x535410c3, (q31_t)0xc2fd08a9, (q31_t)0x5348159d, (q31_t)0xc2f93e4a,
+    (q31_t)0x533c19b8, (q31_t)0xc2f57644, (q31_t)0x53301d16, (q31_t)0xc2f1b099,
+    (q31_t)0x53241fb6, (q31_t)0xc2eded49, (q31_t)0x5318219a, (q31_t)0xc2ea2c53,
+    (q31_t)0x530c22c1, (q31_t)0xc2e66db8, (q31_t)0x5300232c, (q31_t)0xc2e2b178,
+    (q31_t)0x52f422db, (q31_t)0xc2def794, (q31_t)0x52e821cf, (q31_t)0xc2db400a,
+    (q31_t)0x52dc2009, (q31_t)0xc2d78add, (q31_t)0x52d01d89, (q31_t)0xc2d3d80a,
+    (q31_t)0x52c41a4f, (q31_t)0xc2d02794, (q31_t)0x52b8165b, (q31_t)0xc2cc7979,
+    (q31_t)0x52ac11af, (q31_t)0xc2c8cdbb, (q31_t)0x52a00c4b, (q31_t)0xc2c52459,
+    (q31_t)0x5294062f, (q31_t)0xc2c17d52, (q31_t)0x5287ff5b, (q31_t)0xc2bdd8a9,
+    (q31_t)0x527bf7d1, (q31_t)0xc2ba365c, (q31_t)0x526fef90, (q31_t)0xc2b6966c,
+    (q31_t)0x5263e699, (q31_t)0xc2b2f8d8, (q31_t)0x5257dced, (q31_t)0xc2af5da2,
+    (q31_t)0x524bd28c, (q31_t)0xc2abc4c9, (q31_t)0x523fc776, (q31_t)0xc2a82e4d,
+    (q31_t)0x5233bbac, (q31_t)0xc2a49a2e, (q31_t)0x5227af2e, (q31_t)0xc2a1086d,
+    (q31_t)0x521ba1fd, (q31_t)0xc29d790a, (q31_t)0x520f941a, (q31_t)0xc299ec05,
+    (q31_t)0x52038584, (q31_t)0xc296615d, (q31_t)0x51f7763c, (q31_t)0xc292d914,
+    (q31_t)0x51eb6643, (q31_t)0xc28f5329, (q31_t)0x51df5599, (q31_t)0xc28bcf9c,
+    (q31_t)0x51d3443f, (q31_t)0xc2884e6e, (q31_t)0x51c73235, (q31_t)0xc284cf9f,
+    (q31_t)0x51bb1f7c, (q31_t)0xc281532e, (q31_t)0x51af0c13, (q31_t)0xc27dd91c,
+    (q31_t)0x51a2f7fc, (q31_t)0xc27a616a, (q31_t)0x5196e337, (q31_t)0xc276ec16,
+    (q31_t)0x518acdc4, (q31_t)0xc2737922, (q31_t)0x517eb7a4, (q31_t)0xc270088e,
+    (q31_t)0x5172a0d7, (q31_t)0xc26c9a58, (q31_t)0x5166895f, (q31_t)0xc2692e83,
+    (q31_t)0x515a713a, (q31_t)0xc265c50e, (q31_t)0x514e586a, (q31_t)0xc2625df8,
+    (q31_t)0x51423ef0, (q31_t)0xc25ef943, (q31_t)0x513624cb, (q31_t)0xc25b96ee,
+    (q31_t)0x512a09fc, (q31_t)0xc25836f9, (q31_t)0x511dee84, (q31_t)0xc254d965,
+    (q31_t)0x5111d263, (q31_t)0xc2517e31, (q31_t)0x5105b599, (q31_t)0xc24e255e,
+    (q31_t)0x50f99827, (q31_t)0xc24aceed, (q31_t)0x50ed7a0e, (q31_t)0xc2477adc,
+    (q31_t)0x50e15b4e, (q31_t)0xc244292c, (q31_t)0x50d53be7, (q31_t)0xc240d9de,
+    (q31_t)0x50c91bda, (q31_t)0xc23d8cf1, (q31_t)0x50bcfb28, (q31_t)0xc23a4265,
+    (q31_t)0x50b0d9d0, (q31_t)0xc236fa3b, (q31_t)0x50a4b7d3, (q31_t)0xc233b473,
+    (q31_t)0x50989532, (q31_t)0xc230710d, (q31_t)0x508c71ee, (q31_t)0xc22d3009,
+    (q31_t)0x50804e06, (q31_t)0xc229f167, (q31_t)0x5074297b, (q31_t)0xc226b528,
+    (q31_t)0x5068044e, (q31_t)0xc2237b4b, (q31_t)0x505bde7f, (q31_t)0xc22043d0,
+    (q31_t)0x504fb80e, (q31_t)0xc21d0eb8, (q31_t)0x504390fd, (q31_t)0xc219dc03,
+    (q31_t)0x5037694b, (q31_t)0xc216abb1, (q31_t)0x502b40f8, (q31_t)0xc2137dc2,
+    (q31_t)0x501f1807, (q31_t)0xc2105236, (q31_t)0x5012ee76, (q31_t)0xc20d290d,
+    (q31_t)0x5006c446, (q31_t)0xc20a0248, (q31_t)0x4ffa9979, (q31_t)0xc206dde6,
+    (q31_t)0x4fee6e0d, (q31_t)0xc203bbe8, (q31_t)0x4fe24205, (q31_t)0xc2009c4e,
+    (q31_t)0x4fd6155f, (q31_t)0xc1fd7f17, (q31_t)0x4fc9e81e, (q31_t)0xc1fa6445,
+    (q31_t)0x4fbdba40, (q31_t)0xc1f74bd6, (q31_t)0x4fb18bc8, (q31_t)0xc1f435cc,
+    (q31_t)0x4fa55cb4, (q31_t)0xc1f12227, (q31_t)0x4f992d06, (q31_t)0xc1ee10e5,
+    (q31_t)0x4f8cfcbe, (q31_t)0xc1eb0209, (q31_t)0x4f80cbdc, (q31_t)0xc1e7f591,
+    (q31_t)0x4f749a61, (q31_t)0xc1e4eb7e, (q31_t)0x4f68684e, (q31_t)0xc1e1e3d0,
+    (q31_t)0x4f5c35a3, (q31_t)0xc1dede87, (q31_t)0x4f500260, (q31_t)0xc1dbdba3,
+    (q31_t)0x4f43ce86, (q31_t)0xc1d8db25, (q31_t)0x4f379a16, (q31_t)0xc1d5dd0c,
+    (q31_t)0x4f2b650f, (q31_t)0xc1d2e158, (q31_t)0x4f1f2f73, (q31_t)0xc1cfe80a,
+    (q31_t)0x4f12f941, (q31_t)0xc1ccf122, (q31_t)0x4f06c27a, (q31_t)0xc1c9fca0,
+    (q31_t)0x4efa8b20, (q31_t)0xc1c70a84, (q31_t)0x4eee5331, (q31_t)0xc1c41ace,
+    (q31_t)0x4ee21aaf, (q31_t)0xc1c12d7e, (q31_t)0x4ed5e19a, (q31_t)0xc1be4294,
+    (q31_t)0x4ec9a7f3, (q31_t)0xc1bb5a11, (q31_t)0x4ebd6db9, (q31_t)0xc1b873f5,
+    (q31_t)0x4eb132ef, (q31_t)0xc1b5903f, (q31_t)0x4ea4f793, (q31_t)0xc1b2aef0,
+    (q31_t)0x4e98bba7, (q31_t)0xc1afd007, (q31_t)0x4e8c7f2a, (q31_t)0xc1acf386,
+    (q31_t)0x4e80421e, (q31_t)0xc1aa196c, (q31_t)0x4e740483, (q31_t)0xc1a741b9,
+    (q31_t)0x4e67c65a, (q31_t)0xc1a46c6e, (q31_t)0x4e5b87a2, (q31_t)0xc1a1998a,
+    (q31_t)0x4e4f485c, (q31_t)0xc19ec90d, (q31_t)0x4e430889, (q31_t)0xc19bfaf9,
+    (q31_t)0x4e36c82a, (q31_t)0xc1992f4c, (q31_t)0x4e2a873e, (q31_t)0xc1966606,
+    (q31_t)0x4e1e45c6, (q31_t)0xc1939f29, (q31_t)0x4e1203c3, (q31_t)0xc190dab4,
+    (q31_t)0x4e05c135, (q31_t)0xc18e18a7, (q31_t)0x4df97e1d, (q31_t)0xc18b5903,
+    (q31_t)0x4ded3a7b, (q31_t)0xc1889bc6, (q31_t)0x4de0f64f, (q31_t)0xc185e0f3,
+    (q31_t)0x4dd4b19a, (q31_t)0xc1832888, (q31_t)0x4dc86c5d, (q31_t)0xc1807285,
+    (q31_t)0x4dbc2698, (q31_t)0xc17dbeec, (q31_t)0x4dafe04b, (q31_t)0xc17b0dbb,
+    (q31_t)0x4da39978, (q31_t)0xc1785ef4, (q31_t)0x4d97521d, (q31_t)0xc175b296,
+    (q31_t)0x4d8b0a3d, (q31_t)0xc17308a1, (q31_t)0x4d7ec1d6, (q31_t)0xc1706115,
+    (q31_t)0x4d7278eb, (q31_t)0xc16dbbf3, (q31_t)0x4d662f7b, (q31_t)0xc16b193a,
+    (q31_t)0x4d59e586, (q31_t)0xc16878eb, (q31_t)0x4d4d9b0e, (q31_t)0xc165db05,
+    (q31_t)0x4d415013, (q31_t)0xc1633f8a, (q31_t)0x4d350495, (q31_t)0xc160a678,
+    (q31_t)0x4d28b894, (q31_t)0xc15e0fd1, (q31_t)0x4d1c6c11, (q31_t)0xc15b7b94,
+    (q31_t)0x4d101f0e, (q31_t)0xc158e9c1, (q31_t)0x4d03d189, (q31_t)0xc1565a58,
+    (q31_t)0x4cf78383, (q31_t)0xc153cd5a, (q31_t)0x4ceb34fe, (q31_t)0xc15142c6,
+    (q31_t)0x4cdee5f9, (q31_t)0xc14eba9d, (q31_t)0x4cd29676, (q31_t)0xc14c34df,
+    (q31_t)0x4cc64673, (q31_t)0xc149b18b, (q31_t)0x4cb9f5f3, (q31_t)0xc14730a3,
+    (q31_t)0x4cada4f5, (q31_t)0xc144b225, (q31_t)0x4ca1537a, (q31_t)0xc1423613,
+    (q31_t)0x4c950182, (q31_t)0xc13fbc6c, (q31_t)0x4c88af0e, (q31_t)0xc13d4530,
+    (q31_t)0x4c7c5c1e, (q31_t)0xc13ad060, (q31_t)0x4c7008b3, (q31_t)0xc1385dfb,
+    (q31_t)0x4c63b4ce, (q31_t)0xc135ee02, (q31_t)0x4c57606e, (q31_t)0xc1338075,
+    (q31_t)0x4c4b0b94, (q31_t)0xc1311553, (q31_t)0x4c3eb641, (q31_t)0xc12eac9d,
+    (q31_t)0x4c326075, (q31_t)0xc12c4653, (q31_t)0x4c260a31, (q31_t)0xc129e276,
+    (q31_t)0x4c19b374, (q31_t)0xc1278104, (q31_t)0x4c0d5c41, (q31_t)0xc12521ff,
+    (q31_t)0x4c010496, (q31_t)0xc122c566, (q31_t)0x4bf4ac75, (q31_t)0xc1206b39,
+    (q31_t)0x4be853de, (q31_t)0xc11e1379, (q31_t)0x4bdbfad1, (q31_t)0xc11bbe26,
+    (q31_t)0x4bcfa150, (q31_t)0xc1196b3f, (q31_t)0x4bc34759, (q31_t)0xc1171ac6,
+    (q31_t)0x4bb6ecef, (q31_t)0xc114ccb9, (q31_t)0x4baa9211, (q31_t)0xc1128119,
+    (q31_t)0x4b9e36c0, (q31_t)0xc11037e6, (q31_t)0x4b91dafc, (q31_t)0xc10df120,
+    (q31_t)0x4b857ec7, (q31_t)0xc10bacc8, (q31_t)0x4b79221f, (q31_t)0xc1096add,
+    (q31_t)0x4b6cc506, (q31_t)0xc1072b5f, (q31_t)0x4b60677c, (q31_t)0xc104ee4f,
+    (q31_t)0x4b540982, (q31_t)0xc102b3ac, (q31_t)0x4b47ab19, (q31_t)0xc1007b77,
+    (q31_t)0x4b3b4c40, (q31_t)0xc0fe45b0, (q31_t)0x4b2eecf8, (q31_t)0xc0fc1257,
+    (q31_t)0x4b228d42, (q31_t)0xc0f9e16b, (q31_t)0x4b162d1d, (q31_t)0xc0f7b2ee,
+    (q31_t)0x4b09cc8c, (q31_t)0xc0f586df, (q31_t)0x4afd6b8d, (q31_t)0xc0f35d3e,
+    (q31_t)0x4af10a22, (q31_t)0xc0f1360b, (q31_t)0x4ae4a84b, (q31_t)0xc0ef1147,
+    (q31_t)0x4ad84609, (q31_t)0xc0eceef1, (q31_t)0x4acbe35b, (q31_t)0xc0eacf09,
+    (q31_t)0x4abf8043, (q31_t)0xc0e8b190, (q31_t)0x4ab31cc1, (q31_t)0xc0e69686,
+    (q31_t)0x4aa6b8d5, (q31_t)0xc0e47deb, (q31_t)0x4a9a5480, (q31_t)0xc0e267be,
+    (q31_t)0x4a8defc3, (q31_t)0xc0e05401, (q31_t)0x4a818a9d, (q31_t)0xc0de42b2,
+    (q31_t)0x4a752510, (q31_t)0xc0dc33d2, (q31_t)0x4a68bf1b, (q31_t)0xc0da2762,
+    (q31_t)0x4a5c58c0, (q31_t)0xc0d81d61, (q31_t)0x4a4ff1fe, (q31_t)0xc0d615cf,
+    (q31_t)0x4a438ad7, (q31_t)0xc0d410ad, (q31_t)0x4a37234a, (q31_t)0xc0d20dfa,
+    (q31_t)0x4a2abb59, (q31_t)0xc0d00db6, (q31_t)0x4a1e5303, (q31_t)0xc0ce0fe3,
+    (q31_t)0x4a11ea49, (q31_t)0xc0cc147f, (q31_t)0x4a05812c, (q31_t)0xc0ca1b8a,
+    (q31_t)0x49f917ac, (q31_t)0xc0c82506, (q31_t)0x49ecadc9, (q31_t)0xc0c630f2,
+    (q31_t)0x49e04385, (q31_t)0xc0c43f4d, (q31_t)0x49d3d8df, (q31_t)0xc0c25019,
+    (q31_t)0x49c76dd8, (q31_t)0xc0c06355, (q31_t)0x49bb0271, (q31_t)0xc0be7901,
+    (q31_t)0x49ae96aa, (q31_t)0xc0bc911d, (q31_t)0x49a22a83, (q31_t)0xc0baabaa,
+    (q31_t)0x4995bdfd, (q31_t)0xc0b8c8a7, (q31_t)0x49895118, (q31_t)0xc0b6e815,
+    (q31_t)0x497ce3d5, (q31_t)0xc0b509f3, (q31_t)0x49707635, (q31_t)0xc0b32e42,
+    (q31_t)0x49640837, (q31_t)0xc0b15502, (q31_t)0x495799dd, (q31_t)0xc0af7e33,
+    (q31_t)0x494b2b27, (q31_t)0xc0ada9d4, (q31_t)0x493ebc14, (q31_t)0xc0abd7e6,
+    (q31_t)0x49324ca7, (q31_t)0xc0aa086a, (q31_t)0x4925dcdf, (q31_t)0xc0a83b5e,
+    (q31_t)0x49196cbc, (q31_t)0xc0a670c4, (q31_t)0x490cfc40, (q31_t)0xc0a4a89b,
+    (q31_t)0x49008b6a, (q31_t)0xc0a2e2e3, (q31_t)0x48f41a3c, (q31_t)0xc0a11f9d,
+    (q31_t)0x48e7a8b5, (q31_t)0xc09f5ec8, (q31_t)0x48db36d6, (q31_t)0xc09da065,
+    (q31_t)0x48cec4a0, (q31_t)0xc09be473, (q31_t)0x48c25213, (q31_t)0xc09a2af3,
+    (q31_t)0x48b5df30, (q31_t)0xc09873e4, (q31_t)0x48a96bf6, (q31_t)0xc096bf48,
+    (q31_t)0x489cf867, (q31_t)0xc0950d1d, (q31_t)0x48908483, (q31_t)0xc0935d64,
+    (q31_t)0x4884104b, (q31_t)0xc091b01d, (q31_t)0x48779bbe, (q31_t)0xc0900548,
+    (q31_t)0x486b26de, (q31_t)0xc08e5ce5, (q31_t)0x485eb1ab, (q31_t)0xc08cb6f5,
+    (q31_t)0x48523c25, (q31_t)0xc08b1376, (q31_t)0x4845c64d, (q31_t)0xc089726a,
+    (q31_t)0x48395024, (q31_t)0xc087d3d0, (q31_t)0x482cd9a9, (q31_t)0xc08637a9,
+    (q31_t)0x482062de, (q31_t)0xc0849df4, (q31_t)0x4813ebc2, (q31_t)0xc08306b2,
+    (q31_t)0x48077457, (q31_t)0xc08171e2, (q31_t)0x47fafc9c, (q31_t)0xc07fdf85,
+    (q31_t)0x47ee8493, (q31_t)0xc07e4f9b, (q31_t)0x47e20c3b, (q31_t)0xc07cc223,
+    (q31_t)0x47d59396, (q31_t)0xc07b371e, (q31_t)0x47c91aa3, (q31_t)0xc079ae8c,
+    (q31_t)0x47bca163, (q31_t)0xc078286e, (q31_t)0x47b027d7, (q31_t)0xc076a4c2,
+    (q31_t)0x47a3adff, (q31_t)0xc0752389, (q31_t)0x479733dc, (q31_t)0xc073a4c3,
+    (q31_t)0x478ab96e, (q31_t)0xc0722871, (q31_t)0x477e3eb5, (q31_t)0xc070ae92,
+    (q31_t)0x4771c3b3, (q31_t)0xc06f3726, (q31_t)0x47654867, (q31_t)0xc06dc22e,
+    (q31_t)0x4758ccd2, (q31_t)0xc06c4fa8, (q31_t)0x474c50f4, (q31_t)0xc06adf97,
+    (q31_t)0x473fd4cf, (q31_t)0xc06971f9, (q31_t)0x47335862, (q31_t)0xc06806ce,
+    (q31_t)0x4726dbae, (q31_t)0xc0669e18, (q31_t)0x471a5eb3, (q31_t)0xc06537d4,
+    (q31_t)0x470de172, (q31_t)0xc063d405, (q31_t)0x470163eb, (q31_t)0xc06272aa,
+    (q31_t)0x46f4e620, (q31_t)0xc06113c2, (q31_t)0x46e86810, (q31_t)0xc05fb74e,
+    (q31_t)0x46dbe9bb, (q31_t)0xc05e5d4e, (q31_t)0x46cf6b23, (q31_t)0xc05d05c3,
+    (q31_t)0x46c2ec48, (q31_t)0xc05bb0ab, (q31_t)0x46b66d29, (q31_t)0xc05a5e07,
+    (q31_t)0x46a9edc9, (q31_t)0xc0590dd8, (q31_t)0x469d6e27, (q31_t)0xc057c01d,
+    (q31_t)0x4690ee44, (q31_t)0xc05674d6, (q31_t)0x46846e1f, (q31_t)0xc0552c03,
+    (q31_t)0x4677edbb, (q31_t)0xc053e5a5, (q31_t)0x466b6d16, (q31_t)0xc052a1bb,
+    (q31_t)0x465eec33, (q31_t)0xc0516045, (q31_t)0x46526b10, (q31_t)0xc0502145,
+    (q31_t)0x4645e9af, (q31_t)0xc04ee4b8, (q31_t)0x46396810, (q31_t)0xc04daaa1,
+    (q31_t)0x462ce634, (q31_t)0xc04c72fe, (q31_t)0x4620641a, (q31_t)0xc04b3dcf,
+    (q31_t)0x4613e1c5, (q31_t)0xc04a0b16, (q31_t)0x46075f33, (q31_t)0xc048dad1,
+    (q31_t)0x45fadc66, (q31_t)0xc047ad01, (q31_t)0x45ee595d, (q31_t)0xc04681a6,
+    (q31_t)0x45e1d61b, (q31_t)0xc04558c0, (q31_t)0x45d5529e, (q31_t)0xc044324f,
+    (q31_t)0x45c8cee7, (q31_t)0xc0430e53, (q31_t)0x45bc4af8, (q31_t)0xc041eccc,
+    (q31_t)0x45afc6d0, (q31_t)0xc040cdba, (q31_t)0x45a3426f, (q31_t)0xc03fb11d,
+    (q31_t)0x4596bdd7, (q31_t)0xc03e96f6, (q31_t)0x458a3908, (q31_t)0xc03d7f44,
+    (q31_t)0x457db403, (q31_t)0xc03c6a07, (q31_t)0x45712ec7, (q31_t)0xc03b573f,
+    (q31_t)0x4564a955, (q31_t)0xc03a46ed, (q31_t)0x455823ae, (q31_t)0xc0393910,
+    (q31_t)0x454b9dd3, (q31_t)0xc0382da8, (q31_t)0x453f17c3, (q31_t)0xc03724b6,
+    (q31_t)0x4532917f, (q31_t)0xc0361e3a, (q31_t)0x45260b08, (q31_t)0xc0351a33,
+    (q31_t)0x4519845e, (q31_t)0xc03418a2, (q31_t)0x450cfd82, (q31_t)0xc0331986,
+    (q31_t)0x45007674, (q31_t)0xc0321ce0, (q31_t)0x44f3ef35, (q31_t)0xc03122b0,
+    (q31_t)0x44e767c5, (q31_t)0xc0302af5, (q31_t)0x44dae024, (q31_t)0xc02f35b1,
+    (q31_t)0x44ce5854, (q31_t)0xc02e42e2, (q31_t)0x44c1d054, (q31_t)0xc02d5289,
+    (q31_t)0x44b54825, (q31_t)0xc02c64a6, (q31_t)0x44a8bfc7, (q31_t)0xc02b7939,
+    (q31_t)0x449c373c, (q31_t)0xc02a9042, (q31_t)0x448fae83, (q31_t)0xc029a9c1,
+    (q31_t)0x4483259d, (q31_t)0xc028c5b6, (q31_t)0x44769c8b, (q31_t)0xc027e421,
+    (q31_t)0x446a134c, (q31_t)0xc0270502, (q31_t)0x445d89e2, (q31_t)0xc0262859,
+    (q31_t)0x4451004d, (q31_t)0xc0254e27, (q31_t)0x4444768d, (q31_t)0xc024766a,
+    (q31_t)0x4437eca4, (q31_t)0xc023a124, (q31_t)0x442b6290, (q31_t)0xc022ce54,
+    (q31_t)0x441ed854, (q31_t)0xc021fdfb, (q31_t)0x44124dee, (q31_t)0xc0213018,
+    (q31_t)0x4405c361, (q31_t)0xc02064ab, (q31_t)0x43f938ac, (q31_t)0xc01f9bb5,
+    (q31_t)0x43ecadcf, (q31_t)0xc01ed535, (q31_t)0x43e022cc, (q31_t)0xc01e112b,
+    (q31_t)0x43d397a3, (q31_t)0xc01d4f99, (q31_t)0x43c70c54, (q31_t)0xc01c907c,
+    (q31_t)0x43ba80df, (q31_t)0xc01bd3d6, (q31_t)0x43adf546, (q31_t)0xc01b19a7,
+    (q31_t)0x43a16988, (q31_t)0xc01a61ee, (q31_t)0x4394dda7, (q31_t)0xc019acac,
+    (q31_t)0x438851a2, (q31_t)0xc018f9e1, (q31_t)0x437bc57b, (q31_t)0xc018498c,
+    (q31_t)0x436f3931, (q31_t)0xc0179bae, (q31_t)0x4362acc5, (q31_t)0xc016f047,
+    (q31_t)0x43562038, (q31_t)0xc0164757, (q31_t)0x43499389, (q31_t)0xc015a0dd,
+    (q31_t)0x433d06bb, (q31_t)0xc014fcda, (q31_t)0x433079cc, (q31_t)0xc0145b4e,
+    (q31_t)0x4323ecbe, (q31_t)0xc013bc39, (q31_t)0x43175f91, (q31_t)0xc0131f9b,
+    (q31_t)0x430ad245, (q31_t)0xc0128574, (q31_t)0x42fe44dc, (q31_t)0xc011edc3,
+    (q31_t)0x42f1b755, (q31_t)0xc011588a, (q31_t)0x42e529b0, (q31_t)0xc010c5c7,
+    (q31_t)0x42d89bf0, (q31_t)0xc010357c, (q31_t)0x42cc0e13, (q31_t)0xc00fa7a8,
+    (q31_t)0x42bf801a, (q31_t)0xc00f1c4a, (q31_t)0x42b2f207, (q31_t)0xc00e9364,
+    (q31_t)0x42a663d8, (q31_t)0xc00e0cf5, (q31_t)0x4299d590, (q31_t)0xc00d88fd,
+    (q31_t)0x428d472e, (q31_t)0xc00d077c, (q31_t)0x4280b8b3, (q31_t)0xc00c8872,
+    (q31_t)0x42742a1f, (q31_t)0xc00c0be0, (q31_t)0x42679b73, (q31_t)0xc00b91c4,
+    (q31_t)0x425b0caf, (q31_t)0xc00b1a20, (q31_t)0x424e7dd4, (q31_t)0xc00aa4f3,
+    (q31_t)0x4241eee2, (q31_t)0xc00a323d, (q31_t)0x42355fd9, (q31_t)0xc009c1ff,
+    (q31_t)0x4228d0bb, (q31_t)0xc0095438, (q31_t)0x421c4188, (q31_t)0xc008e8e8,
+    (q31_t)0x420fb240, (q31_t)0xc008800f, (q31_t)0x420322e3, (q31_t)0xc00819ae,
+    (q31_t)0x41f69373, (q31_t)0xc007b5c4, (q31_t)0x41ea03ef, (q31_t)0xc0075452,
+    (q31_t)0x41dd7459, (q31_t)0xc006f556, (q31_t)0x41d0e4b0, (q31_t)0xc00698d3,
+    (q31_t)0x41c454f5, (q31_t)0xc0063ec6, (q31_t)0x41b7c528, (q31_t)0xc005e731,
+    (q31_t)0x41ab354b, (q31_t)0xc0059214, (q31_t)0x419ea55d, (q31_t)0xc0053f6e,
+    (q31_t)0x4192155f, (q31_t)0xc004ef3f, (q31_t)0x41858552, (q31_t)0xc004a188,
+    (q31_t)0x4178f536, (q31_t)0xc0045648, (q31_t)0x416c650b, (q31_t)0xc0040d80,
+    (q31_t)0x415fd4d2, (q31_t)0xc003c72f, (q31_t)0x4153448c, (q31_t)0xc0038356,
+    (q31_t)0x4146b438, (q31_t)0xc00341f4, (q31_t)0x413a23d8, (q31_t)0xc003030a,
+    (q31_t)0x412d936c, (q31_t)0xc002c697, (q31_t)0x412102f4, (q31_t)0xc0028c9c,
+    (q31_t)0x41147271, (q31_t)0xc0025519, (q31_t)0x4107e1e3, (q31_t)0xc002200d,
+    (q31_t)0x40fb514b, (q31_t)0xc001ed78, (q31_t)0x40eec0aa, (q31_t)0xc001bd5c,
+    (q31_t)0x40e22fff, (q31_t)0xc0018fb6, (q31_t)0x40d59f4c, (q31_t)0xc0016489,
+    (q31_t)0x40c90e90, (q31_t)0xc0013bd3, (q31_t)0x40bc7dcc, (q31_t)0xc0011594,
+    (q31_t)0x40afed02, (q31_t)0xc000f1ce, (q31_t)0x40a35c30, (q31_t)0xc000d07e,
+    (q31_t)0x4096cb58, (q31_t)0xc000b1a7, (q31_t)0x408a3a7b, (q31_t)0xc0009547,
+    (q31_t)0x407da998, (q31_t)0xc0007b5f, (q31_t)0x407118b0, (q31_t)0xc00063ee,
+    (q31_t)0x406487c4, (q31_t)0xc0004ef5, (q31_t)0x4057f6d4, (q31_t)0xc0003c74,
+    (q31_t)0x404b65e1, (q31_t)0xc0002c6a, (q31_t)0x403ed4ea, (q31_t)0xc0001ed8,
+    (q31_t)0x403243f1, (q31_t)0xc00013bd, (q31_t)0x4025b2f7, (q31_t)0xc0000b1a,
+    (q31_t)0x401921fb, (q31_t)0xc00004ef, (q31_t)0x400c90fe, (q31_t)0xc000013c,
+};
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_REALCOEF_Q15)
+/**
+  @par
+  Generation fixed-point realCoefAQ15 array in Q15 format:
+  @par
+  n = 4096
+  <pre>for (i = 0; i < n; i++)
+  {
+     pATable[2 * i]     = 0.5 * ( 1.0 - sin (2 * PI / (double) (2 * n) * (double) i));
+     pATable[2 * i + 1] = 0.5 * (-1.0 * cos (2 * PI / (double) (2 * n) * (double) i));
+  }</pre>
+  @par
+  Convert to fixed point Q15 format
+        round(pATable[i] * pow(2, 15))
+ */
+const q15_t __ALIGNED(4) realCoefAQ15[8192] = {
+    (q15_t)0x4000, (q15_t)0xc000, (q15_t)0x3ff3, (q15_t)0xc000, (q15_t)0x3fe7, (q15_t)0xc000, (q15_t)0x3fda, (q15_t)0xc000,
+    (q15_t)0x3fce, (q15_t)0xc000, (q15_t)0x3fc1, (q15_t)0xc000, (q15_t)0x3fb5, (q15_t)0xc000, (q15_t)0x3fa8, (q15_t)0xc000,
+    (q15_t)0x3f9b, (q15_t)0xc000, (q15_t)0x3f8f, (q15_t)0xc000, (q15_t)0x3f82, (q15_t)0xc000, (q15_t)0x3f76, (q15_t)0xc001,
+    (q15_t)0x3f69, (q15_t)0xc001, (q15_t)0x3f5d, (q15_t)0xc001, (q15_t)0x3f50, (q15_t)0xc001, (q15_t)0x3f44, (q15_t)0xc001,
+    (q15_t)0x3f37, (q15_t)0xc001, (q15_t)0x3f2a, (q15_t)0xc001, (q15_t)0x3f1e, (q15_t)0xc002, (q15_t)0x3f11, (q15_t)0xc002,
+    (q15_t)0x3f05, (q15_t)0xc002, (q15_t)0x3ef8, (q15_t)0xc002, (q15_t)0x3eec, (q15_t)0xc002, (q15_t)0x3edf, (q15_t)0xc003,
+    (q15_t)0x3ed2, (q15_t)0xc003, (q15_t)0x3ec6, (q15_t)0xc003, (q15_t)0x3eb9, (q15_t)0xc003, (q15_t)0x3ead, (q15_t)0xc004,
+    (q15_t)0x3ea0, (q15_t)0xc004, (q15_t)0x3e94, (q15_t)0xc004, (q15_t)0x3e87, (q15_t)0xc004, (q15_t)0x3e7a, (q15_t)0xc005,
+    (q15_t)0x3e6e, (q15_t)0xc005, (q15_t)0x3e61, (q15_t)0xc005, (q15_t)0x3e55, (q15_t)0xc006, (q15_t)0x3e48, (q15_t)0xc006,
+    (q15_t)0x3e3c, (q15_t)0xc006, (q15_t)0x3e2f, (q15_t)0xc007, (q15_t)0x3e23, (q15_t)0xc007, (q15_t)0x3e16, (q15_t)0xc007,
+    (q15_t)0x3e09, (q15_t)0xc008, (q15_t)0x3dfd, (q15_t)0xc008, (q15_t)0x3df0, (q15_t)0xc009, (q15_t)0x3de4, (q15_t)0xc009,
+    (q15_t)0x3dd7, (q15_t)0xc009, (q15_t)0x3dcb, (q15_t)0xc00a, (q15_t)0x3dbe, (q15_t)0xc00a, (q15_t)0x3db2, (q15_t)0xc00b,
+    (q15_t)0x3da5, (q15_t)0xc00b, (q15_t)0x3d98, (q15_t)0xc00c, (q15_t)0x3d8c, (q15_t)0xc00c, (q15_t)0x3d7f, (q15_t)0xc00d,
+    (q15_t)0x3d73, (q15_t)0xc00d, (q15_t)0x3d66, (q15_t)0xc00e, (q15_t)0x3d5a, (q15_t)0xc00e, (q15_t)0x3d4d, (q15_t)0xc00f,
+    (q15_t)0x3d40, (q15_t)0xc00f, (q15_t)0x3d34, (q15_t)0xc010, (q15_t)0x3d27, (q15_t)0xc010, (q15_t)0x3d1b, (q15_t)0xc011,
+    (q15_t)0x3d0e, (q15_t)0xc011, (q15_t)0x3d02, (q15_t)0xc012, (q15_t)0x3cf5, (q15_t)0xc013, (q15_t)0x3ce9, (q15_t)0xc013,
+    (q15_t)0x3cdc, (q15_t)0xc014, (q15_t)0x3cd0, (q15_t)0xc014, (q15_t)0x3cc3, (q15_t)0xc015, (q15_t)0x3cb6, (q15_t)0xc016,
+    (q15_t)0x3caa, (q15_t)0xc016, (q15_t)0x3c9d, (q15_t)0xc017, (q15_t)0x3c91, (q15_t)0xc018, (q15_t)0x3c84, (q15_t)0xc018,
+    (q15_t)0x3c78, (q15_t)0xc019, (q15_t)0x3c6b, (q15_t)0xc01a, (q15_t)0x3c5f, (q15_t)0xc01a, (q15_t)0x3c52, (q15_t)0xc01b,
+    (q15_t)0x3c45, (q15_t)0xc01c, (q15_t)0x3c39, (q15_t)0xc01d, (q15_t)0x3c2c, (q15_t)0xc01d, (q15_t)0x3c20, (q15_t)0xc01e,
+    (q15_t)0x3c13, (q15_t)0xc01f, (q15_t)0x3c07, (q15_t)0xc020, (q15_t)0x3bfa, (q15_t)0xc020, (q15_t)0x3bee, (q15_t)0xc021,
+    (q15_t)0x3be1, (q15_t)0xc022, (q15_t)0x3bd5, (q15_t)0xc023, (q15_t)0x3bc8, (q15_t)0xc024, (q15_t)0x3bbc, (q15_t)0xc024,
+    (q15_t)0x3baf, (q15_t)0xc025, (q15_t)0x3ba2, (q15_t)0xc026, (q15_t)0x3b96, (q15_t)0xc027, (q15_t)0x3b89, (q15_t)0xc028,
+    (q15_t)0x3b7d, (q15_t)0xc029, (q15_t)0x3b70, (q15_t)0xc02a, (q15_t)0x3b64, (q15_t)0xc02b, (q15_t)0x3b57, (q15_t)0xc02b,
+    (q15_t)0x3b4b, (q15_t)0xc02c, (q15_t)0x3b3e, (q15_t)0xc02d, (q15_t)0x3b32, (q15_t)0xc02e, (q15_t)0x3b25, (q15_t)0xc02f,
+    (q15_t)0x3b19, (q15_t)0xc030, (q15_t)0x3b0c, (q15_t)0xc031, (q15_t)0x3b00, (q15_t)0xc032, (q15_t)0x3af3, (q15_t)0xc033,
+    (q15_t)0x3ae6, (q15_t)0xc034, (q15_t)0x3ada, (q15_t)0xc035, (q15_t)0x3acd, (q15_t)0xc036, (q15_t)0x3ac1, (q15_t)0xc037,
+    (q15_t)0x3ab4, (q15_t)0xc038, (q15_t)0x3aa8, (q15_t)0xc039, (q15_t)0x3a9b, (q15_t)0xc03a, (q15_t)0x3a8f, (q15_t)0xc03b,
+    (q15_t)0x3a82, (q15_t)0xc03c, (q15_t)0x3a76, (q15_t)0xc03d, (q15_t)0x3a69, (q15_t)0xc03f, (q15_t)0x3a5d, (q15_t)0xc040,
+    (q15_t)0x3a50, (q15_t)0xc041, (q15_t)0x3a44, (q15_t)0xc042, (q15_t)0x3a37, (q15_t)0xc043, (q15_t)0x3a2b, (q15_t)0xc044,
+    (q15_t)0x3a1e, (q15_t)0xc045, (q15_t)0x3a12, (q15_t)0xc047, (q15_t)0x3a05, (q15_t)0xc048, (q15_t)0x39f9, (q15_t)0xc049,
+    (q15_t)0x39ec, (q15_t)0xc04a, (q15_t)0x39e0, (q15_t)0xc04b, (q15_t)0x39d3, (q15_t)0xc04c, (q15_t)0x39c7, (q15_t)0xc04e,
+    (q15_t)0x39ba, (q15_t)0xc04f, (q15_t)0x39ae, (q15_t)0xc050, (q15_t)0x39a1, (q15_t)0xc051, (q15_t)0x3995, (q15_t)0xc053,
+    (q15_t)0x3988, (q15_t)0xc054, (q15_t)0x397c, (q15_t)0xc055, (q15_t)0x396f, (q15_t)0xc056, (q15_t)0x3963, (q15_t)0xc058,
+    (q15_t)0x3956, (q15_t)0xc059, (q15_t)0x394a, (q15_t)0xc05a, (q15_t)0x393d, (q15_t)0xc05c, (q15_t)0x3931, (q15_t)0xc05d,
+    (q15_t)0x3924, (q15_t)0xc05e, (q15_t)0x3918, (q15_t)0xc060, (q15_t)0x390b, (q15_t)0xc061, (q15_t)0x38ff, (q15_t)0xc062,
+    (q15_t)0x38f2, (q15_t)0xc064, (q15_t)0x38e6, (q15_t)0xc065, (q15_t)0x38d9, (q15_t)0xc067, (q15_t)0x38cd, (q15_t)0xc068,
+    (q15_t)0x38c0, (q15_t)0xc069, (q15_t)0x38b4, (q15_t)0xc06b, (q15_t)0x38a7, (q15_t)0xc06c, (q15_t)0x389b, (q15_t)0xc06e,
+    (q15_t)0x388e, (q15_t)0xc06f, (q15_t)0x3882, (q15_t)0xc071, (q15_t)0x3875, (q15_t)0xc072, (q15_t)0x3869, (q15_t)0xc074,
+    (q15_t)0x385c, (q15_t)0xc075, (q15_t)0x3850, (q15_t)0xc077, (q15_t)0x3843, (q15_t)0xc078, (q15_t)0x3837, (q15_t)0xc07a,
+    (q15_t)0x382a, (q15_t)0xc07b, (q15_t)0x381e, (q15_t)0xc07d, (q15_t)0x3811, (q15_t)0xc07e, (q15_t)0x3805, (q15_t)0xc080,
+    (q15_t)0x37f9, (q15_t)0xc081, (q15_t)0x37ec, (q15_t)0xc083, (q15_t)0x37e0, (q15_t)0xc085, (q15_t)0x37d3, (q15_t)0xc086,
+    (q15_t)0x37c7, (q15_t)0xc088, (q15_t)0x37ba, (q15_t)0xc089, (q15_t)0x37ae, (q15_t)0xc08b, (q15_t)0x37a1, (q15_t)0xc08d,
+    (q15_t)0x3795, (q15_t)0xc08e, (q15_t)0x3788, (q15_t)0xc090, (q15_t)0x377c, (q15_t)0xc092, (q15_t)0x376f, (q15_t)0xc093,
+    (q15_t)0x3763, (q15_t)0xc095, (q15_t)0x3757, (q15_t)0xc097, (q15_t)0x374a, (q15_t)0xc098, (q15_t)0x373e, (q15_t)0xc09a,
+    (q15_t)0x3731, (q15_t)0xc09c, (q15_t)0x3725, (q15_t)0xc09e, (q15_t)0x3718, (q15_t)0xc09f, (q15_t)0x370c, (q15_t)0xc0a1,
+    (q15_t)0x36ff, (q15_t)0xc0a3, (q15_t)0x36f3, (q15_t)0xc0a5, (q15_t)0x36e7, (q15_t)0xc0a6, (q15_t)0x36da, (q15_t)0xc0a8,
+    (q15_t)0x36ce, (q15_t)0xc0aa, (q15_t)0x36c1, (q15_t)0xc0ac, (q15_t)0x36b5, (q15_t)0xc0ae, (q15_t)0x36a8, (q15_t)0xc0af,
+    (q15_t)0x369c, (q15_t)0xc0b1, (q15_t)0x3690, (q15_t)0xc0b3, (q15_t)0x3683, (q15_t)0xc0b5, (q15_t)0x3677, (q15_t)0xc0b7,
+    (q15_t)0x366a, (q15_t)0xc0b9, (q15_t)0x365e, (q15_t)0xc0bb, (q15_t)0x3651, (q15_t)0xc0bd, (q15_t)0x3645, (q15_t)0xc0be,
+    (q15_t)0x3639, (q15_t)0xc0c0, (q15_t)0x362c, (q15_t)0xc0c2, (q15_t)0x3620, (q15_t)0xc0c4, (q15_t)0x3613, (q15_t)0xc0c6,
+    (q15_t)0x3607, (q15_t)0xc0c8, (q15_t)0x35fa, (q15_t)0xc0ca, (q15_t)0x35ee, (q15_t)0xc0cc, (q15_t)0x35e2, (q15_t)0xc0ce,
+    (q15_t)0x35d5, (q15_t)0xc0d0, (q15_t)0x35c9, (q15_t)0xc0d2, (q15_t)0x35bc, (q15_t)0xc0d4, (q15_t)0x35b0, (q15_t)0xc0d6,
+    (q15_t)0x35a4, (q15_t)0xc0d8, (q15_t)0x3597, (q15_t)0xc0da, (q15_t)0x358b, (q15_t)0xc0dc, (q15_t)0x357e, (q15_t)0xc0de,
+    (q15_t)0x3572, (q15_t)0xc0e0, (q15_t)0x3566, (q15_t)0xc0e2, (q15_t)0x3559, (q15_t)0xc0e4, (q15_t)0x354d, (q15_t)0xc0e7,
+    (q15_t)0x3540, (q15_t)0xc0e9, (q15_t)0x3534, (q15_t)0xc0eb, (q15_t)0x3528, (q15_t)0xc0ed, (q15_t)0x351b, (q15_t)0xc0ef,
+    (q15_t)0x350f, (q15_t)0xc0f1, (q15_t)0x3503, (q15_t)0xc0f3, (q15_t)0x34f6, (q15_t)0xc0f6, (q15_t)0x34ea, (q15_t)0xc0f8,
+    (q15_t)0x34dd, (q15_t)0xc0fa, (q15_t)0x34d1, (q15_t)0xc0fc, (q15_t)0x34c5, (q15_t)0xc0fe, (q15_t)0x34b8, (q15_t)0xc100,
+    (q15_t)0x34ac, (q15_t)0xc103, (q15_t)0x34a0, (q15_t)0xc105, (q15_t)0x3493, (q15_t)0xc107, (q15_t)0x3487, (q15_t)0xc109,
+    (q15_t)0x347b, (q15_t)0xc10c, (q15_t)0x346e, (q15_t)0xc10e, (q15_t)0x3462, (q15_t)0xc110, (q15_t)0x3455, (q15_t)0xc113,
+    (q15_t)0x3449, (q15_t)0xc115, (q15_t)0x343d, (q15_t)0xc117, (q15_t)0x3430, (q15_t)0xc119, (q15_t)0x3424, (q15_t)0xc11c,
+    (q15_t)0x3418, (q15_t)0xc11e, (q15_t)0x340b, (q15_t)0xc120, (q15_t)0x33ff, (q15_t)0xc123, (q15_t)0x33f3, (q15_t)0xc125,
+    (q15_t)0x33e6, (q15_t)0xc128, (q15_t)0x33da, (q15_t)0xc12a, (q15_t)0x33ce, (q15_t)0xc12c, (q15_t)0x33c1, (q15_t)0xc12f,
+    (q15_t)0x33b5, (q15_t)0xc131, (q15_t)0x33a9, (q15_t)0xc134, (q15_t)0x339c, (q15_t)0xc136, (q15_t)0x3390, (q15_t)0xc138,
+    (q15_t)0x3384, (q15_t)0xc13b, (q15_t)0x3377, (q15_t)0xc13d, (q15_t)0x336b, (q15_t)0xc140, (q15_t)0x335f, (q15_t)0xc142,
+    (q15_t)0x3352, (q15_t)0xc145, (q15_t)0x3346, (q15_t)0xc147, (q15_t)0x333a, (q15_t)0xc14a, (q15_t)0x332d, (q15_t)0xc14c,
+    (q15_t)0x3321, (q15_t)0xc14f, (q15_t)0x3315, (q15_t)0xc151, (q15_t)0x3308, (q15_t)0xc154, (q15_t)0x32fc, (q15_t)0xc156,
+    (q15_t)0x32f0, (q15_t)0xc159, (q15_t)0x32e4, (q15_t)0xc15b, (q15_t)0x32d7, (q15_t)0xc15e, (q15_t)0x32cb, (q15_t)0xc161,
+    (q15_t)0x32bf, (q15_t)0xc163, (q15_t)0x32b2, (q15_t)0xc166, (q15_t)0x32a6, (q15_t)0xc168, (q15_t)0x329a, (q15_t)0xc16b,
+    (q15_t)0x328e, (q15_t)0xc16e, (q15_t)0x3281, (q15_t)0xc170, (q15_t)0x3275, (q15_t)0xc173, (q15_t)0x3269, (q15_t)0xc176,
+    (q15_t)0x325c, (q15_t)0xc178, (q15_t)0x3250, (q15_t)0xc17b, (q15_t)0x3244, (q15_t)0xc17e, (q15_t)0x3238, (q15_t)0xc180,
+    (q15_t)0x322b, (q15_t)0xc183, (q15_t)0x321f, (q15_t)0xc186, (q15_t)0x3213, (q15_t)0xc189, (q15_t)0x3207, (q15_t)0xc18b,
+    (q15_t)0x31fa, (q15_t)0xc18e, (q15_t)0x31ee, (q15_t)0xc191, (q15_t)0x31e2, (q15_t)0xc194, (q15_t)0x31d5, (q15_t)0xc196,
+    (q15_t)0x31c9, (q15_t)0xc199, (q15_t)0x31bd, (q15_t)0xc19c, (q15_t)0x31b1, (q15_t)0xc19f, (q15_t)0x31a4, (q15_t)0xc1a2,
+    (q15_t)0x3198, (q15_t)0xc1a4, (q15_t)0x318c, (q15_t)0xc1a7, (q15_t)0x3180, (q15_t)0xc1aa, (q15_t)0x3174, (q15_t)0xc1ad,
+    (q15_t)0x3167, (q15_t)0xc1b0, (q15_t)0x315b, (q15_t)0xc1b3, (q15_t)0x314f, (q15_t)0xc1b6, (q15_t)0x3143, (q15_t)0xc1b8,
+    (q15_t)0x3136, (q15_t)0xc1bb, (q15_t)0x312a, (q15_t)0xc1be, (q15_t)0x311e, (q15_t)0xc1c1, (q15_t)0x3112, (q15_t)0xc1c4,
+    (q15_t)0x3105, (q15_t)0xc1c7, (q15_t)0x30f9, (q15_t)0xc1ca, (q15_t)0x30ed, (q15_t)0xc1cd, (q15_t)0x30e1, (q15_t)0xc1d0,
+    (q15_t)0x30d5, (q15_t)0xc1d3, (q15_t)0x30c8, (q15_t)0xc1d6, (q15_t)0x30bc, (q15_t)0xc1d9, (q15_t)0x30b0, (q15_t)0xc1dc,
+    (q15_t)0x30a4, (q15_t)0xc1df, (q15_t)0x3098, (q15_t)0xc1e2, (q15_t)0x308b, (q15_t)0xc1e5, (q15_t)0x307f, (q15_t)0xc1e8,
+    (q15_t)0x3073, (q15_t)0xc1eb, (q15_t)0x3067, (q15_t)0xc1ee, (q15_t)0x305b, (q15_t)0xc1f1, (q15_t)0x304e, (q15_t)0xc1f4,
+    (q15_t)0x3042, (q15_t)0xc1f7, (q15_t)0x3036, (q15_t)0xc1fa, (q15_t)0x302a, (q15_t)0xc1fd, (q15_t)0x301e, (q15_t)0xc201,
+    (q15_t)0x3012, (q15_t)0xc204, (q15_t)0x3005, (q15_t)0xc207, (q15_t)0x2ff9, (q15_t)0xc20a, (q15_t)0x2fed, (q15_t)0xc20d,
+    (q15_t)0x2fe1, (q15_t)0xc210, (q15_t)0x2fd5, (q15_t)0xc213, (q15_t)0x2fc9, (q15_t)0xc217, (q15_t)0x2fbc, (q15_t)0xc21a,
+    (q15_t)0x2fb0, (q15_t)0xc21d, (q15_t)0x2fa4, (q15_t)0xc220, (q15_t)0x2f98, (q15_t)0xc223, (q15_t)0x2f8c, (q15_t)0xc227,
+    (q15_t)0x2f80, (q15_t)0xc22a, (q15_t)0x2f74, (q15_t)0xc22d, (q15_t)0x2f67, (q15_t)0xc230, (q15_t)0x2f5b, (q15_t)0xc234,
+    (q15_t)0x2f4f, (q15_t)0xc237, (q15_t)0x2f43, (q15_t)0xc23a, (q15_t)0x2f37, (q15_t)0xc23e, (q15_t)0x2f2b, (q15_t)0xc241,
+    (q15_t)0x2f1f, (q15_t)0xc244, (q15_t)0x2f13, (q15_t)0xc247, (q15_t)0x2f06, (q15_t)0xc24b, (q15_t)0x2efa, (q15_t)0xc24e,
+    (q15_t)0x2eee, (q15_t)0xc251, (q15_t)0x2ee2, (q15_t)0xc255, (q15_t)0x2ed6, (q15_t)0xc258, (q15_t)0x2eca, (q15_t)0xc25c,
+    (q15_t)0x2ebe, (q15_t)0xc25f, (q15_t)0x2eb2, (q15_t)0xc262, (q15_t)0x2ea6, (q15_t)0xc266, (q15_t)0x2e99, (q15_t)0xc269,
+    (q15_t)0x2e8d, (q15_t)0xc26d, (q15_t)0x2e81, (q15_t)0xc270, (q15_t)0x2e75, (q15_t)0xc273, (q15_t)0x2e69, (q15_t)0xc277,
+    (q15_t)0x2e5d, (q15_t)0xc27a, (q15_t)0x2e51, (q15_t)0xc27e, (q15_t)0x2e45, (q15_t)0xc281, (q15_t)0x2e39, (q15_t)0xc285,
+    (q15_t)0x2e2d, (q15_t)0xc288, (q15_t)0x2e21, (q15_t)0xc28c, (q15_t)0x2e15, (q15_t)0xc28f, (q15_t)0x2e09, (q15_t)0xc293,
+    (q15_t)0x2dfc, (q15_t)0xc296, (q15_t)0x2df0, (q15_t)0xc29a, (q15_t)0x2de4, (q15_t)0xc29d, (q15_t)0x2dd8, (q15_t)0xc2a1,
+    (q15_t)0x2dcc, (q15_t)0xc2a5, (q15_t)0x2dc0, (q15_t)0xc2a8, (q15_t)0x2db4, (q15_t)0xc2ac, (q15_t)0x2da8, (q15_t)0xc2af,
+    (q15_t)0x2d9c, (q15_t)0xc2b3, (q15_t)0x2d90, (q15_t)0xc2b7, (q15_t)0x2d84, (q15_t)0xc2ba, (q15_t)0x2d78, (q15_t)0xc2be,
+    (q15_t)0x2d6c, (q15_t)0xc2c1, (q15_t)0x2d60, (q15_t)0xc2c5, (q15_t)0x2d54, (q15_t)0xc2c9, (q15_t)0x2d48, (q15_t)0xc2cc,
+    (q15_t)0x2d3c, (q15_t)0xc2d0, (q15_t)0x2d30, (q15_t)0xc2d4, (q15_t)0x2d24, (q15_t)0xc2d8, (q15_t)0x2d18, (q15_t)0xc2db,
+    (q15_t)0x2d0c, (q15_t)0xc2df, (q15_t)0x2d00, (q15_t)0xc2e3, (q15_t)0x2cf4, (q15_t)0xc2e6, (q15_t)0x2ce8, (q15_t)0xc2ea,
+    (q15_t)0x2cdc, (q15_t)0xc2ee, (q15_t)0x2cd0, (q15_t)0xc2f2, (q15_t)0x2cc4, (q15_t)0xc2f5, (q15_t)0x2cb8, (q15_t)0xc2f9,
+    (q15_t)0x2cac, (q15_t)0xc2fd, (q15_t)0x2ca0, (q15_t)0xc301, (q15_t)0x2c94, (q15_t)0xc305, (q15_t)0x2c88, (q15_t)0xc308,
+    (q15_t)0x2c7c, (q15_t)0xc30c, (q15_t)0x2c70, (q15_t)0xc310, (q15_t)0x2c64, (q15_t)0xc314, (q15_t)0x2c58, (q15_t)0xc318,
+    (q15_t)0x2c4c, (q15_t)0xc31c, (q15_t)0x2c40, (q15_t)0xc320, (q15_t)0x2c34, (q15_t)0xc323, (q15_t)0x2c28, (q15_t)0xc327,
+    (q15_t)0x2c1c, (q15_t)0xc32b, (q15_t)0x2c10, (q15_t)0xc32f, (q15_t)0x2c05, (q15_t)0xc333, (q15_t)0x2bf9, (q15_t)0xc337,
+    (q15_t)0x2bed, (q15_t)0xc33b, (q15_t)0x2be1, (q15_t)0xc33f, (q15_t)0x2bd5, (q15_t)0xc343, (q15_t)0x2bc9, (q15_t)0xc347,
+    (q15_t)0x2bbd, (q15_t)0xc34b, (q15_t)0x2bb1, (q15_t)0xc34f, (q15_t)0x2ba5, (q15_t)0xc353, (q15_t)0x2b99, (q15_t)0xc357,
+    (q15_t)0x2b8d, (q15_t)0xc35b, (q15_t)0x2b81, (q15_t)0xc35f, (q15_t)0x2b75, (q15_t)0xc363, (q15_t)0x2b6a, (q15_t)0xc367,
+    (q15_t)0x2b5e, (q15_t)0xc36b, (q15_t)0x2b52, (q15_t)0xc36f, (q15_t)0x2b46, (q15_t)0xc373, (q15_t)0x2b3a, (q15_t)0xc377,
+    (q15_t)0x2b2e, (q15_t)0xc37b, (q15_t)0x2b22, (q15_t)0xc37f, (q15_t)0x2b16, (q15_t)0xc383, (q15_t)0x2b0a, (q15_t)0xc387,
+    (q15_t)0x2aff, (q15_t)0xc38c, (q15_t)0x2af3, (q15_t)0xc390, (q15_t)0x2ae7, (q15_t)0xc394, (q15_t)0x2adb, (q15_t)0xc398,
+    (q15_t)0x2acf, (q15_t)0xc39c, (q15_t)0x2ac3, (q15_t)0xc3a0, (q15_t)0x2ab7, (q15_t)0xc3a5, (q15_t)0x2aac, (q15_t)0xc3a9,
+    (q15_t)0x2aa0, (q15_t)0xc3ad, (q15_t)0x2a94, (q15_t)0xc3b1, (q15_t)0x2a88, (q15_t)0xc3b5, (q15_t)0x2a7c, (q15_t)0xc3ba,
+    (q15_t)0x2a70, (q15_t)0xc3be, (q15_t)0x2a65, (q15_t)0xc3c2, (q15_t)0x2a59, (q15_t)0xc3c6, (q15_t)0x2a4d, (q15_t)0xc3ca,
+    (q15_t)0x2a41, (q15_t)0xc3cf, (q15_t)0x2a35, (q15_t)0xc3d3, (q15_t)0x2a29, (q15_t)0xc3d7, (q15_t)0x2a1e, (q15_t)0xc3dc,
+    (q15_t)0x2a12, (q15_t)0xc3e0, (q15_t)0x2a06, (q15_t)0xc3e4, (q15_t)0x29fa, (q15_t)0xc3e9, (q15_t)0x29ee, (q15_t)0xc3ed,
+    (q15_t)0x29e3, (q15_t)0xc3f1, (q15_t)0x29d7, (q15_t)0xc3f6, (q15_t)0x29cb, (q15_t)0xc3fa, (q15_t)0x29bf, (q15_t)0xc3fe,
+    (q15_t)0x29b4, (q15_t)0xc403, (q15_t)0x29a8, (q15_t)0xc407, (q15_t)0x299c, (q15_t)0xc40b, (q15_t)0x2990, (q15_t)0xc410,
+    (q15_t)0x2984, (q15_t)0xc414, (q15_t)0x2979, (q15_t)0xc419, (q15_t)0x296d, (q15_t)0xc41d, (q15_t)0x2961, (q15_t)0xc422,
+    (q15_t)0x2955, (q15_t)0xc426, (q15_t)0x294a, (q15_t)0xc42a, (q15_t)0x293e, (q15_t)0xc42f, (q15_t)0x2932, (q15_t)0xc433,
+    (q15_t)0x2926, (q15_t)0xc438, (q15_t)0x291b, (q15_t)0xc43c, (q15_t)0x290f, (q15_t)0xc441, (q15_t)0x2903, (q15_t)0xc445,
+    (q15_t)0x28f7, (q15_t)0xc44a, (q15_t)0x28ec, (q15_t)0xc44e, (q15_t)0x28e0, (q15_t)0xc453, (q15_t)0x28d4, (q15_t)0xc457,
+    (q15_t)0x28c9, (q15_t)0xc45c, (q15_t)0x28bd, (q15_t)0xc461, (q15_t)0x28b1, (q15_t)0xc465, (q15_t)0x28a5, (q15_t)0xc46a,
+    (q15_t)0x289a, (q15_t)0xc46e, (q15_t)0x288e, (q15_t)0xc473, (q15_t)0x2882, (q15_t)0xc478, (q15_t)0x2877, (q15_t)0xc47c,
+    (q15_t)0x286b, (q15_t)0xc481, (q15_t)0x285f, (q15_t)0xc485, (q15_t)0x2854, (q15_t)0xc48a, (q15_t)0x2848, (q15_t)0xc48f,
+    (q15_t)0x283c, (q15_t)0xc493, (q15_t)0x2831, (q15_t)0xc498, (q15_t)0x2825, (q15_t)0xc49d, (q15_t)0x2819, (q15_t)0xc4a1,
+    (q15_t)0x280e, (q15_t)0xc4a6, (q15_t)0x2802, (q15_t)0xc4ab, (q15_t)0x27f6, (q15_t)0xc4b0, (q15_t)0x27eb, (q15_t)0xc4b4,
+    (q15_t)0x27df, (q15_t)0xc4b9, (q15_t)0x27d3, (q15_t)0xc4be, (q15_t)0x27c8, (q15_t)0xc4c2, (q15_t)0x27bc, (q15_t)0xc4c7,
+    (q15_t)0x27b1, (q15_t)0xc4cc, (q15_t)0x27a5, (q15_t)0xc4d1, (q15_t)0x2799, (q15_t)0xc4d6, (q15_t)0x278e, (q15_t)0xc4da,
+    (q15_t)0x2782, (q15_t)0xc4df, (q15_t)0x2777, (q15_t)0xc4e4, (q15_t)0x276b, (q15_t)0xc4e9, (q15_t)0x275f, (q15_t)0xc4ee,
+    (q15_t)0x2754, (q15_t)0xc4f2, (q15_t)0x2748, (q15_t)0xc4f7, (q15_t)0x273d, (q15_t)0xc4fc, (q15_t)0x2731, (q15_t)0xc501,
+    (q15_t)0x2725, (q15_t)0xc506, (q15_t)0x271a, (q15_t)0xc50b, (q15_t)0x270e, (q15_t)0xc510, (q15_t)0x2703, (q15_t)0xc515,
+    (q15_t)0x26f7, (q15_t)0xc51a, (q15_t)0x26ec, (q15_t)0xc51e, (q15_t)0x26e0, (q15_t)0xc523, (q15_t)0x26d4, (q15_t)0xc528,
+    (q15_t)0x26c9, (q15_t)0xc52d, (q15_t)0x26bd, (q15_t)0xc532, (q15_t)0x26b2, (q15_t)0xc537, (q15_t)0x26a6, (q15_t)0xc53c,
+    (q15_t)0x269b, (q15_t)0xc541, (q15_t)0x268f, (q15_t)0xc546, (q15_t)0x2684, (q15_t)0xc54b, (q15_t)0x2678, (q15_t)0xc550,
+    (q15_t)0x266d, (q15_t)0xc555, (q15_t)0x2661, (q15_t)0xc55a, (q15_t)0x2656, (q15_t)0xc55f, (q15_t)0x264a, (q15_t)0xc564,
+    (q15_t)0x263f, (q15_t)0xc569, (q15_t)0x2633, (q15_t)0xc56e, (q15_t)0x2628, (q15_t)0xc573, (q15_t)0x261c, (q15_t)0xc578,
+    (q15_t)0x2611, (q15_t)0xc57e, (q15_t)0x2605, (q15_t)0xc583, (q15_t)0x25fa, (q15_t)0xc588, (q15_t)0x25ee, (q15_t)0xc58d,
+    (q15_t)0x25e3, (q15_t)0xc592, (q15_t)0x25d7, (q15_t)0xc597, (q15_t)0x25cc, (q15_t)0xc59c, (q15_t)0x25c0, (q15_t)0xc5a1,
+    (q15_t)0x25b5, (q15_t)0xc5a7, (q15_t)0x25a9, (q15_t)0xc5ac, (q15_t)0x259e, (q15_t)0xc5b1, (q15_t)0x2592, (q15_t)0xc5b6,
+    (q15_t)0x2587, (q15_t)0xc5bb, (q15_t)0x257c, (q15_t)0xc5c1, (q15_t)0x2570, (q15_t)0xc5c6, (q15_t)0x2565, (q15_t)0xc5cb,
+    (q15_t)0x2559, (q15_t)0xc5d0, (q15_t)0x254e, (q15_t)0xc5d5, (q15_t)0x2542, (q15_t)0xc5db, (q15_t)0x2537, (q15_t)0xc5e0,
+    (q15_t)0x252c, (q15_t)0xc5e5, (q15_t)0x2520, (q15_t)0xc5ea, (q15_t)0x2515, (q15_t)0xc5f0, (q15_t)0x2509, (q15_t)0xc5f5,
+    (q15_t)0x24fe, (q15_t)0xc5fa, (q15_t)0x24f3, (q15_t)0xc600, (q15_t)0x24e7, (q15_t)0xc605, (q15_t)0x24dc, (q15_t)0xc60a,
+    (q15_t)0x24d0, (q15_t)0xc610, (q15_t)0x24c5, (q15_t)0xc615, (q15_t)0x24ba, (q15_t)0xc61a, (q15_t)0x24ae, (q15_t)0xc620,
+    (q15_t)0x24a3, (q15_t)0xc625, (q15_t)0x2498, (q15_t)0xc62a, (q15_t)0x248c, (q15_t)0xc630, (q15_t)0x2481, (q15_t)0xc635,
+    (q15_t)0x2476, (q15_t)0xc63b, (q15_t)0x246a, (q15_t)0xc640, (q15_t)0x245f, (q15_t)0xc645, (q15_t)0x2454, (q15_t)0xc64b,
+    (q15_t)0x2448, (q15_t)0xc650, (q15_t)0x243d, (q15_t)0xc656, (q15_t)0x2432, (q15_t)0xc65b, (q15_t)0x2426, (q15_t)0xc661,
+    (q15_t)0x241b, (q15_t)0xc666, (q15_t)0x2410, (q15_t)0xc66c, (q15_t)0x2404, (q15_t)0xc671, (q15_t)0x23f9, (q15_t)0xc677,
+    (q15_t)0x23ee, (q15_t)0xc67c, (q15_t)0x23e2, (q15_t)0xc682, (q15_t)0x23d7, (q15_t)0xc687, (q15_t)0x23cc, (q15_t)0xc68d,
+    (q15_t)0x23c1, (q15_t)0xc692, (q15_t)0x23b5, (q15_t)0xc698, (q15_t)0x23aa, (q15_t)0xc69d, (q15_t)0x239f, (q15_t)0xc6a3,
+    (q15_t)0x2394, (q15_t)0xc6a8, (q15_t)0x2388, (q15_t)0xc6ae, (q15_t)0x237d, (q15_t)0xc6b4, (q15_t)0x2372, (q15_t)0xc6b9,
+    (q15_t)0x2367, (q15_t)0xc6bf, (q15_t)0x235b, (q15_t)0xc6c5, (q15_t)0x2350, (q15_t)0xc6ca, (q15_t)0x2345, (q15_t)0xc6d0,
+    (q15_t)0x233a, (q15_t)0xc6d5, (q15_t)0x232e, (q15_t)0xc6db, (q15_t)0x2323, (q15_t)0xc6e1, (q15_t)0x2318, (q15_t)0xc6e6,
+    (q15_t)0x230d, (q15_t)0xc6ec, (q15_t)0x2301, (q15_t)0xc6f2, (q15_t)0x22f6, (q15_t)0xc6f7, (q15_t)0x22eb, (q15_t)0xc6fd,
+    (q15_t)0x22e0, (q15_t)0xc703, (q15_t)0x22d5, (q15_t)0xc709, (q15_t)0x22ca, (q15_t)0xc70e, (q15_t)0x22be, (q15_t)0xc714,
+    (q15_t)0x22b3, (q15_t)0xc71a, (q15_t)0x22a8, (q15_t)0xc720, (q15_t)0x229d, (q15_t)0xc725, (q15_t)0x2292, (q15_t)0xc72b,
+    (q15_t)0x2287, (q15_t)0xc731, (q15_t)0x227b, (q15_t)0xc737, (q15_t)0x2270, (q15_t)0xc73d, (q15_t)0x2265, (q15_t)0xc742,
+    (q15_t)0x225a, (q15_t)0xc748, (q15_t)0x224f, (q15_t)0xc74e, (q15_t)0x2244, (q15_t)0xc754, (q15_t)0x2239, (q15_t)0xc75a,
+    (q15_t)0x222d, (q15_t)0xc75f, (q15_t)0x2222, (q15_t)0xc765, (q15_t)0x2217, (q15_t)0xc76b, (q15_t)0x220c, (q15_t)0xc771,
+    (q15_t)0x2201, (q15_t)0xc777, (q15_t)0x21f6, (q15_t)0xc77d, (q15_t)0x21eb, (q15_t)0xc783, (q15_t)0x21e0, (q15_t)0xc789,
+    (q15_t)0x21d5, (q15_t)0xc78f, (q15_t)0x21ca, (q15_t)0xc795, (q15_t)0x21be, (q15_t)0xc79a, (q15_t)0x21b3, (q15_t)0xc7a0,
+    (q15_t)0x21a8, (q15_t)0xc7a6, (q15_t)0x219d, (q15_t)0xc7ac, (q15_t)0x2192, (q15_t)0xc7b2, (q15_t)0x2187, (q15_t)0xc7b8,
+    (q15_t)0x217c, (q15_t)0xc7be, (q15_t)0x2171, (q15_t)0xc7c4, (q15_t)0x2166, (q15_t)0xc7ca, (q15_t)0x215b, (q15_t)0xc7d0,
+    (q15_t)0x2150, (q15_t)0xc7d6, (q15_t)0x2145, (q15_t)0xc7dc, (q15_t)0x213a, (q15_t)0xc7e2, (q15_t)0x212f, (q15_t)0xc7e8,
+    (q15_t)0x2124, (q15_t)0xc7ee, (q15_t)0x2119, (q15_t)0xc7f5, (q15_t)0x210e, (q15_t)0xc7fb, (q15_t)0x2103, (q15_t)0xc801,
+    (q15_t)0x20f8, (q15_t)0xc807, (q15_t)0x20ed, (q15_t)0xc80d, (q15_t)0x20e2, (q15_t)0xc813, (q15_t)0x20d7, (q15_t)0xc819,
+    (q15_t)0x20cc, (q15_t)0xc81f, (q15_t)0x20c1, (q15_t)0xc825, (q15_t)0x20b6, (q15_t)0xc82b, (q15_t)0x20ab, (q15_t)0xc832,
+    (q15_t)0x20a0, (q15_t)0xc838, (q15_t)0x2095, (q15_t)0xc83e, (q15_t)0x208a, (q15_t)0xc844, (q15_t)0x207f, (q15_t)0xc84a,
+    (q15_t)0x2074, (q15_t)0xc850, (q15_t)0x2069, (q15_t)0xc857, (q15_t)0x205e, (q15_t)0xc85d, (q15_t)0x2054, (q15_t)0xc863,
+    (q15_t)0x2049, (q15_t)0xc869, (q15_t)0x203e, (q15_t)0xc870, (q15_t)0x2033, (q15_t)0xc876, (q15_t)0x2028, (q15_t)0xc87c,
+    (q15_t)0x201d, (q15_t)0xc882, (q15_t)0x2012, (q15_t)0xc889, (q15_t)0x2007, (q15_t)0xc88f, (q15_t)0x1ffc, (q15_t)0xc895,
+    (q15_t)0x1ff1, (q15_t)0xc89b, (q15_t)0x1fe7, (q15_t)0xc8a2, (q15_t)0x1fdc, (q15_t)0xc8a8, (q15_t)0x1fd1, (q15_t)0xc8ae,
+    (q15_t)0x1fc6, (q15_t)0xc8b5, (q15_t)0x1fbb, (q15_t)0xc8bb, (q15_t)0x1fb0, (q15_t)0xc8c1, (q15_t)0x1fa5, (q15_t)0xc8c8,
+    (q15_t)0x1f9b, (q15_t)0xc8ce, (q15_t)0x1f90, (q15_t)0xc8d4, (q15_t)0x1f85, (q15_t)0xc8db, (q15_t)0x1f7a, (q15_t)0xc8e1,
+    (q15_t)0x1f6f, (q15_t)0xc8e8, (q15_t)0x1f65, (q15_t)0xc8ee, (q15_t)0x1f5a, (q15_t)0xc8f4, (q15_t)0x1f4f, (q15_t)0xc8fb,
+    (q15_t)0x1f44, (q15_t)0xc901, (q15_t)0x1f39, (q15_t)0xc908, (q15_t)0x1f2f, (q15_t)0xc90e, (q15_t)0x1f24, (q15_t)0xc915,
+    (q15_t)0x1f19, (q15_t)0xc91b, (q15_t)0x1f0e, (q15_t)0xc921, (q15_t)0x1f03, (q15_t)0xc928, (q15_t)0x1ef9, (q15_t)0xc92e,
+    (q15_t)0x1eee, (q15_t)0xc935, (q15_t)0x1ee3, (q15_t)0xc93b, (q15_t)0x1ed8, (q15_t)0xc942, (q15_t)0x1ece, (q15_t)0xc948,
+    (q15_t)0x1ec3, (q15_t)0xc94f, (q15_t)0x1eb8, (q15_t)0xc955, (q15_t)0x1ead, (q15_t)0xc95c, (q15_t)0x1ea3, (q15_t)0xc963,
+    (q15_t)0x1e98, (q15_t)0xc969, (q15_t)0x1e8d, (q15_t)0xc970, (q15_t)0x1e83, (q15_t)0xc976, (q15_t)0x1e78, (q15_t)0xc97d,
+    (q15_t)0x1e6d, (q15_t)0xc983, (q15_t)0x1e62, (q15_t)0xc98a, (q15_t)0x1e58, (q15_t)0xc991, (q15_t)0x1e4d, (q15_t)0xc997,
+    (q15_t)0x1e42, (q15_t)0xc99e, (q15_t)0x1e38, (q15_t)0xc9a4, (q15_t)0x1e2d, (q15_t)0xc9ab, (q15_t)0x1e22, (q15_t)0xc9b2,
+    (q15_t)0x1e18, (q15_t)0xc9b8, (q15_t)0x1e0d, (q15_t)0xc9bf, (q15_t)0x1e02, (q15_t)0xc9c6, (q15_t)0x1df8, (q15_t)0xc9cc,
+    (q15_t)0x1ded, (q15_t)0xc9d3, (q15_t)0x1de2, (q15_t)0xc9da, (q15_t)0x1dd8, (q15_t)0xc9e0, (q15_t)0x1dcd, (q15_t)0xc9e7,
+    (q15_t)0x1dc3, (q15_t)0xc9ee, (q15_t)0x1db8, (q15_t)0xc9f5, (q15_t)0x1dad, (q15_t)0xc9fb, (q15_t)0x1da3, (q15_t)0xca02,
+    (q15_t)0x1d98, (q15_t)0xca09, (q15_t)0x1d8e, (q15_t)0xca10, (q15_t)0x1d83, (q15_t)0xca16, (q15_t)0x1d78, (q15_t)0xca1d,
+    (q15_t)0x1d6e, (q15_t)0xca24, (q15_t)0x1d63, (q15_t)0xca2b, (q15_t)0x1d59, (q15_t)0xca32, (q15_t)0x1d4e, (q15_t)0xca38,
+    (q15_t)0x1d44, (q15_t)0xca3f, (q15_t)0x1d39, (q15_t)0xca46, (q15_t)0x1d2e, (q15_t)0xca4d, (q15_t)0x1d24, (q15_t)0xca54,
+    (q15_t)0x1d19, (q15_t)0xca5b, (q15_t)0x1d0f, (q15_t)0xca61, (q15_t)0x1d04, (q15_t)0xca68, (q15_t)0x1cfa, (q15_t)0xca6f,
+    (q15_t)0x1cef, (q15_t)0xca76, (q15_t)0x1ce5, (q15_t)0xca7d, (q15_t)0x1cda, (q15_t)0xca84, (q15_t)0x1cd0, (q15_t)0xca8b,
+    (q15_t)0x1cc5, (q15_t)0xca92, (q15_t)0x1cbb, (q15_t)0xca99, (q15_t)0x1cb0, (q15_t)0xca9f, (q15_t)0x1ca6, (q15_t)0xcaa6,
+    (q15_t)0x1c9b, (q15_t)0xcaad, (q15_t)0x1c91, (q15_t)0xcab4, (q15_t)0x1c86, (q15_t)0xcabb, (q15_t)0x1c7c, (q15_t)0xcac2,
+    (q15_t)0x1c72, (q15_t)0xcac9, (q15_t)0x1c67, (q15_t)0xcad0, (q15_t)0x1c5d, (q15_t)0xcad7, (q15_t)0x1c52, (q15_t)0xcade,
+    (q15_t)0x1c48, (q15_t)0xcae5, (q15_t)0x1c3d, (q15_t)0xcaec, (q15_t)0x1c33, (q15_t)0xcaf3, (q15_t)0x1c29, (q15_t)0xcafa,
+    (q15_t)0x1c1e, (q15_t)0xcb01, (q15_t)0x1c14, (q15_t)0xcb08, (q15_t)0x1c09, (q15_t)0xcb0f, (q15_t)0x1bff, (q15_t)0xcb16,
+    (q15_t)0x1bf5, (q15_t)0xcb1e, (q15_t)0x1bea, (q15_t)0xcb25, (q15_t)0x1be0, (q15_t)0xcb2c, (q15_t)0x1bd5, (q15_t)0xcb33,
+    (q15_t)0x1bcb, (q15_t)0xcb3a, (q15_t)0x1bc1, (q15_t)0xcb41, (q15_t)0x1bb6, (q15_t)0xcb48, (q15_t)0x1bac, (q15_t)0xcb4f,
+    (q15_t)0x1ba2, (q15_t)0xcb56, (q15_t)0x1b97, (q15_t)0xcb5e, (q15_t)0x1b8d, (q15_t)0xcb65, (q15_t)0x1b83, (q15_t)0xcb6c,
+    (q15_t)0x1b78, (q15_t)0xcb73, (q15_t)0x1b6e, (q15_t)0xcb7a, (q15_t)0x1b64, (q15_t)0xcb81, (q15_t)0x1b59, (q15_t)0xcb89,
+    (q15_t)0x1b4f, (q15_t)0xcb90, (q15_t)0x1b45, (q15_t)0xcb97, (q15_t)0x1b3b, (q15_t)0xcb9e, (q15_t)0x1b30, (q15_t)0xcba5,
+    (q15_t)0x1b26, (q15_t)0xcbad, (q15_t)0x1b1c, (q15_t)0xcbb4, (q15_t)0x1b11, (q15_t)0xcbbb, (q15_t)0x1b07, (q15_t)0xcbc2,
+    (q15_t)0x1afd, (q15_t)0xcbca, (q15_t)0x1af3, (q15_t)0xcbd1, (q15_t)0x1ae8, (q15_t)0xcbd8, (q15_t)0x1ade, (q15_t)0xcbe0,
+    (q15_t)0x1ad4, (q15_t)0xcbe7, (q15_t)0x1aca, (q15_t)0xcbee, (q15_t)0x1abf, (q15_t)0xcbf5, (q15_t)0x1ab5, (q15_t)0xcbfd,
+    (q15_t)0x1aab, (q15_t)0xcc04, (q15_t)0x1aa1, (q15_t)0xcc0b, (q15_t)0x1a97, (q15_t)0xcc13, (q15_t)0x1a8c, (q15_t)0xcc1a,
+    (q15_t)0x1a82, (q15_t)0xcc21, (q15_t)0x1a78, (q15_t)0xcc29, (q15_t)0x1a6e, (q15_t)0xcc30, (q15_t)0x1a64, (q15_t)0xcc38,
+    (q15_t)0x1a5a, (q15_t)0xcc3f, (q15_t)0x1a4f, (q15_t)0xcc46, (q15_t)0x1a45, (q15_t)0xcc4e, (q15_t)0x1a3b, (q15_t)0xcc55,
+    (q15_t)0x1a31, (q15_t)0xcc5d, (q15_t)0x1a27, (q15_t)0xcc64, (q15_t)0x1a1d, (q15_t)0xcc6b, (q15_t)0x1a13, (q15_t)0xcc73,
+    (q15_t)0x1a08, (q15_t)0xcc7a, (q15_t)0x19fe, (q15_t)0xcc82, (q15_t)0x19f4, (q15_t)0xcc89, (q15_t)0x19ea, (q15_t)0xcc91,
+    (q15_t)0x19e0, (q15_t)0xcc98, (q15_t)0x19d6, (q15_t)0xcca0, (q15_t)0x19cc, (q15_t)0xcca7, (q15_t)0x19c2, (q15_t)0xccaf,
+    (q15_t)0x19b8, (q15_t)0xccb6, (q15_t)0x19ae, (q15_t)0xccbe, (q15_t)0x19a4, (q15_t)0xccc5, (q15_t)0x199a, (q15_t)0xcccd,
+    (q15_t)0x198f, (q15_t)0xccd4, (q15_t)0x1985, (q15_t)0xccdc, (q15_t)0x197b, (q15_t)0xcce3, (q15_t)0x1971, (q15_t)0xcceb,
+    (q15_t)0x1967, (q15_t)0xccf3, (q15_t)0x195d, (q15_t)0xccfa, (q15_t)0x1953, (q15_t)0xcd02, (q15_t)0x1949, (q15_t)0xcd09,
+    (q15_t)0x193f, (q15_t)0xcd11, (q15_t)0x1935, (q15_t)0xcd19, (q15_t)0x192b, (q15_t)0xcd20, (q15_t)0x1921, (q15_t)0xcd28,
+    (q15_t)0x1917, (q15_t)0xcd30, (q15_t)0x190d, (q15_t)0xcd37, (q15_t)0x1903, (q15_t)0xcd3f, (q15_t)0x18f9, (q15_t)0xcd46,
+    (q15_t)0x18ef, (q15_t)0xcd4e, (q15_t)0x18e6, (q15_t)0xcd56, (q15_t)0x18dc, (q15_t)0xcd5d, (q15_t)0x18d2, (q15_t)0xcd65,
+    (q15_t)0x18c8, (q15_t)0xcd6d, (q15_t)0x18be, (q15_t)0xcd75, (q15_t)0x18b4, (q15_t)0xcd7c, (q15_t)0x18aa, (q15_t)0xcd84,
+    (q15_t)0x18a0, (q15_t)0xcd8c, (q15_t)0x1896, (q15_t)0xcd93, (q15_t)0x188c, (q15_t)0xcd9b, (q15_t)0x1882, (q15_t)0xcda3,
+    (q15_t)0x1878, (q15_t)0xcdab, (q15_t)0x186f, (q15_t)0xcdb2, (q15_t)0x1865, (q15_t)0xcdba, (q15_t)0x185b, (q15_t)0xcdc2,
+    (q15_t)0x1851, (q15_t)0xcdca, (q15_t)0x1847, (q15_t)0xcdd2, (q15_t)0x183d, (q15_t)0xcdd9, (q15_t)0x1833, (q15_t)0xcde1,
+    (q15_t)0x182a, (q15_t)0xcde9, (q15_t)0x1820, (q15_t)0xcdf1, (q15_t)0x1816, (q15_t)0xcdf9, (q15_t)0x180c, (q15_t)0xce01,
+    (q15_t)0x1802, (q15_t)0xce08, (q15_t)0x17f8, (q15_t)0xce10, (q15_t)0x17ef, (q15_t)0xce18, (q15_t)0x17e5, (q15_t)0xce20,
+    (q15_t)0x17db, (q15_t)0xce28, (q15_t)0x17d1, (q15_t)0xce30, (q15_t)0x17c8, (q15_t)0xce38, (q15_t)0x17be, (q15_t)0xce40,
+    (q15_t)0x17b4, (q15_t)0xce47, (q15_t)0x17aa, (q15_t)0xce4f, (q15_t)0x17a0, (q15_t)0xce57, (q15_t)0x1797, (q15_t)0xce5f,
+    (q15_t)0x178d, (q15_t)0xce67, (q15_t)0x1783, (q15_t)0xce6f, (q15_t)0x177a, (q15_t)0xce77, (q15_t)0x1770, (q15_t)0xce7f,
+    (q15_t)0x1766, (q15_t)0xce87, (q15_t)0x175c, (q15_t)0xce8f, (q15_t)0x1753, (q15_t)0xce97, (q15_t)0x1749, (q15_t)0xce9f,
+    (q15_t)0x173f, (q15_t)0xcea7, (q15_t)0x1736, (q15_t)0xceaf, (q15_t)0x172c, (q15_t)0xceb7, (q15_t)0x1722, (q15_t)0xcebf,
+    (q15_t)0x1719, (q15_t)0xcec7, (q15_t)0x170f, (q15_t)0xcecf, (q15_t)0x1705, (q15_t)0xced7, (q15_t)0x16fc, (q15_t)0xcedf,
+    (q15_t)0x16f2, (q15_t)0xcee7, (q15_t)0x16e8, (q15_t)0xceef, (q15_t)0x16df, (q15_t)0xcef7, (q15_t)0x16d5, (q15_t)0xceff,
+    (q15_t)0x16cb, (q15_t)0xcf07, (q15_t)0x16c2, (q15_t)0xcf10, (q15_t)0x16b8, (q15_t)0xcf18, (q15_t)0x16af, (q15_t)0xcf20,
+    (q15_t)0x16a5, (q15_t)0xcf28, (q15_t)0x169b, (q15_t)0xcf30, (q15_t)0x1692, (q15_t)0xcf38, (q15_t)0x1688, (q15_t)0xcf40,
+    (q15_t)0x167f, (q15_t)0xcf48, (q15_t)0x1675, (q15_t)0xcf51, (q15_t)0x166c, (q15_t)0xcf59, (q15_t)0x1662, (q15_t)0xcf61,
+    (q15_t)0x1659, (q15_t)0xcf69, (q15_t)0x164f, (q15_t)0xcf71, (q15_t)0x1645, (q15_t)0xcf79, (q15_t)0x163c, (q15_t)0xcf82,
+    (q15_t)0x1632, (q15_t)0xcf8a, (q15_t)0x1629, (q15_t)0xcf92, (q15_t)0x161f, (q15_t)0xcf9a, (q15_t)0x1616, (q15_t)0xcfa3,
+    (q15_t)0x160c, (q15_t)0xcfab, (q15_t)0x1603, (q15_t)0xcfb3, (q15_t)0x15f9, (q15_t)0xcfbb, (q15_t)0x15f0, (q15_t)0xcfc4,
+    (q15_t)0x15e6, (q15_t)0xcfcc, (q15_t)0x15dd, (q15_t)0xcfd4, (q15_t)0x15d4, (q15_t)0xcfdc, (q15_t)0x15ca, (q15_t)0xcfe5,
+    (q15_t)0x15c1, (q15_t)0xcfed, (q15_t)0x15b7, (q15_t)0xcff5, (q15_t)0x15ae, (q15_t)0xcffe, (q15_t)0x15a4, (q15_t)0xd006,
+    (q15_t)0x159b, (q15_t)0xd00e, (q15_t)0x1592, (q15_t)0xd016, (q15_t)0x1588, (q15_t)0xd01f, (q15_t)0x157f, (q15_t)0xd027,
+    (q15_t)0x1575, (q15_t)0xd030, (q15_t)0x156c, (q15_t)0xd038, (q15_t)0x1563, (q15_t)0xd040, (q15_t)0x1559, (q15_t)0xd049,
+    (q15_t)0x1550, (q15_t)0xd051, (q15_t)0x1547, (q15_t)0xd059, (q15_t)0x153d, (q15_t)0xd062, (q15_t)0x1534, (q15_t)0xd06a,
+    (q15_t)0x152a, (q15_t)0xd073, (q15_t)0x1521, (q15_t)0xd07b, (q15_t)0x1518, (q15_t)0xd083, (q15_t)0x150e, (q15_t)0xd08c,
+    (q15_t)0x1505, (q15_t)0xd094, (q15_t)0x14fc, (q15_t)0xd09d, (q15_t)0x14f3, (q15_t)0xd0a5, (q15_t)0x14e9, (q15_t)0xd0ae,
+    (q15_t)0x14e0, (q15_t)0xd0b6, (q15_t)0x14d7, (q15_t)0xd0bf, (q15_t)0x14cd, (q15_t)0xd0c7, (q15_t)0x14c4, (q15_t)0xd0d0,
+    (q15_t)0x14bb, (q15_t)0xd0d8, (q15_t)0x14b2, (q15_t)0xd0e0, (q15_t)0x14a8, (q15_t)0xd0e9, (q15_t)0x149f, (q15_t)0xd0f2,
+    (q15_t)0x1496, (q15_t)0xd0fa, (q15_t)0x148d, (q15_t)0xd103, (q15_t)0x1483, (q15_t)0xd10b, (q15_t)0x147a, (q15_t)0xd114,
+    (q15_t)0x1471, (q15_t)0xd11c, (q15_t)0x1468, (q15_t)0xd125, (q15_t)0x145f, (q15_t)0xd12d, (q15_t)0x1455, (q15_t)0xd136,
+    (q15_t)0x144c, (q15_t)0xd13e, (q15_t)0x1443, (q15_t)0xd147, (q15_t)0x143a, (q15_t)0xd150, (q15_t)0x1431, (q15_t)0xd158,
+    (q15_t)0x1428, (q15_t)0xd161, (q15_t)0x141e, (q15_t)0xd169, (q15_t)0x1415, (q15_t)0xd172, (q15_t)0x140c, (q15_t)0xd17b,
+    (q15_t)0x1403, (q15_t)0xd183, (q15_t)0x13fa, (q15_t)0xd18c, (q15_t)0x13f1, (q15_t)0xd195, (q15_t)0x13e8, (q15_t)0xd19d,
+    (q15_t)0x13df, (q15_t)0xd1a6, (q15_t)0x13d5, (q15_t)0xd1af, (q15_t)0x13cc, (q15_t)0xd1b7, (q15_t)0x13c3, (q15_t)0xd1c0,
+    (q15_t)0x13ba, (q15_t)0xd1c9, (q15_t)0x13b1, (q15_t)0xd1d1, (q15_t)0x13a8, (q15_t)0xd1da, (q15_t)0x139f, (q15_t)0xd1e3,
+    (q15_t)0x1396, (q15_t)0xd1eb, (q15_t)0x138d, (q15_t)0xd1f4, (q15_t)0x1384, (q15_t)0xd1fd, (q15_t)0x137b, (q15_t)0xd206,
+    (q15_t)0x1372, (q15_t)0xd20e, (q15_t)0x1369, (q15_t)0xd217, (q15_t)0x1360, (q15_t)0xd220, (q15_t)0x1357, (q15_t)0xd229,
+    (q15_t)0x134e, (q15_t)0xd231, (q15_t)0x1345, (q15_t)0xd23a, (q15_t)0x133c, (q15_t)0xd243, (q15_t)0x1333, (q15_t)0xd24c,
+    (q15_t)0x132a, (q15_t)0xd255, (q15_t)0x1321, (q15_t)0xd25d, (q15_t)0x1318, (q15_t)0xd266, (q15_t)0x130f, (q15_t)0xd26f,
+    (q15_t)0x1306, (q15_t)0xd278, (q15_t)0x12fd, (q15_t)0xd281, (q15_t)0x12f4, (q15_t)0xd28a, (q15_t)0x12eb, (q15_t)0xd292,
+    (q15_t)0x12e2, (q15_t)0xd29b, (q15_t)0x12d9, (q15_t)0xd2a4, (q15_t)0x12d1, (q15_t)0xd2ad, (q15_t)0x12c8, (q15_t)0xd2b6,
+    (q15_t)0x12bf, (q15_t)0xd2bf, (q15_t)0x12b6, (q15_t)0xd2c8, (q15_t)0x12ad, (q15_t)0xd2d1, (q15_t)0x12a4, (q15_t)0xd2d9,
+    (q15_t)0x129b, (q15_t)0xd2e2, (q15_t)0x1292, (q15_t)0xd2eb, (q15_t)0x128a, (q15_t)0xd2f4, (q15_t)0x1281, (q15_t)0xd2fd,
+    (q15_t)0x1278, (q15_t)0xd306, (q15_t)0x126f, (q15_t)0xd30f, (q15_t)0x1266, (q15_t)0xd318, (q15_t)0x125d, (q15_t)0xd321,
+    (q15_t)0x1255, (q15_t)0xd32a, (q15_t)0x124c, (q15_t)0xd333, (q15_t)0x1243, (q15_t)0xd33c, (q15_t)0x123a, (q15_t)0xd345,
+    (q15_t)0x1231, (q15_t)0xd34e, (q15_t)0x1229, (q15_t)0xd357, (q15_t)0x1220, (q15_t)0xd360, (q15_t)0x1217, (q15_t)0xd369,
+    (q15_t)0x120e, (q15_t)0xd372, (q15_t)0x1206, (q15_t)0xd37b, (q15_t)0x11fd, (q15_t)0xd384, (q15_t)0x11f4, (q15_t)0xd38d,
+    (q15_t)0x11eb, (q15_t)0xd396, (q15_t)0x11e3, (q15_t)0xd39f, (q15_t)0x11da, (q15_t)0xd3a8, (q15_t)0x11d1, (q15_t)0xd3b1,
+    (q15_t)0x11c9, (q15_t)0xd3ba, (q15_t)0x11c0, (q15_t)0xd3c3, (q15_t)0x11b7, (q15_t)0xd3cc, (q15_t)0x11af, (q15_t)0xd3d5,
+    (q15_t)0x11a6, (q15_t)0xd3df, (q15_t)0x119d, (q15_t)0xd3e8, (q15_t)0x1195, (q15_t)0xd3f1, (q15_t)0x118c, (q15_t)0xd3fa,
+    (q15_t)0x1183, (q15_t)0xd403, (q15_t)0x117b, (q15_t)0xd40c, (q15_t)0x1172, (q15_t)0xd415, (q15_t)0x1169, (q15_t)0xd41e,
+    (q15_t)0x1161, (q15_t)0xd428, (q15_t)0x1158, (q15_t)0xd431, (q15_t)0x1150, (q15_t)0xd43a, (q15_t)0x1147, (q15_t)0xd443,
+    (q15_t)0x113e, (q15_t)0xd44c, (q15_t)0x1136, (q15_t)0xd455, (q15_t)0x112d, (q15_t)0xd45f, (q15_t)0x1125, (q15_t)0xd468,
+    (q15_t)0x111c, (q15_t)0xd471, (q15_t)0x1114, (q15_t)0xd47a, (q15_t)0x110b, (q15_t)0xd483, (q15_t)0x1103, (q15_t)0xd48d,
+    (q15_t)0x10fa, (q15_t)0xd496, (q15_t)0x10f2, (q15_t)0xd49f, (q15_t)0x10e9, (q15_t)0xd4a8, (q15_t)0x10e0, (q15_t)0xd4b2,
+    (q15_t)0x10d8, (q15_t)0xd4bb, (q15_t)0x10d0, (q15_t)0xd4c4, (q15_t)0x10c7, (q15_t)0xd4cd, (q15_t)0x10bf, (q15_t)0xd4d7,
+    (q15_t)0x10b6, (q15_t)0xd4e0, (q15_t)0x10ae, (q15_t)0xd4e9, (q15_t)0x10a5, (q15_t)0xd4f3, (q15_t)0x109d, (q15_t)0xd4fc,
+    (q15_t)0x1094, (q15_t)0xd505, (q15_t)0x108c, (q15_t)0xd50e, (q15_t)0x1083, (q15_t)0xd518, (q15_t)0x107b, (q15_t)0xd521,
+    (q15_t)0x1073, (q15_t)0xd52a, (q15_t)0x106a, (q15_t)0xd534, (q15_t)0x1062, (q15_t)0xd53d, (q15_t)0x1059, (q15_t)0xd547,
+    (q15_t)0x1051, (q15_t)0xd550, (q15_t)0x1049, (q15_t)0xd559, (q15_t)0x1040, (q15_t)0xd563, (q15_t)0x1038, (q15_t)0xd56c,
+    (q15_t)0x1030, (q15_t)0xd575, (q15_t)0x1027, (q15_t)0xd57f, (q15_t)0x101f, (q15_t)0xd588, (q15_t)0x1016, (q15_t)0xd592,
+    (q15_t)0x100e, (q15_t)0xd59b, (q15_t)0x1006, (q15_t)0xd5a4, (q15_t)0xffe, (q15_t)0xd5ae, (q15_t)0xff5, (q15_t)0xd5b7,
+    (q15_t)0xfed, (q15_t)0xd5c1, (q15_t)0xfe5, (q15_t)0xd5ca, (q15_t)0xfdc, (q15_t)0xd5d4, (q15_t)0xfd4, (q15_t)0xd5dd,
+    (q15_t)0xfcc, (q15_t)0xd5e6, (q15_t)0xfc4, (q15_t)0xd5f0, (q15_t)0xfbb, (q15_t)0xd5f9, (q15_t)0xfb3, (q15_t)0xd603,
+    (q15_t)0xfab, (q15_t)0xd60c, (q15_t)0xfa3, (q15_t)0xd616, (q15_t)0xf9a, (q15_t)0xd61f, (q15_t)0xf92, (q15_t)0xd629,
+    (q15_t)0xf8a, (q15_t)0xd632, (q15_t)0xf82, (q15_t)0xd63c, (q15_t)0xf79, (q15_t)0xd645, (q15_t)0xf71, (q15_t)0xd64f,
+    (q15_t)0xf69, (q15_t)0xd659, (q15_t)0xf61, (q15_t)0xd662, (q15_t)0xf59, (q15_t)0xd66c, (q15_t)0xf51, (q15_t)0xd675,
+    (q15_t)0xf48, (q15_t)0xd67f, (q15_t)0xf40, (q15_t)0xd688, (q15_t)0xf38, (q15_t)0xd692, (q15_t)0xf30, (q15_t)0xd69b,
+    (q15_t)0xf28, (q15_t)0xd6a5, (q15_t)0xf20, (q15_t)0xd6af, (q15_t)0xf18, (q15_t)0xd6b8, (q15_t)0xf10, (q15_t)0xd6c2,
+    (q15_t)0xf07, (q15_t)0xd6cb, (q15_t)0xeff, (q15_t)0xd6d5, (q15_t)0xef7, (q15_t)0xd6df, (q15_t)0xeef, (q15_t)0xd6e8,
+    (q15_t)0xee7, (q15_t)0xd6f2, (q15_t)0xedf, (q15_t)0xd6fc, (q15_t)0xed7, (q15_t)0xd705, (q15_t)0xecf, (q15_t)0xd70f,
+    (q15_t)0xec7, (q15_t)0xd719, (q15_t)0xebf, (q15_t)0xd722, (q15_t)0xeb7, (q15_t)0xd72c, (q15_t)0xeaf, (q15_t)0xd736,
+    (q15_t)0xea7, (q15_t)0xd73f, (q15_t)0xe9f, (q15_t)0xd749, (q15_t)0xe97, (q15_t)0xd753, (q15_t)0xe8f, (q15_t)0xd75c,
+    (q15_t)0xe87, (q15_t)0xd766, (q15_t)0xe7f, (q15_t)0xd770, (q15_t)0xe77, (q15_t)0xd77a, (q15_t)0xe6f, (q15_t)0xd783,
+    (q15_t)0xe67, (q15_t)0xd78d, (q15_t)0xe5f, (q15_t)0xd797, (q15_t)0xe57, (q15_t)0xd7a0, (q15_t)0xe4f, (q15_t)0xd7aa,
+    (q15_t)0xe47, (q15_t)0xd7b4, (q15_t)0xe40, (q15_t)0xd7be, (q15_t)0xe38, (q15_t)0xd7c8, (q15_t)0xe30, (q15_t)0xd7d1,
+    (q15_t)0xe28, (q15_t)0xd7db, (q15_t)0xe20, (q15_t)0xd7e5, (q15_t)0xe18, (q15_t)0xd7ef, (q15_t)0xe10, (q15_t)0xd7f8,
+    (q15_t)0xe08, (q15_t)0xd802, (q15_t)0xe01, (q15_t)0xd80c, (q15_t)0xdf9, (q15_t)0xd816, (q15_t)0xdf1, (q15_t)0xd820,
+    (q15_t)0xde9, (q15_t)0xd82a, (q15_t)0xde1, (q15_t)0xd833, (q15_t)0xdd9, (q15_t)0xd83d, (q15_t)0xdd2, (q15_t)0xd847,
+    (q15_t)0xdca, (q15_t)0xd851, (q15_t)0xdc2, (q15_t)0xd85b, (q15_t)0xdba, (q15_t)0xd865, (q15_t)0xdb2, (q15_t)0xd86f,
+    (q15_t)0xdab, (q15_t)0xd878, (q15_t)0xda3, (q15_t)0xd882, (q15_t)0xd9b, (q15_t)0xd88c, (q15_t)0xd93, (q15_t)0xd896,
+    (q15_t)0xd8c, (q15_t)0xd8a0, (q15_t)0xd84, (q15_t)0xd8aa, (q15_t)0xd7c, (q15_t)0xd8b4, (q15_t)0xd75, (q15_t)0xd8be,
+    (q15_t)0xd6d, (q15_t)0xd8c8, (q15_t)0xd65, (q15_t)0xd8d2, (q15_t)0xd5d, (q15_t)0xd8dc, (q15_t)0xd56, (q15_t)0xd8e6,
+    (q15_t)0xd4e, (q15_t)0xd8ef, (q15_t)0xd46, (q15_t)0xd8f9, (q15_t)0xd3f, (q15_t)0xd903, (q15_t)0xd37, (q15_t)0xd90d,
+    (q15_t)0xd30, (q15_t)0xd917, (q15_t)0xd28, (q15_t)0xd921, (q15_t)0xd20, (q15_t)0xd92b, (q15_t)0xd19, (q15_t)0xd935,
+    (q15_t)0xd11, (q15_t)0xd93f, (q15_t)0xd09, (q15_t)0xd949, (q15_t)0xd02, (q15_t)0xd953, (q15_t)0xcfa, (q15_t)0xd95d,
+    (q15_t)0xcf3, (q15_t)0xd967, (q15_t)0xceb, (q15_t)0xd971, (q15_t)0xce3, (q15_t)0xd97b, (q15_t)0xcdc, (q15_t)0xd985,
+    (q15_t)0xcd4, (q15_t)0xd98f, (q15_t)0xccd, (q15_t)0xd99a, (q15_t)0xcc5, (q15_t)0xd9a4, (q15_t)0xcbe, (q15_t)0xd9ae,
+    (q15_t)0xcb6, (q15_t)0xd9b8, (q15_t)0xcaf, (q15_t)0xd9c2, (q15_t)0xca7, (q15_t)0xd9cc, (q15_t)0xca0, (q15_t)0xd9d6,
+    (q15_t)0xc98, (q15_t)0xd9e0, (q15_t)0xc91, (q15_t)0xd9ea, (q15_t)0xc89, (q15_t)0xd9f4, (q15_t)0xc82, (q15_t)0xd9fe,
+    (q15_t)0xc7a, (q15_t)0xda08, (q15_t)0xc73, (q15_t)0xda13, (q15_t)0xc6b, (q15_t)0xda1d, (q15_t)0xc64, (q15_t)0xda27,
+    (q15_t)0xc5d, (q15_t)0xda31, (q15_t)0xc55, (q15_t)0xda3b, (q15_t)0xc4e, (q15_t)0xda45, (q15_t)0xc46, (q15_t)0xda4f,
+    (q15_t)0xc3f, (q15_t)0xda5a, (q15_t)0xc38, (q15_t)0xda64, (q15_t)0xc30, (q15_t)0xda6e, (q15_t)0xc29, (q15_t)0xda78,
+    (q15_t)0xc21, (q15_t)0xda82, (q15_t)0xc1a, (q15_t)0xda8c, (q15_t)0xc13, (q15_t)0xda97, (q15_t)0xc0b, (q15_t)0xdaa1,
+    (q15_t)0xc04, (q15_t)0xdaab, (q15_t)0xbfd, (q15_t)0xdab5, (q15_t)0xbf5, (q15_t)0xdabf, (q15_t)0xbee, (q15_t)0xdaca,
+    (q15_t)0xbe7, (q15_t)0xdad4, (q15_t)0xbe0, (q15_t)0xdade, (q15_t)0xbd8, (q15_t)0xdae8, (q15_t)0xbd1, (q15_t)0xdaf3,
+    (q15_t)0xbca, (q15_t)0xdafd, (q15_t)0xbc2, (q15_t)0xdb07, (q15_t)0xbbb, (q15_t)0xdb11, (q15_t)0xbb4, (q15_t)0xdb1c,
+    (q15_t)0xbad, (q15_t)0xdb26, (q15_t)0xba5, (q15_t)0xdb30, (q15_t)0xb9e, (q15_t)0xdb3b, (q15_t)0xb97, (q15_t)0xdb45,
+    (q15_t)0xb90, (q15_t)0xdb4f, (q15_t)0xb89, (q15_t)0xdb59, (q15_t)0xb81, (q15_t)0xdb64, (q15_t)0xb7a, (q15_t)0xdb6e,
+    (q15_t)0xb73, (q15_t)0xdb78, (q15_t)0xb6c, (q15_t)0xdb83, (q15_t)0xb65, (q15_t)0xdb8d, (q15_t)0xb5e, (q15_t)0xdb97,
+    (q15_t)0xb56, (q15_t)0xdba2, (q15_t)0xb4f, (q15_t)0xdbac, (q15_t)0xb48, (q15_t)0xdbb6, (q15_t)0xb41, (q15_t)0xdbc1,
+    (q15_t)0xb3a, (q15_t)0xdbcb, (q15_t)0xb33, (q15_t)0xdbd5, (q15_t)0xb2c, (q15_t)0xdbe0, (q15_t)0xb25, (q15_t)0xdbea,
+    (q15_t)0xb1e, (q15_t)0xdbf5, (q15_t)0xb16, (q15_t)0xdbff, (q15_t)0xb0f, (q15_t)0xdc09, (q15_t)0xb08, (q15_t)0xdc14,
+    (q15_t)0xb01, (q15_t)0xdc1e, (q15_t)0xafa, (q15_t)0xdc29, (q15_t)0xaf3, (q15_t)0xdc33, (q15_t)0xaec, (q15_t)0xdc3d,
+    (q15_t)0xae5, (q15_t)0xdc48, (q15_t)0xade, (q15_t)0xdc52, (q15_t)0xad7, (q15_t)0xdc5d, (q15_t)0xad0, (q15_t)0xdc67,
+    (q15_t)0xac9, (q15_t)0xdc72, (q15_t)0xac2, (q15_t)0xdc7c, (q15_t)0xabb, (q15_t)0xdc86, (q15_t)0xab4, (q15_t)0xdc91,
+    (q15_t)0xaad, (q15_t)0xdc9b, (q15_t)0xaa6, (q15_t)0xdca6, (q15_t)0xa9f, (q15_t)0xdcb0, (q15_t)0xa99, (q15_t)0xdcbb,
+    (q15_t)0xa92, (q15_t)0xdcc5, (q15_t)0xa8b, (q15_t)0xdcd0, (q15_t)0xa84, (q15_t)0xdcda, (q15_t)0xa7d, (q15_t)0xdce5,
+    (q15_t)0xa76, (q15_t)0xdcef, (q15_t)0xa6f, (q15_t)0xdcfa, (q15_t)0xa68, (q15_t)0xdd04, (q15_t)0xa61, (q15_t)0xdd0f,
+    (q15_t)0xa5b, (q15_t)0xdd19, (q15_t)0xa54, (q15_t)0xdd24, (q15_t)0xa4d, (q15_t)0xdd2e, (q15_t)0xa46, (q15_t)0xdd39,
+    (q15_t)0xa3f, (q15_t)0xdd44, (q15_t)0xa38, (q15_t)0xdd4e, (q15_t)0xa32, (q15_t)0xdd59, (q15_t)0xa2b, (q15_t)0xdd63,
+    (q15_t)0xa24, (q15_t)0xdd6e, (q15_t)0xa1d, (q15_t)0xdd78, (q15_t)0xa16, (q15_t)0xdd83, (q15_t)0xa10, (q15_t)0xdd8e,
+    (q15_t)0xa09, (q15_t)0xdd98, (q15_t)0xa02, (q15_t)0xdda3, (q15_t)0x9fb, (q15_t)0xddad, (q15_t)0x9f5, (q15_t)0xddb8,
+    (q15_t)0x9ee, (q15_t)0xddc3, (q15_t)0x9e7, (q15_t)0xddcd, (q15_t)0x9e0, (q15_t)0xddd8, (q15_t)0x9da, (q15_t)0xdde2,
+    (q15_t)0x9d3, (q15_t)0xdded, (q15_t)0x9cc, (q15_t)0xddf8, (q15_t)0x9c6, (q15_t)0xde02, (q15_t)0x9bf, (q15_t)0xde0d,
+    (q15_t)0x9b8, (q15_t)0xde18, (q15_t)0x9b2, (q15_t)0xde22, (q15_t)0x9ab, (q15_t)0xde2d, (q15_t)0x9a4, (q15_t)0xde38,
+    (q15_t)0x99e, (q15_t)0xde42, (q15_t)0x997, (q15_t)0xde4d, (q15_t)0x991, (q15_t)0xde58, (q15_t)0x98a, (q15_t)0xde62,
+    (q15_t)0x983, (q15_t)0xde6d, (q15_t)0x97d, (q15_t)0xde78, (q15_t)0x976, (q15_t)0xde83, (q15_t)0x970, (q15_t)0xde8d,
+    (q15_t)0x969, (q15_t)0xde98, (q15_t)0x963, (q15_t)0xdea3, (q15_t)0x95c, (q15_t)0xdead, (q15_t)0x955, (q15_t)0xdeb8,
+    (q15_t)0x94f, (q15_t)0xdec3, (q15_t)0x948, (q15_t)0xdece, (q15_t)0x942, (q15_t)0xded8, (q15_t)0x93b, (q15_t)0xdee3,
+    (q15_t)0x935, (q15_t)0xdeee, (q15_t)0x92e, (q15_t)0xdef9, (q15_t)0x928, (q15_t)0xdf03, (q15_t)0x921, (q15_t)0xdf0e,
+    (q15_t)0x91b, (q15_t)0xdf19, (q15_t)0x915, (q15_t)0xdf24, (q15_t)0x90e, (q15_t)0xdf2f, (q15_t)0x908, (q15_t)0xdf39,
+    (q15_t)0x901, (q15_t)0xdf44, (q15_t)0x8fb, (q15_t)0xdf4f, (q15_t)0x8f4, (q15_t)0xdf5a, (q15_t)0x8ee, (q15_t)0xdf65,
+    (q15_t)0x8e8, (q15_t)0xdf6f, (q15_t)0x8e1, (q15_t)0xdf7a, (q15_t)0x8db, (q15_t)0xdf85, (q15_t)0x8d4, (q15_t)0xdf90,
+    (q15_t)0x8ce, (q15_t)0xdf9b, (q15_t)0x8c8, (q15_t)0xdfa5, (q15_t)0x8c1, (q15_t)0xdfb0, (q15_t)0x8bb, (q15_t)0xdfbb,
+    (q15_t)0x8b5, (q15_t)0xdfc6, (q15_t)0x8ae, (q15_t)0xdfd1, (q15_t)0x8a8, (q15_t)0xdfdc, (q15_t)0x8a2, (q15_t)0xdfe7,
+    (q15_t)0x89b, (q15_t)0xdff1, (q15_t)0x895, (q15_t)0xdffc, (q15_t)0x88f, (q15_t)0xe007, (q15_t)0x889, (q15_t)0xe012,
+    (q15_t)0x882, (q15_t)0xe01d, (q15_t)0x87c, (q15_t)0xe028, (q15_t)0x876, (q15_t)0xe033, (q15_t)0x870, (q15_t)0xe03e,
+    (q15_t)0x869, (q15_t)0xe049, (q15_t)0x863, (q15_t)0xe054, (q15_t)0x85d, (q15_t)0xe05e, (q15_t)0x857, (q15_t)0xe069,
+    (q15_t)0x850, (q15_t)0xe074, (q15_t)0x84a, (q15_t)0xe07f, (q15_t)0x844, (q15_t)0xe08a, (q15_t)0x83e, (q15_t)0xe095,
+    (q15_t)0x838, (q15_t)0xe0a0, (q15_t)0x832, (q15_t)0xe0ab, (q15_t)0x82b, (q15_t)0xe0b6, (q15_t)0x825, (q15_t)0xe0c1,
+    (q15_t)0x81f, (q15_t)0xe0cc, (q15_t)0x819, (q15_t)0xe0d7, (q15_t)0x813, (q15_t)0xe0e2, (q15_t)0x80d, (q15_t)0xe0ed,
+    (q15_t)0x807, (q15_t)0xe0f8, (q15_t)0x801, (q15_t)0xe103, (q15_t)0x7fb, (q15_t)0xe10e, (q15_t)0x7f5, (q15_t)0xe119,
+    (q15_t)0x7ee, (q15_t)0xe124, (q15_t)0x7e8, (q15_t)0xe12f, (q15_t)0x7e2, (q15_t)0xe13a, (q15_t)0x7dc, (q15_t)0xe145,
+    (q15_t)0x7d6, (q15_t)0xe150, (q15_t)0x7d0, (q15_t)0xe15b, (q15_t)0x7ca, (q15_t)0xe166, (q15_t)0x7c4, (q15_t)0xe171,
+    (q15_t)0x7be, (q15_t)0xe17c, (q15_t)0x7b8, (q15_t)0xe187, (q15_t)0x7b2, (q15_t)0xe192, (q15_t)0x7ac, (q15_t)0xe19d,
+    (q15_t)0x7a6, (q15_t)0xe1a8, (q15_t)0x7a0, (q15_t)0xe1b3, (q15_t)0x79a, (q15_t)0xe1be, (q15_t)0x795, (q15_t)0xe1ca,
+    (q15_t)0x78f, (q15_t)0xe1d5, (q15_t)0x789, (q15_t)0xe1e0, (q15_t)0x783, (q15_t)0xe1eb, (q15_t)0x77d, (q15_t)0xe1f6,
+    (q15_t)0x777, (q15_t)0xe201, (q15_t)0x771, (q15_t)0xe20c, (q15_t)0x76b, (q15_t)0xe217, (q15_t)0x765, (q15_t)0xe222,
+    (q15_t)0x75f, (q15_t)0xe22d, (q15_t)0x75a, (q15_t)0xe239, (q15_t)0x754, (q15_t)0xe244, (q15_t)0x74e, (q15_t)0xe24f,
+    (q15_t)0x748, (q15_t)0xe25a, (q15_t)0x742, (q15_t)0xe265, (q15_t)0x73d, (q15_t)0xe270, (q15_t)0x737, (q15_t)0xe27b,
+    (q15_t)0x731, (q15_t)0xe287, (q15_t)0x72b, (q15_t)0xe292, (q15_t)0x725, (q15_t)0xe29d, (q15_t)0x720, (q15_t)0xe2a8,
+    (q15_t)0x71a, (q15_t)0xe2b3, (q15_t)0x714, (q15_t)0xe2be, (q15_t)0x70e, (q15_t)0xe2ca, (q15_t)0x709, (q15_t)0xe2d5,
+    (q15_t)0x703, (q15_t)0xe2e0, (q15_t)0x6fd, (q15_t)0xe2eb, (q15_t)0x6f7, (q15_t)0xe2f6, (q15_t)0x6f2, (q15_t)0xe301,
+    (q15_t)0x6ec, (q15_t)0xe30d, (q15_t)0x6e6, (q15_t)0xe318, (q15_t)0x6e1, (q15_t)0xe323, (q15_t)0x6db, (q15_t)0xe32e,
+    (q15_t)0x6d5, (q15_t)0xe33a, (q15_t)0x6d0, (q15_t)0xe345, (q15_t)0x6ca, (q15_t)0xe350, (q15_t)0x6c5, (q15_t)0xe35b,
+    (q15_t)0x6bf, (q15_t)0xe367, (q15_t)0x6b9, (q15_t)0xe372, (q15_t)0x6b4, (q15_t)0xe37d, (q15_t)0x6ae, (q15_t)0xe388,
+    (q15_t)0x6a8, (q15_t)0xe394, (q15_t)0x6a3, (q15_t)0xe39f, (q15_t)0x69d, (q15_t)0xe3aa, (q15_t)0x698, (q15_t)0xe3b5,
+    (q15_t)0x692, (q15_t)0xe3c1, (q15_t)0x68d, (q15_t)0xe3cc, (q15_t)0x687, (q15_t)0xe3d7, (q15_t)0x682, (q15_t)0xe3e2,
+    (q15_t)0x67c, (q15_t)0xe3ee, (q15_t)0x677, (q15_t)0xe3f9, (q15_t)0x671, (q15_t)0xe404, (q15_t)0x66c, (q15_t)0xe410,
+    (q15_t)0x666, (q15_t)0xe41b, (q15_t)0x661, (q15_t)0xe426, (q15_t)0x65b, (q15_t)0xe432, (q15_t)0x656, (q15_t)0xe43d,
+    (q15_t)0x650, (q15_t)0xe448, (q15_t)0x64b, (q15_t)0xe454, (q15_t)0x645, (q15_t)0xe45f, (q15_t)0x640, (q15_t)0xe46a,
+    (q15_t)0x63b, (q15_t)0xe476, (q15_t)0x635, (q15_t)0xe481, (q15_t)0x630, (q15_t)0xe48c, (q15_t)0x62a, (q15_t)0xe498,
+    (q15_t)0x625, (q15_t)0xe4a3, (q15_t)0x620, (q15_t)0xe4ae, (q15_t)0x61a, (q15_t)0xe4ba, (q15_t)0x615, (q15_t)0xe4c5,
+    (q15_t)0x610, (q15_t)0xe4d0, (q15_t)0x60a, (q15_t)0xe4dc, (q15_t)0x605, (q15_t)0xe4e7, (q15_t)0x600, (q15_t)0xe4f3,
+    (q15_t)0x5fa, (q15_t)0xe4fe, (q15_t)0x5f5, (q15_t)0xe509, (q15_t)0x5f0, (q15_t)0xe515, (q15_t)0x5ea, (q15_t)0xe520,
+    (q15_t)0x5e5, (q15_t)0xe52c, (q15_t)0x5e0, (q15_t)0xe537, (q15_t)0x5db, (q15_t)0xe542, (q15_t)0x5d5, (q15_t)0xe54e,
+    (q15_t)0x5d0, (q15_t)0xe559, (q15_t)0x5cb, (q15_t)0xe565, (q15_t)0x5c6, (q15_t)0xe570, (q15_t)0x5c1, (q15_t)0xe57c,
+    (q15_t)0x5bb, (q15_t)0xe587, (q15_t)0x5b6, (q15_t)0xe592, (q15_t)0x5b1, (q15_t)0xe59e, (q15_t)0x5ac, (q15_t)0xe5a9,
+    (q15_t)0x5a7, (q15_t)0xe5b5, (q15_t)0x5a1, (q15_t)0xe5c0, (q15_t)0x59c, (q15_t)0xe5cc, (q15_t)0x597, (q15_t)0xe5d7,
+    (q15_t)0x592, (q15_t)0xe5e3, (q15_t)0x58d, (q15_t)0xe5ee, (q15_t)0x588, (q15_t)0xe5fa, (q15_t)0x583, (q15_t)0xe605,
+    (q15_t)0x57e, (q15_t)0xe611, (q15_t)0x578, (q15_t)0xe61c, (q15_t)0x573, (q15_t)0xe628, (q15_t)0x56e, (q15_t)0xe633,
+    (q15_t)0x569, (q15_t)0xe63f, (q15_t)0x564, (q15_t)0xe64a, (q15_t)0x55f, (q15_t)0xe656, (q15_t)0x55a, (q15_t)0xe661,
+    (q15_t)0x555, (q15_t)0xe66d, (q15_t)0x550, (q15_t)0xe678, (q15_t)0x54b, (q15_t)0xe684, (q15_t)0x546, (q15_t)0xe68f,
+    (q15_t)0x541, (q15_t)0xe69b, (q15_t)0x53c, (q15_t)0xe6a6, (q15_t)0x537, (q15_t)0xe6b2, (q15_t)0x532, (q15_t)0xe6bd,
+    (q15_t)0x52d, (q15_t)0xe6c9, (q15_t)0x528, (q15_t)0xe6d4, (q15_t)0x523, (q15_t)0xe6e0, (q15_t)0x51e, (q15_t)0xe6ec,
+    (q15_t)0x51a, (q15_t)0xe6f7, (q15_t)0x515, (q15_t)0xe703, (q15_t)0x510, (q15_t)0xe70e, (q15_t)0x50b, (q15_t)0xe71a,
+    (q15_t)0x506, (q15_t)0xe725, (q15_t)0x501, (q15_t)0xe731, (q15_t)0x4fc, (q15_t)0xe73d, (q15_t)0x4f7, (q15_t)0xe748,
+    (q15_t)0x4f2, (q15_t)0xe754, (q15_t)0x4ee, (q15_t)0xe75f, (q15_t)0x4e9, (q15_t)0xe76b, (q15_t)0x4e4, (q15_t)0xe777,
+    (q15_t)0x4df, (q15_t)0xe782, (q15_t)0x4da, (q15_t)0xe78e, (q15_t)0x4d6, (q15_t)0xe799, (q15_t)0x4d1, (q15_t)0xe7a5,
+    (q15_t)0x4cc, (q15_t)0xe7b1, (q15_t)0x4c7, (q15_t)0xe7bc, (q15_t)0x4c2, (q15_t)0xe7c8, (q15_t)0x4be, (q15_t)0xe7d3,
+    (q15_t)0x4b9, (q15_t)0xe7df, (q15_t)0x4b4, (q15_t)0xe7eb, (q15_t)0x4b0, (q15_t)0xe7f6, (q15_t)0x4ab, (q15_t)0xe802,
+    (q15_t)0x4a6, (q15_t)0xe80e, (q15_t)0x4a1, (q15_t)0xe819, (q15_t)0x49d, (q15_t)0xe825, (q15_t)0x498, (q15_t)0xe831,
+    (q15_t)0x493, (q15_t)0xe83c, (q15_t)0x48f, (q15_t)0xe848, (q15_t)0x48a, (q15_t)0xe854, (q15_t)0x485, (q15_t)0xe85f,
+    (q15_t)0x481, (q15_t)0xe86b, (q15_t)0x47c, (q15_t)0xe877, (q15_t)0x478, (q15_t)0xe882, (q15_t)0x473, (q15_t)0xe88e,
+    (q15_t)0x46e, (q15_t)0xe89a, (q15_t)0x46a, (q15_t)0xe8a5, (q15_t)0x465, (q15_t)0xe8b1, (q15_t)0x461, (q15_t)0xe8bd,
+    (q15_t)0x45c, (q15_t)0xe8c9, (q15_t)0x457, (q15_t)0xe8d4, (q15_t)0x453, (q15_t)0xe8e0, (q15_t)0x44e, (q15_t)0xe8ec,
+    (q15_t)0x44a, (q15_t)0xe8f7, (q15_t)0x445, (q15_t)0xe903, (q15_t)0x441, (q15_t)0xe90f, (q15_t)0x43c, (q15_t)0xe91b,
+    (q15_t)0x438, (q15_t)0xe926, (q15_t)0x433, (q15_t)0xe932, (q15_t)0x42f, (q15_t)0xe93e, (q15_t)0x42a, (q15_t)0xe94a,
+    (q15_t)0x426, (q15_t)0xe955, (q15_t)0x422, (q15_t)0xe961, (q15_t)0x41d, (q15_t)0xe96d, (q15_t)0x419, (q15_t)0xe979,
+    (q15_t)0x414, (q15_t)0xe984, (q15_t)0x410, (q15_t)0xe990, (q15_t)0x40b, (q15_t)0xe99c, (q15_t)0x407, (q15_t)0xe9a8,
+    (q15_t)0x403, (q15_t)0xe9b4, (q15_t)0x3fe, (q15_t)0xe9bf, (q15_t)0x3fa, (q15_t)0xe9cb, (q15_t)0x3f6, (q15_t)0xe9d7,
+    (q15_t)0x3f1, (q15_t)0xe9e3, (q15_t)0x3ed, (q15_t)0xe9ee, (q15_t)0x3e9, (q15_t)0xe9fa, (q15_t)0x3e4, (q15_t)0xea06,
+    (q15_t)0x3e0, (q15_t)0xea12, (q15_t)0x3dc, (q15_t)0xea1e, (q15_t)0x3d7, (q15_t)0xea29, (q15_t)0x3d3, (q15_t)0xea35,
+    (q15_t)0x3cf, (q15_t)0xea41, (q15_t)0x3ca, (q15_t)0xea4d, (q15_t)0x3c6, (q15_t)0xea59, (q15_t)0x3c2, (q15_t)0xea65,
+    (q15_t)0x3be, (q15_t)0xea70, (q15_t)0x3ba, (q15_t)0xea7c, (q15_t)0x3b5, (q15_t)0xea88, (q15_t)0x3b1, (q15_t)0xea94,
+    (q15_t)0x3ad, (q15_t)0xeaa0, (q15_t)0x3a9, (q15_t)0xeaac, (q15_t)0x3a5, (q15_t)0xeab7, (q15_t)0x3a0, (q15_t)0xeac3,
+    (q15_t)0x39c, (q15_t)0xeacf, (q15_t)0x398, (q15_t)0xeadb, (q15_t)0x394, (q15_t)0xeae7, (q15_t)0x390, (q15_t)0xeaf3,
+    (q15_t)0x38c, (q15_t)0xeaff, (q15_t)0x387, (q15_t)0xeb0a, (q15_t)0x383, (q15_t)0xeb16, (q15_t)0x37f, (q15_t)0xeb22,
+    (q15_t)0x37b, (q15_t)0xeb2e, (q15_t)0x377, (q15_t)0xeb3a, (q15_t)0x373, (q15_t)0xeb46, (q15_t)0x36f, (q15_t)0xeb52,
+    (q15_t)0x36b, (q15_t)0xeb5e, (q15_t)0x367, (q15_t)0xeb6a, (q15_t)0x363, (q15_t)0xeb75, (q15_t)0x35f, (q15_t)0xeb81,
+    (q15_t)0x35b, (q15_t)0xeb8d, (q15_t)0x357, (q15_t)0xeb99, (q15_t)0x353, (q15_t)0xeba5, (q15_t)0x34f, (q15_t)0xebb1,
+    (q15_t)0x34b, (q15_t)0xebbd, (q15_t)0x347, (q15_t)0xebc9, (q15_t)0x343, (q15_t)0xebd5, (q15_t)0x33f, (q15_t)0xebe1,
+    (q15_t)0x33b, (q15_t)0xebed, (q15_t)0x337, (q15_t)0xebf9, (q15_t)0x333, (q15_t)0xec05, (q15_t)0x32f, (q15_t)0xec10,
+    (q15_t)0x32b, (q15_t)0xec1c, (q15_t)0x327, (q15_t)0xec28, (q15_t)0x323, (q15_t)0xec34, (q15_t)0x320, (q15_t)0xec40,
+    (q15_t)0x31c, (q15_t)0xec4c, (q15_t)0x318, (q15_t)0xec58, (q15_t)0x314, (q15_t)0xec64, (q15_t)0x310, (q15_t)0xec70,
+    (q15_t)0x30c, (q15_t)0xec7c, (q15_t)0x308, (q15_t)0xec88, (q15_t)0x305, (q15_t)0xec94, (q15_t)0x301, (q15_t)0xeca0,
+    (q15_t)0x2fd, (q15_t)0xecac, (q15_t)0x2f9, (q15_t)0xecb8, (q15_t)0x2f5, (q15_t)0xecc4, (q15_t)0x2f2, (q15_t)0xecd0,
+    (q15_t)0x2ee, (q15_t)0xecdc, (q15_t)0x2ea, (q15_t)0xece8, (q15_t)0x2e6, (q15_t)0xecf4, (q15_t)0x2e3, (q15_t)0xed00,
+    (q15_t)0x2df, (q15_t)0xed0c, (q15_t)0x2db, (q15_t)0xed18, (q15_t)0x2d8, (q15_t)0xed24, (q15_t)0x2d4, (q15_t)0xed30,
+    (q15_t)0x2d0, (q15_t)0xed3c, (q15_t)0x2cc, (q15_t)0xed48, (q15_t)0x2c9, (q15_t)0xed54, (q15_t)0x2c5, (q15_t)0xed60,
+    (q15_t)0x2c1, (q15_t)0xed6c, (q15_t)0x2be, (q15_t)0xed78, (q15_t)0x2ba, (q15_t)0xed84, (q15_t)0x2b7, (q15_t)0xed90,
+    (q15_t)0x2b3, (q15_t)0xed9c, (q15_t)0x2af, (q15_t)0xeda8, (q15_t)0x2ac, (q15_t)0xedb4, (q15_t)0x2a8, (q15_t)0xedc0,
+    (q15_t)0x2a5, (q15_t)0xedcc, (q15_t)0x2a1, (q15_t)0xedd8, (q15_t)0x29d, (q15_t)0xede4, (q15_t)0x29a, (q15_t)0xedf0,
+    (q15_t)0x296, (q15_t)0xedfc, (q15_t)0x293, (q15_t)0xee09, (q15_t)0x28f, (q15_t)0xee15, (q15_t)0x28c, (q15_t)0xee21,
+    (q15_t)0x288, (q15_t)0xee2d, (q15_t)0x285, (q15_t)0xee39, (q15_t)0x281, (q15_t)0xee45, (q15_t)0x27e, (q15_t)0xee51,
+    (q15_t)0x27a, (q15_t)0xee5d, (q15_t)0x277, (q15_t)0xee69, (q15_t)0x273, (q15_t)0xee75, (q15_t)0x270, (q15_t)0xee81,
+    (q15_t)0x26d, (q15_t)0xee8d, (q15_t)0x269, (q15_t)0xee99, (q15_t)0x266, (q15_t)0xeea6, (q15_t)0x262, (q15_t)0xeeb2,
+    (q15_t)0x25f, (q15_t)0xeebe, (q15_t)0x25c, (q15_t)0xeeca, (q15_t)0x258, (q15_t)0xeed6, (q15_t)0x255, (q15_t)0xeee2,
+    (q15_t)0x251, (q15_t)0xeeee, (q15_t)0x24e, (q15_t)0xeefa, (q15_t)0x24b, (q15_t)0xef06, (q15_t)0x247, (q15_t)0xef13,
+    (q15_t)0x244, (q15_t)0xef1f, (q15_t)0x241, (q15_t)0xef2b, (q15_t)0x23e, (q15_t)0xef37, (q15_t)0x23a, (q15_t)0xef43,
+    (q15_t)0x237, (q15_t)0xef4f, (q15_t)0x234, (q15_t)0xef5b, (q15_t)0x230, (q15_t)0xef67, (q15_t)0x22d, (q15_t)0xef74,
+    (q15_t)0x22a, (q15_t)0xef80, (q15_t)0x227, (q15_t)0xef8c, (q15_t)0x223, (q15_t)0xef98, (q15_t)0x220, (q15_t)0xefa4,
+    (q15_t)0x21d, (q15_t)0xefb0, (q15_t)0x21a, (q15_t)0xefbc, (q15_t)0x217, (q15_t)0xefc9, (q15_t)0x213, (q15_t)0xefd5,
+    (q15_t)0x210, (q15_t)0xefe1, (q15_t)0x20d, (q15_t)0xefed, (q15_t)0x20a, (q15_t)0xeff9, (q15_t)0x207, (q15_t)0xf005,
+    (q15_t)0x204, (q15_t)0xf012, (q15_t)0x201, (q15_t)0xf01e, (q15_t)0x1fd, (q15_t)0xf02a, (q15_t)0x1fa, (q15_t)0xf036,
+    (q15_t)0x1f7, (q15_t)0xf042, (q15_t)0x1f4, (q15_t)0xf04e, (q15_t)0x1f1, (q15_t)0xf05b, (q15_t)0x1ee, (q15_t)0xf067,
+    (q15_t)0x1eb, (q15_t)0xf073, (q15_t)0x1e8, (q15_t)0xf07f, (q15_t)0x1e5, (q15_t)0xf08b, (q15_t)0x1e2, (q15_t)0xf098,
+    (q15_t)0x1df, (q15_t)0xf0a4, (q15_t)0x1dc, (q15_t)0xf0b0, (q15_t)0x1d9, (q15_t)0xf0bc, (q15_t)0x1d6, (q15_t)0xf0c8,
+    (q15_t)0x1d3, (q15_t)0xf0d5, (q15_t)0x1d0, (q15_t)0xf0e1, (q15_t)0x1cd, (q15_t)0xf0ed, (q15_t)0x1ca, (q15_t)0xf0f9,
+    (q15_t)0x1c7, (q15_t)0xf105, (q15_t)0x1c4, (q15_t)0xf112, (q15_t)0x1c1, (q15_t)0xf11e, (q15_t)0x1be, (q15_t)0xf12a,
+    (q15_t)0x1bb, (q15_t)0xf136, (q15_t)0x1b8, (q15_t)0xf143, (q15_t)0x1b6, (q15_t)0xf14f, (q15_t)0x1b3, (q15_t)0xf15b,
+    (q15_t)0x1b0, (q15_t)0xf167, (q15_t)0x1ad, (q15_t)0xf174, (q15_t)0x1aa, (q15_t)0xf180, (q15_t)0x1a7, (q15_t)0xf18c,
+    (q15_t)0x1a4, (q15_t)0xf198, (q15_t)0x1a2, (q15_t)0xf1a4, (q15_t)0x19f, (q15_t)0xf1b1, (q15_t)0x19c, (q15_t)0xf1bd,
+    (q15_t)0x199, (q15_t)0xf1c9, (q15_t)0x196, (q15_t)0xf1d5, (q15_t)0x194, (q15_t)0xf1e2, (q15_t)0x191, (q15_t)0xf1ee,
+    (q15_t)0x18e, (q15_t)0xf1fa, (q15_t)0x18b, (q15_t)0xf207, (q15_t)0x189, (q15_t)0xf213, (q15_t)0x186, (q15_t)0xf21f,
+    (q15_t)0x183, (q15_t)0xf22b, (q15_t)0x180, (q15_t)0xf238, (q15_t)0x17e, (q15_t)0xf244, (q15_t)0x17b, (q15_t)0xf250,
+    (q15_t)0x178, (q15_t)0xf25c, (q15_t)0x176, (q15_t)0xf269, (q15_t)0x173, (q15_t)0xf275, (q15_t)0x170, (q15_t)0xf281,
+    (q15_t)0x16e, (q15_t)0xf28e, (q15_t)0x16b, (q15_t)0xf29a, (q15_t)0x168, (q15_t)0xf2a6, (q15_t)0x166, (q15_t)0xf2b2,
+    (q15_t)0x163, (q15_t)0xf2bf, (q15_t)0x161, (q15_t)0xf2cb, (q15_t)0x15e, (q15_t)0xf2d7, (q15_t)0x15b, (q15_t)0xf2e4,
+    (q15_t)0x159, (q15_t)0xf2f0, (q15_t)0x156, (q15_t)0xf2fc, (q15_t)0x154, (q15_t)0xf308, (q15_t)0x151, (q15_t)0xf315,
+    (q15_t)0x14f, (q15_t)0xf321, (q15_t)0x14c, (q15_t)0xf32d, (q15_t)0x14a, (q15_t)0xf33a, (q15_t)0x147, (q15_t)0xf346,
+    (q15_t)0x145, (q15_t)0xf352, (q15_t)0x142, (q15_t)0xf35f, (q15_t)0x140, (q15_t)0xf36b, (q15_t)0x13d, (q15_t)0xf377,
+    (q15_t)0x13b, (q15_t)0xf384, (q15_t)0x138, (q15_t)0xf390, (q15_t)0x136, (q15_t)0xf39c, (q15_t)0x134, (q15_t)0xf3a9,
+    (q15_t)0x131, (q15_t)0xf3b5, (q15_t)0x12f, (q15_t)0xf3c1, (q15_t)0x12c, (q15_t)0xf3ce, (q15_t)0x12a, (q15_t)0xf3da,
+    (q15_t)0x128, (q15_t)0xf3e6, (q15_t)0x125, (q15_t)0xf3f3, (q15_t)0x123, (q15_t)0xf3ff, (q15_t)0x120, (q15_t)0xf40b,
+    (q15_t)0x11e, (q15_t)0xf418, (q15_t)0x11c, (q15_t)0xf424, (q15_t)0x119, (q15_t)0xf430, (q15_t)0x117, (q15_t)0xf43d,
+    (q15_t)0x115, (q15_t)0xf449, (q15_t)0x113, (q15_t)0xf455, (q15_t)0x110, (q15_t)0xf462, (q15_t)0x10e, (q15_t)0xf46e,
+    (q15_t)0x10c, (q15_t)0xf47b, (q15_t)0x109, (q15_t)0xf487, (q15_t)0x107, (q15_t)0xf493, (q15_t)0x105, (q15_t)0xf4a0,
+    (q15_t)0x103, (q15_t)0xf4ac, (q15_t)0x100, (q15_t)0xf4b8, (q15_t)0xfe, (q15_t)0xf4c5, (q15_t)0xfc, (q15_t)0xf4d1,
+    (q15_t)0xfa, (q15_t)0xf4dd, (q15_t)0xf8, (q15_t)0xf4ea, (q15_t)0xf6, (q15_t)0xf4f6, (q15_t)0xf3, (q15_t)0xf503,
+    (q15_t)0xf1, (q15_t)0xf50f, (q15_t)0xef, (q15_t)0xf51b, (q15_t)0xed, (q15_t)0xf528, (q15_t)0xeb, (q15_t)0xf534,
+    (q15_t)0xe9, (q15_t)0xf540, (q15_t)0xe7, (q15_t)0xf54d, (q15_t)0xe4, (q15_t)0xf559, (q15_t)0xe2, (q15_t)0xf566,
+    (q15_t)0xe0, (q15_t)0xf572, (q15_t)0xde, (q15_t)0xf57e, (q15_t)0xdc, (q15_t)0xf58b, (q15_t)0xda, (q15_t)0xf597,
+    (q15_t)0xd8, (q15_t)0xf5a4, (q15_t)0xd6, (q15_t)0xf5b0, (q15_t)0xd4, (q15_t)0xf5bc, (q15_t)0xd2, (q15_t)0xf5c9,
+    (q15_t)0xd0, (q15_t)0xf5d5, (q15_t)0xce, (q15_t)0xf5e2, (q15_t)0xcc, (q15_t)0xf5ee, (q15_t)0xca, (q15_t)0xf5fa,
+    (q15_t)0xc8, (q15_t)0xf607, (q15_t)0xc6, (q15_t)0xf613, (q15_t)0xc4, (q15_t)0xf620, (q15_t)0xc2, (q15_t)0xf62c,
+    (q15_t)0xc0, (q15_t)0xf639, (q15_t)0xbe, (q15_t)0xf645, (q15_t)0xbd, (q15_t)0xf651, (q15_t)0xbb, (q15_t)0xf65e,
+    (q15_t)0xb9, (q15_t)0xf66a, (q15_t)0xb7, (q15_t)0xf677, (q15_t)0xb5, (q15_t)0xf683, (q15_t)0xb3, (q15_t)0xf690,
+    (q15_t)0xb1, (q15_t)0xf69c, (q15_t)0xaf, (q15_t)0xf6a8, (q15_t)0xae, (q15_t)0xf6b5, (q15_t)0xac, (q15_t)0xf6c1,
+    (q15_t)0xaa, (q15_t)0xf6ce, (q15_t)0xa8, (q15_t)0xf6da, (q15_t)0xa6, (q15_t)0xf6e7, (q15_t)0xa5, (q15_t)0xf6f3,
+    (q15_t)0xa3, (q15_t)0xf6ff, (q15_t)0xa1, (q15_t)0xf70c, (q15_t)0x9f, (q15_t)0xf718, (q15_t)0x9e, (q15_t)0xf725,
+    (q15_t)0x9c, (q15_t)0xf731, (q15_t)0x9a, (q15_t)0xf73e, (q15_t)0x98, (q15_t)0xf74a, (q15_t)0x97, (q15_t)0xf757,
+    (q15_t)0x95, (q15_t)0xf763, (q15_t)0x93, (q15_t)0xf76f, (q15_t)0x92, (q15_t)0xf77c, (q15_t)0x90, (q15_t)0xf788,
+    (q15_t)0x8e, (q15_t)0xf795, (q15_t)0x8d, (q15_t)0xf7a1, (q15_t)0x8b, (q15_t)0xf7ae, (q15_t)0x89, (q15_t)0xf7ba,
+    (q15_t)0x88, (q15_t)0xf7c7, (q15_t)0x86, (q15_t)0xf7d3, (q15_t)0x85, (q15_t)0xf7e0, (q15_t)0x83, (q15_t)0xf7ec,
+    (q15_t)0x81, (q15_t)0xf7f9, (q15_t)0x80, (q15_t)0xf805, (q15_t)0x7e, (q15_t)0xf811, (q15_t)0x7d, (q15_t)0xf81e,
+    (q15_t)0x7b, (q15_t)0xf82a, (q15_t)0x7a, (q15_t)0xf837, (q15_t)0x78, (q15_t)0xf843, (q15_t)0x77, (q15_t)0xf850,
+    (q15_t)0x75, (q15_t)0xf85c, (q15_t)0x74, (q15_t)0xf869, (q15_t)0x72, (q15_t)0xf875, (q15_t)0x71, (q15_t)0xf882,
+    (q15_t)0x6f, (q15_t)0xf88e, (q15_t)0x6e, (q15_t)0xf89b, (q15_t)0x6c, (q15_t)0xf8a7, (q15_t)0x6b, (q15_t)0xf8b4,
+    (q15_t)0x69, (q15_t)0xf8c0, (q15_t)0x68, (q15_t)0xf8cd, (q15_t)0x67, (q15_t)0xf8d9, (q15_t)0x65, (q15_t)0xf8e6,
+    (q15_t)0x64, (q15_t)0xf8f2, (q15_t)0x62, (q15_t)0xf8ff, (q15_t)0x61, (q15_t)0xf90b, (q15_t)0x60, (q15_t)0xf918,
+    (q15_t)0x5e, (q15_t)0xf924, (q15_t)0x5d, (q15_t)0xf931, (q15_t)0x5c, (q15_t)0xf93d, (q15_t)0x5a, (q15_t)0xf94a,
+    (q15_t)0x59, (q15_t)0xf956, (q15_t)0x58, (q15_t)0xf963, (q15_t)0x56, (q15_t)0xf96f, (q15_t)0x55, (q15_t)0xf97c,
+    (q15_t)0x54, (q15_t)0xf988, (q15_t)0x53, (q15_t)0xf995, (q15_t)0x51, (q15_t)0xf9a1, (q15_t)0x50, (q15_t)0xf9ae,
+    (q15_t)0x4f, (q15_t)0xf9ba, (q15_t)0x4e, (q15_t)0xf9c7, (q15_t)0x4c, (q15_t)0xf9d3, (q15_t)0x4b, (q15_t)0xf9e0,
+    (q15_t)0x4a, (q15_t)0xf9ec, (q15_t)0x49, (q15_t)0xf9f9, (q15_t)0x48, (q15_t)0xfa05, (q15_t)0x47, (q15_t)0xfa12,
+    (q15_t)0x45, (q15_t)0xfa1e, (q15_t)0x44, (q15_t)0xfa2b, (q15_t)0x43, (q15_t)0xfa37, (q15_t)0x42, (q15_t)0xfa44,
+    (q15_t)0x41, (q15_t)0xfa50, (q15_t)0x40, (q15_t)0xfa5d, (q15_t)0x3f, (q15_t)0xfa69, (q15_t)0x3d, (q15_t)0xfa76,
+    (q15_t)0x3c, (q15_t)0xfa82, (q15_t)0x3b, (q15_t)0xfa8f, (q15_t)0x3a, (q15_t)0xfa9b, (q15_t)0x39, (q15_t)0xfaa8,
+    (q15_t)0x38, (q15_t)0xfab4, (q15_t)0x37, (q15_t)0xfac1, (q15_t)0x36, (q15_t)0xfacd, (q15_t)0x35, (q15_t)0xfada,
+    (q15_t)0x34, (q15_t)0xfae6, (q15_t)0x33, (q15_t)0xfaf3, (q15_t)0x32, (q15_t)0xfb00, (q15_t)0x31, (q15_t)0xfb0c,
+    (q15_t)0x30, (q15_t)0xfb19, (q15_t)0x2f, (q15_t)0xfb25, (q15_t)0x2e, (q15_t)0xfb32, (q15_t)0x2d, (q15_t)0xfb3e,
+    (q15_t)0x2c, (q15_t)0xfb4b, (q15_t)0x2b, (q15_t)0xfb57, (q15_t)0x2b, (q15_t)0xfb64, (q15_t)0x2a, (q15_t)0xfb70,
+    (q15_t)0x29, (q15_t)0xfb7d, (q15_t)0x28, (q15_t)0xfb89, (q15_t)0x27, (q15_t)0xfb96, (q15_t)0x26, (q15_t)0xfba2,
+    (q15_t)0x25, (q15_t)0xfbaf, (q15_t)0x24, (q15_t)0xfbbc, (q15_t)0x24, (q15_t)0xfbc8, (q15_t)0x23, (q15_t)0xfbd5,
+    (q15_t)0x22, (q15_t)0xfbe1, (q15_t)0x21, (q15_t)0xfbee, (q15_t)0x20, (q15_t)0xfbfa, (q15_t)0x20, (q15_t)0xfc07,
+    (q15_t)0x1f, (q15_t)0xfc13, (q15_t)0x1e, (q15_t)0xfc20, (q15_t)0x1d, (q15_t)0xfc2c, (q15_t)0x1d, (q15_t)0xfc39,
+    (q15_t)0x1c, (q15_t)0xfc45, (q15_t)0x1b, (q15_t)0xfc52, (q15_t)0x1a, (q15_t)0xfc5f, (q15_t)0x1a, (q15_t)0xfc6b,
+    (q15_t)0x19, (q15_t)0xfc78, (q15_t)0x18, (q15_t)0xfc84, (q15_t)0x18, (q15_t)0xfc91, (q15_t)0x17, (q15_t)0xfc9d,
+    (q15_t)0x16, (q15_t)0xfcaa, (q15_t)0x16, (q15_t)0xfcb6, (q15_t)0x15, (q15_t)0xfcc3, (q15_t)0x14, (q15_t)0xfcd0,
+    (q15_t)0x14, (q15_t)0xfcdc, (q15_t)0x13, (q15_t)0xfce9, (q15_t)0x13, (q15_t)0xfcf5, (q15_t)0x12, (q15_t)0xfd02,
+    (q15_t)0x11, (q15_t)0xfd0e, (q15_t)0x11, (q15_t)0xfd1b, (q15_t)0x10, (q15_t)0xfd27, (q15_t)0x10, (q15_t)0xfd34,
+    (q15_t)0xf, (q15_t)0xfd40, (q15_t)0xf, (q15_t)0xfd4d, (q15_t)0xe, (q15_t)0xfd5a, (q15_t)0xe, (q15_t)0xfd66,
+    (q15_t)0xd, (q15_t)0xfd73, (q15_t)0xd, (q15_t)0xfd7f, (q15_t)0xc, (q15_t)0xfd8c, (q15_t)0xc, (q15_t)0xfd98,
+    (q15_t)0xb, (q15_t)0xfda5, (q15_t)0xb, (q15_t)0xfdb2, (q15_t)0xa, (q15_t)0xfdbe, (q15_t)0xa, (q15_t)0xfdcb,
+    (q15_t)0x9, (q15_t)0xfdd7, (q15_t)0x9, (q15_t)0xfde4, (q15_t)0x9, (q15_t)0xfdf0, (q15_t)0x8, (q15_t)0xfdfd,
+    (q15_t)0x8, (q15_t)0xfe09, (q15_t)0x7, (q15_t)0xfe16, (q15_t)0x7, (q15_t)0xfe23, (q15_t)0x7, (q15_t)0xfe2f,
+    (q15_t)0x6, (q15_t)0xfe3c, (q15_t)0x6, (q15_t)0xfe48, (q15_t)0x6, (q15_t)0xfe55, (q15_t)0x5, (q15_t)0xfe61,
+    (q15_t)0x5, (q15_t)0xfe6e, (q15_t)0x5, (q15_t)0xfe7a, (q15_t)0x4, (q15_t)0xfe87, (q15_t)0x4, (q15_t)0xfe94,
+    (q15_t)0x4, (q15_t)0xfea0, (q15_t)0x4, (q15_t)0xfead, (q15_t)0x3, (q15_t)0xfeb9, (q15_t)0x3, (q15_t)0xfec6,
+    (q15_t)0x3, (q15_t)0xfed2, (q15_t)0x3, (q15_t)0xfedf, (q15_t)0x2, (q15_t)0xfeec, (q15_t)0x2, (q15_t)0xfef8,
+    (q15_t)0x2, (q15_t)0xff05, (q15_t)0x2, (q15_t)0xff11, (q15_t)0x2, (q15_t)0xff1e, (q15_t)0x1, (q15_t)0xff2a,
+    (q15_t)0x1, (q15_t)0xff37, (q15_t)0x1, (q15_t)0xff44, (q15_t)0x1, (q15_t)0xff50, (q15_t)0x1, (q15_t)0xff5d,
+    (q15_t)0x1, (q15_t)0xff69, (q15_t)0x1, (q15_t)0xff76, (q15_t)0x0, (q15_t)0xff82, (q15_t)0x0, (q15_t)0xff8f,
+    (q15_t)0x0, (q15_t)0xff9b, (q15_t)0x0, (q15_t)0xffa8, (q15_t)0x0, (q15_t)0xffb5, (q15_t)0x0, (q15_t)0xffc1,
+    (q15_t)0x0, (q15_t)0xffce, (q15_t)0x0, (q15_t)0xffda, (q15_t)0x0, (q15_t)0xffe7, (q15_t)0x0, (q15_t)0xfff3,
+    (q15_t)0x0, (q15_t)0x0, (q15_t)0x0, (q15_t)0xd, (q15_t)0x0, (q15_t)0x19, (q15_t)0x0, (q15_t)0x26,
+    (q15_t)0x0, (q15_t)0x32, (q15_t)0x0, (q15_t)0x3f, (q15_t)0x0, (q15_t)0x4b, (q15_t)0x0, (q15_t)0x58,
+    (q15_t)0x0, (q15_t)0x65, (q15_t)0x0, (q15_t)0x71, (q15_t)0x0, (q15_t)0x7e, (q15_t)0x1, (q15_t)0x8a,
+    (q15_t)0x1, (q15_t)0x97, (q15_t)0x1, (q15_t)0xa3, (q15_t)0x1, (q15_t)0xb0, (q15_t)0x1, (q15_t)0xbc,
+    (q15_t)0x1, (q15_t)0xc9, (q15_t)0x1, (q15_t)0xd6, (q15_t)0x2, (q15_t)0xe2, (q15_t)0x2, (q15_t)0xef,
+    (q15_t)0x2, (q15_t)0xfb, (q15_t)0x2, (q15_t)0x108, (q15_t)0x2, (q15_t)0x114, (q15_t)0x3, (q15_t)0x121,
+    (q15_t)0x3, (q15_t)0x12e, (q15_t)0x3, (q15_t)0x13a, (q15_t)0x3, (q15_t)0x147, (q15_t)0x4, (q15_t)0x153,
+    (q15_t)0x4, (q15_t)0x160, (q15_t)0x4, (q15_t)0x16c, (q15_t)0x4, (q15_t)0x179, (q15_t)0x5, (q15_t)0x186,
+    (q15_t)0x5, (q15_t)0x192, (q15_t)0x5, (q15_t)0x19f, (q15_t)0x6, (q15_t)0x1ab, (q15_t)0x6, (q15_t)0x1b8,
+    (q15_t)0x6, (q15_t)0x1c4, (q15_t)0x7, (q15_t)0x1d1, (q15_t)0x7, (q15_t)0x1dd, (q15_t)0x7, (q15_t)0x1ea,
+    (q15_t)0x8, (q15_t)0x1f7, (q15_t)0x8, (q15_t)0x203, (q15_t)0x9, (q15_t)0x210, (q15_t)0x9, (q15_t)0x21c,
+    (q15_t)0x9, (q15_t)0x229, (q15_t)0xa, (q15_t)0x235, (q15_t)0xa, (q15_t)0x242, (q15_t)0xb, (q15_t)0x24e,
+    (q15_t)0xb, (q15_t)0x25b, (q15_t)0xc, (q15_t)0x268, (q15_t)0xc, (q15_t)0x274, (q15_t)0xd, (q15_t)0x281,
+    (q15_t)0xd, (q15_t)0x28d, (q15_t)0xe, (q15_t)0x29a, (q15_t)0xe, (q15_t)0x2a6, (q15_t)0xf, (q15_t)0x2b3,
+    (q15_t)0xf, (q15_t)0x2c0, (q15_t)0x10, (q15_t)0x2cc, (q15_t)0x10, (q15_t)0x2d9, (q15_t)0x11, (q15_t)0x2e5,
+    (q15_t)0x11, (q15_t)0x2f2, (q15_t)0x12, (q15_t)0x2fe, (q15_t)0x13, (q15_t)0x30b, (q15_t)0x13, (q15_t)0x317,
+    (q15_t)0x14, (q15_t)0x324, (q15_t)0x14, (q15_t)0x330, (q15_t)0x15, (q15_t)0x33d, (q15_t)0x16, (q15_t)0x34a,
+    (q15_t)0x16, (q15_t)0x356, (q15_t)0x17, (q15_t)0x363, (q15_t)0x18, (q15_t)0x36f, (q15_t)0x18, (q15_t)0x37c,
+    (q15_t)0x19, (q15_t)0x388, (q15_t)0x1a, (q15_t)0x395, (q15_t)0x1a, (q15_t)0x3a1, (q15_t)0x1b, (q15_t)0x3ae,
+    (q15_t)0x1c, (q15_t)0x3bb, (q15_t)0x1d, (q15_t)0x3c7, (q15_t)0x1d, (q15_t)0x3d4, (q15_t)0x1e, (q15_t)0x3e0,
+    (q15_t)0x1f, (q15_t)0x3ed, (q15_t)0x20, (q15_t)0x3f9, (q15_t)0x20, (q15_t)0x406, (q15_t)0x21, (q15_t)0x412,
+    (q15_t)0x22, (q15_t)0x41f, (q15_t)0x23, (q15_t)0x42b, (q15_t)0x24, (q15_t)0x438, (q15_t)0x24, (q15_t)0x444,
+    (q15_t)0x25, (q15_t)0x451, (q15_t)0x26, (q15_t)0x45e, (q15_t)0x27, (q15_t)0x46a, (q15_t)0x28, (q15_t)0x477,
+    (q15_t)0x29, (q15_t)0x483, (q15_t)0x2a, (q15_t)0x490, (q15_t)0x2b, (q15_t)0x49c, (q15_t)0x2b, (q15_t)0x4a9,
+    (q15_t)0x2c, (q15_t)0x4b5, (q15_t)0x2d, (q15_t)0x4c2, (q15_t)0x2e, (q15_t)0x4ce, (q15_t)0x2f, (q15_t)0x4db,
+    (q15_t)0x30, (q15_t)0x4e7, (q15_t)0x31, (q15_t)0x4f4, (q15_t)0x32, (q15_t)0x500, (q15_t)0x33, (q15_t)0x50d,
+    (q15_t)0x34, (q15_t)0x51a, (q15_t)0x35, (q15_t)0x526, (q15_t)0x36, (q15_t)0x533, (q15_t)0x37, (q15_t)0x53f,
+    (q15_t)0x38, (q15_t)0x54c, (q15_t)0x39, (q15_t)0x558, (q15_t)0x3a, (q15_t)0x565, (q15_t)0x3b, (q15_t)0x571,
+    (q15_t)0x3c, (q15_t)0x57e, (q15_t)0x3d, (q15_t)0x58a, (q15_t)0x3f, (q15_t)0x597, (q15_t)0x40, (q15_t)0x5a3,
+    (q15_t)0x41, (q15_t)0x5b0, (q15_t)0x42, (q15_t)0x5bc, (q15_t)0x43, (q15_t)0x5c9, (q15_t)0x44, (q15_t)0x5d5,
+    (q15_t)0x45, (q15_t)0x5e2, (q15_t)0x47, (q15_t)0x5ee, (q15_t)0x48, (q15_t)0x5fb, (q15_t)0x49, (q15_t)0x607,
+    (q15_t)0x4a, (q15_t)0x614, (q15_t)0x4b, (q15_t)0x620, (q15_t)0x4c, (q15_t)0x62d, (q15_t)0x4e, (q15_t)0x639,
+    (q15_t)0x4f, (q15_t)0x646, (q15_t)0x50, (q15_t)0x652, (q15_t)0x51, (q15_t)0x65f, (q15_t)0x53, (q15_t)0x66b,
+    (q15_t)0x54, (q15_t)0x678, (q15_t)0x55, (q15_t)0x684, (q15_t)0x56, (q15_t)0x691, (q15_t)0x58, (q15_t)0x69d,
+    (q15_t)0x59, (q15_t)0x6aa, (q15_t)0x5a, (q15_t)0x6b6, (q15_t)0x5c, (q15_t)0x6c3, (q15_t)0x5d, (q15_t)0x6cf,
+    (q15_t)0x5e, (q15_t)0x6dc, (q15_t)0x60, (q15_t)0x6e8, (q15_t)0x61, (q15_t)0x6f5, (q15_t)0x62, (q15_t)0x701,
+    (q15_t)0x64, (q15_t)0x70e, (q15_t)0x65, (q15_t)0x71a, (q15_t)0x67, (q15_t)0x727, (q15_t)0x68, (q15_t)0x733,
+    (q15_t)0x69, (q15_t)0x740, (q15_t)0x6b, (q15_t)0x74c, (q15_t)0x6c, (q15_t)0x759, (q15_t)0x6e, (q15_t)0x765,
+    (q15_t)0x6f, (q15_t)0x772, (q15_t)0x71, (q15_t)0x77e, (q15_t)0x72, (q15_t)0x78b, (q15_t)0x74, (q15_t)0x797,
+    (q15_t)0x75, (q15_t)0x7a4, (q15_t)0x77, (q15_t)0x7b0, (q15_t)0x78, (q15_t)0x7bd, (q15_t)0x7a, (q15_t)0x7c9,
+    (q15_t)0x7b, (q15_t)0x7d6, (q15_t)0x7d, (q15_t)0x7e2, (q15_t)0x7e, (q15_t)0x7ef, (q15_t)0x80, (q15_t)0x7fb,
+    (q15_t)0x81, (q15_t)0x807, (q15_t)0x83, (q15_t)0x814, (q15_t)0x85, (q15_t)0x820, (q15_t)0x86, (q15_t)0x82d,
+    (q15_t)0x88, (q15_t)0x839, (q15_t)0x89, (q15_t)0x846, (q15_t)0x8b, (q15_t)0x852, (q15_t)0x8d, (q15_t)0x85f,
+    (q15_t)0x8e, (q15_t)0x86b, (q15_t)0x90, (q15_t)0x878, (q15_t)0x92, (q15_t)0x884, (q15_t)0x93, (q15_t)0x891,
+    (q15_t)0x95, (q15_t)0x89d, (q15_t)0x97, (q15_t)0x8a9, (q15_t)0x98, (q15_t)0x8b6, (q15_t)0x9a, (q15_t)0x8c2,
+    (q15_t)0x9c, (q15_t)0x8cf, (q15_t)0x9e, (q15_t)0x8db, (q15_t)0x9f, (q15_t)0x8e8, (q15_t)0xa1, (q15_t)0x8f4,
+    (q15_t)0xa3, (q15_t)0x901, (q15_t)0xa5, (q15_t)0x90d, (q15_t)0xa6, (q15_t)0x919, (q15_t)0xa8, (q15_t)0x926,
+    (q15_t)0xaa, (q15_t)0x932, (q15_t)0xac, (q15_t)0x93f, (q15_t)0xae, (q15_t)0x94b, (q15_t)0xaf, (q15_t)0x958,
+    (q15_t)0xb1, (q15_t)0x964, (q15_t)0xb3, (q15_t)0x970, (q15_t)0xb5, (q15_t)0x97d, (q15_t)0xb7, (q15_t)0x989,
+    (q15_t)0xb9, (q15_t)0x996, (q15_t)0xbb, (q15_t)0x9a2, (q15_t)0xbd, (q15_t)0x9af, (q15_t)0xbe, (q15_t)0x9bb,
+    (q15_t)0xc0, (q15_t)0x9c7, (q15_t)0xc2, (q15_t)0x9d4, (q15_t)0xc4, (q15_t)0x9e0, (q15_t)0xc6, (q15_t)0x9ed,
+    (q15_t)0xc8, (q15_t)0x9f9, (q15_t)0xca, (q15_t)0xa06, (q15_t)0xcc, (q15_t)0xa12, (q15_t)0xce, (q15_t)0xa1e,
+    (q15_t)0xd0, (q15_t)0xa2b, (q15_t)0xd2, (q15_t)0xa37, (q15_t)0xd4, (q15_t)0xa44, (q15_t)0xd6, (q15_t)0xa50,
+    (q15_t)0xd8, (q15_t)0xa5c, (q15_t)0xda, (q15_t)0xa69, (q15_t)0xdc, (q15_t)0xa75, (q15_t)0xde, (q15_t)0xa82,
+    (q15_t)0xe0, (q15_t)0xa8e, (q15_t)0xe2, (q15_t)0xa9a, (q15_t)0xe4, (q15_t)0xaa7, (q15_t)0xe7, (q15_t)0xab3,
+    (q15_t)0xe9, (q15_t)0xac0, (q15_t)0xeb, (q15_t)0xacc, (q15_t)0xed, (q15_t)0xad8, (q15_t)0xef, (q15_t)0xae5,
+    (q15_t)0xf1, (q15_t)0xaf1, (q15_t)0xf3, (q15_t)0xafd, (q15_t)0xf6, (q15_t)0xb0a, (q15_t)0xf8, (q15_t)0xb16,
+    (q15_t)0xfa, (q15_t)0xb23, (q15_t)0xfc, (q15_t)0xb2f, (q15_t)0xfe, (q15_t)0xb3b, (q15_t)0x100, (q15_t)0xb48,
+    (q15_t)0x103, (q15_t)0xb54, (q15_t)0x105, (q15_t)0xb60, (q15_t)0x107, (q15_t)0xb6d, (q15_t)0x109, (q15_t)0xb79,
+    (q15_t)0x10c, (q15_t)0xb85, (q15_t)0x10e, (q15_t)0xb92, (q15_t)0x110, (q15_t)0xb9e, (q15_t)0x113, (q15_t)0xbab,
+    (q15_t)0x115, (q15_t)0xbb7, (q15_t)0x117, (q15_t)0xbc3, (q15_t)0x119, (q15_t)0xbd0, (q15_t)0x11c, (q15_t)0xbdc,
+    (q15_t)0x11e, (q15_t)0xbe8, (q15_t)0x120, (q15_t)0xbf5, (q15_t)0x123, (q15_t)0xc01, (q15_t)0x125, (q15_t)0xc0d,
+    (q15_t)0x128, (q15_t)0xc1a, (q15_t)0x12a, (q15_t)0xc26, (q15_t)0x12c, (q15_t)0xc32, (q15_t)0x12f, (q15_t)0xc3f,
+    (q15_t)0x131, (q15_t)0xc4b, (q15_t)0x134, (q15_t)0xc57, (q15_t)0x136, (q15_t)0xc64, (q15_t)0x138, (q15_t)0xc70,
+    (q15_t)0x13b, (q15_t)0xc7c, (q15_t)0x13d, (q15_t)0xc89, (q15_t)0x140, (q15_t)0xc95, (q15_t)0x142, (q15_t)0xca1,
+    (q15_t)0x145, (q15_t)0xcae, (q15_t)0x147, (q15_t)0xcba, (q15_t)0x14a, (q15_t)0xcc6, (q15_t)0x14c, (q15_t)0xcd3,
+    (q15_t)0x14f, (q15_t)0xcdf, (q15_t)0x151, (q15_t)0xceb, (q15_t)0x154, (q15_t)0xcf8, (q15_t)0x156, (q15_t)0xd04,
+    (q15_t)0x159, (q15_t)0xd10, (q15_t)0x15b, (q15_t)0xd1c, (q15_t)0x15e, (q15_t)0xd29, (q15_t)0x161, (q15_t)0xd35,
+    (q15_t)0x163, (q15_t)0xd41, (q15_t)0x166, (q15_t)0xd4e, (q15_t)0x168, (q15_t)0xd5a, (q15_t)0x16b, (q15_t)0xd66,
+    (q15_t)0x16e, (q15_t)0xd72, (q15_t)0x170, (q15_t)0xd7f, (q15_t)0x173, (q15_t)0xd8b, (q15_t)0x176, (q15_t)0xd97,
+    (q15_t)0x178, (q15_t)0xda4, (q15_t)0x17b, (q15_t)0xdb0, (q15_t)0x17e, (q15_t)0xdbc, (q15_t)0x180, (q15_t)0xdc8,
+    (q15_t)0x183, (q15_t)0xdd5, (q15_t)0x186, (q15_t)0xde1, (q15_t)0x189, (q15_t)0xded, (q15_t)0x18b, (q15_t)0xdf9,
+    (q15_t)0x18e, (q15_t)0xe06, (q15_t)0x191, (q15_t)0xe12, (q15_t)0x194, (q15_t)0xe1e, (q15_t)0x196, (q15_t)0xe2b,
+    (q15_t)0x199, (q15_t)0xe37, (q15_t)0x19c, (q15_t)0xe43, (q15_t)0x19f, (q15_t)0xe4f, (q15_t)0x1a2, (q15_t)0xe5c,
+    (q15_t)0x1a4, (q15_t)0xe68, (q15_t)0x1a7, (q15_t)0xe74, (q15_t)0x1aa, (q15_t)0xe80, (q15_t)0x1ad, (q15_t)0xe8c,
+    (q15_t)0x1b0, (q15_t)0xe99, (q15_t)0x1b3, (q15_t)0xea5, (q15_t)0x1b6, (q15_t)0xeb1, (q15_t)0x1b8, (q15_t)0xebd,
+    (q15_t)0x1bb, (q15_t)0xeca, (q15_t)0x1be, (q15_t)0xed6, (q15_t)0x1c1, (q15_t)0xee2, (q15_t)0x1c4, (q15_t)0xeee,
+    (q15_t)0x1c7, (q15_t)0xefb, (q15_t)0x1ca, (q15_t)0xf07, (q15_t)0x1cd, (q15_t)0xf13, (q15_t)0x1d0, (q15_t)0xf1f,
+    (q15_t)0x1d3, (q15_t)0xf2b, (q15_t)0x1d6, (q15_t)0xf38, (q15_t)0x1d9, (q15_t)0xf44, (q15_t)0x1dc, (q15_t)0xf50,
+    (q15_t)0x1df, (q15_t)0xf5c, (q15_t)0x1e2, (q15_t)0xf68, (q15_t)0x1e5, (q15_t)0xf75, (q15_t)0x1e8, (q15_t)0xf81,
+    (q15_t)0x1eb, (q15_t)0xf8d, (q15_t)0x1ee, (q15_t)0xf99, (q15_t)0x1f1, (q15_t)0xfa5, (q15_t)0x1f4, (q15_t)0xfb2,
+    (q15_t)0x1f7, (q15_t)0xfbe, (q15_t)0x1fa, (q15_t)0xfca, (q15_t)0x1fd, (q15_t)0xfd6, (q15_t)0x201, (q15_t)0xfe2,
+    (q15_t)0x204, (q15_t)0xfee, (q15_t)0x207, (q15_t)0xffb, (q15_t)0x20a, (q15_t)0x1007, (q15_t)0x20d, (q15_t)0x1013,
+    (q15_t)0x210, (q15_t)0x101f, (q15_t)0x213, (q15_t)0x102b, (q15_t)0x217, (q15_t)0x1037, (q15_t)0x21a, (q15_t)0x1044,
+    (q15_t)0x21d, (q15_t)0x1050, (q15_t)0x220, (q15_t)0x105c, (q15_t)0x223, (q15_t)0x1068, (q15_t)0x227, (q15_t)0x1074,
+    (q15_t)0x22a, (q15_t)0x1080, (q15_t)0x22d, (q15_t)0x108c, (q15_t)0x230, (q15_t)0x1099, (q15_t)0x234, (q15_t)0x10a5,
+    (q15_t)0x237, (q15_t)0x10b1, (q15_t)0x23a, (q15_t)0x10bd, (q15_t)0x23e, (q15_t)0x10c9, (q15_t)0x241, (q15_t)0x10d5,
+    (q15_t)0x244, (q15_t)0x10e1, (q15_t)0x247, (q15_t)0x10ed, (q15_t)0x24b, (q15_t)0x10fa, (q15_t)0x24e, (q15_t)0x1106,
+    (q15_t)0x251, (q15_t)0x1112, (q15_t)0x255, (q15_t)0x111e, (q15_t)0x258, (q15_t)0x112a, (q15_t)0x25c, (q15_t)0x1136,
+    (q15_t)0x25f, (q15_t)0x1142, (q15_t)0x262, (q15_t)0x114e, (q15_t)0x266, (q15_t)0x115a, (q15_t)0x269, (q15_t)0x1167,
+    (q15_t)0x26d, (q15_t)0x1173, (q15_t)0x270, (q15_t)0x117f, (q15_t)0x273, (q15_t)0x118b, (q15_t)0x277, (q15_t)0x1197,
+    (q15_t)0x27a, (q15_t)0x11a3, (q15_t)0x27e, (q15_t)0x11af, (q15_t)0x281, (q15_t)0x11bb, (q15_t)0x285, (q15_t)0x11c7,
+    (q15_t)0x288, (q15_t)0x11d3, (q15_t)0x28c, (q15_t)0x11df, (q15_t)0x28f, (q15_t)0x11eb, (q15_t)0x293, (q15_t)0x11f7,
+    (q15_t)0x296, (q15_t)0x1204, (q15_t)0x29a, (q15_t)0x1210, (q15_t)0x29d, (q15_t)0x121c, (q15_t)0x2a1, (q15_t)0x1228,
+    (q15_t)0x2a5, (q15_t)0x1234, (q15_t)0x2a8, (q15_t)0x1240, (q15_t)0x2ac, (q15_t)0x124c, (q15_t)0x2af, (q15_t)0x1258,
+    (q15_t)0x2b3, (q15_t)0x1264, (q15_t)0x2b7, (q15_t)0x1270, (q15_t)0x2ba, (q15_t)0x127c, (q15_t)0x2be, (q15_t)0x1288,
+    (q15_t)0x2c1, (q15_t)0x1294, (q15_t)0x2c5, (q15_t)0x12a0, (q15_t)0x2c9, (q15_t)0x12ac, (q15_t)0x2cc, (q15_t)0x12b8,
+    (q15_t)0x2d0, (q15_t)0x12c4, (q15_t)0x2d4, (q15_t)0x12d0, (q15_t)0x2d8, (q15_t)0x12dc, (q15_t)0x2db, (q15_t)0x12e8,
+    (q15_t)0x2df, (q15_t)0x12f4, (q15_t)0x2e3, (q15_t)0x1300, (q15_t)0x2e6, (q15_t)0x130c, (q15_t)0x2ea, (q15_t)0x1318,
+    (q15_t)0x2ee, (q15_t)0x1324, (q15_t)0x2f2, (q15_t)0x1330, (q15_t)0x2f5, (q15_t)0x133c, (q15_t)0x2f9, (q15_t)0x1348,
+    (q15_t)0x2fd, (q15_t)0x1354, (q15_t)0x301, (q15_t)0x1360, (q15_t)0x305, (q15_t)0x136c, (q15_t)0x308, (q15_t)0x1378,
+    (q15_t)0x30c, (q15_t)0x1384, (q15_t)0x310, (q15_t)0x1390, (q15_t)0x314, (q15_t)0x139c, (q15_t)0x318, (q15_t)0x13a8,
+    (q15_t)0x31c, (q15_t)0x13b4, (q15_t)0x320, (q15_t)0x13c0, (q15_t)0x323, (q15_t)0x13cc, (q15_t)0x327, (q15_t)0x13d8,
+    (q15_t)0x32b, (q15_t)0x13e4, (q15_t)0x32f, (q15_t)0x13f0, (q15_t)0x333, (q15_t)0x13fb, (q15_t)0x337, (q15_t)0x1407,
+    (q15_t)0x33b, (q15_t)0x1413, (q15_t)0x33f, (q15_t)0x141f, (q15_t)0x343, (q15_t)0x142b, (q15_t)0x347, (q15_t)0x1437,
+    (q15_t)0x34b, (q15_t)0x1443, (q15_t)0x34f, (q15_t)0x144f, (q15_t)0x353, (q15_t)0x145b, (q15_t)0x357, (q15_t)0x1467,
+    (q15_t)0x35b, (q15_t)0x1473, (q15_t)0x35f, (q15_t)0x147f, (q15_t)0x363, (q15_t)0x148b, (q15_t)0x367, (q15_t)0x1496,
+    (q15_t)0x36b, (q15_t)0x14a2, (q15_t)0x36f, (q15_t)0x14ae, (q15_t)0x373, (q15_t)0x14ba, (q15_t)0x377, (q15_t)0x14c6,
+    (q15_t)0x37b, (q15_t)0x14d2, (q15_t)0x37f, (q15_t)0x14de, (q15_t)0x383, (q15_t)0x14ea, (q15_t)0x387, (q15_t)0x14f6,
+    (q15_t)0x38c, (q15_t)0x1501, (q15_t)0x390, (q15_t)0x150d, (q15_t)0x394, (q15_t)0x1519, (q15_t)0x398, (q15_t)0x1525,
+    (q15_t)0x39c, (q15_t)0x1531, (q15_t)0x3a0, (q15_t)0x153d, (q15_t)0x3a5, (q15_t)0x1549, (q15_t)0x3a9, (q15_t)0x1554,
+    (q15_t)0x3ad, (q15_t)0x1560, (q15_t)0x3b1, (q15_t)0x156c, (q15_t)0x3b5, (q15_t)0x1578, (q15_t)0x3ba, (q15_t)0x1584,
+    (q15_t)0x3be, (q15_t)0x1590, (q15_t)0x3c2, (q15_t)0x159b, (q15_t)0x3c6, (q15_t)0x15a7, (q15_t)0x3ca, (q15_t)0x15b3,
+    (q15_t)0x3cf, (q15_t)0x15bf, (q15_t)0x3d3, (q15_t)0x15cb, (q15_t)0x3d7, (q15_t)0x15d7, (q15_t)0x3dc, (q15_t)0x15e2,
+    (q15_t)0x3e0, (q15_t)0x15ee, (q15_t)0x3e4, (q15_t)0x15fa, (q15_t)0x3e9, (q15_t)0x1606, (q15_t)0x3ed, (q15_t)0x1612,
+    (q15_t)0x3f1, (q15_t)0x161d, (q15_t)0x3f6, (q15_t)0x1629, (q15_t)0x3fa, (q15_t)0x1635, (q15_t)0x3fe, (q15_t)0x1641,
+    (q15_t)0x403, (q15_t)0x164c, (q15_t)0x407, (q15_t)0x1658, (q15_t)0x40b, (q15_t)0x1664, (q15_t)0x410, (q15_t)0x1670,
+    (q15_t)0x414, (q15_t)0x167c, (q15_t)0x419, (q15_t)0x1687, (q15_t)0x41d, (q15_t)0x1693, (q15_t)0x422, (q15_t)0x169f,
+    (q15_t)0x426, (q15_t)0x16ab, (q15_t)0x42a, (q15_t)0x16b6, (q15_t)0x42f, (q15_t)0x16c2, (q15_t)0x433, (q15_t)0x16ce,
+    (q15_t)0x438, (q15_t)0x16da, (q15_t)0x43c, (q15_t)0x16e5, (q15_t)0x441, (q15_t)0x16f1, (q15_t)0x445, (q15_t)0x16fd,
+    (q15_t)0x44a, (q15_t)0x1709, (q15_t)0x44e, (q15_t)0x1714, (q15_t)0x453, (q15_t)0x1720, (q15_t)0x457, (q15_t)0x172c,
+    (q15_t)0x45c, (q15_t)0x1737, (q15_t)0x461, (q15_t)0x1743, (q15_t)0x465, (q15_t)0x174f, (q15_t)0x46a, (q15_t)0x175b,
+    (q15_t)0x46e, (q15_t)0x1766, (q15_t)0x473, (q15_t)0x1772, (q15_t)0x478, (q15_t)0x177e, (q15_t)0x47c, (q15_t)0x1789,
+    (q15_t)0x481, (q15_t)0x1795, (q15_t)0x485, (q15_t)0x17a1, (q15_t)0x48a, (q15_t)0x17ac, (q15_t)0x48f, (q15_t)0x17b8,
+    (q15_t)0x493, (q15_t)0x17c4, (q15_t)0x498, (q15_t)0x17cf, (q15_t)0x49d, (q15_t)0x17db, (q15_t)0x4a1, (q15_t)0x17e7,
+    (q15_t)0x4a6, (q15_t)0x17f2, (q15_t)0x4ab, (q15_t)0x17fe, (q15_t)0x4b0, (q15_t)0x180a, (q15_t)0x4b4, (q15_t)0x1815,
+    (q15_t)0x4b9, (q15_t)0x1821, (q15_t)0x4be, (q15_t)0x182d, (q15_t)0x4c2, (q15_t)0x1838, (q15_t)0x4c7, (q15_t)0x1844,
+    (q15_t)0x4cc, (q15_t)0x184f, (q15_t)0x4d1, (q15_t)0x185b, (q15_t)0x4d6, (q15_t)0x1867, (q15_t)0x4da, (q15_t)0x1872,
+    (q15_t)0x4df, (q15_t)0x187e, (q15_t)0x4e4, (q15_t)0x1889, (q15_t)0x4e9, (q15_t)0x1895, (q15_t)0x4ee, (q15_t)0x18a1,
+    (q15_t)0x4f2, (q15_t)0x18ac, (q15_t)0x4f7, (q15_t)0x18b8, (q15_t)0x4fc, (q15_t)0x18c3, (q15_t)0x501, (q15_t)0x18cf,
+    (q15_t)0x506, (q15_t)0x18db, (q15_t)0x50b, (q15_t)0x18e6, (q15_t)0x510, (q15_t)0x18f2, (q15_t)0x515, (q15_t)0x18fd,
+    (q15_t)0x51a, (q15_t)0x1909, (q15_t)0x51e, (q15_t)0x1914, (q15_t)0x523, (q15_t)0x1920, (q15_t)0x528, (q15_t)0x192c,
+    (q15_t)0x52d, (q15_t)0x1937, (q15_t)0x532, (q15_t)0x1943, (q15_t)0x537, (q15_t)0x194e, (q15_t)0x53c, (q15_t)0x195a,
+    (q15_t)0x541, (q15_t)0x1965, (q15_t)0x546, (q15_t)0x1971, (q15_t)0x54b, (q15_t)0x197c, (q15_t)0x550, (q15_t)0x1988,
+    (q15_t)0x555, (q15_t)0x1993, (q15_t)0x55a, (q15_t)0x199f, (q15_t)0x55f, (q15_t)0x19aa, (q15_t)0x564, (q15_t)0x19b6,
+    (q15_t)0x569, (q15_t)0x19c1, (q15_t)0x56e, (q15_t)0x19cd, (q15_t)0x573, (q15_t)0x19d8, (q15_t)0x578, (q15_t)0x19e4,
+    (q15_t)0x57e, (q15_t)0x19ef, (q15_t)0x583, (q15_t)0x19fb, (q15_t)0x588, (q15_t)0x1a06, (q15_t)0x58d, (q15_t)0x1a12,
+    (q15_t)0x592, (q15_t)0x1a1d, (q15_t)0x597, (q15_t)0x1a29, (q15_t)0x59c, (q15_t)0x1a34, (q15_t)0x5a1, (q15_t)0x1a40,
+    (q15_t)0x5a7, (q15_t)0x1a4b, (q15_t)0x5ac, (q15_t)0x1a57, (q15_t)0x5b1, (q15_t)0x1a62, (q15_t)0x5b6, (q15_t)0x1a6e,
+    (q15_t)0x5bb, (q15_t)0x1a79, (q15_t)0x5c1, (q15_t)0x1a84, (q15_t)0x5c6, (q15_t)0x1a90, (q15_t)0x5cb, (q15_t)0x1a9b,
+    (q15_t)0x5d0, (q15_t)0x1aa7, (q15_t)0x5d5, (q15_t)0x1ab2, (q15_t)0x5db, (q15_t)0x1abe, (q15_t)0x5e0, (q15_t)0x1ac9,
+    (q15_t)0x5e5, (q15_t)0x1ad4, (q15_t)0x5ea, (q15_t)0x1ae0, (q15_t)0x5f0, (q15_t)0x1aeb, (q15_t)0x5f5, (q15_t)0x1af7,
+    (q15_t)0x5fa, (q15_t)0x1b02, (q15_t)0x600, (q15_t)0x1b0d, (q15_t)0x605, (q15_t)0x1b19, (q15_t)0x60a, (q15_t)0x1b24,
+    (q15_t)0x610, (q15_t)0x1b30, (q15_t)0x615, (q15_t)0x1b3b, (q15_t)0x61a, (q15_t)0x1b46, (q15_t)0x620, (q15_t)0x1b52,
+    (q15_t)0x625, (q15_t)0x1b5d, (q15_t)0x62a, (q15_t)0x1b68, (q15_t)0x630, (q15_t)0x1b74, (q15_t)0x635, (q15_t)0x1b7f,
+    (q15_t)0x63b, (q15_t)0x1b8a, (q15_t)0x640, (q15_t)0x1b96, (q15_t)0x645, (q15_t)0x1ba1, (q15_t)0x64b, (q15_t)0x1bac,
+    (q15_t)0x650, (q15_t)0x1bb8, (q15_t)0x656, (q15_t)0x1bc3, (q15_t)0x65b, (q15_t)0x1bce, (q15_t)0x661, (q15_t)0x1bda,
+    (q15_t)0x666, (q15_t)0x1be5, (q15_t)0x66c, (q15_t)0x1bf0, (q15_t)0x671, (q15_t)0x1bfc, (q15_t)0x677, (q15_t)0x1c07,
+    (q15_t)0x67c, (q15_t)0x1c12, (q15_t)0x682, (q15_t)0x1c1e, (q15_t)0x687, (q15_t)0x1c29, (q15_t)0x68d, (q15_t)0x1c34,
+    (q15_t)0x692, (q15_t)0x1c3f, (q15_t)0x698, (q15_t)0x1c4b, (q15_t)0x69d, (q15_t)0x1c56, (q15_t)0x6a3, (q15_t)0x1c61,
+    (q15_t)0x6a8, (q15_t)0x1c6c, (q15_t)0x6ae, (q15_t)0x1c78, (q15_t)0x6b4, (q15_t)0x1c83, (q15_t)0x6b9, (q15_t)0x1c8e,
+    (q15_t)0x6bf, (q15_t)0x1c99, (q15_t)0x6c5, (q15_t)0x1ca5, (q15_t)0x6ca, (q15_t)0x1cb0, (q15_t)0x6d0, (q15_t)0x1cbb,
+    (q15_t)0x6d5, (q15_t)0x1cc6, (q15_t)0x6db, (q15_t)0x1cd2, (q15_t)0x6e1, (q15_t)0x1cdd, (q15_t)0x6e6, (q15_t)0x1ce8,
+    (q15_t)0x6ec, (q15_t)0x1cf3, (q15_t)0x6f2, (q15_t)0x1cff, (q15_t)0x6f7, (q15_t)0x1d0a, (q15_t)0x6fd, (q15_t)0x1d15,
+    (q15_t)0x703, (q15_t)0x1d20, (q15_t)0x709, (q15_t)0x1d2b, (q15_t)0x70e, (q15_t)0x1d36, (q15_t)0x714, (q15_t)0x1d42,
+    (q15_t)0x71a, (q15_t)0x1d4d, (q15_t)0x720, (q15_t)0x1d58, (q15_t)0x725, (q15_t)0x1d63, (q15_t)0x72b, (q15_t)0x1d6e,
+    (q15_t)0x731, (q15_t)0x1d79, (q15_t)0x737, (q15_t)0x1d85, (q15_t)0x73d, (q15_t)0x1d90, (q15_t)0x742, (q15_t)0x1d9b,
+    (q15_t)0x748, (q15_t)0x1da6, (q15_t)0x74e, (q15_t)0x1db1, (q15_t)0x754, (q15_t)0x1dbc, (q15_t)0x75a, (q15_t)0x1dc7,
+    (q15_t)0x75f, (q15_t)0x1dd3, (q15_t)0x765, (q15_t)0x1dde, (q15_t)0x76b, (q15_t)0x1de9, (q15_t)0x771, (q15_t)0x1df4,
+    (q15_t)0x777, (q15_t)0x1dff, (q15_t)0x77d, (q15_t)0x1e0a, (q15_t)0x783, (q15_t)0x1e15, (q15_t)0x789, (q15_t)0x1e20,
+    (q15_t)0x78f, (q15_t)0x1e2b, (q15_t)0x795, (q15_t)0x1e36, (q15_t)0x79a, (q15_t)0x1e42, (q15_t)0x7a0, (q15_t)0x1e4d,
+    (q15_t)0x7a6, (q15_t)0x1e58, (q15_t)0x7ac, (q15_t)0x1e63, (q15_t)0x7b2, (q15_t)0x1e6e, (q15_t)0x7b8, (q15_t)0x1e79,
+    (q15_t)0x7be, (q15_t)0x1e84, (q15_t)0x7c4, (q15_t)0x1e8f, (q15_t)0x7ca, (q15_t)0x1e9a, (q15_t)0x7d0, (q15_t)0x1ea5,
+    (q15_t)0x7d6, (q15_t)0x1eb0, (q15_t)0x7dc, (q15_t)0x1ebb, (q15_t)0x7e2, (q15_t)0x1ec6, (q15_t)0x7e8, (q15_t)0x1ed1,
+    (q15_t)0x7ee, (q15_t)0x1edc, (q15_t)0x7f5, (q15_t)0x1ee7, (q15_t)0x7fb, (q15_t)0x1ef2, (q15_t)0x801, (q15_t)0x1efd,
+    (q15_t)0x807, (q15_t)0x1f08, (q15_t)0x80d, (q15_t)0x1f13, (q15_t)0x813, (q15_t)0x1f1e, (q15_t)0x819, (q15_t)0x1f29,
+    (q15_t)0x81f, (q15_t)0x1f34, (q15_t)0x825, (q15_t)0x1f3f, (q15_t)0x82b, (q15_t)0x1f4a, (q15_t)0x832, (q15_t)0x1f55,
+    (q15_t)0x838, (q15_t)0x1f60, (q15_t)0x83e, (q15_t)0x1f6b, (q15_t)0x844, (q15_t)0x1f76, (q15_t)0x84a, (q15_t)0x1f81,
+    (q15_t)0x850, (q15_t)0x1f8c, (q15_t)0x857, (q15_t)0x1f97, (q15_t)0x85d, (q15_t)0x1fa2, (q15_t)0x863, (q15_t)0x1fac,
+    (q15_t)0x869, (q15_t)0x1fb7, (q15_t)0x870, (q15_t)0x1fc2, (q15_t)0x876, (q15_t)0x1fcd, (q15_t)0x87c, (q15_t)0x1fd8,
+    (q15_t)0x882, (q15_t)0x1fe3, (q15_t)0x889, (q15_t)0x1fee, (q15_t)0x88f, (q15_t)0x1ff9, (q15_t)0x895, (q15_t)0x2004,
+    (q15_t)0x89b, (q15_t)0x200f, (q15_t)0x8a2, (q15_t)0x2019, (q15_t)0x8a8, (q15_t)0x2024, (q15_t)0x8ae, (q15_t)0x202f,
+    (q15_t)0x8b5, (q15_t)0x203a, (q15_t)0x8bb, (q15_t)0x2045, (q15_t)0x8c1, (q15_t)0x2050, (q15_t)0x8c8, (q15_t)0x205b,
+    (q15_t)0x8ce, (q15_t)0x2065, (q15_t)0x8d4, (q15_t)0x2070, (q15_t)0x8db, (q15_t)0x207b, (q15_t)0x8e1, (q15_t)0x2086,
+    (q15_t)0x8e8, (q15_t)0x2091, (q15_t)0x8ee, (q15_t)0x209b, (q15_t)0x8f4, (q15_t)0x20a6, (q15_t)0x8fb, (q15_t)0x20b1,
+    (q15_t)0x901, (q15_t)0x20bc, (q15_t)0x908, (q15_t)0x20c7, (q15_t)0x90e, (q15_t)0x20d1, (q15_t)0x915, (q15_t)0x20dc,
+    (q15_t)0x91b, (q15_t)0x20e7, (q15_t)0x921, (q15_t)0x20f2, (q15_t)0x928, (q15_t)0x20fd, (q15_t)0x92e, (q15_t)0x2107,
+    (q15_t)0x935, (q15_t)0x2112, (q15_t)0x93b, (q15_t)0x211d, (q15_t)0x942, (q15_t)0x2128, (q15_t)0x948, (q15_t)0x2132,
+    (q15_t)0x94f, (q15_t)0x213d, (q15_t)0x955, (q15_t)0x2148, (q15_t)0x95c, (q15_t)0x2153, (q15_t)0x963, (q15_t)0x215d,
+    (q15_t)0x969, (q15_t)0x2168, (q15_t)0x970, (q15_t)0x2173, (q15_t)0x976, (q15_t)0x217d, (q15_t)0x97d, (q15_t)0x2188,
+    (q15_t)0x983, (q15_t)0x2193, (q15_t)0x98a, (q15_t)0x219e, (q15_t)0x991, (q15_t)0x21a8, (q15_t)0x997, (q15_t)0x21b3,
+    (q15_t)0x99e, (q15_t)0x21be, (q15_t)0x9a4, (q15_t)0x21c8, (q15_t)0x9ab, (q15_t)0x21d3, (q15_t)0x9b2, (q15_t)0x21de,
+    (q15_t)0x9b8, (q15_t)0x21e8, (q15_t)0x9bf, (q15_t)0x21f3, (q15_t)0x9c6, (q15_t)0x21fe, (q15_t)0x9cc, (q15_t)0x2208,
+    (q15_t)0x9d3, (q15_t)0x2213, (q15_t)0x9da, (q15_t)0x221e, (q15_t)0x9e0, (q15_t)0x2228, (q15_t)0x9e7, (q15_t)0x2233,
+    (q15_t)0x9ee, (q15_t)0x223d, (q15_t)0x9f5, (q15_t)0x2248, (q15_t)0x9fb, (q15_t)0x2253, (q15_t)0xa02, (q15_t)0x225d,
+    (q15_t)0xa09, (q15_t)0x2268, (q15_t)0xa10, (q15_t)0x2272, (q15_t)0xa16, (q15_t)0x227d, (q15_t)0xa1d, (q15_t)0x2288,
+    (q15_t)0xa24, (q15_t)0x2292, (q15_t)0xa2b, (q15_t)0x229d, (q15_t)0xa32, (q15_t)0x22a7, (q15_t)0xa38, (q15_t)0x22b2,
+    (q15_t)0xa3f, (q15_t)0x22bc, (q15_t)0xa46, (q15_t)0x22c7, (q15_t)0xa4d, (q15_t)0x22d2, (q15_t)0xa54, (q15_t)0x22dc,
+    (q15_t)0xa5b, (q15_t)0x22e7, (q15_t)0xa61, (q15_t)0x22f1, (q15_t)0xa68, (q15_t)0x22fc, (q15_t)0xa6f, (q15_t)0x2306,
+    (q15_t)0xa76, (q15_t)0x2311, (q15_t)0xa7d, (q15_t)0x231b, (q15_t)0xa84, (q15_t)0x2326, (q15_t)0xa8b, (q15_t)0x2330,
+    (q15_t)0xa92, (q15_t)0x233b, (q15_t)0xa99, (q15_t)0x2345, (q15_t)0xa9f, (q15_t)0x2350, (q15_t)0xaa6, (q15_t)0x235a,
+    (q15_t)0xaad, (q15_t)0x2365, (q15_t)0xab4, (q15_t)0x236f, (q15_t)0xabb, (q15_t)0x237a, (q15_t)0xac2, (q15_t)0x2384,
+    (q15_t)0xac9, (q15_t)0x238e, (q15_t)0xad0, (q15_t)0x2399, (q15_t)0xad7, (q15_t)0x23a3, (q15_t)0xade, (q15_t)0x23ae,
+    (q15_t)0xae5, (q15_t)0x23b8, (q15_t)0xaec, (q15_t)0x23c3, (q15_t)0xaf3, (q15_t)0x23cd, (q15_t)0xafa, (q15_t)0x23d7,
+    (q15_t)0xb01, (q15_t)0x23e2, (q15_t)0xb08, (q15_t)0x23ec, (q15_t)0xb0f, (q15_t)0x23f7, (q15_t)0xb16, (q15_t)0x2401,
+    (q15_t)0xb1e, (q15_t)0x240b, (q15_t)0xb25, (q15_t)0x2416, (q15_t)0xb2c, (q15_t)0x2420, (q15_t)0xb33, (q15_t)0x242b,
+    (q15_t)0xb3a, (q15_t)0x2435, (q15_t)0xb41, (q15_t)0x243f, (q15_t)0xb48, (q15_t)0x244a, (q15_t)0xb4f, (q15_t)0x2454,
+    (q15_t)0xb56, (q15_t)0x245e, (q15_t)0xb5e, (q15_t)0x2469, (q15_t)0xb65, (q15_t)0x2473, (q15_t)0xb6c, (q15_t)0x247d,
+    (q15_t)0xb73, (q15_t)0x2488, (q15_t)0xb7a, (q15_t)0x2492, (q15_t)0xb81, (q15_t)0x249c, (q15_t)0xb89, (q15_t)0x24a7,
+    (q15_t)0xb90, (q15_t)0x24b1, (q15_t)0xb97, (q15_t)0x24bb, (q15_t)0xb9e, (q15_t)0x24c5, (q15_t)0xba5, (q15_t)0x24d0,
+    (q15_t)0xbad, (q15_t)0x24da, (q15_t)0xbb4, (q15_t)0x24e4, (q15_t)0xbbb, (q15_t)0x24ef, (q15_t)0xbc2, (q15_t)0x24f9,
+    (q15_t)0xbca, (q15_t)0x2503, (q15_t)0xbd1, (q15_t)0x250d, (q15_t)0xbd8, (q15_t)0x2518, (q15_t)0xbe0, (q15_t)0x2522,
+    (q15_t)0xbe7, (q15_t)0x252c, (q15_t)0xbee, (q15_t)0x2536, (q15_t)0xbf5, (q15_t)0x2541, (q15_t)0xbfd, (q15_t)0x254b,
+    (q15_t)0xc04, (q15_t)0x2555, (q15_t)0xc0b, (q15_t)0x255f, (q15_t)0xc13, (q15_t)0x2569, (q15_t)0xc1a, (q15_t)0x2574,
+    (q15_t)0xc21, (q15_t)0x257e, (q15_t)0xc29, (q15_t)0x2588, (q15_t)0xc30, (q15_t)0x2592, (q15_t)0xc38, (q15_t)0x259c,
+    (q15_t)0xc3f, (q15_t)0x25a6, (q15_t)0xc46, (q15_t)0x25b1, (q15_t)0xc4e, (q15_t)0x25bb, (q15_t)0xc55, (q15_t)0x25c5,
+    (q15_t)0xc5d, (q15_t)0x25cf, (q15_t)0xc64, (q15_t)0x25d9, (q15_t)0xc6b, (q15_t)0x25e3, (q15_t)0xc73, (q15_t)0x25ed,
+    (q15_t)0xc7a, (q15_t)0x25f8, (q15_t)0xc82, (q15_t)0x2602, (q15_t)0xc89, (q15_t)0x260c, (q15_t)0xc91, (q15_t)0x2616,
+    (q15_t)0xc98, (q15_t)0x2620, (q15_t)0xca0, (q15_t)0x262a, (q15_t)0xca7, (q15_t)0x2634, (q15_t)0xcaf, (q15_t)0x263e,
+    (q15_t)0xcb6, (q15_t)0x2648, (q15_t)0xcbe, (q15_t)0x2652, (q15_t)0xcc5, (q15_t)0x265c, (q15_t)0xccd, (q15_t)0x2666,
+    (q15_t)0xcd4, (q15_t)0x2671, (q15_t)0xcdc, (q15_t)0x267b, (q15_t)0xce3, (q15_t)0x2685, (q15_t)0xceb, (q15_t)0x268f,
+    (q15_t)0xcf3, (q15_t)0x2699, (q15_t)0xcfa, (q15_t)0x26a3, (q15_t)0xd02, (q15_t)0x26ad, (q15_t)0xd09, (q15_t)0x26b7,
+    (q15_t)0xd11, (q15_t)0x26c1, (q15_t)0xd19, (q15_t)0x26cb, (q15_t)0xd20, (q15_t)0x26d5, (q15_t)0xd28, (q15_t)0x26df,
+    (q15_t)0xd30, (q15_t)0x26e9, (q15_t)0xd37, (q15_t)0x26f3, (q15_t)0xd3f, (q15_t)0x26fd, (q15_t)0xd46, (q15_t)0x2707,
+    (q15_t)0xd4e, (q15_t)0x2711, (q15_t)0xd56, (q15_t)0x271a, (q15_t)0xd5d, (q15_t)0x2724, (q15_t)0xd65, (q15_t)0x272e,
+    (q15_t)0xd6d, (q15_t)0x2738, (q15_t)0xd75, (q15_t)0x2742, (q15_t)0xd7c, (q15_t)0x274c, (q15_t)0xd84, (q15_t)0x2756,
+    (q15_t)0xd8c, (q15_t)0x2760, (q15_t)0xd93, (q15_t)0x276a, (q15_t)0xd9b, (q15_t)0x2774, (q15_t)0xda3, (q15_t)0x277e,
+    (q15_t)0xdab, (q15_t)0x2788, (q15_t)0xdb2, (q15_t)0x2791, (q15_t)0xdba, (q15_t)0x279b, (q15_t)0xdc2, (q15_t)0x27a5,
+    (q15_t)0xdca, (q15_t)0x27af, (q15_t)0xdd2, (q15_t)0x27b9, (q15_t)0xdd9, (q15_t)0x27c3, (q15_t)0xde1, (q15_t)0x27cd,
+    (q15_t)0xde9, (q15_t)0x27d6, (q15_t)0xdf1, (q15_t)0x27e0, (q15_t)0xdf9, (q15_t)0x27ea, (q15_t)0xe01, (q15_t)0x27f4,
+    (q15_t)0xe08, (q15_t)0x27fe, (q15_t)0xe10, (q15_t)0x2808, (q15_t)0xe18, (q15_t)0x2811, (q15_t)0xe20, (q15_t)0x281b,
+    (q15_t)0xe28, (q15_t)0x2825, (q15_t)0xe30, (q15_t)0x282f, (q15_t)0xe38, (q15_t)0x2838, (q15_t)0xe40, (q15_t)0x2842,
+    (q15_t)0xe47, (q15_t)0x284c, (q15_t)0xe4f, (q15_t)0x2856, (q15_t)0xe57, (q15_t)0x2860, (q15_t)0xe5f, (q15_t)0x2869,
+    (q15_t)0xe67, (q15_t)0x2873, (q15_t)0xe6f, (q15_t)0x287d, (q15_t)0xe77, (q15_t)0x2886, (q15_t)0xe7f, (q15_t)0x2890,
+    (q15_t)0xe87, (q15_t)0x289a, (q15_t)0xe8f, (q15_t)0x28a4, (q15_t)0xe97, (q15_t)0x28ad, (q15_t)0xe9f, (q15_t)0x28b7,
+    (q15_t)0xea7, (q15_t)0x28c1, (q15_t)0xeaf, (q15_t)0x28ca, (q15_t)0xeb7, (q15_t)0x28d4, (q15_t)0xebf, (q15_t)0x28de,
+    (q15_t)0xec7, (q15_t)0x28e7, (q15_t)0xecf, (q15_t)0x28f1, (q15_t)0xed7, (q15_t)0x28fb, (q15_t)0xedf, (q15_t)0x2904,
+    (q15_t)0xee7, (q15_t)0x290e, (q15_t)0xeef, (q15_t)0x2918, (q15_t)0xef7, (q15_t)0x2921, (q15_t)0xeff, (q15_t)0x292b,
+    (q15_t)0xf07, (q15_t)0x2935, (q15_t)0xf10, (q15_t)0x293e, (q15_t)0xf18, (q15_t)0x2948, (q15_t)0xf20, (q15_t)0x2951,
+    (q15_t)0xf28, (q15_t)0x295b, (q15_t)0xf30, (q15_t)0x2965, (q15_t)0xf38, (q15_t)0x296e, (q15_t)0xf40, (q15_t)0x2978,
+    (q15_t)0xf48, (q15_t)0x2981, (q15_t)0xf51, (q15_t)0x298b, (q15_t)0xf59, (q15_t)0x2994, (q15_t)0xf61, (q15_t)0x299e,
+    (q15_t)0xf69, (q15_t)0x29a7, (q15_t)0xf71, (q15_t)0x29b1, (q15_t)0xf79, (q15_t)0x29bb, (q15_t)0xf82, (q15_t)0x29c4,
+    (q15_t)0xf8a, (q15_t)0x29ce, (q15_t)0xf92, (q15_t)0x29d7, (q15_t)0xf9a, (q15_t)0x29e1, (q15_t)0xfa3, (q15_t)0x29ea,
+    (q15_t)0xfab, (q15_t)0x29f4, (q15_t)0xfb3, (q15_t)0x29fd, (q15_t)0xfbb, (q15_t)0x2a07, (q15_t)0xfc4, (q15_t)0x2a10,
+    (q15_t)0xfcc, (q15_t)0x2a1a, (q15_t)0xfd4, (q15_t)0x2a23, (q15_t)0xfdc, (q15_t)0x2a2c, (q15_t)0xfe5, (q15_t)0x2a36,
+    (q15_t)0xfed, (q15_t)0x2a3f, (q15_t)0xff5, (q15_t)0x2a49, (q15_t)0xffe, (q15_t)0x2a52, (q15_t)0x1006, (q15_t)0x2a5c,
+    (q15_t)0x100e, (q15_t)0x2a65, (q15_t)0x1016, (q15_t)0x2a6e, (q15_t)0x101f, (q15_t)0x2a78, (q15_t)0x1027, (q15_t)0x2a81,
+    (q15_t)0x1030, (q15_t)0x2a8b, (q15_t)0x1038, (q15_t)0x2a94, (q15_t)0x1040, (q15_t)0x2a9d, (q15_t)0x1049, (q15_t)0x2aa7,
+    (q15_t)0x1051, (q15_t)0x2ab0, (q15_t)0x1059, (q15_t)0x2ab9, (q15_t)0x1062, (q15_t)0x2ac3, (q15_t)0x106a, (q15_t)0x2acc,
+    (q15_t)0x1073, (q15_t)0x2ad6, (q15_t)0x107b, (q15_t)0x2adf, (q15_t)0x1083, (q15_t)0x2ae8, (q15_t)0x108c, (q15_t)0x2af2,
+    (q15_t)0x1094, (q15_t)0x2afb, (q15_t)0x109d, (q15_t)0x2b04, (q15_t)0x10a5, (q15_t)0x2b0d, (q15_t)0x10ae, (q15_t)0x2b17,
+    (q15_t)0x10b6, (q15_t)0x2b20, (q15_t)0x10bf, (q15_t)0x2b29, (q15_t)0x10c7, (q15_t)0x2b33, (q15_t)0x10d0, (q15_t)0x2b3c,
+    (q15_t)0x10d8, (q15_t)0x2b45, (q15_t)0x10e0, (q15_t)0x2b4e, (q15_t)0x10e9, (q15_t)0x2b58, (q15_t)0x10f2, (q15_t)0x2b61,
+    (q15_t)0x10fa, (q15_t)0x2b6a, (q15_t)0x1103, (q15_t)0x2b73, (q15_t)0x110b, (q15_t)0x2b7d, (q15_t)0x1114, (q15_t)0x2b86,
+    (q15_t)0x111c, (q15_t)0x2b8f, (q15_t)0x1125, (q15_t)0x2b98, (q15_t)0x112d, (q15_t)0x2ba1, (q15_t)0x1136, (q15_t)0x2bab,
+    (q15_t)0x113e, (q15_t)0x2bb4, (q15_t)0x1147, (q15_t)0x2bbd, (q15_t)0x1150, (q15_t)0x2bc6, (q15_t)0x1158, (q15_t)0x2bcf,
+    (q15_t)0x1161, (q15_t)0x2bd8, (q15_t)0x1169, (q15_t)0x2be2, (q15_t)0x1172, (q15_t)0x2beb, (q15_t)0x117b, (q15_t)0x2bf4,
+    (q15_t)0x1183, (q15_t)0x2bfd, (q15_t)0x118c, (q15_t)0x2c06, (q15_t)0x1195, (q15_t)0x2c0f, (q15_t)0x119d, (q15_t)0x2c18,
+    (q15_t)0x11a6, (q15_t)0x2c21, (q15_t)0x11af, (q15_t)0x2c2b, (q15_t)0x11b7, (q15_t)0x2c34, (q15_t)0x11c0, (q15_t)0x2c3d,
+    (q15_t)0x11c9, (q15_t)0x2c46, (q15_t)0x11d1, (q15_t)0x2c4f, (q15_t)0x11da, (q15_t)0x2c58, (q15_t)0x11e3, (q15_t)0x2c61,
+    (q15_t)0x11eb, (q15_t)0x2c6a, (q15_t)0x11f4, (q15_t)0x2c73, (q15_t)0x11fd, (q15_t)0x2c7c, (q15_t)0x1206, (q15_t)0x2c85,
+    (q15_t)0x120e, (q15_t)0x2c8e, (q15_t)0x1217, (q15_t)0x2c97, (q15_t)0x1220, (q15_t)0x2ca0, (q15_t)0x1229, (q15_t)0x2ca9,
+    (q15_t)0x1231, (q15_t)0x2cb2, (q15_t)0x123a, (q15_t)0x2cbb, (q15_t)0x1243, (q15_t)0x2cc4, (q15_t)0x124c, (q15_t)0x2ccd,
+    (q15_t)0x1255, (q15_t)0x2cd6, (q15_t)0x125d, (q15_t)0x2cdf, (q15_t)0x1266, (q15_t)0x2ce8, (q15_t)0x126f, (q15_t)0x2cf1,
+    (q15_t)0x1278, (q15_t)0x2cfa, (q15_t)0x1281, (q15_t)0x2d03, (q15_t)0x128a, (q15_t)0x2d0c, (q15_t)0x1292, (q15_t)0x2d15,
+    (q15_t)0x129b, (q15_t)0x2d1e, (q15_t)0x12a4, (q15_t)0x2d27, (q15_t)0x12ad, (q15_t)0x2d2f, (q15_t)0x12b6, (q15_t)0x2d38,
+    (q15_t)0x12bf, (q15_t)0x2d41, (q15_t)0x12c8, (q15_t)0x2d4a, (q15_t)0x12d1, (q15_t)0x2d53, (q15_t)0x12d9, (q15_t)0x2d5c,
+    (q15_t)0x12e2, (q15_t)0x2d65, (q15_t)0x12eb, (q15_t)0x2d6e, (q15_t)0x12f4, (q15_t)0x2d76, (q15_t)0x12fd, (q15_t)0x2d7f,
+    (q15_t)0x1306, (q15_t)0x2d88, (q15_t)0x130f, (q15_t)0x2d91, (q15_t)0x1318, (q15_t)0x2d9a, (q15_t)0x1321, (q15_t)0x2da3,
+    (q15_t)0x132a, (q15_t)0x2dab, (q15_t)0x1333, (q15_t)0x2db4, (q15_t)0x133c, (q15_t)0x2dbd, (q15_t)0x1345, (q15_t)0x2dc6,
+    (q15_t)0x134e, (q15_t)0x2dcf, (q15_t)0x1357, (q15_t)0x2dd7, (q15_t)0x1360, (q15_t)0x2de0, (q15_t)0x1369, (q15_t)0x2de9,
+    (q15_t)0x1372, (q15_t)0x2df2, (q15_t)0x137b, (q15_t)0x2dfa, (q15_t)0x1384, (q15_t)0x2e03, (q15_t)0x138d, (q15_t)0x2e0c,
+    (q15_t)0x1396, (q15_t)0x2e15, (q15_t)0x139f, (q15_t)0x2e1d, (q15_t)0x13a8, (q15_t)0x2e26, (q15_t)0x13b1, (q15_t)0x2e2f,
+    (q15_t)0x13ba, (q15_t)0x2e37, (q15_t)0x13c3, (q15_t)0x2e40, (q15_t)0x13cc, (q15_t)0x2e49, (q15_t)0x13d5, (q15_t)0x2e51,
+    (q15_t)0x13df, (q15_t)0x2e5a, (q15_t)0x13e8, (q15_t)0x2e63, (q15_t)0x13f1, (q15_t)0x2e6b, (q15_t)0x13fa, (q15_t)0x2e74,
+    (q15_t)0x1403, (q15_t)0x2e7d, (q15_t)0x140c, (q15_t)0x2e85, (q15_t)0x1415, (q15_t)0x2e8e, (q15_t)0x141e, (q15_t)0x2e97,
+    (q15_t)0x1428, (q15_t)0x2e9f, (q15_t)0x1431, (q15_t)0x2ea8, (q15_t)0x143a, (q15_t)0x2eb0, (q15_t)0x1443, (q15_t)0x2eb9,
+    (q15_t)0x144c, (q15_t)0x2ec2, (q15_t)0x1455, (q15_t)0x2eca, (q15_t)0x145f, (q15_t)0x2ed3, (q15_t)0x1468, (q15_t)0x2edb,
+    (q15_t)0x1471, (q15_t)0x2ee4, (q15_t)0x147a, (q15_t)0x2eec, (q15_t)0x1483, (q15_t)0x2ef5, (q15_t)0x148d, (q15_t)0x2efd,
+    (q15_t)0x1496, (q15_t)0x2f06, (q15_t)0x149f, (q15_t)0x2f0e, (q15_t)0x14a8, (q15_t)0x2f17, (q15_t)0x14b2, (q15_t)0x2f20,
+    (q15_t)0x14bb, (q15_t)0x2f28, (q15_t)0x14c4, (q15_t)0x2f30, (q15_t)0x14cd, (q15_t)0x2f39, (q15_t)0x14d7, (q15_t)0x2f41,
+    (q15_t)0x14e0, (q15_t)0x2f4a, (q15_t)0x14e9, (q15_t)0x2f52, (q15_t)0x14f3, (q15_t)0x2f5b, (q15_t)0x14fc, (q15_t)0x2f63,
+    (q15_t)0x1505, (q15_t)0x2f6c, (q15_t)0x150e, (q15_t)0x2f74, (q15_t)0x1518, (q15_t)0x2f7d, (q15_t)0x1521, (q15_t)0x2f85,
+    (q15_t)0x152a, (q15_t)0x2f8d, (q15_t)0x1534, (q15_t)0x2f96, (q15_t)0x153d, (q15_t)0x2f9e, (q15_t)0x1547, (q15_t)0x2fa7,
+    (q15_t)0x1550, (q15_t)0x2faf, (q15_t)0x1559, (q15_t)0x2fb7, (q15_t)0x1563, (q15_t)0x2fc0, (q15_t)0x156c, (q15_t)0x2fc8,
+    (q15_t)0x1575, (q15_t)0x2fd0, (q15_t)0x157f, (q15_t)0x2fd9, (q15_t)0x1588, (q15_t)0x2fe1, (q15_t)0x1592, (q15_t)0x2fea,
+    (q15_t)0x159b, (q15_t)0x2ff2, (q15_t)0x15a4, (q15_t)0x2ffa, (q15_t)0x15ae, (q15_t)0x3002, (q15_t)0x15b7, (q15_t)0x300b,
+    (q15_t)0x15c1, (q15_t)0x3013, (q15_t)0x15ca, (q15_t)0x301b, (q15_t)0x15d4, (q15_t)0x3024, (q15_t)0x15dd, (q15_t)0x302c,
+    (q15_t)0x15e6, (q15_t)0x3034, (q15_t)0x15f0, (q15_t)0x303c, (q15_t)0x15f9, (q15_t)0x3045, (q15_t)0x1603, (q15_t)0x304d,
+    (q15_t)0x160c, (q15_t)0x3055, (q15_t)0x1616, (q15_t)0x305d, (q15_t)0x161f, (q15_t)0x3066, (q15_t)0x1629, (q15_t)0x306e,
+    (q15_t)0x1632, (q15_t)0x3076, (q15_t)0x163c, (q15_t)0x307e, (q15_t)0x1645, (q15_t)0x3087, (q15_t)0x164f, (q15_t)0x308f,
+    (q15_t)0x1659, (q15_t)0x3097, (q15_t)0x1662, (q15_t)0x309f, (q15_t)0x166c, (q15_t)0x30a7, (q15_t)0x1675, (q15_t)0x30af,
+    (q15_t)0x167f, (q15_t)0x30b8, (q15_t)0x1688, (q15_t)0x30c0, (q15_t)0x1692, (q15_t)0x30c8, (q15_t)0x169b, (q15_t)0x30d0,
+    (q15_t)0x16a5, (q15_t)0x30d8, (q15_t)0x16af, (q15_t)0x30e0, (q15_t)0x16b8, (q15_t)0x30e8, (q15_t)0x16c2, (q15_t)0x30f0,
+    (q15_t)0x16cb, (q15_t)0x30f9, (q15_t)0x16d5, (q15_t)0x3101, (q15_t)0x16df, (q15_t)0x3109, (q15_t)0x16e8, (q15_t)0x3111,
+    (q15_t)0x16f2, (q15_t)0x3119, (q15_t)0x16fc, (q15_t)0x3121, (q15_t)0x1705, (q15_t)0x3129, (q15_t)0x170f, (q15_t)0x3131,
+    (q15_t)0x1719, (q15_t)0x3139, (q15_t)0x1722, (q15_t)0x3141, (q15_t)0x172c, (q15_t)0x3149, (q15_t)0x1736, (q15_t)0x3151,
+    (q15_t)0x173f, (q15_t)0x3159, (q15_t)0x1749, (q15_t)0x3161, (q15_t)0x1753, (q15_t)0x3169, (q15_t)0x175c, (q15_t)0x3171,
+    (q15_t)0x1766, (q15_t)0x3179, (q15_t)0x1770, (q15_t)0x3181, (q15_t)0x177a, (q15_t)0x3189, (q15_t)0x1783, (q15_t)0x3191,
+    (q15_t)0x178d, (q15_t)0x3199, (q15_t)0x1797, (q15_t)0x31a1, (q15_t)0x17a0, (q15_t)0x31a9, (q15_t)0x17aa, (q15_t)0x31b1,
+    (q15_t)0x17b4, (q15_t)0x31b9, (q15_t)0x17be, (q15_t)0x31c0, (q15_t)0x17c8, (q15_t)0x31c8, (q15_t)0x17d1, (q15_t)0x31d0,
+    (q15_t)0x17db, (q15_t)0x31d8, (q15_t)0x17e5, (q15_t)0x31e0, (q15_t)0x17ef, (q15_t)0x31e8, (q15_t)0x17f8, (q15_t)0x31f0,
+    (q15_t)0x1802, (q15_t)0x31f8, (q15_t)0x180c, (q15_t)0x31ff, (q15_t)0x1816, (q15_t)0x3207, (q15_t)0x1820, (q15_t)0x320f,
+    (q15_t)0x182a, (q15_t)0x3217, (q15_t)0x1833, (q15_t)0x321f, (q15_t)0x183d, (q15_t)0x3227, (q15_t)0x1847, (q15_t)0x322e,
+    (q15_t)0x1851, (q15_t)0x3236, (q15_t)0x185b, (q15_t)0x323e, (q15_t)0x1865, (q15_t)0x3246, (q15_t)0x186f, (q15_t)0x324e,
+    (q15_t)0x1878, (q15_t)0x3255, (q15_t)0x1882, (q15_t)0x325d, (q15_t)0x188c, (q15_t)0x3265, (q15_t)0x1896, (q15_t)0x326d,
+    (q15_t)0x18a0, (q15_t)0x3274, (q15_t)0x18aa, (q15_t)0x327c, (q15_t)0x18b4, (q15_t)0x3284, (q15_t)0x18be, (q15_t)0x328b,
+    (q15_t)0x18c8, (q15_t)0x3293, (q15_t)0x18d2, (q15_t)0x329b, (q15_t)0x18dc, (q15_t)0x32a3, (q15_t)0x18e6, (q15_t)0x32aa,
+    (q15_t)0x18ef, (q15_t)0x32b2, (q15_t)0x18f9, (q15_t)0x32ba, (q15_t)0x1903, (q15_t)0x32c1, (q15_t)0x190d, (q15_t)0x32c9,
+    (q15_t)0x1917, (q15_t)0x32d0, (q15_t)0x1921, (q15_t)0x32d8, (q15_t)0x192b, (q15_t)0x32e0, (q15_t)0x1935, (q15_t)0x32e7,
+    (q15_t)0x193f, (q15_t)0x32ef, (q15_t)0x1949, (q15_t)0x32f7, (q15_t)0x1953, (q15_t)0x32fe, (q15_t)0x195d, (q15_t)0x3306,
+    (q15_t)0x1967, (q15_t)0x330d, (q15_t)0x1971, (q15_t)0x3315, (q15_t)0x197b, (q15_t)0x331d, (q15_t)0x1985, (q15_t)0x3324,
+    (q15_t)0x198f, (q15_t)0x332c, (q15_t)0x199a, (q15_t)0x3333, (q15_t)0x19a4, (q15_t)0x333b, (q15_t)0x19ae, (q15_t)0x3342,
+    (q15_t)0x19b8, (q15_t)0x334a, (q15_t)0x19c2, (q15_t)0x3351, (q15_t)0x19cc, (q15_t)0x3359, (q15_t)0x19d6, (q15_t)0x3360,
+    (q15_t)0x19e0, (q15_t)0x3368, (q15_t)0x19ea, (q15_t)0x336f, (q15_t)0x19f4, (q15_t)0x3377, (q15_t)0x19fe, (q15_t)0x337e,
+    (q15_t)0x1a08, (q15_t)0x3386, (q15_t)0x1a13, (q15_t)0x338d, (q15_t)0x1a1d, (q15_t)0x3395, (q15_t)0x1a27, (q15_t)0x339c,
+    (q15_t)0x1a31, (q15_t)0x33a3, (q15_t)0x1a3b, (q15_t)0x33ab, (q15_t)0x1a45, (q15_t)0x33b2, (q15_t)0x1a4f, (q15_t)0x33ba,
+    (q15_t)0x1a5a, (q15_t)0x33c1, (q15_t)0x1a64, (q15_t)0x33c8, (q15_t)0x1a6e, (q15_t)0x33d0, (q15_t)0x1a78, (q15_t)0x33d7,
+    (q15_t)0x1a82, (q15_t)0x33df, (q15_t)0x1a8c, (q15_t)0x33e6, (q15_t)0x1a97, (q15_t)0x33ed, (q15_t)0x1aa1, (q15_t)0x33f5,
+    (q15_t)0x1aab, (q15_t)0x33fc, (q15_t)0x1ab5, (q15_t)0x3403, (q15_t)0x1abf, (q15_t)0x340b, (q15_t)0x1aca, (q15_t)0x3412,
+    (q15_t)0x1ad4, (q15_t)0x3419, (q15_t)0x1ade, (q15_t)0x3420, (q15_t)0x1ae8, (q15_t)0x3428, (q15_t)0x1af3, (q15_t)0x342f,
+    (q15_t)0x1afd, (q15_t)0x3436, (q15_t)0x1b07, (q15_t)0x343e, (q15_t)0x1b11, (q15_t)0x3445, (q15_t)0x1b1c, (q15_t)0x344c,
+    (q15_t)0x1b26, (q15_t)0x3453, (q15_t)0x1b30, (q15_t)0x345b, (q15_t)0x1b3b, (q15_t)0x3462, (q15_t)0x1b45, (q15_t)0x3469,
+    (q15_t)0x1b4f, (q15_t)0x3470, (q15_t)0x1b59, (q15_t)0x3477, (q15_t)0x1b64, (q15_t)0x347f, (q15_t)0x1b6e, (q15_t)0x3486,
+    (q15_t)0x1b78, (q15_t)0x348d, (q15_t)0x1b83, (q15_t)0x3494, (q15_t)0x1b8d, (q15_t)0x349b, (q15_t)0x1b97, (q15_t)0x34a2,
+    (q15_t)0x1ba2, (q15_t)0x34aa, (q15_t)0x1bac, (q15_t)0x34b1, (q15_t)0x1bb6, (q15_t)0x34b8, (q15_t)0x1bc1, (q15_t)0x34bf,
+    (q15_t)0x1bcb, (q15_t)0x34c6, (q15_t)0x1bd5, (q15_t)0x34cd, (q15_t)0x1be0, (q15_t)0x34d4, (q15_t)0x1bea, (q15_t)0x34db,
+    (q15_t)0x1bf5, (q15_t)0x34e2, (q15_t)0x1bff, (q15_t)0x34ea, (q15_t)0x1c09, (q15_t)0x34f1, (q15_t)0x1c14, (q15_t)0x34f8,
+    (q15_t)0x1c1e, (q15_t)0x34ff, (q15_t)0x1c29, (q15_t)0x3506, (q15_t)0x1c33, (q15_t)0x350d, (q15_t)0x1c3d, (q15_t)0x3514,
+    (q15_t)0x1c48, (q15_t)0x351b, (q15_t)0x1c52, (q15_t)0x3522, (q15_t)0x1c5d, (q15_t)0x3529, (q15_t)0x1c67, (q15_t)0x3530,
+    (q15_t)0x1c72, (q15_t)0x3537, (q15_t)0x1c7c, (q15_t)0x353e, (q15_t)0x1c86, (q15_t)0x3545, (q15_t)0x1c91, (q15_t)0x354c,
+    (q15_t)0x1c9b, (q15_t)0x3553, (q15_t)0x1ca6, (q15_t)0x355a, (q15_t)0x1cb0, (q15_t)0x3561, (q15_t)0x1cbb, (q15_t)0x3567,
+    (q15_t)0x1cc5, (q15_t)0x356e, (q15_t)0x1cd0, (q15_t)0x3575, (q15_t)0x1cda, (q15_t)0x357c, (q15_t)0x1ce5, (q15_t)0x3583,
+    (q15_t)0x1cef, (q15_t)0x358a, (q15_t)0x1cfa, (q15_t)0x3591, (q15_t)0x1d04, (q15_t)0x3598, (q15_t)0x1d0f, (q15_t)0x359f,
+    (q15_t)0x1d19, (q15_t)0x35a5, (q15_t)0x1d24, (q15_t)0x35ac, (q15_t)0x1d2e, (q15_t)0x35b3, (q15_t)0x1d39, (q15_t)0x35ba,
+    (q15_t)0x1d44, (q15_t)0x35c1, (q15_t)0x1d4e, (q15_t)0x35c8, (q15_t)0x1d59, (q15_t)0x35ce, (q15_t)0x1d63, (q15_t)0x35d5,
+    (q15_t)0x1d6e, (q15_t)0x35dc, (q15_t)0x1d78, (q15_t)0x35e3, (q15_t)0x1d83, (q15_t)0x35ea, (q15_t)0x1d8e, (q15_t)0x35f0,
+    (q15_t)0x1d98, (q15_t)0x35f7, (q15_t)0x1da3, (q15_t)0x35fe, (q15_t)0x1dad, (q15_t)0x3605, (q15_t)0x1db8, (q15_t)0x360b,
+    (q15_t)0x1dc3, (q15_t)0x3612, (q15_t)0x1dcd, (q15_t)0x3619, (q15_t)0x1dd8, (q15_t)0x3620, (q15_t)0x1de2, (q15_t)0x3626,
+    (q15_t)0x1ded, (q15_t)0x362d, (q15_t)0x1df8, (q15_t)0x3634, (q15_t)0x1e02, (q15_t)0x363a, (q15_t)0x1e0d, (q15_t)0x3641,
+    (q15_t)0x1e18, (q15_t)0x3648, (q15_t)0x1e22, (q15_t)0x364e, (q15_t)0x1e2d, (q15_t)0x3655, (q15_t)0x1e38, (q15_t)0x365c,
+    (q15_t)0x1e42, (q15_t)0x3662, (q15_t)0x1e4d, (q15_t)0x3669, (q15_t)0x1e58, (q15_t)0x366f, (q15_t)0x1e62, (q15_t)0x3676,
+    (q15_t)0x1e6d, (q15_t)0x367d, (q15_t)0x1e78, (q15_t)0x3683, (q15_t)0x1e83, (q15_t)0x368a, (q15_t)0x1e8d, (q15_t)0x3690,
+    (q15_t)0x1e98, (q15_t)0x3697, (q15_t)0x1ea3, (q15_t)0x369d, (q15_t)0x1ead, (q15_t)0x36a4, (q15_t)0x1eb8, (q15_t)0x36ab,
+    (q15_t)0x1ec3, (q15_t)0x36b1, (q15_t)0x1ece, (q15_t)0x36b8, (q15_t)0x1ed8, (q15_t)0x36be, (q15_t)0x1ee3, (q15_t)0x36c5,
+    (q15_t)0x1eee, (q15_t)0x36cb, (q15_t)0x1ef9, (q15_t)0x36d2, (q15_t)0x1f03, (q15_t)0x36d8, (q15_t)0x1f0e, (q15_t)0x36df,
+    (q15_t)0x1f19, (q15_t)0x36e5, (q15_t)0x1f24, (q15_t)0x36eb, (q15_t)0x1f2f, (q15_t)0x36f2, (q15_t)0x1f39, (q15_t)0x36f8,
+    (q15_t)0x1f44, (q15_t)0x36ff, (q15_t)0x1f4f, (q15_t)0x3705, (q15_t)0x1f5a, (q15_t)0x370c, (q15_t)0x1f65, (q15_t)0x3712,
+    (q15_t)0x1f6f, (q15_t)0x3718, (q15_t)0x1f7a, (q15_t)0x371f, (q15_t)0x1f85, (q15_t)0x3725, (q15_t)0x1f90, (q15_t)0x372c,
+    (q15_t)0x1f9b, (q15_t)0x3732, (q15_t)0x1fa5, (q15_t)0x3738, (q15_t)0x1fb0, (q15_t)0x373f, (q15_t)0x1fbb, (q15_t)0x3745,
+    (q15_t)0x1fc6, (q15_t)0x374b, (q15_t)0x1fd1, (q15_t)0x3752, (q15_t)0x1fdc, (q15_t)0x3758, (q15_t)0x1fe7, (q15_t)0x375e,
+    (q15_t)0x1ff1, (q15_t)0x3765, (q15_t)0x1ffc, (q15_t)0x376b, (q15_t)0x2007, (q15_t)0x3771, (q15_t)0x2012, (q15_t)0x3777,
+    (q15_t)0x201d, (q15_t)0x377e, (q15_t)0x2028, (q15_t)0x3784, (q15_t)0x2033, (q15_t)0x378a, (q15_t)0x203e, (q15_t)0x3790,
+    (q15_t)0x2049, (q15_t)0x3797, (q15_t)0x2054, (q15_t)0x379d, (q15_t)0x205e, (q15_t)0x37a3, (q15_t)0x2069, (q15_t)0x37a9,
+    (q15_t)0x2074, (q15_t)0x37b0, (q15_t)0x207f, (q15_t)0x37b6, (q15_t)0x208a, (q15_t)0x37bc, (q15_t)0x2095, (q15_t)0x37c2,
+    (q15_t)0x20a0, (q15_t)0x37c8, (q15_t)0x20ab, (q15_t)0x37ce, (q15_t)0x20b6, (q15_t)0x37d5, (q15_t)0x20c1, (q15_t)0x37db,
+    (q15_t)0x20cc, (q15_t)0x37e1, (q15_t)0x20d7, (q15_t)0x37e7, (q15_t)0x20e2, (q15_t)0x37ed, (q15_t)0x20ed, (q15_t)0x37f3,
+    (q15_t)0x20f8, (q15_t)0x37f9, (q15_t)0x2103, (q15_t)0x37ff, (q15_t)0x210e, (q15_t)0x3805, (q15_t)0x2119, (q15_t)0x380b,
+    (q15_t)0x2124, (q15_t)0x3812, (q15_t)0x212f, (q15_t)0x3818, (q15_t)0x213a, (q15_t)0x381e, (q15_t)0x2145, (q15_t)0x3824,
+    (q15_t)0x2150, (q15_t)0x382a, (q15_t)0x215b, (q15_t)0x3830, (q15_t)0x2166, (q15_t)0x3836, (q15_t)0x2171, (q15_t)0x383c,
+    (q15_t)0x217c, (q15_t)0x3842, (q15_t)0x2187, (q15_t)0x3848, (q15_t)0x2192, (q15_t)0x384e, (q15_t)0x219d, (q15_t)0x3854,
+    (q15_t)0x21a8, (q15_t)0x385a, (q15_t)0x21b3, (q15_t)0x3860, (q15_t)0x21be, (q15_t)0x3866, (q15_t)0x21ca, (q15_t)0x386b,
+    (q15_t)0x21d5, (q15_t)0x3871, (q15_t)0x21e0, (q15_t)0x3877, (q15_t)0x21eb, (q15_t)0x387d, (q15_t)0x21f6, (q15_t)0x3883,
+    (q15_t)0x2201, (q15_t)0x3889, (q15_t)0x220c, (q15_t)0x388f, (q15_t)0x2217, (q15_t)0x3895, (q15_t)0x2222, (q15_t)0x389b,
+    (q15_t)0x222d, (q15_t)0x38a1, (q15_t)0x2239, (q15_t)0x38a6, (q15_t)0x2244, (q15_t)0x38ac, (q15_t)0x224f, (q15_t)0x38b2,
+    (q15_t)0x225a, (q15_t)0x38b8, (q15_t)0x2265, (q15_t)0x38be, (q15_t)0x2270, (q15_t)0x38c3, (q15_t)0x227b, (q15_t)0x38c9,
+    (q15_t)0x2287, (q15_t)0x38cf, (q15_t)0x2292, (q15_t)0x38d5, (q15_t)0x229d, (q15_t)0x38db, (q15_t)0x22a8, (q15_t)0x38e0,
+    (q15_t)0x22b3, (q15_t)0x38e6, (q15_t)0x22be, (q15_t)0x38ec, (q15_t)0x22ca, (q15_t)0x38f2, (q15_t)0x22d5, (q15_t)0x38f7,
+    (q15_t)0x22e0, (q15_t)0x38fd, (q15_t)0x22eb, (q15_t)0x3903, (q15_t)0x22f6, (q15_t)0x3909, (q15_t)0x2301, (q15_t)0x390e,
+    (q15_t)0x230d, (q15_t)0x3914, (q15_t)0x2318, (q15_t)0x391a, (q15_t)0x2323, (q15_t)0x391f, (q15_t)0x232e, (q15_t)0x3925,
+    (q15_t)0x233a, (q15_t)0x392b, (q15_t)0x2345, (q15_t)0x3930, (q15_t)0x2350, (q15_t)0x3936, (q15_t)0x235b, (q15_t)0x393b,
+    (q15_t)0x2367, (q15_t)0x3941, (q15_t)0x2372, (q15_t)0x3947, (q15_t)0x237d, (q15_t)0x394c, (q15_t)0x2388, (q15_t)0x3952,
+    (q15_t)0x2394, (q15_t)0x3958, (q15_t)0x239f, (q15_t)0x395d, (q15_t)0x23aa, (q15_t)0x3963, (q15_t)0x23b5, (q15_t)0x3968,
+    (q15_t)0x23c1, (q15_t)0x396e, (q15_t)0x23cc, (q15_t)0x3973, (q15_t)0x23d7, (q15_t)0x3979, (q15_t)0x23e2, (q15_t)0x397e,
+    (q15_t)0x23ee, (q15_t)0x3984, (q15_t)0x23f9, (q15_t)0x3989, (q15_t)0x2404, (q15_t)0x398f, (q15_t)0x2410, (q15_t)0x3994,
+    (q15_t)0x241b, (q15_t)0x399a, (q15_t)0x2426, (q15_t)0x399f, (q15_t)0x2432, (q15_t)0x39a5, (q15_t)0x243d, (q15_t)0x39aa,
+    (q15_t)0x2448, (q15_t)0x39b0, (q15_t)0x2454, (q15_t)0x39b5, (q15_t)0x245f, (q15_t)0x39bb, (q15_t)0x246a, (q15_t)0x39c0,
+    (q15_t)0x2476, (q15_t)0x39c5, (q15_t)0x2481, (q15_t)0x39cb, (q15_t)0x248c, (q15_t)0x39d0, (q15_t)0x2498, (q15_t)0x39d6,
+    (q15_t)0x24a3, (q15_t)0x39db, (q15_t)0x24ae, (q15_t)0x39e0, (q15_t)0x24ba, (q15_t)0x39e6, (q15_t)0x24c5, (q15_t)0x39eb,
+    (q15_t)0x24d0, (q15_t)0x39f0, (q15_t)0x24dc, (q15_t)0x39f6, (q15_t)0x24e7, (q15_t)0x39fb, (q15_t)0x24f3, (q15_t)0x3a00,
+    (q15_t)0x24fe, (q15_t)0x3a06, (q15_t)0x2509, (q15_t)0x3a0b, (q15_t)0x2515, (q15_t)0x3a10, (q15_t)0x2520, (q15_t)0x3a16,
+    (q15_t)0x252c, (q15_t)0x3a1b, (q15_t)0x2537, (q15_t)0x3a20, (q15_t)0x2542, (q15_t)0x3a25, (q15_t)0x254e, (q15_t)0x3a2b,
+    (q15_t)0x2559, (q15_t)0x3a30, (q15_t)0x2565, (q15_t)0x3a35, (q15_t)0x2570, (q15_t)0x3a3a, (q15_t)0x257c, (q15_t)0x3a3f,
+    (q15_t)0x2587, (q15_t)0x3a45, (q15_t)0x2592, (q15_t)0x3a4a, (q15_t)0x259e, (q15_t)0x3a4f, (q15_t)0x25a9, (q15_t)0x3a54,
+    (q15_t)0x25b5, (q15_t)0x3a59, (q15_t)0x25c0, (q15_t)0x3a5f, (q15_t)0x25cc, (q15_t)0x3a64, (q15_t)0x25d7, (q15_t)0x3a69,
+    (q15_t)0x25e3, (q15_t)0x3a6e, (q15_t)0x25ee, (q15_t)0x3a73, (q15_t)0x25fa, (q15_t)0x3a78, (q15_t)0x2605, (q15_t)0x3a7d,
+    (q15_t)0x2611, (q15_t)0x3a82, (q15_t)0x261c, (q15_t)0x3a88, (q15_t)0x2628, (q15_t)0x3a8d, (q15_t)0x2633, (q15_t)0x3a92,
+    (q15_t)0x263f, (q15_t)0x3a97, (q15_t)0x264a, (q15_t)0x3a9c, (q15_t)0x2656, (q15_t)0x3aa1, (q15_t)0x2661, (q15_t)0x3aa6,
+    (q15_t)0x266d, (q15_t)0x3aab, (q15_t)0x2678, (q15_t)0x3ab0, (q15_t)0x2684, (q15_t)0x3ab5, (q15_t)0x268f, (q15_t)0x3aba,
+    (q15_t)0x269b, (q15_t)0x3abf, (q15_t)0x26a6, (q15_t)0x3ac4, (q15_t)0x26b2, (q15_t)0x3ac9, (q15_t)0x26bd, (q15_t)0x3ace,
+    (q15_t)0x26c9, (q15_t)0x3ad3, (q15_t)0x26d4, (q15_t)0x3ad8, (q15_t)0x26e0, (q15_t)0x3add, (q15_t)0x26ec, (q15_t)0x3ae2,
+    (q15_t)0x26f7, (q15_t)0x3ae6, (q15_t)0x2703, (q15_t)0x3aeb, (q15_t)0x270e, (q15_t)0x3af0, (q15_t)0x271a, (q15_t)0x3af5,
+    (q15_t)0x2725, (q15_t)0x3afa, (q15_t)0x2731, (q15_t)0x3aff, (q15_t)0x273d, (q15_t)0x3b04, (q15_t)0x2748, (q15_t)0x3b09,
+    (q15_t)0x2754, (q15_t)0x3b0e, (q15_t)0x275f, (q15_t)0x3b12, (q15_t)0x276b, (q15_t)0x3b17, (q15_t)0x2777, (q15_t)0x3b1c,
+    (q15_t)0x2782, (q15_t)0x3b21, (q15_t)0x278e, (q15_t)0x3b26, (q15_t)0x2799, (q15_t)0x3b2a, (q15_t)0x27a5, (q15_t)0x3b2f,
+    (q15_t)0x27b1, (q15_t)0x3b34, (q15_t)0x27bc, (q15_t)0x3b39, (q15_t)0x27c8, (q15_t)0x3b3e, (q15_t)0x27d3, (q15_t)0x3b42,
+    (q15_t)0x27df, (q15_t)0x3b47, (q15_t)0x27eb, (q15_t)0x3b4c, (q15_t)0x27f6, (q15_t)0x3b50, (q15_t)0x2802, (q15_t)0x3b55,
+    (q15_t)0x280e, (q15_t)0x3b5a, (q15_t)0x2819, (q15_t)0x3b5f, (q15_t)0x2825, (q15_t)0x3b63, (q15_t)0x2831, (q15_t)0x3b68,
+    (q15_t)0x283c, (q15_t)0x3b6d, (q15_t)0x2848, (q15_t)0x3b71, (q15_t)0x2854, (q15_t)0x3b76, (q15_t)0x285f, (q15_t)0x3b7b,
+    (q15_t)0x286b, (q15_t)0x3b7f, (q15_t)0x2877, (q15_t)0x3b84, (q15_t)0x2882, (q15_t)0x3b88, (q15_t)0x288e, (q15_t)0x3b8d,
+    (q15_t)0x289a, (q15_t)0x3b92, (q15_t)0x28a5, (q15_t)0x3b96, (q15_t)0x28b1, (q15_t)0x3b9b, (q15_t)0x28bd, (q15_t)0x3b9f,
+    (q15_t)0x28c9, (q15_t)0x3ba4, (q15_t)0x28d4, (q15_t)0x3ba9, (q15_t)0x28e0, (q15_t)0x3bad, (q15_t)0x28ec, (q15_t)0x3bb2,
+    (q15_t)0x28f7, (q15_t)0x3bb6, (q15_t)0x2903, (q15_t)0x3bbb, (q15_t)0x290f, (q15_t)0x3bbf, (q15_t)0x291b, (q15_t)0x3bc4,
+    (q15_t)0x2926, (q15_t)0x3bc8, (q15_t)0x2932, (q15_t)0x3bcd, (q15_t)0x293e, (q15_t)0x3bd1, (q15_t)0x294a, (q15_t)0x3bd6,
+    (q15_t)0x2955, (q15_t)0x3bda, (q15_t)0x2961, (q15_t)0x3bde, (q15_t)0x296d, (q15_t)0x3be3, (q15_t)0x2979, (q15_t)0x3be7,
+    (q15_t)0x2984, (q15_t)0x3bec, (q15_t)0x2990, (q15_t)0x3bf0, (q15_t)0x299c, (q15_t)0x3bf5, (q15_t)0x29a8, (q15_t)0x3bf9,
+    (q15_t)0x29b4, (q15_t)0x3bfd, (q15_t)0x29bf, (q15_t)0x3c02, (q15_t)0x29cb, (q15_t)0x3c06, (q15_t)0x29d7, (q15_t)0x3c0a,
+    (q15_t)0x29e3, (q15_t)0x3c0f, (q15_t)0x29ee, (q15_t)0x3c13, (q15_t)0x29fa, (q15_t)0x3c17, (q15_t)0x2a06, (q15_t)0x3c1c,
+    (q15_t)0x2a12, (q15_t)0x3c20, (q15_t)0x2a1e, (q15_t)0x3c24, (q15_t)0x2a29, (q15_t)0x3c29, (q15_t)0x2a35, (q15_t)0x3c2d,
+    (q15_t)0x2a41, (q15_t)0x3c31, (q15_t)0x2a4d, (q15_t)0x3c36, (q15_t)0x2a59, (q15_t)0x3c3a, (q15_t)0x2a65, (q15_t)0x3c3e,
+    (q15_t)0x2a70, (q15_t)0x3c42, (q15_t)0x2a7c, (q15_t)0x3c46, (q15_t)0x2a88, (q15_t)0x3c4b, (q15_t)0x2a94, (q15_t)0x3c4f,
+    (q15_t)0x2aa0, (q15_t)0x3c53, (q15_t)0x2aac, (q15_t)0x3c57, (q15_t)0x2ab7, (q15_t)0x3c5b, (q15_t)0x2ac3, (q15_t)0x3c60,
+    (q15_t)0x2acf, (q15_t)0x3c64, (q15_t)0x2adb, (q15_t)0x3c68, (q15_t)0x2ae7, (q15_t)0x3c6c, (q15_t)0x2af3, (q15_t)0x3c70,
+    (q15_t)0x2aff, (q15_t)0x3c74, (q15_t)0x2b0a, (q15_t)0x3c79, (q15_t)0x2b16, (q15_t)0x3c7d, (q15_t)0x2b22, (q15_t)0x3c81,
+    (q15_t)0x2b2e, (q15_t)0x3c85, (q15_t)0x2b3a, (q15_t)0x3c89, (q15_t)0x2b46, (q15_t)0x3c8d, (q15_t)0x2b52, (q15_t)0x3c91,
+    (q15_t)0x2b5e, (q15_t)0x3c95, (q15_t)0x2b6a, (q15_t)0x3c99, (q15_t)0x2b75, (q15_t)0x3c9d, (q15_t)0x2b81, (q15_t)0x3ca1,
+    (q15_t)0x2b8d, (q15_t)0x3ca5, (q15_t)0x2b99, (q15_t)0x3ca9, (q15_t)0x2ba5, (q15_t)0x3cad, (q15_t)0x2bb1, (q15_t)0x3cb1,
+    (q15_t)0x2bbd, (q15_t)0x3cb5, (q15_t)0x2bc9, (q15_t)0x3cb9, (q15_t)0x2bd5, (q15_t)0x3cbd, (q15_t)0x2be1, (q15_t)0x3cc1,
+    (q15_t)0x2bed, (q15_t)0x3cc5, (q15_t)0x2bf9, (q15_t)0x3cc9, (q15_t)0x2c05, (q15_t)0x3ccd, (q15_t)0x2c10, (q15_t)0x3cd1,
+    (q15_t)0x2c1c, (q15_t)0x3cd5, (q15_t)0x2c28, (q15_t)0x3cd9, (q15_t)0x2c34, (q15_t)0x3cdd, (q15_t)0x2c40, (q15_t)0x3ce0,
+    (q15_t)0x2c4c, (q15_t)0x3ce4, (q15_t)0x2c58, (q15_t)0x3ce8, (q15_t)0x2c64, (q15_t)0x3cec, (q15_t)0x2c70, (q15_t)0x3cf0,
+    (q15_t)0x2c7c, (q15_t)0x3cf4, (q15_t)0x2c88, (q15_t)0x3cf8, (q15_t)0x2c94, (q15_t)0x3cfb, (q15_t)0x2ca0, (q15_t)0x3cff,
+    (q15_t)0x2cac, (q15_t)0x3d03, (q15_t)0x2cb8, (q15_t)0x3d07, (q15_t)0x2cc4, (q15_t)0x3d0b, (q15_t)0x2cd0, (q15_t)0x3d0e,
+    (q15_t)0x2cdc, (q15_t)0x3d12, (q15_t)0x2ce8, (q15_t)0x3d16, (q15_t)0x2cf4, (q15_t)0x3d1a, (q15_t)0x2d00, (q15_t)0x3d1d,
+    (q15_t)0x2d0c, (q15_t)0x3d21, (q15_t)0x2d18, (q15_t)0x3d25, (q15_t)0x2d24, (q15_t)0x3d28, (q15_t)0x2d30, (q15_t)0x3d2c,
+    (q15_t)0x2d3c, (q15_t)0x3d30, (q15_t)0x2d48, (q15_t)0x3d34, (q15_t)0x2d54, (q15_t)0x3d37, (q15_t)0x2d60, (q15_t)0x3d3b,
+    (q15_t)0x2d6c, (q15_t)0x3d3f, (q15_t)0x2d78, (q15_t)0x3d42, (q15_t)0x2d84, (q15_t)0x3d46, (q15_t)0x2d90, (q15_t)0x3d49,
+    (q15_t)0x2d9c, (q15_t)0x3d4d, (q15_t)0x2da8, (q15_t)0x3d51, (q15_t)0x2db4, (q15_t)0x3d54, (q15_t)0x2dc0, (q15_t)0x3d58,
+    (q15_t)0x2dcc, (q15_t)0x3d5b, (q15_t)0x2dd8, (q15_t)0x3d5f, (q15_t)0x2de4, (q15_t)0x3d63, (q15_t)0x2df0, (q15_t)0x3d66,
+    (q15_t)0x2dfc, (q15_t)0x3d6a, (q15_t)0x2e09, (q15_t)0x3d6d, (q15_t)0x2e15, (q15_t)0x3d71, (q15_t)0x2e21, (q15_t)0x3d74,
+    (q15_t)0x2e2d, (q15_t)0x3d78, (q15_t)0x2e39, (q15_t)0x3d7b, (q15_t)0x2e45, (q15_t)0x3d7f, (q15_t)0x2e51, (q15_t)0x3d82,
+    (q15_t)0x2e5d, (q15_t)0x3d86, (q15_t)0x2e69, (q15_t)0x3d89, (q15_t)0x2e75, (q15_t)0x3d8d, (q15_t)0x2e81, (q15_t)0x3d90,
+    (q15_t)0x2e8d, (q15_t)0x3d93, (q15_t)0x2e99, (q15_t)0x3d97, (q15_t)0x2ea6, (q15_t)0x3d9a, (q15_t)0x2eb2, (q15_t)0x3d9e,
+    (q15_t)0x2ebe, (q15_t)0x3da1, (q15_t)0x2eca, (q15_t)0x3da4, (q15_t)0x2ed6, (q15_t)0x3da8, (q15_t)0x2ee2, (q15_t)0x3dab,
+    (q15_t)0x2eee, (q15_t)0x3daf, (q15_t)0x2efa, (q15_t)0x3db2, (q15_t)0x2f06, (q15_t)0x3db5, (q15_t)0x2f13, (q15_t)0x3db9,
+    (q15_t)0x2f1f, (q15_t)0x3dbc, (q15_t)0x2f2b, (q15_t)0x3dbf, (q15_t)0x2f37, (q15_t)0x3dc2, (q15_t)0x2f43, (q15_t)0x3dc6,
+    (q15_t)0x2f4f, (q15_t)0x3dc9, (q15_t)0x2f5b, (q15_t)0x3dcc, (q15_t)0x2f67, (q15_t)0x3dd0, (q15_t)0x2f74, (q15_t)0x3dd3,
+    (q15_t)0x2f80, (q15_t)0x3dd6, (q15_t)0x2f8c, (q15_t)0x3dd9, (q15_t)0x2f98, (q15_t)0x3ddd, (q15_t)0x2fa4, (q15_t)0x3de0,
+    (q15_t)0x2fb0, (q15_t)0x3de3, (q15_t)0x2fbc, (q15_t)0x3de6, (q15_t)0x2fc9, (q15_t)0x3de9, (q15_t)0x2fd5, (q15_t)0x3ded,
+    (q15_t)0x2fe1, (q15_t)0x3df0, (q15_t)0x2fed, (q15_t)0x3df3, (q15_t)0x2ff9, (q15_t)0x3df6, (q15_t)0x3005, (q15_t)0x3df9,
+    (q15_t)0x3012, (q15_t)0x3dfc, (q15_t)0x301e, (q15_t)0x3dff, (q15_t)0x302a, (q15_t)0x3e03, (q15_t)0x3036, (q15_t)0x3e06,
+    (q15_t)0x3042, (q15_t)0x3e09, (q15_t)0x304e, (q15_t)0x3e0c, (q15_t)0x305b, (q15_t)0x3e0f, (q15_t)0x3067, (q15_t)0x3e12,
+    (q15_t)0x3073, (q15_t)0x3e15, (q15_t)0x307f, (q15_t)0x3e18, (q15_t)0x308b, (q15_t)0x3e1b, (q15_t)0x3098, (q15_t)0x3e1e,
+    (q15_t)0x30a4, (q15_t)0x3e21, (q15_t)0x30b0, (q15_t)0x3e24, (q15_t)0x30bc, (q15_t)0x3e27, (q15_t)0x30c8, (q15_t)0x3e2a,
+    (q15_t)0x30d5, (q15_t)0x3e2d, (q15_t)0x30e1, (q15_t)0x3e30, (q15_t)0x30ed, (q15_t)0x3e33, (q15_t)0x30f9, (q15_t)0x3e36,
+    (q15_t)0x3105, (q15_t)0x3e39, (q15_t)0x3112, (q15_t)0x3e3c, (q15_t)0x311e, (q15_t)0x3e3f, (q15_t)0x312a, (q15_t)0x3e42,
+    (q15_t)0x3136, (q15_t)0x3e45, (q15_t)0x3143, (q15_t)0x3e48, (q15_t)0x314f, (q15_t)0x3e4a, (q15_t)0x315b, (q15_t)0x3e4d,
+    (q15_t)0x3167, (q15_t)0x3e50, (q15_t)0x3174, (q15_t)0x3e53, (q15_t)0x3180, (q15_t)0x3e56, (q15_t)0x318c, (q15_t)0x3e59,
+    (q15_t)0x3198, (q15_t)0x3e5c, (q15_t)0x31a4, (q15_t)0x3e5e, (q15_t)0x31b1, (q15_t)0x3e61, (q15_t)0x31bd, (q15_t)0x3e64,
+    (q15_t)0x31c9, (q15_t)0x3e67, (q15_t)0x31d5, (q15_t)0x3e6a, (q15_t)0x31e2, (q15_t)0x3e6c, (q15_t)0x31ee, (q15_t)0x3e6f,
+    (q15_t)0x31fa, (q15_t)0x3e72, (q15_t)0x3207, (q15_t)0x3e75, (q15_t)0x3213, (q15_t)0x3e77, (q15_t)0x321f, (q15_t)0x3e7a,
+    (q15_t)0x322b, (q15_t)0x3e7d, (q15_t)0x3238, (q15_t)0x3e80, (q15_t)0x3244, (q15_t)0x3e82, (q15_t)0x3250, (q15_t)0x3e85,
+    (q15_t)0x325c, (q15_t)0x3e88, (q15_t)0x3269, (q15_t)0x3e8a, (q15_t)0x3275, (q15_t)0x3e8d, (q15_t)0x3281, (q15_t)0x3e90,
+    (q15_t)0x328e, (q15_t)0x3e92, (q15_t)0x329a, (q15_t)0x3e95, (q15_t)0x32a6, (q15_t)0x3e98, (q15_t)0x32b2, (q15_t)0x3e9a,
+    (q15_t)0x32bf, (q15_t)0x3e9d, (q15_t)0x32cb, (q15_t)0x3e9f, (q15_t)0x32d7, (q15_t)0x3ea2, (q15_t)0x32e4, (q15_t)0x3ea5,
+    (q15_t)0x32f0, (q15_t)0x3ea7, (q15_t)0x32fc, (q15_t)0x3eaa, (q15_t)0x3308, (q15_t)0x3eac, (q15_t)0x3315, (q15_t)0x3eaf,
+    (q15_t)0x3321, (q15_t)0x3eb1, (q15_t)0x332d, (q15_t)0x3eb4, (q15_t)0x333a, (q15_t)0x3eb6, (q15_t)0x3346, (q15_t)0x3eb9,
+    (q15_t)0x3352, (q15_t)0x3ebb, (q15_t)0x335f, (q15_t)0x3ebe, (q15_t)0x336b, (q15_t)0x3ec0, (q15_t)0x3377, (q15_t)0x3ec3,
+    (q15_t)0x3384, (q15_t)0x3ec5, (q15_t)0x3390, (q15_t)0x3ec8, (q15_t)0x339c, (q15_t)0x3eca, (q15_t)0x33a9, (q15_t)0x3ecc,
+    (q15_t)0x33b5, (q15_t)0x3ecf, (q15_t)0x33c1, (q15_t)0x3ed1, (q15_t)0x33ce, (q15_t)0x3ed4, (q15_t)0x33da, (q15_t)0x3ed6,
+    (q15_t)0x33e6, (q15_t)0x3ed8, (q15_t)0x33f3, (q15_t)0x3edb, (q15_t)0x33ff, (q15_t)0x3edd, (q15_t)0x340b, (q15_t)0x3ee0,
+    (q15_t)0x3418, (q15_t)0x3ee2, (q15_t)0x3424, (q15_t)0x3ee4, (q15_t)0x3430, (q15_t)0x3ee7, (q15_t)0x343d, (q15_t)0x3ee9,
+    (q15_t)0x3449, (q15_t)0x3eeb, (q15_t)0x3455, (q15_t)0x3eed, (q15_t)0x3462, (q15_t)0x3ef0, (q15_t)0x346e, (q15_t)0x3ef2,
+    (q15_t)0x347b, (q15_t)0x3ef4, (q15_t)0x3487, (q15_t)0x3ef7, (q15_t)0x3493, (q15_t)0x3ef9, (q15_t)0x34a0, (q15_t)0x3efb,
+    (q15_t)0x34ac, (q15_t)0x3efd, (q15_t)0x34b8, (q15_t)0x3f00, (q15_t)0x34c5, (q15_t)0x3f02, (q15_t)0x34d1, (q15_t)0x3f04,
+    (q15_t)0x34dd, (q15_t)0x3f06, (q15_t)0x34ea, (q15_t)0x3f08, (q15_t)0x34f6, (q15_t)0x3f0a, (q15_t)0x3503, (q15_t)0x3f0d,
+    (q15_t)0x350f, (q15_t)0x3f0f, (q15_t)0x351b, (q15_t)0x3f11, (q15_t)0x3528, (q15_t)0x3f13, (q15_t)0x3534, (q15_t)0x3f15,
+    (q15_t)0x3540, (q15_t)0x3f17, (q15_t)0x354d, (q15_t)0x3f19, (q15_t)0x3559, (q15_t)0x3f1c, (q15_t)0x3566, (q15_t)0x3f1e,
+    (q15_t)0x3572, (q15_t)0x3f20, (q15_t)0x357e, (q15_t)0x3f22, (q15_t)0x358b, (q15_t)0x3f24, (q15_t)0x3597, (q15_t)0x3f26,
+    (q15_t)0x35a4, (q15_t)0x3f28, (q15_t)0x35b0, (q15_t)0x3f2a, (q15_t)0x35bc, (q15_t)0x3f2c, (q15_t)0x35c9, (q15_t)0x3f2e,
+    (q15_t)0x35d5, (q15_t)0x3f30, (q15_t)0x35e2, (q15_t)0x3f32, (q15_t)0x35ee, (q15_t)0x3f34, (q15_t)0x35fa, (q15_t)0x3f36,
+    (q15_t)0x3607, (q15_t)0x3f38, (q15_t)0x3613, (q15_t)0x3f3a, (q15_t)0x3620, (q15_t)0x3f3c, (q15_t)0x362c, (q15_t)0x3f3e,
+    (q15_t)0x3639, (q15_t)0x3f40, (q15_t)0x3645, (q15_t)0x3f42, (q15_t)0x3651, (q15_t)0x3f43, (q15_t)0x365e, (q15_t)0x3f45,
+    (q15_t)0x366a, (q15_t)0x3f47, (q15_t)0x3677, (q15_t)0x3f49, (q15_t)0x3683, (q15_t)0x3f4b, (q15_t)0x3690, (q15_t)0x3f4d,
+    (q15_t)0x369c, (q15_t)0x3f4f, (q15_t)0x36a8, (q15_t)0x3f51, (q15_t)0x36b5, (q15_t)0x3f52, (q15_t)0x36c1, (q15_t)0x3f54,
+    (q15_t)0x36ce, (q15_t)0x3f56, (q15_t)0x36da, (q15_t)0x3f58, (q15_t)0x36e7, (q15_t)0x3f5a, (q15_t)0x36f3, (q15_t)0x3f5b,
+    (q15_t)0x36ff, (q15_t)0x3f5d, (q15_t)0x370c, (q15_t)0x3f5f, (q15_t)0x3718, (q15_t)0x3f61, (q15_t)0x3725, (q15_t)0x3f62,
+    (q15_t)0x3731, (q15_t)0x3f64, (q15_t)0x373e, (q15_t)0x3f66, (q15_t)0x374a, (q15_t)0x3f68, (q15_t)0x3757, (q15_t)0x3f69,
+    (q15_t)0x3763, (q15_t)0x3f6b, (q15_t)0x376f, (q15_t)0x3f6d, (q15_t)0x377c, (q15_t)0x3f6e, (q15_t)0x3788, (q15_t)0x3f70,
+    (q15_t)0x3795, (q15_t)0x3f72, (q15_t)0x37a1, (q15_t)0x3f73, (q15_t)0x37ae, (q15_t)0x3f75, (q15_t)0x37ba, (q15_t)0x3f77,
+    (q15_t)0x37c7, (q15_t)0x3f78, (q15_t)0x37d3, (q15_t)0x3f7a, (q15_t)0x37e0, (q15_t)0x3f7b, (q15_t)0x37ec, (q15_t)0x3f7d,
+    (q15_t)0x37f9, (q15_t)0x3f7f, (q15_t)0x3805, (q15_t)0x3f80, (q15_t)0x3811, (q15_t)0x3f82, (q15_t)0x381e, (q15_t)0x3f83,
+    (q15_t)0x382a, (q15_t)0x3f85, (q15_t)0x3837, (q15_t)0x3f86, (q15_t)0x3843, (q15_t)0x3f88, (q15_t)0x3850, (q15_t)0x3f89,
+    (q15_t)0x385c, (q15_t)0x3f8b, (q15_t)0x3869, (q15_t)0x3f8c, (q15_t)0x3875, (q15_t)0x3f8e, (q15_t)0x3882, (q15_t)0x3f8f,
+    (q15_t)0x388e, (q15_t)0x3f91, (q15_t)0x389b, (q15_t)0x3f92, (q15_t)0x38a7, (q15_t)0x3f94, (q15_t)0x38b4, (q15_t)0x3f95,
+    (q15_t)0x38c0, (q15_t)0x3f97, (q15_t)0x38cd, (q15_t)0x3f98, (q15_t)0x38d9, (q15_t)0x3f99, (q15_t)0x38e6, (q15_t)0x3f9b,
+    (q15_t)0x38f2, (q15_t)0x3f9c, (q15_t)0x38ff, (q15_t)0x3f9e, (q15_t)0x390b, (q15_t)0x3f9f, (q15_t)0x3918, (q15_t)0x3fa0,
+    (q15_t)0x3924, (q15_t)0x3fa2, (q15_t)0x3931, (q15_t)0x3fa3, (q15_t)0x393d, (q15_t)0x3fa4, (q15_t)0x394a, (q15_t)0x3fa6,
+    (q15_t)0x3956, (q15_t)0x3fa7, (q15_t)0x3963, (q15_t)0x3fa8, (q15_t)0x396f, (q15_t)0x3faa, (q15_t)0x397c, (q15_t)0x3fab,
+    (q15_t)0x3988, (q15_t)0x3fac, (q15_t)0x3995, (q15_t)0x3fad, (q15_t)0x39a1, (q15_t)0x3faf, (q15_t)0x39ae, (q15_t)0x3fb0,
+    (q15_t)0x39ba, (q15_t)0x3fb1, (q15_t)0x39c7, (q15_t)0x3fb2, (q15_t)0x39d3, (q15_t)0x3fb4, (q15_t)0x39e0, (q15_t)0x3fb5,
+    (q15_t)0x39ec, (q15_t)0x3fb6, (q15_t)0x39f9, (q15_t)0x3fb7, (q15_t)0x3a05, (q15_t)0x3fb8, (q15_t)0x3a12, (q15_t)0x3fb9,
+    (q15_t)0x3a1e, (q15_t)0x3fbb, (q15_t)0x3a2b, (q15_t)0x3fbc, (q15_t)0x3a37, (q15_t)0x3fbd, (q15_t)0x3a44, (q15_t)0x3fbe,
+    (q15_t)0x3a50, (q15_t)0x3fbf, (q15_t)0x3a5d, (q15_t)0x3fc0, (q15_t)0x3a69, (q15_t)0x3fc1, (q15_t)0x3a76, (q15_t)0x3fc3,
+    (q15_t)0x3a82, (q15_t)0x3fc4, (q15_t)0x3a8f, (q15_t)0x3fc5, (q15_t)0x3a9b, (q15_t)0x3fc6, (q15_t)0x3aa8, (q15_t)0x3fc7,
+    (q15_t)0x3ab4, (q15_t)0x3fc8, (q15_t)0x3ac1, (q15_t)0x3fc9, (q15_t)0x3acd, (q15_t)0x3fca, (q15_t)0x3ada, (q15_t)0x3fcb,
+    (q15_t)0x3ae6, (q15_t)0x3fcc, (q15_t)0x3af3, (q15_t)0x3fcd, (q15_t)0x3b00, (q15_t)0x3fce, (q15_t)0x3b0c, (q15_t)0x3fcf,
+    (q15_t)0x3b19, (q15_t)0x3fd0, (q15_t)0x3b25, (q15_t)0x3fd1, (q15_t)0x3b32, (q15_t)0x3fd2, (q15_t)0x3b3e, (q15_t)0x3fd3,
+    (q15_t)0x3b4b, (q15_t)0x3fd4, (q15_t)0x3b57, (q15_t)0x3fd5, (q15_t)0x3b64, (q15_t)0x3fd5, (q15_t)0x3b70, (q15_t)0x3fd6,
+    (q15_t)0x3b7d, (q15_t)0x3fd7, (q15_t)0x3b89, (q15_t)0x3fd8, (q15_t)0x3b96, (q15_t)0x3fd9, (q15_t)0x3ba2, (q15_t)0x3fda,
+    (q15_t)0x3baf, (q15_t)0x3fdb, (q15_t)0x3bbc, (q15_t)0x3fdc, (q15_t)0x3bc8, (q15_t)0x3fdc, (q15_t)0x3bd5, (q15_t)0x3fdd,
+    (q15_t)0x3be1, (q15_t)0x3fde, (q15_t)0x3bee, (q15_t)0x3fdf, (q15_t)0x3bfa, (q15_t)0x3fe0, (q15_t)0x3c07, (q15_t)0x3fe0,
+    (q15_t)0x3c13, (q15_t)0x3fe1, (q15_t)0x3c20, (q15_t)0x3fe2, (q15_t)0x3c2c, (q15_t)0x3fe3, (q15_t)0x3c39, (q15_t)0x3fe3,
+    (q15_t)0x3c45, (q15_t)0x3fe4, (q15_t)0x3c52, (q15_t)0x3fe5, (q15_t)0x3c5f, (q15_t)0x3fe6, (q15_t)0x3c6b, (q15_t)0x3fe6,
+    (q15_t)0x3c78, (q15_t)0x3fe7, (q15_t)0x3c84, (q15_t)0x3fe8, (q15_t)0x3c91, (q15_t)0x3fe8, (q15_t)0x3c9d, (q15_t)0x3fe9,
+    (q15_t)0x3caa, (q15_t)0x3fea, (q15_t)0x3cb6, (q15_t)0x3fea, (q15_t)0x3cc3, (q15_t)0x3feb, (q15_t)0x3cd0, (q15_t)0x3fec,
+    (q15_t)0x3cdc, (q15_t)0x3fec, (q15_t)0x3ce9, (q15_t)0x3fed, (q15_t)0x3cf5, (q15_t)0x3fed, (q15_t)0x3d02, (q15_t)0x3fee,
+    (q15_t)0x3d0e, (q15_t)0x3fef, (q15_t)0x3d1b, (q15_t)0x3fef, (q15_t)0x3d27, (q15_t)0x3ff0, (q15_t)0x3d34, (q15_t)0x3ff0,
+    (q15_t)0x3d40, (q15_t)0x3ff1, (q15_t)0x3d4d, (q15_t)0x3ff1, (q15_t)0x3d5a, (q15_t)0x3ff2, (q15_t)0x3d66, (q15_t)0x3ff2,
+    (q15_t)0x3d73, (q15_t)0x3ff3, (q15_t)0x3d7f, (q15_t)0x3ff3, (q15_t)0x3d8c, (q15_t)0x3ff4, (q15_t)0x3d98, (q15_t)0x3ff4,
+    (q15_t)0x3da5, (q15_t)0x3ff5, (q15_t)0x3db2, (q15_t)0x3ff5, (q15_t)0x3dbe, (q15_t)0x3ff6, (q15_t)0x3dcb, (q15_t)0x3ff6,
+    (q15_t)0x3dd7, (q15_t)0x3ff7, (q15_t)0x3de4, (q15_t)0x3ff7, (q15_t)0x3df0, (q15_t)0x3ff7, (q15_t)0x3dfd, (q15_t)0x3ff8,
+    (q15_t)0x3e09, (q15_t)0x3ff8, (q15_t)0x3e16, (q15_t)0x3ff9, (q15_t)0x3e23, (q15_t)0x3ff9, (q15_t)0x3e2f, (q15_t)0x3ff9,
+    (q15_t)0x3e3c, (q15_t)0x3ffa, (q15_t)0x3e48, (q15_t)0x3ffa, (q15_t)0x3e55, (q15_t)0x3ffa, (q15_t)0x3e61, (q15_t)0x3ffb,
+    (q15_t)0x3e6e, (q15_t)0x3ffb, (q15_t)0x3e7a, (q15_t)0x3ffb, (q15_t)0x3e87, (q15_t)0x3ffc, (q15_t)0x3e94, (q15_t)0x3ffc,
+    (q15_t)0x3ea0, (q15_t)0x3ffc, (q15_t)0x3ead, (q15_t)0x3ffc, (q15_t)0x3eb9, (q15_t)0x3ffd, (q15_t)0x3ec6, (q15_t)0x3ffd,
+    (q15_t)0x3ed2, (q15_t)0x3ffd, (q15_t)0x3edf, (q15_t)0x3ffd, (q15_t)0x3eec, (q15_t)0x3ffe, (q15_t)0x3ef8, (q15_t)0x3ffe,
+    (q15_t)0x3f05, (q15_t)0x3ffe, (q15_t)0x3f11, (q15_t)0x3ffe, (q15_t)0x3f1e, (q15_t)0x3ffe, (q15_t)0x3f2a, (q15_t)0x3fff,
+    (q15_t)0x3f37, (q15_t)0x3fff, (q15_t)0x3f44, (q15_t)0x3fff, (q15_t)0x3f50, (q15_t)0x3fff, (q15_t)0x3f5d, (q15_t)0x3fff,
+    (q15_t)0x3f69, (q15_t)0x3fff, (q15_t)0x3f76, (q15_t)0x3fff, (q15_t)0x3f82, (q15_t)0x4000, (q15_t)0x3f8f, (q15_t)0x4000,
+    (q15_t)0x3f9b, (q15_t)0x4000, (q15_t)0x3fa8, (q15_t)0x4000, (q15_t)0x3fb5, (q15_t)0x4000, (q15_t)0x3fc1, (q15_t)0x4000,
+    (q15_t)0x3fce, (q15_t)0x4000, (q15_t)0x3fda, (q15_t)0x4000, (q15_t)0x3fe7, (q15_t)0x4000, (q15_t)0x3ff3, (q15_t)0x4000,
+};
+
+/**
+  @par
+  Generation of real_CoefB array:
+  @par
+  n = 4096
+  <pre>for (i = 0; i < n; i++)
+  {
+     pBTable[2 * i]     = 0.5 * (1.0 + sin (2 * PI / (double) (2 * n) * (double) i));
+     pBTable[2 * i + 1] = 0.5 * (1.0 * cos (2 * PI / (double) (2 * n) * (double) i));
+  }</pre>
+  @par
+  Convert to fixed point Q15 format
+        round(pBTable[i] * pow(2, 15))
+*/
+const q15_t __ALIGNED(4) realCoefBQ15[8192] = {
+    (q15_t)0x4000, (q15_t)0x4000, (q15_t)0x400d, (q15_t)0x4000, (q15_t)0x4019, (q15_t)0x4000, (q15_t)0x4026, (q15_t)0x4000,
+    (q15_t)0x4032, (q15_t)0x4000, (q15_t)0x403f, (q15_t)0x4000, (q15_t)0x404b, (q15_t)0x4000, (q15_t)0x4058, (q15_t)0x4000,
+    (q15_t)0x4065, (q15_t)0x4000, (q15_t)0x4071, (q15_t)0x4000, (q15_t)0x407e, (q15_t)0x4000, (q15_t)0x408a, (q15_t)0x3fff,
+    (q15_t)0x4097, (q15_t)0x3fff, (q15_t)0x40a3, (q15_t)0x3fff, (q15_t)0x40b0, (q15_t)0x3fff, (q15_t)0x40bc, (q15_t)0x3fff,
+    (q15_t)0x40c9, (q15_t)0x3fff, (q15_t)0x40d6, (q15_t)0x3fff, (q15_t)0x40e2, (q15_t)0x3ffe, (q15_t)0x40ef, (q15_t)0x3ffe,
+    (q15_t)0x40fb, (q15_t)0x3ffe, (q15_t)0x4108, (q15_t)0x3ffe, (q15_t)0x4114, (q15_t)0x3ffe, (q15_t)0x4121, (q15_t)0x3ffd,
+    (q15_t)0x412e, (q15_t)0x3ffd, (q15_t)0x413a, (q15_t)0x3ffd, (q15_t)0x4147, (q15_t)0x3ffd, (q15_t)0x4153, (q15_t)0x3ffc,
+    (q15_t)0x4160, (q15_t)0x3ffc, (q15_t)0x416c, (q15_t)0x3ffc, (q15_t)0x4179, (q15_t)0x3ffc, (q15_t)0x4186, (q15_t)0x3ffb,
+    (q15_t)0x4192, (q15_t)0x3ffb, (q15_t)0x419f, (q15_t)0x3ffb, (q15_t)0x41ab, (q15_t)0x3ffa, (q15_t)0x41b8, (q15_t)0x3ffa,
+    (q15_t)0x41c4, (q15_t)0x3ffa, (q15_t)0x41d1, (q15_t)0x3ff9, (q15_t)0x41dd, (q15_t)0x3ff9, (q15_t)0x41ea, (q15_t)0x3ff9,
+    (q15_t)0x41f7, (q15_t)0x3ff8, (q15_t)0x4203, (q15_t)0x3ff8, (q15_t)0x4210, (q15_t)0x3ff7, (q15_t)0x421c, (q15_t)0x3ff7,
+    (q15_t)0x4229, (q15_t)0x3ff7, (q15_t)0x4235, (q15_t)0x3ff6, (q15_t)0x4242, (q15_t)0x3ff6, (q15_t)0x424e, (q15_t)0x3ff5,
+    (q15_t)0x425b, (q15_t)0x3ff5, (q15_t)0x4268, (q15_t)0x3ff4, (q15_t)0x4274, (q15_t)0x3ff4, (q15_t)0x4281, (q15_t)0x3ff3,
+    (q15_t)0x428d, (q15_t)0x3ff3, (q15_t)0x429a, (q15_t)0x3ff2, (q15_t)0x42a6, (q15_t)0x3ff2, (q15_t)0x42b3, (q15_t)0x3ff1,
+    (q15_t)0x42c0, (q15_t)0x3ff1, (q15_t)0x42cc, (q15_t)0x3ff0, (q15_t)0x42d9, (q15_t)0x3ff0, (q15_t)0x42e5, (q15_t)0x3fef,
+    (q15_t)0x42f2, (q15_t)0x3fef, (q15_t)0x42fe, (q15_t)0x3fee, (q15_t)0x430b, (q15_t)0x3fed, (q15_t)0x4317, (q15_t)0x3fed,
+    (q15_t)0x4324, (q15_t)0x3fec, (q15_t)0x4330, (q15_t)0x3fec, (q15_t)0x433d, (q15_t)0x3feb, (q15_t)0x434a, (q15_t)0x3fea,
+    (q15_t)0x4356, (q15_t)0x3fea, (q15_t)0x4363, (q15_t)0x3fe9, (q15_t)0x436f, (q15_t)0x3fe8, (q15_t)0x437c, (q15_t)0x3fe8,
+    (q15_t)0x4388, (q15_t)0x3fe7, (q15_t)0x4395, (q15_t)0x3fe6, (q15_t)0x43a1, (q15_t)0x3fe6, (q15_t)0x43ae, (q15_t)0x3fe5,
+    (q15_t)0x43bb, (q15_t)0x3fe4, (q15_t)0x43c7, (q15_t)0x3fe3, (q15_t)0x43d4, (q15_t)0x3fe3, (q15_t)0x43e0, (q15_t)0x3fe2,
+    (q15_t)0x43ed, (q15_t)0x3fe1, (q15_t)0x43f9, (q15_t)0x3fe0, (q15_t)0x4406, (q15_t)0x3fe0, (q15_t)0x4412, (q15_t)0x3fdf,
+    (q15_t)0x441f, (q15_t)0x3fde, (q15_t)0x442b, (q15_t)0x3fdd, (q15_t)0x4438, (q15_t)0x3fdc, (q15_t)0x4444, (q15_t)0x3fdc,
+    (q15_t)0x4451, (q15_t)0x3fdb, (q15_t)0x445e, (q15_t)0x3fda, (q15_t)0x446a, (q15_t)0x3fd9, (q15_t)0x4477, (q15_t)0x3fd8,
+    (q15_t)0x4483, (q15_t)0x3fd7, (q15_t)0x4490, (q15_t)0x3fd6, (q15_t)0x449c, (q15_t)0x3fd5, (q15_t)0x44a9, (q15_t)0x3fd5,
+    (q15_t)0x44b5, (q15_t)0x3fd4, (q15_t)0x44c2, (q15_t)0x3fd3, (q15_t)0x44ce, (q15_t)0x3fd2, (q15_t)0x44db, (q15_t)0x3fd1,
+    (q15_t)0x44e7, (q15_t)0x3fd0, (q15_t)0x44f4, (q15_t)0x3fcf, (q15_t)0x4500, (q15_t)0x3fce, (q15_t)0x450d, (q15_t)0x3fcd,
+    (q15_t)0x451a, (q15_t)0x3fcc, (q15_t)0x4526, (q15_t)0x3fcb, (q15_t)0x4533, (q15_t)0x3fca, (q15_t)0x453f, (q15_t)0x3fc9,
+    (q15_t)0x454c, (q15_t)0x3fc8, (q15_t)0x4558, (q15_t)0x3fc7, (q15_t)0x4565, (q15_t)0x3fc6, (q15_t)0x4571, (q15_t)0x3fc5,
+    (q15_t)0x457e, (q15_t)0x3fc4, (q15_t)0x458a, (q15_t)0x3fc3, (q15_t)0x4597, (q15_t)0x3fc1, (q15_t)0x45a3, (q15_t)0x3fc0,
+    (q15_t)0x45b0, (q15_t)0x3fbf, (q15_t)0x45bc, (q15_t)0x3fbe, (q15_t)0x45c9, (q15_t)0x3fbd, (q15_t)0x45d5, (q15_t)0x3fbc,
+    (q15_t)0x45e2, (q15_t)0x3fbb, (q15_t)0x45ee, (q15_t)0x3fb9, (q15_t)0x45fb, (q15_t)0x3fb8, (q15_t)0x4607, (q15_t)0x3fb7,
+    (q15_t)0x4614, (q15_t)0x3fb6, (q15_t)0x4620, (q15_t)0x3fb5, (q15_t)0x462d, (q15_t)0x3fb4, (q15_t)0x4639, (q15_t)0x3fb2,
+    (q15_t)0x4646, (q15_t)0x3fb1, (q15_t)0x4652, (q15_t)0x3fb0, (q15_t)0x465f, (q15_t)0x3faf, (q15_t)0x466b, (q15_t)0x3fad,
+    (q15_t)0x4678, (q15_t)0x3fac, (q15_t)0x4684, (q15_t)0x3fab, (q15_t)0x4691, (q15_t)0x3faa, (q15_t)0x469d, (q15_t)0x3fa8,
+    (q15_t)0x46aa, (q15_t)0x3fa7, (q15_t)0x46b6, (q15_t)0x3fa6, (q15_t)0x46c3, (q15_t)0x3fa4, (q15_t)0x46cf, (q15_t)0x3fa3,
+    (q15_t)0x46dc, (q15_t)0x3fa2, (q15_t)0x46e8, (q15_t)0x3fa0, (q15_t)0x46f5, (q15_t)0x3f9f, (q15_t)0x4701, (q15_t)0x3f9e,
+    (q15_t)0x470e, (q15_t)0x3f9c, (q15_t)0x471a, (q15_t)0x3f9b, (q15_t)0x4727, (q15_t)0x3f99, (q15_t)0x4733, (q15_t)0x3f98,
+    (q15_t)0x4740, (q15_t)0x3f97, (q15_t)0x474c, (q15_t)0x3f95, (q15_t)0x4759, (q15_t)0x3f94, (q15_t)0x4765, (q15_t)0x3f92,
+    (q15_t)0x4772, (q15_t)0x3f91, (q15_t)0x477e, (q15_t)0x3f8f, (q15_t)0x478b, (q15_t)0x3f8e, (q15_t)0x4797, (q15_t)0x3f8c,
+    (q15_t)0x47a4, (q15_t)0x3f8b, (q15_t)0x47b0, (q15_t)0x3f89, (q15_t)0x47bd, (q15_t)0x3f88, (q15_t)0x47c9, (q15_t)0x3f86,
+    (q15_t)0x47d6, (q15_t)0x3f85, (q15_t)0x47e2, (q15_t)0x3f83, (q15_t)0x47ef, (q15_t)0x3f82, (q15_t)0x47fb, (q15_t)0x3f80,
+    (q15_t)0x4807, (q15_t)0x3f7f, (q15_t)0x4814, (q15_t)0x3f7d, (q15_t)0x4820, (q15_t)0x3f7b, (q15_t)0x482d, (q15_t)0x3f7a,
+    (q15_t)0x4839, (q15_t)0x3f78, (q15_t)0x4846, (q15_t)0x3f77, (q15_t)0x4852, (q15_t)0x3f75, (q15_t)0x485f, (q15_t)0x3f73,
+    (q15_t)0x486b, (q15_t)0x3f72, (q15_t)0x4878, (q15_t)0x3f70, (q15_t)0x4884, (q15_t)0x3f6e, (q15_t)0x4891, (q15_t)0x3f6d,
+    (q15_t)0x489d, (q15_t)0x3f6b, (q15_t)0x48a9, (q15_t)0x3f69, (q15_t)0x48b6, (q15_t)0x3f68, (q15_t)0x48c2, (q15_t)0x3f66,
+    (q15_t)0x48cf, (q15_t)0x3f64, (q15_t)0x48db, (q15_t)0x3f62, (q15_t)0x48e8, (q15_t)0x3f61, (q15_t)0x48f4, (q15_t)0x3f5f,
+    (q15_t)0x4901, (q15_t)0x3f5d, (q15_t)0x490d, (q15_t)0x3f5b, (q15_t)0x4919, (q15_t)0x3f5a, (q15_t)0x4926, (q15_t)0x3f58,
+    (q15_t)0x4932, (q15_t)0x3f56, (q15_t)0x493f, (q15_t)0x3f54, (q15_t)0x494b, (q15_t)0x3f52, (q15_t)0x4958, (q15_t)0x3f51,
+    (q15_t)0x4964, (q15_t)0x3f4f, (q15_t)0x4970, (q15_t)0x3f4d, (q15_t)0x497d, (q15_t)0x3f4b, (q15_t)0x4989, (q15_t)0x3f49,
+    (q15_t)0x4996, (q15_t)0x3f47, (q15_t)0x49a2, (q15_t)0x3f45, (q15_t)0x49af, (q15_t)0x3f43, (q15_t)0x49bb, (q15_t)0x3f42,
+    (q15_t)0x49c7, (q15_t)0x3f40, (q15_t)0x49d4, (q15_t)0x3f3e, (q15_t)0x49e0, (q15_t)0x3f3c, (q15_t)0x49ed, (q15_t)0x3f3a,
+    (q15_t)0x49f9, (q15_t)0x3f38, (q15_t)0x4a06, (q15_t)0x3f36, (q15_t)0x4a12, (q15_t)0x3f34, (q15_t)0x4a1e, (q15_t)0x3f32,
+    (q15_t)0x4a2b, (q15_t)0x3f30, (q15_t)0x4a37, (q15_t)0x3f2e, (q15_t)0x4a44, (q15_t)0x3f2c, (q15_t)0x4a50, (q15_t)0x3f2a,
+    (q15_t)0x4a5c, (q15_t)0x3f28, (q15_t)0x4a69, (q15_t)0x3f26, (q15_t)0x4a75, (q15_t)0x3f24, (q15_t)0x4a82, (q15_t)0x3f22,
+    (q15_t)0x4a8e, (q15_t)0x3f20, (q15_t)0x4a9a, (q15_t)0x3f1e, (q15_t)0x4aa7, (q15_t)0x3f1c, (q15_t)0x4ab3, (q15_t)0x3f19,
+    (q15_t)0x4ac0, (q15_t)0x3f17, (q15_t)0x4acc, (q15_t)0x3f15, (q15_t)0x4ad8, (q15_t)0x3f13, (q15_t)0x4ae5, (q15_t)0x3f11,
+    (q15_t)0x4af1, (q15_t)0x3f0f, (q15_t)0x4afd, (q15_t)0x3f0d, (q15_t)0x4b0a, (q15_t)0x3f0a, (q15_t)0x4b16, (q15_t)0x3f08,
+    (q15_t)0x4b23, (q15_t)0x3f06, (q15_t)0x4b2f, (q15_t)0x3f04, (q15_t)0x4b3b, (q15_t)0x3f02, (q15_t)0x4b48, (q15_t)0x3f00,
+    (q15_t)0x4b54, (q15_t)0x3efd, (q15_t)0x4b60, (q15_t)0x3efb, (q15_t)0x4b6d, (q15_t)0x3ef9, (q15_t)0x4b79, (q15_t)0x3ef7,
+    (q15_t)0x4b85, (q15_t)0x3ef4, (q15_t)0x4b92, (q15_t)0x3ef2, (q15_t)0x4b9e, (q15_t)0x3ef0, (q15_t)0x4bab, (q15_t)0x3eed,
+    (q15_t)0x4bb7, (q15_t)0x3eeb, (q15_t)0x4bc3, (q15_t)0x3ee9, (q15_t)0x4bd0, (q15_t)0x3ee7, (q15_t)0x4bdc, (q15_t)0x3ee4,
+    (q15_t)0x4be8, (q15_t)0x3ee2, (q15_t)0x4bf5, (q15_t)0x3ee0, (q15_t)0x4c01, (q15_t)0x3edd, (q15_t)0x4c0d, (q15_t)0x3edb,
+    (q15_t)0x4c1a, (q15_t)0x3ed8, (q15_t)0x4c26, (q15_t)0x3ed6, (q15_t)0x4c32, (q15_t)0x3ed4, (q15_t)0x4c3f, (q15_t)0x3ed1,
+    (q15_t)0x4c4b, (q15_t)0x3ecf, (q15_t)0x4c57, (q15_t)0x3ecc, (q15_t)0x4c64, (q15_t)0x3eca, (q15_t)0x4c70, (q15_t)0x3ec8,
+    (q15_t)0x4c7c, (q15_t)0x3ec5, (q15_t)0x4c89, (q15_t)0x3ec3, (q15_t)0x4c95, (q15_t)0x3ec0, (q15_t)0x4ca1, (q15_t)0x3ebe,
+    (q15_t)0x4cae, (q15_t)0x3ebb, (q15_t)0x4cba, (q15_t)0x3eb9, (q15_t)0x4cc6, (q15_t)0x3eb6, (q15_t)0x4cd3, (q15_t)0x3eb4,
+    (q15_t)0x4cdf, (q15_t)0x3eb1, (q15_t)0x4ceb, (q15_t)0x3eaf, (q15_t)0x4cf8, (q15_t)0x3eac, (q15_t)0x4d04, (q15_t)0x3eaa,
+    (q15_t)0x4d10, (q15_t)0x3ea7, (q15_t)0x4d1c, (q15_t)0x3ea5, (q15_t)0x4d29, (q15_t)0x3ea2, (q15_t)0x4d35, (q15_t)0x3e9f,
+    (q15_t)0x4d41, (q15_t)0x3e9d, (q15_t)0x4d4e, (q15_t)0x3e9a, (q15_t)0x4d5a, (q15_t)0x3e98, (q15_t)0x4d66, (q15_t)0x3e95,
+    (q15_t)0x4d72, (q15_t)0x3e92, (q15_t)0x4d7f, (q15_t)0x3e90, (q15_t)0x4d8b, (q15_t)0x3e8d, (q15_t)0x4d97, (q15_t)0x3e8a,
+    (q15_t)0x4da4, (q15_t)0x3e88, (q15_t)0x4db0, (q15_t)0x3e85, (q15_t)0x4dbc, (q15_t)0x3e82, (q15_t)0x4dc8, (q15_t)0x3e80,
+    (q15_t)0x4dd5, (q15_t)0x3e7d, (q15_t)0x4de1, (q15_t)0x3e7a, (q15_t)0x4ded, (q15_t)0x3e77, (q15_t)0x4df9, (q15_t)0x3e75,
+    (q15_t)0x4e06, (q15_t)0x3e72, (q15_t)0x4e12, (q15_t)0x3e6f, (q15_t)0x4e1e, (q15_t)0x3e6c, (q15_t)0x4e2b, (q15_t)0x3e6a,
+    (q15_t)0x4e37, (q15_t)0x3e67, (q15_t)0x4e43, (q15_t)0x3e64, (q15_t)0x4e4f, (q15_t)0x3e61, (q15_t)0x4e5c, (q15_t)0x3e5e,
+    (q15_t)0x4e68, (q15_t)0x3e5c, (q15_t)0x4e74, (q15_t)0x3e59, (q15_t)0x4e80, (q15_t)0x3e56, (q15_t)0x4e8c, (q15_t)0x3e53,
+    (q15_t)0x4e99, (q15_t)0x3e50, (q15_t)0x4ea5, (q15_t)0x3e4d, (q15_t)0x4eb1, (q15_t)0x3e4a, (q15_t)0x4ebd, (q15_t)0x3e48,
+    (q15_t)0x4eca, (q15_t)0x3e45, (q15_t)0x4ed6, (q15_t)0x3e42, (q15_t)0x4ee2, (q15_t)0x3e3f, (q15_t)0x4eee, (q15_t)0x3e3c,
+    (q15_t)0x4efb, (q15_t)0x3e39, (q15_t)0x4f07, (q15_t)0x3e36, (q15_t)0x4f13, (q15_t)0x3e33, (q15_t)0x4f1f, (q15_t)0x3e30,
+    (q15_t)0x4f2b, (q15_t)0x3e2d, (q15_t)0x4f38, (q15_t)0x3e2a, (q15_t)0x4f44, (q15_t)0x3e27, (q15_t)0x4f50, (q15_t)0x3e24,
+    (q15_t)0x4f5c, (q15_t)0x3e21, (q15_t)0x4f68, (q15_t)0x3e1e, (q15_t)0x4f75, (q15_t)0x3e1b, (q15_t)0x4f81, (q15_t)0x3e18,
+    (q15_t)0x4f8d, (q15_t)0x3e15, (q15_t)0x4f99, (q15_t)0x3e12, (q15_t)0x4fa5, (q15_t)0x3e0f, (q15_t)0x4fb2, (q15_t)0x3e0c,
+    (q15_t)0x4fbe, (q15_t)0x3e09, (q15_t)0x4fca, (q15_t)0x3e06, (q15_t)0x4fd6, (q15_t)0x3e03, (q15_t)0x4fe2, (q15_t)0x3dff,
+    (q15_t)0x4fee, (q15_t)0x3dfc, (q15_t)0x4ffb, (q15_t)0x3df9, (q15_t)0x5007, (q15_t)0x3df6, (q15_t)0x5013, (q15_t)0x3df3,
+    (q15_t)0x501f, (q15_t)0x3df0, (q15_t)0x502b, (q15_t)0x3ded, (q15_t)0x5037, (q15_t)0x3de9, (q15_t)0x5044, (q15_t)0x3de6,
+    (q15_t)0x5050, (q15_t)0x3de3, (q15_t)0x505c, (q15_t)0x3de0, (q15_t)0x5068, (q15_t)0x3ddd, (q15_t)0x5074, (q15_t)0x3dd9,
+    (q15_t)0x5080, (q15_t)0x3dd6, (q15_t)0x508c, (q15_t)0x3dd3, (q15_t)0x5099, (q15_t)0x3dd0, (q15_t)0x50a5, (q15_t)0x3dcc,
+    (q15_t)0x50b1, (q15_t)0x3dc9, (q15_t)0x50bd, (q15_t)0x3dc6, (q15_t)0x50c9, (q15_t)0x3dc2, (q15_t)0x50d5, (q15_t)0x3dbf,
+    (q15_t)0x50e1, (q15_t)0x3dbc, (q15_t)0x50ed, (q15_t)0x3db9, (q15_t)0x50fa, (q15_t)0x3db5, (q15_t)0x5106, (q15_t)0x3db2,
+    (q15_t)0x5112, (q15_t)0x3daf, (q15_t)0x511e, (q15_t)0x3dab, (q15_t)0x512a, (q15_t)0x3da8, (q15_t)0x5136, (q15_t)0x3da4,
+    (q15_t)0x5142, (q15_t)0x3da1, (q15_t)0x514e, (q15_t)0x3d9e, (q15_t)0x515a, (q15_t)0x3d9a, (q15_t)0x5167, (q15_t)0x3d97,
+    (q15_t)0x5173, (q15_t)0x3d93, (q15_t)0x517f, (q15_t)0x3d90, (q15_t)0x518b, (q15_t)0x3d8d, (q15_t)0x5197, (q15_t)0x3d89,
+    (q15_t)0x51a3, (q15_t)0x3d86, (q15_t)0x51af, (q15_t)0x3d82, (q15_t)0x51bb, (q15_t)0x3d7f, (q15_t)0x51c7, (q15_t)0x3d7b,
+    (q15_t)0x51d3, (q15_t)0x3d78, (q15_t)0x51df, (q15_t)0x3d74, (q15_t)0x51eb, (q15_t)0x3d71, (q15_t)0x51f7, (q15_t)0x3d6d,
+    (q15_t)0x5204, (q15_t)0x3d6a, (q15_t)0x5210, (q15_t)0x3d66, (q15_t)0x521c, (q15_t)0x3d63, (q15_t)0x5228, (q15_t)0x3d5f,
+    (q15_t)0x5234, (q15_t)0x3d5b, (q15_t)0x5240, (q15_t)0x3d58, (q15_t)0x524c, (q15_t)0x3d54, (q15_t)0x5258, (q15_t)0x3d51,
+    (q15_t)0x5264, (q15_t)0x3d4d, (q15_t)0x5270, (q15_t)0x3d49, (q15_t)0x527c, (q15_t)0x3d46, (q15_t)0x5288, (q15_t)0x3d42,
+    (q15_t)0x5294, (q15_t)0x3d3f, (q15_t)0x52a0, (q15_t)0x3d3b, (q15_t)0x52ac, (q15_t)0x3d37, (q15_t)0x52b8, (q15_t)0x3d34,
+    (q15_t)0x52c4, (q15_t)0x3d30, (q15_t)0x52d0, (q15_t)0x3d2c, (q15_t)0x52dc, (q15_t)0x3d28, (q15_t)0x52e8, (q15_t)0x3d25,
+    (q15_t)0x52f4, (q15_t)0x3d21, (q15_t)0x5300, (q15_t)0x3d1d, (q15_t)0x530c, (q15_t)0x3d1a, (q15_t)0x5318, (q15_t)0x3d16,
+    (q15_t)0x5324, (q15_t)0x3d12, (q15_t)0x5330, (q15_t)0x3d0e, (q15_t)0x533c, (q15_t)0x3d0b, (q15_t)0x5348, (q15_t)0x3d07,
+    (q15_t)0x5354, (q15_t)0x3d03, (q15_t)0x5360, (q15_t)0x3cff, (q15_t)0x536c, (q15_t)0x3cfb, (q15_t)0x5378, (q15_t)0x3cf8,
+    (q15_t)0x5384, (q15_t)0x3cf4, (q15_t)0x5390, (q15_t)0x3cf0, (q15_t)0x539c, (q15_t)0x3cec, (q15_t)0x53a8, (q15_t)0x3ce8,
+    (q15_t)0x53b4, (q15_t)0x3ce4, (q15_t)0x53c0, (q15_t)0x3ce0, (q15_t)0x53cc, (q15_t)0x3cdd, (q15_t)0x53d8, (q15_t)0x3cd9,
+    (q15_t)0x53e4, (q15_t)0x3cd5, (q15_t)0x53f0, (q15_t)0x3cd1, (q15_t)0x53fb, (q15_t)0x3ccd, (q15_t)0x5407, (q15_t)0x3cc9,
+    (q15_t)0x5413, (q15_t)0x3cc5, (q15_t)0x541f, (q15_t)0x3cc1, (q15_t)0x542b, (q15_t)0x3cbd, (q15_t)0x5437, (q15_t)0x3cb9,
+    (q15_t)0x5443, (q15_t)0x3cb5, (q15_t)0x544f, (q15_t)0x3cb1, (q15_t)0x545b, (q15_t)0x3cad, (q15_t)0x5467, (q15_t)0x3ca9,
+    (q15_t)0x5473, (q15_t)0x3ca5, (q15_t)0x547f, (q15_t)0x3ca1, (q15_t)0x548b, (q15_t)0x3c9d, (q15_t)0x5496, (q15_t)0x3c99,
+    (q15_t)0x54a2, (q15_t)0x3c95, (q15_t)0x54ae, (q15_t)0x3c91, (q15_t)0x54ba, (q15_t)0x3c8d, (q15_t)0x54c6, (q15_t)0x3c89,
+    (q15_t)0x54d2, (q15_t)0x3c85, (q15_t)0x54de, (q15_t)0x3c81, (q15_t)0x54ea, (q15_t)0x3c7d, (q15_t)0x54f6, (q15_t)0x3c79,
+    (q15_t)0x5501, (q15_t)0x3c74, (q15_t)0x550d, (q15_t)0x3c70, (q15_t)0x5519, (q15_t)0x3c6c, (q15_t)0x5525, (q15_t)0x3c68,
+    (q15_t)0x5531, (q15_t)0x3c64, (q15_t)0x553d, (q15_t)0x3c60, (q15_t)0x5549, (q15_t)0x3c5b, (q15_t)0x5554, (q15_t)0x3c57,
+    (q15_t)0x5560, (q15_t)0x3c53, (q15_t)0x556c, (q15_t)0x3c4f, (q15_t)0x5578, (q15_t)0x3c4b, (q15_t)0x5584, (q15_t)0x3c46,
+    (q15_t)0x5590, (q15_t)0x3c42, (q15_t)0x559b, (q15_t)0x3c3e, (q15_t)0x55a7, (q15_t)0x3c3a, (q15_t)0x55b3, (q15_t)0x3c36,
+    (q15_t)0x55bf, (q15_t)0x3c31, (q15_t)0x55cb, (q15_t)0x3c2d, (q15_t)0x55d7, (q15_t)0x3c29, (q15_t)0x55e2, (q15_t)0x3c24,
+    (q15_t)0x55ee, (q15_t)0x3c20, (q15_t)0x55fa, (q15_t)0x3c1c, (q15_t)0x5606, (q15_t)0x3c17, (q15_t)0x5612, (q15_t)0x3c13,
+    (q15_t)0x561d, (q15_t)0x3c0f, (q15_t)0x5629, (q15_t)0x3c0a, (q15_t)0x5635, (q15_t)0x3c06, (q15_t)0x5641, (q15_t)0x3c02,
+    (q15_t)0x564c, (q15_t)0x3bfd, (q15_t)0x5658, (q15_t)0x3bf9, (q15_t)0x5664, (q15_t)0x3bf5, (q15_t)0x5670, (q15_t)0x3bf0,
+    (q15_t)0x567c, (q15_t)0x3bec, (q15_t)0x5687, (q15_t)0x3be7, (q15_t)0x5693, (q15_t)0x3be3, (q15_t)0x569f, (q15_t)0x3bde,
+    (q15_t)0x56ab, (q15_t)0x3bda, (q15_t)0x56b6, (q15_t)0x3bd6, (q15_t)0x56c2, (q15_t)0x3bd1, (q15_t)0x56ce, (q15_t)0x3bcd,
+    (q15_t)0x56da, (q15_t)0x3bc8, (q15_t)0x56e5, (q15_t)0x3bc4, (q15_t)0x56f1, (q15_t)0x3bbf, (q15_t)0x56fd, (q15_t)0x3bbb,
+    (q15_t)0x5709, (q15_t)0x3bb6, (q15_t)0x5714, (q15_t)0x3bb2, (q15_t)0x5720, (q15_t)0x3bad, (q15_t)0x572c, (q15_t)0x3ba9,
+    (q15_t)0x5737, (q15_t)0x3ba4, (q15_t)0x5743, (q15_t)0x3b9f, (q15_t)0x574f, (q15_t)0x3b9b, (q15_t)0x575b, (q15_t)0x3b96,
+    (q15_t)0x5766, (q15_t)0x3b92, (q15_t)0x5772, (q15_t)0x3b8d, (q15_t)0x577e, (q15_t)0x3b88, (q15_t)0x5789, (q15_t)0x3b84,
+    (q15_t)0x5795, (q15_t)0x3b7f, (q15_t)0x57a1, (q15_t)0x3b7b, (q15_t)0x57ac, (q15_t)0x3b76, (q15_t)0x57b8, (q15_t)0x3b71,
+    (q15_t)0x57c4, (q15_t)0x3b6d, (q15_t)0x57cf, (q15_t)0x3b68, (q15_t)0x57db, (q15_t)0x3b63, (q15_t)0x57e7, (q15_t)0x3b5f,
+    (q15_t)0x57f2, (q15_t)0x3b5a, (q15_t)0x57fe, (q15_t)0x3b55, (q15_t)0x580a, (q15_t)0x3b50, (q15_t)0x5815, (q15_t)0x3b4c,
+    (q15_t)0x5821, (q15_t)0x3b47, (q15_t)0x582d, (q15_t)0x3b42, (q15_t)0x5838, (q15_t)0x3b3e, (q15_t)0x5844, (q15_t)0x3b39,
+    (q15_t)0x584f, (q15_t)0x3b34, (q15_t)0x585b, (q15_t)0x3b2f, (q15_t)0x5867, (q15_t)0x3b2a, (q15_t)0x5872, (q15_t)0x3b26,
+    (q15_t)0x587e, (q15_t)0x3b21, (q15_t)0x5889, (q15_t)0x3b1c, (q15_t)0x5895, (q15_t)0x3b17, (q15_t)0x58a1, (q15_t)0x3b12,
+    (q15_t)0x58ac, (q15_t)0x3b0e, (q15_t)0x58b8, (q15_t)0x3b09, (q15_t)0x58c3, (q15_t)0x3b04, (q15_t)0x58cf, (q15_t)0x3aff,
+    (q15_t)0x58db, (q15_t)0x3afa, (q15_t)0x58e6, (q15_t)0x3af5, (q15_t)0x58f2, (q15_t)0x3af0, (q15_t)0x58fd, (q15_t)0x3aeb,
+    (q15_t)0x5909, (q15_t)0x3ae6, (q15_t)0x5914, (q15_t)0x3ae2, (q15_t)0x5920, (q15_t)0x3add, (q15_t)0x592c, (q15_t)0x3ad8,
+    (q15_t)0x5937, (q15_t)0x3ad3, (q15_t)0x5943, (q15_t)0x3ace, (q15_t)0x594e, (q15_t)0x3ac9, (q15_t)0x595a, (q15_t)0x3ac4,
+    (q15_t)0x5965, (q15_t)0x3abf, (q15_t)0x5971, (q15_t)0x3aba, (q15_t)0x597c, (q15_t)0x3ab5, (q15_t)0x5988, (q15_t)0x3ab0,
+    (q15_t)0x5993, (q15_t)0x3aab, (q15_t)0x599f, (q15_t)0x3aa6, (q15_t)0x59aa, (q15_t)0x3aa1, (q15_t)0x59b6, (q15_t)0x3a9c,
+    (q15_t)0x59c1, (q15_t)0x3a97, (q15_t)0x59cd, (q15_t)0x3a92, (q15_t)0x59d8, (q15_t)0x3a8d, (q15_t)0x59e4, (q15_t)0x3a88,
+    (q15_t)0x59ef, (q15_t)0x3a82, (q15_t)0x59fb, (q15_t)0x3a7d, (q15_t)0x5a06, (q15_t)0x3a78, (q15_t)0x5a12, (q15_t)0x3a73,
+    (q15_t)0x5a1d, (q15_t)0x3a6e, (q15_t)0x5a29, (q15_t)0x3a69, (q15_t)0x5a34, (q15_t)0x3a64, (q15_t)0x5a40, (q15_t)0x3a5f,
+    (q15_t)0x5a4b, (q15_t)0x3a59, (q15_t)0x5a57, (q15_t)0x3a54, (q15_t)0x5a62, (q15_t)0x3a4f, (q15_t)0x5a6e, (q15_t)0x3a4a,
+    (q15_t)0x5a79, (q15_t)0x3a45, (q15_t)0x5a84, (q15_t)0x3a3f, (q15_t)0x5a90, (q15_t)0x3a3a, (q15_t)0x5a9b, (q15_t)0x3a35,
+    (q15_t)0x5aa7, (q15_t)0x3a30, (q15_t)0x5ab2, (q15_t)0x3a2b, (q15_t)0x5abe, (q15_t)0x3a25, (q15_t)0x5ac9, (q15_t)0x3a20,
+    (q15_t)0x5ad4, (q15_t)0x3a1b, (q15_t)0x5ae0, (q15_t)0x3a16, (q15_t)0x5aeb, (q15_t)0x3a10, (q15_t)0x5af7, (q15_t)0x3a0b,
+    (q15_t)0x5b02, (q15_t)0x3a06, (q15_t)0x5b0d, (q15_t)0x3a00, (q15_t)0x5b19, (q15_t)0x39fb, (q15_t)0x5b24, (q15_t)0x39f6,
+    (q15_t)0x5b30, (q15_t)0x39f0, (q15_t)0x5b3b, (q15_t)0x39eb, (q15_t)0x5b46, (q15_t)0x39e6, (q15_t)0x5b52, (q15_t)0x39e0,
+    (q15_t)0x5b5d, (q15_t)0x39db, (q15_t)0x5b68, (q15_t)0x39d6, (q15_t)0x5b74, (q15_t)0x39d0, (q15_t)0x5b7f, (q15_t)0x39cb,
+    (q15_t)0x5b8a, (q15_t)0x39c5, (q15_t)0x5b96, (q15_t)0x39c0, (q15_t)0x5ba1, (q15_t)0x39bb, (q15_t)0x5bac, (q15_t)0x39b5,
+    (q15_t)0x5bb8, (q15_t)0x39b0, (q15_t)0x5bc3, (q15_t)0x39aa, (q15_t)0x5bce, (q15_t)0x39a5, (q15_t)0x5bda, (q15_t)0x399f,
+    (q15_t)0x5be5, (q15_t)0x399a, (q15_t)0x5bf0, (q15_t)0x3994, (q15_t)0x5bfc, (q15_t)0x398f, (q15_t)0x5c07, (q15_t)0x3989,
+    (q15_t)0x5c12, (q15_t)0x3984, (q15_t)0x5c1e, (q15_t)0x397e, (q15_t)0x5c29, (q15_t)0x3979, (q15_t)0x5c34, (q15_t)0x3973,
+    (q15_t)0x5c3f, (q15_t)0x396e, (q15_t)0x5c4b, (q15_t)0x3968, (q15_t)0x5c56, (q15_t)0x3963, (q15_t)0x5c61, (q15_t)0x395d,
+    (q15_t)0x5c6c, (q15_t)0x3958, (q15_t)0x5c78, (q15_t)0x3952, (q15_t)0x5c83, (q15_t)0x394c, (q15_t)0x5c8e, (q15_t)0x3947,
+    (q15_t)0x5c99, (q15_t)0x3941, (q15_t)0x5ca5, (q15_t)0x393b, (q15_t)0x5cb0, (q15_t)0x3936, (q15_t)0x5cbb, (q15_t)0x3930,
+    (q15_t)0x5cc6, (q15_t)0x392b, (q15_t)0x5cd2, (q15_t)0x3925, (q15_t)0x5cdd, (q15_t)0x391f, (q15_t)0x5ce8, (q15_t)0x391a,
+    (q15_t)0x5cf3, (q15_t)0x3914, (q15_t)0x5cff, (q15_t)0x390e, (q15_t)0x5d0a, (q15_t)0x3909, (q15_t)0x5d15, (q15_t)0x3903,
+    (q15_t)0x5d20, (q15_t)0x38fd, (q15_t)0x5d2b, (q15_t)0x38f7, (q15_t)0x5d36, (q15_t)0x38f2, (q15_t)0x5d42, (q15_t)0x38ec,
+    (q15_t)0x5d4d, (q15_t)0x38e6, (q15_t)0x5d58, (q15_t)0x38e0, (q15_t)0x5d63, (q15_t)0x38db, (q15_t)0x5d6e, (q15_t)0x38d5,
+    (q15_t)0x5d79, (q15_t)0x38cf, (q15_t)0x5d85, (q15_t)0x38c9, (q15_t)0x5d90, (q15_t)0x38c3, (q15_t)0x5d9b, (q15_t)0x38be,
+    (q15_t)0x5da6, (q15_t)0x38b8, (q15_t)0x5db1, (q15_t)0x38b2, (q15_t)0x5dbc, (q15_t)0x38ac, (q15_t)0x5dc7, (q15_t)0x38a6,
+    (q15_t)0x5dd3, (q15_t)0x38a1, (q15_t)0x5dde, (q15_t)0x389b, (q15_t)0x5de9, (q15_t)0x3895, (q15_t)0x5df4, (q15_t)0x388f,
+    (q15_t)0x5dff, (q15_t)0x3889, (q15_t)0x5e0a, (q15_t)0x3883, (q15_t)0x5e15, (q15_t)0x387d, (q15_t)0x5e20, (q15_t)0x3877,
+    (q15_t)0x5e2b, (q15_t)0x3871, (q15_t)0x5e36, (q15_t)0x386b, (q15_t)0x5e42, (q15_t)0x3866, (q15_t)0x5e4d, (q15_t)0x3860,
+    (q15_t)0x5e58, (q15_t)0x385a, (q15_t)0x5e63, (q15_t)0x3854, (q15_t)0x5e6e, (q15_t)0x384e, (q15_t)0x5e79, (q15_t)0x3848,
+    (q15_t)0x5e84, (q15_t)0x3842, (q15_t)0x5e8f, (q15_t)0x383c, (q15_t)0x5e9a, (q15_t)0x3836, (q15_t)0x5ea5, (q15_t)0x3830,
+    (q15_t)0x5eb0, (q15_t)0x382a, (q15_t)0x5ebb, (q15_t)0x3824, (q15_t)0x5ec6, (q15_t)0x381e, (q15_t)0x5ed1, (q15_t)0x3818,
+    (q15_t)0x5edc, (q15_t)0x3812, (q15_t)0x5ee7, (q15_t)0x380b, (q15_t)0x5ef2, (q15_t)0x3805, (q15_t)0x5efd, (q15_t)0x37ff,
+    (q15_t)0x5f08, (q15_t)0x37f9, (q15_t)0x5f13, (q15_t)0x37f3, (q15_t)0x5f1e, (q15_t)0x37ed, (q15_t)0x5f29, (q15_t)0x37e7,
+    (q15_t)0x5f34, (q15_t)0x37e1, (q15_t)0x5f3f, (q15_t)0x37db, (q15_t)0x5f4a, (q15_t)0x37d5, (q15_t)0x5f55, (q15_t)0x37ce,
+    (q15_t)0x5f60, (q15_t)0x37c8, (q15_t)0x5f6b, (q15_t)0x37c2, (q15_t)0x5f76, (q15_t)0x37bc, (q15_t)0x5f81, (q15_t)0x37b6,
+    (q15_t)0x5f8c, (q15_t)0x37b0, (q15_t)0x5f97, (q15_t)0x37a9, (q15_t)0x5fa2, (q15_t)0x37a3, (q15_t)0x5fac, (q15_t)0x379d,
+    (q15_t)0x5fb7, (q15_t)0x3797, (q15_t)0x5fc2, (q15_t)0x3790, (q15_t)0x5fcd, (q15_t)0x378a, (q15_t)0x5fd8, (q15_t)0x3784,
+    (q15_t)0x5fe3, (q15_t)0x377e, (q15_t)0x5fee, (q15_t)0x3777, (q15_t)0x5ff9, (q15_t)0x3771, (q15_t)0x6004, (q15_t)0x376b,
+    (q15_t)0x600f, (q15_t)0x3765, (q15_t)0x6019, (q15_t)0x375e, (q15_t)0x6024, (q15_t)0x3758, (q15_t)0x602f, (q15_t)0x3752,
+    (q15_t)0x603a, (q15_t)0x374b, (q15_t)0x6045, (q15_t)0x3745, (q15_t)0x6050, (q15_t)0x373f, (q15_t)0x605b, (q15_t)0x3738,
+    (q15_t)0x6065, (q15_t)0x3732, (q15_t)0x6070, (q15_t)0x372c, (q15_t)0x607b, (q15_t)0x3725, (q15_t)0x6086, (q15_t)0x371f,
+    (q15_t)0x6091, (q15_t)0x3718, (q15_t)0x609b, (q15_t)0x3712, (q15_t)0x60a6, (q15_t)0x370c, (q15_t)0x60b1, (q15_t)0x3705,
+    (q15_t)0x60bc, (q15_t)0x36ff, (q15_t)0x60c7, (q15_t)0x36f8, (q15_t)0x60d1, (q15_t)0x36f2, (q15_t)0x60dc, (q15_t)0x36eb,
+    (q15_t)0x60e7, (q15_t)0x36e5, (q15_t)0x60f2, (q15_t)0x36df, (q15_t)0x60fd, (q15_t)0x36d8, (q15_t)0x6107, (q15_t)0x36d2,
+    (q15_t)0x6112, (q15_t)0x36cb, (q15_t)0x611d, (q15_t)0x36c5, (q15_t)0x6128, (q15_t)0x36be, (q15_t)0x6132, (q15_t)0x36b8,
+    (q15_t)0x613d, (q15_t)0x36b1, (q15_t)0x6148, (q15_t)0x36ab, (q15_t)0x6153, (q15_t)0x36a4, (q15_t)0x615d, (q15_t)0x369d,
+    (q15_t)0x6168, (q15_t)0x3697, (q15_t)0x6173, (q15_t)0x3690, (q15_t)0x617d, (q15_t)0x368a, (q15_t)0x6188, (q15_t)0x3683,
+    (q15_t)0x6193, (q15_t)0x367d, (q15_t)0x619e, (q15_t)0x3676, (q15_t)0x61a8, (q15_t)0x366f, (q15_t)0x61b3, (q15_t)0x3669,
+    (q15_t)0x61be, (q15_t)0x3662, (q15_t)0x61c8, (q15_t)0x365c, (q15_t)0x61d3, (q15_t)0x3655, (q15_t)0x61de, (q15_t)0x364e,
+    (q15_t)0x61e8, (q15_t)0x3648, (q15_t)0x61f3, (q15_t)0x3641, (q15_t)0x61fe, (q15_t)0x363a, (q15_t)0x6208, (q15_t)0x3634,
+    (q15_t)0x6213, (q15_t)0x362d, (q15_t)0x621e, (q15_t)0x3626, (q15_t)0x6228, (q15_t)0x3620, (q15_t)0x6233, (q15_t)0x3619,
+    (q15_t)0x623d, (q15_t)0x3612, (q15_t)0x6248, (q15_t)0x360b, (q15_t)0x6253, (q15_t)0x3605, (q15_t)0x625d, (q15_t)0x35fe,
+    (q15_t)0x6268, (q15_t)0x35f7, (q15_t)0x6272, (q15_t)0x35f0, (q15_t)0x627d, (q15_t)0x35ea, (q15_t)0x6288, (q15_t)0x35e3,
+    (q15_t)0x6292, (q15_t)0x35dc, (q15_t)0x629d, (q15_t)0x35d5, (q15_t)0x62a7, (q15_t)0x35ce, (q15_t)0x62b2, (q15_t)0x35c8,
+    (q15_t)0x62bc, (q15_t)0x35c1, (q15_t)0x62c7, (q15_t)0x35ba, (q15_t)0x62d2, (q15_t)0x35b3, (q15_t)0x62dc, (q15_t)0x35ac,
+    (q15_t)0x62e7, (q15_t)0x35a5, (q15_t)0x62f1, (q15_t)0x359f, (q15_t)0x62fc, (q15_t)0x3598, (q15_t)0x6306, (q15_t)0x3591,
+    (q15_t)0x6311, (q15_t)0x358a, (q15_t)0x631b, (q15_t)0x3583, (q15_t)0x6326, (q15_t)0x357c, (q15_t)0x6330, (q15_t)0x3575,
+    (q15_t)0x633b, (q15_t)0x356e, (q15_t)0x6345, (q15_t)0x3567, (q15_t)0x6350, (q15_t)0x3561, (q15_t)0x635a, (q15_t)0x355a,
+    (q15_t)0x6365, (q15_t)0x3553, (q15_t)0x636f, (q15_t)0x354c, (q15_t)0x637a, (q15_t)0x3545, (q15_t)0x6384, (q15_t)0x353e,
+    (q15_t)0x638e, (q15_t)0x3537, (q15_t)0x6399, (q15_t)0x3530, (q15_t)0x63a3, (q15_t)0x3529, (q15_t)0x63ae, (q15_t)0x3522,
+    (q15_t)0x63b8, (q15_t)0x351b, (q15_t)0x63c3, (q15_t)0x3514, (q15_t)0x63cd, (q15_t)0x350d, (q15_t)0x63d7, (q15_t)0x3506,
+    (q15_t)0x63e2, (q15_t)0x34ff, (q15_t)0x63ec, (q15_t)0x34f8, (q15_t)0x63f7, (q15_t)0x34f1, (q15_t)0x6401, (q15_t)0x34ea,
+    (q15_t)0x640b, (q15_t)0x34e2, (q15_t)0x6416, (q15_t)0x34db, (q15_t)0x6420, (q15_t)0x34d4, (q15_t)0x642b, (q15_t)0x34cd,
+    (q15_t)0x6435, (q15_t)0x34c6, (q15_t)0x643f, (q15_t)0x34bf, (q15_t)0x644a, (q15_t)0x34b8, (q15_t)0x6454, (q15_t)0x34b1,
+    (q15_t)0x645e, (q15_t)0x34aa, (q15_t)0x6469, (q15_t)0x34a2, (q15_t)0x6473, (q15_t)0x349b, (q15_t)0x647d, (q15_t)0x3494,
+    (q15_t)0x6488, (q15_t)0x348d, (q15_t)0x6492, (q15_t)0x3486, (q15_t)0x649c, (q15_t)0x347f, (q15_t)0x64a7, (q15_t)0x3477,
+    (q15_t)0x64b1, (q15_t)0x3470, (q15_t)0x64bb, (q15_t)0x3469, (q15_t)0x64c5, (q15_t)0x3462, (q15_t)0x64d0, (q15_t)0x345b,
+    (q15_t)0x64da, (q15_t)0x3453, (q15_t)0x64e4, (q15_t)0x344c, (q15_t)0x64ef, (q15_t)0x3445, (q15_t)0x64f9, (q15_t)0x343e,
+    (q15_t)0x6503, (q15_t)0x3436, (q15_t)0x650d, (q15_t)0x342f, (q15_t)0x6518, (q15_t)0x3428, (q15_t)0x6522, (q15_t)0x3420,
+    (q15_t)0x652c, (q15_t)0x3419, (q15_t)0x6536, (q15_t)0x3412, (q15_t)0x6541, (q15_t)0x340b, (q15_t)0x654b, (q15_t)0x3403,
+    (q15_t)0x6555, (q15_t)0x33fc, (q15_t)0x655f, (q15_t)0x33f5, (q15_t)0x6569, (q15_t)0x33ed, (q15_t)0x6574, (q15_t)0x33e6,
+    (q15_t)0x657e, (q15_t)0x33df, (q15_t)0x6588, (q15_t)0x33d7, (q15_t)0x6592, (q15_t)0x33d0, (q15_t)0x659c, (q15_t)0x33c8,
+    (q15_t)0x65a6, (q15_t)0x33c1, (q15_t)0x65b1, (q15_t)0x33ba, (q15_t)0x65bb, (q15_t)0x33b2, (q15_t)0x65c5, (q15_t)0x33ab,
+    (q15_t)0x65cf, (q15_t)0x33a3, (q15_t)0x65d9, (q15_t)0x339c, (q15_t)0x65e3, (q15_t)0x3395, (q15_t)0x65ed, (q15_t)0x338d,
+    (q15_t)0x65f8, (q15_t)0x3386, (q15_t)0x6602, (q15_t)0x337e, (q15_t)0x660c, (q15_t)0x3377, (q15_t)0x6616, (q15_t)0x336f,
+    (q15_t)0x6620, (q15_t)0x3368, (q15_t)0x662a, (q15_t)0x3360, (q15_t)0x6634, (q15_t)0x3359, (q15_t)0x663e, (q15_t)0x3351,
+    (q15_t)0x6648, (q15_t)0x334a, (q15_t)0x6652, (q15_t)0x3342, (q15_t)0x665c, (q15_t)0x333b, (q15_t)0x6666, (q15_t)0x3333,
+    (q15_t)0x6671, (q15_t)0x332c, (q15_t)0x667b, (q15_t)0x3324, (q15_t)0x6685, (q15_t)0x331d, (q15_t)0x668f, (q15_t)0x3315,
+    (q15_t)0x6699, (q15_t)0x330d, (q15_t)0x66a3, (q15_t)0x3306, (q15_t)0x66ad, (q15_t)0x32fe, (q15_t)0x66b7, (q15_t)0x32f7,
+    (q15_t)0x66c1, (q15_t)0x32ef, (q15_t)0x66cb, (q15_t)0x32e7, (q15_t)0x66d5, (q15_t)0x32e0, (q15_t)0x66df, (q15_t)0x32d8,
+    (q15_t)0x66e9, (q15_t)0x32d0, (q15_t)0x66f3, (q15_t)0x32c9, (q15_t)0x66fd, (q15_t)0x32c1, (q15_t)0x6707, (q15_t)0x32ba,
+    (q15_t)0x6711, (q15_t)0x32b2, (q15_t)0x671a, (q15_t)0x32aa, (q15_t)0x6724, (q15_t)0x32a3, (q15_t)0x672e, (q15_t)0x329b,
+    (q15_t)0x6738, (q15_t)0x3293, (q15_t)0x6742, (q15_t)0x328b, (q15_t)0x674c, (q15_t)0x3284, (q15_t)0x6756, (q15_t)0x327c,
+    (q15_t)0x6760, (q15_t)0x3274, (q15_t)0x676a, (q15_t)0x326d, (q15_t)0x6774, (q15_t)0x3265, (q15_t)0x677e, (q15_t)0x325d,
+    (q15_t)0x6788, (q15_t)0x3255, (q15_t)0x6791, (q15_t)0x324e, (q15_t)0x679b, (q15_t)0x3246, (q15_t)0x67a5, (q15_t)0x323e,
+    (q15_t)0x67af, (q15_t)0x3236, (q15_t)0x67b9, (q15_t)0x322e, (q15_t)0x67c3, (q15_t)0x3227, (q15_t)0x67cd, (q15_t)0x321f,
+    (q15_t)0x67d6, (q15_t)0x3217, (q15_t)0x67e0, (q15_t)0x320f, (q15_t)0x67ea, (q15_t)0x3207, (q15_t)0x67f4, (q15_t)0x31ff,
+    (q15_t)0x67fe, (q15_t)0x31f8, (q15_t)0x6808, (q15_t)0x31f0, (q15_t)0x6811, (q15_t)0x31e8, (q15_t)0x681b, (q15_t)0x31e0,
+    (q15_t)0x6825, (q15_t)0x31d8, (q15_t)0x682f, (q15_t)0x31d0, (q15_t)0x6838, (q15_t)0x31c8, (q15_t)0x6842, (q15_t)0x31c0,
+    (q15_t)0x684c, (q15_t)0x31b9, (q15_t)0x6856, (q15_t)0x31b1, (q15_t)0x6860, (q15_t)0x31a9, (q15_t)0x6869, (q15_t)0x31a1,
+    (q15_t)0x6873, (q15_t)0x3199, (q15_t)0x687d, (q15_t)0x3191, (q15_t)0x6886, (q15_t)0x3189, (q15_t)0x6890, (q15_t)0x3181,
+    (q15_t)0x689a, (q15_t)0x3179, (q15_t)0x68a4, (q15_t)0x3171, (q15_t)0x68ad, (q15_t)0x3169, (q15_t)0x68b7, (q15_t)0x3161,
+    (q15_t)0x68c1, (q15_t)0x3159, (q15_t)0x68ca, (q15_t)0x3151, (q15_t)0x68d4, (q15_t)0x3149, (q15_t)0x68de, (q15_t)0x3141,
+    (q15_t)0x68e7, (q15_t)0x3139, (q15_t)0x68f1, (q15_t)0x3131, (q15_t)0x68fb, (q15_t)0x3129, (q15_t)0x6904, (q15_t)0x3121,
+    (q15_t)0x690e, (q15_t)0x3119, (q15_t)0x6918, (q15_t)0x3111, (q15_t)0x6921, (q15_t)0x3109, (q15_t)0x692b, (q15_t)0x3101,
+    (q15_t)0x6935, (q15_t)0x30f9, (q15_t)0x693e, (q15_t)0x30f0, (q15_t)0x6948, (q15_t)0x30e8, (q15_t)0x6951, (q15_t)0x30e0,
+    (q15_t)0x695b, (q15_t)0x30d8, (q15_t)0x6965, (q15_t)0x30d0, (q15_t)0x696e, (q15_t)0x30c8, (q15_t)0x6978, (q15_t)0x30c0,
+    (q15_t)0x6981, (q15_t)0x30b8, (q15_t)0x698b, (q15_t)0x30af, (q15_t)0x6994, (q15_t)0x30a7, (q15_t)0x699e, (q15_t)0x309f,
+    (q15_t)0x69a7, (q15_t)0x3097, (q15_t)0x69b1, (q15_t)0x308f, (q15_t)0x69bb, (q15_t)0x3087, (q15_t)0x69c4, (q15_t)0x307e,
+    (q15_t)0x69ce, (q15_t)0x3076, (q15_t)0x69d7, (q15_t)0x306e, (q15_t)0x69e1, (q15_t)0x3066, (q15_t)0x69ea, (q15_t)0x305d,
+    (q15_t)0x69f4, (q15_t)0x3055, (q15_t)0x69fd, (q15_t)0x304d, (q15_t)0x6a07, (q15_t)0x3045, (q15_t)0x6a10, (q15_t)0x303c,
+    (q15_t)0x6a1a, (q15_t)0x3034, (q15_t)0x6a23, (q15_t)0x302c, (q15_t)0x6a2c, (q15_t)0x3024, (q15_t)0x6a36, (q15_t)0x301b,
+    (q15_t)0x6a3f, (q15_t)0x3013, (q15_t)0x6a49, (q15_t)0x300b, (q15_t)0x6a52, (q15_t)0x3002, (q15_t)0x6a5c, (q15_t)0x2ffa,
+    (q15_t)0x6a65, (q15_t)0x2ff2, (q15_t)0x6a6e, (q15_t)0x2fea, (q15_t)0x6a78, (q15_t)0x2fe1, (q15_t)0x6a81, (q15_t)0x2fd9,
+    (q15_t)0x6a8b, (q15_t)0x2fd0, (q15_t)0x6a94, (q15_t)0x2fc8, (q15_t)0x6a9d, (q15_t)0x2fc0, (q15_t)0x6aa7, (q15_t)0x2fb7,
+    (q15_t)0x6ab0, (q15_t)0x2faf, (q15_t)0x6ab9, (q15_t)0x2fa7, (q15_t)0x6ac3, (q15_t)0x2f9e, (q15_t)0x6acc, (q15_t)0x2f96,
+    (q15_t)0x6ad6, (q15_t)0x2f8d, (q15_t)0x6adf, (q15_t)0x2f85, (q15_t)0x6ae8, (q15_t)0x2f7d, (q15_t)0x6af2, (q15_t)0x2f74,
+    (q15_t)0x6afb, (q15_t)0x2f6c, (q15_t)0x6b04, (q15_t)0x2f63, (q15_t)0x6b0d, (q15_t)0x2f5b, (q15_t)0x6b17, (q15_t)0x2f52,
+    (q15_t)0x6b20, (q15_t)0x2f4a, (q15_t)0x6b29, (q15_t)0x2f41, (q15_t)0x6b33, (q15_t)0x2f39, (q15_t)0x6b3c, (q15_t)0x2f30,
+    (q15_t)0x6b45, (q15_t)0x2f28, (q15_t)0x6b4e, (q15_t)0x2f20, (q15_t)0x6b58, (q15_t)0x2f17, (q15_t)0x6b61, (q15_t)0x2f0e,
+    (q15_t)0x6b6a, (q15_t)0x2f06, (q15_t)0x6b73, (q15_t)0x2efd, (q15_t)0x6b7d, (q15_t)0x2ef5, (q15_t)0x6b86, (q15_t)0x2eec,
+    (q15_t)0x6b8f, (q15_t)0x2ee4, (q15_t)0x6b98, (q15_t)0x2edb, (q15_t)0x6ba1, (q15_t)0x2ed3, (q15_t)0x6bab, (q15_t)0x2eca,
+    (q15_t)0x6bb4, (q15_t)0x2ec2, (q15_t)0x6bbd, (q15_t)0x2eb9, (q15_t)0x6bc6, (q15_t)0x2eb0, (q15_t)0x6bcf, (q15_t)0x2ea8,
+    (q15_t)0x6bd8, (q15_t)0x2e9f, (q15_t)0x6be2, (q15_t)0x2e97, (q15_t)0x6beb, (q15_t)0x2e8e, (q15_t)0x6bf4, (q15_t)0x2e85,
+    (q15_t)0x6bfd, (q15_t)0x2e7d, (q15_t)0x6c06, (q15_t)0x2e74, (q15_t)0x6c0f, (q15_t)0x2e6b, (q15_t)0x6c18, (q15_t)0x2e63,
+    (q15_t)0x6c21, (q15_t)0x2e5a, (q15_t)0x6c2b, (q15_t)0x2e51, (q15_t)0x6c34, (q15_t)0x2e49, (q15_t)0x6c3d, (q15_t)0x2e40,
+    (q15_t)0x6c46, (q15_t)0x2e37, (q15_t)0x6c4f, (q15_t)0x2e2f, (q15_t)0x6c58, (q15_t)0x2e26, (q15_t)0x6c61, (q15_t)0x2e1d,
+    (q15_t)0x6c6a, (q15_t)0x2e15, (q15_t)0x6c73, (q15_t)0x2e0c, (q15_t)0x6c7c, (q15_t)0x2e03, (q15_t)0x6c85, (q15_t)0x2dfa,
+    (q15_t)0x6c8e, (q15_t)0x2df2, (q15_t)0x6c97, (q15_t)0x2de9, (q15_t)0x6ca0, (q15_t)0x2de0, (q15_t)0x6ca9, (q15_t)0x2dd7,
+    (q15_t)0x6cb2, (q15_t)0x2dcf, (q15_t)0x6cbb, (q15_t)0x2dc6, (q15_t)0x6cc4, (q15_t)0x2dbd, (q15_t)0x6ccd, (q15_t)0x2db4,
+    (q15_t)0x6cd6, (q15_t)0x2dab, (q15_t)0x6cdf, (q15_t)0x2da3, (q15_t)0x6ce8, (q15_t)0x2d9a, (q15_t)0x6cf1, (q15_t)0x2d91,
+    (q15_t)0x6cfa, (q15_t)0x2d88, (q15_t)0x6d03, (q15_t)0x2d7f, (q15_t)0x6d0c, (q15_t)0x2d76, (q15_t)0x6d15, (q15_t)0x2d6e,
+    (q15_t)0x6d1e, (q15_t)0x2d65, (q15_t)0x6d27, (q15_t)0x2d5c, (q15_t)0x6d2f, (q15_t)0x2d53, (q15_t)0x6d38, (q15_t)0x2d4a,
+    (q15_t)0x6d41, (q15_t)0x2d41, (q15_t)0x6d4a, (q15_t)0x2d38, (q15_t)0x6d53, (q15_t)0x2d2f, (q15_t)0x6d5c, (q15_t)0x2d27,
+    (q15_t)0x6d65, (q15_t)0x2d1e, (q15_t)0x6d6e, (q15_t)0x2d15, (q15_t)0x6d76, (q15_t)0x2d0c, (q15_t)0x6d7f, (q15_t)0x2d03,
+    (q15_t)0x6d88, (q15_t)0x2cfa, (q15_t)0x6d91, (q15_t)0x2cf1, (q15_t)0x6d9a, (q15_t)0x2ce8, (q15_t)0x6da3, (q15_t)0x2cdf,
+    (q15_t)0x6dab, (q15_t)0x2cd6, (q15_t)0x6db4, (q15_t)0x2ccd, (q15_t)0x6dbd, (q15_t)0x2cc4, (q15_t)0x6dc6, (q15_t)0x2cbb,
+    (q15_t)0x6dcf, (q15_t)0x2cb2, (q15_t)0x6dd7, (q15_t)0x2ca9, (q15_t)0x6de0, (q15_t)0x2ca0, (q15_t)0x6de9, (q15_t)0x2c97,
+    (q15_t)0x6df2, (q15_t)0x2c8e, (q15_t)0x6dfa, (q15_t)0x2c85, (q15_t)0x6e03, (q15_t)0x2c7c, (q15_t)0x6e0c, (q15_t)0x2c73,
+    (q15_t)0x6e15, (q15_t)0x2c6a, (q15_t)0x6e1d, (q15_t)0x2c61, (q15_t)0x6e26, (q15_t)0x2c58, (q15_t)0x6e2f, (q15_t)0x2c4f,
+    (q15_t)0x6e37, (q15_t)0x2c46, (q15_t)0x6e40, (q15_t)0x2c3d, (q15_t)0x6e49, (q15_t)0x2c34, (q15_t)0x6e51, (q15_t)0x2c2b,
+    (q15_t)0x6e5a, (q15_t)0x2c21, (q15_t)0x6e63, (q15_t)0x2c18, (q15_t)0x6e6b, (q15_t)0x2c0f, (q15_t)0x6e74, (q15_t)0x2c06,
+    (q15_t)0x6e7d, (q15_t)0x2bfd, (q15_t)0x6e85, (q15_t)0x2bf4, (q15_t)0x6e8e, (q15_t)0x2beb, (q15_t)0x6e97, (q15_t)0x2be2,
+    (q15_t)0x6e9f, (q15_t)0x2bd8, (q15_t)0x6ea8, (q15_t)0x2bcf, (q15_t)0x6eb0, (q15_t)0x2bc6, (q15_t)0x6eb9, (q15_t)0x2bbd,
+    (q15_t)0x6ec2, (q15_t)0x2bb4, (q15_t)0x6eca, (q15_t)0x2bab, (q15_t)0x6ed3, (q15_t)0x2ba1, (q15_t)0x6edb, (q15_t)0x2b98,
+    (q15_t)0x6ee4, (q15_t)0x2b8f, (q15_t)0x6eec, (q15_t)0x2b86, (q15_t)0x6ef5, (q15_t)0x2b7d, (q15_t)0x6efd, (q15_t)0x2b73,
+    (q15_t)0x6f06, (q15_t)0x2b6a, (q15_t)0x6f0e, (q15_t)0x2b61, (q15_t)0x6f17, (q15_t)0x2b58, (q15_t)0x6f20, (q15_t)0x2b4e,
+    (q15_t)0x6f28, (q15_t)0x2b45, (q15_t)0x6f30, (q15_t)0x2b3c, (q15_t)0x6f39, (q15_t)0x2b33, (q15_t)0x6f41, (q15_t)0x2b29,
+    (q15_t)0x6f4a, (q15_t)0x2b20, (q15_t)0x6f52, (q15_t)0x2b17, (q15_t)0x6f5b, (q15_t)0x2b0d, (q15_t)0x6f63, (q15_t)0x2b04,
+    (q15_t)0x6f6c, (q15_t)0x2afb, (q15_t)0x6f74, (q15_t)0x2af2, (q15_t)0x6f7d, (q15_t)0x2ae8, (q15_t)0x6f85, (q15_t)0x2adf,
+    (q15_t)0x6f8d, (q15_t)0x2ad6, (q15_t)0x6f96, (q15_t)0x2acc, (q15_t)0x6f9e, (q15_t)0x2ac3, (q15_t)0x6fa7, (q15_t)0x2ab9,
+    (q15_t)0x6faf, (q15_t)0x2ab0, (q15_t)0x6fb7, (q15_t)0x2aa7, (q15_t)0x6fc0, (q15_t)0x2a9d, (q15_t)0x6fc8, (q15_t)0x2a94,
+    (q15_t)0x6fd0, (q15_t)0x2a8b, (q15_t)0x6fd9, (q15_t)0x2a81, (q15_t)0x6fe1, (q15_t)0x2a78, (q15_t)0x6fea, (q15_t)0x2a6e,
+    (q15_t)0x6ff2, (q15_t)0x2a65, (q15_t)0x6ffa, (q15_t)0x2a5c, (q15_t)0x7002, (q15_t)0x2a52, (q15_t)0x700b, (q15_t)0x2a49,
+    (q15_t)0x7013, (q15_t)0x2a3f, (q15_t)0x701b, (q15_t)0x2a36, (q15_t)0x7024, (q15_t)0x2a2c, (q15_t)0x702c, (q15_t)0x2a23,
+    (q15_t)0x7034, (q15_t)0x2a1a, (q15_t)0x703c, (q15_t)0x2a10, (q15_t)0x7045, (q15_t)0x2a07, (q15_t)0x704d, (q15_t)0x29fd,
+    (q15_t)0x7055, (q15_t)0x29f4, (q15_t)0x705d, (q15_t)0x29ea, (q15_t)0x7066, (q15_t)0x29e1, (q15_t)0x706e, (q15_t)0x29d7,
+    (q15_t)0x7076, (q15_t)0x29ce, (q15_t)0x707e, (q15_t)0x29c4, (q15_t)0x7087, (q15_t)0x29bb, (q15_t)0x708f, (q15_t)0x29b1,
+    (q15_t)0x7097, (q15_t)0x29a7, (q15_t)0x709f, (q15_t)0x299e, (q15_t)0x70a7, (q15_t)0x2994, (q15_t)0x70af, (q15_t)0x298b,
+    (q15_t)0x70b8, (q15_t)0x2981, (q15_t)0x70c0, (q15_t)0x2978, (q15_t)0x70c8, (q15_t)0x296e, (q15_t)0x70d0, (q15_t)0x2965,
+    (q15_t)0x70d8, (q15_t)0x295b, (q15_t)0x70e0, (q15_t)0x2951, (q15_t)0x70e8, (q15_t)0x2948, (q15_t)0x70f0, (q15_t)0x293e,
+    (q15_t)0x70f9, (q15_t)0x2935, (q15_t)0x7101, (q15_t)0x292b, (q15_t)0x7109, (q15_t)0x2921, (q15_t)0x7111, (q15_t)0x2918,
+    (q15_t)0x7119, (q15_t)0x290e, (q15_t)0x7121, (q15_t)0x2904, (q15_t)0x7129, (q15_t)0x28fb, (q15_t)0x7131, (q15_t)0x28f1,
+    (q15_t)0x7139, (q15_t)0x28e7, (q15_t)0x7141, (q15_t)0x28de, (q15_t)0x7149, (q15_t)0x28d4, (q15_t)0x7151, (q15_t)0x28ca,
+    (q15_t)0x7159, (q15_t)0x28c1, (q15_t)0x7161, (q15_t)0x28b7, (q15_t)0x7169, (q15_t)0x28ad, (q15_t)0x7171, (q15_t)0x28a4,
+    (q15_t)0x7179, (q15_t)0x289a, (q15_t)0x7181, (q15_t)0x2890, (q15_t)0x7189, (q15_t)0x2886, (q15_t)0x7191, (q15_t)0x287d,
+    (q15_t)0x7199, (q15_t)0x2873, (q15_t)0x71a1, (q15_t)0x2869, (q15_t)0x71a9, (q15_t)0x2860, (q15_t)0x71b1, (q15_t)0x2856,
+    (q15_t)0x71b9, (q15_t)0x284c, (q15_t)0x71c0, (q15_t)0x2842, (q15_t)0x71c8, (q15_t)0x2838, (q15_t)0x71d0, (q15_t)0x282f,
+    (q15_t)0x71d8, (q15_t)0x2825, (q15_t)0x71e0, (q15_t)0x281b, (q15_t)0x71e8, (q15_t)0x2811, (q15_t)0x71f0, (q15_t)0x2808,
+    (q15_t)0x71f8, (q15_t)0x27fe, (q15_t)0x71ff, (q15_t)0x27f4, (q15_t)0x7207, (q15_t)0x27ea, (q15_t)0x720f, (q15_t)0x27e0,
+    (q15_t)0x7217, (q15_t)0x27d6, (q15_t)0x721f, (q15_t)0x27cd, (q15_t)0x7227, (q15_t)0x27c3, (q15_t)0x722e, (q15_t)0x27b9,
+    (q15_t)0x7236, (q15_t)0x27af, (q15_t)0x723e, (q15_t)0x27a5, (q15_t)0x7246, (q15_t)0x279b, (q15_t)0x724e, (q15_t)0x2791,
+    (q15_t)0x7255, (q15_t)0x2788, (q15_t)0x725d, (q15_t)0x277e, (q15_t)0x7265, (q15_t)0x2774, (q15_t)0x726d, (q15_t)0x276a,
+    (q15_t)0x7274, (q15_t)0x2760, (q15_t)0x727c, (q15_t)0x2756, (q15_t)0x7284, (q15_t)0x274c, (q15_t)0x728b, (q15_t)0x2742,
+    (q15_t)0x7293, (q15_t)0x2738, (q15_t)0x729b, (q15_t)0x272e, (q15_t)0x72a3, (q15_t)0x2724, (q15_t)0x72aa, (q15_t)0x271a,
+    (q15_t)0x72b2, (q15_t)0x2711, (q15_t)0x72ba, (q15_t)0x2707, (q15_t)0x72c1, (q15_t)0x26fd, (q15_t)0x72c9, (q15_t)0x26f3,
+    (q15_t)0x72d0, (q15_t)0x26e9, (q15_t)0x72d8, (q15_t)0x26df, (q15_t)0x72e0, (q15_t)0x26d5, (q15_t)0x72e7, (q15_t)0x26cb,
+    (q15_t)0x72ef, (q15_t)0x26c1, (q15_t)0x72f7, (q15_t)0x26b7, (q15_t)0x72fe, (q15_t)0x26ad, (q15_t)0x7306, (q15_t)0x26a3,
+    (q15_t)0x730d, (q15_t)0x2699, (q15_t)0x7315, (q15_t)0x268f, (q15_t)0x731d, (q15_t)0x2685, (q15_t)0x7324, (q15_t)0x267b,
+    (q15_t)0x732c, (q15_t)0x2671, (q15_t)0x7333, (q15_t)0x2666, (q15_t)0x733b, (q15_t)0x265c, (q15_t)0x7342, (q15_t)0x2652,
+    (q15_t)0x734a, (q15_t)0x2648, (q15_t)0x7351, (q15_t)0x263e, (q15_t)0x7359, (q15_t)0x2634, (q15_t)0x7360, (q15_t)0x262a,
+    (q15_t)0x7368, (q15_t)0x2620, (q15_t)0x736f, (q15_t)0x2616, (q15_t)0x7377, (q15_t)0x260c, (q15_t)0x737e, (q15_t)0x2602,
+    (q15_t)0x7386, (q15_t)0x25f8, (q15_t)0x738d, (q15_t)0x25ed, (q15_t)0x7395, (q15_t)0x25e3, (q15_t)0x739c, (q15_t)0x25d9,
+    (q15_t)0x73a3, (q15_t)0x25cf, (q15_t)0x73ab, (q15_t)0x25c5, (q15_t)0x73b2, (q15_t)0x25bb, (q15_t)0x73ba, (q15_t)0x25b1,
+    (q15_t)0x73c1, (q15_t)0x25a6, (q15_t)0x73c8, (q15_t)0x259c, (q15_t)0x73d0, (q15_t)0x2592, (q15_t)0x73d7, (q15_t)0x2588,
+    (q15_t)0x73df, (q15_t)0x257e, (q15_t)0x73e6, (q15_t)0x2574, (q15_t)0x73ed, (q15_t)0x2569, (q15_t)0x73f5, (q15_t)0x255f,
+    (q15_t)0x73fc, (q15_t)0x2555, (q15_t)0x7403, (q15_t)0x254b, (q15_t)0x740b, (q15_t)0x2541, (q15_t)0x7412, (q15_t)0x2536,
+    (q15_t)0x7419, (q15_t)0x252c, (q15_t)0x7420, (q15_t)0x2522, (q15_t)0x7428, (q15_t)0x2518, (q15_t)0x742f, (q15_t)0x250d,
+    (q15_t)0x7436, (q15_t)0x2503, (q15_t)0x743e, (q15_t)0x24f9, (q15_t)0x7445, (q15_t)0x24ef, (q15_t)0x744c, (q15_t)0x24e4,
+    (q15_t)0x7453, (q15_t)0x24da, (q15_t)0x745b, (q15_t)0x24d0, (q15_t)0x7462, (q15_t)0x24c5, (q15_t)0x7469, (q15_t)0x24bb,
+    (q15_t)0x7470, (q15_t)0x24b1, (q15_t)0x7477, (q15_t)0x24a7, (q15_t)0x747f, (q15_t)0x249c, (q15_t)0x7486, (q15_t)0x2492,
+    (q15_t)0x748d, (q15_t)0x2488, (q15_t)0x7494, (q15_t)0x247d, (q15_t)0x749b, (q15_t)0x2473, (q15_t)0x74a2, (q15_t)0x2469,
+    (q15_t)0x74aa, (q15_t)0x245e, (q15_t)0x74b1, (q15_t)0x2454, (q15_t)0x74b8, (q15_t)0x244a, (q15_t)0x74bf, (q15_t)0x243f,
+    (q15_t)0x74c6, (q15_t)0x2435, (q15_t)0x74cd, (q15_t)0x242b, (q15_t)0x74d4, (q15_t)0x2420, (q15_t)0x74db, (q15_t)0x2416,
+    (q15_t)0x74e2, (q15_t)0x240b, (q15_t)0x74ea, (q15_t)0x2401, (q15_t)0x74f1, (q15_t)0x23f7, (q15_t)0x74f8, (q15_t)0x23ec,
+    (q15_t)0x74ff, (q15_t)0x23e2, (q15_t)0x7506, (q15_t)0x23d7, (q15_t)0x750d, (q15_t)0x23cd, (q15_t)0x7514, (q15_t)0x23c3,
+    (q15_t)0x751b, (q15_t)0x23b8, (q15_t)0x7522, (q15_t)0x23ae, (q15_t)0x7529, (q15_t)0x23a3, (q15_t)0x7530, (q15_t)0x2399,
+    (q15_t)0x7537, (q15_t)0x238e, (q15_t)0x753e, (q15_t)0x2384, (q15_t)0x7545, (q15_t)0x237a, (q15_t)0x754c, (q15_t)0x236f,
+    (q15_t)0x7553, (q15_t)0x2365, (q15_t)0x755a, (q15_t)0x235a, (q15_t)0x7561, (q15_t)0x2350, (q15_t)0x7567, (q15_t)0x2345,
+    (q15_t)0x756e, (q15_t)0x233b, (q15_t)0x7575, (q15_t)0x2330, (q15_t)0x757c, (q15_t)0x2326, (q15_t)0x7583, (q15_t)0x231b,
+    (q15_t)0x758a, (q15_t)0x2311, (q15_t)0x7591, (q15_t)0x2306, (q15_t)0x7598, (q15_t)0x22fc, (q15_t)0x759f, (q15_t)0x22f1,
+    (q15_t)0x75a5, (q15_t)0x22e7, (q15_t)0x75ac, (q15_t)0x22dc, (q15_t)0x75b3, (q15_t)0x22d2, (q15_t)0x75ba, (q15_t)0x22c7,
+    (q15_t)0x75c1, (q15_t)0x22bc, (q15_t)0x75c8, (q15_t)0x22b2, (q15_t)0x75ce, (q15_t)0x22a7, (q15_t)0x75d5, (q15_t)0x229d,
+    (q15_t)0x75dc, (q15_t)0x2292, (q15_t)0x75e3, (q15_t)0x2288, (q15_t)0x75ea, (q15_t)0x227d, (q15_t)0x75f0, (q15_t)0x2272,
+    (q15_t)0x75f7, (q15_t)0x2268, (q15_t)0x75fe, (q15_t)0x225d, (q15_t)0x7605, (q15_t)0x2253, (q15_t)0x760b, (q15_t)0x2248,
+    (q15_t)0x7612, (q15_t)0x223d, (q15_t)0x7619, (q15_t)0x2233, (q15_t)0x7620, (q15_t)0x2228, (q15_t)0x7626, (q15_t)0x221e,
+    (q15_t)0x762d, (q15_t)0x2213, (q15_t)0x7634, (q15_t)0x2208, (q15_t)0x763a, (q15_t)0x21fe, (q15_t)0x7641, (q15_t)0x21f3,
+    (q15_t)0x7648, (q15_t)0x21e8, (q15_t)0x764e, (q15_t)0x21de, (q15_t)0x7655, (q15_t)0x21d3, (q15_t)0x765c, (q15_t)0x21c8,
+    (q15_t)0x7662, (q15_t)0x21be, (q15_t)0x7669, (q15_t)0x21b3, (q15_t)0x766f, (q15_t)0x21a8, (q15_t)0x7676, (q15_t)0x219e,
+    (q15_t)0x767d, (q15_t)0x2193, (q15_t)0x7683, (q15_t)0x2188, (q15_t)0x768a, (q15_t)0x217d, (q15_t)0x7690, (q15_t)0x2173,
+    (q15_t)0x7697, (q15_t)0x2168, (q15_t)0x769d, (q15_t)0x215d, (q15_t)0x76a4, (q15_t)0x2153, (q15_t)0x76ab, (q15_t)0x2148,
+    (q15_t)0x76b1, (q15_t)0x213d, (q15_t)0x76b8, (q15_t)0x2132, (q15_t)0x76be, (q15_t)0x2128, (q15_t)0x76c5, (q15_t)0x211d,
+    (q15_t)0x76cb, (q15_t)0x2112, (q15_t)0x76d2, (q15_t)0x2107, (q15_t)0x76d8, (q15_t)0x20fd, (q15_t)0x76df, (q15_t)0x20f2,
+    (q15_t)0x76e5, (q15_t)0x20e7, (q15_t)0x76eb, (q15_t)0x20dc, (q15_t)0x76f2, (q15_t)0x20d1, (q15_t)0x76f8, (q15_t)0x20c7,
+    (q15_t)0x76ff, (q15_t)0x20bc, (q15_t)0x7705, (q15_t)0x20b1, (q15_t)0x770c, (q15_t)0x20a6, (q15_t)0x7712, (q15_t)0x209b,
+    (q15_t)0x7718, (q15_t)0x2091, (q15_t)0x771f, (q15_t)0x2086, (q15_t)0x7725, (q15_t)0x207b, (q15_t)0x772c, (q15_t)0x2070,
+    (q15_t)0x7732, (q15_t)0x2065, (q15_t)0x7738, (q15_t)0x205b, (q15_t)0x773f, (q15_t)0x2050, (q15_t)0x7745, (q15_t)0x2045,
+    (q15_t)0x774b, (q15_t)0x203a, (q15_t)0x7752, (q15_t)0x202f, (q15_t)0x7758, (q15_t)0x2024, (q15_t)0x775e, (q15_t)0x2019,
+    (q15_t)0x7765, (q15_t)0x200f, (q15_t)0x776b, (q15_t)0x2004, (q15_t)0x7771, (q15_t)0x1ff9, (q15_t)0x7777, (q15_t)0x1fee,
+    (q15_t)0x777e, (q15_t)0x1fe3, (q15_t)0x7784, (q15_t)0x1fd8, (q15_t)0x778a, (q15_t)0x1fcd, (q15_t)0x7790, (q15_t)0x1fc2,
+    (q15_t)0x7797, (q15_t)0x1fb7, (q15_t)0x779d, (q15_t)0x1fac, (q15_t)0x77a3, (q15_t)0x1fa2, (q15_t)0x77a9, (q15_t)0x1f97,
+    (q15_t)0x77b0, (q15_t)0x1f8c, (q15_t)0x77b6, (q15_t)0x1f81, (q15_t)0x77bc, (q15_t)0x1f76, (q15_t)0x77c2, (q15_t)0x1f6b,
+    (q15_t)0x77c8, (q15_t)0x1f60, (q15_t)0x77ce, (q15_t)0x1f55, (q15_t)0x77d5, (q15_t)0x1f4a, (q15_t)0x77db, (q15_t)0x1f3f,
+    (q15_t)0x77e1, (q15_t)0x1f34, (q15_t)0x77e7, (q15_t)0x1f29, (q15_t)0x77ed, (q15_t)0x1f1e, (q15_t)0x77f3, (q15_t)0x1f13,
+    (q15_t)0x77f9, (q15_t)0x1f08, (q15_t)0x77ff, (q15_t)0x1efd, (q15_t)0x7805, (q15_t)0x1ef2, (q15_t)0x780b, (q15_t)0x1ee7,
+    (q15_t)0x7812, (q15_t)0x1edc, (q15_t)0x7818, (q15_t)0x1ed1, (q15_t)0x781e, (q15_t)0x1ec6, (q15_t)0x7824, (q15_t)0x1ebb,
+    (q15_t)0x782a, (q15_t)0x1eb0, (q15_t)0x7830, (q15_t)0x1ea5, (q15_t)0x7836, (q15_t)0x1e9a, (q15_t)0x783c, (q15_t)0x1e8f,
+    (q15_t)0x7842, (q15_t)0x1e84, (q15_t)0x7848, (q15_t)0x1e79, (q15_t)0x784e, (q15_t)0x1e6e, (q15_t)0x7854, (q15_t)0x1e63,
+    (q15_t)0x785a, (q15_t)0x1e58, (q15_t)0x7860, (q15_t)0x1e4d, (q15_t)0x7866, (q15_t)0x1e42, (q15_t)0x786b, (q15_t)0x1e36,
+    (q15_t)0x7871, (q15_t)0x1e2b, (q15_t)0x7877, (q15_t)0x1e20, (q15_t)0x787d, (q15_t)0x1e15, (q15_t)0x7883, (q15_t)0x1e0a,
+    (q15_t)0x7889, (q15_t)0x1dff, (q15_t)0x788f, (q15_t)0x1df4, (q15_t)0x7895, (q15_t)0x1de9, (q15_t)0x789b, (q15_t)0x1dde,
+    (q15_t)0x78a1, (q15_t)0x1dd3, (q15_t)0x78a6, (q15_t)0x1dc7, (q15_t)0x78ac, (q15_t)0x1dbc, (q15_t)0x78b2, (q15_t)0x1db1,
+    (q15_t)0x78b8, (q15_t)0x1da6, (q15_t)0x78be, (q15_t)0x1d9b, (q15_t)0x78c3, (q15_t)0x1d90, (q15_t)0x78c9, (q15_t)0x1d85,
+    (q15_t)0x78cf, (q15_t)0x1d79, (q15_t)0x78d5, (q15_t)0x1d6e, (q15_t)0x78db, (q15_t)0x1d63, (q15_t)0x78e0, (q15_t)0x1d58,
+    (q15_t)0x78e6, (q15_t)0x1d4d, (q15_t)0x78ec, (q15_t)0x1d42, (q15_t)0x78f2, (q15_t)0x1d36, (q15_t)0x78f7, (q15_t)0x1d2b,
+    (q15_t)0x78fd, (q15_t)0x1d20, (q15_t)0x7903, (q15_t)0x1d15, (q15_t)0x7909, (q15_t)0x1d0a, (q15_t)0x790e, (q15_t)0x1cff,
+    (q15_t)0x7914, (q15_t)0x1cf3, (q15_t)0x791a, (q15_t)0x1ce8, (q15_t)0x791f, (q15_t)0x1cdd, (q15_t)0x7925, (q15_t)0x1cd2,
+    (q15_t)0x792b, (q15_t)0x1cc6, (q15_t)0x7930, (q15_t)0x1cbb, (q15_t)0x7936, (q15_t)0x1cb0, (q15_t)0x793b, (q15_t)0x1ca5,
+    (q15_t)0x7941, (q15_t)0x1c99, (q15_t)0x7947, (q15_t)0x1c8e, (q15_t)0x794c, (q15_t)0x1c83, (q15_t)0x7952, (q15_t)0x1c78,
+    (q15_t)0x7958, (q15_t)0x1c6c, (q15_t)0x795d, (q15_t)0x1c61, (q15_t)0x7963, (q15_t)0x1c56, (q15_t)0x7968, (q15_t)0x1c4b,
+    (q15_t)0x796e, (q15_t)0x1c3f, (q15_t)0x7973, (q15_t)0x1c34, (q15_t)0x7979, (q15_t)0x1c29, (q15_t)0x797e, (q15_t)0x1c1e,
+    (q15_t)0x7984, (q15_t)0x1c12, (q15_t)0x7989, (q15_t)0x1c07, (q15_t)0x798f, (q15_t)0x1bfc, (q15_t)0x7994, (q15_t)0x1bf0,
+    (q15_t)0x799a, (q15_t)0x1be5, (q15_t)0x799f, (q15_t)0x1bda, (q15_t)0x79a5, (q15_t)0x1bce, (q15_t)0x79aa, (q15_t)0x1bc3,
+    (q15_t)0x79b0, (q15_t)0x1bb8, (q15_t)0x79b5, (q15_t)0x1bac, (q15_t)0x79bb, (q15_t)0x1ba1, (q15_t)0x79c0, (q15_t)0x1b96,
+    (q15_t)0x79c5, (q15_t)0x1b8a, (q15_t)0x79cb, (q15_t)0x1b7f, (q15_t)0x79d0, (q15_t)0x1b74, (q15_t)0x79d6, (q15_t)0x1b68,
+    (q15_t)0x79db, (q15_t)0x1b5d, (q15_t)0x79e0, (q15_t)0x1b52, (q15_t)0x79e6, (q15_t)0x1b46, (q15_t)0x79eb, (q15_t)0x1b3b,
+    (q15_t)0x79f0, (q15_t)0x1b30, (q15_t)0x79f6, (q15_t)0x1b24, (q15_t)0x79fb, (q15_t)0x1b19, (q15_t)0x7a00, (q15_t)0x1b0d,
+    (q15_t)0x7a06, (q15_t)0x1b02, (q15_t)0x7a0b, (q15_t)0x1af7, (q15_t)0x7a10, (q15_t)0x1aeb, (q15_t)0x7a16, (q15_t)0x1ae0,
+    (q15_t)0x7a1b, (q15_t)0x1ad4, (q15_t)0x7a20, (q15_t)0x1ac9, (q15_t)0x7a25, (q15_t)0x1abe, (q15_t)0x7a2b, (q15_t)0x1ab2,
+    (q15_t)0x7a30, (q15_t)0x1aa7, (q15_t)0x7a35, (q15_t)0x1a9b, (q15_t)0x7a3a, (q15_t)0x1a90, (q15_t)0x7a3f, (q15_t)0x1a84,
+    (q15_t)0x7a45, (q15_t)0x1a79, (q15_t)0x7a4a, (q15_t)0x1a6e, (q15_t)0x7a4f, (q15_t)0x1a62, (q15_t)0x7a54, (q15_t)0x1a57,
+    (q15_t)0x7a59, (q15_t)0x1a4b, (q15_t)0x7a5f, (q15_t)0x1a40, (q15_t)0x7a64, (q15_t)0x1a34, (q15_t)0x7a69, (q15_t)0x1a29,
+    (q15_t)0x7a6e, (q15_t)0x1a1d, (q15_t)0x7a73, (q15_t)0x1a12, (q15_t)0x7a78, (q15_t)0x1a06, (q15_t)0x7a7d, (q15_t)0x19fb,
+    (q15_t)0x7a82, (q15_t)0x19ef, (q15_t)0x7a88, (q15_t)0x19e4, (q15_t)0x7a8d, (q15_t)0x19d8, (q15_t)0x7a92, (q15_t)0x19cd,
+    (q15_t)0x7a97, (q15_t)0x19c1, (q15_t)0x7a9c, (q15_t)0x19b6, (q15_t)0x7aa1, (q15_t)0x19aa, (q15_t)0x7aa6, (q15_t)0x199f,
+    (q15_t)0x7aab, (q15_t)0x1993, (q15_t)0x7ab0, (q15_t)0x1988, (q15_t)0x7ab5, (q15_t)0x197c, (q15_t)0x7aba, (q15_t)0x1971,
+    (q15_t)0x7abf, (q15_t)0x1965, (q15_t)0x7ac4, (q15_t)0x195a, (q15_t)0x7ac9, (q15_t)0x194e, (q15_t)0x7ace, (q15_t)0x1943,
+    (q15_t)0x7ad3, (q15_t)0x1937, (q15_t)0x7ad8, (q15_t)0x192c, (q15_t)0x7add, (q15_t)0x1920, (q15_t)0x7ae2, (q15_t)0x1914,
+    (q15_t)0x7ae6, (q15_t)0x1909, (q15_t)0x7aeb, (q15_t)0x18fd, (q15_t)0x7af0, (q15_t)0x18f2, (q15_t)0x7af5, (q15_t)0x18e6,
+    (q15_t)0x7afa, (q15_t)0x18db, (q15_t)0x7aff, (q15_t)0x18cf, (q15_t)0x7b04, (q15_t)0x18c3, (q15_t)0x7b09, (q15_t)0x18b8,
+    (q15_t)0x7b0e, (q15_t)0x18ac, (q15_t)0x7b12, (q15_t)0x18a1, (q15_t)0x7b17, (q15_t)0x1895, (q15_t)0x7b1c, (q15_t)0x1889,
+    (q15_t)0x7b21, (q15_t)0x187e, (q15_t)0x7b26, (q15_t)0x1872, (q15_t)0x7b2a, (q15_t)0x1867, (q15_t)0x7b2f, (q15_t)0x185b,
+    (q15_t)0x7b34, (q15_t)0x184f, (q15_t)0x7b39, (q15_t)0x1844, (q15_t)0x7b3e, (q15_t)0x1838, (q15_t)0x7b42, (q15_t)0x182d,
+    (q15_t)0x7b47, (q15_t)0x1821, (q15_t)0x7b4c, (q15_t)0x1815, (q15_t)0x7b50, (q15_t)0x180a, (q15_t)0x7b55, (q15_t)0x17fe,
+    (q15_t)0x7b5a, (q15_t)0x17f2, (q15_t)0x7b5f, (q15_t)0x17e7, (q15_t)0x7b63, (q15_t)0x17db, (q15_t)0x7b68, (q15_t)0x17cf,
+    (q15_t)0x7b6d, (q15_t)0x17c4, (q15_t)0x7b71, (q15_t)0x17b8, (q15_t)0x7b76, (q15_t)0x17ac, (q15_t)0x7b7b, (q15_t)0x17a1,
+    (q15_t)0x7b7f, (q15_t)0x1795, (q15_t)0x7b84, (q15_t)0x1789, (q15_t)0x7b88, (q15_t)0x177e, (q15_t)0x7b8d, (q15_t)0x1772,
+    (q15_t)0x7b92, (q15_t)0x1766, (q15_t)0x7b96, (q15_t)0x175b, (q15_t)0x7b9b, (q15_t)0x174f, (q15_t)0x7b9f, (q15_t)0x1743,
+    (q15_t)0x7ba4, (q15_t)0x1737, (q15_t)0x7ba9, (q15_t)0x172c, (q15_t)0x7bad, (q15_t)0x1720, (q15_t)0x7bb2, (q15_t)0x1714,
+    (q15_t)0x7bb6, (q15_t)0x1709, (q15_t)0x7bbb, (q15_t)0x16fd, (q15_t)0x7bbf, (q15_t)0x16f1, (q15_t)0x7bc4, (q15_t)0x16e5,
+    (q15_t)0x7bc8, (q15_t)0x16da, (q15_t)0x7bcd, (q15_t)0x16ce, (q15_t)0x7bd1, (q15_t)0x16c2, (q15_t)0x7bd6, (q15_t)0x16b6,
+    (q15_t)0x7bda, (q15_t)0x16ab, (q15_t)0x7bde, (q15_t)0x169f, (q15_t)0x7be3, (q15_t)0x1693, (q15_t)0x7be7, (q15_t)0x1687,
+    (q15_t)0x7bec, (q15_t)0x167c, (q15_t)0x7bf0, (q15_t)0x1670, (q15_t)0x7bf5, (q15_t)0x1664, (q15_t)0x7bf9, (q15_t)0x1658,
+    (q15_t)0x7bfd, (q15_t)0x164c, (q15_t)0x7c02, (q15_t)0x1641, (q15_t)0x7c06, (q15_t)0x1635, (q15_t)0x7c0a, (q15_t)0x1629,
+    (q15_t)0x7c0f, (q15_t)0x161d, (q15_t)0x7c13, (q15_t)0x1612, (q15_t)0x7c17, (q15_t)0x1606, (q15_t)0x7c1c, (q15_t)0x15fa,
+    (q15_t)0x7c20, (q15_t)0x15ee, (q15_t)0x7c24, (q15_t)0x15e2, (q15_t)0x7c29, (q15_t)0x15d7, (q15_t)0x7c2d, (q15_t)0x15cb,
+    (q15_t)0x7c31, (q15_t)0x15bf, (q15_t)0x7c36, (q15_t)0x15b3, (q15_t)0x7c3a, (q15_t)0x15a7, (q15_t)0x7c3e, (q15_t)0x159b,
+    (q15_t)0x7c42, (q15_t)0x1590, (q15_t)0x7c46, (q15_t)0x1584, (q15_t)0x7c4b, (q15_t)0x1578, (q15_t)0x7c4f, (q15_t)0x156c,
+    (q15_t)0x7c53, (q15_t)0x1560, (q15_t)0x7c57, (q15_t)0x1554, (q15_t)0x7c5b, (q15_t)0x1549, (q15_t)0x7c60, (q15_t)0x153d,
+    (q15_t)0x7c64, (q15_t)0x1531, (q15_t)0x7c68, (q15_t)0x1525, (q15_t)0x7c6c, (q15_t)0x1519, (q15_t)0x7c70, (q15_t)0x150d,
+    (q15_t)0x7c74, (q15_t)0x1501, (q15_t)0x7c79, (q15_t)0x14f6, (q15_t)0x7c7d, (q15_t)0x14ea, (q15_t)0x7c81, (q15_t)0x14de,
+    (q15_t)0x7c85, (q15_t)0x14d2, (q15_t)0x7c89, (q15_t)0x14c6, (q15_t)0x7c8d, (q15_t)0x14ba, (q15_t)0x7c91, (q15_t)0x14ae,
+    (q15_t)0x7c95, (q15_t)0x14a2, (q15_t)0x7c99, (q15_t)0x1496, (q15_t)0x7c9d, (q15_t)0x148b, (q15_t)0x7ca1, (q15_t)0x147f,
+    (q15_t)0x7ca5, (q15_t)0x1473, (q15_t)0x7ca9, (q15_t)0x1467, (q15_t)0x7cad, (q15_t)0x145b, (q15_t)0x7cb1, (q15_t)0x144f,
+    (q15_t)0x7cb5, (q15_t)0x1443, (q15_t)0x7cb9, (q15_t)0x1437, (q15_t)0x7cbd, (q15_t)0x142b, (q15_t)0x7cc1, (q15_t)0x141f,
+    (q15_t)0x7cc5, (q15_t)0x1413, (q15_t)0x7cc9, (q15_t)0x1407, (q15_t)0x7ccd, (q15_t)0x13fb, (q15_t)0x7cd1, (q15_t)0x13f0,
+    (q15_t)0x7cd5, (q15_t)0x13e4, (q15_t)0x7cd9, (q15_t)0x13d8, (q15_t)0x7cdd, (q15_t)0x13cc, (q15_t)0x7ce0, (q15_t)0x13c0,
+    (q15_t)0x7ce4, (q15_t)0x13b4, (q15_t)0x7ce8, (q15_t)0x13a8, (q15_t)0x7cec, (q15_t)0x139c, (q15_t)0x7cf0, (q15_t)0x1390,
+    (q15_t)0x7cf4, (q15_t)0x1384, (q15_t)0x7cf8, (q15_t)0x1378, (q15_t)0x7cfb, (q15_t)0x136c, (q15_t)0x7cff, (q15_t)0x1360,
+    (q15_t)0x7d03, (q15_t)0x1354, (q15_t)0x7d07, (q15_t)0x1348, (q15_t)0x7d0b, (q15_t)0x133c, (q15_t)0x7d0e, (q15_t)0x1330,
+    (q15_t)0x7d12, (q15_t)0x1324, (q15_t)0x7d16, (q15_t)0x1318, (q15_t)0x7d1a, (q15_t)0x130c, (q15_t)0x7d1d, (q15_t)0x1300,
+    (q15_t)0x7d21, (q15_t)0x12f4, (q15_t)0x7d25, (q15_t)0x12e8, (q15_t)0x7d28, (q15_t)0x12dc, (q15_t)0x7d2c, (q15_t)0x12d0,
+    (q15_t)0x7d30, (q15_t)0x12c4, (q15_t)0x7d34, (q15_t)0x12b8, (q15_t)0x7d37, (q15_t)0x12ac, (q15_t)0x7d3b, (q15_t)0x12a0,
+    (q15_t)0x7d3f, (q15_t)0x1294, (q15_t)0x7d42, (q15_t)0x1288, (q15_t)0x7d46, (q15_t)0x127c, (q15_t)0x7d49, (q15_t)0x1270,
+    (q15_t)0x7d4d, (q15_t)0x1264, (q15_t)0x7d51, (q15_t)0x1258, (q15_t)0x7d54, (q15_t)0x124c, (q15_t)0x7d58, (q15_t)0x1240,
+    (q15_t)0x7d5b, (q15_t)0x1234, (q15_t)0x7d5f, (q15_t)0x1228, (q15_t)0x7d63, (q15_t)0x121c, (q15_t)0x7d66, (q15_t)0x1210,
+    (q15_t)0x7d6a, (q15_t)0x1204, (q15_t)0x7d6d, (q15_t)0x11f7, (q15_t)0x7d71, (q15_t)0x11eb, (q15_t)0x7d74, (q15_t)0x11df,
+    (q15_t)0x7d78, (q15_t)0x11d3, (q15_t)0x7d7b, (q15_t)0x11c7, (q15_t)0x7d7f, (q15_t)0x11bb, (q15_t)0x7d82, (q15_t)0x11af,
+    (q15_t)0x7d86, (q15_t)0x11a3, (q15_t)0x7d89, (q15_t)0x1197, (q15_t)0x7d8d, (q15_t)0x118b, (q15_t)0x7d90, (q15_t)0x117f,
+    (q15_t)0x7d93, (q15_t)0x1173, (q15_t)0x7d97, (q15_t)0x1167, (q15_t)0x7d9a, (q15_t)0x115a, (q15_t)0x7d9e, (q15_t)0x114e,
+    (q15_t)0x7da1, (q15_t)0x1142, (q15_t)0x7da4, (q15_t)0x1136, (q15_t)0x7da8, (q15_t)0x112a, (q15_t)0x7dab, (q15_t)0x111e,
+    (q15_t)0x7daf, (q15_t)0x1112, (q15_t)0x7db2, (q15_t)0x1106, (q15_t)0x7db5, (q15_t)0x10fa, (q15_t)0x7db9, (q15_t)0x10ed,
+    (q15_t)0x7dbc, (q15_t)0x10e1, (q15_t)0x7dbf, (q15_t)0x10d5, (q15_t)0x7dc2, (q15_t)0x10c9, (q15_t)0x7dc6, (q15_t)0x10bd,
+    (q15_t)0x7dc9, (q15_t)0x10b1, (q15_t)0x7dcc, (q15_t)0x10a5, (q15_t)0x7dd0, (q15_t)0x1099, (q15_t)0x7dd3, (q15_t)0x108c,
+    (q15_t)0x7dd6, (q15_t)0x1080, (q15_t)0x7dd9, (q15_t)0x1074, (q15_t)0x7ddd, (q15_t)0x1068, (q15_t)0x7de0, (q15_t)0x105c,
+    (q15_t)0x7de3, (q15_t)0x1050, (q15_t)0x7de6, (q15_t)0x1044, (q15_t)0x7de9, (q15_t)0x1037, (q15_t)0x7ded, (q15_t)0x102b,
+    (q15_t)0x7df0, (q15_t)0x101f, (q15_t)0x7df3, (q15_t)0x1013, (q15_t)0x7df6, (q15_t)0x1007, (q15_t)0x7df9, (q15_t)0xffb,
+    (q15_t)0x7dfc, (q15_t)0xfee, (q15_t)0x7dff, (q15_t)0xfe2, (q15_t)0x7e03, (q15_t)0xfd6, (q15_t)0x7e06, (q15_t)0xfca,
+    (q15_t)0x7e09, (q15_t)0xfbe, (q15_t)0x7e0c, (q15_t)0xfb2, (q15_t)0x7e0f, (q15_t)0xfa5, (q15_t)0x7e12, (q15_t)0xf99,
+    (q15_t)0x7e15, (q15_t)0xf8d, (q15_t)0x7e18, (q15_t)0xf81, (q15_t)0x7e1b, (q15_t)0xf75, (q15_t)0x7e1e, (q15_t)0xf68,
+    (q15_t)0x7e21, (q15_t)0xf5c, (q15_t)0x7e24, (q15_t)0xf50, (q15_t)0x7e27, (q15_t)0xf44, (q15_t)0x7e2a, (q15_t)0xf38,
+    (q15_t)0x7e2d, (q15_t)0xf2b, (q15_t)0x7e30, (q15_t)0xf1f, (q15_t)0x7e33, (q15_t)0xf13, (q15_t)0x7e36, (q15_t)0xf07,
+    (q15_t)0x7e39, (q15_t)0xefb, (q15_t)0x7e3c, (q15_t)0xeee, (q15_t)0x7e3f, (q15_t)0xee2, (q15_t)0x7e42, (q15_t)0xed6,
+    (q15_t)0x7e45, (q15_t)0xeca, (q15_t)0x7e48, (q15_t)0xebd, (q15_t)0x7e4a, (q15_t)0xeb1, (q15_t)0x7e4d, (q15_t)0xea5,
+    (q15_t)0x7e50, (q15_t)0xe99, (q15_t)0x7e53, (q15_t)0xe8c, (q15_t)0x7e56, (q15_t)0xe80, (q15_t)0x7e59, (q15_t)0xe74,
+    (q15_t)0x7e5c, (q15_t)0xe68, (q15_t)0x7e5e, (q15_t)0xe5c, (q15_t)0x7e61, (q15_t)0xe4f, (q15_t)0x7e64, (q15_t)0xe43,
+    (q15_t)0x7e67, (q15_t)0xe37, (q15_t)0x7e6a, (q15_t)0xe2b, (q15_t)0x7e6c, (q15_t)0xe1e, (q15_t)0x7e6f, (q15_t)0xe12,
+    (q15_t)0x7e72, (q15_t)0xe06, (q15_t)0x7e75, (q15_t)0xdf9, (q15_t)0x7e77, (q15_t)0xded, (q15_t)0x7e7a, (q15_t)0xde1,
+    (q15_t)0x7e7d, (q15_t)0xdd5, (q15_t)0x7e80, (q15_t)0xdc8, (q15_t)0x7e82, (q15_t)0xdbc, (q15_t)0x7e85, (q15_t)0xdb0,
+    (q15_t)0x7e88, (q15_t)0xda4, (q15_t)0x7e8a, (q15_t)0xd97, (q15_t)0x7e8d, (q15_t)0xd8b, (q15_t)0x7e90, (q15_t)0xd7f,
+    (q15_t)0x7e92, (q15_t)0xd72, (q15_t)0x7e95, (q15_t)0xd66, (q15_t)0x7e98, (q15_t)0xd5a, (q15_t)0x7e9a, (q15_t)0xd4e,
+    (q15_t)0x7e9d, (q15_t)0xd41, (q15_t)0x7e9f, (q15_t)0xd35, (q15_t)0x7ea2, (q15_t)0xd29, (q15_t)0x7ea5, (q15_t)0xd1c,
+    (q15_t)0x7ea7, (q15_t)0xd10, (q15_t)0x7eaa, (q15_t)0xd04, (q15_t)0x7eac, (q15_t)0xcf8, (q15_t)0x7eaf, (q15_t)0xceb,
+    (q15_t)0x7eb1, (q15_t)0xcdf, (q15_t)0x7eb4, (q15_t)0xcd3, (q15_t)0x7eb6, (q15_t)0xcc6, (q15_t)0x7eb9, (q15_t)0xcba,
+    (q15_t)0x7ebb, (q15_t)0xcae, (q15_t)0x7ebe, (q15_t)0xca1, (q15_t)0x7ec0, (q15_t)0xc95, (q15_t)0x7ec3, (q15_t)0xc89,
+    (q15_t)0x7ec5, (q15_t)0xc7c, (q15_t)0x7ec8, (q15_t)0xc70, (q15_t)0x7eca, (q15_t)0xc64, (q15_t)0x7ecc, (q15_t)0xc57,
+    (q15_t)0x7ecf, (q15_t)0xc4b, (q15_t)0x7ed1, (q15_t)0xc3f, (q15_t)0x7ed4, (q15_t)0xc32, (q15_t)0x7ed6, (q15_t)0xc26,
+    (q15_t)0x7ed8, (q15_t)0xc1a, (q15_t)0x7edb, (q15_t)0xc0d, (q15_t)0x7edd, (q15_t)0xc01, (q15_t)0x7ee0, (q15_t)0xbf5,
+    (q15_t)0x7ee2, (q15_t)0xbe8, (q15_t)0x7ee4, (q15_t)0xbdc, (q15_t)0x7ee7, (q15_t)0xbd0, (q15_t)0x7ee9, (q15_t)0xbc3,
+    (q15_t)0x7eeb, (q15_t)0xbb7, (q15_t)0x7eed, (q15_t)0xbab, (q15_t)0x7ef0, (q15_t)0xb9e, (q15_t)0x7ef2, (q15_t)0xb92,
+    (q15_t)0x7ef4, (q15_t)0xb85, (q15_t)0x7ef7, (q15_t)0xb79, (q15_t)0x7ef9, (q15_t)0xb6d, (q15_t)0x7efb, (q15_t)0xb60,
+    (q15_t)0x7efd, (q15_t)0xb54, (q15_t)0x7f00, (q15_t)0xb48, (q15_t)0x7f02, (q15_t)0xb3b, (q15_t)0x7f04, (q15_t)0xb2f,
+    (q15_t)0x7f06, (q15_t)0xb23, (q15_t)0x7f08, (q15_t)0xb16, (q15_t)0x7f0a, (q15_t)0xb0a, (q15_t)0x7f0d, (q15_t)0xafd,
+    (q15_t)0x7f0f, (q15_t)0xaf1, (q15_t)0x7f11, (q15_t)0xae5, (q15_t)0x7f13, (q15_t)0xad8, (q15_t)0x7f15, (q15_t)0xacc,
+    (q15_t)0x7f17, (q15_t)0xac0, (q15_t)0x7f19, (q15_t)0xab3, (q15_t)0x7f1c, (q15_t)0xaa7, (q15_t)0x7f1e, (q15_t)0xa9a,
+    (q15_t)0x7f20, (q15_t)0xa8e, (q15_t)0x7f22, (q15_t)0xa82, (q15_t)0x7f24, (q15_t)0xa75, (q15_t)0x7f26, (q15_t)0xa69,
+    (q15_t)0x7f28, (q15_t)0xa5c, (q15_t)0x7f2a, (q15_t)0xa50, (q15_t)0x7f2c, (q15_t)0xa44, (q15_t)0x7f2e, (q15_t)0xa37,
+    (q15_t)0x7f30, (q15_t)0xa2b, (q15_t)0x7f32, (q15_t)0xa1e, (q15_t)0x7f34, (q15_t)0xa12, (q15_t)0x7f36, (q15_t)0xa06,
+    (q15_t)0x7f38, (q15_t)0x9f9, (q15_t)0x7f3a, (q15_t)0x9ed, (q15_t)0x7f3c, (q15_t)0x9e0, (q15_t)0x7f3e, (q15_t)0x9d4,
+    (q15_t)0x7f40, (q15_t)0x9c7, (q15_t)0x7f42, (q15_t)0x9bb, (q15_t)0x7f43, (q15_t)0x9af, (q15_t)0x7f45, (q15_t)0x9a2,
+    (q15_t)0x7f47, (q15_t)0x996, (q15_t)0x7f49, (q15_t)0x989, (q15_t)0x7f4b, (q15_t)0x97d, (q15_t)0x7f4d, (q15_t)0x970,
+    (q15_t)0x7f4f, (q15_t)0x964, (q15_t)0x7f51, (q15_t)0x958, (q15_t)0x7f52, (q15_t)0x94b, (q15_t)0x7f54, (q15_t)0x93f,
+    (q15_t)0x7f56, (q15_t)0x932, (q15_t)0x7f58, (q15_t)0x926, (q15_t)0x7f5a, (q15_t)0x919, (q15_t)0x7f5b, (q15_t)0x90d,
+    (q15_t)0x7f5d, (q15_t)0x901, (q15_t)0x7f5f, (q15_t)0x8f4, (q15_t)0x7f61, (q15_t)0x8e8, (q15_t)0x7f62, (q15_t)0x8db,
+    (q15_t)0x7f64, (q15_t)0x8cf, (q15_t)0x7f66, (q15_t)0x8c2, (q15_t)0x7f68, (q15_t)0x8b6, (q15_t)0x7f69, (q15_t)0x8a9,
+    (q15_t)0x7f6b, (q15_t)0x89d, (q15_t)0x7f6d, (q15_t)0x891, (q15_t)0x7f6e, (q15_t)0x884, (q15_t)0x7f70, (q15_t)0x878,
+    (q15_t)0x7f72, (q15_t)0x86b, (q15_t)0x7f73, (q15_t)0x85f, (q15_t)0x7f75, (q15_t)0x852, (q15_t)0x7f77, (q15_t)0x846,
+    (q15_t)0x7f78, (q15_t)0x839, (q15_t)0x7f7a, (q15_t)0x82d, (q15_t)0x7f7b, (q15_t)0x820, (q15_t)0x7f7d, (q15_t)0x814,
+    (q15_t)0x7f7f, (q15_t)0x807, (q15_t)0x7f80, (q15_t)0x7fb, (q15_t)0x7f82, (q15_t)0x7ef, (q15_t)0x7f83, (q15_t)0x7e2,
+    (q15_t)0x7f85, (q15_t)0x7d6, (q15_t)0x7f86, (q15_t)0x7c9, (q15_t)0x7f88, (q15_t)0x7bd, (q15_t)0x7f89, (q15_t)0x7b0,
+    (q15_t)0x7f8b, (q15_t)0x7a4, (q15_t)0x7f8c, (q15_t)0x797, (q15_t)0x7f8e, (q15_t)0x78b, (q15_t)0x7f8f, (q15_t)0x77e,
+    (q15_t)0x7f91, (q15_t)0x772, (q15_t)0x7f92, (q15_t)0x765, (q15_t)0x7f94, (q15_t)0x759, (q15_t)0x7f95, (q15_t)0x74c,
+    (q15_t)0x7f97, (q15_t)0x740, (q15_t)0x7f98, (q15_t)0x733, (q15_t)0x7f99, (q15_t)0x727, (q15_t)0x7f9b, (q15_t)0x71a,
+    (q15_t)0x7f9c, (q15_t)0x70e, (q15_t)0x7f9e, (q15_t)0x701, (q15_t)0x7f9f, (q15_t)0x6f5, (q15_t)0x7fa0, (q15_t)0x6e8,
+    (q15_t)0x7fa2, (q15_t)0x6dc, (q15_t)0x7fa3, (q15_t)0x6cf, (q15_t)0x7fa4, (q15_t)0x6c3, (q15_t)0x7fa6, (q15_t)0x6b6,
+    (q15_t)0x7fa7, (q15_t)0x6aa, (q15_t)0x7fa8, (q15_t)0x69d, (q15_t)0x7faa, (q15_t)0x691, (q15_t)0x7fab, (q15_t)0x684,
+    (q15_t)0x7fac, (q15_t)0x678, (q15_t)0x7fad, (q15_t)0x66b, (q15_t)0x7faf, (q15_t)0x65f, (q15_t)0x7fb0, (q15_t)0x652,
+    (q15_t)0x7fb1, (q15_t)0x646, (q15_t)0x7fb2, (q15_t)0x639, (q15_t)0x7fb4, (q15_t)0x62d, (q15_t)0x7fb5, (q15_t)0x620,
+    (q15_t)0x7fb6, (q15_t)0x614, (q15_t)0x7fb7, (q15_t)0x607, (q15_t)0x7fb8, (q15_t)0x5fb, (q15_t)0x7fb9, (q15_t)0x5ee,
+    (q15_t)0x7fbb, (q15_t)0x5e2, (q15_t)0x7fbc, (q15_t)0x5d5, (q15_t)0x7fbd, (q15_t)0x5c9, (q15_t)0x7fbe, (q15_t)0x5bc,
+    (q15_t)0x7fbf, (q15_t)0x5b0, (q15_t)0x7fc0, (q15_t)0x5a3, (q15_t)0x7fc1, (q15_t)0x597, (q15_t)0x7fc3, (q15_t)0x58a,
+    (q15_t)0x7fc4, (q15_t)0x57e, (q15_t)0x7fc5, (q15_t)0x571, (q15_t)0x7fc6, (q15_t)0x565, (q15_t)0x7fc7, (q15_t)0x558,
+    (q15_t)0x7fc8, (q15_t)0x54c, (q15_t)0x7fc9, (q15_t)0x53f, (q15_t)0x7fca, (q15_t)0x533, (q15_t)0x7fcb, (q15_t)0x526,
+    (q15_t)0x7fcc, (q15_t)0x51a, (q15_t)0x7fcd, (q15_t)0x50d, (q15_t)0x7fce, (q15_t)0x500, (q15_t)0x7fcf, (q15_t)0x4f4,
+    (q15_t)0x7fd0, (q15_t)0x4e7, (q15_t)0x7fd1, (q15_t)0x4db, (q15_t)0x7fd2, (q15_t)0x4ce, (q15_t)0x7fd3, (q15_t)0x4c2,
+    (q15_t)0x7fd4, (q15_t)0x4b5, (q15_t)0x7fd5, (q15_t)0x4a9, (q15_t)0x7fd5, (q15_t)0x49c, (q15_t)0x7fd6, (q15_t)0x490,
+    (q15_t)0x7fd7, (q15_t)0x483, (q15_t)0x7fd8, (q15_t)0x477, (q15_t)0x7fd9, (q15_t)0x46a, (q15_t)0x7fda, (q15_t)0x45e,
+    (q15_t)0x7fdb, (q15_t)0x451, (q15_t)0x7fdc, (q15_t)0x444, (q15_t)0x7fdc, (q15_t)0x438, (q15_t)0x7fdd, (q15_t)0x42b,
+    (q15_t)0x7fde, (q15_t)0x41f, (q15_t)0x7fdf, (q15_t)0x412, (q15_t)0x7fe0, (q15_t)0x406, (q15_t)0x7fe0, (q15_t)0x3f9,
+    (q15_t)0x7fe1, (q15_t)0x3ed, (q15_t)0x7fe2, (q15_t)0x3e0, (q15_t)0x7fe3, (q15_t)0x3d4, (q15_t)0x7fe3, (q15_t)0x3c7,
+    (q15_t)0x7fe4, (q15_t)0x3bb, (q15_t)0x7fe5, (q15_t)0x3ae, (q15_t)0x7fe6, (q15_t)0x3a1, (q15_t)0x7fe6, (q15_t)0x395,
+    (q15_t)0x7fe7, (q15_t)0x388, (q15_t)0x7fe8, (q15_t)0x37c, (q15_t)0x7fe8, (q15_t)0x36f, (q15_t)0x7fe9, (q15_t)0x363,
+    (q15_t)0x7fea, (q15_t)0x356, (q15_t)0x7fea, (q15_t)0x34a, (q15_t)0x7feb, (q15_t)0x33d, (q15_t)0x7fec, (q15_t)0x330,
+    (q15_t)0x7fec, (q15_t)0x324, (q15_t)0x7fed, (q15_t)0x317, (q15_t)0x7fed, (q15_t)0x30b, (q15_t)0x7fee, (q15_t)0x2fe,
+    (q15_t)0x7fef, (q15_t)0x2f2, (q15_t)0x7fef, (q15_t)0x2e5, (q15_t)0x7ff0, (q15_t)0x2d9, (q15_t)0x7ff0, (q15_t)0x2cc,
+    (q15_t)0x7ff1, (q15_t)0x2c0, (q15_t)0x7ff1, (q15_t)0x2b3, (q15_t)0x7ff2, (q15_t)0x2a6, (q15_t)0x7ff2, (q15_t)0x29a,
+    (q15_t)0x7ff3, (q15_t)0x28d, (q15_t)0x7ff3, (q15_t)0x281, (q15_t)0x7ff4, (q15_t)0x274, (q15_t)0x7ff4, (q15_t)0x268,
+    (q15_t)0x7ff5, (q15_t)0x25b, (q15_t)0x7ff5, (q15_t)0x24e, (q15_t)0x7ff6, (q15_t)0x242, (q15_t)0x7ff6, (q15_t)0x235,
+    (q15_t)0x7ff7, (q15_t)0x229, (q15_t)0x7ff7, (q15_t)0x21c, (q15_t)0x7ff7, (q15_t)0x210, (q15_t)0x7ff8, (q15_t)0x203,
+    (q15_t)0x7ff8, (q15_t)0x1f7, (q15_t)0x7ff9, (q15_t)0x1ea, (q15_t)0x7ff9, (q15_t)0x1dd, (q15_t)0x7ff9, (q15_t)0x1d1,
+    (q15_t)0x7ffa, (q15_t)0x1c4, (q15_t)0x7ffa, (q15_t)0x1b8, (q15_t)0x7ffa, (q15_t)0x1ab, (q15_t)0x7ffb, (q15_t)0x19f,
+    (q15_t)0x7ffb, (q15_t)0x192, (q15_t)0x7ffb, (q15_t)0x186, (q15_t)0x7ffc, (q15_t)0x179, (q15_t)0x7ffc, (q15_t)0x16c,
+    (q15_t)0x7ffc, (q15_t)0x160, (q15_t)0x7ffc, (q15_t)0x153, (q15_t)0x7ffd, (q15_t)0x147, (q15_t)0x7ffd, (q15_t)0x13a,
+    (q15_t)0x7ffd, (q15_t)0x12e, (q15_t)0x7ffd, (q15_t)0x121, (q15_t)0x7ffe, (q15_t)0x114, (q15_t)0x7ffe, (q15_t)0x108,
+    (q15_t)0x7ffe, (q15_t)0xfb, (q15_t)0x7ffe, (q15_t)0xef, (q15_t)0x7ffe, (q15_t)0xe2, (q15_t)0x7fff, (q15_t)0xd6,
+    (q15_t)0x7fff, (q15_t)0xc9, (q15_t)0x7fff, (q15_t)0xbc, (q15_t)0x7fff, (q15_t)0xb0, (q15_t)0x7fff, (q15_t)0xa3,
+    (q15_t)0x7fff, (q15_t)0x97, (q15_t)0x7fff, (q15_t)0x8a, (q15_t)0x7fff, (q15_t)0x7e, (q15_t)0x7fff, (q15_t)0x71,
+    (q15_t)0x7fff, (q15_t)0x65, (q15_t)0x7fff, (q15_t)0x58, (q15_t)0x7fff, (q15_t)0x4b, (q15_t)0x7fff, (q15_t)0x3f,
+    (q15_t)0x7fff, (q15_t)0x32, (q15_t)0x7fff, (q15_t)0x26, (q15_t)0x7fff, (q15_t)0x19, (q15_t)0x7fff, (q15_t)0xd,
+    (q15_t)0x7fff, (q15_t)0x0, (q15_t)0x7fff, (q15_t)0xfff3, (q15_t)0x7fff, (q15_t)0xffe7, (q15_t)0x7fff, (q15_t)0xffda,
+    (q15_t)0x7fff, (q15_t)0xffce, (q15_t)0x7fff, (q15_t)0xffc1, (q15_t)0x7fff, (q15_t)0xffb5, (q15_t)0x7fff, (q15_t)0xffa8,
+    (q15_t)0x7fff, (q15_t)0xff9b, (q15_t)0x7fff, (q15_t)0xff8f, (q15_t)0x7fff, (q15_t)0xff82, (q15_t)0x7fff, (q15_t)0xff76,
+    (q15_t)0x7fff, (q15_t)0xff69, (q15_t)0x7fff, (q15_t)0xff5d, (q15_t)0x7fff, (q15_t)0xff50, (q15_t)0x7fff, (q15_t)0xff44,
+    (q15_t)0x7fff, (q15_t)0xff37, (q15_t)0x7fff, (q15_t)0xff2a, (q15_t)0x7ffe, (q15_t)0xff1e, (q15_t)0x7ffe, (q15_t)0xff11,
+    (q15_t)0x7ffe, (q15_t)0xff05, (q15_t)0x7ffe, (q15_t)0xfef8, (q15_t)0x7ffe, (q15_t)0xfeec, (q15_t)0x7ffd, (q15_t)0xfedf,
+    (q15_t)0x7ffd, (q15_t)0xfed2, (q15_t)0x7ffd, (q15_t)0xfec6, (q15_t)0x7ffd, (q15_t)0xfeb9, (q15_t)0x7ffc, (q15_t)0xfead,
+    (q15_t)0x7ffc, (q15_t)0xfea0, (q15_t)0x7ffc, (q15_t)0xfe94, (q15_t)0x7ffc, (q15_t)0xfe87, (q15_t)0x7ffb, (q15_t)0xfe7a,
+    (q15_t)0x7ffb, (q15_t)0xfe6e, (q15_t)0x7ffb, (q15_t)0xfe61, (q15_t)0x7ffa, (q15_t)0xfe55, (q15_t)0x7ffa, (q15_t)0xfe48,
+    (q15_t)0x7ffa, (q15_t)0xfe3c, (q15_t)0x7ff9, (q15_t)0xfe2f, (q15_t)0x7ff9, (q15_t)0xfe23, (q15_t)0x7ff9, (q15_t)0xfe16,
+    (q15_t)0x7ff8, (q15_t)0xfe09, (q15_t)0x7ff8, (q15_t)0xfdfd, (q15_t)0x7ff7, (q15_t)0xfdf0, (q15_t)0x7ff7, (q15_t)0xfde4,
+    (q15_t)0x7ff7, (q15_t)0xfdd7, (q15_t)0x7ff6, (q15_t)0xfdcb, (q15_t)0x7ff6, (q15_t)0xfdbe, (q15_t)0x7ff5, (q15_t)0xfdb2,
+    (q15_t)0x7ff5, (q15_t)0xfda5, (q15_t)0x7ff4, (q15_t)0xfd98, (q15_t)0x7ff4, (q15_t)0xfd8c, (q15_t)0x7ff3, (q15_t)0xfd7f,
+    (q15_t)0x7ff3, (q15_t)0xfd73, (q15_t)0x7ff2, (q15_t)0xfd66, (q15_t)0x7ff2, (q15_t)0xfd5a, (q15_t)0x7ff1, (q15_t)0xfd4d,
+    (q15_t)0x7ff1, (q15_t)0xfd40, (q15_t)0x7ff0, (q15_t)0xfd34, (q15_t)0x7ff0, (q15_t)0xfd27, (q15_t)0x7fef, (q15_t)0xfd1b,
+    (q15_t)0x7fef, (q15_t)0xfd0e, (q15_t)0x7fee, (q15_t)0xfd02, (q15_t)0x7fed, (q15_t)0xfcf5, (q15_t)0x7fed, (q15_t)0xfce9,
+    (q15_t)0x7fec, (q15_t)0xfcdc, (q15_t)0x7fec, (q15_t)0xfcd0, (q15_t)0x7feb, (q15_t)0xfcc3, (q15_t)0x7fea, (q15_t)0xfcb6,
+    (q15_t)0x7fea, (q15_t)0xfcaa, (q15_t)0x7fe9, (q15_t)0xfc9d, (q15_t)0x7fe8, (q15_t)0xfc91, (q15_t)0x7fe8, (q15_t)0xfc84,
+    (q15_t)0x7fe7, (q15_t)0xfc78, (q15_t)0x7fe6, (q15_t)0xfc6b, (q15_t)0x7fe6, (q15_t)0xfc5f, (q15_t)0x7fe5, (q15_t)0xfc52,
+    (q15_t)0x7fe4, (q15_t)0xfc45, (q15_t)0x7fe3, (q15_t)0xfc39, (q15_t)0x7fe3, (q15_t)0xfc2c, (q15_t)0x7fe2, (q15_t)0xfc20,
+    (q15_t)0x7fe1, (q15_t)0xfc13, (q15_t)0x7fe0, (q15_t)0xfc07, (q15_t)0x7fe0, (q15_t)0xfbfa, (q15_t)0x7fdf, (q15_t)0xfbee,
+    (q15_t)0x7fde, (q15_t)0xfbe1, (q15_t)0x7fdd, (q15_t)0xfbd5, (q15_t)0x7fdc, (q15_t)0xfbc8, (q15_t)0x7fdc, (q15_t)0xfbbc,
+    (q15_t)0x7fdb, (q15_t)0xfbaf, (q15_t)0x7fda, (q15_t)0xfba2, (q15_t)0x7fd9, (q15_t)0xfb96, (q15_t)0x7fd8, (q15_t)0xfb89,
+    (q15_t)0x7fd7, (q15_t)0xfb7d, (q15_t)0x7fd6, (q15_t)0xfb70, (q15_t)0x7fd5, (q15_t)0xfb64, (q15_t)0x7fd5, (q15_t)0xfb57,
+    (q15_t)0x7fd4, (q15_t)0xfb4b, (q15_t)0x7fd3, (q15_t)0xfb3e, (q15_t)0x7fd2, (q15_t)0xfb32, (q15_t)0x7fd1, (q15_t)0xfb25,
+    (q15_t)0x7fd0, (q15_t)0xfb19, (q15_t)0x7fcf, (q15_t)0xfb0c, (q15_t)0x7fce, (q15_t)0xfb00, (q15_t)0x7fcd, (q15_t)0xfaf3,
+    (q15_t)0x7fcc, (q15_t)0xfae6, (q15_t)0x7fcb, (q15_t)0xfada, (q15_t)0x7fca, (q15_t)0xfacd, (q15_t)0x7fc9, (q15_t)0xfac1,
+    (q15_t)0x7fc8, (q15_t)0xfab4, (q15_t)0x7fc7, (q15_t)0xfaa8, (q15_t)0x7fc6, (q15_t)0xfa9b, (q15_t)0x7fc5, (q15_t)0xfa8f,
+    (q15_t)0x7fc4, (q15_t)0xfa82, (q15_t)0x7fc3, (q15_t)0xfa76, (q15_t)0x7fc1, (q15_t)0xfa69, (q15_t)0x7fc0, (q15_t)0xfa5d,
+    (q15_t)0x7fbf, (q15_t)0xfa50, (q15_t)0x7fbe, (q15_t)0xfa44, (q15_t)0x7fbd, (q15_t)0xfa37, (q15_t)0x7fbc, (q15_t)0xfa2b,
+    (q15_t)0x7fbb, (q15_t)0xfa1e, (q15_t)0x7fb9, (q15_t)0xfa12, (q15_t)0x7fb8, (q15_t)0xfa05, (q15_t)0x7fb7, (q15_t)0xf9f9,
+    (q15_t)0x7fb6, (q15_t)0xf9ec, (q15_t)0x7fb5, (q15_t)0xf9e0, (q15_t)0x7fb4, (q15_t)0xf9d3, (q15_t)0x7fb2, (q15_t)0xf9c7,
+    (q15_t)0x7fb1, (q15_t)0xf9ba, (q15_t)0x7fb0, (q15_t)0xf9ae, (q15_t)0x7faf, (q15_t)0xf9a1, (q15_t)0x7fad, (q15_t)0xf995,
+    (q15_t)0x7fac, (q15_t)0xf988, (q15_t)0x7fab, (q15_t)0xf97c, (q15_t)0x7faa, (q15_t)0xf96f, (q15_t)0x7fa8, (q15_t)0xf963,
+    (q15_t)0x7fa7, (q15_t)0xf956, (q15_t)0x7fa6, (q15_t)0xf94a, (q15_t)0x7fa4, (q15_t)0xf93d, (q15_t)0x7fa3, (q15_t)0xf931,
+    (q15_t)0x7fa2, (q15_t)0xf924, (q15_t)0x7fa0, (q15_t)0xf918, (q15_t)0x7f9f, (q15_t)0xf90b, (q15_t)0x7f9e, (q15_t)0xf8ff,
+    (q15_t)0x7f9c, (q15_t)0xf8f2, (q15_t)0x7f9b, (q15_t)0xf8e6, (q15_t)0x7f99, (q15_t)0xf8d9, (q15_t)0x7f98, (q15_t)0xf8cd,
+    (q15_t)0x7f97, (q15_t)0xf8c0, (q15_t)0x7f95, (q15_t)0xf8b4, (q15_t)0x7f94, (q15_t)0xf8a7, (q15_t)0x7f92, (q15_t)0xf89b,
+    (q15_t)0x7f91, (q15_t)0xf88e, (q15_t)0x7f8f, (q15_t)0xf882, (q15_t)0x7f8e, (q15_t)0xf875, (q15_t)0x7f8c, (q15_t)0xf869,
+    (q15_t)0x7f8b, (q15_t)0xf85c, (q15_t)0x7f89, (q15_t)0xf850, (q15_t)0x7f88, (q15_t)0xf843, (q15_t)0x7f86, (q15_t)0xf837,
+    (q15_t)0x7f85, (q15_t)0xf82a, (q15_t)0x7f83, (q15_t)0xf81e, (q15_t)0x7f82, (q15_t)0xf811, (q15_t)0x7f80, (q15_t)0xf805,
+    (q15_t)0x7f7f, (q15_t)0xf7f9, (q15_t)0x7f7d, (q15_t)0xf7ec, (q15_t)0x7f7b, (q15_t)0xf7e0, (q15_t)0x7f7a, (q15_t)0xf7d3,
+    (q15_t)0x7f78, (q15_t)0xf7c7, (q15_t)0x7f77, (q15_t)0xf7ba, (q15_t)0x7f75, (q15_t)0xf7ae, (q15_t)0x7f73, (q15_t)0xf7a1,
+    (q15_t)0x7f72, (q15_t)0xf795, (q15_t)0x7f70, (q15_t)0xf788, (q15_t)0x7f6e, (q15_t)0xf77c, (q15_t)0x7f6d, (q15_t)0xf76f,
+    (q15_t)0x7f6b, (q15_t)0xf763, (q15_t)0x7f69, (q15_t)0xf757, (q15_t)0x7f68, (q15_t)0xf74a, (q15_t)0x7f66, (q15_t)0xf73e,
+    (q15_t)0x7f64, (q15_t)0xf731, (q15_t)0x7f62, (q15_t)0xf725, (q15_t)0x7f61, (q15_t)0xf718, (q15_t)0x7f5f, (q15_t)0xf70c,
+    (q15_t)0x7f5d, (q15_t)0xf6ff, (q15_t)0x7f5b, (q15_t)0xf6f3, (q15_t)0x7f5a, (q15_t)0xf6e7, (q15_t)0x7f58, (q15_t)0xf6da,
+    (q15_t)0x7f56, (q15_t)0xf6ce, (q15_t)0x7f54, (q15_t)0xf6c1, (q15_t)0x7f52, (q15_t)0xf6b5, (q15_t)0x7f51, (q15_t)0xf6a8,
+    (q15_t)0x7f4f, (q15_t)0xf69c, (q15_t)0x7f4d, (q15_t)0xf690, (q15_t)0x7f4b, (q15_t)0xf683, (q15_t)0x7f49, (q15_t)0xf677,
+    (q15_t)0x7f47, (q15_t)0xf66a, (q15_t)0x7f45, (q15_t)0xf65e, (q15_t)0x7f43, (q15_t)0xf651, (q15_t)0x7f42, (q15_t)0xf645,
+    (q15_t)0x7f40, (q15_t)0xf639, (q15_t)0x7f3e, (q15_t)0xf62c, (q15_t)0x7f3c, (q15_t)0xf620, (q15_t)0x7f3a, (q15_t)0xf613,
+    (q15_t)0x7f38, (q15_t)0xf607, (q15_t)0x7f36, (q15_t)0xf5fa, (q15_t)0x7f34, (q15_t)0xf5ee, (q15_t)0x7f32, (q15_t)0xf5e2,
+    (q15_t)0x7f30, (q15_t)0xf5d5, (q15_t)0x7f2e, (q15_t)0xf5c9, (q15_t)0x7f2c, (q15_t)0xf5bc, (q15_t)0x7f2a, (q15_t)0xf5b0,
+    (q15_t)0x7f28, (q15_t)0xf5a4, (q15_t)0x7f26, (q15_t)0xf597, (q15_t)0x7f24, (q15_t)0xf58b, (q15_t)0x7f22, (q15_t)0xf57e,
+    (q15_t)0x7f20, (q15_t)0xf572, (q15_t)0x7f1e, (q15_t)0xf566, (q15_t)0x7f1c, (q15_t)0xf559, (q15_t)0x7f19, (q15_t)0xf54d,
+    (q15_t)0x7f17, (q15_t)0xf540, (q15_t)0x7f15, (q15_t)0xf534, (q15_t)0x7f13, (q15_t)0xf528, (q15_t)0x7f11, (q15_t)0xf51b,
+    (q15_t)0x7f0f, (q15_t)0xf50f, (q15_t)0x7f0d, (q15_t)0xf503, (q15_t)0x7f0a, (q15_t)0xf4f6, (q15_t)0x7f08, (q15_t)0xf4ea,
+    (q15_t)0x7f06, (q15_t)0xf4dd, (q15_t)0x7f04, (q15_t)0xf4d1, (q15_t)0x7f02, (q15_t)0xf4c5, (q15_t)0x7f00, (q15_t)0xf4b8,
+    (q15_t)0x7efd, (q15_t)0xf4ac, (q15_t)0x7efb, (q15_t)0xf4a0, (q15_t)0x7ef9, (q15_t)0xf493, (q15_t)0x7ef7, (q15_t)0xf487,
+    (q15_t)0x7ef4, (q15_t)0xf47b, (q15_t)0x7ef2, (q15_t)0xf46e, (q15_t)0x7ef0, (q15_t)0xf462, (q15_t)0x7eed, (q15_t)0xf455,
+    (q15_t)0x7eeb, (q15_t)0xf449, (q15_t)0x7ee9, (q15_t)0xf43d, (q15_t)0x7ee7, (q15_t)0xf430, (q15_t)0x7ee4, (q15_t)0xf424,
+    (q15_t)0x7ee2, (q15_t)0xf418, (q15_t)0x7ee0, (q15_t)0xf40b, (q15_t)0x7edd, (q15_t)0xf3ff, (q15_t)0x7edb, (q15_t)0xf3f3,
+    (q15_t)0x7ed8, (q15_t)0xf3e6, (q15_t)0x7ed6, (q15_t)0xf3da, (q15_t)0x7ed4, (q15_t)0xf3ce, (q15_t)0x7ed1, (q15_t)0xf3c1,
+    (q15_t)0x7ecf, (q15_t)0xf3b5, (q15_t)0x7ecc, (q15_t)0xf3a9, (q15_t)0x7eca, (q15_t)0xf39c, (q15_t)0x7ec8, (q15_t)0xf390,
+    (q15_t)0x7ec5, (q15_t)0xf384, (q15_t)0x7ec3, (q15_t)0xf377, (q15_t)0x7ec0, (q15_t)0xf36b, (q15_t)0x7ebe, (q15_t)0xf35f,
+    (q15_t)0x7ebb, (q15_t)0xf352, (q15_t)0x7eb9, (q15_t)0xf346, (q15_t)0x7eb6, (q15_t)0xf33a, (q15_t)0x7eb4, (q15_t)0xf32d,
+    (q15_t)0x7eb1, (q15_t)0xf321, (q15_t)0x7eaf, (q15_t)0xf315, (q15_t)0x7eac, (q15_t)0xf308, (q15_t)0x7eaa, (q15_t)0xf2fc,
+    (q15_t)0x7ea7, (q15_t)0xf2f0, (q15_t)0x7ea5, (q15_t)0xf2e4, (q15_t)0x7ea2, (q15_t)0xf2d7, (q15_t)0x7e9f, (q15_t)0xf2cb,
+    (q15_t)0x7e9d, (q15_t)0xf2bf, (q15_t)0x7e9a, (q15_t)0xf2b2, (q15_t)0x7e98, (q15_t)0xf2a6, (q15_t)0x7e95, (q15_t)0xf29a,
+    (q15_t)0x7e92, (q15_t)0xf28e, (q15_t)0x7e90, (q15_t)0xf281, (q15_t)0x7e8d, (q15_t)0xf275, (q15_t)0x7e8a, (q15_t)0xf269,
+    (q15_t)0x7e88, (q15_t)0xf25c, (q15_t)0x7e85, (q15_t)0xf250, (q15_t)0x7e82, (q15_t)0xf244, (q15_t)0x7e80, (q15_t)0xf238,
+    (q15_t)0x7e7d, (q15_t)0xf22b, (q15_t)0x7e7a, (q15_t)0xf21f, (q15_t)0x7e77, (q15_t)0xf213, (q15_t)0x7e75, (q15_t)0xf207,
+    (q15_t)0x7e72, (q15_t)0xf1fa, (q15_t)0x7e6f, (q15_t)0xf1ee, (q15_t)0x7e6c, (q15_t)0xf1e2, (q15_t)0x7e6a, (q15_t)0xf1d5,
+    (q15_t)0x7e67, (q15_t)0xf1c9, (q15_t)0x7e64, (q15_t)0xf1bd, (q15_t)0x7e61, (q15_t)0xf1b1, (q15_t)0x7e5e, (q15_t)0xf1a4,
+    (q15_t)0x7e5c, (q15_t)0xf198, (q15_t)0x7e59, (q15_t)0xf18c, (q15_t)0x7e56, (q15_t)0xf180, (q15_t)0x7e53, (q15_t)0xf174,
+    (q15_t)0x7e50, (q15_t)0xf167, (q15_t)0x7e4d, (q15_t)0xf15b, (q15_t)0x7e4a, (q15_t)0xf14f, (q15_t)0x7e48, (q15_t)0xf143,
+    (q15_t)0x7e45, (q15_t)0xf136, (q15_t)0x7e42, (q15_t)0xf12a, (q15_t)0x7e3f, (q15_t)0xf11e, (q15_t)0x7e3c, (q15_t)0xf112,
+    (q15_t)0x7e39, (q15_t)0xf105, (q15_t)0x7e36, (q15_t)0xf0f9, (q15_t)0x7e33, (q15_t)0xf0ed, (q15_t)0x7e30, (q15_t)0xf0e1,
+    (q15_t)0x7e2d, (q15_t)0xf0d5, (q15_t)0x7e2a, (q15_t)0xf0c8, (q15_t)0x7e27, (q15_t)0xf0bc, (q15_t)0x7e24, (q15_t)0xf0b0,
+    (q15_t)0x7e21, (q15_t)0xf0a4, (q15_t)0x7e1e, (q15_t)0xf098, (q15_t)0x7e1b, (q15_t)0xf08b, (q15_t)0x7e18, (q15_t)0xf07f,
+    (q15_t)0x7e15, (q15_t)0xf073, (q15_t)0x7e12, (q15_t)0xf067, (q15_t)0x7e0f, (q15_t)0xf05b, (q15_t)0x7e0c, (q15_t)0xf04e,
+    (q15_t)0x7e09, (q15_t)0xf042, (q15_t)0x7e06, (q15_t)0xf036, (q15_t)0x7e03, (q15_t)0xf02a, (q15_t)0x7dff, (q15_t)0xf01e,
+    (q15_t)0x7dfc, (q15_t)0xf012, (q15_t)0x7df9, (q15_t)0xf005, (q15_t)0x7df6, (q15_t)0xeff9, (q15_t)0x7df3, (q15_t)0xefed,
+    (q15_t)0x7df0, (q15_t)0xefe1, (q15_t)0x7ded, (q15_t)0xefd5, (q15_t)0x7de9, (q15_t)0xefc9, (q15_t)0x7de6, (q15_t)0xefbc,
+    (q15_t)0x7de3, (q15_t)0xefb0, (q15_t)0x7de0, (q15_t)0xefa4, (q15_t)0x7ddd, (q15_t)0xef98, (q15_t)0x7dd9, (q15_t)0xef8c,
+    (q15_t)0x7dd6, (q15_t)0xef80, (q15_t)0x7dd3, (q15_t)0xef74, (q15_t)0x7dd0, (q15_t)0xef67, (q15_t)0x7dcc, (q15_t)0xef5b,
+    (q15_t)0x7dc9, (q15_t)0xef4f, (q15_t)0x7dc6, (q15_t)0xef43, (q15_t)0x7dc2, (q15_t)0xef37, (q15_t)0x7dbf, (q15_t)0xef2b,
+    (q15_t)0x7dbc, (q15_t)0xef1f, (q15_t)0x7db9, (q15_t)0xef13, (q15_t)0x7db5, (q15_t)0xef06, (q15_t)0x7db2, (q15_t)0xeefa,
+    (q15_t)0x7daf, (q15_t)0xeeee, (q15_t)0x7dab, (q15_t)0xeee2, (q15_t)0x7da8, (q15_t)0xeed6, (q15_t)0x7da4, (q15_t)0xeeca,
+    (q15_t)0x7da1, (q15_t)0xeebe, (q15_t)0x7d9e, (q15_t)0xeeb2, (q15_t)0x7d9a, (q15_t)0xeea6, (q15_t)0x7d97, (q15_t)0xee99,
+    (q15_t)0x7d93, (q15_t)0xee8d, (q15_t)0x7d90, (q15_t)0xee81, (q15_t)0x7d8d, (q15_t)0xee75, (q15_t)0x7d89, (q15_t)0xee69,
+    (q15_t)0x7d86, (q15_t)0xee5d, (q15_t)0x7d82, (q15_t)0xee51, (q15_t)0x7d7f, (q15_t)0xee45, (q15_t)0x7d7b, (q15_t)0xee39,
+    (q15_t)0x7d78, (q15_t)0xee2d, (q15_t)0x7d74, (q15_t)0xee21, (q15_t)0x7d71, (q15_t)0xee15, (q15_t)0x7d6d, (q15_t)0xee09,
+    (q15_t)0x7d6a, (q15_t)0xedfc, (q15_t)0x7d66, (q15_t)0xedf0, (q15_t)0x7d63, (q15_t)0xede4, (q15_t)0x7d5f, (q15_t)0xedd8,
+    (q15_t)0x7d5b, (q15_t)0xedcc, (q15_t)0x7d58, (q15_t)0xedc0, (q15_t)0x7d54, (q15_t)0xedb4, (q15_t)0x7d51, (q15_t)0xeda8,
+    (q15_t)0x7d4d, (q15_t)0xed9c, (q15_t)0x7d49, (q15_t)0xed90, (q15_t)0x7d46, (q15_t)0xed84, (q15_t)0x7d42, (q15_t)0xed78,
+    (q15_t)0x7d3f, (q15_t)0xed6c, (q15_t)0x7d3b, (q15_t)0xed60, (q15_t)0x7d37, (q15_t)0xed54, (q15_t)0x7d34, (q15_t)0xed48,
+    (q15_t)0x7d30, (q15_t)0xed3c, (q15_t)0x7d2c, (q15_t)0xed30, (q15_t)0x7d28, (q15_t)0xed24, (q15_t)0x7d25, (q15_t)0xed18,
+    (q15_t)0x7d21, (q15_t)0xed0c, (q15_t)0x7d1d, (q15_t)0xed00, (q15_t)0x7d1a, (q15_t)0xecf4, (q15_t)0x7d16, (q15_t)0xece8,
+    (q15_t)0x7d12, (q15_t)0xecdc, (q15_t)0x7d0e, (q15_t)0xecd0, (q15_t)0x7d0b, (q15_t)0xecc4, (q15_t)0x7d07, (q15_t)0xecb8,
+    (q15_t)0x7d03, (q15_t)0xecac, (q15_t)0x7cff, (q15_t)0xeca0, (q15_t)0x7cfb, (q15_t)0xec94, (q15_t)0x7cf8, (q15_t)0xec88,
+    (q15_t)0x7cf4, (q15_t)0xec7c, (q15_t)0x7cf0, (q15_t)0xec70, (q15_t)0x7cec, (q15_t)0xec64, (q15_t)0x7ce8, (q15_t)0xec58,
+    (q15_t)0x7ce4, (q15_t)0xec4c, (q15_t)0x7ce0, (q15_t)0xec40, (q15_t)0x7cdd, (q15_t)0xec34, (q15_t)0x7cd9, (q15_t)0xec28,
+    (q15_t)0x7cd5, (q15_t)0xec1c, (q15_t)0x7cd1, (q15_t)0xec10, (q15_t)0x7ccd, (q15_t)0xec05, (q15_t)0x7cc9, (q15_t)0xebf9,
+    (q15_t)0x7cc5, (q15_t)0xebed, (q15_t)0x7cc1, (q15_t)0xebe1, (q15_t)0x7cbd, (q15_t)0xebd5, (q15_t)0x7cb9, (q15_t)0xebc9,
+    (q15_t)0x7cb5, (q15_t)0xebbd, (q15_t)0x7cb1, (q15_t)0xebb1, (q15_t)0x7cad, (q15_t)0xeba5, (q15_t)0x7ca9, (q15_t)0xeb99,
+    (q15_t)0x7ca5, (q15_t)0xeb8d, (q15_t)0x7ca1, (q15_t)0xeb81, (q15_t)0x7c9d, (q15_t)0xeb75, (q15_t)0x7c99, (q15_t)0xeb6a,
+    (q15_t)0x7c95, (q15_t)0xeb5e, (q15_t)0x7c91, (q15_t)0xeb52, (q15_t)0x7c8d, (q15_t)0xeb46, (q15_t)0x7c89, (q15_t)0xeb3a,
+    (q15_t)0x7c85, (q15_t)0xeb2e, (q15_t)0x7c81, (q15_t)0xeb22, (q15_t)0x7c7d, (q15_t)0xeb16, (q15_t)0x7c79, (q15_t)0xeb0a,
+    (q15_t)0x7c74, (q15_t)0xeaff, (q15_t)0x7c70, (q15_t)0xeaf3, (q15_t)0x7c6c, (q15_t)0xeae7, (q15_t)0x7c68, (q15_t)0xeadb,
+    (q15_t)0x7c64, (q15_t)0xeacf, (q15_t)0x7c60, (q15_t)0xeac3, (q15_t)0x7c5b, (q15_t)0xeab7, (q15_t)0x7c57, (q15_t)0xeaac,
+    (q15_t)0x7c53, (q15_t)0xeaa0, (q15_t)0x7c4f, (q15_t)0xea94, (q15_t)0x7c4b, (q15_t)0xea88, (q15_t)0x7c46, (q15_t)0xea7c,
+    (q15_t)0x7c42, (q15_t)0xea70, (q15_t)0x7c3e, (q15_t)0xea65, (q15_t)0x7c3a, (q15_t)0xea59, (q15_t)0x7c36, (q15_t)0xea4d,
+    (q15_t)0x7c31, (q15_t)0xea41, (q15_t)0x7c2d, (q15_t)0xea35, (q15_t)0x7c29, (q15_t)0xea29, (q15_t)0x7c24, (q15_t)0xea1e,
+    (q15_t)0x7c20, (q15_t)0xea12, (q15_t)0x7c1c, (q15_t)0xea06, (q15_t)0x7c17, (q15_t)0xe9fa, (q15_t)0x7c13, (q15_t)0xe9ee,
+    (q15_t)0x7c0f, (q15_t)0xe9e3, (q15_t)0x7c0a, (q15_t)0xe9d7, (q15_t)0x7c06, (q15_t)0xe9cb, (q15_t)0x7c02, (q15_t)0xe9bf,
+    (q15_t)0x7bfd, (q15_t)0xe9b4, (q15_t)0x7bf9, (q15_t)0xe9a8, (q15_t)0x7bf5, (q15_t)0xe99c, (q15_t)0x7bf0, (q15_t)0xe990,
+    (q15_t)0x7bec, (q15_t)0xe984, (q15_t)0x7be7, (q15_t)0xe979, (q15_t)0x7be3, (q15_t)0xe96d, (q15_t)0x7bde, (q15_t)0xe961,
+    (q15_t)0x7bda, (q15_t)0xe955, (q15_t)0x7bd6, (q15_t)0xe94a, (q15_t)0x7bd1, (q15_t)0xe93e, (q15_t)0x7bcd, (q15_t)0xe932,
+    (q15_t)0x7bc8, (q15_t)0xe926, (q15_t)0x7bc4, (q15_t)0xe91b, (q15_t)0x7bbf, (q15_t)0xe90f, (q15_t)0x7bbb, (q15_t)0xe903,
+    (q15_t)0x7bb6, (q15_t)0xe8f7, (q15_t)0x7bb2, (q15_t)0xe8ec, (q15_t)0x7bad, (q15_t)0xe8e0, (q15_t)0x7ba9, (q15_t)0xe8d4,
+    (q15_t)0x7ba4, (q15_t)0xe8c9, (q15_t)0x7b9f, (q15_t)0xe8bd, (q15_t)0x7b9b, (q15_t)0xe8b1, (q15_t)0x7b96, (q15_t)0xe8a5,
+    (q15_t)0x7b92, (q15_t)0xe89a, (q15_t)0x7b8d, (q15_t)0xe88e, (q15_t)0x7b88, (q15_t)0xe882, (q15_t)0x7b84, (q15_t)0xe877,
+    (q15_t)0x7b7f, (q15_t)0xe86b, (q15_t)0x7b7b, (q15_t)0xe85f, (q15_t)0x7b76, (q15_t)0xe854, (q15_t)0x7b71, (q15_t)0xe848,
+    (q15_t)0x7b6d, (q15_t)0xe83c, (q15_t)0x7b68, (q15_t)0xe831, (q15_t)0x7b63, (q15_t)0xe825, (q15_t)0x7b5f, (q15_t)0xe819,
+    (q15_t)0x7b5a, (q15_t)0xe80e, (q15_t)0x7b55, (q15_t)0xe802, (q15_t)0x7b50, (q15_t)0xe7f6, (q15_t)0x7b4c, (q15_t)0xe7eb,
+    (q15_t)0x7b47, (q15_t)0xe7df, (q15_t)0x7b42, (q15_t)0xe7d3, (q15_t)0x7b3e, (q15_t)0xe7c8, (q15_t)0x7b39, (q15_t)0xe7bc,
+    (q15_t)0x7b34, (q15_t)0xe7b1, (q15_t)0x7b2f, (q15_t)0xe7a5, (q15_t)0x7b2a, (q15_t)0xe799, (q15_t)0x7b26, (q15_t)0xe78e,
+    (q15_t)0x7b21, (q15_t)0xe782, (q15_t)0x7b1c, (q15_t)0xe777, (q15_t)0x7b17, (q15_t)0xe76b, (q15_t)0x7b12, (q15_t)0xe75f,
+    (q15_t)0x7b0e, (q15_t)0xe754, (q15_t)0x7b09, (q15_t)0xe748, (q15_t)0x7b04, (q15_t)0xe73d, (q15_t)0x7aff, (q15_t)0xe731,
+    (q15_t)0x7afa, (q15_t)0xe725, (q15_t)0x7af5, (q15_t)0xe71a, (q15_t)0x7af0, (q15_t)0xe70e, (q15_t)0x7aeb, (q15_t)0xe703,
+    (q15_t)0x7ae6, (q15_t)0xe6f7, (q15_t)0x7ae2, (q15_t)0xe6ec, (q15_t)0x7add, (q15_t)0xe6e0, (q15_t)0x7ad8, (q15_t)0xe6d4,
+    (q15_t)0x7ad3, (q15_t)0xe6c9, (q15_t)0x7ace, (q15_t)0xe6bd, (q15_t)0x7ac9, (q15_t)0xe6b2, (q15_t)0x7ac4, (q15_t)0xe6a6,
+    (q15_t)0x7abf, (q15_t)0xe69b, (q15_t)0x7aba, (q15_t)0xe68f, (q15_t)0x7ab5, (q15_t)0xe684, (q15_t)0x7ab0, (q15_t)0xe678,
+    (q15_t)0x7aab, (q15_t)0xe66d, (q15_t)0x7aa6, (q15_t)0xe661, (q15_t)0x7aa1, (q15_t)0xe656, (q15_t)0x7a9c, (q15_t)0xe64a,
+    (q15_t)0x7a97, (q15_t)0xe63f, (q15_t)0x7a92, (q15_t)0xe633, (q15_t)0x7a8d, (q15_t)0xe628, (q15_t)0x7a88, (q15_t)0xe61c,
+    (q15_t)0x7a82, (q15_t)0xe611, (q15_t)0x7a7d, (q15_t)0xe605, (q15_t)0x7a78, (q15_t)0xe5fa, (q15_t)0x7a73, (q15_t)0xe5ee,
+    (q15_t)0x7a6e, (q15_t)0xe5e3, (q15_t)0x7a69, (q15_t)0xe5d7, (q15_t)0x7a64, (q15_t)0xe5cc, (q15_t)0x7a5f, (q15_t)0xe5c0,
+    (q15_t)0x7a59, (q15_t)0xe5b5, (q15_t)0x7a54, (q15_t)0xe5a9, (q15_t)0x7a4f, (q15_t)0xe59e, (q15_t)0x7a4a, (q15_t)0xe592,
+    (q15_t)0x7a45, (q15_t)0xe587, (q15_t)0x7a3f, (q15_t)0xe57c, (q15_t)0x7a3a, (q15_t)0xe570, (q15_t)0x7a35, (q15_t)0xe565,
+    (q15_t)0x7a30, (q15_t)0xe559, (q15_t)0x7a2b, (q15_t)0xe54e, (q15_t)0x7a25, (q15_t)0xe542, (q15_t)0x7a20, (q15_t)0xe537,
+    (q15_t)0x7a1b, (q15_t)0xe52c, (q15_t)0x7a16, (q15_t)0xe520, (q15_t)0x7a10, (q15_t)0xe515, (q15_t)0x7a0b, (q15_t)0xe509,
+    (q15_t)0x7a06, (q15_t)0xe4fe, (q15_t)0x7a00, (q15_t)0xe4f3, (q15_t)0x79fb, (q15_t)0xe4e7, (q15_t)0x79f6, (q15_t)0xe4dc,
+    (q15_t)0x79f0, (q15_t)0xe4d0, (q15_t)0x79eb, (q15_t)0xe4c5, (q15_t)0x79e6, (q15_t)0xe4ba, (q15_t)0x79e0, (q15_t)0xe4ae,
+    (q15_t)0x79db, (q15_t)0xe4a3, (q15_t)0x79d6, (q15_t)0xe498, (q15_t)0x79d0, (q15_t)0xe48c, (q15_t)0x79cb, (q15_t)0xe481,
+    (q15_t)0x79c5, (q15_t)0xe476, (q15_t)0x79c0, (q15_t)0xe46a, (q15_t)0x79bb, (q15_t)0xe45f, (q15_t)0x79b5, (q15_t)0xe454,
+    (q15_t)0x79b0, (q15_t)0xe448, (q15_t)0x79aa, (q15_t)0xe43d, (q15_t)0x79a5, (q15_t)0xe432, (q15_t)0x799f, (q15_t)0xe426,
+    (q15_t)0x799a, (q15_t)0xe41b, (q15_t)0x7994, (q15_t)0xe410, (q15_t)0x798f, (q15_t)0xe404, (q15_t)0x7989, (q15_t)0xe3f9,
+    (q15_t)0x7984, (q15_t)0xe3ee, (q15_t)0x797e, (q15_t)0xe3e2, (q15_t)0x7979, (q15_t)0xe3d7, (q15_t)0x7973, (q15_t)0xe3cc,
+    (q15_t)0x796e, (q15_t)0xe3c1, (q15_t)0x7968, (q15_t)0xe3b5, (q15_t)0x7963, (q15_t)0xe3aa, (q15_t)0x795d, (q15_t)0xe39f,
+    (q15_t)0x7958, (q15_t)0xe394, (q15_t)0x7952, (q15_t)0xe388, (q15_t)0x794c, (q15_t)0xe37d, (q15_t)0x7947, (q15_t)0xe372,
+    (q15_t)0x7941, (q15_t)0xe367, (q15_t)0x793b, (q15_t)0xe35b, (q15_t)0x7936, (q15_t)0xe350, (q15_t)0x7930, (q15_t)0xe345,
+    (q15_t)0x792b, (q15_t)0xe33a, (q15_t)0x7925, (q15_t)0xe32e, (q15_t)0x791f, (q15_t)0xe323, (q15_t)0x791a, (q15_t)0xe318,
+    (q15_t)0x7914, (q15_t)0xe30d, (q15_t)0x790e, (q15_t)0xe301, (q15_t)0x7909, (q15_t)0xe2f6, (q15_t)0x7903, (q15_t)0xe2eb,
+    (q15_t)0x78fd, (q15_t)0xe2e0, (q15_t)0x78f7, (q15_t)0xe2d5, (q15_t)0x78f2, (q15_t)0xe2ca, (q15_t)0x78ec, (q15_t)0xe2be,
+    (q15_t)0x78e6, (q15_t)0xe2b3, (q15_t)0x78e0, (q15_t)0xe2a8, (q15_t)0x78db, (q15_t)0xe29d, (q15_t)0x78d5, (q15_t)0xe292,
+    (q15_t)0x78cf, (q15_t)0xe287, (q15_t)0x78c9, (q15_t)0xe27b, (q15_t)0x78c3, (q15_t)0xe270, (q15_t)0x78be, (q15_t)0xe265,
+    (q15_t)0x78b8, (q15_t)0xe25a, (q15_t)0x78b2, (q15_t)0xe24f, (q15_t)0x78ac, (q15_t)0xe244, (q15_t)0x78a6, (q15_t)0xe239,
+    (q15_t)0x78a1, (q15_t)0xe22d, (q15_t)0x789b, (q15_t)0xe222, (q15_t)0x7895, (q15_t)0xe217, (q15_t)0x788f, (q15_t)0xe20c,
+    (q15_t)0x7889, (q15_t)0xe201, (q15_t)0x7883, (q15_t)0xe1f6, (q15_t)0x787d, (q15_t)0xe1eb, (q15_t)0x7877, (q15_t)0xe1e0,
+    (q15_t)0x7871, (q15_t)0xe1d5, (q15_t)0x786b, (q15_t)0xe1ca, (q15_t)0x7866, (q15_t)0xe1be, (q15_t)0x7860, (q15_t)0xe1b3,
+    (q15_t)0x785a, (q15_t)0xe1a8, (q15_t)0x7854, (q15_t)0xe19d, (q15_t)0x784e, (q15_t)0xe192, (q15_t)0x7848, (q15_t)0xe187,
+    (q15_t)0x7842, (q15_t)0xe17c, (q15_t)0x783c, (q15_t)0xe171, (q15_t)0x7836, (q15_t)0xe166, (q15_t)0x7830, (q15_t)0xe15b,
+    (q15_t)0x782a, (q15_t)0xe150, (q15_t)0x7824, (q15_t)0xe145, (q15_t)0x781e, (q15_t)0xe13a, (q15_t)0x7818, (q15_t)0xe12f,
+    (q15_t)0x7812, (q15_t)0xe124, (q15_t)0x780b, (q15_t)0xe119, (q15_t)0x7805, (q15_t)0xe10e, (q15_t)0x77ff, (q15_t)0xe103,
+    (q15_t)0x77f9, (q15_t)0xe0f8, (q15_t)0x77f3, (q15_t)0xe0ed, (q15_t)0x77ed, (q15_t)0xe0e2, (q15_t)0x77e7, (q15_t)0xe0d7,
+    (q15_t)0x77e1, (q15_t)0xe0cc, (q15_t)0x77db, (q15_t)0xe0c1, (q15_t)0x77d5, (q15_t)0xe0b6, (q15_t)0x77ce, (q15_t)0xe0ab,
+    (q15_t)0x77c8, (q15_t)0xe0a0, (q15_t)0x77c2, (q15_t)0xe095, (q15_t)0x77bc, (q15_t)0xe08a, (q15_t)0x77b6, (q15_t)0xe07f,
+    (q15_t)0x77b0, (q15_t)0xe074, (q15_t)0x77a9, (q15_t)0xe069, (q15_t)0x77a3, (q15_t)0xe05e, (q15_t)0x779d, (q15_t)0xe054,
+    (q15_t)0x7797, (q15_t)0xe049, (q15_t)0x7790, (q15_t)0xe03e, (q15_t)0x778a, (q15_t)0xe033, (q15_t)0x7784, (q15_t)0xe028,
+    (q15_t)0x777e, (q15_t)0xe01d, (q15_t)0x7777, (q15_t)0xe012, (q15_t)0x7771, (q15_t)0xe007, (q15_t)0x776b, (q15_t)0xdffc,
+    (q15_t)0x7765, (q15_t)0xdff1, (q15_t)0x775e, (q15_t)0xdfe7, (q15_t)0x7758, (q15_t)0xdfdc, (q15_t)0x7752, (q15_t)0xdfd1,
+    (q15_t)0x774b, (q15_t)0xdfc6, (q15_t)0x7745, (q15_t)0xdfbb, (q15_t)0x773f, (q15_t)0xdfb0, (q15_t)0x7738, (q15_t)0xdfa5,
+    (q15_t)0x7732, (q15_t)0xdf9b, (q15_t)0x772c, (q15_t)0xdf90, (q15_t)0x7725, (q15_t)0xdf85, (q15_t)0x771f, (q15_t)0xdf7a,
+    (q15_t)0x7718, (q15_t)0xdf6f, (q15_t)0x7712, (q15_t)0xdf65, (q15_t)0x770c, (q15_t)0xdf5a, (q15_t)0x7705, (q15_t)0xdf4f,
+    (q15_t)0x76ff, (q15_t)0xdf44, (q15_t)0x76f8, (q15_t)0xdf39, (q15_t)0x76f2, (q15_t)0xdf2f, (q15_t)0x76eb, (q15_t)0xdf24,
+    (q15_t)0x76e5, (q15_t)0xdf19, (q15_t)0x76df, (q15_t)0xdf0e, (q15_t)0x76d8, (q15_t)0xdf03, (q15_t)0x76d2, (q15_t)0xdef9,
+    (q15_t)0x76cb, (q15_t)0xdeee, (q15_t)0x76c5, (q15_t)0xdee3, (q15_t)0x76be, (q15_t)0xded8, (q15_t)0x76b8, (q15_t)0xdece,
+    (q15_t)0x76b1, (q15_t)0xdec3, (q15_t)0x76ab, (q15_t)0xdeb8, (q15_t)0x76a4, (q15_t)0xdead, (q15_t)0x769d, (q15_t)0xdea3,
+    (q15_t)0x7697, (q15_t)0xde98, (q15_t)0x7690, (q15_t)0xde8d, (q15_t)0x768a, (q15_t)0xde83, (q15_t)0x7683, (q15_t)0xde78,
+    (q15_t)0x767d, (q15_t)0xde6d, (q15_t)0x7676, (q15_t)0xde62, (q15_t)0x766f, (q15_t)0xde58, (q15_t)0x7669, (q15_t)0xde4d,
+    (q15_t)0x7662, (q15_t)0xde42, (q15_t)0x765c, (q15_t)0xde38, (q15_t)0x7655, (q15_t)0xde2d, (q15_t)0x764e, (q15_t)0xde22,
+    (q15_t)0x7648, (q15_t)0xde18, (q15_t)0x7641, (q15_t)0xde0d, (q15_t)0x763a, (q15_t)0xde02, (q15_t)0x7634, (q15_t)0xddf8,
+    (q15_t)0x762d, (q15_t)0xdded, (q15_t)0x7626, (q15_t)0xdde2, (q15_t)0x7620, (q15_t)0xddd8, (q15_t)0x7619, (q15_t)0xddcd,
+    (q15_t)0x7612, (q15_t)0xddc3, (q15_t)0x760b, (q15_t)0xddb8, (q15_t)0x7605, (q15_t)0xddad, (q15_t)0x75fe, (q15_t)0xdda3,
+    (q15_t)0x75f7, (q15_t)0xdd98, (q15_t)0x75f0, (q15_t)0xdd8e, (q15_t)0x75ea, (q15_t)0xdd83, (q15_t)0x75e3, (q15_t)0xdd78,
+    (q15_t)0x75dc, (q15_t)0xdd6e, (q15_t)0x75d5, (q15_t)0xdd63, (q15_t)0x75ce, (q15_t)0xdd59, (q15_t)0x75c8, (q15_t)0xdd4e,
+    (q15_t)0x75c1, (q15_t)0xdd44, (q15_t)0x75ba, (q15_t)0xdd39, (q15_t)0x75b3, (q15_t)0xdd2e, (q15_t)0x75ac, (q15_t)0xdd24,
+    (q15_t)0x75a5, (q15_t)0xdd19, (q15_t)0x759f, (q15_t)0xdd0f, (q15_t)0x7598, (q15_t)0xdd04, (q15_t)0x7591, (q15_t)0xdcfa,
+    (q15_t)0x758a, (q15_t)0xdcef, (q15_t)0x7583, (q15_t)0xdce5, (q15_t)0x757c, (q15_t)0xdcda, (q15_t)0x7575, (q15_t)0xdcd0,
+    (q15_t)0x756e, (q15_t)0xdcc5, (q15_t)0x7567, (q15_t)0xdcbb, (q15_t)0x7561, (q15_t)0xdcb0, (q15_t)0x755a, (q15_t)0xdca6,
+    (q15_t)0x7553, (q15_t)0xdc9b, (q15_t)0x754c, (q15_t)0xdc91, (q15_t)0x7545, (q15_t)0xdc86, (q15_t)0x753e, (q15_t)0xdc7c,
+    (q15_t)0x7537, (q15_t)0xdc72, (q15_t)0x7530, (q15_t)0xdc67, (q15_t)0x7529, (q15_t)0xdc5d, (q15_t)0x7522, (q15_t)0xdc52,
+    (q15_t)0x751b, (q15_t)0xdc48, (q15_t)0x7514, (q15_t)0xdc3d, (q15_t)0x750d, (q15_t)0xdc33, (q15_t)0x7506, (q15_t)0xdc29,
+    (q15_t)0x74ff, (q15_t)0xdc1e, (q15_t)0x74f8, (q15_t)0xdc14, (q15_t)0x74f1, (q15_t)0xdc09, (q15_t)0x74ea, (q15_t)0xdbff,
+    (q15_t)0x74e2, (q15_t)0xdbf5, (q15_t)0x74db, (q15_t)0xdbea, (q15_t)0x74d4, (q15_t)0xdbe0, (q15_t)0x74cd, (q15_t)0xdbd5,
+    (q15_t)0x74c6, (q15_t)0xdbcb, (q15_t)0x74bf, (q15_t)0xdbc1, (q15_t)0x74b8, (q15_t)0xdbb6, (q15_t)0x74b1, (q15_t)0xdbac,
+    (q15_t)0x74aa, (q15_t)0xdba2, (q15_t)0x74a2, (q15_t)0xdb97, (q15_t)0x749b, (q15_t)0xdb8d, (q15_t)0x7494, (q15_t)0xdb83,
+    (q15_t)0x748d, (q15_t)0xdb78, (q15_t)0x7486, (q15_t)0xdb6e, (q15_t)0x747f, (q15_t)0xdb64, (q15_t)0x7477, (q15_t)0xdb59,
+    (q15_t)0x7470, (q15_t)0xdb4f, (q15_t)0x7469, (q15_t)0xdb45, (q15_t)0x7462, (q15_t)0xdb3b, (q15_t)0x745b, (q15_t)0xdb30,
+    (q15_t)0x7453, (q15_t)0xdb26, (q15_t)0x744c, (q15_t)0xdb1c, (q15_t)0x7445, (q15_t)0xdb11, (q15_t)0x743e, (q15_t)0xdb07,
+    (q15_t)0x7436, (q15_t)0xdafd, (q15_t)0x742f, (q15_t)0xdaf3, (q15_t)0x7428, (q15_t)0xdae8, (q15_t)0x7420, (q15_t)0xdade,
+    (q15_t)0x7419, (q15_t)0xdad4, (q15_t)0x7412, (q15_t)0xdaca, (q15_t)0x740b, (q15_t)0xdabf, (q15_t)0x7403, (q15_t)0xdab5,
+    (q15_t)0x73fc, (q15_t)0xdaab, (q15_t)0x73f5, (q15_t)0xdaa1, (q15_t)0x73ed, (q15_t)0xda97, (q15_t)0x73e6, (q15_t)0xda8c,
+    (q15_t)0x73df, (q15_t)0xda82, (q15_t)0x73d7, (q15_t)0xda78, (q15_t)0x73d0, (q15_t)0xda6e, (q15_t)0x73c8, (q15_t)0xda64,
+    (q15_t)0x73c1, (q15_t)0xda5a, (q15_t)0x73ba, (q15_t)0xda4f, (q15_t)0x73b2, (q15_t)0xda45, (q15_t)0x73ab, (q15_t)0xda3b,
+    (q15_t)0x73a3, (q15_t)0xda31, (q15_t)0x739c, (q15_t)0xda27, (q15_t)0x7395, (q15_t)0xda1d, (q15_t)0x738d, (q15_t)0xda13,
+    (q15_t)0x7386, (q15_t)0xda08, (q15_t)0x737e, (q15_t)0xd9fe, (q15_t)0x7377, (q15_t)0xd9f4, (q15_t)0x736f, (q15_t)0xd9ea,
+    (q15_t)0x7368, (q15_t)0xd9e0, (q15_t)0x7360, (q15_t)0xd9d6, (q15_t)0x7359, (q15_t)0xd9cc, (q15_t)0x7351, (q15_t)0xd9c2,
+    (q15_t)0x734a, (q15_t)0xd9b8, (q15_t)0x7342, (q15_t)0xd9ae, (q15_t)0x733b, (q15_t)0xd9a4, (q15_t)0x7333, (q15_t)0xd99a,
+    (q15_t)0x732c, (q15_t)0xd98f, (q15_t)0x7324, (q15_t)0xd985, (q15_t)0x731d, (q15_t)0xd97b, (q15_t)0x7315, (q15_t)0xd971,
+    (q15_t)0x730d, (q15_t)0xd967, (q15_t)0x7306, (q15_t)0xd95d, (q15_t)0x72fe, (q15_t)0xd953, (q15_t)0x72f7, (q15_t)0xd949,
+    (q15_t)0x72ef, (q15_t)0xd93f, (q15_t)0x72e7, (q15_t)0xd935, (q15_t)0x72e0, (q15_t)0xd92b, (q15_t)0x72d8, (q15_t)0xd921,
+    (q15_t)0x72d0, (q15_t)0xd917, (q15_t)0x72c9, (q15_t)0xd90d, (q15_t)0x72c1, (q15_t)0xd903, (q15_t)0x72ba, (q15_t)0xd8f9,
+    (q15_t)0x72b2, (q15_t)0xd8ef, (q15_t)0x72aa, (q15_t)0xd8e6, (q15_t)0x72a3, (q15_t)0xd8dc, (q15_t)0x729b, (q15_t)0xd8d2,
+    (q15_t)0x7293, (q15_t)0xd8c8, (q15_t)0x728b, (q15_t)0xd8be, (q15_t)0x7284, (q15_t)0xd8b4, (q15_t)0x727c, (q15_t)0xd8aa,
+    (q15_t)0x7274, (q15_t)0xd8a0, (q15_t)0x726d, (q15_t)0xd896, (q15_t)0x7265, (q15_t)0xd88c, (q15_t)0x725d, (q15_t)0xd882,
+    (q15_t)0x7255, (q15_t)0xd878, (q15_t)0x724e, (q15_t)0xd86f, (q15_t)0x7246, (q15_t)0xd865, (q15_t)0x723e, (q15_t)0xd85b,
+    (q15_t)0x7236, (q15_t)0xd851, (q15_t)0x722e, (q15_t)0xd847, (q15_t)0x7227, (q15_t)0xd83d, (q15_t)0x721f, (q15_t)0xd833,
+    (q15_t)0x7217, (q15_t)0xd82a, (q15_t)0x720f, (q15_t)0xd820, (q15_t)0x7207, (q15_t)0xd816, (q15_t)0x71ff, (q15_t)0xd80c,
+    (q15_t)0x71f8, (q15_t)0xd802, (q15_t)0x71f0, (q15_t)0xd7f8, (q15_t)0x71e8, (q15_t)0xd7ef, (q15_t)0x71e0, (q15_t)0xd7e5,
+    (q15_t)0x71d8, (q15_t)0xd7db, (q15_t)0x71d0, (q15_t)0xd7d1, (q15_t)0x71c8, (q15_t)0xd7c8, (q15_t)0x71c0, (q15_t)0xd7be,
+    (q15_t)0x71b9, (q15_t)0xd7b4, (q15_t)0x71b1, (q15_t)0xd7aa, (q15_t)0x71a9, (q15_t)0xd7a0, (q15_t)0x71a1, (q15_t)0xd797,
+    (q15_t)0x7199, (q15_t)0xd78d, (q15_t)0x7191, (q15_t)0xd783, (q15_t)0x7189, (q15_t)0xd77a, (q15_t)0x7181, (q15_t)0xd770,
+    (q15_t)0x7179, (q15_t)0xd766, (q15_t)0x7171, (q15_t)0xd75c, (q15_t)0x7169, (q15_t)0xd753, (q15_t)0x7161, (q15_t)0xd749,
+    (q15_t)0x7159, (q15_t)0xd73f, (q15_t)0x7151, (q15_t)0xd736, (q15_t)0x7149, (q15_t)0xd72c, (q15_t)0x7141, (q15_t)0xd722,
+    (q15_t)0x7139, (q15_t)0xd719, (q15_t)0x7131, (q15_t)0xd70f, (q15_t)0x7129, (q15_t)0xd705, (q15_t)0x7121, (q15_t)0xd6fc,
+    (q15_t)0x7119, (q15_t)0xd6f2, (q15_t)0x7111, (q15_t)0xd6e8, (q15_t)0x7109, (q15_t)0xd6df, (q15_t)0x7101, (q15_t)0xd6d5,
+    (q15_t)0x70f9, (q15_t)0xd6cb, (q15_t)0x70f0, (q15_t)0xd6c2, (q15_t)0x70e8, (q15_t)0xd6b8, (q15_t)0x70e0, (q15_t)0xd6af,
+    (q15_t)0x70d8, (q15_t)0xd6a5, (q15_t)0x70d0, (q15_t)0xd69b, (q15_t)0x70c8, (q15_t)0xd692, (q15_t)0x70c0, (q15_t)0xd688,
+    (q15_t)0x70b8, (q15_t)0xd67f, (q15_t)0x70af, (q15_t)0xd675, (q15_t)0x70a7, (q15_t)0xd66c, (q15_t)0x709f, (q15_t)0xd662,
+    (q15_t)0x7097, (q15_t)0xd659, (q15_t)0x708f, (q15_t)0xd64f, (q15_t)0x7087, (q15_t)0xd645, (q15_t)0x707e, (q15_t)0xd63c,
+    (q15_t)0x7076, (q15_t)0xd632, (q15_t)0x706e, (q15_t)0xd629, (q15_t)0x7066, (q15_t)0xd61f, (q15_t)0x705d, (q15_t)0xd616,
+    (q15_t)0x7055, (q15_t)0xd60c, (q15_t)0x704d, (q15_t)0xd603, (q15_t)0x7045, (q15_t)0xd5f9, (q15_t)0x703c, (q15_t)0xd5f0,
+    (q15_t)0x7034, (q15_t)0xd5e6, (q15_t)0x702c, (q15_t)0xd5dd, (q15_t)0x7024, (q15_t)0xd5d4, (q15_t)0x701b, (q15_t)0xd5ca,
+    (q15_t)0x7013, (q15_t)0xd5c1, (q15_t)0x700b, (q15_t)0xd5b7, (q15_t)0x7002, (q15_t)0xd5ae, (q15_t)0x6ffa, (q15_t)0xd5a4,
+    (q15_t)0x6ff2, (q15_t)0xd59b, (q15_t)0x6fea, (q15_t)0xd592, (q15_t)0x6fe1, (q15_t)0xd588, (q15_t)0x6fd9, (q15_t)0xd57f,
+    (q15_t)0x6fd0, (q15_t)0xd575, (q15_t)0x6fc8, (q15_t)0xd56c, (q15_t)0x6fc0, (q15_t)0xd563, (q15_t)0x6fb7, (q15_t)0xd559,
+    (q15_t)0x6faf, (q15_t)0xd550, (q15_t)0x6fa7, (q15_t)0xd547, (q15_t)0x6f9e, (q15_t)0xd53d, (q15_t)0x6f96, (q15_t)0xd534,
+    (q15_t)0x6f8d, (q15_t)0xd52a, (q15_t)0x6f85, (q15_t)0xd521, (q15_t)0x6f7d, (q15_t)0xd518, (q15_t)0x6f74, (q15_t)0xd50e,
+    (q15_t)0x6f6c, (q15_t)0xd505, (q15_t)0x6f63, (q15_t)0xd4fc, (q15_t)0x6f5b, (q15_t)0xd4f3, (q15_t)0x6f52, (q15_t)0xd4e9,
+    (q15_t)0x6f4a, (q15_t)0xd4e0, (q15_t)0x6f41, (q15_t)0xd4d7, (q15_t)0x6f39, (q15_t)0xd4cd, (q15_t)0x6f30, (q15_t)0xd4c4,
+    (q15_t)0x6f28, (q15_t)0xd4bb, (q15_t)0x6f20, (q15_t)0xd4b2, (q15_t)0x6f17, (q15_t)0xd4a8, (q15_t)0x6f0e, (q15_t)0xd49f,
+    (q15_t)0x6f06, (q15_t)0xd496, (q15_t)0x6efd, (q15_t)0xd48d, (q15_t)0x6ef5, (q15_t)0xd483, (q15_t)0x6eec, (q15_t)0xd47a,
+    (q15_t)0x6ee4, (q15_t)0xd471, (q15_t)0x6edb, (q15_t)0xd468, (q15_t)0x6ed3, (q15_t)0xd45f, (q15_t)0x6eca, (q15_t)0xd455,
+    (q15_t)0x6ec2, (q15_t)0xd44c, (q15_t)0x6eb9, (q15_t)0xd443, (q15_t)0x6eb0, (q15_t)0xd43a, (q15_t)0x6ea8, (q15_t)0xd431,
+    (q15_t)0x6e9f, (q15_t)0xd428, (q15_t)0x6e97, (q15_t)0xd41e, (q15_t)0x6e8e, (q15_t)0xd415, (q15_t)0x6e85, (q15_t)0xd40c,
+    (q15_t)0x6e7d, (q15_t)0xd403, (q15_t)0x6e74, (q15_t)0xd3fa, (q15_t)0x6e6b, (q15_t)0xd3f1, (q15_t)0x6e63, (q15_t)0xd3e8,
+    (q15_t)0x6e5a, (q15_t)0xd3df, (q15_t)0x6e51, (q15_t)0xd3d5, (q15_t)0x6e49, (q15_t)0xd3cc, (q15_t)0x6e40, (q15_t)0xd3c3,
+    (q15_t)0x6e37, (q15_t)0xd3ba, (q15_t)0x6e2f, (q15_t)0xd3b1, (q15_t)0x6e26, (q15_t)0xd3a8, (q15_t)0x6e1d, (q15_t)0xd39f,
+    (q15_t)0x6e15, (q15_t)0xd396, (q15_t)0x6e0c, (q15_t)0xd38d, (q15_t)0x6e03, (q15_t)0xd384, (q15_t)0x6dfa, (q15_t)0xd37b,
+    (q15_t)0x6df2, (q15_t)0xd372, (q15_t)0x6de9, (q15_t)0xd369, (q15_t)0x6de0, (q15_t)0xd360, (q15_t)0x6dd7, (q15_t)0xd357,
+    (q15_t)0x6dcf, (q15_t)0xd34e, (q15_t)0x6dc6, (q15_t)0xd345, (q15_t)0x6dbd, (q15_t)0xd33c, (q15_t)0x6db4, (q15_t)0xd333,
+    (q15_t)0x6dab, (q15_t)0xd32a, (q15_t)0x6da3, (q15_t)0xd321, (q15_t)0x6d9a, (q15_t)0xd318, (q15_t)0x6d91, (q15_t)0xd30f,
+    (q15_t)0x6d88, (q15_t)0xd306, (q15_t)0x6d7f, (q15_t)0xd2fd, (q15_t)0x6d76, (q15_t)0xd2f4, (q15_t)0x6d6e, (q15_t)0xd2eb,
+    (q15_t)0x6d65, (q15_t)0xd2e2, (q15_t)0x6d5c, (q15_t)0xd2d9, (q15_t)0x6d53, (q15_t)0xd2d1, (q15_t)0x6d4a, (q15_t)0xd2c8,
+    (q15_t)0x6d41, (q15_t)0xd2bf, (q15_t)0x6d38, (q15_t)0xd2b6, (q15_t)0x6d2f, (q15_t)0xd2ad, (q15_t)0x6d27, (q15_t)0xd2a4,
+    (q15_t)0x6d1e, (q15_t)0xd29b, (q15_t)0x6d15, (q15_t)0xd292, (q15_t)0x6d0c, (q15_t)0xd28a, (q15_t)0x6d03, (q15_t)0xd281,
+    (q15_t)0x6cfa, (q15_t)0xd278, (q15_t)0x6cf1, (q15_t)0xd26f, (q15_t)0x6ce8, (q15_t)0xd266, (q15_t)0x6cdf, (q15_t)0xd25d,
+    (q15_t)0x6cd6, (q15_t)0xd255, (q15_t)0x6ccd, (q15_t)0xd24c, (q15_t)0x6cc4, (q15_t)0xd243, (q15_t)0x6cbb, (q15_t)0xd23a,
+    (q15_t)0x6cb2, (q15_t)0xd231, (q15_t)0x6ca9, (q15_t)0xd229, (q15_t)0x6ca0, (q15_t)0xd220, (q15_t)0x6c97, (q15_t)0xd217,
+    (q15_t)0x6c8e, (q15_t)0xd20e, (q15_t)0x6c85, (q15_t)0xd206, (q15_t)0x6c7c, (q15_t)0xd1fd, (q15_t)0x6c73, (q15_t)0xd1f4,
+    (q15_t)0x6c6a, (q15_t)0xd1eb, (q15_t)0x6c61, (q15_t)0xd1e3, (q15_t)0x6c58, (q15_t)0xd1da, (q15_t)0x6c4f, (q15_t)0xd1d1,
+    (q15_t)0x6c46, (q15_t)0xd1c9, (q15_t)0x6c3d, (q15_t)0xd1c0, (q15_t)0x6c34, (q15_t)0xd1b7, (q15_t)0x6c2b, (q15_t)0xd1af,
+    (q15_t)0x6c21, (q15_t)0xd1a6, (q15_t)0x6c18, (q15_t)0xd19d, (q15_t)0x6c0f, (q15_t)0xd195, (q15_t)0x6c06, (q15_t)0xd18c,
+    (q15_t)0x6bfd, (q15_t)0xd183, (q15_t)0x6bf4, (q15_t)0xd17b, (q15_t)0x6beb, (q15_t)0xd172, (q15_t)0x6be2, (q15_t)0xd169,
+    (q15_t)0x6bd8, (q15_t)0xd161, (q15_t)0x6bcf, (q15_t)0xd158, (q15_t)0x6bc6, (q15_t)0xd150, (q15_t)0x6bbd, (q15_t)0xd147,
+    (q15_t)0x6bb4, (q15_t)0xd13e, (q15_t)0x6bab, (q15_t)0xd136, (q15_t)0x6ba1, (q15_t)0xd12d, (q15_t)0x6b98, (q15_t)0xd125,
+    (q15_t)0x6b8f, (q15_t)0xd11c, (q15_t)0x6b86, (q15_t)0xd114, (q15_t)0x6b7d, (q15_t)0xd10b, (q15_t)0x6b73, (q15_t)0xd103,
+    (q15_t)0x6b6a, (q15_t)0xd0fa, (q15_t)0x6b61, (q15_t)0xd0f2, (q15_t)0x6b58, (q15_t)0xd0e9, (q15_t)0x6b4e, (q15_t)0xd0e0,
+    (q15_t)0x6b45, (q15_t)0xd0d8, (q15_t)0x6b3c, (q15_t)0xd0d0, (q15_t)0x6b33, (q15_t)0xd0c7, (q15_t)0x6b29, (q15_t)0xd0bf,
+    (q15_t)0x6b20, (q15_t)0xd0b6, (q15_t)0x6b17, (q15_t)0xd0ae, (q15_t)0x6b0d, (q15_t)0xd0a5, (q15_t)0x6b04, (q15_t)0xd09d,
+    (q15_t)0x6afb, (q15_t)0xd094, (q15_t)0x6af2, (q15_t)0xd08c, (q15_t)0x6ae8, (q15_t)0xd083, (q15_t)0x6adf, (q15_t)0xd07b,
+    (q15_t)0x6ad6, (q15_t)0xd073, (q15_t)0x6acc, (q15_t)0xd06a, (q15_t)0x6ac3, (q15_t)0xd062, (q15_t)0x6ab9, (q15_t)0xd059,
+    (q15_t)0x6ab0, (q15_t)0xd051, (q15_t)0x6aa7, (q15_t)0xd049, (q15_t)0x6a9d, (q15_t)0xd040, (q15_t)0x6a94, (q15_t)0xd038,
+    (q15_t)0x6a8b, (q15_t)0xd030, (q15_t)0x6a81, (q15_t)0xd027, (q15_t)0x6a78, (q15_t)0xd01f, (q15_t)0x6a6e, (q15_t)0xd016,
+    (q15_t)0x6a65, (q15_t)0xd00e, (q15_t)0x6a5c, (q15_t)0xd006, (q15_t)0x6a52, (q15_t)0xcffe, (q15_t)0x6a49, (q15_t)0xcff5,
+    (q15_t)0x6a3f, (q15_t)0xcfed, (q15_t)0x6a36, (q15_t)0xcfe5, (q15_t)0x6a2c, (q15_t)0xcfdc, (q15_t)0x6a23, (q15_t)0xcfd4,
+    (q15_t)0x6a1a, (q15_t)0xcfcc, (q15_t)0x6a10, (q15_t)0xcfc4, (q15_t)0x6a07, (q15_t)0xcfbb, (q15_t)0x69fd, (q15_t)0xcfb3,
+    (q15_t)0x69f4, (q15_t)0xcfab, (q15_t)0x69ea, (q15_t)0xcfa3, (q15_t)0x69e1, (q15_t)0xcf9a, (q15_t)0x69d7, (q15_t)0xcf92,
+    (q15_t)0x69ce, (q15_t)0xcf8a, (q15_t)0x69c4, (q15_t)0xcf82, (q15_t)0x69bb, (q15_t)0xcf79, (q15_t)0x69b1, (q15_t)0xcf71,
+    (q15_t)0x69a7, (q15_t)0xcf69, (q15_t)0x699e, (q15_t)0xcf61, (q15_t)0x6994, (q15_t)0xcf59, (q15_t)0x698b, (q15_t)0xcf51,
+    (q15_t)0x6981, (q15_t)0xcf48, (q15_t)0x6978, (q15_t)0xcf40, (q15_t)0x696e, (q15_t)0xcf38, (q15_t)0x6965, (q15_t)0xcf30,
+    (q15_t)0x695b, (q15_t)0xcf28, (q15_t)0x6951, (q15_t)0xcf20, (q15_t)0x6948, (q15_t)0xcf18, (q15_t)0x693e, (q15_t)0xcf10,
+    (q15_t)0x6935, (q15_t)0xcf07, (q15_t)0x692b, (q15_t)0xceff, (q15_t)0x6921, (q15_t)0xcef7, (q15_t)0x6918, (q15_t)0xceef,
+    (q15_t)0x690e, (q15_t)0xcee7, (q15_t)0x6904, (q15_t)0xcedf, (q15_t)0x68fb, (q15_t)0xced7, (q15_t)0x68f1, (q15_t)0xcecf,
+    (q15_t)0x68e7, (q15_t)0xcec7, (q15_t)0x68de, (q15_t)0xcebf, (q15_t)0x68d4, (q15_t)0xceb7, (q15_t)0x68ca, (q15_t)0xceaf,
+    (q15_t)0x68c1, (q15_t)0xcea7, (q15_t)0x68b7, (q15_t)0xce9f, (q15_t)0x68ad, (q15_t)0xce97, (q15_t)0x68a4, (q15_t)0xce8f,
+    (q15_t)0x689a, (q15_t)0xce87, (q15_t)0x6890, (q15_t)0xce7f, (q15_t)0x6886, (q15_t)0xce77, (q15_t)0x687d, (q15_t)0xce6f,
+    (q15_t)0x6873, (q15_t)0xce67, (q15_t)0x6869, (q15_t)0xce5f, (q15_t)0x6860, (q15_t)0xce57, (q15_t)0x6856, (q15_t)0xce4f,
+    (q15_t)0x684c, (q15_t)0xce47, (q15_t)0x6842, (q15_t)0xce40, (q15_t)0x6838, (q15_t)0xce38, (q15_t)0x682f, (q15_t)0xce30,
+    (q15_t)0x6825, (q15_t)0xce28, (q15_t)0x681b, (q15_t)0xce20, (q15_t)0x6811, (q15_t)0xce18, (q15_t)0x6808, (q15_t)0xce10,
+    (q15_t)0x67fe, (q15_t)0xce08, (q15_t)0x67f4, (q15_t)0xce01, (q15_t)0x67ea, (q15_t)0xcdf9, (q15_t)0x67e0, (q15_t)0xcdf1,
+    (q15_t)0x67d6, (q15_t)0xcde9, (q15_t)0x67cd, (q15_t)0xcde1, (q15_t)0x67c3, (q15_t)0xcdd9, (q15_t)0x67b9, (q15_t)0xcdd2,
+    (q15_t)0x67af, (q15_t)0xcdca, (q15_t)0x67a5, (q15_t)0xcdc2, (q15_t)0x679b, (q15_t)0xcdba, (q15_t)0x6791, (q15_t)0xcdb2,
+    (q15_t)0x6788, (q15_t)0xcdab, (q15_t)0x677e, (q15_t)0xcda3, (q15_t)0x6774, (q15_t)0xcd9b, (q15_t)0x676a, (q15_t)0xcd93,
+    (q15_t)0x6760, (q15_t)0xcd8c, (q15_t)0x6756, (q15_t)0xcd84, (q15_t)0x674c, (q15_t)0xcd7c, (q15_t)0x6742, (q15_t)0xcd75,
+    (q15_t)0x6738, (q15_t)0xcd6d, (q15_t)0x672e, (q15_t)0xcd65, (q15_t)0x6724, (q15_t)0xcd5d, (q15_t)0x671a, (q15_t)0xcd56,
+    (q15_t)0x6711, (q15_t)0xcd4e, (q15_t)0x6707, (q15_t)0xcd46, (q15_t)0x66fd, (q15_t)0xcd3f, (q15_t)0x66f3, (q15_t)0xcd37,
+    (q15_t)0x66e9, (q15_t)0xcd30, (q15_t)0x66df, (q15_t)0xcd28, (q15_t)0x66d5, (q15_t)0xcd20, (q15_t)0x66cb, (q15_t)0xcd19,
+    (q15_t)0x66c1, (q15_t)0xcd11, (q15_t)0x66b7, (q15_t)0xcd09, (q15_t)0x66ad, (q15_t)0xcd02, (q15_t)0x66a3, (q15_t)0xccfa,
+    (q15_t)0x6699, (q15_t)0xccf3, (q15_t)0x668f, (q15_t)0xcceb, (q15_t)0x6685, (q15_t)0xcce3, (q15_t)0x667b, (q15_t)0xccdc,
+    (q15_t)0x6671, (q15_t)0xccd4, (q15_t)0x6666, (q15_t)0xcccd, (q15_t)0x665c, (q15_t)0xccc5, (q15_t)0x6652, (q15_t)0xccbe,
+    (q15_t)0x6648, (q15_t)0xccb6, (q15_t)0x663e, (q15_t)0xccaf, (q15_t)0x6634, (q15_t)0xcca7, (q15_t)0x662a, (q15_t)0xcca0,
+    (q15_t)0x6620, (q15_t)0xcc98, (q15_t)0x6616, (q15_t)0xcc91, (q15_t)0x660c, (q15_t)0xcc89, (q15_t)0x6602, (q15_t)0xcc82,
+    (q15_t)0x65f8, (q15_t)0xcc7a, (q15_t)0x65ed, (q15_t)0xcc73, (q15_t)0x65e3, (q15_t)0xcc6b, (q15_t)0x65d9, (q15_t)0xcc64,
+    (q15_t)0x65cf, (q15_t)0xcc5d, (q15_t)0x65c5, (q15_t)0xcc55, (q15_t)0x65bb, (q15_t)0xcc4e, (q15_t)0x65b1, (q15_t)0xcc46,
+    (q15_t)0x65a6, (q15_t)0xcc3f, (q15_t)0x659c, (q15_t)0xcc38, (q15_t)0x6592, (q15_t)0xcc30, (q15_t)0x6588, (q15_t)0xcc29,
+    (q15_t)0x657e, (q15_t)0xcc21, (q15_t)0x6574, (q15_t)0xcc1a, (q15_t)0x6569, (q15_t)0xcc13, (q15_t)0x655f, (q15_t)0xcc0b,
+    (q15_t)0x6555, (q15_t)0xcc04, (q15_t)0x654b, (q15_t)0xcbfd, (q15_t)0x6541, (q15_t)0xcbf5, (q15_t)0x6536, (q15_t)0xcbee,
+    (q15_t)0x652c, (q15_t)0xcbe7, (q15_t)0x6522, (q15_t)0xcbe0, (q15_t)0x6518, (q15_t)0xcbd8, (q15_t)0x650d, (q15_t)0xcbd1,
+    (q15_t)0x6503, (q15_t)0xcbca, (q15_t)0x64f9, (q15_t)0xcbc2, (q15_t)0x64ef, (q15_t)0xcbbb, (q15_t)0x64e4, (q15_t)0xcbb4,
+    (q15_t)0x64da, (q15_t)0xcbad, (q15_t)0x64d0, (q15_t)0xcba5, (q15_t)0x64c5, (q15_t)0xcb9e, (q15_t)0x64bb, (q15_t)0xcb97,
+    (q15_t)0x64b1, (q15_t)0xcb90, (q15_t)0x64a7, (q15_t)0xcb89, (q15_t)0x649c, (q15_t)0xcb81, (q15_t)0x6492, (q15_t)0xcb7a,
+    (q15_t)0x6488, (q15_t)0xcb73, (q15_t)0x647d, (q15_t)0xcb6c, (q15_t)0x6473, (q15_t)0xcb65, (q15_t)0x6469, (q15_t)0xcb5e,
+    (q15_t)0x645e, (q15_t)0xcb56, (q15_t)0x6454, (q15_t)0xcb4f, (q15_t)0x644a, (q15_t)0xcb48, (q15_t)0x643f, (q15_t)0xcb41,
+    (q15_t)0x6435, (q15_t)0xcb3a, (q15_t)0x642b, (q15_t)0xcb33, (q15_t)0x6420, (q15_t)0xcb2c, (q15_t)0x6416, (q15_t)0xcb25,
+    (q15_t)0x640b, (q15_t)0xcb1e, (q15_t)0x6401, (q15_t)0xcb16, (q15_t)0x63f7, (q15_t)0xcb0f, (q15_t)0x63ec, (q15_t)0xcb08,
+    (q15_t)0x63e2, (q15_t)0xcb01, (q15_t)0x63d7, (q15_t)0xcafa, (q15_t)0x63cd, (q15_t)0xcaf3, (q15_t)0x63c3, (q15_t)0xcaec,
+    (q15_t)0x63b8, (q15_t)0xcae5, (q15_t)0x63ae, (q15_t)0xcade, (q15_t)0x63a3, (q15_t)0xcad7, (q15_t)0x6399, (q15_t)0xcad0,
+    (q15_t)0x638e, (q15_t)0xcac9, (q15_t)0x6384, (q15_t)0xcac2, (q15_t)0x637a, (q15_t)0xcabb, (q15_t)0x636f, (q15_t)0xcab4,
+    (q15_t)0x6365, (q15_t)0xcaad, (q15_t)0x635a, (q15_t)0xcaa6, (q15_t)0x6350, (q15_t)0xca9f, (q15_t)0x6345, (q15_t)0xca99,
+    (q15_t)0x633b, (q15_t)0xca92, (q15_t)0x6330, (q15_t)0xca8b, (q15_t)0x6326, (q15_t)0xca84, (q15_t)0x631b, (q15_t)0xca7d,
+    (q15_t)0x6311, (q15_t)0xca76, (q15_t)0x6306, (q15_t)0xca6f, (q15_t)0x62fc, (q15_t)0xca68, (q15_t)0x62f1, (q15_t)0xca61,
+    (q15_t)0x62e7, (q15_t)0xca5b, (q15_t)0x62dc, (q15_t)0xca54, (q15_t)0x62d2, (q15_t)0xca4d, (q15_t)0x62c7, (q15_t)0xca46,
+    (q15_t)0x62bc, (q15_t)0xca3f, (q15_t)0x62b2, (q15_t)0xca38, (q15_t)0x62a7, (q15_t)0xca32, (q15_t)0x629d, (q15_t)0xca2b,
+    (q15_t)0x6292, (q15_t)0xca24, (q15_t)0x6288, (q15_t)0xca1d, (q15_t)0x627d, (q15_t)0xca16, (q15_t)0x6272, (q15_t)0xca10,
+    (q15_t)0x6268, (q15_t)0xca09, (q15_t)0x625d, (q15_t)0xca02, (q15_t)0x6253, (q15_t)0xc9fb, (q15_t)0x6248, (q15_t)0xc9f5,
+    (q15_t)0x623d, (q15_t)0xc9ee, (q15_t)0x6233, (q15_t)0xc9e7, (q15_t)0x6228, (q15_t)0xc9e0, (q15_t)0x621e, (q15_t)0xc9da,
+    (q15_t)0x6213, (q15_t)0xc9d3, (q15_t)0x6208, (q15_t)0xc9cc, (q15_t)0x61fe, (q15_t)0xc9c6, (q15_t)0x61f3, (q15_t)0xc9bf,
+    (q15_t)0x61e8, (q15_t)0xc9b8, (q15_t)0x61de, (q15_t)0xc9b2, (q15_t)0x61d3, (q15_t)0xc9ab, (q15_t)0x61c8, (q15_t)0xc9a4,
+    (q15_t)0x61be, (q15_t)0xc99e, (q15_t)0x61b3, (q15_t)0xc997, (q15_t)0x61a8, (q15_t)0xc991, (q15_t)0x619e, (q15_t)0xc98a,
+    (q15_t)0x6193, (q15_t)0xc983, (q15_t)0x6188, (q15_t)0xc97d, (q15_t)0x617d, (q15_t)0xc976, (q15_t)0x6173, (q15_t)0xc970,
+    (q15_t)0x6168, (q15_t)0xc969, (q15_t)0x615d, (q15_t)0xc963, (q15_t)0x6153, (q15_t)0xc95c, (q15_t)0x6148, (q15_t)0xc955,
+    (q15_t)0x613d, (q15_t)0xc94f, (q15_t)0x6132, (q15_t)0xc948, (q15_t)0x6128, (q15_t)0xc942, (q15_t)0x611d, (q15_t)0xc93b,
+    (q15_t)0x6112, (q15_t)0xc935, (q15_t)0x6107, (q15_t)0xc92e, (q15_t)0x60fd, (q15_t)0xc928, (q15_t)0x60f2, (q15_t)0xc921,
+    (q15_t)0x60e7, (q15_t)0xc91b, (q15_t)0x60dc, (q15_t)0xc915, (q15_t)0x60d1, (q15_t)0xc90e, (q15_t)0x60c7, (q15_t)0xc908,
+    (q15_t)0x60bc, (q15_t)0xc901, (q15_t)0x60b1, (q15_t)0xc8fb, (q15_t)0x60a6, (q15_t)0xc8f4, (q15_t)0x609b, (q15_t)0xc8ee,
+    (q15_t)0x6091, (q15_t)0xc8e8, (q15_t)0x6086, (q15_t)0xc8e1, (q15_t)0x607b, (q15_t)0xc8db, (q15_t)0x6070, (q15_t)0xc8d4,
+    (q15_t)0x6065, (q15_t)0xc8ce, (q15_t)0x605b, (q15_t)0xc8c8, (q15_t)0x6050, (q15_t)0xc8c1, (q15_t)0x6045, (q15_t)0xc8bb,
+    (q15_t)0x603a, (q15_t)0xc8b5, (q15_t)0x602f, (q15_t)0xc8ae, (q15_t)0x6024, (q15_t)0xc8a8, (q15_t)0x6019, (q15_t)0xc8a2,
+    (q15_t)0x600f, (q15_t)0xc89b, (q15_t)0x6004, (q15_t)0xc895, (q15_t)0x5ff9, (q15_t)0xc88f, (q15_t)0x5fee, (q15_t)0xc889,
+    (q15_t)0x5fe3, (q15_t)0xc882, (q15_t)0x5fd8, (q15_t)0xc87c, (q15_t)0x5fcd, (q15_t)0xc876, (q15_t)0x5fc2, (q15_t)0xc870,
+    (q15_t)0x5fb7, (q15_t)0xc869, (q15_t)0x5fac, (q15_t)0xc863, (q15_t)0x5fa2, (q15_t)0xc85d, (q15_t)0x5f97, (q15_t)0xc857,
+    (q15_t)0x5f8c, (q15_t)0xc850, (q15_t)0x5f81, (q15_t)0xc84a, (q15_t)0x5f76, (q15_t)0xc844, (q15_t)0x5f6b, (q15_t)0xc83e,
+    (q15_t)0x5f60, (q15_t)0xc838, (q15_t)0x5f55, (q15_t)0xc832, (q15_t)0x5f4a, (q15_t)0xc82b, (q15_t)0x5f3f, (q15_t)0xc825,
+    (q15_t)0x5f34, (q15_t)0xc81f, (q15_t)0x5f29, (q15_t)0xc819, (q15_t)0x5f1e, (q15_t)0xc813, (q15_t)0x5f13, (q15_t)0xc80d,
+    (q15_t)0x5f08, (q15_t)0xc807, (q15_t)0x5efd, (q15_t)0xc801, (q15_t)0x5ef2, (q15_t)0xc7fb, (q15_t)0x5ee7, (q15_t)0xc7f5,
+    (q15_t)0x5edc, (q15_t)0xc7ee, (q15_t)0x5ed1, (q15_t)0xc7e8, (q15_t)0x5ec6, (q15_t)0xc7e2, (q15_t)0x5ebb, (q15_t)0xc7dc,
+    (q15_t)0x5eb0, (q15_t)0xc7d6, (q15_t)0x5ea5, (q15_t)0xc7d0, (q15_t)0x5e9a, (q15_t)0xc7ca, (q15_t)0x5e8f, (q15_t)0xc7c4,
+    (q15_t)0x5e84, (q15_t)0xc7be, (q15_t)0x5e79, (q15_t)0xc7b8, (q15_t)0x5e6e, (q15_t)0xc7b2, (q15_t)0x5e63, (q15_t)0xc7ac,
+    (q15_t)0x5e58, (q15_t)0xc7a6, (q15_t)0x5e4d, (q15_t)0xc7a0, (q15_t)0x5e42, (q15_t)0xc79a, (q15_t)0x5e36, (q15_t)0xc795,
+    (q15_t)0x5e2b, (q15_t)0xc78f, (q15_t)0x5e20, (q15_t)0xc789, (q15_t)0x5e15, (q15_t)0xc783, (q15_t)0x5e0a, (q15_t)0xc77d,
+    (q15_t)0x5dff, (q15_t)0xc777, (q15_t)0x5df4, (q15_t)0xc771, (q15_t)0x5de9, (q15_t)0xc76b, (q15_t)0x5dde, (q15_t)0xc765,
+    (q15_t)0x5dd3, (q15_t)0xc75f, (q15_t)0x5dc7, (q15_t)0xc75a, (q15_t)0x5dbc, (q15_t)0xc754, (q15_t)0x5db1, (q15_t)0xc74e,
+    (q15_t)0x5da6, (q15_t)0xc748, (q15_t)0x5d9b, (q15_t)0xc742, (q15_t)0x5d90, (q15_t)0xc73d, (q15_t)0x5d85, (q15_t)0xc737,
+    (q15_t)0x5d79, (q15_t)0xc731, (q15_t)0x5d6e, (q15_t)0xc72b, (q15_t)0x5d63, (q15_t)0xc725, (q15_t)0x5d58, (q15_t)0xc720,
+    (q15_t)0x5d4d, (q15_t)0xc71a, (q15_t)0x5d42, (q15_t)0xc714, (q15_t)0x5d36, (q15_t)0xc70e, (q15_t)0x5d2b, (q15_t)0xc709,
+    (q15_t)0x5d20, (q15_t)0xc703, (q15_t)0x5d15, (q15_t)0xc6fd, (q15_t)0x5d0a, (q15_t)0xc6f7, (q15_t)0x5cff, (q15_t)0xc6f2,
+    (q15_t)0x5cf3, (q15_t)0xc6ec, (q15_t)0x5ce8, (q15_t)0xc6e6, (q15_t)0x5cdd, (q15_t)0xc6e1, (q15_t)0x5cd2, (q15_t)0xc6db,
+    (q15_t)0x5cc6, (q15_t)0xc6d5, (q15_t)0x5cbb, (q15_t)0xc6d0, (q15_t)0x5cb0, (q15_t)0xc6ca, (q15_t)0x5ca5, (q15_t)0xc6c5,
+    (q15_t)0x5c99, (q15_t)0xc6bf, (q15_t)0x5c8e, (q15_t)0xc6b9, (q15_t)0x5c83, (q15_t)0xc6b4, (q15_t)0x5c78, (q15_t)0xc6ae,
+    (q15_t)0x5c6c, (q15_t)0xc6a8, (q15_t)0x5c61, (q15_t)0xc6a3, (q15_t)0x5c56, (q15_t)0xc69d, (q15_t)0x5c4b, (q15_t)0xc698,
+    (q15_t)0x5c3f, (q15_t)0xc692, (q15_t)0x5c34, (q15_t)0xc68d, (q15_t)0x5c29, (q15_t)0xc687, (q15_t)0x5c1e, (q15_t)0xc682,
+    (q15_t)0x5c12, (q15_t)0xc67c, (q15_t)0x5c07, (q15_t)0xc677, (q15_t)0x5bfc, (q15_t)0xc671, (q15_t)0x5bf0, (q15_t)0xc66c,
+    (q15_t)0x5be5, (q15_t)0xc666, (q15_t)0x5bda, (q15_t)0xc661, (q15_t)0x5bce, (q15_t)0xc65b, (q15_t)0x5bc3, (q15_t)0xc656,
+    (q15_t)0x5bb8, (q15_t)0xc650, (q15_t)0x5bac, (q15_t)0xc64b, (q15_t)0x5ba1, (q15_t)0xc645, (q15_t)0x5b96, (q15_t)0xc640,
+    (q15_t)0x5b8a, (q15_t)0xc63b, (q15_t)0x5b7f, (q15_t)0xc635, (q15_t)0x5b74, (q15_t)0xc630, (q15_t)0x5b68, (q15_t)0xc62a,
+    (q15_t)0x5b5d, (q15_t)0xc625, (q15_t)0x5b52, (q15_t)0xc620, (q15_t)0x5b46, (q15_t)0xc61a, (q15_t)0x5b3b, (q15_t)0xc615,
+    (q15_t)0x5b30, (q15_t)0xc610, (q15_t)0x5b24, (q15_t)0xc60a, (q15_t)0x5b19, (q15_t)0xc605, (q15_t)0x5b0d, (q15_t)0xc600,
+    (q15_t)0x5b02, (q15_t)0xc5fa, (q15_t)0x5af7, (q15_t)0xc5f5, (q15_t)0x5aeb, (q15_t)0xc5f0, (q15_t)0x5ae0, (q15_t)0xc5ea,
+    (q15_t)0x5ad4, (q15_t)0xc5e5, (q15_t)0x5ac9, (q15_t)0xc5e0, (q15_t)0x5abe, (q15_t)0xc5db, (q15_t)0x5ab2, (q15_t)0xc5d5,
+    (q15_t)0x5aa7, (q15_t)0xc5d0, (q15_t)0x5a9b, (q15_t)0xc5cb, (q15_t)0x5a90, (q15_t)0xc5c6, (q15_t)0x5a84, (q15_t)0xc5c1,
+    (q15_t)0x5a79, (q15_t)0xc5bb, (q15_t)0x5a6e, (q15_t)0xc5b6, (q15_t)0x5a62, (q15_t)0xc5b1, (q15_t)0x5a57, (q15_t)0xc5ac,
+    (q15_t)0x5a4b, (q15_t)0xc5a7, (q15_t)0x5a40, (q15_t)0xc5a1, (q15_t)0x5a34, (q15_t)0xc59c, (q15_t)0x5a29, (q15_t)0xc597,
+    (q15_t)0x5a1d, (q15_t)0xc592, (q15_t)0x5a12, (q15_t)0xc58d, (q15_t)0x5a06, (q15_t)0xc588, (q15_t)0x59fb, (q15_t)0xc583,
+    (q15_t)0x59ef, (q15_t)0xc57e, (q15_t)0x59e4, (q15_t)0xc578, (q15_t)0x59d8, (q15_t)0xc573, (q15_t)0x59cd, (q15_t)0xc56e,
+    (q15_t)0x59c1, (q15_t)0xc569, (q15_t)0x59b6, (q15_t)0xc564, (q15_t)0x59aa, (q15_t)0xc55f, (q15_t)0x599f, (q15_t)0xc55a,
+    (q15_t)0x5993, (q15_t)0xc555, (q15_t)0x5988, (q15_t)0xc550, (q15_t)0x597c, (q15_t)0xc54b, (q15_t)0x5971, (q15_t)0xc546,
+    (q15_t)0x5965, (q15_t)0xc541, (q15_t)0x595a, (q15_t)0xc53c, (q15_t)0x594e, (q15_t)0xc537, (q15_t)0x5943, (q15_t)0xc532,
+    (q15_t)0x5937, (q15_t)0xc52d, (q15_t)0x592c, (q15_t)0xc528, (q15_t)0x5920, (q15_t)0xc523, (q15_t)0x5914, (q15_t)0xc51e,
+    (q15_t)0x5909, (q15_t)0xc51a, (q15_t)0x58fd, (q15_t)0xc515, (q15_t)0x58f2, (q15_t)0xc510, (q15_t)0x58e6, (q15_t)0xc50b,
+    (q15_t)0x58db, (q15_t)0xc506, (q15_t)0x58cf, (q15_t)0xc501, (q15_t)0x58c3, (q15_t)0xc4fc, (q15_t)0x58b8, (q15_t)0xc4f7,
+    (q15_t)0x58ac, (q15_t)0xc4f2, (q15_t)0x58a1, (q15_t)0xc4ee, (q15_t)0x5895, (q15_t)0xc4e9, (q15_t)0x5889, (q15_t)0xc4e4,
+    (q15_t)0x587e, (q15_t)0xc4df, (q15_t)0x5872, (q15_t)0xc4da, (q15_t)0x5867, (q15_t)0xc4d6, (q15_t)0x585b, (q15_t)0xc4d1,
+    (q15_t)0x584f, (q15_t)0xc4cc, (q15_t)0x5844, (q15_t)0xc4c7, (q15_t)0x5838, (q15_t)0xc4c2, (q15_t)0x582d, (q15_t)0xc4be,
+    (q15_t)0x5821, (q15_t)0xc4b9, (q15_t)0x5815, (q15_t)0xc4b4, (q15_t)0x580a, (q15_t)0xc4b0, (q15_t)0x57fe, (q15_t)0xc4ab,
+    (q15_t)0x57f2, (q15_t)0xc4a6, (q15_t)0x57e7, (q15_t)0xc4a1, (q15_t)0x57db, (q15_t)0xc49d, (q15_t)0x57cf, (q15_t)0xc498,
+    (q15_t)0x57c4, (q15_t)0xc493, (q15_t)0x57b8, (q15_t)0xc48f, (q15_t)0x57ac, (q15_t)0xc48a, (q15_t)0x57a1, (q15_t)0xc485,
+    (q15_t)0x5795, (q15_t)0xc481, (q15_t)0x5789, (q15_t)0xc47c, (q15_t)0x577e, (q15_t)0xc478, (q15_t)0x5772, (q15_t)0xc473,
+    (q15_t)0x5766, (q15_t)0xc46e, (q15_t)0x575b, (q15_t)0xc46a, (q15_t)0x574f, (q15_t)0xc465, (q15_t)0x5743, (q15_t)0xc461,
+    (q15_t)0x5737, (q15_t)0xc45c, (q15_t)0x572c, (q15_t)0xc457, (q15_t)0x5720, (q15_t)0xc453, (q15_t)0x5714, (q15_t)0xc44e,
+    (q15_t)0x5709, (q15_t)0xc44a, (q15_t)0x56fd, (q15_t)0xc445, (q15_t)0x56f1, (q15_t)0xc441, (q15_t)0x56e5, (q15_t)0xc43c,
+    (q15_t)0x56da, (q15_t)0xc438, (q15_t)0x56ce, (q15_t)0xc433, (q15_t)0x56c2, (q15_t)0xc42f, (q15_t)0x56b6, (q15_t)0xc42a,
+    (q15_t)0x56ab, (q15_t)0xc426, (q15_t)0x569f, (q15_t)0xc422, (q15_t)0x5693, (q15_t)0xc41d, (q15_t)0x5687, (q15_t)0xc419,
+    (q15_t)0x567c, (q15_t)0xc414, (q15_t)0x5670, (q15_t)0xc410, (q15_t)0x5664, (q15_t)0xc40b, (q15_t)0x5658, (q15_t)0xc407,
+    (q15_t)0x564c, (q15_t)0xc403, (q15_t)0x5641, (q15_t)0xc3fe, (q15_t)0x5635, (q15_t)0xc3fa, (q15_t)0x5629, (q15_t)0xc3f6,
+    (q15_t)0x561d, (q15_t)0xc3f1, (q15_t)0x5612, (q15_t)0xc3ed, (q15_t)0x5606, (q15_t)0xc3e9, (q15_t)0x55fa, (q15_t)0xc3e4,
+    (q15_t)0x55ee, (q15_t)0xc3e0, (q15_t)0x55e2, (q15_t)0xc3dc, (q15_t)0x55d7, (q15_t)0xc3d7, (q15_t)0x55cb, (q15_t)0xc3d3,
+    (q15_t)0x55bf, (q15_t)0xc3cf, (q15_t)0x55b3, (q15_t)0xc3ca, (q15_t)0x55a7, (q15_t)0xc3c6, (q15_t)0x559b, (q15_t)0xc3c2,
+    (q15_t)0x5590, (q15_t)0xc3be, (q15_t)0x5584, (q15_t)0xc3ba, (q15_t)0x5578, (q15_t)0xc3b5, (q15_t)0x556c, (q15_t)0xc3b1,
+    (q15_t)0x5560, (q15_t)0xc3ad, (q15_t)0x5554, (q15_t)0xc3a9, (q15_t)0x5549, (q15_t)0xc3a5, (q15_t)0x553d, (q15_t)0xc3a0,
+    (q15_t)0x5531, (q15_t)0xc39c, (q15_t)0x5525, (q15_t)0xc398, (q15_t)0x5519, (q15_t)0xc394, (q15_t)0x550d, (q15_t)0xc390,
+    (q15_t)0x5501, (q15_t)0xc38c, (q15_t)0x54f6, (q15_t)0xc387, (q15_t)0x54ea, (q15_t)0xc383, (q15_t)0x54de, (q15_t)0xc37f,
+    (q15_t)0x54d2, (q15_t)0xc37b, (q15_t)0x54c6, (q15_t)0xc377, (q15_t)0x54ba, (q15_t)0xc373, (q15_t)0x54ae, (q15_t)0xc36f,
+    (q15_t)0x54a2, (q15_t)0xc36b, (q15_t)0x5496, (q15_t)0xc367, (q15_t)0x548b, (q15_t)0xc363, (q15_t)0x547f, (q15_t)0xc35f,
+    (q15_t)0x5473, (q15_t)0xc35b, (q15_t)0x5467, (q15_t)0xc357, (q15_t)0x545b, (q15_t)0xc353, (q15_t)0x544f, (q15_t)0xc34f,
+    (q15_t)0x5443, (q15_t)0xc34b, (q15_t)0x5437, (q15_t)0xc347, (q15_t)0x542b, (q15_t)0xc343, (q15_t)0x541f, (q15_t)0xc33f,
+    (q15_t)0x5413, (q15_t)0xc33b, (q15_t)0x5407, (q15_t)0xc337, (q15_t)0x53fb, (q15_t)0xc333, (q15_t)0x53f0, (q15_t)0xc32f,
+    (q15_t)0x53e4, (q15_t)0xc32b, (q15_t)0x53d8, (q15_t)0xc327, (q15_t)0x53cc, (q15_t)0xc323, (q15_t)0x53c0, (q15_t)0xc320,
+    (q15_t)0x53b4, (q15_t)0xc31c, (q15_t)0x53a8, (q15_t)0xc318, (q15_t)0x539c, (q15_t)0xc314, (q15_t)0x5390, (q15_t)0xc310,
+    (q15_t)0x5384, (q15_t)0xc30c, (q15_t)0x5378, (q15_t)0xc308, (q15_t)0x536c, (q15_t)0xc305, (q15_t)0x5360, (q15_t)0xc301,
+    (q15_t)0x5354, (q15_t)0xc2fd, (q15_t)0x5348, (q15_t)0xc2f9, (q15_t)0x533c, (q15_t)0xc2f5, (q15_t)0x5330, (q15_t)0xc2f2,
+    (q15_t)0x5324, (q15_t)0xc2ee, (q15_t)0x5318, (q15_t)0xc2ea, (q15_t)0x530c, (q15_t)0xc2e6, (q15_t)0x5300, (q15_t)0xc2e3,
+    (q15_t)0x52f4, (q15_t)0xc2df, (q15_t)0x52e8, (q15_t)0xc2db, (q15_t)0x52dc, (q15_t)0xc2d8, (q15_t)0x52d0, (q15_t)0xc2d4,
+    (q15_t)0x52c4, (q15_t)0xc2d0, (q15_t)0x52b8, (q15_t)0xc2cc, (q15_t)0x52ac, (q15_t)0xc2c9, (q15_t)0x52a0, (q15_t)0xc2c5,
+    (q15_t)0x5294, (q15_t)0xc2c1, (q15_t)0x5288, (q15_t)0xc2be, (q15_t)0x527c, (q15_t)0xc2ba, (q15_t)0x5270, (q15_t)0xc2b7,
+    (q15_t)0x5264, (q15_t)0xc2b3, (q15_t)0x5258, (q15_t)0xc2af, (q15_t)0x524c, (q15_t)0xc2ac, (q15_t)0x5240, (q15_t)0xc2a8,
+    (q15_t)0x5234, (q15_t)0xc2a5, (q15_t)0x5228, (q15_t)0xc2a1, (q15_t)0x521c, (q15_t)0xc29d, (q15_t)0x5210, (q15_t)0xc29a,
+    (q15_t)0x5204, (q15_t)0xc296, (q15_t)0x51f7, (q15_t)0xc293, (q15_t)0x51eb, (q15_t)0xc28f, (q15_t)0x51df, (q15_t)0xc28c,
+    (q15_t)0x51d3, (q15_t)0xc288, (q15_t)0x51c7, (q15_t)0xc285, (q15_t)0x51bb, (q15_t)0xc281, (q15_t)0x51af, (q15_t)0xc27e,
+    (q15_t)0x51a3, (q15_t)0xc27a, (q15_t)0x5197, (q15_t)0xc277, (q15_t)0x518b, (q15_t)0xc273, (q15_t)0x517f, (q15_t)0xc270,
+    (q15_t)0x5173, (q15_t)0xc26d, (q15_t)0x5167, (q15_t)0xc269, (q15_t)0x515a, (q15_t)0xc266, (q15_t)0x514e, (q15_t)0xc262,
+    (q15_t)0x5142, (q15_t)0xc25f, (q15_t)0x5136, (q15_t)0xc25c, (q15_t)0x512a, (q15_t)0xc258, (q15_t)0x511e, (q15_t)0xc255,
+    (q15_t)0x5112, (q15_t)0xc251, (q15_t)0x5106, (q15_t)0xc24e, (q15_t)0x50fa, (q15_t)0xc24b, (q15_t)0x50ed, (q15_t)0xc247,
+    (q15_t)0x50e1, (q15_t)0xc244, (q15_t)0x50d5, (q15_t)0xc241, (q15_t)0x50c9, (q15_t)0xc23e, (q15_t)0x50bd, (q15_t)0xc23a,
+    (q15_t)0x50b1, (q15_t)0xc237, (q15_t)0x50a5, (q15_t)0xc234, (q15_t)0x5099, (q15_t)0xc230, (q15_t)0x508c, (q15_t)0xc22d,
+    (q15_t)0x5080, (q15_t)0xc22a, (q15_t)0x5074, (q15_t)0xc227, (q15_t)0x5068, (q15_t)0xc223, (q15_t)0x505c, (q15_t)0xc220,
+    (q15_t)0x5050, (q15_t)0xc21d, (q15_t)0x5044, (q15_t)0xc21a, (q15_t)0x5037, (q15_t)0xc217, (q15_t)0x502b, (q15_t)0xc213,
+    (q15_t)0x501f, (q15_t)0xc210, (q15_t)0x5013, (q15_t)0xc20d, (q15_t)0x5007, (q15_t)0xc20a, (q15_t)0x4ffb, (q15_t)0xc207,
+    (q15_t)0x4fee, (q15_t)0xc204, (q15_t)0x4fe2, (q15_t)0xc201, (q15_t)0x4fd6, (q15_t)0xc1fd, (q15_t)0x4fca, (q15_t)0xc1fa,
+    (q15_t)0x4fbe, (q15_t)0xc1f7, (q15_t)0x4fb2, (q15_t)0xc1f4, (q15_t)0x4fa5, (q15_t)0xc1f1, (q15_t)0x4f99, (q15_t)0xc1ee,
+    (q15_t)0x4f8d, (q15_t)0xc1eb, (q15_t)0x4f81, (q15_t)0xc1e8, (q15_t)0x4f75, (q15_t)0xc1e5, (q15_t)0x4f68, (q15_t)0xc1e2,
+    (q15_t)0x4f5c, (q15_t)0xc1df, (q15_t)0x4f50, (q15_t)0xc1dc, (q15_t)0x4f44, (q15_t)0xc1d9, (q15_t)0x4f38, (q15_t)0xc1d6,
+    (q15_t)0x4f2b, (q15_t)0xc1d3, (q15_t)0x4f1f, (q15_t)0xc1d0, (q15_t)0x4f13, (q15_t)0xc1cd, (q15_t)0x4f07, (q15_t)0xc1ca,
+    (q15_t)0x4efb, (q15_t)0xc1c7, (q15_t)0x4eee, (q15_t)0xc1c4, (q15_t)0x4ee2, (q15_t)0xc1c1, (q15_t)0x4ed6, (q15_t)0xc1be,
+    (q15_t)0x4eca, (q15_t)0xc1bb, (q15_t)0x4ebd, (q15_t)0xc1b8, (q15_t)0x4eb1, (q15_t)0xc1b6, (q15_t)0x4ea5, (q15_t)0xc1b3,
+    (q15_t)0x4e99, (q15_t)0xc1b0, (q15_t)0x4e8c, (q15_t)0xc1ad, (q15_t)0x4e80, (q15_t)0xc1aa, (q15_t)0x4e74, (q15_t)0xc1a7,
+    (q15_t)0x4e68, (q15_t)0xc1a4, (q15_t)0x4e5c, (q15_t)0xc1a2, (q15_t)0x4e4f, (q15_t)0xc19f, (q15_t)0x4e43, (q15_t)0xc19c,
+    (q15_t)0x4e37, (q15_t)0xc199, (q15_t)0x4e2b, (q15_t)0xc196, (q15_t)0x4e1e, (q15_t)0xc194, (q15_t)0x4e12, (q15_t)0xc191,
+    (q15_t)0x4e06, (q15_t)0xc18e, (q15_t)0x4df9, (q15_t)0xc18b, (q15_t)0x4ded, (q15_t)0xc189, (q15_t)0x4de1, (q15_t)0xc186,
+    (q15_t)0x4dd5, (q15_t)0xc183, (q15_t)0x4dc8, (q15_t)0xc180, (q15_t)0x4dbc, (q15_t)0xc17e, (q15_t)0x4db0, (q15_t)0xc17b,
+    (q15_t)0x4da4, (q15_t)0xc178, (q15_t)0x4d97, (q15_t)0xc176, (q15_t)0x4d8b, (q15_t)0xc173, (q15_t)0x4d7f, (q15_t)0xc170,
+    (q15_t)0x4d72, (q15_t)0xc16e, (q15_t)0x4d66, (q15_t)0xc16b, (q15_t)0x4d5a, (q15_t)0xc168, (q15_t)0x4d4e, (q15_t)0xc166,
+    (q15_t)0x4d41, (q15_t)0xc163, (q15_t)0x4d35, (q15_t)0xc161, (q15_t)0x4d29, (q15_t)0xc15e, (q15_t)0x4d1c, (q15_t)0xc15b,
+    (q15_t)0x4d10, (q15_t)0xc159, (q15_t)0x4d04, (q15_t)0xc156, (q15_t)0x4cf8, (q15_t)0xc154, (q15_t)0x4ceb, (q15_t)0xc151,
+    (q15_t)0x4cdf, (q15_t)0xc14f, (q15_t)0x4cd3, (q15_t)0xc14c, (q15_t)0x4cc6, (q15_t)0xc14a, (q15_t)0x4cba, (q15_t)0xc147,
+    (q15_t)0x4cae, (q15_t)0xc145, (q15_t)0x4ca1, (q15_t)0xc142, (q15_t)0x4c95, (q15_t)0xc140, (q15_t)0x4c89, (q15_t)0xc13d,
+    (q15_t)0x4c7c, (q15_t)0xc13b, (q15_t)0x4c70, (q15_t)0xc138, (q15_t)0x4c64, (q15_t)0xc136, (q15_t)0x4c57, (q15_t)0xc134,
+    (q15_t)0x4c4b, (q15_t)0xc131, (q15_t)0x4c3f, (q15_t)0xc12f, (q15_t)0x4c32, (q15_t)0xc12c, (q15_t)0x4c26, (q15_t)0xc12a,
+    (q15_t)0x4c1a, (q15_t)0xc128, (q15_t)0x4c0d, (q15_t)0xc125, (q15_t)0x4c01, (q15_t)0xc123, (q15_t)0x4bf5, (q15_t)0xc120,
+    (q15_t)0x4be8, (q15_t)0xc11e, (q15_t)0x4bdc, (q15_t)0xc11c, (q15_t)0x4bd0, (q15_t)0xc119, (q15_t)0x4bc3, (q15_t)0xc117,
+    (q15_t)0x4bb7, (q15_t)0xc115, (q15_t)0x4bab, (q15_t)0xc113, (q15_t)0x4b9e, (q15_t)0xc110, (q15_t)0x4b92, (q15_t)0xc10e,
+    (q15_t)0x4b85, (q15_t)0xc10c, (q15_t)0x4b79, (q15_t)0xc109, (q15_t)0x4b6d, (q15_t)0xc107, (q15_t)0x4b60, (q15_t)0xc105,
+    (q15_t)0x4b54, (q15_t)0xc103, (q15_t)0x4b48, (q15_t)0xc100, (q15_t)0x4b3b, (q15_t)0xc0fe, (q15_t)0x4b2f, (q15_t)0xc0fc,
+    (q15_t)0x4b23, (q15_t)0xc0fa, (q15_t)0x4b16, (q15_t)0xc0f8, (q15_t)0x4b0a, (q15_t)0xc0f6, (q15_t)0x4afd, (q15_t)0xc0f3,
+    (q15_t)0x4af1, (q15_t)0xc0f1, (q15_t)0x4ae5, (q15_t)0xc0ef, (q15_t)0x4ad8, (q15_t)0xc0ed, (q15_t)0x4acc, (q15_t)0xc0eb,
+    (q15_t)0x4ac0, (q15_t)0xc0e9, (q15_t)0x4ab3, (q15_t)0xc0e7, (q15_t)0x4aa7, (q15_t)0xc0e4, (q15_t)0x4a9a, (q15_t)0xc0e2,
+    (q15_t)0x4a8e, (q15_t)0xc0e0, (q15_t)0x4a82, (q15_t)0xc0de, (q15_t)0x4a75, (q15_t)0xc0dc, (q15_t)0x4a69, (q15_t)0xc0da,
+    (q15_t)0x4a5c, (q15_t)0xc0d8, (q15_t)0x4a50, (q15_t)0xc0d6, (q15_t)0x4a44, (q15_t)0xc0d4, (q15_t)0x4a37, (q15_t)0xc0d2,
+    (q15_t)0x4a2b, (q15_t)0xc0d0, (q15_t)0x4a1e, (q15_t)0xc0ce, (q15_t)0x4a12, (q15_t)0xc0cc, (q15_t)0x4a06, (q15_t)0xc0ca,
+    (q15_t)0x49f9, (q15_t)0xc0c8, (q15_t)0x49ed, (q15_t)0xc0c6, (q15_t)0x49e0, (q15_t)0xc0c4, (q15_t)0x49d4, (q15_t)0xc0c2,
+    (q15_t)0x49c7, (q15_t)0xc0c0, (q15_t)0x49bb, (q15_t)0xc0be, (q15_t)0x49af, (q15_t)0xc0bd, (q15_t)0x49a2, (q15_t)0xc0bb,
+    (q15_t)0x4996, (q15_t)0xc0b9, (q15_t)0x4989, (q15_t)0xc0b7, (q15_t)0x497d, (q15_t)0xc0b5, (q15_t)0x4970, (q15_t)0xc0b3,
+    (q15_t)0x4964, (q15_t)0xc0b1, (q15_t)0x4958, (q15_t)0xc0af, (q15_t)0x494b, (q15_t)0xc0ae, (q15_t)0x493f, (q15_t)0xc0ac,
+    (q15_t)0x4932, (q15_t)0xc0aa, (q15_t)0x4926, (q15_t)0xc0a8, (q15_t)0x4919, (q15_t)0xc0a6, (q15_t)0x490d, (q15_t)0xc0a5,
+    (q15_t)0x4901, (q15_t)0xc0a3, (q15_t)0x48f4, (q15_t)0xc0a1, (q15_t)0x48e8, (q15_t)0xc09f, (q15_t)0x48db, (q15_t)0xc09e,
+    (q15_t)0x48cf, (q15_t)0xc09c, (q15_t)0x48c2, (q15_t)0xc09a, (q15_t)0x48b6, (q15_t)0xc098, (q15_t)0x48a9, (q15_t)0xc097,
+    (q15_t)0x489d, (q15_t)0xc095, (q15_t)0x4891, (q15_t)0xc093, (q15_t)0x4884, (q15_t)0xc092, (q15_t)0x4878, (q15_t)0xc090,
+    (q15_t)0x486b, (q15_t)0xc08e, (q15_t)0x485f, (q15_t)0xc08d, (q15_t)0x4852, (q15_t)0xc08b, (q15_t)0x4846, (q15_t)0xc089,
+    (q15_t)0x4839, (q15_t)0xc088, (q15_t)0x482d, (q15_t)0xc086, (q15_t)0x4820, (q15_t)0xc085, (q15_t)0x4814, (q15_t)0xc083,
+    (q15_t)0x4807, (q15_t)0xc081, (q15_t)0x47fb, (q15_t)0xc080, (q15_t)0x47ef, (q15_t)0xc07e, (q15_t)0x47e2, (q15_t)0xc07d,
+    (q15_t)0x47d6, (q15_t)0xc07b, (q15_t)0x47c9, (q15_t)0xc07a, (q15_t)0x47bd, (q15_t)0xc078, (q15_t)0x47b0, (q15_t)0xc077,
+    (q15_t)0x47a4, (q15_t)0xc075, (q15_t)0x4797, (q15_t)0xc074, (q15_t)0x478b, (q15_t)0xc072, (q15_t)0x477e, (q15_t)0xc071,
+    (q15_t)0x4772, (q15_t)0xc06f, (q15_t)0x4765, (q15_t)0xc06e, (q15_t)0x4759, (q15_t)0xc06c, (q15_t)0x474c, (q15_t)0xc06b,
+    (q15_t)0x4740, (q15_t)0xc069, (q15_t)0x4733, (q15_t)0xc068, (q15_t)0x4727, (q15_t)0xc067, (q15_t)0x471a, (q15_t)0xc065,
+    (q15_t)0x470e, (q15_t)0xc064, (q15_t)0x4701, (q15_t)0xc062, (q15_t)0x46f5, (q15_t)0xc061, (q15_t)0x46e8, (q15_t)0xc060,
+    (q15_t)0x46dc, (q15_t)0xc05e, (q15_t)0x46cf, (q15_t)0xc05d, (q15_t)0x46c3, (q15_t)0xc05c, (q15_t)0x46b6, (q15_t)0xc05a,
+    (q15_t)0x46aa, (q15_t)0xc059, (q15_t)0x469d, (q15_t)0xc058, (q15_t)0x4691, (q15_t)0xc056, (q15_t)0x4684, (q15_t)0xc055,
+    (q15_t)0x4678, (q15_t)0xc054, (q15_t)0x466b, (q15_t)0xc053, (q15_t)0x465f, (q15_t)0xc051, (q15_t)0x4652, (q15_t)0xc050,
+    (q15_t)0x4646, (q15_t)0xc04f, (q15_t)0x4639, (q15_t)0xc04e, (q15_t)0x462d, (q15_t)0xc04c, (q15_t)0x4620, (q15_t)0xc04b,
+    (q15_t)0x4614, (q15_t)0xc04a, (q15_t)0x4607, (q15_t)0xc049, (q15_t)0x45fb, (q15_t)0xc048, (q15_t)0x45ee, (q15_t)0xc047,
+    (q15_t)0x45e2, (q15_t)0xc045, (q15_t)0x45d5, (q15_t)0xc044, (q15_t)0x45c9, (q15_t)0xc043, (q15_t)0x45bc, (q15_t)0xc042,
+    (q15_t)0x45b0, (q15_t)0xc041, (q15_t)0x45a3, (q15_t)0xc040, (q15_t)0x4597, (q15_t)0xc03f, (q15_t)0x458a, (q15_t)0xc03d,
+    (q15_t)0x457e, (q15_t)0xc03c, (q15_t)0x4571, (q15_t)0xc03b, (q15_t)0x4565, (q15_t)0xc03a, (q15_t)0x4558, (q15_t)0xc039,
+    (q15_t)0x454c, (q15_t)0xc038, (q15_t)0x453f, (q15_t)0xc037, (q15_t)0x4533, (q15_t)0xc036, (q15_t)0x4526, (q15_t)0xc035,
+    (q15_t)0x451a, (q15_t)0xc034, (q15_t)0x450d, (q15_t)0xc033, (q15_t)0x4500, (q15_t)0xc032, (q15_t)0x44f4, (q15_t)0xc031,
+    (q15_t)0x44e7, (q15_t)0xc030, (q15_t)0x44db, (q15_t)0xc02f, (q15_t)0x44ce, (q15_t)0xc02e, (q15_t)0x44c2, (q15_t)0xc02d,
+    (q15_t)0x44b5, (q15_t)0xc02c, (q15_t)0x44a9, (q15_t)0xc02b, (q15_t)0x449c, (q15_t)0xc02b, (q15_t)0x4490, (q15_t)0xc02a,
+    (q15_t)0x4483, (q15_t)0xc029, (q15_t)0x4477, (q15_t)0xc028, (q15_t)0x446a, (q15_t)0xc027, (q15_t)0x445e, (q15_t)0xc026,
+    (q15_t)0x4451, (q15_t)0xc025, (q15_t)0x4444, (q15_t)0xc024, (q15_t)0x4438, (q15_t)0xc024, (q15_t)0x442b, (q15_t)0xc023,
+    (q15_t)0x441f, (q15_t)0xc022, (q15_t)0x4412, (q15_t)0xc021, (q15_t)0x4406, (q15_t)0xc020, (q15_t)0x43f9, (q15_t)0xc020,
+    (q15_t)0x43ed, (q15_t)0xc01f, (q15_t)0x43e0, (q15_t)0xc01e, (q15_t)0x43d4, (q15_t)0xc01d, (q15_t)0x43c7, (q15_t)0xc01d,
+    (q15_t)0x43bb, (q15_t)0xc01c, (q15_t)0x43ae, (q15_t)0xc01b, (q15_t)0x43a1, (q15_t)0xc01a, (q15_t)0x4395, (q15_t)0xc01a,
+    (q15_t)0x4388, (q15_t)0xc019, (q15_t)0x437c, (q15_t)0xc018, (q15_t)0x436f, (q15_t)0xc018, (q15_t)0x4363, (q15_t)0xc017,
+    (q15_t)0x4356, (q15_t)0xc016, (q15_t)0x434a, (q15_t)0xc016, (q15_t)0x433d, (q15_t)0xc015, (q15_t)0x4330, (q15_t)0xc014,
+    (q15_t)0x4324, (q15_t)0xc014, (q15_t)0x4317, (q15_t)0xc013, (q15_t)0x430b, (q15_t)0xc013, (q15_t)0x42fe, (q15_t)0xc012,
+    (q15_t)0x42f2, (q15_t)0xc011, (q15_t)0x42e5, (q15_t)0xc011, (q15_t)0x42d9, (q15_t)0xc010, (q15_t)0x42cc, (q15_t)0xc010,
+    (q15_t)0x42c0, (q15_t)0xc00f, (q15_t)0x42b3, (q15_t)0xc00f, (q15_t)0x42a6, (q15_t)0xc00e, (q15_t)0x429a, (q15_t)0xc00e,
+    (q15_t)0x428d, (q15_t)0xc00d, (q15_t)0x4281, (q15_t)0xc00d, (q15_t)0x4274, (q15_t)0xc00c, (q15_t)0x4268, (q15_t)0xc00c,
+    (q15_t)0x425b, (q15_t)0xc00b, (q15_t)0x424e, (q15_t)0xc00b, (q15_t)0x4242, (q15_t)0xc00a, (q15_t)0x4235, (q15_t)0xc00a,
+    (q15_t)0x4229, (q15_t)0xc009, (q15_t)0x421c, (q15_t)0xc009, (q15_t)0x4210, (q15_t)0xc009, (q15_t)0x4203, (q15_t)0xc008,
+    (q15_t)0x41f7, (q15_t)0xc008, (q15_t)0x41ea, (q15_t)0xc007, (q15_t)0x41dd, (q15_t)0xc007, (q15_t)0x41d1, (q15_t)0xc007,
+    (q15_t)0x41c4, (q15_t)0xc006, (q15_t)0x41b8, (q15_t)0xc006, (q15_t)0x41ab, (q15_t)0xc006, (q15_t)0x419f, (q15_t)0xc005,
+    (q15_t)0x4192, (q15_t)0xc005, (q15_t)0x4186, (q15_t)0xc005, (q15_t)0x4179, (q15_t)0xc004, (q15_t)0x416c, (q15_t)0xc004,
+    (q15_t)0x4160, (q15_t)0xc004, (q15_t)0x4153, (q15_t)0xc004, (q15_t)0x4147, (q15_t)0xc003, (q15_t)0x413a, (q15_t)0xc003,
+    (q15_t)0x412e, (q15_t)0xc003, (q15_t)0x4121, (q15_t)0xc003, (q15_t)0x4114, (q15_t)0xc002, (q15_t)0x4108, (q15_t)0xc002,
+    (q15_t)0x40fb, (q15_t)0xc002, (q15_t)0x40ef, (q15_t)0xc002, (q15_t)0x40e2, (q15_t)0xc002, (q15_t)0x40d6, (q15_t)0xc001,
+    (q15_t)0x40c9, (q15_t)0xc001, (q15_t)0x40bc, (q15_t)0xc001, (q15_t)0x40b0, (q15_t)0xc001, (q15_t)0x40a3, (q15_t)0xc001,
+    (q15_t)0x4097, (q15_t)0xc001, (q15_t)0x408a, (q15_t)0xc001, (q15_t)0x407e, (q15_t)0xc000, (q15_t)0x4071, (q15_t)0xc000,
+    (q15_t)0x4065, (q15_t)0xc000, (q15_t)0x4058, (q15_t)0xc000, (q15_t)0x404b, (q15_t)0xc000, (q15_t)0x403f, (q15_t)0xc000,
+    (q15_t)0x4032, (q15_t)0xc000, (q15_t)0x4026, (q15_t)0xc000, (q15_t)0x4019, (q15_t)0xc000, (q15_t)0x400d, (q15_t)0xc000,
+};
+
+#endif
+/**
+  @} end of RealFFT_Table group
+ */
+
+/**
+  @ingroup DCT4_IDCT4
+ */
+
+/**
+  @addtogroup DCT4_IDCT4_Table DCT Type IV Tables
+  @{
+ */
+
+/**
+  @brief  Weights Table
+ */
+
+/**
+  @par
+  Weights tables are generated using the formula : <pre>weights[n] = e^(-j*n*pi/(2*N))</pre>
+  @par
+  C command to generate the table
+  <pre>
+  for(i = 0; i< N; i++)
+  {
+    weights[(2*i)]   =  cos (i*c);
+    weights[(2*i)+1] = -sin (i*c);
+  } </pre>
+  @par
+  where <code>N</code> is the Number of weights to be calculated and <code>c</code> is <code>pi/(2*N)</code>
+  @par
+  In the tables below the real and imaginary values are placed alternatively, hence the
+  array length is <code>2*N</code>.
+ */
+
+
+/**
+  @par
+  cosFactor tables are generated using the formula : <pre>cos_factors[n] = 2 * cos((2n+1)*pi/(4*N))</pre>
+  @par
+  C command to generate the table
+  @par
+  <pre> for(i = 0; i< N; i++)
+  {
+     cos_factors[i]= 2 * cos((2*i+1)*c/2);
+  } </pre>
+  @par
+  where <code>N</code> is the number of factors to generate and <code>c</code> is <code>pi/(2*N)</code>
+*/
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_F32_128)
+    const float32_t Weights_128[256] = {
+  1.000000000000000000f, 0.000000000000000000f, 0.999924701839144500f,  -0.012271538285719925f,
+  0.999698818696204250f, -0.024541228522912288f, 0.999322384588349540f, -0.036807222941358832f,
+  0.998795456205172410f, -0.049067674327418015f, 0.998118112900149180f, -0.061320736302208578f,
+  0.997290456678690210f, -0.073564563599667426f, 0.996312612182778000f, -0.085797312344439894f,
+  0.995184726672196930f, -0.098017140329560604f, 0.993906970002356060f, -0.110222207293883060f,
+  0.992479534598709970f, -0.122410675199216200f, 0.990902635427780010f, -0.134580708507126170f,
+  0.989176509964781010f, -0.146730474455361750f, 0.987301418157858430f, -0.158858143333861450f,
+  0.985277642388941220f, -0.170961888760301220f, 0.983105487431216290f, -0.183039887955140950f,
+  0.980785280403230430f, -0.195090322016128250f, 0.978317370719627650f, -0.207111376192218560f,
+  0.975702130038528570f, -0.219101240156869800f, 0.972939952205560180f, -0.231058108280671110f,
+  0.970031253194543970f, -0.242980179903263870f, 0.966976471044852070f, -0.254865659604514570f,
+  0.963776065795439840f, -0.266712757474898370f, 0.960430519415565790f, -0.278519689385053060f,
+  0.956940335732208820f, -0.290284677254462330f, 0.953306040354193860f, -0.302005949319228080f,
+  0.949528180593036670f, -0.313681740398891520f, 0.945607325380521280f, -0.325310292162262930f,
+  0.941544065183020810f, -0.336889853392220050f, 0.937339011912574960f, -0.348418680249434560f,
+  0.932992798834738960f, -0.359895036534988110f, 0.928506080473215590f, -0.371317193951837540f,
+  0.923879532511286740f, -0.382683432365089780f, 0.919113851690057770f, -0.393992040061048100f,
+  0.914209755703530690f, -0.405241314004989860f, 0.909167983090522380f, -0.416429560097637150f,
+  0.903989293123443340f, -0.427555093430282080f, 0.898674465693953820f, -0.438616238538527660f,
+  0.893224301195515320f, -0.449611329654606540f, 0.887639620402853930f, -0.460538710958240010f,
+  0.881921264348355050f, -0.471396736825997640f, 0.876070094195406600f, -0.482183772079122720f,
+  0.870086991108711460f, -0.492898192229784040f, 0.863972856121586810f, -0.503538383725717580f,
+  0.857728610000272120f, -0.514102744193221660f, 0.851355193105265200f, -0.524589682678468950f,
+  0.844853565249707120f, -0.534997619887097150f, 0.838224705554838080f, -0.545324988422046460f,
+  0.831469612302545240f, -0.555570233019602180f, 0.824589302785025290f, -0.565731810783613120f,
+  0.817584813151583710f, -0.575808191417845340f, 0.810457198252594770f, -0.585797857456438860f,
+  0.803207531480644940f, -0.595699304492433360f, 0.795836904608883570f, -0.605511041404325550f,
+  0.788346427626606340f, -0.615231590580626820f, 0.780737228572094490f, -0.624859488142386340f,
+  0.773010453362736990f, -0.634393284163645490f, 0.765167265622458960f, -0.643831542889791390f,
+  0.757208846506484570f, -0.653172842953776760f, 0.749136394523459370f, -0.662415777590171780f,
+  0.740951125354959110f, -0.671558954847018330f, 0.732654271672412820f, -0.680600997795453020f,
+  0.724247082951467000f, -0.689540544737066830f, 0.715730825283818590f, -0.698376249408972920f,
+  0.707106781186547570f, -0.707106781186547460f, 0.698376249408972920f, -0.715730825283818590f,
+  0.689540544737066940f, -0.724247082951466890f, 0.680600997795453130f, -0.732654271672412820f,
+  0.671558954847018330f, -0.740951125354959110f, 0.662415777590171780f, -0.749136394523459260f,
+  0.653172842953776760f, -0.757208846506484460f, 0.643831542889791500f, -0.765167265622458960f,
+  0.634393284163645490f, -0.773010453362736990f, 0.624859488142386450f, -0.780737228572094380f,
+  0.615231590580626820f, -0.788346427626606230f, 0.605511041404325550f, -0.795836904608883460f,
+  0.595699304492433470f, -0.803207531480644830f, 0.585797857456438860f, -0.810457198252594770f,
+  0.575808191417845340f, -0.817584813151583710f, 0.565731810783613230f, -0.824589302785025290f,
+  0.555570233019602290f, -0.831469612302545240f, 0.545324988422046460f, -0.838224705554837970f,
+  0.534997619887097260f, -0.844853565249707010f, 0.524589682678468840f, -0.851355193105265200f,
+  0.514102744193221660f, -0.857728610000272120f, 0.503538383725717580f, -0.863972856121586700f,
+  0.492898192229784090f, -0.870086991108711350f, 0.482183772079122830f, -0.876070094195406600f,
+  0.471396736825997810f, -0.881921264348354940f, 0.460538710958240010f, -0.887639620402853930f,
+  0.449611329654606600f, -0.893224301195515320f, 0.438616238538527710f, -0.898674465693953820f,
+  0.427555093430282200f, -0.903989293123443340f, 0.416429560097637320f, -0.909167983090522270f,
+  0.405241314004989860f, -0.914209755703530690f, 0.393992040061048100f, -0.919113851690057770f,
+  0.382683432365089840f, -0.923879532511286740f, 0.371317193951837600f, -0.928506080473215480f,
+  0.359895036534988280f, -0.932992798834738850f, 0.348418680249434510f, -0.937339011912574960f,
+  0.336889853392220050f, -0.941544065183020810f, 0.325310292162262980f, -0.945607325380521280f,
+  0.313681740398891570f, -0.949528180593036670f, 0.302005949319228200f, -0.953306040354193750f,
+  0.290284677254462330f, -0.956940335732208940f, 0.278519689385053060f, -0.960430519415565790f,
+  0.266712757474898420f, -0.963776065795439840f, 0.254865659604514630f, -0.966976471044852070f,
+  0.242980179903263980f, -0.970031253194543970f, 0.231058108280671280f, -0.972939952205560070f,
+  0.219101240156869770f, -0.975702130038528570f, 0.207111376192218560f, -0.978317370719627650f,
+  0.195090322016128330f, -0.980785280403230430f, 0.183039887955141060f, -0.983105487431216290f,
+  0.170961888760301360f, -0.985277642388941220f, 0.158858143333861390f, -0.987301418157858430f,
+  0.146730474455361750f, -0.989176509964781010f, 0.134580708507126220f, -0.990902635427780010f,
+  0.122410675199216280f, -0.992479534598709970f, 0.110222207293883180f, -0.993906970002356060f,
+  0.098017140329560770f, -0.995184726672196820f, 0.085797312344439880f, -0.996312612182778000f,
+  0.073564563599667454f, -0.997290456678690210f, 0.061320736302208648f, -0.998118112900149180f,
+  0.049067674327418126f, -0.998795456205172410f, 0.036807222941358991f, -0.999322384588349540f,
+  0.024541228522912264f, -0.999698818696204250f, 0.012271538285719944f, -0.999924701839144500f
+};
+
+    const float32_t cos_factors_128[128] = {
+  0.999981175282601110f, 0.999830581795823400f, 0.999529417501093140f,
+  0.999077727752645360f,
+  0.998475580573294770f, 0.997723066644191640f, 0.996820299291165670f,
+  0.995767414467659820f,
+  0.994564570734255420f, 0.993211949234794500f, 0.991709753669099530f,
+  0.990058210262297120f,
+  0.988257567730749460f, 0.986308097244598670f, 0.984210092386929030f,
+  0.981963869109555240f,
+  0.979569765685440520f, 0.977028142657754390f, 0.974339382785575860f,
+  0.971503890986251780f,
+  0.968522094274417380f, 0.965394441697689400f, 0.962121404269041580f,
+  0.958703474895871600f,
+  0.955141168305770780f, 0.951435020969008340f, 0.947585591017741090f,
+  0.943593458161960390f,
+  0.939459223602189920f, 0.935183509938947610f, 0.930766961078983710f,
+  0.926210242138311380f,
+  0.921514039342042010f, 0.916679059921042700f, 0.911706032005429880f,
+  0.906595704514915330f,
+  0.901348847046022030f, 0.895966249756185220f, 0.890448723244757880f,
+  0.884797098430937790f,
+  0.879012226428633530f, 0.873094978418290090f, 0.867046245515692650f,
+  0.860866938637767310f,
+  0.854557988365400530f, 0.848120344803297230f, 0.841554977436898440f,
+  0.834862874986380010f,
+  0.828045045257755800f, 0.821102514991104650f, 0.814036329705948410f,
+  0.806847553543799330f,
+  0.799537269107905010f, 0.792106577300212390f, 0.784556597155575240f,
+  0.776888465673232440f,
+  0.769103337645579700f, 0.761202385484261780f, 0.753186799043612520f,
+  0.745057785441466060f,
+  0.736816568877369900f, 0.728464390448225200f, 0.720002507961381650f,
+  0.711432195745216430f,
+  0.702754744457225300f, 0.693971460889654000f, 0.685083667772700360f,
+  0.676092703575316030f,
+  0.666999922303637470f, 0.657806693297078640f, 0.648514401022112550f,
+  0.639124444863775730f,
+  0.629638238914927100f, 0.620057211763289210f, 0.610382806276309480f,
+  0.600616479383868970f,
+  0.590759701858874280f, 0.580813958095764530f, 0.570780745886967370f,
+  0.560661576197336030f,
+  0.550457972936604810f, 0.540171472729892970f, 0.529803624686294830f,
+  0.519355990165589530f,
+  0.508830142543106990f, 0.498227666972781870f, 0.487550160148436050f,
+  0.476799230063322250f,
+  0.465976495767966130f, 0.455083587126343840f, 0.444122144570429260f,
+  0.433093818853152010f,
+  0.422000270799799790f, 0.410843171057903910f, 0.399624199845646790f,
+  0.388345046698826300f,
+  0.377007410216418310f, 0.365612997804773960f, 0.354163525420490510f,
+  0.342660717311994380f,
+  0.331106305759876430f, 0.319502030816015750f, 0.307849640041534980f,
+  0.296150888243623960f,
+  0.284407537211271820f, 0.272621355449948980f, 0.260794117915275570f,
+  0.248927605745720260f,
+  0.237023605994367340f, 0.225083911359792780f, 0.213110319916091360f,
+  0.201104634842091960f,
+  0.189068664149806280f, 0.177004220412148860f, 0.164913120489970090f,
+  0.152797185258443410f,
+  0.140658239332849240f, 0.128498110793793220f, 0.116318630911904880f,
+  0.104121633872054730f,
+  0.091908956497132696f, 0.079682437971430126f, 0.067443919563664106f,
+  0.055195244349690031f,
+  0.042938256934940959f, 0.030674803176636581f, 0.018406729905804820f,
+  0.006135884649154515f
+};
+
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_F32_512)
+    const float32_t Weights_512[1024] = {
+  1.000000000000000000f,  0.000000000000000000f, 0.999995293809576190f, -0.003067956762965976f,
+  0.999981175282601110f, -0.006135884649154475f, 0.999957644551963900f, -0.009203754782059819f,
+  0.999924701839144500f, -0.012271538285719925f, 0.999882347454212560f, -0.015339206284988100f,
+  0.999830581795823400f, -0.018406729905804820f, 0.999769405351215280f, -0.021474080275469508f,
+  0.999698818696204250f, -0.024541228522912288f, 0.999618822495178640f, -0.027608145778965740f,
+  0.999529417501093140f, -0.030674803176636626f, 0.999430604555461730f, -0.033741171851377580f,
+  0.999322384588349540f, -0.036807222941358832f, 0.999204758618363890f, -0.039872927587739811f,
+  0.999077727752645360f, -0.042938256934940820f, 0.998941293186856870f, -0.046003182130914623f,
+  0.998795456205172410f, -0.049067674327418015f, 0.998640218180265270f, -0.052131704680283324f,
+  0.998475580573294770f, -0.055195244349689934f, 0.998301544933892890f, -0.058258264500435752f,
+  0.998118112900149180f, -0.061320736302208578f, 0.997925286198596000f, -0.064382630929857465f,
+  0.997723066644191640f, -0.067443919563664051f, 0.997511456140303450f, -0.070504573389613856f,
+  0.997290456678690210f, -0.073564563599667426f, 0.997060070339482960f, -0.076623861392031492f,
+  0.996820299291165670f, -0.079682437971430126f, 0.996571145790554840f, -0.082740264549375692f,
+  0.996312612182778000f, -0.085797312344439894f, 0.996044700901251970f, -0.088853552582524600f,
+  0.995767414467659820f, -0.091908956497132724f, 0.995480755491926940f, -0.094963495329638992f,
+  0.995184726672196930f, -0.098017140329560604f, 0.994879330794805620f, -0.101069862754827820f,
+  0.994564570734255420f, -0.104121633872054590f, 0.994240449453187900f, -0.107172424956808840f,
+  0.993906970002356060f, -0.110222207293883060f, 0.993564135520595300f, -0.113270952177564350f,
+  0.993211949234794500f, -0.116318630911904750f, 0.992850414459865100f, -0.119365214810991350f,
+  0.992479534598709970f, -0.122410675199216200f, 0.992099313142191800f, -0.125454983411546230f,
+  0.991709753669099530f, -0.128498110793793170f, 0.991310859846115440f, -0.131540028702883120f,
+  0.990902635427780010f, -0.134580708507126170f, 0.990485084256457090f, -0.137620121586486040f,
+  0.990058210262297120f, -0.140658239332849210f, 0.989622017463200890f, -0.143695033150294470f,
+  0.989176509964781010f, -0.146730474455361750f, 0.988721691960323780f, -0.149764534677321510f,
+  0.988257567730749460f, -0.152797185258443440f, 0.987784141644572180f, -0.155828397654265230f,
+  0.987301418157858430f, -0.158858143333861450f, 0.986809401814185530f, -0.161886393780111830f,
+  0.986308097244598670f, -0.164913120489969890f, 0.985797509167567480f, -0.167938294974731170f,
+  0.985277642388941220f, -0.170961888760301220f, 0.984748501801904210f, -0.173983873387463820f,
+  0.984210092386929030f, -0.177004220412148750f, 0.983662419211730250f, -0.180022901405699510f,
+  0.983105487431216290f, -0.183039887955140950f, 0.982539302287441240f, -0.186055151663446630f,
+  0.981963869109555240f, -0.189068664149806190f, 0.981379193313754560f, -0.192080397049892440f,
+  0.980785280403230430f, -0.195090322016128250f, 0.980182135968117430f, -0.198098410717953560f,
+  0.979569765685440520f, -0.201104634842091900f, 0.978948175319062200f, -0.204108966092816870f,
+  0.978317370719627650f, -0.207111376192218560f, 0.977677357824509930f, -0.210111836880469610f,
+  0.977028142657754390f, -0.213110319916091360f, 0.976369731330021140f, -0.216106797076219520f,
+  0.975702130038528570f, -0.219101240156869800f, 0.975025345066994120f, -0.222093620973203510f,
+  0.974339382785575860f, -0.225083911359792830f, 0.973644249650811980f, -0.228072083170885730f,
+  0.972939952205560180f, -0.231058108280671110f, 0.972226497078936270f, -0.234041958583543430f,
+  0.971503890986251780f, -0.237023605994367200f, 0.970772140728950350f, -0.240003022448741500f,
+  0.970031253194543970f, -0.242980179903263870f, 0.969281235356548530f, -0.245955050335794590f,
+  0.968522094274417380f, -0.248927605745720150f, 0.967753837093475510f, -0.251897818154216970f,
+  0.966976471044852070f, -0.254865659604514570f, 0.966190003445412500f, -0.257831102162158990f,
+  0.965394441697689400f, -0.260794117915275510f, 0.964589793289812760f, -0.263754678974831350f,
+  0.963776065795439840f, -0.266712757474898370f, 0.962953266873683880f, -0.269668325572915090f,
+  0.962121404269041580f, -0.272621355449948980f, 0.961280485811320640f, -0.275571819310958140f,
+  0.960430519415565790f, -0.278519689385053060f, 0.959571513081984520f, -0.281464937925757940f,
+  0.958703474895871600f, -0.284407537211271880f, 0.957826413027532910f, -0.287347459544729510f,
+  0.956940335732208820f, -0.290284677254462330f, 0.956045251349996410f, -0.293219162694258630f,
+  0.955141168305770780f, -0.296150888243623790f, 0.954228095109105670f, -0.299079826308040480f,
+  0.953306040354193860f, -0.302005949319228080f, 0.952375012719765880f, -0.304929229735402370f,
+  0.951435020969008340f, -0.307849640041534870f, 0.950486073949481700f, -0.310767152749611470f,
+  0.949528180593036670f, -0.313681740398891520f, 0.948561349915730270f, -0.316593375556165850f,
+  0.947585591017741090f, -0.319502030816015690f, 0.946600913083283530f, -0.322407678801069850f,
+  0.945607325380521280f, -0.325310292162262930f, 0.944604837261480260f, -0.328209843579092500f,
+  0.943593458161960390f, -0.331106305759876430f, 0.942573197601446870f, -0.333999651442009380f,
+  0.941544065183020810f, -0.336889853392220050f, 0.940506070593268300f, -0.339776884406826850f,
+  0.939459223602189920f, -0.342660717311994380f, 0.938403534063108060f, -0.345541324963989090f,
+  0.937339011912574960f, -0.348418680249434560f, 0.936265667170278260f, -0.351292756085567090f,
+  0.935183509938947610f, -0.354163525420490340f, 0.934092550404258980f, -0.357030961233429980f,
+  0.932992798834738960f, -0.359895036534988110f, 0.931884265581668150f, -0.362755724367397230f,
+  0.930766961078983710f, -0.365612997804773850f, 0.929640895843181330f, -0.368466829953372320f,
+  0.928506080473215590f, -0.371317193951837540f, 0.927362525650401110f, -0.374164062971457930f,
+  0.926210242138311380f, -0.377007410216418260f, 0.925049240782677580f, -0.379847208924051160f,
+  0.923879532511286740f, -0.382683432365089780f, 0.922701128333878630f, -0.385516053843918850f,
+  0.921514039342042010f, -0.388345046698826250f, 0.920318276709110590f, -0.391170384302253870f,
+  0.919113851690057770f, -0.393992040061048100f, 0.917900775621390500f, -0.396809987416710310f,
+  0.916679059921042700f, -0.399624199845646790f, 0.915448716088267830f, -0.402434650859418430f,
+  0.914209755703530690f, -0.405241314004989860f, 0.912962190428398210f, -0.408044162864978690f,
+  0.911706032005429880f, -0.410843171057903910f, 0.910441292258067250f, -0.413638312238434500f,
+  0.909167983090522380f, -0.416429560097637150f, 0.907886116487666260f, -0.419216888363223910f,
+  0.906595704514915330f, -0.422000270799799680f, 0.905296759318118820f, -0.424779681209108810f,
+  0.903989293123443340f, -0.427555093430282080f, 0.902673318237258830f, -0.430326481340082610f,
+  0.901348847046022030f, -0.433093818853151960f, 0.900015892016160280f, -0.435857079922255470f,
+  0.898674465693953820f, -0.438616238538527660f, 0.897324580705418320f, -0.441371268731716670f,
+  0.895966249756185220f, -0.444122144570429200f, 0.894599485631382700f, -0.446868840162374160f,
+  0.893224301195515320f, -0.449611329654606540f, 0.891840709392342720f, -0.452349587233770890f,
+  0.890448723244757880f, -0.455083587126343840f, 0.889048355854664570f, -0.457813303598877170f,
+  0.887639620402853930f, -0.460538710958240010f, 0.886222530148880640f, -0.463259783551860150f,
+  0.884797098430937790f, -0.465976495767966180f, 0.883363338665731580f, -0.468688822035827900f,
+  0.881921264348355050f, -0.471396736825997640f, 0.880470889052160750f, -0.474100214650549970f,
+  0.879012226428633530f, -0.476799230063322090f, 0.877545290207261350f, -0.479493757660153010f,
+  0.876070094195406600f, -0.482183772079122720f, 0.874586652278176110f, -0.484869248000791060f,
+  0.873094978418290090f, -0.487550160148436000f, 0.871595086655950980f, -0.490226483288291160f,
+  0.870086991108711460f, -0.492898192229784040f, 0.868570705971340900f, -0.495565261825772540f,
+  0.867046245515692650f, -0.498227666972781870f, 0.865513624090569090f, -0.500885382611240710f,
+  0.863972856121586810f, -0.503538383725717580f, 0.862423956111040610f, -0.506186645345155230f,
+  0.860866938637767310f, -0.508830142543106990f, 0.859301818357008470f, -0.511468850437970300f,
+  0.857728610000272120f, -0.514102744193221660f, 0.856147328375194470f, -0.516731799017649870f,
+  0.854557988365400530f, -0.519355990165589640f, 0.852960604930363630f, -0.521975292937154390f,
+  0.851355193105265200f, -0.524589682678468950f, 0.849741768000852550f, -0.527199134781901280f,
+  0.848120344803297230f, -0.529803624686294610f, 0.846490938774052130f, -0.532403127877197900f,
+  0.844853565249707120f, -0.534997619887097150f, 0.843208239641845440f, -0.537587076295645390f,
+  0.841554977436898440f, -0.540171472729892850f, 0.839893794195999520f, -0.542750784864515890f,
+  0.838224705554838080f, -0.545324988422046460f, 0.836547727223512010f, -0.547894059173100190f,
+  0.834862874986380010f, -0.550457972936604810f, 0.833170164701913190f, -0.553016705580027470f,
+  0.831469612302545240f, -0.555570233019602180f, 0.829761233794523050f, -0.558118531220556100f,
+  0.828045045257755800f, -0.560661576197336030f, 0.826321062845663530f, -0.563199344013834090f,
+  0.824589302785025290f, -0.565731810783613120f, 0.822849781375826430f, -0.568258952670131490f,
+  0.821102514991104650f, -0.570780745886967260f, 0.819347520076796900f, -0.573297166698042200f,
+  0.817584813151583710f, -0.575808191417845340f, 0.815814410806733780f, -0.578313796411655590f,
+  0.814036329705948410f, -0.580813958095764530f, 0.812250586585203880f, -0.583308652937698290f,
+  0.810457198252594770f, -0.585797857456438860f, 0.808656181588174980f, -0.588281548222645220f,
+  0.806847553543799330f, -0.590759701858874160f, 0.805031331142963660f, -0.593232295039799800f,
+  0.803207531480644940f, -0.595699304492433360f, 0.801376171723140240f, -0.598160706996342270f,
+  0.799537269107905010f, -0.600616479383868970f, 0.797690840943391160f, -0.603066598540348160f,
+  0.795836904608883570f, -0.605511041404325550f, 0.793975477554337170f, -0.607949784967773630f,
+  0.792106577300212390f, -0.610382806276309480f, 0.790230221437310030f, -0.612810082429409710f,
+  0.788346427626606340f, -0.615231590580626820f, 0.786455213599085770f, -0.617647307937803870f,
+  0.784556597155575240f, -0.620057211763289100f, 0.782650596166575730f, -0.622461279374149970f,
+  0.780737228572094490f, -0.624859488142386340f, 0.778816512381475980f, -0.627251815495144080f,
+  0.776888465673232440f, -0.629638238914926980f, 0.774953106594873930f, -0.632018735939809060f,
+  0.773010453362736990f, -0.634393284163645490f, 0.771060524261813820f, -0.636761861236284200f,
+  0.769103337645579700f, -0.639124444863775730f, 0.767138911935820400f, -0.641481012808583160f,
+  0.765167265622458960f, -0.643831542889791390f, 0.763188417263381270f, -0.646176012983316280f,
+  0.761202385484261780f, -0.648514401022112440f, 0.759209188978388070f, -0.650846684996380880f,
+  0.757208846506484570f, -0.653172842953776760f, 0.755201376896536550f, -0.655492852999615350f,
+  0.753186799043612520f, -0.657806693297078640f, 0.751165131909686480f, -0.660114342067420480f,
+  0.749136394523459370f, -0.662415777590171780f, 0.747100605980180130f, -0.664710978203344790f,
+  0.745057785441466060f, -0.666999922303637470f, 0.743007952135121720f, -0.669282588346636010f,
+  0.740951125354959110f, -0.671558954847018330f, 0.738887324460615110f, -0.673829000378756040f,
+  0.736816568877369900f, -0.676092703575315920f, 0.734738878095963500f, -0.678350043129861470f,
+  0.732654271672412820f, -0.680600997795453020f, 0.730562769227827590f, -0.682845546385248080f,
+  0.728464390448225200f, -0.685083667772700360f, 0.726359155084346010f, -0.687315340891759050f,
+  0.724247082951467000f, -0.689540544737066830f, 0.722128193929215350f, -0.691759258364157750f,
+  0.720002507961381650f, -0.693971460889654000f, 0.717870045055731710f, -0.696177131491462990f,
+  0.715730825283818590f, -0.698376249408972920f, 0.713584868780793640f, -0.700568793943248340f,
+  0.711432195745216430f, -0.702754744457225300f, 0.709272826438865690f, -0.704934080375904880f,
+  0.707106781186547570f, -0.707106781186547460f, 0.704934080375904990f, -0.709272826438865580f,
+  0.702754744457225300f, -0.711432195745216430f, 0.700568793943248450f, -0.713584868780793520f,
+  0.698376249408972920f, -0.715730825283818590f, 0.696177131491462990f, -0.717870045055731710f,
+  0.693971460889654000f, -0.720002507961381650f, 0.691759258364157750f, -0.722128193929215350f,
+  0.689540544737066940f, -0.724247082951466890f, 0.687315340891759160f, -0.726359155084346010f,
+  0.685083667772700360f, -0.728464390448225200f, 0.682845546385248080f, -0.730562769227827590f,
+  0.680600997795453130f, -0.732654271672412820f, 0.678350043129861580f, -0.734738878095963390f,
+  0.676092703575316030f, -0.736816568877369790f, 0.673829000378756150f, -0.738887324460615110f,
+  0.671558954847018330f, -0.740951125354959110f, 0.669282588346636010f, -0.743007952135121720f,
+  0.666999922303637470f, -0.745057785441465950f, 0.664710978203344900f, -0.747100605980180130f,
+  0.662415777590171780f, -0.749136394523459260f, 0.660114342067420480f, -0.751165131909686370f,
+  0.657806693297078640f, -0.753186799043612410f, 0.655492852999615460f, -0.755201376896536550f,
+  0.653172842953776760f, -0.757208846506484460f, 0.650846684996380990f, -0.759209188978387960f,
+  0.648514401022112550f, -0.761202385484261780f, 0.646176012983316390f, -0.763188417263381270f,
+  0.643831542889791500f, -0.765167265622458960f, 0.641481012808583160f, -0.767138911935820400f,
+  0.639124444863775730f, -0.769103337645579590f, 0.636761861236284200f, -0.771060524261813710f,
+  0.634393284163645490f, -0.773010453362736990f, 0.632018735939809060f, -0.774953106594873820f,
+  0.629638238914927100f, -0.776888465673232440f, 0.627251815495144190f, -0.778816512381475870f,
+  0.624859488142386450f, -0.780737228572094380f, 0.622461279374150080f, -0.782650596166575730f,
+  0.620057211763289210f, -0.784556597155575240f, 0.617647307937803980f, -0.786455213599085770f,
+  0.615231590580626820f, -0.788346427626606230f, 0.612810082429409710f, -0.790230221437310030f,
+  0.610382806276309480f, -0.792106577300212390f, 0.607949784967773740f, -0.793975477554337170f,
+  0.605511041404325550f, -0.795836904608883460f, 0.603066598540348280f, -0.797690840943391040f,
+  0.600616479383868970f, -0.799537269107905010f, 0.598160706996342380f, -0.801376171723140130f,
+  0.595699304492433470f, -0.803207531480644830f, 0.593232295039799800f, -0.805031331142963660f,
+  0.590759701858874280f, -0.806847553543799220f, 0.588281548222645330f, -0.808656181588174980f,
+  0.585797857456438860f, -0.810457198252594770f, 0.583308652937698290f, -0.812250586585203880f,
+  0.580813958095764530f, -0.814036329705948300f, 0.578313796411655590f, -0.815814410806733780f,
+  0.575808191417845340f, -0.817584813151583710f, 0.573297166698042320f, -0.819347520076796900f,
+  0.570780745886967370f, -0.821102514991104650f, 0.568258952670131490f, -0.822849781375826320f,
+  0.565731810783613230f, -0.824589302785025290f, 0.563199344013834090f, -0.826321062845663420f,
+  0.560661576197336030f, -0.828045045257755800f, 0.558118531220556100f, -0.829761233794523050f,
+  0.555570233019602290f, -0.831469612302545240f, 0.553016705580027580f, -0.833170164701913190f,
+  0.550457972936604810f, -0.834862874986380010f, 0.547894059173100190f, -0.836547727223511890f,
+  0.545324988422046460f, -0.838224705554837970f, 0.542750784864516000f, -0.839893794195999410f,
+  0.540171472729892970f, -0.841554977436898330f, 0.537587076295645510f, -0.843208239641845440f,
+  0.534997619887097260f, -0.844853565249707010f, 0.532403127877198010f, -0.846490938774052020f,
+  0.529803624686294830f, -0.848120344803297120f, 0.527199134781901390f, -0.849741768000852440f,
+  0.524589682678468840f, -0.851355193105265200f, 0.521975292937154390f, -0.852960604930363630f,
+  0.519355990165589530f, -0.854557988365400530f, 0.516731799017649980f, -0.856147328375194470f,
+  0.514102744193221660f, -0.857728610000272120f, 0.511468850437970520f, -0.859301818357008360f,
+  0.508830142543106990f, -0.860866938637767310f, 0.506186645345155450f, -0.862423956111040500f,
+  0.503538383725717580f, -0.863972856121586700f, 0.500885382611240940f, -0.865513624090568980f,
+  0.498227666972781870f, -0.867046245515692650f, 0.495565261825772490f, -0.868570705971340900f,
+  0.492898192229784090f, -0.870086991108711350f, 0.490226483288291100f, -0.871595086655951090f,
+  0.487550160148436050f, -0.873094978418290090f, 0.484869248000791120f, -0.874586652278176110f,
+  0.482183772079122830f, -0.876070094195406600f, 0.479493757660153010f, -0.877545290207261240f,
+  0.476799230063322250f, -0.879012226428633410f, 0.474100214650550020f, -0.880470889052160750f,
+  0.471396736825997810f, -0.881921264348354940f, 0.468688822035827960f, -0.883363338665731580f,
+  0.465976495767966130f, -0.884797098430937790f, 0.463259783551860260f, -0.886222530148880640f,
+  0.460538710958240010f, -0.887639620402853930f, 0.457813303598877290f, -0.889048355854664570f,
+  0.455083587126343840f, -0.890448723244757880f, 0.452349587233771000f, -0.891840709392342720f,
+  0.449611329654606600f, -0.893224301195515320f, 0.446868840162374330f, -0.894599485631382580f,
+  0.444122144570429260f, -0.895966249756185110f, 0.441371268731716620f, -0.897324580705418320f,
+  0.438616238538527710f, -0.898674465693953820f, 0.435857079922255470f, -0.900015892016160280f,
+  0.433093818853152010f, -0.901348847046022030f, 0.430326481340082610f, -0.902673318237258830f,
+  0.427555093430282200f, -0.903989293123443340f, 0.424779681209108810f, -0.905296759318118820f,
+  0.422000270799799790f, -0.906595704514915330f, 0.419216888363223960f, -0.907886116487666150f,
+  0.416429560097637320f, -0.909167983090522270f, 0.413638312238434560f, -0.910441292258067140f,
+  0.410843171057903910f, -0.911706032005429880f, 0.408044162864978740f, -0.912962190428398100f,
+  0.405241314004989860f, -0.914209755703530690f, 0.402434650859418540f, -0.915448716088267830f,
+  0.399624199845646790f, -0.916679059921042700f, 0.396809987416710420f, -0.917900775621390390f,
+  0.393992040061048100f, -0.919113851690057770f, 0.391170384302253980f, -0.920318276709110480f,
+  0.388345046698826300f, -0.921514039342041900f, 0.385516053843919020f, -0.922701128333878520f,
+  0.382683432365089840f, -0.923879532511286740f, 0.379847208924051110f, -0.925049240782677580f,
+  0.377007410216418310f, -0.926210242138311270f, 0.374164062971457990f, -0.927362525650401110f,
+  0.371317193951837600f, -0.928506080473215480f, 0.368466829953372320f, -0.929640895843181330f,
+  0.365612997804773960f, -0.930766961078983710f, 0.362755724367397230f, -0.931884265581668150f,
+  0.359895036534988280f, -0.932992798834738850f, 0.357030961233430030f, -0.934092550404258870f,
+  0.354163525420490510f, -0.935183509938947500f, 0.351292756085567150f, -0.936265667170278260f,
+  0.348418680249434510f, -0.937339011912574960f, 0.345541324963989150f, -0.938403534063108060f,
+  0.342660717311994380f, -0.939459223602189920f, 0.339776884406826960f, -0.940506070593268300f,
+  0.336889853392220050f, -0.941544065183020810f, 0.333999651442009490f, -0.942573197601446870f,
+  0.331106305759876430f, -0.943593458161960390f, 0.328209843579092660f, -0.944604837261480260f,
+  0.325310292162262980f, -0.945607325380521280f, 0.322407678801070020f, -0.946600913083283530f,
+  0.319502030816015750f, -0.947585591017741090f, 0.316593375556165850f, -0.948561349915730270f,
+  0.313681740398891570f, -0.949528180593036670f, 0.310767152749611470f, -0.950486073949481700f,
+  0.307849640041534980f, -0.951435020969008340f, 0.304929229735402430f, -0.952375012719765880f,
+  0.302005949319228200f, -0.953306040354193750f, 0.299079826308040480f, -0.954228095109105670f,
+  0.296150888243623960f, -0.955141168305770670f, 0.293219162694258680f, -0.956045251349996410f,
+  0.290284677254462330f, -0.956940335732208940f, 0.287347459544729570f, -0.957826413027532910f,
+  0.284407537211271820f, -0.958703474895871600f, 0.281464937925758050f, -0.959571513081984520f,
+  0.278519689385053060f, -0.960430519415565790f, 0.275571819310958250f, -0.961280485811320640f,
+  0.272621355449948980f, -0.962121404269041580f, 0.269668325572915200f, -0.962953266873683880f,
+  0.266712757474898420f, -0.963776065795439840f, 0.263754678974831510f, -0.964589793289812650f,
+  0.260794117915275570f, -0.965394441697689400f, 0.257831102162158930f, -0.966190003445412620f,
+  0.254865659604514630f, -0.966976471044852070f, 0.251897818154216910f, -0.967753837093475510f,
+  0.248927605745720260f, -0.968522094274417270f, 0.245955050335794590f, -0.969281235356548530f,
+  0.242980179903263980f, -0.970031253194543970f, 0.240003022448741500f, -0.970772140728950350f,
+  0.237023605994367340f, -0.971503890986251780f, 0.234041958583543460f, -0.972226497078936270f,
+  0.231058108280671280f, -0.972939952205560070f, 0.228072083170885790f, -0.973644249650811870f,
+  0.225083911359792780f, -0.974339382785575860f, 0.222093620973203590f, -0.975025345066994120f,
+  0.219101240156869770f, -0.975702130038528570f, 0.216106797076219600f, -0.976369731330021140f,
+  0.213110319916091360f, -0.977028142657754390f, 0.210111836880469720f, -0.977677357824509930f,
+  0.207111376192218560f, -0.978317370719627650f, 0.204108966092817010f, -0.978948175319062200f,
+  0.201104634842091960f, -0.979569765685440520f, 0.198098410717953730f, -0.980182135968117320f,
+  0.195090322016128330f, -0.980785280403230430f, 0.192080397049892380f, -0.981379193313754560f,
+  0.189068664149806280f, -0.981963869109555240f, 0.186055151663446630f, -0.982539302287441240f,
+  0.183039887955141060f, -0.983105487431216290f, 0.180022901405699510f, -0.983662419211730250f,
+  0.177004220412148860f, -0.984210092386929030f, 0.173983873387463850f, -0.984748501801904210f,
+  0.170961888760301360f, -0.985277642388941220f, 0.167938294974731230f, -0.985797509167567370f,
+  0.164913120489970090f, -0.986308097244598670f, 0.161886393780111910f, -0.986809401814185420f,
+  0.158858143333861390f, -0.987301418157858430f, 0.155828397654265320f, -0.987784141644572180f,
+  0.152797185258443410f, -0.988257567730749460f, 0.149764534677321620f, -0.988721691960323780f,
+  0.146730474455361750f, -0.989176509964781010f, 0.143695033150294580f, -0.989622017463200780f,
+  0.140658239332849240f, -0.990058210262297120f, 0.137620121586486180f, -0.990485084256456980f,
+  0.134580708507126220f, -0.990902635427780010f, 0.131540028702883280f, -0.991310859846115440f,
+  0.128498110793793220f, -0.991709753669099530f, 0.125454983411546210f, -0.992099313142191800f,
+  0.122410675199216280f, -0.992479534598709970f, 0.119365214810991350f, -0.992850414459865100f,
+  0.116318630911904880f, -0.993211949234794500f, 0.113270952177564360f, -0.993564135520595300f,
+  0.110222207293883180f, -0.993906970002356060f, 0.107172424956808870f, -0.994240449453187900f,
+  0.104121633872054730f, -0.994564570734255420f, 0.101069862754827880f, -0.994879330794805620f,
+  0.098017140329560770f, -0.995184726672196820f, 0.094963495329639061f, -0.995480755491926940f,
+  0.091908956497132696f, -0.995767414467659820f, 0.088853552582524684f, -0.996044700901251970f,
+  0.085797312344439880f, -0.996312612182778000f, 0.082740264549375803f, -0.996571145790554840f,
+  0.079682437971430126f, -0.996820299291165670f, 0.076623861392031617f, -0.997060070339482960f,
+  0.073564563599667454f, -0.997290456678690210f, 0.070504573389614009f, -0.997511456140303450f,
+  0.067443919563664106f, -0.997723066644191640f, 0.064382630929857410f, -0.997925286198596000f,
+  0.061320736302208648f, -0.998118112900149180f, 0.058258264500435732f, -0.998301544933892890f,
+  0.055195244349690031f, -0.998475580573294770f, 0.052131704680283317f, -0.998640218180265270f,
+  0.049067674327418126f, -0.998795456205172410f, 0.046003182130914644f, -0.998941293186856870f,
+  0.042938256934940959f, -0.999077727752645360f, 0.039872927587739845f, -0.999204758618363890f,
+  0.036807222941358991f, -0.999322384588349540f, 0.033741171851377642f, -0.999430604555461730f,
+  0.030674803176636581f, -0.999529417501093140f, 0.027608145778965820f, -0.999618822495178640f,
+  0.024541228522912264f, -0.999698818696204250f, 0.021474080275469605f, -0.999769405351215280f,
+  0.018406729905804820f, -0.999830581795823400f, 0.015339206284988220f, -0.999882347454212560f,
+  0.012271538285719944f, -0.999924701839144500f, 0.009203754782059960f, -0.999957644551963900f,
+  0.006135884649154515f, -0.999981175282601110f, 0.003067956762966138f, -0.999995293809576190f
+};
+
+    const float32_t cos_factors_512[512] = {
+  0.999998823451701880f, 0.999989411081928400f, 0.999970586430974140f,
+  0.999942349676023910f,
+  0.999904701082852900f, 0.999857641005823860f, 0.999801169887884260f,
+  0.999735288260561680f,
+  0.999659996743959220f, 0.999575296046749220f, 0.999481186966166950f,
+  0.999377670388002850f,
+  0.999264747286594420f, 0.999142418724816910f, 0.999010685854073380f,
+  0.998869549914283560f,
+  0.998719012233872940f, 0.998559074229759310f, 0.998389737407340160f,
+  0.998211003360478190f,
+  0.998022873771486240f, 0.997825350411111640f, 0.997618435138519550f,
+  0.997402129901275300f,
+  0.997176436735326190f, 0.996941357764982160f, 0.996696895202896060f,
+  0.996443051350042630f,
+  0.996179828595696980f, 0.995907229417411720f, 0.995625256380994310f,
+  0.995333912140482280f,
+  0.995033199438118630f, 0.994723121104325700f, 0.994403680057679100f,
+  0.994074879304879370f,
+  0.993736721940724600f, 0.993389211148080650f, 0.993032350197851410f,
+  0.992666142448948020f,
+  0.992290591348257370f, 0.991905700430609330f, 0.991511473318743900f,
+  0.991107913723276890f,
+  0.990695025442664630f, 0.990272812363169110f, 0.989841278458820530f,
+  0.989400427791380380f,
+  0.988950264510302990f, 0.988490792852696590f, 0.988022017143283530f,
+  0.987543941794359230f,
+  0.987056571305750970f, 0.986559910264775410f, 0.986053963346195440f,
+  0.985538735312176060f,
+  0.985014231012239840f, 0.984480455383220930f, 0.983937413449218920f,
+  0.983385110321551180f,
+  0.982823551198705240f, 0.982252741366289370f, 0.981672686196983110f,
+  0.981083391150486710f,
+  0.980484861773469380f, 0.979877103699517640f, 0.979260122649082020f,
+  0.978633924429423210f,
+  0.977998514934557140f, 0.977353900145199960f, 0.976700086128711840f,
+  0.976037079039039020f,
+  0.975364885116656980f, 0.974683510688510670f, 0.973992962167955830f,
+  0.973293246054698250f,
+  0.972584368934732210f, 0.971866337480279400f, 0.971139158449725090f,
+  0.970402838687555500f,
+  0.969657385124292450f, 0.968902804776428870f, 0.968139104746362440f,
+  0.967366292222328510f,
+  0.966584374478333120f, 0.965793358874083680f, 0.964993252854920320f,
+  0.964184063951745830f,
+  0.963365799780954050f, 0.962538468044359160f, 0.961702076529122540f,
+  0.960856633107679660f,
+  0.960002145737665960f, 0.959138622461841890f, 0.958266071408017670f,
+  0.957384500788975860f,
+  0.956493918902395100f, 0.955594334130771110f, 0.954685754941338340f,
+  0.953768189885990330f,
+  0.952841647601198720f, 0.951906136807932350f, 0.950961666311575080f,
+  0.950008245001843000f,
+  0.949045881852700560f, 0.948074585922276230f, 0.947094366352777220f,
+  0.946105232370403450f,
+  0.945107193285260610f, 0.944100258491272660f, 0.943084437466093490f,
+  0.942059739771017310f,
+  0.941026175050889260f, 0.939983753034014050f, 0.938932483532064600f,
+  0.937872376439989890f,
+  0.936803441735921560f, 0.935725689481080370f, 0.934639129819680780f,
+  0.933543772978836170f,
+  0.932439629268462360f, 0.931326709081180430f, 0.930205022892219070f,
+  0.929074581259315860f,
+  0.927935394822617890f, 0.926787474304581750f, 0.925630830509872720f,
+  0.924465474325262600f,
+  0.923291416719527640f, 0.922108668743345180f, 0.920917241529189520f,
+  0.919717146291227360f,
+  0.918508394325212250f, 0.917290997008377910f, 0.916064965799331720f,
+  0.914830312237946200f,
+  0.913587047945250810f, 0.912335184623322750f, 0.911074734055176360f,
+  0.909805708104652220f,
+  0.908528118716306120f, 0.907241977915295820f, 0.905947297807268460f,
+  0.904644090578246240f,
+  0.903332368494511820f, 0.902012143902493180f, 0.900683429228646970f,
+  0.899346236979341570f,
+  0.898000579740739880f, 0.896646470178680150f, 0.895283921038557580f,
+  0.893912945145203250f,
+  0.892533555402764580f, 0.891145764794583180f, 0.889749586383072780f,
+  0.888345033309596350f,
+  0.886932118794342190f, 0.885510856136199950f, 0.884081258712634990f,
+  0.882643339979562790f,
+  0.881197113471222090f, 0.879742592800047410f, 0.878279791656541580f,
+  0.876808723809145650f,
+  0.875329403104110890f, 0.873841843465366860f, 0.872346058894391540f,
+  0.870842063470078980f,
+  0.869329871348606840f, 0.867809496763303320f, 0.866280954024512990f,
+  0.864744257519462380f,
+  0.863199421712124160f, 0.861646461143081300f, 0.860085390429390140f,
+  0.858516224264442740f,
+  0.856938977417828760f, 0.855353664735196030f, 0.853760301138111410f,
+  0.852158901623919830f,
+  0.850549481265603480f, 0.848932055211639610f, 0.847306638685858320f,
+  0.845673246987299070f,
+  0.844031895490066410f, 0.842382599643185850f, 0.840725374970458070f,
+  0.839060237070312740f,
+  0.837387201615661940f, 0.835706284353752600f, 0.834017501106018130f,
+  0.832320867767929680f,
+  0.830616400308846310f, 0.828904114771864870f, 0.827184027273669130f,
+  0.825456154004377550f,
+  0.823720511227391430f, 0.821977115279241550f, 0.820225982569434690f,
+  0.818467129580298660f,
+  0.816700572866827850f, 0.814926329056526620f, 0.813144414849253590f,
+  0.811354847017063730f,
+  0.809557642404051260f, 0.807752817926190360f, 0.805940390571176280f,
+  0.804120377398265810f,
+  0.802292795538115720f, 0.800457662192622820f, 0.798614994634760820f,
+  0.796764810208418830f,
+  0.794907126328237010f, 0.793041960479443640f, 0.791169330217690200f,
+  0.789289253168885650f,
+  0.787401747029031430f, 0.785506829564053930f, 0.783604518609638200f,
+  0.781694832071059390f,
+  0.779777787923014550f, 0.777853404209453150f, 0.775921699043407690f,
+  0.773982690606822900f,
+  0.772036397150384520f, 0.770082836993347900f, 0.768122028523365420f,
+  0.766153990196312920f,
+  0.764178740536116670f, 0.762196298134578900f, 0.760206681651202420f,
+  0.758209909813015280f,
+  0.756206001414394540f, 0.754194975316889170f, 0.752176850449042810f,
+  0.750151645806215070f,
+  0.748119380450403600f, 0.746080073510063780f, 0.744033744179929290f,
+  0.741980411720831070f,
+  0.739920095459516200f, 0.737852814788465980f, 0.735778589165713590f,
+  0.733697438114660370f,
+  0.731609381223892630f, 0.729514438146997010f, 0.727412628602375770f,
+  0.725303972373060770f,
+  0.723188489306527460f, 0.721066199314508110f, 0.718937122372804490f,
+  0.716801278521099540f,
+  0.714658687862769090f, 0.712509370564692320f, 0.710353346857062420f,
+  0.708190637033195400f,
+  0.706021261449339740f, 0.703845240524484940f, 0.701662594740168570f,
+  0.699473344640283770f,
+  0.697277510830886630f, 0.695075113980000880f, 0.692866174817424740f,
+  0.690650714134534720f,
+  0.688428752784090550f, 0.686200311680038700f, 0.683965411797315510f,
+  0.681724074171649820f,
+  0.679476319899365080f, 0.677222170137180450f, 0.674961646102012040f,
+  0.672694769070772970f,
+  0.670421560380173090f, 0.668142041426518560f, 0.665856233665509720f,
+  0.663564158612039880f,
+  0.661265837839992270f, 0.658961292982037320f, 0.656650545729429050f,
+  0.654333617831800550f,
+  0.652010531096959500f, 0.649681307390683190f, 0.647345968636512060f,
+  0.645004536815544040f,
+  0.642657033966226860f, 0.640303482184151670f, 0.637943903621844170f,
+  0.635578320488556230f,
+  0.633206755050057190f, 0.630829229628424470f, 0.628445766601832710f,
+  0.626056388404343520f,
+  0.623661117525694640f, 0.621259976511087660f, 0.618852987960976320f,
+  0.616440174530853650f,
+  0.614021558931038490f, 0.611597163926462020f, 0.609167012336453210f,
+  0.606731127034524480f,
+  0.604289530948156070f, 0.601842247058580030f, 0.599389298400564540f,
+  0.596930708062196500f,
+  0.594466499184664540f, 0.591996694962040990f, 0.589521318641063940f,
+  0.587040393520918080f,
+  0.584553942953015330f, 0.582061990340775550f, 0.579564559139405740f,
+  0.577061672855679550f,
+  0.574553355047715760f, 0.572039629324757050f, 0.569520519346947250f,
+  0.566996048825108680f,
+  0.564466241520519500f, 0.561931121244689470f, 0.559390711859136140f,
+  0.556845037275160100f,
+  0.554294121453620110f, 0.551737988404707450f, 0.549176662187719770f,
+  0.546610166910834860f,
+  0.544038526730883930f, 0.541461765853123560f, 0.538879908531008420f,
+  0.536292979065963180f,
+  0.533701001807152960f, 0.531104001151255000f, 0.528502001542228480f,
+  0.525895027471084740f,
+  0.523283103475656430f, 0.520666254140367270f, 0.518044504095999340f,
+  0.515417878019463150f,
+  0.512786400633563070f, 0.510150096706766700f, 0.507508991052970870f,
+  0.504863108531267480f,
+  0.502212474045710900f, 0.499557112545081890f, 0.496897049022654640f,
+  0.494232308515959730f,
+  0.491562916106550060f, 0.488888896919763230f, 0.486210276124486530f,
+  0.483527078932918740f,
+  0.480839330600333900f, 0.478147056424843120f, 0.475450281747155870f,
+  0.472749031950342900f,
+  0.470043332459595620f, 0.467333208741988530f, 0.464618686306237820f,
+  0.461899790702462840f,
+  0.459176547521944150f, 0.456448982396883860f, 0.453717121000163930f,
+  0.450980989045103810f,
+  0.448240612285220000f, 0.445496016513981740f, 0.442747227564570130f,
+  0.439994271309633260f,
+  0.437237173661044200f, 0.434475960569655710f, 0.431710658025057370f,
+  0.428941292055329550f,
+  0.426167888726799620f, 0.423390474143796100f, 0.420609074448402510f,
+  0.417823715820212380f,
+  0.415034424476081630f, 0.412241226669883000f, 0.409444148692257590f,
+  0.406643216870369140f,
+  0.403838457567654130f, 0.401029897183575790f, 0.398217562153373620f,
+  0.395401478947816300f,
+  0.392581674072951530f, 0.389758174069856410f, 0.386931005514388690f,
+  0.384100195016935040f,
+  0.381265769222162490f, 0.378427754808765620f, 0.375586178489217330f,
+  0.372741067009515810f,
+  0.369892447148934270f, 0.367040345719767240f, 0.364184789567079840f,
+  0.361325805568454340f,
+  0.358463420633736540f, 0.355597661704783960f, 0.352728555755210730f,
+  0.349856129790135030f,
+  0.346980410845923680f, 0.344101425989938980f, 0.341219202320282410f,
+  0.338333766965541290f,
+  0.335445147084531660f, 0.332553369866044220f, 0.329658462528587550f,
+  0.326760452320131790f,
+  0.323859366517852960f, 0.320955232427875210f, 0.318048077385015060f,
+  0.315137928752522440f,
+  0.312224813921825050f, 0.309308760312268780f, 0.306389795370861080f,
+  0.303467946572011370f,
+  0.300543241417273400f, 0.297615707435086310f, 0.294685372180514330f,
+  0.291752263234989370f,
+  0.288816408206049480f, 0.285877834727080730f, 0.282936570457055390f,
+  0.279992643080273380f,
+  0.277046080306099950f, 0.274096909868706330f, 0.271145159526808070f,
+  0.268190857063403180f,
+  0.265234030285511900f, 0.262274707023913590f, 0.259312915132886350f,
+  0.256348682489942910f,
+  0.253382036995570270f, 0.250413006572965280f, 0.247441619167773440f,
+  0.244467902747824210f,
+  0.241491885302869300f, 0.238513594844318500f, 0.235533059404975460f,
+  0.232550307038775330f,
+  0.229565365820518870f, 0.226578263845610110f, 0.223589029229790020f,
+  0.220597690108873650f,
+  0.217604274638483670f, 0.214608810993786920f, 0.211611327369227610f,
+  0.208611851978263460f,
+  0.205610413053099320f, 0.202607038844421110f, 0.199601757621131050f,
+  0.196594597670080220f,
+  0.193585587295803750f, 0.190574754820252800f, 0.187562128582529740f,
+  0.184547736938619640f,
+  0.181531608261125130f, 0.178513770938997590f, 0.175494253377271400f,
+  0.172473083996796030f,
+  0.169450291233967930f, 0.166425903540464220f, 0.163399949382973230f,
+  0.160372457242928400f,
+  0.157343455616238280f, 0.154312973013020240f, 0.151281037957330250f,
+  0.148247678986896200f,
+  0.145212924652847520f, 0.142176803519448000f, 0.139139344163826280f,
+  0.136100575175706200f,
+  0.133060525157139180f, 0.130019222722233350f, 0.126976696496885980f,
+  0.123932975118512200f,
+  0.120888087235777220f, 0.117842061508325020f, 0.114794926606510250f,
+  0.111746711211126660f,
+  0.108697444013138670f, 0.105647153713410700f, 0.102595869022436280f,
+  0.099543618660069444f,
+  0.096490431355252607f, 0.093436335845747912f, 0.090381360877865011f,
+  0.087325535206192226f,
+  0.084268887593324127f, 0.081211446809592386f, 0.078153241632794315f,
+  0.075094300847921291f,
+  0.072034653246889416f, 0.068974327628266732f, 0.065913352797003930f,
+  0.062851757564161420f,
+  0.059789570746640007f, 0.056726821166907783f, 0.053663537652730679f,
+  0.050599749036899337f,
+  0.047535484156959261f, 0.044470771854938744f, 0.041405640977076712f,
+  0.038340120373552791f,
+  0.035274238898213947f, 0.032208025408304704f, 0.029141508764193740f,
+  0.026074717829104040f,
+  0.023007681468839410f, 0.019940428551514598f, 0.016872987947281773f,
+  0.013805388528060349f,
+  0.010737659167264572f, 0.007669828739531077f, 0.004601926120448672f,
+  0.001533980186284766f
+};
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_F32_2048)
+    const float32_t Weights_2048[4096] = {
+  1.000000000000000000f, 0.000000000000000000f, 0.999999705862882230f,  -0.000766990318742704f,
+  0.999998823451701880f, -0.001533980186284766f, 0.999997352766978210f,  -0.002300969151425805f,
+  0.999995293809576190f, -0.003067956762965976f, 0.999992646580707190f,  -0.003834942569706228f,
+  0.999989411081928400f, -0.004601926120448571f, 0.999985587315143200f,  -0.005368906963996343f,
+  0.999981175282601110f, -0.006135884649154475f, 0.999976174986897610f,  -0.006902858724729756f,
+  0.999970586430974140f, -0.007669828739531097f, 0.999964409618118280f,  -0.008436794242369799f,
+  0.999957644551963900f, -0.009203754782059819f, 0.999950291236490480f,  -0.009970709907418031f,
+  0.999942349676023910f, -0.010737659167264491f, 0.999933819875236000f,  -0.011504602110422714f,
+  0.999924701839144500f, -0.012271538285719925f, 0.999914995573113470f,  -0.013038467241987334f,
+  0.999904701082852900f, -0.013805388528060391f, 0.999893818374418490f,  -0.014572301692779064f,
+  0.999882347454212560f, -0.015339206284988100f, 0.999870288328982950f,  -0.016106101853537287f,
+  0.999857641005823860f, -0.016872987947281710f, 0.999844405492175240f,  -0.017639864115082053f,
+  0.999830581795823400f, -0.018406729905804820f, 0.999816169924900410f,  -0.019173584868322623f,
+  0.999801169887884260f, -0.019940428551514441f, 0.999785581693599210f,  -0.020707260504265895f,
+  0.999769405351215280f, -0.021474080275469508f, 0.999752640870248840f,  -0.022240887414024961f,
+  0.999735288260561680f, -0.023007681468839369f, 0.999717347532362190f,  -0.023774461988827555f,
+  0.999698818696204250f, -0.024541228522912288f, 0.999679701762987930f,  -0.025307980620024571f,
+  0.999659996743959220f, -0.026074717829103901f, 0.999639703650710200f,  -0.026841439699098531f,
+  0.999618822495178640f, -0.027608145778965740f, 0.999597353289648380f,  -0.028374835617672099f,
+  0.999575296046749220f, -0.029141508764193722f, 0.999552650779456990f,  -0.029908164767516555f,
+  0.999529417501093140f, -0.030674803176636626f, 0.999505596225325310f,  -0.031441423540560301f,
+  0.999481186966166950f, -0.032208025408304586f, 0.999456189737977340f,  -0.032974608328897335f,
+  0.999430604555461730f, -0.033741171851377580f, 0.999404431433671300f,  -0.034507715524795750f,
+  0.999377670388002850f, -0.035274238898213947f, 0.999350321434199440f,  -0.036040741520706229f,
+  0.999322384588349540f, -0.036807222941358832f, 0.999293859866887790f,  -0.037573682709270494f,
+  0.999264747286594420f, -0.038340120373552694f, 0.999235046864595850f,  -0.039106535483329888f,
+  0.999204758618363890f, -0.039872927587739811f, 0.999173882565716380f,  -0.040639296235933736f,
+  0.999142418724816910f, -0.041405640977076739f, 0.999110367114174890f,  -0.042171961360347947f,
+  0.999077727752645360f, -0.042938256934940820f, 0.999044500659429290f,  -0.043704527250063421f,
+  0.999010685854073380f, -0.044470771854938668f, 0.998976283356469820f,  -0.045236990298804590f,
+  0.998941293186856870f, -0.046003182130914623f, 0.998905715365818290f,  -0.046769346900537863f,
+  0.998869549914283560f, -0.047535484156959303f, 0.998832796853527990f,  -0.048301593449480144f,
+  0.998795456205172410f, -0.049067674327418015f, 0.998757527991183340f,  -0.049833726340107277f,
+  0.998719012233872940f, -0.050599749036899282f, 0.998679908955899090f,  -0.051365741967162593f,
+  0.998640218180265270f, -0.052131704680283324f, 0.998599939930320370f,  -0.052897636725665324f,
+  0.998559074229759310f, -0.053663537652730520f, 0.998517621102622210f,  -0.054429407010919133f,
+  0.998475580573294770f, -0.055195244349689934f, 0.998432952666508440f,  -0.055961049218520569f,
+  0.998389737407340160f, -0.056726821166907748f, 0.998345934821212370f,  -0.057492559744367566f,
+  0.998301544933892890f, -0.058258264500435752f, 0.998256567771495180f,  -0.059023934984667931f,
+  0.998211003360478190f, -0.059789570746639868f, 0.998164851727646240f,  -0.060555171335947788f,
+  0.998118112900149180f, -0.061320736302208578f, 0.998070786905482340f,  -0.062086265195060088f,
+  0.998022873771486240f, -0.062851757564161406f, 0.997974373526346990f,  -0.063617212959193106f,
+  0.997925286198596000f, -0.064382630929857465f, 0.997875611817110150f,  -0.065148011025878833f,
+  0.997825350411111640f, -0.065913352797003805f, 0.997774502010167820f,  -0.066678655793001557f,
+  0.997723066644191640f, -0.067443919563664051f, 0.997671044343441000f,  -0.068209143658806329f,
+  0.997618435138519550f, -0.068974327628266746f, 0.997565239060375750f,  -0.069739471021907307f,
+  0.997511456140303450f, -0.070504573389613856f, 0.997457086409941910f,  -0.071269634281296401f,
+  0.997402129901275300f, -0.072034653246889332f, 0.997346586646633230f,  -0.072799629836351673f,
+  0.997290456678690210f, -0.073564563599667426f, 0.997233740030466280f,  -0.074329454086845756f,
+  0.997176436735326190f, -0.075094300847921305f, 0.997118546826979980f,  -0.075859103432954447f,
+  0.997060070339482960f, -0.076623861392031492f, 0.997001007307235290f,  -0.077388574275265049f,
+  0.996941357764982160f, -0.078153241632794232f, 0.996881121747813850f,  -0.078917863014784942f,
+  0.996820299291165670f, -0.079682437971430126f, 0.996758890430818000f,  -0.080446966052950014f,
+  0.996696895202896060f, -0.081211446809592441f, 0.996634313643869900f,  -0.081975879791633066f,
+  0.996571145790554840f, -0.082740264549375692f, 0.996507391680110820f,  -0.083504600633152432f,
+  0.996443051350042630f, -0.084268887593324071f, 0.996378124838200210f,  -0.085033124980280275f,
+  0.996312612182778000f, -0.085797312344439894f, 0.996246513422315520f,  -0.086561449236251170f,
+  0.996179828595696980f, -0.087325535206192059f, 0.996112557742151130f,  -0.088089569804770507f,
+  0.996044700901251970f, -0.088853552582524600f, 0.995976258112917790f,  -0.089617483090022959f,
+  0.995907229417411720f, -0.090381360877864983f, 0.995837614855341610f,  -0.091145185496681005f,
+  0.995767414467659820f, -0.091908956497132724f, 0.995696628295663520f,  -0.092672673429913310f,
+  0.995625256380994310f, -0.093436335845747787f, 0.995553298765638470f,  -0.094199943295393204f,
+  0.995480755491926940f, -0.094963495329638992f, 0.995407626602534900f,  -0.095726991499307162f,
+  0.995333912140482280f, -0.096490431355252593f, 0.995259612149133390f,  -0.097253814448363271f,
+  0.995184726672196930f, -0.098017140329560604f, 0.995109255753726110f,  -0.098780408549799623f,
+  0.995033199438118630f, -0.099543618660069319f, 0.994956557770116380f,  -0.100306770211392860f,
+  0.994879330794805620f, -0.101069862754827820f, 0.994801518557617110f,  -0.101832895841466530f,
+  0.994723121104325700f, -0.102595869022436280f, 0.994644138481050710f,  -0.103358781848899610f,
+  0.994564570734255420f, -0.104121633872054590f, 0.994484417910747600f,  -0.104884424643134970f,
+  0.994403680057679100f, -0.105647153713410620f, 0.994322357222545810f,  -0.106409820634187680f,
+  0.994240449453187900f, -0.107172424956808840f, 0.994157956797789730f,  -0.107934966232653650f,
+  0.994074879304879370f, -0.108697444013138720f, 0.993991217023329380f,  -0.109459857849717980f,
+  0.993906970002356060f, -0.110222207293883060f, 0.993822138291519660f,  -0.110984491897163390f,
+  0.993736721940724600f, -0.111746711211126590f, 0.993650721000219120f,  -0.112508864787378690f,
+  0.993564135520595300f, -0.113270952177564350f, 0.993476965552789190f,  -0.114032972933367200f,
+  0.993389211148080650f, -0.114794926606510080f, 0.993300872358093280f,  -0.115556812748755260f,
+  0.993211949234794500f, -0.116318630911904750f, 0.993122441830495580f,  -0.117080380647800590f,
+  0.993032350197851410f, -0.117842061508324980f, 0.992941674389860470f,  -0.118603673045400720f,
+  0.992850414459865100f, -0.119365214810991350f, 0.992758570461551140f,  -0.120126686357101500f,
+  0.992666142448948020f, -0.120888087235777080f, 0.992573130476428810f,  -0.121649416999105530f,
+  0.992479534598709970f, -0.122410675199216200f, 0.992385354870851670f,  -0.123171861388280480f,
+  0.992290591348257370f, -0.123932975118512160f, 0.992195244086673920f,  -0.124694015942167640f,
+  0.992099313142191800f, -0.125454983411546230f, 0.992002798571244520f,  -0.126215877078990350f,
+  0.991905700430609330f, -0.126976696496885870f, 0.991808018777406430f,  -0.127737441217662310f,
+  0.991709753669099530f, -0.128498110793793170f, 0.991610905163495370f,  -0.129258704777796140f,
+  0.991511473318743900f, -0.130019222722233350f, 0.991411458193338540f,  -0.130779664179711710f,
+  0.991310859846115440f, -0.131540028702883120f, 0.991209678336254060f,  -0.132300315844444650f,
+  0.991107913723276890f, -0.133060525157139060f, 0.991005566067049370f,  -0.133820656193754720f,
+  0.990902635427780010f, -0.134580708507126170f, 0.990799121866020370f,  -0.135340681650134210f,
+  0.990695025442664630f, -0.136100575175706200f, 0.990590346218950150f,  -0.136860388636816380f,
+  0.990485084256457090f, -0.137620121586486040f, 0.990379239617108160f,  -0.138379773577783890f,
+  0.990272812363169110f, -0.139139344163826200f, 0.990165802557248400f,  -0.139898832897777210f,
+  0.990058210262297120f, -0.140658239332849210f, 0.989950035541608990f,  -0.141417563022303020f,
+  0.989841278458820530f, -0.142176803519448030f, 0.989731939077910570f,  -0.142935960377642670f,
+  0.989622017463200890f, -0.143695033150294470f, 0.989511513679355190f,  -0.144454021390860470f,
+  0.989400427791380380f, -0.145212924652847460f, 0.989288759864625170f,  -0.145971742489812210f,
+  0.989176509964781010f, -0.146730474455361750f, 0.989063678157881540f,  -0.147489120103153570f,
+  0.988950264510302990f, -0.148247678986896030f, 0.988836269088763540f,  -0.149006150660348450f,
+  0.988721691960323780f, -0.149764534677321510f, 0.988606533192386450f,  -0.150522830591677400f,
+  0.988490792852696590f, -0.151281037957330220f, 0.988374471009341280f,  -0.152039156328246050f,
+  0.988257567730749460f, -0.152797185258443440f, 0.988140083085692570f,  -0.153555124301993450f,
+  0.988022017143283530f, -0.154312973013020100f, 0.987903369972977790f,  -0.155070730945700510f,
+  0.987784141644572180f, -0.155828397654265230f, 0.987664332228205710f,  -0.156585972692998430f,
+  0.987543941794359230f, -0.157343455616238250f, 0.987422970413855410f,  -0.158100845978376980f,
+  0.987301418157858430f, -0.158858143333861450f, 0.987179285097874340f,  -0.159615347237193060f,
+  0.987056571305750970f, -0.160372457242928280f, 0.986933276853677710f,  -0.161129472905678810f,
+  0.986809401814185530f, -0.161886393780111830f, 0.986684946260146690f,  -0.162643219420950310f,
+  0.986559910264775410f, -0.163399949382973230f, 0.986434293901627180f,  -0.164156583221015810f,
+  0.986308097244598670f, -0.164913120489969890f, 0.986181320367928270f,  -0.165669560744784120f,
+  0.986053963346195440f, -0.166425903540464100f, 0.985926026254321130f,  -0.167182148432072940f,
+  0.985797509167567480f, -0.167938294974731170f, 0.985668412161537550f,  -0.168694342723617330f,
+  0.985538735312176060f, -0.169450291233967960f, 0.985408478695768420f,  -0.170206140061078070f,
+  0.985277642388941220f, -0.170961888760301220f, 0.985146226468662230f,  -0.171717536887049970f,
+  0.985014231012239840f, -0.172473083996795950f, 0.984881656097323700f,  -0.173228529645070320f,
+  0.984748501801904210f, -0.173983873387463820f, 0.984614768204312600f,  -0.174739114779627200f,
+  0.984480455383220930f, -0.175494253377271430f, 0.984345563417641900f,  -0.176249288736167880f,
+  0.984210092386929030f, -0.177004220412148750f, 0.984074042370776450f,  -0.177759047961107170f,
+  0.983937413449218920f, -0.178513770938997510f, 0.983800205702631600f,  -0.179268388901835750f,
+  0.983662419211730250f, -0.180022901405699510f, 0.983524054057571260f,  -0.180777308006728590f,
+  0.983385110321551180f, -0.181531608261124970f, 0.983245588085407070f,  -0.182285801725153300f,
+  0.983105487431216290f, -0.183039887955140950f, 0.982964808441396440f,  -0.183793866507478450f,
+  0.982823551198705240f, -0.184547736938619620f, 0.982681715786240860f,  -0.185301498805081900f,
+  0.982539302287441240f, -0.186055151663446630f, 0.982396310786084690f,  -0.186808695070359270f,
+  0.982252741366289370f, -0.187562128582529600f, 0.982108594112513610f,  -0.188315451756732120f,
+  0.981963869109555240f, -0.189068664149806190f, 0.981818566442552500f,  -0.189821765318656410f,
+  0.981672686196983110f, -0.190574754820252740f, 0.981526228458664770f,  -0.191327632211630900f,
+  0.981379193313754560f, -0.192080397049892440f, 0.981231580848749730f,  -0.192833048892205230f,
+  0.981083391150486710f, -0.193585587295803610f, 0.980934624306141640f,  -0.194338011817988600f,
+  0.980785280403230430f, -0.195090322016128250f, 0.980635359529608120f,  -0.195842517447657850f,
+  0.980484861773469380f, -0.196594597670080220f, 0.980333787223347960f,  -0.197346562240965920f,
+  0.980182135968117430f, -0.198098410717953560f, 0.980029908096990090f,  -0.198850142658750090f,
+  0.979877103699517640f, -0.199601757621130970f, 0.979723722865591170f,  -0.200353255162940450f,
+  0.979569765685440520f, -0.201104634842091900f, 0.979415232249634780f,  -0.201855896216568050f,
+  0.979260122649082020f, -0.202607038844421130f, 0.979104436975029250f,  -0.203358062283773320f,
+  0.978948175319062200f, -0.204108966092816870f, 0.978791337773105670f,  -0.204859749829814420f,
+  0.978633924429423210f, -0.205610413053099240f, 0.978475935380616830f,  -0.206360955321075510f,
+  0.978317370719627650f, -0.207111376192218560f, 0.978158230539735050f,  -0.207861675225075070f,
+  0.977998514934557140f, -0.208611851978263490f, 0.977838223998050430f,  -0.209361906010474160f,
+  0.977677357824509930f, -0.210111836880469610f, 0.977515916508569280f,  -0.210861644147084860f,
+  0.977353900145199960f, -0.211611327369227550f, 0.977191308829712280f,  -0.212360886105878420f,
+  0.977028142657754390f, -0.213110319916091360f, 0.976864401725312640f,  -0.213859628358993750f,
+  0.976700086128711840f, -0.214608810993786760f, 0.976535195964614470f,  -0.215357867379745550f,
+  0.976369731330021140f, -0.216106797076219520f, 0.976203692322270560f,  -0.216855599642632620f,
+  0.976037079039039020f, -0.217604274638483640f, 0.975869891578341030f,  -0.218352821623346320f,
+  0.975702130038528570f, -0.219101240156869800f, 0.975533794518291360f,  -0.219849529798778700f,
+  0.975364885116656980f, -0.220597690108873510f, 0.975195401932990370f,  -0.221345720647030810f,
+  0.975025345066994120f, -0.222093620973203510f, 0.974854714618708430f,  -0.222841390647421120f,
+  0.974683510688510670f, -0.223589029229789990f, 0.974511733377115720f,  -0.224336536280493600f,
+  0.974339382785575860f, -0.225083911359792830f, 0.974166459015280320f,  -0.225831154028026170f,
+  0.973992962167955830f, -0.226578263845610000f, 0.973818892345666100f,  -0.227325240373038860f,
+  0.973644249650811980f, -0.228072083170885730f, 0.973469034186131070f,  -0.228818791799802220f,
+  0.973293246054698250f, -0.229565365820518870f, 0.973116885359925130f,  -0.230311804793845440f,
+  0.972939952205560180f, -0.231058108280671110f, 0.972762446695688570f,  -0.231804275841964780f,
+  0.972584368934732210f, -0.232550307038775240f, 0.972405719027449770f,  -0.233296201432231590f,
+  0.972226497078936270f, -0.234041958583543430f, 0.972046703194623500f,  -0.234787578054000970f,
+  0.971866337480279400f, -0.235533059404975490f, 0.971685400042008540f,  -0.236278402197919570f,
+  0.971503890986251780f, -0.237023605994367200f, 0.971321810419786160f,  -0.237768670355934190f,
+  0.971139158449725090f, -0.238513594844318420f, 0.970955935183517970f,  -0.239258379021299980f,
+  0.970772140728950350f, -0.240003022448741500f, 0.970587775194143630f,  -0.240747524688588430f,
+  0.970402838687555500f, -0.241491885302869330f, 0.970217331317979160f,  -0.242236103853696010f,
+  0.970031253194543970f, -0.242980179903263870f, 0.969844604426714830f,  -0.243724113013852160f,
+  0.969657385124292450f, -0.244467902747824150f, 0.969469595397413060f,  -0.245211548667627540f,
+  0.969281235356548530f, -0.245955050335794590f, 0.969092305112506210f,  -0.246698407314942410f,
+  0.968902804776428870f, -0.247441619167773270f, 0.968712734459794780f,  -0.248184685457074780f,
+  0.968522094274417380f, -0.248927605745720150f, 0.968330884332445190f,  -0.249670379596668570f,
+  0.968139104746362440f, -0.250413006572965220f, 0.967946755628987800f,  -0.251155486237741920f,
+  0.967753837093475510f, -0.251897818154216970f, 0.967560349253314360f,  -0.252640001885695520f,
+  0.967366292222328510f, -0.253382036995570160f, 0.967171666114676640f,  -0.254123923047320620f,
+  0.966976471044852070f, -0.254865659604514570f, 0.966780707127683270f,  -0.255607246230807380f,
+  0.966584374478333120f, -0.256348682489942910f, 0.966387473212298900f,  -0.257089967945753120f,
+  0.966190003445412500f, -0.257831102162158990f, 0.965991965293840570f,
+  -0.258572084703170340f,
+  0.965793358874083680f, -0.259312915132886230f, 0.965594184302976830f,
+  -0.260053593015495190f,
+  0.965394441697689400f, -0.260794117915275510f, 0.965194131175724720f,
+  -0.261534489396595520f,
+  0.964993252854920320f, -0.262274707023913590f, 0.964791806853447900f,
+  -0.263014770361779000f,
+  0.964589793289812760f, -0.263754678974831350f, 0.964387212282854290f,
+  -0.264494432427801630f,
+  0.964184063951745830f, -0.265234030285511790f, 0.963980348415994110f,
+  -0.265973472112875590f,
+  0.963776065795439840f, -0.266712757474898370f, 0.963571216210257320f,
+  -0.267451885936677620f,
+  0.963365799780954050f, -0.268190857063403180f, 0.963159816628371360f,
+  -0.268929670420357260f,
+  0.962953266873683880f, -0.269668325572915090f, 0.962746150638399410f,
+  -0.270406822086544820f,
+  0.962538468044359160f, -0.271145159526808010f, 0.962330219213737400f,
+  -0.271883337459359720f,
+  0.962121404269041580f, -0.272621355449948980f, 0.961912023333112210f,
+  -0.273359213064418680f,
+  0.961702076529122540f, -0.274096909868706380f, 0.961491563980579000f,
+  -0.274834445428843940f,
+  0.961280485811320640f, -0.275571819310958140f, 0.961068842145519350f,
+  -0.276309031081271080f,
+  0.960856633107679660f, -0.277046080306099900f, 0.960643858822638590f,
+  -0.277782966551857690f,
+  0.960430519415565790f, -0.278519689385053060f, 0.960216615011963430f,
+  -0.279256248372291180f,
+  0.960002145737665960f, -0.279992643080273220f, 0.959787111718839900f,
+  -0.280728873075797190f,
+  0.959571513081984520f, -0.281464937925757940f, 0.959355349953930790f,
+  -0.282200837197147560f,
+  0.959138622461841890f, -0.282936570457055390f, 0.958921330733213170f,
+  -0.283672137272668430f,
+  0.958703474895871600f, -0.284407537211271880f, 0.958485055077976100f,
+  -0.285142769840248670f,
+  0.958266071408017670f, -0.285877834727080620f, 0.958046524014818600f,
+  -0.286612731439347790f,
+  0.957826413027532910f, -0.287347459544729510f, 0.957605738575646350f,
+  -0.288082018611004130f,
+  0.957384500788975860f, -0.288816408206049480f, 0.957162699797670210f,
+  -0.289550627897843030f,
+  0.956940335732208820f, -0.290284677254462330f, 0.956717408723403050f,
+  -0.291018555844085090f,
+  0.956493918902395100f, -0.291752263234989260f, 0.956269866400658030f,
+  -0.292485798995553880f,
+  0.956045251349996410f, -0.293219162694258630f, 0.955820073882545420f,
+  -0.293952353899684660f,
+  0.955594334130771110f, -0.294685372180514330f, 0.955368032227470350f,
+  -0.295418217105532010f,
+  0.955141168305770780f, -0.296150888243623790f, 0.954913742499130520f,
+  -0.296883385163778270f,
+  0.954685754941338340f, -0.297615707435086200f, 0.954457205766513490f,
+  -0.298347854626741400f,
+  0.954228095109105670f, -0.299079826308040480f, 0.953998423103894490f,
+  -0.299811622048383350f,
+  0.953768189885990330f, -0.300543241417273450f, 0.953537395590833280f,
+  -0.301274683984317950f,
+  0.953306040354193860f, -0.302005949319228080f, 0.953074124312172200f,
+  -0.302737036991819140f,
+  0.952841647601198720f, -0.303467946572011320f, 0.952608610358033350f,
+  -0.304198677629829110f,
+  0.952375012719765880f, -0.304929229735402370f, 0.952140854823815830f,
+  -0.305659602458966120f,
+  0.951906136807932350f, -0.306389795370860920f, 0.951670858810193860f,
+  -0.307119808041533100f,
+  0.951435020969008340f, -0.307849640041534870f, 0.951198623423113230f,
+  -0.308579290941525090f,
+  0.950961666311575080f, -0.309308760312268730f, 0.950724149773789610f,
+  -0.310038047724637890f,
+  0.950486073949481700f, -0.310767152749611470f, 0.950247438978705230f,
+  -0.311496074958275910f,
+  0.950008245001843000f, -0.312224813921824880f, 0.949768492159606680f,
+  -0.312953369211560200f,
+  0.949528180593036670f, -0.313681740398891520f, 0.949287310443502120f,
+  -0.314409927055336660f,
+  0.949045881852700560f, -0.315137928752522440f, 0.948803894962658490f,
+  -0.315865745062183960f,
+  0.948561349915730270f, -0.316593375556165850f, 0.948318246854599090f,
+  -0.317320819806421740f,
+  0.948074585922276230f, -0.318048077385014950f, 0.947830367262101010f,
+  -0.318775147864118480f,
+  0.947585591017741090f, -0.319502030816015690f, 0.947340257333192050f,
+  -0.320228725813099860f,
+  0.947094366352777220f, -0.320955232427875210f, 0.946847918221148000f,
+  -0.321681550232956580f,
+  0.946600913083283530f, -0.322407678801069850f, 0.946353351084490590f,
+  -0.323133617705052330f,
+  0.946105232370403450f, -0.323859366517852850f, 0.945856557086983910f,
+  -0.324584924812532150f,
+  0.945607325380521280f, -0.325310292162262930f, 0.945357537397632290f,
+  -0.326035468140330240f,
+  0.945107193285260610f, -0.326760452320131730f, 0.944856293190677210f,
+  -0.327485244275178000f,
+  0.944604837261480260f, -0.328209843579092500f, 0.944352825645594750f,
+  -0.328934249805612200f,
+  0.944100258491272660f, -0.329658462528587490f, 0.943847135947092690f,
+  -0.330382481321982780f,
+  0.943593458161960390f, -0.331106305759876430f, 0.943339225285107720f,
+  -0.331829935416461110f,
+  0.943084437466093490f, -0.332553369866044220f, 0.942829094854802710f,
+  -0.333276608683047930f,
+  0.942573197601446870f, -0.333999651442009380f, 0.942316745856563780f,
+  -0.334722497717581220f,
+  0.942059739771017310f, -0.335445147084531600f, 0.941802179495997650f,
+  -0.336167599117744520f,
+  0.941544065183020810f, -0.336889853392220050f, 0.941285396983928660f,
+  -0.337611909483074620f,
+  0.941026175050889260f, -0.338333766965541130f, 0.940766399536396070f,
+  -0.339055425414969640f,
+  0.940506070593268300f, -0.339776884406826850f, 0.940245188374650880f,
+  -0.340498143516697160f,
+  0.939983753034014050f, -0.341219202320282360f, 0.939721764725153340f,
+  -0.341940060393402190f,
+  0.939459223602189920f, -0.342660717311994380f, 0.939196129819569900f,
+  -0.343381172652115040f,
+  0.938932483532064600f, -0.344101425989938810f, 0.938668284894770170f,
+  -0.344821476901759290f,
+  0.938403534063108060f, -0.345541324963989090f, 0.938138231192824360f,
+  -0.346260969753160010f,
+  0.937872376439989890f, -0.346980410845923680f, 0.937605969960999990f,
+  -0.347699647819051380f,
+  0.937339011912574960f, -0.348418680249434560f, 0.937071502451759190f,
+  -0.349137507714084970f,
+  0.936803441735921560f, -0.349856129790134920f, 0.936534829922755500f,
+  -0.350574546054837510f,
+  0.936265667170278260f, -0.351292756085567090f, 0.935995953636831410f,
+  -0.352010759459819080f,
+  0.935725689481080370f, -0.352728555755210730f, 0.935454874862014620f,
+  -0.353446144549480810f,
+  0.935183509938947610f, -0.354163525420490340f, 0.934911594871516090f,
+  -0.354880697946222790f,
+  0.934639129819680780f, -0.355597661704783850f, 0.934366114943725790f,
+  -0.356314416274402410f,
+  0.934092550404258980f, -0.357030961233429980f, 0.933818436362210960f,
+  -0.357747296160341900f,
+  0.933543772978836170f, -0.358463420633736540f, 0.933268560415712050f,
+  -0.359179334232336500f,
+  0.932992798834738960f, -0.359895036534988110f, 0.932716488398140250f,
+  -0.360610527120662270f,
+  0.932439629268462360f, -0.361325805568454280f, 0.932162221608574430f,
+  -0.362040871457584180f,
+  0.931884265581668150f, -0.362755724367397230f, 0.931605761351257830f,
+  -0.363470363877363760f,
+  0.931326709081180430f, -0.364184789567079890f, 0.931047108935595280f,
+  -0.364899001016267320f,
+  0.930766961078983710f, -0.365612997804773850f, 0.930486265676149780f,
+  -0.366326779512573590f,
+  0.930205022892219070f, -0.367040345719767180f, 0.929923232892639670f,
+  -0.367753696006581980f,
+  0.929640895843181330f, -0.368466829953372320f, 0.929358011909935500f,
+  -0.369179747140620020f,
+  0.929074581259315860f, -0.369892447148934100f, 0.928790604058057020f,
+  -0.370604929559051670f,
+  0.928506080473215590f, -0.371317193951837540f, 0.928221010672169440f,
+  -0.372029239908285010f,
+  0.927935394822617890f, -0.372741067009515760f, 0.927649233092581180f,
+  -0.373452674836780300f,
+  0.927362525650401110f, -0.374164062971457930f, 0.927075272664740100f,
+  -0.374875230995057540f,
+  0.926787474304581750f, -0.375586178489217220f, 0.926499130739230510f,
+  -0.376296905035704790f,
+  0.926210242138311380f, -0.377007410216418260f, 0.925920808671770070f,
+  -0.377717693613385640f,
+  0.925630830509872720f, -0.378427754808765560f, 0.925340307823206310f,
+  -0.379137593384847320f,
+  0.925049240782677580f, -0.379847208924051160f, 0.924757629559513910f,
+  -0.380556601008928520f,
+  0.924465474325262600f, -0.381265769222162380f, 0.924172775251791200f,
+  -0.381974713146567220f,
+  0.923879532511286740f, -0.382683432365089780f, 0.923585746276256670f,
+  -0.383391926460808660f,
+  0.923291416719527640f, -0.384100195016935040f, 0.922996544014246250f,
+  -0.384808237616812880f,
+  0.922701128333878630f, -0.385516053843918850f, 0.922405169852209880f,
+  -0.386223643281862980f,
+  0.922108668743345180f, -0.386931005514388580f, 0.921811625181708120f,
+  -0.387638140125372730f,
+  0.921514039342042010f, -0.388345046698826250f, 0.921215911399408730f,
+  -0.389051724818894380f,
+  0.920917241529189520f, -0.389758174069856410f, 0.920618029907083970f,
+  -0.390464394036126590f,
+  0.920318276709110590f, -0.391170384302253870f, 0.920017982111606570f,
+  -0.391876144452922350f,
+  0.919717146291227360f, -0.392581674072951470f, 0.919415769424947070f,
+  -0.393286972747296400f,
+  0.919113851690057770f, -0.393992040061048100f, 0.918811393264170050f,
+  -0.394696875599433560f,
+  0.918508394325212250f, -0.395401478947816350f, 0.918204855051430900f,
+  -0.396105849691696270f,
+  0.917900775621390500f, -0.396809987416710310f, 0.917596156213972950f,
+  -0.397513891708632330f,
+  0.917290997008377910f, -0.398217562153373560f, 0.916985298184123000f,
+  -0.398920998336982910f,
+  0.916679059921042700f, -0.399624199845646790f, 0.916372282399289140f,
+  -0.400327166265690090f,
+  0.916064965799331720f, -0.401029897183575620f, 0.915757110301956720f,
+  -0.401732392185905010f,
+  0.915448716088267830f, -0.402434650859418430f, 0.915139783339685260f,
+  -0.403136672790995300f,
+  0.914830312237946200f, -0.403838457567654070f, 0.914520302965104450f,
+  -0.404540004776553000f,
+  0.914209755703530690f, -0.405241314004989860f, 0.913898670635911680f,
+  -0.405942384840402510f,
+  0.913587047945250810f, -0.406643216870369030f, 0.913274887814867760f,
+  -0.407343809682607970f,
+  0.912962190428398210f, -0.408044162864978690f, 0.912648955969793900f,
+  -0.408744276005481360f,
+  0.912335184623322750f, -0.409444148692257590f, 0.912020876573568340f,
+  -0.410143780513590240f,
+  0.911706032005429880f, -0.410843171057903910f, 0.911390651104122430f,
+  -0.411542319913765220f,
+  0.911074734055176360f, -0.412241226669882890f, 0.910758281044437570f,
+  -0.412939890915108080f,
+  0.910441292258067250f, -0.413638312238434500f, 0.910123767882541680f,
+  -0.414336490228999100f,
+  0.909805708104652220f, -0.415034424476081630f, 0.909487113111505430f,
+  -0.415732114569105360f,
+  0.909167983090522380f, -0.416429560097637150f, 0.908848318229439120f,
+  -0.417126760651387870f,
+  0.908528118716306120f, -0.417823715820212270f, 0.908207384739488700f,
+  -0.418520425194109700f,
+  0.907886116487666260f, -0.419216888363223910f, 0.907564314149832630f,
+  -0.419913104917843620f,
+  0.907241977915295820f, -0.420609074448402510f, 0.906919107973678140f,
+  -0.421304796545479640f,
+  0.906595704514915330f, -0.422000270799799680f, 0.906271767729257660f,
+  -0.422695496802232950f,
+  0.905947297807268460f, -0.423390474143796050f, 0.905622294939825270f,
+  -0.424085202415651560f,
+  0.905296759318118820f, -0.424779681209108810f, 0.904970691133653250f,
+  -0.425473910115623800f,
+  0.904644090578246240f, -0.426167888726799620f, 0.904316957844028320f,
+  -0.426861616634386430f,
+  0.903989293123443340f, -0.427555093430282080f, 0.903661096609247980f,
+  -0.428248318706531960f,
+  0.903332368494511820f, -0.428941292055329490f, 0.903003108972617150f,
+  -0.429634013069016380f,
+  0.902673318237258830f, -0.430326481340082610f, 0.902342996482444200f,
+  -0.431018696461167030f,
+  0.902012143902493180f, -0.431710658025057260f, 0.901680760692037730f,
+  -0.432402365624690140f,
+  0.901348847046022030f, -0.433093818853151960f, 0.901016403159702330f,
+  -0.433785017303678520f,
+  0.900683429228646970f, -0.434475960569655650f, 0.900349925448735600f,
+  -0.435166648244619260f,
+  0.900015892016160280f, -0.435857079922255470f, 0.899681329127423930f,
+  -0.436547255196401200f,
+  0.899346236979341570f, -0.437237173661044090f, 0.899010615769039070f,
+  -0.437926834910322860f,
+  0.898674465693953820f, -0.438616238538527660f, 0.898337786951834310f,
+  -0.439305384140099950f,
+  0.898000579740739880f, -0.439994271309633260f, 0.897662844259040860f,
+  -0.440682899641872900f,
+  0.897324580705418320f, -0.441371268731716670f, 0.896985789278863970f,
+  -0.442059378174214700f,
+  0.896646470178680150f, -0.442747227564570020f, 0.896306623604479550f,
+  -0.443434816498138480f,
+  0.895966249756185220f, -0.444122144570429200f, 0.895625348834030110f,
+  -0.444809211377104880f,
+  0.895283921038557580f, -0.445496016513981740f, 0.894941966570620750f,
+  -0.446182559577030070f,
+  0.894599485631382700f, -0.446868840162374160f, 0.894256478422316040f,
+  -0.447554857866293010f,
+  0.893912945145203250f, -0.448240612285219890f, 0.893568886002135910f,
+  -0.448926103015743260f,
+  0.893224301195515320f, -0.449611329654606540f, 0.892879190928051680f,
+  -0.450296291798708610f,
+  0.892533555402764580f, -0.450980989045103860f, 0.892187394822982480f,
+  -0.451665420991002490f,
+  0.891840709392342720f, -0.452349587233770890f, 0.891493499314791380f,
+  -0.453033487370931580f,
+  0.891145764794583180f, -0.453717121000163870f, 0.890797506036281490f,
+  -0.454400487719303580f,
+  0.890448723244757880f, -0.455083587126343840f, 0.890099416625192320f,
+  -0.455766418819434640f,
+  0.889749586383072780f, -0.456448982396883920f, 0.889399232724195520f,
+  -0.457131277457156980f,
+  0.889048355854664570f, -0.457813303598877170f, 0.888696955980891600f,
+  -0.458495060420826270f,
+  0.888345033309596350f, -0.459176547521944090f, 0.887992588047805560f,
+  -0.459857764501329540f,
+  0.887639620402853930f, -0.460538710958240010f, 0.887286130582383150f,
+  -0.461219386492092380f,
+  0.886932118794342190f, -0.461899790702462730f, 0.886577585246987040f,
+  -0.462579923189086810f,
+  0.886222530148880640f, -0.463259783551860150f, 0.885866953708892790f,
+  -0.463939371390838520f,
+  0.885510856136199950f, -0.464618686306237820f, 0.885154237640285110f,
+  -0.465297727898434600f,
+  0.884797098430937790f, -0.465976495767966180f, 0.884439438718253810f,
+  -0.466654989515530920f,
+  0.884081258712634990f, -0.467333208741988420f, 0.883722558624789660f,
+  -0.468011153048359830f,
+  0.883363338665731580f, -0.468688822035827900f, 0.883003599046780830f,
+  -0.469366215305737520f,
+  0.882643339979562790f, -0.470043332459595620f, 0.882282561676008710f,
+  -0.470720173099071600f,
+  0.881921264348355050f, -0.471396736825997640f, 0.881559448209143780f,
+  -0.472073023242368660f,
+  0.881197113471222090f, -0.472749031950342790f, 0.880834260347742040f,
+  -0.473424762552241530f,
+  0.880470889052160750f, -0.474100214650549970f, 0.880106999798240360f,
+  -0.474775387847917120f,
+  0.879742592800047410f, -0.475450281747155870f, 0.879377668271953290f,
+  -0.476124895951243580f,
+  0.879012226428633530f, -0.476799230063322090f, 0.878646267485068130f,
+  -0.477473283686698060f,
+  0.878279791656541580f, -0.478147056424843010f, 0.877912799158641840f,
+  -0.478820547881393890f,
+  0.877545290207261350f, -0.479493757660153010f, 0.877177265018595940f,
+  -0.480166685365088390f,
+  0.876808723809145650f, -0.480839330600333960f, 0.876439666795713610f,
+  -0.481511692970189860f,
+  0.876070094195406600f, -0.482183772079122720f, 0.875700006225634600f,
+  -0.482855567531765670f,
+  0.875329403104110890f, -0.483527078932918740f, 0.874958285048851650f,
+  -0.484198305887549030f,
+  0.874586652278176110f, -0.484869248000791060f, 0.874214505010706300f,
+  -0.485539904877946960f,
+  0.873841843465366860f, -0.486210276124486420f, 0.873468667861384880f,
+  -0.486880361346047340f,
+  0.873094978418290090f, -0.487550160148436000f, 0.872720775355914300f,
+  -0.488219672137626790f,
+  0.872346058894391540f, -0.488888896919763170f, 0.871970829254157810f,
+  -0.489557834101157440f,
+  0.871595086655950980f, -0.490226483288291160f, 0.871218831320811020f,
+  -0.490894844087815090f,
+  0.870842063470078980f, -0.491562916106549900f, 0.870464783325397670f,
+  -0.492230698951486020f,
+  0.870086991108711460f, -0.492898192229784040f, 0.869708687042265670f,
+  -0.493565395548774770f,
+  0.869329871348606840f, -0.494232308515959670f, 0.868950544250582380f,
+  -0.494898930739011260f,
+  0.868570705971340900f, -0.495565261825772540f, 0.868190356734331310f,
+  -0.496231301384258250f,
+  0.867809496763303320f, -0.496897049022654470f, 0.867428126282306920f,
+  -0.497562504349319150f,
+  0.867046245515692650f, -0.498227666972781870f, 0.866663854688111130f,
+  -0.498892536501744590f,
+  0.866280954024512990f, -0.499557112545081840f, 0.865897543750148820f,
+  -0.500221394711840680f,
+  0.865513624090569090f, -0.500885382611240710f, 0.865129195271623800f,
+  -0.501549075852675390f,
+  0.864744257519462380f, -0.502212474045710790f, 0.864358811060534030f,
+  -0.502875576800086990f,
+  0.863972856121586810f, -0.503538383725717580f, 0.863586392929668100f,
+  -0.504200894432690340f,
+  0.863199421712124160f, -0.504863108531267590f, 0.862811942696600330f,
+  -0.505525025631885390f,
+  0.862423956111040610f, -0.506186645345155230f, 0.862035462183687210f,
+  -0.506847967281863210f,
+  0.861646461143081300f, -0.507508991052970870f, 0.861256953218062170f,
+  -0.508169716269614600f,
+  0.860866938637767310f, -0.508830142543106990f, 0.860476417631632070f,
+  -0.509490269484936360f,
+  0.860085390429390140f, -0.510150096706766810f, 0.859693857261072610f,
+  -0.510809623820439040f,
+  0.859301818357008470f, -0.511468850437970300f, 0.858909273947823900f,
+  -0.512127776171554690f,
+  0.858516224264442740f, -0.512786400633562960f, 0.858122669538086140f,
+  -0.513444723436543460f,
+  0.857728610000272120f, -0.514102744193221660f, 0.857334045882815590f,
+  -0.514760462516501200f,
+  0.856938977417828760f, -0.515417878019462930f, 0.856543404837719960f,
+  -0.516074990315366630f,
+  0.856147328375194470f, -0.516731799017649870f, 0.855750748263253920f,
+  -0.517388303739929060f,
+  0.855353664735196030f, -0.518044504095999340f, 0.854956078024614930f,
+  -0.518700399699834950f,
+  0.854557988365400530f, -0.519355990165589640f, 0.854159395991738850f,
+  -0.520011275107596040f,
+  0.853760301138111410f, -0.520666254140367160f, 0.853360704039295430f,
+  -0.521320926878595660f,
+  0.852960604930363630f, -0.521975292937154390f, 0.852560004046684080f,
+  -0.522629351931096610f,
+  0.852158901623919830f, -0.523283103475656430f, 0.851757297898029120f,
+  -0.523936547186248600f,
+  0.851355193105265200f, -0.524589682678468950f, 0.850952587482175730f,
+  -0.525242509568094710f,
+  0.850549481265603480f, -0.525895027471084630f, 0.850145874692685210f,
+  -0.526547236003579440f,
+  0.849741768000852550f, -0.527199134781901280f, 0.849337161427830780f,
+  -0.527850723422555230f,
+  0.848932055211639610f, -0.528502001542228480f, 0.848526449590592650f,
+  -0.529152968757790610f,
+  0.848120344803297230f, -0.529803624686294610f, 0.847713741088654380f,
+  -0.530453968944976320f,
+  0.847306638685858320f, -0.531104001151255000f, 0.846899037834397240f,
+  -0.531753720922733320f,
+  0.846490938774052130f, -0.532403127877197900f, 0.846082341744897050f,
+  -0.533052221632619450f,
+  0.845673246987299070f, -0.533701001807152960f, 0.845263654741918220f,
+  -0.534349468019137520f,
+  0.844853565249707120f, -0.534997619887097150f, 0.844442978751910660f,
+  -0.535645457029741090f,
+  0.844031895490066410f, -0.536292979065963180f, 0.843620315706004150f,
+  -0.536940185614842910f,
+  0.843208239641845440f, -0.537587076295645390f, 0.842795667540004120f,
+  -0.538233650727821700f,
+  0.842382599643185850f, -0.538879908531008420f, 0.841969036194387680f,
+  -0.539525849325028890f,
+  0.841554977436898440f, -0.540171472729892850f, 0.841140423614298080f,
+  -0.540816778365796670f,
+  0.840725374970458070f, -0.541461765853123440f, 0.840309831749540770f,
+  -0.542106434812443920f,
+  0.839893794195999520f, -0.542750784864515890f, 0.839477262554578550f,
+  -0.543394815630284800f,
+  0.839060237070312740f, -0.544038526730883820f, 0.838642717988527300f,
+  -0.544681917787634530f,
+  0.838224705554838080f, -0.545324988422046460f, 0.837806200015150940f,
+  -0.545967738255817570f,
+  0.837387201615661940f, -0.546610166910834860f, 0.836967710602857020f,
+  -0.547252274009174090f,
+  0.836547727223512010f, -0.547894059173100190f, 0.836127251724692270f,
+  -0.548535522025067390f,
+  0.835706284353752600f, -0.549176662187719660f, 0.835284825358337370f,
+  -0.549817479283890910f,
+  0.834862874986380010f, -0.550457972936604810f, 0.834440433486103190f,
+  -0.551098142769075430f,
+  0.834017501106018130f, -0.551737988404707340f, 0.833594078094925140f,
+  -0.552377509467096070f,
+  0.833170164701913190f, -0.553016705580027470f, 0.832745761176359460f,
+  -0.553655576367479310f,
+  0.832320867767929680f, -0.554294121453620000f, 0.831895484726577590f,
+  -0.554932340462810370f,
+  0.831469612302545240f, -0.555570233019602180f, 0.831043250746362320f,
+  -0.556207798748739930f,
+  0.830616400308846310f, -0.556845037275160100f, 0.830189061241102370f,
+  -0.557481948223991550f,
+  0.829761233794523050f, -0.558118531220556100f, 0.829332918220788250f,
+  -0.558754785890368310f,
+  0.828904114771864870f, -0.559390711859136140f, 0.828474823700007130f,
+  -0.560026308752760380f,
+  0.828045045257755800f, -0.560661576197336030f, 0.827614779697938400f,
+  -0.561296513819151470f,
+  0.827184027273669130f, -0.561931121244689470f, 0.826752788238348520f,
+  -0.562565398100626560f,
+  0.826321062845663530f, -0.563199344013834090f, 0.825888851349586780f,
+  -0.563832958611378170f,
+  0.825456154004377550f, -0.564466241520519500f, 0.825022971064580220f,
+  -0.565099192368713980f,
+  0.824589302785025290f, -0.565731810783613120f, 0.824155149420828570f,
+  -0.566364096393063840f,
+  0.823720511227391430f, -0.566996048825108680f, 0.823285388460400110f,
+  -0.567627667707986230f,
+  0.822849781375826430f, -0.568258952670131490f, 0.822413690229926390f,
+  -0.568889903340175860f,
+  0.821977115279241550f, -0.569520519346947140f, 0.821540056780597610f,
+  -0.570150800319470300f,
+  0.821102514991104650f, -0.570780745886967260f, 0.820664490168157460f,
+  -0.571410355678857230f,
+  0.820225982569434690f, -0.572039629324757050f, 0.819786992452898990f,
+  -0.572668566454481160f,
+  0.819347520076796900f, -0.573297166698042200f, 0.818907565699658950f,
+  -0.573925429685650750f,
+  0.818467129580298660f, -0.574553355047715760f, 0.818026211977813440f,
+  -0.575180942414845080f,
+  0.817584813151583710f, -0.575808191417845340f, 0.817142933361272970f,
+  -0.576435101687721830f,
+  0.816700572866827850f, -0.577061672855679440f, 0.816257731928477390f,
+  -0.577687904553122800f,
+  0.815814410806733780f, -0.578313796411655590f, 0.815370609762391290f,
+  -0.578939348063081780f,
+  0.814926329056526620f, -0.579564559139405630f, 0.814481568950498610f,
+  -0.580189429272831680f,
+  0.814036329705948410f, -0.580813958095764530f, 0.813590611584798510f,
+  -0.581438145240810170f,
+  0.813144414849253590f, -0.582061990340775440f, 0.812697739761799490f,
+  -0.582685493028668460f,
+  0.812250586585203880f, -0.583308652937698290f, 0.811802955582515470f,
+  -0.583931469701276180f,
+  0.811354847017063730f, -0.584553942953015330f, 0.810906261152459670f,
+  -0.585176072326730410f,
+  0.810457198252594770f, -0.585797857456438860f, 0.810007658581641140f,
+  -0.586419297976360500f,
+  0.809557642404051260f, -0.587040393520917970f, 0.809107149984558240f,
+  -0.587661143724736660f,
+  0.808656181588174980f, -0.588281548222645220f, 0.808204737480194720f,
+  -0.588901606649675720f,
+  0.807752817926190360f, -0.589521318641063940f, 0.807300423192014450f,
+  -0.590140683832248820f,
+  0.806847553543799330f, -0.590759701858874160f, 0.806394209247956240f,
+  -0.591378372356787580f,
+  0.805940390571176280f, -0.591996694962040990f, 0.805486097780429230f,
+  -0.592614669310891130f,
+  0.805031331142963660f, -0.593232295039799800f, 0.804576090926307110f,
+  -0.593849571785433630f,
+  0.804120377398265810f, -0.594466499184664430f, 0.803664190826924090f,
+  -0.595083076874569960f,
+  0.803207531480644940f, -0.595699304492433360f, 0.802750399628069160f,
+  -0.596315181675743710f,
+  0.802292795538115720f, -0.596930708062196500f, 0.801834719479981310f,
+  -0.597545883289693160f,
+  0.801376171723140240f, -0.598160706996342270f, 0.800917152537344300f,
+  -0.598775178820458720f,
+  0.800457662192622820f, -0.599389298400564540f, 0.799997700959281910f,
+  -0.600003065375388940f,
+  0.799537269107905010f, -0.600616479383868970f, 0.799076366909352350f,
+  -0.601229540065148500f,
+  0.798614994634760820f, -0.601842247058580030f, 0.798153152555543750f,
+  -0.602454600003723750f,
+  0.797690840943391160f, -0.603066598540348160f, 0.797228060070268810f,
+  -0.603678242308430370f,
+  0.796764810208418830f, -0.604289530948155960f, 0.796301091630359110f,
+  -0.604900464099919820f,
+  0.795836904608883570f, -0.605511041404325550f, 0.795372249417061310f,
+  -0.606121262502186120f,
+  0.794907126328237010f, -0.606731127034524480f, 0.794441535616030590f,
+  -0.607340634642572930f,
+  0.793975477554337170f, -0.607949784967773630f, 0.793508952417326660f,
+  -0.608558577651779450f,
+  0.793041960479443640f, -0.609167012336453210f, 0.792574502015407690f,
+  -0.609775088663868430f,
+  0.792106577300212390f, -0.610382806276309480f, 0.791638186609125880f,
+  -0.610990164816271660f,
+  0.791169330217690200f, -0.611597163926461910f, 0.790700008401721610f,
+  -0.612203803249797950f,
+  0.790230221437310030f, -0.612810082429409710f, 0.789759969600819070f,
+  -0.613416001108638590f,
+  0.789289253168885650f, -0.614021558931038380f, 0.788818072418420280f,
+  -0.614626755540375050f,
+  0.788346427626606340f, -0.615231590580626820f, 0.787874319070900220f,
+  -0.615836063695985090f,
+  0.787401747029031430f, -0.616440174530853650f, 0.786928711779001810f,
+  -0.617043922729849760f,
+  0.786455213599085770f, -0.617647307937803870f, 0.785981252767830150f,
+  -0.618250329799760250f,
+  0.785506829564053930f, -0.618852987960976320f, 0.785031944266848080f,
+  -0.619455282066924020f,
+  0.784556597155575240f, -0.620057211763289100f, 0.784080788509869950f,
+  -0.620658776695972140f,
+  0.783604518609638200f, -0.621259976511087550f, 0.783127787735057310f,
+  -0.621860810854965360f,
+  0.782650596166575730f, -0.622461279374149970f, 0.782172944184913010f,
+  -0.623061381715401260f,
+  0.781694832071059390f, -0.623661117525694530f, 0.781216260106276090f,
+  -0.624260486452220650f,
+  0.780737228572094490f, -0.624859488142386340f, 0.780257737750316590f,
+  -0.625458122243814360f,
+  0.779777787923014550f, -0.626056388404343520f, 0.779297379372530300f,
+  -0.626654286272029350f,
+  0.778816512381475980f, -0.627251815495144080f, 0.778335187232733210f,
+  -0.627848975722176460f,
+  0.777853404209453150f, -0.628445766601832710f, 0.777371163595056310f,
+  -0.629042187783036000f,
+  0.776888465673232440f, -0.629638238914926980f, 0.776405310727940390f,
+  -0.630233919646864370f,
+  0.775921699043407690f, -0.630829229628424470f, 0.775437630904130540f,
+  -0.631424168509401860f,
+  0.774953106594873930f, -0.632018735939809060f, 0.774468126400670860f,
+  -0.632612931569877410f,
+  0.773982690606822900f, -0.633206755050057190f, 0.773496799498899050f,
+  -0.633800206031017280f,
+  0.773010453362736990f, -0.634393284163645490f, 0.772523652484441330f,
+  -0.634985989099049460f,
+  0.772036397150384520f, -0.635578320488556110f, 0.771548687647206300f,
+  -0.636170277983712170f,
+  0.771060524261813820f, -0.636761861236284200f, 0.770571907281380810f,
+  -0.637353069898259130f,
+  0.770082836993347900f, -0.637943903621844060f, 0.769593313685422940f,
+  -0.638534362059466790f,
+  0.769103337645579700f, -0.639124444863775730f, 0.768612909162058380f,
+  -0.639714151687640450f,
+  0.768122028523365420f, -0.640303482184151670f, 0.767630696018273380f,
+  -0.640892436006621380f,
+  0.767138911935820400f, -0.641481012808583160f, 0.766646676565310380f,
+  -0.642069212243792540f,
+  0.766153990196312920f, -0.642657033966226860f, 0.765660853118662500f,
+  -0.643244477630085850f,
+  0.765167265622458960f, -0.643831542889791390f, 0.764673227998067140f,
+  -0.644418229399988380f,
+  0.764178740536116670f, -0.645004536815543930f, 0.763683803527501870f,
+  -0.645590464791548690f,
+  0.763188417263381270f, -0.646176012983316280f, 0.762692582035177980f,
+  -0.646761181046383920f,
+  0.762196298134578900f, -0.647345968636512060f, 0.761699565853535380f,
+  -0.647930375409685340f,
+  0.761202385484261780f, -0.648514401022112440f, 0.760704757319236920f,
+  -0.649098045130225950f,
+  0.760206681651202420f, -0.649681307390683190f, 0.759708158773163440f,
+  -0.650264187460365850f,
+  0.759209188978388070f, -0.650846684996380880f, 0.758709772560407390f,
+  -0.651428799656059820f,
+  0.758209909813015280f, -0.652010531096959500f, 0.757709601030268080f,
+  -0.652591878976862440f,
+  0.757208846506484570f, -0.653172842953776760f, 0.756707646536245670f,
+  -0.653753422685936060f,
+  0.756206001414394540f, -0.654333617831800440f, 0.755703911436035880f,
+  -0.654913428050056030f,
+  0.755201376896536550f, -0.655492852999615350f, 0.754698398091524500f,
+  -0.656071892339617600f,
+  0.754194975316889170f, -0.656650545729428940f, 0.753691108868781210f,
+  -0.657228812828642540f,
+  0.753186799043612520f, -0.657806693297078640f, 0.752682046138055340f,
+  -0.658384186794785050f,
+  0.752176850449042810f, -0.658961292982037320f, 0.751671212273768430f,
+  -0.659538011519338660f,
+  0.751165131909686480f, -0.660114342067420480f, 0.750658609654510700f,
+  -0.660690284287242300f,
+  0.750151645806215070f, -0.661265837839992270f, 0.749644240663033480f,
+  -0.661841002387086870f,
+  0.749136394523459370f, -0.662415777590171780f, 0.748628107686245440f,
+  -0.662990163111121470f,
+  0.748119380450403600f, -0.663564158612039770f, 0.747610213115205150f,
+  -0.664137763755260010f,
+  0.747100605980180130f, -0.664710978203344790f, 0.746590559345117310f,
+  -0.665283801619087180f,
+  0.746080073510063780f, -0.665856233665509720f, 0.745569148775325430f,
+  -0.666428274005865240f,
+  0.745057785441466060f, -0.666999922303637470f, 0.744545983809307370f,
+  -0.667571178222540310f,
+  0.744033744179929290f, -0.668142041426518450f, 0.743521066854669120f,
+  -0.668712511579747980f,
+  0.743007952135121720f, -0.669282588346636010f, 0.742494400323139180f,
+  -0.669852271391821020f,
+  0.741980411720831070f, -0.670421560380173090f, 0.741465986630563290f,
+  -0.670990454976794220f,
+  0.740951125354959110f, -0.671558954847018330f, 0.740435828196898020f,
+  -0.672127059656411730f,
+  0.739920095459516200f, -0.672694769070772860f, 0.739403927446205760f,
+  -0.673262082756132970f,
+  0.738887324460615110f, -0.673829000378756040f, 0.738370286806648620f,
+  -0.674395521605139050f,
+  0.737852814788465980f, -0.674961646102011930f, 0.737334908710482910f,
+  -0.675527373536338520f,
+  0.736816568877369900f, -0.676092703575315920f, 0.736297795594053170f,
+  -0.676657635886374950f,
+  0.735778589165713590f, -0.677222170137180330f, 0.735258949897786840f,
+  -0.677786305995631500f,
+  0.734738878095963500f, -0.678350043129861470f, 0.734218374066188280f,
+  -0.678913381208238410f,
+  0.733697438114660370f, -0.679476319899364970f, 0.733176070547832740f,
+  -0.680038858872078930f,
+  0.732654271672412820f, -0.680600997795453020f, 0.732132041795361290f,
+  -0.681162736338795430f,
+  0.731609381223892630f, -0.681724074171649710f, 0.731086290265474340f,
+  -0.682285010963795570f,
+  0.730562769227827590f, -0.682845546385248080f, 0.730038818418926260f,
+  -0.683405680106258680f,
+  0.729514438146997010f, -0.683965411797315400f, 0.728989628720519420f,
+  -0.684524741129142300f,
+  0.728464390448225200f, -0.685083667772700360f, 0.727938723639098620f,
+  -0.685642191399187470f,
+  0.727412628602375770f, -0.686200311680038590f, 0.726886105647544970f,
+  -0.686758028286925890f,
+  0.726359155084346010f, -0.687315340891759050f, 0.725831777222770370f,
+  -0.687872249166685550f,
+  0.725303972373060770f, -0.688428752784090440f, 0.724775740845711280f,
+  -0.688984851416597040f,
+  0.724247082951467000f, -0.689540544737066830f, 0.723717999001323500f,
+  -0.690095832418599950f,
+  0.723188489306527460f, -0.690650714134534600f, 0.722658554178575610f,
+  -0.691205189558448450f,
+  0.722128193929215350f, -0.691759258364157750f, 0.721597408870443770f,
+  -0.692312920225718220f,
+  0.721066199314508110f, -0.692866174817424630f, 0.720534565573905270f,
+  -0.693419021813811760f,
+  0.720002507961381650f, -0.693971460889654000f, 0.719470026789932990f,
+  -0.694523491719965520f,
+  0.718937122372804490f, -0.695075113980000880f, 0.718403795023489830f,
+  -0.695626327345254870f,
+  0.717870045055731710f, -0.696177131491462990f, 0.717335872783521730f,
+  -0.696727526094601200f,
+  0.716801278521099540f, -0.697277510830886520f, 0.716266262582953120f,
+  -0.697827085376777290f,
+  0.715730825283818590f, -0.698376249408972920f, 0.715194966938680120f,
+  -0.698925002604414150f,
+  0.714658687862769090f, -0.699473344640283770f, 0.714121988371564820f,
+  -0.700021275194006250f,
+  0.713584868780793640f, -0.700568793943248340f, 0.713047329406429340f,
+  -0.701115900565918660f,
+  0.712509370564692320f, -0.701662594740168450f, 0.711970992572050100f,
+  -0.702208876144391870f,
+  0.711432195745216430f, -0.702754744457225300f, 0.710892980401151680f,
+  -0.703300199357548730f,
+  0.710353346857062420f, -0.703845240524484940f, 0.709813295430400840f,
+  -0.704389867637400410f,
+  0.709272826438865690f, -0.704934080375904880f, 0.708731940200400650f,
+  -0.705477878419852100f,
+  0.708190637033195400f, -0.706021261449339740f, 0.707648917255684350f,
+  -0.706564229144709510f,
+  0.707106781186547570f, -0.707106781186547460f, 0.706564229144709620f,
+  -0.707648917255684350f,
+  0.706021261449339740f, -0.708190637033195290f, 0.705477878419852210f,
+  -0.708731940200400650f,
+  0.704934080375904990f, -0.709272826438865580f, 0.704389867637400410f,
+  -0.709813295430400840f,
+  0.703845240524484940f, -0.710353346857062310f, 0.703300199357548730f,
+  -0.710892980401151680f,
+  0.702754744457225300f, -0.711432195745216430f, 0.702208876144391870f,
+  -0.711970992572049990f,
+  0.701662594740168570f, -0.712509370564692320f, 0.701115900565918660f,
+  -0.713047329406429230f,
+  0.700568793943248450f, -0.713584868780793520f, 0.700021275194006360f,
+  -0.714121988371564710f,
+  0.699473344640283770f, -0.714658687862768980f, 0.698925002604414150f,
+  -0.715194966938680010f,
+  0.698376249408972920f, -0.715730825283818590f, 0.697827085376777290f,
+  -0.716266262582953120f,
+  0.697277510830886630f, -0.716801278521099540f, 0.696727526094601200f,
+  -0.717335872783521730f,
+  0.696177131491462990f, -0.717870045055731710f, 0.695626327345254870f,
+  -0.718403795023489720f,
+  0.695075113980000880f, -0.718937122372804380f, 0.694523491719965520f,
+  -0.719470026789932990f,
+  0.693971460889654000f, -0.720002507961381650f, 0.693419021813811880f,
+  -0.720534565573905270f,
+  0.692866174817424740f, -0.721066199314508110f, 0.692312920225718220f,
+  -0.721597408870443660f,
+  0.691759258364157750f, -0.722128193929215350f, 0.691205189558448450f,
+  -0.722658554178575610f,
+  0.690650714134534720f, -0.723188489306527350f, 0.690095832418599950f,
+  -0.723717999001323390f,
+  0.689540544737066940f, -0.724247082951466890f, 0.688984851416597150f,
+  -0.724775740845711280f,
+  0.688428752784090550f, -0.725303972373060660f, 0.687872249166685550f,
+  -0.725831777222770370f,
+  0.687315340891759160f, -0.726359155084346010f, 0.686758028286925890f,
+  -0.726886105647544970f,
+  0.686200311680038700f, -0.727412628602375770f, 0.685642191399187470f,
+  -0.727938723639098620f,
+  0.685083667772700360f, -0.728464390448225200f, 0.684524741129142300f,
+  -0.728989628720519310f,
+  0.683965411797315510f, -0.729514438146996900f, 0.683405680106258790f,
+  -0.730038818418926150f,
+  0.682845546385248080f, -0.730562769227827590f, 0.682285010963795570f,
+  -0.731086290265474230f,
+  0.681724074171649820f, -0.731609381223892520f, 0.681162736338795430f,
+  -0.732132041795361290f,
+  0.680600997795453130f, -0.732654271672412820f, 0.680038858872079040f,
+  -0.733176070547832740f,
+  0.679476319899365080f, -0.733697438114660260f, 0.678913381208238410f,
+  -0.734218374066188170f,
+  0.678350043129861580f, -0.734738878095963390f, 0.677786305995631500f,
+  -0.735258949897786730f,
+  0.677222170137180450f, -0.735778589165713480f, 0.676657635886374950f,
+  -0.736297795594053060f,
+  0.676092703575316030f, -0.736816568877369790f, 0.675527373536338630f,
+  -0.737334908710482790f,
+  0.674961646102012040f, -0.737852814788465980f, 0.674395521605139050f,
+  -0.738370286806648510f,
+  0.673829000378756150f, -0.738887324460615110f, 0.673262082756132970f,
+  -0.739403927446205760f,
+  0.672694769070772970f, -0.739920095459516090f, 0.672127059656411840f,
+  -0.740435828196898020f,
+  0.671558954847018330f, -0.740951125354959110f, 0.670990454976794220f,
+  -0.741465986630563290f,
+  0.670421560380173090f, -0.741980411720830960f, 0.669852271391821130f,
+  -0.742494400323139180f,
+  0.669282588346636010f, -0.743007952135121720f, 0.668712511579748090f,
+  -0.743521066854669120f,
+  0.668142041426518560f, -0.744033744179929180f, 0.667571178222540310f,
+  -0.744545983809307250f,
+  0.666999922303637470f, -0.745057785441465950f, 0.666428274005865350f,
+  -0.745569148775325430f,
+  0.665856233665509720f, -0.746080073510063780f, 0.665283801619087180f,
+  -0.746590559345117310f,
+  0.664710978203344900f, -0.747100605980180130f, 0.664137763755260010f,
+  -0.747610213115205150f,
+  0.663564158612039880f, -0.748119380450403490f, 0.662990163111121470f,
+  -0.748628107686245330f,
+  0.662415777590171780f, -0.749136394523459260f, 0.661841002387086870f,
+  -0.749644240663033480f,
+  0.661265837839992270f, -0.750151645806214960f, 0.660690284287242300f,
+  -0.750658609654510590f,
+  0.660114342067420480f, -0.751165131909686370f, 0.659538011519338770f,
+  -0.751671212273768430f,
+  0.658961292982037320f, -0.752176850449042700f, 0.658384186794785050f,
+  -0.752682046138055230f,
+  0.657806693297078640f, -0.753186799043612410f, 0.657228812828642650f,
+  -0.753691108868781210f,
+  0.656650545729429050f, -0.754194975316889170f, 0.656071892339617710f,
+  -0.754698398091524390f,
+  0.655492852999615460f, -0.755201376896536550f, 0.654913428050056150f,
+  -0.755703911436035880f,
+  0.654333617831800550f, -0.756206001414394540f, 0.653753422685936170f,
+  -0.756707646536245670f,
+  0.653172842953776760f, -0.757208846506484460f, 0.652591878976862550f,
+  -0.757709601030268080f,
+  0.652010531096959500f, -0.758209909813015280f, 0.651428799656059820f,
+  -0.758709772560407390f,
+  0.650846684996380990f, -0.759209188978387960f, 0.650264187460365960f,
+  -0.759708158773163440f,
+  0.649681307390683190f, -0.760206681651202420f, 0.649098045130226060f,
+  -0.760704757319236920f,
+  0.648514401022112550f, -0.761202385484261780f, 0.647930375409685460f,
+  -0.761699565853535270f,
+  0.647345968636512060f, -0.762196298134578900f, 0.646761181046383920f,
+  -0.762692582035177870f,
+  0.646176012983316390f, -0.763188417263381270f, 0.645590464791548800f,
+  -0.763683803527501870f,
+  0.645004536815544040f, -0.764178740536116670f, 0.644418229399988380f,
+  -0.764673227998067140f,
+  0.643831542889791500f, -0.765167265622458960f, 0.643244477630085850f,
+  -0.765660853118662390f,
+  0.642657033966226860f, -0.766153990196312810f, 0.642069212243792540f,
+  -0.766646676565310380f,
+  0.641481012808583160f, -0.767138911935820400f, 0.640892436006621380f,
+  -0.767630696018273270f,
+  0.640303482184151670f, -0.768122028523365310f, 0.639714151687640450f,
+  -0.768612909162058270f,
+  0.639124444863775730f, -0.769103337645579590f, 0.638534362059466790f,
+  -0.769593313685422940f,
+  0.637943903621844170f, -0.770082836993347900f, 0.637353069898259130f,
+  -0.770571907281380700f,
+  0.636761861236284200f, -0.771060524261813710f, 0.636170277983712170f,
+  -0.771548687647206300f,
+  0.635578320488556230f, -0.772036397150384410f, 0.634985989099049460f,
+  -0.772523652484441330f,
+  0.634393284163645490f, -0.773010453362736990f, 0.633800206031017280f,
+  -0.773496799498899050f,
+  0.633206755050057190f, -0.773982690606822790f, 0.632612931569877520f,
+  -0.774468126400670860f,
+  0.632018735939809060f, -0.774953106594873820f, 0.631424168509401860f,
+  -0.775437630904130430f,
+  0.630829229628424470f, -0.775921699043407580f, 0.630233919646864480f,
+  -0.776405310727940390f,
+  0.629638238914927100f, -0.776888465673232440f, 0.629042187783036000f,
+  -0.777371163595056200f,
+  0.628445766601832710f, -0.777853404209453040f, 0.627848975722176570f,
+  -0.778335187232733090f,
+  0.627251815495144190f, -0.778816512381475870f, 0.626654286272029460f,
+  -0.779297379372530300f,
+  0.626056388404343520f, -0.779777787923014440f, 0.625458122243814360f,
+  -0.780257737750316590f,
+  0.624859488142386450f, -0.780737228572094380f, 0.624260486452220650f,
+  -0.781216260106276090f,
+  0.623661117525694640f, -0.781694832071059390f, 0.623061381715401370f,
+  -0.782172944184912900f,
+  0.622461279374150080f, -0.782650596166575730f, 0.621860810854965360f,
+  -0.783127787735057310f,
+  0.621259976511087660f, -0.783604518609638200f, 0.620658776695972140f,
+  -0.784080788509869950f,
+  0.620057211763289210f, -0.784556597155575240f, 0.619455282066924020f,
+  -0.785031944266848080f,
+  0.618852987960976320f, -0.785506829564053930f, 0.618250329799760250f,
+  -0.785981252767830150f,
+  0.617647307937803980f, -0.786455213599085770f, 0.617043922729849760f,
+  -0.786928711779001700f,
+  0.616440174530853650f, -0.787401747029031320f, 0.615836063695985090f,
+  -0.787874319070900110f,
+  0.615231590580626820f, -0.788346427626606230f, 0.614626755540375050f,
+  -0.788818072418420170f,
+  0.614021558931038490f, -0.789289253168885650f, 0.613416001108638590f,
+  -0.789759969600819070f,
+  0.612810082429409710f, -0.790230221437310030f, 0.612203803249798060f,
+  -0.790700008401721610f,
+  0.611597163926462020f, -0.791169330217690090f, 0.610990164816271770f,
+  -0.791638186609125770f,
+  0.610382806276309480f, -0.792106577300212390f, 0.609775088663868430f,
+  -0.792574502015407580f,
+  0.609167012336453210f, -0.793041960479443640f, 0.608558577651779450f,
+  -0.793508952417326660f,
+  0.607949784967773740f, -0.793975477554337170f, 0.607340634642572930f,
+  -0.794441535616030590f,
+  0.606731127034524480f, -0.794907126328237010f, 0.606121262502186230f,
+  -0.795372249417061190f,
+  0.605511041404325550f, -0.795836904608883460f, 0.604900464099919930f,
+  -0.796301091630359110f,
+  0.604289530948156070f, -0.796764810208418720f, 0.603678242308430370f,
+  -0.797228060070268700f,
+  0.603066598540348280f, -0.797690840943391040f, 0.602454600003723860f,
+  -0.798153152555543750f,
+  0.601842247058580030f, -0.798614994634760820f, 0.601229540065148620f,
+  -0.799076366909352350f,
+  0.600616479383868970f, -0.799537269107905010f, 0.600003065375389060f,
+  -0.799997700959281910f,
+  0.599389298400564540f, -0.800457662192622710f, 0.598775178820458720f,
+  -0.800917152537344300f,
+  0.598160706996342380f, -0.801376171723140130f, 0.597545883289693270f,
+  -0.801834719479981310f,
+  0.596930708062196500f, -0.802292795538115720f, 0.596315181675743820f,
+  -0.802750399628069160f,
+  0.595699304492433470f, -0.803207531480644830f, 0.595083076874569960f,
+  -0.803664190826924090f,
+  0.594466499184664540f, -0.804120377398265700f, 0.593849571785433630f,
+  -0.804576090926307000f,
+  0.593232295039799800f, -0.805031331142963660f, 0.592614669310891130f,
+  -0.805486097780429120f,
+  0.591996694962040990f, -0.805940390571176280f, 0.591378372356787580f,
+  -0.806394209247956240f,
+  0.590759701858874280f, -0.806847553543799220f, 0.590140683832248940f,
+  -0.807300423192014450f,
+  0.589521318641063940f, -0.807752817926190360f, 0.588901606649675840f,
+  -0.808204737480194720f,
+  0.588281548222645330f, -0.808656181588174980f, 0.587661143724736770f,
+  -0.809107149984558130f,
+  0.587040393520918080f, -0.809557642404051260f, 0.586419297976360500f,
+  -0.810007658581641140f,
+  0.585797857456438860f, -0.810457198252594770f, 0.585176072326730410f,
+  -0.810906261152459670f,
+  0.584553942953015330f, -0.811354847017063730f, 0.583931469701276300f,
+  -0.811802955582515360f,
+  0.583308652937698290f, -0.812250586585203880f, 0.582685493028668460f,
+  -0.812697739761799490f,
+  0.582061990340775550f, -0.813144414849253590f, 0.581438145240810280f,
+  -0.813590611584798510f,
+  0.580813958095764530f, -0.814036329705948300f, 0.580189429272831680f,
+  -0.814481568950498610f,
+  0.579564559139405740f, -0.814926329056526620f, 0.578939348063081890f,
+  -0.815370609762391290f,
+  0.578313796411655590f, -0.815814410806733780f, 0.577687904553122800f,
+  -0.816257731928477390f,
+  0.577061672855679550f, -0.816700572866827850f, 0.576435101687721830f,
+  -0.817142933361272970f,
+  0.575808191417845340f, -0.817584813151583710f, 0.575180942414845190f,
+  -0.818026211977813440f,
+  0.574553355047715760f, -0.818467129580298660f, 0.573925429685650750f,
+  -0.818907565699658950f,
+  0.573297166698042320f, -0.819347520076796900f, 0.572668566454481160f,
+  -0.819786992452898990f,
+  0.572039629324757050f, -0.820225982569434690f, 0.571410355678857340f,
+  -0.820664490168157460f,
+  0.570780745886967370f, -0.821102514991104650f, 0.570150800319470300f,
+  -0.821540056780597610f,
+  0.569520519346947250f, -0.821977115279241550f, 0.568889903340175970f,
+  -0.822413690229926390f,
+  0.568258952670131490f, -0.822849781375826320f, 0.567627667707986230f,
+  -0.823285388460400110f,
+  0.566996048825108680f, -0.823720511227391320f, 0.566364096393063950f,
+  -0.824155149420828570f,
+  0.565731810783613230f, -0.824589302785025290f, 0.565099192368714090f,
+  -0.825022971064580220f,
+  0.564466241520519500f, -0.825456154004377440f, 0.563832958611378170f,
+  -0.825888851349586780f,
+  0.563199344013834090f, -0.826321062845663420f, 0.562565398100626560f,
+  -0.826752788238348520f,
+  0.561931121244689470f, -0.827184027273669020f, 0.561296513819151470f,
+  -0.827614779697938400f,
+  0.560661576197336030f, -0.828045045257755800f, 0.560026308752760380f,
+  -0.828474823700007130f,
+  0.559390711859136140f, -0.828904114771864870f, 0.558754785890368310f,
+  -0.829332918220788250f,
+  0.558118531220556100f, -0.829761233794523050f, 0.557481948223991660f,
+  -0.830189061241102370f,
+  0.556845037275160100f, -0.830616400308846200f, 0.556207798748739930f,
+  -0.831043250746362320f,
+  0.555570233019602290f, -0.831469612302545240f, 0.554932340462810370f,
+  -0.831895484726577590f,
+  0.554294121453620110f, -0.832320867767929680f, 0.553655576367479310f,
+  -0.832745761176359460f,
+  0.553016705580027580f, -0.833170164701913190f, 0.552377509467096070f,
+  -0.833594078094925140f,
+  0.551737988404707450f, -0.834017501106018130f, 0.551098142769075430f,
+  -0.834440433486103190f,
+  0.550457972936604810f, -0.834862874986380010f, 0.549817479283891020f,
+  -0.835284825358337370f,
+  0.549176662187719770f, -0.835706284353752600f, 0.548535522025067390f,
+  -0.836127251724692160f,
+  0.547894059173100190f, -0.836547727223511890f, 0.547252274009174090f,
+  -0.836967710602857020f,
+  0.546610166910834860f, -0.837387201615661940f, 0.545967738255817680f,
+  -0.837806200015150940f,
+  0.545324988422046460f, -0.838224705554837970f, 0.544681917787634530f,
+  -0.838642717988527300f,
+  0.544038526730883930f, -0.839060237070312630f, 0.543394815630284800f,
+  -0.839477262554578550f,
+  0.542750784864516000f, -0.839893794195999410f, 0.542106434812444030f,
+  -0.840309831749540770f,
+  0.541461765853123560f, -0.840725374970458070f, 0.540816778365796670f,
+  -0.841140423614298080f,
+  0.540171472729892970f, -0.841554977436898330f, 0.539525849325029010f,
+  -0.841969036194387680f,
+  0.538879908531008420f, -0.842382599643185960f, 0.538233650727821700f,
+  -0.842795667540004120f,
+  0.537587076295645510f, -0.843208239641845440f, 0.536940185614843020f,
+  -0.843620315706004040f,
+  0.536292979065963180f, -0.844031895490066410f, 0.535645457029741090f,
+  -0.844442978751910660f,
+  0.534997619887097260f, -0.844853565249707010f, 0.534349468019137520f,
+  -0.845263654741918220f,
+  0.533701001807152960f, -0.845673246987299070f, 0.533052221632619670f,
+  -0.846082341744896940f,
+  0.532403127877198010f, -0.846490938774052020f, 0.531753720922733320f,
+  -0.846899037834397350f,
+  0.531104001151255000f, -0.847306638685858320f, 0.530453968944976320f,
+  -0.847713741088654270f,
+  0.529803624686294830f, -0.848120344803297120f, 0.529152968757790720f,
+  -0.848526449590592650f,
+  0.528502001542228480f, -0.848932055211639610f, 0.527850723422555460f,
+  -0.849337161427830670f,
+  0.527199134781901390f, -0.849741768000852440f, 0.526547236003579330f,
+  -0.850145874692685210f,
+  0.525895027471084740f, -0.850549481265603370f, 0.525242509568094710f,
+  -0.850952587482175730f,
+  0.524589682678468840f, -0.851355193105265200f, 0.523936547186248600f,
+  -0.851757297898029120f,
+  0.523283103475656430f, -0.852158901623919830f, 0.522629351931096720f,
+  -0.852560004046683970f,
+  0.521975292937154390f, -0.852960604930363630f, 0.521320926878595550f,
+  -0.853360704039295430f,
+  0.520666254140367270f, -0.853760301138111300f, 0.520011275107596040f,
+  -0.854159395991738730f,
+  0.519355990165589530f, -0.854557988365400530f, 0.518700399699835170f,
+  -0.854956078024614820f,
+  0.518044504095999340f, -0.855353664735196030f, 0.517388303739929060f,
+  -0.855750748263253920f,
+  0.516731799017649980f, -0.856147328375194470f, 0.516074990315366630f,
+  -0.856543404837719960f,
+  0.515417878019463150f, -0.856938977417828650f, 0.514760462516501200f,
+  -0.857334045882815590f,
+  0.514102744193221660f, -0.857728610000272120f, 0.513444723436543570f,
+  -0.858122669538086020f,
+  0.512786400633563070f, -0.858516224264442740f, 0.512127776171554690f,
+  -0.858909273947823900f,
+  0.511468850437970520f, -0.859301818357008360f, 0.510809623820439040f,
+  -0.859693857261072610f,
+  0.510150096706766700f, -0.860085390429390140f, 0.509490269484936360f,
+  -0.860476417631632070f,
+  0.508830142543106990f, -0.860866938637767310f, 0.508169716269614710f,
+  -0.861256953218062060f,
+  0.507508991052970870f, -0.861646461143081300f, 0.506847967281863320f,
+  -0.862035462183687210f,
+  0.506186645345155450f, -0.862423956111040500f, 0.505525025631885510f,
+  -0.862811942696600330f,
+  0.504863108531267480f, -0.863199421712124160f, 0.504200894432690560f,
+  -0.863586392929667990f,
+  0.503538383725717580f, -0.863972856121586700f, 0.502875576800086880f,
+  -0.864358811060534030f,
+  0.502212474045710900f, -0.864744257519462380f, 0.501549075852675390f,
+  -0.865129195271623690f,
+  0.500885382611240940f, -0.865513624090568980f, 0.500221394711840680f,
+  -0.865897543750148820f,
+  0.499557112545081890f, -0.866280954024512990f, 0.498892536501744750f,
+  -0.866663854688111020f,
+  0.498227666972781870f, -0.867046245515692650f, 0.497562504349319090f,
+  -0.867428126282306920f,
+  0.496897049022654640f, -0.867809496763303210f, 0.496231301384258310f,
+  -0.868190356734331310f,
+  0.495565261825772490f, -0.868570705971340900f, 0.494898930739011310f,
+  -0.868950544250582380f,
+  0.494232308515959730f, -0.869329871348606730f, 0.493565395548774880f,
+  -0.869708687042265560f,
+  0.492898192229784090f, -0.870086991108711350f, 0.492230698951486080f,
+  -0.870464783325397670f,
+  0.491562916106550060f, -0.870842063470078860f, 0.490894844087815140f,
+  -0.871218831320810900f,
+  0.490226483288291100f, -0.871595086655951090f, 0.489557834101157550f,
+  -0.871970829254157700f,
+  0.488888896919763230f, -0.872346058894391540f, 0.488219672137626740f,
+  -0.872720775355914300f,
+  0.487550160148436050f, -0.873094978418290090f, 0.486880361346047400f,
+  -0.873468667861384880f,
+  0.486210276124486530f, -0.873841843465366750f, 0.485539904877947020f,
+  -0.874214505010706300f,
+  0.484869248000791120f, -0.874586652278176110f, 0.484198305887549140f,
+  -0.874958285048851540f,
+  0.483527078932918740f, -0.875329403104110780f, 0.482855567531765670f,
+  -0.875700006225634600f,
+  0.482183772079122830f, -0.876070094195406600f, 0.481511692970189920f,
+  -0.876439666795713610f,
+  0.480839330600333900f, -0.876808723809145760f, 0.480166685365088440f,
+  -0.877177265018595940f,
+  0.479493757660153010f, -0.877545290207261240f, 0.478820547881394050f,
+  -0.877912799158641730f,
+  0.478147056424843120f, -0.878279791656541460f, 0.477473283686698060f,
+  -0.878646267485068130f,
+  0.476799230063322250f, -0.879012226428633410f, 0.476124895951243630f,
+  -0.879377668271953180f,
+  0.475450281747155870f, -0.879742592800047410f, 0.474775387847917230f,
+  -0.880106999798240360f,
+  0.474100214650550020f, -0.880470889052160750f, 0.473424762552241530f,
+  -0.880834260347742040f,
+  0.472749031950342900f, -0.881197113471221980f, 0.472073023242368660f,
+  -0.881559448209143780f,
+  0.471396736825997810f, -0.881921264348354940f, 0.470720173099071710f,
+  -0.882282561676008600f,
+  0.470043332459595620f, -0.882643339979562790f, 0.469366215305737630f,
+  -0.883003599046780720f,
+  0.468688822035827960f, -0.883363338665731580f, 0.468011153048359830f,
+  -0.883722558624789660f,
+  0.467333208741988530f, -0.884081258712634990f, 0.466654989515530970f,
+  -0.884439438718253700f,
+  0.465976495767966130f, -0.884797098430937790f, 0.465297727898434650f,
+  -0.885154237640285110f,
+  0.464618686306237820f, -0.885510856136199950f, 0.463939371390838460f,
+  -0.885866953708892790f,
+  0.463259783551860260f, -0.886222530148880640f, 0.462579923189086810f,
+  -0.886577585246987040f,
+  0.461899790702462840f, -0.886932118794342080f, 0.461219386492092430f,
+  -0.887286130582383150f,
+  0.460538710958240010f, -0.887639620402853930f, 0.459857764501329650f,
+  -0.887992588047805560f,
+  0.459176547521944150f, -0.888345033309596240f, 0.458495060420826220f,
+  -0.888696955980891710f,
+  0.457813303598877290f, -0.889048355854664570f, 0.457131277457156980f,
+  -0.889399232724195520f,
+  0.456448982396883860f, -0.889749586383072890f, 0.455766418819434750f,
+  -0.890099416625192210f,
+  0.455083587126343840f, -0.890448723244757880f, 0.454400487719303750f,
+  -0.890797506036281490f,
+  0.453717121000163930f, -0.891145764794583180f, 0.453033487370931580f,
+  -0.891493499314791380f,
+  0.452349587233771000f, -0.891840709392342720f, 0.451665420991002540f,
+  -0.892187394822982480f,
+  0.450980989045103810f, -0.892533555402764690f, 0.450296291798708730f,
+  -0.892879190928051680f,
+  0.449611329654606600f, -0.893224301195515320f, 0.448926103015743260f,
+  -0.893568886002136020f,
+  0.448240612285220000f, -0.893912945145203250f, 0.447554857866293010f,
+  -0.894256478422316040f,
+  0.446868840162374330f, -0.894599485631382580f, 0.446182559577030120f,
+  -0.894941966570620750f,
+  0.445496016513981740f, -0.895283921038557580f, 0.444809211377105000f,
+  -0.895625348834030000f,
+  0.444122144570429260f, -0.895966249756185110f, 0.443434816498138430f,
+  -0.896306623604479660f,
+  0.442747227564570130f, -0.896646470178680150f, 0.442059378174214760f,
+  -0.896985789278863970f,
+  0.441371268731716620f, -0.897324580705418320f, 0.440682899641873020f,
+  -0.897662844259040750f,
+  0.439994271309633260f, -0.898000579740739880f, 0.439305384140100060f,
+  -0.898337786951834190f,
+  0.438616238538527710f, -0.898674465693953820f, 0.437926834910322860f,
+  -0.899010615769039070f,
+  0.437237173661044200f, -0.899346236979341460f, 0.436547255196401250f,
+  -0.899681329127423930f,
+  0.435857079922255470f, -0.900015892016160280f, 0.435166648244619370f,
+  -0.900349925448735600f,
+  0.434475960569655710f, -0.900683429228646860f, 0.433785017303678520f,
+  -0.901016403159702330f,
+  0.433093818853152010f, -0.901348847046022030f, 0.432402365624690140f,
+  -0.901680760692037730f,
+  0.431710658025057370f, -0.902012143902493070f, 0.431018696461167080f,
+  -0.902342996482444200f,
+  0.430326481340082610f, -0.902673318237258830f, 0.429634013069016500f,
+  -0.903003108972617040f,
+  0.428941292055329550f, -0.903332368494511820f, 0.428248318706531910f,
+  -0.903661096609247980f,
+  0.427555093430282200f, -0.903989293123443340f, 0.426861616634386490f,
+  -0.904316957844028320f,
+  0.426167888726799620f, -0.904644090578246240f, 0.425473910115623910f,
+  -0.904970691133653250f,
+  0.424779681209108810f, -0.905296759318118820f, 0.424085202415651670f,
+  -0.905622294939825160f,
+  0.423390474143796100f, -0.905947297807268460f, 0.422695496802232950f,
+  -0.906271767729257660f,
+  0.422000270799799790f, -0.906595704514915330f, 0.421304796545479700f,
+  -0.906919107973678030f,
+  0.420609074448402510f, -0.907241977915295930f, 0.419913104917843730f,
+  -0.907564314149832520f,
+  0.419216888363223960f, -0.907886116487666150f, 0.418520425194109700f,
+  -0.908207384739488700f,
+  0.417823715820212380f, -0.908528118716306120f, 0.417126760651387870f,
+  -0.908848318229439120f,
+  0.416429560097637320f, -0.909167983090522270f, 0.415732114569105420f,
+  -0.909487113111505430f,
+  0.415034424476081630f, -0.909805708104652220f, 0.414336490228999210f,
+  -0.910123767882541570f,
+  0.413638312238434560f, -0.910441292258067140f, 0.412939890915108020f,
+  -0.910758281044437570f,
+  0.412241226669883000f, -0.911074734055176250f, 0.411542319913765280f,
+  -0.911390651104122320f,
+  0.410843171057903910f, -0.911706032005429880f, 0.410143780513590350f,
+  -0.912020876573568230f,
+  0.409444148692257590f, -0.912335184623322750f, 0.408744276005481520f,
+  -0.912648955969793900f,
+  0.408044162864978740f, -0.912962190428398100f, 0.407343809682607970f,
+  -0.913274887814867760f,
+  0.406643216870369140f, -0.913587047945250810f, 0.405942384840402570f,
+  -0.913898670635911680f,
+  0.405241314004989860f, -0.914209755703530690f, 0.404540004776553110f,
+  -0.914520302965104450f,
+  0.403838457567654130f, -0.914830312237946090f, 0.403136672790995240f,
+  -0.915139783339685260f,
+  0.402434650859418540f, -0.915448716088267830f, 0.401732392185905010f,
+  -0.915757110301956720f,
+  0.401029897183575790f, -0.916064965799331610f, 0.400327166265690150f,
+  -0.916372282399289140f,
+  0.399624199845646790f, -0.916679059921042700f, 0.398920998336983020f,
+  -0.916985298184122890f,
+  0.398217562153373620f, -0.917290997008377910f, 0.397513891708632330f,
+  -0.917596156213972950f,
+  0.396809987416710420f, -0.917900775621390390f, 0.396105849691696320f,
+  -0.918204855051430900f,
+  0.395401478947816300f, -0.918508394325212250f, 0.394696875599433670f,
+  -0.918811393264169940f,
+  0.393992040061048100f, -0.919113851690057770f, 0.393286972747296570f,
+  -0.919415769424946960f,
+  0.392581674072951530f, -0.919717146291227360f, 0.391876144452922350f,
+  -0.920017982111606570f,
+  0.391170384302253980f, -0.920318276709110480f, 0.390464394036126650f,
+  -0.920618029907083860f,
+  0.389758174069856410f, -0.920917241529189520f, 0.389051724818894500f,
+  -0.921215911399408730f,
+  0.388345046698826300f, -0.921514039342041900f, 0.387638140125372680f,
+  -0.921811625181708120f,
+  0.386931005514388690f, -0.922108668743345070f, 0.386223643281862980f,
+  -0.922405169852209880f,
+  0.385516053843919020f, -0.922701128333878520f, 0.384808237616812930f,
+  -0.922996544014246250f,
+  0.384100195016935040f, -0.923291416719527640f, 0.383391926460808770f,
+  -0.923585746276256560f,
+  0.382683432365089840f, -0.923879532511286740f, 0.381974713146567220f,
+  -0.924172775251791200f,
+  0.381265769222162490f, -0.924465474325262600f, 0.380556601008928570f,
+  -0.924757629559513910f,
+  0.379847208924051110f, -0.925049240782677580f, 0.379137593384847430f,
+  -0.925340307823206200f,
+  0.378427754808765620f, -0.925630830509872720f, 0.377717693613385810f,
+  -0.925920808671769960f,
+  0.377007410216418310f, -0.926210242138311270f, 0.376296905035704790f,
+  -0.926499130739230510f,
+  0.375586178489217330f, -0.926787474304581750f, 0.374875230995057600f,
+  -0.927075272664740100f,
+  0.374164062971457990f, -0.927362525650401110f, 0.373452674836780410f,
+  -0.927649233092581180f,
+  0.372741067009515810f, -0.927935394822617890f, 0.372029239908284960f,
+  -0.928221010672169440f,
+  0.371317193951837600f, -0.928506080473215480f, 0.370604929559051670f,
+  -0.928790604058057020f,
+  0.369892447148934270f, -0.929074581259315750f, 0.369179747140620070f,
+  -0.929358011909935500f,
+  0.368466829953372320f, -0.929640895843181330f, 0.367753696006582090f,
+  -0.929923232892639560f,
+  0.367040345719767240f, -0.930205022892219070f, 0.366326779512573590f,
+  -0.930486265676149780f,
+  0.365612997804773960f, -0.930766961078983710f, 0.364899001016267380f,
+  -0.931047108935595170f,
+  0.364184789567079840f, -0.931326709081180430f, 0.363470363877363870f,
+  -0.931605761351257830f,
+  0.362755724367397230f, -0.931884265581668150f, 0.362040871457584350f,
+  -0.932162221608574320f,
+  0.361325805568454340f, -0.932439629268462360f, 0.360610527120662270f,
+  -0.932716488398140250f,
+  0.359895036534988280f, -0.932992798834738850f, 0.359179334232336560f,
+  -0.933268560415712050f,
+  0.358463420633736540f, -0.933543772978836170f, 0.357747296160342010f,
+  -0.933818436362210960f,
+  0.357030961233430030f, -0.934092550404258870f, 0.356314416274402360f,
+  -0.934366114943725900f,
+  0.355597661704783960f, -0.934639129819680780f, 0.354880697946222790f,
+  -0.934911594871516090f,
+  0.354163525420490510f, -0.935183509938947500f, 0.353446144549480870f,
+  -0.935454874862014620f,
+  0.352728555755210730f, -0.935725689481080370f, 0.352010759459819240f,
+  -0.935995953636831300f,
+  0.351292756085567150f, -0.936265667170278260f, 0.350574546054837570f,
+  -0.936534829922755500f,
+  0.349856129790135030f, -0.936803441735921560f, 0.349137507714085030f,
+  -0.937071502451759190f,
+  0.348418680249434510f, -0.937339011912574960f, 0.347699647819051490f,
+  -0.937605969960999990f,
+  0.346980410845923680f, -0.937872376439989890f, 0.346260969753160170f,
+  -0.938138231192824360f,
+  0.345541324963989150f, -0.938403534063108060f, 0.344821476901759290f,
+  -0.938668284894770170f,
+  0.344101425989938980f, -0.938932483532064490f, 0.343381172652115100f,
+  -0.939196129819569900f,
+  0.342660717311994380f, -0.939459223602189920f, 0.341940060393402300f,
+  -0.939721764725153340f,
+  0.341219202320282410f, -0.939983753034013940f, 0.340498143516697100f,
+  -0.940245188374650880f,
+  0.339776884406826960f, -0.940506070593268300f, 0.339055425414969640f,
+  -0.940766399536396070f,
+  0.338333766965541290f, -0.941026175050889260f, 0.337611909483074680f,
+  -0.941285396983928660f,
+  0.336889853392220050f, -0.941544065183020810f, 0.336167599117744690f,
+  -0.941802179495997650f,
+  0.335445147084531660f, -0.942059739771017310f, 0.334722497717581220f,
+  -0.942316745856563780f,
+  0.333999651442009490f, -0.942573197601446870f, 0.333276608683047980f,
+  -0.942829094854802710f,
+  0.332553369866044220f, -0.943084437466093490f, 0.331829935416461220f,
+  -0.943339225285107720f,
+  0.331106305759876430f, -0.943593458161960390f, 0.330382481321982950f,
+  -0.943847135947092690f,
+  0.329658462528587550f, -0.944100258491272660f, 0.328934249805612200f,
+  -0.944352825645594750f,
+  0.328209843579092660f, -0.944604837261480260f, 0.327485244275178060f,
+  -0.944856293190677210f,
+  0.326760452320131790f, -0.945107193285260610f, 0.326035468140330350f,
+  -0.945357537397632290f,
+  0.325310292162262980f, -0.945607325380521280f, 0.324584924812532150f,
+  -0.945856557086983910f,
+  0.323859366517852960f, -0.946105232370403340f, 0.323133617705052330f,
+  -0.946353351084490590f,
+  0.322407678801070020f, -0.946600913083283530f, 0.321681550232956640f,
+  -0.946847918221148000f,
+  0.320955232427875210f, -0.947094366352777220f, 0.320228725813100020f,
+  -0.947340257333191940f,
+  0.319502030816015750f, -0.947585591017741090f, 0.318775147864118480f,
+  -0.947830367262101010f,
+  0.318048077385015060f, -0.948074585922276230f, 0.317320819806421790f,
+  -0.948318246854599090f,
+  0.316593375556165850f, -0.948561349915730270f, 0.315865745062184070f,
+  -0.948803894962658380f,
+  0.315137928752522440f, -0.949045881852700560f, 0.314409927055336820f,
+  -0.949287310443502010f,
+  0.313681740398891570f, -0.949528180593036670f, 0.312953369211560200f,
+  -0.949768492159606680f,
+  0.312224813921825050f, -0.950008245001843000f, 0.311496074958275970f,
+  -0.950247438978705230f,
+  0.310767152749611470f, -0.950486073949481700f, 0.310038047724638000f,
+  -0.950724149773789610f,
+  0.309308760312268780f, -0.950961666311575080f, 0.308579290941525030f,
+  -0.951198623423113230f,
+  0.307849640041534980f, -0.951435020969008340f, 0.307119808041533100f,
+  -0.951670858810193860f,
+  0.306389795370861080f, -0.951906136807932230f, 0.305659602458966230f,
+  -0.952140854823815830f,
+  0.304929229735402430f, -0.952375012719765880f, 0.304198677629829270f,
+  -0.952608610358033240f,
+  0.303467946572011370f, -0.952841647601198720f, 0.302737036991819140f,
+  -0.953074124312172200f,
+  0.302005949319228200f, -0.953306040354193750f, 0.301274683984318000f,
+  -0.953537395590833280f,
+  0.300543241417273400f, -0.953768189885990330f, 0.299811622048383460f,
+  -0.953998423103894490f,
+  0.299079826308040480f, -0.954228095109105670f, 0.298347854626741570f,
+  -0.954457205766513490f,
+  0.297615707435086310f, -0.954685754941338340f, 0.296883385163778270f,
+  -0.954913742499130520f,
+  0.296150888243623960f, -0.955141168305770670f, 0.295418217105532070f,
+  -0.955368032227470240f,
+  0.294685372180514330f, -0.955594334130771110f, 0.293952353899684770f,
+  -0.955820073882545420f,
+  0.293219162694258680f, -0.956045251349996410f, 0.292485798995553830f,
+  -0.956269866400658140f,
+  0.291752263234989370f, -0.956493918902394990f, 0.291018555844085090f,
+  -0.956717408723403050f,
+  0.290284677254462330f, -0.956940335732208940f, 0.289550627897843140f,
+  -0.957162699797670100f,
+  0.288816408206049480f, -0.957384500788975860f, 0.288082018611004300f,
+  -0.957605738575646240f,
+  0.287347459544729570f, -0.957826413027532910f, 0.286612731439347790f,
+  -0.958046524014818600f,
+  0.285877834727080730f, -0.958266071408017670f, 0.285142769840248720f,
+  -0.958485055077976100f,
+  0.284407537211271820f, -0.958703474895871600f, 0.283672137272668550f,
+  -0.958921330733213060f,
+  0.282936570457055390f, -0.959138622461841890f, 0.282200837197147500f,
+  -0.959355349953930790f,
+  0.281464937925758050f, -0.959571513081984520f, 0.280728873075797190f,
+  -0.959787111718839900f,
+  0.279992643080273380f, -0.960002145737665850f, 0.279256248372291240f,
+  -0.960216615011963430f,
+  0.278519689385053060f, -0.960430519415565790f, 0.277782966551857800f,
+  -0.960643858822638470f,
+  0.277046080306099950f, -0.960856633107679660f, 0.276309031081271030f,
+  -0.961068842145519350f,
+  0.275571819310958250f, -0.961280485811320640f, 0.274834445428843940f,
+  -0.961491563980579000f,
+  0.274096909868706330f, -0.961702076529122540f, 0.273359213064418790f,
+  -0.961912023333112100f,
+  0.272621355449948980f, -0.962121404269041580f, 0.271883337459359890f,
+  -0.962330219213737400f,
+  0.271145159526808070f, -0.962538468044359160f, 0.270406822086544820f,
+  -0.962746150638399410f,
+  0.269668325572915200f, -0.962953266873683880f, 0.268929670420357310f,
+  -0.963159816628371360f,
+  0.268190857063403180f, -0.963365799780954050f, 0.267451885936677740f,
+  -0.963571216210257210f,
+  0.266712757474898420f, -0.963776065795439840f, 0.265973472112875530f,
+  -0.963980348415994110f,
+  0.265234030285511900f, -0.964184063951745720f, 0.264494432427801630f,
+  -0.964387212282854290f,
+  0.263754678974831510f, -0.964589793289812650f, 0.263014770361779060f,
+  -0.964791806853447900f,
+  0.262274707023913590f, -0.964993252854920320f, 0.261534489396595630f,
+  -0.965194131175724720f,
+  0.260794117915275570f, -0.965394441697689400f, 0.260053593015495130f,
+  -0.965594184302976830f,
+  0.259312915132886350f, -0.965793358874083570f, 0.258572084703170390f,
+  -0.965991965293840570f,
+  0.257831102162158930f, -0.966190003445412620f, 0.257089967945753230f,
+  -0.966387473212298790f,
+  0.256348682489942910f, -0.966584374478333120f, 0.255607246230807550f,
+  -0.966780707127683270f,
+  0.254865659604514630f, -0.966976471044852070f, 0.254123923047320620f,
+  -0.967171666114676640f,
+  0.253382036995570270f, -0.967366292222328510f, 0.252640001885695580f,
+  -0.967560349253314360f,
+  0.251897818154216910f, -0.967753837093475510f, 0.251155486237742030f,
+  -0.967946755628987800f,
+  0.250413006572965280f, -0.968139104746362330f, 0.249670379596668520f,
+  -0.968330884332445300f,
+  0.248927605745720260f, -0.968522094274417270f, 0.248184685457074780f,
+  -0.968712734459794780f,
+  0.247441619167773440f, -0.968902804776428870f, 0.246698407314942500f,
+  -0.969092305112506100f,
+  0.245955050335794590f, -0.969281235356548530f, 0.245211548667627680f,
+  -0.969469595397412950f,
+  0.244467902747824210f, -0.969657385124292450f, 0.243724113013852130f,
+  -0.969844604426714830f,
+  0.242980179903263980f, -0.970031253194543970f, 0.242236103853696070f,
+  -0.970217331317979160f,
+  0.241491885302869300f, -0.970402838687555500f, 0.240747524688588540f,
+  -0.970587775194143630f,
+  0.240003022448741500f, -0.970772140728950350f, 0.239258379021300120f,
+  -0.970955935183517970f,
+  0.238513594844318500f, -0.971139158449725090f, 0.237768670355934210f,
+  -0.971321810419786160f,
+  0.237023605994367340f, -0.971503890986251780f, 0.236278402197919620f,
+  -0.971685400042008540f,
+  0.235533059404975460f, -0.971866337480279400f, 0.234787578054001080f,
+  -0.972046703194623500f,
+  0.234041958583543460f, -0.972226497078936270f, 0.233296201432231560f,
+  -0.972405719027449770f,
+  0.232550307038775330f, -0.972584368934732210f, 0.231804275841964780f,
+  -0.972762446695688570f,
+  0.231058108280671280f, -0.972939952205560070f, 0.230311804793845530f,
+  -0.973116885359925130f,
+  0.229565365820518870f, -0.973293246054698250f, 0.228818791799802360f,
+  -0.973469034186130950f,
+  0.228072083170885790f, -0.973644249650811870f, 0.227325240373038830f,
+  -0.973818892345666100f,
+  0.226578263845610110f, -0.973992962167955830f, 0.225831154028026200f,
+  -0.974166459015280320f,
+  0.225083911359792780f, -0.974339382785575860f, 0.224336536280493690f,
+  -0.974511733377115720f,
+  0.223589029229790020f, -0.974683510688510670f, 0.222841390647421280f,
+  -0.974854714618708430f,
+  0.222093620973203590f, -0.975025345066994120f, 0.221345720647030810f,
+  -0.975195401932990370f,
+  0.220597690108873650f, -0.975364885116656870f, 0.219849529798778750f,
+  -0.975533794518291360f,
+  0.219101240156869770f, -0.975702130038528570f, 0.218352821623346430f,
+  -0.975869891578341030f,
+  0.217604274638483670f, -0.976037079039039020f, 0.216855599642632570f,
+  -0.976203692322270560f,
+  0.216106797076219600f, -0.976369731330021140f, 0.215357867379745550f,
+  -0.976535195964614470f,
+  0.214608810993786920f, -0.976700086128711840f, 0.213859628358993830f,
+  -0.976864401725312640f,
+  0.213110319916091360f, -0.977028142657754390f, 0.212360886105878580f,
+  -0.977191308829712280f,
+  0.211611327369227610f, -0.977353900145199960f, 0.210861644147084830f,
+  -0.977515916508569280f,
+  0.210111836880469720f, -0.977677357824509930f, 0.209361906010474190f,
+  -0.977838223998050430f,
+  0.208611851978263460f, -0.977998514934557140f, 0.207861675225075150f,
+  -0.978158230539735050f,
+  0.207111376192218560f, -0.978317370719627650f, 0.206360955321075680f,
+  -0.978475935380616830f,
+  0.205610413053099320f, -0.978633924429423100f, 0.204859749829814420f,
+  -0.978791337773105670f,
+  0.204108966092817010f, -0.978948175319062200f, 0.203358062283773370f,
+  -0.979104436975029250f,
+  0.202607038844421110f, -0.979260122649082020f, 0.201855896216568160f,
+  -0.979415232249634780f,
+  0.201104634842091960f, -0.979569765685440520f, 0.200353255162940420f,
+  -0.979723722865591170f,
+  0.199601757621131050f, -0.979877103699517640f, 0.198850142658750120f,
+  -0.980029908096989980f,
+  0.198098410717953730f, -0.980182135968117320f, 0.197346562240966000f,
+  -0.980333787223347960f,
+  0.196594597670080220f, -0.980484861773469380f, 0.195842517447657990f,
+  -0.980635359529608120f,
+  0.195090322016128330f, -0.980785280403230430f, 0.194338011817988600f,
+  -0.980934624306141640f,
+  0.193585587295803750f, -0.981083391150486590f, 0.192833048892205290f,
+  -0.981231580848749730f,
+  0.192080397049892380f, -0.981379193313754560f, 0.191327632211630990f,
+  -0.981526228458664660f,
+  0.190574754820252800f, -0.981672686196983110f, 0.189821765318656580f,
+  -0.981818566442552500f,
+  0.189068664149806280f, -0.981963869109555240f, 0.188315451756732120f,
+  -0.982108594112513610f,
+  0.187562128582529740f, -0.982252741366289370f, 0.186808695070359330f,
+  -0.982396310786084690f,
+  0.186055151663446630f, -0.982539302287441240f, 0.185301498805082040f,
+  -0.982681715786240860f,
+  0.184547736938619640f, -0.982823551198705240f, 0.183793866507478390f,
+  -0.982964808441396440f,
+  0.183039887955141060f, -0.983105487431216290f, 0.182285801725153320f,
+  -0.983245588085407070f,
+  0.181531608261125130f, -0.983385110321551180f, 0.180777308006728670f,
+  -0.983524054057571260f,
+  0.180022901405699510f, -0.983662419211730250f, 0.179268388901835880f,
+  -0.983800205702631490f,
+  0.178513770938997590f, -0.983937413449218920f, 0.177759047961107140f,
+  -0.984074042370776450f,
+  0.177004220412148860f, -0.984210092386929030f, 0.176249288736167940f,
+  -0.984345563417641900f,
+  0.175494253377271400f, -0.984480455383220930f, 0.174739114779627310f,
+  -0.984614768204312600f,
+  0.173983873387463850f, -0.984748501801904210f, 0.173228529645070490f,
+  -0.984881656097323700f,
+  0.172473083996796030f, -0.985014231012239840f, 0.171717536887049970f,
+  -0.985146226468662230f,
+  0.170961888760301360f, -0.985277642388941220f, 0.170206140061078120f,
+  -0.985408478695768420f,
+  0.169450291233967930f, -0.985538735312176060f, 0.168694342723617440f,
+  -0.985668412161537550f,
+  0.167938294974731230f, -0.985797509167567370f, 0.167182148432072880f,
+  -0.985926026254321130f,
+  0.166425903540464220f, -0.986053963346195440f, 0.165669560744784140f,
+  -0.986181320367928270f,
+  0.164913120489970090f, -0.986308097244598670f, 0.164156583221015890f,
+  -0.986434293901627070f,
+  0.163399949382973230f, -0.986559910264775410f, 0.162643219420950450f,
+  -0.986684946260146690f,
+  0.161886393780111910f, -0.986809401814185420f, 0.161129472905678780f,
+  -0.986933276853677710f,
+  0.160372457242928400f, -0.987056571305750970f, 0.159615347237193090f,
+  -0.987179285097874340f,
+  0.158858143333861390f, -0.987301418157858430f, 0.158100845978377090f,
+  -0.987422970413855410f,
+  0.157343455616238280f, -0.987543941794359230f, 0.156585972692998590f,
+  -0.987664332228205710f,
+  0.155828397654265320f, -0.987784141644572180f, 0.155070730945700510f,
+  -0.987903369972977790f,
+  0.154312973013020240f, -0.988022017143283530f, 0.153555124301993500f,
+  -0.988140083085692570f,
+  0.152797185258443410f, -0.988257567730749460f, 0.152039156328246160f,
+  -0.988374471009341280f,
+  0.151281037957330250f, -0.988490792852696590f, 0.150522830591677370f,
+  -0.988606533192386450f,
+  0.149764534677321620f, -0.988721691960323780f, 0.149006150660348470f,
+  -0.988836269088763540f,
+  0.148247678986896200f, -0.988950264510302990f, 0.147489120103153680f,
+  -0.989063678157881540f,
+  0.146730474455361750f, -0.989176509964781010f, 0.145971742489812370f,
+  -0.989288759864625170f,
+  0.145212924652847520f, -0.989400427791380380f, 0.144454021390860440f,
+  -0.989511513679355190f,
+  0.143695033150294580f, -0.989622017463200780f, 0.142935960377642700f,
+  -0.989731939077910570f,
+  0.142176803519448000f, -0.989841278458820530f, 0.141417563022303130f,
+  -0.989950035541608990f,
+  0.140658239332849240f, -0.990058210262297120f, 0.139898832897777380f,
+  -0.990165802557248400f,
+  0.139139344163826280f, -0.990272812363169110f, 0.138379773577783890f,
+  -0.990379239617108160f,
+  0.137620121586486180f, -0.990485084256456980f, 0.136860388636816430f,
+  -0.990590346218950150f,
+  0.136100575175706200f, -0.990695025442664630f, 0.135340681650134330f,
+  -0.990799121866020370f,
+  0.134580708507126220f, -0.990902635427780010f, 0.133820656193754690f,
+  -0.991005566067049370f,
+  0.133060525157139180f, -0.991107913723276780f, 0.132300315844444680f,
+  -0.991209678336254060f,
+  0.131540028702883280f, -0.991310859846115440f, 0.130779664179711790f,
+  -0.991411458193338540f,
+  0.130019222722233350f, -0.991511473318743900f, 0.129258704777796270f,
+  -0.991610905163495370f,
+  0.128498110793793220f, -0.991709753669099530f, 0.127737441217662280f,
+  -0.991808018777406430f,
+  0.126976696496885980f, -0.991905700430609330f, 0.126215877078990400f,
+  -0.992002798571244520f,
+  0.125454983411546210f, -0.992099313142191800f, 0.124694015942167770f,
+  -0.992195244086673920f,
+  0.123932975118512200f, -0.992290591348257370f, 0.123171861388280650f,
+  -0.992385354870851670f,
+  0.122410675199216280f, -0.992479534598709970f, 0.121649416999105540f,
+  -0.992573130476428810f,
+  0.120888087235777220f, -0.992666142448948020f, 0.120126686357101580f,
+  -0.992758570461551140f,
+  0.119365214810991350f, -0.992850414459865100f, 0.118603673045400840f,
+  -0.992941674389860470f,
+  0.117842061508325020f, -0.993032350197851410f, 0.117080380647800550f,
+  -0.993122441830495580f,
+  0.116318630911904880f, -0.993211949234794500f, 0.115556812748755290f,
+  -0.993300872358093280f,
+  0.114794926606510250f, -0.993389211148080650f, 0.114032972933367300f,
+  -0.993476965552789190f,
+  0.113270952177564360f, -0.993564135520595300f, 0.112508864787378830f,
+  -0.993650721000219120f,
+  0.111746711211126660f, -0.993736721940724600f, 0.110984491897163380f,
+  -0.993822138291519660f,
+  0.110222207293883180f, -0.993906970002356060f, 0.109459857849718030f,
+  -0.993991217023329380f,
+  0.108697444013138670f, -0.994074879304879370f, 0.107934966232653760f,
+  -0.994157956797789730f,
+  0.107172424956808870f, -0.994240449453187900f, 0.106409820634187840f,
+  -0.994322357222545810f,
+  0.105647153713410700f, -0.994403680057679100f, 0.104884424643134970f,
+  -0.994484417910747600f,
+  0.104121633872054730f, -0.994564570734255420f, 0.103358781848899700f,
+  -0.994644138481050710f,
+  0.102595869022436280f, -0.994723121104325700f, 0.101832895841466670f,
+  -0.994801518557617110f,
+  0.101069862754827880f, -0.994879330794805620f, 0.100306770211392820f,
+  -0.994956557770116380f,
+  0.099543618660069444f, -0.995033199438118630f, 0.098780408549799664f,
+  -0.995109255753726110f,
+  0.098017140329560770f, -0.995184726672196820f, 0.097253814448363354f,
+  -0.995259612149133390f,
+  0.096490431355252607f, -0.995333912140482280f, 0.095726991499307315f,
+  -0.995407626602534900f,
+  0.094963495329639061f, -0.995480755491926940f, 0.094199943295393190f,
+  -0.995553298765638470f,
+  0.093436335845747912f, -0.995625256380994310f, 0.092672673429913366f,
+  -0.995696628295663520f,
+  0.091908956497132696f, -0.995767414467659820f, 0.091145185496681130f,
+  -0.995837614855341610f,
+  0.090381360877865011f, -0.995907229417411720f, 0.089617483090022917f,
+  -0.995976258112917790f,
+  0.088853552582524684f, -0.996044700901251970f, 0.088089569804770507f,
+  -0.996112557742151130f,
+  0.087325535206192226f, -0.996179828595696870f, 0.086561449236251239f,
+  -0.996246513422315520f,
+  0.085797312344439880f, -0.996312612182778000f, 0.085033124980280414f,
+  -0.996378124838200210f,
+  0.084268887593324127f, -0.996443051350042630f, 0.083504600633152404f,
+  -0.996507391680110820f,
+  0.082740264549375803f, -0.996571145790554840f, 0.081975879791633108f,
+  -0.996634313643869900f,
+  0.081211446809592386f, -0.996696895202896060f, 0.080446966052950097f,
+  -0.996758890430818000f,
+  0.079682437971430126f, -0.996820299291165670f, 0.078917863014785095f,
+  -0.996881121747813850f,
+  0.078153241632794315f, -0.996941357764982160f, 0.077388574275265049f,
+  -0.997001007307235290f,
+  0.076623861392031617f, -0.997060070339482960f, 0.075859103432954503f,
+  -0.997118546826979980f,
+  0.075094300847921291f, -0.997176436735326190f, 0.074329454086845867f,
+  -0.997233740030466160f,
+  0.073564563599667454f, -0.997290456678690210f, 0.072799629836351618f,
+  -0.997346586646633230f,
+  0.072034653246889416f, -0.997402129901275300f, 0.071269634281296415f,
+  -0.997457086409941910f,
+  0.070504573389614009f, -0.997511456140303450f, 0.069739471021907376f,
+  -0.997565239060375750f,
+  0.068974327628266732f, -0.997618435138519550f, 0.068209143658806454f,
+  -0.997671044343441000f,
+  0.067443919563664106f, -0.997723066644191640f, 0.066678655793001543f,
+  -0.997774502010167820f,
+  0.065913352797003930f, -0.997825350411111640f, 0.065148011025878860f,
+  -0.997875611817110150f,
+  0.064382630929857410f, -0.997925286198596000f, 0.063617212959193190f,
+  -0.997974373526346990f,
+  0.062851757564161420f, -0.998022873771486240f, 0.062086265195060247f,
+  -0.998070786905482340f,
+  0.061320736302208648f, -0.998118112900149180f, 0.060555171335947781f,
+  -0.998164851727646240f,
+  0.059789570746640007f, -0.998211003360478190f, 0.059023934984667986f,
+  -0.998256567771495180f,
+  0.058258264500435732f, -0.998301544933892890f, 0.057492559744367684f,
+  -0.998345934821212370f,
+  0.056726821166907783f, -0.998389737407340160f, 0.055961049218520520f,
+  -0.998432952666508440f,
+  0.055195244349690031f, -0.998475580573294770f, 0.054429407010919147f,
+  -0.998517621102622210f,
+  0.053663537652730679f, -0.998559074229759310f, 0.052897636725665401f,
+  -0.998599939930320370f,
+  0.052131704680283317f, -0.998640218180265270f, 0.051365741967162731f,
+  -0.998679908955899090f,
+  0.050599749036899337f, -0.998719012233872940f, 0.049833726340107257f,
+  -0.998757527991183340f,
+  0.049067674327418126f, -0.998795456205172410f, 0.048301593449480172f,
+  -0.998832796853527990f,
+  0.047535484156959261f, -0.998869549914283560f, 0.046769346900537960f,
+  -0.998905715365818290f,
+  0.046003182130914644f, -0.998941293186856870f, 0.045236990298804750f,
+  -0.998976283356469820f,
+  0.044470771854938744f, -0.999010685854073380f, 0.043704527250063421f,
+  -0.999044500659429290f,
+  0.042938256934940959f, -0.999077727752645360f, 0.042171961360348002f,
+  -0.999110367114174890f,
+  0.041405640977076712f, -0.999142418724816910f, 0.040639296235933854f,
+  -0.999173882565716380f,
+  0.039872927587739845f, -0.999204758618363890f, 0.039106535483329839f,
+  -0.999235046864595850f,
+  0.038340120373552791f, -0.999264747286594420f, 0.037573682709270514f,
+  -0.999293859866887790f,
+  0.036807222941358991f, -0.999322384588349540f, 0.036040741520706299f,
+  -0.999350321434199440f,
+  0.035274238898213947f, -0.999377670388002850f, 0.034507715524795889f,
+  -0.999404431433671300f,
+  0.033741171851377642f, -0.999430604555461730f, 0.032974608328897315f,
+  -0.999456189737977340f,
+  0.032208025408304704f, -0.999481186966166950f, 0.031441423540560343f,
+  -0.999505596225325310f,
+  0.030674803176636581f, -0.999529417501093140f, 0.029908164767516655f,
+  -0.999552650779456990f,
+  0.029141508764193740f, -0.999575296046749220f, 0.028374835617672258f,
+  -0.999597353289648380f,
+  0.027608145778965820f, -0.999618822495178640f, 0.026841439699098527f,
+  -0.999639703650710200f,
+  0.026074717829104040f, -0.999659996743959220f, 0.025307980620024630f,
+  -0.999679701762987930f,
+  0.024541228522912264f, -0.999698818696204250f, 0.023774461988827676f,
+  -0.999717347532362190f,
+  0.023007681468839410f, -0.999735288260561680f, 0.022240887414024919f,
+  -0.999752640870248840f,
+  0.021474080275469605f, -0.999769405351215280f, 0.020707260504265912f,
+  -0.999785581693599210f,
+  0.019940428551514598f, -0.999801169887884260f, 0.019173584868322699f,
+  -0.999816169924900410f,
+  0.018406729905804820f, -0.999830581795823400f, 0.017639864115082195f,
+  -0.999844405492175240f,
+  0.016872987947281773f, -0.999857641005823860f, 0.016106101853537263f,
+  -0.999870288328982950f,
+  0.015339206284988220f, -0.999882347454212560f, 0.014572301692779104f,
+  -0.999893818374418490f,
+  0.013805388528060349f, -0.999904701082852900f, 0.013038467241987433f,
+  -0.999914995573113470f,
+  0.012271538285719944f, -0.999924701839144500f, 0.011504602110422875f,
+  -0.999933819875236000f,
+  0.010737659167264572f, -0.999942349676023910f, 0.009970709907418029f,
+  -0.999950291236490480f,
+  0.009203754782059960f, -0.999957644551963900f, 0.008436794242369860f,
+  -0.999964409618118280f,
+  0.007669828739531077f, -0.999970586430974140f, 0.006902858724729877f,
+  -0.999976174986897610f,
+  0.006135884649154515f, -0.999981175282601110f, 0.005368906963996303f,
+  -0.999985587315143200f,
+  0.004601926120448672f, -0.999989411081928400f, 0.003834942569706248f,
+  -0.999992646580707190f,
+  0.003067956762966138f, -0.999995293809576190f, 0.002300969151425887f,
+  -0.999997352766978210f,
+  0.001533980186284766f, -0.999998823451701880f, 0.000766990318742846f,
+  -0.999999705862882230f
+};
+    const float32_t cos_factors_2048[2048] = {
+  0.999999926465717890f, 0.999999338191525530f, 0.999998161643486980f,
+  0.999996396822294350f,
+  0.999994043728985820f, 0.999991102364945590f, 0.999987572731904080f,
+  0.999983454831937730f,
+  0.999978748667468830f, 0.999973454241265940f, 0.999967571556443780f,
+  0.999961100616462820f,
+  0.999954041425129780f, 0.999946393986597460f, 0.999938158305364590f,
+  0.999929334386276070f,
+  0.999919922234522750f, 0.999909921855641540f, 0.999899333255515390f,
+  0.999888156440373320f,
+  0.999876391416790410f, 0.999864038191687680f, 0.999851096772332190f,
+  0.999837567166337090f,
+  0.999823449381661570f, 0.999808743426610520f, 0.999793449309835270f,
+  0.999777567040332940f,
+  0.999761096627446610f, 0.999744038080865430f, 0.999726391410624470f,
+  0.999708156627104880f,
+  0.999689333741033640f, 0.999669922763483760f, 0.999649923705874240f,
+  0.999629336579970110f,
+  0.999608161397882110f, 0.999586398172067070f, 0.999564046915327740f,
+  0.999541107640812940f,
+  0.999517580362016990f, 0.999493465092780590f, 0.999468761847290050f,
+  0.999443470640077770f,
+  0.999417591486021720f, 0.999391124400346050f, 0.999364069398620550f,
+  0.999336426496761240f,
+  0.999308195711029470f, 0.999279377058032710f, 0.999249970554724420f,
+  0.999219976218403530f,
+  0.999189394066714920f, 0.999158224117649430f, 0.999126466389543390f,
+  0.999094120901079070f,
+  0.999061187671284600f, 0.999027666719533690f, 0.998993558065545680f,
+  0.998958861729386080f,
+  0.998923577731465780f, 0.998887706092541290f, 0.998851246833715180f,
+  0.998814199976435390f,
+  0.998776565542495610f, 0.998738343554035230f, 0.998699534033539280f,
+  0.998660137003838490f,
+  0.998620152488108870f, 0.998579580509872500f, 0.998538421092996730f,
+  0.998496674261694640f,
+  0.998454340040524800f, 0.998411418454391300f, 0.998367909528543820f,
+  0.998323813288577560f,
+  0.998279129760433200f, 0.998233858970396850f, 0.998188000945100300f,
+  0.998141555711520520f,
+  0.998094523296980010f, 0.998046903729146840f, 0.997998697036034390f,
+  0.997949903246001190f,
+  0.997900522387751620f, 0.997850554490335110f, 0.997799999583146470f,
+  0.997748857695925690f,
+  0.997697128858758500f, 0.997644813102075420f, 0.997591910456652630f,
+  0.997538420953611340f,
+  0.997484344624417930f, 0.997429681500884180f, 0.997374431615167150f,
+  0.997318594999768600f,
+  0.997262171687536170f, 0.997205161711661850f, 0.997147565105683480f,
+  0.997089381903483400f,
+  0.997030612139289450f, 0.996971255847674320f, 0.996911313063555740f,
+  0.996850783822196610f,
+  0.996789668159204560f, 0.996727966110532490f, 0.996665677712478160f,
+  0.996602803001684130f,
+  0.996539342015137940f, 0.996475294790172160f, 0.996410661364464100f,
+  0.996345441776035900f,
+  0.996279636063254650f, 0.996213244264832040f, 0.996146266419824620f,
+  0.996078702567633980f,
+  0.996010552748005870f, 0.995941817001031350f, 0.995872495367145730f,
+  0.995802587887129160f,
+  0.995732094602106430f, 0.995661015553546910f, 0.995589350783264600f,
+  0.995517100333418110f,
+  0.995444264246510340f, 0.995370842565388990f, 0.995296835333246090f,
+  0.995222242593618360f,
+  0.995147064390386470f, 0.995071300767776170f, 0.994994951770357020f,
+  0.994918017443043200f,
+  0.994840497831093180f, 0.994762392980109930f, 0.994683702936040250f,
+  0.994604427745175660f,
+  0.994524567454151740f, 0.994444122109948040f, 0.994363091759888570f,
+  0.994281476451641550f,
+  0.994199276233218910f, 0.994116491152977070f, 0.994033121259616400f,
+  0.993949166602181130f,
+  0.993864627230059750f, 0.993779503192984580f, 0.993693794541031790f,
+  0.993607501324621610f,
+  0.993520623594518090f, 0.993433161401829360f, 0.993345114798006910f,
+  0.993256483834846440f,
+  0.993167268564487230f, 0.993077469039412300f, 0.992987085312448390f,
+  0.992896117436765980f,
+  0.992804565465879140f, 0.992712429453645460f, 0.992619709454266140f,
+  0.992526405522286100f,
+  0.992432517712593660f, 0.992338046080420420f, 0.992242990681341700f,
+  0.992147351571276090f,
+  0.992051128806485720f, 0.991954322443575950f, 0.991856932539495470f,
+  0.991758959151536110f,
+  0.991660402337333210f, 0.991561262154865290f, 0.991461538662453790f,
+  0.991361231918763460f,
+  0.991260341982802440f, 0.991158868913921350f, 0.991056812771814340f,
+  0.990954173616518500f,
+  0.990850951508413620f, 0.990747146508222710f, 0.990642758677011570f,
+  0.990537788076188750f,
+  0.990432234767505970f, 0.990326098813057330f, 0.990219380275280000f,
+  0.990112079216953770f,
+  0.990004195701200910f, 0.989895729791486660f, 0.989786681551618640f,
+  0.989677051045747210f,
+  0.989566838338365120f, 0.989456043494307710f, 0.989344666578752640f,
+  0.989232707657220050f,
+  0.989120166795572690f, 0.989007044060015270f, 0.988893339517095130f,
+  0.988779053233701520f,
+  0.988664185277066230f, 0.988548735714763200f, 0.988432704614708340f,
+  0.988316092045159690f,
+  0.988198898074717610f, 0.988081122772324070f, 0.987962766207263420f,
+  0.987843828449161740f,
+  0.987724309567986960f, 0.987604209634049160f, 0.987483528717999710f,
+  0.987362266890832400f,
+  0.987240424223882250f, 0.987118000788826280f, 0.986994996657682980f,
+  0.986871411902812470f,
+  0.986747246596916590f, 0.986622500813038480f, 0.986497174624562880f,
+  0.986371268105216030f,
+  0.986244781329065460f, 0.986117714370520090f, 0.985990067304330140f,
+  0.985861840205586980f,
+  0.985733033149723490f, 0.985603646212513400f, 0.985473679470071810f,
+  0.985343132998854790f,
+  0.985212006875659350f, 0.985080301177623800f, 0.984948015982227030f,
+  0.984815151367289140f,
+  0.984681707410970940f, 0.984547684191773960f, 0.984413081788540700f,
+  0.984277900280454370f,
+  0.984142139747038570f, 0.984005800268157870f, 0.983868881924017220f,
+  0.983731384795162090f,
+  0.983593308962478650f, 0.983454654507193270f, 0.983315421510872810f,
+  0.983175610055424420f,
+  0.983035220223095640f, 0.982894252096474070f, 0.982752705758487830f,
+  0.982610581292404750f,
+  0.982467878781833170f, 0.982324598310721280f, 0.982180739963357090f,
+  0.982036303824369020f,
+  0.981891289978725100f, 0.981745698511732990f, 0.981599529509040720f,
+  0.981452783056635520f,
+  0.981305459240844670f, 0.981157558148334830f, 0.981009079866112630f,
+  0.980860024481523870f,
+  0.980710392082253970f, 0.980560182756327840f, 0.980409396592109910f,
+  0.980258033678303550f,
+  0.980106094103951770f, 0.979953577958436740f, 0.979800485331479790f,
+  0.979646816313141210f,
+  0.979492570993820810f, 0.979337749464256780f, 0.979182351815526930f,
+  0.979026378139047580f,
+  0.978869828526574120f, 0.978712703070200420f, 0.978555001862359550f,
+  0.978396724995823090f,
+  0.978237872563701090f, 0.978078444659442380f, 0.977918441376834370f,
+  0.977757862810002760f,
+  0.977596709053411890f, 0.977434980201864260f, 0.977272676350500860f,
+  0.977109797594800880f,
+  0.976946344030581670f, 0.976782315753998650f, 0.976617712861545640f,
+  0.976452535450054060f,
+  0.976286783616693630f, 0.976120457458971910f, 0.975953557074734300f,
+  0.975786082562163930f,
+  0.975618034019781750f, 0.975449411546446380f, 0.975280215241354220f,
+  0.975110445204038890f,
+  0.974940101534371830f, 0.974769184332561770f, 0.974597693699155050f,
+  0.974425629735034990f,
+  0.974252992541422500f, 0.974079782219875680f, 0.973905998872289570f,
+  0.973731642600896400f,
+  0.973556713508265560f, 0.973381211697303290f, 0.973205137271252800f,
+  0.973028490333694210f,
+  0.972851270988544180f, 0.972673479340056430f, 0.972495115492821190f,
+  0.972316179551765300f,
+  0.972136671622152230f, 0.971956591809581720f, 0.971775940219990140f,
+  0.971594716959650160f,
+  0.971412922135170940f, 0.971230555853497380f, 0.971047618221911100f,
+  0.970864109348029470f,
+  0.970680029339806130f, 0.970495378305530560f, 0.970310156353828110f,
+  0.970124363593660280f,
+  0.969938000134323960f, 0.969751066085452140f, 0.969563561557013180f,
+  0.969375486659311280f,
+  0.969186841502985950f, 0.968997626199012420f, 0.968807840858700970f,
+  0.968617485593697540f,
+  0.968426560515983190f, 0.968235065737874320f, 0.968043001372022260f,
+  0.967850367531413620f,
+  0.967657164329369880f, 0.967463391879547550f, 0.967269050295937790f,
+  0.967074139692867040f,
+  0.966878660184995910f, 0.966682611887320080f, 0.966485994915169840f,
+  0.966288809384209690f,
+  0.966091055410438830f, 0.965892733110190860f, 0.965693842600133690f,
+  0.965494383997269500f,
+  0.965294357418934660f, 0.965093762982799590f, 0.964892600806868890f,
+  0.964690871009481030f,
+  0.964488573709308410f, 0.964285709025357480f, 0.964082277076968140f,
+  0.963878277983814200f,
+  0.963673711865903230f, 0.963468578843575950f, 0.963262879037507070f,
+  0.963056612568704340f,
+  0.962849779558509030f, 0.962642380128595710f, 0.962434414400972100f,
+  0.962225882497979020f,
+  0.962016784542290560f, 0.961807120656913540f, 0.961596890965187860f,
+  0.961386095590786250f,
+  0.961174734657714080f, 0.960962808290309780f, 0.960750316613243950f,
+  0.960537259751520050f,
+  0.960323637830473920f, 0.960109450975773940f, 0.959894699313420530f,
+  0.959679382969746750f,
+  0.959463502071417510f, 0.959247056745430090f, 0.959030047119113660f,
+  0.958812473320129310f,
+  0.958594335476470220f, 0.958375633716461170f, 0.958156368168758820f,
+  0.957936538962351420f,
+  0.957716146226558870f, 0.957495190091032570f, 0.957273670685755200f,
+  0.957051588141040970f,
+  0.956828942587535370f, 0.956605734156215080f, 0.956381962978387730f,
+  0.956157629185692140f,
+  0.955932732910098280f, 0.955707274283906560f, 0.955481253439748770f,
+  0.955254670510586990f,
+  0.955027525629714160f, 0.954799818930753720f, 0.954571550547659630f,
+  0.954342720614716480f,
+  0.954113329266538800f, 0.953883376638071770f, 0.953652862864590500f,
+  0.953421788081700310f,
+  0.953190152425336670f, 0.952957956031764700f, 0.952725199037579570f,
+  0.952491881579706320f,
+  0.952258003795399600f, 0.952023565822243570f, 0.951788567798152130f,
+  0.951553009861368590f,
+  0.951316892150465550f, 0.951080214804345010f, 0.950842977962238160f,
+  0.950605181763705340f,
+  0.950366826348635780f, 0.950127911857248100f, 0.949888438430089300f,
+  0.949648406208035480f,
+  0.949407815332291570f, 0.949166665944390700f, 0.948924958186195160f,
+  0.948682692199895090f,
+  0.948439868128009620f, 0.948196486113385580f, 0.947952546299198670f,
+  0.947708048828952100f,
+  0.947462993846477700f, 0.947217381495934820f, 0.946971211921810880f,
+  0.946724485268921170f,
+  0.946477201682408680f, 0.946229361307743820f, 0.945980964290724760f,
+  0.945732010777477150f,
+  0.945482500914453740f, 0.945232434848435000f, 0.944981812726528150f,
+  0.944730634696167800f,
+  0.944478900905115550f, 0.944226611501459810f, 0.943973766633615980f,
+  0.943720366450326200f,
+  0.943466411100659320f, 0.943211900734010620f, 0.942956835500102120f,
+  0.942701215548981900f,
+  0.942445041031024890f, 0.942188312096931770f, 0.941931028897729620f,
+  0.941673191584771360f,
+  0.941414800309736340f, 0.941155855224629190f, 0.940896356481780830f,
+  0.940636304233847590f,
+  0.940375698633811540f, 0.940114539834980280f, 0.939852827990986680f,
+  0.939590563255789270f,
+  0.939327745783671400f, 0.939064375729241950f, 0.938800453247434770f,
+  0.938535978493508560f,
+  0.938270951623047190f, 0.938005372791958840f, 0.937739242156476970f,
+  0.937472559873159250f,
+  0.937205326098887960f, 0.936937540990869900f, 0.936669204706636170f,
+  0.936400317404042060f,
+  0.936130879241267030f, 0.935860890376814640f, 0.935590350969512370f,
+  0.935319261178511610f,
+  0.935047621163287430f, 0.934775431083638700f, 0.934502691099687870f,
+  0.934229401371880820f,
+  0.933955562060986730f, 0.933681173328098410f, 0.933406235334631520f,
+  0.933130748242325230f,
+  0.932854712213241120f, 0.932578127409764420f, 0.932300993994602760f,
+  0.932023312130786490f,
+  0.931745081981668720f, 0.931466303710925090f, 0.931186977482553750f,
+  0.930907103460875130f,
+  0.930626681810531760f, 0.930345712696488470f, 0.930064196284032360f,
+  0.929782132738772190f,
+  0.929499522226638560f, 0.929216364913884040f, 0.928932660967082820f,
+  0.928648410553130520f,
+  0.928363613839244370f, 0.928078270992963140f, 0.927792382182146320f,
+  0.927505947574975180f,
+  0.927218967339951790f, 0.926931441645899130f, 0.926643370661961230f,
+  0.926354754557602860f,
+  0.926065593502609310f, 0.925775887667086740f, 0.925485637221461490f,
+  0.925194842336480530f,
+  0.924903503183210910f, 0.924611619933039970f, 0.924319192757675160f,
+  0.924026221829143850f,
+  0.923732707319793290f, 0.923438649402290370f, 0.923144048249621930f,
+  0.922848904035094120f,
+  0.922553216932332830f, 0.922256987115283030f, 0.921960214758209220f,
+  0.921662900035694730f,
+  0.921365043122642340f, 0.921066644194273640f, 0.920767703426128790f,
+  0.920468220994067110f,
+  0.920168197074266340f, 0.919867631843222950f, 0.919566525477751530f,
+  0.919264878154985370f,
+  0.918962690052375630f, 0.918659961347691900f, 0.918356692219021720f,
+  0.918052882844770380f,
+  0.917748533403661250f, 0.917443644074735220f, 0.917138215037350710f,
+  0.916832246471183890f,
+  0.916525738556228210f, 0.916218691472794220f, 0.915911105401509880f,
+  0.915602980523320230f,
+  0.915294317019487050f, 0.914985115071589310f, 0.914675374861522390f,
+  0.914365096571498560f,
+  0.914054280384046570f, 0.913742926482011390f, 0.913431035048554720f,
+  0.913118606267154240f,
+  0.912805640321603500f, 0.912492137396012650f, 0.912178097674807180f,
+  0.911863521342728520f,
+  0.911548408584833990f, 0.911232759586496190f, 0.910916574533403360f,
+  0.910599853611558930f,
+  0.910282597007281760f, 0.909964804907205660f, 0.909646477498279540f,
+  0.909327614967767260f,
+  0.909008217503247450f, 0.908688285292613360f, 0.908367818524072890f,
+  0.908046817386148340f,
+  0.907725282067676440f, 0.907403212757808110f, 0.907080609646008450f,
+  0.906757472922056550f,
+  0.906433802776045460f, 0.906109599398381980f, 0.905784862979786550f,
+  0.905459593711293250f,
+  0.905133791784249690f, 0.904807457390316540f, 0.904480590721468250f,
+  0.904153191969991780f,
+  0.903825261328487510f, 0.903496798989868450f, 0.903167805147360720f,
+  0.902838279994502830f,
+  0.902508223725145940f, 0.902177636533453620f, 0.901846518613901750f,
+  0.901514870161278740f,
+  0.901182691370684520f, 0.900849982437531450f, 0.900516743557543520f,
+  0.900182974926756810f,
+  0.899848676741518580f, 0.899513849198487980f, 0.899178492494635330f,
+  0.898842606827242370f,
+  0.898506192393901950f, 0.898169249392518080f, 0.897831778021305650f,
+  0.897493778478790310f,
+  0.897155250963808550f, 0.896816195675507300f, 0.896476612813344120f,
+  0.896136502577086770f,
+  0.895795865166813530f, 0.895454700782912450f, 0.895113009626081760f,
+  0.894770791897329550f,
+  0.894428047797973800f, 0.894084777529641990f, 0.893740981294271040f,
+  0.893396659294107720f,
+  0.893051811731707450f, 0.892706438809935390f, 0.892360540731965360f,
+  0.892014117701280470f,
+  0.891667169921672280f, 0.891319697597241390f, 0.890971700932396860f,
+  0.890623180131855930f,
+  0.890274135400644600f, 0.889924566944096720f, 0.889574474967854580f,
+  0.889223859677868210f,
+  0.888872721280395630f, 0.888521059982002260f, 0.888168875989561730f,
+  0.887816169510254440f,
+  0.887462940751568840f, 0.887109189921300170f, 0.886754917227550840f,
+  0.886400122878730600f,
+  0.886044807083555600f, 0.885688970051048960f, 0.885332611990540590f,
+  0.884975733111666660f,
+  0.884618333624369920f, 0.884260413738899190f, 0.883901973665809470f,
+  0.883543013615961880f,
+  0.883183533800523390f, 0.882823534430966620f, 0.882463015719070150f,
+  0.882101977876917580f,
+  0.881740421116898320f, 0.881378345651706920f, 0.881015751694342870f,
+  0.880652639458111010f,
+  0.880289009156621010f, 0.879924861003786860f, 0.879560195213827890f,
+  0.879195012001267480f,
+  0.878829311580933360f, 0.878463094167957870f, 0.878096359977777130f,
+  0.877729109226131570f,
+  0.877361342129065140f, 0.876993058902925890f, 0.876624259764365310f,
+  0.876254944930338510f,
+  0.875885114618103810f, 0.875514769045222850f, 0.875143908429560360f,
+  0.874772532989284150f,
+  0.874400642942864790f, 0.874028238509075740f, 0.873655319906992630f,
+  0.873281887355994210f,
+  0.872907941075761080f, 0.872533481286276170f, 0.872158508207824480f,
+  0.871783022060993120f,
+  0.871407023066670950f, 0.871030511446048260f, 0.870653487420617430f,
+  0.870275951212171940f,
+  0.869897903042806340f, 0.869519343134916860f, 0.869140271711200560f,
+  0.868760688994655310f,
+  0.868380595208579800f, 0.867999990576573510f, 0.867618875322536230f,
+  0.867237249670668400f,
+  0.866855113845470430f, 0.866472468071743050f, 0.866089312574586770f,
+  0.865705647579402380f,
+  0.865321473311889800f, 0.864936789998049020f, 0.864551597864179340f,
+  0.864165897136879300f,
+  0.863779688043046720f, 0.863392970809878420f, 0.863005745664870320f,
+  0.862618012835816740f,
+  0.862229772550811240f, 0.861841025038245330f, 0.861451770526809320f,
+  0.861062009245491480f,
+  0.860671741423578380f, 0.860280967290654510f, 0.859889687076602290f,
+  0.859497901011601730f,
+  0.859105609326130450f, 0.858712812250963520f, 0.858319510017173440f,
+  0.857925702856129790f,
+  0.857531390999499150f, 0.857136574679244980f, 0.856741254127627470f,
+  0.856345429577203610f,
+  0.855949101260826910f, 0.855552269411646860f, 0.855154934263109620f,
+  0.854757096048957220f,
+  0.854358755003227440f, 0.853959911360254180f, 0.853560565354666840f,
+  0.853160717221390420f,
+  0.852760367195645300f, 0.852359515512947090f, 0.851958162409106380f,
+  0.851556308120228980f,
+  0.851153952882715340f, 0.850751096933260790f, 0.850347740508854980f,
+  0.849943883846782210f,
+  0.849539527184620890f, 0.849134670760243630f, 0.848729314811817130f,
+  0.848323459577801640f,
+  0.847917105296951410f, 0.847510252208314330f, 0.847102900551231500f,
+  0.846695050565337450f,
+  0.846286702490559710f, 0.845877856567119000f, 0.845468513035528830f,
+  0.845058672136595470f,
+  0.844648334111417820f, 0.844237499201387020f, 0.843826167648186740f,
+  0.843414339693792760f,
+  0.843002015580472940f, 0.842589195550786710f, 0.842175879847585570f,
+  0.841762068714012490f,
+  0.841347762393501950f, 0.840932961129779780f, 0.840517665166862550f,
+  0.840101874749058400f,
+  0.839685590120966110f, 0.839268811527475230f, 0.838851539213765760f,
+  0.838433773425308340f,
+  0.838015514407863820f, 0.837596762407483040f, 0.837177517670507300f,
+  0.836757780443567190f,
+  0.836337550973583530f, 0.835916829507766360f, 0.835495616293615350f,
+  0.835073911578919410f,
+  0.834651715611756440f, 0.834229028640493420f, 0.833805850913786340f,
+  0.833382182680579730f,
+  0.832958024190106670f, 0.832533375691888680f, 0.832108237435735590f,
+  0.831682609671745120f,
+  0.831256492650303210f, 0.830829886622083570f, 0.830402791838047550f,
+  0.829975208549443950f,
+  0.829547137007808910f, 0.829118577464965980f, 0.828689530173025820f,
+  0.828259995384385660f,
+  0.827829973351729920f, 0.827399464328029470f, 0.826968468566541600f,
+  0.826536986320809960f,
+  0.826105017844664610f, 0.825672563392221390f, 0.825239623217882250f,
+  0.824806197576334330f,
+  0.824372286722551250f, 0.823937890911791370f, 0.823503010399598500f,
+  0.823067645441801670f,
+  0.822631796294514990f, 0.822195463214137170f, 0.821758646457351750f,
+  0.821321346281126740f,
+  0.820883562942714580f, 0.820445296699652050f, 0.820006547809759680f,
+  0.819567316531142230f,
+  0.819127603122188240f, 0.818687407841569680f, 0.818246730948242070f,
+  0.817805572701444270f,
+  0.817363933360698460f, 0.816921813185809480f, 0.816479212436865390f,
+  0.816036131374236810f,
+  0.815592570258576790f, 0.815148529350820830f, 0.814704008912187080f,
+  0.814259009204175270f,
+  0.813813530488567190f, 0.813367573027426570f, 0.812921137083098770f,
+  0.812474222918210480f,
+  0.812026830795669730f, 0.811578960978665890f, 0.811130613730669190f,
+  0.810681789315430780f,
+  0.810232487996982330f, 0.809782710039636530f, 0.809332455707985950f,
+  0.808881725266903610f,
+  0.808430518981542720f, 0.807978837117336310f, 0.807526679939997160f,
+  0.807074047715517610f,
+  0.806620940710169650f, 0.806167359190504420f, 0.805713303423352230f,
+  0.805258773675822210f,
+  0.804803770215302920f, 0.804348293309460780f, 0.803892343226241260f,
+  0.803435920233868120f,
+  0.802979024600843250f, 0.802521656595946430f, 0.802063816488235440f,
+  0.801605504547046150f,
+  0.801146721041991360f, 0.800687466242961610f, 0.800227740420124790f,
+  0.799767543843925680f,
+  0.799306876785086160f, 0.798845739514604580f, 0.798384132303756380f,
+  0.797922055424093000f,
+  0.797459509147442460f, 0.796996493745908750f, 0.796533009491872000f,
+  0.796069056657987990f,
+  0.795604635517188070f, 0.795139746342679590f, 0.794674389407944550f,
+  0.794208564986740640f,
+  0.793742273353100210f, 0.793275514781330630f, 0.792808289546014120f,
+  0.792340597922007170f,
+  0.791872440184440470f, 0.791403816608719500f, 0.790934727470523290f,
+  0.790465173045804880f,
+  0.789995153610791090f, 0.789524669441982190f, 0.789053720816151880f,
+  0.788582308010347120f,
+  0.788110431301888070f, 0.787638090968367450f, 0.787165287287651010f,
+  0.786692020537876790f,
+  0.786218290997455660f, 0.785744098945070360f, 0.785269444659675850f,
+  0.784794328420499230f,
+  0.784318750507038920f, 0.783842711199065230f, 0.783366210776619720f,
+  0.782889249520015480f,
+  0.782411827709836530f, 0.781933945626937630f, 0.781455603552444590f,
+  0.780976801767753750f,
+  0.780497540554531910f, 0.780017820194715990f, 0.779537640970513260f,
+  0.779057003164400630f,
+  0.778575907059125050f, 0.778094352937702790f, 0.777612341083420030f,
+  0.777129871779831620f,
+  0.776646945310762060f, 0.776163561960304340f, 0.775679722012820650f,
+  0.775195425752941420f,
+  0.774710673465565550f, 0.774225465435860680f, 0.773739801949261840f,
+  0.773253683291472590f,
+  0.772767109748463850f, 0.772280081606474320f, 0.771792599152010150f,
+  0.771304662671844830f,
+  0.770816272453018540f, 0.770327428782838890f, 0.769838131948879840f,
+  0.769348382238982280f,
+  0.768858179941253270f, 0.768367525344066270f, 0.767876418736060610f,
+  0.767384860406141730f,
+  0.766892850643480670f, 0.766400389737514230f, 0.765907477977944340f,
+  0.765414115654738270f,
+  0.764920303058128410f, 0.764426040478612070f, 0.763931328206951090f,
+  0.763436166534172010f,
+  0.762940555751565720f, 0.762444496150687210f, 0.761947988023355390f,
+  0.761451031661653620f,
+  0.760953627357928150f, 0.760455775404789260f, 0.759957476095110330f,
+  0.759458729722028210f,
+  0.758959536578942440f, 0.758459896959515430f, 0.757959811157672300f,
+  0.757459279467600720f,
+  0.756958302183750490f, 0.756456879600833740f, 0.755955012013824420f,
+  0.755452699717958250f,
+  0.754949943008732640f, 0.754446742181906440f, 0.753943097533499640f,
+  0.753439009359793580f,
+  0.752934477957330150f, 0.752429503622912390f, 0.751924086653603550f,
+  0.751418227346727470f,
+  0.750911925999867890f, 0.750405182910869330f, 0.749897998377835330f,
+  0.749390372699129560f,
+  0.748882306173375150f, 0.748373799099454560f, 0.747864851776509410f,
+  0.747355464503940190f,
+  0.746845637581406540f, 0.746335371308826320f, 0.745824665986376090f,
+  0.745313521914490520f,
+  0.744801939393862630f, 0.744289918725443260f, 0.743777460210440890f,
+  0.743264564150321600f,
+  0.742751230846809050f, 0.742237460601884000f, 0.741723253717784140f,
+  0.741208610497004260f,
+  0.740693531242295760f, 0.740178016256666240f, 0.739662065843380010f,
+  0.739145680305957510f,
+  0.738628859948174840f, 0.738111605074064260f, 0.737593915987913570f,
+  0.737075792994265730f,
+  0.736557236397919150f, 0.736038246503927350f, 0.735518823617598900f,
+  0.734998968044496710f,
+  0.734478680090438370f, 0.733957960061495940f, 0.733436808263995710f,
+  0.732915225004517780f,
+  0.732393210589896040f, 0.731870765327218290f, 0.731347889523825570f,
+  0.730824583487312160f,
+  0.730300847525525490f, 0.729776681946566090f, 0.729252087058786970f,
+  0.728727063170793830f,
+  0.728201610591444610f, 0.727675729629849610f, 0.727149420595371020f,
+  0.726622683797622850f,
+  0.726095519546471000f, 0.725567928152032300f, 0.725039909924675370f,
+  0.724511465175019630f,
+  0.723982594213935520f, 0.723453297352544380f, 0.722923574902217700f,
+  0.722393427174577550f,
+  0.721862854481496340f, 0.721331857135096290f, 0.720800435447749190f,
+  0.720268589732077190f,
+  0.719736320300951030f, 0.719203627467491220f, 0.718670511545067230f,
+  0.718136972847297490f,
+  0.717603011688049080f, 0.717068628381437480f, 0.716533823241826680f,
+  0.715998596583828690f,
+  0.715462948722303760f, 0.714926879972359490f, 0.714390390649351390f,
+  0.713853481068882470f,
+  0.713316151546802610f, 0.712778402399208980f, 0.712240233942445510f,
+  0.711701646493102970f,
+  0.711162640368018350f, 0.710623215884275020f, 0.710083373359202800f,
+  0.709543113110376770f,
+  0.709002435455618250f, 0.708461340712994160f, 0.707919829200816310f,
+  0.707377901237642100f,
+  0.706835557142273860f, 0.706292797233758480f, 0.705749621831387790f,
+  0.705206031254697830f,
+  0.704662025823468930f, 0.704117605857725430f, 0.703572771677735580f,
+  0.703027523604011220f,
+  0.702481861957308000f, 0.701935787058624360f, 0.701389299229202230f,
+  0.700842398790526230f,
+  0.700295086064323780f, 0.699747361372564990f, 0.699199225037462120f,
+  0.698650677381469580f,
+  0.698101718727283880f, 0.697552349397843270f, 0.697002569716327460f,
+  0.696452380006157830f,
+  0.695901780590996830f, 0.695350771794747800f, 0.694799353941554900f,
+  0.694247527355803310f,
+  0.693695292362118350f, 0.693142649285365510f, 0.692589598450650380f,
+  0.692036140183318830f,
+  0.691482274808955850f, 0.690928002653386280f, 0.690373324042674040f,
+  0.689818239303122470f,
+  0.689262748761273470f, 0.688706852743907750f, 0.688150551578044830f,
+  0.687593845590942170f,
+  0.687036735110095660f, 0.686479220463238950f, 0.685921301978343670f,
+  0.685362979983618730f,
+  0.684804254807510620f, 0.684245126778703080f, 0.683685596226116690f,
+  0.683125663478908800f,
+  0.682565328866473250f, 0.682004592718440830f, 0.681443455364677990f,
+  0.680881917135287340f,
+  0.680319978360607200f, 0.679757639371212030f, 0.679194900497911200f,
+  0.678631762071749470f,
+  0.678068224424006600f, 0.677504287886197430f, 0.676939952790071240f,
+  0.676375219467611700f,
+  0.675810088251037060f, 0.675244559472799270f, 0.674678633465584540f,
+  0.674112310562312360f,
+  0.673545591096136100f, 0.672978475400442090f, 0.672410963808849900f,
+  0.671843056655211930f,
+  0.671274754273613490f, 0.670706056998372160f, 0.670136965164037760f,
+  0.669567479105392490f,
+  0.668997599157450270f, 0.668427325655456820f, 0.667856658934889440f,
+  0.667285599331456480f,
+  0.666714147181097670f, 0.666142302819983540f, 0.665570066584515560f,
+  0.664997438811325340f,
+  0.664424419837275180f, 0.663851009999457340f, 0.663277209635194100f,
+  0.662703019082037440f,
+  0.662128438677768720f, 0.661553468760399000f, 0.660978109668168060f,
+  0.660402361739545030f,
+  0.659826225313227430f, 0.659249700728141490f, 0.658672788323441890f,
+  0.658095488438511290f,
+  0.657517801412960120f, 0.656939727586627110f, 0.656361267299578000f,
+  0.655782420892106030f,
+  0.655203188704731930f, 0.654623571078202680f, 0.654043568353492640f,
+  0.653463180871802330f,
+  0.652882408974558960f, 0.652301253003415460f, 0.651719713300251020f,
+  0.651137790207170330f,
+  0.650555484066503990f, 0.649972795220807530f, 0.649389724012861770f,
+  0.648806270785672550f,
+  0.648222435882470420f, 0.647638219646710420f, 0.647053622422071650f,
+  0.646468644552457890f,
+  0.645883286381996440f, 0.645297548255038380f, 0.644711430516158420f,
+  0.644124933510154540f,
+  0.643538057582047850f, 0.642950803077082080f, 0.642363170340724320f,
+  0.641775159718663500f,
+  0.641186771556811250f, 0.640598006201301030f, 0.640008863998488440f,
+  0.639419345294950700f,
+  0.638829450437486400f, 0.638239179773115390f, 0.637648533649078810f,
+  0.637057512412838590f,
+  0.636466116412077180f, 0.635874345994697720f, 0.635282201508823530f,
+  0.634689683302797850f,
+  0.634096791725183740f, 0.633503527124764320f, 0.632909889850541860f,
+  0.632315880251737680f,
+  0.631721498677792370f, 0.631126745478365340f, 0.630531621003334600f,
+  0.629936125602796550f,
+  0.629340259627065750f, 0.628744023426674790f, 0.628147417352374120f,
+  0.627550441755131530f,
+  0.626953096986132770f, 0.626355383396779990f, 0.625757301338692900f,
+  0.625158851163707730f,
+  0.624560033223877320f, 0.623960847871470770f, 0.623361295458973340f,
+  0.622761376339086460f,
+  0.622161090864726930f, 0.621560439389027270f, 0.620959422265335180f,
+  0.620358039847213830f,
+  0.619756292488440660f, 0.619154180543008410f, 0.618551704365123860f,
+  0.617948864309208260f,
+  0.617345660729896940f, 0.616742093982038830f, 0.616138164420696910f,
+  0.615533872401147430f,
+  0.614929218278879590f, 0.614324202409595950f, 0.613718825149211830f,
+  0.613113086853854910f,
+  0.612506987879865570f, 0.611900528583796070f, 0.611293709322411010f,
+  0.610686530452686280f,
+  0.610078992331809620f, 0.609471095317180240f, 0.608862839766408200f,
+  0.608254226037314490f,
+  0.607645254487930830f, 0.607035925476499760f, 0.606426239361473550f,
+  0.605816196501515080f,
+  0.605205797255496500f, 0.604595041982500360f, 0.603983931041818020f,
+  0.603372464792950370f,
+  0.602760643595607220f, 0.602148467809707320f, 0.601535937795377730f,
+  0.600923053912954090f,
+  0.600309816522980430f, 0.599696225986208310f, 0.599082282663597310f,
+  0.598467986916314310f,
+  0.597853339105733910f, 0.597238339593437530f, 0.596622988741213330f,
+  0.596007286911056530f,
+  0.595391234465168730f, 0.594774831765957580f, 0.594158079176036800f,
+  0.593540977058226390f,
+  0.592923525775551410f, 0.592305725691242400f, 0.591687577168735550f,
+  0.591069080571671510f,
+  0.590450236263895920f, 0.589831044609458900f, 0.589211505972615070f,
+  0.588591620717822890f,
+  0.587971389209745120f, 0.587350811813247660f, 0.586729888893400500f,
+  0.586108620815476430f,
+  0.585487007944951450f, 0.584865050647504490f, 0.584242749289016980f,
+  0.583620104235572760f,
+  0.582997115853457700f, 0.582373784509160220f, 0.581750110569369760f,
+  0.581126094400977620f,
+  0.580501736371076600f, 0.579877036846960350f, 0.579251996196123550f,
+  0.578626614786261430f,
+  0.578000892985269910f, 0.577374831161244880f, 0.576748429682482520f,
+  0.576121688917478390f,
+  0.575494609234928230f, 0.574867191003726740f, 0.574239434592967890f,
+  0.573611340371944610f,
+  0.572982908710148680f, 0.572354139977270030f, 0.571725034543197120f,
+  0.571095592778016690f,
+  0.570465815052012990f, 0.569835701735668110f, 0.569205253199661200f,
+  0.568574469814869250f,
+  0.567943351952365670f, 0.567311899983420800f, 0.566680114279501710f,
+  0.566047995212271560f,
+  0.565415543153589770f, 0.564782758475511400f, 0.564149641550287680f,
+  0.563516192750364910f,
+  0.562882412448384550f, 0.562248301017183150f, 0.561613858829792420f,
+  0.560979086259438260f,
+  0.560343983679540860f, 0.559708551463714790f, 0.559072789985768480f,
+  0.558436699619704100f,
+  0.557800280739717100f, 0.557163533720196340f, 0.556526458935723720f,
+  0.555889056761073920f,
+  0.555251327571214090f, 0.554613271741304040f, 0.553974889646695610f,
+  0.553336181662932410f,
+  0.552697148165749770f, 0.552057789531074980f, 0.551418106135026060f,
+  0.550778098353912230f,
+  0.550137766564233630f, 0.549497111142680960f, 0.548856132466135290f,
+  0.548214830911667780f,
+  0.547573206856539870f, 0.546931260678202190f, 0.546288992754295210f,
+  0.545646403462648590f,
+  0.545003493181281160f, 0.544360262288400400f, 0.543716711162402390f,
+  0.543072840181871850f,
+  0.542428649725581360f, 0.541784140172491660f, 0.541139311901750910f,
+  0.540494165292695230f,
+  0.539848700724847700f, 0.539202918577918240f, 0.538556819231804210f,
+  0.537910403066588990f,
+  0.537263670462542530f, 0.536616621800121150f, 0.535969257459966710f,
+  0.535321577822907010f,
+  0.534673583269955510f, 0.534025274182310380f, 0.533376650941355560f,
+  0.532727713928658810f,
+  0.532078463525973540f, 0.531428900115236910f, 0.530779024078570250f,
+  0.530128835798278850f,
+  0.529478335656852090f, 0.528827524036961980f, 0.528176401321464370f,
+  0.527524967893398200f,
+  0.526873224135984700f, 0.526221170432628170f, 0.525568807166914680f,
+  0.524916134722612890f,
+  0.524263153483673470f, 0.523609863834228030f, 0.522956266158590140f,
+  0.522302360841254700f,
+  0.521648148266897090f, 0.520993628820373810f, 0.520338802886721960f,
+  0.519683670851158520f,
+  0.519028233099080970f, 0.518372490016066220f, 0.517716441987871150f,
+  0.517060089400432130f,
+  0.516403432639863990f, 0.515746472092461380f, 0.515089208144697270f,
+  0.514431641183222930f,
+  0.513773771594868030f, 0.513115599766640560f, 0.512457126085725800f,
+  0.511798350939487000f,
+  0.511139274715464390f, 0.510479897801375700f, 0.509820220585115560f,
+  0.509160243454754750f,
+  0.508499966798540810f, 0.507839391004897940f, 0.507178516462425290f,
+  0.506517343559898530f,
+  0.505855872686268860f, 0.505194104230662240f, 0.504532038582380380f,
+  0.503869676130898950f,
+  0.503207017265869030f, 0.502544062377115800f, 0.501880811854638400f,
+  0.501217266088609950f,
+  0.500553425469377640f, 0.499889290387461380f, 0.499224861233555030f,
+  0.498560138398525200f,
+  0.497895122273410930f, 0.497229813249424340f, 0.496564211717949340f,
+  0.495898318070542240f,
+  0.495232132698931350f, 0.494565655995016010f, 0.493898888350867430f,
+  0.493231830158728070f,
+  0.492564481811010650f, 0.491896843700299240f, 0.491228916219348330f,
+  0.490560699761082080f,
+  0.489892194718595300f, 0.489223401485152030f, 0.488554320454186230f,
+  0.487884952019301210f,
+  0.487215296574268820f, 0.486545354513030270f, 0.485875126229695420f,
+  0.485204612118541880f,
+  0.484533812574016120f, 0.483862727990732320f, 0.483191358763471910f,
+  0.482519705287184520f,
+  0.481847767956986080f, 0.481175547168160360f, 0.480503043316157670f,
+  0.479830256796594250f,
+  0.479157188005253310f, 0.478483837338084080f, 0.477810205191201040f,
+  0.477136291960884750f,
+  0.476462098043581310f, 0.475787623835901120f, 0.475112869734620470f,
+  0.474437836136679340f,
+  0.473762523439182850f, 0.473086932039400220f, 0.472411062334764100f,
+  0.471734914722871430f,
+  0.471058489601482610f, 0.470381787368520710f, 0.469704808422072460f,
+  0.469027553160387240f,
+  0.468350021981876530f, 0.467672215285114710f, 0.466994133468838110f,
+  0.466315776931944480f,
+  0.465637146073493770f, 0.464958241292706740f, 0.464279062988965760f,
+  0.463599611561814120f,
+  0.462919887410955130f, 0.462239890936253280f, 0.461559622537733190f,
+  0.460879082615578690f,
+  0.460198271570134270f, 0.459517189801903590f, 0.458835837711549120f,
+  0.458154215699893230f,
+  0.457472324167916110f, 0.456790163516757220f, 0.456107734147714220f,
+  0.455425036462242420f,
+  0.454742070861955450f, 0.454058837748624540f, 0.453375337524177750f,
+  0.452691570590700860f,
+  0.452007537350436530f, 0.451323238205783520f, 0.450638673559297760f,
+  0.449953843813690580f,
+  0.449268749371829920f, 0.448583390636739300f, 0.447897768011597360f,
+  0.447211881899738260f,
+  0.446525732704651400f, 0.445839320829980350f, 0.445152646679523590f,
+  0.444465710657234110f,
+  0.443778513167218280f, 0.443091054613736990f, 0.442403335401204130f,
+  0.441715355934187310f,
+  0.441027116617407340f, 0.440338617855737300f, 0.439649860054203420f,
+  0.438960843617984430f,
+  0.438271568952410480f, 0.437582036462964340f, 0.436892246555280470f,
+  0.436202199635143950f,
+  0.435511896108492170f, 0.434821336381412350f, 0.434130520860143310f,
+  0.433439449951074200f,
+  0.432748124060743760f, 0.432056543595841450f, 0.431364708963206440f,
+  0.430672620569826860f,
+  0.429980278822840570f, 0.429287684129534720f, 0.428594836897344400f,
+  0.427901737533854240f,
+  0.427208386446796370f, 0.426514784044051520f, 0.425820930733648350f,
+  0.425126826923762410f,
+  0.424432473022717420f, 0.423737869438983950f, 0.423043016581179100f,
+  0.422347914858067000f,
+  0.421652564678558380f, 0.420956966451709440f, 0.420261120586723050f,
+  0.419565027492946940f,
+  0.418868687579875110f, 0.418172101257146430f, 0.417475268934544340f,
+  0.416778191021997590f,
+  0.416080867929579320f, 0.415383300067506290f, 0.414685487846140010f,
+  0.413987431675985510f,
+  0.413289131967690960f, 0.412590589132048380f, 0.411891803579992220f,
+  0.411192775722600160f,
+  0.410493505971092520f, 0.409793994736831200f, 0.409094242431320920f,
+  0.408394249466208110f,
+  0.407694016253280170f, 0.406993543204466460f, 0.406292830731837470f,
+  0.405591879247603870f,
+  0.404890689164117750f, 0.404189260893870750f, 0.403487594849495310f,
+  0.402785691443763640f,
+  0.402083551089587040f, 0.401381174200016790f, 0.400678561188243350f,
+  0.399975712467595390f,
+  0.399272628451540930f, 0.398569309553686360f, 0.397865756187775750f,
+  0.397161968767691720f,
+  0.396457947707453960f, 0.395753693421220080f, 0.395049206323284880f,
+  0.394344486828079650f,
+  0.393639535350172880f, 0.392934352304269600f, 0.392228938105210370f,
+  0.391523293167972350f,
+  0.390817417907668610f, 0.390111312739546910f, 0.389404978078991100f,
+  0.388698414341519250f,
+  0.387991621942784910f, 0.387284601298575890f, 0.386577352824813980f,
+  0.385869876937555310f,
+  0.385162174052989970f, 0.384454244587440870f, 0.383746088957365010f,
+  0.383037707579352130f,
+  0.382329100870124510f, 0.381620269246537520f, 0.380911213125578130f,
+  0.380201932924366050f,
+  0.379492429060152740f, 0.378782701950320600f, 0.378072752012383990f,
+  0.377362579663988450f,
+  0.376652185322909620f, 0.375941569407054420f, 0.375230732334460030f,
+  0.374519674523293210f,
+  0.373808396391851370f, 0.373096898358560690f, 0.372385180841977360f,
+  0.371673244260786630f,
+  0.370961089033802040f, 0.370248715579966360f, 0.369536124318350760f,
+  0.368823315668153960f,
+  0.368110290048703050f, 0.367397047879452820f, 0.366683589579984930f,
+  0.365969915570008910f,
+  0.365256026269360380f, 0.364541922098002180f, 0.363827603476023610f,
+  0.363113070823639530f,
+  0.362398324561191310f, 0.361683365109145950f, 0.360968192888095290f,
+  0.360252808318756830f,
+  0.359537211821973180f, 0.358821403818710860f, 0.358105384730061760f,
+  0.357389154977241000f,
+  0.356672714981588260f, 0.355956065164567010f, 0.355239205947763370f,
+  0.354522137752887430f,
+  0.353804861001772160f, 0.353087376116372530f, 0.352369683518766630f,
+  0.351651783631154680f,
+  0.350933676875858360f, 0.350215363675321740f, 0.349496844452109600f,
+  0.348778119628908420f,
+  0.348059189628525780f, 0.347340054873889190f, 0.346620715788047320f,
+  0.345901172794169100f,
+  0.345181426315542610f, 0.344461476775576480f, 0.343741324597798600f,
+  0.343020970205855540f,
+  0.342300414023513690f, 0.341579656474657210f, 0.340858697983289440f,
+  0.340137538973531880f,
+  0.339416179869623410f, 0.338694621095921190f, 0.337972863076899830f,
+  0.337250906237150650f,
+  0.336528751001382350f, 0.335806397794420560f, 0.335083847041206580f,
+  0.334361099166798900f,
+  0.333638154596370920f, 0.332915013755212650f, 0.332191677068729320f,
+  0.331468144962440920f,
+  0.330744417861982890f, 0.330020496193105530f, 0.329296380381672800f,
+  0.328572070853663690f,
+  0.327847568035170960f, 0.327122872352400510f, 0.326397984231672660f,
+  0.325672904099419900f,
+  0.324947632382188430f, 0.324222169506637130f, 0.323496515899536760f,
+  0.322770671987770710f,
+  0.322044638198334620f, 0.321318414958334910f, 0.320592002694990330f,
+  0.319865401835630610f,
+  0.319138612807695900f, 0.318411636038737960f, 0.317684471956418020f,
+  0.316957120988508150f,
+  0.316229583562890490f, 0.315501860107556040f, 0.314773951050606070f,
+  0.314045856820250820f,
+  0.313317577844809070f, 0.312589114552708660f, 0.311860467372486130f,
+  0.311131636732785270f,
+  0.310402623062358880f, 0.309673426790066490f, 0.308944048344875710f,
+  0.308214488155861220f,
+  0.307484746652204160f, 0.306754824263192780f, 0.306024721418221900f,
+  0.305294438546791720f,
+  0.304563976078509050f, 0.303833334443086470f, 0.303102514070341060f,
+  0.302371515390196130f,
+  0.301640338832678880f, 0.300908984827921890f, 0.300177453806162120f,
+  0.299445746197739950f,
+  0.298713862433100390f, 0.297981802942791920f, 0.297249568157465890f,
+  0.296517158507877410f,
+  0.295784574424884370f, 0.295051816339446720f, 0.294318884682627570f,
+  0.293585779885591310f,
+  0.292852502379604810f, 0.292119052596036540f, 0.291385430966355720f,
+  0.290651637922133220f,
+  0.289917673895040860f, 0.289183539316850310f, 0.288449234619434170f,
+  0.287714760234765280f,
+  0.286980116594915570f, 0.286245304132057120f, 0.285510323278461380f,
+  0.284775174466498300f,
+  0.284039858128637360f, 0.283304374697445790f, 0.282568724605589740f,
+  0.281832908285833460f,
+  0.281096926171038320f, 0.280360778694163810f, 0.279624466288266700f,
+  0.278887989386500280f,
+  0.278151348422115090f, 0.277414543828458200f, 0.276677576038972420f,
+  0.275940445487197320f,
+  0.275203152606767370f, 0.274465697831413220f, 0.273728081594960650f,
+  0.272990304331329980f,
+  0.272252366474536660f, 0.271514268458690810f, 0.270776010717996010f,
+  0.270037593686750510f,
+  0.269299017799346230f, 0.268560283490267890f, 0.267821391194094320f,
+  0.267082341345496350f,
+  0.266343134379238180f, 0.265603770730176440f, 0.264864250833259320f,
+  0.264124575123527490f,
+  0.263384744036113390f, 0.262644758006240100f, 0.261904617469222560f,
+  0.261164322860466590f,
+  0.260423874615468010f, 0.259683273169813930f, 0.258942518959180580f,
+  0.258201612419334870f,
+  0.257460553986133210f, 0.256719344095520720f, 0.255977983183532380f,
+  0.255236471686291820f,
+  0.254494810040010790f, 0.253752998680989940f, 0.253011038045617980f,
+  0.252268928570370810f,
+  0.251526670691812780f, 0.250784264846594550f, 0.250041711471454650f,
+  0.249299011003218300f,
+  0.248556163878796620f, 0.247813170535187620f, 0.247070031409475370f,
+  0.246326746938829060f,
+  0.245583317560504000f, 0.244839743711840750f, 0.244096025830264210f,
+  0.243352164353284880f,
+  0.242608159718496890f, 0.241864012363579210f, 0.241119722726294730f,
+  0.240375291244489500f,
+  0.239630718356093560f, 0.238886004499120170f, 0.238141150111664870f,
+  0.237396155631906550f,
+  0.236651021498106460f, 0.235905748148607370f, 0.235160336021834860f,
+  0.234414785556295250f,
+  0.233669097190576820f, 0.232923271363349120f, 0.232177308513361770f,
+  0.231431209079445730f,
+  0.230684973500512310f, 0.229938602215552260f, 0.229192095663636740f,
+  0.228445454283916550f,
+  0.227698678515621170f, 0.226951768798059980f, 0.226204725570620270f,
+  0.225457549272768540f,
+  0.224710240344049570f, 0.223962799224085520f, 0.223215226352576960f,
+  0.222467522169301990f,
+  0.221719687114115240f, 0.220971721626949060f, 0.220223626147812460f,
+  0.219475401116790340f,
+  0.218727046974044600f, 0.217978564159812290f, 0.217229953114406790f,
+  0.216481214278216900f,
+  0.215732348091705940f, 0.214983354995412820f, 0.214234235429951100f,
+  0.213484989836008080f,
+  0.212735618654345870f, 0.211986122325800410f, 0.211236501291280710f,
+  0.210486755991769890f,
+  0.209736886868323370f, 0.208986894362070070f, 0.208236778914211470f,
+  0.207486540966020700f,
+  0.206736180958843660f, 0.205985699334098050f, 0.205235096533272380f,
+  0.204484372997927180f,
+  0.203733529169694010f, 0.202982565490274460f, 0.202231482401441620f,
+  0.201480280345037820f,
+  0.200728959762976140f, 0.199977521097239290f, 0.199225964789878890f,
+  0.198474291283016360f,
+  0.197722501018842030f, 0.196970594439614370f, 0.196218571987660850f,
+  0.195466434105377090f,
+  0.194714181235225990f, 0.193961813819739010f, 0.193209332301514080f,
+  0.192456737123216840f,
+  0.191704028727579940f, 0.190951207557401860f, 0.190198274055548120f,
+  0.189445228664950340f,
+  0.188692071828605260f, 0.187938803989575850f, 0.187185425590990440f,
+  0.186431937076041640f,
+  0.185678338887987790f, 0.184924631470150870f, 0.184170815265917720f,
+  0.183416890718739230f,
+  0.182662858272129360f, 0.181908718369666160f, 0.181154471454990920f,
+  0.180400117971807270f,
+  0.179645658363882100f, 0.178891093075044830f, 0.178136422549186320f,
+  0.177381647230260200f,
+  0.176626767562280960f, 0.175871783989325040f, 0.175116696955530060f,
+  0.174361506905093830f,
+  0.173606214282275410f, 0.172850819531394200f, 0.172095323096829040f,
+  0.171339725423019260f,
+  0.170584026954463700f, 0.169828228135719880f, 0.169072329411405180f,
+  0.168316331226194910f,
+  0.167560234024823590f, 0.166804038252083870f, 0.166047744352825850f,
+  0.165291352771957970f,
+  0.164534863954446110f, 0.163778278345312690f, 0.163021596389637810f,
+  0.162264818532558110f,
+  0.161507945219266150f, 0.160750976895011390f, 0.159993914005098350f,
+  0.159236756994887850f,
+  0.158479506309796100f, 0.157722162395293690f, 0.156964725696906750f,
+  0.156207196660216040f,
+  0.155449575730855880f, 0.154691863354515400f, 0.153934059976937460f,
+  0.153176166043917870f,
+  0.152418182001306500f, 0.151660108295005400f, 0.150901945370970040f,
+  0.150143693675208330f,
+  0.149385353653779810f, 0.148626925752796540f, 0.147868410418422360f,
+  0.147109808096871850f,
+  0.146351119234411440f, 0.145592344277358450f, 0.144833483672080240f,
+  0.144074537864995330f,
+  0.143315507302571590f, 0.142556392431327340f, 0.141797193697830530f,
+  0.141037911548697770f,
+  0.140278546430595420f, 0.139519098790238600f, 0.138759569074390380f,
+  0.137999957729862760f,
+  0.137240265203515700f, 0.136480491942256310f, 0.135720638393040080f,
+  0.134960705002868830f,
+  0.134200692218792020f, 0.133440600487905820f, 0.132680430257352130f,
+  0.131920181974319760f,
+  0.131159856086043410f, 0.130399453039802740f, 0.129638973282923540f,
+  0.128878417262776660f,
+  0.128117785426777150f, 0.127357078222385570f, 0.126596296097105960f,
+  0.125835439498487020f,
+  0.125074508874121300f, 0.124313504671644300f, 0.123552427338735370f,
+  0.122791277323116900f,
+  0.122030055072553410f, 0.121268761034852550f, 0.120507395657864240f,
+  0.119745959389479630f,
+  0.118984452677632520f, 0.118222875970297250f, 0.117461229715489990f,
+  0.116699514361267840f,
+  0.115937730355727850f, 0.115175878147008180f, 0.114413958183287050f,
+  0.113651970912781920f,
+  0.112889916783750470f, 0.112127796244489750f, 0.111365609743335190f,
+  0.110603357728661910f,
+  0.109841040648882680f, 0.109078658952449240f, 0.108316213087851300f,
+  0.107553703503615710f,
+  0.106791130648307380f, 0.106028494970528530f, 0.105265796918917650f,
+  0.104503036942150550f,
+  0.103740215488939480f, 0.102977333008032250f, 0.102214389948213370f,
+  0.101451386758302160f,
+  0.100688323887153970f, 0.099925201783659226f, 0.099162020896742573f,
+  0.098398781675363881f,
+  0.097635484568517339f, 0.096872130025230527f, 0.096108718494565468f,
+  0.095345250425617742f,
+  0.094581726267515473f, 0.093818146469420494f, 0.093054511480527333f,
+  0.092290821750062355f,
+  0.091527077727284981f, 0.090763279861485704f, 0.089999428601987341f,
+  0.089235524398144139f,
+  0.088471567699340822f, 0.087707558954993645f, 0.086943498614549489f,
+  0.086179387127484922f,
+  0.085415224943307277f, 0.084651012511553700f, 0.083886750281790226f,
+  0.083122438703613077f,
+  0.082358078226646619f, 0.081593669300544638f, 0.080829212374989468f,
+  0.080064707899690932f,
+  0.079300156324387569f, 0.078535558098845590f, 0.077770913672857989f,
+  0.077006223496245585f,
+  0.076241488018856149f, 0.075476707690563416f, 0.074711882961268378f,
+  0.073947014280897269f,
+  0.073182102099402888f, 0.072417146866763538f, 0.071652149032982254f,
+  0.070887109048087787f,
+  0.070122027362133646f, 0.069356904425197236f, 0.068591740687380900f,
+  0.067826536598810966f,
+  0.067061292609636836f, 0.066296009170032283f, 0.065530686730193397f,
+  0.064765325740339871f,
+  0.063999926650714078f, 0.063234489911580136f, 0.062469015973224969f,
+  0.061703505285957416f,
+  0.060937958300107238f, 0.060172375466026218f, 0.059406757234087247f,
+  0.058641104054683348f,
+  0.057875416378229017f, 0.057109694655158132f, 0.056343939335925283f,
+  0.055578150871004817f,
+  0.054812329710889909f, 0.054046476306093640f, 0.053280591107148056f,
+  0.052514674564603257f,
+  0.051748727129028414f, 0.050982749251010900f, 0.050216741381155325f,
+  0.049450703970084824f,
+  0.048684637468439020f, 0.047918542326875327f, 0.047152418996068000f,
+  0.046386267926707213f,
+  0.045620089569500123f, 0.044853884375169933f, 0.044087652794454979f,
+  0.043321395278109784f,
+  0.042555112276904117f, 0.041788804241622082f, 0.041022471623063397f,
+  0.040256114872041358f,
+  0.039489734439384118f, 0.038723330775933762f, 0.037956904332545366f,
+  0.037190455560088091f,
+  0.036423984909444228f, 0.035657492831508264f, 0.034890979777187955f,
+  0.034124446197403423f,
+  0.033357892543086159f, 0.032591319265180385f, 0.031824726814640963f,
+  0.031058115642434700f,
+  0.030291486199539423f, 0.029524838936943035f, 0.028758174305644590f,
+  0.027991492756653365f,
+  0.027224794740987910f, 0.026458080709677145f, 0.025691351113759395f,
+  0.024924606404281485f,
+  0.024157847032300020f, 0.023391073448879338f, 0.022624286105092803f,
+  0.021857485452021874f,
+  0.021090671940755180f, 0.020323846022389572f, 0.019557008148029204f,
+  0.018790158768784596f,
+  0.018023298335773701f, 0.017256427300120978f, 0.016489546112956454f,
+  0.015722655225417017f,
+  0.014955755088644378f, 0.014188846153786343f, 0.013421928871995907f,
+  0.012655003694430301f,
+  0.011888071072252072f, 0.011121131456628141f, 0.010354185298728884f,
+  0.009587233049729183f,
+  0.008820275160807512f, 0.008053312083144991f, 0.007286344267926684f,
+  0.006519372166339549f,
+  0.005752396229573737f, 0.004985416908821652f, 0.004218434655277024f,
+  0.003451449920135975f,
+  0.002684463154596083f, 0.001917474809855460f, 0.001150485337113809f,
+  0.000383495187571497f
+};
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_F32_8192)
+    const float32_t Weights_8192[16384] = {
+  1.000000000000000000f, -0.000000000000000000f, 0.999999981616429330f,
+    -0.000191747597310703f,
+  0.999999926465717890f, -0.000383495187571396f, 0.999999834547867670f,
+    -0.000575242763732066f,
+  0.999999705862882230f, -0.000766990318742704f, 0.999999540410766110f,
+    -0.000958737845553301f,
+  0.999999338191525530f, -0.001150485337113849f, 0.999999099205167830f,
+    -0.001342232786374338f,
+  0.999998823451701880f, -0.001533980186284766f, 0.999998510931137790f,
+    -0.001725727529795126f,
+  0.999998161643486980f, -0.001917474809855419f, 0.999997775588762350f,
+    -0.002109222019415644f,
+  0.999997352766978210f, -0.002300969151425805f, 0.999996893178149880f,
+    -0.002492716198835908f,
+  0.999996396822294350f, -0.002684463154595962f, 0.999995863699429940f,
+    -0.002876210011655979f,
+  0.999995293809576190f, -0.003067956762965976f, 0.999994687152754080f,
+    -0.003259703401475973f,
+  0.999994043728985820f, -0.003451449920135994f, 0.999993363538295150f,
+    -0.003643196311896068f,
+  0.999992646580707190f, -0.003834942569706228f, 0.999991892856248010f,
+    -0.004026688686516512f,
+  0.999991102364945590f, -0.004218434655276963f, 0.999990275106828920f,
+    -0.004410180468937631f,
+  0.999989411081928400f, -0.004601926120448571f, 0.999988510290275690f,
+    -0.004793671602759841f,
+  0.999987572731904080f, -0.004985416908821511f, 0.999986598406848000f,
+    -0.005177162031583651f,
+  0.999985587315143200f, -0.005368906963996343f, 0.999984539456826970f,
+    -0.005560651699009674f,
+  0.999983454831937730f, -0.005752396229573736f, 0.999982333440515350f,
+    -0.005944140548638633f,
+  0.999981175282601110f, -0.006135884649154475f, 0.999979980358237650f,
+    -0.006327628524071378f,
+  0.999978748667468830f, -0.006519372166339468f, 0.999977480210339940f,
+    -0.006711115568908879f,
+  0.999976174986897610f, -0.006902858724729756f, 0.999974832997189810f,
+    -0.007094601626752250f,
+  0.999973454241265940f, -0.007286344267926521f, 0.999972038719176730f,
+    -0.007478086641202744f,
+  0.999970586430974140f, -0.007669828739531097f, 0.999969097376711580f,
+    -0.007861570555861772f,
+  0.999967571556443780f, -0.008053312083144972f, 0.999966008970226920f,
+    -0.008245053314330906f,
+  0.999964409618118280f, -0.008436794242369799f, 0.999962773500176930f,
+    -0.008628534860211886f,
+  0.999961100616462820f, -0.008820275160807412f, 0.999959390967037450f,
+    -0.009012015137106633f,
+  0.999957644551963900f, -0.009203754782059819f, 0.999955861371306100f,
+    -0.009395494088617252f,
+  0.999954041425129780f, -0.009587233049729225f, 0.999952184713501780f,
+    -0.009778971658346044f,
+  0.999950291236490480f, -0.009970709907418031f, 0.999948360994165400f,
+    -0.010162447789895513f,
+  0.999946393986597460f, -0.010354185298728842f, 0.999944390213859060f,
+    -0.010545922426868378f,
+  0.999942349676023910f, -0.010737659167264491f, 0.999940272373166960f,
+    -0.010929395512867571f,
+  0.999938158305364590f, -0.011121131456628021f, 0.999936007472694620f,
+    -0.011312866991496258f,
+  0.999933819875236000f, -0.011504602110422714f, 0.999931595513069200f,
+    -0.011696336806357838f,
+  0.999929334386276070f, -0.011888071072252092f, 0.999927036494939640f,
+    -0.012079804901055957f,
+  0.999924701839144500f, -0.012271538285719925f, 0.999922330418976490f,
+    -0.012463271219194511f,
+  0.999919922234522750f, -0.012655003694430242f, 0.999917477285871770f,
+    -0.012846735704377662f,
+  0.999914995573113470f, -0.013038467241987334f, 0.999912477096339240f,
+    -0.013230198300209835f,
+  0.999909921855641540f, -0.013421928871995765f, 0.999907329851114300f,
+    -0.013613658950295740f,
+  0.999904701082852900f, -0.013805388528060391f, 0.999902035550953920f,
+    -0.013997117598240367f,
+  0.999899333255515390f, -0.014188846153786345f, 0.999896594196636680f,
+    -0.014380574187649006f,
+  0.999893818374418490f, -0.014572301692779064f, 0.999891005788962950f,
+    -0.014764028662127246f,
+  0.999888156440373320f, -0.014955755088644296f, 0.999885270328754520f,
+    -0.015147480965280987f,
+  0.999882347454212560f, -0.015339206284988100f, 0.999879387816854930f,
+    -0.015530931040716447f,
+  0.999876391416790410f, -0.015722655225416857f, 0.999873358254129260f,
+    -0.015914378832040183f,
+  0.999870288328982950f, -0.016106101853537287f, 0.999867181641464380f,
+    -0.016297824282859065f,
+  0.999864038191687680f, -0.016489546112956437f, 0.999860857979768540f,
+    -0.016681267336780332f,
+  0.999857641005823860f, -0.016872987947281710f, 0.999854387269971890f,
+    -0.017064707937411563f,
+  0.999851096772332190f, -0.017256427300120877f, 0.999847769513025900f,
+    -0.017448146028360693f,
+  0.999844405492175240f, -0.017639864115082053f, 0.999841004709904000f,
+    -0.017831581553236039f,
+  0.999837567166337090f, -0.018023298335773746f, 0.999834092861600960f,
+    -0.018215014455646290f,
+  0.999830581795823400f, -0.018406729905804820f, 0.999827033969133420f,
+    -0.018598444679200511f,
+  0.999823449381661570f, -0.018790158768784555f, 0.999819828033539420f,
+    -0.018981872167508178f,
+  0.999816169924900410f, -0.019173584868322623f, 0.999812475055878780f,
+    -0.019365296864179156f,
+  0.999808743426610520f, -0.019557008148029083f, 0.999804975037232870f,
+    -0.019748718712823729f,
+  0.999801169887884260f, -0.019940428551514441f, 0.999797327978704690f,
+    -0.020132137657052594f,
+  0.999793449309835270f, -0.020323846022389593f, 0.999789533881418780f,
+    -0.020515553640476875f,
+  0.999785581693599210f, -0.020707260504265895f, 0.999781592746521670f,
+    -0.020898966606708137f,
+  0.999777567040332940f, -0.021090671940755121f, 0.999773504575180990f,
+    -0.021282376499358387f,
+  0.999769405351215280f, -0.021474080275469508f, 0.999765269368586450f,
+    -0.021665783262040078f,
+  0.999761096627446610f, -0.021857485452021735f, 0.999756887127949080f,
+    -0.022049186838366135f,
+  0.999752640870248840f, -0.022240887414024961f, 0.999748357854501780f,
+    -0.022432587171949934f,
+  0.999744038080865430f, -0.022624286105092803f, 0.999739681549498660f,
+    -0.022815984206405345f,
+  0.999735288260561680f, -0.023007681468839369f, 0.999730858214216030f,
+    -0.023199377885346720f,
+  0.999726391410624470f, -0.023391073448879258f, 0.999721887849951310f,
+    -0.023582768152388894f,
+  0.999717347532362190f, -0.023774461988827555f, 0.999712770458023870f,
+    -0.023966154951147210f,
+  0.999708156627104880f, -0.024157847032299864f, 0.999703506039774650f,
+    -0.024349538225237534f,
+  0.999698818696204250f, -0.024541228522912288f, 0.999694094596566000f,
+    -0.024732917918276223f,
+  0.999689333741033640f, -0.024924606404281468f, 0.999684536129782140f,
+    -0.025116293973880186f,
+  0.999679701762987930f, -0.025307980620024571f, 0.999674830640828740f,
+    -0.025499666335666853f,
+  0.999669922763483760f, -0.025691351113759295f, 0.999664978131133310f,
+    -0.025883034947254198f,
+  0.999659996743959220f, -0.026074717829103901f, 0.999654978602144690f,
+    -0.026266399752260760f,
+  0.999649923705874240f, -0.026458080709677187f, 0.999644832055333610f,
+    -0.026649760694305618f,
+  0.999639703650710200f, -0.026841439699098531f, 0.999634538492192300f,
+    -0.027033117717008431f,
+  0.999629336579970110f, -0.027224794740987875f, 0.999624097914234570f,
+    -0.027416470763989436f,
+  0.999618822495178640f, -0.027608145778965740f, 0.999613510322995950f,
+    -0.027799819778869445f,
+  0.999608161397882110f, -0.027991492756653243f, 0.999602775720033530f,
+    -0.028183164705269874f,
+  0.999597353289648380f, -0.028374835617672099f, 0.999591894106925950f,
+    -0.028566505486812728f,
+  0.999586398172067070f, -0.028758174305644615f, 0.999580865485273700f,
+    -0.028949842067120635f,
+  0.999575296046749220f, -0.029141508764193722f, 0.999569689856698580f,
+    -0.029333174389816835f,
+  0.999564046915327740f, -0.029524838936942976f, 0.999558367222844300f,
+    -0.029716502398525191f,
+  0.999552650779456990f, -0.029908164767516555f, 0.999546897585375960f,
+    -0.030099826036870198f,
+  0.999541107640812940f, -0.030291486199539284f, 0.999535280945980540f,
+    -0.030483145248477009f,
+  0.999529417501093140f, -0.030674803176636626f, 0.999523517306366350f,
+    -0.030866459976971412f,
+  0.999517580362016990f, -0.031058115642434700f, 0.999511606668263440f,
+    -0.031249770165979861f,
+  0.999505596225325310f, -0.031441423540560301f, 0.999499549033423640f,
+    -0.031633075759129478f,
+  0.999493465092780590f, -0.031824726814640887f, 0.999487344403620080f,
+    -0.032016376700048060f,
+  0.999481186966166950f, -0.032208025408304586f, 0.999474992780647780f,
+    -0.032399672932364086f,
+  0.999468761847290050f, -0.032591319265180226f, 0.999462494166323160f,
+    -0.032782964399706724f,
+  0.999456189737977340f, -0.032974608328897335f, 0.999449848562484530f,
+    -0.033166251045705857f,
+  0.999443470640077770f, -0.033357892543086139f, 0.999437055970991530f,
+    -0.033549532813992068f,
+  0.999430604555461730f, -0.033741171851377580f, 0.999424116393725640f,
+    -0.033932809648196664f,
+  0.999417591486021720f, -0.034124446197403326f, 0.999411029832589780f,
+    -0.034316081491951651f,
+  0.999404431433671300f, -0.034507715524795750f, 0.999397796289508640f,
+    -0.034699348288889799f,
+  0.999391124400346050f, -0.034890979777188004f, 0.999384415766428560f,
+    -0.035082609982644619f,
+  0.999377670388002850f, -0.035274238898213947f, 0.999370888265317170f,
+    -0.035465866516850353f,
+  0.999364069398620550f, -0.035657492831508222f, 0.999357213788164000f,
+    -0.035849117835142018f,
+  0.999350321434199440f, -0.036040741520706229f, 0.999343392336980220f,
+    -0.036232363881155395f,
+  0.999336426496761240f, -0.036423984909444110f, 0.999329423913798420f,
+    -0.036615604598527030f,
+  0.999322384588349540f, -0.036807222941358832f, 0.999315308520673070f,
+    -0.036998839930894263f,
+  0.999308195711029470f, -0.037190455560088119f, 0.999301046159680070f,
+    -0.037382069821895229f,
+  0.999293859866887790f, -0.037573682709270494f, 0.999286636832916740f,
+    -0.037765294215168860f,
+  0.999279377058032710f, -0.037956904332545310f, 0.999272080542502610f,
+    -0.038148513054354891f,
+  0.999264747286594420f, -0.038340120373552694f, 0.999257377290578060f,
+    -0.038531726283093870f,
+  0.999249970554724420f, -0.038723330775933623f, 0.999242527079305830f,
+    -0.038914933845027193f,
+  0.999235046864595850f, -0.039106535483329888f, 0.999227529910869610f,
+    -0.039298135683797059f,
+  0.999219976218403530f, -0.039489734439384118f, 0.999212385787475290f,
+    -0.039681331743046527f,
+  0.999204758618363890f, -0.039872927587739811f, 0.999197094711349880f,
+    -0.040064521966419520f,
+  0.999189394066714920f, -0.040256114872041282f, 0.999181656684742350f,
+    -0.040447706297560782f,
+  0.999173882565716380f, -0.040639296235933736f, 0.999166071709923000f,
+    -0.040830884680115948f,
+  0.999158224117649430f, -0.041022471623063238f, 0.999150339789184110f,
+    -0.041214057057731519f,
+  0.999142418724816910f, -0.041405640977076739f, 0.999134460924839150f,
+    -0.041597223374054894f,
+  0.999126466389543390f, -0.041788804241622061f, 0.999118435119223490f,
+    -0.041980383572734356f,
+  0.999110367114174890f, -0.042171961360347947f, 0.999102262374694130f,
+    -0.042363537597419072f,
+  0.999094120901079070f, -0.042555112276904020f, 0.999085942693629270f,
+    -0.042746685391759132f,
+  0.999077727752645360f, -0.042938256934940820f, 0.999069476078429330f,
+    -0.043129826899405546f,
+  0.999061187671284600f, -0.043321395278109825f, 0.999052862531515930f,
+    -0.043512962064010237f,
+  0.999044500659429290f, -0.043704527250063421f, 0.999036102055332330f,
+    -0.043896090829226068f,
+  0.999027666719533690f, -0.044087652794454944f, 0.999019194652343460f,
+    -0.044279213138706849f,
+  0.999010685854073380f, -0.044470771854938668f, 0.999002140325035980f,
+    -0.044662328936107325f,
+  0.998993558065545680f, -0.044853884375169815f, 0.998984939075918010f,
+    -0.045045438165083197f,
+  0.998976283356469820f, -0.045236990298804590f, 0.998967590907519300f,
+    -0.045428540769291155f,
+  0.998958861729386080f, -0.045620089569500144f, 0.998950095822391250f,
+    -0.045811636692388844f,
+  0.998941293186856870f, -0.046003182130914623f, 0.998932453823106690f,
+    -0.046194725878034908f,
+  0.998923577731465780f, -0.046386267926707157f, 0.998914664912260440f,
+    -0.046577808269888943f,
+  0.998905715365818290f, -0.046769346900537863f, 0.998896729092468410f,
+    -0.046960883811611592f,
+  0.998887706092541290f, -0.047152418996067869f, 0.998878646366368690f,
+    -0.047343952446864478f,
+  0.998869549914283560f, -0.047535484156959303f, 0.998860416736620520f,
+    -0.047727014119310254f,
+  0.998851246833715180f, -0.047918542326875327f, 0.998842040205904840f,
+    -0.048110068772612591f,
+  0.998832796853527990f, -0.048301593449480144f, 0.998823516776924490f,
+    -0.048493116350436176f,
+  0.998814199976435390f, -0.048684637468438943f, 0.998804846452403420f,
+    -0.048876156796446760f,
+  0.998795456205172410f, -0.049067674327418015f, 0.998786029235087640f,
+    -0.049259190054311140f,
+  0.998776565542495610f, -0.049450703970084664f, 0.998767065127744380f,
+    -0.049642216067697156f,
+  0.998757527991183340f, -0.049833726340107277f, 0.998747954133162860f,
+    -0.050025234780273729f,
+  0.998738343554035230f, -0.050216741381155311f, 0.998728696254153720f,
+    -0.050408246135710856f,
+  0.998719012233872940f, -0.050599749036899282f, 0.998709291493549030f,
+    -0.050791250077679581f,
+  0.998699534033539280f, -0.050982749251010803f, 0.998689739854202620f,
+    -0.051174246549852080f,
+  0.998679908955899090f, -0.051365741967162593f, 0.998670041338990070f,
+    -0.051557235495901611f,
+  0.998660137003838490f, -0.051748727129028456f, 0.998650195950808280f,
+    -0.051940216859502536f,
+  0.998640218180265270f, -0.052131704680283324f, 0.998630203692576050f,
+    -0.052323190584330347f,
+  0.998620152488108870f, -0.052514674564603223f, 0.998610064567233340f,
+    -0.052706156614061632f,
+  0.998599939930320370f, -0.052897636725665324f, 0.998589778577742230f,
+    -0.053089114892374133f,
+  0.998579580509872500f, -0.053280591107147945f, 0.998569345727086110f,
+    -0.053472065362946727f,
+  0.998559074229759310f, -0.053663537652730520f, 0.998548766018269920f,
+    -0.053855007969459440f,
+  0.998538421092996730f, -0.054046476306093660f, 0.998528039454320230f,
+    -0.054237942655593452f,
+  0.998517621102622210f, -0.054429407010919133f, 0.998507166038285490f,
+    -0.054620869365031105f,
+  0.998496674261694640f, -0.054812329710889854f, 0.998486145773235360f,
+    -0.055003788041455920f,
+  0.998475580573294770f, -0.055195244349689934f, 0.998464978662261250f,
+    -0.055386698628552597f,
+  0.998454340040524800f, -0.055578150871004678f, 0.998443664708476340f,
+    -0.055769601070007030f,
+  0.998432952666508440f, -0.055961049218520569f, 0.998422203915015020f,
+    -0.056152495309506292f,
+  0.998411418454391300f, -0.056343939335925290f, 0.998400596285033640f,
+    -0.056535381290738700f,
+  0.998389737407340160f, -0.056726821166907748f, 0.998378841821709990f,
+    -0.056918258957393740f,
+  0.998367909528543820f, -0.057109694655158062f, 0.998356940528243420f,
+    -0.057301128253162158f,
+  0.998345934821212370f, -0.057492559744367566f, 0.998334892407855000f,
+    -0.057683989121735904f,
+  0.998323813288577560f, -0.057875416378228857f, 0.998312697463787260f,
+    -0.058066841506808194f,
+  0.998301544933892890f, -0.058258264500435752f, 0.998290355699304350f,
+    -0.058449685352073476f,
+  0.998279129760433200f, -0.058641104054683341f, 0.998267867117692110f,
+    -0.058832520601227435f,
+  0.998256567771495180f, -0.059023934984667931f, 0.998245231722257880f,
+    -0.059215347197967061f,
+  0.998233858970396850f, -0.059406757234087150f, 0.998222449516330550f,
+    -0.059598165085990591f,
+  0.998211003360478190f, -0.059789570746639868f, 0.998199520503260660f,
+    -0.059980974208997548f,
+  0.998188000945100300f, -0.060172375466026259f, 0.998176444686420530f,
+    -0.060363774510688743f,
+  0.998164851727646240f, -0.060555171335947788f, 0.998153222069203760f,
+    -0.060746565934766288f,
+  0.998141555711520520f, -0.060937958300107203f, 0.998129852655025630f,
+    -0.061129348424933588f,
+  0.998118112900149180f, -0.061320736302208578f, 0.998106336447323050f,
+    -0.061512121924895378f,
+  0.998094523296980010f, -0.061703505285957298f, 0.998082673449554590f,
+    -0.061894886378357716f,
+  0.998070786905482340f, -0.062086265195060088f, 0.998058863665200250f,
+    -0.062277641729027972f,
+  0.998046903729146840f, -0.062469015973224996f, 0.998034907097761770f,
+    -0.062660387920614874f,
+  0.998022873771486240f, -0.062851757564161406f, 0.998010803750762450f,
+    -0.063043124896828492f,
+  0.997998697036034390f, -0.063234489911580066f, 0.997986553627747020f,
+    -0.063425852601380228f,
+  0.997974373526346990f, -0.063617212959193106f, 0.997962156732281950f,
+    -0.063808570977982898f,
+  0.997949903246001190f, -0.063999926650713940f, 0.997937613067955250f,
+    -0.064191279970350637f,
+  0.997925286198596000f, -0.064382630929857465f, 0.997912922638376610f,
+    -0.064573979522198982f,
+  0.997900522387751620f, -0.064765325740339885f, 0.997888085447177110f,
+    -0.064956669577244872f,
+  0.997875611817110150f, -0.065148011025878833f, 0.997863101498009500f,
+    -0.065339350079206632f,
+  0.997850554490335110f, -0.065530686730193327f, 0.997837970794548280f,
+    -0.065722020971803990f,
+  0.997825350411111640f, -0.065913352797003805f, 0.997812693340489280f,
+    -0.066104682198758077f,
+  0.997799999583146470f, -0.066296009170032130f, 0.997787269139549960f,
+    -0.066487333703791451f,
+  0.997774502010167820f, -0.066678655793001557f, 0.997761698195469560f,
+    -0.066869975430628115f,
+  0.997748857695925690f, -0.067061292609636822f, 0.997735980512008620f,
+    -0.067252607322993499f,
+  0.997723066644191640f, -0.067443919563664051f, 0.997710116092949570f,
+    -0.067635229324614479f,
+  0.997697128858758500f, -0.067826536598810869f, 0.997684104942096030f,
+    -0.068017841379219388f,
+  0.997671044343441000f, -0.068209143658806329f, 0.997657947063273710f,
+    -0.068400443430538013f,
+  0.997644813102075420f, -0.068591740687380942f, 0.997631642460329320f,
+    -0.068783035422301630f,
+  0.997618435138519550f, -0.068974327628266746f, 0.997605191137131640f,
+    -0.069165617298242985f,
+  0.997591910456652630f, -0.069356904425197208f, 0.997578593097570800f,
+    -0.069548189002096306f,
+  0.997565239060375750f, -0.069739471021907307f, 0.997551848345558430f,
+    -0.069930750477597309f,
+  0.997538420953611340f, -0.070122027362133521f, 0.997524956885027960f,
+    -0.070313301668483250f,
+  0.997511456140303450f, -0.070504573389613856f, 0.997497918719934210f,
+    -0.070695842518492855f,
+  0.997484344624417930f, -0.070887109048087801f, 0.997470733854253670f,
+    -0.071078372971366405f,
+  0.997457086409941910f, -0.071269634281296401f, 0.997443402291984360f,
+    -0.071460892970845680f,
+  0.997429681500884180f, -0.071652149032982212f, 0.997415924037145960f,
+    -0.071843402460674027f,
+  0.997402129901275300f, -0.072034653246889332f, 0.997388299093779460f,
+    -0.072225901384596322f,
+  0.997374431615167150f, -0.072417146866763413f, 0.997360527465947940f,
+    -0.072608389686358993f,
+  0.997346586646633230f, -0.072799629836351673f, 0.997332609157735470f,
+    -0.072990867309710036f,
+  0.997318594999768600f, -0.073182102099402888f, 0.997304544173247990f,
+    -0.073373334198399032f,
+  0.997290456678690210f, -0.073564563599667426f, 0.997276332516613180f,
+    -0.073755790296177098f,
+  0.997262171687536170f, -0.073947014280897200f, 0.997247974191979860f,
+    -0.074138235546796979f,
+  0.997233740030466280f, -0.074329454086845756f, 0.997219469203518670f,
+    -0.074520669894013000f,
+  0.997205161711661850f, -0.074711882961268211f, 0.997190817555421940f,
+    -0.074903093281581082f,
+  0.997176436735326190f, -0.075094300847921305f, 0.997162019251903290f,
+    -0.075285505653258769f,
+  0.997147565105683480f, -0.075476707690563388f, 0.997133074297198110f,
+    -0.075667906952805231f,
+  0.997118546826979980f, -0.075859103432954447f, 0.997103982695563330f,
+    -0.076050297123981259f,
+  0.997089381903483400f, -0.076241488018856066f, 0.997074744451277310f,
+    -0.076432676110549283f,
+  0.997060070339482960f, -0.076623861392031492f, 0.997045359568640040f,
+    -0.076815043856273343f,
+  0.997030612139289450f, -0.077006223496245640f, 0.997015828051973310f,
+    -0.077197400304919200f,
+  0.997001007307235290f, -0.077388574275265049f, 0.996986149905620180f,
+    -0.077579745400254224f,
+  0.996971255847674320f, -0.077770913672857947f, 0.996956325133945280f,
+    -0.077962079086047492f,
+  0.996941357764982160f, -0.078153241632794232f, 0.996926353741335090f,
+    -0.078344401306069705f,
+  0.996911313063555740f, -0.078535558098845479f, 0.996896235732197210f,
+    -0.078726712004093299f,
+  0.996881121747813850f, -0.078917863014784942f, 0.996865971110961310f,
+    -0.079109011123892375f,
+  0.996850783822196610f, -0.079300156324387597f, 0.996835559882078170f,
+    -0.079491298609242769f,
+  0.996820299291165670f, -0.079682437971430126f, 0.996805002050020430f,
+    -0.079873574403921996f,
+  0.996789668159204560f, -0.080064707899690890f, 0.996774297619282050f,
+    -0.080255838451709319f,
+  0.996758890430818000f, -0.080446966052950014f, 0.996743446594378860f,
+    -0.080638090696385709f,
+  0.996727966110532490f, -0.080829212374989329f, 0.996712448979848010f,
+    -0.081020331081733857f,
+  0.996696895202896060f, -0.081211446809592441f, 0.996681304780248300f,
+    -0.081402559551538245f,
+  0.996665677712478160f, -0.081593669300544652f, 0.996650014000160070f,
+    -0.081784776049585076f,
+  0.996634313643869900f, -0.081975879791633066f, 0.996618576644185070f,
+    -0.082166980519662314f,
+  0.996602803001684130f, -0.082358078226646536f, 0.996586992716946950f,
+    -0.082549172905559673f,
+  0.996571145790554840f, -0.082740264549375692f, 0.996555262223090540f,
+    -0.082931353151068699f,
+  0.996539342015137940f, -0.083122438703612911f, 0.996523385167282450f,
+    -0.083313521199982685f,
+  0.996507391680110820f, -0.083504600633152432f, 0.996491361554210920f,
+    -0.083695676996096716f,
+  0.996475294790172160f, -0.083886750281790226f, 0.996459191388585410f,
+    -0.084077820483207694f,
+  0.996443051350042630f, -0.084268887593324071f, 0.996426874675137240f,
+    -0.084459951605114325f,
+  0.996410661364464100f, -0.084651012511553617f, 0.996394411418619290f,
+    -0.084842070305617134f,
+  0.996378124838200210f, -0.085033124980280275f, 0.996361801623805720f,
+    -0.085224176528518478f,
+  0.996345441776035900f, -0.085415224943307333f, 0.996329045295492380f,
+    -0.085606270217622529f,
+  0.996312612182778000f, -0.085797312344439894f, 0.996296142438496850f,
+    -0.085988351316735337f,
+  0.996279636063254650f, -0.086179387127484894f, 0.996263093057658140f,
+    -0.086370419769664752f,
+  0.996246513422315520f, -0.086561449236251170f, 0.996229897157836500f,
+    -0.086752475520220543f,
+  0.996213244264832040f, -0.086943498614549378f, 0.996196554743914220f,
+    -0.087134518512214307f,
+  0.996179828595696980f, -0.087325535206192059f, 0.996163065820794950f,
+    -0.087516548689459531f,
+  0.996146266419824620f, -0.087707558954993659f, 0.996129430393403740f,
+    -0.087898565995771588f,
+  0.996112557742151130f, -0.088089569804770507f, 0.996095648466687300f,
+    -0.088280570374967740f,
+  0.996078702567633980f, -0.088471567699340767f, 0.996061720045614000f,
+    -0.088662561770867149f,
+  0.996044700901251970f, -0.088853552582524600f, 0.996027645135173610f,
+    -0.089044540127290892f,
+  0.996010552748005870f, -0.089235524398144014f, 0.995993423740377360f,
+    -0.089426505388061961f,
+  0.995976258112917790f, -0.089617483090022959f, 0.995959055866258320f,
+    -0.089808457497005278f,
+  0.995941817001031350f, -0.089999428601987341f, 0.995924541517870800f,
+    -0.090190396397947695f,
+  0.995907229417411720f, -0.090381360877864983f, 0.995889880700290720f,
+    -0.090572322034717989f,
+  0.995872495367145730f, -0.090763279861485621f, 0.995855073418615790f,
+    -0.090954234351146926f,
+  0.995837614855341610f, -0.091145185496681005f, 0.995820119677964910f,
+    -0.091336133291067184f,
+  0.995802587887129160f, -0.091527077727284828f, 0.995785019483478750f,
+    -0.091718018798313455f,
+  0.995767414467659820f, -0.091908956497132724f, 0.995749772840319510f,
+    -0.092099890816722388f,
+  0.995732094602106430f, -0.092290821750062355f, 0.995714379753670610f,
+    -0.092481749290132600f,
+  0.995696628295663520f, -0.092672673429913310f, 0.995678840228737540f,
+    -0.092863594162384724f,
+  0.995661015553546910f, -0.093054511480527249f, 0.995643154270746900f,
+    -0.093245425377321375f,
+  0.995625256380994310f, -0.093436335845747787f, 0.995607321884947050f,
+    -0.093627242878787195f,
+  0.995589350783264600f, -0.093818146469420549f, 0.995571343076607770f,
+    -0.094009046610628838f,
+  0.995553298765638470f, -0.094199943295393204f, 0.995535217851020390f,
+    -0.094390836516694943f,
+  0.995517100333418110f, -0.094581726267515445f, 0.995498946213497770f,
+    -0.094772612540836243f,
+  0.995480755491926940f, -0.094963495329638992f, 0.995462528169374420f,
+    -0.095154374626905486f,
+  0.995444264246510340f, -0.095345250425617617f, 0.995425963724006160f,
+    -0.095536122718757471f,
+  0.995407626602534900f, -0.095726991499307162f, 0.995389252882770690f,
+    -0.095917856760249040f,
+  0.995370842565388990f, -0.096108718494565509f, 0.995352395651066810f,
+    -0.096299576695239128f,
+  0.995333912140482280f, -0.096490431355252593f, 0.995315392034315070f,
+    -0.096681282467588725f,
+  0.995296835333246090f, -0.096872130025230471f, 0.995278242037957670f,
+    -0.097062974021160917f,
+  0.995259612149133390f, -0.097253814448363271f, 0.995240945667458130f,
+    -0.097444651299820870f,
+  0.995222242593618360f, -0.097635484568517200f, 0.995203502928301510f,
+    -0.097826314247435861f,
+  0.995184726672196930f, -0.098017140329560604f, 0.995165913825994620f,
+    -0.098207962807875276f,
+  0.995147064390386470f, -0.098398781675363881f, 0.995128178366065490f,
+    -0.098589596925010584f,
+  0.995109255753726110f, -0.098780408549799623f, 0.995090296554064000f,
+    -0.098971216542715429f,
+  0.995071300767776170f, -0.099162020896742503f, 0.995052268395561050f,
+    -0.099352821604865540f,
+  0.995033199438118630f, -0.099543618660069319f, 0.995014093896149700f,
+    -0.099734412055338825f,
+  0.994994951770357020f, -0.099925201783659073f, 0.994975773061444140f,
+    -0.100115987838015310f,
+  0.994956557770116380f, -0.100306770211392860f, 0.994937305897080070f,
+    -0.100497548896777200f,
+  0.994918017443043200f, -0.100688323887153960f, 0.994898692408714870f,
+    -0.100879095175508860f,
+  0.994879330794805620f, -0.101069862754827820f, 0.994859932602027320f,
+    -0.101260626618096830f,
+  0.994840497831093180f, -0.101451386758302080f, 0.994821026482717860f,
+    -0.101642143168429830f,
+  0.994801518557617110f, -0.101832895841466530f, 0.994781974056508260f,
+    -0.102023644770398740f,
+  0.994762392980109930f, -0.102214389948213210f, 0.994742775329142010f,
+    -0.102405131367896720f,
+  0.994723121104325700f, -0.102595869022436280f, 0.994703430306383860f,
+    -0.102786602904819040f,
+  0.994683702936040250f, -0.102977333008032220f, 0.994663938994020390f,
+    -0.103168059325063230f,
+  0.994644138481050710f, -0.103358781848899610f, 0.994624301397859400f,
+    -0.103549500572529070f,
+  0.994604427745175660f, -0.103740215488939370f, 0.994584517523730340f,
+    -0.103930926591118510f,
+  0.994564570734255420f, -0.104121633872054590f, 0.994544587377484300f,
+    -0.104312337324735800f,
+  0.994524567454151740f, -0.104503036942150570f, 0.994504510964993700f,
+    -0.104693732717287390f,
+  0.994484417910747600f, -0.104884424643134970f, 0.994464288292152390f,
+    -0.105075112712682040f,
+  0.994444122109948040f, -0.105265796918917600f, 0.994423919364875950f,
+    -0.105456477254830710f,
+  0.994403680057679100f, -0.105647153713410620f, 0.994383404189101430f,
+    -0.105837826287646670f,
+  0.994363091759888570f, -0.106028494970528410f, 0.994342742770787270f,
+    -0.106219159755045480f,
+  0.994322357222545810f, -0.106409820634187680f, 0.994301935115913580f,
+    -0.106600477600944960f,
+  0.994281476451641550f, -0.106791130648307390f, 0.994260981230481790f,
+    -0.106981779769265230f,
+  0.994240449453187900f, -0.107172424956808840f, 0.994219881120514960f,
+    -0.107363066203928760f,
+  0.994199276233218910f, -0.107553703503615620f, 0.994178634792057590f,
+    -0.107744336848860280f,
+  0.994157956797789730f, -0.107934966232653650f, 0.994137242251175720f,
+    -0.108125591647986870f,
+  0.994116491152977070f, -0.108316213087851170f, 0.994095703503956930f,
+    -0.108506830545237920f,
+  0.994074879304879370f, -0.108697444013138720f, 0.994054018556510210f,
+    -0.108888053484545190f,
+  0.994033121259616400f, -0.109078658952449240f, 0.994012187414966220f,
+    -0.109269260409842780f,
+  0.993991217023329380f, -0.109459857849717980f, 0.993970210085476920f,
+    -0.109650451265067100f,
+  0.993949166602181130f, -0.109841040648882600f, 0.993928086574215830f,
+    -0.110031625994157000f,
+  0.993906970002356060f, -0.110222207293883060f, 0.993885816887378090f,
+    -0.110412784541053630f,
+  0.993864627230059750f, -0.110603357728661730f, 0.993843401031180180f,
+    -0.110793926849700560f,
+  0.993822138291519660f, -0.110984491897163390f, 0.993800839011860120f,
+    -0.111175052864043720f,
+  0.993779503192984580f, -0.111365609743335160f, 0.993758130835677430f,
+    -0.111556162528031480f,
+  0.993736721940724600f, -0.111746711211126590f, 0.993715276508913230f,
+    -0.111937255785614570f,
+  0.993693794541031790f, -0.112127796244489640f, 0.993672276037870010f,
+    -0.112318332580746170f,
+  0.993650721000219120f, -0.112508864787378690f, 0.993629129428871720f,
+    -0.112699392857381860f,
+  0.993607501324621610f, -0.112889916783750520f, 0.993585836688263950f,
+    -0.113080436559479620f,
+  0.993564135520595300f, -0.113270952177564350f, 0.993542397822413600f,
+    -0.113461463630999950f,
+  0.993520623594518090f, -0.113651970912781870f, 0.993498812837709360f,
+    -0.113842474015905710f,
+  0.993476965552789190f, -0.114032972933367200f, 0.993455081740560960f,
+    -0.114223467658162260f,
+  0.993433161401829360f, -0.114413958183286920f, 0.993411204537400060f,
+    -0.114604444501737420f,
+  0.993389211148080650f, -0.114794926606510080f, 0.993367181234679600f,
+    -0.114985404490601460f,
+  0.993345114798006910f, -0.115175878147008190f, 0.993323011838873950f,
+    -0.115366347568727140f,
+  0.993300872358093280f, -0.115556812748755260f, 0.993278696356479030f,
+    -0.115747273680089720f,
+  0.993256483834846440f, -0.115937730355727780f, 0.993234234794012290f,
+    -0.116128182768666930f,
+  0.993211949234794500f, -0.116318630911904750f, 0.993189627158012620f,
+    -0.116509074778439040f,
+  0.993167268564487230f, -0.116699514361267690f, 0.993144873455040430f,
+    -0.116889949653388780f,
+  0.993122441830495580f, -0.117080380647800590f, 0.993099973691677570f,
+    -0.117270807337501460f,
+  0.993077469039412300f, -0.117461229715489990f, 0.993054927874527320f,
+    -0.117651647774764860f,
+  0.993032350197851410f, -0.117842061508324980f, 0.993009736010214580f,
+    -0.118032470909169340f,
+  0.992987085312448390f, -0.118222875970297170f, 0.992964398105385610f,
+    -0.118413276684707790f,
+  0.992941674389860470f, -0.118603673045400720f, 0.992918914166708300f,
+    -0.118794065045375640f,
+  0.992896117436765980f, -0.118984452677632340f, 0.992873284200871730f,
+    -0.119174835935170880f,
+  0.992850414459865100f, -0.119365214810991350f, 0.992827508214586760f,
+    -0.119555589298094110f,
+  0.992804565465879140f, -0.119745959389479600f, 0.992781586214585570f,
+    -0.119936325078148470f,
+  0.992758570461551140f, -0.120126686357101500f, 0.992735518207621850f,
+    -0.120317043219339680f,
+  0.992712429453645460f, -0.120507395657864130f, 0.992689304200470750f,
+    -0.120697743665676110f,
+  0.992666142448948020f, -0.120888087235777080f, 0.992642944199928820f,
+    -0.121078426361168640f,
+  0.992619709454266140f, -0.121268761034852600f, 0.992596438212814290f,
+    -0.121459091249830840f,
+  0.992573130476428810f, -0.121649416999105530f, 0.992549786245966680f,
+    -0.121839738275678890f,
+  0.992526405522286100f, -0.122030055072553360f, 0.992502988306246950f,
+    -0.122220367382731540f,
+  0.992479534598709970f, -0.122410675199216200f, 0.992456044400537700f,
+    -0.122600978515010240f,
+  0.992432517712593660f, -0.122791277323116770f, 0.992408954535742850f,
+    -0.122981571616539050f,
+  0.992385354870851670f, -0.123171861388280480f, 0.992361718718787870f,
+    -0.123362146631344680f,
+  0.992338046080420420f, -0.123552427338735370f, 0.992314336956619640f,
+    -0.123742703503456510f,
+  0.992290591348257370f, -0.123932975118512160f, 0.992266809256206580f,
+    -0.124123242176906600f,
+  0.992242990681341700f, -0.124313504671644230f, 0.992219135624538450f,
+    -0.124503762595729660f,
+  0.992195244086673920f, -0.124694015942167640f, 0.992171316068626520f,
+    -0.124884264703963130f,
+  0.992147351571276090f, -0.125074508874121170f, 0.992123350595503720f,
+    -0.125264748445647060f,
+  0.992099313142191800f, -0.125454983411546230f, 0.992075239212224070f,
+    -0.125645213764824290f,
+  0.992051128806485720f, -0.125835439498487000f, 0.992026981925863360f,
+    -0.126025660605540320f,
+  0.992002798571244520f, -0.126215877078990350f, 0.991978578743518580f,
+    -0.126406088911843380f,
+  0.991954322443575950f, -0.126596296097105850f, 0.991930029672308480f,
+    -0.126786498627784410f,
+  0.991905700430609330f, -0.126976696496885870f, 0.991881334719373010f,
+    -0.127166889697417160f,
+  0.991856932539495470f, -0.127357078222385400f, 0.991832493891873780f,
+    -0.127547262064797970f,
+  0.991808018777406430f, -0.127737441217662310f, 0.991783507196993490f,
+    -0.127927615673986080f,
+  0.991758959151536110f, -0.128117785426777130f, 0.991734374641936810f,
+    -0.128307950469043420f,
+  0.991709753669099530f, -0.128498110793793170f, 0.991685096233929420f,
+    -0.128688266394034690f,
+  0.991660402337333210f, -0.128878417262776550f, 0.991635671980218740f,
+    -0.129068563393027410f,
+  0.991610905163495370f, -0.129258704777796140f, 0.991586101888073500f,
+    -0.129448841410091780f,
+  0.991561262154865290f, -0.129638973282923560f, 0.991536385964783880f,
+    -0.129829100389300930f,
+  0.991511473318743900f, -0.130019222722233350f, 0.991486524217661480f,
+    -0.130209340274730630f,
+  0.991461538662453790f, -0.130399453039802690f, 0.991436516654039420f,
+    -0.130589561010459650f,
+  0.991411458193338540f, -0.130779664179711710f, 0.991386363281272280f,
+    -0.130969762540569380f,
+  0.991361231918763460f, -0.131159856086043270f, 0.991336064106736140f,
+    -0.131349944809144190f,
+  0.991310859846115440f, -0.131540028702883120f, 0.991285619137828200f,
+    -0.131730107760271160f,
+  0.991260341982802440f, -0.131920181974319790f, 0.991235028381967420f,
+    -0.132110251338040360f,
+  0.991209678336254060f, -0.132300315844444650f, 0.991184291846594180f,
+    -0.132490375486544550f,
+  0.991158868913921350f, -0.132680430257352070f, 0.991133409539170170f,
+    -0.132870480149879430f,
+  0.991107913723276890f, -0.133060525157139060f, 0.991082381467178640f,
+    -0.133250565272143570f,
+  0.991056812771814340f, -0.133440600487905680f, 0.991031207638124130f,
+    -0.133630630797438340f,
+  0.991005566067049370f, -0.133820656193754720f, 0.990979888059532740f,
+    -0.134010676669868130f,
+  0.990954173616518500f, -0.134200692218792020f, 0.990928422738951990f,
+    -0.134390702833540070f,
+  0.990902635427780010f, -0.134580708507126170f, 0.990876811683950700f,
+    -0.134770709232564350f,
+  0.990850951508413620f, -0.134960705002868750f, 0.990825054902119470f,
+    -0.135150695811053850f,
+  0.990799121866020370f, -0.135340681650134210f, 0.990773152401069780f,
+    -0.135530662513124590f,
+  0.990747146508222710f, -0.135720638393039910f, 0.990721104188435180f,
+    -0.135910609282895330f,
+  0.990695025442664630f, -0.136100575175706200f, 0.990668910271870100f,
+    -0.136290536064487960f,
+  0.990642758677011570f, -0.136480491942256280f, 0.990616570659050620f,
+    -0.136670442802027090f,
+  0.990590346218950150f, -0.136860388636816380f, 0.990564085357674370f,
+    -0.137050329439640410f,
+  0.990537788076188750f, -0.137240265203515590f, 0.990511454375460290f,
+    -0.137430195921458550f,
+  0.990485084256457090f, -0.137620121586486040f, 0.990458677720148620f,
+    -0.137810042191615080f,
+  0.990432234767505970f, -0.137999957729862790f, 0.990405755399501260f,
+    -0.138189868194246560f,
+  0.990379239617108160f, -0.138379773577783890f, 0.990352687421301450f,
+    -0.138569673873492500f,
+  0.990326098813057330f, -0.138759569074390350f, 0.990299473793353590f,
+    -0.138949459173495490f,
+  0.990272812363169110f, -0.139139344163826200f, 0.990246114523483990f,
+    -0.139329224038400980f,
+  0.990219380275280000f, -0.139519098790238490f, 0.990192609619540030f,
+    -0.139708968412357550f,
+  0.990165802557248400f, -0.139898832897777210f, 0.990138959089390650f,
+    -0.140088692239516670f,
+  0.990112079216953770f, -0.140278546430595420f, 0.990085162940925970f,
+    -0.140468395464033000f,
+  0.990058210262297120f, -0.140658239332849210f, 0.990031221182058000f,
+    -0.140848078030064080f,
+  0.990004195701200910f, -0.141037911548697710f, 0.989977133820719610f,
+    -0.141227739881770510f,
+  0.989950035541608990f, -0.141417563022303020f, 0.989922900864865450f,
+    -0.141607380963316020f,
+  0.989895729791486660f, -0.141797193697830390f, 0.989868522322471580f,
+    -0.141987001218867290f,
+  0.989841278458820530f, -0.142176803519448030f, 0.989813998201535260f,
+    -0.142366600592594180f,
+  0.989786681551618640f, -0.142556392431327340f, 0.989759328510075200f,
+    -0.142746179028669460f,
+  0.989731939077910570f, -0.142935960377642670f, 0.989704513256131850f,
+    -0.143125736471269190f,
+  0.989677051045747210f, -0.143315507302571500f, 0.989649552447766530f,
+    -0.143505272864572290f,
+  0.989622017463200890f, -0.143695033150294470f, 0.989594446093062460f,
+    -0.143884788152760980f,
+  0.989566838338365120f, -0.144074537864995160f, 0.989539194200123930f,
+    -0.144264282280020440f,
+  0.989511513679355190f, -0.144454021390860470f, 0.989483796777076760f,
+    -0.144643755190539040f,
+  0.989456043494307710f, -0.144833483672080210f, 0.989428253832068230f,
+    -0.145023206828508220f,
+  0.989400427791380380f, -0.145212924652847460f, 0.989372565373267010f,
+    -0.145402637138122570f,
+  0.989344666578752640f, -0.145592344277358340f, 0.989316731408863000f,
+    -0.145782046063579860f,
+  0.989288759864625170f, -0.145971742489812210f, 0.989260751947067640f,
+    -0.146161433549080900f,
+  0.989232707657220050f, -0.146351119234411460f, 0.989204626996113780f,
+    -0.146540799538829760f,
+  0.989176509964781010f, -0.146730474455361750f, 0.989148356564255590f,
+    -0.146920143977033620f,
+  0.989120166795572690f, -0.147109808096871820f, 0.989091940659768800f,
+    -0.147299466807902850f,
+  0.989063678157881540f, -0.147489120103153570f, 0.989035379290950310f,
+    -0.147678767975650970f,
+  0.989007044060015270f, -0.147868410418422220f, 0.988978672466118480f,
+    -0.148058047424494720f,
+  0.988950264510302990f, -0.148247678986896030f, 0.988921820193613190f,
+    -0.148437305098653970f,
+  0.988893339517095130f, -0.148626925752796540f, 0.988864822481795640f,
+    -0.148816540942351920f,
+  0.988836269088763540f, -0.149006150660348450f, 0.988807679339048450f,
+    -0.149195754899814820f,
+  0.988779053233701520f, -0.149385353653779720f, 0.988750390773775360f,
+    -0.149574946915272230f,
+  0.988721691960323780f, -0.149764534677321510f, 0.988692956794401940f,
+    -0.149954116932956960f,
+  0.988664185277066230f, -0.150143693675208190f, 0.988635377409374790f,
+    -0.150333264897105000f,
+  0.988606533192386450f, -0.150522830591677400f, 0.988577652627162020f,
+    -0.150712390751955610f,
+  0.988548735714763200f, -0.150901945370970040f, 0.988519782456253270f,
+    -0.151091494441751300f,
+  0.988490792852696590f, -0.151281037957330220f, 0.988461766905159300f,
+    -0.151470575910737810f,
+  0.988432704614708340f, -0.151660108295005310f, 0.988403605982412390f,
+    -0.151849635103164180f,
+  0.988374471009341280f, -0.152039156328246050f, 0.988345299696566150f,
+    -0.152228671963282740f,
+  0.988316092045159690f, -0.152418182001306330f, 0.988286848056195820f,
+    -0.152607686435349050f,
+  0.988257567730749460f, -0.152797185258443440f, 0.988228251069897420f,
+    -0.152986678463622040f,
+  0.988198898074717610f, -0.153176166043917840f, 0.988169508746289060f,
+    -0.153365647992363880f,
+  0.988140083085692570f, -0.153555124301993450f, 0.988110621094009820f,
+    -0.153744594965840030f,
+  0.988081122772324070f, -0.153934059976937350f, 0.988051588121720110f,
+    -0.154123519328319360f,
+  0.988022017143283530f, -0.154312973013020100f, 0.987992409838101880f,
+    -0.154502421024073940f,
+  0.987962766207263420f, -0.154691863354515430f, 0.987933086251858380f,
+    -0.154881299997379320f,
+  0.987903369972977790f, -0.155070730945700510f, 0.987873617371714200f,
+    -0.155260156192514240f,
+  0.987843828449161740f, -0.155449575730855850f, 0.987814003206415550f,
+    -0.155638989553760900f,
+  0.987784141644572180f, -0.155828397654265230f, 0.987754243764729530f,
+    -0.156017800025404800f,
+  0.987724309567986960f, -0.156207196660215900f, 0.987694339055445130f,
+    -0.156396587551734880f,
+  0.987664332228205710f, -0.156585972692998430f, 0.987634289087372160f,
+    -0.156775352077043350f,
+  0.987604209634049160f, -0.156964725696906780f, 0.987574093869342360f,
+    -0.157154093545625900f,
+  0.987543941794359230f, -0.157343455616238250f, 0.987513753410208420f,
+    -0.157532811901781530f,
+  0.987483528717999710f, -0.157722162395293630f, 0.987453267718844560f,
+    -0.157911507089812660f,
+  0.987422970413855410f, -0.158100845978376980f, 0.987392636804146240f,
+    -0.158290179054025180f,
+  0.987362266890832400f, -0.158479506309795960f, 0.987331860675030430f,
+    -0.158668827738728310f,
+  0.987301418157858430f, -0.158858143333861450f, 0.987270939340435420f,
+    -0.159047453088234760f,
+  0.987240424223882250f, -0.159236756994887850f, 0.987209872809320820f,
+    -0.159426055046860580f,
+  0.987179285097874340f, -0.159615347237193060f, 0.987148661090667570f,
+    -0.159804633558925440f,
+  0.987118000788826280f, -0.159993914005098270f, 0.987087304193477900f,
+    -0.160183188568752220f,
+  0.987056571305750970f, -0.160372457242928280f, 0.987025802126775600f,
+    -0.160561720020667490f,
+  0.986994996657682980f, -0.160750976895011220f, 0.986964154899605650f,
+    -0.160940227859001080f,
+  0.986933276853677710f, -0.161129472905678810f, 0.986902362521034470f,
+    -0.161318712028086400f,
+  0.986871411902812470f, -0.161507945219266120f, 0.986840425000149680f,
+    -0.161697172472260400f,
+  0.986809401814185530f, -0.161886393780111830f, 0.986778342346060430f,
+    -0.162075609135863330f,
+  0.986747246596916590f, -0.162264818532558000f, 0.986716114567897100f,
+    -0.162454021963239190f,
+  0.986684946260146690f, -0.162643219420950310f, 0.986653741674811350f,
+    -0.162832410898735210f,
+  0.986622500813038480f, -0.163021596389637840f, 0.986591223675976400f,
+    -0.163210775886702380f,
+  0.986559910264775410f, -0.163399949382973230f, 0.986528560580586690f,
+    -0.163589116871495020f,
+  0.986497174624562880f, -0.163778278345312670f, 0.986465752397857940f,
+    -0.163967433797471170f,
+  0.986434293901627180f, -0.164156583221015810f, 0.986402799137027220f,
+    -0.164345726608992190f,
+  0.986371268105216030f, -0.164534863954446000f, 0.986339700807353000f,
+    -0.164723995250423170f,
+  0.986308097244598670f, -0.164913120489969890f, 0.986276457418115090f,
+    -0.165102239666132660f,
+  0.986244781329065460f, -0.165291352771958000f, 0.986213068978614490f,
+    -0.165480459800492780f,
+  0.986181320367928270f, -0.165669560744784120f, 0.986149535498173860f,
+    -0.165858655597879300f,
+  0.986117714370520090f, -0.166047744352825790f, 0.986085856986136820f,
+    -0.166236827002671420f,
+  0.986053963346195440f, -0.166425903540464100f, 0.986022033451868560f,
+    -0.166614973959252090f,
+  0.985990067304330140f, -0.166804038252083730f, 0.985958064904755460f,
+    -0.166993096412007710f,
+  0.985926026254321130f, -0.167182148432072940f, 0.985893951354205210f,
+    -0.167371194305328430f,
+  0.985861840205586980f, -0.167560234024823560f, 0.985829692809647050f,
+    -0.167749267583607890f,
+  0.985797509167567480f, -0.167938294974731170f, 0.985765289280531310f,
+    -0.168127316191243410f,
+  0.985733033149723490f, -0.168316331226194830f, 0.985700740776329850f,
+    -0.168505340072635900f,
+  0.985668412161537550f, -0.168694342723617330f, 0.985636047306535420f,
+    -0.168883339172189980f,
+  0.985603646212513400f, -0.169072329411405010f, 0.985571208880662740f,
+    -0.169261313434313830f,
+  0.985538735312176060f, -0.169450291233967960f, 0.985506225508247290f,
+    -0.169639262803419290f,
+  0.985473679470071810f, -0.169828228135719850f, 0.985441097198846210f,
+    -0.170017187223921950f,
+  0.985408478695768420f, -0.170206140061078070f, 0.985375823962037710f,
+    -0.170395086640240940f,
+  0.985343132998854790f, -0.170584026954463590f, 0.985310405807421570f,
+    -0.170772960996799230f,
+  0.985277642388941220f, -0.170961888760301220f, 0.985244842744618540f,
+    -0.171150810238023280f,
+  0.985212006875659350f, -0.171339725423019310f, 0.985179134783271130f,
+    -0.171528634308343420f,
+  0.985146226468662230f, -0.171717536887049970f, 0.985113281933042710f,
+    -0.171906433152193530f,
+  0.985080301177623800f, -0.172095323096829010f, 0.985047284203618200f,
+    -0.172284206714011370f,
+  0.985014231012239840f, -0.172473083996795950f, 0.984981141604703960f,
+    -0.172661954938238270f,
+  0.984948015982227030f, -0.172850819531394080f, 0.984914854146027200f,
+    -0.173039677769319360f,
+  0.984881656097323700f, -0.173228529645070320f, 0.984848421837337010f,
+    -0.173417375151703470f,
+  0.984815151367289140f, -0.173606214282275410f, 0.984781844688403350f,
+    -0.173795047029843160f,
+  0.984748501801904210f, -0.173983873387463820f, 0.984715122709017620f,
+    -0.174172693348194820f,
+  0.984681707410970940f, -0.174361506905093750f, 0.984648255908992630f,
+    -0.174550314051218510f,
+  0.984614768204312600f, -0.174739114779627200f, 0.984581244298162180f,
+    -0.174927909083378160f,
+  0.984547684191773960f, -0.175116696955529920f, 0.984514087886381840f,
+    -0.175305478389141320f,
+  0.984480455383220930f, -0.175494253377271430f, 0.984446786683527920f,
+    -0.175683021912979490f,
+  0.984413081788540700f, -0.175871783989325040f, 0.984379340699498510f,
+    -0.176060539599367820f,
+  0.984345563417641900f, -0.176249288736167880f, 0.984311749944212780f,
+    -0.176438031392785410f,
+  0.984277900280454370f, -0.176626767562280880f, 0.984244014427611110f,
+    -0.176815497237715000f,
+  0.984210092386929030f, -0.177004220412148750f, 0.984176134159655320f,
+    -0.177192937078643280f,
+  0.984142139747038570f, -0.177381647230260040f, 0.984108109150328540f,
+    -0.177570350860060710f,
+  0.984074042370776450f, -0.177759047961107170f, 0.984039939409634970f,
+    -0.177947738526461560f,
+  0.984005800268157870f, -0.178136422549186300f, 0.983971624947600270f,
+    -0.178325100022344000f,
+  0.983937413449218920f, -0.178513770938997510f, 0.983903165774271500f,
+    -0.178702435292209970f,
+  0.983868881924017220f, -0.178891093075044720f, 0.983834561899716630f,
+    -0.179079744280565390f,
+  0.983800205702631600f, -0.179268388901835750f, 0.983765813334025240f,
+    -0.179457026931919890f,
+  0.983731384795162090f, -0.179645658363882160f, 0.983696920087308140f,
+    -0.179834283190787090f,
+  0.983662419211730250f, -0.180022901405699510f, 0.983627882169697210f,
+    -0.180211513001684450f,
+  0.983593308962478650f, -0.180400117971807240f, 0.983558699591345900f,
+    -0.180588716309133340f,
+  0.983524054057571260f, -0.180777308006728590f, 0.983489372362428730f,
+    -0.180965893057658980f,
+  0.983454654507193270f, -0.181154471454990810f, 0.983419900493141540f,
+    -0.181343043191790540f,
+  0.983385110321551180f, -0.181531608261124970f, 0.983350283993701500f,
+    -0.181720166656061110f,
+  0.983315421510872810f, -0.181908718369666160f, 0.983280522874346970f,
+    -0.182097263395007650f,
+  0.983245588085407070f, -0.182285801725153300f, 0.983210617145337640f,
+    -0.182474333353171120f,
+  0.983175610055424420f, -0.182662858272129270f, 0.983140566816954500f,
+    -0.182851376475096330f,
+  0.983105487431216290f, -0.183039887955140950f, 0.983070371899499640f,
+    -0.183228392705332140f,
+  0.983035220223095640f, -0.183416890718739100f, 0.983000032403296590f,
+    -0.183605381988431270f,
+  0.982964808441396440f, -0.183793866507478450f, 0.982929548338690170f,
+    -0.183982344268950520f,
+  0.982894252096474070f, -0.184170815265917720f, 0.982858919716046110f,
+    -0.184359279491450510f,
+  0.982823551198705240f, -0.184547736938619620f, 0.982788146545751970f,
+    -0.184736187600495950f,
+  0.982752705758487830f, -0.184924631470150790f, 0.982717228838215990f,
+    -0.185113068540655540f,
+  0.982681715786240860f, -0.185301498805081900f, 0.982646166603868050f,
+    -0.185489922256501880f,
+  0.982610581292404750f, -0.185678338887987630f, 0.982574959853159240f,
+    -0.185866748692611660f,
+  0.982539302287441240f, -0.186055151663446630f, 0.982503608596561830f,
+    -0.186243547793565560f,
+  0.982467878781833170f, -0.186431937076041610f, 0.982432112844569110f,
+    -0.186620319503948280f,
+  0.982396310786084690f, -0.186808695070359270f, 0.982360472607696210f,
+    -0.186997063768348540f,
+  0.982324598310721280f, -0.187185425590990330f, 0.982288687896478830f,
+    -0.187373780531359110f,
+  0.982252741366289370f, -0.187562128582529600f, 0.982216758721474510f,
+    -0.187750469737576780f,
+  0.982180739963357090f, -0.187938803989575910f, 0.982144685093261580f,
+    -0.188127131331602420f,
+  0.982108594112513610f, -0.188315451756732120f, 0.982072467022440000f,
+    -0.188503765258040940f,
+  0.982036303824369020f, -0.188692071828605230f, 0.982000104519630490f,
+    -0.188880371461501380f,
+  0.981963869109555240f, -0.189068664149806190f, 0.981927597595475540f,
+    -0.189256949886596750f,
+  0.981891289978725100f, -0.189445228664950230f, 0.981854946260638630f,
+    -0.189633500477944190f,
+  0.981818566442552500f, -0.189821765318656410f, 0.981782150525804310f,
+    -0.190010023180164990f,
+  0.981745698511732990f, -0.190198274055548150f, 0.981709210401678800f,
+    -0.190386517937884470f,
+  0.981672686196983110f, -0.190574754820252740f, 0.981636125898989080f,
+    -0.190762984695732110f,
+  0.981599529509040720f, -0.190951207557401800f, 0.981562897028483650f,
+    -0.191139423398341450f,
+  0.981526228458664770f, -0.191327632211630900f, 0.981489523800932130f,
+    -0.191515833990350210f,
+  0.981452783056635520f, -0.191704028727579800f, 0.981416006227125550f,
+    -0.191892216416400220f,
+  0.981379193313754560f, -0.192080397049892440f, 0.981342344317876040f,
+    -0.192268570621137500f,
+  0.981305459240844670f, -0.192456737123216840f, 0.981268538084016710f,
+    -0.192644896549212100f,
+  0.981231580848749730f, -0.192833048892205230f, 0.981194587536402320f,
+    -0.193021194145278380f,
+  0.981157558148334830f, -0.193209332301513960f, 0.981120492685908730f,
+    -0.193397463353994740f,
+  0.981083391150486710f, -0.193585587295803610f, 0.981046253543432780f,
+    -0.193773704120023820f,
+  0.981009079866112630f, -0.193961813819738840f, 0.980971870119892840f,
+    -0.194149916388032450f,
+  0.980934624306141640f, -0.194338011817988600f, 0.980897342426228390f,
+    -0.194526100102691610f,
+  0.980860024481523870f, -0.194714181235225960f, 0.980822670473400100f,
+    -0.194902255208676520f,
+  0.980785280403230430f, -0.195090322016128250f, 0.980747854272389750f,
+    -0.195278381650666550f,
+  0.980710392082253970f, -0.195466434105376980f, 0.980672893834200530f,
+    -0.195654479373345370f,
+  0.980635359529608120f, -0.195842517447657850f, 0.980597789169856850f,
+    -0.196030548321400790f,
+  0.980560182756327840f, -0.196218571987660880f, 0.980522540290404090f,
+    -0.196406588439524970f,
+  0.980484861773469380f, -0.196594597670080220f, 0.980447147206909060f,
+    -0.196782599672414100f,
+  0.980409396592109910f, -0.196970594439614340f, 0.980371609930459800f,
+    -0.197158581964768880f,
+  0.980333787223347960f, -0.197346562240965920f, 0.980295928472165290f,
+    -0.197534535261294030f,
+  0.980258033678303550f, -0.197722501018841920f, 0.980220102843156080f,
+    -0.197910459506698670f,
+  0.980182135968117430f, -0.198098410717953560f, 0.980144133054583590f,
+    -0.198286354645696220f,
+  0.980106094103951770f, -0.198474291283016390f, 0.980068019117620650f,
+    -0.198662220623004200f,
+  0.980029908096990090f, -0.198850142658750090f, 0.979991761043461200f,
+    -0.199038057383344680f,
+  0.979953577958436740f, -0.199225964789878830f, 0.979915358843320480f,
+    -0.199413864871443770f,
+  0.979877103699517640f, -0.199601757621130970f, 0.979838812528434740f,
+    -0.199789643032032090f,
+  0.979800485331479790f, -0.199977521097239150f, 0.979762122110061750f,
+    -0.200165391809844440f,
+  0.979723722865591170f, -0.200353255162940450f, 0.979685287599479930f,
+    -0.200541111149619980f,
+  0.979646816313141210f, -0.200728959762976140f, 0.979608309007989450f,
+    -0.200916800996102230f,
+  0.979569765685440520f, -0.201104634842091900f, 0.979531186346911500f,
+    -0.201292461294039020f,
+  0.979492570993820810f, -0.201480280345037730f, 0.979453919627588210f,
+    -0.201668091988182530f,
+  0.979415232249634780f, -0.201855896216568050f, 0.979376508861383170f,
+    -0.202043693023289260f,
+  0.979337749464256780f, -0.202231482401441450f, 0.979298954059681040f,
+    -0.202419264344120160f,
+  0.979260122649082020f, -0.202607038844421130f, 0.979221255233887700f,
+    -0.202794805895440440f,
+  0.979182351815526930f, -0.202982565490274440f, 0.979143412395430230f,
+    -0.203170317622019790f,
+  0.979104436975029250f, -0.203358062283773320f, 0.979065425555756930f,
+    -0.203545799468632190f,
+  0.979026378139047580f, -0.203733529169693920f, 0.978987294726337050f,
+    -0.203921251380056120f,
+  0.978948175319062200f, -0.204108966092816870f, 0.978909019918661310f,
+    -0.204296673301074370f,
+  0.978869828526574120f, -0.204484372997927240f, 0.978830601144241470f,
+    -0.204672065176474210f,
+  0.978791337773105670f, -0.204859749829814420f, 0.978752038414610340f,
+    -0.205047426951047250f,
+  0.978712703070200420f, -0.205235096533272350f, 0.978673331741322210f,
+    -0.205422758569589610f,
+  0.978633924429423210f, -0.205610413053099240f, 0.978594481135952270f,
+    -0.205798059976901790f,
+  0.978555001862359550f, -0.205985699334097910f, 0.978515486610096910f,
+    -0.206173331117788710f,
+  0.978475935380616830f, -0.206360955321075510f, 0.978436348175373730f,
+    -0.206548571937059890f,
+  0.978396724995823090f, -0.206736180958843690f, 0.978357065843421640f,
+    -0.206923782379529100f,
+  0.978317370719627650f, -0.207111376192218560f, 0.978277639625900530f,
+    -0.207298962390014750f,
+  0.978237872563701090f, -0.207486540966020650f, 0.978198069534491400f,
+    -0.207674111913339570f,
+  0.978158230539735050f, -0.207861675225075070f, 0.978118355580896660f,
+    -0.208049230894330940f,
+  0.978078444659442380f, -0.208236778914211330f, 0.978038497776839600f,
+    -0.208424319277820600f,
+  0.977998514934557140f, -0.208611851978263490f, 0.977958496134064830f,
+    -0.208799377008644900f,
+  0.977918441376834370f, -0.208986894362070070f, 0.977878350664338150f,
+    -0.209174404031644580f,
+  0.977838223998050430f, -0.209361906010474160f, 0.977798061379446360f,
+    -0.209549400291664940f,
+  0.977757862810002760f, -0.209736886868323290f, 0.977717628291197460f,
+    -0.209924365733555880f,
+  0.977677357824509930f, -0.210111836880469610f, 0.977637051411420770f,
+    -0.210299300302171730f,
+  0.977596709053411890f, -0.210486755991769720f, 0.977556330751966460f,
+    -0.210674203942371440f,
+  0.977515916508569280f, -0.210861644147084860f, 0.977475466324706170f,
+    -0.211049076599018390f,
+  0.977434980201864260f, -0.211236501291280710f, 0.977394458141532250f,
+    -0.211423918216980670f,
+  0.977353900145199960f, -0.211611327369227550f, 0.977313306214358750f,
+    -0.211798728741130840f,
+  0.977272676350500860f, -0.211986122325800330f, 0.977232010555120320f,
+    -0.212173508116346080f,
+  0.977191308829712280f, -0.212360886105878420f, 0.977150571175773200f,
+    -0.212548256287508060f,
+  0.977109797594800880f, -0.212735618654345930f, 0.977068988088294450f,
+    -0.212922973199503180f,
+  0.977028142657754390f, -0.213110319916091360f, 0.976987261304682390f,
+    -0.213297658797222320f,
+  0.976946344030581670f, -0.213484989836008050f, 0.976905390836956490f,
+    -0.213672313025560970f,
+  0.976864401725312640f, -0.213859628358993750f, 0.976823376697157240f,
+    -0.214046935829419360f,
+  0.976782315753998650f, -0.214234235429950990f, 0.976741218897346550f,
+    -0.214421527153702160f,
+  0.976700086128711840f, -0.214608810993786760f, 0.976658917449606980f,
+    -0.214796086943318860f,
+  0.976617712861545640f, -0.214983354995412820f, 0.976576472366042610f,
+    -0.215170615143183390f,
+  0.976535195964614470f, -0.215357867379745550f, 0.976493883658778650f,
+    -0.215545111698214500f,
+  0.976452535450054060f, -0.215732348091705880f, 0.976411151339961040f,
+    -0.215919576553335490f,
+  0.976369731330021140f, -0.216106797076219520f, 0.976328275421757260f,
+    -0.216294009653474340f,
+  0.976286783616693630f, -0.216481214278216730f, 0.976245255916355800f,
+    -0.216668410943563730f,
+  0.976203692322270560f, -0.216855599642632620f, 0.976162092835966110f,
+    -0.217042780368540990f,
+  0.976120457458971910f, -0.217229953114406790f, 0.976078786192818850f,
+    -0.217417117873348190f,
+  0.976037079039039020f, -0.217604274638483640f, 0.975995335999165990f,
+    -0.217791423402931950f,
+  0.975953557074734300f, -0.217978564159812200f, 0.975911742267280170f,
+    -0.218165696902243800f,
+  0.975869891578341030f, -0.218352821623346320f, 0.975828005009455660f,
+    -0.218539938316239770f,
+  0.975786082562163930f, -0.218727046974044440f, 0.975744124238007270f,
+    -0.218914147589880840f,
+  0.975702130038528570f, -0.219101240156869800f, 0.975660099965271590f,
+    -0.219288324668132470f,
+  0.975618034019781750f, -0.219475401116790310f, 0.975575932203605720f,
+    -0.219662469495965050f,
+  0.975533794518291360f, -0.219849529798778700f, 0.975491620965388110f,
+    -0.220036582018353580f,
+  0.975449411546446380f, -0.220223626147812380f, 0.975407166263018270f,
+    -0.220410662180277940f,
+  0.975364885116656980f, -0.220597690108873510f, 0.975322568108916930f,
+    -0.220784709926722610f,
+  0.975280215241354220f, -0.220971721626949110f, 0.975237826515525820f,
+    -0.221158725202677010f,
+  0.975195401932990370f, -0.221345720647030810f, 0.975152941495307620f,
+    -0.221532707953135230f,
+  0.975110445204038890f, -0.221719687114115220f, 0.975067913060746470f,
+    -0.221906658123096100f,
+  0.975025345066994120f, -0.222093620973203510f, 0.974982741224347140f,
+    -0.222280575657563370f,
+  0.974940101534371830f, -0.222467522169301880f, 0.974897425998635820f,
+    -0.222654460501545500f,
+  0.974854714618708430f, -0.222841390647421120f, 0.974811967396159830f,
+    -0.223028312600055820f,
+  0.974769184332561770f, -0.223215226352576980f, 0.974726365429487320f,
+    -0.223402131898112370f,
+  0.974683510688510670f, -0.223589029229789990f, 0.974640620111207560f,
+    -0.223775918340738150f,
+  0.974597693699155050f, -0.223962799224085460f, 0.974554731453931230f,
+    -0.224149671872960870f,
+  0.974511733377115720f, -0.224336536280493600f, 0.974468699470289580f,
+    -0.224523392439813170f,
+  0.974425629735034990f, -0.224710240344049430f, 0.974382524172935470f,
+    -0.224897079986332490f,
+  0.974339382785575860f, -0.225083911359792830f, 0.974296205574542440f,
+    -0.225270734457561160f,
+  0.974252992541422500f, -0.225457549272768540f, 0.974209743687805220f,
+    -0.225644355798546330f,
+  0.974166459015280320f, -0.225831154028026170f, 0.974123138525439640f,
+    -0.226017943954340020f,
+  0.974079782219875680f, -0.226204725570620190f, 0.974036390100182610f,
+    -0.226391498869999240f,
+  0.973992962167955830f, -0.226578263845610000f, 0.973949498424792170f,
+    -0.226765020490585690f,
+  0.973905998872289570f, -0.226951768798059810f, 0.973862463512047300f,
+    -0.227138508761166170f,
+  0.973818892345666100f, -0.227325240373038860f, 0.973775285374748110f,
+    -0.227511963626812280f,
+  0.973731642600896400f, -0.227698678515621170f, 0.973687964025715670f,
+    -0.227885385032600530f,
+  0.973644249650811980f, -0.228072083170885730f, 0.973600499477792370f,
+    -0.228258772923612380f,
+  0.973556713508265560f, -0.228445454283916470f, 0.973512891743841370f,
+    -0.228632127244934230f,
+  0.973469034186131070f, -0.228818791799802220f, 0.973425140836747030f,
+    -0.229005447941657340f,
+  0.973381211697303290f, -0.229192095663636770f, 0.973337246769414910f,
+    -0.229378734958878010f,
+  0.973293246054698250f, -0.229565365820518870f, 0.973249209554771230f,
+    -0.229751988241697490f,
+  0.973205137271252800f, -0.229938602215552210f, 0.973161029205763530f,
+    -0.230125207735221850f,
+  0.973116885359925130f, -0.230311804793845440f, 0.973072705735360530f,
+    -0.230498393384562350f,
+  0.973028490333694210f, -0.230684973500512200f, 0.972984239156551740f,
+    -0.230871545134835020f,
+  0.972939952205560180f, -0.231058108280671110f, 0.972895629482347760f,
+    -0.231244662931161050f,
+  0.972851270988544180f, -0.231431209079445750f, 0.972806876725780370f,
+    -0.231617746718666470f,
+  0.972762446695688570f, -0.231804275841964780f, 0.972717980899902250f,
+    -0.231990796442482440f,
+  0.972673479340056430f, -0.232177308513361710f, 0.972628942017787270f,
+    -0.232363812047745030f,
+  0.972584368934732210f, -0.232550307038775240f, 0.972539760092530180f,
+    -0.232736793479595390f,
+  0.972495115492821190f, -0.232923271363348980f, 0.972450435137246830f,
+    -0.233109740683179690f,
+  0.972405719027449770f, -0.233296201432231590f, 0.972360967165074140f,
+    -0.233482653603649090f,
+  0.972316179551765300f, -0.233669097190576820f, 0.972271356189170040f,
+    -0.233855532186159840f,
+  0.972226497078936270f, -0.234041958583543430f, 0.972181602222713440f,
+    -0.234228376375873210f,
+  0.972136671622152230f, -0.234414785556295160f, 0.972091705278904430f,
+    -0.234601186117955550f,
+  0.972046703194623500f, -0.234787578054000970f, 0.972001665370963890f,
+    -0.234973961357578250f,
+  0.971956591809581720f, -0.235160336021834730f, 0.971911482512134000f,
+    -0.235346702039917840f,
+  0.971866337480279400f, -0.235533059404975490f, 0.971821156715677700f,
+    -0.235719408110155820f,
+  0.971775940219990140f, -0.235905748148607370f, 0.971730687994879160f,
+    -0.236092079513478910f,
+  0.971685400042008540f, -0.236278402197919570f, 0.971640076363043390f,
+    -0.236464716195078780f,
+  0.971594716959650160f, -0.236651021498106380f, 0.971549321833496630f,
+    -0.236837318100152380f,
+  0.971503890986251780f, -0.237023605994367200f, 0.971458424419585960f,
+    -0.237209885173901600f,
+  0.971412922135170940f, -0.237396155631906610f, 0.971367384134679490f,
+    -0.237582417361533570f,
+  0.971321810419786160f, -0.237768670355934190f, 0.971276200992166490f,
+    -0.237954914608260540f,
+  0.971230555853497380f, -0.238141150111664840f, 0.971184875005457030f,
+    -0.238327376859299810f,
+  0.971139158449725090f, -0.238513594844318420f, 0.971093406187982460f,
+    -0.238699804059873980f,
+  0.971047618221911100f, -0.238886004499120040f, 0.971001794553194690f,
+    -0.239072196155210610f,
+  0.970955935183517970f, -0.239258379021299980f, 0.970910040114567050f,
+    -0.239444553090542630f,
+  0.970864109348029470f, -0.239630718356093560f, 0.970818142885593870f,
+    -0.239816874811108000f,
+  0.970772140728950350f, -0.240003022448741500f, 0.970726102879790110f,
+    -0.240189161262149900f,
+  0.970680029339806130f, -0.240375291244489450f, 0.970633920110692160f,
+    -0.240561412388916650f,
+  0.970587775194143630f, -0.240747524688588430f, 0.970541594591857070f,
+    -0.240933628136661910f,
+  0.970495378305530560f, -0.241119722726294590f, 0.970449126336863090f,
+    -0.241305808450644370f,
+  0.970402838687555500f, -0.241491885302869330f, 0.970356515359309450f,
+    -0.241677953276128010f,
+  0.970310156353828110f, -0.241864012363579180f, 0.970263761672816140f,
+    -0.242050062558382070f,
+  0.970217331317979160f, -0.242236103853696010f, 0.970170865291024480f,
+    -0.242422136242680890f,
+  0.970124363593660280f, -0.242608159718496810f, 0.970077826227596420f,
+    -0.242794174274304220f,
+  0.970031253194543970f, -0.242980179903263870f, 0.969984644496215240f,
+    -0.243166176598536900f,
+  0.969938000134323960f, -0.243352164353284740f, 0.969891320110585100f,
+    -0.243538143160669130f,
+  0.969844604426714830f, -0.243724113013852160f, 0.969797853084430890f,
+    -0.243910073905996260f,
+  0.969751066085452140f, -0.244096025830264210f, 0.969704243431498860f,
+    -0.244281968779819030f,
+  0.969657385124292450f, -0.244467902747824150f, 0.969610491165555870f,
+    -0.244653827727443320f,
+  0.969563561557013180f, -0.244839743711840670f, 0.969516596300390000f,
+    -0.245025650694180470f,
+  0.969469595397413060f, -0.245211548667627540f, 0.969422558849810320f,
+    -0.245397437625346960f,
+  0.969375486659311280f, -0.245583317560504060f, 0.969328378827646660f,
+    -0.245769188466264580f,
+  0.969281235356548530f, -0.245955050335794590f, 0.969234056247750050f,
+    -0.246140903162260530f,
+  0.969186841502985950f, -0.246326746938829030f, 0.969139591123992280f,
+    -0.246512581658667210f,
+  0.969092305112506210f, -0.246698407314942410f, 0.969044983470266240f,
+    -0.246884223900822430f,
+  0.968997626199012420f, -0.247070031409475250f, 0.968950233300485800f,
+    -0.247255829834069300f,
+  0.968902804776428870f, -0.247441619167773270f, 0.968855340628585580f,
+    -0.247627399403756280f,
+  0.968807840858700970f, -0.247813170535187670f, 0.968760305468521430f,
+    -0.247998932555237110f,
+  0.968712734459794780f, -0.248184685457074780f, 0.968665127834270060f,
+    -0.248370429233870980f,
+  0.968617485593697540f, -0.248556163878796560f, 0.968569807739828930f,
+    -0.248741889385022480f,
+  0.968522094274417380f, -0.248927605745720150f, 0.968474345199216820f,
+    -0.249113312954061360f,
+  0.968426560515983190f, -0.249299011003218190f, 0.968378740226473300f,
+    -0.249484699886362960f,
+  0.968330884332445190f, -0.249670379596668550f, 0.968282992835658660f,
+    -0.249856050127307990f,
+  0.968235065737874320f, -0.250041711471454650f, 0.968187103040854420f,
+    -0.250227363622282370f,
+  0.968139104746362440f, -0.250413006572965220f, 0.968091070856162970f,
+    -0.250598640316677670f,
+  0.968043001372022260f, -0.250784264846594500f, 0.967994896295707670f,
+    -0.250969880155890720f,
+  0.967946755628987800f, -0.251155486237741920f, 0.967898579373632660f,
+    -0.251341083085323880f,
+  0.967850367531413620f, -0.251526670691812610f, 0.967802120104103270f,
+    -0.251712249050384700f,
+  0.967753837093475510f, -0.251897818154216970f, 0.967705518501305480f,
+    -0.252083377996486450f,
+  0.967657164329369880f, -0.252268928570370810f, 0.967608774579446500f,
+    -0.252454469869047740f,
+  0.967560349253314360f, -0.252640001885695520f, 0.967511888352754150f,
+    -0.252825524613492610f,
+  0.967463391879547550f, -0.253011038045617860f, 0.967414859835477480f,
+    -0.253196542175250560f,
+  0.967366292222328510f, -0.253382036995570160f, 0.967317689041886310f,
+    -0.253567522499756560f,
+  0.967269050295937790f, -0.253752998680989990f, 0.967220375986271420f,
+    -0.253938465532451090f,
+  0.967171666114676640f, -0.254123923047320620f, 0.967122920682944360f,
+    -0.254309371218780000f,
+  0.967074139692867040f, -0.254494810040010730f, 0.967025323146238010f,
+    -0.254680239504194830f,
+  0.966976471044852070f, -0.254865659604514570f, 0.966927583390505660f,
+    -0.255051070334152470f,
+  0.966878660184995910f, -0.255236471686291710f, 0.966829701430121810f,
+    -0.255421863654115460f,
+  0.966780707127683270f, -0.255607246230807380f, 0.966731677279481840f,
+    -0.255792619409551610f,
+  0.966682611887320080f, -0.255977983183532430f, 0.966633510953002100f,
+    -0.256163337545934460f,
+  0.966584374478333120f, -0.256348682489942910f, 0.966535202465119700f,
+    -0.256534018008743040f,
+  0.966485994915169840f, -0.256719344095520660f, 0.966436751830292650f,
+    -0.256904660743461910f,
+  0.966387473212298900f, -0.257089967945753120f, 0.966338159063000130f,
+    -0.257275265695581120f,
+  0.966288809384209690f, -0.257460553986133100f, 0.966239424177741890f,
+    -0.257645832810596390f,
+  0.966190003445412500f, -0.257831102162158990f, 0.966140547189038750f,
+    -0.258016362034009020f,
+  0.966091055410438830f, -0.258201612419334870f, 0.966041528111432400f,
+    -0.258386853311325600f,
+  0.965991965293840570f, -0.258572084703170340f, 0.965942366959485540f,
+    -0.258757306588058680f,
+  0.965892733110190860f, -0.258942518959180520f, 0.965843063747781510f,
+    -0.259127721809726150f,
+  0.965793358874083680f, -0.259312915132886230f, 0.965743618490924830f,
+    -0.259498098921851660f,
+  0.965693842600133690f, -0.259683273169813770f, 0.965644031203540590f,
+    -0.259868437869964270f,
+  0.965594184302976830f, -0.260053593015495190f, 0.965544301900275180f,
+    -0.260238738599598840f,
+  0.965494383997269500f, -0.260423874615468010f, 0.965444430595795430f,
+    -0.260609001056295750f,
+  0.965394441697689400f, -0.260794117915275510f, 0.965344417304789370f,
+    -0.260979225185601070f,
+  0.965294357418934660f, -0.261164322860466480f, 0.965244262041965780f,
+    -0.261349410933066350f,
+  0.965194131175724720f, -0.261534489396595520f, 0.965143964822054450f,
+    -0.261719558244249030f,
+  0.965093762982799590f, -0.261904617469222610f, 0.965043525659805890f,
+    -0.262089667064712040f,
+  0.964993252854920320f, -0.262274707023913590f, 0.964942944569991410f,
+    -0.262459737340023980f,
+  0.964892600806868890f, -0.262644758006240040f, 0.964842221567403620f,
+    -0.262829769015759160f,
+  0.964791806853447900f, -0.263014770361779000f, 0.964741356666855340f,
+    -0.263199762037497560f,
+  0.964690871009481030f, -0.263384744036113280f, 0.964640349883180930f,
+    -0.263569716350824880f,
+  0.964589793289812760f, -0.263754678974831350f, 0.964539201231235150f,
+    -0.263939631901332350f,
+  0.964488573709308410f, -0.264124575123527550f, 0.964437910725893910f,
+    -0.264309508634617110f,
+  0.964387212282854290f, -0.264494432427801630f, 0.964336478382053720f,
+    -0.264679346496281890f,
+  0.964285709025357480f, -0.264864250833259260f, 0.964234904214632200f,
+    -0.265049145431935250f,
+  0.964184063951745830f, -0.265234030285511790f, 0.964133188238567640f,
+    -0.265418905387191260f,
+  0.964082277076968140f, -0.265603770730176330f, 0.964031330468819280f,
+    -0.265788626307669920f,
+  0.963980348415994110f, -0.265973472112875590f, 0.963929330920367140f,
+    -0.266158308138996990f,
+  0.963878277983814200f, -0.266343134379238180f, 0.963827189608212340f,
+    -0.266527950826803690f,
+  0.963776065795439840f, -0.266712757474898370f, 0.963724906547376530f,
+    -0.266897554316727350f,
+  0.963673711865903230f, -0.267082341345496300f, 0.963622481752902220f,
+    -0.267267118554410930f,
+  0.963571216210257320f, -0.267451885936677620f, 0.963519915239853140f,
+    -0.267636643485503090f,
+  0.963468578843575950f, -0.267821391194094150f, 0.963417207023313350f,
+    -0.268006129055658290f,
+  0.963365799780954050f, -0.268190857063403180f, 0.963314357118388200f,
+    -0.268375575210536900f,
+  0.963262879037507070f, -0.268560283490267890f, 0.963211365540203480f,
+    -0.268744981895804980f,
+  0.963159816628371360f, -0.268929670420357260f, 0.963108232303906190f,
+    -0.269114349057134380f,
+  0.963056612568704340f, -0.269299017799346120f, 0.963004957424663850f,
+    -0.269483676640202840f,
+  0.962953266873683880f, -0.269668325572915090f, 0.962901540917665000f,
+    -0.269852964590693860f,
+  0.962849779558509030f, -0.270037593686750570f, 0.962797982798119010f,
+    -0.270222212854296870f,
+  0.962746150638399410f, -0.270406822086544820f, 0.962694283081255930f,
+    -0.270591421376706940f,
+  0.962642380128595710f, -0.270776010717996010f, 0.962590441782326890f,
+    -0.270960590103625170f,
+  0.962538468044359160f, -0.271145159526808010f, 0.962486458916603450f,
+    -0.271329718980758420f,
+  0.962434414400972100f, -0.271514268458690700f, 0.962382334499378380f,
+    -0.271698807953819510f,
+  0.962330219213737400f, -0.271883337459359720f, 0.962278068545965090f,
+    -0.272067856968526920f,
+  0.962225882497979020f, -0.272252366474536710f, 0.962173661071697880f,
+    -0.272436865970605240f,
+  0.962121404269041580f, -0.272621355449948980f, 0.962069112091931580f,
+    -0.272805834905784810f,
+  0.962016784542290560f, -0.272990304331329920f, 0.961964421622042320f,
+    -0.273174763719801930f,
+  0.961912023333112210f, -0.273359213064418680f, 0.961859589677426570f,
+    -0.273543652358398730f,
+  0.961807120656913540f, -0.273728081594960540f, 0.961754616273502010f,
+    -0.273912500767323260f,
+  0.961702076529122540f, -0.274096909868706380f, 0.961649501425706820f,
+    -0.274281308892329660f,
+  0.961596890965187860f, -0.274465697831413220f, 0.961544245149499990f,
+    -0.274650076679177680f,
+  0.961491563980579000f, -0.274834445428843940f, 0.961438847460361680f,
+    -0.275018804073633220f,
+  0.961386095590786250f, -0.275203152606767310f, 0.961333308373792270f,
+    -0.275387491021468140f,
+  0.961280485811320640f, -0.275571819310958140f, 0.961227627905313460f,
+    -0.275756137468460120f,
+  0.961174734657714080f, -0.275940445487197150f, 0.961121806070467380f,
+    -0.276124743360392830f,
+  0.961068842145519350f, -0.276309031081271080f, 0.961015842884817230f,
+    -0.276493308643055990f,
+  0.960962808290309780f, -0.276677576038972420f, 0.960909738363946770f,
+    -0.276861833262245280f,
+  0.960856633107679660f, -0.277046080306099900f, 0.960803492523460760f,
+    -0.277230317163762170f,
+  0.960750316613243950f, -0.277414543828458090f, 0.960697105378984450f,
+    -0.277598760293414290f,
+  0.960643858822638590f, -0.277782966551857690f, 0.960590576946164120f,
+    -0.277967162597015370f,
+  0.960537259751520050f, -0.278151348422115090f, 0.960483907240666790f,
+    -0.278335524020384920f,
+  0.960430519415565790f, -0.278519689385053060f, 0.960377096278180130f,
+    -0.278703844509348490f,
+  0.960323637830473920f, -0.278887989386500280f, 0.960270144074412800f,
+    -0.279072124009737800f,
+  0.960216615011963430f, -0.279256248372291180f, 0.960163050645094000f,
+    -0.279440362467390510f,
+  0.960109450975773940f, -0.279624466288266590f, 0.960055816005973890f,
+    -0.279808559828150390f,
+  0.960002145737665960f, -0.279992643080273220f, 0.959948440172823210f,
+    -0.280176716037866980f,
+  0.959894699313420530f, -0.280360778694163810f, 0.959840923161433770f,
+    -0.280544831042396250f,
+  0.959787111718839900f, -0.280728873075797190f, 0.959733264987617680f,
+    -0.280912904787600000f,
+  0.959679382969746750f, -0.281096926171038260f, 0.959625465667208190f,
+    -0.281280937219346110f,
+  0.959571513081984520f, -0.281464937925757940f, 0.959517525216059260f,
+    -0.281648928283508630f,
+  0.959463502071417510f, -0.281832908285833350f, 0.959409443650045550f,
+    -0.282016877925967640f,
+  0.959355349953930790f, -0.282200837197147560f, 0.959301220985062210f,
+    -0.282384786092609360f,
+  0.959247056745430090f, -0.282568724605589740f, 0.959192857237025740f,
+    -0.282752652729325930f,
+  0.959138622461841890f, -0.282936570457055390f, 0.959084352421872730f,
+    -0.283120477782015820f,
+  0.959030047119113660f, -0.283304374697445740f, 0.958975706555561080f,
+    -0.283488261196583550f,
+  0.958921330733213170f, -0.283672137272668430f, 0.958866919654069010f,
+    -0.283856002918939750f,
+  0.958812473320129310f, -0.284039858128637190f, 0.958757991733395710f,
+    -0.284223702895001040f,
+  0.958703474895871600f, -0.284407537211271880f, 0.958648922809561150f,
+    -0.284591361070690440f,
+  0.958594335476470220f, -0.284775174466498300f, 0.958539712898605730f,
+    -0.284958977391937040f,
+  0.958485055077976100f, -0.285142769840248670f, 0.958430362016590930f,
+    -0.285326551804675870f,
+  0.958375633716461170f, -0.285510323278461260f, 0.958320870179598880f,
+    -0.285694084254848320f,
+  0.958266071408017670f, -0.285877834727080620f, 0.958211237403732260f,
+    -0.286061574688402040f,
+  0.958156368168758820f, -0.286245304132057120f, 0.958101463705114730f,
+    -0.286429023051290700f,
+  0.958046524014818600f, -0.286612731439347790f, 0.957991549099890370f,
+    -0.286796429289474080f,
+  0.957936538962351420f, -0.286980116594915570f, 0.957881493604224370f,
+    -0.287163793348918390f,
+  0.957826413027532910f, -0.287347459544729510f, 0.957771297234302320f,
+    -0.287531115175595930f,
+  0.957716146226558870f, -0.287714760234765170f, 0.957660960006330610f,
+    -0.287898394715485170f,
+  0.957605738575646350f, -0.288082018611004130f, 0.957550481936536470f,
+    -0.288265631914570770f,
+  0.957495190091032570f, -0.288449234619434220f, 0.957439863041167680f,
+    -0.288632826718843830f,
+  0.957384500788975860f, -0.288816408206049480f, 0.957329103336492790f,
+    -0.288999979074301420f,
+  0.957273670685755200f, -0.289183539316850200f, 0.957218202838801210f,
+    -0.289367088926947010f,
+  0.957162699797670210f, -0.289550627897843030f, 0.957107161564402790f,
+    -0.289734156222790250f,
+  0.957051588141040970f, -0.289917673895040750f, 0.956995979529628230f,
+    -0.290101180907847090f,
+  0.956940335732208820f, -0.290284677254462330f, 0.956884656750828900f,
+    -0.290468162928139820f,
+  0.956828942587535370f, -0.290651637922133220f, 0.956773193244376930f,
+    -0.290835102229696830f,
+  0.956717408723403050f, -0.291018555844085090f, 0.956661589026665090f,
+    -0.291201998758552900f,
+  0.956605734156215080f, -0.291385430966355660f, 0.956549844114106820f,
+    -0.291568852460749040f,
+  0.956493918902395100f, -0.291752263234989260f, 0.956437958523136180f,
+    -0.291935663282332780f,
+  0.956381962978387730f, -0.292119052596036380f, 0.956325932270208230f,
+    -0.292302431169357560f,
+  0.956269866400658030f, -0.292485798995553880f, 0.956213765371798470f,
+    -0.292669156067883460f,
+  0.956157629185692140f, -0.292852502379604810f, 0.956101457844403040f,
+    -0.293035837923976810f,
+  0.956045251349996410f, -0.293219162694258630f, 0.955989009704538930f,
+    -0.293402476683710110f,
+  0.955932732910098280f, -0.293585779885591200f, 0.955876420968743590f,
+    -0.293769072293162400f,
+  0.955820073882545420f, -0.293952353899684660f, 0.955763691653575440f,
+    -0.294135624698419030f,
+  0.955707274283906560f, -0.294318884682627400f, 0.955650821775613330f,
+    -0.294502133845571670f,
+  0.955594334130771110f, -0.294685372180514330f, 0.955537811351456880f,
+    -0.294868599680718270f,
+  0.955481253439748770f, -0.295051816339446720f, 0.955424660397726330f,
+    -0.295235022149963220f,
+  0.955368032227470350f, -0.295418217105532010f, 0.955311368931062720f,
+    -0.295601401199417360f,
+  0.955254670510586990f, -0.295784574424884260f, 0.955197936968127710f,
+    -0.295967736775197890f,
+  0.955141168305770780f, -0.296150888243623790f, 0.955084364525603410f,
+    -0.296334028823428190f,
+  0.955027525629714160f, -0.296517158507877470f, 0.954970651620192790f,
+    -0.296700277290238350f,
+  0.954913742499130520f, -0.296883385163778270f, 0.954856798268619580f,
+    -0.297066482121764730f,
+  0.954799818930753720f, -0.297249568157465840f, 0.954742804487627940f,
+    -0.297432643264150030f,
+  0.954685754941338340f, -0.297615707435086200f, 0.954628670293982680f,
+    -0.297798760663543550f,
+  0.954571550547659630f, -0.297981802942791810f, 0.954514395704469500f,
+    -0.298164834266100850f,
+  0.954457205766513490f, -0.298347854626741400f, 0.954399980735894490f,
+    -0.298530864017984120f,
+  0.954342720614716480f, -0.298713862433100330f, 0.954285425405084650f,
+    -0.298896849865361800f,
+  0.954228095109105670f, -0.299079826308040480f, 0.954170729728887280f,
+    -0.299262791754408840f,
+  0.954113329266538800f, -0.299445746197739890f, 0.954055893724170660f,
+    -0.299628689631306790f,
+  0.953998423103894490f, -0.299811622048383350f, 0.953940917407823500f,
+    -0.299994543442243580f,
+  0.953883376638071770f, -0.300177453806161950f, 0.953825800796755050f,
+    -0.300360353133413530f,
+  0.953768189885990330f, -0.300543241417273450f, 0.953710543907895670f,
+    -0.300726118651017500f,
+  0.953652862864590500f, -0.300908984827921890f, 0.953595146758195680f,
+    -0.301091839941263100f,
+  0.953537395590833280f, -0.301274683984317950f, 0.953479609364626610f,
+    -0.301457516950363940f,
+  0.953421788081700310f, -0.301640338832678770f, 0.953363931744180330f,
+    -0.301823149624540650f,
+  0.953306040354193860f, -0.302005949319228080f, 0.953248113913869320f,
+    -0.302188737910019990f,
+  0.953190152425336670f, -0.302371515390195970f, 0.953132155890726750f,
+    -0.302554281753035610f,
+  0.953074124312172200f, -0.302737036991819140f, 0.953016057691806530f,
+    -0.302919781099827310f,
+  0.952957956031764700f, -0.303102514070341060f, 0.952899819334182880f,
+    -0.303285235896641750f,
+  0.952841647601198720f, -0.303467946572011320f, 0.952783440834950920f,
+    -0.303650646089731910f,
+  0.952725199037579570f, -0.303833334443086360f, 0.952666922211226170f,
+    -0.304016011625357570f,
+  0.952608610358033350f, -0.304198677629829110f, 0.952550263480144930f,
+    -0.304381332449784880f,
+  0.952491881579706320f, -0.304563976078509100f, 0.952433464658864030f,
+    -0.304746608509286530f,
+  0.952375012719765880f, -0.304929229735402370f, 0.952316525764560940f,
+    -0.305111839750142110f,
+  0.952258003795399600f, -0.305294438546791670f, 0.952199446814433580f,
+    -0.305477026118637420f,
+  0.952140854823815830f, -0.305659602458966120f, 0.952082227825700620f,
+    -0.305842167561065080f,
+  0.952023565822243570f, -0.306024721418221790f, 0.951964868815601380f,
+    -0.306207264023724220f,
+  0.951906136807932350f, -0.306389795370860920f, 0.951847369801395620f,
+    -0.306572315452920740f,
+  0.951788567798152130f, -0.306754824263192780f, 0.951729730800363830f,
+    -0.306937321794966910f,
+  0.951670858810193860f, -0.307119808041533100f, 0.951611951829806850f,
+    -0.307302282996181790f,
+  0.951553009861368590f, -0.307484746652204100f, 0.951494032907046370f,
+    -0.307667199002891190f,
+  0.951435020969008340f, -0.307849640041534870f, 0.951375974049424420f,
+    -0.308032069761427330f,
+  0.951316892150465550f, -0.308214488155861050f, 0.951257775274304000f,
+    -0.308396895218129190f,
+  0.951198623423113230f, -0.308579290941525090f, 0.951139436599068190f,
+    -0.308761675319342450f,
+  0.951080214804345010f, -0.308944048344875710f, 0.951020958041121080f,
+    -0.309126410011419440f,
+  0.950961666311575080f, -0.309308760312268730f, 0.950902339617887060f,
+    -0.309491099240719100f,
+  0.950842977962238160f, -0.309673426790066380f, 0.950783581346811070f,
+    -0.309855742953607070f,
+  0.950724149773789610f, -0.310038047724637890f, 0.950664683245358910f,
+    -0.310220341096455850f,
+  0.950605181763705340f, -0.310402623062358720f, 0.950545645331016600f,
+    -0.310584893615644450f,
+  0.950486073949481700f, -0.310767152749611470f, 0.950426467621290900f,
+    -0.310949400457558640f,
+  0.950366826348635780f, -0.311131636732785270f, 0.950307150133709260f,
+    -0.311313861568590920f,
+  0.950247438978705230f, -0.311496074958275910f, 0.950187692885819280f,
+    -0.311678276895140550f,
+  0.950127911857248100f, -0.311860467372486020f, 0.950068095895189590f,
+    -0.312042646383613510f,
+  0.950008245001843000f, -0.312224813921824880f, 0.949948359179409010f,
+    -0.312406969980422440f,
+  0.949888438430089300f, -0.312589114552708710f, 0.949828482756087110f,
+    -0.312771247631986770f,
+  0.949768492159606680f, -0.312953369211560200f, 0.949708466642853800f,
+    -0.313135479284732840f,
+  0.949648406208035480f, -0.313317577844809010f, 0.949588310857359950f,
+    -0.313499664885093510f,
+  0.949528180593036670f, -0.313681740398891520f, 0.949468015417276550f,
+    -0.313863804379508500f,
+  0.949407815332291570f, -0.314045856820250710f, 0.949347580340295210f,
+    -0.314227897714424440f,
+  0.949287310443502120f, -0.314409927055336660f, 0.949227005644128210f,
+    -0.314591944836294660f,
+  0.949166665944390700f, -0.314773951050606070f, 0.949106291346508260f,
+    -0.314955945691579140f,
+  0.949045881852700560f, -0.315137928752522440f, 0.948985437465188710f,
+    -0.315319900226744890f,
+  0.948924958186195160f, -0.315501860107555990f, 0.948864444017943340f,
+    -0.315683808388265650f,
+  0.948803894962658490f, -0.315865745062183960f, 0.948743311022566480f,
+    -0.316047670122621860f,
+  0.948682692199895090f, -0.316229583562890330f, 0.948622038496872990f,
+    -0.316411485376300980f,
+  0.948561349915730270f, -0.316593375556165850f, 0.948500626458698260f,
+    -0.316775254095797270f,
+  0.948439868128009620f, -0.316957120988508150f, 0.948379074925898120f,
+    -0.317138976227611780f,
+  0.948318246854599090f, -0.317320819806421740f, 0.948257383916349060f,
+    -0.317502651718252260f,
+  0.948196486113385580f, -0.317684471956417970f, 0.948135553447947980f,
+    -0.317866280514233660f,
+  0.948074585922276230f, -0.318048077385014950f, 0.948013583538612200f,
+    -0.318229862562077530f,
+  0.947952546299198670f, -0.318411636038737790f, 0.947891474206279840f,
+    -0.318593397808312420f,
+  0.947830367262101010f, -0.318775147864118480f, 0.947769225468909180f,
+    -0.318956886199473650f,
+  0.947708048828952100f, -0.319138612807695900f, 0.947646837344479300f,
+    -0.319320327682103610f,
+  0.947585591017741090f, -0.319502030816015690f, 0.947524309850989570f,
+    -0.319683722202751430f,
+  0.947462993846477700f, -0.319865401835630500f, 0.947401643006459900f,
+    -0.320047069707973140f,
+  0.947340257333192050f, -0.320228725813099860f, 0.947278836828930880f,
+    -0.320410370144331820f,
+  0.947217381495934820f, -0.320592002694990330f, 0.947155891336463270f,
+    -0.320773623458397330f,
+  0.947094366352777220f, -0.320955232427875210f, 0.947032806547138620f,
+    -0.321136829596746660f,
+  0.946971211921810880f, -0.321318414958334850f, 0.946909582479058760f,
+    -0.321499988505963510f,
+  0.946847918221148000f, -0.321681550232956580f, 0.946786219150346000f,
+    -0.321863100132638580f,
+  0.946724485268921170f, -0.322044638198334510f, 0.946662716579143360f,
+    -0.322226164423369600f,
+  0.946600913083283530f, -0.322407678801069850f, 0.946539074783614100f,
+    -0.322589181324761330f,
+  0.946477201682408680f, -0.322770671987770710f, 0.946415293781942110f,
+    -0.322952150783425260f,
+  0.946353351084490590f, -0.323133617705052330f, 0.946291373592331620f,
+    -0.323315072745979980f,
+  0.946229361307743820f, -0.323496515899536710f, 0.946167314233007370f,
+    -0.323677947159051240f,
+  0.946105232370403450f, -0.323859366517852850f, 0.946043115722214560f,
+    -0.324040773969271450f,
+  0.945980964290724760f, -0.324222169506636960f, 0.945918778078219110f,
+    -0.324403553123280230f,
+  0.945856557086983910f, -0.324584924812532150f, 0.945794301319306970f,
+    -0.324766284567724220f,
+  0.945732010777477150f, -0.324947632382188430f, 0.945669685463784710f,
+    -0.325128968249257080f,
+  0.945607325380521280f, -0.325310292162262930f, 0.945544930529979680f,
+    -0.325491604114539310f,
+  0.945482500914453740f, -0.325672904099419850f, 0.945420036536239070f,
+    -0.325854192110238580f,
+  0.945357537397632290f, -0.326035468140330240f, 0.945295003500931210f,
+    -0.326216732183029710f,
+  0.945232434848435000f, -0.326397984231672490f, 0.945169831442444150f,
+    -0.326579224279594400f,
+  0.945107193285260610f, -0.326760452320131730f, 0.945044520379187070f,
+    -0.326941668346621420f,
+  0.944981812726528150f, -0.327122872352400510f, 0.944919070329589220f,
+    -0.327304064330806670f,
+  0.944856293190677210f, -0.327485244275178000f, 0.944793481312100280f,
+    -0.327666412178853120f,
+  0.944730634696167800f, -0.327847568035170840f, 0.944667753345190490f,
+    -0.328028711837470680f,
+  0.944604837261480260f, -0.328209843579092500f, 0.944541886447350490f,
+    -0.328390963253376580f,
+  0.944478900905115550f, -0.328572070853663740f, 0.944415880637091250f,
+    -0.328753166373294990f,
+  0.944352825645594750f, -0.328934249805612200f, 0.944289735932944410f,
+    -0.329115321143957250f,
+  0.944226611501459810f, -0.329296380381672750f, 0.944163452353461770f,
+    -0.329477427512101740f,
+  0.944100258491272660f, -0.329658462528587490f, 0.944037029917215830f,
+    -0.329839485424473940f,
+  0.943973766633615980f, -0.330020496193105420f, 0.943910468642799150f,
+    -0.330201494827826570f,
+  0.943847135947092690f, -0.330382481321982780f, 0.943783768548825060f,
+    -0.330563455668919540f,
+  0.943720366450326200f, -0.330744417861982890f, 0.943656929653927220f,
+    -0.330925367894519540f,
+  0.943593458161960390f, -0.331106305759876430f, 0.943529951976759480f,
+    -0.331287231451400820f,
+  0.943466411100659320f, -0.331468144962440870f, 0.943402835535996240f,
+    -0.331649046286344670f,
+  0.943339225285107720f, -0.331829935416461110f, 0.943275580350332540f,
+    -0.332010812346139380f,
+  0.943211900734010620f, -0.332191677068729150f, 0.943148186438483420f,
+    -0.332372529577580620f,
+  0.943084437466093490f, -0.332553369866044220f, 0.943020653819184650f,
+    -0.332734197927471050f,
+  0.942956835500102120f, -0.332915013755212650f, 0.942892982511192250f,
+    -0.333095817342620780f,
+  0.942829094854802710f, -0.333276608683047930f, 0.942765172533282510f,
+    -0.333457387769846850f,
+  0.942701215548981900f, -0.333638154596370860f, 0.942637223904252530f,
+    -0.333818909155973620f,
+  0.942573197601446870f, -0.333999651442009380f, 0.942509136642919240f,
+    -0.334180381447832690f,
+  0.942445041031024890f, -0.334361099166798740f, 0.942380910768120470f,
+    -0.334541804592262900f,
+  0.942316745856563780f, -0.334722497717581220f, 0.942252546298714020f,
+    -0.334903178536110180f,
+  0.942188312096931770f, -0.335083847041206580f, 0.942124043253578570f,
+    -0.335264503226227810f,
+  0.942059739771017310f, -0.335445147084531600f, 0.941995401651612550f,
+    -0.335625778609476290f,
+  0.941931028897729620f, -0.335806397794420450f, 0.941866621511735280f,
+    -0.335987004632723350f,
+  0.941802179495997650f, -0.336167599117744520f, 0.941737702852886160f,
+    -0.336348181242844050f,
+  0.941673191584771360f, -0.336528751001382410f, 0.941608645694025250f,
+    -0.336709308386720580f,
+  0.941544065183020810f, -0.336889853392220050f, 0.941479450054132580f,
+    -0.337070386011242620f,
+  0.941414800309736340f, -0.337250906237150590f, 0.941350115952208970f,
+    -0.337431414063306840f,
+  0.941285396983928660f, -0.337611909483074620f, 0.941220643407275180f,
+    -0.337792392489817460f,
+  0.941155855224629190f, -0.337972863076899720f, 0.941091032438372780f,
+    -0.338153321237685930f,
+  0.941026175050889260f, -0.338333766965541130f, 0.940961283064563280f,
+    -0.338514200253830940f,
+  0.940896356481780830f, -0.338694621095921190f, 0.940831395304928870f,
+    -0.338875029485178450f,
+  0.940766399536396070f, -0.339055425414969640f, 0.940701369178571940f,
+    -0.339235808878661950f,
+  0.940636304233847590f, -0.339416179869623360f, 0.940571204704615190f,
+    -0.339596538381222110f,
+  0.940506070593268300f, -0.339776884406826850f, 0.940440901902201750f,
+    -0.339957217939806880f,
+  0.940375698633811540f, -0.340137538973531720f, 0.940310460790495070f,
+    -0.340317847501371670f,
+  0.940245188374650880f, -0.340498143516697160f, 0.940179881388678920f,
+    -0.340678427012879200f,
+  0.940114539834980280f, -0.340858697983289440f, 0.940049163715957370f,
+    -0.341038956421299720f,
+  0.939983753034014050f, -0.341219202320282360f, 0.939918307791555050f,
+    -0.341399435673610420f,
+  0.939852827990986680f, -0.341579656474657160f, 0.939787313634716570f,
+    -0.341759864716796310f,
+  0.939721764725153340f, -0.341940060393402190f, 0.939656181264707180f,
+    -0.342120243497849530f,
+  0.939590563255789270f, -0.342300414023513520f, 0.939524910700812230f,
+    -0.342480571963769800f,
+  0.939459223602189920f, -0.342660717311994380f, 0.939393501962337510f,
+    -0.342840850061563950f,
+  0.939327745783671400f, -0.343020970205855540f, 0.939261955068609210f,
+    -0.343201077738246540f,
+  0.939196129819569900f, -0.343381172652115040f, 0.939130270038973650f,
+    -0.343561254940839390f,
+  0.939064375729241950f, -0.343741324597798490f, 0.938998446892797540f,
+    -0.343921381616371700f,
+  0.938932483532064600f, -0.344101425989938810f, 0.938866485649468060f,
+    -0.344281457711880180f,
+  0.938800453247434770f, -0.344461476775576540f, 0.938734386328392460f,
+    -0.344641483174408960f,
+  0.938668284894770170f, -0.344821476901759290f, 0.938602148948998400f,
+    -0.345001457951009670f,
+  0.938535978493508560f, -0.345181426315542550f, 0.938469773530733800f,
+    -0.345361381988741220f,
+  0.938403534063108060f, -0.345541324963989090f, 0.938337260093066950f,
+    -0.345721255234670120f,
+  0.938270951623047190f, -0.345901172794168990f, 0.938204608655486490f,
+    -0.346081077635870430f,
+  0.938138231192824360f, -0.346260969753160010f, 0.938071819237501270f,
+    -0.346440849139423520f,
+  0.938005372791958840f, -0.346620715788047320f, 0.937938891858640320f,
+    -0.346800569692418290f,
+  0.937872376439989890f, -0.346980410845923680f, 0.937805826538453120f,
+    -0.347160239241951160f,
+  0.937739242156476970f, -0.347340054873889140f, 0.937672623296509470f,
+    -0.347519857735126110f,
+  0.937605969960999990f, -0.347699647819051380f, 0.937539282152399230f,
+    -0.347879425119054510f,
+  0.937472559873159250f, -0.348059189628525610f, 0.937405803125732960f,
+    -0.348238941340855260f,
+  0.937339011912574960f, -0.348418680249434560f, 0.937272186236140950f,
+    -0.348598406347654930f,
+  0.937205326098887960f, -0.348778119628908420f, 0.937138431503274140f,
+    -0.348957820086587490f,
+  0.937071502451759190f, -0.349137507714084970f, 0.937004538946803690f,
+    -0.349317182504794380f,
+  0.936937540990869900f, -0.349496844452109550f, 0.936870508586420960f,
+    -0.349676493549424760f,
+  0.936803441735921560f, -0.349856129790134920f, 0.936736340441837620f,
+    -0.350035753167635240f,
+  0.936669204706636170f, -0.350215363675321580f, 0.936602034532785570f,
+    -0.350394961306590150f,
+  0.936534829922755500f, -0.350574546054837510f, 0.936467590879016990f,
+    -0.350754117913461060f,
+  0.936400317404042060f, -0.350933676875858360f, 0.936333009500304180f,
+    -0.351113222935427460f,
+  0.936265667170278260f, -0.351292756085567090f, 0.936198290416440090f,
+    -0.351472276319676310f,
+  0.936130879241267030f, -0.351651783631154570f, 0.936063433647237540f,
+    -0.351831278013402030f,
+  0.935995953636831410f, -0.352010759459819080f, 0.935928439212529660f,
+    -0.352190227963806830f,
+  0.935860890376814640f, -0.352369683518766630f, 0.935793307132169900f,
+    -0.352549126118100460f,
+  0.935725689481080370f, -0.352728555755210730f, 0.935658037426032040f,
+    -0.352907972423500250f,
+  0.935590350969512370f, -0.353087376116372480f, 0.935522630114009930f,
+    -0.353266766827231240f,
+  0.935454874862014620f, -0.353446144549480810f, 0.935387085216017770f,
+    -0.353625509276525970f,
+  0.935319261178511610f, -0.353804861001772050f, 0.935251402751989920f,
+    -0.353984199718624770f,
+  0.935183509938947610f, -0.354163525420490340f, 0.935115582741880890f,
+    -0.354342838100775550f,
+  0.935047621163287430f, -0.354522137752887430f, 0.934979625205665800f,
+    -0.354701424370233830f,
+  0.934911594871516090f, -0.354880697946222790f, 0.934843530163339540f,
+    -0.355059958474262860f,
+  0.934775431083638700f, -0.355239205947763310f, 0.934707297634917440f,
+    -0.355418440360133650f,
+  0.934639129819680780f, -0.355597661704783850f, 0.934570927640435030f,
+    -0.355776869975124640f,
+  0.934502691099687870f, -0.355956065164566850f, 0.934434420199948050f,
+    -0.356135247266522130f,
+  0.934366114943725790f, -0.356314416274402410f, 0.934297775333532530f,
+    -0.356493572181620090f,
+  0.934229401371880820f, -0.356672714981588260f, 0.934160993061284530f,
+    -0.356851844667720300f,
+  0.934092550404258980f, -0.357030961233429980f, 0.934024073403320390f,
+    -0.357210064672131960f,
+  0.933955562060986730f, -0.357389154977240940f, 0.933887016379776890f,
+    -0.357568232142172260f,
+  0.933818436362210960f, -0.357747296160341900f, 0.933749822010810580f,
+    -0.357926347025166010f,
+  0.933681173328098410f, -0.358105384730061590f, 0.933612490316598540f,
+    -0.358284409268445850f,
+  0.933543772978836170f, -0.358463420633736540f, 0.933475021317337950f,
+    -0.358642418819351990f,
+  0.933406235334631520f, -0.358821403818710860f, 0.933337415033246190f,
+    -0.359000375625232460f,
+  0.933268560415712050f, -0.359179334232336500f, 0.933199671484560730f,
+    -0.359358279633443130f,
+  0.933130748242325230f, -0.359537211821973070f, 0.933061790691539380f,
+    -0.359716130791347570f,
+  0.932992798834738960f, -0.359895036534988110f, 0.932923772674460140f,
+    -0.360073929046317020f,
+  0.932854712213241120f, -0.360252808318756890f, 0.932785617453621100f,
+    -0.360431674345730700f,
+  0.932716488398140250f, -0.360610527120662270f, 0.932647325049340450f,
+    -0.360789366636975580f,
+  0.932578127409764420f, -0.360968192888095230f, 0.932508895481956590f,
+    -0.361147005867446250f,
+  0.932439629268462360f, -0.361325805568454280f, 0.932370328771828460f,
+    -0.361504591984545260f,
+  0.932300993994602760f, -0.361683365109145840f, 0.932231624939334540f,
+    -0.361862124935682980f,
+  0.932162221608574430f, -0.362040871457584180f, 0.932092784004874050f,
+    -0.362219604668277460f,
+  0.932023312130786490f, -0.362398324561191310f, 0.931953805988866010f,
+    -0.362577031129754760f,
+  0.931884265581668150f, -0.362755724367397230f, 0.931814690911749730f,
+    -0.362934404267548640f,
+  0.931745081981668720f, -0.363113070823639470f, 0.931675438793984620f,
+    -0.363291724029100760f,
+  0.931605761351257830f, -0.363470363877363760f, 0.931536049656050300f,
+    -0.363648990361860550f,
+  0.931466303710925090f, -0.363827603476023500f, 0.931396523518446600f,
+    -0.364006203213285470f,
+  0.931326709081180430f, -0.364184789567079890f, 0.931256860401693420f,
+    -0.364363362530840620f,
+  0.931186977482553750f, -0.364541922098002120f, 0.931117060326330790f,
+    -0.364720468261999280f,
+  0.931047108935595280f, -0.364899001016267320f, 0.930977123312918930f,
+    -0.365077520354242180f,
+  0.930907103460875130f, -0.365256026269360320f, 0.930837049382038150f,
+    -0.365434518755058390f,
+  0.930766961078983710f, -0.365612997804773850f, 0.930696838554288860f,
+    -0.365791463411944570f,
+  0.930626681810531760f, -0.365969915570008740f, 0.930556490850291800f,
+    -0.366148354272405330f,
+  0.930486265676149780f, -0.366326779512573590f, 0.930416006290687550f,
+    -0.366505191283953370f,
+  0.930345712696488470f, -0.366683589579984930f, 0.930275384896137150f,
+    -0.366861974394109060f,
+  0.930205022892219070f, -0.367040345719767180f, 0.930134626687321390f,
+    -0.367218703550400980f,
+  0.930064196284032360f, -0.367397047879452710f, 0.929993731684941480f,
+    -0.367575378700365330f,
+  0.929923232892639670f, -0.367753696006581980f, 0.929852699909718750f,
+    -0.367931999791546450f,
+  0.929782132738772190f, -0.368110290048703050f, 0.929711531382394370f,
+    -0.368288566771496570f,
+  0.929640895843181330f, -0.368466829953372320f, 0.929570226123729860f,
+    -0.368645079587776040f,
+  0.929499522226638560f, -0.368823315668153910f, 0.929428784154506800f,
+    -0.369001538187952780f,
+  0.929358011909935500f, -0.369179747140620020f, 0.929287205495526790f,
+    -0.369357942519603130f,
+  0.929216364913884040f, -0.369536124318350650f, 0.929145490167611720f,
+    -0.369714292530311240f,
+  0.929074581259315860f, -0.369892447148934100f, 0.929003638191603360f,
+    -0.370070588167669080f,
+  0.928932660967082820f, -0.370248715579966360f, 0.928861649588363700f,
+    -0.370426829379276790f,
+  0.928790604058057020f, -0.370604929559051670f, 0.928719524378774810f,
+    -0.370783016112742560f,
+  0.928648410553130520f, -0.370961089033801980f, 0.928577262583738850f,
+    -0.371139148315682570f,
+  0.928506080473215590f, -0.371317193951837540f, 0.928434864224177980f,
+    -0.371495225935720760f,
+  0.928363613839244370f, -0.371673244260786520f, 0.928292329321034670f,
+    -0.371851248920489490f,
+  0.928221010672169440f, -0.372029239908285010f, 0.928149657895271150f,
+    -0.372207217217628840f,
+  0.928078270992963140f, -0.372385180841977360f, 0.928006849967869970f,
+    -0.372563130774787250f,
+  0.927935394822617890f, -0.372741067009515760f, 0.927863905559833780f,
+    -0.372918989539620830f,
+  0.927792382182146320f, -0.373096898358560640f, 0.927720824692185200f,
+    -0.373274793459793970f,
+  0.927649233092581180f, -0.373452674836780300f, 0.927577607385966730f,
+    -0.373630542482979280f,
+  0.927505947574975180f, -0.373808396391851210f, 0.927434253662241300f,
+    -0.373986236556857030f,
+  0.927362525650401110f, -0.374164062971457930f, 0.927290763542091720f,
+    -0.374341875629115920f,
+  0.927218967339951790f, -0.374519674523293210f, 0.927147137046620880f,
+    -0.374697459647452600f,
+  0.927075272664740100f, -0.374875230995057540f, 0.927003374196951670f,
+    -0.375052988559571920f,
+  0.926931441645899130f, -0.375230732334459920f, 0.926859475014227160f,
+    -0.375408462313186590f,
+  0.926787474304581750f, -0.375586178489217220f, 0.926715439519610330f,
+    -0.375763880856017700f,
+  0.926643370661961230f, -0.375941569407054420f, 0.926571267734284330f,
+    -0.376119244135794340f,
+  0.926499130739230510f, -0.376296905035704790f, 0.926426959679452210f,
+    -0.376474552100253770f,
+  0.926354754557602860f, -0.376652185322909560f, 0.926282515376337210f,
+    -0.376829804697141280f,
+  0.926210242138311380f, -0.377007410216418260f, 0.926137934846182560f,
+    -0.377185001874210450f,
+  0.926065593502609310f, -0.377362579663988340f, 0.925993218110251480f,
+    -0.377540143579222940f,
+  0.925920808671770070f, -0.377717693613385640f, 0.925848365189827270f,
+    -0.377895229759948490f,
+  0.925775887667086740f, -0.378072752012383990f, 0.925703376106213230f,
+    -0.378250260364165200f,
+  0.925630830509872720f, -0.378427754808765560f, 0.925558250880732740f,
+    -0.378605235339659120f,
+  0.925485637221461490f, -0.378782701950320540f, 0.925412989534729060f,
+    -0.378960154634224720f,
+  0.925340307823206310f, -0.379137593384847320f, 0.925267592089565660f,
+    -0.379315018195664430f,
+  0.925194842336480530f, -0.379492429060152630f, 0.925122058566625880f,
+    -0.379669825971788940f,
+  0.925049240782677580f, -0.379847208924051160f, 0.924976388987313160f,
+    -0.380024577910417270f,
+  0.924903503183210910f, -0.380201932924366050f, 0.924830583373050800f,
+    -0.380379273959376600f,
+  0.924757629559513910f, -0.380556601008928520f, 0.924684641745282420f,
+    -0.380733914066502140f,
+  0.924611619933039970f, -0.380911213125578070f, 0.924538564125471420f,
+    -0.381088498179637520f,
+  0.924465474325262600f, -0.381265769222162380f, 0.924392350535101050f,
+    -0.381443026246634730f,
+  0.924319192757675160f, -0.381620269246537360f, 0.924246000995674890f,
+    -0.381797498215353640f,
+  0.924172775251791200f, -0.381974713146567220f, 0.924099515528716280f,
+    -0.382151914033662610f,
+  0.924026221829143850f, -0.382329100870124510f, 0.923952894155768640f,
+    -0.382506273649438230f,
+  0.923879532511286740f, -0.382683432365089780f, 0.923806136898395410f,
+    -0.382860577010565420f,
+  0.923732707319793290f, -0.383037707579352020f, 0.923659243778179980f,
+    -0.383214824064937180f,
+  0.923585746276256670f, -0.383391926460808660f, 0.923512214816725630f,
+    -0.383569014760454910f,
+  0.923438649402290370f, -0.383746088957365010f, 0.923365050035655720f,
+    -0.383923149045028390f,
+  0.923291416719527640f, -0.384100195016935040f, 0.923217749456613500f,
+    -0.384277226866575510f,
+  0.923144048249621930f, -0.384454244587440820f, 0.923070313101262420f,
+    -0.384631248173022580f,
+  0.922996544014246250f, -0.384808237616812880f, 0.922922740991285680f,
+    -0.384985212912304200f,
+  0.922848904035094120f, -0.385162174052989860f, 0.922775033148386380f,
+    -0.385339121032363340f,
+  0.922701128333878630f, -0.385516053843918850f, 0.922627189594287910f,
+    -0.385692972481151140f,
+  0.922553216932332830f, -0.385869876937555310f, 0.922479210350733210f,
+    -0.386046767206627170f,
+  0.922405169852209880f, -0.386223643281862980f, 0.922331095439485440f,
+    -0.386400505156759440f,
+  0.922256987115283030f, -0.386577352824813920f, 0.922182844882327600f,
+    -0.386754186279524180f,
+  0.922108668743345180f, -0.386931005514388580f, 0.922034458701062820f,
+    -0.387107810522905990f,
+  0.921960214758209220f, -0.387284601298575840f, 0.921885936917513970f,
+    -0.387461377834897870f,
+  0.921811625181708120f, -0.387638140125372730f, 0.921737279553523910f,
+    -0.387814888163501180f,
+  0.921662900035694730f, -0.387991621942784860f, 0.921588486630955490f,
+    -0.388168341456725740f,
+  0.921514039342042010f, -0.388345046698826250f, 0.921439558171691430f,
+    -0.388521737662589570f,
+  0.921365043122642340f, -0.388698414341519190f, 0.921290494197634540f,
+    -0.388875076729119250f,
+  0.921215911399408730f, -0.389051724818894380f, 0.921141294730707270f,
+    -0.389228358604349730f,
+  0.921066644194273640f, -0.389404978078990940f, 0.920991959792852310f,
+    -0.389581583236324300f,
+  0.920917241529189520f, -0.389758174069856410f, 0.920842489406032190f,
+    -0.389934750573094730f,
+  0.920767703426128790f, -0.390111312739546910f, 0.920692883592229120f,
+    -0.390287860562721190f,
+  0.920618029907083970f, -0.390464394036126590f, 0.920543142373445480f,
+    -0.390640913153272430f,
+  0.920468220994067110f, -0.390817417907668500f, 0.920393265771703550f,
+    -0.390993908292825380f,
+  0.920318276709110590f, -0.391170384302253870f, 0.920243253809045370f,
+    -0.391346845929465560f,
+  0.920168197074266340f, -0.391523293167972410f, 0.920093106507533180f,
+    -0.391699726011286940f,
+  0.920017982111606570f, -0.391876144452922350f, 0.919942823889248640f,
+    -0.392052548486392090f,
+  0.919867631843222950f, -0.392228938105210310f, 0.919792405976293860f,
+    -0.392405313302891690f,
+  0.919717146291227360f, -0.392581674072951470f, 0.919641852790790470f,
+    -0.392758020408905280f,
+  0.919566525477751530f, -0.392934352304269490f, 0.919491164354880100f,
+    -0.393110669752560760f,
+  0.919415769424947070f, -0.393286972747296400f, 0.919340340690724340f,
+    -0.393463261281994330f,
+  0.919264878154985370f, -0.393639535350172880f, 0.919189381820504470f,
+    -0.393815794945351020f,
+  0.919113851690057770f, -0.393992040061048100f, 0.919038287766422050f,
+    -0.394168270690784080f,
+  0.918962690052375630f, -0.394344486828079600f, 0.918887058550697970f,
+    -0.394520688466455600f,
+  0.918811393264170050f, -0.394696875599433560f, 0.918735694195573550f,
+    -0.394873048220535760f,
+  0.918659961347691900f, -0.395049206323284770f, 0.918584194723309540f,
+    -0.395225349901203670f,
+  0.918508394325212250f, -0.395401478947816350f, 0.918432560156186910f,
+    -0.395577593456646840f,
+  0.918356692219021720f, -0.395753693421220080f, 0.918280790516506130f,
+    -0.395929778835061250f,
+  0.918204855051430900f, -0.396105849691696270f, 0.918128885826588030f,
+    -0.396281905984651520f,
+  0.918052882844770380f, -0.396457947707453910f, 0.917976846108772730f,
+    -0.396633974853630830f,
+  0.917900775621390500f, -0.396809987416710310f, 0.917824671385420570f,
+    -0.396985985390220900f,
+  0.917748533403661250f, -0.397161968767691610f, 0.917672361678911860f,
+    -0.397337937542652060f,
+  0.917596156213972950f, -0.397513891708632330f, 0.917519917011646260f,
+    -0.397689831259163180f,
+  0.917443644074735220f, -0.397865756187775750f, 0.917367337406043930f,
+    -0.398041666488001770f,
+  0.917290997008377910f, -0.398217562153373560f, 0.917214622884544250f,
+    -0.398393443177423980f,
+  0.917138215037350710f, -0.398569309553686300f, 0.917061773469606820f,
+    -0.398745161275694430f,
+  0.916985298184123000f, -0.398920998336982910f, 0.916908789183710990f,
+    -0.399096820731086540f,
+  0.916832246471183890f, -0.399272628451540990f, 0.916755670049355990f,
+    -0.399448421491882140f,
+  0.916679059921042700f, -0.399624199845646790f, 0.916602416089060790f,
+    -0.399799963506371980f,
+  0.916525738556228210f, -0.399975712467595330f, 0.916449027325364150f,
+    -0.400151446722855130f,
+  0.916372282399289140f, -0.400327166265690090f, 0.916295503780824800f,
+    -0.400502871089639500f,
+  0.916218691472794220f, -0.400678561188243240f, 0.916141845478021350f,
+    -0.400854236555041650f,
+  0.916064965799331720f, -0.401029897183575620f, 0.915988052439551950f,
+    -0.401205543067386710f,
+  0.915911105401509880f, -0.401381174200016790f, 0.915834124688034710f,
+    -0.401556790575008540f,
+  0.915757110301956720f, -0.401732392185905010f, 0.915680062246107650f,
+    -0.401907979026249700f,
+  0.915602980523320230f, -0.402083551089586990f, 0.915525865136428530f,
+    -0.402259108369461490f,
+  0.915448716088267830f, -0.402434650859418430f, 0.915371533381674760f,
+    -0.402610178553003680f,
+  0.915294317019487050f, -0.402785691443763530f, 0.915217067004543860f,
+    -0.402961189525244900f,
+  0.915139783339685260f, -0.403136672790995300f, 0.915062466027752760f,
+    -0.403312141234562550f,
+  0.914985115071589310f, -0.403487594849495310f, 0.914907730474038730f,
+    -0.403663033629342640f,
+  0.914830312237946200f, -0.403838457567654070f, 0.914752860366158220f,
+    -0.404013866657979890f,
+  0.914675374861522390f, -0.404189260893870690f, 0.914597855726887790f,
+    -0.404364640268877810f,
+  0.914520302965104450f, -0.404540004776553000f, 0.914442716579023870f,
+    -0.404715354410448650f,
+  0.914365096571498560f, -0.404890689164117580f, 0.914287442945382440f,
+    -0.405066009031113340f,
+  0.914209755703530690f, -0.405241314004989860f, 0.914132034848799460f,
+    -0.405416604079301630f,
+  0.914054280384046570f, -0.405591879247603870f, 0.913976492312130630f,
+    -0.405767139503452060f,
+  0.913898670635911680f, -0.405942384840402510f, 0.913820815358251100f,
+    -0.406117615252011840f,
+  0.913742926482011390f, -0.406292830731837360f, 0.913665004010056350f,
+    -0.406468031273437000f,
+  0.913587047945250810f, -0.406643216870369030f, 0.913509058290461140f,
+    -0.406818387516192310f,
+  0.913431035048554720f, -0.406993543204466510f, 0.913352978222400250f,
+    -0.407168683928751550f,
+  0.913274887814867760f, -0.407343809682607970f, 0.913196763828828200f,
+    -0.407518920459596920f,
+  0.913118606267154240f, -0.407694016253280110f, 0.913040415132719160f,
+    -0.407869097057219800f,
+  0.912962190428398210f, -0.408044162864978690f, 0.912883932157067200f,
+    -0.408219213670120100f,
+  0.912805640321603500f, -0.408394249466208000f, 0.912727314924885900f,
+    -0.408569270246806780f,
+  0.912648955969793900f, -0.408744276005481360f, 0.912570563459208730f,
+    -0.408919266735797430f,
+  0.912492137396012650f, -0.409094242431320980f, 0.912413677783089020f,
+    -0.409269203085618590f,
+  0.912335184623322750f, -0.409444148692257590f, 0.912256657919599760f,
+    -0.409619079244805670f,
+  0.912178097674807180f, -0.409793994736831150f, 0.912099503891833470f,
+    -0.409968895161902880f,
+  0.912020876573568340f, -0.410143780513590240f, 0.911942215722902570f,
+    -0.410318650785463260f,
+  0.911863521342728520f, -0.410493505971092410f, 0.911784793435939430f,
+    -0.410668346064048730f,
+  0.911706032005429880f, -0.410843171057903910f, 0.911627237054095650f,
+    -0.411017980946230210f,
+  0.911548408584833990f, -0.411192775722600160f, 0.911469546600543020f,
+    -0.411367555380587220f,
+  0.911390651104122430f, -0.411542319913765220f, 0.911311722098472780f,
+    -0.411717069315708560f,
+  0.911232759586496190f, -0.411891803579992170f, 0.911153763571095900f,
+    -0.412066522700191560f,
+  0.911074734055176360f, -0.412241226669882890f, 0.910995671041643140f,
+    -0.412415915482642730f,
+  0.910916574533403360f, -0.412590589132048210f, 0.910837444533365010f,
+    -0.412765247611677270f,
+  0.910758281044437570f, -0.412939890915108080f, 0.910679084069531570f,
+    -0.413114519035919450f,
+  0.910599853611558930f, -0.413289131967690960f, 0.910520589673432750f,
+    -0.413463729704002410f,
+  0.910441292258067250f, -0.413638312238434500f, 0.910361961368377990f,
+    -0.413812879564568300f,
+  0.910282597007281760f, -0.413987431675985400f, 0.910203199177696540f,
+    -0.414161968566268080f,
+  0.910123767882541680f, -0.414336490228999100f, 0.910044303124737500f,
+    -0.414510996657761750f,
+  0.909964804907205660f, -0.414685487846140010f, 0.909885273232869160f,
+    -0.414859963787718330f,
+  0.909805708104652220f, -0.415034424476081630f, 0.909726109525480160f,
+    -0.415208869904815590f,
+  0.909646477498279540f, -0.415383300067506230f, 0.909566812025978330f,
+    -0.415557714957740410f,
+  0.909487113111505430f, -0.415732114569105360f, 0.909407380757791260f,
+    -0.415906498895188770f,
+  0.909327614967767260f, -0.416080867929579210f, 0.909247815744366310f,
+    -0.416255221665865480f,
+  0.909167983090522380f, -0.416429560097637150f, 0.909088117009170580f,
+    -0.416603883218484350f,
+  0.909008217503247450f, -0.416778191021997650f, 0.908928284575690640f,
+    -0.416952483501768170f,
+  0.908848318229439120f, -0.417126760651387870f, 0.908768318467432890f,
+    -0.417301022464448890f,
+  0.908688285292613360f, -0.417475268934544290f, 0.908608218707923190f,
+    -0.417649500055267410f,
+  0.908528118716306120f, -0.417823715820212270f, 0.908447985320707250f,
+    -0.417997916222973550f,
+  0.908367818524072890f, -0.418172101257146320f, 0.908287618329350450f,
+    -0.418346270916326260f,
+  0.908207384739488700f, -0.418520425194109700f, 0.908127117757437600f,
+    -0.418694564084093560f,
+  0.908046817386148340f, -0.418868687579875050f, 0.907966483628573350f,
+    -0.419042795675052370f,
+  0.907886116487666260f, -0.419216888363223910f, 0.907805715966381930f,
+    -0.419390965637988890f,
+  0.907725282067676440f, -0.419565027492946880f, 0.907644814794507200f,
+    -0.419739073921698180f,
+  0.907564314149832630f, -0.419913104917843620f, 0.907483780136612570f,
+    -0.420087120474984530f,
+  0.907403212757808110f, -0.420261120586722880f, 0.907322612016381420f,
+    -0.420435105246661170f,
+  0.907241977915295820f, -0.420609074448402510f, 0.907161310457516250f,
+    -0.420783028185550520f,
+  0.907080609646008450f, -0.420956966451709440f, 0.906999875483739610f,
+    -0.421130889240483970f,
+  0.906919107973678140f, -0.421304796545479640f, 0.906838307118793430f,
+    -0.421478688360302280f,
+  0.906757472922056550f, -0.421652564678558330f, 0.906676605386439460f,
+    -0.421826425493854910f,
+  0.906595704514915330f, -0.422000270799799680f, 0.906514770310458800f,
+    -0.422174100590000770f,
+  0.906433802776045460f, -0.422347914858067050f, 0.906352801914652400f,
+    -0.422521713597607820f,
+  0.906271767729257660f, -0.422695496802232950f, 0.906190700222840650f,
+    -0.422869264465553060f,
+  0.906109599398381980f, -0.423043016581179040f, 0.906028465258863600f,
+    -0.423216753142722610f,
+  0.905947297807268460f, -0.423390474143796050f, 0.905866097046580940f,
+    -0.423564179578011960f,
+  0.905784862979786550f, -0.423737869438983840f, 0.905703595609872010f,
+    -0.423911543720325580f,
+  0.905622294939825270f, -0.424085202415651560f, 0.905540960972635590f,
+    -0.424258845518576950f,
+  0.905459593711293250f, -0.424432473022717420f, 0.905378193158790090f,
+    -0.424606084921689110f,
+  0.905296759318118820f, -0.424779681209108810f, 0.905215292192273590f,
+    -0.424953261878593890f,
+  0.905133791784249690f, -0.425126826923762360f, 0.905052258097043590f,
+    -0.425300376338232640f,
+  0.904970691133653250f, -0.425473910115623800f, 0.904889090897077470f,
+    -0.425647428249555590f,
+  0.904807457390316540f, -0.425820930733648240f, 0.904725790616371930f,
+    -0.425994417561522400f,
+  0.904644090578246240f, -0.426167888726799620f, 0.904562357278943300f,
+    -0.426341344223101830f,
+  0.904480590721468250f, -0.426514784044051520f, 0.904398790908827350f,
+    -0.426688208183271860f,
+  0.904316957844028320f, -0.426861616634386430f, 0.904235091530079750f,
+    -0.427035009391019680f,
+  0.904153191969991780f, -0.427208386446796320f, 0.904071259166775440f,
+    -0.427381747795341770f,
+  0.903989293123443340f, -0.427555093430282080f, 0.903907293843009050f,
+    -0.427728423345243800f,
+  0.903825261328487510f, -0.427901737533854080f, 0.903743195582894620f,
+    -0.428075035989740730f,
+  0.903661096609247980f, -0.428248318706531960f, 0.903578964410566070f,
+    -0.428421585677856650f,
+  0.903496798989868450f, -0.428594836897344400f, 0.903414600350176290f,
+    -0.428768072358625070f,
+  0.903332368494511820f, -0.428941292055329490f, 0.903250103425898400f,
+    -0.429114495981088750f,
+  0.903167805147360720f, -0.429287684129534610f, 0.903085473661924600f,
+    -0.429460856494299490f,
+  0.903003108972617150f, -0.429634013069016380f, 0.902920711082466740f,
+    -0.429807153847318710f,
+  0.902838279994502830f, -0.429980278822840620f, 0.902755815711756120f,
+    -0.430153387989216870f,
+  0.902673318237258830f, -0.430326481340082610f, 0.902590787574043870f,
+    -0.430499558869073820f,
+  0.902508223725145940f, -0.430672620569826800f, 0.902425626693600380f,
+    -0.430845666435978660f,
+  0.902342996482444200f, -0.431018696461167030f, 0.902260333094715540f,
+    -0.431191710639029950f,
+  0.902177636533453620f, -0.431364708963206330f, 0.902094906801698900f,
+    -0.431537691427335500f,
+  0.902012143902493180f, -0.431710658025057260f, 0.901929347838879460f,
+    -0.431883608750012250f,
+  0.901846518613901750f, -0.432056543595841500f, 0.901763656230605730f,
+    -0.432229462556186720f,
+  0.901680760692037730f, -0.432402365624690140f, 0.901597832001245660f,
+    -0.432575252794994650f,
+  0.901514870161278740f, -0.432748124060743700f, 0.901431875175186970f,
+    -0.432920979415581280f,
+  0.901348847046022030f, -0.433093818853151960f, 0.901265785776836580f,
+    -0.433266642367100940f,
+  0.901182691370684520f, -0.433439449951074090f, 0.901099563830620950f,
+    -0.433612241598717580f,
+  0.901016403159702330f, -0.433785017303678520f, 0.900933209360986200f,
+    -0.433957777059604420f,
+  0.900849982437531450f, -0.434130520860143310f, 0.900766722392397860f,
+    -0.434303248698943990f,
+  0.900683429228646970f, -0.434475960569655650f, 0.900600102949340900f,
+    -0.434648656465928320f,
+  0.900516743557543520f, -0.434821336381412290f, 0.900433351056319830f,
+    -0.434994000309758710f,
+  0.900349925448735600f, -0.435166648244619260f, 0.900266466737858480f,
+    -0.435339280179646070f,
+  0.900182974926756810f, -0.435511896108492000f, 0.900099450018500450f,
+    -0.435684496024810460f,
+  0.900015892016160280f, -0.435857079922255470f, 0.899932300922808510f,
+    -0.436029647794481560f,
+  0.899848676741518580f, -0.436202199635143950f, 0.899765019475365140f,
+    -0.436374735437898340f,
+  0.899681329127423930f, -0.436547255196401200f, 0.899597605700772180f,
+    -0.436719758904309360f,
+  0.899513849198487980f, -0.436892246555280360f, 0.899430059623650860f,
+    -0.437064718142972370f,
+  0.899346236979341570f, -0.437237173661044090f, 0.899262381268642000f,
+    -0.437409613103154790f,
+  0.899178492494635330f, -0.437582036462964400f, 0.899094570660405770f,
+    -0.437754443734133410f,
+  0.899010615769039070f, -0.437926834910322860f, 0.898926627823621870f,
+    -0.438099209985194470f,
+  0.898842606827242370f, -0.438271568952410430f, 0.898758552782989440f,
+    -0.438443911805633690f,
+  0.898674465693953820f, -0.438616238538527660f, 0.898590345563227030f,
+    -0.438788549144756290f,
+  0.898506192393901950f, -0.438960843617984320f, 0.898422006189072530f,
+    -0.439133121951876930f,
+  0.898337786951834310f, -0.439305384140099950f, 0.898253534685283570f,
+    -0.439477630176319800f,
+  0.898169249392518080f, -0.439649860054203480f, 0.898084931076636780f,
+    -0.439822073767418500f,
+  0.898000579740739880f, -0.439994271309633260f, 0.897916195387928660f,
+    -0.440166452674516320f,
+  0.897831778021305650f, -0.440338617855737250f, 0.897747327643974690f,
+    -0.440510766846965940f,
+  0.897662844259040860f, -0.440682899641872900f, 0.897578327869610230f,
+    -0.440855016234129430f,
+  0.897493778478790310f, -0.441027116617407230f, 0.897409196089689720f,
+    -0.441199200785378660f,
+  0.897324580705418320f, -0.441371268731716670f, 0.897239932329087160f,
+    -0.441543320450094870f,
+  0.897155250963808550f, -0.441715355934187310f, 0.897070536612695870f,
+    -0.441887375177668850f,
+  0.896985789278863970f, -0.442059378174214700f, 0.896901008965428790f,
+    -0.442231364917500980f,
+  0.896816195675507300f, -0.442403335401204080f, 0.896731349412217880f,
+    -0.442575289619001170f,
+  0.896646470178680150f, -0.442747227564570020f, 0.896561557978014960f,
+    -0.442919149231588980f,
+  0.896476612813344120f, -0.443091054613736880f, 0.896391634687790820f,
+    -0.443262943704693320f,
+  0.896306623604479550f, -0.443434816498138480f, 0.896221579566536030f,
+    -0.443606672987752970f,
+  0.896136502577086770f, -0.443778513167218220f, 0.896051392639260150f,
+    -0.443950337030216140f,
+  0.895966249756185220f, -0.444122144570429200f, 0.895881073930992370f,
+    -0.444293935781540580f,
+  0.895795865166813530f, -0.444465710657234000f, 0.895710623466781320f,
+    -0.444637469191193790f,
+  0.895625348834030110f, -0.444809211377104880f, 0.895540041271694950f,
+    -0.444980937208652730f,
+  0.895454700782912450f, -0.445152646679523640f, 0.895369327370820310f,
+    -0.445324339783404190f,
+  0.895283921038557580f, -0.445496016513981740f, 0.895198481789264200f,
+    -0.445667676864944300f,
+  0.895113009626081760f, -0.445839320829980290f, 0.895027504552152630f,
+    -0.446010948402778940f,
+  0.894941966570620750f, -0.446182559577030070f, 0.894856395684631050f,
+    -0.446354154346423840f,
+  0.894770791897329550f, -0.446525732704651350f, 0.894685155211863980f,
+    -0.446697294645404090f,
+  0.894599485631382700f, -0.446868840162374160f, 0.894513783159035620f,
+    -0.447040369249254440f,
+  0.894428047797973800f, -0.447211881899738320f, 0.894342279551349480f,
+    -0.447383378107519600f,
+  0.894256478422316040f, -0.447554857866293010f, 0.894170644414028270f,
+    -0.447726321169753580f,
+  0.894084777529641990f, -0.447897768011597310f, 0.893998877772314240f,
+    -0.448069198385520400f,
+  0.893912945145203250f, -0.448240612285219890f, 0.893826979651468620f,
+    -0.448412009704393430f,
+  0.893740981294271040f, -0.448583390636739240f, 0.893654950076772540f,
+    -0.448754755075955970f,
+  0.893568886002135910f, -0.448926103015743260f, 0.893482789073525850f,
+    -0.449097434449801050f,
+  0.893396659294107720f, -0.449268749371829920f, 0.893310496667048200f,
+    -0.449440047775531150f,
+  0.893224301195515320f, -0.449611329654606540f, 0.893138072882678320f,
+    -0.449782595002758690f,
+  0.893051811731707450f, -0.449953843813690520f, 0.892965517745774370f,
+    -0.450125076081105690f,
+  0.892879190928051680f, -0.450296291798708610f, 0.892792831281713610f,
+    -0.450467490960204110f,
+  0.892706438809935390f, -0.450638673559297600f, 0.892620013515893150f,
+    -0.450809839589695280f,
+  0.892533555402764580f, -0.450980989045103860f, 0.892447064473728680f,
+    -0.451152121919230600f,
+  0.892360540731965360f, -0.451323238205783520f, 0.892273984180655840f,
+    -0.451494337898471100f,
+  0.892187394822982480f, -0.451665420991002490f, 0.892100772662129060f,
+    -0.451836487477087490f,
+  0.892014117701280470f, -0.452007537350436420f, 0.891927429943622510f,
+    -0.452178570604760350f,
+  0.891840709392342720f, -0.452349587233770890f, 0.891753956050629460f,
+    -0.452520587231180050f,
+  0.891667169921672280f, -0.452691570590700920f, 0.891580351008662290f,
+    -0.452862537306046750f,
+  0.891493499314791380f, -0.453033487370931580f, 0.891406614843252900f,
+    -0.453204420779070190f,
+  0.891319697597241390f, -0.453375337524177750f, 0.891232747579952520f,
+    -0.453546237599970090f,
+  0.891145764794583180f, -0.453717121000163870f, 0.891058749244331590f,
+    -0.453887987718476050f,
+  0.890971700932396860f, -0.454058837748624430f, 0.890884619861979530f,
+    -0.454229671084327320f,
+  0.890797506036281490f, -0.454400487719303580f, 0.890710359458505630f,
+    -0.454571287647272950f,
+  0.890623180131855930f, -0.454742070861955450f, 0.890535968059537830f,
+    -0.454912837357071940f,
+  0.890448723244757880f, -0.455083587126343840f, 0.890361445690723840f,
+    -0.455254320163493100f,
+  0.890274135400644600f, -0.455425036462242360f, 0.890186792377730240f,
+    -0.455595736016314980f,
+  0.890099416625192320f, -0.455766418819434640f, 0.890012008146243260f,
+    -0.455937084865326030f,
+  0.889924566944096720f, -0.456107734147714110f, 0.889837093021967900f,
+    -0.456278366660324620f,
+  0.889749586383072780f, -0.456448982396883920f, 0.889662047030628900f,
+    -0.456619581351118910f,
+  0.889574474967854580f, -0.456790163516757160f, 0.889486870197969900f,
+    -0.456960728887526980f,
+  0.889399232724195520f, -0.457131277457156980f, 0.889311562549753850f,
+    -0.457301809219376630f,
+  0.889223859677868210f, -0.457472324167916060f, 0.889136124111763240f,
+    -0.457642822296505770f,
+  0.889048355854664570f, -0.457813303598877170f, 0.888960554909799310f,
+    -0.457983768068762120f,
+  0.888872721280395630f, -0.458154215699893060f, 0.888784854969682850f,
+    -0.458324646486003240f,
+  0.888696955980891600f, -0.458495060420826270f, 0.888609024317253860f,
+    -0.458665457498096560f,
+  0.888521059982002260f, -0.458835837711549120f, 0.888433062978371320f,
+    -0.459006201054919630f,
+  0.888345033309596350f, -0.459176547521944090f, 0.888256970978913870f,
+    -0.459346877106359630f,
+  0.888168875989561730f, -0.459517189801903480f, 0.888080748344778900f,
+    -0.459687485602313870f,
+  0.887992588047805560f, -0.459857764501329540f, 0.887904395101883240f,
+    -0.460028026492689650f,
+  0.887816169510254440f, -0.460198271570134320f, 0.887727911276163020f,
+    -0.460368499727404010f,
+  0.887639620402853930f, -0.460538710958240010f, 0.887551296893573370f,
+    -0.460708905256384080f,
+  0.887462940751568840f, -0.460879082615578690f, 0.887374551980088850f,
+    -0.461049243029566900f,
+  0.887286130582383150f, -0.461219386492092380f, 0.887197676561702900f,
+    -0.461389512996899450f,
+  0.887109189921300170f, -0.461559622537733080f, 0.887020670664428360f,
+    -0.461729715108338770f,
+  0.886932118794342190f, -0.461899790702462730f, 0.886843534314297410f,
+    -0.462069849313851750f,
+  0.886754917227550840f, -0.462239890936253340f, 0.886666267537361000f,
+    -0.462409915563415430f,
+  0.886577585246987040f, -0.462579923189086810f, 0.886488870359689600f,
+    -0.462749913807016740f,
+  0.886400122878730600f, -0.462919887410955080f, 0.886311342807372780f,
+    -0.463089843994652530f,
+  0.886222530148880640f, -0.463259783551860150f, 0.886133684906519340f,
+    -0.463429706076329830f,
+  0.886044807083555600f, -0.463599611561814010f, 0.885955896683257030f,
+    -0.463769500002065630f,
+  0.885866953708892790f, -0.463939371390838520f, 0.885777978163732940f,
+    -0.464109225721886950f,
+  0.885688970051048960f, -0.464279062988965760f, 0.885599929374113360f,
+    -0.464448883185830660f,
+  0.885510856136199950f, -0.464618686306237820f, 0.885421750340583680f,
+    -0.464788472343943990f,
+  0.885332611990540590f, -0.464958241292706690f, 0.885243441089348270f,
+    -0.465127993146283950f,
+  0.885154237640285110f, -0.465297727898434600f, 0.885065001646630930f,
+    -0.465467445542917800f,
+  0.884975733111666660f, -0.465637146073493660f, 0.884886432038674560f,
+    -0.465806829483922710f,
+  0.884797098430937790f, -0.465976495767966180f, 0.884707732291741040f,
+    -0.466146144919385890f,
+  0.884618333624369920f, -0.466315776931944430f, 0.884528902432111460f,
+    -0.466485391799404900f,
+  0.884439438718253810f, -0.466654989515530920f, 0.884349942486086120f,
+    -0.466824570074086950f,
+  0.884260413738899190f, -0.466994133468838000f, 0.884170852479984500f,
+    -0.467163679693549770f,
+  0.884081258712634990f, -0.467333208741988420f, 0.883991632440144890f,
+    -0.467502720607920920f,
+  0.883901973665809470f, -0.467672215285114770f, 0.883812282392925090f,
+    -0.467841692767338170f,
+  0.883722558624789660f, -0.468011153048359830f, 0.883632802364701870f,
+    -0.468180596121949290f,
+  0.883543013615961880f, -0.468350021981876530f, 0.883453192381870920f,
+    -0.468519430621912310f,
+  0.883363338665731580f, -0.468688822035827900f, 0.883273452470847430f,
+    -0.468858196217395330f,
+  0.883183533800523390f, -0.469027553160387130f, 0.883093582658065370f,
+    -0.469196892858576580f,
+  0.883003599046780830f, -0.469366215305737520f, 0.882913582969978020f,
+    -0.469535520495644450f,
+  0.882823534430966620f, -0.469704808422072460f, 0.882733453433057650f,
+    -0.469874079078797360f,
+  0.882643339979562790f, -0.470043332459595620f, 0.882553194073795510f,
+    -0.470212568558244170f,
+  0.882463015719070150f, -0.470381787368520650f, 0.882372804918702290f,
+    -0.470550988884203550f,
+  0.882282561676008710f, -0.470720173099071600f, 0.882192285994307430f,
+    -0.470889340006904520f,
+  0.882101977876917580f, -0.471058489601482500f, 0.882011637327159590f,
+    -0.471227621876586340f,
+  0.881921264348355050f, -0.471396736825997640f, 0.881830858943826620f,
+    -0.471565834443498420f,
+  0.881740421116898320f, -0.471734914722871430f, 0.881649950870895260f,
+    -0.471903977657900210f,
+  0.881559448209143780f, -0.472073023242368660f, 0.881468913134971440f,
+    -0.472242051470061490f,
+  0.881378345651706920f, -0.472411062334764040f, 0.881287745762680100f,
+    -0.472580055830262250f,
+  0.881197113471222090f, -0.472749031950342790f, 0.881106448780665130f,
+    -0.472917990688792760f,
+  0.881015751694342870f, -0.473086932039400050f, 0.880925022215589880f,
+    -0.473255855995953320f,
+  0.880834260347742040f, -0.473424762552241530f, 0.880743466094136340f,
+    -0.473593651702054530f,
+  0.880652639458111010f, -0.473762523439182850f, 0.880561780443005700f,
+    -0.473931377757417450f,
+  0.880470889052160750f, -0.474100214650549970f, 0.880379965288918150f,
+    -0.474269034112372980f,
+  0.880289009156621010f, -0.474437836136679230f, 0.880198020658613190f,
+    -0.474606620717262560f,
+  0.880106999798240360f, -0.474775387847917120f, 0.880015946578849070f,
+    -0.474944137522437800f,
+  0.879924861003786860f, -0.475112869734620300f, 0.879833743076402940f,
+    -0.475281584478260740f,
+  0.879742592800047410f, -0.475450281747155870f, 0.879651410178071580f,
+    -0.475618961535103300f,
+  0.879560195213827890f, -0.475787623835901120f, 0.879468947910670210f,
+    -0.475956268643348060f,
+  0.879377668271953290f, -0.476124895951243580f, 0.879286356301033250f,
+    -0.476293505753387690f,
+  0.879195012001267480f, -0.476462098043581190f, 0.879103635376014330f,
+    -0.476630672815625320f,
+  0.879012226428633530f, -0.476799230063322090f, 0.878920785162485840f,
+    -0.476967769780474170f,
+  0.878829311580933360f, -0.477136291960884810f, 0.878737805687339390f,
+    -0.477304796598357890f,
+  0.878646267485068130f, -0.477473283686698060f, 0.878554696977485450f,
+    -0.477641753219710470f,
+  0.878463094167957870f, -0.477810205191200990f, 0.878371459059853480f,
+    -0.477978639594976160f,
+  0.878279791656541580f, -0.478147056424843010f, 0.878188091961392250f,
+    -0.478315455674609480f,
+  0.878096359977777130f, -0.478483837338083970f, 0.878004595709069080f,
+    -0.478652201409075500f,
+  0.877912799158641840f, -0.478820547881393890f, 0.877820970329870500f,
+    -0.478988876748849490f,
+  0.877729109226131570f, -0.479157188005253310f, 0.877637215850802230f,
+    -0.479325481644417070f,
+  0.877545290207261350f, -0.479493757660153010f, 0.877453332298888560f,
+    -0.479662016046274180f,
+  0.877361342129065140f, -0.479830256796594190f, 0.877269319701173170f,
+    -0.479998479904927280f,
+  0.877177265018595940f, -0.480166685365088390f, 0.877085178084718420f,
+    -0.480334873170893020f,
+  0.876993058902925890f, -0.480503043316157510f, 0.876900907476605650f,
+    -0.480671195794698640f,
+  0.876808723809145650f, -0.480839330600333960f, 0.876716507903935400f,
+    -0.481007447726881590f,
+  0.876624259764365310f, -0.481175547168160300f, 0.876531979393827100f,
+    -0.481343628917989710f,
+  0.876439666795713610f, -0.481511692970189860f, 0.876347321973419020f,
+    -0.481679739318581490f,
+  0.876254944930338510f, -0.481847767956986030f, 0.876162535669868460f,
+    -0.482015778879225590f,
+  0.876070094195406600f, -0.482183772079122720f, 0.875977620510351770f,
+    -0.482351747550500980f,
+  0.875885114618103810f, -0.482519705287184350f, 0.875792576522063880f,
+    -0.482687645282997460f,
+  0.875700006225634600f, -0.482855567531765670f, 0.875607403732219350f,
+    -0.483023472027314880f,
+  0.875514769045222850f, -0.483191358763471860f, 0.875422102168050940f,
+    -0.483359227734063810f,
+  0.875329403104110890f, -0.483527078932918740f, 0.875236671856810870f,
+    -0.483694912353865140f,
+  0.875143908429560360f, -0.483862727990732270f, 0.875051112825769970f,
+    -0.484030525837350010f,
+  0.874958285048851650f, -0.484198305887549030f, 0.874865425102218320f,
+    -0.484366068135160420f,
+  0.874772532989284150f, -0.484533812574016180f, 0.874679608713464510f,
+    -0.484701539197948670f,
+  0.874586652278176110f, -0.484869248000791060f, 0.874493663686836560f,
+    -0.485036938976377290f,
+  0.874400642942864790f, -0.485204612118541820f, 0.874307590049680950f,
+    -0.485372267421119770f,
+  0.874214505010706300f, -0.485539904877946960f, 0.874121387829363330f,
+    -0.485707524482859750f,
+  0.874028238509075740f, -0.485875126229695250f, 0.873935057053268240f,
+    -0.486042710112291330f,
+  0.873841843465366860f, -0.486210276124486420f, 0.873748597748798870f,
+    -0.486377824260119440f,
+  0.873655319906992630f, -0.486545354513030270f, 0.873562009943377850f,
+    -0.486712866877059170f,
+  0.873468667861384880f, -0.486880361346047340f, 0.873375293664446000f,
+    -0.487047837913836380f,
+  0.873281887355994210f, -0.487215296574268760f, 0.873188448939463790f,
+    -0.487382737321187360f,
+  0.873094978418290090f, -0.487550160148436000f, 0.873001475795909920f,
+    -0.487717565049858800f,
+  0.872907941075761080f, -0.487884952019301040f, 0.872814374261282390f,
+    -0.488052321050608250f,
+  0.872720775355914300f, -0.488219672137626790f, 0.872627144363097960f,
+    -0.488387005274203530f,
+  0.872533481286276170f, -0.488554320454186180f, 0.872439786128892280f,
+    -0.488721617671423080f,
+  0.872346058894391540f, -0.488888896919763170f, 0.872252299586219860f,
+    -0.489056158193056030f,
+  0.872158508207824480f, -0.489223401485151980f, 0.872064684762653860f,
+    -0.489390626789901920f,
+  0.871970829254157810f, -0.489557834101157440f, 0.871876941685786890f,
+    -0.489725023412770910f,
+  0.871783022060993120f, -0.489892194718595190f, 0.871689070383229740f,
+    -0.490059348012483850f,
+  0.871595086655950980f, -0.490226483288291160f, 0.871501070882612530f,
+    -0.490393600539871970f,
+  0.871407023066670950f, -0.490560699761082020f, 0.871312943211584030f,
+    -0.490727780945777400f,
+  0.871218831320811020f, -0.490894844087815090f, 0.871124687397811900f,
+    -0.491061889181052650f,
+  0.871030511446048260f, -0.491228916219348280f, 0.870936303468982760f,
+    -0.491395925196560780f,
+  0.870842063470078980f, -0.491562916106549900f, 0.870747791452801790f,
+    -0.491729888943175760f,
+  0.870653487420617430f, -0.491896843700299290f, 0.870559151376993250f,
+    -0.492063780371782000f,
+  0.870464783325397670f, -0.492230698951486020f, 0.870370383269300270f,
+    -0.492397599433274380f,
+  0.870275951212171940f, -0.492564481811010590f, 0.870181487157484560f,
+    -0.492731346078558840f,
+  0.870086991108711460f, -0.492898192229784040f, 0.869992463069326870f,
+    -0.493065020258551700f,
+  0.869897903042806340f, -0.493231830158727900f, 0.869803311032626650f,
+    -0.493398621924179770f,
+  0.869708687042265670f, -0.493565395548774770f, 0.869614031075202300f,
+    -0.493732151026381020f,
+  0.869519343134916860f, -0.493898888350867480f, 0.869424623224890890f,
+    -0.494065607516103570f,
+  0.869329871348606840f, -0.494232308515959670f, 0.869235087509548370f,
+    -0.494398991344306650f,
+  0.869140271711200560f, -0.494565655995015950f, 0.869045423957049530f,
+    -0.494732302461959870f,
+  0.868950544250582380f, -0.494898930739011260f, 0.868855632595287860f,
+    -0.495065540820043560f,
+  0.868760688994655310f, -0.495232132698931180f, 0.868665713452175690f,
+    -0.495398706369549020f,
+  0.868570705971340900f, -0.495565261825772540f, 0.868475666555644120f,
+    -0.495731799061477960f,
+  0.868380595208579800f, -0.495898318070542190f, 0.868285491933643350f,
+    -0.496064818846842890f,
+  0.868190356734331310f, -0.496231301384258250f, 0.868095189614141670f,
+    -0.496397765676667160f,
+  0.867999990576573510f, -0.496564211717949290f, 0.867904759625126920f,
+    -0.496730639501984760f,
+  0.867809496763303320f, -0.496897049022654470f, 0.867714201994605140f,
+    -0.497063440273840250f,
+  0.867618875322536230f, -0.497229813249424220f, 0.867523516750601460f,
+    -0.497396167943289280f,
+  0.867428126282306920f, -0.497562504349319150f, 0.867332703921159800f,
+    -0.497728822461397940f,
+  0.867237249670668400f, -0.497895122273410870f, 0.867141763534342470f,
+    -0.498061403779243410f,
+  0.867046245515692650f, -0.498227666972781870f, 0.866950695618230900f,
+    -0.498393911847913210f,
+  0.866855113845470430f, -0.498560138398525140f, 0.866759500200925400f,
+    -0.498726346618505900f,
+  0.866663854688111130f, -0.498892536501744590f, 0.866568177310544470f,
+    -0.499058708042130870f,
+  0.866472468071743050f, -0.499224861233555080f, 0.866376726975225830f,
+    -0.499390996069908170f,
+  0.866280954024512990f, -0.499557112545081840f, 0.866185149223125840f,
+    -0.499723210652968540f,
+  0.866089312574586770f, -0.499889290387461330f, 0.865993444082419520f,
+    -0.500055351742453860f,
+  0.865897543750148820f, -0.500221394711840680f, 0.865801611581300760f,
+    -0.500387419289516580f,
+  0.865705647579402380f, -0.500553425469377420f, 0.865609651747981990f,
+    -0.500719413245319880f,
+  0.865513624090569090f, -0.500885382611240710f, 0.865417564610694410f,
+    -0.501051333561038040f,
+  0.865321473311889800f, -0.501217266088609950f, 0.865225350197688200f,
+    -0.501383180187855770f,
+  0.865129195271623800f, -0.501549075852675390f, 0.865033008537231860f,
+    -0.501714953076969120f,
+  0.864936789998049020f, -0.501880811854638290f, 0.864840539657612870f,
+    -0.502046652179584660f,
+  0.864744257519462380f, -0.502212474045710790f, 0.864647943587137480f,
+    -0.502378277446919760f,
+  0.864551597864179340f, -0.502544062377115690f, 0.864455220354130360f,
+    -0.502709828830202990f,
+  0.864358811060534030f, -0.502875576800086990f, 0.864262369986934950f,
+    -0.503041306280673450f,
+  0.864165897136879300f, -0.503207017265868920f, 0.864069392513913790f,
+    -0.503372709749581040f,
+  0.863972856121586810f, -0.503538383725717580f, 0.863876287963447510f,
+    -0.503704039188187070f,
+  0.863779688043046720f, -0.503869676130898950f, 0.863683056363935830f,
+    -0.504035294547763190f,
+  0.863586392929668100f, -0.504200894432690340f, 0.863489697743797140f,
+    -0.504366475779592040f,
+  0.863392970809878420f, -0.504532038582380270f, 0.863296212131468230f,
+    -0.504697582834967570f,
+  0.863199421712124160f, -0.504863108531267590f, 0.863102599555404910f,
+    -0.505028615665194080f,
+  0.863005745664870320f, -0.505194104230662240f, 0.862908860044081400f,
+    -0.505359574221587280f,
+  0.862811942696600330f, -0.505525025631885390f, 0.862714993625990690f,
+    -0.505690458455473450f,
+  0.862618012835816740f, -0.505855872686268860f, 0.862521000329644520f,
+    -0.506021268318189720f,
+  0.862423956111040610f, -0.506186645345155230f, 0.862326880183573060f,
+    -0.506352003761084800f,
+  0.862229772550811240f, -0.506517343559898530f, 0.862132633216325380f,
+    -0.506682664735517600f,
+  0.862035462183687210f, -0.506847967281863210f, 0.861938259456469290f,
+    -0.507013251192858230f,
+  0.861841025038245330f, -0.507178516462425180f, 0.861743758932590700f,
+    -0.507343763084487920f,
+  0.861646461143081300f, -0.507508991052970870f, 0.861549131673294720f,
+    -0.507674200361798890f,
+  0.861451770526809320f, -0.507839391004897720f, 0.861354377707204910f,
+    -0.508004562976194010f,
+  0.861256953218062170f, -0.508169716269614600f, 0.861159497062963350f,
+    -0.508334850879087360f,
+  0.861062009245491480f, -0.508499966798540930f, 0.860964489769231010f,
+    -0.508665064021904030f,
+  0.860866938637767310f, -0.508830142543106990f, 0.860769355854687170f,
+    -0.508995202356080090f,
+  0.860671741423578380f, -0.509160243454754640f, 0.860574095348029980f,
+    -0.509325265833062480f,
+  0.860476417631632070f, -0.509490269484936360f, 0.860378708277976130f,
+    -0.509655254404309250f,
+  0.860280967290654510f, -0.509820220585115450f, 0.860183194673260990f,
+    -0.509985168021289460f,
+  0.860085390429390140f, -0.510150096706766810f, 0.859987554562638200f,
+    -0.510315006635483240f,
+  0.859889687076602290f, -0.510479897801375700f, 0.859791787974880650f,
+    -0.510644770198381610f,
+  0.859693857261072610f, -0.510809623820439040f, 0.859595894938779080f,
+    -0.510974458661486830f,
+  0.859497901011601730f, -0.511139274715464390f, 0.859399875483143450f,
+    -0.511304071976312000f,
+  0.859301818357008470f, -0.511468850437970300f, 0.859203729636801920f,
+    -0.511633610094381240f,
+  0.859105609326130450f, -0.511798350939486890f, 0.859007457428601520f,
+    -0.511963072967230200f,
+  0.858909273947823900f, -0.512127776171554690f, 0.858811058887407610f,
+    -0.512292460546404870f,
+  0.858712812250963520f, -0.512457126085725690f, 0.858614534042104190f,
+    -0.512621772783462990f,
+  0.858516224264442740f, -0.512786400633562960f, 0.858417882921593930f,
+    -0.512951009629972980f,
+  0.858319510017173440f, -0.513115599766640560f, 0.858221105554798250f,
+    -0.513280171037514220f,
+  0.858122669538086140f, -0.513444723436543460f, 0.858024201970656540f,
+    -0.513609256957677780f,
+  0.857925702856129790f, -0.513773771594868030f, 0.857827172198127430f,
+    -0.513938267342065380f,
+  0.857728610000272120f, -0.514102744193221660f, 0.857630016266187620f,
+    -0.514267202142289710f,
+  0.857531390999499150f, -0.514431641183222820f, 0.857432734203832700f,
+    -0.514596061309975040f,
+  0.857334045882815590f, -0.514760462516501200f, 0.857235326040076460f,
+    -0.514924844796756490f,
+  0.857136574679244980f, -0.515089208144697160f, 0.857037791803951680f,
+    -0.515253552554280180f,
+  0.856938977417828760f, -0.515417878019462930f, 0.856840131524509220f,
+    -0.515582184534203790f,
+  0.856741254127627470f, -0.515746472092461380f, 0.856642345230818840f,
+    -0.515910740688195650f,
+  0.856543404837719960f, -0.516074990315366630f, 0.856444432951968590f,
+    -0.516239220967935510f,
+  0.856345429577203610f, -0.516403432639863990f, 0.856246394717065210f,
+    -0.516567625325114350f,
+  0.856147328375194470f, -0.516731799017649870f, 0.856048230555233940f,
+    -0.516895953711434150f,
+  0.855949101260826910f, -0.517060089400431910f, 0.855849940495618240f,
+    -0.517224206078608310f,
+  0.855750748263253920f, -0.517388303739929060f, 0.855651524567380690f,
+    -0.517552382378360880f,
+  0.855552269411646860f, -0.517716441987871150f, 0.855452982799701830f,
+    -0.517880482562427690f,
+  0.855353664735196030f, -0.518044504095999340f, 0.855254315221780970f,
+    -0.518208506582555460f,
+  0.855154934263109620f, -0.518372490016066110f, 0.855055521862835950f,
+    -0.518536454390502220f,
+  0.854956078024614930f, -0.518700399699834950f, 0.854856602752102850f,
+    -0.518864325938036890f,
+  0.854757096048957220f, -0.519028233099080860f, 0.854657557918836460f,
+    -0.519192121176940250f,
+  0.854557988365400530f, -0.519355990165589640f, 0.854458387392310170f,
+    -0.519519840059003760f,
+  0.854358755003227440f, -0.519683670851158410f, 0.854259091201815530f,
+    -0.519847482536030190f,
+  0.854159395991738850f, -0.520011275107596040f, 0.854059669376662780f,
+    -0.520175048559833760f,
+  0.853959911360254180f, -0.520338802886721960f, 0.853860121946180770f,
+    -0.520502538082239670f,
+  0.853760301138111410f, -0.520666254140367160f, 0.853660448939716380f,
+    -0.520829951055084670f,
+  0.853560565354666840f, -0.520993628820373920f, 0.853460650386635320f,
+    -0.521157287430216610f,
+  0.853360704039295430f, -0.521320926878595660f, 0.853260726316321880f,
+    -0.521484547159494330f,
+  0.853160717221390420f, -0.521648148266897090f, 0.853060676758178320f,
+    -0.521811730194788550f,
+  0.852960604930363630f, -0.521975292937154390f, 0.852860501741625750f,
+    -0.522138836487980760f,
+  0.852760367195645300f, -0.522302360841254590f, 0.852660201296103760f,
+    -0.522465865990963780f,
+  0.852560004046684080f, -0.522629351931096610f, 0.852459775451070100f,
+    -0.522792818655642090f,
+  0.852359515512947090f, -0.522956266158590140f, 0.852259224236001090f,
+    -0.523119694433931250f,
+  0.852158901623919830f, -0.523283103475656430f, 0.852058547680391690f,
+    -0.523446493277757830f,
+  0.851958162409106380f, -0.523609863834227920f, 0.851857745813754840f,
+    -0.523773215139060170f,
+  0.851757297898029120f, -0.523936547186248600f, 0.851656818665622370f,
+    -0.524099859969787700f,
+  0.851556308120228980f, -0.524263153483673360f, 0.851455766265544310f,
+    -0.524426427721901400f,
+  0.851355193105265200f, -0.524589682678468950f, 0.851254588643089120f,
+    -0.524752918347373360f,
+  0.851153952882715340f, -0.524916134722613000f, 0.851053285827843790f,
+    -0.525079331798186780f,
+  0.850952587482175730f, -0.525242509568094710f, 0.850851857849413530f,
+    -0.525405668026336930f,
+  0.850751096933260790f, -0.525568807166914680f, 0.850650304737422090f,
+    -0.525731926983829760f,
+  0.850549481265603480f, -0.525895027471084630f, 0.850448626521511760f,
+    -0.526058108622682760f,
+  0.850347740508854980f, -0.526221170432628060f, 0.850246823231342710f,
+    -0.526384212894925100f,
+  0.850145874692685210f, -0.526547236003579440f, 0.850044894896594180f,
+    -0.526710239752597010f,
+  0.849943883846782210f, -0.526873224135984590f, 0.849842841546963320f,
+    -0.527036189147750080f,
+  0.849741768000852550f, -0.527199134781901280f, 0.849640663212165910f,
+    -0.527362061032447540f,
+  0.849539527184620890f, -0.527524967893398200f, 0.849438359921936060f,
+    -0.527687855358763720f,
+  0.849337161427830780f, -0.527850723422555230f, 0.849235931706025960f,
+    -0.528013572078784630f,
+  0.849134670760243630f, -0.528176401321464370f, 0.849033378594206800f,
+    -0.528339211144607690f,
+  0.848932055211639610f, -0.528502001542228480f, 0.848830700616267530f,
+    -0.528664772508341320f,
+  0.848729314811817130f, -0.528827524036961870f, 0.848627897802015860f,
+    -0.528990256122106040f,
+  0.848526449590592650f, -0.529152968757790610f, 0.848424970181277600f,
+    -0.529315661938033260f,
+  0.848323459577801640f, -0.529478335656851980f, 0.848221917783896990f,
+    -0.529640989908265910f,
+  0.848120344803297230f, -0.529803624686294610f, 0.848018740639736810f,
+    -0.529966239984958620f,
+  0.847917105296951410f, -0.530128835798278960f, 0.847815438778677930f,
+    -0.530291412120277310f,
+  0.847713741088654380f, -0.530453968944976320f, 0.847612012230619660f,
+    -0.530616506266399330f,
+  0.847510252208314330f, -0.530779024078570140f, 0.847408461025479730f,
+    -0.530941522375513620f,
+  0.847306638685858320f, -0.531104001151255000f, 0.847204785193194090f,
+    -0.531266460399820390f,
+  0.847102900551231500f, -0.531428900115236800f, 0.847000984763716880f,
+    -0.531591320291531670f,
+  0.846899037834397240f, -0.531753720922733320f, 0.846797059767020910f,
+    -0.531916102002870650f,
+  0.846695050565337450f, -0.532078463525973540f, 0.846593010233097190f,
+    -0.532240805486072220f,
+  0.846490938774052130f, -0.532403127877197900f, 0.846388836191954930f,
+    -0.532565430693382580f,
+  0.846286702490559710f, -0.532727713928658810f, 0.846184537673621560f,
+    -0.532889977577059800f,
+  0.846082341744897050f, -0.533052221632619450f, 0.845980114708143270f,
+    -0.533214446089372960f,
+  0.845877856567119000f, -0.533376650941355330f, 0.845775567325584010f,
+    -0.533538836182603120f,
+  0.845673246987299070f, -0.533701001807152960f, 0.845570895556026270f,
+    -0.533863147809042650f,
+  0.845468513035528830f, -0.534025274182310380f, 0.845366099429570970f,
+    -0.534187380920995380f,
+  0.845263654741918220f, -0.534349468019137520f, 0.845161178976337140f,
+    -0.534511535470777120f,
+  0.845058672136595470f, -0.534673583269955510f, 0.844956134226462210f,
+    -0.534835611410714560f,
+  0.844853565249707120f, -0.534997619887097150f, 0.844750965210101510f,
+    -0.535159608693146600f,
+  0.844648334111417820f, -0.535321577822907120f, 0.844545671957429240f,
+    -0.535483527270423370f,
+  0.844442978751910660f, -0.535645457029741090f, 0.844340254498637590f,
+    -0.535807367094906390f,
+  0.844237499201387020f, -0.535969257459966710f, 0.844134712863936930f,
+    -0.536131128118969460f,
+  0.844031895490066410f, -0.536292979065963180f, 0.843929047083555870f,
+    -0.536454810294997090f,
+  0.843826167648186740f, -0.536616621800121040f, 0.843723257187741660f,
+    -0.536778413575385920f,
+  0.843620315706004150f, -0.536940185614842910f, 0.843517343206759200f,
+    -0.537101937912544130f,
+  0.843414339693792760f, -0.537263670462542530f, 0.843311305170892140f,
+    -0.537425383258891550f,
+  0.843208239641845440f, -0.537587076295645390f, 0.843105143110442160f,
+    -0.537748749566859360f,
+  0.843002015580472940f, -0.537910403066588880f, 0.842898857055729310f,
+    -0.538072036788890600f,
+  0.842795667540004120f, -0.538233650727821700f, 0.842692447037091670f,
+    -0.538395244877439950f,
+  0.842589195550786710f, -0.538556819231804100f, 0.842485913084885630f,
+    -0.538718373784973560f,
+  0.842382599643185850f, -0.538879908531008420f, 0.842279255229485990f,
+    -0.539041423463969440f,
+  0.842175879847585570f, -0.539202918577918240f, 0.842072473501285560f,
+    -0.539364393866917040f,
+  0.841969036194387680f, -0.539525849325028890f, 0.841865567930695340f,
+    -0.539687284946317570f,
+  0.841762068714012490f, -0.539848700724847590f, 0.841658538548144760f,
+    -0.540010096654684020f,
+  0.841554977436898440f, -0.540171472729892850f, 0.841451385384081260f,
+    -0.540332828944540710f,
+  0.841347762393501950f, -0.540494165292695230f, 0.841244108468970580f,
+    -0.540655481768424150f,
+  0.841140423614298080f, -0.540816778365796670f, 0.841036707833296650f,
+    -0.540978055078882080f,
+  0.840932961129779780f, -0.541139311901750800f, 0.840829183507561640f,
+    -0.541300548828474120f,
+  0.840725374970458070f, -0.541461765853123440f, 0.840621535522285690f,
+    -0.541622962969771530f,
+  0.840517665166862550f, -0.541784140172491550f, 0.840413763908007480f,
+    -0.541945297455357360f,
+  0.840309831749540770f, -0.542106434812443920f, 0.840205868695283580f,
+    -0.542267552237826520f,
+  0.840101874749058400f, -0.542428649725581250f, 0.839997849914688840f,
+    -0.542589727269785270f,
+  0.839893794195999520f, -0.542750784864515890f, 0.839789707596816370f,
+    -0.542911822503851730f,
+  0.839685590120966110f, -0.543072840181871740f, 0.839581441772277120f,
+    -0.543233837892655890f,
+  0.839477262554578550f, -0.543394815630284800f, 0.839373052471700690f,
+    -0.543555773388839540f,
+  0.839268811527475230f, -0.543716711162402280f, 0.839164539725734680f,
+    -0.543877628945055980f,
+  0.839060237070312740f, -0.544038526730883820f, 0.838955903565044460f,
+    -0.544199404513970310f,
+  0.838851539213765760f, -0.544360262288400400f, 0.838747144020313920f,
+    -0.544521100048259600f,
+  0.838642717988527300f, -0.544681917787634530f, 0.838538261122245280f,
+    -0.544842715500612360f,
+  0.838433773425308340f, -0.545003493181281160f, 0.838329254901558300f,
+    -0.545164250823729320f,
+  0.838224705554838080f, -0.545324988422046460f, 0.838120125388991500f,
+    -0.545485705970322530f,
+  0.838015514407863820f, -0.545646403462648590f, 0.837910872615301170f,
+    -0.545807080893116140f,
+  0.837806200015150940f, -0.545967738255817570f, 0.837701496611261700f,
+    -0.546128375544845950f,
+  0.837596762407483040f, -0.546288992754295210f, 0.837491997407665890f,
+    -0.546449589878259650f,
+  0.837387201615661940f, -0.546610166910834860f, 0.837282375035324320f,
+    -0.546770723846116800f,
+  0.837177517670507300f, -0.546931260678202190f, 0.837072629525066000f,
+    -0.547091777401188530f,
+  0.836967710602857020f, -0.547252274009174090f, 0.836862760907737920f,
+    -0.547412750496257930f,
+  0.836757780443567190f, -0.547573206856539760f, 0.836652769214204950f,
+    -0.547733643084120090f,
+  0.836547727223512010f, -0.547894059173100190f, 0.836442654475350380f,
+    -0.548054455117581880f,
+  0.836337550973583530f, -0.548214830911667780f, 0.836232416722075600f,
+    -0.548375186549461600f,
+  0.836127251724692270f, -0.548535522025067390f, 0.836022055985299880f,
+    -0.548695837332590090f,
+  0.835916829507766360f, -0.548856132466135290f, 0.835811572295960700f,
+    -0.549016407419809390f,
+  0.835706284353752600f, -0.549176662187719660f, 0.835600965685013410f,
+    -0.549336896763974010f,
+  0.835495616293615350f, -0.549497111142680960f, 0.835390236183431890f,
+    -0.549657305317949870f,
+  0.835284825358337370f, -0.549817479283890910f, 0.835179383822207690f,
+    -0.549977633034614890f,
+  0.835073911578919410f, -0.550137766564233630f, 0.834968408632350450f,
+    -0.550297879866859190f,
+  0.834862874986380010f, -0.550457972936604810f, 0.834757310644888230f,
+    -0.550618045767584330f,
+  0.834651715611756440f, -0.550778098353912120f, 0.834546089890866870f,
+    -0.550938130689703880f,
+  0.834440433486103190f, -0.551098142769075430f, 0.834334746401350080f,
+    -0.551258134586143590f,
+  0.834229028640493420f, -0.551418106135026060f, 0.834123280207420100f,
+    -0.551578057409841000f,
+  0.834017501106018130f, -0.551737988404707340f, 0.833911691340176840f,
+    -0.551897899113745210f,
+  0.833805850913786340f, -0.552057789531074980f, 0.833699979830738290f,
+    -0.552217659650817930f,
+  0.833594078094925140f, -0.552377509467096070f, 0.833488145710240770f,
+    -0.552537338974032120f,
+  0.833382182680579730f, -0.552697148165749770f, 0.833276189009838240f,
+    -0.552856937036373290f,
+  0.833170164701913190f, -0.553016705580027470f, 0.833064109760702890f,
+    -0.553176453790838350f,
+  0.832958024190106670f, -0.553336181662932300f, 0.832851907994025090f,
+    -0.553495889190436570f,
+  0.832745761176359460f, -0.553655576367479310f, 0.832639583741012770f,
+    -0.553815243188189090f,
+  0.832533375691888680f, -0.553974889646695500f, 0.832427137032892280f,
+    -0.554134515737128910f,
+  0.832320867767929680f, -0.554294121453620000f, 0.832214567900907980f,
+    -0.554453706790300930f,
+  0.832108237435735590f, -0.554613271741304040f, 0.832001876376321950f,
+    -0.554772816300762470f,
+  0.831895484726577590f, -0.554932340462810370f, 0.831789062490414400f,
+    -0.555091844221582420f,
+  0.831682609671745120f, -0.555251327571213980f, 0.831576126274483740f,
+    -0.555410790505841630f,
+  0.831469612302545240f, -0.555570233019602180f, 0.831363067759845920f,
+    -0.555729655106633410f,
+  0.831256492650303210f, -0.555889056761073810f, 0.831149886977835540f,
+    -0.556048437977062600f,
+  0.831043250746362320f, -0.556207798748739930f, 0.830936583959804410f,
+    -0.556367139070246370f,
+  0.830829886622083570f, -0.556526458935723610f, 0.830723158737122880f,
+    -0.556685758339313890f,
+  0.830616400308846310f, -0.556845037275160100f, 0.830509611341179070f,
+    -0.557004295737405950f,
+  0.830402791838047550f, -0.557163533720196220f, 0.830295941803379070f,
+    -0.557322751217676160f,
+  0.830189061241102370f, -0.557481948223991550f, 0.830082150155146970f,
+    -0.557641124733289420f,
+  0.829975208549443950f, -0.557800280739716990f, 0.829868236427924840f,
+    -0.557959416237422960f,
+  0.829761233794523050f, -0.558118531220556100f, 0.829654200653172640f,
+    -0.558277625683266330f,
+  0.829547137007808910f, -0.558436699619704100f, 0.829440042862368170f,
+    -0.558595753024020760f,
+  0.829332918220788250f, -0.558754785890368310f, 0.829225763087007570f,
+    -0.558913798212899770f,
+  0.829118577464965980f, -0.559072789985768480f, 0.829011361358604430f,
+    -0.559231761203128900f,
+  0.828904114771864870f, -0.559390711859136140f, 0.828796837708690610f,
+    -0.559549641947945760f,
+  0.828689530173025820f, -0.559708551463714680f, 0.828582192168815790f,
+    -0.559867440400600210f,
+  0.828474823700007130f, -0.560026308752760380f, 0.828367424770547480f,
+    -0.560185156514354080f,
+  0.828259995384385660f, -0.560343983679540860f, 0.828152535545471410f,
+    -0.560502790242481060f,
+  0.828045045257755800f, -0.560661576197336030f, 0.827937524525190870f,
+    -0.560820341538267430f,
+  0.827829973351729920f, -0.560979086259438150f, 0.827722391741327220f,
+    -0.561137810355011420f,
+  0.827614779697938400f, -0.561296513819151470f, 0.827507137225519830f,
+    -0.561455196646023280f,
+  0.827399464328029470f, -0.561613858829792420f, 0.827291761009425810f,
+    -0.561772500364625340f,
+  0.827184027273669130f, -0.561931121244689470f, 0.827076263124720270f,
+    -0.562089721464152480f,
+  0.826968468566541600f, -0.562248301017183150f, 0.826860643603096190f,
+    -0.562406859897951140f,
+  0.826752788238348520f, -0.562565398100626560f, 0.826644902476264320f,
+    -0.562723915619380400f,
+  0.826536986320809960f, -0.562882412448384440f, 0.826429039775953500f,
+    -0.563040888581811230f,
+  0.826321062845663530f, -0.563199344013834090f, 0.826213055533910220f,
+    -0.563357778738627020f,
+  0.826105017844664610f, -0.563516192750364800f, 0.825996949781899080f,
+    -0.563674586043223070f,
+  0.825888851349586780f, -0.563832958611378170f, 0.825780722551702430f,
+    -0.563991310449006970f,
+  0.825672563392221390f, -0.564149641550287680f, 0.825564373875120490f,
+    -0.564307951909398640f,
+  0.825456154004377550f, -0.564466241520519500f, 0.825347903783971380f,
+    -0.564624510377830120f,
+  0.825239623217882250f, -0.564782758475511400f, 0.825131312310091070f,
+    -0.564940985807745210f,
+  0.825022971064580220f, -0.565099192368713980f, 0.824914599485333190f,
+    -0.565257378152600800f,
+  0.824806197576334330f, -0.565415543153589660f, 0.824697765341569470f,
+    -0.565573687365865330f,
+  0.824589302785025290f, -0.565731810783613120f, 0.824480809910689500f,
+    -0.565889913401019570f,
+  0.824372286722551250f, -0.566047995212271450f, 0.824263733224600560f,
+    -0.566206056211556730f,
+  0.824155149420828570f, -0.566364096393063840f, 0.824046535315227760f,
+    -0.566522115750982100f,
+  0.823937890911791370f, -0.566680114279501600f, 0.823829216214513990f,
+    -0.566838091972813320f,
+  0.823720511227391430f, -0.566996048825108680f, 0.823611775954420260f,
+    -0.567153984830580100f,
+  0.823503010399598500f, -0.567311899983420800f, 0.823394214566925080f,
+    -0.567469794277824510f,
+  0.823285388460400110f, -0.567627667707986230f, 0.823176532084024860f,
+    -0.567785520268101140f,
+  0.823067645441801670f, -0.567943351952365560f, 0.822958728537734000f,
+    -0.568101162754976460f,
+  0.822849781375826430f, -0.568258952670131490f, 0.822740803960084420f,
+    -0.568416721692029280f,
+  0.822631796294514990f, -0.568574469814869140f, 0.822522758383125940f,
+    -0.568732197032851050f,
+  0.822413690229926390f, -0.568889903340175860f, 0.822304591838926350f,
+    -0.569047588731045110f,
+  0.822195463214137170f, -0.569205253199661200f, 0.822086304359571090f,
+    -0.569362896740227220f,
+  0.821977115279241550f, -0.569520519346947140f, 0.821867895977163250f,
+    -0.569678121014025600f,
+  0.821758646457351750f, -0.569835701735668000f, 0.821649366723823940f,
+    -0.569993261506080540f,
+  0.821540056780597610f, -0.570150800319470300f, 0.821430716631691870f,
+    -0.570308318170044900f,
+  0.821321346281126740f, -0.570465815052012990f, 0.821211945732923550f,
+    -0.570623290959583750f,
+  0.821102514991104650f, -0.570780745886967260f, 0.820993054059693580f,
+    -0.570938179828374360f,
+  0.820883562942714580f, -0.571095592778016690f, 0.820774041644193650f,
+    -0.571252984730106660f,
+  0.820664490168157460f, -0.571410355678857230f, 0.820554908518633890f,
+    -0.571567705618482580f,
+  0.820445296699652050f, -0.571725034543197120f, 0.820335654715241840f,
+    -0.571882342447216590f,
+  0.820225982569434690f, -0.572039629324757050f, 0.820116280266262820f,
+    -0.572196895170035580f,
+  0.820006547809759680f, -0.572354139977269920f, 0.819896785203959810f,
+    -0.572511363740678790f,
+  0.819786992452898990f, -0.572668566454481160f, 0.819677169560613870f,
+    -0.572825748112897550f,
+  0.819567316531142230f, -0.572982908710148560f, 0.819457433368523280f,
+    -0.573140048240455950f,
+  0.819347520076796900f, -0.573297166698042200f, 0.819237576660004520f,
+    -0.573454264077130400f,
+  0.819127603122188240f, -0.573611340371944610f, 0.819017599467391500f,
+    -0.573768395576709560f,
+  0.818907565699658950f, -0.573925429685650750f, 0.818797501823036010f,
+    -0.574082442692994470f,
+  0.818687407841569680f, -0.574239434592967890f, 0.818577283759307610f,
+    -0.574396405379798750f,
+  0.818467129580298660f, -0.574553355047715760f, 0.818356945308593150f,
+    -0.574710283590948330f,
+  0.818246730948242070f, -0.574867191003726740f, 0.818136486503297730f,
+    -0.575024077280281710f,
+  0.818026211977813440f, -0.575180942414845080f, 0.817915907375843850f,
+    -0.575337786401649450f,
+  0.817805572701444270f, -0.575494609234928120f, 0.817695207958671680f,
+    -0.575651410908915140f,
+  0.817584813151583710f, -0.575808191417845340f, 0.817474388284239240f,
+    -0.575964950755954220f,
+  0.817363933360698460f, -0.576121688917478280f, 0.817253448385022340f,
+    -0.576278405896654910f,
+  0.817142933361272970f, -0.576435101687721830f, 0.817032388293513880f,
+    -0.576591776284917760f,
+  0.816921813185809480f, -0.576748429682482410f, 0.816811208042225290f,
+    -0.576905061874655960f,
+  0.816700572866827850f, -0.577061672855679440f, 0.816589907663684890f,
+    -0.577218262619794920f,
+  0.816479212436865390f, -0.577374831161244880f, 0.816368487190439200f,
+    -0.577531378474272720f,
+  0.816257731928477390f, -0.577687904553122800f, 0.816146946655052270f,
+    -0.577844409392039850f,
+  0.816036131374236810f, -0.578000892985269910f, 0.815925286090105510f,
+    -0.578157355327059360f,
+  0.815814410806733780f, -0.578313796411655590f, 0.815703505528198260f,
+    -0.578470216233306630f,
+  0.815592570258576790f, -0.578626614786261430f, 0.815481605001947770f,
+    -0.578782992064769690f,
+  0.815370609762391290f, -0.578939348063081780f, 0.815259584543988280f,
+    -0.579095682775449090f,
+  0.815148529350820830f, -0.579251996196123550f, 0.815037444186972220f,
+    -0.579408288319357870f,
+  0.814926329056526620f, -0.579564559139405630f, 0.814815183963569440f,
+    -0.579720808650521450f,
+  0.814704008912187080f, -0.579877036846960350f, 0.814592803906467270f,
+    -0.580033243722978150f,
+  0.814481568950498610f, -0.580189429272831680f, 0.814370304048371070f,
+    -0.580345593490778300f,
+  0.814259009204175270f, -0.580501736371076490f, 0.814147684422003360f,
+    -0.580657857907985300f,
+  0.814036329705948410f, -0.580813958095764530f, 0.813924945060104600f,
+    -0.580970036928674770f,
+  0.813813530488567190f, -0.581126094400977620f, 0.813702085995432700f,
+    -0.581282130506935000f,
+  0.813590611584798510f, -0.581438145240810170f, 0.813479107260763220f,
+    -0.581594138596866930f,
+  0.813367573027426570f, -0.581750110569369650f, 0.813256008888889380f,
+    -0.581906061152583810f,
+  0.813144414849253590f, -0.582061990340775440f, 0.813032790912622040f,
+    -0.582217898128211670f,
+  0.812921137083098770f, -0.582373784509160110f, 0.812809453364789270f,
+    -0.582529649477889320f,
+  0.812697739761799490f, -0.582685493028668460f, 0.812585996278237130f,
+    -0.582841315155767650f,
+  0.812474222918210480f, -0.582997115853457700f, 0.812362419685829230f,
+    -0.583152895116010430f,
+  0.812250586585203880f, -0.583308652937698290f, 0.812138723620446480f,
+    -0.583464389312794320f,
+  0.812026830795669730f, -0.583620104235572760f, 0.811914908114987790f,
+    -0.583775797700308070f,
+  0.811802955582515470f, -0.583931469701276180f, 0.811690973202369050f,
+    -0.584087120232753440f,
+  0.811578960978665890f, -0.584242749289016980f, 0.811466918915524250f,
+    -0.584398356864344600f,
+  0.811354847017063730f, -0.584553942953015330f, 0.811242745287404810f,
+    -0.584709507549308390f,
+  0.811130613730669190f, -0.584865050647504490f, 0.811018452350979470f,
+    -0.585020572241884530f,
+  0.810906261152459670f, -0.585176072326730410f, 0.810794040139234730f,
+    -0.585331550896324940f,
+  0.810681789315430780f, -0.585487007944951340f, 0.810569508685174630f,
+    -0.585642443466894420f,
+  0.810457198252594770f, -0.585797857456438860f, 0.810344858021820550f,
+    -0.585953249907870570f,
+  0.810232487996982330f, -0.586108620815476430f, 0.810120088182211600f,
+    -0.586263970173543590f,
+  0.810007658581641140f, -0.586419297976360500f, 0.809895199199404450f,
+    -0.586574604218216170f,
+  0.809782710039636530f, -0.586729888893400390f, 0.809670191106473090f,
+    -0.586885151996203950f,
+  0.809557642404051260f, -0.587040393520917970f, 0.809445063936509170f,
+    -0.587195613461834800f,
+  0.809332455707985950f, -0.587350811813247660f, 0.809219817722621750f,
+    -0.587505988569450020f,
+  0.809107149984558240f, -0.587661143724736660f, 0.808994452497937670f,
+    -0.587816277273402910f,
+  0.808881725266903610f, -0.587971389209745010f, 0.808768968295600850f,
+    -0.588126479528059850f,
+  0.808656181588174980f, -0.588281548222645220f, 0.808543365148773010f,
+    -0.588436595287799790f,
+  0.808430518981542720f, -0.588591620717822890f, 0.808317643090633250f,
+    -0.588746624507014540f,
+  0.808204737480194720f, -0.588901606649675720f, 0.808091802154378370f,
+    -0.589056567140108460f,
+  0.807978837117336310f, -0.589211505972614960f, 0.807865842373222120f,
+    -0.589366423141498790f,
+  0.807752817926190360f, -0.589521318641063940f, 0.807639763780396480f,
+    -0.589676192465615420f,
+  0.807526679939997160f, -0.589831044609458790f, 0.807413566409150190f,
+    -0.589985875066900920f,
+  0.807300423192014450f, -0.590140683832248820f, 0.807187250292749960f,
+    -0.590295470899810830f,
+  0.807074047715517610f, -0.590450236263895810f, 0.806960815464479730f,
+    -0.590604979918813330f,
+  0.806847553543799330f, -0.590759701858874160f, 0.806734261957640860f,
+    -0.590914402078389520f,
+  0.806620940710169650f, -0.591069080571671400f, 0.806507589805552260f,
+    -0.591223737333032910f,
+  0.806394209247956240f, -0.591378372356787580f, 0.806280799041550480f,
+    -0.591532985637249990f,
+  0.806167359190504420f, -0.591687577168735430f, 0.806053889698989060f,
+    -0.591842146945560140f,
+  0.805940390571176280f, -0.591996694962040990f, 0.805826861811239300f,
+    -0.592151221212495530f,
+  0.805713303423352230f, -0.592305725691242290f, 0.805599715411690060f,
+    -0.592460208392600830f,
+  0.805486097780429230f, -0.592614669310891130f, 0.805372450533747060f,
+    -0.592769108440434070f,
+  0.805258773675822210f, -0.592923525775551300f, 0.805145067210834230f,
+    -0.593077921310565470f,
+  0.805031331142963660f, -0.593232295039799800f, 0.804917565476392260f,
+    -0.593386646957578480f,
+  0.804803770215302920f, -0.593540977058226390f, 0.804689945363879500f,
+    -0.593695285336069190f,
+  0.804576090926307110f, -0.593849571785433630f, 0.804462206906771840f,
+    -0.594003836400646690f,
+  0.804348293309460780f, -0.594158079176036800f, 0.804234350138562260f,
+    -0.594312300105932830f,
+  0.804120377398265810f, -0.594466499184664430f, 0.804006375092761520f,
+    -0.594620676406562240f,
+  0.803892343226241260f, -0.594774831765957580f, 0.803778281802897570f,
+    -0.594928965257182420f,
+  0.803664190826924090f, -0.595083076874569960f, 0.803550070302515680f,
+    -0.595237166612453850f,
+  0.803435920233868120f, -0.595391234465168730f, 0.803321740625178580f,
+    -0.595545280427049790f,
+  0.803207531480644940f, -0.595699304492433360f, 0.803093292804466400f,
+    -0.595853306655656280f,
+  0.802979024600843250f, -0.596007286911056530f, 0.802864726873976700f,
+    -0.596161245252972540f,
+  0.802750399628069160f, -0.596315181675743710f, 0.802636042867324150f,
+    -0.596469096173710360f,
+  0.802521656595946430f, -0.596622988741213220f, 0.802407240818141300f,
+    -0.596776859372594390f,
+  0.802292795538115720f, -0.596930708062196500f, 0.802178320760077450f,
+    -0.597084534804362740f,
+  0.802063816488235440f, -0.597238339593437420f, 0.801949282726799770f,
+    -0.597392122423765710f,
+  0.801834719479981310f, -0.597545883289693160f, 0.801720126751992330f,
+    -0.597699622185566830f,
+  0.801605504547046150f, -0.597853339105733910f, 0.801490852869356950f,
+    -0.598007034044542700f,
+  0.801376171723140240f, -0.598160706996342270f, 0.801261461112612540f,
+    -0.598314357955482600f,
+  0.801146721041991360f, -0.598467986916314310f, 0.801031951515495330f,
+    -0.598621593873188920f,
+  0.800917152537344300f, -0.598775178820458720f, 0.800802324111759110f,
+    -0.598928741752476900f,
+  0.800687466242961610f, -0.599082282663597310f, 0.800572578935174860f,
+    -0.599235801548174570f,
+  0.800457662192622820f, -0.599389298400564540f, 0.800342716019530660f,
+    -0.599542773215123390f,
+  0.800227740420124790f, -0.599696225986208310f, 0.800112735398632370f,
+    -0.599849656708177250f,
+  0.799997700959281910f, -0.600003065375388940f, 0.799882637106302810f,
+    -0.600156451982203240f,
+  0.799767543843925680f, -0.600309816522980430f, 0.799652421176382240f,
+    -0.600463158992081580f,
+  0.799537269107905010f, -0.600616479383868970f, 0.799422087642728040f,
+    -0.600769777692705230f,
+  0.799306876785086160f, -0.600923053912954090f, 0.799191636539215210f,
+    -0.601076308038980160f,
+  0.799076366909352350f, -0.601229540065148500f, 0.798961067899735760f,
+    -0.601382749985825420f,
+  0.798845739514604580f, -0.601535937795377730f, 0.798730381758199210f,
+    -0.601689103488172950f,
+  0.798614994634760820f, -0.601842247058580030f, 0.798499578148532120f,
+    -0.601995368500968020f,
+  0.798384132303756380f, -0.602148467809707210f, 0.798268657104678430f,
+    -0.602301544979168550f,
+  0.798153152555543750f, -0.602454600003723750f, 0.798037618660599410f,
+    -0.602607632877745440f,
+  0.797922055424093000f, -0.602760643595607220f, 0.797806462850273570f,
+    -0.602913632151683030f,
+  0.797690840943391160f, -0.603066598540348160f, 0.797575189707696700f,
+    -0.603219542755978440f,
+  0.797459509147442460f, -0.603372464792950260f, 0.797343799266881700f,
+    -0.603525364645641550f,
+  0.797228060070268700f, -0.603678242308430370f, 0.797112291561858920f,
+    -0.603831097775695880f,
+  0.796996493745908750f, -0.603983931041818020f, 0.796880666626675780f,
+    -0.604136742101177520f,
+  0.796764810208418830f, -0.604289530948155960f, 0.796648924495397260f,
+    -0.604442297577135860f,
+  0.796533009491872000f, -0.604595041982500360f, 0.796417065202104980f,
+    -0.604747764158633410f,
+  0.796301091630359110f, -0.604900464099919820f, 0.796185088780898440f,
+    -0.605053141800745320f,
+  0.796069056657987990f, -0.605205797255496500f, 0.795952995265893910f,
+    -0.605358430458560530f,
+  0.795836904608883570f, -0.605511041404325550f, 0.795720784691225090f,
+    -0.605663630087180380f,
+  0.795604635517188070f, -0.605816196501514970f, 0.795488457091042990f,
+    -0.605968740641719680f,
+  0.795372249417061310f, -0.606121262502186120f, 0.795256012499515610f,
+    -0.606273762077306430f,
+  0.795139746342679590f, -0.606426239361473550f, 0.795023450950828050f,
+    -0.606578694349081290f,
+  0.794907126328237010f, -0.606731127034524480f, 0.794790772479183170f,
+    -0.606883537412198470f,
+  0.794674389407944550f, -0.607035925476499650f, 0.794557977118800380f,
+    -0.607188291221825160f,
+  0.794441535616030590f, -0.607340634642572930f, 0.794325064903916520f,
+    -0.607492955733141550f,
+  0.794208564986740640f, -0.607645254487930830f, 0.794092035868785960f,
+    -0.607797530901341140f,
+  0.793975477554337170f, -0.607949784967773630f, 0.793858890047679730f,
+    -0.608102016681630440f,
+  0.793742273353100210f, -0.608254226037314490f, 0.793625627474886300f,
+    -0.608406413029229150f,
+  0.793508952417326660f, -0.608558577651779450f, 0.793392248184711100f,
+    -0.608710719899370310f,
+  0.793275514781330630f, -0.608862839766408200f, 0.793158752211477140f,
+    -0.609014937247299830f,
+  0.793041960479443640f, -0.609167012336453210f, 0.792925139589524260f,
+    -0.609319065028276820f,
+  0.792808289546014120f, -0.609471095317180240f, 0.792691410353209450f,
+    -0.609623103197573730f,
+  0.792574502015407690f, -0.609775088663868430f, 0.792457564536907080f,
+    -0.609927051710476120f,
+  0.792340597922007170f, -0.610078992331809620f, 0.792223602175008310f,
+    -0.610230910522282620f,
+  0.792106577300212390f, -0.610382806276309480f, 0.791989523301921850f,
+    -0.610534679588305320f,
+  0.791872440184440470f, -0.610686530452686280f, 0.791755327952073150f,
+    -0.610838358863869170f,
+  0.791638186609125880f, -0.610990164816271660f, 0.791521016159905220f,
+    -0.611141948304312570f,
+  0.791403816608719500f, -0.611293709322410890f, 0.791286587959877830f,
+    -0.611445447864987000f,
+  0.791169330217690200f, -0.611597163926461910f, 0.791052043386467950f,
+    -0.611748857501257290f,
+  0.790934727470523290f, -0.611900528583796070f, 0.790817382474169770f,
+    -0.612052177168501470f,
+  0.790700008401721610f, -0.612203803249797950f, 0.790582605257494460f,
+    -0.612355406822110650f,
+  0.790465173045804880f, -0.612506987879865570f, 0.790347711770970520f,
+    -0.612658546417489290f,
+  0.790230221437310030f, -0.612810082429409710f, 0.790112702049143300f,
+    -0.612961595910055170f,
+  0.789995153610791090f, -0.613113086853854910f, 0.789877576126575280f,
+    -0.613264555255239040f,
+  0.789759969600819070f, -0.613416001108638590f, 0.789642334037846340f,
+    -0.613567424408485330f,
+  0.789524669441982190f, -0.613718825149211720f, 0.789406975817552930f,
+    -0.613870203325251330f,
+  0.789289253168885650f, -0.614021558931038380f, 0.789171501500308900f,
+    -0.614172891961007990f,
+  0.789053720816151880f, -0.614324202409595950f, 0.788935911120745240f,
+    -0.614475490271239040f,
+  0.788818072418420280f, -0.614626755540375050f, 0.788700204713509660f,
+    -0.614777998211442080f,
+  0.788582308010347120f, -0.614929218278879590f, 0.788464382313267540f,
+    -0.615080415737127460f,
+  0.788346427626606340f, -0.615231590580626820f, 0.788228443954700490f,
+    -0.615382742803819220f,
+  0.788110431301888070f, -0.615533872401147320f, 0.787992389672507950f,
+    -0.615684979367054570f,
+  0.787874319070900220f, -0.615836063695985090f, 0.787756219501406060f,
+    -0.615987125382383760f,
+  0.787638090968367450f, -0.616138164420696910f, 0.787519933476127810f,
+    -0.616289180805370980f,
+  0.787401747029031430f, -0.616440174530853650f, 0.787283531631423620f,
+    -0.616591145591593110f,
+  0.787165287287651010f, -0.616742093982038720f, 0.787047014002060790f,
+    -0.616893019696640680f,
+  0.786928711779001810f, -0.617043922729849760f, 0.786810380622823490f,
+    -0.617194803076117630f,
+  0.786692020537876790f, -0.617345660729896830f, 0.786573631528513230f,
+    -0.617496495685640910f,
+  0.786455213599085770f, -0.617647307937803870f, 0.786336766753948260f,
+    -0.617798097480841020f,
+  0.786218290997455660f, -0.617948864309208150f, 0.786099786333963930f,
+    -0.618099608417362000f,
+  0.785981252767830150f, -0.618250329799760250f, 0.785862690303412600f,
+    -0.618401028450860980f,
+  0.785744098945070360f, -0.618551704365123740f, 0.785625478697163700f,
+    -0.618702357537008530f,
+  0.785506829564053930f, -0.618852987960976320f, 0.785388151550103550f,
+    -0.619003595631488660f,
+  0.785269444659675850f, -0.619154180543008410f, 0.785150708897135560f,
+    -0.619304742689998690f,
+  0.785031944266848080f, -0.619455282066924020f, 0.784913150773180020f,
+    -0.619605798668249270f,
+  0.784794328420499230f, -0.619756292488440660f, 0.784675477213174320f,
+    -0.619906763521964720f,
+  0.784556597155575240f, -0.620057211763289100f, 0.784437688252072830f,
+    -0.620207637206882430f,
+  0.784318750507038920f, -0.620358039847213720f, 0.784199783924846570f,
+    -0.620508419678753360f,
+  0.784080788509869950f, -0.620658776695972140f, 0.783961764266484120f,
+    -0.620809110893341900f,
+  0.783842711199065230f, -0.620959422265335180f, 0.783723629311990470f,
+    -0.621109710806425630f,
+  0.783604518609638200f, -0.621259976511087550f, 0.783485379096387820f,
+    -0.621410219373796150f,
+  0.783366210776619720f, -0.621560439389027160f, 0.783247013654715380f,
+    -0.621710636551257690f,
+  0.783127787735057310f, -0.621860810854965360f, 0.783008533022029110f,
+    -0.622010962294628600f,
+  0.782889249520015480f, -0.622161090864726820f, 0.782769937233402050f,
+    -0.622311196559740320f,
+  0.782650596166575730f, -0.622461279374149970f, 0.782531226323924240f,
+    -0.622611339302437730f,
+  0.782411827709836530f, -0.622761376339086350f, 0.782292400328702400f,
+    -0.622911390478579460f,
+  0.782172944184913010f, -0.623061381715401260f, 0.782053459282860300f,
+    -0.623211350044037270f,
+  0.781933945626937630f, -0.623361295458973230f, 0.781814403221538830f,
+    -0.623511217954696440f,
+  0.781694832071059390f, -0.623661117525694530f, 0.781575232179895550f,
+    -0.623810994166456130f,
+  0.781455603552444590f, -0.623960847871470660f, 0.781335946193104870f,
+    -0.624110678635228510f,
+  0.781216260106276090f, -0.624260486452220650f, 0.781096545296358520f,
+    -0.624410271316939270f,
+  0.780976801767753750f, -0.624560033223877210f, 0.780857029524864580f,
+    -0.624709772167528100f,
+  0.780737228572094490f, -0.624859488142386340f, 0.780617398913848400f,
+    -0.625009181142947460f,
+  0.780497540554531910f, -0.625158851163707620f, 0.780377653498552040f,
+    -0.625308498199164010f,
+  0.780257737750316590f, -0.625458122243814360f, 0.780137793314234610f,
+    -0.625607723292157410f,
+  0.780017820194715990f, -0.625757301338692900f, 0.779897818396172000f,
+    -0.625906856377921090f,
+  0.779777787923014550f, -0.626056388404343520f, 0.779657728779656890f,
+    -0.626205897412462130f,
+  0.779537640970513260f, -0.626355383396779990f, 0.779417524499998900f,
+    -0.626504846351800810f,
+  0.779297379372530300f, -0.626654286272029350f, 0.779177205592524680f,
+    -0.626803703151971200f,
+  0.779057003164400630f, -0.626953096986132660f, 0.778936772092577500f,
+    -0.627102467769020900f,
+  0.778816512381475980f, -0.627251815495144080f, 0.778696224035517530f,
+    -0.627401140159011050f,
+  0.778575907059125050f, -0.627550441755131530f, 0.778455561456721900f,
+    -0.627699720278016240f,
+  0.778335187232733210f, -0.627848975722176460f, 0.778214784391584540f,
+    -0.627998208082124700f,
+  0.778094352937702790f, -0.628147417352374000f, 0.777973892875516100f,
+    -0.628296603527438320f,
+  0.777853404209453150f, -0.628445766601832710f, 0.777732886943944050f,
+    -0.628594906570072550f,
+  0.777612341083420030f, -0.628744023426674680f, 0.777491766632313010f,
+    -0.628893117166156480f,
+  0.777371163595056310f, -0.629042187783036000f, 0.777250531976084070f,
+    -0.629191235271832290f,
+  0.777129871779831620f, -0.629340259627065630f, 0.777009183010735290f,
+    -0.629489260843256630f,
+  0.776888465673232440f, -0.629638238914926980f, 0.776767719771761510f,
+    -0.629787193836599200f,
+  0.776646945310762060f, -0.629936125602796440f, 0.776526142294674430f,
+    -0.630085034208043180f,
+  0.776405310727940390f, -0.630233919646864370f, 0.776284450615002510f,
+    -0.630382781913785940f,
+  0.776163561960304340f, -0.630531621003334600f, 0.776042644768290770f,
+    -0.630680436910037940f,
+  0.775921699043407690f, -0.630829229628424470f, 0.775800724790101650f,
+    -0.630977999153023550f,
+  0.775679722012820650f, -0.631126745478365340f, 0.775558690716013580f,
+    -0.631275468598980760f,
+  0.775437630904130540f, -0.631424168509401860f, 0.775316542581622530f,
+    -0.631572845204161020f,
+  0.775195425752941420f, -0.631721498677792260f, 0.775074280422540450f,
+    -0.631870128924829850f,
+  0.774953106594873930f, -0.632018735939809060f, 0.774831904274396850f,
+    -0.632167319717265920f,
+  0.774710673465565550f, -0.632315880251737570f, 0.774589414172837550f,
+    -0.632464417537761840f,
+  0.774468126400670860f, -0.632612931569877410f, 0.774346810153525130f,
+    -0.632761422342624000f,
+  0.774225465435860680f, -0.632909889850541750f, 0.774104092252139050f,
+    -0.633058334088172140f,
+  0.773982690606822900f, -0.633206755050057190f, 0.773861260504375540f,
+    -0.633355152730739950f,
+  0.773739801949261840f, -0.633503527124764320f, 0.773618314945947460f,
+    -0.633651878226674900f,
+  0.773496799498899050f, -0.633800206031017280f, 0.773375255612584470f,
+    -0.633948510532337810f,
+  0.773253683291472590f, -0.634096791725183740f, 0.773132082540033070f,
+    -0.634245049604103330f,
+  0.773010453362736990f, -0.634393284163645490f, 0.772888795764056220f,
+    -0.634541495398360020f,
+  0.772767109748463850f, -0.634689683302797740f, 0.772645395320433860f,
+    -0.634837847871509990f,
+  0.772523652484441330f, -0.634985989099049460f, 0.772401881244962450f,
+    -0.635134106979969190f,
+  0.772280081606474320f, -0.635282201508823420f, 0.772158253573455240f,
+    -0.635430272680167160f,
+  0.772036397150384520f, -0.635578320488556110f, 0.771914512341742350f,
+    -0.635726344928547070f,
+  0.771792599152010150f, -0.635874345994697720f, 0.771670657585670330f,
+    -0.636022323681566300f,
+  0.771548687647206300f, -0.636170277983712170f, 0.771426689341102590f,
+    -0.636318208895695460f,
+  0.771304662671844830f, -0.636466116412077180f, 0.771182607643919330f,
+    -0.636614000527419120f,
+  0.771060524261813820f, -0.636761861236284200f, 0.770938412530016940f,
+    -0.636909698533235870f,
+  0.770816272453018540f, -0.637057512412838590f, 0.770694104035309140f,
+    -0.637205302869657600f,
+  0.770571907281380810f, -0.637353069898259130f, 0.770449682195725960f,
+    -0.637500813493210190f,
+  0.770327428782838890f, -0.637648533649078810f, 0.770205147047214210f,
+    -0.637796230360433540f,
+  0.770082836993347900f, -0.637943903621844060f, 0.769960498625737230f,
+    -0.638091553427880820f,
+  0.769838131948879840f, -0.638239179773115280f, 0.769715736967275130f,
+    -0.638386782652119570f,
+  0.769593313685422940f, -0.638534362059466790f, 0.769470862107824670f,
+    -0.638681917989730730f,
+  0.769348382238982280f, -0.638829450437486290f, 0.769225874083399260f,
+    -0.638976959397309140f,
+  0.769103337645579700f, -0.639124444863775730f, 0.768980772930028870f,
+    -0.639271906831463510f,
+  0.768858179941253270f, -0.639419345294950700f, 0.768735558683760310f,
+    -0.639566760248816310f,
+  0.768612909162058380f, -0.639714151687640450f, 0.768490231380656860f,
+    -0.639861519606003900f,
+  0.768367525344066270f, -0.640008863998488440f, 0.768244791056798330f,
+    -0.640156184859676510f,
+  0.768122028523365420f, -0.640303482184151670f, 0.767999237748281270f,
+    -0.640450755966498140f,
+  0.767876418736060610f, -0.640598006201301030f, 0.767753571491219030f,
+    -0.640745232883146440f,
+  0.767630696018273380f, -0.640892436006621380f, 0.767507792321741270f,
+    -0.641039615566313390f,
+  0.767384860406141730f, -0.641186771556811250f, 0.767261900275994500f,
+    -0.641333903972704290f,
+  0.767138911935820400f, -0.641481012808583160f, 0.767015895390141480f,
+    -0.641628098059038750f,
+  0.766892850643480670f, -0.641775159718663500f, 0.766769777700361920f,
+    -0.641922197782050170f,
+  0.766646676565310380f, -0.642069212243792540f, 0.766523547242852210f,
+    -0.642216203098485370f,
+  0.766400389737514230f, -0.642363170340724320f, 0.766277204053824710f,
+    -0.642510113965105710f,
+  0.766153990196312920f, -0.642657033966226860f, 0.766030748169509000f,
+    -0.642803930338685990f,
+  0.765907477977944340f, -0.642950803077082080f, 0.765784179626150970f,
+    -0.643097652176015110f,
+  0.765660853118662500f, -0.643244477630085850f, 0.765537498460013070f,
+    -0.643391279433895850f,
+  0.765414115654738270f, -0.643538057582047740f, 0.765290704707374370f,
+    -0.643684812069144850f,
+  0.765167265622458960f, -0.643831542889791390f, 0.765043798404530520f,
+    -0.643978250038592660f,
+  0.764920303058128410f, -0.644124933510154540f, 0.764796779587793460f,
+    -0.644271593299083790f,
+  0.764673227998067140f, -0.644418229399988380f, 0.764549648293492150f,
+    -0.644564841807476640f,
+  0.764426040478612070f, -0.644711430516158310f, 0.764302404557971720f,
+    -0.644857995520643710f,
+  0.764178740536116670f, -0.645004536815543930f, 0.764055048417593970f,
+    -0.645151054395471160f,
+  0.763931328206951090f, -0.645297548255038380f, 0.763807579908737160f,
+    -0.645444018388859230f,
+  0.763683803527501870f, -0.645590464791548690f, 0.763559999067796150f,
+    -0.645736887457722290f,
+  0.763436166534172010f, -0.645883286381996320f, 0.763312305931182380f,
+    -0.646029661558988330f,
+  0.763188417263381270f, -0.646176012983316280f, 0.763064500535323710f,
+    -0.646322340649599480f,
+  0.762940555751565720f, -0.646468644552457780f, 0.762816582916664430f,
+    -0.646614924686512050f,
+  0.762692582035177980f, -0.646761181046383920f, 0.762568553111665380f,
+    -0.646907413626696020f,
+  0.762444496150687210f, -0.647053622422071540f, 0.762320411156804270f,
+    -0.647199807427135230f,
+  0.762196298134578900f, -0.647345968636512060f, 0.762072157088574560f,
+    -0.647492106044828100f,
+  0.761947988023355390f, -0.647638219646710310f, 0.761823790943486960f,
+    -0.647784309436786440f,
+  0.761699565853535380f, -0.647930375409685340f, 0.761575312758068000f,
+    -0.648076417560036530f,
+  0.761451031661653620f, -0.648222435882470420f, 0.761326722568861360f,
+    -0.648368430371618290f,
+  0.761202385484261780f, -0.648514401022112440f, 0.761078020412426560f,
+    -0.648660347828585840f,
+  0.760953627357928150f, -0.648806270785672550f, 0.760829206325340010f,
+    -0.648952169888007300f,
+  0.760704757319236920f, -0.649098045130225950f, 0.760580280344194450f,
+    -0.649243896506964900f,
+  0.760455775404789260f, -0.649389724012861660f, 0.760331242505599030f,
+    -0.649535527642554730f,
+  0.760206681651202420f, -0.649681307390683190f, 0.760082092846179340f,
+    -0.649827063251887100f,
+  0.759957476095110330f, -0.649972795220807530f, 0.759832831402577400f,
+    -0.650118503292086200f,
+  0.759708158773163440f, -0.650264187460365850f, 0.759583458211452010f,
+    -0.650409847720290310f,
+  0.759458729722028210f, -0.650555484066503880f, 0.759333973309477940f,
+    -0.650701096493652040f,
+  0.759209188978388070f, -0.650846684996380880f, 0.759084376733346610f,
+    -0.650992249569337660f,
+  0.758959536578942440f, -0.651137790207170330f, 0.758834668519765660f,
+    -0.651283306904527740f,
+  0.758709772560407390f, -0.651428799656059820f, 0.758584848705459610f,
+    -0.651574268456416970f,
+  0.758459896959515430f, -0.651719713300250910f, 0.758334917327168960f,
+    -0.651865134182213920f,
+  0.758209909813015280f, -0.652010531096959500f, 0.758084874421650730f,
+    -0.652155904039141590f,
+  0.757959811157672300f, -0.652301253003415460f, 0.757834720025678310f,
+    -0.652446577984436730f,
+  0.757709601030268080f, -0.652591878976862440f, 0.757584454176041810f,
+    -0.652737155975350310f,
+  0.757459279467600720f, -0.652882408974558850f, 0.757334076909547130f,
+    -0.653027637969147530f,
+  0.757208846506484570f, -0.653172842953776760f, 0.757083588263017140f,
+    -0.653318023923107670f,
+  0.756958302183750490f, -0.653463180871802330f, 0.756832988273290820f,
+    -0.653608313794523890f,
+  0.756707646536245670f, -0.653753422685936060f, 0.756582276977223470f,
+    -0.653898507540703780f,
+  0.756456879600833740f, -0.654043568353492640f, 0.756331454411686920f,
+    -0.654188605118969040f,
+  0.756206001414394540f, -0.654333617831800440f, 0.756080520613569120f,
+    -0.654478606486655350f,
+  0.755955012013824420f, -0.654623571078202680f, 0.755829475619774760f,
+    -0.654768511601112600f,
+  0.755703911436035880f, -0.654913428050056030f, 0.755578319467224540f,
+    -0.655058320419704910f,
+  0.755452699717958250f, -0.655203188704731820f, 0.755327052192855670f,
+    -0.655348032899810470f,
+  0.755201376896536550f, -0.655492852999615350f, 0.755075673833621620f,
+    -0.655637648998821820f,
+  0.754949943008732640f, -0.655782420892106030f, 0.754824184426492350f,
+    -0.655927168674145360f,
+  0.754698398091524500f, -0.656071892339617600f, 0.754572584008453840f,
+    -0.656216591883201920f,
+  0.754446742181906440f, -0.656361267299578000f, 0.754320872616508820f,
+    -0.656505918583426550f,
+  0.754194975316889170f, -0.656650545729428940f, 0.754069050287676120f,
+    -0.656795148732268070f,
+  0.753943097533499640f, -0.656939727586627110f, 0.753817117058990790f,
+    -0.657084282287190180f,
+  0.753691108868781210f, -0.657228812828642540f, 0.753565072967504300f,
+    -0.657373319205670210f,
+  0.753439009359793580f, -0.657517801412960120f, 0.753312918050284330f,
+    -0.657662259445200070f,
+  0.753186799043612520f, -0.657806693297078640f, 0.753060652344415100f,
+    -0.657951102963285520f,
+  0.752934477957330150f, -0.658095488438511180f, 0.752808275886996950f,
+    -0.658239849717446870f,
+  0.752682046138055340f, -0.658384186794785050f, 0.752555788715146390f,
+    -0.658528499665218650f,
+  0.752429503622912390f, -0.658672788323441890f, 0.752303190865996400f,
+    -0.658817052764149480f,
+  0.752176850449042810f, -0.658961292982037320f, 0.752050482376696360f,
+    -0.659105508971802090f,
+  0.751924086653603550f, -0.659249700728141490f, 0.751797663284411550f,
+    -0.659393868245753860f,
+  0.751671212273768430f, -0.659538011519338660f, 0.751544733626323680f,
+    -0.659682130543596150f,
+  0.751418227346727470f, -0.659826225313227320f, 0.751291693439630870f,
+    -0.659970295822934540f,
+  0.751165131909686480f, -0.660114342067420480f, 0.751038542761547360f,
+    -0.660258364041389050f,
+  0.750911925999867890f, -0.660402361739545030f, 0.750785281629303690f,
+    -0.660546335156593890f,
+  0.750658609654510700f, -0.660690284287242300f, 0.750531910080146410f,
+    -0.660834209126197610f,
+  0.750405182910869330f, -0.660978109668168060f, 0.750278428151338720f,
+    -0.661121985907862860f,
+  0.750151645806215070f, -0.661265837839992270f, 0.750024835880159780f,
+    -0.661409665459266940f,
+  0.749897998377835330f, -0.661553468760398890f, 0.749771133303905100f,
+    -0.661697247738101010f,
+  0.749644240663033480f, -0.661841002387086870f, 0.749517320459886170f,
+    -0.661984732702070920f,
+  0.749390372699129560f, -0.662128438677768720f, 0.749263397385431130f,
+    -0.662272120308896590f,
+  0.749136394523459370f, -0.662415777590171780f, 0.749009364117883880f,
+    -0.662559410516312290f,
+  0.748882306173375150f, -0.662703019082037440f, 0.748755220694604760f,
+    -0.662846603282066900f,
+  0.748628107686245440f, -0.662990163111121470f, 0.748500967152970430f,
+    -0.663133698563923010f,
+  0.748373799099454560f, -0.663277209635194100f, 0.748246603530373420f,
+    -0.663420696319658280f,
+  0.748119380450403600f, -0.663564158612039770f, 0.747992129864222700f,
+    -0.663707596507064010f,
+  0.747864851776509410f, -0.663851009999457340f, 0.747737546191943330f,
+    -0.663994399083946640f,
+  0.747610213115205150f, -0.664137763755260010f, 0.747482852550976570f,
+    -0.664281104008126230f,
+  0.747355464503940190f, -0.664424419837275180f, 0.747228048978779920f,
+    -0.664567711237437520f,
+  0.747100605980180130f, -0.664710978203344790f, 0.746973135512826850f,
+    -0.664854220729729660f,
+  0.746845637581406540f, -0.664997438811325340f, 0.746718112190607130f,
+    -0.665140632442866140f,
+  0.746590559345117310f, -0.665283801619087180f, 0.746462979049626770f,
+    -0.665426946334724660f,
+  0.746335371308826320f, -0.665570066584515450f, 0.746207736127407760f,
+    -0.665713162363197550f,
+  0.746080073510063780f, -0.665856233665509720f, 0.745952383461488290f,
+    -0.665999280486191500f,
+  0.745824665986376090f, -0.666142302819983540f, 0.745696921089422760f,
+    -0.666285300661627280f,
+  0.745569148775325430f, -0.666428274005865240f, 0.745441349048781680f,
+    -0.666571222847440640f,
+  0.745313521914490520f, -0.666714147181097670f, 0.745185667377151640f,
+    -0.666857047001581220f,
+  0.745057785441466060f, -0.666999922303637470f, 0.744929876112135350f,
+    -0.667142773082013310f,
+  0.744801939393862630f, -0.667285599331456370f, 0.744673975291351710f,
+    -0.667428401046715520f,
+  0.744545983809307370f, -0.667571178222540310f, 0.744417964952435620f,
+    -0.667713930853681030f,
+  0.744289918725443260f, -0.667856658934889320f, 0.744161845133038180f,
+    -0.667999362460917400f,
+  0.744033744179929290f, -0.668142041426518450f, 0.743905615870826490f,
+    -0.668284695826446670f,
+  0.743777460210440890f, -0.668427325655456820f, 0.743649277203484060f,
+    -0.668569930908304970f,
+  0.743521066854669120f, -0.668712511579747980f, 0.743392829168709970f,
+    -0.668855067664543610f,
+  0.743264564150321600f, -0.668997599157450270f, 0.743136271804219820f,
+    -0.669140106053227600f,
+  0.743007952135121720f, -0.669282588346636010f, 0.742879605147745200f,
+    -0.669425046032436910f,
+  0.742751230846809050f, -0.669567479105392490f, 0.742622829237033490f,
+    -0.669709887560265840f,
+  0.742494400323139180f, -0.669852271391821020f, 0.742365944109848460f,
+    -0.669994630594823000f,
+  0.742237460601884000f, -0.670136965164037650f, 0.742108949803969910f,
+    -0.670279275094231800f,
+  0.741980411720831070f, -0.670421560380173090f, 0.741851846357193480f,
+    -0.670563821016630040f,
+  0.741723253717784140f, -0.670706056998372160f, 0.741594633807331150f,
+    -0.670848268320169640f,
+  0.741465986630563290f, -0.670990454976794220f, 0.741337312192210660f,
+    -0.671132616963017740f,
+  0.741208610497004260f, -0.671274754273613490f, 0.741079881549676080f,
+    -0.671416866903355450f,
+  0.740951125354959110f, -0.671558954847018330f, 0.740822341917587330f,
+    -0.671701018099378320f,
+  0.740693531242295760f, -0.671843056655211930f, 0.740564693333820250f,
+    -0.671985070509296900f,
+  0.740435828196898020f, -0.672127059656411730f, 0.740306935836266940f,
+    -0.672269024091335930f,
+  0.740178016256666240f, -0.672410963808849790f, 0.740049069462835550f,
+    -0.672552878803734710f,
+  0.739920095459516200f, -0.672694769070772860f, 0.739791094251449950f,
+    -0.672836634604747300f,
+  0.739662065843380010f, -0.672978475400442090f, 0.739533010240050250f,
+    -0.673120291452642070f,
+  0.739403927446205760f, -0.673262082756132970f, 0.739274817466592520f,
+    -0.673403849305701740f,
+  0.739145680305957510f, -0.673545591096136100f, 0.739016515969048720f,
+    -0.673687308122224330f,
+  0.738887324460615110f, -0.673829000378756040f, 0.738758105785406900f,
+    -0.673970667860521620f,
+  0.738628859948174840f, -0.674112310562312360f, 0.738499586953671130f,
+    -0.674253928478920410f,
+  0.738370286806648620f, -0.674395521605139050f, 0.738240959511861310f,
+    -0.674537089935762000f,
+  0.738111605074064260f, -0.674678633465584540f, 0.737982223498013570f,
+    -0.674820152189402170f,
+  0.737852814788465980f, -0.674961646102011930f, 0.737723378950179700f,
+    -0.675103115198211420f,
+  0.737593915987913570f, -0.675244559472799270f, 0.737464425906427580f,
+    -0.675385978920574840f,
+  0.737334908710482910f, -0.675527373536338520f, 0.737205364404841190f,
+    -0.675668743314891910f,
+  0.737075792994265730f, -0.675810088251036940f, 0.736946194483520280f,
+    -0.675951408339577010f,
+  0.736816568877369900f, -0.676092703575315920f, 0.736686916180580460f,
+    -0.676233973953058950f,
+  0.736557236397919150f, -0.676375219467611590f, 0.736427529534153690f,
+    -0.676516440113781090f,
+  0.736297795594053170f, -0.676657635886374950f, 0.736168034582387330f,
+    -0.676798806780201770f,
+  0.736038246503927350f, -0.676939952790071130f, 0.735908431363445190f,
+    -0.677081073910793530f,
+  0.735778589165713590f, -0.677222170137180330f, 0.735648719915506510f,
+    -0.677363241464043920f,
+  0.735518823617598900f, -0.677504287886197430f, 0.735388900276766730f,
+    -0.677645309398454910f,
+  0.735258949897786840f, -0.677786305995631500f, 0.735128972485437180f,
+    -0.677927277672543020f,
+  0.734998968044496710f, -0.678068224424006600f, 0.734868936579745170f,
+    -0.678209146244839860f,
+  0.734738878095963500f, -0.678350043129861470f, 0.734608792597933550f,
+    -0.678490915073891140f,
+  0.734478680090438370f, -0.678631762071749360f, 0.734348540578261600f,
+    -0.678772584118257690f,
+  0.734218374066188280f, -0.678913381208238410f, 0.734088180559004040f,
+    -0.679054153336514870f,
+  0.733957960061495940f, -0.679194900497911200f, 0.733827712578451700f,
+    -0.679335622687252560f,
+  0.733697438114660370f, -0.679476319899364970f, 0.733567136674911360f,
+    -0.679616992129075560f,
+  0.733436808263995710f, -0.679757639371212030f, 0.733306452886705260f,
+    -0.679898261620603290f,
+  0.733176070547832740f, -0.680038858872078930f, 0.733045661252172080f,
+    -0.680179431120469750f,
+  0.732915225004517780f, -0.680319978360607200f, 0.732784761809665790f,
+    -0.680460500587323880f,
+  0.732654271672412820f, -0.680600997795453020f, 0.732523754597556700f,
+    -0.680741469979829090f,
+  0.732393210589896040f, -0.680881917135287230f, 0.732262639654230770f,
+    -0.681022339256663670f,
+  0.732132041795361290f, -0.681162736338795430f, 0.732001417018089630f,
+    -0.681303108376520530f,
+  0.731870765327218290f, -0.681443455364677870f, 0.731740086727550980f,
+    -0.681583777298107480f,
+  0.731609381223892630f, -0.681724074171649710f, 0.731478648821048520f,
+    -0.681864345980146670f,
+  0.731347889523825570f, -0.682004592718440830f, 0.731217103337031270f,
+    -0.682144814381375640f,
+  0.731086290265474340f, -0.682285010963795570f, 0.730955450313964360f,
+    -0.682425182460546060f,
+  0.730824583487312160f, -0.682565328866473250f, 0.730693689790329000f,
+    -0.682705450176424590f,
+  0.730562769227827590f, -0.682845546385248080f, 0.730431821804621520f,
+    -0.682985617487792740f,
+  0.730300847525525490f, -0.683125663478908680f, 0.730169846395354870f,
+    -0.683265684353446700f,
+  0.730038818418926260f, -0.683405680106258680f, 0.729907763601057140f,
+    -0.683545650732197530f,
+  0.729776681946566090f, -0.683685596226116580f, 0.729645573460272480f,
+    -0.683825516582870720f,
+  0.729514438146997010f, -0.683965411797315400f, 0.729383276011561050f,
+    -0.684105281864307080f,
+  0.729252087058786970f, -0.684245126778703080f, 0.729120871293498230f,
+    -0.684384946535361750f,
+  0.728989628720519420f, -0.684524741129142300f, 0.728858359344675800f,
+    -0.684664510554904960f,
+  0.728727063170793830f, -0.684804254807510620f, 0.728595740203700770f,
+    -0.684943973881821490f,
+  0.728464390448225200f, -0.685083667772700360f, 0.728333013909196360f,
+    -0.685223336475011210f,
+  0.728201610591444610f, -0.685362979983618730f, 0.728070180499801210f,
+    -0.685502598293388550f,
+  0.727938723639098620f, -0.685642191399187470f, 0.727807240014169960f,
+    -0.685781759295883030f,
+  0.727675729629849610f, -0.685921301978343560f, 0.727544192490972800f,
+    -0.686060819441438710f,
+  0.727412628602375770f, -0.686200311680038590f, 0.727281037968895870f,
+    -0.686339778689014520f,
+  0.727149420595371020f, -0.686479220463238950f, 0.727017776486640680f,
+    -0.686618636997584630f,
+  0.726886105647544970f, -0.686758028286925890f, 0.726754408082925020f,
+    -0.686897394326137610f,
+  0.726622683797622850f, -0.687036735110095660f, 0.726490932796481910f,
+    -0.687176050633676820f,
+  0.726359155084346010f, -0.687315340891759050f, 0.726227350666060370f,
+    -0.687454605879221030f,
+  0.726095519546471000f, -0.687593845590942170f, 0.725963661730424930f,
+    -0.687733060021803230f,
+  0.725831777222770370f, -0.687872249166685550f, 0.725699866028356120f,
+    -0.688011413020471640f,
+  0.725567928152032300f, -0.688150551578044830f, 0.725435963598649810f,
+    -0.688289664834289330f,
+  0.725303972373060770f, -0.688428752784090440f, 0.725171954480117950f,
+    -0.688567815422334250f,
+  0.725039909924675370f, -0.688706852743907750f, 0.724907838711587820f,
+    -0.688845864743699020f,
+  0.724775740845711280f, -0.688984851416597040f, 0.724643616331902550f,
+    -0.689123812757491570f,
+  0.724511465175019630f, -0.689262748761273470f, 0.724379287379921190f,
+    -0.689401659422834270f,
+  0.724247082951467000f, -0.689540544737066830f, 0.724114851894517850f,
+    -0.689679404698864800f,
+  0.723982594213935520f, -0.689818239303122470f, 0.723850309914582880f,
+    -0.689957048544735390f,
+  0.723717999001323500f, -0.690095832418599950f, 0.723585661479022150f,
+    -0.690234590919613370f,
+  0.723453297352544380f, -0.690373324042674040f, 0.723320906626756970f,
+    -0.690512031782681060f,
+  0.723188489306527460f, -0.690650714134534600f, 0.723056045396724410f,
+    -0.690789371093135650f,
+  0.722923574902217700f, -0.690928002653386160f, 0.722791077827877550f,
+    -0.691066608810189220f,
+  0.722658554178575610f, -0.691205189558448450f, 0.722526003959184540f,
+    -0.691343744893068710f,
+  0.722393427174577550f, -0.691482274808955850f, 0.722260823829629310f,
+    -0.691620779301016290f,
+  0.722128193929215350f, -0.691759258364157750f, 0.721995537478211880f,
+    -0.691897711993288760f,
+  0.721862854481496340f, -0.692036140183318720f, 0.721730144943947160f,
+    -0.692174542929158140f,
+  0.721597408870443770f, -0.692312920225718220f, 0.721464646265866370f,
+    -0.692451272067911130f,
+  0.721331857135096290f, -0.692589598450650380f, 0.721199041483015720f,
+    -0.692727899368849820f,
+  0.721066199314508110f, -0.692866174817424630f, 0.720933330634457530f,
+    -0.693004424791290870f,
+  0.720800435447749190f, -0.693142649285365400f, 0.720667513759269520f,
+    -0.693280848294566040f,
+  0.720534565573905270f, -0.693419021813811760f, 0.720401590896544760f,
+    -0.693557169838022290f,
+  0.720268589732077190f, -0.693695292362118240f, 0.720135562085392420f,
+    -0.693833389381021350f,
+  0.720002507961381650f, -0.693971460889654000f, 0.719869427364936860f,
+    -0.694109506882939820f,
+  0.719736320300951030f, -0.694247527355803310f, 0.719603186774318120f,
+    -0.694385522303169740f,
+  0.719470026789932990f, -0.694523491719965520f, 0.719336840352691740f,
+    -0.694661435601117820f,
+  0.719203627467491220f, -0.694799353941554900f, 0.719070388139229190f,
+    -0.694937246736205830f,
+  0.718937122372804490f, -0.695075113980000880f, 0.718803830173116890f,
+    -0.695212955667870780f,
+  0.718670511545067230f, -0.695350771794747690f, 0.718537166493557370f,
+    -0.695488562355564440f,
+  0.718403795023489830f, -0.695626327345254870f, 0.718270397139768260f,
+    -0.695764066758753690f,
+  0.718136972847297490f, -0.695901780590996830f, 0.718003522150983180f,
+    -0.696039468836920690f,
+  0.717870045055731710f, -0.696177131491462990f, 0.717736541566450950f,
+    -0.696314768549562090f,
+  0.717603011688049080f, -0.696452380006157830f, 0.717469455425435830f,
+    -0.696589965856190370f,
+  0.717335872783521730f, -0.696727526094601200f, 0.717202263767218070f,
+    -0.696865060716332470f,
+  0.717068628381437480f, -0.697002569716327460f, 0.716934966631093130f,
+    -0.697140053089530420f,
+  0.716801278521099540f, -0.697277510830886520f, 0.716667564056371890f,
+    -0.697414942935341790f,
+  0.716533823241826680f, -0.697552349397843160f, 0.716400056082381000f,
+    -0.697689730213338800f,
+  0.716266262582953120f, -0.697827085376777290f, 0.716132442748462330f,
+    -0.697964414883108670f,
+  0.715998596583828690f, -0.698101718727283770f, 0.715864724093973500f,
+    -0.698238996904254280f,
+  0.715730825283818590f, -0.698376249408972920f, 0.715596900158287470f,
+    -0.698513476236393040f,
+  0.715462948722303760f, -0.698650677381469460f, 0.715328970980792620f,
+    -0.698787852839157670f,
+  0.715194966938680120f, -0.698925002604414150f, 0.715060936600893090f,
+    -0.699062126672196140f,
+  0.714926879972359490f, -0.699199225037462120f, 0.714792797058008240f,
+    -0.699336297695171140f,
+  0.714658687862769090f, -0.699473344640283770f, 0.714524552391572860f,
+    -0.699610365867761040f,
+  0.714390390649351390f, -0.699747361372564990f, 0.714256202641037510f,
+    -0.699884331149658760f,
+  0.714121988371564820f, -0.700021275194006250f, 0.713987747845867830f,
+    -0.700158193500572730f,
+  0.713853481068882470f, -0.700295086064323780f, 0.713719188045545240f,
+    -0.700431952880226420f,
+  0.713584868780793640f, -0.700568793943248340f, 0.713450523279566260f,
+    -0.700705609248358450f,
+  0.713316151546802610f, -0.700842398790526120f, 0.713181753587443180f,
+    -0.700979162564722370f,
+  0.713047329406429340f, -0.701115900565918660f, 0.712912879008703480f,
+    -0.701252612789087460f,
+  0.712778402399208980f, -0.701389299229202230f, 0.712643899582890210f,
+    -0.701525959881237340f,
+  0.712509370564692320f, -0.701662594740168450f, 0.712374815349561710f,
+    -0.701799203800971720f,
+  0.712240233942445510f, -0.701935787058624360f, 0.712105626348291890f,
+    -0.702072344508104630f,
+  0.711970992572050100f, -0.702208876144391870f, 0.711836332618670080f,
+    -0.702345381962465880f,
+  0.711701646493102970f, -0.702481861957308000f, 0.711566934200300700f,
+    -0.702618316123900130f,
+  0.711432195745216430f, -0.702754744457225300f, 0.711297431132803970f,
+    -0.702891146952267400f,
+  0.711162640368018350f, -0.703027523604011220f, 0.711027823455815280f,
+    -0.703163874407442770f,
+  0.710892980401151680f, -0.703300199357548730f, 0.710758111208985350f,
+    -0.703436498449316660f,
+  0.710623215884275020f, -0.703572771677735580f, 0.710488294431980470f,
+    -0.703709019037794810f,
+  0.710353346857062420f, -0.703845240524484940f, 0.710218373164482220f,
+    -0.703981436132797620f,
+  0.710083373359202800f, -0.704117605857725310f, 0.709948347446187400f,
+    -0.704253749694261470f,
+  0.709813295430400840f, -0.704389867637400410f, 0.709678217316808580f,
+    -0.704525959682137380f,
+  0.709543113110376770f, -0.704662025823468820f, 0.709407982816072980f,
+    -0.704798066056391950f,
+  0.709272826438865690f, -0.704934080375904880f, 0.709137643983724030f,
+    -0.705070068777006840f,
+  0.709002435455618250f, -0.705206031254697830f, 0.708867200859519820f,
+    -0.705341967803978840f,
+  0.708731940200400650f, -0.705477878419852100f, 0.708596653483234080f,
+    -0.705613763097320490f,
+  0.708461340712994160f, -0.705749621831387790f, 0.708326001894655890f,
+    -0.705885454617058980f,
+  0.708190637033195400f, -0.706021261449339740f, 0.708055246133589500f,
+    -0.706157042323237060f,
+  0.707919829200816310f, -0.706292797233758480f, 0.707784386239854620f,
+    -0.706428526175912790f,
+  0.707648917255684350f, -0.706564229144709510f, 0.707513422253286280f,
+    -0.706699906135159430f,
+  0.707377901237642100f, -0.706835557142273750f, 0.707242354213734710f,
+    -0.706971182161065360f,
+  0.707106781186547570f, -0.707106781186547460f, 0.706971182161065360f,
+    -0.707242354213734600f,
+  0.706835557142273860f, -0.707377901237642100f, 0.706699906135159430f,
+    -0.707513422253286170f,
+  0.706564229144709620f, -0.707648917255684350f, 0.706428526175912790f,
+    -0.707784386239854620f,
+  0.706292797233758480f, -0.707919829200816310f, 0.706157042323237060f,
+    -0.708055246133589500f,
+  0.706021261449339740f, -0.708190637033195290f, 0.705885454617058980f,
+    -0.708326001894655780f,
+  0.705749621831387790f, -0.708461340712994050f, 0.705613763097320490f,
+    -0.708596653483234080f,
+  0.705477878419852210f, -0.708731940200400650f, 0.705341967803978950f,
+    -0.708867200859519820f,
+  0.705206031254697830f, -0.709002435455618250f, 0.705070068777006840f,
+    -0.709137643983723920f,
+  0.704934080375904990f, -0.709272826438865580f, 0.704798066056391950f,
+    -0.709407982816072980f,
+  0.704662025823468930f, -0.709543113110376770f, 0.704525959682137380f,
+    -0.709678217316808470f,
+  0.704389867637400410f, -0.709813295430400840f, 0.704253749694261580f,
+    -0.709948347446187400f,
+  0.704117605857725430f, -0.710083373359202690f, 0.703981436132797730f,
+    -0.710218373164482220f,
+  0.703845240524484940f, -0.710353346857062310f, 0.703709019037794810f,
+    -0.710488294431980470f,
+  0.703572771677735580f, -0.710623215884275020f, 0.703436498449316770f,
+    -0.710758111208985350f,
+  0.703300199357548730f, -0.710892980401151680f, 0.703163874407442770f,
+    -0.711027823455815280f,
+  0.703027523604011220f, -0.711162640368018350f, 0.702891146952267400f,
+    -0.711297431132803970f,
+  0.702754744457225300f, -0.711432195745216430f, 0.702618316123900130f,
+    -0.711566934200300700f,
+  0.702481861957308000f, -0.711701646493102970f, 0.702345381962465880f,
+    -0.711836332618670080f,
+  0.702208876144391870f, -0.711970992572049990f, 0.702072344508104740f,
+    -0.712105626348291890f,
+  0.701935787058624360f, -0.712240233942445510f, 0.701799203800971720f,
+    -0.712374815349561710f,
+  0.701662594740168570f, -0.712509370564692320f, 0.701525959881237450f,
+    -0.712643899582890210f,
+  0.701389299229202230f, -0.712778402399208870f, 0.701252612789087460f,
+    -0.712912879008703370f,
+  0.701115900565918660f, -0.713047329406429230f, 0.700979162564722480f,
+    -0.713181753587443070f,
+  0.700842398790526230f, -0.713316151546802610f, 0.700705609248358450f,
+    -0.713450523279566150f,
+  0.700568793943248450f, -0.713584868780793520f, 0.700431952880226420f,
+    -0.713719188045545130f,
+  0.700295086064323780f, -0.713853481068882470f, 0.700158193500572730f,
+    -0.713987747845867830f,
+  0.700021275194006360f, -0.714121988371564710f, 0.699884331149658760f,
+    -0.714256202641037400f,
+  0.699747361372564990f, -0.714390390649351390f, 0.699610365867761040f,
+    -0.714524552391572860f,
+  0.699473344640283770f, -0.714658687862768980f, 0.699336297695171250f,
+    -0.714792797058008130f,
+  0.699199225037462120f, -0.714926879972359370f, 0.699062126672196140f,
+    -0.715060936600892980f,
+  0.698925002604414150f, -0.715194966938680010f, 0.698787852839157790f,
+    -0.715328970980792620f,
+  0.698650677381469580f, -0.715462948722303650f, 0.698513476236393040f,
+    -0.715596900158287360f,
+  0.698376249408972920f, -0.715730825283818590f, 0.698238996904254390f,
+    -0.715864724093973390f,
+  0.698101718727283880f, -0.715998596583828690f, 0.697964414883108790f,
+    -0.716132442748462330f,
+  0.697827085376777290f, -0.716266262582953120f, 0.697689730213338800f,
+    -0.716400056082380890f,
+  0.697552349397843270f, -0.716533823241826570f, 0.697414942935341790f,
+    -0.716667564056371890f,
+  0.697277510830886630f, -0.716801278521099540f, 0.697140053089530530f,
+    -0.716934966631093130f,
+  0.697002569716327460f, -0.717068628381437480f, 0.696865060716332470f,
+    -0.717202263767218070f,
+  0.696727526094601200f, -0.717335872783521730f, 0.696589965856190370f,
+    -0.717469455425435830f,
+  0.696452380006157830f, -0.717603011688049080f, 0.696314768549562200f,
+    -0.717736541566450840f,
+  0.696177131491462990f, -0.717870045055731710f, 0.696039468836920690f,
+    -0.718003522150983060f,
+  0.695901780590996830f, -0.718136972847297490f, 0.695764066758753800f,
+    -0.718270397139768260f,
+  0.695626327345254870f, -0.718403795023489720f, 0.695488562355564440f,
+    -0.718537166493557370f,
+  0.695350771794747800f, -0.718670511545067230f, 0.695212955667870890f,
+    -0.718803830173116890f,
+  0.695075113980000880f, -0.718937122372804380f, 0.694937246736205940f,
+    -0.719070388139229190f,
+  0.694799353941554900f, -0.719203627467491220f, 0.694661435601117930f,
+    -0.719336840352691740f,
+  0.694523491719965520f, -0.719470026789932990f, 0.694385522303169860f,
+    -0.719603186774318000f,
+  0.694247527355803310f, -0.719736320300951030f, 0.694109506882939820f,
+    -0.719869427364936860f,
+  0.693971460889654000f, -0.720002507961381650f, 0.693833389381021350f,
+    -0.720135562085392310f,
+  0.693695292362118350f, -0.720268589732077080f, 0.693557169838022400f,
+    -0.720401590896544760f,
+  0.693419021813811880f, -0.720534565573905270f, 0.693280848294566150f,
+    -0.720667513759269410f,
+  0.693142649285365510f, -0.720800435447749190f, 0.693004424791290870f,
+    -0.720933330634457530f,
+  0.692866174817424740f, -0.721066199314508110f, 0.692727899368849820f,
+    -0.721199041483015720f,
+  0.692589598450650380f, -0.721331857135096180f, 0.692451272067911240f,
+    -0.721464646265866370f,
+  0.692312920225718220f, -0.721597408870443660f, 0.692174542929158140f,
+    -0.721730144943947160f,
+  0.692036140183318830f, -0.721862854481496340f, 0.691897711993288760f,
+    -0.721995537478211880f,
+  0.691759258364157750f, -0.722128193929215350f, 0.691620779301016400f,
+    -0.722260823829629310f,
+  0.691482274808955850f, -0.722393427174577550f, 0.691343744893068820f,
+    -0.722526003959184430f,
+  0.691205189558448450f, -0.722658554178575610f, 0.691066608810189220f,
+    -0.722791077827877550f,
+  0.690928002653386280f, -0.722923574902217700f, 0.690789371093135760f,
+    -0.723056045396724410f,
+  0.690650714134534720f, -0.723188489306527350f, 0.690512031782681170f,
+    -0.723320906626756850f,
+  0.690373324042674040f, -0.723453297352544380f, 0.690234590919613370f,
+    -0.723585661479022040f,
+  0.690095832418599950f, -0.723717999001323390f, 0.689957048544735390f,
+    -0.723850309914582880f,
+  0.689818239303122470f, -0.723982594213935520f, 0.689679404698864800f,
+    -0.724114851894517850f,
+  0.689540544737066940f, -0.724247082951466890f, 0.689401659422834380f,
+    -0.724379287379921080f,
+  0.689262748761273470f, -0.724511465175019520f, 0.689123812757491680f,
+    -0.724643616331902550f,
+  0.688984851416597150f, -0.724775740845711280f, 0.688845864743699130f,
+    -0.724907838711587820f,
+  0.688706852743907750f, -0.725039909924675370f, 0.688567815422334360f,
+    -0.725171954480117840f,
+  0.688428752784090550f, -0.725303972373060660f, 0.688289664834289440f,
+    -0.725435963598649810f,
+  0.688150551578044830f, -0.725567928152032300f, 0.688011413020471640f,
+    -0.725699866028356120f,
+  0.687872249166685550f, -0.725831777222770370f, 0.687733060021803230f,
+    -0.725963661730424930f,
+  0.687593845590942170f, -0.726095519546470890f, 0.687454605879221030f,
+    -0.726227350666060260f,
+  0.687315340891759160f, -0.726359155084346010f, 0.687176050633676930f,
+    -0.726490932796481910f,
+  0.687036735110095660f, -0.726622683797622850f, 0.686897394326137610f,
+    -0.726754408082924910f,
+  0.686758028286925890f, -0.726886105647544970f, 0.686618636997584740f,
+    -0.727017776486640680f,
+  0.686479220463238950f, -0.727149420595371020f, 0.686339778689014630f,
+    -0.727281037968895760f,
+  0.686200311680038700f, -0.727412628602375770f, 0.686060819441438710f,
+    -0.727544192490972800f,
+  0.685921301978343670f, -0.727675729629849610f, 0.685781759295883030f,
+    -0.727807240014169960f,
+  0.685642191399187470f, -0.727938723639098620f, 0.685502598293388670f,
+    -0.728070180499801210f,
+  0.685362979983618730f, -0.728201610591444500f, 0.685223336475011210f,
+    -0.728333013909196360f,
+  0.685083667772700360f, -0.728464390448225200f, 0.684943973881821490f,
+    -0.728595740203700770f,
+  0.684804254807510620f, -0.728727063170793720f, 0.684664510554904960f,
+    -0.728858359344675690f,
+  0.684524741129142300f, -0.728989628720519310f, 0.684384946535361750f,
+    -0.729120871293498230f,
+  0.684245126778703080f, -0.729252087058786970f, 0.684105281864307080f,
+    -0.729383276011561050f,
+  0.683965411797315510f, -0.729514438146996900f, 0.683825516582870830f,
+    -0.729645573460272480f,
+  0.683685596226116690f, -0.729776681946565970f, 0.683545650732197530f,
+    -0.729907763601057140f,
+  0.683405680106258790f, -0.730038818418926150f, 0.683265684353446700f,
+    -0.730169846395354870f,
+  0.683125663478908800f, -0.730300847525525380f, 0.682985617487792850f,
+    -0.730431821804621520f,
+  0.682845546385248080f, -0.730562769227827590f, 0.682705450176424590f,
+    -0.730693689790328890f,
+  0.682565328866473250f, -0.730824583487312050f, 0.682425182460546060f,
+    -0.730955450313964360f,
+  0.682285010963795570f, -0.731086290265474230f, 0.682144814381375640f,
+    -0.731217103337031160f,
+  0.682004592718440830f, -0.731347889523825460f, 0.681864345980146780f,
+    -0.731478648821048520f,
+  0.681724074171649820f, -0.731609381223892520f, 0.681583777298107480f,
+    -0.731740086727550980f,
+  0.681443455364677990f, -0.731870765327218290f, 0.681303108376520530f,
+    -0.732001417018089520f,
+  0.681162736338795430f, -0.732132041795361290f, 0.681022339256663670f,
+    -0.732262639654230660f,
+  0.680881917135287340f, -0.732393210589896040f, 0.680741469979829090f,
+    -0.732523754597556590f,
+  0.680600997795453130f, -0.732654271672412820f, 0.680460500587323880f,
+    -0.732784761809665790f,
+  0.680319978360607200f, -0.732915225004517780f, 0.680179431120469750f,
+    -0.733045661252171970f,
+  0.680038858872079040f, -0.733176070547832740f, 0.679898261620603290f,
+    -0.733306452886705260f,
+  0.679757639371212030f, -0.733436808263995710f, 0.679616992129075560f,
+    -0.733567136674911360f,
+  0.679476319899365080f, -0.733697438114660260f, 0.679335622687252670f,
+    -0.733827712578451700f,
+  0.679194900497911200f, -0.733957960061495940f, 0.679054153336514870f,
+    -0.734088180559004040f,
+  0.678913381208238410f, -0.734218374066188170f, 0.678772584118257690f,
+    -0.734348540578261600f,
+  0.678631762071749470f, -0.734478680090438370f, 0.678490915073891250f,
+    -0.734608792597933550f,
+  0.678350043129861580f, -0.734738878095963390f, 0.678209146244839860f,
+    -0.734868936579745060f,
+  0.678068224424006600f, -0.734998968044496600f, 0.677927277672543130f,
+    -0.735128972485437180f,
+  0.677786305995631500f, -0.735258949897786730f, 0.677645309398454910f,
+    -0.735388900276766620f,
+  0.677504287886197430f, -0.735518823617598900f, 0.677363241464044030f,
+    -0.735648719915506400f,
+  0.677222170137180450f, -0.735778589165713480f, 0.677081073910793530f,
+    -0.735908431363445190f,
+  0.676939952790071240f, -0.736038246503927350f, 0.676798806780201770f,
+    -0.736168034582387330f,
+  0.676657635886374950f, -0.736297795594053060f, 0.676516440113781090f,
+    -0.736427529534153690f,
+  0.676375219467611700f, -0.736557236397919150f, 0.676233973953058950f,
+    -0.736686916180580460f,
+  0.676092703575316030f, -0.736816568877369790f, 0.675951408339577010f,
+    -0.736946194483520170f,
+  0.675810088251037060f, -0.737075792994265620f, 0.675668743314891910f,
+    -0.737205364404841190f,
+  0.675527373536338630f, -0.737334908710482790f, 0.675385978920574950f,
+    -0.737464425906427580f,
+  0.675244559472799270f, -0.737593915987913460f, 0.675103115198211530f,
+    -0.737723378950179590f,
+  0.674961646102012040f, -0.737852814788465980f, 0.674820152189402280f,
+    -0.737982223498013570f,
+  0.674678633465584540f, -0.738111605074064260f, 0.674537089935762110f,
+    -0.738240959511861310f,
+  0.674395521605139050f, -0.738370286806648510f, 0.674253928478920520f,
+    -0.738499586953671130f,
+  0.674112310562312360f, -0.738628859948174840f, 0.673970667860521620f,
+    -0.738758105785406900f,
+  0.673829000378756150f, -0.738887324460615110f, 0.673687308122224330f,
+    -0.739016515969048600f,
+  0.673545591096136100f, -0.739145680305957400f, 0.673403849305701850f,
+    -0.739274817466592520f,
+  0.673262082756132970f, -0.739403927446205760f, 0.673120291452642070f,
+    -0.739533010240050250f,
+  0.672978475400442090f, -0.739662065843379900f, 0.672836634604747410f,
+    -0.739791094251449950f,
+  0.672694769070772970f, -0.739920095459516090f, 0.672552878803734820f,
+    -0.740049069462835550f,
+  0.672410963808849900f, -0.740178016256666240f, 0.672269024091336040f,
+    -0.740306935836266940f,
+  0.672127059656411840f, -0.740435828196898020f, 0.671985070509296900f,
+    -0.740564693333820250f,
+  0.671843056655211930f, -0.740693531242295640f, 0.671701018099378320f,
+    -0.740822341917587330f,
+  0.671558954847018330f, -0.740951125354959110f, 0.671416866903355450f,
+    -0.741079881549676080f,
+  0.671274754273613490f, -0.741208610497004260f, 0.671132616963017850f,
+    -0.741337312192210660f,
+  0.670990454976794220f, -0.741465986630563290f, 0.670848268320169750f,
+    -0.741594633807331150f,
+  0.670706056998372160f, -0.741723253717784140f, 0.670563821016630040f,
+    -0.741851846357193480f,
+  0.670421560380173090f, -0.741980411720830960f, 0.670279275094231910f,
+    -0.742108949803969800f,
+  0.670136965164037760f, -0.742237460601884000f, 0.669994630594823000f,
+    -0.742365944109848460f,
+  0.669852271391821130f, -0.742494400323139180f, 0.669709887560265840f,
+    -0.742622829237033380f,
+  0.669567479105392490f, -0.742751230846809050f, 0.669425046032436910f,
+    -0.742879605147745090f,
+  0.669282588346636010f, -0.743007952135121720f, 0.669140106053227710f,
+    -0.743136271804219820f,
+  0.668997599157450270f, -0.743264564150321490f, 0.668855067664543610f,
+    -0.743392829168709970f,
+  0.668712511579748090f, -0.743521066854669120f, 0.668569930908305080f,
+    -0.743649277203484060f,
+  0.668427325655456820f, -0.743777460210440780f, 0.668284695826446670f,
+    -0.743905615870826490f,
+  0.668142041426518560f, -0.744033744179929180f, 0.667999362460917510f,
+    -0.744161845133038070f,
+  0.667856658934889440f, -0.744289918725443140f, 0.667713930853681140f,
+    -0.744417964952435620f,
+  0.667571178222540310f, -0.744545983809307250f, 0.667428401046715640f,
+    -0.744673975291351600f,
+  0.667285599331456480f, -0.744801939393862630f, 0.667142773082013310f,
+    -0.744929876112135350f,
+  0.666999922303637470f, -0.745057785441465950f, 0.666857047001581220f,
+    -0.745185667377151640f,
+  0.666714147181097670f, -0.745313521914490410f, 0.666571222847440750f,
+    -0.745441349048781680f,
+  0.666428274005865350f, -0.745569148775325430f, 0.666285300661627390f,
+    -0.745696921089422760f,
+  0.666142302819983540f, -0.745824665986375980f, 0.665999280486191500f,
+    -0.745952383461488180f,
+  0.665856233665509720f, -0.746080073510063780f, 0.665713162363197660f,
+    -0.746207736127407650f,
+  0.665570066584515560f, -0.746335371308826320f, 0.665426946334724660f,
+    -0.746462979049626770f,
+  0.665283801619087180f, -0.746590559345117310f, 0.665140632442866140f,
+    -0.746718112190607020f,
+  0.664997438811325340f, -0.746845637581406540f, 0.664854220729729660f,
+    -0.746973135512826740f,
+  0.664710978203344900f, -0.747100605980180130f, 0.664567711237437520f,
+    -0.747228048978779920f,
+  0.664424419837275180f, -0.747355464503940190f, 0.664281104008126230f,
+    -0.747482852550976570f,
+  0.664137763755260010f, -0.747610213115205150f, 0.663994399083946640f,
+    -0.747737546191943330f,
+  0.663851009999457340f, -0.747864851776509410f, 0.663707596507064120f,
+    -0.747992129864222700f,
+  0.663564158612039880f, -0.748119380450403490f, 0.663420696319658280f,
+    -0.748246603530373420f,
+  0.663277209635194100f, -0.748373799099454560f, 0.663133698563923010f,
+    -0.748500967152970430f,
+  0.662990163111121470f, -0.748628107686245330f, 0.662846603282066900f,
+    -0.748755220694604760f,
+  0.662703019082037440f, -0.748882306173375030f, 0.662559410516312400f,
+    -0.749009364117883770f,
+  0.662415777590171780f, -0.749136394523459260f, 0.662272120308896590f,
+    -0.749263397385431020f,
+  0.662128438677768720f, -0.749390372699129560f, 0.661984732702071030f,
+    -0.749517320459886170f,
+  0.661841002387086870f, -0.749644240663033480f, 0.661697247738101120f,
+    -0.749771133303904990f,
+  0.661553468760399000f, -0.749897998377835220f, 0.661409665459266940f,
+    -0.750024835880159780f,
+  0.661265837839992270f, -0.750151645806214960f, 0.661121985907862970f,
+    -0.750278428151338610f,
+  0.660978109668168060f, -0.750405182910869220f, 0.660834209126197610f,
+    -0.750531910080146410f,
+  0.660690284287242300f, -0.750658609654510590f, 0.660546335156593890f,
+    -0.750785281629303580f,
+  0.660402361739545030f, -0.750911925999867890f, 0.660258364041389050f,
+    -0.751038542761547250f,
+  0.660114342067420480f, -0.751165131909686370f, 0.659970295822934540f,
+    -0.751291693439630870f,
+  0.659826225313227430f, -0.751418227346727360f, 0.659682130543596150f,
+    -0.751544733626323570f,
+  0.659538011519338770f, -0.751671212273768430f, 0.659393868245753970f,
+    -0.751797663284411440f,
+  0.659249700728141490f, -0.751924086653603550f, 0.659105508971802200f,
+    -0.752050482376696360f,
+  0.658961292982037320f, -0.752176850449042700f, 0.658817052764149480f,
+    -0.752303190865996400f,
+  0.658672788323441890f, -0.752429503622912390f, 0.658528499665218760f,
+    -0.752555788715146390f,
+  0.658384186794785050f, -0.752682046138055230f, 0.658239849717446980f,
+    -0.752808275886996950f,
+  0.658095488438511290f, -0.752934477957330150f, 0.657951102963285630f,
+    -0.753060652344415100f,
+  0.657806693297078640f, -0.753186799043612410f, 0.657662259445200070f,
+    -0.753312918050284330f,
+  0.657517801412960120f, -0.753439009359793580f, 0.657373319205670210f,
+    -0.753565072967504190f,
+  0.657228812828642650f, -0.753691108868781210f, 0.657084282287190180f,
+    -0.753817117058990680f,
+  0.656939727586627110f, -0.753943097533499640f, 0.656795148732268070f,
+    -0.754069050287676120f,
+  0.656650545729429050f, -0.754194975316889170f, 0.656505918583426550f,
+    -0.754320872616508820f,
+  0.656361267299578000f, -0.754446742181906330f, 0.656216591883202030f,
+    -0.754572584008453840f,
+  0.656071892339617710f, -0.754698398091524390f, 0.655927168674145360f,
+    -0.754824184426492240f,
+  0.655782420892106030f, -0.754949943008732640f, 0.655637648998821820f,
+    -0.755075673833621510f,
+  0.655492852999615460f, -0.755201376896536550f, 0.655348032899810580f,
+    -0.755327052192855560f,
+  0.655203188704731930f, -0.755452699717958140f, 0.655058320419704910f,
+    -0.755578319467224540f,
+  0.654913428050056150f, -0.755703911436035880f, 0.654768511601112600f,
+    -0.755829475619774760f,
+  0.654623571078202680f, -0.755955012013824310f, 0.654478606486655350f,
+    -0.756080520613569120f,
+  0.654333617831800550f, -0.756206001414394540f, 0.654188605118969040f,
+    -0.756331454411686920f,
+  0.654043568353492640f, -0.756456879600833630f, 0.653898507540703890f,
+    -0.756582276977223470f,
+  0.653753422685936170f, -0.756707646536245670f, 0.653608313794523890f,
+    -0.756832988273290820f,
+  0.653463180871802330f, -0.756958302183750490f, 0.653318023923107670f,
+    -0.757083588263017140f,
+  0.653172842953776760f, -0.757208846506484460f, 0.653027637969147650f,
+    -0.757334076909547130f,
+  0.652882408974558960f, -0.757459279467600720f, 0.652737155975350420f,
+    -0.757584454176041810f,
+  0.652591878976862550f, -0.757709601030268080f, 0.652446577984436840f,
+    -0.757834720025678310f,
+  0.652301253003415460f, -0.757959811157672300f, 0.652155904039141700f,
+    -0.758084874421650620f,
+  0.652010531096959500f, -0.758209909813015280f, 0.651865134182214030f,
+    -0.758334917327168960f,
+  0.651719713300251020f, -0.758459896959515320f, 0.651574268456417080f,
+    -0.758584848705459500f,
+  0.651428799656059820f, -0.758709772560407390f, 0.651283306904527850f,
+    -0.758834668519765660f,
+  0.651137790207170330f, -0.758959536578942440f, 0.650992249569337660f,
+    -0.759084376733346500f,
+  0.650846684996380990f, -0.759209188978387960f, 0.650701096493652040f,
+    -0.759333973309477940f,
+  0.650555484066503990f, -0.759458729722028210f, 0.650409847720290420f,
+    -0.759583458211452010f,
+  0.650264187460365960f, -0.759708158773163440f, 0.650118503292086200f,
+    -0.759832831402577400f,
+  0.649972795220807530f, -0.759957476095110330f, 0.649827063251887100f,
+    -0.760082092846179220f,
+  0.649681307390683190f, -0.760206681651202420f, 0.649535527642554730f,
+    -0.760331242505599030f,
+  0.649389724012861770f, -0.760455775404789260f, 0.649243896506965010f,
+    -0.760580280344194340f,
+  0.649098045130226060f, -0.760704757319236920f, 0.648952169888007410f,
+    -0.760829206325340010f,
+  0.648806270785672550f, -0.760953627357928040f, 0.648660347828585840f,
+    -0.761078020412426560f,
+  0.648514401022112550f, -0.761202385484261780f, 0.648368430371618400f,
+    -0.761326722568861250f,
+  0.648222435882470420f, -0.761451031661653510f, 0.648076417560036530f,
+    -0.761575312758068000f,
+  0.647930375409685460f, -0.761699565853535270f, 0.647784309436786550f,
+    -0.761823790943486840f,
+  0.647638219646710420f, -0.761947988023355390f, 0.647492106044828100f,
+    -0.762072157088574560f,
+  0.647345968636512060f, -0.762196298134578900f, 0.647199807427135230f,
+    -0.762320411156804160f,
+  0.647053622422071650f, -0.762444496150687100f, 0.646907413626696020f,
+    -0.762568553111665380f,
+  0.646761181046383920f, -0.762692582035177870f, 0.646614924686512050f,
+    -0.762816582916664320f,
+  0.646468644552457890f, -0.762940555751565720f, 0.646322340649599590f,
+    -0.763064500535323710f,
+  0.646176012983316390f, -0.763188417263381270f, 0.646029661558988330f,
+    -0.763312305931182380f,
+  0.645883286381996440f, -0.763436166534172010f, 0.645736887457722290f,
+    -0.763559999067796150f,
+  0.645590464791548800f, -0.763683803527501870f, 0.645444018388859230f,
+    -0.763807579908737160f,
+  0.645297548255038380f, -0.763931328206951090f, 0.645151054395471270f,
+    -0.764055048417593860f,
+  0.645004536815544040f, -0.764178740536116670f, 0.644857995520643710f,
+    -0.764302404557971720f,
+  0.644711430516158420f, -0.764426040478612070f, 0.644564841807476750f,
+    -0.764549648293492150f,
+  0.644418229399988380f, -0.764673227998067140f, 0.644271593299083900f,
+    -0.764796779587793460f,
+  0.644124933510154540f, -0.764920303058128410f, 0.643978250038592660f,
+    -0.765043798404530410f,
+  0.643831542889791500f, -0.765167265622458960f, 0.643684812069144960f,
+    -0.765290704707374260f,
+  0.643538057582047850f, -0.765414115654738160f, 0.643391279433895960f,
+    -0.765537498460013070f,
+  0.643244477630085850f, -0.765660853118662390f, 0.643097652176015110f,
+    -0.765784179626150970f,
+  0.642950803077082080f, -0.765907477977944230f, 0.642803930338686100f,
+    -0.766030748169509000f,
+  0.642657033966226860f, -0.766153990196312810f, 0.642510113965105710f,
+    -0.766277204053824710f,
+  0.642363170340724320f, -0.766400389737514120f, 0.642216203098485370f,
+    -0.766523547242852100f,
+  0.642069212243792540f, -0.766646676565310380f, 0.641922197782050170f,
+    -0.766769777700361920f,
+  0.641775159718663500f, -0.766892850643480670f, 0.641628098059038860f,
+    -0.767015895390141480f,
+  0.641481012808583160f, -0.767138911935820400f, 0.641333903972704290f,
+    -0.767261900275994390f,
+  0.641186771556811250f, -0.767384860406141620f, 0.641039615566313390f,
+    -0.767507792321741270f,
+  0.640892436006621380f, -0.767630696018273270f, 0.640745232883146440f,
+    -0.767753571491219030f,
+  0.640598006201301030f, -0.767876418736060610f, 0.640450755966498140f,
+    -0.767999237748281270f,
+  0.640303482184151670f, -0.768122028523365310f, 0.640156184859676620f,
+    -0.768244791056798220f,
+  0.640008863998488440f, -0.768367525344066270f, 0.639861519606004010f,
+    -0.768490231380656750f,
+  0.639714151687640450f, -0.768612909162058270f, 0.639566760248816420f,
+    -0.768735558683760310f,
+  0.639419345294950700f, -0.768858179941253270f, 0.639271906831463510f,
+    -0.768980772930028870f,
+  0.639124444863775730f, -0.769103337645579590f, 0.638976959397309140f,
+    -0.769225874083399260f,
+  0.638829450437486400f, -0.769348382238982280f, 0.638681917989730840f,
+    -0.769470862107824560f,
+  0.638534362059466790f, -0.769593313685422940f, 0.638386782652119680f,
+    -0.769715736967275020f,
+  0.638239179773115390f, -0.769838131948879840f, 0.638091553427880930f,
+    -0.769960498625737230f,
+  0.637943903621844170f, -0.770082836993347900f, 0.637796230360433540f,
+    -0.770205147047214100f,
+  0.637648533649078810f, -0.770327428782838770f, 0.637500813493210310f,
+    -0.770449682195725960f,
+  0.637353069898259130f, -0.770571907281380700f, 0.637205302869657600f,
+    -0.770694104035309140f,
+  0.637057512412838590f, -0.770816272453018430f, 0.636909698533235870f,
+    -0.770938412530016940f,
+  0.636761861236284200f, -0.771060524261813710f, 0.636614000527419230f,
+    -0.771182607643919220f,
+  0.636466116412077180f, -0.771304662671844720f, 0.636318208895695570f,
+    -0.771426689341102590f,
+  0.636170277983712170f, -0.771548687647206300f, 0.636022323681566300f,
+    -0.771670657585670330f,
+  0.635874345994697720f, -0.771792599152010150f, 0.635726344928547180f,
+    -0.771914512341742350f,
+  0.635578320488556230f, -0.772036397150384410f, 0.635430272680167160f,
+    -0.772158253573455240f,
+  0.635282201508823530f, -0.772280081606474320f, 0.635134106979969300f,
+    -0.772401881244962340f,
+  0.634985989099049460f, -0.772523652484441330f, 0.634837847871510100f,
+    -0.772645395320433860f,
+  0.634689683302797850f, -0.772767109748463740f, 0.634541495398360130f,
+    -0.772888795764056220f,
+  0.634393284163645490f, -0.773010453362736990f, 0.634245049604103330f,
+    -0.773132082540033070f,
+  0.634096791725183740f, -0.773253683291472590f, 0.633948510532337810f,
+    -0.773375255612584470f,
+  0.633800206031017280f, -0.773496799498899050f, 0.633651878226674900f,
+    -0.773618314945947460f,
+  0.633503527124764320f, -0.773739801949261840f, 0.633355152730740060f,
+    -0.773861260504375540f,
+  0.633206755050057190f, -0.773982690606822790f, 0.633058334088172250f,
+    -0.774104092252138940f,
+  0.632909889850541860f, -0.774225465435860570f, 0.632761422342624000f,
+    -0.774346810153525020f,
+  0.632612931569877520f, -0.774468126400670860f, 0.632464417537761840f,
+    -0.774589414172837550f,
+  0.632315880251737680f, -0.774710673465565550f, 0.632167319717266030f,
+    -0.774831904274396850f,
+  0.632018735939809060f, -0.774953106594873820f, 0.631870128924829850f,
+    -0.775074280422540450f,
+  0.631721498677792370f, -0.775195425752941310f, 0.631572845204161130f,
+    -0.775316542581622410f,
+  0.631424168509401860f, -0.775437630904130430f, 0.631275468598980870f,
+    -0.775558690716013580f,
+  0.631126745478365340f, -0.775679722012820540f, 0.630977999153023660f,
+    -0.775800724790101540f,
+  0.630829229628424470f, -0.775921699043407580f, 0.630680436910038060f,
+    -0.776042644768290770f,
+  0.630531621003334600f, -0.776163561960304340f, 0.630382781913785940f,
+    -0.776284450615002400f,
+  0.630233919646864480f, -0.776405310727940390f, 0.630085034208043290f,
+    -0.776526142294674430f,
+  0.629936125602796550f, -0.776646945310762060f, 0.629787193836599200f,
+    -0.776767719771761510f,
+  0.629638238914927100f, -0.776888465673232440f, 0.629489260843256740f,
+    -0.777009183010735290f,
+  0.629340259627065750f, -0.777129871779831620f, 0.629191235271832410f,
+    -0.777250531976084070f,
+  0.629042187783036000f, -0.777371163595056200f, 0.628893117166156480f,
+    -0.777491766632312900f,
+  0.628744023426674790f, -0.777612341083419920f, 0.628594906570072660f,
+    -0.777732886943944050f,
+  0.628445766601832710f, -0.777853404209453040f, 0.628296603527438440f,
+    -0.777973892875515990f,
+  0.628147417352374120f, -0.778094352937702790f, 0.627998208082124810f,
+    -0.778214784391584420f,
+  0.627848975722176570f, -0.778335187232733090f, 0.627699720278016240f,
+    -0.778455561456721900f,
+  0.627550441755131530f, -0.778575907059124940f, 0.627401140159011160f,
+    -0.778696224035517530f,
+  0.627251815495144190f, -0.778816512381475870f, 0.627102467769021010f,
+    -0.778936772092577500f,
+  0.626953096986132770f, -0.779057003164400630f, 0.626803703151971310f,
+    -0.779177205592524680f,
+  0.626654286272029460f, -0.779297379372530300f, 0.626504846351800930f,
+    -0.779417524499998900f,
+  0.626355383396779990f, -0.779537640970513150f, 0.626205897412462130f,
+    -0.779657728779656780f,
+  0.626056388404343520f, -0.779777787923014440f, 0.625906856377921210f,
+    -0.779897818396171890f,
+  0.625757301338692900f, -0.780017820194715990f, 0.625607723292157410f,
+    -0.780137793314234500f,
+  0.625458122243814360f, -0.780257737750316590f, 0.625308498199164010f,
+    -0.780377653498552040f,
+  0.625158851163707730f, -0.780497540554531910f, 0.625009181142947460f,
+    -0.780617398913848290f,
+  0.624859488142386450f, -0.780737228572094380f, 0.624709772167528100f,
+    -0.780857029524864470f,
+  0.624560033223877320f, -0.780976801767753750f, 0.624410271316939380f,
+    -0.781096545296358410f,
+  0.624260486452220650f, -0.781216260106276090f, 0.624110678635228510f,
+    -0.781335946193104870f,
+  0.623960847871470770f, -0.781455603552444480f, 0.623810994166456130f,
+    -0.781575232179895550f,
+  0.623661117525694640f, -0.781694832071059390f, 0.623511217954696550f,
+    -0.781814403221538830f,
+  0.623361295458973340f, -0.781933945626937630f, 0.623211350044037270f,
+    -0.782053459282860300f,
+  0.623061381715401370f, -0.782172944184912900f, 0.622911390478579460f,
+    -0.782292400328702400f,
+  0.622761376339086460f, -0.782411827709836420f, 0.622611339302437730f,
+    -0.782531226323924240f,
+  0.622461279374150080f, -0.782650596166575730f, 0.622311196559740320f,
+    -0.782769937233402050f,
+  0.622161090864726930f, -0.782889249520015480f, 0.622010962294628600f,
+    -0.783008533022029110f,
+  0.621860810854965360f, -0.783127787735057310f, 0.621710636551257690f,
+    -0.783247013654715380f,
+  0.621560439389027270f, -0.783366210776619720f, 0.621410219373796150f,
+    -0.783485379096387820f,
+  0.621259976511087660f, -0.783604518609638200f, 0.621109710806425740f,
+    -0.783723629311990470f,
+  0.620959422265335180f, -0.783842711199065230f, 0.620809110893341900f,
+    -0.783961764266484010f,
+  0.620658776695972140f, -0.784080788509869950f, 0.620508419678753360f,
+    -0.784199783924846570f,
+  0.620358039847213830f, -0.784318750507038920f, 0.620207637206882430f,
+    -0.784437688252072720f,
+  0.620057211763289210f, -0.784556597155575240f, 0.619906763521964830f,
+    -0.784675477213174320f,
+  0.619756292488440660f, -0.784794328420499230f, 0.619605798668249390f,
+    -0.784913150773180020f,
+  0.619455282066924020f, -0.785031944266848080f, 0.619304742689998690f,
+    -0.785150708897135560f,
+  0.619154180543008410f, -0.785269444659675850f, 0.619003595631488770f,
+    -0.785388151550103550f,
+  0.618852987960976320f, -0.785506829564053930f, 0.618702357537008640f,
+    -0.785625478697163700f,
+  0.618551704365123860f, -0.785744098945070360f, 0.618401028450860980f,
+    -0.785862690303412600f,
+  0.618250329799760250f, -0.785981252767830150f, 0.618099608417362110f,
+    -0.786099786333963820f,
+  0.617948864309208260f, -0.786218290997455550f, 0.617798097480841140f,
+    -0.786336766753948260f,
+  0.617647307937803980f, -0.786455213599085770f, 0.617496495685640910f,
+    -0.786573631528513230f,
+  0.617345660729896940f, -0.786692020537876680f, 0.617194803076117630f,
+    -0.786810380622823490f,
+  0.617043922729849760f, -0.786928711779001700f, 0.616893019696640790f,
+    -0.787047014002060790f,
+  0.616742093982038830f, -0.787165287287650890f, 0.616591145591593230f,
+    -0.787283531631423620f,
+  0.616440174530853650f, -0.787401747029031320f, 0.616289180805370980f,
+    -0.787519933476127810f,
+  0.616138164420696910f, -0.787638090968367450f, 0.615987125382383870f,
+    -0.787756219501405950f,
+  0.615836063695985090f, -0.787874319070900110f, 0.615684979367054570f,
+    -0.787992389672507950f,
+  0.615533872401147430f, -0.788110431301888070f, 0.615382742803819330f,
+    -0.788228443954700490f,
+  0.615231590580626820f, -0.788346427626606230f, 0.615080415737127460f,
+    -0.788464382313267430f,
+  0.614929218278879590f, -0.788582308010347120f, 0.614777998211442190f,
+    -0.788700204713509660f,
+  0.614626755540375050f, -0.788818072418420170f, 0.614475490271239160f,
+    -0.788935911120745130f,
+  0.614324202409595950f, -0.789053720816151880f, 0.614172891961007990f,
+    -0.789171501500308790f,
+  0.614021558931038490f, -0.789289253168885650f, 0.613870203325251440f,
+    -0.789406975817552810f,
+  0.613718825149211830f, -0.789524669441982190f, 0.613567424408485330f,
+    -0.789642334037846340f,
+  0.613416001108638590f, -0.789759969600819070f, 0.613264555255239150f,
+    -0.789877576126575280f,
+  0.613113086853854910f, -0.789995153610791090f, 0.612961595910055170f,
+    -0.790112702049143300f,
+  0.612810082429409710f, -0.790230221437310030f, 0.612658546417489290f,
+    -0.790347711770970520f,
+  0.612506987879865570f, -0.790465173045804880f, 0.612355406822110760f,
+    -0.790582605257494460f,
+  0.612203803249798060f, -0.790700008401721610f, 0.612052177168501580f,
+    -0.790817382474169660f,
+  0.611900528583796070f, -0.790934727470523290f, 0.611748857501257400f,
+    -0.791052043386467950f,
+  0.611597163926462020f, -0.791169330217690090f, 0.611445447864987110f,
+    -0.791286587959877720f,
+  0.611293709322411010f, -0.791403816608719500f, 0.611141948304312570f,
+    -0.791521016159905220f,
+  0.610990164816271770f, -0.791638186609125770f, 0.610838358863869280f,
+    -0.791755327952073150f,
+  0.610686530452686280f, -0.791872440184440470f, 0.610534679588305320f,
+    -0.791989523301921850f,
+  0.610382806276309480f, -0.792106577300212390f, 0.610230910522282620f,
+    -0.792223602175008310f,
+  0.610078992331809620f, -0.792340597922007060f, 0.609927051710476230f,
+    -0.792457564536906970f,
+  0.609775088663868430f, -0.792574502015407580f, 0.609623103197573730f,
+    -0.792691410353209450f,
+  0.609471095317180240f, -0.792808289546014120f, 0.609319065028276820f,
+    -0.792925139589524260f,
+  0.609167012336453210f, -0.793041960479443640f, 0.609014937247299940f,
+    -0.793158752211477140f,
+  0.608862839766408200f, -0.793275514781330630f, 0.608710719899370420f,
+    -0.793392248184711100f,
+  0.608558577651779450f, -0.793508952417326660f, 0.608406413029229260f,
+    -0.793625627474886190f,
+  0.608254226037314490f, -0.793742273353100100f, 0.608102016681630550f,
+    -0.793858890047679620f,
+  0.607949784967773740f, -0.793975477554337170f, 0.607797530901341140f,
+    -0.794092035868785960f,
+  0.607645254487930830f, -0.794208564986740640f, 0.607492955733141660f,
+    -0.794325064903916520f,
+  0.607340634642572930f, -0.794441535616030590f, 0.607188291221825160f,
+    -0.794557977118800270f,
+  0.607035925476499760f, -0.794674389407944550f, 0.606883537412198580f,
+    -0.794790772479183170f,
+  0.606731127034524480f, -0.794907126328237010f, 0.606578694349081400f,
+    -0.795023450950828050f,
+  0.606426239361473550f, -0.795139746342679590f, 0.606273762077306430f,
+    -0.795256012499515500f,
+  0.606121262502186230f, -0.795372249417061190f, 0.605968740641719790f,
+    -0.795488457091042990f,
+  0.605816196501515080f, -0.795604635517188070f, 0.605663630087180490f,
+    -0.795720784691225090f,
+  0.605511041404325550f, -0.795836904608883460f, 0.605358430458560530f,
+    -0.795952995265893910f,
+  0.605205797255496500f, -0.796069056657987990f, 0.605053141800745430f,
+    -0.796185088780898440f,
+  0.604900464099919930f, -0.796301091630359110f, 0.604747764158633410f,
+    -0.796417065202104980f,
+  0.604595041982500360f, -0.796533009491872000f, 0.604442297577135970f,
+    -0.796648924495397150f,
+  0.604289530948156070f, -0.796764810208418720f, 0.604136742101177630f,
+    -0.796880666626675780f,
+  0.603983931041818020f, -0.796996493745908750f, 0.603831097775695880f,
+    -0.797112291561858920f,
+  0.603678242308430370f, -0.797228060070268700f, 0.603525364645641550f,
+    -0.797343799266881700f,
+  0.603372464792950370f, -0.797459509147442460f, 0.603219542755978440f,
+    -0.797575189707696590f,
+  0.603066598540348280f, -0.797690840943391040f, 0.602913632151683140f,
+    -0.797806462850273570f,
+  0.602760643595607220f, -0.797922055424093000f, 0.602607632877745550f,
+    -0.798037618660599410f,
+  0.602454600003723860f, -0.798153152555543750f, 0.602301544979168550f,
+    -0.798268657104678310f,
+  0.602148467809707320f, -0.798384132303756380f, 0.601995368500968130f,
+    -0.798499578148532010f,
+  0.601842247058580030f, -0.798614994634760820f, 0.601689103488173060f,
+    -0.798730381758199210f,
+  0.601535937795377730f, -0.798845739514604580f, 0.601382749985825420f,
+    -0.798961067899735760f,
+  0.601229540065148620f, -0.799076366909352350f, 0.601076308038980160f,
+    -0.799191636539215210f,
+  0.600923053912954090f, -0.799306876785086160f, 0.600769777692705230f,
+    -0.799422087642728040f,
+  0.600616479383868970f, -0.799537269107905010f, 0.600463158992081690f,
+    -0.799652421176382130f,
+  0.600309816522980430f, -0.799767543843925680f, 0.600156451982203350f,
+    -0.799882637106302810f,
+  0.600003065375389060f, -0.799997700959281910f, 0.599849656708177360f,
+    -0.800112735398632370f,
+  0.599696225986208310f, -0.800227740420124790f, 0.599542773215123390f,
+    -0.800342716019530660f,
+  0.599389298400564540f, -0.800457662192622710f, 0.599235801548174570f,
+    -0.800572578935174750f,
+  0.599082282663597310f, -0.800687466242961500f, 0.598928741752476900f,
+    -0.800802324111759110f,
+  0.598775178820458720f, -0.800917152537344300f, 0.598621593873188920f,
+    -0.801031951515495330f,
+  0.598467986916314310f, -0.801146721041991250f, 0.598314357955482600f,
+    -0.801261461112612540f,
+  0.598160706996342380f, -0.801376171723140130f, 0.598007034044542700f,
+    -0.801490852869356840f,
+  0.597853339105733910f, -0.801605504547046040f, 0.597699622185566830f,
+    -0.801720126751992330f,
+  0.597545883289693270f, -0.801834719479981310f, 0.597392122423765710f,
+    -0.801949282726799660f,
+  0.597238339593437530f, -0.802063816488235440f, 0.597084534804362740f,
+    -0.802178320760077450f,
+  0.596930708062196500f, -0.802292795538115720f, 0.596776859372594500f,
+    -0.802407240818141300f,
+  0.596622988741213330f, -0.802521656595946320f, 0.596469096173710360f,
+    -0.802636042867324150f,
+  0.596315181675743820f, -0.802750399628069160f, 0.596161245252972540f,
+    -0.802864726873976590f,
+  0.596007286911056530f, -0.802979024600843140f, 0.595853306655656390f,
+    -0.803093292804466400f,
+  0.595699304492433470f, -0.803207531480644830f, 0.595545280427049790f,
+    -0.803321740625178470f,
+  0.595391234465168730f, -0.803435920233868120f, 0.595237166612453850f,
+    -0.803550070302515570f,
+  0.595083076874569960f, -0.803664190826924090f, 0.594928965257182420f,
+    -0.803778281802897570f,
+  0.594774831765957580f, -0.803892343226241260f, 0.594620676406562240f,
+    -0.804006375092761520f,
+  0.594466499184664540f, -0.804120377398265700f, 0.594312300105932830f,
+    -0.804234350138562260f,
+  0.594158079176036800f, -0.804348293309460780f, 0.594003836400646690f,
+    -0.804462206906771840f,
+  0.593849571785433630f, -0.804576090926307000f, 0.593695285336069300f,
+    -0.804689945363879500f,
+  0.593540977058226390f, -0.804803770215302810f, 0.593386646957578480f,
+    -0.804917565476392150f,
+  0.593232295039799800f, -0.805031331142963660f, 0.593077921310565580f,
+    -0.805145067210834120f,
+  0.592923525775551410f, -0.805258773675822210f, 0.592769108440434070f,
+    -0.805372450533747060f,
+  0.592614669310891130f, -0.805486097780429120f, 0.592460208392600940f,
+    -0.805599715411689950f,
+  0.592305725691242400f, -0.805713303423352120f, 0.592151221212495640f,
+    -0.805826861811239300f,
+  0.591996694962040990f, -0.805940390571176280f, 0.591842146945560250f,
+    -0.806053889698988950f,
+  0.591687577168735550f, -0.806167359190504310f, 0.591532985637249990f,
+    -0.806280799041550370f,
+  0.591378372356787580f, -0.806394209247956240f, 0.591223737333032910f,
+    -0.806507589805552260f,
+  0.591069080571671510f, -0.806620940710169650f, 0.590914402078389520f,
+    -0.806734261957640750f,
+  0.590759701858874280f, -0.806847553543799220f, 0.590604979918813440f,
+    -0.806960815464479620f,
+  0.590450236263895920f, -0.807074047715517610f, 0.590295470899810940f,
+    -0.807187250292749850f,
+  0.590140683832248940f, -0.807300423192014450f, 0.589985875066900920f,
+    -0.807413566409150190f,
+  0.589831044609458900f, -0.807526679939997160f, 0.589676192465615420f,
+    -0.807639763780396370f,
+  0.589521318641063940f, -0.807752817926190360f, 0.589366423141498790f,
+    -0.807865842373222120f,
+  0.589211505972615070f, -0.807978837117336310f, 0.589056567140108460f,
+    -0.808091802154378260f,
+  0.588901606649675840f, -0.808204737480194720f, 0.588746624507014650f,
+    -0.808317643090633250f,
+  0.588591620717822890f, -0.808430518981542720f, 0.588436595287799900f,
+    -0.808543365148773010f,
+  0.588281548222645330f, -0.808656181588174980f, 0.588126479528059850f,
+    -0.808768968295600850f,
+  0.587971389209745120f, -0.808881725266903610f, 0.587816277273403020f,
+    -0.808994452497937560f,
+  0.587661143724736770f, -0.809107149984558130f, 0.587505988569450020f,
+    -0.809219817722621750f,
+  0.587350811813247660f, -0.809332455707985840f, 0.587195613461834910f,
+    -0.809445063936509170f,
+  0.587040393520918080f, -0.809557642404051260f, 0.586885151996203950f,
+    -0.809670191106473090f,
+  0.586729888893400500f, -0.809782710039636420f, 0.586574604218216280f,
+    -0.809895199199404450f,
+  0.586419297976360500f, -0.810007658581641140f, 0.586263970173543700f,
+    -0.810120088182211600f,
+  0.586108620815476430f, -0.810232487996982330f, 0.585953249907870680f,
+    -0.810344858021820550f,
+  0.585797857456438860f, -0.810457198252594770f, 0.585642443466894420f,
+    -0.810569508685174630f,
+  0.585487007944951450f, -0.810681789315430670f, 0.585331550896324940f,
+    -0.810794040139234730f,
+  0.585176072326730410f, -0.810906261152459670f, 0.585020572241884530f,
+    -0.811018452350979470f,
+  0.584865050647504490f, -0.811130613730669190f, 0.584709507549308500f,
+    -0.811242745287404810f,
+  0.584553942953015330f, -0.811354847017063730f, 0.584398356864344710f,
+    -0.811466918915524250f,
+  0.584242749289016980f, -0.811578960978665890f, 0.584087120232753550f,
+    -0.811690973202369050f,
+  0.583931469701276300f, -0.811802955582515360f, 0.583775797700308070f,
+    -0.811914908114987680f,
+  0.583620104235572760f, -0.812026830795669730f, 0.583464389312794430f,
+    -0.812138723620446480f,
+  0.583308652937698290f, -0.812250586585203880f, 0.583152895116010540f,
+    -0.812362419685829120f,
+  0.582997115853457700f, -0.812474222918210480f, 0.582841315155767650f,
+    -0.812585996278237020f,
+  0.582685493028668460f, -0.812697739761799490f, 0.582529649477889320f,
+    -0.812809453364789160f,
+  0.582373784509160220f, -0.812921137083098770f, 0.582217898128211790f,
+    -0.813032790912621930f,
+  0.582061990340775550f, -0.813144414849253590f, 0.581906061152583920f,
+    -0.813256008888889380f,
+  0.581750110569369760f, -0.813367573027426570f, 0.581594138596866930f,
+    -0.813479107260763220f,
+  0.581438145240810280f, -0.813590611584798510f, 0.581282130506935110f,
+    -0.813702085995432700f,
+  0.581126094400977620f, -0.813813530488567190f, 0.580970036928674880f,
+    -0.813924945060104490f,
+  0.580813958095764530f, -0.814036329705948300f, 0.580657857907985410f,
+    -0.814147684422003360f,
+  0.580501736371076600f, -0.814259009204175270f, 0.580345593490778300f,
+    -0.814370304048371070f,
+  0.580189429272831680f, -0.814481568950498610f, 0.580033243722978150f,
+    -0.814592803906467270f,
+  0.579877036846960350f, -0.814704008912187080f, 0.579720808650521560f,
+    -0.814815183963569330f,
+  0.579564559139405740f, -0.814926329056526620f, 0.579408288319357980f,
+    -0.815037444186972220f,
+  0.579251996196123550f, -0.815148529350820830f, 0.579095682775449210f,
+    -0.815259584543988280f,
+  0.578939348063081890f, -0.815370609762391290f, 0.578782992064769690f,
+    -0.815481605001947770f,
+  0.578626614786261430f, -0.815592570258576680f, 0.578470216233306740f,
+    -0.815703505528198260f,
+  0.578313796411655590f, -0.815814410806733780f, 0.578157355327059360f,
+    -0.815925286090105390f,
+  0.578000892985269910f, -0.816036131374236700f, 0.577844409392039850f,
+    -0.816146946655052160f,
+  0.577687904553122800f, -0.816257731928477390f, 0.577531378474272830f,
+    -0.816368487190439200f,
+  0.577374831161244880f, -0.816479212436865390f, 0.577218262619794920f,
+    -0.816589907663684890f,
+  0.577061672855679550f, -0.816700572866827850f, 0.576905061874655960f,
+    -0.816811208042225290f,
+  0.576748429682482520f, -0.816921813185809480f, 0.576591776284917870f,
+    -0.817032388293513880f,
+  0.576435101687721830f, -0.817142933361272970f, 0.576278405896654910f,
+    -0.817253448385022230f,
+  0.576121688917478390f, -0.817363933360698460f, 0.575964950755954330f,
+    -0.817474388284239240f,
+  0.575808191417845340f, -0.817584813151583710f, 0.575651410908915250f,
+    -0.817695207958671680f,
+  0.575494609234928230f, -0.817805572701444270f, 0.575337786401649560f,
+    -0.817915907375843740f,
+  0.575180942414845190f, -0.818026211977813440f, 0.575024077280281820f,
+    -0.818136486503297620f,
+  0.574867191003726740f, -0.818246730948241960f, 0.574710283590948450f,
+    -0.818356945308593150f,
+  0.574553355047715760f, -0.818467129580298660f, 0.574396405379798750f,
+    -0.818577283759307490f,
+  0.574239434592967890f, -0.818687407841569570f, 0.574082442692994470f,
+    -0.818797501823036010f,
+  0.573925429685650750f, -0.818907565699658950f, 0.573768395576709560f,
+    -0.819017599467391500f,
+  0.573611340371944610f, -0.819127603122188240f, 0.573454264077130400f,
+    -0.819237576660004520f,
+  0.573297166698042320f, -0.819347520076796900f, 0.573140048240456060f,
+    -0.819457433368523280f,
+  0.572982908710148680f, -0.819567316531142230f, 0.572825748112897550f,
+    -0.819677169560613760f,
+  0.572668566454481160f, -0.819786992452898990f, 0.572511363740678790f,
+    -0.819896785203959810f,
+  0.572354139977270030f, -0.820006547809759680f, 0.572196895170035580f,
+    -0.820116280266262710f,
+  0.572039629324757050f, -0.820225982569434690f, 0.571882342447216590f,
+    -0.820335654715241840f,
+  0.571725034543197120f, -0.820445296699652050f, 0.571567705618482580f,
+    -0.820554908518633890f,
+  0.571410355678857340f, -0.820664490168157460f, 0.571252984730106660f,
+    -0.820774041644193650f,
+  0.571095592778016690f, -0.820883562942714580f, 0.570938179828374360f,
+    -0.820993054059693470f,
+  0.570780745886967370f, -0.821102514991104650f, 0.570623290959583860f,
+    -0.821211945732923550f,
+  0.570465815052012990f, -0.821321346281126740f, 0.570308318170045010f,
+    -0.821430716631691760f,
+  0.570150800319470300f, -0.821540056780597610f, 0.569993261506080650f,
+    -0.821649366723823830f,
+  0.569835701735668110f, -0.821758646457351640f, 0.569678121014025710f,
+    -0.821867895977163140f,
+  0.569520519346947250f, -0.821977115279241550f, 0.569362896740227330f,
+    -0.822086304359571090f,
+  0.569205253199661200f, -0.822195463214137170f, 0.569047588731045220f,
+    -0.822304591838926350f,
+  0.568889903340175970f, -0.822413690229926390f, 0.568732197032851160f,
+    -0.822522758383125940f,
+  0.568574469814869250f, -0.822631796294514990f, 0.568416721692029390f,
+    -0.822740803960084420f,
+  0.568258952670131490f, -0.822849781375826320f, 0.568101162754976570f,
+    -0.822958728537734000f,
+  0.567943351952365670f, -0.823067645441801670f, 0.567785520268101250f,
+    -0.823176532084024860f,
+  0.567627667707986230f, -0.823285388460400110f, 0.567469794277824620f,
+    -0.823394214566925080f,
+  0.567311899983420800f, -0.823503010399598390f, 0.567153984830580100f,
+    -0.823611775954420260f,
+  0.566996048825108680f, -0.823720511227391320f, 0.566838091972813320f,
+    -0.823829216214513990f,
+  0.566680114279501710f, -0.823937890911791370f, 0.566522115750982100f,
+    -0.824046535315227760f,
+  0.566364096393063950f, -0.824155149420828570f, 0.566206056211556840f,
+    -0.824263733224600450f,
+  0.566047995212271560f, -0.824372286722551250f, 0.565889913401019570f,
+    -0.824480809910689500f,
+  0.565731810783613230f, -0.824589302785025290f, 0.565573687365865440f,
+    -0.824697765341569470f,
+  0.565415543153589770f, -0.824806197576334330f, 0.565257378152600910f,
+    -0.824914599485333080f,
+  0.565099192368714090f, -0.825022971064580220f, 0.564940985807745320f,
+    -0.825131312310090960f,
+  0.564782758475511400f, -0.825239623217882130f, 0.564624510377830120f,
+    -0.825347903783971380f,
+  0.564466241520519500f, -0.825456154004377440f, 0.564307951909398750f,
+    -0.825564373875120490f,
+  0.564149641550287680f, -0.825672563392221390f, 0.563991310449007080f,
+    -0.825780722551702430f,
+  0.563832958611378170f, -0.825888851349586780f, 0.563674586043223180f,
+    -0.825996949781898970f,
+  0.563516192750364910f, -0.826105017844664610f, 0.563357778738627020f,
+    -0.826213055533910110f,
+  0.563199344013834090f, -0.826321062845663420f, 0.563040888581811230f,
+    -0.826429039775953390f,
+  0.562882412448384550f, -0.826536986320809960f, 0.562723915619380400f,
+    -0.826644902476264210f,
+  0.562565398100626560f, -0.826752788238348520f, 0.562406859897951140f,
+    -0.826860643603096080f,
+  0.562248301017183150f, -0.826968468566541490f, 0.562089721464152480f,
+    -0.827076263124720270f,
+  0.561931121244689470f, -0.827184027273669020f, 0.561772500364625450f,
+    -0.827291761009425810f,
+  0.561613858829792420f, -0.827399464328029350f, 0.561455196646023280f,
+    -0.827507137225519830f,
+  0.561296513819151470f, -0.827614779697938400f, 0.561137810355011530f,
+    -0.827722391741327220f,
+  0.560979086259438260f, -0.827829973351729810f, 0.560820341538267540f,
+    -0.827937524525190870f,
+  0.560661576197336030f, -0.828045045257755800f, 0.560502790242481060f,
+    -0.828152535545471410f,
+  0.560343983679540860f, -0.828259995384385550f, 0.560185156514354080f,
+    -0.828367424770547480f,
+  0.560026308752760380f, -0.828474823700007130f, 0.559867440400600320f,
+    -0.828582192168815790f,
+  0.559708551463714790f, -0.828689530173025710f, 0.559549641947945870f,
+    -0.828796837708690610f,
+  0.559390711859136140f, -0.828904114771864870f, 0.559231761203129010f,
+    -0.829011361358604430f,
+  0.559072789985768480f, -0.829118577464965980f, 0.558913798212899770f,
+    -0.829225763087007570f,
+  0.558754785890368310f, -0.829332918220788250f, 0.558595753024020760f,
+    -0.829440042862368170f,
+  0.558436699619704100f, -0.829547137007808800f, 0.558277625683266330f,
+    -0.829654200653172640f,
+  0.558118531220556100f, -0.829761233794523050f, 0.557959416237422960f,
+    -0.829868236427924840f,
+  0.557800280739717100f, -0.829975208549443840f, 0.557641124733289420f,
+    -0.830082150155146970f,
+  0.557481948223991660f, -0.830189061241102370f, 0.557322751217676160f,
+    -0.830295941803379070f,
+  0.557163533720196340f, -0.830402791838047550f, 0.557004295737406060f,
+    -0.830509611341179070f,
+  0.556845037275160100f, -0.830616400308846200f, 0.556685758339313890f,
+    -0.830723158737122880f,
+  0.556526458935723720f, -0.830829886622083570f, 0.556367139070246490f,
+    -0.830936583959804410f,
+  0.556207798748739930f, -0.831043250746362320f, 0.556048437977062720f,
+    -0.831149886977835430f,
+  0.555889056761073920f, -0.831256492650303210f, 0.555729655106633520f,
+    -0.831363067759845920f,
+  0.555570233019602290f, -0.831469612302545240f, 0.555410790505841740f,
+    -0.831576126274483630f,
+  0.555251327571214090f, -0.831682609671745120f, 0.555091844221582420f,
+    -0.831789062490414400f,
+  0.554932340462810370f, -0.831895484726577590f, 0.554772816300762580f,
+    -0.832001876376321840f,
+  0.554613271741304040f, -0.832108237435735480f, 0.554453706790301040f,
+    -0.832214567900907980f,
+  0.554294121453620110f, -0.832320867767929680f, 0.554134515737128910f,
+    -0.832427137032892280f,
+  0.553974889646695610f, -0.832533375691888680f, 0.553815243188189090f,
+    -0.832639583741012770f,
+  0.553655576367479310f, -0.832745761176359460f, 0.553495889190436570f,
+    -0.832851907994024980f,
+  0.553336181662932410f, -0.832958024190106670f, 0.553176453790838460f,
+    -0.833064109760702890f,
+  0.553016705580027580f, -0.833170164701913190f, 0.552856937036373290f,
+    -0.833276189009838240f,
+  0.552697148165749770f, -0.833382182680579730f, 0.552537338974032120f,
+    -0.833488145710240770f,
+  0.552377509467096070f, -0.833594078094925140f, 0.552217659650817930f,
+    -0.833699979830738290f,
+  0.552057789531074980f, -0.833805850913786340f, 0.551897899113745320f,
+    -0.833911691340176730f,
+  0.551737988404707450f, -0.834017501106018130f, 0.551578057409841000f,
+    -0.834123280207419990f,
+  0.551418106135026060f, -0.834229028640493420f, 0.551258134586143700f,
+    -0.834334746401350080f,
+  0.551098142769075430f, -0.834440433486103190f, 0.550938130689703880f,
+    -0.834546089890866760f,
+  0.550778098353912230f, -0.834651715611756330f, 0.550618045767584330f,
+    -0.834757310644888230f,
+  0.550457972936604810f, -0.834862874986380010f, 0.550297879866859190f,
+    -0.834968408632350450f,
+  0.550137766564233630f, -0.835073911578919300f, 0.549977633034615000f,
+    -0.835179383822207580f,
+  0.549817479283891020f, -0.835284825358337370f, 0.549657305317949980f,
+    -0.835390236183431780f,
+  0.549497111142680960f, -0.835495616293615350f, 0.549336896763974010f,
+    -0.835600965685013410f,
+  0.549176662187719770f, -0.835706284353752600f, 0.549016407419809390f,
+    -0.835811572295960590f,
+  0.548856132466135290f, -0.835916829507766360f, 0.548695837332590090f,
+    -0.836022055985299880f,
+  0.548535522025067390f, -0.836127251724692160f, 0.548375186549461600f,
+    -0.836232416722075600f,
+  0.548214830911667780f, -0.836337550973583530f, 0.548054455117581880f,
+    -0.836442654475350380f,
+  0.547894059173100190f, -0.836547727223511890f, 0.547733643084120200f,
+    -0.836652769214204950f,
+  0.547573206856539870f, -0.836757780443567190f, 0.547412750496257930f,
+    -0.836862760907737810f,
+  0.547252274009174090f, -0.836967710602857020f, 0.547091777401188530f,
+    -0.837072629525066000f,
+  0.546931260678202190f, -0.837177517670507190f, 0.546770723846116800f,
+    -0.837282375035324320f,
+  0.546610166910834860f, -0.837387201615661940f, 0.546449589878259760f,
+    -0.837491997407665890f,
+  0.546288992754295210f, -0.837596762407483040f, 0.546128375544846060f,
+    -0.837701496611261700f,
+  0.545967738255817680f, -0.837806200015150940f, 0.545807080893116140f,
+    -0.837910872615301060f,
+  0.545646403462648590f, -0.838015514407863700f, 0.545485705970322530f,
+    -0.838120125388991500f,
+  0.545324988422046460f, -0.838224705554837970f, 0.545164250823729320f,
+    -0.838329254901558300f,
+  0.545003493181281160f, -0.838433773425308340f, 0.544842715500612470f,
+    -0.838538261122245170f,
+  0.544681917787634530f, -0.838642717988527300f, 0.544521100048259710f,
+    -0.838747144020313920f,
+  0.544360262288400400f, -0.838851539213765760f, 0.544199404513970420f,
+    -0.838955903565044350f,
+  0.544038526730883930f, -0.839060237070312630f, 0.543877628945055980f,
+    -0.839164539725734570f,
+  0.543716711162402390f, -0.839268811527475230f, 0.543555773388839650f,
+    -0.839373052471700690f,
+  0.543394815630284800f, -0.839477262554578550f, 0.543233837892656000f,
+    -0.839581441772277120f,
+  0.543072840181871850f, -0.839685590120966110f, 0.542911822503851730f,
+    -0.839789707596816260f,
+  0.542750784864516000f, -0.839893794195999410f, 0.542589727269785270f,
+    -0.839997849914688730f,
+  0.542428649725581360f, -0.840101874749058400f, 0.542267552237826520f,
+    -0.840205868695283580f,
+  0.542106434812444030f, -0.840309831749540770f, 0.541945297455357470f,
+    -0.840413763908007480f,
+  0.541784140172491660f, -0.840517665166862440f, 0.541622962969771640f,
+    -0.840621535522285690f,
+  0.541461765853123560f, -0.840725374970458070f, 0.541300548828474120f,
+    -0.840829183507561640f,
+  0.541139311901750910f, -0.840932961129779670f, 0.540978055078882190f,
+    -0.841036707833296650f,
+  0.540816778365796670f, -0.841140423614298080f, 0.540655481768424260f,
+    -0.841244108468970580f,
+  0.540494165292695230f, -0.841347762393501950f, 0.540332828944540820f,
+    -0.841451385384081260f,
+  0.540171472729892970f, -0.841554977436898330f, 0.540010096654684020f,
+    -0.841658538548144760f,
+  0.539848700724847700f, -0.841762068714012490f, 0.539687284946317570f,
+    -0.841865567930695340f,
+  0.539525849325029010f, -0.841969036194387680f, 0.539364393866917150f,
+    -0.842072473501285450f,
+  0.539202918577918240f, -0.842175879847585570f, 0.539041423463969550f,
+    -0.842279255229485880f,
+  0.538879908531008420f, -0.842382599643185960f, 0.538718373784973670f,
+    -0.842485913084885630f,
+  0.538556819231804210f, -0.842589195550786600f, 0.538395244877439950f,
+    -0.842692447037091560f,
+  0.538233650727821700f, -0.842795667540004120f, 0.538072036788890600f,
+    -0.842898857055729310f,
+  0.537910403066588990f, -0.843002015580472830f, 0.537748749566859470f,
+    -0.843105143110442050f,
+  0.537587076295645510f, -0.843208239641845440f, 0.537425383258891660f,
+    -0.843311305170892030f,
+  0.537263670462542530f, -0.843414339693792760f, 0.537101937912544240f,
+    -0.843517343206759080f,
+  0.536940185614843020f, -0.843620315706004040f, 0.536778413575385920f,
+    -0.843723257187741550f,
+  0.536616621800121150f, -0.843826167648186740f, 0.536454810294997090f,
+    -0.843929047083555870f,
+  0.536292979065963180f, -0.844031895490066410f, 0.536131128118969350f,
+    -0.844134712863936930f,
+  0.535969257459966710f, -0.844237499201387020f, 0.535807367094906620f,
+    -0.844340254498637590f,
+  0.535645457029741090f, -0.844442978751910660f, 0.535483527270423370f,
+    -0.844545671957429240f,
+  0.535321577822907010f, -0.844648334111417820f, 0.535159608693146720f,
+    -0.844750965210101510f,
+  0.534997619887097260f, -0.844853565249707010f, 0.534835611410714670f,
+    -0.844956134226462100f,
+  0.534673583269955510f, -0.845058672136595470f, 0.534511535470777010f,
+    -0.845161178976337140f,
+  0.534349468019137520f, -0.845263654741918220f, 0.534187380920995600f,
+    -0.845366099429570970f,
+  0.534025274182310380f, -0.845468513035528830f, 0.533863147809042650f,
+    -0.845570895556026270f,
+  0.533701001807152960f, -0.845673246987299070f, 0.533538836182603120f,
+    -0.845775567325583900f,
+  0.533376650941355560f, -0.845877856567118890f, 0.533214446089372960f,
+    -0.845980114708143270f,
+  0.533052221632619670f, -0.846082341744896940f, 0.532889977577059690f,
+    -0.846184537673621670f,
+  0.532727713928658810f, -0.846286702490559710f, 0.532565430693382580f,
+    -0.846388836191954930f,
+  0.532403127877198010f, -0.846490938774052020f, 0.532240805486072330f,
+    -0.846593010233097190f,
+  0.532078463525973540f, -0.846695050565337450f, 0.531916102002870760f,
+    -0.846797059767020910f,
+  0.531753720922733320f, -0.846899037834397350f, 0.531591320291531780f,
+    -0.847000984763716880f,
+  0.531428900115236910f, -0.847102900551231500f, 0.531266460399820390f,
+    -0.847204785193193980f,
+  0.531104001151255000f, -0.847306638685858320f, 0.530941522375513510f,
+    -0.847408461025479730f,
+  0.530779024078570250f, -0.847510252208314330f, 0.530616506266399450f,
+    -0.847612012230619660f,
+  0.530453968944976320f, -0.847713741088654270f, 0.530291412120277420f,
+    -0.847815438778677930f,
+  0.530128835798278850f, -0.847917105296951410f, 0.529966239984958620f,
+    -0.848018740639736810f,
+  0.529803624686294830f, -0.848120344803297120f, 0.529640989908265910f,
+    -0.848221917783896990f,
+  0.529478335656852090f, -0.848323459577801530f, 0.529315661938033140f,
+    -0.848424970181277600f,
+  0.529152968757790720f, -0.848526449590592650f, 0.528990256122106040f,
+    -0.848627897802015860f,
+  0.528827524036961980f, -0.848729314811817010f, 0.528664772508341540f,
+    -0.848830700616267530f,
+  0.528502001542228480f, -0.848932055211639610f, 0.528339211144607690f,
+    -0.849033378594206690f,
+  0.528176401321464370f, -0.849134670760243630f, 0.528013572078784740f,
+    -0.849235931706025960f,
+  0.527850723422555460f, -0.849337161427830670f, 0.527687855358763720f,
+    -0.849438359921935950f,
+  0.527524967893398200f, -0.849539527184620890f, 0.527362061032447430f,
+    -0.849640663212165910f,
+  0.527199134781901390f, -0.849741768000852440f, 0.527036189147750190f,
+    -0.849842841546963210f,
+  0.526873224135984700f, -0.849943883846782210f, 0.526710239752597010f,
+    -0.850044894896594070f,
+  0.526547236003579330f, -0.850145874692685210f, 0.526384212894925210f,
+    -0.850246823231342710f,
+  0.526221170432628170f, -0.850347740508854980f, 0.526058108622682760f,
+    -0.850448626521511650f,
+  0.525895027471084740f, -0.850549481265603370f, 0.525731926983829640f,
+    -0.850650304737422200f,
+  0.525568807166914680f, -0.850751096933260790f, 0.525405668026336810f,
+    -0.850851857849413640f,
+  0.525242509568094710f, -0.850952587482175730f, 0.525079331798186890f,
+    -0.851053285827843790f,
+  0.524916134722612890f, -0.851153952882715340f, 0.524752918347373360f,
+    -0.851254588643089120f,
+  0.524589682678468840f, -0.851355193105265200f, 0.524426427721901510f,
+    -0.851455766265544310f,
+  0.524263153483673470f, -0.851556308120228870f, 0.524099859969787810f,
+    -0.851656818665622370f,
+  0.523936547186248600f, -0.851757297898029120f, 0.523773215139060170f,
+    -0.851857745813754840f,
+  0.523609863834228030f, -0.851958162409106380f, 0.523446493277757940f,
+    -0.852058547680391580f,
+  0.523283103475656430f, -0.852158901623919830f, 0.523119694433931250f,
+    -0.852259224236001090f,
+  0.522956266158590140f, -0.852359515512947090f, 0.522792818655642200f,
+    -0.852459775451070100f,
+  0.522629351931096720f, -0.852560004046683970f, 0.522465865990963900f,
+    -0.852660201296103760f,
+  0.522302360841254700f, -0.852760367195645300f, 0.522138836487980650f,
+    -0.852860501741625860f,
+  0.521975292937154390f, -0.852960604930363630f, 0.521811730194788550f,
+    -0.853060676758178320f,
+  0.521648148266897090f, -0.853160717221390420f, 0.521484547159494550f,
+    -0.853260726316321770f,
+  0.521320926878595550f, -0.853360704039295430f, 0.521157287430216610f,
+    -0.853460650386635320f,
+  0.520993628820373810f, -0.853560565354666840f, 0.520829951055084780f,
+    -0.853660448939716270f,
+  0.520666254140367270f, -0.853760301138111300f, 0.520502538082239790f,
+    -0.853860121946180660f,
+  0.520338802886721960f, -0.853959911360254060f, 0.520175048559833760f,
+    -0.854059669376662780f,
+  0.520011275107596040f, -0.854159395991738730f, 0.519847482536030300f,
+    -0.854259091201815420f,
+  0.519683670851158520f, -0.854358755003227440f, 0.519519840059003870f,
+    -0.854458387392310060f,
+  0.519355990165589530f, -0.854557988365400530f, 0.519192121176940360f,
+    -0.854657557918836460f,
+  0.519028233099080970f, -0.854757096048957110f, 0.518864325938037000f,
+    -0.854856602752102850f,
+  0.518700399699835170f, -0.854956078024614820f, 0.518536454390502110f,
+    -0.855055521862835950f,
+  0.518372490016066220f, -0.855154934263109620f, 0.518208506582555460f,
+    -0.855254315221781080f,
+  0.518044504095999340f, -0.855353664735196030f, 0.517880482562427800f,
+    -0.855452982799701830f,
+  0.517716441987871150f, -0.855552269411646970f, 0.517552382378360990f,
+    -0.855651524567380690f,
+  0.517388303739929060f, -0.855750748263253920f, 0.517224206078608310f,
+    -0.855849940495618240f,
+  0.517060089400432130f, -0.855949101260826790f, 0.516895953711434260f,
+    -0.856048230555233820f,
+  0.516731799017649980f, -0.856147328375194470f, 0.516567625325114350f,
+    -0.856246394717065210f,
+  0.516403432639863990f, -0.856345429577203610f, 0.516239220967935620f,
+    -0.856444432951968480f,
+  0.516074990315366630f, -0.856543404837719960f, 0.515910740688195650f,
+    -0.856642345230818720f,
+  0.515746472092461380f, -0.856741254127627470f, 0.515582184534203790f,
+    -0.856840131524509220f,
+  0.515417878019463150f, -0.856938977417828650f, 0.515253552554280290f,
+    -0.857037791803951680f,
+  0.515089208144697270f, -0.857136574679244870f, 0.514924844796756490f,
+    -0.857235326040076460f,
+  0.514760462516501200f, -0.857334045882815590f, 0.514596061309975040f,
+    -0.857432734203832700f,
+  0.514431641183222930f, -0.857531390999499040f, 0.514267202142289830f,
+    -0.857630016266187620f,
+  0.514102744193221660f, -0.857728610000272120f, 0.513938267342065490f,
+    -0.857827172198127320f,
+  0.513773771594868030f, -0.857925702856129790f, 0.513609256957677900f,
+    -0.858024201970656540f,
+  0.513444723436543570f, -0.858122669538086020f, 0.513280171037514330f,
+    -0.858221105554798250f,
+  0.513115599766640560f, -0.858319510017173440f, 0.512951009629972860f,
+    -0.858417882921594040f,
+  0.512786400633563070f, -0.858516224264442740f, 0.512621772783463100f,
+    -0.858614534042104080f,
+  0.512457126085725800f, -0.858712812250963520f, 0.512292460546404980f,
+    -0.858811058887407500f,
+  0.512127776171554690f, -0.858909273947823900f, 0.511963072967230200f,
+    -0.859007457428601410f,
+  0.511798350939487000f, -0.859105609326130340f, 0.511633610094381350f,
+    -0.859203729636801920f,
+  0.511468850437970520f, -0.859301818357008360f, 0.511304071976311890f,
+    -0.859399875483143450f,
+  0.511139274715464390f, -0.859497901011601620f, 0.510974458661486720f,
+    -0.859595894938779080f,
+  0.510809623820439040f, -0.859693857261072610f, 0.510644770198381730f,
+    -0.859791787974880540f,
+  0.510479897801375700f, -0.859889687076602290f, 0.510315006635483350f,
+    -0.859987554562638200f,
+  0.510150096706766700f, -0.860085390429390140f, 0.509985168021289570f,
+    -0.860183194673260880f,
+  0.509820220585115560f, -0.860280967290654510f, 0.509655254404309250f,
+    -0.860378708277976130f,
+  0.509490269484936360f, -0.860476417631632070f, 0.509325265833062480f,
+    -0.860574095348029980f,
+  0.509160243454754750f, -0.860671741423578380f, 0.508995202356080310f,
+    -0.860769355854687060f,
+  0.508830142543106990f, -0.860866938637767310f, 0.508665064021904260f,
+    -0.860964489769230900f,
+  0.508499966798540810f, -0.861062009245491480f, 0.508334850879087470f,
+    -0.861159497062963350f,
+  0.508169716269614710f, -0.861256953218062060f, 0.508004562976194010f,
+    -0.861354377707204800f,
+  0.507839391004897940f, -0.861451770526809210f, 0.507674200361798890f,
+    -0.861549131673294720f,
+  0.507508991052970870f, -0.861646461143081300f, 0.507343763084487920f,
+    -0.861743758932590700f,
+  0.507178516462425290f, -0.861841025038245330f, 0.507013251192858340f,
+    -0.861938259456469180f,
+  0.506847967281863320f, -0.862035462183687210f, 0.506682664735517600f,
+    -0.862132633216325380f,
+  0.506517343559898530f, -0.862229772550811240f, 0.506352003761084800f,
+    -0.862326880183573060f,
+  0.506186645345155450f, -0.862423956111040500f, 0.506021268318189830f,
+    -0.862521000329644520f,
+  0.505855872686268860f, -0.862618012835816740f, 0.505690458455473340f,
+    -0.862714993625990690f,
+  0.505525025631885510f, -0.862811942696600330f, 0.505359574221587390f,
+    -0.862908860044081290f,
+  0.505194104230662240f, -0.863005745664870210f, 0.505028615665194300f,
+    -0.863102599555404800f,
+  0.504863108531267480f, -0.863199421712124160f, 0.504697582834967680f,
+    -0.863296212131468230f,
+  0.504532038582380380f, -0.863392970809878310f, 0.504366475779592150f,
+    -0.863489697743797140f,
+  0.504200894432690560f, -0.863586392929667990f, 0.504035294547763080f,
+    -0.863683056363935940f,
+  0.503869676130898950f, -0.863779688043046610f, 0.503704039188186960f,
+    -0.863876287963447510f,
+  0.503538383725717580f, -0.863972856121586700f, 0.503372709749581150f,
+    -0.864069392513913680f,
+  0.503207017265869030f, -0.864165897136879300f, 0.503041306280673450f,
+    -0.864262369986934950f,
+  0.502875576800086880f, -0.864358811060534030f, 0.502709828830203100f,
+    -0.864455220354130250f,
+  0.502544062377115800f, -0.864551597864179230f, 0.502378277446919870f,
+    -0.864647943587137480f,
+  0.502212474045710900f, -0.864744257519462380f, 0.502046652179584660f,
+    -0.864840539657612980f,
+  0.501880811854638400f, -0.864936789998049020f, 0.501714953076969230f,
+    -0.865033008537231750f,
+  0.501549075852675390f, -0.865129195271623690f, 0.501383180187855880f,
+    -0.865225350197688090f,
+  0.501217266088609950f, -0.865321473311889800f, 0.501051333561038040f,
+    -0.865417564610694410f,
+  0.500885382611240940f, -0.865513624090568980f, 0.500719413245319880f,
+    -0.865609651747981880f,
+  0.500553425469377640f, -0.865705647579402270f, 0.500387419289516580f,
+    -0.865801611581300760f,
+  0.500221394711840680f, -0.865897543750148820f, 0.500055351742453860f,
+    -0.865993444082419520f,
+  0.499889290387461380f, -0.866089312574586770f, 0.499723210652968710f,
+    -0.866185149223125730f,
+  0.499557112545081890f, -0.866280954024512990f, 0.499390996069908220f,
+    -0.866376726975225830f,
+  0.499224861233555030f, -0.866472468071743050f, 0.499058708042130930f,
+    -0.866568177310544360f,
+  0.498892536501744750f, -0.866663854688111020f, 0.498726346618505960f,
+    -0.866759500200925290f,
+  0.498560138398525200f, -0.866855113845470320f, 0.498393911847913150f,
+    -0.866950695618231020f,
+  0.498227666972781870f, -0.867046245515692650f, 0.498061403779243520f,
+    -0.867141763534342360f,
+  0.497895122273410930f, -0.867237249670668400f, 0.497728822461398100f,
+    -0.867332703921159690f,
+  0.497562504349319090f, -0.867428126282306920f, 0.497396167943289340f,
+    -0.867523516750601460f,
+  0.497229813249424340f, -0.867618875322536230f, 0.497063440273840310f,
+    -0.867714201994605140f,
+  0.496897049022654640f, -0.867809496763303210f, 0.496730639501984710f,
+    -0.867904759625126920f,
+  0.496564211717949340f, -0.867999990576573400f, 0.496397765676667160f,
+    -0.868095189614141670f,
+  0.496231301384258310f, -0.868190356734331310f, 0.496064818846843060f,
+    -0.868285491933643240f,
+  0.495898318070542240f, -0.868380595208579800f, 0.495731799061478020f,
+    -0.868475666555644120f,
+  0.495565261825772490f, -0.868570705971340900f, 0.495398706369549080f,
+    -0.868665713452175580f,
+  0.495232132698931350f, -0.868760688994655190f, 0.495065540820043610f,
+    -0.868855632595287750f,
+  0.494898930739011310f, -0.868950544250582380f, 0.494732302461959820f,
+    -0.869045423957049530f,
+  0.494565655995016010f, -0.869140271711200560f, 0.494398991344306760f,
+    -0.869235087509548250f,
+  0.494232308515959730f, -0.869329871348606730f, 0.494065607516103730f,
+    -0.869424623224890780f,
+  0.493898888350867430f, -0.869519343134916970f, 0.493732151026381070f,
+    -0.869614031075202300f,
+  0.493565395548774880f, -0.869708687042265560f, 0.493398621924179830f,
+    -0.869803311032626650f,
+  0.493231830158728070f, -0.869897903042806340f, 0.493065020258551650f,
+    -0.869992463069326870f,
+  0.492898192229784090f, -0.870086991108711350f, 0.492731346078558840f,
+    -0.870181487157484560f,
+  0.492564481811010650f, -0.870275951212171830f, 0.492397599433274550f,
+    -0.870370383269300160f,
+  0.492230698951486080f, -0.870464783325397670f, 0.492063780371782060f,
+    -0.870559151376993250f,
+  0.491896843700299240f, -0.870653487420617540f, 0.491729888943175820f,
+    -0.870747791452801790f,
+  0.491562916106550060f, -0.870842063470078860f, 0.491395925196560830f,
+    -0.870936303468982760f,
+  0.491228916219348330f, -0.871030511446048260f, 0.491061889181052590f,
+    -0.871124687397811900f,
+  0.490894844087815140f, -0.871218831320810900f, 0.490727780945777570f,
+    -0.871312943211583920f,
+  0.490560699761082080f, -0.871407023066670950f, 0.490393600539872130f,
+    -0.871501070882612530f,
+  0.490226483288291100f, -0.871595086655951090f, 0.490059348012483910f,
+    -0.871689070383229740f,
+  0.489892194718595300f, -0.871783022060993010f, 0.489725023412770970f,
+    -0.871876941685786890f,
+  0.489557834101157550f, -0.871970829254157700f, 0.489390626789901920f,
+    -0.872064684762653970f,
+  0.489223401485152030f, -0.872158508207824480f, 0.489056158193055980f,
+    -0.872252299586219860f,
+  0.488888896919763230f, -0.872346058894391540f, 0.488721617671423250f,
+    -0.872439786128892280f,
+  0.488554320454186230f, -0.872533481286276060f, 0.488387005274203590f,
+    -0.872627144363097960f,
+  0.488219672137626740f, -0.872720775355914300f, 0.488052321050608310f,
+    -0.872814374261282390f,
+  0.487884952019301210f, -0.872907941075760970f, 0.487717565049858860f,
+    -0.873001475795909920f,
+  0.487550160148436050f, -0.873094978418290090f, 0.487382737321187310f,
+    -0.873188448939463790f,
+  0.487215296574268820f, -0.873281887355994210f, 0.487047837913836550f,
+    -0.873375293664446000f,
+  0.486880361346047400f, -0.873468667861384880f, 0.486712866877059340f,
+    -0.873562009943377740f,
+  0.486545354513030270f, -0.873655319906992630f, 0.486377824260119500f,
+    -0.873748597748798870f,
+  0.486210276124486530f, -0.873841843465366750f, 0.486042710112291390f,
+    -0.873935057053268130f,
+  0.485875126229695420f, -0.874028238509075630f, 0.485707524482859750f,
+    -0.874121387829363330f,
+  0.485539904877947020f, -0.874214505010706300f, 0.485372267421119770f,
+    -0.874307590049680950f,
+  0.485204612118541880f, -0.874400642942864790f, 0.485036938976377450f,
+    -0.874493663686836450f,
+  0.484869248000791120f, -0.874586652278176110f, 0.484701539197948730f,
+    -0.874679608713464510f,
+  0.484533812574016120f, -0.874772532989284150f, 0.484366068135160480f,
+    -0.874865425102218210f,
+  0.484198305887549140f, -0.874958285048851540f, 0.484030525837350010f,
+    -0.875051112825769970f,
+  0.483862727990732320f, -0.875143908429560250f, 0.483694912353865080f,
+    -0.875236671856810870f,
+  0.483527078932918740f, -0.875329403104110780f, 0.483359227734063980f,
+    -0.875422102168050830f,
+  0.483191358763471910f, -0.875514769045222740f, 0.483023472027315050f,
+    -0.875607403732219240f,
+  0.482855567531765670f, -0.875700006225634600f, 0.482687645282997510f,
+    -0.875792576522063880f,
+  0.482519705287184520f, -0.875885114618103700f, 0.482351747550501030f,
+    -0.875977620510351660f,
+  0.482183772079122830f, -0.876070094195406600f, 0.482015778879225530f,
+    -0.876162535669868460f,
+  0.481847767956986080f, -0.876254944930338400f, 0.481679739318581490f,
+    -0.876347321973419020f,
+  0.481511692970189920f, -0.876439666795713610f, 0.481343628917989870f,
+    -0.876531979393827100f,
+  0.481175547168160360f, -0.876624259764365310f, 0.481007447726881640f,
+    -0.876716507903935400f,
+  0.480839330600333900f, -0.876808723809145760f, 0.480671195794698690f,
+    -0.876900907476605650f,
+  0.480503043316157670f, -0.876993058902925780f, 0.480334873170893070f,
+    -0.877085178084718310f,
+  0.480166685365088440f, -0.877177265018595940f, 0.479998479904927220f,
+    -0.877269319701173170f,
+  0.479830256796594250f, -0.877361342129065140f, 0.479662016046274340f,
+    -0.877453332298888560f,
+  0.479493757660153060f, -0.877545290207261240f, 0.479325481644417130f,
+    -0.877637215850802120f,
+  0.479157188005253310f, -0.877729109226131570f, 0.478988876748849550f,
+    -0.877820970329870500f,
+  0.478820547881394050f, -0.877912799158641730f, 0.478652201409075550f,
+    -0.878004595709069080f,
+  0.478483837338084080f, -0.878096359977777130f, 0.478315455674609480f,
+    -0.878188091961392250f,
+  0.478147056424843120f, -0.878279791656541460f, 0.477978639594976110f,
+    -0.878371459059853590f,
+  0.477810205191201040f, -0.878463094167957870f, 0.477641753219710590f,
+    -0.878554696977485340f,
+  0.477473283686698060f, -0.878646267485068130f, 0.477304796598358010f,
+    -0.878737805687339280f,
+  0.477136291960884750f, -0.878829311580933360f, 0.476967769780474230f,
+    -0.878920785162485840f,
+  0.476799230063322250f, -0.879012226428633410f, 0.476630672815625380f,
+    -0.879103635376014330f,
+  0.476462098043581310f, -0.879195012001267370f, 0.476293505753387750f,
+    -0.879286356301033250f,
+  0.476124895951243630f, -0.879377668271953180f, 0.475956268643348220f,
+    -0.879468947910670100f,
+  0.475787623835901120f, -0.879560195213827890f, 0.475618961535103410f,
+    -0.879651410178071470f,
+  0.475450281747155870f, -0.879742592800047410f, 0.475281584478260800f,
+    -0.879833743076402940f,
+  0.475112869734620470f, -0.879924861003786860f, 0.474944137522437860f,
+    -0.880015946578848960f,
+  0.474775387847917230f, -0.880106999798240360f, 0.474606620717262560f,
+    -0.880198020658613190f,
+  0.474437836136679340f, -0.880289009156620890f, 0.474269034112372920f,
+    -0.880379965288918260f,
+  0.474100214650550020f, -0.880470889052160750f, 0.473931377757417560f,
+    -0.880561780443005590f,
+  0.473762523439182850f, -0.880652639458111010f, 0.473593651702054640f,
+    -0.880743466094136230f,
+  0.473424762552241530f, -0.880834260347742040f, 0.473255855995953380f,
+    -0.880925022215589880f,
+  0.473086932039400220f, -0.881015751694342760f, 0.472917990688792760f,
+    -0.881106448780665130f,
+  0.472749031950342900f, -0.881197113471221980f, 0.472580055830262250f,
+    -0.881287745762680100f,
+  0.472411062334764100f, -0.881378345651706810f, 0.472242051470061650f,
+    -0.881468913134971330f,
+  0.472073023242368660f, -0.881559448209143780f, 0.471903977657900320f,
+    -0.881649950870895260f,
+  0.471734914722871430f, -0.881740421116898320f, 0.471565834443498480f,
+    -0.881830858943826620f,
+  0.471396736825997810f, -0.881921264348354940f, 0.471227621876586400f,
+    -0.882011637327159590f,
+  0.471058489601482610f, -0.882101977876917580f, 0.470889340006904520f,
+    -0.882192285994307430f,
+  0.470720173099071710f, -0.882282561676008600f, 0.470550988884203490f,
+    -0.882372804918702290f,
+  0.470381787368520710f, -0.882463015719070040f, 0.470212568558244280f,
+    -0.882553194073795400f,
+  0.470043332459595620f, -0.882643339979562790f, 0.469874079078797470f,
+    -0.882733453433057540f,
+  0.469704808422072460f, -0.882823534430966730f, 0.469535520495644510f,
+    -0.882913582969978020f,
+  0.469366215305737630f, -0.883003599046780720f, 0.469196892858576630f,
+    -0.883093582658065370f,
+  0.469027553160387240f, -0.883183533800523280f, 0.468858196217395330f,
+    -0.883273452470847430f,
+  0.468688822035827960f, -0.883363338665731580f, 0.468519430621912420f,
+    -0.883453192381870920f,
+  0.468350021981876530f, -0.883543013615961880f, 0.468180596121949400f,
+    -0.883632802364701760f,
+  0.468011153048359830f, -0.883722558624789660f, 0.467841692767338220f,
+    -0.883812282392925090f,
+  0.467672215285114710f, -0.883901973665809470f, 0.467502720607920920f,
+    -0.883991632440144890f,
+  0.467333208741988530f, -0.884081258712634990f, 0.467163679693549770f,
+    -0.884170852479984500f,
+  0.466994133468838110f, -0.884260413738899080f, 0.466824570074086950f,
+    -0.884349942486086120f,
+  0.466654989515530970f, -0.884439438718253700f, 0.466485391799405010f,
+    -0.884528902432111350f,
+  0.466315776931944480f, -0.884618333624369920f, 0.466146144919386000f,
+    -0.884707732291740930f,
+  0.465976495767966130f, -0.884797098430937790f, 0.465806829483922770f,
+    -0.884886432038674560f,
+  0.465637146073493770f, -0.884975733111666660f, 0.465467445542917800f,
+    -0.885065001646630930f,
+  0.465297727898434650f, -0.885154237640285110f, 0.465127993146283950f,
+    -0.885243441089348270f,
+  0.464958241292706740f, -0.885332611990540590f, 0.464788472343944160f,
+    -0.885421750340583570f,
+  0.464618686306237820f, -0.885510856136199950f, 0.464448883185830770f,
+    -0.885599929374113360f,
+  0.464279062988965760f, -0.885688970051048960f, 0.464109225721887010f,
+    -0.885777978163732940f,
+  0.463939371390838460f, -0.885866953708892790f, 0.463769500002065680f,
+    -0.885955896683257030f,
+  0.463599611561814120f, -0.886044807083555490f, 0.463429706076329880f,
+    -0.886133684906519340f,
+  0.463259783551860260f, -0.886222530148880640f, 0.463089843994652470f,
+    -0.886311342807372890f,
+  0.462919887410955130f, -0.886400122878730490f, 0.462749913807016850f,
+    -0.886488870359689600f,
+  0.462579923189086810f, -0.886577585246987040f, 0.462409915563415540f,
+    -0.886666267537360890f,
+  0.462239890936253280f, -0.886754917227550950f, 0.462069849313851810f,
+    -0.886843534314297300f,
+  0.461899790702462840f, -0.886932118794342080f, 0.461729715108338770f,
+    -0.887020670664428360f,
+  0.461559622537733190f, -0.887109189921300060f, 0.461389512996899450f,
+    -0.887197676561702900f,
+  0.461219386492092430f, -0.887286130582383150f, 0.461049243029567010f,
+    -0.887374551980088740f,
+  0.460879082615578690f, -0.887462940751568840f, 0.460708905256384190f,
+    -0.887551296893573370f,
+  0.460538710958240010f, -0.887639620402853930f, 0.460368499727404070f,
+    -0.887727911276163020f,
+  0.460198271570134270f, -0.887816169510254550f, 0.460028026492689700f,
+    -0.887904395101883240f,
+  0.459857764501329650f, -0.887992588047805560f, 0.459687485602313870f,
+    -0.888080748344778900f,
+  0.459517189801903590f, -0.888168875989561620f, 0.459346877106359570f,
+    -0.888256970978913870f,
+  0.459176547521944150f, -0.888345033309596240f, 0.459006201054919680f,
+    -0.888433062978371320f,
+  0.458835837711549120f, -0.888521059982002260f, 0.458665457498096670f,
+    -0.888609024317253750f,
+  0.458495060420826220f, -0.888696955980891710f, 0.458324646486003300f,
+    -0.888784854969682850f,
+  0.458154215699893230f, -0.888872721280395520f, 0.457983768068762180f,
+    -0.888960554909799310f,
+  0.457813303598877290f, -0.889048355854664570f, 0.457642822296505770f,
+    -0.889136124111763240f,
+  0.457472324167916110f, -0.889223859677868210f, 0.457301809219376800f,
+    -0.889311562549753850f,
+  0.457131277457156980f, -0.889399232724195520f, 0.456960728887527030f,
+    -0.889486870197969790f,
+  0.456790163516757220f, -0.889574474967854580f, 0.456619581351118960f,
+    -0.889662047030628790f,
+  0.456448982396883860f, -0.889749586383072890f, 0.456278366660324670f,
+    -0.889837093021967900f,
+  0.456107734147714220f, -0.889924566944096720f, 0.455937084865326030f,
+    -0.890012008146243260f,
+  0.455766418819434750f, -0.890099416625192210f, 0.455595736016314920f,
+    -0.890186792377730240f,
+  0.455425036462242420f, -0.890274135400644480f, 0.455254320163493210f,
+    -0.890361445690723730f,
+  0.455083587126343840f, -0.890448723244757880f, 0.454912837357072050f,
+    -0.890535968059537830f,
+  0.454742070861955450f, -0.890623180131855930f, 0.454571287647273000f,
+    -0.890710359458505520f,
+  0.454400487719303750f, -0.890797506036281490f, 0.454229671084327320f,
+    -0.890884619861979530f,
+  0.454058837748624540f, -0.890971700932396750f, 0.453887987718476050f,
+    -0.891058749244331590f,
+  0.453717121000163930f, -0.891145764794583180f, 0.453546237599970260f,
+    -0.891232747579952520f,
+  0.453375337524177750f, -0.891319697597241390f, 0.453204420779070300f,
+    -0.891406614843252900f,
+  0.453033487370931580f, -0.891493499314791380f, 0.452862537306046810f,
+    -0.891580351008662290f,
+  0.452691570590700860f, -0.891667169921672390f, 0.452520587231180100f,
+    -0.891753956050629460f,
+  0.452349587233771000f, -0.891840709392342720f, 0.452178570604760410f,
+    -0.891927429943622510f,
+  0.452007537350436530f, -0.892014117701280360f, 0.451836487477087430f,
+    -0.892100772662129170f,
+  0.451665420991002540f, -0.892187394822982480f, 0.451494337898471210f,
+    -0.892273984180655730f,
+  0.451323238205783520f, -0.892360540731965360f, 0.451152121919230710f,
+    -0.892447064473728680f,
+  0.450980989045103810f, -0.892533555402764690f, 0.450809839589695340f,
+    -0.892620013515893040f,
+  0.450638673559297760f, -0.892706438809935280f, 0.450467490960204110f,
+    -0.892792831281713610f,
+  0.450296291798708730f, -0.892879190928051680f, 0.450125076081105750f,
+    -0.892965517745774260f,
+  0.449953843813690580f, -0.893051811731707450f, 0.449782595002758860f,
+    -0.893138072882678210f,
+  0.449611329654606600f, -0.893224301195515320f, 0.449440047775531260f,
+    -0.893310496667048090f,
+  0.449268749371829920f, -0.893396659294107610f, 0.449097434449801100f,
+    -0.893482789073525850f,
+  0.448926103015743260f, -0.893568886002136020f, 0.448754755075956020f,
+    -0.893654950076772430f,
+  0.448583390636739300f, -0.893740981294271040f, 0.448412009704393430f,
+    -0.893826979651468620f,
+  0.448240612285220000f, -0.893912945145203250f, 0.448069198385520340f,
+    -0.893998877772314240f,
+  0.447897768011597310f, -0.894084777529641990f, 0.447726321169753750f,
+    -0.894170644414028270f,
+  0.447554857866293010f, -0.894256478422316040f, 0.447383378107519710f,
+    -0.894342279551349480f,
+  0.447211881899738260f, -0.894428047797973800f, 0.447040369249254500f,
+    -0.894513783159035620f,
+  0.446868840162374330f, -0.894599485631382580f, 0.446697294645404090f,
+    -0.894685155211863980f,
+  0.446525732704651400f, -0.894770791897329550f, 0.446354154346423840f,
+    -0.894856395684630930f,
+  0.446182559577030120f, -0.894941966570620750f, 0.446010948402779110f,
+    -0.895027504552152630f,
+  0.445839320829980350f, -0.895113009626081760f, 0.445667676864944350f,
+    -0.895198481789264200f,
+  0.445496016513981740f, -0.895283921038557580f, 0.445324339783404240f,
+    -0.895369327370820310f,
+  0.445152646679523590f, -0.895454700782912450f, 0.444980937208652780f,
+    -0.895540041271694840f,
+  0.444809211377105000f, -0.895625348834030000f, 0.444637469191193790f,
+    -0.895710623466781320f,
+  0.444465710657234110f, -0.895795865166813420f, 0.444293935781540580f,
+    -0.895881073930992370f,
+  0.444122144570429260f, -0.895966249756185110f, 0.443950337030216250f,
+    -0.896051392639260040f,
+  0.443778513167218220f, -0.896136502577086770f, 0.443606672987753080f,
+    -0.896221579566535920f,
+  0.443434816498138430f, -0.896306623604479660f, 0.443262943704693380f,
+    -0.896391634687790820f,
+  0.443091054613736990f, -0.896476612813344010f, 0.442919149231588980f,
+    -0.896561557978014960f,
+  0.442747227564570130f, -0.896646470178680150f, 0.442575289619001170f,
+    -0.896731349412217880f,
+  0.442403335401204130f, -0.896816195675507190f, 0.442231364917501090f,
+    -0.896901008965428680f,
+  0.442059378174214760f, -0.896985789278863970f, 0.441887375177668960f,
+    -0.897070536612695870f,
+  0.441715355934187310f, -0.897155250963808550f, 0.441543320450094920f,
+    -0.897239932329087050f,
+  0.441371268731716620f, -0.897324580705418320f, 0.441199200785378660f,
+    -0.897409196089689720f,
+  0.441027116617407340f, -0.897493778478790190f, 0.440855016234129430f,
+    -0.897578327869610230f,
+  0.440682899641873020f, -0.897662844259040750f, 0.440510766846965880f,
+    -0.897747327643974690f,
+  0.440338617855737300f, -0.897831778021305650f, 0.440166452674516480f,
+    -0.897916195387928550f,
+  0.439994271309633260f, -0.898000579740739880f, 0.439822073767418610f,
+    -0.898084931076636780f,
+  0.439649860054203420f, -0.898169249392518080f, 0.439477630176319860f,
+    -0.898253534685283570f,
+  0.439305384140100060f, -0.898337786951834190f, 0.439133121951876930f,
+    -0.898422006189072530f,
+  0.438960843617984430f, -0.898506192393901840f, 0.438788549144756290f,
+    -0.898590345563227030f,
+  0.438616238538527710f, -0.898674465693953820f, 0.438443911805633860f,
+    -0.898758552782989440f,
+  0.438271568952410480f, -0.898842606827242260f, 0.438099209985194580f,
+    -0.898926627823621870f,
+  0.437926834910322860f, -0.899010615769039070f, 0.437754443734133470f,
+    -0.899094570660405770f,
+  0.437582036462964340f, -0.899178492494635330f, 0.437409613103154850f,
+    -0.899262381268642000f,
+  0.437237173661044200f, -0.899346236979341460f, 0.437064718142972370f,
+    -0.899430059623650860f,
+  0.436892246555280470f, -0.899513849198487870f, 0.436719758904309310f,
+    -0.899597605700772180f,
+  0.436547255196401250f, -0.899681329127423930f, 0.436374735437898510f,
+    -0.899765019475365020f,
+  0.436202199635143950f, -0.899848676741518580f, 0.436029647794481670f,
+    -0.899932300922808400f,
+  0.435857079922255470f, -0.900015892016160280f, 0.435684496024810520f,
+    -0.900099450018500340f,
+  0.435511896108492170f, -0.900182974926756700f, 0.435339280179646070f,
+    -0.900266466737858480f,
+  0.435166648244619370f, -0.900349925448735600f, 0.434994000309758710f,
+    -0.900433351056319830f,
+  0.434821336381412350f, -0.900516743557543520f, 0.434648656465928430f,
+    -0.900600102949340790f,
+  0.434475960569655710f, -0.900683429228646860f, 0.434303248698944100f,
+    -0.900766722392397860f,
+  0.434130520860143310f, -0.900849982437531450f, 0.433957777059604480f,
+    -0.900933209360986200f,
+  0.433785017303678520f, -0.901016403159702330f, 0.433612241598717640f,
+    -0.901099563830620950f,
+  0.433439449951074200f, -0.901182691370684410f, 0.433266642367100940f,
+    -0.901265785776836580f,
+  0.433093818853152010f, -0.901348847046022030f, 0.432920979415581220f,
+    -0.901431875175186970f,
+  0.432748124060743760f, -0.901514870161278630f, 0.432575252794994810f,
+    -0.901597832001245660f,
+  0.432402365624690140f, -0.901680760692037730f, 0.432229462556186770f,
+    -0.901763656230605610f,
+  0.432056543595841450f, -0.901846518613901860f, 0.431883608750012300f,
+    -0.901929347838879350f,
+  0.431710658025057370f, -0.902012143902493070f, 0.431537691427335500f,
+    -0.902094906801698900f,
+  0.431364708963206440f, -0.902177636533453510f, 0.431191710639030000f,
+    -0.902260333094715540f,
+  0.431018696461167080f, -0.902342996482444200f, 0.430845666435978820f,
+    -0.902425626693600270f,
+  0.430672620569826860f, -0.902508223725145830f, 0.430499558869073930f,
+    -0.902590787574043870f,
+  0.430326481340082610f, -0.902673318237258830f, 0.430153387989216930f,
+    -0.902755815711756120f,
+  0.429980278822840570f, -0.902838279994502830f, 0.429807153847318770f,
+    -0.902920711082466630f,
+  0.429634013069016500f, -0.903003108972617040f, 0.429460856494299490f,
+    -0.903085473661924600f,
+  0.429287684129534720f, -0.903167805147360610f, 0.429114495981088690f,
+    -0.903250103425898400f,
+  0.428941292055329550f, -0.903332368494511820f, 0.428768072358625240f,
+    -0.903414600350176290f,
+  0.428594836897344400f, -0.903496798989868450f, 0.428421585677856760f,
+    -0.903578964410565950f,
+  0.428248318706531910f, -0.903661096609247980f, 0.428075035989740780f,
+    -0.903743195582894620f,
+  0.427901737533854240f, -0.903825261328487390f, 0.427728423345243860f,
+    -0.903907293843009050f,
+  0.427555093430282200f, -0.903989293123443340f, 0.427381747795341770f,
+    -0.904071259166775440f,
+  0.427208386446796370f, -0.904153191969991670f, 0.427035009391019790f,
+    -0.904235091530079750f,
+  0.426861616634386490f, -0.904316957844028320f, 0.426688208183271970f,
+    -0.904398790908827350f,
+  0.426514784044051520f, -0.904480590721468250f, 0.426341344223101880f,
+    -0.904562357278943190f,
+  0.426167888726799620f, -0.904644090578246240f, 0.425994417561522450f,
+    -0.904725790616371930f,
+  0.425820930733648300f, -0.904807457390316540f, 0.425647428249555590f,
+    -0.904889090897077470f,
+  0.425473910115623910f, -0.904970691133653250f, 0.425300376338232590f,
+    -0.905052258097043590f,
+  0.425126826923762410f, -0.905133791784249580f, 0.424953261878594060f,
+    -0.905215292192273480f,
+  0.424779681209108810f, -0.905296759318118820f, 0.424606084921689220f,
+    -0.905378193158789980f,
+  0.424432473022717420f, -0.905459593711293250f, 0.424258845518577010f,
+    -0.905540960972635480f,
+  0.424085202415651670f, -0.905622294939825160f, 0.423911543720325580f,
+    -0.905703595609872010f,
+  0.423737869438983950f, -0.905784862979786440f, 0.423564179578011960f,
+    -0.905866097046580940f,
+  0.423390474143796100f, -0.905947297807268460f, 0.423216753142722780f,
+    -0.906028465258863490f,
+  0.423043016581179100f, -0.906109599398381980f, 0.422869264465553170f,
+    -0.906190700222840540f,
+  0.422695496802232950f, -0.906271767729257660f, 0.422521713597607870f,
+    -0.906352801914652280f,
+  0.422347914858067000f, -0.906433802776045460f, 0.422174100590000820f,
+    -0.906514770310458800f,
+  0.422000270799799790f, -0.906595704514915330f, 0.421826425493854910f,
+    -0.906676605386439460f,
+  0.421652564678558380f, -0.906757472922056550f, 0.421478688360302220f,
+    -0.906838307118793540f,
+  0.421304796545479700f, -0.906919107973678030f, 0.421130889240484140f,
+    -0.906999875483739610f,
+  0.420956966451709440f, -0.907080609646008450f, 0.420783028185550630f,
+    -0.907161310457516250f,
+  0.420609074448402510f, -0.907241977915295930f, 0.420435105246661220f,
+    -0.907322612016381310f,
+  0.420261120586723050f, -0.907403212757808000f, 0.420087120474984590f,
+    -0.907483780136612570f,
+  0.419913104917843730f, -0.907564314149832520f, 0.419739073921698180f,
+    -0.907644814794507090f,
+  0.419565027492946940f, -0.907725282067676330f, 0.419390965637989050f,
+    -0.907805715966381820f,
+  0.419216888363223960f, -0.907886116487666150f, 0.419042795675052480f,
+    -0.907966483628573240f,
+  0.418868687579875110f, -0.908046817386148340f, 0.418694564084093610f,
+    -0.908127117757437600f,
+  0.418520425194109700f, -0.908207384739488700f, 0.418346270916326310f,
+    -0.908287618329350450f,
+  0.418172101257146430f, -0.908367818524072780f, 0.417997916222973550f,
+    -0.908447985320707250f,
+  0.417823715820212380f, -0.908528118716306120f, 0.417649500055267410f,
+    -0.908608218707923190f,
+  0.417475268934544340f, -0.908688285292613360f, 0.417301022464449060f,
+    -0.908768318467432780f,
+  0.417126760651387870f, -0.908848318229439120f, 0.416952483501768280f,
+    -0.908928284575690640f,
+  0.416778191021997590f, -0.909008217503247450f, 0.416603883218484410f,
+    -0.909088117009170580f,
+  0.416429560097637320f, -0.909167983090522270f, 0.416255221665865480f,
+    -0.909247815744366310f,
+  0.416080867929579320f, -0.909327614967767260f, 0.415906498895188770f,
+    -0.909407380757791260f,
+  0.415732114569105420f, -0.909487113111505430f, 0.415557714957740580f,
+    -0.909566812025978220f,
+  0.415383300067506290f, -0.909646477498279540f, 0.415208869904815650f,
+    -0.909726109525480160f,
+  0.415034424476081630f, -0.909805708104652220f, 0.414859963787718390f,
+    -0.909885273232869160f,
+  0.414685487846140010f, -0.909964804907205660f, 0.414510996657761810f,
+    -0.910044303124737390f,
+  0.414336490228999210f, -0.910123767882541570f, 0.414161968566268080f,
+    -0.910203199177696540f,
+  0.413987431675985510f, -0.910282597007281760f, 0.413812879564568300f,
+    -0.910361961368377990f,
+  0.413638312238434560f, -0.910441292258067140f, 0.413463729704002580f,
+    -0.910520589673432630f,
+  0.413289131967690960f, -0.910599853611558930f, 0.413114519035919560f,
+    -0.910679084069531570f,
+  0.412939890915108020f, -0.910758281044437570f, 0.412765247611677320f,
+    -0.910837444533365010f,
+  0.412590589132048380f, -0.910916574533403240f, 0.412415915482642730f,
+    -0.910995671041643140f,
+  0.412241226669883000f, -0.911074734055176250f, 0.412066522700191560f,
+    -0.911153763571095900f,
+  0.411891803579992220f, -0.911232759586496190f, 0.411717069315708670f,
+    -0.911311722098472670f,
+  0.411542319913765280f, -0.911390651104122320f, 0.411367555380587340f,
+    -0.911469546600543020f,
+  0.411192775722600160f, -0.911548408584833990f, 0.411017980946230270f,
+    -0.911627237054095650f,
+  0.410843171057903910f, -0.911706032005429880f, 0.410668346064048780f,
+    -0.911784793435939430f,
+  0.410493505971092520f, -0.911863521342728520f, 0.410318650785463260f,
+    -0.911942215722902570f,
+  0.410143780513590350f, -0.912020876573568230f, 0.409968895161902820f,
+    -0.912099503891833470f,
+  0.409793994736831200f, -0.912178097674807060f, 0.409619079244805840f,
+    -0.912256657919599650f,
+  0.409444148692257590f, -0.912335184623322750f, 0.409269203085618700f,
+    -0.912413677783089020f,
+  0.409094242431320920f, -0.912492137396012650f, 0.408919266735797480f,
+    -0.912570563459208730f,
+  0.408744276005481520f, -0.912648955969793900f, 0.408569270246806780f,
+    -0.912727314924885900f,
+  0.408394249466208110f, -0.912805640321603500f, 0.408219213670120100f,
+    -0.912883932157067200f,
+  0.408044162864978740f, -0.912962190428398100f, 0.407869097057219960f,
+    -0.913040415132719160f,
+  0.407694016253280170f, -0.913118606267154130f, 0.407518920459597030f,
+    -0.913196763828828200f,
+  0.407343809682607970f, -0.913274887814867760f, 0.407168683928751610f,
+    -0.913352978222400250f,
+  0.406993543204466460f, -0.913431035048554720f, 0.406818387516192370f,
+    -0.913509058290461140f,
+  0.406643216870369140f, -0.913587047945250810f, 0.406468031273437000f,
+    -0.913665004010056350f,
+  0.406292830731837470f, -0.913742926482011390f, 0.406117615252011790f,
+    -0.913820815358251100f,
+  0.405942384840402570f, -0.913898670635911680f, 0.405767139503452220f,
+    -0.913976492312130520f,
+  0.405591879247603870f, -0.914054280384046460f, 0.405416604079301750f,
+    -0.914132034848799460f,
+  0.405241314004989860f, -0.914209755703530690f, 0.405066009031113390f,
+    -0.914287442945382440f,
+  0.404890689164117750f, -0.914365096571498450f, 0.404715354410448650f,
+    -0.914442716579023870f,
+  0.404540004776553110f, -0.914520302965104450f, 0.404364640268877810f,
+    -0.914597855726887790f,
+  0.404189260893870750f, -0.914675374861522390f, 0.404013866657980060f,
+    -0.914752860366158100f,
+  0.403838457567654130f, -0.914830312237946090f, 0.403663033629342750f,
+    -0.914907730474038620f,
+  0.403487594849495310f, -0.914985115071589310f, 0.403312141234562660f,
+    -0.915062466027752760f,
+  0.403136672790995240f, -0.915139783339685260f, 0.402961189525244960f,
+    -0.915217067004543750f,
+  0.402785691443763640f, -0.915294317019487050f, 0.402610178553003680f,
+    -0.915371533381674760f,
+  0.402434650859418540f, -0.915448716088267830f, 0.402259108369461440f,
+    -0.915525865136428530f,
+  0.402083551089587040f, -0.915602980523320230f, 0.401907979026249860f,
+    -0.915680062246107650f,
+  0.401732392185905010f, -0.915757110301956720f, 0.401556790575008650f,
+    -0.915834124688034710f,
+  0.401381174200016790f, -0.915911105401509880f, 0.401205543067386760f,
+    -0.915988052439551840f,
+  0.401029897183575790f, -0.916064965799331610f, 0.400854236555041650f,
+    -0.916141845478021350f,
+  0.400678561188243350f, -0.916218691472794110f, 0.400502871089639500f,
+    -0.916295503780824800f,
+  0.400327166265690150f, -0.916372282399289140f, 0.400151446722855300f,
+    -0.916449027325364040f,
+  0.399975712467595390f, -0.916525738556228100f, 0.399799963506372090f,
+    -0.916602416089060680f,
+  0.399624199845646790f, -0.916679059921042700f, 0.399448421491882260f,
+    -0.916755670049355990f,
+  0.399272628451540930f, -0.916832246471183890f, 0.399096820731086600f,
+    -0.916908789183710990f,
+  0.398920998336983020f, -0.916985298184122890f, 0.398745161275694480f,
+    -0.917061773469606820f,
+  0.398569309553686360f, -0.917138215037350710f, 0.398393443177423920f,
+    -0.917214622884544250f,
+  0.398217562153373620f, -0.917290997008377910f, 0.398041666488001930f,
+    -0.917367337406043810f,
+  0.397865756187775750f, -0.917443644074735220f, 0.397689831259163240f,
+    -0.917519917011646260f,
+  0.397513891708632330f, -0.917596156213972950f, 0.397337937542652120f,
+    -0.917672361678911750f,
+  0.397161968767691720f, -0.917748533403661250f, 0.396985985390220900f,
+    -0.917824671385420570f,
+  0.396809987416710420f, -0.917900775621390390f, 0.396633974853630830f,
+    -0.917976846108772730f,
+  0.396457947707453960f, -0.918052882844770380f, 0.396281905984651680f,
+    -0.918128885826587910f,
+  0.396105849691696320f, -0.918204855051430900f, 0.395929778835061360f,
+    -0.918280790516506130f,
+  0.395753693421220080f, -0.918356692219021720f, 0.395577593456646950f,
+    -0.918432560156186790f,
+  0.395401478947816300f, -0.918508394325212250f, 0.395225349901203730f,
+    -0.918584194723309540f,
+  0.395049206323284880f, -0.918659961347691900f, 0.394873048220535760f,
+    -0.918735694195573550f,
+  0.394696875599433670f, -0.918811393264169940f, 0.394520688466455550f,
+    -0.918887058550697970f,
+  0.394344486828079650f, -0.918962690052375630f, 0.394168270690784250f,
+    -0.919038287766421940f,
+  0.393992040061048100f, -0.919113851690057770f, 0.393815794945351130f,
+    -0.919189381820504470f,
+  0.393639535350172880f, -0.919264878154985250f, 0.393463261281994380f,
+    -0.919340340690724230f,
+  0.393286972747296570f, -0.919415769424946960f, 0.393110669752560760f,
+    -0.919491164354880100f,
+  0.392934352304269600f, -0.919566525477751530f, 0.392758020408905280f,
+    -0.919641852790790470f,
+  0.392581674072951530f, -0.919717146291227360f, 0.392405313302891860f,
+    -0.919792405976293750f,
+  0.392228938105210370f, -0.919867631843222950f, 0.392052548486392200f,
+    -0.919942823889248640f,
+  0.391876144452922350f, -0.920017982111606570f, 0.391699726011287050f,
+    -0.920093106507533070f,
+  0.391523293167972350f, -0.920168197074266450f, 0.391346845929465610f,
+    -0.920243253809045370f,
+  0.391170384302253980f, -0.920318276709110480f, 0.390993908292825380f,
+    -0.920393265771703550f,
+  0.390817417907668610f, -0.920468220994067110f, 0.390640913153272370f,
+    -0.920543142373445480f,
+  0.390464394036126650f, -0.920618029907083860f, 0.390287860562721360f,
+    -0.920692883592229010f,
+  0.390111312739546910f, -0.920767703426128790f, 0.389934750573094790f,
+    -0.920842489406032080f,
+  0.389758174069856410f, -0.920917241529189520f, 0.389581583236324360f,
+    -0.920991959792852310f,
+  0.389404978078991100f, -0.921066644194273530f, 0.389228358604349730f,
+    -0.921141294730707270f,
+  0.389051724818894500f, -0.921215911399408730f, 0.388875076729119250f,
+    -0.921290494197634540f,
+  0.388698414341519250f, -0.921365043122642340f, 0.388521737662589740f,
+    -0.921439558171691320f,
+  0.388345046698826300f, -0.921514039342041900f, 0.388168341456725850f,
+    -0.921588486630955380f,
+  0.387991621942784910f, -0.921662900035694730f, 0.387814888163501290f,
+    -0.921737279553523800f,
+  0.387638140125372680f, -0.921811625181708120f, 0.387461377834897920f,
+    -0.921885936917513970f,
+  0.387284601298575890f, -0.921960214758209110f, 0.387107810522905990f,
+    -0.922034458701062820f,
+  0.386931005514388690f, -0.922108668743345070f, 0.386754186279524130f,
+    -0.922182844882327600f,
+  0.386577352824813980f, -0.922256987115283030f, 0.386400505156759610f,
+    -0.922331095439485330f,
+  0.386223643281862980f, -0.922405169852209880f, 0.386046767206627280f,
+    -0.922479210350733100f,
+  0.385869876937555310f, -0.922553216932332830f, 0.385692972481151200f,
+    -0.922627189594287800f,
+  0.385516053843919020f, -0.922701128333878520f, 0.385339121032363340f,
+    -0.922775033148386380f,
+  0.385162174052989970f, -0.922848904035094120f, 0.384985212912304200f,
+    -0.922922740991285680f,
+  0.384808237616812930f, -0.922996544014246250f, 0.384631248173022740f,
+    -0.923070313101262420f,
+  0.384454244587440870f, -0.923144048249621820f, 0.384277226866575620f,
+    -0.923217749456613500f,
+  0.384100195016935040f, -0.923291416719527640f, 0.383923149045028500f,
+    -0.923365050035655610f,
+  0.383746088957365010f, -0.923438649402290370f, 0.383569014760454960f,
+    -0.923512214816725520f,
+  0.383391926460808770f, -0.923585746276256560f, 0.383214824064937180f,
+    -0.923659243778179980f,
+  0.383037707579352130f, -0.923732707319793180f, 0.382860577010565360f,
+    -0.923806136898395410f,
+  0.382683432365089840f, -0.923879532511286740f, 0.382506273649438400f,
+    -0.923952894155768640f,
+  0.382329100870124510f, -0.924026221829143850f, 0.382151914033662720f,
+    -0.924099515528716280f,
+  0.381974713146567220f, -0.924172775251791200f, 0.381797498215353690f,
+    -0.924246000995674890f,
+  0.381620269246537520f, -0.924319192757675160f, 0.381443026246634730f,
+    -0.924392350535101050f,
+  0.381265769222162490f, -0.924465474325262600f, 0.381088498179637520f,
+    -0.924538564125471420f,
+  0.380911213125578130f, -0.924611619933039970f, 0.380733914066502090f,
+    -0.924684641745282530f,
+  0.380556601008928570f, -0.924757629559513910f, 0.380379273959376710f,
+    -0.924830583373050800f,
+  0.380201932924366050f, -0.924903503183210910f, 0.380024577910417380f,
+    -0.924976388987313050f,
+  0.379847208924051110f, -0.925049240782677580f, 0.379669825971789000f,
+    -0.925122058566625770f,
+  0.379492429060152740f, -0.925194842336480420f, 0.379315018195664430f,
+    -0.925267592089565550f,
+  0.379137593384847430f, -0.925340307823206200f, 0.378960154634224720f,
+    -0.925412989534729060f,
+  0.378782701950320600f, -0.925485637221461490f, 0.378605235339659290f,
+    -0.925558250880732620f,
+  0.378427754808765620f, -0.925630830509872720f, 0.378250260364165310f,
+    -0.925703376106213120f,
+  0.378072752012383990f, -0.925775887667086740f, 0.377895229759948550f,
+    -0.925848365189827270f,
+  0.377717693613385810f, -0.925920808671769960f, 0.377540143579222940f,
+    -0.925993218110251480f,
+  0.377362579663988450f, -0.926065593502609310f, 0.377185001874210450f,
+    -0.926137934846182560f,
+  0.377007410216418310f, -0.926210242138311270f, 0.376829804697141220f,
+    -0.926282515376337210f,
+  0.376652185322909620f, -0.926354754557602860f, 0.376474552100253880f,
+    -0.926426959679452100f,
+  0.376296905035704790f, -0.926499130739230510f, 0.376119244135794390f,
+    -0.926571267734284220f,
+  0.375941569407054420f, -0.926643370661961230f, 0.375763880856017750f,
+    -0.926715439519610330f,
+  0.375586178489217330f, -0.926787474304581750f, 0.375408462313186590f,
+    -0.926859475014227160f,
+  0.375230732334460030f, -0.926931441645899130f, 0.375052988559571860f,
+    -0.927003374196951670f,
+  0.374875230995057600f, -0.927075272664740100f, 0.374697459647452770f,
+    -0.927147137046620880f,
+  0.374519674523293210f, -0.927218967339951790f, 0.374341875629116030f,
+    -0.927290763542091720f,
+  0.374164062971457990f, -0.927362525650401110f, 0.373986236556857090f,
+    -0.927434253662241300f,
+  0.373808396391851370f, -0.927505947574975180f, 0.373630542482979280f,
+    -0.927577607385966730f,
+  0.373452674836780410f, -0.927649233092581180f, 0.373274793459794030f,
+    -0.927720824692185200f,
+  0.373096898358560690f, -0.927792382182146320f, 0.372918989539620770f,
+    -0.927863905559833780f,
+  0.372741067009515810f, -0.927935394822617890f, 0.372563130774787370f,
+    -0.928006849967869970f,
+  0.372385180841977360f, -0.928078270992963140f, 0.372207217217628950f,
+    -0.928149657895271150f,
+  0.372029239908284960f, -0.928221010672169440f, 0.371851248920489540f,
+    -0.928292329321034560f,
+  0.371673244260786630f, -0.928363613839244370f, 0.371495225935720760f,
+    -0.928434864224177980f,
+  0.371317193951837600f, -0.928506080473215480f, 0.371139148315682510f,
+    -0.928577262583738850f,
+  0.370961089033802040f, -0.928648410553130520f, 0.370783016112742720f,
+    -0.928719524378774700f,
+  0.370604929559051670f, -0.928790604058057020f, 0.370426829379276900f,
+    -0.928861649588363700f,
+  0.370248715579966360f, -0.928932660967082820f, 0.370070588167669130f,
+    -0.929003638191603360f,
+  0.369892447148934270f, -0.929074581259315750f, 0.369714292530311240f,
+    -0.929145490167611720f,
+  0.369536124318350760f, -0.929216364913883930f, 0.369357942519603190f,
+    -0.929287205495526790f,
+  0.369179747140620070f, -0.929358011909935500f, 0.369001538187952780f,
+    -0.929428784154506800f,
+  0.368823315668153960f, -0.929499522226638560f, 0.368645079587776150f,
+    -0.929570226123729860f,
+  0.368466829953372320f, -0.929640895843181330f, 0.368288566771496680f,
+    -0.929711531382394370f,
+  0.368110290048703050f, -0.929782132738772190f, 0.367931999791546500f,
+    -0.929852699909718750f,
+  0.367753696006582090f, -0.929923232892639560f, 0.367575378700365330f,
+    -0.929993731684941480f,
+  0.367397047879452820f, -0.930064196284032360f, 0.367218703550400930f,
+    -0.930134626687321390f,
+  0.367040345719767240f, -0.930205022892219070f, 0.366861974394109220f,
+    -0.930275384896137040f,
+  0.366683589579984930f, -0.930345712696488470f, 0.366505191283953480f,
+    -0.930416006290687550f,
+  0.366326779512573590f, -0.930486265676149780f, 0.366148354272405390f,
+    -0.930556490850291800f,
+  0.365969915570008910f, -0.930626681810531650f, 0.365791463411944570f,
+    -0.930696838554288860f,
+  0.365612997804773960f, -0.930766961078983710f, 0.365434518755058390f,
+    -0.930837049382038150f,
+  0.365256026269360380f, -0.930907103460875020f, 0.365077520354242180f,
+    -0.930977123312918930f,
+  0.364899001016267380f, -0.931047108935595170f, 0.364720468261999390f,
+    -0.931117060326330790f,
+  0.364541922098002180f, -0.931186977482553750f, 0.364363362530840730f,
+    -0.931256860401693420f,
+  0.364184789567079840f, -0.931326709081180430f, 0.364006203213285530f,
+    -0.931396523518446600f,
+  0.363827603476023610f, -0.931466303710925090f, 0.363648990361860550f,
+    -0.931536049656050300f,
+  0.363470363877363870f, -0.931605761351257830f, 0.363291724029100700f,
+    -0.931675438793984620f,
+  0.363113070823639530f, -0.931745081981668720f, 0.362934404267548750f,
+    -0.931814690911749620f,
+  0.362755724367397230f, -0.931884265581668150f, 0.362577031129754870f,
+    -0.931953805988865900f,
+  0.362398324561191310f, -0.932023312130786490f, 0.362219604668277570f,
+    -0.932092784004874050f,
+  0.362040871457584350f, -0.932162221608574320f, 0.361862124935682980f,
+    -0.932231624939334540f,
+  0.361683365109145950f, -0.932300993994602640f, 0.361504591984545260f,
+    -0.932370328771828460f,
+  0.361325805568454340f, -0.932439629268462360f, 0.361147005867446190f,
+    -0.932508895481956700f,
+  0.360968192888095290f, -0.932578127409764420f, 0.360789366636975690f,
+    -0.932647325049340340f,
+  0.360610527120662270f, -0.932716488398140250f, 0.360431674345730810f,
+    -0.932785617453620990f,
+  0.360252808318756830f, -0.932854712213241230f, 0.360073929046317080f,
+    -0.932923772674460140f,
+  0.359895036534988280f, -0.932992798834738850f, 0.359716130791347570f,
+    -0.933061790691539380f,
+  0.359537211821973180f, -0.933130748242325110f, 0.359358279633443080f,
+    -0.933199671484560730f,
+  0.359179334232336560f, -0.933268560415712050f, 0.359000375625232630f,
+    -0.933337415033246080f,
+  0.358821403818710920f, -0.933406235334631520f, 0.358642418819352100f,
+    -0.933475021317337950f,
+  0.358463420633736540f, -0.933543772978836170f, 0.358284409268445900f,
+    -0.933612490316598540f,
+  0.358105384730061760f, -0.933681173328098300f, 0.357926347025166070f,
+    -0.933749822010810580f,
+  0.357747296160342010f, -0.933818436362210960f, 0.357568232142172260f,
+    -0.933887016379776890f,
+  0.357389154977241000f, -0.933955562060986730f, 0.357210064672131900f,
+    -0.934024073403320500f,
+  0.357030961233430030f, -0.934092550404258870f, 0.356851844667720410f,
+    -0.934160993061284420f,
+  0.356672714981588260f, -0.934229401371880820f, 0.356493572181620200f,
+    -0.934297775333532530f,
+  0.356314416274402360f, -0.934366114943725900f, 0.356135247266522180f,
+    -0.934434420199948050f,
+  0.355956065164567010f, -0.934502691099687870f, 0.355776869975124640f,
+    -0.934570927640435030f,
+  0.355597661704783960f, -0.934639129819680780f, 0.355418440360133590f,
+    -0.934707297634917440f,
+  0.355239205947763370f, -0.934775431083638700f, 0.355059958474263030f,
+    -0.934843530163339430f,
+  0.354880697946222790f, -0.934911594871516090f, 0.354701424370233940f,
+    -0.934979625205665800f,
+  0.354522137752887430f, -0.935047621163287430f, 0.354342838100775600f,
+    -0.935115582741880890f,
+  0.354163525420490510f, -0.935183509938947500f, 0.353984199718624830f,
+    -0.935251402751989810f,
+  0.353804861001772160f, -0.935319261178511500f, 0.353625509276525970f,
+    -0.935387085216017770f,
+  0.353446144549480870f, -0.935454874862014620f, 0.353266766827231180f,
+    -0.935522630114009930f,
+  0.353087376116372530f, -0.935590350969512370f, 0.352907972423500360f,
+    -0.935658037426032040f,
+  0.352728555755210730f, -0.935725689481080370f, 0.352549126118100580f,
+    -0.935793307132169900f,
+  0.352369683518766630f, -0.935860890376814640f, 0.352190227963806890f,
+    -0.935928439212529660f,
+  0.352010759459819240f, -0.935995953636831300f, 0.351831278013402030f,
+    -0.936063433647237540f,
+  0.351651783631154680f, -0.936130879241266920f, 0.351472276319676260f,
+    -0.936198290416440090f,
+  0.351292756085567150f, -0.936265667170278260f, 0.351113222935427630f,
+    -0.936333009500304180f,
+  0.350933676875858360f, -0.936400317404042060f, 0.350754117913461170f,
+    -0.936467590879016880f,
+  0.350574546054837570f, -0.936534829922755500f, 0.350394961306590200f,
+    -0.936602034532785570f,
+  0.350215363675321740f, -0.936669204706636060f, 0.350035753167635300f,
+    -0.936736340441837620f,
+  0.349856129790135030f, -0.936803441735921560f, 0.349676493549424760f,
+    -0.936870508586420960f,
+  0.349496844452109600f, -0.936937540990869900f, 0.349317182504794320f,
+    -0.937004538946803690f,
+  0.349137507714085030f, -0.937071502451759190f, 0.348957820086587600f,
+    -0.937138431503274140f,
+  0.348778119628908420f, -0.937205326098887960f, 0.348598406347655040f,
+    -0.937272186236140950f,
+  0.348418680249434510f, -0.937339011912574960f, 0.348238941340855310f,
+    -0.937405803125732850f,
+  0.348059189628525780f, -0.937472559873159140f, 0.347879425119054510f,
+    -0.937539282152399230f,
+  0.347699647819051490f, -0.937605969960999990f, 0.347519857735126110f,
+    -0.937672623296509470f,
+  0.347340054873889190f, -0.937739242156476970f, 0.347160239241951330f,
+    -0.937805826538453010f,
+  0.346980410845923680f, -0.937872376439989890f, 0.346800569692418400f,
+    -0.937938891858640210f,
+  0.346620715788047320f, -0.938005372791958840f, 0.346440849139423580f,
+    -0.938071819237501160f,
+  0.346260969753160170f, -0.938138231192824360f, 0.346081077635870480f,
+    -0.938204608655486490f,
+  0.345901172794169100f, -0.938270951623047080f, 0.345721255234670120f,
+    -0.938337260093066950f,
+  0.345541324963989150f, -0.938403534063108060f, 0.345361381988741170f,
+    -0.938469773530733800f,
+  0.345181426315542610f, -0.938535978493508560f, 0.345001457951009780f,
+    -0.938602148948998290f,
+  0.344821476901759290f, -0.938668284894770170f, 0.344641483174409070f,
+    -0.938734386328392460f,
+  0.344461476775576480f, -0.938800453247434770f, 0.344281457711880230f,
+    -0.938866485649468060f,
+  0.344101425989938980f, -0.938932483532064490f, 0.343921381616371700f,
+    -0.938998446892797540f,
+  0.343741324597798600f, -0.939064375729241950f, 0.343561254940839330f,
+    -0.939130270038973650f,
+  0.343381172652115100f, -0.939196129819569900f, 0.343201077738246710f,
+    -0.939261955068609100f,
+  0.343020970205855540f, -0.939327745783671400f, 0.342840850061564060f,
+    -0.939393501962337510f,
+  0.342660717311994380f, -0.939459223602189920f, 0.342480571963769850f,
+    -0.939524910700812120f,
+  0.342300414023513690f, -0.939590563255789160f, 0.342120243497849590f,
+    -0.939656181264707070f,
+  0.341940060393402300f, -0.939721764725153340f, 0.341759864716796310f,
+    -0.939787313634716570f,
+  0.341579656474657210f, -0.939852827990986680f, 0.341399435673610360f,
+    -0.939918307791555050f,
+  0.341219202320282410f, -0.939983753034013940f, 0.341038956421299830f,
+    -0.940049163715957370f,
+  0.340858697983289440f, -0.940114539834980280f, 0.340678427012879310f,
+    -0.940179881388678810f,
+  0.340498143516697100f, -0.940245188374650880f, 0.340317847501371730f,
+    -0.940310460790495070f,
+  0.340137538973531880f, -0.940375698633811540f, 0.339957217939806880f,
+    -0.940440901902201750f,
+  0.339776884406826960f, -0.940506070593268300f, 0.339596538381222060f,
+    -0.940571204704615190f,
+  0.339416179869623410f, -0.940636304233847590f, 0.339235808878662120f,
+    -0.940701369178571940f,
+  0.339055425414969640f, -0.940766399536396070f, 0.338875029485178560f,
+    -0.940831395304928870f,
+  0.338694621095921190f, -0.940896356481780830f, 0.338514200253831000f,
+    -0.940961283064563280f,
+  0.338333766965541290f, -0.941026175050889260f, 0.338153321237685990f,
+    -0.941091032438372780f,
+  0.337972863076899830f, -0.941155855224629190f, 0.337792392489817460f,
+    -0.941220643407275180f,
+  0.337611909483074680f, -0.941285396983928660f, 0.337431414063306790f,
+    -0.941350115952208970f,
+  0.337250906237150650f, -0.941414800309736230f, 0.337070386011242730f,
+    -0.941479450054132580f,
+  0.336889853392220050f, -0.941544065183020810f, 0.336709308386720700f,
+    -0.941608645694025140f,
+  0.336528751001382350f, -0.941673191584771360f, 0.336348181242844100f,
+    -0.941737702852886160f,
+  0.336167599117744690f, -0.941802179495997650f, 0.335987004632723350f,
+    -0.941866621511735280f,
+  0.335806397794420560f, -0.941931028897729510f, 0.335625778609476230f,
+    -0.941995401651612550f,
+  0.335445147084531660f, -0.942059739771017310f, 0.335264503226227970f,
+    -0.942124043253578460f,
+  0.335083847041206580f, -0.942188312096931770f, 0.334903178536110290f,
+    -0.942252546298714020f,
+  0.334722497717581220f, -0.942316745856563780f, 0.334541804592262960f,
+    -0.942380910768120470f,
+  0.334361099166798900f, -0.942445041031024890f, 0.334180381447832740f,
+    -0.942509136642919240f,
+  0.333999651442009490f, -0.942573197601446870f, 0.333818909155973620f,
+    -0.942637223904252530f,
+  0.333638154596370920f, -0.942701215548981900f, 0.333457387769846790f,
+    -0.942765172533282510f,
+  0.333276608683047980f, -0.942829094854802710f, 0.333095817342620890f,
+    -0.942892982511192130f,
+  0.332915013755212650f, -0.942956835500102120f, 0.332734197927471160f,
+    -0.943020653819184650f,
+  0.332553369866044220f, -0.943084437466093490f, 0.332372529577580680f,
+    -0.943148186438483420f,
+  0.332191677068729320f, -0.943211900734010620f, 0.332010812346139380f,
+    -0.943275580350332540f,
+  0.331829935416461220f, -0.943339225285107720f, 0.331649046286344620f,
+    -0.943402835535996240f,
+  0.331468144962440920f, -0.943466411100659320f, 0.331287231451400990f,
+    -0.943529951976759370f,
+  0.331106305759876430f, -0.943593458161960390f, 0.330925367894519650f,
+    -0.943656929653927110f,
+  0.330744417861982890f, -0.943720366450326200f, 0.330563455668919590f,
+    -0.943783768548825060f,
+  0.330382481321982950f, -0.943847135947092690f, 0.330201494827826620f,
+    -0.943910468642799150f,
+  0.330020496193105530f, -0.943973766633615980f, 0.329839485424473940f,
+    -0.944037029917215830f,
+  0.329658462528587550f, -0.944100258491272660f, 0.329477427512101680f,
+    -0.944163452353461770f,
+  0.329296380381672800f, -0.944226611501459810f, 0.329115321143957360f,
+    -0.944289735932944410f,
+  0.328934249805612200f, -0.944352825645594750f, 0.328753166373295100f,
+    -0.944415880637091250f,
+  0.328572070853663690f, -0.944478900905115550f, 0.328390963253376630f,
+    -0.944541886447350380f,
+  0.328209843579092660f, -0.944604837261480260f, 0.328028711837470730f,
+    -0.944667753345190490f,
+  0.327847568035170960f, -0.944730634696167800f, 0.327666412178853060f,
+    -0.944793481312100280f,
+  0.327485244275178060f, -0.944856293190677210f, 0.327304064330806830f,
+    -0.944919070329589220f,
+  0.327122872352400510f, -0.944981812726528150f, 0.326941668346621530f,
+    -0.945044520379187070f,
+  0.326760452320131790f, -0.945107193285260610f, 0.326579224279594460f,
+    -0.945169831442444150f,
+  0.326397984231672660f, -0.945232434848434890f, 0.326216732183029770f,
+    -0.945295003500931100f,
+  0.326035468140330350f, -0.945357537397632290f, 0.325854192110238580f,
+    -0.945420036536239070f,
+  0.325672904099419900f, -0.945482500914453740f, 0.325491604114539260f,
+    -0.945544930529979680f,
+  0.325310292162262980f, -0.945607325380521280f, 0.325128968249257190f,
+    -0.945669685463784710f,
+  0.324947632382188430f, -0.945732010777477150f, 0.324766284567724330f,
+    -0.945794301319306860f,
+  0.324584924812532150f, -0.945856557086983910f, 0.324403553123280290f,
+    -0.945918778078219110f,
+  0.324222169506637130f, -0.945980964290724760f, 0.324040773969271450f,
+    -0.946043115722214560f,
+  0.323859366517852960f, -0.946105232370403340f, 0.323677947159051180f,
+    -0.946167314233007370f,
+  0.323496515899536760f, -0.946229361307743820f, 0.323315072745980150f,
+    -0.946291373592331510f,
+  0.323133617705052330f, -0.946353351084490590f, 0.322952150783425370f,
+    -0.946415293781942110f,
+  0.322770671987770710f, -0.946477201682408680f, 0.322589181324761390f,
+    -0.946539074783614100f,
+  0.322407678801070020f, -0.946600913083283530f, 0.322226164423369650f,
+    -0.946662716579143360f,
+  0.322044638198334620f, -0.946724485268921170f, 0.321863100132638580f,
+    -0.946786219150346000f,
+  0.321681550232956640f, -0.946847918221148000f, 0.321499988505963450f,
+    -0.946909582479058760f,
+  0.321318414958334910f, -0.946971211921810880f, 0.321136829596746780f,
+    -0.947032806547138620f,
+  0.320955232427875210f, -0.947094366352777220f, 0.320773623458397440f,
+    -0.947155891336463270f,
+  0.320592002694990330f, -0.947217381495934820f, 0.320410370144331880f,
+    -0.947278836828930880f,
+  0.320228725813100020f, -0.947340257333191940f, 0.320047069707973140f,
+    -0.947401643006459900f,
+  0.319865401835630610f, -0.947462993846477700f, 0.319683722202751370f,
+    -0.947524309850989570f,
+  0.319502030816015750f, -0.947585591017741090f, 0.319320327682103720f,
+    -0.947646837344479190f,
+  0.319138612807695900f, -0.947708048828952100f, 0.318956886199473770f,
+    -0.947769225468909180f,
+  0.318775147864118480f, -0.947830367262101010f, 0.318593397808312470f,
+    -0.947891474206279730f,
+  0.318411636038737960f, -0.947952546299198560f, 0.318229862562077580f,
+    -0.948013583538612200f,
+  0.318048077385015060f, -0.948074585922276230f, 0.317866280514233660f,
+    -0.948135553447947980f,
+  0.317684471956418020f, -0.948196486113385580f, 0.317502651718252260f,
+    -0.948257383916349060f,
+  0.317320819806421790f, -0.948318246854599090f, 0.317138976227611890f,
+    -0.948379074925898120f,
+  0.316957120988508150f, -0.948439868128009620f, 0.316775254095797380f,
+    -0.948500626458698260f,
+  0.316593375556165850f, -0.948561349915730270f, 0.316411485376301090f,
+    -0.948622038496872990f,
+  0.316229583562890490f, -0.948682692199895090f, 0.316047670122621860f,
+    -0.948743311022566480f,
+  0.315865745062184070f, -0.948803894962658380f, 0.315683808388265600f,
+    -0.948864444017943340f,
+  0.315501860107556040f, -0.948924958186195160f, 0.315319900226745050f,
+    -0.948985437465188710f,
+  0.315137928752522440f, -0.949045881852700560f, 0.314955945691579250f,
+    -0.949106291346508260f,
+  0.314773951050606070f, -0.949166665944390700f, 0.314591944836294710f,
+    -0.949227005644128210f,
+  0.314409927055336820f, -0.949287310443502010f, 0.314227897714424500f,
+    -0.949347580340295210f,
+  0.314045856820250820f, -0.949407815332291460f, 0.313863804379508500f,
+    -0.949468015417276550f,
+  0.313681740398891570f, -0.949528180593036670f, 0.313499664885093450f,
+    -0.949588310857359950f,
+  0.313317577844809070f, -0.949648406208035480f, 0.313135479284732950f,
+    -0.949708466642853800f,
+  0.312953369211560200f, -0.949768492159606680f, 0.312771247631986880f,
+    -0.949828482756087000f,
+  0.312589114552708660f, -0.949888438430089300f, 0.312406969980422500f,
+    -0.949948359179409010f,
+  0.312224813921825050f, -0.950008245001843000f, 0.312042646383613510f,
+    -0.950068095895189590f,
+  0.311860467372486130f, -0.950127911857248100f, 0.311678276895140550f,
+    -0.950187692885819280f,
+  0.311496074958275970f, -0.950247438978705230f, 0.311313861568591090f,
+    -0.950307150133709140f,
+  0.311131636732785270f, -0.950366826348635780f, 0.310949400457558760f,
+    -0.950426467621290900f,
+  0.310767152749611470f, -0.950486073949481700f, 0.310584893615644560f,
+    -0.950545645331016600f,
+  0.310402623062358880f, -0.950605181763705230f, 0.310220341096455910f,
+    -0.950664683245358910f,
+  0.310038047724638000f, -0.950724149773789610f, 0.309855742953607130f,
+    -0.950783581346811070f,
+  0.309673426790066490f, -0.950842977962238160f, 0.309491099240719050f,
+    -0.950902339617887060f,
+  0.309308760312268780f, -0.950961666311575080f, 0.309126410011419550f,
+    -0.951020958041121080f,
+  0.308944048344875710f, -0.951080214804345010f, 0.308761675319342570f,
+    -0.951139436599068190f,
+  0.308579290941525030f, -0.951198623423113230f, 0.308396895218129240f,
+    -0.951257775274304000f,
+  0.308214488155861220f, -0.951316892150465550f, 0.308032069761427330f,
+    -0.951375974049424420f,
+  0.307849640041534980f, -0.951435020969008340f, 0.307667199002891190f,
+    -0.951494032907046370f,
+  0.307484746652204160f, -0.951553009861368590f, 0.307302282996181950f,
+    -0.951611951829806730f,
+  0.307119808041533100f, -0.951670858810193860f, 0.306937321794967020f,
+    -0.951729730800363720f,
+  0.306754824263192780f, -0.951788567798152130f, 0.306572315452920800f,
+    -0.951847369801395620f,
+  0.306389795370861080f, -0.951906136807932230f, 0.306207264023724280f,
+    -0.951964868815601380f,
+  0.306024721418221900f, -0.952023565822243570f, 0.305842167561065080f,
+    -0.952082227825700620f,
+  0.305659602458966230f, -0.952140854823815830f, 0.305477026118637360f,
+    -0.952199446814433580f,
+  0.305294438546791720f, -0.952258003795399600f, 0.305111839750142220f,
+    -0.952316525764560830f,
+  0.304929229735402430f, -0.952375012719765880f, 0.304746608509286640f,
+    -0.952433464658864030f,
+  0.304563976078509050f, -0.952491881579706320f, 0.304381332449784940f,
+    -0.952550263480144930f,
+  0.304198677629829270f, -0.952608610358033240f, 0.304016011625357570f,
+    -0.952666922211226170f,
+  0.303833334443086470f, -0.952725199037579570f, 0.303650646089731910f,
+    -0.952783440834950920f,
+  0.303467946572011370f, -0.952841647601198720f, 0.303285235896641910f,
+    -0.952899819334182880f,
+  0.303102514070341060f, -0.952957956031764700f, 0.302919781099827420f,
+    -0.953016057691806530f,
+  0.302737036991819140f, -0.953074124312172200f, 0.302554281753035670f,
+    -0.953132155890726750f,
+  0.302371515390196130f, -0.953190152425336560f, 0.302188737910020040f,
+    -0.953248113913869320f,
+  0.302005949319228200f, -0.953306040354193750f, 0.301823149624540650f,
+    -0.953363931744180330f,
+  0.301640338832678880f, -0.953421788081700310f, 0.301457516950363940f,
+    -0.953479609364626610f,
+  0.301274683984318000f, -0.953537395590833280f, 0.301091839941263210f,
+    -0.953595146758195680f,
+  0.300908984827921890f, -0.953652862864590500f, 0.300726118651017620f,
+    -0.953710543907895560f,
+  0.300543241417273400f, -0.953768189885990330f, 0.300360353133413580f,
+    -0.953825800796755050f,
+  0.300177453806162120f, -0.953883376638071770f, 0.299994543442243580f,
+    -0.953940917407823500f,
+  0.299811622048383460f, -0.953998423103894490f, 0.299628689631306790f,
+    -0.954055893724170660f,
+  0.299445746197739950f, -0.954113329266538800f, 0.299262791754409010f,
+    -0.954170729728887280f,
+  0.299079826308040480f, -0.954228095109105670f, 0.298896849865361910f,
+    -0.954285425405084650f,
+  0.298713862433100390f, -0.954342720614716480f, 0.298530864017984230f,
+    -0.954399980735894490f,
+  0.298347854626741570f, -0.954457205766513490f, 0.298164834266100910f,
+    -0.954514395704469500f,
+  0.297981802942791920f, -0.954571550547659630f, 0.297798760663543550f,
+    -0.954628670293982680f,
+  0.297615707435086310f, -0.954685754941338340f, 0.297432643264150030f,
+    -0.954742804487627940f,
+  0.297249568157465890f, -0.954799818930753720f, 0.297066482121764840f,
+    -0.954856798268619580f,
+  0.296883385163778270f, -0.954913742499130520f, 0.296700277290238460f,
+    -0.954970651620192790f,
+  0.296517158507877410f, -0.955027525629714160f, 0.296334028823428240f,
+    -0.955084364525603410f,
+  0.296150888243623960f, -0.955141168305770670f, 0.295967736775197890f,
+    -0.955197936968127710f,
+  0.295784574424884370f, -0.955254670510586990f, 0.295601401199417360f,
+    -0.955311368931062720f,
+  0.295418217105532070f, -0.955368032227470240f, 0.295235022149963390f,
+    -0.955424660397726330f,
+  0.295051816339446720f, -0.955481253439748770f, 0.294868599680718380f,
+    -0.955537811351456770f,
+  0.294685372180514330f, -0.955594334130771110f, 0.294502133845571720f,
+    -0.955650821775613220f,
+  0.294318884682627570f, -0.955707274283906560f, 0.294135624698419080f,
+    -0.955763691653575440f,
+  0.293952353899684770f, -0.955820073882545420f, 0.293769072293162400f,
+    -0.955876420968743590f,
+  0.293585779885591310f, -0.955932732910098170f, 0.293402476683710060f,
+    -0.955989009704538930f,
+  0.293219162694258680f, -0.956045251349996410f, 0.293035837923976920f,
+    -0.956101457844403040f,
+  0.292852502379604810f, -0.956157629185692140f, 0.292669156067883570f,
+    -0.956213765371798470f,
+  0.292485798995553830f, -0.956269866400658140f, 0.292302431169357610f,
+    -0.956325932270208230f,
+  0.292119052596036540f, -0.956381962978387620f, 0.291935663282332780f,
+    -0.956437958523136180f,
+  0.291752263234989370f, -0.956493918902394990f, 0.291568852460749040f,
+    -0.956549844114106820f,
+  0.291385430966355720f, -0.956605734156215080f, 0.291201998758553020f,
+    -0.956661589026664980f,
+  0.291018555844085090f, -0.956717408723403050f, 0.290835102229696940f,
+    -0.956773193244376930f,
+  0.290651637922133220f, -0.956828942587535370f, 0.290468162928139870f,
+    -0.956884656750828900f,
+  0.290284677254462330f, -0.956940335732208940f, 0.290101180907847140f,
+    -0.956995979529628230f,
+  0.289917673895040860f, -0.957051588141040970f, 0.289734156222790250f,
+    -0.957107161564402790f,
+  0.289550627897843140f, -0.957162699797670100f, 0.289367088926946960f,
+    -0.957218202838801210f,
+  0.289183539316850310f, -0.957273670685755200f, 0.288999979074301530f,
+    -0.957329103336492790f,
+  0.288816408206049480f, -0.957384500788975860f, 0.288632826718843940f,
+    -0.957439863041167570f,
+  0.288449234619434170f, -0.957495190091032570f, 0.288265631914570830f,
+    -0.957550481936536470f,
+  0.288082018611004300f, -0.957605738575646240f, 0.287898394715485170f,
+    -0.957660960006330610f,
+  0.287714760234765280f, -0.957716146226558870f, 0.287531115175595930f,
+    -0.957771297234302320f,
+  0.287347459544729570f, -0.957826413027532910f, 0.287163793348918560f,
+    -0.957881493604224250f,
+  0.286980116594915570f, -0.957936538962351420f, 0.286796429289474190f,
+    -0.957991549099890370f,
+  0.286612731439347790f, -0.958046524014818600f, 0.286429023051290750f,
+    -0.958101463705114620f,
+  0.286245304132057120f, -0.958156368168758820f, 0.286061574688402100f,
+    -0.958211237403732260f,
+  0.285877834727080730f, -0.958266071408017670f, 0.285694084254848320f,
+    -0.958320870179598880f,
+  0.285510323278461380f, -0.958375633716461170f, 0.285326551804675810f,
+    -0.958430362016591040f,
+  0.285142769840248720f, -0.958485055077976100f, 0.284958977391937150f,
+    -0.958539712898605730f,
+  0.284775174466498300f, -0.958594335476470220f, 0.284591361070690550f,
+    -0.958648922809561040f,
+  0.284407537211271820f, -0.958703474895871600f, 0.284223702895001100f,
+    -0.958757991733395710f,
+  0.284039858128637360f, -0.958812473320129200f, 0.283856002918939750f,
+    -0.958866919654069010f,
+  0.283672137272668550f, -0.958921330733213060f, 0.283488261196583550f,
+    -0.958975706555561080f,
+  0.283304374697445790f, -0.959030047119113550f, 0.283120477782015990f,
+    -0.959084352421872730f,
+  0.282936570457055390f, -0.959138622461841890f, 0.282752652729326040f,
+    -0.959192857237025740f,
+  0.282568724605589740f, -0.959247056745430090f, 0.282384786092609420f,
+    -0.959301220985062210f,
+  0.282200837197147500f, -0.959355349953930790f, 0.282016877925967690f,
+    -0.959409443650045550f,
+  0.281832908285833460f, -0.959463502071417510f, 0.281648928283508680f,
+    -0.959517525216059260f,
+  0.281464937925758050f, -0.959571513081984520f, 0.281280937219346110f,
+    -0.959625465667208300f,
+  0.281096926171038320f, -0.959679382969746750f, 0.280912904787600120f,
+    -0.959733264987617680f,
+  0.280728873075797190f, -0.959787111718839900f, 0.280544831042396360f,
+    -0.959840923161433660f,
+  0.280360778694163810f, -0.959894699313420530f, 0.280176716037867040f,
+    -0.959948440172823210f,
+  0.279992643080273380f, -0.960002145737665850f, 0.279808559828150390f,
+    -0.960055816005973890f,
+  0.279624466288266700f, -0.960109450975773940f, 0.279440362467390510f,
+    -0.960163050645094000f,
+  0.279256248372291240f, -0.960216615011963430f, 0.279072124009737970f,
+    -0.960270144074412800f,
+  0.278887989386500280f, -0.960323637830473920f, 0.278703844509348600f,
+    -0.960377096278180130f,
+  0.278519689385053060f, -0.960430519415565790f, 0.278335524020384970f,
+    -0.960483907240666790f,
+  0.278151348422115090f, -0.960537259751520050f, 0.277967162597015430f,
+    -0.960590576946164120f,
+  0.277782966551857800f, -0.960643858822638470f, 0.277598760293414290f,
+    -0.960697105378984450f,
+  0.277414543828458200f, -0.960750316613243950f, 0.277230317163762120f,
+    -0.960803492523460760f,
+  0.277046080306099950f, -0.960856633107679660f, 0.276861833262245390f,
+    -0.960909738363946770f,
+  0.276677576038972420f, -0.960962808290309780f, 0.276493308643056100f,
+    -0.961015842884817230f,
+  0.276309031081271030f, -0.961068842145519350f, 0.276124743360392890f,
+    -0.961121806070467380f,
+  0.275940445487197320f, -0.961174734657714080f, 0.275756137468460120f,
+    -0.961227627905313460f,
+  0.275571819310958250f, -0.961280485811320640f, 0.275387491021468140f,
+    -0.961333308373792270f,
+  0.275203152606767370f, -0.961386095590786250f, 0.275018804073633380f,
+    -0.961438847460361570f,
+  0.274834445428843940f, -0.961491563980579000f, 0.274650076679177790f,
+    -0.961544245149499990f,
+  0.274465697831413220f, -0.961596890965187860f, 0.274281308892329710f,
+    -0.961649501425706820f,
+  0.274096909868706330f, -0.961702076529122540f, 0.273912500767323320f,
+    -0.961754616273502010f,
+  0.273728081594960650f, -0.961807120656913540f, 0.273543652358398730f,
+    -0.961859589677426570f,
+  0.273359213064418790f, -0.961912023333112100f, 0.273174763719801870f,
+    -0.961964421622042320f,
+  0.272990304331329980f, -0.962016784542290560f, 0.272805834905784920f,
+    -0.962069112091931580f,
+  0.272621355449948980f, -0.962121404269041580f, 0.272436865970605350f,
+    -0.962173661071697770f,
+  0.272252366474536660f, -0.962225882497979020f, 0.272067856968526980f,
+    -0.962278068545965090f,
+  0.271883337459359890f, -0.962330219213737400f, 0.271698807953819510f,
+    -0.962382334499378380f,
+  0.271514268458690810f, -0.962434414400971990f, 0.271329718980758420f,
+    -0.962486458916603450f,
+  0.271145159526808070f, -0.962538468044359160f, 0.270960590103625330f,
+    -0.962590441782326780f,
+  0.270776010717996010f, -0.962642380128595710f, 0.270591421376707050f,
+    -0.962694283081255930f,
+  0.270406822086544820f, -0.962746150638399410f, 0.270222212854296930f,
+    -0.962797982798119010f,
+  0.270037593686750510f, -0.962849779558509030f, 0.269852964590693910f,
+    -0.962901540917665000f,
+  0.269668325572915200f, -0.962953266873683880f, 0.269483676640202840f,
+    -0.963004957424663850f,
+  0.269299017799346230f, -0.963056612568704340f, 0.269114349057134330f,
+    -0.963108232303906190f,
+  0.268929670420357310f, -0.963159816628371360f, 0.268744981895805090f,
+    -0.963211365540203480f,
+  0.268560283490267890f, -0.963262879037507070f, 0.268375575210537010f,
+    -0.963314357118388090f,
+  0.268190857063403180f, -0.963365799780954050f, 0.268006129055658350f,
+    -0.963417207023313350f,
+  0.267821391194094320f, -0.963468578843575950f, 0.267636643485503090f,
+    -0.963519915239853140f,
+  0.267451885936677740f, -0.963571216210257210f, 0.267267118554410930f,
+    -0.963622481752902220f,
+  0.267082341345496350f, -0.963673711865903230f, 0.266897554316727510f,
+    -0.963724906547376410f,
+  0.266712757474898420f, -0.963776065795439840f, 0.266527950826803810f,
+    -0.963827189608212340f,
+  0.266343134379238180f, -0.963878277983814200f, 0.266158308138997050f,
+    -0.963929330920367140f,
+  0.265973472112875530f, -0.963980348415994110f, 0.265788626307669970f,
+    -0.964031330468819280f,
+  0.265603770730176440f, -0.964082277076968140f, 0.265418905387191260f,
+    -0.964133188238567640f,
+  0.265234030285511900f, -0.964184063951745720f, 0.265049145431935200f,
+    -0.964234904214632200f,
+  0.264864250833259320f, -0.964285709025357370f, 0.264679346496282050f,
+    -0.964336478382053720f,
+  0.264494432427801630f, -0.964387212282854290f, 0.264309508634617220f,
+    -0.964437910725893910f,
+  0.264124575123527490f, -0.964488573709308410f, 0.263939631901332410f,
+    -0.964539201231235150f,
+  0.263754678974831510f, -0.964589793289812650f, 0.263569716350824880f,
+    -0.964640349883180930f,
+  0.263384744036113390f, -0.964690871009480920f, 0.263199762037497560f,
+    -0.964741356666855340f,
+  0.263014770361779060f, -0.964791806853447900f, 0.262829769015759330f,
+    -0.964842221567403510f,
+  0.262644758006240100f, -0.964892600806868890f, 0.262459737340024090f,
+    -0.964942944569991410f,
+  0.262274707023913590f, -0.964993252854920320f, 0.262089667064712100f,
+    -0.965043525659805890f,
+  0.261904617469222560f, -0.965093762982799590f, 0.261719558244249080f,
+    -0.965143964822054450f,
+  0.261534489396595630f, -0.965194131175724720f, 0.261349410933066350f,
+    -0.965244262041965780f,
+  0.261164322860466590f, -0.965294357418934660f, 0.260979225185601020f,
+    -0.965344417304789370f,
+  0.260794117915275570f, -0.965394441697689400f, 0.260609001056295920f,
+    -0.965444430595795430f,
+  0.260423874615468010f, -0.965494383997269500f, 0.260238738599598950f,
+    -0.965544301900275070f,
+  0.260053593015495130f, -0.965594184302976830f, 0.259868437869964330f,
+    -0.965644031203540590f,
+  0.259683273169813930f, -0.965693842600133690f, 0.259498098921851660f,
+    -0.965743618490924830f,
+  0.259312915132886350f, -0.965793358874083570f, 0.259127721809726150f,
+    -0.965843063747781510f,
+  0.258942518959180580f, -0.965892733110190860f, 0.258757306588058840f,
+    -0.965942366959485540f,
+  0.258572084703170390f, -0.965991965293840570f, 0.258386853311325710f,
+    -0.966041528111432400f,
+  0.258201612419334870f, -0.966091055410438830f, 0.258016362034009070f,
+    -0.966140547189038750f,
+  0.257831102162158930f, -0.966190003445412620f, 0.257645832810596440f,
+    -0.966239424177741890f,
+  0.257460553986133210f, -0.966288809384209580f, 0.257275265695581120f,
+    -0.966338159063000130f,
+  0.257089967945753230f, -0.966387473212298790f, 0.256904660743461850f,
+    -0.966436751830292650f,
+  0.256719344095520720f, -0.966485994915169840f, 0.256534018008743200f,
+    -0.966535202465119700f,
+  0.256348682489942910f, -0.966584374478333120f, 0.256163337545934570f,
+    -0.966633510953002100f,
+  0.255977983183532380f, -0.966682611887320190f, 0.255792619409551670f,
+    -0.966731677279481840f,
+  0.255607246230807550f, -0.966780707127683270f, 0.255421863654115460f,
+    -0.966829701430121810f,
+  0.255236471686291820f, -0.966878660184995910f, 0.255051070334152530f,
+    -0.966927583390505660f,
+  0.254865659604514630f, -0.966976471044852070f, 0.254680239504194990f,
+    -0.967025323146237900f,
+  0.254494810040010790f, -0.967074139692867040f, 0.254309371218780110f,
+    -0.967122920682944360f,
+  0.254123923047320620f, -0.967171666114676640f, 0.253938465532451140f,
+    -0.967220375986271310f,
+  0.253752998680989940f, -0.967269050295937790f, 0.253567522499756610f,
+    -0.967317689041886310f,
+  0.253382036995570270f, -0.967366292222328510f, 0.253196542175250560f,
+    -0.967414859835477480f,
+  0.253011038045617980f, -0.967463391879547440f, 0.252825524613492610f,
+    -0.967511888352754150f,
+  0.252640001885695580f, -0.967560349253314360f, 0.252454469869047900f,
+    -0.967608774579446380f,
+  0.252268928570370810f, -0.967657164329369880f, 0.252083377996486560f,
+    -0.967705518501305480f,
+  0.251897818154216910f, -0.967753837093475510f, 0.251712249050384750f,
+    -0.967802120104103270f,
+  0.251526670691812780f, -0.967850367531413620f, 0.251341083085323880f,
+    -0.967898579373632660f,
+  0.251155486237742030f, -0.967946755628987800f, 0.250969880155890720f,
+    -0.967994896295707670f,
+  0.250784264846594550f, -0.968043001372022260f, 0.250598640316677830f,
+    -0.968091070856162970f,
+  0.250413006572965280f, -0.968139104746362330f, 0.250227363622282540f,
+    -0.968187103040854420f,
+  0.250041711471454650f, -0.968235065737874320f, 0.249856050127308050f,
+    -0.968282992835658660f,
+  0.249670379596668520f, -0.968330884332445300f, 0.249484699886363010f,
+    -0.968378740226473300f,
+  0.249299011003218300f, -0.968426560515983190f, 0.249113312954061360f,
+    -0.968474345199216820f,
+  0.248927605745720260f, -0.968522094274417270f, 0.248741889385022420f,
+    -0.968569807739828930f,
+  0.248556163878796620f, -0.968617485593697540f, 0.248370429233871150f,
+    -0.968665127834269950f,
+  0.248184685457074780f, -0.968712734459794780f, 0.247998932555237220f,
+    -0.968760305468521430f,
+  0.247813170535187620f, -0.968807840858700970f, 0.247627399403756330f,
+    -0.968855340628585580f,
+  0.247441619167773440f, -0.968902804776428870f, 0.247255829834069320f,
+    -0.968950233300485800f,
+  0.247070031409475370f, -0.968997626199012310f, 0.246884223900822430f,
+    -0.969044983470266240f,
+  0.246698407314942500f, -0.969092305112506100f, 0.246512581658667380f,
+    -0.969139591123992280f,
+  0.246326746938829060f, -0.969186841502985950f, 0.246140903162260640f,
+    -0.969234056247750050f,
+  0.245955050335794590f, -0.969281235356548530f, 0.245769188466264670f,
+    -0.969328378827646660f,
+  0.245583317560504000f, -0.969375486659311280f, 0.245397437625346990f,
+    -0.969422558849810320f,
+  0.245211548667627680f, -0.969469595397412950f, 0.245025650694180470f,
+    -0.969516596300390000f,
+  0.244839743711840750f, -0.969563561557013180f, 0.244653827727443320f,
+    -0.969610491165555870f,
+  0.244467902747824210f, -0.969657385124292450f, 0.244281968779819170f,
+    -0.969704243431498750f,
+  0.244096025830264210f, -0.969751066085452140f, 0.243910073905996370f,
+    -0.969797853084430890f,
+  0.243724113013852130f, -0.969844604426714830f, 0.243538143160669180f,
+    -0.969891320110585100f,
+  0.243352164353284880f, -0.969938000134323960f, 0.243166176598536930f,
+    -0.969984644496215240f,
+  0.242980179903263980f, -0.970031253194543970f, 0.242794174274304190f,
+    -0.970077826227596420f,
+  0.242608159718496890f, -0.970124363593660280f, 0.242422136242681050f,
+    -0.970170865291024360f,
+  0.242236103853696040f, -0.970217331317979160f, 0.242050062558382180f,
+    -0.970263761672816140f,
+  0.241864012363579210f, -0.970310156353828110f, 0.241677953276128090f,
+    -0.970356515359309450f,
+  0.241491885302869300f, -0.970402838687555500f, 0.241305808450644390f,
+    -0.970449126336863090f,
+  0.241119722726294730f, -0.970495378305530450f, 0.240933628136661910f,
+    -0.970541594591857070f,
+  0.240747524688588540f, -0.970587775194143630f, 0.240561412388916620f,
+    -0.970633920110692160f,
+  0.240375291244489500f, -0.970680029339806130f, 0.240189161262150040f,
+    -0.970726102879790110f,
+  0.240003022448741500f, -0.970772140728950350f, 0.239816874811108110f,
+    -0.970818142885593870f,
+  0.239630718356093560f, -0.970864109348029470f, 0.239444553090542720f,
+    -0.970910040114567050f,
+  0.239258379021300120f, -0.970955935183517970f, 0.239072196155210660f,
+    -0.971001794553194690f,
+  0.238886004499120170f, -0.971047618221911100f, 0.238699804059873950f,
+    -0.971093406187982460f,
+  0.238513594844318500f, -0.971139158449725090f, 0.238327376859299970f,
+    -0.971184875005457030f,
+  0.238141150111664870f, -0.971230555853497380f, 0.237954914608260650f,
+    -0.971276200992166490f,
+  0.237768670355934210f, -0.971321810419786160f, 0.237582417361533650f,
+    -0.971367384134679490f,
+  0.237396155631906550f, -0.971412922135170940f, 0.237209885173901620f,
+    -0.971458424419585960f,
+  0.237023605994367340f, -0.971503890986251780f, 0.236837318100152380f,
+    -0.971549321833496630f,
+  0.236651021498106460f, -0.971594716959650160f, 0.236464716195078750f,
+    -0.971640076363043390f,
+  0.236278402197919620f, -0.971685400042008540f, 0.236092079513479050f,
+    -0.971730687994879160f,
+  0.235905748148607370f, -0.971775940219990140f, 0.235719408110155930f,
+    -0.971821156715677700f,
+  0.235533059404975460f, -0.971866337480279400f, 0.235346702039917920f,
+    -0.971911482512134000f,
+  0.235160336021834860f, -0.971956591809581600f, 0.234973961357578310f,
+    -0.972001665370963890f,
+  0.234787578054001080f, -0.972046703194623380f, 0.234601186117955550f,
+    -0.972091705278904430f,
+  0.234414785556295250f, -0.972136671622152120f, 0.234228376375873380f,
+    -0.972181602222713440f,
+  0.234041958583543460f, -0.972226497078936270f, 0.233855532186159950f,
+    -0.972271356189170040f,
+  0.233669097190576820f, -0.972316179551765300f, 0.233482653603649170f,
+    -0.972360967165074140f,
+  0.233296201432231560f, -0.972405719027449770f, 0.233109740683179740f,
+    -0.972450435137246830f,
+  0.232923271363349120f, -0.972495115492821190f, 0.232736793479595420f,
+    -0.972539760092530180f,
+  0.232550307038775330f, -0.972584368934732210f, 0.232363812047745010f,
+    -0.972628942017787270f,
+  0.232177308513361770f, -0.972673479340056430f, 0.231990796442482580f,
+    -0.972717980899902250f,
+  0.231804275841964780f, -0.972762446695688570f, 0.231617746718666580f,
+    -0.972806876725780370f,
+  0.231431209079445730f, -0.972851270988544180f, 0.231244662931161110f,
+    -0.972895629482347760f,
+  0.231058108280671280f, -0.972939952205560070f, 0.230871545134835070f,
+    -0.972984239156551740f,
+  0.230684973500512310f, -0.973028490333694100f, 0.230498393384562320f,
+    -0.973072705735360530f,
+  0.230311804793845530f, -0.973116885359925130f, 0.230125207735222020f,
+    -0.973161029205763530f,
+  0.229938602215552260f, -0.973205137271252800f, 0.229751988241697600f,
+    -0.973249209554771120f,
+  0.229565365820518870f, -0.973293246054698250f, 0.229378734958878120f,
+    -0.973337246769414800f,
+  0.229192095663636740f, -0.973381211697303290f, 0.229005447941657390f,
+    -0.973425140836747030f,
+  0.228818791799802360f, -0.973469034186130950f, 0.228632127244934230f,
+    -0.973512891743841370f,
+  0.228445454283916550f, -0.973556713508265560f, 0.228258772923612350f,
+    -0.973600499477792370f,
+  0.228072083170885790f, -0.973644249650811870f, 0.227885385032600700f,
+    -0.973687964025715670f,
+  0.227698678515621170f, -0.973731642600896400f, 0.227511963626812390f,
+    -0.973775285374748000f,
+  0.227325240373038830f, -0.973818892345666100f, 0.227138508761166260f,
+    -0.973862463512047300f,
+  0.226951768798059980f, -0.973905998872289460f, 0.226765020490585720f,
+    -0.973949498424792170f,
+  0.226578263845610110f, -0.973992962167955830f, 0.226391498869999210f,
+    -0.974036390100182610f,
+  0.226204725570620270f, -0.974079782219875680f, 0.226017943954340190f,
+    -0.974123138525439520f,
+  0.225831154028026200f, -0.974166459015280320f, 0.225644355798546440f,
+    -0.974209743687805110f,
+  0.225457549272768540f, -0.974252992541422500f, 0.225270734457561240f,
+    -0.974296205574542330f,
+  0.225083911359792780f, -0.974339382785575860f, 0.224897079986332540f,
+    -0.974382524172935470f,
+  0.224710240344049570f, -0.974425629735034990f, 0.224523392439813170f,
+    -0.974468699470289580f,
+  0.224336536280493690f, -0.974511733377115720f, 0.224149671872960840f,
+    -0.974554731453931230f,
+  0.223962799224085520f, -0.974597693699155050f, 0.223775918340738290f,
+    -0.974640620111207560f,
+  0.223589029229790020f, -0.974683510688510670f, 0.223402131898112480f,
+    -0.974726365429487320f,
+  0.223215226352576960f, -0.974769184332561770f, 0.223028312600055870f,
+    -0.974811967396159830f,
+  0.222841390647421280f, -0.974854714618708430f, 0.222654460501545550f,
+    -0.974897425998635820f,
+  0.222467522169301990f, -0.974940101534371720f, 0.222280575657563370f,
+    -0.974982741224347140f,
+  0.222093620973203590f, -0.975025345066994120f, 0.221906658123096260f,
+    -0.975067913060746360f,
+  0.221719687114115240f, -0.975110445204038890f, 0.221532707953135340f,
+    -0.975152941495307620f,
+  0.221345720647030810f, -0.975195401932990370f, 0.221158725202677100f,
+    -0.975237826515525820f,
+  0.220971721626949060f, -0.975280215241354220f, 0.220784709926722670f,
+    -0.975322568108916930f,
+  0.220597690108873650f, -0.975364885116656870f, 0.220410662180277940f,
+    -0.975407166263018270f,
+  0.220223626147812460f, -0.975449411546446380f, 0.220036582018353550f,
+    -0.975491620965388110f,
+  0.219849529798778750f, -0.975533794518291360f, 0.219662469495965180f,
+    -0.975575932203605610f,
+  0.219475401116790340f, -0.975618034019781750f, 0.219288324668132580f,
+    -0.975660099965271590f,
+  0.219101240156869770f, -0.975702130038528570f, 0.218914147589880900f,
+    -0.975744124238007270f,
+  0.218727046974044600f, -0.975786082562163930f, 0.218539938316239830f,
+    -0.975828005009455550f,
+  0.218352821623346430f, -0.975869891578341030f, 0.218165696902243770f,
+    -0.975911742267280170f,
+  0.217978564159812290f, -0.975953557074734300f, 0.217791423402932120f,
+    -0.975995335999165880f,
+  0.217604274638483670f, -0.976037079039039020f, 0.217417117873348300f,
+    -0.976078786192818850f,
+  0.217229953114406790f, -0.976120457458971910f, 0.217042780368541080f,
+    -0.976162092835966110f,
+  0.216855599642632570f, -0.976203692322270560f, 0.216668410943563790f,
+    -0.976245255916355800f,
+  0.216481214278216900f, -0.976286783616693630f, 0.216294009653474370f,
+    -0.976328275421757260f,
+  0.216106797076219600f, -0.976369731330021140f, 0.215919576553335460f,
+    -0.976411151339961040f,
+  0.215732348091705940f, -0.976452535450054060f, 0.215545111698214660f,
+    -0.976493883658778540f,
+  0.215357867379745550f, -0.976535195964614470f, 0.215170615143183500f,
+    -0.976576472366042610f,
+  0.214983354995412820f, -0.976617712861545640f, 0.214796086943318920f,
+    -0.976658917449606980f,
+  0.214608810993786920f, -0.976700086128711840f, 0.214421527153702190f,
+    -0.976741218897346550f,
+  0.214234235429951100f, -0.976782315753998650f, 0.214046935829419330f,
+    -0.976823376697157240f,
+  0.213859628358993830f, -0.976864401725312640f, 0.213672313025561140f,
+    -0.976905390836956490f,
+  0.213484989836008080f, -0.976946344030581560f, 0.213297658797222430f,
+    -0.976987261304682390f,
+  0.213110319916091360f, -0.977028142657754390f, 0.212922973199503260f,
+    -0.977068988088294450f,
+  0.212735618654345870f, -0.977109797594800880f, 0.212548256287508120f,
+    -0.977150571175773200f,
+  0.212360886105878580f, -0.977191308829712280f, 0.212173508116346080f,
+    -0.977232010555120320f,
+  0.211986122325800410f, -0.977272676350500860f, 0.211798728741130820f,
+    -0.977313306214358750f,
+  0.211611327369227610f, -0.977353900145199960f, 0.211423918216980810f,
+    -0.977394458141532250f,
+  0.211236501291280710f, -0.977434980201864260f, 0.211049076599018500f,
+    -0.977475466324706050f,
+  0.210861644147084830f, -0.977515916508569280f, 0.210674203942371490f,
+    -0.977556330751966460f,
+  0.210486755991769890f, -0.977596709053411780f, 0.210299300302171750f,
+    -0.977637051411420770f,
+  0.210111836880469720f, -0.977677357824509930f, 0.209924365733555860f,
+    -0.977717628291197570f,
+  0.209736886868323370f, -0.977757862810002760f, 0.209549400291665110f,
+    -0.977798061379446360f,
+  0.209361906010474190f, -0.977838223998050430f, 0.209174404031644700f,
+    -0.977878350664338150f,
+  0.208986894362070070f, -0.977918441376834370f, 0.208799377008644980f,
+    -0.977958496134064830f,
+  0.208611851978263460f, -0.977998514934557140f, 0.208424319277820650f,
+    -0.978038497776839600f,
+  0.208236778914211470f, -0.978078444659442380f, 0.208049230894330940f,
+    -0.978118355580896660f,
+  0.207861675225075150f, -0.978158230539735050f, 0.207674111913339540f,
+    -0.978198069534491400f,
+  0.207486540966020700f, -0.978237872563701090f, 0.207298962390014880f,
+    -0.978277639625900420f,
+  0.207111376192218560f, -0.978317370719627650f, 0.206923782379529210f,
+    -0.978357065843421640f,
+  0.206736180958843660f, -0.978396724995823090f, 0.206548571937059940f,
+    -0.978436348175373730f,
+  0.206360955321075680f, -0.978475935380616830f, 0.206173331117788770f,
+    -0.978515486610096910f,
+  0.205985699334098050f, -0.978555001862359550f, 0.205798059976901760f,
+    -0.978594481135952270f,
+  0.205610413053099320f, -0.978633924429423100f, 0.205422758569589780f,
+    -0.978673331741322210f,
+  0.205235096533272380f, -0.978712703070200420f, 0.205047426951047380f,
+    -0.978752038414610340f,
+  0.204859749829814420f, -0.978791337773105670f, 0.204672065176474290f,
+    -0.978830601144241470f,
+  0.204484372997927180f, -0.978869828526574120f, 0.204296673301074430f,
+    -0.978909019918661310f,
+  0.204108966092817010f, -0.978948175319062200f, 0.203921251380056150f,
+    -0.978987294726337050f,
+  0.203733529169694010f, -0.979026378139047580f, 0.203545799468632190f,
+    -0.979065425555756930f,
+  0.203358062283773370f, -0.979104436975029250f, 0.203170317622019920f,
+    -0.979143412395430230f,
+  0.202982565490274460f, -0.979182351815526930f, 0.202794805895440550f,
+    -0.979221255233887700f,
+  0.202607038844421110f, -0.979260122649082020f, 0.202419264344120220f,
+    -0.979298954059681040f,
+  0.202231482401441620f, -0.979337749464256780f, 0.202043693023289280f,
+    -0.979376508861383170f,
+  0.201855896216568160f, -0.979415232249634780f, 0.201668091988182500f,
+    -0.979453919627588210f,
+  0.201480280345037820f, -0.979492570993820700f, 0.201292461294039190f,
+    -0.979531186346911390f,
+  0.201104634842091960f, -0.979569765685440520f, 0.200916800996102370f,
+    -0.979608309007989450f,
+  0.200728959762976140f, -0.979646816313141210f, 0.200541111149620090f,
+    -0.979685287599479930f,
+  0.200353255162940420f, -0.979723722865591170f, 0.200165391809844500f,
+    -0.979762122110061640f,
+  0.199977521097239290f, -0.979800485331479680f, 0.199789643032032120f,
+    -0.979838812528434740f,
+  0.199601757621131050f, -0.979877103699517640f, 0.199413864871443750f,
+    -0.979915358843320480f,
+  0.199225964789878890f, -0.979953577958436740f, 0.199038057383344820f,
+    -0.979991761043461200f,
+  0.198850142658750120f, -0.980029908096989980f, 0.198662220623004320f,
+    -0.980068019117620650f,
+  0.198474291283016360f, -0.980106094103951770f, 0.198286354645696270f,
+    -0.980144133054583590f,
+  0.198098410717953730f, -0.980182135968117320f, 0.197910459506698720f,
+    -0.980220102843155970f,
+  0.197722501018842030f, -0.980258033678303550f, 0.197534535261294000f,
+    -0.980295928472165290f,
+  0.197346562240966000f, -0.980333787223347960f, 0.197158581964769040f,
+    -0.980371609930459690f,
+  0.196970594439614370f, -0.980409396592109910f, 0.196782599672414240f,
+    -0.980447147206909060f,
+  0.196594597670080220f, -0.980484861773469380f, 0.196406588439525050f,
+    -0.980522540290404090f,
+  0.196218571987660850f, -0.980560182756327950f, 0.196030548321400880f,
+    -0.980597789169856850f,
+  0.195842517447657990f, -0.980635359529608120f, 0.195654479373345370f,
+    -0.980672893834200530f,
+  0.195466434105377090f, -0.980710392082253970f, 0.195278381650666520f,
+    -0.980747854272389750f,
+  0.195090322016128330f, -0.980785280403230430f, 0.194902255208676660f,
+    -0.980822670473399990f,
+  0.194714181235225990f, -0.980860024481523870f, 0.194526100102691720f,
+    -0.980897342426228390f,
+  0.194338011817988600f, -0.980934624306141640f, 0.194149916388032530f,
+    -0.980971870119892840f,
+  0.193961813819739010f, -0.981009079866112630f, 0.193773704120023840f,
+    -0.981046253543432780f,
+  0.193585587295803750f, -0.981083391150486590f, 0.193397463353994740f,
+    -0.981120492685908730f,
+  0.193209332301514080f, -0.981157558148334830f, 0.193021194145278320f,
+    -0.981194587536402320f,
+  0.192833048892205290f, -0.981231580848749730f, 0.192644896549212240f,
+    -0.981268538084016710f,
+  0.192456737123216840f, -0.981305459240844670f, 0.192268570621137590f,
+    -0.981342344317875930f,
+  0.192080397049892380f, -0.981379193313754560f, 0.191892216416400310f,
+    -0.981416006227125550f,
+  0.191704028727579940f, -0.981452783056635520f, 0.191515833990350240f,
+    -0.981489523800932130f,
+  0.191327632211630990f, -0.981526228458664660f, 0.191139423398341420f,
+    -0.981562897028483650f,
+  0.190951207557401860f, -0.981599529509040720f, 0.190762984695732250f,
+    -0.981636125898989080f,
+  0.190574754820252800f, -0.981672686196983110f, 0.190386517937884580f,
+    -0.981709210401678800f,
+  0.190198274055548120f, -0.981745698511732990f, 0.190010023180165050f,
+    -0.981782150525804310f,
+  0.189821765318656580f, -0.981818566442552500f, 0.189633500477944220f,
+    -0.981854946260638630f,
+  0.189445228664950340f, -0.981891289978724990f, 0.189256949886596720f,
+    -0.981927597595475540f,
+  0.189068664149806280f, -0.981963869109555240f, 0.188880371461501330f,
+    -0.982000104519630490f,
+  0.188692071828605260f, -0.982036303824369020f, 0.188503765258041080f,
+    -0.982072467022439890f,
+  0.188315451756732120f, -0.982108594112513610f, 0.188127131331602530f,
+    -0.982144685093261580f,
+  0.187938803989575850f, -0.982180739963357200f, 0.187750469737576840f,
+    -0.982216758721474510f,
+  0.187562128582529740f, -0.982252741366289370f, 0.187373780531359110f,
+    -0.982288687896478830f,
+  0.187185425590990440f, -0.982324598310721160f, 0.186997063768348510f,
+    -0.982360472607696210f,
+  0.186808695070359330f, -0.982396310786084690f, 0.186620319503948420f,
+    -0.982432112844569110f,
+  0.186431937076041640f, -0.982467878781833170f, 0.186243547793565670f,
+    -0.982503608596561720f,
+  0.186055151663446630f, -0.982539302287441240f, 0.185866748692611720f,
+    -0.982574959853159240f,
+  0.185678338887987790f, -0.982610581292404750f, 0.185489922256501900f,
+    -0.982646166603868050f,
+  0.185301498805082040f, -0.982681715786240860f, 0.185113068540655510f,
+    -0.982717228838215990f,
+  0.184924631470150870f, -0.982752705758487830f, 0.184736187600495930f,
+    -0.982788146545751970f,
+  0.184547736938619640f, -0.982823551198705240f, 0.184359279491450640f,
+    -0.982858919716046110f,
+  0.184170815265917720f, -0.982894252096474070f, 0.183982344268950600f,
+    -0.982929548338690060f,
+  0.183793866507478390f, -0.982964808441396440f, 0.183605381988431350f,
+    -0.983000032403296590f,
+  0.183416890718739230f, -0.983035220223095640f, 0.183228392705332140f,
+    -0.983070371899499640f,
+  0.183039887955141060f, -0.983105487431216290f, 0.182851376475096310f,
+    -0.983140566816954500f,
+  0.182662858272129360f, -0.983175610055424420f, 0.182474333353171260f,
+    -0.983210617145337640f,
+  0.182285801725153320f, -0.983245588085407070f, 0.182097263395007760f,
+    -0.983280522874346970f,
+  0.181908718369666160f, -0.983315421510872810f, 0.181720166656061170f,
+    -0.983350283993701500f,
+  0.181531608261125130f, -0.983385110321551180f, 0.181343043191790590f,
+    -0.983419900493141540f,
+  0.181154471454990920f, -0.983454654507193270f, 0.180965893057658980f,
+    -0.983489372362428730f,
+  0.180777308006728670f, -0.983524054057571260f, 0.180588716309133280f,
+    -0.983558699591345900f,
+  0.180400117971807270f, -0.983593308962478650f, 0.180211513001684590f,
+    -0.983627882169697210f,
+  0.180022901405699510f, -0.983662419211730250f, 0.179834283190787180f,
+    -0.983696920087308020f,
+  0.179645658363882100f, -0.983731384795162090f, 0.179457026931919950f,
+    -0.983765813334025240f,
+  0.179268388901835880f, -0.983800205702631490f, 0.179079744280565390f,
+    -0.983834561899716630f,
+  0.178891093075044830f, -0.983868881924017220f, 0.178702435292209940f,
+    -0.983903165774271500f,
+  0.178513770938997590f, -0.983937413449218920f, 0.178325100022344140f,
+    -0.983971624947600270f,
+  0.178136422549186320f, -0.984005800268157870f, 0.177947738526461670f,
+    -0.984039939409634970f,
+  0.177759047961107140f, -0.984074042370776450f, 0.177570350860060790f,
+    -0.984108109150328540f,
+  0.177381647230260200f, -0.984142139747038570f, 0.177192937078643310f,
+    -0.984176134159655320f,
+  0.177004220412148860f, -0.984210092386929030f, 0.176815497237715000f,
+    -0.984244014427611110f,
+  0.176626767562280960f, -0.984277900280454370f, 0.176438031392785350f,
+    -0.984311749944212780f,
+  0.176249288736167940f, -0.984345563417641900f, 0.176060539599367960f,
+    -0.984379340699498510f,
+  0.175871783989325040f, -0.984413081788540700f, 0.175683021912979580f,
+    -0.984446786683527920f,
+  0.175494253377271400f, -0.984480455383220930f, 0.175305478389141370f,
+    -0.984514087886381840f,
+  0.175116696955530060f, -0.984547684191773960f, 0.174927909083378160f,
+    -0.984581244298162180f,
+  0.174739114779627310f, -0.984614768204312600f, 0.174550314051218490f,
+    -0.984648255908992630f,
+  0.174361506905093830f, -0.984681707410970940f, 0.174172693348194960f,
+    -0.984715122709017620f,
+  0.173983873387463850f, -0.984748501801904210f, 0.173795047029843270f,
+    -0.984781844688403350f,
+  0.173606214282275410f, -0.984815151367289140f, 0.173417375151703520f,
+    -0.984848421837337010f,
+  0.173228529645070490f, -0.984881656097323700f, 0.173039677769319390f,
+    -0.984914854146027200f,
+  0.172850819531394200f, -0.984948015982227030f, 0.172661954938238270f,
+    -0.984981141604703960f,
+  0.172473083996796030f, -0.985014231012239840f, 0.172284206714011350f,
+    -0.985047284203618200f,
+  0.172095323096829040f, -0.985080301177623800f, 0.171906433152193700f,
+    -0.985113281933042590f,
+  0.171717536887049970f, -0.985146226468662230f, 0.171528634308343500f,
+    -0.985179134783271020f,
+  0.171339725423019260f, -0.985212006875659460f, 0.171150810238023340f,
+    -0.985244842744618540f,
+  0.170961888760301360f, -0.985277642388941220f, 0.170772960996799230f,
+    -0.985310405807421570f,
+  0.170584026954463700f, -0.985343132998854790f, 0.170395086640240920f,
+    -0.985375823962037710f,
+  0.170206140061078120f, -0.985408478695768420f, 0.170017187223922090f,
+    -0.985441097198846210f,
+  0.169828228135719880f, -0.985473679470071810f, 0.169639262803419400f,
+    -0.985506225508247290f,
+  0.169450291233967930f, -0.985538735312176060f, 0.169261313434313890f,
+    -0.985571208880662740f,
+  0.169072329411405180f, -0.985603646212513400f, 0.168883339172190010f,
+    -0.985636047306535420f,
+  0.168694342723617440f, -0.985668412161537550f, 0.168505340072635900f,
+    -0.985700740776329850f,
+  0.168316331226194910f, -0.985733033149723490f, 0.168127316191243350f,
+    -0.985765289280531310f,
+  0.167938294974731230f, -0.985797509167567370f, 0.167749267583608030f,
+    -0.985829692809647050f,
+  0.167560234024823590f, -0.985861840205586980f, 0.167371194305328540f,
+    -0.985893951354205210f,
+  0.167182148432072880f, -0.985926026254321130f, 0.166993096412007770f,
+    -0.985958064904755460f,
+  0.166804038252083870f, -0.985990067304330030f, 0.166614973959252090f,
+    -0.986022033451868560f,
+  0.166425903540464220f, -0.986053963346195440f, 0.166236827002671390f,
+    -0.986085856986136820f,
+  0.166047744352825850f, -0.986117714370520090f, 0.165858655597879430f,
+    -0.986149535498173860f,
+  0.165669560744784140f, -0.986181320367928270f, 0.165480459800492890f,
+    -0.986213068978614490f,
+  0.165291352771957970f, -0.986244781329065460f, 0.165102239666132720f,
+    -0.986276457418114980f,
+  0.164913120489970090f, -0.986308097244598670f, 0.164723995250423190f,
+    -0.986339700807353000f,
+  0.164534863954446110f, -0.986371268105216030f, 0.164345726608992190f,
+    -0.986402799137027220f,
+  0.164156583221015890f, -0.986434293901627070f, 0.163967433797471110f,
+    -0.986465752397857940f,
+  0.163778278345312690f, -0.986497174624562880f, 0.163589116871495160f,
+    -0.986528560580586690f,
+  0.163399949382973230f, -0.986559910264775410f, 0.163210775886702460f,
+    -0.986591223675976400f,
+  0.163021596389637810f, -0.986622500813038480f, 0.162832410898735260f,
+    -0.986653741674811350f,
+  0.162643219420950450f, -0.986684946260146690f, 0.162454021963239190f,
+    -0.986716114567897100f,
+  0.162264818532558110f, -0.986747246596916480f, 0.162075609135863330f,
+    -0.986778342346060430f,
+  0.161886393780111910f, -0.986809401814185420f, 0.161697172472260540f,
+    -0.986840425000149680f,
+  0.161507945219266150f, -0.986871411902812470f, 0.161318712028086540f,
+    -0.986902362521034470f,
+  0.161129472905678780f, -0.986933276853677710f, 0.160940227859001140f,
+    -0.986964154899605650f,
+  0.160750976895011390f, -0.986994996657682870f, 0.160561720020667510f,
+    -0.987025802126775600f,
+  0.160372457242928400f, -0.987056571305750970f, 0.160183188568752240f,
+    -0.987087304193477900f,
+  0.159993914005098350f, -0.987118000788826280f, 0.159804633558925380f,
+    -0.987148661090667570f,
+  0.159615347237193090f, -0.987179285097874340f, 0.159426055046860750f,
+    -0.987209872809320820f,
+  0.159236756994887850f, -0.987240424223882250f, 0.159047453088234840f,
+    -0.987270939340435420f,
+  0.158858143333861390f, -0.987301418157858430f, 0.158668827738728370f,
+    -0.987331860675030430f,
+  0.158479506309796100f, -0.987362266890832400f, 0.158290179054025180f,
+    -0.987392636804146240f,
+  0.158100845978377090f, -0.987422970413855410f, 0.157911507089812640f,
+    -0.987453267718844560f,
+  0.157722162395293690f, -0.987483528717999710f, 0.157532811901781670f,
+    -0.987513753410208420f,
+  0.157343455616238280f, -0.987543941794359230f, 0.157154093545626010f,
+    -0.987574093869342360f,
+  0.156964725696906750f, -0.987604209634049160f, 0.156775352077043430f,
+    -0.987634289087372160f,
+  0.156585972692998590f, -0.987664332228205710f, 0.156396587551734940f,
+    -0.987694339055445130f,
+  0.156207196660216040f, -0.987724309567986960f, 0.156017800025404830f,
+    -0.987754243764729530f,
+  0.155828397654265320f, -0.987784141644572180f, 0.155638989553760850f,
+    -0.987814003206415550f,
+  0.155449575730855880f, -0.987843828449161740f, 0.155260156192514380f,
+    -0.987873617371714200f,
+  0.155070730945700510f, -0.987903369972977790f, 0.154881299997379400f,
+    -0.987933086251858380f,
+  0.154691863354515400f, -0.987962766207263420f, 0.154502421024073990f,
+    -0.987992409838101880f,
+  0.154312973013020240f, -0.988022017143283530f, 0.154123519328319360f,
+    -0.988051588121720110f,
+  0.153934059976937460f, -0.988081122772324070f, 0.153744594965840000f,
+    -0.988110621094009820f,
+  0.153555124301993500f, -0.988140083085692570f, 0.153365647992364020f,
+    -0.988169508746289060f,
+  0.153176166043917870f, -0.988198898074717610f, 0.152986678463622160f,
+    -0.988228251069897420f,
+  0.152797185258443410f, -0.988257567730749460f, 0.152607686435349140f,
+    -0.988286848056195710f,
+  0.152418182001306500f, -0.988316092045159690f, 0.152228671963282770f,
+    -0.988345299696566150f,
+  0.152039156328246160f, -0.988374471009341280f, 0.151849635103164180f,
+    -0.988403605982412390f,
+  0.151660108295005400f, -0.988432704614708340f, 0.151470575910737760f,
+    -0.988461766905159300f,
+  0.151281037957330250f, -0.988490792852696590f, 0.151091494441751430f,
+    -0.988519782456253270f,
+  0.150901945370970040f, -0.988548735714763200f, 0.150712390751955720f,
+    -0.988577652627162020f,
+  0.150522830591677370f, -0.988606533192386450f, 0.150333264897105050f,
+    -0.988635377409374790f,
+  0.150143693675208330f, -0.988664185277066230f, 0.149954116932956990f,
+    -0.988692956794401940f,
+  0.149764534677321620f, -0.988721691960323780f, 0.149574946915272210f,
+    -0.988750390773775360f,
+  0.149385353653779810f, -0.988779053233701520f, 0.149195754899814960f,
+    -0.988807679339048340f,
+  0.149006150660348470f, -0.988836269088763540f, 0.148816540942352030f,
+    -0.988864822481795640f,
+  0.148626925752796540f, -0.988893339517095130f, 0.148437305098654050f,
+    -0.988921820193613190f,
+  0.148247678986896200f, -0.988950264510302990f, 0.148058047424494740f,
+    -0.988978672466118480f,
+  0.147868410418422360f, -0.989007044060015270f, 0.147678767975650970f,
+    -0.989035379290950310f,
+  0.147489120103153680f, -0.989063678157881540f, 0.147299466807902820f,
+    -0.989091940659768800f,
+  0.147109808096871850f, -0.989120166795572690f, 0.146920143977033760f,
+    -0.989148356564255590f,
+  0.146730474455361750f, -0.989176509964781010f, 0.146540799538829870f,
+    -0.989204626996113780f,
+  0.146351119234411440f, -0.989232707657220050f, 0.146161433549080950f,
+    -0.989260751947067640f,
+  0.145971742489812370f, -0.989288759864625170f, 0.145782046063579860f,
+    -0.989316731408863000f,
+  0.145592344277358450f, -0.989344666578752640f, 0.145402637138122540f,
+    -0.989372565373267010f,
+  0.145212924652847520f, -0.989400427791380380f, 0.145023206828508360f,
+    -0.989428253832068230f,
+  0.144833483672080240f, -0.989456043494307710f, 0.144643755190539150f,
+    -0.989483796777076760f,
+  0.144454021390860440f, -0.989511513679355190f, 0.144264282280020530f,
+    -0.989539194200123930f,
+  0.144074537864995330f, -0.989566838338365120f, 0.143884788152761010f,
+    -0.989594446093062460f,
+  0.143695033150294580f, -0.989622017463200780f, 0.143505272864572290f,
+    -0.989649552447766530f,
+  0.143315507302571590f, -0.989677051045747210f, 0.143125736471269140f,
+    -0.989704513256131850f,
+  0.142935960377642700f, -0.989731939077910570f, 0.142746179028669620f,
+    -0.989759328510075200f,
+  0.142556392431327340f, -0.989786681551618640f, 0.142366600592594260f,
+    -0.989813998201535260f,
+  0.142176803519448000f, -0.989841278458820530f, 0.141987001218867340f,
+    -0.989868522322471580f,
+  0.141797193697830530f, -0.989895729791486660f, 0.141607380963316020f,
+    -0.989922900864865450f,
+  0.141417563022303130f, -0.989950035541608990f, 0.141227739881770480f,
+    -0.989977133820719610f,
+  0.141037911548697770f, -0.990004195701200910f, 0.140848078030064220f,
+    -0.990031221182058000f,
+  0.140658239332849240f, -0.990058210262297120f, 0.140468395464033110f,
+    -0.990085162940925970f,
+  0.140278546430595420f, -0.990112079216953770f, 0.140088692239516780f,
+    -0.990138959089390650f,
+  0.139898832897777380f, -0.990165802557248400f, 0.139708968412357580f,
+    -0.990192609619540030f,
+  0.139519098790238600f, -0.990219380275280000f, 0.139329224038400980f,
+    -0.990246114523483990f,
+  0.139139344163826280f, -0.990272812363169110f, 0.138949459173495440f,
+    -0.990299473793353590f,
+  0.138759569074390380f, -0.990326098813057330f, 0.138569673873492640f,
+    -0.990352687421301340f,
+  0.138379773577783890f, -0.990379239617108160f, 0.138189868194246640f,
+    -0.990405755399501260f,
+  0.137999957729862760f, -0.990432234767505970f, 0.137810042191615130f,
+    -0.990458677720148620f,
+  0.137620121586486180f, -0.990485084256456980f, 0.137430195921458550f,
+    -0.990511454375460290f,
+  0.137240265203515700f, -0.990537788076188750f, 0.137050329439640380f,
+    -0.990564085357674370f,
+  0.136860388636816430f, -0.990590346218950150f, 0.136670442802027230f,
+    -0.990616570659050620f,
+  0.136480491942256310f, -0.990642758677011570f, 0.136290536064488070f,
+    -0.990668910271869980f,
+  0.136100575175706200f, -0.990695025442664630f, 0.135910609282895440f,
+    -0.990721104188435180f,
+  0.135720638393040080f, -0.990747146508222710f, 0.135530662513124620f,
+    -0.990773152401069780f,
+  0.135340681650134330f, -0.990799121866020370f, 0.135150695811053850f,
+    -0.990825054902119470f,
+  0.134960705002868830f, -0.990850951508413620f, 0.134770709232564290f,
+    -0.990876811683950810f,
+  0.134580708507126220f, -0.990902635427780010f, 0.134390702833540240f,
+    -0.990928422738951990f,
+  0.134200692218792020f, -0.990954173616518500f, 0.134010676669868210f,
+    -0.990979888059532740f,
+  0.133820656193754690f, -0.991005566067049370f, 0.133630630797438390f,
+    -0.991031207638124130f,
+  0.133440600487905820f, -0.991056812771814340f, 0.133250565272143570f,
+    -0.991082381467178640f,
+  0.133060525157139180f, -0.991107913723276780f, 0.132870480149879400f,
+    -0.991133409539170170f,
+  0.132680430257352130f, -0.991158868913921350f, 0.132490375486544710f,
+    -0.991184291846594180f,
+  0.132300315844444680f, -0.991209678336254060f, 0.132110251338040470f,
+    -0.991235028381967420f,
+  0.131920181974319760f, -0.991260341982802440f, 0.131730107760271280f,
+    -0.991285619137828200f,
+  0.131540028702883280f, -0.991310859846115440f, 0.131349944809144220f,
+    -0.991336064106736140f,
+  0.131159856086043410f, -0.991361231918763460f, 0.130969762540569380f,
+    -0.991386363281272280f,
+  0.130779664179711790f, -0.991411458193338540f, 0.130589561010459600f,
+    -0.991436516654039420f,
+  0.130399453039802740f, -0.991461538662453790f, 0.130209340274730770f,
+    -0.991486524217661480f,
+  0.130019222722233350f, -0.991511473318743900f, 0.129829100389301010f,
+    -0.991536385964783880f,
+  0.129638973282923540f, -0.991561262154865290f, 0.129448841410091830f,
+    -0.991586101888073500f,
+  0.129258704777796270f, -0.991610905163495370f, 0.129068563393027410f,
+    -0.991635671980218740f,
+  0.128878417262776660f, -0.991660402337333210f, 0.128688266394034690f,
+    -0.991685096233929530f,
+  0.128498110793793220f, -0.991709753669099530f, 0.128307950469043590f,
+    -0.991734374641936810f,
+  0.128117785426777150f, -0.991758959151536110f, 0.127927615673986190f,
+    -0.991783507196993490f,
+  0.127737441217662280f, -0.991808018777406430f, 0.127547262064798050f,
+    -0.991832493891873780f,
+  0.127357078222385570f, -0.991856932539495360f, 0.127166889697417180f,
+    -0.991881334719373010f,
+  0.126976696496885980f, -0.991905700430609330f, 0.126786498627784430f,
+    -0.991930029672308480f,
+  0.126596296097105960f, -0.991954322443575950f, 0.126406088911843320f,
+    -0.991978578743518580f,
+  0.126215877078990400f, -0.992002798571244520f, 0.126025660605540460f,
+    -0.992026981925863360f,
+  0.125835439498487020f, -0.992051128806485720f, 0.125645213764824380f,
+    -0.992075239212224070f,
+  0.125454983411546210f, -0.992099313142191800f, 0.125264748445647110f,
+    -0.992123350595503720f,
+  0.125074508874121300f, -0.992147351571276090f, 0.124884264703963150f,
+    -0.992171316068626520f,
+  0.124694015942167770f, -0.992195244086673920f, 0.124503762595729650f,
+    -0.992219135624538450f,
+  0.124313504671644300f, -0.992242990681341700f, 0.124123242176906760f,
+    -0.992266809256206580f,
+  0.123932975118512200f, -0.992290591348257370f, 0.123742703503456630f,
+    -0.992314336956619640f,
+  0.123552427338735370f, -0.992338046080420420f, 0.123362146631344750f,
+    -0.992361718718787870f,
+  0.123171861388280650f, -0.992385354870851670f, 0.122981571616539080f,
+    -0.992408954535742850f,
+  0.122791277323116900f, -0.992432517712593550f, 0.122600978515010240f,
+    -0.992456044400537700f,
+  0.122410675199216280f, -0.992479534598709970f, 0.122220367382731500f,
+    -0.992502988306246950f,
+  0.122030055072553410f, -0.992526405522286100f, 0.121839738275679020f,
+    -0.992549786245966570f,
+  0.121649416999105540f, -0.992573130476428810f, 0.121459091249830950f,
+    -0.992596438212814290f,
+  0.121268761034852550f, -0.992619709454266140f, 0.121078426361168710f,
+    -0.992642944199928820f,
+  0.120888087235777220f, -0.992666142448948020f, 0.120697743665676120f,
+    -0.992689304200470750f,
+  0.120507395657864240f, -0.992712429453645460f, 0.120317043219339670f,
+    -0.992735518207621850f,
+  0.120126686357101580f, -0.992758570461551140f, 0.119936325078148620f,
+    -0.992781586214585570f,
+  0.119745959389479630f, -0.992804565465879140f, 0.119555589298094230f,
+    -0.992827508214586760f,
+  0.119365214810991350f, -0.992850414459865100f, 0.119174835935170960f,
+    -0.992873284200871730f,
+  0.118984452677632520f, -0.992896117436765980f, 0.118794065045375670f,
+    -0.992918914166708300f,
+  0.118603673045400840f, -0.992941674389860470f, 0.118413276684707770f,
+    -0.992964398105385610f,
+  0.118222875970297250f, -0.992987085312448390f, 0.118032470909169300f,
+    -0.993009736010214580f,
+  0.117842061508325020f, -0.993032350197851410f, 0.117651647774765000f,
+    -0.993054927874527320f,
+  0.117461229715489990f, -0.993077469039412300f, 0.117270807337501560f,
+    -0.993099973691677570f,
+  0.117080380647800550f, -0.993122441830495580f, 0.116889949653388850f,
+    -0.993144873455040430f,
+  0.116699514361267840f, -0.993167268564487230f, 0.116509074778439050f,
+    -0.993189627158012620f,
+  0.116318630911904880f, -0.993211949234794500f, 0.116128182768666920f,
+    -0.993234234794012290f,
+  0.115937730355727850f, -0.993256483834846440f, 0.115747273680089870f,
+    -0.993278696356479030f,
+  0.115556812748755290f, -0.993300872358093280f, 0.115366347568727250f,
+    -0.993323011838873950f,
+  0.115175878147008180f, -0.993345114798006910f, 0.114985404490601530f,
+    -0.993367181234679600f,
+  0.114794926606510250f, -0.993389211148080650f, 0.114604444501737460f,
+    -0.993411204537400060f,
+  0.114413958183287050f, -0.993433161401829360f, 0.114223467658162260f,
+    -0.993455081740560960f,
+  0.114032972933367300f, -0.993476965552789190f, 0.113842474015905660f,
+    -0.993498812837709360f,
+  0.113651970912781920f, -0.993520623594518090f, 0.113461463631000080f,
+    -0.993542397822413600f,
+  0.113270952177564360f, -0.993564135520595300f, 0.113080436559479720f,
+    -0.993585836688263950f,
+  0.112889916783750470f, -0.993607501324621610f, 0.112699392857381910f,
+    -0.993629129428871720f,
+  0.112508864787378830f, -0.993650721000219120f, 0.112318332580746190f,
+    -0.993672276037870010f,
+  0.112127796244489750f, -0.993693794541031680f, 0.111937255785614560f,
+    -0.993715276508913230f,
+  0.111746711211126660f, -0.993736721940724600f, 0.111556162528031630f,
+    -0.993758130835677430f,
+  0.111365609743335190f, -0.993779503192984580f, 0.111175052864043830f,
+    -0.993800839011860120f,
+  0.110984491897163380f, -0.993822138291519660f, 0.110793926849700630f,
+    -0.993843401031180180f,
+  0.110603357728661910f, -0.993864627230059750f, 0.110412784541053660f,
+    -0.993885816887378090f,
+  0.110222207293883180f, -0.993906970002356060f, 0.110031625994157000f,
+    -0.993928086574215830f,
+  0.109841040648882680f, -0.993949166602181130f, 0.109650451265067080f,
+    -0.993970210085476920f,
+  0.109459857849718030f, -0.993991217023329380f, 0.109269260409842920f,
+    -0.994012187414966220f,
+  0.109078658952449240f, -0.994033121259616400f, 0.108888053484545310f,
+    -0.994054018556510210f,
+  0.108697444013138670f, -0.994074879304879370f, 0.108506830545237980f,
+    -0.994095703503956930f,
+  0.108316213087851300f, -0.994116491152977070f, 0.108125591647986880f,
+    -0.994137242251175720f,
+  0.107934966232653760f, -0.994157956797789730f, 0.107744336848860260f,
+    -0.994178634792057590f,
+  0.107553703503615710f, -0.994199276233218910f, 0.107363066203928920f,
+    -0.994219881120514850f,
+  0.107172424956808870f, -0.994240449453187900f, 0.106981779769265340f,
+    -0.994260981230481790f,
+  0.106791130648307380f, -0.994281476451641550f, 0.106600477600945030f,
+    -0.994301935115913580f,
+  0.106409820634187840f, -0.994322357222545810f, 0.106219159755045520f,
+    -0.994342742770787270f,
+  0.106028494970528530f, -0.994363091759888570f, 0.105837826287646670f,
+    -0.994383404189101430f,
+  0.105647153713410700f, -0.994403680057679100f, 0.105456477254830660f,
+    -0.994423919364875950f,
+  0.105265796918917650f, -0.994444122109948040f, 0.105075112712682180f,
+    -0.994464288292152390f,
+  0.104884424643134970f, -0.994484417910747600f, 0.104693732717287500f,
+    -0.994504510964993590f,
+  0.104503036942150550f, -0.994524567454151740f, 0.104312337324735870f,
+    -0.994544587377484300f,
+  0.104121633872054730f, -0.994564570734255420f, 0.103930926591118540f,
+    -0.994584517523730340f,
+  0.103740215488939480f, -0.994604427745175660f, 0.103549500572529040f,
+    -0.994624301397859400f,
+  0.103358781848899700f, -0.994644138481050710f, 0.103168059325063390f,
+    -0.994663938994020280f,
+  0.102977333008032250f, -0.994683702936040250f, 0.102786602904819150f,
+    -0.994703430306383860f,
+  0.102595869022436280f, -0.994723121104325700f, 0.102405131367896790f,
+    -0.994742775329142010f,
+  0.102214389948213370f, -0.994762392980109930f, 0.102023644770398800f,
+    -0.994781974056508260f,
+  0.101832895841466670f, -0.994801518557617110f, 0.101642143168429830f,
+    -0.994821026482717860f,
+  0.101451386758302160f, -0.994840497831093180f, 0.101260626618096800f,
+    -0.994859932602027320f,
+  0.101069862754827880f, -0.994879330794805620f, 0.100879095175509010f,
+    -0.994898692408714870f,
+  0.100688323887153970f, -0.994918017443043200f, 0.100497548896777310f,
+    -0.994937305897080070f,
+  0.100306770211392820f, -0.994956557770116380f, 0.100115987838015370f,
+    -0.994975773061444140f,
+  0.099925201783659226f, -0.994994951770357020f, 0.099734412055338839f,
+    -0.995014093896149700f,
+  0.099543618660069444f, -0.995033199438118630f, 0.099352821604865513f,
+    -0.995052268395561160f,
+  0.099162020896742573f, -0.995071300767776170f, 0.098971216542715582f,
+    -0.995090296554063890f,
+  0.098780408549799664f, -0.995109255753726110f, 0.098589596925010708f,
+    -0.995128178366065490f,
+  0.098398781675363881f, -0.995147064390386470f, 0.098207962807875346f,
+    -0.995165913825994620f,
+  0.098017140329560770f, -0.995184726672196820f, 0.097826314247435903f,
+    -0.995203502928301510f,
+  0.097635484568517339f, -0.995222242593618240f, 0.097444651299820870f,
+    -0.995240945667458130f,
+  0.097253814448363354f, -0.995259612149133390f, 0.097062974021160875f,
+    -0.995278242037957670f,
+  0.096872130025230527f, -0.995296835333246090f, 0.096681282467588864f,
+    -0.995315392034315070f,
+  0.096490431355252607f, -0.995333912140482280f, 0.096299576695239225f,
+    -0.995352395651066810f,
+  0.096108718494565468f, -0.995370842565388990f, 0.095917856760249096f,
+    -0.995389252882770690f,
+  0.095726991499307315f, -0.995407626602534900f, 0.095536122718757485f,
+    -0.995425963724006160f,
+  0.095345250425617742f, -0.995444264246510340f, 0.095154374626905472f,
+    -0.995462528169374420f,
+  0.094963495329639061f, -0.995480755491926940f, 0.094772612540836410f,
+    -0.995498946213497770f,
+  0.094581726267515473f, -0.995517100333418110f, 0.094390836516695067f,
+    -0.995535217851020390f,
+  0.094199943295393190f, -0.995553298765638470f, 0.094009046610628907f,
+    -0.995571343076607770f,
+  0.093818146469420494f, -0.995589350783264600f, 0.093627242878787237f,
+    -0.995607321884947050f,
+  0.093436335845747912f, -0.995625256380994310f, 0.093245425377321389f,
+    -0.995643154270746900f,
+  0.093054511480527333f, -0.995661015553546910f, 0.092863594162384697f,
+    -0.995678840228737540f,
+  0.092672673429913366f, -0.995696628295663520f, 0.092481749290132753f,
+    -0.995714379753670610f,
+  0.092290821750062355f, -0.995732094602106430f, 0.092099890816722485f,
+    -0.995749772840319400f,
+  0.091908956497132696f, -0.995767414467659820f, 0.091718018798313525f,
+    -0.995785019483478750f,
+  0.091527077727284981f, -0.995802587887129160f, 0.091336133291067212f,
+    -0.995820119677964910f,
+  0.091145185496681130f, -0.995837614855341610f, 0.090954234351146898f,
+    -0.995855073418615790f,
+  0.090763279861485704f, -0.995872495367145730f, 0.090572322034718156f,
+    -0.995889880700290720f,
+  0.090381360877865011f, -0.995907229417411720f, 0.090190396397947820f,
+    -0.995924541517870690f,
+  0.089999428601987341f, -0.995941817001031350f, 0.089808457497005362f,
+    -0.995959055866258320f,
+  0.089617483090022917f, -0.995976258112917790f, 0.089426505388062016f,
+    -0.995993423740377360f,
+  0.089235524398144139f, -0.996010552748005870f, 0.089044540127290905f,
+    -0.996027645135173610f,
+  0.088853552582524684f, -0.996044700901251970f, 0.088662561770867121f,
+    -0.996061720045614000f,
+  0.088471567699340822f, -0.996078702567633980f, 0.088280570374967879f,
+    -0.996095648466687300f,
+  0.088089569804770507f, -0.996112557742151130f, 0.087898565995771685f,
+    -0.996129430393403740f,
+  0.087707558954993645f, -0.996146266419824620f, 0.087516548689459586f,
+    -0.996163065820794950f,
+  0.087325535206192226f, -0.996179828595696870f, 0.087134518512214321f,
+    -0.996196554743914220f,
+  0.086943498614549489f, -0.996213244264832040f, 0.086752475520220515f,
+    -0.996229897157836500f,
+  0.086561449236251239f, -0.996246513422315520f, 0.086370419769664919f,
+    -0.996263093057658030f,
+  0.086179387127484922f, -0.996279636063254650f, 0.085988351316735448f,
+    -0.996296142438496850f,
+  0.085797312344439880f, -0.996312612182778000f, 0.085606270217622613f,
+    -0.996329045295492380f,
+  0.085415224943307277f, -0.996345441776035900f, 0.085224176528518519f,
+    -0.996361801623805720f,
+  0.085033124980280414f, -0.996378124838200210f, 0.084842070305617148f,
+    -0.996394411418619290f,
+  0.084651012511553700f, -0.996410661364464100f, 0.084459951605114297f,
+    -0.996426874675137240f,
+  0.084268887593324127f, -0.996443051350042630f, 0.084077820483207846f,
+    -0.996459191388585410f,
+  0.083886750281790226f, -0.996475294790172160f, 0.083695676996096827f,
+    -0.996491361554210920f,
+  0.083504600633152404f, -0.996507391680110820f, 0.083313521199982740f,
+    -0.996523385167282450f,
+  0.083122438703613077f, -0.996539342015137940f, 0.082931353151068726f,
+    -0.996555262223090540f,
+  0.082740264549375803f, -0.996571145790554840f, 0.082549172905559659f,
+    -0.996586992716946950f,
+  0.082358078226646619f, -0.996602803001684130f, 0.082166980519662466f,
+    -0.996618576644185070f,
+  0.081975879791633108f, -0.996634313643869900f, 0.081784776049585201f,
+    -0.996650014000160070f,
+  0.081593669300544638f, -0.996665677712478160f, 0.081402559551538328f,
+    -0.996681304780248300f,
+  0.081211446809592386f, -0.996696895202896060f, 0.081020331081733912f,
+    -0.996712448979848010f,
+  0.080829212374989468f, -0.996727966110532490f, 0.080638090696385709f,
+    -0.996743446594378860f,
+  0.080446966052950097f, -0.996758890430818000f, 0.080255838451709291f,
+    -0.996774297619282050f,
+  0.080064707899690932f, -0.996789668159204560f, 0.079873574403922148f,
+    -0.996805002050020320f,
+  0.079682437971430126f, -0.996820299291165670f, 0.079491298609242866f,
+    -0.996835559882078170f,
+  0.079300156324387569f, -0.996850783822196610f, 0.079109011123892431f,
+    -0.996865971110961310f,
+  0.078917863014785095f, -0.996881121747813850f, 0.078726712004093313f,
+    -0.996896235732197210f,
+  0.078535558098845590f, -0.996911313063555740f, 0.078344401306069678f,
+    -0.996926353741335090f,
+  0.078153241632794315f, -0.996941357764982160f, 0.077962079086047645f,
+    -0.996956325133945280f,
+  0.077770913672857989f, -0.996971255847674320f, 0.077579745400254363f,
+    -0.996986149905620180f,
+  0.077388574275265049f, -0.997001007307235290f, 0.077197400304919297f,
+    -0.997015828051973310f,
+  0.077006223496245585f, -0.997030612139289450f, 0.076815043856273399f,
+    -0.997045359568640040f,
+  0.076623861392031617f, -0.997060070339482960f, 0.076432676110549283f,
+    -0.997074744451277310f,
+  0.076241488018856149f, -0.997089381903483400f, 0.076050297123981231f,
+    -0.997103982695563330f,
+  0.075859103432954503f, -0.997118546826979980f, 0.075667906952805383f,
+    -0.997133074297198110f,
+  0.075476707690563416f, -0.997147565105683480f, 0.075285505653258880f,
+    -0.997162019251903290f,
+  0.075094300847921291f, -0.997176436735326190f, 0.074903093281581137f,
+    -0.997190817555421940f,
+  0.074711882961268378f, -0.997205161711661850f, 0.074520669894013014f,
+    -0.997219469203518670f,
+  0.074329454086845867f, -0.997233740030466160f, 0.074138235546796952f,
+    -0.997247974191979860f,
+  0.073947014280897269f, -0.997262171687536170f, 0.073755790296177265f,
+    -0.997276332516613180f,
+  0.073564563599667454f, -0.997290456678690210f, 0.073373334198399157f,
+    -0.997304544173247990f,
+  0.073182102099402888f, -0.997318594999768600f, 0.072990867309710133f,
+    -0.997332609157735470f,
+  0.072799629836351618f, -0.997346586646633230f, 0.072608389686359048f,
+    -0.997360527465947940f,
+  0.072417146866763538f, -0.997374431615167030f, 0.072225901384596336f,
+    -0.997388299093779460f,
+  0.072034653246889416f, -0.997402129901275300f, 0.071843402460674000f,
+    -0.997415924037145960f,
+  0.071652149032982254f, -0.997429681500884180f, 0.071460892970845832f,
+    -0.997443402291984360f,
+  0.071269634281296415f, -0.997457086409941910f, 0.071078372971366502f,
+    -0.997470733854253670f,
+  0.070887109048087787f, -0.997484344624417930f, 0.070695842518492924f,
+    -0.997497918719934210f,
+  0.070504573389614009f, -0.997511456140303450f, 0.070313301668483263f,
+    -0.997524956885027960f,
+  0.070122027362133646f, -0.997538420953611230f, 0.069930750477597295f,
+    -0.997551848345558430f,
+  0.069739471021907376f, -0.997565239060375750f, 0.069548189002096472f,
+    -0.997578593097570800f,
+  0.069356904425197236f, -0.997591910456652630f, 0.069165617298243109f,
+    -0.997605191137131640f,
+  0.068974327628266732f, -0.997618435138519550f, 0.068783035422301728f,
+    -0.997631642460329320f,
+  0.068591740687380900f, -0.997644813102075420f, 0.068400443430538069f,
+    -0.997657947063273710f,
+  0.068209143658806454f, -0.997671044343441000f, 0.068017841379219388f,
+    -0.997684104942096030f,
+  0.067826536598810966f, -0.997697128858758500f, 0.067635229324614451f,
+    -0.997710116092949570f,
+  0.067443919563664106f, -0.997723066644191640f, 0.067252607322993652f,
+    -0.997735980512008620f,
+  0.067061292609636836f, -0.997748857695925690f, 0.066869975430628226f,
+    -0.997761698195469560f,
+  0.066678655793001543f, -0.997774502010167820f, 0.066487333703791507f,
+    -0.997787269139549960f,
+  0.066296009170032283f, -0.997799999583146470f, 0.066104682198758091f,
+    -0.997812693340489280f,
+  0.065913352797003930f, -0.997825350411111640f, 0.065722020971803977f,
+    -0.997837970794548280f,
+  0.065530686730193397f, -0.997850554490335110f, 0.065339350079206798f,
+    -0.997863101498009500f,
+  0.065148011025878860f, -0.997875611817110150f, 0.064956669577245010f,
+    -0.997888085447177110f,
+  0.064765325740339871f, -0.997900522387751620f, 0.064573979522199065f,
+    -0.997912922638376610f,
+  0.064382630929857410f, -0.997925286198596000f, 0.064191279970350679f,
+    -0.997937613067955250f,
+  0.063999926650714078f, -0.997949903246001190f, 0.063808570977982898f,
+    -0.997962156732281950f,
+  0.063617212959193190f, -0.997974373526346990f, 0.063425852601380200f,
+    -0.997986553627747020f,
+  0.063234489911580136f, -0.997998697036034390f, 0.063043124896828631f,
+    -0.998010803750762450f,
+  0.062851757564161420f, -0.998022873771486240f, 0.062660387920614985f,
+    -0.998034907097761770f,
+  0.062469015973224969f, -0.998046903729146840f, 0.062277641729028041f,
+    -0.998058863665200250f,
+  0.062086265195060247f, -0.998070786905482340f, 0.061894886378357744f,
+    -0.998082673449554590f,
+  0.061703505285957416f, -0.998094523296980010f, 0.061512121924895365f,
+    -0.998106336447323050f,
+  0.061320736302208648f, -0.998118112900149180f, 0.061129348424933755f,
+    -0.998129852655025520f,
+  0.060937958300107238f, -0.998141555711520520f, 0.060746565934766412f,
+    -0.998153222069203650f,
+  0.060555171335947781f, -0.998164851727646240f, 0.060363774510688827f,
+    -0.998176444686420530f,
+  0.060172375466026218f, -0.998188000945100300f, 0.059980974208997596f,
+    -0.998199520503260660f,
+  0.059789570746640007f, -0.998211003360478190f, 0.059598165085990598f,
+    -0.998222449516330550f,
+  0.059406757234087247f, -0.998233858970396850f, 0.059215347197967026f,
+    -0.998245231722257880f,
+  0.059023934984667986f, -0.998256567771495180f, 0.058832520601227581f,
+    -0.998267867117692110f,
+  0.058641104054683348f, -0.998279129760433200f, 0.058449685352073573f,
+    -0.998290355699304350f,
+  0.058258264500435732f, -0.998301544933892890f, 0.058066841506808263f,
+    -0.998312697463787260f,
+  0.057875416378229017f, -0.998323813288577560f, 0.057683989121735932f,
+    -0.998334892407855000f,
+  0.057492559744367684f, -0.998345934821212370f, 0.057301128253162144f,
+    -0.998356940528243420f,
+  0.057109694655158132f, -0.998367909528543820f, 0.056918258957393907f,
+    -0.998378841821709990f,
+  0.056726821166907783f, -0.998389737407340160f, 0.056535381290738825f,
+    -0.998400596285033640f,
+  0.056343939335925283f, -0.998411418454391300f, 0.056152495309506383f,
+    -0.998422203915015020f,
+  0.055961049218520520f, -0.998432952666508440f, 0.055769601070007072f,
+    -0.998443664708476340f,
+  0.055578150871004817f, -0.998454340040524800f, 0.055386698628552604f,
+    -0.998464978662261250f,
+  0.055195244349690031f, -0.998475580573294770f, 0.055003788041455885f,
+    -0.998486145773235360f,
+  0.054812329710889909f, -0.998496674261694640f, 0.054620869365031251f,
+    -0.998507166038285490f,
+  0.054429407010919147f, -0.998517621102622210f, 0.054237942655593556f,
+    -0.998528039454320230f,
+  0.054046476306093640f, -0.998538421092996730f, 0.053855007969459509f,
+    -0.998548766018269920f,
+  0.053663537652730679f, -0.998559074229759310f, 0.053472065362946755f,
+    -0.998569345727086110f,
+  0.053280591107148056f, -0.998579580509872500f, 0.053089114892374119f,
+    -0.998589778577742230f,
+  0.052897636725665401f, -0.998599939930320370f, 0.052706156614061798f,
+    -0.998610064567233340f,
+  0.052514674564603257f, -0.998620152488108870f, 0.052323190584330471f,
+    -0.998630203692576050f,
+  0.052131704680283317f, -0.998640218180265270f, 0.051940216859502626f,
+    -0.998650195950808280f,
+  0.051748727129028414f, -0.998660137003838490f, 0.051557235495901653f,
+    -0.998670041338990070f,
+  0.051365741967162731f, -0.998679908955899090f, 0.051174246549852087f,
+    -0.998689739854202620f,
+  0.050982749251010900f, -0.998699534033539280f, 0.050791250077679546f,
+    -0.998709291493549030f,
+  0.050599749036899337f, -0.998719012233872940f, 0.050408246135710995f,
+    -0.998728696254153720f,
+  0.050216741381155325f, -0.998738343554035230f, 0.050025234780273840f,
+    -0.998747954133162860f,
+  0.049833726340107257f, -0.998757527991183340f, 0.049642216067697226f,
+    -0.998767065127744380f,
+  0.049450703970084824f, -0.998776565542495610f, 0.049259190054311168f,
+    -0.998786029235087640f,
+  0.049067674327418126f, -0.998795456205172410f, 0.048876156796446746f,
+    -0.998804846452403420f,
+  0.048684637468439020f, -0.998814199976435390f, 0.048493116350436342f,
+    -0.998823516776924380f,
+  0.048301593449480172f, -0.998832796853527990f, 0.048110068772612716f,
+    -0.998842040205904840f,
+  0.047918542326875327f, -0.998851246833715180f, 0.047727014119310344f,
+    -0.998860416736620520f,
+  0.047535484156959261f, -0.998869549914283560f, 0.047343952446864526f,
+    -0.998878646366368690f,
+  0.047152418996068000f, -0.998887706092541290f, 0.046960883811611599f,
+    -0.998896729092468410f,
+  0.046769346900537960f, -0.998905715365818290f, 0.046577808269888908f,
+    -0.998914664912260440f,
+  0.046386267926707213f, -0.998923577731465780f, 0.046194725878035046f,
+    -0.998932453823106690f,
+  0.046003182130914644f, -0.998941293186856870f, 0.045811636692388955f,
+    -0.998950095822391250f,
+  0.045620089569500123f, -0.998958861729386080f, 0.045428540769291224f,
+    -0.998967590907519300f,
+  0.045236990298804750f, -0.998976283356469820f, 0.045045438165083225f,
+    -0.998984939075918010f,
+  0.044853884375169933f, -0.998993558065545680f, 0.044662328936107311f,
+    -0.999002140325035980f,
+  0.044470771854938744f, -0.999010685854073380f, 0.044279213138707016f,
+    -0.999019194652343460f,
+  0.044087652794454979f, -0.999027666719533690f, 0.043896090829226200f,
+    -0.999036102055332330f,
+  0.043704527250063421f, -0.999044500659429290f, 0.043512962064010327f,
+    -0.999052862531515930f,
+  0.043321395278109784f, -0.999061187671284600f, 0.043129826899405595f,
+    -0.999069476078429330f,
+  0.042938256934940959f, -0.999077727752645360f, 0.042746685391759139f,
+    -0.999085942693629270f,
+  0.042555112276904117f, -0.999094120901079070f, 0.042363537597419038f,
+    -0.999102262374694130f,
+  0.042171961360348002f, -0.999110367114174890f, 0.041980383572734502f,
+    -0.999118435119223490f,
+  0.041788804241622082f, -0.999126466389543390f, 0.041597223374055005f,
+    -0.999134460924839150f,
+  0.041405640977076712f, -0.999142418724816910f, 0.041214057057731589f,
+    -0.999150339789184110f,
+  0.041022471623063397f, -0.999158224117649430f, 0.040830884680115968f,
+    -0.999166071709923000f,
+  0.040639296235933854f, -0.999173882565716380f, 0.040447706297560768f,
+    -0.999181656684742350f,
+  0.040256114872041358f, -0.999189394066714920f, 0.040064521966419686f,
+    -0.999197094711349880f,
+  0.039872927587739845f, -0.999204758618363890f, 0.039681331743046659f,
+    -0.999212385787475290f,
+  0.039489734439384118f, -0.999219976218403530f, 0.039298135683797149f,
+    -0.999227529910869610f,
+  0.039106535483329839f, -0.999235046864595850f, 0.038914933845027241f,
+    -0.999242527079305830f,
+  0.038723330775933762f, -0.999249970554724420f, 0.038531726283093877f,
+    -0.999257377290578060f,
+  0.038340120373552791f, -0.999264747286594420f, 0.038148513054354856f,
+    -0.999272080542502610f,
+  0.037956904332545366f, -0.999279377058032710f, 0.037765294215169005f,
+    -0.999286636832916740f,
+  0.037573682709270514f, -0.999293859866887790f, 0.037382069821895340f,
+    -0.999301046159680070f,
+  0.037190455560088091f, -0.999308195711029470f, 0.036998839930894332f,
+    -0.999315308520673070f,
+  0.036807222941358991f, -0.999322384588349540f, 0.036615604598527057f,
+    -0.999329423913798420f,
+  0.036423984909444228f, -0.999336426496761240f, 0.036232363881155374f,
+    -0.999343392336980220f,
+  0.036040741520706299f, -0.999350321434199440f, 0.035849117835142184f,
+    -0.999357213788164000f,
+  0.035657492831508264f, -0.999364069398620550f, 0.035465866516850478f,
+    -0.999370888265317060f,
+  0.035274238898213947f, -0.999377670388002850f, 0.035082609982644702f,
+    -0.999384415766428560f,
+  0.034890979777187955f, -0.999391124400346050f, 0.034699348288889847f,
+    -0.999397796289508640f,
+  0.034507715524795889f, -0.999404431433671300f, 0.034316081491951658f,
+    -0.999411029832589780f,
+  0.034124446197403423f, -0.999417591486021720f, 0.033932809648196623f,
+    -0.999424116393725640f,
+  0.033741171851377642f, -0.999430604555461730f, 0.033549532813992221f,
+    -0.999437055970991530f,
+  0.033357892543086159f, -0.999443470640077770f, 0.033166251045705968f,
+    -0.999449848562484530f,
+  0.032974608328897315f, -0.999456189737977340f, 0.032782964399706793f,
+    -0.999462494166323160f,
+  0.032591319265180385f, -0.999468761847290050f, 0.032399672932364114f,
+    -0.999474992780647780f,
+  0.032208025408304704f, -0.999481186966166950f, 0.032016376700048046f,
+    -0.999487344403620080f,
+  0.031824726814640963f, -0.999493465092780590f, 0.031633075759129645f,
+    -0.999499549033423640f,
+  0.031441423540560343f, -0.999505596225325310f, 0.031249770165979990f,
+    -0.999511606668263440f,
+  0.031058115642434700f, -0.999517580362016990f, 0.030866459976971503f,
+    -0.999523517306366350f,
+  0.030674803176636581f, -0.999529417501093140f, 0.030483145248477058f,
+    -0.999535280945980540f,
+  0.030291486199539423f, -0.999541107640812940f, 0.030099826036870208f,
+    -0.999546897585375960f,
+  0.029908164767516655f, -0.999552650779456990f, 0.029716502398525156f,
+    -0.999558367222844300f,
+  0.029524838936943035f, -0.999564046915327740f, 0.029333174389816984f,
+    -0.999569689856698580f,
+  0.029141508764193740f, -0.999575296046749220f, 0.028949842067120746f,
+    -0.999580865485273700f,
+  0.028758174305644590f, -0.999586398172067070f, 0.028566505486812797f,
+    -0.999591894106925950f,
+  0.028374835617672258f, -0.999597353289648380f, 0.028183164705269902f,
+    -0.999602775720033530f,
+  0.027991492756653365f, -0.999608161397882110f, 0.027799819778869434f,
+    -0.999613510322995950f,
+  0.027608145778965820f, -0.999618822495178640f, 0.027416470763989606f,
+    -0.999624097914234570f,
+  0.027224794740987910f, -0.999629336579970110f, 0.027033117717008563f,
+    -0.999634538492192300f,
+  0.026841439699098527f, -0.999639703650710200f, 0.026649760694305708f,
+    -0.999644832055333610f,
+  0.026458080709677145f, -0.999649923705874240f, 0.026266399752260809f,
+    -0.999654978602144690f,
+  0.026074717829104040f, -0.999659996743959220f, 0.025883034947254208f,
+    -0.999664978131133310f,
+  0.025691351113759395f, -0.999669922763483760f, 0.025499666335666818f,
+    -0.999674830640828740f,
+  0.025307980620024630f, -0.999679701762987930f, 0.025116293973880335f,
+    -0.999684536129782140f,
+  0.024924606404281485f, -0.999689333741033640f, 0.024732917918276334f,
+    -0.999694094596566000f,
+  0.024541228522912264f, -0.999698818696204250f, 0.024349538225237600f,
+    -0.999703506039774650f,
+  0.024157847032300020f, -0.999708156627104880f, 0.023966154951147241f,
+    -0.999712770458023870f,
+  0.023774461988827676f, -0.999717347532362190f, 0.023582768152388880f,
+    -0.999721887849951310f,
+  0.023391073448879338f, -0.999726391410624470f, 0.023199377885346890f,
+    -0.999730858214216030f,
+  0.023007681468839410f, -0.999735288260561680f, 0.022815984206405477f,
+    -0.999739681549498660f,
+  0.022624286105092803f, -0.999744038080865430f, 0.022432587171950024f,
+    -0.999748357854501780f,
+  0.022240887414024919f, -0.999752640870248840f, 0.022049186838366180f,
+    -0.999756887127949080f,
+  0.021857485452021874f, -0.999761096627446610f, 0.021665783262040089f,
+    -0.999765269368586450f,
+  0.021474080275469605f, -0.999769405351215280f, 0.021282376499358355f,
+    -0.999773504575180990f,
+  0.021090671940755180f, -0.999777567040332940f, 0.020898966606708289f,
+    -0.999781592746521670f,
+  0.020707260504265912f, -0.999785581693599210f, 0.020515553640476986f,
+    -0.999789533881418780f,
+  0.020323846022389572f, -0.999793449309835270f, 0.020132137657052664f,
+    -0.999797327978704690f,
+  0.019940428551514598f, -0.999801169887884260f, 0.019748718712823757f,
+    -0.999804975037232870f,
+  0.019557008148029204f, -0.999808743426610520f, 0.019365296864179146f,
+    -0.999812475055878780f,
+  0.019173584868322699f, -0.999816169924900410f, 0.018981872167508348f,
+    -0.999819828033539420f,
+  0.018790158768784596f, -0.999823449381661570f, 0.018598444679200642f,
+    -0.999827033969133420f,
+  0.018406729905804820f, -0.999830581795823400f, 0.018215014455646376f,
+    -0.999834092861600960f,
+  0.018023298335773701f, -0.999837567166337090f, 0.017831581553236088f,
+    -0.999841004709904000f,
+  0.017639864115082195f, -0.999844405492175240f, 0.017448146028360704f,
+    -0.999847769513025900f,
+  0.017256427300120978f, -0.999851096772332190f, 0.017064707937411529f,
+    -0.999854387269971890f,
+  0.016872987947281773f, -0.999857641005823860f, 0.016681267336780482f,
+    -0.999860857979768540f,
+  0.016489546112956454f, -0.999864038191687680f, 0.016297824282859176f,
+    -0.999867181641464380f,
+  0.016106101853537263f, -0.999870288328982950f, 0.015914378832040249f,
+    -0.999873358254129260f,
+  0.015722655225417017f, -0.999876391416790410f, 0.015530931040716478f,
+    -0.999879387816854930f,
+  0.015339206284988220f, -0.999882347454212560f, 0.015147480965280975f,
+    -0.999885270328754520f,
+  0.014955755088644378f, -0.999888156440373320f, 0.014764028662127416f,
+    -0.999891005788962950f,
+  0.014572301692779104f, -0.999893818374418490f, 0.014380574187649138f,
+    -0.999896594196636680f,
+  0.014188846153786343f, -0.999899333255515390f, 0.013997117598240459f,
+    -0.999902035550953920f,
+  0.013805388528060349f, -0.999904701082852900f, 0.013613658950295789f,
+    -0.999907329851114300f,
+  0.013421928871995907f, -0.999909921855641540f, 0.013230198300209845f,
+    -0.999912477096339240f,
+  0.013038467241987433f, -0.999914995573113470f, 0.012846735704377631f,
+    -0.999917477285871770f,
+  0.012655003694430301f, -0.999919922234522750f, 0.012463271219194662f,
+    -0.999922330418976490f,
+  0.012271538285719944f, -0.999924701839144500f, 0.012079804901056066f,
+    -0.999927036494939640f,
+  0.011888071072252072f, -0.999929334386276070f, 0.011696336806357907f,
+    -0.999931595513069200f,
+  0.011504602110422875f, -0.999933819875236000f, 0.011312866991496287f,
+    -0.999936007472694620f,
+  0.011121131456628141f, -0.999938158305364590f, 0.010929395512867561f,
+    -0.999940272373166960f,
+  0.010737659167264572f, -0.999942349676023910f, 0.010545922426868548f,
+    -0.999944390213859060f,
+  0.010354185298728884f, -0.999946393986597460f, 0.010162447789895645f,
+    -0.999948360994165400f,
+  0.009970709907418029f, -0.999950291236490480f, 0.009778971658346134f,
+    -0.999952184713501780f,
+  0.009587233049729183f, -0.999954041425129780f, 0.009395494088617302f,
+    -0.999955861371306100f,
+  0.009203754782059960f, -0.999957644551963900f, 0.009012015137106642f,
+    -0.999959390967037450f,
+  0.008820275160807512f, -0.999961100616462820f, 0.008628534860211857f,
+    -0.999962773500176930f,
+  0.008436794242369860f, -0.999964409618118280f, 0.008245053314331058f,
+    -0.999966008970226920f,
+  0.008053312083144991f, -0.999967571556443780f, 0.007861570555861883f,
+    -0.999969097376711580f,
+  0.007669828739531077f, -0.999970586430974140f, 0.007478086641202815f,
+    -0.999972038719176730f,
+  0.007286344267926684f, -0.999973454241265940f, 0.007094601626752279f,
+    -0.999974832997189810f,
+  0.006902858724729877f, -0.999976174986897610f, 0.006711115568908869f,
+    -0.999977480210339940f,
+  0.006519372166339549f, -0.999978748667468830f, 0.006327628524071549f,
+    -0.999979980358237650f,
+  0.006135884649154515f, -0.999981175282601110f, 0.005944140548638765f,
+    -0.999982333440515350f,
+  0.005752396229573737f, -0.999983454831937730f, 0.005560651699009764f,
+    -0.999984539456826970f,
+  0.005368906963996303f, -0.999985587315143200f, 0.005177162031583702f,
+    -0.999986598406848000f,
+  0.004985416908821652f, -0.999987572731904080f, 0.004793671602759852f,
+    -0.999988510290275690f,
+  0.004601926120448672f, -0.999989411081928400f, 0.004410180468937601f,
+    -0.999990275106828920f,
+  0.004218434655277024f, -0.999991102364945590f, 0.004026688686516664f,
+    -0.999991892856248010f,
+  0.003834942569706248f, -0.999992646580707190f, 0.003643196311896179f,
+    -0.999993363538295150f,
+  0.003451449920135975f, -0.999994043728985820f, 0.003259703401476044f,
+    -0.999994687152754080f,
+  0.003067956762966138f, -0.999995293809576190f, 0.002876210011656010f,
+    -0.999995863699429940f,
+  0.002684463154596083f, -0.999996396822294350f, 0.002492716198835898f,
+    -0.999996893178149880f,
+  0.002300969151425887f, -0.999997352766978210f, 0.002109222019415816f,
+    -0.999997775588762350f,
+  0.001917474809855460f, -0.999998161643486980f, 0.001725727529795258f,
+    -0.999998510931137790f,
+  0.001533980186284766f, -0.999998823451701880f, 0.001342232786374430f,
+    -0.999999099205167830f,
+  0.001150485337113809f, -0.999999338191525530f, 0.000958737845553352f,
+    -0.999999540410766110f,
+  0.000766990318742846f, -0.999999705862882230f, 0.000575242763732077f,
+    -0.999999834547867670f,
+  0.000383495187571497f, -0.999999926465717890f, 0.000191747597310674f,
+    -0.999999981616429330f
+};
+
+    const float32_t cos_factors_8192[8192] = {
+  1.999999990808214700f, 1.999999917273932200f, 1.999999770205369800f,
+    1.999999549602533100f,
+  1.999999255465430200f, 1.999998887794072000f, 1.999998446588471700f,
+    1.999997931848645600f,
+  1.999997343574612800f, 1.999996681766395000f, 1.999995946424016200f,
+    1.999995137547503600f,
+  1.999994255136887000f, 1.999993299192198700f, 1.999992269713474200f,
+    1.999991166700750800f,
+  1.999989990154069600f, 1.999988740073473500f, 1.999987416459008600f,
+    1.999986019310723500f,
+  1.999984548628669600f, 1.999983004412901000f, 1.999981386663474400f,
+    1.999979695380449400f,
+  1.999977930563888100f, 1.999976092213855400f, 1.999974180330418700f,
+    1.999972194913648900f,
+  1.999970135963618400f, 1.999968003480403000f, 1.999965797464081200f,
+    1.999963517914734100f,
+  1.999961164832445800f, 1.999958738217302300f, 1.999956238069392900f,
+    1.999953664388809800f,
+  1.999951017175647600f, 1.999948296430003500f, 1.999945502151977600f,
+    1.999942634341672600f,
+  1.999939692999193900f, 1.999936678124649700f, 1.999933589718150700f,
+    1.999930427779810900f,
+  1.999927192309745900f, 1.999923883308075200f, 1.999920500774920300f,
+    1.999917044710405500f,
+  1.999913515114657900f, 1.999909911987807200f, 1.999906235329986100f,
+    1.999902485141329400f,
+  1.999898661421975400f, 1.999894764172064600f, 1.999890793391740000f,
+    1.999886749081147800f,
+  1.999882631240436700f, 1.999878439869758200f, 1.999874174969266300f,
+    1.999869836539117700f,
+  1.999865424579472000f, 1.999860939090491600f, 1.999856380072341000f,
+    1.999851747525188200f,
+  1.999847041449203300f, 1.999842261844559700f, 1.999837408711432600f,
+    1.999832482050000900f,
+  1.999827481860445300f, 1.999822408142949900f, 1.999817260897701400f,
+    1.999812040124888700f,
+  1.999806745824704000f, 1.999801377997341800f, 1.999795936642999600f,
+    1.999790421761877400f,
+  1.999784833354177900f, 1.999779171420106700f, 1.999773435959872000f,
+    1.999767626973684400f,
+  1.999761744461757700f, 1.999755788424308200f, 1.999749758861554900f,
+    1.999743655773719400f,
+  1.999737479161026100f, 1.999731229023702200f, 1.999724905361977200f,
+    1.999718508176084000f,
+  1.999712037466257600f, 1.999705493232735800f, 1.999698875475759600f,
+    1.999692184195571900f,
+  1.999685419392419000f, 1.999678581066549400f, 1.999671669218214600f,
+    1.999664683847668800f,
+  1.999657624955168700f, 1.999650492540973900f, 1.999643286605346800f,
+    1.999636007148552400f,
+  1.999628654170857900f, 1.999621227672533800f, 1.999613727653853500f,
+    1.999606154115092500f,
+  1.999598507056529000f, 1.999590786478444600f, 1.999582992381123000f,
+    1.999575124764850800f,
+  1.999567183629917100f, 1.999559168976613900f, 1.999551080805236100f,
+    1.999542919116081000f,
+  1.999534683909448600f, 1.999526375185641800f, 1.999517992944965800f,
+    1.999509537187729200f,
+  1.999501007914242600f, 1.999492405124819700f, 1.999483728819776900f,
+    1.999474978999432800f,
+  1.999466155664109600f, 1.999457258814131500f, 1.999448288449825500f,
+    1.999439244571521700f,
+  1.999430127179552500f, 1.999420936274252800f, 1.999411671855960900f,
+    1.999402333925017300f,
+  1.999392922481765500f, 1.999383437526551300f, 1.999373879059723500f,
+    1.999364247081633500f,
+  1.999354541592635500f, 1.999344762593086500f, 1.999334910083345700f,
+    1.999324984063775700f,
+  1.999314984534741100f, 1.999304911496609700f, 1.999294764949752100f,
+    1.999284544894541100f,
+  1.999274251331352400f, 1.999263884260564600f, 1.999253443682558900f,
+    1.999242929597719200f,
+  1.999232342006432000f, 1.999221680909086400f, 1.999210946306074500f,
+    1.999200138197791100f,
+  1.999189256584633600f, 1.999178301467001900f, 1.999167272845298900f,
+    1.999156170719930100f,
+  1.999144995091303600f, 1.999133745959830600f, 1.999122423325924200f,
+    1.999111027190001000f,
+  1.999099557552479900f, 1.999088014413782800f, 1.999076397774334000f,
+    1.999064707634560700f,
+  1.999052943994892300f, 1.999041106855761900f, 1.999029196217604100f,
+    1.999017212080857400f,
+  1.999005154445962200f, 1.998993023313361700f, 1.998980818683502100f,
+    1.998968540556831800f,
+  1.998956188933802800f, 1.998943763814868800f, 1.998931265200486900f,
+    1.998918693091116200f,
+  1.998906047487219600f, 1.998893328389261400f, 1.998880535797709700f,
+    1.998867669713034500f,
+  1.998854730135709400f, 1.998841717066209400f, 1.998828630505013400f,
+    1.998815470452602400f,
+  1.998802236909460500f, 1.998788929876074100f, 1.998775549352932400f,
+    1.998762095340527400f,
+  1.998748567839354000f, 1.998734966849909000f, 1.998721292372693100f,
+    1.998707544408208700f,
+  1.998693722956961500f, 1.998679828019459300f, 1.998665859596213500f,
+    1.998651817687737300f,
+  1.998637702294547000f, 1.998623513417161700f, 1.998609251056103100f,
+    1.998594915211895600f,
+  1.998580505885066100f, 1.998566023076144600f, 1.998551466785663400f,
+    1.998536837014157900f,
+  1.998522133762165900f, 1.998507357030227900f, 1.998492506818887200f,
+    1.998477583128690100f,
+  1.998462585960185000f, 1.998447515313923400f, 1.998432371190459500f,
+    1.998417153590349900f,
+  1.998401862514154200f, 1.998386497962434800f, 1.998371059935756300f,
+    1.998355548434686400f,
+  1.998339963459795400f, 1.998324305011656600f, 1.998308573090845200f,
+    1.998292767697940100f,
+  1.998276888833522300f, 1.998260936498175400f, 1.998244910692486000f,
+    1.998228811417043700f,
+  1.998212638672439900f, 1.998196392459269400f, 1.998180072778129600f,
+    1.998163679629620500f,
+  1.998147213014344900f, 1.998130672932908000f, 1.998114059385918400f,
+    1.998097372373986300f,
+  1.998080611897725700f, 1.998063777957752600f, 1.998046870554686100f,
+    1.998029889689147700f,
+  1.998012835361761900f, 1.997995707573155600f, 1.997978506323958600f,
+    1.997961231614803200f,
+  1.997943883446324800f, 1.997926461819161000f, 1.997908966733952500f,
+    1.997891398191342400f,
+  1.997873756191977000f, 1.997856040736504500f, 1.997838251825576400f,
+    1.997820389459846700f,
+  1.997802453639972300f, 1.997784444366612600f, 1.997766361640429800f,
+    1.997748205462088500f,
+  1.997729975832256600f, 1.997711672751604200f, 1.997693296220804000f,
+    1.997674846240532000f,
+  1.997656322811466500f, 1.997637725934288300f, 1.997619055609681600f,
+    1.997600311838332500f,
+  1.997581494620930300f, 1.997562603958166600f, 1.997543639850736200f,
+    1.997524602299336500f,
+  1.997505491304667000f, 1.997486306867430900f, 1.997467048988333000f,
+    1.997447717668082000f,
+  1.997428312907388200f, 1.997408834706965000f, 1.997389283067528800f,
+    1.997369657989798400f,
+  1.997349959474495200f, 1.997330187522343700f, 1.997310342134070800f,
+    1.997290423310406100f,
+  1.997270431052081900f, 1.997250365359833200f, 1.997230226234397900f,
+    1.997210013676516700f,
+  1.997189727686932400f, 1.997169368266390900f, 1.997148935415640600f,
+    1.997128429135433400f,
+  1.997107849426522600f, 1.997087196289665000f, 1.997066469725620200f,
+    1.997045669735150000f,
+  1.997024796319019300f, 1.997003849477995600f, 1.996982829212848900f,
+    1.996961735524351900f,
+  1.996940568413280600f, 1.996919327880412900f, 1.996898013926530000f,
+    1.996876626552415400f,
+  1.996855165758855600f, 1.996833631546639300f, 1.996812023916558800f,
+    1.996790342869408000f,
+  1.996768588405984300f, 1.996746760527087700f, 1.996724859233520500f,
+    1.996702884526087900f,
+  1.996680836405598100f, 1.996658714872861800f, 1.996636519928692000f,
+    1.996614251573904900f,
+  1.996591909809319400f, 1.996569494635756600f, 1.996547006054041100f,
+    1.996524444064999400f,
+  1.996501808669461000f, 1.996479099868258400f, 1.996456317662226300f,
+    1.996433462052202600f,
+  1.996410533039027400f, 1.996387530623543900f, 1.996364454806597500f,
+    1.996341305589037100f,
+  1.996318082971713500f, 1.996294786955480800f, 1.996271417541195300f,
+    1.996247974729716200f,
+  1.996224458521905600f, 1.996200868918628100f, 1.996177205920750800f,
+    1.996153469529144100f,
+  1.996129659744680300f, 1.996105776568235100f, 1.996081820000686500f,
+    1.996057790042915500f,
+  1.996033686695805300f, 1.996009509960242400f, 1.995985259837115500f,
+    1.995960936327316300f,
+  1.995936539431739000f, 1.995912069151280800f, 1.995887525486841300f,
+    1.995862908439323100f,
+  1.995838218009630800f, 1.995813454198672700f, 1.995788617007359100f,
+    1.995763706436603200f,
+  1.995738722487320600f, 1.995713665160430600f, 1.995688534456853800f,
+    1.995663330377514400f,
+  1.995638052923339300f, 1.995612702095257400f, 1.995587277894201400f,
+    1.995561780321105600f,
+  1.995536209376907600f, 1.995510565062547800f, 1.995484847378968600f,
+    1.995459056327116000f,
+  1.995433191907938000f, 1.995407254122385700f, 1.995381242971412600f,
+    1.995355158455975200f,
+  1.995329000577032800f, 1.995302769335546500f, 1.995276464732481200f,
+    1.995250086768804100f,
+  1.995223635445484900f, 1.995197110763496000f, 1.995170512723813100f,
+    1.995143841327413400f,
+  1.995117096575278200f, 1.995090278468390600f, 1.995063387007736600f,
+    1.995036422194304700f,
+  1.995009384029086800f, 1.994982272513076600f, 1.994955087647271000f,
+    1.994927829432669800f,
+  1.994900497870274900f, 1.994873092961091200f, 1.994845614706126400f,
+    1.994818063106391000f,
+  1.994790438162897600f, 1.994762739876662100f, 1.994734968248702800f,
+    1.994707123280041100f,
+  1.994679204971700100f, 1.994651213324707000f, 1.994623148340090700f,
+    1.994595010018883000f,
+  1.994566798362118300f, 1.994538513370834200f, 1.994510155046070700f,
+    1.994481723388870100f,
+  1.994453218400277900f, 1.994424640081342100f, 1.994395988433113700f,
+    1.994367263456646100f,
+  1.994338465152995000f, 1.994309593523219600f, 1.994280648568381500f,
+    1.994251630289544600f,
+  1.994222538687776100f, 1.994193373764145500f, 1.994164135519725000f,
+    1.994134823955589800f,
+  1.994105439072817700f, 1.994075980872488800f, 1.994046449355686200f,
+    1.994016844523496000f,
+  1.993987166377006600f, 1.993957414917308700f, 1.993927590145496900f,
+    1.993897692062667200f,
+  1.993867720669919400f, 1.993837675968354700f, 1.993807557959078600f,
+    1.993777366643197900f,
+  1.993747102021822900f, 1.993716764096066200f, 1.993686352867043200f,
+    1.993655868335872300f,
+  1.993625310503674100f, 1.993594679371572200f, 1.993563974940692800f,
+    1.993533197212164800f,
+  1.993502346187119700f, 1.993471421866692200f, 1.993440424252018900f,
+    1.993409353344239600f,
+  1.993378209144496700f, 1.993346991653935300f, 1.993315700873703200f,
+    1.993284336804950900f,
+  1.993252899448831400f, 1.993221388806500900f, 1.993189804879117500f,
+    1.993158147667842800f,
+  1.993126417173840500f, 1.993094613398277400f, 1.993062736342323000f,
+    1.993030786007148800f,
+  1.992998762393930000f, 1.992966665503844000f, 1.992934495338070800f,
+    1.992902251897793000f,
+  1.992869935184196300f, 1.992837545198469000f, 1.992805081941801700f,
+    1.992772545415388200f,
+  1.992739935620424700f, 1.992707252558110200f, 1.992674496229646500f,
+    1.992641666636237700f,
+  1.992608763779091000f, 1.992575787659416100f, 1.992542738278425300f,
+    1.992509615637334100f,
+  1.992476419737359900f, 1.992443150579723500f, 1.992409808165648100f,
+    1.992376392496359300f,
+  1.992342903573086000f, 1.992309341397059600f, 1.992275705969513800f,
+    1.992241997291685400f,
+  1.992208215364813700f, 1.992174360190140900f, 1.992140431768911500f,
+    1.992106430102373400f,
+  1.992072355191776300f, 1.992038207038373300f, 1.992003985643419700f,
+    1.991969691008174100f,
+  1.991935323133897000f, 1.991900882021852200f, 1.991866367673306200f,
+    1.991831780089527500f,
+  1.991797119271788300f, 1.991762385221362600f, 1.991727577939527600f,
+    1.991692697427563300f,
+  1.991657743686751700f, 1.991622716718378400f, 1.991587616523731000f,
+    1.991552443104099800f,
+  1.991517196460778500f, 1.991481876595062800f, 1.991446483508251500f,
+    1.991411017201645500f,
+  1.991375477676549100f, 1.991339864934268800f, 1.991304178976114100f,
+    1.991268419803397200f,
+  1.991232587417432600f, 1.991196681819537900f, 1.991160703011033200f,
+    1.991124650993241400f,
+  1.991088525767488200f, 1.991052327335101300f, 1.991016055697411900f,
+    1.990979710855753900f,
+  1.990943292811463000f, 1.990906801565878600f, 1.990870237120342400f,
+    1.990833599476198800f,
+  1.990796888634794400f, 1.990760104597479400f, 1.990723247365606200f,
+    1.990686316940529800f,
+  1.990649313323608100f, 1.990612236516201300f, 1.990575086519673200f,
+    1.990537863335389400f,
+  1.990500566964718400f, 1.990463197409031700f, 1.990425754669703100f,
+    1.990388238748109100f,
+  1.990350649645629600f, 1.990312987363646000f, 1.990275251903543600f,
+    1.990237443266709400f,
+  1.990199561454533600f, 1.990161606468409300f, 1.990123578309731700f,
+    1.990085476979899000f,
+  1.990047302480312300f, 1.990009054812374800f, 1.989970733977493000f,
+    1.989932339977075900f,
+  1.989893872812535000f, 1.989855332485284800f, 1.989816718996742200f,
+    1.989778032348326700f,
+  1.989739272541461100f, 1.989700439577570400f, 1.989661533458082100f,
+    1.989622554184426800f,
+  1.989583501758037700f, 1.989544376180350600f, 1.989505177452804100f,
+    1.989465905576839600f,
+  1.989426560553900500f, 1.989387142385433900f, 1.989347651072888900f,
+    1.989308086617717500f,
+  1.989268449021374300f, 1.989228738285316900f, 1.989188954411005100f,
+    1.989149097399901500f,
+  1.989109167253472000f, 1.989069163973184300f, 1.989029087560509700f,
+    1.988988938016921000f,
+  1.988948715343894900f, 1.988908419542910100f, 1.988868050615448100f,
+    1.988827608562993200f,
+  1.988787093387032600f, 1.988746505089055600f, 1.988705843670554500f,
+    1.988665109133024500f,
+  1.988624301477963200f, 1.988583420706871100f, 1.988542466821251000f,
+    1.988501439822608900f,
+  1.988460339712453200f, 1.988419166492295000f, 1.988377920163648000f,
+    1.988336600728029000f,
+  1.988295208186956700f, 1.988253742541953800f, 1.988212203794544000f,
+    1.988170591946255100f,
+  1.988128906998616800f, 1.988087148953161700f, 1.988045317811425700f,
+    1.988003413574946000f,
+  1.987961436245263800f, 1.987919385823922400f, 1.987877262312467600f,
+    1.987835065712448600f,
+  1.987792796025416500f, 1.987750453252925500f, 1.987708037396532800f,
+    1.987665548457797400f,
+  1.987622986438281700f, 1.987580351339550700f, 1.987537643163171700f,
+    1.987494861910715100f,
+  1.987452007583754100f, 1.987409080183863800f, 1.987366079712622900f,
+    1.987323006171612500f,
+  1.987279859562415900f, 1.987236639886619700f, 1.987193347145813000f,
+    1.987149981341587400f,
+  1.987106542475537400f, 1.987063030549260300f, 1.987019445564355700f,
+    1.986975787522426100f,
+  1.986932056425076800f, 1.986888252273915500f, 1.986844375070552900f,
+    1.986800424816602200f,
+  1.986756401513679400f, 1.986712305163403000f, 1.986668135767394300f,
+    1.986623893327277500f,
+  1.986579577844678900f, 1.986535189321228000f, 1.986490727758556800f,
+    1.986446193158300400f,
+  1.986401585522095600f, 1.986356904851583000f, 1.986312151148405200f,
+    1.986267324414207500f,
+  1.986222424650638400f, 1.986177451859348200f, 1.986132406041990900f,
+    1.986087287200222700f,
+  1.986042095335702300f, 1.985996830450091200f, 1.985951492545054100f,
+    1.985906081622257300f,
+  1.985860597683371000f, 1.985815040730067200f, 1.985769410764020900f,
+    1.985723707786909900f,
+  1.985677931800414500f, 1.985632082806217900f, 1.985586160806005700f,
+    1.985540165801466200f,
+  1.985494097794290800f, 1.985447956786173100f, 1.985401742778809500f,
+    1.985355455773899500f,
+  1.985309095773144500f, 1.985262662778249300f, 1.985216156790921000f,
+    1.985169577812869500f,
+  1.985122925845807400f, 1.985076200891450000f, 1.985029402951515200f,
+    1.984982532027723700f,
+  1.984935588121798700f, 1.984888571235466200f, 1.984841481370454900f,
+    1.984794318528496200f,
+  1.984747082711324100f, 1.984699773920675300f, 1.984652392158289500f,
+    1.984604937425908300f,
+  1.984557409725276700f, 1.984509809058142300f, 1.984462135426255000f,
+    1.984414388831367900f,
+  1.984366569275236400f, 1.984318676759618400f, 1.984270711286275200f,
+    1.984222672856969800f,
+  1.984174561473469200f, 1.984126377137541700f, 1.984078119850959200f,
+    1.984029789615495900f,
+  1.983981386432928800f, 1.983932910305037400f, 1.983884361233604100f,
+    1.983835739220414000f,
+  1.983787044267254700f, 1.983738276375916800f, 1.983689435548192900f,
+    1.983640521785879200f,
+  1.983591535090773800f, 1.983542475464678000f, 1.983493342909395500f,
+    1.983444137426732600f,
+  1.983394859018498900f, 1.983345507686505900f, 1.983296083432567900f,
+    1.983246586258502700f,
+  1.983197016166129400f, 1.983147373157271300f, 1.983097657233753100f,
+    1.983047868397403100f,
+  1.982998006650051400f, 1.982948071993531700f, 1.982898064429679900f,
+    1.982847983960334600f,
+  1.982797830587336800f, 1.982747604312531200f, 1.982697305137763700f,
+    1.982646933064884200f,
+  1.982596488095744300f, 1.982545970232199000f, 1.982495379476105800f,
+    1.982444715829324600f,
+  1.982393979293718200f, 1.982343169871152000f, 1.982292287563494300f,
+    1.982241332372615600f,
+  1.982190304300389400f, 1.982139203348692200f, 1.982088029519402300f,
+    1.982036782814401900f,
+  1.981985463235574700f, 1.981934070784807400f, 1.981882605463990200f,
+    1.981831067275015000f,
+  1.981779456219776600f, 1.981727772300172500f, 1.981676015518103500f,
+    1.981624185875472000f,
+  1.981572283374183800f, 1.981520308016147200f, 1.981468259803273300f,
+    1.981416138737475800f,
+  1.981363944820670800f, 1.981311678054777500f, 1.981259338441717400f,
+    1.981206925983415300f,
+  1.981154440681797800f, 1.981101882538794900f, 1.981049251556338900f,
+    1.980996547736364900f,
+  1.980943771080810700f, 1.980890921591616600f, 1.980837999270726100f,
+    1.980785004120084700f,
+  1.980731936141640900f, 1.980678795337345900f, 1.980625581709153600f,
+    1.980572295259020600f,
+  1.980518935988905700f, 1.980465503900771000f, 1.980411998996581200f,
+    1.980358421278303200f,
+  1.980304770747907300f, 1.980251047407365600f, 1.980197251258653900f,
+    1.980143382303749500f,
+  1.980089440544633600f, 1.980035425983289300f, 1.979981338621702200f,
+    1.979927178461861500f,
+  1.979872945505758000f, 1.979818639755386100f, 1.979764261212742400f,
+    1.979709809879825800f,
+  1.979655285758638900f, 1.979600688851186100f, 1.979546019159474900f,
+    1.979491276685515300f,
+  1.979436461431320000f, 1.979381573398904400f, 1.979326612590286400f,
+    1.979271579007487100f,
+  1.979216472652529900f, 1.979161293527440500f, 1.979106041634248100f,
+    1.979050716974983800f,
+  1.978995319551682100f, 1.978939849366379700f, 1.978884306421115900f,
+    1.978828690717932900f,
+  1.978773002258875600f, 1.978717241045991700f, 1.978661407081331100f,
+    1.978605500366946700f,
+  1.978549520904894000f, 1.978493468697231300f, 1.978437343746019600f,
+    1.978381146053322000f,
+  1.978324875621205300f, 1.978268532451738200f, 1.978212116546992100f,
+    1.978155627909041300f,
+  1.978099066539962900f, 1.978042432441836400f, 1.977985725616743900f,
+    1.977928946066770600f,
+  1.977872093794004200f, 1.977815168800534500f, 1.977758171088455100f,
+    1.977701100659861300f,
+  1.977643957516851400f, 1.977586741661526500f, 1.977529453095990200f,
+    1.977472091822348700f,
+  1.977414657842711200f, 1.977357151159189400f, 1.977299571773897700f,
+    1.977241919688953000f,
+  1.977184194906475000f, 1.977126397428586000f, 1.977068527257411300f,
+    1.977010584395078300f,
+  1.976952568843717700f, 1.976894480605462500f, 1.976836319682448300f,
+    1.976778086076813600f,
+  1.976719779790699500f, 1.976661400826249500f, 1.976602949185610500f,
+    1.976544424870931400f,
+  1.976485827884363800f, 1.976427158228062100f, 1.976368415904183900f,
+    1.976309600914888400f,
+  1.976250713262338600f, 1.976191752948699200f, 1.976132719976138000f,
+    1.976073614346825800f,
+  1.976014436062935700f, 1.975955185126643300f, 1.975895861540127200f,
+    1.975836465305568400f,
+  1.975776996425151000f, 1.975717454901061400f, 1.975657840735488800f,
+    1.975598153930624900f,
+  1.975538394488664200f, 1.975478562411804100f, 1.975418657702244300f,
+    1.975358680362187400f,
+  1.975298630393838500f, 1.975238507799405500f, 1.975178312581099100f,
+    1.975118044741132300f,
+  1.975057704281721000f, 1.974997291205083700f, 1.974936805513442000f,
+    1.974876247209019100f,
+  1.974815616294042200f, 1.974754912770740200f, 1.974694136641345300f,
+    1.974633287908091500f,
+  1.974572366573216400f, 1.974511372638960000f, 1.974450306107564900f,
+    1.974389166981275900f,
+  1.974327955262341400f, 1.974266670953011400f, 1.974205314055540000f,
+    1.974143884572182400f,
+  1.974082382505197400f, 1.974020807856846400f, 1.973959160629393100f,
+    1.973897440825104200f,
+  1.973835648446248900f, 1.973773783495099500f, 1.973711845973930000f,
+    1.973649835885018100f,
+  1.973587753230643400f, 1.973525598013088800f, 1.973463370234639600f,
+    1.973401069897583200f,
+  1.973338697004211100f, 1.973276251556815600f, 1.973213733557693400f,
+    1.973151143009142800f,
+  1.973088479913465100f, 1.973025744272964200f, 1.972962936089946800f,
+    1.972900055366722000f,
+  1.972837102105601900f, 1.972774076308901200f, 1.972710977978936900f,
+    1.972647807118029300f,
+  1.972584563728500700f, 1.972521247812676600f, 1.972457859372884500f,
+    1.972394398411455800f,
+  1.972330864930723200f, 1.972267258933022600f, 1.972203580420693000f,
+    1.972139829396075200f,
+  1.972076005861513700f, 1.972012109819354600f, 1.971948141271947500f,
+    1.971884100221644300f,
+  1.971819986670799500f, 1.971755800621770400f, 1.971691542076916800f,
+    1.971627211038601500f,
+  1.971562807509189800f, 1.971498331491049700f, 1.971433782986551400f,
+    1.971369161998068400f,
+  1.971304468527976800f, 1.971239702578655000f, 1.971174864152484400f,
+    1.971109953251848600f,
+  1.971044969879134600f, 1.970979914036731500f, 1.970914785727030800f,
+    1.970849584952427900f,
+  1.970784311715319400f, 1.970718966018105500f, 1.970653547863188600f,
+    1.970588057252973900f,
+  1.970522494189869800f, 1.970456858676286300f, 1.970391150714636800f,
+    1.970325370307337100f,
+  1.970259517456806100f, 1.970193592165464700f, 1.970127594435737000f,
+    1.970061524270049400f,
+  1.969995381670831100f, 1.969929166640514100f, 1.969862879181532700f,
+    1.969796519296324300f,
+  1.969730086987328900f, 1.969663582256988600f, 1.969597005107748900f,
+    1.969530355542057800f,
+  1.969463633562365400f, 1.969396839171125200f, 1.969329972370792700f,
+    1.969263033163826800f,
+  1.969196021552688500f, 1.969128937539841500f, 1.969061781127752400f,
+    1.968994552318890300f,
+  1.968927251115727200f, 1.968859877520737300f, 1.968792431536398000f,
+    1.968724913165188900f,
+  1.968657322409592500f, 1.968589659272094000f, 1.968521923755181000f,
+    1.968454115861344000f,
+  1.968386235593076300f, 1.968318282952873600f, 1.968250257943234200f,
+    1.968182160566659000f,
+  1.968113990825652200f, 1.968045748722719900f, 1.967977434260371300f,
+    1.967909047441118100f,
+  1.967840588267474500f, 1.967772056741957900f, 1.967703452867087800f,
+    1.967634776645386600f,
+  1.967566028079379200f, 1.967497207171593500f, 1.967428313924559600f,
+    1.967359348340810700f,
+  1.967290310422882700f, 1.967221200173313400f, 1.967152017594644200f,
+    1.967082762689418500f,
+  1.967013435460182700f, 1.966944035909485600f, 1.966874564039879300f,
+    1.966805019853917500f,
+  1.966735403354157500f, 1.966665714543159000f, 1.966595953423483800f,
+    1.966526119997697100f,
+  1.966456214268366600f, 1.966386236238062200f, 1.966316185909357200f,
+    1.966246063284826700f,
+  1.966175868367049400f, 1.966105601158605600f, 1.966035261662079300f,
+    1.965964849880056600f,
+  1.965894365815126000f, 1.965823809469879400f, 1.965753180846910900f,
+    1.965682479948817100f,
+  1.965611706778197700f, 1.965540861337654600f, 1.965469943629792700f,
+    1.965398953657219600f,
+  1.965327891422544900f, 1.965256756928382100f, 1.965185550177345900f,
+    1.965114271172054800f,
+  1.965042919915129400f, 1.964971496409193100f, 1.964900000656872000f,
+    1.964828432660794500f,
+  1.964756792423592200f, 1.964685079947899200f, 1.964613295236352000f,
+    1.964541438291590000f,
+  1.964469509116255000f, 1.964397507712991800f, 1.964325434084447600f,
+    1.964253288233272400f,
+  1.964181070162119000f, 1.964108779873642100f, 1.964036417370500300f,
+    1.963963982655353400f,
+  1.963891475730865400f, 1.963818896599701400f, 1.963746245264530700f,
+    1.963673521728023900f,
+  1.963600725992855200f, 1.963527858061700600f, 1.963454917937239800f,
+    1.963381905622154400f,
+  1.963308821119128700f, 1.963235664430850200f, 1.963162435560008100f,
+    1.963089134509295300f,
+  1.963015761281406800f, 1.962942315879040000f, 1.962868798304895400f,
+    1.962795208561676200f,
+  1.962721546652088200f, 1.962647812578839400f, 1.962574006344640900f,
+    1.962500127952206300f,
+  1.962426177404252200f, 1.962352154703497200f, 1.962278059852663000f,
+    1.962203892854473800f,
+  1.962129653711656800f, 1.962055342426941400f, 1.961980959003059500f,
+    1.961906503442746300f,
+  1.961831975748739200f, 1.961757375923778700f, 1.961682703970607100f,
+    1.961607959891970200f,
+  1.961533143690616000f, 1.961458255369295400f, 1.961383294930761700f,
+    1.961308262377770900f,
+  1.961233157713082200f, 1.961157980939456400f, 1.961082732059657800f,
+    1.961007411076453000f,
+  1.960932017992611500f, 1.960856552810905200f, 1.960781015534108800f,
+    1.960705406164999300f,
+  1.960629724706357100f, 1.960553971160964500f, 1.960478145531606700f,
+    1.960402247821071900f,
+  1.960326278032150200f, 1.960250236167635100f, 1.960174122230322400f,
+    1.960097936223010400f,
+  1.960021678148500500f, 1.959945348009596500f, 1.959868945809104500f,
+    1.959792471549834000f,
+  1.959715925234596600f, 1.959639306866206600f, 1.959562616447480900f,
+    1.959485853981239600f,
+  1.959409019470304700f, 1.959332112917501400f, 1.959255134325657000f,
+    1.959178083697602300f,
+  1.959100961036169800f, 1.959023766344195200f, 1.958946499624516700f,
+    1.958869160879975500f,
+  1.958791750113414700f, 1.958714267327680500f, 1.958636712525621900f,
+    1.958559085710090500f,
+  1.958481386883940100f, 1.958403616050027600f, 1.958325773211212300f,
+    1.958247858370356400f,
+  1.958169871530324600f, 1.958091812693984400f, 1.958013681864205500f,
+    1.957935479043860600f,
+  1.957857204235825100f, 1.957778857442976900f, 1.957700438668196700f,
+    1.957621947914367500f,
+  1.957543385184375300f, 1.957464750481108700f, 1.957386043807458800f,
+    1.957307265166319500f,
+  1.957228414560587200f, 1.957149491993160900f, 1.957070497466942400f,
+    1.956991430984836400f,
+  1.956912292549749500f, 1.956833082164591600f, 1.956753799832275300f,
+    1.956674445555715000f,
+  1.956595019337829000f, 1.956515521181537000f, 1.956435951089762200f,
+    1.956356309065430100f,
+  1.956276595111468900f, 1.956196809230809500f, 1.956116951426385600f,
+    1.956037021701132900f,
+  1.955957020057990500f, 1.955876946499899700f, 1.955796801029804800f,
+    1.955716583650652000f,
+  1.955636294365391300f, 1.955555933176974300f, 1.955475500088355900f,
+    1.955394995102493100f,
+  1.955314418222346100f, 1.955233769450877200f, 1.955153048791052000f,
+    1.955072256245838000f,
+  1.954991391818206000f, 1.954910455511129000f, 1.954829447327582900f,
+    1.954748367270545900f,
+  1.954667215342999600f, 1.954585991547927100f, 1.954504695888315000f,
+    1.954423328367152600f,
+  1.954341888987431100f, 1.954260377752145000f, 1.954178794664291200f,
+    1.954097139726869600f,
+  1.954015412942881900f, 1.953933614315333200f, 1.953851743847231100f,
+    1.953769801541585400f,
+  1.953687787401409400f, 1.953605701429718100f, 1.953523543629529700f,
+    1.953441314003864900f,
+  1.953359012555747200f, 1.953276639288202400f, 1.953194194204259200f,
+    1.953111677306948800f,
+  1.953029088599305100f, 1.952946428084364900f, 1.952863695765167100f,
+    1.952780891644753500f,
+  1.952698015726169100f, 1.952615068012460300f, 1.952532048506677300f,
+    1.952448957211872200f,
+  1.952365794131100300f, 1.952282559267419100f, 1.952199252623889200f,
+    1.952115874203572900f,
+  1.952032424009536600f, 1.951948902044847900f, 1.951865308312577900f,
+    1.951781642815800100f,
+  1.951697905557590700f, 1.951614096541028500f, 1.951530215769194700f,
+    1.951446263245173500f,
+  1.951362238972051500f, 1.951278142952918200f, 1.951193975190865600f,
+    1.951109735688987900f,
+  1.951025424450382900f, 1.950941041478150100f, 1.950856586775392200f,
+    1.950772060345214300f,
+  1.950687462190724200f, 1.950602792315032200f, 1.950518050721251600f,
+    1.950433237412498000f,
+  1.950348352391889600f, 1.950263395662547700f, 1.950178367227595900f,
+    1.950093267090159800f,
+  1.950008095253369200f, 1.949922851720355100f, 1.949837536494251700f,
+    1.949752149578196000f,
+  1.949666690975327100f, 1.949581160688787400f, 1.949495558721721500f,
+    1.949409885077276500f,
+  1.949324139758602700f, 1.949238322768852800f, 1.949152434111181700f,
+    1.949066473788747300f,
+  1.948980441804710300f, 1.948894338162233900f, 1.948808162864483600f,
+    1.948721915914628100f,
+  1.948635597315838200f, 1.948549207071288000f, 1.948462745184153400f,
+    1.948376211657613500f,
+  1.948289606494849800f, 1.948202929699046800f, 1.948116181273391100f,
+    1.948029361221072400f,
+  1.947942469545282500f, 1.947855506249216700f, 1.947768471336071700f,
+    1.947681364809048100f,
+  1.947594186671348000f, 1.947506936926177300f, 1.947419615576743600f,
+    1.947332222626257500f,
+  1.947244758077932200f, 1.947157221934983500f, 1.947069614200629900f,
+    1.946981934878092300f,
+  1.946894183970594900f, 1.946806361481363500f, 1.946718467413627300f,
+    1.946630501770618000f,
+  1.946542464555569800f, 1.946454355771719300f, 1.946366175422306500f,
+    1.946277923510573200f,
+  1.946189600039764300f, 1.946101205013127000f, 1.946012738433911600f,
+    1.945924200305370700f,
+  1.945835590630759400f, 1.945746909413335900f, 1.945658156656360700f,
+    1.945569332363096700f,
+  1.945480436536810100f, 1.945391469180769200f, 1.945302430298244900f,
+    1.945213319892511200f,
+  1.945124137966844200f, 1.945034884524523100f, 1.944945559568829200f,
+    1.944856163103046800f,
+  1.944766695130463000f, 1.944677155654366900f, 1.944587544678050900f,
+    1.944497862204809900f,
+  1.944408108237940700f, 1.944318282780743900f, 1.944228385836521700f,
+    1.944138417408579400f,
+  1.944048377500225100f, 1.943958266114769200f, 1.943868083255524800f,
+    1.943777828925807600f,
+  1.943687503128936200f, 1.943597105868231500f, 1.943506637147017300f,
+    1.943416096968619400f,
+  1.943325485336367300f, 1.943234802253592400f, 1.943144047723628400f,
+    1.943053221749812400f,
+  1.942962324335484100f, 1.942871355483985200f, 1.942780315198660200f,
+    1.942689203482856900f,
+  1.942598020339924700f, 1.942506765773216500f, 1.942415439786087300f,
+    1.942324042381895000f,
+  1.942232573564000000f, 1.942141033335765400f, 1.942049421700556600f,
+    1.941957738661741900f,
+  1.941865984222692900f, 1.941774158386782200f, 1.941682261157386700f,
+    1.941590292537884700f,
+  1.941498252531658200f, 1.941406141142090600f, 1.941313958372568900f,
+    1.941221704226482500f,
+  1.941129378707223000f, 1.941036981818185400f, 1.940944513562766300f,
+    1.940851973944365900f,
+  1.940759362966386600f, 1.940666680632233200f, 1.940573926945313700f,
+    1.940481101909038200f,
+  1.940388205526819600f, 1.940295237802073500f, 1.940202198738217900f,
+    1.940109088338673600f,
+  1.940015906606864300f, 1.939922653546215500f, 1.939829329160156500f,
+    1.939735933452118000f,
+  1.939642466425534300f, 1.939548928083841800f, 1.939455318430479500f,
+    1.939361637468889100f,
+  1.939267885202515400f, 1.939174061634805000f, 1.939080166769207700f,
+    1.938986200609175600f,
+  1.938892163158163700f, 1.938798054419629500f, 1.938703874397032800f,
+    1.938609623093837000f,
+  1.938515300513506700f, 1.938420906659510600f, 1.938326441535318500f,
+    1.938231905144404400f,
+  1.938137297490243500f, 1.938042618576314400f, 1.937947868406098500f,
+    1.937853046983079300f,
+  1.937758154310742900f, 1.937663190392578500f, 1.937568155232077600f,
+    1.937473048832734500f,
+  1.937377871198045600f, 1.937282622331510500f, 1.937187302236631500f,
+    1.937091910916912900f,
+  1.936996448375861900f, 1.936900914616988900f, 1.936805309643805800f,
+    1.936709633459828200f,
+  1.936613886068573500f, 1.936518067473562300f, 1.936422177678317300f,
+    1.936326216686364400f,
+  1.936230184501231500f, 1.936134081126449800f, 1.936037906565552400f,
+    1.935941660822075600f,
+  1.935845343899558000f, 1.935748955801540800f, 1.935652496531568000f,
+    1.935555966093186300f,
+  1.935459364489944500f, 1.935362691725394500f, 1.935265947803090900f,
+    1.935169132726590500f,
+  1.935072246499453000f, 1.934975289125240500f, 1.934878260607517900f,
+    1.934781160949852600f,
+  1.934683990155814800f, 1.934586748228977100f, 1.934489435172914900f,
+    1.934392050991206300f,
+  1.934294595687431300f, 1.934197069265173500f, 1.934099471728018700f,
+    1.934001803079554700f,
+  1.933904063323373300f, 1.933806252463067500f, 1.933708370502233800f,
+    1.933610417444471000f,
+  1.933512393293380600f, 1.933414298052566600f, 1.933316131725635800f,
+    1.933217894316197300f,
+  1.933119585827862900f, 1.933021206264247600f, 1.932922755628968100f,
+    1.932824233925644300f,
+  1.932725641157898600f, 1.932626977329356100f, 1.932528242443643900f,
+    1.932429436504392800f,
+  1.932330559515235100f, 1.932231611479806800f, 1.932132592401745400f,
+    1.932033502284691700f,
+  1.931934341132289100f, 1.931835108948183300f, 1.931735805736022800f,
+    1.931636431499459000f,
+  1.931536986242145200f, 1.931437469967737900f, 1.931337882679895900f,
+    1.931238224382281000f,
+  1.931138495078557300f, 1.931038694772391200f, 1.930938823467452500f,
+    1.930838881167413100f,
+  1.930738867875947400f, 1.930638783596732700f, 1.930538628333448900f,
+    1.930438402089778200f,
+  1.930338104869405900f, 1.930237736676019500f, 1.930137297513309300f,
+    1.930036787384968200f,
+  1.929936206294691400f, 1.929835554246177400f, 1.929734831243126600f,
+    1.929634037289242400f,
+  1.929533172388230700f, 1.929432236543799900f, 1.929331229759661200f,
+    1.929230152039528500f,
+  1.929129003387117800f, 1.929027783806148300f, 1.928926493300341400f,
+    1.928825131873421500f,
+  1.928723699529115000f, 1.928622196271151800f, 1.928520622103263400f,
+    1.928418977029184600f,
+  1.928317261052652700f, 1.928215474177407100f, 1.928113616407190600f,
+    1.928011687745748300f,
+  1.927909688196827400f, 1.927807617764178300f, 1.927705476451554000f,
+    1.927603264262709900f,
+  1.927500981201404100f, 1.927398627271397000f, 1.927296202476451900f,
+    1.927193706820335100f,
+  1.927091140306814500f, 1.926988502939661400f, 1.926885794722649600f,
+    1.926783015659555300f,
+  1.926680165754157500f, 1.926577245010237400f, 1.926474253431579500f,
+    1.926371191021970100f,
+  1.926268057785198700f, 1.926164853725057300f, 1.926061578845340600f,
+    1.925958233149845000f,
+  1.925854816642371000f, 1.925751329326720600f, 1.925647771206698600f,
+    1.925544142286112800f,
+  1.925440442568773000f, 1.925336672058492300f, 1.925232830759086000f,
+    1.925128918674371900f,
+  1.925024935808170600f, 1.924920882164305300f, 1.924816757746601800f,
+    1.924712562558888100f,
+  1.924608296604995800f, 1.924503959888757900f, 1.924399552414010700f,
+    1.924295074184593000f,
+  1.924190525204346300f, 1.924085905477114400f, 1.923981215006744100f,
+    1.923876453797084300f,
+  1.923771621851986700f, 1.923666719175306100f, 1.923561745770898900f,
+    1.923456701642625200f,
+  1.923351586794346900f, 1.923246401229928600f, 1.923141144953238300f,
+    1.923035817968145300f,
+  1.922930420278522500f, 1.922824951888245000f, 1.922719412801190600f,
+    1.922613803021239600f,
+  1.922508122552275100f, 1.922402371398182600f, 1.922296549562850100f,
+    1.922190657050168800f,
+  1.922084693864031700f, 1.921978660008334600f, 1.921872555486976700f,
+    1.921766380303858500f,
+  1.921660134462884100f, 1.921553817967959900f, 1.921447430822994500f,
+    1.921340973031900000f,
+  1.921234444598590100f, 1.921127845526981600f, 1.921021175820994100f,
+    1.920914435484549100f,
+  1.920807624521571700f, 1.920700742935988600f, 1.920593790731729600f,
+    1.920486767912727300f,
+  1.920379674482916500f, 1.920272510446234400f, 1.920165275806621400f,
+    1.920057970568020100f,
+  1.919950594734376000f, 1.919843148309637000f, 1.919735631297753400f,
+    1.919628043702678300f,
+  1.919520385528367300f, 1.919412656778779000f, 1.919304857457874200f,
+    1.919196987569616200f,
+  1.919089047117971100f, 1.918981036106907700f, 1.918872954540397300f,
+    1.918764802422413500f,
+  1.918656579756932800f, 1.918548286547934400f, 1.918439922799399800f,
+    1.918331488515313300f,
+  1.918222983699661600f, 1.918114408356434300f, 1.918005762489623400f,
+    1.917897046103223200f,
+  1.917788259201231200f, 1.917679401787647100f, 1.917570473866473200f,
+    1.917461475441714500f,
+  1.917352406517378600f, 1.917243267097475700f, 1.917134057186018300f,
+    1.917024776787022100f,
+  1.916915425904504700f, 1.916806004542486800f, 1.916696512704991500f,
+    1.916586950396044400f,
+  1.916477317619674100f, 1.916367614379911100f, 1.916257840680788900f,
+    1.916147996526343700f,
+  1.916038081920614400f, 1.915928096867641800f, 1.915818041371470000f,
+    1.915707915436145200f,
+  1.915597719065716700f, 1.915487452264236000f, 1.915377115035757200f,
+    1.915266707384337200f,
+  1.915156229314035200f, 1.915045680828913400f, 1.914935061933036300f,
+    1.914824372630470800f,
+  1.914713612925287100f, 1.914602782821557000f, 1.914491882323355700f,
+    1.914380911434760500f,
+  1.914269870159851700f, 1.914158758502712000f, 1.914047576467426500f,
+    1.913936324058083100f,
+  1.913825001278772100f, 1.913713608133586600f, 1.913602144626622500f,
+    1.913490610761977600f,
+  1.913379006543752800f, 1.913267331976051400f, 1.913155587062979500f,
+    1.913043771808645700f,
+  1.912931886217160900f, 1.912819930292639000f, 1.912707904039196300f,
+    1.912595807460951500f,
+  1.912483640562026200f, 1.912371403346544400f, 1.912259095818632700f,
+    1.912146717982420500f,
+  1.912034269842039600f, 1.911921751401624200f, 1.911809162665311500f,
+    1.911696503637241100f,
+  1.911583774321554700f, 1.911470974722397500f, 1.911358104843916500f,
+    1.911245164690262000f,
+  1.911132154265586100f, 1.911019073574044200f, 1.910905922619793800f,
+    1.910792701406995000f,
+  1.910679409939810600f, 1.910566048222406300f, 1.910452616258949900f,
+    1.910339114053611900f,
+  1.910225541610565800f, 1.910111898933986900f, 1.909998186028053700f,
+    1.909884402896947100f,
+  1.909770549544850500f, 1.909656625975950200f, 1.909542632194434700f,
+    1.909428568204495100f,
+  1.909314434010325400f, 1.909200229616121700f, 1.909085955026083200f,
+    1.908971610244411600f,
+  1.908857195275310800f, 1.908742710122987700f, 1.908628154791651300f,
+    1.908513529285513500f,
+  1.908398833608789100f, 1.908284067765694900f, 1.908169231760450400f,
+    1.908054325597278200f,
+  1.907939349280402400f, 1.907824302814050900f, 1.907709186202453600f,
+    1.907593999449842800f,
+  1.907478742560453600f, 1.907363415538523700f, 1.907248018388293400f,
+    1.907132551114005600f,
+  1.907017013719905600f, 1.906901406210241200f, 1.906785728589263300f,
+    1.906669980861224900f,
+  1.906554163030381500f, 1.906438275100991600f, 1.906322317077316300f,
+    1.906206288963618700f,
+  1.906090190764164700f, 1.905974022483223300f, 1.905857784125065500f,
+    1.905741475693964800f,
+  1.905625097194197900f, 1.905508648630043700f, 1.905392130005783400f,
+    1.905275541325701400f,
+  1.905158882594083900f, 1.905042153815220700f, 1.904925354993402900f,
+    1.904808486132925300f,
+  1.904691547238084800f, 1.904574538313180700f, 1.904457459362515200f,
+    1.904340310390393100f,
+  1.904223091401121600f, 1.904105802399010300f, 1.903988443388371600f,
+    1.903871014373520700f,
+  1.903753515358774800f, 1.903635946348454500f, 1.903518307346881800f,
+    1.903400598358382600f,
+  1.903282819387284200f, 1.903164970437917400f, 1.903047051514615000f,
+    1.902929062621712600f,
+  1.902811003763547900f, 1.902692874944462300f, 1.902574676168798700f,
+    1.902456407440902700f,
+  1.902338068765123200f, 1.902219660145810800f, 1.902101181587319000f,
+    1.901982633094004200f,
+  1.901864014670225000f, 1.901745326320342500f, 1.901626568048721000f,
+    1.901507739859726200f,
+  1.901388841757727600f, 1.901269873747096600f, 1.901150835832207100f,
+    1.901031728017436300f,
+  1.900912550307162700f, 1.900793302705768900f, 1.900673985217638900f,
+    1.900554597847159400f,
+  1.900435140598720500f, 1.900315613476714100f, 1.900196016485534700f,
+    1.900076349629579600f,
+  1.899956612913248800f, 1.899836806340944300f, 1.899716929917071500f,
+    1.899596983646037600f,
+  1.899476967532252900f, 1.899356881580129800f, 1.899236725794083600f,
+    1.899116500178532200f,
+  1.898996204737895900f, 1.898875839476597700f, 1.898755404399062900f,
+    1.898634899509719500f,
+  1.898514324812998300f, 1.898393680313332600f, 1.898272966015157800f,
+    1.898152181922912600f,
+  1.898031328041037700f, 1.897910404373976500f, 1.897789410926175000f,
+    1.897668347702081900f,
+  1.897547214706148300f, 1.897426011942827900f, 1.897304739416577200f,
+    1.897183397131854600f,
+  1.897061985093121800f, 1.896940503304842800f, 1.896818951771484000f,
+    1.896697330497514800f,
+  1.896575639487406300f, 1.896453878745633100f, 1.896332048276672100f,
+    1.896210148085002400f,
+  1.896088178175106200f, 1.895966138551467700f, 1.895844029218574100f,
+    1.895721850180915000f,
+  1.895599601442982600f, 1.895477283009271400f, 1.895354894884279100f,
+    1.895232437072505300f,
+  1.895109909578452500f, 1.894987312406625700f, 1.894864645561532100f,
+    1.894741909047682500f,
+  1.894619102869589100f, 1.894496227031767100f, 1.894373281538734400f,
+    1.894250266395011600f,
+  1.894127181605121100f, 1.894004027173588700f, 1.893880803104942600f,
+    1.893757509403713100f,
+  1.893634146074433500f, 1.893510713121639300f, 1.893387210549869000f,
+    1.893263638363663400f,
+  1.893139996567565900f, 1.893016285166122500f, 1.892892504163881600f,
+    1.892768653565394300f,
+  1.892644733375214300f, 1.892520743597897700f, 1.892396684238003300f,
+    1.892272555300092300f,
+  1.892148356788728700f, 1.892024088708479200f, 1.891899751063912200f,
+    1.891775343859599400f,
+  1.891650867100115300f, 1.891526320790036100f, 1.891401704933941100f,
+    1.891277019536412400f,
+  1.891152264602033800f, 1.891027440135392600f, 1.890902546141078000f,
+    1.890777582623682300f,
+  1.890652549587799700f, 1.890527447038027300f, 1.890402274978965100f,
+    1.890277033415215200f,
+  1.890151722351382200f, 1.890026341792073500f, 1.889900891741899100f,
+    1.889775372205471300f,
+  1.889649783187405100f, 1.889524124692318200f, 1.889398396724830500f,
+    1.889272599289564900f,
+  1.889146732391146400f, 1.889020796034202700f, 1.888894790223364600f,
+    1.888768714963264400f,
+  1.888642570258537700f, 1.888516356113822700f, 1.888390072533759700f,
+    1.888263719522991900f,
+  1.888137297086165000f, 1.888010805227927000f, 1.887884243952928600f,
+    1.887757613265823400f,
+  1.887630913171267000f, 1.887504143673917700f, 1.887377304778437000f,
+    1.887250396489487800f,
+  1.887123418811736500f, 1.886996371749851700f, 1.886869255308504200f,
+    1.886742069492368000f,
+  1.886614814306119400f, 1.886487489754437300f, 1.886360095842002600f,
+    1.886232632573499700f,
+  1.886105099953614900f, 1.885977497987037000f, 1.885849826678457800f,
+    1.885722086032571200f,
+  1.885594276054074300f, 1.885466396747665700f, 1.885338448118047700f,
+    1.885210430169924200f,
+  1.885082342908002400f, 1.884954186336991400f, 1.884825960461603100f,
+    1.884697665286552400f,
+  1.884569300816556000f, 1.884440867056333700f, 1.884312364010607600f,
+    1.884183791684102400f,
+  1.884055150081545200f, 1.883926439207665800f, 1.883797659067196800f,
+    1.883668809664872600f,
+  1.883539891005431100f, 1.883410903093611900f, 1.883281845934157800f,
+    1.883152719531813800f,
+  1.883023523891327300f, 1.882894259017448900f, 1.882764924914930700f,
+    1.882635521588528400f,
+  1.882506049042999700f, 1.882376507283104900f, 1.882246896313606800f,
+    1.882117216139270700f,
+  1.881987466764865100f, 1.881857648195159900f, 1.881727760434928500f,
+    1.881597803488946500f,
+  1.881467777361992100f, 1.881337682058845700f, 1.881207517584290600f,
+    1.881077283943112900f,
+  1.880946981140100500f, 1.880816609180044700f, 1.880686168067738500f,
+    1.880555657807977800f,
+  1.880425078405561600f, 1.880294429865290600f, 1.880163712191968300f,
+    1.880032925390400900f,
+  1.879902069465397200f, 1.879771144421768200f, 1.879640150264327600f,
+    1.879509086997891900f,
+  1.879377954627279700f, 1.879246753157312700f, 1.879115482592814500f,
+    1.878984142938611600f,
+  1.878852734199532900f, 1.878721256380410100f, 1.878589709486077300f,
+    1.878458093521370800f,
+  1.878326408491130200f, 1.878194654400196600f, 1.878062831253414900f,
+    1.877930939055631100f,
+  1.877798977811695200f, 1.877666947526458700f, 1.877534848204775800f,
+    1.877402679851504000f,
+  1.877270442471502100f, 1.877138136069632400f, 1.877005760650759500f,
+    1.876873316219750200f,
+  1.876740802781474500f, 1.876608220340804100f, 1.876475568902614000f,
+    1.876342848471781200f,
+  1.876210059053185600f, 1.876077200651709500f, 1.875944273272237800f,
+    1.875811276919657500f,
+  1.875678211598858800f, 1.875545077314734000f, 1.875411874072178100f,
+    1.875278601876088700f,
+  1.875145260731365700f, 1.875011850642911600f, 1.874878371615631900f,
+    1.874744823654434000f,
+  1.874611206764227800f, 1.874477520949926500f, 1.874343766216444800f,
+    1.874209942568701100f,
+  1.874076050011615400f, 1.873942088550110400f, 1.873808058189111700f,
+    1.873673958933546900f,
+  1.873539790788347100f, 1.873405553758444600f, 1.873271247848775400f,
+    1.873136873064277000f,
+  1.873002429409890600f, 1.872867916890558900f, 1.872733335511227700f,
+    1.872598685276845000f,
+  1.872463966192361900f, 1.872329178262731200f, 1.872194321492908700f,
+    1.872059395887852900f,
+  1.871924401452524700f, 1.871789338191887100f, 1.871654206110906500f,
+    1.871519005214550700f,
+  1.871383735507791100f, 1.871248396995601300f, 1.871112989682956800f,
+    1.870977513574836500f,
+  1.870841968676221400f, 1.870706354992095000f, 1.870570672527443600f,
+    1.870434921287255700f,
+  1.870299101276522400f, 1.870163212500237900f, 1.870027254963397800f,
+    1.869891228671001200f,
+  1.869755133628049600f, 1.869618969839546500f, 1.869482737310498100f,
+    1.869346436045913800f,
+  1.869210066050804600f, 1.869073627330184700f, 1.868937119889070300f,
+    1.868800543732480600f,
+  1.868663898865437200f, 1.868527185292963700f, 1.868390403020087100f,
+    1.868253552051836200f,
+  1.868116632393243000f, 1.867979644049341200f, 1.867842587025167800f,
+    1.867705461325761800f,
+  1.867568266956164800f, 1.867431003921421500f, 1.867293672226578300f,
+    1.867156271876684500f,
+  1.867018802876792200f, 1.866881265231955500f, 1.866743658947231300f,
+    1.866605984027679000f,
+  1.866468240478360600f, 1.866330428304340300f, 1.866192547510685300f,
+    1.866054598102465000f,
+  1.865916580084751500f, 1.865778493462619100f, 1.865640338241145100f,
+    1.865502114425408900f,
+  1.865363822020492700f, 1.865225461031480900f, 1.865087031463460900f,
+    1.864948533321522300f,
+  1.864809966610757400f, 1.864671331336260600f, 1.864532627503129100f,
+    1.864393855116463200f,
+  1.864255014181364500f, 1.864116104702938000f, 1.863977126686291200f,
+    1.863838080136534000f,
+  1.863698965058778300f, 1.863559781458139300f, 1.863420529339734100f,
+    1.863281208708683000f,
+  1.863141819570107900f, 1.863002361929134500f, 1.862862835790889400f,
+    1.862723241160503300f,
+  1.862583578043108100f, 1.862443846443839300f, 1.862304046367834200f,
+    1.862164177820232700f,
+  1.862024240806177800f, 1.861884235330814300f, 1.861744161399289600f,
+    1.861604019016754200f,
+  1.861463808188360500f, 1.861323528919263800f, 1.861183181214621600f,
+    1.861042765079594200f,
+  1.860902280519344500f, 1.860761727539037300f, 1.860621106143840500f,
+    1.860480416338924600f,
+  1.860339658129461800f, 1.860198831520627900f, 1.860057936517600700f,
+    1.859916973125560000f,
+  1.859775941349689000f, 1.859634841195173100f, 1.859493672667199800f,
+    1.859352435770959900f,
+  1.859211130511645900f, 1.859069756894453400f, 1.858928314924580300f,
+    1.858786804607227100f,
+  1.858645225947596300f, 1.858503578950893900f, 1.858361863622327400f,
+    1.858220079967107600f,
+  1.858078227990447300f, 1.857936307697561900f, 1.857794319093669900f,
+    1.857652262183991000f,
+  1.857510136973749000f, 1.857367943468169100f, 1.857225681672479300f,
+    1.857083351591910300f,
+  1.856940953231694900f, 1.856798486597069000f, 1.856655951693270600f,
+    1.856513348525540300f,
+  1.856370677099121100f, 1.856227937419258700f, 1.856085129491201100f,
+    1.855942253320199200f,
+  1.855799308911506100f, 1.855656296270377300f, 1.855513215402071000f,
+    1.855370066311848000f,
+  1.855226849004971500f, 1.855083563486706900f, 1.854940209762322700f,
+    1.854796787837089500f,
+  1.854653297716280400f, 1.854509739405171300f, 1.854366112909040300f,
+    1.854222418233168400f,
+  1.854078655382838300f, 1.853934824363336200f, 1.853790925179950500f,
+    1.853646957837971500f,
+  1.853502922342692600f, 1.853358818699409900f, 1.853214646913421200f,
+    1.853070406990027500f,
+  1.852926098934532200f, 1.852781722752241000f, 1.852637278448462200f,
+    1.852492766028506400f,
+  1.852348185497687300f, 1.852203536861320600f, 1.852058820124724300f,
+    1.851914035293219700f,
+  1.851769182372129600f, 1.851624261366780400f, 1.851479272282500000f,
+    1.851334215124619300f,
+  1.851189089898471800f, 1.851043896609393400f, 1.850898635262721900f,
+    1.850753305863798800f,
+  1.850607908417967200f, 1.850462442930572900f, 1.850316909406964200f,
+    1.850171307852492200f,
+  1.850025638272510000f, 1.849879900672373600f, 1.849734095057441200f,
+    1.849588221433073700f,
+  1.849442279804634600f, 1.849296270177489800f, 1.849150192557007300f,
+    1.849004046948558200f,
+  1.848857833357515900f, 1.848711551789256300f, 1.848565202249157400f,
+    1.848418784742600400f,
+  1.848272299274968500f, 1.848125745851647800f, 1.847979124478026100f,
+    1.847832435159495000f,
+  1.847685677901447200f, 1.847538852709279100f, 1.847391959588388300f,
+    1.847244998544176300f,
+  1.847097969582046200f, 1.846950872707404000f, 1.846803707925657600f,
+    1.846656475242218300f,
+  1.846509174662499300f, 1.846361806191916000f, 1.846214369835887500f,
+    1.846066865599834000f,
+  1.845919293489179000f, 1.845771653509348200f, 1.845623945665770100f,
+    1.845476169963875500f,
+  1.845328326409097400f, 1.845180415006871800f, 1.845032435762637100f,
+    1.844884388681833800f,
+  1.844736273769905300f, 1.844588091032297400f, 1.844439840474458200f,
+    1.844291522101838800f,
+  1.844143135919891900f, 1.843994681934073600f, 1.843846160149842200f,
+    1.843697570572658200f,
+  1.843548913207985000f, 1.843400188061288000f, 1.843251395138035800f,
+    1.843102534443698900f,
+  1.842953605983750400f, 1.842804609763666100f, 1.842655545788924000f,
+    1.842506414065004900f,
+  1.842357214597392100f, 1.842207947391570900f, 1.842058612453029600f,
+    1.841909209787258900f,
+  1.841759739399751800f, 1.841610201296003800f, 1.841460595481513100f,
+    1.841310921961780500f,
+  1.841161180742308500f, 1.841011371828603200f, 1.840861495226172600f,
+    1.840711550940526700f,
+  1.840561538977179200f, 1.840411459341645400f, 1.840261312039443100f,
+    1.840111097076092800f,
+  1.839960814457117600f, 1.839810464188043100f, 1.839660046274397100f,
+    1.839509560721709800f,
+  1.839359007535514400f, 1.839208386721346500f, 1.839057698284743500f,
+    1.838906942231246100f,
+  1.838756118566397200f, 1.838605227295741800f, 1.838454268424828400f,
+    1.838303241959206700f,
+  1.838152147904429800f, 1.838000986266052900f, 1.837849757049633900f,
+    1.837698460260732900f,
+  1.837547095904912700f, 1.837395663987738700f, 1.837244164514778600f,
+    1.837092597491602100f,
+  1.836940962923782700f, 1.836789260816895000f, 1.836637491176516600f,
+    1.836485654008228200f,
+  1.836333749317611700f, 1.836181777110252900f, 1.836029737391738700f,
+    1.835877630167659800f,
+  1.835725455443608200f, 1.835573213225179400f, 1.835420903517970500f,
+    1.835268526327581900f,
+  1.835116081659615700f, 1.834963569519677100f, 1.834810989913373500f,
+    1.834658342846314800f,
+  1.834505628324113200f, 1.834352846352383700f, 1.834199996936744000f,
+    1.834047080082813300f,
+  1.833894095796214400f, 1.833741044082571900f, 1.833587924947513100f,
+    1.833434738396668000f,
+  1.833281484435668400f, 1.833128163070149300f, 1.832974774305747600f,
+    1.832821318148103500f,
+  1.832667794602858400f, 1.832514203675657600f, 1.832360545372147900f,
+    1.832206819697979000f,
+  1.832053026658802700f, 1.831899166260273700f, 1.831745238508049300f,
+    1.831591243407788300f,
+  1.831437180965153100f, 1.831283051185808300f, 1.831128854075420500f,
+    1.830974589639659000f,
+  1.830820257884196100f, 1.830665858814705600f, 1.830511392436864800f,
+    1.830356858756352800f,
+  1.830202257778851300f, 1.830047589510044500f, 1.829892853955619200f,
+    1.829738051121264600f,
+  1.829583181012672400f, 1.829428243635536500f, 1.829273238995553700f,
+    1.829118167098423100f,
+  1.828963027949846100f, 1.828807821555527000f, 1.828652547921171900f,
+    1.828497207052490100f,
+  1.828341798955192900f, 1.828186323634994200f, 1.828030781097610400f,
+    1.827875171348760400f,
+  1.827719494394165500f, 1.827563750239549400f, 1.827407938890638600f,
+    1.827252060353161500f,
+  1.827096114632849700f, 1.826940101735436500f, 1.826784021666658400f,
+    1.826627874432253700f,
+  1.826471660037963800f, 1.826315378489531800f, 1.826159029792704400f,
+    1.826002613953229500f,
+  1.825846130976858100f, 1.825689580869344100f, 1.825532963636443000f,
+    1.825376279283913200f,
+  1.825219527817515800f, 1.825062709243013800f, 1.824905823566173000f,
+    1.824748870792761900f,
+  1.824591850928550800f, 1.824434763979313300f, 1.824277609950824700f,
+    1.824120388848863300f,
+  1.823963100679209600f, 1.823805745447646600f, 1.823648323159960100f,
+    1.823490833821937600f,
+  1.823333277439369600f, 1.823175654018049300f, 1.823017963563772000f,
+    1.822860206082335300f,
+  1.822702381579539800f, 1.822544490061187800f, 1.822386531533084900f,
+    1.822228506001038800f,
+  1.822070413470859600f, 1.821912253948359700f, 1.821754027439354400f,
+    1.821595733949661100f,
+  1.821437373485099900f, 1.821278946051493100f, 1.821120451654665700f,
+    1.820961890300445400f,
+  1.820803261994661500f, 1.820644566743146800f, 1.820485804551735800f,
+    1.820326975426265600f,
+  1.820168079372576300f, 1.820009116396509800f, 1.819850086503910700f,
+    1.819690989700625900f,
+  1.819531825992505500f, 1.819372595385401000f, 1.819213297885166900f,
+    1.819053933497660300f,
+  1.818894502228740600f, 1.818735004084269600f, 1.818575439070111200f,
+    1.818415807192132600f,
+  1.818256108456203000f, 1.818096342868193800f, 1.817936510433979300f,
+    1.817776611159436000f,
+  1.817616645050443000f, 1.817456612112881900f, 1.817296512352636300f,
+    1.817136345775592900f,
+  1.816976112387640700f, 1.816815812194670700f, 1.816655445202576700f,
+    1.816495011417255300f,
+  1.816334510844604700f, 1.816173943490526400f, 1.816013309360923900f,
+    1.815852608461703300f,
+  1.815691840798773000f, 1.815531006378043900f, 1.815370105205429600f,
+    1.815209137286846200f,
+  1.815048102628211500f, 1.814887001235446600f, 1.814725833114474700f,
+    1.814564598271221300f,
+  1.814403296711615000f, 1.814241928441585800f, 1.814080493467067300f,
+    1.813918991793994900f,
+  1.813757423428306000f, 1.813595788375941700f, 1.813434086642844400f,
+    1.813272318234959700f,
+  1.813110483158235400f, 1.812948581418621500f, 1.812786613022070700f,
+    1.812624577974538000f,
+  1.812462476281981200f, 1.812300307950360300f, 1.812138072985637800f,
+    1.811975771393778300f,
+  1.811813403180749300f, 1.811650968352521000f, 1.811488466915065000f,
+    1.811325898874356800f,
+  1.811163264236372900f, 1.811000563007093100f, 1.810837795192499400f,
+    1.810674960798576600f,
+  1.810512059831311400f, 1.810349092296693400f, 1.810186058200714100f,
+    1.810022957549368000f,
+  1.809859790348652200f, 1.809696556604565300f, 1.809533256323109200f,
+    1.809369889510288100f,
+  1.809206456172108200f, 1.809042956314578900f, 1.808879389943711200f,
+    1.808715757065519200f,
+  1.808552057686019200f, 1.808388291811230000f, 1.808224459447172800f,
+    1.808060560599871200f,
+  1.807896595275351200f, 1.807732563479641300f, 1.807568465218772900f,
+    1.807404300498778800f,
+  1.807240069325695400f, 1.807075771705560800f, 1.806911407644415700f,
+    1.806746977148303300f,
+  1.806582480223269500f, 1.806417916875362000f, 1.806253287110631600f,
+    1.806088590935131000f,
+  1.805923828354915900f, 1.805758999376044100f, 1.805594104004575800f,
+    1.805429142246573600f,
+  1.805264114108102900f, 1.805099019595231200f, 1.804933858714028700f,
+    1.804768631470567500f,
+  1.804603337870923000f, 1.804437977921172300f, 1.804272551627395400f,
+    1.804107058995674500f,
+  1.803941500032094200f, 1.803775874742741500f, 1.803610183133706400f,
+    1.803444425211080400f,
+  1.803278600980958300f, 1.803112710449436900f, 1.802946753622615400f,
+    1.802780730506595700f,
+  1.802614641107481900f, 1.802448485431380900f, 1.802282263484401300f,
+    1.802115975272655000f,
+  1.801949620802255600f, 1.801783200079319900f, 1.801616713109966300f,
+    1.801450159900316300f,
+  1.801283540456493700f, 1.801116854784624400f, 1.800950102890836800f,
+    1.800783284781262200f,
+  1.800616400462033800f, 1.800449449939287800f, 1.800282433219162000f,
+    1.800115350307797600f,
+  1.799948201211337500f, 1.799780985935927300f, 1.799613704487715200f,
+    1.799446356872851400f,
+  1.799278943097489100f, 1.799111463167783400f, 1.798943917089892000f,
+    1.798776304869975200f,
+  1.798608626514195800f, 1.798440882028718500f, 1.798273071419711000f,
+    1.798105194693343500f,
+  1.797937251855787700f, 1.797769242913218800f, 1.797601167871813800f,
+    1.797433026737752700f,
+  1.797264819517217200f, 1.797096546216391900f, 1.796928206841463800f,
+    1.796759801398622100f,
+  1.796591329894058800f, 1.796422792333968000f, 1.796254188724546500f,
+    1.796085519071992900f,
+  1.795916783382509200f, 1.795747981662299200f, 1.795579113917569200f,
+    1.795410180154527900f,
+  1.795241180379386800f, 1.795072114598359200f, 1.794902982817661500f,
+    1.794733785043511900f,
+  1.794564521282131300f, 1.794395191539743400f, 1.794225795822573600f,
+    1.794056334136850300f,
+  1.793886806488804100f, 1.793717212884667900f, 1.793547553330677300f,
+    1.793377827833070100f,
+  1.793208036398086900f, 1.793038179031970000f, 1.792868255740965000f,
+    1.792698266531319400f,
+  1.792528211409282900f, 1.792358090381108300f, 1.792187903453050100f,
+    1.792017650631366100f,
+  1.791847331922315600f, 1.791676947332161000f, 1.791506496867166600f,
+    1.791335980533599300f,
+  1.791165398337728900f, 1.790994750285827000f, 1.790824036384167900f,
+    1.790653256639028100f,
+  1.790482411056686800f, 1.790311499643425500f, 1.790140522405528200f,
+    1.789969479349281100f,
+  1.789798370480973000f, 1.789627195806895200f, 1.789455955333341100f,
+    1.789284649066606800f,
+  1.789113277012990900f, 1.788941839178794100f, 1.788770335570319700f,
+    1.788598766193873600f,
+  1.788427131055763600f, 1.788255430162300400f, 1.788083663519796800f,
+    1.787911831134568300f,
+  1.787739933012932900f, 1.787567969161210300f, 1.787395939585723500f,
+    1.787223844292797500f,
+  1.787051683288759500f, 1.786879456579939700f, 1.786707164172670200f,
+    1.786534806073285700f,
+  1.786362382288123400f, 1.786189892823522700f, 1.786017337685825700f,
+    1.785844716881376700f,
+  1.785672030416522300f, 1.785499278297612000f, 1.785326460530997300f,
+    1.785153577123032000f,
+  1.784980628080072900f, 1.784807613408478300f, 1.784634533114609800f,
+    1.784461387204831400f,
+  1.784288175685508700f, 1.784114898563010200f, 1.783941555843707100f,
+    1.783768147533972200f,
+  1.783594673640181800f, 1.783421134168713800f, 1.783247529125948900f,
+    1.783073858518269700f,
+  1.782900122352062000f, 1.782726320633713200f, 1.782552453369613800f,
+    1.782378520566156200f,
+  1.782204522229735600f, 1.782030458366749200f, 1.781856328983596900f,
+    1.781682134086680900f,
+  1.781507873682406200f, 1.781333547777179200f, 1.781159156377410100f,
+    1.780984699489510200f,
+  1.780810177119894100f, 1.780635589274978600f, 1.780460935961182300f,
+    1.780286217184927000f,
+  1.780111432952636600f, 1.779936583270737400f, 1.779761668145658300f,
+    1.779586687583830200f,
+  1.779411641591686500f, 1.779236530175663600f, 1.779061353342199500f,
+    1.778886111097735000f,
+  1.778710803448713400f, 1.778535430401580100f, 1.778359991962783000f,
+    1.778184488138772900f,
+  1.778008918936002000f, 1.777833284360925900f, 1.777657584420002000f,
+    1.777481819119690200f,
+  1.777305988466453000f, 1.777130092466755200f, 1.776954131127064200f,
+    1.776778104453849100f,
+  1.776602012453582400f, 1.776425855132738100f, 1.776249632497793200f,
+    1.776073344555227000f,
+  1.775896991311520800f, 1.775720572773158900f, 1.775544088946627600f,
+    1.775367539838415700f,
+  1.775190925455014400f, 1.775014245802917200f, 1.774837500888620400f,
+    1.774660690718622000f,
+  1.774483815299423100f, 1.774306874637527000f, 1.774129868739439100f,
+    1.773952797611667100f,
+  1.773775661260722100f, 1.773598459693116500f, 1.773421192915365400f,
+    1.773243860933986400f,
+  1.773066463755499800f, 1.772889001386427800f, 1.772711473833295200f,
+    1.772533881102629000f,
+  1.772356223200959100f, 1.772178500134817100f, 1.772000711910737700f,
+    1.771822858535257600f,
+  1.771644940014915700f, 1.771466956356254000f, 1.771288907565816000f,
+    1.771110793650148500f,
+  1.770932614615799800f, 1.770754370469321400f, 1.770576061217266500f,
+    1.770397686866191300f,
+  1.770219247422653700f, 1.770040742893215000f, 1.769862173284438000f,
+    1.769683538602888000f,
+  1.769504838855133100f, 1.769326074047743700f, 1.769147244187292200f,
+    1.768968349280353800f,
+  1.768789389333506000f, 1.768610364353328600f, 1.768431274346403900f,
+    1.768252119319316400f,
+  1.768072899278653200f, 1.767893614231003800f, 1.767714264182959500f,
+    1.767534849141115100f,
+  1.767355369112067100f, 1.767175824102414000f, 1.766996214118757800f,
+    1.766816539167701800f,
+  1.766636799255852300f, 1.766456994389817600f, 1.766277124576209000f,
+    1.766097189821639300f,
+  1.765917190132724600f, 1.765737125516083000f, 1.765556995978334800f,
+    1.765376801526102700f,
+  1.765196542166012100f, 1.765016217904690900f, 1.764835828748768400f,
+    1.764655374704877700f,
+  1.764474855779653200f, 1.764294271979732100f, 1.764113623311754000f,
+    1.763932909782361100f,
+  1.763752131398197200f, 1.763571288165909400f, 1.763390380092146400f,
+    1.763209407183560200f,
+  1.763028369446804500f, 1.762847266888535100f, 1.762666099515411100f,
+    1.762484867334093400f,
+  1.762303570351245300f, 1.762122208573532600f, 1.761940782007623600f,
+    1.761759290660188400f,
+  1.761577734537900500f, 1.761396113647435000f, 1.761214427995469100f,
+    1.761032677588683800f,
+  1.760850862433760700f, 1.760668982537384900f, 1.760487037906243600f,
+    1.760305028547026500f,
+  1.760122954466425600f, 1.759940815671135100f, 1.759758612167851700f,
+    1.759576343963274600f,
+  1.759394011064105100f, 1.759211613477047200f, 1.759029151208807400f,
+    1.758846624266093800f,
+  1.758664032655617500f, 1.758481376384092500f, 1.758298655458233600f,
+    1.758115869884759700f,
+  1.757933019670390800f, 1.757750104821850000f, 1.757567125345862700f,
+    1.757384081249156100f,
+  1.757200972538460700f, 1.757017799220508500f, 1.756834561302034400f,
+    1.756651258789775800f,
+  1.756467891690471700f, 1.756284460010864200f, 1.756100963757697900f,
+    1.755917402937718900f,
+  1.755733777557676500f, 1.755550087624322000f, 1.755366333144409200f,
+    1.755182514124693900f,
+  1.754998630571935200f, 1.754814682492893600f, 1.754630669894332600f,
+    1.754446592783017500f,
+  1.754262451165716300f, 1.754078245049199600f, 1.753893974440240000f,
+    1.753709639345612600f,
+  1.753525239772095100f, 1.753340775726466700f, 1.753156247215510400f,
+    1.752971654246010300f,
+  1.752786996824753600f, 1.752602274958529500f, 1.752417488654129700f,
+    1.752232637918348200f,
+  1.752047722757981600f, 1.751862743179828600f, 1.751677699190690400f,
+    1.751492590797370600f,
+  1.751307418006674800f, 1.751122180825411800f, 1.750936879260391700f,
+    1.750751513318427700f,
+  1.750566083006335600f, 1.750380588330932500f, 1.750195029299038900f,
+    1.750009405917477100f,
+  1.749823718193071800f, 1.749637966132650900f, 1.749452149743043100f,
+    1.749266269031080700f,
+  1.749080324003598100f, 1.748894314667431800f, 1.748708241029421000f,
+    1.748522103096407300f,
+  1.748335900875233900f, 1.748149634372747200f, 1.747963303595795500f,
+    1.747776908551230000f,
+  1.747590449245904000f, 1.747403925686672500f, 1.747217337880393900f,
+    1.747030685833928200f,
+  1.746843969554138200f, 1.746657189047889200f, 1.746470344322048200f,
+    1.746283435383485100f,
+  1.746096462239072000f, 1.745909424895683200f, 1.745722323360195900f,
+    1.745535157639489100f,
+  1.745347927740444200f, 1.745160633669945200f, 1.744973275434878300f,
+    1.744785853042132300f,
+  1.744598366498598200f, 1.744410815811169300f, 1.744223200986741100f,
+    1.744035522032211900f,
+  1.743847778954482000f, 1.743659971760454200f, 1.743472100457033700f,
+    1.743284165051127700f,
+  1.743096165549646400f, 1.742908101959502100f, 1.742719974287608900f,
+    1.742531782540884100f,
+  1.742343526726246800f, 1.742155206850618800f, 1.741966822920923800f,
+    1.741778374944088000f,
+  1.741589862927040800f, 1.741401286876712800f, 1.741212646800037300f,
+    1.741023942703950200f,
+  1.740835174595389600f, 1.740646342481295900f, 1.740457446368612000f,
+    1.740268486264283200f,
+  1.740079462175256900f, 1.739890374108482600f, 1.739701222070913200f,
+    1.739512006069502800f,
+  1.739322726111208500f, 1.739133382202989500f, 1.738943974351807600f,
+    1.738754502564626700f,
+  1.738564966848413100f, 1.738375367210135400f, 1.738185703656765200f,
+    1.737995976195275000f,
+  1.737806184832640900f, 1.737616329575841300f, 1.737426410431856200f,
+    1.737236427407668800f,
+  1.737046380510263800f, 1.736856269746629000f, 1.736666095123754000f,
+    1.736475856648631400f,
+  1.736285554328254900f, 1.736095188169622500f, 1.735904758179732400f,
+    1.735714264365586700f,
+  1.735523706734189100f, 1.735333085292545900f, 1.735142400047666100f,
+    1.734951651006560100f,
+  1.734760838176241400f, 1.734569961563725600f, 1.734379021176030600f,
+    1.734188017020177100f,
+  1.733996949103187500f, 1.733805817432086900f, 1.733614622013902600f,
+    1.733423362855664100f,
+  1.733232039964403900f, 1.733040653347156300f, 1.732849203010957900f,
+    1.732657688962847600f,
+  1.732466111209867200f, 1.732274469759060200f, 1.732082764617472800f,
+    1.731890995792153600f,
+  1.731699163290153100f, 1.731507267118524500f, 1.731315307284323700f,
+    1.731123283794607800f,
+  1.730931196656437600f, 1.730739045876875200f, 1.730546831462985500f,
+    1.730354553421835600f,
+  1.730162211760495300f, 1.729969806486036500f, 1.729777337605533000f,
+    1.729584805126061400f,
+  1.729392209054700900f, 1.729199549398532400f, 1.729006826164639400f,
+    1.728814039360108100f,
+  1.728621188992026400f, 1.728428275067485100f, 1.728235297593577100f,
+    1.728042256577397200f,
+  1.727849152026043500f, 1.727655983946615700f, 1.727462752346216000f,
+    1.727269457231948900f,
+  1.727076098610921500f, 1.726882676490243000f, 1.726689190877025000f,
+    1.726495641778381200f,
+  1.726302029201427900f, 1.726108353153283900f, 1.725914613641069900f,
+    1.725720810671909300f,
+  1.725526944252927700f, 1.725333014391252900f, 1.725139021094015200f,
+    1.724944964368347000f,
+  1.724750844221383500f, 1.724556660660261800f, 1.724362413692121400f,
+    1.724168103324104300f,
+  1.723973729563354600f, 1.723779292417019200f, 1.723584791892246700f,
+    1.723390227996188600f,
+  1.723195600735998100f, 1.723000910118831300f, 1.722806156151846400f,
+    1.722611338842204000f,
+  1.722416458197066900f, 1.722221514223600100f, 1.722026506928971500f,
+    1.721831436320350800f,
+  1.721636302404910200f, 1.721441105189824000f, 1.721245844682269600f,
+    1.721050520889425600f,
+  1.720855133818473900f, 1.720659683476597900f, 1.720464169870984200f,
+    1.720268593008821100f,
+  1.720072952897299100f, 1.719877249543611900f, 1.719681482954954500f,
+    1.719485653138524800f,
+  1.719289760101522900f, 1.719093803851151400f, 1.718897784394614900f,
+    1.718701701739120400f,
+  1.718505555891877400f, 1.718309346860097600f, 1.718113074650995200f,
+    1.717916739271786500f,
+  1.717720340729689700f, 1.717523879031926500f, 1.717327354185719900f,
+    1.717130766198295700f,
+  1.716934115076881800f, 1.716737400828708400f, 1.716540623461008100f,
+    1.716343782981016200f,
+  1.716146879395969500f, 1.715949912713108100f, 1.715752882939673300f,
+    1.715555790082909900f,
+  1.715358634150064000f, 1.715161415148384500f, 1.714964133085122900f,
+    1.714766787967532600f,
+  1.714569379802868900f, 1.714371908598390800f, 1.714174374361358000f,
+    1.713976777099033700f,
+  1.713779116818682900f, 1.713581393527573000f, 1.713383607232973600f,
+    1.713185757942156800f,
+  1.712987845662396800f, 1.712789870400970700f, 1.712591832165157200f,
+    1.712393730962237500f,
+  1.712195566799495500f, 1.711997339684216700f, 1.711799049623689900f,
+    1.711600696625205300f,
+  1.711402280696055800f, 1.711203801843536700f, 1.711005260074945200f,
+    1.710806655397581600f,
+  1.710607987818747700f, 1.710409257345748100f, 1.710210463985889500f,
+    1.710011607746480600f,
+  1.709812688634833300f, 1.709613706658261100f, 1.709414661824080000f,
+    1.709215554139608400f,
+  1.709016383612166600f, 1.708817150249077900f, 1.708617854057667300f,
+    1.708418495045262300f,
+  1.708219073219193300f, 1.708019588586791700f, 1.707820041155392500f,
+    1.707620430932332400f,
+  1.707420757924950300f, 1.707221022140587900f, 1.707021223586588700f,
+    1.706821362270298600f,
+  1.706621438199066300f, 1.706421451380242000f, 1.706221401821179200f,
+    1.706021289529232800f,
+  1.705821114511760300f, 1.705620876776121600f, 1.705420576329679000f,
+    1.705220213179796900f,
+  1.705019787333842200f, 1.704819298799183700f, 1.704618747583193100f,
+    1.704418133693243800f,
+  1.704217457136711900f, 1.704016717920976000f, 1.703815916053416300f,
+    1.703615051541415900f,
+  1.703414124392360000f, 1.703213134613636100f, 1.703012082212634000f,
+    1.702810967196746000f,
+  1.702609789573366300f, 1.702408549349891500f, 1.702207246533721000f,
+    1.702005881132255800f,
+  1.701804453152900000f, 1.701602962603059100f, 1.701401409490141300f,
+    1.701199793821557300f,
+  1.700998115604720000f, 1.700796374847044300f, 1.700594571555948100f,
+    1.700392705738850400f,
+  1.700190777403173700f, 1.699988786556342300f, 1.699786733205783000f,
+    1.699584617358924400f,
+  1.699382439023197700f, 1.699180198206036600f, 1.698977894914877100f,
+    1.698775529157156700f,
+  1.698573100940316400f, 1.698370610271798800f, 1.698168057159048700f,
+    1.697965441609513300f,
+  1.697762763630642700f, 1.697560023229888200f, 1.697357220414704500f,
+    1.697154355192547900f,
+  1.696951427570877000f, 1.696748437557152900f, 1.696545385158839200f,
+    1.696342270383401200f,
+  1.696139093238307400f, 1.695935853731027600f, 1.695732551869034300f,
+    1.695529187659802400f,
+  1.695325761110809200f, 1.695122272229534000f, 1.694918721023458600f,
+    1.694715107500066800f,
+  1.694511431666845000f, 1.694307693531282000f, 1.694103893100868100f,
+    1.693900030383096900f,
+  1.693696105385463800f, 1.693492118115466500f, 1.693288068580604900f,
+    1.693083956788381500f,
+  1.692879782746300700f, 1.692675546461869900f, 1.692471247942597600f,
+    1.692266887195995600f,
+  1.692062464229577600f, 1.691857979050859900f, 1.691653431667360600f,
+    1.691448822086600400f,
+  1.691244150316102000f, 1.691039416363390800f, 1.690834620235994300f,
+    1.690629761941442100f,
+  1.690424841487266700f, 1.690219858881001800f, 1.690014814130184300f,
+    1.689809707242353200f,
+  1.689604538225049700f, 1.689399307085817300f, 1.689194013832201500f,
+    1.688988658471750600f,
+  1.688783241012014700f, 1.688577761460546800f, 1.688372219824901400f,
+    1.688166616112636100f,
+  1.687960950331309800f, 1.687755222488484600f, 1.687549432591724400f,
+    1.687343580648595700f,
+  1.687137666666667100f, 1.686931690653509000f, 1.686725652616694900f,
+    1.686519552563800400f,
+  1.686313390502403000f, 1.686107166440082600f, 1.685900880384421800f,
+    1.685694532343004600f,
+  1.685488122323418400f, 1.685281650333251900f, 1.685075116380096800f,
+    1.684868520471546600f,
+  1.684661862615197000f, 1.684455142818646700f, 1.684248361089495800f,
+    1.684041517435347400f,
+  1.683834611863806100f, 1.683627644382479800f, 1.683420614998977900f,
+    1.683213523720911800f,
+  1.683006370555896400f, 1.682799155511547600f, 1.682591878595484300f,
+    1.682384539815327400f,
+  1.682177139178700400f, 1.681969676693228600f, 1.681762152366539600f,
+    1.681554566206263900f,
+  1.681346918220033800f, 1.681139208415483700f, 1.680931436800250600f,
+    1.680723603381973500f,
+  1.680515708168294200f, 1.680307751166856300f, 1.680099732385305300f,
+    1.679891651831290100f,
+  1.679683509512460900f, 1.679475305436470600f, 1.679267039610974300f,
+    1.679058712043629300f,
+  1.678850322742095200f, 1.678641871714033900f, 1.678433358967109400f,
+    1.678224784508988400f,
+  1.678016148347339300f, 1.677807450489833300f, 1.677598690944143400f,
+    1.677389869717945000f,
+  1.677180986818916300f, 1.676972042254736900f, 1.676763036033089600f,
+    1.676553968161658600f,
+  1.676344838648130600f, 1.676135647500194700f, 1.675926394725542700f,
+    1.675717080331867900f,
+  1.675507704326866200f, 1.675298266718235900f, 1.675088767513677200f,
+    1.674879206720892900f,
+  1.674669584347587800f, 1.674459900401469700f, 1.674250154890247300f,
+    1.674040347821632800f,
+  1.673830479203340000f, 1.673620549043085500f, 1.673410557348587600f,
+    1.673200504127567000f,
+  1.672990389387746700f, 1.672780213136852300f, 1.672569975382611300f,
+    1.672359676132753500f,
+  1.672149315395010900f, 1.671938893177118000f, 1.671728409486811500f,
+    1.671517864331830000f,
+  1.671307257719914800f, 1.671096589658809500f, 1.670885860156259300f,
+    1.670675069220012500f,
+  1.670464216857819200f, 1.670253303077431800f, 1.670042327886605200f,
+    1.669831291293095900f,
+  1.669620193304663500f, 1.669409033929069500f, 1.669197813174077200f,
+    1.668986531047453000f,
+  1.668775187556965000f, 1.668563782710383600f, 1.668352316515481700f,
+    1.668140788980034400f,
+  1.667929200111818400f, 1.667717549918614100f, 1.667505838408202700f,
+    1.667294065588368100f,
+  1.667082231466896900f, 1.666870336051577800f, 1.666658379350201000f,
+    1.666446361370560000f,
+  1.666234282120450100f, 1.666022141607668600f, 1.665809939840015500f,
+    1.665597676825292700f,
+  1.665385352571304500f, 1.665172967085857700f, 1.664960520376761000f,
+    1.664748012451825200f,
+  1.664535443318863900f, 1.664322812985692600f, 1.664110121460129000f,
+    1.663897368749993400f,
+  1.663684554863107800f, 1.663471679807296800f, 1.663258743590387400f,
+    1.663045746220208600f,
+  1.662832687704591800f, 1.662619568051370500f, 1.662406387268380100f,
+    1.662193145363459100f,
+  1.661979842344447600f, 1.661766478219188300f, 1.661553052995526000f,
+    1.661339566681307600f,
+  1.661126019284382200f, 1.660912410812601900f, 1.660698741273819700f,
+    1.660485010675892400f,
+  1.660271219026677700f, 1.660057366334036300f, 1.659843452605831200f,
+    1.659629477849926800f,
+  1.659415442074190900f, 1.659201345286492900f, 1.658987187494704200f,
+    1.658772968706699000f,
+  1.658558688930353400f, 1.658344348173546300f, 1.658129946444157700f,
+    1.657915483750071100f,
+  1.657700960099171200f, 1.657486375499345900f, 1.657271729958484500f,
+    1.657057023484479000f,
+  1.656842256085223800f, 1.656627427768615000f, 1.656412538542551200f,
+    1.656197588414933600f,
+  1.655982577393664700f, 1.655767505486650500f, 1.655552372701798200f,
+    1.655337179047017700f,
+  1.655121924530220900f, 1.654906609159322500f, 1.654691232942238500f,
+    1.654475795886888300f,
+  1.654260298001192200f, 1.654044739293073900f, 1.653829119770458900f,
+    1.653613439441274500f,
+  1.653397698313451300f, 1.653181896394921000f, 1.652966033693617800f,
+    1.652750110217479100f,
+  1.652534125974443000f, 1.652318080972451400f, 1.652101975219447200f,
+    1.651885808723375900f,
+  1.651669581492185300f, 1.651453293533826000f, 1.651236944856249600f,
+    1.651020535467411200f,
+  1.650804065375267400f, 1.650587534587776700f, 1.650370943112901000f,
+    1.650154290958603300f,
+  1.649937578132849400f, 1.649720804643607400f, 1.649503970498847200f,
+    1.649287075706541200f,
+  1.649070120274664000f, 1.648853104211192700f, 1.648636027524106100f,
+    1.648418890221385400f,
+  1.648201692311014300f, 1.647984433800978600f, 1.647767114699266100f,
+    1.647549735013867000f,
+  1.647332294752774200f, 1.647114793923981600f, 1.646897232535486500f,
+    1.646679610595287900f,
+  1.646461928111387300f, 1.646244185091788400f, 1.646026381544496400f,
+    1.645808517477519700f,
+  1.645590592898868600f, 1.645372607816555400f, 1.645154562238594800f,
+    1.644936456173004000f,
+  1.644718289627801600f, 1.644500062611009300f, 1.644281775130650900f,
+    1.644063427194751600f,
+  1.643845018811340300f, 1.643626549988446200f, 1.643408020734102600f,
+    1.643189431056343700f,
+  1.642970780963206800f, 1.642752070462730800f, 1.642533299562957100f,
+    1.642314468271929300f,
+  1.642095576597693200f, 1.641876624548297000f, 1.641657612131790500f,
+    1.641438539356226500f,
+  1.641219406229659700f, 1.641000212760146800f, 1.640780958955747200f,
+    1.640561644824521700f,
+  1.640342270374534500f, 1.640122835613851100f, 1.639903340550539200f,
+    1.639683785192669600f,
+  1.639464169548314100f, 1.639244493625547900f, 1.639024757432447500f,
+    1.638804960977092100f,
+  1.638585104267562800f, 1.638365187311943400f, 1.638145210118319400f,
+    1.637925172694778800f,
+  1.637705075049411800f, 1.637484917190310800f, 1.637264699125570200f,
+    1.637044420863286600f,
+  1.636824082411559600f, 1.636603683778490100f, 1.636383224972181500f,
+    1.636162706000739300f,
+  1.635942126872271800f, 1.635721487594888400f, 1.635500788176702100f,
+    1.635280028625826900f,
+  1.635059208950379700f, 1.634838329158479200f, 1.634617389258246700f,
+    1.634396389257805700f,
+  1.634175329165281400f, 1.633954208988801700f, 1.633733028736496400f,
+    1.633511788416498000f,
+  1.633290488036940500f, 1.633069127605960800f, 1.632847707131697600f,
+    1.632626226622291700f,
+  1.632404686085886300f, 1.632183085530627200f, 1.631961424964661700f,
+    1.631739704396139900f,
+  1.631517923833213400f, 1.631296083284036900f, 1.631074182756766300f,
+    1.630852222259560700f,
+  1.630630201800580900f, 1.630408121387990000f, 1.630185981029953000f,
+    1.629963780734637400f,
+  1.629741520510213000f, 1.629519200364851800f, 1.629296820306727700f,
+    1.629074380344017100f,
+  1.628851880484898200f, 1.628629320737551700f, 1.628406701110161100f,
+    1.628184021610910700f,
+  1.627961282247988300f, 1.627738483029583100f, 1.627515623963887000f,
+    1.627292705059093700f,
+  1.627069726323399500f, 1.626846687765002700f, 1.626623589392103500f,
+    1.626400431212904800f,
+  1.626177213235611400f, 1.625953935468430500f, 1.625730597919571300f,
+    1.625507200597245500f,
+  1.625283743509666300f, 1.625060226665050000f, 1.624836650071614500f,
+    1.624613013737580000f,
+  1.624389317671169500f, 1.624165561880607000f, 1.623941746374119500f,
+    1.623717871159936300f,
+  1.623493936246288300f, 1.623269941641409400f, 1.623045887353534900f,
+    1.622821773390902700f,
+  1.622597599761753000f, 1.622373366474327800f, 1.622149073536871800f,
+    1.621924720957631300f,
+  1.621700308744855200f, 1.621475836906794500f, 1.621251305451702400f,
+    1.621026714387834300f,
+  1.620802063723447700f, 1.620577353466802700f, 1.620352583626160500f,
+    1.620127754209786100f,
+  1.619902865225945300f, 1.619677916682906700f, 1.619452908588941300f,
+    1.619227840952321800f,
+  1.619002713781323200f, 1.618777527084222800f, 1.618552280869300300f,
+    1.618326975144837000f,
+  1.618101609919117200f, 1.617876185200426600f, 1.617650700997053500f,
+    1.617425157317288200f,
+  1.617199554169423500f, 1.616973891561754200f, 1.616748169502577200f,
+    1.616522388000191500f,
+  1.616296547062898500f, 1.616070646699001800f, 1.615844686916807300f,
+    1.615618667724622700f,
+  1.615392589130757900f, 1.615166451143525300f, 1.614940253771239400f,
+    1.614713997022216900f,
+  1.614487680904776600f, 1.614261305427239200f, 1.614034870597928400f,
+    1.613808376425168900f,
+  1.613581822917288900f, 1.613355210082617800f, 1.613128537929487500f,
+    1.612901806466232200f,
+  1.612675015701188000f, 1.612448165642693400f, 1.612221256299089200f,
+    1.611994287678718100f,
+  1.611767259789925100f, 1.611540172641057200f, 1.611313026240463800f,
+    1.611085820596496600f,
+  1.610858555717509200f, 1.610631231611857800f, 1.610403848287899700f,
+    1.610176405753995800f,
+  1.609948904018508200f, 1.609721343089801600f, 1.609493722976242900f,
+    1.609266043686200700f,
+  1.609038305228046400f, 1.608810507610153100f, 1.608582650840896200f,
+    1.608354734928653800f,
+  1.608126759881805400f, 1.607898725708732900f, 1.607670632417820500f,
+    1.607442480017454700f,
+  1.607214268516024000f, 1.606985997921919000f, 1.606757668243532500f,
+    1.606529279489259600f,
+  1.606300831667497600f, 1.606072324786645500f, 1.605843758855105300f,
+    1.605615133881280700f,
+  1.605386449873577300f, 1.605157706840403300f, 1.604928904790168700f,
+    1.604700043731286200f,
+  1.604471123672170500f, 1.604242144621237800f, 1.604013106586907400f,
+    1.603784009577600100f,
+  1.603554853601739700f, 1.603325638667751000f, 1.603096364784061900f,
+    1.602867031959102100f,
+  1.602637640201303400f, 1.602408189519099800f, 1.602178679920927900f,
+    1.601949111415226000f,
+  1.601719484010434300f, 1.601489797714996000f, 1.601260052537355700f,
+    1.601030248485960900f,
+  1.600800385569260300f, 1.600570463795705700f, 1.600340483173750400f,
+    1.600110443711850300f,
+  1.599880345418463100f, 1.599650188302049100f, 1.599419972371070500f,
+    1.599189697633991400f,
+  1.598959364099278700f, 1.598728971775401000f, 1.598498520670828900f,
+    1.598268010794035900f,
+  1.598037442153496900f, 1.597806814757689200f, 1.597576128615092200f,
+    1.597345383734188000f,
+  1.597114580123460100f, 1.596883717791394800f, 1.596652796746479600f,
+    1.596421816997205500f,
+  1.596190778552064800f, 1.595959681419551800f, 1.595728525608163700f,
+    1.595497311126399300f,
+  1.595266037982759500f, 1.595034706185747500f, 1.594803315743869000f,
+    1.594571866665631700f,
+  1.594340358959544800f, 1.594108792634120600f, 1.593877167697873100f,
+    1.593645484159318200f,
+  1.593413742026974500f, 1.593181941309362400f, 1.592950082015004700f,
+    1.592718164152426000f,
+  1.592486187730153300f, 1.592254152756715600f, 1.592022059240644400f,
+    1.591789907190473100f,
+  1.591557696614737100f, 1.591325427521974100f, 1.591093099920724200f,
+    1.590860713819529400f,
+  1.590628269226933600f, 1.590395766151483400f, 1.590163204601727100f,
+    1.589930584586215500f,
+  1.589697906113501000f, 1.589465169192139100f, 1.589232373830686400f,
+    1.588999520037702300f,
+  1.588766607821748200f, 1.588533637191387400f, 1.588300608155185600f,
+    1.588067520721711000f,
+  1.587834374899533400f, 1.587601170697224600f, 1.587367908123358900f,
+    1.587134587186513000f,
+  1.586901207895265300f, 1.586667770258196600f, 1.586434274283889500f,
+    1.586200719980929200f,
+  1.585967107357902700f, 1.585733436423399000f, 1.585499707186010200f,
+    1.585265919654329300f,
+  1.585032073836952100f, 1.584798169742476400f, 1.584564207379502500f,
+    1.584330186756632200f,
+  1.584096107882470000f, 1.583861970765622100f, 1.583627775414697000f,
+    1.583393521838305700f,
+  1.583159210045060900f, 1.582924840043577400f, 1.582690411842472700f,
+    1.582455925450365600f,
+  1.582221380875877800f, 1.581986778127632700f, 1.581752117214255900f,
+    1.581517398144375800f,
+  1.581282620926621300f, 1.581047785569625400f, 1.580812892082021900f,
+    1.580577940472447200f,
+  1.580342930749539800f, 1.580107862921940700f, 1.579872736998292100f,
+    1.579637552987239100f,
+  1.579402310897428900f, 1.579167010737510600f, 1.578931652516135700f,
+    1.578696236241957200f,
+  1.578460761923630800f, 1.578225229569814700f, 1.577989639189168100f,
+    1.577753990790353500f,
+  1.577518284382034800f, 1.577282519972878200f, 1.577046697571552000f,
+    1.576810817186727000f,
+  1.576574878827075700f, 1.576338882501273000f, 1.576102828217995600f,
+    1.575866715985922500f,
+  1.575630545813735200f, 1.575394317710116600f, 1.575158031683752300f,
+    1.574921687743330300f,
+  1.574685285897539800f, 1.574448826155072400f, 1.574212308524622500f,
+    1.573975733014886000f,
+  1.573739099634561500f, 1.573502408392348600f, 1.573265659296950300f,
+    1.573028852357070800f,
+  1.572791987581417100f, 1.572555064978698100f, 1.572318084557624800f,
+    1.572081046326909900f,
+  1.571843950295269000f, 1.571606796471419100f, 1.571369584864080100f,
+    1.571132315481973200f,
+  1.570894988333822400f, 1.570657603428353300f, 1.570420160774294000f,
+    1.570182660380374600f,
+  1.569945102255327200f, 1.569707486407886600f, 1.569469812846788500f,
+    1.569232081580771900f,
+  1.568994292618577400f, 1.568756445968948000f, 1.568518541640628400f,
+    1.568280579642366000f,
+  1.568042559982909500f, 1.567804482671010500f, 1.567566347715422500f,
+    1.567328155124900800f,
+  1.567089904908203200f, 1.566851597074089500f, 1.566613231631321500f,
+    1.566374808588663300f,
+  1.566136327954881000f, 1.565897789738742900f, 1.565659193949019400f,
+    1.565420540594482800f,
+  1.565181829683907700f, 1.564943061226071100f, 1.564704235229751500f,
+    1.564465351703730400f,
+  1.564226410656790000f, 1.563987412097716200f, 1.563748356035296000f,
+    1.563509242478319000f,
+  1.563270071435576500f, 1.563030842915862100f, 1.562791556927971800f,
+    1.562552213480703300f,
+  1.562312812582856500f, 1.562073354243233700f, 1.561833838470639200f,
+    1.561594265273878800f,
+  1.561354634661761300f, 1.561114946643096900f, 1.560875201226698900f,
+    1.560635398421381400f,
+  1.560395538235961800f, 1.560155620679258400f, 1.559915645760092900f,
+    1.559675613487288200f,
+  1.559435523869669500f, 1.559195376916064700f, 1.558955172635302800f,
+    1.558714911036215700f,
+  1.558474592127637100f, 1.558234215918402600f, 1.557993782417350400f,
+    1.557753291633320500f,
+  1.557512743575155000f, 1.557272138251698300f, 1.557031475671796400f,
+    1.556790755844298400f,
+  1.556549978778054300f, 1.556309144481917300f, 1.556068252964741600f,
+    1.555827304235384500f,
+  1.555586298302704900f, 1.555345235175563900f, 1.555104114862824600f,
+    1.554862937373352500f,
+  1.554621702716015000f, 1.554380410899681300f, 1.554139061933223200f,
+    1.553897655825514600f,
+  1.553656192585431100f, 1.553414672221850700f, 1.553173094743653300f,
+    1.552931460159721100f,
+  1.552689768478938500f, 1.552448019710191300f, 1.552206213862368500f,
+    1.551964350944360100f,
+  1.551722430965059000f, 1.551480453933359800f, 1.551238419858159700f,
+    1.550996328748356800f,
+  1.550754180612852900f, 1.550511975460550500f, 1.550269713300355100f,
+    1.550027394141174000f,
+  1.549785017991916400f, 1.549542584861493900f, 1.549300094758820000f,
+    1.549057547692810600f,
+  1.548814943672383300f, 1.548572282706457900f, 1.548329564803956300f,
+    1.548086789973802700f,
+  1.547843958224923000f, 1.547601069566245900f, 1.547358124006701400f,
+    1.547115121555221700f,
+  1.546872062220741700f, 1.546628946012197800f, 1.546385772938528600f,
+    1.546142543008675300f,
+  1.545899256231580300f, 1.545655912616188800f, 1.545412512171447700f,
+    1.545169054906306200f,
+  1.544925540829715600f, 1.544681969950629300f, 1.544438342278002600f,
+    1.544194657820792800f,
+  1.543950916587959700f, 1.543707118588464800f, 1.543463263831272000f,
+    1.543219352325347200f,
+  1.542975384079658300f, 1.542731359103175300f, 1.542487277404870100f,
+    1.542243138993717000f,
+  1.541998943878692300f, 1.541754692068774600f, 1.541510383572944000f,
+    1.541266018400183200f,
+  1.541021596559476700f, 1.540777118059811100f, 1.540532582910175500f,
+    1.540287991119560600f,
+  1.540043342696959100f, 1.539798637651366400f, 1.539553875991779300f,
+    1.539309057727197300f,
+  1.539064182866621400f, 1.538819251419055100f, 1.538574263393503800f,
+    1.538329218798974800f,
+  1.538084117644477900f, 1.537838959939025200f, 1.537593745691629500f,
+    1.537348474911307300f,
+  1.537103147607076200f, 1.536857763787956400f, 1.536612323462969800f,
+    1.536366826641140800f,
+  1.536121273331495300f, 1.535875663543061700f, 1.535629997284870400f,
+    1.535384274565953600f,
+  1.535138495395346400f, 1.534892659782085100f, 1.534646767735208000f,
+    1.534400819263756400f,
+  1.534154814376772700f, 1.533908753083302200f, 1.533662635392391700f,
+    1.533416461313090100f,
+  1.533170230854448400f, 1.532923944025520200f, 1.532677600835360600f,
+    1.532431201293027000f,
+  1.532184745407578500f, 1.531938233188077100f, 1.531691664643585900f,
+    1.531445039783170500f,
+  1.531198358615898800f, 1.530951621150840700f, 1.530704827397067800f,
+    1.530457977363654000f,
+  1.530211071059675200f, 1.529964108494209700f, 1.529717089676337500f,
+    1.529470014615140800f,
+  1.529222883319703700f, 1.528975695799112500f, 1.528728452062455600f,
+    1.528481152118823700f,
+  1.528233795977309400f, 1.527986383647006500f, 1.527738915137012400f,
+    1.527491390456425600f,
+  1.527243809614346600f, 1.526996172619878900f, 1.526748479482126700f,
+    1.526500730210197200f,
+  1.526252924813199500f, 1.526005063300244900f, 1.525757145680446200f,
+    1.525509171962918800f,
+  1.525261142156779900f, 1.525013056271149000f, 1.524764914315147200f,
+    1.524516716297898300f,
+  1.524268462228527900f, 1.524020152116163200f, 1.523771785969934000f,
+    1.523523363798972000f,
+  1.523274885612411200f, 1.523026351419387100f, 1.522777761229038100f,
+    1.522529115050503600f,
+  1.522280412892925900f, 1.522031654765448900f, 1.521782840677218700f,
+    1.521533970637383800f,
+  1.521285044655094300f, 1.521036062739502300f, 1.520787024899762100f,
+    1.520537931145030400f,
+  1.520288781484465700f, 1.520039575927228500f, 1.519790314482481100f,
+    1.519540997159388300f,
+  1.519291623967116600f, 1.519042194914835200f, 1.518792710011714500f,
+    1.518543169266927600f,
+  1.518293572689648900f, 1.518043920289055900f, 1.517794212074327500f,
+    1.517544448054644500f,
+  1.517294628239190400f, 1.517044752637150000f, 1.516794821257710500f,
+    1.516544834110061600f,
+  1.516294791203394200f, 1.516044692546901800f, 1.515794538149779700f,
+    1.515544328021225500f,
+  1.515294062170438700f, 1.515043740606620800f, 1.514793363338975600f,
+    1.514542930376708600f,
+  1.514292441729027300f, 1.514041897405141700f, 1.513791297414263800f,
+    1.513540641765606800f,
+  1.513289930468387300f, 1.513039163531823000f, 1.512788340965133500f,
+    1.512537462777541200f,
+  1.512286528978270300f, 1.512035539576546600f, 1.511784494581598600f,
+    1.511533394002656100f,
+  1.511282237848951400f, 1.511031026129719100f, 1.510779758854195400f,
+    1.510528436031618900f,
+  1.510277057671229400f, 1.510025623782270000f, 1.509774134373984800f,
+    1.509522589455620600f,
+  1.509270989036425800f, 1.509019333125651200f, 1.508767621732549400f,
+    1.508515854866375100f,
+  1.508264032536385000f, 1.508012154751837700f, 1.507760221521994700f,
+    1.507508232856118200f,
+  1.507256188763473200f, 1.507004089253327000f, 1.506751934334948000f,
+    1.506499724017607900f,
+  1.506247458310579400f, 1.505995137223137500f, 1.505742760764559300f,
+    1.505490328944124200f,
+  1.505237841771113200f, 1.504985299254809800f, 1.504732701404498900f,
+    1.504480048229468000f,
+  1.504227339739006500f, 1.503974575942405700f, 1.503721756848958700f,
+    1.503468882467961600f,
+  1.503215952808711500f, 1.502962967880507600f, 1.502709927692651900f,
+    1.502456832254447600f,
+  1.502203681575200700f, 1.501950475664218600f, 1.501697214530810700f,
+    1.501443898184289200f,
+  1.501190526633967600f, 1.500937099889161600f, 1.500683617959188900f,
+    1.500430080853369500f,
+  1.500176488581024900f, 1.499922841151479600f, 1.499669138574058800f,
+    1.499415380858090800f,
+  1.499161568012905300f, 1.498907700047834600f, 1.498653776972212600f,
+    1.498399798795375000f,
+  1.498145765526660300f, 1.497891677175408500f, 1.497637533750961300f,
+    1.497383335262663300f,
+  1.497129081719860400f, 1.496874773131900800f, 1.496620409508134800f,
+    1.496365990857914600f,
+  1.496111517190594300f, 1.495856988515530400f, 1.495602404842080800f,
+    1.495347766179606400f,
+  1.495093072537469100f, 1.494838323925033400f, 1.494583520351665500f,
+    1.494328661826734200f,
+  1.494073748359609600f, 1.493818779959664300f, 1.493563756636272500f,
+    1.493308678398810800f,
+  1.493053545256657800f, 1.492798357219194100f, 1.492543114295801900f,
+    1.492287816495866200f,
+  1.492032463828773200f, 1.491777056303911700f, 1.491521593930672100f,
+    1.491266076718446900f,
+  1.491010504676631500f, 1.490754877814621800f, 1.490499196141816600f,
+    1.490243459667616600f,
+  1.489987668401424800f, 1.489731822352645500f, 1.489475921530685900f,
+    1.489219965944954300f,
+  1.488963955604861500f, 1.488707890519820600f, 1.488451770699245900f,
+    1.488195596152554800f,
+  1.487939366889165600f, 1.487683082918499300f, 1.487426744249978400f,
+    1.487170350893028500f,
+  1.486913902857075700f, 1.486657400151549600f, 1.486400842785880100f,
+    1.486144230769501000f,
+  1.485887564111846500f, 1.485630842822354100f, 1.485374066910462500f,
+    1.485117236385612200f,
+  1.484860351257246500f, 1.484603411534810300f, 1.484346417227750700f,
+    1.484089368345516300f,
+  1.483832264897558400f, 1.483575106893329600f, 1.483317894342285100f,
+    1.483060627253882000f,
+  1.482803305637578900f, 1.482545929502837100f, 1.482288498859119400f,
+    1.482031013715890700f,
+  1.481773474082618300f, 1.481515879968770900f, 1.481258231383819800f,
+    1.481000528337237800f,
+  1.480742770838499900f, 1.480484958897083200f, 1.480227092522466500f,
+    1.479969171724131200f,
+  1.479711196511560100f, 1.479453166894238100f, 1.479195082881652200f,
+    1.478936944483291600f,
+  1.478678751708647000f, 1.478420504567211900f, 1.478162203068481100f,
+    1.477903847221951400f,
+  1.477645437037121900f, 1.477386972523493800f, 1.477128453690569800f,
+    1.476869880547855300f,
+  1.476611253104856700f, 1.476352571371083700f, 1.476093835356046700f,
+    1.475835045069259000f,
+  1.475576200520235500f, 1.475317301718493300f, 1.475058348673551100f,
+    1.474799341394929900f,
+  1.474540279892153000f, 1.474281164174744900f, 1.474021994252233000f,
+    1.473762770134145800f,
+  1.473503491830014300f, 1.473244159349371700f, 1.472984772701752900f,
+    1.472725331896694400f,
+  1.472465836943735600f, 1.472206287852416900f, 1.471946684632281500f,
+    1.471687027292874400f,
+  1.471427315843742100f, 1.471167550294433700f, 1.470907730654499800f,
+    1.470647856933493300f,
+  1.470387929140969200f, 1.470127947286484100f, 1.469867911379596900f,
+    1.469607821429868500f,
+  1.469347677446861500f, 1.469087479440140300f, 1.468827227419272200f,
+    1.468566921393825700f,
+  1.468306561373371900f, 1.468046147367482600f, 1.467785679385733300f,
+    1.467525157437700200f,
+  1.467264581532962100f, 1.467003951681099800f, 1.466743267891695800f,
+    1.466482530174334500f,
+  1.466221738538602500f, 1.465960892994088800f, 1.465699993550383400f,
+    1.465439040217079400f,
+  1.465178033003770700f, 1.464916971920054100f, 1.464655856975527900f,
+    1.464394688179792900f,
+  1.464133465542451200f, 1.463872189073107500f, 1.463610858781367900f,
+    1.463349474676840700f,
+  1.463088036769136600f, 1.462826545067867700f, 1.462564999582648600f,
+    1.462303400323095000f,
+  1.462041747298825900f, 1.461780040519460800f, 1.461518279994622200f,
+    1.461256465733934400f,
+  1.460994597747023600f, 1.460732676043517800f, 1.460470700633046800f,
+    1.460208671525243400f,
+  1.459946588729741100f, 1.459684452256176300f, 1.459422262114186800f,
+    1.459160018313412400f,
+  1.458897720863495500f, 1.458635369774079500f, 1.458372965054810700f,
+    1.458110506715337000f,
+  1.457847994765308200f, 1.457585429214375700f, 1.457322810072193800f,
+    1.457060137348418000f,
+  1.456797411052706200f, 1.456534631194717800f, 1.456271797784114900f,
+    1.456008910830560500f,
+  1.455745970343720800f, 1.455482976333263100f, 1.455219928808857200f,
+    1.454956827780174100f,
+  1.454693673256887600f, 1.454430465248673300f, 1.454167203765208000f,
+    1.453903888816171900f,
+  1.453640520411245900f, 1.453377098560113100f, 1.453113623272459100f,
+    1.452850094557971000f,
+  1.452586512426338000f, 1.452322876887251400f, 1.452059187950404100f,
+    1.451795445625491300f,
+  1.451531649922210200f, 1.451267800850259500f, 1.451003898419340500f,
+    1.450739942639155800f,
+  1.450475933519410400f, 1.450211871069811300f, 1.449947755300067500f,
+    1.449683586219889400f,
+  1.449419363838989800f, 1.449155088167083600f, 1.448890759213887100f,
+    1.448626376989119400f,
+  1.448361941502500900f, 1.448097452763754000f, 1.447832910782603100f,
+    1.447568315568775100f,
+  1.447303667131997900f, 1.447038965482002200f, 1.446774210628520200f,
+    1.446509402581286400f,
+  1.446244541350036700f, 1.445979626944509300f, 1.445714659374444500f,
+    1.445449638649584500f,
+  1.445184564779673500f, 1.444919437774456700f, 1.444654257643682900f,
+    1.444389024397101600f,
+  1.444123738044464900f, 1.443858398595526400f, 1.443593006060042100f,
+    1.443327560447769600f,
+  1.443062061768468400f, 1.442796510031900500f, 1.442530905247829200f,
+    1.442265247426020200f,
+  1.441999536576240800f, 1.441733772708260600f, 1.441467955831850800f,
+    1.441202085956784900f,
+  1.440936163092837900f, 1.440670187249787600f, 1.440404158437412500f,
+    1.440138076665494100f,
+  1.439871941943815300f, 1.439605754282161400f, 1.439339513690319100f,
+    1.439073220178077400f,
+  1.438806873755226900f, 1.438540474431560600f, 1.438274022216873500f,
+    1.438007517120961900f,
+  1.437740959153624500f, 1.437474348324662100f, 1.437207684643876800f,
+    1.436940968121073600f,
+  1.436674198766058500f, 1.436407376588640000f, 1.436140501598628400f,
+    1.435873573805835900f,
+  1.435606593220076600f, 1.435339559851166500f, 1.435072473708924000f,
+    1.434805334803169100f,
+  1.434538143143723200f, 1.434270898740410700f, 1.434003601603057300f,
+    1.433736251741490700f,
+  1.433468849165540500f, 1.433201393885038500f, 1.432933885909818000f,
+    1.432666325249714700f,
+  1.432398711914566200f, 1.432131045914211600f, 1.431863327258492400f,
+    1.431595555957251700f,
+  1.431327732020334800f, 1.431059855457588600f, 1.430791926278862400f,
+    1.430523944494007400f,
+  1.430255910112876000f, 1.429987823145323100f, 1.429719683601205800f,
+    1.429451491490382900f,
+  1.429183246822714800f, 1.428914949608064200f, 1.428646599856295400f,
+    1.428378197577275100f,
+  1.428109742780871800f, 1.427841235476955400f, 1.427572675675398600f,
+    1.427304063386075200f,
+  1.427035398618861500f, 1.426766681383635500f, 1.426497911690277000f,
+    1.426229089548668200f,
+  1.425960214968693000f, 1.425691287960236600f, 1.425422308533187200f,
+    1.425153276697434000f,
+  1.424884192462868800f, 1.424615055839385300f, 1.424345866836878200f,
+    1.424076625465245500f,
+  1.423807331734385800f, 1.423537985654200800f, 1.423268587234593400f,
+    1.422999136485468600f,
+  1.422729633416733200f, 1.422460078038296300f, 1.422190470360068300f,
+    1.421920810391962500f,
+  1.421651098143893000f, 1.421381333625776600f, 1.421111516847531700f,
+    1.420841647819078600f,
+  1.420571726550339700f, 1.420301753051239400f, 1.420031727331703800f,
+    1.419761649401660500f,
+  1.419491519271040000f, 1.419221336949774100f, 1.418951102447796800f,
+    1.418680815775043500f,
+  1.418410476941452100f, 1.418140085956961900f, 1.417869642831514700f,
+    1.417599147575054000f,
+  1.417328600197524900f, 1.417058000708874700f, 1.416787349119052600f,
+    1.416516645438009600f,
+  1.416245889675698900f, 1.415975081842075300f, 1.415704221947095700f,
+    1.415433310000718600f,
+  1.415162346012905000f, 1.414891329993617200f, 1.414620261952819600f,
+    1.414349141900479000f,
+  1.414077969846563500f, 1.413806745801043500f, 1.413535469773890700f,
+    1.413264141775079300f,
+  1.412992761814585400f, 1.412721329902386900f, 1.412449846048463600f,
+    1.412178310262796900f,
+  1.411906722555370500f, 1.411635082936170100f, 1.411363391415182900f,
+    1.411091648002398500f,
+  1.410819852707807700f, 1.410548005541404100f, 1.410276106513182400f,
+    1.410004155633139500f,
+  1.409732152911274500f, 1.409460098357588200f, 1.409187991982083100f,
+    1.408915833794763800f,
+  1.408643623805636800f, 1.408371362024710500f, 1.408099048461995300f,
+    1.407826683127503000f,
+  1.407554266031248100f, 1.407281797183246500f, 1.407009276593515800f,
+    1.406736704272076400f,
+  1.406464080228949600f, 1.406191404474159000f, 1.405918677017730100f,
+    1.405645897869690400f,
+  1.405373067040069300f, 1.405100184538898000f, 1.404827250376209400f,
+    1.404554264562038400f,
+  1.404281227106422400f, 1.404008138019399800f, 1.403734997311011600f,
+    1.403461804991300100f,
+  1.403188561070310100f, 1.402915265558087700f, 1.402641918464681400f,
+    1.402368519800141200f,
+  1.402095069574519800f, 1.401821567797870300f, 1.401548014480249000f,
+    1.401274409631713600f,
+  1.401000753262323900f, 1.400727045382141400f, 1.400453286001229800f,
+    1.400179475129653700f,
+  1.399905612777481200f, 1.399631698954780800f, 1.399357733671623900f,
+    1.399083716938083600f,
+  1.398809648764234100f, 1.398535529160152400f, 1.398261358135917300f,
+    1.397987135701609200f,
+  1.397712861867310300f, 1.397438536643105000f, 1.397164160039079200f,
+    1.396889732065321300f,
+  1.396615252731921100f, 1.396340722048970300f, 1.396066140026562800f,
+    1.395791506674794100f,
+  1.395516822003761700f, 1.395242086023564800f, 1.394967298744304900f,
+    1.394692460176085300f,
+  1.394417570329010700f, 1.394142629213188000f, 1.393867636838725900f,
+    1.393592593215735600f,
+  1.393317498354329300f, 1.393042352264621600f, 1.392767154956728400f,
+    1.392491906440768600f,
+  1.392216606726861800f, 1.391941255825130100f, 1.391665853745697400f,
+    1.391390400498689700f,
+  1.391114896094234100f, 1.390839340542460600f, 1.390563733853500200f,
+    1.390288076037486500f,
+  1.390012367104554600f, 1.389736607064841100f, 1.389460795928485500f,
+    1.389184933705628300f,
+  1.388909020406412100f, 1.388633056040981600f, 1.388357040619483200f,
+    1.388080974152065200f,
+  1.387804856648877600f, 1.387528688120072600f, 1.387252468575804100f,
+    1.386976198026228100f,
+  1.386699876481501900f, 1.386423503951785200f, 1.386147080447239600f,
+    1.385870605978028100f,
+  1.385594080554316100f, 1.385317504186270900f, 1.385040876884061000f,
+    1.384764198657857200f,
+  1.384487469517832200f, 1.384210689474160600f, 1.383933858537019100f,
+    1.383656976716585600f,
+  1.383380044023040400f, 1.383103060466565300f, 1.382826026057344600f,
+    1.382548940805563800f,
+  1.382271804721410600f, 1.381994617815074400f, 1.381717380096746800f,
+    1.381440091576620700f,
+  1.381162752264891500f, 1.380885362171756300f, 1.380607921307413400f,
+    1.380330429682064000f,
+  1.380052887305910400f, 1.379775294189157000f, 1.379497650342010400f,
+    1.379219955774678700f,
+  1.378942210497371600f, 1.378664414520301500f, 1.378386567853681700f,
+    1.378108670507728300f,
+  1.377830722492658500f, 1.377552723818691500f, 1.377274674496048700f,
+    1.376996574534953300f,
+  1.376718423945630000f, 1.376440222738305700f, 1.376161970923209400f,
+    1.375883668510570900f,
+  1.375605315510623200f, 1.375326911933600200f, 1.375048457789738400f,
+    1.374769953089275400f,
+  1.374491397842451100f, 1.374212792059507100f, 1.373934135750687100f,
+    1.373655428926236400f,
+  1.373376671596402400f, 1.373097863771434200f, 1.372819005461582500f,
+    1.372540096677100200f,
+  1.372261137428242300f, 1.371982127725264800f, 1.371703067578426700f,
+    1.371423956997988000f,
+  1.371144795994210500f, 1.370865584577358300f, 1.370586322757697500f,
+    1.370307010545495500f,
+  1.370027647951022100f, 1.369748234984548000f, 1.369468771656347200f,
+    1.369189257976694200f,
+  1.368909693955866000f, 1.368630079604142000f, 1.368350414931802000f,
+    1.368070699949128800f,
+  1.367790934666406600f, 1.367511119093921800f, 1.367231253241962200f,
+    1.366951337120818000f,
+  1.366671370740780500f, 1.366391354112143500f, 1.366111287245202400f,
+    1.365831170150254300f,
+  1.365551002837598600f, 1.365270785317536100f, 1.364990517600369400f,
+    1.364710199696403300f,
+  1.364429831615944200f, 1.364149413369300600f, 1.363868944966782900f,
+    1.363588426418702600f,
+  1.363307857735373900f, 1.363027238927112300f, 1.362746570004235400f,
+    1.362465850977062900f,
+  1.362185081855915600f, 1.361904262651116900f, 1.361623393372991300f,
+    1.361342474031866000f,
+  1.361061504638069400f, 1.360780485201932300f, 1.360499415733786400f,
+    1.360218296243966200f,
+  1.359937126742807300f, 1.359655907240648000f, 1.359374637747827700f,
+    1.359093318274687800f,
+  1.358811948831571500f, 1.358530529428824400f, 1.358249060076792900f,
+    1.357967540785826300f,
+  1.357685971566275200f, 1.357404352428492000f, 1.357122683382830900f,
+    1.356840964439648200f,
+  1.356559195609301700f, 1.356277376902151900f, 1.355995508328559500f,
+    1.355713589898888800f,
+  1.355431621623504700f, 1.355149603512774400f, 1.354867535577067200f,
+    1.354585417826753800f,
+  1.354303250272206500f, 1.354021032923800300f, 1.353738765791911100f,
+    1.353456448886917200f,
+  1.353174082219199100f, 1.352891665799137900f, 1.352609199637117500f,
+    1.352326683743523300f,
+  1.352044118128742600f, 1.351761502803164900f, 1.351478837777180700f,
+    1.351196123061183100f,
+  1.350913358665566400f, 1.350630544600727200f, 1.350347680877063800f,
+    1.350064767504976400f,
+  1.349781804494866600f, 1.349498791857138400f, 1.349215729602197400f,
+    1.348932617740450600f,
+  1.348649456282307700f, 1.348366245238179500f, 1.348082984618478800f,
+    1.347799674433620500f,
+  1.347516314694020800f, 1.347232905410098200f, 1.346949446592273100f,
+    1.346665938250967100f,
+  1.346382380396604000f, 1.346098773039609700f, 1.345815116190411300f,
+    1.345531409859438200f,
+  1.345247654057121700f, 1.344963848793894200f, 1.344679994080190800f,
+    1.344396089926448000f,
+  1.344112136343103900f, 1.343828133340598800f, 1.343544080929374800f,
+    1.343259979119875600f,
+  1.342975827922546600f, 1.342691627347835500f, 1.342407377406191500f,
+    1.342123078108065700f,
+  1.341838729463910900f, 1.341554331484181600f, 1.341269884179334700f,
+    1.340985387559828100f,
+  1.340700841636122400f, 1.340416246418678800f, 1.340131601917961900f,
+    1.339846908144436600f,
+  1.339562165108570700f, 1.339277372820833400f, 1.338992531291695500f,
+    1.338707640531629800f,
+  1.338422700551110900f, 1.338137711360615200f, 1.337852672970621300f,
+    1.337567585391608900f,
+  1.337282448634059800f, 1.336997262708457900f, 1.336712027625288600f,
+    1.336426743395039000f,
+  1.336141410028198500f, 1.335856027535258000f, 1.335570595926709700f,
+    1.335285115213048500f,
+  1.334999585404770700f, 1.334714006512374400f, 1.334428378546359500f,
+    1.334142701517227600f,
+  1.333856975435482300f, 1.333571200311629100f, 1.333285376156174700f,
+    1.332999502979628700f,
+  1.332713580792501500f, 1.332427609605305400f, 1.332141589428554900f,
+    1.331855520272766200f,
+  1.331569402148457400f, 1.331283235066148100f, 1.330997019036359800f,
+    1.330710754069615700f,
+  1.330424440176441300f, 1.330138077367363200f, 1.329851665652910500f,
+    1.329565205043613800f,
+  1.329278695550004700f, 1.328992137182618100f, 1.328705529951989400f,
+    1.328418873868656900f,
+  1.328132168943159800f, 1.327845415186039000f, 1.327558612607838500f,
+    1.327271761219102500f,
+  1.326984861030378000f, 1.326697912052213500f, 1.326410914295159400f,
+    1.326123867769767500f,
+  1.325836772486591800f, 1.325549628456188100f, 1.325262435689113600f,
+    1.324975194195928000f,
+  1.324687903987191900f, 1.324400565073468300f, 1.324113177465321900f,
+    1.323825741173318700f,
+  1.323538256208027800f, 1.323250722580018500f, 1.322963140299862500f,
+    1.322675509378133900f,
+  1.322387829825407700f, 1.322100101652261100f, 1.321812324869273500f,
+    1.321524499487024800f,
+  1.321236625516098100f, 1.320948702967077400f, 1.320660731850549000f,
+    1.320372712177100700f,
+  1.320084643957322400f, 1.319796527201805300f, 1.319508361921142500f,
+    1.319220148125929100f,
+  1.318931885826762000f, 1.318643575034239800f, 1.318355215758962900f,
+    1.318066808011533200f,
+  1.317778351802554800f, 1.317489847142633300f, 1.317201294042376300f,
+    1.316912692512393300f,
+  1.316624042563294900f, 1.316335344205694200f, 1.316046597450205800f,
+    1.315757802307445900f,
+  1.315468958788033000f, 1.315180066902586800f, 1.314891126661728900f,
+    1.314602138076083300f,
+  1.314313101156274800f, 1.314024015912930600f, 1.313734882356679900f,
+    1.313445700498152800f,
+  1.313156470347981900f, 1.312867191916801100f, 1.312577865215246900f,
+    1.312288490253956900f,
+  1.311999067043570200f, 1.311709595594728000f, 1.311420075918073900f,
+    1.311130508024252400f,
+  1.310840891923910100f, 1.310551227627695400f, 1.310261515146258200f,
+    1.309971754490250700f,
+  1.309681945670326400f, 1.309392088697140900f, 1.309102183581351200f,
+    1.308812230333616500f,
+  1.308522228964597500f, 1.308232179484956500f, 1.307942081905358000f,
+    1.307651936236467800f,
+  1.307361742488954300f, 1.307071500673486800f, 1.306781210800736200f,
+    1.306490872881376200f,
+  1.306200486926081700f, 1.305910052945529200f, 1.305619570950396800f,
+    1.305329040951365100f,
+  1.305038462959116100f, 1.304747836984333300f, 1.304457163037702200f,
+    1.304166441129910300f,
+  1.303875671271646400f, 1.303584853473601200f, 1.303293987746467300f,
+    1.303003074100939100f,
+  1.302712112547712800f, 1.302421103097485900f, 1.302130045760958100f,
+    1.301838940548830600f,
+  1.301547787471806900f, 1.301256586540591600f, 1.300965337765891600f,
+    1.300674041158414800f,
+  1.300382696728871400f, 1.300091304487973800f, 1.299799864446435200f,
+    1.299508376614971500f,
+  1.299216841004299200f, 1.298925257625137800f, 1.298633626488207500f,
+    1.298341947604231300f,
+  1.298050220983932900f, 1.297758446638038700f, 1.297466624577275900f,
+    1.297174754812374400f,
+  1.296882837354065100f, 1.296590872213081200f, 1.296298859400157700f,
+    1.296006798926030200f,
+  1.295714690801437600f, 1.295422535037119800f, 1.295130331643818500f,
+    1.294838080632277000f,
+  1.294545782013240900f, 1.294253435797456900f, 1.293961041995673700f,
+    1.293668600618642000f,
+  1.293376111677113900f, 1.293083575181843500f, 1.292790991143586200f,
+    1.292498359573099700f,
+  1.292205680481143500f, 1.291912953878477900f, 1.291620179775866400f,
+    1.291327358184073200f,
+  1.291034489113864100f, 1.290741572576007400f, 1.290448608581273000f,
+    1.290155597140431700f,
+  1.289862538264257700f, 1.289569431963524900f, 1.289276278249010600f,
+    1.288983077131493000f,
+  1.288689828621752300f, 1.288396532730570400f, 1.288103189468731400f,
+    1.287809798847019800f,
+  1.287516360876223500f, 1.287222875567130900f, 1.286929342930532800f,
+    1.286635762977221800f,
+  1.286342135717991600f, 1.286048461163638000f, 1.285754739324958900f,
+    1.285460970212753500f,
+  1.285167153837822900f, 1.284873290210969900f, 1.284579379342998700f,
+    1.284285421244715900f,
+  1.283991415926929400f, 1.283697363400448900f, 1.283403263676086100f,
+    1.283109116764654000f,
+  1.282814922676967400f, 1.282520681423843000f, 1.282226393016099500f,
+    1.281932057464557000f,
+  1.281637674780037100f, 1.281343244973363700f, 1.281048768055361900f,
+    1.280754244036858900f,
+  1.280459672928683500f, 1.280165054741666300f, 1.279870389486639400f,
+    1.279575677174437100f,
+  1.279280917815894600f, 1.278986111421849900f, 1.278691258003142000f,
+    1.278396357570611900f,
+  1.278101410135101800f, 1.277806415707456700f, 1.277511374298522200f,
+    1.277216285919146500f,
+  1.276921150580179200f, 1.276625968292471000f, 1.276330739066875400f,
+    1.276035462914247000f,
+  1.275740139845442400f, 1.275444769871319600f, 1.275149353002738700f,
+    1.274853889250561200f,
+  1.274558378625650200f, 1.274262821138871300f, 1.273967216801090900f,
+    1.273671565623178100f,
+  1.273375867616002300f, 1.273080122790436000f, 1.272784331157352800f,
+    1.272488492727628100f,
+  1.272192607512139300f, 1.271896675521764900f, 1.271600696767385400f,
+    1.271304671259883200f,
+  1.271008599010142500f, 1.270712480029048800f, 1.270416314327489800f,
+    1.270120101916354600f,
+  1.269823842806533800f, 1.269527537008920300f, 1.269231184534408200f,
+    1.268934785393893700f,
+  1.268638339598274500f, 1.268341847158450200f, 1.268045308085321800f,
+    1.267748722389792100f,
+  1.267452090082765900f, 1.267155411175149500f, 1.266858685677851000f,
+    1.266561913601780100f,
+  1.266265094957848000f, 1.265968229756968100f, 1.265671318010055400f,
+    1.265374359728026500f,
+  1.265077354921799300f, 1.264780303602294200f, 1.264483205780432700f,
+    1.264186061467138500f,
+  1.263888870673336400f, 1.263591633409954000f, 1.263294349687918800f,
+    1.262997019518161700f,
+  1.262699642911614600f, 1.262402219879211300f, 1.262104750431887000f,
+    1.261807234580578900f,
+  1.261509672336225600f, 1.261212063709767900f, 1.260914408712147800f,
+    1.260616707354309500f,
+  1.260318959647198400f, 1.260021165601761900f, 1.259723325228949000f,
+    1.259425438539710300f,
+  1.259127505544998600f, 1.258829526255768000f, 1.258531500682973800f,
+    1.258233428837574300f,
+  1.257935310730528000f, 1.257637146372796400f, 1.257338935775342200f,
+    1.257040678949129500f,
+  1.256742375905124400f, 1.256444026654294400f, 1.256145631207609400f,
+    1.255847189576040100f,
+  1.255548701770560000f, 1.255250167802143000f, 1.254951587681765600f,
+    1.254652961420405600f,
+  1.254354289029042900f, 1.254055570518658500f, 1.253756805900235700f,
+    1.253457995184759300f,
+  1.253159138383215200f, 1.252860235506592100f, 1.252561286565879300f,
+    1.252262291572068900f,
+  1.251963250536153500f, 1.251664163469128300f, 1.251365030381989700f,
+    1.251065851285736200f,
+  1.250766626191367500f, 1.250467355109885500f, 1.250168038052293500f,
+    1.249868675029596200f,
+  1.249569266052800800f, 1.249269811132915200f, 1.248970310280950200f,
+    1.248670763507917100f,
+  1.248371170824829300f, 1.248071532242702100f, 1.247771847772552300f,
+    1.247472117425398700f,
+  1.247172341212261500f, 1.246872519144162300f, 1.246572651232124700f,
+    1.246272737487174300f,
+  1.245972777920338000f, 1.245672772542644400f, 1.245372721365123600f,
+    1.245072624398807900f,
+  1.244772481654731000f, 1.244472293143928300f, 1.244172058877436800f,
+    1.243871778866295400f,
+  1.243571453121544000f, 1.243271081654225400f, 1.242970664475383100f,
+    1.242670201596062700f,
+  1.242369693027311200f, 1.242069138780177400f, 1.241768538865712000f,
+    1.241467893294967200f,
+  1.241167202078996800f, 1.240866465228856100f, 1.240565682755603100f,
+    1.240264854670295900f,
+  1.239963980983995300f, 1.239663061707763700f, 1.239362096852665300f,
+    1.239061086429765300f,
+  1.238760030450130900f, 1.238458928924831600f, 1.238157781864937400f,
+    1.237856589281521000f,
+  1.237555351185656500f, 1.237254067588419400f, 1.236952738500886900f,
+    1.236651363934138300f,
+  1.236349943899254000f, 1.236048478407316500f, 1.235746967469409900f,
+    1.235445411096619500f,
+  1.235143809300033300f, 1.234842162090739700f, 1.234540469479829900f,
+    1.234238731478396000f,
+  1.233936948097532400f, 1.233635119348334400f, 1.233333245241899200f,
+    1.233031325789326400f,
+  1.232729361001716500f, 1.232427350890172000f, 1.232125295465796600f,
+    1.231823194739696300f,
+  1.231521048722978200f, 1.231218857426751700f, 1.230916620862127400f,
+    1.230614339040217800f,
+  1.230312011972136500f, 1.230009639668999500f, 1.229707222141924100f,
+    1.229404759402029400f,
+  1.229102251460436400f, 1.228799698328266700f, 1.228497100016644900f,
+    1.228194456536696500f,
+  1.227891767899548700f, 1.227589034116330700f, 1.227286255198173100f,
+    1.226983431156208200f,
+  1.226680562001569900f, 1.226377647745394000f, 1.226074688398817600f,
+    1.225771683972980200f,
+  1.225468634479021500f, 1.225165539928084300f, 1.224862400331312400f,
+    1.224559215699851500f,
+  1.224255986044848500f, 1.223952711377453100f, 1.223649391708814700f,
+    1.223346027050086400f,
+  1.223042617412421600f, 1.222739162806975900f, 1.222435663244906700f,
+    1.222132118737372400f,
+  1.221828529295533800f, 1.221524894930552800f, 1.221221215653593100f,
+    1.220917491475820500f,
+  1.220613722408401900f, 1.220309908462505800f, 1.220006049649302800f,
+    1.219702145979964600f,
+  1.219398197465665400f, 1.219094204117580300f, 1.218790165946886100f,
+    1.218486082964761500f,
+  1.218181955182386500f, 1.217877782610943700f, 1.217573565261616000f,
+    1.217269303145589000f,
+  1.216964996274049400f, 1.216660644658185600f, 1.216356248309187600f,
+    1.216051807238247800f,
+  1.215747321456559300f, 1.215442790975316700f, 1.215138215805717300f,
+    1.214833595958959300f,
+  1.214528931446242600f, 1.214224222278769100f, 1.213919468467741900f,
+    1.213614670024366000f,
+  1.213309826959847700f, 1.213004939285395400f, 1.212700007012219100f,
+    1.212395030151530300f,
+  1.212090008714541600f, 1.211784942712468300f, 1.211479832156526800f,
+    1.211174677057934800f,
+  1.210869477427912300f, 1.210564233277680500f, 1.210258944618462200f,
+    1.209953611461482200f,
+  1.209648233817966600f, 1.209342811699143600f, 1.209037345116242400f,
+    1.208731834080493800f,
+  1.208426278603131200f, 1.208120678695388600f, 1.207815034368502100f,
+    1.207509345633709600f,
+  1.207203612502250300f, 1.206897834985365000f, 1.206592013094296200f,
+    1.206286146840288300f,
+  1.205980236234587100f, 1.205674281288440000f, 1.205368282013096200f,
+    1.205062238419806200f,
+  1.204756150519822300f, 1.204450018324398900f, 1.204143841844791200f,
+    1.203837621092256800f,
+  1.203531356078054100f, 1.203225046813444000f, 1.202918693309688300f,
+    1.202612295578050900f,
+  1.202305853629797500f, 1.201999367476194400f, 1.201692837128510700f,
+    1.201386262598016500f,
+  1.201079643895983700f, 1.200772981033685800f, 1.200466274022397900f,
+    1.200159522873396800f,
+  1.199852727597960700f, 1.199545888207369700f, 1.199239004712905300f,
+    1.198932077125851100f,
+  1.198625105457491700f, 1.198318089719113200f, 1.198011029922004400f,
+    1.197703926077454200f,
+  1.197396778196754700f, 1.197089586291198500f, 1.196782350372080300f,
+    1.196475070450696100f,
+  1.196167746538343600f, 1.195860378646322700f, 1.195552966785933900f,
+    1.195245510968480300f,
+  1.194938011205265900f, 1.194630467507596500f, 1.194322879886780000f,
+    1.194015248354125100f,
+  1.193707572920943000f, 1.193399853598545500f, 1.193092090398246900f,
+    1.192784283331362700f,
+  1.192476432409210100f, 1.192168537643107900f, 1.191860599044376500f,
+    1.191552616624337800f,
+  1.191244590394315400f, 1.190936520365635000f, 1.190628406549622900f,
+    1.190320248957608100f,
+  1.190012047600920200f, 1.189703802490891000f, 1.189395513638853900f,
+    1.189087181056143900f,
+  1.188778804754097300f, 1.188470384744052100f, 1.188161921037348400f,
+    1.187853413645327100f,
+  1.187544862579331500f, 1.187236267850706000f, 1.186927629470796900f,
+    1.186618947450951600f,
+  1.186310221802519900f, 1.186001452536852300f, 1.185692639665301600f,
+    1.185383783199222000f,
+  1.185074883149969100f, 1.184765939528900500f, 1.184456952347374900f,
+    1.184147921616753200f,
+  1.183838847348397400f, 1.183529729553671500f, 1.183220568243940300f,
+    1.182911363430571200f,
+  1.182602115124932900f, 1.182292823338395100f, 1.181983488082330300f,
+    1.181674109368111300f,
+  1.181364687207113100f, 1.181055221610712400f, 1.180745712590287400f,
+    1.180436160157217800f,
+  1.180126564322885100f, 1.179816925098671900f, 1.179507242495962900f,
+    1.179197516526144600f,
+  1.178887747200604300f, 1.178577934530731700f, 1.178268078527917200f,
+    1.177958179203553800f,
+  1.177648236569035300f, 1.177338250635757700f, 1.177028221415118200f,
+    1.176718148918515700f,
+  1.176408033157350300f, 1.176097874143024600f, 1.175787671886942000f,
+    1.175477426400507700f,
+  1.175167137695128900f, 1.174856805782213500f, 1.174546430673171900f,
+    1.174236012379415600f,
+  1.173925550912357800f, 1.173615046283413200f, 1.173304498503998400f,
+    1.172993907585530900f,
+  1.172683273539430800f, 1.172372596377118800f, 1.172061876110017700f,
+    1.171751112749551900f,
+  1.171440306307147200f, 1.171129456794231200f, 1.170818564222232800f,
+    1.170507628602582800f,
+  1.170196649946713100f, 1.169885628266057900f, 1.169574563572052300f,
+    1.169263455876133200f,
+  1.168952305189739200f, 1.168641111524310700f, 1.168329874891289400f,
+    1.168018595302118000f,
+  1.167707272768241800f, 1.167395907301107100f, 1.167084498912162300f,
+    1.166773047612856400f,
+  1.166461553414641000f, 1.166150016328968600f, 1.165838436367293800f,
+    1.165526813541072100f,
+  1.165215147861761400f, 1.164903439340820900f, 1.164591687989710500f,
+    1.164279893819892800f,
+  1.163968056842831700f, 1.163656177069992500f, 1.163344254512841800f,
+    1.163032289182848800f,
+  1.162720281091483000f, 1.162408230250216100f, 1.162096136670521600f,
+    1.161784000363874000f,
+  1.161471821341749900f, 1.161159599615627000f, 1.160847335196984800f,
+    1.160535028097304600f,
+  1.160222678328068700f, 1.159910285900761700f, 1.159597850826869200f,
+    1.159285373117878500f,
+  1.158972852785278500f, 1.158660289840559800f, 1.158347684295214300f,
+    1.158035036160735900f,
+  1.157722345448619400f, 1.157409612170361600f, 1.157096836337461000f,
+    1.156784017961417500f,
+  1.156471157053732300f, 1.156158253625908700f, 1.155845307689450800f,
+    1.155532319255865300f,
+  1.155219288336659400f, 1.154906214943342700f, 1.154593099087426000f,
+    1.154279940780421400f,
+  1.153966740033842900f, 1.153653496859206000f, 1.153340211268028000f,
+    1.153026883271827300f,
+  1.152713512882124400f, 1.152400100110440700f, 1.152086644968299400f,
+    1.151773147467225300f,
+  1.151459607618745300f, 1.151146025434387000f, 1.150832400925680100f,
+    1.150518734104155400f,
+  1.150205024981345800f, 1.149891273568785400f, 1.149577479878009800f,
+    1.149263643920556800f,
+  1.148949765707964600f, 1.148635845251773800f, 1.148321882563526400f,
+    1.148007877654766200f,
+  1.147693830537038100f, 1.147379741221888500f, 1.147065609720865600f,
+    1.146751436045519300f,
+  1.146437220207400700f, 1.146122962218062600f, 1.145808662089060000f,
+    1.145494319831947800f,
+  1.145179935458284100f, 1.144865508979627800f, 1.144551040407539400f,
+    1.144236529753581000f,
+  1.143921977029316500f, 1.143607382246310600f, 1.143292745416130600f,
+    1.142978066550344400f,
+  1.142663345660522000f, 1.142348582758234900f, 1.142033777855056000f,
+    1.141718930962559500f,
+  1.141404042092321500f, 1.141089111255919800f, 1.140774138464933700f,
+    1.140459123730943200f,
+  1.140144067065530700f, 1.139828968480280300f, 1.139513827986776900f,
+    1.139198645596607400f,
+  1.138883421321360600f, 1.138568155172625700f, 1.138252847161994400f,
+    1.137937497301059600f,
+  1.137622105601416000f, 1.137306672074659900f, 1.136991196732388200f,
+    1.136675679586200500f,
+  1.136360120647697200f, 1.136044519928480800f, 1.135728877440154800f,
+    1.135413193194324800f,
+  1.135097467202597100f, 1.134781699476580300f, 1.134465890027884300f,
+    1.134150038868120500f,
+  1.133834146008902100f, 1.133518211461843200f, 1.133202235238559800f,
+    1.132886217350669500f,
+  1.132570157809791500f, 1.132254056627546300f, 1.131937913815556300f,
+    1.131621729385444900f,
+  1.131305503348837300f, 1.130989235717360100f, 1.130672926502642100f,
+    1.130356575716312500f,
+  1.130040183370002900f, 1.129723749475346000f, 1.129407274043976200f,
+    1.129090757087529500f,
+  1.128774198617643200f, 1.128457598645956600f, 1.128140957184109700f,
+    1.127824274243744500f,
+  1.127507549836505000f, 1.127190783974035800f, 1.126873976667983800f,
+    1.126557127929996800f,
+  1.126240237771724700f, 1.125923306204818400f, 1.125606333240930700f,
+    1.125289318891715900f,
+  1.124972263168829500f, 1.124655166083928800f, 1.124338027648672500f,
+    1.124020847874721100f,
+  1.123703626773736100f, 1.123386364357381200f, 1.123069060637320600f,
+    1.122751715625221400f,
+  1.122434329332750800f, 1.122116901771578400f, 1.121799432953375600f,
+    1.121481922889814300f,
+  1.121164371592568300f, 1.120846779073313400f, 1.120529145343726500f,
+    1.120211470415486200f,
+  1.119893754300272300f, 1.119575997009766300f, 1.119258198555651300f,
+    1.118940358949611900f,
+  1.118622478203333800f, 1.118304556328505200f, 1.117986593336814700f,
+    1.117668589239953200f,
+  1.117350544049612300f, 1.117032457777486200f, 1.116714330435269600f,
+    1.116396162034659600f,
+  1.116077952587353600f, 1.115759702105052000f, 1.115441410599455500f,
+    1.115123078082267000f,
+  1.114804704565190500f, 1.114486290059931900f, 1.114167834578198200f,
+    1.113849338131698300f,
+  1.113530800732142100f, 1.113212222391241500f, 1.112893603120710000f,
+    1.112574942932261600f,
+  1.112256241837613000f, 1.111937499848481900f, 1.111618716976587700f,
+    1.111299893233650600f,
+  1.110981028631393700f, 1.110662123181539900f, 1.110343176895814500f,
+    1.110024189785944900f,
+  1.109705161863658600f, 1.109386093140686000f, 1.109066983628758100f,
+    1.108747833339607200f,
+  1.108428642284968100f, 1.108109410476576300f, 1.107790137926169200f,
+    1.107470824645485600f,
+  1.107151470646265300f, 1.106832075940250600f, 1.106512640539184100f,
+    1.106193164454811100f,
+  1.105873647698877300f, 1.105554090283131100f, 1.105234492219321100f,
+    1.104914853519198400f,
+  1.104595174194514800f, 1.104275454257024300f, 1.103955693718482200f,
+    1.103635892590644900f,
+  1.103316050885270600f, 1.102996168614119000f, 1.102676245788951400f,
+    1.102356282421530300f,
+  1.102036278523620000f, 1.101716234106985700f, 1.101396149183395000f,
+    1.101076023764616400f,
+  1.100755857862419700f, 1.100435651488577100f, 1.100115404654861100f,
+    1.099795117373046200f,
+  1.099474789654909100f, 1.099154421512226600f, 1.098834012956778200f,
+    1.098513564000344300f,
+  1.098193074654706800f, 1.097872544931649100f, 1.097551974842956500f,
+    1.097231364400415000f,
+  1.096910713615813200f, 1.096590022500939700f, 1.096269291067585700f,
+    1.095948519327543800f,
+  1.095627707292607700f, 1.095306854974572800f, 1.094985962385235800f,
+    1.094665029536395100f,
+  1.094344056439850600f, 1.094023043107403200f, 1.093701989550856000f,
+    1.093380895782013000f,
+  1.093059761812680100f, 1.092738587654664300f, 1.092417373319774200f,
+    1.092096118819820200f,
+  1.091774824166613600f, 1.091453489371968100f, 1.091132114447697300f,
+    1.090810699405617900f,
+  1.090489244257547300f, 1.090167749015304300f, 1.089846213690709900f,
+    1.089524638295585400f,
+  1.089203022841754400f, 1.088881367341041800f, 1.088559671805274100f,
+    1.088237936246279100f,
+  1.087916160675885800f, 1.087594345105925300f, 1.087272489548229700f,
+    1.086950594014632700f,
+  1.086628658516969500f, 1.086306683067076900f, 1.085984667676792600f,
+    1.085662612357956500f,
+  1.085340517122409800f, 1.085018381981994500f, 1.084696206948555300f,
+    1.084373992033937000f,
+  1.084051737249986900f, 1.083729442608553300f, 1.083407108121486000f,
+    1.083084733800636200f,
+  1.082762319657857100f, 1.082439865705002500f, 1.082117371953928300f,
+    1.081794838416491700f,
+  1.081472265104551200f, 1.081149652029967000f, 1.080826999204601100f,
+    1.080504306640315500f,
+  1.080181574348975500f, 1.079858802342446900f, 1.079535990632596800f,
+    1.079213139231294500f,
+  1.078890248150409700f, 1.078567317401815100f, 1.078244346997383300f,
+    1.077921336948988600f,
+  1.077598287268508400f, 1.077275197967819000f, 1.076952069058800400f,
+    1.076628900553332700f,
+  1.076305692463297900f, 1.075982444800579700f, 1.075659157577062200f,
+    1.075335830804633000f,
+  1.075012464495178800f, 1.074689058660589700f, 1.074365613312755900f,
+    1.074042128463569500f,
+  1.073718604124924500f, 1.073395040308715400f, 1.073071437026839500f,
+    1.072747794291194300f,
+  1.072424112113678600f, 1.072100390506194500f, 1.071776629480643500f,
+    1.071452829048929800f,
+  1.071128989222958500f, 1.070805110014635900f, 1.070481191435870500f,
+    1.070157233498571600f,
+  1.069833236214650800f, 1.069509199596019800f, 1.069185123654592600f,
+    1.068861008402285200f,
+  1.068536853851013600f, 1.068212660012696700f, 1.067888426899253500f,
+    1.067564154522606000f,
+  1.067239842894676100f, 1.066915492027387600f, 1.066591101932666800f,
+    1.066266672622439700f,
+  1.065942204108635300f, 1.065617696403183400f, 1.065293149518014500f,
+    1.064968563465062100f,
+  1.064643938256259400f, 1.064319273903543000f, 1.063994570418849400f,
+    1.063669827814116300f,
+  1.063345046101285000f, 1.063020225292295300f, 1.062695365399091200f,
+    1.062370466433616400f,
+  1.062045528407815900f, 1.061720551333637600f, 1.061395535223029500f,
+    1.061070480087941800f,
+  1.060745385940325500f, 1.060420252792134000f, 1.060095080655320900f,
+    1.059769869541841800f,
+  1.059444619463654400f, 1.059119330432716700f, 1.058794002460989000f,
+    1.058468635560432500f,
+  1.058143229743009600f, 1.057817785020685100f, 1.057492301405424500f,
+    1.057166778909195000f,
+  1.056841217543965200f, 1.056515617321704500f, 1.056189978254385100f,
+    1.055864300353978900f,
+  1.055538583632461100f, 1.055212828101807200f, 1.054887033773993300f,
+    1.054561200660999200f,
+  1.054235328774803900f, 1.053909418127389400f, 1.053583468730738200f,
+    1.053257480596834700f,
+  1.052931453737664600f, 1.052605388165214700f, 1.052279283891473600f,
+    1.051953140928431100f,
+  1.051626959288079100f, 1.051300738982409800f, 1.050974480023417500f,
+    1.050648182423098000f,
+  1.050321846193448000f, 1.049995471346466300f, 1.049669057894152800f,
+    1.049342605848508200f,
+  1.049016115221536000f, 1.048689586025239700f, 1.048363018271625300f,
+    1.048036411972699500f,
+  1.047709767140470500f, 1.047383083786948700f, 1.047056361924144400f,
+    1.046729601564071200f,
+  1.046402802718742400f, 1.046075965400174300f, 1.045749089620383200f,
+    1.045422175391386800f,
+  1.045095222725206200f, 1.044768231633861100f, 1.044441202129375200f,
+    1.044114134223771900f,
+  1.043787027929076000f, 1.043459883257315400f, 1.043132700220517300f,
+    1.042805478830712200f,
+  1.042478219099930400f, 1.042150921040204200f, 1.041823584663568200f,
+    1.041496209982056600f,
+  1.041168797007707000f, 1.040841345752557200f, 1.040513856228645800f,
+    1.040186328448014800f,
+  1.039858762422705600f, 1.039531158164762400f, 1.039203515686230000f,
+    1.038875834999155100f,
+  1.038548116115585800f, 1.038220359047570500f, 1.037892563807160800f,
+    1.037564730406408200f,
+  1.037236858857366600f, 1.036908949172090900f, 1.036581001362636600f,
+    1.036253015441062700f,
+  1.035924991419427100f, 1.035596929309791300f, 1.035268829124216700f,
+    1.034940690874766300f,
+  1.034612514573505700f, 1.034284300232500000f, 1.033956047863817500f,
+    1.033627757479526700f,
+  1.033299429091697700f, 1.032971062712402700f, 1.032642658353714300f,
+    1.032314216027707700f,
+  1.031985735746457900f, 1.031657217522042900f, 1.031328661366541300f,
+    1.031000067292032300f,
+  1.030671435310598600f, 1.030342765434322200f, 1.030014057675287900f,
+    1.029685312045581100f,
+  1.029356528557288300f, 1.029027707222499100f, 1.028698848053302100f,
+    1.028369951061789600f,
+  1.028041016260053500f, 1.027712043660187600f, 1.027383033274288400f,
+    1.027053985114451100f,
+  1.026724899192775300f, 1.026395775521359500f, 1.026066614112305600f,
+    1.025737414977715200f,
+  1.025408178129692000f, 1.025078903580341600f, 1.024749591341769700f,
+    1.024420241426085200f,
+  1.024090853845396800f, 1.023761428611814600f, 1.023431965737451800f,
+    1.023102465234420700f,
+  1.022772927114837100f, 1.022443351390816400f, 1.022113738074476300f,
+    1.021784087177936000f,
+  1.021454398713315600f, 1.021124672692737000f, 1.020794909128323000f,
+    1.020465108032198300f,
+  1.020135269416488700f, 1.019805393293321100f, 1.019475479674824900f,
+    1.019145528573129000f,
+  1.018815540000365800f, 1.018485513968667500f, 1.018155450490168000f,
+    1.017825349577003300f,
+  1.017495211241309800f, 1.017165035495226400f, 1.016834822350892300f,
+    1.016504571820448000f,
+  1.016174283916036800f, 1.015843958649801600f, 1.015513596033888400f,
+    1.015183196080442900f,
+  1.014852758801613200f, 1.014522284209548900f, 1.014191772316400000f,
+    1.013861223134318900f,
+  1.013530636675459100f, 1.013200012951974700f, 1.012869351976022300f,
+    1.012538653759758900f,
+  1.012207918315344300f, 1.011877145654937400f, 1.011546335790700600f,
+    1.011215488734796800f,
+  1.010884604499389800f, 1.010553683096645900f, 1.010222724538731600f,
+    1.009891728837815700f,
+  1.009560696006067900f, 1.009229626055658800f, 1.008898518998761800f,
+    1.008567374847549900f,
+  1.008236193614199000f, 1.007904975310885300f, 1.007573719949786700f,
+    1.007242427543082900f,
+  1.006911098102953900f, 1.006579731641582500f, 1.006248328171152100f,
+    1.005916887703846500f,
+  1.005585410251852700f, 1.005253895827357800f, 1.004922344442551000f,
+    1.004590756109621900f,
+  1.004259130840762700f, 1.003927468648166100f, 1.003595769544025900f,
+    1.003264033540538500f,
+  1.002932260649900000f, 1.002600450884309800f, 1.002268604255967200f,
+    1.001936720777072400f,
+  1.001604800459829000f, 1.001272843316440000f, 1.000940849359111000f,
+    1.000608818600048100f,
+  1.000276751051459200f, 0.999944646725553720f, 0.999612505634541740f,
+    0.999280327790635690f,
+  0.998948113206048590f, 0.998615861892994560f, 0.998283573863690270f,
+    0.997951249130352380f,
+  0.997618887705200020f, 0.997286489600452630f, 0.996954054828332210f,
+    0.996621583401061110f,
+  0.996289075330862860f, 0.995956530629963810f, 0.995623949310589620f,
+    0.995291331384969390f,
+  0.994958676865332010f, 0.994625985763907820f, 0.994293258092929790f,
+    0.993960493864630480f,
+  0.993627693091245660f, 0.993294855785010760f, 0.992961981958163210f,
+    0.992629071622942340f,
+  0.992296124791587690f, 0.991963141476341460f, 0.991630121689446090f,
+    0.991297065443145440f,
+  0.990963972749685840f, 0.990630843621313260f, 0.990297678070276800f,
+    0.989964476108825210f,
+  0.989631237749210020f, 0.989297963003683330f, 0.988964651884498000f,
+    0.988631304403909890f,
+  0.988297920574174430f, 0.987964500407549910f, 0.987631043916294970f,
+    0.987297551112669370f,
+  0.986964022008935520f, 0.986630456617355380f, 0.986296854950194260f,
+    0.985963217019717120f,
+  0.985629542838190490f, 0.985295832417883540f, 0.984962085771065030f,
+    0.984628302910006580f,
+  0.984294483846980150f, 0.983960628594258810f, 0.983626737164118190f,
+    0.983292809568833910f,
+  0.982958845820684270f, 0.982624845931947320f, 0.982290809914904140f,
+    0.981956737781835790f,
+  0.981622629545024770f, 0.981288485216756160f, 0.980954304809314670f,
+    0.980620088334987930f,
+  0.980285835806063770f, 0.979951547234831130f, 0.979617222633581860f,
+    0.979282862014607240f,
+  0.978948465390201530f, 0.978614032772659240f, 0.978279564174275860f,
+    0.977945059607349900f,
+  0.977610519084179290f, 0.977275942617064740f, 0.976941330218307540f,
+    0.976606681900209830f,
+  0.976271997675076550f, 0.975937277555212310f, 0.975602521552924600f,
+    0.975267729680520560f,
+  0.974932901950310350f, 0.974598038374604350f, 0.974263138965714040f,
+    0.973928203735953460f,
+  0.973593232697636530f, 0.973258225863079970f, 0.972923183244600480f,
+    0.972588104854516410f,
+  0.972252990705148370f, 0.971917840808816710f, 0.971582655177844700f,
+    0.971247433824555920f,
+  0.970912176761274950f, 0.970576884000329040f, 0.970241555554045230f,
+    0.969906191434753320f,
+  0.969570791654783330f, 0.969235356226466500f, 0.968899885162136650f,
+    0.968564378474127350f,
+  0.968228836174775060f, 0.967893258276415700f, 0.967557644791388500f,
+    0.967221995732032490f,
+  0.966886311110688230f, 0.966550590939698640f, 0.966214835231406500f,
+    0.965879043998157160f,
+  0.965543217252296420f, 0.965207355006171270f, 0.964871457272131190f,
+    0.964535524062525410f,
+  0.964199555389706030f, 0.963863551266025300f, 0.963527511703836660f,
+    0.963191436715496120f,
+  0.962855326313359350f, 0.962519180509785130f, 0.962182999317132030f,
+    0.961846782747760140f,
+  0.961510530814032040f, 0.961174243528309820f, 0.960837920902958720f,
+    0.960501562950343390f,
+  0.960165169682831830f, 0.959828741112791590f, 0.959492277252591900f,
+    0.959155778114604400f,
+  0.958819243711200310f, 0.958482674054753960f, 0.958146069157639560f,
+    0.957809429032232760f,
+  0.957472753690911670f, 0.957136043146054050f, 0.956799297410040440f,
+    0.956462516495251940f,
+  0.956125700414070300f, 0.955788849178880300f, 0.955451962802066120f,
+    0.955115041296014880f,
+  0.954778084673113870f, 0.954441092945751630f, 0.954104066126319150f,
+    0.953767004227207060f,
+  0.953429907260809120f, 0.953092775239518630f, 0.952755608175731570f,
+    0.952418406081844360f,
+  0.952081168970254520f, 0.951743896853362140f, 0.951406589743566950f,
+    0.951069247653271500f,
+  0.950731870594878510f, 0.950394458580791970f, 0.950057011623418380f,
+    0.949719529735163940f,
+  0.949382012928437600f, 0.949044461215648560f, 0.948706874609207220f,
+    0.948369253121526420f,
+  0.948031596765018910f, 0.947693905552099870f, 0.947356179495185020f,
+    0.947018418606691230f,
+  0.946680622899037650f, 0.946342792384643360f, 0.946004927075930090f,
+    0.945667026985319680f,
+  0.945329092125236190f, 0.944991122508104350f, 0.944653118146349890f,
+    0.944315079052401090f,
+  0.943977005238685770f, 0.943638896717634900f, 0.943300753501679190f,
+    0.942962575603250920f,
+  0.942624363034784580f, 0.942286115808714690f, 0.941947833937478270f,
+    0.941609517433512730f,
+  0.941271166309256450f, 0.940932780577150460f, 0.940594360249635500f,
+    0.940255905339155150f,
+  0.939917415858152920f, 0.939578891819073720f, 0.939240333234364950f,
+    0.938901740116473540f,
+  0.938563112477849630f, 0.938224450330942590f, 0.937885753688204820f,
+    0.937547022562088990f,
+  0.937208256965048840f, 0.936869456909540490f, 0.936530622408019990f,
+    0.936191753472946030f,
+  0.935852850116777430f, 0.935513912351974450f, 0.935174940190999560f,
+    0.934835933646314900f,
+  0.934496892730385720f, 0.934157817455677160f, 0.933818707834655590f,
+    0.933479563879790030f,
+  0.933140385603548840f, 0.932801173018403480f, 0.932461926136825660f,
+    0.932122644971287830f,
+  0.931783329534265240f, 0.931443979838232900f, 0.931104595895668410f,
+    0.930765177719049210f,
+  0.930425725320855430f, 0.930086238713567440f, 0.929746717909666790f,
+    0.929407162921637610f,
+  0.929067573761963250f, 0.928727950443130500f, 0.928388292977625930f,
+    0.928048601377937210f,
+  0.927708875656554800f, 0.927369115825968480f, 0.927029321898671270f,
+    0.926689493887155820f,
+  0.926349631803916270f, 0.926009735661449170f, 0.925669805472250860f,
+    0.925329841248820340f,
+  0.924989843003656610f, 0.924649810749260110f, 0.924309744498133750f,
+    0.923969644262779830f,
+  0.923629510055703820f, 0.923289341889410480f, 0.922949139776407800f,
+    0.922608903729203570f,
+  0.922268633760306990f, 0.921928329882229390f, 0.921587992107482210f,
+    0.921247620448579440f,
+  0.920907214918035070f, 0.920566775528364410f, 0.920226302292085460f,
+    0.919885795221715540f,
+  0.919545254329774850f, 0.919204679628783720f, 0.918864071131263780f,
+    0.918523428849739030f,
+  0.918182752796733110f, 0.917842042984772340f, 0.917501299426383480f,
+    0.917160522134094160f,
+  0.916819711120434700f, 0.916478866397934850f, 0.916137987979127270f,
+    0.915797075876544350f,
+  0.915456130102721200f, 0.915115150670193110f, 0.914774137591496510f,
+    0.914433090879170130f,
+  0.914092010545752620f, 0.913750896603785280f, 0.913409749065809520f,
+    0.913068567944367970f,
+  0.912727353252005710f, 0.912386105001267270f, 0.912044823204700370f,
+    0.911703507874852440f,
+  0.911362159024272310f, 0.911020776665511290f, 0.910679360811120000f,
+    0.910337911473652390f,
+  0.909996428665661990f, 0.909654912399703860f, 0.909313362688335290f,
+    0.908971779544113350f,
+  0.908630162979597760f, 0.908288513007348140f, 0.907946829639926790f,
+    0.907605112889895870f,
+  0.907263362769819000f, 0.906921579292262250f, 0.906579762469791110f,
+    0.906237912314974080f,
+  0.905896028840379560f, 0.905554112058577170f, 0.905212161982139160f,
+    0.904870178623637170f,
+  0.904528161995645670f, 0.904186112110739510f, 0.903844028981494190f,
+    0.903501912620488070f,
+  0.903159763040298880f, 0.902817580253507450f, 0.902475364272694370f,
+    0.902133115110441470f,
+  0.901790832779333250f, 0.901448517291953520f, 0.901106168660889110f,
+    0.900763786898726380f,
+  0.900421372018054500f, 0.900078924031462610f, 0.899736442951541320f,
+    0.899393928790883420f,
+  0.899051381562081310f, 0.898708801277730340f, 0.898366187950425780f,
+    0.898023541592764210f,
+  0.897680862217344440f, 0.897338149836764960f, 0.896995404463627350f,
+    0.896652626110532870f,
+  0.896309814790084090f, 0.895966970514885940f, 0.895624093297543110f,
+    0.895281183150662960f,
+  0.894938240086852970f, 0.894595264118721810f, 0.894252255258880410f,
+    0.893909213519939460f,
+  0.893566138914512420f, 0.893223031455212530f, 0.892879891154655380f,
+    0.892536718025457090f,
+  0.892193512080234670f, 0.891850273331607600f, 0.891507001792195000f,
+    0.891163697474618880f,
+  0.890820360391500920f, 0.890476990555464480f, 0.890133587979135000f,
+    0.889790152675137610f,
+  0.889446684656100330f, 0.889103183934650930f, 0.888759650523418650f,
+    0.888416084435035060f,
+  0.888072485682131150f, 0.887728854277341050f, 0.887385190233298650f,
+    0.887041493562639060f,
+  0.886697764277999840f, 0.886354002392018110f, 0.886010207917333760f,
+    0.885666380866586560f,
+  0.885322521252418610f, 0.884978629087472270f, 0.884634704384391180f,
+    0.884290747155821230f,
+  0.883946757414407980f, 0.883602735172799640f, 0.883258680443644530f,
+    0.882914593239592320f,
+  0.882570473573294660f, 0.882226321457403320f, 0.881882136904572400f,
+    0.881537919927456340f,
+  0.881193670538710450f, 0.880849388750992610f, 0.880505074576960370f,
+    0.880160728029273920f,
+  0.879816349120593590f, 0.879471937863580690f, 0.879127494270899090f,
+    0.878783018355212220f,
+  0.878438510129186170f, 0.878093969605486800f, 0.877749396796782770f,
+    0.877404791715742370f,
+  0.877060154375035710f, 0.876715484787334630f, 0.876370782965310900f,
+    0.876026048921639160f,
+  0.875681282668993700f, 0.875336484220050390f, 0.874991653587487090f,
+    0.874646790783981660f,
+  0.874301895822214290f, 0.873956968714865500f, 0.873612009474616810f,
+    0.873267018114152300f,
+  0.872921994646155390f, 0.872576939083312460f, 0.872231851438309840f,
+    0.871886731723835020f,
+  0.871541579952577750f, 0.871196396137227660f, 0.870851180290476810f,
+    0.870505932425017060f,
+  0.870160652553543020f, 0.869815340688749220f, 0.869469996843331370f,
+    0.869124621029987670f,
+  0.868779213261415610f, 0.868433773550315810f, 0.868088301909388680f,
+    0.867742798351335720f,
+  0.867397262888861100f, 0.867051695534668210f, 0.866706096301463340f,
+    0.866360465201952980f,
+  0.866014802248844420f, 0.865669107454847490f, 0.865323380832671800f,
+    0.864977622395029290f,
+  0.864631832154632240f, 0.864286010124194040f, 0.863940156316430170f,
+    0.863594270744056040f,
+  0.863248353419789670f, 0.862902404356348570f, 0.862556423566453230f,
+    0.862210411062823810f,
+  0.861864366858181910f, 0.861518290965251340f, 0.861172183396755500f,
+    0.860826044165420630f,
+  0.860479873283972910f, 0.860133670765139580f, 0.859787436621650360f,
+    0.859441170866234390f,
+  0.859094873511623840f, 0.858748544570550610f, 0.858402184055747750f,
+    0.858055791979950740f,
+  0.857709368355894840f, 0.857362913196317630f, 0.857016426513956930f,
+    0.856669908321551650f,
+  0.856323358631843170f, 0.855976777457572280f, 0.855630164811482460f,
+    0.855283520706317080f,
+  0.854936845154821930f, 0.854590138169742830f, 0.854243399763827020f,
+    0.853896629949823630f,
+  0.853549828740481690f, 0.853202996148552880f, 0.852856132186788910f,
+    0.852509236867942440f,
+  0.852162310204768740f, 0.851815352210022470f, 0.851468362896461110f,
+    0.851121342276842110f,
+  0.850774290363923820f, 0.850427207170467380f, 0.850080092709233130f,
+    0.849732946992984290f,
+  0.849385770034483680f, 0.849038561846496730f, 0.848691322441788910f,
+    0.848344051833126780f,
+  0.847996750033279350f, 0.847649417055015060f, 0.847302052911105160f,
+    0.846954657614320980f,
+  0.846607231177434640f, 0.846259773613221020f, 0.845912284934454140f,
+    0.845564765153910990f,
+  0.845217214284368690f, 0.844869632338605130f, 0.844522019329400630f,
+    0.844174375269535320f,
+  0.843826700171791620f, 0.843478994048952440f, 0.843131256913801420f,
+    0.842783488779124570f,
+  0.842435689657707650f, 0.842087859562339000f, 0.841739998505806610f,
+    0.841392106500900900f,
+  0.841044183560412770f, 0.840696229697133760f, 0.840348244923857960f,
+    0.840000229253379030f,
+  0.839652182698493290f, 0.839304105271996950f, 0.838955996986687550f,
+    0.838607857855364740f,
+  0.838259687890827830f, 0.837911487105878820f, 0.837563255513319780f,
+    0.837214993125953600f,
+  0.836866699956585690f, 0.836518376018021260f, 0.836170021323067610f,
+    0.835821635884532730f,
+  0.835473219715225040f, 0.835124772827955830f, 0.834776295235535540f,
+    0.834427786950777460f,
+  0.834079247986494690f, 0.833730678355502630f, 0.833382078070616820f,
+    0.833033447144653880f,
+  0.832684785590432690f, 0.832336093420771970f, 0.831987370648492710f,
+    0.831638617286416190f,
+  0.831289833347364620f, 0.830941018844162600f, 0.830592173789634240f,
+    0.830243298196606360f,
+  0.829894392077905720f, 0.829545455446360270f, 0.829196488314800080f,
+    0.828847490696055010f,
+  0.828498462602957340f, 0.828149404048339590f, 0.827800315045035150f,
+    0.827451195605879990f,
+  0.827102045743709160f, 0.826752865471360950f, 0.826403654801672770f,
+    0.826054413747485010f,
+  0.825705142321637720f, 0.825355840536972420f, 0.825006508406332490f,
+    0.824657145942561230f,
+  0.824307753158504460f, 0.823958330067008030f, 0.823608876680918760f,
+    0.823259393013085820f,
+  0.822909879076357930f, 0.822560334883586490f, 0.822210760447622980f,
+    0.821861155781319800f,
+  0.821511520897531660f, 0.821161855809112830f, 0.820812160528920360f,
+    0.820462435069811090f,
+  0.820112679444643060f, 0.819762893666276530f, 0.819413077747571440f,
+    0.819063231701390170f,
+  0.818713355540594880f, 0.818363449278050270f, 0.818013512926620940f,
+    0.817663546499172720f,
+  0.817313550008573640f, 0.816963523467691410f, 0.816613466889396070f,
+    0.816263380286557980f,
+  0.815913263672048310f, 0.815563117058740630f, 0.815212940459508210f,
+    0.814862733887226740f,
+  0.814512497354771830f, 0.814162230875020380f, 0.813811934460851430f,
+    0.813461608125143560f,
+  0.813111251880778150f, 0.812760865740636440f, 0.812410449717600570f,
+    0.812060003824555230f,
+  0.811709528074384460f, 0.811359022479975040f, 0.811008487054213360f,
+    0.810657921809988410f,
+  0.810307326760189020f, 0.809956701917705080f, 0.809606047295428950f,
+    0.809255362906252440f,
+  0.808904648763069890f, 0.808553904878775760f, 0.808203131266265420f,
+    0.807852327938436750f,
+  0.807501494908186900f, 0.807150632188415760f, 0.806799739792023240f,
+    0.806448817731910130f,
+  0.806097866020979660f, 0.805746884672134620f, 0.805395873698280360f,
+    0.805044833112322000f,
+  0.804693762927166100f, 0.804342663155721230f, 0.803991533810895500f,
+    0.803640374905599810f,
+  0.803289186452744390f, 0.802937968465242240f, 0.802586720956006250f,
+    0.802235443937950320f,
+  0.801884137423990890f, 0.801532801427043530f, 0.801181435960026780f,
+    0.800830041035858750f,
+  0.800478616667459010f, 0.800127162867749210f, 0.799775679649650460f,
+    0.799424167026086540f,
+  0.799072625009981330f, 0.798721053614259490f, 0.798369452851848020f,
+    0.798017822735673680f,
+  0.797666163278665570f, 0.797314474493752810f, 0.796962756393865600f,
+    0.796611008991936490f,
+  0.796259232300897350f, 0.795907426333682830f, 0.795555591103226930f,
+    0.795203726622466520f,
+  0.794851832904338360f, 0.794499909961779990f, 0.794147957807731400f,
+    0.793795976455132220f,
+  0.793443965916924570f, 0.793091926206050400f, 0.792739857335452710f,
+    0.792387759318077150f,
+  0.792035632166868230f, 0.791683475894773720f, 0.791331290514740830f,
+    0.790979076039718180f,
+  0.790626832482656310f, 0.790274559856505520f, 0.789922258174218570f,
+    0.789569927448748320f,
+  0.789217567693048520f, 0.788865178920075130f, 0.788512761142783790f,
+    0.788160314374132590f,
+  0.787807838627079260f, 0.787455333914584220f, 0.787102800249607550f,
+    0.786750237645110430f,
+  0.786397646114056490f, 0.786045025669408700f, 0.785692376324132690f,
+    0.785339698091194080f,
+  0.784986990983559170f, 0.784634255014197040f, 0.784281490196075850f,
+    0.783928696542166680f,
+  0.783575874065440270f, 0.783223022778868350f, 0.782870142695425320f,
+    0.782517233828084580f,
+  0.782164296189822530f, 0.781811329793615120f, 0.781458334652439630f,
+    0.781105310779275470f,
+  0.780752258187101480f, 0.780399176888899150f, 0.780046066897649550f,
+    0.779692928226336290f,
+  0.779339760887942880f, 0.778986564895453810f, 0.778633340261856040f,
+    0.778280087000135730f,
+  0.777926805123281830f, 0.777573494644283050f, 0.777220155576129220f,
+    0.776866787931812410f,
+  0.776513391724324210f, 0.776159966966658680f, 0.775806513671809860f,
+    0.775453031852772920f,
+  0.775099521522545020f, 0.774745982694123090f, 0.774392415380506400f,
+    0.774038819594694230f,
+  0.773685195349686940f, 0.773331542658487140f, 0.772977861534096640f,
+    0.772624151989520280f,
+  0.772270414037761980f, 0.771916647691828660f, 0.771562852964726710f,
+    0.771209029869463940f,
+  0.770855178419050050f, 0.770501298626494410f, 0.770147390504808960f,
+    0.769793454067005500f,
+  0.769439489326096850f, 0.769085496295098040f, 0.768731474987023660f,
+    0.768377425414890850f,
+  0.768023347591716640f, 0.767669241530518850f, 0.767315107244318060f,
+    0.766960944746133740f,
+  0.766606754048988260f, 0.766252535165903970f, 0.765898288109903900f,
+    0.765544012894013530f,
+  0.765189709531257760f, 0.764835378034664170f, 0.764481018417259680f,
+    0.764126630692073870f,
+  0.763772214872136200f, 0.763417770970477140f, 0.763063299000129260f,
+    0.762708798974124800f,
+  0.762354270905498450f, 0.761999714807284790f, 0.761645130692519490f,
+    0.761290518574240350f,
+  0.760935878465484720f, 0.760581210379292380f, 0.760226514328703140f,
+    0.759871790326757670f,
+  0.759517038386499090f, 0.759162258520969860f, 0.758807450743214760f,
+    0.758452615066278920f,
+  0.758097751503208020f, 0.757742860067050380f, 0.757387940770853360f,
+    0.757032993627667290f,
+  0.756678018650541630f, 0.756323015852528700f, 0.755967985246680520f,
+    0.755612926846050080f,
+  0.755257840663692730f, 0.754902726712663120f, 0.754547585006018600f,
+    0.754192415556816380f,
+  0.753837218378114460f, 0.753481993482973400f, 0.753126740884452970f,
+    0.752771460595615500f,
+  0.752416152629523330f, 0.752060816999239660f, 0.751705453717829930f,
+    0.751350062798359140f,
+  0.750994644253894730f, 0.750639198097504010f, 0.750283724342255320f,
+    0.749928223001219310f,
+  0.749572694087465850f, 0.749217137614067500f, 0.748861553594096340f,
+    0.748505942040627040f,
+  0.748150302966733790f, 0.747794636385492150f, 0.747438942309979870f,
+    0.747083220753273820f,
+  0.746727471728453770f, 0.746371695248599140f, 0.746015891326790470f,
+    0.745660059976110400f,
+  0.745304201209641030f, 0.744948315040467210f, 0.744592401481673270f,
+    0.744236460546344850f,
+  0.743880492247569580f, 0.743524496598434670f, 0.743168473612029980f,
+    0.742812423301444810f,
+  0.742456345679769810f, 0.742100240760097840f, 0.741744108555520860f,
+    0.741387949079133860f,
+  0.741031762344030790f, 0.740675548363308620f, 0.740319307150063780f,
+    0.739963038717393880f,
+  0.739606743078398690f, 0.739250420246177380f, 0.738894070233831800f,
+    0.738537693054463370f,
+  0.738181288721174830f, 0.737824857247070810f, 0.737468398645255490f,
+    0.737111912928835710f,
+  0.736755400110918000f, 0.736398860204609870f, 0.736042293223021060f,
+    0.735685699179260850f,
+  0.735329078086440880f, 0.734972429957672760f, 0.734615754806068890f,
+    0.734259052644744230f,
+  0.733902323486812610f, 0.733545567345390890f, 0.733188784233595240f,
+    0.732831974164544150f,
+  0.732475137151356370f, 0.732118273207151170f, 0.731761382345050280f,
+    0.731404464578174760f,
+  0.731047519919648340f, 0.730690548382594280f, 0.730333549980137110f,
+    0.729976524725403530f,
+  0.729619472631519270f, 0.729262393711613280f, 0.728905287978813600f,
+    0.728548155446249730f,
+  0.728190996127053180f, 0.727833810034354990f, 0.727476597181288540f,
+    0.727119357580987220f,
+  0.726762091246585200f, 0.726404798191218950f, 0.726047478428024420f,
+    0.725690131970139980f,
+  0.725332758830703360f, 0.724975359022855150f, 0.724617932559735390f,
+    0.724260479454485130f,
+  0.723902999720247850f, 0.723545493370166160f, 0.723187960417385530f,
+    0.722830400875050790f,
+  0.722472814756308090f, 0.722115202074305680f, 0.721757562842191060f,
+    0.721399897073114470f,
+  0.721042204780225960f, 0.720684485976676230f, 0.720326740675618530f,
+    0.719968968890205230f,
+  0.719611170633591480f, 0.719253345918932090f, 0.718895494759382860f,
+    0.718537617168101610f,
+  0.718179713158245800f, 0.717821782742975370f, 0.717463825935449550f,
+    0.717105842748830160f,
+  0.716747833196278770f, 0.716389797290958090f, 0.716031735046032900f,
+    0.715673646474667140f,
+  0.715315531590027700f, 0.714957390405280950f, 0.714599222933594240f,
+    0.714241029188137260f,
+  0.713882809182079030f, 0.713524562928591010f, 0.713166290440844450f,
+    0.712807991732011590f,
+  0.712449666815266890f, 0.712091315703784260f, 0.711732938410739810f,
+    0.711374534949309800f,
+  0.711016105332671340f, 0.710657649574003460f, 0.710299167686484930f,
+    0.709940659683296890f,
+  0.709582125577619790f, 0.709223565382636760f, 0.708864979111530680f,
+    0.708506366777485130f,
+  0.708147728393686340f, 0.707789063973319310f, 0.707430373529572170f,
+    0.707071657075632460f,
+  0.706712914624688770f, 0.706354146189931750f, 0.705995351784551530f,
+    0.705636531421740880f,
+  0.705277685114692020f, 0.704918812876598410f, 0.704559914720655490f,
+    0.704200990660058150f,
+  0.703842040708003820f, 0.703483064877689630f, 0.703124063182313690f,
+    0.702765035635076310f,
+  0.702405982249177160f, 0.702046903037818250f, 0.701687798014201110f,
+    0.701328667191529980f,
+  0.700969510583008600f, 0.700610328201841660f, 0.700251120061236020f,
+    0.699891886174398130f,
+  0.699532626554536630f, 0.699173341214860190f, 0.698814030168578240f,
+    0.698454693428902320f,
+  0.698095331009043640f, 0.697735942922215520f, 0.697376529181631400f,
+    0.697017089800505250f,
+  0.696657624792053730f, 0.696298134169492380f, 0.695938617946039510f,
+    0.695579076134912990f,
+  0.695219508749331800f, 0.694859915802517050f, 0.694500297307689140f,
+    0.694140653278070950f,
+  0.693780983726884790f, 0.693421288667355530f, 0.693061568112707690f,
+    0.692701822076166820f,
+  0.692342050570960430f, 0.691982253610315510f, 0.691622431207461700f,
+    0.691262583375628180f,
+  0.690902710128045050f, 0.690542811477944610f, 0.690182887438558710f,
+    0.689822938023121220f,
+  0.689462963244866330f, 0.689102963117028790f, 0.688742937652845550f,
+    0.688382886865552930f,
+  0.688022810768389670f, 0.687662709374594510f, 0.687302582697406850f,
+    0.686942430750068330f,
+  0.686582253545819920f, 0.686222051097905130f, 0.685861823419566700f,
+    0.685501570524050140f,
+  0.685141292424600310f, 0.684780989134463280f, 0.684420660666887120f,
+    0.684060307035119440f,
+  0.683699928252410110f, 0.683339524332008840f, 0.682979095287166160f,
+    0.682618641131135020f,
+  0.682258161877167370f, 0.681897657538517720f, 0.681537128128440470f,
+    0.681176573660190910f,
+  0.680815994147026320f, 0.680455389602203310f, 0.680094760038981280f,
+    0.679734105470619080f,
+  0.679373425910376310f, 0.679012721371515250f, 0.678651991867297080f,
+    0.678291237410985510f,
+  0.677930458015843620f, 0.677569653695137220f, 0.677208824462131490f,
+    0.676847970330092700f,
+  0.676487091312289350f, 0.676126187421989040f, 0.675765258672461950f,
+    0.675404305076978020f,
+  0.675043326648808170f, 0.674682323401225250f, 0.674321295347501510f,
+    0.673960242500911690f,
+  0.673599164874730370f, 0.673238062482232950f, 0.672876935336696900f,
+    0.672515783451398950f,
+  0.672154606839618470f, 0.671793405514634180f, 0.671432179489727110f,
+    0.671070928778178090f,
+  0.670709653393269050f, 0.670348353348283690f, 0.669987028656505170f,
+    0.669625679331219300f,
+  0.669264305385711360f, 0.668902906833267590f, 0.668541483687176590f,
+    0.668180035960725840f,
+  0.667818563667205600f, 0.667457066819905800f, 0.667095545432117240f,
+    0.666733999517132860f,
+  0.666372429088244790f, 0.666010834158747840f, 0.665649214741936390f,
+    0.665287570851105680f,
+  0.664925902499553190f, 0.664564209700575500f, 0.664202492467472090f,
+    0.663840750813541210f,
+  0.663478984752084110f, 0.663117194296401260f, 0.662755379459794350f,
+    0.662393540255567070f,
+  0.662031676697022450f, 0.661669788797465960f, 0.661307876570202740f,
+    0.660945940028538900f,
+  0.660583979185782600f, 0.660221994055241400f, 0.659859984650225110f,
+    0.659497950984043510f,
+  0.659135893070007080f, 0.658773810921428500f, 0.658411704551619570f,
+    0.658049573973894850f,
+  0.657687419201568260f, 0.657325240247955020f, 0.656963037126372160f,
+    0.656600809850135910f,
+  0.656238558432565400f, 0.655876282886978410f, 0.655513983226695960f,
+    0.655151659465038060f,
+  0.654789311615326050f, 0.654426939690883280f, 0.654064543705032310f,
+    0.653702123671098150f,
+  0.653339679602405470f, 0.652977211512280050f, 0.652614719414049580f,
+    0.652252203321041060f,
+  0.651889663246583930f, 0.651527099204007310f, 0.651164511206641320f,
+    0.650801899267818060f,
+  0.650439263400868990f, 0.650076603619127890f, 0.649713919935928420f,
+    0.649351212364604910f,
+  0.648988480918494040f, 0.648625725610931460f, 0.648262946455255510f,
+    0.647900143464803730f,
+  0.647537316652916140f, 0.647174466032932490f, 0.646811591618193350f,
+    0.646448693422041360f,
+  0.646085771457818310f, 0.645722825738868860f, 0.645359856278536980f,
+    0.644996863090167570f,
+  0.644633846187107620f, 0.644270805582703550f, 0.643907741290304040f,
+    0.643544653323257610f,
+  0.643181541694913480f, 0.642818406418622980f, 0.642455247507736860f,
+    0.642092064975608220f,
+  0.641728858835589830f, 0.641365629101035340f, 0.641002375785300500f,
+    0.640639098901740200f,
+  0.640275798463712080f, 0.639912474484572560f, 0.639549126977681070f,
+    0.639185755956396480f,
+  0.638822361434078330f, 0.638458943424088490f, 0.638095501939787920f,
+    0.637732036994540290f,
+  0.637368548601708660f, 0.637005036774657030f, 0.636641501526751590f,
+    0.636277942871357530f,
+  0.635914360821842830f, 0.635550755391574910f, 0.635187126593922070f,
+    0.634823474442254840f,
+  0.634459798949942640f, 0.634096100130357660f, 0.633732377996871770f,
+    0.633368632562857470f,
+  0.633004863841689520f, 0.632641071846741790f, 0.632277256591390780f,
+    0.631913418089012020f,
+  0.631549556352983710f, 0.631185671396683470f, 0.630821763233490040f,
+    0.630457831876783950f,
+  0.630093877339945260f, 0.629729899636356280f, 0.629365898779399080f,
+    0.629001874782456500f,
+  0.628637827658913300f, 0.628273757422153860f, 0.627909664085564810f,
+    0.627545547662532230f,
+  0.627181408166443410f, 0.626817245610687520f, 0.626453060008652860f,
+    0.626088851373730380f,
+  0.625724619719310480f, 0.625360365058784670f, 0.624996087405546350f,
+    0.624631786772988030f,
+  0.624267463174504880f, 0.623903116623491180f, 0.623538747133343780f,
+    0.623174354717459190f,
+  0.622809939389234460f, 0.622445501162069090f, 0.622081040049361490f,
+    0.621716556064512820f,
+  0.621352049220923570f, 0.620987519531995270f, 0.620622967011131400f,
+    0.620258391671734690f,
+  0.619893793527210410f, 0.619529172590963410f, 0.619164528876399280f,
+    0.618799862396925750f,
+  0.618435173165949760f, 0.618070461196880800f, 0.617705726503127720f,
+    0.617340969098100430f,
+  0.616976188995210780f, 0.616611386207870040f, 0.616246560749491690f,
+    0.615881712633488340f,
+  0.615516841873275490f, 0.615151948482267840f, 0.614787032473881110f,
+    0.614422093861533010f,
+  0.614057132658640590f, 0.613692148878623000f, 0.613327142534899510f,
+    0.612962113640889710f,
+  0.612597062210015750f, 0.612231988255698470f, 0.611866891791361560f,
+    0.611501772830428060f,
+  0.611136631386322020f, 0.610771467472469460f, 0.610406281102295440f,
+    0.610041072289227990f,
+  0.609675841046694030f, 0.609310587388121830f, 0.608945311326941520f,
+    0.608580012876582370f,
+  0.608214692050476290f, 0.607849348862054220f, 0.607483983324749510f,
+    0.607118595451995420f,
+  0.606753185257225550f, 0.606387752753876020f, 0.606022297955381760f,
+    0.605656820875180360f,
+  0.605291321526709060f, 0.604925799923405670f, 0.604560256078710220f,
+    0.604194690006061960f,
+  0.603829101718902580f, 0.603463491230673220f, 0.603097858554815790f,
+    0.602732203704774650f,
+  0.602366526693992930f, 0.602000827535916330f, 0.601635106243990190f,
+    0.601269362831660550f,
+  0.600903597312375640f, 0.600537809699582810f, 0.600172000006731770f,
+    0.599806168247271620f,
+  0.599440314434653620f, 0.599074438582328780f, 0.598708540703749010f,
+    0.598342620812368000f,
+  0.597976678921638860f, 0.597610715045016950f, 0.597244729195957500f,
+    0.596878721387916090f,
+  0.596512691634350830f, 0.596146639948718640f, 0.595780566344478960f,
+    0.595414470835091030f,
+  0.595048353434014630f, 0.594682214154711790f, 0.594316053010643270f,
+    0.593949870015273000f,
+  0.593583665182063740f, 0.593217438524479500f, 0.592851190055986300f,
+    0.592484919790049140f,
+  0.592118627740135460f, 0.591752313919712170f, 0.591385978342248260f,
+    0.591019621021212420f,
+  0.590653241970074180f, 0.590286841202305120f, 0.589920418731375800f,
+    0.589553974570759530f,
+  0.589187508733928890f, 0.588821021234357310f, 0.588454512085520460f,
+    0.588087981300892900f,
+  0.587721428893951850f, 0.587354854878173850f, 0.586988259267036350f,
+    0.586621642074019120f,
+  0.586255003312600500f, 0.585888342996261690f, 0.585521661138483250f,
+    0.585154957752746730f,
+  0.584788232852535560f, 0.584421486451332410f, 0.584054718562622140f,
+    0.583687929199888990f,
+  0.583321118376619710f, 0.582954286106300290f, 0.582587432402417840f,
+    0.582220557278461340f,
+  0.581853660747918780f, 0.581486742824280810f, 0.581119803521037650f,
+    0.580752842851679940f,
+  0.580385860829700780f, 0.580018857468592270f, 0.579651832781848730f,
+    0.579284786782964360f,
+  0.578917719485433800f, 0.578550630902754050f, 0.578183521048421080f,
+    0.577816389935933090f,
+  0.577449237578788300f, 0.577082063990485340f, 0.576714869184524860f,
+    0.576347653174406840f,
+  0.575980415973633590f, 0.575613157595706530f, 0.575245878054129520f,
+    0.574878577362406000f,
+  0.574511255534040030f, 0.574143912582537940f, 0.573776548521405030f,
+    0.573409163364148930f,
+  0.573041757124277180f, 0.572674329815297640f, 0.572306881450720390f,
+    0.571939412044054740f,
+  0.571571921608812320f, 0.571204410158504090f, 0.570836877706642270f,
+    0.570469324266740570f,
+  0.570101749852312100f, 0.569734154476872480f, 0.569366538153936560f,
+    0.568998900897020210f,
+  0.568631242719641270f, 0.568263563635316600f, 0.567895863657565500f,
+    0.567528142799906490f,
+  0.567160401075860410f, 0.566792638498947680f, 0.566424855082689470f,
+    0.566057050840608870f,
+  0.565689225786228160f, 0.565321379933072190f, 0.564953513294665140f,
+    0.564585625884531870f,
+  0.564217717716199550f, 0.563849788803194140f, 0.563481839159044150f,
+    0.563113868797277870f,
+  0.562745877731423820f, 0.562377865975012940f, 0.562009833541575080f,
+    0.561641780444642640f,
+  0.561273706697747450f, 0.560905612314422150f, 0.560537497308201240f,
+    0.560169361692618440f,
+  0.559801205481210040f, 0.559433028687510990f, 0.559064831325059240f,
+    0.558696613407391630f,
+  0.558328374948046320f, 0.557960115960563050f, 0.557591836458480870f,
+    0.557223536455341280f,
+  0.556855215964685120f, 0.556486875000054000f, 0.556118513574991650f,
+    0.555750131703040880f,
+  0.555381729397746880f, 0.555013306672654360f, 0.554644863541308600f,
+    0.554276400017257090f,
+  0.553907916114046440f, 0.553539411845225590f, 0.553170887224342820f,
+    0.552802342264947400f,
+  0.552433776980590490f, 0.552065191384822350f, 0.551696585491195710f,
+    0.551327959313262280f,
+  0.550959312864576220f, 0.550590646158691240f, 0.550221959209161620f,
+    0.549853252029543830f,
+  0.549484524633393480f, 0.549115777034268170f, 0.548747009245725500f,
+    0.548378221281323520f,
+  0.548009413154622370f, 0.547640584879181100f, 0.547271736468561530f,
+    0.546902867936324590f,
+  0.546533979296032200f, 0.546165070561248080f, 0.545796141745535150f,
+    0.545427192862458780f,
+  0.545058223925583670f, 0.544689234948475210f, 0.544320225944701200f,
+    0.543951196927828010f,
+  0.543582147911424560f, 0.543213078909059120f, 0.542843989934301940f,
+    0.542474881000723050f,
+  0.542105752121893050f, 0.541736603311384620f, 0.541367434582769480f,
+    0.540998245949621760f,
+  0.540629037425515050f, 0.540259809024023600f, 0.539890560758723770f,
+    0.539521292643190930f,
+  0.539152004691002770f, 0.538782696915736770f, 0.538413369330970610f,
+    0.538044021950284450f,
+  0.537674654787257180f, 0.537305267855470390f, 0.536935861168504670f,
+    0.536566434739941920f,
+  0.536196988583365510f, 0.535827522712358230f, 0.535458037140505110f,
+    0.535088531881390050f,
+  0.534719006948599860f, 0.534349462355720230f, 0.533979898116337950f,
+    0.533610314244041710f,
+  0.533240710752419080f, 0.532871087655060300f, 0.532501444965554960f,
+    0.532131782697493170f,
+  0.531762100864467290f, 0.531392399480068670f, 0.531022678557890980f,
+    0.530652938111527360f,
+  0.530283178154571710f, 0.529913398700619820f, 0.529543599763266700f,
+    0.529173781356109600f,
+  0.528803943492745180f, 0.528434086186771010f, 0.528064209451786560f,
+    0.527694313301390160f,
+  0.527324397749182720f, 0.526954462808764120f, 0.526584508493736840f,
+    0.526214534817702310f,
+  0.525844541794263210f, 0.525474529437023890f, 0.525104497759587900f,
+    0.524734446775560910f,
+  0.524364376498548390f, 0.523994286942156220f, 0.523624178119992400f,
+    0.523254050045663940f,
+  0.522883902732780290f, 0.522513736194950230f, 0.522143550445783310f,
+    0.521773345498891090f,
+  0.521403121367884030f, 0.521032878066375100f, 0.520662615607976660f,
+    0.520292334006301820f,
+  0.519922033274965560f, 0.519551713427582000f, 0.519181374477767470f,
+    0.518811016439137520f,
+  0.518440639325310040f, 0.518070243149902240f, 0.517699827926532130f,
+    0.517329393668819580f,
+  0.516958940390383700f, 0.516588468104845820f, 0.516217976825826600f,
+    0.515847466566947580f,
+  0.515476937341832310f, 0.515106389164103120f, 0.514735822047384990f,
+    0.514365236005302040f,
+  0.513994631051479240f, 0.513624007199543600f, 0.513253364463121090f,
+    0.512882702855839920f,
+  0.512512022391327980f, 0.512141323083213470f, 0.511770604945127050f,
+    0.511399867990697920f,
+  0.511029112233557960f, 0.510658337687338040f, 0.510287544365671140f,
+    0.509916732282189920f,
+  0.509545901450527690f, 0.509175051884319660f, 0.508804183597200140f,
+    0.508433296602805670f,
+  0.508062390914772230f, 0.507691466546736580f, 0.507320523512337470f,
+    0.506949561825212450f,
+  0.506578581499001590f, 0.506207582547344550f, 0.505836564983881190f,
+    0.505465528822253710f,
+  0.505094474076103310f, 0.504723400759073290f, 0.504352308884806750f,
+    0.503981198466947000f,
+  0.503610069519139780f, 0.503238922055029400f, 0.502867756088262840f,
+    0.502496571632486070f,
+  0.502125368701347050f, 0.501754147308493770f, 0.501382907467574190f,
+    0.501011649192238950f,
+  0.500640372496137020f, 0.500269077392920150f, 0.499897763896239410f,
+    0.499526432019746450f,
+  0.499155081777094940f, 0.498783713181937540f, 0.498412326247929250f,
+    0.498040920988724490f,
+  0.497669497417978280f, 0.497298055549347750f, 0.496926595396488870f,
+    0.496555116973059980f,
+  0.496183620292718900f, 0.495812105369124070f, 0.495440572215935850f,
+    0.495069020846813650f,
+  0.494697451275419140f, 0.494325863515413130f, 0.493954257580458580f,
+    0.493582633484217940f,
+  0.493210991240354450f, 0.492839330862533120f, 0.492467652364417970f,
+    0.492095955759675460f,
+  0.491724241061971320f, 0.491352508284972070f, 0.490980757442346090f,
+    0.490608988547760690f,
+  0.490237201614885710f, 0.489865396657390210f, 0.489493573688943970f,
+    0.489121732723218740f,
+  0.488749873773885120f, 0.488377996854616250f, 0.488006101979084450f,
+    0.487634189160962910f,
+  0.487262258413926560f, 0.486890309751649490f, 0.486518343187807900f,
+    0.486146358736077200f,
+  0.485774356410135000f, 0.485402336223658360f, 0.485030298190324950f,
+    0.484658242323814380f,
+  0.484286168637805270f, 0.483914077145978560f, 0.483541967862014480f,
+    0.483169840799594130f,
+  0.482797695972400300f, 0.482425533394114920f, 0.482053353078422120f,
+    0.481681155039005550f,
+  0.481308939289549380f, 0.480936705843739820f, 0.480564454715261990f,
+    0.480192185917803270f,
+  0.479819899465050160f, 0.479447595370691370f, 0.479075273648415010f,
+    0.478702934311909910f,
+  0.478330577374866780f, 0.477958202850975230f, 0.477585810753927250f,
+    0.477213401097414220f,
+  0.476840973895128200f, 0.476468529160763100f, 0.476096066908011760f,
+    0.475723587150569390f,
+  0.475351089902130650f, 0.474978575176390750f, 0.474606042987046840f,
+    0.474233493347795020f,
+  0.473860926272333670f, 0.473488341774360670f, 0.473115739867574380f,
+    0.472743120565675250f,
+  0.472370483882362520f, 0.471997829831337810f, 0.471625158426301700f,
+    0.471252469680957190f,
+  0.470879763609006460f, 0.470507040224152460f, 0.470134299540099940f,
+    0.469761541570552780f,
+  0.469388766329217000f, 0.469015973829798090f, 0.468643164086002100f,
+    0.468270337111537040f,
+  0.467897492920109850f, 0.467524631525429830f, 0.467151752941205530f,
+    0.466778857181146260f,
+  0.466405944258963200f, 0.466033014188366350f, 0.465660066983068220f,
+    0.465287102656780530f,
+  0.464914121223215740f, 0.464541122696088100f, 0.464168107089110940f,
+    0.463795074415999760f,
+  0.463422024690469060f, 0.463048957926235630f, 0.462675874137015720f,
+    0.462302773336526080f,
+  0.461929655538485470f, 0.461556520756611410f, 0.461183369004623920f,
+    0.460810200296242310f,
+  0.460437014645186440f, 0.460063812065178160f, 0.459690592569938270f,
+    0.459317356173189750f,
+  0.458944102888655060f, 0.458570832730057170f, 0.458197545711121090f,
+    0.457824241845570630f,
+  0.457450921147131930f, 0.457077583629530550f, 0.456704229306492570f,
+    0.456330858191746010f,
+  0.455957470299017840f, 0.455584065642037350f, 0.455210644234532610f,
+    0.454837206090234200f,
+  0.454463751222871910f, 0.454090279646176210f, 0.453716791373879380f,
+    0.453343286419712720f,
+  0.452969764797409750f, 0.452596226520703360f, 0.452222671603327130f,
+    0.451849100059016350f,
+  0.451475511901505420f, 0.451101907144530910f, 0.450728285801828830f,
+    0.450354647887135640f,
+  0.449980993414189900f, 0.449607322396728900f, 0.449233634848492320f,
+    0.448859930783219170f,
+  0.448486210214649020f, 0.448112473156523420f, 0.447738719622582710f,
+    0.447364949626569590f,
+  0.446991163182225700f, 0.446617360303294910f, 0.446243541003520480f,
+    0.445869705296646270f,
+  0.445495853196417930f, 0.445121984716580210f, 0.444748099870879880f,
+    0.444374198673063330f,
+  0.444000281136877280f, 0.443626347276070590f, 0.443252397104390790f,
+    0.442878430635587910f,
+  0.442504447883411090f, 0.442130448861610240f, 0.441756433583937120f,
+    0.441382402064142250f,
+  0.441008354315978680f, 0.440634290353198510f, 0.440260210189554690f,
+    0.439886113838801880f,
+  0.439512001314693700f, 0.439137872630986080f, 0.438763727801433690f,
+    0.438389566839793740f,
+  0.438015389759822630f, 0.437641196575277220f, 0.437266987299916590f,
+    0.436892761947498260f,
+  0.436518520531782470f, 0.436144263066528480f, 0.435769989565496290f,
+    0.435395700042447710f,
+  0.435021394511143410f, 0.434647072985346380f, 0.434272735478819010f,
+    0.433898382005324050f,
+  0.433524012578626440f, 0.433149627212489670f, 0.432775225920679740f,
+    0.432400808716961900f,
+  0.432026375615101930f, 0.431651926628867530f, 0.431277461772025310f,
+    0.430902981058344070f,
+  0.430528484501591540f, 0.430153972115537800f, 0.429779443913952170f,
+    0.429404899910604490f,
+  0.429030340119266550f, 0.428655764553708960f, 0.428281173227704760f,
+    0.427906566155026040f,
+  0.427531943349445720f, 0.427157304824738350f, 0.426782650594677570f,
+    0.426407980673039090f,
+  0.426033295073598160f, 0.425658593810130330f, 0.425283876896413280f,
+    0.424909144346223290f,
+  0.424534396173339160f, 0.424159632391538870f, 0.423784853014600950f,
+    0.423410058056305830f,
+  0.423035247530432810f, 0.422660421450763490f, 0.422285579831078230f,
+    0.421910722685159720f,
+  0.421535850026790060f, 0.421160961869751720f, 0.420786058227829220f,
+    0.420411139114805770f,
+  0.420036204544466940f, 0.419661254530597550f, 0.419286289086983070f,
+    0.418911308227410740f,
+  0.418536311965666650f, 0.418161300315539220f, 0.417786273290816130f,
+    0.417411230905285650f,
+  0.417036173172737830f, 0.416661100106961610f, 0.416286011721748230f,
+    0.415910908030888200f,
+  0.415535789048172620f, 0.415160654787394280f, 0.414785505262345030f,
+    0.414410340486818910f,
+  0.414035160474608700f, 0.413659965239509710f, 0.413284754795316230f,
+    0.412909529155823300f,
+  0.412534288334827750f, 0.412159032346125280f, 0.411783761203513790f,
+    0.411408474920790520f,
+  0.411033173511753220f, 0.410657856990201580f, 0.410282525369933980f,
+    0.409907178664751180f,
+  0.409531816888453190f, 0.409156440054840590f, 0.408781048177715660f,
+    0.408405641270879690f,
+  0.408030219348136270f, 0.407654782423288010f, 0.407279330510138260f,
+    0.406903863622492260f,
+  0.406528381774153900f, 0.406152884978929480f, 0.405777373250624070f,
+    0.405401846603045010f,
+  0.405026305049998980f, 0.404650748605293040f, 0.404275177282736260f,
+    0.403899591096136380f,
+  0.403523990059303620f, 0.403148374186047210f, 0.402772743490177110f,
+    0.402397097985504990f,
+  0.402021437685841480f, 0.401645762604999350f, 0.401270072756790610f,
+    0.400894368155027990f,
+  0.400518648813525830f, 0.400142914746097480f, 0.399767165966558420f,
+    0.399391402488723400f,
+  0.399015624326407800f, 0.398639831493428740f, 0.398264024003602220f,
+    0.397888201870746420f,
+  0.397512365108678430f, 0.397136513731217500f, 0.396760647752182230f,
+    0.396384767185391620f,
+  0.396008872044666730f, 0.395632962343827170f, 0.395257038096694990f,
+    0.394881099317091370f,
+  0.394505146018838130f, 0.394129178215758820f, 0.393753195921675850f,
+    0.393377199150413860f,
+  0.393001187915796750f, 0.392625162231649010f, 0.392249122111796800f,
+    0.391873067570065240f,
+  0.391496998620281590f, 0.391120915276272410f, 0.390744817551864850f,
+    0.390368705460887750f,
+  0.389992579017168830f, 0.389616438234538010f, 0.389240283126824070f,
+    0.388864113707858060f,
+  0.388487929991470140f, 0.388111731991491180f, 0.387735519721753690f,
+    0.387359293196089140f,
+  0.386983052428331030f, 0.386606797432312350f, 0.386230528221866430f,
+    0.385854244810828530f,
+  0.385477947213032580f, 0.385101635442314900f, 0.384725309512510880f,
+    0.384348969437456610f,
+  0.383972615230989860f, 0.383596246906947210f, 0.383219864479167560f,
+    0.382843467961488940f,
+  0.382467057367749940f, 0.382090632711791060f, 0.381714194007451380f,
+    0.381337741268572390f,
+  0.380961274508994250f, 0.380584793742559550f, 0.380208298983109930f,
+    0.379831790244487540f,
+  0.379455267540536490f, 0.379078730885099520f, 0.378702180292021630f,
+    0.378325615775147170f,
+  0.377949037348320800f, 0.377572445025389230f, 0.377195838820197690f,
+    0.376819218746593910f,
+  0.376442584818424570f, 0.376065937049537060f, 0.375689275453780500f,
+    0.375312600045002780f,
+  0.374935910837054080f, 0.374559207843783660f, 0.374182491079041500f,
+    0.373805760556679190f,
+  0.373429016290547200f, 0.373052258294498230f, 0.372675486582383640f,
+    0.372298701168057190f,
+  0.371921902065371730f, 0.371545089288180640f, 0.371168262850339210f,
+    0.370791422765701320f,
+  0.370414569048123140f, 0.370037701711460170f, 0.369660820769568240f,
+    0.369283926236305070f,
+  0.368907018125527120f, 0.368530096451093140f, 0.368153161226860980f,
+    0.367776212466689010f,
+  0.367399250184437480f, 0.367022274393965340f, 0.366645285109133750f,
+    0.366268282343803150f,
+  0.365891266111834370f, 0.365514236427090080f, 0.365137193303431750f,
+    0.364760136754723020f,
+  0.364383066794826350f, 0.364005983437606320f, 0.363628886696926890f,
+    0.363251776586652310f,
+  0.362874653120648700f, 0.362497516312780990f, 0.362120366176916230f,
+    0.361743202726920790f,
+  0.361366025976661450f, 0.360988835940006750f, 0.360611632630824020f,
+    0.360234416062982840f,
+  0.359857186250351960f, 0.359479943206800550f, 0.359102686946199680f,
+    0.358725417482419150f,
+  0.358348134829330870f, 0.357970839000806010f, 0.357593530010716310f,
+    0.357216207872935120f,
+  0.356838872601334680f, 0.356461524209789380f, 0.356084162712172360f,
+    0.355706788122359060f,
+  0.355329400454223950f, 0.354951999721642100f, 0.354574585938490280f,
+    0.354197159118644080f,
+  0.353819719275981330f, 0.353442266424378930f, 0.353064800577714280f,
+    0.352687321749866610f,
+  0.352309829954713830f, 0.351932325206136210f, 0.351554807518012990f,
+    0.351177276904224070f,
+  0.350799733378650890f, 0.350422176955173910f, 0.350044607647675640f,
+    0.349667025470037810f,
+  0.349289430436142520f, 0.348911822559873850f, 0.348534201855114360f,
+    0.348156568335749040f,
+  0.347778922015661520f, 0.347401262908737570f, 0.347023591028862320f,
+    0.346645906389921150f,
+  0.346268209005801410f, 0.345890498890388980f, 0.345512776057572080f,
+    0.345135040521238170f,
+  0.344757292295274910f, 0.344379531393571970f, 0.344001757830017680f,
+    0.343623971618502560f,
+  0.343246172772916250f, 0.342868361307148980f, 0.342490537235092600f,
+    0.342112700570637750f,
+  0.341734851327677280f, 0.341356989520103240f, 0.340979115161808070f,
+    0.340601228266685980f,
+  0.340223328848629880f, 0.339845416921535030f, 0.339467492499295200f,
+    0.339089555595806560f,
+  0.338711606224964210f, 0.338333644400663940f, 0.337955670136803170f,
+    0.337577683447278010f,
+  0.337199684345986910f, 0.336821672846827290f, 0.336443648963697160f,
+    0.336065612710496290f,
+  0.335687564101123050f, 0.335309503149478110f, 0.334931429869461230f,
+    0.334553344274972690f,
+  0.334175246379914470f, 0.333797136198187240f, 0.333419013743693980f,
+    0.333040879030336690f,
+  0.332662732072017800f, 0.332284572882641680f, 0.331906401476111280f,
+    0.331528217866331690f,
+  0.331150022067206780f, 0.330771814092642610f, 0.330393593956544440f,
+    0.330015361672817750f,
+  0.329637117255370090f, 0.329258860718107450f, 0.328880592074938190f,
+    0.328502311339769700f,
+  0.328124018526509800f, 0.327745713649068180f, 0.327367396721353070f,
+    0.326989067757275040f,
+  0.326610726770743760f, 0.326232373775669270f, 0.325854008785963320f,
+    0.325475631815536570f,
+  0.325097242878301660f, 0.324718841988170470f, 0.324340429159055250f,
+    0.323962004404870050f,
+  0.323583567739527570f, 0.323205119176942720f, 0.322826658731029110f,
+    0.322448186415702550f,
+  0.322069702244877910f, 0.321691206232470550f, 0.321312698392397570f,
+    0.320934178738574720f,
+  0.320555647284919980f, 0.320177104045350440f, 0.319798549033783570f,
+    0.319419982264138650f,
+  0.319041403750333630f, 0.318662813506288670f, 0.318284211545923010f,
+    0.317905597883156250f,
+  0.317526972531909870f, 0.317148335506103940f, 0.316769686819660780f,
+    0.316391026486501690f,
+  0.316012354520548600f, 0.315633670935725030f, 0.315254975745953180f,
+    0.314876268965157470f,
+  0.314497550607261090f, 0.314118820686189180f, 0.313740079215866160f,
+    0.313361326210216840f,
+  0.312982561683167790f, 0.312603785648644220f, 0.312224998120573420f,
+    0.311846199112882030f,
+  0.311467388639496860f, 0.311088566714346650f, 0.310709733351358600f,
+    0.310330888564462340f,
+  0.309952032367586390f, 0.309573164774659850f, 0.309194285799613390f,
+    0.308815395456376430f,
+  0.308436493758880660f, 0.308057580721056660f, 0.307678656356835560f,
+    0.307299720680150270f,
+  0.306920773704932260f, 0.306541815445115160f, 0.306162845914631390f,
+    0.305783865127415400f,
+  0.305404873097400780f, 0.305025869838521590f, 0.304646855364713530f,
+    0.304267829689911010f,
+  0.303888792828050650f, 0.303509744793068030f, 0.303130685598899270f,
+    0.302751615259482190f,
+  0.302372533788753170f, 0.301993441200650910f, 0.301614337509113100f,
+    0.301235222728077840f,
+  0.300856096871485010f, 0.300476959953273060f, 0.300097811987382670f,
+    0.299718652987753580f,
+  0.299339482968325970f, 0.298960301943041680f, 0.298581109925841300f,
+    0.298201906930667390f,
+  0.297822692971461410f, 0.297443468062166820f, 0.297064232216726120f,
+    0.296684985449082390f,
+  0.296305727773180260f, 0.295926459202963120f, 0.295547179752376430f,
+    0.295167889435364820f,
+  0.294788588265873170f, 0.294409276257848300f, 0.294029953425235520f,
+    0.293650619781982260f,
+  0.293271275342035120f, 0.292891920119341120f, 0.292512554127848930f,
+    0.292133177381505850f,
+  0.291753789894261320f, 0.291374391680063520f, 0.290994982752862730f,
+    0.290615563126608250f,
+  0.290236132815249790f, 0.289856691832738880f, 0.289477240193025510f,
+    0.289097777910061970f,
+  0.288718304997799550f, 0.288338821470189910f, 0.287959327341186510f,
+    0.287579822624741350f,
+  0.287200307334808670f, 0.286820781485341620f, 0.286441245090293950f,
+    0.286061698163620930f,
+  0.285682140719276560f, 0.285302572771216960f, 0.284922994333397350f,
+    0.284543405419773240f,
+  0.284163806044301910f, 0.283784196220939370f, 0.283404575963643550f,
+    0.283024945286371230f,
+  0.282645304203081090f, 0.282265652727731130f, 0.281885990874279570f,
+    0.281506318656686290f,
+  0.281126636088910030f, 0.280746943184911340f, 0.280367239958650150f,
+    0.279987526424086530f,
+  0.279607802595182420f, 0.279228068485898210f, 0.278848324110196550f,
+    0.278468569482039130f,
+  0.278088804615388040f, 0.277709029524206950f, 0.277329244222458250f,
+    0.276949448724106480f,
+  0.276569643043115150f, 0.276189827193448200f, 0.275810001189071290f,
+    0.275430165043948570f,
+  0.275050318772046500f, 0.274670462387330010f, 0.274290595903766200f,
+    0.273910719335321300f,
+  0.273530832695961790f, 0.273150935999655950f, 0.272771029260370560f,
+    0.272391112492074590f,
+  0.272011185708736060f, 0.271631248924323390f, 0.271251302152806570f,
+    0.270871345408154380f,
+  0.270491378704337540f, 0.270111402055325910f, 0.269731415475089780f,
+    0.269351418977600950f,
+  0.268971412576829990f, 0.268591396286749500f, 0.268211370121331170f,
+    0.267831334094547010f,
+  0.267451288220370730f, 0.267071232512774700f, 0.266691166985733360f,
+    0.266311091653219700f,
+  0.265931006529208920f, 0.265550911627675250f, 0.265170806962593210f,
+    0.264790692547939020f,
+  0.264410568397687560f, 0.264030434525815760f, 0.263650290946299660f,
+    0.263270137673115630f,
+  0.262889974720241610f, 0.262509802101654310f, 0.262129619831332370f,
+    0.261749427923253670f,
+  0.261369226391396310f, 0.260989015249740050f, 0.260608794512263380f,
+    0.260228564192946710f,
+  0.259848324305769600f, 0.259468074864711960f, 0.259087815883755400f,
+    0.258707547376880010f,
+  0.258327269358068100f, 0.257946981841300490f, 0.257566684840560170f,
+    0.257186378369829110f,
+  0.256806062443089680f, 0.256425737074325920f, 0.256045402277520320f,
+    0.255665058066657680f,
+  0.255284704455721660f, 0.254904341458696390f, 0.254523969089567590f,
+    0.254143587362319620f,
+  0.253763196290938850f, 0.253382795889410710f, 0.253002386171721110f,
+    0.252621967151857420f,
+  0.252241538843805680f, 0.251861101261554090f, 0.251480654419089730f,
+    0.251100198330400150f,
+  0.250719733009474530f, 0.250339258470300590f, 0.249958774726868170f,
+    0.249578281793165680f,
+  0.249197779683183660f, 0.248817268410911650f, 0.248436747990339490f,
+    0.248056218435458720f,
+  0.247675679760259450f, 0.247295131978733870f, 0.246914575104873220f,
+    0.246534009152669040f,
+  0.246153434136114490f, 0.245772850069201410f, 0.245392256965923620f,
+    0.245011654840274010f,
+  0.244631043706245800f, 0.244250423577833860f, 0.243869794469031620f,
+    0.243489156393834590f,
+  0.243108509366237320f, 0.242727853400234670f, 0.242347188509823150f,
+    0.241966514708997830f,
+  0.241585832011755900f, 0.241205140432093070f, 0.240824439984007180f,
+    0.240443730681495050f,
+  0.240063012538553830f, 0.239682285569182310f, 0.239301549787377890f,
+    0.238920805207139960f,
+  0.238540051842467020f, 0.238159289707357810f, 0.237778518815812740f,
+    0.237397739181830820f,
+  0.237016950819413100f, 0.236636153742559610f, 0.236255347965270780f,
+    0.235874533501548580f,
+  0.235493710365393630f, 0.235112878570808560f, 0.234732038131795020f,
+    0.234351189062355030f,
+  0.233970331376492150f, 0.233589465088208580f, 0.233208590211508550f,
+    0.232827706760394850f,
+  0.232446814748872410f, 0.232065914190945020f, 0.231685005100616930f,
+    0.231304087491893930f,
+  0.230923161378780380f, 0.230542226775282770f, 0.230161283695406500f,
+    0.229780332153157300f,
+  0.229399372162542610f, 0.229018403737568290f, 0.228637426892242400f,
+    0.228256441640571880f,
+  0.227875447996564060f, 0.227494445974227850f, 0.227113435587570770f,
+    0.226732416850602300f,
+  0.226351389777330990f, 0.225970354381765690f, 0.225589310677916880f,
+    0.225208258679793520f,
+  0.224827198401406690f, 0.224446129856766040f, 0.224065053059883250f,
+    0.223683968024768950f,
+  0.223302874765434120f, 0.222921773295891380f, 0.222540663630151820f,
+    0.222159545782228660f,
+  0.221778419766134050f, 0.221397285595880480f, 0.221016143285482050f,
+    0.220634992848951380f,
+  0.220253834300303180f, 0.219872667653551100f, 0.219491492922709110f,
+    0.219110310121792800f,
+  0.218729119264816280f, 0.218347920365795780f, 0.217966713438746380f,
+    0.217585498497683580f,
+  0.217204275556624420f, 0.216823044629584520f, 0.216441805730581500f,
+    0.216060558873631570f,
+  0.215679304072752960f, 0.215298041341962870f, 0.214916770695278810f,
+    0.214535492146719880f,
+  0.214154205710303750f, 0.213772911400050090f, 0.213391609229977570f,
+    0.213010299214105140f,
+  0.212628981366453330f, 0.212247655701041290f, 0.211866322231890090f,
+    0.211484980973019880f,
+  0.211103631938451000f, 0.210722275142205480f, 0.210340910598303870f,
+    0.209959538320768660f,
+  0.209578158323621420f, 0.209196770620883960f, 0.208815375226579670f,
+    0.208433972154730530f,
+  0.208052561419360520f, 0.207671143034492080f, 0.207289717014149830f,
+    0.206908283372357230f,
+  0.206526842123138070f, 0.206145393280517730f, 0.205763936858520150f,
+    0.205382472871171230f,
+  0.205001001332495910f, 0.204619522256519300f, 0.204238035657268250f,
+    0.203856541548768030f,
+  0.203475039945045950f, 0.203093530860128300f, 0.202712014308041620f,
+    0.202330490302814110f,
+  0.201948958858472420f, 0.201567419989045200f, 0.201185873708560170f,
+    0.200804320031045230f,
+  0.200422758970529910f, 0.200041190541042220f, 0.199659614756612230f,
+    0.199278031631268500f,
+  0.198896441179041650f, 0.198514843413961220f, 0.198133238350057030f,
+    0.197751626001360480f,
+  0.197370006381901520f, 0.196988379505712050f, 0.196606745386822960f,
+    0.196225104039265410f,
+  0.195843455477072190f, 0.195461799714274460f, 0.195080136764905570f,
+    0.194698466642997730f,
+  0.194316789362583340f, 0.193935104937696560f, 0.193553413382369890f,
+    0.193171714710637930f,
+  0.192790008936534220f, 0.192408296074092570f, 0.192026576137348330f,
+    0.191644849140335360f,
+  0.191263115097089540f, 0.190881374021645320f, 0.190499625928039040f,
+    0.190117870830306100f,
+  0.189736108742482030f, 0.189354339678604100f, 0.188972563652707950f,
+    0.188590780678831250f,
+  0.188208990771010640f, 0.187827193943283040f, 0.187445390209686870f,
+    0.187063579584259070f,
+  0.186681762081038650f, 0.186299937714063470f, 0.185918106497371700f,
+    0.185536268445003070f,
+  0.185154423570995760f, 0.184772571889390000f, 0.184390713414225000f,
+    0.184008848159540110f,
+  0.183626976139376310f, 0.183245097367773090f, 0.182863211858771880f,
+    0.182481319626412670f,
+  0.182099420684737420f, 0.181717515047787020f, 0.181335602729602590f,
+    0.180953683744226880f,
+  0.180571758105701030f, 0.180189825828068250f, 0.179807886925370670f,
+    0.179425941411650660f,
+  0.179043989300952110f, 0.178662030607317450f, 0.178280065344791100f,
+    0.177898093527416370f,
+  0.177516115169236820f, 0.177134130284297610f, 0.176752138886642350f,
+    0.176370140990316640f,
+  0.175988136609365020f, 0.175606125757832240f, 0.175224108449764660f,
+    0.174842084699207030f,
+  0.174460054520206240f, 0.174078017926807490f, 0.173695974933058080f,
+    0.173313925553004180f,
+  0.172931869800692250f, 0.172549807690170230f, 0.172167739235484620f,
+    0.171785664450683800f,
+  0.171403583349815180f, 0.171021495946926340f, 0.170639402256066410f,
+    0.170257302291283000f,
+  0.169875196066625710f, 0.169493083596143100f, 0.169110964893883830f,
+    0.168728839973898290f,
+  0.168346708850235140f, 0.167964571536945220f, 0.167582428048078130f,
+    0.167200278397683750f,
+  0.166818122599813570f, 0.166435960668517400f, 0.166053792617847200f,
+    0.165671618461853270f,
+  0.165289438214587970f, 0.164907251890102520f, 0.164525059502448390f,
+    0.164142861065678550f,
+  0.163760656593844480f, 0.163378446100999640f, 0.162996229601196390f,
+    0.162614007108487250f,
+  0.162231778636926370f, 0.161849544200566300f, 0.161467303813461580f,
+    0.161085057489665670f,
+  0.160702805243232240f, 0.160320547088216470f, 0.159938283038672050f,
+    0.159556013108654580f,
+  0.159173737312218650f, 0.158791455663418930f, 0.158409168176311760f,
+    0.158026874864951870f,
+  0.157644575743395960f, 0.157262270825699210f, 0.156879960125918730f,
+    0.156497643658110590f,
+  0.156115321436331000f, 0.155732993474637760f, 0.155350659787087090f,
+    0.154968320387737170f,
+  0.154585975290645110f, 0.154203624509868190f, 0.153821268059465250f,
+    0.153438905953493550f,
+  0.153056538206012340f, 0.152674164831079730f, 0.152291785842754070f,
+    0.151909401255095250f,
+  0.151527011082161540f, 0.151144615338013210f, 0.150762214036709470f,
+    0.150379807192309620f,
+  0.149997394818874590f, 0.149614976930463660f, 0.149232553541138180f,
+    0.148850124664957870f,
+  0.148467690315984390f, 0.148085250508278370f, 0.147702805255900570f,
+    0.147320354572913260f,
+  0.146937898473377210f, 0.146555436971355090f, 0.146172970080908520f,
+    0.145790497816099230f,
+  0.145408020190990560f, 0.145025537219644170f, 0.144643048916123810f,
+    0.144260555294492000f,
+  0.143878056368811510f, 0.143495552153146630f, 0.143113042661560050f,
+    0.142730527908116440f,
+  0.142348007906879320f, 0.141965482671912420f, 0.141582952217280980f,
+    0.141200416557048680f,
+  0.140817875705281120f, 0.140435329676042390f, 0.140052778483398480f,
+    0.139670222141414250f,
+  0.139287660664154770f, 0.138905094065686600f, 0.138522522360074780f,
+    0.138139945561386200f,
+  0.137757363683686740f, 0.137374776741042340f, 0.136992184747520560f,
+    0.136609587717187310f,
+  0.136226985664110460f, 0.135844378602356760f, 0.135461766545993150f,
+    0.135079149509088060f,
+  0.134696527505708320f, 0.134313900549922760f, 0.133931268655799020f,
+    0.133548631837404950f,
+  0.133165990108809860f, 0.132783343484081580f, 0.132400691977289760f,
+    0.132018035602502530f,
+  0.131635374373789940f, 0.131252708305220960f, 0.130870037410864640f,
+    0.130487361704791580f,
+  0.130104681201070800f, 0.129721995913773260f, 0.129339305856968730f,
+    0.128956611044727220f,
+  0.128573911491120210f, 0.128191207210217570f, 0.127808498216091110f,
+    0.127425784522811530f,
+  0.127043066144449680f, 0.126660343095077900f, 0.126277615388766920f,
+    0.125894883039589430f,
+  0.125512146061616980f, 0.125129404468921260f, 0.124746658275575490f,
+    0.124363907495651240f,
+  0.123981152143222060f, 0.123598392232359880f, 0.123215627777138580f,
+    0.122832858791630880f,
+  0.122450085289909640f, 0.122067307286049230f, 0.121684524794122440f,
+    0.121301737828203960f,
+  0.120918946402367330f, 0.120536150530686250f, 0.120153350227235940f,
+    0.119770545506089950f,
+  0.119387736381323830f, 0.119004922867011920f, 0.118622104977228730f,
+    0.118239282726050290f,
+  0.117856456127550970f, 0.117473625195807100f, 0.117090789944893860f,
+    0.116707950388886520f,
+  0.116325106541861910f, 0.115942258417895240f, 0.115559406031063570f,
+    0.115176549395442460f,
+  0.114793688525109290f, 0.114410823434140360f, 0.114027954136612060f,
+    0.113645080646602280f,
+  0.113262202978187320f, 0.112879321145445350f, 0.112496435162453430f,
+    0.112113545043288730f,
+  0.111730650802029900f, 0.111347752452754000f, 0.110964850009539970f,
+    0.110581943486465610f,
+  0.110199032897608850f, 0.109816118257049110f, 0.109433199578864170f,
+    0.109050276877133770f,
+  0.108667350165936400f, 0.108284419459350770f, 0.107901484771457020f,
+    0.107518546116333660f,
+  0.107135603508061170f, 0.106752656960718350f, 0.106369706488385940f,
+    0.105986752105143480f,
+  0.105603793825070680f, 0.105220831662248700f, 0.104837865630757090f,
+    0.104454895744677270f,
+  0.104071922018089540f, 0.103688944465074300f, 0.103305963099713400f,
+    0.102922977936087120f,
+  0.102539988988277600f, 0.102156996270365800f, 0.101773999796432830f,
+    0.101390999580561250f,
+  0.101007995636832020f, 0.100624987979327970f, 0.100241976622130760f,
+    0.099858961579322170f,
+  0.099475942864985456f, 0.099092920493202258f, 0.098709894478056073f,
+    0.098326864833628791f,
+  0.097943831574004214f, 0.097560794713264939f, 0.097177754265493674f,
+    0.096794710244774623f,
+  0.096411662665190329f, 0.096028611540825232f, 0.095645556885762609f,
+    0.095262498714085819f,
+  0.094879437039879722f, 0.094496371877227495f, 0.094113303240214247f,
+    0.093730231142923864f,
+  0.093347155599440373f, 0.092964076623849271f, 0.092580994230234359f,
+    0.092197908432681386f,
+  0.091814819245274432f, 0.091431726682099479f, 0.091048630757241303f,
+    0.090665531484784803f,
+  0.090282428878816323f, 0.089899322953420582f, 0.089516213722684160f,
+    0.089133101200692441f,
+  0.088749985401530951f, 0.088366866339286629f, 0.087983744028044805f,
+    0.087600618481892656f,
+  0.087217489714916191f, 0.086834357741201490f, 0.086451222574836131f,
+    0.086068084229906014f,
+  0.085684942720498897f, 0.085301798060701386f, 0.084918650264600160f,
+    0.084535499346283349f,
+  0.084152345319837438f, 0.083769188199350780f, 0.083386027998910095f,
+    0.083002864732603973f,
+  0.082619698414519799f, 0.082236529058745025f, 0.081853356679368619f,
+    0.081470181290477811f,
+  0.081087002906161790f, 0.080703821540508452f, 0.080320637207605849f,
+    0.079937449921543474f,
+  0.079554259696409127f, 0.079171066546292510f, 0.078787870485282088f,
+    0.078404671527466441f,
+  0.078021469686935602f, 0.077638264977777913f, 0.077255057414083589f,
+    0.076871847009941652f,
+  0.076488633779441206f, 0.076105417736672773f, 0.075722198895725248f,
+    0.075338977270689375f,
+  0.074955752875654230f, 0.074572525724710764f, 0.074189295831948693f,
+    0.073806063211457842f,
+  0.073422827877329483f, 0.073039589843653177f, 0.072656349124520389f,
+    0.072273105734021334f,
+  0.071889859686246352f, 0.071506610995287156f, 0.071123359675233852f,
+    0.070740105740178361f,
+  0.070356849204211397f, 0.069973590081423773f, 0.069590328385907715f,
+    0.069207064131753759f,
+  0.068823797333054326f, 0.068440528003900616f, 0.068057256158383886f,
+    0.067673981810596848f,
+  0.067290704974630494f, 0.066907425664577733f, 0.066524143894529736f,
+    0.066140859678579578f,
+  0.065757573030819083f, 0.065374283965340146f, 0.064990992496236119f,
+    0.064607698637598646f,
+  0.064224402403521202f, 0.063841103808096086f, 0.063457802865415636f,
+    0.063074499589573618f,
+  0.062691193994662109f, 0.062307886094775049f, 0.061924575904005130f,
+    0.061541263436445129f,
+  0.061157948706189229f, 0.060774631727329942f, 0.060391312513961619f,
+    0.060007991080177375f,
+  0.059624667440070382f, 0.059241341607735261f, 0.058858013597264912f,
+    0.058474683422754095f,
+  0.058091351098295878f, 0.057708016637985186f, 0.057324680055915692f,
+    0.056941341366181127f,
+  0.056558000582876661f, 0.056174657720095743f, 0.055791312791933681f,
+    0.055407965812484541f,
+  0.055024616795842439f, 0.054641265756102911f, 0.054257912707359794f,
+    0.053874557663708772f,
+  0.053491200639244271f, 0.053107841648060788f, 0.052724480704254229f,
+    0.052341117821918783f,
+  0.051957753015150501f, 0.051574386298044173f, 0.051191017684694640f,
+    0.050807647189198162f,
+  0.050424274825649297f, 0.050040900608144430f, 0.049657524550778251f,
+    0.049274146667647289f,
+  0.048890766972846805f, 0.048507385480472134f, 0.048124002204620014f,
+    0.047740617159385448f,
+  0.047357230358865306f, 0.046973841817155179f, 0.046590451548350717f,
+    0.046207059566548990f,
+  0.045823665885845313f, 0.045440270520336883f, 0.045056873484119603f,
+    0.044673474791289434f,
+  0.044290074455943754f, 0.043906672492178188f, 0.043523268914090238f,
+    0.043139863735776100f,
+  0.042756456971332048f, 0.042373048634855741f, 0.041989638740443119f,
+    0.041606227302191955f,
+  0.041222814334198304f, 0.040839399850560058f, 0.040455983865373815f,
+    0.040072566392736257f,
+  0.039689147446745419f, 0.039305727041497644f, 0.038922305191091085f,
+    0.038538881909622631f,
+  0.038155457211189216f, 0.037772031109889144f, 0.037388603619819022f,
+    0.037005174755077273f,
+  0.036621744529761024f, 0.036238312957967478f, 0.035854880053795196f,
+    0.035471445831341021f,
+  0.035088010304703626f, 0.034704573487980395f, 0.034321135395268765f,
+    0.033937696040667535f,
+  0.033554255438273790f, 0.033170813602186440f, 0.032787370546502645f,
+    0.032403926285321405f,
+  0.032020480832740429f, 0.031637034202857461f, 0.031253586409771626f,
+    0.030870137467580314f,
+  0.030486687390382738f, 0.030103236192276818f, 0.029719783887360508f,
+    0.029336330489733147f,
+  0.028952876013492331f, 0.028569420472737472f, 0.028185963881566689f,
+    0.027802506254078142f,
+  0.027419047604371360f, 0.027035587946544135f, 0.026652127294696067f,
+    0.026268665662925468f,
+  0.025885203065330677f, 0.025501739516011413f, 0.025118275029065638f,
+    0.024734809618593138f,
+  0.024351343298691951f, 0.023967876083461924f, 0.023584407987001611f,
+    0.023200939023409587f,
+  0.022817469206785804f, 0.022433998551228459f, 0.022050527070837558f,
+    0.021667054779711814f,
+  0.021283581691949955f, 0.020900107821652084f, 0.020516633182916549f,
+    0.020133157789843505f,
+  0.019749681656531803f, 0.019366204797080316f, 0.018982727225589285f,
+    0.018599248956157190f,
+  0.018215770002884327f, 0.017832290379869671f, 0.017448810101212228f,
+    0.017065329181012358f,
+  0.016681847633368677f, 0.016298365472381587f, 0.015914882712149747f,
+    0.015531399366773606f,
+  0.015147915450352307f, 0.014764430976985016f, 0.014380945960772247f,
+    0.013997460415812761f,
+  0.013613974356207112f, 0.013230487796054543f, 0.012847000749454314f,
+    0.012463513230507034f,
+  0.012080025253311559f, 0.011696536831968529f, 0.011313047980577277f,
+    0.010929558713237145f,
+  0.010546069044048827f, 0.010162578987111254f, 0.009779088556525145f,
+    0.009395597766389905f,
+  0.009012106630804949f, 0.008628615163871038f, 0.008245123379687167f,
+    0.007861631292354124f,
+  0.007478138915970929f, 0.007094646264638386f, 0.006711153352455981f,
+    0.006327660193523208f,
+  0.005944166801940901f, 0.005560673191808128f, 0.005177179377225743f,
+    0.004793685372293270f,
+  0.004410191191110246f, 0.004026696847777542f, 0.003643202356394263f,
+    0.003259707731061291f,
+  0.002876212985878184f, 0.002492718134944503f, 0.002109223192361147f,
+    0.001725728172227238f,
+  0.001342233088643682f, 0.000958737955710053f, 0.000575242787525925f,
+    0.000191747598192208f
+};
+  #endif
+
+/**
+  @brief  Weights Table
+ */
+
+/**
+  @par
+  Weights tables are generated using the formula : <pre>weights[n] = e^(-j*n*pi/(2*N))</pre>
+  @par
+  C command to generate the table
+  <pre>
+  for(i = 0; i< N; i++)
+  { 
+    weights[(2*i)]   =  cos(i*c);
+    weights[(2*i)+1] = -sin(i*c);
+  } </pre>
+  @par
+  where <code>N</code> is the Number of weights to be calculated and <code>c</code> is <code>pi/(2*N)</code>
+  @par
+  Converted the output to q15 format by multiplying with 2^31 and saturated if required.
+  @par
+  In the tables below the real and imaginary values are placed alternatively, hence the
+  array length is <code>2*N</code>.
+ */
+
+/**
+  @par
+  cosFactor tables are generated using the formula : <pre> cos_factors[n] = 2 * cos((2n+1)*pi/(4*N)) </pre>
+  @par
+  C command to generate the table
+  <pre>
+  for (i = 0; i< N; i++)
+  {
+    cos_factors[i] = 2 * cos((2*i+1)*c/2);
+  } </pre>
+  @par
+  where <code>N</code> is the number of factors to generate and <code>c</code> is <code>pi/(2*N)</code>
+  @par
+  Then converted to q15 format by multiplying with 2^31 and saturated if required.
+*/
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q15_128)
+    const q15_t __ALIGNED(4) WeightsQ15_128[256] = {
+  (q15_t)0x7fff, (q15_t)0x0, (q15_t)0x7ffd, (q15_t)0xfe6e, (q15_t)0x7ff6, (q15_t)0xfcdc, (q15_t)0x7fe9, (q15_t)0xfb4a,
+  (q15_t)0x7fd8, (q15_t)0xf9b9, (q15_t)0x7fc2, (q15_t)0xf827, (q15_t)0x7fa7, (q15_t)0xf696, (q15_t)0x7f87, (q15_t)0xf505,
+  (q15_t)0x7f62, (q15_t)0xf375, (q15_t)0x7f38, (q15_t)0xf1e5, (q15_t)0x7f09, (q15_t)0xf055, (q15_t)0x7ed5, (q15_t)0xeec7,
+  (q15_t)0x7e9d, (q15_t)0xed38, (q15_t)0x7e5f, (q15_t)0xebab, (q15_t)0x7e1d, (q15_t)0xea1e, (q15_t)0x7dd6, (q15_t)0xe893,
+  (q15_t)0x7d8a, (q15_t)0xe708, (q15_t)0x7d39, (q15_t)0xe57e, (q15_t)0x7ce3, (q15_t)0xe3f5, (q15_t)0x7c89, (q15_t)0xe26d,
+  (q15_t)0x7c29, (q15_t)0xe0e7, (q15_t)0x7bc5, (q15_t)0xdf61, (q15_t)0x7b5d, (q15_t)0xdddd, (q15_t)0x7aef, (q15_t)0xdc5a,
+  (q15_t)0x7a7d, (q15_t)0xdad8, (q15_t)0x7a05, (q15_t)0xd958, (q15_t)0x798a, (q15_t)0xd7da, (q15_t)0x7909, (q15_t)0xd65d,
+  (q15_t)0x7884, (q15_t)0xd4e1, (q15_t)0x77fa, (q15_t)0xd368, (q15_t)0x776c, (q15_t)0xd1ef, (q15_t)0x76d9, (q15_t)0xd079,
+  (q15_t)0x7641, (q15_t)0xcf05, (q15_t)0x75a5, (q15_t)0xcd92, (q15_t)0x7504, (q15_t)0xcc22, (q15_t)0x745f, (q15_t)0xcab3,
+  (q15_t)0x73b5, (q15_t)0xc946, (q15_t)0x7307, (q15_t)0xc7dc, (q15_t)0x7255, (q15_t)0xc674, (q15_t)0x719e, (q15_t)0xc50e,
+  (q15_t)0x70e2, (q15_t)0xc3aa, (q15_t)0x7023, (q15_t)0xc248, (q15_t)0x6f5f, (q15_t)0xc0e9, (q15_t)0x6e96, (q15_t)0xbf8d,
+  (q15_t)0x6dca, (q15_t)0xbe32, (q15_t)0x6cf9, (q15_t)0xbcdb, (q15_t)0x6c24, (q15_t)0xbb86, (q15_t)0x6b4a, (q15_t)0xba33,
+  (q15_t)0x6a6d, (q15_t)0xb8e4, (q15_t)0x698c, (q15_t)0xb797, (q15_t)0x68a6, (q15_t)0xb64c, (q15_t)0x67bd, (q15_t)0xb505,
+  (q15_t)0x66cf, (q15_t)0xb3c1, (q15_t)0x65dd, (q15_t)0xb27f, (q15_t)0x64e8, (q15_t)0xb141, (q15_t)0x63ef, (q15_t)0xb005,
+  (q15_t)0x62f2, (q15_t)0xaecd, (q15_t)0x61f1, (q15_t)0xad97, (q15_t)0x60ec, (q15_t)0xac65, (q15_t)0x5fe3, (q15_t)0xab36,
+  (q15_t)0x5ed7, (q15_t)0xaa0b, (q15_t)0x5dc7, (q15_t)0xa8e3, (q15_t)0x5cb4, (q15_t)0xa7be, (q15_t)0x5b9d, (q15_t)0xa69c,
+  (q15_t)0x5a82, (q15_t)0xa57e, (q15_t)0x5964, (q15_t)0xa463, (q15_t)0x5842, (q15_t)0xa34c, (q15_t)0x571d, (q15_t)0xa239,
+  (q15_t)0x55f5, (q15_t)0xa129, (q15_t)0x54ca, (q15_t)0xa01d, (q15_t)0x539b, (q15_t)0x9f14, (q15_t)0x5269, (q15_t)0x9e0f,
+  (q15_t)0x5133, (q15_t)0x9d0e, (q15_t)0x4ffb, (q15_t)0x9c11, (q15_t)0x4ebf, (q15_t)0x9b18, (q15_t)0x4d81, (q15_t)0x9a23,
+  (q15_t)0x4c3f, (q15_t)0x9931, (q15_t)0x4afb, (q15_t)0x9843, (q15_t)0x49b4, (q15_t)0x975a, (q15_t)0x4869, (q15_t)0x9674,
+  (q15_t)0x471c, (q15_t)0x9593, (q15_t)0x45cd, (q15_t)0x94b6, (q15_t)0x447a, (q15_t)0x93dc, (q15_t)0x4325, (q15_t)0x9307,
+  (q15_t)0x41ce, (q15_t)0x9236, (q15_t)0x4073, (q15_t)0x916a, (q15_t)0x3f17, (q15_t)0x90a1, (q15_t)0x3db8, (q15_t)0x8fdd,
+  (q15_t)0x3c56, (q15_t)0x8f1e, (q15_t)0x3af2, (q15_t)0x8e62, (q15_t)0x398c, (q15_t)0x8dab, (q15_t)0x3824, (q15_t)0x8cf9,
+  (q15_t)0x36ba, (q15_t)0x8c4b, (q15_t)0x354d, (q15_t)0x8ba1, (q15_t)0x33de, (q15_t)0x8afc, (q15_t)0x326e, (q15_t)0x8a5b,
+  (q15_t)0x30fb, (q15_t)0x89bf, (q15_t)0x2f87, (q15_t)0x8927, (q15_t)0x2e11, (q15_t)0x8894, (q15_t)0x2c98, (q15_t)0x8806,
+  (q15_t)0x2b1f, (q15_t)0x877c, (q15_t)0x29a3, (q15_t)0x86f7, (q15_t)0x2826, (q15_t)0x8676, (q15_t)0x26a8, (q15_t)0x85fb,
+  (q15_t)0x2528, (q15_t)0x8583, (q15_t)0x23a6, (q15_t)0x8511, (q15_t)0x2223, (q15_t)0x84a3, (q15_t)0x209f, (q15_t)0x843b,
+  (q15_t)0x1f19, (q15_t)0x83d7, (q15_t)0x1d93, (q15_t)0x8377, (q15_t)0x1c0b, (q15_t)0x831d, (q15_t)0x1a82, (q15_t)0x82c7,
+  (q15_t)0x18f8, (q15_t)0x8276, (q15_t)0x176d, (q15_t)0x822a, (q15_t)0x15e2, (q15_t)0x81e3, (q15_t)0x1455, (q15_t)0x81a1,
+  (q15_t)0x12c8, (q15_t)0x8163, (q15_t)0x1139, (q15_t)0x812b, (q15_t)0xfab, (q15_t)0x80f7, (q15_t)0xe1b, (q15_t)0x80c8,
+  (q15_t)0xc8b, (q15_t)0x809e, (q15_t)0xafb, (q15_t)0x8079, (q15_t)0x96a, (q15_t)0x8059, (q15_t)0x7d9, (q15_t)0x803e,
+  (q15_t)0x647, (q15_t)0x8028, (q15_t)0x4b6, (q15_t)0x8017, (q15_t)0x324, (q15_t)0x800a, (q15_t)0x192, (q15_t)0x8003
+};
+    const q15_t __ALIGNED(4) cos_factorsQ15_128[128] = {
+  (q15_t)0x7fff, (q15_t)0x7ffa, (q15_t)0x7ff0, (q15_t)0x7fe1, (q15_t)0x7fce, (q15_t)0x7fb5, (q15_t)0x7f97, (q15_t)0x7f75,
+  (q15_t)0x7f4d, (q15_t)0x7f21, (q15_t)0x7ef0, (q15_t)0x7eba, (q15_t)0x7e7f, (q15_t)0x7e3f, (q15_t)0x7dfa, (q15_t)0x7db0,
+  (q15_t)0x7d62, (q15_t)0x7d0f, (q15_t)0x7cb7, (q15_t)0x7c5a, (q15_t)0x7bf8, (q15_t)0x7b92, (q15_t)0x7b26, (q15_t)0x7ab6,
+  (q15_t)0x7a42, (q15_t)0x79c8, (q15_t)0x794a, (q15_t)0x78c7, (q15_t)0x7840, (q15_t)0x77b4, (q15_t)0x7723, (q15_t)0x768e,
+  (q15_t)0x75f4, (q15_t)0x7555, (q15_t)0x74b2, (q15_t)0x740b, (q15_t)0x735f, (q15_t)0x72af, (q15_t)0x71fa, (q15_t)0x7141,
+  (q15_t)0x7083, (q15_t)0x6fc1, (q15_t)0x6efb, (q15_t)0x6e30, (q15_t)0x6d62, (q15_t)0x6c8f, (q15_t)0x6bb8, (q15_t)0x6adc,
+  (q15_t)0x69fd, (q15_t)0x6919, (q15_t)0x6832, (q15_t)0x6746, (q15_t)0x6657, (q15_t)0x6563, (q15_t)0x646c, (q15_t)0x6371,
+  (q15_t)0x6271, (q15_t)0x616f, (q15_t)0x6068, (q15_t)0x5f5e, (q15_t)0x5e50, (q15_t)0x5d3e, (q15_t)0x5c29, (q15_t)0x5b10,
+  (q15_t)0x59f3, (q15_t)0x58d4, (q15_t)0x57b0, (q15_t)0x568a, (q15_t)0x5560, (q15_t)0x5433, (q15_t)0x5302, (q15_t)0x51ce,
+  (q15_t)0x5097, (q15_t)0x4f5e, (q15_t)0x4e21, (q15_t)0x4ce1, (q15_t)0x4b9e, (q15_t)0x4a58, (q15_t)0x490f, (q15_t)0x47c3,
+  (q15_t)0x4675, (q15_t)0x4524, (q15_t)0x43d0, (q15_t)0x427a, (q15_t)0x4121, (q15_t)0x3fc5, (q15_t)0x3e68, (q15_t)0x3d07,
+  (q15_t)0x3ba5, (q15_t)0x3a40, (q15_t)0x38d8, (q15_t)0x376f, (q15_t)0x3604, (q15_t)0x3496, (q15_t)0x3326, (q15_t)0x31b5,
+  (q15_t)0x3041, (q15_t)0x2ecc, (q15_t)0x2d55, (q15_t)0x2bdc, (q15_t)0x2a61, (q15_t)0x28e5, (q15_t)0x2767, (q15_t)0x25e8,
+  (q15_t)0x2467, (q15_t)0x22e5, (q15_t)0x2161, (q15_t)0x1fdc, (q15_t)0x1e56, (q15_t)0x1ccf, (q15_t)0x1b47, (q15_t)0x19bd,
+  (q15_t)0x1833, (q15_t)0x16a8, (q15_t)0x151b, (q15_t)0x138e, (q15_t)0x1201, (q15_t)0x1072, (q15_t)0xee3, (q15_t)0xd53,
+  (q15_t)0xbc3, (q15_t)0xa33, (q15_t)0x8a2, (q15_t)0x710, (q15_t)0x57f, (q15_t)0x3ed, (q15_t)0x25b, (q15_t)0xc9
+};
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q15_512)
+    const q15_t __ALIGNED(4) WeightsQ15_512[1024] = {
+  (q15_t)0x7fff, (q15_t)0x0, (q15_t)0x7fff, (q15_t)0xff9c, (q15_t)0x7fff, (q15_t)0xff37, (q15_t)0x7ffe, (q15_t)0xfed3,
+  (q15_t)0x7ffd, (q15_t)0xfe6e, (q15_t)0x7ffc, (q15_t)0xfe0a, (q15_t)0x7ffa, (q15_t)0xfda5, (q15_t)0x7ff8, (q15_t)0xfd41,
+  (q15_t)0x7ff6, (q15_t)0xfcdc, (q15_t)0x7ff3, (q15_t)0xfc78, (q15_t)0x7ff0, (q15_t)0xfc13, (q15_t)0x7fed, (q15_t)0xfbaf,
+  (q15_t)0x7fe9, (q15_t)0xfb4a, (q15_t)0x7fe5, (q15_t)0xfae6, (q15_t)0x7fe1, (q15_t)0xfa81, (q15_t)0x7fdd, (q15_t)0xfa1d,
+  (q15_t)0x7fd8, (q15_t)0xf9b9, (q15_t)0x7fd3, (q15_t)0xf954, (q15_t)0x7fce, (q15_t)0xf8f0, (q15_t)0x7fc8, (q15_t)0xf88b,
+  (q15_t)0x7fc2, (q15_t)0xf827, (q15_t)0x7fbc, (q15_t)0xf7c3, (q15_t)0x7fb5, (q15_t)0xf75e, (q15_t)0x7fae, (q15_t)0xf6fa,
+  (q15_t)0x7fa7, (q15_t)0xf696, (q15_t)0x7f9f, (q15_t)0xf632, (q15_t)0x7f97, (q15_t)0xf5cd, (q15_t)0x7f8f, (q15_t)0xf569,
+  (q15_t)0x7f87, (q15_t)0xf505, (q15_t)0x7f7e, (q15_t)0xf4a1, (q15_t)0x7f75, (q15_t)0xf43d, (q15_t)0x7f6b, (q15_t)0xf3d9,
+  (q15_t)0x7f62, (q15_t)0xf375, (q15_t)0x7f58, (q15_t)0xf311, (q15_t)0x7f4d, (q15_t)0xf2ad, (q15_t)0x7f43, (q15_t)0xf249,
+  (q15_t)0x7f38, (q15_t)0xf1e5, (q15_t)0x7f2d, (q15_t)0xf181, (q15_t)0x7f21, (q15_t)0xf11d, (q15_t)0x7f15, (q15_t)0xf0b9,
+  (q15_t)0x7f09, (q15_t)0xf055, (q15_t)0x7efd, (q15_t)0xeff2, (q15_t)0x7ef0, (q15_t)0xef8e, (q15_t)0x7ee3, (q15_t)0xef2a,
+  (q15_t)0x7ed5, (q15_t)0xeec7, (q15_t)0x7ec8, (q15_t)0xee63, (q15_t)0x7eba, (q15_t)0xedff, (q15_t)0x7eab, (q15_t)0xed9c,
+  (q15_t)0x7e9d, (q15_t)0xed38, (q15_t)0x7e8e, (q15_t)0xecd5, (q15_t)0x7e7f, (q15_t)0xec72, (q15_t)0x7e6f, (q15_t)0xec0e,
+  (q15_t)0x7e5f, (q15_t)0xebab, (q15_t)0x7e4f, (q15_t)0xeb48, (q15_t)0x7e3f, (q15_t)0xeae5, (q15_t)0x7e2e, (q15_t)0xea81,
+  (q15_t)0x7e1d, (q15_t)0xea1e, (q15_t)0x7e0c, (q15_t)0xe9bb, (q15_t)0x7dfa, (q15_t)0xe958, (q15_t)0x7de8, (q15_t)0xe8f6,
+  (q15_t)0x7dd6, (q15_t)0xe893, (q15_t)0x7dc3, (q15_t)0xe830, (q15_t)0x7db0, (q15_t)0xe7cd, (q15_t)0x7d9d, (q15_t)0xe76a,
+  (q15_t)0x7d8a, (q15_t)0xe708, (q15_t)0x7d76, (q15_t)0xe6a5, (q15_t)0x7d62, (q15_t)0xe643, (q15_t)0x7d4e, (q15_t)0xe5e0,
+  (q15_t)0x7d39, (q15_t)0xe57e, (q15_t)0x7d24, (q15_t)0xe51c, (q15_t)0x7d0f, (q15_t)0xe4b9, (q15_t)0x7cf9, (q15_t)0xe457,
+  (q15_t)0x7ce3, (q15_t)0xe3f5, (q15_t)0x7ccd, (q15_t)0xe393, (q15_t)0x7cb7, (q15_t)0xe331, (q15_t)0x7ca0, (q15_t)0xe2cf,
+  (q15_t)0x7c89, (q15_t)0xe26d, (q15_t)0x7c71, (q15_t)0xe20b, (q15_t)0x7c5a, (q15_t)0xe1aa, (q15_t)0x7c42, (q15_t)0xe148,
+  (q15_t)0x7c29, (q15_t)0xe0e7, (q15_t)0x7c11, (q15_t)0xe085, (q15_t)0x7bf8, (q15_t)0xe024, (q15_t)0x7bdf, (q15_t)0xdfc2,
+  (q15_t)0x7bc5, (q15_t)0xdf61, (q15_t)0x7bac, (q15_t)0xdf00, (q15_t)0x7b92, (q15_t)0xde9f, (q15_t)0x7b77, (q15_t)0xde3e,
+  (q15_t)0x7b5d, (q15_t)0xdddd, (q15_t)0x7b42, (q15_t)0xdd7c, (q15_t)0x7b26, (q15_t)0xdd1b, (q15_t)0x7b0b, (q15_t)0xdcbb,
+  (q15_t)0x7aef, (q15_t)0xdc5a, (q15_t)0x7ad3, (q15_t)0xdbf9, (q15_t)0x7ab6, (q15_t)0xdb99, (q15_t)0x7a9a, (q15_t)0xdb39,
+  (q15_t)0x7a7d, (q15_t)0xdad8, (q15_t)0x7a5f, (q15_t)0xda78, (q15_t)0x7a42, (q15_t)0xda18, (q15_t)0x7a24, (q15_t)0xd9b8,
+  (q15_t)0x7a05, (q15_t)0xd958, (q15_t)0x79e7, (q15_t)0xd8f9, (q15_t)0x79c8, (q15_t)0xd899, (q15_t)0x79a9, (q15_t)0xd839,
+  (q15_t)0x798a, (q15_t)0xd7da, (q15_t)0x796a, (q15_t)0xd77a, (q15_t)0x794a, (q15_t)0xd71b, (q15_t)0x792a, (q15_t)0xd6bc,
+  (q15_t)0x7909, (q15_t)0xd65d, (q15_t)0x78e8, (q15_t)0xd5fe, (q15_t)0x78c7, (q15_t)0xd59f, (q15_t)0x78a6, (q15_t)0xd540,
+  (q15_t)0x7884, (q15_t)0xd4e1, (q15_t)0x7862, (q15_t)0xd483, (q15_t)0x7840, (q15_t)0xd424, (q15_t)0x781d, (q15_t)0xd3c6,
+  (q15_t)0x77fa, (q15_t)0xd368, (q15_t)0x77d7, (q15_t)0xd309, (q15_t)0x77b4, (q15_t)0xd2ab, (q15_t)0x7790, (q15_t)0xd24d,
+  (q15_t)0x776c, (q15_t)0xd1ef, (q15_t)0x7747, (q15_t)0xd192, (q15_t)0x7723, (q15_t)0xd134, (q15_t)0x76fe, (q15_t)0xd0d7,
+  (q15_t)0x76d9, (q15_t)0xd079, (q15_t)0x76b3, (q15_t)0xd01c, (q15_t)0x768e, (q15_t)0xcfbf, (q15_t)0x7668, (q15_t)0xcf62,
+  (q15_t)0x7641, (q15_t)0xcf05, (q15_t)0x761b, (q15_t)0xcea8, (q15_t)0x75f4, (q15_t)0xce4b, (q15_t)0x75cc, (q15_t)0xcdef,
+  (q15_t)0x75a5, (q15_t)0xcd92, (q15_t)0x757d, (q15_t)0xcd36, (q15_t)0x7555, (q15_t)0xccda, (q15_t)0x752d, (q15_t)0xcc7e,
+  (q15_t)0x7504, (q15_t)0xcc22, (q15_t)0x74db, (q15_t)0xcbc6, (q15_t)0x74b2, (q15_t)0xcb6a, (q15_t)0x7489, (q15_t)0xcb0e,
+  (q15_t)0x745f, (q15_t)0xcab3, (q15_t)0x7435, (q15_t)0xca58, (q15_t)0x740b, (q15_t)0xc9fc, (q15_t)0x73e0, (q15_t)0xc9a1,
+  (q15_t)0x73b5, (q15_t)0xc946, (q15_t)0x738a, (q15_t)0xc8ec, (q15_t)0x735f, (q15_t)0xc891, (q15_t)0x7333, (q15_t)0xc836,
+  (q15_t)0x7307, (q15_t)0xc7dc, (q15_t)0x72db, (q15_t)0xc782, (q15_t)0x72af, (q15_t)0xc728, (q15_t)0x7282, (q15_t)0xc6ce,
+  (q15_t)0x7255, (q15_t)0xc674, (q15_t)0x7227, (q15_t)0xc61a, (q15_t)0x71fa, (q15_t)0xc5c0, (q15_t)0x71cc, (q15_t)0xc567,
+  (q15_t)0x719e, (q15_t)0xc50e, (q15_t)0x716f, (q15_t)0xc4b4, (q15_t)0x7141, (q15_t)0xc45b, (q15_t)0x7112, (q15_t)0xc403,
+  (q15_t)0x70e2, (q15_t)0xc3aa, (q15_t)0x70b3, (q15_t)0xc351, (q15_t)0x7083, (q15_t)0xc2f9, (q15_t)0x7053, (q15_t)0xc2a0,
+  (q15_t)0x7023, (q15_t)0xc248, (q15_t)0x6ff2, (q15_t)0xc1f0, (q15_t)0x6fc1, (q15_t)0xc198, (q15_t)0x6f90, (q15_t)0xc141,
+  (q15_t)0x6f5f, (q15_t)0xc0e9, (q15_t)0x6f2d, (q15_t)0xc092, (q15_t)0x6efb, (q15_t)0xc03b, (q15_t)0x6ec9, (q15_t)0xbfe3,
+  (q15_t)0x6e96, (q15_t)0xbf8d, (q15_t)0x6e63, (q15_t)0xbf36, (q15_t)0x6e30, (q15_t)0xbedf, (q15_t)0x6dfd, (q15_t)0xbe89,
+  (q15_t)0x6dca, (q15_t)0xbe32, (q15_t)0x6d96, (q15_t)0xbddc, (q15_t)0x6d62, (q15_t)0xbd86, (q15_t)0x6d2d, (q15_t)0xbd30,
+  (q15_t)0x6cf9, (q15_t)0xbcdb, (q15_t)0x6cc4, (q15_t)0xbc85, (q15_t)0x6c8f, (q15_t)0xbc30, (q15_t)0x6c59, (q15_t)0xbbdb,
+  (q15_t)0x6c24, (q15_t)0xbb86, (q15_t)0x6bee, (q15_t)0xbb31, (q15_t)0x6bb8, (q15_t)0xbadc, (q15_t)0x6b81, (q15_t)0xba88,
+  (q15_t)0x6b4a, (q15_t)0xba33, (q15_t)0x6b13, (q15_t)0xb9df, (q15_t)0x6adc, (q15_t)0xb98b, (q15_t)0x6aa5, (q15_t)0xb937,
+  (q15_t)0x6a6d, (q15_t)0xb8e4, (q15_t)0x6a35, (q15_t)0xb890, (q15_t)0x69fd, (q15_t)0xb83d, (q15_t)0x69c4, (q15_t)0xb7ea,
+  (q15_t)0x698c, (q15_t)0xb797, (q15_t)0x6953, (q15_t)0xb744, (q15_t)0x6919, (q15_t)0xb6f1, (q15_t)0x68e0, (q15_t)0xb69f,
+  (q15_t)0x68a6, (q15_t)0xb64c, (q15_t)0x686c, (q15_t)0xb5fa, (q15_t)0x6832, (q15_t)0xb5a8, (q15_t)0x67f7, (q15_t)0xb557,
+  (q15_t)0x67bd, (q15_t)0xb505, (q15_t)0x6782, (q15_t)0xb4b4, (q15_t)0x6746, (q15_t)0xb462, (q15_t)0x670b, (q15_t)0xb411,
+  (q15_t)0x66cf, (q15_t)0xb3c1, (q15_t)0x6693, (q15_t)0xb370, (q15_t)0x6657, (q15_t)0xb31f, (q15_t)0x661a, (q15_t)0xb2cf,
+  (q15_t)0x65dd, (q15_t)0xb27f, (q15_t)0x65a0, (q15_t)0xb22f, (q15_t)0x6563, (q15_t)0xb1df, (q15_t)0x6526, (q15_t)0xb190,
+  (q15_t)0x64e8, (q15_t)0xb141, (q15_t)0x64aa, (q15_t)0xb0f1, (q15_t)0x646c, (q15_t)0xb0a2, (q15_t)0x642d, (q15_t)0xb054,
+  (q15_t)0x63ef, (q15_t)0xb005, (q15_t)0x63b0, (q15_t)0xafb7, (q15_t)0x6371, (q15_t)0xaf69, (q15_t)0x6331, (q15_t)0xaf1b,
+  (q15_t)0x62f2, (q15_t)0xaecd, (q15_t)0x62b2, (q15_t)0xae7f, (q15_t)0x6271, (q15_t)0xae32, (q15_t)0x6231, (q15_t)0xade4,
+  (q15_t)0x61f1, (q15_t)0xad97, (q15_t)0x61b0, (q15_t)0xad4b, (q15_t)0x616f, (q15_t)0xacfe, (q15_t)0x612d, (q15_t)0xacb2,
+  (q15_t)0x60ec, (q15_t)0xac65, (q15_t)0x60aa, (q15_t)0xac19, (q15_t)0x6068, (q15_t)0xabcd, (q15_t)0x6026, (q15_t)0xab82,
+  (q15_t)0x5fe3, (q15_t)0xab36, (q15_t)0x5fa0, (q15_t)0xaaeb, (q15_t)0x5f5e, (q15_t)0xaaa0, (q15_t)0x5f1a, (q15_t)0xaa55,
+  (q15_t)0x5ed7, (q15_t)0xaa0b, (q15_t)0x5e93, (q15_t)0xa9c0, (q15_t)0x5e50, (q15_t)0xa976, (q15_t)0x5e0b, (q15_t)0xa92c,
+  (q15_t)0x5dc7, (q15_t)0xa8e3, (q15_t)0x5d83, (q15_t)0xa899, (q15_t)0x5d3e, (q15_t)0xa850, (q15_t)0x5cf9, (q15_t)0xa807,
+  (q15_t)0x5cb4, (q15_t)0xa7be, (q15_t)0x5c6e, (q15_t)0xa775, (q15_t)0x5c29, (q15_t)0xa72c, (q15_t)0x5be3, (q15_t)0xa6e4,
+  (q15_t)0x5b9d, (q15_t)0xa69c, (q15_t)0x5b56, (q15_t)0xa654, (q15_t)0x5b10, (q15_t)0xa60d, (q15_t)0x5ac9, (q15_t)0xa5c5,
+  (q15_t)0x5a82, (q15_t)0xa57e, (q15_t)0x5a3b, (q15_t)0xa537, (q15_t)0x59f3, (q15_t)0xa4f0, (q15_t)0x59ac, (q15_t)0xa4aa,
+  (q15_t)0x5964, (q15_t)0xa463, (q15_t)0x591c, (q15_t)0xa41d, (q15_t)0x58d4, (q15_t)0xa3d7, (q15_t)0x588b, (q15_t)0xa392,
+  (q15_t)0x5842, (q15_t)0xa34c, (q15_t)0x57f9, (q15_t)0xa307, (q15_t)0x57b0, (q15_t)0xa2c2, (q15_t)0x5767, (q15_t)0xa27d,
+  (q15_t)0x571d, (q15_t)0xa239, (q15_t)0x56d4, (q15_t)0xa1f5, (q15_t)0x568a, (q15_t)0xa1b0, (q15_t)0x5640, (q15_t)0xa16d,
+  (q15_t)0x55f5, (q15_t)0xa129, (q15_t)0x55ab, (q15_t)0xa0e6, (q15_t)0x5560, (q15_t)0xa0a2, (q15_t)0x5515, (q15_t)0xa060,
+  (q15_t)0x54ca, (q15_t)0xa01d, (q15_t)0x547e, (q15_t)0x9fda, (q15_t)0x5433, (q15_t)0x9f98, (q15_t)0x53e7, (q15_t)0x9f56,
+  (q15_t)0x539b, (q15_t)0x9f14, (q15_t)0x534e, (q15_t)0x9ed3, (q15_t)0x5302, (q15_t)0x9e91, (q15_t)0x52b5, (q15_t)0x9e50,
+  (q15_t)0x5269, (q15_t)0x9e0f, (q15_t)0x521c, (q15_t)0x9dcf, (q15_t)0x51ce, (q15_t)0x9d8f, (q15_t)0x5181, (q15_t)0x9d4e,
+  (q15_t)0x5133, (q15_t)0x9d0e, (q15_t)0x50e5, (q15_t)0x9ccf, (q15_t)0x5097, (q15_t)0x9c8f, (q15_t)0x5049, (q15_t)0x9c50,
+  (q15_t)0x4ffb, (q15_t)0x9c11, (q15_t)0x4fac, (q15_t)0x9bd3, (q15_t)0x4f5e, (q15_t)0x9b94, (q15_t)0x4f0f, (q15_t)0x9b56,
+  (q15_t)0x4ebf, (q15_t)0x9b18, (q15_t)0x4e70, (q15_t)0x9ada, (q15_t)0x4e21, (q15_t)0x9a9d, (q15_t)0x4dd1, (q15_t)0x9a60,
+  (q15_t)0x4d81, (q15_t)0x9a23, (q15_t)0x4d31, (q15_t)0x99e6, (q15_t)0x4ce1, (q15_t)0x99a9, (q15_t)0x4c90, (q15_t)0x996d,
+  (q15_t)0x4c3f, (q15_t)0x9931, (q15_t)0x4bef, (q15_t)0x98f5, (q15_t)0x4b9e, (q15_t)0x98ba, (q15_t)0x4b4c, (q15_t)0x987e,
+  (q15_t)0x4afb, (q15_t)0x9843, (q15_t)0x4aa9, (q15_t)0x9809, (q15_t)0x4a58, (q15_t)0x97ce, (q15_t)0x4a06, (q15_t)0x9794,
+  (q15_t)0x49b4, (q15_t)0x975a, (q15_t)0x4961, (q15_t)0x9720, (q15_t)0x490f, (q15_t)0x96e7, (q15_t)0x48bc, (q15_t)0x96ad,
+  (q15_t)0x4869, (q15_t)0x9674, (q15_t)0x4816, (q15_t)0x963c, (q15_t)0x47c3, (q15_t)0x9603, (q15_t)0x4770, (q15_t)0x95cb,
+  (q15_t)0x471c, (q15_t)0x9593, (q15_t)0x46c9, (q15_t)0x955b, (q15_t)0x4675, (q15_t)0x9524, (q15_t)0x4621, (q15_t)0x94ed,
+  (q15_t)0x45cd, (q15_t)0x94b6, (q15_t)0x4578, (q15_t)0x947f, (q15_t)0x4524, (q15_t)0x9448, (q15_t)0x44cf, (q15_t)0x9412,
+  (q15_t)0x447a, (q15_t)0x93dc, (q15_t)0x4425, (q15_t)0x93a7, (q15_t)0x43d0, (q15_t)0x9371, (q15_t)0x437b, (q15_t)0x933c,
+  (q15_t)0x4325, (q15_t)0x9307, (q15_t)0x42d0, (q15_t)0x92d3, (q15_t)0x427a, (q15_t)0x929e, (q15_t)0x4224, (q15_t)0x926a,
+  (q15_t)0x41ce, (q15_t)0x9236, (q15_t)0x4177, (q15_t)0x9203, (q15_t)0x4121, (q15_t)0x91d0, (q15_t)0x40ca, (q15_t)0x919d,
+  (q15_t)0x4073, (q15_t)0x916a, (q15_t)0x401d, (q15_t)0x9137, (q15_t)0x3fc5, (q15_t)0x9105, (q15_t)0x3f6e, (q15_t)0x90d3,
+  (q15_t)0x3f17, (q15_t)0x90a1, (q15_t)0x3ebf, (q15_t)0x9070, (q15_t)0x3e68, (q15_t)0x903f, (q15_t)0x3e10, (q15_t)0x900e,
+  (q15_t)0x3db8, (q15_t)0x8fdd, (q15_t)0x3d60, (q15_t)0x8fad, (q15_t)0x3d07, (q15_t)0x8f7d, (q15_t)0x3caf, (q15_t)0x8f4d,
+  (q15_t)0x3c56, (q15_t)0x8f1e, (q15_t)0x3bfd, (q15_t)0x8eee, (q15_t)0x3ba5, (q15_t)0x8ebf, (q15_t)0x3b4c, (q15_t)0x8e91,
+  (q15_t)0x3af2, (q15_t)0x8e62, (q15_t)0x3a99, (q15_t)0x8e34, (q15_t)0x3a40, (q15_t)0x8e06, (q15_t)0x39e6, (q15_t)0x8dd9,
+  (q15_t)0x398c, (q15_t)0x8dab, (q15_t)0x3932, (q15_t)0x8d7e, (q15_t)0x38d8, (q15_t)0x8d51, (q15_t)0x387e, (q15_t)0x8d25,
+  (q15_t)0x3824, (q15_t)0x8cf9, (q15_t)0x37ca, (q15_t)0x8ccd, (q15_t)0x376f, (q15_t)0x8ca1, (q15_t)0x3714, (q15_t)0x8c76,
+  (q15_t)0x36ba, (q15_t)0x8c4b, (q15_t)0x365f, (q15_t)0x8c20, (q15_t)0x3604, (q15_t)0x8bf5, (q15_t)0x35a8, (q15_t)0x8bcb,
+  (q15_t)0x354d, (q15_t)0x8ba1, (q15_t)0x34f2, (q15_t)0x8b77, (q15_t)0x3496, (q15_t)0x8b4e, (q15_t)0x343a, (q15_t)0x8b25,
+  (q15_t)0x33de, (q15_t)0x8afc, (q15_t)0x3382, (q15_t)0x8ad3, (q15_t)0x3326, (q15_t)0x8aab, (q15_t)0x32ca, (q15_t)0x8a83,
+  (q15_t)0x326e, (q15_t)0x8a5b, (q15_t)0x3211, (q15_t)0x8a34, (q15_t)0x31b5, (q15_t)0x8a0c, (q15_t)0x3158, (q15_t)0x89e5,
+  (q15_t)0x30fb, (q15_t)0x89bf, (q15_t)0x309e, (q15_t)0x8998, (q15_t)0x3041, (q15_t)0x8972, (q15_t)0x2fe4, (q15_t)0x894d,
+  (q15_t)0x2f87, (q15_t)0x8927, (q15_t)0x2f29, (q15_t)0x8902, (q15_t)0x2ecc, (q15_t)0x88dd, (q15_t)0x2e6e, (q15_t)0x88b9,
+  (q15_t)0x2e11, (q15_t)0x8894, (q15_t)0x2db3, (q15_t)0x8870, (q15_t)0x2d55, (q15_t)0x884c, (q15_t)0x2cf7, (q15_t)0x8829,
+  (q15_t)0x2c98, (q15_t)0x8806, (q15_t)0x2c3a, (q15_t)0x87e3, (q15_t)0x2bdc, (q15_t)0x87c0, (q15_t)0x2b7d, (q15_t)0x879e,
+  (q15_t)0x2b1f, (q15_t)0x877c, (q15_t)0x2ac0, (q15_t)0x875a, (q15_t)0x2a61, (q15_t)0x8739, (q15_t)0x2a02, (q15_t)0x8718,
+  (q15_t)0x29a3, (q15_t)0x86f7, (q15_t)0x2944, (q15_t)0x86d6, (q15_t)0x28e5, (q15_t)0x86b6, (q15_t)0x2886, (q15_t)0x8696,
+  (q15_t)0x2826, (q15_t)0x8676, (q15_t)0x27c7, (q15_t)0x8657, (q15_t)0x2767, (q15_t)0x8638, (q15_t)0x2707, (q15_t)0x8619,
+  (q15_t)0x26a8, (q15_t)0x85fb, (q15_t)0x2648, (q15_t)0x85dc, (q15_t)0x25e8, (q15_t)0x85be, (q15_t)0x2588, (q15_t)0x85a1,
+  (q15_t)0x2528, (q15_t)0x8583, (q15_t)0x24c7, (q15_t)0x8566, (q15_t)0x2467, (q15_t)0x854a, (q15_t)0x2407, (q15_t)0x852d,
+  (q15_t)0x23a6, (q15_t)0x8511, (q15_t)0x2345, (q15_t)0x84f5, (q15_t)0x22e5, (q15_t)0x84da, (q15_t)0x2284, (q15_t)0x84be,
+  (q15_t)0x2223, (q15_t)0x84a3, (q15_t)0x21c2, (q15_t)0x8489, (q15_t)0x2161, (q15_t)0x846e, (q15_t)0x2100, (q15_t)0x8454,
+  (q15_t)0x209f, (q15_t)0x843b, (q15_t)0x203e, (q15_t)0x8421, (q15_t)0x1fdc, (q15_t)0x8408, (q15_t)0x1f7b, (q15_t)0x83ef,
+  (q15_t)0x1f19, (q15_t)0x83d7, (q15_t)0x1eb8, (q15_t)0x83be, (q15_t)0x1e56, (q15_t)0x83a6, (q15_t)0x1df5, (q15_t)0x838f,
+  (q15_t)0x1d93, (q15_t)0x8377, (q15_t)0x1d31, (q15_t)0x8360, (q15_t)0x1ccf, (q15_t)0x8349, (q15_t)0x1c6d, (q15_t)0x8333,
+  (q15_t)0x1c0b, (q15_t)0x831d, (q15_t)0x1ba9, (q15_t)0x8307, (q15_t)0x1b47, (q15_t)0x82f1, (q15_t)0x1ae4, (q15_t)0x82dc,
+  (q15_t)0x1a82, (q15_t)0x82c7, (q15_t)0x1a20, (q15_t)0x82b2, (q15_t)0x19bd, (q15_t)0x829e, (q15_t)0x195b, (q15_t)0x828a,
+  (q15_t)0x18f8, (q15_t)0x8276, (q15_t)0x1896, (q15_t)0x8263, (q15_t)0x1833, (q15_t)0x8250, (q15_t)0x17d0, (q15_t)0x823d,
+  (q15_t)0x176d, (q15_t)0x822a, (q15_t)0x170a, (q15_t)0x8218, (q15_t)0x16a8, (q15_t)0x8206, (q15_t)0x1645, (q15_t)0x81f4,
+  (q15_t)0x15e2, (q15_t)0x81e3, (q15_t)0x157f, (q15_t)0x81d2, (q15_t)0x151b, (q15_t)0x81c1, (q15_t)0x14b8, (q15_t)0x81b1,
+  (q15_t)0x1455, (q15_t)0x81a1, (q15_t)0x13f2, (q15_t)0x8191, (q15_t)0x138e, (q15_t)0x8181, (q15_t)0x132b, (q15_t)0x8172,
+  (q15_t)0x12c8, (q15_t)0x8163, (q15_t)0x1264, (q15_t)0x8155, (q15_t)0x1201, (q15_t)0x8146, (q15_t)0x119d, (q15_t)0x8138,
+  (q15_t)0x1139, (q15_t)0x812b, (q15_t)0x10d6, (q15_t)0x811d, (q15_t)0x1072, (q15_t)0x8110, (q15_t)0x100e, (q15_t)0x8103,
+  (q15_t)0xfab, (q15_t)0x80f7, (q15_t)0xf47, (q15_t)0x80eb, (q15_t)0xee3, (q15_t)0x80df, (q15_t)0xe7f, (q15_t)0x80d3,
+  (q15_t)0xe1b, (q15_t)0x80c8, (q15_t)0xdb7, (q15_t)0x80bd, (q15_t)0xd53, (q15_t)0x80b3, (q15_t)0xcef, (q15_t)0x80a8,
+  (q15_t)0xc8b, (q15_t)0x809e, (q15_t)0xc27, (q15_t)0x8095, (q15_t)0xbc3, (q15_t)0x808b, (q15_t)0xb5f, (q15_t)0x8082,
+  (q15_t)0xafb, (q15_t)0x8079, (q15_t)0xa97, (q15_t)0x8071, (q15_t)0xa33, (q15_t)0x8069, (q15_t)0x9ce, (q15_t)0x8061,
+  (q15_t)0x96a, (q15_t)0x8059, (q15_t)0x906, (q15_t)0x8052, (q15_t)0x8a2, (q15_t)0x804b, (q15_t)0x83d, (q15_t)0x8044,
+  (q15_t)0x7d9, (q15_t)0x803e, (q15_t)0x775, (q15_t)0x8038, (q15_t)0x710, (q15_t)0x8032, (q15_t)0x6ac, (q15_t)0x802d,
+  (q15_t)0x647, (q15_t)0x8028, (q15_t)0x5e3, (q15_t)0x8023, (q15_t)0x57f, (q15_t)0x801f, (q15_t)0x51a, (q15_t)0x801b,
+  (q15_t)0x4b6, (q15_t)0x8017, (q15_t)0x451, (q15_t)0x8013, (q15_t)0x3ed, (q15_t)0x8010, (q15_t)0x388, (q15_t)0x800d,
+  (q15_t)0x324, (q15_t)0x800a, (q15_t)0x2bf, (q15_t)0x8008, (q15_t)0x25b, (q15_t)0x8006, (q15_t)0x1f6, (q15_t)0x8004,
+  (q15_t)0x192, (q15_t)0x8003, (q15_t)0x12d, (q15_t)0x8002, (q15_t)0xc9, (q15_t)0x8001, (q15_t)0x64, (q15_t)0x8001
+};
+
+    const q15_t __ALIGNED(4) cos_factorsQ15_512[512] = {
+  (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7ffe, (q15_t)0x7ffc, (q15_t)0x7ffb, (q15_t)0x7ff9, (q15_t)0x7ff7,
+  (q15_t)0x7ff4, (q15_t)0x7ff2, (q15_t)0x7fee, (q15_t)0x7feb, (q15_t)0x7fe7, (q15_t)0x7fe3, (q15_t)0x7fdf, (q15_t)0x7fda,
+  (q15_t)0x7fd6, (q15_t)0x7fd0, (q15_t)0x7fcb, (q15_t)0x7fc5, (q15_t)0x7fbf, (q15_t)0x7fb8, (q15_t)0x7fb1, (q15_t)0x7faa,
+  (q15_t)0x7fa3, (q15_t)0x7f9b, (q15_t)0x7f93, (q15_t)0x7f8b, (q15_t)0x7f82, (q15_t)0x7f79, (q15_t)0x7f70, (q15_t)0x7f67,
+  (q15_t)0x7f5d, (q15_t)0x7f53, (q15_t)0x7f48, (q15_t)0x7f3d, (q15_t)0x7f32, (q15_t)0x7f27, (q15_t)0x7f1b, (q15_t)0x7f0f,
+  (q15_t)0x7f03, (q15_t)0x7ef6, (q15_t)0x7ee9, (q15_t)0x7edc, (q15_t)0x7ecf, (q15_t)0x7ec1, (q15_t)0x7eb3, (q15_t)0x7ea4,
+  (q15_t)0x7e95, (q15_t)0x7e86, (q15_t)0x7e77, (q15_t)0x7e67, (q15_t)0x7e57, (q15_t)0x7e47, (q15_t)0x7e37, (q15_t)0x7e26,
+  (q15_t)0x7e14, (q15_t)0x7e03, (q15_t)0x7df1, (q15_t)0x7ddf, (q15_t)0x7dcd, (q15_t)0x7dba, (q15_t)0x7da7, (q15_t)0x7d94,
+  (q15_t)0x7d80, (q15_t)0x7d6c, (q15_t)0x7d58, (q15_t)0x7d43, (q15_t)0x7d2f, (q15_t)0x7d19, (q15_t)0x7d04, (q15_t)0x7cee,
+  (q15_t)0x7cd8, (q15_t)0x7cc2, (q15_t)0x7cab, (q15_t)0x7c94, (q15_t)0x7c7d, (q15_t)0x7c66, (q15_t)0x7c4e, (q15_t)0x7c36,
+  (q15_t)0x7c1d, (q15_t)0x7c05, (q15_t)0x7beb, (q15_t)0x7bd2, (q15_t)0x7bb9, (q15_t)0x7b9f, (q15_t)0x7b84, (q15_t)0x7b6a,
+  (q15_t)0x7b4f, (q15_t)0x7b34, (q15_t)0x7b19, (q15_t)0x7afd, (q15_t)0x7ae1, (q15_t)0x7ac5, (q15_t)0x7aa8, (q15_t)0x7a8b,
+  (q15_t)0x7a6e, (q15_t)0x7a50, (q15_t)0x7a33, (q15_t)0x7a15, (q15_t)0x79f6, (q15_t)0x79d8, (q15_t)0x79b9, (q15_t)0x7999,
+  (q15_t)0x797a, (q15_t)0x795a, (q15_t)0x793a, (q15_t)0x7919, (q15_t)0x78f9, (q15_t)0x78d8, (q15_t)0x78b6, (q15_t)0x7895,
+  (q15_t)0x7873, (q15_t)0x7851, (q15_t)0x782e, (q15_t)0x780c, (q15_t)0x77e9, (q15_t)0x77c5, (q15_t)0x77a2, (q15_t)0x777e,
+  (q15_t)0x775a, (q15_t)0x7735, (q15_t)0x7710, (q15_t)0x76eb, (q15_t)0x76c6, (q15_t)0x76a0, (q15_t)0x767b, (q15_t)0x7654,
+  (q15_t)0x762e, (q15_t)0x7607, (q15_t)0x75e0, (q15_t)0x75b9, (q15_t)0x7591, (q15_t)0x7569, (q15_t)0x7541, (q15_t)0x7519,
+  (q15_t)0x74f0, (q15_t)0x74c7, (q15_t)0x749e, (q15_t)0x7474, (q15_t)0x744a, (q15_t)0x7420, (q15_t)0x73f6, (q15_t)0x73cb,
+  (q15_t)0x73a0, (q15_t)0x7375, (q15_t)0x7349, (q15_t)0x731d, (q15_t)0x72f1, (q15_t)0x72c5, (q15_t)0x7298, (q15_t)0x726b,
+  (q15_t)0x723e, (q15_t)0x7211, (q15_t)0x71e3, (q15_t)0x71b5, (q15_t)0x7186, (q15_t)0x7158, (q15_t)0x7129, (q15_t)0x70fa,
+  (q15_t)0x70cb, (q15_t)0x709b, (q15_t)0x706b, (q15_t)0x703b, (q15_t)0x700a, (q15_t)0x6fda, (q15_t)0x6fa9, (q15_t)0x6f77,
+  (q15_t)0x6f46, (q15_t)0x6f14, (q15_t)0x6ee2, (q15_t)0x6eaf, (q15_t)0x6e7d, (q15_t)0x6e4a, (q15_t)0x6e17, (q15_t)0x6de3,
+  (q15_t)0x6db0, (q15_t)0x6d7c, (q15_t)0x6d48, (q15_t)0x6d13, (q15_t)0x6cde, (q15_t)0x6ca9, (q15_t)0x6c74, (q15_t)0x6c3f,
+  (q15_t)0x6c09, (q15_t)0x6bd3, (q15_t)0x6b9c, (q15_t)0x6b66, (q15_t)0x6b2f, (q15_t)0x6af8, (q15_t)0x6ac1, (q15_t)0x6a89,
+  (q15_t)0x6a51, (q15_t)0x6a19, (q15_t)0x69e1, (q15_t)0x69a8, (q15_t)0x696f, (q15_t)0x6936, (q15_t)0x68fd, (q15_t)0x68c3,
+  (q15_t)0x6889, (q15_t)0x684f, (q15_t)0x6815, (q15_t)0x67da, (q15_t)0x679f, (q15_t)0x6764, (q15_t)0x6729, (q15_t)0x66ed,
+  (q15_t)0x66b1, (q15_t)0x6675, (q15_t)0x6639, (q15_t)0x65fc, (q15_t)0x65bf, (q15_t)0x6582, (q15_t)0x6545, (q15_t)0x6507,
+  (q15_t)0x64c9, (q15_t)0x648b, (q15_t)0x644d, (q15_t)0x640e, (q15_t)0x63cf, (q15_t)0x6390, (q15_t)0x6351, (q15_t)0x6311,
+  (q15_t)0x62d2, (q15_t)0x6292, (q15_t)0x6251, (q15_t)0x6211, (q15_t)0x61d0, (q15_t)0x618f, (q15_t)0x614e, (q15_t)0x610d,
+  (q15_t)0x60cb, (q15_t)0x6089, (q15_t)0x6047, (q15_t)0x6004, (q15_t)0x5fc2, (q15_t)0x5f7f, (q15_t)0x5f3c, (q15_t)0x5ef9,
+  (q15_t)0x5eb5, (q15_t)0x5e71, (q15_t)0x5e2d, (q15_t)0x5de9, (q15_t)0x5da5, (q15_t)0x5d60, (q15_t)0x5d1b, (q15_t)0x5cd6,
+  (q15_t)0x5c91, (q15_t)0x5c4b, (q15_t)0x5c06, (q15_t)0x5bc0, (q15_t)0x5b79, (q15_t)0x5b33, (q15_t)0x5aec, (q15_t)0x5aa5,
+  (q15_t)0x5a5e, (q15_t)0x5a17, (q15_t)0x59d0, (q15_t)0x5988, (q15_t)0x5940, (q15_t)0x58f8, (q15_t)0x58af, (q15_t)0x5867,
+  (q15_t)0x581e, (q15_t)0x57d5, (q15_t)0x578c, (q15_t)0x5742, (q15_t)0x56f9, (q15_t)0x56af, (q15_t)0x5665, (q15_t)0x561a,
+  (q15_t)0x55d0, (q15_t)0x5585, (q15_t)0x553a, (q15_t)0x54ef, (q15_t)0x54a4, (q15_t)0x5458, (q15_t)0x540d, (q15_t)0x53c1,
+  (q15_t)0x5375, (q15_t)0x5328, (q15_t)0x52dc, (q15_t)0x528f, (q15_t)0x5242, (q15_t)0x51f5, (q15_t)0x51a8, (q15_t)0x515a,
+  (q15_t)0x510c, (q15_t)0x50bf, (q15_t)0x5070, (q15_t)0x5022, (q15_t)0x4fd4, (q15_t)0x4f85, (q15_t)0x4f36, (q15_t)0x4ee7,
+  (q15_t)0x4e98, (q15_t)0x4e48, (q15_t)0x4df9, (q15_t)0x4da9, (q15_t)0x4d59, (q15_t)0x4d09, (q15_t)0x4cb8, (q15_t)0x4c68,
+  (q15_t)0x4c17, (q15_t)0x4bc6, (q15_t)0x4b75, (q15_t)0x4b24, (q15_t)0x4ad2, (q15_t)0x4a81, (q15_t)0x4a2f, (q15_t)0x49dd,
+  (q15_t)0x498a, (q15_t)0x4938, (q15_t)0x48e6, (q15_t)0x4893, (q15_t)0x4840, (q15_t)0x47ed, (q15_t)0x479a, (q15_t)0x4746,
+  (q15_t)0x46f3, (q15_t)0x469f, (q15_t)0x464b, (q15_t)0x45f7, (q15_t)0x45a3, (q15_t)0x454e, (q15_t)0x44fa, (q15_t)0x44a5,
+  (q15_t)0x4450, (q15_t)0x43fb, (q15_t)0x43a5, (q15_t)0x4350, (q15_t)0x42fa, (q15_t)0x42a5, (q15_t)0x424f, (q15_t)0x41f9,
+  (q15_t)0x41a2, (q15_t)0x414c, (q15_t)0x40f6, (q15_t)0x409f, (q15_t)0x4048, (q15_t)0x3ff1, (q15_t)0x3f9a, (q15_t)0x3f43,
+  (q15_t)0x3eeb, (q15_t)0x3e93, (q15_t)0x3e3c, (q15_t)0x3de4, (q15_t)0x3d8c, (q15_t)0x3d33, (q15_t)0x3cdb, (q15_t)0x3c83,
+  (q15_t)0x3c2a, (q15_t)0x3bd1, (q15_t)0x3b78, (q15_t)0x3b1f, (q15_t)0x3ac6, (q15_t)0x3a6c, (q15_t)0x3a13, (q15_t)0x39b9,
+  (q15_t)0x395f, (q15_t)0x3906, (q15_t)0x38ab, (q15_t)0x3851, (q15_t)0x37f7, (q15_t)0x379c, (q15_t)0x3742, (q15_t)0x36e7,
+  (q15_t)0x368c, (q15_t)0x3631, (q15_t)0x35d6, (q15_t)0x357b, (q15_t)0x351f, (q15_t)0x34c4, (q15_t)0x3468, (q15_t)0x340c,
+  (q15_t)0x33b0, (q15_t)0x3354, (q15_t)0x32f8, (q15_t)0x329c, (q15_t)0x3240, (q15_t)0x31e3, (q15_t)0x3186, (q15_t)0x312a,
+  (q15_t)0x30cd, (q15_t)0x3070, (q15_t)0x3013, (q15_t)0x2fb5, (q15_t)0x2f58, (q15_t)0x2efb, (q15_t)0x2e9d, (q15_t)0x2e3f,
+  (q15_t)0x2de2, (q15_t)0x2d84, (q15_t)0x2d26, (q15_t)0x2cc8, (q15_t)0x2c69, (q15_t)0x2c0b, (q15_t)0x2bad, (q15_t)0x2b4e,
+  (q15_t)0x2aef, (q15_t)0x2a91, (q15_t)0x2a32, (q15_t)0x29d3, (q15_t)0x2974, (q15_t)0x2915, (q15_t)0x28b5, (q15_t)0x2856,
+  (q15_t)0x27f6, (q15_t)0x2797, (q15_t)0x2737, (q15_t)0x26d8, (q15_t)0x2678, (q15_t)0x2618, (q15_t)0x25b8, (q15_t)0x2558,
+  (q15_t)0x24f7, (q15_t)0x2497, (q15_t)0x2437, (q15_t)0x23d6, (q15_t)0x2376, (q15_t)0x2315, (q15_t)0x22b4, (q15_t)0x2254,
+  (q15_t)0x21f3, (q15_t)0x2192, (q15_t)0x2131, (q15_t)0x20d0, (q15_t)0x206e, (q15_t)0x200d, (q15_t)0x1fac, (q15_t)0x1f4a,
+  (q15_t)0x1ee9, (q15_t)0x1e87, (q15_t)0x1e25, (q15_t)0x1dc4, (q15_t)0x1d62, (q15_t)0x1d00, (q15_t)0x1c9e, (q15_t)0x1c3c,
+  (q15_t)0x1bda, (q15_t)0x1b78, (q15_t)0x1b16, (q15_t)0x1ab3, (q15_t)0x1a51, (q15_t)0x19ef, (q15_t)0x198c, (q15_t)0x192a,
+  (q15_t)0x18c7, (q15_t)0x1864, (q15_t)0x1802, (q15_t)0x179f, (q15_t)0x173c, (q15_t)0x16d9, (q15_t)0x1676, (q15_t)0x1613,
+  (q15_t)0x15b0, (q15_t)0x154d, (q15_t)0x14ea, (q15_t)0x1487, (q15_t)0x1423, (q15_t)0x13c0, (q15_t)0x135d, (q15_t)0x12f9,
+  (q15_t)0x1296, (q15_t)0x1232, (q15_t)0x11cf, (q15_t)0x116b, (q15_t)0x1108, (q15_t)0x10a4, (q15_t)0x1040, (q15_t)0xfdd,
+  (q15_t)0xf79, (q15_t)0xf15, (q15_t)0xeb1, (q15_t)0xe4d, (q15_t)0xde9, (q15_t)0xd85, (q15_t)0xd21, (q15_t)0xcbd,
+  (q15_t)0xc59, (q15_t)0xbf5, (q15_t)0xb91, (q15_t)0xb2d, (q15_t)0xac9, (q15_t)0xa65, (q15_t)0xa00, (q15_t)0x99c,
+  (q15_t)0x938, (q15_t)0x8d4, (q15_t)0x86f, (q15_t)0x80b, (q15_t)0x7a7, (q15_t)0x742, (q15_t)0x6de, (q15_t)0x67a,
+  (q15_t)0x615, (q15_t)0x5b1, (q15_t)0x54c, (q15_t)0x4e8, (q15_t)0x483, (q15_t)0x41f, (q15_t)0x3ba, (q15_t)0x356,
+  (q15_t)0x2f1, (q15_t)0x28d, (q15_t)0x228, (q15_t)0x1c4, (q15_t)0x15f, (q15_t)0xfb, (q15_t)0x96, (q15_t)0x32
+};
+
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q15_2048)
+    const q15_t __ALIGNED(4) WeightsQ15_2048[4096] = {
+  (q15_t)0x7fff, (q15_t)0x0, (q15_t)0x7fff, (q15_t)0xffe7, (q15_t)0x7fff, (q15_t)0xffce, (q15_t)0x7fff, (q15_t)0xffb5,
+  (q15_t)0x7fff, (q15_t)0xff9c, (q15_t)0x7fff, (q15_t)0xff83, (q15_t)0x7fff, (q15_t)0xff6a, (q15_t)0x7fff, (q15_t)0xff51,
+  (q15_t)0x7fff, (q15_t)0xff37, (q15_t)0x7fff, (q15_t)0xff1e, (q15_t)0x7fff, (q15_t)0xff05, (q15_t)0x7ffe, (q15_t)0xfeec,
+  (q15_t)0x7ffe, (q15_t)0xfed3, (q15_t)0x7ffe, (q15_t)0xfeba, (q15_t)0x7ffe, (q15_t)0xfea1, (q15_t)0x7ffd, (q15_t)0xfe88,
+  (q15_t)0x7ffd, (q15_t)0xfe6e, (q15_t)0x7ffd, (q15_t)0xfe55, (q15_t)0x7ffc, (q15_t)0xfe3c, (q15_t)0x7ffc, (q15_t)0xfe23,
+  (q15_t)0x7ffc, (q15_t)0xfe0a, (q15_t)0x7ffb, (q15_t)0xfdf1, (q15_t)0x7ffb, (q15_t)0xfdd8, (q15_t)0x7ffa, (q15_t)0xfdbe,
+  (q15_t)0x7ffa, (q15_t)0xfda5, (q15_t)0x7ff9, (q15_t)0xfd8c, (q15_t)0x7ff9, (q15_t)0xfd73, (q15_t)0x7ff8, (q15_t)0xfd5a,
+  (q15_t)0x7ff8, (q15_t)0xfd41, (q15_t)0x7ff7, (q15_t)0xfd28, (q15_t)0x7ff7, (q15_t)0xfd0f, (q15_t)0x7ff6, (q15_t)0xfcf5,
+  (q15_t)0x7ff6, (q15_t)0xfcdc, (q15_t)0x7ff5, (q15_t)0xfcc3, (q15_t)0x7ff4, (q15_t)0xfcaa, (q15_t)0x7ff4, (q15_t)0xfc91,
+  (q15_t)0x7ff3, (q15_t)0xfc78, (q15_t)0x7ff2, (q15_t)0xfc5f, (q15_t)0x7ff2, (q15_t)0xfc46, (q15_t)0x7ff1, (q15_t)0xfc2c,
+  (q15_t)0x7ff0, (q15_t)0xfc13, (q15_t)0x7fef, (q15_t)0xfbfa, (q15_t)0x7fee, (q15_t)0xfbe1, (q15_t)0x7fee, (q15_t)0xfbc8,
+  (q15_t)0x7fed, (q15_t)0xfbaf, (q15_t)0x7fec, (q15_t)0xfb96, (q15_t)0x7feb, (q15_t)0xfb7d, (q15_t)0x7fea, (q15_t)0xfb64,
+  (q15_t)0x7fe9, (q15_t)0xfb4a, (q15_t)0x7fe8, (q15_t)0xfb31, (q15_t)0x7fe7, (q15_t)0xfb18, (q15_t)0x7fe6, (q15_t)0xfaff,
+  (q15_t)0x7fe5, (q15_t)0xfae6, (q15_t)0x7fe4, (q15_t)0xfacd, (q15_t)0x7fe3, (q15_t)0xfab4, (q15_t)0x7fe2, (q15_t)0xfa9b,
+  (q15_t)0x7fe1, (q15_t)0xfa81, (q15_t)0x7fe0, (q15_t)0xfa68, (q15_t)0x7fdf, (q15_t)0xfa4f, (q15_t)0x7fde, (q15_t)0xfa36,
+  (q15_t)0x7fdd, (q15_t)0xfa1d, (q15_t)0x7fdc, (q15_t)0xfa04, (q15_t)0x7fda, (q15_t)0xf9eb, (q15_t)0x7fd9, (q15_t)0xf9d2,
+  (q15_t)0x7fd8, (q15_t)0xf9b9, (q15_t)0x7fd7, (q15_t)0xf9a0, (q15_t)0x7fd6, (q15_t)0xf986, (q15_t)0x7fd4, (q15_t)0xf96d,
+  (q15_t)0x7fd3, (q15_t)0xf954, (q15_t)0x7fd2, (q15_t)0xf93b, (q15_t)0x7fd0, (q15_t)0xf922, (q15_t)0x7fcf, (q15_t)0xf909,
+  (q15_t)0x7fce, (q15_t)0xf8f0, (q15_t)0x7fcc, (q15_t)0xf8d7, (q15_t)0x7fcb, (q15_t)0xf8be, (q15_t)0x7fc9, (q15_t)0xf8a5,
+  (q15_t)0x7fc8, (q15_t)0xf88b, (q15_t)0x7fc6, (q15_t)0xf872, (q15_t)0x7fc5, (q15_t)0xf859, (q15_t)0x7fc3, (q15_t)0xf840,
+  (q15_t)0x7fc2, (q15_t)0xf827, (q15_t)0x7fc0, (q15_t)0xf80e, (q15_t)0x7fbf, (q15_t)0xf7f5, (q15_t)0x7fbd, (q15_t)0xf7dc,
+  (q15_t)0x7fbc, (q15_t)0xf7c3, (q15_t)0x7fba, (q15_t)0xf7aa, (q15_t)0x7fb8, (q15_t)0xf791, (q15_t)0x7fb7, (q15_t)0xf778,
+  (q15_t)0x7fb5, (q15_t)0xf75e, (q15_t)0x7fb3, (q15_t)0xf745, (q15_t)0x7fb1, (q15_t)0xf72c, (q15_t)0x7fb0, (q15_t)0xf713,
+  (q15_t)0x7fae, (q15_t)0xf6fa, (q15_t)0x7fac, (q15_t)0xf6e1, (q15_t)0x7faa, (q15_t)0xf6c8, (q15_t)0x7fa9, (q15_t)0xf6af,
+  (q15_t)0x7fa7, (q15_t)0xf696, (q15_t)0x7fa5, (q15_t)0xf67d, (q15_t)0x7fa3, (q15_t)0xf664, (q15_t)0x7fa1, (q15_t)0xf64b,
+  (q15_t)0x7f9f, (q15_t)0xf632, (q15_t)0x7f9d, (q15_t)0xf619, (q15_t)0x7f9b, (q15_t)0xf600, (q15_t)0x7f99, (q15_t)0xf5e7,
+  (q15_t)0x7f97, (q15_t)0xf5cd, (q15_t)0x7f95, (q15_t)0xf5b4, (q15_t)0x7f93, (q15_t)0xf59b, (q15_t)0x7f91, (q15_t)0xf582,
+  (q15_t)0x7f8f, (q15_t)0xf569, (q15_t)0x7f8d, (q15_t)0xf550, (q15_t)0x7f8b, (q15_t)0xf537, (q15_t)0x7f89, (q15_t)0xf51e,
+  (q15_t)0x7f87, (q15_t)0xf505, (q15_t)0x7f85, (q15_t)0xf4ec, (q15_t)0x7f82, (q15_t)0xf4d3, (q15_t)0x7f80, (q15_t)0xf4ba,
+  (q15_t)0x7f7e, (q15_t)0xf4a1, (q15_t)0x7f7c, (q15_t)0xf488, (q15_t)0x7f79, (q15_t)0xf46f, (q15_t)0x7f77, (q15_t)0xf456,
+  (q15_t)0x7f75, (q15_t)0xf43d, (q15_t)0x7f72, (q15_t)0xf424, (q15_t)0x7f70, (q15_t)0xf40b, (q15_t)0x7f6e, (q15_t)0xf3f2,
+  (q15_t)0x7f6b, (q15_t)0xf3d9, (q15_t)0x7f69, (q15_t)0xf3c0, (q15_t)0x7f67, (q15_t)0xf3a7, (q15_t)0x7f64, (q15_t)0xf38e,
+  (q15_t)0x7f62, (q15_t)0xf375, (q15_t)0x7f5f, (q15_t)0xf35c, (q15_t)0x7f5d, (q15_t)0xf343, (q15_t)0x7f5a, (q15_t)0xf32a,
+  (q15_t)0x7f58, (q15_t)0xf311, (q15_t)0x7f55, (q15_t)0xf2f8, (q15_t)0x7f53, (q15_t)0xf2df, (q15_t)0x7f50, (q15_t)0xf2c6,
+  (q15_t)0x7f4d, (q15_t)0xf2ad, (q15_t)0x7f4b, (q15_t)0xf294, (q15_t)0x7f48, (q15_t)0xf27b, (q15_t)0x7f45, (q15_t)0xf262,
+  (q15_t)0x7f43, (q15_t)0xf249, (q15_t)0x7f40, (q15_t)0xf230, (q15_t)0x7f3d, (q15_t)0xf217, (q15_t)0x7f3b, (q15_t)0xf1fe,
+  (q15_t)0x7f38, (q15_t)0xf1e5, (q15_t)0x7f35, (q15_t)0xf1cc, (q15_t)0x7f32, (q15_t)0xf1b3, (q15_t)0x7f2f, (q15_t)0xf19a,
+  (q15_t)0x7f2d, (q15_t)0xf181, (q15_t)0x7f2a, (q15_t)0xf168, (q15_t)0x7f27, (q15_t)0xf14f, (q15_t)0x7f24, (q15_t)0xf136,
+  (q15_t)0x7f21, (q15_t)0xf11d, (q15_t)0x7f1e, (q15_t)0xf104, (q15_t)0x7f1b, (q15_t)0xf0eb, (q15_t)0x7f18, (q15_t)0xf0d2,
+  (q15_t)0x7f15, (q15_t)0xf0b9, (q15_t)0x7f12, (q15_t)0xf0a0, (q15_t)0x7f0f, (q15_t)0xf087, (q15_t)0x7f0c, (q15_t)0xf06e,
+  (q15_t)0x7f09, (q15_t)0xf055, (q15_t)0x7f06, (q15_t)0xf03c, (q15_t)0x7f03, (q15_t)0xf023, (q15_t)0x7f00, (q15_t)0xf00b,
+  (q15_t)0x7efd, (q15_t)0xeff2, (q15_t)0x7ef9, (q15_t)0xefd9, (q15_t)0x7ef6, (q15_t)0xefc0, (q15_t)0x7ef3, (q15_t)0xefa7,
+  (q15_t)0x7ef0, (q15_t)0xef8e, (q15_t)0x7eed, (q15_t)0xef75, (q15_t)0x7ee9, (q15_t)0xef5c, (q15_t)0x7ee6, (q15_t)0xef43,
+  (q15_t)0x7ee3, (q15_t)0xef2a, (q15_t)0x7edf, (q15_t)0xef11, (q15_t)0x7edc, (q15_t)0xeef8, (q15_t)0x7ed9, (q15_t)0xeedf,
+  (q15_t)0x7ed5, (q15_t)0xeec7, (q15_t)0x7ed2, (q15_t)0xeeae, (q15_t)0x7ecf, (q15_t)0xee95, (q15_t)0x7ecb, (q15_t)0xee7c,
+  (q15_t)0x7ec8, (q15_t)0xee63, (q15_t)0x7ec4, (q15_t)0xee4a, (q15_t)0x7ec1, (q15_t)0xee31, (q15_t)0x7ebd, (q15_t)0xee18,
+  (q15_t)0x7eba, (q15_t)0xedff, (q15_t)0x7eb6, (q15_t)0xede7, (q15_t)0x7eb3, (q15_t)0xedce, (q15_t)0x7eaf, (q15_t)0xedb5,
+  (q15_t)0x7eab, (q15_t)0xed9c, (q15_t)0x7ea8, (q15_t)0xed83, (q15_t)0x7ea4, (q15_t)0xed6a, (q15_t)0x7ea1, (q15_t)0xed51,
+  (q15_t)0x7e9d, (q15_t)0xed38, (q15_t)0x7e99, (q15_t)0xed20, (q15_t)0x7e95, (q15_t)0xed07, (q15_t)0x7e92, (q15_t)0xecee,
+  (q15_t)0x7e8e, (q15_t)0xecd5, (q15_t)0x7e8a, (q15_t)0xecbc, (q15_t)0x7e86, (q15_t)0xeca3, (q15_t)0x7e83, (q15_t)0xec8a,
+  (q15_t)0x7e7f, (q15_t)0xec72, (q15_t)0x7e7b, (q15_t)0xec59, (q15_t)0x7e77, (q15_t)0xec40, (q15_t)0x7e73, (q15_t)0xec27,
+  (q15_t)0x7e6f, (q15_t)0xec0e, (q15_t)0x7e6b, (q15_t)0xebf5, (q15_t)0x7e67, (q15_t)0xebdd, (q15_t)0x7e63, (q15_t)0xebc4,
+  (q15_t)0x7e5f, (q15_t)0xebab, (q15_t)0x7e5b, (q15_t)0xeb92, (q15_t)0x7e57, (q15_t)0xeb79, (q15_t)0x7e53, (q15_t)0xeb61,
+  (q15_t)0x7e4f, (q15_t)0xeb48, (q15_t)0x7e4b, (q15_t)0xeb2f, (q15_t)0x7e47, (q15_t)0xeb16, (q15_t)0x7e43, (q15_t)0xeafd,
+  (q15_t)0x7e3f, (q15_t)0xeae5, (q15_t)0x7e3b, (q15_t)0xeacc, (q15_t)0x7e37, (q15_t)0xeab3, (q15_t)0x7e32, (q15_t)0xea9a,
+  (q15_t)0x7e2e, (q15_t)0xea81, (q15_t)0x7e2a, (q15_t)0xea69, (q15_t)0x7e26, (q15_t)0xea50, (q15_t)0x7e21, (q15_t)0xea37,
+  (q15_t)0x7e1d, (q15_t)0xea1e, (q15_t)0x7e19, (q15_t)0xea06, (q15_t)0x7e14, (q15_t)0xe9ed, (q15_t)0x7e10, (q15_t)0xe9d4,
+  (q15_t)0x7e0c, (q15_t)0xe9bb, (q15_t)0x7e07, (q15_t)0xe9a3, (q15_t)0x7e03, (q15_t)0xe98a, (q15_t)0x7dff, (q15_t)0xe971,
+  (q15_t)0x7dfa, (q15_t)0xe958, (q15_t)0x7df6, (q15_t)0xe940, (q15_t)0x7df1, (q15_t)0xe927, (q15_t)0x7ded, (q15_t)0xe90e,
+  (q15_t)0x7de8, (q15_t)0xe8f6, (q15_t)0x7de4, (q15_t)0xe8dd, (q15_t)0x7ddf, (q15_t)0xe8c4, (q15_t)0x7dda, (q15_t)0xe8ab,
+  (q15_t)0x7dd6, (q15_t)0xe893, (q15_t)0x7dd1, (q15_t)0xe87a, (q15_t)0x7dcd, (q15_t)0xe861, (q15_t)0x7dc8, (q15_t)0xe849,
+  (q15_t)0x7dc3, (q15_t)0xe830, (q15_t)0x7dbf, (q15_t)0xe817, (q15_t)0x7dba, (q15_t)0xe7fe, (q15_t)0x7db5, (q15_t)0xe7e6,
+  (q15_t)0x7db0, (q15_t)0xe7cd, (q15_t)0x7dac, (q15_t)0xe7b4, (q15_t)0x7da7, (q15_t)0xe79c, (q15_t)0x7da2, (q15_t)0xe783,
+  (q15_t)0x7d9d, (q15_t)0xe76a, (q15_t)0x7d98, (q15_t)0xe752, (q15_t)0x7d94, (q15_t)0xe739, (q15_t)0x7d8f, (q15_t)0xe720,
+  (q15_t)0x7d8a, (q15_t)0xe708, (q15_t)0x7d85, (q15_t)0xe6ef, (q15_t)0x7d80, (q15_t)0xe6d6, (q15_t)0x7d7b, (q15_t)0xe6be,
+  (q15_t)0x7d76, (q15_t)0xe6a5, (q15_t)0x7d71, (q15_t)0xe68d, (q15_t)0x7d6c, (q15_t)0xe674, (q15_t)0x7d67, (q15_t)0xe65b,
+  (q15_t)0x7d62, (q15_t)0xe643, (q15_t)0x7d5d, (q15_t)0xe62a, (q15_t)0x7d58, (q15_t)0xe611, (q15_t)0x7d53, (q15_t)0xe5f9,
+  (q15_t)0x7d4e, (q15_t)0xe5e0, (q15_t)0x7d49, (q15_t)0xe5c8, (q15_t)0x7d43, (q15_t)0xe5af, (q15_t)0x7d3e, (q15_t)0xe596,
+  (q15_t)0x7d39, (q15_t)0xe57e, (q15_t)0x7d34, (q15_t)0xe565, (q15_t)0x7d2f, (q15_t)0xe54d, (q15_t)0x7d29, (q15_t)0xe534,
+  (q15_t)0x7d24, (q15_t)0xe51c, (q15_t)0x7d1f, (q15_t)0xe503, (q15_t)0x7d19, (q15_t)0xe4ea, (q15_t)0x7d14, (q15_t)0xe4d2,
+  (q15_t)0x7d0f, (q15_t)0xe4b9, (q15_t)0x7d09, (q15_t)0xe4a1, (q15_t)0x7d04, (q15_t)0xe488, (q15_t)0x7cff, (q15_t)0xe470,
+  (q15_t)0x7cf9, (q15_t)0xe457, (q15_t)0x7cf4, (q15_t)0xe43f, (q15_t)0x7cee, (q15_t)0xe426, (q15_t)0x7ce9, (q15_t)0xe40e,
+  (q15_t)0x7ce3, (q15_t)0xe3f5, (q15_t)0x7cde, (q15_t)0xe3dc, (q15_t)0x7cd8, (q15_t)0xe3c4, (q15_t)0x7cd3, (q15_t)0xe3ab,
+  (q15_t)0x7ccd, (q15_t)0xe393, (q15_t)0x7cc8, (q15_t)0xe37a, (q15_t)0x7cc2, (q15_t)0xe362, (q15_t)0x7cbc, (q15_t)0xe349,
+  (q15_t)0x7cb7, (q15_t)0xe331, (q15_t)0x7cb1, (q15_t)0xe318, (q15_t)0x7cab, (q15_t)0xe300, (q15_t)0x7ca6, (q15_t)0xe2e8,
+  (q15_t)0x7ca0, (q15_t)0xe2cf, (q15_t)0x7c9a, (q15_t)0xe2b7, (q15_t)0x7c94, (q15_t)0xe29e, (q15_t)0x7c8f, (q15_t)0xe286,
+  (q15_t)0x7c89, (q15_t)0xe26d, (q15_t)0x7c83, (q15_t)0xe255, (q15_t)0x7c7d, (q15_t)0xe23c, (q15_t)0x7c77, (q15_t)0xe224,
+  (q15_t)0x7c71, (q15_t)0xe20b, (q15_t)0x7c6c, (q15_t)0xe1f3, (q15_t)0x7c66, (q15_t)0xe1db, (q15_t)0x7c60, (q15_t)0xe1c2,
+  (q15_t)0x7c5a, (q15_t)0xe1aa, (q15_t)0x7c54, (q15_t)0xe191, (q15_t)0x7c4e, (q15_t)0xe179, (q15_t)0x7c48, (q15_t)0xe160,
+  (q15_t)0x7c42, (q15_t)0xe148, (q15_t)0x7c3c, (q15_t)0xe130, (q15_t)0x7c36, (q15_t)0xe117, (q15_t)0x7c30, (q15_t)0xe0ff,
+  (q15_t)0x7c29, (q15_t)0xe0e7, (q15_t)0x7c23, (q15_t)0xe0ce, (q15_t)0x7c1d, (q15_t)0xe0b6, (q15_t)0x7c17, (q15_t)0xe09d,
+  (q15_t)0x7c11, (q15_t)0xe085, (q15_t)0x7c0b, (q15_t)0xe06d, (q15_t)0x7c05, (q15_t)0xe054, (q15_t)0x7bfe, (q15_t)0xe03c,
+  (q15_t)0x7bf8, (q15_t)0xe024, (q15_t)0x7bf2, (q15_t)0xe00b, (q15_t)0x7beb, (q15_t)0xdff3, (q15_t)0x7be5, (q15_t)0xdfdb,
+  (q15_t)0x7bdf, (q15_t)0xdfc2, (q15_t)0x7bd9, (q15_t)0xdfaa, (q15_t)0x7bd2, (q15_t)0xdf92, (q15_t)0x7bcc, (q15_t)0xdf79,
+  (q15_t)0x7bc5, (q15_t)0xdf61, (q15_t)0x7bbf, (q15_t)0xdf49, (q15_t)0x7bb9, (q15_t)0xdf30, (q15_t)0x7bb2, (q15_t)0xdf18,
+  (q15_t)0x7bac, (q15_t)0xdf00, (q15_t)0x7ba5, (q15_t)0xdee8, (q15_t)0x7b9f, (q15_t)0xdecf, (q15_t)0x7b98, (q15_t)0xdeb7,
+  (q15_t)0x7b92, (q15_t)0xde9f, (q15_t)0x7b8b, (q15_t)0xde87, (q15_t)0x7b84, (q15_t)0xde6e, (q15_t)0x7b7e, (q15_t)0xde56,
+  (q15_t)0x7b77, (q15_t)0xde3e, (q15_t)0x7b71, (q15_t)0xde26, (q15_t)0x7b6a, (q15_t)0xde0d, (q15_t)0x7b63, (q15_t)0xddf5,
+  (q15_t)0x7b5d, (q15_t)0xdddd, (q15_t)0x7b56, (q15_t)0xddc5, (q15_t)0x7b4f, (q15_t)0xddac, (q15_t)0x7b48, (q15_t)0xdd94,
+  (q15_t)0x7b42, (q15_t)0xdd7c, (q15_t)0x7b3b, (q15_t)0xdd64, (q15_t)0x7b34, (q15_t)0xdd4c, (q15_t)0x7b2d, (q15_t)0xdd33,
+  (q15_t)0x7b26, (q15_t)0xdd1b, (q15_t)0x7b1f, (q15_t)0xdd03, (q15_t)0x7b19, (q15_t)0xdceb, (q15_t)0x7b12, (q15_t)0xdcd3,
+  (q15_t)0x7b0b, (q15_t)0xdcbb, (q15_t)0x7b04, (q15_t)0xdca2, (q15_t)0x7afd, (q15_t)0xdc8a, (q15_t)0x7af6, (q15_t)0xdc72,
+  (q15_t)0x7aef, (q15_t)0xdc5a, (q15_t)0x7ae8, (q15_t)0xdc42, (q15_t)0x7ae1, (q15_t)0xdc2a, (q15_t)0x7ada, (q15_t)0xdc12,
+  (q15_t)0x7ad3, (q15_t)0xdbf9, (q15_t)0x7acc, (q15_t)0xdbe1, (q15_t)0x7ac5, (q15_t)0xdbc9, (q15_t)0x7abd, (q15_t)0xdbb1,
+  (q15_t)0x7ab6, (q15_t)0xdb99, (q15_t)0x7aaf, (q15_t)0xdb81, (q15_t)0x7aa8, (q15_t)0xdb69, (q15_t)0x7aa1, (q15_t)0xdb51,
+  (q15_t)0x7a9a, (q15_t)0xdb39, (q15_t)0x7a92, (q15_t)0xdb21, (q15_t)0x7a8b, (q15_t)0xdb09, (q15_t)0x7a84, (q15_t)0xdaf1,
+  (q15_t)0x7a7d, (q15_t)0xdad8, (q15_t)0x7a75, (q15_t)0xdac0, (q15_t)0x7a6e, (q15_t)0xdaa8, (q15_t)0x7a67, (q15_t)0xda90,
+  (q15_t)0x7a5f, (q15_t)0xda78, (q15_t)0x7a58, (q15_t)0xda60, (q15_t)0x7a50, (q15_t)0xda48, (q15_t)0x7a49, (q15_t)0xda30,
+  (q15_t)0x7a42, (q15_t)0xda18, (q15_t)0x7a3a, (q15_t)0xda00, (q15_t)0x7a33, (q15_t)0xd9e8, (q15_t)0x7a2b, (q15_t)0xd9d0,
+  (q15_t)0x7a24, (q15_t)0xd9b8, (q15_t)0x7a1c, (q15_t)0xd9a0, (q15_t)0x7a15, (q15_t)0xd988, (q15_t)0x7a0d, (q15_t)0xd970,
+  (q15_t)0x7a05, (q15_t)0xd958, (q15_t)0x79fe, (q15_t)0xd940, (q15_t)0x79f6, (q15_t)0xd928, (q15_t)0x79ef, (q15_t)0xd911,
+  (q15_t)0x79e7, (q15_t)0xd8f9, (q15_t)0x79df, (q15_t)0xd8e1, (q15_t)0x79d8, (q15_t)0xd8c9, (q15_t)0x79d0, (q15_t)0xd8b1,
+  (q15_t)0x79c8, (q15_t)0xd899, (q15_t)0x79c0, (q15_t)0xd881, (q15_t)0x79b9, (q15_t)0xd869, (q15_t)0x79b1, (q15_t)0xd851,
+  (q15_t)0x79a9, (q15_t)0xd839, (q15_t)0x79a1, (q15_t)0xd821, (q15_t)0x7999, (q15_t)0xd80a, (q15_t)0x7992, (q15_t)0xd7f2,
+  (q15_t)0x798a, (q15_t)0xd7da, (q15_t)0x7982, (q15_t)0xd7c2, (q15_t)0x797a, (q15_t)0xd7aa, (q15_t)0x7972, (q15_t)0xd792,
+  (q15_t)0x796a, (q15_t)0xd77a, (q15_t)0x7962, (q15_t)0xd763, (q15_t)0x795a, (q15_t)0xd74b, (q15_t)0x7952, (q15_t)0xd733,
+  (q15_t)0x794a, (q15_t)0xd71b, (q15_t)0x7942, (q15_t)0xd703, (q15_t)0x793a, (q15_t)0xd6eb, (q15_t)0x7932, (q15_t)0xd6d4,
+  (q15_t)0x792a, (q15_t)0xd6bc, (q15_t)0x7922, (q15_t)0xd6a4, (q15_t)0x7919, (q15_t)0xd68c, (q15_t)0x7911, (q15_t)0xd675,
+  (q15_t)0x7909, (q15_t)0xd65d, (q15_t)0x7901, (q15_t)0xd645, (q15_t)0x78f9, (q15_t)0xd62d, (q15_t)0x78f1, (q15_t)0xd615,
+  (q15_t)0x78e8, (q15_t)0xd5fe, (q15_t)0x78e0, (q15_t)0xd5e6, (q15_t)0x78d8, (q15_t)0xd5ce, (q15_t)0x78cf, (q15_t)0xd5b7,
+  (q15_t)0x78c7, (q15_t)0xd59f, (q15_t)0x78bf, (q15_t)0xd587, (q15_t)0x78b6, (q15_t)0xd56f, (q15_t)0x78ae, (q15_t)0xd558,
+  (q15_t)0x78a6, (q15_t)0xd540, (q15_t)0x789d, (q15_t)0xd528, (q15_t)0x7895, (q15_t)0xd511, (q15_t)0x788c, (q15_t)0xd4f9,
+  (q15_t)0x7884, (q15_t)0xd4e1, (q15_t)0x787c, (q15_t)0xd4ca, (q15_t)0x7873, (q15_t)0xd4b2, (q15_t)0x786b, (q15_t)0xd49a,
+  (q15_t)0x7862, (q15_t)0xd483, (q15_t)0x7859, (q15_t)0xd46b, (q15_t)0x7851, (q15_t)0xd453, (q15_t)0x7848, (q15_t)0xd43c,
+  (q15_t)0x7840, (q15_t)0xd424, (q15_t)0x7837, (q15_t)0xd40d, (q15_t)0x782e, (q15_t)0xd3f5, (q15_t)0x7826, (q15_t)0xd3dd,
+  (q15_t)0x781d, (q15_t)0xd3c6, (q15_t)0x7814, (q15_t)0xd3ae, (q15_t)0x780c, (q15_t)0xd397, (q15_t)0x7803, (q15_t)0xd37f,
+  (q15_t)0x77fa, (q15_t)0xd368, (q15_t)0x77f1, (q15_t)0xd350, (q15_t)0x77e9, (q15_t)0xd338, (q15_t)0x77e0, (q15_t)0xd321,
+  (q15_t)0x77d7, (q15_t)0xd309, (q15_t)0x77ce, (q15_t)0xd2f2, (q15_t)0x77c5, (q15_t)0xd2da, (q15_t)0x77bc, (q15_t)0xd2c3,
+  (q15_t)0x77b4, (q15_t)0xd2ab, (q15_t)0x77ab, (q15_t)0xd294, (q15_t)0x77a2, (q15_t)0xd27c, (q15_t)0x7799, (q15_t)0xd265,
+  (q15_t)0x7790, (q15_t)0xd24d, (q15_t)0x7787, (q15_t)0xd236, (q15_t)0x777e, (q15_t)0xd21e, (q15_t)0x7775, (q15_t)0xd207,
+  (q15_t)0x776c, (q15_t)0xd1ef, (q15_t)0x7763, (q15_t)0xd1d8, (q15_t)0x775a, (q15_t)0xd1c1, (q15_t)0x7751, (q15_t)0xd1a9,
+  (q15_t)0x7747, (q15_t)0xd192, (q15_t)0x773e, (q15_t)0xd17a, (q15_t)0x7735, (q15_t)0xd163, (q15_t)0x772c, (q15_t)0xd14b,
+  (q15_t)0x7723, (q15_t)0xd134, (q15_t)0x771a, (q15_t)0xd11d, (q15_t)0x7710, (q15_t)0xd105, (q15_t)0x7707, (q15_t)0xd0ee,
+  (q15_t)0x76fe, (q15_t)0xd0d7, (q15_t)0x76f5, (q15_t)0xd0bf, (q15_t)0x76eb, (q15_t)0xd0a8, (q15_t)0x76e2, (q15_t)0xd091,
+  (q15_t)0x76d9, (q15_t)0xd079, (q15_t)0x76cf, (q15_t)0xd062, (q15_t)0x76c6, (q15_t)0xd04b, (q15_t)0x76bd, (q15_t)0xd033,
+  (q15_t)0x76b3, (q15_t)0xd01c, (q15_t)0x76aa, (q15_t)0xd005, (q15_t)0x76a0, (q15_t)0xcfed, (q15_t)0x7697, (q15_t)0xcfd6,
+  (q15_t)0x768e, (q15_t)0xcfbf, (q15_t)0x7684, (q15_t)0xcfa7, (q15_t)0x767b, (q15_t)0xcf90, (q15_t)0x7671, (q15_t)0xcf79,
+  (q15_t)0x7668, (q15_t)0xcf62, (q15_t)0x765e, (q15_t)0xcf4a, (q15_t)0x7654, (q15_t)0xcf33, (q15_t)0x764b, (q15_t)0xcf1c,
+  (q15_t)0x7641, (q15_t)0xcf05, (q15_t)0x7638, (q15_t)0xceee, (q15_t)0x762e, (q15_t)0xced6, (q15_t)0x7624, (q15_t)0xcebf,
+  (q15_t)0x761b, (q15_t)0xcea8, (q15_t)0x7611, (q15_t)0xce91, (q15_t)0x7607, (q15_t)0xce7a, (q15_t)0x75fd, (q15_t)0xce62,
+  (q15_t)0x75f4, (q15_t)0xce4b, (q15_t)0x75ea, (q15_t)0xce34, (q15_t)0x75e0, (q15_t)0xce1d, (q15_t)0x75d6, (q15_t)0xce06,
+  (q15_t)0x75cc, (q15_t)0xcdef, (q15_t)0x75c3, (q15_t)0xcdd8, (q15_t)0x75b9, (q15_t)0xcdc0, (q15_t)0x75af, (q15_t)0xcda9,
+  (q15_t)0x75a5, (q15_t)0xcd92, (q15_t)0x759b, (q15_t)0xcd7b, (q15_t)0x7591, (q15_t)0xcd64, (q15_t)0x7587, (q15_t)0xcd4d,
+  (q15_t)0x757d, (q15_t)0xcd36, (q15_t)0x7573, (q15_t)0xcd1f, (q15_t)0x7569, (q15_t)0xcd08, (q15_t)0x755f, (q15_t)0xccf1,
+  (q15_t)0x7555, (q15_t)0xccda, (q15_t)0x754b, (q15_t)0xccc3, (q15_t)0x7541, (q15_t)0xccac, (q15_t)0x7537, (q15_t)0xcc95,
+  (q15_t)0x752d, (q15_t)0xcc7e, (q15_t)0x7523, (q15_t)0xcc67, (q15_t)0x7519, (q15_t)0xcc50, (q15_t)0x750f, (q15_t)0xcc39,
+  (q15_t)0x7504, (q15_t)0xcc22, (q15_t)0x74fa, (q15_t)0xcc0b, (q15_t)0x74f0, (q15_t)0xcbf4, (q15_t)0x74e6, (q15_t)0xcbdd,
+  (q15_t)0x74db, (q15_t)0xcbc6, (q15_t)0x74d1, (q15_t)0xcbaf, (q15_t)0x74c7, (q15_t)0xcb98, (q15_t)0x74bd, (q15_t)0xcb81,
+  (q15_t)0x74b2, (q15_t)0xcb6a, (q15_t)0x74a8, (q15_t)0xcb53, (q15_t)0x749e, (q15_t)0xcb3c, (q15_t)0x7493, (q15_t)0xcb25,
+  (q15_t)0x7489, (q15_t)0xcb0e, (q15_t)0x747e, (q15_t)0xcaf8, (q15_t)0x7474, (q15_t)0xcae1, (q15_t)0x746a, (q15_t)0xcaca,
+  (q15_t)0x745f, (q15_t)0xcab3, (q15_t)0x7455, (q15_t)0xca9c, (q15_t)0x744a, (q15_t)0xca85, (q15_t)0x7440, (q15_t)0xca6e,
+  (q15_t)0x7435, (q15_t)0xca58, (q15_t)0x742b, (q15_t)0xca41, (q15_t)0x7420, (q15_t)0xca2a, (q15_t)0x7415, (q15_t)0xca13,
+  (q15_t)0x740b, (q15_t)0xc9fc, (q15_t)0x7400, (q15_t)0xc9e6, (q15_t)0x73f6, (q15_t)0xc9cf, (q15_t)0x73eb, (q15_t)0xc9b8,
+  (q15_t)0x73e0, (q15_t)0xc9a1, (q15_t)0x73d6, (q15_t)0xc98b, (q15_t)0x73cb, (q15_t)0xc974, (q15_t)0x73c0, (q15_t)0xc95d,
+  (q15_t)0x73b5, (q15_t)0xc946, (q15_t)0x73ab, (q15_t)0xc930, (q15_t)0x73a0, (q15_t)0xc919, (q15_t)0x7395, (q15_t)0xc902,
+  (q15_t)0x738a, (q15_t)0xc8ec, (q15_t)0x737f, (q15_t)0xc8d5, (q15_t)0x7375, (q15_t)0xc8be, (q15_t)0x736a, (q15_t)0xc8a8,
+  (q15_t)0x735f, (q15_t)0xc891, (q15_t)0x7354, (q15_t)0xc87a, (q15_t)0x7349, (q15_t)0xc864, (q15_t)0x733e, (q15_t)0xc84d,
+  (q15_t)0x7333, (q15_t)0xc836, (q15_t)0x7328, (q15_t)0xc820, (q15_t)0x731d, (q15_t)0xc809, (q15_t)0x7312, (q15_t)0xc7f3,
+  (q15_t)0x7307, (q15_t)0xc7dc, (q15_t)0x72fc, (q15_t)0xc7c5, (q15_t)0x72f1, (q15_t)0xc7af, (q15_t)0x72e6, (q15_t)0xc798,
+  (q15_t)0x72db, (q15_t)0xc782, (q15_t)0x72d0, (q15_t)0xc76b, (q15_t)0x72c5, (q15_t)0xc755, (q15_t)0x72ba, (q15_t)0xc73e,
+  (q15_t)0x72af, (q15_t)0xc728, (q15_t)0x72a3, (q15_t)0xc711, (q15_t)0x7298, (q15_t)0xc6fa, (q15_t)0x728d, (q15_t)0xc6e4,
+  (q15_t)0x7282, (q15_t)0xc6ce, (q15_t)0x7276, (q15_t)0xc6b7, (q15_t)0x726b, (q15_t)0xc6a1, (q15_t)0x7260, (q15_t)0xc68a,
+  (q15_t)0x7255, (q15_t)0xc674, (q15_t)0x7249, (q15_t)0xc65d, (q15_t)0x723e, (q15_t)0xc647, (q15_t)0x7233, (q15_t)0xc630,
+  (q15_t)0x7227, (q15_t)0xc61a, (q15_t)0x721c, (q15_t)0xc603, (q15_t)0x7211, (q15_t)0xc5ed, (q15_t)0x7205, (q15_t)0xc5d7,
+  (q15_t)0x71fa, (q15_t)0xc5c0, (q15_t)0x71ee, (q15_t)0xc5aa, (q15_t)0x71e3, (q15_t)0xc594, (q15_t)0x71d7, (q15_t)0xc57d,
+  (q15_t)0x71cc, (q15_t)0xc567, (q15_t)0x71c0, (q15_t)0xc551, (q15_t)0x71b5, (q15_t)0xc53a, (q15_t)0x71a9, (q15_t)0xc524,
+  (q15_t)0x719e, (q15_t)0xc50e, (q15_t)0x7192, (q15_t)0xc4f7, (q15_t)0x7186, (q15_t)0xc4e1, (q15_t)0x717b, (q15_t)0xc4cb,
+  (q15_t)0x716f, (q15_t)0xc4b4, (q15_t)0x7164, (q15_t)0xc49e, (q15_t)0x7158, (q15_t)0xc488, (q15_t)0x714c, (q15_t)0xc472,
+  (q15_t)0x7141, (q15_t)0xc45b, (q15_t)0x7135, (q15_t)0xc445, (q15_t)0x7129, (q15_t)0xc42f, (q15_t)0x711d, (q15_t)0xc419,
+  (q15_t)0x7112, (q15_t)0xc403, (q15_t)0x7106, (q15_t)0xc3ec, (q15_t)0x70fa, (q15_t)0xc3d6, (q15_t)0x70ee, (q15_t)0xc3c0,
+  (q15_t)0x70e2, (q15_t)0xc3aa, (q15_t)0x70d6, (q15_t)0xc394, (q15_t)0x70cb, (q15_t)0xc37d, (q15_t)0x70bf, (q15_t)0xc367,
+  (q15_t)0x70b3, (q15_t)0xc351, (q15_t)0x70a7, (q15_t)0xc33b, (q15_t)0x709b, (q15_t)0xc325, (q15_t)0x708f, (q15_t)0xc30f,
+  (q15_t)0x7083, (q15_t)0xc2f9, (q15_t)0x7077, (q15_t)0xc2e3, (q15_t)0x706b, (q15_t)0xc2cd, (q15_t)0x705f, (q15_t)0xc2b7,
+  (q15_t)0x7053, (q15_t)0xc2a0, (q15_t)0x7047, (q15_t)0xc28a, (q15_t)0x703b, (q15_t)0xc274, (q15_t)0x702f, (q15_t)0xc25e,
+  (q15_t)0x7023, (q15_t)0xc248, (q15_t)0x7016, (q15_t)0xc232, (q15_t)0x700a, (q15_t)0xc21c, (q15_t)0x6ffe, (q15_t)0xc206,
+  (q15_t)0x6ff2, (q15_t)0xc1f0, (q15_t)0x6fe6, (q15_t)0xc1da, (q15_t)0x6fda, (q15_t)0xc1c4, (q15_t)0x6fcd, (q15_t)0xc1ae,
+  (q15_t)0x6fc1, (q15_t)0xc198, (q15_t)0x6fb5, (q15_t)0xc183, (q15_t)0x6fa9, (q15_t)0xc16d, (q15_t)0x6f9c, (q15_t)0xc157,
+  (q15_t)0x6f90, (q15_t)0xc141, (q15_t)0x6f84, (q15_t)0xc12b, (q15_t)0x6f77, (q15_t)0xc115, (q15_t)0x6f6b, (q15_t)0xc0ff,
+  (q15_t)0x6f5f, (q15_t)0xc0e9, (q15_t)0x6f52, (q15_t)0xc0d3, (q15_t)0x6f46, (q15_t)0xc0bd, (q15_t)0x6f39, (q15_t)0xc0a8,
+  (q15_t)0x6f2d, (q15_t)0xc092, (q15_t)0x6f20, (q15_t)0xc07c, (q15_t)0x6f14, (q15_t)0xc066, (q15_t)0x6f07, (q15_t)0xc050,
+  (q15_t)0x6efb, (q15_t)0xc03b, (q15_t)0x6eee, (q15_t)0xc025, (q15_t)0x6ee2, (q15_t)0xc00f, (q15_t)0x6ed5, (q15_t)0xbff9,
+  (q15_t)0x6ec9, (q15_t)0xbfe3, (q15_t)0x6ebc, (q15_t)0xbfce, (q15_t)0x6eaf, (q15_t)0xbfb8, (q15_t)0x6ea3, (q15_t)0xbfa2,
+  (q15_t)0x6e96, (q15_t)0xbf8d, (q15_t)0x6e89, (q15_t)0xbf77, (q15_t)0x6e7d, (q15_t)0xbf61, (q15_t)0x6e70, (q15_t)0xbf4b,
+  (q15_t)0x6e63, (q15_t)0xbf36, (q15_t)0x6e57, (q15_t)0xbf20, (q15_t)0x6e4a, (q15_t)0xbf0a, (q15_t)0x6e3d, (q15_t)0xbef5,
+  (q15_t)0x6e30, (q15_t)0xbedf, (q15_t)0x6e24, (q15_t)0xbeca, (q15_t)0x6e17, (q15_t)0xbeb4, (q15_t)0x6e0a, (q15_t)0xbe9e,
+  (q15_t)0x6dfd, (q15_t)0xbe89, (q15_t)0x6df0, (q15_t)0xbe73, (q15_t)0x6de3, (q15_t)0xbe5e, (q15_t)0x6dd6, (q15_t)0xbe48,
+  (q15_t)0x6dca, (q15_t)0xbe32, (q15_t)0x6dbd, (q15_t)0xbe1d, (q15_t)0x6db0, (q15_t)0xbe07, (q15_t)0x6da3, (q15_t)0xbdf2,
+  (q15_t)0x6d96, (q15_t)0xbddc, (q15_t)0x6d89, (q15_t)0xbdc7, (q15_t)0x6d7c, (q15_t)0xbdb1, (q15_t)0x6d6f, (q15_t)0xbd9c,
+  (q15_t)0x6d62, (q15_t)0xbd86, (q15_t)0x6d55, (q15_t)0xbd71, (q15_t)0x6d48, (q15_t)0xbd5b, (q15_t)0x6d3a, (q15_t)0xbd46,
+  (q15_t)0x6d2d, (q15_t)0xbd30, (q15_t)0x6d20, (q15_t)0xbd1b, (q15_t)0x6d13, (q15_t)0xbd06, (q15_t)0x6d06, (q15_t)0xbcf0,
+  (q15_t)0x6cf9, (q15_t)0xbcdb, (q15_t)0x6cec, (q15_t)0xbcc5, (q15_t)0x6cde, (q15_t)0xbcb0, (q15_t)0x6cd1, (q15_t)0xbc9b,
+  (q15_t)0x6cc4, (q15_t)0xbc85, (q15_t)0x6cb7, (q15_t)0xbc70, (q15_t)0x6ca9, (q15_t)0xbc5b, (q15_t)0x6c9c, (q15_t)0xbc45,
+  (q15_t)0x6c8f, (q15_t)0xbc30, (q15_t)0x6c81, (q15_t)0xbc1b, (q15_t)0x6c74, (q15_t)0xbc05, (q15_t)0x6c67, (q15_t)0xbbf0,
+  (q15_t)0x6c59, (q15_t)0xbbdb, (q15_t)0x6c4c, (q15_t)0xbbc5, (q15_t)0x6c3f, (q15_t)0xbbb0, (q15_t)0x6c31, (q15_t)0xbb9b,
+  (q15_t)0x6c24, (q15_t)0xbb86, (q15_t)0x6c16, (q15_t)0xbb70, (q15_t)0x6c09, (q15_t)0xbb5b, (q15_t)0x6bfb, (q15_t)0xbb46,
+  (q15_t)0x6bee, (q15_t)0xbb31, (q15_t)0x6be0, (q15_t)0xbb1c, (q15_t)0x6bd3, (q15_t)0xbb06, (q15_t)0x6bc5, (q15_t)0xbaf1,
+  (q15_t)0x6bb8, (q15_t)0xbadc, (q15_t)0x6baa, (q15_t)0xbac7, (q15_t)0x6b9c, (q15_t)0xbab2, (q15_t)0x6b8f, (q15_t)0xba9d,
+  (q15_t)0x6b81, (q15_t)0xba88, (q15_t)0x6b73, (q15_t)0xba73, (q15_t)0x6b66, (q15_t)0xba5d, (q15_t)0x6b58, (q15_t)0xba48,
+  (q15_t)0x6b4a, (q15_t)0xba33, (q15_t)0x6b3d, (q15_t)0xba1e, (q15_t)0x6b2f, (q15_t)0xba09, (q15_t)0x6b21, (q15_t)0xb9f4,
+  (q15_t)0x6b13, (q15_t)0xb9df, (q15_t)0x6b06, (q15_t)0xb9ca, (q15_t)0x6af8, (q15_t)0xb9b5, (q15_t)0x6aea, (q15_t)0xb9a0,
+  (q15_t)0x6adc, (q15_t)0xb98b, (q15_t)0x6ace, (q15_t)0xb976, (q15_t)0x6ac1, (q15_t)0xb961, (q15_t)0x6ab3, (q15_t)0xb94c,
+  (q15_t)0x6aa5, (q15_t)0xb937, (q15_t)0x6a97, (q15_t)0xb922, (q15_t)0x6a89, (q15_t)0xb90d, (q15_t)0x6a7b, (q15_t)0xb8f8,
+  (q15_t)0x6a6d, (q15_t)0xb8e4, (q15_t)0x6a5f, (q15_t)0xb8cf, (q15_t)0x6a51, (q15_t)0xb8ba, (q15_t)0x6a43, (q15_t)0xb8a5,
+  (q15_t)0x6a35, (q15_t)0xb890, (q15_t)0x6a27, (q15_t)0xb87b, (q15_t)0x6a19, (q15_t)0xb866, (q15_t)0x6a0b, (q15_t)0xb852,
+  (q15_t)0x69fd, (q15_t)0xb83d, (q15_t)0x69ef, (q15_t)0xb828, (q15_t)0x69e1, (q15_t)0xb813, (q15_t)0x69d3, (q15_t)0xb7fe,
+  (q15_t)0x69c4, (q15_t)0xb7ea, (q15_t)0x69b6, (q15_t)0xb7d5, (q15_t)0x69a8, (q15_t)0xb7c0, (q15_t)0x699a, (q15_t)0xb7ab,
+  (q15_t)0x698c, (q15_t)0xb797, (q15_t)0x697d, (q15_t)0xb782, (q15_t)0x696f, (q15_t)0xb76d, (q15_t)0x6961, (q15_t)0xb758,
+  (q15_t)0x6953, (q15_t)0xb744, (q15_t)0x6944, (q15_t)0xb72f, (q15_t)0x6936, (q15_t)0xb71a, (q15_t)0x6928, (q15_t)0xb706,
+  (q15_t)0x6919, (q15_t)0xb6f1, (q15_t)0x690b, (q15_t)0xb6dd, (q15_t)0x68fd, (q15_t)0xb6c8, (q15_t)0x68ee, (q15_t)0xb6b3,
+  (q15_t)0x68e0, (q15_t)0xb69f, (q15_t)0x68d1, (q15_t)0xb68a, (q15_t)0x68c3, (q15_t)0xb676, (q15_t)0x68b5, (q15_t)0xb661,
+  (q15_t)0x68a6, (q15_t)0xb64c, (q15_t)0x6898, (q15_t)0xb638, (q15_t)0x6889, (q15_t)0xb623, (q15_t)0x687b, (q15_t)0xb60f,
+  (q15_t)0x686c, (q15_t)0xb5fa, (q15_t)0x685e, (q15_t)0xb5e6, (q15_t)0x684f, (q15_t)0xb5d1, (q15_t)0x6840, (q15_t)0xb5bd,
+  (q15_t)0x6832, (q15_t)0xb5a8, (q15_t)0x6823, (q15_t)0xb594, (q15_t)0x6815, (q15_t)0xb57f, (q15_t)0x6806, (q15_t)0xb56b,
+  (q15_t)0x67f7, (q15_t)0xb557, (q15_t)0x67e9, (q15_t)0xb542, (q15_t)0x67da, (q15_t)0xb52e, (q15_t)0x67cb, (q15_t)0xb519,
+  (q15_t)0x67bd, (q15_t)0xb505, (q15_t)0x67ae, (q15_t)0xb4f1, (q15_t)0x679f, (q15_t)0xb4dc, (q15_t)0x6790, (q15_t)0xb4c8,
+  (q15_t)0x6782, (q15_t)0xb4b4, (q15_t)0x6773, (q15_t)0xb49f, (q15_t)0x6764, (q15_t)0xb48b, (q15_t)0x6755, (q15_t)0xb477,
+  (q15_t)0x6746, (q15_t)0xb462, (q15_t)0x6737, (q15_t)0xb44e, (q15_t)0x6729, (q15_t)0xb43a, (q15_t)0x671a, (q15_t)0xb426,
+  (q15_t)0x670b, (q15_t)0xb411, (q15_t)0x66fc, (q15_t)0xb3fd, (q15_t)0x66ed, (q15_t)0xb3e9, (q15_t)0x66de, (q15_t)0xb3d5,
+  (q15_t)0x66cf, (q15_t)0xb3c1, (q15_t)0x66c0, (q15_t)0xb3ac, (q15_t)0x66b1, (q15_t)0xb398, (q15_t)0x66a2, (q15_t)0xb384,
+  (q15_t)0x6693, (q15_t)0xb370, (q15_t)0x6684, (q15_t)0xb35c, (q15_t)0x6675, (q15_t)0xb348, (q15_t)0x6666, (q15_t)0xb334,
+  (q15_t)0x6657, (q15_t)0xb31f, (q15_t)0x6648, (q15_t)0xb30b, (q15_t)0x6639, (q15_t)0xb2f7, (q15_t)0x6629, (q15_t)0xb2e3,
+  (q15_t)0x661a, (q15_t)0xb2cf, (q15_t)0x660b, (q15_t)0xb2bb, (q15_t)0x65fc, (q15_t)0xb2a7, (q15_t)0x65ed, (q15_t)0xb293,
+  (q15_t)0x65dd, (q15_t)0xb27f, (q15_t)0x65ce, (q15_t)0xb26b, (q15_t)0x65bf, (q15_t)0xb257, (q15_t)0x65b0, (q15_t)0xb243,
+  (q15_t)0x65a0, (q15_t)0xb22f, (q15_t)0x6591, (q15_t)0xb21b, (q15_t)0x6582, (q15_t)0xb207, (q15_t)0x6573, (q15_t)0xb1f3,
+  (q15_t)0x6563, (q15_t)0xb1df, (q15_t)0x6554, (q15_t)0xb1cc, (q15_t)0x6545, (q15_t)0xb1b8, (q15_t)0x6535, (q15_t)0xb1a4,
+  (q15_t)0x6526, (q15_t)0xb190, (q15_t)0x6516, (q15_t)0xb17c, (q15_t)0x6507, (q15_t)0xb168, (q15_t)0x64f7, (q15_t)0xb154,
+  (q15_t)0x64e8, (q15_t)0xb141, (q15_t)0x64d9, (q15_t)0xb12d, (q15_t)0x64c9, (q15_t)0xb119, (q15_t)0x64ba, (q15_t)0xb105,
+  (q15_t)0x64aa, (q15_t)0xb0f1, (q15_t)0x649b, (q15_t)0xb0de, (q15_t)0x648b, (q15_t)0xb0ca, (q15_t)0x647b, (q15_t)0xb0b6,
+  (q15_t)0x646c, (q15_t)0xb0a2, (q15_t)0x645c, (q15_t)0xb08f, (q15_t)0x644d, (q15_t)0xb07b, (q15_t)0x643d, (q15_t)0xb067,
+  (q15_t)0x642d, (q15_t)0xb054, (q15_t)0x641e, (q15_t)0xb040, (q15_t)0x640e, (q15_t)0xb02c, (q15_t)0x63fe, (q15_t)0xb019,
+  (q15_t)0x63ef, (q15_t)0xb005, (q15_t)0x63df, (q15_t)0xaff1, (q15_t)0x63cf, (q15_t)0xafde, (q15_t)0x63c0, (q15_t)0xafca,
+  (q15_t)0x63b0, (q15_t)0xafb7, (q15_t)0x63a0, (q15_t)0xafa3, (q15_t)0x6390, (q15_t)0xaf90, (q15_t)0x6380, (q15_t)0xaf7c,
+  (q15_t)0x6371, (q15_t)0xaf69, (q15_t)0x6361, (q15_t)0xaf55, (q15_t)0x6351, (q15_t)0xaf41, (q15_t)0x6341, (q15_t)0xaf2e,
+  (q15_t)0x6331, (q15_t)0xaf1b, (q15_t)0x6321, (q15_t)0xaf07, (q15_t)0x6311, (q15_t)0xaef4, (q15_t)0x6301, (q15_t)0xaee0,
+  (q15_t)0x62f2, (q15_t)0xaecd, (q15_t)0x62e2, (q15_t)0xaeb9, (q15_t)0x62d2, (q15_t)0xaea6, (q15_t)0x62c2, (q15_t)0xae92,
+  (q15_t)0x62b2, (q15_t)0xae7f, (q15_t)0x62a2, (q15_t)0xae6c, (q15_t)0x6292, (q15_t)0xae58, (q15_t)0x6282, (q15_t)0xae45,
+  (q15_t)0x6271, (q15_t)0xae32, (q15_t)0x6261, (q15_t)0xae1e, (q15_t)0x6251, (q15_t)0xae0b, (q15_t)0x6241, (q15_t)0xadf8,
+  (q15_t)0x6231, (q15_t)0xade4, (q15_t)0x6221, (q15_t)0xadd1, (q15_t)0x6211, (q15_t)0xadbe, (q15_t)0x6201, (q15_t)0xadab,
+  (q15_t)0x61f1, (q15_t)0xad97, (q15_t)0x61e0, (q15_t)0xad84, (q15_t)0x61d0, (q15_t)0xad71, (q15_t)0x61c0, (q15_t)0xad5e,
+  (q15_t)0x61b0, (q15_t)0xad4b, (q15_t)0x619f, (q15_t)0xad37, (q15_t)0x618f, (q15_t)0xad24, (q15_t)0x617f, (q15_t)0xad11,
+  (q15_t)0x616f, (q15_t)0xacfe, (q15_t)0x615e, (q15_t)0xaceb, (q15_t)0x614e, (q15_t)0xacd8, (q15_t)0x613e, (q15_t)0xacc5,
+  (q15_t)0x612d, (q15_t)0xacb2, (q15_t)0x611d, (q15_t)0xac9e, (q15_t)0x610d, (q15_t)0xac8b, (q15_t)0x60fc, (q15_t)0xac78,
+  (q15_t)0x60ec, (q15_t)0xac65, (q15_t)0x60db, (q15_t)0xac52, (q15_t)0x60cb, (q15_t)0xac3f, (q15_t)0x60ba, (q15_t)0xac2c,
+  (q15_t)0x60aa, (q15_t)0xac19, (q15_t)0x6099, (q15_t)0xac06, (q15_t)0x6089, (q15_t)0xabf3, (q15_t)0x6078, (q15_t)0xabe0,
+  (q15_t)0x6068, (q15_t)0xabcd, (q15_t)0x6057, (q15_t)0xabbb, (q15_t)0x6047, (q15_t)0xaba8, (q15_t)0x6036, (q15_t)0xab95,
+  (q15_t)0x6026, (q15_t)0xab82, (q15_t)0x6015, (q15_t)0xab6f, (q15_t)0x6004, (q15_t)0xab5c, (q15_t)0x5ff4, (q15_t)0xab49,
+  (q15_t)0x5fe3, (q15_t)0xab36, (q15_t)0x5fd3, (q15_t)0xab24, (q15_t)0x5fc2, (q15_t)0xab11, (q15_t)0x5fb1, (q15_t)0xaafe,
+  (q15_t)0x5fa0, (q15_t)0xaaeb, (q15_t)0x5f90, (q15_t)0xaad8, (q15_t)0x5f7f, (q15_t)0xaac6, (q15_t)0x5f6e, (q15_t)0xaab3,
+  (q15_t)0x5f5e, (q15_t)0xaaa0, (q15_t)0x5f4d, (q15_t)0xaa8e, (q15_t)0x5f3c, (q15_t)0xaa7b, (q15_t)0x5f2b, (q15_t)0xaa68,
+  (q15_t)0x5f1a, (q15_t)0xaa55, (q15_t)0x5f0a, (q15_t)0xaa43, (q15_t)0x5ef9, (q15_t)0xaa30, (q15_t)0x5ee8, (q15_t)0xaa1d,
+  (q15_t)0x5ed7, (q15_t)0xaa0b, (q15_t)0x5ec6, (q15_t)0xa9f8, (q15_t)0x5eb5, (q15_t)0xa9e6, (q15_t)0x5ea4, (q15_t)0xa9d3,
+  (q15_t)0x5e93, (q15_t)0xa9c0, (q15_t)0x5e82, (q15_t)0xa9ae, (q15_t)0x5e71, (q15_t)0xa99b, (q15_t)0x5e60, (q15_t)0xa989,
+  (q15_t)0x5e50, (q15_t)0xa976, (q15_t)0x5e3f, (q15_t)0xa964, (q15_t)0x5e2d, (q15_t)0xa951, (q15_t)0x5e1c, (q15_t)0xa93f,
+  (q15_t)0x5e0b, (q15_t)0xa92c, (q15_t)0x5dfa, (q15_t)0xa91a, (q15_t)0x5de9, (q15_t)0xa907, (q15_t)0x5dd8, (q15_t)0xa8f5,
+  (q15_t)0x5dc7, (q15_t)0xa8e3, (q15_t)0x5db6, (q15_t)0xa8d0, (q15_t)0x5da5, (q15_t)0xa8be, (q15_t)0x5d94, (q15_t)0xa8ab,
+  (q15_t)0x5d83, (q15_t)0xa899, (q15_t)0x5d71, (q15_t)0xa887, (q15_t)0x5d60, (q15_t)0xa874, (q15_t)0x5d4f, (q15_t)0xa862,
+  (q15_t)0x5d3e, (q15_t)0xa850, (q15_t)0x5d2d, (q15_t)0xa83d, (q15_t)0x5d1b, (q15_t)0xa82b, (q15_t)0x5d0a, (q15_t)0xa819,
+  (q15_t)0x5cf9, (q15_t)0xa807, (q15_t)0x5ce8, (q15_t)0xa7f4, (q15_t)0x5cd6, (q15_t)0xa7e2, (q15_t)0x5cc5, (q15_t)0xa7d0,
+  (q15_t)0x5cb4, (q15_t)0xa7be, (q15_t)0x5ca2, (q15_t)0xa7ab, (q15_t)0x5c91, (q15_t)0xa799, (q15_t)0x5c80, (q15_t)0xa787,
+  (q15_t)0x5c6e, (q15_t)0xa775, (q15_t)0x5c5d, (q15_t)0xa763, (q15_t)0x5c4b, (q15_t)0xa751, (q15_t)0x5c3a, (q15_t)0xa73f,
+  (q15_t)0x5c29, (q15_t)0xa72c, (q15_t)0x5c17, (q15_t)0xa71a, (q15_t)0x5c06, (q15_t)0xa708, (q15_t)0x5bf4, (q15_t)0xa6f6,
+  (q15_t)0x5be3, (q15_t)0xa6e4, (q15_t)0x5bd1, (q15_t)0xa6d2, (q15_t)0x5bc0, (q15_t)0xa6c0, (q15_t)0x5bae, (q15_t)0xa6ae,
+  (q15_t)0x5b9d, (q15_t)0xa69c, (q15_t)0x5b8b, (q15_t)0xa68a, (q15_t)0x5b79, (q15_t)0xa678, (q15_t)0x5b68, (q15_t)0xa666,
+  (q15_t)0x5b56, (q15_t)0xa654, (q15_t)0x5b45, (q15_t)0xa642, (q15_t)0x5b33, (q15_t)0xa630, (q15_t)0x5b21, (q15_t)0xa61f,
+  (q15_t)0x5b10, (q15_t)0xa60d, (q15_t)0x5afe, (q15_t)0xa5fb, (q15_t)0x5aec, (q15_t)0xa5e9, (q15_t)0x5adb, (q15_t)0xa5d7,
+  (q15_t)0x5ac9, (q15_t)0xa5c5, (q15_t)0x5ab7, (q15_t)0xa5b3, (q15_t)0x5aa5, (q15_t)0xa5a2, (q15_t)0x5a94, (q15_t)0xa590,
+  (q15_t)0x5a82, (q15_t)0xa57e, (q15_t)0x5a70, (q15_t)0xa56c, (q15_t)0x5a5e, (q15_t)0xa55b, (q15_t)0x5a4d, (q15_t)0xa549,
+  (q15_t)0x5a3b, (q15_t)0xa537, (q15_t)0x5a29, (q15_t)0xa525, (q15_t)0x5a17, (q15_t)0xa514, (q15_t)0x5a05, (q15_t)0xa502,
+  (q15_t)0x59f3, (q15_t)0xa4f0, (q15_t)0x59e1, (q15_t)0xa4df, (q15_t)0x59d0, (q15_t)0xa4cd, (q15_t)0x59be, (q15_t)0xa4bb,
+  (q15_t)0x59ac, (q15_t)0xa4aa, (q15_t)0x599a, (q15_t)0xa498, (q15_t)0x5988, (q15_t)0xa487, (q15_t)0x5976, (q15_t)0xa475,
+  (q15_t)0x5964, (q15_t)0xa463, (q15_t)0x5952, (q15_t)0xa452, (q15_t)0x5940, (q15_t)0xa440, (q15_t)0x592e, (q15_t)0xa42f,
+  (q15_t)0x591c, (q15_t)0xa41d, (q15_t)0x590a, (q15_t)0xa40c, (q15_t)0x58f8, (q15_t)0xa3fa, (q15_t)0x58e6, (q15_t)0xa3e9,
+  (q15_t)0x58d4, (q15_t)0xa3d7, (q15_t)0x58c1, (q15_t)0xa3c6, (q15_t)0x58af, (q15_t)0xa3b5, (q15_t)0x589d, (q15_t)0xa3a3,
+  (q15_t)0x588b, (q15_t)0xa392, (q15_t)0x5879, (q15_t)0xa380, (q15_t)0x5867, (q15_t)0xa36f, (q15_t)0x5855, (q15_t)0xa35e,
+  (q15_t)0x5842, (q15_t)0xa34c, (q15_t)0x5830, (q15_t)0xa33b, (q15_t)0x581e, (q15_t)0xa32a, (q15_t)0x580c, (q15_t)0xa318,
+  (q15_t)0x57f9, (q15_t)0xa307, (q15_t)0x57e7, (q15_t)0xa2f6, (q15_t)0x57d5, (q15_t)0xa2e5, (q15_t)0x57c3, (q15_t)0xa2d3,
+  (q15_t)0x57b0, (q15_t)0xa2c2, (q15_t)0x579e, (q15_t)0xa2b1, (q15_t)0x578c, (q15_t)0xa2a0, (q15_t)0x5779, (q15_t)0xa28f,
+  (q15_t)0x5767, (q15_t)0xa27d, (q15_t)0x5755, (q15_t)0xa26c, (q15_t)0x5742, (q15_t)0xa25b, (q15_t)0x5730, (q15_t)0xa24a,
+  (q15_t)0x571d, (q15_t)0xa239, (q15_t)0x570b, (q15_t)0xa228, (q15_t)0x56f9, (q15_t)0xa217, (q15_t)0x56e6, (q15_t)0xa206,
+  (q15_t)0x56d4, (q15_t)0xa1f5, (q15_t)0x56c1, (q15_t)0xa1e4, (q15_t)0x56af, (q15_t)0xa1d3, (q15_t)0x569c, (q15_t)0xa1c1,
+  (q15_t)0x568a, (q15_t)0xa1b0, (q15_t)0x5677, (q15_t)0xa1a0, (q15_t)0x5665, (q15_t)0xa18f, (q15_t)0x5652, (q15_t)0xa17e,
+  (q15_t)0x5640, (q15_t)0xa16d, (q15_t)0x562d, (q15_t)0xa15c, (q15_t)0x561a, (q15_t)0xa14b, (q15_t)0x5608, (q15_t)0xa13a,
+  (q15_t)0x55f5, (q15_t)0xa129, (q15_t)0x55e3, (q15_t)0xa118, (q15_t)0x55d0, (q15_t)0xa107, (q15_t)0x55bd, (q15_t)0xa0f6,
+  (q15_t)0x55ab, (q15_t)0xa0e6, (q15_t)0x5598, (q15_t)0xa0d5, (q15_t)0x5585, (q15_t)0xa0c4, (q15_t)0x5572, (q15_t)0xa0b3,
+  (q15_t)0x5560, (q15_t)0xa0a2, (q15_t)0x554d, (q15_t)0xa092, (q15_t)0x553a, (q15_t)0xa081, (q15_t)0x5528, (q15_t)0xa070,
+  (q15_t)0x5515, (q15_t)0xa060, (q15_t)0x5502, (q15_t)0xa04f, (q15_t)0x54ef, (q15_t)0xa03e, (q15_t)0x54dc, (q15_t)0xa02d,
+  (q15_t)0x54ca, (q15_t)0xa01d, (q15_t)0x54b7, (q15_t)0xa00c, (q15_t)0x54a4, (q15_t)0x9ffc, (q15_t)0x5491, (q15_t)0x9feb,
+  (q15_t)0x547e, (q15_t)0x9fda, (q15_t)0x546b, (q15_t)0x9fca, (q15_t)0x5458, (q15_t)0x9fb9, (q15_t)0x5445, (q15_t)0x9fa9,
+  (q15_t)0x5433, (q15_t)0x9f98, (q15_t)0x5420, (q15_t)0x9f88, (q15_t)0x540d, (q15_t)0x9f77, (q15_t)0x53fa, (q15_t)0x9f67,
+  (q15_t)0x53e7, (q15_t)0x9f56, (q15_t)0x53d4, (q15_t)0x9f46, (q15_t)0x53c1, (q15_t)0x9f35, (q15_t)0x53ae, (q15_t)0x9f25,
+  (q15_t)0x539b, (q15_t)0x9f14, (q15_t)0x5388, (q15_t)0x9f04, (q15_t)0x5375, (q15_t)0x9ef3, (q15_t)0x5362, (q15_t)0x9ee3,
+  (q15_t)0x534e, (q15_t)0x9ed3, (q15_t)0x533b, (q15_t)0x9ec2, (q15_t)0x5328, (q15_t)0x9eb2, (q15_t)0x5315, (q15_t)0x9ea2,
+  (q15_t)0x5302, (q15_t)0x9e91, (q15_t)0x52ef, (q15_t)0x9e81, (q15_t)0x52dc, (q15_t)0x9e71, (q15_t)0x52c9, (q15_t)0x9e61,
+  (q15_t)0x52b5, (q15_t)0x9e50, (q15_t)0x52a2, (q15_t)0x9e40, (q15_t)0x528f, (q15_t)0x9e30, (q15_t)0x527c, (q15_t)0x9e20,
+  (q15_t)0x5269, (q15_t)0x9e0f, (q15_t)0x5255, (q15_t)0x9dff, (q15_t)0x5242, (q15_t)0x9def, (q15_t)0x522f, (q15_t)0x9ddf,
+  (q15_t)0x521c, (q15_t)0x9dcf, (q15_t)0x5208, (q15_t)0x9dbf, (q15_t)0x51f5, (q15_t)0x9daf, (q15_t)0x51e2, (q15_t)0x9d9f,
+  (q15_t)0x51ce, (q15_t)0x9d8f, (q15_t)0x51bb, (q15_t)0x9d7e, (q15_t)0x51a8, (q15_t)0x9d6e, (q15_t)0x5194, (q15_t)0x9d5e,
+  (q15_t)0x5181, (q15_t)0x9d4e, (q15_t)0x516e, (q15_t)0x9d3e, (q15_t)0x515a, (q15_t)0x9d2e, (q15_t)0x5147, (q15_t)0x9d1e,
+  (q15_t)0x5133, (q15_t)0x9d0e, (q15_t)0x5120, (q15_t)0x9cff, (q15_t)0x510c, (q15_t)0x9cef, (q15_t)0x50f9, (q15_t)0x9cdf,
+  (q15_t)0x50e5, (q15_t)0x9ccf, (q15_t)0x50d2, (q15_t)0x9cbf, (q15_t)0x50bf, (q15_t)0x9caf, (q15_t)0x50ab, (q15_t)0x9c9f,
+  (q15_t)0x5097, (q15_t)0x9c8f, (q15_t)0x5084, (q15_t)0x9c80, (q15_t)0x5070, (q15_t)0x9c70, (q15_t)0x505d, (q15_t)0x9c60,
+  (q15_t)0x5049, (q15_t)0x9c50, (q15_t)0x5036, (q15_t)0x9c40, (q15_t)0x5022, (q15_t)0x9c31, (q15_t)0x500f, (q15_t)0x9c21,
+  (q15_t)0x4ffb, (q15_t)0x9c11, (q15_t)0x4fe7, (q15_t)0x9c02, (q15_t)0x4fd4, (q15_t)0x9bf2, (q15_t)0x4fc0, (q15_t)0x9be2,
+  (q15_t)0x4fac, (q15_t)0x9bd3, (q15_t)0x4f99, (q15_t)0x9bc3, (q15_t)0x4f85, (q15_t)0x9bb3, (q15_t)0x4f71, (q15_t)0x9ba4,
+  (q15_t)0x4f5e, (q15_t)0x9b94, (q15_t)0x4f4a, (q15_t)0x9b85, (q15_t)0x4f36, (q15_t)0x9b75, (q15_t)0x4f22, (q15_t)0x9b65,
+  (q15_t)0x4f0f, (q15_t)0x9b56, (q15_t)0x4efb, (q15_t)0x9b46, (q15_t)0x4ee7, (q15_t)0x9b37, (q15_t)0x4ed3, (q15_t)0x9b27,
+  (q15_t)0x4ebf, (q15_t)0x9b18, (q15_t)0x4eac, (q15_t)0x9b09, (q15_t)0x4e98, (q15_t)0x9af9, (q15_t)0x4e84, (q15_t)0x9aea,
+  (q15_t)0x4e70, (q15_t)0x9ada, (q15_t)0x4e5c, (q15_t)0x9acb, (q15_t)0x4e48, (q15_t)0x9abb, (q15_t)0x4e34, (q15_t)0x9aac,
+  (q15_t)0x4e21, (q15_t)0x9a9d, (q15_t)0x4e0d, (q15_t)0x9a8d, (q15_t)0x4df9, (q15_t)0x9a7e, (q15_t)0x4de5, (q15_t)0x9a6f,
+  (q15_t)0x4dd1, (q15_t)0x9a60, (q15_t)0x4dbd, (q15_t)0x9a50, (q15_t)0x4da9, (q15_t)0x9a41, (q15_t)0x4d95, (q15_t)0x9a32,
+  (q15_t)0x4d81, (q15_t)0x9a23, (q15_t)0x4d6d, (q15_t)0x9a13, (q15_t)0x4d59, (q15_t)0x9a04, (q15_t)0x4d45, (q15_t)0x99f5,
+  (q15_t)0x4d31, (q15_t)0x99e6, (q15_t)0x4d1d, (q15_t)0x99d7, (q15_t)0x4d09, (q15_t)0x99c7, (q15_t)0x4cf5, (q15_t)0x99b8,
+  (q15_t)0x4ce1, (q15_t)0x99a9, (q15_t)0x4ccc, (q15_t)0x999a, (q15_t)0x4cb8, (q15_t)0x998b, (q15_t)0x4ca4, (q15_t)0x997c,
+  (q15_t)0x4c90, (q15_t)0x996d, (q15_t)0x4c7c, (q15_t)0x995e, (q15_t)0x4c68, (q15_t)0x994f, (q15_t)0x4c54, (q15_t)0x9940,
+  (q15_t)0x4c3f, (q15_t)0x9931, (q15_t)0x4c2b, (q15_t)0x9922, (q15_t)0x4c17, (q15_t)0x9913, (q15_t)0x4c03, (q15_t)0x9904,
+  (q15_t)0x4bef, (q15_t)0x98f5, (q15_t)0x4bda, (q15_t)0x98e6, (q15_t)0x4bc6, (q15_t)0x98d7, (q15_t)0x4bb2, (q15_t)0x98c9,
+  (q15_t)0x4b9e, (q15_t)0x98ba, (q15_t)0x4b89, (q15_t)0x98ab, (q15_t)0x4b75, (q15_t)0x989c, (q15_t)0x4b61, (q15_t)0x988d,
+  (q15_t)0x4b4c, (q15_t)0x987e, (q15_t)0x4b38, (q15_t)0x9870, (q15_t)0x4b24, (q15_t)0x9861, (q15_t)0x4b0f, (q15_t)0x9852,
+  (q15_t)0x4afb, (q15_t)0x9843, (q15_t)0x4ae7, (q15_t)0x9835, (q15_t)0x4ad2, (q15_t)0x9826, (q15_t)0x4abe, (q15_t)0x9817,
+  (q15_t)0x4aa9, (q15_t)0x9809, (q15_t)0x4a95, (q15_t)0x97fa, (q15_t)0x4a81, (q15_t)0x97eb, (q15_t)0x4a6c, (q15_t)0x97dd,
+  (q15_t)0x4a58, (q15_t)0x97ce, (q15_t)0x4a43, (q15_t)0x97c0, (q15_t)0x4a2f, (q15_t)0x97b1, (q15_t)0x4a1a, (q15_t)0x97a2,
+  (q15_t)0x4a06, (q15_t)0x9794, (q15_t)0x49f1, (q15_t)0x9785, (q15_t)0x49dd, (q15_t)0x9777, (q15_t)0x49c8, (q15_t)0x9768,
+  (q15_t)0x49b4, (q15_t)0x975a, (q15_t)0x499f, (q15_t)0x974b, (q15_t)0x498a, (q15_t)0x973d, (q15_t)0x4976, (q15_t)0x972f,
+  (q15_t)0x4961, (q15_t)0x9720, (q15_t)0x494d, (q15_t)0x9712, (q15_t)0x4938, (q15_t)0x9703, (q15_t)0x4923, (q15_t)0x96f5,
+  (q15_t)0x490f, (q15_t)0x96e7, (q15_t)0x48fa, (q15_t)0x96d8, (q15_t)0x48e6, (q15_t)0x96ca, (q15_t)0x48d1, (q15_t)0x96bc,
+  (q15_t)0x48bc, (q15_t)0x96ad, (q15_t)0x48a8, (q15_t)0x969f, (q15_t)0x4893, (q15_t)0x9691, (q15_t)0x487e, (q15_t)0x9683,
+  (q15_t)0x4869, (q15_t)0x9674, (q15_t)0x4855, (q15_t)0x9666, (q15_t)0x4840, (q15_t)0x9658, (q15_t)0x482b, (q15_t)0x964a,
+  (q15_t)0x4816, (q15_t)0x963c, (q15_t)0x4802, (q15_t)0x962d, (q15_t)0x47ed, (q15_t)0x961f, (q15_t)0x47d8, (q15_t)0x9611,
+  (q15_t)0x47c3, (q15_t)0x9603, (q15_t)0x47ae, (q15_t)0x95f5, (q15_t)0x479a, (q15_t)0x95e7, (q15_t)0x4785, (q15_t)0x95d9,
+  (q15_t)0x4770, (q15_t)0x95cb, (q15_t)0x475b, (q15_t)0x95bd, (q15_t)0x4746, (q15_t)0x95af, (q15_t)0x4731, (q15_t)0x95a1,
+  (q15_t)0x471c, (q15_t)0x9593, (q15_t)0x4708, (q15_t)0x9585, (q15_t)0x46f3, (q15_t)0x9577, (q15_t)0x46de, (q15_t)0x9569,
+  (q15_t)0x46c9, (q15_t)0x955b, (q15_t)0x46b4, (q15_t)0x954d, (q15_t)0x469f, (q15_t)0x953f, (q15_t)0x468a, (q15_t)0x9532,
+  (q15_t)0x4675, (q15_t)0x9524, (q15_t)0x4660, (q15_t)0x9516, (q15_t)0x464b, (q15_t)0x9508, (q15_t)0x4636, (q15_t)0x94fa,
+  (q15_t)0x4621, (q15_t)0x94ed, (q15_t)0x460c, (q15_t)0x94df, (q15_t)0x45f7, (q15_t)0x94d1, (q15_t)0x45e2, (q15_t)0x94c3,
+  (q15_t)0x45cd, (q15_t)0x94b6, (q15_t)0x45b8, (q15_t)0x94a8, (q15_t)0x45a3, (q15_t)0x949a, (q15_t)0x458d, (q15_t)0x948d,
+  (q15_t)0x4578, (q15_t)0x947f, (q15_t)0x4563, (q15_t)0x9471, (q15_t)0x454e, (q15_t)0x9464, (q15_t)0x4539, (q15_t)0x9456,
+  (q15_t)0x4524, (q15_t)0x9448, (q15_t)0x450f, (q15_t)0x943b, (q15_t)0x44fa, (q15_t)0x942d, (q15_t)0x44e4, (q15_t)0x9420,
+  (q15_t)0x44cf, (q15_t)0x9412, (q15_t)0x44ba, (q15_t)0x9405, (q15_t)0x44a5, (q15_t)0x93f7, (q15_t)0x4490, (q15_t)0x93ea,
+  (q15_t)0x447a, (q15_t)0x93dc, (q15_t)0x4465, (q15_t)0x93cf, (q15_t)0x4450, (q15_t)0x93c1, (q15_t)0x443b, (q15_t)0x93b4,
+  (q15_t)0x4425, (q15_t)0x93a7, (q15_t)0x4410, (q15_t)0x9399, (q15_t)0x43fb, (q15_t)0x938c, (q15_t)0x43e5, (q15_t)0x937f,
+  (q15_t)0x43d0, (q15_t)0x9371, (q15_t)0x43bb, (q15_t)0x9364, (q15_t)0x43a5, (q15_t)0x9357, (q15_t)0x4390, (q15_t)0x9349,
+  (q15_t)0x437b, (q15_t)0x933c, (q15_t)0x4365, (q15_t)0x932f, (q15_t)0x4350, (q15_t)0x9322, (q15_t)0x433b, (q15_t)0x9314,
+  (q15_t)0x4325, (q15_t)0x9307, (q15_t)0x4310, (q15_t)0x92fa, (q15_t)0x42fa, (q15_t)0x92ed, (q15_t)0x42e5, (q15_t)0x92e0,
+  (q15_t)0x42d0, (q15_t)0x92d3, (q15_t)0x42ba, (q15_t)0x92c6, (q15_t)0x42a5, (q15_t)0x92b8, (q15_t)0x428f, (q15_t)0x92ab,
+  (q15_t)0x427a, (q15_t)0x929e, (q15_t)0x4264, (q15_t)0x9291, (q15_t)0x424f, (q15_t)0x9284, (q15_t)0x4239, (q15_t)0x9277,
+  (q15_t)0x4224, (q15_t)0x926a, (q15_t)0x420e, (q15_t)0x925d, (q15_t)0x41f9, (q15_t)0x9250, (q15_t)0x41e3, (q15_t)0x9243,
+  (q15_t)0x41ce, (q15_t)0x9236, (q15_t)0x41b8, (q15_t)0x922a, (q15_t)0x41a2, (q15_t)0x921d, (q15_t)0x418d, (q15_t)0x9210,
+  (q15_t)0x4177, (q15_t)0x9203, (q15_t)0x4162, (q15_t)0x91f6, (q15_t)0x414c, (q15_t)0x91e9, (q15_t)0x4136, (q15_t)0x91dc,
+  (q15_t)0x4121, (q15_t)0x91d0, (q15_t)0x410b, (q15_t)0x91c3, (q15_t)0x40f6, (q15_t)0x91b6, (q15_t)0x40e0, (q15_t)0x91a9,
+  (q15_t)0x40ca, (q15_t)0x919d, (q15_t)0x40b5, (q15_t)0x9190, (q15_t)0x409f, (q15_t)0x9183, (q15_t)0x4089, (q15_t)0x9177,
+  (q15_t)0x4073, (q15_t)0x916a, (q15_t)0x405e, (q15_t)0x915d, (q15_t)0x4048, (q15_t)0x9151, (q15_t)0x4032, (q15_t)0x9144,
+  (q15_t)0x401d, (q15_t)0x9137, (q15_t)0x4007, (q15_t)0x912b, (q15_t)0x3ff1, (q15_t)0x911e, (q15_t)0x3fdb, (q15_t)0x9112,
+  (q15_t)0x3fc5, (q15_t)0x9105, (q15_t)0x3fb0, (q15_t)0x90f9, (q15_t)0x3f9a, (q15_t)0x90ec, (q15_t)0x3f84, (q15_t)0x90e0,
+  (q15_t)0x3f6e, (q15_t)0x90d3, (q15_t)0x3f58, (q15_t)0x90c7, (q15_t)0x3f43, (q15_t)0x90ba, (q15_t)0x3f2d, (q15_t)0x90ae,
+  (q15_t)0x3f17, (q15_t)0x90a1, (q15_t)0x3f01, (q15_t)0x9095, (q15_t)0x3eeb, (q15_t)0x9089, (q15_t)0x3ed5, (q15_t)0x907c,
+  (q15_t)0x3ebf, (q15_t)0x9070, (q15_t)0x3ea9, (q15_t)0x9064, (q15_t)0x3e93, (q15_t)0x9057, (q15_t)0x3e7d, (q15_t)0x904b,
+  (q15_t)0x3e68, (q15_t)0x903f, (q15_t)0x3e52, (q15_t)0x9033, (q15_t)0x3e3c, (q15_t)0x9026, (q15_t)0x3e26, (q15_t)0x901a,
+  (q15_t)0x3e10, (q15_t)0x900e, (q15_t)0x3dfa, (q15_t)0x9002, (q15_t)0x3de4, (q15_t)0x8ff6, (q15_t)0x3dce, (q15_t)0x8fea,
+  (q15_t)0x3db8, (q15_t)0x8fdd, (q15_t)0x3da2, (q15_t)0x8fd1, (q15_t)0x3d8c, (q15_t)0x8fc5, (q15_t)0x3d76, (q15_t)0x8fb9,
+  (q15_t)0x3d60, (q15_t)0x8fad, (q15_t)0x3d49, (q15_t)0x8fa1, (q15_t)0x3d33, (q15_t)0x8f95, (q15_t)0x3d1d, (q15_t)0x8f89,
+  (q15_t)0x3d07, (q15_t)0x8f7d, (q15_t)0x3cf1, (q15_t)0x8f71, (q15_t)0x3cdb, (q15_t)0x8f65, (q15_t)0x3cc5, (q15_t)0x8f59,
+  (q15_t)0x3caf, (q15_t)0x8f4d, (q15_t)0x3c99, (q15_t)0x8f41, (q15_t)0x3c83, (q15_t)0x8f35, (q15_t)0x3c6c, (q15_t)0x8f2a,
+  (q15_t)0x3c56, (q15_t)0x8f1e, (q15_t)0x3c40, (q15_t)0x8f12, (q15_t)0x3c2a, (q15_t)0x8f06, (q15_t)0x3c14, (q15_t)0x8efa,
+  (q15_t)0x3bfd, (q15_t)0x8eee, (q15_t)0x3be7, (q15_t)0x8ee3, (q15_t)0x3bd1, (q15_t)0x8ed7, (q15_t)0x3bbb, (q15_t)0x8ecb,
+  (q15_t)0x3ba5, (q15_t)0x8ebf, (q15_t)0x3b8e, (q15_t)0x8eb4, (q15_t)0x3b78, (q15_t)0x8ea8, (q15_t)0x3b62, (q15_t)0x8e9c,
+  (q15_t)0x3b4c, (q15_t)0x8e91, (q15_t)0x3b35, (q15_t)0x8e85, (q15_t)0x3b1f, (q15_t)0x8e7a, (q15_t)0x3b09, (q15_t)0x8e6e,
+  (q15_t)0x3af2, (q15_t)0x8e62, (q15_t)0x3adc, (q15_t)0x8e57, (q15_t)0x3ac6, (q15_t)0x8e4b, (q15_t)0x3aaf, (q15_t)0x8e40,
+  (q15_t)0x3a99, (q15_t)0x8e34, (q15_t)0x3a83, (q15_t)0x8e29, (q15_t)0x3a6c, (q15_t)0x8e1d, (q15_t)0x3a56, (q15_t)0x8e12,
+  (q15_t)0x3a40, (q15_t)0x8e06, (q15_t)0x3a29, (q15_t)0x8dfb, (q15_t)0x3a13, (q15_t)0x8def, (q15_t)0x39fd, (q15_t)0x8de4,
+  (q15_t)0x39e6, (q15_t)0x8dd9, (q15_t)0x39d0, (q15_t)0x8dcd, (q15_t)0x39b9, (q15_t)0x8dc2, (q15_t)0x39a3, (q15_t)0x8db7,
+  (q15_t)0x398c, (q15_t)0x8dab, (q15_t)0x3976, (q15_t)0x8da0, (q15_t)0x395f, (q15_t)0x8d95, (q15_t)0x3949, (q15_t)0x8d8a,
+  (q15_t)0x3932, (q15_t)0x8d7e, (q15_t)0x391c, (q15_t)0x8d73, (q15_t)0x3906, (q15_t)0x8d68, (q15_t)0x38ef, (q15_t)0x8d5d,
+  (q15_t)0x38d8, (q15_t)0x8d51, (q15_t)0x38c2, (q15_t)0x8d46, (q15_t)0x38ab, (q15_t)0x8d3b, (q15_t)0x3895, (q15_t)0x8d30,
+  (q15_t)0x387e, (q15_t)0x8d25, (q15_t)0x3868, (q15_t)0x8d1a, (q15_t)0x3851, (q15_t)0x8d0f, (q15_t)0x383b, (q15_t)0x8d04,
+  (q15_t)0x3824, (q15_t)0x8cf9, (q15_t)0x380d, (q15_t)0x8cee, (q15_t)0x37f7, (q15_t)0x8ce3, (q15_t)0x37e0, (q15_t)0x8cd8,
+  (q15_t)0x37ca, (q15_t)0x8ccd, (q15_t)0x37b3, (q15_t)0x8cc2, (q15_t)0x379c, (q15_t)0x8cb7, (q15_t)0x3786, (q15_t)0x8cac,
+  (q15_t)0x376f, (q15_t)0x8ca1, (q15_t)0x3758, (q15_t)0x8c96, (q15_t)0x3742, (q15_t)0x8c8b, (q15_t)0x372b, (q15_t)0x8c81,
+  (q15_t)0x3714, (q15_t)0x8c76, (q15_t)0x36fe, (q15_t)0x8c6b, (q15_t)0x36e7, (q15_t)0x8c60, (q15_t)0x36d0, (q15_t)0x8c55,
+  (q15_t)0x36ba, (q15_t)0x8c4b, (q15_t)0x36a3, (q15_t)0x8c40, (q15_t)0x368c, (q15_t)0x8c35, (q15_t)0x3675, (q15_t)0x8c2a,
+  (q15_t)0x365f, (q15_t)0x8c20, (q15_t)0x3648, (q15_t)0x8c15, (q15_t)0x3631, (q15_t)0x8c0a, (q15_t)0x361a, (q15_t)0x8c00,
+  (q15_t)0x3604, (q15_t)0x8bf5, (q15_t)0x35ed, (q15_t)0x8beb, (q15_t)0x35d6, (q15_t)0x8be0, (q15_t)0x35bf, (q15_t)0x8bd5,
+  (q15_t)0x35a8, (q15_t)0x8bcb, (q15_t)0x3592, (q15_t)0x8bc0, (q15_t)0x357b, (q15_t)0x8bb6, (q15_t)0x3564, (q15_t)0x8bab,
+  (q15_t)0x354d, (q15_t)0x8ba1, (q15_t)0x3536, (q15_t)0x8b96, (q15_t)0x351f, (q15_t)0x8b8c, (q15_t)0x3508, (q15_t)0x8b82,
+  (q15_t)0x34f2, (q15_t)0x8b77, (q15_t)0x34db, (q15_t)0x8b6d, (q15_t)0x34c4, (q15_t)0x8b62, (q15_t)0x34ad, (q15_t)0x8b58,
+  (q15_t)0x3496, (q15_t)0x8b4e, (q15_t)0x347f, (q15_t)0x8b43, (q15_t)0x3468, (q15_t)0x8b39, (q15_t)0x3451, (q15_t)0x8b2f,
+  (q15_t)0x343a, (q15_t)0x8b25, (q15_t)0x3423, (q15_t)0x8b1a, (q15_t)0x340c, (q15_t)0x8b10, (q15_t)0x33f5, (q15_t)0x8b06,
+  (q15_t)0x33de, (q15_t)0x8afc, (q15_t)0x33c7, (q15_t)0x8af1, (q15_t)0x33b0, (q15_t)0x8ae7, (q15_t)0x3399, (q15_t)0x8add,
+  (q15_t)0x3382, (q15_t)0x8ad3, (q15_t)0x336b, (q15_t)0x8ac9, (q15_t)0x3354, (q15_t)0x8abf, (q15_t)0x333d, (q15_t)0x8ab5,
+  (q15_t)0x3326, (q15_t)0x8aab, (q15_t)0x330f, (q15_t)0x8aa1, (q15_t)0x32f8, (q15_t)0x8a97, (q15_t)0x32e1, (q15_t)0x8a8d,
+  (q15_t)0x32ca, (q15_t)0x8a83, (q15_t)0x32b3, (q15_t)0x8a79, (q15_t)0x329c, (q15_t)0x8a6f, (q15_t)0x3285, (q15_t)0x8a65,
+  (q15_t)0x326e, (q15_t)0x8a5b, (q15_t)0x3257, (q15_t)0x8a51, (q15_t)0x3240, (q15_t)0x8a47, (q15_t)0x3228, (q15_t)0x8a3d,
+  (q15_t)0x3211, (q15_t)0x8a34, (q15_t)0x31fa, (q15_t)0x8a2a, (q15_t)0x31e3, (q15_t)0x8a20, (q15_t)0x31cc, (q15_t)0x8a16,
+  (q15_t)0x31b5, (q15_t)0x8a0c, (q15_t)0x319e, (q15_t)0x8a03, (q15_t)0x3186, (q15_t)0x89f9, (q15_t)0x316f, (q15_t)0x89ef,
+  (q15_t)0x3158, (q15_t)0x89e5, (q15_t)0x3141, (q15_t)0x89dc, (q15_t)0x312a, (q15_t)0x89d2, (q15_t)0x3112, (q15_t)0x89c8,
+  (q15_t)0x30fb, (q15_t)0x89bf, (q15_t)0x30e4, (q15_t)0x89b5, (q15_t)0x30cd, (q15_t)0x89ac, (q15_t)0x30b6, (q15_t)0x89a2,
+  (q15_t)0x309e, (q15_t)0x8998, (q15_t)0x3087, (q15_t)0x898f, (q15_t)0x3070, (q15_t)0x8985, (q15_t)0x3059, (q15_t)0x897c,
+  (q15_t)0x3041, (q15_t)0x8972, (q15_t)0x302a, (q15_t)0x8969, (q15_t)0x3013, (q15_t)0x8960, (q15_t)0x2ffb, (q15_t)0x8956,
+  (q15_t)0x2fe4, (q15_t)0x894d, (q15_t)0x2fcd, (q15_t)0x8943, (q15_t)0x2fb5, (q15_t)0x893a, (q15_t)0x2f9e, (q15_t)0x8931,
+  (q15_t)0x2f87, (q15_t)0x8927, (q15_t)0x2f6f, (q15_t)0x891e, (q15_t)0x2f58, (q15_t)0x8915, (q15_t)0x2f41, (q15_t)0x890b,
+  (q15_t)0x2f29, (q15_t)0x8902, (q15_t)0x2f12, (q15_t)0x88f9, (q15_t)0x2efb, (q15_t)0x88f0, (q15_t)0x2ee3, (q15_t)0x88e6,
+  (q15_t)0x2ecc, (q15_t)0x88dd, (q15_t)0x2eb5, (q15_t)0x88d4, (q15_t)0x2e9d, (q15_t)0x88cb, (q15_t)0x2e86, (q15_t)0x88c2,
+  (q15_t)0x2e6e, (q15_t)0x88b9, (q15_t)0x2e57, (q15_t)0x88af, (q15_t)0x2e3f, (q15_t)0x88a6, (q15_t)0x2e28, (q15_t)0x889d,
+  (q15_t)0x2e11, (q15_t)0x8894, (q15_t)0x2df9, (q15_t)0x888b, (q15_t)0x2de2, (q15_t)0x8882, (q15_t)0x2dca, (q15_t)0x8879,
+  (q15_t)0x2db3, (q15_t)0x8870, (q15_t)0x2d9b, (q15_t)0x8867, (q15_t)0x2d84, (q15_t)0x885e, (q15_t)0x2d6c, (q15_t)0x8855,
+  (q15_t)0x2d55, (q15_t)0x884c, (q15_t)0x2d3d, (q15_t)0x8844, (q15_t)0x2d26, (q15_t)0x883b, (q15_t)0x2d0e, (q15_t)0x8832,
+  (q15_t)0x2cf7, (q15_t)0x8829, (q15_t)0x2cdf, (q15_t)0x8820, (q15_t)0x2cc8, (q15_t)0x8817, (q15_t)0x2cb0, (q15_t)0x880f,
+  (q15_t)0x2c98, (q15_t)0x8806, (q15_t)0x2c81, (q15_t)0x87fd, (q15_t)0x2c69, (q15_t)0x87f4, (q15_t)0x2c52, (q15_t)0x87ec,
+  (q15_t)0x2c3a, (q15_t)0x87e3, (q15_t)0x2c23, (q15_t)0x87da, (q15_t)0x2c0b, (q15_t)0x87d2, (q15_t)0x2bf3, (q15_t)0x87c9,
+  (q15_t)0x2bdc, (q15_t)0x87c0, (q15_t)0x2bc4, (q15_t)0x87b8, (q15_t)0x2bad, (q15_t)0x87af, (q15_t)0x2b95, (q15_t)0x87a7,
+  (q15_t)0x2b7d, (q15_t)0x879e, (q15_t)0x2b66, (q15_t)0x8795, (q15_t)0x2b4e, (q15_t)0x878d, (q15_t)0x2b36, (q15_t)0x8784,
+  (q15_t)0x2b1f, (q15_t)0x877c, (q15_t)0x2b07, (q15_t)0x8774, (q15_t)0x2aef, (q15_t)0x876b, (q15_t)0x2ad8, (q15_t)0x8763,
+  (q15_t)0x2ac0, (q15_t)0x875a, (q15_t)0x2aa8, (q15_t)0x8752, (q15_t)0x2a91, (q15_t)0x874a, (q15_t)0x2a79, (q15_t)0x8741,
+  (q15_t)0x2a61, (q15_t)0x8739, (q15_t)0x2a49, (q15_t)0x8731, (q15_t)0x2a32, (q15_t)0x8728, (q15_t)0x2a1a, (q15_t)0x8720,
+  (q15_t)0x2a02, (q15_t)0x8718, (q15_t)0x29eb, (q15_t)0x870f, (q15_t)0x29d3, (q15_t)0x8707, (q15_t)0x29bb, (q15_t)0x86ff,
+  (q15_t)0x29a3, (q15_t)0x86f7, (q15_t)0x298b, (q15_t)0x86ef, (q15_t)0x2974, (q15_t)0x86e7, (q15_t)0x295c, (q15_t)0x86de,
+  (q15_t)0x2944, (q15_t)0x86d6, (q15_t)0x292c, (q15_t)0x86ce, (q15_t)0x2915, (q15_t)0x86c6, (q15_t)0x28fd, (q15_t)0x86be,
+  (q15_t)0x28e5, (q15_t)0x86b6, (q15_t)0x28cd, (q15_t)0x86ae, (q15_t)0x28b5, (q15_t)0x86a6, (q15_t)0x289d, (q15_t)0x869e,
+  (q15_t)0x2886, (q15_t)0x8696, (q15_t)0x286e, (q15_t)0x868e, (q15_t)0x2856, (q15_t)0x8686, (q15_t)0x283e, (q15_t)0x867e,
+  (q15_t)0x2826, (q15_t)0x8676, (q15_t)0x280e, (q15_t)0x866e, (q15_t)0x27f6, (q15_t)0x8667, (q15_t)0x27df, (q15_t)0x865f,
+  (q15_t)0x27c7, (q15_t)0x8657, (q15_t)0x27af, (q15_t)0x864f, (q15_t)0x2797, (q15_t)0x8647, (q15_t)0x277f, (q15_t)0x8640,
+  (q15_t)0x2767, (q15_t)0x8638, (q15_t)0x274f, (q15_t)0x8630, (q15_t)0x2737, (q15_t)0x8628, (q15_t)0x271f, (q15_t)0x8621,
+  (q15_t)0x2707, (q15_t)0x8619, (q15_t)0x26ef, (q15_t)0x8611, (q15_t)0x26d8, (q15_t)0x860a, (q15_t)0x26c0, (q15_t)0x8602,
+  (q15_t)0x26a8, (q15_t)0x85fb, (q15_t)0x2690, (q15_t)0x85f3, (q15_t)0x2678, (q15_t)0x85eb, (q15_t)0x2660, (q15_t)0x85e4,
+  (q15_t)0x2648, (q15_t)0x85dc, (q15_t)0x2630, (q15_t)0x85d5, (q15_t)0x2618, (q15_t)0x85cd, (q15_t)0x2600, (q15_t)0x85c6,
+  (q15_t)0x25e8, (q15_t)0x85be, (q15_t)0x25d0, (q15_t)0x85b7, (q15_t)0x25b8, (q15_t)0x85b0, (q15_t)0x25a0, (q15_t)0x85a8,
+  (q15_t)0x2588, (q15_t)0x85a1, (q15_t)0x2570, (q15_t)0x8599, (q15_t)0x2558, (q15_t)0x8592, (q15_t)0x2540, (q15_t)0x858b,
+  (q15_t)0x2528, (q15_t)0x8583, (q15_t)0x250f, (q15_t)0x857c, (q15_t)0x24f7, (q15_t)0x8575, (q15_t)0x24df, (q15_t)0x856e,
+  (q15_t)0x24c7, (q15_t)0x8566, (q15_t)0x24af, (q15_t)0x855f, (q15_t)0x2497, (q15_t)0x8558, (q15_t)0x247f, (q15_t)0x8551,
+  (q15_t)0x2467, (q15_t)0x854a, (q15_t)0x244f, (q15_t)0x8543, (q15_t)0x2437, (q15_t)0x853b, (q15_t)0x241f, (q15_t)0x8534,
+  (q15_t)0x2407, (q15_t)0x852d, (q15_t)0x23ee, (q15_t)0x8526, (q15_t)0x23d6, (q15_t)0x851f, (q15_t)0x23be, (q15_t)0x8518,
+  (q15_t)0x23a6, (q15_t)0x8511, (q15_t)0x238e, (q15_t)0x850a, (q15_t)0x2376, (q15_t)0x8503, (q15_t)0x235e, (q15_t)0x84fc,
+  (q15_t)0x2345, (q15_t)0x84f5, (q15_t)0x232d, (q15_t)0x84ee, (q15_t)0x2315, (q15_t)0x84e7, (q15_t)0x22fd, (q15_t)0x84e1,
+  (q15_t)0x22e5, (q15_t)0x84da, (q15_t)0x22cd, (q15_t)0x84d3, (q15_t)0x22b4, (q15_t)0x84cc, (q15_t)0x229c, (q15_t)0x84c5,
+  (q15_t)0x2284, (q15_t)0x84be, (q15_t)0x226c, (q15_t)0x84b8, (q15_t)0x2254, (q15_t)0x84b1, (q15_t)0x223b, (q15_t)0x84aa,
+  (q15_t)0x2223, (q15_t)0x84a3, (q15_t)0x220b, (q15_t)0x849d, (q15_t)0x21f3, (q15_t)0x8496, (q15_t)0x21da, (q15_t)0x848f,
+  (q15_t)0x21c2, (q15_t)0x8489, (q15_t)0x21aa, (q15_t)0x8482, (q15_t)0x2192, (q15_t)0x847c, (q15_t)0x2179, (q15_t)0x8475,
+  (q15_t)0x2161, (q15_t)0x846e, (q15_t)0x2149, (q15_t)0x8468, (q15_t)0x2131, (q15_t)0x8461, (q15_t)0x2118, (q15_t)0x845b,
+  (q15_t)0x2100, (q15_t)0x8454, (q15_t)0x20e8, (q15_t)0x844e, (q15_t)0x20d0, (q15_t)0x8447, (q15_t)0x20b7, (q15_t)0x8441,
+  (q15_t)0x209f, (q15_t)0x843b, (q15_t)0x2087, (q15_t)0x8434, (q15_t)0x206e, (q15_t)0x842e, (q15_t)0x2056, (q15_t)0x8427,
+  (q15_t)0x203e, (q15_t)0x8421, (q15_t)0x2025, (q15_t)0x841b, (q15_t)0x200d, (q15_t)0x8415, (q15_t)0x1ff5, (q15_t)0x840e,
+  (q15_t)0x1fdc, (q15_t)0x8408, (q15_t)0x1fc4, (q15_t)0x8402, (q15_t)0x1fac, (q15_t)0x83fb, (q15_t)0x1f93, (q15_t)0x83f5,
+  (q15_t)0x1f7b, (q15_t)0x83ef, (q15_t)0x1f63, (q15_t)0x83e9, (q15_t)0x1f4a, (q15_t)0x83e3, (q15_t)0x1f32, (q15_t)0x83dd,
+  (q15_t)0x1f19, (q15_t)0x83d7, (q15_t)0x1f01, (q15_t)0x83d0, (q15_t)0x1ee9, (q15_t)0x83ca, (q15_t)0x1ed0, (q15_t)0x83c4,
+  (q15_t)0x1eb8, (q15_t)0x83be, (q15_t)0x1ea0, (q15_t)0x83b8, (q15_t)0x1e87, (q15_t)0x83b2, (q15_t)0x1e6f, (q15_t)0x83ac,
+  (q15_t)0x1e56, (q15_t)0x83a6, (q15_t)0x1e3e, (q15_t)0x83a0, (q15_t)0x1e25, (q15_t)0x839a, (q15_t)0x1e0d, (q15_t)0x8394,
+  (q15_t)0x1df5, (q15_t)0x838f, (q15_t)0x1ddc, (q15_t)0x8389, (q15_t)0x1dc4, (q15_t)0x8383, (q15_t)0x1dab, (q15_t)0x837d,
+  (q15_t)0x1d93, (q15_t)0x8377, (q15_t)0x1d7a, (q15_t)0x8371, (q15_t)0x1d62, (q15_t)0x836c, (q15_t)0x1d49, (q15_t)0x8366,
+  (q15_t)0x1d31, (q15_t)0x8360, (q15_t)0x1d18, (q15_t)0x835a, (q15_t)0x1d00, (q15_t)0x8355, (q15_t)0x1ce8, (q15_t)0x834f,
+  (q15_t)0x1ccf, (q15_t)0x8349, (q15_t)0x1cb7, (q15_t)0x8344, (q15_t)0x1c9e, (q15_t)0x833e, (q15_t)0x1c86, (q15_t)0x8338,
+  (q15_t)0x1c6d, (q15_t)0x8333, (q15_t)0x1c55, (q15_t)0x832d, (q15_t)0x1c3c, (q15_t)0x8328, (q15_t)0x1c24, (q15_t)0x8322,
+  (q15_t)0x1c0b, (q15_t)0x831d, (q15_t)0x1bf2, (q15_t)0x8317, (q15_t)0x1bda, (q15_t)0x8312, (q15_t)0x1bc1, (q15_t)0x830c,
+  (q15_t)0x1ba9, (q15_t)0x8307, (q15_t)0x1b90, (q15_t)0x8301, (q15_t)0x1b78, (q15_t)0x82fc, (q15_t)0x1b5f, (q15_t)0x82f7,
+  (q15_t)0x1b47, (q15_t)0x82f1, (q15_t)0x1b2e, (q15_t)0x82ec, (q15_t)0x1b16, (q15_t)0x82e7, (q15_t)0x1afd, (q15_t)0x82e1,
+  (q15_t)0x1ae4, (q15_t)0x82dc, (q15_t)0x1acc, (q15_t)0x82d7, (q15_t)0x1ab3, (q15_t)0x82d1, (q15_t)0x1a9b, (q15_t)0x82cc,
+  (q15_t)0x1a82, (q15_t)0x82c7, (q15_t)0x1a6a, (q15_t)0x82c2, (q15_t)0x1a51, (q15_t)0x82bd, (q15_t)0x1a38, (q15_t)0x82b7,
+  (q15_t)0x1a20, (q15_t)0x82b2, (q15_t)0x1a07, (q15_t)0x82ad, (q15_t)0x19ef, (q15_t)0x82a8, (q15_t)0x19d6, (q15_t)0x82a3,
+  (q15_t)0x19bd, (q15_t)0x829e, (q15_t)0x19a5, (q15_t)0x8299, (q15_t)0x198c, (q15_t)0x8294, (q15_t)0x1973, (q15_t)0x828f,
+  (q15_t)0x195b, (q15_t)0x828a, (q15_t)0x1942, (q15_t)0x8285, (q15_t)0x192a, (q15_t)0x8280, (q15_t)0x1911, (q15_t)0x827b,
+  (q15_t)0x18f8, (q15_t)0x8276, (q15_t)0x18e0, (q15_t)0x8271, (q15_t)0x18c7, (q15_t)0x826c, (q15_t)0x18ae, (q15_t)0x8268,
+  (q15_t)0x1896, (q15_t)0x8263, (q15_t)0x187d, (q15_t)0x825e, (q15_t)0x1864, (q15_t)0x8259, (q15_t)0x184c, (q15_t)0x8254,
+  (q15_t)0x1833, (q15_t)0x8250, (q15_t)0x181a, (q15_t)0x824b, (q15_t)0x1802, (q15_t)0x8246, (q15_t)0x17e9, (q15_t)0x8241,
+  (q15_t)0x17d0, (q15_t)0x823d, (q15_t)0x17b7, (q15_t)0x8238, (q15_t)0x179f, (q15_t)0x8233, (q15_t)0x1786, (q15_t)0x822f,
+  (q15_t)0x176d, (q15_t)0x822a, (q15_t)0x1755, (q15_t)0x8226, (q15_t)0x173c, (q15_t)0x8221, (q15_t)0x1723, (q15_t)0x821c,
+  (q15_t)0x170a, (q15_t)0x8218, (q15_t)0x16f2, (q15_t)0x8213, (q15_t)0x16d9, (q15_t)0x820f, (q15_t)0x16c0, (q15_t)0x820a,
+  (q15_t)0x16a8, (q15_t)0x8206, (q15_t)0x168f, (q15_t)0x8201, (q15_t)0x1676, (q15_t)0x81fd, (q15_t)0x165d, (q15_t)0x81f9,
+  (q15_t)0x1645, (q15_t)0x81f4, (q15_t)0x162c, (q15_t)0x81f0, (q15_t)0x1613, (q15_t)0x81ec, (q15_t)0x15fa, (q15_t)0x81e7,
+  (q15_t)0x15e2, (q15_t)0x81e3, (q15_t)0x15c9, (q15_t)0x81df, (q15_t)0x15b0, (q15_t)0x81da, (q15_t)0x1597, (q15_t)0x81d6,
+  (q15_t)0x157f, (q15_t)0x81d2, (q15_t)0x1566, (q15_t)0x81ce, (q15_t)0x154d, (q15_t)0x81c9, (q15_t)0x1534, (q15_t)0x81c5,
+  (q15_t)0x151b, (q15_t)0x81c1, (q15_t)0x1503, (q15_t)0x81bd, (q15_t)0x14ea, (q15_t)0x81b9, (q15_t)0x14d1, (q15_t)0x81b5,
+  (q15_t)0x14b8, (q15_t)0x81b1, (q15_t)0x149f, (q15_t)0x81ad, (q15_t)0x1487, (q15_t)0x81a9, (q15_t)0x146e, (q15_t)0x81a5,
+  (q15_t)0x1455, (q15_t)0x81a1, (q15_t)0x143c, (q15_t)0x819d, (q15_t)0x1423, (q15_t)0x8199, (q15_t)0x140b, (q15_t)0x8195,
+  (q15_t)0x13f2, (q15_t)0x8191, (q15_t)0x13d9, (q15_t)0x818d, (q15_t)0x13c0, (q15_t)0x8189, (q15_t)0x13a7, (q15_t)0x8185,
+  (q15_t)0x138e, (q15_t)0x8181, (q15_t)0x1376, (q15_t)0x817d, (q15_t)0x135d, (q15_t)0x817a, (q15_t)0x1344, (q15_t)0x8176,
+  (q15_t)0x132b, (q15_t)0x8172, (q15_t)0x1312, (q15_t)0x816e, (q15_t)0x12f9, (q15_t)0x816b, (q15_t)0x12e0, (q15_t)0x8167,
+  (q15_t)0x12c8, (q15_t)0x8163, (q15_t)0x12af, (q15_t)0x815f, (q15_t)0x1296, (q15_t)0x815c, (q15_t)0x127d, (q15_t)0x8158,
+  (q15_t)0x1264, (q15_t)0x8155, (q15_t)0x124b, (q15_t)0x8151, (q15_t)0x1232, (q15_t)0x814d, (q15_t)0x1219, (q15_t)0x814a,
+  (q15_t)0x1201, (q15_t)0x8146, (q15_t)0x11e8, (q15_t)0x8143, (q15_t)0x11cf, (q15_t)0x813f, (q15_t)0x11b6, (q15_t)0x813c,
+  (q15_t)0x119d, (q15_t)0x8138, (q15_t)0x1184, (q15_t)0x8135, (q15_t)0x116b, (q15_t)0x8131, (q15_t)0x1152, (q15_t)0x812e,
+  (q15_t)0x1139, (q15_t)0x812b, (q15_t)0x1121, (q15_t)0x8127, (q15_t)0x1108, (q15_t)0x8124, (q15_t)0x10ef, (q15_t)0x8121,
+  (q15_t)0x10d6, (q15_t)0x811d, (q15_t)0x10bd, (q15_t)0x811a, (q15_t)0x10a4, (q15_t)0x8117, (q15_t)0x108b, (q15_t)0x8113,
+  (q15_t)0x1072, (q15_t)0x8110, (q15_t)0x1059, (q15_t)0x810d, (q15_t)0x1040, (q15_t)0x810a, (q15_t)0x1027, (q15_t)0x8107,
+  (q15_t)0x100e, (q15_t)0x8103, (q15_t)0xff5, (q15_t)0x8100, (q15_t)0xfdd, (q15_t)0x80fd, (q15_t)0xfc4, (q15_t)0x80fa,
+  (q15_t)0xfab, (q15_t)0x80f7, (q15_t)0xf92, (q15_t)0x80f4, (q15_t)0xf79, (q15_t)0x80f1, (q15_t)0xf60, (q15_t)0x80ee,
+  (q15_t)0xf47, (q15_t)0x80eb, (q15_t)0xf2e, (q15_t)0x80e8, (q15_t)0xf15, (q15_t)0x80e5, (q15_t)0xefc, (q15_t)0x80e2,
+  (q15_t)0xee3, (q15_t)0x80df, (q15_t)0xeca, (q15_t)0x80dc, (q15_t)0xeb1, (q15_t)0x80d9, (q15_t)0xe98, (q15_t)0x80d6,
+  (q15_t)0xe7f, (q15_t)0x80d3, (q15_t)0xe66, (q15_t)0x80d1, (q15_t)0xe4d, (q15_t)0x80ce, (q15_t)0xe34, (q15_t)0x80cb,
+  (q15_t)0xe1b, (q15_t)0x80c8, (q15_t)0xe02, (q15_t)0x80c5, (q15_t)0xde9, (q15_t)0x80c3, (q15_t)0xdd0, (q15_t)0x80c0,
+  (q15_t)0xdb7, (q15_t)0x80bd, (q15_t)0xd9e, (q15_t)0x80bb, (q15_t)0xd85, (q15_t)0x80b8, (q15_t)0xd6c, (q15_t)0x80b5,
+  (q15_t)0xd53, (q15_t)0x80b3, (q15_t)0xd3a, (q15_t)0x80b0, (q15_t)0xd21, (q15_t)0x80ad, (q15_t)0xd08, (q15_t)0x80ab,
+  (q15_t)0xcef, (q15_t)0x80a8, (q15_t)0xcd6, (q15_t)0x80a6, (q15_t)0xcbd, (q15_t)0x80a3, (q15_t)0xca4, (q15_t)0x80a1,
+  (q15_t)0xc8b, (q15_t)0x809e, (q15_t)0xc72, (q15_t)0x809c, (q15_t)0xc59, (q15_t)0x8099, (q15_t)0xc40, (q15_t)0x8097,
+  (q15_t)0xc27, (q15_t)0x8095, (q15_t)0xc0e, (q15_t)0x8092, (q15_t)0xbf5, (q15_t)0x8090, (q15_t)0xbdc, (q15_t)0x808e,
+  (q15_t)0xbc3, (q15_t)0x808b, (q15_t)0xbaa, (q15_t)0x8089, (q15_t)0xb91, (q15_t)0x8087, (q15_t)0xb78, (q15_t)0x8084,
+  (q15_t)0xb5f, (q15_t)0x8082, (q15_t)0xb46, (q15_t)0x8080, (q15_t)0xb2d, (q15_t)0x807e, (q15_t)0xb14, (q15_t)0x807b,
+  (q15_t)0xafb, (q15_t)0x8079, (q15_t)0xae2, (q15_t)0x8077, (q15_t)0xac9, (q15_t)0x8075, (q15_t)0xab0, (q15_t)0x8073,
+  (q15_t)0xa97, (q15_t)0x8071, (q15_t)0xa7e, (q15_t)0x806f, (q15_t)0xa65, (q15_t)0x806d, (q15_t)0xa4c, (q15_t)0x806b,
+  (q15_t)0xa33, (q15_t)0x8069, (q15_t)0xa19, (q15_t)0x8067, (q15_t)0xa00, (q15_t)0x8065, (q15_t)0x9e7, (q15_t)0x8063,
+  (q15_t)0x9ce, (q15_t)0x8061, (q15_t)0x9b5, (q15_t)0x805f, (q15_t)0x99c, (q15_t)0x805d, (q15_t)0x983, (q15_t)0x805b,
+  (q15_t)0x96a, (q15_t)0x8059, (q15_t)0x951, (q15_t)0x8057, (q15_t)0x938, (q15_t)0x8056, (q15_t)0x91f, (q15_t)0x8054,
+  (q15_t)0x906, (q15_t)0x8052, (q15_t)0x8ed, (q15_t)0x8050, (q15_t)0x8d4, (q15_t)0x804f, (q15_t)0x8bb, (q15_t)0x804d,
+  (q15_t)0x8a2, (q15_t)0x804b, (q15_t)0x888, (q15_t)0x8049, (q15_t)0x86f, (q15_t)0x8048, (q15_t)0x856, (q15_t)0x8046,
+  (q15_t)0x83d, (q15_t)0x8044, (q15_t)0x824, (q15_t)0x8043, (q15_t)0x80b, (q15_t)0x8041, (q15_t)0x7f2, (q15_t)0x8040,
+  (q15_t)0x7d9, (q15_t)0x803e, (q15_t)0x7c0, (q15_t)0x803d, (q15_t)0x7a7, (q15_t)0x803b, (q15_t)0x78e, (q15_t)0x803a,
+  (q15_t)0x775, (q15_t)0x8038, (q15_t)0x75b, (q15_t)0x8037, (q15_t)0x742, (q15_t)0x8035, (q15_t)0x729, (q15_t)0x8034,
+  (q15_t)0x710, (q15_t)0x8032, (q15_t)0x6f7, (q15_t)0x8031, (q15_t)0x6de, (q15_t)0x8030, (q15_t)0x6c5, (q15_t)0x802e,
+  (q15_t)0x6ac, (q15_t)0x802d, (q15_t)0x693, (q15_t)0x802c, (q15_t)0x67a, (q15_t)0x802a, (q15_t)0x660, (q15_t)0x8029,
+  (q15_t)0x647, (q15_t)0x8028, (q15_t)0x62e, (q15_t)0x8027, (q15_t)0x615, (q15_t)0x8026, (q15_t)0x5fc, (q15_t)0x8024,
+  (q15_t)0x5e3, (q15_t)0x8023, (q15_t)0x5ca, (q15_t)0x8022, (q15_t)0x5b1, (q15_t)0x8021, (q15_t)0x598, (q15_t)0x8020,
+  (q15_t)0x57f, (q15_t)0x801f, (q15_t)0x565, (q15_t)0x801e, (q15_t)0x54c, (q15_t)0x801d, (q15_t)0x533, (q15_t)0x801c,
+  (q15_t)0x51a, (q15_t)0x801b, (q15_t)0x501, (q15_t)0x801a, (q15_t)0x4e8, (q15_t)0x8019, (q15_t)0x4cf, (q15_t)0x8018,
+  (q15_t)0x4b6, (q15_t)0x8017, (q15_t)0x49c, (q15_t)0x8016, (q15_t)0x483, (q15_t)0x8015, (q15_t)0x46a, (q15_t)0x8014,
+  (q15_t)0x451, (q15_t)0x8013, (q15_t)0x438, (q15_t)0x8012, (q15_t)0x41f, (q15_t)0x8012, (q15_t)0x406, (q15_t)0x8011,
+  (q15_t)0x3ed, (q15_t)0x8010, (q15_t)0x3d4, (q15_t)0x800f, (q15_t)0x3ba, (q15_t)0x800e, (q15_t)0x3a1, (q15_t)0x800e,
+  (q15_t)0x388, (q15_t)0x800d, (q15_t)0x36f, (q15_t)0x800c, (q15_t)0x356, (q15_t)0x800c, (q15_t)0x33d, (q15_t)0x800b,
+  (q15_t)0x324, (q15_t)0x800a, (q15_t)0x30b, (q15_t)0x800a, (q15_t)0x2f1, (q15_t)0x8009, (q15_t)0x2d8, (q15_t)0x8009,
+  (q15_t)0x2bf, (q15_t)0x8008, (q15_t)0x2a6, (q15_t)0x8008, (q15_t)0x28d, (q15_t)0x8007, (q15_t)0x274, (q15_t)0x8007,
+  (q15_t)0x25b, (q15_t)0x8006, (q15_t)0x242, (q15_t)0x8006, (q15_t)0x228, (q15_t)0x8005, (q15_t)0x20f, (q15_t)0x8005,
+  (q15_t)0x1f6, (q15_t)0x8004, (q15_t)0x1dd, (q15_t)0x8004, (q15_t)0x1c4, (q15_t)0x8004, (q15_t)0x1ab, (q15_t)0x8003,
+  (q15_t)0x192, (q15_t)0x8003, (q15_t)0x178, (q15_t)0x8003, (q15_t)0x15f, (q15_t)0x8002, (q15_t)0x146, (q15_t)0x8002,
+  (q15_t)0x12d, (q15_t)0x8002, (q15_t)0x114, (q15_t)0x8002, (q15_t)0xfb, (q15_t)0x8001, (q15_t)0xe2, (q15_t)0x8001,
+  (q15_t)0xc9, (q15_t)0x8001, (q15_t)0xaf, (q15_t)0x8001, (q15_t)0x96, (q15_t)0x8001, (q15_t)0x7d, (q15_t)0x8001,
+  (q15_t)0x64, (q15_t)0x8001, (q15_t)0x4b, (q15_t)0x8001, (q15_t)0x32, (q15_t)0x8001, (q15_t)0x19, (q15_t)0x8001
+};
+    const q15_t __ALIGNED(4) cos_factorsQ15_2048[2048] = {
+  (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff,
+  (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7ffe, (q15_t)0x7ffe, (q15_t)0x7ffe, (q15_t)0x7ffe, (q15_t)0x7ffd, (q15_t)0x7ffd,
+  (q15_t)0x7ffd, (q15_t)0x7ffd, (q15_t)0x7ffc, (q15_t)0x7ffc, (q15_t)0x7ffb, (q15_t)0x7ffb, (q15_t)0x7ffb, (q15_t)0x7ffa,
+  (q15_t)0x7ffa, (q15_t)0x7ff9, (q15_t)0x7ff9, (q15_t)0x7ff8, (q15_t)0x7ff8, (q15_t)0x7ff7, (q15_t)0x7ff7, (q15_t)0x7ff6,
+  (q15_t)0x7ff5, (q15_t)0x7ff5, (q15_t)0x7ff4, (q15_t)0x7ff3, (q15_t)0x7ff3, (q15_t)0x7ff2, (q15_t)0x7ff1, (q15_t)0x7ff0,
+  (q15_t)0x7ff0, (q15_t)0x7fef, (q15_t)0x7fee, (q15_t)0x7fed, (q15_t)0x7fec, (q15_t)0x7fec, (q15_t)0x7feb, (q15_t)0x7fea,
+  (q15_t)0x7fe9, (q15_t)0x7fe8, (q15_t)0x7fe7, (q15_t)0x7fe6, (q15_t)0x7fe5, (q15_t)0x7fe4, (q15_t)0x7fe3, (q15_t)0x7fe2,
+  (q15_t)0x7fe1, (q15_t)0x7fe0, (q15_t)0x7fdf, (q15_t)0x7fdd, (q15_t)0x7fdc, (q15_t)0x7fdb, (q15_t)0x7fda, (q15_t)0x7fd9,
+  (q15_t)0x7fd7, (q15_t)0x7fd6, (q15_t)0x7fd5, (q15_t)0x7fd4, (q15_t)0x7fd2, (q15_t)0x7fd1, (q15_t)0x7fd0, (q15_t)0x7fce,
+  (q15_t)0x7fcd, (q15_t)0x7fcb, (q15_t)0x7fca, (q15_t)0x7fc9, (q15_t)0x7fc7, (q15_t)0x7fc6, (q15_t)0x7fc4, (q15_t)0x7fc3,
+  (q15_t)0x7fc1, (q15_t)0x7fc0, (q15_t)0x7fbe, (q15_t)0x7fbc, (q15_t)0x7fbb, (q15_t)0x7fb9, (q15_t)0x7fb7, (q15_t)0x7fb6,
+  (q15_t)0x7fb4, (q15_t)0x7fb2, (q15_t)0x7fb1, (q15_t)0x7faf, (q15_t)0x7fad, (q15_t)0x7fab, (q15_t)0x7fa9, (q15_t)0x7fa8,
+  (q15_t)0x7fa6, (q15_t)0x7fa4, (q15_t)0x7fa2, (q15_t)0x7fa0, (q15_t)0x7f9e, (q15_t)0x7f9c, (q15_t)0x7f9a, (q15_t)0x7f98,
+  (q15_t)0x7f96, (q15_t)0x7f94, (q15_t)0x7f92, (q15_t)0x7f90, (q15_t)0x7f8e, (q15_t)0x7f8c, (q15_t)0x7f8a, (q15_t)0x7f88,
+  (q15_t)0x7f86, (q15_t)0x7f83, (q15_t)0x7f81, (q15_t)0x7f7f, (q15_t)0x7f7d, (q15_t)0x7f7b, (q15_t)0x7f78, (q15_t)0x7f76,
+  (q15_t)0x7f74, (q15_t)0x7f71, (q15_t)0x7f6f, (q15_t)0x7f6d, (q15_t)0x7f6a, (q15_t)0x7f68, (q15_t)0x7f65, (q15_t)0x7f63,
+  (q15_t)0x7f60, (q15_t)0x7f5e, (q15_t)0x7f5b, (q15_t)0x7f59, (q15_t)0x7f56, (q15_t)0x7f54, (q15_t)0x7f51, (q15_t)0x7f4f,
+  (q15_t)0x7f4c, (q15_t)0x7f49, (q15_t)0x7f47, (q15_t)0x7f44, (q15_t)0x7f41, (q15_t)0x7f3f, (q15_t)0x7f3c, (q15_t)0x7f39,
+  (q15_t)0x7f36, (q15_t)0x7f34, (q15_t)0x7f31, (q15_t)0x7f2e, (q15_t)0x7f2b, (q15_t)0x7f28, (q15_t)0x7f25, (q15_t)0x7f23,
+  (q15_t)0x7f20, (q15_t)0x7f1d, (q15_t)0x7f1a, (q15_t)0x7f17, (q15_t)0x7f14, (q15_t)0x7f11, (q15_t)0x7f0e, (q15_t)0x7f0b,
+  (q15_t)0x7f08, (q15_t)0x7f04, (q15_t)0x7f01, (q15_t)0x7efe, (q15_t)0x7efb, (q15_t)0x7ef8, (q15_t)0x7ef5, (q15_t)0x7ef1,
+  (q15_t)0x7eee, (q15_t)0x7eeb, (q15_t)0x7ee8, (q15_t)0x7ee4, (q15_t)0x7ee1, (q15_t)0x7ede, (q15_t)0x7eda, (q15_t)0x7ed7,
+  (q15_t)0x7ed4, (q15_t)0x7ed0, (q15_t)0x7ecd, (q15_t)0x7ec9, (q15_t)0x7ec6, (q15_t)0x7ec3, (q15_t)0x7ebf, (q15_t)0x7ebb,
+  (q15_t)0x7eb8, (q15_t)0x7eb4, (q15_t)0x7eb1, (q15_t)0x7ead, (q15_t)0x7eaa, (q15_t)0x7ea6, (q15_t)0x7ea2, (q15_t)0x7e9f,
+  (q15_t)0x7e9b, (q15_t)0x7e97, (q15_t)0x7e94, (q15_t)0x7e90, (q15_t)0x7e8c, (q15_t)0x7e88, (q15_t)0x7e84, (q15_t)0x7e81,
+  (q15_t)0x7e7d, (q15_t)0x7e79, (q15_t)0x7e75, (q15_t)0x7e71, (q15_t)0x7e6d, (q15_t)0x7e69, (q15_t)0x7e65, (q15_t)0x7e61,
+  (q15_t)0x7e5d, (q15_t)0x7e59, (q15_t)0x7e55, (q15_t)0x7e51, (q15_t)0x7e4d, (q15_t)0x7e49, (q15_t)0x7e45, (q15_t)0x7e41,
+  (q15_t)0x7e3d, (q15_t)0x7e39, (q15_t)0x7e34, (q15_t)0x7e30, (q15_t)0x7e2c, (q15_t)0x7e28, (q15_t)0x7e24, (q15_t)0x7e1f,
+  (q15_t)0x7e1b, (q15_t)0x7e17, (q15_t)0x7e12, (q15_t)0x7e0e, (q15_t)0x7e0a, (q15_t)0x7e05, (q15_t)0x7e01, (q15_t)0x7dfc,
+  (q15_t)0x7df8, (q15_t)0x7df3, (q15_t)0x7def, (q15_t)0x7dea, (q15_t)0x7de6, (q15_t)0x7de1, (q15_t)0x7ddd, (q15_t)0x7dd8,
+  (q15_t)0x7dd4, (q15_t)0x7dcf, (q15_t)0x7dca, (q15_t)0x7dc6, (q15_t)0x7dc1, (q15_t)0x7dbc, (q15_t)0x7db8, (q15_t)0x7db3,
+  (q15_t)0x7dae, (q15_t)0x7da9, (q15_t)0x7da5, (q15_t)0x7da0, (q15_t)0x7d9b, (q15_t)0x7d96, (q15_t)0x7d91, (q15_t)0x7d8c,
+  (q15_t)0x7d87, (q15_t)0x7d82, (q15_t)0x7d7e, (q15_t)0x7d79, (q15_t)0x7d74, (q15_t)0x7d6f, (q15_t)0x7d6a, (q15_t)0x7d65,
+  (q15_t)0x7d60, (q15_t)0x7d5a, (q15_t)0x7d55, (q15_t)0x7d50, (q15_t)0x7d4b, (q15_t)0x7d46, (q15_t)0x7d41, (q15_t)0x7d3c,
+  (q15_t)0x7d36, (q15_t)0x7d31, (q15_t)0x7d2c, (q15_t)0x7d27, (q15_t)0x7d21, (q15_t)0x7d1c, (q15_t)0x7d17, (q15_t)0x7d11,
+  (q15_t)0x7d0c, (q15_t)0x7d07, (q15_t)0x7d01, (q15_t)0x7cfc, (q15_t)0x7cf6, (q15_t)0x7cf1, (q15_t)0x7cec, (q15_t)0x7ce6,
+  (q15_t)0x7ce1, (q15_t)0x7cdb, (q15_t)0x7cd5, (q15_t)0x7cd0, (q15_t)0x7cca, (q15_t)0x7cc5, (q15_t)0x7cbf, (q15_t)0x7cb9,
+  (q15_t)0x7cb4, (q15_t)0x7cae, (q15_t)0x7ca8, (q15_t)0x7ca3, (q15_t)0x7c9d, (q15_t)0x7c97, (q15_t)0x7c91, (q15_t)0x7c8c,
+  (q15_t)0x7c86, (q15_t)0x7c80, (q15_t)0x7c7a, (q15_t)0x7c74, (q15_t)0x7c6e, (q15_t)0x7c69, (q15_t)0x7c63, (q15_t)0x7c5d,
+  (q15_t)0x7c57, (q15_t)0x7c51, (q15_t)0x7c4b, (q15_t)0x7c45, (q15_t)0x7c3f, (q15_t)0x7c39, (q15_t)0x7c33, (q15_t)0x7c2d,
+  (q15_t)0x7c26, (q15_t)0x7c20, (q15_t)0x7c1a, (q15_t)0x7c14, (q15_t)0x7c0e, (q15_t)0x7c08, (q15_t)0x7c01, (q15_t)0x7bfb,
+  (q15_t)0x7bf5, (q15_t)0x7bef, (q15_t)0x7be8, (q15_t)0x7be2, (q15_t)0x7bdc, (q15_t)0x7bd5, (q15_t)0x7bcf, (q15_t)0x7bc9,
+  (q15_t)0x7bc2, (q15_t)0x7bbc, (q15_t)0x7bb5, (q15_t)0x7baf, (q15_t)0x7ba8, (q15_t)0x7ba2, (q15_t)0x7b9b, (q15_t)0x7b95,
+  (q15_t)0x7b8e, (q15_t)0x7b88, (q15_t)0x7b81, (q15_t)0x7b7a, (q15_t)0x7b74, (q15_t)0x7b6d, (q15_t)0x7b67, (q15_t)0x7b60,
+  (q15_t)0x7b59, (q15_t)0x7b52, (q15_t)0x7b4c, (q15_t)0x7b45, (q15_t)0x7b3e, (q15_t)0x7b37, (q15_t)0x7b31, (q15_t)0x7b2a,
+  (q15_t)0x7b23, (q15_t)0x7b1c, (q15_t)0x7b15, (q15_t)0x7b0e, (q15_t)0x7b07, (q15_t)0x7b00, (q15_t)0x7af9, (q15_t)0x7af2,
+  (q15_t)0x7aeb, (q15_t)0x7ae4, (q15_t)0x7add, (q15_t)0x7ad6, (q15_t)0x7acf, (q15_t)0x7ac8, (q15_t)0x7ac1, (q15_t)0x7aba,
+  (q15_t)0x7ab3, (q15_t)0x7aac, (q15_t)0x7aa4, (q15_t)0x7a9d, (q15_t)0x7a96, (q15_t)0x7a8f, (q15_t)0x7a87, (q15_t)0x7a80,
+  (q15_t)0x7a79, (q15_t)0x7a72, (q15_t)0x7a6a, (q15_t)0x7a63, (q15_t)0x7a5c, (q15_t)0x7a54, (q15_t)0x7a4d, (q15_t)0x7a45,
+  (q15_t)0x7a3e, (q15_t)0x7a36, (q15_t)0x7a2f, (q15_t)0x7a27, (q15_t)0x7a20, (q15_t)0x7a18, (q15_t)0x7a11, (q15_t)0x7a09,
+  (q15_t)0x7a02, (q15_t)0x79fa, (q15_t)0x79f2, (q15_t)0x79eb, (q15_t)0x79e3, (q15_t)0x79db, (q15_t)0x79d4, (q15_t)0x79cc,
+  (q15_t)0x79c4, (q15_t)0x79bc, (q15_t)0x79b5, (q15_t)0x79ad, (q15_t)0x79a5, (q15_t)0x799d, (q15_t)0x7995, (q15_t)0x798e,
+  (q15_t)0x7986, (q15_t)0x797e, (q15_t)0x7976, (q15_t)0x796e, (q15_t)0x7966, (q15_t)0x795e, (q15_t)0x7956, (q15_t)0x794e,
+  (q15_t)0x7946, (q15_t)0x793e, (q15_t)0x7936, (q15_t)0x792e, (q15_t)0x7926, (q15_t)0x791e, (q15_t)0x7915, (q15_t)0x790d,
+  (q15_t)0x7905, (q15_t)0x78fd, (q15_t)0x78f5, (q15_t)0x78ec, (q15_t)0x78e4, (q15_t)0x78dc, (q15_t)0x78d4, (q15_t)0x78cb,
+  (q15_t)0x78c3, (q15_t)0x78bb, (q15_t)0x78b2, (q15_t)0x78aa, (q15_t)0x78a2, (q15_t)0x7899, (q15_t)0x7891, (q15_t)0x7888,
+  (q15_t)0x7880, (q15_t)0x7877, (q15_t)0x786f, (q15_t)0x7866, (q15_t)0x785e, (q15_t)0x7855, (q15_t)0x784d, (q15_t)0x7844,
+  (q15_t)0x783b, (q15_t)0x7833, (q15_t)0x782a, (q15_t)0x7821, (q15_t)0x7819, (q15_t)0x7810, (q15_t)0x7807, (q15_t)0x77ff,
+  (q15_t)0x77f6, (q15_t)0x77ed, (q15_t)0x77e4, (q15_t)0x77db, (q15_t)0x77d3, (q15_t)0x77ca, (q15_t)0x77c1, (q15_t)0x77b8,
+  (q15_t)0x77af, (q15_t)0x77a6, (q15_t)0x779d, (q15_t)0x7794, (q15_t)0x778b, (q15_t)0x7782, (q15_t)0x7779, (q15_t)0x7770,
+  (q15_t)0x7767, (q15_t)0x775e, (q15_t)0x7755, (q15_t)0x774c, (q15_t)0x7743, (q15_t)0x773a, (q15_t)0x7731, (q15_t)0x7727,
+  (q15_t)0x771e, (q15_t)0x7715, (q15_t)0x770c, (q15_t)0x7703, (q15_t)0x76f9, (q15_t)0x76f0, (q15_t)0x76e7, (q15_t)0x76dd,
+  (q15_t)0x76d4, (q15_t)0x76cb, (q15_t)0x76c1, (q15_t)0x76b8, (q15_t)0x76af, (q15_t)0x76a5, (q15_t)0x769c, (q15_t)0x7692,
+  (q15_t)0x7689, (q15_t)0x767f, (q15_t)0x7676, (q15_t)0x766c, (q15_t)0x7663, (q15_t)0x7659, (q15_t)0x7650, (q15_t)0x7646,
+  (q15_t)0x763c, (q15_t)0x7633, (q15_t)0x7629, (q15_t)0x761f, (q15_t)0x7616, (q15_t)0x760c, (q15_t)0x7602, (q15_t)0x75f9,
+  (q15_t)0x75ef, (q15_t)0x75e5, (q15_t)0x75db, (q15_t)0x75d1, (q15_t)0x75c8, (q15_t)0x75be, (q15_t)0x75b4, (q15_t)0x75aa,
+  (q15_t)0x75a0, (q15_t)0x7596, (q15_t)0x758c, (q15_t)0x7582, (q15_t)0x7578, (q15_t)0x756e, (q15_t)0x7564, (q15_t)0x755a,
+  (q15_t)0x7550, (q15_t)0x7546, (q15_t)0x753c, (q15_t)0x7532, (q15_t)0x7528, (q15_t)0x751e, (q15_t)0x7514, (q15_t)0x7509,
+  (q15_t)0x74ff, (q15_t)0x74f5, (q15_t)0x74eb, (q15_t)0x74e1, (q15_t)0x74d6, (q15_t)0x74cc, (q15_t)0x74c2, (q15_t)0x74b7,
+  (q15_t)0x74ad, (q15_t)0x74a3, (q15_t)0x7498, (q15_t)0x748e, (q15_t)0x7484, (q15_t)0x7479, (q15_t)0x746f, (q15_t)0x7464,
+  (q15_t)0x745a, (q15_t)0x744f, (q15_t)0x7445, (q15_t)0x743a, (q15_t)0x7430, (q15_t)0x7425, (q15_t)0x741b, (q15_t)0x7410,
+  (q15_t)0x7406, (q15_t)0x73fb, (q15_t)0x73f0, (q15_t)0x73e6, (q15_t)0x73db, (q15_t)0x73d0, (q15_t)0x73c6, (q15_t)0x73bb,
+  (q15_t)0x73b0, (q15_t)0x73a5, (q15_t)0x739b, (q15_t)0x7390, (q15_t)0x7385, (q15_t)0x737a, (q15_t)0x736f, (q15_t)0x7364,
+  (q15_t)0x7359, (q15_t)0x734f, (q15_t)0x7344, (q15_t)0x7339, (q15_t)0x732e, (q15_t)0x7323, (q15_t)0x7318, (q15_t)0x730d,
+  (q15_t)0x7302, (q15_t)0x72f7, (q15_t)0x72ec, (q15_t)0x72e1, (q15_t)0x72d5, (q15_t)0x72ca, (q15_t)0x72bf, (q15_t)0x72b4,
+  (q15_t)0x72a9, (q15_t)0x729e, (q15_t)0x7293, (q15_t)0x7287, (q15_t)0x727c, (q15_t)0x7271, (q15_t)0x7266, (q15_t)0x725a,
+  (q15_t)0x724f, (q15_t)0x7244, (q15_t)0x7238, (q15_t)0x722d, (q15_t)0x7222, (q15_t)0x7216, (q15_t)0x720b, (q15_t)0x71ff,
+  (q15_t)0x71f4, (q15_t)0x71e9, (q15_t)0x71dd, (q15_t)0x71d2, (q15_t)0x71c6, (q15_t)0x71bb, (q15_t)0x71af, (q15_t)0x71a3,
+  (q15_t)0x7198, (q15_t)0x718c, (q15_t)0x7181, (q15_t)0x7175, (q15_t)0x7169, (q15_t)0x715e, (q15_t)0x7152, (q15_t)0x7146,
+  (q15_t)0x713b, (q15_t)0x712f, (q15_t)0x7123, (q15_t)0x7117, (q15_t)0x710c, (q15_t)0x7100, (q15_t)0x70f4, (q15_t)0x70e8,
+  (q15_t)0x70dc, (q15_t)0x70d1, (q15_t)0x70c5, (q15_t)0x70b9, (q15_t)0x70ad, (q15_t)0x70a1, (q15_t)0x7095, (q15_t)0x7089,
+  (q15_t)0x707d, (q15_t)0x7071, (q15_t)0x7065, (q15_t)0x7059, (q15_t)0x704d, (q15_t)0x7041, (q15_t)0x7035, (q15_t)0x7029,
+  (q15_t)0x701d, (q15_t)0x7010, (q15_t)0x7004, (q15_t)0x6ff8, (q15_t)0x6fec, (q15_t)0x6fe0, (q15_t)0x6fd3, (q15_t)0x6fc7,
+  (q15_t)0x6fbb, (q15_t)0x6faf, (q15_t)0x6fa2, (q15_t)0x6f96, (q15_t)0x6f8a, (q15_t)0x6f7d, (q15_t)0x6f71, (q15_t)0x6f65,
+  (q15_t)0x6f58, (q15_t)0x6f4c, (q15_t)0x6f3f, (q15_t)0x6f33, (q15_t)0x6f27, (q15_t)0x6f1a, (q15_t)0x6f0e, (q15_t)0x6f01,
+  (q15_t)0x6ef5, (q15_t)0x6ee8, (q15_t)0x6edc, (q15_t)0x6ecf, (q15_t)0x6ec2, (q15_t)0x6eb6, (q15_t)0x6ea9, (q15_t)0x6e9c,
+  (q15_t)0x6e90, (q15_t)0x6e83, (q15_t)0x6e76, (q15_t)0x6e6a, (q15_t)0x6e5d, (q15_t)0x6e50, (q15_t)0x6e44, (q15_t)0x6e37,
+  (q15_t)0x6e2a, (q15_t)0x6e1d, (q15_t)0x6e10, (q15_t)0x6e04, (q15_t)0x6df7, (q15_t)0x6dea, (q15_t)0x6ddd, (q15_t)0x6dd0,
+  (q15_t)0x6dc3, (q15_t)0x6db6, (q15_t)0x6da9, (q15_t)0x6d9c, (q15_t)0x6d8f, (q15_t)0x6d82, (q15_t)0x6d75, (q15_t)0x6d68,
+  (q15_t)0x6d5b, (q15_t)0x6d4e, (q15_t)0x6d41, (q15_t)0x6d34, (q15_t)0x6d27, (q15_t)0x6d1a, (q15_t)0x6d0c, (q15_t)0x6cff,
+  (q15_t)0x6cf2, (q15_t)0x6ce5, (q15_t)0x6cd8, (q15_t)0x6cca, (q15_t)0x6cbd, (q15_t)0x6cb0, (q15_t)0x6ca3, (q15_t)0x6c95,
+  (q15_t)0x6c88, (q15_t)0x6c7b, (q15_t)0x6c6d, (q15_t)0x6c60, (q15_t)0x6c53, (q15_t)0x6c45, (q15_t)0x6c38, (q15_t)0x6c2a,
+  (q15_t)0x6c1d, (q15_t)0x6c0f, (q15_t)0x6c02, (q15_t)0x6bf5, (q15_t)0x6be7, (q15_t)0x6bd9, (q15_t)0x6bcc, (q15_t)0x6bbe,
+  (q15_t)0x6bb1, (q15_t)0x6ba3, (q15_t)0x6b96, (q15_t)0x6b88, (q15_t)0x6b7a, (q15_t)0x6b6d, (q15_t)0x6b5f, (q15_t)0x6b51,
+  (q15_t)0x6b44, (q15_t)0x6b36, (q15_t)0x6b28, (q15_t)0x6b1a, (q15_t)0x6b0d, (q15_t)0x6aff, (q15_t)0x6af1, (q15_t)0x6ae3,
+  (q15_t)0x6ad5, (q15_t)0x6ac8, (q15_t)0x6aba, (q15_t)0x6aac, (q15_t)0x6a9e, (q15_t)0x6a90, (q15_t)0x6a82, (q15_t)0x6a74,
+  (q15_t)0x6a66, (q15_t)0x6a58, (q15_t)0x6a4a, (q15_t)0x6a3c, (q15_t)0x6a2e, (q15_t)0x6a20, (q15_t)0x6a12, (q15_t)0x6a04,
+  (q15_t)0x69f6, (q15_t)0x69e8, (q15_t)0x69da, (q15_t)0x69cb, (q15_t)0x69bd, (q15_t)0x69af, (q15_t)0x69a1, (q15_t)0x6993,
+  (q15_t)0x6985, (q15_t)0x6976, (q15_t)0x6968, (q15_t)0x695a, (q15_t)0x694b, (q15_t)0x693d, (q15_t)0x692f, (q15_t)0x6921,
+  (q15_t)0x6912, (q15_t)0x6904, (q15_t)0x68f5, (q15_t)0x68e7, (q15_t)0x68d9, (q15_t)0x68ca, (q15_t)0x68bc, (q15_t)0x68ad,
+  (q15_t)0x689f, (q15_t)0x6890, (q15_t)0x6882, (q15_t)0x6873, (q15_t)0x6865, (q15_t)0x6856, (q15_t)0x6848, (q15_t)0x6839,
+  (q15_t)0x682b, (q15_t)0x681c, (q15_t)0x680d, (q15_t)0x67ff, (q15_t)0x67f0, (q15_t)0x67e1, (q15_t)0x67d3, (q15_t)0x67c4,
+  (q15_t)0x67b5, (q15_t)0x67a6, (q15_t)0x6798, (q15_t)0x6789, (q15_t)0x677a, (q15_t)0x676b, (q15_t)0x675d, (q15_t)0x674e,
+  (q15_t)0x673f, (q15_t)0x6730, (q15_t)0x6721, (q15_t)0x6712, (q15_t)0x6703, (q15_t)0x66f4, (q15_t)0x66e5, (q15_t)0x66d6,
+  (q15_t)0x66c8, (q15_t)0x66b9, (q15_t)0x66aa, (q15_t)0x669b, (q15_t)0x668b, (q15_t)0x667c, (q15_t)0x666d, (q15_t)0x665e,
+  (q15_t)0x664f, (q15_t)0x6640, (q15_t)0x6631, (q15_t)0x6622, (q15_t)0x6613, (q15_t)0x6603, (q15_t)0x65f4, (q15_t)0x65e5,
+  (q15_t)0x65d6, (q15_t)0x65c7, (q15_t)0x65b7, (q15_t)0x65a8, (q15_t)0x6599, (q15_t)0x658a, (q15_t)0x657a, (q15_t)0x656b,
+  (q15_t)0x655c, (q15_t)0x654c, (q15_t)0x653d, (q15_t)0x652d, (q15_t)0x651e, (q15_t)0x650f, (q15_t)0x64ff, (q15_t)0x64f0,
+  (q15_t)0x64e0, (q15_t)0x64d1, (q15_t)0x64c1, (q15_t)0x64b2, (q15_t)0x64a2, (q15_t)0x6493, (q15_t)0x6483, (q15_t)0x6474,
+  (q15_t)0x6464, (q15_t)0x6454, (q15_t)0x6445, (q15_t)0x6435, (q15_t)0x6426, (q15_t)0x6416, (q15_t)0x6406, (q15_t)0x63f7,
+  (q15_t)0x63e7, (q15_t)0x63d7, (q15_t)0x63c7, (q15_t)0x63b8, (q15_t)0x63a8, (q15_t)0x6398, (q15_t)0x6388, (q15_t)0x6378,
+  (q15_t)0x6369, (q15_t)0x6359, (q15_t)0x6349, (q15_t)0x6339, (q15_t)0x6329, (q15_t)0x6319, (q15_t)0x6309, (q15_t)0x62f9,
+  (q15_t)0x62ea, (q15_t)0x62da, (q15_t)0x62ca, (q15_t)0x62ba, (q15_t)0x62aa, (q15_t)0x629a, (q15_t)0x628a, (q15_t)0x627a,
+  (q15_t)0x6269, (q15_t)0x6259, (q15_t)0x6249, (q15_t)0x6239, (q15_t)0x6229, (q15_t)0x6219, (q15_t)0x6209, (q15_t)0x61f9,
+  (q15_t)0x61e8, (q15_t)0x61d8, (q15_t)0x61c8, (q15_t)0x61b8, (q15_t)0x61a8, (q15_t)0x6197, (q15_t)0x6187, (q15_t)0x6177,
+  (q15_t)0x6166, (q15_t)0x6156, (q15_t)0x6146, (q15_t)0x6135, (q15_t)0x6125, (q15_t)0x6115, (q15_t)0x6104, (q15_t)0x60f4,
+  (q15_t)0x60e4, (q15_t)0x60d3, (q15_t)0x60c3, (q15_t)0x60b2, (q15_t)0x60a2, (q15_t)0x6091, (q15_t)0x6081, (q15_t)0x6070,
+  (q15_t)0x6060, (q15_t)0x604f, (q15_t)0x603f, (q15_t)0x602e, (q15_t)0x601d, (q15_t)0x600d, (q15_t)0x5ffc, (q15_t)0x5fec,
+  (q15_t)0x5fdb, (q15_t)0x5fca, (q15_t)0x5fba, (q15_t)0x5fa9, (q15_t)0x5f98, (q15_t)0x5f87, (q15_t)0x5f77, (q15_t)0x5f66,
+  (q15_t)0x5f55, (q15_t)0x5f44, (q15_t)0x5f34, (q15_t)0x5f23, (q15_t)0x5f12, (q15_t)0x5f01, (q15_t)0x5ef0, (q15_t)0x5edf,
+  (q15_t)0x5ecf, (q15_t)0x5ebe, (q15_t)0x5ead, (q15_t)0x5e9c, (q15_t)0x5e8b, (q15_t)0x5e7a, (q15_t)0x5e69, (q15_t)0x5e58,
+  (q15_t)0x5e47, (q15_t)0x5e36, (q15_t)0x5e25, (q15_t)0x5e14, (q15_t)0x5e03, (q15_t)0x5df2, (q15_t)0x5de1, (q15_t)0x5dd0,
+  (q15_t)0x5dbf, (q15_t)0x5dad, (q15_t)0x5d9c, (q15_t)0x5d8b, (q15_t)0x5d7a, (q15_t)0x5d69, (q15_t)0x5d58, (q15_t)0x5d46,
+  (q15_t)0x5d35, (q15_t)0x5d24, (q15_t)0x5d13, (q15_t)0x5d01, (q15_t)0x5cf0, (q15_t)0x5cdf, (q15_t)0x5cce, (q15_t)0x5cbc,
+  (q15_t)0x5cab, (q15_t)0x5c9a, (q15_t)0x5c88, (q15_t)0x5c77, (q15_t)0x5c66, (q15_t)0x5c54, (q15_t)0x5c43, (q15_t)0x5c31,
+  (q15_t)0x5c20, (q15_t)0x5c0e, (q15_t)0x5bfd, (q15_t)0x5beb, (q15_t)0x5bda, (q15_t)0x5bc8, (q15_t)0x5bb7, (q15_t)0x5ba5,
+  (q15_t)0x5b94, (q15_t)0x5b82, (q15_t)0x5b71, (q15_t)0x5b5f, (q15_t)0x5b4d, (q15_t)0x5b3c, (q15_t)0x5b2a, (q15_t)0x5b19,
+  (q15_t)0x5b07, (q15_t)0x5af5, (q15_t)0x5ae4, (q15_t)0x5ad2, (q15_t)0x5ac0, (q15_t)0x5aae, (q15_t)0x5a9d, (q15_t)0x5a8b,
+  (q15_t)0x5a79, (q15_t)0x5a67, (q15_t)0x5a56, (q15_t)0x5a44, (q15_t)0x5a32, (q15_t)0x5a20, (q15_t)0x5a0e, (q15_t)0x59fc,
+  (q15_t)0x59ea, (q15_t)0x59d9, (q15_t)0x59c7, (q15_t)0x59b5, (q15_t)0x59a3, (q15_t)0x5991, (q15_t)0x597f, (q15_t)0x596d,
+  (q15_t)0x595b, (q15_t)0x5949, (q15_t)0x5937, (q15_t)0x5925, (q15_t)0x5913, (q15_t)0x5901, (q15_t)0x58ef, (q15_t)0x58dd,
+  (q15_t)0x58cb, (q15_t)0x58b8, (q15_t)0x58a6, (q15_t)0x5894, (q15_t)0x5882, (q15_t)0x5870, (q15_t)0x585e, (q15_t)0x584b,
+  (q15_t)0x5839, (q15_t)0x5827, (q15_t)0x5815, (q15_t)0x5803, (q15_t)0x57f0, (q15_t)0x57de, (q15_t)0x57cc, (q15_t)0x57b9,
+  (q15_t)0x57a7, (q15_t)0x5795, (q15_t)0x5783, (q15_t)0x5770, (q15_t)0x575e, (q15_t)0x574b, (q15_t)0x5739, (q15_t)0x5727,
+  (q15_t)0x5714, (q15_t)0x5702, (q15_t)0x56ef, (q15_t)0x56dd, (q15_t)0x56ca, (q15_t)0x56b8, (q15_t)0x56a5, (q15_t)0x5693,
+  (q15_t)0x5680, (q15_t)0x566e, (q15_t)0x565b, (q15_t)0x5649, (q15_t)0x5636, (q15_t)0x5624, (q15_t)0x5611, (q15_t)0x55fe,
+  (q15_t)0x55ec, (q15_t)0x55d9, (q15_t)0x55c7, (q15_t)0x55b4, (q15_t)0x55a1, (q15_t)0x558f, (q15_t)0x557c, (q15_t)0x5569,
+  (q15_t)0x5556, (q15_t)0x5544, (q15_t)0x5531, (q15_t)0x551e, (q15_t)0x550b, (q15_t)0x54f9, (q15_t)0x54e6, (q15_t)0x54d3,
+  (q15_t)0x54c0, (q15_t)0x54ad, (q15_t)0x549a, (q15_t)0x5488, (q15_t)0x5475, (q15_t)0x5462, (q15_t)0x544f, (q15_t)0x543c,
+  (q15_t)0x5429, (q15_t)0x5416, (q15_t)0x5403, (q15_t)0x53f0, (q15_t)0x53dd, (q15_t)0x53ca, (q15_t)0x53b7, (q15_t)0x53a4,
+  (q15_t)0x5391, (q15_t)0x537e, (q15_t)0x536b, (q15_t)0x5358, (q15_t)0x5345, (q15_t)0x5332, (q15_t)0x531f, (q15_t)0x530c,
+  (q15_t)0x52f8, (q15_t)0x52e5, (q15_t)0x52d2, (q15_t)0x52bf, (q15_t)0x52ac, (q15_t)0x5299, (q15_t)0x5285, (q15_t)0x5272,
+  (q15_t)0x525f, (q15_t)0x524c, (q15_t)0x5238, (q15_t)0x5225, (q15_t)0x5212, (q15_t)0x51ff, (q15_t)0x51eb, (q15_t)0x51d8,
+  (q15_t)0x51c5, (q15_t)0x51b1, (q15_t)0x519e, (q15_t)0x518b, (q15_t)0x5177, (q15_t)0x5164, (q15_t)0x5150, (q15_t)0x513d,
+  (q15_t)0x512a, (q15_t)0x5116, (q15_t)0x5103, (q15_t)0x50ef, (q15_t)0x50dc, (q15_t)0x50c8, (q15_t)0x50b5, (q15_t)0x50a1,
+  (q15_t)0x508e, (q15_t)0x507a, (q15_t)0x5067, (q15_t)0x5053, (q15_t)0x503f, (q15_t)0x502c, (q15_t)0x5018, (q15_t)0x5005,
+  (q15_t)0x4ff1, (q15_t)0x4fdd, (q15_t)0x4fca, (q15_t)0x4fb6, (q15_t)0x4fa2, (q15_t)0x4f8f, (q15_t)0x4f7b, (q15_t)0x4f67,
+  (q15_t)0x4f54, (q15_t)0x4f40, (q15_t)0x4f2c, (q15_t)0x4f18, (q15_t)0x4f05, (q15_t)0x4ef1, (q15_t)0x4edd, (q15_t)0x4ec9,
+  (q15_t)0x4eb6, (q15_t)0x4ea2, (q15_t)0x4e8e, (q15_t)0x4e7a, (q15_t)0x4e66, (q15_t)0x4e52, (q15_t)0x4e3e, (q15_t)0x4e2a,
+  (q15_t)0x4e17, (q15_t)0x4e03, (q15_t)0x4def, (q15_t)0x4ddb, (q15_t)0x4dc7, (q15_t)0x4db3, (q15_t)0x4d9f, (q15_t)0x4d8b,
+  (q15_t)0x4d77, (q15_t)0x4d63, (q15_t)0x4d4f, (q15_t)0x4d3b, (q15_t)0x4d27, (q15_t)0x4d13, (q15_t)0x4cff, (q15_t)0x4ceb,
+  (q15_t)0x4cd6, (q15_t)0x4cc2, (q15_t)0x4cae, (q15_t)0x4c9a, (q15_t)0x4c86, (q15_t)0x4c72, (q15_t)0x4c5e, (q15_t)0x4c49,
+  (q15_t)0x4c35, (q15_t)0x4c21, (q15_t)0x4c0d, (q15_t)0x4bf9, (q15_t)0x4be4, (q15_t)0x4bd0, (q15_t)0x4bbc, (q15_t)0x4ba8,
+  (q15_t)0x4b93, (q15_t)0x4b7f, (q15_t)0x4b6b, (q15_t)0x4b56, (q15_t)0x4b42, (q15_t)0x4b2e, (q15_t)0x4b19, (q15_t)0x4b05,
+  (q15_t)0x4af1, (q15_t)0x4adc, (q15_t)0x4ac8, (q15_t)0x4ab4, (q15_t)0x4a9f, (q15_t)0x4a8b, (q15_t)0x4a76, (q15_t)0x4a62,
+  (q15_t)0x4a4d, (q15_t)0x4a39, (q15_t)0x4a24, (q15_t)0x4a10, (q15_t)0x49fb, (q15_t)0x49e7, (q15_t)0x49d2, (q15_t)0x49be,
+  (q15_t)0x49a9, (q15_t)0x4995, (q15_t)0x4980, (q15_t)0x496c, (q15_t)0x4957, (q15_t)0x4942, (q15_t)0x492e, (q15_t)0x4919,
+  (q15_t)0x4905, (q15_t)0x48f0, (q15_t)0x48db, (q15_t)0x48c7, (q15_t)0x48b2, (q15_t)0x489d, (q15_t)0x4888, (q15_t)0x4874,
+  (q15_t)0x485f, (q15_t)0x484a, (q15_t)0x4836, (q15_t)0x4821, (q15_t)0x480c, (q15_t)0x47f7, (q15_t)0x47e2, (q15_t)0x47ce,
+  (q15_t)0x47b9, (q15_t)0x47a4, (q15_t)0x478f, (q15_t)0x477a, (q15_t)0x4765, (q15_t)0x4751, (q15_t)0x473c, (q15_t)0x4727,
+  (q15_t)0x4712, (q15_t)0x46fd, (q15_t)0x46e8, (q15_t)0x46d3, (q15_t)0x46be, (q15_t)0x46a9, (q15_t)0x4694, (q15_t)0x467f,
+  (q15_t)0x466a, (q15_t)0x4655, (q15_t)0x4640, (q15_t)0x462b, (q15_t)0x4616, (q15_t)0x4601, (q15_t)0x45ec, (q15_t)0x45d7,
+  (q15_t)0x45c2, (q15_t)0x45ad, (q15_t)0x4598, (q15_t)0x4583, (q15_t)0x456e, (q15_t)0x4559, (q15_t)0x4544, (q15_t)0x452e,
+  (q15_t)0x4519, (q15_t)0x4504, (q15_t)0x44ef, (q15_t)0x44da, (q15_t)0x44c5, (q15_t)0x44af, (q15_t)0x449a, (q15_t)0x4485,
+  (q15_t)0x4470, (q15_t)0x445a, (q15_t)0x4445, (q15_t)0x4430, (q15_t)0x441b, (q15_t)0x4405, (q15_t)0x43f0, (q15_t)0x43db,
+  (q15_t)0x43c5, (q15_t)0x43b0, (q15_t)0x439b, (q15_t)0x4385, (q15_t)0x4370, (q15_t)0x435b, (q15_t)0x4345, (q15_t)0x4330,
+  (q15_t)0x431b, (q15_t)0x4305, (q15_t)0x42f0, (q15_t)0x42da, (q15_t)0x42c5, (q15_t)0x42af, (q15_t)0x429a, (q15_t)0x4284,
+  (q15_t)0x426f, (q15_t)0x425a, (q15_t)0x4244, (q15_t)0x422f, (q15_t)0x4219, (q15_t)0x4203, (q15_t)0x41ee, (q15_t)0x41d8,
+  (q15_t)0x41c3, (q15_t)0x41ad, (q15_t)0x4198, (q15_t)0x4182, (q15_t)0x416d, (q15_t)0x4157, (q15_t)0x4141, (q15_t)0x412c,
+  (q15_t)0x4116, (q15_t)0x4100, (q15_t)0x40eb, (q15_t)0x40d5, (q15_t)0x40bf, (q15_t)0x40aa, (q15_t)0x4094, (q15_t)0x407e,
+  (q15_t)0x4069, (q15_t)0x4053, (q15_t)0x403d, (q15_t)0x4027, (q15_t)0x4012, (q15_t)0x3ffc, (q15_t)0x3fe6, (q15_t)0x3fd0,
+  (q15_t)0x3fbb, (q15_t)0x3fa5, (q15_t)0x3f8f, (q15_t)0x3f79, (q15_t)0x3f63, (q15_t)0x3f4d, (q15_t)0x3f38, (q15_t)0x3f22,
+  (q15_t)0x3f0c, (q15_t)0x3ef6, (q15_t)0x3ee0, (q15_t)0x3eca, (q15_t)0x3eb4, (q15_t)0x3e9e, (q15_t)0x3e88, (q15_t)0x3e73,
+  (q15_t)0x3e5d, (q15_t)0x3e47, (q15_t)0x3e31, (q15_t)0x3e1b, (q15_t)0x3e05, (q15_t)0x3def, (q15_t)0x3dd9, (q15_t)0x3dc3,
+  (q15_t)0x3dad, (q15_t)0x3d97, (q15_t)0x3d81, (q15_t)0x3d6b, (q15_t)0x3d55, (q15_t)0x3d3e, (q15_t)0x3d28, (q15_t)0x3d12,
+  (q15_t)0x3cfc, (q15_t)0x3ce6, (q15_t)0x3cd0, (q15_t)0x3cba, (q15_t)0x3ca4, (q15_t)0x3c8e, (q15_t)0x3c77, (q15_t)0x3c61,
+  (q15_t)0x3c4b, (q15_t)0x3c35, (q15_t)0x3c1f, (q15_t)0x3c09, (q15_t)0x3bf2, (q15_t)0x3bdc, (q15_t)0x3bc6, (q15_t)0x3bb0,
+  (q15_t)0x3b99, (q15_t)0x3b83, (q15_t)0x3b6d, (q15_t)0x3b57, (q15_t)0x3b40, (q15_t)0x3b2a, (q15_t)0x3b14, (q15_t)0x3afe,
+  (q15_t)0x3ae7, (q15_t)0x3ad1, (q15_t)0x3abb, (q15_t)0x3aa4, (q15_t)0x3a8e, (q15_t)0x3a78, (q15_t)0x3a61, (q15_t)0x3a4b,
+  (q15_t)0x3a34, (q15_t)0x3a1e, (q15_t)0x3a08, (q15_t)0x39f1, (q15_t)0x39db, (q15_t)0x39c4, (q15_t)0x39ae, (q15_t)0x3998,
+  (q15_t)0x3981, (q15_t)0x396b, (q15_t)0x3954, (q15_t)0x393e, (q15_t)0x3927, (q15_t)0x3911, (q15_t)0x38fa, (q15_t)0x38e4,
+  (q15_t)0x38cd, (q15_t)0x38b7, (q15_t)0x38a0, (q15_t)0x388a, (q15_t)0x3873, (q15_t)0x385d, (q15_t)0x3846, (q15_t)0x382f,
+  (q15_t)0x3819, (q15_t)0x3802, (q15_t)0x37ec, (q15_t)0x37d5, (q15_t)0x37be, (q15_t)0x37a8, (q15_t)0x3791, (q15_t)0x377a,
+  (q15_t)0x3764, (q15_t)0x374d, (q15_t)0x3736, (q15_t)0x3720, (q15_t)0x3709, (q15_t)0x36f2, (q15_t)0x36dc, (q15_t)0x36c5,
+  (q15_t)0x36ae, (q15_t)0x3698, (q15_t)0x3681, (q15_t)0x366a, (q15_t)0x3653, (q15_t)0x363d, (q15_t)0x3626, (q15_t)0x360f,
+  (q15_t)0x35f8, (q15_t)0x35e1, (q15_t)0x35cb, (q15_t)0x35b4, (q15_t)0x359d, (q15_t)0x3586, (q15_t)0x356f, (q15_t)0x3558,
+  (q15_t)0x3542, (q15_t)0x352b, (q15_t)0x3514, (q15_t)0x34fd, (q15_t)0x34e6, (q15_t)0x34cf, (q15_t)0x34b8, (q15_t)0x34a1,
+  (q15_t)0x348b, (q15_t)0x3474, (q15_t)0x345d, (q15_t)0x3446, (q15_t)0x342f, (q15_t)0x3418, (q15_t)0x3401, (q15_t)0x33ea,
+  (q15_t)0x33d3, (q15_t)0x33bc, (q15_t)0x33a5, (q15_t)0x338e, (q15_t)0x3377, (q15_t)0x3360, (q15_t)0x3349, (q15_t)0x3332,
+  (q15_t)0x331b, (q15_t)0x3304, (q15_t)0x32ed, (q15_t)0x32d6, (q15_t)0x32bf, (q15_t)0x32a8, (q15_t)0x3290, (q15_t)0x3279,
+  (q15_t)0x3262, (q15_t)0x324b, (q15_t)0x3234, (q15_t)0x321d, (q15_t)0x3206, (q15_t)0x31ef, (q15_t)0x31d8, (q15_t)0x31c0,
+  (q15_t)0x31a9, (q15_t)0x3192, (q15_t)0x317b, (q15_t)0x3164, (q15_t)0x314c, (q15_t)0x3135, (q15_t)0x311e, (q15_t)0x3107,
+  (q15_t)0x30f0, (q15_t)0x30d8, (q15_t)0x30c1, (q15_t)0x30aa, (q15_t)0x3093, (q15_t)0x307b, (q15_t)0x3064, (q15_t)0x304d,
+  (q15_t)0x3036, (q15_t)0x301e, (q15_t)0x3007, (q15_t)0x2ff0, (q15_t)0x2fd8, (q15_t)0x2fc1, (q15_t)0x2faa, (q15_t)0x2f92,
+  (q15_t)0x2f7b, (q15_t)0x2f64, (q15_t)0x2f4c, (q15_t)0x2f35, (q15_t)0x2f1e, (q15_t)0x2f06, (q15_t)0x2eef, (q15_t)0x2ed8,
+  (q15_t)0x2ec0, (q15_t)0x2ea9, (q15_t)0x2e91, (q15_t)0x2e7a, (q15_t)0x2e63, (q15_t)0x2e4b, (q15_t)0x2e34, (q15_t)0x2e1c,
+  (q15_t)0x2e05, (q15_t)0x2ded, (q15_t)0x2dd6, (q15_t)0x2dbe, (q15_t)0x2da7, (q15_t)0x2d8f, (q15_t)0x2d78, (q15_t)0x2d60,
+  (q15_t)0x2d49, (q15_t)0x2d31, (q15_t)0x2d1a, (q15_t)0x2d02, (q15_t)0x2ceb, (q15_t)0x2cd3, (q15_t)0x2cbc, (q15_t)0x2ca4,
+  (q15_t)0x2c8d, (q15_t)0x2c75, (q15_t)0x2c5e, (q15_t)0x2c46, (q15_t)0x2c2e, (q15_t)0x2c17, (q15_t)0x2bff, (q15_t)0x2be8,
+  (q15_t)0x2bd0, (q15_t)0x2bb8, (q15_t)0x2ba1, (q15_t)0x2b89, (q15_t)0x2b71, (q15_t)0x2b5a, (q15_t)0x2b42, (q15_t)0x2b2b,
+  (q15_t)0x2b13, (q15_t)0x2afb, (q15_t)0x2ae4, (q15_t)0x2acc, (q15_t)0x2ab4, (q15_t)0x2a9c, (q15_t)0x2a85, (q15_t)0x2a6d,
+  (q15_t)0x2a55, (q15_t)0x2a3e, (q15_t)0x2a26, (q15_t)0x2a0e, (q15_t)0x29f6, (q15_t)0x29df, (q15_t)0x29c7, (q15_t)0x29af,
+  (q15_t)0x2997, (q15_t)0x2980, (q15_t)0x2968, (q15_t)0x2950, (q15_t)0x2938, (q15_t)0x2920, (q15_t)0x2909, (q15_t)0x28f1,
+  (q15_t)0x28d9, (q15_t)0x28c1, (q15_t)0x28a9, (q15_t)0x2892, (q15_t)0x287a, (q15_t)0x2862, (q15_t)0x284a, (q15_t)0x2832,
+  (q15_t)0x281a, (q15_t)0x2802, (q15_t)0x27eb, (q15_t)0x27d3, (q15_t)0x27bb, (q15_t)0x27a3, (q15_t)0x278b, (q15_t)0x2773,
+  (q15_t)0x275b, (q15_t)0x2743, (q15_t)0x272b, (q15_t)0x2713, (q15_t)0x26fb, (q15_t)0x26e4, (q15_t)0x26cc, (q15_t)0x26b4,
+  (q15_t)0x269c, (q15_t)0x2684, (q15_t)0x266c, (q15_t)0x2654, (q15_t)0x263c, (q15_t)0x2624, (q15_t)0x260c, (q15_t)0x25f4,
+  (q15_t)0x25dc, (q15_t)0x25c4, (q15_t)0x25ac, (q15_t)0x2594, (q15_t)0x257c, (q15_t)0x2564, (q15_t)0x254c, (q15_t)0x2534,
+  (q15_t)0x251c, (q15_t)0x2503, (q15_t)0x24eb, (q15_t)0x24d3, (q15_t)0x24bb, (q15_t)0x24a3, (q15_t)0x248b, (q15_t)0x2473,
+  (q15_t)0x245b, (q15_t)0x2443, (q15_t)0x242b, (q15_t)0x2413, (q15_t)0x23fa, (q15_t)0x23e2, (q15_t)0x23ca, (q15_t)0x23b2,
+  (q15_t)0x239a, (q15_t)0x2382, (q15_t)0x236a, (q15_t)0x2352, (q15_t)0x2339, (q15_t)0x2321, (q15_t)0x2309, (q15_t)0x22f1,
+  (q15_t)0x22d9, (q15_t)0x22c0, (q15_t)0x22a8, (q15_t)0x2290, (q15_t)0x2278, (q15_t)0x2260, (q15_t)0x2247, (q15_t)0x222f,
+  (q15_t)0x2217, (q15_t)0x21ff, (q15_t)0x21e7, (q15_t)0x21ce, (q15_t)0x21b6, (q15_t)0x219e, (q15_t)0x2186, (q15_t)0x216d,
+  (q15_t)0x2155, (q15_t)0x213d, (q15_t)0x2125, (q15_t)0x210c, (q15_t)0x20f4, (q15_t)0x20dc, (q15_t)0x20c3, (q15_t)0x20ab,
+  (q15_t)0x2093, (q15_t)0x207a, (q15_t)0x2062, (q15_t)0x204a, (q15_t)0x2032, (q15_t)0x2019, (q15_t)0x2001, (q15_t)0x1fe9,
+  (q15_t)0x1fd0, (q15_t)0x1fb8, (q15_t)0x1f9f, (q15_t)0x1f87, (q15_t)0x1f6f, (q15_t)0x1f56, (q15_t)0x1f3e, (q15_t)0x1f26,
+  (q15_t)0x1f0d, (q15_t)0x1ef5, (q15_t)0x1edd, (q15_t)0x1ec4, (q15_t)0x1eac, (q15_t)0x1e93, (q15_t)0x1e7b, (q15_t)0x1e62,
+  (q15_t)0x1e4a, (q15_t)0x1e32, (q15_t)0x1e19, (q15_t)0x1e01, (q15_t)0x1de8, (q15_t)0x1dd0, (q15_t)0x1db7, (q15_t)0x1d9f,
+  (q15_t)0x1d87, (q15_t)0x1d6e, (q15_t)0x1d56, (q15_t)0x1d3d, (q15_t)0x1d25, (q15_t)0x1d0c, (q15_t)0x1cf4, (q15_t)0x1cdb,
+  (q15_t)0x1cc3, (q15_t)0x1caa, (q15_t)0x1c92, (q15_t)0x1c79, (q15_t)0x1c61, (q15_t)0x1c48, (q15_t)0x1c30, (q15_t)0x1c17,
+  (q15_t)0x1bff, (q15_t)0x1be6, (q15_t)0x1bce, (q15_t)0x1bb5, (q15_t)0x1b9d, (q15_t)0x1b84, (q15_t)0x1b6c, (q15_t)0x1b53,
+  (q15_t)0x1b3a, (q15_t)0x1b22, (q15_t)0x1b09, (q15_t)0x1af1, (q15_t)0x1ad8, (q15_t)0x1ac0, (q15_t)0x1aa7, (q15_t)0x1a8e,
+  (q15_t)0x1a76, (q15_t)0x1a5d, (q15_t)0x1a45, (q15_t)0x1a2c, (q15_t)0x1a13, (q15_t)0x19fb, (q15_t)0x19e2, (q15_t)0x19ca,
+  (q15_t)0x19b1, (q15_t)0x1998, (q15_t)0x1980, (q15_t)0x1967, (q15_t)0x194e, (q15_t)0x1936, (q15_t)0x191d, (q15_t)0x1905,
+  (q15_t)0x18ec, (q15_t)0x18d3, (q15_t)0x18bb, (q15_t)0x18a2, (q15_t)0x1889, (q15_t)0x1871, (q15_t)0x1858, (q15_t)0x183f,
+  (q15_t)0x1827, (q15_t)0x180e, (q15_t)0x17f5, (q15_t)0x17dd, (q15_t)0x17c4, (q15_t)0x17ab, (q15_t)0x1792, (q15_t)0x177a,
+  (q15_t)0x1761, (q15_t)0x1748, (q15_t)0x1730, (q15_t)0x1717, (q15_t)0x16fe, (q15_t)0x16e5, (q15_t)0x16cd, (q15_t)0x16b4,
+  (q15_t)0x169b, (q15_t)0x1682, (q15_t)0x166a, (q15_t)0x1651, (q15_t)0x1638, (q15_t)0x161f, (q15_t)0x1607, (q15_t)0x15ee,
+  (q15_t)0x15d5, (q15_t)0x15bc, (q15_t)0x15a4, (q15_t)0x158b, (q15_t)0x1572, (q15_t)0x1559, (q15_t)0x1541, (q15_t)0x1528,
+  (q15_t)0x150f, (q15_t)0x14f6, (q15_t)0x14dd, (q15_t)0x14c5, (q15_t)0x14ac, (q15_t)0x1493, (q15_t)0x147a, (q15_t)0x1461,
+  (q15_t)0x1449, (q15_t)0x1430, (q15_t)0x1417, (q15_t)0x13fe, (q15_t)0x13e5, (q15_t)0x13cc, (q15_t)0x13b4, (q15_t)0x139b,
+  (q15_t)0x1382, (q15_t)0x1369, (q15_t)0x1350, (q15_t)0x1337, (q15_t)0x131f, (q15_t)0x1306, (q15_t)0x12ed, (q15_t)0x12d4,
+  (q15_t)0x12bb, (q15_t)0x12a2, (q15_t)0x1289, (q15_t)0x1271, (q15_t)0x1258, (q15_t)0x123f, (q15_t)0x1226, (q15_t)0x120d,
+  (q15_t)0x11f4, (q15_t)0x11db, (q15_t)0x11c2, (q15_t)0x11a9, (q15_t)0x1191, (q15_t)0x1178, (q15_t)0x115f, (q15_t)0x1146,
+  (q15_t)0x112d, (q15_t)0x1114, (q15_t)0x10fb, (q15_t)0x10e2, (q15_t)0x10c9, (q15_t)0x10b0, (q15_t)0x1098, (q15_t)0x107f,
+  (q15_t)0x1066, (q15_t)0x104d, (q15_t)0x1034, (q15_t)0x101b, (q15_t)0x1002, (q15_t)0xfe9, (q15_t)0xfd0, (q15_t)0xfb7,
+  (q15_t)0xf9e, (q15_t)0xf85, (q15_t)0xf6c, (q15_t)0xf53, (q15_t)0xf3a, (q15_t)0xf21, (q15_t)0xf08, (q15_t)0xef0,
+  (q15_t)0xed7, (q15_t)0xebe, (q15_t)0xea5, (q15_t)0xe8c, (q15_t)0xe73, (q15_t)0xe5a, (q15_t)0xe41, (q15_t)0xe28,
+  (q15_t)0xe0f, (q15_t)0xdf6, (q15_t)0xddd, (q15_t)0xdc4, (q15_t)0xdab, (q15_t)0xd92, (q15_t)0xd79, (q15_t)0xd60,
+  (q15_t)0xd47, (q15_t)0xd2e, (q15_t)0xd15, (q15_t)0xcfc, (q15_t)0xce3, (q15_t)0xcca, (q15_t)0xcb1, (q15_t)0xc98,
+  (q15_t)0xc7f, (q15_t)0xc66, (q15_t)0xc4d, (q15_t)0xc34, (q15_t)0xc1b, (q15_t)0xc02, (q15_t)0xbe9, (q15_t)0xbd0,
+  (q15_t)0xbb7, (q15_t)0xb9e, (q15_t)0xb85, (q15_t)0xb6c, (q15_t)0xb53, (q15_t)0xb3a, (q15_t)0xb20, (q15_t)0xb07,
+  (q15_t)0xaee, (q15_t)0xad5, (q15_t)0xabc, (q15_t)0xaa3, (q15_t)0xa8a, (q15_t)0xa71, (q15_t)0xa58, (q15_t)0xa3f,
+  (q15_t)0xa26, (q15_t)0xa0d, (q15_t)0x9f4, (q15_t)0x9db, (q15_t)0x9c2, (q15_t)0x9a9, (q15_t)0x990, (q15_t)0x977,
+  (q15_t)0x95e, (q15_t)0x944, (q15_t)0x92b, (q15_t)0x912, (q15_t)0x8f9, (q15_t)0x8e0, (q15_t)0x8c7, (q15_t)0x8ae,
+  (q15_t)0x895, (q15_t)0x87c, (q15_t)0x863, (q15_t)0x84a, (q15_t)0x831, (q15_t)0x818, (q15_t)0x7fe, (q15_t)0x7e5,
+  (q15_t)0x7cc, (q15_t)0x7b3, (q15_t)0x79a, (q15_t)0x781, (q15_t)0x768, (q15_t)0x74f, (q15_t)0x736, (q15_t)0x71d,
+  (q15_t)0x704, (q15_t)0x6ea, (q15_t)0x6d1, (q15_t)0x6b8, (q15_t)0x69f, (q15_t)0x686, (q15_t)0x66d, (q15_t)0x654,
+  (q15_t)0x63b, (q15_t)0x622, (q15_t)0x609, (q15_t)0x5ef, (q15_t)0x5d6, (q15_t)0x5bd, (q15_t)0x5a4, (q15_t)0x58b,
+  (q15_t)0x572, (q15_t)0x559, (q15_t)0x540, (q15_t)0x527, (q15_t)0x50d, (q15_t)0x4f4, (q15_t)0x4db, (q15_t)0x4c2,
+  (q15_t)0x4a9, (q15_t)0x490, (q15_t)0x477, (q15_t)0x45e, (q15_t)0x445, (q15_t)0x42b, (q15_t)0x412, (q15_t)0x3f9,
+  (q15_t)0x3e0, (q15_t)0x3c7, (q15_t)0x3ae, (q15_t)0x395, (q15_t)0x37c, (q15_t)0x362, (q15_t)0x349, (q15_t)0x330,
+  (q15_t)0x317, (q15_t)0x2fe, (q15_t)0x2e5, (q15_t)0x2cc, (q15_t)0x2b3, (q15_t)0x299, (q15_t)0x280, (q15_t)0x267,
+  (q15_t)0x24e, (q15_t)0x235, (q15_t)0x21c, (q15_t)0x203, (q15_t)0x1ea, (q15_t)0x1d0, (q15_t)0x1b7, (q15_t)0x19e,
+  (q15_t)0x185, (q15_t)0x16c, (q15_t)0x153, (q15_t)0x13a, (q15_t)0x121, (q15_t)0x107, (q15_t)0xee, (q15_t)0xd5,
+  (q15_t)0xbc, (q15_t)0xa3, (q15_t)0x8a, (q15_t)0x71, (q15_t)0x57, (q15_t)0x3e, (q15_t)0x25, (q15_t)0xc
+
+};
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q15_8192)
+    const q15_t __ALIGNED(4) WeightsQ15_8192[16384] = {
+  (q15_t)0x7fff, (q15_t)0x0, (q15_t)0x7fff, (q15_t)0xfffa, (q15_t)0x7fff, (q15_t)0xfff4, (q15_t)0x7fff, (q15_t)0xffee,
+  (q15_t)0x7fff, (q15_t)0xffe7, (q15_t)0x7fff, (q15_t)0xffe1, (q15_t)0x7fff, (q15_t)0xffdb, (q15_t)0x7fff, (q15_t)0xffd5,
+  (q15_t)0x7fff, (q15_t)0xffce, (q15_t)0x7fff, (q15_t)0xffc8, (q15_t)0x7fff, (q15_t)0xffc2, (q15_t)0x7fff, (q15_t)0xffbb,
+  (q15_t)0x7fff, (q15_t)0xffb5, (q15_t)0x7fff, (q15_t)0xffaf, (q15_t)0x7fff, (q15_t)0xffa9, (q15_t)0x7fff, (q15_t)0xffa2,
+  (q15_t)0x7fff, (q15_t)0xff9c, (q15_t)0x7fff, (q15_t)0xff96, (q15_t)0x7fff, (q15_t)0xff8f, (q15_t)0x7fff, (q15_t)0xff89,
+  (q15_t)0x7fff, (q15_t)0xff83, (q15_t)0x7fff, (q15_t)0xff7d, (q15_t)0x7fff, (q15_t)0xff76, (q15_t)0x7fff, (q15_t)0xff70,
+  (q15_t)0x7fff, (q15_t)0xff6a, (q15_t)0x7fff, (q15_t)0xff63, (q15_t)0x7fff, (q15_t)0xff5d, (q15_t)0x7fff, (q15_t)0xff57,
+  (q15_t)0x7fff, (q15_t)0xff51, (q15_t)0x7fff, (q15_t)0xff4a, (q15_t)0x7fff, (q15_t)0xff44, (q15_t)0x7fff, (q15_t)0xff3e,
+  (q15_t)0x7fff, (q15_t)0xff37, (q15_t)0x7fff, (q15_t)0xff31, (q15_t)0x7fff, (q15_t)0xff2b, (q15_t)0x7fff, (q15_t)0xff25,
+  (q15_t)0x7fff, (q15_t)0xff1e, (q15_t)0x7fff, (q15_t)0xff18, (q15_t)0x7fff, (q15_t)0xff12, (q15_t)0x7fff, (q15_t)0xff0b,
+  (q15_t)0x7fff, (q15_t)0xff05, (q15_t)0x7ffe, (q15_t)0xfeff, (q15_t)0x7ffe, (q15_t)0xfef9, (q15_t)0x7ffe, (q15_t)0xfef2,
+  (q15_t)0x7ffe, (q15_t)0xfeec, (q15_t)0x7ffe, (q15_t)0xfee6, (q15_t)0x7ffe, (q15_t)0xfedf, (q15_t)0x7ffe, (q15_t)0xfed9,
+  (q15_t)0x7ffe, (q15_t)0xfed3, (q15_t)0x7ffe, (q15_t)0xfecd, (q15_t)0x7ffe, (q15_t)0xfec6, (q15_t)0x7ffe, (q15_t)0xfec0,
+  (q15_t)0x7ffe, (q15_t)0xfeba, (q15_t)0x7ffe, (q15_t)0xfeb3, (q15_t)0x7ffe, (q15_t)0xfead, (q15_t)0x7ffe, (q15_t)0xfea7,
+  (q15_t)0x7ffe, (q15_t)0xfea1, (q15_t)0x7ffe, (q15_t)0xfe9a, (q15_t)0x7ffd, (q15_t)0xfe94, (q15_t)0x7ffd, (q15_t)0xfe8e,
+  (q15_t)0x7ffd, (q15_t)0xfe88, (q15_t)0x7ffd, (q15_t)0xfe81, (q15_t)0x7ffd, (q15_t)0xfe7b, (q15_t)0x7ffd, (q15_t)0xfe75,
+  (q15_t)0x7ffd, (q15_t)0xfe6e, (q15_t)0x7ffd, (q15_t)0xfe68, (q15_t)0x7ffd, (q15_t)0xfe62, (q15_t)0x7ffd, (q15_t)0xfe5c,
+  (q15_t)0x7ffd, (q15_t)0xfe55, (q15_t)0x7ffd, (q15_t)0xfe4f, (q15_t)0x7ffd, (q15_t)0xfe49, (q15_t)0x7ffc, (q15_t)0xfe42,
+  (q15_t)0x7ffc, (q15_t)0xfe3c, (q15_t)0x7ffc, (q15_t)0xfe36, (q15_t)0x7ffc, (q15_t)0xfe30, (q15_t)0x7ffc, (q15_t)0xfe29,
+  (q15_t)0x7ffc, (q15_t)0xfe23, (q15_t)0x7ffc, (q15_t)0xfe1d, (q15_t)0x7ffc, (q15_t)0xfe16, (q15_t)0x7ffc, (q15_t)0xfe10,
+  (q15_t)0x7ffc, (q15_t)0xfe0a, (q15_t)0x7ffc, (q15_t)0xfe04, (q15_t)0x7ffb, (q15_t)0xfdfd, (q15_t)0x7ffb, (q15_t)0xfdf7,
+  (q15_t)0x7ffb, (q15_t)0xfdf1, (q15_t)0x7ffb, (q15_t)0xfdea, (q15_t)0x7ffb, (q15_t)0xfde4, (q15_t)0x7ffb, (q15_t)0xfdde,
+  (q15_t)0x7ffb, (q15_t)0xfdd8, (q15_t)0x7ffb, (q15_t)0xfdd1, (q15_t)0x7ffb, (q15_t)0xfdcb, (q15_t)0x7ffb, (q15_t)0xfdc5,
+  (q15_t)0x7ffa, (q15_t)0xfdbe, (q15_t)0x7ffa, (q15_t)0xfdb8, (q15_t)0x7ffa, (q15_t)0xfdb2, (q15_t)0x7ffa, (q15_t)0xfdac,
+  (q15_t)0x7ffa, (q15_t)0xfda5, (q15_t)0x7ffa, (q15_t)0xfd9f, (q15_t)0x7ffa, (q15_t)0xfd99, (q15_t)0x7ffa, (q15_t)0xfd93,
+  (q15_t)0x7ff9, (q15_t)0xfd8c, (q15_t)0x7ff9, (q15_t)0xfd86, (q15_t)0x7ff9, (q15_t)0xfd80, (q15_t)0x7ff9, (q15_t)0xfd79,
+  (q15_t)0x7ff9, (q15_t)0xfd73, (q15_t)0x7ff9, (q15_t)0xfd6d, (q15_t)0x7ff9, (q15_t)0xfd67, (q15_t)0x7ff9, (q15_t)0xfd60,
+  (q15_t)0x7ff8, (q15_t)0xfd5a, (q15_t)0x7ff8, (q15_t)0xfd54, (q15_t)0x7ff8, (q15_t)0xfd4d, (q15_t)0x7ff8, (q15_t)0xfd47,
+  (q15_t)0x7ff8, (q15_t)0xfd41, (q15_t)0x7ff8, (q15_t)0xfd3b, (q15_t)0x7ff8, (q15_t)0xfd34, (q15_t)0x7ff8, (q15_t)0xfd2e,
+  (q15_t)0x7ff7, (q15_t)0xfd28, (q15_t)0x7ff7, (q15_t)0xfd21, (q15_t)0x7ff7, (q15_t)0xfd1b, (q15_t)0x7ff7, (q15_t)0xfd15,
+  (q15_t)0x7ff7, (q15_t)0xfd0f, (q15_t)0x7ff7, (q15_t)0xfd08, (q15_t)0x7ff7, (q15_t)0xfd02, (q15_t)0x7ff6, (q15_t)0xfcfc,
+  (q15_t)0x7ff6, (q15_t)0xfcf5, (q15_t)0x7ff6, (q15_t)0xfcef, (q15_t)0x7ff6, (q15_t)0xfce9, (q15_t)0x7ff6, (q15_t)0xfce3,
+  (q15_t)0x7ff6, (q15_t)0xfcdc, (q15_t)0x7ff5, (q15_t)0xfcd6, (q15_t)0x7ff5, (q15_t)0xfcd0, (q15_t)0x7ff5, (q15_t)0xfcc9,
+  (q15_t)0x7ff5, (q15_t)0xfcc3, (q15_t)0x7ff5, (q15_t)0xfcbd, (q15_t)0x7ff5, (q15_t)0xfcb7, (q15_t)0x7ff5, (q15_t)0xfcb0,
+  (q15_t)0x7ff4, (q15_t)0xfcaa, (q15_t)0x7ff4, (q15_t)0xfca4, (q15_t)0x7ff4, (q15_t)0xfc9e, (q15_t)0x7ff4, (q15_t)0xfc97,
+  (q15_t)0x7ff4, (q15_t)0xfc91, (q15_t)0x7ff4, (q15_t)0xfc8b, (q15_t)0x7ff3, (q15_t)0xfc84, (q15_t)0x7ff3, (q15_t)0xfc7e,
+  (q15_t)0x7ff3, (q15_t)0xfc78, (q15_t)0x7ff3, (q15_t)0xfc72, (q15_t)0x7ff3, (q15_t)0xfc6b, (q15_t)0x7ff2, (q15_t)0xfc65,
+  (q15_t)0x7ff2, (q15_t)0xfc5f, (q15_t)0x7ff2, (q15_t)0xfc58, (q15_t)0x7ff2, (q15_t)0xfc52, (q15_t)0x7ff2, (q15_t)0xfc4c,
+  (q15_t)0x7ff2, (q15_t)0xfc46, (q15_t)0x7ff1, (q15_t)0xfc3f, (q15_t)0x7ff1, (q15_t)0xfc39, (q15_t)0x7ff1, (q15_t)0xfc33,
+  (q15_t)0x7ff1, (q15_t)0xfc2c, (q15_t)0x7ff1, (q15_t)0xfc26, (q15_t)0x7ff0, (q15_t)0xfc20, (q15_t)0x7ff0, (q15_t)0xfc1a,
+  (q15_t)0x7ff0, (q15_t)0xfc13, (q15_t)0x7ff0, (q15_t)0xfc0d, (q15_t)0x7ff0, (q15_t)0xfc07, (q15_t)0x7fef, (q15_t)0xfc01,
+  (q15_t)0x7fef, (q15_t)0xfbfa, (q15_t)0x7fef, (q15_t)0xfbf4, (q15_t)0x7fef, (q15_t)0xfbee, (q15_t)0x7fef, (q15_t)0xfbe7,
+  (q15_t)0x7fee, (q15_t)0xfbe1, (q15_t)0x7fee, (q15_t)0xfbdb, (q15_t)0x7fee, (q15_t)0xfbd5, (q15_t)0x7fee, (q15_t)0xfbce,
+  (q15_t)0x7fee, (q15_t)0xfbc8, (q15_t)0x7fed, (q15_t)0xfbc2, (q15_t)0x7fed, (q15_t)0xfbbb, (q15_t)0x7fed, (q15_t)0xfbb5,
+  (q15_t)0x7fed, (q15_t)0xfbaf, (q15_t)0x7fed, (q15_t)0xfba9, (q15_t)0x7fec, (q15_t)0xfba2, (q15_t)0x7fec, (q15_t)0xfb9c,
+  (q15_t)0x7fec, (q15_t)0xfb96, (q15_t)0x7fec, (q15_t)0xfb8f, (q15_t)0x7fec, (q15_t)0xfb89, (q15_t)0x7feb, (q15_t)0xfb83,
+  (q15_t)0x7feb, (q15_t)0xfb7d, (q15_t)0x7feb, (q15_t)0xfb76, (q15_t)0x7feb, (q15_t)0xfb70, (q15_t)0x7fea, (q15_t)0xfb6a,
+  (q15_t)0x7fea, (q15_t)0xfb64, (q15_t)0x7fea, (q15_t)0xfb5d, (q15_t)0x7fea, (q15_t)0xfb57, (q15_t)0x7fea, (q15_t)0xfb51,
+  (q15_t)0x7fe9, (q15_t)0xfb4a, (q15_t)0x7fe9, (q15_t)0xfb44, (q15_t)0x7fe9, (q15_t)0xfb3e, (q15_t)0x7fe9, (q15_t)0xfb38,
+  (q15_t)0x7fe8, (q15_t)0xfb31, (q15_t)0x7fe8, (q15_t)0xfb2b, (q15_t)0x7fe8, (q15_t)0xfb25, (q15_t)0x7fe8, (q15_t)0xfb1e,
+  (q15_t)0x7fe7, (q15_t)0xfb18, (q15_t)0x7fe7, (q15_t)0xfb12, (q15_t)0x7fe7, (q15_t)0xfb0c, (q15_t)0x7fe7, (q15_t)0xfb05,
+  (q15_t)0x7fe6, (q15_t)0xfaff, (q15_t)0x7fe6, (q15_t)0xfaf9, (q15_t)0x7fe6, (q15_t)0xfaf3, (q15_t)0x7fe6, (q15_t)0xfaec,
+  (q15_t)0x7fe5, (q15_t)0xfae6, (q15_t)0x7fe5, (q15_t)0xfae0, (q15_t)0x7fe5, (q15_t)0xfad9, (q15_t)0x7fe5, (q15_t)0xfad3,
+  (q15_t)0x7fe4, (q15_t)0xfacd, (q15_t)0x7fe4, (q15_t)0xfac7, (q15_t)0x7fe4, (q15_t)0xfac0, (q15_t)0x7fe4, (q15_t)0xfaba,
+  (q15_t)0x7fe3, (q15_t)0xfab4, (q15_t)0x7fe3, (q15_t)0xfaad, (q15_t)0x7fe3, (q15_t)0xfaa7, (q15_t)0x7fe3, (q15_t)0xfaa1,
+  (q15_t)0x7fe2, (q15_t)0xfa9b, (q15_t)0x7fe2, (q15_t)0xfa94, (q15_t)0x7fe2, (q15_t)0xfa8e, (q15_t)0x7fe2, (q15_t)0xfa88,
+  (q15_t)0x7fe1, (q15_t)0xfa81, (q15_t)0x7fe1, (q15_t)0xfa7b, (q15_t)0x7fe1, (q15_t)0xfa75, (q15_t)0x7fe0, (q15_t)0xfa6f,
+  (q15_t)0x7fe0, (q15_t)0xfa68, (q15_t)0x7fe0, (q15_t)0xfa62, (q15_t)0x7fe0, (q15_t)0xfa5c, (q15_t)0x7fdf, (q15_t)0xfa56,
+  (q15_t)0x7fdf, (q15_t)0xfa4f, (q15_t)0x7fdf, (q15_t)0xfa49, (q15_t)0x7fdf, (q15_t)0xfa43, (q15_t)0x7fde, (q15_t)0xfa3c,
+  (q15_t)0x7fde, (q15_t)0xfa36, (q15_t)0x7fde, (q15_t)0xfa30, (q15_t)0x7fdd, (q15_t)0xfa2a, (q15_t)0x7fdd, (q15_t)0xfa23,
+  (q15_t)0x7fdd, (q15_t)0xfa1d, (q15_t)0x7fdd, (q15_t)0xfa17, (q15_t)0x7fdc, (q15_t)0xfa11, (q15_t)0x7fdc, (q15_t)0xfa0a,
+  (q15_t)0x7fdc, (q15_t)0xfa04, (q15_t)0x7fdb, (q15_t)0xf9fe, (q15_t)0x7fdb, (q15_t)0xf9f7, (q15_t)0x7fdb, (q15_t)0xf9f1,
+  (q15_t)0x7fda, (q15_t)0xf9eb, (q15_t)0x7fda, (q15_t)0xf9e5, (q15_t)0x7fda, (q15_t)0xf9de, (q15_t)0x7fda, (q15_t)0xf9d8,
+  (q15_t)0x7fd9, (q15_t)0xf9d2, (q15_t)0x7fd9, (q15_t)0xf9cb, (q15_t)0x7fd9, (q15_t)0xf9c5, (q15_t)0x7fd8, (q15_t)0xf9bf,
+  (q15_t)0x7fd8, (q15_t)0xf9b9, (q15_t)0x7fd8, (q15_t)0xf9b2, (q15_t)0x7fd7, (q15_t)0xf9ac, (q15_t)0x7fd7, (q15_t)0xf9a6,
+  (q15_t)0x7fd7, (q15_t)0xf9a0, (q15_t)0x7fd6, (q15_t)0xf999, (q15_t)0x7fd6, (q15_t)0xf993, (q15_t)0x7fd6, (q15_t)0xf98d,
+  (q15_t)0x7fd6, (q15_t)0xf986, (q15_t)0x7fd5, (q15_t)0xf980, (q15_t)0x7fd5, (q15_t)0xf97a, (q15_t)0x7fd5, (q15_t)0xf974,
+  (q15_t)0x7fd4, (q15_t)0xf96d, (q15_t)0x7fd4, (q15_t)0xf967, (q15_t)0x7fd4, (q15_t)0xf961, (q15_t)0x7fd3, (q15_t)0xf95b,
+  (q15_t)0x7fd3, (q15_t)0xf954, (q15_t)0x7fd3, (q15_t)0xf94e, (q15_t)0x7fd2, (q15_t)0xf948, (q15_t)0x7fd2, (q15_t)0xf941,
+  (q15_t)0x7fd2, (q15_t)0xf93b, (q15_t)0x7fd1, (q15_t)0xf935, (q15_t)0x7fd1, (q15_t)0xf92f, (q15_t)0x7fd1, (q15_t)0xf928,
+  (q15_t)0x7fd0, (q15_t)0xf922, (q15_t)0x7fd0, (q15_t)0xf91c, (q15_t)0x7fd0, (q15_t)0xf916, (q15_t)0x7fcf, (q15_t)0xf90f,
+  (q15_t)0x7fcf, (q15_t)0xf909, (q15_t)0x7fcf, (q15_t)0xf903, (q15_t)0x7fce, (q15_t)0xf8fc, (q15_t)0x7fce, (q15_t)0xf8f6,
+  (q15_t)0x7fce, (q15_t)0xf8f0, (q15_t)0x7fcd, (q15_t)0xf8ea, (q15_t)0x7fcd, (q15_t)0xf8e3, (q15_t)0x7fcd, (q15_t)0xf8dd,
+  (q15_t)0x7fcc, (q15_t)0xf8d7, (q15_t)0x7fcc, (q15_t)0xf8d0, (q15_t)0x7fcb, (q15_t)0xf8ca, (q15_t)0x7fcb, (q15_t)0xf8c4,
+  (q15_t)0x7fcb, (q15_t)0xf8be, (q15_t)0x7fca, (q15_t)0xf8b7, (q15_t)0x7fca, (q15_t)0xf8b1, (q15_t)0x7fca, (q15_t)0xf8ab,
+  (q15_t)0x7fc9, (q15_t)0xf8a5, (q15_t)0x7fc9, (q15_t)0xf89e, (q15_t)0x7fc9, (q15_t)0xf898, (q15_t)0x7fc8, (q15_t)0xf892,
+  (q15_t)0x7fc8, (q15_t)0xf88b, (q15_t)0x7fc7, (q15_t)0xf885, (q15_t)0x7fc7, (q15_t)0xf87f, (q15_t)0x7fc7, (q15_t)0xf879,
+  (q15_t)0x7fc6, (q15_t)0xf872, (q15_t)0x7fc6, (q15_t)0xf86c, (q15_t)0x7fc6, (q15_t)0xf866, (q15_t)0x7fc5, (q15_t)0xf860,
+  (q15_t)0x7fc5, (q15_t)0xf859, (q15_t)0x7fc5, (q15_t)0xf853, (q15_t)0x7fc4, (q15_t)0xf84d, (q15_t)0x7fc4, (q15_t)0xf846,
+  (q15_t)0x7fc3, (q15_t)0xf840, (q15_t)0x7fc3, (q15_t)0xf83a, (q15_t)0x7fc3, (q15_t)0xf834, (q15_t)0x7fc2, (q15_t)0xf82d,
+  (q15_t)0x7fc2, (q15_t)0xf827, (q15_t)0x7fc1, (q15_t)0xf821, (q15_t)0x7fc1, (q15_t)0xf81b, (q15_t)0x7fc1, (q15_t)0xf814,
+  (q15_t)0x7fc0, (q15_t)0xf80e, (q15_t)0x7fc0, (q15_t)0xf808, (q15_t)0x7fc0, (q15_t)0xf802, (q15_t)0x7fbf, (q15_t)0xf7fb,
+  (q15_t)0x7fbf, (q15_t)0xf7f5, (q15_t)0x7fbe, (q15_t)0xf7ef, (q15_t)0x7fbe, (q15_t)0xf7e8, (q15_t)0x7fbe, (q15_t)0xf7e2,
+  (q15_t)0x7fbd, (q15_t)0xf7dc, (q15_t)0x7fbd, (q15_t)0xf7d6, (q15_t)0x7fbc, (q15_t)0xf7cf, (q15_t)0x7fbc, (q15_t)0xf7c9,
+  (q15_t)0x7fbc, (q15_t)0xf7c3, (q15_t)0x7fbb, (q15_t)0xf7bd, (q15_t)0x7fbb, (q15_t)0xf7b6, (q15_t)0x7fba, (q15_t)0xf7b0,
+  (q15_t)0x7fba, (q15_t)0xf7aa, (q15_t)0x7fb9, (q15_t)0xf7a3, (q15_t)0x7fb9, (q15_t)0xf79d, (q15_t)0x7fb9, (q15_t)0xf797,
+  (q15_t)0x7fb8, (q15_t)0xf791, (q15_t)0x7fb8, (q15_t)0xf78a, (q15_t)0x7fb7, (q15_t)0xf784, (q15_t)0x7fb7, (q15_t)0xf77e,
+  (q15_t)0x7fb7, (q15_t)0xf778, (q15_t)0x7fb6, (q15_t)0xf771, (q15_t)0x7fb6, (q15_t)0xf76b, (q15_t)0x7fb5, (q15_t)0xf765,
+  (q15_t)0x7fb5, (q15_t)0xf75e, (q15_t)0x7fb4, (q15_t)0xf758, (q15_t)0x7fb4, (q15_t)0xf752, (q15_t)0x7fb4, (q15_t)0xf74c,
+  (q15_t)0x7fb3, (q15_t)0xf745, (q15_t)0x7fb3, (q15_t)0xf73f, (q15_t)0x7fb2, (q15_t)0xf739, (q15_t)0x7fb2, (q15_t)0xf733,
+  (q15_t)0x7fb1, (q15_t)0xf72c, (q15_t)0x7fb1, (q15_t)0xf726, (q15_t)0x7fb1, (q15_t)0xf720, (q15_t)0x7fb0, (q15_t)0xf71a,
+  (q15_t)0x7fb0, (q15_t)0xf713, (q15_t)0x7faf, (q15_t)0xf70d, (q15_t)0x7faf, (q15_t)0xf707, (q15_t)0x7fae, (q15_t)0xf700,
+  (q15_t)0x7fae, (q15_t)0xf6fa, (q15_t)0x7fae, (q15_t)0xf6f4, (q15_t)0x7fad, (q15_t)0xf6ee, (q15_t)0x7fad, (q15_t)0xf6e7,
+  (q15_t)0x7fac, (q15_t)0xf6e1, (q15_t)0x7fac, (q15_t)0xf6db, (q15_t)0x7fab, (q15_t)0xf6d5, (q15_t)0x7fab, (q15_t)0xf6ce,
+  (q15_t)0x7faa, (q15_t)0xf6c8, (q15_t)0x7faa, (q15_t)0xf6c2, (q15_t)0x7fa9, (q15_t)0xf6bc, (q15_t)0x7fa9, (q15_t)0xf6b5,
+  (q15_t)0x7fa9, (q15_t)0xf6af, (q15_t)0x7fa8, (q15_t)0xf6a9, (q15_t)0x7fa8, (q15_t)0xf6a2, (q15_t)0x7fa7, (q15_t)0xf69c,
+  (q15_t)0x7fa7, (q15_t)0xf696, (q15_t)0x7fa6, (q15_t)0xf690, (q15_t)0x7fa6, (q15_t)0xf689, (q15_t)0x7fa5, (q15_t)0xf683,
+  (q15_t)0x7fa5, (q15_t)0xf67d, (q15_t)0x7fa4, (q15_t)0xf677, (q15_t)0x7fa4, (q15_t)0xf670, (q15_t)0x7fa3, (q15_t)0xf66a,
+  (q15_t)0x7fa3, (q15_t)0xf664, (q15_t)0x7fa3, (q15_t)0xf65e, (q15_t)0x7fa2, (q15_t)0xf657, (q15_t)0x7fa2, (q15_t)0xf651,
+  (q15_t)0x7fa1, (q15_t)0xf64b, (q15_t)0x7fa1, (q15_t)0xf644, (q15_t)0x7fa0, (q15_t)0xf63e, (q15_t)0x7fa0, (q15_t)0xf638,
+  (q15_t)0x7f9f, (q15_t)0xf632, (q15_t)0x7f9f, (q15_t)0xf62b, (q15_t)0x7f9e, (q15_t)0xf625, (q15_t)0x7f9e, (q15_t)0xf61f,
+  (q15_t)0x7f9d, (q15_t)0xf619, (q15_t)0x7f9d, (q15_t)0xf612, (q15_t)0x7f9c, (q15_t)0xf60c, (q15_t)0x7f9c, (q15_t)0xf606,
+  (q15_t)0x7f9b, (q15_t)0xf600, (q15_t)0x7f9b, (q15_t)0xf5f9, (q15_t)0x7f9a, (q15_t)0xf5f3, (q15_t)0x7f9a, (q15_t)0xf5ed,
+  (q15_t)0x7f99, (q15_t)0xf5e7, (q15_t)0x7f99, (q15_t)0xf5e0, (q15_t)0x7f98, (q15_t)0xf5da, (q15_t)0x7f98, (q15_t)0xf5d4,
+  (q15_t)0x7f97, (q15_t)0xf5cd, (q15_t)0x7f97, (q15_t)0xf5c7, (q15_t)0x7f96, (q15_t)0xf5c1, (q15_t)0x7f96, (q15_t)0xf5bb,
+  (q15_t)0x7f95, (q15_t)0xf5b4, (q15_t)0x7f95, (q15_t)0xf5ae, (q15_t)0x7f94, (q15_t)0xf5a8, (q15_t)0x7f94, (q15_t)0xf5a2,
+  (q15_t)0x7f93, (q15_t)0xf59b, (q15_t)0x7f93, (q15_t)0xf595, (q15_t)0x7f92, (q15_t)0xf58f, (q15_t)0x7f92, (q15_t)0xf589,
+  (q15_t)0x7f91, (q15_t)0xf582, (q15_t)0x7f91, (q15_t)0xf57c, (q15_t)0x7f90, (q15_t)0xf576, (q15_t)0x7f90, (q15_t)0xf570,
+  (q15_t)0x7f8f, (q15_t)0xf569, (q15_t)0x7f8f, (q15_t)0xf563, (q15_t)0x7f8e, (q15_t)0xf55d, (q15_t)0x7f8e, (q15_t)0xf556,
+  (q15_t)0x7f8d, (q15_t)0xf550, (q15_t)0x7f8d, (q15_t)0xf54a, (q15_t)0x7f8c, (q15_t)0xf544, (q15_t)0x7f8b, (q15_t)0xf53d,
+  (q15_t)0x7f8b, (q15_t)0xf537, (q15_t)0x7f8a, (q15_t)0xf531, (q15_t)0x7f8a, (q15_t)0xf52b, (q15_t)0x7f89, (q15_t)0xf524,
+  (q15_t)0x7f89, (q15_t)0xf51e, (q15_t)0x7f88, (q15_t)0xf518, (q15_t)0x7f88, (q15_t)0xf512, (q15_t)0x7f87, (q15_t)0xf50b,
+  (q15_t)0x7f87, (q15_t)0xf505, (q15_t)0x7f86, (q15_t)0xf4ff, (q15_t)0x7f86, (q15_t)0xf4f9, (q15_t)0x7f85, (q15_t)0xf4f2,
+  (q15_t)0x7f85, (q15_t)0xf4ec, (q15_t)0x7f84, (q15_t)0xf4e6, (q15_t)0x7f83, (q15_t)0xf4e0, (q15_t)0x7f83, (q15_t)0xf4d9,
+  (q15_t)0x7f82, (q15_t)0xf4d3, (q15_t)0x7f82, (q15_t)0xf4cd, (q15_t)0x7f81, (q15_t)0xf4c6, (q15_t)0x7f81, (q15_t)0xf4c0,
+  (q15_t)0x7f80, (q15_t)0xf4ba, (q15_t)0x7f80, (q15_t)0xf4b4, (q15_t)0x7f7f, (q15_t)0xf4ad, (q15_t)0x7f7e, (q15_t)0xf4a7,
+  (q15_t)0x7f7e, (q15_t)0xf4a1, (q15_t)0x7f7d, (q15_t)0xf49b, (q15_t)0x7f7d, (q15_t)0xf494, (q15_t)0x7f7c, (q15_t)0xf48e,
+  (q15_t)0x7f7c, (q15_t)0xf488, (q15_t)0x7f7b, (q15_t)0xf482, (q15_t)0x7f7b, (q15_t)0xf47b, (q15_t)0x7f7a, (q15_t)0xf475,
+  (q15_t)0x7f79, (q15_t)0xf46f, (q15_t)0x7f79, (q15_t)0xf469, (q15_t)0x7f78, (q15_t)0xf462, (q15_t)0x7f78, (q15_t)0xf45c,
+  (q15_t)0x7f77, (q15_t)0xf456, (q15_t)0x7f77, (q15_t)0xf450, (q15_t)0x7f76, (q15_t)0xf449, (q15_t)0x7f75, (q15_t)0xf443,
+  (q15_t)0x7f75, (q15_t)0xf43d, (q15_t)0x7f74, (q15_t)0xf437, (q15_t)0x7f74, (q15_t)0xf430, (q15_t)0x7f73, (q15_t)0xf42a,
+  (q15_t)0x7f72, (q15_t)0xf424, (q15_t)0x7f72, (q15_t)0xf41e, (q15_t)0x7f71, (q15_t)0xf417, (q15_t)0x7f71, (q15_t)0xf411,
+  (q15_t)0x7f70, (q15_t)0xf40b, (q15_t)0x7f70, (q15_t)0xf405, (q15_t)0x7f6f, (q15_t)0xf3fe, (q15_t)0x7f6e, (q15_t)0xf3f8,
+  (q15_t)0x7f6e, (q15_t)0xf3f2, (q15_t)0x7f6d, (q15_t)0xf3ec, (q15_t)0x7f6d, (q15_t)0xf3e5, (q15_t)0x7f6c, (q15_t)0xf3df,
+  (q15_t)0x7f6b, (q15_t)0xf3d9, (q15_t)0x7f6b, (q15_t)0xf3d2, (q15_t)0x7f6a, (q15_t)0xf3cc, (q15_t)0x7f6a, (q15_t)0xf3c6,
+  (q15_t)0x7f69, (q15_t)0xf3c0, (q15_t)0x7f68, (q15_t)0xf3b9, (q15_t)0x7f68, (q15_t)0xf3b3, (q15_t)0x7f67, (q15_t)0xf3ad,
+  (q15_t)0x7f67, (q15_t)0xf3a7, (q15_t)0x7f66, (q15_t)0xf3a0, (q15_t)0x7f65, (q15_t)0xf39a, (q15_t)0x7f65, (q15_t)0xf394,
+  (q15_t)0x7f64, (q15_t)0xf38e, (q15_t)0x7f64, (q15_t)0xf387, (q15_t)0x7f63, (q15_t)0xf381, (q15_t)0x7f62, (q15_t)0xf37b,
+  (q15_t)0x7f62, (q15_t)0xf375, (q15_t)0x7f61, (q15_t)0xf36e, (q15_t)0x7f60, (q15_t)0xf368, (q15_t)0x7f60, (q15_t)0xf362,
+  (q15_t)0x7f5f, (q15_t)0xf35c, (q15_t)0x7f5f, (q15_t)0xf355, (q15_t)0x7f5e, (q15_t)0xf34f, (q15_t)0x7f5d, (q15_t)0xf349,
+  (q15_t)0x7f5d, (q15_t)0xf343, (q15_t)0x7f5c, (q15_t)0xf33c, (q15_t)0x7f5b, (q15_t)0xf336, (q15_t)0x7f5b, (q15_t)0xf330,
+  (q15_t)0x7f5a, (q15_t)0xf32a, (q15_t)0x7f5a, (q15_t)0xf323, (q15_t)0x7f59, (q15_t)0xf31d, (q15_t)0x7f58, (q15_t)0xf317,
+  (q15_t)0x7f58, (q15_t)0xf311, (q15_t)0x7f57, (q15_t)0xf30a, (q15_t)0x7f56, (q15_t)0xf304, (q15_t)0x7f56, (q15_t)0xf2fe,
+  (q15_t)0x7f55, (q15_t)0xf2f8, (q15_t)0x7f55, (q15_t)0xf2f1, (q15_t)0x7f54, (q15_t)0xf2eb, (q15_t)0x7f53, (q15_t)0xf2e5,
+  (q15_t)0x7f53, (q15_t)0xf2df, (q15_t)0x7f52, (q15_t)0xf2d8, (q15_t)0x7f51, (q15_t)0xf2d2, (q15_t)0x7f51, (q15_t)0xf2cc,
+  (q15_t)0x7f50, (q15_t)0xf2c6, (q15_t)0x7f4f, (q15_t)0xf2bf, (q15_t)0x7f4f, (q15_t)0xf2b9, (q15_t)0x7f4e, (q15_t)0xf2b3,
+  (q15_t)0x7f4d, (q15_t)0xf2ad, (q15_t)0x7f4d, (q15_t)0xf2a6, (q15_t)0x7f4c, (q15_t)0xf2a0, (q15_t)0x7f4b, (q15_t)0xf29a,
+  (q15_t)0x7f4b, (q15_t)0xf294, (q15_t)0x7f4a, (q15_t)0xf28d, (q15_t)0x7f49, (q15_t)0xf287, (q15_t)0x7f49, (q15_t)0xf281,
+  (q15_t)0x7f48, (q15_t)0xf27b, (q15_t)0x7f47, (q15_t)0xf274, (q15_t)0x7f47, (q15_t)0xf26e, (q15_t)0x7f46, (q15_t)0xf268,
+  (q15_t)0x7f45, (q15_t)0xf262, (q15_t)0x7f45, (q15_t)0xf25b, (q15_t)0x7f44, (q15_t)0xf255, (q15_t)0x7f43, (q15_t)0xf24f,
+  (q15_t)0x7f43, (q15_t)0xf249, (q15_t)0x7f42, (q15_t)0xf242, (q15_t)0x7f41, (q15_t)0xf23c, (q15_t)0x7f41, (q15_t)0xf236,
+  (q15_t)0x7f40, (q15_t)0xf230, (q15_t)0x7f3f, (q15_t)0xf229, (q15_t)0x7f3f, (q15_t)0xf223, (q15_t)0x7f3e, (q15_t)0xf21d,
+  (q15_t)0x7f3d, (q15_t)0xf217, (q15_t)0x7f3d, (q15_t)0xf210, (q15_t)0x7f3c, (q15_t)0xf20a, (q15_t)0x7f3b, (q15_t)0xf204,
+  (q15_t)0x7f3b, (q15_t)0xf1fe, (q15_t)0x7f3a, (q15_t)0xf1f7, (q15_t)0x7f39, (q15_t)0xf1f1, (q15_t)0x7f39, (q15_t)0xf1eb,
+  (q15_t)0x7f38, (q15_t)0xf1e5, (q15_t)0x7f37, (q15_t)0xf1de, (q15_t)0x7f36, (q15_t)0xf1d8, (q15_t)0x7f36, (q15_t)0xf1d2,
+  (q15_t)0x7f35, (q15_t)0xf1cc, (q15_t)0x7f34, (q15_t)0xf1c6, (q15_t)0x7f34, (q15_t)0xf1bf, (q15_t)0x7f33, (q15_t)0xf1b9,
+  (q15_t)0x7f32, (q15_t)0xf1b3, (q15_t)0x7f32, (q15_t)0xf1ad, (q15_t)0x7f31, (q15_t)0xf1a6, (q15_t)0x7f30, (q15_t)0xf1a0,
+  (q15_t)0x7f2f, (q15_t)0xf19a, (q15_t)0x7f2f, (q15_t)0xf194, (q15_t)0x7f2e, (q15_t)0xf18d, (q15_t)0x7f2d, (q15_t)0xf187,
+  (q15_t)0x7f2d, (q15_t)0xf181, (q15_t)0x7f2c, (q15_t)0xf17b, (q15_t)0x7f2b, (q15_t)0xf174, (q15_t)0x7f2a, (q15_t)0xf16e,
+  (q15_t)0x7f2a, (q15_t)0xf168, (q15_t)0x7f29, (q15_t)0xf162, (q15_t)0x7f28, (q15_t)0xf15b, (q15_t)0x7f28, (q15_t)0xf155,
+  (q15_t)0x7f27, (q15_t)0xf14f, (q15_t)0x7f26, (q15_t)0xf149, (q15_t)0x7f25, (q15_t)0xf142, (q15_t)0x7f25, (q15_t)0xf13c,
+  (q15_t)0x7f24, (q15_t)0xf136, (q15_t)0x7f23, (q15_t)0xf130, (q15_t)0x7f23, (q15_t)0xf129, (q15_t)0x7f22, (q15_t)0xf123,
+  (q15_t)0x7f21, (q15_t)0xf11d, (q15_t)0x7f20, (q15_t)0xf117, (q15_t)0x7f20, (q15_t)0xf110, (q15_t)0x7f1f, (q15_t)0xf10a,
+  (q15_t)0x7f1e, (q15_t)0xf104, (q15_t)0x7f1d, (q15_t)0xf0fe, (q15_t)0x7f1d, (q15_t)0xf0f8, (q15_t)0x7f1c, (q15_t)0xf0f1,
+  (q15_t)0x7f1b, (q15_t)0xf0eb, (q15_t)0x7f1a, (q15_t)0xf0e5, (q15_t)0x7f1a, (q15_t)0xf0df, (q15_t)0x7f19, (q15_t)0xf0d8,
+  (q15_t)0x7f18, (q15_t)0xf0d2, (q15_t)0x7f17, (q15_t)0xf0cc, (q15_t)0x7f17, (q15_t)0xf0c6, (q15_t)0x7f16, (q15_t)0xf0bf,
+  (q15_t)0x7f15, (q15_t)0xf0b9, (q15_t)0x7f14, (q15_t)0xf0b3, (q15_t)0x7f14, (q15_t)0xf0ad, (q15_t)0x7f13, (q15_t)0xf0a6,
+  (q15_t)0x7f12, (q15_t)0xf0a0, (q15_t)0x7f11, (q15_t)0xf09a, (q15_t)0x7f11, (q15_t)0xf094, (q15_t)0x7f10, (q15_t)0xf08d,
+  (q15_t)0x7f0f, (q15_t)0xf087, (q15_t)0x7f0e, (q15_t)0xf081, (q15_t)0x7f0e, (q15_t)0xf07b, (q15_t)0x7f0d, (q15_t)0xf075,
+  (q15_t)0x7f0c, (q15_t)0xf06e, (q15_t)0x7f0b, (q15_t)0xf068, (q15_t)0x7f0b, (q15_t)0xf062, (q15_t)0x7f0a, (q15_t)0xf05c,
+  (q15_t)0x7f09, (q15_t)0xf055, (q15_t)0x7f08, (q15_t)0xf04f, (q15_t)0x7f08, (q15_t)0xf049, (q15_t)0x7f07, (q15_t)0xf043,
+  (q15_t)0x7f06, (q15_t)0xf03c, (q15_t)0x7f05, (q15_t)0xf036, (q15_t)0x7f04, (q15_t)0xf030, (q15_t)0x7f04, (q15_t)0xf02a,
+  (q15_t)0x7f03, (q15_t)0xf023, (q15_t)0x7f02, (q15_t)0xf01d, (q15_t)0x7f01, (q15_t)0xf017, (q15_t)0x7f01, (q15_t)0xf011,
+  (q15_t)0x7f00, (q15_t)0xf00b, (q15_t)0x7eff, (q15_t)0xf004, (q15_t)0x7efe, (q15_t)0xeffe, (q15_t)0x7efd, (q15_t)0xeff8,
+  (q15_t)0x7efd, (q15_t)0xeff2, (q15_t)0x7efc, (q15_t)0xefeb, (q15_t)0x7efb, (q15_t)0xefe5, (q15_t)0x7efa, (q15_t)0xefdf,
+  (q15_t)0x7ef9, (q15_t)0xefd9, (q15_t)0x7ef9, (q15_t)0xefd2, (q15_t)0x7ef8, (q15_t)0xefcc, (q15_t)0x7ef7, (q15_t)0xefc6,
+  (q15_t)0x7ef6, (q15_t)0xefc0, (q15_t)0x7ef5, (q15_t)0xefb9, (q15_t)0x7ef5, (q15_t)0xefb3, (q15_t)0x7ef4, (q15_t)0xefad,
+  (q15_t)0x7ef3, (q15_t)0xefa7, (q15_t)0x7ef2, (q15_t)0xefa1, (q15_t)0x7ef1, (q15_t)0xef9a, (q15_t)0x7ef1, (q15_t)0xef94,
+  (q15_t)0x7ef0, (q15_t)0xef8e, (q15_t)0x7eef, (q15_t)0xef88, (q15_t)0x7eee, (q15_t)0xef81, (q15_t)0x7eed, (q15_t)0xef7b,
+  (q15_t)0x7eed, (q15_t)0xef75, (q15_t)0x7eec, (q15_t)0xef6f, (q15_t)0x7eeb, (q15_t)0xef68, (q15_t)0x7eea, (q15_t)0xef62,
+  (q15_t)0x7ee9, (q15_t)0xef5c, (q15_t)0x7ee9, (q15_t)0xef56, (q15_t)0x7ee8, (q15_t)0xef50, (q15_t)0x7ee7, (q15_t)0xef49,
+  (q15_t)0x7ee6, (q15_t)0xef43, (q15_t)0x7ee5, (q15_t)0xef3d, (q15_t)0x7ee4, (q15_t)0xef37, (q15_t)0x7ee4, (q15_t)0xef30,
+  (q15_t)0x7ee3, (q15_t)0xef2a, (q15_t)0x7ee2, (q15_t)0xef24, (q15_t)0x7ee1, (q15_t)0xef1e, (q15_t)0x7ee0, (q15_t)0xef18,
+  (q15_t)0x7edf, (q15_t)0xef11, (q15_t)0x7edf, (q15_t)0xef0b, (q15_t)0x7ede, (q15_t)0xef05, (q15_t)0x7edd, (q15_t)0xeeff,
+  (q15_t)0x7edc, (q15_t)0xeef8, (q15_t)0x7edb, (q15_t)0xeef2, (q15_t)0x7eda, (q15_t)0xeeec, (q15_t)0x7eda, (q15_t)0xeee6,
+  (q15_t)0x7ed9, (q15_t)0xeedf, (q15_t)0x7ed8, (q15_t)0xeed9, (q15_t)0x7ed7, (q15_t)0xeed3, (q15_t)0x7ed6, (q15_t)0xeecd,
+  (q15_t)0x7ed5, (q15_t)0xeec7, (q15_t)0x7ed5, (q15_t)0xeec0, (q15_t)0x7ed4, (q15_t)0xeeba, (q15_t)0x7ed3, (q15_t)0xeeb4,
+  (q15_t)0x7ed2, (q15_t)0xeeae, (q15_t)0x7ed1, (q15_t)0xeea7, (q15_t)0x7ed0, (q15_t)0xeea1, (q15_t)0x7ecf, (q15_t)0xee9b,
+  (q15_t)0x7ecf, (q15_t)0xee95, (q15_t)0x7ece, (q15_t)0xee8f, (q15_t)0x7ecd, (q15_t)0xee88, (q15_t)0x7ecc, (q15_t)0xee82,
+  (q15_t)0x7ecb, (q15_t)0xee7c, (q15_t)0x7eca, (q15_t)0xee76, (q15_t)0x7ec9, (q15_t)0xee6f, (q15_t)0x7ec9, (q15_t)0xee69,
+  (q15_t)0x7ec8, (q15_t)0xee63, (q15_t)0x7ec7, (q15_t)0xee5d, (q15_t)0x7ec6, (q15_t)0xee57, (q15_t)0x7ec5, (q15_t)0xee50,
+  (q15_t)0x7ec4, (q15_t)0xee4a, (q15_t)0x7ec3, (q15_t)0xee44, (q15_t)0x7ec3, (q15_t)0xee3e, (q15_t)0x7ec2, (q15_t)0xee37,
+  (q15_t)0x7ec1, (q15_t)0xee31, (q15_t)0x7ec0, (q15_t)0xee2b, (q15_t)0x7ebf, (q15_t)0xee25, (q15_t)0x7ebe, (q15_t)0xee1f,
+  (q15_t)0x7ebd, (q15_t)0xee18, (q15_t)0x7ebc, (q15_t)0xee12, (q15_t)0x7ebb, (q15_t)0xee0c, (q15_t)0x7ebb, (q15_t)0xee06,
+  (q15_t)0x7eba, (q15_t)0xedff, (q15_t)0x7eb9, (q15_t)0xedf9, (q15_t)0x7eb8, (q15_t)0xedf3, (q15_t)0x7eb7, (q15_t)0xeded,
+  (q15_t)0x7eb6, (q15_t)0xede7, (q15_t)0x7eb5, (q15_t)0xede0, (q15_t)0x7eb4, (q15_t)0xedda, (q15_t)0x7eb4, (q15_t)0xedd4,
+  (q15_t)0x7eb3, (q15_t)0xedce, (q15_t)0x7eb2, (q15_t)0xedc7, (q15_t)0x7eb1, (q15_t)0xedc1, (q15_t)0x7eb0, (q15_t)0xedbb,
+  (q15_t)0x7eaf, (q15_t)0xedb5, (q15_t)0x7eae, (q15_t)0xedaf, (q15_t)0x7ead, (q15_t)0xeda8, (q15_t)0x7eac, (q15_t)0xeda2,
+  (q15_t)0x7eab, (q15_t)0xed9c, (q15_t)0x7eab, (q15_t)0xed96, (q15_t)0x7eaa, (q15_t)0xed8f, (q15_t)0x7ea9, (q15_t)0xed89,
+  (q15_t)0x7ea8, (q15_t)0xed83, (q15_t)0x7ea7, (q15_t)0xed7d, (q15_t)0x7ea6, (q15_t)0xed77, (q15_t)0x7ea5, (q15_t)0xed70,
+  (q15_t)0x7ea4, (q15_t)0xed6a, (q15_t)0x7ea3, (q15_t)0xed64, (q15_t)0x7ea2, (q15_t)0xed5e, (q15_t)0x7ea1, (q15_t)0xed58,
+  (q15_t)0x7ea1, (q15_t)0xed51, (q15_t)0x7ea0, (q15_t)0xed4b, (q15_t)0x7e9f, (q15_t)0xed45, (q15_t)0x7e9e, (q15_t)0xed3f,
+  (q15_t)0x7e9d, (q15_t)0xed38, (q15_t)0x7e9c, (q15_t)0xed32, (q15_t)0x7e9b, (q15_t)0xed2c, (q15_t)0x7e9a, (q15_t)0xed26,
+  (q15_t)0x7e99, (q15_t)0xed20, (q15_t)0x7e98, (q15_t)0xed19, (q15_t)0x7e97, (q15_t)0xed13, (q15_t)0x7e96, (q15_t)0xed0d,
+  (q15_t)0x7e95, (q15_t)0xed07, (q15_t)0x7e94, (q15_t)0xed01, (q15_t)0x7e94, (q15_t)0xecfa, (q15_t)0x7e93, (q15_t)0xecf4,
+  (q15_t)0x7e92, (q15_t)0xecee, (q15_t)0x7e91, (q15_t)0xece8, (q15_t)0x7e90, (q15_t)0xece1, (q15_t)0x7e8f, (q15_t)0xecdb,
+  (q15_t)0x7e8e, (q15_t)0xecd5, (q15_t)0x7e8d, (q15_t)0xeccf, (q15_t)0x7e8c, (q15_t)0xecc9, (q15_t)0x7e8b, (q15_t)0xecc2,
+  (q15_t)0x7e8a, (q15_t)0xecbc, (q15_t)0x7e89, (q15_t)0xecb6, (q15_t)0x7e88, (q15_t)0xecb0, (q15_t)0x7e87, (q15_t)0xecaa,
+  (q15_t)0x7e86, (q15_t)0xeca3, (q15_t)0x7e85, (q15_t)0xec9d, (q15_t)0x7e84, (q15_t)0xec97, (q15_t)0x7e84, (q15_t)0xec91,
+  (q15_t)0x7e83, (q15_t)0xec8a, (q15_t)0x7e82, (q15_t)0xec84, (q15_t)0x7e81, (q15_t)0xec7e, (q15_t)0x7e80, (q15_t)0xec78,
+  (q15_t)0x7e7f, (q15_t)0xec72, (q15_t)0x7e7e, (q15_t)0xec6b, (q15_t)0x7e7d, (q15_t)0xec65, (q15_t)0x7e7c, (q15_t)0xec5f,
+  (q15_t)0x7e7b, (q15_t)0xec59, (q15_t)0x7e7a, (q15_t)0xec53, (q15_t)0x7e79, (q15_t)0xec4c, (q15_t)0x7e78, (q15_t)0xec46,
+  (q15_t)0x7e77, (q15_t)0xec40, (q15_t)0x7e76, (q15_t)0xec3a, (q15_t)0x7e75, (q15_t)0xec34, (q15_t)0x7e74, (q15_t)0xec2d,
+  (q15_t)0x7e73, (q15_t)0xec27, (q15_t)0x7e72, (q15_t)0xec21, (q15_t)0x7e71, (q15_t)0xec1b, (q15_t)0x7e70, (q15_t)0xec15,
+  (q15_t)0x7e6f, (q15_t)0xec0e, (q15_t)0x7e6e, (q15_t)0xec08, (q15_t)0x7e6d, (q15_t)0xec02, (q15_t)0x7e6c, (q15_t)0xebfc,
+  (q15_t)0x7e6b, (q15_t)0xebf5, (q15_t)0x7e6a, (q15_t)0xebef, (q15_t)0x7e69, (q15_t)0xebe9, (q15_t)0x7e68, (q15_t)0xebe3,
+  (q15_t)0x7e67, (q15_t)0xebdd, (q15_t)0x7e66, (q15_t)0xebd6, (q15_t)0x7e65, (q15_t)0xebd0, (q15_t)0x7e64, (q15_t)0xebca,
+  (q15_t)0x7e63, (q15_t)0xebc4, (q15_t)0x7e62, (q15_t)0xebbe, (q15_t)0x7e61, (q15_t)0xebb7, (q15_t)0x7e60, (q15_t)0xebb1,
+  (q15_t)0x7e5f, (q15_t)0xebab, (q15_t)0x7e5e, (q15_t)0xeba5, (q15_t)0x7e5d, (q15_t)0xeb9f, (q15_t)0x7e5c, (q15_t)0xeb98,
+  (q15_t)0x7e5b, (q15_t)0xeb92, (q15_t)0x7e5a, (q15_t)0xeb8c, (q15_t)0x7e59, (q15_t)0xeb86, (q15_t)0x7e58, (q15_t)0xeb80,
+  (q15_t)0x7e57, (q15_t)0xeb79, (q15_t)0x7e56, (q15_t)0xeb73, (q15_t)0x7e55, (q15_t)0xeb6d, (q15_t)0x7e54, (q15_t)0xeb67,
+  (q15_t)0x7e53, (q15_t)0xeb61, (q15_t)0x7e52, (q15_t)0xeb5a, (q15_t)0x7e51, (q15_t)0xeb54, (q15_t)0x7e50, (q15_t)0xeb4e,
+  (q15_t)0x7e4f, (q15_t)0xeb48, (q15_t)0x7e4e, (q15_t)0xeb42, (q15_t)0x7e4d, (q15_t)0xeb3b, (q15_t)0x7e4c, (q15_t)0xeb35,
+  (q15_t)0x7e4b, (q15_t)0xeb2f, (q15_t)0x7e4a, (q15_t)0xeb29, (q15_t)0x7e49, (q15_t)0xeb23, (q15_t)0x7e48, (q15_t)0xeb1c,
+  (q15_t)0x7e47, (q15_t)0xeb16, (q15_t)0x7e46, (q15_t)0xeb10, (q15_t)0x7e45, (q15_t)0xeb0a, (q15_t)0x7e44, (q15_t)0xeb04,
+  (q15_t)0x7e43, (q15_t)0xeafd, (q15_t)0x7e42, (q15_t)0xeaf7, (q15_t)0x7e41, (q15_t)0xeaf1, (q15_t)0x7e40, (q15_t)0xeaeb,
+  (q15_t)0x7e3f, (q15_t)0xeae5, (q15_t)0x7e3e, (q15_t)0xeade, (q15_t)0x7e3d, (q15_t)0xead8, (q15_t)0x7e3c, (q15_t)0xead2,
+  (q15_t)0x7e3b, (q15_t)0xeacc, (q15_t)0x7e3a, (q15_t)0xeac6, (q15_t)0x7e39, (q15_t)0xeabf, (q15_t)0x7e38, (q15_t)0xeab9,
+  (q15_t)0x7e37, (q15_t)0xeab3, (q15_t)0x7e35, (q15_t)0xeaad, (q15_t)0x7e34, (q15_t)0xeaa7, (q15_t)0x7e33, (q15_t)0xeaa0,
+  (q15_t)0x7e32, (q15_t)0xea9a, (q15_t)0x7e31, (q15_t)0xea94, (q15_t)0x7e30, (q15_t)0xea8e, (q15_t)0x7e2f, (q15_t)0xea88,
+  (q15_t)0x7e2e, (q15_t)0xea81, (q15_t)0x7e2d, (q15_t)0xea7b, (q15_t)0x7e2c, (q15_t)0xea75, (q15_t)0x7e2b, (q15_t)0xea6f,
+  (q15_t)0x7e2a, (q15_t)0xea69, (q15_t)0x7e29, (q15_t)0xea63, (q15_t)0x7e28, (q15_t)0xea5c, (q15_t)0x7e27, (q15_t)0xea56,
+  (q15_t)0x7e26, (q15_t)0xea50, (q15_t)0x7e25, (q15_t)0xea4a, (q15_t)0x7e24, (q15_t)0xea44, (q15_t)0x7e22, (q15_t)0xea3d,
+  (q15_t)0x7e21, (q15_t)0xea37, (q15_t)0x7e20, (q15_t)0xea31, (q15_t)0x7e1f, (q15_t)0xea2b, (q15_t)0x7e1e, (q15_t)0xea25,
+  (q15_t)0x7e1d, (q15_t)0xea1e, (q15_t)0x7e1c, (q15_t)0xea18, (q15_t)0x7e1b, (q15_t)0xea12, (q15_t)0x7e1a, (q15_t)0xea0c,
+  (q15_t)0x7e19, (q15_t)0xea06, (q15_t)0x7e18, (q15_t)0xe9ff, (q15_t)0x7e17, (q15_t)0xe9f9, (q15_t)0x7e16, (q15_t)0xe9f3,
+  (q15_t)0x7e14, (q15_t)0xe9ed, (q15_t)0x7e13, (q15_t)0xe9e7, (q15_t)0x7e12, (q15_t)0xe9e1, (q15_t)0x7e11, (q15_t)0xe9da,
+  (q15_t)0x7e10, (q15_t)0xe9d4, (q15_t)0x7e0f, (q15_t)0xe9ce, (q15_t)0x7e0e, (q15_t)0xe9c8, (q15_t)0x7e0d, (q15_t)0xe9c2,
+  (q15_t)0x7e0c, (q15_t)0xe9bb, (q15_t)0x7e0b, (q15_t)0xe9b5, (q15_t)0x7e0a, (q15_t)0xe9af, (q15_t)0x7e08, (q15_t)0xe9a9,
+  (q15_t)0x7e07, (q15_t)0xe9a3, (q15_t)0x7e06, (q15_t)0xe99c, (q15_t)0x7e05, (q15_t)0xe996, (q15_t)0x7e04, (q15_t)0xe990,
+  (q15_t)0x7e03, (q15_t)0xe98a, (q15_t)0x7e02, (q15_t)0xe984, (q15_t)0x7e01, (q15_t)0xe97e, (q15_t)0x7e00, (q15_t)0xe977,
+  (q15_t)0x7dff, (q15_t)0xe971, (q15_t)0x7dfd, (q15_t)0xe96b, (q15_t)0x7dfc, (q15_t)0xe965, (q15_t)0x7dfb, (q15_t)0xe95f,
+  (q15_t)0x7dfa, (q15_t)0xe958, (q15_t)0x7df9, (q15_t)0xe952, (q15_t)0x7df8, (q15_t)0xe94c, (q15_t)0x7df7, (q15_t)0xe946,
+  (q15_t)0x7df6, (q15_t)0xe940, (q15_t)0x7df5, (q15_t)0xe93a, (q15_t)0x7df3, (q15_t)0xe933, (q15_t)0x7df2, (q15_t)0xe92d,
+  (q15_t)0x7df1, (q15_t)0xe927, (q15_t)0x7df0, (q15_t)0xe921, (q15_t)0x7def, (q15_t)0xe91b, (q15_t)0x7dee, (q15_t)0xe914,
+  (q15_t)0x7ded, (q15_t)0xe90e, (q15_t)0x7dec, (q15_t)0xe908, (q15_t)0x7dea, (q15_t)0xe902, (q15_t)0x7de9, (q15_t)0xe8fc,
+  (q15_t)0x7de8, (q15_t)0xe8f6, (q15_t)0x7de7, (q15_t)0xe8ef, (q15_t)0x7de6, (q15_t)0xe8e9, (q15_t)0x7de5, (q15_t)0xe8e3,
+  (q15_t)0x7de4, (q15_t)0xe8dd, (q15_t)0x7de2, (q15_t)0xe8d7, (q15_t)0x7de1, (q15_t)0xe8d0, (q15_t)0x7de0, (q15_t)0xe8ca,
+  (q15_t)0x7ddf, (q15_t)0xe8c4, (q15_t)0x7dde, (q15_t)0xe8be, (q15_t)0x7ddd, (q15_t)0xe8b8, (q15_t)0x7ddc, (q15_t)0xe8b2,
+  (q15_t)0x7dda, (q15_t)0xe8ab, (q15_t)0x7dd9, (q15_t)0xe8a5, (q15_t)0x7dd8, (q15_t)0xe89f, (q15_t)0x7dd7, (q15_t)0xe899,
+  (q15_t)0x7dd6, (q15_t)0xe893, (q15_t)0x7dd5, (q15_t)0xe88c, (q15_t)0x7dd4, (q15_t)0xe886, (q15_t)0x7dd2, (q15_t)0xe880,
+  (q15_t)0x7dd1, (q15_t)0xe87a, (q15_t)0x7dd0, (q15_t)0xe874, (q15_t)0x7dcf, (q15_t)0xe86e, (q15_t)0x7dce, (q15_t)0xe867,
+  (q15_t)0x7dcd, (q15_t)0xe861, (q15_t)0x7dcc, (q15_t)0xe85b, (q15_t)0x7dca, (q15_t)0xe855, (q15_t)0x7dc9, (q15_t)0xe84f,
+  (q15_t)0x7dc8, (q15_t)0xe849, (q15_t)0x7dc7, (q15_t)0xe842, (q15_t)0x7dc6, (q15_t)0xe83c, (q15_t)0x7dc5, (q15_t)0xe836,
+  (q15_t)0x7dc3, (q15_t)0xe830, (q15_t)0x7dc2, (q15_t)0xe82a, (q15_t)0x7dc1, (q15_t)0xe823, (q15_t)0x7dc0, (q15_t)0xe81d,
+  (q15_t)0x7dbf, (q15_t)0xe817, (q15_t)0x7dbd, (q15_t)0xe811, (q15_t)0x7dbc, (q15_t)0xe80b, (q15_t)0x7dbb, (q15_t)0xe805,
+  (q15_t)0x7dba, (q15_t)0xe7fe, (q15_t)0x7db9, (q15_t)0xe7f8, (q15_t)0x7db8, (q15_t)0xe7f2, (q15_t)0x7db6, (q15_t)0xe7ec,
+  (q15_t)0x7db5, (q15_t)0xe7e6, (q15_t)0x7db4, (q15_t)0xe7e0, (q15_t)0x7db3, (q15_t)0xe7d9, (q15_t)0x7db2, (q15_t)0xe7d3,
+  (q15_t)0x7db0, (q15_t)0xe7cd, (q15_t)0x7daf, (q15_t)0xe7c7, (q15_t)0x7dae, (q15_t)0xe7c1, (q15_t)0x7dad, (q15_t)0xe7bb,
+  (q15_t)0x7dac, (q15_t)0xe7b4, (q15_t)0x7dab, (q15_t)0xe7ae, (q15_t)0x7da9, (q15_t)0xe7a8, (q15_t)0x7da8, (q15_t)0xe7a2,
+  (q15_t)0x7da7, (q15_t)0xe79c, (q15_t)0x7da6, (q15_t)0xe796, (q15_t)0x7da5, (q15_t)0xe78f, (q15_t)0x7da3, (q15_t)0xe789,
+  (q15_t)0x7da2, (q15_t)0xe783, (q15_t)0x7da1, (q15_t)0xe77d, (q15_t)0x7da0, (q15_t)0xe777, (q15_t)0x7d9f, (q15_t)0xe771,
+  (q15_t)0x7d9d, (q15_t)0xe76a, (q15_t)0x7d9c, (q15_t)0xe764, (q15_t)0x7d9b, (q15_t)0xe75e, (q15_t)0x7d9a, (q15_t)0xe758,
+  (q15_t)0x7d98, (q15_t)0xe752, (q15_t)0x7d97, (q15_t)0xe74c, (q15_t)0x7d96, (q15_t)0xe745, (q15_t)0x7d95, (q15_t)0xe73f,
+  (q15_t)0x7d94, (q15_t)0xe739, (q15_t)0x7d92, (q15_t)0xe733, (q15_t)0x7d91, (q15_t)0xe72d, (q15_t)0x7d90, (q15_t)0xe727,
+  (q15_t)0x7d8f, (q15_t)0xe720, (q15_t)0x7d8e, (q15_t)0xe71a, (q15_t)0x7d8c, (q15_t)0xe714, (q15_t)0x7d8b, (q15_t)0xe70e,
+  (q15_t)0x7d8a, (q15_t)0xe708, (q15_t)0x7d89, (q15_t)0xe702, (q15_t)0x7d87, (q15_t)0xe6fb, (q15_t)0x7d86, (q15_t)0xe6f5,
+  (q15_t)0x7d85, (q15_t)0xe6ef, (q15_t)0x7d84, (q15_t)0xe6e9, (q15_t)0x7d82, (q15_t)0xe6e3, (q15_t)0x7d81, (q15_t)0xe6dd,
+  (q15_t)0x7d80, (q15_t)0xe6d6, (q15_t)0x7d7f, (q15_t)0xe6d0, (q15_t)0x7d7e, (q15_t)0xe6ca, (q15_t)0x7d7c, (q15_t)0xe6c4,
+  (q15_t)0x7d7b, (q15_t)0xe6be, (q15_t)0x7d7a, (q15_t)0xe6b8, (q15_t)0x7d79, (q15_t)0xe6b2, (q15_t)0x7d77, (q15_t)0xe6ab,
+  (q15_t)0x7d76, (q15_t)0xe6a5, (q15_t)0x7d75, (q15_t)0xe69f, (q15_t)0x7d74, (q15_t)0xe699, (q15_t)0x7d72, (q15_t)0xe693,
+  (q15_t)0x7d71, (q15_t)0xe68d, (q15_t)0x7d70, (q15_t)0xe686, (q15_t)0x7d6f, (q15_t)0xe680, (q15_t)0x7d6d, (q15_t)0xe67a,
+  (q15_t)0x7d6c, (q15_t)0xe674, (q15_t)0x7d6b, (q15_t)0xe66e, (q15_t)0x7d6a, (q15_t)0xe668, (q15_t)0x7d68, (q15_t)0xe661,
+  (q15_t)0x7d67, (q15_t)0xe65b, (q15_t)0x7d66, (q15_t)0xe655, (q15_t)0x7d65, (q15_t)0xe64f, (q15_t)0x7d63, (q15_t)0xe649,
+  (q15_t)0x7d62, (q15_t)0xe643, (q15_t)0x7d61, (q15_t)0xe63d, (q15_t)0x7d60, (q15_t)0xe636, (q15_t)0x7d5e, (q15_t)0xe630,
+  (q15_t)0x7d5d, (q15_t)0xe62a, (q15_t)0x7d5c, (q15_t)0xe624, (q15_t)0x7d5a, (q15_t)0xe61e, (q15_t)0x7d59, (q15_t)0xe618,
+  (q15_t)0x7d58, (q15_t)0xe611, (q15_t)0x7d57, (q15_t)0xe60b, (q15_t)0x7d55, (q15_t)0xe605, (q15_t)0x7d54, (q15_t)0xe5ff,
+  (q15_t)0x7d53, (q15_t)0xe5f9, (q15_t)0x7d52, (q15_t)0xe5f3, (q15_t)0x7d50, (q15_t)0xe5ed, (q15_t)0x7d4f, (q15_t)0xe5e6,
+  (q15_t)0x7d4e, (q15_t)0xe5e0, (q15_t)0x7d4c, (q15_t)0xe5da, (q15_t)0x7d4b, (q15_t)0xe5d4, (q15_t)0x7d4a, (q15_t)0xe5ce,
+  (q15_t)0x7d49, (q15_t)0xe5c8, (q15_t)0x7d47, (q15_t)0xe5c2, (q15_t)0x7d46, (q15_t)0xe5bb, (q15_t)0x7d45, (q15_t)0xe5b5,
+  (q15_t)0x7d43, (q15_t)0xe5af, (q15_t)0x7d42, (q15_t)0xe5a9, (q15_t)0x7d41, (q15_t)0xe5a3, (q15_t)0x7d3f, (q15_t)0xe59d,
+  (q15_t)0x7d3e, (q15_t)0xe596, (q15_t)0x7d3d, (q15_t)0xe590, (q15_t)0x7d3c, (q15_t)0xe58a, (q15_t)0x7d3a, (q15_t)0xe584,
+  (q15_t)0x7d39, (q15_t)0xe57e, (q15_t)0x7d38, (q15_t)0xe578, (q15_t)0x7d36, (q15_t)0xe572, (q15_t)0x7d35, (q15_t)0xe56b,
+  (q15_t)0x7d34, (q15_t)0xe565, (q15_t)0x7d32, (q15_t)0xe55f, (q15_t)0x7d31, (q15_t)0xe559, (q15_t)0x7d30, (q15_t)0xe553,
+  (q15_t)0x7d2f, (q15_t)0xe54d, (q15_t)0x7d2d, (q15_t)0xe547, (q15_t)0x7d2c, (q15_t)0xe540, (q15_t)0x7d2b, (q15_t)0xe53a,
+  (q15_t)0x7d29, (q15_t)0xe534, (q15_t)0x7d28, (q15_t)0xe52e, (q15_t)0x7d27, (q15_t)0xe528, (q15_t)0x7d25, (q15_t)0xe522,
+  (q15_t)0x7d24, (q15_t)0xe51c, (q15_t)0x7d23, (q15_t)0xe515, (q15_t)0x7d21, (q15_t)0xe50f, (q15_t)0x7d20, (q15_t)0xe509,
+  (q15_t)0x7d1f, (q15_t)0xe503, (q15_t)0x7d1d, (q15_t)0xe4fd, (q15_t)0x7d1c, (q15_t)0xe4f7, (q15_t)0x7d1b, (q15_t)0xe4f1,
+  (q15_t)0x7d19, (q15_t)0xe4ea, (q15_t)0x7d18, (q15_t)0xe4e4, (q15_t)0x7d17, (q15_t)0xe4de, (q15_t)0x7d15, (q15_t)0xe4d8,
+  (q15_t)0x7d14, (q15_t)0xe4d2, (q15_t)0x7d13, (q15_t)0xe4cc, (q15_t)0x7d11, (q15_t)0xe4c6, (q15_t)0x7d10, (q15_t)0xe4bf,
+  (q15_t)0x7d0f, (q15_t)0xe4b9, (q15_t)0x7d0d, (q15_t)0xe4b3, (q15_t)0x7d0c, (q15_t)0xe4ad, (q15_t)0x7d0b, (q15_t)0xe4a7,
+  (q15_t)0x7d09, (q15_t)0xe4a1, (q15_t)0x7d08, (q15_t)0xe49b, (q15_t)0x7d07, (q15_t)0xe494, (q15_t)0x7d05, (q15_t)0xe48e,
+  (q15_t)0x7d04, (q15_t)0xe488, (q15_t)0x7d03, (q15_t)0xe482, (q15_t)0x7d01, (q15_t)0xe47c, (q15_t)0x7d00, (q15_t)0xe476,
+  (q15_t)0x7cff, (q15_t)0xe470, (q15_t)0x7cfd, (q15_t)0xe46a, (q15_t)0x7cfc, (q15_t)0xe463, (q15_t)0x7cfb, (q15_t)0xe45d,
+  (q15_t)0x7cf9, (q15_t)0xe457, (q15_t)0x7cf8, (q15_t)0xe451, (q15_t)0x7cf6, (q15_t)0xe44b, (q15_t)0x7cf5, (q15_t)0xe445,
+  (q15_t)0x7cf4, (q15_t)0xe43f, (q15_t)0x7cf2, (q15_t)0xe438, (q15_t)0x7cf1, (q15_t)0xe432, (q15_t)0x7cf0, (q15_t)0xe42c,
+  (q15_t)0x7cee, (q15_t)0xe426, (q15_t)0x7ced, (q15_t)0xe420, (q15_t)0x7cec, (q15_t)0xe41a, (q15_t)0x7cea, (q15_t)0xe414,
+  (q15_t)0x7ce9, (q15_t)0xe40e, (q15_t)0x7ce7, (q15_t)0xe407, (q15_t)0x7ce6, (q15_t)0xe401, (q15_t)0x7ce5, (q15_t)0xe3fb,
+  (q15_t)0x7ce3, (q15_t)0xe3f5, (q15_t)0x7ce2, (q15_t)0xe3ef, (q15_t)0x7ce1, (q15_t)0xe3e9, (q15_t)0x7cdf, (q15_t)0xe3e3,
+  (q15_t)0x7cde, (q15_t)0xe3dc, (q15_t)0x7cdc, (q15_t)0xe3d6, (q15_t)0x7cdb, (q15_t)0xe3d0, (q15_t)0x7cda, (q15_t)0xe3ca,
+  (q15_t)0x7cd8, (q15_t)0xe3c4, (q15_t)0x7cd7, (q15_t)0xe3be, (q15_t)0x7cd5, (q15_t)0xe3b8, (q15_t)0x7cd4, (q15_t)0xe3b2,
+  (q15_t)0x7cd3, (q15_t)0xe3ab, (q15_t)0x7cd1, (q15_t)0xe3a5, (q15_t)0x7cd0, (q15_t)0xe39f, (q15_t)0x7ccf, (q15_t)0xe399,
+  (q15_t)0x7ccd, (q15_t)0xe393, (q15_t)0x7ccc, (q15_t)0xe38d, (q15_t)0x7cca, (q15_t)0xe387, (q15_t)0x7cc9, (q15_t)0xe381,
+  (q15_t)0x7cc8, (q15_t)0xe37a, (q15_t)0x7cc6, (q15_t)0xe374, (q15_t)0x7cc5, (q15_t)0xe36e, (q15_t)0x7cc3, (q15_t)0xe368,
+  (q15_t)0x7cc2, (q15_t)0xe362, (q15_t)0x7cc1, (q15_t)0xe35c, (q15_t)0x7cbf, (q15_t)0xe356, (q15_t)0x7cbe, (q15_t)0xe350,
+  (q15_t)0x7cbc, (q15_t)0xe349, (q15_t)0x7cbb, (q15_t)0xe343, (q15_t)0x7cb9, (q15_t)0xe33d, (q15_t)0x7cb8, (q15_t)0xe337,
+  (q15_t)0x7cb7, (q15_t)0xe331, (q15_t)0x7cb5, (q15_t)0xe32b, (q15_t)0x7cb4, (q15_t)0xe325, (q15_t)0x7cb2, (q15_t)0xe31f,
+  (q15_t)0x7cb1, (q15_t)0xe318, (q15_t)0x7cb0, (q15_t)0xe312, (q15_t)0x7cae, (q15_t)0xe30c, (q15_t)0x7cad, (q15_t)0xe306,
+  (q15_t)0x7cab, (q15_t)0xe300, (q15_t)0x7caa, (q15_t)0xe2fa, (q15_t)0x7ca8, (q15_t)0xe2f4, (q15_t)0x7ca7, (q15_t)0xe2ee,
+  (q15_t)0x7ca6, (q15_t)0xe2e8, (q15_t)0x7ca4, (q15_t)0xe2e1, (q15_t)0x7ca3, (q15_t)0xe2db, (q15_t)0x7ca1, (q15_t)0xe2d5,
+  (q15_t)0x7ca0, (q15_t)0xe2cf, (q15_t)0x7c9e, (q15_t)0xe2c9, (q15_t)0x7c9d, (q15_t)0xe2c3, (q15_t)0x7c9c, (q15_t)0xe2bd,
+  (q15_t)0x7c9a, (q15_t)0xe2b7, (q15_t)0x7c99, (q15_t)0xe2b0, (q15_t)0x7c97, (q15_t)0xe2aa, (q15_t)0x7c96, (q15_t)0xe2a4,
+  (q15_t)0x7c94, (q15_t)0xe29e, (q15_t)0x7c93, (q15_t)0xe298, (q15_t)0x7c91, (q15_t)0xe292, (q15_t)0x7c90, (q15_t)0xe28c,
+  (q15_t)0x7c8f, (q15_t)0xe286, (q15_t)0x7c8d, (q15_t)0xe280, (q15_t)0x7c8c, (q15_t)0xe279, (q15_t)0x7c8a, (q15_t)0xe273,
+  (q15_t)0x7c89, (q15_t)0xe26d, (q15_t)0x7c87, (q15_t)0xe267, (q15_t)0x7c86, (q15_t)0xe261, (q15_t)0x7c84, (q15_t)0xe25b,
+  (q15_t)0x7c83, (q15_t)0xe255, (q15_t)0x7c82, (q15_t)0xe24f, (q15_t)0x7c80, (q15_t)0xe249, (q15_t)0x7c7f, (q15_t)0xe242,
+  (q15_t)0x7c7d, (q15_t)0xe23c, (q15_t)0x7c7c, (q15_t)0xe236, (q15_t)0x7c7a, (q15_t)0xe230, (q15_t)0x7c79, (q15_t)0xe22a,
+  (q15_t)0x7c77, (q15_t)0xe224, (q15_t)0x7c76, (q15_t)0xe21e, (q15_t)0x7c74, (q15_t)0xe218, (q15_t)0x7c73, (q15_t)0xe212,
+  (q15_t)0x7c71, (q15_t)0xe20b, (q15_t)0x7c70, (q15_t)0xe205, (q15_t)0x7c6e, (q15_t)0xe1ff, (q15_t)0x7c6d, (q15_t)0xe1f9,
+  (q15_t)0x7c6c, (q15_t)0xe1f3, (q15_t)0x7c6a, (q15_t)0xe1ed, (q15_t)0x7c69, (q15_t)0xe1e7, (q15_t)0x7c67, (q15_t)0xe1e1,
+  (q15_t)0x7c66, (q15_t)0xe1db, (q15_t)0x7c64, (q15_t)0xe1d4, (q15_t)0x7c63, (q15_t)0xe1ce, (q15_t)0x7c61, (q15_t)0xe1c8,
+  (q15_t)0x7c60, (q15_t)0xe1c2, (q15_t)0x7c5e, (q15_t)0xe1bc, (q15_t)0x7c5d, (q15_t)0xe1b6, (q15_t)0x7c5b, (q15_t)0xe1b0,
+  (q15_t)0x7c5a, (q15_t)0xe1aa, (q15_t)0x7c58, (q15_t)0xe1a4, (q15_t)0x7c57, (q15_t)0xe19e, (q15_t)0x7c55, (q15_t)0xe197,
+  (q15_t)0x7c54, (q15_t)0xe191, (q15_t)0x7c52, (q15_t)0xe18b, (q15_t)0x7c51, (q15_t)0xe185, (q15_t)0x7c4f, (q15_t)0xe17f,
+  (q15_t)0x7c4e, (q15_t)0xe179, (q15_t)0x7c4c, (q15_t)0xe173, (q15_t)0x7c4b, (q15_t)0xe16d, (q15_t)0x7c49, (q15_t)0xe167,
+  (q15_t)0x7c48, (q15_t)0xe160, (q15_t)0x7c46, (q15_t)0xe15a, (q15_t)0x7c45, (q15_t)0xe154, (q15_t)0x7c43, (q15_t)0xe14e,
+  (q15_t)0x7c42, (q15_t)0xe148, (q15_t)0x7c40, (q15_t)0xe142, (q15_t)0x7c3f, (q15_t)0xe13c, (q15_t)0x7c3d, (q15_t)0xe136,
+  (q15_t)0x7c3c, (q15_t)0xe130, (q15_t)0x7c3a, (q15_t)0xe12a, (q15_t)0x7c39, (q15_t)0xe123, (q15_t)0x7c37, (q15_t)0xe11d,
+  (q15_t)0x7c36, (q15_t)0xe117, (q15_t)0x7c34, (q15_t)0xe111, (q15_t)0x7c33, (q15_t)0xe10b, (q15_t)0x7c31, (q15_t)0xe105,
+  (q15_t)0x7c30, (q15_t)0xe0ff, (q15_t)0x7c2e, (q15_t)0xe0f9, (q15_t)0x7c2d, (q15_t)0xe0f3, (q15_t)0x7c2b, (q15_t)0xe0ed,
+  (q15_t)0x7c29, (q15_t)0xe0e7, (q15_t)0x7c28, (q15_t)0xe0e0, (q15_t)0x7c26, (q15_t)0xe0da, (q15_t)0x7c25, (q15_t)0xe0d4,
+  (q15_t)0x7c23, (q15_t)0xe0ce, (q15_t)0x7c22, (q15_t)0xe0c8, (q15_t)0x7c20, (q15_t)0xe0c2, (q15_t)0x7c1f, (q15_t)0xe0bc,
+  (q15_t)0x7c1d, (q15_t)0xe0b6, (q15_t)0x7c1c, (q15_t)0xe0b0, (q15_t)0x7c1a, (q15_t)0xe0aa, (q15_t)0x7c19, (q15_t)0xe0a3,
+  (q15_t)0x7c17, (q15_t)0xe09d, (q15_t)0x7c16, (q15_t)0xe097, (q15_t)0x7c14, (q15_t)0xe091, (q15_t)0x7c12, (q15_t)0xe08b,
+  (q15_t)0x7c11, (q15_t)0xe085, (q15_t)0x7c0f, (q15_t)0xe07f, (q15_t)0x7c0e, (q15_t)0xe079, (q15_t)0x7c0c, (q15_t)0xe073,
+  (q15_t)0x7c0b, (q15_t)0xe06d, (q15_t)0x7c09, (q15_t)0xe067, (q15_t)0x7c08, (q15_t)0xe061, (q15_t)0x7c06, (q15_t)0xe05a,
+  (q15_t)0x7c05, (q15_t)0xe054, (q15_t)0x7c03, (q15_t)0xe04e, (q15_t)0x7c01, (q15_t)0xe048, (q15_t)0x7c00, (q15_t)0xe042,
+  (q15_t)0x7bfe, (q15_t)0xe03c, (q15_t)0x7bfd, (q15_t)0xe036, (q15_t)0x7bfb, (q15_t)0xe030, (q15_t)0x7bfa, (q15_t)0xe02a,
+  (q15_t)0x7bf8, (q15_t)0xe024, (q15_t)0x7bf6, (q15_t)0xe01e, (q15_t)0x7bf5, (q15_t)0xe017, (q15_t)0x7bf3, (q15_t)0xe011,
+  (q15_t)0x7bf2, (q15_t)0xe00b, (q15_t)0x7bf0, (q15_t)0xe005, (q15_t)0x7bef, (q15_t)0xdfff, (q15_t)0x7bed, (q15_t)0xdff9,
+  (q15_t)0x7beb, (q15_t)0xdff3, (q15_t)0x7bea, (q15_t)0xdfed, (q15_t)0x7be8, (q15_t)0xdfe7, (q15_t)0x7be7, (q15_t)0xdfe1,
+  (q15_t)0x7be5, (q15_t)0xdfdb, (q15_t)0x7be4, (q15_t)0xdfd5, (q15_t)0x7be2, (q15_t)0xdfce, (q15_t)0x7be0, (q15_t)0xdfc8,
+  (q15_t)0x7bdf, (q15_t)0xdfc2, (q15_t)0x7bdd, (q15_t)0xdfbc, (q15_t)0x7bdc, (q15_t)0xdfb6, (q15_t)0x7bda, (q15_t)0xdfb0,
+  (q15_t)0x7bd9, (q15_t)0xdfaa, (q15_t)0x7bd7, (q15_t)0xdfa4, (q15_t)0x7bd5, (q15_t)0xdf9e, (q15_t)0x7bd4, (q15_t)0xdf98,
+  (q15_t)0x7bd2, (q15_t)0xdf92, (q15_t)0x7bd1, (q15_t)0xdf8c, (q15_t)0x7bcf, (q15_t)0xdf86, (q15_t)0x7bcd, (q15_t)0xdf7f,
+  (q15_t)0x7bcc, (q15_t)0xdf79, (q15_t)0x7bca, (q15_t)0xdf73, (q15_t)0x7bc9, (q15_t)0xdf6d, (q15_t)0x7bc7, (q15_t)0xdf67,
+  (q15_t)0x7bc5, (q15_t)0xdf61, (q15_t)0x7bc4, (q15_t)0xdf5b, (q15_t)0x7bc2, (q15_t)0xdf55, (q15_t)0x7bc1, (q15_t)0xdf4f,
+  (q15_t)0x7bbf, (q15_t)0xdf49, (q15_t)0x7bbd, (q15_t)0xdf43, (q15_t)0x7bbc, (q15_t)0xdf3d, (q15_t)0x7bba, (q15_t)0xdf37,
+  (q15_t)0x7bb9, (q15_t)0xdf30, (q15_t)0x7bb7, (q15_t)0xdf2a, (q15_t)0x7bb5, (q15_t)0xdf24, (q15_t)0x7bb4, (q15_t)0xdf1e,
+  (q15_t)0x7bb2, (q15_t)0xdf18, (q15_t)0x7bb0, (q15_t)0xdf12, (q15_t)0x7baf, (q15_t)0xdf0c, (q15_t)0x7bad, (q15_t)0xdf06,
+  (q15_t)0x7bac, (q15_t)0xdf00, (q15_t)0x7baa, (q15_t)0xdefa, (q15_t)0x7ba8, (q15_t)0xdef4, (q15_t)0x7ba7, (q15_t)0xdeee,
+  (q15_t)0x7ba5, (q15_t)0xdee8, (q15_t)0x7ba3, (q15_t)0xdee2, (q15_t)0x7ba2, (q15_t)0xdedb, (q15_t)0x7ba0, (q15_t)0xded5,
+  (q15_t)0x7b9f, (q15_t)0xdecf, (q15_t)0x7b9d, (q15_t)0xdec9, (q15_t)0x7b9b, (q15_t)0xdec3, (q15_t)0x7b9a, (q15_t)0xdebd,
+  (q15_t)0x7b98, (q15_t)0xdeb7, (q15_t)0x7b96, (q15_t)0xdeb1, (q15_t)0x7b95, (q15_t)0xdeab, (q15_t)0x7b93, (q15_t)0xdea5,
+  (q15_t)0x7b92, (q15_t)0xde9f, (q15_t)0x7b90, (q15_t)0xde99, (q15_t)0x7b8e, (q15_t)0xde93, (q15_t)0x7b8d, (q15_t)0xde8d,
+  (q15_t)0x7b8b, (q15_t)0xde87, (q15_t)0x7b89, (q15_t)0xde80, (q15_t)0x7b88, (q15_t)0xde7a, (q15_t)0x7b86, (q15_t)0xde74,
+  (q15_t)0x7b84, (q15_t)0xde6e, (q15_t)0x7b83, (q15_t)0xde68, (q15_t)0x7b81, (q15_t)0xde62, (q15_t)0x7b7f, (q15_t)0xde5c,
+  (q15_t)0x7b7e, (q15_t)0xde56, (q15_t)0x7b7c, (q15_t)0xde50, (q15_t)0x7b7a, (q15_t)0xde4a, (q15_t)0x7b79, (q15_t)0xde44,
+  (q15_t)0x7b77, (q15_t)0xde3e, (q15_t)0x7b76, (q15_t)0xde38, (q15_t)0x7b74, (q15_t)0xde32, (q15_t)0x7b72, (q15_t)0xde2c,
+  (q15_t)0x7b71, (q15_t)0xde26, (q15_t)0x7b6f, (q15_t)0xde1f, (q15_t)0x7b6d, (q15_t)0xde19, (q15_t)0x7b6c, (q15_t)0xde13,
+  (q15_t)0x7b6a, (q15_t)0xde0d, (q15_t)0x7b68, (q15_t)0xde07, (q15_t)0x7b67, (q15_t)0xde01, (q15_t)0x7b65, (q15_t)0xddfb,
+  (q15_t)0x7b63, (q15_t)0xddf5, (q15_t)0x7b62, (q15_t)0xddef, (q15_t)0x7b60, (q15_t)0xdde9, (q15_t)0x7b5e, (q15_t)0xdde3,
+  (q15_t)0x7b5d, (q15_t)0xdddd, (q15_t)0x7b5b, (q15_t)0xddd7, (q15_t)0x7b59, (q15_t)0xddd1, (q15_t)0x7b57, (q15_t)0xddcb,
+  (q15_t)0x7b56, (q15_t)0xddc5, (q15_t)0x7b54, (q15_t)0xddbf, (q15_t)0x7b52, (q15_t)0xddb9, (q15_t)0x7b51, (q15_t)0xddb2,
+  (q15_t)0x7b4f, (q15_t)0xddac, (q15_t)0x7b4d, (q15_t)0xdda6, (q15_t)0x7b4c, (q15_t)0xdda0, (q15_t)0x7b4a, (q15_t)0xdd9a,
+  (q15_t)0x7b48, (q15_t)0xdd94, (q15_t)0x7b47, (q15_t)0xdd8e, (q15_t)0x7b45, (q15_t)0xdd88, (q15_t)0x7b43, (q15_t)0xdd82,
+  (q15_t)0x7b42, (q15_t)0xdd7c, (q15_t)0x7b40, (q15_t)0xdd76, (q15_t)0x7b3e, (q15_t)0xdd70, (q15_t)0x7b3c, (q15_t)0xdd6a,
+  (q15_t)0x7b3b, (q15_t)0xdd64, (q15_t)0x7b39, (q15_t)0xdd5e, (q15_t)0x7b37, (q15_t)0xdd58, (q15_t)0x7b36, (q15_t)0xdd52,
+  (q15_t)0x7b34, (q15_t)0xdd4c, (q15_t)0x7b32, (q15_t)0xdd46, (q15_t)0x7b31, (q15_t)0xdd40, (q15_t)0x7b2f, (q15_t)0xdd39,
+  (q15_t)0x7b2d, (q15_t)0xdd33, (q15_t)0x7b2b, (q15_t)0xdd2d, (q15_t)0x7b2a, (q15_t)0xdd27, (q15_t)0x7b28, (q15_t)0xdd21,
+  (q15_t)0x7b26, (q15_t)0xdd1b, (q15_t)0x7b25, (q15_t)0xdd15, (q15_t)0x7b23, (q15_t)0xdd0f, (q15_t)0x7b21, (q15_t)0xdd09,
+  (q15_t)0x7b1f, (q15_t)0xdd03, (q15_t)0x7b1e, (q15_t)0xdcfd, (q15_t)0x7b1c, (q15_t)0xdcf7, (q15_t)0x7b1a, (q15_t)0xdcf1,
+  (q15_t)0x7b19, (q15_t)0xdceb, (q15_t)0x7b17, (q15_t)0xdce5, (q15_t)0x7b15, (q15_t)0xdcdf, (q15_t)0x7b13, (q15_t)0xdcd9,
+  (q15_t)0x7b12, (q15_t)0xdcd3, (q15_t)0x7b10, (q15_t)0xdccd, (q15_t)0x7b0e, (q15_t)0xdcc7, (q15_t)0x7b0c, (q15_t)0xdcc1,
+  (q15_t)0x7b0b, (q15_t)0xdcbb, (q15_t)0x7b09, (q15_t)0xdcb5, (q15_t)0x7b07, (q15_t)0xdcae, (q15_t)0x7b06, (q15_t)0xdca8,
+  (q15_t)0x7b04, (q15_t)0xdca2, (q15_t)0x7b02, (q15_t)0xdc9c, (q15_t)0x7b00, (q15_t)0xdc96, (q15_t)0x7aff, (q15_t)0xdc90,
+  (q15_t)0x7afd, (q15_t)0xdc8a, (q15_t)0x7afb, (q15_t)0xdc84, (q15_t)0x7af9, (q15_t)0xdc7e, (q15_t)0x7af8, (q15_t)0xdc78,
+  (q15_t)0x7af6, (q15_t)0xdc72, (q15_t)0x7af4, (q15_t)0xdc6c, (q15_t)0x7af2, (q15_t)0xdc66, (q15_t)0x7af1, (q15_t)0xdc60,
+  (q15_t)0x7aef, (q15_t)0xdc5a, (q15_t)0x7aed, (q15_t)0xdc54, (q15_t)0x7aeb, (q15_t)0xdc4e, (q15_t)0x7aea, (q15_t)0xdc48,
+  (q15_t)0x7ae8, (q15_t)0xdc42, (q15_t)0x7ae6, (q15_t)0xdc3c, (q15_t)0x7ae4, (q15_t)0xdc36, (q15_t)0x7ae3, (q15_t)0xdc30,
+  (q15_t)0x7ae1, (q15_t)0xdc2a, (q15_t)0x7adf, (q15_t)0xdc24, (q15_t)0x7add, (q15_t)0xdc1e, (q15_t)0x7adc, (q15_t)0xdc18,
+  (q15_t)0x7ada, (q15_t)0xdc12, (q15_t)0x7ad8, (q15_t)0xdc0c, (q15_t)0x7ad6, (q15_t)0xdc06, (q15_t)0x7ad5, (q15_t)0xdbff,
+  (q15_t)0x7ad3, (q15_t)0xdbf9, (q15_t)0x7ad1, (q15_t)0xdbf3, (q15_t)0x7acf, (q15_t)0xdbed, (q15_t)0x7acd, (q15_t)0xdbe7,
+  (q15_t)0x7acc, (q15_t)0xdbe1, (q15_t)0x7aca, (q15_t)0xdbdb, (q15_t)0x7ac8, (q15_t)0xdbd5, (q15_t)0x7ac6, (q15_t)0xdbcf,
+  (q15_t)0x7ac5, (q15_t)0xdbc9, (q15_t)0x7ac3, (q15_t)0xdbc3, (q15_t)0x7ac1, (q15_t)0xdbbd, (q15_t)0x7abf, (q15_t)0xdbb7,
+  (q15_t)0x7abd, (q15_t)0xdbb1, (q15_t)0x7abc, (q15_t)0xdbab, (q15_t)0x7aba, (q15_t)0xdba5, (q15_t)0x7ab8, (q15_t)0xdb9f,
+  (q15_t)0x7ab6, (q15_t)0xdb99, (q15_t)0x7ab5, (q15_t)0xdb93, (q15_t)0x7ab3, (q15_t)0xdb8d, (q15_t)0x7ab1, (q15_t)0xdb87,
+  (q15_t)0x7aaf, (q15_t)0xdb81, (q15_t)0x7aad, (q15_t)0xdb7b, (q15_t)0x7aac, (q15_t)0xdb75, (q15_t)0x7aaa, (q15_t)0xdb6f,
+  (q15_t)0x7aa8, (q15_t)0xdb69, (q15_t)0x7aa6, (q15_t)0xdb63, (q15_t)0x7aa4, (q15_t)0xdb5d, (q15_t)0x7aa3, (q15_t)0xdb57,
+  (q15_t)0x7aa1, (q15_t)0xdb51, (q15_t)0x7a9f, (q15_t)0xdb4b, (q15_t)0x7a9d, (q15_t)0xdb45, (q15_t)0x7a9b, (q15_t)0xdb3f,
+  (q15_t)0x7a9a, (q15_t)0xdb39, (q15_t)0x7a98, (q15_t)0xdb33, (q15_t)0x7a96, (q15_t)0xdb2d, (q15_t)0x7a94, (q15_t)0xdb27,
+  (q15_t)0x7a92, (q15_t)0xdb21, (q15_t)0x7a91, (q15_t)0xdb1b, (q15_t)0x7a8f, (q15_t)0xdb15, (q15_t)0x7a8d, (q15_t)0xdb0f,
+  (q15_t)0x7a8b, (q15_t)0xdb09, (q15_t)0x7a89, (q15_t)0xdb03, (q15_t)0x7a87, (q15_t)0xdafd, (q15_t)0x7a86, (q15_t)0xdaf7,
+  (q15_t)0x7a84, (q15_t)0xdaf1, (q15_t)0x7a82, (q15_t)0xdaea, (q15_t)0x7a80, (q15_t)0xdae4, (q15_t)0x7a7e, (q15_t)0xdade,
+  (q15_t)0x7a7d, (q15_t)0xdad8, (q15_t)0x7a7b, (q15_t)0xdad2, (q15_t)0x7a79, (q15_t)0xdacc, (q15_t)0x7a77, (q15_t)0xdac6,
+  (q15_t)0x7a75, (q15_t)0xdac0, (q15_t)0x7a73, (q15_t)0xdaba, (q15_t)0x7a72, (q15_t)0xdab4, (q15_t)0x7a70, (q15_t)0xdaae,
+  (q15_t)0x7a6e, (q15_t)0xdaa8, (q15_t)0x7a6c, (q15_t)0xdaa2, (q15_t)0x7a6a, (q15_t)0xda9c, (q15_t)0x7a68, (q15_t)0xda96,
+  (q15_t)0x7a67, (q15_t)0xda90, (q15_t)0x7a65, (q15_t)0xda8a, (q15_t)0x7a63, (q15_t)0xda84, (q15_t)0x7a61, (q15_t)0xda7e,
+  (q15_t)0x7a5f, (q15_t)0xda78, (q15_t)0x7a5d, (q15_t)0xda72, (q15_t)0x7a5c, (q15_t)0xda6c, (q15_t)0x7a5a, (q15_t)0xda66,
+  (q15_t)0x7a58, (q15_t)0xda60, (q15_t)0x7a56, (q15_t)0xda5a, (q15_t)0x7a54, (q15_t)0xda54, (q15_t)0x7a52, (q15_t)0xda4e,
+  (q15_t)0x7a50, (q15_t)0xda48, (q15_t)0x7a4f, (q15_t)0xda42, (q15_t)0x7a4d, (q15_t)0xda3c, (q15_t)0x7a4b, (q15_t)0xda36,
+  (q15_t)0x7a49, (q15_t)0xda30, (q15_t)0x7a47, (q15_t)0xda2a, (q15_t)0x7a45, (q15_t)0xda24, (q15_t)0x7a43, (q15_t)0xda1e,
+  (q15_t)0x7a42, (q15_t)0xda18, (q15_t)0x7a40, (q15_t)0xda12, (q15_t)0x7a3e, (q15_t)0xda0c, (q15_t)0x7a3c, (q15_t)0xda06,
+  (q15_t)0x7a3a, (q15_t)0xda00, (q15_t)0x7a38, (q15_t)0xd9fa, (q15_t)0x7a36, (q15_t)0xd9f4, (q15_t)0x7a35, (q15_t)0xd9ee,
+  (q15_t)0x7a33, (q15_t)0xd9e8, (q15_t)0x7a31, (q15_t)0xd9e2, (q15_t)0x7a2f, (q15_t)0xd9dc, (q15_t)0x7a2d, (q15_t)0xd9d6,
+  (q15_t)0x7a2b, (q15_t)0xd9d0, (q15_t)0x7a29, (q15_t)0xd9ca, (q15_t)0x7a27, (q15_t)0xd9c4, (q15_t)0x7a26, (q15_t)0xd9be,
+  (q15_t)0x7a24, (q15_t)0xd9b8, (q15_t)0x7a22, (q15_t)0xd9b2, (q15_t)0x7a20, (q15_t)0xd9ac, (q15_t)0x7a1e, (q15_t)0xd9a6,
+  (q15_t)0x7a1c, (q15_t)0xd9a0, (q15_t)0x7a1a, (q15_t)0xd99a, (q15_t)0x7a18, (q15_t)0xd994, (q15_t)0x7a16, (q15_t)0xd98e,
+  (q15_t)0x7a15, (q15_t)0xd988, (q15_t)0x7a13, (q15_t)0xd982, (q15_t)0x7a11, (q15_t)0xd97c, (q15_t)0x7a0f, (q15_t)0xd976,
+  (q15_t)0x7a0d, (q15_t)0xd970, (q15_t)0x7a0b, (q15_t)0xd96a, (q15_t)0x7a09, (q15_t)0xd964, (q15_t)0x7a07, (q15_t)0xd95e,
+  (q15_t)0x7a05, (q15_t)0xd958, (q15_t)0x7a04, (q15_t)0xd952, (q15_t)0x7a02, (q15_t)0xd94c, (q15_t)0x7a00, (q15_t)0xd946,
+  (q15_t)0x79fe, (q15_t)0xd940, (q15_t)0x79fc, (q15_t)0xd93a, (q15_t)0x79fa, (q15_t)0xd934, (q15_t)0x79f8, (q15_t)0xd92e,
+  (q15_t)0x79f6, (q15_t)0xd928, (q15_t)0x79f4, (q15_t)0xd922, (q15_t)0x79f2, (q15_t)0xd91c, (q15_t)0x79f0, (q15_t)0xd917,
+  (q15_t)0x79ef, (q15_t)0xd911, (q15_t)0x79ed, (q15_t)0xd90b, (q15_t)0x79eb, (q15_t)0xd905, (q15_t)0x79e9, (q15_t)0xd8ff,
+  (q15_t)0x79e7, (q15_t)0xd8f9, (q15_t)0x79e5, (q15_t)0xd8f3, (q15_t)0x79e3, (q15_t)0xd8ed, (q15_t)0x79e1, (q15_t)0xd8e7,
+  (q15_t)0x79df, (q15_t)0xd8e1, (q15_t)0x79dd, (q15_t)0xd8db, (q15_t)0x79db, (q15_t)0xd8d5, (q15_t)0x79d9, (q15_t)0xd8cf,
+  (q15_t)0x79d8, (q15_t)0xd8c9, (q15_t)0x79d6, (q15_t)0xd8c3, (q15_t)0x79d4, (q15_t)0xd8bd, (q15_t)0x79d2, (q15_t)0xd8b7,
+  (q15_t)0x79d0, (q15_t)0xd8b1, (q15_t)0x79ce, (q15_t)0xd8ab, (q15_t)0x79cc, (q15_t)0xd8a5, (q15_t)0x79ca, (q15_t)0xd89f,
+  (q15_t)0x79c8, (q15_t)0xd899, (q15_t)0x79c6, (q15_t)0xd893, (q15_t)0x79c4, (q15_t)0xd88d, (q15_t)0x79c2, (q15_t)0xd887,
+  (q15_t)0x79c0, (q15_t)0xd881, (q15_t)0x79be, (q15_t)0xd87b, (q15_t)0x79bc, (q15_t)0xd875, (q15_t)0x79bb, (q15_t)0xd86f,
+  (q15_t)0x79b9, (q15_t)0xd869, (q15_t)0x79b7, (q15_t)0xd863, (q15_t)0x79b5, (q15_t)0xd85d, (q15_t)0x79b3, (q15_t)0xd857,
+  (q15_t)0x79b1, (q15_t)0xd851, (q15_t)0x79af, (q15_t)0xd84b, (q15_t)0x79ad, (q15_t)0xd845, (q15_t)0x79ab, (q15_t)0xd83f,
+  (q15_t)0x79a9, (q15_t)0xd839, (q15_t)0x79a7, (q15_t)0xd833, (q15_t)0x79a5, (q15_t)0xd82d, (q15_t)0x79a3, (q15_t)0xd827,
+  (q15_t)0x79a1, (q15_t)0xd821, (q15_t)0x799f, (q15_t)0xd81b, (q15_t)0x799d, (q15_t)0xd815, (q15_t)0x799b, (q15_t)0xd80f,
+  (q15_t)0x7999, (q15_t)0xd80a, (q15_t)0x7997, (q15_t)0xd804, (q15_t)0x7995, (q15_t)0xd7fe, (q15_t)0x7993, (q15_t)0xd7f8,
+  (q15_t)0x7992, (q15_t)0xd7f2, (q15_t)0x7990, (q15_t)0xd7ec, (q15_t)0x798e, (q15_t)0xd7e6, (q15_t)0x798c, (q15_t)0xd7e0,
+  (q15_t)0x798a, (q15_t)0xd7da, (q15_t)0x7988, (q15_t)0xd7d4, (q15_t)0x7986, (q15_t)0xd7ce, (q15_t)0x7984, (q15_t)0xd7c8,
+  (q15_t)0x7982, (q15_t)0xd7c2, (q15_t)0x7980, (q15_t)0xd7bc, (q15_t)0x797e, (q15_t)0xd7b6, (q15_t)0x797c, (q15_t)0xd7b0,
+  (q15_t)0x797a, (q15_t)0xd7aa, (q15_t)0x7978, (q15_t)0xd7a4, (q15_t)0x7976, (q15_t)0xd79e, (q15_t)0x7974, (q15_t)0xd798,
+  (q15_t)0x7972, (q15_t)0xd792, (q15_t)0x7970, (q15_t)0xd78c, (q15_t)0x796e, (q15_t)0xd786, (q15_t)0x796c, (q15_t)0xd780,
+  (q15_t)0x796a, (q15_t)0xd77a, (q15_t)0x7968, (q15_t)0xd774, (q15_t)0x7966, (q15_t)0xd76e, (q15_t)0x7964, (q15_t)0xd768,
+  (q15_t)0x7962, (q15_t)0xd763, (q15_t)0x7960, (q15_t)0xd75d, (q15_t)0x795e, (q15_t)0xd757, (q15_t)0x795c, (q15_t)0xd751,
+  (q15_t)0x795a, (q15_t)0xd74b, (q15_t)0x7958, (q15_t)0xd745, (q15_t)0x7956, (q15_t)0xd73f, (q15_t)0x7954, (q15_t)0xd739,
+  (q15_t)0x7952, (q15_t)0xd733, (q15_t)0x7950, (q15_t)0xd72d, (q15_t)0x794e, (q15_t)0xd727, (q15_t)0x794c, (q15_t)0xd721,
+  (q15_t)0x794a, (q15_t)0xd71b, (q15_t)0x7948, (q15_t)0xd715, (q15_t)0x7946, (q15_t)0xd70f, (q15_t)0x7944, (q15_t)0xd709,
+  (q15_t)0x7942, (q15_t)0xd703, (q15_t)0x7940, (q15_t)0xd6fd, (q15_t)0x793e, (q15_t)0xd6f7, (q15_t)0x793c, (q15_t)0xd6f1,
+  (q15_t)0x793a, (q15_t)0xd6eb, (q15_t)0x7938, (q15_t)0xd6e5, (q15_t)0x7936, (q15_t)0xd6e0, (q15_t)0x7934, (q15_t)0xd6da,
+  (q15_t)0x7932, (q15_t)0xd6d4, (q15_t)0x7930, (q15_t)0xd6ce, (q15_t)0x792e, (q15_t)0xd6c8, (q15_t)0x792c, (q15_t)0xd6c2,
+  (q15_t)0x792a, (q15_t)0xd6bc, (q15_t)0x7928, (q15_t)0xd6b6, (q15_t)0x7926, (q15_t)0xd6b0, (q15_t)0x7924, (q15_t)0xd6aa,
+  (q15_t)0x7922, (q15_t)0xd6a4, (q15_t)0x7920, (q15_t)0xd69e, (q15_t)0x791e, (q15_t)0xd698, (q15_t)0x791c, (q15_t)0xd692,
+  (q15_t)0x7919, (q15_t)0xd68c, (q15_t)0x7917, (q15_t)0xd686, (q15_t)0x7915, (q15_t)0xd680, (q15_t)0x7913, (q15_t)0xd67a,
+  (q15_t)0x7911, (q15_t)0xd675, (q15_t)0x790f, (q15_t)0xd66f, (q15_t)0x790d, (q15_t)0xd669, (q15_t)0x790b, (q15_t)0xd663,
+  (q15_t)0x7909, (q15_t)0xd65d, (q15_t)0x7907, (q15_t)0xd657, (q15_t)0x7905, (q15_t)0xd651, (q15_t)0x7903, (q15_t)0xd64b,
+  (q15_t)0x7901, (q15_t)0xd645, (q15_t)0x78ff, (q15_t)0xd63f, (q15_t)0x78fd, (q15_t)0xd639, (q15_t)0x78fb, (q15_t)0xd633,
+  (q15_t)0x78f9, (q15_t)0xd62d, (q15_t)0x78f7, (q15_t)0xd627, (q15_t)0x78f5, (q15_t)0xd621, (q15_t)0x78f3, (q15_t)0xd61b,
+  (q15_t)0x78f1, (q15_t)0xd615, (q15_t)0x78ee, (q15_t)0xd610, (q15_t)0x78ec, (q15_t)0xd60a, (q15_t)0x78ea, (q15_t)0xd604,
+  (q15_t)0x78e8, (q15_t)0xd5fe, (q15_t)0x78e6, (q15_t)0xd5f8, (q15_t)0x78e4, (q15_t)0xd5f2, (q15_t)0x78e2, (q15_t)0xd5ec,
+  (q15_t)0x78e0, (q15_t)0xd5e6, (q15_t)0x78de, (q15_t)0xd5e0, (q15_t)0x78dc, (q15_t)0xd5da, (q15_t)0x78da, (q15_t)0xd5d4,
+  (q15_t)0x78d8, (q15_t)0xd5ce, (q15_t)0x78d6, (q15_t)0xd5c8, (q15_t)0x78d4, (q15_t)0xd5c2, (q15_t)0x78d2, (q15_t)0xd5bc,
+  (q15_t)0x78cf, (q15_t)0xd5b7, (q15_t)0x78cd, (q15_t)0xd5b1, (q15_t)0x78cb, (q15_t)0xd5ab, (q15_t)0x78c9, (q15_t)0xd5a5,
+  (q15_t)0x78c7, (q15_t)0xd59f, (q15_t)0x78c5, (q15_t)0xd599, (q15_t)0x78c3, (q15_t)0xd593, (q15_t)0x78c1, (q15_t)0xd58d,
+  (q15_t)0x78bf, (q15_t)0xd587, (q15_t)0x78bd, (q15_t)0xd581, (q15_t)0x78bb, (q15_t)0xd57b, (q15_t)0x78b9, (q15_t)0xd575,
+  (q15_t)0x78b6, (q15_t)0xd56f, (q15_t)0x78b4, (q15_t)0xd569, (q15_t)0x78b2, (q15_t)0xd564, (q15_t)0x78b0, (q15_t)0xd55e,
+  (q15_t)0x78ae, (q15_t)0xd558, (q15_t)0x78ac, (q15_t)0xd552, (q15_t)0x78aa, (q15_t)0xd54c, (q15_t)0x78a8, (q15_t)0xd546,
+  (q15_t)0x78a6, (q15_t)0xd540, (q15_t)0x78a4, (q15_t)0xd53a, (q15_t)0x78a2, (q15_t)0xd534, (q15_t)0x789f, (q15_t)0xd52e,
+  (q15_t)0x789d, (q15_t)0xd528, (q15_t)0x789b, (q15_t)0xd522, (q15_t)0x7899, (q15_t)0xd51c, (q15_t)0x7897, (q15_t)0xd517,
+  (q15_t)0x7895, (q15_t)0xd511, (q15_t)0x7893, (q15_t)0xd50b, (q15_t)0x7891, (q15_t)0xd505, (q15_t)0x788f, (q15_t)0xd4ff,
+  (q15_t)0x788c, (q15_t)0xd4f9, (q15_t)0x788a, (q15_t)0xd4f3, (q15_t)0x7888, (q15_t)0xd4ed, (q15_t)0x7886, (q15_t)0xd4e7,
+  (q15_t)0x7884, (q15_t)0xd4e1, (q15_t)0x7882, (q15_t)0xd4db, (q15_t)0x7880, (q15_t)0xd4d5, (q15_t)0x787e, (q15_t)0xd4d0,
+  (q15_t)0x787c, (q15_t)0xd4ca, (q15_t)0x7879, (q15_t)0xd4c4, (q15_t)0x7877, (q15_t)0xd4be, (q15_t)0x7875, (q15_t)0xd4b8,
+  (q15_t)0x7873, (q15_t)0xd4b2, (q15_t)0x7871, (q15_t)0xd4ac, (q15_t)0x786f, (q15_t)0xd4a6, (q15_t)0x786d, (q15_t)0xd4a0,
+  (q15_t)0x786b, (q15_t)0xd49a, (q15_t)0x7868, (q15_t)0xd494, (q15_t)0x7866, (q15_t)0xd48f, (q15_t)0x7864, (q15_t)0xd489,
+  (q15_t)0x7862, (q15_t)0xd483, (q15_t)0x7860, (q15_t)0xd47d, (q15_t)0x785e, (q15_t)0xd477, (q15_t)0x785c, (q15_t)0xd471,
+  (q15_t)0x7859, (q15_t)0xd46b, (q15_t)0x7857, (q15_t)0xd465, (q15_t)0x7855, (q15_t)0xd45f, (q15_t)0x7853, (q15_t)0xd459,
+  (q15_t)0x7851, (q15_t)0xd453, (q15_t)0x784f, (q15_t)0xd44e, (q15_t)0x784d, (q15_t)0xd448, (q15_t)0x784a, (q15_t)0xd442,
+  (q15_t)0x7848, (q15_t)0xd43c, (q15_t)0x7846, (q15_t)0xd436, (q15_t)0x7844, (q15_t)0xd430, (q15_t)0x7842, (q15_t)0xd42a,
+  (q15_t)0x7840, (q15_t)0xd424, (q15_t)0x783e, (q15_t)0xd41e, (q15_t)0x783b, (q15_t)0xd418, (q15_t)0x7839, (q15_t)0xd412,
+  (q15_t)0x7837, (q15_t)0xd40d, (q15_t)0x7835, (q15_t)0xd407, (q15_t)0x7833, (q15_t)0xd401, (q15_t)0x7831, (q15_t)0xd3fb,
+  (q15_t)0x782e, (q15_t)0xd3f5, (q15_t)0x782c, (q15_t)0xd3ef, (q15_t)0x782a, (q15_t)0xd3e9, (q15_t)0x7828, (q15_t)0xd3e3,
+  (q15_t)0x7826, (q15_t)0xd3dd, (q15_t)0x7824, (q15_t)0xd3d7, (q15_t)0x7821, (q15_t)0xd3d2, (q15_t)0x781f, (q15_t)0xd3cc,
+  (q15_t)0x781d, (q15_t)0xd3c6, (q15_t)0x781b, (q15_t)0xd3c0, (q15_t)0x7819, (q15_t)0xd3ba, (q15_t)0x7817, (q15_t)0xd3b4,
+  (q15_t)0x7814, (q15_t)0xd3ae, (q15_t)0x7812, (q15_t)0xd3a8, (q15_t)0x7810, (q15_t)0xd3a2, (q15_t)0x780e, (q15_t)0xd39d,
+  (q15_t)0x780c, (q15_t)0xd397, (q15_t)0x780a, (q15_t)0xd391, (q15_t)0x7807, (q15_t)0xd38b, (q15_t)0x7805, (q15_t)0xd385,
+  (q15_t)0x7803, (q15_t)0xd37f, (q15_t)0x7801, (q15_t)0xd379, (q15_t)0x77ff, (q15_t)0xd373, (q15_t)0x77fc, (q15_t)0xd36d,
+  (q15_t)0x77fa, (q15_t)0xd368, (q15_t)0x77f8, (q15_t)0xd362, (q15_t)0x77f6, (q15_t)0xd35c, (q15_t)0x77f4, (q15_t)0xd356,
+  (q15_t)0x77f1, (q15_t)0xd350, (q15_t)0x77ef, (q15_t)0xd34a, (q15_t)0x77ed, (q15_t)0xd344, (q15_t)0x77eb, (q15_t)0xd33e,
+  (q15_t)0x77e9, (q15_t)0xd338, (q15_t)0x77e6, (q15_t)0xd333, (q15_t)0x77e4, (q15_t)0xd32d, (q15_t)0x77e2, (q15_t)0xd327,
+  (q15_t)0x77e0, (q15_t)0xd321, (q15_t)0x77de, (q15_t)0xd31b, (q15_t)0x77db, (q15_t)0xd315, (q15_t)0x77d9, (q15_t)0xd30f,
+  (q15_t)0x77d7, (q15_t)0xd309, (q15_t)0x77d5, (q15_t)0xd303, (q15_t)0x77d3, (q15_t)0xd2fe, (q15_t)0x77d0, (q15_t)0xd2f8,
+  (q15_t)0x77ce, (q15_t)0xd2f2, (q15_t)0x77cc, (q15_t)0xd2ec, (q15_t)0x77ca, (q15_t)0xd2e6, (q15_t)0x77c8, (q15_t)0xd2e0,
+  (q15_t)0x77c5, (q15_t)0xd2da, (q15_t)0x77c3, (q15_t)0xd2d4, (q15_t)0x77c1, (q15_t)0xd2cf, (q15_t)0x77bf, (q15_t)0xd2c9,
+  (q15_t)0x77bc, (q15_t)0xd2c3, (q15_t)0x77ba, (q15_t)0xd2bd, (q15_t)0x77b8, (q15_t)0xd2b7, (q15_t)0x77b6, (q15_t)0xd2b1,
+  (q15_t)0x77b4, (q15_t)0xd2ab, (q15_t)0x77b1, (q15_t)0xd2a5, (q15_t)0x77af, (q15_t)0xd2a0, (q15_t)0x77ad, (q15_t)0xd29a,
+  (q15_t)0x77ab, (q15_t)0xd294, (q15_t)0x77a8, (q15_t)0xd28e, (q15_t)0x77a6, (q15_t)0xd288, (q15_t)0x77a4, (q15_t)0xd282,
+  (q15_t)0x77a2, (q15_t)0xd27c, (q15_t)0x77a0, (q15_t)0xd276, (q15_t)0x779d, (q15_t)0xd271, (q15_t)0x779b, (q15_t)0xd26b,
+  (q15_t)0x7799, (q15_t)0xd265, (q15_t)0x7797, (q15_t)0xd25f, (q15_t)0x7794, (q15_t)0xd259, (q15_t)0x7792, (q15_t)0xd253,
+  (q15_t)0x7790, (q15_t)0xd24d, (q15_t)0x778e, (q15_t)0xd247, (q15_t)0x778b, (q15_t)0xd242, (q15_t)0x7789, (q15_t)0xd23c,
+  (q15_t)0x7787, (q15_t)0xd236, (q15_t)0x7785, (q15_t)0xd230, (q15_t)0x7782, (q15_t)0xd22a, (q15_t)0x7780, (q15_t)0xd224,
+  (q15_t)0x777e, (q15_t)0xd21e, (q15_t)0x777c, (q15_t)0xd219, (q15_t)0x7779, (q15_t)0xd213, (q15_t)0x7777, (q15_t)0xd20d,
+  (q15_t)0x7775, (q15_t)0xd207, (q15_t)0x7773, (q15_t)0xd201, (q15_t)0x7770, (q15_t)0xd1fb, (q15_t)0x776e, (q15_t)0xd1f5,
+  (q15_t)0x776c, (q15_t)0xd1ef, (q15_t)0x776a, (q15_t)0xd1ea, (q15_t)0x7767, (q15_t)0xd1e4, (q15_t)0x7765, (q15_t)0xd1de,
+  (q15_t)0x7763, (q15_t)0xd1d8, (q15_t)0x7760, (q15_t)0xd1d2, (q15_t)0x775e, (q15_t)0xd1cc, (q15_t)0x775c, (q15_t)0xd1c6,
+  (q15_t)0x775a, (q15_t)0xd1c1, (q15_t)0x7757, (q15_t)0xd1bb, (q15_t)0x7755, (q15_t)0xd1b5, (q15_t)0x7753, (q15_t)0xd1af,
+  (q15_t)0x7751, (q15_t)0xd1a9, (q15_t)0x774e, (q15_t)0xd1a3, (q15_t)0x774c, (q15_t)0xd19d, (q15_t)0x774a, (q15_t)0xd198,
+  (q15_t)0x7747, (q15_t)0xd192, (q15_t)0x7745, (q15_t)0xd18c, (q15_t)0x7743, (q15_t)0xd186, (q15_t)0x7741, (q15_t)0xd180,
+  (q15_t)0x773e, (q15_t)0xd17a, (q15_t)0x773c, (q15_t)0xd174, (q15_t)0x773a, (q15_t)0xd16f, (q15_t)0x7738, (q15_t)0xd169,
+  (q15_t)0x7735, (q15_t)0xd163, (q15_t)0x7733, (q15_t)0xd15d, (q15_t)0x7731, (q15_t)0xd157, (q15_t)0x772e, (q15_t)0xd151,
+  (q15_t)0x772c, (q15_t)0xd14b, (q15_t)0x772a, (q15_t)0xd146, (q15_t)0x7727, (q15_t)0xd140, (q15_t)0x7725, (q15_t)0xd13a,
+  (q15_t)0x7723, (q15_t)0xd134, (q15_t)0x7721, (q15_t)0xd12e, (q15_t)0x771e, (q15_t)0xd128, (q15_t)0x771c, (q15_t)0xd123,
+  (q15_t)0x771a, (q15_t)0xd11d, (q15_t)0x7717, (q15_t)0xd117, (q15_t)0x7715, (q15_t)0xd111, (q15_t)0x7713, (q15_t)0xd10b,
+  (q15_t)0x7710, (q15_t)0xd105, (q15_t)0x770e, (q15_t)0xd0ff, (q15_t)0x770c, (q15_t)0xd0fa, (q15_t)0x770a, (q15_t)0xd0f4,
+  (q15_t)0x7707, (q15_t)0xd0ee, (q15_t)0x7705, (q15_t)0xd0e8, (q15_t)0x7703, (q15_t)0xd0e2, (q15_t)0x7700, (q15_t)0xd0dc,
+  (q15_t)0x76fe, (q15_t)0xd0d7, (q15_t)0x76fc, (q15_t)0xd0d1, (q15_t)0x76f9, (q15_t)0xd0cb, (q15_t)0x76f7, (q15_t)0xd0c5,
+  (q15_t)0x76f5, (q15_t)0xd0bf, (q15_t)0x76f2, (q15_t)0xd0b9, (q15_t)0x76f0, (q15_t)0xd0b4, (q15_t)0x76ee, (q15_t)0xd0ae,
+  (q15_t)0x76eb, (q15_t)0xd0a8, (q15_t)0x76e9, (q15_t)0xd0a2, (q15_t)0x76e7, (q15_t)0xd09c, (q15_t)0x76e4, (q15_t)0xd096,
+  (q15_t)0x76e2, (q15_t)0xd091, (q15_t)0x76e0, (q15_t)0xd08b, (q15_t)0x76dd, (q15_t)0xd085, (q15_t)0x76db, (q15_t)0xd07f,
+  (q15_t)0x76d9, (q15_t)0xd079, (q15_t)0x76d6, (q15_t)0xd073, (q15_t)0x76d4, (q15_t)0xd06e, (q15_t)0x76d2, (q15_t)0xd068,
+  (q15_t)0x76cf, (q15_t)0xd062, (q15_t)0x76cd, (q15_t)0xd05c, (q15_t)0x76cb, (q15_t)0xd056, (q15_t)0x76c8, (q15_t)0xd050,
+  (q15_t)0x76c6, (q15_t)0xd04b, (q15_t)0x76c4, (q15_t)0xd045, (q15_t)0x76c1, (q15_t)0xd03f, (q15_t)0x76bf, (q15_t)0xd039,
+  (q15_t)0x76bd, (q15_t)0xd033, (q15_t)0x76ba, (q15_t)0xd02d, (q15_t)0x76b8, (q15_t)0xd028, (q15_t)0x76b6, (q15_t)0xd022,
+  (q15_t)0x76b3, (q15_t)0xd01c, (q15_t)0x76b1, (q15_t)0xd016, (q15_t)0x76af, (q15_t)0xd010, (q15_t)0x76ac, (q15_t)0xd00a,
+  (q15_t)0x76aa, (q15_t)0xd005, (q15_t)0x76a8, (q15_t)0xcfff, (q15_t)0x76a5, (q15_t)0xcff9, (q15_t)0x76a3, (q15_t)0xcff3,
+  (q15_t)0x76a0, (q15_t)0xcfed, (q15_t)0x769e, (q15_t)0xcfe7, (q15_t)0x769c, (q15_t)0xcfe2, (q15_t)0x7699, (q15_t)0xcfdc,
+  (q15_t)0x7697, (q15_t)0xcfd6, (q15_t)0x7695, (q15_t)0xcfd0, (q15_t)0x7692, (q15_t)0xcfca, (q15_t)0x7690, (q15_t)0xcfc5,
+  (q15_t)0x768e, (q15_t)0xcfbf, (q15_t)0x768b, (q15_t)0xcfb9, (q15_t)0x7689, (q15_t)0xcfb3, (q15_t)0x7686, (q15_t)0xcfad,
+  (q15_t)0x7684, (q15_t)0xcfa7, (q15_t)0x7682, (q15_t)0xcfa2, (q15_t)0x767f, (q15_t)0xcf9c, (q15_t)0x767d, (q15_t)0xcf96,
+  (q15_t)0x767b, (q15_t)0xcf90, (q15_t)0x7678, (q15_t)0xcf8a, (q15_t)0x7676, (q15_t)0xcf85, (q15_t)0x7673, (q15_t)0xcf7f,
+  (q15_t)0x7671, (q15_t)0xcf79, (q15_t)0x766f, (q15_t)0xcf73, (q15_t)0x766c, (q15_t)0xcf6d, (q15_t)0x766a, (q15_t)0xcf67,
+  (q15_t)0x7668, (q15_t)0xcf62, (q15_t)0x7665, (q15_t)0xcf5c, (q15_t)0x7663, (q15_t)0xcf56, (q15_t)0x7660, (q15_t)0xcf50,
+  (q15_t)0x765e, (q15_t)0xcf4a, (q15_t)0x765c, (q15_t)0xcf45, (q15_t)0x7659, (q15_t)0xcf3f, (q15_t)0x7657, (q15_t)0xcf39,
+  (q15_t)0x7654, (q15_t)0xcf33, (q15_t)0x7652, (q15_t)0xcf2d, (q15_t)0x7650, (q15_t)0xcf28, (q15_t)0x764d, (q15_t)0xcf22,
+  (q15_t)0x764b, (q15_t)0xcf1c, (q15_t)0x7648, (q15_t)0xcf16, (q15_t)0x7646, (q15_t)0xcf10, (q15_t)0x7644, (q15_t)0xcf0b,
+  (q15_t)0x7641, (q15_t)0xcf05, (q15_t)0x763f, (q15_t)0xceff, (q15_t)0x763c, (q15_t)0xcef9, (q15_t)0x763a, (q15_t)0xcef3,
+  (q15_t)0x7638, (q15_t)0xceee, (q15_t)0x7635, (q15_t)0xcee8, (q15_t)0x7633, (q15_t)0xcee2, (q15_t)0x7630, (q15_t)0xcedc,
+  (q15_t)0x762e, (q15_t)0xced6, (q15_t)0x762b, (q15_t)0xced1, (q15_t)0x7629, (q15_t)0xcecb, (q15_t)0x7627, (q15_t)0xcec5,
+  (q15_t)0x7624, (q15_t)0xcebf, (q15_t)0x7622, (q15_t)0xceb9, (q15_t)0x761f, (q15_t)0xceb4, (q15_t)0x761d, (q15_t)0xceae,
+  (q15_t)0x761b, (q15_t)0xcea8, (q15_t)0x7618, (q15_t)0xcea2, (q15_t)0x7616, (q15_t)0xce9c, (q15_t)0x7613, (q15_t)0xce97,
+  (q15_t)0x7611, (q15_t)0xce91, (q15_t)0x760e, (q15_t)0xce8b, (q15_t)0x760c, (q15_t)0xce85, (q15_t)0x760a, (q15_t)0xce7f,
+  (q15_t)0x7607, (q15_t)0xce7a, (q15_t)0x7605, (q15_t)0xce74, (q15_t)0x7602, (q15_t)0xce6e, (q15_t)0x7600, (q15_t)0xce68,
+  (q15_t)0x75fd, (q15_t)0xce62, (q15_t)0x75fb, (q15_t)0xce5d, (q15_t)0x75f9, (q15_t)0xce57, (q15_t)0x75f6, (q15_t)0xce51,
+  (q15_t)0x75f4, (q15_t)0xce4b, (q15_t)0x75f1, (q15_t)0xce45, (q15_t)0x75ef, (q15_t)0xce40, (q15_t)0x75ec, (q15_t)0xce3a,
+  (q15_t)0x75ea, (q15_t)0xce34, (q15_t)0x75e7, (q15_t)0xce2e, (q15_t)0x75e5, (q15_t)0xce28, (q15_t)0x75e3, (q15_t)0xce23,
+  (q15_t)0x75e0, (q15_t)0xce1d, (q15_t)0x75de, (q15_t)0xce17, (q15_t)0x75db, (q15_t)0xce11, (q15_t)0x75d9, (q15_t)0xce0c,
+  (q15_t)0x75d6, (q15_t)0xce06, (q15_t)0x75d4, (q15_t)0xce00, (q15_t)0x75d1, (q15_t)0xcdfa, (q15_t)0x75cf, (q15_t)0xcdf4,
+  (q15_t)0x75cc, (q15_t)0xcdef, (q15_t)0x75ca, (q15_t)0xcde9, (q15_t)0x75c8, (q15_t)0xcde3, (q15_t)0x75c5, (q15_t)0xcddd,
+  (q15_t)0x75c3, (q15_t)0xcdd8, (q15_t)0x75c0, (q15_t)0xcdd2, (q15_t)0x75be, (q15_t)0xcdcc, (q15_t)0x75bb, (q15_t)0xcdc6,
+  (q15_t)0x75b9, (q15_t)0xcdc0, (q15_t)0x75b6, (q15_t)0xcdbb, (q15_t)0x75b4, (q15_t)0xcdb5, (q15_t)0x75b1, (q15_t)0xcdaf,
+  (q15_t)0x75af, (q15_t)0xcda9, (q15_t)0x75ac, (q15_t)0xcda3, (q15_t)0x75aa, (q15_t)0xcd9e, (q15_t)0x75a7, (q15_t)0xcd98,
+  (q15_t)0x75a5, (q15_t)0xcd92, (q15_t)0x75a3, (q15_t)0xcd8c, (q15_t)0x75a0, (q15_t)0xcd87, (q15_t)0x759e, (q15_t)0xcd81,
+  (q15_t)0x759b, (q15_t)0xcd7b, (q15_t)0x7599, (q15_t)0xcd75, (q15_t)0x7596, (q15_t)0xcd70, (q15_t)0x7594, (q15_t)0xcd6a,
+  (q15_t)0x7591, (q15_t)0xcd64, (q15_t)0x758f, (q15_t)0xcd5e, (q15_t)0x758c, (q15_t)0xcd58, (q15_t)0x758a, (q15_t)0xcd53,
+  (q15_t)0x7587, (q15_t)0xcd4d, (q15_t)0x7585, (q15_t)0xcd47, (q15_t)0x7582, (q15_t)0xcd41, (q15_t)0x7580, (q15_t)0xcd3c,
+  (q15_t)0x757d, (q15_t)0xcd36, (q15_t)0x757b, (q15_t)0xcd30, (q15_t)0x7578, (q15_t)0xcd2a, (q15_t)0x7576, (q15_t)0xcd25,
+  (q15_t)0x7573, (q15_t)0xcd1f, (q15_t)0x7571, (q15_t)0xcd19, (q15_t)0x756e, (q15_t)0xcd13, (q15_t)0x756c, (q15_t)0xcd0d,
+  (q15_t)0x7569, (q15_t)0xcd08, (q15_t)0x7567, (q15_t)0xcd02, (q15_t)0x7564, (q15_t)0xccfc, (q15_t)0x7562, (q15_t)0xccf6,
+  (q15_t)0x755f, (q15_t)0xccf1, (q15_t)0x755d, (q15_t)0xcceb, (q15_t)0x755a, (q15_t)0xcce5, (q15_t)0x7558, (q15_t)0xccdf,
+  (q15_t)0x7555, (q15_t)0xccda, (q15_t)0x7553, (q15_t)0xccd4, (q15_t)0x7550, (q15_t)0xccce, (q15_t)0x754e, (q15_t)0xccc8,
+  (q15_t)0x754b, (q15_t)0xccc3, (q15_t)0x7549, (q15_t)0xccbd, (q15_t)0x7546, (q15_t)0xccb7, (q15_t)0x7544, (q15_t)0xccb1,
+  (q15_t)0x7541, (q15_t)0xccac, (q15_t)0x753f, (q15_t)0xcca6, (q15_t)0x753c, (q15_t)0xcca0, (q15_t)0x753a, (q15_t)0xcc9a,
+  (q15_t)0x7537, (q15_t)0xcc95, (q15_t)0x7535, (q15_t)0xcc8f, (q15_t)0x7532, (q15_t)0xcc89, (q15_t)0x752f, (q15_t)0xcc83,
+  (q15_t)0x752d, (q15_t)0xcc7e, (q15_t)0x752a, (q15_t)0xcc78, (q15_t)0x7528, (q15_t)0xcc72, (q15_t)0x7525, (q15_t)0xcc6c,
+  (q15_t)0x7523, (q15_t)0xcc67, (q15_t)0x7520, (q15_t)0xcc61, (q15_t)0x751e, (q15_t)0xcc5b, (q15_t)0x751b, (q15_t)0xcc55,
+  (q15_t)0x7519, (q15_t)0xcc50, (q15_t)0x7516, (q15_t)0xcc4a, (q15_t)0x7514, (q15_t)0xcc44, (q15_t)0x7511, (q15_t)0xcc3e,
+  (q15_t)0x750f, (q15_t)0xcc39, (q15_t)0x750c, (q15_t)0xcc33, (q15_t)0x7509, (q15_t)0xcc2d, (q15_t)0x7507, (q15_t)0xcc27,
+  (q15_t)0x7504, (q15_t)0xcc22, (q15_t)0x7502, (q15_t)0xcc1c, (q15_t)0x74ff, (q15_t)0xcc16, (q15_t)0x74fd, (q15_t)0xcc10,
+  (q15_t)0x74fa, (q15_t)0xcc0b, (q15_t)0x74f8, (q15_t)0xcc05, (q15_t)0x74f5, (q15_t)0xcbff, (q15_t)0x74f2, (q15_t)0xcbf9,
+  (q15_t)0x74f0, (q15_t)0xcbf4, (q15_t)0x74ed, (q15_t)0xcbee, (q15_t)0x74eb, (q15_t)0xcbe8, (q15_t)0x74e8, (q15_t)0xcbe2,
+  (q15_t)0x74e6, (q15_t)0xcbdd, (q15_t)0x74e3, (q15_t)0xcbd7, (q15_t)0x74e1, (q15_t)0xcbd1, (q15_t)0x74de, (q15_t)0xcbcb,
+  (q15_t)0x74db, (q15_t)0xcbc6, (q15_t)0x74d9, (q15_t)0xcbc0, (q15_t)0x74d6, (q15_t)0xcbba, (q15_t)0x74d4, (q15_t)0xcbb5,
+  (q15_t)0x74d1, (q15_t)0xcbaf, (q15_t)0x74cf, (q15_t)0xcba9, (q15_t)0x74cc, (q15_t)0xcba3, (q15_t)0x74c9, (q15_t)0xcb9e,
+  (q15_t)0x74c7, (q15_t)0xcb98, (q15_t)0x74c4, (q15_t)0xcb92, (q15_t)0x74c2, (q15_t)0xcb8c, (q15_t)0x74bf, (q15_t)0xcb87,
+  (q15_t)0x74bd, (q15_t)0xcb81, (q15_t)0x74ba, (q15_t)0xcb7b, (q15_t)0x74b7, (q15_t)0xcb75, (q15_t)0x74b5, (q15_t)0xcb70,
+  (q15_t)0x74b2, (q15_t)0xcb6a, (q15_t)0x74b0, (q15_t)0xcb64, (q15_t)0x74ad, (q15_t)0xcb5f, (q15_t)0x74ab, (q15_t)0xcb59,
+  (q15_t)0x74a8, (q15_t)0xcb53, (q15_t)0x74a5, (q15_t)0xcb4d, (q15_t)0x74a3, (q15_t)0xcb48, (q15_t)0x74a0, (q15_t)0xcb42,
+  (q15_t)0x749e, (q15_t)0xcb3c, (q15_t)0x749b, (q15_t)0xcb36, (q15_t)0x7498, (q15_t)0xcb31, (q15_t)0x7496, (q15_t)0xcb2b,
+  (q15_t)0x7493, (q15_t)0xcb25, (q15_t)0x7491, (q15_t)0xcb20, (q15_t)0x748e, (q15_t)0xcb1a, (q15_t)0x748b, (q15_t)0xcb14,
+  (q15_t)0x7489, (q15_t)0xcb0e, (q15_t)0x7486, (q15_t)0xcb09, (q15_t)0x7484, (q15_t)0xcb03, (q15_t)0x7481, (q15_t)0xcafd,
+  (q15_t)0x747e, (q15_t)0xcaf8, (q15_t)0x747c, (q15_t)0xcaf2, (q15_t)0x7479, (q15_t)0xcaec, (q15_t)0x7477, (q15_t)0xcae6,
+  (q15_t)0x7474, (q15_t)0xcae1, (q15_t)0x7471, (q15_t)0xcadb, (q15_t)0x746f, (q15_t)0xcad5, (q15_t)0x746c, (q15_t)0xcad0,
+  (q15_t)0x746a, (q15_t)0xcaca, (q15_t)0x7467, (q15_t)0xcac4, (q15_t)0x7464, (q15_t)0xcabe, (q15_t)0x7462, (q15_t)0xcab9,
+  (q15_t)0x745f, (q15_t)0xcab3, (q15_t)0x745c, (q15_t)0xcaad, (q15_t)0x745a, (q15_t)0xcaa8, (q15_t)0x7457, (q15_t)0xcaa2,
+  (q15_t)0x7455, (q15_t)0xca9c, (q15_t)0x7452, (q15_t)0xca96, (q15_t)0x744f, (q15_t)0xca91, (q15_t)0x744d, (q15_t)0xca8b,
+  (q15_t)0x744a, (q15_t)0xca85, (q15_t)0x7448, (q15_t)0xca80, (q15_t)0x7445, (q15_t)0xca7a, (q15_t)0x7442, (q15_t)0xca74,
+  (q15_t)0x7440, (q15_t)0xca6e, (q15_t)0x743d, (q15_t)0xca69, (q15_t)0x743a, (q15_t)0xca63, (q15_t)0x7438, (q15_t)0xca5d,
+  (q15_t)0x7435, (q15_t)0xca58, (q15_t)0x7432, (q15_t)0xca52, (q15_t)0x7430, (q15_t)0xca4c, (q15_t)0x742d, (q15_t)0xca46,
+  (q15_t)0x742b, (q15_t)0xca41, (q15_t)0x7428, (q15_t)0xca3b, (q15_t)0x7425, (q15_t)0xca35, (q15_t)0x7423, (q15_t)0xca30,
+  (q15_t)0x7420, (q15_t)0xca2a, (q15_t)0x741d, (q15_t)0xca24, (q15_t)0x741b, (q15_t)0xca1f, (q15_t)0x7418, (q15_t)0xca19,
+  (q15_t)0x7415, (q15_t)0xca13, (q15_t)0x7413, (q15_t)0xca0d, (q15_t)0x7410, (q15_t)0xca08, (q15_t)0x740d, (q15_t)0xca02,
+  (q15_t)0x740b, (q15_t)0xc9fc, (q15_t)0x7408, (q15_t)0xc9f7, (q15_t)0x7406, (q15_t)0xc9f1, (q15_t)0x7403, (q15_t)0xc9eb,
+  (q15_t)0x7400, (q15_t)0xc9e6, (q15_t)0x73fe, (q15_t)0xc9e0, (q15_t)0x73fb, (q15_t)0xc9da, (q15_t)0x73f8, (q15_t)0xc9d5,
+  (q15_t)0x73f6, (q15_t)0xc9cf, (q15_t)0x73f3, (q15_t)0xc9c9, (q15_t)0x73f0, (q15_t)0xc9c3, (q15_t)0x73ee, (q15_t)0xc9be,
+  (q15_t)0x73eb, (q15_t)0xc9b8, (q15_t)0x73e8, (q15_t)0xc9b2, (q15_t)0x73e6, (q15_t)0xc9ad, (q15_t)0x73e3, (q15_t)0xc9a7,
+  (q15_t)0x73e0, (q15_t)0xc9a1, (q15_t)0x73de, (q15_t)0xc99c, (q15_t)0x73db, (q15_t)0xc996, (q15_t)0x73d8, (q15_t)0xc990,
+  (q15_t)0x73d6, (q15_t)0xc98b, (q15_t)0x73d3, (q15_t)0xc985, (q15_t)0x73d0, (q15_t)0xc97f, (q15_t)0x73ce, (q15_t)0xc97a,
+  (q15_t)0x73cb, (q15_t)0xc974, (q15_t)0x73c8, (q15_t)0xc96e, (q15_t)0x73c6, (q15_t)0xc968, (q15_t)0x73c3, (q15_t)0xc963,
+  (q15_t)0x73c0, (q15_t)0xc95d, (q15_t)0x73bd, (q15_t)0xc957, (q15_t)0x73bb, (q15_t)0xc952, (q15_t)0x73b8, (q15_t)0xc94c,
+  (q15_t)0x73b5, (q15_t)0xc946, (q15_t)0x73b3, (q15_t)0xc941, (q15_t)0x73b0, (q15_t)0xc93b, (q15_t)0x73ad, (q15_t)0xc935,
+  (q15_t)0x73ab, (q15_t)0xc930, (q15_t)0x73a8, (q15_t)0xc92a, (q15_t)0x73a5, (q15_t)0xc924, (q15_t)0x73a3, (q15_t)0xc91f,
+  (q15_t)0x73a0, (q15_t)0xc919, (q15_t)0x739d, (q15_t)0xc913, (q15_t)0x739b, (q15_t)0xc90e, (q15_t)0x7398, (q15_t)0xc908,
+  (q15_t)0x7395, (q15_t)0xc902, (q15_t)0x7392, (q15_t)0xc8fd, (q15_t)0x7390, (q15_t)0xc8f7, (q15_t)0x738d, (q15_t)0xc8f1,
+  (q15_t)0x738a, (q15_t)0xc8ec, (q15_t)0x7388, (q15_t)0xc8e6, (q15_t)0x7385, (q15_t)0xc8e0, (q15_t)0x7382, (q15_t)0xc8db,
+  (q15_t)0x737f, (q15_t)0xc8d5, (q15_t)0x737d, (q15_t)0xc8cf, (q15_t)0x737a, (q15_t)0xc8ca, (q15_t)0x7377, (q15_t)0xc8c4,
+  (q15_t)0x7375, (q15_t)0xc8be, (q15_t)0x7372, (q15_t)0xc8b9, (q15_t)0x736f, (q15_t)0xc8b3, (q15_t)0x736c, (q15_t)0xc8ad,
+  (q15_t)0x736a, (q15_t)0xc8a8, (q15_t)0x7367, (q15_t)0xc8a2, (q15_t)0x7364, (q15_t)0xc89c, (q15_t)0x7362, (q15_t)0xc897,
+  (q15_t)0x735f, (q15_t)0xc891, (q15_t)0x735c, (q15_t)0xc88b, (q15_t)0x7359, (q15_t)0xc886, (q15_t)0x7357, (q15_t)0xc880,
+  (q15_t)0x7354, (q15_t)0xc87a, (q15_t)0x7351, (q15_t)0xc875, (q15_t)0x734f, (q15_t)0xc86f, (q15_t)0x734c, (q15_t)0xc869,
+  (q15_t)0x7349, (q15_t)0xc864, (q15_t)0x7346, (q15_t)0xc85e, (q15_t)0x7344, (q15_t)0xc858, (q15_t)0x7341, (q15_t)0xc853,
+  (q15_t)0x733e, (q15_t)0xc84d, (q15_t)0x733b, (q15_t)0xc847, (q15_t)0x7339, (q15_t)0xc842, (q15_t)0x7336, (q15_t)0xc83c,
+  (q15_t)0x7333, (q15_t)0xc836, (q15_t)0x7330, (q15_t)0xc831, (q15_t)0x732e, (q15_t)0xc82b, (q15_t)0x732b, (q15_t)0xc825,
+  (q15_t)0x7328, (q15_t)0xc820, (q15_t)0x7326, (q15_t)0xc81a, (q15_t)0x7323, (q15_t)0xc814, (q15_t)0x7320, (q15_t)0xc80f,
+  (q15_t)0x731d, (q15_t)0xc809, (q15_t)0x731b, (q15_t)0xc803, (q15_t)0x7318, (q15_t)0xc7fe, (q15_t)0x7315, (q15_t)0xc7f8,
+  (q15_t)0x7312, (q15_t)0xc7f3, (q15_t)0x7310, (q15_t)0xc7ed, (q15_t)0x730d, (q15_t)0xc7e7, (q15_t)0x730a, (q15_t)0xc7e2,
+  (q15_t)0x7307, (q15_t)0xc7dc, (q15_t)0x7305, (q15_t)0xc7d6, (q15_t)0x7302, (q15_t)0xc7d1, (q15_t)0x72ff, (q15_t)0xc7cb,
+  (q15_t)0x72fc, (q15_t)0xc7c5, (q15_t)0x72f9, (q15_t)0xc7c0, (q15_t)0x72f7, (q15_t)0xc7ba, (q15_t)0x72f4, (q15_t)0xc7b4,
+  (q15_t)0x72f1, (q15_t)0xc7af, (q15_t)0x72ee, (q15_t)0xc7a9, (q15_t)0x72ec, (q15_t)0xc7a3, (q15_t)0x72e9, (q15_t)0xc79e,
+  (q15_t)0x72e6, (q15_t)0xc798, (q15_t)0x72e3, (q15_t)0xc793, (q15_t)0x72e1, (q15_t)0xc78d, (q15_t)0x72de, (q15_t)0xc787,
+  (q15_t)0x72db, (q15_t)0xc782, (q15_t)0x72d8, (q15_t)0xc77c, (q15_t)0x72d5, (q15_t)0xc776, (q15_t)0x72d3, (q15_t)0xc771,
+  (q15_t)0x72d0, (q15_t)0xc76b, (q15_t)0x72cd, (q15_t)0xc765, (q15_t)0x72ca, (q15_t)0xc760, (q15_t)0x72c8, (q15_t)0xc75a,
+  (q15_t)0x72c5, (q15_t)0xc755, (q15_t)0x72c2, (q15_t)0xc74f, (q15_t)0x72bf, (q15_t)0xc749, (q15_t)0x72bc, (q15_t)0xc744,
+  (q15_t)0x72ba, (q15_t)0xc73e, (q15_t)0x72b7, (q15_t)0xc738, (q15_t)0x72b4, (q15_t)0xc733, (q15_t)0x72b1, (q15_t)0xc72d,
+  (q15_t)0x72af, (q15_t)0xc728, (q15_t)0x72ac, (q15_t)0xc722, (q15_t)0x72a9, (q15_t)0xc71c, (q15_t)0x72a6, (q15_t)0xc717,
+  (q15_t)0x72a3, (q15_t)0xc711, (q15_t)0x72a1, (q15_t)0xc70b, (q15_t)0x729e, (q15_t)0xc706, (q15_t)0x729b, (q15_t)0xc700,
+  (q15_t)0x7298, (q15_t)0xc6fa, (q15_t)0x7295, (q15_t)0xc6f5, (q15_t)0x7293, (q15_t)0xc6ef, (q15_t)0x7290, (q15_t)0xc6ea,
+  (q15_t)0x728d, (q15_t)0xc6e4, (q15_t)0x728a, (q15_t)0xc6de, (q15_t)0x7287, (q15_t)0xc6d9, (q15_t)0x7285, (q15_t)0xc6d3,
+  (q15_t)0x7282, (q15_t)0xc6ce, (q15_t)0x727f, (q15_t)0xc6c8, (q15_t)0x727c, (q15_t)0xc6c2, (q15_t)0x7279, (q15_t)0xc6bd,
+  (q15_t)0x7276, (q15_t)0xc6b7, (q15_t)0x7274, (q15_t)0xc6b1, (q15_t)0x7271, (q15_t)0xc6ac, (q15_t)0x726e, (q15_t)0xc6a6,
+  (q15_t)0x726b, (q15_t)0xc6a1, (q15_t)0x7268, (q15_t)0xc69b, (q15_t)0x7266, (q15_t)0xc695, (q15_t)0x7263, (q15_t)0xc690,
+  (q15_t)0x7260, (q15_t)0xc68a, (q15_t)0x725d, (q15_t)0xc684, (q15_t)0x725a, (q15_t)0xc67f, (q15_t)0x7257, (q15_t)0xc679,
+  (q15_t)0x7255, (q15_t)0xc674, (q15_t)0x7252, (q15_t)0xc66e, (q15_t)0x724f, (q15_t)0xc668, (q15_t)0x724c, (q15_t)0xc663,
+  (q15_t)0x7249, (q15_t)0xc65d, (q15_t)0x7247, (q15_t)0xc658, (q15_t)0x7244, (q15_t)0xc652, (q15_t)0x7241, (q15_t)0xc64c,
+  (q15_t)0x723e, (q15_t)0xc647, (q15_t)0x723b, (q15_t)0xc641, (q15_t)0x7238, (q15_t)0xc63c, (q15_t)0x7236, (q15_t)0xc636,
+  (q15_t)0x7233, (q15_t)0xc630, (q15_t)0x7230, (q15_t)0xc62b, (q15_t)0x722d, (q15_t)0xc625, (q15_t)0x722a, (q15_t)0xc620,
+  (q15_t)0x7227, (q15_t)0xc61a, (q15_t)0x7224, (q15_t)0xc614, (q15_t)0x7222, (q15_t)0xc60f, (q15_t)0x721f, (q15_t)0xc609,
+  (q15_t)0x721c, (q15_t)0xc603, (q15_t)0x7219, (q15_t)0xc5fe, (q15_t)0x7216, (q15_t)0xc5f8, (q15_t)0x7213, (q15_t)0xc5f3,
+  (q15_t)0x7211, (q15_t)0xc5ed, (q15_t)0x720e, (q15_t)0xc5e7, (q15_t)0x720b, (q15_t)0xc5e2, (q15_t)0x7208, (q15_t)0xc5dc,
+  (q15_t)0x7205, (q15_t)0xc5d7, (q15_t)0x7202, (q15_t)0xc5d1, (q15_t)0x71ff, (q15_t)0xc5cc, (q15_t)0x71fd, (q15_t)0xc5c6,
+  (q15_t)0x71fa, (q15_t)0xc5c0, (q15_t)0x71f7, (q15_t)0xc5bb, (q15_t)0x71f4, (q15_t)0xc5b5, (q15_t)0x71f1, (q15_t)0xc5b0,
+  (q15_t)0x71ee, (q15_t)0xc5aa, (q15_t)0x71eb, (q15_t)0xc5a4, (q15_t)0x71e9, (q15_t)0xc59f, (q15_t)0x71e6, (q15_t)0xc599,
+  (q15_t)0x71e3, (q15_t)0xc594, (q15_t)0x71e0, (q15_t)0xc58e, (q15_t)0x71dd, (q15_t)0xc588, (q15_t)0x71da, (q15_t)0xc583,
+  (q15_t)0x71d7, (q15_t)0xc57d, (q15_t)0x71d4, (q15_t)0xc578, (q15_t)0x71d2, (q15_t)0xc572, (q15_t)0x71cf, (q15_t)0xc56c,
+  (q15_t)0x71cc, (q15_t)0xc567, (q15_t)0x71c9, (q15_t)0xc561, (q15_t)0x71c6, (q15_t)0xc55c, (q15_t)0x71c3, (q15_t)0xc556,
+  (q15_t)0x71c0, (q15_t)0xc551, (q15_t)0x71bd, (q15_t)0xc54b, (q15_t)0x71bb, (q15_t)0xc545, (q15_t)0x71b8, (q15_t)0xc540,
+  (q15_t)0x71b5, (q15_t)0xc53a, (q15_t)0x71b2, (q15_t)0xc535, (q15_t)0x71af, (q15_t)0xc52f, (q15_t)0x71ac, (q15_t)0xc529,
+  (q15_t)0x71a9, (q15_t)0xc524, (q15_t)0x71a6, (q15_t)0xc51e, (q15_t)0x71a3, (q15_t)0xc519, (q15_t)0x71a1, (q15_t)0xc513,
+  (q15_t)0x719e, (q15_t)0xc50e, (q15_t)0x719b, (q15_t)0xc508, (q15_t)0x7198, (q15_t)0xc502, (q15_t)0x7195, (q15_t)0xc4fd,
+  (q15_t)0x7192, (q15_t)0xc4f7, (q15_t)0x718f, (q15_t)0xc4f2, (q15_t)0x718c, (q15_t)0xc4ec, (q15_t)0x7189, (q15_t)0xc4e7,
+  (q15_t)0x7186, (q15_t)0xc4e1, (q15_t)0x7184, (q15_t)0xc4db, (q15_t)0x7181, (q15_t)0xc4d6, (q15_t)0x717e, (q15_t)0xc4d0,
+  (q15_t)0x717b, (q15_t)0xc4cb, (q15_t)0x7178, (q15_t)0xc4c5, (q15_t)0x7175, (q15_t)0xc4c0, (q15_t)0x7172, (q15_t)0xc4ba,
+  (q15_t)0x716f, (q15_t)0xc4b4, (q15_t)0x716c, (q15_t)0xc4af, (q15_t)0x7169, (q15_t)0xc4a9, (q15_t)0x7167, (q15_t)0xc4a4,
+  (q15_t)0x7164, (q15_t)0xc49e, (q15_t)0x7161, (q15_t)0xc499, (q15_t)0x715e, (q15_t)0xc493, (q15_t)0x715b, (q15_t)0xc48d,
+  (q15_t)0x7158, (q15_t)0xc488, (q15_t)0x7155, (q15_t)0xc482, (q15_t)0x7152, (q15_t)0xc47d, (q15_t)0x714f, (q15_t)0xc477,
+  (q15_t)0x714c, (q15_t)0xc472, (q15_t)0x7149, (q15_t)0xc46c, (q15_t)0x7146, (q15_t)0xc467, (q15_t)0x7143, (q15_t)0xc461,
+  (q15_t)0x7141, (q15_t)0xc45b, (q15_t)0x713e, (q15_t)0xc456, (q15_t)0x713b, (q15_t)0xc450, (q15_t)0x7138, (q15_t)0xc44b,
+  (q15_t)0x7135, (q15_t)0xc445, (q15_t)0x7132, (q15_t)0xc440, (q15_t)0x712f, (q15_t)0xc43a, (q15_t)0x712c, (q15_t)0xc434,
+  (q15_t)0x7129, (q15_t)0xc42f, (q15_t)0x7126, (q15_t)0xc429, (q15_t)0x7123, (q15_t)0xc424, (q15_t)0x7120, (q15_t)0xc41e,
+  (q15_t)0x711d, (q15_t)0xc419, (q15_t)0x711a, (q15_t)0xc413, (q15_t)0x7117, (q15_t)0xc40e, (q15_t)0x7114, (q15_t)0xc408,
+  (q15_t)0x7112, (q15_t)0xc403, (q15_t)0x710f, (q15_t)0xc3fd, (q15_t)0x710c, (q15_t)0xc3f7, (q15_t)0x7109, (q15_t)0xc3f2,
+  (q15_t)0x7106, (q15_t)0xc3ec, (q15_t)0x7103, (q15_t)0xc3e7, (q15_t)0x7100, (q15_t)0xc3e1, (q15_t)0x70fd, (q15_t)0xc3dc,
+  (q15_t)0x70fa, (q15_t)0xc3d6, (q15_t)0x70f7, (q15_t)0xc3d1, (q15_t)0x70f4, (q15_t)0xc3cb, (q15_t)0x70f1, (q15_t)0xc3c5,
+  (q15_t)0x70ee, (q15_t)0xc3c0, (q15_t)0x70eb, (q15_t)0xc3ba, (q15_t)0x70e8, (q15_t)0xc3b5, (q15_t)0x70e5, (q15_t)0xc3af,
+  (q15_t)0x70e2, (q15_t)0xc3aa, (q15_t)0x70df, (q15_t)0xc3a4, (q15_t)0x70dc, (q15_t)0xc39f, (q15_t)0x70d9, (q15_t)0xc399,
+  (q15_t)0x70d6, (q15_t)0xc394, (q15_t)0x70d3, (q15_t)0xc38e, (q15_t)0x70d1, (q15_t)0xc389, (q15_t)0x70ce, (q15_t)0xc383,
+  (q15_t)0x70cb, (q15_t)0xc37d, (q15_t)0x70c8, (q15_t)0xc378, (q15_t)0x70c5, (q15_t)0xc372, (q15_t)0x70c2, (q15_t)0xc36d,
+  (q15_t)0x70bf, (q15_t)0xc367, (q15_t)0x70bc, (q15_t)0xc362, (q15_t)0x70b9, (q15_t)0xc35c, (q15_t)0x70b6, (q15_t)0xc357,
+  (q15_t)0x70b3, (q15_t)0xc351, (q15_t)0x70b0, (q15_t)0xc34c, (q15_t)0x70ad, (q15_t)0xc346, (q15_t)0x70aa, (q15_t)0xc341,
+  (q15_t)0x70a7, (q15_t)0xc33b, (q15_t)0x70a4, (q15_t)0xc336, (q15_t)0x70a1, (q15_t)0xc330, (q15_t)0x709e, (q15_t)0xc32a,
+  (q15_t)0x709b, (q15_t)0xc325, (q15_t)0x7098, (q15_t)0xc31f, (q15_t)0x7095, (q15_t)0xc31a, (q15_t)0x7092, (q15_t)0xc314,
+  (q15_t)0x708f, (q15_t)0xc30f, (q15_t)0x708c, (q15_t)0xc309, (q15_t)0x7089, (q15_t)0xc304, (q15_t)0x7086, (q15_t)0xc2fe,
+  (q15_t)0x7083, (q15_t)0xc2f9, (q15_t)0x7080, (q15_t)0xc2f3, (q15_t)0x707d, (q15_t)0xc2ee, (q15_t)0x707a, (q15_t)0xc2e8,
+  (q15_t)0x7077, (q15_t)0xc2e3, (q15_t)0x7074, (q15_t)0xc2dd, (q15_t)0x7071, (q15_t)0xc2d8, (q15_t)0x706e, (q15_t)0xc2d2,
+  (q15_t)0x706b, (q15_t)0xc2cd, (q15_t)0x7068, (q15_t)0xc2c7, (q15_t)0x7065, (q15_t)0xc2c2, (q15_t)0x7062, (q15_t)0xc2bc,
+  (q15_t)0x705f, (q15_t)0xc2b7, (q15_t)0x705c, (q15_t)0xc2b1, (q15_t)0x7059, (q15_t)0xc2ab, (q15_t)0x7056, (q15_t)0xc2a6,
+  (q15_t)0x7053, (q15_t)0xc2a0, (q15_t)0x7050, (q15_t)0xc29b, (q15_t)0x704d, (q15_t)0xc295, (q15_t)0x704a, (q15_t)0xc290,
+  (q15_t)0x7047, (q15_t)0xc28a, (q15_t)0x7044, (q15_t)0xc285, (q15_t)0x7041, (q15_t)0xc27f, (q15_t)0x703e, (q15_t)0xc27a,
+  (q15_t)0x703b, (q15_t)0xc274, (q15_t)0x7038, (q15_t)0xc26f, (q15_t)0x7035, (q15_t)0xc269, (q15_t)0x7032, (q15_t)0xc264,
+  (q15_t)0x702f, (q15_t)0xc25e, (q15_t)0x702c, (q15_t)0xc259, (q15_t)0x7029, (q15_t)0xc253, (q15_t)0x7026, (q15_t)0xc24e,
+  (q15_t)0x7023, (q15_t)0xc248, (q15_t)0x7020, (q15_t)0xc243, (q15_t)0x701d, (q15_t)0xc23d, (q15_t)0x7019, (q15_t)0xc238,
+  (q15_t)0x7016, (q15_t)0xc232, (q15_t)0x7013, (q15_t)0xc22d, (q15_t)0x7010, (q15_t)0xc227, (q15_t)0x700d, (q15_t)0xc222,
+  (q15_t)0x700a, (q15_t)0xc21c, (q15_t)0x7007, (q15_t)0xc217, (q15_t)0x7004, (q15_t)0xc211, (q15_t)0x7001, (q15_t)0xc20c,
+  (q15_t)0x6ffe, (q15_t)0xc206, (q15_t)0x6ffb, (q15_t)0xc201, (q15_t)0x6ff8, (q15_t)0xc1fb, (q15_t)0x6ff5, (q15_t)0xc1f6,
+  (q15_t)0x6ff2, (q15_t)0xc1f0, (q15_t)0x6fef, (q15_t)0xc1eb, (q15_t)0x6fec, (q15_t)0xc1e5, (q15_t)0x6fe9, (q15_t)0xc1e0,
+  (q15_t)0x6fe6, (q15_t)0xc1da, (q15_t)0x6fe3, (q15_t)0xc1d5, (q15_t)0x6fe0, (q15_t)0xc1cf, (q15_t)0x6fdd, (q15_t)0xc1ca,
+  (q15_t)0x6fda, (q15_t)0xc1c4, (q15_t)0x6fd6, (q15_t)0xc1bf, (q15_t)0x6fd3, (q15_t)0xc1b9, (q15_t)0x6fd0, (q15_t)0xc1b4,
+  (q15_t)0x6fcd, (q15_t)0xc1ae, (q15_t)0x6fca, (q15_t)0xc1a9, (q15_t)0x6fc7, (q15_t)0xc1a3, (q15_t)0x6fc4, (q15_t)0xc19e,
+  (q15_t)0x6fc1, (q15_t)0xc198, (q15_t)0x6fbe, (q15_t)0xc193, (q15_t)0x6fbb, (q15_t)0xc18d, (q15_t)0x6fb8, (q15_t)0xc188,
+  (q15_t)0x6fb5, (q15_t)0xc183, (q15_t)0x6fb2, (q15_t)0xc17d, (q15_t)0x6faf, (q15_t)0xc178, (q15_t)0x6fac, (q15_t)0xc172,
+  (q15_t)0x6fa9, (q15_t)0xc16d, (q15_t)0x6fa5, (q15_t)0xc167, (q15_t)0x6fa2, (q15_t)0xc162, (q15_t)0x6f9f, (q15_t)0xc15c,
+  (q15_t)0x6f9c, (q15_t)0xc157, (q15_t)0x6f99, (q15_t)0xc151, (q15_t)0x6f96, (q15_t)0xc14c, (q15_t)0x6f93, (q15_t)0xc146,
+  (q15_t)0x6f90, (q15_t)0xc141, (q15_t)0x6f8d, (q15_t)0xc13b, (q15_t)0x6f8a, (q15_t)0xc136, (q15_t)0x6f87, (q15_t)0xc130,
+  (q15_t)0x6f84, (q15_t)0xc12b, (q15_t)0x6f81, (q15_t)0xc125, (q15_t)0x6f7d, (q15_t)0xc120, (q15_t)0x6f7a, (q15_t)0xc11a,
+  (q15_t)0x6f77, (q15_t)0xc115, (q15_t)0x6f74, (q15_t)0xc10f, (q15_t)0x6f71, (q15_t)0xc10a, (q15_t)0x6f6e, (q15_t)0xc105,
+  (q15_t)0x6f6b, (q15_t)0xc0ff, (q15_t)0x6f68, (q15_t)0xc0fa, (q15_t)0x6f65, (q15_t)0xc0f4, (q15_t)0x6f62, (q15_t)0xc0ef,
+  (q15_t)0x6f5f, (q15_t)0xc0e9, (q15_t)0x6f5b, (q15_t)0xc0e4, (q15_t)0x6f58, (q15_t)0xc0de, (q15_t)0x6f55, (q15_t)0xc0d9,
+  (q15_t)0x6f52, (q15_t)0xc0d3, (q15_t)0x6f4f, (q15_t)0xc0ce, (q15_t)0x6f4c, (q15_t)0xc0c8, (q15_t)0x6f49, (q15_t)0xc0c3,
+  (q15_t)0x6f46, (q15_t)0xc0bd, (q15_t)0x6f43, (q15_t)0xc0b8, (q15_t)0x6f3f, (q15_t)0xc0b3, (q15_t)0x6f3c, (q15_t)0xc0ad,
+  (q15_t)0x6f39, (q15_t)0xc0a8, (q15_t)0x6f36, (q15_t)0xc0a2, (q15_t)0x6f33, (q15_t)0xc09d, (q15_t)0x6f30, (q15_t)0xc097,
+  (q15_t)0x6f2d, (q15_t)0xc092, (q15_t)0x6f2a, (q15_t)0xc08c, (q15_t)0x6f27, (q15_t)0xc087, (q15_t)0x6f23, (q15_t)0xc081,
+  (q15_t)0x6f20, (q15_t)0xc07c, (q15_t)0x6f1d, (q15_t)0xc077, (q15_t)0x6f1a, (q15_t)0xc071, (q15_t)0x6f17, (q15_t)0xc06c,
+  (q15_t)0x6f14, (q15_t)0xc066, (q15_t)0x6f11, (q15_t)0xc061, (q15_t)0x6f0e, (q15_t)0xc05b, (q15_t)0x6f0b, (q15_t)0xc056,
+  (q15_t)0x6f07, (q15_t)0xc050, (q15_t)0x6f04, (q15_t)0xc04b, (q15_t)0x6f01, (q15_t)0xc045, (q15_t)0x6efe, (q15_t)0xc040,
+  (q15_t)0x6efb, (q15_t)0xc03b, (q15_t)0x6ef8, (q15_t)0xc035, (q15_t)0x6ef5, (q15_t)0xc030, (q15_t)0x6ef1, (q15_t)0xc02a,
+  (q15_t)0x6eee, (q15_t)0xc025, (q15_t)0x6eeb, (q15_t)0xc01f, (q15_t)0x6ee8, (q15_t)0xc01a, (q15_t)0x6ee5, (q15_t)0xc014,
+  (q15_t)0x6ee2, (q15_t)0xc00f, (q15_t)0x6edf, (q15_t)0xc00a, (q15_t)0x6edc, (q15_t)0xc004, (q15_t)0x6ed8, (q15_t)0xbfff,
+  (q15_t)0x6ed5, (q15_t)0xbff9, (q15_t)0x6ed2, (q15_t)0xbff4, (q15_t)0x6ecf, (q15_t)0xbfee, (q15_t)0x6ecc, (q15_t)0xbfe9,
+  (q15_t)0x6ec9, (q15_t)0xbfe3, (q15_t)0x6ec6, (q15_t)0xbfde, (q15_t)0x6ec2, (q15_t)0xbfd9, (q15_t)0x6ebf, (q15_t)0xbfd3,
+  (q15_t)0x6ebc, (q15_t)0xbfce, (q15_t)0x6eb9, (q15_t)0xbfc8, (q15_t)0x6eb6, (q15_t)0xbfc3, (q15_t)0x6eb3, (q15_t)0xbfbd,
+  (q15_t)0x6eaf, (q15_t)0xbfb8, (q15_t)0x6eac, (q15_t)0xbfb3, (q15_t)0x6ea9, (q15_t)0xbfad, (q15_t)0x6ea6, (q15_t)0xbfa8,
+  (q15_t)0x6ea3, (q15_t)0xbfa2, (q15_t)0x6ea0, (q15_t)0xbf9d, (q15_t)0x6e9c, (q15_t)0xbf97, (q15_t)0x6e99, (q15_t)0xbf92,
+  (q15_t)0x6e96, (q15_t)0xbf8d, (q15_t)0x6e93, (q15_t)0xbf87, (q15_t)0x6e90, (q15_t)0xbf82, (q15_t)0x6e8d, (q15_t)0xbf7c,
+  (q15_t)0x6e89, (q15_t)0xbf77, (q15_t)0x6e86, (q15_t)0xbf71, (q15_t)0x6e83, (q15_t)0xbf6c, (q15_t)0x6e80, (q15_t)0xbf67,
+  (q15_t)0x6e7d, (q15_t)0xbf61, (q15_t)0x6e7a, (q15_t)0xbf5c, (q15_t)0x6e76, (q15_t)0xbf56, (q15_t)0x6e73, (q15_t)0xbf51,
+  (q15_t)0x6e70, (q15_t)0xbf4b, (q15_t)0x6e6d, (q15_t)0xbf46, (q15_t)0x6e6a, (q15_t)0xbf41, (q15_t)0x6e67, (q15_t)0xbf3b,
+  (q15_t)0x6e63, (q15_t)0xbf36, (q15_t)0x6e60, (q15_t)0xbf30, (q15_t)0x6e5d, (q15_t)0xbf2b, (q15_t)0x6e5a, (q15_t)0xbf26,
+  (q15_t)0x6e57, (q15_t)0xbf20, (q15_t)0x6e53, (q15_t)0xbf1b, (q15_t)0x6e50, (q15_t)0xbf15, (q15_t)0x6e4d, (q15_t)0xbf10,
+  (q15_t)0x6e4a, (q15_t)0xbf0a, (q15_t)0x6e47, (q15_t)0xbf05, (q15_t)0x6e44, (q15_t)0xbf00, (q15_t)0x6e40, (q15_t)0xbefa,
+  (q15_t)0x6e3d, (q15_t)0xbef5, (q15_t)0x6e3a, (q15_t)0xbeef, (q15_t)0x6e37, (q15_t)0xbeea, (q15_t)0x6e34, (q15_t)0xbee5,
+  (q15_t)0x6e30, (q15_t)0xbedf, (q15_t)0x6e2d, (q15_t)0xbeda, (q15_t)0x6e2a, (q15_t)0xbed4, (q15_t)0x6e27, (q15_t)0xbecf,
+  (q15_t)0x6e24, (q15_t)0xbeca, (q15_t)0x6e20, (q15_t)0xbec4, (q15_t)0x6e1d, (q15_t)0xbebf, (q15_t)0x6e1a, (q15_t)0xbeb9,
+  (q15_t)0x6e17, (q15_t)0xbeb4, (q15_t)0x6e14, (q15_t)0xbeae, (q15_t)0x6e10, (q15_t)0xbea9, (q15_t)0x6e0d, (q15_t)0xbea4,
+  (q15_t)0x6e0a, (q15_t)0xbe9e, (q15_t)0x6e07, (q15_t)0xbe99, (q15_t)0x6e04, (q15_t)0xbe93, (q15_t)0x6e00, (q15_t)0xbe8e,
+  (q15_t)0x6dfd, (q15_t)0xbe89, (q15_t)0x6dfa, (q15_t)0xbe83, (q15_t)0x6df7, (q15_t)0xbe7e, (q15_t)0x6df3, (q15_t)0xbe78,
+  (q15_t)0x6df0, (q15_t)0xbe73, (q15_t)0x6ded, (q15_t)0xbe6e, (q15_t)0x6dea, (q15_t)0xbe68, (q15_t)0x6de7, (q15_t)0xbe63,
+  (q15_t)0x6de3, (q15_t)0xbe5e, (q15_t)0x6de0, (q15_t)0xbe58, (q15_t)0x6ddd, (q15_t)0xbe53, (q15_t)0x6dda, (q15_t)0xbe4d,
+  (q15_t)0x6dd6, (q15_t)0xbe48, (q15_t)0x6dd3, (q15_t)0xbe43, (q15_t)0x6dd0, (q15_t)0xbe3d, (q15_t)0x6dcd, (q15_t)0xbe38,
+  (q15_t)0x6dca, (q15_t)0xbe32, (q15_t)0x6dc6, (q15_t)0xbe2d, (q15_t)0x6dc3, (q15_t)0xbe28, (q15_t)0x6dc0, (q15_t)0xbe22,
+  (q15_t)0x6dbd, (q15_t)0xbe1d, (q15_t)0x6db9, (q15_t)0xbe17, (q15_t)0x6db6, (q15_t)0xbe12, (q15_t)0x6db3, (q15_t)0xbe0d,
+  (q15_t)0x6db0, (q15_t)0xbe07, (q15_t)0x6dac, (q15_t)0xbe02, (q15_t)0x6da9, (q15_t)0xbdfd, (q15_t)0x6da6, (q15_t)0xbdf7,
+  (q15_t)0x6da3, (q15_t)0xbdf2, (q15_t)0x6d9f, (q15_t)0xbdec, (q15_t)0x6d9c, (q15_t)0xbde7, (q15_t)0x6d99, (q15_t)0xbde2,
+  (q15_t)0x6d96, (q15_t)0xbddc, (q15_t)0x6d92, (q15_t)0xbdd7, (q15_t)0x6d8f, (q15_t)0xbdd1, (q15_t)0x6d8c, (q15_t)0xbdcc,
+  (q15_t)0x6d89, (q15_t)0xbdc7, (q15_t)0x6d85, (q15_t)0xbdc1, (q15_t)0x6d82, (q15_t)0xbdbc, (q15_t)0x6d7f, (q15_t)0xbdb7,
+  (q15_t)0x6d7c, (q15_t)0xbdb1, (q15_t)0x6d78, (q15_t)0xbdac, (q15_t)0x6d75, (q15_t)0xbda6, (q15_t)0x6d72, (q15_t)0xbda1,
+  (q15_t)0x6d6f, (q15_t)0xbd9c, (q15_t)0x6d6b, (q15_t)0xbd96, (q15_t)0x6d68, (q15_t)0xbd91, (q15_t)0x6d65, (q15_t)0xbd8c,
+  (q15_t)0x6d62, (q15_t)0xbd86, (q15_t)0x6d5e, (q15_t)0xbd81, (q15_t)0x6d5b, (q15_t)0xbd7c, (q15_t)0x6d58, (q15_t)0xbd76,
+  (q15_t)0x6d55, (q15_t)0xbd71, (q15_t)0x6d51, (q15_t)0xbd6b, (q15_t)0x6d4e, (q15_t)0xbd66, (q15_t)0x6d4b, (q15_t)0xbd61,
+  (q15_t)0x6d48, (q15_t)0xbd5b, (q15_t)0x6d44, (q15_t)0xbd56, (q15_t)0x6d41, (q15_t)0xbd51, (q15_t)0x6d3e, (q15_t)0xbd4b,
+  (q15_t)0x6d3a, (q15_t)0xbd46, (q15_t)0x6d37, (q15_t)0xbd40, (q15_t)0x6d34, (q15_t)0xbd3b, (q15_t)0x6d31, (q15_t)0xbd36,
+  (q15_t)0x6d2d, (q15_t)0xbd30, (q15_t)0x6d2a, (q15_t)0xbd2b, (q15_t)0x6d27, (q15_t)0xbd26, (q15_t)0x6d23, (q15_t)0xbd20,
+  (q15_t)0x6d20, (q15_t)0xbd1b, (q15_t)0x6d1d, (q15_t)0xbd16, (q15_t)0x6d1a, (q15_t)0xbd10, (q15_t)0x6d16, (q15_t)0xbd0b,
+  (q15_t)0x6d13, (q15_t)0xbd06, (q15_t)0x6d10, (q15_t)0xbd00, (q15_t)0x6d0c, (q15_t)0xbcfb, (q15_t)0x6d09, (q15_t)0xbcf5,
+  (q15_t)0x6d06, (q15_t)0xbcf0, (q15_t)0x6d03, (q15_t)0xbceb, (q15_t)0x6cff, (q15_t)0xbce5, (q15_t)0x6cfc, (q15_t)0xbce0,
+  (q15_t)0x6cf9, (q15_t)0xbcdb, (q15_t)0x6cf5, (q15_t)0xbcd5, (q15_t)0x6cf2, (q15_t)0xbcd0, (q15_t)0x6cef, (q15_t)0xbccb,
+  (q15_t)0x6cec, (q15_t)0xbcc5, (q15_t)0x6ce8, (q15_t)0xbcc0, (q15_t)0x6ce5, (q15_t)0xbcbb, (q15_t)0x6ce2, (q15_t)0xbcb5,
+  (q15_t)0x6cde, (q15_t)0xbcb0, (q15_t)0x6cdb, (q15_t)0xbcab, (q15_t)0x6cd8, (q15_t)0xbca5, (q15_t)0x6cd4, (q15_t)0xbca0,
+  (q15_t)0x6cd1, (q15_t)0xbc9b, (q15_t)0x6cce, (q15_t)0xbc95, (q15_t)0x6cca, (q15_t)0xbc90, (q15_t)0x6cc7, (q15_t)0xbc8b,
+  (q15_t)0x6cc4, (q15_t)0xbc85, (q15_t)0x6cc1, (q15_t)0xbc80, (q15_t)0x6cbd, (q15_t)0xbc7b, (q15_t)0x6cba, (q15_t)0xbc75,
+  (q15_t)0x6cb7, (q15_t)0xbc70, (q15_t)0x6cb3, (q15_t)0xbc6b, (q15_t)0x6cb0, (q15_t)0xbc65, (q15_t)0x6cad, (q15_t)0xbc60,
+  (q15_t)0x6ca9, (q15_t)0xbc5b, (q15_t)0x6ca6, (q15_t)0xbc55, (q15_t)0x6ca3, (q15_t)0xbc50, (q15_t)0x6c9f, (q15_t)0xbc4b,
+  (q15_t)0x6c9c, (q15_t)0xbc45, (q15_t)0x6c99, (q15_t)0xbc40, (q15_t)0x6c95, (q15_t)0xbc3b, (q15_t)0x6c92, (q15_t)0xbc35,
+  (q15_t)0x6c8f, (q15_t)0xbc30, (q15_t)0x6c8b, (q15_t)0xbc2b, (q15_t)0x6c88, (q15_t)0xbc25, (q15_t)0x6c85, (q15_t)0xbc20,
+  (q15_t)0x6c81, (q15_t)0xbc1b, (q15_t)0x6c7e, (q15_t)0xbc15, (q15_t)0x6c7b, (q15_t)0xbc10, (q15_t)0x6c77, (q15_t)0xbc0b,
+  (q15_t)0x6c74, (q15_t)0xbc05, (q15_t)0x6c71, (q15_t)0xbc00, (q15_t)0x6c6d, (q15_t)0xbbfb, (q15_t)0x6c6a, (q15_t)0xbbf5,
+  (q15_t)0x6c67, (q15_t)0xbbf0, (q15_t)0x6c63, (q15_t)0xbbeb, (q15_t)0x6c60, (q15_t)0xbbe5, (q15_t)0x6c5d, (q15_t)0xbbe0,
+  (q15_t)0x6c59, (q15_t)0xbbdb, (q15_t)0x6c56, (q15_t)0xbbd5, (q15_t)0x6c53, (q15_t)0xbbd0, (q15_t)0x6c4f, (q15_t)0xbbcb,
+  (q15_t)0x6c4c, (q15_t)0xbbc5, (q15_t)0x6c49, (q15_t)0xbbc0, (q15_t)0x6c45, (q15_t)0xbbbb, (q15_t)0x6c42, (q15_t)0xbbb5,
+  (q15_t)0x6c3f, (q15_t)0xbbb0, (q15_t)0x6c3b, (q15_t)0xbbab, (q15_t)0x6c38, (q15_t)0xbba6, (q15_t)0x6c34, (q15_t)0xbba0,
+  (q15_t)0x6c31, (q15_t)0xbb9b, (q15_t)0x6c2e, (q15_t)0xbb96, (q15_t)0x6c2a, (q15_t)0xbb90, (q15_t)0x6c27, (q15_t)0xbb8b,
+  (q15_t)0x6c24, (q15_t)0xbb86, (q15_t)0x6c20, (q15_t)0xbb80, (q15_t)0x6c1d, (q15_t)0xbb7b, (q15_t)0x6c1a, (q15_t)0xbb76,
+  (q15_t)0x6c16, (q15_t)0xbb70, (q15_t)0x6c13, (q15_t)0xbb6b, (q15_t)0x6c0f, (q15_t)0xbb66, (q15_t)0x6c0c, (q15_t)0xbb61,
+  (q15_t)0x6c09, (q15_t)0xbb5b, (q15_t)0x6c05, (q15_t)0xbb56, (q15_t)0x6c02, (q15_t)0xbb51, (q15_t)0x6bff, (q15_t)0xbb4b,
+  (q15_t)0x6bfb, (q15_t)0xbb46, (q15_t)0x6bf8, (q15_t)0xbb41, (q15_t)0x6bf5, (q15_t)0xbb3b, (q15_t)0x6bf1, (q15_t)0xbb36,
+  (q15_t)0x6bee, (q15_t)0xbb31, (q15_t)0x6bea, (q15_t)0xbb2c, (q15_t)0x6be7, (q15_t)0xbb26, (q15_t)0x6be4, (q15_t)0xbb21,
+  (q15_t)0x6be0, (q15_t)0xbb1c, (q15_t)0x6bdd, (q15_t)0xbb16, (q15_t)0x6bd9, (q15_t)0xbb11, (q15_t)0x6bd6, (q15_t)0xbb0c,
+  (q15_t)0x6bd3, (q15_t)0xbb06, (q15_t)0x6bcf, (q15_t)0xbb01, (q15_t)0x6bcc, (q15_t)0xbafc, (q15_t)0x6bc9, (q15_t)0xbaf7,
+  (q15_t)0x6bc5, (q15_t)0xbaf1, (q15_t)0x6bc2, (q15_t)0xbaec, (q15_t)0x6bbe, (q15_t)0xbae7, (q15_t)0x6bbb, (q15_t)0xbae1,
+  (q15_t)0x6bb8, (q15_t)0xbadc, (q15_t)0x6bb4, (q15_t)0xbad7, (q15_t)0x6bb1, (q15_t)0xbad2, (q15_t)0x6bad, (q15_t)0xbacc,
+  (q15_t)0x6baa, (q15_t)0xbac7, (q15_t)0x6ba7, (q15_t)0xbac2, (q15_t)0x6ba3, (q15_t)0xbabc, (q15_t)0x6ba0, (q15_t)0xbab7,
+  (q15_t)0x6b9c, (q15_t)0xbab2, (q15_t)0x6b99, (q15_t)0xbaad, (q15_t)0x6b96, (q15_t)0xbaa7, (q15_t)0x6b92, (q15_t)0xbaa2,
+  (q15_t)0x6b8f, (q15_t)0xba9d, (q15_t)0x6b8b, (q15_t)0xba97, (q15_t)0x6b88, (q15_t)0xba92, (q15_t)0x6b85, (q15_t)0xba8d,
+  (q15_t)0x6b81, (q15_t)0xba88, (q15_t)0x6b7e, (q15_t)0xba82, (q15_t)0x6b7a, (q15_t)0xba7d, (q15_t)0x6b77, (q15_t)0xba78,
+  (q15_t)0x6b73, (q15_t)0xba73, (q15_t)0x6b70, (q15_t)0xba6d, (q15_t)0x6b6d, (q15_t)0xba68, (q15_t)0x6b69, (q15_t)0xba63,
+  (q15_t)0x6b66, (q15_t)0xba5d, (q15_t)0x6b62, (q15_t)0xba58, (q15_t)0x6b5f, (q15_t)0xba53, (q15_t)0x6b5c, (q15_t)0xba4e,
+  (q15_t)0x6b58, (q15_t)0xba48, (q15_t)0x6b55, (q15_t)0xba43, (q15_t)0x6b51, (q15_t)0xba3e, (q15_t)0x6b4e, (q15_t)0xba39,
+  (q15_t)0x6b4a, (q15_t)0xba33, (q15_t)0x6b47, (q15_t)0xba2e, (q15_t)0x6b44, (q15_t)0xba29, (q15_t)0x6b40, (q15_t)0xba23,
+  (q15_t)0x6b3d, (q15_t)0xba1e, (q15_t)0x6b39, (q15_t)0xba19, (q15_t)0x6b36, (q15_t)0xba14, (q15_t)0x6b32, (q15_t)0xba0e,
+  (q15_t)0x6b2f, (q15_t)0xba09, (q15_t)0x6b2c, (q15_t)0xba04, (q15_t)0x6b28, (q15_t)0xb9ff, (q15_t)0x6b25, (q15_t)0xb9f9,
+  (q15_t)0x6b21, (q15_t)0xb9f4, (q15_t)0x6b1e, (q15_t)0xb9ef, (q15_t)0x6b1a, (q15_t)0xb9ea, (q15_t)0x6b17, (q15_t)0xb9e4,
+  (q15_t)0x6b13, (q15_t)0xb9df, (q15_t)0x6b10, (q15_t)0xb9da, (q15_t)0x6b0d, (q15_t)0xb9d5, (q15_t)0x6b09, (q15_t)0xb9cf,
+  (q15_t)0x6b06, (q15_t)0xb9ca, (q15_t)0x6b02, (q15_t)0xb9c5, (q15_t)0x6aff, (q15_t)0xb9c0, (q15_t)0x6afb, (q15_t)0xb9ba,
+  (q15_t)0x6af8, (q15_t)0xb9b5, (q15_t)0x6af4, (q15_t)0xb9b0, (q15_t)0x6af1, (q15_t)0xb9ab, (q15_t)0x6aee, (q15_t)0xb9a5,
+  (q15_t)0x6aea, (q15_t)0xb9a0, (q15_t)0x6ae7, (q15_t)0xb99b, (q15_t)0x6ae3, (q15_t)0xb996, (q15_t)0x6ae0, (q15_t)0xb990,
+  (q15_t)0x6adc, (q15_t)0xb98b, (q15_t)0x6ad9, (q15_t)0xb986, (q15_t)0x6ad5, (q15_t)0xb981, (q15_t)0x6ad2, (q15_t)0xb97b,
+  (q15_t)0x6ace, (q15_t)0xb976, (q15_t)0x6acb, (q15_t)0xb971, (q15_t)0x6ac8, (q15_t)0xb96c, (q15_t)0x6ac4, (q15_t)0xb966,
+  (q15_t)0x6ac1, (q15_t)0xb961, (q15_t)0x6abd, (q15_t)0xb95c, (q15_t)0x6aba, (q15_t)0xb957, (q15_t)0x6ab6, (q15_t)0xb951,
+  (q15_t)0x6ab3, (q15_t)0xb94c, (q15_t)0x6aaf, (q15_t)0xb947, (q15_t)0x6aac, (q15_t)0xb942, (q15_t)0x6aa8, (q15_t)0xb93c,
+  (q15_t)0x6aa5, (q15_t)0xb937, (q15_t)0x6aa1, (q15_t)0xb932, (q15_t)0x6a9e, (q15_t)0xb92d, (q15_t)0x6a9a, (q15_t)0xb928,
+  (q15_t)0x6a97, (q15_t)0xb922, (q15_t)0x6a93, (q15_t)0xb91d, (q15_t)0x6a90, (q15_t)0xb918, (q15_t)0x6a8c, (q15_t)0xb913,
+  (q15_t)0x6a89, (q15_t)0xb90d, (q15_t)0x6a86, (q15_t)0xb908, (q15_t)0x6a82, (q15_t)0xb903, (q15_t)0x6a7f, (q15_t)0xb8fe,
+  (q15_t)0x6a7b, (q15_t)0xb8f8, (q15_t)0x6a78, (q15_t)0xb8f3, (q15_t)0x6a74, (q15_t)0xb8ee, (q15_t)0x6a71, (q15_t)0xb8e9,
+  (q15_t)0x6a6d, (q15_t)0xb8e4, (q15_t)0x6a6a, (q15_t)0xb8de, (q15_t)0x6a66, (q15_t)0xb8d9, (q15_t)0x6a63, (q15_t)0xb8d4,
+  (q15_t)0x6a5f, (q15_t)0xb8cf, (q15_t)0x6a5c, (q15_t)0xb8c9, (q15_t)0x6a58, (q15_t)0xb8c4, (q15_t)0x6a55, (q15_t)0xb8bf,
+  (q15_t)0x6a51, (q15_t)0xb8ba, (q15_t)0x6a4e, (q15_t)0xb8b5, (q15_t)0x6a4a, (q15_t)0xb8af, (q15_t)0x6a47, (q15_t)0xb8aa,
+  (q15_t)0x6a43, (q15_t)0xb8a5, (q15_t)0x6a40, (q15_t)0xb8a0, (q15_t)0x6a3c, (q15_t)0xb89b, (q15_t)0x6a39, (q15_t)0xb895,
+  (q15_t)0x6a35, (q15_t)0xb890, (q15_t)0x6a32, (q15_t)0xb88b, (q15_t)0x6a2e, (q15_t)0xb886, (q15_t)0x6a2b, (q15_t)0xb880,
+  (q15_t)0x6a27, (q15_t)0xb87b, (q15_t)0x6a24, (q15_t)0xb876, (q15_t)0x6a20, (q15_t)0xb871, (q15_t)0x6a1d, (q15_t)0xb86c,
+  (q15_t)0x6a19, (q15_t)0xb866, (q15_t)0x6a16, (q15_t)0xb861, (q15_t)0x6a12, (q15_t)0xb85c, (q15_t)0x6a0e, (q15_t)0xb857,
+  (q15_t)0x6a0b, (q15_t)0xb852, (q15_t)0x6a07, (q15_t)0xb84c, (q15_t)0x6a04, (q15_t)0xb847, (q15_t)0x6a00, (q15_t)0xb842,
+  (q15_t)0x69fd, (q15_t)0xb83d, (q15_t)0x69f9, (q15_t)0xb838, (q15_t)0x69f6, (q15_t)0xb832, (q15_t)0x69f2, (q15_t)0xb82d,
+  (q15_t)0x69ef, (q15_t)0xb828, (q15_t)0x69eb, (q15_t)0xb823, (q15_t)0x69e8, (q15_t)0xb81e, (q15_t)0x69e4, (q15_t)0xb818,
+  (q15_t)0x69e1, (q15_t)0xb813, (q15_t)0x69dd, (q15_t)0xb80e, (q15_t)0x69da, (q15_t)0xb809, (q15_t)0x69d6, (q15_t)0xb804,
+  (q15_t)0x69d3, (q15_t)0xb7fe, (q15_t)0x69cf, (q15_t)0xb7f9, (q15_t)0x69cb, (q15_t)0xb7f4, (q15_t)0x69c8, (q15_t)0xb7ef,
+  (q15_t)0x69c4, (q15_t)0xb7ea, (q15_t)0x69c1, (q15_t)0xb7e4, (q15_t)0x69bd, (q15_t)0xb7df, (q15_t)0x69ba, (q15_t)0xb7da,
+  (q15_t)0x69b6, (q15_t)0xb7d5, (q15_t)0x69b3, (q15_t)0xb7d0, (q15_t)0x69af, (q15_t)0xb7ca, (q15_t)0x69ac, (q15_t)0xb7c5,
+  (q15_t)0x69a8, (q15_t)0xb7c0, (q15_t)0x69a5, (q15_t)0xb7bb, (q15_t)0x69a1, (q15_t)0xb7b6, (q15_t)0x699d, (q15_t)0xb7b1,
+  (q15_t)0x699a, (q15_t)0xb7ab, (q15_t)0x6996, (q15_t)0xb7a6, (q15_t)0x6993, (q15_t)0xb7a1, (q15_t)0x698f, (q15_t)0xb79c,
+  (q15_t)0x698c, (q15_t)0xb797, (q15_t)0x6988, (q15_t)0xb791, (q15_t)0x6985, (q15_t)0xb78c, (q15_t)0x6981, (q15_t)0xb787,
+  (q15_t)0x697d, (q15_t)0xb782, (q15_t)0x697a, (q15_t)0xb77d, (q15_t)0x6976, (q15_t)0xb778, (q15_t)0x6973, (q15_t)0xb772,
+  (q15_t)0x696f, (q15_t)0xb76d, (q15_t)0x696c, (q15_t)0xb768, (q15_t)0x6968, (q15_t)0xb763, (q15_t)0x6964, (q15_t)0xb75e,
+  (q15_t)0x6961, (q15_t)0xb758, (q15_t)0x695d, (q15_t)0xb753, (q15_t)0x695a, (q15_t)0xb74e, (q15_t)0x6956, (q15_t)0xb749,
+  (q15_t)0x6953, (q15_t)0xb744, (q15_t)0x694f, (q15_t)0xb73f, (q15_t)0x694b, (q15_t)0xb739, (q15_t)0x6948, (q15_t)0xb734,
+  (q15_t)0x6944, (q15_t)0xb72f, (q15_t)0x6941, (q15_t)0xb72a, (q15_t)0x693d, (q15_t)0xb725, (q15_t)0x693a, (q15_t)0xb720,
+  (q15_t)0x6936, (q15_t)0xb71a, (q15_t)0x6932, (q15_t)0xb715, (q15_t)0x692f, (q15_t)0xb710, (q15_t)0x692b, (q15_t)0xb70b,
+  (q15_t)0x6928, (q15_t)0xb706, (q15_t)0x6924, (q15_t)0xb701, (q15_t)0x6921, (q15_t)0xb6fb, (q15_t)0x691d, (q15_t)0xb6f6,
+  (q15_t)0x6919, (q15_t)0xb6f1, (q15_t)0x6916, (q15_t)0xb6ec, (q15_t)0x6912, (q15_t)0xb6e7, (q15_t)0x690f, (q15_t)0xb6e2,
+  (q15_t)0x690b, (q15_t)0xb6dd, (q15_t)0x6907, (q15_t)0xb6d7, (q15_t)0x6904, (q15_t)0xb6d2, (q15_t)0x6900, (q15_t)0xb6cd,
+  (q15_t)0x68fd, (q15_t)0xb6c8, (q15_t)0x68f9, (q15_t)0xb6c3, (q15_t)0x68f5, (q15_t)0xb6be, (q15_t)0x68f2, (q15_t)0xb6b8,
+  (q15_t)0x68ee, (q15_t)0xb6b3, (q15_t)0x68eb, (q15_t)0xb6ae, (q15_t)0x68e7, (q15_t)0xb6a9, (q15_t)0x68e3, (q15_t)0xb6a4,
+  (q15_t)0x68e0, (q15_t)0xb69f, (q15_t)0x68dc, (q15_t)0xb69a, (q15_t)0x68d9, (q15_t)0xb694, (q15_t)0x68d5, (q15_t)0xb68f,
+  (q15_t)0x68d1, (q15_t)0xb68a, (q15_t)0x68ce, (q15_t)0xb685, (q15_t)0x68ca, (q15_t)0xb680, (q15_t)0x68c7, (q15_t)0xb67b,
+  (q15_t)0x68c3, (q15_t)0xb676, (q15_t)0x68bf, (q15_t)0xb670, (q15_t)0x68bc, (q15_t)0xb66b, (q15_t)0x68b8, (q15_t)0xb666,
+  (q15_t)0x68b5, (q15_t)0xb661, (q15_t)0x68b1, (q15_t)0xb65c, (q15_t)0x68ad, (q15_t)0xb657, (q15_t)0x68aa, (q15_t)0xb652,
+  (q15_t)0x68a6, (q15_t)0xb64c, (q15_t)0x68a3, (q15_t)0xb647, (q15_t)0x689f, (q15_t)0xb642, (q15_t)0x689b, (q15_t)0xb63d,
+  (q15_t)0x6898, (q15_t)0xb638, (q15_t)0x6894, (q15_t)0xb633, (q15_t)0x6890, (q15_t)0xb62e, (q15_t)0x688d, (q15_t)0xb628,
+  (q15_t)0x6889, (q15_t)0xb623, (q15_t)0x6886, (q15_t)0xb61e, (q15_t)0x6882, (q15_t)0xb619, (q15_t)0x687e, (q15_t)0xb614,
+  (q15_t)0x687b, (q15_t)0xb60f, (q15_t)0x6877, (q15_t)0xb60a, (q15_t)0x6873, (q15_t)0xb605, (q15_t)0x6870, (q15_t)0xb5ff,
+  (q15_t)0x686c, (q15_t)0xb5fa, (q15_t)0x6868, (q15_t)0xb5f5, (q15_t)0x6865, (q15_t)0xb5f0, (q15_t)0x6861, (q15_t)0xb5eb,
+  (q15_t)0x685e, (q15_t)0xb5e6, (q15_t)0x685a, (q15_t)0xb5e1, (q15_t)0x6856, (q15_t)0xb5dc, (q15_t)0x6853, (q15_t)0xb5d6,
+  (q15_t)0x684f, (q15_t)0xb5d1, (q15_t)0x684b, (q15_t)0xb5cc, (q15_t)0x6848, (q15_t)0xb5c7, (q15_t)0x6844, (q15_t)0xb5c2,
+  (q15_t)0x6840, (q15_t)0xb5bd, (q15_t)0x683d, (q15_t)0xb5b8, (q15_t)0x6839, (q15_t)0xb5b3, (q15_t)0x6835, (q15_t)0xb5ae,
+  (q15_t)0x6832, (q15_t)0xb5a8, (q15_t)0x682e, (q15_t)0xb5a3, (q15_t)0x682b, (q15_t)0xb59e, (q15_t)0x6827, (q15_t)0xb599,
+  (q15_t)0x6823, (q15_t)0xb594, (q15_t)0x6820, (q15_t)0xb58f, (q15_t)0x681c, (q15_t)0xb58a, (q15_t)0x6818, (q15_t)0xb585,
+  (q15_t)0x6815, (q15_t)0xb57f, (q15_t)0x6811, (q15_t)0xb57a, (q15_t)0x680d, (q15_t)0xb575, (q15_t)0x680a, (q15_t)0xb570,
+  (q15_t)0x6806, (q15_t)0xb56b, (q15_t)0x6802, (q15_t)0xb566, (q15_t)0x67ff, (q15_t)0xb561, (q15_t)0x67fb, (q15_t)0xb55c,
+  (q15_t)0x67f7, (q15_t)0xb557, (q15_t)0x67f4, (q15_t)0xb552, (q15_t)0x67f0, (q15_t)0xb54c, (q15_t)0x67ec, (q15_t)0xb547,
+  (q15_t)0x67e9, (q15_t)0xb542, (q15_t)0x67e5, (q15_t)0xb53d, (q15_t)0x67e1, (q15_t)0xb538, (q15_t)0x67de, (q15_t)0xb533,
+  (q15_t)0x67da, (q15_t)0xb52e, (q15_t)0x67d6, (q15_t)0xb529, (q15_t)0x67d3, (q15_t)0xb524, (q15_t)0x67cf, (q15_t)0xb51f,
+  (q15_t)0x67cb, (q15_t)0xb519, (q15_t)0x67c8, (q15_t)0xb514, (q15_t)0x67c4, (q15_t)0xb50f, (q15_t)0x67c0, (q15_t)0xb50a,
+  (q15_t)0x67bd, (q15_t)0xb505, (q15_t)0x67b9, (q15_t)0xb500, (q15_t)0x67b5, (q15_t)0xb4fb, (q15_t)0x67b2, (q15_t)0xb4f6,
+  (q15_t)0x67ae, (q15_t)0xb4f1, (q15_t)0x67aa, (q15_t)0xb4ec, (q15_t)0x67a6, (q15_t)0xb4e7, (q15_t)0x67a3, (q15_t)0xb4e1,
+  (q15_t)0x679f, (q15_t)0xb4dc, (q15_t)0x679b, (q15_t)0xb4d7, (q15_t)0x6798, (q15_t)0xb4d2, (q15_t)0x6794, (q15_t)0xb4cd,
+  (q15_t)0x6790, (q15_t)0xb4c8, (q15_t)0x678d, (q15_t)0xb4c3, (q15_t)0x6789, (q15_t)0xb4be, (q15_t)0x6785, (q15_t)0xb4b9,
+  (q15_t)0x6782, (q15_t)0xb4b4, (q15_t)0x677e, (q15_t)0xb4af, (q15_t)0x677a, (q15_t)0xb4aa, (q15_t)0x6776, (q15_t)0xb4a4,
+  (q15_t)0x6773, (q15_t)0xb49f, (q15_t)0x676f, (q15_t)0xb49a, (q15_t)0x676b, (q15_t)0xb495, (q15_t)0x6768, (q15_t)0xb490,
+  (q15_t)0x6764, (q15_t)0xb48b, (q15_t)0x6760, (q15_t)0xb486, (q15_t)0x675d, (q15_t)0xb481, (q15_t)0x6759, (q15_t)0xb47c,
+  (q15_t)0x6755, (q15_t)0xb477, (q15_t)0x6751, (q15_t)0xb472, (q15_t)0x674e, (q15_t)0xb46d, (q15_t)0x674a, (q15_t)0xb468,
+  (q15_t)0x6746, (q15_t)0xb462, (q15_t)0x6743, (q15_t)0xb45d, (q15_t)0x673f, (q15_t)0xb458, (q15_t)0x673b, (q15_t)0xb453,
+  (q15_t)0x6737, (q15_t)0xb44e, (q15_t)0x6734, (q15_t)0xb449, (q15_t)0x6730, (q15_t)0xb444, (q15_t)0x672c, (q15_t)0xb43f,
+  (q15_t)0x6729, (q15_t)0xb43a, (q15_t)0x6725, (q15_t)0xb435, (q15_t)0x6721, (q15_t)0xb430, (q15_t)0x671d, (q15_t)0xb42b,
+  (q15_t)0x671a, (q15_t)0xb426, (q15_t)0x6716, (q15_t)0xb421, (q15_t)0x6712, (q15_t)0xb41c, (q15_t)0x670e, (q15_t)0xb417,
+  (q15_t)0x670b, (q15_t)0xb411, (q15_t)0x6707, (q15_t)0xb40c, (q15_t)0x6703, (q15_t)0xb407, (q15_t)0x6700, (q15_t)0xb402,
+  (q15_t)0x66fc, (q15_t)0xb3fd, (q15_t)0x66f8, (q15_t)0xb3f8, (q15_t)0x66f4, (q15_t)0xb3f3, (q15_t)0x66f1, (q15_t)0xb3ee,
+  (q15_t)0x66ed, (q15_t)0xb3e9, (q15_t)0x66e9, (q15_t)0xb3e4, (q15_t)0x66e5, (q15_t)0xb3df, (q15_t)0x66e2, (q15_t)0xb3da,
+  (q15_t)0x66de, (q15_t)0xb3d5, (q15_t)0x66da, (q15_t)0xb3d0, (q15_t)0x66d6, (q15_t)0xb3cb, (q15_t)0x66d3, (q15_t)0xb3c6,
+  (q15_t)0x66cf, (q15_t)0xb3c1, (q15_t)0x66cb, (q15_t)0xb3bc, (q15_t)0x66c8, (q15_t)0xb3b7, (q15_t)0x66c4, (q15_t)0xb3b1,
+  (q15_t)0x66c0, (q15_t)0xb3ac, (q15_t)0x66bc, (q15_t)0xb3a7, (q15_t)0x66b9, (q15_t)0xb3a2, (q15_t)0x66b5, (q15_t)0xb39d,
+  (q15_t)0x66b1, (q15_t)0xb398, (q15_t)0x66ad, (q15_t)0xb393, (q15_t)0x66aa, (q15_t)0xb38e, (q15_t)0x66a6, (q15_t)0xb389,
+  (q15_t)0x66a2, (q15_t)0xb384, (q15_t)0x669e, (q15_t)0xb37f, (q15_t)0x669b, (q15_t)0xb37a, (q15_t)0x6697, (q15_t)0xb375,
+  (q15_t)0x6693, (q15_t)0xb370, (q15_t)0x668f, (q15_t)0xb36b, (q15_t)0x668b, (q15_t)0xb366, (q15_t)0x6688, (q15_t)0xb361,
+  (q15_t)0x6684, (q15_t)0xb35c, (q15_t)0x6680, (q15_t)0xb357, (q15_t)0x667c, (q15_t)0xb352, (q15_t)0x6679, (q15_t)0xb34d,
+  (q15_t)0x6675, (q15_t)0xb348, (q15_t)0x6671, (q15_t)0xb343, (q15_t)0x666d, (q15_t)0xb33e, (q15_t)0x666a, (q15_t)0xb339,
+  (q15_t)0x6666, (q15_t)0xb334, (q15_t)0x6662, (q15_t)0xb32f, (q15_t)0x665e, (q15_t)0xb32a, (q15_t)0x665b, (q15_t)0xb325,
+  (q15_t)0x6657, (q15_t)0xb31f, (q15_t)0x6653, (q15_t)0xb31a, (q15_t)0x664f, (q15_t)0xb315, (q15_t)0x664b, (q15_t)0xb310,
+  (q15_t)0x6648, (q15_t)0xb30b, (q15_t)0x6644, (q15_t)0xb306, (q15_t)0x6640, (q15_t)0xb301, (q15_t)0x663c, (q15_t)0xb2fc,
+  (q15_t)0x6639, (q15_t)0xb2f7, (q15_t)0x6635, (q15_t)0xb2f2, (q15_t)0x6631, (q15_t)0xb2ed, (q15_t)0x662d, (q15_t)0xb2e8,
+  (q15_t)0x6629, (q15_t)0xb2e3, (q15_t)0x6626, (q15_t)0xb2de, (q15_t)0x6622, (q15_t)0xb2d9, (q15_t)0x661e, (q15_t)0xb2d4,
+  (q15_t)0x661a, (q15_t)0xb2cf, (q15_t)0x6616, (q15_t)0xb2ca, (q15_t)0x6613, (q15_t)0xb2c5, (q15_t)0x660f, (q15_t)0xb2c0,
+  (q15_t)0x660b, (q15_t)0xb2bb, (q15_t)0x6607, (q15_t)0xb2b6, (q15_t)0x6603, (q15_t)0xb2b1, (q15_t)0x6600, (q15_t)0xb2ac,
+  (q15_t)0x65fc, (q15_t)0xb2a7, (q15_t)0x65f8, (q15_t)0xb2a2, (q15_t)0x65f4, (q15_t)0xb29d, (q15_t)0x65f0, (q15_t)0xb298,
+  (q15_t)0x65ed, (q15_t)0xb293, (q15_t)0x65e9, (q15_t)0xb28e, (q15_t)0x65e5, (q15_t)0xb289, (q15_t)0x65e1, (q15_t)0xb284,
+  (q15_t)0x65dd, (q15_t)0xb27f, (q15_t)0x65da, (q15_t)0xb27a, (q15_t)0x65d6, (q15_t)0xb275, (q15_t)0x65d2, (q15_t)0xb270,
+  (q15_t)0x65ce, (q15_t)0xb26b, (q15_t)0x65ca, (q15_t)0xb266, (q15_t)0x65c7, (q15_t)0xb261, (q15_t)0x65c3, (q15_t)0xb25c,
+  (q15_t)0x65bf, (q15_t)0xb257, (q15_t)0x65bb, (q15_t)0xb252, (q15_t)0x65b7, (q15_t)0xb24d, (q15_t)0x65b4, (q15_t)0xb248,
+  (q15_t)0x65b0, (q15_t)0xb243, (q15_t)0x65ac, (q15_t)0xb23e, (q15_t)0x65a8, (q15_t)0xb239, (q15_t)0x65a4, (q15_t)0xb234,
+  (q15_t)0x65a0, (q15_t)0xb22f, (q15_t)0x659d, (q15_t)0xb22a, (q15_t)0x6599, (q15_t)0xb225, (q15_t)0x6595, (q15_t)0xb220,
+  (q15_t)0x6591, (q15_t)0xb21b, (q15_t)0x658d, (q15_t)0xb216, (q15_t)0x658a, (q15_t)0xb211, (q15_t)0x6586, (q15_t)0xb20c,
+  (q15_t)0x6582, (q15_t)0xb207, (q15_t)0x657e, (q15_t)0xb202, (q15_t)0x657a, (q15_t)0xb1fd, (q15_t)0x6576, (q15_t)0xb1f8,
+  (q15_t)0x6573, (q15_t)0xb1f3, (q15_t)0x656f, (q15_t)0xb1ee, (q15_t)0x656b, (q15_t)0xb1e9, (q15_t)0x6567, (q15_t)0xb1e4,
+  (q15_t)0x6563, (q15_t)0xb1df, (q15_t)0x655f, (q15_t)0xb1da, (q15_t)0x655c, (q15_t)0xb1d6, (q15_t)0x6558, (q15_t)0xb1d1,
+  (q15_t)0x6554, (q15_t)0xb1cc, (q15_t)0x6550, (q15_t)0xb1c7, (q15_t)0x654c, (q15_t)0xb1c2, (q15_t)0x6548, (q15_t)0xb1bd,
+  (q15_t)0x6545, (q15_t)0xb1b8, (q15_t)0x6541, (q15_t)0xb1b3, (q15_t)0x653d, (q15_t)0xb1ae, (q15_t)0x6539, (q15_t)0xb1a9,
+  (q15_t)0x6535, (q15_t)0xb1a4, (q15_t)0x6531, (q15_t)0xb19f, (q15_t)0x652d, (q15_t)0xb19a, (q15_t)0x652a, (q15_t)0xb195,
+  (q15_t)0x6526, (q15_t)0xb190, (q15_t)0x6522, (q15_t)0xb18b, (q15_t)0x651e, (q15_t)0xb186, (q15_t)0x651a, (q15_t)0xb181,
+  (q15_t)0x6516, (q15_t)0xb17c, (q15_t)0x6513, (q15_t)0xb177, (q15_t)0x650f, (q15_t)0xb172, (q15_t)0x650b, (q15_t)0xb16d,
+  (q15_t)0x6507, (q15_t)0xb168, (q15_t)0x6503, (q15_t)0xb163, (q15_t)0x64ff, (q15_t)0xb15e, (q15_t)0x64fb, (q15_t)0xb159,
+  (q15_t)0x64f7, (q15_t)0xb154, (q15_t)0x64f4, (q15_t)0xb14f, (q15_t)0x64f0, (q15_t)0xb14a, (q15_t)0x64ec, (q15_t)0xb146,
+  (q15_t)0x64e8, (q15_t)0xb141, (q15_t)0x64e4, (q15_t)0xb13c, (q15_t)0x64e0, (q15_t)0xb137, (q15_t)0x64dc, (q15_t)0xb132,
+  (q15_t)0x64d9, (q15_t)0xb12d, (q15_t)0x64d5, (q15_t)0xb128, (q15_t)0x64d1, (q15_t)0xb123, (q15_t)0x64cd, (q15_t)0xb11e,
+  (q15_t)0x64c9, (q15_t)0xb119, (q15_t)0x64c5, (q15_t)0xb114, (q15_t)0x64c1, (q15_t)0xb10f, (q15_t)0x64bd, (q15_t)0xb10a,
+  (q15_t)0x64ba, (q15_t)0xb105, (q15_t)0x64b6, (q15_t)0xb100, (q15_t)0x64b2, (q15_t)0xb0fb, (q15_t)0x64ae, (q15_t)0xb0f6,
+  (q15_t)0x64aa, (q15_t)0xb0f1, (q15_t)0x64a6, (q15_t)0xb0ec, (q15_t)0x64a2, (q15_t)0xb0e8, (q15_t)0x649e, (q15_t)0xb0e3,
+  (q15_t)0x649b, (q15_t)0xb0de, (q15_t)0x6497, (q15_t)0xb0d9, (q15_t)0x6493, (q15_t)0xb0d4, (q15_t)0x648f, (q15_t)0xb0cf,
+  (q15_t)0x648b, (q15_t)0xb0ca, (q15_t)0x6487, (q15_t)0xb0c5, (q15_t)0x6483, (q15_t)0xb0c0, (q15_t)0x647f, (q15_t)0xb0bb,
+  (q15_t)0x647b, (q15_t)0xb0b6, (q15_t)0x6478, (q15_t)0xb0b1, (q15_t)0x6474, (q15_t)0xb0ac, (q15_t)0x6470, (q15_t)0xb0a7,
+  (q15_t)0x646c, (q15_t)0xb0a2, (q15_t)0x6468, (q15_t)0xb09e, (q15_t)0x6464, (q15_t)0xb099, (q15_t)0x6460, (q15_t)0xb094,
+  (q15_t)0x645c, (q15_t)0xb08f, (q15_t)0x6458, (q15_t)0xb08a, (q15_t)0x6454, (q15_t)0xb085, (q15_t)0x6451, (q15_t)0xb080,
+  (q15_t)0x644d, (q15_t)0xb07b, (q15_t)0x6449, (q15_t)0xb076, (q15_t)0x6445, (q15_t)0xb071, (q15_t)0x6441, (q15_t)0xb06c,
+  (q15_t)0x643d, (q15_t)0xb067, (q15_t)0x6439, (q15_t)0xb062, (q15_t)0x6435, (q15_t)0xb05e, (q15_t)0x6431, (q15_t)0xb059,
+  (q15_t)0x642d, (q15_t)0xb054, (q15_t)0x6429, (q15_t)0xb04f, (q15_t)0x6426, (q15_t)0xb04a, (q15_t)0x6422, (q15_t)0xb045,
+  (q15_t)0x641e, (q15_t)0xb040, (q15_t)0x641a, (q15_t)0xb03b, (q15_t)0x6416, (q15_t)0xb036, (q15_t)0x6412, (q15_t)0xb031,
+  (q15_t)0x640e, (q15_t)0xb02c, (q15_t)0x640a, (q15_t)0xb027, (q15_t)0x6406, (q15_t)0xb023, (q15_t)0x6402, (q15_t)0xb01e,
+  (q15_t)0x63fe, (q15_t)0xb019, (q15_t)0x63fa, (q15_t)0xb014, (q15_t)0x63f7, (q15_t)0xb00f, (q15_t)0x63f3, (q15_t)0xb00a,
+  (q15_t)0x63ef, (q15_t)0xb005, (q15_t)0x63eb, (q15_t)0xb000, (q15_t)0x63e7, (q15_t)0xaffb, (q15_t)0x63e3, (q15_t)0xaff6,
+  (q15_t)0x63df, (q15_t)0xaff1, (q15_t)0x63db, (q15_t)0xafed, (q15_t)0x63d7, (q15_t)0xafe8, (q15_t)0x63d3, (q15_t)0xafe3,
+  (q15_t)0x63cf, (q15_t)0xafde, (q15_t)0x63cb, (q15_t)0xafd9, (q15_t)0x63c7, (q15_t)0xafd4, (q15_t)0x63c3, (q15_t)0xafcf,
+  (q15_t)0x63c0, (q15_t)0xafca, (q15_t)0x63bc, (q15_t)0xafc5, (q15_t)0x63b8, (q15_t)0xafc1, (q15_t)0x63b4, (q15_t)0xafbc,
+  (q15_t)0x63b0, (q15_t)0xafb7, (q15_t)0x63ac, (q15_t)0xafb2, (q15_t)0x63a8, (q15_t)0xafad, (q15_t)0x63a4, (q15_t)0xafa8,
+  (q15_t)0x63a0, (q15_t)0xafa3, (q15_t)0x639c, (q15_t)0xaf9e, (q15_t)0x6398, (q15_t)0xaf99, (q15_t)0x6394, (q15_t)0xaf94,
+  (q15_t)0x6390, (q15_t)0xaf90, (q15_t)0x638c, (q15_t)0xaf8b, (q15_t)0x6388, (q15_t)0xaf86, (q15_t)0x6384, (q15_t)0xaf81,
+  (q15_t)0x6380, (q15_t)0xaf7c, (q15_t)0x637c, (q15_t)0xaf77, (q15_t)0x6378, (q15_t)0xaf72, (q15_t)0x6375, (q15_t)0xaf6d,
+  (q15_t)0x6371, (q15_t)0xaf69, (q15_t)0x636d, (q15_t)0xaf64, (q15_t)0x6369, (q15_t)0xaf5f, (q15_t)0x6365, (q15_t)0xaf5a,
+  (q15_t)0x6361, (q15_t)0xaf55, (q15_t)0x635d, (q15_t)0xaf50, (q15_t)0x6359, (q15_t)0xaf4b, (q15_t)0x6355, (q15_t)0xaf46,
+  (q15_t)0x6351, (q15_t)0xaf41, (q15_t)0x634d, (q15_t)0xaf3d, (q15_t)0x6349, (q15_t)0xaf38, (q15_t)0x6345, (q15_t)0xaf33,
+  (q15_t)0x6341, (q15_t)0xaf2e, (q15_t)0x633d, (q15_t)0xaf29, (q15_t)0x6339, (q15_t)0xaf24, (q15_t)0x6335, (q15_t)0xaf1f,
+  (q15_t)0x6331, (q15_t)0xaf1b, (q15_t)0x632d, (q15_t)0xaf16, (q15_t)0x6329, (q15_t)0xaf11, (q15_t)0x6325, (q15_t)0xaf0c,
+  (q15_t)0x6321, (q15_t)0xaf07, (q15_t)0x631d, (q15_t)0xaf02, (q15_t)0x6319, (q15_t)0xaefd, (q15_t)0x6315, (q15_t)0xaef8,
+  (q15_t)0x6311, (q15_t)0xaef4, (q15_t)0x630d, (q15_t)0xaeef, (q15_t)0x6309, (q15_t)0xaeea, (q15_t)0x6305, (q15_t)0xaee5,
+  (q15_t)0x6301, (q15_t)0xaee0, (q15_t)0x62fd, (q15_t)0xaedb, (q15_t)0x62f9, (q15_t)0xaed6, (q15_t)0x62f5, (q15_t)0xaed2,
+  (q15_t)0x62f2, (q15_t)0xaecd, (q15_t)0x62ee, (q15_t)0xaec8, (q15_t)0x62ea, (q15_t)0xaec3, (q15_t)0x62e6, (q15_t)0xaebe,
+  (q15_t)0x62e2, (q15_t)0xaeb9, (q15_t)0x62de, (q15_t)0xaeb4, (q15_t)0x62da, (q15_t)0xaeb0, (q15_t)0x62d6, (q15_t)0xaeab,
+  (q15_t)0x62d2, (q15_t)0xaea6, (q15_t)0x62ce, (q15_t)0xaea1, (q15_t)0x62ca, (q15_t)0xae9c, (q15_t)0x62c6, (q15_t)0xae97,
+  (q15_t)0x62c2, (q15_t)0xae92, (q15_t)0x62be, (q15_t)0xae8e, (q15_t)0x62ba, (q15_t)0xae89, (q15_t)0x62b6, (q15_t)0xae84,
+  (q15_t)0x62b2, (q15_t)0xae7f, (q15_t)0x62ae, (q15_t)0xae7a, (q15_t)0x62aa, (q15_t)0xae75, (q15_t)0x62a6, (q15_t)0xae71,
+  (q15_t)0x62a2, (q15_t)0xae6c, (q15_t)0x629e, (q15_t)0xae67, (q15_t)0x629a, (q15_t)0xae62, (q15_t)0x6296, (q15_t)0xae5d,
+  (q15_t)0x6292, (q15_t)0xae58, (q15_t)0x628e, (q15_t)0xae54, (q15_t)0x628a, (q15_t)0xae4f, (q15_t)0x6286, (q15_t)0xae4a,
+  (q15_t)0x6282, (q15_t)0xae45, (q15_t)0x627e, (q15_t)0xae40, (q15_t)0x627a, (q15_t)0xae3b, (q15_t)0x6275, (q15_t)0xae37,
+  (q15_t)0x6271, (q15_t)0xae32, (q15_t)0x626d, (q15_t)0xae2d, (q15_t)0x6269, (q15_t)0xae28, (q15_t)0x6265, (q15_t)0xae23,
+  (q15_t)0x6261, (q15_t)0xae1e, (q15_t)0x625d, (q15_t)0xae1a, (q15_t)0x6259, (q15_t)0xae15, (q15_t)0x6255, (q15_t)0xae10,
+  (q15_t)0x6251, (q15_t)0xae0b, (q15_t)0x624d, (q15_t)0xae06, (q15_t)0x6249, (q15_t)0xae01, (q15_t)0x6245, (q15_t)0xadfd,
+  (q15_t)0x6241, (q15_t)0xadf8, (q15_t)0x623d, (q15_t)0xadf3, (q15_t)0x6239, (q15_t)0xadee, (q15_t)0x6235, (q15_t)0xade9,
+  (q15_t)0x6231, (q15_t)0xade4, (q15_t)0x622d, (q15_t)0xade0, (q15_t)0x6229, (q15_t)0xaddb, (q15_t)0x6225, (q15_t)0xadd6,
+  (q15_t)0x6221, (q15_t)0xadd1, (q15_t)0x621d, (q15_t)0xadcc, (q15_t)0x6219, (q15_t)0xadc8, (q15_t)0x6215, (q15_t)0xadc3,
+  (q15_t)0x6211, (q15_t)0xadbe, (q15_t)0x620d, (q15_t)0xadb9, (q15_t)0x6209, (q15_t)0xadb4, (q15_t)0x6205, (q15_t)0xadaf,
+  (q15_t)0x6201, (q15_t)0xadab, (q15_t)0x61fd, (q15_t)0xada6, (q15_t)0x61f9, (q15_t)0xada1, (q15_t)0x61f5, (q15_t)0xad9c,
+  (q15_t)0x61f1, (q15_t)0xad97, (q15_t)0x61ec, (q15_t)0xad93, (q15_t)0x61e8, (q15_t)0xad8e, (q15_t)0x61e4, (q15_t)0xad89,
+  (q15_t)0x61e0, (q15_t)0xad84, (q15_t)0x61dc, (q15_t)0xad7f, (q15_t)0x61d8, (q15_t)0xad7b, (q15_t)0x61d4, (q15_t)0xad76,
+  (q15_t)0x61d0, (q15_t)0xad71, (q15_t)0x61cc, (q15_t)0xad6c, (q15_t)0x61c8, (q15_t)0xad67, (q15_t)0x61c4, (q15_t)0xad63,
+  (q15_t)0x61c0, (q15_t)0xad5e, (q15_t)0x61bc, (q15_t)0xad59, (q15_t)0x61b8, (q15_t)0xad54, (q15_t)0x61b4, (q15_t)0xad4f,
+  (q15_t)0x61b0, (q15_t)0xad4b, (q15_t)0x61ac, (q15_t)0xad46, (q15_t)0x61a8, (q15_t)0xad41, (q15_t)0x61a3, (q15_t)0xad3c,
+  (q15_t)0x619f, (q15_t)0xad37, (q15_t)0x619b, (q15_t)0xad33, (q15_t)0x6197, (q15_t)0xad2e, (q15_t)0x6193, (q15_t)0xad29,
+  (q15_t)0x618f, (q15_t)0xad24, (q15_t)0x618b, (q15_t)0xad1f, (q15_t)0x6187, (q15_t)0xad1b, (q15_t)0x6183, (q15_t)0xad16,
+  (q15_t)0x617f, (q15_t)0xad11, (q15_t)0x617b, (q15_t)0xad0c, (q15_t)0x6177, (q15_t)0xad08, (q15_t)0x6173, (q15_t)0xad03,
+  (q15_t)0x616f, (q15_t)0xacfe, (q15_t)0x616b, (q15_t)0xacf9, (q15_t)0x6166, (q15_t)0xacf4, (q15_t)0x6162, (q15_t)0xacf0,
+  (q15_t)0x615e, (q15_t)0xaceb, (q15_t)0x615a, (q15_t)0xace6, (q15_t)0x6156, (q15_t)0xace1, (q15_t)0x6152, (q15_t)0xacdd,
+  (q15_t)0x614e, (q15_t)0xacd8, (q15_t)0x614a, (q15_t)0xacd3, (q15_t)0x6146, (q15_t)0xacce, (q15_t)0x6142, (q15_t)0xacc9,
+  (q15_t)0x613e, (q15_t)0xacc5, (q15_t)0x613a, (q15_t)0xacc0, (q15_t)0x6135, (q15_t)0xacbb, (q15_t)0x6131, (q15_t)0xacb6,
+  (q15_t)0x612d, (q15_t)0xacb2, (q15_t)0x6129, (q15_t)0xacad, (q15_t)0x6125, (q15_t)0xaca8, (q15_t)0x6121, (q15_t)0xaca3,
+  (q15_t)0x611d, (q15_t)0xac9e, (q15_t)0x6119, (q15_t)0xac9a, (q15_t)0x6115, (q15_t)0xac95, (q15_t)0x6111, (q15_t)0xac90,
+  (q15_t)0x610d, (q15_t)0xac8b, (q15_t)0x6108, (q15_t)0xac87, (q15_t)0x6104, (q15_t)0xac82, (q15_t)0x6100, (q15_t)0xac7d,
+  (q15_t)0x60fc, (q15_t)0xac78, (q15_t)0x60f8, (q15_t)0xac74, (q15_t)0x60f4, (q15_t)0xac6f, (q15_t)0x60f0, (q15_t)0xac6a,
+  (q15_t)0x60ec, (q15_t)0xac65, (q15_t)0x60e8, (q15_t)0xac61, (q15_t)0x60e4, (q15_t)0xac5c, (q15_t)0x60df, (q15_t)0xac57,
+  (q15_t)0x60db, (q15_t)0xac52, (q15_t)0x60d7, (q15_t)0xac4e, (q15_t)0x60d3, (q15_t)0xac49, (q15_t)0x60cf, (q15_t)0xac44,
+  (q15_t)0x60cb, (q15_t)0xac3f, (q15_t)0x60c7, (q15_t)0xac3b, (q15_t)0x60c3, (q15_t)0xac36, (q15_t)0x60bf, (q15_t)0xac31,
+  (q15_t)0x60ba, (q15_t)0xac2c, (q15_t)0x60b6, (q15_t)0xac28, (q15_t)0x60b2, (q15_t)0xac23, (q15_t)0x60ae, (q15_t)0xac1e,
+  (q15_t)0x60aa, (q15_t)0xac19, (q15_t)0x60a6, (q15_t)0xac15, (q15_t)0x60a2, (q15_t)0xac10, (q15_t)0x609e, (q15_t)0xac0b,
+  (q15_t)0x6099, (q15_t)0xac06, (q15_t)0x6095, (q15_t)0xac02, (q15_t)0x6091, (q15_t)0xabfd, (q15_t)0x608d, (q15_t)0xabf8,
+  (q15_t)0x6089, (q15_t)0xabf3, (q15_t)0x6085, (q15_t)0xabef, (q15_t)0x6081, (q15_t)0xabea, (q15_t)0x607d, (q15_t)0xabe5,
+  (q15_t)0x6078, (q15_t)0xabe0, (q15_t)0x6074, (q15_t)0xabdc, (q15_t)0x6070, (q15_t)0xabd7, (q15_t)0x606c, (q15_t)0xabd2,
+  (q15_t)0x6068, (q15_t)0xabcd, (q15_t)0x6064, (q15_t)0xabc9, (q15_t)0x6060, (q15_t)0xabc4, (q15_t)0x605c, (q15_t)0xabbf,
+  (q15_t)0x6057, (q15_t)0xabbb, (q15_t)0x6053, (q15_t)0xabb6, (q15_t)0x604f, (q15_t)0xabb1, (q15_t)0x604b, (q15_t)0xabac,
+  (q15_t)0x6047, (q15_t)0xaba8, (q15_t)0x6043, (q15_t)0xaba3, (q15_t)0x603f, (q15_t)0xab9e, (q15_t)0x603a, (q15_t)0xab99,
+  (q15_t)0x6036, (q15_t)0xab95, (q15_t)0x6032, (q15_t)0xab90, (q15_t)0x602e, (q15_t)0xab8b, (q15_t)0x602a, (q15_t)0xab87,
+  (q15_t)0x6026, (q15_t)0xab82, (q15_t)0x6022, (q15_t)0xab7d, (q15_t)0x601d, (q15_t)0xab78, (q15_t)0x6019, (q15_t)0xab74,
+  (q15_t)0x6015, (q15_t)0xab6f, (q15_t)0x6011, (q15_t)0xab6a, (q15_t)0x600d, (q15_t)0xab66, (q15_t)0x6009, (q15_t)0xab61,
+  (q15_t)0x6004, (q15_t)0xab5c, (q15_t)0x6000, (q15_t)0xab57, (q15_t)0x5ffc, (q15_t)0xab53, (q15_t)0x5ff8, (q15_t)0xab4e,
+  (q15_t)0x5ff4, (q15_t)0xab49, (q15_t)0x5ff0, (q15_t)0xab45, (q15_t)0x5fec, (q15_t)0xab40, (q15_t)0x5fe7, (q15_t)0xab3b,
+  (q15_t)0x5fe3, (q15_t)0xab36, (q15_t)0x5fdf, (q15_t)0xab32, (q15_t)0x5fdb, (q15_t)0xab2d, (q15_t)0x5fd7, (q15_t)0xab28,
+  (q15_t)0x5fd3, (q15_t)0xab24, (q15_t)0x5fce, (q15_t)0xab1f, (q15_t)0x5fca, (q15_t)0xab1a, (q15_t)0x5fc6, (q15_t)0xab16,
+  (q15_t)0x5fc2, (q15_t)0xab11, (q15_t)0x5fbe, (q15_t)0xab0c, (q15_t)0x5fba, (q15_t)0xab07, (q15_t)0x5fb5, (q15_t)0xab03,
+  (q15_t)0x5fb1, (q15_t)0xaafe, (q15_t)0x5fad, (q15_t)0xaaf9, (q15_t)0x5fa9, (q15_t)0xaaf5, (q15_t)0x5fa5, (q15_t)0xaaf0,
+  (q15_t)0x5fa0, (q15_t)0xaaeb, (q15_t)0x5f9c, (q15_t)0xaae7, (q15_t)0x5f98, (q15_t)0xaae2, (q15_t)0x5f94, (q15_t)0xaadd,
+  (q15_t)0x5f90, (q15_t)0xaad8, (q15_t)0x5f8c, (q15_t)0xaad4, (q15_t)0x5f87, (q15_t)0xaacf, (q15_t)0x5f83, (q15_t)0xaaca,
+  (q15_t)0x5f7f, (q15_t)0xaac6, (q15_t)0x5f7b, (q15_t)0xaac1, (q15_t)0x5f77, (q15_t)0xaabc, (q15_t)0x5f72, (q15_t)0xaab8,
+  (q15_t)0x5f6e, (q15_t)0xaab3, (q15_t)0x5f6a, (q15_t)0xaaae, (q15_t)0x5f66, (q15_t)0xaaaa, (q15_t)0x5f62, (q15_t)0xaaa5,
+  (q15_t)0x5f5e, (q15_t)0xaaa0, (q15_t)0x5f59, (q15_t)0xaa9c, (q15_t)0x5f55, (q15_t)0xaa97, (q15_t)0x5f51, (q15_t)0xaa92,
+  (q15_t)0x5f4d, (q15_t)0xaa8e, (q15_t)0x5f49, (q15_t)0xaa89, (q15_t)0x5f44, (q15_t)0xaa84, (q15_t)0x5f40, (q15_t)0xaa7f,
+  (q15_t)0x5f3c, (q15_t)0xaa7b, (q15_t)0x5f38, (q15_t)0xaa76, (q15_t)0x5f34, (q15_t)0xaa71, (q15_t)0x5f2f, (q15_t)0xaa6d,
+  (q15_t)0x5f2b, (q15_t)0xaa68, (q15_t)0x5f27, (q15_t)0xaa63, (q15_t)0x5f23, (q15_t)0xaa5f, (q15_t)0x5f1f, (q15_t)0xaa5a,
+  (q15_t)0x5f1a, (q15_t)0xaa55, (q15_t)0x5f16, (q15_t)0xaa51, (q15_t)0x5f12, (q15_t)0xaa4c, (q15_t)0x5f0e, (q15_t)0xaa47,
+  (q15_t)0x5f0a, (q15_t)0xaa43, (q15_t)0x5f05, (q15_t)0xaa3e, (q15_t)0x5f01, (q15_t)0xaa39, (q15_t)0x5efd, (q15_t)0xaa35,
+  (q15_t)0x5ef9, (q15_t)0xaa30, (q15_t)0x5ef5, (q15_t)0xaa2b, (q15_t)0x5ef0, (q15_t)0xaa27, (q15_t)0x5eec, (q15_t)0xaa22,
+  (q15_t)0x5ee8, (q15_t)0xaa1d, (q15_t)0x5ee4, (q15_t)0xaa19, (q15_t)0x5edf, (q15_t)0xaa14, (q15_t)0x5edb, (q15_t)0xaa10,
+  (q15_t)0x5ed7, (q15_t)0xaa0b, (q15_t)0x5ed3, (q15_t)0xaa06, (q15_t)0x5ecf, (q15_t)0xaa02, (q15_t)0x5eca, (q15_t)0xa9fd,
+  (q15_t)0x5ec6, (q15_t)0xa9f8, (q15_t)0x5ec2, (q15_t)0xa9f4, (q15_t)0x5ebe, (q15_t)0xa9ef, (q15_t)0x5eb9, (q15_t)0xa9ea,
+  (q15_t)0x5eb5, (q15_t)0xa9e6, (q15_t)0x5eb1, (q15_t)0xa9e1, (q15_t)0x5ead, (q15_t)0xa9dc, (q15_t)0x5ea9, (q15_t)0xa9d8,
+  (q15_t)0x5ea4, (q15_t)0xa9d3, (q15_t)0x5ea0, (q15_t)0xa9ce, (q15_t)0x5e9c, (q15_t)0xa9ca, (q15_t)0x5e98, (q15_t)0xa9c5,
+  (q15_t)0x5e93, (q15_t)0xa9c0, (q15_t)0x5e8f, (q15_t)0xa9bc, (q15_t)0x5e8b, (q15_t)0xa9b7, (q15_t)0x5e87, (q15_t)0xa9b3,
+  (q15_t)0x5e82, (q15_t)0xa9ae, (q15_t)0x5e7e, (q15_t)0xa9a9, (q15_t)0x5e7a, (q15_t)0xa9a5, (q15_t)0x5e76, (q15_t)0xa9a0,
+  (q15_t)0x5e71, (q15_t)0xa99b, (q15_t)0x5e6d, (q15_t)0xa997, (q15_t)0x5e69, (q15_t)0xa992, (q15_t)0x5e65, (q15_t)0xa98d,
+  (q15_t)0x5e60, (q15_t)0xa989, (q15_t)0x5e5c, (q15_t)0xa984, (q15_t)0x5e58, (q15_t)0xa980, (q15_t)0x5e54, (q15_t)0xa97b,
+  (q15_t)0x5e50, (q15_t)0xa976, (q15_t)0x5e4b, (q15_t)0xa972, (q15_t)0x5e47, (q15_t)0xa96d, (q15_t)0x5e43, (q15_t)0xa968,
+  (q15_t)0x5e3f, (q15_t)0xa964, (q15_t)0x5e3a, (q15_t)0xa95f, (q15_t)0x5e36, (q15_t)0xa95b, (q15_t)0x5e32, (q15_t)0xa956,
+  (q15_t)0x5e2d, (q15_t)0xa951, (q15_t)0x5e29, (q15_t)0xa94d, (q15_t)0x5e25, (q15_t)0xa948, (q15_t)0x5e21, (q15_t)0xa943,
+  (q15_t)0x5e1c, (q15_t)0xa93f, (q15_t)0x5e18, (q15_t)0xa93a, (q15_t)0x5e14, (q15_t)0xa936, (q15_t)0x5e10, (q15_t)0xa931,
+  (q15_t)0x5e0b, (q15_t)0xa92c, (q15_t)0x5e07, (q15_t)0xa928, (q15_t)0x5e03, (q15_t)0xa923, (q15_t)0x5dff, (q15_t)0xa91e,
+  (q15_t)0x5dfa, (q15_t)0xa91a, (q15_t)0x5df6, (q15_t)0xa915, (q15_t)0x5df2, (q15_t)0xa911, (q15_t)0x5dee, (q15_t)0xa90c,
+  (q15_t)0x5de9, (q15_t)0xa907, (q15_t)0x5de5, (q15_t)0xa903, (q15_t)0x5de1, (q15_t)0xa8fe, (q15_t)0x5ddc, (q15_t)0xa8fa,
+  (q15_t)0x5dd8, (q15_t)0xa8f5, (q15_t)0x5dd4, (q15_t)0xa8f0, (q15_t)0x5dd0, (q15_t)0xa8ec, (q15_t)0x5dcb, (q15_t)0xa8e7,
+  (q15_t)0x5dc7, (q15_t)0xa8e3, (q15_t)0x5dc3, (q15_t)0xa8de, (q15_t)0x5dbf, (q15_t)0xa8d9, (q15_t)0x5dba, (q15_t)0xa8d5,
+  (q15_t)0x5db6, (q15_t)0xa8d0, (q15_t)0x5db2, (q15_t)0xa8cc, (q15_t)0x5dad, (q15_t)0xa8c7, (q15_t)0x5da9, (q15_t)0xa8c2,
+  (q15_t)0x5da5, (q15_t)0xa8be, (q15_t)0x5da1, (q15_t)0xa8b9, (q15_t)0x5d9c, (q15_t)0xa8b5, (q15_t)0x5d98, (q15_t)0xa8b0,
+  (q15_t)0x5d94, (q15_t)0xa8ab, (q15_t)0x5d8f, (q15_t)0xa8a7, (q15_t)0x5d8b, (q15_t)0xa8a2, (q15_t)0x5d87, (q15_t)0xa89e,
+  (q15_t)0x5d83, (q15_t)0xa899, (q15_t)0x5d7e, (q15_t)0xa894, (q15_t)0x5d7a, (q15_t)0xa890, (q15_t)0x5d76, (q15_t)0xa88b,
+  (q15_t)0x5d71, (q15_t)0xa887, (q15_t)0x5d6d, (q15_t)0xa882, (q15_t)0x5d69, (q15_t)0xa87d, (q15_t)0x5d65, (q15_t)0xa879,
+  (q15_t)0x5d60, (q15_t)0xa874, (q15_t)0x5d5c, (q15_t)0xa870, (q15_t)0x5d58, (q15_t)0xa86b, (q15_t)0x5d53, (q15_t)0xa867,
+  (q15_t)0x5d4f, (q15_t)0xa862, (q15_t)0x5d4b, (q15_t)0xa85d, (q15_t)0x5d46, (q15_t)0xa859, (q15_t)0x5d42, (q15_t)0xa854,
+  (q15_t)0x5d3e, (q15_t)0xa850, (q15_t)0x5d3a, (q15_t)0xa84b, (q15_t)0x5d35, (q15_t)0xa847, (q15_t)0x5d31, (q15_t)0xa842,
+  (q15_t)0x5d2d, (q15_t)0xa83d, (q15_t)0x5d28, (q15_t)0xa839, (q15_t)0x5d24, (q15_t)0xa834, (q15_t)0x5d20, (q15_t)0xa830,
+  (q15_t)0x5d1b, (q15_t)0xa82b, (q15_t)0x5d17, (q15_t)0xa827, (q15_t)0x5d13, (q15_t)0xa822, (q15_t)0x5d0e, (q15_t)0xa81d,
+  (q15_t)0x5d0a, (q15_t)0xa819, (q15_t)0x5d06, (q15_t)0xa814, (q15_t)0x5d01, (q15_t)0xa810, (q15_t)0x5cfd, (q15_t)0xa80b,
+  (q15_t)0x5cf9, (q15_t)0xa807, (q15_t)0x5cf5, (q15_t)0xa802, (q15_t)0x5cf0, (q15_t)0xa7fd, (q15_t)0x5cec, (q15_t)0xa7f9,
+  (q15_t)0x5ce8, (q15_t)0xa7f4, (q15_t)0x5ce3, (q15_t)0xa7f0, (q15_t)0x5cdf, (q15_t)0xa7eb, (q15_t)0x5cdb, (q15_t)0xa7e7,
+  (q15_t)0x5cd6, (q15_t)0xa7e2, (q15_t)0x5cd2, (q15_t)0xa7de, (q15_t)0x5cce, (q15_t)0xa7d9, (q15_t)0x5cc9, (q15_t)0xa7d4,
+  (q15_t)0x5cc5, (q15_t)0xa7d0, (q15_t)0x5cc1, (q15_t)0xa7cb, (q15_t)0x5cbc, (q15_t)0xa7c7, (q15_t)0x5cb8, (q15_t)0xa7c2,
+  (q15_t)0x5cb4, (q15_t)0xa7be, (q15_t)0x5caf, (q15_t)0xa7b9, (q15_t)0x5cab, (q15_t)0xa7b5, (q15_t)0x5ca7, (q15_t)0xa7b0,
+  (q15_t)0x5ca2, (q15_t)0xa7ab, (q15_t)0x5c9e, (q15_t)0xa7a7, (q15_t)0x5c9a, (q15_t)0xa7a2, (q15_t)0x5c95, (q15_t)0xa79e,
+  (q15_t)0x5c91, (q15_t)0xa799, (q15_t)0x5c8d, (q15_t)0xa795, (q15_t)0x5c88, (q15_t)0xa790, (q15_t)0x5c84, (q15_t)0xa78c,
+  (q15_t)0x5c80, (q15_t)0xa787, (q15_t)0x5c7b, (q15_t)0xa783, (q15_t)0x5c77, (q15_t)0xa77e, (q15_t)0x5c73, (q15_t)0xa779,
+  (q15_t)0x5c6e, (q15_t)0xa775, (q15_t)0x5c6a, (q15_t)0xa770, (q15_t)0x5c66, (q15_t)0xa76c, (q15_t)0x5c61, (q15_t)0xa767,
+  (q15_t)0x5c5d, (q15_t)0xa763, (q15_t)0x5c58, (q15_t)0xa75e, (q15_t)0x5c54, (q15_t)0xa75a, (q15_t)0x5c50, (q15_t)0xa755,
+  (q15_t)0x5c4b, (q15_t)0xa751, (q15_t)0x5c47, (q15_t)0xa74c, (q15_t)0x5c43, (q15_t)0xa748, (q15_t)0x5c3e, (q15_t)0xa743,
+  (q15_t)0x5c3a, (q15_t)0xa73f, (q15_t)0x5c36, (q15_t)0xa73a, (q15_t)0x5c31, (q15_t)0xa735, (q15_t)0x5c2d, (q15_t)0xa731,
+  (q15_t)0x5c29, (q15_t)0xa72c, (q15_t)0x5c24, (q15_t)0xa728, (q15_t)0x5c20, (q15_t)0xa723, (q15_t)0x5c1b, (q15_t)0xa71f,
+  (q15_t)0x5c17, (q15_t)0xa71a, (q15_t)0x5c13, (q15_t)0xa716, (q15_t)0x5c0e, (q15_t)0xa711, (q15_t)0x5c0a, (q15_t)0xa70d,
+  (q15_t)0x5c06, (q15_t)0xa708, (q15_t)0x5c01, (q15_t)0xa704, (q15_t)0x5bfd, (q15_t)0xa6ff, (q15_t)0x5bf9, (q15_t)0xa6fb,
+  (q15_t)0x5bf4, (q15_t)0xa6f6, (q15_t)0x5bf0, (q15_t)0xa6f2, (q15_t)0x5beb, (q15_t)0xa6ed, (q15_t)0x5be7, (q15_t)0xa6e9,
+  (q15_t)0x5be3, (q15_t)0xa6e4, (q15_t)0x5bde, (q15_t)0xa6e0, (q15_t)0x5bda, (q15_t)0xa6db, (q15_t)0x5bd6, (q15_t)0xa6d7,
+  (q15_t)0x5bd1, (q15_t)0xa6d2, (q15_t)0x5bcd, (q15_t)0xa6ce, (q15_t)0x5bc8, (q15_t)0xa6c9, (q15_t)0x5bc4, (q15_t)0xa6c5,
+  (q15_t)0x5bc0, (q15_t)0xa6c0, (q15_t)0x5bbb, (q15_t)0xa6bc, (q15_t)0x5bb7, (q15_t)0xa6b7, (q15_t)0x5bb2, (q15_t)0xa6b3,
+  (q15_t)0x5bae, (q15_t)0xa6ae, (q15_t)0x5baa, (q15_t)0xa6aa, (q15_t)0x5ba5, (q15_t)0xa6a5, (q15_t)0x5ba1, (q15_t)0xa6a1,
+  (q15_t)0x5b9d, (q15_t)0xa69c, (q15_t)0x5b98, (q15_t)0xa698, (q15_t)0x5b94, (q15_t)0xa693, (q15_t)0x5b8f, (q15_t)0xa68f,
+  (q15_t)0x5b8b, (q15_t)0xa68a, (q15_t)0x5b87, (q15_t)0xa686, (q15_t)0x5b82, (q15_t)0xa681, (q15_t)0x5b7e, (q15_t)0xa67d,
+  (q15_t)0x5b79, (q15_t)0xa678, (q15_t)0x5b75, (q15_t)0xa674, (q15_t)0x5b71, (q15_t)0xa66f, (q15_t)0x5b6c, (q15_t)0xa66b,
+  (q15_t)0x5b68, (q15_t)0xa666, (q15_t)0x5b63, (q15_t)0xa662, (q15_t)0x5b5f, (q15_t)0xa65d, (q15_t)0x5b5b, (q15_t)0xa659,
+  (q15_t)0x5b56, (q15_t)0xa654, (q15_t)0x5b52, (q15_t)0xa650, (q15_t)0x5b4d, (q15_t)0xa64b, (q15_t)0x5b49, (q15_t)0xa647,
+  (q15_t)0x5b45, (q15_t)0xa642, (q15_t)0x5b40, (q15_t)0xa63e, (q15_t)0x5b3c, (q15_t)0xa639, (q15_t)0x5b37, (q15_t)0xa635,
+  (q15_t)0x5b33, (q15_t)0xa630, (q15_t)0x5b2f, (q15_t)0xa62c, (q15_t)0x5b2a, (q15_t)0xa627, (q15_t)0x5b26, (q15_t)0xa623,
+  (q15_t)0x5b21, (q15_t)0xa61f, (q15_t)0x5b1d, (q15_t)0xa61a, (q15_t)0x5b19, (q15_t)0xa616, (q15_t)0x5b14, (q15_t)0xa611,
+  (q15_t)0x5b10, (q15_t)0xa60d, (q15_t)0x5b0b, (q15_t)0xa608, (q15_t)0x5b07, (q15_t)0xa604, (q15_t)0x5b02, (q15_t)0xa5ff,
+  (q15_t)0x5afe, (q15_t)0xa5fb, (q15_t)0x5afa, (q15_t)0xa5f6, (q15_t)0x5af5, (q15_t)0xa5f2, (q15_t)0x5af1, (q15_t)0xa5ed,
+  (q15_t)0x5aec, (q15_t)0xa5e9, (q15_t)0x5ae8, (q15_t)0xa5e4, (q15_t)0x5ae4, (q15_t)0xa5e0, (q15_t)0x5adf, (q15_t)0xa5dc,
+  (q15_t)0x5adb, (q15_t)0xa5d7, (q15_t)0x5ad6, (q15_t)0xa5d3, (q15_t)0x5ad2, (q15_t)0xa5ce, (q15_t)0x5acd, (q15_t)0xa5ca,
+  (q15_t)0x5ac9, (q15_t)0xa5c5, (q15_t)0x5ac5, (q15_t)0xa5c1, (q15_t)0x5ac0, (q15_t)0xa5bc, (q15_t)0x5abc, (q15_t)0xa5b8,
+  (q15_t)0x5ab7, (q15_t)0xa5b3, (q15_t)0x5ab3, (q15_t)0xa5af, (q15_t)0x5aae, (q15_t)0xa5aa, (q15_t)0x5aaa, (q15_t)0xa5a6,
+  (q15_t)0x5aa5, (q15_t)0xa5a2, (q15_t)0x5aa1, (q15_t)0xa59d, (q15_t)0x5a9d, (q15_t)0xa599, (q15_t)0x5a98, (q15_t)0xa594,
+  (q15_t)0x5a94, (q15_t)0xa590, (q15_t)0x5a8f, (q15_t)0xa58b, (q15_t)0x5a8b, (q15_t)0xa587, (q15_t)0x5a86, (q15_t)0xa582,
+  (q15_t)0x5a82, (q15_t)0xa57e, (q15_t)0x5a7e, (q15_t)0xa57a, (q15_t)0x5a79, (q15_t)0xa575, (q15_t)0x5a75, (q15_t)0xa571,
+  (q15_t)0x5a70, (q15_t)0xa56c, (q15_t)0x5a6c, (q15_t)0xa568, (q15_t)0x5a67, (q15_t)0xa563, (q15_t)0x5a63, (q15_t)0xa55f,
+  (q15_t)0x5a5e, (q15_t)0xa55b, (q15_t)0x5a5a, (q15_t)0xa556, (q15_t)0x5a56, (q15_t)0xa552, (q15_t)0x5a51, (q15_t)0xa54d,
+  (q15_t)0x5a4d, (q15_t)0xa549, (q15_t)0x5a48, (q15_t)0xa544, (q15_t)0x5a44, (q15_t)0xa540, (q15_t)0x5a3f, (q15_t)0xa53b,
+  (q15_t)0x5a3b, (q15_t)0xa537, (q15_t)0x5a36, (q15_t)0xa533, (q15_t)0x5a32, (q15_t)0xa52e, (q15_t)0x5a2d, (q15_t)0xa52a,
+  (q15_t)0x5a29, (q15_t)0xa525, (q15_t)0x5a24, (q15_t)0xa521, (q15_t)0x5a20, (q15_t)0xa51c, (q15_t)0x5a1c, (q15_t)0xa518,
+  (q15_t)0x5a17, (q15_t)0xa514, (q15_t)0x5a13, (q15_t)0xa50f, (q15_t)0x5a0e, (q15_t)0xa50b, (q15_t)0x5a0a, (q15_t)0xa506,
+  (q15_t)0x5a05, (q15_t)0xa502, (q15_t)0x5a01, (q15_t)0xa4fe, (q15_t)0x59fc, (q15_t)0xa4f9, (q15_t)0x59f8, (q15_t)0xa4f5,
+  (q15_t)0x59f3, (q15_t)0xa4f0, (q15_t)0x59ef, (q15_t)0xa4ec, (q15_t)0x59ea, (q15_t)0xa4e7, (q15_t)0x59e6, (q15_t)0xa4e3,
+  (q15_t)0x59e1, (q15_t)0xa4df, (q15_t)0x59dd, (q15_t)0xa4da, (q15_t)0x59d9, (q15_t)0xa4d6, (q15_t)0x59d4, (q15_t)0xa4d1,
+  (q15_t)0x59d0, (q15_t)0xa4cd, (q15_t)0x59cb, (q15_t)0xa4c9, (q15_t)0x59c7, (q15_t)0xa4c4, (q15_t)0x59c2, (q15_t)0xa4c0,
+  (q15_t)0x59be, (q15_t)0xa4bb, (q15_t)0x59b9, (q15_t)0xa4b7, (q15_t)0x59b5, (q15_t)0xa4b3, (q15_t)0x59b0, (q15_t)0xa4ae,
+  (q15_t)0x59ac, (q15_t)0xa4aa, (q15_t)0x59a7, (q15_t)0xa4a5, (q15_t)0x59a3, (q15_t)0xa4a1, (q15_t)0x599e, (q15_t)0xa49d,
+  (q15_t)0x599a, (q15_t)0xa498, (q15_t)0x5995, (q15_t)0xa494, (q15_t)0x5991, (q15_t)0xa48f, (q15_t)0x598c, (q15_t)0xa48b,
+  (q15_t)0x5988, (q15_t)0xa487, (q15_t)0x5983, (q15_t)0xa482, (q15_t)0x597f, (q15_t)0xa47e, (q15_t)0x597a, (q15_t)0xa479,
+  (q15_t)0x5976, (q15_t)0xa475, (q15_t)0x5971, (q15_t)0xa471, (q15_t)0x596d, (q15_t)0xa46c, (q15_t)0x5968, (q15_t)0xa468,
+  (q15_t)0x5964, (q15_t)0xa463, (q15_t)0x595f, (q15_t)0xa45f, (q15_t)0x595b, (q15_t)0xa45b, (q15_t)0x5956, (q15_t)0xa456,
+  (q15_t)0x5952, (q15_t)0xa452, (q15_t)0x594d, (q15_t)0xa44e, (q15_t)0x5949, (q15_t)0xa449, (q15_t)0x5944, (q15_t)0xa445,
+  (q15_t)0x5940, (q15_t)0xa440, (q15_t)0x593b, (q15_t)0xa43c, (q15_t)0x5937, (q15_t)0xa438, (q15_t)0x5932, (q15_t)0xa433,
+  (q15_t)0x592e, (q15_t)0xa42f, (q15_t)0x5929, (q15_t)0xa42a, (q15_t)0x5925, (q15_t)0xa426, (q15_t)0x5920, (q15_t)0xa422,
+  (q15_t)0x591c, (q15_t)0xa41d, (q15_t)0x5917, (q15_t)0xa419, (q15_t)0x5913, (q15_t)0xa415, (q15_t)0x590e, (q15_t)0xa410,
+  (q15_t)0x590a, (q15_t)0xa40c, (q15_t)0x5905, (q15_t)0xa407, (q15_t)0x5901, (q15_t)0xa403, (q15_t)0x58fc, (q15_t)0xa3ff,
+  (q15_t)0x58f8, (q15_t)0xa3fa, (q15_t)0x58f3, (q15_t)0xa3f6, (q15_t)0x58ef, (q15_t)0xa3f2, (q15_t)0x58ea, (q15_t)0xa3ed,
+  (q15_t)0x58e6, (q15_t)0xa3e9, (q15_t)0x58e1, (q15_t)0xa3e5, (q15_t)0x58dd, (q15_t)0xa3e0, (q15_t)0x58d8, (q15_t)0xa3dc,
+  (q15_t)0x58d4, (q15_t)0xa3d7, (q15_t)0x58cf, (q15_t)0xa3d3, (q15_t)0x58cb, (q15_t)0xa3cf, (q15_t)0x58c6, (q15_t)0xa3ca,
+  (q15_t)0x58c1, (q15_t)0xa3c6, (q15_t)0x58bd, (q15_t)0xa3c2, (q15_t)0x58b8, (q15_t)0xa3bd, (q15_t)0x58b4, (q15_t)0xa3b9,
+  (q15_t)0x58af, (q15_t)0xa3b5, (q15_t)0x58ab, (q15_t)0xa3b0, (q15_t)0x58a6, (q15_t)0xa3ac, (q15_t)0x58a2, (q15_t)0xa3a8,
+  (q15_t)0x589d, (q15_t)0xa3a3, (q15_t)0x5899, (q15_t)0xa39f, (q15_t)0x5894, (q15_t)0xa39a, (q15_t)0x5890, (q15_t)0xa396,
+  (q15_t)0x588b, (q15_t)0xa392, (q15_t)0x5887, (q15_t)0xa38d, (q15_t)0x5882, (q15_t)0xa389, (q15_t)0x587d, (q15_t)0xa385,
+  (q15_t)0x5879, (q15_t)0xa380, (q15_t)0x5874, (q15_t)0xa37c, (q15_t)0x5870, (q15_t)0xa378, (q15_t)0x586b, (q15_t)0xa373,
+  (q15_t)0x5867, (q15_t)0xa36f, (q15_t)0x5862, (q15_t)0xa36b, (q15_t)0x585e, (q15_t)0xa366, (q15_t)0x5859, (q15_t)0xa362,
+  (q15_t)0x5855, (q15_t)0xa35e, (q15_t)0x5850, (q15_t)0xa359, (q15_t)0x584b, (q15_t)0xa355, (q15_t)0x5847, (q15_t)0xa351,
+  (q15_t)0x5842, (q15_t)0xa34c, (q15_t)0x583e, (q15_t)0xa348, (q15_t)0x5839, (q15_t)0xa344, (q15_t)0x5835, (q15_t)0xa33f,
+  (q15_t)0x5830, (q15_t)0xa33b, (q15_t)0x582c, (q15_t)0xa337, (q15_t)0x5827, (q15_t)0xa332, (q15_t)0x5822, (q15_t)0xa32e,
+  (q15_t)0x581e, (q15_t)0xa32a, (q15_t)0x5819, (q15_t)0xa325, (q15_t)0x5815, (q15_t)0xa321, (q15_t)0x5810, (q15_t)0xa31d,
+  (q15_t)0x580c, (q15_t)0xa318, (q15_t)0x5807, (q15_t)0xa314, (q15_t)0x5803, (q15_t)0xa310, (q15_t)0x57fe, (q15_t)0xa30b,
+  (q15_t)0x57f9, (q15_t)0xa307, (q15_t)0x57f5, (q15_t)0xa303, (q15_t)0x57f0, (q15_t)0xa2ff, (q15_t)0x57ec, (q15_t)0xa2fa,
+  (q15_t)0x57e7, (q15_t)0xa2f6, (q15_t)0x57e3, (q15_t)0xa2f2, (q15_t)0x57de, (q15_t)0xa2ed, (q15_t)0x57d9, (q15_t)0xa2e9,
+  (q15_t)0x57d5, (q15_t)0xa2e5, (q15_t)0x57d0, (q15_t)0xa2e0, (q15_t)0x57cc, (q15_t)0xa2dc, (q15_t)0x57c7, (q15_t)0xa2d8,
+  (q15_t)0x57c3, (q15_t)0xa2d3, (q15_t)0x57be, (q15_t)0xa2cf, (q15_t)0x57b9, (q15_t)0xa2cb, (q15_t)0x57b5, (q15_t)0xa2c6,
+  (q15_t)0x57b0, (q15_t)0xa2c2, (q15_t)0x57ac, (q15_t)0xa2be, (q15_t)0x57a7, (q15_t)0xa2ba, (q15_t)0x57a3, (q15_t)0xa2b5,
+  (q15_t)0x579e, (q15_t)0xa2b1, (q15_t)0x5799, (q15_t)0xa2ad, (q15_t)0x5795, (q15_t)0xa2a8, (q15_t)0x5790, (q15_t)0xa2a4,
+  (q15_t)0x578c, (q15_t)0xa2a0, (q15_t)0x5787, (q15_t)0xa29b, (q15_t)0x5783, (q15_t)0xa297, (q15_t)0x577e, (q15_t)0xa293,
+  (q15_t)0x5779, (q15_t)0xa28f, (q15_t)0x5775, (q15_t)0xa28a, (q15_t)0x5770, (q15_t)0xa286, (q15_t)0x576c, (q15_t)0xa282,
+  (q15_t)0x5767, (q15_t)0xa27d, (q15_t)0x5762, (q15_t)0xa279, (q15_t)0x575e, (q15_t)0xa275, (q15_t)0x5759, (q15_t)0xa271,
+  (q15_t)0x5755, (q15_t)0xa26c, (q15_t)0x5750, (q15_t)0xa268, (q15_t)0x574b, (q15_t)0xa264, (q15_t)0x5747, (q15_t)0xa25f,
+  (q15_t)0x5742, (q15_t)0xa25b, (q15_t)0x573e, (q15_t)0xa257, (q15_t)0x5739, (q15_t)0xa253, (q15_t)0x5734, (q15_t)0xa24e,
+  (q15_t)0x5730, (q15_t)0xa24a, (q15_t)0x572b, (q15_t)0xa246, (q15_t)0x5727, (q15_t)0xa241, (q15_t)0x5722, (q15_t)0xa23d,
+  (q15_t)0x571d, (q15_t)0xa239, (q15_t)0x5719, (q15_t)0xa235, (q15_t)0x5714, (q15_t)0xa230, (q15_t)0x5710, (q15_t)0xa22c,
+  (q15_t)0x570b, (q15_t)0xa228, (q15_t)0x5706, (q15_t)0xa224, (q15_t)0x5702, (q15_t)0xa21f, (q15_t)0x56fd, (q15_t)0xa21b,
+  (q15_t)0x56f9, (q15_t)0xa217, (q15_t)0x56f4, (q15_t)0xa212, (q15_t)0x56ef, (q15_t)0xa20e, (q15_t)0x56eb, (q15_t)0xa20a,
+  (q15_t)0x56e6, (q15_t)0xa206, (q15_t)0x56e2, (q15_t)0xa201, (q15_t)0x56dd, (q15_t)0xa1fd, (q15_t)0x56d8, (q15_t)0xa1f9,
+  (q15_t)0x56d4, (q15_t)0xa1f5, (q15_t)0x56cf, (q15_t)0xa1f0, (q15_t)0x56ca, (q15_t)0xa1ec, (q15_t)0x56c6, (q15_t)0xa1e8,
+  (q15_t)0x56c1, (q15_t)0xa1e4, (q15_t)0x56bd, (q15_t)0xa1df, (q15_t)0x56b8, (q15_t)0xa1db, (q15_t)0x56b3, (q15_t)0xa1d7,
+  (q15_t)0x56af, (q15_t)0xa1d3, (q15_t)0x56aa, (q15_t)0xa1ce, (q15_t)0x56a5, (q15_t)0xa1ca, (q15_t)0x56a1, (q15_t)0xa1c6,
+  (q15_t)0x569c, (q15_t)0xa1c1, (q15_t)0x5698, (q15_t)0xa1bd, (q15_t)0x5693, (q15_t)0xa1b9, (q15_t)0x568e, (q15_t)0xa1b5,
+  (q15_t)0x568a, (q15_t)0xa1b0, (q15_t)0x5685, (q15_t)0xa1ac, (q15_t)0x5680, (q15_t)0xa1a8, (q15_t)0x567c, (q15_t)0xa1a4,
+  (q15_t)0x5677, (q15_t)0xa1a0, (q15_t)0x5673, (q15_t)0xa19b, (q15_t)0x566e, (q15_t)0xa197, (q15_t)0x5669, (q15_t)0xa193,
+  (q15_t)0x5665, (q15_t)0xa18f, (q15_t)0x5660, (q15_t)0xa18a, (q15_t)0x565b, (q15_t)0xa186, (q15_t)0x5657, (q15_t)0xa182,
+  (q15_t)0x5652, (q15_t)0xa17e, (q15_t)0x564d, (q15_t)0xa179, (q15_t)0x5649, (q15_t)0xa175, (q15_t)0x5644, (q15_t)0xa171,
+  (q15_t)0x5640, (q15_t)0xa16d, (q15_t)0x563b, (q15_t)0xa168, (q15_t)0x5636, (q15_t)0xa164, (q15_t)0x5632, (q15_t)0xa160,
+  (q15_t)0x562d, (q15_t)0xa15c, (q15_t)0x5628, (q15_t)0xa157, (q15_t)0x5624, (q15_t)0xa153, (q15_t)0x561f, (q15_t)0xa14f,
+  (q15_t)0x561a, (q15_t)0xa14b, (q15_t)0x5616, (q15_t)0xa147, (q15_t)0x5611, (q15_t)0xa142, (q15_t)0x560c, (q15_t)0xa13e,
+  (q15_t)0x5608, (q15_t)0xa13a, (q15_t)0x5603, (q15_t)0xa136, (q15_t)0x55fe, (q15_t)0xa131, (q15_t)0x55fa, (q15_t)0xa12d,
+  (q15_t)0x55f5, (q15_t)0xa129, (q15_t)0x55f0, (q15_t)0xa125, (q15_t)0x55ec, (q15_t)0xa121, (q15_t)0x55e7, (q15_t)0xa11c,
+  (q15_t)0x55e3, (q15_t)0xa118, (q15_t)0x55de, (q15_t)0xa114, (q15_t)0x55d9, (q15_t)0xa110, (q15_t)0x55d5, (q15_t)0xa10b,
+  (q15_t)0x55d0, (q15_t)0xa107, (q15_t)0x55cb, (q15_t)0xa103, (q15_t)0x55c7, (q15_t)0xa0ff, (q15_t)0x55c2, (q15_t)0xa0fb,
+  (q15_t)0x55bd, (q15_t)0xa0f6, (q15_t)0x55b9, (q15_t)0xa0f2, (q15_t)0x55b4, (q15_t)0xa0ee, (q15_t)0x55af, (q15_t)0xa0ea,
+  (q15_t)0x55ab, (q15_t)0xa0e6, (q15_t)0x55a6, (q15_t)0xa0e1, (q15_t)0x55a1, (q15_t)0xa0dd, (q15_t)0x559d, (q15_t)0xa0d9,
+  (q15_t)0x5598, (q15_t)0xa0d5, (q15_t)0x5593, (q15_t)0xa0d1, (q15_t)0x558f, (q15_t)0xa0cc, (q15_t)0x558a, (q15_t)0xa0c8,
+  (q15_t)0x5585, (q15_t)0xa0c4, (q15_t)0x5581, (q15_t)0xa0c0, (q15_t)0x557c, (q15_t)0xa0bc, (q15_t)0x5577, (q15_t)0xa0b7,
+  (q15_t)0x5572, (q15_t)0xa0b3, (q15_t)0x556e, (q15_t)0xa0af, (q15_t)0x5569, (q15_t)0xa0ab, (q15_t)0x5564, (q15_t)0xa0a7,
+  (q15_t)0x5560, (q15_t)0xa0a2, (q15_t)0x555b, (q15_t)0xa09e, (q15_t)0x5556, (q15_t)0xa09a, (q15_t)0x5552, (q15_t)0xa096,
+  (q15_t)0x554d, (q15_t)0xa092, (q15_t)0x5548, (q15_t)0xa08e, (q15_t)0x5544, (q15_t)0xa089, (q15_t)0x553f, (q15_t)0xa085,
+  (q15_t)0x553a, (q15_t)0xa081, (q15_t)0x5536, (q15_t)0xa07d, (q15_t)0x5531, (q15_t)0xa079, (q15_t)0x552c, (q15_t)0xa074,
+  (q15_t)0x5528, (q15_t)0xa070, (q15_t)0x5523, (q15_t)0xa06c, (q15_t)0x551e, (q15_t)0xa068, (q15_t)0x5519, (q15_t)0xa064,
+  (q15_t)0x5515, (q15_t)0xa060, (q15_t)0x5510, (q15_t)0xa05b, (q15_t)0x550b, (q15_t)0xa057, (q15_t)0x5507, (q15_t)0xa053,
+  (q15_t)0x5502, (q15_t)0xa04f, (q15_t)0x54fd, (q15_t)0xa04b, (q15_t)0x54f9, (q15_t)0xa046, (q15_t)0x54f4, (q15_t)0xa042,
+  (q15_t)0x54ef, (q15_t)0xa03e, (q15_t)0x54ea, (q15_t)0xa03a, (q15_t)0x54e6, (q15_t)0xa036, (q15_t)0x54e1, (q15_t)0xa032,
+  (q15_t)0x54dc, (q15_t)0xa02d, (q15_t)0x54d8, (q15_t)0xa029, (q15_t)0x54d3, (q15_t)0xa025, (q15_t)0x54ce, (q15_t)0xa021,
+  (q15_t)0x54ca, (q15_t)0xa01d, (q15_t)0x54c5, (q15_t)0xa019, (q15_t)0x54c0, (q15_t)0xa014, (q15_t)0x54bb, (q15_t)0xa010,
+  (q15_t)0x54b7, (q15_t)0xa00c, (q15_t)0x54b2, (q15_t)0xa008, (q15_t)0x54ad, (q15_t)0xa004, (q15_t)0x54a9, (q15_t)0xa000,
+  (q15_t)0x54a4, (q15_t)0x9ffc, (q15_t)0x549f, (q15_t)0x9ff7, (q15_t)0x549a, (q15_t)0x9ff3, (q15_t)0x5496, (q15_t)0x9fef,
+  (q15_t)0x5491, (q15_t)0x9feb, (q15_t)0x548c, (q15_t)0x9fe7, (q15_t)0x5488, (q15_t)0x9fe3, (q15_t)0x5483, (q15_t)0x9fde,
+  (q15_t)0x547e, (q15_t)0x9fda, (q15_t)0x5479, (q15_t)0x9fd6, (q15_t)0x5475, (q15_t)0x9fd2, (q15_t)0x5470, (q15_t)0x9fce,
+  (q15_t)0x546b, (q15_t)0x9fca, (q15_t)0x5467, (q15_t)0x9fc6, (q15_t)0x5462, (q15_t)0x9fc1, (q15_t)0x545d, (q15_t)0x9fbd,
+  (q15_t)0x5458, (q15_t)0x9fb9, (q15_t)0x5454, (q15_t)0x9fb5, (q15_t)0x544f, (q15_t)0x9fb1, (q15_t)0x544a, (q15_t)0x9fad,
+  (q15_t)0x5445, (q15_t)0x9fa9, (q15_t)0x5441, (q15_t)0x9fa4, (q15_t)0x543c, (q15_t)0x9fa0, (q15_t)0x5437, (q15_t)0x9f9c,
+  (q15_t)0x5433, (q15_t)0x9f98, (q15_t)0x542e, (q15_t)0x9f94, (q15_t)0x5429, (q15_t)0x9f90, (q15_t)0x5424, (q15_t)0x9f8c,
+  (q15_t)0x5420, (q15_t)0x9f88, (q15_t)0x541b, (q15_t)0x9f83, (q15_t)0x5416, (q15_t)0x9f7f, (q15_t)0x5411, (q15_t)0x9f7b,
+  (q15_t)0x540d, (q15_t)0x9f77, (q15_t)0x5408, (q15_t)0x9f73, (q15_t)0x5403, (q15_t)0x9f6f, (q15_t)0x53fe, (q15_t)0x9f6b,
+  (q15_t)0x53fa, (q15_t)0x9f67, (q15_t)0x53f5, (q15_t)0x9f62, (q15_t)0x53f0, (q15_t)0x9f5e, (q15_t)0x53eb, (q15_t)0x9f5a,
+  (q15_t)0x53e7, (q15_t)0x9f56, (q15_t)0x53e2, (q15_t)0x9f52, (q15_t)0x53dd, (q15_t)0x9f4e, (q15_t)0x53d8, (q15_t)0x9f4a,
+  (q15_t)0x53d4, (q15_t)0x9f46, (q15_t)0x53cf, (q15_t)0x9f41, (q15_t)0x53ca, (q15_t)0x9f3d, (q15_t)0x53c5, (q15_t)0x9f39,
+  (q15_t)0x53c1, (q15_t)0x9f35, (q15_t)0x53bc, (q15_t)0x9f31, (q15_t)0x53b7, (q15_t)0x9f2d, (q15_t)0x53b2, (q15_t)0x9f29,
+  (q15_t)0x53ae, (q15_t)0x9f25, (q15_t)0x53a9, (q15_t)0x9f21, (q15_t)0x53a4, (q15_t)0x9f1c, (q15_t)0x539f, (q15_t)0x9f18,
+  (q15_t)0x539b, (q15_t)0x9f14, (q15_t)0x5396, (q15_t)0x9f10, (q15_t)0x5391, (q15_t)0x9f0c, (q15_t)0x538c, (q15_t)0x9f08,
+  (q15_t)0x5388, (q15_t)0x9f04, (q15_t)0x5383, (q15_t)0x9f00, (q15_t)0x537e, (q15_t)0x9efc, (q15_t)0x5379, (q15_t)0x9ef8,
+  (q15_t)0x5375, (q15_t)0x9ef3, (q15_t)0x5370, (q15_t)0x9eef, (q15_t)0x536b, (q15_t)0x9eeb, (q15_t)0x5366, (q15_t)0x9ee7,
+  (q15_t)0x5362, (q15_t)0x9ee3, (q15_t)0x535d, (q15_t)0x9edf, (q15_t)0x5358, (q15_t)0x9edb, (q15_t)0x5353, (q15_t)0x9ed7,
+  (q15_t)0x534e, (q15_t)0x9ed3, (q15_t)0x534a, (q15_t)0x9ecf, (q15_t)0x5345, (q15_t)0x9ecb, (q15_t)0x5340, (q15_t)0x9ec6,
+  (q15_t)0x533b, (q15_t)0x9ec2, (q15_t)0x5337, (q15_t)0x9ebe, (q15_t)0x5332, (q15_t)0x9eba, (q15_t)0x532d, (q15_t)0x9eb6,
+  (q15_t)0x5328, (q15_t)0x9eb2, (q15_t)0x5323, (q15_t)0x9eae, (q15_t)0x531f, (q15_t)0x9eaa, (q15_t)0x531a, (q15_t)0x9ea6,
+  (q15_t)0x5315, (q15_t)0x9ea2, (q15_t)0x5310, (q15_t)0x9e9e, (q15_t)0x530c, (q15_t)0x9e9a, (q15_t)0x5307, (q15_t)0x9e95,
+  (q15_t)0x5302, (q15_t)0x9e91, (q15_t)0x52fd, (q15_t)0x9e8d, (q15_t)0x52f8, (q15_t)0x9e89, (q15_t)0x52f4, (q15_t)0x9e85,
+  (q15_t)0x52ef, (q15_t)0x9e81, (q15_t)0x52ea, (q15_t)0x9e7d, (q15_t)0x52e5, (q15_t)0x9e79, (q15_t)0x52e1, (q15_t)0x9e75,
+  (q15_t)0x52dc, (q15_t)0x9e71, (q15_t)0x52d7, (q15_t)0x9e6d, (q15_t)0x52d2, (q15_t)0x9e69, (q15_t)0x52cd, (q15_t)0x9e65,
+  (q15_t)0x52c9, (q15_t)0x9e61, (q15_t)0x52c4, (q15_t)0x9e5d, (q15_t)0x52bf, (q15_t)0x9e58, (q15_t)0x52ba, (q15_t)0x9e54,
+  (q15_t)0x52b5, (q15_t)0x9e50, (q15_t)0x52b1, (q15_t)0x9e4c, (q15_t)0x52ac, (q15_t)0x9e48, (q15_t)0x52a7, (q15_t)0x9e44,
+  (q15_t)0x52a2, (q15_t)0x9e40, (q15_t)0x529d, (q15_t)0x9e3c, (q15_t)0x5299, (q15_t)0x9e38, (q15_t)0x5294, (q15_t)0x9e34,
+  (q15_t)0x528f, (q15_t)0x9e30, (q15_t)0x528a, (q15_t)0x9e2c, (q15_t)0x5285, (q15_t)0x9e28, (q15_t)0x5281, (q15_t)0x9e24,
+  (q15_t)0x527c, (q15_t)0x9e20, (q15_t)0x5277, (q15_t)0x9e1c, (q15_t)0x5272, (q15_t)0x9e18, (q15_t)0x526d, (q15_t)0x9e14,
+  (q15_t)0x5269, (q15_t)0x9e0f, (q15_t)0x5264, (q15_t)0x9e0b, (q15_t)0x525f, (q15_t)0x9e07, (q15_t)0x525a, (q15_t)0x9e03,
+  (q15_t)0x5255, (q15_t)0x9dff, (q15_t)0x5251, (q15_t)0x9dfb, (q15_t)0x524c, (q15_t)0x9df7, (q15_t)0x5247, (q15_t)0x9df3,
+  (q15_t)0x5242, (q15_t)0x9def, (q15_t)0x523d, (q15_t)0x9deb, (q15_t)0x5238, (q15_t)0x9de7, (q15_t)0x5234, (q15_t)0x9de3,
+  (q15_t)0x522f, (q15_t)0x9ddf, (q15_t)0x522a, (q15_t)0x9ddb, (q15_t)0x5225, (q15_t)0x9dd7, (q15_t)0x5220, (q15_t)0x9dd3,
+  (q15_t)0x521c, (q15_t)0x9dcf, (q15_t)0x5217, (q15_t)0x9dcb, (q15_t)0x5212, (q15_t)0x9dc7, (q15_t)0x520d, (q15_t)0x9dc3,
+  (q15_t)0x5208, (q15_t)0x9dbf, (q15_t)0x5203, (q15_t)0x9dbb, (q15_t)0x51ff, (q15_t)0x9db7, (q15_t)0x51fa, (q15_t)0x9db3,
+  (q15_t)0x51f5, (q15_t)0x9daf, (q15_t)0x51f0, (q15_t)0x9dab, (q15_t)0x51eb, (q15_t)0x9da7, (q15_t)0x51e6, (q15_t)0x9da3,
+  (q15_t)0x51e2, (q15_t)0x9d9f, (q15_t)0x51dd, (q15_t)0x9d9b, (q15_t)0x51d8, (q15_t)0x9d97, (q15_t)0x51d3, (q15_t)0x9d93,
+  (q15_t)0x51ce, (q15_t)0x9d8f, (q15_t)0x51c9, (q15_t)0x9d8b, (q15_t)0x51c5, (q15_t)0x9d86, (q15_t)0x51c0, (q15_t)0x9d82,
+  (q15_t)0x51bb, (q15_t)0x9d7e, (q15_t)0x51b6, (q15_t)0x9d7a, (q15_t)0x51b1, (q15_t)0x9d76, (q15_t)0x51ac, (q15_t)0x9d72,
+  (q15_t)0x51a8, (q15_t)0x9d6e, (q15_t)0x51a3, (q15_t)0x9d6a, (q15_t)0x519e, (q15_t)0x9d66, (q15_t)0x5199, (q15_t)0x9d62,
+  (q15_t)0x5194, (q15_t)0x9d5e, (q15_t)0x518f, (q15_t)0x9d5a, (q15_t)0x518b, (q15_t)0x9d56, (q15_t)0x5186, (q15_t)0x9d52,
+  (q15_t)0x5181, (q15_t)0x9d4e, (q15_t)0x517c, (q15_t)0x9d4a, (q15_t)0x5177, (q15_t)0x9d46, (q15_t)0x5172, (q15_t)0x9d42,
+  (q15_t)0x516e, (q15_t)0x9d3e, (q15_t)0x5169, (q15_t)0x9d3a, (q15_t)0x5164, (q15_t)0x9d36, (q15_t)0x515f, (q15_t)0x9d32,
+  (q15_t)0x515a, (q15_t)0x9d2e, (q15_t)0x5155, (q15_t)0x9d2a, (q15_t)0x5150, (q15_t)0x9d26, (q15_t)0x514c, (q15_t)0x9d22,
+  (q15_t)0x5147, (q15_t)0x9d1e, (q15_t)0x5142, (q15_t)0x9d1a, (q15_t)0x513d, (q15_t)0x9d16, (q15_t)0x5138, (q15_t)0x9d12,
+  (q15_t)0x5133, (q15_t)0x9d0e, (q15_t)0x512e, (q15_t)0x9d0b, (q15_t)0x512a, (q15_t)0x9d07, (q15_t)0x5125, (q15_t)0x9d03,
+  (q15_t)0x5120, (q15_t)0x9cff, (q15_t)0x511b, (q15_t)0x9cfb, (q15_t)0x5116, (q15_t)0x9cf7, (q15_t)0x5111, (q15_t)0x9cf3,
+  (q15_t)0x510c, (q15_t)0x9cef, (q15_t)0x5108, (q15_t)0x9ceb, (q15_t)0x5103, (q15_t)0x9ce7, (q15_t)0x50fe, (q15_t)0x9ce3,
+  (q15_t)0x50f9, (q15_t)0x9cdf, (q15_t)0x50f4, (q15_t)0x9cdb, (q15_t)0x50ef, (q15_t)0x9cd7, (q15_t)0x50ea, (q15_t)0x9cd3,
+  (q15_t)0x50e5, (q15_t)0x9ccf, (q15_t)0x50e1, (q15_t)0x9ccb, (q15_t)0x50dc, (q15_t)0x9cc7, (q15_t)0x50d7, (q15_t)0x9cc3,
+  (q15_t)0x50d2, (q15_t)0x9cbf, (q15_t)0x50cd, (q15_t)0x9cbb, (q15_t)0x50c8, (q15_t)0x9cb7, (q15_t)0x50c3, (q15_t)0x9cb3,
+  (q15_t)0x50bf, (q15_t)0x9caf, (q15_t)0x50ba, (q15_t)0x9cab, (q15_t)0x50b5, (q15_t)0x9ca7, (q15_t)0x50b0, (q15_t)0x9ca3,
+  (q15_t)0x50ab, (q15_t)0x9c9f, (q15_t)0x50a6, (q15_t)0x9c9b, (q15_t)0x50a1, (q15_t)0x9c97, (q15_t)0x509c, (q15_t)0x9c93,
+  (q15_t)0x5097, (q15_t)0x9c8f, (q15_t)0x5093, (q15_t)0x9c8b, (q15_t)0x508e, (q15_t)0x9c88, (q15_t)0x5089, (q15_t)0x9c84,
+  (q15_t)0x5084, (q15_t)0x9c80, (q15_t)0x507f, (q15_t)0x9c7c, (q15_t)0x507a, (q15_t)0x9c78, (q15_t)0x5075, (q15_t)0x9c74,
+  (q15_t)0x5070, (q15_t)0x9c70, (q15_t)0x506c, (q15_t)0x9c6c, (q15_t)0x5067, (q15_t)0x9c68, (q15_t)0x5062, (q15_t)0x9c64,
+  (q15_t)0x505d, (q15_t)0x9c60, (q15_t)0x5058, (q15_t)0x9c5c, (q15_t)0x5053, (q15_t)0x9c58, (q15_t)0x504e, (q15_t)0x9c54,
+  (q15_t)0x5049, (q15_t)0x9c50, (q15_t)0x5044, (q15_t)0x9c4c, (q15_t)0x503f, (q15_t)0x9c48, (q15_t)0x503b, (q15_t)0x9c44,
+  (q15_t)0x5036, (q15_t)0x9c40, (q15_t)0x5031, (q15_t)0x9c3d, (q15_t)0x502c, (q15_t)0x9c39, (q15_t)0x5027, (q15_t)0x9c35,
+  (q15_t)0x5022, (q15_t)0x9c31, (q15_t)0x501d, (q15_t)0x9c2d, (q15_t)0x5018, (q15_t)0x9c29, (q15_t)0x5013, (q15_t)0x9c25,
+  (q15_t)0x500f, (q15_t)0x9c21, (q15_t)0x500a, (q15_t)0x9c1d, (q15_t)0x5005, (q15_t)0x9c19, (q15_t)0x5000, (q15_t)0x9c15,
+  (q15_t)0x4ffb, (q15_t)0x9c11, (q15_t)0x4ff6, (q15_t)0x9c0d, (q15_t)0x4ff1, (q15_t)0x9c09, (q15_t)0x4fec, (q15_t)0x9c06,
+  (q15_t)0x4fe7, (q15_t)0x9c02, (q15_t)0x4fe2, (q15_t)0x9bfe, (q15_t)0x4fdd, (q15_t)0x9bfa, (q15_t)0x4fd9, (q15_t)0x9bf6,
+  (q15_t)0x4fd4, (q15_t)0x9bf2, (q15_t)0x4fcf, (q15_t)0x9bee, (q15_t)0x4fca, (q15_t)0x9bea, (q15_t)0x4fc5, (q15_t)0x9be6,
+  (q15_t)0x4fc0, (q15_t)0x9be2, (q15_t)0x4fbb, (q15_t)0x9bde, (q15_t)0x4fb6, (q15_t)0x9bda, (q15_t)0x4fb1, (q15_t)0x9bd7,
+  (q15_t)0x4fac, (q15_t)0x9bd3, (q15_t)0x4fa7, (q15_t)0x9bcf, (q15_t)0x4fa2, (q15_t)0x9bcb, (q15_t)0x4f9e, (q15_t)0x9bc7,
+  (q15_t)0x4f99, (q15_t)0x9bc3, (q15_t)0x4f94, (q15_t)0x9bbf, (q15_t)0x4f8f, (q15_t)0x9bbb, (q15_t)0x4f8a, (q15_t)0x9bb7,
+  (q15_t)0x4f85, (q15_t)0x9bb3, (q15_t)0x4f80, (q15_t)0x9baf, (q15_t)0x4f7b, (q15_t)0x9bac, (q15_t)0x4f76, (q15_t)0x9ba8,
+  (q15_t)0x4f71, (q15_t)0x9ba4, (q15_t)0x4f6c, (q15_t)0x9ba0, (q15_t)0x4f67, (q15_t)0x9b9c, (q15_t)0x4f62, (q15_t)0x9b98,
+  (q15_t)0x4f5e, (q15_t)0x9b94, (q15_t)0x4f59, (q15_t)0x9b90, (q15_t)0x4f54, (q15_t)0x9b8c, (q15_t)0x4f4f, (q15_t)0x9b88,
+  (q15_t)0x4f4a, (q15_t)0x9b85, (q15_t)0x4f45, (q15_t)0x9b81, (q15_t)0x4f40, (q15_t)0x9b7d, (q15_t)0x4f3b, (q15_t)0x9b79,
+  (q15_t)0x4f36, (q15_t)0x9b75, (q15_t)0x4f31, (q15_t)0x9b71, (q15_t)0x4f2c, (q15_t)0x9b6d, (q15_t)0x4f27, (q15_t)0x9b69,
+  (q15_t)0x4f22, (q15_t)0x9b65, (q15_t)0x4f1d, (q15_t)0x9b62, (q15_t)0x4f18, (q15_t)0x9b5e, (q15_t)0x4f14, (q15_t)0x9b5a,
+  (q15_t)0x4f0f, (q15_t)0x9b56, (q15_t)0x4f0a, (q15_t)0x9b52, (q15_t)0x4f05, (q15_t)0x9b4e, (q15_t)0x4f00, (q15_t)0x9b4a,
+  (q15_t)0x4efb, (q15_t)0x9b46, (q15_t)0x4ef6, (q15_t)0x9b43, (q15_t)0x4ef1, (q15_t)0x9b3f, (q15_t)0x4eec, (q15_t)0x9b3b,
+  (q15_t)0x4ee7, (q15_t)0x9b37, (q15_t)0x4ee2, (q15_t)0x9b33, (q15_t)0x4edd, (q15_t)0x9b2f, (q15_t)0x4ed8, (q15_t)0x9b2b,
+  (q15_t)0x4ed3, (q15_t)0x9b27, (q15_t)0x4ece, (q15_t)0x9b24, (q15_t)0x4ec9, (q15_t)0x9b20, (q15_t)0x4ec4, (q15_t)0x9b1c,
+  (q15_t)0x4ebf, (q15_t)0x9b18, (q15_t)0x4eba, (q15_t)0x9b14, (q15_t)0x4eb6, (q15_t)0x9b10, (q15_t)0x4eb1, (q15_t)0x9b0c,
+  (q15_t)0x4eac, (q15_t)0x9b09, (q15_t)0x4ea7, (q15_t)0x9b05, (q15_t)0x4ea2, (q15_t)0x9b01, (q15_t)0x4e9d, (q15_t)0x9afd,
+  (q15_t)0x4e98, (q15_t)0x9af9, (q15_t)0x4e93, (q15_t)0x9af5, (q15_t)0x4e8e, (q15_t)0x9af1, (q15_t)0x4e89, (q15_t)0x9aed,
+  (q15_t)0x4e84, (q15_t)0x9aea, (q15_t)0x4e7f, (q15_t)0x9ae6, (q15_t)0x4e7a, (q15_t)0x9ae2, (q15_t)0x4e75, (q15_t)0x9ade,
+  (q15_t)0x4e70, (q15_t)0x9ada, (q15_t)0x4e6b, (q15_t)0x9ad6, (q15_t)0x4e66, (q15_t)0x9ad3, (q15_t)0x4e61, (q15_t)0x9acf,
+  (q15_t)0x4e5c, (q15_t)0x9acb, (q15_t)0x4e57, (q15_t)0x9ac7, (q15_t)0x4e52, (q15_t)0x9ac3, (q15_t)0x4e4d, (q15_t)0x9abf,
+  (q15_t)0x4e48, (q15_t)0x9abb, (q15_t)0x4e43, (q15_t)0x9ab8, (q15_t)0x4e3e, (q15_t)0x9ab4, (q15_t)0x4e39, (q15_t)0x9ab0,
+  (q15_t)0x4e34, (q15_t)0x9aac, (q15_t)0x4e2f, (q15_t)0x9aa8, (q15_t)0x4e2a, (q15_t)0x9aa4, (q15_t)0x4e26, (q15_t)0x9aa1,
+  (q15_t)0x4e21, (q15_t)0x9a9d, (q15_t)0x4e1c, (q15_t)0x9a99, (q15_t)0x4e17, (q15_t)0x9a95, (q15_t)0x4e12, (q15_t)0x9a91,
+  (q15_t)0x4e0d, (q15_t)0x9a8d, (q15_t)0x4e08, (q15_t)0x9a8a, (q15_t)0x4e03, (q15_t)0x9a86, (q15_t)0x4dfe, (q15_t)0x9a82,
+  (q15_t)0x4df9, (q15_t)0x9a7e, (q15_t)0x4df4, (q15_t)0x9a7a, (q15_t)0x4def, (q15_t)0x9a76, (q15_t)0x4dea, (q15_t)0x9a73,
+  (q15_t)0x4de5, (q15_t)0x9a6f, (q15_t)0x4de0, (q15_t)0x9a6b, (q15_t)0x4ddb, (q15_t)0x9a67, (q15_t)0x4dd6, (q15_t)0x9a63,
+  (q15_t)0x4dd1, (q15_t)0x9a60, (q15_t)0x4dcc, (q15_t)0x9a5c, (q15_t)0x4dc7, (q15_t)0x9a58, (q15_t)0x4dc2, (q15_t)0x9a54,
+  (q15_t)0x4dbd, (q15_t)0x9a50, (q15_t)0x4db8, (q15_t)0x9a4c, (q15_t)0x4db3, (q15_t)0x9a49, (q15_t)0x4dae, (q15_t)0x9a45,
+  (q15_t)0x4da9, (q15_t)0x9a41, (q15_t)0x4da4, (q15_t)0x9a3d, (q15_t)0x4d9f, (q15_t)0x9a39, (q15_t)0x4d9a, (q15_t)0x9a36,
+  (q15_t)0x4d95, (q15_t)0x9a32, (q15_t)0x4d90, (q15_t)0x9a2e, (q15_t)0x4d8b, (q15_t)0x9a2a, (q15_t)0x4d86, (q15_t)0x9a26,
+  (q15_t)0x4d81, (q15_t)0x9a23, (q15_t)0x4d7c, (q15_t)0x9a1f, (q15_t)0x4d77, (q15_t)0x9a1b, (q15_t)0x4d72, (q15_t)0x9a17,
+  (q15_t)0x4d6d, (q15_t)0x9a13, (q15_t)0x4d68, (q15_t)0x9a10, (q15_t)0x4d63, (q15_t)0x9a0c, (q15_t)0x4d5e, (q15_t)0x9a08,
+  (q15_t)0x4d59, (q15_t)0x9a04, (q15_t)0x4d54, (q15_t)0x9a00, (q15_t)0x4d4f, (q15_t)0x99fd, (q15_t)0x4d4a, (q15_t)0x99f9,
+  (q15_t)0x4d45, (q15_t)0x99f5, (q15_t)0x4d40, (q15_t)0x99f1, (q15_t)0x4d3b, (q15_t)0x99ed, (q15_t)0x4d36, (q15_t)0x99ea,
+  (q15_t)0x4d31, (q15_t)0x99e6, (q15_t)0x4d2c, (q15_t)0x99e2, (q15_t)0x4d27, (q15_t)0x99de, (q15_t)0x4d22, (q15_t)0x99da,
+  (q15_t)0x4d1d, (q15_t)0x99d7, (q15_t)0x4d18, (q15_t)0x99d3, (q15_t)0x4d13, (q15_t)0x99cf, (q15_t)0x4d0e, (q15_t)0x99cb,
+  (q15_t)0x4d09, (q15_t)0x99c7, (q15_t)0x4d04, (q15_t)0x99c4, (q15_t)0x4cff, (q15_t)0x99c0, (q15_t)0x4cfa, (q15_t)0x99bc,
+  (q15_t)0x4cf5, (q15_t)0x99b8, (q15_t)0x4cf0, (q15_t)0x99b5, (q15_t)0x4ceb, (q15_t)0x99b1, (q15_t)0x4ce6, (q15_t)0x99ad,
+  (q15_t)0x4ce1, (q15_t)0x99a9, (q15_t)0x4cdb, (q15_t)0x99a5, (q15_t)0x4cd6, (q15_t)0x99a2, (q15_t)0x4cd1, (q15_t)0x999e,
+  (q15_t)0x4ccc, (q15_t)0x999a, (q15_t)0x4cc7, (q15_t)0x9996, (q15_t)0x4cc2, (q15_t)0x9993, (q15_t)0x4cbd, (q15_t)0x998f,
+  (q15_t)0x4cb8, (q15_t)0x998b, (q15_t)0x4cb3, (q15_t)0x9987, (q15_t)0x4cae, (q15_t)0x9984, (q15_t)0x4ca9, (q15_t)0x9980,
+  (q15_t)0x4ca4, (q15_t)0x997c, (q15_t)0x4c9f, (q15_t)0x9978, (q15_t)0x4c9a, (q15_t)0x9975, (q15_t)0x4c95, (q15_t)0x9971,
+  (q15_t)0x4c90, (q15_t)0x996d, (q15_t)0x4c8b, (q15_t)0x9969, (q15_t)0x4c86, (q15_t)0x9965, (q15_t)0x4c81, (q15_t)0x9962,
+  (q15_t)0x4c7c, (q15_t)0x995e, (q15_t)0x4c77, (q15_t)0x995a, (q15_t)0x4c72, (q15_t)0x9956, (q15_t)0x4c6d, (q15_t)0x9953,
+  (q15_t)0x4c68, (q15_t)0x994f, (q15_t)0x4c63, (q15_t)0x994b, (q15_t)0x4c5e, (q15_t)0x9947, (q15_t)0x4c59, (q15_t)0x9944,
+  (q15_t)0x4c54, (q15_t)0x9940, (q15_t)0x4c4f, (q15_t)0x993c, (q15_t)0x4c49, (q15_t)0x9938, (q15_t)0x4c44, (q15_t)0x9935,
+  (q15_t)0x4c3f, (q15_t)0x9931, (q15_t)0x4c3a, (q15_t)0x992d, (q15_t)0x4c35, (q15_t)0x992a, (q15_t)0x4c30, (q15_t)0x9926,
+  (q15_t)0x4c2b, (q15_t)0x9922, (q15_t)0x4c26, (q15_t)0x991e, (q15_t)0x4c21, (q15_t)0x991b, (q15_t)0x4c1c, (q15_t)0x9917,
+  (q15_t)0x4c17, (q15_t)0x9913, (q15_t)0x4c12, (q15_t)0x990f, (q15_t)0x4c0d, (q15_t)0x990c, (q15_t)0x4c08, (q15_t)0x9908,
+  (q15_t)0x4c03, (q15_t)0x9904, (q15_t)0x4bfe, (q15_t)0x9900, (q15_t)0x4bf9, (q15_t)0x98fd, (q15_t)0x4bf4, (q15_t)0x98f9,
+  (q15_t)0x4bef, (q15_t)0x98f5, (q15_t)0x4be9, (q15_t)0x98f2, (q15_t)0x4be4, (q15_t)0x98ee, (q15_t)0x4bdf, (q15_t)0x98ea,
+  (q15_t)0x4bda, (q15_t)0x98e6, (q15_t)0x4bd5, (q15_t)0x98e3, (q15_t)0x4bd0, (q15_t)0x98df, (q15_t)0x4bcb, (q15_t)0x98db,
+  (q15_t)0x4bc6, (q15_t)0x98d7, (q15_t)0x4bc1, (q15_t)0x98d4, (q15_t)0x4bbc, (q15_t)0x98d0, (q15_t)0x4bb7, (q15_t)0x98cc,
+  (q15_t)0x4bb2, (q15_t)0x98c9, (q15_t)0x4bad, (q15_t)0x98c5, (q15_t)0x4ba8, (q15_t)0x98c1, (q15_t)0x4ba3, (q15_t)0x98bd,
+  (q15_t)0x4b9e, (q15_t)0x98ba, (q15_t)0x4b98, (q15_t)0x98b6, (q15_t)0x4b93, (q15_t)0x98b2, (q15_t)0x4b8e, (q15_t)0x98af,
+  (q15_t)0x4b89, (q15_t)0x98ab, (q15_t)0x4b84, (q15_t)0x98a7, (q15_t)0x4b7f, (q15_t)0x98a3, (q15_t)0x4b7a, (q15_t)0x98a0,
+  (q15_t)0x4b75, (q15_t)0x989c, (q15_t)0x4b70, (q15_t)0x9898, (q15_t)0x4b6b, (q15_t)0x9895, (q15_t)0x4b66, (q15_t)0x9891,
+  (q15_t)0x4b61, (q15_t)0x988d, (q15_t)0x4b5c, (q15_t)0x988a, (q15_t)0x4b56, (q15_t)0x9886, (q15_t)0x4b51, (q15_t)0x9882,
+  (q15_t)0x4b4c, (q15_t)0x987e, (q15_t)0x4b47, (q15_t)0x987b, (q15_t)0x4b42, (q15_t)0x9877, (q15_t)0x4b3d, (q15_t)0x9873,
+  (q15_t)0x4b38, (q15_t)0x9870, (q15_t)0x4b33, (q15_t)0x986c, (q15_t)0x4b2e, (q15_t)0x9868, (q15_t)0x4b29, (q15_t)0x9865,
+  (q15_t)0x4b24, (q15_t)0x9861, (q15_t)0x4b1f, (q15_t)0x985d, (q15_t)0x4b19, (q15_t)0x985a, (q15_t)0x4b14, (q15_t)0x9856,
+  (q15_t)0x4b0f, (q15_t)0x9852, (q15_t)0x4b0a, (q15_t)0x984e, (q15_t)0x4b05, (q15_t)0x984b, (q15_t)0x4b00, (q15_t)0x9847,
+  (q15_t)0x4afb, (q15_t)0x9843, (q15_t)0x4af6, (q15_t)0x9840, (q15_t)0x4af1, (q15_t)0x983c, (q15_t)0x4aec, (q15_t)0x9838,
+  (q15_t)0x4ae7, (q15_t)0x9835, (q15_t)0x4ae1, (q15_t)0x9831, (q15_t)0x4adc, (q15_t)0x982d, (q15_t)0x4ad7, (q15_t)0x982a,
+  (q15_t)0x4ad2, (q15_t)0x9826, (q15_t)0x4acd, (q15_t)0x9822, (q15_t)0x4ac8, (q15_t)0x981f, (q15_t)0x4ac3, (q15_t)0x981b,
+  (q15_t)0x4abe, (q15_t)0x9817, (q15_t)0x4ab9, (q15_t)0x9814, (q15_t)0x4ab4, (q15_t)0x9810, (q15_t)0x4aae, (q15_t)0x980c,
+  (q15_t)0x4aa9, (q15_t)0x9809, (q15_t)0x4aa4, (q15_t)0x9805, (q15_t)0x4a9f, (q15_t)0x9801, (q15_t)0x4a9a, (q15_t)0x97fe,
+  (q15_t)0x4a95, (q15_t)0x97fa, (q15_t)0x4a90, (q15_t)0x97f6, (q15_t)0x4a8b, (q15_t)0x97f3, (q15_t)0x4a86, (q15_t)0x97ef,
+  (q15_t)0x4a81, (q15_t)0x97eb, (q15_t)0x4a7b, (q15_t)0x97e8, (q15_t)0x4a76, (q15_t)0x97e4, (q15_t)0x4a71, (q15_t)0x97e0,
+  (q15_t)0x4a6c, (q15_t)0x97dd, (q15_t)0x4a67, (q15_t)0x97d9, (q15_t)0x4a62, (q15_t)0x97d5, (q15_t)0x4a5d, (q15_t)0x97d2,
+  (q15_t)0x4a58, (q15_t)0x97ce, (q15_t)0x4a52, (q15_t)0x97cb, (q15_t)0x4a4d, (q15_t)0x97c7, (q15_t)0x4a48, (q15_t)0x97c3,
+  (q15_t)0x4a43, (q15_t)0x97c0, (q15_t)0x4a3e, (q15_t)0x97bc, (q15_t)0x4a39, (q15_t)0x97b8, (q15_t)0x4a34, (q15_t)0x97b5,
+  (q15_t)0x4a2f, (q15_t)0x97b1, (q15_t)0x4a2a, (q15_t)0x97ad, (q15_t)0x4a24, (q15_t)0x97aa, (q15_t)0x4a1f, (q15_t)0x97a6,
+  (q15_t)0x4a1a, (q15_t)0x97a2, (q15_t)0x4a15, (q15_t)0x979f, (q15_t)0x4a10, (q15_t)0x979b, (q15_t)0x4a0b, (q15_t)0x9798,
+  (q15_t)0x4a06, (q15_t)0x9794, (q15_t)0x4a01, (q15_t)0x9790, (q15_t)0x49fb, (q15_t)0x978d, (q15_t)0x49f6, (q15_t)0x9789,
+  (q15_t)0x49f1, (q15_t)0x9785, (q15_t)0x49ec, (q15_t)0x9782, (q15_t)0x49e7, (q15_t)0x977e, (q15_t)0x49e2, (q15_t)0x977a,
+  (q15_t)0x49dd, (q15_t)0x9777, (q15_t)0x49d8, (q15_t)0x9773, (q15_t)0x49d2, (q15_t)0x9770, (q15_t)0x49cd, (q15_t)0x976c,
+  (q15_t)0x49c8, (q15_t)0x9768, (q15_t)0x49c3, (q15_t)0x9765, (q15_t)0x49be, (q15_t)0x9761, (q15_t)0x49b9, (q15_t)0x975d,
+  (q15_t)0x49b4, (q15_t)0x975a, (q15_t)0x49ae, (q15_t)0x9756, (q15_t)0x49a9, (q15_t)0x9753, (q15_t)0x49a4, (q15_t)0x974f,
+  (q15_t)0x499f, (q15_t)0x974b, (q15_t)0x499a, (q15_t)0x9748, (q15_t)0x4995, (q15_t)0x9744, (q15_t)0x4990, (q15_t)0x9741,
+  (q15_t)0x498a, (q15_t)0x973d, (q15_t)0x4985, (q15_t)0x9739, (q15_t)0x4980, (q15_t)0x9736, (q15_t)0x497b, (q15_t)0x9732,
+  (q15_t)0x4976, (q15_t)0x972f, (q15_t)0x4971, (q15_t)0x972b, (q15_t)0x496c, (q15_t)0x9727, (q15_t)0x4966, (q15_t)0x9724,
+  (q15_t)0x4961, (q15_t)0x9720, (q15_t)0x495c, (q15_t)0x971d, (q15_t)0x4957, (q15_t)0x9719, (q15_t)0x4952, (q15_t)0x9715,
+  (q15_t)0x494d, (q15_t)0x9712, (q15_t)0x4948, (q15_t)0x970e, (q15_t)0x4942, (q15_t)0x970b, (q15_t)0x493d, (q15_t)0x9707,
+  (q15_t)0x4938, (q15_t)0x9703, (q15_t)0x4933, (q15_t)0x9700, (q15_t)0x492e, (q15_t)0x96fc, (q15_t)0x4929, (q15_t)0x96f9,
+  (q15_t)0x4923, (q15_t)0x96f5, (q15_t)0x491e, (q15_t)0x96f1, (q15_t)0x4919, (q15_t)0x96ee, (q15_t)0x4914, (q15_t)0x96ea,
+  (q15_t)0x490f, (q15_t)0x96e7, (q15_t)0x490a, (q15_t)0x96e3, (q15_t)0x4905, (q15_t)0x96df, (q15_t)0x48ff, (q15_t)0x96dc,
+  (q15_t)0x48fa, (q15_t)0x96d8, (q15_t)0x48f5, (q15_t)0x96d5, (q15_t)0x48f0, (q15_t)0x96d1, (q15_t)0x48eb, (q15_t)0x96ce,
+  (q15_t)0x48e6, (q15_t)0x96ca, (q15_t)0x48e0, (q15_t)0x96c6, (q15_t)0x48db, (q15_t)0x96c3, (q15_t)0x48d6, (q15_t)0x96bf,
+  (q15_t)0x48d1, (q15_t)0x96bc, (q15_t)0x48cc, (q15_t)0x96b8, (q15_t)0x48c7, (q15_t)0x96b5, (q15_t)0x48c1, (q15_t)0x96b1,
+  (q15_t)0x48bc, (q15_t)0x96ad, (q15_t)0x48b7, (q15_t)0x96aa, (q15_t)0x48b2, (q15_t)0x96a6, (q15_t)0x48ad, (q15_t)0x96a3,
+  (q15_t)0x48a8, (q15_t)0x969f, (q15_t)0x48a2, (q15_t)0x969c, (q15_t)0x489d, (q15_t)0x9698, (q15_t)0x4898, (q15_t)0x9694,
+  (q15_t)0x4893, (q15_t)0x9691, (q15_t)0x488e, (q15_t)0x968d, (q15_t)0x4888, (q15_t)0x968a, (q15_t)0x4883, (q15_t)0x9686,
+  (q15_t)0x487e, (q15_t)0x9683, (q15_t)0x4879, (q15_t)0x967f, (q15_t)0x4874, (q15_t)0x967b, (q15_t)0x486f, (q15_t)0x9678,
+  (q15_t)0x4869, (q15_t)0x9674, (q15_t)0x4864, (q15_t)0x9671, (q15_t)0x485f, (q15_t)0x966d, (q15_t)0x485a, (q15_t)0x966a,
+  (q15_t)0x4855, (q15_t)0x9666, (q15_t)0x484f, (q15_t)0x9663, (q15_t)0x484a, (q15_t)0x965f, (q15_t)0x4845, (q15_t)0x965b,
+  (q15_t)0x4840, (q15_t)0x9658, (q15_t)0x483b, (q15_t)0x9654, (q15_t)0x4836, (q15_t)0x9651, (q15_t)0x4830, (q15_t)0x964d,
+  (q15_t)0x482b, (q15_t)0x964a, (q15_t)0x4826, (q15_t)0x9646, (q15_t)0x4821, (q15_t)0x9643, (q15_t)0x481c, (q15_t)0x963f,
+  (q15_t)0x4816, (q15_t)0x963c, (q15_t)0x4811, (q15_t)0x9638, (q15_t)0x480c, (q15_t)0x9635, (q15_t)0x4807, (q15_t)0x9631,
+  (q15_t)0x4802, (q15_t)0x962d, (q15_t)0x47fc, (q15_t)0x962a, (q15_t)0x47f7, (q15_t)0x9626, (q15_t)0x47f2, (q15_t)0x9623,
+  (q15_t)0x47ed, (q15_t)0x961f, (q15_t)0x47e8, (q15_t)0x961c, (q15_t)0x47e2, (q15_t)0x9618, (q15_t)0x47dd, (q15_t)0x9615,
+  (q15_t)0x47d8, (q15_t)0x9611, (q15_t)0x47d3, (q15_t)0x960e, (q15_t)0x47ce, (q15_t)0x960a, (q15_t)0x47c8, (q15_t)0x9607,
+  (q15_t)0x47c3, (q15_t)0x9603, (q15_t)0x47be, (q15_t)0x9600, (q15_t)0x47b9, (q15_t)0x95fc, (q15_t)0x47b4, (q15_t)0x95f9,
+  (q15_t)0x47ae, (q15_t)0x95f5, (q15_t)0x47a9, (q15_t)0x95f2, (q15_t)0x47a4, (q15_t)0x95ee, (q15_t)0x479f, (q15_t)0x95ea,
+  (q15_t)0x479a, (q15_t)0x95e7, (q15_t)0x4794, (q15_t)0x95e3, (q15_t)0x478f, (q15_t)0x95e0, (q15_t)0x478a, (q15_t)0x95dc,
+  (q15_t)0x4785, (q15_t)0x95d9, (q15_t)0x4780, (q15_t)0x95d5, (q15_t)0x477a, (q15_t)0x95d2, (q15_t)0x4775, (q15_t)0x95ce,
+  (q15_t)0x4770, (q15_t)0x95cb, (q15_t)0x476b, (q15_t)0x95c7, (q15_t)0x4765, (q15_t)0x95c4, (q15_t)0x4760, (q15_t)0x95c0,
+  (q15_t)0x475b, (q15_t)0x95bd, (q15_t)0x4756, (q15_t)0x95b9, (q15_t)0x4751, (q15_t)0x95b6, (q15_t)0x474b, (q15_t)0x95b2,
+  (q15_t)0x4746, (q15_t)0x95af, (q15_t)0x4741, (q15_t)0x95ab, (q15_t)0x473c, (q15_t)0x95a8, (q15_t)0x4737, (q15_t)0x95a4,
+  (q15_t)0x4731, (q15_t)0x95a1, (q15_t)0x472c, (q15_t)0x959d, (q15_t)0x4727, (q15_t)0x959a, (q15_t)0x4722, (q15_t)0x9596,
+  (q15_t)0x471c, (q15_t)0x9593, (q15_t)0x4717, (q15_t)0x958f, (q15_t)0x4712, (q15_t)0x958c, (q15_t)0x470d, (q15_t)0x9588,
+  (q15_t)0x4708, (q15_t)0x9585, (q15_t)0x4702, (q15_t)0x9581, (q15_t)0x46fd, (q15_t)0x957e, (q15_t)0x46f8, (q15_t)0x957a,
+  (q15_t)0x46f3, (q15_t)0x9577, (q15_t)0x46ed, (q15_t)0x9574, (q15_t)0x46e8, (q15_t)0x9570, (q15_t)0x46e3, (q15_t)0x956d,
+  (q15_t)0x46de, (q15_t)0x9569, (q15_t)0x46d8, (q15_t)0x9566, (q15_t)0x46d3, (q15_t)0x9562, (q15_t)0x46ce, (q15_t)0x955f,
+  (q15_t)0x46c9, (q15_t)0x955b, (q15_t)0x46c4, (q15_t)0x9558, (q15_t)0x46be, (q15_t)0x9554, (q15_t)0x46b9, (q15_t)0x9551,
+  (q15_t)0x46b4, (q15_t)0x954d, (q15_t)0x46af, (q15_t)0x954a, (q15_t)0x46a9, (q15_t)0x9546, (q15_t)0x46a4, (q15_t)0x9543,
+  (q15_t)0x469f, (q15_t)0x953f, (q15_t)0x469a, (q15_t)0x953c, (q15_t)0x4694, (q15_t)0x9538, (q15_t)0x468f, (q15_t)0x9535,
+  (q15_t)0x468a, (q15_t)0x9532, (q15_t)0x4685, (q15_t)0x952e, (q15_t)0x467f, (q15_t)0x952b, (q15_t)0x467a, (q15_t)0x9527,
+  (q15_t)0x4675, (q15_t)0x9524, (q15_t)0x4670, (q15_t)0x9520, (q15_t)0x466a, (q15_t)0x951d, (q15_t)0x4665, (q15_t)0x9519,
+  (q15_t)0x4660, (q15_t)0x9516, (q15_t)0x465b, (q15_t)0x9512, (q15_t)0x4655, (q15_t)0x950f, (q15_t)0x4650, (q15_t)0x950c,
+  (q15_t)0x464b, (q15_t)0x9508, (q15_t)0x4646, (q15_t)0x9505, (q15_t)0x4640, (q15_t)0x9501, (q15_t)0x463b, (q15_t)0x94fe,
+  (q15_t)0x4636, (q15_t)0x94fa, (q15_t)0x4631, (q15_t)0x94f7, (q15_t)0x462b, (q15_t)0x94f3, (q15_t)0x4626, (q15_t)0x94f0,
+  (q15_t)0x4621, (q15_t)0x94ed, (q15_t)0x461c, (q15_t)0x94e9, (q15_t)0x4616, (q15_t)0x94e6, (q15_t)0x4611, (q15_t)0x94e2,
+  (q15_t)0x460c, (q15_t)0x94df, (q15_t)0x4607, (q15_t)0x94db, (q15_t)0x4601, (q15_t)0x94d8, (q15_t)0x45fc, (q15_t)0x94d4,
+  (q15_t)0x45f7, (q15_t)0x94d1, (q15_t)0x45f2, (q15_t)0x94ce, (q15_t)0x45ec, (q15_t)0x94ca, (q15_t)0x45e7, (q15_t)0x94c7,
+  (q15_t)0x45e2, (q15_t)0x94c3, (q15_t)0x45dd, (q15_t)0x94c0, (q15_t)0x45d7, (q15_t)0x94bc, (q15_t)0x45d2, (q15_t)0x94b9,
+  (q15_t)0x45cd, (q15_t)0x94b6, (q15_t)0x45c7, (q15_t)0x94b2, (q15_t)0x45c2, (q15_t)0x94af, (q15_t)0x45bd, (q15_t)0x94ab,
+  (q15_t)0x45b8, (q15_t)0x94a8, (q15_t)0x45b2, (q15_t)0x94a4, (q15_t)0x45ad, (q15_t)0x94a1, (q15_t)0x45a8, (q15_t)0x949e,
+  (q15_t)0x45a3, (q15_t)0x949a, (q15_t)0x459d, (q15_t)0x9497, (q15_t)0x4598, (q15_t)0x9493, (q15_t)0x4593, (q15_t)0x9490,
+  (q15_t)0x458d, (q15_t)0x948d, (q15_t)0x4588, (q15_t)0x9489, (q15_t)0x4583, (q15_t)0x9486, (q15_t)0x457e, (q15_t)0x9482,
+  (q15_t)0x4578, (q15_t)0x947f, (q15_t)0x4573, (q15_t)0x947b, (q15_t)0x456e, (q15_t)0x9478, (q15_t)0x4569, (q15_t)0x9475,
+  (q15_t)0x4563, (q15_t)0x9471, (q15_t)0x455e, (q15_t)0x946e, (q15_t)0x4559, (q15_t)0x946a, (q15_t)0x4553, (q15_t)0x9467,
+  (q15_t)0x454e, (q15_t)0x9464, (q15_t)0x4549, (q15_t)0x9460, (q15_t)0x4544, (q15_t)0x945d, (q15_t)0x453e, (q15_t)0x9459,
+  (q15_t)0x4539, (q15_t)0x9456, (q15_t)0x4534, (q15_t)0x9453, (q15_t)0x452e, (q15_t)0x944f, (q15_t)0x4529, (q15_t)0x944c,
+  (q15_t)0x4524, (q15_t)0x9448, (q15_t)0x451f, (q15_t)0x9445, (q15_t)0x4519, (q15_t)0x9442, (q15_t)0x4514, (q15_t)0x943e,
+  (q15_t)0x450f, (q15_t)0x943b, (q15_t)0x4509, (q15_t)0x9437, (q15_t)0x4504, (q15_t)0x9434, (q15_t)0x44ff, (q15_t)0x9431,
+  (q15_t)0x44fa, (q15_t)0x942d, (q15_t)0x44f4, (q15_t)0x942a, (q15_t)0x44ef, (q15_t)0x9427, (q15_t)0x44ea, (q15_t)0x9423,
+  (q15_t)0x44e4, (q15_t)0x9420, (q15_t)0x44df, (q15_t)0x941c, (q15_t)0x44da, (q15_t)0x9419, (q15_t)0x44d4, (q15_t)0x9416,
+  (q15_t)0x44cf, (q15_t)0x9412, (q15_t)0x44ca, (q15_t)0x940f, (q15_t)0x44c5, (q15_t)0x940b, (q15_t)0x44bf, (q15_t)0x9408,
+  (q15_t)0x44ba, (q15_t)0x9405, (q15_t)0x44b5, (q15_t)0x9401, (q15_t)0x44af, (q15_t)0x93fe, (q15_t)0x44aa, (q15_t)0x93fb,
+  (q15_t)0x44a5, (q15_t)0x93f7, (q15_t)0x449f, (q15_t)0x93f4, (q15_t)0x449a, (q15_t)0x93f1, (q15_t)0x4495, (q15_t)0x93ed,
+  (q15_t)0x4490, (q15_t)0x93ea, (q15_t)0x448a, (q15_t)0x93e6, (q15_t)0x4485, (q15_t)0x93e3, (q15_t)0x4480, (q15_t)0x93e0,
+  (q15_t)0x447a, (q15_t)0x93dc, (q15_t)0x4475, (q15_t)0x93d9, (q15_t)0x4470, (q15_t)0x93d6, (q15_t)0x446a, (q15_t)0x93d2,
+  (q15_t)0x4465, (q15_t)0x93cf, (q15_t)0x4460, (q15_t)0x93cc, (q15_t)0x445a, (q15_t)0x93c8, (q15_t)0x4455, (q15_t)0x93c5,
+  (q15_t)0x4450, (q15_t)0x93c1, (q15_t)0x444b, (q15_t)0x93be, (q15_t)0x4445, (q15_t)0x93bb, (q15_t)0x4440, (q15_t)0x93b7,
+  (q15_t)0x443b, (q15_t)0x93b4, (q15_t)0x4435, (q15_t)0x93b1, (q15_t)0x4430, (q15_t)0x93ad, (q15_t)0x442b, (q15_t)0x93aa,
+  (q15_t)0x4425, (q15_t)0x93a7, (q15_t)0x4420, (q15_t)0x93a3, (q15_t)0x441b, (q15_t)0x93a0, (q15_t)0x4415, (q15_t)0x939d,
+  (q15_t)0x4410, (q15_t)0x9399, (q15_t)0x440b, (q15_t)0x9396, (q15_t)0x4405, (q15_t)0x9393, (q15_t)0x4400, (q15_t)0x938f,
+  (q15_t)0x43fb, (q15_t)0x938c, (q15_t)0x43f5, (q15_t)0x9389, (q15_t)0x43f0, (q15_t)0x9385, (q15_t)0x43eb, (q15_t)0x9382,
+  (q15_t)0x43e5, (q15_t)0x937f, (q15_t)0x43e0, (q15_t)0x937b, (q15_t)0x43db, (q15_t)0x9378, (q15_t)0x43d5, (q15_t)0x9375,
+  (q15_t)0x43d0, (q15_t)0x9371, (q15_t)0x43cb, (q15_t)0x936e, (q15_t)0x43c5, (q15_t)0x936b, (q15_t)0x43c0, (q15_t)0x9367,
+  (q15_t)0x43bb, (q15_t)0x9364, (q15_t)0x43b5, (q15_t)0x9361, (q15_t)0x43b0, (q15_t)0x935d, (q15_t)0x43ab, (q15_t)0x935a,
+  (q15_t)0x43a5, (q15_t)0x9357, (q15_t)0x43a0, (q15_t)0x9353, (q15_t)0x439b, (q15_t)0x9350, (q15_t)0x4395, (q15_t)0x934d,
+  (q15_t)0x4390, (q15_t)0x9349, (q15_t)0x438b, (q15_t)0x9346, (q15_t)0x4385, (q15_t)0x9343, (q15_t)0x4380, (q15_t)0x933f,
+  (q15_t)0x437b, (q15_t)0x933c, (q15_t)0x4375, (q15_t)0x9339, (q15_t)0x4370, (q15_t)0x9336, (q15_t)0x436b, (q15_t)0x9332,
+  (q15_t)0x4365, (q15_t)0x932f, (q15_t)0x4360, (q15_t)0x932c, (q15_t)0x435b, (q15_t)0x9328, (q15_t)0x4355, (q15_t)0x9325,
+  (q15_t)0x4350, (q15_t)0x9322, (q15_t)0x434b, (q15_t)0x931e, (q15_t)0x4345, (q15_t)0x931b, (q15_t)0x4340, (q15_t)0x9318,
+  (q15_t)0x433b, (q15_t)0x9314, (q15_t)0x4335, (q15_t)0x9311, (q15_t)0x4330, (q15_t)0x930e, (q15_t)0x432b, (q15_t)0x930b,
+  (q15_t)0x4325, (q15_t)0x9307, (q15_t)0x4320, (q15_t)0x9304, (q15_t)0x431b, (q15_t)0x9301, (q15_t)0x4315, (q15_t)0x92fd,
+  (q15_t)0x4310, (q15_t)0x92fa, (q15_t)0x430b, (q15_t)0x92f7, (q15_t)0x4305, (q15_t)0x92f4, (q15_t)0x4300, (q15_t)0x92f0,
+  (q15_t)0x42fa, (q15_t)0x92ed, (q15_t)0x42f5, (q15_t)0x92ea, (q15_t)0x42f0, (q15_t)0x92e6, (q15_t)0x42ea, (q15_t)0x92e3,
+  (q15_t)0x42e5, (q15_t)0x92e0, (q15_t)0x42e0, (q15_t)0x92dd, (q15_t)0x42da, (q15_t)0x92d9, (q15_t)0x42d5, (q15_t)0x92d6,
+  (q15_t)0x42d0, (q15_t)0x92d3, (q15_t)0x42ca, (q15_t)0x92cf, (q15_t)0x42c5, (q15_t)0x92cc, (q15_t)0x42c0, (q15_t)0x92c9,
+  (q15_t)0x42ba, (q15_t)0x92c6, (q15_t)0x42b5, (q15_t)0x92c2, (q15_t)0x42af, (q15_t)0x92bf, (q15_t)0x42aa, (q15_t)0x92bc,
+  (q15_t)0x42a5, (q15_t)0x92b8, (q15_t)0x429f, (q15_t)0x92b5, (q15_t)0x429a, (q15_t)0x92b2, (q15_t)0x4295, (q15_t)0x92af,
+  (q15_t)0x428f, (q15_t)0x92ab, (q15_t)0x428a, (q15_t)0x92a8, (q15_t)0x4284, (q15_t)0x92a5, (q15_t)0x427f, (q15_t)0x92a2,
+  (q15_t)0x427a, (q15_t)0x929e, (q15_t)0x4274, (q15_t)0x929b, (q15_t)0x426f, (q15_t)0x9298, (q15_t)0x426a, (q15_t)0x9295,
+  (q15_t)0x4264, (q15_t)0x9291, (q15_t)0x425f, (q15_t)0x928e, (q15_t)0x425a, (q15_t)0x928b, (q15_t)0x4254, (q15_t)0x9288,
+  (q15_t)0x424f, (q15_t)0x9284, (q15_t)0x4249, (q15_t)0x9281, (q15_t)0x4244, (q15_t)0x927e, (q15_t)0x423f, (q15_t)0x927b,
+  (q15_t)0x4239, (q15_t)0x9277, (q15_t)0x4234, (q15_t)0x9274, (q15_t)0x422f, (q15_t)0x9271, (q15_t)0x4229, (q15_t)0x926e,
+  (q15_t)0x4224, (q15_t)0x926a, (q15_t)0x421e, (q15_t)0x9267, (q15_t)0x4219, (q15_t)0x9264, (q15_t)0x4214, (q15_t)0x9261,
+  (q15_t)0x420e, (q15_t)0x925d, (q15_t)0x4209, (q15_t)0x925a, (q15_t)0x4203, (q15_t)0x9257, (q15_t)0x41fe, (q15_t)0x9254,
+  (q15_t)0x41f9, (q15_t)0x9250, (q15_t)0x41f3, (q15_t)0x924d, (q15_t)0x41ee, (q15_t)0x924a, (q15_t)0x41e9, (q15_t)0x9247,
+  (q15_t)0x41e3, (q15_t)0x9243, (q15_t)0x41de, (q15_t)0x9240, (q15_t)0x41d8, (q15_t)0x923d, (q15_t)0x41d3, (q15_t)0x923a,
+  (q15_t)0x41ce, (q15_t)0x9236, (q15_t)0x41c8, (q15_t)0x9233, (q15_t)0x41c3, (q15_t)0x9230, (q15_t)0x41bd, (q15_t)0x922d,
+  (q15_t)0x41b8, (q15_t)0x922a, (q15_t)0x41b3, (q15_t)0x9226, (q15_t)0x41ad, (q15_t)0x9223, (q15_t)0x41a8, (q15_t)0x9220,
+  (q15_t)0x41a2, (q15_t)0x921d, (q15_t)0x419d, (q15_t)0x9219, (q15_t)0x4198, (q15_t)0x9216, (q15_t)0x4192, (q15_t)0x9213,
+  (q15_t)0x418d, (q15_t)0x9210, (q15_t)0x4188, (q15_t)0x920d, (q15_t)0x4182, (q15_t)0x9209, (q15_t)0x417d, (q15_t)0x9206,
+  (q15_t)0x4177, (q15_t)0x9203, (q15_t)0x4172, (q15_t)0x9200, (q15_t)0x416d, (q15_t)0x91fc, (q15_t)0x4167, (q15_t)0x91f9,
+  (q15_t)0x4162, (q15_t)0x91f6, (q15_t)0x415c, (q15_t)0x91f3, (q15_t)0x4157, (q15_t)0x91f0, (q15_t)0x4152, (q15_t)0x91ec,
+  (q15_t)0x414c, (q15_t)0x91e9, (q15_t)0x4147, (q15_t)0x91e6, (q15_t)0x4141, (q15_t)0x91e3, (q15_t)0x413c, (q15_t)0x91e0,
+  (q15_t)0x4136, (q15_t)0x91dc, (q15_t)0x4131, (q15_t)0x91d9, (q15_t)0x412c, (q15_t)0x91d6, (q15_t)0x4126, (q15_t)0x91d3,
+  (q15_t)0x4121, (q15_t)0x91d0, (q15_t)0x411b, (q15_t)0x91cc, (q15_t)0x4116, (q15_t)0x91c9, (q15_t)0x4111, (q15_t)0x91c6,
+  (q15_t)0x410b, (q15_t)0x91c3, (q15_t)0x4106, (q15_t)0x91c0, (q15_t)0x4100, (q15_t)0x91bc, (q15_t)0x40fb, (q15_t)0x91b9,
+  (q15_t)0x40f6, (q15_t)0x91b6, (q15_t)0x40f0, (q15_t)0x91b3, (q15_t)0x40eb, (q15_t)0x91b0, (q15_t)0x40e5, (q15_t)0x91ad,
+  (q15_t)0x40e0, (q15_t)0x91a9, (q15_t)0x40da, (q15_t)0x91a6, (q15_t)0x40d5, (q15_t)0x91a3, (q15_t)0x40d0, (q15_t)0x91a0,
+  (q15_t)0x40ca, (q15_t)0x919d, (q15_t)0x40c5, (q15_t)0x9199, (q15_t)0x40bf, (q15_t)0x9196, (q15_t)0x40ba, (q15_t)0x9193,
+  (q15_t)0x40b5, (q15_t)0x9190, (q15_t)0x40af, (q15_t)0x918d, (q15_t)0x40aa, (q15_t)0x918a, (q15_t)0x40a4, (q15_t)0x9186,
+  (q15_t)0x409f, (q15_t)0x9183, (q15_t)0x4099, (q15_t)0x9180, (q15_t)0x4094, (q15_t)0x917d, (q15_t)0x408f, (q15_t)0x917a,
+  (q15_t)0x4089, (q15_t)0x9177, (q15_t)0x4084, (q15_t)0x9173, (q15_t)0x407e, (q15_t)0x9170, (q15_t)0x4079, (q15_t)0x916d,
+  (q15_t)0x4073, (q15_t)0x916a, (q15_t)0x406e, (q15_t)0x9167, (q15_t)0x4069, (q15_t)0x9164, (q15_t)0x4063, (q15_t)0x9160,
+  (q15_t)0x405e, (q15_t)0x915d, (q15_t)0x4058, (q15_t)0x915a, (q15_t)0x4053, (q15_t)0x9157, (q15_t)0x404d, (q15_t)0x9154,
+  (q15_t)0x4048, (q15_t)0x9151, (q15_t)0x4043, (q15_t)0x914d, (q15_t)0x403d, (q15_t)0x914a, (q15_t)0x4038, (q15_t)0x9147,
+  (q15_t)0x4032, (q15_t)0x9144, (q15_t)0x402d, (q15_t)0x9141, (q15_t)0x4027, (q15_t)0x913e, (q15_t)0x4022, (q15_t)0x913a,
+  (q15_t)0x401d, (q15_t)0x9137, (q15_t)0x4017, (q15_t)0x9134, (q15_t)0x4012, (q15_t)0x9131, (q15_t)0x400c, (q15_t)0x912e,
+  (q15_t)0x4007, (q15_t)0x912b, (q15_t)0x4001, (q15_t)0x9128, (q15_t)0x3ffc, (q15_t)0x9124, (q15_t)0x3ff6, (q15_t)0x9121,
+  (q15_t)0x3ff1, (q15_t)0x911e, (q15_t)0x3fec, (q15_t)0x911b, (q15_t)0x3fe6, (q15_t)0x9118, (q15_t)0x3fe1, (q15_t)0x9115,
+  (q15_t)0x3fdb, (q15_t)0x9112, (q15_t)0x3fd6, (q15_t)0x910f, (q15_t)0x3fd0, (q15_t)0x910b, (q15_t)0x3fcb, (q15_t)0x9108,
+  (q15_t)0x3fc5, (q15_t)0x9105, (q15_t)0x3fc0, (q15_t)0x9102, (q15_t)0x3fbb, (q15_t)0x90ff, (q15_t)0x3fb5, (q15_t)0x90fc,
+  (q15_t)0x3fb0, (q15_t)0x90f9, (q15_t)0x3faa, (q15_t)0x90f5, (q15_t)0x3fa5, (q15_t)0x90f2, (q15_t)0x3f9f, (q15_t)0x90ef,
+  (q15_t)0x3f9a, (q15_t)0x90ec, (q15_t)0x3f94, (q15_t)0x90e9, (q15_t)0x3f8f, (q15_t)0x90e6, (q15_t)0x3f89, (q15_t)0x90e3,
+  (q15_t)0x3f84, (q15_t)0x90e0, (q15_t)0x3f7f, (q15_t)0x90dd, (q15_t)0x3f79, (q15_t)0x90d9, (q15_t)0x3f74, (q15_t)0x90d6,
+  (q15_t)0x3f6e, (q15_t)0x90d3, (q15_t)0x3f69, (q15_t)0x90d0, (q15_t)0x3f63, (q15_t)0x90cd, (q15_t)0x3f5e, (q15_t)0x90ca,
+  (q15_t)0x3f58, (q15_t)0x90c7, (q15_t)0x3f53, (q15_t)0x90c4, (q15_t)0x3f4d, (q15_t)0x90c1, (q15_t)0x3f48, (q15_t)0x90bd,
+  (q15_t)0x3f43, (q15_t)0x90ba, (q15_t)0x3f3d, (q15_t)0x90b7, (q15_t)0x3f38, (q15_t)0x90b4, (q15_t)0x3f32, (q15_t)0x90b1,
+  (q15_t)0x3f2d, (q15_t)0x90ae, (q15_t)0x3f27, (q15_t)0x90ab, (q15_t)0x3f22, (q15_t)0x90a8, (q15_t)0x3f1c, (q15_t)0x90a5,
+  (q15_t)0x3f17, (q15_t)0x90a1, (q15_t)0x3f11, (q15_t)0x909e, (q15_t)0x3f0c, (q15_t)0x909b, (q15_t)0x3f06, (q15_t)0x9098,
+  (q15_t)0x3f01, (q15_t)0x9095, (q15_t)0x3efb, (q15_t)0x9092, (q15_t)0x3ef6, (q15_t)0x908f, (q15_t)0x3ef1, (q15_t)0x908c,
+  (q15_t)0x3eeb, (q15_t)0x9089, (q15_t)0x3ee6, (q15_t)0x9086, (q15_t)0x3ee0, (q15_t)0x9083, (q15_t)0x3edb, (q15_t)0x907f,
+  (q15_t)0x3ed5, (q15_t)0x907c, (q15_t)0x3ed0, (q15_t)0x9079, (q15_t)0x3eca, (q15_t)0x9076, (q15_t)0x3ec5, (q15_t)0x9073,
+  (q15_t)0x3ebf, (q15_t)0x9070, (q15_t)0x3eba, (q15_t)0x906d, (q15_t)0x3eb4, (q15_t)0x906a, (q15_t)0x3eaf, (q15_t)0x9067,
+  (q15_t)0x3ea9, (q15_t)0x9064, (q15_t)0x3ea4, (q15_t)0x9061, (q15_t)0x3e9e, (q15_t)0x905e, (q15_t)0x3e99, (q15_t)0x905b,
+  (q15_t)0x3e93, (q15_t)0x9057, (q15_t)0x3e8e, (q15_t)0x9054, (q15_t)0x3e88, (q15_t)0x9051, (q15_t)0x3e83, (q15_t)0x904e,
+  (q15_t)0x3e7d, (q15_t)0x904b, (q15_t)0x3e78, (q15_t)0x9048, (q15_t)0x3e73, (q15_t)0x9045, (q15_t)0x3e6d, (q15_t)0x9042,
+  (q15_t)0x3e68, (q15_t)0x903f, (q15_t)0x3e62, (q15_t)0x903c, (q15_t)0x3e5d, (q15_t)0x9039, (q15_t)0x3e57, (q15_t)0x9036,
+  (q15_t)0x3e52, (q15_t)0x9033, (q15_t)0x3e4c, (q15_t)0x9030, (q15_t)0x3e47, (q15_t)0x902d, (q15_t)0x3e41, (q15_t)0x902a,
+  (q15_t)0x3e3c, (q15_t)0x9026, (q15_t)0x3e36, (q15_t)0x9023, (q15_t)0x3e31, (q15_t)0x9020, (q15_t)0x3e2b, (q15_t)0x901d,
+  (q15_t)0x3e26, (q15_t)0x901a, (q15_t)0x3e20, (q15_t)0x9017, (q15_t)0x3e1b, (q15_t)0x9014, (q15_t)0x3e15, (q15_t)0x9011,
+  (q15_t)0x3e10, (q15_t)0x900e, (q15_t)0x3e0a, (q15_t)0x900b, (q15_t)0x3e05, (q15_t)0x9008, (q15_t)0x3dff, (q15_t)0x9005,
+  (q15_t)0x3dfa, (q15_t)0x9002, (q15_t)0x3df4, (q15_t)0x8fff, (q15_t)0x3def, (q15_t)0x8ffc, (q15_t)0x3de9, (q15_t)0x8ff9,
+  (q15_t)0x3de4, (q15_t)0x8ff6, (q15_t)0x3dde, (q15_t)0x8ff3, (q15_t)0x3dd9, (q15_t)0x8ff0, (q15_t)0x3dd3, (q15_t)0x8fed,
+  (q15_t)0x3dce, (q15_t)0x8fea, (q15_t)0x3dc8, (q15_t)0x8fe7, (q15_t)0x3dc3, (q15_t)0x8fe3, (q15_t)0x3dbd, (q15_t)0x8fe0,
+  (q15_t)0x3db8, (q15_t)0x8fdd, (q15_t)0x3db2, (q15_t)0x8fda, (q15_t)0x3dad, (q15_t)0x8fd7, (q15_t)0x3da7, (q15_t)0x8fd4,
+  (q15_t)0x3da2, (q15_t)0x8fd1, (q15_t)0x3d9c, (q15_t)0x8fce, (q15_t)0x3d97, (q15_t)0x8fcb, (q15_t)0x3d91, (q15_t)0x8fc8,
+  (q15_t)0x3d8c, (q15_t)0x8fc5, (q15_t)0x3d86, (q15_t)0x8fc2, (q15_t)0x3d81, (q15_t)0x8fbf, (q15_t)0x3d7b, (q15_t)0x8fbc,
+  (q15_t)0x3d76, (q15_t)0x8fb9, (q15_t)0x3d70, (q15_t)0x8fb6, (q15_t)0x3d6b, (q15_t)0x8fb3, (q15_t)0x3d65, (q15_t)0x8fb0,
+  (q15_t)0x3d60, (q15_t)0x8fad, (q15_t)0x3d5a, (q15_t)0x8faa, (q15_t)0x3d55, (q15_t)0x8fa7, (q15_t)0x3d4f, (q15_t)0x8fa4,
+  (q15_t)0x3d49, (q15_t)0x8fa1, (q15_t)0x3d44, (q15_t)0x8f9e, (q15_t)0x3d3e, (q15_t)0x8f9b, (q15_t)0x3d39, (q15_t)0x8f98,
+  (q15_t)0x3d33, (q15_t)0x8f95, (q15_t)0x3d2e, (q15_t)0x8f92, (q15_t)0x3d28, (q15_t)0x8f8f, (q15_t)0x3d23, (q15_t)0x8f8c,
+  (q15_t)0x3d1d, (q15_t)0x8f89, (q15_t)0x3d18, (q15_t)0x8f86, (q15_t)0x3d12, (q15_t)0x8f83, (q15_t)0x3d0d, (q15_t)0x8f80,
+  (q15_t)0x3d07, (q15_t)0x8f7d, (q15_t)0x3d02, (q15_t)0x8f7a, (q15_t)0x3cfc, (q15_t)0x8f77, (q15_t)0x3cf7, (q15_t)0x8f74,
+  (q15_t)0x3cf1, (q15_t)0x8f71, (q15_t)0x3cec, (q15_t)0x8f6e, (q15_t)0x3ce6, (q15_t)0x8f6b, (q15_t)0x3ce1, (q15_t)0x8f68,
+  (q15_t)0x3cdb, (q15_t)0x8f65, (q15_t)0x3cd6, (q15_t)0x8f62, (q15_t)0x3cd0, (q15_t)0x8f5f, (q15_t)0x3cca, (q15_t)0x8f5c,
+  (q15_t)0x3cc5, (q15_t)0x8f59, (q15_t)0x3cbf, (q15_t)0x8f56, (q15_t)0x3cba, (q15_t)0x8f53, (q15_t)0x3cb4, (q15_t)0x8f50,
+  (q15_t)0x3caf, (q15_t)0x8f4d, (q15_t)0x3ca9, (q15_t)0x8f4a, (q15_t)0x3ca4, (q15_t)0x8f47, (q15_t)0x3c9e, (q15_t)0x8f44,
+  (q15_t)0x3c99, (q15_t)0x8f41, (q15_t)0x3c93, (q15_t)0x8f3e, (q15_t)0x3c8e, (q15_t)0x8f3b, (q15_t)0x3c88, (q15_t)0x8f38,
+  (q15_t)0x3c83, (q15_t)0x8f35, (q15_t)0x3c7d, (q15_t)0x8f32, (q15_t)0x3c77, (q15_t)0x8f2f, (q15_t)0x3c72, (q15_t)0x8f2d,
+  (q15_t)0x3c6c, (q15_t)0x8f2a, (q15_t)0x3c67, (q15_t)0x8f27, (q15_t)0x3c61, (q15_t)0x8f24, (q15_t)0x3c5c, (q15_t)0x8f21,
+  (q15_t)0x3c56, (q15_t)0x8f1e, (q15_t)0x3c51, (q15_t)0x8f1b, (q15_t)0x3c4b, (q15_t)0x8f18, (q15_t)0x3c46, (q15_t)0x8f15,
+  (q15_t)0x3c40, (q15_t)0x8f12, (q15_t)0x3c3b, (q15_t)0x8f0f, (q15_t)0x3c35, (q15_t)0x8f0c, (q15_t)0x3c2f, (q15_t)0x8f09,
+  (q15_t)0x3c2a, (q15_t)0x8f06, (q15_t)0x3c24, (q15_t)0x8f03, (q15_t)0x3c1f, (q15_t)0x8f00, (q15_t)0x3c19, (q15_t)0x8efd,
+  (q15_t)0x3c14, (q15_t)0x8efa, (q15_t)0x3c0e, (q15_t)0x8ef7, (q15_t)0x3c09, (q15_t)0x8ef4, (q15_t)0x3c03, (q15_t)0x8ef1,
+  (q15_t)0x3bfd, (q15_t)0x8eee, (q15_t)0x3bf8, (q15_t)0x8eec, (q15_t)0x3bf2, (q15_t)0x8ee9, (q15_t)0x3bed, (q15_t)0x8ee6,
+  (q15_t)0x3be7, (q15_t)0x8ee3, (q15_t)0x3be2, (q15_t)0x8ee0, (q15_t)0x3bdc, (q15_t)0x8edd, (q15_t)0x3bd7, (q15_t)0x8eda,
+  (q15_t)0x3bd1, (q15_t)0x8ed7, (q15_t)0x3bcc, (q15_t)0x8ed4, (q15_t)0x3bc6, (q15_t)0x8ed1, (q15_t)0x3bc0, (q15_t)0x8ece,
+  (q15_t)0x3bbb, (q15_t)0x8ecb, (q15_t)0x3bb5, (q15_t)0x8ec8, (q15_t)0x3bb0, (q15_t)0x8ec5, (q15_t)0x3baa, (q15_t)0x8ec2,
+  (q15_t)0x3ba5, (q15_t)0x8ebf, (q15_t)0x3b9f, (q15_t)0x8ebd, (q15_t)0x3b99, (q15_t)0x8eba, (q15_t)0x3b94, (q15_t)0x8eb7,
+  (q15_t)0x3b8e, (q15_t)0x8eb4, (q15_t)0x3b89, (q15_t)0x8eb1, (q15_t)0x3b83, (q15_t)0x8eae, (q15_t)0x3b7e, (q15_t)0x8eab,
+  (q15_t)0x3b78, (q15_t)0x8ea8, (q15_t)0x3b73, (q15_t)0x8ea5, (q15_t)0x3b6d, (q15_t)0x8ea2, (q15_t)0x3b67, (q15_t)0x8e9f,
+  (q15_t)0x3b62, (q15_t)0x8e9c, (q15_t)0x3b5c, (q15_t)0x8e99, (q15_t)0x3b57, (q15_t)0x8e97, (q15_t)0x3b51, (q15_t)0x8e94,
+  (q15_t)0x3b4c, (q15_t)0x8e91, (q15_t)0x3b46, (q15_t)0x8e8e, (q15_t)0x3b40, (q15_t)0x8e8b, (q15_t)0x3b3b, (q15_t)0x8e88,
+  (q15_t)0x3b35, (q15_t)0x8e85, (q15_t)0x3b30, (q15_t)0x8e82, (q15_t)0x3b2a, (q15_t)0x8e7f, (q15_t)0x3b25, (q15_t)0x8e7c,
+  (q15_t)0x3b1f, (q15_t)0x8e7a, (q15_t)0x3b19, (q15_t)0x8e77, (q15_t)0x3b14, (q15_t)0x8e74, (q15_t)0x3b0e, (q15_t)0x8e71,
+  (q15_t)0x3b09, (q15_t)0x8e6e, (q15_t)0x3b03, (q15_t)0x8e6b, (q15_t)0x3afe, (q15_t)0x8e68, (q15_t)0x3af8, (q15_t)0x8e65,
+  (q15_t)0x3af2, (q15_t)0x8e62, (q15_t)0x3aed, (q15_t)0x8e5f, (q15_t)0x3ae7, (q15_t)0x8e5d, (q15_t)0x3ae2, (q15_t)0x8e5a,
+  (q15_t)0x3adc, (q15_t)0x8e57, (q15_t)0x3ad7, (q15_t)0x8e54, (q15_t)0x3ad1, (q15_t)0x8e51, (q15_t)0x3acb, (q15_t)0x8e4e,
+  (q15_t)0x3ac6, (q15_t)0x8e4b, (q15_t)0x3ac0, (q15_t)0x8e48, (q15_t)0x3abb, (q15_t)0x8e45, (q15_t)0x3ab5, (q15_t)0x8e43,
+  (q15_t)0x3aaf, (q15_t)0x8e40, (q15_t)0x3aaa, (q15_t)0x8e3d, (q15_t)0x3aa4, (q15_t)0x8e3a, (q15_t)0x3a9f, (q15_t)0x8e37,
+  (q15_t)0x3a99, (q15_t)0x8e34, (q15_t)0x3a94, (q15_t)0x8e31, (q15_t)0x3a8e, (q15_t)0x8e2e, (q15_t)0x3a88, (q15_t)0x8e2c,
+  (q15_t)0x3a83, (q15_t)0x8e29, (q15_t)0x3a7d, (q15_t)0x8e26, (q15_t)0x3a78, (q15_t)0x8e23, (q15_t)0x3a72, (q15_t)0x8e20,
+  (q15_t)0x3a6c, (q15_t)0x8e1d, (q15_t)0x3a67, (q15_t)0x8e1a, (q15_t)0x3a61, (q15_t)0x8e17, (q15_t)0x3a5c, (q15_t)0x8e15,
+  (q15_t)0x3a56, (q15_t)0x8e12, (q15_t)0x3a50, (q15_t)0x8e0f, (q15_t)0x3a4b, (q15_t)0x8e0c, (q15_t)0x3a45, (q15_t)0x8e09,
+  (q15_t)0x3a40, (q15_t)0x8e06, (q15_t)0x3a3a, (q15_t)0x8e03, (q15_t)0x3a34, (q15_t)0x8e01, (q15_t)0x3a2f, (q15_t)0x8dfe,
+  (q15_t)0x3a29, (q15_t)0x8dfb, (q15_t)0x3a24, (q15_t)0x8df8, (q15_t)0x3a1e, (q15_t)0x8df5, (q15_t)0x3a19, (q15_t)0x8df2,
+  (q15_t)0x3a13, (q15_t)0x8def, (q15_t)0x3a0d, (q15_t)0x8ded, (q15_t)0x3a08, (q15_t)0x8dea, (q15_t)0x3a02, (q15_t)0x8de7,
+  (q15_t)0x39fd, (q15_t)0x8de4, (q15_t)0x39f7, (q15_t)0x8de1, (q15_t)0x39f1, (q15_t)0x8dde, (q15_t)0x39ec, (q15_t)0x8ddc,
+  (q15_t)0x39e6, (q15_t)0x8dd9, (q15_t)0x39e0, (q15_t)0x8dd6, (q15_t)0x39db, (q15_t)0x8dd3, (q15_t)0x39d5, (q15_t)0x8dd0,
+  (q15_t)0x39d0, (q15_t)0x8dcd, (q15_t)0x39ca, (q15_t)0x8dca, (q15_t)0x39c4, (q15_t)0x8dc8, (q15_t)0x39bf, (q15_t)0x8dc5,
+  (q15_t)0x39b9, (q15_t)0x8dc2, (q15_t)0x39b4, (q15_t)0x8dbf, (q15_t)0x39ae, (q15_t)0x8dbc, (q15_t)0x39a8, (q15_t)0x8db9,
+  (q15_t)0x39a3, (q15_t)0x8db7, (q15_t)0x399d, (q15_t)0x8db4, (q15_t)0x3998, (q15_t)0x8db1, (q15_t)0x3992, (q15_t)0x8dae,
+  (q15_t)0x398c, (q15_t)0x8dab, (q15_t)0x3987, (q15_t)0x8da9, (q15_t)0x3981, (q15_t)0x8da6, (q15_t)0x397c, (q15_t)0x8da3,
+  (q15_t)0x3976, (q15_t)0x8da0, (q15_t)0x3970, (q15_t)0x8d9d, (q15_t)0x396b, (q15_t)0x8d9a, (q15_t)0x3965, (q15_t)0x8d98,
+  (q15_t)0x395f, (q15_t)0x8d95, (q15_t)0x395a, (q15_t)0x8d92, (q15_t)0x3954, (q15_t)0x8d8f, (q15_t)0x394f, (q15_t)0x8d8c,
+  (q15_t)0x3949, (q15_t)0x8d8a, (q15_t)0x3943, (q15_t)0x8d87, (q15_t)0x393e, (q15_t)0x8d84, (q15_t)0x3938, (q15_t)0x8d81,
+  (q15_t)0x3932, (q15_t)0x8d7e, (q15_t)0x392d, (q15_t)0x8d7b, (q15_t)0x3927, (q15_t)0x8d79, (q15_t)0x3922, (q15_t)0x8d76,
+  (q15_t)0x391c, (q15_t)0x8d73, (q15_t)0x3916, (q15_t)0x8d70, (q15_t)0x3911, (q15_t)0x8d6d, (q15_t)0x390b, (q15_t)0x8d6b,
+  (q15_t)0x3906, (q15_t)0x8d68, (q15_t)0x3900, (q15_t)0x8d65, (q15_t)0x38fa, (q15_t)0x8d62, (q15_t)0x38f5, (q15_t)0x8d5f,
+  (q15_t)0x38ef, (q15_t)0x8d5d, (q15_t)0x38e9, (q15_t)0x8d5a, (q15_t)0x38e4, (q15_t)0x8d57, (q15_t)0x38de, (q15_t)0x8d54,
+  (q15_t)0x38d8, (q15_t)0x8d51, (q15_t)0x38d3, (q15_t)0x8d4f, (q15_t)0x38cd, (q15_t)0x8d4c, (q15_t)0x38c8, (q15_t)0x8d49,
+  (q15_t)0x38c2, (q15_t)0x8d46, (q15_t)0x38bc, (q15_t)0x8d44, (q15_t)0x38b7, (q15_t)0x8d41, (q15_t)0x38b1, (q15_t)0x8d3e,
+  (q15_t)0x38ab, (q15_t)0x8d3b, (q15_t)0x38a6, (q15_t)0x8d38, (q15_t)0x38a0, (q15_t)0x8d36, (q15_t)0x389b, (q15_t)0x8d33,
+  (q15_t)0x3895, (q15_t)0x8d30, (q15_t)0x388f, (q15_t)0x8d2d, (q15_t)0x388a, (q15_t)0x8d2b, (q15_t)0x3884, (q15_t)0x8d28,
+  (q15_t)0x387e, (q15_t)0x8d25, (q15_t)0x3879, (q15_t)0x8d22, (q15_t)0x3873, (q15_t)0x8d1f, (q15_t)0x386d, (q15_t)0x8d1d,
+  (q15_t)0x3868, (q15_t)0x8d1a, (q15_t)0x3862, (q15_t)0x8d17, (q15_t)0x385d, (q15_t)0x8d14, (q15_t)0x3857, (q15_t)0x8d12,
+  (q15_t)0x3851, (q15_t)0x8d0f, (q15_t)0x384c, (q15_t)0x8d0c, (q15_t)0x3846, (q15_t)0x8d09, (q15_t)0x3840, (q15_t)0x8d07,
+  (q15_t)0x383b, (q15_t)0x8d04, (q15_t)0x3835, (q15_t)0x8d01, (q15_t)0x382f, (q15_t)0x8cfe, (q15_t)0x382a, (q15_t)0x8cfb,
+  (q15_t)0x3824, (q15_t)0x8cf9, (q15_t)0x381e, (q15_t)0x8cf6, (q15_t)0x3819, (q15_t)0x8cf3, (q15_t)0x3813, (q15_t)0x8cf0,
+  (q15_t)0x380d, (q15_t)0x8cee, (q15_t)0x3808, (q15_t)0x8ceb, (q15_t)0x3802, (q15_t)0x8ce8, (q15_t)0x37fd, (q15_t)0x8ce5,
+  (q15_t)0x37f7, (q15_t)0x8ce3, (q15_t)0x37f1, (q15_t)0x8ce0, (q15_t)0x37ec, (q15_t)0x8cdd, (q15_t)0x37e6, (q15_t)0x8cda,
+  (q15_t)0x37e0, (q15_t)0x8cd8, (q15_t)0x37db, (q15_t)0x8cd5, (q15_t)0x37d5, (q15_t)0x8cd2, (q15_t)0x37cf, (q15_t)0x8cd0,
+  (q15_t)0x37ca, (q15_t)0x8ccd, (q15_t)0x37c4, (q15_t)0x8cca, (q15_t)0x37be, (q15_t)0x8cc7, (q15_t)0x37b9, (q15_t)0x8cc5,
+  (q15_t)0x37b3, (q15_t)0x8cc2, (q15_t)0x37ad, (q15_t)0x8cbf, (q15_t)0x37a8, (q15_t)0x8cbc, (q15_t)0x37a2, (q15_t)0x8cba,
+  (q15_t)0x379c, (q15_t)0x8cb7, (q15_t)0x3797, (q15_t)0x8cb4, (q15_t)0x3791, (q15_t)0x8cb1, (q15_t)0x378b, (q15_t)0x8caf,
+  (q15_t)0x3786, (q15_t)0x8cac, (q15_t)0x3780, (q15_t)0x8ca9, (q15_t)0x377a, (q15_t)0x8ca7, (q15_t)0x3775, (q15_t)0x8ca4,
+  (q15_t)0x376f, (q15_t)0x8ca1, (q15_t)0x3769, (q15_t)0x8c9e, (q15_t)0x3764, (q15_t)0x8c9c, (q15_t)0x375e, (q15_t)0x8c99,
+  (q15_t)0x3758, (q15_t)0x8c96, (q15_t)0x3753, (q15_t)0x8c94, (q15_t)0x374d, (q15_t)0x8c91, (q15_t)0x3747, (q15_t)0x8c8e,
+  (q15_t)0x3742, (q15_t)0x8c8b, (q15_t)0x373c, (q15_t)0x8c89, (q15_t)0x3736, (q15_t)0x8c86, (q15_t)0x3731, (q15_t)0x8c83,
+  (q15_t)0x372b, (q15_t)0x8c81, (q15_t)0x3725, (q15_t)0x8c7e, (q15_t)0x3720, (q15_t)0x8c7b, (q15_t)0x371a, (q15_t)0x8c78,
+  (q15_t)0x3714, (q15_t)0x8c76, (q15_t)0x370f, (q15_t)0x8c73, (q15_t)0x3709, (q15_t)0x8c70, (q15_t)0x3703, (q15_t)0x8c6e,
+  (q15_t)0x36fe, (q15_t)0x8c6b, (q15_t)0x36f8, (q15_t)0x8c68, (q15_t)0x36f2, (q15_t)0x8c65, (q15_t)0x36ed, (q15_t)0x8c63,
+  (q15_t)0x36e7, (q15_t)0x8c60, (q15_t)0x36e1, (q15_t)0x8c5d, (q15_t)0x36dc, (q15_t)0x8c5b, (q15_t)0x36d6, (q15_t)0x8c58,
+  (q15_t)0x36d0, (q15_t)0x8c55, (q15_t)0x36cb, (q15_t)0x8c53, (q15_t)0x36c5, (q15_t)0x8c50, (q15_t)0x36bf, (q15_t)0x8c4d,
+  (q15_t)0x36ba, (q15_t)0x8c4b, (q15_t)0x36b4, (q15_t)0x8c48, (q15_t)0x36ae, (q15_t)0x8c45, (q15_t)0x36a9, (q15_t)0x8c43,
+  (q15_t)0x36a3, (q15_t)0x8c40, (q15_t)0x369d, (q15_t)0x8c3d, (q15_t)0x3698, (q15_t)0x8c3a, (q15_t)0x3692, (q15_t)0x8c38,
+  (q15_t)0x368c, (q15_t)0x8c35, (q15_t)0x3686, (q15_t)0x8c32, (q15_t)0x3681, (q15_t)0x8c30, (q15_t)0x367b, (q15_t)0x8c2d,
+  (q15_t)0x3675, (q15_t)0x8c2a, (q15_t)0x3670, (q15_t)0x8c28, (q15_t)0x366a, (q15_t)0x8c25, (q15_t)0x3664, (q15_t)0x8c22,
+  (q15_t)0x365f, (q15_t)0x8c20, (q15_t)0x3659, (q15_t)0x8c1d, (q15_t)0x3653, (q15_t)0x8c1a, (q15_t)0x364e, (q15_t)0x8c18,
+  (q15_t)0x3648, (q15_t)0x8c15, (q15_t)0x3642, (q15_t)0x8c12, (q15_t)0x363d, (q15_t)0x8c10, (q15_t)0x3637, (q15_t)0x8c0d,
+  (q15_t)0x3631, (q15_t)0x8c0a, (q15_t)0x362b, (q15_t)0x8c08, (q15_t)0x3626, (q15_t)0x8c05, (q15_t)0x3620, (q15_t)0x8c02,
+  (q15_t)0x361a, (q15_t)0x8c00, (q15_t)0x3615, (q15_t)0x8bfd, (q15_t)0x360f, (q15_t)0x8bfa, (q15_t)0x3609, (q15_t)0x8bf8,
+  (q15_t)0x3604, (q15_t)0x8bf5, (q15_t)0x35fe, (q15_t)0x8bf3, (q15_t)0x35f8, (q15_t)0x8bf0, (q15_t)0x35f3, (q15_t)0x8bed,
+  (q15_t)0x35ed, (q15_t)0x8beb, (q15_t)0x35e7, (q15_t)0x8be8, (q15_t)0x35e1, (q15_t)0x8be5, (q15_t)0x35dc, (q15_t)0x8be3,
+  (q15_t)0x35d6, (q15_t)0x8be0, (q15_t)0x35d0, (q15_t)0x8bdd, (q15_t)0x35cb, (q15_t)0x8bdb, (q15_t)0x35c5, (q15_t)0x8bd8,
+  (q15_t)0x35bf, (q15_t)0x8bd5, (q15_t)0x35ba, (q15_t)0x8bd3, (q15_t)0x35b4, (q15_t)0x8bd0, (q15_t)0x35ae, (q15_t)0x8bce,
+  (q15_t)0x35a8, (q15_t)0x8bcb, (q15_t)0x35a3, (q15_t)0x8bc8, (q15_t)0x359d, (q15_t)0x8bc6, (q15_t)0x3597, (q15_t)0x8bc3,
+  (q15_t)0x3592, (q15_t)0x8bc0, (q15_t)0x358c, (q15_t)0x8bbe, (q15_t)0x3586, (q15_t)0x8bbb, (q15_t)0x3580, (q15_t)0x8bb8,
+  (q15_t)0x357b, (q15_t)0x8bb6, (q15_t)0x3575, (q15_t)0x8bb3, (q15_t)0x356f, (q15_t)0x8bb1, (q15_t)0x356a, (q15_t)0x8bae,
+  (q15_t)0x3564, (q15_t)0x8bab, (q15_t)0x355e, (q15_t)0x8ba9, (q15_t)0x3558, (q15_t)0x8ba6, (q15_t)0x3553, (q15_t)0x8ba4,
+  (q15_t)0x354d, (q15_t)0x8ba1, (q15_t)0x3547, (q15_t)0x8b9e, (q15_t)0x3542, (q15_t)0x8b9c, (q15_t)0x353c, (q15_t)0x8b99,
+  (q15_t)0x3536, (q15_t)0x8b96, (q15_t)0x3530, (q15_t)0x8b94, (q15_t)0x352b, (q15_t)0x8b91, (q15_t)0x3525, (q15_t)0x8b8f,
+  (q15_t)0x351f, (q15_t)0x8b8c, (q15_t)0x351a, (q15_t)0x8b89, (q15_t)0x3514, (q15_t)0x8b87, (q15_t)0x350e, (q15_t)0x8b84,
+  (q15_t)0x3508, (q15_t)0x8b82, (q15_t)0x3503, (q15_t)0x8b7f, (q15_t)0x34fd, (q15_t)0x8b7c, (q15_t)0x34f7, (q15_t)0x8b7a,
+  (q15_t)0x34f2, (q15_t)0x8b77, (q15_t)0x34ec, (q15_t)0x8b75, (q15_t)0x34e6, (q15_t)0x8b72, (q15_t)0x34e0, (q15_t)0x8b6f,
+  (q15_t)0x34db, (q15_t)0x8b6d, (q15_t)0x34d5, (q15_t)0x8b6a, (q15_t)0x34cf, (q15_t)0x8b68, (q15_t)0x34ca, (q15_t)0x8b65,
+  (q15_t)0x34c4, (q15_t)0x8b62, (q15_t)0x34be, (q15_t)0x8b60, (q15_t)0x34b8, (q15_t)0x8b5d, (q15_t)0x34b3, (q15_t)0x8b5b,
+  (q15_t)0x34ad, (q15_t)0x8b58, (q15_t)0x34a7, (q15_t)0x8b55, (q15_t)0x34a1, (q15_t)0x8b53, (q15_t)0x349c, (q15_t)0x8b50,
+  (q15_t)0x3496, (q15_t)0x8b4e, (q15_t)0x3490, (q15_t)0x8b4b, (q15_t)0x348b, (q15_t)0x8b49, (q15_t)0x3485, (q15_t)0x8b46,
+  (q15_t)0x347f, (q15_t)0x8b43, (q15_t)0x3479, (q15_t)0x8b41, (q15_t)0x3474, (q15_t)0x8b3e, (q15_t)0x346e, (q15_t)0x8b3c,
+  (q15_t)0x3468, (q15_t)0x8b39, (q15_t)0x3462, (q15_t)0x8b37, (q15_t)0x345d, (q15_t)0x8b34, (q15_t)0x3457, (q15_t)0x8b31,
+  (q15_t)0x3451, (q15_t)0x8b2f, (q15_t)0x344b, (q15_t)0x8b2c, (q15_t)0x3446, (q15_t)0x8b2a, (q15_t)0x3440, (q15_t)0x8b27,
+  (q15_t)0x343a, (q15_t)0x8b25, (q15_t)0x3435, (q15_t)0x8b22, (q15_t)0x342f, (q15_t)0x8b1f, (q15_t)0x3429, (q15_t)0x8b1d,
+  (q15_t)0x3423, (q15_t)0x8b1a, (q15_t)0x341e, (q15_t)0x8b18, (q15_t)0x3418, (q15_t)0x8b15, (q15_t)0x3412, (q15_t)0x8b13,
+  (q15_t)0x340c, (q15_t)0x8b10, (q15_t)0x3407, (q15_t)0x8b0e, (q15_t)0x3401, (q15_t)0x8b0b, (q15_t)0x33fb, (q15_t)0x8b08,
+  (q15_t)0x33f5, (q15_t)0x8b06, (q15_t)0x33f0, (q15_t)0x8b03, (q15_t)0x33ea, (q15_t)0x8b01, (q15_t)0x33e4, (q15_t)0x8afe,
+  (q15_t)0x33de, (q15_t)0x8afc, (q15_t)0x33d9, (q15_t)0x8af9, (q15_t)0x33d3, (q15_t)0x8af7, (q15_t)0x33cd, (q15_t)0x8af4,
+  (q15_t)0x33c7, (q15_t)0x8af1, (q15_t)0x33c2, (q15_t)0x8aef, (q15_t)0x33bc, (q15_t)0x8aec, (q15_t)0x33b6, (q15_t)0x8aea,
+  (q15_t)0x33b0, (q15_t)0x8ae7, (q15_t)0x33ab, (q15_t)0x8ae5, (q15_t)0x33a5, (q15_t)0x8ae2, (q15_t)0x339f, (q15_t)0x8ae0,
+  (q15_t)0x3399, (q15_t)0x8add, (q15_t)0x3394, (q15_t)0x8adb, (q15_t)0x338e, (q15_t)0x8ad8, (q15_t)0x3388, (q15_t)0x8ad6,
+  (q15_t)0x3382, (q15_t)0x8ad3, (q15_t)0x337d, (q15_t)0x8ad1, (q15_t)0x3377, (q15_t)0x8ace, (q15_t)0x3371, (q15_t)0x8acb,
+  (q15_t)0x336b, (q15_t)0x8ac9, (q15_t)0x3366, (q15_t)0x8ac6, (q15_t)0x3360, (q15_t)0x8ac4, (q15_t)0x335a, (q15_t)0x8ac1,
+  (q15_t)0x3354, (q15_t)0x8abf, (q15_t)0x334f, (q15_t)0x8abc, (q15_t)0x3349, (q15_t)0x8aba, (q15_t)0x3343, (q15_t)0x8ab7,
+  (q15_t)0x333d, (q15_t)0x8ab5, (q15_t)0x3338, (q15_t)0x8ab2, (q15_t)0x3332, (q15_t)0x8ab0, (q15_t)0x332c, (q15_t)0x8aad,
+  (q15_t)0x3326, (q15_t)0x8aab, (q15_t)0x3321, (q15_t)0x8aa8, (q15_t)0x331b, (q15_t)0x8aa6, (q15_t)0x3315, (q15_t)0x8aa3,
+  (q15_t)0x330f, (q15_t)0x8aa1, (q15_t)0x330a, (q15_t)0x8a9e, (q15_t)0x3304, (q15_t)0x8a9c, (q15_t)0x32fe, (q15_t)0x8a99,
+  (q15_t)0x32f8, (q15_t)0x8a97, (q15_t)0x32f3, (q15_t)0x8a94, (q15_t)0x32ed, (q15_t)0x8a92, (q15_t)0x32e7, (q15_t)0x8a8f,
+  (q15_t)0x32e1, (q15_t)0x8a8d, (q15_t)0x32db, (q15_t)0x8a8a, (q15_t)0x32d6, (q15_t)0x8a88, (q15_t)0x32d0, (q15_t)0x8a85,
+  (q15_t)0x32ca, (q15_t)0x8a83, (q15_t)0x32c4, (q15_t)0x8a80, (q15_t)0x32bf, (q15_t)0x8a7e, (q15_t)0x32b9, (q15_t)0x8a7b,
+  (q15_t)0x32b3, (q15_t)0x8a79, (q15_t)0x32ad, (q15_t)0x8a76, (q15_t)0x32a8, (q15_t)0x8a74, (q15_t)0x32a2, (q15_t)0x8a71,
+  (q15_t)0x329c, (q15_t)0x8a6f, (q15_t)0x3296, (q15_t)0x8a6c, (q15_t)0x3290, (q15_t)0x8a6a, (q15_t)0x328b, (q15_t)0x8a67,
+  (q15_t)0x3285, (q15_t)0x8a65, (q15_t)0x327f, (q15_t)0x8a62, (q15_t)0x3279, (q15_t)0x8a60, (q15_t)0x3274, (q15_t)0x8a5d,
+  (q15_t)0x326e, (q15_t)0x8a5b, (q15_t)0x3268, (q15_t)0x8a59, (q15_t)0x3262, (q15_t)0x8a56, (q15_t)0x325d, (q15_t)0x8a54,
+  (q15_t)0x3257, (q15_t)0x8a51, (q15_t)0x3251, (q15_t)0x8a4f, (q15_t)0x324b, (q15_t)0x8a4c, (q15_t)0x3245, (q15_t)0x8a4a,
+  (q15_t)0x3240, (q15_t)0x8a47, (q15_t)0x323a, (q15_t)0x8a45, (q15_t)0x3234, (q15_t)0x8a42, (q15_t)0x322e, (q15_t)0x8a40,
+  (q15_t)0x3228, (q15_t)0x8a3d, (q15_t)0x3223, (q15_t)0x8a3b, (q15_t)0x321d, (q15_t)0x8a38, (q15_t)0x3217, (q15_t)0x8a36,
+  (q15_t)0x3211, (q15_t)0x8a34, (q15_t)0x320c, (q15_t)0x8a31, (q15_t)0x3206, (q15_t)0x8a2f, (q15_t)0x3200, (q15_t)0x8a2c,
+  (q15_t)0x31fa, (q15_t)0x8a2a, (q15_t)0x31f4, (q15_t)0x8a27, (q15_t)0x31ef, (q15_t)0x8a25, (q15_t)0x31e9, (q15_t)0x8a22,
+  (q15_t)0x31e3, (q15_t)0x8a20, (q15_t)0x31dd, (q15_t)0x8a1d, (q15_t)0x31d8, (q15_t)0x8a1b, (q15_t)0x31d2, (q15_t)0x8a19,
+  (q15_t)0x31cc, (q15_t)0x8a16, (q15_t)0x31c6, (q15_t)0x8a14, (q15_t)0x31c0, (q15_t)0x8a11, (q15_t)0x31bb, (q15_t)0x8a0f,
+  (q15_t)0x31b5, (q15_t)0x8a0c, (q15_t)0x31af, (q15_t)0x8a0a, (q15_t)0x31a9, (q15_t)0x8a07, (q15_t)0x31a3, (q15_t)0x8a05,
+  (q15_t)0x319e, (q15_t)0x8a03, (q15_t)0x3198, (q15_t)0x8a00, (q15_t)0x3192, (q15_t)0x89fe, (q15_t)0x318c, (q15_t)0x89fb,
+  (q15_t)0x3186, (q15_t)0x89f9, (q15_t)0x3181, (q15_t)0x89f6, (q15_t)0x317b, (q15_t)0x89f4, (q15_t)0x3175, (q15_t)0x89f2,
+  (q15_t)0x316f, (q15_t)0x89ef, (q15_t)0x3169, (q15_t)0x89ed, (q15_t)0x3164, (q15_t)0x89ea, (q15_t)0x315e, (q15_t)0x89e8,
+  (q15_t)0x3158, (q15_t)0x89e5, (q15_t)0x3152, (q15_t)0x89e3, (q15_t)0x314c, (q15_t)0x89e1, (q15_t)0x3147, (q15_t)0x89de,
+  (q15_t)0x3141, (q15_t)0x89dc, (q15_t)0x313b, (q15_t)0x89d9, (q15_t)0x3135, (q15_t)0x89d7, (q15_t)0x312f, (q15_t)0x89d5,
+  (q15_t)0x312a, (q15_t)0x89d2, (q15_t)0x3124, (q15_t)0x89d0, (q15_t)0x311e, (q15_t)0x89cd, (q15_t)0x3118, (q15_t)0x89cb,
+  (q15_t)0x3112, (q15_t)0x89c8, (q15_t)0x310d, (q15_t)0x89c6, (q15_t)0x3107, (q15_t)0x89c4, (q15_t)0x3101, (q15_t)0x89c1,
+  (q15_t)0x30fb, (q15_t)0x89bf, (q15_t)0x30f5, (q15_t)0x89bc, (q15_t)0x30f0, (q15_t)0x89ba, (q15_t)0x30ea, (q15_t)0x89b8,
+  (q15_t)0x30e4, (q15_t)0x89b5, (q15_t)0x30de, (q15_t)0x89b3, (q15_t)0x30d8, (q15_t)0x89b0, (q15_t)0x30d3, (q15_t)0x89ae,
+  (q15_t)0x30cd, (q15_t)0x89ac, (q15_t)0x30c7, (q15_t)0x89a9, (q15_t)0x30c1, (q15_t)0x89a7, (q15_t)0x30bb, (q15_t)0x89a4,
+  (q15_t)0x30b6, (q15_t)0x89a2, (q15_t)0x30b0, (q15_t)0x89a0, (q15_t)0x30aa, (q15_t)0x899d, (q15_t)0x30a4, (q15_t)0x899b,
+  (q15_t)0x309e, (q15_t)0x8998, (q15_t)0x3099, (q15_t)0x8996, (q15_t)0x3093, (q15_t)0x8994, (q15_t)0x308d, (q15_t)0x8991,
+  (q15_t)0x3087, (q15_t)0x898f, (q15_t)0x3081, (q15_t)0x898d, (q15_t)0x307b, (q15_t)0x898a, (q15_t)0x3076, (q15_t)0x8988,
+  (q15_t)0x3070, (q15_t)0x8985, (q15_t)0x306a, (q15_t)0x8983, (q15_t)0x3064, (q15_t)0x8981, (q15_t)0x305e, (q15_t)0x897e,
+  (q15_t)0x3059, (q15_t)0x897c, (q15_t)0x3053, (q15_t)0x897a, (q15_t)0x304d, (q15_t)0x8977, (q15_t)0x3047, (q15_t)0x8975,
+  (q15_t)0x3041, (q15_t)0x8972, (q15_t)0x303b, (q15_t)0x8970, (q15_t)0x3036, (q15_t)0x896e, (q15_t)0x3030, (q15_t)0x896b,
+  (q15_t)0x302a, (q15_t)0x8969, (q15_t)0x3024, (q15_t)0x8967, (q15_t)0x301e, (q15_t)0x8964, (q15_t)0x3019, (q15_t)0x8962,
+  (q15_t)0x3013, (q15_t)0x8960, (q15_t)0x300d, (q15_t)0x895d, (q15_t)0x3007, (q15_t)0x895b, (q15_t)0x3001, (q15_t)0x8958,
+  (q15_t)0x2ffb, (q15_t)0x8956, (q15_t)0x2ff6, (q15_t)0x8954, (q15_t)0x2ff0, (q15_t)0x8951, (q15_t)0x2fea, (q15_t)0x894f,
+  (q15_t)0x2fe4, (q15_t)0x894d, (q15_t)0x2fde, (q15_t)0x894a, (q15_t)0x2fd8, (q15_t)0x8948, (q15_t)0x2fd3, (q15_t)0x8946,
+  (q15_t)0x2fcd, (q15_t)0x8943, (q15_t)0x2fc7, (q15_t)0x8941, (q15_t)0x2fc1, (q15_t)0x893f, (q15_t)0x2fbb, (q15_t)0x893c,
+  (q15_t)0x2fb5, (q15_t)0x893a, (q15_t)0x2fb0, (q15_t)0x8938, (q15_t)0x2faa, (q15_t)0x8935, (q15_t)0x2fa4, (q15_t)0x8933,
+  (q15_t)0x2f9e, (q15_t)0x8931, (q15_t)0x2f98, (q15_t)0x892e, (q15_t)0x2f92, (q15_t)0x892c, (q15_t)0x2f8d, (q15_t)0x892a,
+  (q15_t)0x2f87, (q15_t)0x8927, (q15_t)0x2f81, (q15_t)0x8925, (q15_t)0x2f7b, (q15_t)0x8923, (q15_t)0x2f75, (q15_t)0x8920,
+  (q15_t)0x2f6f, (q15_t)0x891e, (q15_t)0x2f6a, (q15_t)0x891c, (q15_t)0x2f64, (q15_t)0x8919, (q15_t)0x2f5e, (q15_t)0x8917,
+  (q15_t)0x2f58, (q15_t)0x8915, (q15_t)0x2f52, (q15_t)0x8912, (q15_t)0x2f4c, (q15_t)0x8910, (q15_t)0x2f47, (q15_t)0x890e,
+  (q15_t)0x2f41, (q15_t)0x890b, (q15_t)0x2f3b, (q15_t)0x8909, (q15_t)0x2f35, (q15_t)0x8907, (q15_t)0x2f2f, (q15_t)0x8904,
+  (q15_t)0x2f29, (q15_t)0x8902, (q15_t)0x2f24, (q15_t)0x8900, (q15_t)0x2f1e, (q15_t)0x88fd, (q15_t)0x2f18, (q15_t)0x88fb,
+  (q15_t)0x2f12, (q15_t)0x88f9, (q15_t)0x2f0c, (q15_t)0x88f6, (q15_t)0x2f06, (q15_t)0x88f4, (q15_t)0x2f01, (q15_t)0x88f2,
+  (q15_t)0x2efb, (q15_t)0x88f0, (q15_t)0x2ef5, (q15_t)0x88ed, (q15_t)0x2eef, (q15_t)0x88eb, (q15_t)0x2ee9, (q15_t)0x88e9,
+  (q15_t)0x2ee3, (q15_t)0x88e6, (q15_t)0x2edd, (q15_t)0x88e4, (q15_t)0x2ed8, (q15_t)0x88e2, (q15_t)0x2ed2, (q15_t)0x88df,
+  (q15_t)0x2ecc, (q15_t)0x88dd, (q15_t)0x2ec6, (q15_t)0x88db, (q15_t)0x2ec0, (q15_t)0x88d9, (q15_t)0x2eba, (q15_t)0x88d6,
+  (q15_t)0x2eb5, (q15_t)0x88d4, (q15_t)0x2eaf, (q15_t)0x88d2, (q15_t)0x2ea9, (q15_t)0x88cf, (q15_t)0x2ea3, (q15_t)0x88cd,
+  (q15_t)0x2e9d, (q15_t)0x88cb, (q15_t)0x2e97, (q15_t)0x88c8, (q15_t)0x2e91, (q15_t)0x88c6, (q15_t)0x2e8c, (q15_t)0x88c4,
+  (q15_t)0x2e86, (q15_t)0x88c2, (q15_t)0x2e80, (q15_t)0x88bf, (q15_t)0x2e7a, (q15_t)0x88bd, (q15_t)0x2e74, (q15_t)0x88bb,
+  (q15_t)0x2e6e, (q15_t)0x88b9, (q15_t)0x2e68, (q15_t)0x88b6, (q15_t)0x2e63, (q15_t)0x88b4, (q15_t)0x2e5d, (q15_t)0x88b2,
+  (q15_t)0x2e57, (q15_t)0x88af, (q15_t)0x2e51, (q15_t)0x88ad, (q15_t)0x2e4b, (q15_t)0x88ab, (q15_t)0x2e45, (q15_t)0x88a9,
+  (q15_t)0x2e3f, (q15_t)0x88a6, (q15_t)0x2e3a, (q15_t)0x88a4, (q15_t)0x2e34, (q15_t)0x88a2, (q15_t)0x2e2e, (q15_t)0x88a0,
+  (q15_t)0x2e28, (q15_t)0x889d, (q15_t)0x2e22, (q15_t)0x889b, (q15_t)0x2e1c, (q15_t)0x8899, (q15_t)0x2e16, (q15_t)0x8896,
+  (q15_t)0x2e11, (q15_t)0x8894, (q15_t)0x2e0b, (q15_t)0x8892, (q15_t)0x2e05, (q15_t)0x8890, (q15_t)0x2dff, (q15_t)0x888d,
+  (q15_t)0x2df9, (q15_t)0x888b, (q15_t)0x2df3, (q15_t)0x8889, (q15_t)0x2ded, (q15_t)0x8887, (q15_t)0x2de7, (q15_t)0x8884,
+  (q15_t)0x2de2, (q15_t)0x8882, (q15_t)0x2ddc, (q15_t)0x8880, (q15_t)0x2dd6, (q15_t)0x887e, (q15_t)0x2dd0, (q15_t)0x887b,
+  (q15_t)0x2dca, (q15_t)0x8879, (q15_t)0x2dc4, (q15_t)0x8877, (q15_t)0x2dbe, (q15_t)0x8875, (q15_t)0x2db9, (q15_t)0x8872,
+  (q15_t)0x2db3, (q15_t)0x8870, (q15_t)0x2dad, (q15_t)0x886e, (q15_t)0x2da7, (q15_t)0x886c, (q15_t)0x2da1, (q15_t)0x8869,
+  (q15_t)0x2d9b, (q15_t)0x8867, (q15_t)0x2d95, (q15_t)0x8865, (q15_t)0x2d8f, (q15_t)0x8863, (q15_t)0x2d8a, (q15_t)0x8860,
+  (q15_t)0x2d84, (q15_t)0x885e, (q15_t)0x2d7e, (q15_t)0x885c, (q15_t)0x2d78, (q15_t)0x885a, (q15_t)0x2d72, (q15_t)0x8858,
+  (q15_t)0x2d6c, (q15_t)0x8855, (q15_t)0x2d66, (q15_t)0x8853, (q15_t)0x2d60, (q15_t)0x8851, (q15_t)0x2d5b, (q15_t)0x884f,
+  (q15_t)0x2d55, (q15_t)0x884c, (q15_t)0x2d4f, (q15_t)0x884a, (q15_t)0x2d49, (q15_t)0x8848, (q15_t)0x2d43, (q15_t)0x8846,
+  (q15_t)0x2d3d, (q15_t)0x8844, (q15_t)0x2d37, (q15_t)0x8841, (q15_t)0x2d31, (q15_t)0x883f, (q15_t)0x2d2c, (q15_t)0x883d,
+  (q15_t)0x2d26, (q15_t)0x883b, (q15_t)0x2d20, (q15_t)0x8838, (q15_t)0x2d1a, (q15_t)0x8836, (q15_t)0x2d14, (q15_t)0x8834,
+  (q15_t)0x2d0e, (q15_t)0x8832, (q15_t)0x2d08, (q15_t)0x8830, (q15_t)0x2d02, (q15_t)0x882d, (q15_t)0x2cfd, (q15_t)0x882b,
+  (q15_t)0x2cf7, (q15_t)0x8829, (q15_t)0x2cf1, (q15_t)0x8827, (q15_t)0x2ceb, (q15_t)0x8825, (q15_t)0x2ce5, (q15_t)0x8822,
+  (q15_t)0x2cdf, (q15_t)0x8820, (q15_t)0x2cd9, (q15_t)0x881e, (q15_t)0x2cd3, (q15_t)0x881c, (q15_t)0x2ccd, (q15_t)0x881a,
+  (q15_t)0x2cc8, (q15_t)0x8817, (q15_t)0x2cc2, (q15_t)0x8815, (q15_t)0x2cbc, (q15_t)0x8813, (q15_t)0x2cb6, (q15_t)0x8811,
+  (q15_t)0x2cb0, (q15_t)0x880f, (q15_t)0x2caa, (q15_t)0x880c, (q15_t)0x2ca4, (q15_t)0x880a, (q15_t)0x2c9e, (q15_t)0x8808,
+  (q15_t)0x2c98, (q15_t)0x8806, (q15_t)0x2c93, (q15_t)0x8804, (q15_t)0x2c8d, (q15_t)0x8801, (q15_t)0x2c87, (q15_t)0x87ff,
+  (q15_t)0x2c81, (q15_t)0x87fd, (q15_t)0x2c7b, (q15_t)0x87fb, (q15_t)0x2c75, (q15_t)0x87f9, (q15_t)0x2c6f, (q15_t)0x87f6,
+  (q15_t)0x2c69, (q15_t)0x87f4, (q15_t)0x2c63, (q15_t)0x87f2, (q15_t)0x2c5e, (q15_t)0x87f0, (q15_t)0x2c58, (q15_t)0x87ee,
+  (q15_t)0x2c52, (q15_t)0x87ec, (q15_t)0x2c4c, (q15_t)0x87e9, (q15_t)0x2c46, (q15_t)0x87e7, (q15_t)0x2c40, (q15_t)0x87e5,
+  (q15_t)0x2c3a, (q15_t)0x87e3, (q15_t)0x2c34, (q15_t)0x87e1, (q15_t)0x2c2e, (q15_t)0x87df, (q15_t)0x2c29, (q15_t)0x87dc,
+  (q15_t)0x2c23, (q15_t)0x87da, (q15_t)0x2c1d, (q15_t)0x87d8, (q15_t)0x2c17, (q15_t)0x87d6, (q15_t)0x2c11, (q15_t)0x87d4,
+  (q15_t)0x2c0b, (q15_t)0x87d2, (q15_t)0x2c05, (q15_t)0x87cf, (q15_t)0x2bff, (q15_t)0x87cd, (q15_t)0x2bf9, (q15_t)0x87cb,
+  (q15_t)0x2bf3, (q15_t)0x87c9, (q15_t)0x2bee, (q15_t)0x87c7, (q15_t)0x2be8, (q15_t)0x87c5, (q15_t)0x2be2, (q15_t)0x87c2,
+  (q15_t)0x2bdc, (q15_t)0x87c0, (q15_t)0x2bd6, (q15_t)0x87be, (q15_t)0x2bd0, (q15_t)0x87bc, (q15_t)0x2bca, (q15_t)0x87ba,
+  (q15_t)0x2bc4, (q15_t)0x87b8, (q15_t)0x2bbe, (q15_t)0x87b6, (q15_t)0x2bb8, (q15_t)0x87b3, (q15_t)0x2bb2, (q15_t)0x87b1,
+  (q15_t)0x2bad, (q15_t)0x87af, (q15_t)0x2ba7, (q15_t)0x87ad, (q15_t)0x2ba1, (q15_t)0x87ab, (q15_t)0x2b9b, (q15_t)0x87a9,
+  (q15_t)0x2b95, (q15_t)0x87a7, (q15_t)0x2b8f, (q15_t)0x87a4, (q15_t)0x2b89, (q15_t)0x87a2, (q15_t)0x2b83, (q15_t)0x87a0,
+  (q15_t)0x2b7d, (q15_t)0x879e, (q15_t)0x2b77, (q15_t)0x879c, (q15_t)0x2b71, (q15_t)0x879a, (q15_t)0x2b6c, (q15_t)0x8798,
+  (q15_t)0x2b66, (q15_t)0x8795, (q15_t)0x2b60, (q15_t)0x8793, (q15_t)0x2b5a, (q15_t)0x8791, (q15_t)0x2b54, (q15_t)0x878f,
+  (q15_t)0x2b4e, (q15_t)0x878d, (q15_t)0x2b48, (q15_t)0x878b, (q15_t)0x2b42, (q15_t)0x8789, (q15_t)0x2b3c, (q15_t)0x8787,
+  (q15_t)0x2b36, (q15_t)0x8784, (q15_t)0x2b30, (q15_t)0x8782, (q15_t)0x2b2b, (q15_t)0x8780, (q15_t)0x2b25, (q15_t)0x877e,
+  (q15_t)0x2b1f, (q15_t)0x877c, (q15_t)0x2b19, (q15_t)0x877a, (q15_t)0x2b13, (q15_t)0x8778, (q15_t)0x2b0d, (q15_t)0x8776,
+  (q15_t)0x2b07, (q15_t)0x8774, (q15_t)0x2b01, (q15_t)0x8771, (q15_t)0x2afb, (q15_t)0x876f, (q15_t)0x2af5, (q15_t)0x876d,
+  (q15_t)0x2aef, (q15_t)0x876b, (q15_t)0x2ae9, (q15_t)0x8769, (q15_t)0x2ae4, (q15_t)0x8767, (q15_t)0x2ade, (q15_t)0x8765,
+  (q15_t)0x2ad8, (q15_t)0x8763, (q15_t)0x2ad2, (q15_t)0x8761, (q15_t)0x2acc, (q15_t)0x875e, (q15_t)0x2ac6, (q15_t)0x875c,
+  (q15_t)0x2ac0, (q15_t)0x875a, (q15_t)0x2aba, (q15_t)0x8758, (q15_t)0x2ab4, (q15_t)0x8756, (q15_t)0x2aae, (q15_t)0x8754,
+  (q15_t)0x2aa8, (q15_t)0x8752, (q15_t)0x2aa2, (q15_t)0x8750, (q15_t)0x2a9c, (q15_t)0x874e, (q15_t)0x2a97, (q15_t)0x874c,
+  (q15_t)0x2a91, (q15_t)0x874a, (q15_t)0x2a8b, (q15_t)0x8747, (q15_t)0x2a85, (q15_t)0x8745, (q15_t)0x2a7f, (q15_t)0x8743,
+  (q15_t)0x2a79, (q15_t)0x8741, (q15_t)0x2a73, (q15_t)0x873f, (q15_t)0x2a6d, (q15_t)0x873d, (q15_t)0x2a67, (q15_t)0x873b,
+  (q15_t)0x2a61, (q15_t)0x8739, (q15_t)0x2a5b, (q15_t)0x8737, (q15_t)0x2a55, (q15_t)0x8735, (q15_t)0x2a4f, (q15_t)0x8733,
+  (q15_t)0x2a49, (q15_t)0x8731, (q15_t)0x2a44, (q15_t)0x872e, (q15_t)0x2a3e, (q15_t)0x872c, (q15_t)0x2a38, (q15_t)0x872a,
+  (q15_t)0x2a32, (q15_t)0x8728, (q15_t)0x2a2c, (q15_t)0x8726, (q15_t)0x2a26, (q15_t)0x8724, (q15_t)0x2a20, (q15_t)0x8722,
+  (q15_t)0x2a1a, (q15_t)0x8720, (q15_t)0x2a14, (q15_t)0x871e, (q15_t)0x2a0e, (q15_t)0x871c, (q15_t)0x2a08, (q15_t)0x871a,
+  (q15_t)0x2a02, (q15_t)0x8718, (q15_t)0x29fc, (q15_t)0x8716, (q15_t)0x29f6, (q15_t)0x8714, (q15_t)0x29f0, (q15_t)0x8712,
+  (q15_t)0x29eb, (q15_t)0x870f, (q15_t)0x29e5, (q15_t)0x870d, (q15_t)0x29df, (q15_t)0x870b, (q15_t)0x29d9, (q15_t)0x8709,
+  (q15_t)0x29d3, (q15_t)0x8707, (q15_t)0x29cd, (q15_t)0x8705, (q15_t)0x29c7, (q15_t)0x8703, (q15_t)0x29c1, (q15_t)0x8701,
+  (q15_t)0x29bb, (q15_t)0x86ff, (q15_t)0x29b5, (q15_t)0x86fd, (q15_t)0x29af, (q15_t)0x86fb, (q15_t)0x29a9, (q15_t)0x86f9,
+  (q15_t)0x29a3, (q15_t)0x86f7, (q15_t)0x299d, (q15_t)0x86f5, (q15_t)0x2997, (q15_t)0x86f3, (q15_t)0x2991, (q15_t)0x86f1,
+  (q15_t)0x298b, (q15_t)0x86ef, (q15_t)0x2986, (q15_t)0x86ed, (q15_t)0x2980, (q15_t)0x86eb, (q15_t)0x297a, (q15_t)0x86e9,
+  (q15_t)0x2974, (q15_t)0x86e7, (q15_t)0x296e, (q15_t)0x86e4, (q15_t)0x2968, (q15_t)0x86e2, (q15_t)0x2962, (q15_t)0x86e0,
+  (q15_t)0x295c, (q15_t)0x86de, (q15_t)0x2956, (q15_t)0x86dc, (q15_t)0x2950, (q15_t)0x86da, (q15_t)0x294a, (q15_t)0x86d8,
+  (q15_t)0x2944, (q15_t)0x86d6, (q15_t)0x293e, (q15_t)0x86d4, (q15_t)0x2938, (q15_t)0x86d2, (q15_t)0x2932, (q15_t)0x86d0,
+  (q15_t)0x292c, (q15_t)0x86ce, (q15_t)0x2926, (q15_t)0x86cc, (q15_t)0x2920, (q15_t)0x86ca, (q15_t)0x291b, (q15_t)0x86c8,
+  (q15_t)0x2915, (q15_t)0x86c6, (q15_t)0x290f, (q15_t)0x86c4, (q15_t)0x2909, (q15_t)0x86c2, (q15_t)0x2903, (q15_t)0x86c0,
+  (q15_t)0x28fd, (q15_t)0x86be, (q15_t)0x28f7, (q15_t)0x86bc, (q15_t)0x28f1, (q15_t)0x86ba, (q15_t)0x28eb, (q15_t)0x86b8,
+  (q15_t)0x28e5, (q15_t)0x86b6, (q15_t)0x28df, (q15_t)0x86b4, (q15_t)0x28d9, (q15_t)0x86b2, (q15_t)0x28d3, (q15_t)0x86b0,
+  (q15_t)0x28cd, (q15_t)0x86ae, (q15_t)0x28c7, (q15_t)0x86ac, (q15_t)0x28c1, (q15_t)0x86aa, (q15_t)0x28bb, (q15_t)0x86a8,
+  (q15_t)0x28b5, (q15_t)0x86a6, (q15_t)0x28af, (q15_t)0x86a4, (q15_t)0x28a9, (q15_t)0x86a2, (q15_t)0x28a3, (q15_t)0x86a0,
+  (q15_t)0x289d, (q15_t)0x869e, (q15_t)0x2898, (q15_t)0x869c, (q15_t)0x2892, (q15_t)0x869a, (q15_t)0x288c, (q15_t)0x8698,
+  (q15_t)0x2886, (q15_t)0x8696, (q15_t)0x2880, (q15_t)0x8694, (q15_t)0x287a, (q15_t)0x8692, (q15_t)0x2874, (q15_t)0x8690,
+  (q15_t)0x286e, (q15_t)0x868e, (q15_t)0x2868, (q15_t)0x868c, (q15_t)0x2862, (q15_t)0x868a, (q15_t)0x285c, (q15_t)0x8688,
+  (q15_t)0x2856, (q15_t)0x8686, (q15_t)0x2850, (q15_t)0x8684, (q15_t)0x284a, (q15_t)0x8682, (q15_t)0x2844, (q15_t)0x8680,
+  (q15_t)0x283e, (q15_t)0x867e, (q15_t)0x2838, (q15_t)0x867c, (q15_t)0x2832, (q15_t)0x867a, (q15_t)0x282c, (q15_t)0x8678,
+  (q15_t)0x2826, (q15_t)0x8676, (q15_t)0x2820, (q15_t)0x8674, (q15_t)0x281a, (q15_t)0x8672, (q15_t)0x2814, (q15_t)0x8670,
+  (q15_t)0x280e, (q15_t)0x866e, (q15_t)0x2808, (q15_t)0x866d, (q15_t)0x2802, (q15_t)0x866b, (q15_t)0x27fc, (q15_t)0x8669,
+  (q15_t)0x27f6, (q15_t)0x8667, (q15_t)0x27f1, (q15_t)0x8665, (q15_t)0x27eb, (q15_t)0x8663, (q15_t)0x27e5, (q15_t)0x8661,
+  (q15_t)0x27df, (q15_t)0x865f, (q15_t)0x27d9, (q15_t)0x865d, (q15_t)0x27d3, (q15_t)0x865b, (q15_t)0x27cd, (q15_t)0x8659,
+  (q15_t)0x27c7, (q15_t)0x8657, (q15_t)0x27c1, (q15_t)0x8655, (q15_t)0x27bb, (q15_t)0x8653, (q15_t)0x27b5, (q15_t)0x8651,
+  (q15_t)0x27af, (q15_t)0x864f, (q15_t)0x27a9, (q15_t)0x864d, (q15_t)0x27a3, (q15_t)0x864b, (q15_t)0x279d, (q15_t)0x8649,
+  (q15_t)0x2797, (q15_t)0x8647, (q15_t)0x2791, (q15_t)0x8645, (q15_t)0x278b, (q15_t)0x8644, (q15_t)0x2785, (q15_t)0x8642,
+  (q15_t)0x277f, (q15_t)0x8640, (q15_t)0x2779, (q15_t)0x863e, (q15_t)0x2773, (q15_t)0x863c, (q15_t)0x276d, (q15_t)0x863a,
+  (q15_t)0x2767, (q15_t)0x8638, (q15_t)0x2761, (q15_t)0x8636, (q15_t)0x275b, (q15_t)0x8634, (q15_t)0x2755, (q15_t)0x8632,
+  (q15_t)0x274f, (q15_t)0x8630, (q15_t)0x2749, (q15_t)0x862e, (q15_t)0x2743, (q15_t)0x862c, (q15_t)0x273d, (q15_t)0x862a,
+  (q15_t)0x2737, (q15_t)0x8628, (q15_t)0x2731, (q15_t)0x8627, (q15_t)0x272b, (q15_t)0x8625, (q15_t)0x2725, (q15_t)0x8623,
+  (q15_t)0x271f, (q15_t)0x8621, (q15_t)0x2719, (q15_t)0x861f, (q15_t)0x2713, (q15_t)0x861d, (q15_t)0x270d, (q15_t)0x861b,
+  (q15_t)0x2707, (q15_t)0x8619, (q15_t)0x2701, (q15_t)0x8617, (q15_t)0x26fb, (q15_t)0x8615, (q15_t)0x26f5, (q15_t)0x8613,
+  (q15_t)0x26ef, (q15_t)0x8611, (q15_t)0x26e9, (q15_t)0x8610, (q15_t)0x26e4, (q15_t)0x860e, (q15_t)0x26de, (q15_t)0x860c,
+  (q15_t)0x26d8, (q15_t)0x860a, (q15_t)0x26d2, (q15_t)0x8608, (q15_t)0x26cc, (q15_t)0x8606, (q15_t)0x26c6, (q15_t)0x8604,
+  (q15_t)0x26c0, (q15_t)0x8602, (q15_t)0x26ba, (q15_t)0x8600, (q15_t)0x26b4, (q15_t)0x85fe, (q15_t)0x26ae, (q15_t)0x85fc,
+  (q15_t)0x26a8, (q15_t)0x85fb, (q15_t)0x26a2, (q15_t)0x85f9, (q15_t)0x269c, (q15_t)0x85f7, (q15_t)0x2696, (q15_t)0x85f5,
+  (q15_t)0x2690, (q15_t)0x85f3, (q15_t)0x268a, (q15_t)0x85f1, (q15_t)0x2684, (q15_t)0x85ef, (q15_t)0x267e, (q15_t)0x85ed,
+  (q15_t)0x2678, (q15_t)0x85eb, (q15_t)0x2672, (q15_t)0x85ea, (q15_t)0x266c, (q15_t)0x85e8, (q15_t)0x2666, (q15_t)0x85e6,
+  (q15_t)0x2660, (q15_t)0x85e4, (q15_t)0x265a, (q15_t)0x85e2, (q15_t)0x2654, (q15_t)0x85e0, (q15_t)0x264e, (q15_t)0x85de,
+  (q15_t)0x2648, (q15_t)0x85dc, (q15_t)0x2642, (q15_t)0x85da, (q15_t)0x263c, (q15_t)0x85d9, (q15_t)0x2636, (q15_t)0x85d7,
+  (q15_t)0x2630, (q15_t)0x85d5, (q15_t)0x262a, (q15_t)0x85d3, (q15_t)0x2624, (q15_t)0x85d1, (q15_t)0x261e, (q15_t)0x85cf,
+  (q15_t)0x2618, (q15_t)0x85cd, (q15_t)0x2612, (q15_t)0x85cb, (q15_t)0x260c, (q15_t)0x85ca, (q15_t)0x2606, (q15_t)0x85c8,
+  (q15_t)0x2600, (q15_t)0x85c6, (q15_t)0x25fa, (q15_t)0x85c4, (q15_t)0x25f4, (q15_t)0x85c2, (q15_t)0x25ee, (q15_t)0x85c0,
+  (q15_t)0x25e8, (q15_t)0x85be, (q15_t)0x25e2, (q15_t)0x85bd, (q15_t)0x25dc, (q15_t)0x85bb, (q15_t)0x25d6, (q15_t)0x85b9,
+  (q15_t)0x25d0, (q15_t)0x85b7, (q15_t)0x25ca, (q15_t)0x85b5, (q15_t)0x25c4, (q15_t)0x85b3, (q15_t)0x25be, (q15_t)0x85b1,
+  (q15_t)0x25b8, (q15_t)0x85b0, (q15_t)0x25b2, (q15_t)0x85ae, (q15_t)0x25ac, (q15_t)0x85ac, (q15_t)0x25a6, (q15_t)0x85aa,
+  (q15_t)0x25a0, (q15_t)0x85a8, (q15_t)0x259a, (q15_t)0x85a6, (q15_t)0x2594, (q15_t)0x85a4, (q15_t)0x258e, (q15_t)0x85a3,
+  (q15_t)0x2588, (q15_t)0x85a1, (q15_t)0x2582, (q15_t)0x859f, (q15_t)0x257c, (q15_t)0x859d, (q15_t)0x2576, (q15_t)0x859b,
+  (q15_t)0x2570, (q15_t)0x8599, (q15_t)0x256a, (q15_t)0x8598, (q15_t)0x2564, (q15_t)0x8596, (q15_t)0x255e, (q15_t)0x8594,
+  (q15_t)0x2558, (q15_t)0x8592, (q15_t)0x2552, (q15_t)0x8590, (q15_t)0x254c, (q15_t)0x858e, (q15_t)0x2546, (q15_t)0x858d,
+  (q15_t)0x2540, (q15_t)0x858b, (q15_t)0x253a, (q15_t)0x8589, (q15_t)0x2534, (q15_t)0x8587, (q15_t)0x252e, (q15_t)0x8585,
+  (q15_t)0x2528, (q15_t)0x8583, (q15_t)0x2522, (q15_t)0x8582, (q15_t)0x251c, (q15_t)0x8580, (q15_t)0x2516, (q15_t)0x857e,
+  (q15_t)0x250f, (q15_t)0x857c, (q15_t)0x2509, (q15_t)0x857a, (q15_t)0x2503, (q15_t)0x8579, (q15_t)0x24fd, (q15_t)0x8577,
+  (q15_t)0x24f7, (q15_t)0x8575, (q15_t)0x24f1, (q15_t)0x8573, (q15_t)0x24eb, (q15_t)0x8571, (q15_t)0x24e5, (q15_t)0x856f,
+  (q15_t)0x24df, (q15_t)0x856e, (q15_t)0x24d9, (q15_t)0x856c, (q15_t)0x24d3, (q15_t)0x856a, (q15_t)0x24cd, (q15_t)0x8568,
+  (q15_t)0x24c7, (q15_t)0x8566, (q15_t)0x24c1, (q15_t)0x8565, (q15_t)0x24bb, (q15_t)0x8563, (q15_t)0x24b5, (q15_t)0x8561,
+  (q15_t)0x24af, (q15_t)0x855f, (q15_t)0x24a9, (q15_t)0x855d, (q15_t)0x24a3, (q15_t)0x855c, (q15_t)0x249d, (q15_t)0x855a,
+  (q15_t)0x2497, (q15_t)0x8558, (q15_t)0x2491, (q15_t)0x8556, (q15_t)0x248b, (q15_t)0x8554, (q15_t)0x2485, (q15_t)0x8553,
+  (q15_t)0x247f, (q15_t)0x8551, (q15_t)0x2479, (q15_t)0x854f, (q15_t)0x2473, (q15_t)0x854d, (q15_t)0x246d, (q15_t)0x854b,
+  (q15_t)0x2467, (q15_t)0x854a, (q15_t)0x2461, (q15_t)0x8548, (q15_t)0x245b, (q15_t)0x8546, (q15_t)0x2455, (q15_t)0x8544,
+  (q15_t)0x244f, (q15_t)0x8543, (q15_t)0x2449, (q15_t)0x8541, (q15_t)0x2443, (q15_t)0x853f, (q15_t)0x243d, (q15_t)0x853d,
+  (q15_t)0x2437, (q15_t)0x853b, (q15_t)0x2431, (q15_t)0x853a, (q15_t)0x242b, (q15_t)0x8538, (q15_t)0x2425, (q15_t)0x8536,
+  (q15_t)0x241f, (q15_t)0x8534, (q15_t)0x2419, (q15_t)0x8533, (q15_t)0x2413, (q15_t)0x8531, (q15_t)0x240d, (q15_t)0x852f,
+  (q15_t)0x2407, (q15_t)0x852d, (q15_t)0x2401, (q15_t)0x852b, (q15_t)0x23fa, (q15_t)0x852a, (q15_t)0x23f4, (q15_t)0x8528,
+  (q15_t)0x23ee, (q15_t)0x8526, (q15_t)0x23e8, (q15_t)0x8524, (q15_t)0x23e2, (q15_t)0x8523, (q15_t)0x23dc, (q15_t)0x8521,
+  (q15_t)0x23d6, (q15_t)0x851f, (q15_t)0x23d0, (q15_t)0x851d, (q15_t)0x23ca, (q15_t)0x851c, (q15_t)0x23c4, (q15_t)0x851a,
+  (q15_t)0x23be, (q15_t)0x8518, (q15_t)0x23b8, (q15_t)0x8516, (q15_t)0x23b2, (q15_t)0x8515, (q15_t)0x23ac, (q15_t)0x8513,
+  (q15_t)0x23a6, (q15_t)0x8511, (q15_t)0x23a0, (q15_t)0x850f, (q15_t)0x239a, (q15_t)0x850e, (q15_t)0x2394, (q15_t)0x850c,
+  (q15_t)0x238e, (q15_t)0x850a, (q15_t)0x2388, (q15_t)0x8508, (q15_t)0x2382, (q15_t)0x8507, (q15_t)0x237c, (q15_t)0x8505,
+  (q15_t)0x2376, (q15_t)0x8503, (q15_t)0x2370, (q15_t)0x8501, (q15_t)0x236a, (q15_t)0x8500, (q15_t)0x2364, (q15_t)0x84fe,
+  (q15_t)0x235e, (q15_t)0x84fc, (q15_t)0x2358, (q15_t)0x84fa, (q15_t)0x2352, (q15_t)0x84f9, (q15_t)0x234b, (q15_t)0x84f7,
+  (q15_t)0x2345, (q15_t)0x84f5, (q15_t)0x233f, (q15_t)0x84f4, (q15_t)0x2339, (q15_t)0x84f2, (q15_t)0x2333, (q15_t)0x84f0,
+  (q15_t)0x232d, (q15_t)0x84ee, (q15_t)0x2327, (q15_t)0x84ed, (q15_t)0x2321, (q15_t)0x84eb, (q15_t)0x231b, (q15_t)0x84e9,
+  (q15_t)0x2315, (q15_t)0x84e7, (q15_t)0x230f, (q15_t)0x84e6, (q15_t)0x2309, (q15_t)0x84e4, (q15_t)0x2303, (q15_t)0x84e2,
+  (q15_t)0x22fd, (q15_t)0x84e1, (q15_t)0x22f7, (q15_t)0x84df, (q15_t)0x22f1, (q15_t)0x84dd, (q15_t)0x22eb, (q15_t)0x84db,
+  (q15_t)0x22e5, (q15_t)0x84da, (q15_t)0x22df, (q15_t)0x84d8, (q15_t)0x22d9, (q15_t)0x84d6, (q15_t)0x22d3, (q15_t)0x84d5,
+  (q15_t)0x22cd, (q15_t)0x84d3, (q15_t)0x22c7, (q15_t)0x84d1, (q15_t)0x22c0, (q15_t)0x84cf, (q15_t)0x22ba, (q15_t)0x84ce,
+  (q15_t)0x22b4, (q15_t)0x84cc, (q15_t)0x22ae, (q15_t)0x84ca, (q15_t)0x22a8, (q15_t)0x84c9, (q15_t)0x22a2, (q15_t)0x84c7,
+  (q15_t)0x229c, (q15_t)0x84c5, (q15_t)0x2296, (q15_t)0x84c4, (q15_t)0x2290, (q15_t)0x84c2, (q15_t)0x228a, (q15_t)0x84c0,
+  (q15_t)0x2284, (q15_t)0x84be, (q15_t)0x227e, (q15_t)0x84bd, (q15_t)0x2278, (q15_t)0x84bb, (q15_t)0x2272, (q15_t)0x84b9,
+  (q15_t)0x226c, (q15_t)0x84b8, (q15_t)0x2266, (q15_t)0x84b6, (q15_t)0x2260, (q15_t)0x84b4, (q15_t)0x225a, (q15_t)0x84b3,
+  (q15_t)0x2254, (q15_t)0x84b1, (q15_t)0x224e, (q15_t)0x84af, (q15_t)0x2247, (q15_t)0x84ae, (q15_t)0x2241, (q15_t)0x84ac,
+  (q15_t)0x223b, (q15_t)0x84aa, (q15_t)0x2235, (q15_t)0x84a9, (q15_t)0x222f, (q15_t)0x84a7, (q15_t)0x2229, (q15_t)0x84a5,
+  (q15_t)0x2223, (q15_t)0x84a3, (q15_t)0x221d, (q15_t)0x84a2, (q15_t)0x2217, (q15_t)0x84a0, (q15_t)0x2211, (q15_t)0x849e,
+  (q15_t)0x220b, (q15_t)0x849d, (q15_t)0x2205, (q15_t)0x849b, (q15_t)0x21ff, (q15_t)0x8499, (q15_t)0x21f9, (q15_t)0x8498,
+  (q15_t)0x21f3, (q15_t)0x8496, (q15_t)0x21ed, (q15_t)0x8494, (q15_t)0x21e7, (q15_t)0x8493, (q15_t)0x21e1, (q15_t)0x8491,
+  (q15_t)0x21da, (q15_t)0x848f, (q15_t)0x21d4, (q15_t)0x848e, (q15_t)0x21ce, (q15_t)0x848c, (q15_t)0x21c8, (q15_t)0x848a,
+  (q15_t)0x21c2, (q15_t)0x8489, (q15_t)0x21bc, (q15_t)0x8487, (q15_t)0x21b6, (q15_t)0x8486, (q15_t)0x21b0, (q15_t)0x8484,
+  (q15_t)0x21aa, (q15_t)0x8482, (q15_t)0x21a4, (q15_t)0x8481, (q15_t)0x219e, (q15_t)0x847f, (q15_t)0x2198, (q15_t)0x847d,
+  (q15_t)0x2192, (q15_t)0x847c, (q15_t)0x218c, (q15_t)0x847a, (q15_t)0x2186, (q15_t)0x8478, (q15_t)0x2180, (q15_t)0x8477,
+  (q15_t)0x2179, (q15_t)0x8475, (q15_t)0x2173, (q15_t)0x8473, (q15_t)0x216d, (q15_t)0x8472, (q15_t)0x2167, (q15_t)0x8470,
+  (q15_t)0x2161, (q15_t)0x846e, (q15_t)0x215b, (q15_t)0x846d, (q15_t)0x2155, (q15_t)0x846b, (q15_t)0x214f, (q15_t)0x846a,
+  (q15_t)0x2149, (q15_t)0x8468, (q15_t)0x2143, (q15_t)0x8466, (q15_t)0x213d, (q15_t)0x8465, (q15_t)0x2137, (q15_t)0x8463,
+  (q15_t)0x2131, (q15_t)0x8461, (q15_t)0x212b, (q15_t)0x8460, (q15_t)0x2125, (q15_t)0x845e, (q15_t)0x211e, (q15_t)0x845d,
+  (q15_t)0x2118, (q15_t)0x845b, (q15_t)0x2112, (q15_t)0x8459, (q15_t)0x210c, (q15_t)0x8458, (q15_t)0x2106, (q15_t)0x8456,
+  (q15_t)0x2100, (q15_t)0x8454, (q15_t)0x20fa, (q15_t)0x8453, (q15_t)0x20f4, (q15_t)0x8451, (q15_t)0x20ee, (q15_t)0x8450,
+  (q15_t)0x20e8, (q15_t)0x844e, (q15_t)0x20e2, (q15_t)0x844c, (q15_t)0x20dc, (q15_t)0x844b, (q15_t)0x20d6, (q15_t)0x8449,
+  (q15_t)0x20d0, (q15_t)0x8447, (q15_t)0x20c9, (q15_t)0x8446, (q15_t)0x20c3, (q15_t)0x8444, (q15_t)0x20bd, (q15_t)0x8443,
+  (q15_t)0x20b7, (q15_t)0x8441, (q15_t)0x20b1, (q15_t)0x843f, (q15_t)0x20ab, (q15_t)0x843e, (q15_t)0x20a5, (q15_t)0x843c,
+  (q15_t)0x209f, (q15_t)0x843b, (q15_t)0x2099, (q15_t)0x8439, (q15_t)0x2093, (q15_t)0x8437, (q15_t)0x208d, (q15_t)0x8436,
+  (q15_t)0x2087, (q15_t)0x8434, (q15_t)0x2081, (q15_t)0x8433, (q15_t)0x207a, (q15_t)0x8431, (q15_t)0x2074, (q15_t)0x842f,
+  (q15_t)0x206e, (q15_t)0x842e, (q15_t)0x2068, (q15_t)0x842c, (q15_t)0x2062, (q15_t)0x842b, (q15_t)0x205c, (q15_t)0x8429,
+  (q15_t)0x2056, (q15_t)0x8427, (q15_t)0x2050, (q15_t)0x8426, (q15_t)0x204a, (q15_t)0x8424, (q15_t)0x2044, (q15_t)0x8423,
+  (q15_t)0x203e, (q15_t)0x8421, (q15_t)0x2038, (q15_t)0x8420, (q15_t)0x2032, (q15_t)0x841e, (q15_t)0x202b, (q15_t)0x841c,
+  (q15_t)0x2025, (q15_t)0x841b, (q15_t)0x201f, (q15_t)0x8419, (q15_t)0x2019, (q15_t)0x8418, (q15_t)0x2013, (q15_t)0x8416,
+  (q15_t)0x200d, (q15_t)0x8415, (q15_t)0x2007, (q15_t)0x8413, (q15_t)0x2001, (q15_t)0x8411, (q15_t)0x1ffb, (q15_t)0x8410,
+  (q15_t)0x1ff5, (q15_t)0x840e, (q15_t)0x1fef, (q15_t)0x840d, (q15_t)0x1fe9, (q15_t)0x840b, (q15_t)0x1fe2, (q15_t)0x840a,
+  (q15_t)0x1fdc, (q15_t)0x8408, (q15_t)0x1fd6, (q15_t)0x8406, (q15_t)0x1fd0, (q15_t)0x8405, (q15_t)0x1fca, (q15_t)0x8403,
+  (q15_t)0x1fc4, (q15_t)0x8402, (q15_t)0x1fbe, (q15_t)0x8400, (q15_t)0x1fb8, (q15_t)0x83ff, (q15_t)0x1fb2, (q15_t)0x83fd,
+  (q15_t)0x1fac, (q15_t)0x83fb, (q15_t)0x1fa6, (q15_t)0x83fa, (q15_t)0x1f9f, (q15_t)0x83f8, (q15_t)0x1f99, (q15_t)0x83f7,
+  (q15_t)0x1f93, (q15_t)0x83f5, (q15_t)0x1f8d, (q15_t)0x83f4, (q15_t)0x1f87, (q15_t)0x83f2, (q15_t)0x1f81, (q15_t)0x83f1,
+  (q15_t)0x1f7b, (q15_t)0x83ef, (q15_t)0x1f75, (q15_t)0x83ee, (q15_t)0x1f6f, (q15_t)0x83ec, (q15_t)0x1f69, (q15_t)0x83ea,
+  (q15_t)0x1f63, (q15_t)0x83e9, (q15_t)0x1f5d, (q15_t)0x83e7, (q15_t)0x1f56, (q15_t)0x83e6, (q15_t)0x1f50, (q15_t)0x83e4,
+  (q15_t)0x1f4a, (q15_t)0x83e3, (q15_t)0x1f44, (q15_t)0x83e1, (q15_t)0x1f3e, (q15_t)0x83e0, (q15_t)0x1f38, (q15_t)0x83de,
+  (q15_t)0x1f32, (q15_t)0x83dd, (q15_t)0x1f2c, (q15_t)0x83db, (q15_t)0x1f26, (q15_t)0x83da, (q15_t)0x1f20, (q15_t)0x83d8,
+  (q15_t)0x1f19, (q15_t)0x83d7, (q15_t)0x1f13, (q15_t)0x83d5, (q15_t)0x1f0d, (q15_t)0x83d3, (q15_t)0x1f07, (q15_t)0x83d2,
+  (q15_t)0x1f01, (q15_t)0x83d0, (q15_t)0x1efb, (q15_t)0x83cf, (q15_t)0x1ef5, (q15_t)0x83cd, (q15_t)0x1eef, (q15_t)0x83cc,
+  (q15_t)0x1ee9, (q15_t)0x83ca, (q15_t)0x1ee3, (q15_t)0x83c9, (q15_t)0x1edd, (q15_t)0x83c7, (q15_t)0x1ed6, (q15_t)0x83c6,
+  (q15_t)0x1ed0, (q15_t)0x83c4, (q15_t)0x1eca, (q15_t)0x83c3, (q15_t)0x1ec4, (q15_t)0x83c1, (q15_t)0x1ebe, (q15_t)0x83c0,
+  (q15_t)0x1eb8, (q15_t)0x83be, (q15_t)0x1eb2, (q15_t)0x83bd, (q15_t)0x1eac, (q15_t)0x83bb, (q15_t)0x1ea6, (q15_t)0x83ba,
+  (q15_t)0x1ea0, (q15_t)0x83b8, (q15_t)0x1e99, (q15_t)0x83b7, (q15_t)0x1e93, (q15_t)0x83b5, (q15_t)0x1e8d, (q15_t)0x83b4,
+  (q15_t)0x1e87, (q15_t)0x83b2, (q15_t)0x1e81, (q15_t)0x83b1, (q15_t)0x1e7b, (q15_t)0x83af, (q15_t)0x1e75, (q15_t)0x83ae,
+  (q15_t)0x1e6f, (q15_t)0x83ac, (q15_t)0x1e69, (q15_t)0x83ab, (q15_t)0x1e62, (q15_t)0x83a9, (q15_t)0x1e5c, (q15_t)0x83a8,
+  (q15_t)0x1e56, (q15_t)0x83a6, (q15_t)0x1e50, (q15_t)0x83a5, (q15_t)0x1e4a, (q15_t)0x83a3, (q15_t)0x1e44, (q15_t)0x83a2,
+  (q15_t)0x1e3e, (q15_t)0x83a0, (q15_t)0x1e38, (q15_t)0x839f, (q15_t)0x1e32, (q15_t)0x839d, (q15_t)0x1e2c, (q15_t)0x839c,
+  (q15_t)0x1e25, (q15_t)0x839a, (q15_t)0x1e1f, (q15_t)0x8399, (q15_t)0x1e19, (q15_t)0x8397, (q15_t)0x1e13, (q15_t)0x8396,
+  (q15_t)0x1e0d, (q15_t)0x8394, (q15_t)0x1e07, (q15_t)0x8393, (q15_t)0x1e01, (q15_t)0x8392, (q15_t)0x1dfb, (q15_t)0x8390,
+  (q15_t)0x1df5, (q15_t)0x838f, (q15_t)0x1dee, (q15_t)0x838d, (q15_t)0x1de8, (q15_t)0x838c, (q15_t)0x1de2, (q15_t)0x838a,
+  (q15_t)0x1ddc, (q15_t)0x8389, (q15_t)0x1dd6, (q15_t)0x8387, (q15_t)0x1dd0, (q15_t)0x8386, (q15_t)0x1dca, (q15_t)0x8384,
+  (q15_t)0x1dc4, (q15_t)0x8383, (q15_t)0x1dbe, (q15_t)0x8381, (q15_t)0x1db7, (q15_t)0x8380, (q15_t)0x1db1, (q15_t)0x837e,
+  (q15_t)0x1dab, (q15_t)0x837d, (q15_t)0x1da5, (q15_t)0x837c, (q15_t)0x1d9f, (q15_t)0x837a, (q15_t)0x1d99, (q15_t)0x8379,
+  (q15_t)0x1d93, (q15_t)0x8377, (q15_t)0x1d8d, (q15_t)0x8376, (q15_t)0x1d87, (q15_t)0x8374, (q15_t)0x1d80, (q15_t)0x8373,
+  (q15_t)0x1d7a, (q15_t)0x8371, (q15_t)0x1d74, (q15_t)0x8370, (q15_t)0x1d6e, (q15_t)0x836f, (q15_t)0x1d68, (q15_t)0x836d,
+  (q15_t)0x1d62, (q15_t)0x836c, (q15_t)0x1d5c, (q15_t)0x836a, (q15_t)0x1d56, (q15_t)0x8369, (q15_t)0x1d50, (q15_t)0x8367,
+  (q15_t)0x1d49, (q15_t)0x8366, (q15_t)0x1d43, (q15_t)0x8364, (q15_t)0x1d3d, (q15_t)0x8363, (q15_t)0x1d37, (q15_t)0x8362,
+  (q15_t)0x1d31, (q15_t)0x8360, (q15_t)0x1d2b, (q15_t)0x835f, (q15_t)0x1d25, (q15_t)0x835d, (q15_t)0x1d1f, (q15_t)0x835c,
+  (q15_t)0x1d18, (q15_t)0x835a, (q15_t)0x1d12, (q15_t)0x8359, (q15_t)0x1d0c, (q15_t)0x8358, (q15_t)0x1d06, (q15_t)0x8356,
+  (q15_t)0x1d00, (q15_t)0x8355, (q15_t)0x1cfa, (q15_t)0x8353, (q15_t)0x1cf4, (q15_t)0x8352, (q15_t)0x1cee, (q15_t)0x8350,
+  (q15_t)0x1ce8, (q15_t)0x834f, (q15_t)0x1ce1, (q15_t)0x834e, (q15_t)0x1cdb, (q15_t)0x834c, (q15_t)0x1cd5, (q15_t)0x834b,
+  (q15_t)0x1ccf, (q15_t)0x8349, (q15_t)0x1cc9, (q15_t)0x8348, (q15_t)0x1cc3, (q15_t)0x8347, (q15_t)0x1cbd, (q15_t)0x8345,
+  (q15_t)0x1cb7, (q15_t)0x8344, (q15_t)0x1cb0, (q15_t)0x8342, (q15_t)0x1caa, (q15_t)0x8341, (q15_t)0x1ca4, (q15_t)0x833f,
+  (q15_t)0x1c9e, (q15_t)0x833e, (q15_t)0x1c98, (q15_t)0x833d, (q15_t)0x1c92, (q15_t)0x833b, (q15_t)0x1c8c, (q15_t)0x833a,
+  (q15_t)0x1c86, (q15_t)0x8338, (q15_t)0x1c7f, (q15_t)0x8337, (q15_t)0x1c79, (q15_t)0x8336, (q15_t)0x1c73, (q15_t)0x8334,
+  (q15_t)0x1c6d, (q15_t)0x8333, (q15_t)0x1c67, (q15_t)0x8331, (q15_t)0x1c61, (q15_t)0x8330, (q15_t)0x1c5b, (q15_t)0x832f,
+  (q15_t)0x1c55, (q15_t)0x832d, (q15_t)0x1c4e, (q15_t)0x832c, (q15_t)0x1c48, (q15_t)0x832b, (q15_t)0x1c42, (q15_t)0x8329,
+  (q15_t)0x1c3c, (q15_t)0x8328, (q15_t)0x1c36, (q15_t)0x8326, (q15_t)0x1c30, (q15_t)0x8325, (q15_t)0x1c2a, (q15_t)0x8324,
+  (q15_t)0x1c24, (q15_t)0x8322, (q15_t)0x1c1d, (q15_t)0x8321, (q15_t)0x1c17, (q15_t)0x831f, (q15_t)0x1c11, (q15_t)0x831e,
+  (q15_t)0x1c0b, (q15_t)0x831d, (q15_t)0x1c05, (q15_t)0x831b, (q15_t)0x1bff, (q15_t)0x831a, (q15_t)0x1bf9, (q15_t)0x8319,
+  (q15_t)0x1bf2, (q15_t)0x8317, (q15_t)0x1bec, (q15_t)0x8316, (q15_t)0x1be6, (q15_t)0x8314, (q15_t)0x1be0, (q15_t)0x8313,
+  (q15_t)0x1bda, (q15_t)0x8312, (q15_t)0x1bd4, (q15_t)0x8310, (q15_t)0x1bce, (q15_t)0x830f, (q15_t)0x1bc8, (q15_t)0x830e,
+  (q15_t)0x1bc1, (q15_t)0x830c, (q15_t)0x1bbb, (q15_t)0x830b, (q15_t)0x1bb5, (q15_t)0x830a, (q15_t)0x1baf, (q15_t)0x8308,
+  (q15_t)0x1ba9, (q15_t)0x8307, (q15_t)0x1ba3, (q15_t)0x8305, (q15_t)0x1b9d, (q15_t)0x8304, (q15_t)0x1b96, (q15_t)0x8303,
+  (q15_t)0x1b90, (q15_t)0x8301, (q15_t)0x1b8a, (q15_t)0x8300, (q15_t)0x1b84, (q15_t)0x82ff, (q15_t)0x1b7e, (q15_t)0x82fd,
+  (q15_t)0x1b78, (q15_t)0x82fc, (q15_t)0x1b72, (q15_t)0x82fb, (q15_t)0x1b6c, (q15_t)0x82f9, (q15_t)0x1b65, (q15_t)0x82f8,
+  (q15_t)0x1b5f, (q15_t)0x82f7, (q15_t)0x1b59, (q15_t)0x82f5, (q15_t)0x1b53, (q15_t)0x82f4, (q15_t)0x1b4d, (q15_t)0x82f3,
+  (q15_t)0x1b47, (q15_t)0x82f1, (q15_t)0x1b41, (q15_t)0x82f0, (q15_t)0x1b3a, (q15_t)0x82ef, (q15_t)0x1b34, (q15_t)0x82ed,
+  (q15_t)0x1b2e, (q15_t)0x82ec, (q15_t)0x1b28, (q15_t)0x82eb, (q15_t)0x1b22, (q15_t)0x82e9, (q15_t)0x1b1c, (q15_t)0x82e8,
+  (q15_t)0x1b16, (q15_t)0x82e7, (q15_t)0x1b0f, (q15_t)0x82e5, (q15_t)0x1b09, (q15_t)0x82e4, (q15_t)0x1b03, (q15_t)0x82e3,
+  (q15_t)0x1afd, (q15_t)0x82e1, (q15_t)0x1af7, (q15_t)0x82e0, (q15_t)0x1af1, (q15_t)0x82df, (q15_t)0x1aeb, (q15_t)0x82dd,
+  (q15_t)0x1ae4, (q15_t)0x82dc, (q15_t)0x1ade, (q15_t)0x82db, (q15_t)0x1ad8, (q15_t)0x82d9, (q15_t)0x1ad2, (q15_t)0x82d8,
+  (q15_t)0x1acc, (q15_t)0x82d7, (q15_t)0x1ac6, (q15_t)0x82d5, (q15_t)0x1ac0, (q15_t)0x82d4, (q15_t)0x1ab9, (q15_t)0x82d3,
+  (q15_t)0x1ab3, (q15_t)0x82d1, (q15_t)0x1aad, (q15_t)0x82d0, (q15_t)0x1aa7, (q15_t)0x82cf, (q15_t)0x1aa1, (q15_t)0x82ce,
+  (q15_t)0x1a9b, (q15_t)0x82cc, (q15_t)0x1a95, (q15_t)0x82cb, (q15_t)0x1a8e, (q15_t)0x82ca, (q15_t)0x1a88, (q15_t)0x82c8,
+  (q15_t)0x1a82, (q15_t)0x82c7, (q15_t)0x1a7c, (q15_t)0x82c6, (q15_t)0x1a76, (q15_t)0x82c4, (q15_t)0x1a70, (q15_t)0x82c3,
+  (q15_t)0x1a6a, (q15_t)0x82c2, (q15_t)0x1a63, (q15_t)0x82c1, (q15_t)0x1a5d, (q15_t)0x82bf, (q15_t)0x1a57, (q15_t)0x82be,
+  (q15_t)0x1a51, (q15_t)0x82bd, (q15_t)0x1a4b, (q15_t)0x82bb, (q15_t)0x1a45, (q15_t)0x82ba, (q15_t)0x1a3e, (q15_t)0x82b9,
+  (q15_t)0x1a38, (q15_t)0x82b7, (q15_t)0x1a32, (q15_t)0x82b6, (q15_t)0x1a2c, (q15_t)0x82b5, (q15_t)0x1a26, (q15_t)0x82b4,
+  (q15_t)0x1a20, (q15_t)0x82b2, (q15_t)0x1a1a, (q15_t)0x82b1, (q15_t)0x1a13, (q15_t)0x82b0, (q15_t)0x1a0d, (q15_t)0x82ae,
+  (q15_t)0x1a07, (q15_t)0x82ad, (q15_t)0x1a01, (q15_t)0x82ac, (q15_t)0x19fb, (q15_t)0x82ab, (q15_t)0x19f5, (q15_t)0x82a9,
+  (q15_t)0x19ef, (q15_t)0x82a8, (q15_t)0x19e8, (q15_t)0x82a7, (q15_t)0x19e2, (q15_t)0x82a6, (q15_t)0x19dc, (q15_t)0x82a4,
+  (q15_t)0x19d6, (q15_t)0x82a3, (q15_t)0x19d0, (q15_t)0x82a2, (q15_t)0x19ca, (q15_t)0x82a0, (q15_t)0x19c3, (q15_t)0x829f,
+  (q15_t)0x19bd, (q15_t)0x829e, (q15_t)0x19b7, (q15_t)0x829d, (q15_t)0x19b1, (q15_t)0x829b, (q15_t)0x19ab, (q15_t)0x829a,
+  (q15_t)0x19a5, (q15_t)0x8299, (q15_t)0x199f, (q15_t)0x8298, (q15_t)0x1998, (q15_t)0x8296, (q15_t)0x1992, (q15_t)0x8295,
+  (q15_t)0x198c, (q15_t)0x8294, (q15_t)0x1986, (q15_t)0x8293, (q15_t)0x1980, (q15_t)0x8291, (q15_t)0x197a, (q15_t)0x8290,
+  (q15_t)0x1973, (q15_t)0x828f, (q15_t)0x196d, (q15_t)0x828e, (q15_t)0x1967, (q15_t)0x828c, (q15_t)0x1961, (q15_t)0x828b,
+  (q15_t)0x195b, (q15_t)0x828a, (q15_t)0x1955, (q15_t)0x8289, (q15_t)0x194e, (q15_t)0x8287, (q15_t)0x1948, (q15_t)0x8286,
+  (q15_t)0x1942, (q15_t)0x8285, (q15_t)0x193c, (q15_t)0x8284, (q15_t)0x1936, (q15_t)0x8282, (q15_t)0x1930, (q15_t)0x8281,
+  (q15_t)0x192a, (q15_t)0x8280, (q15_t)0x1923, (q15_t)0x827f, (q15_t)0x191d, (q15_t)0x827e, (q15_t)0x1917, (q15_t)0x827c,
+  (q15_t)0x1911, (q15_t)0x827b, (q15_t)0x190b, (q15_t)0x827a, (q15_t)0x1905, (q15_t)0x8279, (q15_t)0x18fe, (q15_t)0x8277,
+  (q15_t)0x18f8, (q15_t)0x8276, (q15_t)0x18f2, (q15_t)0x8275, (q15_t)0x18ec, (q15_t)0x8274, (q15_t)0x18e6, (q15_t)0x8272,
+  (q15_t)0x18e0, (q15_t)0x8271, (q15_t)0x18d9, (q15_t)0x8270, (q15_t)0x18d3, (q15_t)0x826f, (q15_t)0x18cd, (q15_t)0x826e,
+  (q15_t)0x18c7, (q15_t)0x826c, (q15_t)0x18c1, (q15_t)0x826b, (q15_t)0x18bb, (q15_t)0x826a, (q15_t)0x18b4, (q15_t)0x8269,
+  (q15_t)0x18ae, (q15_t)0x8268, (q15_t)0x18a8, (q15_t)0x8266, (q15_t)0x18a2, (q15_t)0x8265, (q15_t)0x189c, (q15_t)0x8264,
+  (q15_t)0x1896, (q15_t)0x8263, (q15_t)0x188f, (q15_t)0x8261, (q15_t)0x1889, (q15_t)0x8260, (q15_t)0x1883, (q15_t)0x825f,
+  (q15_t)0x187d, (q15_t)0x825e, (q15_t)0x1877, (q15_t)0x825d, (q15_t)0x1871, (q15_t)0x825b, (q15_t)0x186a, (q15_t)0x825a,
+  (q15_t)0x1864, (q15_t)0x8259, (q15_t)0x185e, (q15_t)0x8258, (q15_t)0x1858, (q15_t)0x8257, (q15_t)0x1852, (q15_t)0x8255,
+  (q15_t)0x184c, (q15_t)0x8254, (q15_t)0x1845, (q15_t)0x8253, (q15_t)0x183f, (q15_t)0x8252, (q15_t)0x1839, (q15_t)0x8251,
+  (q15_t)0x1833, (q15_t)0x8250, (q15_t)0x182d, (q15_t)0x824e, (q15_t)0x1827, (q15_t)0x824d, (q15_t)0x1820, (q15_t)0x824c,
+  (q15_t)0x181a, (q15_t)0x824b, (q15_t)0x1814, (q15_t)0x824a, (q15_t)0x180e, (q15_t)0x8248, (q15_t)0x1808, (q15_t)0x8247,
+  (q15_t)0x1802, (q15_t)0x8246, (q15_t)0x17fb, (q15_t)0x8245, (q15_t)0x17f5, (q15_t)0x8244, (q15_t)0x17ef, (q15_t)0x8243,
+  (q15_t)0x17e9, (q15_t)0x8241, (q15_t)0x17e3, (q15_t)0x8240, (q15_t)0x17dd, (q15_t)0x823f, (q15_t)0x17d6, (q15_t)0x823e,
+  (q15_t)0x17d0, (q15_t)0x823d, (q15_t)0x17ca, (q15_t)0x823b, (q15_t)0x17c4, (q15_t)0x823a, (q15_t)0x17be, (q15_t)0x8239,
+  (q15_t)0x17b7, (q15_t)0x8238, (q15_t)0x17b1, (q15_t)0x8237, (q15_t)0x17ab, (q15_t)0x8236, (q15_t)0x17a5, (q15_t)0x8234,
+  (q15_t)0x179f, (q15_t)0x8233, (q15_t)0x1799, (q15_t)0x8232, (q15_t)0x1792, (q15_t)0x8231, (q15_t)0x178c, (q15_t)0x8230,
+  (q15_t)0x1786, (q15_t)0x822f, (q15_t)0x1780, (q15_t)0x822e, (q15_t)0x177a, (q15_t)0x822c, (q15_t)0x1774, (q15_t)0x822b,
+  (q15_t)0x176d, (q15_t)0x822a, (q15_t)0x1767, (q15_t)0x8229, (q15_t)0x1761, (q15_t)0x8228, (q15_t)0x175b, (q15_t)0x8227,
+  (q15_t)0x1755, (q15_t)0x8226, (q15_t)0x174e, (q15_t)0x8224, (q15_t)0x1748, (q15_t)0x8223, (q15_t)0x1742, (q15_t)0x8222,
+  (q15_t)0x173c, (q15_t)0x8221, (q15_t)0x1736, (q15_t)0x8220, (q15_t)0x1730, (q15_t)0x821f, (q15_t)0x1729, (q15_t)0x821e,
+  (q15_t)0x1723, (q15_t)0x821c, (q15_t)0x171d, (q15_t)0x821b, (q15_t)0x1717, (q15_t)0x821a, (q15_t)0x1711, (q15_t)0x8219,
+  (q15_t)0x170a, (q15_t)0x8218, (q15_t)0x1704, (q15_t)0x8217, (q15_t)0x16fe, (q15_t)0x8216, (q15_t)0x16f8, (q15_t)0x8214,
+  (q15_t)0x16f2, (q15_t)0x8213, (q15_t)0x16ec, (q15_t)0x8212, (q15_t)0x16e5, (q15_t)0x8211, (q15_t)0x16df, (q15_t)0x8210,
+  (q15_t)0x16d9, (q15_t)0x820f, (q15_t)0x16d3, (q15_t)0x820e, (q15_t)0x16cd, (q15_t)0x820d, (q15_t)0x16c6, (q15_t)0x820b,
+  (q15_t)0x16c0, (q15_t)0x820a, (q15_t)0x16ba, (q15_t)0x8209, (q15_t)0x16b4, (q15_t)0x8208, (q15_t)0x16ae, (q15_t)0x8207,
+  (q15_t)0x16a8, (q15_t)0x8206, (q15_t)0x16a1, (q15_t)0x8205, (q15_t)0x169b, (q15_t)0x8204, (q15_t)0x1695, (q15_t)0x8203,
+  (q15_t)0x168f, (q15_t)0x8201, (q15_t)0x1689, (q15_t)0x8200, (q15_t)0x1682, (q15_t)0x81ff, (q15_t)0x167c, (q15_t)0x81fe,
+  (q15_t)0x1676, (q15_t)0x81fd, (q15_t)0x1670, (q15_t)0x81fc, (q15_t)0x166a, (q15_t)0x81fb, (q15_t)0x1664, (q15_t)0x81fa,
+  (q15_t)0x165d, (q15_t)0x81f9, (q15_t)0x1657, (q15_t)0x81f8, (q15_t)0x1651, (q15_t)0x81f6, (q15_t)0x164b, (q15_t)0x81f5,
+  (q15_t)0x1645, (q15_t)0x81f4, (q15_t)0x163e, (q15_t)0x81f3, (q15_t)0x1638, (q15_t)0x81f2, (q15_t)0x1632, (q15_t)0x81f1,
+  (q15_t)0x162c, (q15_t)0x81f0, (q15_t)0x1626, (q15_t)0x81ef, (q15_t)0x161f, (q15_t)0x81ee, (q15_t)0x1619, (q15_t)0x81ed,
+  (q15_t)0x1613, (q15_t)0x81ec, (q15_t)0x160d, (q15_t)0x81ea, (q15_t)0x1607, (q15_t)0x81e9, (q15_t)0x1601, (q15_t)0x81e8,
+  (q15_t)0x15fa, (q15_t)0x81e7, (q15_t)0x15f4, (q15_t)0x81e6, (q15_t)0x15ee, (q15_t)0x81e5, (q15_t)0x15e8, (q15_t)0x81e4,
+  (q15_t)0x15e2, (q15_t)0x81e3, (q15_t)0x15db, (q15_t)0x81e2, (q15_t)0x15d5, (q15_t)0x81e1, (q15_t)0x15cf, (q15_t)0x81e0,
+  (q15_t)0x15c9, (q15_t)0x81df, (q15_t)0x15c3, (q15_t)0x81de, (q15_t)0x15bc, (q15_t)0x81dc, (q15_t)0x15b6, (q15_t)0x81db,
+  (q15_t)0x15b0, (q15_t)0x81da, (q15_t)0x15aa, (q15_t)0x81d9, (q15_t)0x15a4, (q15_t)0x81d8, (q15_t)0x159d, (q15_t)0x81d7,
+  (q15_t)0x1597, (q15_t)0x81d6, (q15_t)0x1591, (q15_t)0x81d5, (q15_t)0x158b, (q15_t)0x81d4, (q15_t)0x1585, (q15_t)0x81d3,
+  (q15_t)0x157f, (q15_t)0x81d2, (q15_t)0x1578, (q15_t)0x81d1, (q15_t)0x1572, (q15_t)0x81d0, (q15_t)0x156c, (q15_t)0x81cf,
+  (q15_t)0x1566, (q15_t)0x81ce, (q15_t)0x1560, (q15_t)0x81cd, (q15_t)0x1559, (q15_t)0x81cc, (q15_t)0x1553, (q15_t)0x81cb,
+  (q15_t)0x154d, (q15_t)0x81c9, (q15_t)0x1547, (q15_t)0x81c8, (q15_t)0x1541, (q15_t)0x81c7, (q15_t)0x153a, (q15_t)0x81c6,
+  (q15_t)0x1534, (q15_t)0x81c5, (q15_t)0x152e, (q15_t)0x81c4, (q15_t)0x1528, (q15_t)0x81c3, (q15_t)0x1522, (q15_t)0x81c2,
+  (q15_t)0x151b, (q15_t)0x81c1, (q15_t)0x1515, (q15_t)0x81c0, (q15_t)0x150f, (q15_t)0x81bf, (q15_t)0x1509, (q15_t)0x81be,
+  (q15_t)0x1503, (q15_t)0x81bd, (q15_t)0x14fc, (q15_t)0x81bc, (q15_t)0x14f6, (q15_t)0x81bb, (q15_t)0x14f0, (q15_t)0x81ba,
+  (q15_t)0x14ea, (q15_t)0x81b9, (q15_t)0x14e4, (q15_t)0x81b8, (q15_t)0x14dd, (q15_t)0x81b7, (q15_t)0x14d7, (q15_t)0x81b6,
+  (q15_t)0x14d1, (q15_t)0x81b5, (q15_t)0x14cb, (q15_t)0x81b4, (q15_t)0x14c5, (q15_t)0x81b3, (q15_t)0x14be, (q15_t)0x81b2,
+  (q15_t)0x14b8, (q15_t)0x81b1, (q15_t)0x14b2, (q15_t)0x81b0, (q15_t)0x14ac, (q15_t)0x81af, (q15_t)0x14a6, (q15_t)0x81ae,
+  (q15_t)0x149f, (q15_t)0x81ad, (q15_t)0x1499, (q15_t)0x81ac, (q15_t)0x1493, (q15_t)0x81ab, (q15_t)0x148d, (q15_t)0x81aa,
+  (q15_t)0x1487, (q15_t)0x81a9, (q15_t)0x1480, (q15_t)0x81a8, (q15_t)0x147a, (q15_t)0x81a7, (q15_t)0x1474, (q15_t)0x81a6,
+  (q15_t)0x146e, (q15_t)0x81a5, (q15_t)0x1468, (q15_t)0x81a4, (q15_t)0x1461, (q15_t)0x81a3, (q15_t)0x145b, (q15_t)0x81a2,
+  (q15_t)0x1455, (q15_t)0x81a1, (q15_t)0x144f, (q15_t)0x81a0, (q15_t)0x1449, (q15_t)0x819f, (q15_t)0x1442, (q15_t)0x819e,
+  (q15_t)0x143c, (q15_t)0x819d, (q15_t)0x1436, (q15_t)0x819c, (q15_t)0x1430, (q15_t)0x819b, (q15_t)0x142a, (q15_t)0x819a,
+  (q15_t)0x1423, (q15_t)0x8199, (q15_t)0x141d, (q15_t)0x8198, (q15_t)0x1417, (q15_t)0x8197, (q15_t)0x1411, (q15_t)0x8196,
+  (q15_t)0x140b, (q15_t)0x8195, (q15_t)0x1404, (q15_t)0x8194, (q15_t)0x13fe, (q15_t)0x8193, (q15_t)0x13f8, (q15_t)0x8192,
+  (q15_t)0x13f2, (q15_t)0x8191, (q15_t)0x13eb, (q15_t)0x8190, (q15_t)0x13e5, (q15_t)0x818f, (q15_t)0x13df, (q15_t)0x818e,
+  (q15_t)0x13d9, (q15_t)0x818d, (q15_t)0x13d3, (q15_t)0x818c, (q15_t)0x13cc, (q15_t)0x818b, (q15_t)0x13c6, (q15_t)0x818a,
+  (q15_t)0x13c0, (q15_t)0x8189, (q15_t)0x13ba, (q15_t)0x8188, (q15_t)0x13b4, (q15_t)0x8187, (q15_t)0x13ad, (q15_t)0x8186,
+  (q15_t)0x13a7, (q15_t)0x8185, (q15_t)0x13a1, (q15_t)0x8184, (q15_t)0x139b, (q15_t)0x8183, (q15_t)0x1395, (q15_t)0x8182,
+  (q15_t)0x138e, (q15_t)0x8181, (q15_t)0x1388, (q15_t)0x8180, (q15_t)0x1382, (q15_t)0x817f, (q15_t)0x137c, (q15_t)0x817e,
+  (q15_t)0x1376, (q15_t)0x817d, (q15_t)0x136f, (q15_t)0x817c, (q15_t)0x1369, (q15_t)0x817c, (q15_t)0x1363, (q15_t)0x817b,
+  (q15_t)0x135d, (q15_t)0x817a, (q15_t)0x1356, (q15_t)0x8179, (q15_t)0x1350, (q15_t)0x8178, (q15_t)0x134a, (q15_t)0x8177,
+  (q15_t)0x1344, (q15_t)0x8176, (q15_t)0x133e, (q15_t)0x8175, (q15_t)0x1337, (q15_t)0x8174, (q15_t)0x1331, (q15_t)0x8173,
+  (q15_t)0x132b, (q15_t)0x8172, (q15_t)0x1325, (q15_t)0x8171, (q15_t)0x131f, (q15_t)0x8170, (q15_t)0x1318, (q15_t)0x816f,
+  (q15_t)0x1312, (q15_t)0x816e, (q15_t)0x130c, (q15_t)0x816d, (q15_t)0x1306, (q15_t)0x816c, (q15_t)0x12ff, (q15_t)0x816c,
+  (q15_t)0x12f9, (q15_t)0x816b, (q15_t)0x12f3, (q15_t)0x816a, (q15_t)0x12ed, (q15_t)0x8169, (q15_t)0x12e7, (q15_t)0x8168,
+  (q15_t)0x12e0, (q15_t)0x8167, (q15_t)0x12da, (q15_t)0x8166, (q15_t)0x12d4, (q15_t)0x8165, (q15_t)0x12ce, (q15_t)0x8164,
+  (q15_t)0x12c8, (q15_t)0x8163, (q15_t)0x12c1, (q15_t)0x8162, (q15_t)0x12bb, (q15_t)0x8161, (q15_t)0x12b5, (q15_t)0x8160,
+  (q15_t)0x12af, (q15_t)0x815f, (q15_t)0x12a8, (q15_t)0x815f, (q15_t)0x12a2, (q15_t)0x815e, (q15_t)0x129c, (q15_t)0x815d,
+  (q15_t)0x1296, (q15_t)0x815c, (q15_t)0x1290, (q15_t)0x815b, (q15_t)0x1289, (q15_t)0x815a, (q15_t)0x1283, (q15_t)0x8159,
+  (q15_t)0x127d, (q15_t)0x8158, (q15_t)0x1277, (q15_t)0x8157, (q15_t)0x1271, (q15_t)0x8156, (q15_t)0x126a, (q15_t)0x8155,
+  (q15_t)0x1264, (q15_t)0x8155, (q15_t)0x125e, (q15_t)0x8154, (q15_t)0x1258, (q15_t)0x8153, (q15_t)0x1251, (q15_t)0x8152,
+  (q15_t)0x124b, (q15_t)0x8151, (q15_t)0x1245, (q15_t)0x8150, (q15_t)0x123f, (q15_t)0x814f, (q15_t)0x1239, (q15_t)0x814e,
+  (q15_t)0x1232, (q15_t)0x814d, (q15_t)0x122c, (q15_t)0x814c, (q15_t)0x1226, (q15_t)0x814c, (q15_t)0x1220, (q15_t)0x814b,
+  (q15_t)0x1219, (q15_t)0x814a, (q15_t)0x1213, (q15_t)0x8149, (q15_t)0x120d, (q15_t)0x8148, (q15_t)0x1207, (q15_t)0x8147,
+  (q15_t)0x1201, (q15_t)0x8146, (q15_t)0x11fa, (q15_t)0x8145, (q15_t)0x11f4, (q15_t)0x8145, (q15_t)0x11ee, (q15_t)0x8144,
+  (q15_t)0x11e8, (q15_t)0x8143, (q15_t)0x11e1, (q15_t)0x8142, (q15_t)0x11db, (q15_t)0x8141, (q15_t)0x11d5, (q15_t)0x8140,
+  (q15_t)0x11cf, (q15_t)0x813f, (q15_t)0x11c9, (q15_t)0x813e, (q15_t)0x11c2, (q15_t)0x813d, (q15_t)0x11bc, (q15_t)0x813d,
+  (q15_t)0x11b6, (q15_t)0x813c, (q15_t)0x11b0, (q15_t)0x813b, (q15_t)0x11a9, (q15_t)0x813a, (q15_t)0x11a3, (q15_t)0x8139,
+  (q15_t)0x119d, (q15_t)0x8138, (q15_t)0x1197, (q15_t)0x8137, (q15_t)0x1191, (q15_t)0x8137, (q15_t)0x118a, (q15_t)0x8136,
+  (q15_t)0x1184, (q15_t)0x8135, (q15_t)0x117e, (q15_t)0x8134, (q15_t)0x1178, (q15_t)0x8133, (q15_t)0x1171, (q15_t)0x8132,
+  (q15_t)0x116b, (q15_t)0x8131, (q15_t)0x1165, (q15_t)0x8131, (q15_t)0x115f, (q15_t)0x8130, (q15_t)0x1159, (q15_t)0x812f,
+  (q15_t)0x1152, (q15_t)0x812e, (q15_t)0x114c, (q15_t)0x812d, (q15_t)0x1146, (q15_t)0x812c, (q15_t)0x1140, (q15_t)0x812b,
+  (q15_t)0x1139, (q15_t)0x812b, (q15_t)0x1133, (q15_t)0x812a, (q15_t)0x112d, (q15_t)0x8129, (q15_t)0x1127, (q15_t)0x8128,
+  (q15_t)0x1121, (q15_t)0x8127, (q15_t)0x111a, (q15_t)0x8126, (q15_t)0x1114, (q15_t)0x8126, (q15_t)0x110e, (q15_t)0x8125,
+  (q15_t)0x1108, (q15_t)0x8124, (q15_t)0x1101, (q15_t)0x8123, (q15_t)0x10fb, (q15_t)0x8122, (q15_t)0x10f5, (q15_t)0x8121,
+  (q15_t)0x10ef, (q15_t)0x8121, (q15_t)0x10e8, (q15_t)0x8120, (q15_t)0x10e2, (q15_t)0x811f, (q15_t)0x10dc, (q15_t)0x811e,
+  (q15_t)0x10d6, (q15_t)0x811d, (q15_t)0x10d0, (q15_t)0x811c, (q15_t)0x10c9, (q15_t)0x811c, (q15_t)0x10c3, (q15_t)0x811b,
+  (q15_t)0x10bd, (q15_t)0x811a, (q15_t)0x10b7, (q15_t)0x8119, (q15_t)0x10b0, (q15_t)0x8118, (q15_t)0x10aa, (q15_t)0x8117,
+  (q15_t)0x10a4, (q15_t)0x8117, (q15_t)0x109e, (q15_t)0x8116, (q15_t)0x1098, (q15_t)0x8115, (q15_t)0x1091, (q15_t)0x8114,
+  (q15_t)0x108b, (q15_t)0x8113, (q15_t)0x1085, (q15_t)0x8113, (q15_t)0x107f, (q15_t)0x8112, (q15_t)0x1078, (q15_t)0x8111,
+  (q15_t)0x1072, (q15_t)0x8110, (q15_t)0x106c, (q15_t)0x810f, (q15_t)0x1066, (q15_t)0x810f, (q15_t)0x105f, (q15_t)0x810e,
+  (q15_t)0x1059, (q15_t)0x810d, (q15_t)0x1053, (q15_t)0x810c, (q15_t)0x104d, (q15_t)0x810b, (q15_t)0x1047, (q15_t)0x810b,
+  (q15_t)0x1040, (q15_t)0x810a, (q15_t)0x103a, (q15_t)0x8109, (q15_t)0x1034, (q15_t)0x8108, (q15_t)0x102e, (q15_t)0x8107,
+  (q15_t)0x1027, (q15_t)0x8107, (q15_t)0x1021, (q15_t)0x8106, (q15_t)0x101b, (q15_t)0x8105, (q15_t)0x1015, (q15_t)0x8104,
+  (q15_t)0x100e, (q15_t)0x8103, (q15_t)0x1008, (q15_t)0x8103, (q15_t)0x1002, (q15_t)0x8102, (q15_t)0xffc, (q15_t)0x8101,
+  (q15_t)0xff5, (q15_t)0x8100, (q15_t)0xfef, (q15_t)0x80ff, (q15_t)0xfe9, (q15_t)0x80ff, (q15_t)0xfe3, (q15_t)0x80fe,
+  (q15_t)0xfdd, (q15_t)0x80fd, (q15_t)0xfd6, (q15_t)0x80fc, (q15_t)0xfd0, (q15_t)0x80fc, (q15_t)0xfca, (q15_t)0x80fb,
+  (q15_t)0xfc4, (q15_t)0x80fa, (q15_t)0xfbd, (q15_t)0x80f9, (q15_t)0xfb7, (q15_t)0x80f8, (q15_t)0xfb1, (q15_t)0x80f8,
+  (q15_t)0xfab, (q15_t)0x80f7, (q15_t)0xfa4, (q15_t)0x80f6, (q15_t)0xf9e, (q15_t)0x80f5, (q15_t)0xf98, (q15_t)0x80f5,
+  (q15_t)0xf92, (q15_t)0x80f4, (q15_t)0xf8b, (q15_t)0x80f3, (q15_t)0xf85, (q15_t)0x80f2, (q15_t)0xf7f, (q15_t)0x80f2,
+  (q15_t)0xf79, (q15_t)0x80f1, (q15_t)0xf73, (q15_t)0x80f0, (q15_t)0xf6c, (q15_t)0x80ef, (q15_t)0xf66, (q15_t)0x80ef,
+  (q15_t)0xf60, (q15_t)0x80ee, (q15_t)0xf5a, (q15_t)0x80ed, (q15_t)0xf53, (q15_t)0x80ec, (q15_t)0xf4d, (q15_t)0x80ec,
+  (q15_t)0xf47, (q15_t)0x80eb, (q15_t)0xf41, (q15_t)0x80ea, (q15_t)0xf3a, (q15_t)0x80e9, (q15_t)0xf34, (q15_t)0x80e9,
+  (q15_t)0xf2e, (q15_t)0x80e8, (q15_t)0xf28, (q15_t)0x80e7, (q15_t)0xf21, (q15_t)0x80e6, (q15_t)0xf1b, (q15_t)0x80e6,
+  (q15_t)0xf15, (q15_t)0x80e5, (q15_t)0xf0f, (q15_t)0x80e4, (q15_t)0xf08, (q15_t)0x80e3, (q15_t)0xf02, (q15_t)0x80e3,
+  (q15_t)0xefc, (q15_t)0x80e2, (q15_t)0xef6, (q15_t)0x80e1, (q15_t)0xef0, (q15_t)0x80e0, (q15_t)0xee9, (q15_t)0x80e0,
+  (q15_t)0xee3, (q15_t)0x80df, (q15_t)0xedd, (q15_t)0x80de, (q15_t)0xed7, (q15_t)0x80dd, (q15_t)0xed0, (q15_t)0x80dd,
+  (q15_t)0xeca, (q15_t)0x80dc, (q15_t)0xec4, (q15_t)0x80db, (q15_t)0xebe, (q15_t)0x80db, (q15_t)0xeb7, (q15_t)0x80da,
+  (q15_t)0xeb1, (q15_t)0x80d9, (q15_t)0xeab, (q15_t)0x80d8, (q15_t)0xea5, (q15_t)0x80d8, (q15_t)0xe9e, (q15_t)0x80d7,
+  (q15_t)0xe98, (q15_t)0x80d6, (q15_t)0xe92, (q15_t)0x80d6, (q15_t)0xe8c, (q15_t)0x80d5, (q15_t)0xe85, (q15_t)0x80d4,
+  (q15_t)0xe7f, (q15_t)0x80d3, (q15_t)0xe79, (q15_t)0x80d3, (q15_t)0xe73, (q15_t)0x80d2, (q15_t)0xe6c, (q15_t)0x80d1,
+  (q15_t)0xe66, (q15_t)0x80d1, (q15_t)0xe60, (q15_t)0x80d0, (q15_t)0xe5a, (q15_t)0x80cf, (q15_t)0xe53, (q15_t)0x80ce,
+  (q15_t)0xe4d, (q15_t)0x80ce, (q15_t)0xe47, (q15_t)0x80cd, (q15_t)0xe41, (q15_t)0x80cc, (q15_t)0xe3a, (q15_t)0x80cc,
+  (q15_t)0xe34, (q15_t)0x80cb, (q15_t)0xe2e, (q15_t)0x80ca, (q15_t)0xe28, (q15_t)0x80ca, (q15_t)0xe22, (q15_t)0x80c9,
+  (q15_t)0xe1b, (q15_t)0x80c8, (q15_t)0xe15, (q15_t)0x80c7, (q15_t)0xe0f, (q15_t)0x80c7, (q15_t)0xe09, (q15_t)0x80c6,
+  (q15_t)0xe02, (q15_t)0x80c5, (q15_t)0xdfc, (q15_t)0x80c5, (q15_t)0xdf6, (q15_t)0x80c4, (q15_t)0xdf0, (q15_t)0x80c3,
+  (q15_t)0xde9, (q15_t)0x80c3, (q15_t)0xde3, (q15_t)0x80c2, (q15_t)0xddd, (q15_t)0x80c1, (q15_t)0xdd7, (q15_t)0x80c1,
+  (q15_t)0xdd0, (q15_t)0x80c0, (q15_t)0xdca, (q15_t)0x80bf, (q15_t)0xdc4, (q15_t)0x80bf, (q15_t)0xdbe, (q15_t)0x80be,
+  (q15_t)0xdb7, (q15_t)0x80bd, (q15_t)0xdb1, (q15_t)0x80bd, (q15_t)0xdab, (q15_t)0x80bc, (q15_t)0xda5, (q15_t)0x80bb,
+  (q15_t)0xd9e, (q15_t)0x80bb, (q15_t)0xd98, (q15_t)0x80ba, (q15_t)0xd92, (q15_t)0x80b9, (q15_t)0xd8c, (q15_t)0x80b9,
+  (q15_t)0xd85, (q15_t)0x80b8, (q15_t)0xd7f, (q15_t)0x80b7, (q15_t)0xd79, (q15_t)0x80b7, (q15_t)0xd73, (q15_t)0x80b6,
+  (q15_t)0xd6c, (q15_t)0x80b5, (q15_t)0xd66, (q15_t)0x80b5, (q15_t)0xd60, (q15_t)0x80b4, (q15_t)0xd5a, (q15_t)0x80b3,
+  (q15_t)0xd53, (q15_t)0x80b3, (q15_t)0xd4d, (q15_t)0x80b2, (q15_t)0xd47, (q15_t)0x80b1, (q15_t)0xd41, (q15_t)0x80b1,
+  (q15_t)0xd3a, (q15_t)0x80b0, (q15_t)0xd34, (q15_t)0x80af, (q15_t)0xd2e, (q15_t)0x80af, (q15_t)0xd28, (q15_t)0x80ae,
+  (q15_t)0xd21, (q15_t)0x80ad, (q15_t)0xd1b, (q15_t)0x80ad, (q15_t)0xd15, (q15_t)0x80ac, (q15_t)0xd0f, (q15_t)0x80ab,
+  (q15_t)0xd08, (q15_t)0x80ab, (q15_t)0xd02, (q15_t)0x80aa, (q15_t)0xcfc, (q15_t)0x80aa, (q15_t)0xcf6, (q15_t)0x80a9,
+  (q15_t)0xcef, (q15_t)0x80a8, (q15_t)0xce9, (q15_t)0x80a8, (q15_t)0xce3, (q15_t)0x80a7, (q15_t)0xcdd, (q15_t)0x80a6,
+  (q15_t)0xcd6, (q15_t)0x80a6, (q15_t)0xcd0, (q15_t)0x80a5, (q15_t)0xcca, (q15_t)0x80a5, (q15_t)0xcc4, (q15_t)0x80a4,
+  (q15_t)0xcbd, (q15_t)0x80a3, (q15_t)0xcb7, (q15_t)0x80a3, (q15_t)0xcb1, (q15_t)0x80a2, (q15_t)0xcab, (q15_t)0x80a1,
+  (q15_t)0xca4, (q15_t)0x80a1, (q15_t)0xc9e, (q15_t)0x80a0, (q15_t)0xc98, (q15_t)0x80a0, (q15_t)0xc92, (q15_t)0x809f,
+  (q15_t)0xc8b, (q15_t)0x809e, (q15_t)0xc85, (q15_t)0x809e, (q15_t)0xc7f, (q15_t)0x809d, (q15_t)0xc79, (q15_t)0x809c,
+  (q15_t)0xc72, (q15_t)0x809c, (q15_t)0xc6c, (q15_t)0x809b, (q15_t)0xc66, (q15_t)0x809b, (q15_t)0xc60, (q15_t)0x809a,
+  (q15_t)0xc59, (q15_t)0x8099, (q15_t)0xc53, (q15_t)0x8099, (q15_t)0xc4d, (q15_t)0x8098, (q15_t)0xc47, (q15_t)0x8098,
+  (q15_t)0xc40, (q15_t)0x8097, (q15_t)0xc3a, (q15_t)0x8096, (q15_t)0xc34, (q15_t)0x8096, (q15_t)0xc2e, (q15_t)0x8095,
+  (q15_t)0xc27, (q15_t)0x8095, (q15_t)0xc21, (q15_t)0x8094, (q15_t)0xc1b, (q15_t)0x8093, (q15_t)0xc14, (q15_t)0x8093,
+  (q15_t)0xc0e, (q15_t)0x8092, (q15_t)0xc08, (q15_t)0x8092, (q15_t)0xc02, (q15_t)0x8091, (q15_t)0xbfb, (q15_t)0x8090,
+  (q15_t)0xbf5, (q15_t)0x8090, (q15_t)0xbef, (q15_t)0x808f, (q15_t)0xbe9, (q15_t)0x808f, (q15_t)0xbe2, (q15_t)0x808e,
+  (q15_t)0xbdc, (q15_t)0x808e, (q15_t)0xbd6, (q15_t)0x808d, (q15_t)0xbd0, (q15_t)0x808c, (q15_t)0xbc9, (q15_t)0x808c,
+  (q15_t)0xbc3, (q15_t)0x808b, (q15_t)0xbbd, (q15_t)0x808b, (q15_t)0xbb7, (q15_t)0x808a, (q15_t)0xbb0, (q15_t)0x8089,
+  (q15_t)0xbaa, (q15_t)0x8089, (q15_t)0xba4, (q15_t)0x8088, (q15_t)0xb9e, (q15_t)0x8088, (q15_t)0xb97, (q15_t)0x8087,
+  (q15_t)0xb91, (q15_t)0x8087, (q15_t)0xb8b, (q15_t)0x8086, (q15_t)0xb85, (q15_t)0x8085, (q15_t)0xb7e, (q15_t)0x8085,
+  (q15_t)0xb78, (q15_t)0x8084, (q15_t)0xb72, (q15_t)0x8084, (q15_t)0xb6c, (q15_t)0x8083, (q15_t)0xb65, (q15_t)0x8083,
+  (q15_t)0xb5f, (q15_t)0x8082, (q15_t)0xb59, (q15_t)0x8082, (q15_t)0xb53, (q15_t)0x8081, (q15_t)0xb4c, (q15_t)0x8080,
+  (q15_t)0xb46, (q15_t)0x8080, (q15_t)0xb40, (q15_t)0x807f, (q15_t)0xb3a, (q15_t)0x807f, (q15_t)0xb33, (q15_t)0x807e,
+  (q15_t)0xb2d, (q15_t)0x807e, (q15_t)0xb27, (q15_t)0x807d, (q15_t)0xb20, (q15_t)0x807d, (q15_t)0xb1a, (q15_t)0x807c,
+  (q15_t)0xb14, (q15_t)0x807b, (q15_t)0xb0e, (q15_t)0x807b, (q15_t)0xb07, (q15_t)0x807a, (q15_t)0xb01, (q15_t)0x807a,
+  (q15_t)0xafb, (q15_t)0x8079, (q15_t)0xaf5, (q15_t)0x8079, (q15_t)0xaee, (q15_t)0x8078, (q15_t)0xae8, (q15_t)0x8078,
+  (q15_t)0xae2, (q15_t)0x8077, (q15_t)0xadc, (q15_t)0x8077, (q15_t)0xad5, (q15_t)0x8076, (q15_t)0xacf, (q15_t)0x8076,
+  (q15_t)0xac9, (q15_t)0x8075, (q15_t)0xac3, (q15_t)0x8075, (q15_t)0xabc, (q15_t)0x8074, (q15_t)0xab6, (q15_t)0x8073,
+  (q15_t)0xab0, (q15_t)0x8073, (q15_t)0xaaa, (q15_t)0x8072, (q15_t)0xaa3, (q15_t)0x8072, (q15_t)0xa9d, (q15_t)0x8071,
+  (q15_t)0xa97, (q15_t)0x8071, (q15_t)0xa90, (q15_t)0x8070, (q15_t)0xa8a, (q15_t)0x8070, (q15_t)0xa84, (q15_t)0x806f,
+  (q15_t)0xa7e, (q15_t)0x806f, (q15_t)0xa77, (q15_t)0x806e, (q15_t)0xa71, (q15_t)0x806e, (q15_t)0xa6b, (q15_t)0x806d,
+  (q15_t)0xa65, (q15_t)0x806d, (q15_t)0xa5e, (q15_t)0x806c, (q15_t)0xa58, (q15_t)0x806c, (q15_t)0xa52, (q15_t)0x806b,
+  (q15_t)0xa4c, (q15_t)0x806b, (q15_t)0xa45, (q15_t)0x806a, (q15_t)0xa3f, (q15_t)0x806a, (q15_t)0xa39, (q15_t)0x8069,
+  (q15_t)0xa33, (q15_t)0x8069, (q15_t)0xa2c, (q15_t)0x8068, (q15_t)0xa26, (q15_t)0x8068, (q15_t)0xa20, (q15_t)0x8067,
+  (q15_t)0xa19, (q15_t)0x8067, (q15_t)0xa13, (q15_t)0x8066, (q15_t)0xa0d, (q15_t)0x8066, (q15_t)0xa07, (q15_t)0x8065,
+  (q15_t)0xa00, (q15_t)0x8065, (q15_t)0x9fa, (q15_t)0x8064, (q15_t)0x9f4, (q15_t)0x8064, (q15_t)0x9ee, (q15_t)0x8063,
+  (q15_t)0x9e7, (q15_t)0x8063, (q15_t)0x9e1, (q15_t)0x8062, (q15_t)0x9db, (q15_t)0x8062, (q15_t)0x9d5, (q15_t)0x8061,
+  (q15_t)0x9ce, (q15_t)0x8061, (q15_t)0x9c8, (q15_t)0x8060, (q15_t)0x9c2, (q15_t)0x8060, (q15_t)0x9bc, (q15_t)0x805f,
+  (q15_t)0x9b5, (q15_t)0x805f, (q15_t)0x9af, (q15_t)0x805e, (q15_t)0x9a9, (q15_t)0x805e, (q15_t)0x9a2, (q15_t)0x805d,
+  (q15_t)0x99c, (q15_t)0x805d, (q15_t)0x996, (q15_t)0x805d, (q15_t)0x990, (q15_t)0x805c, (q15_t)0x989, (q15_t)0x805c,
+  (q15_t)0x983, (q15_t)0x805b, (q15_t)0x97d, (q15_t)0x805b, (q15_t)0x977, (q15_t)0x805a, (q15_t)0x970, (q15_t)0x805a,
+  (q15_t)0x96a, (q15_t)0x8059, (q15_t)0x964, (q15_t)0x8059, (q15_t)0x95e, (q15_t)0x8058, (q15_t)0x957, (q15_t)0x8058,
+  (q15_t)0x951, (q15_t)0x8057, (q15_t)0x94b, (q15_t)0x8057, (q15_t)0x944, (q15_t)0x8057, (q15_t)0x93e, (q15_t)0x8056,
+  (q15_t)0x938, (q15_t)0x8056, (q15_t)0x932, (q15_t)0x8055, (q15_t)0x92b, (q15_t)0x8055, (q15_t)0x925, (q15_t)0x8054,
+  (q15_t)0x91f, (q15_t)0x8054, (q15_t)0x919, (q15_t)0x8053, (q15_t)0x912, (q15_t)0x8053, (q15_t)0x90c, (q15_t)0x8052,
+  (q15_t)0x906, (q15_t)0x8052, (q15_t)0x900, (q15_t)0x8052, (q15_t)0x8f9, (q15_t)0x8051, (q15_t)0x8f3, (q15_t)0x8051,
+  (q15_t)0x8ed, (q15_t)0x8050, (q15_t)0x8e6, (q15_t)0x8050, (q15_t)0x8e0, (q15_t)0x804f, (q15_t)0x8da, (q15_t)0x804f,
+  (q15_t)0x8d4, (q15_t)0x804f, (q15_t)0x8cd, (q15_t)0x804e, (q15_t)0x8c7, (q15_t)0x804e, (q15_t)0x8c1, (q15_t)0x804d,
+  (q15_t)0x8bb, (q15_t)0x804d, (q15_t)0x8b4, (q15_t)0x804c, (q15_t)0x8ae, (q15_t)0x804c, (q15_t)0x8a8, (q15_t)0x804c,
+  (q15_t)0x8a2, (q15_t)0x804b, (q15_t)0x89b, (q15_t)0x804b, (q15_t)0x895, (q15_t)0x804a, (q15_t)0x88f, (q15_t)0x804a,
+  (q15_t)0x888, (q15_t)0x8049, (q15_t)0x882, (q15_t)0x8049, (q15_t)0x87c, (q15_t)0x8049, (q15_t)0x876, (q15_t)0x8048,
+  (q15_t)0x86f, (q15_t)0x8048, (q15_t)0x869, (q15_t)0x8047, (q15_t)0x863, (q15_t)0x8047, (q15_t)0x85d, (q15_t)0x8047,
+  (q15_t)0x856, (q15_t)0x8046, (q15_t)0x850, (q15_t)0x8046, (q15_t)0x84a, (q15_t)0x8045, (q15_t)0x843, (q15_t)0x8045,
+  (q15_t)0x83d, (q15_t)0x8044, (q15_t)0x837, (q15_t)0x8044, (q15_t)0x831, (q15_t)0x8044, (q15_t)0x82a, (q15_t)0x8043,
+  (q15_t)0x824, (q15_t)0x8043, (q15_t)0x81e, (q15_t)0x8042, (q15_t)0x818, (q15_t)0x8042, (q15_t)0x811, (q15_t)0x8042,
+  (q15_t)0x80b, (q15_t)0x8041, (q15_t)0x805, (q15_t)0x8041, (q15_t)0x7fe, (q15_t)0x8040, (q15_t)0x7f8, (q15_t)0x8040,
+  (q15_t)0x7f2, (q15_t)0x8040, (q15_t)0x7ec, (q15_t)0x803f, (q15_t)0x7e5, (q15_t)0x803f, (q15_t)0x7df, (q15_t)0x803f,
+  (q15_t)0x7d9, (q15_t)0x803e, (q15_t)0x7d3, (q15_t)0x803e, (q15_t)0x7cc, (q15_t)0x803d, (q15_t)0x7c6, (q15_t)0x803d,
+  (q15_t)0x7c0, (q15_t)0x803d, (q15_t)0x7ba, (q15_t)0x803c, (q15_t)0x7b3, (q15_t)0x803c, (q15_t)0x7ad, (q15_t)0x803b,
+  (q15_t)0x7a7, (q15_t)0x803b, (q15_t)0x7a0, (q15_t)0x803b, (q15_t)0x79a, (q15_t)0x803a, (q15_t)0x794, (q15_t)0x803a,
+  (q15_t)0x78e, (q15_t)0x803a, (q15_t)0x787, (q15_t)0x8039, (q15_t)0x781, (q15_t)0x8039, (q15_t)0x77b, (q15_t)0x8039,
+  (q15_t)0x775, (q15_t)0x8038, (q15_t)0x76e, (q15_t)0x8038, (q15_t)0x768, (q15_t)0x8037, (q15_t)0x762, (q15_t)0x8037,
+  (q15_t)0x75b, (q15_t)0x8037, (q15_t)0x755, (q15_t)0x8036, (q15_t)0x74f, (q15_t)0x8036, (q15_t)0x749, (q15_t)0x8036,
+  (q15_t)0x742, (q15_t)0x8035, (q15_t)0x73c, (q15_t)0x8035, (q15_t)0x736, (q15_t)0x8035, (q15_t)0x730, (q15_t)0x8034,
+  (q15_t)0x729, (q15_t)0x8034, (q15_t)0x723, (q15_t)0x8033, (q15_t)0x71d, (q15_t)0x8033, (q15_t)0x716, (q15_t)0x8033,
+  (q15_t)0x710, (q15_t)0x8032, (q15_t)0x70a, (q15_t)0x8032, (q15_t)0x704, (q15_t)0x8032, (q15_t)0x6fd, (q15_t)0x8031,
+  (q15_t)0x6f7, (q15_t)0x8031, (q15_t)0x6f1, (q15_t)0x8031, (q15_t)0x6ea, (q15_t)0x8030, (q15_t)0x6e4, (q15_t)0x8030,
+  (q15_t)0x6de, (q15_t)0x8030, (q15_t)0x6d8, (q15_t)0x802f, (q15_t)0x6d1, (q15_t)0x802f, (q15_t)0x6cb, (q15_t)0x802f,
+  (q15_t)0x6c5, (q15_t)0x802e, (q15_t)0x6bf, (q15_t)0x802e, (q15_t)0x6b8, (q15_t)0x802e, (q15_t)0x6b2, (q15_t)0x802d,
+  (q15_t)0x6ac, (q15_t)0x802d, (q15_t)0x6a5, (q15_t)0x802d, (q15_t)0x69f, (q15_t)0x802c, (q15_t)0x699, (q15_t)0x802c,
+  (q15_t)0x693, (q15_t)0x802c, (q15_t)0x68c, (q15_t)0x802b, (q15_t)0x686, (q15_t)0x802b, (q15_t)0x680, (q15_t)0x802b,
+  (q15_t)0x67a, (q15_t)0x802a, (q15_t)0x673, (q15_t)0x802a, (q15_t)0x66d, (q15_t)0x802a, (q15_t)0x667, (q15_t)0x802a,
+  (q15_t)0x660, (q15_t)0x8029, (q15_t)0x65a, (q15_t)0x8029, (q15_t)0x654, (q15_t)0x8029, (q15_t)0x64e, (q15_t)0x8028,
+  (q15_t)0x647, (q15_t)0x8028, (q15_t)0x641, (q15_t)0x8028, (q15_t)0x63b, (q15_t)0x8027, (q15_t)0x635, (q15_t)0x8027,
+  (q15_t)0x62e, (q15_t)0x8027, (q15_t)0x628, (q15_t)0x8026, (q15_t)0x622, (q15_t)0x8026, (q15_t)0x61b, (q15_t)0x8026,
+  (q15_t)0x615, (q15_t)0x8026, (q15_t)0x60f, (q15_t)0x8025, (q15_t)0x609, (q15_t)0x8025, (q15_t)0x602, (q15_t)0x8025,
+  (q15_t)0x5fc, (q15_t)0x8024, (q15_t)0x5f6, (q15_t)0x8024, (q15_t)0x5ef, (q15_t)0x8024, (q15_t)0x5e9, (q15_t)0x8023,
+  (q15_t)0x5e3, (q15_t)0x8023, (q15_t)0x5dd, (q15_t)0x8023, (q15_t)0x5d6, (q15_t)0x8023, (q15_t)0x5d0, (q15_t)0x8022,
+  (q15_t)0x5ca, (q15_t)0x8022, (q15_t)0x5c4, (q15_t)0x8022, (q15_t)0x5bd, (q15_t)0x8021, (q15_t)0x5b7, (q15_t)0x8021,
+  (q15_t)0x5b1, (q15_t)0x8021, (q15_t)0x5aa, (q15_t)0x8021, (q15_t)0x5a4, (q15_t)0x8020, (q15_t)0x59e, (q15_t)0x8020,
+  (q15_t)0x598, (q15_t)0x8020, (q15_t)0x591, (q15_t)0x8020, (q15_t)0x58b, (q15_t)0x801f, (q15_t)0x585, (q15_t)0x801f,
+  (q15_t)0x57f, (q15_t)0x801f, (q15_t)0x578, (q15_t)0x801e, (q15_t)0x572, (q15_t)0x801e, (q15_t)0x56c, (q15_t)0x801e,
+  (q15_t)0x565, (q15_t)0x801e, (q15_t)0x55f, (q15_t)0x801d, (q15_t)0x559, (q15_t)0x801d, (q15_t)0x553, (q15_t)0x801d,
+  (q15_t)0x54c, (q15_t)0x801d, (q15_t)0x546, (q15_t)0x801c, (q15_t)0x540, (q15_t)0x801c, (q15_t)0x539, (q15_t)0x801c,
+  (q15_t)0x533, (q15_t)0x801c, (q15_t)0x52d, (q15_t)0x801b, (q15_t)0x527, (q15_t)0x801b, (q15_t)0x520, (q15_t)0x801b,
+  (q15_t)0x51a, (q15_t)0x801b, (q15_t)0x514, (q15_t)0x801a, (q15_t)0x50d, (q15_t)0x801a, (q15_t)0x507, (q15_t)0x801a,
+  (q15_t)0x501, (q15_t)0x801a, (q15_t)0x4fb, (q15_t)0x8019, (q15_t)0x4f4, (q15_t)0x8019, (q15_t)0x4ee, (q15_t)0x8019,
+  (q15_t)0x4e8, (q15_t)0x8019, (q15_t)0x4e2, (q15_t)0x8018, (q15_t)0x4db, (q15_t)0x8018, (q15_t)0x4d5, (q15_t)0x8018,
+  (q15_t)0x4cf, (q15_t)0x8018, (q15_t)0x4c8, (q15_t)0x8017, (q15_t)0x4c2, (q15_t)0x8017, (q15_t)0x4bc, (q15_t)0x8017,
+  (q15_t)0x4b6, (q15_t)0x8017, (q15_t)0x4af, (q15_t)0x8016, (q15_t)0x4a9, (q15_t)0x8016, (q15_t)0x4a3, (q15_t)0x8016,
+  (q15_t)0x49c, (q15_t)0x8016, (q15_t)0x496, (q15_t)0x8016, (q15_t)0x490, (q15_t)0x8015, (q15_t)0x48a, (q15_t)0x8015,
+  (q15_t)0x483, (q15_t)0x8015, (q15_t)0x47d, (q15_t)0x8015, (q15_t)0x477, (q15_t)0x8014, (q15_t)0x471, (q15_t)0x8014,
+  (q15_t)0x46a, (q15_t)0x8014, (q15_t)0x464, (q15_t)0x8014, (q15_t)0x45e, (q15_t)0x8014, (q15_t)0x457, (q15_t)0x8013,
+  (q15_t)0x451, (q15_t)0x8013, (q15_t)0x44b, (q15_t)0x8013, (q15_t)0x445, (q15_t)0x8013, (q15_t)0x43e, (q15_t)0x8013,
+  (q15_t)0x438, (q15_t)0x8012, (q15_t)0x432, (q15_t)0x8012, (q15_t)0x42b, (q15_t)0x8012, (q15_t)0x425, (q15_t)0x8012,
+  (q15_t)0x41f, (q15_t)0x8012, (q15_t)0x419, (q15_t)0x8011, (q15_t)0x412, (q15_t)0x8011, (q15_t)0x40c, (q15_t)0x8011,
+  (q15_t)0x406, (q15_t)0x8011, (q15_t)0x3ff, (q15_t)0x8011, (q15_t)0x3f9, (q15_t)0x8010, (q15_t)0x3f3, (q15_t)0x8010,
+  (q15_t)0x3ed, (q15_t)0x8010, (q15_t)0x3e6, (q15_t)0x8010, (q15_t)0x3e0, (q15_t)0x8010, (q15_t)0x3da, (q15_t)0x800f,
+  (q15_t)0x3d4, (q15_t)0x800f, (q15_t)0x3cd, (q15_t)0x800f, (q15_t)0x3c7, (q15_t)0x800f, (q15_t)0x3c1, (q15_t)0x800f,
+  (q15_t)0x3ba, (q15_t)0x800e, (q15_t)0x3b4, (q15_t)0x800e, (q15_t)0x3ae, (q15_t)0x800e, (q15_t)0x3a8, (q15_t)0x800e,
+  (q15_t)0x3a1, (q15_t)0x800e, (q15_t)0x39b, (q15_t)0x800e, (q15_t)0x395, (q15_t)0x800d, (q15_t)0x38e, (q15_t)0x800d,
+  (q15_t)0x388, (q15_t)0x800d, (q15_t)0x382, (q15_t)0x800d, (q15_t)0x37c, (q15_t)0x800d, (q15_t)0x375, (q15_t)0x800c,
+  (q15_t)0x36f, (q15_t)0x800c, (q15_t)0x369, (q15_t)0x800c, (q15_t)0x362, (q15_t)0x800c, (q15_t)0x35c, (q15_t)0x800c,
+  (q15_t)0x356, (q15_t)0x800c, (q15_t)0x350, (q15_t)0x800b, (q15_t)0x349, (q15_t)0x800b, (q15_t)0x343, (q15_t)0x800b,
+  (q15_t)0x33d, (q15_t)0x800b, (q15_t)0x337, (q15_t)0x800b, (q15_t)0x330, (q15_t)0x800b, (q15_t)0x32a, (q15_t)0x800b,
+  (q15_t)0x324, (q15_t)0x800a, (q15_t)0x31d, (q15_t)0x800a, (q15_t)0x317, (q15_t)0x800a, (q15_t)0x311, (q15_t)0x800a,
+  (q15_t)0x30b, (q15_t)0x800a, (q15_t)0x304, (q15_t)0x800a, (q15_t)0x2fe, (q15_t)0x8009, (q15_t)0x2f8, (q15_t)0x8009,
+  (q15_t)0x2f1, (q15_t)0x8009, (q15_t)0x2eb, (q15_t)0x8009, (q15_t)0x2e5, (q15_t)0x8009, (q15_t)0x2df, (q15_t)0x8009,
+  (q15_t)0x2d8, (q15_t)0x8009, (q15_t)0x2d2, (q15_t)0x8008, (q15_t)0x2cc, (q15_t)0x8008, (q15_t)0x2c5, (q15_t)0x8008,
+  (q15_t)0x2bf, (q15_t)0x8008, (q15_t)0x2b9, (q15_t)0x8008, (q15_t)0x2b3, (q15_t)0x8008, (q15_t)0x2ac, (q15_t)0x8008,
+  (q15_t)0x2a6, (q15_t)0x8008, (q15_t)0x2a0, (q15_t)0x8007, (q15_t)0x299, (q15_t)0x8007, (q15_t)0x293, (q15_t)0x8007,
+  (q15_t)0x28d, (q15_t)0x8007, (q15_t)0x287, (q15_t)0x8007, (q15_t)0x280, (q15_t)0x8007, (q15_t)0x27a, (q15_t)0x8007,
+  (q15_t)0x274, (q15_t)0x8007, (q15_t)0x26d, (q15_t)0x8006, (q15_t)0x267, (q15_t)0x8006, (q15_t)0x261, (q15_t)0x8006,
+  (q15_t)0x25b, (q15_t)0x8006, (q15_t)0x254, (q15_t)0x8006, (q15_t)0x24e, (q15_t)0x8006, (q15_t)0x248, (q15_t)0x8006,
+  (q15_t)0x242, (q15_t)0x8006, (q15_t)0x23b, (q15_t)0x8005, (q15_t)0x235, (q15_t)0x8005, (q15_t)0x22f, (q15_t)0x8005,
+  (q15_t)0x228, (q15_t)0x8005, (q15_t)0x222, (q15_t)0x8005, (q15_t)0x21c, (q15_t)0x8005, (q15_t)0x216, (q15_t)0x8005,
+  (q15_t)0x20f, (q15_t)0x8005, (q15_t)0x209, (q15_t)0x8005, (q15_t)0x203, (q15_t)0x8005, (q15_t)0x1fc, (q15_t)0x8004,
+  (q15_t)0x1f6, (q15_t)0x8004, (q15_t)0x1f0, (q15_t)0x8004, (q15_t)0x1ea, (q15_t)0x8004, (q15_t)0x1e3, (q15_t)0x8004,
+  (q15_t)0x1dd, (q15_t)0x8004, (q15_t)0x1d7, (q15_t)0x8004, (q15_t)0x1d0, (q15_t)0x8004, (q15_t)0x1ca, (q15_t)0x8004,
+  (q15_t)0x1c4, (q15_t)0x8004, (q15_t)0x1be, (q15_t)0x8004, (q15_t)0x1b7, (q15_t)0x8003, (q15_t)0x1b1, (q15_t)0x8003,
+  (q15_t)0x1ab, (q15_t)0x8003, (q15_t)0x1a4, (q15_t)0x8003, (q15_t)0x19e, (q15_t)0x8003, (q15_t)0x198, (q15_t)0x8003,
+  (q15_t)0x192, (q15_t)0x8003, (q15_t)0x18b, (q15_t)0x8003, (q15_t)0x185, (q15_t)0x8003, (q15_t)0x17f, (q15_t)0x8003,
+  (q15_t)0x178, (q15_t)0x8003, (q15_t)0x172, (q15_t)0x8003, (q15_t)0x16c, (q15_t)0x8003, (q15_t)0x166, (q15_t)0x8002,
+  (q15_t)0x15f, (q15_t)0x8002, (q15_t)0x159, (q15_t)0x8002, (q15_t)0x153, (q15_t)0x8002, (q15_t)0x14d, (q15_t)0x8002,
+  (q15_t)0x146, (q15_t)0x8002, (q15_t)0x140, (q15_t)0x8002, (q15_t)0x13a, (q15_t)0x8002, (q15_t)0x133, (q15_t)0x8002,
+  (q15_t)0x12d, (q15_t)0x8002, (q15_t)0x127, (q15_t)0x8002, (q15_t)0x121, (q15_t)0x8002, (q15_t)0x11a, (q15_t)0x8002,
+  (q15_t)0x114, (q15_t)0x8002, (q15_t)0x10e, (q15_t)0x8002, (q15_t)0x107, (q15_t)0x8002, (q15_t)0x101, (q15_t)0x8002,
+  (q15_t)0xfb, (q15_t)0x8001, (q15_t)0xf5, (q15_t)0x8001, (q15_t)0xee, (q15_t)0x8001, (q15_t)0xe8, (q15_t)0x8001,
+  (q15_t)0xe2, (q15_t)0x8001, (q15_t)0xdb, (q15_t)0x8001, (q15_t)0xd5, (q15_t)0x8001, (q15_t)0xcf, (q15_t)0x8001,
+  (q15_t)0xc9, (q15_t)0x8001, (q15_t)0xc2, (q15_t)0x8001, (q15_t)0xbc, (q15_t)0x8001, (q15_t)0xb6, (q15_t)0x8001,
+  (q15_t)0xaf, (q15_t)0x8001, (q15_t)0xa9, (q15_t)0x8001, (q15_t)0xa3, (q15_t)0x8001, (q15_t)0x9d, (q15_t)0x8001,
+  (q15_t)0x96, (q15_t)0x8001, (q15_t)0x90, (q15_t)0x8001, (q15_t)0x8a, (q15_t)0x8001, (q15_t)0x83, (q15_t)0x8001,
+  (q15_t)0x7d, (q15_t)0x8001, (q15_t)0x77, (q15_t)0x8001, (q15_t)0x71, (q15_t)0x8001, (q15_t)0x6a, (q15_t)0x8001,
+  (q15_t)0x64, (q15_t)0x8001, (q15_t)0x5e, (q15_t)0x8001, (q15_t)0x57, (q15_t)0x8001, (q15_t)0x51, (q15_t)0x8001,
+  (q15_t)0x4b, (q15_t)0x8001, (q15_t)0x45, (q15_t)0x8001, (q15_t)0x3e, (q15_t)0x8001, (q15_t)0x38, (q15_t)0x8001,
+  (q15_t)0x32, (q15_t)0x8001, (q15_t)0x2b, (q15_t)0x8001, (q15_t)0x25, (q15_t)0x8001, (q15_t)0x1f, (q15_t)0x8001,
+  (q15_t)0x19, (q15_t)0x8001, (q15_t)0x12, (q15_t)0x8001, (q15_t)0xc, (q15_t)0x8001, (q15_t)0x6, (q15_t)0x8001
+};
+
+    const q15_t __ALIGNED(4) cos_factorsQ15_8192[8192] = {
+  (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff,
+  (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff,
+  (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff,
+  (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff,
+  (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff, (q15_t)0x7fff,
+  (q15_t)0x7fff, (q15_t)0x7ffe, (q15_t)0x7ffe, (q15_t)0x7ffe, (q15_t)0x7ffe, (q15_t)0x7ffe, (q15_t)0x7ffe, (q15_t)0x7ffe,
+  (q15_t)0x7ffe, (q15_t)0x7ffe, (q15_t)0x7ffe, (q15_t)0x7ffe, (q15_t)0x7ffe, (q15_t)0x7ffe, (q15_t)0x7ffe, (q15_t)0x7ffe,
+  (q15_t)0x7ffe, (q15_t)0x7ffe, (q15_t)0x7ffd, (q15_t)0x7ffd, (q15_t)0x7ffd, (q15_t)0x7ffd, (q15_t)0x7ffd, (q15_t)0x7ffd,
+  (q15_t)0x7ffd, (q15_t)0x7ffd, (q15_t)0x7ffd, (q15_t)0x7ffd, (q15_t)0x7ffd, (q15_t)0x7ffd, (q15_t)0x7ffd, (q15_t)0x7ffc,
+  (q15_t)0x7ffc, (q15_t)0x7ffc, (q15_t)0x7ffc, (q15_t)0x7ffc, (q15_t)0x7ffc, (q15_t)0x7ffc, (q15_t)0x7ffc, (q15_t)0x7ffc,
+  (q15_t)0x7ffc, (q15_t)0x7ffb, (q15_t)0x7ffb, (q15_t)0x7ffb, (q15_t)0x7ffb, (q15_t)0x7ffb, (q15_t)0x7ffb, (q15_t)0x7ffb,
+  (q15_t)0x7ffb, (q15_t)0x7ffb, (q15_t)0x7ffb, (q15_t)0x7ffa, (q15_t)0x7ffa, (q15_t)0x7ffa, (q15_t)0x7ffa, (q15_t)0x7ffa,
+  (q15_t)0x7ffa, (q15_t)0x7ffa, (q15_t)0x7ffa, (q15_t)0x7ffa, (q15_t)0x7ff9, (q15_t)0x7ff9, (q15_t)0x7ff9, (q15_t)0x7ff9,
+  (q15_t)0x7ff9, (q15_t)0x7ff9, (q15_t)0x7ff9, (q15_t)0x7ff9, (q15_t)0x7ff8, (q15_t)0x7ff8, (q15_t)0x7ff8, (q15_t)0x7ff8,
+  (q15_t)0x7ff8, (q15_t)0x7ff8, (q15_t)0x7ff8, (q15_t)0x7ff7, (q15_t)0x7ff7, (q15_t)0x7ff7, (q15_t)0x7ff7, (q15_t)0x7ff7,
+  (q15_t)0x7ff7, (q15_t)0x7ff7, (q15_t)0x7ff6, (q15_t)0x7ff6, (q15_t)0x7ff6, (q15_t)0x7ff6, (q15_t)0x7ff6, (q15_t)0x7ff6,
+  (q15_t)0x7ff6, (q15_t)0x7ff5, (q15_t)0x7ff5, (q15_t)0x7ff5, (q15_t)0x7ff5, (q15_t)0x7ff5, (q15_t)0x7ff5, (q15_t)0x7ff4,
+  (q15_t)0x7ff4, (q15_t)0x7ff4, (q15_t)0x7ff4, (q15_t)0x7ff4, (q15_t)0x7ff4, (q15_t)0x7ff3, (q15_t)0x7ff3, (q15_t)0x7ff3,
+  (q15_t)0x7ff3, (q15_t)0x7ff3, (q15_t)0x7ff3, (q15_t)0x7ff2, (q15_t)0x7ff2, (q15_t)0x7ff2, (q15_t)0x7ff2, (q15_t)0x7ff2,
+  (q15_t)0x7ff1, (q15_t)0x7ff1, (q15_t)0x7ff1, (q15_t)0x7ff1, (q15_t)0x7ff1, (q15_t)0x7ff1, (q15_t)0x7ff0, (q15_t)0x7ff0,
+  (q15_t)0x7ff0, (q15_t)0x7ff0, (q15_t)0x7ff0, (q15_t)0x7fef, (q15_t)0x7fef, (q15_t)0x7fef, (q15_t)0x7fef, (q15_t)0x7fef,
+  (q15_t)0x7fee, (q15_t)0x7fee, (q15_t)0x7fee, (q15_t)0x7fee, (q15_t)0x7fee, (q15_t)0x7fed, (q15_t)0x7fed, (q15_t)0x7fed,
+  (q15_t)0x7fed, (q15_t)0x7fed, (q15_t)0x7fec, (q15_t)0x7fec, (q15_t)0x7fec, (q15_t)0x7fec, (q15_t)0x7feb, (q15_t)0x7feb,
+  (q15_t)0x7feb, (q15_t)0x7feb, (q15_t)0x7feb, (q15_t)0x7fea, (q15_t)0x7fea, (q15_t)0x7fea, (q15_t)0x7fea, (q15_t)0x7fe9,
+  (q15_t)0x7fe9, (q15_t)0x7fe9, (q15_t)0x7fe9, (q15_t)0x7fe8, (q15_t)0x7fe8, (q15_t)0x7fe8, (q15_t)0x7fe8, (q15_t)0x7fe8,
+  (q15_t)0x7fe7, (q15_t)0x7fe7, (q15_t)0x7fe7, (q15_t)0x7fe7, (q15_t)0x7fe6, (q15_t)0x7fe6, (q15_t)0x7fe6, (q15_t)0x7fe6,
+  (q15_t)0x7fe5, (q15_t)0x7fe5, (q15_t)0x7fe5, (q15_t)0x7fe5, (q15_t)0x7fe4, (q15_t)0x7fe4, (q15_t)0x7fe4, (q15_t)0x7fe4,
+  (q15_t)0x7fe3, (q15_t)0x7fe3, (q15_t)0x7fe3, (q15_t)0x7fe2, (q15_t)0x7fe2, (q15_t)0x7fe2, (q15_t)0x7fe2, (q15_t)0x7fe1,
+  (q15_t)0x7fe1, (q15_t)0x7fe1, (q15_t)0x7fe1, (q15_t)0x7fe0, (q15_t)0x7fe0, (q15_t)0x7fe0, (q15_t)0x7fdf, (q15_t)0x7fdf,
+  (q15_t)0x7fdf, (q15_t)0x7fdf, (q15_t)0x7fde, (q15_t)0x7fde, (q15_t)0x7fde, (q15_t)0x7fde, (q15_t)0x7fdd, (q15_t)0x7fdd,
+  (q15_t)0x7fdd, (q15_t)0x7fdc, (q15_t)0x7fdc, (q15_t)0x7fdc, (q15_t)0x7fdb, (q15_t)0x7fdb, (q15_t)0x7fdb, (q15_t)0x7fdb,
+  (q15_t)0x7fda, (q15_t)0x7fda, (q15_t)0x7fda, (q15_t)0x7fd9, (q15_t)0x7fd9, (q15_t)0x7fd9, (q15_t)0x7fd8, (q15_t)0x7fd8,
+  (q15_t)0x7fd8, (q15_t)0x7fd8, (q15_t)0x7fd7, (q15_t)0x7fd7, (q15_t)0x7fd7, (q15_t)0x7fd6, (q15_t)0x7fd6, (q15_t)0x7fd6,
+  (q15_t)0x7fd5, (q15_t)0x7fd5, (q15_t)0x7fd5, (q15_t)0x7fd4, (q15_t)0x7fd4, (q15_t)0x7fd4, (q15_t)0x7fd3, (q15_t)0x7fd3,
+  (q15_t)0x7fd3, (q15_t)0x7fd2, (q15_t)0x7fd2, (q15_t)0x7fd2, (q15_t)0x7fd1, (q15_t)0x7fd1, (q15_t)0x7fd1, (q15_t)0x7fd0,
+  (q15_t)0x7fd0, (q15_t)0x7fd0, (q15_t)0x7fcf, (q15_t)0x7fcf, (q15_t)0x7fcf, (q15_t)0x7fce, (q15_t)0x7fce, (q15_t)0x7fce,
+  (q15_t)0x7fcd, (q15_t)0x7fcd, (q15_t)0x7fcd, (q15_t)0x7fcc, (q15_t)0x7fcc, (q15_t)0x7fcc, (q15_t)0x7fcb, (q15_t)0x7fcb,
+  (q15_t)0x7fcb, (q15_t)0x7fca, (q15_t)0x7fca, (q15_t)0x7fc9, (q15_t)0x7fc9, (q15_t)0x7fc9, (q15_t)0x7fc8, (q15_t)0x7fc8,
+  (q15_t)0x7fc8, (q15_t)0x7fc7, (q15_t)0x7fc7, (q15_t)0x7fc7, (q15_t)0x7fc6, (q15_t)0x7fc6, (q15_t)0x7fc5, (q15_t)0x7fc5,
+  (q15_t)0x7fc5, (q15_t)0x7fc4, (q15_t)0x7fc4, (q15_t)0x7fc4, (q15_t)0x7fc3, (q15_t)0x7fc3, (q15_t)0x7fc2, (q15_t)0x7fc2,
+  (q15_t)0x7fc2, (q15_t)0x7fc1, (q15_t)0x7fc1, (q15_t)0x7fc0, (q15_t)0x7fc0, (q15_t)0x7fc0, (q15_t)0x7fbf, (q15_t)0x7fbf,
+  (q15_t)0x7fbf, (q15_t)0x7fbe, (q15_t)0x7fbe, (q15_t)0x7fbd, (q15_t)0x7fbd, (q15_t)0x7fbd, (q15_t)0x7fbc, (q15_t)0x7fbc,
+  (q15_t)0x7fbb, (q15_t)0x7fbb, (q15_t)0x7fbb, (q15_t)0x7fba, (q15_t)0x7fba, (q15_t)0x7fb9, (q15_t)0x7fb9, (q15_t)0x7fb8,
+  (q15_t)0x7fb8, (q15_t)0x7fb8, (q15_t)0x7fb7, (q15_t)0x7fb7, (q15_t)0x7fb6, (q15_t)0x7fb6, (q15_t)0x7fb6, (q15_t)0x7fb5,
+  (q15_t)0x7fb5, (q15_t)0x7fb4, (q15_t)0x7fb4, (q15_t)0x7fb3, (q15_t)0x7fb3, (q15_t)0x7fb3, (q15_t)0x7fb2, (q15_t)0x7fb2,
+  (q15_t)0x7fb1, (q15_t)0x7fb1, (q15_t)0x7fb0, (q15_t)0x7fb0, (q15_t)0x7faf, (q15_t)0x7faf, (q15_t)0x7faf, (q15_t)0x7fae,
+  (q15_t)0x7fae, (q15_t)0x7fad, (q15_t)0x7fad, (q15_t)0x7fac, (q15_t)0x7fac, (q15_t)0x7fac, (q15_t)0x7fab, (q15_t)0x7fab,
+  (q15_t)0x7faa, (q15_t)0x7faa, (q15_t)0x7fa9, (q15_t)0x7fa9, (q15_t)0x7fa8, (q15_t)0x7fa8, (q15_t)0x7fa7, (q15_t)0x7fa7,
+  (q15_t)0x7fa6, (q15_t)0x7fa6, (q15_t)0x7fa6, (q15_t)0x7fa5, (q15_t)0x7fa5, (q15_t)0x7fa4, (q15_t)0x7fa4, (q15_t)0x7fa3,
+  (q15_t)0x7fa3, (q15_t)0x7fa2, (q15_t)0x7fa2, (q15_t)0x7fa1, (q15_t)0x7fa1, (q15_t)0x7fa0, (q15_t)0x7fa0, (q15_t)0x7f9f,
+  (q15_t)0x7f9f, (q15_t)0x7f9e, (q15_t)0x7f9e, (q15_t)0x7f9d, (q15_t)0x7f9d, (q15_t)0x7f9c, (q15_t)0x7f9c, (q15_t)0x7f9c,
+  (q15_t)0x7f9b, (q15_t)0x7f9b, (q15_t)0x7f9a, (q15_t)0x7f9a, (q15_t)0x7f99, (q15_t)0x7f99, (q15_t)0x7f98, (q15_t)0x7f98,
+  (q15_t)0x7f97, (q15_t)0x7f97, (q15_t)0x7f96, (q15_t)0x7f96, (q15_t)0x7f95, (q15_t)0x7f95, (q15_t)0x7f94, (q15_t)0x7f94,
+  (q15_t)0x7f93, (q15_t)0x7f92, (q15_t)0x7f92, (q15_t)0x7f91, (q15_t)0x7f91, (q15_t)0x7f90, (q15_t)0x7f90, (q15_t)0x7f8f,
+  (q15_t)0x7f8f, (q15_t)0x7f8e, (q15_t)0x7f8e, (q15_t)0x7f8d, (q15_t)0x7f8d, (q15_t)0x7f8c, (q15_t)0x7f8c, (q15_t)0x7f8b,
+  (q15_t)0x7f8b, (q15_t)0x7f8a, (q15_t)0x7f8a, (q15_t)0x7f89, (q15_t)0x7f89, (q15_t)0x7f88, (q15_t)0x7f87, (q15_t)0x7f87,
+  (q15_t)0x7f86, (q15_t)0x7f86, (q15_t)0x7f85, (q15_t)0x7f85, (q15_t)0x7f84, (q15_t)0x7f84, (q15_t)0x7f83, (q15_t)0x7f83,
+  (q15_t)0x7f82, (q15_t)0x7f81, (q15_t)0x7f81, (q15_t)0x7f80, (q15_t)0x7f80, (q15_t)0x7f7f, (q15_t)0x7f7f, (q15_t)0x7f7e,
+  (q15_t)0x7f7e, (q15_t)0x7f7d, (q15_t)0x7f7c, (q15_t)0x7f7c, (q15_t)0x7f7b, (q15_t)0x7f7b, (q15_t)0x7f7a, (q15_t)0x7f7a,
+  (q15_t)0x7f79, (q15_t)0x7f79, (q15_t)0x7f78, (q15_t)0x7f77, (q15_t)0x7f77, (q15_t)0x7f76, (q15_t)0x7f76, (q15_t)0x7f75,
+  (q15_t)0x7f75, (q15_t)0x7f74, (q15_t)0x7f73, (q15_t)0x7f73, (q15_t)0x7f72, (q15_t)0x7f72, (q15_t)0x7f71, (q15_t)0x7f70,
+  (q15_t)0x7f70, (q15_t)0x7f6f, (q15_t)0x7f6f, (q15_t)0x7f6e, (q15_t)0x7f6d, (q15_t)0x7f6d, (q15_t)0x7f6c, (q15_t)0x7f6c,
+  (q15_t)0x7f6b, (q15_t)0x7f6b, (q15_t)0x7f6a, (q15_t)0x7f69, (q15_t)0x7f69, (q15_t)0x7f68, (q15_t)0x7f68, (q15_t)0x7f67,
+  (q15_t)0x7f66, (q15_t)0x7f66, (q15_t)0x7f65, (q15_t)0x7f64, (q15_t)0x7f64, (q15_t)0x7f63, (q15_t)0x7f63, (q15_t)0x7f62,
+  (q15_t)0x7f61, (q15_t)0x7f61, (q15_t)0x7f60, (q15_t)0x7f60, (q15_t)0x7f5f, (q15_t)0x7f5e, (q15_t)0x7f5e, (q15_t)0x7f5d,
+  (q15_t)0x7f5c, (q15_t)0x7f5c, (q15_t)0x7f5b, (q15_t)0x7f5b, (q15_t)0x7f5a, (q15_t)0x7f59, (q15_t)0x7f59, (q15_t)0x7f58,
+  (q15_t)0x7f57, (q15_t)0x7f57, (q15_t)0x7f56, (q15_t)0x7f55, (q15_t)0x7f55, (q15_t)0x7f54, (q15_t)0x7f54, (q15_t)0x7f53,
+  (q15_t)0x7f52, (q15_t)0x7f52, (q15_t)0x7f51, (q15_t)0x7f50, (q15_t)0x7f50, (q15_t)0x7f4f, (q15_t)0x7f4e, (q15_t)0x7f4e,
+  (q15_t)0x7f4d, (q15_t)0x7f4c, (q15_t)0x7f4c, (q15_t)0x7f4b, (q15_t)0x7f4a, (q15_t)0x7f4a, (q15_t)0x7f49, (q15_t)0x7f48,
+  (q15_t)0x7f48, (q15_t)0x7f47, (q15_t)0x7f46, (q15_t)0x7f46, (q15_t)0x7f45, (q15_t)0x7f44, (q15_t)0x7f44, (q15_t)0x7f43,
+  (q15_t)0x7f42, (q15_t)0x7f42, (q15_t)0x7f41, (q15_t)0x7f40, (q15_t)0x7f40, (q15_t)0x7f3f, (q15_t)0x7f3e, (q15_t)0x7f3e,
+  (q15_t)0x7f3d, (q15_t)0x7f3c, (q15_t)0x7f3c, (q15_t)0x7f3b, (q15_t)0x7f3a, (q15_t)0x7f3a, (q15_t)0x7f39, (q15_t)0x7f38,
+  (q15_t)0x7f37, (q15_t)0x7f37, (q15_t)0x7f36, (q15_t)0x7f35, (q15_t)0x7f35, (q15_t)0x7f34, (q15_t)0x7f33, (q15_t)0x7f33,
+  (q15_t)0x7f32, (q15_t)0x7f31, (q15_t)0x7f31, (q15_t)0x7f30, (q15_t)0x7f2f, (q15_t)0x7f2e, (q15_t)0x7f2e, (q15_t)0x7f2d,
+  (q15_t)0x7f2c, (q15_t)0x7f2c, (q15_t)0x7f2b, (q15_t)0x7f2a, (q15_t)0x7f29, (q15_t)0x7f29, (q15_t)0x7f28, (q15_t)0x7f27,
+  (q15_t)0x7f27, (q15_t)0x7f26, (q15_t)0x7f25, (q15_t)0x7f24, (q15_t)0x7f24, (q15_t)0x7f23, (q15_t)0x7f22, (q15_t)0x7f21,
+  (q15_t)0x7f21, (q15_t)0x7f20, (q15_t)0x7f1f, (q15_t)0x7f1f, (q15_t)0x7f1e, (q15_t)0x7f1d, (q15_t)0x7f1c, (q15_t)0x7f1c,
+  (q15_t)0x7f1b, (q15_t)0x7f1a, (q15_t)0x7f19, (q15_t)0x7f19, (q15_t)0x7f18, (q15_t)0x7f17, (q15_t)0x7f16, (q15_t)0x7f16,
+  (q15_t)0x7f15, (q15_t)0x7f14, (q15_t)0x7f13, (q15_t)0x7f13, (q15_t)0x7f12, (q15_t)0x7f11, (q15_t)0x7f10, (q15_t)0x7f10,
+  (q15_t)0x7f0f, (q15_t)0x7f0e, (q15_t)0x7f0d, (q15_t)0x7f0d, (q15_t)0x7f0c, (q15_t)0x7f0b, (q15_t)0x7f0a, (q15_t)0x7f09,
+  (q15_t)0x7f09, (q15_t)0x7f08, (q15_t)0x7f07, (q15_t)0x7f06, (q15_t)0x7f06, (q15_t)0x7f05, (q15_t)0x7f04, (q15_t)0x7f03,
+  (q15_t)0x7f02, (q15_t)0x7f02, (q15_t)0x7f01, (q15_t)0x7f00, (q15_t)0x7eff, (q15_t)0x7eff, (q15_t)0x7efe, (q15_t)0x7efd,
+  (q15_t)0x7efc, (q15_t)0x7efb, (q15_t)0x7efb, (q15_t)0x7efa, (q15_t)0x7ef9, (q15_t)0x7ef8, (q15_t)0x7ef7, (q15_t)0x7ef7,
+  (q15_t)0x7ef6, (q15_t)0x7ef5, (q15_t)0x7ef4, (q15_t)0x7ef3, (q15_t)0x7ef3, (q15_t)0x7ef2, (q15_t)0x7ef1, (q15_t)0x7ef0,
+  (q15_t)0x7eef, (q15_t)0x7eef, (q15_t)0x7eee, (q15_t)0x7eed, (q15_t)0x7eec, (q15_t)0x7eeb, (q15_t)0x7eeb, (q15_t)0x7eea,
+  (q15_t)0x7ee9, (q15_t)0x7ee8, (q15_t)0x7ee7, (q15_t)0x7ee6, (q15_t)0x7ee6, (q15_t)0x7ee5, (q15_t)0x7ee4, (q15_t)0x7ee3,
+  (q15_t)0x7ee2, (q15_t)0x7ee2, (q15_t)0x7ee1, (q15_t)0x7ee0, (q15_t)0x7edf, (q15_t)0x7ede, (q15_t)0x7edd, (q15_t)0x7edd,
+  (q15_t)0x7edc, (q15_t)0x7edb, (q15_t)0x7eda, (q15_t)0x7ed9, (q15_t)0x7ed8, (q15_t)0x7ed8, (q15_t)0x7ed7, (q15_t)0x7ed6,
+  (q15_t)0x7ed5, (q15_t)0x7ed4, (q15_t)0x7ed3, (q15_t)0x7ed2, (q15_t)0x7ed2, (q15_t)0x7ed1, (q15_t)0x7ed0, (q15_t)0x7ecf,
+  (q15_t)0x7ece, (q15_t)0x7ecd, (q15_t)0x7ecc, (q15_t)0x7ecc, (q15_t)0x7ecb, (q15_t)0x7eca, (q15_t)0x7ec9, (q15_t)0x7ec8,
+  (q15_t)0x7ec7, (q15_t)0x7ec6, (q15_t)0x7ec6, (q15_t)0x7ec5, (q15_t)0x7ec4, (q15_t)0x7ec3, (q15_t)0x7ec2, (q15_t)0x7ec1,
+  (q15_t)0x7ec0, (q15_t)0x7ebf, (q15_t)0x7ebf, (q15_t)0x7ebe, (q15_t)0x7ebd, (q15_t)0x7ebc, (q15_t)0x7ebb, (q15_t)0x7eba,
+  (q15_t)0x7eb9, (q15_t)0x7eb8, (q15_t)0x7eb8, (q15_t)0x7eb7, (q15_t)0x7eb6, (q15_t)0x7eb5, (q15_t)0x7eb4, (q15_t)0x7eb3,
+  (q15_t)0x7eb2, (q15_t)0x7eb1, (q15_t)0x7eb0, (q15_t)0x7eaf, (q15_t)0x7eaf, (q15_t)0x7eae, (q15_t)0x7ead, (q15_t)0x7eac,
+  (q15_t)0x7eab, (q15_t)0x7eaa, (q15_t)0x7ea9, (q15_t)0x7ea8, (q15_t)0x7ea7, (q15_t)0x7ea6, (q15_t)0x7ea6, (q15_t)0x7ea5,
+  (q15_t)0x7ea4, (q15_t)0x7ea3, (q15_t)0x7ea2, (q15_t)0x7ea1, (q15_t)0x7ea0, (q15_t)0x7e9f, (q15_t)0x7e9e, (q15_t)0x7e9d,
+  (q15_t)0x7e9c, (q15_t)0x7e9b, (q15_t)0x7e9b, (q15_t)0x7e9a, (q15_t)0x7e99, (q15_t)0x7e98, (q15_t)0x7e97, (q15_t)0x7e96,
+  (q15_t)0x7e95, (q15_t)0x7e94, (q15_t)0x7e93, (q15_t)0x7e92, (q15_t)0x7e91, (q15_t)0x7e90, (q15_t)0x7e8f, (q15_t)0x7e8e,
+  (q15_t)0x7e8d, (q15_t)0x7e8d, (q15_t)0x7e8c, (q15_t)0x7e8b, (q15_t)0x7e8a, (q15_t)0x7e89, (q15_t)0x7e88, (q15_t)0x7e87,
+  (q15_t)0x7e86, (q15_t)0x7e85, (q15_t)0x7e84, (q15_t)0x7e83, (q15_t)0x7e82, (q15_t)0x7e81, (q15_t)0x7e80, (q15_t)0x7e7f,
+  (q15_t)0x7e7e, (q15_t)0x7e7d, (q15_t)0x7e7c, (q15_t)0x7e7b, (q15_t)0x7e7a, (q15_t)0x7e79, (q15_t)0x7e78, (q15_t)0x7e77,
+  (q15_t)0x7e77, (q15_t)0x7e76, (q15_t)0x7e75, (q15_t)0x7e74, (q15_t)0x7e73, (q15_t)0x7e72, (q15_t)0x7e71, (q15_t)0x7e70,
+  (q15_t)0x7e6f, (q15_t)0x7e6e, (q15_t)0x7e6d, (q15_t)0x7e6c, (q15_t)0x7e6b, (q15_t)0x7e6a, (q15_t)0x7e69, (q15_t)0x7e68,
+  (q15_t)0x7e67, (q15_t)0x7e66, (q15_t)0x7e65, (q15_t)0x7e64, (q15_t)0x7e63, (q15_t)0x7e62, (q15_t)0x7e61, (q15_t)0x7e60,
+  (q15_t)0x7e5f, (q15_t)0x7e5e, (q15_t)0x7e5d, (q15_t)0x7e5c, (q15_t)0x7e5b, (q15_t)0x7e5a, (q15_t)0x7e59, (q15_t)0x7e58,
+  (q15_t)0x7e57, (q15_t)0x7e56, (q15_t)0x7e55, (q15_t)0x7e54, (q15_t)0x7e53, (q15_t)0x7e52, (q15_t)0x7e51, (q15_t)0x7e50,
+  (q15_t)0x7e4f, (q15_t)0x7e4e, (q15_t)0x7e4d, (q15_t)0x7e4c, (q15_t)0x7e4b, (q15_t)0x7e4a, (q15_t)0x7e49, (q15_t)0x7e48,
+  (q15_t)0x7e47, (q15_t)0x7e46, (q15_t)0x7e45, (q15_t)0x7e43, (q15_t)0x7e42, (q15_t)0x7e41, (q15_t)0x7e40, (q15_t)0x7e3f,
+  (q15_t)0x7e3e, (q15_t)0x7e3d, (q15_t)0x7e3c, (q15_t)0x7e3b, (q15_t)0x7e3a, (q15_t)0x7e39, (q15_t)0x7e38, (q15_t)0x7e37,
+  (q15_t)0x7e36, (q15_t)0x7e35, (q15_t)0x7e34, (q15_t)0x7e33, (q15_t)0x7e32, (q15_t)0x7e31, (q15_t)0x7e30, (q15_t)0x7e2f,
+  (q15_t)0x7e2e, (q15_t)0x7e2d, (q15_t)0x7e2b, (q15_t)0x7e2a, (q15_t)0x7e29, (q15_t)0x7e28, (q15_t)0x7e27, (q15_t)0x7e26,
+  (q15_t)0x7e25, (q15_t)0x7e24, (q15_t)0x7e23, (q15_t)0x7e22, (q15_t)0x7e21, (q15_t)0x7e20, (q15_t)0x7e1f, (q15_t)0x7e1e,
+  (q15_t)0x7e1d, (q15_t)0x7e1b, (q15_t)0x7e1a, (q15_t)0x7e19, (q15_t)0x7e18, (q15_t)0x7e17, (q15_t)0x7e16, (q15_t)0x7e15,
+  (q15_t)0x7e14, (q15_t)0x7e13, (q15_t)0x7e12, (q15_t)0x7e11, (q15_t)0x7e10, (q15_t)0x7e0e, (q15_t)0x7e0d, (q15_t)0x7e0c,
+  (q15_t)0x7e0b, (q15_t)0x7e0a, (q15_t)0x7e09, (q15_t)0x7e08, (q15_t)0x7e07, (q15_t)0x7e06, (q15_t)0x7e05, (q15_t)0x7e04,
+  (q15_t)0x7e02, (q15_t)0x7e01, (q15_t)0x7e00, (q15_t)0x7dff, (q15_t)0x7dfe, (q15_t)0x7dfd, (q15_t)0x7dfc, (q15_t)0x7dfb,
+  (q15_t)0x7dfa, (q15_t)0x7df8, (q15_t)0x7df7, (q15_t)0x7df6, (q15_t)0x7df5, (q15_t)0x7df4, (q15_t)0x7df3, (q15_t)0x7df2,
+  (q15_t)0x7df1, (q15_t)0x7def, (q15_t)0x7dee, (q15_t)0x7ded, (q15_t)0x7dec, (q15_t)0x7deb, (q15_t)0x7dea, (q15_t)0x7de9,
+  (q15_t)0x7de8, (q15_t)0x7de6, (q15_t)0x7de5, (q15_t)0x7de4, (q15_t)0x7de3, (q15_t)0x7de2, (q15_t)0x7de1, (q15_t)0x7de0,
+  (q15_t)0x7dde, (q15_t)0x7ddd, (q15_t)0x7ddc, (q15_t)0x7ddb, (q15_t)0x7dda, (q15_t)0x7dd9, (q15_t)0x7dd8, (q15_t)0x7dd6,
+  (q15_t)0x7dd5, (q15_t)0x7dd4, (q15_t)0x7dd3, (q15_t)0x7dd2, (q15_t)0x7dd1, (q15_t)0x7dd0, (q15_t)0x7dce, (q15_t)0x7dcd,
+  (q15_t)0x7dcc, (q15_t)0x7dcb, (q15_t)0x7dca, (q15_t)0x7dc9, (q15_t)0x7dc7, (q15_t)0x7dc6, (q15_t)0x7dc5, (q15_t)0x7dc4,
+  (q15_t)0x7dc3, (q15_t)0x7dc2, (q15_t)0x7dc0, (q15_t)0x7dbf, (q15_t)0x7dbe, (q15_t)0x7dbd, (q15_t)0x7dbc, (q15_t)0x7dbb,
+  (q15_t)0x7db9, (q15_t)0x7db8, (q15_t)0x7db7, (q15_t)0x7db6, (q15_t)0x7db5, (q15_t)0x7db3, (q15_t)0x7db2, (q15_t)0x7db1,
+  (q15_t)0x7db0, (q15_t)0x7daf, (q15_t)0x7dae, (q15_t)0x7dac, (q15_t)0x7dab, (q15_t)0x7daa, (q15_t)0x7da9, (q15_t)0x7da8,
+  (q15_t)0x7da6, (q15_t)0x7da5, (q15_t)0x7da4, (q15_t)0x7da3, (q15_t)0x7da2, (q15_t)0x7da0, (q15_t)0x7d9f, (q15_t)0x7d9e,
+  (q15_t)0x7d9d, (q15_t)0x7d9c, (q15_t)0x7d9a, (q15_t)0x7d99, (q15_t)0x7d98, (q15_t)0x7d97, (q15_t)0x7d95, (q15_t)0x7d94,
+  (q15_t)0x7d93, (q15_t)0x7d92, (q15_t)0x7d91, (q15_t)0x7d8f, (q15_t)0x7d8e, (q15_t)0x7d8d, (q15_t)0x7d8c, (q15_t)0x7d8a,
+  (q15_t)0x7d89, (q15_t)0x7d88, (q15_t)0x7d87, (q15_t)0x7d86, (q15_t)0x7d84, (q15_t)0x7d83, (q15_t)0x7d82, (q15_t)0x7d81,
+  (q15_t)0x7d7f, (q15_t)0x7d7e, (q15_t)0x7d7d, (q15_t)0x7d7c, (q15_t)0x7d7a, (q15_t)0x7d79, (q15_t)0x7d78, (q15_t)0x7d77,
+  (q15_t)0x7d75, (q15_t)0x7d74, (q15_t)0x7d73, (q15_t)0x7d72, (q15_t)0x7d70, (q15_t)0x7d6f, (q15_t)0x7d6e, (q15_t)0x7d6d,
+  (q15_t)0x7d6b, (q15_t)0x7d6a, (q15_t)0x7d69, (q15_t)0x7d68, (q15_t)0x7d66, (q15_t)0x7d65, (q15_t)0x7d64, (q15_t)0x7d63,
+  (q15_t)0x7d61, (q15_t)0x7d60, (q15_t)0x7d5f, (q15_t)0x7d5e, (q15_t)0x7d5c, (q15_t)0x7d5b, (q15_t)0x7d5a, (q15_t)0x7d59,
+  (q15_t)0x7d57, (q15_t)0x7d56, (q15_t)0x7d55, (q15_t)0x7d53, (q15_t)0x7d52, (q15_t)0x7d51, (q15_t)0x7d50, (q15_t)0x7d4e,
+  (q15_t)0x7d4d, (q15_t)0x7d4c, (q15_t)0x7d4a, (q15_t)0x7d49, (q15_t)0x7d48, (q15_t)0x7d47, (q15_t)0x7d45, (q15_t)0x7d44,
+  (q15_t)0x7d43, (q15_t)0x7d41, (q15_t)0x7d40, (q15_t)0x7d3f, (q15_t)0x7d3e, (q15_t)0x7d3c, (q15_t)0x7d3b, (q15_t)0x7d3a,
+  (q15_t)0x7d38, (q15_t)0x7d37, (q15_t)0x7d36, (q15_t)0x7d34, (q15_t)0x7d33, (q15_t)0x7d32, (q15_t)0x7d31, (q15_t)0x7d2f,
+  (q15_t)0x7d2e, (q15_t)0x7d2d, (q15_t)0x7d2b, (q15_t)0x7d2a, (q15_t)0x7d29, (q15_t)0x7d27, (q15_t)0x7d26, (q15_t)0x7d25,
+  (q15_t)0x7d23, (q15_t)0x7d22, (q15_t)0x7d21, (q15_t)0x7d1f, (q15_t)0x7d1e, (q15_t)0x7d1d, (q15_t)0x7d1b, (q15_t)0x7d1a,
+  (q15_t)0x7d19, (q15_t)0x7d17, (q15_t)0x7d16, (q15_t)0x7d15, (q15_t)0x7d13, (q15_t)0x7d12, (q15_t)0x7d11, (q15_t)0x7d0f,
+  (q15_t)0x7d0e, (q15_t)0x7d0d, (q15_t)0x7d0b, (q15_t)0x7d0a, (q15_t)0x7d09, (q15_t)0x7d07, (q15_t)0x7d06, (q15_t)0x7d05,
+  (q15_t)0x7d03, (q15_t)0x7d02, (q15_t)0x7d01, (q15_t)0x7cff, (q15_t)0x7cfe, (q15_t)0x7cfd, (q15_t)0x7cfb, (q15_t)0x7cfa,
+  (q15_t)0x7cf9, (q15_t)0x7cf7, (q15_t)0x7cf6, (q15_t)0x7cf4, (q15_t)0x7cf3, (q15_t)0x7cf2, (q15_t)0x7cf0, (q15_t)0x7cef,
+  (q15_t)0x7cee, (q15_t)0x7cec, (q15_t)0x7ceb, (q15_t)0x7ce9, (q15_t)0x7ce8, (q15_t)0x7ce7, (q15_t)0x7ce5, (q15_t)0x7ce4,
+  (q15_t)0x7ce3, (q15_t)0x7ce1, (q15_t)0x7ce0, (q15_t)0x7cde, (q15_t)0x7cdd, (q15_t)0x7cdc, (q15_t)0x7cda, (q15_t)0x7cd9,
+  (q15_t)0x7cd8, (q15_t)0x7cd6, (q15_t)0x7cd5, (q15_t)0x7cd3, (q15_t)0x7cd2, (q15_t)0x7cd1, (q15_t)0x7ccf, (q15_t)0x7cce,
+  (q15_t)0x7ccc, (q15_t)0x7ccb, (q15_t)0x7cca, (q15_t)0x7cc8, (q15_t)0x7cc7, (q15_t)0x7cc5, (q15_t)0x7cc4, (q15_t)0x7cc3,
+  (q15_t)0x7cc1, (q15_t)0x7cc0, (q15_t)0x7cbe, (q15_t)0x7cbd, (q15_t)0x7cbc, (q15_t)0x7cba, (q15_t)0x7cb9, (q15_t)0x7cb7,
+  (q15_t)0x7cb6, (q15_t)0x7cb5, (q15_t)0x7cb3, (q15_t)0x7cb2, (q15_t)0x7cb0, (q15_t)0x7caf, (q15_t)0x7cad, (q15_t)0x7cac,
+  (q15_t)0x7cab, (q15_t)0x7ca9, (q15_t)0x7ca8, (q15_t)0x7ca6, (q15_t)0x7ca5, (q15_t)0x7ca3, (q15_t)0x7ca2, (q15_t)0x7ca1,
+  (q15_t)0x7c9f, (q15_t)0x7c9e, (q15_t)0x7c9c, (q15_t)0x7c9b, (q15_t)0x7c99, (q15_t)0x7c98, (q15_t)0x7c97, (q15_t)0x7c95,
+  (q15_t)0x7c94, (q15_t)0x7c92, (q15_t)0x7c91, (q15_t)0x7c8f, (q15_t)0x7c8e, (q15_t)0x7c8c, (q15_t)0x7c8b, (q15_t)0x7c8a,
+  (q15_t)0x7c88, (q15_t)0x7c87, (q15_t)0x7c85, (q15_t)0x7c84, (q15_t)0x7c82, (q15_t)0x7c81, (q15_t)0x7c7f, (q15_t)0x7c7e,
+  (q15_t)0x7c7c, (q15_t)0x7c7b, (q15_t)0x7c79, (q15_t)0x7c78, (q15_t)0x7c77, (q15_t)0x7c75, (q15_t)0x7c74, (q15_t)0x7c72,
+  (q15_t)0x7c71, (q15_t)0x7c6f, (q15_t)0x7c6e, (q15_t)0x7c6c, (q15_t)0x7c6b, (q15_t)0x7c69, (q15_t)0x7c68, (q15_t)0x7c66,
+  (q15_t)0x7c65, (q15_t)0x7c63, (q15_t)0x7c62, (q15_t)0x7c60, (q15_t)0x7c5f, (q15_t)0x7c5d, (q15_t)0x7c5c, (q15_t)0x7c5a,
+  (q15_t)0x7c59, (q15_t)0x7c58, (q15_t)0x7c56, (q15_t)0x7c55, (q15_t)0x7c53, (q15_t)0x7c52, (q15_t)0x7c50, (q15_t)0x7c4f,
+  (q15_t)0x7c4d, (q15_t)0x7c4c, (q15_t)0x7c4a, (q15_t)0x7c49, (q15_t)0x7c47, (q15_t)0x7c46, (q15_t)0x7c44, (q15_t)0x7c43,
+  (q15_t)0x7c41, (q15_t)0x7c3f, (q15_t)0x7c3e, (q15_t)0x7c3c, (q15_t)0x7c3b, (q15_t)0x7c39, (q15_t)0x7c38, (q15_t)0x7c36,
+  (q15_t)0x7c35, (q15_t)0x7c33, (q15_t)0x7c32, (q15_t)0x7c30, (q15_t)0x7c2f, (q15_t)0x7c2d, (q15_t)0x7c2c, (q15_t)0x7c2a,
+  (q15_t)0x7c29, (q15_t)0x7c27, (q15_t)0x7c26, (q15_t)0x7c24, (q15_t)0x7c23, (q15_t)0x7c21, (q15_t)0x7c20, (q15_t)0x7c1e,
+  (q15_t)0x7c1c, (q15_t)0x7c1b, (q15_t)0x7c19, (q15_t)0x7c18, (q15_t)0x7c16, (q15_t)0x7c15, (q15_t)0x7c13, (q15_t)0x7c12,
+  (q15_t)0x7c10, (q15_t)0x7c0f, (q15_t)0x7c0d, (q15_t)0x7c0b, (q15_t)0x7c0a, (q15_t)0x7c08, (q15_t)0x7c07, (q15_t)0x7c05,
+  (q15_t)0x7c04, (q15_t)0x7c02, (q15_t)0x7c01, (q15_t)0x7bff, (q15_t)0x7bfd, (q15_t)0x7bfc, (q15_t)0x7bfa, (q15_t)0x7bf9,
+  (q15_t)0x7bf7, (q15_t)0x7bf6, (q15_t)0x7bf4, (q15_t)0x7bf3, (q15_t)0x7bf1, (q15_t)0x7bef, (q15_t)0x7bee, (q15_t)0x7bec,
+  (q15_t)0x7beb, (q15_t)0x7be9, (q15_t)0x7be8, (q15_t)0x7be6, (q15_t)0x7be4, (q15_t)0x7be3, (q15_t)0x7be1, (q15_t)0x7be0,
+  (q15_t)0x7bde, (q15_t)0x7bdc, (q15_t)0x7bdb, (q15_t)0x7bd9, (q15_t)0x7bd8, (q15_t)0x7bd6, (q15_t)0x7bd5, (q15_t)0x7bd3,
+  (q15_t)0x7bd1, (q15_t)0x7bd0, (q15_t)0x7bce, (q15_t)0x7bcd, (q15_t)0x7bcb, (q15_t)0x7bc9, (q15_t)0x7bc8, (q15_t)0x7bc6,
+  (q15_t)0x7bc5, (q15_t)0x7bc3, (q15_t)0x7bc1, (q15_t)0x7bc0, (q15_t)0x7bbe, (q15_t)0x7bbd, (q15_t)0x7bbb, (q15_t)0x7bb9,
+  (q15_t)0x7bb8, (q15_t)0x7bb6, (q15_t)0x7bb5, (q15_t)0x7bb3, (q15_t)0x7bb1, (q15_t)0x7bb0, (q15_t)0x7bae, (q15_t)0x7bac,
+  (q15_t)0x7bab, (q15_t)0x7ba9, (q15_t)0x7ba8, (q15_t)0x7ba6, (q15_t)0x7ba4, (q15_t)0x7ba3, (q15_t)0x7ba1, (q15_t)0x7b9f,
+  (q15_t)0x7b9e, (q15_t)0x7b9c, (q15_t)0x7b9b, (q15_t)0x7b99, (q15_t)0x7b97, (q15_t)0x7b96, (q15_t)0x7b94, (q15_t)0x7b92,
+  (q15_t)0x7b91, (q15_t)0x7b8f, (q15_t)0x7b8d, (q15_t)0x7b8c, (q15_t)0x7b8a, (q15_t)0x7b89, (q15_t)0x7b87, (q15_t)0x7b85,
+  (q15_t)0x7b84, (q15_t)0x7b82, (q15_t)0x7b80, (q15_t)0x7b7f, (q15_t)0x7b7d, (q15_t)0x7b7b, (q15_t)0x7b7a, (q15_t)0x7b78,
+  (q15_t)0x7b76, (q15_t)0x7b75, (q15_t)0x7b73, (q15_t)0x7b71, (q15_t)0x7b70, (q15_t)0x7b6e, (q15_t)0x7b6c, (q15_t)0x7b6b,
+  (q15_t)0x7b69, (q15_t)0x7b67, (q15_t)0x7b66, (q15_t)0x7b64, (q15_t)0x7b62, (q15_t)0x7b61, (q15_t)0x7b5f, (q15_t)0x7b5d,
+  (q15_t)0x7b5c, (q15_t)0x7b5a, (q15_t)0x7b58, (q15_t)0x7b57, (q15_t)0x7b55, (q15_t)0x7b53, (q15_t)0x7b52, (q15_t)0x7b50,
+  (q15_t)0x7b4e, (q15_t)0x7b4d, (q15_t)0x7b4b, (q15_t)0x7b49, (q15_t)0x7b47, (q15_t)0x7b46, (q15_t)0x7b44, (q15_t)0x7b42,
+  (q15_t)0x7b41, (q15_t)0x7b3f, (q15_t)0x7b3d, (q15_t)0x7b3c, (q15_t)0x7b3a, (q15_t)0x7b38, (q15_t)0x7b37, (q15_t)0x7b35,
+  (q15_t)0x7b33, (q15_t)0x7b31, (q15_t)0x7b30, (q15_t)0x7b2e, (q15_t)0x7b2c, (q15_t)0x7b2b, (q15_t)0x7b29, (q15_t)0x7b27,
+  (q15_t)0x7b25, (q15_t)0x7b24, (q15_t)0x7b22, (q15_t)0x7b20, (q15_t)0x7b1f, (q15_t)0x7b1d, (q15_t)0x7b1b, (q15_t)0x7b19,
+  (q15_t)0x7b18, (q15_t)0x7b16, (q15_t)0x7b14, (q15_t)0x7b13, (q15_t)0x7b11, (q15_t)0x7b0f, (q15_t)0x7b0d, (q15_t)0x7b0c,
+  (q15_t)0x7b0a, (q15_t)0x7b08, (q15_t)0x7b06, (q15_t)0x7b05, (q15_t)0x7b03, (q15_t)0x7b01, (q15_t)0x7aff, (q15_t)0x7afe,
+  (q15_t)0x7afc, (q15_t)0x7afa, (q15_t)0x7af8, (q15_t)0x7af7, (q15_t)0x7af5, (q15_t)0x7af3, (q15_t)0x7af2, (q15_t)0x7af0,
+  (q15_t)0x7aee, (q15_t)0x7aec, (q15_t)0x7aeb, (q15_t)0x7ae9, (q15_t)0x7ae7, (q15_t)0x7ae5, (q15_t)0x7ae3, (q15_t)0x7ae2,
+  (q15_t)0x7ae0, (q15_t)0x7ade, (q15_t)0x7adc, (q15_t)0x7adb, (q15_t)0x7ad9, (q15_t)0x7ad7, (q15_t)0x7ad5, (q15_t)0x7ad4,
+  (q15_t)0x7ad2, (q15_t)0x7ad0, (q15_t)0x7ace, (q15_t)0x7acd, (q15_t)0x7acb, (q15_t)0x7ac9, (q15_t)0x7ac7, (q15_t)0x7ac5,
+  (q15_t)0x7ac4, (q15_t)0x7ac2, (q15_t)0x7ac0, (q15_t)0x7abe, (q15_t)0x7abd, (q15_t)0x7abb, (q15_t)0x7ab9, (q15_t)0x7ab7,
+  (q15_t)0x7ab5, (q15_t)0x7ab4, (q15_t)0x7ab2, (q15_t)0x7ab0, (q15_t)0x7aae, (q15_t)0x7aac, (q15_t)0x7aab, (q15_t)0x7aa9,
+  (q15_t)0x7aa7, (q15_t)0x7aa5, (q15_t)0x7aa3, (q15_t)0x7aa2, (q15_t)0x7aa0, (q15_t)0x7a9e, (q15_t)0x7a9c, (q15_t)0x7a9a,
+  (q15_t)0x7a99, (q15_t)0x7a97, (q15_t)0x7a95, (q15_t)0x7a93, (q15_t)0x7a91, (q15_t)0x7a90, (q15_t)0x7a8e, (q15_t)0x7a8c,
+  (q15_t)0x7a8a, (q15_t)0x7a88, (q15_t)0x7a87, (q15_t)0x7a85, (q15_t)0x7a83, (q15_t)0x7a81, (q15_t)0x7a7f, (q15_t)0x7a7d,
+  (q15_t)0x7a7c, (q15_t)0x7a7a, (q15_t)0x7a78, (q15_t)0x7a76, (q15_t)0x7a74, (q15_t)0x7a72, (q15_t)0x7a71, (q15_t)0x7a6f,
+  (q15_t)0x7a6d, (q15_t)0x7a6b, (q15_t)0x7a69, (q15_t)0x7a67, (q15_t)0x7a66, (q15_t)0x7a64, (q15_t)0x7a62, (q15_t)0x7a60,
+  (q15_t)0x7a5e, (q15_t)0x7a5c, (q15_t)0x7a5b, (q15_t)0x7a59, (q15_t)0x7a57, (q15_t)0x7a55, (q15_t)0x7a53, (q15_t)0x7a51,
+  (q15_t)0x7a4f, (q15_t)0x7a4e, (q15_t)0x7a4c, (q15_t)0x7a4a, (q15_t)0x7a48, (q15_t)0x7a46, (q15_t)0x7a44, (q15_t)0x7a42,
+  (q15_t)0x7a41, (q15_t)0x7a3f, (q15_t)0x7a3d, (q15_t)0x7a3b, (q15_t)0x7a39, (q15_t)0x7a37, (q15_t)0x7a35, (q15_t)0x7a34,
+  (q15_t)0x7a32, (q15_t)0x7a30, (q15_t)0x7a2e, (q15_t)0x7a2c, (q15_t)0x7a2a, (q15_t)0x7a28, (q15_t)0x7a26, (q15_t)0x7a25,
+  (q15_t)0x7a23, (q15_t)0x7a21, (q15_t)0x7a1f, (q15_t)0x7a1d, (q15_t)0x7a1b, (q15_t)0x7a19, (q15_t)0x7a17, (q15_t)0x7a16,
+  (q15_t)0x7a14, (q15_t)0x7a12, (q15_t)0x7a10, (q15_t)0x7a0e, (q15_t)0x7a0c, (q15_t)0x7a0a, (q15_t)0x7a08, (q15_t)0x7a06,
+  (q15_t)0x7a04, (q15_t)0x7a03, (q15_t)0x7a01, (q15_t)0x79ff, (q15_t)0x79fd, (q15_t)0x79fb, (q15_t)0x79f9, (q15_t)0x79f7,
+  (q15_t)0x79f5, (q15_t)0x79f3, (q15_t)0x79f1, (q15_t)0x79f0, (q15_t)0x79ee, (q15_t)0x79ec, (q15_t)0x79ea, (q15_t)0x79e8,
+  (q15_t)0x79e6, (q15_t)0x79e4, (q15_t)0x79e2, (q15_t)0x79e0, (q15_t)0x79de, (q15_t)0x79dc, (q15_t)0x79da, (q15_t)0x79d9,
+  (q15_t)0x79d7, (q15_t)0x79d5, (q15_t)0x79d3, (q15_t)0x79d1, (q15_t)0x79cf, (q15_t)0x79cd, (q15_t)0x79cb, (q15_t)0x79c9,
+  (q15_t)0x79c7, (q15_t)0x79c5, (q15_t)0x79c3, (q15_t)0x79c1, (q15_t)0x79bf, (q15_t)0x79bd, (q15_t)0x79bc, (q15_t)0x79ba,
+  (q15_t)0x79b8, (q15_t)0x79b6, (q15_t)0x79b4, (q15_t)0x79b2, (q15_t)0x79b0, (q15_t)0x79ae, (q15_t)0x79ac, (q15_t)0x79aa,
+  (q15_t)0x79a8, (q15_t)0x79a6, (q15_t)0x79a4, (q15_t)0x79a2, (q15_t)0x79a0, (q15_t)0x799e, (q15_t)0x799c, (q15_t)0x799a,
+  (q15_t)0x7998, (q15_t)0x7996, (q15_t)0x7994, (q15_t)0x7992, (q15_t)0x7991, (q15_t)0x798f, (q15_t)0x798d, (q15_t)0x798b,
+  (q15_t)0x7989, (q15_t)0x7987, (q15_t)0x7985, (q15_t)0x7983, (q15_t)0x7981, (q15_t)0x797f, (q15_t)0x797d, (q15_t)0x797b,
+  (q15_t)0x7979, (q15_t)0x7977, (q15_t)0x7975, (q15_t)0x7973, (q15_t)0x7971, (q15_t)0x796f, (q15_t)0x796d, (q15_t)0x796b,
+  (q15_t)0x7969, (q15_t)0x7967, (q15_t)0x7965, (q15_t)0x7963, (q15_t)0x7961, (q15_t)0x795f, (q15_t)0x795d, (q15_t)0x795b,
+  (q15_t)0x7959, (q15_t)0x7957, (q15_t)0x7955, (q15_t)0x7953, (q15_t)0x7951, (q15_t)0x794f, (q15_t)0x794d, (q15_t)0x794b,
+  (q15_t)0x7949, (q15_t)0x7947, (q15_t)0x7945, (q15_t)0x7943, (q15_t)0x7941, (q15_t)0x793f, (q15_t)0x793d, (q15_t)0x793b,
+  (q15_t)0x7939, (q15_t)0x7937, (q15_t)0x7935, (q15_t)0x7933, (q15_t)0x7931, (q15_t)0x792f, (q15_t)0x792d, (q15_t)0x792b,
+  (q15_t)0x7929, (q15_t)0x7927, (q15_t)0x7925, (q15_t)0x7923, (q15_t)0x7921, (q15_t)0x791f, (q15_t)0x791d, (q15_t)0x791a,
+  (q15_t)0x7918, (q15_t)0x7916, (q15_t)0x7914, (q15_t)0x7912, (q15_t)0x7910, (q15_t)0x790e, (q15_t)0x790c, (q15_t)0x790a,
+  (q15_t)0x7908, (q15_t)0x7906, (q15_t)0x7904, (q15_t)0x7902, (q15_t)0x7900, (q15_t)0x78fe, (q15_t)0x78fc, (q15_t)0x78fa,
+  (q15_t)0x78f8, (q15_t)0x78f6, (q15_t)0x78f4, (q15_t)0x78f2, (q15_t)0x78f0, (q15_t)0x78ed, (q15_t)0x78eb, (q15_t)0x78e9,
+  (q15_t)0x78e7, (q15_t)0x78e5, (q15_t)0x78e3, (q15_t)0x78e1, (q15_t)0x78df, (q15_t)0x78dd, (q15_t)0x78db, (q15_t)0x78d9,
+  (q15_t)0x78d7, (q15_t)0x78d5, (q15_t)0x78d3, (q15_t)0x78d1, (q15_t)0x78ce, (q15_t)0x78cc, (q15_t)0x78ca, (q15_t)0x78c8,
+  (q15_t)0x78c6, (q15_t)0x78c4, (q15_t)0x78c2, (q15_t)0x78c0, (q15_t)0x78be, (q15_t)0x78bc, (q15_t)0x78ba, (q15_t)0x78b8,
+  (q15_t)0x78b5, (q15_t)0x78b3, (q15_t)0x78b1, (q15_t)0x78af, (q15_t)0x78ad, (q15_t)0x78ab, (q15_t)0x78a9, (q15_t)0x78a7,
+  (q15_t)0x78a5, (q15_t)0x78a3, (q15_t)0x78a0, (q15_t)0x789e, (q15_t)0x789c, (q15_t)0x789a, (q15_t)0x7898, (q15_t)0x7896,
+  (q15_t)0x7894, (q15_t)0x7892, (q15_t)0x7890, (q15_t)0x788e, (q15_t)0x788b, (q15_t)0x7889, (q15_t)0x7887, (q15_t)0x7885,
+  (q15_t)0x7883, (q15_t)0x7881, (q15_t)0x787f, (q15_t)0x787d, (q15_t)0x787a, (q15_t)0x7878, (q15_t)0x7876, (q15_t)0x7874,
+  (q15_t)0x7872, (q15_t)0x7870, (q15_t)0x786e, (q15_t)0x786c, (q15_t)0x7869, (q15_t)0x7867, (q15_t)0x7865, (q15_t)0x7863,
+  (q15_t)0x7861, (q15_t)0x785f, (q15_t)0x785d, (q15_t)0x785b, (q15_t)0x7858, (q15_t)0x7856, (q15_t)0x7854, (q15_t)0x7852,
+  (q15_t)0x7850, (q15_t)0x784e, (q15_t)0x784c, (q15_t)0x7849, (q15_t)0x7847, (q15_t)0x7845, (q15_t)0x7843, (q15_t)0x7841,
+  (q15_t)0x783f, (q15_t)0x783c, (q15_t)0x783a, (q15_t)0x7838, (q15_t)0x7836, (q15_t)0x7834, (q15_t)0x7832, (q15_t)0x7830,
+  (q15_t)0x782d, (q15_t)0x782b, (q15_t)0x7829, (q15_t)0x7827, (q15_t)0x7825, (q15_t)0x7823, (q15_t)0x7820, (q15_t)0x781e,
+  (q15_t)0x781c, (q15_t)0x781a, (q15_t)0x7818, (q15_t)0x7816, (q15_t)0x7813, (q15_t)0x7811, (q15_t)0x780f, (q15_t)0x780d,
+  (q15_t)0x780b, (q15_t)0x7808, (q15_t)0x7806, (q15_t)0x7804, (q15_t)0x7802, (q15_t)0x7800, (q15_t)0x77fe, (q15_t)0x77fb,
+  (q15_t)0x77f9, (q15_t)0x77f7, (q15_t)0x77f5, (q15_t)0x77f3, (q15_t)0x77f0, (q15_t)0x77ee, (q15_t)0x77ec, (q15_t)0x77ea,
+  (q15_t)0x77e8, (q15_t)0x77e5, (q15_t)0x77e3, (q15_t)0x77e1, (q15_t)0x77df, (q15_t)0x77dd, (q15_t)0x77da, (q15_t)0x77d8,
+  (q15_t)0x77d6, (q15_t)0x77d4, (q15_t)0x77d2, (q15_t)0x77cf, (q15_t)0x77cd, (q15_t)0x77cb, (q15_t)0x77c9, (q15_t)0x77c6,
+  (q15_t)0x77c4, (q15_t)0x77c2, (q15_t)0x77c0, (q15_t)0x77be, (q15_t)0x77bb, (q15_t)0x77b9, (q15_t)0x77b7, (q15_t)0x77b5,
+  (q15_t)0x77b2, (q15_t)0x77b0, (q15_t)0x77ae, (q15_t)0x77ac, (q15_t)0x77aa, (q15_t)0x77a7, (q15_t)0x77a5, (q15_t)0x77a3,
+  (q15_t)0x77a1, (q15_t)0x779e, (q15_t)0x779c, (q15_t)0x779a, (q15_t)0x7798, (q15_t)0x7795, (q15_t)0x7793, (q15_t)0x7791,
+  (q15_t)0x778f, (q15_t)0x778c, (q15_t)0x778a, (q15_t)0x7788, (q15_t)0x7786, (q15_t)0x7783, (q15_t)0x7781, (q15_t)0x777f,
+  (q15_t)0x777d, (q15_t)0x777a, (q15_t)0x7778, (q15_t)0x7776, (q15_t)0x7774, (q15_t)0x7771, (q15_t)0x776f, (q15_t)0x776d,
+  (q15_t)0x776b, (q15_t)0x7768, (q15_t)0x7766, (q15_t)0x7764, (q15_t)0x7762, (q15_t)0x775f, (q15_t)0x775d, (q15_t)0x775b,
+  (q15_t)0x7759, (q15_t)0x7756, (q15_t)0x7754, (q15_t)0x7752, (q15_t)0x774f, (q15_t)0x774d, (q15_t)0x774b, (q15_t)0x7749,
+  (q15_t)0x7746, (q15_t)0x7744, (q15_t)0x7742, (q15_t)0x773f, (q15_t)0x773d, (q15_t)0x773b, (q15_t)0x7739, (q15_t)0x7736,
+  (q15_t)0x7734, (q15_t)0x7732, (q15_t)0x772f, (q15_t)0x772d, (q15_t)0x772b, (q15_t)0x7729, (q15_t)0x7726, (q15_t)0x7724,
+  (q15_t)0x7722, (q15_t)0x771f, (q15_t)0x771d, (q15_t)0x771b, (q15_t)0x7719, (q15_t)0x7716, (q15_t)0x7714, (q15_t)0x7712,
+  (q15_t)0x770f, (q15_t)0x770d, (q15_t)0x770b, (q15_t)0x7708, (q15_t)0x7706, (q15_t)0x7704, (q15_t)0x7701, (q15_t)0x76ff,
+  (q15_t)0x76fd, (q15_t)0x76fa, (q15_t)0x76f8, (q15_t)0x76f6, (q15_t)0x76f4, (q15_t)0x76f1, (q15_t)0x76ef, (q15_t)0x76ed,
+  (q15_t)0x76ea, (q15_t)0x76e8, (q15_t)0x76e6, (q15_t)0x76e3, (q15_t)0x76e1, (q15_t)0x76df, (q15_t)0x76dc, (q15_t)0x76da,
+  (q15_t)0x76d8, (q15_t)0x76d5, (q15_t)0x76d3, (q15_t)0x76d1, (q15_t)0x76ce, (q15_t)0x76cc, (q15_t)0x76ca, (q15_t)0x76c7,
+  (q15_t)0x76c5, (q15_t)0x76c3, (q15_t)0x76c0, (q15_t)0x76be, (q15_t)0x76bc, (q15_t)0x76b9, (q15_t)0x76b7, (q15_t)0x76b4,
+  (q15_t)0x76b2, (q15_t)0x76b0, (q15_t)0x76ad, (q15_t)0x76ab, (q15_t)0x76a9, (q15_t)0x76a6, (q15_t)0x76a4, (q15_t)0x76a2,
+  (q15_t)0x769f, (q15_t)0x769d, (q15_t)0x769b, (q15_t)0x7698, (q15_t)0x7696, (q15_t)0x7693, (q15_t)0x7691, (q15_t)0x768f,
+  (q15_t)0x768c, (q15_t)0x768a, (q15_t)0x7688, (q15_t)0x7685, (q15_t)0x7683, (q15_t)0x7681, (q15_t)0x767e, (q15_t)0x767c,
+  (q15_t)0x7679, (q15_t)0x7677, (q15_t)0x7675, (q15_t)0x7672, (q15_t)0x7670, (q15_t)0x766d, (q15_t)0x766b, (q15_t)0x7669,
+  (q15_t)0x7666, (q15_t)0x7664, (q15_t)0x7662, (q15_t)0x765f, (q15_t)0x765d, (q15_t)0x765a, (q15_t)0x7658, (q15_t)0x7656,
+  (q15_t)0x7653, (q15_t)0x7651, (q15_t)0x764e, (q15_t)0x764c, (q15_t)0x764a, (q15_t)0x7647, (q15_t)0x7645, (q15_t)0x7642,
+  (q15_t)0x7640, (q15_t)0x763e, (q15_t)0x763b, (q15_t)0x7639, (q15_t)0x7636, (q15_t)0x7634, (q15_t)0x7632, (q15_t)0x762f,
+  (q15_t)0x762d, (q15_t)0x762a, (q15_t)0x7628, (q15_t)0x7625, (q15_t)0x7623, (q15_t)0x7621, (q15_t)0x761e, (q15_t)0x761c,
+  (q15_t)0x7619, (q15_t)0x7617, (q15_t)0x7615, (q15_t)0x7612, (q15_t)0x7610, (q15_t)0x760d, (q15_t)0x760b, (q15_t)0x7608,
+  (q15_t)0x7606, (q15_t)0x7604, (q15_t)0x7601, (q15_t)0x75ff, (q15_t)0x75fc, (q15_t)0x75fa, (q15_t)0x75f7, (q15_t)0x75f5,
+  (q15_t)0x75f2, (q15_t)0x75f0, (q15_t)0x75ee, (q15_t)0x75eb, (q15_t)0x75e9, (q15_t)0x75e6, (q15_t)0x75e4, (q15_t)0x75e1,
+  (q15_t)0x75df, (q15_t)0x75dc, (q15_t)0x75da, (q15_t)0x75d8, (q15_t)0x75d5, (q15_t)0x75d3, (q15_t)0x75d0, (q15_t)0x75ce,
+  (q15_t)0x75cb, (q15_t)0x75c9, (q15_t)0x75c6, (q15_t)0x75c4, (q15_t)0x75c1, (q15_t)0x75bf, (q15_t)0x75bc, (q15_t)0x75ba,
+  (q15_t)0x75b8, (q15_t)0x75b5, (q15_t)0x75b3, (q15_t)0x75b0, (q15_t)0x75ae, (q15_t)0x75ab, (q15_t)0x75a9, (q15_t)0x75a6,
+  (q15_t)0x75a4, (q15_t)0x75a1, (q15_t)0x759f, (q15_t)0x759c, (q15_t)0x759a, (q15_t)0x7597, (q15_t)0x7595, (q15_t)0x7592,
+  (q15_t)0x7590, (q15_t)0x758d, (q15_t)0x758b, (q15_t)0x7588, (q15_t)0x7586, (q15_t)0x7584, (q15_t)0x7581, (q15_t)0x757f,
+  (q15_t)0x757c, (q15_t)0x757a, (q15_t)0x7577, (q15_t)0x7575, (q15_t)0x7572, (q15_t)0x7570, (q15_t)0x756d, (q15_t)0x756b,
+  (q15_t)0x7568, (q15_t)0x7566, (q15_t)0x7563, (q15_t)0x7561, (q15_t)0x755e, (q15_t)0x755c, (q15_t)0x7559, (q15_t)0x7556,
+  (q15_t)0x7554, (q15_t)0x7551, (q15_t)0x754f, (q15_t)0x754c, (q15_t)0x754a, (q15_t)0x7547, (q15_t)0x7545, (q15_t)0x7542,
+  (q15_t)0x7540, (q15_t)0x753d, (q15_t)0x753b, (q15_t)0x7538, (q15_t)0x7536, (q15_t)0x7533, (q15_t)0x7531, (q15_t)0x752e,
+  (q15_t)0x752c, (q15_t)0x7529, (q15_t)0x7527, (q15_t)0x7524, (q15_t)0x7522, (q15_t)0x751f, (q15_t)0x751c, (q15_t)0x751a,
+  (q15_t)0x7517, (q15_t)0x7515, (q15_t)0x7512, (q15_t)0x7510, (q15_t)0x750d, (q15_t)0x750b, (q15_t)0x7508, (q15_t)0x7506,
+  (q15_t)0x7503, (q15_t)0x7501, (q15_t)0x74fe, (q15_t)0x74fb, (q15_t)0x74f9, (q15_t)0x74f6, (q15_t)0x74f4, (q15_t)0x74f1,
+  (q15_t)0x74ef, (q15_t)0x74ec, (q15_t)0x74ea, (q15_t)0x74e7, (q15_t)0x74e4, (q15_t)0x74e2, (q15_t)0x74df, (q15_t)0x74dd,
+  (q15_t)0x74da, (q15_t)0x74d8, (q15_t)0x74d5, (q15_t)0x74d2, (q15_t)0x74d0, (q15_t)0x74cd, (q15_t)0x74cb, (q15_t)0x74c8,
+  (q15_t)0x74c6, (q15_t)0x74c3, (q15_t)0x74c0, (q15_t)0x74be, (q15_t)0x74bb, (q15_t)0x74b9, (q15_t)0x74b6, (q15_t)0x74b4,
+  (q15_t)0x74b1, (q15_t)0x74ae, (q15_t)0x74ac, (q15_t)0x74a9, (q15_t)0x74a7, (q15_t)0x74a4, (q15_t)0x74a1, (q15_t)0x749f,
+  (q15_t)0x749c, (q15_t)0x749a, (q15_t)0x7497, (q15_t)0x7495, (q15_t)0x7492, (q15_t)0x748f, (q15_t)0x748d, (q15_t)0x748a,
+  (q15_t)0x7488, (q15_t)0x7485, (q15_t)0x7482, (q15_t)0x7480, (q15_t)0x747d, (q15_t)0x747b, (q15_t)0x7478, (q15_t)0x7475,
+  (q15_t)0x7473, (q15_t)0x7470, (q15_t)0x746d, (q15_t)0x746b, (q15_t)0x7468, (q15_t)0x7466, (q15_t)0x7463, (q15_t)0x7460,
+  (q15_t)0x745e, (q15_t)0x745b, (q15_t)0x7459, (q15_t)0x7456, (q15_t)0x7453, (q15_t)0x7451, (q15_t)0x744e, (q15_t)0x744b,
+  (q15_t)0x7449, (q15_t)0x7446, (q15_t)0x7444, (q15_t)0x7441, (q15_t)0x743e, (q15_t)0x743c, (q15_t)0x7439, (q15_t)0x7436,
+  (q15_t)0x7434, (q15_t)0x7431, (q15_t)0x742f, (q15_t)0x742c, (q15_t)0x7429, (q15_t)0x7427, (q15_t)0x7424, (q15_t)0x7421,
+  (q15_t)0x741f, (q15_t)0x741c, (q15_t)0x7419, (q15_t)0x7417, (q15_t)0x7414, (q15_t)0x7411, (q15_t)0x740f, (q15_t)0x740c,
+  (q15_t)0x740a, (q15_t)0x7407, (q15_t)0x7404, (q15_t)0x7402, (q15_t)0x73ff, (q15_t)0x73fc, (q15_t)0x73fa, (q15_t)0x73f7,
+  (q15_t)0x73f4, (q15_t)0x73f2, (q15_t)0x73ef, (q15_t)0x73ec, (q15_t)0x73ea, (q15_t)0x73e7, (q15_t)0x73e4, (q15_t)0x73e2,
+  (q15_t)0x73df, (q15_t)0x73dc, (q15_t)0x73da, (q15_t)0x73d7, (q15_t)0x73d4, (q15_t)0x73d2, (q15_t)0x73cf, (q15_t)0x73cc,
+  (q15_t)0x73ca, (q15_t)0x73c7, (q15_t)0x73c4, (q15_t)0x73c1, (q15_t)0x73bf, (q15_t)0x73bc, (q15_t)0x73b9, (q15_t)0x73b7,
+  (q15_t)0x73b4, (q15_t)0x73b1, (q15_t)0x73af, (q15_t)0x73ac, (q15_t)0x73a9, (q15_t)0x73a7, (q15_t)0x73a4, (q15_t)0x73a1,
+  (q15_t)0x739f, (q15_t)0x739c, (q15_t)0x7399, (q15_t)0x7396, (q15_t)0x7394, (q15_t)0x7391, (q15_t)0x738e, (q15_t)0x738c,
+  (q15_t)0x7389, (q15_t)0x7386, (q15_t)0x7384, (q15_t)0x7381, (q15_t)0x737e, (q15_t)0x737b, (q15_t)0x7379, (q15_t)0x7376,
+  (q15_t)0x7373, (q15_t)0x7371, (q15_t)0x736e, (q15_t)0x736b, (q15_t)0x7368, (q15_t)0x7366, (q15_t)0x7363, (q15_t)0x7360,
+  (q15_t)0x735e, (q15_t)0x735b, (q15_t)0x7358, (q15_t)0x7355, (q15_t)0x7353, (q15_t)0x7350, (q15_t)0x734d, (q15_t)0x734a,
+  (q15_t)0x7348, (q15_t)0x7345, (q15_t)0x7342, (q15_t)0x7340, (q15_t)0x733d, (q15_t)0x733a, (q15_t)0x7337, (q15_t)0x7335,
+  (q15_t)0x7332, (q15_t)0x732f, (q15_t)0x732c, (q15_t)0x732a, (q15_t)0x7327, (q15_t)0x7324, (q15_t)0x7321, (q15_t)0x731f,
+  (q15_t)0x731c, (q15_t)0x7319, (q15_t)0x7316, (q15_t)0x7314, (q15_t)0x7311, (q15_t)0x730e, (q15_t)0x730b, (q15_t)0x7309,
+  (q15_t)0x7306, (q15_t)0x7303, (q15_t)0x7300, (q15_t)0x72fe, (q15_t)0x72fb, (q15_t)0x72f8, (q15_t)0x72f5, (q15_t)0x72f3,
+  (q15_t)0x72f0, (q15_t)0x72ed, (q15_t)0x72ea, (q15_t)0x72e8, (q15_t)0x72e5, (q15_t)0x72e2, (q15_t)0x72df, (q15_t)0x72dc,
+  (q15_t)0x72da, (q15_t)0x72d7, (q15_t)0x72d4, (q15_t)0x72d1, (q15_t)0x72cf, (q15_t)0x72cc, (q15_t)0x72c9, (q15_t)0x72c6,
+  (q15_t)0x72c3, (q15_t)0x72c1, (q15_t)0x72be, (q15_t)0x72bb, (q15_t)0x72b8, (q15_t)0x72b5, (q15_t)0x72b3, (q15_t)0x72b0,
+  (q15_t)0x72ad, (q15_t)0x72aa, (q15_t)0x72a8, (q15_t)0x72a5, (q15_t)0x72a2, (q15_t)0x729f, (q15_t)0x729c, (q15_t)0x729a,
+  (q15_t)0x7297, (q15_t)0x7294, (q15_t)0x7291, (q15_t)0x728e, (q15_t)0x728c, (q15_t)0x7289, (q15_t)0x7286, (q15_t)0x7283,
+  (q15_t)0x7280, (q15_t)0x727e, (q15_t)0x727b, (q15_t)0x7278, (q15_t)0x7275, (q15_t)0x7272, (q15_t)0x726f, (q15_t)0x726d,
+  (q15_t)0x726a, (q15_t)0x7267, (q15_t)0x7264, (q15_t)0x7261, (q15_t)0x725f, (q15_t)0x725c, (q15_t)0x7259, (q15_t)0x7256,
+  (q15_t)0x7253, (q15_t)0x7250, (q15_t)0x724e, (q15_t)0x724b, (q15_t)0x7248, (q15_t)0x7245, (q15_t)0x7242, (q15_t)0x723f,
+  (q15_t)0x723d, (q15_t)0x723a, (q15_t)0x7237, (q15_t)0x7234, (q15_t)0x7231, (q15_t)0x722e, (q15_t)0x722c, (q15_t)0x7229,
+  (q15_t)0x7226, (q15_t)0x7223, (q15_t)0x7220, (q15_t)0x721d, (q15_t)0x721b, (q15_t)0x7218, (q15_t)0x7215, (q15_t)0x7212,
+  (q15_t)0x720f, (q15_t)0x720c, (q15_t)0x7209, (q15_t)0x7207, (q15_t)0x7204, (q15_t)0x7201, (q15_t)0x71fe, (q15_t)0x71fb,
+  (q15_t)0x71f8, (q15_t)0x71f5, (q15_t)0x71f3, (q15_t)0x71f0, (q15_t)0x71ed, (q15_t)0x71ea, (q15_t)0x71e7, (q15_t)0x71e4,
+  (q15_t)0x71e1, (q15_t)0x71df, (q15_t)0x71dc, (q15_t)0x71d9, (q15_t)0x71d6, (q15_t)0x71d3, (q15_t)0x71d0, (q15_t)0x71cd,
+  (q15_t)0x71ca, (q15_t)0x71c8, (q15_t)0x71c5, (q15_t)0x71c2, (q15_t)0x71bf, (q15_t)0x71bc, (q15_t)0x71b9, (q15_t)0x71b6,
+  (q15_t)0x71b3, (q15_t)0x71b0, (q15_t)0x71ae, (q15_t)0x71ab, (q15_t)0x71a8, (q15_t)0x71a5, (q15_t)0x71a2, (q15_t)0x719f,
+  (q15_t)0x719c, (q15_t)0x7199, (q15_t)0x7196, (q15_t)0x7194, (q15_t)0x7191, (q15_t)0x718e, (q15_t)0x718b, (q15_t)0x7188,
+  (q15_t)0x7185, (q15_t)0x7182, (q15_t)0x717f, (q15_t)0x717c, (q15_t)0x7179, (q15_t)0x7177, (q15_t)0x7174, (q15_t)0x7171,
+  (q15_t)0x716e, (q15_t)0x716b, (q15_t)0x7168, (q15_t)0x7165, (q15_t)0x7162, (q15_t)0x715f, (q15_t)0x715c, (q15_t)0x7159,
+  (q15_t)0x7156, (q15_t)0x7154, (q15_t)0x7151, (q15_t)0x714e, (q15_t)0x714b, (q15_t)0x7148, (q15_t)0x7145, (q15_t)0x7142,
+  (q15_t)0x713f, (q15_t)0x713c, (q15_t)0x7139, (q15_t)0x7136, (q15_t)0x7133, (q15_t)0x7130, (q15_t)0x712d, (q15_t)0x712b,
+  (q15_t)0x7128, (q15_t)0x7125, (q15_t)0x7122, (q15_t)0x711f, (q15_t)0x711c, (q15_t)0x7119, (q15_t)0x7116, (q15_t)0x7113,
+  (q15_t)0x7110, (q15_t)0x710d, (q15_t)0x710a, (q15_t)0x7107, (q15_t)0x7104, (q15_t)0x7101, (q15_t)0x70fe, (q15_t)0x70fb,
+  (q15_t)0x70f8, (q15_t)0x70f6, (q15_t)0x70f3, (q15_t)0x70f0, (q15_t)0x70ed, (q15_t)0x70ea, (q15_t)0x70e7, (q15_t)0x70e4,
+  (q15_t)0x70e1, (q15_t)0x70de, (q15_t)0x70db, (q15_t)0x70d8, (q15_t)0x70d5, (q15_t)0x70d2, (q15_t)0x70cf, (q15_t)0x70cc,
+  (q15_t)0x70c9, (q15_t)0x70c6, (q15_t)0x70c3, (q15_t)0x70c0, (q15_t)0x70bd, (q15_t)0x70ba, (q15_t)0x70b7, (q15_t)0x70b4,
+  (q15_t)0x70b1, (q15_t)0x70ae, (q15_t)0x70ab, (q15_t)0x70a8, (q15_t)0x70a5, (q15_t)0x70a2, (q15_t)0x709f, (q15_t)0x709c,
+  (q15_t)0x7099, (q15_t)0x7096, (q15_t)0x7093, (q15_t)0x7090, (q15_t)0x708d, (q15_t)0x708a, (q15_t)0x7087, (q15_t)0x7084,
+  (q15_t)0x7081, (q15_t)0x707e, (q15_t)0x707b, (q15_t)0x7078, (q15_t)0x7075, (q15_t)0x7072, (q15_t)0x706f, (q15_t)0x706c,
+  (q15_t)0x7069, (q15_t)0x7066, (q15_t)0x7063, (q15_t)0x7060, (q15_t)0x705d, (q15_t)0x705a, (q15_t)0x7057, (q15_t)0x7054,
+  (q15_t)0x7051, (q15_t)0x704e, (q15_t)0x704b, (q15_t)0x7048, (q15_t)0x7045, (q15_t)0x7042, (q15_t)0x703f, (q15_t)0x703c,
+  (q15_t)0x7039, (q15_t)0x7036, (q15_t)0x7033, (q15_t)0x7030, (q15_t)0x702d, (q15_t)0x702a, (q15_t)0x7027, (q15_t)0x7024,
+  (q15_t)0x7021, (q15_t)0x701e, (q15_t)0x701b, (q15_t)0x7018, (q15_t)0x7015, (q15_t)0x7012, (q15_t)0x700f, (q15_t)0x700c,
+  (q15_t)0x7009, (q15_t)0x7006, (q15_t)0x7003, (q15_t)0x7000, (q15_t)0x6ffd, (q15_t)0x6ffa, (q15_t)0x6ff7, (q15_t)0x6ff3,
+  (q15_t)0x6ff0, (q15_t)0x6fed, (q15_t)0x6fea, (q15_t)0x6fe7, (q15_t)0x6fe4, (q15_t)0x6fe1, (q15_t)0x6fde, (q15_t)0x6fdb,
+  (q15_t)0x6fd8, (q15_t)0x6fd5, (q15_t)0x6fd2, (q15_t)0x6fcf, (q15_t)0x6fcc, (q15_t)0x6fc9, (q15_t)0x6fc6, (q15_t)0x6fc3,
+  (q15_t)0x6fc0, (q15_t)0x6fbc, (q15_t)0x6fb9, (q15_t)0x6fb6, (q15_t)0x6fb3, (q15_t)0x6fb0, (q15_t)0x6fad, (q15_t)0x6faa,
+  (q15_t)0x6fa7, (q15_t)0x6fa4, (q15_t)0x6fa1, (q15_t)0x6f9e, (q15_t)0x6f9b, (q15_t)0x6f98, (q15_t)0x6f95, (q15_t)0x6f91,
+  (q15_t)0x6f8e, (q15_t)0x6f8b, (q15_t)0x6f88, (q15_t)0x6f85, (q15_t)0x6f82, (q15_t)0x6f7f, (q15_t)0x6f7c, (q15_t)0x6f79,
+  (q15_t)0x6f76, (q15_t)0x6f73, (q15_t)0x6f70, (q15_t)0x6f6c, (q15_t)0x6f69, (q15_t)0x6f66, (q15_t)0x6f63, (q15_t)0x6f60,
+  (q15_t)0x6f5d, (q15_t)0x6f5a, (q15_t)0x6f57, (q15_t)0x6f54, (q15_t)0x6f51, (q15_t)0x6f4d, (q15_t)0x6f4a, (q15_t)0x6f47,
+  (q15_t)0x6f44, (q15_t)0x6f41, (q15_t)0x6f3e, (q15_t)0x6f3b, (q15_t)0x6f38, (q15_t)0x6f35, (q15_t)0x6f31, (q15_t)0x6f2e,
+  (q15_t)0x6f2b, (q15_t)0x6f28, (q15_t)0x6f25, (q15_t)0x6f22, (q15_t)0x6f1f, (q15_t)0x6f1c, (q15_t)0x6f19, (q15_t)0x6f15,
+  (q15_t)0x6f12, (q15_t)0x6f0f, (q15_t)0x6f0c, (q15_t)0x6f09, (q15_t)0x6f06, (q15_t)0x6f03, (q15_t)0x6f00, (q15_t)0x6efc,
+  (q15_t)0x6ef9, (q15_t)0x6ef6, (q15_t)0x6ef3, (q15_t)0x6ef0, (q15_t)0x6eed, (q15_t)0x6eea, (q15_t)0x6ee7, (q15_t)0x6ee3,
+  (q15_t)0x6ee0, (q15_t)0x6edd, (q15_t)0x6eda, (q15_t)0x6ed7, (q15_t)0x6ed4, (q15_t)0x6ed1, (q15_t)0x6ecd, (q15_t)0x6eca,
+  (q15_t)0x6ec7, (q15_t)0x6ec4, (q15_t)0x6ec1, (q15_t)0x6ebe, (q15_t)0x6eba, (q15_t)0x6eb7, (q15_t)0x6eb4, (q15_t)0x6eb1,
+  (q15_t)0x6eae, (q15_t)0x6eab, (q15_t)0x6ea8, (q15_t)0x6ea4, (q15_t)0x6ea1, (q15_t)0x6e9e, (q15_t)0x6e9b, (q15_t)0x6e98,
+  (q15_t)0x6e95, (q15_t)0x6e91, (q15_t)0x6e8e, (q15_t)0x6e8b, (q15_t)0x6e88, (q15_t)0x6e85, (q15_t)0x6e82, (q15_t)0x6e7e,
+  (q15_t)0x6e7b, (q15_t)0x6e78, (q15_t)0x6e75, (q15_t)0x6e72, (q15_t)0x6e6f, (q15_t)0x6e6b, (q15_t)0x6e68, (q15_t)0x6e65,
+  (q15_t)0x6e62, (q15_t)0x6e5f, (q15_t)0x6e5b, (q15_t)0x6e58, (q15_t)0x6e55, (q15_t)0x6e52, (q15_t)0x6e4f, (q15_t)0x6e4c,
+  (q15_t)0x6e48, (q15_t)0x6e45, (q15_t)0x6e42, (q15_t)0x6e3f, (q15_t)0x6e3c, (q15_t)0x6e38, (q15_t)0x6e35, (q15_t)0x6e32,
+  (q15_t)0x6e2f, (q15_t)0x6e2c, (q15_t)0x6e28, (q15_t)0x6e25, (q15_t)0x6e22, (q15_t)0x6e1f, (q15_t)0x6e1c, (q15_t)0x6e18,
+  (q15_t)0x6e15, (q15_t)0x6e12, (q15_t)0x6e0f, (q15_t)0x6e0c, (q15_t)0x6e08, (q15_t)0x6e05, (q15_t)0x6e02, (q15_t)0x6dff,
+  (q15_t)0x6dfb, (q15_t)0x6df8, (q15_t)0x6df5, (q15_t)0x6df2, (q15_t)0x6def, (q15_t)0x6deb, (q15_t)0x6de8, (q15_t)0x6de5,
+  (q15_t)0x6de2, (q15_t)0x6ddf, (q15_t)0x6ddb, (q15_t)0x6dd8, (q15_t)0x6dd5, (q15_t)0x6dd2, (q15_t)0x6dce, (q15_t)0x6dcb,
+  (q15_t)0x6dc8, (q15_t)0x6dc5, (q15_t)0x6dc1, (q15_t)0x6dbe, (q15_t)0x6dbb, (q15_t)0x6db8, (q15_t)0x6db5, (q15_t)0x6db1,
+  (q15_t)0x6dae, (q15_t)0x6dab, (q15_t)0x6da8, (q15_t)0x6da4, (q15_t)0x6da1, (q15_t)0x6d9e, (q15_t)0x6d9b, (q15_t)0x6d97,
+  (q15_t)0x6d94, (q15_t)0x6d91, (q15_t)0x6d8e, (q15_t)0x6d8a, (q15_t)0x6d87, (q15_t)0x6d84, (q15_t)0x6d81, (q15_t)0x6d7d,
+  (q15_t)0x6d7a, (q15_t)0x6d77, (q15_t)0x6d74, (q15_t)0x6d70, (q15_t)0x6d6d, (q15_t)0x6d6a, (q15_t)0x6d67, (q15_t)0x6d63,
+  (q15_t)0x6d60, (q15_t)0x6d5d, (q15_t)0x6d59, (q15_t)0x6d56, (q15_t)0x6d53, (q15_t)0x6d50, (q15_t)0x6d4c, (q15_t)0x6d49,
+  (q15_t)0x6d46, (q15_t)0x6d43, (q15_t)0x6d3f, (q15_t)0x6d3c, (q15_t)0x6d39, (q15_t)0x6d36, (q15_t)0x6d32, (q15_t)0x6d2f,
+  (q15_t)0x6d2c, (q15_t)0x6d28, (q15_t)0x6d25, (q15_t)0x6d22, (q15_t)0x6d1f, (q15_t)0x6d1b, (q15_t)0x6d18, (q15_t)0x6d15,
+  (q15_t)0x6d11, (q15_t)0x6d0e, (q15_t)0x6d0b, (q15_t)0x6d08, (q15_t)0x6d04, (q15_t)0x6d01, (q15_t)0x6cfe, (q15_t)0x6cfa,
+  (q15_t)0x6cf7, (q15_t)0x6cf4, (q15_t)0x6cf0, (q15_t)0x6ced, (q15_t)0x6cea, (q15_t)0x6ce7, (q15_t)0x6ce3, (q15_t)0x6ce0,
+  (q15_t)0x6cdd, (q15_t)0x6cd9, (q15_t)0x6cd6, (q15_t)0x6cd3, (q15_t)0x6ccf, (q15_t)0x6ccc, (q15_t)0x6cc9, (q15_t)0x6cc5,
+  (q15_t)0x6cc2, (q15_t)0x6cbf, (q15_t)0x6cbc, (q15_t)0x6cb8, (q15_t)0x6cb5, (q15_t)0x6cb2, (q15_t)0x6cae, (q15_t)0x6cab,
+  (q15_t)0x6ca8, (q15_t)0x6ca4, (q15_t)0x6ca1, (q15_t)0x6c9e, (q15_t)0x6c9a, (q15_t)0x6c97, (q15_t)0x6c94, (q15_t)0x6c90,
+  (q15_t)0x6c8d, (q15_t)0x6c8a, (q15_t)0x6c86, (q15_t)0x6c83, (q15_t)0x6c80, (q15_t)0x6c7c, (q15_t)0x6c79, (q15_t)0x6c76,
+  (q15_t)0x6c72, (q15_t)0x6c6f, (q15_t)0x6c6c, (q15_t)0x6c68, (q15_t)0x6c65, (q15_t)0x6c62, (q15_t)0x6c5e, (q15_t)0x6c5b,
+  (q15_t)0x6c58, (q15_t)0x6c54, (q15_t)0x6c51, (q15_t)0x6c4e, (q15_t)0x6c4a, (q15_t)0x6c47, (q15_t)0x6c44, (q15_t)0x6c40,
+  (q15_t)0x6c3d, (q15_t)0x6c39, (q15_t)0x6c36, (q15_t)0x6c33, (q15_t)0x6c2f, (q15_t)0x6c2c, (q15_t)0x6c29, (q15_t)0x6c25,
+  (q15_t)0x6c22, (q15_t)0x6c1f, (q15_t)0x6c1b, (q15_t)0x6c18, (q15_t)0x6c15, (q15_t)0x6c11, (q15_t)0x6c0e, (q15_t)0x6c0a,
+  (q15_t)0x6c07, (q15_t)0x6c04, (q15_t)0x6c00, (q15_t)0x6bfd, (q15_t)0x6bfa, (q15_t)0x6bf6, (q15_t)0x6bf3, (q15_t)0x6bef,
+  (q15_t)0x6bec, (q15_t)0x6be9, (q15_t)0x6be5, (q15_t)0x6be2, (q15_t)0x6bdf, (q15_t)0x6bdb, (q15_t)0x6bd8, (q15_t)0x6bd4,
+  (q15_t)0x6bd1, (q15_t)0x6bce, (q15_t)0x6bca, (q15_t)0x6bc7, (q15_t)0x6bc3, (q15_t)0x6bc0, (q15_t)0x6bbd, (q15_t)0x6bb9,
+  (q15_t)0x6bb6, (q15_t)0x6bb2, (q15_t)0x6baf, (q15_t)0x6bac, (q15_t)0x6ba8, (q15_t)0x6ba5, (q15_t)0x6ba1, (q15_t)0x6b9e,
+  (q15_t)0x6b9b, (q15_t)0x6b97, (q15_t)0x6b94, (q15_t)0x6b90, (q15_t)0x6b8d, (q15_t)0x6b8a, (q15_t)0x6b86, (q15_t)0x6b83,
+  (q15_t)0x6b7f, (q15_t)0x6b7c, (q15_t)0x6b79, (q15_t)0x6b75, (q15_t)0x6b72, (q15_t)0x6b6e, (q15_t)0x6b6b, (q15_t)0x6b68,
+  (q15_t)0x6b64, (q15_t)0x6b61, (q15_t)0x6b5d, (q15_t)0x6b5a, (q15_t)0x6b56, (q15_t)0x6b53, (q15_t)0x6b50, (q15_t)0x6b4c,
+  (q15_t)0x6b49, (q15_t)0x6b45, (q15_t)0x6b42, (q15_t)0x6b3e, (q15_t)0x6b3b, (q15_t)0x6b38, (q15_t)0x6b34, (q15_t)0x6b31,
+  (q15_t)0x6b2d, (q15_t)0x6b2a, (q15_t)0x6b26, (q15_t)0x6b23, (q15_t)0x6b20, (q15_t)0x6b1c, (q15_t)0x6b19, (q15_t)0x6b15,
+  (q15_t)0x6b12, (q15_t)0x6b0e, (q15_t)0x6b0b, (q15_t)0x6b07, (q15_t)0x6b04, (q15_t)0x6b01, (q15_t)0x6afd, (q15_t)0x6afa,
+  (q15_t)0x6af6, (q15_t)0x6af3, (q15_t)0x6aef, (q15_t)0x6aec, (q15_t)0x6ae8, (q15_t)0x6ae5, (q15_t)0x6ae1, (q15_t)0x6ade,
+  (q15_t)0x6adb, (q15_t)0x6ad7, (q15_t)0x6ad4, (q15_t)0x6ad0, (q15_t)0x6acd, (q15_t)0x6ac9, (q15_t)0x6ac6, (q15_t)0x6ac2,
+  (q15_t)0x6abf, (q15_t)0x6abb, (q15_t)0x6ab8, (q15_t)0x6ab4, (q15_t)0x6ab1, (q15_t)0x6aae, (q15_t)0x6aaa, (q15_t)0x6aa7,
+  (q15_t)0x6aa3, (q15_t)0x6aa0, (q15_t)0x6a9c, (q15_t)0x6a99, (q15_t)0x6a95, (q15_t)0x6a92, (q15_t)0x6a8e, (q15_t)0x6a8b,
+  (q15_t)0x6a87, (q15_t)0x6a84, (q15_t)0x6a80, (q15_t)0x6a7d, (q15_t)0x6a79, (q15_t)0x6a76, (q15_t)0x6a72, (q15_t)0x6a6f,
+  (q15_t)0x6a6b, (q15_t)0x6a68, (q15_t)0x6a64, (q15_t)0x6a61, (q15_t)0x6a5d, (q15_t)0x6a5a, (q15_t)0x6a56, (q15_t)0x6a53,
+  (q15_t)0x6a4f, (q15_t)0x6a4c, (q15_t)0x6a48, (q15_t)0x6a45, (q15_t)0x6a41, (q15_t)0x6a3e, (q15_t)0x6a3a, (q15_t)0x6a37,
+  (q15_t)0x6a33, (q15_t)0x6a30, (q15_t)0x6a2c, (q15_t)0x6a29, (q15_t)0x6a25, (q15_t)0x6a22, (q15_t)0x6a1e, (q15_t)0x6a1b,
+  (q15_t)0x6a17, (q15_t)0x6a14, (q15_t)0x6a10, (q15_t)0x6a0d, (q15_t)0x6a09, (q15_t)0x6a06, (q15_t)0x6a02, (q15_t)0x69ff,
+  (q15_t)0x69fb, (q15_t)0x69f8, (q15_t)0x69f4, (q15_t)0x69f1, (q15_t)0x69ed, (q15_t)0x69e9, (q15_t)0x69e6, (q15_t)0x69e2,
+  (q15_t)0x69df, (q15_t)0x69db, (q15_t)0x69d8, (q15_t)0x69d4, (q15_t)0x69d1, (q15_t)0x69cd, (q15_t)0x69ca, (q15_t)0x69c6,
+  (q15_t)0x69c3, (q15_t)0x69bf, (q15_t)0x69bc, (q15_t)0x69b8, (q15_t)0x69b4, (q15_t)0x69b1, (q15_t)0x69ad, (q15_t)0x69aa,
+  (q15_t)0x69a6, (q15_t)0x69a3, (q15_t)0x699f, (q15_t)0x699c, (q15_t)0x6998, (q15_t)0x6995, (q15_t)0x6991, (q15_t)0x698d,
+  (q15_t)0x698a, (q15_t)0x6986, (q15_t)0x6983, (q15_t)0x697f, (q15_t)0x697c, (q15_t)0x6978, (q15_t)0x6975, (q15_t)0x6971,
+  (q15_t)0x696d, (q15_t)0x696a, (q15_t)0x6966, (q15_t)0x6963, (q15_t)0x695f, (q15_t)0x695c, (q15_t)0x6958, (q15_t)0x6954,
+  (q15_t)0x6951, (q15_t)0x694d, (q15_t)0x694a, (q15_t)0x6946, (q15_t)0x6943, (q15_t)0x693f, (q15_t)0x693b, (q15_t)0x6938,
+  (q15_t)0x6934, (q15_t)0x6931, (q15_t)0x692d, (q15_t)0x692a, (q15_t)0x6926, (q15_t)0x6922, (q15_t)0x691f, (q15_t)0x691b,
+  (q15_t)0x6918, (q15_t)0x6914, (q15_t)0x6910, (q15_t)0x690d, (q15_t)0x6909, (q15_t)0x6906, (q15_t)0x6902, (q15_t)0x68fe,
+  (q15_t)0x68fb, (q15_t)0x68f7, (q15_t)0x68f4, (q15_t)0x68f0, (q15_t)0x68ec, (q15_t)0x68e9, (q15_t)0x68e5, (q15_t)0x68e2,
+  (q15_t)0x68de, (q15_t)0x68da, (q15_t)0x68d7, (q15_t)0x68d3, (q15_t)0x68d0, (q15_t)0x68cc, (q15_t)0x68c8, (q15_t)0x68c5,
+  (q15_t)0x68c1, (q15_t)0x68be, (q15_t)0x68ba, (q15_t)0x68b6, (q15_t)0x68b3, (q15_t)0x68af, (q15_t)0x68ac, (q15_t)0x68a8,
+  (q15_t)0x68a4, (q15_t)0x68a1, (q15_t)0x689d, (q15_t)0x6899, (q15_t)0x6896, (q15_t)0x6892, (q15_t)0x688f, (q15_t)0x688b,
+  (q15_t)0x6887, (q15_t)0x6884, (q15_t)0x6880, (q15_t)0x687c, (q15_t)0x6879, (q15_t)0x6875, (q15_t)0x6872, (q15_t)0x686e,
+  (q15_t)0x686a, (q15_t)0x6867, (q15_t)0x6863, (q15_t)0x685f, (q15_t)0x685c, (q15_t)0x6858, (q15_t)0x6854, (q15_t)0x6851,
+  (q15_t)0x684d, (q15_t)0x684a, (q15_t)0x6846, (q15_t)0x6842, (q15_t)0x683f, (q15_t)0x683b, (q15_t)0x6837, (q15_t)0x6834,
+  (q15_t)0x6830, (q15_t)0x682c, (q15_t)0x6829, (q15_t)0x6825, (q15_t)0x6821, (q15_t)0x681e, (q15_t)0x681a, (q15_t)0x6816,
+  (q15_t)0x6813, (q15_t)0x680f, (q15_t)0x680b, (q15_t)0x6808, (q15_t)0x6804, (q15_t)0x6800, (q15_t)0x67fd, (q15_t)0x67f9,
+  (q15_t)0x67f5, (q15_t)0x67f2, (q15_t)0x67ee, (q15_t)0x67ea, (q15_t)0x67e7, (q15_t)0x67e3, (q15_t)0x67df, (q15_t)0x67dc,
+  (q15_t)0x67d8, (q15_t)0x67d4, (q15_t)0x67d1, (q15_t)0x67cd, (q15_t)0x67c9, (q15_t)0x67c6, (q15_t)0x67c2, (q15_t)0x67be,
+  (q15_t)0x67bb, (q15_t)0x67b7, (q15_t)0x67b3, (q15_t)0x67b0, (q15_t)0x67ac, (q15_t)0x67a8, (q15_t)0x67a5, (q15_t)0x67a1,
+  (q15_t)0x679d, (q15_t)0x679a, (q15_t)0x6796, (q15_t)0x6792, (q15_t)0x678e, (q15_t)0x678b, (q15_t)0x6787, (q15_t)0x6783,
+  (q15_t)0x6780, (q15_t)0x677c, (q15_t)0x6778, (q15_t)0x6775, (q15_t)0x6771, (q15_t)0x676d, (q15_t)0x6769, (q15_t)0x6766,
+  (q15_t)0x6762, (q15_t)0x675e, (q15_t)0x675b, (q15_t)0x6757, (q15_t)0x6753, (q15_t)0x6750, (q15_t)0x674c, (q15_t)0x6748,
+  (q15_t)0x6744, (q15_t)0x6741, (q15_t)0x673d, (q15_t)0x6739, (q15_t)0x6736, (q15_t)0x6732, (q15_t)0x672e, (q15_t)0x672a,
+  (q15_t)0x6727, (q15_t)0x6723, (q15_t)0x671f, (q15_t)0x671c, (q15_t)0x6718, (q15_t)0x6714, (q15_t)0x6710, (q15_t)0x670d,
+  (q15_t)0x6709, (q15_t)0x6705, (q15_t)0x6701, (q15_t)0x66fe, (q15_t)0x66fa, (q15_t)0x66f6, (q15_t)0x66f3, (q15_t)0x66ef,
+  (q15_t)0x66eb, (q15_t)0x66e7, (q15_t)0x66e4, (q15_t)0x66e0, (q15_t)0x66dc, (q15_t)0x66d8, (q15_t)0x66d5, (q15_t)0x66d1,
+  (q15_t)0x66cd, (q15_t)0x66c9, (q15_t)0x66c6, (q15_t)0x66c2, (q15_t)0x66be, (q15_t)0x66ba, (q15_t)0x66b7, (q15_t)0x66b3,
+  (q15_t)0x66af, (q15_t)0x66ab, (q15_t)0x66a8, (q15_t)0x66a4, (q15_t)0x66a0, (q15_t)0x669c, (q15_t)0x6699, (q15_t)0x6695,
+  (q15_t)0x6691, (q15_t)0x668d, (q15_t)0x668a, (q15_t)0x6686, (q15_t)0x6682, (q15_t)0x667e, (q15_t)0x667b, (q15_t)0x6677,
+  (q15_t)0x6673, (q15_t)0x666f, (q15_t)0x666b, (q15_t)0x6668, (q15_t)0x6664, (q15_t)0x6660, (q15_t)0x665c, (q15_t)0x6659,
+  (q15_t)0x6655, (q15_t)0x6651, (q15_t)0x664d, (q15_t)0x664a, (q15_t)0x6646, (q15_t)0x6642, (q15_t)0x663e, (q15_t)0x663a,
+  (q15_t)0x6637, (q15_t)0x6633, (q15_t)0x662f, (q15_t)0x662b, (q15_t)0x6627, (q15_t)0x6624, (q15_t)0x6620, (q15_t)0x661c,
+  (q15_t)0x6618, (q15_t)0x6615, (q15_t)0x6611, (q15_t)0x660d, (q15_t)0x6609, (q15_t)0x6605, (q15_t)0x6602, (q15_t)0x65fe,
+  (q15_t)0x65fa, (q15_t)0x65f6, (q15_t)0x65f2, (q15_t)0x65ef, (q15_t)0x65eb, (q15_t)0x65e7, (q15_t)0x65e3, (q15_t)0x65df,
+  (q15_t)0x65dc, (q15_t)0x65d8, (q15_t)0x65d4, (q15_t)0x65d0, (q15_t)0x65cc, (q15_t)0x65c9, (q15_t)0x65c5, (q15_t)0x65c1,
+  (q15_t)0x65bd, (q15_t)0x65b9, (q15_t)0x65b5, (q15_t)0x65b2, (q15_t)0x65ae, (q15_t)0x65aa, (q15_t)0x65a6, (q15_t)0x65a2,
+  (q15_t)0x659f, (q15_t)0x659b, (q15_t)0x6597, (q15_t)0x6593, (q15_t)0x658f, (q15_t)0x658b, (q15_t)0x6588, (q15_t)0x6584,
+  (q15_t)0x6580, (q15_t)0x657c, (q15_t)0x6578, (q15_t)0x6574, (q15_t)0x6571, (q15_t)0x656d, (q15_t)0x6569, (q15_t)0x6565,
+  (q15_t)0x6561, (q15_t)0x655d, (q15_t)0x655a, (q15_t)0x6556, (q15_t)0x6552, (q15_t)0x654e, (q15_t)0x654a, (q15_t)0x6546,
+  (q15_t)0x6543, (q15_t)0x653f, (q15_t)0x653b, (q15_t)0x6537, (q15_t)0x6533, (q15_t)0x652f, (q15_t)0x652c, (q15_t)0x6528,
+  (q15_t)0x6524, (q15_t)0x6520, (q15_t)0x651c, (q15_t)0x6518, (q15_t)0x6514, (q15_t)0x6511, (q15_t)0x650d, (q15_t)0x6509,
+  (q15_t)0x6505, (q15_t)0x6501, (q15_t)0x64fd, (q15_t)0x64f9, (q15_t)0x64f6, (q15_t)0x64f2, (q15_t)0x64ee, (q15_t)0x64ea,
+  (q15_t)0x64e6, (q15_t)0x64e2, (q15_t)0x64de, (q15_t)0x64db, (q15_t)0x64d7, (q15_t)0x64d3, (q15_t)0x64cf, (q15_t)0x64cb,
+  (q15_t)0x64c7, (q15_t)0x64c3, (q15_t)0x64bf, (q15_t)0x64bc, (q15_t)0x64b8, (q15_t)0x64b4, (q15_t)0x64b0, (q15_t)0x64ac,
+  (q15_t)0x64a8, (q15_t)0x64a4, (q15_t)0x64a0, (q15_t)0x649c, (q15_t)0x6499, (q15_t)0x6495, (q15_t)0x6491, (q15_t)0x648d,
+  (q15_t)0x6489, (q15_t)0x6485, (q15_t)0x6481, (q15_t)0x647d, (q15_t)0x6479, (q15_t)0x6476, (q15_t)0x6472, (q15_t)0x646e,
+  (q15_t)0x646a, (q15_t)0x6466, (q15_t)0x6462, (q15_t)0x645e, (q15_t)0x645a, (q15_t)0x6456, (q15_t)0x6453, (q15_t)0x644f,
+  (q15_t)0x644b, (q15_t)0x6447, (q15_t)0x6443, (q15_t)0x643f, (q15_t)0x643b, (q15_t)0x6437, (q15_t)0x6433, (q15_t)0x642f,
+  (q15_t)0x642b, (q15_t)0x6428, (q15_t)0x6424, (q15_t)0x6420, (q15_t)0x641c, (q15_t)0x6418, (q15_t)0x6414, (q15_t)0x6410,
+  (q15_t)0x640c, (q15_t)0x6408, (q15_t)0x6404, (q15_t)0x6400, (q15_t)0x63fc, (q15_t)0x63f9, (q15_t)0x63f5, (q15_t)0x63f1,
+  (q15_t)0x63ed, (q15_t)0x63e9, (q15_t)0x63e5, (q15_t)0x63e1, (q15_t)0x63dd, (q15_t)0x63d9, (q15_t)0x63d5, (q15_t)0x63d1,
+  (q15_t)0x63cd, (q15_t)0x63c9, (q15_t)0x63c5, (q15_t)0x63c1, (q15_t)0x63be, (q15_t)0x63ba, (q15_t)0x63b6, (q15_t)0x63b2,
+  (q15_t)0x63ae, (q15_t)0x63aa, (q15_t)0x63a6, (q15_t)0x63a2, (q15_t)0x639e, (q15_t)0x639a, (q15_t)0x6396, (q15_t)0x6392,
+  (q15_t)0x638e, (q15_t)0x638a, (q15_t)0x6386, (q15_t)0x6382, (q15_t)0x637e, (q15_t)0x637a, (q15_t)0x6377, (q15_t)0x6373,
+  (q15_t)0x636f, (q15_t)0x636b, (q15_t)0x6367, (q15_t)0x6363, (q15_t)0x635f, (q15_t)0x635b, (q15_t)0x6357, (q15_t)0x6353,
+  (q15_t)0x634f, (q15_t)0x634b, (q15_t)0x6347, (q15_t)0x6343, (q15_t)0x633f, (q15_t)0x633b, (q15_t)0x6337, (q15_t)0x6333,
+  (q15_t)0x632f, (q15_t)0x632b, (q15_t)0x6327, (q15_t)0x6323, (q15_t)0x631f, (q15_t)0x631b, (q15_t)0x6317, (q15_t)0x6313,
+  (q15_t)0x630f, (q15_t)0x630b, (q15_t)0x6307, (q15_t)0x6303, (q15_t)0x62ff, (q15_t)0x62fb, (q15_t)0x62f7, (q15_t)0x62f3,
+  (q15_t)0x62f0, (q15_t)0x62ec, (q15_t)0x62e8, (q15_t)0x62e4, (q15_t)0x62e0, (q15_t)0x62dc, (q15_t)0x62d8, (q15_t)0x62d4,
+  (q15_t)0x62d0, (q15_t)0x62cc, (q15_t)0x62c8, (q15_t)0x62c4, (q15_t)0x62c0, (q15_t)0x62bc, (q15_t)0x62b8, (q15_t)0x62b4,
+  (q15_t)0x62b0, (q15_t)0x62ac, (q15_t)0x62a8, (q15_t)0x62a4, (q15_t)0x62a0, (q15_t)0x629c, (q15_t)0x6298, (q15_t)0x6294,
+  (q15_t)0x6290, (q15_t)0x628c, (q15_t)0x6288, (q15_t)0x6284, (q15_t)0x6280, (q15_t)0x627c, (q15_t)0x6278, (q15_t)0x6273,
+  (q15_t)0x626f, (q15_t)0x626b, (q15_t)0x6267, (q15_t)0x6263, (q15_t)0x625f, (q15_t)0x625b, (q15_t)0x6257, (q15_t)0x6253,
+  (q15_t)0x624f, (q15_t)0x624b, (q15_t)0x6247, (q15_t)0x6243, (q15_t)0x623f, (q15_t)0x623b, (q15_t)0x6237, (q15_t)0x6233,
+  (q15_t)0x622f, (q15_t)0x622b, (q15_t)0x6227, (q15_t)0x6223, (q15_t)0x621f, (q15_t)0x621b, (q15_t)0x6217, (q15_t)0x6213,
+  (q15_t)0x620f, (q15_t)0x620b, (q15_t)0x6207, (q15_t)0x6203, (q15_t)0x61ff, (q15_t)0x61fb, (q15_t)0x61f7, (q15_t)0x61f3,
+  (q15_t)0x61ee, (q15_t)0x61ea, (q15_t)0x61e6, (q15_t)0x61e2, (q15_t)0x61de, (q15_t)0x61da, (q15_t)0x61d6, (q15_t)0x61d2,
+  (q15_t)0x61ce, (q15_t)0x61ca, (q15_t)0x61c6, (q15_t)0x61c2, (q15_t)0x61be, (q15_t)0x61ba, (q15_t)0x61b6, (q15_t)0x61b2,
+  (q15_t)0x61ae, (q15_t)0x61aa, (q15_t)0x61a6, (q15_t)0x61a1, (q15_t)0x619d, (q15_t)0x6199, (q15_t)0x6195, (q15_t)0x6191,
+  (q15_t)0x618d, (q15_t)0x6189, (q15_t)0x6185, (q15_t)0x6181, (q15_t)0x617d, (q15_t)0x6179, (q15_t)0x6175, (q15_t)0x6171,
+  (q15_t)0x616d, (q15_t)0x6168, (q15_t)0x6164, (q15_t)0x6160, (q15_t)0x615c, (q15_t)0x6158, (q15_t)0x6154, (q15_t)0x6150,
+  (q15_t)0x614c, (q15_t)0x6148, (q15_t)0x6144, (q15_t)0x6140, (q15_t)0x613c, (q15_t)0x6137, (q15_t)0x6133, (q15_t)0x612f,
+  (q15_t)0x612b, (q15_t)0x6127, (q15_t)0x6123, (q15_t)0x611f, (q15_t)0x611b, (q15_t)0x6117, (q15_t)0x6113, (q15_t)0x610f,
+  (q15_t)0x610a, (q15_t)0x6106, (q15_t)0x6102, (q15_t)0x60fe, (q15_t)0x60fa, (q15_t)0x60f6, (q15_t)0x60f2, (q15_t)0x60ee,
+  (q15_t)0x60ea, (q15_t)0x60e6, (q15_t)0x60e1, (q15_t)0x60dd, (q15_t)0x60d9, (q15_t)0x60d5, (q15_t)0x60d1, (q15_t)0x60cd,
+  (q15_t)0x60c9, (q15_t)0x60c5, (q15_t)0x60c1, (q15_t)0x60bc, (q15_t)0x60b8, (q15_t)0x60b4, (q15_t)0x60b0, (q15_t)0x60ac,
+  (q15_t)0x60a8, (q15_t)0x60a4, (q15_t)0x60a0, (q15_t)0x609c, (q15_t)0x6097, (q15_t)0x6093, (q15_t)0x608f, (q15_t)0x608b,
+  (q15_t)0x6087, (q15_t)0x6083, (q15_t)0x607f, (q15_t)0x607b, (q15_t)0x6076, (q15_t)0x6072, (q15_t)0x606e, (q15_t)0x606a,
+  (q15_t)0x6066, (q15_t)0x6062, (q15_t)0x605e, (q15_t)0x6059, (q15_t)0x6055, (q15_t)0x6051, (q15_t)0x604d, (q15_t)0x6049,
+  (q15_t)0x6045, (q15_t)0x6041, (q15_t)0x603c, (q15_t)0x6038, (q15_t)0x6034, (q15_t)0x6030, (q15_t)0x602c, (q15_t)0x6028,
+  (q15_t)0x6024, (q15_t)0x601f, (q15_t)0x601b, (q15_t)0x6017, (q15_t)0x6013, (q15_t)0x600f, (q15_t)0x600b, (q15_t)0x6007,
+  (q15_t)0x6002, (q15_t)0x5ffe, (q15_t)0x5ffa, (q15_t)0x5ff6, (q15_t)0x5ff2, (q15_t)0x5fee, (q15_t)0x5fe9, (q15_t)0x5fe5,
+  (q15_t)0x5fe1, (q15_t)0x5fdd, (q15_t)0x5fd9, (q15_t)0x5fd5, (q15_t)0x5fd0, (q15_t)0x5fcc, (q15_t)0x5fc8, (q15_t)0x5fc4,
+  (q15_t)0x5fc0, (q15_t)0x5fbc, (q15_t)0x5fb7, (q15_t)0x5fb3, (q15_t)0x5faf, (q15_t)0x5fab, (q15_t)0x5fa7, (q15_t)0x5fa3,
+  (q15_t)0x5f9e, (q15_t)0x5f9a, (q15_t)0x5f96, (q15_t)0x5f92, (q15_t)0x5f8e, (q15_t)0x5f8a, (q15_t)0x5f85, (q15_t)0x5f81,
+  (q15_t)0x5f7d, (q15_t)0x5f79, (q15_t)0x5f75, (q15_t)0x5f70, (q15_t)0x5f6c, (q15_t)0x5f68, (q15_t)0x5f64, (q15_t)0x5f60,
+  (q15_t)0x5f5b, (q15_t)0x5f57, (q15_t)0x5f53, (q15_t)0x5f4f, (q15_t)0x5f4b, (q15_t)0x5f46, (q15_t)0x5f42, (q15_t)0x5f3e,
+  (q15_t)0x5f3a, (q15_t)0x5f36, (q15_t)0x5f31, (q15_t)0x5f2d, (q15_t)0x5f29, (q15_t)0x5f25, (q15_t)0x5f21, (q15_t)0x5f1c,
+  (q15_t)0x5f18, (q15_t)0x5f14, (q15_t)0x5f10, (q15_t)0x5f0c, (q15_t)0x5f07, (q15_t)0x5f03, (q15_t)0x5eff, (q15_t)0x5efb,
+  (q15_t)0x5ef7, (q15_t)0x5ef2, (q15_t)0x5eee, (q15_t)0x5eea, (q15_t)0x5ee6, (q15_t)0x5ee2, (q15_t)0x5edd, (q15_t)0x5ed9,
+  (q15_t)0x5ed5, (q15_t)0x5ed1, (q15_t)0x5ecc, (q15_t)0x5ec8, (q15_t)0x5ec4, (q15_t)0x5ec0, (q15_t)0x5ebc, (q15_t)0x5eb7,
+  (q15_t)0x5eb3, (q15_t)0x5eaf, (q15_t)0x5eab, (q15_t)0x5ea6, (q15_t)0x5ea2, (q15_t)0x5e9e, (q15_t)0x5e9a, (q15_t)0x5e95,
+  (q15_t)0x5e91, (q15_t)0x5e8d, (q15_t)0x5e89, (q15_t)0x5e85, (q15_t)0x5e80, (q15_t)0x5e7c, (q15_t)0x5e78, (q15_t)0x5e74,
+  (q15_t)0x5e6f, (q15_t)0x5e6b, (q15_t)0x5e67, (q15_t)0x5e63, (q15_t)0x5e5e, (q15_t)0x5e5a, (q15_t)0x5e56, (q15_t)0x5e52,
+  (q15_t)0x5e4d, (q15_t)0x5e49, (q15_t)0x5e45, (q15_t)0x5e41, (q15_t)0x5e3c, (q15_t)0x5e38, (q15_t)0x5e34, (q15_t)0x5e30,
+  (q15_t)0x5e2b, (q15_t)0x5e27, (q15_t)0x5e23, (q15_t)0x5e1f, (q15_t)0x5e1a, (q15_t)0x5e16, (q15_t)0x5e12, (q15_t)0x5e0e,
+  (q15_t)0x5e09, (q15_t)0x5e05, (q15_t)0x5e01, (q15_t)0x5dfd, (q15_t)0x5df8, (q15_t)0x5df4, (q15_t)0x5df0, (q15_t)0x5deb,
+  (q15_t)0x5de7, (q15_t)0x5de3, (q15_t)0x5ddf, (q15_t)0x5dda, (q15_t)0x5dd6, (q15_t)0x5dd2, (q15_t)0x5dce, (q15_t)0x5dc9,
+  (q15_t)0x5dc5, (q15_t)0x5dc1, (q15_t)0x5dbc, (q15_t)0x5db8, (q15_t)0x5db4, (q15_t)0x5db0, (q15_t)0x5dab, (q15_t)0x5da7,
+  (q15_t)0x5da3, (q15_t)0x5d9e, (q15_t)0x5d9a, (q15_t)0x5d96, (q15_t)0x5d92, (q15_t)0x5d8d, (q15_t)0x5d89, (q15_t)0x5d85,
+  (q15_t)0x5d80, (q15_t)0x5d7c, (q15_t)0x5d78, (q15_t)0x5d74, (q15_t)0x5d6f, (q15_t)0x5d6b, (q15_t)0x5d67, (q15_t)0x5d62,
+  (q15_t)0x5d5e, (q15_t)0x5d5a, (q15_t)0x5d55, (q15_t)0x5d51, (q15_t)0x5d4d, (q15_t)0x5d49, (q15_t)0x5d44, (q15_t)0x5d40,
+  (q15_t)0x5d3c, (q15_t)0x5d37, (q15_t)0x5d33, (q15_t)0x5d2f, (q15_t)0x5d2a, (q15_t)0x5d26, (q15_t)0x5d22, (q15_t)0x5d1e,
+  (q15_t)0x5d19, (q15_t)0x5d15, (q15_t)0x5d11, (q15_t)0x5d0c, (q15_t)0x5d08, (q15_t)0x5d04, (q15_t)0x5cff, (q15_t)0x5cfb,
+  (q15_t)0x5cf7, (q15_t)0x5cf2, (q15_t)0x5cee, (q15_t)0x5cea, (q15_t)0x5ce5, (q15_t)0x5ce1, (q15_t)0x5cdd, (q15_t)0x5cd8,
+  (q15_t)0x5cd4, (q15_t)0x5cd0, (q15_t)0x5ccb, (q15_t)0x5cc7, (q15_t)0x5cc3, (q15_t)0x5cbe, (q15_t)0x5cba, (q15_t)0x5cb6,
+  (q15_t)0x5cb1, (q15_t)0x5cad, (q15_t)0x5ca9, (q15_t)0x5ca4, (q15_t)0x5ca0, (q15_t)0x5c9c, (q15_t)0x5c97, (q15_t)0x5c93,
+  (q15_t)0x5c8f, (q15_t)0x5c8a, (q15_t)0x5c86, (q15_t)0x5c82, (q15_t)0x5c7d, (q15_t)0x5c79, (q15_t)0x5c75, (q15_t)0x5c70,
+  (q15_t)0x5c6c, (q15_t)0x5c68, (q15_t)0x5c63, (q15_t)0x5c5f, (q15_t)0x5c5b, (q15_t)0x5c56, (q15_t)0x5c52, (q15_t)0x5c4e,
+  (q15_t)0x5c49, (q15_t)0x5c45, (q15_t)0x5c41, (q15_t)0x5c3c, (q15_t)0x5c38, (q15_t)0x5c33, (q15_t)0x5c2f, (q15_t)0x5c2b,
+  (q15_t)0x5c26, (q15_t)0x5c22, (q15_t)0x5c1e, (q15_t)0x5c19, (q15_t)0x5c15, (q15_t)0x5c11, (q15_t)0x5c0c, (q15_t)0x5c08,
+  (q15_t)0x5c03, (q15_t)0x5bff, (q15_t)0x5bfb, (q15_t)0x5bf6, (q15_t)0x5bf2, (q15_t)0x5bee, (q15_t)0x5be9, (q15_t)0x5be5,
+  (q15_t)0x5be0, (q15_t)0x5bdc, (q15_t)0x5bd8, (q15_t)0x5bd3, (q15_t)0x5bcf, (q15_t)0x5bcb, (q15_t)0x5bc6, (q15_t)0x5bc2,
+  (q15_t)0x5bbd, (q15_t)0x5bb9, (q15_t)0x5bb5, (q15_t)0x5bb0, (q15_t)0x5bac, (q15_t)0x5ba8, (q15_t)0x5ba3, (q15_t)0x5b9f,
+  (q15_t)0x5b9a, (q15_t)0x5b96, (q15_t)0x5b92, (q15_t)0x5b8d, (q15_t)0x5b89, (q15_t)0x5b84, (q15_t)0x5b80, (q15_t)0x5b7c,
+  (q15_t)0x5b77, (q15_t)0x5b73, (q15_t)0x5b6e, (q15_t)0x5b6a, (q15_t)0x5b66, (q15_t)0x5b61, (q15_t)0x5b5d, (q15_t)0x5b58,
+  (q15_t)0x5b54, (q15_t)0x5b50, (q15_t)0x5b4b, (q15_t)0x5b47, (q15_t)0x5b42, (q15_t)0x5b3e, (q15_t)0x5b3a, (q15_t)0x5b35,
+  (q15_t)0x5b31, (q15_t)0x5b2c, (q15_t)0x5b28, (q15_t)0x5b24, (q15_t)0x5b1f, (q15_t)0x5b1b, (q15_t)0x5b16, (q15_t)0x5b12,
+  (q15_t)0x5b0e, (q15_t)0x5b09, (q15_t)0x5b05, (q15_t)0x5b00, (q15_t)0x5afc, (q15_t)0x5af7, (q15_t)0x5af3, (q15_t)0x5aef,
+  (q15_t)0x5aea, (q15_t)0x5ae6, (q15_t)0x5ae1, (q15_t)0x5add, (q15_t)0x5ad8, (q15_t)0x5ad4, (q15_t)0x5ad0, (q15_t)0x5acb,
+  (q15_t)0x5ac7, (q15_t)0x5ac2, (q15_t)0x5abe, (q15_t)0x5ab9, (q15_t)0x5ab5, (q15_t)0x5ab1, (q15_t)0x5aac, (q15_t)0x5aa8,
+  (q15_t)0x5aa3, (q15_t)0x5a9f, (q15_t)0x5a9a, (q15_t)0x5a96, (q15_t)0x5a92, (q15_t)0x5a8d, (q15_t)0x5a89, (q15_t)0x5a84,
+  (q15_t)0x5a80, (q15_t)0x5a7b, (q15_t)0x5a77, (q15_t)0x5a72, (q15_t)0x5a6e, (q15_t)0x5a6a, (q15_t)0x5a65, (q15_t)0x5a61,
+  (q15_t)0x5a5c, (q15_t)0x5a58, (q15_t)0x5a53, (q15_t)0x5a4f, (q15_t)0x5a4a, (q15_t)0x5a46, (q15_t)0x5a41, (q15_t)0x5a3d,
+  (q15_t)0x5a39, (q15_t)0x5a34, (q15_t)0x5a30, (q15_t)0x5a2b, (q15_t)0x5a27, (q15_t)0x5a22, (q15_t)0x5a1e, (q15_t)0x5a19,
+  (q15_t)0x5a15, (q15_t)0x5a10, (q15_t)0x5a0c, (q15_t)0x5a07, (q15_t)0x5a03, (q15_t)0x59ff, (q15_t)0x59fa, (q15_t)0x59f6,
+  (q15_t)0x59f1, (q15_t)0x59ed, (q15_t)0x59e8, (q15_t)0x59e4, (q15_t)0x59df, (q15_t)0x59db, (q15_t)0x59d6, (q15_t)0x59d2,
+  (q15_t)0x59cd, (q15_t)0x59c9, (q15_t)0x59c4, (q15_t)0x59c0, (q15_t)0x59bb, (q15_t)0x59b7, (q15_t)0x59b2, (q15_t)0x59ae,
+  (q15_t)0x59a9, (q15_t)0x59a5, (q15_t)0x59a1, (q15_t)0x599c, (q15_t)0x5998, (q15_t)0x5993, (q15_t)0x598f, (q15_t)0x598a,
+  (q15_t)0x5986, (q15_t)0x5981, (q15_t)0x597d, (q15_t)0x5978, (q15_t)0x5974, (q15_t)0x596f, (q15_t)0x596b, (q15_t)0x5966,
+  (q15_t)0x5962, (q15_t)0x595d, (q15_t)0x5959, (q15_t)0x5954, (q15_t)0x5950, (q15_t)0x594b, (q15_t)0x5947, (q15_t)0x5942,
+  (q15_t)0x593e, (q15_t)0x5939, (q15_t)0x5935, (q15_t)0x5930, (q15_t)0x592c, (q15_t)0x5927, (q15_t)0x5923, (q15_t)0x591e,
+  (q15_t)0x591a, (q15_t)0x5915, (q15_t)0x5911, (q15_t)0x590c, (q15_t)0x5908, (q15_t)0x5903, (q15_t)0x58fe, (q15_t)0x58fa,
+  (q15_t)0x58f5, (q15_t)0x58f1, (q15_t)0x58ec, (q15_t)0x58e8, (q15_t)0x58e3, (q15_t)0x58df, (q15_t)0x58da, (q15_t)0x58d6,
+  (q15_t)0x58d1, (q15_t)0x58cd, (q15_t)0x58c8, (q15_t)0x58c4, (q15_t)0x58bf, (q15_t)0x58bb, (q15_t)0x58b6, (q15_t)0x58b2,
+  (q15_t)0x58ad, (q15_t)0x58a9, (q15_t)0x58a4, (q15_t)0x589f, (q15_t)0x589b, (q15_t)0x5896, (q15_t)0x5892, (q15_t)0x588d,
+  (q15_t)0x5889, (q15_t)0x5884, (q15_t)0x5880, (q15_t)0x587b, (q15_t)0x5877, (q15_t)0x5872, (q15_t)0x586e, (q15_t)0x5869,
+  (q15_t)0x5864, (q15_t)0x5860, (q15_t)0x585b, (q15_t)0x5857, (q15_t)0x5852, (q15_t)0x584e, (q15_t)0x5849, (q15_t)0x5845,
+  (q15_t)0x5840, (q15_t)0x583c, (q15_t)0x5837, (q15_t)0x5832, (q15_t)0x582e, (q15_t)0x5829, (q15_t)0x5825, (q15_t)0x5820,
+  (q15_t)0x581c, (q15_t)0x5817, (q15_t)0x5813, (q15_t)0x580e, (q15_t)0x5809, (q15_t)0x5805, (q15_t)0x5800, (q15_t)0x57fc,
+  (q15_t)0x57f7, (q15_t)0x57f3, (q15_t)0x57ee, (q15_t)0x57e9, (q15_t)0x57e5, (q15_t)0x57e0, (q15_t)0x57dc, (q15_t)0x57d7,
+  (q15_t)0x57d3, (q15_t)0x57ce, (q15_t)0x57c9, (q15_t)0x57c5, (q15_t)0x57c0, (q15_t)0x57bc, (q15_t)0x57b7, (q15_t)0x57b3,
+  (q15_t)0x57ae, (q15_t)0x57a9, (q15_t)0x57a5, (q15_t)0x57a0, (q15_t)0x579c, (q15_t)0x5797, (q15_t)0x5793, (q15_t)0x578e,
+  (q15_t)0x5789, (q15_t)0x5785, (q15_t)0x5780, (q15_t)0x577c, (q15_t)0x5777, (q15_t)0x5772, (q15_t)0x576e, (q15_t)0x5769,
+  (q15_t)0x5765, (q15_t)0x5760, (q15_t)0x575c, (q15_t)0x5757, (q15_t)0x5752, (q15_t)0x574e, (q15_t)0x5749, (q15_t)0x5745,
+  (q15_t)0x5740, (q15_t)0x573b, (q15_t)0x5737, (q15_t)0x5732, (q15_t)0x572e, (q15_t)0x5729, (q15_t)0x5724, (q15_t)0x5720,
+  (q15_t)0x571b, (q15_t)0x5717, (q15_t)0x5712, (q15_t)0x570d, (q15_t)0x5709, (q15_t)0x5704, (q15_t)0x56ff, (q15_t)0x56fb,
+  (q15_t)0x56f6, (q15_t)0x56f2, (q15_t)0x56ed, (q15_t)0x56e8, (q15_t)0x56e4, (q15_t)0x56df, (q15_t)0x56db, (q15_t)0x56d6,
+  (q15_t)0x56d1, (q15_t)0x56cd, (q15_t)0x56c8, (q15_t)0x56c4, (q15_t)0x56bf, (q15_t)0x56ba, (q15_t)0x56b6, (q15_t)0x56b1,
+  (q15_t)0x56ac, (q15_t)0x56a8, (q15_t)0x56a3, (q15_t)0x569f, (q15_t)0x569a, (q15_t)0x5695, (q15_t)0x5691, (q15_t)0x568c,
+  (q15_t)0x5687, (q15_t)0x5683, (q15_t)0x567e, (q15_t)0x5679, (q15_t)0x5675, (q15_t)0x5670, (q15_t)0x566c, (q15_t)0x5667,
+  (q15_t)0x5662, (q15_t)0x565e, (q15_t)0x5659, (q15_t)0x5654, (q15_t)0x5650, (q15_t)0x564b, (q15_t)0x5646, (q15_t)0x5642,
+  (q15_t)0x563d, (q15_t)0x5639, (q15_t)0x5634, (q15_t)0x562f, (q15_t)0x562b, (q15_t)0x5626, (q15_t)0x5621, (q15_t)0x561d,
+  (q15_t)0x5618, (q15_t)0x5613, (q15_t)0x560f, (q15_t)0x560a, (q15_t)0x5605, (q15_t)0x5601, (q15_t)0x55fc, (q15_t)0x55f7,
+  (q15_t)0x55f3, (q15_t)0x55ee, (q15_t)0x55ea, (q15_t)0x55e5, (q15_t)0x55e0, (q15_t)0x55dc, (q15_t)0x55d7, (q15_t)0x55d2,
+  (q15_t)0x55ce, (q15_t)0x55c9, (q15_t)0x55c4, (q15_t)0x55c0, (q15_t)0x55bb, (q15_t)0x55b6, (q15_t)0x55b2, (q15_t)0x55ad,
+  (q15_t)0x55a8, (q15_t)0x55a4, (q15_t)0x559f, (q15_t)0x559a, (q15_t)0x5596, (q15_t)0x5591, (q15_t)0x558c, (q15_t)0x5588,
+  (q15_t)0x5583, (q15_t)0x557e, (q15_t)0x5579, (q15_t)0x5575, (q15_t)0x5570, (q15_t)0x556b, (q15_t)0x5567, (q15_t)0x5562,
+  (q15_t)0x555d, (q15_t)0x5559, (q15_t)0x5554, (q15_t)0x554f, (q15_t)0x554b, (q15_t)0x5546, (q15_t)0x5541, (q15_t)0x553d,
+  (q15_t)0x5538, (q15_t)0x5533, (q15_t)0x552f, (q15_t)0x552a, (q15_t)0x5525, (q15_t)0x5520, (q15_t)0x551c, (q15_t)0x5517,
+  (q15_t)0x5512, (q15_t)0x550e, (q15_t)0x5509, (q15_t)0x5504, (q15_t)0x5500, (q15_t)0x54fb, (q15_t)0x54f6, (q15_t)0x54f2,
+  (q15_t)0x54ed, (q15_t)0x54e8, (q15_t)0x54e3, (q15_t)0x54df, (q15_t)0x54da, (q15_t)0x54d5, (q15_t)0x54d1, (q15_t)0x54cc,
+  (q15_t)0x54c7, (q15_t)0x54c2, (q15_t)0x54be, (q15_t)0x54b9, (q15_t)0x54b4, (q15_t)0x54b0, (q15_t)0x54ab, (q15_t)0x54a6,
+  (q15_t)0x54a2, (q15_t)0x549d, (q15_t)0x5498, (q15_t)0x5493, (q15_t)0x548f, (q15_t)0x548a, (q15_t)0x5485, (q15_t)0x5480,
+  (q15_t)0x547c, (q15_t)0x5477, (q15_t)0x5472, (q15_t)0x546e, (q15_t)0x5469, (q15_t)0x5464, (q15_t)0x545f, (q15_t)0x545b,
+  (q15_t)0x5456, (q15_t)0x5451, (q15_t)0x544d, (q15_t)0x5448, (q15_t)0x5443, (q15_t)0x543e, (q15_t)0x543a, (q15_t)0x5435,
+  (q15_t)0x5430, (q15_t)0x542b, (q15_t)0x5427, (q15_t)0x5422, (q15_t)0x541d, (q15_t)0x5418, (q15_t)0x5414, (q15_t)0x540f,
+  (q15_t)0x540a, (q15_t)0x5406, (q15_t)0x5401, (q15_t)0x53fc, (q15_t)0x53f7, (q15_t)0x53f3, (q15_t)0x53ee, (q15_t)0x53e9,
+  (q15_t)0x53e4, (q15_t)0x53e0, (q15_t)0x53db, (q15_t)0x53d6, (q15_t)0x53d1, (q15_t)0x53cd, (q15_t)0x53c8, (q15_t)0x53c3,
+  (q15_t)0x53be, (q15_t)0x53ba, (q15_t)0x53b5, (q15_t)0x53b0, (q15_t)0x53ab, (q15_t)0x53a7, (q15_t)0x53a2, (q15_t)0x539d,
+  (q15_t)0x5398, (q15_t)0x5394, (q15_t)0x538f, (q15_t)0x538a, (q15_t)0x5385, (q15_t)0x5380, (q15_t)0x537c, (q15_t)0x5377,
+  (q15_t)0x5372, (q15_t)0x536d, (q15_t)0x5369, (q15_t)0x5364, (q15_t)0x535f, (q15_t)0x535a, (q15_t)0x5356, (q15_t)0x5351,
+  (q15_t)0x534c, (q15_t)0x5347, (q15_t)0x5343, (q15_t)0x533e, (q15_t)0x5339, (q15_t)0x5334, (q15_t)0x532f, (q15_t)0x532b,
+  (q15_t)0x5326, (q15_t)0x5321, (q15_t)0x531c, (q15_t)0x5318, (q15_t)0x5313, (q15_t)0x530e, (q15_t)0x5309, (q15_t)0x5304,
+  (q15_t)0x5300, (q15_t)0x52fb, (q15_t)0x52f6, (q15_t)0x52f1, (q15_t)0x52ec, (q15_t)0x52e8, (q15_t)0x52e3, (q15_t)0x52de,
+  (q15_t)0x52d9, (q15_t)0x52d5, (q15_t)0x52d0, (q15_t)0x52cb, (q15_t)0x52c6, (q15_t)0x52c1, (q15_t)0x52bd, (q15_t)0x52b8,
+  (q15_t)0x52b3, (q15_t)0x52ae, (q15_t)0x52a9, (q15_t)0x52a5, (q15_t)0x52a0, (q15_t)0x529b, (q15_t)0x5296, (q15_t)0x5291,
+  (q15_t)0x528d, (q15_t)0x5288, (q15_t)0x5283, (q15_t)0x527e, (q15_t)0x5279, (q15_t)0x5275, (q15_t)0x5270, (q15_t)0x526b,
+  (q15_t)0x5266, (q15_t)0x5261, (q15_t)0x525d, (q15_t)0x5258, (q15_t)0x5253, (q15_t)0x524e, (q15_t)0x5249, (q15_t)0x5244,
+  (q15_t)0x5240, (q15_t)0x523b, (q15_t)0x5236, (q15_t)0x5231, (q15_t)0x522c, (q15_t)0x5228, (q15_t)0x5223, (q15_t)0x521e,
+  (q15_t)0x5219, (q15_t)0x5214, (q15_t)0x520f, (q15_t)0x520b, (q15_t)0x5206, (q15_t)0x5201, (q15_t)0x51fc, (q15_t)0x51f7,
+  (q15_t)0x51f3, (q15_t)0x51ee, (q15_t)0x51e9, (q15_t)0x51e4, (q15_t)0x51df, (q15_t)0x51da, (q15_t)0x51d6, (q15_t)0x51d1,
+  (q15_t)0x51cc, (q15_t)0x51c7, (q15_t)0x51c2, (q15_t)0x51bd, (q15_t)0x51b9, (q15_t)0x51b4, (q15_t)0x51af, (q15_t)0x51aa,
+  (q15_t)0x51a5, (q15_t)0x51a0, (q15_t)0x519c, (q15_t)0x5197, (q15_t)0x5192, (q15_t)0x518d, (q15_t)0x5188, (q15_t)0x5183,
+  (q15_t)0x517e, (q15_t)0x517a, (q15_t)0x5175, (q15_t)0x5170, (q15_t)0x516b, (q15_t)0x5166, (q15_t)0x5161, (q15_t)0x515d,
+  (q15_t)0x5158, (q15_t)0x5153, (q15_t)0x514e, (q15_t)0x5149, (q15_t)0x5144, (q15_t)0x513f, (q15_t)0x513b, (q15_t)0x5136,
+  (q15_t)0x5131, (q15_t)0x512c, (q15_t)0x5127, (q15_t)0x5122, (q15_t)0x511d, (q15_t)0x5119, (q15_t)0x5114, (q15_t)0x510f,
+  (q15_t)0x510a, (q15_t)0x5105, (q15_t)0x5100, (q15_t)0x50fb, (q15_t)0x50f7, (q15_t)0x50f2, (q15_t)0x50ed, (q15_t)0x50e8,
+  (q15_t)0x50e3, (q15_t)0x50de, (q15_t)0x50d9, (q15_t)0x50d4, (q15_t)0x50d0, (q15_t)0x50cb, (q15_t)0x50c6, (q15_t)0x50c1,
+  (q15_t)0x50bc, (q15_t)0x50b7, (q15_t)0x50b2, (q15_t)0x50ad, (q15_t)0x50a9, (q15_t)0x50a4, (q15_t)0x509f, (q15_t)0x509a,
+  (q15_t)0x5095, (q15_t)0x5090, (q15_t)0x508b, (q15_t)0x5086, (q15_t)0x5082, (q15_t)0x507d, (q15_t)0x5078, (q15_t)0x5073,
+  (q15_t)0x506e, (q15_t)0x5069, (q15_t)0x5064, (q15_t)0x505f, (q15_t)0x505a, (q15_t)0x5056, (q15_t)0x5051, (q15_t)0x504c,
+  (q15_t)0x5047, (q15_t)0x5042, (q15_t)0x503d, (q15_t)0x5038, (q15_t)0x5033, (q15_t)0x502e, (q15_t)0x5029, (q15_t)0x5025,
+  (q15_t)0x5020, (q15_t)0x501b, (q15_t)0x5016, (q15_t)0x5011, (q15_t)0x500c, (q15_t)0x5007, (q15_t)0x5002, (q15_t)0x4ffd,
+  (q15_t)0x4ff8, (q15_t)0x4ff4, (q15_t)0x4fef, (q15_t)0x4fea, (q15_t)0x4fe5, (q15_t)0x4fe0, (q15_t)0x4fdb, (q15_t)0x4fd6,
+  (q15_t)0x4fd1, (q15_t)0x4fcc, (q15_t)0x4fc7, (q15_t)0x4fc2, (q15_t)0x4fbe, (q15_t)0x4fb9, (q15_t)0x4fb4, (q15_t)0x4faf,
+  (q15_t)0x4faa, (q15_t)0x4fa5, (q15_t)0x4fa0, (q15_t)0x4f9b, (q15_t)0x4f96, (q15_t)0x4f91, (q15_t)0x4f8c, (q15_t)0x4f87,
+  (q15_t)0x4f82, (q15_t)0x4f7e, (q15_t)0x4f79, (q15_t)0x4f74, (q15_t)0x4f6f, (q15_t)0x4f6a, (q15_t)0x4f65, (q15_t)0x4f60,
+  (q15_t)0x4f5b, (q15_t)0x4f56, (q15_t)0x4f51, (q15_t)0x4f4c, (q15_t)0x4f47, (q15_t)0x4f42, (q15_t)0x4f3d, (q15_t)0x4f39,
+  (q15_t)0x4f34, (q15_t)0x4f2f, (q15_t)0x4f2a, (q15_t)0x4f25, (q15_t)0x4f20, (q15_t)0x4f1b, (q15_t)0x4f16, (q15_t)0x4f11,
+  (q15_t)0x4f0c, (q15_t)0x4f07, (q15_t)0x4f02, (q15_t)0x4efd, (q15_t)0x4ef8, (q15_t)0x4ef3, (q15_t)0x4eee, (q15_t)0x4ee9,
+  (q15_t)0x4ee5, (q15_t)0x4ee0, (q15_t)0x4edb, (q15_t)0x4ed6, (q15_t)0x4ed1, (q15_t)0x4ecc, (q15_t)0x4ec7, (q15_t)0x4ec2,
+  (q15_t)0x4ebd, (q15_t)0x4eb8, (q15_t)0x4eb3, (q15_t)0x4eae, (q15_t)0x4ea9, (q15_t)0x4ea4, (q15_t)0x4e9f, (q15_t)0x4e9a,
+  (q15_t)0x4e95, (q15_t)0x4e90, (q15_t)0x4e8b, (q15_t)0x4e86, (q15_t)0x4e81, (q15_t)0x4e7c, (q15_t)0x4e78, (q15_t)0x4e73,
+  (q15_t)0x4e6e, (q15_t)0x4e69, (q15_t)0x4e64, (q15_t)0x4e5f, (q15_t)0x4e5a, (q15_t)0x4e55, (q15_t)0x4e50, (q15_t)0x4e4b,
+  (q15_t)0x4e46, (q15_t)0x4e41, (q15_t)0x4e3c, (q15_t)0x4e37, (q15_t)0x4e32, (q15_t)0x4e2d, (q15_t)0x4e28, (q15_t)0x4e23,
+  (q15_t)0x4e1e, (q15_t)0x4e19, (q15_t)0x4e14, (q15_t)0x4e0f, (q15_t)0x4e0a, (q15_t)0x4e05, (q15_t)0x4e00, (q15_t)0x4dfb,
+  (q15_t)0x4df6, (q15_t)0x4df1, (q15_t)0x4dec, (q15_t)0x4de7, (q15_t)0x4de2, (q15_t)0x4ddd, (q15_t)0x4dd8, (q15_t)0x4dd3,
+  (q15_t)0x4dce, (q15_t)0x4dc9, (q15_t)0x4dc4, (q15_t)0x4dbf, (q15_t)0x4dba, (q15_t)0x4db5, (q15_t)0x4db0, (q15_t)0x4dab,
+  (q15_t)0x4da6, (q15_t)0x4da1, (q15_t)0x4d9c, (q15_t)0x4d97, (q15_t)0x4d92, (q15_t)0x4d8d, (q15_t)0x4d88, (q15_t)0x4d83,
+  (q15_t)0x4d7e, (q15_t)0x4d79, (q15_t)0x4d74, (q15_t)0x4d6f, (q15_t)0x4d6a, (q15_t)0x4d65, (q15_t)0x4d60, (q15_t)0x4d5b,
+  (q15_t)0x4d56, (q15_t)0x4d51, (q15_t)0x4d4c, (q15_t)0x4d47, (q15_t)0x4d42, (q15_t)0x4d3d, (q15_t)0x4d38, (q15_t)0x4d33,
+  (q15_t)0x4d2e, (q15_t)0x4d29, (q15_t)0x4d24, (q15_t)0x4d1f, (q15_t)0x4d1a, (q15_t)0x4d15, (q15_t)0x4d10, (q15_t)0x4d0b,
+  (q15_t)0x4d06, (q15_t)0x4d01, (q15_t)0x4cfc, (q15_t)0x4cf7, (q15_t)0x4cf2, (q15_t)0x4ced, (q15_t)0x4ce8, (q15_t)0x4ce3,
+  (q15_t)0x4cde, (q15_t)0x4cd9, (q15_t)0x4cd4, (q15_t)0x4ccf, (q15_t)0x4cca, (q15_t)0x4cc5, (q15_t)0x4cc0, (q15_t)0x4cbb,
+  (q15_t)0x4cb6, (q15_t)0x4cb1, (q15_t)0x4cac, (q15_t)0x4ca7, (q15_t)0x4ca2, (q15_t)0x4c9d, (q15_t)0x4c98, (q15_t)0x4c93,
+  (q15_t)0x4c8e, (q15_t)0x4c88, (q15_t)0x4c83, (q15_t)0x4c7e, (q15_t)0x4c79, (q15_t)0x4c74, (q15_t)0x4c6f, (q15_t)0x4c6a,
+  (q15_t)0x4c65, (q15_t)0x4c60, (q15_t)0x4c5b, (q15_t)0x4c56, (q15_t)0x4c51, (q15_t)0x4c4c, (q15_t)0x4c47, (q15_t)0x4c42,
+  (q15_t)0x4c3d, (q15_t)0x4c38, (q15_t)0x4c33, (q15_t)0x4c2e, (q15_t)0x4c29, (q15_t)0x4c24, (q15_t)0x4c1f, (q15_t)0x4c1a,
+  (q15_t)0x4c14, (q15_t)0x4c0f, (q15_t)0x4c0a, (q15_t)0x4c05, (q15_t)0x4c00, (q15_t)0x4bfb, (q15_t)0x4bf6, (q15_t)0x4bf1,
+  (q15_t)0x4bec, (q15_t)0x4be7, (q15_t)0x4be2, (q15_t)0x4bdd, (q15_t)0x4bd8, (q15_t)0x4bd3, (q15_t)0x4bce, (q15_t)0x4bc9,
+  (q15_t)0x4bc4, (q15_t)0x4bbe, (q15_t)0x4bb9, (q15_t)0x4bb4, (q15_t)0x4baf, (q15_t)0x4baa, (q15_t)0x4ba5, (q15_t)0x4ba0,
+  (q15_t)0x4b9b, (q15_t)0x4b96, (q15_t)0x4b91, (q15_t)0x4b8c, (q15_t)0x4b87, (q15_t)0x4b82, (q15_t)0x4b7d, (q15_t)0x4b77,
+  (q15_t)0x4b72, (q15_t)0x4b6d, (q15_t)0x4b68, (q15_t)0x4b63, (q15_t)0x4b5e, (q15_t)0x4b59, (q15_t)0x4b54, (q15_t)0x4b4f,
+  (q15_t)0x4b4a, (q15_t)0x4b45, (q15_t)0x4b40, (q15_t)0x4b3b, (q15_t)0x4b35, (q15_t)0x4b30, (q15_t)0x4b2b, (q15_t)0x4b26,
+  (q15_t)0x4b21, (q15_t)0x4b1c, (q15_t)0x4b17, (q15_t)0x4b12, (q15_t)0x4b0d, (q15_t)0x4b08, (q15_t)0x4b03, (q15_t)0x4afd,
+  (q15_t)0x4af8, (q15_t)0x4af3, (q15_t)0x4aee, (q15_t)0x4ae9, (q15_t)0x4ae4, (q15_t)0x4adf, (q15_t)0x4ada, (q15_t)0x4ad5,
+  (q15_t)0x4ad0, (q15_t)0x4acb, (q15_t)0x4ac5, (q15_t)0x4ac0, (q15_t)0x4abb, (q15_t)0x4ab6, (q15_t)0x4ab1, (q15_t)0x4aac,
+  (q15_t)0x4aa7, (q15_t)0x4aa2, (q15_t)0x4a9d, (q15_t)0x4a97, (q15_t)0x4a92, (q15_t)0x4a8d, (q15_t)0x4a88, (q15_t)0x4a83,
+  (q15_t)0x4a7e, (q15_t)0x4a79, (q15_t)0x4a74, (q15_t)0x4a6f, (q15_t)0x4a6a, (q15_t)0x4a64, (q15_t)0x4a5f, (q15_t)0x4a5a,
+  (q15_t)0x4a55, (q15_t)0x4a50, (q15_t)0x4a4b, (q15_t)0x4a46, (q15_t)0x4a41, (q15_t)0x4a3b, (q15_t)0x4a36, (q15_t)0x4a31,
+  (q15_t)0x4a2c, (q15_t)0x4a27, (q15_t)0x4a22, (q15_t)0x4a1d, (q15_t)0x4a18, (q15_t)0x4a12, (q15_t)0x4a0d, (q15_t)0x4a08,
+  (q15_t)0x4a03, (q15_t)0x49fe, (q15_t)0x49f9, (q15_t)0x49f4, (q15_t)0x49ef, (q15_t)0x49e9, (q15_t)0x49e4, (q15_t)0x49df,
+  (q15_t)0x49da, (q15_t)0x49d5, (q15_t)0x49d0, (q15_t)0x49cb, (q15_t)0x49c6, (q15_t)0x49c0, (q15_t)0x49bb, (q15_t)0x49b6,
+  (q15_t)0x49b1, (q15_t)0x49ac, (q15_t)0x49a7, (q15_t)0x49a2, (q15_t)0x499c, (q15_t)0x4997, (q15_t)0x4992, (q15_t)0x498d,
+  (q15_t)0x4988, (q15_t)0x4983, (q15_t)0x497e, (q15_t)0x4978, (q15_t)0x4973, (q15_t)0x496e, (q15_t)0x4969, (q15_t)0x4964,
+  (q15_t)0x495f, (q15_t)0x495a, (q15_t)0x4954, (q15_t)0x494f, (q15_t)0x494a, (q15_t)0x4945, (q15_t)0x4940, (q15_t)0x493b,
+  (q15_t)0x4936, (q15_t)0x4930, (q15_t)0x492b, (q15_t)0x4926, (q15_t)0x4921, (q15_t)0x491c, (q15_t)0x4917, (q15_t)0x4911,
+  (q15_t)0x490c, (q15_t)0x4907, (q15_t)0x4902, (q15_t)0x48fd, (q15_t)0x48f8, (q15_t)0x48f2, (q15_t)0x48ed, (q15_t)0x48e8,
+  (q15_t)0x48e3, (q15_t)0x48de, (q15_t)0x48d9, (q15_t)0x48d3, (q15_t)0x48ce, (q15_t)0x48c9, (q15_t)0x48c4, (q15_t)0x48bf,
+  (q15_t)0x48ba, (q15_t)0x48b4, (q15_t)0x48af, (q15_t)0x48aa, (q15_t)0x48a5, (q15_t)0x48a0, (q15_t)0x489b, (q15_t)0x4895,
+  (q15_t)0x4890, (q15_t)0x488b, (q15_t)0x4886, (q15_t)0x4881, (q15_t)0x487c, (q15_t)0x4876, (q15_t)0x4871, (q15_t)0x486c,
+  (q15_t)0x4867, (q15_t)0x4862, (q15_t)0x485c, (q15_t)0x4857, (q15_t)0x4852, (q15_t)0x484d, (q15_t)0x4848, (q15_t)0x4843,
+  (q15_t)0x483d, (q15_t)0x4838, (q15_t)0x4833, (q15_t)0x482e, (q15_t)0x4829, (q15_t)0x4823, (q15_t)0x481e, (q15_t)0x4819,
+  (q15_t)0x4814, (q15_t)0x480f, (q15_t)0x4809, (q15_t)0x4804, (q15_t)0x47ff, (q15_t)0x47fa, (q15_t)0x47f5, (q15_t)0x47ef,
+  (q15_t)0x47ea, (q15_t)0x47e5, (q15_t)0x47e0, (q15_t)0x47db, (q15_t)0x47d5, (q15_t)0x47d0, (q15_t)0x47cb, (q15_t)0x47c6,
+  (q15_t)0x47c1, (q15_t)0x47bb, (q15_t)0x47b6, (q15_t)0x47b1, (q15_t)0x47ac, (q15_t)0x47a7, (q15_t)0x47a1, (q15_t)0x479c,
+  (q15_t)0x4797, (q15_t)0x4792, (q15_t)0x478d, (q15_t)0x4787, (q15_t)0x4782, (q15_t)0x477d, (q15_t)0x4778, (q15_t)0x4773,
+  (q15_t)0x476d, (q15_t)0x4768, (q15_t)0x4763, (q15_t)0x475e, (q15_t)0x4758, (q15_t)0x4753, (q15_t)0x474e, (q15_t)0x4749,
+  (q15_t)0x4744, (q15_t)0x473e, (q15_t)0x4739, (q15_t)0x4734, (q15_t)0x472f, (q15_t)0x4729, (q15_t)0x4724, (q15_t)0x471f,
+  (q15_t)0x471a, (q15_t)0x4715, (q15_t)0x470f, (q15_t)0x470a, (q15_t)0x4705, (q15_t)0x4700, (q15_t)0x46fa, (q15_t)0x46f5,
+  (q15_t)0x46f0, (q15_t)0x46eb, (q15_t)0x46e6, (q15_t)0x46e0, (q15_t)0x46db, (q15_t)0x46d6, (q15_t)0x46d1, (q15_t)0x46cb,
+  (q15_t)0x46c6, (q15_t)0x46c1, (q15_t)0x46bc, (q15_t)0x46b6, (q15_t)0x46b1, (q15_t)0x46ac, (q15_t)0x46a7, (q15_t)0x46a1,
+  (q15_t)0x469c, (q15_t)0x4697, (q15_t)0x4692, (q15_t)0x468d, (q15_t)0x4687, (q15_t)0x4682, (q15_t)0x467d, (q15_t)0x4678,
+  (q15_t)0x4672, (q15_t)0x466d, (q15_t)0x4668, (q15_t)0x4663, (q15_t)0x465d, (q15_t)0x4658, (q15_t)0x4653, (q15_t)0x464e,
+  (q15_t)0x4648, (q15_t)0x4643, (q15_t)0x463e, (q15_t)0x4639, (q15_t)0x4633, (q15_t)0x462e, (q15_t)0x4629, (q15_t)0x4624,
+  (q15_t)0x461e, (q15_t)0x4619, (q15_t)0x4614, (q15_t)0x460e, (q15_t)0x4609, (q15_t)0x4604, (q15_t)0x45ff, (q15_t)0x45f9,
+  (q15_t)0x45f4, (q15_t)0x45ef, (q15_t)0x45ea, (q15_t)0x45e4, (q15_t)0x45df, (q15_t)0x45da, (q15_t)0x45d5, (q15_t)0x45cf,
+  (q15_t)0x45ca, (q15_t)0x45c5, (q15_t)0x45c0, (q15_t)0x45ba, (q15_t)0x45b5, (q15_t)0x45b0, (q15_t)0x45aa, (q15_t)0x45a5,
+  (q15_t)0x45a0, (q15_t)0x459b, (q15_t)0x4595, (q15_t)0x4590, (q15_t)0x458b, (q15_t)0x4586, (q15_t)0x4580, (q15_t)0x457b,
+  (q15_t)0x4576, (q15_t)0x4570, (q15_t)0x456b, (q15_t)0x4566, (q15_t)0x4561, (q15_t)0x455b, (q15_t)0x4556, (q15_t)0x4551,
+  (q15_t)0x454b, (q15_t)0x4546, (q15_t)0x4541, (q15_t)0x453c, (q15_t)0x4536, (q15_t)0x4531, (q15_t)0x452c, (q15_t)0x4526,
+  (q15_t)0x4521, (q15_t)0x451c, (q15_t)0x4517, (q15_t)0x4511, (q15_t)0x450c, (q15_t)0x4507, (q15_t)0x4501, (q15_t)0x44fc,
+  (q15_t)0x44f7, (q15_t)0x44f2, (q15_t)0x44ec, (q15_t)0x44e7, (q15_t)0x44e2, (q15_t)0x44dc, (q15_t)0x44d7, (q15_t)0x44d2,
+  (q15_t)0x44cd, (q15_t)0x44c7, (q15_t)0x44c2, (q15_t)0x44bd, (q15_t)0x44b7, (q15_t)0x44b2, (q15_t)0x44ad, (q15_t)0x44a7,
+  (q15_t)0x44a2, (q15_t)0x449d, (q15_t)0x4497, (q15_t)0x4492, (q15_t)0x448d, (q15_t)0x4488, (q15_t)0x4482, (q15_t)0x447d,
+  (q15_t)0x4478, (q15_t)0x4472, (q15_t)0x446d, (q15_t)0x4468, (q15_t)0x4462, (q15_t)0x445d, (q15_t)0x4458, (q15_t)0x4452,
+  (q15_t)0x444d, (q15_t)0x4448, (q15_t)0x4443, (q15_t)0x443d, (q15_t)0x4438, (q15_t)0x4433, (q15_t)0x442d, (q15_t)0x4428,
+  (q15_t)0x4423, (q15_t)0x441d, (q15_t)0x4418, (q15_t)0x4413, (q15_t)0x440d, (q15_t)0x4408, (q15_t)0x4403, (q15_t)0x43fd,
+  (q15_t)0x43f8, (q15_t)0x43f3, (q15_t)0x43ed, (q15_t)0x43e8, (q15_t)0x43e3, (q15_t)0x43dd, (q15_t)0x43d8, (q15_t)0x43d3,
+  (q15_t)0x43cd, (q15_t)0x43c8, (q15_t)0x43c3, (q15_t)0x43bd, (q15_t)0x43b8, (q15_t)0x43b3, (q15_t)0x43ad, (q15_t)0x43a8,
+  (q15_t)0x43a3, (q15_t)0x439d, (q15_t)0x4398, (q15_t)0x4393, (q15_t)0x438d, (q15_t)0x4388, (q15_t)0x4383, (q15_t)0x437d,
+  (q15_t)0x4378, (q15_t)0x4373, (q15_t)0x436d, (q15_t)0x4368, (q15_t)0x4363, (q15_t)0x435d, (q15_t)0x4358, (q15_t)0x4353,
+  (q15_t)0x434d, (q15_t)0x4348, (q15_t)0x4343, (q15_t)0x433d, (q15_t)0x4338, (q15_t)0x4333, (q15_t)0x432d, (q15_t)0x4328,
+  (q15_t)0x4323, (q15_t)0x431d, (q15_t)0x4318, (q15_t)0x4313, (q15_t)0x430d, (q15_t)0x4308, (q15_t)0x4302, (q15_t)0x42fd,
+  (q15_t)0x42f8, (q15_t)0x42f2, (q15_t)0x42ed, (q15_t)0x42e8, (q15_t)0x42e2, (q15_t)0x42dd, (q15_t)0x42d8, (q15_t)0x42d2,
+  (q15_t)0x42cd, (q15_t)0x42c8, (q15_t)0x42c2, (q15_t)0x42bd, (q15_t)0x42b7, (q15_t)0x42b2, (q15_t)0x42ad, (q15_t)0x42a7,
+  (q15_t)0x42a2, (q15_t)0x429d, (q15_t)0x4297, (q15_t)0x4292, (q15_t)0x428d, (q15_t)0x4287, (q15_t)0x4282, (q15_t)0x427c,
+  (q15_t)0x4277, (q15_t)0x4272, (q15_t)0x426c, (q15_t)0x4267, (q15_t)0x4262, (q15_t)0x425c, (q15_t)0x4257, (q15_t)0x4251,
+  (q15_t)0x424c, (q15_t)0x4247, (q15_t)0x4241, (q15_t)0x423c, (q15_t)0x4237, (q15_t)0x4231, (q15_t)0x422c, (q15_t)0x4226,
+  (q15_t)0x4221, (q15_t)0x421c, (q15_t)0x4216, (q15_t)0x4211, (q15_t)0x420c, (q15_t)0x4206, (q15_t)0x4201, (q15_t)0x41fb,
+  (q15_t)0x41f6, (q15_t)0x41f1, (q15_t)0x41eb, (q15_t)0x41e6, (q15_t)0x41e0, (q15_t)0x41db, (q15_t)0x41d6, (q15_t)0x41d0,
+  (q15_t)0x41cb, (q15_t)0x41c6, (q15_t)0x41c0, (q15_t)0x41bb, (q15_t)0x41b5, (q15_t)0x41b0, (q15_t)0x41ab, (q15_t)0x41a5,
+  (q15_t)0x41a0, (q15_t)0x419a, (q15_t)0x4195, (q15_t)0x4190, (q15_t)0x418a, (q15_t)0x4185, (q15_t)0x417f, (q15_t)0x417a,
+  (q15_t)0x4175, (q15_t)0x416f, (q15_t)0x416a, (q15_t)0x4164, (q15_t)0x415f, (q15_t)0x415a, (q15_t)0x4154, (q15_t)0x414f,
+  (q15_t)0x4149, (q15_t)0x4144, (q15_t)0x413f, (q15_t)0x4139, (q15_t)0x4134, (q15_t)0x412e, (q15_t)0x4129, (q15_t)0x4124,
+  (q15_t)0x411e, (q15_t)0x4119, (q15_t)0x4113, (q15_t)0x410e, (q15_t)0x4108, (q15_t)0x4103, (q15_t)0x40fe, (q15_t)0x40f8,
+  (q15_t)0x40f3, (q15_t)0x40ed, (q15_t)0x40e8, (q15_t)0x40e3, (q15_t)0x40dd, (q15_t)0x40d8, (q15_t)0x40d2, (q15_t)0x40cd,
+  (q15_t)0x40c8, (q15_t)0x40c2, (q15_t)0x40bd, (q15_t)0x40b7, (q15_t)0x40b2, (q15_t)0x40ac, (q15_t)0x40a7, (q15_t)0x40a2,
+  (q15_t)0x409c, (q15_t)0x4097, (q15_t)0x4091, (q15_t)0x408c, (q15_t)0x4086, (q15_t)0x4081, (q15_t)0x407c, (q15_t)0x4076,
+  (q15_t)0x4071, (q15_t)0x406b, (q15_t)0x4066, (q15_t)0x4060, (q15_t)0x405b, (q15_t)0x4056, (q15_t)0x4050, (q15_t)0x404b,
+  (q15_t)0x4045, (q15_t)0x4040, (q15_t)0x403a, (q15_t)0x4035, (q15_t)0x4030, (q15_t)0x402a, (q15_t)0x4025, (q15_t)0x401f,
+  (q15_t)0x401a, (q15_t)0x4014, (q15_t)0x400f, (q15_t)0x4009, (q15_t)0x4004, (q15_t)0x3fff, (q15_t)0x3ff9, (q15_t)0x3ff4,
+  (q15_t)0x3fee, (q15_t)0x3fe9, (q15_t)0x3fe3, (q15_t)0x3fde, (q15_t)0x3fd8, (q15_t)0x3fd3, (q15_t)0x3fce, (q15_t)0x3fc8,
+  (q15_t)0x3fc3, (q15_t)0x3fbd, (q15_t)0x3fb8, (q15_t)0x3fb2, (q15_t)0x3fad, (q15_t)0x3fa7, (q15_t)0x3fa2, (q15_t)0x3f9d,
+  (q15_t)0x3f97, (q15_t)0x3f92, (q15_t)0x3f8c, (q15_t)0x3f87, (q15_t)0x3f81, (q15_t)0x3f7c, (q15_t)0x3f76, (q15_t)0x3f71,
+  (q15_t)0x3f6b, (q15_t)0x3f66, (q15_t)0x3f61, (q15_t)0x3f5b, (q15_t)0x3f56, (q15_t)0x3f50, (q15_t)0x3f4b, (q15_t)0x3f45,
+  (q15_t)0x3f40, (q15_t)0x3f3a, (q15_t)0x3f35, (q15_t)0x3f2f, (q15_t)0x3f2a, (q15_t)0x3f24, (q15_t)0x3f1f, (q15_t)0x3f1a,
+  (q15_t)0x3f14, (q15_t)0x3f0f, (q15_t)0x3f09, (q15_t)0x3f04, (q15_t)0x3efe, (q15_t)0x3ef9, (q15_t)0x3ef3, (q15_t)0x3eee,
+  (q15_t)0x3ee8, (q15_t)0x3ee3, (q15_t)0x3edd, (q15_t)0x3ed8, (q15_t)0x3ed2, (q15_t)0x3ecd, (q15_t)0x3ec7, (q15_t)0x3ec2,
+  (q15_t)0x3ebd, (q15_t)0x3eb7, (q15_t)0x3eb2, (q15_t)0x3eac, (q15_t)0x3ea7, (q15_t)0x3ea1, (q15_t)0x3e9c, (q15_t)0x3e96,
+  (q15_t)0x3e91, (q15_t)0x3e8b, (q15_t)0x3e86, (q15_t)0x3e80, (q15_t)0x3e7b, (q15_t)0x3e75, (q15_t)0x3e70, (q15_t)0x3e6a,
+  (q15_t)0x3e65, (q15_t)0x3e5f, (q15_t)0x3e5a, (q15_t)0x3e54, (q15_t)0x3e4f, (q15_t)0x3e49, (q15_t)0x3e44, (q15_t)0x3e3e,
+  (q15_t)0x3e39, (q15_t)0x3e33, (q15_t)0x3e2e, (q15_t)0x3e28, (q15_t)0x3e23, (q15_t)0x3e1d, (q15_t)0x3e18, (q15_t)0x3e12,
+  (q15_t)0x3e0d, (q15_t)0x3e07, (q15_t)0x3e02, (q15_t)0x3dfc, (q15_t)0x3df7, (q15_t)0x3df1, (q15_t)0x3dec, (q15_t)0x3de6,
+  (q15_t)0x3de1, (q15_t)0x3ddb, (q15_t)0x3dd6, (q15_t)0x3dd0, (q15_t)0x3dcb, (q15_t)0x3dc5, (q15_t)0x3dc0, (q15_t)0x3dba,
+  (q15_t)0x3db5, (q15_t)0x3daf, (q15_t)0x3daa, (q15_t)0x3da4, (q15_t)0x3d9f, (q15_t)0x3d99, (q15_t)0x3d94, (q15_t)0x3d8e,
+  (q15_t)0x3d89, (q15_t)0x3d83, (q15_t)0x3d7e, (q15_t)0x3d78, (q15_t)0x3d73, (q15_t)0x3d6d, (q15_t)0x3d68, (q15_t)0x3d62,
+  (q15_t)0x3d5d, (q15_t)0x3d57, (q15_t)0x3d52, (q15_t)0x3d4c, (q15_t)0x3d47, (q15_t)0x3d41, (q15_t)0x3d3c, (q15_t)0x3d36,
+  (q15_t)0x3d31, (q15_t)0x3d2b, (q15_t)0x3d26, (q15_t)0x3d20, (q15_t)0x3d1b, (q15_t)0x3d15, (q15_t)0x3d10, (q15_t)0x3d0a,
+  (q15_t)0x3d04, (q15_t)0x3cff, (q15_t)0x3cf9, (q15_t)0x3cf4, (q15_t)0x3cee, (q15_t)0x3ce9, (q15_t)0x3ce3, (q15_t)0x3cde,
+  (q15_t)0x3cd8, (q15_t)0x3cd3, (q15_t)0x3ccd, (q15_t)0x3cc8, (q15_t)0x3cc2, (q15_t)0x3cbd, (q15_t)0x3cb7, (q15_t)0x3cb2,
+  (q15_t)0x3cac, (q15_t)0x3ca7, (q15_t)0x3ca1, (q15_t)0x3c9b, (q15_t)0x3c96, (q15_t)0x3c90, (q15_t)0x3c8b, (q15_t)0x3c85,
+  (q15_t)0x3c80, (q15_t)0x3c7a, (q15_t)0x3c75, (q15_t)0x3c6f, (q15_t)0x3c6a, (q15_t)0x3c64, (q15_t)0x3c5f, (q15_t)0x3c59,
+  (q15_t)0x3c53, (q15_t)0x3c4e, (q15_t)0x3c48, (q15_t)0x3c43, (q15_t)0x3c3d, (q15_t)0x3c38, (q15_t)0x3c32, (q15_t)0x3c2d,
+  (q15_t)0x3c27, (q15_t)0x3c22, (q15_t)0x3c1c, (q15_t)0x3c16, (q15_t)0x3c11, (q15_t)0x3c0b, (q15_t)0x3c06, (q15_t)0x3c00,
+  (q15_t)0x3bfb, (q15_t)0x3bf5, (q15_t)0x3bf0, (q15_t)0x3bea, (q15_t)0x3be5, (q15_t)0x3bdf, (q15_t)0x3bd9, (q15_t)0x3bd4,
+  (q15_t)0x3bce, (q15_t)0x3bc9, (q15_t)0x3bc3, (q15_t)0x3bbe, (q15_t)0x3bb8, (q15_t)0x3bb3, (q15_t)0x3bad, (q15_t)0x3ba7,
+  (q15_t)0x3ba2, (q15_t)0x3b9c, (q15_t)0x3b97, (q15_t)0x3b91, (q15_t)0x3b8c, (q15_t)0x3b86, (q15_t)0x3b80, (q15_t)0x3b7b,
+  (q15_t)0x3b75, (q15_t)0x3b70, (q15_t)0x3b6a, (q15_t)0x3b65, (q15_t)0x3b5f, (q15_t)0x3b5a, (q15_t)0x3b54, (q15_t)0x3b4e,
+  (q15_t)0x3b49, (q15_t)0x3b43, (q15_t)0x3b3e, (q15_t)0x3b38, (q15_t)0x3b33, (q15_t)0x3b2d, (q15_t)0x3b27, (q15_t)0x3b22,
+  (q15_t)0x3b1c, (q15_t)0x3b17, (q15_t)0x3b11, (q15_t)0x3b0c, (q15_t)0x3b06, (q15_t)0x3b00, (q15_t)0x3afb, (q15_t)0x3af5,
+  (q15_t)0x3af0, (q15_t)0x3aea, (q15_t)0x3ae4, (q15_t)0x3adf, (q15_t)0x3ad9, (q15_t)0x3ad4, (q15_t)0x3ace, (q15_t)0x3ac9,
+  (q15_t)0x3ac3, (q15_t)0x3abd, (q15_t)0x3ab8, (q15_t)0x3ab2, (q15_t)0x3aad, (q15_t)0x3aa7, (q15_t)0x3aa2, (q15_t)0x3a9c,
+  (q15_t)0x3a96, (q15_t)0x3a91, (q15_t)0x3a8b, (q15_t)0x3a86, (q15_t)0x3a80, (q15_t)0x3a7a, (q15_t)0x3a75, (q15_t)0x3a6f,
+  (q15_t)0x3a6a, (q15_t)0x3a64, (q15_t)0x3a5e, (q15_t)0x3a59, (q15_t)0x3a53, (q15_t)0x3a4e, (q15_t)0x3a48, (q15_t)0x3a42,
+  (q15_t)0x3a3d, (q15_t)0x3a37, (q15_t)0x3a32, (q15_t)0x3a2c, (q15_t)0x3a26, (q15_t)0x3a21, (q15_t)0x3a1b, (q15_t)0x3a16,
+  (q15_t)0x3a10, (q15_t)0x3a0b, (q15_t)0x3a05, (q15_t)0x39ff, (q15_t)0x39fa, (q15_t)0x39f4, (q15_t)0x39ee, (q15_t)0x39e9,
+  (q15_t)0x39e3, (q15_t)0x39de, (q15_t)0x39d8, (q15_t)0x39d2, (q15_t)0x39cd, (q15_t)0x39c7, (q15_t)0x39c2, (q15_t)0x39bc,
+  (q15_t)0x39b6, (q15_t)0x39b1, (q15_t)0x39ab, (q15_t)0x39a6, (q15_t)0x39a0, (q15_t)0x399a, (q15_t)0x3995, (q15_t)0x398f,
+  (q15_t)0x398a, (q15_t)0x3984, (q15_t)0x397e, (q15_t)0x3979, (q15_t)0x3973, (q15_t)0x396d, (q15_t)0x3968, (q15_t)0x3962,
+  (q15_t)0x395d, (q15_t)0x3957, (q15_t)0x3951, (q15_t)0x394c, (q15_t)0x3946, (q15_t)0x3941, (q15_t)0x393b, (q15_t)0x3935,
+  (q15_t)0x3930, (q15_t)0x392a, (q15_t)0x3924, (q15_t)0x391f, (q15_t)0x3919, (q15_t)0x3914, (q15_t)0x390e, (q15_t)0x3908,
+  (q15_t)0x3903, (q15_t)0x38fd, (q15_t)0x38f7, (q15_t)0x38f2, (q15_t)0x38ec, (q15_t)0x38e7, (q15_t)0x38e1, (q15_t)0x38db,
+  (q15_t)0x38d6, (q15_t)0x38d0, (q15_t)0x38ca, (q15_t)0x38c5, (q15_t)0x38bf, (q15_t)0x38ba, (q15_t)0x38b4, (q15_t)0x38ae,
+  (q15_t)0x38a9, (q15_t)0x38a3, (q15_t)0x389d, (q15_t)0x3898, (q15_t)0x3892, (q15_t)0x388c, (q15_t)0x3887, (q15_t)0x3881,
+  (q15_t)0x387c, (q15_t)0x3876, (q15_t)0x3870, (q15_t)0x386b, (q15_t)0x3865, (q15_t)0x385f, (q15_t)0x385a, (q15_t)0x3854,
+  (q15_t)0x384e, (q15_t)0x3849, (q15_t)0x3843, (q15_t)0x383d, (q15_t)0x3838, (q15_t)0x3832, (q15_t)0x382d, (q15_t)0x3827,
+  (q15_t)0x3821, (q15_t)0x381c, (q15_t)0x3816, (q15_t)0x3810, (q15_t)0x380b, (q15_t)0x3805, (q15_t)0x37ff, (q15_t)0x37fa,
+  (q15_t)0x37f4, (q15_t)0x37ee, (q15_t)0x37e9, (q15_t)0x37e3, (q15_t)0x37dd, (q15_t)0x37d8, (q15_t)0x37d2, (q15_t)0x37cc,
+  (q15_t)0x37c7, (q15_t)0x37c1, (q15_t)0x37bc, (q15_t)0x37b6, (q15_t)0x37b0, (q15_t)0x37ab, (q15_t)0x37a5, (q15_t)0x379f,
+  (q15_t)0x379a, (q15_t)0x3794, (q15_t)0x378e, (q15_t)0x3789, (q15_t)0x3783, (q15_t)0x377d, (q15_t)0x3778, (q15_t)0x3772,
+  (q15_t)0x376c, (q15_t)0x3767, (q15_t)0x3761, (q15_t)0x375b, (q15_t)0x3756, (q15_t)0x3750, (q15_t)0x374a, (q15_t)0x3745,
+  (q15_t)0x373f, (q15_t)0x3739, (q15_t)0x3734, (q15_t)0x372e, (q15_t)0x3728, (q15_t)0x3723, (q15_t)0x371d, (q15_t)0x3717,
+  (q15_t)0x3712, (q15_t)0x370c, (q15_t)0x3706, (q15_t)0x3701, (q15_t)0x36fb, (q15_t)0x36f5, (q15_t)0x36f0, (q15_t)0x36ea,
+  (q15_t)0x36e4, (q15_t)0x36df, (q15_t)0x36d9, (q15_t)0x36d3, (q15_t)0x36ce, (q15_t)0x36c8, (q15_t)0x36c2, (q15_t)0x36bc,
+  (q15_t)0x36b7, (q15_t)0x36b1, (q15_t)0x36ab, (q15_t)0x36a6, (q15_t)0x36a0, (q15_t)0x369a, (q15_t)0x3695, (q15_t)0x368f,
+  (q15_t)0x3689, (q15_t)0x3684, (q15_t)0x367e, (q15_t)0x3678, (q15_t)0x3673, (q15_t)0x366d, (q15_t)0x3667, (q15_t)0x3662,
+  (q15_t)0x365c, (q15_t)0x3656, (q15_t)0x3650, (q15_t)0x364b, (q15_t)0x3645, (q15_t)0x363f, (q15_t)0x363a, (q15_t)0x3634,
+  (q15_t)0x362e, (q15_t)0x3629, (q15_t)0x3623, (q15_t)0x361d, (q15_t)0x3618, (q15_t)0x3612, (q15_t)0x360c, (q15_t)0x3606,
+  (q15_t)0x3601, (q15_t)0x35fb, (q15_t)0x35f5, (q15_t)0x35f0, (q15_t)0x35ea, (q15_t)0x35e4, (q15_t)0x35df, (q15_t)0x35d9,
+  (q15_t)0x35d3, (q15_t)0x35cd, (q15_t)0x35c8, (q15_t)0x35c2, (q15_t)0x35bc, (q15_t)0x35b7, (q15_t)0x35b1, (q15_t)0x35ab,
+  (q15_t)0x35a6, (q15_t)0x35a0, (q15_t)0x359a, (q15_t)0x3594, (q15_t)0x358f, (q15_t)0x3589, (q15_t)0x3583, (q15_t)0x357e,
+  (q15_t)0x3578, (q15_t)0x3572, (q15_t)0x356c, (q15_t)0x3567, (q15_t)0x3561, (q15_t)0x355b, (q15_t)0x3556, (q15_t)0x3550,
+  (q15_t)0x354a, (q15_t)0x3544, (q15_t)0x353f, (q15_t)0x3539, (q15_t)0x3533, (q15_t)0x352e, (q15_t)0x3528, (q15_t)0x3522,
+  (q15_t)0x351c, (q15_t)0x3517, (q15_t)0x3511, (q15_t)0x350b, (q15_t)0x3506, (q15_t)0x3500, (q15_t)0x34fa, (q15_t)0x34f4,
+  (q15_t)0x34ef, (q15_t)0x34e9, (q15_t)0x34e3, (q15_t)0x34de, (q15_t)0x34d8, (q15_t)0x34d2, (q15_t)0x34cc, (q15_t)0x34c7,
+  (q15_t)0x34c1, (q15_t)0x34bb, (q15_t)0x34b6, (q15_t)0x34b0, (q15_t)0x34aa, (q15_t)0x34a4, (q15_t)0x349f, (q15_t)0x3499,
+  (q15_t)0x3493, (q15_t)0x348d, (q15_t)0x3488, (q15_t)0x3482, (q15_t)0x347c, (q15_t)0x3476, (q15_t)0x3471, (q15_t)0x346b,
+  (q15_t)0x3465, (q15_t)0x3460, (q15_t)0x345a, (q15_t)0x3454, (q15_t)0x344e, (q15_t)0x3449, (q15_t)0x3443, (q15_t)0x343d,
+  (q15_t)0x3437, (q15_t)0x3432, (q15_t)0x342c, (q15_t)0x3426, (q15_t)0x3420, (q15_t)0x341b, (q15_t)0x3415, (q15_t)0x340f,
+  (q15_t)0x340a, (q15_t)0x3404, (q15_t)0x33fe, (q15_t)0x33f8, (q15_t)0x33f3, (q15_t)0x33ed, (q15_t)0x33e7, (q15_t)0x33e1,
+  (q15_t)0x33dc, (q15_t)0x33d6, (q15_t)0x33d0, (q15_t)0x33ca, (q15_t)0x33c5, (q15_t)0x33bf, (q15_t)0x33b9, (q15_t)0x33b3,
+  (q15_t)0x33ae, (q15_t)0x33a8, (q15_t)0x33a2, (q15_t)0x339c, (q15_t)0x3397, (q15_t)0x3391, (q15_t)0x338b, (q15_t)0x3385,
+  (q15_t)0x3380, (q15_t)0x337a, (q15_t)0x3374, (q15_t)0x336e, (q15_t)0x3369, (q15_t)0x3363, (q15_t)0x335d, (q15_t)0x3357,
+  (q15_t)0x3352, (q15_t)0x334c, (q15_t)0x3346, (q15_t)0x3340, (q15_t)0x333b, (q15_t)0x3335, (q15_t)0x332f, (q15_t)0x3329,
+  (q15_t)0x3324, (q15_t)0x331e, (q15_t)0x3318, (q15_t)0x3312, (q15_t)0x330c, (q15_t)0x3307, (q15_t)0x3301, (q15_t)0x32fb,
+  (q15_t)0x32f5, (q15_t)0x32f0, (q15_t)0x32ea, (q15_t)0x32e4, (q15_t)0x32de, (q15_t)0x32d9, (q15_t)0x32d3, (q15_t)0x32cd,
+  (q15_t)0x32c7, (q15_t)0x32c2, (q15_t)0x32bc, (q15_t)0x32b6, (q15_t)0x32b0, (q15_t)0x32aa, (q15_t)0x32a5, (q15_t)0x329f,
+  (q15_t)0x3299, (q15_t)0x3293, (q15_t)0x328e, (q15_t)0x3288, (q15_t)0x3282, (q15_t)0x327c, (q15_t)0x3276, (q15_t)0x3271,
+  (q15_t)0x326b, (q15_t)0x3265, (q15_t)0x325f, (q15_t)0x325a, (q15_t)0x3254, (q15_t)0x324e, (q15_t)0x3248, (q15_t)0x3243,
+  (q15_t)0x323d, (q15_t)0x3237, (q15_t)0x3231, (q15_t)0x322b, (q15_t)0x3226, (q15_t)0x3220, (q15_t)0x321a, (q15_t)0x3214,
+  (q15_t)0x320e, (q15_t)0x3209, (q15_t)0x3203, (q15_t)0x31fd, (q15_t)0x31f7, (q15_t)0x31f2, (q15_t)0x31ec, (q15_t)0x31e6,
+  (q15_t)0x31e0, (q15_t)0x31da, (q15_t)0x31d5, (q15_t)0x31cf, (q15_t)0x31c9, (q15_t)0x31c3, (q15_t)0x31bd, (q15_t)0x31b8,
+  (q15_t)0x31b2, (q15_t)0x31ac, (q15_t)0x31a6, (q15_t)0x31a1, (q15_t)0x319b, (q15_t)0x3195, (q15_t)0x318f, (q15_t)0x3189,
+  (q15_t)0x3184, (q15_t)0x317e, (q15_t)0x3178, (q15_t)0x3172, (q15_t)0x316c, (q15_t)0x3167, (q15_t)0x3161, (q15_t)0x315b,
+  (q15_t)0x3155, (q15_t)0x314f, (q15_t)0x314a, (q15_t)0x3144, (q15_t)0x313e, (q15_t)0x3138, (q15_t)0x3132, (q15_t)0x312d,
+  (q15_t)0x3127, (q15_t)0x3121, (q15_t)0x311b, (q15_t)0x3115, (q15_t)0x3110, (q15_t)0x310a, (q15_t)0x3104, (q15_t)0x30fe,
+  (q15_t)0x30f8, (q15_t)0x30f3, (q15_t)0x30ed, (q15_t)0x30e7, (q15_t)0x30e1, (q15_t)0x30db, (q15_t)0x30d6, (q15_t)0x30d0,
+  (q15_t)0x30ca, (q15_t)0x30c4, (q15_t)0x30be, (q15_t)0x30b8, (q15_t)0x30b3, (q15_t)0x30ad, (q15_t)0x30a7, (q15_t)0x30a1,
+  (q15_t)0x309b, (q15_t)0x3096, (q15_t)0x3090, (q15_t)0x308a, (q15_t)0x3084, (q15_t)0x307e, (q15_t)0x3079, (q15_t)0x3073,
+  (q15_t)0x306d, (q15_t)0x3067, (q15_t)0x3061, (q15_t)0x305b, (q15_t)0x3056, (q15_t)0x3050, (q15_t)0x304a, (q15_t)0x3044,
+  (q15_t)0x303e, (q15_t)0x3039, (q15_t)0x3033, (q15_t)0x302d, (q15_t)0x3027, (q15_t)0x3021, (q15_t)0x301b, (q15_t)0x3016,
+  (q15_t)0x3010, (q15_t)0x300a, (q15_t)0x3004, (q15_t)0x2ffe, (q15_t)0x2ff8, (q15_t)0x2ff3, (q15_t)0x2fed, (q15_t)0x2fe7,
+  (q15_t)0x2fe1, (q15_t)0x2fdb, (q15_t)0x2fd6, (q15_t)0x2fd0, (q15_t)0x2fca, (q15_t)0x2fc4, (q15_t)0x2fbe, (q15_t)0x2fb8,
+  (q15_t)0x2fb3, (q15_t)0x2fad, (q15_t)0x2fa7, (q15_t)0x2fa1, (q15_t)0x2f9b, (q15_t)0x2f95, (q15_t)0x2f90, (q15_t)0x2f8a,
+  (q15_t)0x2f84, (q15_t)0x2f7e, (q15_t)0x2f78, (q15_t)0x2f72, (q15_t)0x2f6d, (q15_t)0x2f67, (q15_t)0x2f61, (q15_t)0x2f5b,
+  (q15_t)0x2f55, (q15_t)0x2f4f, (q15_t)0x2f4a, (q15_t)0x2f44, (q15_t)0x2f3e, (q15_t)0x2f38, (q15_t)0x2f32, (q15_t)0x2f2c,
+  (q15_t)0x2f27, (q15_t)0x2f21, (q15_t)0x2f1b, (q15_t)0x2f15, (q15_t)0x2f0f, (q15_t)0x2f09, (q15_t)0x2f03, (q15_t)0x2efe,
+  (q15_t)0x2ef8, (q15_t)0x2ef2, (q15_t)0x2eec, (q15_t)0x2ee6, (q15_t)0x2ee0, (q15_t)0x2edb, (q15_t)0x2ed5, (q15_t)0x2ecf,
+  (q15_t)0x2ec9, (q15_t)0x2ec3, (q15_t)0x2ebd, (q15_t)0x2eb7, (q15_t)0x2eb2, (q15_t)0x2eac, (q15_t)0x2ea6, (q15_t)0x2ea0,
+  (q15_t)0x2e9a, (q15_t)0x2e94, (q15_t)0x2e8e, (q15_t)0x2e89, (q15_t)0x2e83, (q15_t)0x2e7d, (q15_t)0x2e77, (q15_t)0x2e71,
+  (q15_t)0x2e6b, (q15_t)0x2e65, (q15_t)0x2e60, (q15_t)0x2e5a, (q15_t)0x2e54, (q15_t)0x2e4e, (q15_t)0x2e48, (q15_t)0x2e42,
+  (q15_t)0x2e3c, (q15_t)0x2e37, (q15_t)0x2e31, (q15_t)0x2e2b, (q15_t)0x2e25, (q15_t)0x2e1f, (q15_t)0x2e19, (q15_t)0x2e13,
+  (q15_t)0x2e0e, (q15_t)0x2e08, (q15_t)0x2e02, (q15_t)0x2dfc, (q15_t)0x2df6, (q15_t)0x2df0, (q15_t)0x2dea, (q15_t)0x2de5,
+  (q15_t)0x2ddf, (q15_t)0x2dd9, (q15_t)0x2dd3, (q15_t)0x2dcd, (q15_t)0x2dc7, (q15_t)0x2dc1, (q15_t)0x2dbb, (q15_t)0x2db6,
+  (q15_t)0x2db0, (q15_t)0x2daa, (q15_t)0x2da4, (q15_t)0x2d9e, (q15_t)0x2d98, (q15_t)0x2d92, (q15_t)0x2d8d, (q15_t)0x2d87,
+  (q15_t)0x2d81, (q15_t)0x2d7b, (q15_t)0x2d75, (q15_t)0x2d6f, (q15_t)0x2d69, (q15_t)0x2d63, (q15_t)0x2d5e, (q15_t)0x2d58,
+  (q15_t)0x2d52, (q15_t)0x2d4c, (q15_t)0x2d46, (q15_t)0x2d40, (q15_t)0x2d3a, (q15_t)0x2d34, (q15_t)0x2d2f, (q15_t)0x2d29,
+  (q15_t)0x2d23, (q15_t)0x2d1d, (q15_t)0x2d17, (q15_t)0x2d11, (q15_t)0x2d0b, (q15_t)0x2d05, (q15_t)0x2cff, (q15_t)0x2cfa,
+  (q15_t)0x2cf4, (q15_t)0x2cee, (q15_t)0x2ce8, (q15_t)0x2ce2, (q15_t)0x2cdc, (q15_t)0x2cd6, (q15_t)0x2cd0, (q15_t)0x2ccb,
+  (q15_t)0x2cc5, (q15_t)0x2cbf, (q15_t)0x2cb9, (q15_t)0x2cb3, (q15_t)0x2cad, (q15_t)0x2ca7, (q15_t)0x2ca1, (q15_t)0x2c9b,
+  (q15_t)0x2c96, (q15_t)0x2c90, (q15_t)0x2c8a, (q15_t)0x2c84, (q15_t)0x2c7e, (q15_t)0x2c78, (q15_t)0x2c72, (q15_t)0x2c6c,
+  (q15_t)0x2c66, (q15_t)0x2c61, (q15_t)0x2c5b, (q15_t)0x2c55, (q15_t)0x2c4f, (q15_t)0x2c49, (q15_t)0x2c43, (q15_t)0x2c3d,
+  (q15_t)0x2c37, (q15_t)0x2c31, (q15_t)0x2c2b, (q15_t)0x2c26, (q15_t)0x2c20, (q15_t)0x2c1a, (q15_t)0x2c14, (q15_t)0x2c0e,
+  (q15_t)0x2c08, (q15_t)0x2c02, (q15_t)0x2bfc, (q15_t)0x2bf6, (q15_t)0x2bf0, (q15_t)0x2beb, (q15_t)0x2be5, (q15_t)0x2bdf,
+  (q15_t)0x2bd9, (q15_t)0x2bd3, (q15_t)0x2bcd, (q15_t)0x2bc7, (q15_t)0x2bc1, (q15_t)0x2bbb, (q15_t)0x2bb5, (q15_t)0x2bb0,
+  (q15_t)0x2baa, (q15_t)0x2ba4, (q15_t)0x2b9e, (q15_t)0x2b98, (q15_t)0x2b92, (q15_t)0x2b8c, (q15_t)0x2b86, (q15_t)0x2b80,
+  (q15_t)0x2b7a, (q15_t)0x2b74, (q15_t)0x2b6f, (q15_t)0x2b69, (q15_t)0x2b63, (q15_t)0x2b5d, (q15_t)0x2b57, (q15_t)0x2b51,
+  (q15_t)0x2b4b, (q15_t)0x2b45, (q15_t)0x2b3f, (q15_t)0x2b39, (q15_t)0x2b33, (q15_t)0x2b2d, (q15_t)0x2b28, (q15_t)0x2b22,
+  (q15_t)0x2b1c, (q15_t)0x2b16, (q15_t)0x2b10, (q15_t)0x2b0a, (q15_t)0x2b04, (q15_t)0x2afe, (q15_t)0x2af8, (q15_t)0x2af2,
+  (q15_t)0x2aec, (q15_t)0x2ae6, (q15_t)0x2ae1, (q15_t)0x2adb, (q15_t)0x2ad5, (q15_t)0x2acf, (q15_t)0x2ac9, (q15_t)0x2ac3,
+  (q15_t)0x2abd, (q15_t)0x2ab7, (q15_t)0x2ab1, (q15_t)0x2aab, (q15_t)0x2aa5, (q15_t)0x2a9f, (q15_t)0x2a99, (q15_t)0x2a94,
+  (q15_t)0x2a8e, (q15_t)0x2a88, (q15_t)0x2a82, (q15_t)0x2a7c, (q15_t)0x2a76, (q15_t)0x2a70, (q15_t)0x2a6a, (q15_t)0x2a64,
+  (q15_t)0x2a5e, (q15_t)0x2a58, (q15_t)0x2a52, (q15_t)0x2a4c, (q15_t)0x2a47, (q15_t)0x2a41, (q15_t)0x2a3b, (q15_t)0x2a35,
+  (q15_t)0x2a2f, (q15_t)0x2a29, (q15_t)0x2a23, (q15_t)0x2a1d, (q15_t)0x2a17, (q15_t)0x2a11, (q15_t)0x2a0b, (q15_t)0x2a05,
+  (q15_t)0x29ff, (q15_t)0x29f9, (q15_t)0x29f3, (q15_t)0x29ee, (q15_t)0x29e8, (q15_t)0x29e2, (q15_t)0x29dc, (q15_t)0x29d6,
+  (q15_t)0x29d0, (q15_t)0x29ca, (q15_t)0x29c4, (q15_t)0x29be, (q15_t)0x29b8, (q15_t)0x29b2, (q15_t)0x29ac, (q15_t)0x29a6,
+  (q15_t)0x29a0, (q15_t)0x299a, (q15_t)0x2994, (q15_t)0x298e, (q15_t)0x2989, (q15_t)0x2983, (q15_t)0x297d, (q15_t)0x2977,
+  (q15_t)0x2971, (q15_t)0x296b, (q15_t)0x2965, (q15_t)0x295f, (q15_t)0x2959, (q15_t)0x2953, (q15_t)0x294d, (q15_t)0x2947,
+  (q15_t)0x2941, (q15_t)0x293b, (q15_t)0x2935, (q15_t)0x292f, (q15_t)0x2929, (q15_t)0x2923, (q15_t)0x291d, (q15_t)0x2918,
+  (q15_t)0x2912, (q15_t)0x290c, (q15_t)0x2906, (q15_t)0x2900, (q15_t)0x28fa, (q15_t)0x28f4, (q15_t)0x28ee, (q15_t)0x28e8,
+  (q15_t)0x28e2, (q15_t)0x28dc, (q15_t)0x28d6, (q15_t)0x28d0, (q15_t)0x28ca, (q15_t)0x28c4, (q15_t)0x28be, (q15_t)0x28b8,
+  (q15_t)0x28b2, (q15_t)0x28ac, (q15_t)0x28a6, (q15_t)0x28a0, (q15_t)0x289a, (q15_t)0x2895, (q15_t)0x288f, (q15_t)0x2889,
+  (q15_t)0x2883, (q15_t)0x287d, (q15_t)0x2877, (q15_t)0x2871, (q15_t)0x286b, (q15_t)0x2865, (q15_t)0x285f, (q15_t)0x2859,
+  (q15_t)0x2853, (q15_t)0x284d, (q15_t)0x2847, (q15_t)0x2841, (q15_t)0x283b, (q15_t)0x2835, (q15_t)0x282f, (q15_t)0x2829,
+  (q15_t)0x2823, (q15_t)0x281d, (q15_t)0x2817, (q15_t)0x2811, (q15_t)0x280b, (q15_t)0x2805, (q15_t)0x27ff, (q15_t)0x27f9,
+  (q15_t)0x27f3, (q15_t)0x27ee, (q15_t)0x27e8, (q15_t)0x27e2, (q15_t)0x27dc, (q15_t)0x27d6, (q15_t)0x27d0, (q15_t)0x27ca,
+  (q15_t)0x27c4, (q15_t)0x27be, (q15_t)0x27b8, (q15_t)0x27b2, (q15_t)0x27ac, (q15_t)0x27a6, (q15_t)0x27a0, (q15_t)0x279a,
+  (q15_t)0x2794, (q15_t)0x278e, (q15_t)0x2788, (q15_t)0x2782, (q15_t)0x277c, (q15_t)0x2776, (q15_t)0x2770, (q15_t)0x276a,
+  (q15_t)0x2764, (q15_t)0x275e, (q15_t)0x2758, (q15_t)0x2752, (q15_t)0x274c, (q15_t)0x2746, (q15_t)0x2740, (q15_t)0x273a,
+  (q15_t)0x2734, (q15_t)0x272e, (q15_t)0x2728, (q15_t)0x2722, (q15_t)0x271c, (q15_t)0x2716, (q15_t)0x2710, (q15_t)0x270a,
+  (q15_t)0x2704, (q15_t)0x26fe, (q15_t)0x26f8, (q15_t)0x26f2, (q15_t)0x26ec, (q15_t)0x26e7, (q15_t)0x26e1, (q15_t)0x26db,
+  (q15_t)0x26d5, (q15_t)0x26cf, (q15_t)0x26c9, (q15_t)0x26c3, (q15_t)0x26bd, (q15_t)0x26b7, (q15_t)0x26b1, (q15_t)0x26ab,
+  (q15_t)0x26a5, (q15_t)0x269f, (q15_t)0x2699, (q15_t)0x2693, (q15_t)0x268d, (q15_t)0x2687, (q15_t)0x2681, (q15_t)0x267b,
+  (q15_t)0x2675, (q15_t)0x266f, (q15_t)0x2669, (q15_t)0x2663, (q15_t)0x265d, (q15_t)0x2657, (q15_t)0x2651, (q15_t)0x264b,
+  (q15_t)0x2645, (q15_t)0x263f, (q15_t)0x2639, (q15_t)0x2633, (q15_t)0x262d, (q15_t)0x2627, (q15_t)0x2621, (q15_t)0x261b,
+  (q15_t)0x2615, (q15_t)0x260f, (q15_t)0x2609, (q15_t)0x2603, (q15_t)0x25fd, (q15_t)0x25f7, (q15_t)0x25f1, (q15_t)0x25eb,
+  (q15_t)0x25e5, (q15_t)0x25df, (q15_t)0x25d9, (q15_t)0x25d3, (q15_t)0x25cd, (q15_t)0x25c7, (q15_t)0x25c1, (q15_t)0x25bb,
+  (q15_t)0x25b5, (q15_t)0x25af, (q15_t)0x25a9, (q15_t)0x25a3, (q15_t)0x259d, (q15_t)0x2597, (q15_t)0x2591, (q15_t)0x258b,
+  (q15_t)0x2585, (q15_t)0x257f, (q15_t)0x2579, (q15_t)0x2573, (q15_t)0x256d, (q15_t)0x2567, (q15_t)0x2561, (q15_t)0x255b,
+  (q15_t)0x2555, (q15_t)0x254f, (q15_t)0x2549, (q15_t)0x2543, (q15_t)0x253d, (q15_t)0x2537, (q15_t)0x2531, (q15_t)0x252b,
+  (q15_t)0x2525, (q15_t)0x251f, (q15_t)0x2519, (q15_t)0x2513, (q15_t)0x250c, (q15_t)0x2506, (q15_t)0x2500, (q15_t)0x24fa,
+  (q15_t)0x24f4, (q15_t)0x24ee, (q15_t)0x24e8, (q15_t)0x24e2, (q15_t)0x24dc, (q15_t)0x24d6, (q15_t)0x24d0, (q15_t)0x24ca,
+  (q15_t)0x24c4, (q15_t)0x24be, (q15_t)0x24b8, (q15_t)0x24b2, (q15_t)0x24ac, (q15_t)0x24a6, (q15_t)0x24a0, (q15_t)0x249a,
+  (q15_t)0x2494, (q15_t)0x248e, (q15_t)0x2488, (q15_t)0x2482, (q15_t)0x247c, (q15_t)0x2476, (q15_t)0x2470, (q15_t)0x246a,
+  (q15_t)0x2464, (q15_t)0x245e, (q15_t)0x2458, (q15_t)0x2452, (q15_t)0x244c, (q15_t)0x2446, (q15_t)0x2440, (q15_t)0x243a,
+  (q15_t)0x2434, (q15_t)0x242e, (q15_t)0x2428, (q15_t)0x2422, (q15_t)0x241c, (q15_t)0x2416, (q15_t)0x2410, (q15_t)0x240a,
+  (q15_t)0x2404, (q15_t)0x23fd, (q15_t)0x23f7, (q15_t)0x23f1, (q15_t)0x23eb, (q15_t)0x23e5, (q15_t)0x23df, (q15_t)0x23d9,
+  (q15_t)0x23d3, (q15_t)0x23cd, (q15_t)0x23c7, (q15_t)0x23c1, (q15_t)0x23bb, (q15_t)0x23b5, (q15_t)0x23af, (q15_t)0x23a9,
+  (q15_t)0x23a3, (q15_t)0x239d, (q15_t)0x2397, (q15_t)0x2391, (q15_t)0x238b, (q15_t)0x2385, (q15_t)0x237f, (q15_t)0x2379,
+  (q15_t)0x2373, (q15_t)0x236d, (q15_t)0x2367, (q15_t)0x2361, (q15_t)0x235b, (q15_t)0x2355, (q15_t)0x234e, (q15_t)0x2348,
+  (q15_t)0x2342, (q15_t)0x233c, (q15_t)0x2336, (q15_t)0x2330, (q15_t)0x232a, (q15_t)0x2324, (q15_t)0x231e, (q15_t)0x2318,
+  (q15_t)0x2312, (q15_t)0x230c, (q15_t)0x2306, (q15_t)0x2300, (q15_t)0x22fa, (q15_t)0x22f4, (q15_t)0x22ee, (q15_t)0x22e8,
+  (q15_t)0x22e2, (q15_t)0x22dc, (q15_t)0x22d6, (q15_t)0x22d0, (q15_t)0x22ca, (q15_t)0x22c4, (q15_t)0x22bd, (q15_t)0x22b7,
+  (q15_t)0x22b1, (q15_t)0x22ab, (q15_t)0x22a5, (q15_t)0x229f, (q15_t)0x2299, (q15_t)0x2293, (q15_t)0x228d, (q15_t)0x2287,
+  (q15_t)0x2281, (q15_t)0x227b, (q15_t)0x2275, (q15_t)0x226f, (q15_t)0x2269, (q15_t)0x2263, (q15_t)0x225d, (q15_t)0x2257,
+  (q15_t)0x2251, (q15_t)0x224a, (q15_t)0x2244, (q15_t)0x223e, (q15_t)0x2238, (q15_t)0x2232, (q15_t)0x222c, (q15_t)0x2226,
+  (q15_t)0x2220, (q15_t)0x221a, (q15_t)0x2214, (q15_t)0x220e, (q15_t)0x2208, (q15_t)0x2202, (q15_t)0x21fc, (q15_t)0x21f6,
+  (q15_t)0x21f0, (q15_t)0x21ea, (q15_t)0x21e4, (q15_t)0x21dd, (q15_t)0x21d7, (q15_t)0x21d1, (q15_t)0x21cb, (q15_t)0x21c5,
+  (q15_t)0x21bf, (q15_t)0x21b9, (q15_t)0x21b3, (q15_t)0x21ad, (q15_t)0x21a7, (q15_t)0x21a1, (q15_t)0x219b, (q15_t)0x2195,
+  (q15_t)0x218f, (q15_t)0x2189, (q15_t)0x2183, (q15_t)0x217c, (q15_t)0x2176, (q15_t)0x2170, (q15_t)0x216a, (q15_t)0x2164,
+  (q15_t)0x215e, (q15_t)0x2158, (q15_t)0x2152, (q15_t)0x214c, (q15_t)0x2146, (q15_t)0x2140, (q15_t)0x213a, (q15_t)0x2134,
+  (q15_t)0x212e, (q15_t)0x2128, (q15_t)0x2121, (q15_t)0x211b, (q15_t)0x2115, (q15_t)0x210f, (q15_t)0x2109, (q15_t)0x2103,
+  (q15_t)0x20fd, (q15_t)0x20f7, (q15_t)0x20f1, (q15_t)0x20eb, (q15_t)0x20e5, (q15_t)0x20df, (q15_t)0x20d9, (q15_t)0x20d3,
+  (q15_t)0x20cc, (q15_t)0x20c6, (q15_t)0x20c0, (q15_t)0x20ba, (q15_t)0x20b4, (q15_t)0x20ae, (q15_t)0x20a8, (q15_t)0x20a2,
+  (q15_t)0x209c, (q15_t)0x2096, (q15_t)0x2090, (q15_t)0x208a, (q15_t)0x2084, (q15_t)0x207e, (q15_t)0x2077, (q15_t)0x2071,
+  (q15_t)0x206b, (q15_t)0x2065, (q15_t)0x205f, (q15_t)0x2059, (q15_t)0x2053, (q15_t)0x204d, (q15_t)0x2047, (q15_t)0x2041,
+  (q15_t)0x203b, (q15_t)0x2035, (q15_t)0x202e, (q15_t)0x2028, (q15_t)0x2022, (q15_t)0x201c, (q15_t)0x2016, (q15_t)0x2010,
+  (q15_t)0x200a, (q15_t)0x2004, (q15_t)0x1ffe, (q15_t)0x1ff8, (q15_t)0x1ff2, (q15_t)0x1fec, (q15_t)0x1fe5, (q15_t)0x1fdf,
+  (q15_t)0x1fd9, (q15_t)0x1fd3, (q15_t)0x1fcd, (q15_t)0x1fc7, (q15_t)0x1fc1, (q15_t)0x1fbb, (q15_t)0x1fb5, (q15_t)0x1faf,
+  (q15_t)0x1fa9, (q15_t)0x1fa3, (q15_t)0x1f9c, (q15_t)0x1f96, (q15_t)0x1f90, (q15_t)0x1f8a, (q15_t)0x1f84, (q15_t)0x1f7e,
+  (q15_t)0x1f78, (q15_t)0x1f72, (q15_t)0x1f6c, (q15_t)0x1f66, (q15_t)0x1f60, (q15_t)0x1f59, (q15_t)0x1f53, (q15_t)0x1f4d,
+  (q15_t)0x1f47, (q15_t)0x1f41, (q15_t)0x1f3b, (q15_t)0x1f35, (q15_t)0x1f2f, (q15_t)0x1f29, (q15_t)0x1f23, (q15_t)0x1f1d,
+  (q15_t)0x1f16, (q15_t)0x1f10, (q15_t)0x1f0a, (q15_t)0x1f04, (q15_t)0x1efe, (q15_t)0x1ef8, (q15_t)0x1ef2, (q15_t)0x1eec,
+  (q15_t)0x1ee6, (q15_t)0x1ee0, (q15_t)0x1ed9, (q15_t)0x1ed3, (q15_t)0x1ecd, (q15_t)0x1ec7, (q15_t)0x1ec1, (q15_t)0x1ebb,
+  (q15_t)0x1eb5, (q15_t)0x1eaf, (q15_t)0x1ea9, (q15_t)0x1ea3, (q15_t)0x1e9c, (q15_t)0x1e96, (q15_t)0x1e90, (q15_t)0x1e8a,
+  (q15_t)0x1e84, (q15_t)0x1e7e, (q15_t)0x1e78, (q15_t)0x1e72, (q15_t)0x1e6c, (q15_t)0x1e66, (q15_t)0x1e5f, (q15_t)0x1e59,
+  (q15_t)0x1e53, (q15_t)0x1e4d, (q15_t)0x1e47, (q15_t)0x1e41, (q15_t)0x1e3b, (q15_t)0x1e35, (q15_t)0x1e2f, (q15_t)0x1e29,
+  (q15_t)0x1e22, (q15_t)0x1e1c, (q15_t)0x1e16, (q15_t)0x1e10, (q15_t)0x1e0a, (q15_t)0x1e04, (q15_t)0x1dfe, (q15_t)0x1df8,
+  (q15_t)0x1df2, (q15_t)0x1deb, (q15_t)0x1de5, (q15_t)0x1ddf, (q15_t)0x1dd9, (q15_t)0x1dd3, (q15_t)0x1dcd, (q15_t)0x1dc7,
+  (q15_t)0x1dc1, (q15_t)0x1dbb, (q15_t)0x1db4, (q15_t)0x1dae, (q15_t)0x1da8, (q15_t)0x1da2, (q15_t)0x1d9c, (q15_t)0x1d96,
+  (q15_t)0x1d90, (q15_t)0x1d8a, (q15_t)0x1d84, (q15_t)0x1d7d, (q15_t)0x1d77, (q15_t)0x1d71, (q15_t)0x1d6b, (q15_t)0x1d65,
+  (q15_t)0x1d5f, (q15_t)0x1d59, (q15_t)0x1d53, (q15_t)0x1d4c, (q15_t)0x1d46, (q15_t)0x1d40, (q15_t)0x1d3a, (q15_t)0x1d34,
+  (q15_t)0x1d2e, (q15_t)0x1d28, (q15_t)0x1d22, (q15_t)0x1d1c, (q15_t)0x1d15, (q15_t)0x1d0f, (q15_t)0x1d09, (q15_t)0x1d03,
+  (q15_t)0x1cfd, (q15_t)0x1cf7, (q15_t)0x1cf1, (q15_t)0x1ceb, (q15_t)0x1ce4, (q15_t)0x1cde, (q15_t)0x1cd8, (q15_t)0x1cd2,
+  (q15_t)0x1ccc, (q15_t)0x1cc6, (q15_t)0x1cc0, (q15_t)0x1cba, (q15_t)0x1cb3, (q15_t)0x1cad, (q15_t)0x1ca7, (q15_t)0x1ca1,
+  (q15_t)0x1c9b, (q15_t)0x1c95, (q15_t)0x1c8f, (q15_t)0x1c89, (q15_t)0x1c83, (q15_t)0x1c7c, (q15_t)0x1c76, (q15_t)0x1c70,
+  (q15_t)0x1c6a, (q15_t)0x1c64, (q15_t)0x1c5e, (q15_t)0x1c58, (q15_t)0x1c51, (q15_t)0x1c4b, (q15_t)0x1c45, (q15_t)0x1c3f,
+  (q15_t)0x1c39, (q15_t)0x1c33, (q15_t)0x1c2d, (q15_t)0x1c27, (q15_t)0x1c20, (q15_t)0x1c1a, (q15_t)0x1c14, (q15_t)0x1c0e,
+  (q15_t)0x1c08, (q15_t)0x1c02, (q15_t)0x1bfc, (q15_t)0x1bf6, (q15_t)0x1bef, (q15_t)0x1be9, (q15_t)0x1be3, (q15_t)0x1bdd,
+  (q15_t)0x1bd7, (q15_t)0x1bd1, (q15_t)0x1bcb, (q15_t)0x1bc4, (q15_t)0x1bbe, (q15_t)0x1bb8, (q15_t)0x1bb2, (q15_t)0x1bac,
+  (q15_t)0x1ba6, (q15_t)0x1ba0, (q15_t)0x1b9a, (q15_t)0x1b93, (q15_t)0x1b8d, (q15_t)0x1b87, (q15_t)0x1b81, (q15_t)0x1b7b,
+  (q15_t)0x1b75, (q15_t)0x1b6f, (q15_t)0x1b68, (q15_t)0x1b62, (q15_t)0x1b5c, (q15_t)0x1b56, (q15_t)0x1b50, (q15_t)0x1b4a,
+  (q15_t)0x1b44, (q15_t)0x1b3d, (q15_t)0x1b37, (q15_t)0x1b31, (q15_t)0x1b2b, (q15_t)0x1b25, (q15_t)0x1b1f, (q15_t)0x1b19,
+  (q15_t)0x1b13, (q15_t)0x1b0c, (q15_t)0x1b06, (q15_t)0x1b00, (q15_t)0x1afa, (q15_t)0x1af4, (q15_t)0x1aee, (q15_t)0x1ae8,
+  (q15_t)0x1ae1, (q15_t)0x1adb, (q15_t)0x1ad5, (q15_t)0x1acf, (q15_t)0x1ac9, (q15_t)0x1ac3, (q15_t)0x1abd, (q15_t)0x1ab6,
+  (q15_t)0x1ab0, (q15_t)0x1aaa, (q15_t)0x1aa4, (q15_t)0x1a9e, (q15_t)0x1a98, (q15_t)0x1a91, (q15_t)0x1a8b, (q15_t)0x1a85,
+  (q15_t)0x1a7f, (q15_t)0x1a79, (q15_t)0x1a73, (q15_t)0x1a6d, (q15_t)0x1a66, (q15_t)0x1a60, (q15_t)0x1a5a, (q15_t)0x1a54,
+  (q15_t)0x1a4e, (q15_t)0x1a48, (q15_t)0x1a42, (q15_t)0x1a3b, (q15_t)0x1a35, (q15_t)0x1a2f, (q15_t)0x1a29, (q15_t)0x1a23,
+  (q15_t)0x1a1d, (q15_t)0x1a17, (q15_t)0x1a10, (q15_t)0x1a0a, (q15_t)0x1a04, (q15_t)0x19fe, (q15_t)0x19f8, (q15_t)0x19f2,
+  (q15_t)0x19eb, (q15_t)0x19e5, (q15_t)0x19df, (q15_t)0x19d9, (q15_t)0x19d3, (q15_t)0x19cd, (q15_t)0x19c7, (q15_t)0x19c0,
+  (q15_t)0x19ba, (q15_t)0x19b4, (q15_t)0x19ae, (q15_t)0x19a8, (q15_t)0x19a2, (q15_t)0x199b, (q15_t)0x1995, (q15_t)0x198f,
+  (q15_t)0x1989, (q15_t)0x1983, (q15_t)0x197d, (q15_t)0x1977, (q15_t)0x1970, (q15_t)0x196a, (q15_t)0x1964, (q15_t)0x195e,
+  (q15_t)0x1958, (q15_t)0x1952, (q15_t)0x194b, (q15_t)0x1945, (q15_t)0x193f, (q15_t)0x1939, (q15_t)0x1933, (q15_t)0x192d,
+  (q15_t)0x1926, (q15_t)0x1920, (q15_t)0x191a, (q15_t)0x1914, (q15_t)0x190e, (q15_t)0x1908, (q15_t)0x1901, (q15_t)0x18fb,
+  (q15_t)0x18f5, (q15_t)0x18ef, (q15_t)0x18e9, (q15_t)0x18e3, (q15_t)0x18dc, (q15_t)0x18d6, (q15_t)0x18d0, (q15_t)0x18ca,
+  (q15_t)0x18c4, (q15_t)0x18be, (q15_t)0x18b8, (q15_t)0x18b1, (q15_t)0x18ab, (q15_t)0x18a5, (q15_t)0x189f, (q15_t)0x1899,
+  (q15_t)0x1893, (q15_t)0x188c, (q15_t)0x1886, (q15_t)0x1880, (q15_t)0x187a, (q15_t)0x1874, (q15_t)0x186e, (q15_t)0x1867,
+  (q15_t)0x1861, (q15_t)0x185b, (q15_t)0x1855, (q15_t)0x184f, (q15_t)0x1848, (q15_t)0x1842, (q15_t)0x183c, (q15_t)0x1836,
+  (q15_t)0x1830, (q15_t)0x182a, (q15_t)0x1823, (q15_t)0x181d, (q15_t)0x1817, (q15_t)0x1811, (q15_t)0x180b, (q15_t)0x1805,
+  (q15_t)0x17fe, (q15_t)0x17f8, (q15_t)0x17f2, (q15_t)0x17ec, (q15_t)0x17e6, (q15_t)0x17e0, (q15_t)0x17d9, (q15_t)0x17d3,
+  (q15_t)0x17cd, (q15_t)0x17c7, (q15_t)0x17c1, (q15_t)0x17bb, (q15_t)0x17b4, (q15_t)0x17ae, (q15_t)0x17a8, (q15_t)0x17a2,
+  (q15_t)0x179c, (q15_t)0x1795, (q15_t)0x178f, (q15_t)0x1789, (q15_t)0x1783, (q15_t)0x177d, (q15_t)0x1777, (q15_t)0x1770,
+  (q15_t)0x176a, (q15_t)0x1764, (q15_t)0x175e, (q15_t)0x1758, (q15_t)0x1752, (q15_t)0x174b, (q15_t)0x1745, (q15_t)0x173f,
+  (q15_t)0x1739, (q15_t)0x1733, (q15_t)0x172c, (q15_t)0x1726, (q15_t)0x1720, (q15_t)0x171a, (q15_t)0x1714, (q15_t)0x170e,
+  (q15_t)0x1707, (q15_t)0x1701, (q15_t)0x16fb, (q15_t)0x16f5, (q15_t)0x16ef, (q15_t)0x16e8, (q15_t)0x16e2, (q15_t)0x16dc,
+  (q15_t)0x16d6, (q15_t)0x16d0, (q15_t)0x16ca, (q15_t)0x16c3, (q15_t)0x16bd, (q15_t)0x16b7, (q15_t)0x16b1, (q15_t)0x16ab,
+  (q15_t)0x16a4, (q15_t)0x169e, (q15_t)0x1698, (q15_t)0x1692, (q15_t)0x168c, (q15_t)0x1686, (q15_t)0x167f, (q15_t)0x1679,
+  (q15_t)0x1673, (q15_t)0x166d, (q15_t)0x1667, (q15_t)0x1660, (q15_t)0x165a, (q15_t)0x1654, (q15_t)0x164e, (q15_t)0x1648,
+  (q15_t)0x1642, (q15_t)0x163b, (q15_t)0x1635, (q15_t)0x162f, (q15_t)0x1629, (q15_t)0x1623, (q15_t)0x161c, (q15_t)0x1616,
+  (q15_t)0x1610, (q15_t)0x160a, (q15_t)0x1604, (q15_t)0x15fd, (q15_t)0x15f7, (q15_t)0x15f1, (q15_t)0x15eb, (q15_t)0x15e5,
+  (q15_t)0x15de, (q15_t)0x15d8, (q15_t)0x15d2, (q15_t)0x15cc, (q15_t)0x15c6, (q15_t)0x15c0, (q15_t)0x15b9, (q15_t)0x15b3,
+  (q15_t)0x15ad, (q15_t)0x15a7, (q15_t)0x15a1, (q15_t)0x159a, (q15_t)0x1594, (q15_t)0x158e, (q15_t)0x1588, (q15_t)0x1582,
+  (q15_t)0x157b, (q15_t)0x1575, (q15_t)0x156f, (q15_t)0x1569, (q15_t)0x1563, (q15_t)0x155c, (q15_t)0x1556, (q15_t)0x1550,
+  (q15_t)0x154a, (q15_t)0x1544, (q15_t)0x153d, (q15_t)0x1537, (q15_t)0x1531, (q15_t)0x152b, (q15_t)0x1525, (q15_t)0x151e,
+  (q15_t)0x1518, (q15_t)0x1512, (q15_t)0x150c, (q15_t)0x1506, (q15_t)0x14ff, (q15_t)0x14f9, (q15_t)0x14f3, (q15_t)0x14ed,
+  (q15_t)0x14e7, (q15_t)0x14e0, (q15_t)0x14da, (q15_t)0x14d4, (q15_t)0x14ce, (q15_t)0x14c8, (q15_t)0x14c1, (q15_t)0x14bb,
+  (q15_t)0x14b5, (q15_t)0x14af, (q15_t)0x14a9, (q15_t)0x14a2, (q15_t)0x149c, (q15_t)0x1496, (q15_t)0x1490, (q15_t)0x148a,
+  (q15_t)0x1483, (q15_t)0x147d, (q15_t)0x1477, (q15_t)0x1471, (q15_t)0x146b, (q15_t)0x1464, (q15_t)0x145e, (q15_t)0x1458,
+  (q15_t)0x1452, (q15_t)0x144c, (q15_t)0x1445, (q15_t)0x143f, (q15_t)0x1439, (q15_t)0x1433, (q15_t)0x142d, (q15_t)0x1426,
+  (q15_t)0x1420, (q15_t)0x141a, (q15_t)0x1414, (q15_t)0x140e, (q15_t)0x1407, (q15_t)0x1401, (q15_t)0x13fb, (q15_t)0x13f5,
+  (q15_t)0x13ef, (q15_t)0x13e8, (q15_t)0x13e2, (q15_t)0x13dc, (q15_t)0x13d6, (q15_t)0x13d0, (q15_t)0x13c9, (q15_t)0x13c3,
+  (q15_t)0x13bd, (q15_t)0x13b7, (q15_t)0x13b1, (q15_t)0x13aa, (q15_t)0x13a4, (q15_t)0x139e, (q15_t)0x1398, (q15_t)0x1391,
+  (q15_t)0x138b, (q15_t)0x1385, (q15_t)0x137f, (q15_t)0x1379, (q15_t)0x1372, (q15_t)0x136c, (q15_t)0x1366, (q15_t)0x1360,
+  (q15_t)0x135a, (q15_t)0x1353, (q15_t)0x134d, (q15_t)0x1347, (q15_t)0x1341, (q15_t)0x133b, (q15_t)0x1334, (q15_t)0x132e,
+  (q15_t)0x1328, (q15_t)0x1322, (q15_t)0x131b, (q15_t)0x1315, (q15_t)0x130f, (q15_t)0x1309, (q15_t)0x1303, (q15_t)0x12fc,
+  (q15_t)0x12f6, (q15_t)0x12f0, (q15_t)0x12ea, (q15_t)0x12e4, (q15_t)0x12dd, (q15_t)0x12d7, (q15_t)0x12d1, (q15_t)0x12cb,
+  (q15_t)0x12c4, (q15_t)0x12be, (q15_t)0x12b8, (q15_t)0x12b2, (q15_t)0x12ac, (q15_t)0x12a5, (q15_t)0x129f, (q15_t)0x1299,
+  (q15_t)0x1293, (q15_t)0x128d, (q15_t)0x1286, (q15_t)0x1280, (q15_t)0x127a, (q15_t)0x1274, (q15_t)0x126d, (q15_t)0x1267,
+  (q15_t)0x1261, (q15_t)0x125b, (q15_t)0x1255, (q15_t)0x124e, (q15_t)0x1248, (q15_t)0x1242, (q15_t)0x123c, (q15_t)0x1235,
+  (q15_t)0x122f, (q15_t)0x1229, (q15_t)0x1223, (q15_t)0x121d, (q15_t)0x1216, (q15_t)0x1210, (q15_t)0x120a, (q15_t)0x1204,
+  (q15_t)0x11fd, (q15_t)0x11f7, (q15_t)0x11f1, (q15_t)0x11eb, (q15_t)0x11e5, (q15_t)0x11de, (q15_t)0x11d8, (q15_t)0x11d2,
+  (q15_t)0x11cc, (q15_t)0x11c5, (q15_t)0x11bf, (q15_t)0x11b9, (q15_t)0x11b3, (q15_t)0x11ad, (q15_t)0x11a6, (q15_t)0x11a0,
+  (q15_t)0x119a, (q15_t)0x1194, (q15_t)0x118d, (q15_t)0x1187, (q15_t)0x1181, (q15_t)0x117b, (q15_t)0x1175, (q15_t)0x116e,
+  (q15_t)0x1168, (q15_t)0x1162, (q15_t)0x115c, (q15_t)0x1155, (q15_t)0x114f, (q15_t)0x1149, (q15_t)0x1143, (q15_t)0x113d,
+  (q15_t)0x1136, (q15_t)0x1130, (q15_t)0x112a, (q15_t)0x1124, (q15_t)0x111d, (q15_t)0x1117, (q15_t)0x1111, (q15_t)0x110b,
+  (q15_t)0x1105, (q15_t)0x10fe, (q15_t)0x10f8, (q15_t)0x10f2, (q15_t)0x10ec, (q15_t)0x10e5, (q15_t)0x10df, (q15_t)0x10d9,
+  (q15_t)0x10d3, (q15_t)0x10cc, (q15_t)0x10c6, (q15_t)0x10c0, (q15_t)0x10ba, (q15_t)0x10b4, (q15_t)0x10ad, (q15_t)0x10a7,
+  (q15_t)0x10a1, (q15_t)0x109b, (q15_t)0x1094, (q15_t)0x108e, (q15_t)0x1088, (q15_t)0x1082, (q15_t)0x107b, (q15_t)0x1075,
+  (q15_t)0x106f, (q15_t)0x1069, (q15_t)0x1063, (q15_t)0x105c, (q15_t)0x1056, (q15_t)0x1050, (q15_t)0x104a, (q15_t)0x1043,
+  (q15_t)0x103d, (q15_t)0x1037, (q15_t)0x1031, (q15_t)0x102a, (q15_t)0x1024, (q15_t)0x101e, (q15_t)0x1018, (q15_t)0x1012,
+  (q15_t)0x100b, (q15_t)0x1005, (q15_t)0xfff, (q15_t)0xff9, (q15_t)0xff2, (q15_t)0xfec, (q15_t)0xfe6, (q15_t)0xfe0,
+  (q15_t)0xfd9, (q15_t)0xfd3, (q15_t)0xfcd, (q15_t)0xfc7, (q15_t)0xfc0, (q15_t)0xfba, (q15_t)0xfb4, (q15_t)0xfae,
+  (q15_t)0xfa8, (q15_t)0xfa1, (q15_t)0xf9b, (q15_t)0xf95, (q15_t)0xf8f, (q15_t)0xf88, (q15_t)0xf82, (q15_t)0xf7c,
+  (q15_t)0xf76, (q15_t)0xf6f, (q15_t)0xf69, (q15_t)0xf63, (q15_t)0xf5d, (q15_t)0xf56, (q15_t)0xf50, (q15_t)0xf4a,
+  (q15_t)0xf44, (q15_t)0xf3e, (q15_t)0xf37, (q15_t)0xf31, (q15_t)0xf2b, (q15_t)0xf25, (q15_t)0xf1e, (q15_t)0xf18,
+  (q15_t)0xf12, (q15_t)0xf0c, (q15_t)0xf05, (q15_t)0xeff, (q15_t)0xef9, (q15_t)0xef3, (q15_t)0xeec, (q15_t)0xee6,
+  (q15_t)0xee0, (q15_t)0xeda, (q15_t)0xed3, (q15_t)0xecd, (q15_t)0xec7, (q15_t)0xec1, (q15_t)0xeba, (q15_t)0xeb4,
+  (q15_t)0xeae, (q15_t)0xea8, (q15_t)0xea1, (q15_t)0xe9b, (q15_t)0xe95, (q15_t)0xe8f, (q15_t)0xe89, (q15_t)0xe82,
+  (q15_t)0xe7c, (q15_t)0xe76, (q15_t)0xe70, (q15_t)0xe69, (q15_t)0xe63, (q15_t)0xe5d, (q15_t)0xe57, (q15_t)0xe50,
+  (q15_t)0xe4a, (q15_t)0xe44, (q15_t)0xe3e, (q15_t)0xe37, (q15_t)0xe31, (q15_t)0xe2b, (q15_t)0xe25, (q15_t)0xe1e,
+  (q15_t)0xe18, (q15_t)0xe12, (q15_t)0xe0c, (q15_t)0xe05, (q15_t)0xdff, (q15_t)0xdf9, (q15_t)0xdf3, (q15_t)0xdec,
+  (q15_t)0xde6, (q15_t)0xde0, (q15_t)0xdda, (q15_t)0xdd3, (q15_t)0xdcd, (q15_t)0xdc7, (q15_t)0xdc1, (q15_t)0xdba,
+  (q15_t)0xdb4, (q15_t)0xdae, (q15_t)0xda8, (q15_t)0xda1, (q15_t)0xd9b, (q15_t)0xd95, (q15_t)0xd8f, (q15_t)0xd88,
+  (q15_t)0xd82, (q15_t)0xd7c, (q15_t)0xd76, (q15_t)0xd6f, (q15_t)0xd69, (q15_t)0xd63, (q15_t)0xd5d, (q15_t)0xd56,
+  (q15_t)0xd50, (q15_t)0xd4a, (q15_t)0xd44, (q15_t)0xd3d, (q15_t)0xd37, (q15_t)0xd31, (q15_t)0xd2b, (q15_t)0xd24,
+  (q15_t)0xd1e, (q15_t)0xd18, (q15_t)0xd12, (q15_t)0xd0b, (q15_t)0xd05, (q15_t)0xcff, (q15_t)0xcf9, (q15_t)0xcf2,
+  (q15_t)0xcec, (q15_t)0xce6, (q15_t)0xce0, (q15_t)0xcd9, (q15_t)0xcd3, (q15_t)0xccd, (q15_t)0xcc7, (q15_t)0xcc0,
+  (q15_t)0xcba, (q15_t)0xcb4, (q15_t)0xcae, (q15_t)0xca7, (q15_t)0xca1, (q15_t)0xc9b, (q15_t)0xc95, (q15_t)0xc8e,
+  (q15_t)0xc88, (q15_t)0xc82, (q15_t)0xc7c, (q15_t)0xc75, (q15_t)0xc6f, (q15_t)0xc69, (q15_t)0xc63, (q15_t)0xc5c,
+  (q15_t)0xc56, (q15_t)0xc50, (q15_t)0xc4a, (q15_t)0xc43, (q15_t)0xc3d, (q15_t)0xc37, (q15_t)0xc31, (q15_t)0xc2a,
+  (q15_t)0xc24, (q15_t)0xc1e, (q15_t)0xc18, (q15_t)0xc11, (q15_t)0xc0b, (q15_t)0xc05, (q15_t)0xbff, (q15_t)0xbf8,
+  (q15_t)0xbf2, (q15_t)0xbec, (q15_t)0xbe6, (q15_t)0xbdf, (q15_t)0xbd9, (q15_t)0xbd3, (q15_t)0xbcd, (q15_t)0xbc6,
+  (q15_t)0xbc0, (q15_t)0xbba, (q15_t)0xbb4, (q15_t)0xbad, (q15_t)0xba7, (q15_t)0xba1, (q15_t)0xb9b, (q15_t)0xb94,
+  (q15_t)0xb8e, (q15_t)0xb88, (q15_t)0xb81, (q15_t)0xb7b, (q15_t)0xb75, (q15_t)0xb6f, (q15_t)0xb68, (q15_t)0xb62,
+  (q15_t)0xb5c, (q15_t)0xb56, (q15_t)0xb4f, (q15_t)0xb49, (q15_t)0xb43, (q15_t)0xb3d, (q15_t)0xb36, (q15_t)0xb30,
+  (q15_t)0xb2a, (q15_t)0xb24, (q15_t)0xb1d, (q15_t)0xb17, (q15_t)0xb11, (q15_t)0xb0b, (q15_t)0xb04, (q15_t)0xafe,
+  (q15_t)0xaf8, (q15_t)0xaf2, (q15_t)0xaeb, (q15_t)0xae5, (q15_t)0xadf, (q15_t)0xad8, (q15_t)0xad2, (q15_t)0xacc,
+  (q15_t)0xac6, (q15_t)0xabf, (q15_t)0xab9, (q15_t)0xab3, (q15_t)0xaad, (q15_t)0xaa6, (q15_t)0xaa0, (q15_t)0xa9a,
+  (q15_t)0xa94, (q15_t)0xa8d, (q15_t)0xa87, (q15_t)0xa81, (q15_t)0xa7b, (q15_t)0xa74, (q15_t)0xa6e, (q15_t)0xa68,
+  (q15_t)0xa62, (q15_t)0xa5b, (q15_t)0xa55, (q15_t)0xa4f, (q15_t)0xa48, (q15_t)0xa42, (q15_t)0xa3c, (q15_t)0xa36,
+  (q15_t)0xa2f, (q15_t)0xa29, (q15_t)0xa23, (q15_t)0xa1d, (q15_t)0xa16, (q15_t)0xa10, (q15_t)0xa0a, (q15_t)0xa04,
+  (q15_t)0x9fd, (q15_t)0x9f7, (q15_t)0x9f1, (q15_t)0x9eb, (q15_t)0x9e4, (q15_t)0x9de, (q15_t)0x9d8, (q15_t)0x9d1,
+  (q15_t)0x9cb, (q15_t)0x9c5, (q15_t)0x9bf, (q15_t)0x9b8, (q15_t)0x9b2, (q15_t)0x9ac, (q15_t)0x9a6, (q15_t)0x99f,
+  (q15_t)0x999, (q15_t)0x993, (q15_t)0x98d, (q15_t)0x986, (q15_t)0x980, (q15_t)0x97a, (q15_t)0x973, (q15_t)0x96d,
+  (q15_t)0x967, (q15_t)0x961, (q15_t)0x95a, (q15_t)0x954, (q15_t)0x94e, (q15_t)0x948, (q15_t)0x941, (q15_t)0x93b,
+  (q15_t)0x935, (q15_t)0x92f, (q15_t)0x928, (q15_t)0x922, (q15_t)0x91c, (q15_t)0x915, (q15_t)0x90f, (q15_t)0x909,
+  (q15_t)0x903, (q15_t)0x8fc, (q15_t)0x8f6, (q15_t)0x8f0, (q15_t)0x8ea, (q15_t)0x8e3, (q15_t)0x8dd, (q15_t)0x8d7,
+  (q15_t)0x8d1, (q15_t)0x8ca, (q15_t)0x8c4, (q15_t)0x8be, (q15_t)0x8b7, (q15_t)0x8b1, (q15_t)0x8ab, (q15_t)0x8a5,
+  (q15_t)0x89e, (q15_t)0x898, (q15_t)0x892, (q15_t)0x88c, (q15_t)0x885, (q15_t)0x87f, (q15_t)0x879, (q15_t)0x872,
+  (q15_t)0x86c, (q15_t)0x866, (q15_t)0x860, (q15_t)0x859, (q15_t)0x853, (q15_t)0x84d, (q15_t)0x847, (q15_t)0x840,
+  (q15_t)0x83a, (q15_t)0x834, (q15_t)0x82e, (q15_t)0x827, (q15_t)0x821, (q15_t)0x81b, (q15_t)0x814, (q15_t)0x80e,
+  (q15_t)0x808, (q15_t)0x802, (q15_t)0x7fb, (q15_t)0x7f5, (q15_t)0x7ef, (q15_t)0x7e9, (q15_t)0x7e2, (q15_t)0x7dc,
+  (q15_t)0x7d6, (q15_t)0x7cf, (q15_t)0x7c9, (q15_t)0x7c3, (q15_t)0x7bd, (q15_t)0x7b6, (q15_t)0x7b0, (q15_t)0x7aa,
+  (q15_t)0x7a4, (q15_t)0x79d, (q15_t)0x797, (q15_t)0x791, (q15_t)0x78a, (q15_t)0x784, (q15_t)0x77e, (q15_t)0x778,
+  (q15_t)0x771, (q15_t)0x76b, (q15_t)0x765, (q15_t)0x75f, (q15_t)0x758, (q15_t)0x752, (q15_t)0x74c, (q15_t)0x745,
+  (q15_t)0x73f, (q15_t)0x739, (q15_t)0x733, (q15_t)0x72c, (q15_t)0x726, (q15_t)0x720, (q15_t)0x71a, (q15_t)0x713,
+  (q15_t)0x70d, (q15_t)0x707, (q15_t)0x700, (q15_t)0x6fa, (q15_t)0x6f4, (q15_t)0x6ee, (q15_t)0x6e7, (q15_t)0x6e1,
+  (q15_t)0x6db, (q15_t)0x6d5, (q15_t)0x6ce, (q15_t)0x6c8, (q15_t)0x6c2, (q15_t)0x6bb, (q15_t)0x6b5, (q15_t)0x6af,
+  (q15_t)0x6a9, (q15_t)0x6a2, (q15_t)0x69c, (q15_t)0x696, (q15_t)0x690, (q15_t)0x689, (q15_t)0x683, (q15_t)0x67d,
+  (q15_t)0x676, (q15_t)0x670, (q15_t)0x66a, (q15_t)0x664, (q15_t)0x65d, (q15_t)0x657, (q15_t)0x651, (q15_t)0x64a,
+  (q15_t)0x644, (q15_t)0x63e, (q15_t)0x638, (q15_t)0x631, (q15_t)0x62b, (q15_t)0x625, (q15_t)0x61f, (q15_t)0x618,
+  (q15_t)0x612, (q15_t)0x60c, (q15_t)0x605, (q15_t)0x5ff, (q15_t)0x5f9, (q15_t)0x5f3, (q15_t)0x5ec, (q15_t)0x5e6,
+  (q15_t)0x5e0, (q15_t)0x5da, (q15_t)0x5d3, (q15_t)0x5cd, (q15_t)0x5c7, (q15_t)0x5c0, (q15_t)0x5ba, (q15_t)0x5b4,
+  (q15_t)0x5ae, (q15_t)0x5a7, (q15_t)0x5a1, (q15_t)0x59b, (q15_t)0x594, (q15_t)0x58e, (q15_t)0x588, (q15_t)0x582,
+  (q15_t)0x57b, (q15_t)0x575, (q15_t)0x56f, (q15_t)0x569, (q15_t)0x562, (q15_t)0x55c, (q15_t)0x556, (q15_t)0x54f,
+  (q15_t)0x549, (q15_t)0x543, (q15_t)0x53d, (q15_t)0x536, (q15_t)0x530, (q15_t)0x52a, (q15_t)0x523, (q15_t)0x51d,
+  (q15_t)0x517, (q15_t)0x511, (q15_t)0x50a, (q15_t)0x504, (q15_t)0x4fe, (q15_t)0x4f8, (q15_t)0x4f1, (q15_t)0x4eb,
+  (q15_t)0x4e5, (q15_t)0x4de, (q15_t)0x4d8, (q15_t)0x4d2, (q15_t)0x4cc, (q15_t)0x4c5, (q15_t)0x4bf, (q15_t)0x4b9,
+  (q15_t)0x4b2, (q15_t)0x4ac, (q15_t)0x4a6, (q15_t)0x4a0, (q15_t)0x499, (q15_t)0x493, (q15_t)0x48d, (q15_t)0x487,
+  (q15_t)0x480, (q15_t)0x47a, (q15_t)0x474, (q15_t)0x46d, (q15_t)0x467, (q15_t)0x461, (q15_t)0x45b, (q15_t)0x454,
+  (q15_t)0x44e, (q15_t)0x448, (q15_t)0x441, (q15_t)0x43b, (q15_t)0x435, (q15_t)0x42f, (q15_t)0x428, (q15_t)0x422,
+  (q15_t)0x41c, (q15_t)0x415, (q15_t)0x40f, (q15_t)0x409, (q15_t)0x403, (q15_t)0x3fc, (q15_t)0x3f6, (q15_t)0x3f0,
+  (q15_t)0x3ea, (q15_t)0x3e3, (q15_t)0x3dd, (q15_t)0x3d7, (q15_t)0x3d0, (q15_t)0x3ca, (q15_t)0x3c4, (q15_t)0x3be,
+  (q15_t)0x3b7, (q15_t)0x3b1, (q15_t)0x3ab, (q15_t)0x3a4, (q15_t)0x39e, (q15_t)0x398, (q15_t)0x392, (q15_t)0x38b,
+  (q15_t)0x385, (q15_t)0x37f, (q15_t)0x378, (q15_t)0x372, (q15_t)0x36c, (q15_t)0x366, (q15_t)0x35f, (q15_t)0x359,
+  (q15_t)0x353, (q15_t)0x34c, (q15_t)0x346, (q15_t)0x340, (q15_t)0x33a, (q15_t)0x333, (q15_t)0x32d, (q15_t)0x327,
+  (q15_t)0x321, (q15_t)0x31a, (q15_t)0x314, (q15_t)0x30e, (q15_t)0x307, (q15_t)0x301, (q15_t)0x2fb, (q15_t)0x2f5,
+  (q15_t)0x2ee, (q15_t)0x2e8, (q15_t)0x2e2, (q15_t)0x2db, (q15_t)0x2d5, (q15_t)0x2cf, (q15_t)0x2c9, (q15_t)0x2c2,
+  (q15_t)0x2bc, (q15_t)0x2b6, (q15_t)0x2af, (q15_t)0x2a9, (q15_t)0x2a3, (q15_t)0x29d, (q15_t)0x296, (q15_t)0x290,
+  (q15_t)0x28a, (q15_t)0x283, (q15_t)0x27d, (q15_t)0x277, (q15_t)0x271, (q15_t)0x26a, (q15_t)0x264, (q15_t)0x25e,
+  (q15_t)0x258, (q15_t)0x251, (q15_t)0x24b, (q15_t)0x245, (q15_t)0x23e, (q15_t)0x238, (q15_t)0x232, (q15_t)0x22c,
+  (q15_t)0x225, (q15_t)0x21f, (q15_t)0x219, (q15_t)0x212, (q15_t)0x20c, (q15_t)0x206, (q15_t)0x200, (q15_t)0x1f9,
+  (q15_t)0x1f3, (q15_t)0x1ed, (q15_t)0x1e6, (q15_t)0x1e0, (q15_t)0x1da, (q15_t)0x1d4, (q15_t)0x1cd, (q15_t)0x1c7,
+  (q15_t)0x1c1, (q15_t)0x1ba, (q15_t)0x1b4, (q15_t)0x1ae, (q15_t)0x1a8, (q15_t)0x1a1, (q15_t)0x19b, (q15_t)0x195,
+  (q15_t)0x18e, (q15_t)0x188, (q15_t)0x182, (q15_t)0x17c, (q15_t)0x175, (q15_t)0x16f, (q15_t)0x169, (q15_t)0x162,
+  (q15_t)0x15c, (q15_t)0x156, (q15_t)0x150, (q15_t)0x149, (q15_t)0x143, (q15_t)0x13d, (q15_t)0x137, (q15_t)0x130,
+  (q15_t)0x12a, (q15_t)0x124, (q15_t)0x11d, (q15_t)0x117, (q15_t)0x111, (q15_t)0x10b, (q15_t)0x104, (q15_t)0xfe,
+  (q15_t)0xf8, (q15_t)0xf1, (q15_t)0xeb, (q15_t)0xe5, (q15_t)0xdf, (q15_t)0xd8, (q15_t)0xd2, (q15_t)0xcc,
+  (q15_t)0xc5, (q15_t)0xbf, (q15_t)0xb9, (q15_t)0xb3, (q15_t)0xac, (q15_t)0xa6, (q15_t)0xa0, (q15_t)0x99,
+  (q15_t)0x93, (q15_t)0x8d, (q15_t)0x87, (q15_t)0x80, (q15_t)0x7a, (q15_t)0x74, (q15_t)0x6d, (q15_t)0x67,
+  (q15_t)0x61, (q15_t)0x5b, (q15_t)0x54, (q15_t)0x4e, (q15_t)0x48, (q15_t)0x41, (q15_t)0x3b, (q15_t)0x35,
+  (q15_t)0x2f, (q15_t)0x28, (q15_t)0x22, (q15_t)0x1c, (q15_t)0x15, (q15_t)0xf, (q15_t)0x9, (q15_t)0x3
+};
+  #endif
+
+/**
+  @par
+  Weights tables are generated using the formula : <pre>weights[n] = e^(-j*n*pi/(2*N))</pre>
+  @par
+  C command to generate the table
+  <pre>
+  for (i = 0; i< N; i++)
+  {
+    weights[(2*i)]   =  cos(i*c);
+    weights[(2*i)+1] = -sin(i*c);
+  } </pre>
+  @par
+  where <code>N</code> is the Number of weights to be calculated and <code>c</code> is <code>pi/(2*N)</code>
+  @par
+  Convert the output to q31 format by multiplying with 2^31 and saturated if required.
+  @par
+  In the tables below the real and imaginary values are placed alternatively, hence the
+  array length is <code>2*N</code>.
+ */
+
+/**
+  @par
+  cosFactor tables are generated using the formula : <pre>cos_factors[n] = 2 * cos((2n+1)*pi/(4*N))</pre>
+  @par
+  C command to generate the table
+  <pre>
+  for (i = 0; i< N; i++)
+  {
+    cos_factors[i] = 2 * cos((2*i+1)*c/2);
+  } </pre>
+  @par
+  where <code>N</code> is the number of factors to generate and <code>c</code> is <code>pi/(2*N)</code>
+  @par
+  Then converted to q31 format by multiplying with 2^31 and saturated if required.
+*/
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q31_128)  
+    const q31_t WeightsQ31_128[256] = {
+  (q31_t)0x7fffffff, (q31_t)0x00000000, (q31_t)0x7ffd885a, (q31_t)0xfe6de2e0, (q31_t)0x7ff62182, (q31_t)0xfcdbd541, (q31_t)0x7fe9cbc0, (q31_t)0xfb49e6a3,
+  (q31_t)0x7fd8878e, (q31_t)0xf9b82684, (q31_t)0x7fc25596, (q31_t)0xf826a462, (q31_t)0x7fa736b4, (q31_t)0xf6956fb7, (q31_t)0x7f872bf3, (q31_t)0xf50497fb,
+  (q31_t)0x7f62368f, (q31_t)0xf3742ca2, (q31_t)0x7f3857f6, (q31_t)0xf1e43d1c, (q31_t)0x7f0991c4, (q31_t)0xf054d8d5, (q31_t)0x7ed5e5c6, (q31_t)0xeec60f31,
+  (q31_t)0x7e9d55fc, (q31_t)0xed37ef91, (q31_t)0x7e5fe493, (q31_t)0xebaa894f, (q31_t)0x7e1d93ea, (q31_t)0xea1debbb, (q31_t)0x7dd6668f, (q31_t)0xe8922622,
+  (q31_t)0x7d8a5f40, (q31_t)0xe70747c4, (q31_t)0x7d3980ec, (q31_t)0xe57d5fda, (q31_t)0x7ce3ceb2, (q31_t)0xe3f47d96, (q31_t)0x7c894bde, (q31_t)0xe26cb01b,
+  (q31_t)0x7c29fbee, (q31_t)0xe0e60685, (q31_t)0x7bc5e290, (q31_t)0xdf608fe4, (q31_t)0x7b5d039e, (q31_t)0xdddc5b3b, (q31_t)0x7aef6323, (q31_t)0xdc597781,
+  (q31_t)0x7a7d055b, (q31_t)0xdad7f3a2, (q31_t)0x7a05eead, (q31_t)0xd957de7a, (q31_t)0x798a23b1, (q31_t)0xd7d946d8, (q31_t)0x7909a92d, (q31_t)0xd65c3b7b,
+  (q31_t)0x78848414, (q31_t)0xd4e0cb15, (q31_t)0x77fab989, (q31_t)0xd3670446, (q31_t)0x776c4edb, (q31_t)0xd1eef59e, (q31_t)0x76d94989, (q31_t)0xd078ad9e,
+  (q31_t)0x7641af3d, (q31_t)0xcf043ab3, (q31_t)0x75a585cf, (q31_t)0xcd91ab39, (q31_t)0x7504d345, (q31_t)0xcc210d79, (q31_t)0x745f9dd1, (q31_t)0xcab26fa9,
+  (q31_t)0x73b5ebd1, (q31_t)0xc945dfec, (q31_t)0x7307c3d0, (q31_t)0xc7db6c50, (q31_t)0x72552c85, (q31_t)0xc67322ce, (q31_t)0x719e2cd2, (q31_t)0xc50d1149,
+  (q31_t)0x70e2cbc6, (q31_t)0xc3a94590, (q31_t)0x7023109a, (q31_t)0xc247cd5a, (q31_t)0x6f5f02b2, (q31_t)0xc0e8b648, (q31_t)0x6e96a99d, (q31_t)0xbf8c0de3,
+  (q31_t)0x6dca0d14, (q31_t)0xbe31e19b, (q31_t)0x6cf934fc, (q31_t)0xbcda3ecb, (q31_t)0x6c242960, (q31_t)0xbb8532b0, (q31_t)0x6b4af279, (q31_t)0xba32ca71,
+  (q31_t)0x6a6d98a4, (q31_t)0xb8e31319, (q31_t)0x698c246c, (q31_t)0xb796199b, (q31_t)0x68a69e81, (q31_t)0xb64beacd, (q31_t)0x67bd0fbd, (q31_t)0xb5049368,
+  (q31_t)0x66cf8120, (q31_t)0xb3c0200c, (q31_t)0x65ddfbd3, (q31_t)0xb27e9d3c, (q31_t)0x64e88926, (q31_t)0xb140175b, (q31_t)0x63ef3290, (q31_t)0xb0049ab3,
+  (q31_t)0x62f201ac, (q31_t)0xaecc336c, (q31_t)0x61f1003f, (q31_t)0xad96ed92, (q31_t)0x60ec3830, (q31_t)0xac64d510, (q31_t)0x5fe3b38d, (q31_t)0xab35f5b5,
+  (q31_t)0x5ed77c8a, (q31_t)0xaa0a5b2e, (q31_t)0x5dc79d7c, (q31_t)0xa8e21106, (q31_t)0x5cb420e0, (q31_t)0xa7bd22ac, (q31_t)0x5b9d1154, (q31_t)0xa69b9b68,
+  (q31_t)0x5a82799a, (q31_t)0xa57d8666, (q31_t)0x59646498, (q31_t)0xa462eeac, (q31_t)0x5842dd54, (q31_t)0xa34bdf20, (q31_t)0x571deefa, (q31_t)0xa2386284,
+  (q31_t)0x55f5a4d2, (q31_t)0xa1288376, (q31_t)0x54ca0a4b, (q31_t)0xa01c4c73, (q31_t)0x539b2af0, (q31_t)0x9f13c7d0, (q31_t)0x5269126e, (q31_t)0x9e0effc1,
+  (q31_t)0x5133cc94, (q31_t)0x9d0dfe54, (q31_t)0x4ffb654d, (q31_t)0x9c10cd70, (q31_t)0x4ebfe8a5, (q31_t)0x9b1776da, (q31_t)0x4d8162c4, (q31_t)0x9a22042d,
+  (q31_t)0x4c3fdff4, (q31_t)0x99307ee0, (q31_t)0x4afb6c98, (q31_t)0x9842f043, (q31_t)0x49b41533, (q31_t)0x9759617f, (q31_t)0x4869e665, (q31_t)0x9673db94,
+  (q31_t)0x471cece7, (q31_t)0x9592675c, (q31_t)0x45cd358f, (q31_t)0x94b50d87, (q31_t)0x447acd50, (q31_t)0x93dbd6a0, (q31_t)0x4325c135, (q31_t)0x9306cb04,
+  (q31_t)0x41ce1e65, (q31_t)0x9235f2ec, (q31_t)0x4073f21d, (q31_t)0x91695663, (q31_t)0x3f1749b8, (q31_t)0x90a0fd4e, (q31_t)0x3db832a6, (q31_t)0x8fdcef66,
+  (q31_t)0x3c56ba70, (q31_t)0x8f1d343a, (q31_t)0x3af2eeb7, (q31_t)0x8e61d32e, (q31_t)0x398cdd32, (q31_t)0x8daad37b, (q31_t)0x382493b0, (q31_t)0x8cf83c30,
+  (q31_t)0x36ba2014, (q31_t)0x8c4a142f, (q31_t)0x354d9057, (q31_t)0x8ba0622f, (q31_t)0x33def287, (q31_t)0x8afb2cbb, (q31_t)0x326e54c7, (q31_t)0x8a5a7a31,
+  (q31_t)0x30fbc54d, (q31_t)0x89be50c3, (q31_t)0x2f875262, (q31_t)0x8926b677, (q31_t)0x2e110a62, (q31_t)0x8893b125, (q31_t)0x2c98fbba, (q31_t)0x88054677,
+  (q31_t)0x2b1f34eb, (q31_t)0x877b7bec, (q31_t)0x29a3c485, (q31_t)0x86f656d3, (q31_t)0x2826b928, (q31_t)0x8675dc4f, (q31_t)0x26a82186, (q31_t)0x85fa1153,
+  (q31_t)0x25280c5e, (q31_t)0x8582faa5, (q31_t)0x23a6887f, (q31_t)0x85109cdd, (q31_t)0x2223a4c5, (q31_t)0x84a2fc62, (q31_t)0x209f701c, (q31_t)0x843a1d70,
+  (q31_t)0x1f19f97b, (q31_t)0x83d60412, (q31_t)0x1d934fe5, (q31_t)0x8376b422, (q31_t)0x1c0b826a, (q31_t)0x831c314e, (q31_t)0x1a82a026, (q31_t)0x82c67f14,
+  (q31_t)0x18f8b83c, (q31_t)0x8275a0c0, (q31_t)0x176dd9de, (q31_t)0x82299971, (q31_t)0x15e21445, (q31_t)0x81e26c16, (q31_t)0x145576b1, (q31_t)0x81a01b6d,
+  (q31_t)0x12c8106f, (q31_t)0x8162aa04, (q31_t)0x1139f0cf, (q31_t)0x812a1a3a, (q31_t)0x0fab272b, (q31_t)0x80f66e3c, (q31_t)0x0e1bc2e4, (q31_t)0x80c7a80a,
+  (q31_t)0x0c8bd35e, (q31_t)0x809dc971, (q31_t)0x0afb6805, (q31_t)0x8078d40d, (q31_t)0x096a9049, (q31_t)0x8058c94c, (q31_t)0x07d95b9e, (q31_t)0x803daa6a,
+  (q31_t)0x0647d97c, (q31_t)0x80277872, (q31_t)0x04b6195d, (q31_t)0x80163440, (q31_t)0x03242abf, (q31_t)0x8009de7e, (q31_t)0x01921d20, (q31_t)0x800277a6
+};
+    const q31_t cos_factorsQ31_128[128] = {
+  (q31_t)0x7fff6216, (q31_t)0x7ffa72d1, (q31_t)0x7ff09478, (q31_t)0x7fe1c76b, (q31_t)0x7fce0c3e, (q31_t)0x7fb563b3,
+  (q31_t)0x7f97cebd, (q31_t)0x7f754e80,
+  (q31_t)0x7f4de451, (q31_t)0x7f2191b4, (q31_t)0x7ef05860, (q31_t)0x7eba3a39, (q31_t)0x7e7f3957, (q31_t)0x7e3f57ff,
+  (q31_t)0x7dfa98a8, (q31_t)0x7db0fdf8,
+  (q31_t)0x7d628ac6, (q31_t)0x7d0f4218, (q31_t)0x7cb72724, (q31_t)0x7c5a3d50, (q31_t)0x7bf88830, (q31_t)0x7b920b89,
+  (q31_t)0x7b26cb4f, (q31_t)0x7ab6cba4,
+  (q31_t)0x7a4210d8, (q31_t)0x79c89f6e, (q31_t)0x794a7c12, (q31_t)0x78c7aba2, (q31_t)0x78403329, (q31_t)0x77b417df,
+  (q31_t)0x77235f2d, (q31_t)0x768e0ea6,
+  (q31_t)0x75f42c0b, (q31_t)0x7555bd4c, (q31_t)0x74b2c884, (q31_t)0x740b53fb, (q31_t)0x735f6626, (q31_t)0x72af05a7,
+  (q31_t)0x71fa3949, (q31_t)0x71410805,
+  (q31_t)0x708378ff, (q31_t)0x6fc19385, (q31_t)0x6efb5f12, (q31_t)0x6e30e34a, (q31_t)0x6d6227fa, (q31_t)0x6c8f351c,
+  (q31_t)0x6bb812d1, (q31_t)0x6adcc964,
+  (q31_t)0x69fd614a, (q31_t)0x6919e320, (q31_t)0x683257ab, (q31_t)0x6746c7d8, (q31_t)0x66573cbb, (q31_t)0x6563bf92,
+  (q31_t)0x646c59bf, (q31_t)0x637114cc,
+  (q31_t)0x6271fa69, (q31_t)0x616f146c, (q31_t)0x60686ccf, (q31_t)0x5f5e0db3, (q31_t)0x5e50015d, (q31_t)0x5d3e5237,
+  (q31_t)0x5c290acc, (q31_t)0x5b1035cf,
+  (q31_t)0x59f3de12, (q31_t)0x58d40e8c, (q31_t)0x57b0d256, (q31_t)0x568a34a9, (q31_t)0x556040e2, (q31_t)0x5433027d,
+  (q31_t)0x53028518, (q31_t)0x51ced46e,
+  (q31_t)0x5097fc5e, (q31_t)0x4f5e08e3, (q31_t)0x4e210617, (q31_t)0x4ce10034, (q31_t)0x4b9e0390, (q31_t)0x4a581c9e,
+  (q31_t)0x490f57ee, (q31_t)0x47c3c22f,
+  (q31_t)0x46756828, (q31_t)0x452456bd, (q31_t)0x43d09aed, (q31_t)0x427a41d0, (q31_t)0x4121589b, (q31_t)0x3fc5ec98,
+  (q31_t)0x3e680b2c, (q31_t)0x3d07c1d6,
+  (q31_t)0x3ba51e29, (q31_t)0x3a402dd2, (q31_t)0x38d8fe93, (q31_t)0x376f9e46, (q31_t)0x36041ad9, (q31_t)0x34968250,
+  (q31_t)0x3326e2c3, (q31_t)0x31b54a5e,
+  (q31_t)0x3041c761, (q31_t)0x2ecc681e, (q31_t)0x2d553afc, (q31_t)0x2bdc4e6f, (q31_t)0x2a61b101, (q31_t)0x28e5714b,
+  (q31_t)0x27679df4, (q31_t)0x25e845b6,
+  (q31_t)0x24677758, (q31_t)0x22e541af, (q31_t)0x2161b3a0, (q31_t)0x1fdcdc1b, (q31_t)0x1e56ca1e, (q31_t)0x1ccf8cb3,
+  (q31_t)0x1b4732ef, (q31_t)0x19bdcbf3,
+  (q31_t)0x183366e9, (q31_t)0x16a81305, (q31_t)0x151bdf86, (q31_t)0x138edbb1, (q31_t)0x120116d5, (q31_t)0x1072a048,
+  (q31_t)0xee38766, (q31_t)0xd53db92,
+  (q31_t)0xbc3ac35, (q31_t)0xa3308bd, (q31_t)0x8a2009a, (q31_t)0x710a345, (q31_t)0x57f0035, (q31_t)0x3ed26e6, (q31_t)0x25b26d7,
+  (q31_t)0xc90f88
+};
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q31_512) 
+    const q31_t WeightsQ31_512[1024] = {
+  (q31_t)0x7fffffff, (q31_t)0x00000000, (q31_t)0x7fffd886, (q31_t)0xff9b781d, (q31_t)0x7fff6216, (q31_t)0xff36f078, (q31_t)0x7ffe9cb2, (q31_t)0xfed2694f,
+  (q31_t)0x7ffd885a, (q31_t)0xfe6de2e0, (q31_t)0x7ffc250f, (q31_t)0xfe095d69, (q31_t)0x7ffa72d1, (q31_t)0xfda4d929, (q31_t)0x7ff871a2, (q31_t)0xfd40565c,
+  (q31_t)0x7ff62182, (q31_t)0xfcdbd541, (q31_t)0x7ff38274, (q31_t)0xfc775616, (q31_t)0x7ff09478, (q31_t)0xfc12d91a, (q31_t)0x7fed5791, (q31_t)0xfbae5e89,
+  (q31_t)0x7fe9cbc0, (q31_t)0xfb49e6a3, (q31_t)0x7fe5f108, (q31_t)0xfae571a4, (q31_t)0x7fe1c76b, (q31_t)0xfa80ffcb, (q31_t)0x7fdd4eec, (q31_t)0xfa1c9157,
+  (q31_t)0x7fd8878e, (q31_t)0xf9b82684, (q31_t)0x7fd37153, (q31_t)0xf953bf91, (q31_t)0x7fce0c3e, (q31_t)0xf8ef5cbb, (q31_t)0x7fc85854, (q31_t)0xf88afe42,
+  (q31_t)0x7fc25596, (q31_t)0xf826a462, (q31_t)0x7fbc040a, (q31_t)0xf7c24f59, (q31_t)0x7fb563b3, (q31_t)0xf75dff66, (q31_t)0x7fae7495, (q31_t)0xf6f9b4c6,
+  (q31_t)0x7fa736b4, (q31_t)0xf6956fb7, (q31_t)0x7f9faa15, (q31_t)0xf6313077, (q31_t)0x7f97cebd, (q31_t)0xf5ccf743, (q31_t)0x7f8fa4b0, (q31_t)0xf568c45b,
+  (q31_t)0x7f872bf3, (q31_t)0xf50497fb, (q31_t)0x7f7e648c, (q31_t)0xf4a07261, (q31_t)0x7f754e80, (q31_t)0xf43c53cb, (q31_t)0x7f6be9d4, (q31_t)0xf3d83c77,
+  (q31_t)0x7f62368f, (q31_t)0xf3742ca2, (q31_t)0x7f5834b7, (q31_t)0xf310248a, (q31_t)0x7f4de451, (q31_t)0xf2ac246e, (q31_t)0x7f434563, (q31_t)0xf2482c8a,
+  (q31_t)0x7f3857f6, (q31_t)0xf1e43d1c, (q31_t)0x7f2d1c0e, (q31_t)0xf1805662, (q31_t)0x7f2191b4, (q31_t)0xf11c789a, (q31_t)0x7f15b8ee, (q31_t)0xf0b8a401,
+  (q31_t)0x7f0991c4, (q31_t)0xf054d8d5, (q31_t)0x7efd1c3c, (q31_t)0xeff11753, (q31_t)0x7ef05860, (q31_t)0xef8d5fb8, (q31_t)0x7ee34636, (q31_t)0xef29b243,
+  (q31_t)0x7ed5e5c6, (q31_t)0xeec60f31, (q31_t)0x7ec8371a, (q31_t)0xee6276bf, (q31_t)0x7eba3a39, (q31_t)0xedfee92b, (q31_t)0x7eabef2c, (q31_t)0xed9b66b2,
+  (q31_t)0x7e9d55fc, (q31_t)0xed37ef91, (q31_t)0x7e8e6eb2, (q31_t)0xecd48407, (q31_t)0x7e7f3957, (q31_t)0xec71244f, (q31_t)0x7e6fb5f4, (q31_t)0xec0dd0a8,
+  (q31_t)0x7e5fe493, (q31_t)0xebaa894f, (q31_t)0x7e4fc53e, (q31_t)0xeb474e81, (q31_t)0x7e3f57ff, (q31_t)0xeae4207a, (q31_t)0x7e2e9cdf, (q31_t)0xea80ff7a,
+  (q31_t)0x7e1d93ea, (q31_t)0xea1debbb, (q31_t)0x7e0c3d29, (q31_t)0xe9bae57d, (q31_t)0x7dfa98a8, (q31_t)0xe957ecfb, (q31_t)0x7de8a670, (q31_t)0xe8f50273,
+  (q31_t)0x7dd6668f, (q31_t)0xe8922622, (q31_t)0x7dc3d90d, (q31_t)0xe82f5844, (q31_t)0x7db0fdf8, (q31_t)0xe7cc9917, (q31_t)0x7d9dd55a, (q31_t)0xe769e8d8,
+  (q31_t)0x7d8a5f40, (q31_t)0xe70747c4, (q31_t)0x7d769bb5, (q31_t)0xe6a4b616, (q31_t)0x7d628ac6, (q31_t)0xe642340d, (q31_t)0x7d4e2c7f, (q31_t)0xe5dfc1e5,
+  (q31_t)0x7d3980ec, (q31_t)0xe57d5fda, (q31_t)0x7d24881b, (q31_t)0xe51b0e2a, (q31_t)0x7d0f4218, (q31_t)0xe4b8cd11, (q31_t)0x7cf9aef0, (q31_t)0xe4569ccb,
+  (q31_t)0x7ce3ceb2, (q31_t)0xe3f47d96, (q31_t)0x7ccda169, (q31_t)0xe3926fad, (q31_t)0x7cb72724, (q31_t)0xe330734d, (q31_t)0x7ca05ff1, (q31_t)0xe2ce88b3,
+  (q31_t)0x7c894bde, (q31_t)0xe26cb01b, (q31_t)0x7c71eaf9, (q31_t)0xe20ae9c1, (q31_t)0x7c5a3d50, (q31_t)0xe1a935e2, (q31_t)0x7c4242f2, (q31_t)0xe14794ba,
+  (q31_t)0x7c29fbee, (q31_t)0xe0e60685, (q31_t)0x7c116853, (q31_t)0xe0848b7f, (q31_t)0x7bf88830, (q31_t)0xe02323e5, (q31_t)0x7bdf5b94, (q31_t)0xdfc1cff3,
+  (q31_t)0x7bc5e290, (q31_t)0xdf608fe4, (q31_t)0x7bac1d31, (q31_t)0xdeff63f4, (q31_t)0x7b920b89, (q31_t)0xde9e4c60, (q31_t)0x7b77ada8, (q31_t)0xde3d4964,
+  (q31_t)0x7b5d039e, (q31_t)0xdddc5b3b, (q31_t)0x7b420d7a, (q31_t)0xdd7b8220, (q31_t)0x7b26cb4f, (q31_t)0xdd1abe51, (q31_t)0x7b0b3d2c, (q31_t)0xdcba1008,
+  (q31_t)0x7aef6323, (q31_t)0xdc597781, (q31_t)0x7ad33d45, (q31_t)0xdbf8f4f8, (q31_t)0x7ab6cba4, (q31_t)0xdb9888a8, (q31_t)0x7a9a0e50, (q31_t)0xdb3832cd,
+  (q31_t)0x7a7d055b, (q31_t)0xdad7f3a2, (q31_t)0x7a5fb0d8, (q31_t)0xda77cb63, (q31_t)0x7a4210d8, (q31_t)0xda17ba4a, (q31_t)0x7a24256f, (q31_t)0xd9b7c094,
+  (q31_t)0x7a05eead, (q31_t)0xd957de7a, (q31_t)0x79e76ca7, (q31_t)0xd8f81439, (q31_t)0x79c89f6e, (q31_t)0xd898620c, (q31_t)0x79a98715, (q31_t)0xd838c82d,
+  (q31_t)0x798a23b1, (q31_t)0xd7d946d8, (q31_t)0x796a7554, (q31_t)0xd779de47, (q31_t)0x794a7c12, (q31_t)0xd71a8eb5, (q31_t)0x792a37fe, (q31_t)0xd6bb585e,
+  (q31_t)0x7909a92d, (q31_t)0xd65c3b7b, (q31_t)0x78e8cfb2, (q31_t)0xd5fd3848, (q31_t)0x78c7aba2, (q31_t)0xd59e4eff, (q31_t)0x78a63d11, (q31_t)0xd53f7fda,
+  (q31_t)0x78848414, (q31_t)0xd4e0cb15, (q31_t)0x786280bf, (q31_t)0xd48230e9, (q31_t)0x78403329, (q31_t)0xd423b191, (q31_t)0x781d9b65, (q31_t)0xd3c54d47,
+  (q31_t)0x77fab989, (q31_t)0xd3670446, (q31_t)0x77d78daa, (q31_t)0xd308d6c7, (q31_t)0x77b417df, (q31_t)0xd2aac504, (q31_t)0x7790583e, (q31_t)0xd24ccf39,
+  (q31_t)0x776c4edb, (q31_t)0xd1eef59e, (q31_t)0x7747fbce, (q31_t)0xd191386e, (q31_t)0x77235f2d, (q31_t)0xd13397e2, (q31_t)0x76fe790e, (q31_t)0xd0d61434,
+  (q31_t)0x76d94989, (q31_t)0xd078ad9e, (q31_t)0x76b3d0b4, (q31_t)0xd01b6459, (q31_t)0x768e0ea6, (q31_t)0xcfbe389f, (q31_t)0x76680376, (q31_t)0xcf612aaa,
+  (q31_t)0x7641af3d, (q31_t)0xcf043ab3, (q31_t)0x761b1211, (q31_t)0xcea768f2, (q31_t)0x75f42c0b, (q31_t)0xce4ab5a2, (q31_t)0x75ccfd42, (q31_t)0xcdee20fc,
+  (q31_t)0x75a585cf, (q31_t)0xcd91ab39, (q31_t)0x757dc5ca, (q31_t)0xcd355491, (q31_t)0x7555bd4c, (q31_t)0xccd91d3d, (q31_t)0x752d6c6c, (q31_t)0xcc7d0578,
+  (q31_t)0x7504d345, (q31_t)0xcc210d79, (q31_t)0x74dbf1ef, (q31_t)0xcbc53579, (q31_t)0x74b2c884, (q31_t)0xcb697db0, (q31_t)0x7489571c, (q31_t)0xcb0de658,
+  (q31_t)0x745f9dd1, (q31_t)0xcab26fa9, (q31_t)0x74359cbd, (q31_t)0xca5719db, (q31_t)0x740b53fb, (q31_t)0xc9fbe527, (q31_t)0x73e0c3a3, (q31_t)0xc9a0d1c5,
+  (q31_t)0x73b5ebd1, (q31_t)0xc945dfec, (q31_t)0x738acc9e, (q31_t)0xc8eb0fd6, (q31_t)0x735f6626, (q31_t)0xc89061ba, (q31_t)0x7333b883, (q31_t)0xc835d5d0,
+  (q31_t)0x7307c3d0, (q31_t)0xc7db6c50, (q31_t)0x72db8828, (q31_t)0xc7812572, (q31_t)0x72af05a7, (q31_t)0xc727016d, (q31_t)0x72823c67, (q31_t)0xc6cd0079,
+  (q31_t)0x72552c85, (q31_t)0xc67322ce, (q31_t)0x7227d61c, (q31_t)0xc61968a2, (q31_t)0x71fa3949, (q31_t)0xc5bfd22e, (q31_t)0x71cc5626, (q31_t)0xc5665fa9,
+  (q31_t)0x719e2cd2, (q31_t)0xc50d1149, (q31_t)0x716fbd68, (q31_t)0xc4b3e746, (q31_t)0x71410805, (q31_t)0xc45ae1d7, (q31_t)0x71120cc5, (q31_t)0xc4020133,
+  (q31_t)0x70e2cbc6, (q31_t)0xc3a94590, (q31_t)0x70b34525, (q31_t)0xc350af26, (q31_t)0x708378ff, (q31_t)0xc2f83e2a, (q31_t)0x70536771, (q31_t)0xc29ff2d4,
+  (q31_t)0x7023109a, (q31_t)0xc247cd5a, (q31_t)0x6ff27497, (q31_t)0xc1efcdf3, (q31_t)0x6fc19385, (q31_t)0xc197f4d4, (q31_t)0x6f906d84, (q31_t)0xc1404233,
+  (q31_t)0x6f5f02b2, (q31_t)0xc0e8b648, (q31_t)0x6f2d532c, (q31_t)0xc0915148, (q31_t)0x6efb5f12, (q31_t)0xc03a1368, (q31_t)0x6ec92683, (q31_t)0xbfe2fcdf,
+  (q31_t)0x6e96a99d, (q31_t)0xbf8c0de3, (q31_t)0x6e63e87f, (q31_t)0xbf3546a8, (q31_t)0x6e30e34a, (q31_t)0xbedea765, (q31_t)0x6dfd9a1c, (q31_t)0xbe88304f,
+  (q31_t)0x6dca0d14, (q31_t)0xbe31e19b, (q31_t)0x6d963c54, (q31_t)0xbddbbb7f, (q31_t)0x6d6227fa, (q31_t)0xbd85be30, (q31_t)0x6d2dd027, (q31_t)0xbd2fe9e2,
+  (q31_t)0x6cf934fc, (q31_t)0xbcda3ecb, (q31_t)0x6cc45698, (q31_t)0xbc84bd1f, (q31_t)0x6c8f351c, (q31_t)0xbc2f6513, (q31_t)0x6c59d0a9, (q31_t)0xbbda36dd,
+  (q31_t)0x6c242960, (q31_t)0xbb8532b0, (q31_t)0x6bee3f62, (q31_t)0xbb3058c0, (q31_t)0x6bb812d1, (q31_t)0xbadba943, (q31_t)0x6b81a3cd, (q31_t)0xba87246d,
+  (q31_t)0x6b4af279, (q31_t)0xba32ca71, (q31_t)0x6b13fef5, (q31_t)0xb9de9b83, (q31_t)0x6adcc964, (q31_t)0xb98a97d8, (q31_t)0x6aa551e9, (q31_t)0xb936bfa4,
+  (q31_t)0x6a6d98a4, (q31_t)0xb8e31319, (q31_t)0x6a359db9, (q31_t)0xb88f926d, (q31_t)0x69fd614a, (q31_t)0xb83c3dd1, (q31_t)0x69c4e37a, (q31_t)0xb7e9157a,
+  (q31_t)0x698c246c, (q31_t)0xb796199b, (q31_t)0x69532442, (q31_t)0xb7434a67, (q31_t)0x6919e320, (q31_t)0xb6f0a812, (q31_t)0x68e06129, (q31_t)0xb69e32cd,
+  (q31_t)0x68a69e81, (q31_t)0xb64beacd, (q31_t)0x686c9b4b, (q31_t)0xb5f9d043, (q31_t)0x683257ab, (q31_t)0xb5a7e362, (q31_t)0x67f7d3c5, (q31_t)0xb556245e,
+  (q31_t)0x67bd0fbd, (q31_t)0xb5049368, (q31_t)0x67820bb7, (q31_t)0xb4b330b3, (q31_t)0x6746c7d8, (q31_t)0xb461fc70, (q31_t)0x670b4444, (q31_t)0xb410f6d3,
+  (q31_t)0x66cf8120, (q31_t)0xb3c0200c, (q31_t)0x66937e91, (q31_t)0xb36f784f, (q31_t)0x66573cbb, (q31_t)0xb31effcc, (q31_t)0x661abbc5, (q31_t)0xb2ceb6b5,
+  (q31_t)0x65ddfbd3, (q31_t)0xb27e9d3c, (q31_t)0x65a0fd0b, (q31_t)0xb22eb392, (q31_t)0x6563bf92, (q31_t)0xb1def9e9, (q31_t)0x6526438f, (q31_t)0xb18f7071,
+  (q31_t)0x64e88926, (q31_t)0xb140175b, (q31_t)0x64aa907f, (q31_t)0xb0f0eeda, (q31_t)0x646c59bf, (q31_t)0xb0a1f71d, (q31_t)0x642de50d, (q31_t)0xb0533055,
+  (q31_t)0x63ef3290, (q31_t)0xb0049ab3, (q31_t)0x63b0426d, (q31_t)0xafb63667, (q31_t)0x637114cc, (q31_t)0xaf6803a2, (q31_t)0x6331a9d4, (q31_t)0xaf1a0293,
+  (q31_t)0x62f201ac, (q31_t)0xaecc336c, (q31_t)0x62b21c7b, (q31_t)0xae7e965b, (q31_t)0x6271fa69, (q31_t)0xae312b92, (q31_t)0x62319b9d, (q31_t)0xade3f33e,
+  (q31_t)0x61f1003f, (q31_t)0xad96ed92, (q31_t)0x61b02876, (q31_t)0xad4a1aba, (q31_t)0x616f146c, (q31_t)0xacfd7ae8, (q31_t)0x612dc447, (q31_t)0xacb10e4b,
+  (q31_t)0x60ec3830, (q31_t)0xac64d510, (q31_t)0x60aa7050, (q31_t)0xac18cf69, (q31_t)0x60686ccf, (q31_t)0xabccfd83, (q31_t)0x60262dd6, (q31_t)0xab815f8d,
+  (q31_t)0x5fe3b38d, (q31_t)0xab35f5b5, (q31_t)0x5fa0fe1f, (q31_t)0xaaeac02c, (q31_t)0x5f5e0db3, (q31_t)0xaa9fbf1e, (q31_t)0x5f1ae274, (q31_t)0xaa54f2ba,
+  (q31_t)0x5ed77c8a, (q31_t)0xaa0a5b2e, (q31_t)0x5e93dc1f, (q31_t)0xa9bff8a8, (q31_t)0x5e50015d, (q31_t)0xa975cb57, (q31_t)0x5e0bec6e, (q31_t)0xa92bd367,
+  (q31_t)0x5dc79d7c, (q31_t)0xa8e21106, (q31_t)0x5d8314b1, (q31_t)0xa8988463, (q31_t)0x5d3e5237, (q31_t)0xa84f2daa, (q31_t)0x5cf95638, (q31_t)0xa8060d08,
+  (q31_t)0x5cb420e0, (q31_t)0xa7bd22ac, (q31_t)0x5c6eb258, (q31_t)0xa7746ec0, (q31_t)0x5c290acc, (q31_t)0xa72bf174, (q31_t)0x5be32a67, (q31_t)0xa6e3aaf2,
+  (q31_t)0x5b9d1154, (q31_t)0xa69b9b68, (q31_t)0x5b56bfbd, (q31_t)0xa653c303, (q31_t)0x5b1035cf, (q31_t)0xa60c21ee, (q31_t)0x5ac973b5, (q31_t)0xa5c4b855,
+  (q31_t)0x5a82799a, (q31_t)0xa57d8666, (q31_t)0x5a3b47ab, (q31_t)0xa5368c4b, (q31_t)0x59f3de12, (q31_t)0xa4efca31, (q31_t)0x59ac3cfd, (q31_t)0xa4a94043,
+  (q31_t)0x59646498, (q31_t)0xa462eeac, (q31_t)0x591c550e, (q31_t)0xa41cd599, (q31_t)0x58d40e8c, (q31_t)0xa3d6f534, (q31_t)0x588b9140, (q31_t)0xa3914da8,
+  (q31_t)0x5842dd54, (q31_t)0xa34bdf20, (q31_t)0x57f9f2f8, (q31_t)0xa306a9c8, (q31_t)0x57b0d256, (q31_t)0xa2c1adc9, (q31_t)0x57677b9d, (q31_t)0xa27ceb4f,
+  (q31_t)0x571deefa, (q31_t)0xa2386284, (q31_t)0x56d42c99, (q31_t)0xa1f41392, (q31_t)0x568a34a9, (q31_t)0xa1affea3, (q31_t)0x56400758, (q31_t)0xa16c23e1,
+  (q31_t)0x55f5a4d2, (q31_t)0xa1288376, (q31_t)0x55ab0d46, (q31_t)0xa0e51d8c, (q31_t)0x556040e2, (q31_t)0xa0a1f24d, (q31_t)0x55153fd4, (q31_t)0xa05f01e1,
+  (q31_t)0x54ca0a4b, (q31_t)0xa01c4c73, (q31_t)0x547ea073, (q31_t)0x9fd9d22a, (q31_t)0x5433027d, (q31_t)0x9f979331, (q31_t)0x53e73097, (q31_t)0x9f558fb0,
+  (q31_t)0x539b2af0, (q31_t)0x9f13c7d0, (q31_t)0x534ef1b5, (q31_t)0x9ed23bb9, (q31_t)0x53028518, (q31_t)0x9e90eb94, (q31_t)0x52b5e546, (q31_t)0x9e4fd78a,
+  (q31_t)0x5269126e, (q31_t)0x9e0effc1, (q31_t)0x521c0cc2, (q31_t)0x9dce6463, (q31_t)0x51ced46e, (q31_t)0x9d8e0597, (q31_t)0x518169a5, (q31_t)0x9d4de385,
+  (q31_t)0x5133cc94, (q31_t)0x9d0dfe54, (q31_t)0x50e5fd6d, (q31_t)0x9cce562c, (q31_t)0x5097fc5e, (q31_t)0x9c8eeb34, (q31_t)0x5049c999, (q31_t)0x9c4fbd93,
+  (q31_t)0x4ffb654d, (q31_t)0x9c10cd70, (q31_t)0x4faccfab, (q31_t)0x9bd21af3, (q31_t)0x4f5e08e3, (q31_t)0x9b93a641, (q31_t)0x4f0f1126, (q31_t)0x9b556f81,
+  (q31_t)0x4ebfe8a5, (q31_t)0x9b1776da, (q31_t)0x4e708f8f, (q31_t)0x9ad9bc71, (q31_t)0x4e210617, (q31_t)0x9a9c406e, (q31_t)0x4dd14c6e, (q31_t)0x9a5f02f5,
+  (q31_t)0x4d8162c4, (q31_t)0x9a22042d, (q31_t)0x4d31494b, (q31_t)0x99e5443b, (q31_t)0x4ce10034, (q31_t)0x99a8c345, (q31_t)0x4c9087b1, (q31_t)0x996c816f,
+  (q31_t)0x4c3fdff4, (q31_t)0x99307ee0, (q31_t)0x4bef092d, (q31_t)0x98f4bbbc, (q31_t)0x4b9e0390, (q31_t)0x98b93828, (q31_t)0x4b4ccf4d, (q31_t)0x987df449,
+  (q31_t)0x4afb6c98, (q31_t)0x9842f043, (q31_t)0x4aa9dba2, (q31_t)0x98082c3b, (q31_t)0x4a581c9e, (q31_t)0x97cda855, (q31_t)0x4a062fbd, (q31_t)0x979364b5,
+  (q31_t)0x49b41533, (q31_t)0x9759617f, (q31_t)0x4961cd33, (q31_t)0x971f9ed7, (q31_t)0x490f57ee, (q31_t)0x96e61ce0, (q31_t)0x48bcb599, (q31_t)0x96acdbbe,
+  (q31_t)0x4869e665, (q31_t)0x9673db94, (q31_t)0x4816ea86, (q31_t)0x963b1c86, (q31_t)0x47c3c22f, (q31_t)0x96029eb6, (q31_t)0x47706d93, (q31_t)0x95ca6247,
+  (q31_t)0x471cece7, (q31_t)0x9592675c, (q31_t)0x46c9405c, (q31_t)0x955aae17, (q31_t)0x46756828, (q31_t)0x9523369c, (q31_t)0x4621647d, (q31_t)0x94ec010b,
+  (q31_t)0x45cd358f, (q31_t)0x94b50d87, (q31_t)0x4578db93, (q31_t)0x947e5c33, (q31_t)0x452456bd, (q31_t)0x9447ed2f, (q31_t)0x44cfa740, (q31_t)0x9411c09e,
+  (q31_t)0x447acd50, (q31_t)0x93dbd6a0, (q31_t)0x4425c923, (q31_t)0x93a62f57, (q31_t)0x43d09aed, (q31_t)0x9370cae4, (q31_t)0x437b42e1, (q31_t)0x933ba968,
+  (q31_t)0x4325c135, (q31_t)0x9306cb04, (q31_t)0x42d0161e, (q31_t)0x92d22fd9, (q31_t)0x427a41d0, (q31_t)0x929dd806, (q31_t)0x42244481, (q31_t)0x9269c3ac,
+  (q31_t)0x41ce1e65, (q31_t)0x9235f2ec, (q31_t)0x4177cfb1, (q31_t)0x920265e4, (q31_t)0x4121589b, (q31_t)0x91cf1cb6, (q31_t)0x40cab958, (q31_t)0x919c1781,
+  (q31_t)0x4073f21d, (q31_t)0x91695663, (q31_t)0x401d0321, (q31_t)0x9136d97d, (q31_t)0x3fc5ec98, (q31_t)0x9104a0ee, (q31_t)0x3f6eaeb8, (q31_t)0x90d2acd4,
+  (q31_t)0x3f1749b8, (q31_t)0x90a0fd4e, (q31_t)0x3ebfbdcd, (q31_t)0x906f927c, (q31_t)0x3e680b2c, (q31_t)0x903e6c7b, (q31_t)0x3e10320d, (q31_t)0x900d8b69,
+  (q31_t)0x3db832a6, (q31_t)0x8fdcef66, (q31_t)0x3d600d2c, (q31_t)0x8fac988f, (q31_t)0x3d07c1d6, (q31_t)0x8f7c8701, (q31_t)0x3caf50da, (q31_t)0x8f4cbadb,
+  (q31_t)0x3c56ba70, (q31_t)0x8f1d343a, (q31_t)0x3bfdfecd, (q31_t)0x8eedf33b, (q31_t)0x3ba51e29, (q31_t)0x8ebef7fb, (q31_t)0x3b4c18ba, (q31_t)0x8e904298,
+  (q31_t)0x3af2eeb7, (q31_t)0x8e61d32e, (q31_t)0x3a99a057, (q31_t)0x8e33a9da, (q31_t)0x3a402dd2, (q31_t)0x8e05c6b7, (q31_t)0x39e6975e, (q31_t)0x8dd829e4,
+  (q31_t)0x398cdd32, (q31_t)0x8daad37b, (q31_t)0x3932ff87, (q31_t)0x8d7dc399, (q31_t)0x38d8fe93, (q31_t)0x8d50fa59, (q31_t)0x387eda8e, (q31_t)0x8d2477d8,
+  (q31_t)0x382493b0, (q31_t)0x8cf83c30, (q31_t)0x37ca2a30, (q31_t)0x8ccc477d, (q31_t)0x376f9e46, (q31_t)0x8ca099da, (q31_t)0x3714f02a, (q31_t)0x8c753362,
+  (q31_t)0x36ba2014, (q31_t)0x8c4a142f, (q31_t)0x365f2e3b, (q31_t)0x8c1f3c5d, (q31_t)0x36041ad9, (q31_t)0x8bf4ac05, (q31_t)0x35a8e625, (q31_t)0x8bca6343,
+  (q31_t)0x354d9057, (q31_t)0x8ba0622f, (q31_t)0x34f219a8, (q31_t)0x8b76a8e4, (q31_t)0x34968250, (q31_t)0x8b4d377c, (q31_t)0x343aca87, (q31_t)0x8b240e11,
+  (q31_t)0x33def287, (q31_t)0x8afb2cbb, (q31_t)0x3382fa88, (q31_t)0x8ad29394, (q31_t)0x3326e2c3, (q31_t)0x8aaa42b4, (q31_t)0x32caab6f, (q31_t)0x8a823a36,
+  (q31_t)0x326e54c7, (q31_t)0x8a5a7a31, (q31_t)0x3211df04, (q31_t)0x8a3302be, (q31_t)0x31b54a5e, (q31_t)0x8a0bd3f5, (q31_t)0x3158970e, (q31_t)0x89e4edef,
+  (q31_t)0x30fbc54d, (q31_t)0x89be50c3, (q31_t)0x309ed556, (q31_t)0x8997fc8a, (q31_t)0x3041c761, (q31_t)0x8971f15a, (q31_t)0x2fe49ba7, (q31_t)0x894c2f4c,
+  (q31_t)0x2f875262, (q31_t)0x8926b677, (q31_t)0x2f29ebcc, (q31_t)0x890186f2, (q31_t)0x2ecc681e, (q31_t)0x88dca0d3, (q31_t)0x2e6ec792, (q31_t)0x88b80432,
+  (q31_t)0x2e110a62, (q31_t)0x8893b125, (q31_t)0x2db330c7, (q31_t)0x886fa7c2, (q31_t)0x2d553afc, (q31_t)0x884be821, (q31_t)0x2cf72939, (q31_t)0x88287256,
+  (q31_t)0x2c98fbba, (q31_t)0x88054677, (q31_t)0x2c3ab2b9, (q31_t)0x87e2649b, (q31_t)0x2bdc4e6f, (q31_t)0x87bfccd7, (q31_t)0x2b7dcf17, (q31_t)0x879d7f41,
+  (q31_t)0x2b1f34eb, (q31_t)0x877b7bec, (q31_t)0x2ac08026, (q31_t)0x8759c2ef, (q31_t)0x2a61b101, (q31_t)0x8738545e, (q31_t)0x2a02c7b8, (q31_t)0x8717304e,
+  (q31_t)0x29a3c485, (q31_t)0x86f656d3, (q31_t)0x2944a7a2, (q31_t)0x86d5c802, (q31_t)0x28e5714b, (q31_t)0x86b583ee, (q31_t)0x288621b9, (q31_t)0x86958aac,
+  (q31_t)0x2826b928, (q31_t)0x8675dc4f, (q31_t)0x27c737d3, (q31_t)0x865678eb, (q31_t)0x27679df4, (q31_t)0x86376092, (q31_t)0x2707ebc7, (q31_t)0x86189359,
+  (q31_t)0x26a82186, (q31_t)0x85fa1153, (q31_t)0x26483f6c, (q31_t)0x85dbda91, (q31_t)0x25e845b6, (q31_t)0x85bdef28, (q31_t)0x2588349d, (q31_t)0x85a04f28,
+  (q31_t)0x25280c5e, (q31_t)0x8582faa5, (q31_t)0x24c7cd33, (q31_t)0x8565f1b0, (q31_t)0x24677758, (q31_t)0x8549345c, (q31_t)0x24070b08, (q31_t)0x852cc2bb,
+  (q31_t)0x23a6887f, (q31_t)0x85109cdd, (q31_t)0x2345eff8, (q31_t)0x84f4c2d4, (q31_t)0x22e541af, (q31_t)0x84d934b1, (q31_t)0x22847de0, (q31_t)0x84bdf286,
+  (q31_t)0x2223a4c5, (q31_t)0x84a2fc62, (q31_t)0x21c2b69c, (q31_t)0x84885258, (q31_t)0x2161b3a0, (q31_t)0x846df477, (q31_t)0x21009c0c, (q31_t)0x8453e2cf,
+  (q31_t)0x209f701c, (q31_t)0x843a1d70, (q31_t)0x203e300d, (q31_t)0x8420a46c, (q31_t)0x1fdcdc1b, (q31_t)0x840777d0, (q31_t)0x1f7b7481, (q31_t)0x83ee97ad,
+  (q31_t)0x1f19f97b, (q31_t)0x83d60412, (q31_t)0x1eb86b46, (q31_t)0x83bdbd0e, (q31_t)0x1e56ca1e, (q31_t)0x83a5c2b0, (q31_t)0x1df5163f, (q31_t)0x838e1507,
+  (q31_t)0x1d934fe5, (q31_t)0x8376b422, (q31_t)0x1d31774d, (q31_t)0x835fa00f, (q31_t)0x1ccf8cb3, (q31_t)0x8348d8dc, (q31_t)0x1c6d9053, (q31_t)0x83325e97,
+  (q31_t)0x1c0b826a, (q31_t)0x831c314e, (q31_t)0x1ba96335, (q31_t)0x83065110, (q31_t)0x1b4732ef, (q31_t)0x82f0bde8, (q31_t)0x1ae4f1d6, (q31_t)0x82db77e5,
+  (q31_t)0x1a82a026, (q31_t)0x82c67f14, (q31_t)0x1a203e1b, (q31_t)0x82b1d381, (q31_t)0x19bdcbf3, (q31_t)0x829d753a, (q31_t)0x195b49ea, (q31_t)0x8289644b,
+  (q31_t)0x18f8b83c, (q31_t)0x8275a0c0, (q31_t)0x18961728, (q31_t)0x82622aa6, (q31_t)0x183366e9, (q31_t)0x824f0208, (q31_t)0x17d0a7bc, (q31_t)0x823c26f3,
+  (q31_t)0x176dd9de, (q31_t)0x82299971, (q31_t)0x170afd8d, (q31_t)0x82175990, (q31_t)0x16a81305, (q31_t)0x82056758, (q31_t)0x16451a83, (q31_t)0x81f3c2d7,
+  (q31_t)0x15e21445, (q31_t)0x81e26c16, (q31_t)0x157f0086, (q31_t)0x81d16321, (q31_t)0x151bdf86, (q31_t)0x81c0a801, (q31_t)0x14b8b17f, (q31_t)0x81b03ac2,
+  (q31_t)0x145576b1, (q31_t)0x81a01b6d, (q31_t)0x13f22f58, (q31_t)0x81904a0c, (q31_t)0x138edbb1, (q31_t)0x8180c6a9, (q31_t)0x132b7bf9, (q31_t)0x8171914e,
+  (q31_t)0x12c8106f, (q31_t)0x8162aa04, (q31_t)0x1264994e, (q31_t)0x815410d4, (q31_t)0x120116d5, (q31_t)0x8145c5c7, (q31_t)0x119d8941, (q31_t)0x8137c8e6,
+  (q31_t)0x1139f0cf, (q31_t)0x812a1a3a, (q31_t)0x10d64dbd, (q31_t)0x811cb9ca, (q31_t)0x1072a048, (q31_t)0x810fa7a0, (q31_t)0x100ee8ad, (q31_t)0x8102e3c4,
+  (q31_t)0x0fab272b, (q31_t)0x80f66e3c, (q31_t)0x0f475bff, (q31_t)0x80ea4712, (q31_t)0x0ee38766, (q31_t)0x80de6e4c, (q31_t)0x0e7fa99e, (q31_t)0x80d2e3f2,
+  (q31_t)0x0e1bc2e4, (q31_t)0x80c7a80a, (q31_t)0x0db7d376, (q31_t)0x80bcba9d, (q31_t)0x0d53db92, (q31_t)0x80b21baf, (q31_t)0x0cefdb76, (q31_t)0x80a7cb49,
+  (q31_t)0x0c8bd35e, (q31_t)0x809dc971, (q31_t)0x0c27c389, (q31_t)0x8094162c, (q31_t)0x0bc3ac35, (q31_t)0x808ab180, (q31_t)0x0b5f8d9f, (q31_t)0x80819b74,
+  (q31_t)0x0afb6805, (q31_t)0x8078d40d, (q31_t)0x0a973ba5, (q31_t)0x80705b50, (q31_t)0x0a3308bd, (q31_t)0x80683143, (q31_t)0x09cecf89, (q31_t)0x806055eb,
+  (q31_t)0x096a9049, (q31_t)0x8058c94c, (q31_t)0x09064b3a, (q31_t)0x80518b6b, (q31_t)0x08a2009a, (q31_t)0x804a9c4d, (q31_t)0x083db0a7, (q31_t)0x8043fbf6,
+  (q31_t)0x07d95b9e, (q31_t)0x803daa6a, (q31_t)0x077501be, (q31_t)0x8037a7ac, (q31_t)0x0710a345, (q31_t)0x8031f3c2, (q31_t)0x06ac406f, (q31_t)0x802c8ead,
+  (q31_t)0x0647d97c, (q31_t)0x80277872, (q31_t)0x05e36ea9, (q31_t)0x8022b114, (q31_t)0x057f0035, (q31_t)0x801e3895, (q31_t)0x051a8e5c, (q31_t)0x801a0ef8,
+  (q31_t)0x04b6195d, (q31_t)0x80163440, (q31_t)0x0451a177, (q31_t)0x8012a86f, (q31_t)0x03ed26e6, (q31_t)0x800f6b88, (q31_t)0x0388a9ea, (q31_t)0x800c7d8c,
+  (q31_t)0x03242abf, (q31_t)0x8009de7e, (q31_t)0x02bfa9a4, (q31_t)0x80078e5e, (q31_t)0x025b26d7, (q31_t)0x80058d2f, (q31_t)0x01f6a297, (q31_t)0x8003daf1,
+  (q31_t)0x01921d20, (q31_t)0x800277a6, (q31_t)0x012d96b1, (q31_t)0x8001634e, (q31_t)0x00c90f88, (q31_t)0x80009dea, (q31_t)0x006487e3, (q31_t)0x8000277a
+};
+    const q31_t cos_factorsQ31_512[512] = {
+  (q31_t)0x7ffff621, (q31_t)0x7fffa72c, (q31_t)0x7fff0943, (q31_t)0x7ffe1c65, (q31_t)0x7ffce093, (q31_t)0x7ffb55ce,
+  (q31_t)0x7ff97c18, (q31_t)0x7ff75370,
+  (q31_t)0x7ff4dbd9, (q31_t)0x7ff21553, (q31_t)0x7feeffe1, (q31_t)0x7feb9b85, (q31_t)0x7fe7e841, (q31_t)0x7fe3e616,
+  (q31_t)0x7fdf9508, (q31_t)0x7fdaf519,
+  (q31_t)0x7fd6064c, (q31_t)0x7fd0c8a3, (q31_t)0x7fcb3c23, (q31_t)0x7fc560cf, (q31_t)0x7fbf36aa, (q31_t)0x7fb8bdb8,
+  (q31_t)0x7fb1f5fc, (q31_t)0x7faadf7c,
+  (q31_t)0x7fa37a3c, (q31_t)0x7f9bc640, (q31_t)0x7f93c38c, (q31_t)0x7f8b7227, (q31_t)0x7f82d214, (q31_t)0x7f79e35a,
+  (q31_t)0x7f70a5fe, (q31_t)0x7f671a05,
+  (q31_t)0x7f5d3f75, (q31_t)0x7f531655, (q31_t)0x7f489eaa, (q31_t)0x7f3dd87c, (q31_t)0x7f32c3d1, (q31_t)0x7f2760af,
+  (q31_t)0x7f1baf1e, (q31_t)0x7f0faf25,
+  (q31_t)0x7f0360cb, (q31_t)0x7ef6c418, (q31_t)0x7ee9d914, (q31_t)0x7edc9fc6, (q31_t)0x7ecf1837, (q31_t)0x7ec14270,
+  (q31_t)0x7eb31e78, (q31_t)0x7ea4ac58,
+  (q31_t)0x7e95ec1a, (q31_t)0x7e86ddc6, (q31_t)0x7e778166, (q31_t)0x7e67d703, (q31_t)0x7e57dea7, (q31_t)0x7e47985b,
+  (q31_t)0x7e37042a, (q31_t)0x7e26221f,
+  (q31_t)0x7e14f242, (q31_t)0x7e0374a0, (q31_t)0x7df1a942, (q31_t)0x7ddf9034, (q31_t)0x7dcd2981, (q31_t)0x7dba7534,
+  (q31_t)0x7da77359, (q31_t)0x7d9423fc,
+  (q31_t)0x7d808728, (q31_t)0x7d6c9ce9, (q31_t)0x7d58654d, (q31_t)0x7d43e05e, (q31_t)0x7d2f0e2b, (q31_t)0x7d19eebf,
+  (q31_t)0x7d048228, (q31_t)0x7ceec873,
+  (q31_t)0x7cd8c1ae, (q31_t)0x7cc26de5, (q31_t)0x7cabcd28, (q31_t)0x7c94df83, (q31_t)0x7c7da505, (q31_t)0x7c661dbc,
+  (q31_t)0x7c4e49b7, (q31_t)0x7c362904,
+  (q31_t)0x7c1dbbb3, (q31_t)0x7c0501d2, (q31_t)0x7bebfb70, (q31_t)0x7bd2a89e, (q31_t)0x7bb9096b, (q31_t)0x7b9f1de6,
+  (q31_t)0x7b84e61f, (q31_t)0x7b6a6227,
+  (q31_t)0x7b4f920e, (q31_t)0x7b3475e5, (q31_t)0x7b190dbc, (q31_t)0x7afd59a4, (q31_t)0x7ae159ae, (q31_t)0x7ac50dec,
+  (q31_t)0x7aa8766f, (q31_t)0x7a8b9348,
+  (q31_t)0x7a6e648a, (q31_t)0x7a50ea47, (q31_t)0x7a332490, (q31_t)0x7a151378, (q31_t)0x79f6b711, (q31_t)0x79d80f6f,
+  (q31_t)0x79b91ca4, (q31_t)0x7999dec4,
+  (q31_t)0x797a55e0, (q31_t)0x795a820e, (q31_t)0x793a6361, (q31_t)0x7919f9ec, (q31_t)0x78f945c3, (q31_t)0x78d846fb,
+  (q31_t)0x78b6fda8, (q31_t)0x789569df,
+  (q31_t)0x78738bb3, (q31_t)0x7851633b, (q31_t)0x782ef08b, (q31_t)0x780c33b8, (q31_t)0x77e92cd9, (q31_t)0x77c5dc01,
+  (q31_t)0x77a24148, (q31_t)0x777e5cc3,
+  (q31_t)0x775a2e89, (q31_t)0x7735b6af, (q31_t)0x7710f54c, (q31_t)0x76ebea77, (q31_t)0x76c69647, (q31_t)0x76a0f8d2,
+  (q31_t)0x767b1231, (q31_t)0x7654e279,
+  (q31_t)0x762e69c4, (q31_t)0x7607a828, (q31_t)0x75e09dbd, (q31_t)0x75b94a9c, (q31_t)0x7591aedd, (q31_t)0x7569ca99,
+  (q31_t)0x75419de7, (q31_t)0x751928e0,
+  (q31_t)0x74f06b9e, (q31_t)0x74c7663a, (q31_t)0x749e18cd, (q31_t)0x74748371, (q31_t)0x744aa63f, (q31_t)0x74208150,
+  (q31_t)0x73f614c0, (q31_t)0x73cb60a8,
+  (q31_t)0x73a06522, (q31_t)0x73752249, (q31_t)0x73499838, (q31_t)0x731dc70a, (q31_t)0x72f1aed9, (q31_t)0x72c54fc1,
+  (q31_t)0x7298a9dd, (q31_t)0x726bbd48,
+  (q31_t)0x723e8a20, (q31_t)0x7211107e, (q31_t)0x71e35080, (q31_t)0x71b54a41, (q31_t)0x7186fdde, (q31_t)0x71586b74,
+  (q31_t)0x7129931f, (q31_t)0x70fa74fc,
+  (q31_t)0x70cb1128, (q31_t)0x709b67c0, (q31_t)0x706b78e3, (q31_t)0x703b44ad, (q31_t)0x700acb3c, (q31_t)0x6fda0cae,
+  (q31_t)0x6fa90921, (q31_t)0x6f77c0b3,
+  (q31_t)0x6f463383, (q31_t)0x6f1461b0, (q31_t)0x6ee24b57, (q31_t)0x6eaff099, (q31_t)0x6e7d5193, (q31_t)0x6e4a6e66,
+  (q31_t)0x6e174730, (q31_t)0x6de3dc11,
+  (q31_t)0x6db02d29, (q31_t)0x6d7c3a98, (q31_t)0x6d48047e, (q31_t)0x6d138afb, (q31_t)0x6cdece2f, (q31_t)0x6ca9ce3b,
+  (q31_t)0x6c748b3f, (q31_t)0x6c3f055d,
+  (q31_t)0x6c093cb6, (q31_t)0x6bd3316a, (q31_t)0x6b9ce39b, (q31_t)0x6b66536b, (q31_t)0x6b2f80fb, (q31_t)0x6af86c6c,
+  (q31_t)0x6ac115e2, (q31_t)0x6a897d7d,
+  (q31_t)0x6a51a361, (q31_t)0x6a1987b0, (q31_t)0x69e12a8c, (q31_t)0x69a88c19, (q31_t)0x696fac78, (q31_t)0x69368bce,
+  (q31_t)0x68fd2a3d, (q31_t)0x68c387e9,
+  (q31_t)0x6889a4f6, (q31_t)0x684f8186, (q31_t)0x68151dbe, (q31_t)0x67da79c3, (q31_t)0x679f95b7, (q31_t)0x676471c0,
+  (q31_t)0x67290e02, (q31_t)0x66ed6aa1,
+  (q31_t)0x66b187c3, (q31_t)0x6675658c, (q31_t)0x66390422, (q31_t)0x65fc63a9, (q31_t)0x65bf8447, (q31_t)0x65826622,
+  (q31_t)0x6545095f, (q31_t)0x65076e25,
+  (q31_t)0x64c99498, (q31_t)0x648b7ce0, (q31_t)0x644d2722, (q31_t)0x640e9386, (q31_t)0x63cfc231, (q31_t)0x6390b34a,
+  (q31_t)0x635166f9, (q31_t)0x6311dd64,
+  (q31_t)0x62d216b3, (q31_t)0x6292130c, (q31_t)0x6251d298, (q31_t)0x6211557e, (q31_t)0x61d09be5, (q31_t)0x618fa5f7,
+  (q31_t)0x614e73da, (q31_t)0x610d05b7,
+  (q31_t)0x60cb5bb7, (q31_t)0x60897601, (q31_t)0x604754bf, (q31_t)0x6004f819, (q31_t)0x5fc26038, (q31_t)0x5f7f8d46,
+  (q31_t)0x5f3c7f6b, (q31_t)0x5ef936d1,
+  (q31_t)0x5eb5b3a2, (q31_t)0x5e71f606, (q31_t)0x5e2dfe29, (q31_t)0x5de9cc33, (q31_t)0x5da5604f, (q31_t)0x5d60baa7,
+  (q31_t)0x5d1bdb65, (q31_t)0x5cd6c2b5,
+  (q31_t)0x5c9170bf, (q31_t)0x5c4be5b0, (q31_t)0x5c0621b2, (q31_t)0x5bc024f0, (q31_t)0x5b79ef96, (q31_t)0x5b3381ce,
+  (q31_t)0x5aecdbc5, (q31_t)0x5aa5fda5,
+  (q31_t)0x5a5ee79a, (q31_t)0x5a1799d1, (q31_t)0x59d01475, (q31_t)0x598857b2, (q31_t)0x594063b5, (q31_t)0x58f838a9,
+  (q31_t)0x58afd6bd, (q31_t)0x58673e1b,
+  (q31_t)0x581e6ef1, (q31_t)0x57d5696d, (q31_t)0x578c2dba, (q31_t)0x5742bc06, (q31_t)0x56f9147e, (q31_t)0x56af3750,
+  (q31_t)0x566524aa, (q31_t)0x561adcb9,
+  (q31_t)0x55d05faa, (q31_t)0x5585adad, (q31_t)0x553ac6ee, (q31_t)0x54efab9c, (q31_t)0x54a45be6, (q31_t)0x5458d7f9,
+  (q31_t)0x540d2005, (q31_t)0x53c13439,
+  (q31_t)0x537514c2, (q31_t)0x5328c1d0, (q31_t)0x52dc3b92, (q31_t)0x528f8238, (q31_t)0x524295f0, (q31_t)0x51f576ea,
+  (q31_t)0x51a82555, (q31_t)0x515aa162,
+  (q31_t)0x510ceb40, (q31_t)0x50bf031f, (q31_t)0x5070e92f, (q31_t)0x50229da1, (q31_t)0x4fd420a4, (q31_t)0x4f857269,
+  (q31_t)0x4f369320, (q31_t)0x4ee782fb,
+  (q31_t)0x4e984229, (q31_t)0x4e48d0dd, (q31_t)0x4df92f46, (q31_t)0x4da95d96, (q31_t)0x4d595bfe, (q31_t)0x4d092ab0,
+  (q31_t)0x4cb8c9dd, (q31_t)0x4c6839b7,
+  (q31_t)0x4c177a6e, (q31_t)0x4bc68c36, (q31_t)0x4b756f40, (q31_t)0x4b2423be, (q31_t)0x4ad2a9e2, (q31_t)0x4a8101de,
+  (q31_t)0x4a2f2be6, (q31_t)0x49dd282a,
+  (q31_t)0x498af6df, (q31_t)0x49389836, (q31_t)0x48e60c62, (q31_t)0x48935397, (q31_t)0x48406e08, (q31_t)0x47ed5be6,
+  (q31_t)0x479a1d67, (q31_t)0x4746b2bc,
+  (q31_t)0x46f31c1a, (q31_t)0x469f59b4, (q31_t)0x464b6bbe, (q31_t)0x45f7526b, (q31_t)0x45a30df0, (q31_t)0x454e9e80,
+  (q31_t)0x44fa0450, (q31_t)0x44a53f93,
+  (q31_t)0x4450507e, (q31_t)0x43fb3746, (q31_t)0x43a5f41e, (q31_t)0x4350873c, (q31_t)0x42faf0d4, (q31_t)0x42a5311b,
+  (q31_t)0x424f4845, (q31_t)0x41f93689,
+  (q31_t)0x41a2fc1a, (q31_t)0x414c992f, (q31_t)0x40f60dfb, (q31_t)0x409f5ab6, (q31_t)0x40487f94, (q31_t)0x3ff17cca,
+  (q31_t)0x3f9a5290, (q31_t)0x3f430119,
+  (q31_t)0x3eeb889c, (q31_t)0x3e93e950, (q31_t)0x3e3c2369, (q31_t)0x3de4371f, (q31_t)0x3d8c24a8, (q31_t)0x3d33ec39,
+  (q31_t)0x3cdb8e09, (q31_t)0x3c830a50,
+  (q31_t)0x3c2a6142, (q31_t)0x3bd19318, (q31_t)0x3b78a007, (q31_t)0x3b1f8848, (q31_t)0x3ac64c0f, (q31_t)0x3a6ceb96,
+  (q31_t)0x3a136712, (q31_t)0x39b9bebc,
+  (q31_t)0x395ff2c9, (q31_t)0x39060373, (q31_t)0x38abf0ef, (q31_t)0x3851bb77, (q31_t)0x37f76341, (q31_t)0x379ce885,
+  (q31_t)0x37424b7b, (q31_t)0x36e78c5b,
+  (q31_t)0x368cab5c, (q31_t)0x3631a8b8, (q31_t)0x35d684a6, (q31_t)0x357b3f5d, (q31_t)0x351fd918, (q31_t)0x34c4520d,
+  (q31_t)0x3468aa76, (q31_t)0x340ce28b,
+  (q31_t)0x33b0fa84, (q31_t)0x3354f29b, (q31_t)0x32f8cb07, (q31_t)0x329c8402, (q31_t)0x32401dc6, (q31_t)0x31e39889,
+  (q31_t)0x3186f487, (q31_t)0x312a31f8,
+  (q31_t)0x30cd5115, (q31_t)0x30705217, (q31_t)0x30133539, (q31_t)0x2fb5fab2, (q31_t)0x2f58a2be, (q31_t)0x2efb2d95,
+  (q31_t)0x2e9d9b70, (q31_t)0x2e3fec8b,
+  (q31_t)0x2de2211e, (q31_t)0x2d843964, (q31_t)0x2d263596, (q31_t)0x2cc815ee, (q31_t)0x2c69daa6, (q31_t)0x2c0b83fa,
+  (q31_t)0x2bad1221, (q31_t)0x2b4e8558,
+  (q31_t)0x2aefddd8, (q31_t)0x2a911bdc, (q31_t)0x2a323f9e, (q31_t)0x29d34958, (q31_t)0x29743946, (q31_t)0x29150fa1,
+  (q31_t)0x28b5cca5, (q31_t)0x2856708d,
+  (q31_t)0x27f6fb92, (q31_t)0x27976df1, (q31_t)0x2737c7e3, (q31_t)0x26d809a5, (q31_t)0x26783370, (q31_t)0x26184581,
+  (q31_t)0x25b84012, (q31_t)0x2558235f,
+  (q31_t)0x24f7efa2, (q31_t)0x2497a517, (q31_t)0x243743fa, (q31_t)0x23d6cc87, (q31_t)0x23763ef7, (q31_t)0x23159b88,
+  (q31_t)0x22b4e274, (q31_t)0x225413f8,
+  (q31_t)0x21f3304f, (q31_t)0x219237b5, (q31_t)0x21312a65, (q31_t)0x20d0089c, (q31_t)0x206ed295, (q31_t)0x200d888d,
+  (q31_t)0x1fac2abf, (q31_t)0x1f4ab968,
+  (q31_t)0x1ee934c3, (q31_t)0x1e879d0d, (q31_t)0x1e25f282, (q31_t)0x1dc4355e, (q31_t)0x1d6265dd, (q31_t)0x1d00843d,
+  (q31_t)0x1c9e90b8, (q31_t)0x1c3c8b8c,
+  (q31_t)0x1bda74f6, (q31_t)0x1b784d30, (q31_t)0x1b161479, (q31_t)0x1ab3cb0d, (q31_t)0x1a517128, (q31_t)0x19ef0707,
+  (q31_t)0x198c8ce7, (q31_t)0x192a0304,
+  (q31_t)0x18c7699b, (q31_t)0x1864c0ea, (q31_t)0x1802092c, (q31_t)0x179f429f, (q31_t)0x173c6d80, (q31_t)0x16d98a0c,
+  (q31_t)0x1676987f, (q31_t)0x16139918,
+  (q31_t)0x15b08c12, (q31_t)0x154d71aa, (q31_t)0x14ea4a1f, (q31_t)0x148715ae, (q31_t)0x1423d492, (q31_t)0x13c0870a,
+  (q31_t)0x135d2d53, (q31_t)0x12f9c7aa,
+  (q31_t)0x1296564d, (q31_t)0x1232d979, (q31_t)0x11cf516a, (q31_t)0x116bbe60, (q31_t)0x11082096, (q31_t)0x10a4784b,
+  (q31_t)0x1040c5bb, (q31_t)0xfdd0926,
+  (q31_t)0xf7942c7, (q31_t)0xf1572dc, (q31_t)0xeb199a4, (q31_t)0xe4db75b, (q31_t)0xde9cc40, (q31_t)0xd85d88f, (q31_t)0xd21dc87,
+  (q31_t)0xcbdd865,
+  (q31_t)0xc59cc68, (q31_t)0xbf5b8cb, (q31_t)0xb919dcf, (q31_t)0xb2d7baf, (q31_t)0xac952aa, (q31_t)0xa6522fe, (q31_t)0xa00ece8,
+  (q31_t)0x99cb0a7,
+  (q31_t)0x9386e78, (q31_t)0x8d42699, (q31_t)0x86fd947, (q31_t)0x80b86c2, (q31_t)0x7a72f45, (q31_t)0x742d311, (q31_t)0x6de7262,
+  (q31_t)0x67a0d76,
+  (q31_t)0x615a48b, (q31_t)0x5b137df, (q31_t)0x54cc7b1, (q31_t)0x4e8543e, (q31_t)0x483ddc3, (q31_t)0x41f6480, (q31_t)0x3bae8b2,
+  (q31_t)0x3566a96,
+  (q31_t)0x2f1ea6c, (q31_t)0x28d6870, (q31_t)0x228e4e2, (q31_t)0x1c45ffe, (q31_t)0x15fda03, (q31_t)0xfb5330, (q31_t)0x96cbc1,
+  (q31_t)0x3243f5
+};
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q31_2048) 
+    const q31_t WeightsQ31_2048[4096] = {
+  (q31_t)0x7fffffff, (q31_t)0x00000000, (q31_t)0x7ffffd88, (q31_t)0xffe6de05, (q31_t)0x7ffff621, (q31_t)0xffcdbc0b, (q31_t)0x7fffe9cb, (q31_t)0xffb49a12,
+  (q31_t)0x7fffd886, (q31_t)0xff9b781d, (q31_t)0x7fffc251, (q31_t)0xff82562c, (q31_t)0x7fffa72c, (q31_t)0xff69343f, (q31_t)0x7fff8719, (q31_t)0xff501258,
+  (q31_t)0x7fff6216, (q31_t)0xff36f078, (q31_t)0x7fff3824, (q31_t)0xff1dcea0, (q31_t)0x7fff0943, (q31_t)0xff04acd0, (q31_t)0x7ffed572, (q31_t)0xfeeb8b0a,
+  (q31_t)0x7ffe9cb2, (q31_t)0xfed2694f, (q31_t)0x7ffe5f03, (q31_t)0xfeb947a0, (q31_t)0x7ffe1c65, (q31_t)0xfea025fd, (q31_t)0x7ffdd4d7, (q31_t)0xfe870467,
+  (q31_t)0x7ffd885a, (q31_t)0xfe6de2e0, (q31_t)0x7ffd36ee, (q31_t)0xfe54c169, (q31_t)0x7ffce093, (q31_t)0xfe3ba002, (q31_t)0x7ffc8549, (q31_t)0xfe227eac,
+  (q31_t)0x7ffc250f, (q31_t)0xfe095d69, (q31_t)0x7ffbbfe6, (q31_t)0xfdf03c3a, (q31_t)0x7ffb55ce, (q31_t)0xfdd71b1e, (q31_t)0x7ffae6c7, (q31_t)0xfdbdfa18,
+  (q31_t)0x7ffa72d1, (q31_t)0xfda4d929, (q31_t)0x7ff9f9ec, (q31_t)0xfd8bb850, (q31_t)0x7ff97c18, (q31_t)0xfd729790, (q31_t)0x7ff8f954, (q31_t)0xfd5976e9,
+  (q31_t)0x7ff871a2, (q31_t)0xfd40565c, (q31_t)0x7ff7e500, (q31_t)0xfd2735ea, (q31_t)0x7ff75370, (q31_t)0xfd0e1594, (q31_t)0x7ff6bcf0, (q31_t)0xfcf4f55c,
+  (q31_t)0x7ff62182, (q31_t)0xfcdbd541, (q31_t)0x7ff58125, (q31_t)0xfcc2b545, (q31_t)0x7ff4dbd9, (q31_t)0xfca9956a, (q31_t)0x7ff4319d, (q31_t)0xfc9075af,
+  (q31_t)0x7ff38274, (q31_t)0xfc775616, (q31_t)0x7ff2ce5b, (q31_t)0xfc5e36a0, (q31_t)0x7ff21553, (q31_t)0xfc45174e, (q31_t)0x7ff1575d, (q31_t)0xfc2bf821,
+  (q31_t)0x7ff09478, (q31_t)0xfc12d91a, (q31_t)0x7fefcca4, (q31_t)0xfbf9ba39, (q31_t)0x7feeffe1, (q31_t)0xfbe09b80, (q31_t)0x7fee2e30, (q31_t)0xfbc77cf0,
+  (q31_t)0x7fed5791, (q31_t)0xfbae5e89, (q31_t)0x7fec7c02, (q31_t)0xfb95404d, (q31_t)0x7feb9b85, (q31_t)0xfb7c223d, (q31_t)0x7feab61a, (q31_t)0xfb630459,
+  (q31_t)0x7fe9cbc0, (q31_t)0xfb49e6a3, (q31_t)0x7fe8dc78, (q31_t)0xfb30c91b, (q31_t)0x7fe7e841, (q31_t)0xfb17abc2, (q31_t)0x7fe6ef1c, (q31_t)0xfafe8e9b,
+  (q31_t)0x7fe5f108, (q31_t)0xfae571a4, (q31_t)0x7fe4ee06, (q31_t)0xfacc54e0, (q31_t)0x7fe3e616, (q31_t)0xfab3384f, (q31_t)0x7fe2d938, (q31_t)0xfa9a1bf3,
+  (q31_t)0x7fe1c76b, (q31_t)0xfa80ffcb, (q31_t)0x7fe0b0b1, (q31_t)0xfa67e3da, (q31_t)0x7fdf9508, (q31_t)0xfa4ec821, (q31_t)0x7fde7471, (q31_t)0xfa35ac9f,
+  (q31_t)0x7fdd4eec, (q31_t)0xfa1c9157, (q31_t)0x7fdc247a, (q31_t)0xfa037648, (q31_t)0x7fdaf519, (q31_t)0xf9ea5b75, (q31_t)0x7fd9c0ca, (q31_t)0xf9d140de,
+  (q31_t)0x7fd8878e, (q31_t)0xf9b82684, (q31_t)0x7fd74964, (q31_t)0xf99f0c68, (q31_t)0x7fd6064c, (q31_t)0xf985f28a, (q31_t)0x7fd4be46, (q31_t)0xf96cd8ed,
+  (q31_t)0x7fd37153, (q31_t)0xf953bf91, (q31_t)0x7fd21f72, (q31_t)0xf93aa676, (q31_t)0x7fd0c8a3, (q31_t)0xf9218d9e, (q31_t)0x7fcf6ce8, (q31_t)0xf908750a,
+  (q31_t)0x7fce0c3e, (q31_t)0xf8ef5cbb, (q31_t)0x7fcca6a7, (q31_t)0xf8d644b2, (q31_t)0x7fcb3c23, (q31_t)0xf8bd2cef, (q31_t)0x7fc9ccb2, (q31_t)0xf8a41574,
+  (q31_t)0x7fc85854, (q31_t)0xf88afe42, (q31_t)0x7fc6df08, (q31_t)0xf871e759, (q31_t)0x7fc560cf, (q31_t)0xf858d0bb, (q31_t)0x7fc3dda9, (q31_t)0xf83fba68,
+  (q31_t)0x7fc25596, (q31_t)0xf826a462, (q31_t)0x7fc0c896, (q31_t)0xf80d8ea9, (q31_t)0x7fbf36aa, (q31_t)0xf7f4793e, (q31_t)0x7fbd9fd0, (q31_t)0xf7db6423,
+  (q31_t)0x7fbc040a, (q31_t)0xf7c24f59, (q31_t)0x7fba6357, (q31_t)0xf7a93ae0, (q31_t)0x7fb8bdb8, (q31_t)0xf79026b9, (q31_t)0x7fb7132b, (q31_t)0xf77712e5,
+  (q31_t)0x7fb563b3, (q31_t)0xf75dff66, (q31_t)0x7fb3af4e, (q31_t)0xf744ec3b, (q31_t)0x7fb1f5fc, (q31_t)0xf72bd967, (q31_t)0x7fb037bf, (q31_t)0xf712c6ea,
+  (q31_t)0x7fae7495, (q31_t)0xf6f9b4c6, (q31_t)0x7facac7f, (q31_t)0xf6e0a2fa, (q31_t)0x7faadf7c, (q31_t)0xf6c79188, (q31_t)0x7fa90d8e, (q31_t)0xf6ae8071,
+  (q31_t)0x7fa736b4, (q31_t)0xf6956fb7, (q31_t)0x7fa55aee, (q31_t)0xf67c5f59, (q31_t)0x7fa37a3c, (q31_t)0xf6634f59, (q31_t)0x7fa1949e, (q31_t)0xf64a3fb8,
+  (q31_t)0x7f9faa15, (q31_t)0xf6313077, (q31_t)0x7f9dbaa0, (q31_t)0xf6182196, (q31_t)0x7f9bc640, (q31_t)0xf5ff1318, (q31_t)0x7f99ccf4, (q31_t)0xf5e604fc,
+  (q31_t)0x7f97cebd, (q31_t)0xf5ccf743, (q31_t)0x7f95cb9a, (q31_t)0xf5b3e9f0, (q31_t)0x7f93c38c, (q31_t)0xf59add02, (q31_t)0x7f91b694, (q31_t)0xf581d07b,
+  (q31_t)0x7f8fa4b0, (q31_t)0xf568c45b, (q31_t)0x7f8d8de1, (q31_t)0xf54fb8a4, (q31_t)0x7f8b7227, (q31_t)0xf536ad56, (q31_t)0x7f895182, (q31_t)0xf51da273,
+  (q31_t)0x7f872bf3, (q31_t)0xf50497fb, (q31_t)0x7f850179, (q31_t)0xf4eb8def, (q31_t)0x7f82d214, (q31_t)0xf4d28451, (q31_t)0x7f809dc5, (q31_t)0xf4b97b21,
+  (q31_t)0x7f7e648c, (q31_t)0xf4a07261, (q31_t)0x7f7c2668, (q31_t)0xf4876a10, (q31_t)0x7f79e35a, (q31_t)0xf46e6231, (q31_t)0x7f779b62, (q31_t)0xf4555ac5,
+  (q31_t)0x7f754e80, (q31_t)0xf43c53cb, (q31_t)0x7f72fcb4, (q31_t)0xf4234d45, (q31_t)0x7f70a5fe, (q31_t)0xf40a4735, (q31_t)0x7f6e4a5e, (q31_t)0xf3f1419a,
+  (q31_t)0x7f6be9d4, (q31_t)0xf3d83c77, (q31_t)0x7f698461, (q31_t)0xf3bf37cb, (q31_t)0x7f671a05, (q31_t)0xf3a63398, (q31_t)0x7f64aabf, (q31_t)0xf38d2fe0,
+  (q31_t)0x7f62368f, (q31_t)0xf3742ca2, (q31_t)0x7f5fbd77, (q31_t)0xf35b29e0, (q31_t)0x7f5d3f75, (q31_t)0xf342279b, (q31_t)0x7f5abc8a, (q31_t)0xf32925d3,
+  (q31_t)0x7f5834b7, (q31_t)0xf310248a, (q31_t)0x7f55a7fa, (q31_t)0xf2f723c1, (q31_t)0x7f531655, (q31_t)0xf2de2379, (q31_t)0x7f507fc7, (q31_t)0xf2c523b2,
+  (q31_t)0x7f4de451, (q31_t)0xf2ac246e, (q31_t)0x7f4b43f2, (q31_t)0xf29325ad, (q31_t)0x7f489eaa, (q31_t)0xf27a2771, (q31_t)0x7f45f47b, (q31_t)0xf26129ba,
+  (q31_t)0x7f434563, (q31_t)0xf2482c8a, (q31_t)0x7f409164, (q31_t)0xf22f2fe1, (q31_t)0x7f3dd87c, (q31_t)0xf21633c0, (q31_t)0x7f3b1aad, (q31_t)0xf1fd3829,
+  (q31_t)0x7f3857f6, (q31_t)0xf1e43d1c, (q31_t)0x7f359057, (q31_t)0xf1cb429a, (q31_t)0x7f32c3d1, (q31_t)0xf1b248a5, (q31_t)0x7f2ff263, (q31_t)0xf1994f3d,
+  (q31_t)0x7f2d1c0e, (q31_t)0xf1805662, (q31_t)0x7f2a40d2, (q31_t)0xf1675e17, (q31_t)0x7f2760af, (q31_t)0xf14e665c, (q31_t)0x7f247ba5, (q31_t)0xf1356f32,
+  (q31_t)0x7f2191b4, (q31_t)0xf11c789a, (q31_t)0x7f1ea2dc, (q31_t)0xf1038295, (q31_t)0x7f1baf1e, (q31_t)0xf0ea8d24, (q31_t)0x7f18b679, (q31_t)0xf0d19848,
+  (q31_t)0x7f15b8ee, (q31_t)0xf0b8a401, (q31_t)0x7f12b67c, (q31_t)0xf09fb051, (q31_t)0x7f0faf25, (q31_t)0xf086bd39, (q31_t)0x7f0ca2e7, (q31_t)0xf06dcaba,
+  (q31_t)0x7f0991c4, (q31_t)0xf054d8d5, (q31_t)0x7f067bba, (q31_t)0xf03be78a, (q31_t)0x7f0360cb, (q31_t)0xf022f6da, (q31_t)0x7f0040f6, (q31_t)0xf00a06c8,
+  (q31_t)0x7efd1c3c, (q31_t)0xeff11753, (q31_t)0x7ef9f29d, (q31_t)0xefd8287c, (q31_t)0x7ef6c418, (q31_t)0xefbf3a45, (q31_t)0x7ef390ae, (q31_t)0xefa64cae,
+  (q31_t)0x7ef05860, (q31_t)0xef8d5fb8, (q31_t)0x7eed1b2c, (q31_t)0xef747365, (q31_t)0x7ee9d914, (q31_t)0xef5b87b5, (q31_t)0x7ee69217, (q31_t)0xef429caa,
+  (q31_t)0x7ee34636, (q31_t)0xef29b243, (q31_t)0x7edff570, (q31_t)0xef10c883, (q31_t)0x7edc9fc6, (q31_t)0xeef7df6a, (q31_t)0x7ed94538, (q31_t)0xeedef6f9,
+  (q31_t)0x7ed5e5c6, (q31_t)0xeec60f31, (q31_t)0x7ed28171, (q31_t)0xeead2813, (q31_t)0x7ecf1837, (q31_t)0xee9441a0, (q31_t)0x7ecbaa1a, (q31_t)0xee7b5bd9,
+  (q31_t)0x7ec8371a, (q31_t)0xee6276bf, (q31_t)0x7ec4bf36, (q31_t)0xee499253, (q31_t)0x7ec14270, (q31_t)0xee30ae96, (q31_t)0x7ebdc0c6, (q31_t)0xee17cb88,
+  (q31_t)0x7eba3a39, (q31_t)0xedfee92b, (q31_t)0x7eb6aeca, (q31_t)0xede60780, (q31_t)0x7eb31e78, (q31_t)0xedcd2687, (q31_t)0x7eaf8943, (q31_t)0xedb44642,
+  (q31_t)0x7eabef2c, (q31_t)0xed9b66b2, (q31_t)0x7ea85033, (q31_t)0xed8287d7, (q31_t)0x7ea4ac58, (q31_t)0xed69a9b3, (q31_t)0x7ea1039b, (q31_t)0xed50cc46,
+  (q31_t)0x7e9d55fc, (q31_t)0xed37ef91, (q31_t)0x7e99a37c, (q31_t)0xed1f1396, (q31_t)0x7e95ec1a, (q31_t)0xed063856, (q31_t)0x7e922fd6, (q31_t)0xeced5dd0,
+  (q31_t)0x7e8e6eb2, (q31_t)0xecd48407, (q31_t)0x7e8aa8ac, (q31_t)0xecbbaafb, (q31_t)0x7e86ddc6, (q31_t)0xeca2d2ad, (q31_t)0x7e830dff, (q31_t)0xec89fb1e,
+  (q31_t)0x7e7f3957, (q31_t)0xec71244f, (q31_t)0x7e7b5fce, (q31_t)0xec584e41, (q31_t)0x7e778166, (q31_t)0xec3f78f6, (q31_t)0x7e739e1d, (q31_t)0xec26a46d,
+  (q31_t)0x7e6fb5f4, (q31_t)0xec0dd0a8, (q31_t)0x7e6bc8eb, (q31_t)0xebf4fda8, (q31_t)0x7e67d703, (q31_t)0xebdc2b6e, (q31_t)0x7e63e03b, (q31_t)0xebc359fb,
+  (q31_t)0x7e5fe493, (q31_t)0xebaa894f, (q31_t)0x7e5be40c, (q31_t)0xeb91b96c, (q31_t)0x7e57dea7, (q31_t)0xeb78ea52, (q31_t)0x7e53d462, (q31_t)0xeb601c04,
+  (q31_t)0x7e4fc53e, (q31_t)0xeb474e81, (q31_t)0x7e4bb13c, (q31_t)0xeb2e81ca, (q31_t)0x7e47985b, (q31_t)0xeb15b5e1, (q31_t)0x7e437a9c, (q31_t)0xeafceac6,
+  (q31_t)0x7e3f57ff, (q31_t)0xeae4207a, (q31_t)0x7e3b3083, (q31_t)0xeacb56ff, (q31_t)0x7e37042a, (q31_t)0xeab28e56, (q31_t)0x7e32d2f4, (q31_t)0xea99c67e,
+  (q31_t)0x7e2e9cdf, (q31_t)0xea80ff7a, (q31_t)0x7e2a61ed, (q31_t)0xea683949, (q31_t)0x7e26221f, (q31_t)0xea4f73ee, (q31_t)0x7e21dd73, (q31_t)0xea36af69,
+  (q31_t)0x7e1d93ea, (q31_t)0xea1debbb, (q31_t)0x7e194584, (q31_t)0xea0528e5, (q31_t)0x7e14f242, (q31_t)0xe9ec66e8, (q31_t)0x7e109a24, (q31_t)0xe9d3a5c5,
+  (q31_t)0x7e0c3d29, (q31_t)0xe9bae57d, (q31_t)0x7e07db52, (q31_t)0xe9a22610, (q31_t)0x7e0374a0, (q31_t)0xe9896781, (q31_t)0x7dff0911, (q31_t)0xe970a9ce,
+  (q31_t)0x7dfa98a8, (q31_t)0xe957ecfb, (q31_t)0x7df62362, (q31_t)0xe93f3107, (q31_t)0x7df1a942, (q31_t)0xe92675f4, (q31_t)0x7ded2a47, (q31_t)0xe90dbbc2,
+  (q31_t)0x7de8a670, (q31_t)0xe8f50273, (q31_t)0x7de41dc0, (q31_t)0xe8dc4a07, (q31_t)0x7ddf9034, (q31_t)0xe8c39280, (q31_t)0x7ddafdce, (q31_t)0xe8aadbde,
+  (q31_t)0x7dd6668f, (q31_t)0xe8922622, (q31_t)0x7dd1ca75, (q31_t)0xe879714d, (q31_t)0x7dcd2981, (q31_t)0xe860bd61, (q31_t)0x7dc883b4, (q31_t)0xe8480a5d,
+  (q31_t)0x7dc3d90d, (q31_t)0xe82f5844, (q31_t)0x7dbf298d, (q31_t)0xe816a716, (q31_t)0x7dba7534, (q31_t)0xe7fdf6d4, (q31_t)0x7db5bc02, (q31_t)0xe7e5477f,
+  (q31_t)0x7db0fdf8, (q31_t)0xe7cc9917, (q31_t)0x7dac3b15, (q31_t)0xe7b3eb9f, (q31_t)0x7da77359, (q31_t)0xe79b3f16, (q31_t)0x7da2a6c6, (q31_t)0xe782937e,
+  (q31_t)0x7d9dd55a, (q31_t)0xe769e8d8, (q31_t)0x7d98ff17, (q31_t)0xe7513f25, (q31_t)0x7d9423fc, (q31_t)0xe7389665, (q31_t)0x7d8f4409, (q31_t)0xe71fee99,
+  (q31_t)0x7d8a5f40, (q31_t)0xe70747c4, (q31_t)0x7d85759f, (q31_t)0xe6eea1e4, (q31_t)0x7d808728, (q31_t)0xe6d5fcfc, (q31_t)0x7d7b93da, (q31_t)0xe6bd590d,
+  (q31_t)0x7d769bb5, (q31_t)0xe6a4b616, (q31_t)0x7d719eba, (q31_t)0xe68c141a, (q31_t)0x7d6c9ce9, (q31_t)0xe6737319, (q31_t)0x7d679642, (q31_t)0xe65ad315,
+  (q31_t)0x7d628ac6, (q31_t)0xe642340d, (q31_t)0x7d5d7a74, (q31_t)0xe6299604, (q31_t)0x7d58654d, (q31_t)0xe610f8f9, (q31_t)0x7d534b50, (q31_t)0xe5f85cef,
+  (q31_t)0x7d4e2c7f, (q31_t)0xe5dfc1e5, (q31_t)0x7d4908d9, (q31_t)0xe5c727dd, (q31_t)0x7d43e05e, (q31_t)0xe5ae8ed8, (q31_t)0x7d3eb30f, (q31_t)0xe595f6d7,
+  (q31_t)0x7d3980ec, (q31_t)0xe57d5fda, (q31_t)0x7d3449f5, (q31_t)0xe564c9e3, (q31_t)0x7d2f0e2b, (q31_t)0xe54c34f3, (q31_t)0x7d29cd8c, (q31_t)0xe533a10a,
+  (q31_t)0x7d24881b, (q31_t)0xe51b0e2a, (q31_t)0x7d1f3dd6, (q31_t)0xe5027c53, (q31_t)0x7d19eebf, (q31_t)0xe4e9eb87, (q31_t)0x7d149ad5, (q31_t)0xe4d15bc6,
+  (q31_t)0x7d0f4218, (q31_t)0xe4b8cd11, (q31_t)0x7d09e489, (q31_t)0xe4a03f69, (q31_t)0x7d048228, (q31_t)0xe487b2d0, (q31_t)0x7cff1af5, (q31_t)0xe46f2745,
+  (q31_t)0x7cf9aef0, (q31_t)0xe4569ccb, (q31_t)0x7cf43e1a, (q31_t)0xe43e1362, (q31_t)0x7ceec873, (q31_t)0xe4258b0a, (q31_t)0x7ce94dfb, (q31_t)0xe40d03c6,
+  (q31_t)0x7ce3ceb2, (q31_t)0xe3f47d96, (q31_t)0x7cde4a98, (q31_t)0xe3dbf87a, (q31_t)0x7cd8c1ae, (q31_t)0xe3c37474, (q31_t)0x7cd333f3, (q31_t)0xe3aaf184,
+  (q31_t)0x7ccda169, (q31_t)0xe3926fad, (q31_t)0x7cc80a0f, (q31_t)0xe379eeed, (q31_t)0x7cc26de5, (q31_t)0xe3616f48, (q31_t)0x7cbcccec, (q31_t)0xe348f0bd,
+  (q31_t)0x7cb72724, (q31_t)0xe330734d, (q31_t)0x7cb17c8d, (q31_t)0xe317f6fa, (q31_t)0x7cabcd28, (q31_t)0xe2ff7bc3, (q31_t)0x7ca618f3, (q31_t)0xe2e701ac,
+  (q31_t)0x7ca05ff1, (q31_t)0xe2ce88b3, (q31_t)0x7c9aa221, (q31_t)0xe2b610da, (q31_t)0x7c94df83, (q31_t)0xe29d9a23, (q31_t)0x7c8f1817, (q31_t)0xe285248d,
+  (q31_t)0x7c894bde, (q31_t)0xe26cb01b, (q31_t)0x7c837ad8, (q31_t)0xe2543ccc, (q31_t)0x7c7da505, (q31_t)0xe23bcaa2, (q31_t)0x7c77ca65, (q31_t)0xe223599e,
+  (q31_t)0x7c71eaf9, (q31_t)0xe20ae9c1, (q31_t)0x7c6c06c0, (q31_t)0xe1f27b0b, (q31_t)0x7c661dbc, (q31_t)0xe1da0d7e, (q31_t)0x7c602fec, (q31_t)0xe1c1a11b,
+  (q31_t)0x7c5a3d50, (q31_t)0xe1a935e2, (q31_t)0x7c5445e9, (q31_t)0xe190cbd4, (q31_t)0x7c4e49b7, (q31_t)0xe17862f3, (q31_t)0x7c4848ba, (q31_t)0xe15ffb3f,
+  (q31_t)0x7c4242f2, (q31_t)0xe14794ba, (q31_t)0x7c3c3860, (q31_t)0xe12f2f63, (q31_t)0x7c362904, (q31_t)0xe116cb3d, (q31_t)0x7c3014de, (q31_t)0xe0fe6848,
+  (q31_t)0x7c29fbee, (q31_t)0xe0e60685, (q31_t)0x7c23de35, (q31_t)0xe0cda5f5, (q31_t)0x7c1dbbb3, (q31_t)0xe0b54698, (q31_t)0x7c179467, (q31_t)0xe09ce871,
+  (q31_t)0x7c116853, (q31_t)0xe0848b7f, (q31_t)0x7c0b3777, (q31_t)0xe06c2fc4, (q31_t)0x7c0501d2, (q31_t)0xe053d541, (q31_t)0x7bfec765, (q31_t)0xe03b7bf6,
+  (q31_t)0x7bf88830, (q31_t)0xe02323e5, (q31_t)0x7bf24434, (q31_t)0xe00acd0e, (q31_t)0x7bebfb70, (q31_t)0xdff27773, (q31_t)0x7be5ade6, (q31_t)0xdfda2314,
+  (q31_t)0x7bdf5b94, (q31_t)0xdfc1cff3, (q31_t)0x7bd9047c, (q31_t)0xdfa97e0f, (q31_t)0x7bd2a89e, (q31_t)0xdf912d6b, (q31_t)0x7bcc47fa, (q31_t)0xdf78de07,
+  (q31_t)0x7bc5e290, (q31_t)0xdf608fe4, (q31_t)0x7bbf7860, (q31_t)0xdf484302, (q31_t)0x7bb9096b, (q31_t)0xdf2ff764, (q31_t)0x7bb295b0, (q31_t)0xdf17ad0a,
+  (q31_t)0x7bac1d31, (q31_t)0xdeff63f4, (q31_t)0x7ba59fee, (q31_t)0xdee71c24, (q31_t)0x7b9f1de6, (q31_t)0xdeced59b, (q31_t)0x7b989719, (q31_t)0xdeb69059,
+  (q31_t)0x7b920b89, (q31_t)0xde9e4c60, (q31_t)0x7b8b7b36, (q31_t)0xde8609b1, (q31_t)0x7b84e61f, (q31_t)0xde6dc84b, (q31_t)0x7b7e4c45, (q31_t)0xde558831,
+  (q31_t)0x7b77ada8, (q31_t)0xde3d4964, (q31_t)0x7b710a49, (q31_t)0xde250be3, (q31_t)0x7b6a6227, (q31_t)0xde0ccfb1, (q31_t)0x7b63b543, (q31_t)0xddf494ce,
+  (q31_t)0x7b5d039e, (q31_t)0xdddc5b3b, (q31_t)0x7b564d36, (q31_t)0xddc422f8, (q31_t)0x7b4f920e, (q31_t)0xddabec08, (q31_t)0x7b48d225, (q31_t)0xdd93b66a,
+  (q31_t)0x7b420d7a, (q31_t)0xdd7b8220, (q31_t)0x7b3b4410, (q31_t)0xdd634f2b, (q31_t)0x7b3475e5, (q31_t)0xdd4b1d8c, (q31_t)0x7b2da2fa, (q31_t)0xdd32ed43,
+  (q31_t)0x7b26cb4f, (q31_t)0xdd1abe51, (q31_t)0x7b1feee5, (q31_t)0xdd0290b8, (q31_t)0x7b190dbc, (q31_t)0xdcea6478, (q31_t)0x7b1227d3, (q31_t)0xdcd23993,
+  (q31_t)0x7b0b3d2c, (q31_t)0xdcba1008, (q31_t)0x7b044dc7, (q31_t)0xdca1e7da, (q31_t)0x7afd59a4, (q31_t)0xdc89c109, (q31_t)0x7af660c2, (q31_t)0xdc719b96,
+  (q31_t)0x7aef6323, (q31_t)0xdc597781, (q31_t)0x7ae860c7, (q31_t)0xdc4154cd, (q31_t)0x7ae159ae, (q31_t)0xdc293379, (q31_t)0x7ada4dd8, (q31_t)0xdc111388,
+  (q31_t)0x7ad33d45, (q31_t)0xdbf8f4f8, (q31_t)0x7acc27f7, (q31_t)0xdbe0d7cd, (q31_t)0x7ac50dec, (q31_t)0xdbc8bc06, (q31_t)0x7abdef25, (q31_t)0xdbb0a1a4,
+  (q31_t)0x7ab6cba4, (q31_t)0xdb9888a8, (q31_t)0x7aafa367, (q31_t)0xdb807114, (q31_t)0x7aa8766f, (q31_t)0xdb685ae9, (q31_t)0x7aa144bc, (q31_t)0xdb504626,
+  (q31_t)0x7a9a0e50, (q31_t)0xdb3832cd, (q31_t)0x7a92d329, (q31_t)0xdb2020e0, (q31_t)0x7a8b9348, (q31_t)0xdb08105e, (q31_t)0x7a844eae, (q31_t)0xdaf00149,
+  (q31_t)0x7a7d055b, (q31_t)0xdad7f3a2, (q31_t)0x7a75b74f, (q31_t)0xdabfe76a, (q31_t)0x7a6e648a, (q31_t)0xdaa7dca1, (q31_t)0x7a670d0d, (q31_t)0xda8fd349,
+  (q31_t)0x7a5fb0d8, (q31_t)0xda77cb63, (q31_t)0x7a584feb, (q31_t)0xda5fc4ef, (q31_t)0x7a50ea47, (q31_t)0xda47bfee, (q31_t)0x7a497feb, (q31_t)0xda2fbc61,
+  (q31_t)0x7a4210d8, (q31_t)0xda17ba4a, (q31_t)0x7a3a9d0f, (q31_t)0xd9ffb9a9, (q31_t)0x7a332490, (q31_t)0xd9e7ba7f, (q31_t)0x7a2ba75a, (q31_t)0xd9cfbccd,
+  (q31_t)0x7a24256f, (q31_t)0xd9b7c094, (q31_t)0x7a1c9ece, (q31_t)0xd99fc5d4, (q31_t)0x7a151378, (q31_t)0xd987cc90, (q31_t)0x7a0d836d, (q31_t)0xd96fd4c7,
+  (q31_t)0x7a05eead, (q31_t)0xd957de7a, (q31_t)0x79fe5539, (q31_t)0xd93fe9ab, (q31_t)0x79f6b711, (q31_t)0xd927f65b, (q31_t)0x79ef1436, (q31_t)0xd910048a,
+  (q31_t)0x79e76ca7, (q31_t)0xd8f81439, (q31_t)0x79dfc064, (q31_t)0xd8e0256a, (q31_t)0x79d80f6f, (q31_t)0xd8c8381d, (q31_t)0x79d059c8, (q31_t)0xd8b04c52,
+  (q31_t)0x79c89f6e, (q31_t)0xd898620c, (q31_t)0x79c0e062, (q31_t)0xd880794b, (q31_t)0x79b91ca4, (q31_t)0xd868920f, (q31_t)0x79b15435, (q31_t)0xd850ac5a,
+  (q31_t)0x79a98715, (q31_t)0xd838c82d, (q31_t)0x79a1b545, (q31_t)0xd820e589, (q31_t)0x7999dec4, (q31_t)0xd809046e, (q31_t)0x79920392, (q31_t)0xd7f124dd,
+  (q31_t)0x798a23b1, (q31_t)0xd7d946d8, (q31_t)0x79823f20, (q31_t)0xd7c16a5f, (q31_t)0x797a55e0, (q31_t)0xd7a98f73, (q31_t)0x797267f2, (q31_t)0xd791b616,
+  (q31_t)0x796a7554, (q31_t)0xd779de47, (q31_t)0x79627e08, (q31_t)0xd7620808, (q31_t)0x795a820e, (q31_t)0xd74a335b, (q31_t)0x79528167, (q31_t)0xd732603f,
+  (q31_t)0x794a7c12, (q31_t)0xd71a8eb5, (q31_t)0x79427210, (q31_t)0xd702bec0, (q31_t)0x793a6361, (q31_t)0xd6eaf05f, (q31_t)0x79325006, (q31_t)0xd6d32393,
+  (q31_t)0x792a37fe, (q31_t)0xd6bb585e, (q31_t)0x79221b4b, (q31_t)0xd6a38ec0, (q31_t)0x7919f9ec, (q31_t)0xd68bc6ba, (q31_t)0x7911d3e2, (q31_t)0xd674004e,
+  (q31_t)0x7909a92d, (q31_t)0xd65c3b7b, (q31_t)0x790179cd, (q31_t)0xd6447844, (q31_t)0x78f945c3, (q31_t)0xd62cb6a8, (q31_t)0x78f10d0f, (q31_t)0xd614f6a9,
+  (q31_t)0x78e8cfb2, (q31_t)0xd5fd3848, (q31_t)0x78e08dab, (q31_t)0xd5e57b85, (q31_t)0x78d846fb, (q31_t)0xd5cdc062, (q31_t)0x78cffba3, (q31_t)0xd5b606e0,
+  (q31_t)0x78c7aba2, (q31_t)0xd59e4eff, (q31_t)0x78bf56f9, (q31_t)0xd58698c0, (q31_t)0x78b6fda8, (q31_t)0xd56ee424, (q31_t)0x78ae9fb0, (q31_t)0xd557312d,
+  (q31_t)0x78a63d11, (q31_t)0xd53f7fda, (q31_t)0x789dd5cb, (q31_t)0xd527d02e, (q31_t)0x789569df, (q31_t)0xd5102228, (q31_t)0x788cf94c, (q31_t)0xd4f875ca,
+  (q31_t)0x78848414, (q31_t)0xd4e0cb15, (q31_t)0x787c0a36, (q31_t)0xd4c92209, (q31_t)0x78738bb3, (q31_t)0xd4b17aa8, (q31_t)0x786b088c, (q31_t)0xd499d4f2,
+  (q31_t)0x786280bf, (q31_t)0xd48230e9, (q31_t)0x7859f44f, (q31_t)0xd46a8e8d, (q31_t)0x7851633b, (q31_t)0xd452eddf, (q31_t)0x7848cd83, (q31_t)0xd43b4ee0,
+  (q31_t)0x78403329, (q31_t)0xd423b191, (q31_t)0x7837942b, (q31_t)0xd40c15f3, (q31_t)0x782ef08b, (q31_t)0xd3f47c06, (q31_t)0x78264849, (q31_t)0xd3dce3cd,
+  (q31_t)0x781d9b65, (q31_t)0xd3c54d47, (q31_t)0x7814e9df, (q31_t)0xd3adb876, (q31_t)0x780c33b8, (q31_t)0xd396255a, (q31_t)0x780378f1, (q31_t)0xd37e93f4,
+  (q31_t)0x77fab989, (q31_t)0xd3670446, (q31_t)0x77f1f581, (q31_t)0xd34f764f, (q31_t)0x77e92cd9, (q31_t)0xd337ea12, (q31_t)0x77e05f91, (q31_t)0xd3205f8f,
+  (q31_t)0x77d78daa, (q31_t)0xd308d6c7, (q31_t)0x77ceb725, (q31_t)0xd2f14fba, (q31_t)0x77c5dc01, (q31_t)0xd2d9ca6a, (q31_t)0x77bcfc3f, (q31_t)0xd2c246d8,
+  (q31_t)0x77b417df, (q31_t)0xd2aac504, (q31_t)0x77ab2ee2, (q31_t)0xd29344f0, (q31_t)0x77a24148, (q31_t)0xd27bc69c, (q31_t)0x77994f11, (q31_t)0xd2644a0a,
+  (q31_t)0x7790583e, (q31_t)0xd24ccf39, (q31_t)0x77875cce, (q31_t)0xd235562b, (q31_t)0x777e5cc3, (q31_t)0xd21ddee2, (q31_t)0x7775581d, (q31_t)0xd206695d,
+  (q31_t)0x776c4edb, (q31_t)0xd1eef59e, (q31_t)0x776340ff, (q31_t)0xd1d783a6, (q31_t)0x775a2e89, (q31_t)0xd1c01375, (q31_t)0x77511778, (q31_t)0xd1a8a50d,
+  (q31_t)0x7747fbce, (q31_t)0xd191386e, (q31_t)0x773edb8b, (q31_t)0xd179cd99, (q31_t)0x7735b6af, (q31_t)0xd1626490, (q31_t)0x772c8d3a, (q31_t)0xd14afd52,
+  (q31_t)0x77235f2d, (q31_t)0xd13397e2, (q31_t)0x771a2c88, (q31_t)0xd11c343f, (q31_t)0x7710f54c, (q31_t)0xd104d26b, (q31_t)0x7707b979, (q31_t)0xd0ed7267,
+  (q31_t)0x76fe790e, (q31_t)0xd0d61434, (q31_t)0x76f5340e, (q31_t)0xd0beb7d2, (q31_t)0x76ebea77, (q31_t)0xd0a75d42, (q31_t)0x76e29c4b, (q31_t)0xd0900486,
+  (q31_t)0x76d94989, (q31_t)0xd078ad9e, (q31_t)0x76cff232, (q31_t)0xd061588b, (q31_t)0x76c69647, (q31_t)0xd04a054e, (q31_t)0x76bd35c7, (q31_t)0xd032b3e7,
+  (q31_t)0x76b3d0b4, (q31_t)0xd01b6459, (q31_t)0x76aa670d, (q31_t)0xd00416a3, (q31_t)0x76a0f8d2, (q31_t)0xcfeccac7, (q31_t)0x76978605, (q31_t)0xcfd580c6,
+  (q31_t)0x768e0ea6, (q31_t)0xcfbe389f, (q31_t)0x768492b4, (q31_t)0xcfa6f255, (q31_t)0x767b1231, (q31_t)0xcf8fade9, (q31_t)0x76718d1c, (q31_t)0xcf786b5a,
+  (q31_t)0x76680376, (q31_t)0xcf612aaa, (q31_t)0x765e7540, (q31_t)0xcf49ebda, (q31_t)0x7654e279, (q31_t)0xcf32aeeb, (q31_t)0x764b4b23, (q31_t)0xcf1b73de,
+  (q31_t)0x7641af3d, (q31_t)0xcf043ab3, (q31_t)0x76380ec8, (q31_t)0xceed036b, (q31_t)0x762e69c4, (q31_t)0xced5ce08, (q31_t)0x7624c031, (q31_t)0xcebe9a8a,
+  (q31_t)0x761b1211, (q31_t)0xcea768f2, (q31_t)0x76115f63, (q31_t)0xce903942, (q31_t)0x7607a828, (q31_t)0xce790b79, (q31_t)0x75fdec60, (q31_t)0xce61df99,
+  (q31_t)0x75f42c0b, (q31_t)0xce4ab5a2, (q31_t)0x75ea672a, (q31_t)0xce338d97, (q31_t)0x75e09dbd, (q31_t)0xce1c6777, (q31_t)0x75d6cfc5, (q31_t)0xce054343,
+  (q31_t)0x75ccfd42, (q31_t)0xcdee20fc, (q31_t)0x75c32634, (q31_t)0xcdd700a4, (q31_t)0x75b94a9c, (q31_t)0xcdbfe23a, (q31_t)0x75af6a7b, (q31_t)0xcda8c5c1,
+  (q31_t)0x75a585cf, (q31_t)0xcd91ab39, (q31_t)0x759b9c9b, (q31_t)0xcd7a92a2, (q31_t)0x7591aedd, (q31_t)0xcd637bfe, (q31_t)0x7587bc98, (q31_t)0xcd4c674d,
+  (q31_t)0x757dc5ca, (q31_t)0xcd355491, (q31_t)0x7573ca75, (q31_t)0xcd1e43ca, (q31_t)0x7569ca99, (q31_t)0xcd0734f9, (q31_t)0x755fc635, (q31_t)0xccf0281f,
+  (q31_t)0x7555bd4c, (q31_t)0xccd91d3d, (q31_t)0x754bafdc, (q31_t)0xccc21455, (q31_t)0x75419de7, (q31_t)0xccab0d65, (q31_t)0x7537876c, (q31_t)0xcc940871,
+  (q31_t)0x752d6c6c, (q31_t)0xcc7d0578, (q31_t)0x75234ce8, (q31_t)0xcc66047b, (q31_t)0x751928e0, (q31_t)0xcc4f057c, (q31_t)0x750f0054, (q31_t)0xcc38087b,
+  (q31_t)0x7504d345, (q31_t)0xcc210d79, (q31_t)0x74faa1b3, (q31_t)0xcc0a1477, (q31_t)0x74f06b9e, (q31_t)0xcbf31d75, (q31_t)0x74e63108, (q31_t)0xcbdc2876,
+  (q31_t)0x74dbf1ef, (q31_t)0xcbc53579, (q31_t)0x74d1ae55, (q31_t)0xcbae447f, (q31_t)0x74c7663a, (q31_t)0xcb97558a, (q31_t)0x74bd199f, (q31_t)0xcb80689a,
+  (q31_t)0x74b2c884, (q31_t)0xcb697db0, (q31_t)0x74a872e8, (q31_t)0xcb5294ce, (q31_t)0x749e18cd, (q31_t)0xcb3badf3, (q31_t)0x7493ba34, (q31_t)0xcb24c921,
+  (q31_t)0x7489571c, (q31_t)0xcb0de658, (q31_t)0x747eef85, (q31_t)0xcaf7059a, (q31_t)0x74748371, (q31_t)0xcae026e8, (q31_t)0x746a12df, (q31_t)0xcac94a42,
+  (q31_t)0x745f9dd1, (q31_t)0xcab26fa9, (q31_t)0x74552446, (q31_t)0xca9b971e, (q31_t)0x744aa63f, (q31_t)0xca84c0a3, (q31_t)0x744023bc, (q31_t)0xca6dec37,
+  (q31_t)0x74359cbd, (q31_t)0xca5719db, (q31_t)0x742b1144, (q31_t)0xca404992, (q31_t)0x74208150, (q31_t)0xca297b5a, (q31_t)0x7415ece2, (q31_t)0xca12af37,
+  (q31_t)0x740b53fb, (q31_t)0xc9fbe527, (q31_t)0x7400b69a, (q31_t)0xc9e51d2d, (q31_t)0x73f614c0, (q31_t)0xc9ce5748, (q31_t)0x73eb6e6e, (q31_t)0xc9b7937a,
+  (q31_t)0x73e0c3a3, (q31_t)0xc9a0d1c5, (q31_t)0x73d61461, (q31_t)0xc98a1227, (q31_t)0x73cb60a8, (q31_t)0xc97354a4, (q31_t)0x73c0a878, (q31_t)0xc95c993a,
+  (q31_t)0x73b5ebd1, (q31_t)0xc945dfec, (q31_t)0x73ab2ab4, (q31_t)0xc92f28ba, (q31_t)0x73a06522, (q31_t)0xc91873a5, (q31_t)0x73959b1b, (q31_t)0xc901c0ae,
+  (q31_t)0x738acc9e, (q31_t)0xc8eb0fd6, (q31_t)0x737ff9ae, (q31_t)0xc8d4611d, (q31_t)0x73752249, (q31_t)0xc8bdb485, (q31_t)0x736a4671, (q31_t)0xc8a70a0e,
+  (q31_t)0x735f6626, (q31_t)0xc89061ba, (q31_t)0x73548168, (q31_t)0xc879bb89, (q31_t)0x73499838, (q31_t)0xc863177b, (q31_t)0x733eaa96, (q31_t)0xc84c7593,
+  (q31_t)0x7333b883, (q31_t)0xc835d5d0, (q31_t)0x7328c1ff, (q31_t)0xc81f3834, (q31_t)0x731dc70a, (q31_t)0xc8089cbf, (q31_t)0x7312c7a5, (q31_t)0xc7f20373,
+  (q31_t)0x7307c3d0, (q31_t)0xc7db6c50, (q31_t)0x72fcbb8c, (q31_t)0xc7c4d757, (q31_t)0x72f1aed9, (q31_t)0xc7ae4489, (q31_t)0x72e69db7, (q31_t)0xc797b3e7,
+  (q31_t)0x72db8828, (q31_t)0xc7812572, (q31_t)0x72d06e2b, (q31_t)0xc76a992a, (q31_t)0x72c54fc1, (q31_t)0xc7540f11, (q31_t)0x72ba2cea, (q31_t)0xc73d8727,
+  (q31_t)0x72af05a7, (q31_t)0xc727016d, (q31_t)0x72a3d9f7, (q31_t)0xc7107de4, (q31_t)0x7298a9dd, (q31_t)0xc6f9fc8d, (q31_t)0x728d7557, (q31_t)0xc6e37d69,
+  (q31_t)0x72823c67, (q31_t)0xc6cd0079, (q31_t)0x7276ff0d, (q31_t)0xc6b685bd, (q31_t)0x726bbd48, (q31_t)0xc6a00d37, (q31_t)0x7260771b, (q31_t)0xc68996e7,
+  (q31_t)0x72552c85, (q31_t)0xc67322ce, (q31_t)0x7249dd86, (q31_t)0xc65cb0ed, (q31_t)0x723e8a20, (q31_t)0xc6464144, (q31_t)0x72333251, (q31_t)0xc62fd3d6,
+  (q31_t)0x7227d61c, (q31_t)0xc61968a2, (q31_t)0x721c7580, (q31_t)0xc602ffaa, (q31_t)0x7211107e, (q31_t)0xc5ec98ee, (q31_t)0x7205a716, (q31_t)0xc5d6346f,
+  (q31_t)0x71fa3949, (q31_t)0xc5bfd22e, (q31_t)0x71eec716, (q31_t)0xc5a9722c, (q31_t)0x71e35080, (q31_t)0xc593146a, (q31_t)0x71d7d585, (q31_t)0xc57cb8e9,
+  (q31_t)0x71cc5626, (q31_t)0xc5665fa9, (q31_t)0x71c0d265, (q31_t)0xc55008ab, (q31_t)0x71b54a41, (q31_t)0xc539b3f1, (q31_t)0x71a9bdba, (q31_t)0xc523617a,
+  (q31_t)0x719e2cd2, (q31_t)0xc50d1149, (q31_t)0x71929789, (q31_t)0xc4f6c35d, (q31_t)0x7186fdde, (q31_t)0xc4e077b8, (q31_t)0x717b5fd3, (q31_t)0xc4ca2e5b,
+  (q31_t)0x716fbd68, (q31_t)0xc4b3e746, (q31_t)0x7164169d, (q31_t)0xc49da27a, (q31_t)0x71586b74, (q31_t)0xc4875ff9, (q31_t)0x714cbbeb, (q31_t)0xc4711fc2,
+  (q31_t)0x71410805, (q31_t)0xc45ae1d7, (q31_t)0x71354fc0, (q31_t)0xc444a639, (q31_t)0x7129931f, (q31_t)0xc42e6ce8, (q31_t)0x711dd220, (q31_t)0xc41835e6,
+  (q31_t)0x71120cc5, (q31_t)0xc4020133, (q31_t)0x7106430e, (q31_t)0xc3ebced0, (q31_t)0x70fa74fc, (q31_t)0xc3d59ebe, (q31_t)0x70eea28e, (q31_t)0xc3bf70fd,
+  (q31_t)0x70e2cbc6, (q31_t)0xc3a94590, (q31_t)0x70d6f0a4, (q31_t)0xc3931c76, (q31_t)0x70cb1128, (q31_t)0xc37cf5b0, (q31_t)0x70bf2d53, (q31_t)0xc366d140,
+  (q31_t)0x70b34525, (q31_t)0xc350af26, (q31_t)0x70a7589f, (q31_t)0xc33a8f62, (q31_t)0x709b67c0, (q31_t)0xc32471f7, (q31_t)0x708f728b, (q31_t)0xc30e56e4,
+  (q31_t)0x708378ff, (q31_t)0xc2f83e2a, (q31_t)0x70777b1c, (q31_t)0xc2e227cb, (q31_t)0x706b78e3, (q31_t)0xc2cc13c7, (q31_t)0x705f7255, (q31_t)0xc2b6021f,
+  (q31_t)0x70536771, (q31_t)0xc29ff2d4, (q31_t)0x70475839, (q31_t)0xc289e5e7, (q31_t)0x703b44ad, (q31_t)0xc273db58, (q31_t)0x702f2ccd, (q31_t)0xc25dd329,
+  (q31_t)0x7023109a, (q31_t)0xc247cd5a, (q31_t)0x7016f014, (q31_t)0xc231c9ec, (q31_t)0x700acb3c, (q31_t)0xc21bc8e1, (q31_t)0x6ffea212, (q31_t)0xc205ca38,
+  (q31_t)0x6ff27497, (q31_t)0xc1efcdf3, (q31_t)0x6fe642ca, (q31_t)0xc1d9d412, (q31_t)0x6fda0cae, (q31_t)0xc1c3dc97, (q31_t)0x6fcdd241, (q31_t)0xc1ade781,
+  (q31_t)0x6fc19385, (q31_t)0xc197f4d4, (q31_t)0x6fb5507a, (q31_t)0xc182048d, (q31_t)0x6fa90921, (q31_t)0xc16c16b0, (q31_t)0x6f9cbd79, (q31_t)0xc1562b3d,
+  (q31_t)0x6f906d84, (q31_t)0xc1404233, (q31_t)0x6f841942, (q31_t)0xc12a5b95, (q31_t)0x6f77c0b3, (q31_t)0xc1147764, (q31_t)0x6f6b63d8, (q31_t)0xc0fe959f,
+  (q31_t)0x6f5f02b2, (q31_t)0xc0e8b648, (q31_t)0x6f529d40, (q31_t)0xc0d2d960, (q31_t)0x6f463383, (q31_t)0xc0bcfee7, (q31_t)0x6f39c57d, (q31_t)0xc0a726df,
+  (q31_t)0x6f2d532c, (q31_t)0xc0915148, (q31_t)0x6f20dc92, (q31_t)0xc07b7e23, (q31_t)0x6f1461b0, (q31_t)0xc065ad70, (q31_t)0x6f07e285, (q31_t)0xc04fdf32,
+  (q31_t)0x6efb5f12, (q31_t)0xc03a1368, (q31_t)0x6eeed758, (q31_t)0xc0244a14, (q31_t)0x6ee24b57, (q31_t)0xc00e8336, (q31_t)0x6ed5bb10, (q31_t)0xbff8bece,
+  (q31_t)0x6ec92683, (q31_t)0xbfe2fcdf, (q31_t)0x6ebc8db0, (q31_t)0xbfcd3d69, (q31_t)0x6eaff099, (q31_t)0xbfb7806c, (q31_t)0x6ea34f3d, (q31_t)0xbfa1c5ea,
+  (q31_t)0x6e96a99d, (q31_t)0xbf8c0de3, (q31_t)0x6e89ffb9, (q31_t)0xbf765858, (q31_t)0x6e7d5193, (q31_t)0xbf60a54a, (q31_t)0x6e709f2a, (q31_t)0xbf4af4ba,
+  (q31_t)0x6e63e87f, (q31_t)0xbf3546a8, (q31_t)0x6e572d93, (q31_t)0xbf1f9b16, (q31_t)0x6e4a6e66, (q31_t)0xbf09f205, (q31_t)0x6e3daaf8, (q31_t)0xbef44b74,
+  (q31_t)0x6e30e34a, (q31_t)0xbedea765, (q31_t)0x6e24175c, (q31_t)0xbec905d9, (q31_t)0x6e174730, (q31_t)0xbeb366d1, (q31_t)0x6e0a72c5, (q31_t)0xbe9dca4e,
+  (q31_t)0x6dfd9a1c, (q31_t)0xbe88304f, (q31_t)0x6df0bd35, (q31_t)0xbe7298d7, (q31_t)0x6de3dc11, (q31_t)0xbe5d03e6, (q31_t)0x6dd6f6b1, (q31_t)0xbe47717c,
+  (q31_t)0x6dca0d14, (q31_t)0xbe31e19b, (q31_t)0x6dbd1f3c, (q31_t)0xbe1c5444, (q31_t)0x6db02d29, (q31_t)0xbe06c977, (q31_t)0x6da336dc, (q31_t)0xbdf14135,
+  (q31_t)0x6d963c54, (q31_t)0xbddbbb7f, (q31_t)0x6d893d93, (q31_t)0xbdc63856, (q31_t)0x6d7c3a98, (q31_t)0xbdb0b7bb, (q31_t)0x6d6f3365, (q31_t)0xbd9b39ad,
+  (q31_t)0x6d6227fa, (q31_t)0xbd85be30, (q31_t)0x6d551858, (q31_t)0xbd704542, (q31_t)0x6d48047e, (q31_t)0xbd5acee5, (q31_t)0x6d3aec6e, (q31_t)0xbd455b1a,
+  (q31_t)0x6d2dd027, (q31_t)0xbd2fe9e2, (q31_t)0x6d20afac, (q31_t)0xbd1a7b3d, (q31_t)0x6d138afb, (q31_t)0xbd050f2c, (q31_t)0x6d066215, (q31_t)0xbcefa5b0,
+  (q31_t)0x6cf934fc, (q31_t)0xbcda3ecb, (q31_t)0x6cec03af, (q31_t)0xbcc4da7b, (q31_t)0x6cdece2f, (q31_t)0xbcaf78c4, (q31_t)0x6cd1947c, (q31_t)0xbc9a19a5,
+  (q31_t)0x6cc45698, (q31_t)0xbc84bd1f, (q31_t)0x6cb71482, (q31_t)0xbc6f6333, (q31_t)0x6ca9ce3b, (q31_t)0xbc5a0be2, (q31_t)0x6c9c83c3, (q31_t)0xbc44b72c,
+  (q31_t)0x6c8f351c, (q31_t)0xbc2f6513, (q31_t)0x6c81e245, (q31_t)0xbc1a1598, (q31_t)0x6c748b3f, (q31_t)0xbc04c8ba, (q31_t)0x6c67300b, (q31_t)0xbbef7e7c,
+  (q31_t)0x6c59d0a9, (q31_t)0xbbda36dd, (q31_t)0x6c4c6d1a, (q31_t)0xbbc4f1df, (q31_t)0x6c3f055d, (q31_t)0xbbafaf82, (q31_t)0x6c319975, (q31_t)0xbb9a6fc7,
+  (q31_t)0x6c242960, (q31_t)0xbb8532b0, (q31_t)0x6c16b521, (q31_t)0xbb6ff83c, (q31_t)0x6c093cb6, (q31_t)0xbb5ac06d, (q31_t)0x6bfbc021, (q31_t)0xbb458b43,
+  (q31_t)0x6bee3f62, (q31_t)0xbb3058c0, (q31_t)0x6be0ba7b, (q31_t)0xbb1b28e4, (q31_t)0x6bd3316a, (q31_t)0xbb05fbb0, (q31_t)0x6bc5a431, (q31_t)0xbaf0d125,
+  (q31_t)0x6bb812d1, (q31_t)0xbadba943, (q31_t)0x6baa7d49, (q31_t)0xbac6840c, (q31_t)0x6b9ce39b, (q31_t)0xbab16180, (q31_t)0x6b8f45c7, (q31_t)0xba9c41a0,
+  (q31_t)0x6b81a3cd, (q31_t)0xba87246d, (q31_t)0x6b73fdae, (q31_t)0xba7209e7, (q31_t)0x6b66536b, (q31_t)0xba5cf210, (q31_t)0x6b58a503, (q31_t)0xba47dce8,
+  (q31_t)0x6b4af279, (q31_t)0xba32ca71, (q31_t)0x6b3d3bcb, (q31_t)0xba1dbaaa, (q31_t)0x6b2f80fb, (q31_t)0xba08ad95, (q31_t)0x6b21c208, (q31_t)0xb9f3a332,
+  (q31_t)0x6b13fef5, (q31_t)0xb9de9b83, (q31_t)0x6b0637c1, (q31_t)0xb9c99688, (q31_t)0x6af86c6c, (q31_t)0xb9b49442, (q31_t)0x6aea9cf8, (q31_t)0xb99f94b2,
+  (q31_t)0x6adcc964, (q31_t)0xb98a97d8, (q31_t)0x6acef1b2, (q31_t)0xb9759db6, (q31_t)0x6ac115e2, (q31_t)0xb960a64c, (q31_t)0x6ab335f4, (q31_t)0xb94bb19b,
+  (q31_t)0x6aa551e9, (q31_t)0xb936bfa4, (q31_t)0x6a9769c1, (q31_t)0xb921d067, (q31_t)0x6a897d7d, (q31_t)0xb90ce3e6, (q31_t)0x6a7b8d1e, (q31_t)0xb8f7fa21,
+  (q31_t)0x6a6d98a4, (q31_t)0xb8e31319, (q31_t)0x6a5fa010, (q31_t)0xb8ce2ecf, (q31_t)0x6a51a361, (q31_t)0xb8b94d44, (q31_t)0x6a43a29a, (q31_t)0xb8a46e78,
+  (q31_t)0x6a359db9, (q31_t)0xb88f926d, (q31_t)0x6a2794c1, (q31_t)0xb87ab922, (q31_t)0x6a1987b0, (q31_t)0xb865e299, (q31_t)0x6a0b7689, (q31_t)0xb8510ed4,
+  (q31_t)0x69fd614a, (q31_t)0xb83c3dd1, (q31_t)0x69ef47f6, (q31_t)0xb8276f93, (q31_t)0x69e12a8c, (q31_t)0xb812a41a, (q31_t)0x69d3090e, (q31_t)0xb7fddb67,
+  (q31_t)0x69c4e37a, (q31_t)0xb7e9157a, (q31_t)0x69b6b9d3, (q31_t)0xb7d45255, (q31_t)0x69a88c19, (q31_t)0xb7bf91f8, (q31_t)0x699a5a4c, (q31_t)0xb7aad465,
+  (q31_t)0x698c246c, (q31_t)0xb796199b, (q31_t)0x697dea7b, (q31_t)0xb781619c, (q31_t)0x696fac78, (q31_t)0xb76cac69, (q31_t)0x69616a65, (q31_t)0xb757fa01,
+  (q31_t)0x69532442, (q31_t)0xb7434a67, (q31_t)0x6944da10, (q31_t)0xb72e9d9b, (q31_t)0x69368bce, (q31_t)0xb719f39e, (q31_t)0x6928397e, (q31_t)0xb7054c6f,
+  (q31_t)0x6919e320, (q31_t)0xb6f0a812, (q31_t)0x690b88b5, (q31_t)0xb6dc0685, (q31_t)0x68fd2a3d, (q31_t)0xb6c767ca, (q31_t)0x68eec7b9, (q31_t)0xb6b2cbe2,
+  (q31_t)0x68e06129, (q31_t)0xb69e32cd, (q31_t)0x68d1f68f, (q31_t)0xb6899c8d, (q31_t)0x68c387e9, (q31_t)0xb6750921, (q31_t)0x68b5153a, (q31_t)0xb660788c,
+  (q31_t)0x68a69e81, (q31_t)0xb64beacd, (q31_t)0x689823bf, (q31_t)0xb6375fe5, (q31_t)0x6889a4f6, (q31_t)0xb622d7d6, (q31_t)0x687b2224, (q31_t)0xb60e529f,
+  (q31_t)0x686c9b4b, (q31_t)0xb5f9d043, (q31_t)0x685e106c, (q31_t)0xb5e550c1, (q31_t)0x684f8186, (q31_t)0xb5d0d41a, (q31_t)0x6840ee9b, (q31_t)0xb5bc5a50,
+  (q31_t)0x683257ab, (q31_t)0xb5a7e362, (q31_t)0x6823bcb7, (q31_t)0xb5936f53, (q31_t)0x68151dbe, (q31_t)0xb57efe22, (q31_t)0x68067ac3, (q31_t)0xb56a8fd0,
+  (q31_t)0x67f7d3c5, (q31_t)0xb556245e, (q31_t)0x67e928c5, (q31_t)0xb541bbcd, (q31_t)0x67da79c3, (q31_t)0xb52d561e, (q31_t)0x67cbc6c0, (q31_t)0xb518f351,
+  (q31_t)0x67bd0fbd, (q31_t)0xb5049368, (q31_t)0x67ae54ba, (q31_t)0xb4f03663, (q31_t)0x679f95b7, (q31_t)0xb4dbdc42, (q31_t)0x6790d2b6, (q31_t)0xb4c78507,
+  (q31_t)0x67820bb7, (q31_t)0xb4b330b3, (q31_t)0x677340ba, (q31_t)0xb49edf45, (q31_t)0x676471c0, (q31_t)0xb48a90c0, (q31_t)0x67559eca, (q31_t)0xb4764523,
+  (q31_t)0x6746c7d8, (q31_t)0xb461fc70, (q31_t)0x6737ecea, (q31_t)0xb44db6a8, (q31_t)0x67290e02, (q31_t)0xb43973ca, (q31_t)0x671a2b20, (q31_t)0xb42533d8,
+  (q31_t)0x670b4444, (q31_t)0xb410f6d3, (q31_t)0x66fc596f, (q31_t)0xb3fcbcbb, (q31_t)0x66ed6aa1, (q31_t)0xb3e88592, (q31_t)0x66de77dc, (q31_t)0xb3d45157,
+  (q31_t)0x66cf8120, (q31_t)0xb3c0200c, (q31_t)0x66c0866d, (q31_t)0xb3abf1b2, (q31_t)0x66b187c3, (q31_t)0xb397c649, (q31_t)0x66a28524, (q31_t)0xb3839dd3,
+  (q31_t)0x66937e91, (q31_t)0xb36f784f, (q31_t)0x66847408, (q31_t)0xb35b55bf, (q31_t)0x6675658c, (q31_t)0xb3473623, (q31_t)0x6666531d, (q31_t)0xb333197c,
+  (q31_t)0x66573cbb, (q31_t)0xb31effcc, (q31_t)0x66482267, (q31_t)0xb30ae912, (q31_t)0x66390422, (q31_t)0xb2f6d550, (q31_t)0x6629e1ec, (q31_t)0xb2e2c486,
+  (q31_t)0x661abbc5, (q31_t)0xb2ceb6b5, (q31_t)0x660b91af, (q31_t)0xb2baabde, (q31_t)0x65fc63a9, (q31_t)0xb2a6a402, (q31_t)0x65ed31b5, (q31_t)0xb2929f21,
+  (q31_t)0x65ddfbd3, (q31_t)0xb27e9d3c, (q31_t)0x65cec204, (q31_t)0xb26a9e54, (q31_t)0x65bf8447, (q31_t)0xb256a26a, (q31_t)0x65b0429f, (q31_t)0xb242a97e,
+  (q31_t)0x65a0fd0b, (q31_t)0xb22eb392, (q31_t)0x6591b38c, (q31_t)0xb21ac0a6, (q31_t)0x65826622, (q31_t)0xb206d0ba, (q31_t)0x657314cf, (q31_t)0xb1f2e3d0,
+  (q31_t)0x6563bf92, (q31_t)0xb1def9e9, (q31_t)0x6554666d, (q31_t)0xb1cb1304, (q31_t)0x6545095f, (q31_t)0xb1b72f23, (q31_t)0x6535a86b, (q31_t)0xb1a34e47,
+  (q31_t)0x6526438f, (q31_t)0xb18f7071, (q31_t)0x6516dacd, (q31_t)0xb17b95a0, (q31_t)0x65076e25, (q31_t)0xb167bdd7, (q31_t)0x64f7fd98, (q31_t)0xb153e915,
+  (q31_t)0x64e88926, (q31_t)0xb140175b, (q31_t)0x64d910d1, (q31_t)0xb12c48ab, (q31_t)0x64c99498, (q31_t)0xb1187d05, (q31_t)0x64ba147d, (q31_t)0xb104b46a,
+  (q31_t)0x64aa907f, (q31_t)0xb0f0eeda, (q31_t)0x649b08a0, (q31_t)0xb0dd2c56, (q31_t)0x648b7ce0, (q31_t)0xb0c96ce0, (q31_t)0x647bed3f, (q31_t)0xb0b5b077,
+  (q31_t)0x646c59bf, (q31_t)0xb0a1f71d, (q31_t)0x645cc260, (q31_t)0xb08e40d2, (q31_t)0x644d2722, (q31_t)0xb07a8d97, (q31_t)0x643d8806, (q31_t)0xb066dd6d,
+  (q31_t)0x642de50d, (q31_t)0xb0533055, (q31_t)0x641e3e38, (q31_t)0xb03f864f, (q31_t)0x640e9386, (q31_t)0xb02bdf5c, (q31_t)0x63fee4f8, (q31_t)0xb0183b7d,
+  (q31_t)0x63ef3290, (q31_t)0xb0049ab3, (q31_t)0x63df7c4d, (q31_t)0xaff0fcfe, (q31_t)0x63cfc231, (q31_t)0xafdd625f, (q31_t)0x63c0043b, (q31_t)0xafc9cad7,
+  (q31_t)0x63b0426d, (q31_t)0xafb63667, (q31_t)0x63a07cc7, (q31_t)0xafa2a50f, (q31_t)0x6390b34a, (q31_t)0xaf8f16d1, (q31_t)0x6380e5f6, (q31_t)0xaf7b8bac,
+  (q31_t)0x637114cc, (q31_t)0xaf6803a2, (q31_t)0x63613fcd, (q31_t)0xaf547eb3, (q31_t)0x635166f9, (q31_t)0xaf40fce1, (q31_t)0x63418a50, (q31_t)0xaf2d7e2b,
+  (q31_t)0x6331a9d4, (q31_t)0xaf1a0293, (q31_t)0x6321c585, (q31_t)0xaf068a1a, (q31_t)0x6311dd64, (q31_t)0xaef314c0, (q31_t)0x6301f171, (q31_t)0xaedfa285,
+  (q31_t)0x62f201ac, (q31_t)0xaecc336c, (q31_t)0x62e20e17, (q31_t)0xaeb8c774, (q31_t)0x62d216b3, (q31_t)0xaea55e9e, (q31_t)0x62c21b7e, (q31_t)0xae91f8eb,
+  (q31_t)0x62b21c7b, (q31_t)0xae7e965b, (q31_t)0x62a219aa, (q31_t)0xae6b36f0, (q31_t)0x6292130c, (q31_t)0xae57daab, (q31_t)0x628208a1, (q31_t)0xae44818b,
+  (q31_t)0x6271fa69, (q31_t)0xae312b92, (q31_t)0x6261e866, (q31_t)0xae1dd8c0, (q31_t)0x6251d298, (q31_t)0xae0a8916, (q31_t)0x6241b8ff, (q31_t)0xadf73c96,
+  (q31_t)0x62319b9d, (q31_t)0xade3f33e, (q31_t)0x62217a72, (q31_t)0xadd0ad12, (q31_t)0x6211557e, (q31_t)0xadbd6a10, (q31_t)0x62012cc2, (q31_t)0xadaa2a3b,
+  (q31_t)0x61f1003f, (q31_t)0xad96ed92, (q31_t)0x61e0cff5, (q31_t)0xad83b416, (q31_t)0x61d09be5, (q31_t)0xad707dc8, (q31_t)0x61c06410, (q31_t)0xad5d4aaa,
+  (q31_t)0x61b02876, (q31_t)0xad4a1aba, (q31_t)0x619fe918, (q31_t)0xad36edfc, (q31_t)0x618fa5f7, (q31_t)0xad23c46e, (q31_t)0x617f5f12, (q31_t)0xad109e12,
+  (q31_t)0x616f146c, (q31_t)0xacfd7ae8, (q31_t)0x615ec603, (q31_t)0xacea5af2, (q31_t)0x614e73da, (q31_t)0xacd73e30, (q31_t)0x613e1df0, (q31_t)0xacc424a3,
+  (q31_t)0x612dc447, (q31_t)0xacb10e4b, (q31_t)0x611d66de, (q31_t)0xac9dfb29, (q31_t)0x610d05b7, (q31_t)0xac8aeb3e, (q31_t)0x60fca0d2, (q31_t)0xac77de8b,
+  (q31_t)0x60ec3830, (q31_t)0xac64d510, (q31_t)0x60dbcbd1, (q31_t)0xac51cecf, (q31_t)0x60cb5bb7, (q31_t)0xac3ecbc7, (q31_t)0x60bae7e1, (q31_t)0xac2bcbfa,
+  (q31_t)0x60aa7050, (q31_t)0xac18cf69, (q31_t)0x6099f505, (q31_t)0xac05d613, (q31_t)0x60897601, (q31_t)0xabf2dffb, (q31_t)0x6078f344, (q31_t)0xabdfed1f,
+  (q31_t)0x60686ccf, (q31_t)0xabccfd83, (q31_t)0x6057e2a2, (q31_t)0xabba1125, (q31_t)0x604754bf, (q31_t)0xaba72807, (q31_t)0x6036c325, (q31_t)0xab944229,
+  (q31_t)0x60262dd6, (q31_t)0xab815f8d, (q31_t)0x601594d1, (q31_t)0xab6e8032, (q31_t)0x6004f819, (q31_t)0xab5ba41a, (q31_t)0x5ff457ad, (q31_t)0xab48cb46,
+  (q31_t)0x5fe3b38d, (q31_t)0xab35f5b5, (q31_t)0x5fd30bbc, (q31_t)0xab23236a, (q31_t)0x5fc26038, (q31_t)0xab105464, (q31_t)0x5fb1b104, (q31_t)0xaafd88a4,
+  (q31_t)0x5fa0fe1f, (q31_t)0xaaeac02c, (q31_t)0x5f90478a, (q31_t)0xaad7fafb, (q31_t)0x5f7f8d46, (q31_t)0xaac53912, (q31_t)0x5f6ecf53, (q31_t)0xaab27a73,
+  (q31_t)0x5f5e0db3, (q31_t)0xaa9fbf1e, (q31_t)0x5f4d4865, (q31_t)0xaa8d0713, (q31_t)0x5f3c7f6b, (q31_t)0xaa7a5253, (q31_t)0x5f2bb2c5, (q31_t)0xaa67a0e0,
+  (q31_t)0x5f1ae274, (q31_t)0xaa54f2ba, (q31_t)0x5f0a0e77, (q31_t)0xaa4247e1, (q31_t)0x5ef936d1, (q31_t)0xaa2fa056, (q31_t)0x5ee85b82, (q31_t)0xaa1cfc1a,
+  (q31_t)0x5ed77c8a, (q31_t)0xaa0a5b2e, (q31_t)0x5ec699e9, (q31_t)0xa9f7bd92, (q31_t)0x5eb5b3a2, (q31_t)0xa9e52347, (q31_t)0x5ea4c9b3, (q31_t)0xa9d28c4e,
+  (q31_t)0x5e93dc1f, (q31_t)0xa9bff8a8, (q31_t)0x5e82eae5, (q31_t)0xa9ad6855, (q31_t)0x5e71f606, (q31_t)0xa99adb56, (q31_t)0x5e60fd84, (q31_t)0xa98851ac,
+  (q31_t)0x5e50015d, (q31_t)0xa975cb57, (q31_t)0x5e3f0194, (q31_t)0xa9634858, (q31_t)0x5e2dfe29, (q31_t)0xa950c8b0, (q31_t)0x5e1cf71c, (q31_t)0xa93e4c5f,
+  (q31_t)0x5e0bec6e, (q31_t)0xa92bd367, (q31_t)0x5dfade20, (q31_t)0xa9195dc7, (q31_t)0x5de9cc33, (q31_t)0xa906eb82, (q31_t)0x5dd8b6a7, (q31_t)0xa8f47c97,
+  (q31_t)0x5dc79d7c, (q31_t)0xa8e21106, (q31_t)0x5db680b4, (q31_t)0xa8cfa8d2, (q31_t)0x5da5604f, (q31_t)0xa8bd43fa, (q31_t)0x5d943c4e, (q31_t)0xa8aae280,
+  (q31_t)0x5d8314b1, (q31_t)0xa8988463, (q31_t)0x5d71e979, (q31_t)0xa88629a5, (q31_t)0x5d60baa7, (q31_t)0xa873d246, (q31_t)0x5d4f883b, (q31_t)0xa8617e48,
+  (q31_t)0x5d3e5237, (q31_t)0xa84f2daa, (q31_t)0x5d2d189a, (q31_t)0xa83ce06e, (q31_t)0x5d1bdb65, (q31_t)0xa82a9693, (q31_t)0x5d0a9a9a, (q31_t)0xa818501c,
+  (q31_t)0x5cf95638, (q31_t)0xa8060d08, (q31_t)0x5ce80e41, (q31_t)0xa7f3cd59, (q31_t)0x5cd6c2b5, (q31_t)0xa7e1910f, (q31_t)0x5cc57394, (q31_t)0xa7cf582a,
+  (q31_t)0x5cb420e0, (q31_t)0xa7bd22ac, (q31_t)0x5ca2ca99, (q31_t)0xa7aaf094, (q31_t)0x5c9170bf, (q31_t)0xa798c1e5, (q31_t)0x5c801354, (q31_t)0xa786969e,
+  (q31_t)0x5c6eb258, (q31_t)0xa7746ec0, (q31_t)0x5c5d4dcc, (q31_t)0xa7624a4d, (q31_t)0x5c4be5b0, (q31_t)0xa7502943, (q31_t)0x5c3a7a05, (q31_t)0xa73e0ba5,
+  (q31_t)0x5c290acc, (q31_t)0xa72bf174, (q31_t)0x5c179806, (q31_t)0xa719daae, (q31_t)0x5c0621b2, (q31_t)0xa707c757, (q31_t)0x5bf4a7d2, (q31_t)0xa6f5b76d,
+  (q31_t)0x5be32a67, (q31_t)0xa6e3aaf2, (q31_t)0x5bd1a971, (q31_t)0xa6d1a1e7, (q31_t)0x5bc024f0, (q31_t)0xa6bf9c4b, (q31_t)0x5bae9ce7, (q31_t)0xa6ad9a21,
+  (q31_t)0x5b9d1154, (q31_t)0xa69b9b68, (q31_t)0x5b8b8239, (q31_t)0xa689a022, (q31_t)0x5b79ef96, (q31_t)0xa677a84e, (q31_t)0x5b68596d, (q31_t)0xa665b3ee,
+  (q31_t)0x5b56bfbd, (q31_t)0xa653c303, (q31_t)0x5b452288, (q31_t)0xa641d58c, (q31_t)0x5b3381ce, (q31_t)0xa62feb8b, (q31_t)0x5b21dd90, (q31_t)0xa61e0501,
+  (q31_t)0x5b1035cf, (q31_t)0xa60c21ee, (q31_t)0x5afe8a8b, (q31_t)0xa5fa4252, (q31_t)0x5aecdbc5, (q31_t)0xa5e8662f, (q31_t)0x5adb297d, (q31_t)0xa5d68d85,
+  (q31_t)0x5ac973b5, (q31_t)0xa5c4b855, (q31_t)0x5ab7ba6c, (q31_t)0xa5b2e6a0, (q31_t)0x5aa5fda5, (q31_t)0xa5a11866, (q31_t)0x5a943d5e, (q31_t)0xa58f4da8,
+  (q31_t)0x5a82799a, (q31_t)0xa57d8666, (q31_t)0x5a70b258, (q31_t)0xa56bc2a2, (q31_t)0x5a5ee79a, (q31_t)0xa55a025b, (q31_t)0x5a4d1960, (q31_t)0xa5484594,
+  (q31_t)0x5a3b47ab, (q31_t)0xa5368c4b, (q31_t)0x5a29727b, (q31_t)0xa524d683, (q31_t)0x5a1799d1, (q31_t)0xa513243b, (q31_t)0x5a05bdae, (q31_t)0xa5017575,
+  (q31_t)0x59f3de12, (q31_t)0xa4efca31, (q31_t)0x59e1faff, (q31_t)0xa4de2270, (q31_t)0x59d01475, (q31_t)0xa4cc7e32, (q31_t)0x59be2a74, (q31_t)0xa4badd78,
+  (q31_t)0x59ac3cfd, (q31_t)0xa4a94043, (q31_t)0x599a4c12, (q31_t)0xa497a693, (q31_t)0x598857b2, (q31_t)0xa486106a, (q31_t)0x59765fde, (q31_t)0xa4747dc7,
+  (q31_t)0x59646498, (q31_t)0xa462eeac, (q31_t)0x595265df, (q31_t)0xa4516319, (q31_t)0x594063b5, (q31_t)0xa43fdb10, (q31_t)0x592e5e19, (q31_t)0xa42e568f,
+  (q31_t)0x591c550e, (q31_t)0xa41cd599, (q31_t)0x590a4893, (q31_t)0xa40b582e, (q31_t)0x58f838a9, (q31_t)0xa3f9de4e, (q31_t)0x58e62552, (q31_t)0xa3e867fa,
+  (q31_t)0x58d40e8c, (q31_t)0xa3d6f534, (q31_t)0x58c1f45b, (q31_t)0xa3c585fb, (q31_t)0x58afd6bd, (q31_t)0xa3b41a50, (q31_t)0x589db5b3, (q31_t)0xa3a2b234,
+  (q31_t)0x588b9140, (q31_t)0xa3914da8, (q31_t)0x58796962, (q31_t)0xa37fecac, (q31_t)0x58673e1b, (q31_t)0xa36e8f41, (q31_t)0x58550f6c, (q31_t)0xa35d3567,
+  (q31_t)0x5842dd54, (q31_t)0xa34bdf20, (q31_t)0x5830a7d6, (q31_t)0xa33a8c6c, (q31_t)0x581e6ef1, (q31_t)0xa3293d4b, (q31_t)0x580c32a7, (q31_t)0xa317f1bf,
+  (q31_t)0x57f9f2f8, (q31_t)0xa306a9c8, (q31_t)0x57e7afe4, (q31_t)0xa2f56566, (q31_t)0x57d5696d, (q31_t)0xa2e4249b, (q31_t)0x57c31f92, (q31_t)0xa2d2e766,
+  (q31_t)0x57b0d256, (q31_t)0xa2c1adc9, (q31_t)0x579e81b8, (q31_t)0xa2b077c5, (q31_t)0x578c2dba, (q31_t)0xa29f4559, (q31_t)0x5779d65b, (q31_t)0xa28e1687,
+  (q31_t)0x57677b9d, (q31_t)0xa27ceb4f, (q31_t)0x57551d80, (q31_t)0xa26bc3b2, (q31_t)0x5742bc06, (q31_t)0xa25a9fb1, (q31_t)0x5730572e, (q31_t)0xa2497f4c,
+  (q31_t)0x571deefa, (q31_t)0xa2386284, (q31_t)0x570b8369, (q31_t)0xa2274959, (q31_t)0x56f9147e, (q31_t)0xa21633cd, (q31_t)0x56e6a239, (q31_t)0xa20521e0,
+  (q31_t)0x56d42c99, (q31_t)0xa1f41392, (q31_t)0x56c1b3a1, (q31_t)0xa1e308e4, (q31_t)0x56af3750, (q31_t)0xa1d201d7, (q31_t)0x569cb7a8, (q31_t)0xa1c0fe6c,
+  (q31_t)0x568a34a9, (q31_t)0xa1affea3, (q31_t)0x5677ae54, (q31_t)0xa19f027c, (q31_t)0x566524aa, (q31_t)0xa18e09fa, (q31_t)0x565297ab, (q31_t)0xa17d151b,
+  (q31_t)0x56400758, (q31_t)0xa16c23e1, (q31_t)0x562d73b2, (q31_t)0xa15b364d, (q31_t)0x561adcb9, (q31_t)0xa14a4c5e, (q31_t)0x5608426e, (q31_t)0xa1396617,
+  (q31_t)0x55f5a4d2, (q31_t)0xa1288376, (q31_t)0x55e303e6, (q31_t)0xa117a47e, (q31_t)0x55d05faa, (q31_t)0xa106c92f, (q31_t)0x55bdb81f, (q31_t)0xa0f5f189,
+  (q31_t)0x55ab0d46, (q31_t)0xa0e51d8c, (q31_t)0x55985f20, (q31_t)0xa0d44d3b, (q31_t)0x5585adad, (q31_t)0xa0c38095, (q31_t)0x5572f8ed, (q31_t)0xa0b2b79b,
+  (q31_t)0x556040e2, (q31_t)0xa0a1f24d, (q31_t)0x554d858d, (q31_t)0xa09130ad, (q31_t)0x553ac6ee, (q31_t)0xa08072ba, (q31_t)0x55280505, (q31_t)0xa06fb876,
+  (q31_t)0x55153fd4, (q31_t)0xa05f01e1, (q31_t)0x5502775c, (q31_t)0xa04e4efc, (q31_t)0x54efab9c, (q31_t)0xa03d9fc8, (q31_t)0x54dcdc96, (q31_t)0xa02cf444,
+  (q31_t)0x54ca0a4b, (q31_t)0xa01c4c73, (q31_t)0x54b734ba, (q31_t)0xa00ba853, (q31_t)0x54a45be6, (q31_t)0x9ffb07e7, (q31_t)0x54917fce, (q31_t)0x9fea6b2f,
+  (q31_t)0x547ea073, (q31_t)0x9fd9d22a, (q31_t)0x546bbdd7, (q31_t)0x9fc93cdb, (q31_t)0x5458d7f9, (q31_t)0x9fb8ab41, (q31_t)0x5445eedb, (q31_t)0x9fa81d5e,
+  (q31_t)0x5433027d, (q31_t)0x9f979331, (q31_t)0x542012e1, (q31_t)0x9f870cbc, (q31_t)0x540d2005, (q31_t)0x9f7689ff, (q31_t)0x53fa29ed, (q31_t)0x9f660afb,
+  (q31_t)0x53e73097, (q31_t)0x9f558fb0, (q31_t)0x53d43406, (q31_t)0x9f45181f, (q31_t)0x53c13439, (q31_t)0x9f34a449, (q31_t)0x53ae3131, (q31_t)0x9f24342f,
+  (q31_t)0x539b2af0, (q31_t)0x9f13c7d0, (q31_t)0x53882175, (q31_t)0x9f035f2e, (q31_t)0x537514c2, (q31_t)0x9ef2fa49, (q31_t)0x536204d7, (q31_t)0x9ee29922,
+  (q31_t)0x534ef1b5, (q31_t)0x9ed23bb9, (q31_t)0x533bdb5d, (q31_t)0x9ec1e210, (q31_t)0x5328c1d0, (q31_t)0x9eb18c26, (q31_t)0x5315a50e, (q31_t)0x9ea139fd,
+  (q31_t)0x53028518, (q31_t)0x9e90eb94, (q31_t)0x52ef61ee, (q31_t)0x9e80a0ee, (q31_t)0x52dc3b92, (q31_t)0x9e705a09, (q31_t)0x52c91204, (q31_t)0x9e6016e8,
+  (q31_t)0x52b5e546, (q31_t)0x9e4fd78a, (q31_t)0x52a2b556, (q31_t)0x9e3f9bf0, (q31_t)0x528f8238, (q31_t)0x9e2f641b, (q31_t)0x527c4bea, (q31_t)0x9e1f300b,
+  (q31_t)0x5269126e, (q31_t)0x9e0effc1, (q31_t)0x5255d5c5, (q31_t)0x9dfed33e, (q31_t)0x524295f0, (q31_t)0x9deeaa82, (q31_t)0x522f52ee, (q31_t)0x9dde858e,
+  (q31_t)0x521c0cc2, (q31_t)0x9dce6463, (q31_t)0x5208c36a, (q31_t)0x9dbe4701, (q31_t)0x51f576ea, (q31_t)0x9dae2d68, (q31_t)0x51e22740, (q31_t)0x9d9e179a,
+  (q31_t)0x51ced46e, (q31_t)0x9d8e0597, (q31_t)0x51bb7e75, (q31_t)0x9d7df75f, (q31_t)0x51a82555, (q31_t)0x9d6decf4, (q31_t)0x5194c910, (q31_t)0x9d5de656,
+  (q31_t)0x518169a5, (q31_t)0x9d4de385, (q31_t)0x516e0715, (q31_t)0x9d3de482, (q31_t)0x515aa162, (q31_t)0x9d2de94d, (q31_t)0x5147388c, (q31_t)0x9d1df1e9,
+  (q31_t)0x5133cc94, (q31_t)0x9d0dfe54, (q31_t)0x51205d7b, (q31_t)0x9cfe0e8f, (q31_t)0x510ceb40, (q31_t)0x9cee229c, (q31_t)0x50f975e6, (q31_t)0x9cde3a7b,
+  (q31_t)0x50e5fd6d, (q31_t)0x9cce562c, (q31_t)0x50d281d5, (q31_t)0x9cbe75b0, (q31_t)0x50bf031f, (q31_t)0x9cae9907, (q31_t)0x50ab814d, (q31_t)0x9c9ec033,
+  (q31_t)0x5097fc5e, (q31_t)0x9c8eeb34, (q31_t)0x50847454, (q31_t)0x9c7f1a0a, (q31_t)0x5070e92f, (q31_t)0x9c6f4cb6, (q31_t)0x505d5af1, (q31_t)0x9c5f8339,
+  (q31_t)0x5049c999, (q31_t)0x9c4fbd93, (q31_t)0x50363529, (q31_t)0x9c3ffbc5, (q31_t)0x50229da1, (q31_t)0x9c303dcf, (q31_t)0x500f0302, (q31_t)0x9c2083b3,
+  (q31_t)0x4ffb654d, (q31_t)0x9c10cd70, (q31_t)0x4fe7c483, (q31_t)0x9c011b08, (q31_t)0x4fd420a4, (q31_t)0x9bf16c7a, (q31_t)0x4fc079b1, (q31_t)0x9be1c1c8,
+  (q31_t)0x4faccfab, (q31_t)0x9bd21af3, (q31_t)0x4f992293, (q31_t)0x9bc277fa, (q31_t)0x4f857269, (q31_t)0x9bb2d8de, (q31_t)0x4f71bf2e, (q31_t)0x9ba33da0,
+  (q31_t)0x4f5e08e3, (q31_t)0x9b93a641, (q31_t)0x4f4a4f89, (q31_t)0x9b8412c1, (q31_t)0x4f369320, (q31_t)0x9b748320, (q31_t)0x4f22d3aa, (q31_t)0x9b64f760,
+  (q31_t)0x4f0f1126, (q31_t)0x9b556f81, (q31_t)0x4efb4b96, (q31_t)0x9b45eb83, (q31_t)0x4ee782fb, (q31_t)0x9b366b68, (q31_t)0x4ed3b755, (q31_t)0x9b26ef2f,
+  (q31_t)0x4ebfe8a5, (q31_t)0x9b1776da, (q31_t)0x4eac16eb, (q31_t)0x9b080268, (q31_t)0x4e984229, (q31_t)0x9af891db, (q31_t)0x4e846a60, (q31_t)0x9ae92533,
+  (q31_t)0x4e708f8f, (q31_t)0x9ad9bc71, (q31_t)0x4e5cb1b9, (q31_t)0x9aca5795, (q31_t)0x4e48d0dd, (q31_t)0x9abaf6a1, (q31_t)0x4e34ecfc, (q31_t)0x9aab9993,
+  (q31_t)0x4e210617, (q31_t)0x9a9c406e, (q31_t)0x4e0d1c30, (q31_t)0x9a8ceb31, (q31_t)0x4df92f46, (q31_t)0x9a7d99de, (q31_t)0x4de53f5a, (q31_t)0x9a6e4c74,
+  (q31_t)0x4dd14c6e, (q31_t)0x9a5f02f5, (q31_t)0x4dbd5682, (q31_t)0x9a4fbd61, (q31_t)0x4da95d96, (q31_t)0x9a407bb9, (q31_t)0x4d9561ac, (q31_t)0x9a313dfc,
+  (q31_t)0x4d8162c4, (q31_t)0x9a22042d, (q31_t)0x4d6d60df, (q31_t)0x9a12ce4b, (q31_t)0x4d595bfe, (q31_t)0x9a039c57, (q31_t)0x4d455422, (q31_t)0x99f46e51,
+  (q31_t)0x4d31494b, (q31_t)0x99e5443b, (q31_t)0x4d1d3b7a, (q31_t)0x99d61e14, (q31_t)0x4d092ab0, (q31_t)0x99c6fbde, (q31_t)0x4cf516ee, (q31_t)0x99b7dd99,
+  (q31_t)0x4ce10034, (q31_t)0x99a8c345, (q31_t)0x4ccce684, (q31_t)0x9999ace3, (q31_t)0x4cb8c9dd, (q31_t)0x998a9a74, (q31_t)0x4ca4aa41, (q31_t)0x997b8bf8,
+  (q31_t)0x4c9087b1, (q31_t)0x996c816f, (q31_t)0x4c7c622d, (q31_t)0x995d7adc, (q31_t)0x4c6839b7, (q31_t)0x994e783d, (q31_t)0x4c540e4e, (q31_t)0x993f7993,
+  (q31_t)0x4c3fdff4, (q31_t)0x99307ee0, (q31_t)0x4c2baea9, (q31_t)0x99218824, (q31_t)0x4c177a6e, (q31_t)0x9912955f, (q31_t)0x4c034345, (q31_t)0x9903a691,
+  (q31_t)0x4bef092d, (q31_t)0x98f4bbbc, (q31_t)0x4bdacc28, (q31_t)0x98e5d4e0, (q31_t)0x4bc68c36, (q31_t)0x98d6f1fe, (q31_t)0x4bb24958, (q31_t)0x98c81316,
+  (q31_t)0x4b9e0390, (q31_t)0x98b93828, (q31_t)0x4b89badd, (q31_t)0x98aa6136, (q31_t)0x4b756f40, (q31_t)0x989b8e40, (q31_t)0x4b6120bb, (q31_t)0x988cbf46,
+  (q31_t)0x4b4ccf4d, (q31_t)0x987df449, (q31_t)0x4b387af9, (q31_t)0x986f2d4a, (q31_t)0x4b2423be, (q31_t)0x98606a49, (q31_t)0x4b0fc99d, (q31_t)0x9851ab46,
+  (q31_t)0x4afb6c98, (q31_t)0x9842f043, (q31_t)0x4ae70caf, (q31_t)0x98343940, (q31_t)0x4ad2a9e2, (q31_t)0x9825863d, (q31_t)0x4abe4433, (q31_t)0x9816d73b,
+  (q31_t)0x4aa9dba2, (q31_t)0x98082c3b, (q31_t)0x4a957030, (q31_t)0x97f9853d, (q31_t)0x4a8101de, (q31_t)0x97eae242, (q31_t)0x4a6c90ad, (q31_t)0x97dc4349,
+  (q31_t)0x4a581c9e, (q31_t)0x97cda855, (q31_t)0x4a43a5b0, (q31_t)0x97bf1165, (q31_t)0x4a2f2be6, (q31_t)0x97b07e7a, (q31_t)0x4a1aaf3f, (q31_t)0x97a1ef94,
+  (q31_t)0x4a062fbd, (q31_t)0x979364b5, (q31_t)0x49f1ad61, (q31_t)0x9784dddc, (q31_t)0x49dd282a, (q31_t)0x97765b0a, (q31_t)0x49c8a01b, (q31_t)0x9767dc41,
+  (q31_t)0x49b41533, (q31_t)0x9759617f, (q31_t)0x499f8774, (q31_t)0x974aeac6, (q31_t)0x498af6df, (q31_t)0x973c7817, (q31_t)0x49766373, (q31_t)0x972e0971,
+  (q31_t)0x4961cd33, (q31_t)0x971f9ed7, (q31_t)0x494d341e, (q31_t)0x97113847, (q31_t)0x49389836, (q31_t)0x9702d5c3, (q31_t)0x4923f97b, (q31_t)0x96f4774b,
+  (q31_t)0x490f57ee, (q31_t)0x96e61ce0, (q31_t)0x48fab391, (q31_t)0x96d7c682, (q31_t)0x48e60c62, (q31_t)0x96c97432, (q31_t)0x48d16265, (q31_t)0x96bb25f0,
+  (q31_t)0x48bcb599, (q31_t)0x96acdbbe, (q31_t)0x48a805ff, (q31_t)0x969e959b, (q31_t)0x48935397, (q31_t)0x96905388, (q31_t)0x487e9e64, (q31_t)0x96821585,
+  (q31_t)0x4869e665, (q31_t)0x9673db94, (q31_t)0x48552b9b, (q31_t)0x9665a5b4, (q31_t)0x48406e08, (q31_t)0x965773e7, (q31_t)0x482badab, (q31_t)0x9649462d,
+  (q31_t)0x4816ea86, (q31_t)0x963b1c86, (q31_t)0x48022499, (q31_t)0x962cf6f2, (q31_t)0x47ed5be6, (q31_t)0x961ed574, (q31_t)0x47d8906d, (q31_t)0x9610b80a,
+  (q31_t)0x47c3c22f, (q31_t)0x96029eb6, (q31_t)0x47aef12c, (q31_t)0x95f48977, (q31_t)0x479a1d67, (q31_t)0x95e67850, (q31_t)0x478546de, (q31_t)0x95d86b3f,
+  (q31_t)0x47706d93, (q31_t)0x95ca6247, (q31_t)0x475b9188, (q31_t)0x95bc5d66, (q31_t)0x4746b2bc, (q31_t)0x95ae5c9f, (q31_t)0x4731d131, (q31_t)0x95a05ff0,
+  (q31_t)0x471cece7, (q31_t)0x9592675c, (q31_t)0x470805df, (q31_t)0x958472e2, (q31_t)0x46f31c1a, (q31_t)0x95768283, (q31_t)0x46de2f99, (q31_t)0x9568963f,
+  (q31_t)0x46c9405c, (q31_t)0x955aae17, (q31_t)0x46b44e65, (q31_t)0x954cca0c, (q31_t)0x469f59b4, (q31_t)0x953eea1e, (q31_t)0x468a624a, (q31_t)0x95310e4e,
+  (q31_t)0x46756828, (q31_t)0x9523369c, (q31_t)0x46606b4e, (q31_t)0x95156308, (q31_t)0x464b6bbe, (q31_t)0x95079394, (q31_t)0x46366978, (q31_t)0x94f9c83f,
+  (q31_t)0x4621647d, (q31_t)0x94ec010b, (q31_t)0x460c5cce, (q31_t)0x94de3df8, (q31_t)0x45f7526b, (q31_t)0x94d07f05, (q31_t)0x45e24556, (q31_t)0x94c2c435,
+  (q31_t)0x45cd358f, (q31_t)0x94b50d87, (q31_t)0x45b82318, (q31_t)0x94a75afd, (q31_t)0x45a30df0, (q31_t)0x9499ac95, (q31_t)0x458df619, (q31_t)0x948c0252,
+  (q31_t)0x4578db93, (q31_t)0x947e5c33, (q31_t)0x4563be60, (q31_t)0x9470ba39, (q31_t)0x454e9e80, (q31_t)0x94631c65, (q31_t)0x45397bf4, (q31_t)0x945582b7,
+  (q31_t)0x452456bd, (q31_t)0x9447ed2f, (q31_t)0x450f2edb, (q31_t)0x943a5bcf, (q31_t)0x44fa0450, (q31_t)0x942cce96, (q31_t)0x44e4d71c, (q31_t)0x941f4585,
+  (q31_t)0x44cfa740, (q31_t)0x9411c09e, (q31_t)0x44ba74bd, (q31_t)0x94043fdf, (q31_t)0x44a53f93, (q31_t)0x93f6c34a, (q31_t)0x449007c4, (q31_t)0x93e94adf,
+  (q31_t)0x447acd50, (q31_t)0x93dbd6a0, (q31_t)0x44659039, (q31_t)0x93ce668b, (q31_t)0x4450507e, (q31_t)0x93c0faa3, (q31_t)0x443b0e21, (q31_t)0x93b392e6,
+  (q31_t)0x4425c923, (q31_t)0x93a62f57, (q31_t)0x44108184, (q31_t)0x9398cff5, (q31_t)0x43fb3746, (q31_t)0x938b74c1, (q31_t)0x43e5ea68, (q31_t)0x937e1dbb,
+  (q31_t)0x43d09aed, (q31_t)0x9370cae4, (q31_t)0x43bb48d4, (q31_t)0x93637c3d, (q31_t)0x43a5f41e, (q31_t)0x935631c5, (q31_t)0x43909ccd, (q31_t)0x9348eb7e,
+  (q31_t)0x437b42e1, (q31_t)0x933ba968, (q31_t)0x4365e65b, (q31_t)0x932e6b84, (q31_t)0x4350873c, (q31_t)0x932131d1, (q31_t)0x433b2585, (q31_t)0x9313fc51,
+  (q31_t)0x4325c135, (q31_t)0x9306cb04, (q31_t)0x43105a50, (q31_t)0x92f99deb, (q31_t)0x42faf0d4, (q31_t)0x92ec7505, (q31_t)0x42e584c3, (q31_t)0x92df5054,
+  (q31_t)0x42d0161e, (q31_t)0x92d22fd9, (q31_t)0x42baa4e6, (q31_t)0x92c51392, (q31_t)0x42a5311b, (q31_t)0x92b7fb82, (q31_t)0x428fbabe, (q31_t)0x92aae7a8,
+  (q31_t)0x427a41d0, (q31_t)0x929dd806, (q31_t)0x4264c653, (q31_t)0x9290cc9b, (q31_t)0x424f4845, (q31_t)0x9283c568, (q31_t)0x4239c7aa, (q31_t)0x9276c26d,
+  (q31_t)0x42244481, (q31_t)0x9269c3ac, (q31_t)0x420ebecb, (q31_t)0x925cc924, (q31_t)0x41f93689, (q31_t)0x924fd2d7, (q31_t)0x41e3abbc, (q31_t)0x9242e0c4,
+  (q31_t)0x41ce1e65, (q31_t)0x9235f2ec, (q31_t)0x41b88e84, (q31_t)0x9229094f, (q31_t)0x41a2fc1a, (q31_t)0x921c23ef, (q31_t)0x418d6729, (q31_t)0x920f42cb,
+  (q31_t)0x4177cfb1, (q31_t)0x920265e4, (q31_t)0x416235b2, (q31_t)0x91f58d3b, (q31_t)0x414c992f, (q31_t)0x91e8b8d0, (q31_t)0x4136fa27, (q31_t)0x91dbe8a4,
+  (q31_t)0x4121589b, (q31_t)0x91cf1cb6, (q31_t)0x410bb48c, (q31_t)0x91c25508, (q31_t)0x40f60dfb, (q31_t)0x91b5919a, (q31_t)0x40e064ea, (q31_t)0x91a8d26d,
+  (q31_t)0x40cab958, (q31_t)0x919c1781, (q31_t)0x40b50b46, (q31_t)0x918f60d6, (q31_t)0x409f5ab6, (q31_t)0x9182ae6d, (q31_t)0x4089a7a8, (q31_t)0x91760047,
+  (q31_t)0x4073f21d, (q31_t)0x91695663, (q31_t)0x405e3a16, (q31_t)0x915cb0c3, (q31_t)0x40487f94, (q31_t)0x91500f67, (q31_t)0x4032c297, (q31_t)0x91437250,
+  (q31_t)0x401d0321, (q31_t)0x9136d97d, (q31_t)0x40074132, (q31_t)0x912a44f0, (q31_t)0x3ff17cca, (q31_t)0x911db4a9, (q31_t)0x3fdbb5ec, (q31_t)0x911128a8,
+  (q31_t)0x3fc5ec98, (q31_t)0x9104a0ee, (q31_t)0x3fb020ce, (q31_t)0x90f81d7b, (q31_t)0x3f9a5290, (q31_t)0x90eb9e50, (q31_t)0x3f8481dd, (q31_t)0x90df236e,
+  (q31_t)0x3f6eaeb8, (q31_t)0x90d2acd4, (q31_t)0x3f58d921, (q31_t)0x90c63a83, (q31_t)0x3f430119, (q31_t)0x90b9cc7d, (q31_t)0x3f2d26a0, (q31_t)0x90ad62c0,
+  (q31_t)0x3f1749b8, (q31_t)0x90a0fd4e, (q31_t)0x3f016a61, (q31_t)0x90949c28, (q31_t)0x3eeb889c, (q31_t)0x90883f4d, (q31_t)0x3ed5a46b, (q31_t)0x907be6be,
+  (q31_t)0x3ebfbdcd, (q31_t)0x906f927c, (q31_t)0x3ea9d4c3, (q31_t)0x90634287, (q31_t)0x3e93e950, (q31_t)0x9056f6df, (q31_t)0x3e7dfb73, (q31_t)0x904aaf86,
+  (q31_t)0x3e680b2c, (q31_t)0x903e6c7b, (q31_t)0x3e52187f, (q31_t)0x90322dbf, (q31_t)0x3e3c2369, (q31_t)0x9025f352, (q31_t)0x3e262bee, (q31_t)0x9019bd36,
+  (q31_t)0x3e10320d, (q31_t)0x900d8b69, (q31_t)0x3dfa35c8, (q31_t)0x90015dee, (q31_t)0x3de4371f, (q31_t)0x8ff534c4, (q31_t)0x3dce3614, (q31_t)0x8fe90fec,
+  (q31_t)0x3db832a6, (q31_t)0x8fdcef66, (q31_t)0x3da22cd7, (q31_t)0x8fd0d333, (q31_t)0x3d8c24a8, (q31_t)0x8fc4bb53, (q31_t)0x3d761a19, (q31_t)0x8fb8a7c7,
+  (q31_t)0x3d600d2c, (q31_t)0x8fac988f, (q31_t)0x3d49fde1, (q31_t)0x8fa08dab, (q31_t)0x3d33ec39, (q31_t)0x8f94871d, (q31_t)0x3d1dd835, (q31_t)0x8f8884e4,
+  (q31_t)0x3d07c1d6, (q31_t)0x8f7c8701, (q31_t)0x3cf1a91c, (q31_t)0x8f708d75, (q31_t)0x3cdb8e09, (q31_t)0x8f649840, (q31_t)0x3cc5709e, (q31_t)0x8f58a761,
+  (q31_t)0x3caf50da, (q31_t)0x8f4cbadb, (q31_t)0x3c992ec0, (q31_t)0x8f40d2ad, (q31_t)0x3c830a50, (q31_t)0x8f34eed8, (q31_t)0x3c6ce38a, (q31_t)0x8f290f5c,
+  (q31_t)0x3c56ba70, (q31_t)0x8f1d343a, (q31_t)0x3c408f03, (q31_t)0x8f115d72, (q31_t)0x3c2a6142, (q31_t)0x8f058b04, (q31_t)0x3c143130, (q31_t)0x8ef9bcf2,
+  (q31_t)0x3bfdfecd, (q31_t)0x8eedf33b, (q31_t)0x3be7ca1a, (q31_t)0x8ee22de0, (q31_t)0x3bd19318, (q31_t)0x8ed66ce1, (q31_t)0x3bbb59c7, (q31_t)0x8ecab040,
+  (q31_t)0x3ba51e29, (q31_t)0x8ebef7fb, (q31_t)0x3b8ee03e, (q31_t)0x8eb34415, (q31_t)0x3b78a007, (q31_t)0x8ea7948c, (q31_t)0x3b625d86, (q31_t)0x8e9be963,
+  (q31_t)0x3b4c18ba, (q31_t)0x8e904298, (q31_t)0x3b35d1a5, (q31_t)0x8e84a02d, (q31_t)0x3b1f8848, (q31_t)0x8e790222, (q31_t)0x3b093ca3, (q31_t)0x8e6d6877,
+  (q31_t)0x3af2eeb7, (q31_t)0x8e61d32e, (q31_t)0x3adc9e86, (q31_t)0x8e564246, (q31_t)0x3ac64c0f, (q31_t)0x8e4ab5bf, (q31_t)0x3aaff755, (q31_t)0x8e3f2d9b,
+  (q31_t)0x3a99a057, (q31_t)0x8e33a9da, (q31_t)0x3a834717, (q31_t)0x8e282a7b, (q31_t)0x3a6ceb96, (q31_t)0x8e1caf80, (q31_t)0x3a568dd4, (q31_t)0x8e1138ea,
+  (q31_t)0x3a402dd2, (q31_t)0x8e05c6b7, (q31_t)0x3a29cb91, (q31_t)0x8dfa58ea, (q31_t)0x3a136712, (q31_t)0x8deeef82, (q31_t)0x39fd0056, (q31_t)0x8de38a80,
+  (q31_t)0x39e6975e, (q31_t)0x8dd829e4, (q31_t)0x39d02c2a, (q31_t)0x8dcccdaf, (q31_t)0x39b9bebc, (q31_t)0x8dc175e0, (q31_t)0x39a34f13, (q31_t)0x8db6227a,
+  (q31_t)0x398cdd32, (q31_t)0x8daad37b, (q31_t)0x39766919, (q31_t)0x8d9f88e5, (q31_t)0x395ff2c9, (q31_t)0x8d9442b8, (q31_t)0x39497a43, (q31_t)0x8d8900f3,
+  (q31_t)0x3932ff87, (q31_t)0x8d7dc399, (q31_t)0x391c8297, (q31_t)0x8d728aa9, (q31_t)0x39060373, (q31_t)0x8d675623, (q31_t)0x38ef821c, (q31_t)0x8d5c2609,
+  (q31_t)0x38d8fe93, (q31_t)0x8d50fa59, (q31_t)0x38c278d9, (q31_t)0x8d45d316, (q31_t)0x38abf0ef, (q31_t)0x8d3ab03f, (q31_t)0x389566d6, (q31_t)0x8d2f91d5,
+  (q31_t)0x387eda8e, (q31_t)0x8d2477d8, (q31_t)0x38684c19, (q31_t)0x8d196249, (q31_t)0x3851bb77, (q31_t)0x8d0e5127, (q31_t)0x383b28a9, (q31_t)0x8d034474,
+  (q31_t)0x382493b0, (q31_t)0x8cf83c30, (q31_t)0x380dfc8d, (q31_t)0x8ced385b, (q31_t)0x37f76341, (q31_t)0x8ce238f6, (q31_t)0x37e0c7cc, (q31_t)0x8cd73e01,
+  (q31_t)0x37ca2a30, (q31_t)0x8ccc477d, (q31_t)0x37b38a6d, (q31_t)0x8cc1556a, (q31_t)0x379ce885, (q31_t)0x8cb667c8, (q31_t)0x37864477, (q31_t)0x8cab7e98,
+  (q31_t)0x376f9e46, (q31_t)0x8ca099da, (q31_t)0x3758f5f2, (q31_t)0x8c95b98f, (q31_t)0x37424b7b, (q31_t)0x8c8addb7, (q31_t)0x372b9ee3, (q31_t)0x8c800652,
+  (q31_t)0x3714f02a, (q31_t)0x8c753362, (q31_t)0x36fe3f52, (q31_t)0x8c6a64e5, (q31_t)0x36e78c5b, (q31_t)0x8c5f9ade, (q31_t)0x36d0d746, (q31_t)0x8c54d54c,
+  (q31_t)0x36ba2014, (q31_t)0x8c4a142f, (q31_t)0x36a366c6, (q31_t)0x8c3f5788, (q31_t)0x368cab5c, (q31_t)0x8c349f58, (q31_t)0x3675edd9, (q31_t)0x8c29eb9f,
+  (q31_t)0x365f2e3b, (q31_t)0x8c1f3c5d, (q31_t)0x36486c86, (q31_t)0x8c149192, (q31_t)0x3631a8b8, (q31_t)0x8c09eb40, (q31_t)0x361ae2d3, (q31_t)0x8bff4966,
+  (q31_t)0x36041ad9, (q31_t)0x8bf4ac05, (q31_t)0x35ed50c9, (q31_t)0x8bea131e, (q31_t)0x35d684a6, (q31_t)0x8bdf7eb0, (q31_t)0x35bfb66e, (q31_t)0x8bd4eebc,
+  (q31_t)0x35a8e625, (q31_t)0x8bca6343, (q31_t)0x359213c9, (q31_t)0x8bbfdc44, (q31_t)0x357b3f5d, (q31_t)0x8bb559c1, (q31_t)0x356468e2, (q31_t)0x8baadbba,
+  (q31_t)0x354d9057, (q31_t)0x8ba0622f, (q31_t)0x3536b5be, (q31_t)0x8b95ed21, (q31_t)0x351fd918, (q31_t)0x8b8b7c8f, (q31_t)0x3508fa66, (q31_t)0x8b81107b,
+  (q31_t)0x34f219a8, (q31_t)0x8b76a8e4, (q31_t)0x34db36df, (q31_t)0x8b6c45cc, (q31_t)0x34c4520d, (q31_t)0x8b61e733, (q31_t)0x34ad6b32, (q31_t)0x8b578d18,
+  (q31_t)0x34968250, (q31_t)0x8b4d377c, (q31_t)0x347f9766, (q31_t)0x8b42e661, (q31_t)0x3468aa76, (q31_t)0x8b3899c6, (q31_t)0x3451bb81, (q31_t)0x8b2e51ab,
+  (q31_t)0x343aca87, (q31_t)0x8b240e11, (q31_t)0x3423d78a, (q31_t)0x8b19cef8, (q31_t)0x340ce28b, (q31_t)0x8b0f9462, (q31_t)0x33f5eb89, (q31_t)0x8b055e4d,
+  (q31_t)0x33def287, (q31_t)0x8afb2cbb, (q31_t)0x33c7f785, (q31_t)0x8af0ffac, (q31_t)0x33b0fa84, (q31_t)0x8ae6d720, (q31_t)0x3399fb85, (q31_t)0x8adcb318,
+  (q31_t)0x3382fa88, (q31_t)0x8ad29394, (q31_t)0x336bf78f, (q31_t)0x8ac87894, (q31_t)0x3354f29b, (q31_t)0x8abe6219, (q31_t)0x333debab, (q31_t)0x8ab45024,
+  (q31_t)0x3326e2c3, (q31_t)0x8aaa42b4, (q31_t)0x330fd7e1, (q31_t)0x8aa039cb, (q31_t)0x32f8cb07, (q31_t)0x8a963567, (q31_t)0x32e1bc36, (q31_t)0x8a8c358b,
+  (q31_t)0x32caab6f, (q31_t)0x8a823a36, (q31_t)0x32b398b3, (q31_t)0x8a784368, (q31_t)0x329c8402, (q31_t)0x8a6e5123, (q31_t)0x32856d5e, (q31_t)0x8a646365,
+  (q31_t)0x326e54c7, (q31_t)0x8a5a7a31, (q31_t)0x32573a3f, (q31_t)0x8a509585, (q31_t)0x32401dc6, (q31_t)0x8a46b564, (q31_t)0x3228ff5c, (q31_t)0x8a3cd9cc,
+  (q31_t)0x3211df04, (q31_t)0x8a3302be, (q31_t)0x31fabcbd, (q31_t)0x8a29303b, (q31_t)0x31e39889, (q31_t)0x8a1f6243, (q31_t)0x31cc7269, (q31_t)0x8a1598d6,
+  (q31_t)0x31b54a5e, (q31_t)0x8a0bd3f5, (q31_t)0x319e2067, (q31_t)0x8a0213a0, (q31_t)0x3186f487, (q31_t)0x89f857d8, (q31_t)0x316fc6be, (q31_t)0x89eea09d,
+  (q31_t)0x3158970e, (q31_t)0x89e4edef, (q31_t)0x31416576, (q31_t)0x89db3fcf, (q31_t)0x312a31f8, (q31_t)0x89d1963c, (q31_t)0x3112fc95, (q31_t)0x89c7f138,
+  (q31_t)0x30fbc54d, (q31_t)0x89be50c3, (q31_t)0x30e48c22, (q31_t)0x89b4b4dd, (q31_t)0x30cd5115, (q31_t)0x89ab1d87, (q31_t)0x30b61426, (q31_t)0x89a18ac0,
+  (q31_t)0x309ed556, (q31_t)0x8997fc8a, (q31_t)0x308794a6, (q31_t)0x898e72e4, (q31_t)0x30705217, (q31_t)0x8984edcf, (q31_t)0x30590dab, (q31_t)0x897b6d4c,
+  (q31_t)0x3041c761, (q31_t)0x8971f15a, (q31_t)0x302a7f3a, (q31_t)0x896879fb, (q31_t)0x30133539, (q31_t)0x895f072e, (q31_t)0x2ffbe95d, (q31_t)0x895598f3,
+  (q31_t)0x2fe49ba7, (q31_t)0x894c2f4c, (q31_t)0x2fcd4c19, (q31_t)0x8942ca39, (q31_t)0x2fb5fab2, (q31_t)0x893969b9, (q31_t)0x2f9ea775, (q31_t)0x89300dce,
+  (q31_t)0x2f875262, (q31_t)0x8926b677, (q31_t)0x2f6ffb7a, (q31_t)0x891d63b5, (q31_t)0x2f58a2be, (q31_t)0x89141589, (q31_t)0x2f41482e, (q31_t)0x890acbf2,
+  (q31_t)0x2f29ebcc, (q31_t)0x890186f2, (q31_t)0x2f128d99, (q31_t)0x88f84687, (q31_t)0x2efb2d95, (q31_t)0x88ef0ab4, (q31_t)0x2ee3cbc1, (q31_t)0x88e5d378,
+  (q31_t)0x2ecc681e, (q31_t)0x88dca0d3, (q31_t)0x2eb502ae, (q31_t)0x88d372c6, (q31_t)0x2e9d9b70, (q31_t)0x88ca4951, (q31_t)0x2e863267, (q31_t)0x88c12475,
+  (q31_t)0x2e6ec792, (q31_t)0x88b80432, (q31_t)0x2e575af3, (q31_t)0x88aee888, (q31_t)0x2e3fec8b, (q31_t)0x88a5d177, (q31_t)0x2e287c5a, (q31_t)0x889cbf01,
+  (q31_t)0x2e110a62, (q31_t)0x8893b125, (q31_t)0x2df996a3, (q31_t)0x888aa7e3, (q31_t)0x2de2211e, (q31_t)0x8881a33d, (q31_t)0x2dcaa9d5, (q31_t)0x8878a332,
+  (q31_t)0x2db330c7, (q31_t)0x886fa7c2, (q31_t)0x2d9bb5f6, (q31_t)0x8866b0ef, (q31_t)0x2d843964, (q31_t)0x885dbeb8, (q31_t)0x2d6cbb10, (q31_t)0x8854d11e,
+  (q31_t)0x2d553afc, (q31_t)0x884be821, (q31_t)0x2d3db928, (q31_t)0x884303c1, (q31_t)0x2d263596, (q31_t)0x883a23ff, (q31_t)0x2d0eb046, (q31_t)0x883148db,
+  (q31_t)0x2cf72939, (q31_t)0x88287256, (q31_t)0x2cdfa071, (q31_t)0x881fa06f, (q31_t)0x2cc815ee, (q31_t)0x8816d327, (q31_t)0x2cb089b1, (q31_t)0x880e0a7f,
+  (q31_t)0x2c98fbba, (q31_t)0x88054677, (q31_t)0x2c816c0c, (q31_t)0x87fc870f, (q31_t)0x2c69daa6, (q31_t)0x87f3cc48, (q31_t)0x2c52478a, (q31_t)0x87eb1621,
+  (q31_t)0x2c3ab2b9, (q31_t)0x87e2649b, (q31_t)0x2c231c33, (q31_t)0x87d9b7b7, (q31_t)0x2c0b83fa, (q31_t)0x87d10f75, (q31_t)0x2bf3ea0d, (q31_t)0x87c86bd5,
+  (q31_t)0x2bdc4e6f, (q31_t)0x87bfccd7, (q31_t)0x2bc4b120, (q31_t)0x87b7327d, (q31_t)0x2bad1221, (q31_t)0x87ae9cc5, (q31_t)0x2b957173, (q31_t)0x87a60bb1,
+  (q31_t)0x2b7dcf17, (q31_t)0x879d7f41, (q31_t)0x2b662b0e, (q31_t)0x8794f774, (q31_t)0x2b4e8558, (q31_t)0x878c744d, (q31_t)0x2b36ddf7, (q31_t)0x8783f5ca,
+  (q31_t)0x2b1f34eb, (q31_t)0x877b7bec, (q31_t)0x2b078a36, (q31_t)0x877306b4, (q31_t)0x2aefddd8, (q31_t)0x876a9621, (q31_t)0x2ad82fd2, (q31_t)0x87622a35,
+  (q31_t)0x2ac08026, (q31_t)0x8759c2ef, (q31_t)0x2aa8ced3, (q31_t)0x87516050, (q31_t)0x2a911bdc, (q31_t)0x87490258, (q31_t)0x2a796740, (q31_t)0x8740a907,
+  (q31_t)0x2a61b101, (q31_t)0x8738545e, (q31_t)0x2a49f920, (q31_t)0x8730045d, (q31_t)0x2a323f9e, (q31_t)0x8727b905, (q31_t)0x2a1a847b, (q31_t)0x871f7255,
+  (q31_t)0x2a02c7b8, (q31_t)0x8717304e, (q31_t)0x29eb0957, (q31_t)0x870ef2f1, (q31_t)0x29d34958, (q31_t)0x8706ba3d, (q31_t)0x29bb87bc, (q31_t)0x86fe8633,
+  (q31_t)0x29a3c485, (q31_t)0x86f656d3, (q31_t)0x298bffb2, (q31_t)0x86ee2c1e, (q31_t)0x29743946, (q31_t)0x86e60614, (q31_t)0x295c7140, (q31_t)0x86dde4b5,
+  (q31_t)0x2944a7a2, (q31_t)0x86d5c802, (q31_t)0x292cdc6d, (q31_t)0x86cdaffa, (q31_t)0x29150fa1, (q31_t)0x86c59c9f, (q31_t)0x28fd4140, (q31_t)0x86bd8df0,
+  (q31_t)0x28e5714b, (q31_t)0x86b583ee, (q31_t)0x28cd9fc1, (q31_t)0x86ad7e99, (q31_t)0x28b5cca5, (q31_t)0x86a57df2, (q31_t)0x289df7f8, (q31_t)0x869d81f8,
+  (q31_t)0x288621b9, (q31_t)0x86958aac, (q31_t)0x286e49ea, (q31_t)0x868d980e, (q31_t)0x2856708d, (q31_t)0x8685aa20, (q31_t)0x283e95a1, (q31_t)0x867dc0e0,
+  (q31_t)0x2826b928, (q31_t)0x8675dc4f, (q31_t)0x280edb23, (q31_t)0x866dfc6e, (q31_t)0x27f6fb92, (q31_t)0x8666213c, (q31_t)0x27df1a77, (q31_t)0x865e4abb,
+  (q31_t)0x27c737d3, (q31_t)0x865678eb, (q31_t)0x27af53a6, (q31_t)0x864eabcb, (q31_t)0x27976df1, (q31_t)0x8646e35c, (q31_t)0x277f86b5, (q31_t)0x863f1f9e,
+  (q31_t)0x27679df4, (q31_t)0x86376092, (q31_t)0x274fb3ae, (q31_t)0x862fa638, (q31_t)0x2737c7e3, (q31_t)0x8627f091, (q31_t)0x271fda96, (q31_t)0x86203f9c,
+  (q31_t)0x2707ebc7, (q31_t)0x86189359, (q31_t)0x26effb76, (q31_t)0x8610ebca, (q31_t)0x26d809a5, (q31_t)0x860948ef, (q31_t)0x26c01655, (q31_t)0x8601aac7,
+  (q31_t)0x26a82186, (q31_t)0x85fa1153, (q31_t)0x26902b39, (q31_t)0x85f27c93, (q31_t)0x26783370, (q31_t)0x85eaec88, (q31_t)0x26603a2c, (q31_t)0x85e36132,
+  (q31_t)0x26483f6c, (q31_t)0x85dbda91, (q31_t)0x26304333, (q31_t)0x85d458a6, (q31_t)0x26184581, (q31_t)0x85ccdb70, (q31_t)0x26004657, (q31_t)0x85c562f1,
+  (q31_t)0x25e845b6, (q31_t)0x85bdef28, (q31_t)0x25d0439f, (q31_t)0x85b68015, (q31_t)0x25b84012, (q31_t)0x85af15b9, (q31_t)0x25a03b11, (q31_t)0x85a7b015,
+  (q31_t)0x2588349d, (q31_t)0x85a04f28, (q31_t)0x25702cb7, (q31_t)0x8598f2f3, (q31_t)0x2558235f, (q31_t)0x85919b76, (q31_t)0x25401896, (q31_t)0x858a48b1,
+  (q31_t)0x25280c5e, (q31_t)0x8582faa5, (q31_t)0x250ffeb7, (q31_t)0x857bb152, (q31_t)0x24f7efa2, (q31_t)0x85746cb8, (q31_t)0x24dfdf20, (q31_t)0x856d2cd7,
+  (q31_t)0x24c7cd33, (q31_t)0x8565f1b0, (q31_t)0x24afb9da, (q31_t)0x855ebb44, (q31_t)0x2497a517, (q31_t)0x85578991, (q31_t)0x247f8eec, (q31_t)0x85505c99,
+  (q31_t)0x24677758, (q31_t)0x8549345c, (q31_t)0x244f5e5c, (q31_t)0x854210db, (q31_t)0x243743fa, (q31_t)0x853af214, (q31_t)0x241f2833, (q31_t)0x8533d809,
+  (q31_t)0x24070b08, (q31_t)0x852cc2bb, (q31_t)0x23eeec78, (q31_t)0x8525b228, (q31_t)0x23d6cc87, (q31_t)0x851ea652, (q31_t)0x23beab33, (q31_t)0x85179f39,
+  (q31_t)0x23a6887f, (q31_t)0x85109cdd, (q31_t)0x238e646a, (q31_t)0x85099f3e, (q31_t)0x23763ef7, (q31_t)0x8502a65c, (q31_t)0x235e1826, (q31_t)0x84fbb239,
+  (q31_t)0x2345eff8, (q31_t)0x84f4c2d4, (q31_t)0x232dc66d, (q31_t)0x84edd82d, (q31_t)0x23159b88, (q31_t)0x84e6f244, (q31_t)0x22fd6f48, (q31_t)0x84e0111b,
+  (q31_t)0x22e541af, (q31_t)0x84d934b1, (q31_t)0x22cd12bd, (q31_t)0x84d25d06, (q31_t)0x22b4e274, (q31_t)0x84cb8a1b, (q31_t)0x229cb0d5, (q31_t)0x84c4bbf0,
+  (q31_t)0x22847de0, (q31_t)0x84bdf286, (q31_t)0x226c4996, (q31_t)0x84b72ddb, (q31_t)0x225413f8, (q31_t)0x84b06df2, (q31_t)0x223bdd08, (q31_t)0x84a9b2ca,
+  (q31_t)0x2223a4c5, (q31_t)0x84a2fc62, (q31_t)0x220b6b32, (q31_t)0x849c4abd, (q31_t)0x21f3304f, (q31_t)0x84959dd9, (q31_t)0x21daf41d, (q31_t)0x848ef5b7,
+  (q31_t)0x21c2b69c, (q31_t)0x84885258, (q31_t)0x21aa77cf, (q31_t)0x8481b3bb, (q31_t)0x219237b5, (q31_t)0x847b19e1, (q31_t)0x2179f64f, (q31_t)0x847484ca,
+  (q31_t)0x2161b3a0, (q31_t)0x846df477, (q31_t)0x21496fa7, (q31_t)0x846768e7, (q31_t)0x21312a65, (q31_t)0x8460e21a, (q31_t)0x2118e3dc, (q31_t)0x845a6012,
+  (q31_t)0x21009c0c, (q31_t)0x8453e2cf, (q31_t)0x20e852f6, (q31_t)0x844d6a50, (q31_t)0x20d0089c, (q31_t)0x8446f695, (q31_t)0x20b7bcfe, (q31_t)0x844087a0,
+  (q31_t)0x209f701c, (q31_t)0x843a1d70, (q31_t)0x208721f9, (q31_t)0x8433b806, (q31_t)0x206ed295, (q31_t)0x842d5762, (q31_t)0x205681f1, (q31_t)0x8426fb84,
+  (q31_t)0x203e300d, (q31_t)0x8420a46c, (q31_t)0x2025dcec, (q31_t)0x841a521a, (q31_t)0x200d888d, (q31_t)0x84140490, (q31_t)0x1ff532f2, (q31_t)0x840dbbcc,
+  (q31_t)0x1fdcdc1b, (q31_t)0x840777d0, (q31_t)0x1fc4840a, (q31_t)0x8401389b, (q31_t)0x1fac2abf, (q31_t)0x83fafe2e, (q31_t)0x1f93d03c, (q31_t)0x83f4c889,
+  (q31_t)0x1f7b7481, (q31_t)0x83ee97ad, (q31_t)0x1f63178f, (q31_t)0x83e86b99, (q31_t)0x1f4ab968, (q31_t)0x83e2444d, (q31_t)0x1f325a0b, (q31_t)0x83dc21cb,
+  (q31_t)0x1f19f97b, (q31_t)0x83d60412, (q31_t)0x1f0197b8, (q31_t)0x83cfeb22, (q31_t)0x1ee934c3, (q31_t)0x83c9d6fc, (q31_t)0x1ed0d09d, (q31_t)0x83c3c7a0,
+  (q31_t)0x1eb86b46, (q31_t)0x83bdbd0e, (q31_t)0x1ea004c1, (q31_t)0x83b7b746, (q31_t)0x1e879d0d, (q31_t)0x83b1b649, (q31_t)0x1e6f342c, (q31_t)0x83abba17,
+  (q31_t)0x1e56ca1e, (q31_t)0x83a5c2b0, (q31_t)0x1e3e5ee5, (q31_t)0x839fd014, (q31_t)0x1e25f282, (q31_t)0x8399e244, (q31_t)0x1e0d84f5, (q31_t)0x8393f940,
+  (q31_t)0x1df5163f, (q31_t)0x838e1507, (q31_t)0x1ddca662, (q31_t)0x8388359b, (q31_t)0x1dc4355e, (q31_t)0x83825afb, (q31_t)0x1dabc334, (q31_t)0x837c8528,
+  (q31_t)0x1d934fe5, (q31_t)0x8376b422, (q31_t)0x1d7adb73, (q31_t)0x8370e7e9, (q31_t)0x1d6265dd, (q31_t)0x836b207d, (q31_t)0x1d49ef26, (q31_t)0x83655ddf,
+  (q31_t)0x1d31774d, (q31_t)0x835fa00f, (q31_t)0x1d18fe54, (q31_t)0x8359e70d, (q31_t)0x1d00843d, (q31_t)0x835432d8, (q31_t)0x1ce80906, (q31_t)0x834e8373,
+  (q31_t)0x1ccf8cb3, (q31_t)0x8348d8dc, (q31_t)0x1cb70f43, (q31_t)0x83433314, (q31_t)0x1c9e90b8, (q31_t)0x833d921b, (q31_t)0x1c861113, (q31_t)0x8337f5f1,
+  (q31_t)0x1c6d9053, (q31_t)0x83325e97, (q31_t)0x1c550e7c, (q31_t)0x832ccc0d, (q31_t)0x1c3c8b8c, (q31_t)0x83273e52, (q31_t)0x1c240786, (q31_t)0x8321b568,
+  (q31_t)0x1c0b826a, (q31_t)0x831c314e, (q31_t)0x1bf2fc3a, (q31_t)0x8316b205, (q31_t)0x1bda74f6, (q31_t)0x8311378d, (q31_t)0x1bc1ec9e, (q31_t)0x830bc1e6,
+  (q31_t)0x1ba96335, (q31_t)0x83065110, (q31_t)0x1b90d8bb, (q31_t)0x8300e50b, (q31_t)0x1b784d30, (q31_t)0x82fb7dd8, (q31_t)0x1b5fc097, (q31_t)0x82f61b77,
+  (q31_t)0x1b4732ef, (q31_t)0x82f0bde8, (q31_t)0x1b2ea43a, (q31_t)0x82eb652b, (q31_t)0x1b161479, (q31_t)0x82e61141, (q31_t)0x1afd83ad, (q31_t)0x82e0c22a,
+  (q31_t)0x1ae4f1d6, (q31_t)0x82db77e5, (q31_t)0x1acc5ef6, (q31_t)0x82d63274, (q31_t)0x1ab3cb0d, (q31_t)0x82d0f1d5, (q31_t)0x1a9b361d, (q31_t)0x82cbb60b,
+  (q31_t)0x1a82a026, (q31_t)0x82c67f14, (q31_t)0x1a6a0929, (q31_t)0x82c14cf1, (q31_t)0x1a517128, (q31_t)0x82bc1fa2, (q31_t)0x1a38d823, (q31_t)0x82b6f727,
+  (q31_t)0x1a203e1b, (q31_t)0x82b1d381, (q31_t)0x1a07a311, (q31_t)0x82acb4b0, (q31_t)0x19ef0707, (q31_t)0x82a79ab3, (q31_t)0x19d669fc, (q31_t)0x82a2858c,
+  (q31_t)0x19bdcbf3, (q31_t)0x829d753a, (q31_t)0x19a52ceb, (q31_t)0x829869be, (q31_t)0x198c8ce7, (q31_t)0x82936317, (q31_t)0x1973ebe6, (q31_t)0x828e6146,
+  (q31_t)0x195b49ea, (q31_t)0x8289644b, (q31_t)0x1942a6f3, (q31_t)0x82846c26, (q31_t)0x192a0304, (q31_t)0x827f78d8, (q31_t)0x19115e1c, (q31_t)0x827a8a61,
+  (q31_t)0x18f8b83c, (q31_t)0x8275a0c0, (q31_t)0x18e01167, (q31_t)0x8270bbf7, (q31_t)0x18c7699b, (q31_t)0x826bdc04, (q31_t)0x18aec0db, (q31_t)0x826700e9,
+  (q31_t)0x18961728, (q31_t)0x82622aa6, (q31_t)0x187d6c82, (q31_t)0x825d593a, (q31_t)0x1864c0ea, (q31_t)0x82588ca7, (q31_t)0x184c1461, (q31_t)0x8253c4eb,
+  (q31_t)0x183366e9, (q31_t)0x824f0208, (q31_t)0x181ab881, (q31_t)0x824a43fe, (q31_t)0x1802092c, (q31_t)0x82458acc, (q31_t)0x17e958ea, (q31_t)0x8240d673,
+  (q31_t)0x17d0a7bc, (q31_t)0x823c26f3, (q31_t)0x17b7f5a3, (q31_t)0x82377c4c, (q31_t)0x179f429f, (q31_t)0x8232d67f, (q31_t)0x17868eb3, (q31_t)0x822e358b,
+  (q31_t)0x176dd9de, (q31_t)0x82299971, (q31_t)0x17552422, (q31_t)0x82250232, (q31_t)0x173c6d80, (q31_t)0x82206fcc, (q31_t)0x1723b5f9, (q31_t)0x821be240,
+  (q31_t)0x170afd8d, (q31_t)0x82175990, (q31_t)0x16f2443e, (q31_t)0x8212d5b9, (q31_t)0x16d98a0c, (q31_t)0x820e56be, (q31_t)0x16c0cef9, (q31_t)0x8209dc9e,
+  (q31_t)0x16a81305, (q31_t)0x82056758, (q31_t)0x168f5632, (q31_t)0x8200f6ef, (q31_t)0x1676987f, (q31_t)0x81fc8b60, (q31_t)0x165dd9f0, (q31_t)0x81f824ae,
+  (q31_t)0x16451a83, (q31_t)0x81f3c2d7, (q31_t)0x162c5a3b, (q31_t)0x81ef65dc, (q31_t)0x16139918, (q31_t)0x81eb0dbe, (q31_t)0x15fad71b, (q31_t)0x81e6ba7c,
+  (q31_t)0x15e21445, (q31_t)0x81e26c16, (q31_t)0x15c95097, (q31_t)0x81de228d, (q31_t)0x15b08c12, (q31_t)0x81d9dde1, (q31_t)0x1597c6b7, (q31_t)0x81d59e13,
+  (q31_t)0x157f0086, (q31_t)0x81d16321, (q31_t)0x15663982, (q31_t)0x81cd2d0c, (q31_t)0x154d71aa, (q31_t)0x81c8fbd6, (q31_t)0x1534a901, (q31_t)0x81c4cf7d,
+  (q31_t)0x151bdf86, (q31_t)0x81c0a801, (q31_t)0x1503153a, (q31_t)0x81bc8564, (q31_t)0x14ea4a1f, (q31_t)0x81b867a5, (q31_t)0x14d17e36, (q31_t)0x81b44ec4,
+  (q31_t)0x14b8b17f, (q31_t)0x81b03ac2, (q31_t)0x149fe3fc, (q31_t)0x81ac2b9e, (q31_t)0x148715ae, (q31_t)0x81a82159, (q31_t)0x146e4694, (q31_t)0x81a41bf4,
+  (q31_t)0x145576b1, (q31_t)0x81a01b6d, (q31_t)0x143ca605, (q31_t)0x819c1fc5, (q31_t)0x1423d492, (q31_t)0x819828fd, (q31_t)0x140b0258, (q31_t)0x81943715,
+  (q31_t)0x13f22f58, (q31_t)0x81904a0c, (q31_t)0x13d95b93, (q31_t)0x818c61e3, (q31_t)0x13c0870a, (q31_t)0x81887e9a, (q31_t)0x13a7b1bf, (q31_t)0x8184a032,
+  (q31_t)0x138edbb1, (q31_t)0x8180c6a9, (q31_t)0x137604e2, (q31_t)0x817cf201, (q31_t)0x135d2d53, (q31_t)0x8179223a, (q31_t)0x13445505, (q31_t)0x81755754,
+  (q31_t)0x132b7bf9, (q31_t)0x8171914e, (q31_t)0x1312a230, (q31_t)0x816dd02a, (q31_t)0x12f9c7aa, (q31_t)0x816a13e6, (q31_t)0x12e0ec6a, (q31_t)0x81665c84,
+  (q31_t)0x12c8106f, (q31_t)0x8162aa04, (q31_t)0x12af33ba, (q31_t)0x815efc65, (q31_t)0x1296564d, (q31_t)0x815b53a8, (q31_t)0x127d7829, (q31_t)0x8157afcd,
+  (q31_t)0x1264994e, (q31_t)0x815410d4, (q31_t)0x124bb9be, (q31_t)0x815076bd, (q31_t)0x1232d979, (q31_t)0x814ce188, (q31_t)0x1219f880, (q31_t)0x81495136,
+  (q31_t)0x120116d5, (q31_t)0x8145c5c7, (q31_t)0x11e83478, (q31_t)0x81423f3a, (q31_t)0x11cf516a, (q31_t)0x813ebd90, (q31_t)0x11b66dad, (q31_t)0x813b40ca,
+  (q31_t)0x119d8941, (q31_t)0x8137c8e6, (q31_t)0x1184a427, (q31_t)0x813455e6, (q31_t)0x116bbe60, (q31_t)0x8130e7c9, (q31_t)0x1152d7ed, (q31_t)0x812d7e8f,
+  (q31_t)0x1139f0cf, (q31_t)0x812a1a3a, (q31_t)0x11210907, (q31_t)0x8126bac8, (q31_t)0x11082096, (q31_t)0x8123603a, (q31_t)0x10ef377d, (q31_t)0x81200a90,
+  (q31_t)0x10d64dbd, (q31_t)0x811cb9ca, (q31_t)0x10bd6356, (q31_t)0x81196de9, (q31_t)0x10a4784b, (q31_t)0x811626ec, (q31_t)0x108b8c9b, (q31_t)0x8112e4d4,
+  (q31_t)0x1072a048, (q31_t)0x810fa7a0, (q31_t)0x1059b352, (q31_t)0x810c6f52, (q31_t)0x1040c5bb, (q31_t)0x81093be8, (q31_t)0x1027d784, (q31_t)0x81060d63,
+  (q31_t)0x100ee8ad, (q31_t)0x8102e3c4, (q31_t)0xff5f938, (q31_t)0x80ffbf0a, (q31_t)0xfdd0926, (q31_t)0x80fc9f35, (q31_t)0xfc41876, (q31_t)0x80f98446,
+  (q31_t)0xfab272b, (q31_t)0x80f66e3c, (q31_t)0xf923546, (q31_t)0x80f35d19, (q31_t)0xf7942c7, (q31_t)0x80f050db, (q31_t)0xf604faf, (q31_t)0x80ed4984,
+  (q31_t)0xf475bff, (q31_t)0x80ea4712, (q31_t)0xf2e67b8, (q31_t)0x80e74987, (q31_t)0xf1572dc, (q31_t)0x80e450e2, (q31_t)0xefc7d6b, (q31_t)0x80e15d24,
+  (q31_t)0xee38766, (q31_t)0x80de6e4c, (q31_t)0xeca90ce, (q31_t)0x80db845b, (q31_t)0xeb199a4, (q31_t)0x80d89f51, (q31_t)0xe98a1e9, (q31_t)0x80d5bf2e,
+  (q31_t)0xe7fa99e, (q31_t)0x80d2e3f2, (q31_t)0xe66b0c3, (q31_t)0x80d00d9d, (q31_t)0xe4db75b, (q31_t)0x80cd3c2f, (q31_t)0xe34bd66, (q31_t)0x80ca6fa9,
+  (q31_t)0xe1bc2e4, (q31_t)0x80c7a80a, (q31_t)0xe02c7d7, (q31_t)0x80c4e553, (q31_t)0xde9cc40, (q31_t)0x80c22784, (q31_t)0xdd0d01f, (q31_t)0x80bf6e9c,
+  (q31_t)0xdb7d376, (q31_t)0x80bcba9d, (q31_t)0xd9ed646, (q31_t)0x80ba0b85, (q31_t)0xd85d88f, (q31_t)0x80b76156, (q31_t)0xd6cda53, (q31_t)0x80b4bc0e,
+  (q31_t)0xd53db92, (q31_t)0x80b21baf, (q31_t)0xd3adc4e, (q31_t)0x80af8039, (q31_t)0xd21dc87, (q31_t)0x80ace9ab, (q31_t)0xd08dc3f, (q31_t)0x80aa5806,
+  (q31_t)0xcefdb76, (q31_t)0x80a7cb49, (q31_t)0xcd6da2d, (q31_t)0x80a54376, (q31_t)0xcbdd865, (q31_t)0x80a2c08b, (q31_t)0xca4d620, (q31_t)0x80a04289,
+  (q31_t)0xc8bd35e, (q31_t)0x809dc971, (q31_t)0xc72d020, (q31_t)0x809b5541, (q31_t)0xc59cc68, (q31_t)0x8098e5fb, (q31_t)0xc40c835, (q31_t)0x80967b9f,
+  (q31_t)0xc27c389, (q31_t)0x8094162c, (q31_t)0xc0ebe66, (q31_t)0x8091b5a2, (q31_t)0xbf5b8cb, (q31_t)0x808f5a02, (q31_t)0xbdcb2bb, (q31_t)0x808d034c,
+  (q31_t)0xbc3ac35, (q31_t)0x808ab180, (q31_t)0xbaaa53b, (q31_t)0x8088649e, (q31_t)0xb919dcf, (q31_t)0x80861ca6, (q31_t)0xb7895f0, (q31_t)0x8083d998,
+  (q31_t)0xb5f8d9f, (q31_t)0x80819b74, (q31_t)0xb4684df, (q31_t)0x807f623b, (q31_t)0xb2d7baf, (q31_t)0x807d2dec, (q31_t)0xb147211, (q31_t)0x807afe87,
+  (q31_t)0xafb6805, (q31_t)0x8078d40d, (q31_t)0xae25d8d, (q31_t)0x8076ae7e, (q31_t)0xac952aa, (q31_t)0x80748dd9, (q31_t)0xab0475c, (q31_t)0x8072721f,
+  (q31_t)0xa973ba5, (q31_t)0x80705b50, (q31_t)0xa7e2f85, (q31_t)0x806e496c, (q31_t)0xa6522fe, (q31_t)0x806c3c74, (q31_t)0xa4c1610, (q31_t)0x806a3466,
+  (q31_t)0xa3308bd, (q31_t)0x80683143, (q31_t)0xa19fb04, (q31_t)0x8066330c, (q31_t)0xa00ece8, (q31_t)0x806439c0, (q31_t)0x9e7de6a, (q31_t)0x80624560,
+  (q31_t)0x9cecf89, (q31_t)0x806055eb, (q31_t)0x9b5c048, (q31_t)0x805e6b62, (q31_t)0x99cb0a7, (q31_t)0x805c85c4, (q31_t)0x983a0a7, (q31_t)0x805aa512,
+  (q31_t)0x96a9049, (q31_t)0x8058c94c, (q31_t)0x9517f8f, (q31_t)0x8056f272, (q31_t)0x9386e78, (q31_t)0x80552084, (q31_t)0x91f5d06, (q31_t)0x80535381,
+  (q31_t)0x9064b3a, (q31_t)0x80518b6b, (q31_t)0x8ed3916, (q31_t)0x804fc841, (q31_t)0x8d42699, (q31_t)0x804e0a04, (q31_t)0x8bb13c5, (q31_t)0x804c50b2,
+  (q31_t)0x8a2009a, (q31_t)0x804a9c4d, (q31_t)0x888ed1b, (q31_t)0x8048ecd5, (q31_t)0x86fd947, (q31_t)0x80474248, (q31_t)0x856c520, (q31_t)0x80459ca9,
+  (q31_t)0x83db0a7, (q31_t)0x8043fbf6, (q31_t)0x8249bdd, (q31_t)0x80426030, (q31_t)0x80b86c2, (q31_t)0x8040c956, (q31_t)0x7f27157, (q31_t)0x803f376a,
+  (q31_t)0x7d95b9e, (q31_t)0x803daa6a, (q31_t)0x7c04598, (q31_t)0x803c2257, (q31_t)0x7a72f45, (q31_t)0x803a9f31, (q31_t)0x78e18a7, (q31_t)0x803920f8,
+  (q31_t)0x77501be, (q31_t)0x8037a7ac, (q31_t)0x75bea8c, (q31_t)0x8036334e, (q31_t)0x742d311, (q31_t)0x8034c3dd, (q31_t)0x729bb4e, (q31_t)0x80335959,
+  (q31_t)0x710a345, (q31_t)0x8031f3c2, (q31_t)0x6f78af6, (q31_t)0x80309318, (q31_t)0x6de7262, (q31_t)0x802f375d, (q31_t)0x6c5598a, (q31_t)0x802de08e,
+  (q31_t)0x6ac406f, (q31_t)0x802c8ead, (q31_t)0x6932713, (q31_t)0x802b41ba, (q31_t)0x67a0d76, (q31_t)0x8029f9b4, (q31_t)0x660f398, (q31_t)0x8028b69c,
+  (q31_t)0x647d97c, (q31_t)0x80277872, (q31_t)0x62ebf22, (q31_t)0x80263f36, (q31_t)0x615a48b, (q31_t)0x80250ae7, (q31_t)0x5fc89b8, (q31_t)0x8023db86,
+  (q31_t)0x5e36ea9, (q31_t)0x8022b114, (q31_t)0x5ca5361, (q31_t)0x80218b8f, (q31_t)0x5b137df, (q31_t)0x80206af8, (q31_t)0x5981c26, (q31_t)0x801f4f4f,
+  (q31_t)0x57f0035, (q31_t)0x801e3895, (q31_t)0x565e40d, (q31_t)0x801d26c8, (q31_t)0x54cc7b1, (q31_t)0x801c19ea, (q31_t)0x533ab20, (q31_t)0x801b11fa,
+  (q31_t)0x51a8e5c, (q31_t)0x801a0ef8, (q31_t)0x5017165, (q31_t)0x801910e4, (q31_t)0x4e8543e, (q31_t)0x801817bf, (q31_t)0x4cf36e5, (q31_t)0x80172388,
+  (q31_t)0x4b6195d, (q31_t)0x80163440, (q31_t)0x49cfba7, (q31_t)0x801549e6, (q31_t)0x483ddc3, (q31_t)0x8014647b, (q31_t)0x46abfb3, (q31_t)0x801383fe,
+  (q31_t)0x451a177, (q31_t)0x8012a86f, (q31_t)0x4388310, (q31_t)0x8011d1d0, (q31_t)0x41f6480, (q31_t)0x8011001f, (q31_t)0x40645c7, (q31_t)0x8010335c,
+  (q31_t)0x3ed26e6, (q31_t)0x800f6b88, (q31_t)0x3d407df, (q31_t)0x800ea8a3, (q31_t)0x3bae8b2, (q31_t)0x800deaad, (q31_t)0x3a1c960, (q31_t)0x800d31a5,
+  (q31_t)0x388a9ea, (q31_t)0x800c7d8c, (q31_t)0x36f8a51, (q31_t)0x800bce63, (q31_t)0x3566a96, (q31_t)0x800b2427, (q31_t)0x33d4abb, (q31_t)0x800a7edb,
+  (q31_t)0x3242abf, (q31_t)0x8009de7e, (q31_t)0x30b0aa4, (q31_t)0x80094310, (q31_t)0x2f1ea6c, (q31_t)0x8008ac90, (q31_t)0x2d8ca16, (q31_t)0x80081b00,
+  (q31_t)0x2bfa9a4, (q31_t)0x80078e5e, (q31_t)0x2a68917, (q31_t)0x800706ac, (q31_t)0x28d6870, (q31_t)0x800683e8, (q31_t)0x27447b0, (q31_t)0x80060614,
+  (q31_t)0x25b26d7, (q31_t)0x80058d2f, (q31_t)0x24205e8, (q31_t)0x80051939, (q31_t)0x228e4e2, (q31_t)0x8004aa32, (q31_t)0x20fc3c6, (q31_t)0x8004401a,
+  (q31_t)0x1f6a297, (q31_t)0x8003daf1, (q31_t)0x1dd8154, (q31_t)0x80037ab7, (q31_t)0x1c45ffe, (q31_t)0x80031f6d, (q31_t)0x1ab3e97, (q31_t)0x8002c912,
+  (q31_t)0x1921d20, (q31_t)0x800277a6, (q31_t)0x178fb99, (q31_t)0x80022b29, (q31_t)0x15fda03, (q31_t)0x8001e39b, (q31_t)0x146b860, (q31_t)0x8001a0fd,
+  (q31_t)0x12d96b1, (q31_t)0x8001634e, (q31_t)0x11474f6, (q31_t)0x80012a8e, (q31_t)0x0fb5330, (q31_t)0x8000f6bd, (q31_t)0xe23160, (q31_t)0x8000c7dc,
+  (q31_t)0x0c90f88, (q31_t)0x80009dea, (q31_t)0x0afeda8, (q31_t)0x800078e7, (q31_t)0x096cbc1, (q31_t)0x800058d4, (q31_t)0x7da9d4, (q31_t)0x80003daf,
+  (q31_t)0x06487e3, (q31_t)0x8000277a, (q31_t)0x04b65ee, (q31_t)0x80001635, (q31_t)0x03243f5, (q31_t)0x800009df, (q31_t)0x1921fb, (q31_t)0x80000278
+};
+     const q31_t cos_factorsQ31_2048[2048] = {
+  (q31_t)0x7fffff62, (q31_t)0x7ffffa73, (q31_t)0x7ffff094, (q31_t)0x7fffe1c6, (q31_t)0x7fffce09, (q31_t)0x7fffb55c,
+  (q31_t)0x7fff97c1, (q31_t)0x7fff7536,
+  (q31_t)0x7fff4dbb, (q31_t)0x7fff2151, (q31_t)0x7ffeeff8, (q31_t)0x7ffeb9b0, (q31_t)0x7ffe7e79, (q31_t)0x7ffe3e52,
+  (q31_t)0x7ffdf93c, (q31_t)0x7ffdaf37,
+  (q31_t)0x7ffd6042, (q31_t)0x7ffd0c5f, (q31_t)0x7ffcb38c, (q31_t)0x7ffc55ca, (q31_t)0x7ffbf319, (q31_t)0x7ffb8b78,
+  (q31_t)0x7ffb1ee9, (q31_t)0x7ffaad6a,
+  (q31_t)0x7ffa36fc, (q31_t)0x7ff9bba0, (q31_t)0x7ff93b54, (q31_t)0x7ff8b619, (q31_t)0x7ff82bef, (q31_t)0x7ff79cd6,
+  (q31_t)0x7ff708ce, (q31_t)0x7ff66fd7,
+  (q31_t)0x7ff5d1f1, (q31_t)0x7ff52f1d, (q31_t)0x7ff48759, (q31_t)0x7ff3daa6, (q31_t)0x7ff32905, (q31_t)0x7ff27275,
+  (q31_t)0x7ff1b6f6, (q31_t)0x7ff0f688,
+  (q31_t)0x7ff0312c, (q31_t)0x7fef66e1, (q31_t)0x7fee97a7, (q31_t)0x7fedc37e, (q31_t)0x7fecea67, (q31_t)0x7fec0c62,
+  (q31_t)0x7feb296d, (q31_t)0x7fea418b,
+  (q31_t)0x7fe954ba, (q31_t)0x7fe862fa, (q31_t)0x7fe76c4c, (q31_t)0x7fe670b0, (q31_t)0x7fe57025, (q31_t)0x7fe46aac,
+  (q31_t)0x7fe36045, (q31_t)0x7fe250ef,
+  (q31_t)0x7fe13cac, (q31_t)0x7fe0237a, (q31_t)0x7fdf055a, (q31_t)0x7fdde24d, (q31_t)0x7fdcba51, (q31_t)0x7fdb8d67,
+  (q31_t)0x7fda5b8f, (q31_t)0x7fd924ca,
+  (q31_t)0x7fd7e917, (q31_t)0x7fd6a875, (q31_t)0x7fd562e7, (q31_t)0x7fd4186a, (q31_t)0x7fd2c900, (q31_t)0x7fd174a8,
+  (q31_t)0x7fd01b63, (q31_t)0x7fcebd31,
+  (q31_t)0x7fcd5a11, (q31_t)0x7fcbf203, (q31_t)0x7fca8508, (q31_t)0x7fc91320, (q31_t)0x7fc79c4b, (q31_t)0x7fc62089,
+  (q31_t)0x7fc49fda, (q31_t)0x7fc31a3d,
+  (q31_t)0x7fc18fb4, (q31_t)0x7fc0003e, (q31_t)0x7fbe6bdb, (q31_t)0x7fbcd28b, (q31_t)0x7fbb344e, (q31_t)0x7fb99125,
+  (q31_t)0x7fb7e90f, (q31_t)0x7fb63c0d,
+  (q31_t)0x7fb48a1e, (q31_t)0x7fb2d343, (q31_t)0x7fb1177b, (q31_t)0x7faf56c7, (q31_t)0x7fad9127, (q31_t)0x7fabc69b,
+  (q31_t)0x7fa9f723, (q31_t)0x7fa822bf,
+  (q31_t)0x7fa6496e, (q31_t)0x7fa46b32, (q31_t)0x7fa2880b, (q31_t)0x7fa09ff7, (q31_t)0x7f9eb2f8, (q31_t)0x7f9cc10d,
+  (q31_t)0x7f9aca37, (q31_t)0x7f98ce76,
+  (q31_t)0x7f96cdc9, (q31_t)0x7f94c831, (q31_t)0x7f92bdad, (q31_t)0x7f90ae3f, (q31_t)0x7f8e99e6, (q31_t)0x7f8c80a1,
+  (q31_t)0x7f8a6272, (q31_t)0x7f883f58,
+  (q31_t)0x7f861753, (q31_t)0x7f83ea64, (q31_t)0x7f81b88a, (q31_t)0x7f7f81c6, (q31_t)0x7f7d4617, (q31_t)0x7f7b057e,
+  (q31_t)0x7f78bffb, (q31_t)0x7f76758e,
+  (q31_t)0x7f742637, (q31_t)0x7f71d1f6, (q31_t)0x7f6f78cb, (q31_t)0x7f6d1ab6, (q31_t)0x7f6ab7b8, (q31_t)0x7f684fd0,
+  (q31_t)0x7f65e2ff, (q31_t)0x7f637144,
+  (q31_t)0x7f60faa0, (q31_t)0x7f5e7f13, (q31_t)0x7f5bfe9d, (q31_t)0x7f59793e, (q31_t)0x7f56eef5, (q31_t)0x7f545fc5,
+  (q31_t)0x7f51cbab, (q31_t)0x7f4f32a9,
+  (q31_t)0x7f4c94be, (q31_t)0x7f49f1eb, (q31_t)0x7f474a30, (q31_t)0x7f449d8c, (q31_t)0x7f41ec01, (q31_t)0x7f3f358d,
+  (q31_t)0x7f3c7a31, (q31_t)0x7f39b9ee,
+  (q31_t)0x7f36f4c3, (q31_t)0x7f342ab1, (q31_t)0x7f315bb7, (q31_t)0x7f2e87d6, (q31_t)0x7f2baf0d, (q31_t)0x7f28d15d,
+  (q31_t)0x7f25eec7, (q31_t)0x7f230749,
+  (q31_t)0x7f201ae5, (q31_t)0x7f1d299a, (q31_t)0x7f1a3368, (q31_t)0x7f173850, (q31_t)0x7f143852, (q31_t)0x7f11336d,
+  (q31_t)0x7f0e29a3, (q31_t)0x7f0b1af2,
+  (q31_t)0x7f08075c, (q31_t)0x7f04eedf, (q31_t)0x7f01d17d, (q31_t)0x7efeaf36, (q31_t)0x7efb8809, (q31_t)0x7ef85bf7,
+  (q31_t)0x7ef52b00, (q31_t)0x7ef1f524,
+  (q31_t)0x7eeeba62, (q31_t)0x7eeb7abc, (q31_t)0x7ee83632, (q31_t)0x7ee4ecc3, (q31_t)0x7ee19e6f, (q31_t)0x7ede4b38,
+  (q31_t)0x7edaf31c, (q31_t)0x7ed7961c,
+  (q31_t)0x7ed43438, (q31_t)0x7ed0cd70, (q31_t)0x7ecd61c5, (q31_t)0x7ec9f137, (q31_t)0x7ec67bc5, (q31_t)0x7ec3016f,
+  (q31_t)0x7ebf8237, (q31_t)0x7ebbfe1c,
+  (q31_t)0x7eb8751e, (q31_t)0x7eb4e73d, (q31_t)0x7eb1547a, (q31_t)0x7eadbcd4, (q31_t)0x7eaa204c, (q31_t)0x7ea67ee2,
+  (q31_t)0x7ea2d896, (q31_t)0x7e9f2d68,
+  (q31_t)0x7e9b7d58, (q31_t)0x7e97c867, (q31_t)0x7e940e94, (q31_t)0x7e904fe0, (q31_t)0x7e8c8c4b, (q31_t)0x7e88c3d5,
+  (q31_t)0x7e84f67e, (q31_t)0x7e812447,
+  (q31_t)0x7e7d4d2f, (q31_t)0x7e797136, (q31_t)0x7e75905d, (q31_t)0x7e71aaa4, (q31_t)0x7e6dc00c, (q31_t)0x7e69d093,
+  (q31_t)0x7e65dc3b, (q31_t)0x7e61e303,
+  (q31_t)0x7e5de4ec, (q31_t)0x7e59e1f5, (q31_t)0x7e55da20, (q31_t)0x7e51cd6c, (q31_t)0x7e4dbbd9, (q31_t)0x7e49a567,
+  (q31_t)0x7e458a17, (q31_t)0x7e4169e9,
+  (q31_t)0x7e3d44dd, (q31_t)0x7e391af3, (q31_t)0x7e34ec2b, (q31_t)0x7e30b885, (q31_t)0x7e2c8002, (q31_t)0x7e2842a2,
+  (q31_t)0x7e240064, (q31_t)0x7e1fb94a,
+  (q31_t)0x7e1b6d53, (q31_t)0x7e171c7f, (q31_t)0x7e12c6ce, (q31_t)0x7e0e6c42, (q31_t)0x7e0a0cd9, (q31_t)0x7e05a894,
+  (q31_t)0x7e013f74, (q31_t)0x7dfcd178,
+  (q31_t)0x7df85ea0, (q31_t)0x7df3e6ee, (q31_t)0x7def6a60, (q31_t)0x7deae8f7, (q31_t)0x7de662b3, (q31_t)0x7de1d795,
+  (q31_t)0x7ddd479d, (q31_t)0x7dd8b2ca,
+  (q31_t)0x7dd4191d, (q31_t)0x7dcf7a96, (q31_t)0x7dcad736, (q31_t)0x7dc62efc, (q31_t)0x7dc181e8, (q31_t)0x7dbccffc,
+  (q31_t)0x7db81936, (q31_t)0x7db35d98,
+  (q31_t)0x7dae9d21, (q31_t)0x7da9d7d2, (q31_t)0x7da50dab, (q31_t)0x7da03eab, (q31_t)0x7d9b6ad3, (q31_t)0x7d969224,
+  (q31_t)0x7d91b49e, (q31_t)0x7d8cd240,
+  (q31_t)0x7d87eb0a, (q31_t)0x7d82fefe, (q31_t)0x7d7e0e1c, (q31_t)0x7d791862, (q31_t)0x7d741dd2, (q31_t)0x7d6f1e6c,
+  (q31_t)0x7d6a1a31, (q31_t)0x7d65111f,
+  (q31_t)0x7d600338, (q31_t)0x7d5af07b, (q31_t)0x7d55d8e9, (q31_t)0x7d50bc82, (q31_t)0x7d4b9b46, (q31_t)0x7d467536,
+  (q31_t)0x7d414a51, (q31_t)0x7d3c1a98,
+  (q31_t)0x7d36e60b, (q31_t)0x7d31acaa, (q31_t)0x7d2c6e76, (q31_t)0x7d272b6e, (q31_t)0x7d21e393, (q31_t)0x7d1c96e5,
+  (q31_t)0x7d174564, (q31_t)0x7d11ef11,
+  (q31_t)0x7d0c93eb, (q31_t)0x7d0733f3, (q31_t)0x7d01cf29, (q31_t)0x7cfc658d, (q31_t)0x7cf6f720, (q31_t)0x7cf183e1,
+  (q31_t)0x7cec0bd1, (q31_t)0x7ce68ef0,
+  (q31_t)0x7ce10d3f, (q31_t)0x7cdb86bd, (q31_t)0x7cd5fb6a, (q31_t)0x7cd06b48, (q31_t)0x7ccad656, (q31_t)0x7cc53c94,
+  (q31_t)0x7cbf9e03, (q31_t)0x7cb9faa2,
+  (q31_t)0x7cb45272, (q31_t)0x7caea574, (q31_t)0x7ca8f3a7, (q31_t)0x7ca33d0c, (q31_t)0x7c9d81a3, (q31_t)0x7c97c16b,
+  (q31_t)0x7c91fc66, (q31_t)0x7c8c3294,
+  (q31_t)0x7c8663f4, (q31_t)0x7c809088, (q31_t)0x7c7ab84e, (q31_t)0x7c74db48, (q31_t)0x7c6ef976, (q31_t)0x7c6912d7,
+  (q31_t)0x7c63276d, (q31_t)0x7c5d3737,
+  (q31_t)0x7c574236, (q31_t)0x7c514869, (q31_t)0x7c4b49d2, (q31_t)0x7c45466f, (q31_t)0x7c3f3e42, (q31_t)0x7c39314b,
+  (q31_t)0x7c331f8a, (q31_t)0x7c2d08ff,
+  (q31_t)0x7c26edab, (q31_t)0x7c20cd8d, (q31_t)0x7c1aa8a6, (q31_t)0x7c147ef6, (q31_t)0x7c0e507e, (q31_t)0x7c081d3d,
+  (q31_t)0x7c01e534, (q31_t)0x7bfba863,
+  (q31_t)0x7bf566cb, (q31_t)0x7bef206b, (q31_t)0x7be8d544, (q31_t)0x7be28556, (q31_t)0x7bdc30a1, (q31_t)0x7bd5d726,
+  (q31_t)0x7bcf78e5, (q31_t)0x7bc915dd,
+  (q31_t)0x7bc2ae10, (q31_t)0x7bbc417e, (q31_t)0x7bb5d026, (q31_t)0x7baf5a09, (q31_t)0x7ba8df28, (q31_t)0x7ba25f82,
+  (q31_t)0x7b9bdb18, (q31_t)0x7b9551ea,
+  (q31_t)0x7b8ec3f8, (q31_t)0x7b883143, (q31_t)0x7b8199ca, (q31_t)0x7b7afd8f, (q31_t)0x7b745c91, (q31_t)0x7b6db6d0,
+  (q31_t)0x7b670c4d, (q31_t)0x7b605d09,
+  (q31_t)0x7b59a902, (q31_t)0x7b52f03a, (q31_t)0x7b4c32b1, (q31_t)0x7b457068, (q31_t)0x7b3ea95d, (q31_t)0x7b37dd92,
+  (q31_t)0x7b310d07, (q31_t)0x7b2a37bc,
+  (q31_t)0x7b235db2, (q31_t)0x7b1c7ee8, (q31_t)0x7b159b5f, (q31_t)0x7b0eb318, (q31_t)0x7b07c612, (q31_t)0x7b00d44d,
+  (q31_t)0x7af9ddcb, (q31_t)0x7af2e28b,
+  (q31_t)0x7aebe28d, (q31_t)0x7ae4ddd2, (q31_t)0x7addd45b, (q31_t)0x7ad6c626, (q31_t)0x7acfb336, (q31_t)0x7ac89b89,
+  (q31_t)0x7ac17f20, (q31_t)0x7aba5dfc,
+  (q31_t)0x7ab3381d, (q31_t)0x7aac0d82, (q31_t)0x7aa4de2d, (q31_t)0x7a9daa1d, (q31_t)0x7a967153, (q31_t)0x7a8f33d0,
+  (q31_t)0x7a87f192, (q31_t)0x7a80aa9c,
+  (q31_t)0x7a795eec, (q31_t)0x7a720e84, (q31_t)0x7a6ab963, (q31_t)0x7a635f8a, (q31_t)0x7a5c00f9, (q31_t)0x7a549db0,
+  (q31_t)0x7a4d35b0, (q31_t)0x7a45c8f9,
+  (q31_t)0x7a3e578b, (q31_t)0x7a36e166, (q31_t)0x7a2f668c, (q31_t)0x7a27e6fb, (q31_t)0x7a2062b5, (q31_t)0x7a18d9b9,
+  (q31_t)0x7a114c09, (q31_t)0x7a09b9a4,
+  (q31_t)0x7a02228a, (q31_t)0x79fa86bc, (q31_t)0x79f2e63a, (q31_t)0x79eb4105, (q31_t)0x79e3971c, (q31_t)0x79dbe880,
+  (q31_t)0x79d43532, (q31_t)0x79cc7d31,
+  (q31_t)0x79c4c07e, (q31_t)0x79bcff19, (q31_t)0x79b53903, (q31_t)0x79ad6e3c, (q31_t)0x79a59ec3, (q31_t)0x799dca9a,
+  (q31_t)0x7995f1c1, (q31_t)0x798e1438,
+  (q31_t)0x798631ff, (q31_t)0x797e4b16, (q31_t)0x79765f7f, (q31_t)0x796e6f39, (q31_t)0x79667a44, (q31_t)0x795e80a1,
+  (q31_t)0x79568250, (q31_t)0x794e7f52,
+  (q31_t)0x794677a6, (q31_t)0x793e6b4e, (q31_t)0x79365a49, (q31_t)0x792e4497, (q31_t)0x79262a3a, (q31_t)0x791e0b31,
+  (q31_t)0x7915e77c, (q31_t)0x790dbf1d,
+  (q31_t)0x79059212, (q31_t)0x78fd605d, (q31_t)0x78f529fe, (q31_t)0x78eceef6, (q31_t)0x78e4af44, (q31_t)0x78dc6ae8,
+  (q31_t)0x78d421e4, (q31_t)0x78cbd437,
+  (q31_t)0x78c381e2, (q31_t)0x78bb2ae5, (q31_t)0x78b2cf41, (q31_t)0x78aa6ef5, (q31_t)0x78a20a03, (q31_t)0x7899a06a,
+  (q31_t)0x7891322a, (q31_t)0x7888bf45,
+  (q31_t)0x788047ba, (q31_t)0x7877cb89, (q31_t)0x786f4ab4, (q31_t)0x7866c53a, (q31_t)0x785e3b1c, (q31_t)0x7855ac5a,
+  (q31_t)0x784d18f4, (q31_t)0x784480ea,
+  (q31_t)0x783be43e, (q31_t)0x783342ef, (q31_t)0x782a9cfe, (q31_t)0x7821f26b, (q31_t)0x78194336, (q31_t)0x78108f60,
+  (q31_t)0x7807d6e9, (q31_t)0x77ff19d1,
+  (q31_t)0x77f65819, (q31_t)0x77ed91c0, (q31_t)0x77e4c6c9, (q31_t)0x77dbf732, (q31_t)0x77d322fc, (q31_t)0x77ca4a27,
+  (q31_t)0x77c16cb4, (q31_t)0x77b88aa3,
+  (q31_t)0x77afa3f5, (q31_t)0x77a6b8a9, (q31_t)0x779dc8c0, (q31_t)0x7794d43b, (q31_t)0x778bdb19, (q31_t)0x7782dd5c,
+  (q31_t)0x7779db03, (q31_t)0x7770d40f,
+  (q31_t)0x7767c880, (q31_t)0x775eb857, (q31_t)0x7755a394, (q31_t)0x774c8a36, (q31_t)0x77436c40, (q31_t)0x773a49b0,
+  (q31_t)0x77312287, (q31_t)0x7727f6c6,
+  (q31_t)0x771ec66e, (q31_t)0x7715917d, (q31_t)0x770c57f5, (q31_t)0x770319d6, (q31_t)0x76f9d721, (q31_t)0x76f08fd5,
+  (q31_t)0x76e743f4, (q31_t)0x76ddf37c,
+  (q31_t)0x76d49e70, (q31_t)0x76cb44cf, (q31_t)0x76c1e699, (q31_t)0x76b883d0, (q31_t)0x76af1c72, (q31_t)0x76a5b082,
+  (q31_t)0x769c3ffe, (q31_t)0x7692cae8,
+  (q31_t)0x7689513f, (q31_t)0x767fd304, (q31_t)0x76765038, (q31_t)0x766cc8db, (q31_t)0x76633ced, (q31_t)0x7659ac6f,
+  (q31_t)0x76501760, (q31_t)0x76467dc2,
+  (q31_t)0x763cdf94, (q31_t)0x76333cd8, (q31_t)0x7629958c, (q31_t)0x761fe9b3, (q31_t)0x7616394c, (q31_t)0x760c8457,
+  (q31_t)0x7602cad5, (q31_t)0x75f90cc7,
+  (q31_t)0x75ef4a2c, (q31_t)0x75e58305, (q31_t)0x75dbb753, (q31_t)0x75d1e715, (q31_t)0x75c8124d, (q31_t)0x75be38fa,
+  (q31_t)0x75b45b1d, (q31_t)0x75aa78b6,
+  (q31_t)0x75a091c6, (q31_t)0x7596a64d, (q31_t)0x758cb64c, (q31_t)0x7582c1c2, (q31_t)0x7578c8b0, (q31_t)0x756ecb18,
+  (q31_t)0x7564c8f8, (q31_t)0x755ac251,
+  (q31_t)0x7550b725, (q31_t)0x7546a772, (q31_t)0x753c933a, (q31_t)0x75327a7d, (q31_t)0x75285d3b, (q31_t)0x751e3b75,
+  (q31_t)0x7514152b, (q31_t)0x7509ea5d,
+  (q31_t)0x74ffbb0d, (q31_t)0x74f58739, (q31_t)0x74eb4ee3, (q31_t)0x74e1120c, (q31_t)0x74d6d0b2, (q31_t)0x74cc8ad8,
+  (q31_t)0x74c2407d, (q31_t)0x74b7f1a1,
+  (q31_t)0x74ad9e46, (q31_t)0x74a3466b, (q31_t)0x7498ea11, (q31_t)0x748e8938, (q31_t)0x748423e0, (q31_t)0x7479ba0b,
+  (q31_t)0x746f4bb8, (q31_t)0x7464d8e8,
+  (q31_t)0x745a619b, (q31_t)0x744fe5d2, (q31_t)0x7445658d, (q31_t)0x743ae0cc, (q31_t)0x74305790, (q31_t)0x7425c9da,
+  (q31_t)0x741b37a9, (q31_t)0x7410a0fe,
+  (q31_t)0x740605d9, (q31_t)0x73fb663c, (q31_t)0x73f0c226, (q31_t)0x73e61997, (q31_t)0x73db6c91, (q31_t)0x73d0bb13,
+  (q31_t)0x73c6051f, (q31_t)0x73bb4ab3,
+  (q31_t)0x73b08bd1, (q31_t)0x73a5c87a, (q31_t)0x739b00ad, (q31_t)0x7390346b, (q31_t)0x738563b5, (q31_t)0x737a8e8a,
+  (q31_t)0x736fb4ec, (q31_t)0x7364d6da,
+  (q31_t)0x7359f456, (q31_t)0x734f0d5f, (q31_t)0x734421f6, (q31_t)0x7339321b, (q31_t)0x732e3dcf, (q31_t)0x73234512,
+  (q31_t)0x731847e5, (q31_t)0x730d4648,
+  (q31_t)0x7302403c, (q31_t)0x72f735c0, (q31_t)0x72ec26d6, (q31_t)0x72e1137d, (q31_t)0x72d5fbb7, (q31_t)0x72cadf83,
+  (q31_t)0x72bfbee3, (q31_t)0x72b499d6,
+  (q31_t)0x72a9705c, (q31_t)0x729e4277, (q31_t)0x72931027, (q31_t)0x7287d96c, (q31_t)0x727c9e47, (q31_t)0x72715eb8,
+  (q31_t)0x72661abf, (q31_t)0x725ad25d,
+  (q31_t)0x724f8593, (q31_t)0x72443460, (q31_t)0x7238dec5, (q31_t)0x722d84c4, (q31_t)0x7222265b, (q31_t)0x7216c38c,
+  (q31_t)0x720b5c57, (q31_t)0x71fff0bc,
+  (q31_t)0x71f480bc, (q31_t)0x71e90c57, (q31_t)0x71dd938f, (q31_t)0x71d21662, (q31_t)0x71c694d2, (q31_t)0x71bb0edf,
+  (q31_t)0x71af848a, (q31_t)0x71a3f5d2,
+  (q31_t)0x719862b9, (q31_t)0x718ccb3f, (q31_t)0x71812f65, (q31_t)0x71758f29, (q31_t)0x7169ea8f, (q31_t)0x715e4194,
+  (q31_t)0x7152943b, (q31_t)0x7146e284,
+  (q31_t)0x713b2c6e, (q31_t)0x712f71fb, (q31_t)0x7123b32b, (q31_t)0x7117effe, (q31_t)0x710c2875, (q31_t)0x71005c90,
+  (q31_t)0x70f48c50, (q31_t)0x70e8b7b5,
+  (q31_t)0x70dcdec0, (q31_t)0x70d10171, (q31_t)0x70c51fc8, (q31_t)0x70b939c7, (q31_t)0x70ad4f6d, (q31_t)0x70a160ba,
+  (q31_t)0x70956db1, (q31_t)0x70897650,
+  (q31_t)0x707d7a98, (q31_t)0x70717a8a, (q31_t)0x70657626, (q31_t)0x70596d6d, (q31_t)0x704d6060, (q31_t)0x70414efd,
+  (q31_t)0x70353947, (q31_t)0x70291f3e,
+  (q31_t)0x701d00e1, (q31_t)0x7010de32, (q31_t)0x7004b731, (q31_t)0x6ff88bde, (q31_t)0x6fec5c3b, (q31_t)0x6fe02846,
+  (q31_t)0x6fd3f001, (q31_t)0x6fc7b36d,
+  (q31_t)0x6fbb728a, (q31_t)0x6faf2d57, (q31_t)0x6fa2e3d7, (q31_t)0x6f969608, (q31_t)0x6f8a43ed, (q31_t)0x6f7ded84,
+  (q31_t)0x6f7192cf, (q31_t)0x6f6533ce,
+  (q31_t)0x6f58d082, (q31_t)0x6f4c68eb, (q31_t)0x6f3ffd09, (q31_t)0x6f338cde, (q31_t)0x6f271868, (q31_t)0x6f1a9faa,
+  (q31_t)0x6f0e22a3, (q31_t)0x6f01a155,
+  (q31_t)0x6ef51bbe, (q31_t)0x6ee891e1, (q31_t)0x6edc03bc, (q31_t)0x6ecf7152, (q31_t)0x6ec2daa2, (q31_t)0x6eb63fad,
+  (q31_t)0x6ea9a073, (q31_t)0x6e9cfcf5,
+  (q31_t)0x6e905534, (q31_t)0x6e83a92f, (q31_t)0x6e76f8e7, (q31_t)0x6e6a445d, (q31_t)0x6e5d8b91, (q31_t)0x6e50ce84,
+  (q31_t)0x6e440d37, (q31_t)0x6e3747a9,
+  (q31_t)0x6e2a7ddb, (q31_t)0x6e1dafce, (q31_t)0x6e10dd82, (q31_t)0x6e0406f8, (q31_t)0x6df72c30, (q31_t)0x6dea4d2b,
+  (q31_t)0x6ddd69e9, (q31_t)0x6dd0826a,
+  (q31_t)0x6dc396b0, (q31_t)0x6db6a6ba, (q31_t)0x6da9b28a, (q31_t)0x6d9cba1f, (q31_t)0x6d8fbd7a, (q31_t)0x6d82bc9d,
+  (q31_t)0x6d75b786, (q31_t)0x6d68ae37,
+  (q31_t)0x6d5ba0b0, (q31_t)0x6d4e8ef2, (q31_t)0x6d4178fd, (q31_t)0x6d345ed1, (q31_t)0x6d274070, (q31_t)0x6d1a1dda,
+  (q31_t)0x6d0cf70f, (q31_t)0x6cffcc0f,
+  (q31_t)0x6cf29cdc, (q31_t)0x6ce56975, (q31_t)0x6cd831dc, (q31_t)0x6ccaf610, (q31_t)0x6cbdb613, (q31_t)0x6cb071e4,
+  (q31_t)0x6ca32985, (q31_t)0x6c95dcf6,
+  (q31_t)0x6c888c36, (q31_t)0x6c7b3748, (q31_t)0x6c6dde2b, (q31_t)0x6c6080e0, (q31_t)0x6c531f67, (q31_t)0x6c45b9c1,
+  (q31_t)0x6c384fef, (q31_t)0x6c2ae1f0,
+  (q31_t)0x6c1d6fc6, (q31_t)0x6c0ff971, (q31_t)0x6c027ef1, (q31_t)0x6bf50047, (q31_t)0x6be77d74, (q31_t)0x6bd9f677,
+  (q31_t)0x6bcc6b53, (q31_t)0x6bbedc06,
+  (q31_t)0x6bb14892, (q31_t)0x6ba3b0f7, (q31_t)0x6b961536, (q31_t)0x6b88754f, (q31_t)0x6b7ad142, (q31_t)0x6b6d2911,
+  (q31_t)0x6b5f7cbc, (q31_t)0x6b51cc42,
+  (q31_t)0x6b4417a6, (q31_t)0x6b365ee7, (q31_t)0x6b28a206, (q31_t)0x6b1ae103, (q31_t)0x6b0d1bdf, (q31_t)0x6aff529a,
+  (q31_t)0x6af18536, (q31_t)0x6ae3b3b2,
+  (q31_t)0x6ad5de0f, (q31_t)0x6ac8044e, (q31_t)0x6aba266e, (q31_t)0x6aac4472, (q31_t)0x6a9e5e58, (q31_t)0x6a907423,
+  (q31_t)0x6a8285d1, (q31_t)0x6a749365,
+  (q31_t)0x6a669cdd, (q31_t)0x6a58a23c, (q31_t)0x6a4aa381, (q31_t)0x6a3ca0ad, (q31_t)0x6a2e99c0, (q31_t)0x6a208ebb,
+  (q31_t)0x6a127f9f, (q31_t)0x6a046c6c,
+  (q31_t)0x69f65523, (q31_t)0x69e839c4, (q31_t)0x69da1a50, (q31_t)0x69cbf6c7, (q31_t)0x69bdcf29, (q31_t)0x69afa378,
+  (q31_t)0x69a173b5, (q31_t)0x69933fde,
+  (q31_t)0x698507f6, (q31_t)0x6976cbfc, (q31_t)0x69688bf1, (q31_t)0x695a47d6, (q31_t)0x694bffab, (q31_t)0x693db371,
+  (q31_t)0x692f6328, (q31_t)0x69210ed1,
+  (q31_t)0x6912b66c, (q31_t)0x690459fb, (q31_t)0x68f5f97d, (q31_t)0x68e794f3, (q31_t)0x68d92c5d, (q31_t)0x68cabfbd,
+  (q31_t)0x68bc4f13, (q31_t)0x68adda5f,
+  (q31_t)0x689f61a1, (q31_t)0x6890e4dc, (q31_t)0x6882640e, (q31_t)0x6873df38, (q31_t)0x6865565c, (q31_t)0x6856c979,
+  (q31_t)0x68483891, (q31_t)0x6839a3a4,
+  (q31_t)0x682b0ab1, (q31_t)0x681c6dbb, (q31_t)0x680dccc1, (q31_t)0x67ff27c4, (q31_t)0x67f07ec5, (q31_t)0x67e1d1c4,
+  (q31_t)0x67d320c1, (q31_t)0x67c46bbe,
+  (q31_t)0x67b5b2bb, (q31_t)0x67a6f5b8, (q31_t)0x679834b6, (q31_t)0x67896fb6, (q31_t)0x677aa6b8, (q31_t)0x676bd9bd,
+  (q31_t)0x675d08c4, (q31_t)0x674e33d0,
+  (q31_t)0x673f5ae0, (q31_t)0x67307df5, (q31_t)0x67219d10, (q31_t)0x6712b831, (q31_t)0x6703cf58, (q31_t)0x66f4e287,
+  (q31_t)0x66e5f1be, (q31_t)0x66d6fcfd,
+  (q31_t)0x66c80445, (q31_t)0x66b90797, (q31_t)0x66aa06f3, (q31_t)0x669b0259, (q31_t)0x668bf9cb, (q31_t)0x667ced49,
+  (q31_t)0x666ddcd3, (q31_t)0x665ec86b,
+  (q31_t)0x664fb010, (q31_t)0x664093c3, (q31_t)0x66317385, (q31_t)0x66224f56, (q31_t)0x66132738, (q31_t)0x6603fb2a,
+  (q31_t)0x65f4cb2d, (q31_t)0x65e59742,
+  (q31_t)0x65d65f69, (q31_t)0x65c723a3, (q31_t)0x65b7e3f1, (q31_t)0x65a8a052, (q31_t)0x659958c9, (q31_t)0x658a0d54,
+  (q31_t)0x657abdf6, (q31_t)0x656b6aae,
+  (q31_t)0x655c137d, (q31_t)0x654cb863, (q31_t)0x653d5962, (q31_t)0x652df679, (q31_t)0x651e8faa, (q31_t)0x650f24f5,
+  (q31_t)0x64ffb65b, (q31_t)0x64f043dc,
+  (q31_t)0x64e0cd78, (q31_t)0x64d15331, (q31_t)0x64c1d507, (q31_t)0x64b252fa, (q31_t)0x64a2cd0c, (q31_t)0x6493433c,
+  (q31_t)0x6483b58c, (q31_t)0x647423fb,
+  (q31_t)0x64648e8c, (q31_t)0x6454f53d, (q31_t)0x64455810, (q31_t)0x6435b706, (q31_t)0x6426121e, (q31_t)0x6416695a,
+  (q31_t)0x6406bcba, (q31_t)0x63f70c3f,
+  (q31_t)0x63e757ea, (q31_t)0x63d79fba, (q31_t)0x63c7e3b1, (q31_t)0x63b823cf, (q31_t)0x63a86015, (q31_t)0x63989884,
+  (q31_t)0x6388cd1b, (q31_t)0x6378fddc,
+  (q31_t)0x63692ac7, (q31_t)0x635953dd, (q31_t)0x6349791f, (q31_t)0x63399a8d, (q31_t)0x6329b827, (q31_t)0x6319d1ef,
+  (q31_t)0x6309e7e4, (q31_t)0x62f9fa09,
+  (q31_t)0x62ea085c, (q31_t)0x62da12df, (q31_t)0x62ca1992, (q31_t)0x62ba1c77, (q31_t)0x62aa1b8d, (q31_t)0x629a16d5,
+  (q31_t)0x628a0e50, (q31_t)0x627a01fe,
+  (q31_t)0x6269f1e1, (q31_t)0x6259ddf8, (q31_t)0x6249c645, (q31_t)0x6239aac7, (q31_t)0x62298b81, (q31_t)0x62196871,
+  (q31_t)0x62094199, (q31_t)0x61f916f9,
+  (q31_t)0x61e8e893, (q31_t)0x61d8b666, (q31_t)0x61c88074, (q31_t)0x61b846bc, (q31_t)0x61a80940, (q31_t)0x6197c800,
+  (q31_t)0x618782fd, (q31_t)0x61773a37,
+  (q31_t)0x6166edb0, (q31_t)0x61569d67, (q31_t)0x6146495d, (q31_t)0x6135f193, (q31_t)0x6125960a, (q31_t)0x611536c2,
+  (q31_t)0x6104d3bc, (q31_t)0x60f46cf9,
+  (q31_t)0x60e40278, (q31_t)0x60d3943b, (q31_t)0x60c32243, (q31_t)0x60b2ac8f, (q31_t)0x60a23322, (q31_t)0x6091b5fa,
+  (q31_t)0x60813519, (q31_t)0x6070b080,
+  (q31_t)0x6060282f, (q31_t)0x604f9c27, (q31_t)0x603f0c69, (q31_t)0x602e78f4, (q31_t)0x601de1ca, (q31_t)0x600d46ec,
+  (q31_t)0x5ffca859, (q31_t)0x5fec0613,
+  (q31_t)0x5fdb601b, (q31_t)0x5fcab670, (q31_t)0x5fba0914, (q31_t)0x5fa95807, (q31_t)0x5f98a34a, (q31_t)0x5f87eade,
+  (q31_t)0x5f772ec2, (q31_t)0x5f666ef9,
+  (q31_t)0x5f55ab82, (q31_t)0x5f44e45e, (q31_t)0x5f34198e, (q31_t)0x5f234b12, (q31_t)0x5f1278eb, (q31_t)0x5f01a31a,
+  (q31_t)0x5ef0c99f, (q31_t)0x5edfec7b,
+  (q31_t)0x5ecf0baf, (q31_t)0x5ebe273b, (q31_t)0x5ead3f1f, (q31_t)0x5e9c535e, (q31_t)0x5e8b63f7, (q31_t)0x5e7a70ea,
+  (q31_t)0x5e697a39, (q31_t)0x5e587fe5,
+  (q31_t)0x5e4781ed, (q31_t)0x5e368053, (q31_t)0x5e257b17, (q31_t)0x5e147239, (q31_t)0x5e0365bb, (q31_t)0x5df2559e,
+  (q31_t)0x5de141e1, (q31_t)0x5dd02a85,
+  (q31_t)0x5dbf0f8c, (q31_t)0x5dadf0f5, (q31_t)0x5d9ccec2, (q31_t)0x5d8ba8f3, (q31_t)0x5d7a7f88, (q31_t)0x5d695283,
+  (q31_t)0x5d5821e4, (q31_t)0x5d46edac,
+  (q31_t)0x5d35b5db, (q31_t)0x5d247a72, (q31_t)0x5d133b72, (q31_t)0x5d01f8dc, (q31_t)0x5cf0b2af, (q31_t)0x5cdf68ed,
+  (q31_t)0x5cce1b97, (q31_t)0x5cbccaac,
+  (q31_t)0x5cab762f, (q31_t)0x5c9a1e1e, (q31_t)0x5c88c27c, (q31_t)0x5c776348, (q31_t)0x5c660084, (q31_t)0x5c549a30,
+  (q31_t)0x5c43304d, (q31_t)0x5c31c2db,
+  (q31_t)0x5c2051db, (q31_t)0x5c0edd4e, (q31_t)0x5bfd6534, (q31_t)0x5bebe98e, (q31_t)0x5bda6a5d, (q31_t)0x5bc8e7a2,
+  (q31_t)0x5bb7615d, (q31_t)0x5ba5d78e,
+  (q31_t)0x5b944a37, (q31_t)0x5b82b958, (q31_t)0x5b7124f2, (q31_t)0x5b5f8d06, (q31_t)0x5b4df193, (q31_t)0x5b3c529c,
+  (q31_t)0x5b2ab020, (q31_t)0x5b190a20,
+  (q31_t)0x5b07609d, (q31_t)0x5af5b398, (q31_t)0x5ae40311, (q31_t)0x5ad24f09, (q31_t)0x5ac09781, (q31_t)0x5aaedc78,
+  (q31_t)0x5a9d1df1, (q31_t)0x5a8b5bec,
+  (q31_t)0x5a799669, (q31_t)0x5a67cd69, (q31_t)0x5a5600ec, (q31_t)0x5a4430f5, (q31_t)0x5a325d82, (q31_t)0x5a208695,
+  (q31_t)0x5a0eac2e, (q31_t)0x59fcce4f,
+  (q31_t)0x59eaecf8, (q31_t)0x59d90829, (q31_t)0x59c71fe3, (q31_t)0x59b53427, (q31_t)0x59a344f6, (q31_t)0x59915250,
+  (q31_t)0x597f5c36, (q31_t)0x596d62a9,
+  (q31_t)0x595b65aa, (q31_t)0x59496538, (q31_t)0x59376155, (q31_t)0x59255a02, (q31_t)0x59134f3e, (q31_t)0x5901410c,
+  (q31_t)0x58ef2f6b, (q31_t)0x58dd1a5d,
+  (q31_t)0x58cb01e1, (q31_t)0x58b8e5f9, (q31_t)0x58a6c6a5, (q31_t)0x5894a3e7, (q31_t)0x58827dbe, (q31_t)0x5870542c,
+  (q31_t)0x585e2730, (q31_t)0x584bf6cd,
+  (q31_t)0x5839c302, (q31_t)0x58278bd1, (q31_t)0x58155139, (q31_t)0x5803133c, (q31_t)0x57f0d1da, (q31_t)0x57de8d15,
+  (q31_t)0x57cc44ec, (q31_t)0x57b9f960,
+  (q31_t)0x57a7aa73, (q31_t)0x57955825, (q31_t)0x57830276, (q31_t)0x5770a968, (q31_t)0x575e4cfa, (q31_t)0x574bed2f,
+  (q31_t)0x57398a05, (q31_t)0x5727237f,
+  (q31_t)0x5714b99d, (q31_t)0x57024c5f, (q31_t)0x56efdbc7, (q31_t)0x56dd67d4, (q31_t)0x56caf088, (q31_t)0x56b875e4,
+  (q31_t)0x56a5f7e7, (q31_t)0x56937694,
+  (q31_t)0x5680f1ea, (q31_t)0x566e69ea, (q31_t)0x565bde95, (q31_t)0x56494fec, (q31_t)0x5636bdef, (q31_t)0x5624289f,
+  (q31_t)0x56118ffe, (q31_t)0x55fef40a,
+  (q31_t)0x55ec54c6, (q31_t)0x55d9b232, (q31_t)0x55c70c4f, (q31_t)0x55b4631d, (q31_t)0x55a1b69d, (q31_t)0x558f06d0,
+  (q31_t)0x557c53b6, (q31_t)0x55699d51,
+  (q31_t)0x5556e3a1, (q31_t)0x554426a7, (q31_t)0x55316663, (q31_t)0x551ea2d6, (q31_t)0x550bdc01, (q31_t)0x54f911e5,
+  (q31_t)0x54e64482, (q31_t)0x54d373d9,
+  (q31_t)0x54c09feb, (q31_t)0x54adc8b8, (q31_t)0x549aee42, (q31_t)0x54881089, (q31_t)0x54752f8d, (q31_t)0x54624b50,
+  (q31_t)0x544f63d2, (q31_t)0x543c7914,
+  (q31_t)0x54298b17, (q31_t)0x541699db, (q31_t)0x5403a561, (q31_t)0x53f0adaa, (q31_t)0x53ddb2b6, (q31_t)0x53cab486,
+  (q31_t)0x53b7b31c, (q31_t)0x53a4ae77,
+  (q31_t)0x5391a699, (q31_t)0x537e9b82, (q31_t)0x536b8d33, (q31_t)0x53587bad, (q31_t)0x534566f0, (q31_t)0x53324efd,
+  (q31_t)0x531f33d5, (q31_t)0x530c1579,
+  (q31_t)0x52f8f3e9, (q31_t)0x52e5cf27, (q31_t)0x52d2a732, (q31_t)0x52bf7c0b, (q31_t)0x52ac4db4, (q31_t)0x52991c2d,
+  (q31_t)0x5285e777, (q31_t)0x5272af92,
+  (q31_t)0x525f7480, (q31_t)0x524c3640, (q31_t)0x5238f4d4, (q31_t)0x5225b03d, (q31_t)0x5212687b, (q31_t)0x51ff1d8f,
+  (q31_t)0x51ebcf7a, (q31_t)0x51d87e3c,
+  (q31_t)0x51c529d7, (q31_t)0x51b1d24a, (q31_t)0x519e7797, (q31_t)0x518b19bf, (q31_t)0x5177b8c2, (q31_t)0x516454a0,
+  (q31_t)0x5150ed5c, (q31_t)0x513d82f4,
+  (q31_t)0x512a156b, (q31_t)0x5116a4c1, (q31_t)0x510330f7, (q31_t)0x50efba0d, (q31_t)0x50dc4005, (q31_t)0x50c8c2de,
+  (q31_t)0x50b5429a, (q31_t)0x50a1bf39,
+  (q31_t)0x508e38bd, (q31_t)0x507aaf25, (q31_t)0x50672273, (q31_t)0x505392a8, (q31_t)0x503fffc4, (q31_t)0x502c69c8,
+  (q31_t)0x5018d0b4, (q31_t)0x5005348a,
+  (q31_t)0x4ff1954b, (q31_t)0x4fddf2f6, (q31_t)0x4fca4d8d, (q31_t)0x4fb6a510, (q31_t)0x4fa2f981, (q31_t)0x4f8f4ae0,
+  (q31_t)0x4f7b992d, (q31_t)0x4f67e46a,
+  (q31_t)0x4f542c98, (q31_t)0x4f4071b6, (q31_t)0x4f2cb3c7, (q31_t)0x4f18f2c9, (q31_t)0x4f052ec0, (q31_t)0x4ef167aa,
+  (q31_t)0x4edd9d89, (q31_t)0x4ec9d05e,
+  (q31_t)0x4eb60029, (q31_t)0x4ea22ceb, (q31_t)0x4e8e56a5, (q31_t)0x4e7a7d58, (q31_t)0x4e66a105, (q31_t)0x4e52c1ab,
+  (q31_t)0x4e3edf4d, (q31_t)0x4e2af9ea,
+  (q31_t)0x4e171184, (q31_t)0x4e03261b, (q31_t)0x4def37b0, (q31_t)0x4ddb4644, (q31_t)0x4dc751d8, (q31_t)0x4db35a6c,
+  (q31_t)0x4d9f6001, (q31_t)0x4d8b6298,
+  (q31_t)0x4d776231, (q31_t)0x4d635ece, (q31_t)0x4d4f5870, (q31_t)0x4d3b4f16, (q31_t)0x4d2742c2, (q31_t)0x4d133374,
+  (q31_t)0x4cff212e, (q31_t)0x4ceb0bf0,
+  (q31_t)0x4cd6f3bb, (q31_t)0x4cc2d88f, (q31_t)0x4caeba6e, (q31_t)0x4c9a9958, (q31_t)0x4c86754e, (q31_t)0x4c724e50,
+  (q31_t)0x4c5e2460, (q31_t)0x4c49f77f,
+  (q31_t)0x4c35c7ac, (q31_t)0x4c2194e9, (q31_t)0x4c0d5f37, (q31_t)0x4bf92697, (q31_t)0x4be4eb08, (q31_t)0x4bd0ac8d,
+  (q31_t)0x4bbc6b25, (q31_t)0x4ba826d1,
+  (q31_t)0x4b93df93, (q31_t)0x4b7f956b, (q31_t)0x4b6b485a, (q31_t)0x4b56f861, (q31_t)0x4b42a580, (q31_t)0x4b2e4fb8,
+  (q31_t)0x4b19f70a, (q31_t)0x4b059b77,
+  (q31_t)0x4af13d00, (q31_t)0x4adcdba5, (q31_t)0x4ac87767, (q31_t)0x4ab41046, (q31_t)0x4a9fa645, (q31_t)0x4a8b3963,
+  (q31_t)0x4a76c9a2, (q31_t)0x4a625701,
+  (q31_t)0x4a4de182, (q31_t)0x4a396926, (q31_t)0x4a24edee, (q31_t)0x4a106fda, (q31_t)0x49fbeeea, (q31_t)0x49e76b21,
+  (q31_t)0x49d2e47e, (q31_t)0x49be5b02,
+  (q31_t)0x49a9ceaf, (q31_t)0x49953f84, (q31_t)0x4980ad84, (q31_t)0x496c18ae, (q31_t)0x49578103, (q31_t)0x4942e684,
+  (q31_t)0x492e4933, (q31_t)0x4919a90f,
+  (q31_t)0x4905061a, (q31_t)0x48f06054, (q31_t)0x48dbb7be, (q31_t)0x48c70c59, (q31_t)0x48b25e25, (q31_t)0x489dad25,
+  (q31_t)0x4888f957, (q31_t)0x487442be,
+  (q31_t)0x485f8959, (q31_t)0x484acd2a, (q31_t)0x48360e32, (q31_t)0x48214c71, (q31_t)0x480c87e8, (q31_t)0x47f7c099,
+  (q31_t)0x47e2f682, (q31_t)0x47ce29a7,
+  (q31_t)0x47b95a06, (q31_t)0x47a487a2, (q31_t)0x478fb27b, (q31_t)0x477ada91, (q31_t)0x4765ffe6, (q31_t)0x4751227a,
+  (q31_t)0x473c424e, (q31_t)0x47275f63,
+  (q31_t)0x471279ba, (q31_t)0x46fd9154, (q31_t)0x46e8a631, (q31_t)0x46d3b852, (q31_t)0x46bec7b8, (q31_t)0x46a9d464,
+  (q31_t)0x4694de56, (q31_t)0x467fe590,
+  (q31_t)0x466aea12, (q31_t)0x4655ebdd, (q31_t)0x4640eaf2, (q31_t)0x462be751, (q31_t)0x4616e0fc, (q31_t)0x4601d7f3,
+  (q31_t)0x45eccc37, (q31_t)0x45d7bdc9,
+  (q31_t)0x45c2acaa, (q31_t)0x45ad98da, (q31_t)0x4598825a, (q31_t)0x4583692c, (q31_t)0x456e4d4f, (q31_t)0x45592ec6,
+  (q31_t)0x45440d90, (q31_t)0x452ee9ae,
+  (q31_t)0x4519c321, (q31_t)0x450499eb, (q31_t)0x44ef6e0b, (q31_t)0x44da3f83, (q31_t)0x44c50e53, (q31_t)0x44afda7d,
+  (q31_t)0x449aa400, (q31_t)0x44856adf,
+  (q31_t)0x44702f19, (q31_t)0x445af0b0, (q31_t)0x4445afa4, (q31_t)0x44306bf6, (q31_t)0x441b25a8, (q31_t)0x4405dcb9,
+  (q31_t)0x43f0912b, (q31_t)0x43db42fe,
+  (q31_t)0x43c5f234, (q31_t)0x43b09ecc, (q31_t)0x439b48c9, (q31_t)0x4385f02a, (q31_t)0x437094f1, (q31_t)0x435b371f,
+  (q31_t)0x4345d6b3, (q31_t)0x433073b0,
+  (q31_t)0x431b0e15, (q31_t)0x4305a5e5, (q31_t)0x42f03b1e, (q31_t)0x42dacdc3, (q31_t)0x42c55dd4, (q31_t)0x42afeb53,
+  (q31_t)0x429a763f, (q31_t)0x4284fe99,
+  (q31_t)0x426f8463, (q31_t)0x425a079e, (q31_t)0x42448849, (q31_t)0x422f0667, (q31_t)0x421981f7, (q31_t)0x4203fafb,
+  (q31_t)0x41ee7174, (q31_t)0x41d8e561,
+  (q31_t)0x41c356c5, (q31_t)0x41adc5a0, (q31_t)0x419831f3, (q31_t)0x41829bbe, (q31_t)0x416d0302, (q31_t)0x415767c1,
+  (q31_t)0x4141c9fb, (q31_t)0x412c29b1,
+  (q31_t)0x411686e4, (q31_t)0x4100e194, (q31_t)0x40eb39c3, (q31_t)0x40d58f71, (q31_t)0x40bfe29f, (q31_t)0x40aa334e,
+  (q31_t)0x4094817f, (q31_t)0x407ecd32,
+  (q31_t)0x40691669, (q31_t)0x40535d24, (q31_t)0x403da165, (q31_t)0x4027e32b, (q31_t)0x40122278, (q31_t)0x3ffc5f4d,
+  (q31_t)0x3fe699aa, (q31_t)0x3fd0d191,
+  (q31_t)0x3fbb0702, (q31_t)0x3fa539fd, (q31_t)0x3f8f6a85, (q31_t)0x3f799899, (q31_t)0x3f63c43b, (q31_t)0x3f4ded6b,
+  (q31_t)0x3f38142a, (q31_t)0x3f22387a,
+  (q31_t)0x3f0c5a5a, (q31_t)0x3ef679cc, (q31_t)0x3ee096d1, (q31_t)0x3ecab169, (q31_t)0x3eb4c995, (q31_t)0x3e9edf57,
+  (q31_t)0x3e88f2ae, (q31_t)0x3e73039d,
+  (q31_t)0x3e5d1222, (q31_t)0x3e471e41, (q31_t)0x3e3127f9, (q31_t)0x3e1b2f4a, (q31_t)0x3e053437, (q31_t)0x3def36c0,
+  (q31_t)0x3dd936e6, (q31_t)0x3dc334a9,
+  (q31_t)0x3dad300b, (q31_t)0x3d97290b, (q31_t)0x3d811fac, (q31_t)0x3d6b13ee, (q31_t)0x3d5505d2, (q31_t)0x3d3ef559,
+  (q31_t)0x3d28e282, (q31_t)0x3d12cd51,
+  (q31_t)0x3cfcb5c4, (q31_t)0x3ce69bde, (q31_t)0x3cd07f9f, (q31_t)0x3cba6107, (q31_t)0x3ca44018, (q31_t)0x3c8e1cd3,
+  (q31_t)0x3c77f737, (q31_t)0x3c61cf48,
+  (q31_t)0x3c4ba504, (q31_t)0x3c35786d, (q31_t)0x3c1f4983, (q31_t)0x3c091849, (q31_t)0x3bf2e4be, (q31_t)0x3bdcaee3,
+  (q31_t)0x3bc676b9, (q31_t)0x3bb03c42,
+  (q31_t)0x3b99ff7d, (q31_t)0x3b83c06c, (q31_t)0x3b6d7f10, (q31_t)0x3b573b69, (q31_t)0x3b40f579, (q31_t)0x3b2aad3f,
+  (q31_t)0x3b1462be, (q31_t)0x3afe15f6,
+  (q31_t)0x3ae7c6e7, (q31_t)0x3ad17593, (q31_t)0x3abb21fb, (q31_t)0x3aa4cc1e, (q31_t)0x3a8e7400, (q31_t)0x3a78199f,
+  (q31_t)0x3a61bcfd, (q31_t)0x3a4b5e1b,
+  (q31_t)0x3a34fcf9, (q31_t)0x3a1e9999, (q31_t)0x3a0833fc, (q31_t)0x39f1cc21, (q31_t)0x39db620b, (q31_t)0x39c4f5ba,
+  (q31_t)0x39ae872f, (q31_t)0x3998166a,
+  (q31_t)0x3981a36d, (q31_t)0x396b2e38, (q31_t)0x3954b6cd, (q31_t)0x393e3d2c, (q31_t)0x3927c155, (q31_t)0x3911434b,
+  (q31_t)0x38fac30e, (q31_t)0x38e4409e,
+  (q31_t)0x38cdbbfc, (q31_t)0x38b7352a, (q31_t)0x38a0ac29, (q31_t)0x388a20f8, (q31_t)0x38739399, (q31_t)0x385d040d,
+  (q31_t)0x38467255, (q31_t)0x382fde72,
+  (q31_t)0x38194864, (q31_t)0x3802b02c, (q31_t)0x37ec15cb, (q31_t)0x37d57943, (q31_t)0x37beda93, (q31_t)0x37a839be,
+  (q31_t)0x379196c3, (q31_t)0x377af1a3,
+  (q31_t)0x37644a60, (q31_t)0x374da0fa, (q31_t)0x3736f573, (q31_t)0x372047ca, (q31_t)0x37099802, (q31_t)0x36f2e61a,
+  (q31_t)0x36dc3214, (q31_t)0x36c57bf0,
+  (q31_t)0x36aec3b0, (q31_t)0x36980954, (q31_t)0x36814cde, (q31_t)0x366a8e4d, (q31_t)0x3653cda3, (q31_t)0x363d0ae2,
+  (q31_t)0x36264609, (q31_t)0x360f7f19,
+  (q31_t)0x35f8b614, (q31_t)0x35e1eafa, (q31_t)0x35cb1dcc, (q31_t)0x35b44e8c, (q31_t)0x359d7d39, (q31_t)0x3586a9d5,
+  (q31_t)0x356fd461, (q31_t)0x3558fcde,
+  (q31_t)0x3542234c, (q31_t)0x352b47ad, (q31_t)0x35146a00, (q31_t)0x34fd8a48, (q31_t)0x34e6a885, (q31_t)0x34cfc4b7,
+  (q31_t)0x34b8dee1, (q31_t)0x34a1f702,
+  (q31_t)0x348b0d1c, (q31_t)0x3474212f, (q31_t)0x345d333c, (q31_t)0x34464345, (q31_t)0x342f5149, (q31_t)0x34185d4b,
+  (q31_t)0x3401674a, (q31_t)0x33ea6f48,
+  (q31_t)0x33d37546, (q31_t)0x33bc7944, (q31_t)0x33a57b44, (q31_t)0x338e7b46, (q31_t)0x3377794b, (q31_t)0x33607554,
+  (q31_t)0x33496f62, (q31_t)0x33326776,
+  (q31_t)0x331b5d91, (q31_t)0x330451b3, (q31_t)0x32ed43de, (q31_t)0x32d63412, (q31_t)0x32bf2250, (q31_t)0x32a80e99,
+  (q31_t)0x3290f8ef, (q31_t)0x3279e151,
+  (q31_t)0x3262c7c1, (q31_t)0x324bac40, (q31_t)0x32348ecf, (q31_t)0x321d6f6e, (q31_t)0x32064e1e, (q31_t)0x31ef2ae1,
+  (q31_t)0x31d805b7, (q31_t)0x31c0dea1,
+  (q31_t)0x31a9b5a0, (q31_t)0x31928ab4, (q31_t)0x317b5de0, (q31_t)0x31642f23, (q31_t)0x314cfe7f, (q31_t)0x3135cbf4,
+  (q31_t)0x311e9783, (q31_t)0x3107612e,
+  (q31_t)0x30f028f4, (q31_t)0x30d8eed8, (q31_t)0x30c1b2da, (q31_t)0x30aa74fa, (q31_t)0x3093353a, (q31_t)0x307bf39b,
+  (q31_t)0x3064b01d, (q31_t)0x304d6ac1,
+  (q31_t)0x30362389, (q31_t)0x301eda75, (q31_t)0x30078f86, (q31_t)0x2ff042bd, (q31_t)0x2fd8f41b, (q31_t)0x2fc1a3a0,
+  (q31_t)0x2faa514f, (q31_t)0x2f92fd26,
+  (q31_t)0x2f7ba729, (q31_t)0x2f644f56, (q31_t)0x2f4cf5b0, (q31_t)0x2f359a37, (q31_t)0x2f1e3ced, (q31_t)0x2f06ddd1,
+  (q31_t)0x2eef7ce5, (q31_t)0x2ed81a29,
+  (q31_t)0x2ec0b5a0, (q31_t)0x2ea94f49, (q31_t)0x2e91e725, (q31_t)0x2e7a7d36, (q31_t)0x2e63117c, (q31_t)0x2e4ba3f8,
+  (q31_t)0x2e3434ac, (q31_t)0x2e1cc397,
+  (q31_t)0x2e0550bb, (q31_t)0x2deddc19, (q31_t)0x2dd665b2, (q31_t)0x2dbeed86, (q31_t)0x2da77397, (q31_t)0x2d8ff7e5,
+  (q31_t)0x2d787a72, (q31_t)0x2d60fb3e,
+  (q31_t)0x2d497a4a, (q31_t)0x2d31f797, (q31_t)0x2d1a7325, (q31_t)0x2d02ecf7, (q31_t)0x2ceb650d, (q31_t)0x2cd3db67,
+  (q31_t)0x2cbc5006, (q31_t)0x2ca4c2ed,
+  (q31_t)0x2c8d341a, (q31_t)0x2c75a390, (q31_t)0x2c5e114f, (q31_t)0x2c467d58, (q31_t)0x2c2ee7ad, (q31_t)0x2c17504d,
+  (q31_t)0x2bffb73a, (q31_t)0x2be81c74,
+  (q31_t)0x2bd07ffe, (q31_t)0x2bb8e1d7, (q31_t)0x2ba14200, (q31_t)0x2b89a07b, (q31_t)0x2b71fd48, (q31_t)0x2b5a5868,
+  (q31_t)0x2b42b1dd, (q31_t)0x2b2b09a6,
+  (q31_t)0x2b135fc6, (q31_t)0x2afbb43c, (q31_t)0x2ae4070a, (q31_t)0x2acc5831, (q31_t)0x2ab4a7b1, (q31_t)0x2a9cf58c,
+  (q31_t)0x2a8541c3, (q31_t)0x2a6d8c55,
+  (q31_t)0x2a55d545, (q31_t)0x2a3e1c93, (q31_t)0x2a266240, (q31_t)0x2a0ea64d, (q31_t)0x29f6e8bb, (q31_t)0x29df298b,
+  (q31_t)0x29c768be, (q31_t)0x29afa654,
+  (q31_t)0x2997e24f, (q31_t)0x29801caf, (q31_t)0x29685576, (q31_t)0x29508ca4, (q31_t)0x2938c23a, (q31_t)0x2920f63a,
+  (q31_t)0x290928a3, (q31_t)0x28f15978,
+  (q31_t)0x28d988b8, (q31_t)0x28c1b666, (q31_t)0x28a9e281, (q31_t)0x28920d0a, (q31_t)0x287a3604, (q31_t)0x28625d6d,
+  (q31_t)0x284a8349, (q31_t)0x2832a796,
+  (q31_t)0x281aca57, (q31_t)0x2802eb8c, (q31_t)0x27eb0b36, (q31_t)0x27d32956, (q31_t)0x27bb45ed, (q31_t)0x27a360fc,
+  (q31_t)0x278b7a84, (q31_t)0x27739285,
+  (q31_t)0x275ba901, (q31_t)0x2743bdf9, (q31_t)0x272bd16d, (q31_t)0x2713e35f, (q31_t)0x26fbf3ce, (q31_t)0x26e402bd,
+  (q31_t)0x26cc102d, (q31_t)0x26b41c1d,
+  (q31_t)0x269c268f, (q31_t)0x26842f84, (q31_t)0x266c36fe, (q31_t)0x26543cfb, (q31_t)0x263c417f, (q31_t)0x26244489,
+  (q31_t)0x260c461b, (q31_t)0x25f44635,
+  (q31_t)0x25dc44d9, (q31_t)0x25c44207, (q31_t)0x25ac3dc0, (q31_t)0x25943806, (q31_t)0x257c30d8, (q31_t)0x25642839,
+  (q31_t)0x254c1e28, (q31_t)0x253412a8,
+  (q31_t)0x251c05b8, (q31_t)0x2503f75a, (q31_t)0x24ebe78f, (q31_t)0x24d3d657, (q31_t)0x24bbc3b4, (q31_t)0x24a3afa6,
+  (q31_t)0x248b9a2f, (q31_t)0x2473834f,
+  (q31_t)0x245b6b07, (q31_t)0x24435158, (q31_t)0x242b3644, (q31_t)0x241319ca, (q31_t)0x23fafbec, (q31_t)0x23e2dcac,
+  (q31_t)0x23cabc09, (q31_t)0x23b29a05,
+  (q31_t)0x239a76a0, (q31_t)0x238251dd, (q31_t)0x236a2bba, (q31_t)0x2352043b, (q31_t)0x2339db5e, (q31_t)0x2321b126,
+  (q31_t)0x23098593, (q31_t)0x22f158a7,
+  (q31_t)0x22d92a61, (q31_t)0x22c0fac4, (q31_t)0x22a8c9cf, (q31_t)0x22909785, (q31_t)0x227863e5, (q31_t)0x22602ef1,
+  (q31_t)0x2247f8aa, (q31_t)0x222fc111,
+  (q31_t)0x22178826, (q31_t)0x21ff4dea, (q31_t)0x21e71260, (q31_t)0x21ced586, (q31_t)0x21b6975f, (q31_t)0x219e57eb,
+  (q31_t)0x2186172b, (q31_t)0x216dd521,
+  (q31_t)0x215591cc, (q31_t)0x213d4d2f, (q31_t)0x21250749, (q31_t)0x210cc01d, (q31_t)0x20f477aa, (q31_t)0x20dc2df2,
+  (q31_t)0x20c3e2f5, (q31_t)0x20ab96b5,
+  (q31_t)0x20934933, (q31_t)0x207afa6f, (q31_t)0x2062aa6b, (q31_t)0x204a5927, (q31_t)0x203206a4, (q31_t)0x2019b2e4,
+  (q31_t)0x20015de7, (q31_t)0x1fe907ae,
+  (q31_t)0x1fd0b03a, (q31_t)0x1fb8578b, (q31_t)0x1f9ffda4, (q31_t)0x1f87a285, (q31_t)0x1f6f462f, (q31_t)0x1f56e8a2,
+  (q31_t)0x1f3e89e0, (q31_t)0x1f2629ea,
+  (q31_t)0x1f0dc8c0, (q31_t)0x1ef56664, (q31_t)0x1edd02d6, (q31_t)0x1ec49e17, (q31_t)0x1eac3829, (q31_t)0x1e93d10c,
+  (q31_t)0x1e7b68c2, (q31_t)0x1e62ff4a,
+  (q31_t)0x1e4a94a7, (q31_t)0x1e3228d9, (q31_t)0x1e19bbe0, (q31_t)0x1e014dbf, (q31_t)0x1de8de75, (q31_t)0x1dd06e04,
+  (q31_t)0x1db7fc6d, (q31_t)0x1d9f89b1,
+  (q31_t)0x1d8715d0, (q31_t)0x1d6ea0cc, (q31_t)0x1d562aa6, (q31_t)0x1d3db35e, (q31_t)0x1d253af5, (q31_t)0x1d0cc16c,
+  (q31_t)0x1cf446c5, (q31_t)0x1cdbcb00,
+  (q31_t)0x1cc34e1f, (q31_t)0x1caad021, (q31_t)0x1c925109, (q31_t)0x1c79d0d6, (q31_t)0x1c614f8b, (q31_t)0x1c48cd27,
+  (q31_t)0x1c3049ac, (q31_t)0x1c17c51b,
+  (q31_t)0x1bff3f75, (q31_t)0x1be6b8ba, (q31_t)0x1bce30ec, (q31_t)0x1bb5a80c, (q31_t)0x1b9d1e1a, (q31_t)0x1b849317,
+  (q31_t)0x1b6c0705, (q31_t)0x1b5379e5,
+  (q31_t)0x1b3aebb6, (q31_t)0x1b225c7b, (q31_t)0x1b09cc34, (q31_t)0x1af13ae3, (q31_t)0x1ad8a887, (q31_t)0x1ac01522,
+  (q31_t)0x1aa780b6, (q31_t)0x1a8eeb42,
+  (q31_t)0x1a7654c8, (q31_t)0x1a5dbd49, (q31_t)0x1a4524c6, (q31_t)0x1a2c8b3f, (q31_t)0x1a13f0b6, (q31_t)0x19fb552c,
+  (q31_t)0x19e2b8a2, (q31_t)0x19ca1b17,
+  (q31_t)0x19b17c8f, (q31_t)0x1998dd09, (q31_t)0x19803c86, (q31_t)0x19679b07, (q31_t)0x194ef88e, (q31_t)0x1936551b,
+  (q31_t)0x191db0af, (q31_t)0x19050b4b,
+  (q31_t)0x18ec64f0, (q31_t)0x18d3bda0, (q31_t)0x18bb155a, (q31_t)0x18a26c20, (q31_t)0x1889c1f3, (q31_t)0x187116d4,
+  (q31_t)0x18586ac3, (q31_t)0x183fbdc3,
+  (q31_t)0x18270fd3, (q31_t)0x180e60f4, (q31_t)0x17f5b129, (q31_t)0x17dd0070, (q31_t)0x17c44ecd, (q31_t)0x17ab9c3e,
+  (q31_t)0x1792e8c6, (q31_t)0x177a3466,
+  (q31_t)0x17617f1d, (q31_t)0x1748c8ee, (q31_t)0x173011d9, (q31_t)0x171759df, (q31_t)0x16fea102, (q31_t)0x16e5e741,
+  (q31_t)0x16cd2c9f, (q31_t)0x16b4711b,
+  (q31_t)0x169bb4b7, (q31_t)0x1682f774, (q31_t)0x166a3953, (q31_t)0x16517a55, (q31_t)0x1638ba7a, (q31_t)0x161ff9c4,
+  (q31_t)0x16073834, (q31_t)0x15ee75cb,
+  (q31_t)0x15d5b288, (q31_t)0x15bcee6f, (q31_t)0x15a4297f, (q31_t)0x158b63b9, (q31_t)0x15729d1f, (q31_t)0x1559d5b1,
+  (q31_t)0x15410d70, (q31_t)0x1528445d,
+  (q31_t)0x150f7a7a, (q31_t)0x14f6afc7, (q31_t)0x14dde445, (q31_t)0x14c517f4, (q31_t)0x14ac4ad7, (q31_t)0x14937cee,
+  (q31_t)0x147aae3a, (q31_t)0x1461debc,
+  (q31_t)0x14490e74, (q31_t)0x14303d65, (q31_t)0x14176b8e, (q31_t)0x13fe98f1, (q31_t)0x13e5c58e, (q31_t)0x13ccf167,
+  (q31_t)0x13b41c7d, (q31_t)0x139b46d0,
+  (q31_t)0x13827062, (q31_t)0x13699933, (q31_t)0x1350c144, (q31_t)0x1337e897, (q31_t)0x131f0f2c, (q31_t)0x13063505,
+  (q31_t)0x12ed5a21, (q31_t)0x12d47e83,
+  (q31_t)0x12bba22b, (q31_t)0x12a2c51b, (q31_t)0x1289e752, (q31_t)0x127108d2, (q31_t)0x1258299c, (q31_t)0x123f49b2,
+  (q31_t)0x12266913, (q31_t)0x120d87c1,
+  (q31_t)0x11f4a5bd, (q31_t)0x11dbc307, (q31_t)0x11c2dfa2, (q31_t)0x11a9fb8d, (q31_t)0x119116c9, (q31_t)0x11783159,
+  (q31_t)0x115f4b3c, (q31_t)0x11466473,
+  (q31_t)0x112d7d00, (q31_t)0x111494e4, (q31_t)0x10fbac1e, (q31_t)0x10e2c2b2, (q31_t)0x10c9d89e, (q31_t)0x10b0ede5,
+  (q31_t)0x10980287, (q31_t)0x107f1686,
+  (q31_t)0x106629e1, (q31_t)0x104d3c9b, (q31_t)0x10344eb4, (q31_t)0x101b602d, (q31_t)0x10027107, (q31_t)0xfe98143,
+  (q31_t)0xfd090e1, (q31_t)0xfb79fe4,
+  (q31_t)0xf9eae4c, (q31_t)0xf85bc19, (q31_t)0xf6cc94e, (q31_t)0xf53d5ea, (q31_t)0xf3ae1ee, (q31_t)0xf21ed5d, (q31_t)0xf08f836,
+  (q31_t)0xef0027b,
+  (q31_t)0xed70c2c, (q31_t)0xebe154b, (q31_t)0xea51dd8, (q31_t)0xe8c25d5, (q31_t)0xe732d42, (q31_t)0xe5a3421, (q31_t)0xe413a72,
+  (q31_t)0xe284036,
+  (q31_t)0xe0f456f, (q31_t)0xdf64a1c, (q31_t)0xddd4e40, (q31_t)0xdc451dc, (q31_t)0xdab54ef, (q31_t)0xd92577b, (q31_t)0xd795982,
+  (q31_t)0xd605b03,
+  (q31_t)0xd475c00, (q31_t)0xd2e5c7b, (q31_t)0xd155c73, (q31_t)0xcfc5bea, (q31_t)0xce35ae1, (q31_t)0xcca5959, (q31_t)0xcb15752,
+  (q31_t)0xc9854cf,
+  (q31_t)0xc7f51cf, (q31_t)0xc664e53, (q31_t)0xc4d4a5d, (q31_t)0xc3445ee, (q31_t)0xc1b4107, (q31_t)0xc023ba7, (q31_t)0xbe935d2,
+  (q31_t)0xbd02f87,
+  (q31_t)0xbb728c7, (q31_t)0xb9e2193, (q31_t)0xb8519ed, (q31_t)0xb6c11d5, (q31_t)0xb53094d, (q31_t)0xb3a0055, (q31_t)0xb20f6ee,
+  (q31_t)0xb07ed19,
+  (q31_t)0xaeee2d7, (q31_t)0xad5d829, (q31_t)0xabccd11, (q31_t)0xaa3c18e, (q31_t)0xa8ab5a2, (q31_t)0xa71a94f, (q31_t)0xa589c94,
+  (q31_t)0xa3f8f73,
+  (q31_t)0xa2681ed, (q31_t)0xa0d7403, (q31_t)0x9f465b5, (q31_t)0x9db5706, (q31_t)0x9c247f5, (q31_t)0x9a93884, (q31_t)0x99028b3,
+  (q31_t)0x9771884,
+  (q31_t)0x95e07f8, (q31_t)0x944f70f, (q31_t)0x92be5ca, (q31_t)0x912d42c, (q31_t)0x8f9c233, (q31_t)0x8e0afe2, (q31_t)0x8c79d3a,
+  (q31_t)0x8ae8a3a,
+  (q31_t)0x89576e5, (q31_t)0x87c633c, (q31_t)0x8634f3e, (q31_t)0x84a3aee, (q31_t)0x831264c, (q31_t)0x8181159, (q31_t)0x7fefc16,
+  (q31_t)0x7e5e685,
+  (q31_t)0x7ccd0a5, (q31_t)0x7b3ba78, (q31_t)0x79aa400, (q31_t)0x7818d3c, (q31_t)0x768762e, (q31_t)0x74f5ed7, (q31_t)0x7364738,
+  (q31_t)0x71d2f52,
+  (q31_t)0x7041726, (q31_t)0x6eafeb4, (q31_t)0x6d1e5fe, (q31_t)0x6b8cd05, (q31_t)0x69fb3c9, (q31_t)0x6869a4c, (q31_t)0x66d808f,
+  (q31_t)0x6546692,
+  (q31_t)0x63b4c57, (q31_t)0x62231de, (q31_t)0x6091729, (q31_t)0x5effc38, (q31_t)0x5d6e10c, (q31_t)0x5bdc5a7, (q31_t)0x5a4aa09,
+  (q31_t)0x58b8e34,
+  (q31_t)0x5727228, (q31_t)0x55955e6, (q31_t)0x540396f, (q31_t)0x5271cc4, (q31_t)0x50dffe7, (q31_t)0x4f4e2d8, (q31_t)0x4dbc597,
+  (q31_t)0x4c2a827,
+  (q31_t)0x4a98a88, (q31_t)0x4906cbb, (q31_t)0x4774ec1, (q31_t)0x45e309a, (q31_t)0x4451249, (q31_t)0x42bf3cd, (q31_t)0x412d528,
+  (q31_t)0x3f9b65b,
+  (q31_t)0x3e09767, (q31_t)0x3c7784d, (q31_t)0x3ae590d, (q31_t)0x39539a9, (q31_t)0x37c1a22, (q31_t)0x362fa78, (q31_t)0x349daac,
+  (q31_t)0x330bac1,
+  (q31_t)0x3179ab5, (q31_t)0x2fe7a8c, (q31_t)0x2e55a44, (q31_t)0x2cc39e1, (q31_t)0x2b31961, (q31_t)0x299f8c7, (q31_t)0x280d813,
+  (q31_t)0x267b747,
+  (q31_t)0x24e9662, (q31_t)0x2357567, (q31_t)0x21c5457, (q31_t)0x2033331, (q31_t)0x1ea11f7, (q31_t)0x1d0f0ab, (q31_t)0x1b7cf4d,
+  (q31_t)0x19eaddd,
+  (q31_t)0x1858c5e, (q31_t)0x16c6ad0, (q31_t)0x1534934, (q31_t)0x13a278a, (q31_t)0x12105d5, (q31_t)0x107e414, (q31_t)0xeec249,
+  (q31_t)0xd5a075,
+  (q31_t)0xbc7e99, (q31_t)0xa35cb5, (q31_t)0x8a3acb, (q31_t)0x7118dc, (q31_t)0x57f6e9, (q31_t)0x3ed4f2, (q31_t)0x25b2f8,
+  (q31_t)0xc90fe
+};
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q31_8192) 
+    const q31_t WeightsQ31_8192[16384] = {
+  (q31_t)0x7fffffff, (q31_t)0x00000000, (q31_t)0x7fffffd9, (q31_t)0xfff9b781, (q31_t)0x7fffff62, (q31_t)0xfff36f02, (q31_t)0x7ffffe9d, (q31_t)0xffed2684,
+  (q31_t)0x7ffffd88, (q31_t)0xffe6de05, (q31_t)0x7ffffc25, (q31_t)0xffe09586, (q31_t)0x7ffffa73, (q31_t)0xffda4d08, (q31_t)0x7ffff872, (q31_t)0xffd40489,
+  (q31_t)0x7ffff621, (q31_t)0xffcdbc0b, (q31_t)0x7ffff382, (q31_t)0xffc7738c, (q31_t)0x7ffff094, (q31_t)0xffc12b0e, (q31_t)0x7fffed57, (q31_t)0xffbae290,
+  (q31_t)0x7fffe9cb, (q31_t)0xffb49a12, (q31_t)0x7fffe5f0, (q31_t)0xffae5195, (q31_t)0x7fffe1c6, (q31_t)0xffa80917, (q31_t)0x7fffdd4d, (q31_t)0xffa1c09a,
+  (q31_t)0x7fffd886, (q31_t)0xff9b781d, (q31_t)0x7fffd36f, (q31_t)0xff952fa0, (q31_t)0x7fffce09, (q31_t)0xff8ee724, (q31_t)0x7fffc854, (q31_t)0xff889ea7,
+  (q31_t)0x7fffc251, (q31_t)0xff82562c, (q31_t)0x7fffbbfe, (q31_t)0xff7c0db0, (q31_t)0x7fffb55c, (q31_t)0xff75c535, (q31_t)0x7fffae6c, (q31_t)0xff6f7cba,
+  (q31_t)0x7fffa72c, (q31_t)0xff69343f, (q31_t)0x7fff9f9e, (q31_t)0xff62ebc5, (q31_t)0x7fff97c1, (q31_t)0xff5ca34b, (q31_t)0x7fff8f94, (q31_t)0xff565ad1,
+  (q31_t)0x7fff8719, (q31_t)0xff501258, (q31_t)0x7fff7e4f, (q31_t)0xff49c9df, (q31_t)0x7fff7536, (q31_t)0xff438167, (q31_t)0x7fff6bcd, (q31_t)0xff3d38ef,
+  (q31_t)0x7fff6216, (q31_t)0xff36f078, (q31_t)0x7fff5810, (q31_t)0xff30a801, (q31_t)0x7fff4dbb, (q31_t)0xff2a5f8b, (q31_t)0x7fff4317, (q31_t)0xff241715,
+  (q31_t)0x7fff3824, (q31_t)0xff1dcea0, (q31_t)0x7fff2ce2, (q31_t)0xff17862b, (q31_t)0x7fff2151, (q31_t)0xff113db7, (q31_t)0x7fff1572, (q31_t)0xff0af543,
+  (q31_t)0x7fff0943, (q31_t)0xff04acd0, (q31_t)0x7ffefcc5, (q31_t)0xfefe645e, (q31_t)0x7ffeeff8, (q31_t)0xfef81bec, (q31_t)0x7ffee2dd, (q31_t)0xfef1d37b,
+  (q31_t)0x7ffed572, (q31_t)0xfeeb8b0a, (q31_t)0x7ffec7b9, (q31_t)0xfee5429a, (q31_t)0x7ffeb9b0, (q31_t)0xfedefa2b, (q31_t)0x7ffeab59, (q31_t)0xfed8b1bd,
+  (q31_t)0x7ffe9cb2, (q31_t)0xfed2694f, (q31_t)0x7ffe8dbd, (q31_t)0xfecc20e2, (q31_t)0x7ffe7e79, (q31_t)0xfec5d876, (q31_t)0x7ffe6ee5, (q31_t)0xfebf900a,
+  (q31_t)0x7ffe5f03, (q31_t)0xfeb947a0, (q31_t)0x7ffe4ed2, (q31_t)0xfeb2ff36, (q31_t)0x7ffe3e52, (q31_t)0xfeacb6cc, (q31_t)0x7ffe2d83, (q31_t)0xfea66e64,
+  (q31_t)0x7ffe1c65, (q31_t)0xfea025fd, (q31_t)0x7ffe0af8, (q31_t)0xfe99dd96, (q31_t)0x7ffdf93c, (q31_t)0xfe939530, (q31_t)0x7ffde731, (q31_t)0xfe8d4ccb,
+  (q31_t)0x7ffdd4d7, (q31_t)0xfe870467, (q31_t)0x7ffdc22e, (q31_t)0xfe80bc04, (q31_t)0x7ffdaf37, (q31_t)0xfe7a73a2, (q31_t)0x7ffd9bf0, (q31_t)0xfe742b41,
+  (q31_t)0x7ffd885a, (q31_t)0xfe6de2e0, (q31_t)0x7ffd7476, (q31_t)0xfe679a81, (q31_t)0x7ffd6042, (q31_t)0xfe615223, (q31_t)0x7ffd4bc0, (q31_t)0xfe5b09c5,
+  (q31_t)0x7ffd36ee, (q31_t)0xfe54c169, (q31_t)0x7ffd21ce, (q31_t)0xfe4e790d, (q31_t)0x7ffd0c5f, (q31_t)0xfe4830b3, (q31_t)0x7ffcf6a0, (q31_t)0xfe41e85a,
+  (q31_t)0x7ffce093, (q31_t)0xfe3ba002, (q31_t)0x7ffcca37, (q31_t)0xfe3557ab, (q31_t)0x7ffcb38c, (q31_t)0xfe2f0f55, (q31_t)0x7ffc9c92, (q31_t)0xfe28c700,
+  (q31_t)0x7ffc8549, (q31_t)0xfe227eac, (q31_t)0x7ffc6db1, (q31_t)0xfe1c365a, (q31_t)0x7ffc55ca, (q31_t)0xfe15ee09, (q31_t)0x7ffc3d94, (q31_t)0xfe0fa5b8,
+  (q31_t)0x7ffc250f, (q31_t)0xfe095d69, (q31_t)0x7ffc0c3b, (q31_t)0xfe03151c, (q31_t)0x7ffbf319, (q31_t)0xfdfccccf, (q31_t)0x7ffbd9a7, (q31_t)0xfdf68484,
+  (q31_t)0x7ffbbfe6, (q31_t)0xfdf03c3a, (q31_t)0x7ffba5d7, (q31_t)0xfde9f3f1, (q31_t)0x7ffb8b78, (q31_t)0xfde3aba9, (q31_t)0x7ffb70cb, (q31_t)0xfddd6363,
+  (q31_t)0x7ffb55ce, (q31_t)0xfdd71b1e, (q31_t)0x7ffb3a83, (q31_t)0xfdd0d2db, (q31_t)0x7ffb1ee9, (q31_t)0xfdca8a99, (q31_t)0x7ffb0300, (q31_t)0xfdc44258,
+  (q31_t)0x7ffae6c7, (q31_t)0xfdbdfa18, (q31_t)0x7ffaca40, (q31_t)0xfdb7b1da, (q31_t)0x7ffaad6a, (q31_t)0xfdb1699e, (q31_t)0x7ffa9045, (q31_t)0xfdab2162,
+  (q31_t)0x7ffa72d1, (q31_t)0xfda4d929, (q31_t)0x7ffa550e, (q31_t)0xfd9e90f0, (q31_t)0x7ffa36fc, (q31_t)0xfd9848b9, (q31_t)0x7ffa189c, (q31_t)0xfd920084,
+  (q31_t)0x7ff9f9ec, (q31_t)0xfd8bb850, (q31_t)0x7ff9daed, (q31_t)0xfd85701e, (q31_t)0x7ff9bba0, (q31_t)0xfd7f27ed, (q31_t)0x7ff99c03, (q31_t)0xfd78dfbd,
+  (q31_t)0x7ff97c18, (q31_t)0xfd729790, (q31_t)0x7ff95bdd, (q31_t)0xfd6c4f64, (q31_t)0x7ff93b54, (q31_t)0xfd660739, (q31_t)0x7ff91a7b, (q31_t)0xfd5fbf10,
+  (q31_t)0x7ff8f954, (q31_t)0xfd5976e9, (q31_t)0x7ff8d7de, (q31_t)0xfd532ec3, (q31_t)0x7ff8b619, (q31_t)0xfd4ce69f, (q31_t)0x7ff89405, (q31_t)0xfd469e7c,
+  (q31_t)0x7ff871a2, (q31_t)0xfd40565c, (q31_t)0x7ff84ef0, (q31_t)0xfd3a0e3d, (q31_t)0x7ff82bef, (q31_t)0xfd33c61f, (q31_t)0x7ff8089f, (q31_t)0xfd2d7e04,
+  (q31_t)0x7ff7e500, (q31_t)0xfd2735ea, (q31_t)0x7ff7c113, (q31_t)0xfd20edd2, (q31_t)0x7ff79cd6, (q31_t)0xfd1aa5bc, (q31_t)0x7ff7784a, (q31_t)0xfd145da7,
+  (q31_t)0x7ff75370, (q31_t)0xfd0e1594, (q31_t)0x7ff72e46, (q31_t)0xfd07cd83, (q31_t)0x7ff708ce, (q31_t)0xfd018574, (q31_t)0x7ff6e307, (q31_t)0xfcfb3d67,
+  (q31_t)0x7ff6bcf0, (q31_t)0xfcf4f55c, (q31_t)0x7ff6968b, (q31_t)0xfceead52, (q31_t)0x7ff66fd7, (q31_t)0xfce8654b, (q31_t)0x7ff648d4, (q31_t)0xfce21d45,
+  (q31_t)0x7ff62182, (q31_t)0xfcdbd541, (q31_t)0x7ff5f9e1, (q31_t)0xfcd58d3f, (q31_t)0x7ff5d1f1, (q31_t)0xfccf453f, (q31_t)0x7ff5a9b2, (q31_t)0xfcc8fd41,
+  (q31_t)0x7ff58125, (q31_t)0xfcc2b545, (q31_t)0x7ff55848, (q31_t)0xfcbc6d4c, (q31_t)0x7ff52f1d, (q31_t)0xfcb62554, (q31_t)0x7ff505a2, (q31_t)0xfcafdd5e,
+  (q31_t)0x7ff4dbd9, (q31_t)0xfca9956a, (q31_t)0x7ff4b1c0, (q31_t)0xfca34d78, (q31_t)0x7ff48759, (q31_t)0xfc9d0588, (q31_t)0x7ff45ca3, (q31_t)0xfc96bd9b,
+  (q31_t)0x7ff4319d, (q31_t)0xfc9075af, (q31_t)0x7ff40649, (q31_t)0xfc8a2dc6, (q31_t)0x7ff3daa6, (q31_t)0xfc83e5de, (q31_t)0x7ff3aeb4, (q31_t)0xfc7d9df9,
+  (q31_t)0x7ff38274, (q31_t)0xfc775616, (q31_t)0x7ff355e4, (q31_t)0xfc710e36, (q31_t)0x7ff32905, (q31_t)0xfc6ac657, (q31_t)0x7ff2fbd7, (q31_t)0xfc647e7b,
+  (q31_t)0x7ff2ce5b, (q31_t)0xfc5e36a0, (q31_t)0x7ff2a08f, (q31_t)0xfc57eec9, (q31_t)0x7ff27275, (q31_t)0xfc51a6f3, (q31_t)0x7ff2440b, (q31_t)0xfc4b5f20,
+  (q31_t)0x7ff21553, (q31_t)0xfc45174e, (q31_t)0x7ff1e64c, (q31_t)0xfc3ecf80, (q31_t)0x7ff1b6f6, (q31_t)0xfc3887b3, (q31_t)0x7ff18751, (q31_t)0xfc323fe9,
+  (q31_t)0x7ff1575d, (q31_t)0xfc2bf821, (q31_t)0x7ff1271a, (q31_t)0xfc25b05c, (q31_t)0x7ff0f688, (q31_t)0xfc1f6899, (q31_t)0x7ff0c5a7, (q31_t)0xfc1920d8,
+  (q31_t)0x7ff09478, (q31_t)0xfc12d91a, (q31_t)0x7ff062f9, (q31_t)0xfc0c915e, (q31_t)0x7ff0312c, (q31_t)0xfc0649a5, (q31_t)0x7fefff0f, (q31_t)0xfc0001ee,
+  (q31_t)0x7fefcca4, (q31_t)0xfbf9ba39, (q31_t)0x7fef99ea, (q31_t)0xfbf37287, (q31_t)0x7fef66e1, (q31_t)0xfbed2ad8, (q31_t)0x7fef3388, (q31_t)0xfbe6e32b,
+  (q31_t)0x7feeffe1, (q31_t)0xfbe09b80, (q31_t)0x7feecbec, (q31_t)0xfbda53d8, (q31_t)0x7fee97a7, (q31_t)0xfbd40c33, (q31_t)0x7fee6313, (q31_t)0xfbcdc490,
+  (q31_t)0x7fee2e30, (q31_t)0xfbc77cf0, (q31_t)0x7fedf8ff, (q31_t)0xfbc13552, (q31_t)0x7fedc37e, (q31_t)0xfbbaedb7, (q31_t)0x7fed8daf, (q31_t)0xfbb4a61f,
+  (q31_t)0x7fed5791, (q31_t)0xfbae5e89, (q31_t)0x7fed2123, (q31_t)0xfba816f6, (q31_t)0x7fecea67, (q31_t)0xfba1cf66, (q31_t)0x7fecb35c, (q31_t)0xfb9b87d8,
+  (q31_t)0x7fec7c02, (q31_t)0xfb95404d, (q31_t)0x7fec4459, (q31_t)0xfb8ef8c5, (q31_t)0x7fec0c62, (q31_t)0xfb88b13f, (q31_t)0x7febd41b, (q31_t)0xfb8269bd,
+  (q31_t)0x7feb9b85, (q31_t)0xfb7c223d, (q31_t)0x7feb62a1, (q31_t)0xfb75dac0, (q31_t)0x7feb296d, (q31_t)0xfb6f9345, (q31_t)0x7feaefeb, (q31_t)0xfb694bce,
+  (q31_t)0x7feab61a, (q31_t)0xfb630459, (q31_t)0x7fea7bfa, (q31_t)0xfb5cbce7, (q31_t)0x7fea418b, (q31_t)0xfb567578, (q31_t)0x7fea06cd, (q31_t)0xfb502e0c,
+  (q31_t)0x7fe9cbc0, (q31_t)0xfb49e6a3, (q31_t)0x7fe99064, (q31_t)0xfb439f3c, (q31_t)0x7fe954ba, (q31_t)0xfb3d57d9, (q31_t)0x7fe918c0, (q31_t)0xfb371078,
+  (q31_t)0x7fe8dc78, (q31_t)0xfb30c91b, (q31_t)0x7fe89fe0, (q31_t)0xfb2a81c0, (q31_t)0x7fe862fa, (q31_t)0xfb243a69, (q31_t)0x7fe825c5, (q31_t)0xfb1df314,
+  (q31_t)0x7fe7e841, (q31_t)0xfb17abc2, (q31_t)0x7fe7aa6e, (q31_t)0xfb116474, (q31_t)0x7fe76c4c, (q31_t)0xfb0b1d28, (q31_t)0x7fe72ddb, (q31_t)0xfb04d5e0,
+  (q31_t)0x7fe6ef1c, (q31_t)0xfafe8e9b, (q31_t)0x7fe6b00d, (q31_t)0xfaf84758, (q31_t)0x7fe670b0, (q31_t)0xfaf20019, (q31_t)0x7fe63103, (q31_t)0xfaebb8dd,
+  (q31_t)0x7fe5f108, (q31_t)0xfae571a4, (q31_t)0x7fe5b0be, (q31_t)0xfadf2a6e, (q31_t)0x7fe57025, (q31_t)0xfad8e33c, (q31_t)0x7fe52f3d, (q31_t)0xfad29c0c,
+  (q31_t)0x7fe4ee06, (q31_t)0xfacc54e0, (q31_t)0x7fe4ac81, (q31_t)0xfac60db7, (q31_t)0x7fe46aac, (q31_t)0xfabfc691, (q31_t)0x7fe42889, (q31_t)0xfab97f6e,
+  (q31_t)0x7fe3e616, (q31_t)0xfab3384f, (q31_t)0x7fe3a355, (q31_t)0xfaacf133, (q31_t)0x7fe36045, (q31_t)0xfaa6aa1a, (q31_t)0x7fe31ce6, (q31_t)0xfaa06305,
+  (q31_t)0x7fe2d938, (q31_t)0xfa9a1bf3, (q31_t)0x7fe2953b, (q31_t)0xfa93d4e4, (q31_t)0x7fe250ef, (q31_t)0xfa8d8dd8, (q31_t)0x7fe20c55, (q31_t)0xfa8746d0,
+  (q31_t)0x7fe1c76b, (q31_t)0xfa80ffcb, (q31_t)0x7fe18233, (q31_t)0xfa7ab8ca, (q31_t)0x7fe13cac, (q31_t)0xfa7471cc, (q31_t)0x7fe0f6d6, (q31_t)0xfa6e2ad1,
+  (q31_t)0x7fe0b0b1, (q31_t)0xfa67e3da, (q31_t)0x7fe06a3d, (q31_t)0xfa619ce7, (q31_t)0x7fe0237a, (q31_t)0xfa5b55f7, (q31_t)0x7fdfdc69, (q31_t)0xfa550f0a,
+  (q31_t)0x7fdf9508, (q31_t)0xfa4ec821, (q31_t)0x7fdf4d59, (q31_t)0xfa48813b, (q31_t)0x7fdf055a, (q31_t)0xfa423a59, (q31_t)0x7fdebd0d, (q31_t)0xfa3bf37a,
+  (q31_t)0x7fde7471, (q31_t)0xfa35ac9f, (q31_t)0x7fde2b86, (q31_t)0xfa2f65c8, (q31_t)0x7fdde24d, (q31_t)0xfa291ef4, (q31_t)0x7fdd98c4, (q31_t)0xfa22d823,
+  (q31_t)0x7fdd4eec, (q31_t)0xfa1c9157, (q31_t)0x7fdd04c6, (q31_t)0xfa164a8e, (q31_t)0x7fdcba51, (q31_t)0xfa1003c8, (q31_t)0x7fdc6f8d, (q31_t)0xfa09bd06,
+  (q31_t)0x7fdc247a, (q31_t)0xfa037648, (q31_t)0x7fdbd918, (q31_t)0xf9fd2f8e, (q31_t)0x7fdb8d67, (q31_t)0xf9f6e8d7, (q31_t)0x7fdb4167, (q31_t)0xf9f0a224,
+  (q31_t)0x7fdaf519, (q31_t)0xf9ea5b75, (q31_t)0x7fdaa87c, (q31_t)0xf9e414ca, (q31_t)0x7fda5b8f, (q31_t)0xf9ddce22, (q31_t)0x7fda0e54, (q31_t)0xf9d7877e,
+  (q31_t)0x7fd9c0ca, (q31_t)0xf9d140de, (q31_t)0x7fd972f2, (q31_t)0xf9cafa42, (q31_t)0x7fd924ca, (q31_t)0xf9c4b3a9, (q31_t)0x7fd8d653, (q31_t)0xf9be6d15,
+  (q31_t)0x7fd8878e, (q31_t)0xf9b82684, (q31_t)0x7fd8387a, (q31_t)0xf9b1dff7, (q31_t)0x7fd7e917, (q31_t)0xf9ab996e, (q31_t)0x7fd79965, (q31_t)0xf9a552e9,
+  (q31_t)0x7fd74964, (q31_t)0xf99f0c68, (q31_t)0x7fd6f914, (q31_t)0xf998c5ea, (q31_t)0x7fd6a875, (q31_t)0xf9927f71, (q31_t)0x7fd65788, (q31_t)0xf98c38fc,
+  (q31_t)0x7fd6064c, (q31_t)0xf985f28a, (q31_t)0x7fd5b4c1, (q31_t)0xf97fac1d, (q31_t)0x7fd562e7, (q31_t)0xf97965b4, (q31_t)0x7fd510be, (q31_t)0xf9731f4e,
+  (q31_t)0x7fd4be46, (q31_t)0xf96cd8ed, (q31_t)0x7fd46b80, (q31_t)0xf9669290, (q31_t)0x7fd4186a, (q31_t)0xf9604c37, (q31_t)0x7fd3c506, (q31_t)0xf95a05e2,
+  (q31_t)0x7fd37153, (q31_t)0xf953bf91, (q31_t)0x7fd31d51, (q31_t)0xf94d7944, (q31_t)0x7fd2c900, (q31_t)0xf94732fb, (q31_t)0x7fd27460, (q31_t)0xf940ecb7,
+  (q31_t)0x7fd21f72, (q31_t)0xf93aa676, (q31_t)0x7fd1ca35, (q31_t)0xf934603a, (q31_t)0x7fd174a8, (q31_t)0xf92e1a02, (q31_t)0x7fd11ecd, (q31_t)0xf927d3ce,
+  (q31_t)0x7fd0c8a3, (q31_t)0xf9218d9e, (q31_t)0x7fd0722b, (q31_t)0xf91b4773, (q31_t)0x7fd01b63, (q31_t)0xf915014c, (q31_t)0x7fcfc44d, (q31_t)0xf90ebb29,
+  (q31_t)0x7fcf6ce8, (q31_t)0xf908750a, (q31_t)0x7fcf1533, (q31_t)0xf9022ef0, (q31_t)0x7fcebd31, (q31_t)0xf8fbe8da, (q31_t)0x7fce64df, (q31_t)0xf8f5a2c9,
+  (q31_t)0x7fce0c3e, (q31_t)0xf8ef5cbb, (q31_t)0x7fcdb34f, (q31_t)0xf8e916b2, (q31_t)0x7fcd5a11, (q31_t)0xf8e2d0ae, (q31_t)0x7fcd0083, (q31_t)0xf8dc8aae,
+  (q31_t)0x7fcca6a7, (q31_t)0xf8d644b2, (q31_t)0x7fcc4c7d, (q31_t)0xf8cffebb, (q31_t)0x7fcbf203, (q31_t)0xf8c9b8c8, (q31_t)0x7fcb973b, (q31_t)0xf8c372d9,
+  (q31_t)0x7fcb3c23, (q31_t)0xf8bd2cef, (q31_t)0x7fcae0bd, (q31_t)0xf8b6e70a, (q31_t)0x7fca8508, (q31_t)0xf8b0a129, (q31_t)0x7fca2905, (q31_t)0xf8aa5b4c,
+  (q31_t)0x7fc9ccb2, (q31_t)0xf8a41574, (q31_t)0x7fc97011, (q31_t)0xf89dcfa1, (q31_t)0x7fc91320, (q31_t)0xf89789d2, (q31_t)0x7fc8b5e1, (q31_t)0xf8914407,
+  (q31_t)0x7fc85854, (q31_t)0xf88afe42, (q31_t)0x7fc7fa77, (q31_t)0xf884b880, (q31_t)0x7fc79c4b, (q31_t)0xf87e72c4, (q31_t)0x7fc73dd1, (q31_t)0xf8782d0c,
+  (q31_t)0x7fc6df08, (q31_t)0xf871e759, (q31_t)0x7fc67ff0, (q31_t)0xf86ba1aa, (q31_t)0x7fc62089, (q31_t)0xf8655c00, (q31_t)0x7fc5c0d3, (q31_t)0xf85f165b,
+  (q31_t)0x7fc560cf, (q31_t)0xf858d0bb, (q31_t)0x7fc5007c, (q31_t)0xf8528b1f, (q31_t)0x7fc49fda, (q31_t)0xf84c4588, (q31_t)0x7fc43ee9, (q31_t)0xf845fff5,
+  (q31_t)0x7fc3dda9, (q31_t)0xf83fba68, (q31_t)0x7fc37c1b, (q31_t)0xf83974df, (q31_t)0x7fc31a3d, (q31_t)0xf8332f5b, (q31_t)0x7fc2b811, (q31_t)0xf82ce9dc,
+  (q31_t)0x7fc25596, (q31_t)0xf826a462, (q31_t)0x7fc1f2cc, (q31_t)0xf8205eec, (q31_t)0x7fc18fb4, (q31_t)0xf81a197b, (q31_t)0x7fc12c4d, (q31_t)0xf813d410,
+  (q31_t)0x7fc0c896, (q31_t)0xf80d8ea9, (q31_t)0x7fc06491, (q31_t)0xf8074947, (q31_t)0x7fc0003e, (q31_t)0xf80103ea, (q31_t)0x7fbf9b9b, (q31_t)0xf7fabe92,
+  (q31_t)0x7fbf36aa, (q31_t)0xf7f4793e, (q31_t)0x7fbed16a, (q31_t)0xf7ee33f0, (q31_t)0x7fbe6bdb, (q31_t)0xf7e7eea7, (q31_t)0x7fbe05fd, (q31_t)0xf7e1a963,
+  (q31_t)0x7fbd9fd0, (q31_t)0xf7db6423, (q31_t)0x7fbd3955, (q31_t)0xf7d51ee9, (q31_t)0x7fbcd28b, (q31_t)0xf7ced9b4, (q31_t)0x7fbc6b72, (q31_t)0xf7c89484,
+  (q31_t)0x7fbc040a, (q31_t)0xf7c24f59, (q31_t)0x7fbb9c53, (q31_t)0xf7bc0a33, (q31_t)0x7fbb344e, (q31_t)0xf7b5c512, (q31_t)0x7fbacbfa, (q31_t)0xf7af7ff6,
+  (q31_t)0x7fba6357, (q31_t)0xf7a93ae0, (q31_t)0x7fb9fa65, (q31_t)0xf7a2f5ce, (q31_t)0x7fb99125, (q31_t)0xf79cb0c2, (q31_t)0x7fb92796, (q31_t)0xf7966bbb,
+  (q31_t)0x7fb8bdb8, (q31_t)0xf79026b9, (q31_t)0x7fb8538b, (q31_t)0xf789e1bc, (q31_t)0x7fb7e90f, (q31_t)0xf7839cc4, (q31_t)0x7fb77e45, (q31_t)0xf77d57d2,
+  (q31_t)0x7fb7132b, (q31_t)0xf77712e5, (q31_t)0x7fb6a7c3, (q31_t)0xf770cdfd, (q31_t)0x7fb63c0d, (q31_t)0xf76a891b, (q31_t)0x7fb5d007, (q31_t)0xf764443d,
+  (q31_t)0x7fb563b3, (q31_t)0xf75dff66, (q31_t)0x7fb4f710, (q31_t)0xf757ba93, (q31_t)0x7fb48a1e, (q31_t)0xf75175c6, (q31_t)0x7fb41cdd, (q31_t)0xf74b30fe,
+  (q31_t)0x7fb3af4e, (q31_t)0xf744ec3b, (q31_t)0x7fb34170, (q31_t)0xf73ea77e, (q31_t)0x7fb2d343, (q31_t)0xf73862c6, (q31_t)0x7fb264c7, (q31_t)0xf7321e14,
+  (q31_t)0x7fb1f5fc, (q31_t)0xf72bd967, (q31_t)0x7fb186e3, (q31_t)0xf72594c0, (q31_t)0x7fb1177b, (q31_t)0xf71f501e, (q31_t)0x7fb0a7c4, (q31_t)0xf7190b81,
+  (q31_t)0x7fb037bf, (q31_t)0xf712c6ea, (q31_t)0x7fafc76a, (q31_t)0xf70c8259, (q31_t)0x7faf56c7, (q31_t)0xf7063dcd, (q31_t)0x7faee5d5, (q31_t)0xf6fff946,
+  (q31_t)0x7fae7495, (q31_t)0xf6f9b4c6, (q31_t)0x7fae0305, (q31_t)0xf6f3704a, (q31_t)0x7fad9127, (q31_t)0xf6ed2bd4, (q31_t)0x7fad1efa, (q31_t)0xf6e6e764,
+  (q31_t)0x7facac7f, (q31_t)0xf6e0a2fa, (q31_t)0x7fac39b4, (q31_t)0xf6da5e95, (q31_t)0x7fabc69b, (q31_t)0xf6d41a36, (q31_t)0x7fab5333, (q31_t)0xf6cdd5dc,
+  (q31_t)0x7faadf7c, (q31_t)0xf6c79188, (q31_t)0x7faa6b77, (q31_t)0xf6c14d3a, (q31_t)0x7fa9f723, (q31_t)0xf6bb08f1, (q31_t)0x7fa98280, (q31_t)0xf6b4c4ae,
+  (q31_t)0x7fa90d8e, (q31_t)0xf6ae8071, (q31_t)0x7fa8984e, (q31_t)0xf6a83c3a, (q31_t)0x7fa822bf, (q31_t)0xf6a1f808, (q31_t)0x7fa7ace1, (q31_t)0xf69bb3dd,
+  (q31_t)0x7fa736b4, (q31_t)0xf6956fb7, (q31_t)0x7fa6c039, (q31_t)0xf68f2b96, (q31_t)0x7fa6496e, (q31_t)0xf688e77c, (q31_t)0x7fa5d256, (q31_t)0xf682a367,
+  (q31_t)0x7fa55aee, (q31_t)0xf67c5f59, (q31_t)0x7fa4e338, (q31_t)0xf6761b50, (q31_t)0x7fa46b32, (q31_t)0xf66fd74d, (q31_t)0x7fa3f2df, (q31_t)0xf6699350,
+  (q31_t)0x7fa37a3c, (q31_t)0xf6634f59, (q31_t)0x7fa3014b, (q31_t)0xf65d0b68, (q31_t)0x7fa2880b, (q31_t)0xf656c77c, (q31_t)0x7fa20e7c, (q31_t)0xf6508397,
+  (q31_t)0x7fa1949e, (q31_t)0xf64a3fb8, (q31_t)0x7fa11a72, (q31_t)0xf643fbdf, (q31_t)0x7fa09ff7, (q31_t)0xf63db80b, (q31_t)0x7fa0252e, (q31_t)0xf637743e,
+  (q31_t)0x7f9faa15, (q31_t)0xf6313077, (q31_t)0x7f9f2eae, (q31_t)0xf62aecb5, (q31_t)0x7f9eb2f8, (q31_t)0xf624a8fa, (q31_t)0x7f9e36f4, (q31_t)0xf61e6545,
+  (q31_t)0x7f9dbaa0, (q31_t)0xf6182196, (q31_t)0x7f9d3dfe, (q31_t)0xf611dded, (q31_t)0x7f9cc10d, (q31_t)0xf60b9a4b, (q31_t)0x7f9c43ce, (q31_t)0xf60556ae,
+  (q31_t)0x7f9bc640, (q31_t)0xf5ff1318, (q31_t)0x7f9b4863, (q31_t)0xf5f8cf87, (q31_t)0x7f9aca37, (q31_t)0xf5f28bfd, (q31_t)0x7f9a4bbd, (q31_t)0xf5ec4879,
+  (q31_t)0x7f99ccf4, (q31_t)0xf5e604fc, (q31_t)0x7f994ddc, (q31_t)0xf5dfc184, (q31_t)0x7f98ce76, (q31_t)0xf5d97e13, (q31_t)0x7f984ec1, (q31_t)0xf5d33aa8,
+  (q31_t)0x7f97cebd, (q31_t)0xf5ccf743, (q31_t)0x7f974e6a, (q31_t)0xf5c6b3e5, (q31_t)0x7f96cdc9, (q31_t)0xf5c0708d, (q31_t)0x7f964cd9, (q31_t)0xf5ba2d3b,
+  (q31_t)0x7f95cb9a, (q31_t)0xf5b3e9f0, (q31_t)0x7f954a0d, (q31_t)0xf5ada6ab, (q31_t)0x7f94c831, (q31_t)0xf5a7636c, (q31_t)0x7f944606, (q31_t)0xf5a12034,
+  (q31_t)0x7f93c38c, (q31_t)0xf59add02, (q31_t)0x7f9340c4, (q31_t)0xf59499d6, (q31_t)0x7f92bdad, (q31_t)0xf58e56b1, (q31_t)0x7f923a48, (q31_t)0xf5881393,
+  (q31_t)0x7f91b694, (q31_t)0xf581d07b, (q31_t)0x7f913291, (q31_t)0xf57b8d69, (q31_t)0x7f90ae3f, (q31_t)0xf5754a5e, (q31_t)0x7f90299f, (q31_t)0xf56f0759,
+  (q31_t)0x7f8fa4b0, (q31_t)0xf568c45b, (q31_t)0x7f8f1f72, (q31_t)0xf5628163, (q31_t)0x7f8e99e6, (q31_t)0xf55c3e72, (q31_t)0x7f8e140a, (q31_t)0xf555fb88,
+  (q31_t)0x7f8d8de1, (q31_t)0xf54fb8a4, (q31_t)0x7f8d0768, (q31_t)0xf54975c6, (q31_t)0x7f8c80a1, (q31_t)0xf54332ef, (q31_t)0x7f8bf98b, (q31_t)0xf53cf01f,
+  (q31_t)0x7f8b7227, (q31_t)0xf536ad56, (q31_t)0x7f8aea74, (q31_t)0xf5306a93, (q31_t)0x7f8a6272, (q31_t)0xf52a27d7, (q31_t)0x7f89da21, (q31_t)0xf523e521,
+  (q31_t)0x7f895182, (q31_t)0xf51da273, (q31_t)0x7f88c894, (q31_t)0xf5175fca, (q31_t)0x7f883f58, (q31_t)0xf5111d29, (q31_t)0x7f87b5cd, (q31_t)0xf50ada8f,
+  (q31_t)0x7f872bf3, (q31_t)0xf50497fb, (q31_t)0x7f86a1ca, (q31_t)0xf4fe556e, (q31_t)0x7f861753, (q31_t)0xf4f812e7, (q31_t)0x7f858c8d, (q31_t)0xf4f1d068,
+  (q31_t)0x7f850179, (q31_t)0xf4eb8def, (q31_t)0x7f847616, (q31_t)0xf4e54b7d, (q31_t)0x7f83ea64, (q31_t)0xf4df0912, (q31_t)0x7f835e64, (q31_t)0xf4d8c6ae,
+  (q31_t)0x7f82d214, (q31_t)0xf4d28451, (q31_t)0x7f824577, (q31_t)0xf4cc41fb, (q31_t)0x7f81b88a, (q31_t)0xf4c5ffab, (q31_t)0x7f812b4f, (q31_t)0xf4bfbd63,
+  (q31_t)0x7f809dc5, (q31_t)0xf4b97b21, (q31_t)0x7f800fed, (q31_t)0xf4b338e7, (q31_t)0x7f7f81c6, (q31_t)0xf4acf6b3, (q31_t)0x7f7ef350, (q31_t)0xf4a6b486,
+  (q31_t)0x7f7e648c, (q31_t)0xf4a07261, (q31_t)0x7f7dd579, (q31_t)0xf49a3042, (q31_t)0x7f7d4617, (q31_t)0xf493ee2b, (q31_t)0x7f7cb667, (q31_t)0xf48dac1a,
+  (q31_t)0x7f7c2668, (q31_t)0xf4876a10, (q31_t)0x7f7b961b, (q31_t)0xf481280e, (q31_t)0x7f7b057e, (q31_t)0xf47ae613, (q31_t)0x7f7a7494, (q31_t)0xf474a41f,
+  (q31_t)0x7f79e35a, (q31_t)0xf46e6231, (q31_t)0x7f7951d2, (q31_t)0xf468204b, (q31_t)0x7f78bffb, (q31_t)0xf461de6d, (q31_t)0x7f782dd6, (q31_t)0xf45b9c95,
+  (q31_t)0x7f779b62, (q31_t)0xf4555ac5, (q31_t)0x7f77089f, (q31_t)0xf44f18fb, (q31_t)0x7f76758e, (q31_t)0xf448d739, (q31_t)0x7f75e22e, (q31_t)0xf442957e,
+  (q31_t)0x7f754e80, (q31_t)0xf43c53cb, (q31_t)0x7f74ba83, (q31_t)0xf436121e, (q31_t)0x7f742637, (q31_t)0xf42fd079, (q31_t)0x7f73919d, (q31_t)0xf4298edc,
+  (q31_t)0x7f72fcb4, (q31_t)0xf4234d45, (q31_t)0x7f72677c, (q31_t)0xf41d0bb6, (q31_t)0x7f71d1f6, (q31_t)0xf416ca2e, (q31_t)0x7f713c21, (q31_t)0xf41088ae,
+  (q31_t)0x7f70a5fe, (q31_t)0xf40a4735, (q31_t)0x7f700f8c, (q31_t)0xf40405c3, (q31_t)0x7f6f78cb, (q31_t)0xf3fdc459, (q31_t)0x7f6ee1bc, (q31_t)0xf3f782f6,
+  (q31_t)0x7f6e4a5e, (q31_t)0xf3f1419a, (q31_t)0x7f6db2b1, (q31_t)0xf3eb0046, (q31_t)0x7f6d1ab6, (q31_t)0xf3e4bef9, (q31_t)0x7f6c826d, (q31_t)0xf3de7db4,
+  (q31_t)0x7f6be9d4, (q31_t)0xf3d83c77, (q31_t)0x7f6b50ed, (q31_t)0xf3d1fb40, (q31_t)0x7f6ab7b8, (q31_t)0xf3cbba12, (q31_t)0x7f6a1e34, (q31_t)0xf3c578eb,
+  (q31_t)0x7f698461, (q31_t)0xf3bf37cb, (q31_t)0x7f68ea40, (q31_t)0xf3b8f6b3, (q31_t)0x7f684fd0, (q31_t)0xf3b2b5a3, (q31_t)0x7f67b512, (q31_t)0xf3ac749a,
+  (q31_t)0x7f671a05, (q31_t)0xf3a63398, (q31_t)0x7f667ea9, (q31_t)0xf39ff29f, (q31_t)0x7f65e2ff, (q31_t)0xf399b1ad, (q31_t)0x7f654706, (q31_t)0xf39370c2,
+  (q31_t)0x7f64aabf, (q31_t)0xf38d2fe0, (q31_t)0x7f640e29, (q31_t)0xf386ef05, (q31_t)0x7f637144, (q31_t)0xf380ae31, (q31_t)0x7f62d411, (q31_t)0xf37a6d66,
+  (q31_t)0x7f62368f, (q31_t)0xf3742ca2, (q31_t)0x7f6198bf, (q31_t)0xf36debe6, (q31_t)0x7f60faa0, (q31_t)0xf367ab31, (q31_t)0x7f605c33, (q31_t)0xf3616a85,
+  (q31_t)0x7f5fbd77, (q31_t)0xf35b29e0, (q31_t)0x7f5f1e6c, (q31_t)0xf354e943, (q31_t)0x7f5e7f13, (q31_t)0xf34ea8ae, (q31_t)0x7f5ddf6b, (q31_t)0xf3486820,
+  (q31_t)0x7f5d3f75, (q31_t)0xf342279b, (q31_t)0x7f5c9f30, (q31_t)0xf33be71d, (q31_t)0x7f5bfe9d, (q31_t)0xf335a6a7, (q31_t)0x7f5b5dbb, (q31_t)0xf32f6639,
+  (q31_t)0x7f5abc8a, (q31_t)0xf32925d3, (q31_t)0x7f5a1b0b, (q31_t)0xf322e575, (q31_t)0x7f59793e, (q31_t)0xf31ca51f, (q31_t)0x7f58d721, (q31_t)0xf31664d1,
+  (q31_t)0x7f5834b7, (q31_t)0xf310248a, (q31_t)0x7f5791fd, (q31_t)0xf309e44c, (q31_t)0x7f56eef5, (q31_t)0xf303a416, (q31_t)0x7f564b9f, (q31_t)0xf2fd63e8,
+  (q31_t)0x7f55a7fa, (q31_t)0xf2f723c1, (q31_t)0x7f550407, (q31_t)0xf2f0e3a3, (q31_t)0x7f545fc5, (q31_t)0xf2eaa38d, (q31_t)0x7f53bb34, (q31_t)0xf2e4637f,
+  (q31_t)0x7f531655, (q31_t)0xf2de2379, (q31_t)0x7f527127, (q31_t)0xf2d7e37b, (q31_t)0x7f51cbab, (q31_t)0xf2d1a385, (q31_t)0x7f5125e0, (q31_t)0xf2cb6398,
+  (q31_t)0x7f507fc7, (q31_t)0xf2c523b2, (q31_t)0x7f4fd95f, (q31_t)0xf2bee3d5, (q31_t)0x7f4f32a9, (q31_t)0xf2b8a400, (q31_t)0x7f4e8ba4, (q31_t)0xf2b26433,
+  (q31_t)0x7f4de451, (q31_t)0xf2ac246e, (q31_t)0x7f4d3caf, (q31_t)0xf2a5e4b1, (q31_t)0x7f4c94be, (q31_t)0xf29fa4fd, (q31_t)0x7f4bec7f, (q31_t)0xf2996551,
+  (q31_t)0x7f4b43f2, (q31_t)0xf29325ad, (q31_t)0x7f4a9b16, (q31_t)0xf28ce612, (q31_t)0x7f49f1eb, (q31_t)0xf286a67e, (q31_t)0x7f494872, (q31_t)0xf28066f4,
+  (q31_t)0x7f489eaa, (q31_t)0xf27a2771, (q31_t)0x7f47f494, (q31_t)0xf273e7f7, (q31_t)0x7f474a30, (q31_t)0xf26da885, (q31_t)0x7f469f7d, (q31_t)0xf267691b,
+  (q31_t)0x7f45f47b, (q31_t)0xf26129ba, (q31_t)0x7f45492b, (q31_t)0xf25aea61, (q31_t)0x7f449d8c, (q31_t)0xf254ab11, (q31_t)0x7f43f19f, (q31_t)0xf24e6bc9,
+  (q31_t)0x7f434563, (q31_t)0xf2482c8a, (q31_t)0x7f4298d9, (q31_t)0xf241ed53, (q31_t)0x7f41ec01, (q31_t)0xf23bae24, (q31_t)0x7f413ed9, (q31_t)0xf2356efe,
+  (q31_t)0x7f409164, (q31_t)0xf22f2fe1, (q31_t)0x7f3fe3a0, (q31_t)0xf228f0cc, (q31_t)0x7f3f358d, (q31_t)0xf222b1c0, (q31_t)0x7f3e872c, (q31_t)0xf21c72bc,
+  (q31_t)0x7f3dd87c, (q31_t)0xf21633c0, (q31_t)0x7f3d297e, (q31_t)0xf20ff4ce, (q31_t)0x7f3c7a31, (q31_t)0xf209b5e4, (q31_t)0x7f3bca96, (q31_t)0xf2037702,
+  (q31_t)0x7f3b1aad, (q31_t)0xf1fd3829, (q31_t)0x7f3a6a75, (q31_t)0xf1f6f959, (q31_t)0x7f39b9ee, (q31_t)0xf1f0ba91, (q31_t)0x7f390919, (q31_t)0xf1ea7bd2,
+  (q31_t)0x7f3857f6, (q31_t)0xf1e43d1c, (q31_t)0x7f37a684, (q31_t)0xf1ddfe6f, (q31_t)0x7f36f4c3, (q31_t)0xf1d7bfca, (q31_t)0x7f3642b4, (q31_t)0xf1d1812e,
+  (q31_t)0x7f359057, (q31_t)0xf1cb429a, (q31_t)0x7f34ddab, (q31_t)0xf1c50410, (q31_t)0x7f342ab1, (q31_t)0xf1bec58e, (q31_t)0x7f337768, (q31_t)0xf1b88715,
+  (q31_t)0x7f32c3d1, (q31_t)0xf1b248a5, (q31_t)0x7f320feb, (q31_t)0xf1ac0a3e, (q31_t)0x7f315bb7, (q31_t)0xf1a5cbdf, (q31_t)0x7f30a734, (q31_t)0xf19f8d89,
+  (q31_t)0x7f2ff263, (q31_t)0xf1994f3d, (q31_t)0x7f2f3d44, (q31_t)0xf19310f9, (q31_t)0x7f2e87d6, (q31_t)0xf18cd2be, (q31_t)0x7f2dd219, (q31_t)0xf186948c,
+  (q31_t)0x7f2d1c0e, (q31_t)0xf1805662, (q31_t)0x7f2c65b5, (q31_t)0xf17a1842, (q31_t)0x7f2baf0d, (q31_t)0xf173da2b, (q31_t)0x7f2af817, (q31_t)0xf16d9c1d,
+  (q31_t)0x7f2a40d2, (q31_t)0xf1675e17, (q31_t)0x7f29893f, (q31_t)0xf161201b, (q31_t)0x7f28d15d, (q31_t)0xf15ae228, (q31_t)0x7f28192d, (q31_t)0xf154a43d,
+  (q31_t)0x7f2760af, (q31_t)0xf14e665c, (q31_t)0x7f26a7e2, (q31_t)0xf1482884, (q31_t)0x7f25eec7, (q31_t)0xf141eab5, (q31_t)0x7f25355d, (q31_t)0xf13bacef,
+  (q31_t)0x7f247ba5, (q31_t)0xf1356f32, (q31_t)0x7f23c19e, (q31_t)0xf12f317e, (q31_t)0x7f230749, (q31_t)0xf128f3d4, (q31_t)0x7f224ca6, (q31_t)0xf122b632,
+  (q31_t)0x7f2191b4, (q31_t)0xf11c789a, (q31_t)0x7f20d674, (q31_t)0xf1163b0b, (q31_t)0x7f201ae5, (q31_t)0xf10ffd85, (q31_t)0x7f1f5f08, (q31_t)0xf109c009,
+  (q31_t)0x7f1ea2dc, (q31_t)0xf1038295, (q31_t)0x7f1de662, (q31_t)0xf0fd452b, (q31_t)0x7f1d299a, (q31_t)0xf0f707ca, (q31_t)0x7f1c6c83, (q31_t)0xf0f0ca72,
+  (q31_t)0x7f1baf1e, (q31_t)0xf0ea8d24, (q31_t)0x7f1af16a, (q31_t)0xf0e44fdf, (q31_t)0x7f1a3368, (q31_t)0xf0de12a3, (q31_t)0x7f197518, (q31_t)0xf0d7d571,
+  (q31_t)0x7f18b679, (q31_t)0xf0d19848, (q31_t)0x7f17f78c, (q31_t)0xf0cb5b28, (q31_t)0x7f173850, (q31_t)0xf0c51e12, (q31_t)0x7f1678c6, (q31_t)0xf0bee105,
+  (q31_t)0x7f15b8ee, (q31_t)0xf0b8a401, (q31_t)0x7f14f8c7, (q31_t)0xf0b26707, (q31_t)0x7f143852, (q31_t)0xf0ac2a16, (q31_t)0x7f13778e, (q31_t)0xf0a5ed2f,
+  (q31_t)0x7f12b67c, (q31_t)0xf09fb051, (q31_t)0x7f11f51c, (q31_t)0xf099737d, (q31_t)0x7f11336d, (q31_t)0xf09336b2, (q31_t)0x7f107170, (q31_t)0xf08cf9f1,
+  (q31_t)0x7f0faf25, (q31_t)0xf086bd39, (q31_t)0x7f0eec8b, (q31_t)0xf080808b, (q31_t)0x7f0e29a3, (q31_t)0xf07a43e7, (q31_t)0x7f0d666c, (q31_t)0xf074074c,
+  (q31_t)0x7f0ca2e7, (q31_t)0xf06dcaba, (q31_t)0x7f0bdf14, (q31_t)0xf0678e32, (q31_t)0x7f0b1af2, (q31_t)0xf06151b4, (q31_t)0x7f0a5682, (q31_t)0xf05b1540,
+  (q31_t)0x7f0991c4, (q31_t)0xf054d8d5, (q31_t)0x7f08ccb7, (q31_t)0xf04e9c73, (q31_t)0x7f08075c, (q31_t)0xf048601c, (q31_t)0x7f0741b2, (q31_t)0xf04223ce,
+  (q31_t)0x7f067bba, (q31_t)0xf03be78a, (q31_t)0x7f05b574, (q31_t)0xf035ab4f, (q31_t)0x7f04eedf, (q31_t)0xf02f6f1f, (q31_t)0x7f0427fc, (q31_t)0xf02932f8,
+  (q31_t)0x7f0360cb, (q31_t)0xf022f6da, (q31_t)0x7f02994b, (q31_t)0xf01cbac7, (q31_t)0x7f01d17d, (q31_t)0xf0167ebd, (q31_t)0x7f010961, (q31_t)0xf01042be,
+  (q31_t)0x7f0040f6, (q31_t)0xf00a06c8, (q31_t)0x7eff783d, (q31_t)0xf003cadc, (q31_t)0x7efeaf36, (q31_t)0xeffd8ef9, (q31_t)0x7efde5e0, (q31_t)0xeff75321,
+  (q31_t)0x7efd1c3c, (q31_t)0xeff11753, (q31_t)0x7efc524a, (q31_t)0xefeadb8e, (q31_t)0x7efb8809, (q31_t)0xefe49fd3, (q31_t)0x7efabd7a, (q31_t)0xefde6423,
+  (q31_t)0x7ef9f29d, (q31_t)0xefd8287c, (q31_t)0x7ef92771, (q31_t)0xefd1ecdf, (q31_t)0x7ef85bf7, (q31_t)0xefcbb14c, (q31_t)0x7ef7902f, (q31_t)0xefc575c3,
+  (q31_t)0x7ef6c418, (q31_t)0xefbf3a45, (q31_t)0x7ef5f7b3, (q31_t)0xefb8fed0, (q31_t)0x7ef52b00, (q31_t)0xefb2c365, (q31_t)0x7ef45dfe, (q31_t)0xefac8804,
+  (q31_t)0x7ef390ae, (q31_t)0xefa64cae, (q31_t)0x7ef2c310, (q31_t)0xefa01161, (q31_t)0x7ef1f524, (q31_t)0xef99d61f, (q31_t)0x7ef126e9, (q31_t)0xef939ae6,
+  (q31_t)0x7ef05860, (q31_t)0xef8d5fb8, (q31_t)0x7eef8988, (q31_t)0xef872494, (q31_t)0x7eeeba62, (q31_t)0xef80e97a, (q31_t)0x7eedeaee, (q31_t)0xef7aae6b,
+  (q31_t)0x7eed1b2c, (q31_t)0xef747365, (q31_t)0x7eec4b1b, (q31_t)0xef6e386a, (q31_t)0x7eeb7abc, (q31_t)0xef67fd79, (q31_t)0x7eeaaa0f, (q31_t)0xef61c292,
+  (q31_t)0x7ee9d914, (q31_t)0xef5b87b5, (q31_t)0x7ee907ca, (q31_t)0xef554ce3, (q31_t)0x7ee83632, (q31_t)0xef4f121b, (q31_t)0x7ee7644c, (q31_t)0xef48d75d,
+  (q31_t)0x7ee69217, (q31_t)0xef429caa, (q31_t)0x7ee5bf94, (q31_t)0xef3c6201, (q31_t)0x7ee4ecc3, (q31_t)0xef362762, (q31_t)0x7ee419a3, (q31_t)0xef2feccd,
+  (q31_t)0x7ee34636, (q31_t)0xef29b243, (q31_t)0x7ee2727a, (q31_t)0xef2377c4, (q31_t)0x7ee19e6f, (q31_t)0xef1d3d4e, (q31_t)0x7ee0ca17, (q31_t)0xef1702e4,
+  (q31_t)0x7edff570, (q31_t)0xef10c883, (q31_t)0x7edf207b, (q31_t)0xef0a8e2d, (q31_t)0x7ede4b38, (q31_t)0xef0453e2, (q31_t)0x7edd75a6, (q31_t)0xeefe19a1,
+  (q31_t)0x7edc9fc6, (q31_t)0xeef7df6a, (q31_t)0x7edbc998, (q31_t)0xeef1a53e, (q31_t)0x7edaf31c, (q31_t)0xeeeb6b1c, (q31_t)0x7eda1c51, (q31_t)0xeee53105,
+  (q31_t)0x7ed94538, (q31_t)0xeedef6f9, (q31_t)0x7ed86dd1, (q31_t)0xeed8bcf7, (q31_t)0x7ed7961c, (q31_t)0xeed28300, (q31_t)0x7ed6be18, (q31_t)0xeecc4913,
+  (q31_t)0x7ed5e5c6, (q31_t)0xeec60f31, (q31_t)0x7ed50d26, (q31_t)0xeebfd55a, (q31_t)0x7ed43438, (q31_t)0xeeb99b8d, (q31_t)0x7ed35afb, (q31_t)0xeeb361cb,
+  (q31_t)0x7ed28171, (q31_t)0xeead2813, (q31_t)0x7ed1a798, (q31_t)0xeea6ee66, (q31_t)0x7ed0cd70, (q31_t)0xeea0b4c4, (q31_t)0x7ecff2fb, (q31_t)0xee9a7b2d,
+  (q31_t)0x7ecf1837, (q31_t)0xee9441a0, (q31_t)0x7ece3d25, (q31_t)0xee8e081e, (q31_t)0x7ecd61c5, (q31_t)0xee87cea7, (q31_t)0x7ecc8617, (q31_t)0xee81953b,
+  (q31_t)0x7ecbaa1a, (q31_t)0xee7b5bd9, (q31_t)0x7ecacdd0, (q31_t)0xee752283, (q31_t)0x7ec9f137, (q31_t)0xee6ee937, (q31_t)0x7ec9144f, (q31_t)0xee68aff6,
+  (q31_t)0x7ec8371a, (q31_t)0xee6276bf, (q31_t)0x7ec75996, (q31_t)0xee5c3d94, (q31_t)0x7ec67bc5, (q31_t)0xee560473, (q31_t)0x7ec59da5, (q31_t)0xee4fcb5e,
+  (q31_t)0x7ec4bf36, (q31_t)0xee499253, (q31_t)0x7ec3e07a, (q31_t)0xee435953, (q31_t)0x7ec3016f, (q31_t)0xee3d205e, (q31_t)0x7ec22217, (q31_t)0xee36e775,
+  (q31_t)0x7ec14270, (q31_t)0xee30ae96, (q31_t)0x7ec0627a, (q31_t)0xee2a75c2, (q31_t)0x7ebf8237, (q31_t)0xee243cf9, (q31_t)0x7ebea1a6, (q31_t)0xee1e043b,
+  (q31_t)0x7ebdc0c6, (q31_t)0xee17cb88, (q31_t)0x7ebcdf98, (q31_t)0xee1192e0, (q31_t)0x7ebbfe1c, (q31_t)0xee0b5a43, (q31_t)0x7ebb1c52, (q31_t)0xee0521b2,
+  (q31_t)0x7eba3a39, (q31_t)0xedfee92b, (q31_t)0x7eb957d2, (q31_t)0xedf8b0b0, (q31_t)0x7eb8751e, (q31_t)0xedf2783f, (q31_t)0x7eb7921b, (q31_t)0xedec3fda,
+  (q31_t)0x7eb6aeca, (q31_t)0xede60780, (q31_t)0x7eb5cb2a, (q31_t)0xeddfcf31, (q31_t)0x7eb4e73d, (q31_t)0xedd996ed, (q31_t)0x7eb40301, (q31_t)0xedd35eb5,
+  (q31_t)0x7eb31e78, (q31_t)0xedcd2687, (q31_t)0x7eb239a0, (q31_t)0xedc6ee65, (q31_t)0x7eb1547a, (q31_t)0xedc0b64e, (q31_t)0x7eb06f05, (q31_t)0xedba7e43,
+  (q31_t)0x7eaf8943, (q31_t)0xedb44642, (q31_t)0x7eaea333, (q31_t)0xedae0e4d, (q31_t)0x7eadbcd4, (q31_t)0xeda7d664, (q31_t)0x7eacd627, (q31_t)0xeda19e85,
+  (q31_t)0x7eabef2c, (q31_t)0xed9b66b2, (q31_t)0x7eab07e3, (q31_t)0xed952eea, (q31_t)0x7eaa204c, (q31_t)0xed8ef72e, (q31_t)0x7ea93867, (q31_t)0xed88bf7d,
+  (q31_t)0x7ea85033, (q31_t)0xed8287d7, (q31_t)0x7ea767b2, (q31_t)0xed7c503d, (q31_t)0x7ea67ee2, (q31_t)0xed7618ae, (q31_t)0x7ea595c4, (q31_t)0xed6fe12b,
+  (q31_t)0x7ea4ac58, (q31_t)0xed69a9b3, (q31_t)0x7ea3c29e, (q31_t)0xed637246, (q31_t)0x7ea2d896, (q31_t)0xed5d3ae5, (q31_t)0x7ea1ee3f, (q31_t)0xed570390,
+  (q31_t)0x7ea1039b, (q31_t)0xed50cc46, (q31_t)0x7ea018a8, (q31_t)0xed4a9507, (q31_t)0x7e9f2d68, (q31_t)0xed445dd5, (q31_t)0x7e9e41d9, (q31_t)0xed3e26ad,
+  (q31_t)0x7e9d55fc, (q31_t)0xed37ef91, (q31_t)0x7e9c69d1, (q31_t)0xed31b881, (q31_t)0x7e9b7d58, (q31_t)0xed2b817d, (q31_t)0x7e9a9091, (q31_t)0xed254a84,
+  (q31_t)0x7e99a37c, (q31_t)0xed1f1396, (q31_t)0x7e98b618, (q31_t)0xed18dcb5, (q31_t)0x7e97c867, (q31_t)0xed12a5df, (q31_t)0x7e96da67, (q31_t)0xed0c6f14,
+  (q31_t)0x7e95ec1a, (q31_t)0xed063856, (q31_t)0x7e94fd7e, (q31_t)0xed0001a3, (q31_t)0x7e940e94, (q31_t)0xecf9cafb, (q31_t)0x7e931f5c, (q31_t)0xecf39460,
+  (q31_t)0x7e922fd6, (q31_t)0xeced5dd0, (q31_t)0x7e914002, (q31_t)0xece7274c, (q31_t)0x7e904fe0, (q31_t)0xece0f0d4, (q31_t)0x7e8f5f70, (q31_t)0xecdaba67,
+  (q31_t)0x7e8e6eb2, (q31_t)0xecd48407, (q31_t)0x7e8d7da6, (q31_t)0xecce4db2, (q31_t)0x7e8c8c4b, (q31_t)0xecc81769, (q31_t)0x7e8b9aa3, (q31_t)0xecc1e12c,
+  (q31_t)0x7e8aa8ac, (q31_t)0xecbbaafb, (q31_t)0x7e89b668, (q31_t)0xecb574d5, (q31_t)0x7e88c3d5, (q31_t)0xecaf3ebc, (q31_t)0x7e87d0f5, (q31_t)0xeca908ae,
+  (q31_t)0x7e86ddc6, (q31_t)0xeca2d2ad, (q31_t)0x7e85ea49, (q31_t)0xec9c9cb7, (q31_t)0x7e84f67e, (q31_t)0xec9666cd, (q31_t)0x7e840265, (q31_t)0xec9030f0,
+  (q31_t)0x7e830dff, (q31_t)0xec89fb1e, (q31_t)0x7e82194a, (q31_t)0xec83c558, (q31_t)0x7e812447, (q31_t)0xec7d8f9e, (q31_t)0x7e802ef6, (q31_t)0xec7759f1,
+  (q31_t)0x7e7f3957, (q31_t)0xec71244f, (q31_t)0x7e7e436a, (q31_t)0xec6aeeba, (q31_t)0x7e7d4d2f, (q31_t)0xec64b930, (q31_t)0x7e7c56a5, (q31_t)0xec5e83b3,
+  (q31_t)0x7e7b5fce, (q31_t)0xec584e41, (q31_t)0x7e7a68a9, (q31_t)0xec5218dc, (q31_t)0x7e797136, (q31_t)0xec4be383, (q31_t)0x7e787975, (q31_t)0xec45ae36,
+  (q31_t)0x7e778166, (q31_t)0xec3f78f6, (q31_t)0x7e768908, (q31_t)0xec3943c1, (q31_t)0x7e75905d, (q31_t)0xec330e99, (q31_t)0x7e749764, (q31_t)0xec2cd97d,
+  (q31_t)0x7e739e1d, (q31_t)0xec26a46d, (q31_t)0x7e72a488, (q31_t)0xec206f69, (q31_t)0x7e71aaa4, (q31_t)0xec1a3a72, (q31_t)0x7e70b073, (q31_t)0xec140587,
+  (q31_t)0x7e6fb5f4, (q31_t)0xec0dd0a8, (q31_t)0x7e6ebb27, (q31_t)0xec079bd6, (q31_t)0x7e6dc00c, (q31_t)0xec01670f, (q31_t)0x7e6cc4a2, (q31_t)0xebfb3256,
+  (q31_t)0x7e6bc8eb, (q31_t)0xebf4fda8, (q31_t)0x7e6acce6, (q31_t)0xebeec907, (q31_t)0x7e69d093, (q31_t)0xebe89472, (q31_t)0x7e68d3f2, (q31_t)0xebe25fea,
+  (q31_t)0x7e67d703, (q31_t)0xebdc2b6e, (q31_t)0x7e66d9c6, (q31_t)0xebd5f6fe, (q31_t)0x7e65dc3b, (q31_t)0xebcfc29b, (q31_t)0x7e64de62, (q31_t)0xebc98e45,
+  (q31_t)0x7e63e03b, (q31_t)0xebc359fb, (q31_t)0x7e62e1c6, (q31_t)0xebbd25bd, (q31_t)0x7e61e303, (q31_t)0xebb6f18c, (q31_t)0x7e60e3f2, (q31_t)0xebb0bd67,
+  (q31_t)0x7e5fe493, (q31_t)0xebaa894f, (q31_t)0x7e5ee4e6, (q31_t)0xeba45543, (q31_t)0x7e5de4ec, (q31_t)0xeb9e2144, (q31_t)0x7e5ce4a3, (q31_t)0xeb97ed52,
+  (q31_t)0x7e5be40c, (q31_t)0xeb91b96c, (q31_t)0x7e5ae328, (q31_t)0xeb8b8593, (q31_t)0x7e59e1f5, (q31_t)0xeb8551c6, (q31_t)0x7e58e075, (q31_t)0xeb7f1e06,
+  (q31_t)0x7e57dea7, (q31_t)0xeb78ea52, (q31_t)0x7e56dc8a, (q31_t)0xeb72b6ac, (q31_t)0x7e55da20, (q31_t)0xeb6c8312, (q31_t)0x7e54d768, (q31_t)0xeb664f84,
+  (q31_t)0x7e53d462, (q31_t)0xeb601c04, (q31_t)0x7e52d10e, (q31_t)0xeb59e890, (q31_t)0x7e51cd6c, (q31_t)0xeb53b529, (q31_t)0x7e50c97c, (q31_t)0xeb4d81ce,
+  (q31_t)0x7e4fc53e, (q31_t)0xeb474e81, (q31_t)0x7e4ec0b2, (q31_t)0xeb411b40, (q31_t)0x7e4dbbd9, (q31_t)0xeb3ae80c, (q31_t)0x7e4cb6b1, (q31_t)0xeb34b4e4,
+  (q31_t)0x7e4bb13c, (q31_t)0xeb2e81ca, (q31_t)0x7e4aab78, (q31_t)0xeb284ebc, (q31_t)0x7e49a567, (q31_t)0xeb221bbb, (q31_t)0x7e489f08, (q31_t)0xeb1be8c8,
+  (q31_t)0x7e47985b, (q31_t)0xeb15b5e1, (q31_t)0x7e469160, (q31_t)0xeb0f8307, (q31_t)0x7e458a17, (q31_t)0xeb095039, (q31_t)0x7e448281, (q31_t)0xeb031d79,
+  (q31_t)0x7e437a9c, (q31_t)0xeafceac6, (q31_t)0x7e427269, (q31_t)0xeaf6b81f, (q31_t)0x7e4169e9, (q31_t)0xeaf08586, (q31_t)0x7e40611b, (q31_t)0xeaea52fa,
+  (q31_t)0x7e3f57ff, (q31_t)0xeae4207a, (q31_t)0x7e3e4e95, (q31_t)0xeaddee08, (q31_t)0x7e3d44dd, (q31_t)0xead7bba3, (q31_t)0x7e3c3ad7, (q31_t)0xead1894b,
+  (q31_t)0x7e3b3083, (q31_t)0xeacb56ff, (q31_t)0x7e3a25e2, (q31_t)0xeac524c1, (q31_t)0x7e391af3, (q31_t)0xeabef290, (q31_t)0x7e380fb5, (q31_t)0xeab8c06c,
+  (q31_t)0x7e37042a, (q31_t)0xeab28e56, (q31_t)0x7e35f851, (q31_t)0xeaac5c4c, (q31_t)0x7e34ec2b, (q31_t)0xeaa62a4f, (q31_t)0x7e33dfb6, (q31_t)0xea9ff860,
+  (q31_t)0x7e32d2f4, (q31_t)0xea99c67e, (q31_t)0x7e31c5e3, (q31_t)0xea9394a9, (q31_t)0x7e30b885, (q31_t)0xea8d62e1, (q31_t)0x7e2faad9, (q31_t)0xea873127,
+  (q31_t)0x7e2e9cdf, (q31_t)0xea80ff7a, (q31_t)0x7e2d8e97, (q31_t)0xea7acdda, (q31_t)0x7e2c8002, (q31_t)0xea749c47, (q31_t)0x7e2b711f, (q31_t)0xea6e6ac2,
+  (q31_t)0x7e2a61ed, (q31_t)0xea683949, (q31_t)0x7e29526e, (q31_t)0xea6207df, (q31_t)0x7e2842a2, (q31_t)0xea5bd681, (q31_t)0x7e273287, (q31_t)0xea55a531,
+  (q31_t)0x7e26221f, (q31_t)0xea4f73ee, (q31_t)0x7e251168, (q31_t)0xea4942b9, (q31_t)0x7e240064, (q31_t)0xea431191, (q31_t)0x7e22ef12, (q31_t)0xea3ce077,
+  (q31_t)0x7e21dd73, (q31_t)0xea36af69, (q31_t)0x7e20cb85, (q31_t)0xea307e6a, (q31_t)0x7e1fb94a, (q31_t)0xea2a4d78, (q31_t)0x7e1ea6c1, (q31_t)0xea241c93,
+  (q31_t)0x7e1d93ea, (q31_t)0xea1debbb, (q31_t)0x7e1c80c5, (q31_t)0xea17baf2, (q31_t)0x7e1b6d53, (q31_t)0xea118a35, (q31_t)0x7e1a5992, (q31_t)0xea0b5987,
+  (q31_t)0x7e194584, (q31_t)0xea0528e5, (q31_t)0x7e183128, (q31_t)0xe9fef852, (q31_t)0x7e171c7f, (q31_t)0xe9f8c7cc, (q31_t)0x7e160787, (q31_t)0xe9f29753,
+  (q31_t)0x7e14f242, (q31_t)0xe9ec66e8, (q31_t)0x7e13dcaf, (q31_t)0xe9e6368b, (q31_t)0x7e12c6ce, (q31_t)0xe9e0063c, (q31_t)0x7e11b0a0, (q31_t)0xe9d9d5fa,
+  (q31_t)0x7e109a24, (q31_t)0xe9d3a5c5, (q31_t)0x7e0f835a, (q31_t)0xe9cd759f, (q31_t)0x7e0e6c42, (q31_t)0xe9c74586, (q31_t)0x7e0d54dc, (q31_t)0xe9c1157a,
+  (q31_t)0x7e0c3d29, (q31_t)0xe9bae57d, (q31_t)0x7e0b2528, (q31_t)0xe9b4b58d, (q31_t)0x7e0a0cd9, (q31_t)0xe9ae85ab, (q31_t)0x7e08f43d, (q31_t)0xe9a855d7,
+  (q31_t)0x7e07db52, (q31_t)0xe9a22610, (q31_t)0x7e06c21a, (q31_t)0xe99bf658, (q31_t)0x7e05a894, (q31_t)0xe995c6ad, (q31_t)0x7e048ec1, (q31_t)0xe98f9710,
+  (q31_t)0x7e0374a0, (q31_t)0xe9896781, (q31_t)0x7e025a31, (q31_t)0xe98337ff, (q31_t)0x7e013f74, (q31_t)0xe97d088c, (q31_t)0x7e00246a, (q31_t)0xe976d926,
+  (q31_t)0x7dff0911, (q31_t)0xe970a9ce, (q31_t)0x7dfded6c, (q31_t)0xe96a7a85, (q31_t)0x7dfcd178, (q31_t)0xe9644b49, (q31_t)0x7dfbb537, (q31_t)0xe95e1c1b,
+  (q31_t)0x7dfa98a8, (q31_t)0xe957ecfb, (q31_t)0x7df97bcb, (q31_t)0xe951bde9, (q31_t)0x7df85ea0, (q31_t)0xe94b8ee5, (q31_t)0x7df74128, (q31_t)0xe9455fef,
+  (q31_t)0x7df62362, (q31_t)0xe93f3107, (q31_t)0x7df5054f, (q31_t)0xe939022d, (q31_t)0x7df3e6ee, (q31_t)0xe932d361, (q31_t)0x7df2c83f, (q31_t)0xe92ca4a4,
+  (q31_t)0x7df1a942, (q31_t)0xe92675f4, (q31_t)0x7df089f8, (q31_t)0xe9204752, (q31_t)0x7def6a60, (q31_t)0xe91a18bf, (q31_t)0x7dee4a7a, (q31_t)0xe913ea39,
+  (q31_t)0x7ded2a47, (q31_t)0xe90dbbc2, (q31_t)0x7dec09c6, (q31_t)0xe9078d59, (q31_t)0x7deae8f7, (q31_t)0xe9015efe, (q31_t)0x7de9c7da, (q31_t)0xe8fb30b1,
+  (q31_t)0x7de8a670, (q31_t)0xe8f50273, (q31_t)0x7de784b9, (q31_t)0xe8eed443, (q31_t)0x7de662b3, (q31_t)0xe8e8a621, (q31_t)0x7de54060, (q31_t)0xe8e2780d,
+  (q31_t)0x7de41dc0, (q31_t)0xe8dc4a07, (q31_t)0x7de2fad1, (q31_t)0xe8d61c10, (q31_t)0x7de1d795, (q31_t)0xe8cfee27, (q31_t)0x7de0b40b, (q31_t)0xe8c9c04c,
+  (q31_t)0x7ddf9034, (q31_t)0xe8c39280, (q31_t)0x7dde6c0f, (q31_t)0xe8bd64c2, (q31_t)0x7ddd479d, (q31_t)0xe8b73712, (q31_t)0x7ddc22dc, (q31_t)0xe8b10971,
+  (q31_t)0x7ddafdce, (q31_t)0xe8aadbde, (q31_t)0x7dd9d873, (q31_t)0xe8a4ae59, (q31_t)0x7dd8b2ca, (q31_t)0xe89e80e3, (q31_t)0x7dd78cd3, (q31_t)0xe898537b,
+  (q31_t)0x7dd6668f, (q31_t)0xe8922622, (q31_t)0x7dd53ffc, (q31_t)0xe88bf8d7, (q31_t)0x7dd4191d, (q31_t)0xe885cb9a, (q31_t)0x7dd2f1f0, (q31_t)0xe87f9e6c,
+  (q31_t)0x7dd1ca75, (q31_t)0xe879714d, (q31_t)0x7dd0a2ac, (q31_t)0xe873443c, (q31_t)0x7dcf7a96, (q31_t)0xe86d173a, (q31_t)0x7dce5232, (q31_t)0xe866ea46,
+  (q31_t)0x7dcd2981, (q31_t)0xe860bd61, (q31_t)0x7dcc0082, (q31_t)0xe85a908a, (q31_t)0x7dcad736, (q31_t)0xe85463c2, (q31_t)0x7dc9ad9c, (q31_t)0xe84e3708,
+  (q31_t)0x7dc883b4, (q31_t)0xe8480a5d, (q31_t)0x7dc7597f, (q31_t)0xe841ddc1, (q31_t)0x7dc62efc, (q31_t)0xe83bb133, (q31_t)0x7dc5042b, (q31_t)0xe83584b4,
+  (q31_t)0x7dc3d90d, (q31_t)0xe82f5844, (q31_t)0x7dc2ada2, (q31_t)0xe8292be3, (q31_t)0x7dc181e8, (q31_t)0xe822ff90, (q31_t)0x7dc055e2, (q31_t)0xe81cd34b,
+  (q31_t)0x7dbf298d, (q31_t)0xe816a716, (q31_t)0x7dbdfceb, (q31_t)0xe8107aef, (q31_t)0x7dbccffc, (q31_t)0xe80a4ed7, (q31_t)0x7dbba2bf, (q31_t)0xe80422ce,
+  (q31_t)0x7dba7534, (q31_t)0xe7fdf6d4, (q31_t)0x7db9475c, (q31_t)0xe7f7cae8, (q31_t)0x7db81936, (q31_t)0xe7f19f0c, (q31_t)0x7db6eac3, (q31_t)0xe7eb733e,
+  (q31_t)0x7db5bc02, (q31_t)0xe7e5477f, (q31_t)0x7db48cf4, (q31_t)0xe7df1bcf, (q31_t)0x7db35d98, (q31_t)0xe7d8f02d, (q31_t)0x7db22def, (q31_t)0xe7d2c49b,
+  (q31_t)0x7db0fdf8, (q31_t)0xe7cc9917, (q31_t)0x7dafcdb3, (q31_t)0xe7c66da3, (q31_t)0x7dae9d21, (q31_t)0xe7c0423d, (q31_t)0x7dad6c42, (q31_t)0xe7ba16e7,
+  (q31_t)0x7dac3b15, (q31_t)0xe7b3eb9f, (q31_t)0x7dab099a, (q31_t)0xe7adc066, (q31_t)0x7da9d7d2, (q31_t)0xe7a7953d, (q31_t)0x7da8a5bc, (q31_t)0xe7a16a22,
+  (q31_t)0x7da77359, (q31_t)0xe79b3f16, (q31_t)0x7da640a9, (q31_t)0xe795141a, (q31_t)0x7da50dab, (q31_t)0xe78ee92c, (q31_t)0x7da3da5f, (q31_t)0xe788be4e,
+  (q31_t)0x7da2a6c6, (q31_t)0xe782937e, (q31_t)0x7da172df, (q31_t)0xe77c68be, (q31_t)0x7da03eab, (q31_t)0xe7763e0d, (q31_t)0x7d9f0a29, (q31_t)0xe770136b,
+  (q31_t)0x7d9dd55a, (q31_t)0xe769e8d8, (q31_t)0x7d9ca03e, (q31_t)0xe763be55, (q31_t)0x7d9b6ad3, (q31_t)0xe75d93e0, (q31_t)0x7d9a351c, (q31_t)0xe757697b,
+  (q31_t)0x7d98ff17, (q31_t)0xe7513f25, (q31_t)0x7d97c8c4, (q31_t)0xe74b14de, (q31_t)0x7d969224, (q31_t)0xe744eaa6, (q31_t)0x7d955b37, (q31_t)0xe73ec07e,
+  (q31_t)0x7d9423fc, (q31_t)0xe7389665, (q31_t)0x7d92ec73, (q31_t)0xe7326c5b, (q31_t)0x7d91b49e, (q31_t)0xe72c4260, (q31_t)0x7d907c7a, (q31_t)0xe7261875,
+  (q31_t)0x7d8f4409, (q31_t)0xe71fee99, (q31_t)0x7d8e0b4b, (q31_t)0xe719c4cd, (q31_t)0x7d8cd240, (q31_t)0xe7139b10, (q31_t)0x7d8b98e6, (q31_t)0xe70d7162,
+  (q31_t)0x7d8a5f40, (q31_t)0xe70747c4, (q31_t)0x7d89254c, (q31_t)0xe7011e35, (q31_t)0x7d87eb0a, (q31_t)0xe6faf4b5, (q31_t)0x7d86b07c, (q31_t)0xe6f4cb45,
+  (q31_t)0x7d85759f, (q31_t)0xe6eea1e4, (q31_t)0x7d843a76, (q31_t)0xe6e87893, (q31_t)0x7d82fefe, (q31_t)0xe6e24f51, (q31_t)0x7d81c33a, (q31_t)0xe6dc261f,
+  (q31_t)0x7d808728, (q31_t)0xe6d5fcfc, (q31_t)0x7d7f4ac8, (q31_t)0xe6cfd3e9, (q31_t)0x7d7e0e1c, (q31_t)0xe6c9aae5, (q31_t)0x7d7cd121, (q31_t)0xe6c381f1,
+  (q31_t)0x7d7b93da, (q31_t)0xe6bd590d, (q31_t)0x7d7a5645, (q31_t)0xe6b73038, (q31_t)0x7d791862, (q31_t)0xe6b10772, (q31_t)0x7d77da32, (q31_t)0xe6aadebc,
+  (q31_t)0x7d769bb5, (q31_t)0xe6a4b616, (q31_t)0x7d755cea, (q31_t)0xe69e8d80, (q31_t)0x7d741dd2, (q31_t)0xe69864f9, (q31_t)0x7d72de6d, (q31_t)0xe6923c82,
+  (q31_t)0x7d719eba, (q31_t)0xe68c141a, (q31_t)0x7d705eba, (q31_t)0xe685ebc2, (q31_t)0x7d6f1e6c, (q31_t)0xe67fc37a, (q31_t)0x7d6dddd2, (q31_t)0xe6799b42,
+  (q31_t)0x7d6c9ce9, (q31_t)0xe6737319, (q31_t)0x7d6b5bb4, (q31_t)0xe66d4b01, (q31_t)0x7d6a1a31, (q31_t)0xe66722f7, (q31_t)0x7d68d860, (q31_t)0xe660fafe,
+  (q31_t)0x7d679642, (q31_t)0xe65ad315, (q31_t)0x7d6653d7, (q31_t)0xe654ab3b, (q31_t)0x7d65111f, (q31_t)0xe64e8371, (q31_t)0x7d63ce19, (q31_t)0xe6485bb7,
+  (q31_t)0x7d628ac6, (q31_t)0xe642340d, (q31_t)0x7d614725, (q31_t)0xe63c0c73, (q31_t)0x7d600338, (q31_t)0xe635e4e9, (q31_t)0x7d5ebefc, (q31_t)0xe62fbd6e,
+  (q31_t)0x7d5d7a74, (q31_t)0xe6299604, (q31_t)0x7d5c359e, (q31_t)0xe6236ea9, (q31_t)0x7d5af07b, (q31_t)0xe61d475e, (q31_t)0x7d59ab0a, (q31_t)0xe6172024,
+  (q31_t)0x7d58654d, (q31_t)0xe610f8f9, (q31_t)0x7d571f41, (q31_t)0xe60ad1de, (q31_t)0x7d55d8e9, (q31_t)0xe604aad4, (q31_t)0x7d549243, (q31_t)0xe5fe83d9,
+  (q31_t)0x7d534b50, (q31_t)0xe5f85cef, (q31_t)0x7d520410, (q31_t)0xe5f23614, (q31_t)0x7d50bc82, (q31_t)0xe5ec0f4a, (q31_t)0x7d4f74a7, (q31_t)0xe5e5e88f,
+  (q31_t)0x7d4e2c7f, (q31_t)0xe5dfc1e5, (q31_t)0x7d4ce409, (q31_t)0xe5d99b4b, (q31_t)0x7d4b9b46, (q31_t)0xe5d374c1, (q31_t)0x7d4a5236, (q31_t)0xe5cd4e47,
+  (q31_t)0x7d4908d9, (q31_t)0xe5c727dd, (q31_t)0x7d47bf2e, (q31_t)0xe5c10184, (q31_t)0x7d467536, (q31_t)0xe5badb3a, (q31_t)0x7d452af1, (q31_t)0xe5b4b501,
+  (q31_t)0x7d43e05e, (q31_t)0xe5ae8ed8, (q31_t)0x7d42957e, (q31_t)0xe5a868bf, (q31_t)0x7d414a51, (q31_t)0xe5a242b7, (q31_t)0x7d3ffed7, (q31_t)0xe59c1cbf,
+  (q31_t)0x7d3eb30f, (q31_t)0xe595f6d7, (q31_t)0x7d3d66fa, (q31_t)0xe58fd0ff, (q31_t)0x7d3c1a98, (q31_t)0xe589ab38, (q31_t)0x7d3acde9, (q31_t)0xe5838581,
+  (q31_t)0x7d3980ec, (q31_t)0xe57d5fda, (q31_t)0x7d3833a2, (q31_t)0xe5773a44, (q31_t)0x7d36e60b, (q31_t)0xe57114be, (q31_t)0x7d359827, (q31_t)0xe56aef49,
+  (q31_t)0x7d3449f5, (q31_t)0xe564c9e3, (q31_t)0x7d32fb76, (q31_t)0xe55ea48f, (q31_t)0x7d31acaa, (q31_t)0xe5587f4a, (q31_t)0x7d305d91, (q31_t)0xe5525a17,
+  (q31_t)0x7d2f0e2b, (q31_t)0xe54c34f3, (q31_t)0x7d2dbe77, (q31_t)0xe5460fe0, (q31_t)0x7d2c6e76, (q31_t)0xe53feade, (q31_t)0x7d2b1e28, (q31_t)0xe539c5ec,
+  (q31_t)0x7d29cd8c, (q31_t)0xe533a10a, (q31_t)0x7d287ca4, (q31_t)0xe52d7c39, (q31_t)0x7d272b6e, (q31_t)0xe5275779, (q31_t)0x7d25d9eb, (q31_t)0xe52132c9,
+  (q31_t)0x7d24881b, (q31_t)0xe51b0e2a, (q31_t)0x7d2335fe, (q31_t)0xe514e99b, (q31_t)0x7d21e393, (q31_t)0xe50ec51d, (q31_t)0x7d2090db, (q31_t)0xe508a0b0,
+  (q31_t)0x7d1f3dd6, (q31_t)0xe5027c53, (q31_t)0x7d1dea84, (q31_t)0xe4fc5807, (q31_t)0x7d1c96e5, (q31_t)0xe4f633cc, (q31_t)0x7d1b42f9, (q31_t)0xe4f00fa1,
+  (q31_t)0x7d19eebf, (q31_t)0xe4e9eb87, (q31_t)0x7d189a38, (q31_t)0xe4e3c77d, (q31_t)0x7d174564, (q31_t)0xe4dda385, (q31_t)0x7d15f043, (q31_t)0xe4d77f9d,
+  (q31_t)0x7d149ad5, (q31_t)0xe4d15bc6, (q31_t)0x7d134519, (q31_t)0xe4cb37ff, (q31_t)0x7d11ef11, (q31_t)0xe4c5144a, (q31_t)0x7d1098bb, (q31_t)0xe4bef0a5,
+  (q31_t)0x7d0f4218, (q31_t)0xe4b8cd11, (q31_t)0x7d0deb28, (q31_t)0xe4b2a98e, (q31_t)0x7d0c93eb, (q31_t)0xe4ac861b, (q31_t)0x7d0b3c60, (q31_t)0xe4a662ba,
+  (q31_t)0x7d09e489, (q31_t)0xe4a03f69, (q31_t)0x7d088c64, (q31_t)0xe49a1c29, (q31_t)0x7d0733f3, (q31_t)0xe493f8fb, (q31_t)0x7d05db34, (q31_t)0xe48dd5dd,
+  (q31_t)0x7d048228, (q31_t)0xe487b2d0, (q31_t)0x7d0328cf, (q31_t)0xe4818fd4, (q31_t)0x7d01cf29, (q31_t)0xe47b6ce9, (q31_t)0x7d007535, (q31_t)0xe4754a0e,
+  (q31_t)0x7cff1af5, (q31_t)0xe46f2745, (q31_t)0x7cfdc068, (q31_t)0xe469048d, (q31_t)0x7cfc658d, (q31_t)0xe462e1e6, (q31_t)0x7cfb0a65, (q31_t)0xe45cbf50,
+  (q31_t)0x7cf9aef0, (q31_t)0xe4569ccb, (q31_t)0x7cf8532f, (q31_t)0xe4507a57, (q31_t)0x7cf6f720, (q31_t)0xe44a57f4, (q31_t)0x7cf59ac4, (q31_t)0xe44435a2,
+  (q31_t)0x7cf43e1a, (q31_t)0xe43e1362, (q31_t)0x7cf2e124, (q31_t)0xe437f132, (q31_t)0x7cf183e1, (q31_t)0xe431cf14, (q31_t)0x7cf02651, (q31_t)0xe42bad07,
+  (q31_t)0x7ceec873, (q31_t)0xe4258b0a, (q31_t)0x7ced6a49, (q31_t)0xe41f6920, (q31_t)0x7cec0bd1, (q31_t)0xe4194746, (q31_t)0x7ceaad0c, (q31_t)0xe413257d,
+  (q31_t)0x7ce94dfb, (q31_t)0xe40d03c6, (q31_t)0x7ce7ee9c, (q31_t)0xe406e220, (q31_t)0x7ce68ef0, (q31_t)0xe400c08b, (q31_t)0x7ce52ef7, (q31_t)0xe3fa9f08,
+  (q31_t)0x7ce3ceb2, (q31_t)0xe3f47d96, (q31_t)0x7ce26e1f, (q31_t)0xe3ee5c35, (q31_t)0x7ce10d3f, (q31_t)0xe3e83ae5, (q31_t)0x7cdfac12, (q31_t)0xe3e219a7,
+  (q31_t)0x7cde4a98, (q31_t)0xe3dbf87a, (q31_t)0x7cdce8d1, (q31_t)0xe3d5d75e, (q31_t)0x7cdb86bd, (q31_t)0xe3cfb654, (q31_t)0x7cda245c, (q31_t)0xe3c9955b,
+  (q31_t)0x7cd8c1ae, (q31_t)0xe3c37474, (q31_t)0x7cd75eb3, (q31_t)0xe3bd539e, (q31_t)0x7cd5fb6a, (q31_t)0xe3b732d9, (q31_t)0x7cd497d5, (q31_t)0xe3b11226,
+  (q31_t)0x7cd333f3, (q31_t)0xe3aaf184, (q31_t)0x7cd1cfc4, (q31_t)0xe3a4d0f4, (q31_t)0x7cd06b48, (q31_t)0xe39eb075, (q31_t)0x7ccf067f, (q31_t)0xe3989008,
+  (q31_t)0x7ccda169, (q31_t)0xe3926fad, (q31_t)0x7ccc3c06, (q31_t)0xe38c4f63, (q31_t)0x7ccad656, (q31_t)0xe3862f2a, (q31_t)0x7cc97059, (q31_t)0xe3800f03,
+  (q31_t)0x7cc80a0f, (q31_t)0xe379eeed, (q31_t)0x7cc6a378, (q31_t)0xe373ceea, (q31_t)0x7cc53c94, (q31_t)0xe36daef7, (q31_t)0x7cc3d563, (q31_t)0xe3678f17,
+  (q31_t)0x7cc26de5, (q31_t)0xe3616f48, (q31_t)0x7cc1061a, (q31_t)0xe35b4f8b, (q31_t)0x7cbf9e03, (q31_t)0xe3552fdf, (q31_t)0x7cbe359e, (q31_t)0xe34f1045,
+  (q31_t)0x7cbcccec, (q31_t)0xe348f0bd, (q31_t)0x7cbb63ee, (q31_t)0xe342d146, (q31_t)0x7cb9faa2, (q31_t)0xe33cb1e1, (q31_t)0x7cb8910a, (q31_t)0xe336928e,
+  (q31_t)0x7cb72724, (q31_t)0xe330734d, (q31_t)0x7cb5bcf2, (q31_t)0xe32a541d, (q31_t)0x7cb45272, (q31_t)0xe3243500, (q31_t)0x7cb2e7a6, (q31_t)0xe31e15f4,
+  (q31_t)0x7cb17c8d, (q31_t)0xe317f6fa, (q31_t)0x7cb01127, (q31_t)0xe311d811, (q31_t)0x7caea574, (q31_t)0xe30bb93b, (q31_t)0x7cad3974, (q31_t)0xe3059a76,
+  (q31_t)0x7cabcd28, (q31_t)0xe2ff7bc3, (q31_t)0x7caa608e, (q31_t)0xe2f95d23, (q31_t)0x7ca8f3a7, (q31_t)0xe2f33e94, (q31_t)0x7ca78674, (q31_t)0xe2ed2017,
+  (q31_t)0x7ca618f3, (q31_t)0xe2e701ac, (q31_t)0x7ca4ab26, (q31_t)0xe2e0e352, (q31_t)0x7ca33d0c, (q31_t)0xe2dac50b, (q31_t)0x7ca1cea5, (q31_t)0xe2d4a6d6,
+  (q31_t)0x7ca05ff1, (q31_t)0xe2ce88b3, (q31_t)0x7c9ef0f0, (q31_t)0xe2c86aa2, (q31_t)0x7c9d81a3, (q31_t)0xe2c24ca2, (q31_t)0x7c9c1208, (q31_t)0xe2bc2eb5,
+  (q31_t)0x7c9aa221, (q31_t)0xe2b610da, (q31_t)0x7c9931ec, (q31_t)0xe2aff311, (q31_t)0x7c97c16b, (q31_t)0xe2a9d55a, (q31_t)0x7c96509d, (q31_t)0xe2a3b7b5,
+  (q31_t)0x7c94df83, (q31_t)0xe29d9a23, (q31_t)0x7c936e1b, (q31_t)0xe2977ca2, (q31_t)0x7c91fc66, (q31_t)0xe2915f34, (q31_t)0x7c908a65, (q31_t)0xe28b41d7,
+  (q31_t)0x7c8f1817, (q31_t)0xe285248d, (q31_t)0x7c8da57c, (q31_t)0xe27f0755, (q31_t)0x7c8c3294, (q31_t)0xe278ea30, (q31_t)0x7c8abf5f, (q31_t)0xe272cd1c,
+  (q31_t)0x7c894bde, (q31_t)0xe26cb01b, (q31_t)0x7c87d810, (q31_t)0xe266932c, (q31_t)0x7c8663f4, (q31_t)0xe260764f, (q31_t)0x7c84ef8c, (q31_t)0xe25a5984,
+  (q31_t)0x7c837ad8, (q31_t)0xe2543ccc, (q31_t)0x7c8205d6, (q31_t)0xe24e2026, (q31_t)0x7c809088, (q31_t)0xe2480393, (q31_t)0x7c7f1aed, (q31_t)0xe241e711,
+  (q31_t)0x7c7da505, (q31_t)0xe23bcaa2, (q31_t)0x7c7c2ed0, (q31_t)0xe235ae46, (q31_t)0x7c7ab84e, (q31_t)0xe22f91fc, (q31_t)0x7c794180, (q31_t)0xe22975c4,
+  (q31_t)0x7c77ca65, (q31_t)0xe223599e, (q31_t)0x7c7652fd, (q31_t)0xe21d3d8b, (q31_t)0x7c74db48, (q31_t)0xe217218b, (q31_t)0x7c736347, (q31_t)0xe211059d,
+  (q31_t)0x7c71eaf9, (q31_t)0xe20ae9c1, (q31_t)0x7c70725e, (q31_t)0xe204cdf8, (q31_t)0x7c6ef976, (q31_t)0xe1feb241, (q31_t)0x7c6d8041, (q31_t)0xe1f8969d,
+  (q31_t)0x7c6c06c0, (q31_t)0xe1f27b0b, (q31_t)0x7c6a8cf2, (q31_t)0xe1ec5f8c, (q31_t)0x7c6912d7, (q31_t)0xe1e64420, (q31_t)0x7c679870, (q31_t)0xe1e028c6,
+  (q31_t)0x7c661dbc, (q31_t)0xe1da0d7e, (q31_t)0x7c64a2bb, (q31_t)0xe1d3f24a, (q31_t)0x7c63276d, (q31_t)0xe1cdd727, (q31_t)0x7c61abd3, (q31_t)0xe1c7bc18,
+  (q31_t)0x7c602fec, (q31_t)0xe1c1a11b, (q31_t)0x7c5eb3b8, (q31_t)0xe1bb8631, (q31_t)0x7c5d3737, (q31_t)0xe1b56b59, (q31_t)0x7c5bba6a, (q31_t)0xe1af5094,
+  (q31_t)0x7c5a3d50, (q31_t)0xe1a935e2, (q31_t)0x7c58bfe9, (q31_t)0xe1a31b42, (q31_t)0x7c574236, (q31_t)0xe19d00b6, (q31_t)0x7c55c436, (q31_t)0xe196e63c,
+  (q31_t)0x7c5445e9, (q31_t)0xe190cbd4, (q31_t)0x7c52c74f, (q31_t)0xe18ab180, (q31_t)0x7c514869, (q31_t)0xe184973e, (q31_t)0x7c4fc936, (q31_t)0xe17e7d0f,
+  (q31_t)0x7c4e49b7, (q31_t)0xe17862f3, (q31_t)0x7c4cc9ea, (q31_t)0xe17248ea, (q31_t)0x7c4b49d2, (q31_t)0xe16c2ef4, (q31_t)0x7c49c96c, (q31_t)0xe1661510,
+  (q31_t)0x7c4848ba, (q31_t)0xe15ffb3f, (q31_t)0x7c46c7bb, (q31_t)0xe159e182, (q31_t)0x7c45466f, (q31_t)0xe153c7d7, (q31_t)0x7c43c4d7, (q31_t)0xe14dae3f,
+  (q31_t)0x7c4242f2, (q31_t)0xe14794ba, (q31_t)0x7c40c0c1, (q31_t)0xe1417b48, (q31_t)0x7c3f3e42, (q31_t)0xe13b61e9, (q31_t)0x7c3dbb78, (q31_t)0xe135489d,
+  (q31_t)0x7c3c3860, (q31_t)0xe12f2f63, (q31_t)0x7c3ab4fc, (q31_t)0xe129163d, (q31_t)0x7c39314b, (q31_t)0xe122fd2a, (q31_t)0x7c37ad4e, (q31_t)0xe11ce42a,
+  (q31_t)0x7c362904, (q31_t)0xe116cb3d, (q31_t)0x7c34a46d, (q31_t)0xe110b263, (q31_t)0x7c331f8a, (q31_t)0xe10a999c, (q31_t)0x7c319a5a, (q31_t)0xe10480e9,
+  (q31_t)0x7c3014de, (q31_t)0xe0fe6848, (q31_t)0x7c2e8f15, (q31_t)0xe0f84fbb, (q31_t)0x7c2d08ff, (q31_t)0xe0f23740, (q31_t)0x7c2b829d, (q31_t)0xe0ec1ed9,
+  (q31_t)0x7c29fbee, (q31_t)0xe0e60685, (q31_t)0x7c2874f3, (q31_t)0xe0dfee44, (q31_t)0x7c26edab, (q31_t)0xe0d9d616, (q31_t)0x7c256616, (q31_t)0xe0d3bdfc,
+  (q31_t)0x7c23de35, (q31_t)0xe0cda5f5, (q31_t)0x7c225607, (q31_t)0xe0c78e01, (q31_t)0x7c20cd8d, (q31_t)0xe0c17620, (q31_t)0x7c1f44c6, (q31_t)0xe0bb5e53,
+  (q31_t)0x7c1dbbb3, (q31_t)0xe0b54698, (q31_t)0x7c1c3253, (q31_t)0xe0af2ef2, (q31_t)0x7c1aa8a6, (q31_t)0xe0a9175e, (q31_t)0x7c191ead, (q31_t)0xe0a2ffde,
+  (q31_t)0x7c179467, (q31_t)0xe09ce871, (q31_t)0x7c1609d5, (q31_t)0xe096d117, (q31_t)0x7c147ef6, (q31_t)0xe090b9d1, (q31_t)0x7c12f3cb, (q31_t)0xe08aa29f,
+  (q31_t)0x7c116853, (q31_t)0xe0848b7f, (q31_t)0x7c0fdc8f, (q31_t)0xe07e7473, (q31_t)0x7c0e507e, (q31_t)0xe0785d7b, (q31_t)0x7c0cc421, (q31_t)0xe0724696,
+  (q31_t)0x7c0b3777, (q31_t)0xe06c2fc4, (q31_t)0x7c09aa80, (q31_t)0xe0661906, (q31_t)0x7c081d3d, (q31_t)0xe060025c, (q31_t)0x7c068fae, (q31_t)0xe059ebc5,
+  (q31_t)0x7c0501d2, (q31_t)0xe053d541, (q31_t)0x7c0373a9, (q31_t)0xe04dbed1, (q31_t)0x7c01e534, (q31_t)0xe047a875, (q31_t)0x7c005673, (q31_t)0xe041922c,
+  (q31_t)0x7bfec765, (q31_t)0xe03b7bf6, (q31_t)0x7bfd380a, (q31_t)0xe03565d5, (q31_t)0x7bfba863, (q31_t)0xe02f4fc6, (q31_t)0x7bfa1870, (q31_t)0xe02939cc,
+  (q31_t)0x7bf88830, (q31_t)0xe02323e5, (q31_t)0x7bf6f7a4, (q31_t)0xe01d0e12, (q31_t)0x7bf566cb, (q31_t)0xe016f852, (q31_t)0x7bf3d5a6, (q31_t)0xe010e2a7,
+  (q31_t)0x7bf24434, (q31_t)0xe00acd0e, (q31_t)0x7bf0b276, (q31_t)0xe004b78a, (q31_t)0x7bef206b, (q31_t)0xdffea219, (q31_t)0x7bed8e14, (q31_t)0xdff88cbc,
+  (q31_t)0x7bebfb70, (q31_t)0xdff27773, (q31_t)0x7bea6880, (q31_t)0xdfec623e, (q31_t)0x7be8d544, (q31_t)0xdfe64d1c, (q31_t)0x7be741bb, (q31_t)0xdfe0380e,
+  (q31_t)0x7be5ade6, (q31_t)0xdfda2314, (q31_t)0x7be419c4, (q31_t)0xdfd40e2e, (q31_t)0x7be28556, (q31_t)0xdfcdf95c, (q31_t)0x7be0f09b, (q31_t)0xdfc7e49d,
+  (q31_t)0x7bdf5b94, (q31_t)0xdfc1cff3, (q31_t)0x7bddc641, (q31_t)0xdfbbbb5c, (q31_t)0x7bdc30a1, (q31_t)0xdfb5a6d9, (q31_t)0x7bda9ab5, (q31_t)0xdfaf926a,
+  (q31_t)0x7bd9047c, (q31_t)0xdfa97e0f, (q31_t)0x7bd76df7, (q31_t)0xdfa369c8, (q31_t)0x7bd5d726, (q31_t)0xdf9d5595, (q31_t)0x7bd44008, (q31_t)0xdf974176,
+  (q31_t)0x7bd2a89e, (q31_t)0xdf912d6b, (q31_t)0x7bd110e8, (q31_t)0xdf8b1974, (q31_t)0x7bcf78e5, (q31_t)0xdf850591, (q31_t)0x7bcde095, (q31_t)0xdf7ef1c2,
+  (q31_t)0x7bcc47fa, (q31_t)0xdf78de07, (q31_t)0x7bcaaf12, (q31_t)0xdf72ca60, (q31_t)0x7bc915dd, (q31_t)0xdf6cb6cd, (q31_t)0x7bc77c5d, (q31_t)0xdf66a34e,
+  (q31_t)0x7bc5e290, (q31_t)0xdf608fe4, (q31_t)0x7bc44876, (q31_t)0xdf5a7c8d, (q31_t)0x7bc2ae10, (q31_t)0xdf54694b, (q31_t)0x7bc1135e, (q31_t)0xdf4e561c,
+  (q31_t)0x7bbf7860, (q31_t)0xdf484302, (q31_t)0x7bbddd15, (q31_t)0xdf422ffd, (q31_t)0x7bbc417e, (q31_t)0xdf3c1d0b, (q31_t)0x7bbaa59a, (q31_t)0xdf360a2d,
+  (q31_t)0x7bb9096b, (q31_t)0xdf2ff764, (q31_t)0x7bb76cef, (q31_t)0xdf29e4af, (q31_t)0x7bb5d026, (q31_t)0xdf23d20e, (q31_t)0x7bb43311, (q31_t)0xdf1dbf82,
+  (q31_t)0x7bb295b0, (q31_t)0xdf17ad0a, (q31_t)0x7bb0f803, (q31_t)0xdf119aa6, (q31_t)0x7baf5a09, (q31_t)0xdf0b8856, (q31_t)0x7badbbc3, (q31_t)0xdf05761b,
+  (q31_t)0x7bac1d31, (q31_t)0xdeff63f4, (q31_t)0x7baa7e53, (q31_t)0xdef951e2, (q31_t)0x7ba8df28, (q31_t)0xdef33fe3, (q31_t)0x7ba73fb1, (q31_t)0xdeed2dfa,
+  (q31_t)0x7ba59fee, (q31_t)0xdee71c24, (q31_t)0x7ba3ffde, (q31_t)0xdee10a63, (q31_t)0x7ba25f82, (q31_t)0xdedaf8b7, (q31_t)0x7ba0beda, (q31_t)0xded4e71f,
+  (q31_t)0x7b9f1de6, (q31_t)0xdeced59b, (q31_t)0x7b9d7ca5, (q31_t)0xdec8c42c, (q31_t)0x7b9bdb18, (q31_t)0xdec2b2d1, (q31_t)0x7b9a393f, (q31_t)0xdebca18b,
+  (q31_t)0x7b989719, (q31_t)0xdeb69059, (q31_t)0x7b96f4a8, (q31_t)0xdeb07f3c, (q31_t)0x7b9551ea, (q31_t)0xdeaa6e34, (q31_t)0x7b93aee0, (q31_t)0xdea45d40,
+  (q31_t)0x7b920b89, (q31_t)0xde9e4c60, (q31_t)0x7b9067e7, (q31_t)0xde983b95, (q31_t)0x7b8ec3f8, (q31_t)0xde922adf, (q31_t)0x7b8d1fbd, (q31_t)0xde8c1a3e,
+  (q31_t)0x7b8b7b36, (q31_t)0xde8609b1, (q31_t)0x7b89d662, (q31_t)0xde7ff938, (q31_t)0x7b883143, (q31_t)0xde79e8d5, (q31_t)0x7b868bd7, (q31_t)0xde73d886,
+  (q31_t)0x7b84e61f, (q31_t)0xde6dc84b, (q31_t)0x7b83401b, (q31_t)0xde67b826, (q31_t)0x7b8199ca, (q31_t)0xde61a815, (q31_t)0x7b7ff32e, (q31_t)0xde5b9819,
+  (q31_t)0x7b7e4c45, (q31_t)0xde558831, (q31_t)0x7b7ca510, (q31_t)0xde4f785f, (q31_t)0x7b7afd8f, (q31_t)0xde4968a1, (q31_t)0x7b7955c2, (q31_t)0xde4358f8,
+  (q31_t)0x7b77ada8, (q31_t)0xde3d4964, (q31_t)0x7b760542, (q31_t)0xde3739e4, (q31_t)0x7b745c91, (q31_t)0xde312a7a, (q31_t)0x7b72b393, (q31_t)0xde2b1b24,
+  (q31_t)0x7b710a49, (q31_t)0xde250be3, (q31_t)0x7b6f60b2, (q31_t)0xde1efcb7, (q31_t)0x7b6db6d0, (q31_t)0xde18eda0, (q31_t)0x7b6c0ca2, (q31_t)0xde12de9e,
+  (q31_t)0x7b6a6227, (q31_t)0xde0ccfb1, (q31_t)0x7b68b760, (q31_t)0xde06c0d9, (q31_t)0x7b670c4d, (q31_t)0xde00b216, (q31_t)0x7b6560ee, (q31_t)0xddfaa367,
+  (q31_t)0x7b63b543, (q31_t)0xddf494ce, (q31_t)0x7b62094c, (q31_t)0xddee8649, (q31_t)0x7b605d09, (q31_t)0xdde877da, (q31_t)0x7b5eb079, (q31_t)0xdde26980,
+  (q31_t)0x7b5d039e, (q31_t)0xdddc5b3b, (q31_t)0x7b5b5676, (q31_t)0xddd64d0a, (q31_t)0x7b59a902, (q31_t)0xddd03eef, (q31_t)0x7b57fb42, (q31_t)0xddca30e9,
+  (q31_t)0x7b564d36, (q31_t)0xddc422f8, (q31_t)0x7b549ede, (q31_t)0xddbe151d, (q31_t)0x7b52f03a, (q31_t)0xddb80756, (q31_t)0x7b51414a, (q31_t)0xddb1f9a4,
+  (q31_t)0x7b4f920e, (q31_t)0xddabec08, (q31_t)0x7b4de286, (q31_t)0xdda5de81, (q31_t)0x7b4c32b1, (q31_t)0xdd9fd10f, (q31_t)0x7b4a8291, (q31_t)0xdd99c3b2,
+  (q31_t)0x7b48d225, (q31_t)0xdd93b66a, (q31_t)0x7b47216c, (q31_t)0xdd8da938, (q31_t)0x7b457068, (q31_t)0xdd879c1b, (q31_t)0x7b43bf17, (q31_t)0xdd818f13,
+  (q31_t)0x7b420d7a, (q31_t)0xdd7b8220, (q31_t)0x7b405b92, (q31_t)0xdd757543, (q31_t)0x7b3ea95d, (q31_t)0xdd6f687b, (q31_t)0x7b3cf6dc, (q31_t)0xdd695bc9,
+  (q31_t)0x7b3b4410, (q31_t)0xdd634f2b, (q31_t)0x7b3990f7, (q31_t)0xdd5d42a3, (q31_t)0x7b37dd92, (q31_t)0xdd573631, (q31_t)0x7b3629e1, (q31_t)0xdd5129d4,
+  (q31_t)0x7b3475e5, (q31_t)0xdd4b1d8c, (q31_t)0x7b32c19c, (q31_t)0xdd451159, (q31_t)0x7b310d07, (q31_t)0xdd3f053c, (q31_t)0x7b2f5826, (q31_t)0xdd38f935,
+  (q31_t)0x7b2da2fa, (q31_t)0xdd32ed43, (q31_t)0x7b2bed81, (q31_t)0xdd2ce166, (q31_t)0x7b2a37bc, (q31_t)0xdd26d59f, (q31_t)0x7b2881ac, (q31_t)0xdd20c9ed,
+  (q31_t)0x7b26cb4f, (q31_t)0xdd1abe51, (q31_t)0x7b2514a6, (q31_t)0xdd14b2ca, (q31_t)0x7b235db2, (q31_t)0xdd0ea759, (q31_t)0x7b21a671, (q31_t)0xdd089bfe,
+  (q31_t)0x7b1feee5, (q31_t)0xdd0290b8, (q31_t)0x7b1e370d, (q31_t)0xdcfc8588, (q31_t)0x7b1c7ee8, (q31_t)0xdcf67a6d, (q31_t)0x7b1ac678, (q31_t)0xdcf06f68,
+  (q31_t)0x7b190dbc, (q31_t)0xdcea6478, (q31_t)0x7b1754b3, (q31_t)0xdce4599e, (q31_t)0x7b159b5f, (q31_t)0xdcde4eda, (q31_t)0x7b13e1bf, (q31_t)0xdcd8442b,
+  (q31_t)0x7b1227d3, (q31_t)0xdcd23993, (q31_t)0x7b106d9b, (q31_t)0xdccc2f0f, (q31_t)0x7b0eb318, (q31_t)0xdcc624a2, (q31_t)0x7b0cf848, (q31_t)0xdcc01a4a,
+  (q31_t)0x7b0b3d2c, (q31_t)0xdcba1008, (q31_t)0x7b0981c5, (q31_t)0xdcb405dc, (q31_t)0x7b07c612, (q31_t)0xdcadfbc5, (q31_t)0x7b060a12, (q31_t)0xdca7f1c5,
+  (q31_t)0x7b044dc7, (q31_t)0xdca1e7da, (q31_t)0x7b029130, (q31_t)0xdc9bde05, (q31_t)0x7b00d44d, (q31_t)0xdc95d446, (q31_t)0x7aff171e, (q31_t)0xdc8fca9c,
+  (q31_t)0x7afd59a4, (q31_t)0xdc89c109, (q31_t)0x7afb9bdd, (q31_t)0xdc83b78b, (q31_t)0x7af9ddcb, (q31_t)0xdc7dae23, (q31_t)0x7af81f6c, (q31_t)0xdc77a4d2,
+  (q31_t)0x7af660c2, (q31_t)0xdc719b96, (q31_t)0x7af4a1cc, (q31_t)0xdc6b9270, (q31_t)0x7af2e28b, (q31_t)0xdc658960, (q31_t)0x7af122fd, (q31_t)0xdc5f8066,
+  (q31_t)0x7aef6323, (q31_t)0xdc597781, (q31_t)0x7aeda2fe, (q31_t)0xdc536eb3, (q31_t)0x7aebe28d, (q31_t)0xdc4d65fb, (q31_t)0x7aea21d0, (q31_t)0xdc475d59,
+  (q31_t)0x7ae860c7, (q31_t)0xdc4154cd, (q31_t)0x7ae69f73, (q31_t)0xdc3b4c57, (q31_t)0x7ae4ddd2, (q31_t)0xdc3543f7, (q31_t)0x7ae31be6, (q31_t)0xdc2f3bad,
+  (q31_t)0x7ae159ae, (q31_t)0xdc293379, (q31_t)0x7adf972a, (q31_t)0xdc232b5c, (q31_t)0x7addd45b, (q31_t)0xdc1d2354, (q31_t)0x7adc113f, (q31_t)0xdc171b63,
+  (q31_t)0x7ada4dd8, (q31_t)0xdc111388, (q31_t)0x7ad88a25, (q31_t)0xdc0b0bc2, (q31_t)0x7ad6c626, (q31_t)0xdc050414, (q31_t)0x7ad501dc, (q31_t)0xdbfefc7b,
+  (q31_t)0x7ad33d45, (q31_t)0xdbf8f4f8, (q31_t)0x7ad17863, (q31_t)0xdbf2ed8c, (q31_t)0x7acfb336, (q31_t)0xdbece636, (q31_t)0x7acdedbc, (q31_t)0xdbe6def6,
+  (q31_t)0x7acc27f7, (q31_t)0xdbe0d7cd, (q31_t)0x7aca61e6, (q31_t)0xdbdad0b9, (q31_t)0x7ac89b89, (q31_t)0xdbd4c9bc, (q31_t)0x7ac6d4e0, (q31_t)0xdbcec2d6,
+  (q31_t)0x7ac50dec, (q31_t)0xdbc8bc06, (q31_t)0x7ac346ac, (q31_t)0xdbc2b54c, (q31_t)0x7ac17f20, (q31_t)0xdbbcaea8, (q31_t)0x7abfb749, (q31_t)0xdbb6a81b,
+  (q31_t)0x7abdef25, (q31_t)0xdbb0a1a4, (q31_t)0x7abc26b7, (q31_t)0xdbaa9b43, (q31_t)0x7aba5dfc, (q31_t)0xdba494f9, (q31_t)0x7ab894f6, (q31_t)0xdb9e8ec6,
+  (q31_t)0x7ab6cba4, (q31_t)0xdb9888a8, (q31_t)0x7ab50206, (q31_t)0xdb9282a2, (q31_t)0x7ab3381d, (q31_t)0xdb8c7cb1, (q31_t)0x7ab16de7, (q31_t)0xdb8676d8,
+  (q31_t)0x7aafa367, (q31_t)0xdb807114, (q31_t)0x7aadd89a, (q31_t)0xdb7a6b68, (q31_t)0x7aac0d82, (q31_t)0xdb7465d1, (q31_t)0x7aaa421e, (q31_t)0xdb6e6052,
+  (q31_t)0x7aa8766f, (q31_t)0xdb685ae9, (q31_t)0x7aa6aa74, (q31_t)0xdb625596, (q31_t)0x7aa4de2d, (q31_t)0xdb5c505a, (q31_t)0x7aa3119a, (q31_t)0xdb564b35,
+  (q31_t)0x7aa144bc, (q31_t)0xdb504626, (q31_t)0x7a9f7793, (q31_t)0xdb4a412e, (q31_t)0x7a9daa1d, (q31_t)0xdb443c4c, (q31_t)0x7a9bdc5c, (q31_t)0xdb3e3781,
+  (q31_t)0x7a9a0e50, (q31_t)0xdb3832cd, (q31_t)0x7a983ff7, (q31_t)0xdb322e30, (q31_t)0x7a967153, (q31_t)0xdb2c29a9, (q31_t)0x7a94a264, (q31_t)0xdb262539,
+  (q31_t)0x7a92d329, (q31_t)0xdb2020e0, (q31_t)0x7a9103a2, (q31_t)0xdb1a1c9d, (q31_t)0x7a8f33d0, (q31_t)0xdb141871, (q31_t)0x7a8d63b2, (q31_t)0xdb0e145c,
+  (q31_t)0x7a8b9348, (q31_t)0xdb08105e, (q31_t)0x7a89c293, (q31_t)0xdb020c77, (q31_t)0x7a87f192, (q31_t)0xdafc08a6, (q31_t)0x7a862046, (q31_t)0xdaf604ec,
+  (q31_t)0x7a844eae, (q31_t)0xdaf00149, (q31_t)0x7a827ccb, (q31_t)0xdae9fdbd, (q31_t)0x7a80aa9c, (q31_t)0xdae3fa48, (q31_t)0x7a7ed821, (q31_t)0xdaddf6ea,
+  (q31_t)0x7a7d055b, (q31_t)0xdad7f3a2, (q31_t)0x7a7b3249, (q31_t)0xdad1f072, (q31_t)0x7a795eec, (q31_t)0xdacbed58, (q31_t)0x7a778b43, (q31_t)0xdac5ea56,
+  (q31_t)0x7a75b74f, (q31_t)0xdabfe76a, (q31_t)0x7a73e30f, (q31_t)0xdab9e495, (q31_t)0x7a720e84, (q31_t)0xdab3e1d8, (q31_t)0x7a7039ad, (q31_t)0xdaaddf31,
+  (q31_t)0x7a6e648a, (q31_t)0xdaa7dca1, (q31_t)0x7a6c8f1c, (q31_t)0xdaa1da29, (q31_t)0x7a6ab963, (q31_t)0xda9bd7c7, (q31_t)0x7a68e35e, (q31_t)0xda95d57d,
+  (q31_t)0x7a670d0d, (q31_t)0xda8fd349, (q31_t)0x7a653671, (q31_t)0xda89d12d, (q31_t)0x7a635f8a, (q31_t)0xda83cf28, (q31_t)0x7a618857, (q31_t)0xda7dcd3a,
+  (q31_t)0x7a5fb0d8, (q31_t)0xda77cb63, (q31_t)0x7a5dd90e, (q31_t)0xda71c9a3, (q31_t)0x7a5c00f9, (q31_t)0xda6bc7fa, (q31_t)0x7a5a2898, (q31_t)0xda65c669,
+  (q31_t)0x7a584feb, (q31_t)0xda5fc4ef, (q31_t)0x7a5676f3, (q31_t)0xda59c38c, (q31_t)0x7a549db0, (q31_t)0xda53c240, (q31_t)0x7a52c421, (q31_t)0xda4dc10b,
+  (q31_t)0x7a50ea47, (q31_t)0xda47bfee, (q31_t)0x7a4f1021, (q31_t)0xda41bee8, (q31_t)0x7a4d35b0, (q31_t)0xda3bbdf9, (q31_t)0x7a4b5af3, (q31_t)0xda35bd22,
+  (q31_t)0x7a497feb, (q31_t)0xda2fbc61, (q31_t)0x7a47a498, (q31_t)0xda29bbb9, (q31_t)0x7a45c8f9, (q31_t)0xda23bb27, (q31_t)0x7a43ed0e, (q31_t)0xda1dbaad,
+  (q31_t)0x7a4210d8, (q31_t)0xda17ba4a, (q31_t)0x7a403457, (q31_t)0xda11b9ff, (q31_t)0x7a3e578b, (q31_t)0xda0bb9cb, (q31_t)0x7a3c7a73, (q31_t)0xda05b9ae,
+  (q31_t)0x7a3a9d0f, (q31_t)0xd9ffb9a9, (q31_t)0x7a38bf60, (q31_t)0xd9f9b9bb, (q31_t)0x7a36e166, (q31_t)0xd9f3b9e5, (q31_t)0x7a350321, (q31_t)0xd9edba26,
+  (q31_t)0x7a332490, (q31_t)0xd9e7ba7f, (q31_t)0x7a3145b3, (q31_t)0xd9e1baef, (q31_t)0x7a2f668c, (q31_t)0xd9dbbb77, (q31_t)0x7a2d8719, (q31_t)0xd9d5bc16,
+  (q31_t)0x7a2ba75a, (q31_t)0xd9cfbccd, (q31_t)0x7a29c750, (q31_t)0xd9c9bd9b, (q31_t)0x7a27e6fb, (q31_t)0xd9c3be81, (q31_t)0x7a26065b, (q31_t)0xd9bdbf7e,
+  (q31_t)0x7a24256f, (q31_t)0xd9b7c094, (q31_t)0x7a224437, (q31_t)0xd9b1c1c0, (q31_t)0x7a2062b5, (q31_t)0xd9abc305, (q31_t)0x7a1e80e7, (q31_t)0xd9a5c461,
+  (q31_t)0x7a1c9ece, (q31_t)0xd99fc5d4, (q31_t)0x7a1abc69, (q31_t)0xd999c75f, (q31_t)0x7a18d9b9, (q31_t)0xd993c902, (q31_t)0x7a16f6be, (q31_t)0xd98dcabd,
+  (q31_t)0x7a151378, (q31_t)0xd987cc90, (q31_t)0x7a132fe6, (q31_t)0xd981ce7a, (q31_t)0x7a114c09, (q31_t)0xd97bd07c, (q31_t)0x7a0f67e0, (q31_t)0xd975d295,
+  (q31_t)0x7a0d836d, (q31_t)0xd96fd4c7, (q31_t)0x7a0b9eae, (q31_t)0xd969d710, (q31_t)0x7a09b9a4, (q31_t)0xd963d971, (q31_t)0x7a07d44e, (q31_t)0xd95ddbea,
+  (q31_t)0x7a05eead, (q31_t)0xd957de7a, (q31_t)0x7a0408c1, (q31_t)0xd951e123, (q31_t)0x7a02228a, (q31_t)0xd94be3e3, (q31_t)0x7a003c07, (q31_t)0xd945e6bb,
+  (q31_t)0x79fe5539, (q31_t)0xd93fe9ab, (q31_t)0x79fc6e20, (q31_t)0xd939ecb3, (q31_t)0x79fa86bc, (q31_t)0xd933efd3, (q31_t)0x79f89f0c, (q31_t)0xd92df30b,
+  (q31_t)0x79f6b711, (q31_t)0xd927f65b, (q31_t)0x79f4cecb, (q31_t)0xd921f9c3, (q31_t)0x79f2e63a, (q31_t)0xd91bfd43, (q31_t)0x79f0fd5d, (q31_t)0xd91600da,
+  (q31_t)0x79ef1436, (q31_t)0xd910048a, (q31_t)0x79ed2ac3, (q31_t)0xd90a0852, (q31_t)0x79eb4105, (q31_t)0xd9040c32, (q31_t)0x79e956fb, (q31_t)0xd8fe1029,
+  (q31_t)0x79e76ca7, (q31_t)0xd8f81439, (q31_t)0x79e58207, (q31_t)0xd8f21861, (q31_t)0x79e3971c, (q31_t)0xd8ec1ca1, (q31_t)0x79e1abe6, (q31_t)0xd8e620fa,
+  (q31_t)0x79dfc064, (q31_t)0xd8e0256a, (q31_t)0x79ddd498, (q31_t)0xd8da29f2, (q31_t)0x79dbe880, (q31_t)0xd8d42e93, (q31_t)0x79d9fc1d, (q31_t)0xd8ce334c,
+  (q31_t)0x79d80f6f, (q31_t)0xd8c8381d, (q31_t)0x79d62276, (q31_t)0xd8c23d06, (q31_t)0x79d43532, (q31_t)0xd8bc4207, (q31_t)0x79d247a2, (q31_t)0xd8b64720,
+  (q31_t)0x79d059c8, (q31_t)0xd8b04c52, (q31_t)0x79ce6ba2, (q31_t)0xd8aa519c, (q31_t)0x79cc7d31, (q31_t)0xd8a456ff, (q31_t)0x79ca8e75, (q31_t)0xd89e5c79,
+  (q31_t)0x79c89f6e, (q31_t)0xd898620c, (q31_t)0x79c6b01b, (q31_t)0xd89267b7, (q31_t)0x79c4c07e, (q31_t)0xd88c6d7b, (q31_t)0x79c2d095, (q31_t)0xd8867356,
+  (q31_t)0x79c0e062, (q31_t)0xd880794b, (q31_t)0x79beefe3, (q31_t)0xd87a7f57, (q31_t)0x79bcff19, (q31_t)0xd874857c, (q31_t)0x79bb0e04, (q31_t)0xd86e8bb9,
+  (q31_t)0x79b91ca4, (q31_t)0xd868920f, (q31_t)0x79b72af9, (q31_t)0xd862987d, (q31_t)0x79b53903, (q31_t)0xd85c9f04, (q31_t)0x79b346c2, (q31_t)0xd856a5a3,
+  (q31_t)0x79b15435, (q31_t)0xd850ac5a, (q31_t)0x79af615e, (q31_t)0xd84ab32a, (q31_t)0x79ad6e3c, (q31_t)0xd844ba13, (q31_t)0x79ab7ace, (q31_t)0xd83ec114,
+  (q31_t)0x79a98715, (q31_t)0xd838c82d, (q31_t)0x79a79312, (q31_t)0xd832cf5f, (q31_t)0x79a59ec3, (q31_t)0xd82cd6aa, (q31_t)0x79a3aa29, (q31_t)0xd826de0d,
+  (q31_t)0x79a1b545, (q31_t)0xd820e589, (q31_t)0x799fc015, (q31_t)0xd81aed1d, (q31_t)0x799dca9a, (q31_t)0xd814f4ca, (q31_t)0x799bd4d4, (q31_t)0xd80efc8f,
+  (q31_t)0x7999dec4, (q31_t)0xd809046e, (q31_t)0x7997e868, (q31_t)0xd8030c64, (q31_t)0x7995f1c1, (q31_t)0xd7fd1474, (q31_t)0x7993facf, (q31_t)0xd7f71c9c,
+  (q31_t)0x79920392, (q31_t)0xd7f124dd, (q31_t)0x79900c0a, (q31_t)0xd7eb2d37, (q31_t)0x798e1438, (q31_t)0xd7e535a9, (q31_t)0x798c1c1a, (q31_t)0xd7df3e34,
+  (q31_t)0x798a23b1, (q31_t)0xd7d946d8, (q31_t)0x79882afd, (q31_t)0xd7d34f94, (q31_t)0x798631ff, (q31_t)0xd7cd586a, (q31_t)0x798438b5, (q31_t)0xd7c76158,
+  (q31_t)0x79823f20, (q31_t)0xd7c16a5f, (q31_t)0x79804541, (q31_t)0xd7bb737f, (q31_t)0x797e4b16, (q31_t)0xd7b57cb7, (q31_t)0x797c50a1, (q31_t)0xd7af8609,
+  (q31_t)0x797a55e0, (q31_t)0xd7a98f73, (q31_t)0x79785ad5, (q31_t)0xd7a398f6, (q31_t)0x79765f7f, (q31_t)0xd79da293, (q31_t)0x797463de, (q31_t)0xd797ac48,
+  (q31_t)0x797267f2, (q31_t)0xd791b616, (q31_t)0x79706bbb, (q31_t)0xd78bbffc, (q31_t)0x796e6f39, (q31_t)0xd785c9fc, (q31_t)0x796c726c, (q31_t)0xd77fd415,
+  (q31_t)0x796a7554, (q31_t)0xd779de47, (q31_t)0x796877f1, (q31_t)0xd773e892, (q31_t)0x79667a44, (q31_t)0xd76df2f6, (q31_t)0x79647c4c, (q31_t)0xd767fd72,
+  (q31_t)0x79627e08, (q31_t)0xd7620808, (q31_t)0x79607f7a, (q31_t)0xd75c12b7, (q31_t)0x795e80a1, (q31_t)0xd7561d7f, (q31_t)0x795c817d, (q31_t)0xd7502860,
+  (q31_t)0x795a820e, (q31_t)0xd74a335b, (q31_t)0x79588255, (q31_t)0xd7443e6e, (q31_t)0x79568250, (q31_t)0xd73e499a, (q31_t)0x79548201, (q31_t)0xd73854e0,
+  (q31_t)0x79528167, (q31_t)0xd732603f, (q31_t)0x79508082, (q31_t)0xd72c6bb6, (q31_t)0x794e7f52, (q31_t)0xd7267748, (q31_t)0x794c7dd7, (q31_t)0xd72082f2,
+  (q31_t)0x794a7c12, (q31_t)0xd71a8eb5, (q31_t)0x79487a01, (q31_t)0xd7149a92, (q31_t)0x794677a6, (q31_t)0xd70ea688, (q31_t)0x79447500, (q31_t)0xd708b297,
+  (q31_t)0x79427210, (q31_t)0xd702bec0, (q31_t)0x79406ed4, (q31_t)0xd6fccb01, (q31_t)0x793e6b4e, (q31_t)0xd6f6d75d, (q31_t)0x793c677d, (q31_t)0xd6f0e3d1,
+  (q31_t)0x793a6361, (q31_t)0xd6eaf05f, (q31_t)0x79385efa, (q31_t)0xd6e4fd06, (q31_t)0x79365a49, (q31_t)0xd6df09c6, (q31_t)0x7934554d, (q31_t)0xd6d916a0,
+  (q31_t)0x79325006, (q31_t)0xd6d32393, (q31_t)0x79304a74, (q31_t)0xd6cd30a0, (q31_t)0x792e4497, (q31_t)0xd6c73dc6, (q31_t)0x792c3e70, (q31_t)0xd6c14b05,
+  (q31_t)0x792a37fe, (q31_t)0xd6bb585e, (q31_t)0x79283141, (q31_t)0xd6b565d0, (q31_t)0x79262a3a, (q31_t)0xd6af735c, (q31_t)0x792422e8, (q31_t)0xd6a98101,
+  (q31_t)0x79221b4b, (q31_t)0xd6a38ec0, (q31_t)0x79201363, (q31_t)0xd69d9c98, (q31_t)0x791e0b31, (q31_t)0xd697aa8a, (q31_t)0x791c02b4, (q31_t)0xd691b895,
+  (q31_t)0x7919f9ec, (q31_t)0xd68bc6ba, (q31_t)0x7917f0d9, (q31_t)0xd685d4f9, (q31_t)0x7915e77c, (q31_t)0xd67fe351, (q31_t)0x7913ddd4, (q31_t)0xd679f1c2,
+  (q31_t)0x7911d3e2, (q31_t)0xd674004e, (q31_t)0x790fc9a4, (q31_t)0xd66e0ef2, (q31_t)0x790dbf1d, (q31_t)0xd6681db1, (q31_t)0x790bb44a, (q31_t)0xd6622c89,
+  (q31_t)0x7909a92d, (q31_t)0xd65c3b7b, (q31_t)0x79079dc5, (q31_t)0xd6564a87, (q31_t)0x79059212, (q31_t)0xd65059ac, (q31_t)0x79038615, (q31_t)0xd64a68eb,
+  (q31_t)0x790179cd, (q31_t)0xd6447844, (q31_t)0x78ff6d3b, (q31_t)0xd63e87b6, (q31_t)0x78fd605d, (q31_t)0xd6389742, (q31_t)0x78fb5336, (q31_t)0xd632a6e8,
+  (q31_t)0x78f945c3, (q31_t)0xd62cb6a8, (q31_t)0x78f73806, (q31_t)0xd626c681, (q31_t)0x78f529fe, (q31_t)0xd620d675, (q31_t)0x78f31bac, (q31_t)0xd61ae682,
+  (q31_t)0x78f10d0f, (q31_t)0xd614f6a9, (q31_t)0x78eefe28, (q31_t)0xd60f06ea, (q31_t)0x78eceef6, (q31_t)0xd6091745, (q31_t)0x78eadf79, (q31_t)0xd60327b9,
+  (q31_t)0x78e8cfb2, (q31_t)0xd5fd3848, (q31_t)0x78e6bfa0, (q31_t)0xd5f748f0, (q31_t)0x78e4af44, (q31_t)0xd5f159b3, (q31_t)0x78e29e9d, (q31_t)0xd5eb6a8f,
+  (q31_t)0x78e08dab, (q31_t)0xd5e57b85, (q31_t)0x78de7c6f, (q31_t)0xd5df8c96, (q31_t)0x78dc6ae8, (q31_t)0xd5d99dc0, (q31_t)0x78da5917, (q31_t)0xd5d3af04,
+  (q31_t)0x78d846fb, (q31_t)0xd5cdc062, (q31_t)0x78d63495, (q31_t)0xd5c7d1db, (q31_t)0x78d421e4, (q31_t)0xd5c1e36d, (q31_t)0x78d20ee9, (q31_t)0xd5bbf519,
+  (q31_t)0x78cffba3, (q31_t)0xd5b606e0, (q31_t)0x78cde812, (q31_t)0xd5b018c0, (q31_t)0x78cbd437, (q31_t)0xd5aa2abb, (q31_t)0x78c9c012, (q31_t)0xd5a43cd0,
+  (q31_t)0x78c7aba2, (q31_t)0xd59e4eff, (q31_t)0x78c596e7, (q31_t)0xd5986148, (q31_t)0x78c381e2, (q31_t)0xd59273ab, (q31_t)0x78c16c93, (q31_t)0xd58c8628,
+  (q31_t)0x78bf56f9, (q31_t)0xd58698c0, (q31_t)0x78bd4114, (q31_t)0xd580ab72, (q31_t)0x78bb2ae5, (q31_t)0xd57abe3d, (q31_t)0x78b9146c, (q31_t)0xd574d124,
+  (q31_t)0x78b6fda8, (q31_t)0xd56ee424, (q31_t)0x78b4e69a, (q31_t)0xd568f73f, (q31_t)0x78b2cf41, (q31_t)0xd5630a74, (q31_t)0x78b0b79e, (q31_t)0xd55d1dc3,
+  (q31_t)0x78ae9fb0, (q31_t)0xd557312d, (q31_t)0x78ac8778, (q31_t)0xd55144b0, (q31_t)0x78aa6ef5, (q31_t)0xd54b584f, (q31_t)0x78a85628, (q31_t)0xd5456c07,
+  (q31_t)0x78a63d11, (q31_t)0xd53f7fda, (q31_t)0x78a423af, (q31_t)0xd53993c7, (q31_t)0x78a20a03, (q31_t)0xd533a7cf, (q31_t)0x789ff00c, (q31_t)0xd52dbbf1,
+  (q31_t)0x789dd5cb, (q31_t)0xd527d02e, (q31_t)0x789bbb3f, (q31_t)0xd521e484, (q31_t)0x7899a06a, (q31_t)0xd51bf8f6, (q31_t)0x78978549, (q31_t)0xd5160d82,
+  (q31_t)0x789569df, (q31_t)0xd5102228, (q31_t)0x78934e2a, (q31_t)0xd50a36e9, (q31_t)0x7891322a, (q31_t)0xd5044bc4, (q31_t)0x788f15e0, (q31_t)0xd4fe60ba,
+  (q31_t)0x788cf94c, (q31_t)0xd4f875ca, (q31_t)0x788adc6e, (q31_t)0xd4f28af5, (q31_t)0x7888bf45, (q31_t)0xd4eca03a, (q31_t)0x7886a1d1, (q31_t)0xd4e6b59a,
+  (q31_t)0x78848414, (q31_t)0xd4e0cb15, (q31_t)0x7882660c, (q31_t)0xd4dae0aa, (q31_t)0x788047ba, (q31_t)0xd4d4f65a, (q31_t)0x787e291d, (q31_t)0xd4cf0c24,
+  (q31_t)0x787c0a36, (q31_t)0xd4c92209, (q31_t)0x7879eb05, (q31_t)0xd4c33809, (q31_t)0x7877cb89, (q31_t)0xd4bd4e23, (q31_t)0x7875abc3, (q31_t)0xd4b76458,
+  (q31_t)0x78738bb3, (q31_t)0xd4b17aa8, (q31_t)0x78716b59, (q31_t)0xd4ab9112, (q31_t)0x786f4ab4, (q31_t)0xd4a5a798, (q31_t)0x786d29c5, (q31_t)0xd49fbe37,
+  (q31_t)0x786b088c, (q31_t)0xd499d4f2, (q31_t)0x7868e708, (q31_t)0xd493ebc8, (q31_t)0x7866c53a, (q31_t)0xd48e02b8, (q31_t)0x7864a322, (q31_t)0xd48819c3,
+  (q31_t)0x786280bf, (q31_t)0xd48230e9, (q31_t)0x78605e13, (q31_t)0xd47c4829, (q31_t)0x785e3b1c, (q31_t)0xd4765f85, (q31_t)0x785c17db, (q31_t)0xd47076fb,
+  (q31_t)0x7859f44f, (q31_t)0xd46a8e8d, (q31_t)0x7857d079, (q31_t)0xd464a639, (q31_t)0x7855ac5a, (q31_t)0xd45ebe00, (q31_t)0x785387ef, (q31_t)0xd458d5e2,
+  (q31_t)0x7851633b, (q31_t)0xd452eddf, (q31_t)0x784f3e3c, (q31_t)0xd44d05f6, (q31_t)0x784d18f4, (q31_t)0xd4471e29, (q31_t)0x784af361, (q31_t)0xd4413677,
+  (q31_t)0x7848cd83, (q31_t)0xd43b4ee0, (q31_t)0x7846a75c, (q31_t)0xd4356763, (q31_t)0x784480ea, (q31_t)0xd42f8002, (q31_t)0x78425a2f, (q31_t)0xd42998bc,
+  (q31_t)0x78403329, (q31_t)0xd423b191, (q31_t)0x783e0bd9, (q31_t)0xd41dca81, (q31_t)0x783be43e, (q31_t)0xd417e38c, (q31_t)0x7839bc5a, (q31_t)0xd411fcb2,
+  (q31_t)0x7837942b, (q31_t)0xd40c15f3, (q31_t)0x78356bb2, (q31_t)0xd4062f4f, (q31_t)0x783342ef, (q31_t)0xd40048c6, (q31_t)0x783119e2, (q31_t)0xd3fa6259,
+  (q31_t)0x782ef08b, (q31_t)0xd3f47c06, (q31_t)0x782cc6ea, (q31_t)0xd3ee95cf, (q31_t)0x782a9cfe, (q31_t)0xd3e8afb3, (q31_t)0x782872c8, (q31_t)0xd3e2c9b2,
+  (q31_t)0x78264849, (q31_t)0xd3dce3cd, (q31_t)0x78241d7f, (q31_t)0xd3d6fe03, (q31_t)0x7821f26b, (q31_t)0xd3d11853, (q31_t)0x781fc70d, (q31_t)0xd3cb32c0,
+  (q31_t)0x781d9b65, (q31_t)0xd3c54d47, (q31_t)0x781b6f72, (q31_t)0xd3bf67ea, (q31_t)0x78194336, (q31_t)0xd3b982a8, (q31_t)0x781716b0, (q31_t)0xd3b39d81,
+  (q31_t)0x7814e9df, (q31_t)0xd3adb876, (q31_t)0x7812bcc4, (q31_t)0xd3a7d385, (q31_t)0x78108f60, (q31_t)0xd3a1eeb1, (q31_t)0x780e61b1, (q31_t)0xd39c09f7,
+  (q31_t)0x780c33b8, (q31_t)0xd396255a, (q31_t)0x780a0575, (q31_t)0xd39040d7, (q31_t)0x7807d6e9, (q31_t)0xd38a5c70, (q31_t)0x7805a812, (q31_t)0xd3847824,
+  (q31_t)0x780378f1, (q31_t)0xd37e93f4, (q31_t)0x78014986, (q31_t)0xd378afdf, (q31_t)0x77ff19d1, (q31_t)0xd372cbe6, (q31_t)0x77fce9d2, (q31_t)0xd36ce808,
+  (q31_t)0x77fab989, (q31_t)0xd3670446, (q31_t)0x77f888f6, (q31_t)0xd361209f, (q31_t)0x77f65819, (q31_t)0xd35b3d13, (q31_t)0x77f426f2, (q31_t)0xd35559a4,
+  (q31_t)0x77f1f581, (q31_t)0xd34f764f, (q31_t)0x77efc3c5, (q31_t)0xd3499317, (q31_t)0x77ed91c0, (q31_t)0xd343affa, (q31_t)0x77eb5f71, (q31_t)0xd33dccf8,
+  (q31_t)0x77e92cd9, (q31_t)0xd337ea12, (q31_t)0x77e6f9f6, (q31_t)0xd3320748, (q31_t)0x77e4c6c9, (q31_t)0xd32c2499, (q31_t)0x77e29352, (q31_t)0xd3264206,
+  (q31_t)0x77e05f91, (q31_t)0xd3205f8f, (q31_t)0x77de2b86, (q31_t)0xd31a7d33, (q31_t)0x77dbf732, (q31_t)0xd3149af3, (q31_t)0x77d9c293, (q31_t)0xd30eb8cf,
+  (q31_t)0x77d78daa, (q31_t)0xd308d6c7, (q31_t)0x77d55878, (q31_t)0xd302f4da, (q31_t)0x77d322fc, (q31_t)0xd2fd1309, (q31_t)0x77d0ed35, (q31_t)0xd2f73154,
+  (q31_t)0x77ceb725, (q31_t)0xd2f14fba, (q31_t)0x77cc80cb, (q31_t)0xd2eb6e3c, (q31_t)0x77ca4a27, (q31_t)0xd2e58cdb, (q31_t)0x77c81339, (q31_t)0xd2dfab95,
+  (q31_t)0x77c5dc01, (q31_t)0xd2d9ca6a, (q31_t)0x77c3a47f, (q31_t)0xd2d3e95c, (q31_t)0x77c16cb4, (q31_t)0xd2ce0869, (q31_t)0x77bf349f, (q31_t)0xd2c82793,
+  (q31_t)0x77bcfc3f, (q31_t)0xd2c246d8, (q31_t)0x77bac396, (q31_t)0xd2bc6639, (q31_t)0x77b88aa3, (q31_t)0xd2b685b6, (q31_t)0x77b65166, (q31_t)0xd2b0a54f,
+  (q31_t)0x77b417df, (q31_t)0xd2aac504, (q31_t)0x77b1de0f, (q31_t)0xd2a4e4d5, (q31_t)0x77afa3f5, (q31_t)0xd29f04c2, (q31_t)0x77ad6990, (q31_t)0xd29924cb,
+  (q31_t)0x77ab2ee2, (q31_t)0xd29344f0, (q31_t)0x77a8f3ea, (q31_t)0xd28d6531, (q31_t)0x77a6b8a9, (q31_t)0xd287858e, (q31_t)0x77a47d1d, (q31_t)0xd281a607,
+  (q31_t)0x77a24148, (q31_t)0xd27bc69c, (q31_t)0x77a00529, (q31_t)0xd275e74d, (q31_t)0x779dc8c0, (q31_t)0xd270081b, (q31_t)0x779b8c0e, (q31_t)0xd26a2904,
+  (q31_t)0x77994f11, (q31_t)0xd2644a0a, (q31_t)0x779711cb, (q31_t)0xd25e6b2b, (q31_t)0x7794d43b, (q31_t)0xd2588c69, (q31_t)0x77929661, (q31_t)0xd252adc3,
+  (q31_t)0x7790583e, (q31_t)0xd24ccf39, (q31_t)0x778e19d0, (q31_t)0xd246f0cb, (q31_t)0x778bdb19, (q31_t)0xd241127a, (q31_t)0x77899c19, (q31_t)0xd23b3444,
+  (q31_t)0x77875cce, (q31_t)0xd235562b, (q31_t)0x77851d3a, (q31_t)0xd22f782f, (q31_t)0x7782dd5c, (q31_t)0xd2299a4e, (q31_t)0x77809d35, (q31_t)0xd223bc8a,
+  (q31_t)0x777e5cc3, (q31_t)0xd21ddee2, (q31_t)0x777c1c08, (q31_t)0xd2180156, (q31_t)0x7779db03, (q31_t)0xd21223e7, (q31_t)0x777799b5, (q31_t)0xd20c4694,
+  (q31_t)0x7775581d, (q31_t)0xd206695d, (q31_t)0x7773163b, (q31_t)0xd2008c43, (q31_t)0x7770d40f, (q31_t)0xd1faaf45, (q31_t)0x776e919a, (q31_t)0xd1f4d263,
+  (q31_t)0x776c4edb, (q31_t)0xd1eef59e, (q31_t)0x776a0bd3, (q31_t)0xd1e918f5, (q31_t)0x7767c880, (q31_t)0xd1e33c69, (q31_t)0x776584e5, (q31_t)0xd1dd5ff9,
+  (q31_t)0x776340ff, (q31_t)0xd1d783a6, (q31_t)0x7760fcd0, (q31_t)0xd1d1a76f, (q31_t)0x775eb857, (q31_t)0xd1cbcb54, (q31_t)0x775c7395, (q31_t)0xd1c5ef56,
+  (q31_t)0x775a2e89, (q31_t)0xd1c01375, (q31_t)0x7757e933, (q31_t)0xd1ba37b0, (q31_t)0x7755a394, (q31_t)0xd1b45c08, (q31_t)0x77535dab, (q31_t)0xd1ae807c,
+  (q31_t)0x77511778, (q31_t)0xd1a8a50d, (q31_t)0x774ed0fc, (q31_t)0xd1a2c9ba, (q31_t)0x774c8a36, (q31_t)0xd19cee84, (q31_t)0x774a4327, (q31_t)0xd197136b,
+  (q31_t)0x7747fbce, (q31_t)0xd191386e, (q31_t)0x7745b42c, (q31_t)0xd18b5d8e, (q31_t)0x77436c40, (q31_t)0xd18582ca, (q31_t)0x7741240a, (q31_t)0xd17fa823,
+  (q31_t)0x773edb8b, (q31_t)0xd179cd99, (q31_t)0x773c92c2, (q31_t)0xd173f32c, (q31_t)0x773a49b0, (q31_t)0xd16e18db, (q31_t)0x77380054, (q31_t)0xd1683ea7,
+  (q31_t)0x7735b6af, (q31_t)0xd1626490, (q31_t)0x77336cc0, (q31_t)0xd15c8a95, (q31_t)0x77312287, (q31_t)0xd156b0b7, (q31_t)0x772ed805, (q31_t)0xd150d6f6,
+  (q31_t)0x772c8d3a, (q31_t)0xd14afd52, (q31_t)0x772a4225, (q31_t)0xd14523cb, (q31_t)0x7727f6c6, (q31_t)0xd13f4a60, (q31_t)0x7725ab1f, (q31_t)0xd1397113,
+  (q31_t)0x77235f2d, (q31_t)0xd13397e2, (q31_t)0x772112f2, (q31_t)0xd12dbece, (q31_t)0x771ec66e, (q31_t)0xd127e5d7, (q31_t)0x771c79a0, (q31_t)0xd1220cfc,
+  (q31_t)0x771a2c88, (q31_t)0xd11c343f, (q31_t)0x7717df27, (q31_t)0xd1165b9f, (q31_t)0x7715917d, (q31_t)0xd110831b, (q31_t)0x77134389, (q31_t)0xd10aaab5,
+  (q31_t)0x7710f54c, (q31_t)0xd104d26b, (q31_t)0x770ea6c5, (q31_t)0xd0fefa3f, (q31_t)0x770c57f5, (q31_t)0xd0f9222f, (q31_t)0x770a08dc, (q31_t)0xd0f34a3d,
+  (q31_t)0x7707b979, (q31_t)0xd0ed7267, (q31_t)0x770569cc, (q31_t)0xd0e79aaf, (q31_t)0x770319d6, (q31_t)0xd0e1c313, (q31_t)0x7700c997, (q31_t)0xd0dbeb95,
+  (q31_t)0x76fe790e, (q31_t)0xd0d61434, (q31_t)0x76fc283c, (q31_t)0xd0d03cf0, (q31_t)0x76f9d721, (q31_t)0xd0ca65c9, (q31_t)0x76f785bc, (q31_t)0xd0c48ebf,
+  (q31_t)0x76f5340e, (q31_t)0xd0beb7d2, (q31_t)0x76f2e216, (q31_t)0xd0b8e102, (q31_t)0x76f08fd5, (q31_t)0xd0b30a50, (q31_t)0x76ee3d4b, (q31_t)0xd0ad33ba,
+  (q31_t)0x76ebea77, (q31_t)0xd0a75d42, (q31_t)0x76e9975a, (q31_t)0xd0a186e7, (q31_t)0x76e743f4, (q31_t)0xd09bb0aa, (q31_t)0x76e4f044, (q31_t)0xd095da89,
+  (q31_t)0x76e29c4b, (q31_t)0xd0900486, (q31_t)0x76e04808, (q31_t)0xd08a2ea0, (q31_t)0x76ddf37c, (q31_t)0xd08458d7, (q31_t)0x76db9ea7, (q31_t)0xd07e832c,
+  (q31_t)0x76d94989, (q31_t)0xd078ad9e, (q31_t)0x76d6f421, (q31_t)0xd072d82d, (q31_t)0x76d49e70, (q31_t)0xd06d02da, (q31_t)0x76d24876, (q31_t)0xd0672da3,
+  (q31_t)0x76cff232, (q31_t)0xd061588b, (q31_t)0x76cd9ba5, (q31_t)0xd05b838f, (q31_t)0x76cb44cf, (q31_t)0xd055aeb1, (q31_t)0x76c8edb0, (q31_t)0xd04fd9f1,
+  (q31_t)0x76c69647, (q31_t)0xd04a054e, (q31_t)0x76c43e95, (q31_t)0xd04430c8, (q31_t)0x76c1e699, (q31_t)0xd03e5c60, (q31_t)0x76bf8e55, (q31_t)0xd0388815,
+  (q31_t)0x76bd35c7, (q31_t)0xd032b3e7, (q31_t)0x76badcf0, (q31_t)0xd02cdfd8, (q31_t)0x76b883d0, (q31_t)0xd0270be5, (q31_t)0x76b62a66, (q31_t)0xd0213810,
+  (q31_t)0x76b3d0b4, (q31_t)0xd01b6459, (q31_t)0x76b176b8, (q31_t)0xd01590bf, (q31_t)0x76af1c72, (q31_t)0xd00fbd43, (q31_t)0x76acc1e4, (q31_t)0xd009e9e4,
+  (q31_t)0x76aa670d, (q31_t)0xd00416a3, (q31_t)0x76a80bec, (q31_t)0xcffe4380, (q31_t)0x76a5b082, (q31_t)0xcff8707a, (q31_t)0x76a354cf, (q31_t)0xcff29d92,
+  (q31_t)0x76a0f8d2, (q31_t)0xcfeccac7, (q31_t)0x769e9c8d, (q31_t)0xcfe6f81a, (q31_t)0x769c3ffe, (q31_t)0xcfe1258b, (q31_t)0x7699e326, (q31_t)0xcfdb531a,
+  (q31_t)0x76978605, (q31_t)0xcfd580c6, (q31_t)0x7695289b, (q31_t)0xcfcfae8f, (q31_t)0x7692cae8, (q31_t)0xcfc9dc77, (q31_t)0x76906ceb, (q31_t)0xcfc40a7c,
+  (q31_t)0x768e0ea6, (q31_t)0xcfbe389f, (q31_t)0x768bb017, (q31_t)0xcfb866e0, (q31_t)0x7689513f, (q31_t)0xcfb2953f, (q31_t)0x7686f21e, (q31_t)0xcfacc3bb,
+  (q31_t)0x768492b4, (q31_t)0xcfa6f255, (q31_t)0x76823301, (q31_t)0xcfa1210d, (q31_t)0x767fd304, (q31_t)0xcf9b4fe3, (q31_t)0x767d72bf, (q31_t)0xcf957ed7,
+  (q31_t)0x767b1231, (q31_t)0xcf8fade9, (q31_t)0x7678b159, (q31_t)0xcf89dd18, (q31_t)0x76765038, (q31_t)0xcf840c65, (q31_t)0x7673eecf, (q31_t)0xcf7e3bd1,
+  (q31_t)0x76718d1c, (q31_t)0xcf786b5a, (q31_t)0x766f2b20, (q31_t)0xcf729b01, (q31_t)0x766cc8db, (q31_t)0xcf6ccac6, (q31_t)0x766a664d, (q31_t)0xcf66faa9,
+  (q31_t)0x76680376, (q31_t)0xcf612aaa, (q31_t)0x7665a056, (q31_t)0xcf5b5ac9, (q31_t)0x76633ced, (q31_t)0xcf558b06, (q31_t)0x7660d93b, (q31_t)0xcf4fbb61,
+  (q31_t)0x765e7540, (q31_t)0xcf49ebda, (q31_t)0x765c10fc, (q31_t)0xcf441c71, (q31_t)0x7659ac6f, (q31_t)0xcf3e4d26, (q31_t)0x76574798, (q31_t)0xcf387dfa,
+  (q31_t)0x7654e279, (q31_t)0xcf32aeeb, (q31_t)0x76527d11, (q31_t)0xcf2cdffa, (q31_t)0x76501760, (q31_t)0xcf271128, (q31_t)0x764db166, (q31_t)0xcf214274,
+  (q31_t)0x764b4b23, (q31_t)0xcf1b73de, (q31_t)0x7648e497, (q31_t)0xcf15a566, (q31_t)0x76467dc2, (q31_t)0xcf0fd70c, (q31_t)0x764416a4, (q31_t)0xcf0a08d0,
+  (q31_t)0x7641af3d, (q31_t)0xcf043ab3, (q31_t)0x763f478d, (q31_t)0xcefe6cb3, (q31_t)0x763cdf94, (q31_t)0xcef89ed2, (q31_t)0x763a7752, (q31_t)0xcef2d110,
+  (q31_t)0x76380ec8, (q31_t)0xceed036b, (q31_t)0x7635a5f4, (q31_t)0xcee735e5, (q31_t)0x76333cd8, (q31_t)0xcee1687d, (q31_t)0x7630d372, (q31_t)0xcedb9b33,
+  (q31_t)0x762e69c4, (q31_t)0xced5ce08, (q31_t)0x762bffcd, (q31_t)0xced000fb, (q31_t)0x7629958c, (q31_t)0xceca340c, (q31_t)0x76272b03, (q31_t)0xcec4673c,
+  (q31_t)0x7624c031, (q31_t)0xcebe9a8a, (q31_t)0x76225517, (q31_t)0xceb8cdf7, (q31_t)0x761fe9b3, (q31_t)0xceb30181, (q31_t)0x761d7e06, (q31_t)0xcead352b,
+  (q31_t)0x761b1211, (q31_t)0xcea768f2, (q31_t)0x7618a5d3, (q31_t)0xcea19cd8, (q31_t)0x7616394c, (q31_t)0xce9bd0dd, (q31_t)0x7613cc7c, (q31_t)0xce960500,
+  (q31_t)0x76115f63, (q31_t)0xce903942, (q31_t)0x760ef201, (q31_t)0xce8a6da2, (q31_t)0x760c8457, (q31_t)0xce84a220, (q31_t)0x760a1664, (q31_t)0xce7ed6bd,
+  (q31_t)0x7607a828, (q31_t)0xce790b79, (q31_t)0x760539a3, (q31_t)0xce734053, (q31_t)0x7602cad5, (q31_t)0xce6d754c, (q31_t)0x76005bbf, (q31_t)0xce67aa63,
+  (q31_t)0x75fdec60, (q31_t)0xce61df99, (q31_t)0x75fb7cb8, (q31_t)0xce5c14ed, (q31_t)0x75f90cc7, (q31_t)0xce564a60, (q31_t)0x75f69c8d, (q31_t)0xce507ff2,
+  (q31_t)0x75f42c0b, (q31_t)0xce4ab5a2, (q31_t)0x75f1bb40, (q31_t)0xce44eb71, (q31_t)0x75ef4a2c, (q31_t)0xce3f215f, (q31_t)0x75ecd8cf, (q31_t)0xce39576c,
+  (q31_t)0x75ea672a, (q31_t)0xce338d97, (q31_t)0x75e7f53c, (q31_t)0xce2dc3e1, (q31_t)0x75e58305, (q31_t)0xce27fa49, (q31_t)0x75e31086, (q31_t)0xce2230d0,
+  (q31_t)0x75e09dbd, (q31_t)0xce1c6777, (q31_t)0x75de2aac, (q31_t)0xce169e3b, (q31_t)0x75dbb753, (q31_t)0xce10d51f, (q31_t)0x75d943b0, (q31_t)0xce0b0c21,
+  (q31_t)0x75d6cfc5, (q31_t)0xce054343, (q31_t)0x75d45b92, (q31_t)0xcdff7a83, (q31_t)0x75d1e715, (q31_t)0xcdf9b1e2, (q31_t)0x75cf7250, (q31_t)0xcdf3e95f,
+  (q31_t)0x75ccfd42, (q31_t)0xcdee20fc, (q31_t)0x75ca87ec, (q31_t)0xcde858b8, (q31_t)0x75c8124d, (q31_t)0xcde29092, (q31_t)0x75c59c65, (q31_t)0xcddcc88b,
+  (q31_t)0x75c32634, (q31_t)0xcdd700a4, (q31_t)0x75c0afbb, (q31_t)0xcdd138db, (q31_t)0x75be38fa, (q31_t)0xcdcb7131, (q31_t)0x75bbc1ef, (q31_t)0xcdc5a9a6,
+  (q31_t)0x75b94a9c, (q31_t)0xcdbfe23a, (q31_t)0x75b6d301, (q31_t)0xcdba1aee, (q31_t)0x75b45b1d, (q31_t)0xcdb453c0, (q31_t)0x75b1e2f0, (q31_t)0xcdae8cb1,
+  (q31_t)0x75af6a7b, (q31_t)0xcda8c5c1, (q31_t)0x75acf1bd, (q31_t)0xcda2fef0, (q31_t)0x75aa78b6, (q31_t)0xcd9d383f, (q31_t)0x75a7ff67, (q31_t)0xcd9771ac,
+  (q31_t)0x75a585cf, (q31_t)0xcd91ab39, (q31_t)0x75a30bef, (q31_t)0xcd8be4e4, (q31_t)0x75a091c6, (q31_t)0xcd861eaf, (q31_t)0x759e1755, (q31_t)0xcd805899,
+  (q31_t)0x759b9c9b, (q31_t)0xcd7a92a2, (q31_t)0x75992198, (q31_t)0xcd74ccca, (q31_t)0x7596a64d, (q31_t)0xcd6f0711, (q31_t)0x75942ab9, (q31_t)0xcd694178,
+  (q31_t)0x7591aedd, (q31_t)0xcd637bfe, (q31_t)0x758f32b9, (q31_t)0xcd5db6a3, (q31_t)0x758cb64c, (q31_t)0xcd57f167, (q31_t)0x758a3996, (q31_t)0xcd522c4a,
+  (q31_t)0x7587bc98, (q31_t)0xcd4c674d, (q31_t)0x75853f51, (q31_t)0xcd46a26f, (q31_t)0x7582c1c2, (q31_t)0xcd40ddb0, (q31_t)0x758043ea, (q31_t)0xcd3b1911,
+  (q31_t)0x757dc5ca, (q31_t)0xcd355491, (q31_t)0x757b4762, (q31_t)0xcd2f9030, (q31_t)0x7578c8b0, (q31_t)0xcd29cbee, (q31_t)0x757649b7, (q31_t)0xcd2407cc,
+  (q31_t)0x7573ca75, (q31_t)0xcd1e43ca, (q31_t)0x75714aea, (q31_t)0xcd187fe6, (q31_t)0x756ecb18, (q31_t)0xcd12bc22, (q31_t)0x756c4afc, (q31_t)0xcd0cf87e,
+  (q31_t)0x7569ca99, (q31_t)0xcd0734f9, (q31_t)0x756749ec, (q31_t)0xcd017193, (q31_t)0x7564c8f8, (q31_t)0xccfbae4d, (q31_t)0x756247bb, (q31_t)0xccf5eb26,
+  (q31_t)0x755fc635, (q31_t)0xccf0281f, (q31_t)0x755d4467, (q31_t)0xccea6538, (q31_t)0x755ac251, (q31_t)0xcce4a26f, (q31_t)0x75583ff3, (q31_t)0xccdedfc7,
+  (q31_t)0x7555bd4c, (q31_t)0xccd91d3d, (q31_t)0x75533a5c, (q31_t)0xccd35ad4, (q31_t)0x7550b725, (q31_t)0xcccd988a, (q31_t)0x754e33a4, (q31_t)0xccc7d65f,
+  (q31_t)0x754bafdc, (q31_t)0xccc21455, (q31_t)0x75492bcb, (q31_t)0xccbc5269, (q31_t)0x7546a772, (q31_t)0xccb6909e, (q31_t)0x754422d0, (q31_t)0xccb0cef2,
+  (q31_t)0x75419de7, (q31_t)0xccab0d65, (q31_t)0x753f18b4, (q31_t)0xcca54bf9, (q31_t)0x753c933a, (q31_t)0xcc9f8aac, (q31_t)0x753a0d77, (q31_t)0xcc99c97e,
+  (q31_t)0x7537876c, (q31_t)0xcc940871, (q31_t)0x75350118, (q31_t)0xcc8e4783, (q31_t)0x75327a7d, (q31_t)0xcc8886b5, (q31_t)0x752ff399, (q31_t)0xcc82c607,
+  (q31_t)0x752d6c6c, (q31_t)0xcc7d0578, (q31_t)0x752ae4f8, (q31_t)0xcc774509, (q31_t)0x75285d3b, (q31_t)0xcc7184ba, (q31_t)0x7525d536, (q31_t)0xcc6bc48b,
+  (q31_t)0x75234ce8, (q31_t)0xcc66047b, (q31_t)0x7520c453, (q31_t)0xcc60448c, (q31_t)0x751e3b75, (q31_t)0xcc5a84bc, (q31_t)0x751bb24f, (q31_t)0xcc54c50c,
+  (q31_t)0x751928e0, (q31_t)0xcc4f057c, (q31_t)0x75169f2a, (q31_t)0xcc49460c, (q31_t)0x7514152b, (q31_t)0xcc4386bc, (q31_t)0x75118ae4, (q31_t)0xcc3dc78b,
+  (q31_t)0x750f0054, (q31_t)0xcc38087b, (q31_t)0x750c757d, (q31_t)0xcc32498a, (q31_t)0x7509ea5d, (q31_t)0xcc2c8aba, (q31_t)0x75075ef5, (q31_t)0xcc26cc09,
+  (q31_t)0x7504d345, (q31_t)0xcc210d79, (q31_t)0x7502474d, (q31_t)0xcc1b4f08, (q31_t)0x74ffbb0d, (q31_t)0xcc1590b8, (q31_t)0x74fd2e84, (q31_t)0xcc0fd287,
+  (q31_t)0x74faa1b3, (q31_t)0xcc0a1477, (q31_t)0x74f8149a, (q31_t)0xcc045686, (q31_t)0x74f58739, (q31_t)0xcbfe98b6, (q31_t)0x74f2f990, (q31_t)0xcbf8db05,
+  (q31_t)0x74f06b9e, (q31_t)0xcbf31d75, (q31_t)0x74eddd65, (q31_t)0xcbed6005, (q31_t)0x74eb4ee3, (q31_t)0xcbe7a2b5, (q31_t)0x74e8c01a, (q31_t)0xcbe1e585,
+  (q31_t)0x74e63108, (q31_t)0xcbdc2876, (q31_t)0x74e3a1ae, (q31_t)0xcbd66b86, (q31_t)0x74e1120c, (q31_t)0xcbd0aeb7, (q31_t)0x74de8221, (q31_t)0xcbcaf208,
+  (q31_t)0x74dbf1ef, (q31_t)0xcbc53579, (q31_t)0x74d96175, (q31_t)0xcbbf790a, (q31_t)0x74d6d0b2, (q31_t)0xcbb9bcbb, (q31_t)0x74d43fa8, (q31_t)0xcbb4008d,
+  (q31_t)0x74d1ae55, (q31_t)0xcbae447f, (q31_t)0x74cf1cbb, (q31_t)0xcba88891, (q31_t)0x74cc8ad8, (q31_t)0xcba2ccc4, (q31_t)0x74c9f8ad, (q31_t)0xcb9d1117,
+  (q31_t)0x74c7663a, (q31_t)0xcb97558a, (q31_t)0x74c4d380, (q31_t)0xcb919a1d, (q31_t)0x74c2407d, (q31_t)0xcb8bded1, (q31_t)0x74bfad32, (q31_t)0xcb8623a5,
+  (q31_t)0x74bd199f, (q31_t)0xcb80689a, (q31_t)0x74ba85c4, (q31_t)0xcb7aadaf, (q31_t)0x74b7f1a1, (q31_t)0xcb74f2e4, (q31_t)0x74b55d36, (q31_t)0xcb6f383a,
+  (q31_t)0x74b2c884, (q31_t)0xcb697db0, (q31_t)0x74b03389, (q31_t)0xcb63c347, (q31_t)0x74ad9e46, (q31_t)0xcb5e08fe, (q31_t)0x74ab08bb, (q31_t)0xcb584ed6,
+  (q31_t)0x74a872e8, (q31_t)0xcb5294ce, (q31_t)0x74a5dccd, (q31_t)0xcb4cdae6, (q31_t)0x74a3466b, (q31_t)0xcb47211f, (q31_t)0x74a0afc0, (q31_t)0xcb416779,
+  (q31_t)0x749e18cd, (q31_t)0xcb3badf3, (q31_t)0x749b8193, (q31_t)0xcb35f48d, (q31_t)0x7498ea11, (q31_t)0xcb303b49, (q31_t)0x74965246, (q31_t)0xcb2a8224,
+  (q31_t)0x7493ba34, (q31_t)0xcb24c921, (q31_t)0x749121da, (q31_t)0xcb1f103e, (q31_t)0x748e8938, (q31_t)0xcb19577b, (q31_t)0x748bf04d, (q31_t)0xcb139ed9,
+  (q31_t)0x7489571c, (q31_t)0xcb0de658, (q31_t)0x7486bda2, (q31_t)0xcb082df8, (q31_t)0x748423e0, (q31_t)0xcb0275b8, (q31_t)0x748189d7, (q31_t)0xcafcbd99,
+  (q31_t)0x747eef85, (q31_t)0xcaf7059a, (q31_t)0x747c54ec, (q31_t)0xcaf14dbd, (q31_t)0x7479ba0b, (q31_t)0xcaeb9600, (q31_t)0x74771ee2, (q31_t)0xcae5de64,
+  (q31_t)0x74748371, (q31_t)0xcae026e8, (q31_t)0x7471e7b8, (q31_t)0xcada6f8d, (q31_t)0x746f4bb8, (q31_t)0xcad4b853, (q31_t)0x746caf70, (q31_t)0xcacf013a,
+  (q31_t)0x746a12df, (q31_t)0xcac94a42, (q31_t)0x74677608, (q31_t)0xcac3936b, (q31_t)0x7464d8e8, (q31_t)0xcabddcb4, (q31_t)0x74623b80, (q31_t)0xcab8261e,
+  (q31_t)0x745f9dd1, (q31_t)0xcab26fa9, (q31_t)0x745cffda, (q31_t)0xcaacb955, (q31_t)0x745a619b, (q31_t)0xcaa70322, (q31_t)0x7457c314, (q31_t)0xcaa14d10,
+  (q31_t)0x74552446, (q31_t)0xca9b971e, (q31_t)0x74528530, (q31_t)0xca95e14e, (q31_t)0x744fe5d2, (q31_t)0xca902b9f, (q31_t)0x744d462c, (q31_t)0xca8a7610,
+  (q31_t)0x744aa63f, (q31_t)0xca84c0a3, (q31_t)0x7448060a, (q31_t)0xca7f0b56, (q31_t)0x7445658d, (q31_t)0xca79562b, (q31_t)0x7442c4c8, (q31_t)0xca73a120,
+  (q31_t)0x744023bc, (q31_t)0xca6dec37, (q31_t)0x743d8268, (q31_t)0xca68376e, (q31_t)0x743ae0cc, (q31_t)0xca6282c7, (q31_t)0x74383ee9, (q31_t)0xca5cce40,
+  (q31_t)0x74359cbd, (q31_t)0xca5719db, (q31_t)0x7432fa4b, (q31_t)0xca516597, (q31_t)0x74305790, (q31_t)0xca4bb174, (q31_t)0x742db48e, (q31_t)0xca45fd72,
+  (q31_t)0x742b1144, (q31_t)0xca404992, (q31_t)0x74286db3, (q31_t)0xca3a95d2, (q31_t)0x7425c9da, (q31_t)0xca34e234, (q31_t)0x742325b9, (q31_t)0xca2f2eb6,
+  (q31_t)0x74208150, (q31_t)0xca297b5a, (q31_t)0x741ddca0, (q31_t)0xca23c820, (q31_t)0x741b37a9, (q31_t)0xca1e1506, (q31_t)0x74189269, (q31_t)0xca18620e,
+  (q31_t)0x7415ece2, (q31_t)0xca12af37, (q31_t)0x74134714, (q31_t)0xca0cfc81, (q31_t)0x7410a0fe, (q31_t)0xca0749ec, (q31_t)0x740dfaa0, (q31_t)0xca019779,
+  (q31_t)0x740b53fb, (q31_t)0xc9fbe527, (q31_t)0x7408ad0e, (q31_t)0xc9f632f6, (q31_t)0x740605d9, (q31_t)0xc9f080e7, (q31_t)0x74035e5d, (q31_t)0xc9eacef9,
+  (q31_t)0x7400b69a, (q31_t)0xc9e51d2d, (q31_t)0x73fe0e8f, (q31_t)0xc9df6b81, (q31_t)0x73fb663c, (q31_t)0xc9d9b9f7, (q31_t)0x73f8bda2, (q31_t)0xc9d4088f,
+  (q31_t)0x73f614c0, (q31_t)0xc9ce5748, (q31_t)0x73f36b97, (q31_t)0xc9c8a622, (q31_t)0x73f0c226, (q31_t)0xc9c2f51e, (q31_t)0x73ee186e, (q31_t)0xc9bd443c,
+  (q31_t)0x73eb6e6e, (q31_t)0xc9b7937a, (q31_t)0x73e8c426, (q31_t)0xc9b1e2db, (q31_t)0x73e61997, (q31_t)0xc9ac325d, (q31_t)0x73e36ec1, (q31_t)0xc9a68200,
+  (q31_t)0x73e0c3a3, (q31_t)0xc9a0d1c5, (q31_t)0x73de183e, (q31_t)0xc99b21ab, (q31_t)0x73db6c91, (q31_t)0xc99571b3, (q31_t)0x73d8c09d, (q31_t)0xc98fc1dc,
+  (q31_t)0x73d61461, (q31_t)0xc98a1227, (q31_t)0x73d367de, (q31_t)0xc9846294, (q31_t)0x73d0bb13, (q31_t)0xc97eb322, (q31_t)0x73ce0e01, (q31_t)0xc97903d2,
+  (q31_t)0x73cb60a8, (q31_t)0xc97354a4, (q31_t)0x73c8b307, (q31_t)0xc96da597, (q31_t)0x73c6051f, (q31_t)0xc967f6ac, (q31_t)0x73c356ef, (q31_t)0xc96247e2,
+  (q31_t)0x73c0a878, (q31_t)0xc95c993a, (q31_t)0x73bdf9b9, (q31_t)0xc956eab4, (q31_t)0x73bb4ab3, (q31_t)0xc9513c50, (q31_t)0x73b89b66, (q31_t)0xc94b8e0d,
+  (q31_t)0x73b5ebd1, (q31_t)0xc945dfec, (q31_t)0x73b33bf5, (q31_t)0xc94031ed, (q31_t)0x73b08bd1, (q31_t)0xc93a8410, (q31_t)0x73addb67, (q31_t)0xc934d654,
+  (q31_t)0x73ab2ab4, (q31_t)0xc92f28ba, (q31_t)0x73a879bb, (q31_t)0xc9297b42, (q31_t)0x73a5c87a, (q31_t)0xc923cdec, (q31_t)0x73a316f2, (q31_t)0xc91e20b8,
+  (q31_t)0x73a06522, (q31_t)0xc91873a5, (q31_t)0x739db30b, (q31_t)0xc912c6b5, (q31_t)0x739b00ad, (q31_t)0xc90d19e6, (q31_t)0x73984e07, (q31_t)0xc9076d39,
+  (q31_t)0x73959b1b, (q31_t)0xc901c0ae, (q31_t)0x7392e7e6, (q31_t)0xc8fc1445, (q31_t)0x7390346b, (q31_t)0xc8f667fe, (q31_t)0x738d80a8, (q31_t)0xc8f0bbd9,
+  (q31_t)0x738acc9e, (q31_t)0xc8eb0fd6, (q31_t)0x7388184d, (q31_t)0xc8e563f5, (q31_t)0x738563b5, (q31_t)0xc8dfb836, (q31_t)0x7382aed5, (q31_t)0xc8da0c99,
+  (q31_t)0x737ff9ae, (q31_t)0xc8d4611d, (q31_t)0x737d4440, (q31_t)0xc8ceb5c4, (q31_t)0x737a8e8a, (q31_t)0xc8c90a8d, (q31_t)0x7377d88d, (q31_t)0xc8c35f78,
+  (q31_t)0x73752249, (q31_t)0xc8bdb485, (q31_t)0x73726bbe, (q31_t)0xc8b809b4, (q31_t)0x736fb4ec, (q31_t)0xc8b25f06, (q31_t)0x736cfdd2, (q31_t)0xc8acb479,
+  (q31_t)0x736a4671, (q31_t)0xc8a70a0e, (q31_t)0x73678ec9, (q31_t)0xc8a15fc6, (q31_t)0x7364d6da, (q31_t)0xc89bb5a0, (q31_t)0x73621ea4, (q31_t)0xc8960b9c,
+  (q31_t)0x735f6626, (q31_t)0xc89061ba, (q31_t)0x735cad61, (q31_t)0xc88ab7fa, (q31_t)0x7359f456, (q31_t)0xc8850e5d, (q31_t)0x73573b03, (q31_t)0xc87f64e2,
+  (q31_t)0x73548168, (q31_t)0xc879bb89, (q31_t)0x7351c787, (q31_t)0xc8741252, (q31_t)0x734f0d5f, (q31_t)0xc86e693d, (q31_t)0x734c52ef, (q31_t)0xc868c04b,
+  (q31_t)0x73499838, (q31_t)0xc863177b, (q31_t)0x7346dd3a, (q31_t)0xc85d6ece, (q31_t)0x734421f6, (q31_t)0xc857c642, (q31_t)0x7341666a, (q31_t)0xc8521dd9,
+  (q31_t)0x733eaa96, (q31_t)0xc84c7593, (q31_t)0x733bee7c, (q31_t)0xc846cd6e, (q31_t)0x7339321b, (q31_t)0xc841256d, (q31_t)0x73367572, (q31_t)0xc83b7d8d,
+  (q31_t)0x7333b883, (q31_t)0xc835d5d0, (q31_t)0x7330fb4d, (q31_t)0xc8302e35, (q31_t)0x732e3dcf, (q31_t)0xc82a86bd, (q31_t)0x732b800a, (q31_t)0xc824df67,
+  (q31_t)0x7328c1ff, (q31_t)0xc81f3834, (q31_t)0x732603ac, (q31_t)0xc8199123, (q31_t)0x73234512, (q31_t)0xc813ea35, (q31_t)0x73208632, (q31_t)0xc80e4369,
+  (q31_t)0x731dc70a, (q31_t)0xc8089cbf, (q31_t)0x731b079b, (q31_t)0xc802f638, (q31_t)0x731847e5, (q31_t)0xc7fd4fd4, (q31_t)0x731587e8, (q31_t)0xc7f7a992,
+  (q31_t)0x7312c7a5, (q31_t)0xc7f20373, (q31_t)0x7310071a, (q31_t)0xc7ec5d76, (q31_t)0x730d4648, (q31_t)0xc7e6b79c, (q31_t)0x730a8530, (q31_t)0xc7e111e5,
+  (q31_t)0x7307c3d0, (q31_t)0xc7db6c50, (q31_t)0x73050229, (q31_t)0xc7d5c6de, (q31_t)0x7302403c, (q31_t)0xc7d0218e, (q31_t)0x72ff7e07, (q31_t)0xc7ca7c61,
+  (q31_t)0x72fcbb8c, (q31_t)0xc7c4d757, (q31_t)0x72f9f8c9, (q31_t)0xc7bf3270, (q31_t)0x72f735c0, (q31_t)0xc7b98dab, (q31_t)0x72f47270, (q31_t)0xc7b3e909,
+  (q31_t)0x72f1aed9, (q31_t)0xc7ae4489, (q31_t)0x72eeeafb, (q31_t)0xc7a8a02c, (q31_t)0x72ec26d6, (q31_t)0xc7a2fbf3, (q31_t)0x72e9626a, (q31_t)0xc79d57db,
+  (q31_t)0x72e69db7, (q31_t)0xc797b3e7, (q31_t)0x72e3d8be, (q31_t)0xc7921015, (q31_t)0x72e1137d, (q31_t)0xc78c6c67, (q31_t)0x72de4df6, (q31_t)0xc786c8db,
+  (q31_t)0x72db8828, (q31_t)0xc7812572, (q31_t)0x72d8c213, (q31_t)0xc77b822b, (q31_t)0x72d5fbb7, (q31_t)0xc775df08, (q31_t)0x72d33514, (q31_t)0xc7703c08,
+  (q31_t)0x72d06e2b, (q31_t)0xc76a992a, (q31_t)0x72cda6fb, (q31_t)0xc764f66f, (q31_t)0x72cadf83, (q31_t)0xc75f53d7, (q31_t)0x72c817c6, (q31_t)0xc759b163,
+  (q31_t)0x72c54fc1, (q31_t)0xc7540f11, (q31_t)0x72c28775, (q31_t)0xc74e6ce2, (q31_t)0x72bfbee3, (q31_t)0xc748cad6, (q31_t)0x72bcf60a, (q31_t)0xc74328ed,
+  (q31_t)0x72ba2cea, (q31_t)0xc73d8727, (q31_t)0x72b76383, (q31_t)0xc737e584, (q31_t)0x72b499d6, (q31_t)0xc7324404, (q31_t)0x72b1cfe1, (q31_t)0xc72ca2a7,
+  (q31_t)0x72af05a7, (q31_t)0xc727016d, (q31_t)0x72ac3b25, (q31_t)0xc7216056, (q31_t)0x72a9705c, (q31_t)0xc71bbf62, (q31_t)0x72a6a54d, (q31_t)0xc7161e92,
+  (q31_t)0x72a3d9f7, (q31_t)0xc7107de4, (q31_t)0x72a10e5b, (q31_t)0xc70add5a, (q31_t)0x729e4277, (q31_t)0xc7053cf2, (q31_t)0x729b764d, (q31_t)0xc6ff9cae,
+  (q31_t)0x7298a9dd, (q31_t)0xc6f9fc8d, (q31_t)0x7295dd25, (q31_t)0xc6f45c8f, (q31_t)0x72931027, (q31_t)0xc6eebcb5, (q31_t)0x729042e3, (q31_t)0xc6e91cfd,
+  (q31_t)0x728d7557, (q31_t)0xc6e37d69, (q31_t)0x728aa785, (q31_t)0xc6ddddf8, (q31_t)0x7287d96c, (q31_t)0xc6d83eab, (q31_t)0x72850b0d, (q31_t)0xc6d29f80,
+  (q31_t)0x72823c67, (q31_t)0xc6cd0079, (q31_t)0x727f6d7a, (q31_t)0xc6c76195, (q31_t)0x727c9e47, (q31_t)0xc6c1c2d4, (q31_t)0x7279cecd, (q31_t)0xc6bc2437,
+  (q31_t)0x7276ff0d, (q31_t)0xc6b685bd, (q31_t)0x72742f05, (q31_t)0xc6b0e767, (q31_t)0x72715eb8, (q31_t)0xc6ab4933, (q31_t)0x726e8e23, (q31_t)0xc6a5ab23,
+  (q31_t)0x726bbd48, (q31_t)0xc6a00d37, (q31_t)0x7268ec27, (q31_t)0xc69a6f6e, (q31_t)0x72661abf, (q31_t)0xc694d1c8, (q31_t)0x72634910, (q31_t)0xc68f3446,
+  (q31_t)0x7260771b, (q31_t)0xc68996e7, (q31_t)0x725da4df, (q31_t)0xc683f9ab, (q31_t)0x725ad25d, (q31_t)0xc67e5c93, (q31_t)0x7257ff94, (q31_t)0xc678bf9f,
+  (q31_t)0x72552c85, (q31_t)0xc67322ce, (q31_t)0x7252592f, (q31_t)0xc66d8620, (q31_t)0x724f8593, (q31_t)0xc667e996, (q31_t)0x724cb1b0, (q31_t)0xc6624d30,
+  (q31_t)0x7249dd86, (q31_t)0xc65cb0ed, (q31_t)0x72470916, (q31_t)0xc65714cd, (q31_t)0x72443460, (q31_t)0xc65178d1, (q31_t)0x72415f63, (q31_t)0xc64bdcf9,
+  (q31_t)0x723e8a20, (q31_t)0xc6464144, (q31_t)0x723bb496, (q31_t)0xc640a5b3, (q31_t)0x7238dec5, (q31_t)0xc63b0a46, (q31_t)0x723608af, (q31_t)0xc6356efc,
+  (q31_t)0x72333251, (q31_t)0xc62fd3d6, (q31_t)0x72305bae, (q31_t)0xc62a38d4, (q31_t)0x722d84c4, (q31_t)0xc6249df5, (q31_t)0x722aad93, (q31_t)0xc61f033a,
+  (q31_t)0x7227d61c, (q31_t)0xc61968a2, (q31_t)0x7224fe5f, (q31_t)0xc613ce2f, (q31_t)0x7222265b, (q31_t)0xc60e33df, (q31_t)0x721f4e11, (q31_t)0xc60899b2,
+  (q31_t)0x721c7580, (q31_t)0xc602ffaa, (q31_t)0x72199ca9, (q31_t)0xc5fd65c5, (q31_t)0x7216c38c, (q31_t)0xc5f7cc04, (q31_t)0x7213ea28, (q31_t)0xc5f23267,
+  (q31_t)0x7211107e, (q31_t)0xc5ec98ee, (q31_t)0x720e368d, (q31_t)0xc5e6ff98, (q31_t)0x720b5c57, (q31_t)0xc5e16667, (q31_t)0x720881d9, (q31_t)0xc5dbcd59,
+  (q31_t)0x7205a716, (q31_t)0xc5d6346f, (q31_t)0x7202cc0c, (q31_t)0xc5d09ba9, (q31_t)0x71fff0bc, (q31_t)0xc5cb0307, (q31_t)0x71fd1525, (q31_t)0xc5c56a89,
+  (q31_t)0x71fa3949, (q31_t)0xc5bfd22e, (q31_t)0x71f75d25, (q31_t)0xc5ba39f8, (q31_t)0x71f480bc, (q31_t)0xc5b4a1e5, (q31_t)0x71f1a40c, (q31_t)0xc5af09f7,
+  (q31_t)0x71eec716, (q31_t)0xc5a9722c, (q31_t)0x71ebe9da, (q31_t)0xc5a3da86, (q31_t)0x71e90c57, (q31_t)0xc59e4303, (q31_t)0x71e62e8f, (q31_t)0xc598aba5,
+  (q31_t)0x71e35080, (q31_t)0xc593146a, (q31_t)0x71e0722a, (q31_t)0xc58d7d54, (q31_t)0x71dd938f, (q31_t)0xc587e661, (q31_t)0x71dab4ad, (q31_t)0xc5824f93,
+  (q31_t)0x71d7d585, (q31_t)0xc57cb8e9, (q31_t)0x71d4f617, (q31_t)0xc5772263, (q31_t)0x71d21662, (q31_t)0xc5718c00, (q31_t)0x71cf3667, (q31_t)0xc56bf5c2,
+  (q31_t)0x71cc5626, (q31_t)0xc5665fa9, (q31_t)0x71c9759f, (q31_t)0xc560c9b3, (q31_t)0x71c694d2, (q31_t)0xc55b33e2, (q31_t)0x71c3b3bf, (q31_t)0xc5559e34,
+  (q31_t)0x71c0d265, (q31_t)0xc55008ab, (q31_t)0x71bdf0c5, (q31_t)0xc54a7346, (q31_t)0x71bb0edf, (q31_t)0xc544de05, (q31_t)0x71b82cb3, (q31_t)0xc53f48e9,
+  (q31_t)0x71b54a41, (q31_t)0xc539b3f1, (q31_t)0x71b26788, (q31_t)0xc5341f1d, (q31_t)0x71af848a, (q31_t)0xc52e8a6d, (q31_t)0x71aca145, (q31_t)0xc528f5e1,
+  (q31_t)0x71a9bdba, (q31_t)0xc523617a, (q31_t)0x71a6d9e9, (q31_t)0xc51dcd37, (q31_t)0x71a3f5d2, (q31_t)0xc5183919, (q31_t)0x71a11175, (q31_t)0xc512a51f,
+  (q31_t)0x719e2cd2, (q31_t)0xc50d1149, (q31_t)0x719b47e9, (q31_t)0xc5077d97, (q31_t)0x719862b9, (q31_t)0xc501ea0a, (q31_t)0x71957d44, (q31_t)0xc4fc56a2,
+  (q31_t)0x71929789, (q31_t)0xc4f6c35d, (q31_t)0x718fb187, (q31_t)0xc4f1303d, (q31_t)0x718ccb3f, (q31_t)0xc4eb9d42, (q31_t)0x7189e4b2, (q31_t)0xc4e60a6b,
+  (q31_t)0x7186fdde, (q31_t)0xc4e077b8, (q31_t)0x718416c4, (q31_t)0xc4dae52a, (q31_t)0x71812f65, (q31_t)0xc4d552c1, (q31_t)0x717e47bf, (q31_t)0xc4cfc07c,
+  (q31_t)0x717b5fd3, (q31_t)0xc4ca2e5b, (q31_t)0x717877a1, (q31_t)0xc4c49c5f, (q31_t)0x71758f29, (q31_t)0xc4bf0a87, (q31_t)0x7172a66c, (q31_t)0xc4b978d4,
+  (q31_t)0x716fbd68, (q31_t)0xc4b3e746, (q31_t)0x716cd41e, (q31_t)0xc4ae55dc, (q31_t)0x7169ea8f, (q31_t)0xc4a8c497, (q31_t)0x716700b9, (q31_t)0xc4a33376,
+  (q31_t)0x7164169d, (q31_t)0xc49da27a, (q31_t)0x71612c3c, (q31_t)0xc49811a3, (q31_t)0x715e4194, (q31_t)0xc49280f0, (q31_t)0x715b56a7, (q31_t)0xc48cf062,
+  (q31_t)0x71586b74, (q31_t)0xc4875ff9, (q31_t)0x71557ffa, (q31_t)0xc481cfb4, (q31_t)0x7152943b, (q31_t)0xc47c3f94, (q31_t)0x714fa836, (q31_t)0xc476af98,
+  (q31_t)0x714cbbeb, (q31_t)0xc4711fc2, (q31_t)0x7149cf5a, (q31_t)0xc46b9010, (q31_t)0x7146e284, (q31_t)0xc4660083, (q31_t)0x7143f567, (q31_t)0xc460711b,
+  (q31_t)0x71410805, (q31_t)0xc45ae1d7, (q31_t)0x713e1a5c, (q31_t)0xc45552b8, (q31_t)0x713b2c6e, (q31_t)0xc44fc3be, (q31_t)0x71383e3a, (q31_t)0xc44a34e9,
+  (q31_t)0x71354fc0, (q31_t)0xc444a639, (q31_t)0x71326101, (q31_t)0xc43f17ad, (q31_t)0x712f71fb, (q31_t)0xc4398947, (q31_t)0x712c82b0, (q31_t)0xc433fb05,
+  (q31_t)0x7129931f, (q31_t)0xc42e6ce8, (q31_t)0x7126a348, (q31_t)0xc428def0, (q31_t)0x7123b32b, (q31_t)0xc423511d, (q31_t)0x7120c2c8, (q31_t)0xc41dc36f,
+  (q31_t)0x711dd220, (q31_t)0xc41835e6, (q31_t)0x711ae132, (q31_t)0xc412a882, (q31_t)0x7117effe, (q31_t)0xc40d1b42, (q31_t)0x7114fe84, (q31_t)0xc4078e28,
+  (q31_t)0x71120cc5, (q31_t)0xc4020133, (q31_t)0x710f1ac0, (q31_t)0xc3fc7462, (q31_t)0x710c2875, (q31_t)0xc3f6e7b7, (q31_t)0x710935e4, (q31_t)0xc3f15b31,
+  (q31_t)0x7106430e, (q31_t)0xc3ebced0, (q31_t)0x71034ff2, (q31_t)0xc3e64294, (q31_t)0x71005c90, (q31_t)0xc3e0b67d, (q31_t)0x70fd68e9, (q31_t)0xc3db2a8b,
+  (q31_t)0x70fa74fc, (q31_t)0xc3d59ebe, (q31_t)0x70f780c9, (q31_t)0xc3d01316, (q31_t)0x70f48c50, (q31_t)0xc3ca8793, (q31_t)0x70f19792, (q31_t)0xc3c4fc36,
+  (q31_t)0x70eea28e, (q31_t)0xc3bf70fd, (q31_t)0x70ebad45, (q31_t)0xc3b9e5ea, (q31_t)0x70e8b7b5, (q31_t)0xc3b45afc, (q31_t)0x70e5c1e1, (q31_t)0xc3aed034,
+  (q31_t)0x70e2cbc6, (q31_t)0xc3a94590, (q31_t)0x70dfd566, (q31_t)0xc3a3bb12, (q31_t)0x70dcdec0, (q31_t)0xc39e30b8, (q31_t)0x70d9e7d5, (q31_t)0xc398a685,
+  (q31_t)0x70d6f0a4, (q31_t)0xc3931c76, (q31_t)0x70d3f92d, (q31_t)0xc38d928d, (q31_t)0x70d10171, (q31_t)0xc38808c9, (q31_t)0x70ce096f, (q31_t)0xc3827f2a,
+  (q31_t)0x70cb1128, (q31_t)0xc37cf5b0, (q31_t)0x70c8189b, (q31_t)0xc3776c5c, (q31_t)0x70c51fc8, (q31_t)0xc371e32d, (q31_t)0x70c226b0, (q31_t)0xc36c5a24,
+  (q31_t)0x70bf2d53, (q31_t)0xc366d140, (q31_t)0x70bc33b0, (q31_t)0xc3614881, (q31_t)0x70b939c7, (q31_t)0xc35bbfe8, (q31_t)0x70b63f99, (q31_t)0xc3563774,
+  (q31_t)0x70b34525, (q31_t)0xc350af26, (q31_t)0x70b04a6b, (q31_t)0xc34b26fc, (q31_t)0x70ad4f6d, (q31_t)0xc3459ef9, (q31_t)0x70aa5428, (q31_t)0xc340171b,
+  (q31_t)0x70a7589f, (q31_t)0xc33a8f62, (q31_t)0x70a45ccf, (q31_t)0xc33507cf, (q31_t)0x70a160ba, (q31_t)0xc32f8061, (q31_t)0x709e6460, (q31_t)0xc329f919,
+  (q31_t)0x709b67c0, (q31_t)0xc32471f7, (q31_t)0x70986adb, (q31_t)0xc31eeaf9, (q31_t)0x70956db1, (q31_t)0xc3196422, (q31_t)0x70927041, (q31_t)0xc313dd70,
+  (q31_t)0x708f728b, (q31_t)0xc30e56e4, (q31_t)0x708c7490, (q31_t)0xc308d07d, (q31_t)0x70897650, (q31_t)0xc3034a3c, (q31_t)0x708677ca, (q31_t)0xc2fdc420,
+  (q31_t)0x708378ff, (q31_t)0xc2f83e2a, (q31_t)0x708079ee, (q31_t)0xc2f2b85a, (q31_t)0x707d7a98, (q31_t)0xc2ed32af, (q31_t)0x707a7afd, (q31_t)0xc2e7ad2a,
+  (q31_t)0x70777b1c, (q31_t)0xc2e227cb, (q31_t)0x70747af6, (q31_t)0xc2dca291, (q31_t)0x70717a8a, (q31_t)0xc2d71d7e, (q31_t)0x706e79d9, (q31_t)0xc2d1988f,
+  (q31_t)0x706b78e3, (q31_t)0xc2cc13c7, (q31_t)0x706877a7, (q31_t)0xc2c68f24, (q31_t)0x70657626, (q31_t)0xc2c10aa7, (q31_t)0x70627460, (q31_t)0xc2bb8650,
+  (q31_t)0x705f7255, (q31_t)0xc2b6021f, (q31_t)0x705c7004, (q31_t)0xc2b07e14, (q31_t)0x70596d6d, (q31_t)0xc2aafa2e, (q31_t)0x70566a92, (q31_t)0xc2a5766e,
+  (q31_t)0x70536771, (q31_t)0xc29ff2d4, (q31_t)0x7050640b, (q31_t)0xc29a6f60, (q31_t)0x704d6060, (q31_t)0xc294ec12, (q31_t)0x704a5c6f, (q31_t)0xc28f68e9,
+  (q31_t)0x70475839, (q31_t)0xc289e5e7, (q31_t)0x704453be, (q31_t)0xc284630a, (q31_t)0x70414efd, (q31_t)0xc27ee054, (q31_t)0x703e49f8, (q31_t)0xc2795dc3,
+  (q31_t)0x703b44ad, (q31_t)0xc273db58, (q31_t)0x70383f1d, (q31_t)0xc26e5913, (q31_t)0x70353947, (q31_t)0xc268d6f5, (q31_t)0x7032332d, (q31_t)0xc26354fc,
+  (q31_t)0x702f2ccd, (q31_t)0xc25dd329, (q31_t)0x702c2628, (q31_t)0xc258517c, (q31_t)0x70291f3e, (q31_t)0xc252cff5, (q31_t)0x7026180e, (q31_t)0xc24d4e95,
+  (q31_t)0x7023109a, (q31_t)0xc247cd5a, (q31_t)0x702008e0, (q31_t)0xc2424c46, (q31_t)0x701d00e1, (q31_t)0xc23ccb57, (q31_t)0x7019f89d, (q31_t)0xc2374a8f,
+  (q31_t)0x7016f014, (q31_t)0xc231c9ec, (q31_t)0x7013e746, (q31_t)0xc22c4970, (q31_t)0x7010de32, (q31_t)0xc226c91a, (q31_t)0x700dd4da, (q31_t)0xc22148ea,
+  (q31_t)0x700acb3c, (q31_t)0xc21bc8e1, (q31_t)0x7007c159, (q31_t)0xc21648fd, (q31_t)0x7004b731, (q31_t)0xc210c940, (q31_t)0x7001acc4, (q31_t)0xc20b49a9,
+  (q31_t)0x6ffea212, (q31_t)0xc205ca38, (q31_t)0x6ffb971b, (q31_t)0xc2004aed, (q31_t)0x6ff88bde, (q31_t)0xc1facbc9, (q31_t)0x6ff5805d, (q31_t)0xc1f54cca,
+  (q31_t)0x6ff27497, (q31_t)0xc1efcdf3, (q31_t)0x6fef688b, (q31_t)0xc1ea4f41, (q31_t)0x6fec5c3b, (q31_t)0xc1e4d0b6, (q31_t)0x6fe94fa5, (q31_t)0xc1df5251,
+  (q31_t)0x6fe642ca, (q31_t)0xc1d9d412, (q31_t)0x6fe335ab, (q31_t)0xc1d455f9, (q31_t)0x6fe02846, (q31_t)0xc1ced807, (q31_t)0x6fdd1a9c, (q31_t)0xc1c95a3c,
+  (q31_t)0x6fda0cae, (q31_t)0xc1c3dc97, (q31_t)0x6fd6fe7a, (q31_t)0xc1be5f18, (q31_t)0x6fd3f001, (q31_t)0xc1b8e1bf, (q31_t)0x6fd0e144, (q31_t)0xc1b3648d,
+  (q31_t)0x6fcdd241, (q31_t)0xc1ade781, (q31_t)0x6fcac2fa, (q31_t)0xc1a86a9c, (q31_t)0x6fc7b36d, (q31_t)0xc1a2edde, (q31_t)0x6fc4a39c, (q31_t)0xc19d7145,
+  (q31_t)0x6fc19385, (q31_t)0xc197f4d4, (q31_t)0x6fbe832a, (q31_t)0xc1927888, (q31_t)0x6fbb728a, (q31_t)0xc18cfc63, (q31_t)0x6fb861a4, (q31_t)0xc1878065,
+  (q31_t)0x6fb5507a, (q31_t)0xc182048d, (q31_t)0x6fb23f0b, (q31_t)0xc17c88dc, (q31_t)0x6faf2d57, (q31_t)0xc1770d52, (q31_t)0x6fac1b5f, (q31_t)0xc17191ee,
+  (q31_t)0x6fa90921, (q31_t)0xc16c16b0, (q31_t)0x6fa5f69e, (q31_t)0xc1669b99, (q31_t)0x6fa2e3d7, (q31_t)0xc16120a9, (q31_t)0x6f9fd0cb, (q31_t)0xc15ba5df,
+  (q31_t)0x6f9cbd79, (q31_t)0xc1562b3d, (q31_t)0x6f99a9e3, (q31_t)0xc150b0c0, (q31_t)0x6f969608, (q31_t)0xc14b366b, (q31_t)0x6f9381e9, (q31_t)0xc145bc3c,
+  (q31_t)0x6f906d84, (q31_t)0xc1404233, (q31_t)0x6f8d58db, (q31_t)0xc13ac852, (q31_t)0x6f8a43ed, (q31_t)0xc1354e97, (q31_t)0x6f872eba, (q31_t)0xc12fd503,
+  (q31_t)0x6f841942, (q31_t)0xc12a5b95, (q31_t)0x6f810386, (q31_t)0xc124e24f, (q31_t)0x6f7ded84, (q31_t)0xc11f692f, (q31_t)0x6f7ad73e, (q31_t)0xc119f036,
+  (q31_t)0x6f77c0b3, (q31_t)0xc1147764, (q31_t)0x6f74a9e4, (q31_t)0xc10efeb8, (q31_t)0x6f7192cf, (q31_t)0xc1098634, (q31_t)0x6f6e7b76, (q31_t)0xc1040dd6,
+  (q31_t)0x6f6b63d8, (q31_t)0xc0fe959f, (q31_t)0x6f684bf6, (q31_t)0xc0f91d8f, (q31_t)0x6f6533ce, (q31_t)0xc0f3a5a6, (q31_t)0x6f621b62, (q31_t)0xc0ee2de3,
+  (q31_t)0x6f5f02b2, (q31_t)0xc0e8b648, (q31_t)0x6f5be9bc, (q31_t)0xc0e33ed4, (q31_t)0x6f58d082, (q31_t)0xc0ddc786, (q31_t)0x6f55b703, (q31_t)0xc0d8505f,
+  (q31_t)0x6f529d40, (q31_t)0xc0d2d960, (q31_t)0x6f4f8338, (q31_t)0xc0cd6287, (q31_t)0x6f4c68eb, (q31_t)0xc0c7ebd6, (q31_t)0x6f494e5a, (q31_t)0xc0c2754b,
+  (q31_t)0x6f463383, (q31_t)0xc0bcfee7, (q31_t)0x6f431869, (q31_t)0xc0b788ab, (q31_t)0x6f3ffd09, (q31_t)0xc0b21295, (q31_t)0x6f3ce165, (q31_t)0xc0ac9ca6,
+  (q31_t)0x6f39c57d, (q31_t)0xc0a726df, (q31_t)0x6f36a94f, (q31_t)0xc0a1b13e, (q31_t)0x6f338cde, (q31_t)0xc09c3bc5, (q31_t)0x6f307027, (q31_t)0xc096c673,
+  (q31_t)0x6f2d532c, (q31_t)0xc0915148, (q31_t)0x6f2a35ed, (q31_t)0xc08bdc44, (q31_t)0x6f271868, (q31_t)0xc0866767, (q31_t)0x6f23faa0, (q31_t)0xc080f2b1,
+  (q31_t)0x6f20dc92, (q31_t)0xc07b7e23, (q31_t)0x6f1dbe41, (q31_t)0xc07609bb, (q31_t)0x6f1a9faa, (q31_t)0xc070957b, (q31_t)0x6f1780cf, (q31_t)0xc06b2162,
+  (q31_t)0x6f1461b0, (q31_t)0xc065ad70, (q31_t)0x6f11424c, (q31_t)0xc06039a6, (q31_t)0x6f0e22a3, (q31_t)0xc05ac603, (q31_t)0x6f0b02b6, (q31_t)0xc0555287,
+  (q31_t)0x6f07e285, (q31_t)0xc04fdf32, (q31_t)0x6f04c20f, (q31_t)0xc04a6c05, (q31_t)0x6f01a155, (q31_t)0xc044f8fe, (q31_t)0x6efe8056, (q31_t)0xc03f8620,
+  (q31_t)0x6efb5f12, (q31_t)0xc03a1368, (q31_t)0x6ef83d8a, (q31_t)0xc034a0d8, (q31_t)0x6ef51bbe, (q31_t)0xc02f2e6f, (q31_t)0x6ef1f9ad, (q31_t)0xc029bc2e,
+  (q31_t)0x6eeed758, (q31_t)0xc0244a14, (q31_t)0x6eebb4bf, (q31_t)0xc01ed821, (q31_t)0x6ee891e1, (q31_t)0xc0196656, (q31_t)0x6ee56ebe, (q31_t)0xc013f4b2,
+  (q31_t)0x6ee24b57, (q31_t)0xc00e8336, (q31_t)0x6edf27ac, (q31_t)0xc00911e1, (q31_t)0x6edc03bc, (q31_t)0xc003a0b3, (q31_t)0x6ed8df88, (q31_t)0xbffe2fad,
+  (q31_t)0x6ed5bb10, (q31_t)0xbff8bece, (q31_t)0x6ed29653, (q31_t)0xbff34e17, (q31_t)0x6ecf7152, (q31_t)0xbfeddd88, (q31_t)0x6ecc4c0d, (q31_t)0xbfe86d20,
+  (q31_t)0x6ec92683, (q31_t)0xbfe2fcdf, (q31_t)0x6ec600b5, (q31_t)0xbfdd8cc6, (q31_t)0x6ec2daa2, (q31_t)0xbfd81cd5, (q31_t)0x6ebfb44b, (q31_t)0xbfd2ad0b,
+  (q31_t)0x6ebc8db0, (q31_t)0xbfcd3d69, (q31_t)0x6eb966d1, (q31_t)0xbfc7cdee, (q31_t)0x6eb63fad, (q31_t)0xbfc25e9b, (q31_t)0x6eb31845, (q31_t)0xbfbcef70,
+  (q31_t)0x6eaff099, (q31_t)0xbfb7806c, (q31_t)0x6eacc8a8, (q31_t)0xbfb21190, (q31_t)0x6ea9a073, (q31_t)0xbfaca2dc, (q31_t)0x6ea677fa, (q31_t)0xbfa7344f,
+  (q31_t)0x6ea34f3d, (q31_t)0xbfa1c5ea, (q31_t)0x6ea0263b, (q31_t)0xbf9c57ac, (q31_t)0x6e9cfcf5, (q31_t)0xbf96e997, (q31_t)0x6e99d36b, (q31_t)0xbf917ba9,
+  (q31_t)0x6e96a99d, (q31_t)0xbf8c0de3, (q31_t)0x6e937f8a, (q31_t)0xbf86a044, (q31_t)0x6e905534, (q31_t)0xbf8132ce, (q31_t)0x6e8d2a99, (q31_t)0xbf7bc57f,
+  (q31_t)0x6e89ffb9, (q31_t)0xbf765858, (q31_t)0x6e86d496, (q31_t)0xbf70eb59, (q31_t)0x6e83a92f, (q31_t)0xbf6b7e81, (q31_t)0x6e807d83, (q31_t)0xbf6611d2,
+  (q31_t)0x6e7d5193, (q31_t)0xbf60a54a, (q31_t)0x6e7a255f, (q31_t)0xbf5b38ea, (q31_t)0x6e76f8e7, (q31_t)0xbf55ccb2, (q31_t)0x6e73cc2b, (q31_t)0xbf5060a2,
+  (q31_t)0x6e709f2a, (q31_t)0xbf4af4ba, (q31_t)0x6e6d71e6, (q31_t)0xbf4588fa, (q31_t)0x6e6a445d, (q31_t)0xbf401d61, (q31_t)0x6e671690, (q31_t)0xbf3ab1f1,
+  (q31_t)0x6e63e87f, (q31_t)0xbf3546a8, (q31_t)0x6e60ba2a, (q31_t)0xbf2fdb88, (q31_t)0x6e5d8b91, (q31_t)0xbf2a708f, (q31_t)0x6e5a5cb4, (q31_t)0xbf2505bf,
+  (q31_t)0x6e572d93, (q31_t)0xbf1f9b16, (q31_t)0x6e53fe2e, (q31_t)0xbf1a3096, (q31_t)0x6e50ce84, (q31_t)0xbf14c63d, (q31_t)0x6e4d9e97, (q31_t)0xbf0f5c0d,
+  (q31_t)0x6e4a6e66, (q31_t)0xbf09f205, (q31_t)0x6e473df0, (q31_t)0xbf048824, (q31_t)0x6e440d37, (q31_t)0xbeff1e6c, (q31_t)0x6e40dc39, (q31_t)0xbef9b4dc,
+  (q31_t)0x6e3daaf8, (q31_t)0xbef44b74, (q31_t)0x6e3a7972, (q31_t)0xbeeee234, (q31_t)0x6e3747a9, (q31_t)0xbee9791c, (q31_t)0x6e34159b, (q31_t)0xbee4102d,
+  (q31_t)0x6e30e34a, (q31_t)0xbedea765, (q31_t)0x6e2db0b4, (q31_t)0xbed93ec6, (q31_t)0x6e2a7ddb, (q31_t)0xbed3d64f, (q31_t)0x6e274abe, (q31_t)0xbece6e00,
+  (q31_t)0x6e24175c, (q31_t)0xbec905d9, (q31_t)0x6e20e3b7, (q31_t)0xbec39ddb, (q31_t)0x6e1dafce, (q31_t)0xbebe3605, (q31_t)0x6e1a7ba1, (q31_t)0xbeb8ce57,
+  (q31_t)0x6e174730, (q31_t)0xbeb366d1, (q31_t)0x6e14127b, (q31_t)0xbeadff74, (q31_t)0x6e10dd82, (q31_t)0xbea8983f, (q31_t)0x6e0da845, (q31_t)0xbea33132,
+  (q31_t)0x6e0a72c5, (q31_t)0xbe9dca4e, (q31_t)0x6e073d00, (q31_t)0xbe986391, (q31_t)0x6e0406f8, (q31_t)0xbe92fcfe, (q31_t)0x6e00d0ac, (q31_t)0xbe8d9692,
+  (q31_t)0x6dfd9a1c, (q31_t)0xbe88304f, (q31_t)0x6dfa6348, (q31_t)0xbe82ca35, (q31_t)0x6df72c30, (q31_t)0xbe7d6442, (q31_t)0x6df3f4d4, (q31_t)0xbe77fe78,
+  (q31_t)0x6df0bd35, (q31_t)0xbe7298d7, (q31_t)0x6ded8552, (q31_t)0xbe6d335e, (q31_t)0x6dea4d2b, (q31_t)0xbe67ce0d, (q31_t)0x6de714c0, (q31_t)0xbe6268e5,
+  (q31_t)0x6de3dc11, (q31_t)0xbe5d03e6, (q31_t)0x6de0a31f, (q31_t)0xbe579f0f, (q31_t)0x6ddd69e9, (q31_t)0xbe523a60, (q31_t)0x6dda306f, (q31_t)0xbe4cd5da,
+  (q31_t)0x6dd6f6b1, (q31_t)0xbe47717c, (q31_t)0x6dd3bcaf, (q31_t)0xbe420d47, (q31_t)0x6dd0826a, (q31_t)0xbe3ca93b, (q31_t)0x6dcd47e1, (q31_t)0xbe374557,
+  (q31_t)0x6dca0d14, (q31_t)0xbe31e19b, (q31_t)0x6dc6d204, (q31_t)0xbe2c7e09, (q31_t)0x6dc396b0, (q31_t)0xbe271a9f, (q31_t)0x6dc05b18, (q31_t)0xbe21b75d,
+  (q31_t)0x6dbd1f3c, (q31_t)0xbe1c5444, (q31_t)0x6db9e31d, (q31_t)0xbe16f154, (q31_t)0x6db6a6ba, (q31_t)0xbe118e8c, (q31_t)0x6db36a14, (q31_t)0xbe0c2bed,
+  (q31_t)0x6db02d29, (q31_t)0xbe06c977, (q31_t)0x6daceffb, (q31_t)0xbe01672a, (q31_t)0x6da9b28a, (q31_t)0xbdfc0505, (q31_t)0x6da674d5, (q31_t)0xbdf6a309,
+  (q31_t)0x6da336dc, (q31_t)0xbdf14135, (q31_t)0x6d9ff89f, (q31_t)0xbdebdf8b, (q31_t)0x6d9cba1f, (q31_t)0xbde67e09, (q31_t)0x6d997b5b, (q31_t)0xbde11cb0,
+  (q31_t)0x6d963c54, (q31_t)0xbddbbb7f, (q31_t)0x6d92fd09, (q31_t)0xbdd65a78, (q31_t)0x6d8fbd7a, (q31_t)0xbdd0f999, (q31_t)0x6d8c7da8, (q31_t)0xbdcb98e3,
+  (q31_t)0x6d893d93, (q31_t)0xbdc63856, (q31_t)0x6d85fd39, (q31_t)0xbdc0d7f2, (q31_t)0x6d82bc9d, (q31_t)0xbdbb77b7, (q31_t)0x6d7f7bbc, (q31_t)0xbdb617a4,
+  (q31_t)0x6d7c3a98, (q31_t)0xbdb0b7bb, (q31_t)0x6d78f931, (q31_t)0xbdab57fa, (q31_t)0x6d75b786, (q31_t)0xbda5f862, (q31_t)0x6d727597, (q31_t)0xbda098f3,
+  (q31_t)0x6d6f3365, (q31_t)0xbd9b39ad, (q31_t)0x6d6bf0f0, (q31_t)0xbd95da91, (q31_t)0x6d68ae37, (q31_t)0xbd907b9d, (q31_t)0x6d656b3a, (q31_t)0xbd8b1cd2,
+  (q31_t)0x6d6227fa, (q31_t)0xbd85be30, (q31_t)0x6d5ee477, (q31_t)0xbd805fb7, (q31_t)0x6d5ba0b0, (q31_t)0xbd7b0167, (q31_t)0x6d585ca6, (q31_t)0xbd75a340,
+  (q31_t)0x6d551858, (q31_t)0xbd704542, (q31_t)0x6d51d3c6, (q31_t)0xbd6ae76d, (q31_t)0x6d4e8ef2, (q31_t)0xbd6589c1, (q31_t)0x6d4b49da, (q31_t)0xbd602c3f,
+  (q31_t)0x6d48047e, (q31_t)0xbd5acee5, (q31_t)0x6d44bedf, (q31_t)0xbd5571b5, (q31_t)0x6d4178fd, (q31_t)0xbd5014ad, (q31_t)0x6d3e32d7, (q31_t)0xbd4ab7cf,
+  (q31_t)0x6d3aec6e, (q31_t)0xbd455b1a, (q31_t)0x6d37a5c1, (q31_t)0xbd3ffe8e, (q31_t)0x6d345ed1, (q31_t)0xbd3aa22c, (q31_t)0x6d31179e, (q31_t)0xbd3545f2,
+  (q31_t)0x6d2dd027, (q31_t)0xbd2fe9e2, (q31_t)0x6d2a886e, (q31_t)0xbd2a8dfb, (q31_t)0x6d274070, (q31_t)0xbd25323d, (q31_t)0x6d23f830, (q31_t)0xbd1fd6a8,
+  (q31_t)0x6d20afac, (q31_t)0xbd1a7b3d, (q31_t)0x6d1d66e4, (q31_t)0xbd151ffb, (q31_t)0x6d1a1dda, (q31_t)0xbd0fc4e2, (q31_t)0x6d16d48c, (q31_t)0xbd0a69f2,
+  (q31_t)0x6d138afb, (q31_t)0xbd050f2c, (q31_t)0x6d104126, (q31_t)0xbcffb48f, (q31_t)0x6d0cf70f, (q31_t)0xbcfa5a1b, (q31_t)0x6d09acb4, (q31_t)0xbcf4ffd1,
+  (q31_t)0x6d066215, (q31_t)0xbcefa5b0, (q31_t)0x6d031734, (q31_t)0xbcea4bb9, (q31_t)0x6cffcc0f, (q31_t)0xbce4f1eb, (q31_t)0x6cfc80a7, (q31_t)0xbcdf9846,
+  (q31_t)0x6cf934fc, (q31_t)0xbcda3ecb, (q31_t)0x6cf5e90d, (q31_t)0xbcd4e579, (q31_t)0x6cf29cdc, (q31_t)0xbccf8c50, (q31_t)0x6cef5067, (q31_t)0xbcca3351,
+  (q31_t)0x6cec03af, (q31_t)0xbcc4da7b, (q31_t)0x6ce8b6b4, (q31_t)0xbcbf81cf, (q31_t)0x6ce56975, (q31_t)0xbcba294d, (q31_t)0x6ce21bf4, (q31_t)0xbcb4d0f4,
+  (q31_t)0x6cdece2f, (q31_t)0xbcaf78c4, (q31_t)0x6cdb8027, (q31_t)0xbcaa20be, (q31_t)0x6cd831dc, (q31_t)0xbca4c8e1, (q31_t)0x6cd4e34e, (q31_t)0xbc9f712e,
+  (q31_t)0x6cd1947c, (q31_t)0xbc9a19a5, (q31_t)0x6cce4568, (q31_t)0xbc94c245, (q31_t)0x6ccaf610, (q31_t)0xbc8f6b0f, (q31_t)0x6cc7a676, (q31_t)0xbc8a1402,
+  (q31_t)0x6cc45698, (q31_t)0xbc84bd1f, (q31_t)0x6cc10677, (q31_t)0xbc7f6665, (q31_t)0x6cbdb613, (q31_t)0xbc7a0fd6, (q31_t)0x6cba656c, (q31_t)0xbc74b96f,
+  (q31_t)0x6cb71482, (q31_t)0xbc6f6333, (q31_t)0x6cb3c355, (q31_t)0xbc6a0d20, (q31_t)0x6cb071e4, (q31_t)0xbc64b737, (q31_t)0x6cad2031, (q31_t)0xbc5f6177,
+  (q31_t)0x6ca9ce3b, (q31_t)0xbc5a0be2, (q31_t)0x6ca67c01, (q31_t)0xbc54b676, (q31_t)0x6ca32985, (q31_t)0xbc4f6134, (q31_t)0x6c9fd6c6, (q31_t)0xbc4a0c1b,
+  (q31_t)0x6c9c83c3, (q31_t)0xbc44b72c, (q31_t)0x6c99307e, (q31_t)0xbc3f6267, (q31_t)0x6c95dcf6, (q31_t)0xbc3a0dcc, (q31_t)0x6c92892a, (q31_t)0xbc34b95b,
+  (q31_t)0x6c8f351c, (q31_t)0xbc2f6513, (q31_t)0x6c8be0cb, (q31_t)0xbc2a10f6, (q31_t)0x6c888c36, (q31_t)0xbc24bd02, (q31_t)0x6c85375f, (q31_t)0xbc1f6938,
+  (q31_t)0x6c81e245, (q31_t)0xbc1a1598, (q31_t)0x6c7e8ce8, (q31_t)0xbc14c221, (q31_t)0x6c7b3748, (q31_t)0xbc0f6ed5, (q31_t)0x6c77e165, (q31_t)0xbc0a1bb3,
+  (q31_t)0x6c748b3f, (q31_t)0xbc04c8ba, (q31_t)0x6c7134d7, (q31_t)0xbbff75ec, (q31_t)0x6c6dde2b, (q31_t)0xbbfa2347, (q31_t)0x6c6a873d, (q31_t)0xbbf4d0cc,
+  (q31_t)0x6c67300b, (q31_t)0xbbef7e7c, (q31_t)0x6c63d897, (q31_t)0xbbea2c55, (q31_t)0x6c6080e0, (q31_t)0xbbe4da58, (q31_t)0x6c5d28e6, (q31_t)0xbbdf8885,
+  (q31_t)0x6c59d0a9, (q31_t)0xbbda36dd, (q31_t)0x6c56782a, (q31_t)0xbbd4e55e, (q31_t)0x6c531f67, (q31_t)0xbbcf940a, (q31_t)0x6c4fc662, (q31_t)0xbbca42df,
+  (q31_t)0x6c4c6d1a, (q31_t)0xbbc4f1df, (q31_t)0x6c49138f, (q31_t)0xbbbfa108, (q31_t)0x6c45b9c1, (q31_t)0xbbba505c, (q31_t)0x6c425fb1, (q31_t)0xbbb4ffda,
+  (q31_t)0x6c3f055d, (q31_t)0xbbafaf82, (q31_t)0x6c3baac7, (q31_t)0xbbaa5f54, (q31_t)0x6c384fef, (q31_t)0xbba50f50, (q31_t)0x6c34f4d3, (q31_t)0xbb9fbf77,
+  (q31_t)0x6c319975, (q31_t)0xbb9a6fc7, (q31_t)0x6c2e3dd4, (q31_t)0xbb952042, (q31_t)0x6c2ae1f0, (q31_t)0xbb8fd0e7, (q31_t)0x6c2785ca, (q31_t)0xbb8a81b6,
+  (q31_t)0x6c242960, (q31_t)0xbb8532b0, (q31_t)0x6c20ccb4, (q31_t)0xbb7fe3d3, (q31_t)0x6c1d6fc6, (q31_t)0xbb7a9521, (q31_t)0x6c1a1295, (q31_t)0xbb754699,
+  (q31_t)0x6c16b521, (q31_t)0xbb6ff83c, (q31_t)0x6c13576a, (q31_t)0xbb6aaa09, (q31_t)0x6c0ff971, (q31_t)0xbb655c00, (q31_t)0x6c0c9b35, (q31_t)0xbb600e21,
+  (q31_t)0x6c093cb6, (q31_t)0xbb5ac06d, (q31_t)0x6c05ddf5, (q31_t)0xbb5572e3, (q31_t)0x6c027ef1, (q31_t)0xbb502583, (q31_t)0x6bff1faa, (q31_t)0xbb4ad84e,
+  (q31_t)0x6bfbc021, (q31_t)0xbb458b43, (q31_t)0x6bf86055, (q31_t)0xbb403e63, (q31_t)0x6bf50047, (q31_t)0xbb3af1ad, (q31_t)0x6bf19ff6, (q31_t)0xbb35a521,
+  (q31_t)0x6bee3f62, (q31_t)0xbb3058c0, (q31_t)0x6beade8c, (q31_t)0xbb2b0c8a, (q31_t)0x6be77d74, (q31_t)0xbb25c07d, (q31_t)0x6be41c18, (q31_t)0xbb20749c,
+  (q31_t)0x6be0ba7b, (q31_t)0xbb1b28e4, (q31_t)0x6bdd589a, (q31_t)0xbb15dd57, (q31_t)0x6bd9f677, (q31_t)0xbb1091f5, (q31_t)0x6bd69412, (q31_t)0xbb0b46bd,
+  (q31_t)0x6bd3316a, (q31_t)0xbb05fbb0, (q31_t)0x6bcfce80, (q31_t)0xbb00b0ce, (q31_t)0x6bcc6b53, (q31_t)0xbafb6615, (q31_t)0x6bc907e3, (q31_t)0xbaf61b88,
+  (q31_t)0x6bc5a431, (q31_t)0xbaf0d125, (q31_t)0x6bc2403d, (q31_t)0xbaeb86ed, (q31_t)0x6bbedc06, (q31_t)0xbae63cdf, (q31_t)0x6bbb778d, (q31_t)0xbae0f2fc,
+  (q31_t)0x6bb812d1, (q31_t)0xbadba943, (q31_t)0x6bb4add3, (q31_t)0xbad65fb5, (q31_t)0x6bb14892, (q31_t)0xbad11652, (q31_t)0x6bade30f, (q31_t)0xbacbcd1a,
+  (q31_t)0x6baa7d49, (q31_t)0xbac6840c, (q31_t)0x6ba71741, (q31_t)0xbac13b29, (q31_t)0x6ba3b0f7, (q31_t)0xbabbf270, (q31_t)0x6ba04a6a, (q31_t)0xbab6a9e3,
+  (q31_t)0x6b9ce39b, (q31_t)0xbab16180, (q31_t)0x6b997c8a, (q31_t)0xbaac1948, (q31_t)0x6b961536, (q31_t)0xbaa6d13a, (q31_t)0x6b92ada0, (q31_t)0xbaa18958,
+  (q31_t)0x6b8f45c7, (q31_t)0xba9c41a0, (q31_t)0x6b8bddac, (q31_t)0xba96fa13, (q31_t)0x6b88754f, (q31_t)0xba91b2b1, (q31_t)0x6b850caf, (q31_t)0xba8c6b79,
+  (q31_t)0x6b81a3cd, (q31_t)0xba87246d, (q31_t)0x6b7e3aa9, (q31_t)0xba81dd8b, (q31_t)0x6b7ad142, (q31_t)0xba7c96d4, (q31_t)0x6b776799, (q31_t)0xba775048,
+  (q31_t)0x6b73fdae, (q31_t)0xba7209e7, (q31_t)0x6b709381, (q31_t)0xba6cc3b1, (q31_t)0x6b6d2911, (q31_t)0xba677da6, (q31_t)0x6b69be5f, (q31_t)0xba6237c5,
+  (q31_t)0x6b66536b, (q31_t)0xba5cf210, (q31_t)0x6b62e834, (q31_t)0xba57ac86, (q31_t)0x6b5f7cbc, (q31_t)0xba526726, (q31_t)0x6b5c1101, (q31_t)0xba4d21f2,
+  (q31_t)0x6b58a503, (q31_t)0xba47dce8, (q31_t)0x6b5538c4, (q31_t)0xba42980a, (q31_t)0x6b51cc42, (q31_t)0xba3d5356, (q31_t)0x6b4e5f7f, (q31_t)0xba380ece,
+  (q31_t)0x6b4af279, (q31_t)0xba32ca71, (q31_t)0x6b478530, (q31_t)0xba2d863e, (q31_t)0x6b4417a6, (q31_t)0xba284237, (q31_t)0x6b40a9d9, (q31_t)0xba22fe5b,
+  (q31_t)0x6b3d3bcb, (q31_t)0xba1dbaaa, (q31_t)0x6b39cd7a, (q31_t)0xba187724, (q31_t)0x6b365ee7, (q31_t)0xba1333c9, (q31_t)0x6b32f012, (q31_t)0xba0df099,
+  (q31_t)0x6b2f80fb, (q31_t)0xba08ad95, (q31_t)0x6b2c11a1, (q31_t)0xba036abb, (q31_t)0x6b28a206, (q31_t)0xb9fe280d, (q31_t)0x6b253228, (q31_t)0xb9f8e58a,
+  (q31_t)0x6b21c208, (q31_t)0xb9f3a332, (q31_t)0x6b1e51a7, (q31_t)0xb9ee6106, (q31_t)0x6b1ae103, (q31_t)0xb9e91f04, (q31_t)0x6b17701d, (q31_t)0xb9e3dd2e,
+  (q31_t)0x6b13fef5, (q31_t)0xb9de9b83, (q31_t)0x6b108d8b, (q31_t)0xb9d95a03, (q31_t)0x6b0d1bdf, (q31_t)0xb9d418af, (q31_t)0x6b09a9f1, (q31_t)0xb9ced786,
+  (q31_t)0x6b0637c1, (q31_t)0xb9c99688, (q31_t)0x6b02c54f, (q31_t)0xb9c455b6, (q31_t)0x6aff529a, (q31_t)0xb9bf150e, (q31_t)0x6afbdfa4, (q31_t)0xb9b9d493,
+  (q31_t)0x6af86c6c, (q31_t)0xb9b49442, (q31_t)0x6af4f8f2, (q31_t)0xb9af541d, (q31_t)0x6af18536, (q31_t)0xb9aa1423, (q31_t)0x6aee1138, (q31_t)0xb9a4d455,
+  (q31_t)0x6aea9cf8, (q31_t)0xb99f94b2, (q31_t)0x6ae72876, (q31_t)0xb99a553a, (q31_t)0x6ae3b3b2, (q31_t)0xb99515ee, (q31_t)0x6ae03eac, (q31_t)0xb98fd6cd,
+  (q31_t)0x6adcc964, (q31_t)0xb98a97d8, (q31_t)0x6ad953db, (q31_t)0xb985590e, (q31_t)0x6ad5de0f, (q31_t)0xb9801a70, (q31_t)0x6ad26802, (q31_t)0xb97adbfd,
+  (q31_t)0x6acef1b2, (q31_t)0xb9759db6, (q31_t)0x6acb7b21, (q31_t)0xb9705f9a, (q31_t)0x6ac8044e, (q31_t)0xb96b21aa, (q31_t)0x6ac48d39, (q31_t)0xb965e3e5,
+  (q31_t)0x6ac115e2, (q31_t)0xb960a64c, (q31_t)0x6abd9e49, (q31_t)0xb95b68de, (q31_t)0x6aba266e, (q31_t)0xb9562b9c, (q31_t)0x6ab6ae52, (q31_t)0xb950ee86,
+  (q31_t)0x6ab335f4, (q31_t)0xb94bb19b, (q31_t)0x6aafbd54, (q31_t)0xb94674dc, (q31_t)0x6aac4472, (q31_t)0xb9413848, (q31_t)0x6aa8cb4e, (q31_t)0xb93bfbe0,
+  (q31_t)0x6aa551e9, (q31_t)0xb936bfa4, (q31_t)0x6aa1d841, (q31_t)0xb9318393, (q31_t)0x6a9e5e58, (q31_t)0xb92c47ae, (q31_t)0x6a9ae42e, (q31_t)0xb9270bf5,
+  (q31_t)0x6a9769c1, (q31_t)0xb921d067, (q31_t)0x6a93ef13, (q31_t)0xb91c9505, (q31_t)0x6a907423, (q31_t)0xb91759cf, (q31_t)0x6a8cf8f1, (q31_t)0xb9121ec5,
+  (q31_t)0x6a897d7d, (q31_t)0xb90ce3e6, (q31_t)0x6a8601c8, (q31_t)0xb907a933, (q31_t)0x6a8285d1, (q31_t)0xb9026eac, (q31_t)0x6a7f0999, (q31_t)0xb8fd3451,
+  (q31_t)0x6a7b8d1e, (q31_t)0xb8f7fa21, (q31_t)0x6a781062, (q31_t)0xb8f2c01d, (q31_t)0x6a749365, (q31_t)0xb8ed8646, (q31_t)0x6a711625, (q31_t)0xb8e84c99,
+  (q31_t)0x6a6d98a4, (q31_t)0xb8e31319, (q31_t)0x6a6a1ae2, (q31_t)0xb8ddd9c5, (q31_t)0x6a669cdd, (q31_t)0xb8d8a09d, (q31_t)0x6a631e97, (q31_t)0xb8d367a0,
+  (q31_t)0x6a5fa010, (q31_t)0xb8ce2ecf, (q31_t)0x6a5c2147, (q31_t)0xb8c8f62b, (q31_t)0x6a58a23c, (q31_t)0xb8c3bdb2, (q31_t)0x6a5522ef, (q31_t)0xb8be8565,
+  (q31_t)0x6a51a361, (q31_t)0xb8b94d44, (q31_t)0x6a4e2392, (q31_t)0xb8b4154f, (q31_t)0x6a4aa381, (q31_t)0xb8aedd86, (q31_t)0x6a47232e, (q31_t)0xb8a9a5e9,
+  (q31_t)0x6a43a29a, (q31_t)0xb8a46e78, (q31_t)0x6a4021c4, (q31_t)0xb89f3733, (q31_t)0x6a3ca0ad, (q31_t)0xb89a001a, (q31_t)0x6a391f54, (q31_t)0xb894c92d,
+  (q31_t)0x6a359db9, (q31_t)0xb88f926d, (q31_t)0x6a321bdd, (q31_t)0xb88a5bd8, (q31_t)0x6a2e99c0, (q31_t)0xb885256f, (q31_t)0x6a2b1761, (q31_t)0xb87fef33,
+  (q31_t)0x6a2794c1, (q31_t)0xb87ab922, (q31_t)0x6a2411df, (q31_t)0xb875833e, (q31_t)0x6a208ebb, (q31_t)0xb8704d85, (q31_t)0x6a1d0b57, (q31_t)0xb86b17f9,
+  (q31_t)0x6a1987b0, (q31_t)0xb865e299, (q31_t)0x6a1603c8, (q31_t)0xb860ad66, (q31_t)0x6a127f9f, (q31_t)0xb85b785e, (q31_t)0x6a0efb35, (q31_t)0xb8564383,
+  (q31_t)0x6a0b7689, (q31_t)0xb8510ed4, (q31_t)0x6a07f19b, (q31_t)0xb84bda51, (q31_t)0x6a046c6c, (q31_t)0xb846a5fa, (q31_t)0x6a00e6fc, (q31_t)0xb84171cf,
+  (q31_t)0x69fd614a, (q31_t)0xb83c3dd1, (q31_t)0x69f9db57, (q31_t)0xb83709ff, (q31_t)0x69f65523, (q31_t)0xb831d659, (q31_t)0x69f2cead, (q31_t)0xb82ca2e0,
+  (q31_t)0x69ef47f6, (q31_t)0xb8276f93, (q31_t)0x69ebc0fe, (q31_t)0xb8223c72, (q31_t)0x69e839c4, (q31_t)0xb81d097e, (q31_t)0x69e4b249, (q31_t)0xb817d6b6,
+  (q31_t)0x69e12a8c, (q31_t)0xb812a41a, (q31_t)0x69dda28f, (q31_t)0xb80d71aa, (q31_t)0x69da1a50, (q31_t)0xb8083f67, (q31_t)0x69d691cf, (q31_t)0xb8030d51,
+  (q31_t)0x69d3090e, (q31_t)0xb7fddb67, (q31_t)0x69cf800b, (q31_t)0xb7f8a9a9, (q31_t)0x69cbf6c7, (q31_t)0xb7f37818, (q31_t)0x69c86d41, (q31_t)0xb7ee46b3,
+  (q31_t)0x69c4e37a, (q31_t)0xb7e9157a, (q31_t)0x69c15973, (q31_t)0xb7e3e46e, (q31_t)0x69bdcf29, (q31_t)0xb7deb38f, (q31_t)0x69ba449f, (q31_t)0xb7d982dc,
+  (q31_t)0x69b6b9d3, (q31_t)0xb7d45255, (q31_t)0x69b32ec7, (q31_t)0xb7cf21fb, (q31_t)0x69afa378, (q31_t)0xb7c9f1ce, (q31_t)0x69ac17e9, (q31_t)0xb7c4c1cd,
+  (q31_t)0x69a88c19, (q31_t)0xb7bf91f8, (q31_t)0x69a50007, (q31_t)0xb7ba6251, (q31_t)0x69a173b5, (q31_t)0xb7b532d6, (q31_t)0x699de721, (q31_t)0xb7b00387,
+  (q31_t)0x699a5a4c, (q31_t)0xb7aad465, (q31_t)0x6996cd35, (q31_t)0xb7a5a570, (q31_t)0x69933fde, (q31_t)0xb7a076a7, (q31_t)0x698fb246, (q31_t)0xb79b480b,
+  (q31_t)0x698c246c, (q31_t)0xb796199b, (q31_t)0x69889651, (q31_t)0xb790eb58, (q31_t)0x698507f6, (q31_t)0xb78bbd42, (q31_t)0x69817959, (q31_t)0xb7868f59,
+  (q31_t)0x697dea7b, (q31_t)0xb781619c, (q31_t)0x697a5b5c, (q31_t)0xb77c340c, (q31_t)0x6976cbfc, (q31_t)0xb77706a9, (q31_t)0x69733c5b, (q31_t)0xb771d972,
+  (q31_t)0x696fac78, (q31_t)0xb76cac69, (q31_t)0x696c1c55, (q31_t)0xb7677f8c, (q31_t)0x69688bf1, (q31_t)0xb76252db, (q31_t)0x6964fb4c, (q31_t)0xb75d2658,
+  (q31_t)0x69616a65, (q31_t)0xb757fa01, (q31_t)0x695dd93e, (q31_t)0xb752cdd8, (q31_t)0x695a47d6, (q31_t)0xb74da1db, (q31_t)0x6956b62d, (q31_t)0xb748760b,
+  (q31_t)0x69532442, (q31_t)0xb7434a67, (q31_t)0x694f9217, (q31_t)0xb73e1ef1, (q31_t)0x694bffab, (q31_t)0xb738f3a7, (q31_t)0x69486cfe, (q31_t)0xb733c88b,
+  (q31_t)0x6944da10, (q31_t)0xb72e9d9b, (q31_t)0x694146e1, (q31_t)0xb72972d8, (q31_t)0x693db371, (q31_t)0xb7244842, (q31_t)0x693a1fc0, (q31_t)0xb71f1dd9,
+  (q31_t)0x69368bce, (q31_t)0xb719f39e, (q31_t)0x6932f79b, (q31_t)0xb714c98e, (q31_t)0x692f6328, (q31_t)0xb70f9fac, (q31_t)0x692bce73, (q31_t)0xb70a75f7,
+  (q31_t)0x6928397e, (q31_t)0xb7054c6f, (q31_t)0x6924a448, (q31_t)0xb7002314, (q31_t)0x69210ed1, (q31_t)0xb6faf9e6, (q31_t)0x691d7919, (q31_t)0xb6f5d0e5,
+  (q31_t)0x6919e320, (q31_t)0xb6f0a812, (q31_t)0x69164ce7, (q31_t)0xb6eb7f6b, (q31_t)0x6912b66c, (q31_t)0xb6e656f1, (q31_t)0x690f1fb1, (q31_t)0xb6e12ea4,
+  (q31_t)0x690b88b5, (q31_t)0xb6dc0685, (q31_t)0x6907f178, (q31_t)0xb6d6de92, (q31_t)0x690459fb, (q31_t)0xb6d1b6cd, (q31_t)0x6900c23c, (q31_t)0xb6cc8f35,
+  (q31_t)0x68fd2a3d, (q31_t)0xb6c767ca, (q31_t)0x68f991fd, (q31_t)0xb6c2408c, (q31_t)0x68f5f97d, (q31_t)0xb6bd197c, (q31_t)0x68f260bb, (q31_t)0xb6b7f298,
+  (q31_t)0x68eec7b9, (q31_t)0xb6b2cbe2, (q31_t)0x68eb2e76, (q31_t)0xb6ada559, (q31_t)0x68e794f3, (q31_t)0xb6a87efd, (q31_t)0x68e3fb2e, (q31_t)0xb6a358ce,
+  (q31_t)0x68e06129, (q31_t)0xb69e32cd, (q31_t)0x68dcc6e4, (q31_t)0xb6990cf9, (q31_t)0x68d92c5d, (q31_t)0xb693e752, (q31_t)0x68d59196, (q31_t)0xb68ec1d9,
+  (q31_t)0x68d1f68f, (q31_t)0xb6899c8d, (q31_t)0x68ce5b46, (q31_t)0xb684776e, (q31_t)0x68cabfbd, (q31_t)0xb67f527c, (q31_t)0x68c723f3, (q31_t)0xb67a2db8,
+  (q31_t)0x68c387e9, (q31_t)0xb6750921, (q31_t)0x68bfeb9e, (q31_t)0xb66fe4b8, (q31_t)0x68bc4f13, (q31_t)0xb66ac07c, (q31_t)0x68b8b247, (q31_t)0xb6659c6d,
+  (q31_t)0x68b5153a, (q31_t)0xb660788c, (q31_t)0x68b177ed, (q31_t)0xb65b54d8, (q31_t)0x68adda5f, (q31_t)0xb6563151, (q31_t)0x68aa3c90, (q31_t)0xb6510df8,
+  (q31_t)0x68a69e81, (q31_t)0xb64beacd, (q31_t)0x68a30031, (q31_t)0xb646c7ce, (q31_t)0x689f61a1, (q31_t)0xb641a4fe, (q31_t)0x689bc2d1, (q31_t)0xb63c825b,
+  (q31_t)0x689823bf, (q31_t)0xb6375fe5, (q31_t)0x6894846e, (q31_t)0xb6323d9d, (q31_t)0x6890e4dc, (q31_t)0xb62d1b82, (q31_t)0x688d4509, (q31_t)0xb627f995,
+  (q31_t)0x6889a4f6, (q31_t)0xb622d7d6, (q31_t)0x688604a2, (q31_t)0xb61db644, (q31_t)0x6882640e, (q31_t)0xb61894df, (q31_t)0x687ec339, (q31_t)0xb61373a9,
+  (q31_t)0x687b2224, (q31_t)0xb60e529f, (q31_t)0x687780ce, (q31_t)0xb60931c4, (q31_t)0x6873df38, (q31_t)0xb6041116, (q31_t)0x68703d62, (q31_t)0xb5fef095,
+  (q31_t)0x686c9b4b, (q31_t)0xb5f9d043, (q31_t)0x6868f8f4, (q31_t)0xb5f4b01e, (q31_t)0x6865565c, (q31_t)0xb5ef9026, (q31_t)0x6861b384, (q31_t)0xb5ea705d,
+  (q31_t)0x685e106c, (q31_t)0xb5e550c1, (q31_t)0x685a6d13, (q31_t)0xb5e03153, (q31_t)0x6856c979, (q31_t)0xb5db1212, (q31_t)0x685325a0, (q31_t)0xb5d5f2ff,
+  (q31_t)0x684f8186, (q31_t)0xb5d0d41a, (q31_t)0x684bdd2c, (q31_t)0xb5cbb563, (q31_t)0x68483891, (q31_t)0xb5c696da, (q31_t)0x684493b6, (q31_t)0xb5c1787e,
+  (q31_t)0x6840ee9b, (q31_t)0xb5bc5a50, (q31_t)0x683d493f, (q31_t)0xb5b73c50, (q31_t)0x6839a3a4, (q31_t)0xb5b21e7e, (q31_t)0x6835fdc7, (q31_t)0xb5ad00d9,
+  (q31_t)0x683257ab, (q31_t)0xb5a7e362, (q31_t)0x682eb14e, (q31_t)0xb5a2c61a, (q31_t)0x682b0ab1, (q31_t)0xb59da8ff, (q31_t)0x682763d4, (q31_t)0xb5988c12,
+  (q31_t)0x6823bcb7, (q31_t)0xb5936f53, (q31_t)0x68201559, (q31_t)0xb58e52c2, (q31_t)0x681c6dbb, (q31_t)0xb589365e, (q31_t)0x6818c5dd, (q31_t)0xb5841a29,
+  (q31_t)0x68151dbe, (q31_t)0xb57efe22, (q31_t)0x68117560, (q31_t)0xb579e248, (q31_t)0x680dccc1, (q31_t)0xb574c69d, (q31_t)0x680a23e2, (q31_t)0xb56fab1f,
+  (q31_t)0x68067ac3, (q31_t)0xb56a8fd0, (q31_t)0x6802d164, (q31_t)0xb56574ae, (q31_t)0x67ff27c4, (q31_t)0xb56059bb, (q31_t)0x67fb7de5, (q31_t)0xb55b3ef5,
+  (q31_t)0x67f7d3c5, (q31_t)0xb556245e, (q31_t)0x67f42965, (q31_t)0xb55109f5, (q31_t)0x67f07ec5, (q31_t)0xb54befba, (q31_t)0x67ecd3e5, (q31_t)0xb546d5ac,
+  (q31_t)0x67e928c5, (q31_t)0xb541bbcd, (q31_t)0x67e57d64, (q31_t)0xb53ca21c, (q31_t)0x67e1d1c4, (q31_t)0xb5378899, (q31_t)0x67de25e3, (q31_t)0xb5326f45,
+  (q31_t)0x67da79c3, (q31_t)0xb52d561e, (q31_t)0x67d6cd62, (q31_t)0xb5283d26, (q31_t)0x67d320c1, (q31_t)0xb523245b, (q31_t)0x67cf73e1, (q31_t)0xb51e0bbf,
+  (q31_t)0x67cbc6c0, (q31_t)0xb518f351, (q31_t)0x67c8195f, (q31_t)0xb513db12, (q31_t)0x67c46bbe, (q31_t)0xb50ec300, (q31_t)0x67c0bddd, (q31_t)0xb509ab1d,
+  (q31_t)0x67bd0fbd, (q31_t)0xb5049368, (q31_t)0x67b9615c, (q31_t)0xb4ff7be1, (q31_t)0x67b5b2bb, (q31_t)0xb4fa6489, (q31_t)0x67b203da, (q31_t)0xb4f54d5f,
+  (q31_t)0x67ae54ba, (q31_t)0xb4f03663, (q31_t)0x67aaa559, (q31_t)0xb4eb1f95, (q31_t)0x67a6f5b8, (q31_t)0xb4e608f6, (q31_t)0x67a345d8, (q31_t)0xb4e0f285,
+  (q31_t)0x679f95b7, (q31_t)0xb4dbdc42, (q31_t)0x679be557, (q31_t)0xb4d6c62e, (q31_t)0x679834b6, (q31_t)0xb4d1b048, (q31_t)0x679483d6, (q31_t)0xb4cc9a90,
+  (q31_t)0x6790d2b6, (q31_t)0xb4c78507, (q31_t)0x678d2156, (q31_t)0xb4c26fad, (q31_t)0x67896fb6, (q31_t)0xb4bd5a80, (q31_t)0x6785bdd6, (q31_t)0xb4b84582,
+  (q31_t)0x67820bb7, (q31_t)0xb4b330b3, (q31_t)0x677e5957, (q31_t)0xb4ae1c12, (q31_t)0x677aa6b8, (q31_t)0xb4a9079f, (q31_t)0x6776f3d9, (q31_t)0xb4a3f35b,
+  (q31_t)0x677340ba, (q31_t)0xb49edf45, (q31_t)0x676f8d5b, (q31_t)0xb499cb5e, (q31_t)0x676bd9bd, (q31_t)0xb494b7a6, (q31_t)0x676825de, (q31_t)0xb48fa41c,
+  (q31_t)0x676471c0, (q31_t)0xb48a90c0, (q31_t)0x6760bd62, (q31_t)0xb4857d93, (q31_t)0x675d08c4, (q31_t)0xb4806a95, (q31_t)0x675953e7, (q31_t)0xb47b57c5,
+  (q31_t)0x67559eca, (q31_t)0xb4764523, (q31_t)0x6751e96d, (q31_t)0xb47132b1, (q31_t)0x674e33d0, (q31_t)0xb46c206d, (q31_t)0x674a7df4, (q31_t)0xb4670e57,
+  (q31_t)0x6746c7d8, (q31_t)0xb461fc70, (q31_t)0x6743117c, (q31_t)0xb45ceab8, (q31_t)0x673f5ae0, (q31_t)0xb457d92f, (q31_t)0x673ba405, (q31_t)0xb452c7d4,
+  (q31_t)0x6737ecea, (q31_t)0xb44db6a8, (q31_t)0x67343590, (q31_t)0xb448a5aa, (q31_t)0x67307df5, (q31_t)0xb44394db, (q31_t)0x672cc61c, (q31_t)0xb43e843b,
+  (q31_t)0x67290e02, (q31_t)0xb43973ca, (q31_t)0x672555a9, (q31_t)0xb4346387, (q31_t)0x67219d10, (q31_t)0xb42f5373, (q31_t)0x671de438, (q31_t)0xb42a438e,
+  (q31_t)0x671a2b20, (q31_t)0xb42533d8, (q31_t)0x671671c8, (q31_t)0xb4202451, (q31_t)0x6712b831, (q31_t)0xb41b14f8, (q31_t)0x670efe5a, (q31_t)0xb41605ce,
+  (q31_t)0x670b4444, (q31_t)0xb410f6d3, (q31_t)0x670789ee, (q31_t)0xb40be807, (q31_t)0x6703cf58, (q31_t)0xb406d969, (q31_t)0x67001483, (q31_t)0xb401cafb,
+  (q31_t)0x66fc596f, (q31_t)0xb3fcbcbb, (q31_t)0x66f89e1b, (q31_t)0xb3f7aeaa, (q31_t)0x66f4e287, (q31_t)0xb3f2a0c9, (q31_t)0x66f126b4, (q31_t)0xb3ed9316,
+  (q31_t)0x66ed6aa1, (q31_t)0xb3e88592, (q31_t)0x66e9ae4f, (q31_t)0xb3e3783d, (q31_t)0x66e5f1be, (q31_t)0xb3de6b17, (q31_t)0x66e234ed, (q31_t)0xb3d95e1f,
+  (q31_t)0x66de77dc, (q31_t)0xb3d45157, (q31_t)0x66daba8c, (q31_t)0xb3cf44be, (q31_t)0x66d6fcfd, (q31_t)0xb3ca3854, (q31_t)0x66d33f2e, (q31_t)0xb3c52c19,
+  (q31_t)0x66cf8120, (q31_t)0xb3c0200c, (q31_t)0x66cbc2d2, (q31_t)0xb3bb142f, (q31_t)0x66c80445, (q31_t)0xb3b60881, (q31_t)0x66c44579, (q31_t)0xb3b0fd02,
+  (q31_t)0x66c0866d, (q31_t)0xb3abf1b2, (q31_t)0x66bcc721, (q31_t)0xb3a6e691, (q31_t)0x66b90797, (q31_t)0xb3a1dba0, (q31_t)0x66b547cd, (q31_t)0xb39cd0dd,
+  (q31_t)0x66b187c3, (q31_t)0xb397c649, (q31_t)0x66adc77b, (q31_t)0xb392bbe5, (q31_t)0x66aa06f3, (q31_t)0xb38db1b0, (q31_t)0x66a6462b, (q31_t)0xb388a7aa,
+  (q31_t)0x66a28524, (q31_t)0xb3839dd3, (q31_t)0x669ec3de, (q31_t)0xb37e942b, (q31_t)0x669b0259, (q31_t)0xb3798ab2, (q31_t)0x66974095, (q31_t)0xb3748169,
+  (q31_t)0x66937e91, (q31_t)0xb36f784f, (q31_t)0x668fbc4e, (q31_t)0xb36a6f64, (q31_t)0x668bf9cb, (q31_t)0xb36566a8, (q31_t)0x66883709, (q31_t)0xb3605e1c,
+  (q31_t)0x66847408, (q31_t)0xb35b55bf, (q31_t)0x6680b0c8, (q31_t)0xb3564d91, (q31_t)0x667ced49, (q31_t)0xb3514592, (q31_t)0x6679298a, (q31_t)0xb34c3dc3,
+  (q31_t)0x6675658c, (q31_t)0xb3473623, (q31_t)0x6671a14f, (q31_t)0xb3422eb2, (q31_t)0x666ddcd3, (q31_t)0xb33d2771, (q31_t)0x666a1818, (q31_t)0xb338205f,
+  (q31_t)0x6666531d, (q31_t)0xb333197c, (q31_t)0x66628de4, (q31_t)0xb32e12c9, (q31_t)0x665ec86b, (q31_t)0xb3290c45, (q31_t)0x665b02b3, (q31_t)0xb32405f1,
+  (q31_t)0x66573cbb, (q31_t)0xb31effcc, (q31_t)0x66537685, (q31_t)0xb319f9d6, (q31_t)0x664fb010, (q31_t)0xb314f410, (q31_t)0x664be95b, (q31_t)0xb30fee79,
+  (q31_t)0x66482267, (q31_t)0xb30ae912, (q31_t)0x66445b35, (q31_t)0xb305e3da, (q31_t)0x664093c3, (q31_t)0xb300ded2, (q31_t)0x663ccc12, (q31_t)0xb2fbd9f9,
+  (q31_t)0x66390422, (q31_t)0xb2f6d550, (q31_t)0x66353bf3, (q31_t)0xb2f1d0d6, (q31_t)0x66317385, (q31_t)0xb2eccc8c, (q31_t)0x662daad8, (q31_t)0xb2e7c871,
+  (q31_t)0x6629e1ec, (q31_t)0xb2e2c486, (q31_t)0x662618c1, (q31_t)0xb2ddc0ca, (q31_t)0x66224f56, (q31_t)0xb2d8bd3e, (q31_t)0x661e85ad, (q31_t)0xb2d3b9e2,
+  (q31_t)0x661abbc5, (q31_t)0xb2ceb6b5, (q31_t)0x6616f19e, (q31_t)0xb2c9b3b8, (q31_t)0x66132738, (q31_t)0xb2c4b0ea, (q31_t)0x660f5c93, (q31_t)0xb2bfae4c,
+  (q31_t)0x660b91af, (q31_t)0xb2baabde, (q31_t)0x6607c68c, (q31_t)0xb2b5a99f, (q31_t)0x6603fb2a, (q31_t)0xb2b0a790, (q31_t)0x66002f89, (q31_t)0xb2aba5b1,
+  (q31_t)0x65fc63a9, (q31_t)0xb2a6a402, (q31_t)0x65f8978b, (q31_t)0xb2a1a282, (q31_t)0x65f4cb2d, (q31_t)0xb29ca132, (q31_t)0x65f0fe91, (q31_t)0xb297a011,
+  (q31_t)0x65ed31b5, (q31_t)0xb2929f21, (q31_t)0x65e9649b, (q31_t)0xb28d9e60, (q31_t)0x65e59742, (q31_t)0xb2889dcf, (q31_t)0x65e1c9aa, (q31_t)0xb2839d6d,
+  (q31_t)0x65ddfbd3, (q31_t)0xb27e9d3c, (q31_t)0x65da2dbd, (q31_t)0xb2799d3a, (q31_t)0x65d65f69, (q31_t)0xb2749d68, (q31_t)0x65d290d6, (q31_t)0xb26f9dc6,
+  (q31_t)0x65cec204, (q31_t)0xb26a9e54, (q31_t)0x65caf2f3, (q31_t)0xb2659f12, (q31_t)0x65c723a3, (q31_t)0xb2609fff, (q31_t)0x65c35415, (q31_t)0xb25ba11d,
+  (q31_t)0x65bf8447, (q31_t)0xb256a26a, (q31_t)0x65bbb43b, (q31_t)0xb251a3e7, (q31_t)0x65b7e3f1, (q31_t)0xb24ca594, (q31_t)0x65b41367, (q31_t)0xb247a771,
+  (q31_t)0x65b0429f, (q31_t)0xb242a97e, (q31_t)0x65ac7198, (q31_t)0xb23dabbb, (q31_t)0x65a8a052, (q31_t)0xb238ae28, (q31_t)0x65a4cece, (q31_t)0xb233b0c5,
+  (q31_t)0x65a0fd0b, (q31_t)0xb22eb392, (q31_t)0x659d2b09, (q31_t)0xb229b68f, (q31_t)0x659958c9, (q31_t)0xb224b9bc, (q31_t)0x6595864a, (q31_t)0xb21fbd19,
+  (q31_t)0x6591b38c, (q31_t)0xb21ac0a6, (q31_t)0x658de08f, (q31_t)0xb215c463, (q31_t)0x658a0d54, (q31_t)0xb210c850, (q31_t)0x658639db, (q31_t)0xb20bcc6d,
+  (q31_t)0x65826622, (q31_t)0xb206d0ba, (q31_t)0x657e922b, (q31_t)0xb201d537, (q31_t)0x657abdf6, (q31_t)0xb1fcd9e5, (q31_t)0x6576e982, (q31_t)0xb1f7dec2,
+  (q31_t)0x657314cf, (q31_t)0xb1f2e3d0, (q31_t)0x656f3fde, (q31_t)0xb1ede90e, (q31_t)0x656b6aae, (q31_t)0xb1e8ee7c, (q31_t)0x6567953f, (q31_t)0xb1e3f41a,
+  (q31_t)0x6563bf92, (q31_t)0xb1def9e9, (q31_t)0x655fe9a7, (q31_t)0xb1d9ffe7, (q31_t)0x655c137d, (q31_t)0xb1d50616, (q31_t)0x65583d14, (q31_t)0xb1d00c75,
+  (q31_t)0x6554666d, (q31_t)0xb1cb1304, (q31_t)0x65508f87, (q31_t)0xb1c619c3, (q31_t)0x654cb863, (q31_t)0xb1c120b3, (q31_t)0x6548e101, (q31_t)0xb1bc27d3,
+  (q31_t)0x6545095f, (q31_t)0xb1b72f23, (q31_t)0x65413180, (q31_t)0xb1b236a4, (q31_t)0x653d5962, (q31_t)0xb1ad3e55, (q31_t)0x65398105, (q31_t)0xb1a84636,
+  (q31_t)0x6535a86b, (q31_t)0xb1a34e47, (q31_t)0x6531cf91, (q31_t)0xb19e5689, (q31_t)0x652df679, (q31_t)0xb1995efb, (q31_t)0x652a1d23, (q31_t)0xb194679e,
+  (q31_t)0x6526438f, (q31_t)0xb18f7071, (q31_t)0x652269bc, (q31_t)0xb18a7974, (q31_t)0x651e8faa, (q31_t)0xb18582a8, (q31_t)0x651ab55b, (q31_t)0xb1808c0c,
+  (q31_t)0x6516dacd, (q31_t)0xb17b95a0, (q31_t)0x65130000, (q31_t)0xb1769f65, (q31_t)0x650f24f5, (q31_t)0xb171a95b, (q31_t)0x650b49ac, (q31_t)0xb16cb380,
+  (q31_t)0x65076e25, (q31_t)0xb167bdd7, (q31_t)0x6503925f, (q31_t)0xb162c85d, (q31_t)0x64ffb65b, (q31_t)0xb15dd315, (q31_t)0x64fbda18, (q31_t)0xb158ddfd,
+  (q31_t)0x64f7fd98, (q31_t)0xb153e915, (q31_t)0x64f420d9, (q31_t)0xb14ef45e, (q31_t)0x64f043dc, (q31_t)0xb149ffd7, (q31_t)0x64ec66a0, (q31_t)0xb1450b81,
+  (q31_t)0x64e88926, (q31_t)0xb140175b, (q31_t)0x64e4ab6e, (q31_t)0xb13b2367, (q31_t)0x64e0cd78, (q31_t)0xb1362fa2, (q31_t)0x64dcef44, (q31_t)0xb1313c0e,
+  (q31_t)0x64d910d1, (q31_t)0xb12c48ab, (q31_t)0x64d53220, (q31_t)0xb1275579, (q31_t)0x64d15331, (q31_t)0xb1226277, (q31_t)0x64cd7404, (q31_t)0xb11d6fa6,
+  (q31_t)0x64c99498, (q31_t)0xb1187d05, (q31_t)0x64c5b4ef, (q31_t)0xb1138a95, (q31_t)0x64c1d507, (q31_t)0xb10e9856, (q31_t)0x64bdf4e1, (q31_t)0xb109a648,
+  (q31_t)0x64ba147d, (q31_t)0xb104b46a, (q31_t)0x64b633da, (q31_t)0xb0ffc2bd, (q31_t)0x64b252fa, (q31_t)0xb0fad140, (q31_t)0x64ae71dc, (q31_t)0xb0f5dff5,
+  (q31_t)0x64aa907f, (q31_t)0xb0f0eeda, (q31_t)0x64a6aee4, (q31_t)0xb0ebfdf0, (q31_t)0x64a2cd0c, (q31_t)0xb0e70d37, (q31_t)0x649eeaf5, (q31_t)0xb0e21cae,
+  (q31_t)0x649b08a0, (q31_t)0xb0dd2c56, (q31_t)0x6497260d, (q31_t)0xb0d83c2f, (q31_t)0x6493433c, (q31_t)0xb0d34c39, (q31_t)0x648f602d, (q31_t)0xb0ce5c74,
+  (q31_t)0x648b7ce0, (q31_t)0xb0c96ce0, (q31_t)0x64879955, (q31_t)0xb0c47d7c, (q31_t)0x6483b58c, (q31_t)0xb0bf8e4a, (q31_t)0x647fd185, (q31_t)0xb0ba9f48,
+  (q31_t)0x647bed3f, (q31_t)0xb0b5b077, (q31_t)0x647808bc, (q31_t)0xb0b0c1d7, (q31_t)0x647423fb, (q31_t)0xb0abd368, (q31_t)0x64703efc, (q31_t)0xb0a6e52a,
+  (q31_t)0x646c59bf, (q31_t)0xb0a1f71d, (q31_t)0x64687444, (q31_t)0xb09d0941, (q31_t)0x64648e8c, (q31_t)0xb0981b96, (q31_t)0x6460a895, (q31_t)0xb0932e1b,
+  (q31_t)0x645cc260, (q31_t)0xb08e40d2, (q31_t)0x6458dbed, (q31_t)0xb08953ba, (q31_t)0x6454f53d, (q31_t)0xb08466d3, (q31_t)0x64510e4e, (q31_t)0xb07f7a1c,
+  (q31_t)0x644d2722, (q31_t)0xb07a8d97, (q31_t)0x64493fb8, (q31_t)0xb075a143, (q31_t)0x64455810, (q31_t)0xb070b520, (q31_t)0x6441702a, (q31_t)0xb06bc92e,
+  (q31_t)0x643d8806, (q31_t)0xb066dd6d, (q31_t)0x64399fa5, (q31_t)0xb061f1de, (q31_t)0x6435b706, (q31_t)0xb05d067f, (q31_t)0x6431ce28, (q31_t)0xb0581b51,
+  (q31_t)0x642de50d, (q31_t)0xb0533055, (q31_t)0x6429fbb5, (q31_t)0xb04e458a, (q31_t)0x6426121e, (q31_t)0xb0495af0, (q31_t)0x6422284a, (q31_t)0xb0447087,
+  (q31_t)0x641e3e38, (q31_t)0xb03f864f, (q31_t)0x641a53e8, (q31_t)0xb03a9c49, (q31_t)0x6416695a, (q31_t)0xb035b273, (q31_t)0x64127e8f, (q31_t)0xb030c8cf,
+  (q31_t)0x640e9386, (q31_t)0xb02bdf5c, (q31_t)0x640aa83f, (q31_t)0xb026f61b, (q31_t)0x6406bcba, (q31_t)0xb0220d0a, (q31_t)0x6402d0f8, (q31_t)0xb01d242b,
+  (q31_t)0x63fee4f8, (q31_t)0xb0183b7d, (q31_t)0x63faf8bb, (q31_t)0xb0135301, (q31_t)0x63f70c3f, (q31_t)0xb00e6ab5, (q31_t)0x63f31f86, (q31_t)0xb009829c,
+  (q31_t)0x63ef3290, (q31_t)0xb0049ab3, (q31_t)0x63eb455c, (q31_t)0xafffb2fc, (q31_t)0x63e757ea, (q31_t)0xaffacb76, (q31_t)0x63e36a3a, (q31_t)0xaff5e421,
+  (q31_t)0x63df7c4d, (q31_t)0xaff0fcfe, (q31_t)0x63db8e22, (q31_t)0xafec160c, (q31_t)0x63d79fba, (q31_t)0xafe72f4c, (q31_t)0x63d3b114, (q31_t)0xafe248bd,
+  (q31_t)0x63cfc231, (q31_t)0xafdd625f, (q31_t)0x63cbd310, (q31_t)0xafd87c33, (q31_t)0x63c7e3b1, (q31_t)0xafd39638, (q31_t)0x63c3f415, (q31_t)0xafceb06f,
+  (q31_t)0x63c0043b, (q31_t)0xafc9cad7, (q31_t)0x63bc1424, (q31_t)0xafc4e571, (q31_t)0x63b823cf, (q31_t)0xafc0003c, (q31_t)0x63b4333d, (q31_t)0xafbb1b39,
+  (q31_t)0x63b0426d, (q31_t)0xafb63667, (q31_t)0x63ac5160, (q31_t)0xafb151c7, (q31_t)0x63a86015, (q31_t)0xafac6d58, (q31_t)0x63a46e8d, (q31_t)0xafa7891b,
+  (q31_t)0x63a07cc7, (q31_t)0xafa2a50f, (q31_t)0x639c8ac4, (q31_t)0xaf9dc135, (q31_t)0x63989884, (q31_t)0xaf98dd8d, (q31_t)0x6394a606, (q31_t)0xaf93fa16,
+  (q31_t)0x6390b34a, (q31_t)0xaf8f16d1, (q31_t)0x638cc051, (q31_t)0xaf8a33bd, (q31_t)0x6388cd1b, (q31_t)0xaf8550db, (q31_t)0x6384d9a7, (q31_t)0xaf806e2b,
+  (q31_t)0x6380e5f6, (q31_t)0xaf7b8bac, (q31_t)0x637cf208, (q31_t)0xaf76a95f, (q31_t)0x6378fddc, (q31_t)0xaf71c743, (q31_t)0x63750973, (q31_t)0xaf6ce55a,
+  (q31_t)0x637114cc, (q31_t)0xaf6803a2, (q31_t)0x636d1fe9, (q31_t)0xaf63221c, (q31_t)0x63692ac7, (q31_t)0xaf5e40c7, (q31_t)0x63653569, (q31_t)0xaf595fa4,
+  (q31_t)0x63613fcd, (q31_t)0xaf547eb3, (q31_t)0x635d49f4, (q31_t)0xaf4f9df4, (q31_t)0x635953dd, (q31_t)0xaf4abd66, (q31_t)0x63555d8a, (q31_t)0xaf45dd0b,
+  (q31_t)0x635166f9, (q31_t)0xaf40fce1, (q31_t)0x634d702b, (q31_t)0xaf3c1ce9, (q31_t)0x6349791f, (q31_t)0xaf373d22, (q31_t)0x634581d6, (q31_t)0xaf325d8e,
+  (q31_t)0x63418a50, (q31_t)0xaf2d7e2b, (q31_t)0x633d928d, (q31_t)0xaf289efa, (q31_t)0x63399a8d, (q31_t)0xaf23bffb, (q31_t)0x6335a24f, (q31_t)0xaf1ee12e,
+  (q31_t)0x6331a9d4, (q31_t)0xaf1a0293, (q31_t)0x632db11c, (q31_t)0xaf15242a, (q31_t)0x6329b827, (q31_t)0xaf1045f3, (q31_t)0x6325bef5, (q31_t)0xaf0b67ed,
+  (q31_t)0x6321c585, (q31_t)0xaf068a1a, (q31_t)0x631dcbd9, (q31_t)0xaf01ac78, (q31_t)0x6319d1ef, (q31_t)0xaefccf09, (q31_t)0x6315d7c8, (q31_t)0xaef7f1cb,
+  (q31_t)0x6311dd64, (q31_t)0xaef314c0, (q31_t)0x630de2c3, (q31_t)0xaeee37e6, (q31_t)0x6309e7e4, (q31_t)0xaee95b3f, (q31_t)0x6305ecc9, (q31_t)0xaee47ec9,
+  (q31_t)0x6301f171, (q31_t)0xaedfa285, (q31_t)0x62fdf5db, (q31_t)0xaedac674, (q31_t)0x62f9fa09, (q31_t)0xaed5ea95, (q31_t)0x62f5fdf9, (q31_t)0xaed10ee7,
+  (q31_t)0x62f201ac, (q31_t)0xaecc336c, (q31_t)0x62ee0523, (q31_t)0xaec75823, (q31_t)0x62ea085c, (q31_t)0xaec27d0c, (q31_t)0x62e60b58, (q31_t)0xaebda227,
+  (q31_t)0x62e20e17, (q31_t)0xaeb8c774, (q31_t)0x62de109a, (q31_t)0xaeb3ecf3, (q31_t)0x62da12df, (q31_t)0xaeaf12a4, (q31_t)0x62d614e7, (q31_t)0xaeaa3888,
+  (q31_t)0x62d216b3, (q31_t)0xaea55e9e, (q31_t)0x62ce1841, (q31_t)0xaea084e6, (q31_t)0x62ca1992, (q31_t)0xae9bab60, (q31_t)0x62c61aa7, (q31_t)0xae96d20c,
+  (q31_t)0x62c21b7e, (q31_t)0xae91f8eb, (q31_t)0x62be1c19, (q31_t)0xae8d1ffb, (q31_t)0x62ba1c77, (q31_t)0xae88473e, (q31_t)0x62b61c98, (q31_t)0xae836eb4,
+  (q31_t)0x62b21c7b, (q31_t)0xae7e965b, (q31_t)0x62ae1c23, (q31_t)0xae79be35, (q31_t)0x62aa1b8d, (q31_t)0xae74e641, (q31_t)0x62a61aba, (q31_t)0xae700e80,
+  (q31_t)0x62a219aa, (q31_t)0xae6b36f0, (q31_t)0x629e185e, (q31_t)0xae665f93, (q31_t)0x629a16d5, (q31_t)0xae618869, (q31_t)0x6296150f, (q31_t)0xae5cb171,
+  (q31_t)0x6292130c, (q31_t)0xae57daab, (q31_t)0x628e10cc, (q31_t)0xae530417, (q31_t)0x628a0e50, (q31_t)0xae4e2db6, (q31_t)0x62860b97, (q31_t)0xae495787,
+  (q31_t)0x628208a1, (q31_t)0xae44818b, (q31_t)0x627e056e, (q31_t)0xae3fabc1, (q31_t)0x627a01fe, (q31_t)0xae3ad629, (q31_t)0x6275fe52, (q31_t)0xae3600c4,
+  (q31_t)0x6271fa69, (q31_t)0xae312b92, (q31_t)0x626df643, (q31_t)0xae2c5691, (q31_t)0x6269f1e1, (q31_t)0xae2781c4, (q31_t)0x6265ed42, (q31_t)0xae22ad29,
+  (q31_t)0x6261e866, (q31_t)0xae1dd8c0, (q31_t)0x625de34e, (q31_t)0xae19048a, (q31_t)0x6259ddf8, (q31_t)0xae143086, (q31_t)0x6255d866, (q31_t)0xae0f5cb5,
+  (q31_t)0x6251d298, (q31_t)0xae0a8916, (q31_t)0x624dcc8d, (q31_t)0xae05b5aa, (q31_t)0x6249c645, (q31_t)0xae00e271, (q31_t)0x6245bfc0, (q31_t)0xadfc0f6a,
+  (q31_t)0x6241b8ff, (q31_t)0xadf73c96, (q31_t)0x623db202, (q31_t)0xadf269f4, (q31_t)0x6239aac7, (q31_t)0xaded9785, (q31_t)0x6235a351, (q31_t)0xade8c548,
+  (q31_t)0x62319b9d, (q31_t)0xade3f33e, (q31_t)0x622d93ad, (q31_t)0xaddf2167, (q31_t)0x62298b81, (q31_t)0xadda4fc3, (q31_t)0x62258317, (q31_t)0xadd57e51,
+  (q31_t)0x62217a72, (q31_t)0xadd0ad12, (q31_t)0x621d7190, (q31_t)0xadcbdc05, (q31_t)0x62196871, (q31_t)0xadc70b2c, (q31_t)0x62155f16, (q31_t)0xadc23a85,
+  (q31_t)0x6211557e, (q31_t)0xadbd6a10, (q31_t)0x620d4baa, (q31_t)0xadb899cf, (q31_t)0x62094199, (q31_t)0xadb3c9c0, (q31_t)0x6205374c, (q31_t)0xadaef9e4,
+  (q31_t)0x62012cc2, (q31_t)0xadaa2a3b, (q31_t)0x61fd21fc, (q31_t)0xada55ac4, (q31_t)0x61f916f9, (q31_t)0xada08b80, (q31_t)0x61f50bba, (q31_t)0xad9bbc70,
+  (q31_t)0x61f1003f, (q31_t)0xad96ed92, (q31_t)0x61ecf487, (q31_t)0xad921ee6, (q31_t)0x61e8e893, (q31_t)0xad8d506e, (q31_t)0x61e4dc62, (q31_t)0xad888229,
+  (q31_t)0x61e0cff5, (q31_t)0xad83b416, (q31_t)0x61dcc34c, (q31_t)0xad7ee636, (q31_t)0x61d8b666, (q31_t)0xad7a1889, (q31_t)0x61d4a944, (q31_t)0xad754b0f,
+  (q31_t)0x61d09be5, (q31_t)0xad707dc8, (q31_t)0x61cc8e4b, (q31_t)0xad6bb0b4, (q31_t)0x61c88074, (q31_t)0xad66e3d3, (q31_t)0x61c47260, (q31_t)0xad621725,
+  (q31_t)0x61c06410, (q31_t)0xad5d4aaa, (q31_t)0x61bc5584, (q31_t)0xad587e61, (q31_t)0x61b846bc, (q31_t)0xad53b24c, (q31_t)0x61b437b7, (q31_t)0xad4ee66a,
+  (q31_t)0x61b02876, (q31_t)0xad4a1aba, (q31_t)0x61ac18f9, (q31_t)0xad454f3e, (q31_t)0x61a80940, (q31_t)0xad4083f5, (q31_t)0x61a3f94a, (q31_t)0xad3bb8df,
+  (q31_t)0x619fe918, (q31_t)0xad36edfc, (q31_t)0x619bd8aa, (q31_t)0xad32234b, (q31_t)0x6197c800, (q31_t)0xad2d58ce, (q31_t)0x6193b719, (q31_t)0xad288e85,
+  (q31_t)0x618fa5f7, (q31_t)0xad23c46e, (q31_t)0x618b9498, (q31_t)0xad1efa8a, (q31_t)0x618782fd, (q31_t)0xad1a30d9, (q31_t)0x61837126, (q31_t)0xad15675c,
+  (q31_t)0x617f5f12, (q31_t)0xad109e12, (q31_t)0x617b4cc3, (q31_t)0xad0bd4fb, (q31_t)0x61773a37, (q31_t)0xad070c17, (q31_t)0x61732770, (q31_t)0xad024366,
+  (q31_t)0x616f146c, (q31_t)0xacfd7ae8, (q31_t)0x616b012c, (q31_t)0xacf8b29e, (q31_t)0x6166edb0, (q31_t)0xacf3ea87, (q31_t)0x6162d9f8, (q31_t)0xacef22a3,
+  (q31_t)0x615ec603, (q31_t)0xacea5af2, (q31_t)0x615ab1d3, (q31_t)0xace59375, (q31_t)0x61569d67, (q31_t)0xace0cc2b, (q31_t)0x615288be, (q31_t)0xacdc0514,
+  (q31_t)0x614e73da, (q31_t)0xacd73e30, (q31_t)0x614a5eba, (q31_t)0xacd27780, (q31_t)0x6146495d, (q31_t)0xaccdb103, (q31_t)0x614233c5, (q31_t)0xacc8eab9,
+  (q31_t)0x613e1df0, (q31_t)0xacc424a3, (q31_t)0x613a07e0, (q31_t)0xacbf5ec0, (q31_t)0x6135f193, (q31_t)0xacba9910, (q31_t)0x6131db0b, (q31_t)0xacb5d394,
+  (q31_t)0x612dc447, (q31_t)0xacb10e4b, (q31_t)0x6129ad46, (q31_t)0xacac4935, (q31_t)0x6125960a, (q31_t)0xaca78453, (q31_t)0x61217e92, (q31_t)0xaca2bfa4,
+  (q31_t)0x611d66de, (q31_t)0xac9dfb29, (q31_t)0x61194eee, (q31_t)0xac9936e1, (q31_t)0x611536c2, (q31_t)0xac9472cd, (q31_t)0x61111e5b, (q31_t)0xac8faeec,
+  (q31_t)0x610d05b7, (q31_t)0xac8aeb3e, (q31_t)0x6108ecd8, (q31_t)0xac8627c4, (q31_t)0x6104d3bc, (q31_t)0xac81647e, (q31_t)0x6100ba65, (q31_t)0xac7ca16b,
+  (q31_t)0x60fca0d2, (q31_t)0xac77de8b, (q31_t)0x60f88703, (q31_t)0xac731bdf, (q31_t)0x60f46cf9, (q31_t)0xac6e5967, (q31_t)0x60f052b2, (q31_t)0xac699722,
+  (q31_t)0x60ec3830, (q31_t)0xac64d510, (q31_t)0x60e81d72, (q31_t)0xac601333, (q31_t)0x60e40278, (q31_t)0xac5b5189, (q31_t)0x60dfe743, (q31_t)0xac569012,
+  (q31_t)0x60dbcbd1, (q31_t)0xac51cecf, (q31_t)0x60d7b024, (q31_t)0xac4d0dc0, (q31_t)0x60d3943b, (q31_t)0xac484ce4, (q31_t)0x60cf7817, (q31_t)0xac438c3c,
+  (q31_t)0x60cb5bb7, (q31_t)0xac3ecbc7, (q31_t)0x60c73f1b, (q31_t)0xac3a0b87, (q31_t)0x60c32243, (q31_t)0xac354b7a, (q31_t)0x60bf0530, (q31_t)0xac308ba0,
+  (q31_t)0x60bae7e1, (q31_t)0xac2bcbfa, (q31_t)0x60b6ca56, (q31_t)0xac270c88, (q31_t)0x60b2ac8f, (q31_t)0xac224d4a, (q31_t)0x60ae8e8d, (q31_t)0xac1d8e40,
+  (q31_t)0x60aa7050, (q31_t)0xac18cf69, (q31_t)0x60a651d7, (q31_t)0xac1410c6, (q31_t)0x60a23322, (q31_t)0xac0f5256, (q31_t)0x609e1431, (q31_t)0xac0a941b,
+  (q31_t)0x6099f505, (q31_t)0xac05d613, (q31_t)0x6095d59d, (q31_t)0xac01183f, (q31_t)0x6091b5fa, (q31_t)0xabfc5a9f, (q31_t)0x608d961b, (q31_t)0xabf79d33,
+  (q31_t)0x60897601, (q31_t)0xabf2dffb, (q31_t)0x608555ab, (q31_t)0xabee22f6, (q31_t)0x60813519, (q31_t)0xabe96625, (q31_t)0x607d144c, (q31_t)0xabe4a988,
+  (q31_t)0x6078f344, (q31_t)0xabdfed1f, (q31_t)0x6074d200, (q31_t)0xabdb30ea, (q31_t)0x6070b080, (q31_t)0xabd674e9, (q31_t)0x606c8ec5, (q31_t)0xabd1b91c,
+  (q31_t)0x60686ccf, (q31_t)0xabccfd83, (q31_t)0x60644a9d, (q31_t)0xabc8421d, (q31_t)0x6060282f, (q31_t)0xabc386ec, (q31_t)0x605c0587, (q31_t)0xabbecbee,
+  (q31_t)0x6057e2a2, (q31_t)0xabba1125, (q31_t)0x6053bf82, (q31_t)0xabb5568f, (q31_t)0x604f9c27, (q31_t)0xabb09c2e, (q31_t)0x604b7891, (q31_t)0xababe200,
+  (q31_t)0x604754bf, (q31_t)0xaba72807, (q31_t)0x604330b1, (q31_t)0xaba26e41, (q31_t)0x603f0c69, (q31_t)0xab9db4b0, (q31_t)0x603ae7e5, (q31_t)0xab98fb52,
+  (q31_t)0x6036c325, (q31_t)0xab944229, (q31_t)0x60329e2a, (q31_t)0xab8f8934, (q31_t)0x602e78f4, (q31_t)0xab8ad073, (q31_t)0x602a5383, (q31_t)0xab8617e6,
+  (q31_t)0x60262dd6, (q31_t)0xab815f8d, (q31_t)0x602207ee, (q31_t)0xab7ca768, (q31_t)0x601de1ca, (q31_t)0xab77ef77, (q31_t)0x6019bb6b, (q31_t)0xab7337bb,
+  (q31_t)0x601594d1, (q31_t)0xab6e8032, (q31_t)0x60116dfc, (q31_t)0xab69c8de, (q31_t)0x600d46ec, (q31_t)0xab6511be, (q31_t)0x60091fa0, (q31_t)0xab605ad2,
+  (q31_t)0x6004f819, (q31_t)0xab5ba41a, (q31_t)0x6000d057, (q31_t)0xab56ed97, (q31_t)0x5ffca859, (q31_t)0xab523748, (q31_t)0x5ff88021, (q31_t)0xab4d812d,
+  (q31_t)0x5ff457ad, (q31_t)0xab48cb46, (q31_t)0x5ff02efe, (q31_t)0xab441593, (q31_t)0x5fec0613, (q31_t)0xab3f6015, (q31_t)0x5fe7dcee, (q31_t)0xab3aaacb,
+  (q31_t)0x5fe3b38d, (q31_t)0xab35f5b5, (q31_t)0x5fdf89f2, (q31_t)0xab3140d4, (q31_t)0x5fdb601b, (q31_t)0xab2c8c27, (q31_t)0x5fd73609, (q31_t)0xab27d7ae,
+  (q31_t)0x5fd30bbc, (q31_t)0xab23236a, (q31_t)0x5fcee133, (q31_t)0xab1e6f5a, (q31_t)0x5fcab670, (q31_t)0xab19bb7e, (q31_t)0x5fc68b72, (q31_t)0xab1507d7,
+  (q31_t)0x5fc26038, (q31_t)0xab105464, (q31_t)0x5fbe34c4, (q31_t)0xab0ba125, (q31_t)0x5fba0914, (q31_t)0xab06ee1b, (q31_t)0x5fb5dd29, (q31_t)0xab023b46,
+  (q31_t)0x5fb1b104, (q31_t)0xaafd88a4, (q31_t)0x5fad84a3, (q31_t)0xaaf8d637, (q31_t)0x5fa95807, (q31_t)0xaaf423ff, (q31_t)0x5fa52b31, (q31_t)0xaaef71fb,
+  (q31_t)0x5fa0fe1f, (q31_t)0xaaeac02c, (q31_t)0x5f9cd0d2, (q31_t)0xaae60e91, (q31_t)0x5f98a34a, (q31_t)0xaae15d2a, (q31_t)0x5f947588, (q31_t)0xaadcabf8,
+  (q31_t)0x5f90478a, (q31_t)0xaad7fafb, (q31_t)0x5f8c1951, (q31_t)0xaad34a32, (q31_t)0x5f87eade, (q31_t)0xaace999d, (q31_t)0x5f83bc2f, (q31_t)0xaac9e93e,
+  (q31_t)0x5f7f8d46, (q31_t)0xaac53912, (q31_t)0x5f7b5e22, (q31_t)0xaac0891c, (q31_t)0x5f772ec2, (q31_t)0xaabbd959, (q31_t)0x5f72ff28, (q31_t)0xaab729cc,
+  (q31_t)0x5f6ecf53, (q31_t)0xaab27a73, (q31_t)0x5f6a9f44, (q31_t)0xaaadcb4f, (q31_t)0x5f666ef9, (q31_t)0xaaa91c5f, (q31_t)0x5f623e73, (q31_t)0xaaa46da4,
+  (q31_t)0x5f5e0db3, (q31_t)0xaa9fbf1e, (q31_t)0x5f59dcb8, (q31_t)0xaa9b10cc, (q31_t)0x5f55ab82, (q31_t)0xaa9662af, (q31_t)0x5f517a11, (q31_t)0xaa91b4c7,
+  (q31_t)0x5f4d4865, (q31_t)0xaa8d0713, (q31_t)0x5f49167f, (q31_t)0xaa885994, (q31_t)0x5f44e45e, (q31_t)0xaa83ac4a, (q31_t)0x5f40b202, (q31_t)0xaa7eff34,
+  (q31_t)0x5f3c7f6b, (q31_t)0xaa7a5253, (q31_t)0x5f384c9a, (q31_t)0xaa75a5a8, (q31_t)0x5f34198e, (q31_t)0xaa70f930, (q31_t)0x5f2fe647, (q31_t)0xaa6c4cee,
+  (q31_t)0x5f2bb2c5, (q31_t)0xaa67a0e0, (q31_t)0x5f277f09, (q31_t)0xaa62f507, (q31_t)0x5f234b12, (q31_t)0xaa5e4963, (q31_t)0x5f1f16e0, (q31_t)0xaa599df4,
+  (q31_t)0x5f1ae274, (q31_t)0xaa54f2ba, (q31_t)0x5f16adcc, (q31_t)0xaa5047b4, (q31_t)0x5f1278eb, (q31_t)0xaa4b9ce3, (q31_t)0x5f0e43ce, (q31_t)0xaa46f248,
+  (q31_t)0x5f0a0e77, (q31_t)0xaa4247e1, (q31_t)0x5f05d8e6, (q31_t)0xaa3d9daf, (q31_t)0x5f01a31a, (q31_t)0xaa38f3b1, (q31_t)0x5efd6d13, (q31_t)0xaa3449e9,
+  (q31_t)0x5ef936d1, (q31_t)0xaa2fa056, (q31_t)0x5ef50055, (q31_t)0xaa2af6f7, (q31_t)0x5ef0c99f, (q31_t)0xaa264dce, (q31_t)0x5eec92ae, (q31_t)0xaa21a4d9,
+  (q31_t)0x5ee85b82, (q31_t)0xaa1cfc1a, (q31_t)0x5ee4241c, (q31_t)0xaa18538f, (q31_t)0x5edfec7b, (q31_t)0xaa13ab3a, (q31_t)0x5edbb49f, (q31_t)0xaa0f0319,
+  (q31_t)0x5ed77c8a, (q31_t)0xaa0a5b2e, (q31_t)0x5ed34439, (q31_t)0xaa05b377, (q31_t)0x5ecf0baf, (q31_t)0xaa010bf6, (q31_t)0x5ecad2e9, (q31_t)0xa9fc64a9,
+  (q31_t)0x5ec699e9, (q31_t)0xa9f7bd92, (q31_t)0x5ec260af, (q31_t)0xa9f316b0, (q31_t)0x5ebe273b, (q31_t)0xa9ee7002, (q31_t)0x5eb9ed8b, (q31_t)0xa9e9c98a,
+  (q31_t)0x5eb5b3a2, (q31_t)0xa9e52347, (q31_t)0x5eb1797e, (q31_t)0xa9e07d39, (q31_t)0x5ead3f1f, (q31_t)0xa9dbd761, (q31_t)0x5ea90487, (q31_t)0xa9d731bd,
+  (q31_t)0x5ea4c9b3, (q31_t)0xa9d28c4e, (q31_t)0x5ea08ea6, (q31_t)0xa9cde715, (q31_t)0x5e9c535e, (q31_t)0xa9c94211, (q31_t)0x5e9817dc, (q31_t)0xa9c49d42,
+  (q31_t)0x5e93dc1f, (q31_t)0xa9bff8a8, (q31_t)0x5e8fa028, (q31_t)0xa9bb5444, (q31_t)0x5e8b63f7, (q31_t)0xa9b6b014, (q31_t)0x5e87278b, (q31_t)0xa9b20c1a,
+  (q31_t)0x5e82eae5, (q31_t)0xa9ad6855, (q31_t)0x5e7eae05, (q31_t)0xa9a8c4c5, (q31_t)0x5e7a70ea, (q31_t)0xa9a4216b, (q31_t)0x5e763395, (q31_t)0xa99f7e46,
+  (q31_t)0x5e71f606, (q31_t)0xa99adb56, (q31_t)0x5e6db83d, (q31_t)0xa996389b, (q31_t)0x5e697a39, (q31_t)0xa9919616, (q31_t)0x5e653bfc, (q31_t)0xa98cf3c6,
+  (q31_t)0x5e60fd84, (q31_t)0xa98851ac, (q31_t)0x5e5cbed1, (q31_t)0xa983afc6, (q31_t)0x5e587fe5, (q31_t)0xa97f0e16, (q31_t)0x5e5440be, (q31_t)0xa97a6c9c,
+  (q31_t)0x5e50015d, (q31_t)0xa975cb57, (q31_t)0x5e4bc1c2, (q31_t)0xa9712a47, (q31_t)0x5e4781ed, (q31_t)0xa96c896c, (q31_t)0x5e4341de, (q31_t)0xa967e8c7,
+  (q31_t)0x5e3f0194, (q31_t)0xa9634858, (q31_t)0x5e3ac110, (q31_t)0xa95ea81d, (q31_t)0x5e368053, (q31_t)0xa95a0819, (q31_t)0x5e323f5b, (q31_t)0xa9556849,
+  (q31_t)0x5e2dfe29, (q31_t)0xa950c8b0, (q31_t)0x5e29bcbd, (q31_t)0xa94c294b, (q31_t)0x5e257b17, (q31_t)0xa9478a1c, (q31_t)0x5e213936, (q31_t)0xa942eb23,
+  (q31_t)0x5e1cf71c, (q31_t)0xa93e4c5f, (q31_t)0x5e18b4c8, (q31_t)0xa939add1, (q31_t)0x5e147239, (q31_t)0xa9350f78, (q31_t)0x5e102f71, (q31_t)0xa9307155,
+  (q31_t)0x5e0bec6e, (q31_t)0xa92bd367, (q31_t)0x5e07a932, (q31_t)0xa92735af, (q31_t)0x5e0365bb, (q31_t)0xa922982c, (q31_t)0x5dff220b, (q31_t)0xa91dfadf,
+  (q31_t)0x5dfade20, (q31_t)0xa9195dc7, (q31_t)0x5df699fc, (q31_t)0xa914c0e6, (q31_t)0x5df2559e, (q31_t)0xa9102439, (q31_t)0x5dee1105, (q31_t)0xa90b87c3,
+  (q31_t)0x5de9cc33, (q31_t)0xa906eb82, (q31_t)0x5de58727, (q31_t)0xa9024f76, (q31_t)0x5de141e1, (q31_t)0xa8fdb3a1, (q31_t)0x5ddcfc61, (q31_t)0xa8f91801,
+  (q31_t)0x5dd8b6a7, (q31_t)0xa8f47c97, (q31_t)0x5dd470b3, (q31_t)0xa8efe162, (q31_t)0x5dd02a85, (q31_t)0xa8eb4663, (q31_t)0x5dcbe41d, (q31_t)0xa8e6ab9a,
+  (q31_t)0x5dc79d7c, (q31_t)0xa8e21106, (q31_t)0x5dc356a1, (q31_t)0xa8dd76a9, (q31_t)0x5dbf0f8c, (q31_t)0xa8d8dc81, (q31_t)0x5dbac83d, (q31_t)0xa8d4428f,
+  (q31_t)0x5db680b4, (q31_t)0xa8cfa8d2, (q31_t)0x5db238f1, (q31_t)0xa8cb0f4b, (q31_t)0x5dadf0f5, (q31_t)0xa8c675fb, (q31_t)0x5da9a8bf, (q31_t)0xa8c1dce0,
+  (q31_t)0x5da5604f, (q31_t)0xa8bd43fa, (q31_t)0x5da117a5, (q31_t)0xa8b8ab4b, (q31_t)0x5d9ccec2, (q31_t)0xa8b412d1, (q31_t)0x5d9885a5, (q31_t)0xa8af7a8e,
+  (q31_t)0x5d943c4e, (q31_t)0xa8aae280, (q31_t)0x5d8ff2bd, (q31_t)0xa8a64aa8, (q31_t)0x5d8ba8f3, (q31_t)0xa8a1b306, (q31_t)0x5d875eef, (q31_t)0xa89d1b99,
+  (q31_t)0x5d8314b1, (q31_t)0xa8988463, (q31_t)0x5d7eca39, (q31_t)0xa893ed63, (q31_t)0x5d7a7f88, (q31_t)0xa88f5698, (q31_t)0x5d76349d, (q31_t)0xa88ac004,
+  (q31_t)0x5d71e979, (q31_t)0xa88629a5, (q31_t)0x5d6d9e1b, (q31_t)0xa881937c, (q31_t)0x5d695283, (q31_t)0xa87cfd8a, (q31_t)0x5d6506b2, (q31_t)0xa87867cd,
+  (q31_t)0x5d60baa7, (q31_t)0xa873d246, (q31_t)0x5d5c6e62, (q31_t)0xa86f3cf6, (q31_t)0x5d5821e4, (q31_t)0xa86aa7db, (q31_t)0x5d53d52d, (q31_t)0xa86612f6,
+  (q31_t)0x5d4f883b, (q31_t)0xa8617e48, (q31_t)0x5d4b3b10, (q31_t)0xa85ce9cf, (q31_t)0x5d46edac, (q31_t)0xa858558d, (q31_t)0x5d42a00e, (q31_t)0xa853c180,
+  (q31_t)0x5d3e5237, (q31_t)0xa84f2daa, (q31_t)0x5d3a0426, (q31_t)0xa84a9a0a, (q31_t)0x5d35b5db, (q31_t)0xa84606a0, (q31_t)0x5d316757, (q31_t)0xa841736c,
+  (q31_t)0x5d2d189a, (q31_t)0xa83ce06e, (q31_t)0x5d28c9a3, (q31_t)0xa8384da6, (q31_t)0x5d247a72, (q31_t)0xa833bb14, (q31_t)0x5d202b09, (q31_t)0xa82f28b9,
+  (q31_t)0x5d1bdb65, (q31_t)0xa82a9693, (q31_t)0x5d178b89, (q31_t)0xa82604a4, (q31_t)0x5d133b72, (q31_t)0xa82172eb, (q31_t)0x5d0eeb23, (q31_t)0xa81ce169,
+  (q31_t)0x5d0a9a9a, (q31_t)0xa818501c, (q31_t)0x5d0649d7, (q31_t)0xa813bf06, (q31_t)0x5d01f8dc, (q31_t)0xa80f2e26, (q31_t)0x5cfda7a7, (q31_t)0xa80a9d7c,
+  (q31_t)0x5cf95638, (q31_t)0xa8060d08, (q31_t)0x5cf50490, (q31_t)0xa8017ccb, (q31_t)0x5cf0b2af, (q31_t)0xa7fcecc4, (q31_t)0x5cec6095, (q31_t)0xa7f85cf3,
+  (q31_t)0x5ce80e41, (q31_t)0xa7f3cd59, (q31_t)0x5ce3bbb4, (q31_t)0xa7ef3df5, (q31_t)0x5cdf68ed, (q31_t)0xa7eaaec7, (q31_t)0x5cdb15ed, (q31_t)0xa7e61fd0,
+  (q31_t)0x5cd6c2b5, (q31_t)0xa7e1910f, (q31_t)0x5cd26f42, (q31_t)0xa7dd0284, (q31_t)0x5cce1b97, (q31_t)0xa7d8742f, (q31_t)0x5cc9c7b2, (q31_t)0xa7d3e611,
+  (q31_t)0x5cc57394, (q31_t)0xa7cf582a, (q31_t)0x5cc11f3d, (q31_t)0xa7caca79, (q31_t)0x5cbccaac, (q31_t)0xa7c63cfe, (q31_t)0x5cb875e3, (q31_t)0xa7c1afb9,
+  (q31_t)0x5cb420e0, (q31_t)0xa7bd22ac, (q31_t)0x5cafcba4, (q31_t)0xa7b895d4, (q31_t)0x5cab762f, (q31_t)0xa7b40933, (q31_t)0x5ca72080, (q31_t)0xa7af7cc8,
+  (q31_t)0x5ca2ca99, (q31_t)0xa7aaf094, (q31_t)0x5c9e7478, (q31_t)0xa7a66497, (q31_t)0x5c9a1e1e, (q31_t)0xa7a1d8d0, (q31_t)0x5c95c78b, (q31_t)0xa79d4d3f,
+  (q31_t)0x5c9170bf, (q31_t)0xa798c1e5, (q31_t)0x5c8d19ba, (q31_t)0xa79436c1, (q31_t)0x5c88c27c, (q31_t)0xa78fabd4, (q31_t)0x5c846b05, (q31_t)0xa78b211e,
+  (q31_t)0x5c801354, (q31_t)0xa786969e, (q31_t)0x5c7bbb6b, (q31_t)0xa7820c55, (q31_t)0x5c776348, (q31_t)0xa77d8242, (q31_t)0x5c730aed, (q31_t)0xa778f866,
+  (q31_t)0x5c6eb258, (q31_t)0xa7746ec0, (q31_t)0x5c6a598b, (q31_t)0xa76fe551, (q31_t)0x5c660084, (q31_t)0xa76b5c19, (q31_t)0x5c61a745, (q31_t)0xa766d317,
+  (q31_t)0x5c5d4dcc, (q31_t)0xa7624a4d, (q31_t)0x5c58f41a, (q31_t)0xa75dc1b8, (q31_t)0x5c549a30, (q31_t)0xa759395b, (q31_t)0x5c50400d, (q31_t)0xa754b134,
+  (q31_t)0x5c4be5b0, (q31_t)0xa7502943, (q31_t)0x5c478b1b, (q31_t)0xa74ba18a, (q31_t)0x5c43304d, (q31_t)0xa7471a07, (q31_t)0x5c3ed545, (q31_t)0xa74292bb,
+  (q31_t)0x5c3a7a05, (q31_t)0xa73e0ba5, (q31_t)0x5c361e8c, (q31_t)0xa73984c7, (q31_t)0x5c31c2db, (q31_t)0xa734fe1f, (q31_t)0x5c2d66f0, (q31_t)0xa73077ae,
+  (q31_t)0x5c290acc, (q31_t)0xa72bf174, (q31_t)0x5c24ae70, (q31_t)0xa7276b70, (q31_t)0x5c2051db, (q31_t)0xa722e5a3, (q31_t)0x5c1bf50d, (q31_t)0xa71e600d,
+  (q31_t)0x5c179806, (q31_t)0xa719daae, (q31_t)0x5c133ac6, (q31_t)0xa7155586, (q31_t)0x5c0edd4e, (q31_t)0xa710d095, (q31_t)0x5c0a7f9c, (q31_t)0xa70c4bda,
+  (q31_t)0x5c0621b2, (q31_t)0xa707c757, (q31_t)0x5c01c38f, (q31_t)0xa703430a, (q31_t)0x5bfd6534, (q31_t)0xa6febef4, (q31_t)0x5bf906a0, (q31_t)0xa6fa3b15,
+  (q31_t)0x5bf4a7d2, (q31_t)0xa6f5b76d, (q31_t)0x5bf048cd, (q31_t)0xa6f133fc, (q31_t)0x5bebe98e, (q31_t)0xa6ecb0c2, (q31_t)0x5be78a17, (q31_t)0xa6e82dbe,
+  (q31_t)0x5be32a67, (q31_t)0xa6e3aaf2, (q31_t)0x5bdeca7f, (q31_t)0xa6df285d, (q31_t)0x5bda6a5d, (q31_t)0xa6daa5fe, (q31_t)0x5bd60a03, (q31_t)0xa6d623d7,
+  (q31_t)0x5bd1a971, (q31_t)0xa6d1a1e7, (q31_t)0x5bcd48a6, (q31_t)0xa6cd202d, (q31_t)0x5bc8e7a2, (q31_t)0xa6c89eab, (q31_t)0x5bc48666, (q31_t)0xa6c41d60,
+  (q31_t)0x5bc024f0, (q31_t)0xa6bf9c4b, (q31_t)0x5bbbc343, (q31_t)0xa6bb1b6e, (q31_t)0x5bb7615d, (q31_t)0xa6b69ac8, (q31_t)0x5bb2ff3e, (q31_t)0xa6b21a59,
+  (q31_t)0x5bae9ce7, (q31_t)0xa6ad9a21, (q31_t)0x5baa3a57, (q31_t)0xa6a91a20, (q31_t)0x5ba5d78e, (q31_t)0xa6a49a56, (q31_t)0x5ba1748d, (q31_t)0xa6a01ac4,
+  (q31_t)0x5b9d1154, (q31_t)0xa69b9b68, (q31_t)0x5b98ade2, (q31_t)0xa6971c44, (q31_t)0x5b944a37, (q31_t)0xa6929d57, (q31_t)0x5b8fe654, (q31_t)0xa68e1ea1,
+  (q31_t)0x5b8b8239, (q31_t)0xa689a022, (q31_t)0x5b871de5, (q31_t)0xa68521da, (q31_t)0x5b82b958, (q31_t)0xa680a3ca, (q31_t)0x5b7e5493, (q31_t)0xa67c25f0,
+  (q31_t)0x5b79ef96, (q31_t)0xa677a84e, (q31_t)0x5b758a60, (q31_t)0xa6732ae3, (q31_t)0x5b7124f2, (q31_t)0xa66eadb0, (q31_t)0x5b6cbf4c, (q31_t)0xa66a30b3,
+  (q31_t)0x5b68596d, (q31_t)0xa665b3ee, (q31_t)0x5b63f355, (q31_t)0xa6613760, (q31_t)0x5b5f8d06, (q31_t)0xa65cbb0a, (q31_t)0x5b5b267e, (q31_t)0xa6583eeb,
+  (q31_t)0x5b56bfbd, (q31_t)0xa653c303, (q31_t)0x5b5258c4, (q31_t)0xa64f4752, (q31_t)0x5b4df193, (q31_t)0xa64acbd9, (q31_t)0x5b498a2a, (q31_t)0xa6465097,
+  (q31_t)0x5b452288, (q31_t)0xa641d58c, (q31_t)0x5b40baae, (q31_t)0xa63d5ab9, (q31_t)0x5b3c529c, (q31_t)0xa638e01d, (q31_t)0x5b37ea51, (q31_t)0xa63465b9,
+  (q31_t)0x5b3381ce, (q31_t)0xa62feb8b, (q31_t)0x5b2f1913, (q31_t)0xa62b7196, (q31_t)0x5b2ab020, (q31_t)0xa626f7d7, (q31_t)0x5b2646f4, (q31_t)0xa6227e50,
+  (q31_t)0x5b21dd90, (q31_t)0xa61e0501, (q31_t)0x5b1d73f4, (q31_t)0xa6198be9, (q31_t)0x5b190a20, (q31_t)0xa6151308, (q31_t)0x5b14a014, (q31_t)0xa6109a5f,
+  (q31_t)0x5b1035cf, (q31_t)0xa60c21ee, (q31_t)0x5b0bcb52, (q31_t)0xa607a9b4, (q31_t)0x5b07609d, (q31_t)0xa60331b1, (q31_t)0x5b02f5b0, (q31_t)0xa5feb9e6,
+  (q31_t)0x5afe8a8b, (q31_t)0xa5fa4252, (q31_t)0x5afa1f2e, (q31_t)0xa5f5caf6, (q31_t)0x5af5b398, (q31_t)0xa5f153d2, (q31_t)0x5af147ca, (q31_t)0xa5ecdce5,
+  (q31_t)0x5aecdbc5, (q31_t)0xa5e8662f, (q31_t)0x5ae86f87, (q31_t)0xa5e3efb1, (q31_t)0x5ae40311, (q31_t)0xa5df796b, (q31_t)0x5adf9663, (q31_t)0xa5db035c,
+  (q31_t)0x5adb297d, (q31_t)0xa5d68d85, (q31_t)0x5ad6bc5f, (q31_t)0xa5d217e6, (q31_t)0x5ad24f09, (q31_t)0xa5cda27e, (q31_t)0x5acde17b, (q31_t)0xa5c92d4e,
+  (q31_t)0x5ac973b5, (q31_t)0xa5c4b855, (q31_t)0x5ac505b7, (q31_t)0xa5c04395, (q31_t)0x5ac09781, (q31_t)0xa5bbcf0b, (q31_t)0x5abc2912, (q31_t)0xa5b75aba,
+  (q31_t)0x5ab7ba6c, (q31_t)0xa5b2e6a0, (q31_t)0x5ab34b8e, (q31_t)0xa5ae72be, (q31_t)0x5aaedc78, (q31_t)0xa5a9ff14, (q31_t)0x5aaa6d2b, (q31_t)0xa5a58ba1,
+  (q31_t)0x5aa5fda5, (q31_t)0xa5a11866, (q31_t)0x5aa18de7, (q31_t)0xa59ca563, (q31_t)0x5a9d1df1, (q31_t)0xa5983297, (q31_t)0x5a98adc4, (q31_t)0xa593c004,
+  (q31_t)0x5a943d5e, (q31_t)0xa58f4da8, (q31_t)0x5a8fccc1, (q31_t)0xa58adb84, (q31_t)0x5a8b5bec, (q31_t)0xa5866997, (q31_t)0x5a86eadf, (q31_t)0xa581f7e3,
+  (q31_t)0x5a82799a, (q31_t)0xa57d8666, (q31_t)0x5a7e081d, (q31_t)0xa5791521, (q31_t)0x5a799669, (q31_t)0xa574a414, (q31_t)0x5a75247c, (q31_t)0xa570333f,
+  (q31_t)0x5a70b258, (q31_t)0xa56bc2a2, (q31_t)0x5a6c3ffc, (q31_t)0xa567523c, (q31_t)0x5a67cd69, (q31_t)0xa562e20f, (q31_t)0x5a635a9d, (q31_t)0xa55e7219,
+  (q31_t)0x5a5ee79a, (q31_t)0xa55a025b, (q31_t)0x5a5a745f, (q31_t)0xa55592d5, (q31_t)0x5a5600ec, (q31_t)0xa5512388, (q31_t)0x5a518d42, (q31_t)0xa54cb472,
+  (q31_t)0x5a4d1960, (q31_t)0xa5484594, (q31_t)0x5a48a546, (q31_t)0xa543d6ee, (q31_t)0x5a4430f5, (q31_t)0xa53f687f, (q31_t)0x5a3fbc6b, (q31_t)0xa53afa49,
+  (q31_t)0x5a3b47ab, (q31_t)0xa5368c4b, (q31_t)0x5a36d2b2, (q31_t)0xa5321e85, (q31_t)0x5a325d82, (q31_t)0xa52db0f7, (q31_t)0x5a2de81a, (q31_t)0xa52943a1,
+  (q31_t)0x5a29727b, (q31_t)0xa524d683, (q31_t)0x5a24fca4, (q31_t)0xa520699d, (q31_t)0x5a208695, (q31_t)0xa51bfcef, (q31_t)0x5a1c104f, (q31_t)0xa5179079,
+  (q31_t)0x5a1799d1, (q31_t)0xa513243b, (q31_t)0x5a13231b, (q31_t)0xa50eb836, (q31_t)0x5a0eac2e, (q31_t)0xa50a4c68, (q31_t)0x5a0a350a, (q31_t)0xa505e0d2,
+  (q31_t)0x5a05bdae, (q31_t)0xa5017575, (q31_t)0x5a01461a, (q31_t)0xa4fd0a50, (q31_t)0x59fcce4f, (q31_t)0xa4f89f63, (q31_t)0x59f8564c, (q31_t)0xa4f434ae,
+  (q31_t)0x59f3de12, (q31_t)0xa4efca31, (q31_t)0x59ef65a1, (q31_t)0xa4eb5fec, (q31_t)0x59eaecf8, (q31_t)0xa4e6f5e0, (q31_t)0x59e67417, (q31_t)0xa4e28c0c,
+  (q31_t)0x59e1faff, (q31_t)0xa4de2270, (q31_t)0x59dd81b0, (q31_t)0xa4d9b90c, (q31_t)0x59d90829, (q31_t)0xa4d54fe0, (q31_t)0x59d48e6a, (q31_t)0xa4d0e6ed,
+  (q31_t)0x59d01475, (q31_t)0xa4cc7e32, (q31_t)0x59cb9a47, (q31_t)0xa4c815af, (q31_t)0x59c71fe3, (q31_t)0xa4c3ad64, (q31_t)0x59c2a547, (q31_t)0xa4bf4552,
+  (q31_t)0x59be2a74, (q31_t)0xa4badd78, (q31_t)0x59b9af69, (q31_t)0xa4b675d6, (q31_t)0x59b53427, (q31_t)0xa4b20e6d, (q31_t)0x59b0b8ae, (q31_t)0xa4ada73c,
+  (q31_t)0x59ac3cfd, (q31_t)0xa4a94043, (q31_t)0x59a7c115, (q31_t)0xa4a4d982, (q31_t)0x59a344f6, (q31_t)0xa4a072fa, (q31_t)0x599ec8a0, (q31_t)0xa49c0cab,
+  (q31_t)0x599a4c12, (q31_t)0xa497a693, (q31_t)0x5995cf4d, (q31_t)0xa49340b4, (q31_t)0x59915250, (q31_t)0xa48edb0e, (q31_t)0x598cd51d, (q31_t)0xa48a75a0,
+  (q31_t)0x598857b2, (q31_t)0xa486106a, (q31_t)0x5983da10, (q31_t)0xa481ab6d, (q31_t)0x597f5c36, (q31_t)0xa47d46a8, (q31_t)0x597ade26, (q31_t)0xa478e21b,
+  (q31_t)0x59765fde, (q31_t)0xa4747dc7, (q31_t)0x5971e15f, (q31_t)0xa47019ac, (q31_t)0x596d62a9, (q31_t)0xa46bb5c9, (q31_t)0x5968e3bc, (q31_t)0xa467521e,
+  (q31_t)0x59646498, (q31_t)0xa462eeac, (q31_t)0x595fe53c, (q31_t)0xa45e8b73, (q31_t)0x595b65aa, (q31_t)0xa45a2872, (q31_t)0x5956e5e0, (q31_t)0xa455c5a9,
+  (q31_t)0x595265df, (q31_t)0xa4516319, (q31_t)0x594de5a7, (q31_t)0xa44d00c2, (q31_t)0x59496538, (q31_t)0xa4489ea3, (q31_t)0x5944e492, (q31_t)0xa4443cbd,
+  (q31_t)0x594063b5, (q31_t)0xa43fdb10, (q31_t)0x593be2a0, (q31_t)0xa43b799a, (q31_t)0x59376155, (q31_t)0xa437185e, (q31_t)0x5932dfd3, (q31_t)0xa432b75a,
+  (q31_t)0x592e5e19, (q31_t)0xa42e568f, (q31_t)0x5929dc29, (q31_t)0xa429f5fd, (q31_t)0x59255a02, (q31_t)0xa42595a3, (q31_t)0x5920d7a3, (q31_t)0xa4213581,
+  (q31_t)0x591c550e, (q31_t)0xa41cd599, (q31_t)0x5917d242, (q31_t)0xa41875e9, (q31_t)0x59134f3e, (q31_t)0xa4141672, (q31_t)0x590ecc04, (q31_t)0xa40fb733,
+  (q31_t)0x590a4893, (q31_t)0xa40b582e, (q31_t)0x5905c4eb, (q31_t)0xa406f960, (q31_t)0x5901410c, (q31_t)0xa4029acc, (q31_t)0x58fcbcf6, (q31_t)0xa3fe3c71,
+  (q31_t)0x58f838a9, (q31_t)0xa3f9de4e, (q31_t)0x58f3b426, (q31_t)0xa3f58064, (q31_t)0x58ef2f6b, (q31_t)0xa3f122b2, (q31_t)0x58eaaa7a, (q31_t)0xa3ecc53a,
+  (q31_t)0x58e62552, (q31_t)0xa3e867fa, (q31_t)0x58e19ff3, (q31_t)0xa3e40af3, (q31_t)0x58dd1a5d, (q31_t)0xa3dfae25, (q31_t)0x58d89490, (q31_t)0xa3db5190,
+  (q31_t)0x58d40e8c, (q31_t)0xa3d6f534, (q31_t)0x58cf8852, (q31_t)0xa3d29910, (q31_t)0x58cb01e1, (q31_t)0xa3ce3d25, (q31_t)0x58c67b39, (q31_t)0xa3c9e174,
+  (q31_t)0x58c1f45b, (q31_t)0xa3c585fb, (q31_t)0x58bd6d45, (q31_t)0xa3c12abb, (q31_t)0x58b8e5f9, (q31_t)0xa3bccfb3, (q31_t)0x58b45e76, (q31_t)0xa3b874e5,
+  (q31_t)0x58afd6bd, (q31_t)0xa3b41a50, (q31_t)0x58ab4ecc, (q31_t)0xa3afbff3, (q31_t)0x58a6c6a5, (q31_t)0xa3ab65d0, (q31_t)0x58a23e48, (q31_t)0xa3a70be6,
+  (q31_t)0x589db5b3, (q31_t)0xa3a2b234, (q31_t)0x58992ce9, (q31_t)0xa39e58bb, (q31_t)0x5894a3e7, (q31_t)0xa399ff7c, (q31_t)0x58901aaf, (q31_t)0xa395a675,
+  (q31_t)0x588b9140, (q31_t)0xa3914da8, (q31_t)0x5887079a, (q31_t)0xa38cf513, (q31_t)0x58827dbe, (q31_t)0xa3889cb8, (q31_t)0x587df3ab, (q31_t)0xa3844495,
+  (q31_t)0x58796962, (q31_t)0xa37fecac, (q31_t)0x5874dee2, (q31_t)0xa37b94fb, (q31_t)0x5870542c, (q31_t)0xa3773d84, (q31_t)0x586bc93f, (q31_t)0xa372e646,
+  (q31_t)0x58673e1b, (q31_t)0xa36e8f41, (q31_t)0x5862b2c1, (q31_t)0xa36a3875, (q31_t)0x585e2730, (q31_t)0xa365e1e2, (q31_t)0x58599b69, (q31_t)0xa3618b88,
+  (q31_t)0x58550f6c, (q31_t)0xa35d3567, (q31_t)0x58508338, (q31_t)0xa358df80, (q31_t)0x584bf6cd, (q31_t)0xa35489d1, (q31_t)0x58476a2c, (q31_t)0xa350345c,
+  (q31_t)0x5842dd54, (q31_t)0xa34bdf20, (q31_t)0x583e5047, (q31_t)0xa3478a1d, (q31_t)0x5839c302, (q31_t)0xa3433554, (q31_t)0x58353587, (q31_t)0xa33ee0c3,
+  (q31_t)0x5830a7d6, (q31_t)0xa33a8c6c, (q31_t)0x582c19ef, (q31_t)0xa336384e, (q31_t)0x58278bd1, (q31_t)0xa331e469, (q31_t)0x5822fd7c, (q31_t)0xa32d90be,
+  (q31_t)0x581e6ef1, (q31_t)0xa3293d4b, (q31_t)0x5819e030, (q31_t)0xa324ea13, (q31_t)0x58155139, (q31_t)0xa3209713, (q31_t)0x5810c20b, (q31_t)0xa31c444c,
+  (q31_t)0x580c32a7, (q31_t)0xa317f1bf, (q31_t)0x5807a30d, (q31_t)0xa3139f6b, (q31_t)0x5803133c, (q31_t)0xa30f4d51, (q31_t)0x57fe8335, (q31_t)0xa30afb70,
+  (q31_t)0x57f9f2f8, (q31_t)0xa306a9c8, (q31_t)0x57f56284, (q31_t)0xa3025859, (q31_t)0x57f0d1da, (q31_t)0xa2fe0724, (q31_t)0x57ec40fa, (q31_t)0xa2f9b629,
+  (q31_t)0x57e7afe4, (q31_t)0xa2f56566, (q31_t)0x57e31e97, (q31_t)0xa2f114dd, (q31_t)0x57de8d15, (q31_t)0xa2ecc48e, (q31_t)0x57d9fb5c, (q31_t)0xa2e87477,
+  (q31_t)0x57d5696d, (q31_t)0xa2e4249b, (q31_t)0x57d0d747, (q31_t)0xa2dfd4f7, (q31_t)0x57cc44ec, (q31_t)0xa2db858e, (q31_t)0x57c7b25a, (q31_t)0xa2d7365d,
+  (q31_t)0x57c31f92, (q31_t)0xa2d2e766, (q31_t)0x57be8c94, (q31_t)0xa2ce98a9, (q31_t)0x57b9f960, (q31_t)0xa2ca4a25, (q31_t)0x57b565f6, (q31_t)0xa2c5fbda,
+  (q31_t)0x57b0d256, (q31_t)0xa2c1adc9, (q31_t)0x57ac3e80, (q31_t)0xa2bd5ff2, (q31_t)0x57a7aa73, (q31_t)0xa2b91254, (q31_t)0x57a31631, (q31_t)0xa2b4c4f0,
+  (q31_t)0x579e81b8, (q31_t)0xa2b077c5, (q31_t)0x5799ed0a, (q31_t)0xa2ac2ad3, (q31_t)0x57955825, (q31_t)0xa2a7de1c, (q31_t)0x5790c30a, (q31_t)0xa2a3919e,
+  (q31_t)0x578c2dba, (q31_t)0xa29f4559, (q31_t)0x57879833, (q31_t)0xa29af94e, (q31_t)0x57830276, (q31_t)0xa296ad7d, (q31_t)0x577e6c84, (q31_t)0xa29261e5,
+  (q31_t)0x5779d65b, (q31_t)0xa28e1687, (q31_t)0x57753ffc, (q31_t)0xa289cb63, (q31_t)0x5770a968, (q31_t)0xa2858078, (q31_t)0x576c129d, (q31_t)0xa28135c7,
+  (q31_t)0x57677b9d, (q31_t)0xa27ceb4f, (q31_t)0x5762e467, (q31_t)0xa278a111, (q31_t)0x575e4cfa, (q31_t)0xa274570d, (q31_t)0x5759b558, (q31_t)0xa2700d43,
+  (q31_t)0x57551d80, (q31_t)0xa26bc3b2, (q31_t)0x57508572, (q31_t)0xa2677a5b, (q31_t)0x574bed2f, (q31_t)0xa263313e, (q31_t)0x574754b5, (q31_t)0xa25ee85b,
+  (q31_t)0x5742bc06, (q31_t)0xa25a9fb1, (q31_t)0x573e2320, (q31_t)0xa2565741, (q31_t)0x57398a05, (q31_t)0xa2520f0b, (q31_t)0x5734f0b5, (q31_t)0xa24dc70f,
+  (q31_t)0x5730572e, (q31_t)0xa2497f4c, (q31_t)0x572bbd71, (q31_t)0xa24537c3, (q31_t)0x5727237f, (q31_t)0xa240f074, (q31_t)0x57228957, (q31_t)0xa23ca95f,
+  (q31_t)0x571deefa, (q31_t)0xa2386284, (q31_t)0x57195466, (q31_t)0xa2341be3, (q31_t)0x5714b99d, (q31_t)0xa22fd57b, (q31_t)0x57101e9e, (q31_t)0xa22b8f4d,
+  (q31_t)0x570b8369, (q31_t)0xa2274959, (q31_t)0x5706e7ff, (q31_t)0xa223039f, (q31_t)0x57024c5f, (q31_t)0xa21ebe1f, (q31_t)0x56fdb08a, (q31_t)0xa21a78d9,
+  (q31_t)0x56f9147e, (q31_t)0xa21633cd, (q31_t)0x56f4783d, (q31_t)0xa211eefb, (q31_t)0x56efdbc7, (q31_t)0xa20daa62, (q31_t)0x56eb3f1a, (q31_t)0xa2096604,
+  (q31_t)0x56e6a239, (q31_t)0xa20521e0, (q31_t)0x56e20521, (q31_t)0xa200ddf5, (q31_t)0x56dd67d4, (q31_t)0xa1fc9a45, (q31_t)0x56d8ca51, (q31_t)0xa1f856ce,
+  (q31_t)0x56d42c99, (q31_t)0xa1f41392, (q31_t)0x56cf8eab, (q31_t)0xa1efd08f, (q31_t)0x56caf088, (q31_t)0xa1eb8dc7, (q31_t)0x56c6522f, (q31_t)0xa1e74b38,
+  (q31_t)0x56c1b3a1, (q31_t)0xa1e308e4, (q31_t)0x56bd14dd, (q31_t)0xa1dec6ca, (q31_t)0x56b875e4, (q31_t)0xa1da84e9, (q31_t)0x56b3d6b5, (q31_t)0xa1d64343,
+  (q31_t)0x56af3750, (q31_t)0xa1d201d7, (q31_t)0x56aa97b7, (q31_t)0xa1cdc0a5, (q31_t)0x56a5f7e7, (q31_t)0xa1c97fad, (q31_t)0x56a157e3, (q31_t)0xa1c53ef0,
+  (q31_t)0x569cb7a8, (q31_t)0xa1c0fe6c, (q31_t)0x56981739, (q31_t)0xa1bcbe22, (q31_t)0x56937694, (q31_t)0xa1b87e13, (q31_t)0x568ed5b9, (q31_t)0xa1b43e3e,
+  (q31_t)0x568a34a9, (q31_t)0xa1affea3, (q31_t)0x56859364, (q31_t)0xa1abbf42, (q31_t)0x5680f1ea, (q31_t)0xa1a7801b, (q31_t)0x567c503a, (q31_t)0xa1a3412f,
+  (q31_t)0x5677ae54, (q31_t)0xa19f027c, (q31_t)0x56730c3a, (q31_t)0xa19ac404, (q31_t)0x566e69ea, (q31_t)0xa19685c7, (q31_t)0x5669c765, (q31_t)0xa19247c3,
+  (q31_t)0x566524aa, (q31_t)0xa18e09fa, (q31_t)0x566081ba, (q31_t)0xa189cc6b, (q31_t)0x565bde95, (q31_t)0xa1858f16, (q31_t)0x56573b3b, (q31_t)0xa18151fb,
+  (q31_t)0x565297ab, (q31_t)0xa17d151b, (q31_t)0x564df3e6, (q31_t)0xa178d875, (q31_t)0x56494fec, (q31_t)0xa1749c09, (q31_t)0x5644abbc, (q31_t)0xa1705fd8,
+  (q31_t)0x56400758, (q31_t)0xa16c23e1, (q31_t)0x563b62be, (q31_t)0xa167e824, (q31_t)0x5636bdef, (q31_t)0xa163aca2, (q31_t)0x563218eb, (q31_t)0xa15f715a,
+  (q31_t)0x562d73b2, (q31_t)0xa15b364d, (q31_t)0x5628ce43, (q31_t)0xa156fb79, (q31_t)0x5624289f, (q31_t)0xa152c0e1, (q31_t)0x561f82c7, (q31_t)0xa14e8682,
+  (q31_t)0x561adcb9, (q31_t)0xa14a4c5e, (q31_t)0x56163676, (q31_t)0xa1461275, (q31_t)0x56118ffe, (q31_t)0xa141d8c5, (q31_t)0x560ce950, (q31_t)0xa13d9f51,
+  (q31_t)0x5608426e, (q31_t)0xa1396617, (q31_t)0x56039b57, (q31_t)0xa1352d17, (q31_t)0x55fef40a, (q31_t)0xa130f451, (q31_t)0x55fa4c89, (q31_t)0xa12cbbc7,
+  (q31_t)0x55f5a4d2, (q31_t)0xa1288376, (q31_t)0x55f0fce7, (q31_t)0xa1244b61, (q31_t)0x55ec54c6, (q31_t)0xa1201385, (q31_t)0x55e7ac71, (q31_t)0xa11bdbe4,
+  (q31_t)0x55e303e6, (q31_t)0xa117a47e, (q31_t)0x55de5b27, (q31_t)0xa1136d52, (q31_t)0x55d9b232, (q31_t)0xa10f3661, (q31_t)0x55d50909, (q31_t)0xa10affab,
+  (q31_t)0x55d05faa, (q31_t)0xa106c92f, (q31_t)0x55cbb617, (q31_t)0xa10292ed, (q31_t)0x55c70c4f, (q31_t)0xa0fe5ce6, (q31_t)0x55c26251, (q31_t)0xa0fa271a,
+  (q31_t)0x55bdb81f, (q31_t)0xa0f5f189, (q31_t)0x55b90db8, (q31_t)0xa0f1bc32, (q31_t)0x55b4631d, (q31_t)0xa0ed8715, (q31_t)0x55afb84c, (q31_t)0xa0e95234,
+  (q31_t)0x55ab0d46, (q31_t)0xa0e51d8c, (q31_t)0x55a6620c, (q31_t)0xa0e0e920, (q31_t)0x55a1b69d, (q31_t)0xa0dcb4ee, (q31_t)0x559d0af9, (q31_t)0xa0d880f7,
+  (q31_t)0x55985f20, (q31_t)0xa0d44d3b, (q31_t)0x5593b312, (q31_t)0xa0d019b9, (q31_t)0x558f06d0, (q31_t)0xa0cbe672, (q31_t)0x558a5a58, (q31_t)0xa0c7b366,
+  (q31_t)0x5585adad, (q31_t)0xa0c38095, (q31_t)0x558100cc, (q31_t)0xa0bf4dfe, (q31_t)0x557c53b6, (q31_t)0xa0bb1ba2, (q31_t)0x5577a66c, (q31_t)0xa0b6e981,
+  (q31_t)0x5572f8ed, (q31_t)0xa0b2b79b, (q31_t)0x556e4b39, (q31_t)0xa0ae85ef, (q31_t)0x55699d51, (q31_t)0xa0aa547e, (q31_t)0x5564ef34, (q31_t)0xa0a62348,
+  (q31_t)0x556040e2, (q31_t)0xa0a1f24d, (q31_t)0x555b925c, (q31_t)0xa09dc18d, (q31_t)0x5556e3a1, (q31_t)0xa0999107, (q31_t)0x555234b1, (q31_t)0xa09560bc,
+  (q31_t)0x554d858d, (q31_t)0xa09130ad, (q31_t)0x5548d634, (q31_t)0xa08d00d8, (q31_t)0x554426a7, (q31_t)0xa088d13e, (q31_t)0x553f76e4, (q31_t)0xa084a1de,
+  (q31_t)0x553ac6ee, (q31_t)0xa08072ba, (q31_t)0x553616c2, (q31_t)0xa07c43d1, (q31_t)0x55316663, (q31_t)0xa0781522, (q31_t)0x552cb5ce, (q31_t)0xa073e6af,
+  (q31_t)0x55280505, (q31_t)0xa06fb876, (q31_t)0x55235408, (q31_t)0xa06b8a78, (q31_t)0x551ea2d6, (q31_t)0xa0675cb6, (q31_t)0x5519f16f, (q31_t)0xa0632f2e,
+  (q31_t)0x55153fd4, (q31_t)0xa05f01e1, (q31_t)0x55108e05, (q31_t)0xa05ad4cf, (q31_t)0x550bdc01, (q31_t)0xa056a7f9, (q31_t)0x550729c9, (q31_t)0xa0527b5d,
+  (q31_t)0x5502775c, (q31_t)0xa04e4efc, (q31_t)0x54fdc4ba, (q31_t)0xa04a22d7, (q31_t)0x54f911e5, (q31_t)0xa045f6ec, (q31_t)0x54f45edb, (q31_t)0xa041cb3c,
+  (q31_t)0x54efab9c, (q31_t)0xa03d9fc8, (q31_t)0x54eaf829, (q31_t)0xa039748e, (q31_t)0x54e64482, (q31_t)0xa0354990, (q31_t)0x54e190a6, (q31_t)0xa0311ecd,
+  (q31_t)0x54dcdc96, (q31_t)0xa02cf444, (q31_t)0x54d82852, (q31_t)0xa028c9f7, (q31_t)0x54d373d9, (q31_t)0xa0249fe5, (q31_t)0x54cebf2c, (q31_t)0xa020760e,
+  (q31_t)0x54ca0a4b, (q31_t)0xa01c4c73, (q31_t)0x54c55535, (q31_t)0xa0182312, (q31_t)0x54c09feb, (q31_t)0xa013f9ed, (q31_t)0x54bbea6d, (q31_t)0xa00fd102,
+  (q31_t)0x54b734ba, (q31_t)0xa00ba853, (q31_t)0x54b27ed3, (q31_t)0xa0077fdf, (q31_t)0x54adc8b8, (q31_t)0xa00357a7, (q31_t)0x54a91269, (q31_t)0x9fff2fa9,
+  (q31_t)0x54a45be6, (q31_t)0x9ffb07e7, (q31_t)0x549fa52e, (q31_t)0x9ff6e060, (q31_t)0x549aee42, (q31_t)0x9ff2b914, (q31_t)0x54963722, (q31_t)0x9fee9204,
+  (q31_t)0x54917fce, (q31_t)0x9fea6b2f, (q31_t)0x548cc845, (q31_t)0x9fe64495, (q31_t)0x54881089, (q31_t)0x9fe21e36, (q31_t)0x54835898, (q31_t)0x9fddf812,
+  (q31_t)0x547ea073, (q31_t)0x9fd9d22a, (q31_t)0x5479e81a, (q31_t)0x9fd5ac7d, (q31_t)0x54752f8d, (q31_t)0x9fd1870c, (q31_t)0x547076cc, (q31_t)0x9fcd61d6,
+  (q31_t)0x546bbdd7, (q31_t)0x9fc93cdb, (q31_t)0x546704ae, (q31_t)0x9fc5181b, (q31_t)0x54624b50, (q31_t)0x9fc0f397, (q31_t)0x545d91bf, (q31_t)0x9fbccf4f,
+  (q31_t)0x5458d7f9, (q31_t)0x9fb8ab41, (q31_t)0x54541e00, (q31_t)0x9fb4876f, (q31_t)0x544f63d2, (q31_t)0x9fb063d9, (q31_t)0x544aa971, (q31_t)0x9fac407e,
+  (q31_t)0x5445eedb, (q31_t)0x9fa81d5e, (q31_t)0x54413412, (q31_t)0x9fa3fa79, (q31_t)0x543c7914, (q31_t)0x9f9fd7d1, (q31_t)0x5437bde3, (q31_t)0x9f9bb563,
+  (q31_t)0x5433027d, (q31_t)0x9f979331, (q31_t)0x542e46e4, (q31_t)0x9f93713b, (q31_t)0x54298b17, (q31_t)0x9f8f4f80, (q31_t)0x5424cf16, (q31_t)0x9f8b2e00,
+  (q31_t)0x542012e1, (q31_t)0x9f870cbc, (q31_t)0x541b5678, (q31_t)0x9f82ebb4, (q31_t)0x541699db, (q31_t)0x9f7ecae7, (q31_t)0x5411dd0a, (q31_t)0x9f7aaa55,
+  (q31_t)0x540d2005, (q31_t)0x9f7689ff, (q31_t)0x540862cd, (q31_t)0x9f7269e5, (q31_t)0x5403a561, (q31_t)0x9f6e4a06, (q31_t)0x53fee7c1, (q31_t)0x9f6a2a63,
+  (q31_t)0x53fa29ed, (q31_t)0x9f660afb, (q31_t)0x53f56be5, (q31_t)0x9f61ebcf, (q31_t)0x53f0adaa, (q31_t)0x9f5dccde, (q31_t)0x53ebef3a, (q31_t)0x9f59ae29,
+  (q31_t)0x53e73097, (q31_t)0x9f558fb0, (q31_t)0x53e271c0, (q31_t)0x9f517173, (q31_t)0x53ddb2b6, (q31_t)0x9f4d5371, (q31_t)0x53d8f378, (q31_t)0x9f4935aa,
+  (q31_t)0x53d43406, (q31_t)0x9f45181f, (q31_t)0x53cf7460, (q31_t)0x9f40fad0, (q31_t)0x53cab486, (q31_t)0x9f3cddbd, (q31_t)0x53c5f479, (q31_t)0x9f38c0e5,
+  (q31_t)0x53c13439, (q31_t)0x9f34a449, (q31_t)0x53bc73c4, (q31_t)0x9f3087e9, (q31_t)0x53b7b31c, (q31_t)0x9f2c6bc5, (q31_t)0x53b2f240, (q31_t)0x9f284fdc,
+  (q31_t)0x53ae3131, (q31_t)0x9f24342f, (q31_t)0x53a96fee, (q31_t)0x9f2018bd, (q31_t)0x53a4ae77, (q31_t)0x9f1bfd88, (q31_t)0x539feccd, (q31_t)0x9f17e28e,
+  (q31_t)0x539b2af0, (q31_t)0x9f13c7d0, (q31_t)0x539668de, (q31_t)0x9f0fad4e, (q31_t)0x5391a699, (q31_t)0x9f0b9307, (q31_t)0x538ce421, (q31_t)0x9f0778fd,
+  (q31_t)0x53882175, (q31_t)0x9f035f2e, (q31_t)0x53835e95, (q31_t)0x9eff459b, (q31_t)0x537e9b82, (q31_t)0x9efb2c44, (q31_t)0x5379d83c, (q31_t)0x9ef71328,
+  (q31_t)0x537514c2, (q31_t)0x9ef2fa49, (q31_t)0x53705114, (q31_t)0x9eeee1a5, (q31_t)0x536b8d33, (q31_t)0x9eeac93e, (q31_t)0x5366c91f, (q31_t)0x9ee6b112,
+  (q31_t)0x536204d7, (q31_t)0x9ee29922, (q31_t)0x535d405c, (q31_t)0x9ede816e, (q31_t)0x53587bad, (q31_t)0x9eda69f6, (q31_t)0x5353b6cb, (q31_t)0x9ed652ba,
+  (q31_t)0x534ef1b5, (q31_t)0x9ed23bb9, (q31_t)0x534a2c6c, (q31_t)0x9ece24f5, (q31_t)0x534566f0, (q31_t)0x9eca0e6d, (q31_t)0x5340a140, (q31_t)0x9ec5f820,
+  (q31_t)0x533bdb5d, (q31_t)0x9ec1e210, (q31_t)0x53371547, (q31_t)0x9ebdcc3b, (q31_t)0x53324efd, (q31_t)0x9eb9b6a3, (q31_t)0x532d8880, (q31_t)0x9eb5a146,
+  (q31_t)0x5328c1d0, (q31_t)0x9eb18c26, (q31_t)0x5323faec, (q31_t)0x9ead7742, (q31_t)0x531f33d5, (q31_t)0x9ea96299, (q31_t)0x531a6c8b, (q31_t)0x9ea54e2d,
+  (q31_t)0x5315a50e, (q31_t)0x9ea139fd, (q31_t)0x5310dd5d, (q31_t)0x9e9d2608, (q31_t)0x530c1579, (q31_t)0x9e991250, (q31_t)0x53074d62, (q31_t)0x9e94fed4,
+  (q31_t)0x53028518, (q31_t)0x9e90eb94, (q31_t)0x52fdbc9a, (q31_t)0x9e8cd890, (q31_t)0x52f8f3e9, (q31_t)0x9e88c5c9, (q31_t)0x52f42b05, (q31_t)0x9e84b33d,
+  (q31_t)0x52ef61ee, (q31_t)0x9e80a0ee, (q31_t)0x52ea98a4, (q31_t)0x9e7c8eda, (q31_t)0x52e5cf27, (q31_t)0x9e787d03, (q31_t)0x52e10576, (q31_t)0x9e746b68,
+  (q31_t)0x52dc3b92, (q31_t)0x9e705a09, (q31_t)0x52d7717b, (q31_t)0x9e6c48e7, (q31_t)0x52d2a732, (q31_t)0x9e683800, (q31_t)0x52cddcb5, (q31_t)0x9e642756,
+  (q31_t)0x52c91204, (q31_t)0x9e6016e8, (q31_t)0x52c44721, (q31_t)0x9e5c06b6, (q31_t)0x52bf7c0b, (q31_t)0x9e57f6c0, (q31_t)0x52bab0c2, (q31_t)0x9e53e707,
+  (q31_t)0x52b5e546, (q31_t)0x9e4fd78a, (q31_t)0x52b11996, (q31_t)0x9e4bc849, (q31_t)0x52ac4db4, (q31_t)0x9e47b944, (q31_t)0x52a7819f, (q31_t)0x9e43aa7c,
+  (q31_t)0x52a2b556, (q31_t)0x9e3f9bf0, (q31_t)0x529de8db, (q31_t)0x9e3b8da0, (q31_t)0x52991c2d, (q31_t)0x9e377f8c, (q31_t)0x52944f4c, (q31_t)0x9e3371b5,
+  (q31_t)0x528f8238, (q31_t)0x9e2f641b, (q31_t)0x528ab4f1, (q31_t)0x9e2b56bc, (q31_t)0x5285e777, (q31_t)0x9e27499a, (q31_t)0x528119ca, (q31_t)0x9e233cb4,
+  (q31_t)0x527c4bea, (q31_t)0x9e1f300b, (q31_t)0x52777dd7, (q31_t)0x9e1b239e, (q31_t)0x5272af92, (q31_t)0x9e17176d, (q31_t)0x526de11a, (q31_t)0x9e130b79,
+  (q31_t)0x5269126e, (q31_t)0x9e0effc1, (q31_t)0x52644390, (q31_t)0x9e0af446, (q31_t)0x525f7480, (q31_t)0x9e06e907, (q31_t)0x525aa53c, (q31_t)0x9e02de04,
+  (q31_t)0x5255d5c5, (q31_t)0x9dfed33e, (q31_t)0x5251061c, (q31_t)0x9dfac8b4, (q31_t)0x524c3640, (q31_t)0x9df6be67, (q31_t)0x52476631, (q31_t)0x9df2b456,
+  (q31_t)0x524295f0, (q31_t)0x9deeaa82, (q31_t)0x523dc57b, (q31_t)0x9deaa0ea, (q31_t)0x5238f4d4, (q31_t)0x9de6978f, (q31_t)0x523423fb, (q31_t)0x9de28e70,
+  (q31_t)0x522f52ee, (q31_t)0x9dde858e, (q31_t)0x522a81af, (q31_t)0x9dda7ce9, (q31_t)0x5225b03d, (q31_t)0x9dd6747f, (q31_t)0x5220de99, (q31_t)0x9dd26c53,
+  (q31_t)0x521c0cc2, (q31_t)0x9dce6463, (q31_t)0x52173ab8, (q31_t)0x9dca5caf, (q31_t)0x5212687b, (q31_t)0x9dc65539, (q31_t)0x520d960c, (q31_t)0x9dc24dfe,
+  (q31_t)0x5208c36a, (q31_t)0x9dbe4701, (q31_t)0x5203f096, (q31_t)0x9dba4040, (q31_t)0x51ff1d8f, (q31_t)0x9db639bb, (q31_t)0x51fa4a56, (q31_t)0x9db23373,
+  (q31_t)0x51f576ea, (q31_t)0x9dae2d68, (q31_t)0x51f0a34b, (q31_t)0x9daa279a, (q31_t)0x51ebcf7a, (q31_t)0x9da62208, (q31_t)0x51e6fb76, (q31_t)0x9da21cb2,
+  (q31_t)0x51e22740, (q31_t)0x9d9e179a, (q31_t)0x51dd52d7, (q31_t)0x9d9a12be, (q31_t)0x51d87e3c, (q31_t)0x9d960e1f, (q31_t)0x51d3a96f, (q31_t)0x9d9209bd,
+  (q31_t)0x51ced46e, (q31_t)0x9d8e0597, (q31_t)0x51c9ff3c, (q31_t)0x9d8a01ae, (q31_t)0x51c529d7, (q31_t)0x9d85fe02, (q31_t)0x51c0543f, (q31_t)0x9d81fa92,
+  (q31_t)0x51bb7e75, (q31_t)0x9d7df75f, (q31_t)0x51b6a879, (q31_t)0x9d79f469, (q31_t)0x51b1d24a, (q31_t)0x9d75f1b0, (q31_t)0x51acfbe9, (q31_t)0x9d71ef34,
+  (q31_t)0x51a82555, (q31_t)0x9d6decf4, (q31_t)0x51a34e8f, (q31_t)0x9d69eaf1, (q31_t)0x519e7797, (q31_t)0x9d65e92b, (q31_t)0x5199a06d, (q31_t)0x9d61e7a2,
+  (q31_t)0x5194c910, (q31_t)0x9d5de656, (q31_t)0x518ff180, (q31_t)0x9d59e546, (q31_t)0x518b19bf, (q31_t)0x9d55e473, (q31_t)0x518641cb, (q31_t)0x9d51e3dd,
+  (q31_t)0x518169a5, (q31_t)0x9d4de385, (q31_t)0x517c914c, (q31_t)0x9d49e368, (q31_t)0x5177b8c2, (q31_t)0x9d45e389, (q31_t)0x5172e005, (q31_t)0x9d41e3e7,
+  (q31_t)0x516e0715, (q31_t)0x9d3de482, (q31_t)0x51692df4, (q31_t)0x9d39e559, (q31_t)0x516454a0, (q31_t)0x9d35e66e, (q31_t)0x515f7b1a, (q31_t)0x9d31e7bf,
+  (q31_t)0x515aa162, (q31_t)0x9d2de94d, (q31_t)0x5155c778, (q31_t)0x9d29eb19, (q31_t)0x5150ed5c, (q31_t)0x9d25ed21, (q31_t)0x514c130d, (q31_t)0x9d21ef66,
+  (q31_t)0x5147388c, (q31_t)0x9d1df1e9, (q31_t)0x51425dd9, (q31_t)0x9d19f4a8, (q31_t)0x513d82f4, (q31_t)0x9d15f7a4, (q31_t)0x5138a7dd, (q31_t)0x9d11fadd,
+  (q31_t)0x5133cc94, (q31_t)0x9d0dfe54, (q31_t)0x512ef119, (q31_t)0x9d0a0207, (q31_t)0x512a156b, (q31_t)0x9d0605f7, (q31_t)0x5125398c, (q31_t)0x9d020a25,
+  (q31_t)0x51205d7b, (q31_t)0x9cfe0e8f, (q31_t)0x511b8137, (q31_t)0x9cfa1337, (q31_t)0x5116a4c1, (q31_t)0x9cf6181c, (q31_t)0x5111c81a, (q31_t)0x9cf21d3d,
+  (q31_t)0x510ceb40, (q31_t)0x9cee229c, (q31_t)0x51080e35, (q31_t)0x9cea2838, (q31_t)0x510330f7, (q31_t)0x9ce62e11, (q31_t)0x50fe5388, (q31_t)0x9ce23427,
+  (q31_t)0x50f975e6, (q31_t)0x9cde3a7b, (q31_t)0x50f49813, (q31_t)0x9cda410b, (q31_t)0x50efba0d, (q31_t)0x9cd647d9, (q31_t)0x50eadbd6, (q31_t)0x9cd24ee4,
+  (q31_t)0x50e5fd6d, (q31_t)0x9cce562c, (q31_t)0x50e11ed2, (q31_t)0x9cca5db1, (q31_t)0x50dc4005, (q31_t)0x9cc66573, (q31_t)0x50d76106, (q31_t)0x9cc26d73,
+  (q31_t)0x50d281d5, (q31_t)0x9cbe75b0, (q31_t)0x50cda272, (q31_t)0x9cba7e2a, (q31_t)0x50c8c2de, (q31_t)0x9cb686e1, (q31_t)0x50c3e317, (q31_t)0x9cb28fd5,
+  (q31_t)0x50bf031f, (q31_t)0x9cae9907, (q31_t)0x50ba22f5, (q31_t)0x9caaa276, (q31_t)0x50b5429a, (q31_t)0x9ca6ac23, (q31_t)0x50b0620c, (q31_t)0x9ca2b60c,
+  (q31_t)0x50ab814d, (q31_t)0x9c9ec033, (q31_t)0x50a6a05c, (q31_t)0x9c9aca97, (q31_t)0x50a1bf39, (q31_t)0x9c96d539, (q31_t)0x509cdde4, (q31_t)0x9c92e017,
+  (q31_t)0x5097fc5e, (q31_t)0x9c8eeb34, (q31_t)0x50931aa6, (q31_t)0x9c8af68d, (q31_t)0x508e38bd, (q31_t)0x9c870224, (q31_t)0x508956a1, (q31_t)0x9c830df8,
+  (q31_t)0x50847454, (q31_t)0x9c7f1a0a, (q31_t)0x507f91d5, (q31_t)0x9c7b2659, (q31_t)0x507aaf25, (q31_t)0x9c7732e5, (q31_t)0x5075cc43, (q31_t)0x9c733faf,
+  (q31_t)0x5070e92f, (q31_t)0x9c6f4cb6, (q31_t)0x506c05ea, (q31_t)0x9c6b59fa, (q31_t)0x50672273, (q31_t)0x9c67677c, (q31_t)0x50623ecb, (q31_t)0x9c63753c,
+  (q31_t)0x505d5af1, (q31_t)0x9c5f8339, (q31_t)0x505876e5, (q31_t)0x9c5b9173, (q31_t)0x505392a8, (q31_t)0x9c579feb, (q31_t)0x504eae39, (q31_t)0x9c53aea0,
+  (q31_t)0x5049c999, (q31_t)0x9c4fbd93, (q31_t)0x5044e4c7, (q31_t)0x9c4bccc3, (q31_t)0x503fffc4, (q31_t)0x9c47dc31, (q31_t)0x503b1a8f, (q31_t)0x9c43ebdc,
+  (q31_t)0x50363529, (q31_t)0x9c3ffbc5, (q31_t)0x50314f91, (q31_t)0x9c3c0beb, (q31_t)0x502c69c8, (q31_t)0x9c381c4f, (q31_t)0x502783cd, (q31_t)0x9c342cf0,
+  (q31_t)0x50229da1, (q31_t)0x9c303dcf, (q31_t)0x501db743, (q31_t)0x9c2c4eec, (q31_t)0x5018d0b4, (q31_t)0x9c286046, (q31_t)0x5013e9f4, (q31_t)0x9c2471de,
+  (q31_t)0x500f0302, (q31_t)0x9c2083b3, (q31_t)0x500a1bdf, (q31_t)0x9c1c95c6, (q31_t)0x5005348a, (q31_t)0x9c18a816, (q31_t)0x50004d04, (q31_t)0x9c14baa4,
+  (q31_t)0x4ffb654d, (q31_t)0x9c10cd70, (q31_t)0x4ff67d64, (q31_t)0x9c0ce07a, (q31_t)0x4ff1954b, (q31_t)0x9c08f3c1, (q31_t)0x4fecacff, (q31_t)0x9c050745,
+  (q31_t)0x4fe7c483, (q31_t)0x9c011b08, (q31_t)0x4fe2dbd5, (q31_t)0x9bfd2f08, (q31_t)0x4fddf2f6, (q31_t)0x9bf94346, (q31_t)0x4fd909e5, (q31_t)0x9bf557c1,
+  (q31_t)0x4fd420a4, (q31_t)0x9bf16c7a, (q31_t)0x4fcf3731, (q31_t)0x9bed8171, (q31_t)0x4fca4d8d, (q31_t)0x9be996a6, (q31_t)0x4fc563b7, (q31_t)0x9be5ac18,
+  (q31_t)0x4fc079b1, (q31_t)0x9be1c1c8, (q31_t)0x4fbb8f79, (q31_t)0x9bddd7b6, (q31_t)0x4fb6a510, (q31_t)0x9bd9ede2, (q31_t)0x4fb1ba76, (q31_t)0x9bd6044b,
+  (q31_t)0x4faccfab, (q31_t)0x9bd21af3, (q31_t)0x4fa7e4af, (q31_t)0x9bce31d8, (q31_t)0x4fa2f981, (q31_t)0x9bca48fa, (q31_t)0x4f9e0e22, (q31_t)0x9bc6605b,
+  (q31_t)0x4f992293, (q31_t)0x9bc277fa, (q31_t)0x4f9436d2, (q31_t)0x9bbe8fd6, (q31_t)0x4f8f4ae0, (q31_t)0x9bbaa7f0, (q31_t)0x4f8a5ebd, (q31_t)0x9bb6c048,
+  (q31_t)0x4f857269, (q31_t)0x9bb2d8de, (q31_t)0x4f8085e4, (q31_t)0x9baef1b2, (q31_t)0x4f7b992d, (q31_t)0x9bab0ac3, (q31_t)0x4f76ac46, (q31_t)0x9ba72413,
+  (q31_t)0x4f71bf2e, (q31_t)0x9ba33da0, (q31_t)0x4f6cd1e5, (q31_t)0x9b9f576b, (q31_t)0x4f67e46a, (q31_t)0x9b9b7174, (q31_t)0x4f62f6bf, (q31_t)0x9b978bbc,
+  (q31_t)0x4f5e08e3, (q31_t)0x9b93a641, (q31_t)0x4f591ad6, (q31_t)0x9b8fc104, (q31_t)0x4f542c98, (q31_t)0x9b8bdc05, (q31_t)0x4f4f3e29, (q31_t)0x9b87f744,
+  (q31_t)0x4f4a4f89, (q31_t)0x9b8412c1, (q31_t)0x4f4560b8, (q31_t)0x9b802e7b, (q31_t)0x4f4071b6, (q31_t)0x9b7c4a74, (q31_t)0x4f3b8284, (q31_t)0x9b7866ab,
+  (q31_t)0x4f369320, (q31_t)0x9b748320, (q31_t)0x4f31a38c, (q31_t)0x9b709fd3, (q31_t)0x4f2cb3c7, (q31_t)0x9b6cbcc4, (q31_t)0x4f27c3d1, (q31_t)0x9b68d9f3,
+  (q31_t)0x4f22d3aa, (q31_t)0x9b64f760, (q31_t)0x4f1de352, (q31_t)0x9b61150b, (q31_t)0x4f18f2c9, (q31_t)0x9b5d32f4, (q31_t)0x4f140210, (q31_t)0x9b59511c,
+  (q31_t)0x4f0f1126, (q31_t)0x9b556f81, (q31_t)0x4f0a200b, (q31_t)0x9b518e24, (q31_t)0x4f052ec0, (q31_t)0x9b4dad06, (q31_t)0x4f003d43, (q31_t)0x9b49cc26,
+  (q31_t)0x4efb4b96, (q31_t)0x9b45eb83, (q31_t)0x4ef659b8, (q31_t)0x9b420b1f, (q31_t)0x4ef167aa, (q31_t)0x9b3e2af9, (q31_t)0x4eec756b, (q31_t)0x9b3a4b11,
+  (q31_t)0x4ee782fb, (q31_t)0x9b366b68, (q31_t)0x4ee2905a, (q31_t)0x9b328bfc, (q31_t)0x4edd9d89, (q31_t)0x9b2eaccf, (q31_t)0x4ed8aa87, (q31_t)0x9b2acde0,
+  (q31_t)0x4ed3b755, (q31_t)0x9b26ef2f, (q31_t)0x4ecec3f2, (q31_t)0x9b2310bc, (q31_t)0x4ec9d05e, (q31_t)0x9b1f3288, (q31_t)0x4ec4dc99, (q31_t)0x9b1b5492,
+  (q31_t)0x4ebfe8a5, (q31_t)0x9b1776da, (q31_t)0x4ebaf47f, (q31_t)0x9b139960, (q31_t)0x4eb60029, (q31_t)0x9b0fbc24, (q31_t)0x4eb10ba2, (q31_t)0x9b0bdf27,
+  (q31_t)0x4eac16eb, (q31_t)0x9b080268, (q31_t)0x4ea72203, (q31_t)0x9b0425e8, (q31_t)0x4ea22ceb, (q31_t)0x9b0049a5, (q31_t)0x4e9d37a3, (q31_t)0x9afc6da1,
+  (q31_t)0x4e984229, (q31_t)0x9af891db, (q31_t)0x4e934c80, (q31_t)0x9af4b654, (q31_t)0x4e8e56a5, (q31_t)0x9af0db0b, (q31_t)0x4e89609b, (q31_t)0x9aed0000,
+  (q31_t)0x4e846a60, (q31_t)0x9ae92533, (q31_t)0x4e7f73f4, (q31_t)0x9ae54aa5, (q31_t)0x4e7a7d58, (q31_t)0x9ae17056, (q31_t)0x4e75868c, (q31_t)0x9add9644,
+  (q31_t)0x4e708f8f, (q31_t)0x9ad9bc71, (q31_t)0x4e6b9862, (q31_t)0x9ad5e2dd, (q31_t)0x4e66a105, (q31_t)0x9ad20987, (q31_t)0x4e61a977, (q31_t)0x9ace306f,
+  (q31_t)0x4e5cb1b9, (q31_t)0x9aca5795, (q31_t)0x4e57b9ca, (q31_t)0x9ac67efb, (q31_t)0x4e52c1ab, (q31_t)0x9ac2a69e, (q31_t)0x4e4dc95c, (q31_t)0x9abece80,
+  (q31_t)0x4e48d0dd, (q31_t)0x9abaf6a1, (q31_t)0x4e43d82d, (q31_t)0x9ab71eff, (q31_t)0x4e3edf4d, (q31_t)0x9ab3479d, (q31_t)0x4e39e63d, (q31_t)0x9aaf7079,
+  (q31_t)0x4e34ecfc, (q31_t)0x9aab9993, (q31_t)0x4e2ff38b, (q31_t)0x9aa7c2ec, (q31_t)0x4e2af9ea, (q31_t)0x9aa3ec83, (q31_t)0x4e260019, (q31_t)0x9aa01659,
+  (q31_t)0x4e210617, (q31_t)0x9a9c406e, (q31_t)0x4e1c0be6, (q31_t)0x9a986ac1, (q31_t)0x4e171184, (q31_t)0x9a949552, (q31_t)0x4e1216f2, (q31_t)0x9a90c022,
+  (q31_t)0x4e0d1c30, (q31_t)0x9a8ceb31, (q31_t)0x4e08213e, (q31_t)0x9a89167e, (q31_t)0x4e03261b, (q31_t)0x9a85420a, (q31_t)0x4dfe2ac9, (q31_t)0x9a816dd5,
+  (q31_t)0x4df92f46, (q31_t)0x9a7d99de, (q31_t)0x4df43393, (q31_t)0x9a79c625, (q31_t)0x4def37b0, (q31_t)0x9a75f2ac, (q31_t)0x4dea3b9d, (q31_t)0x9a721f71,
+  (q31_t)0x4de53f5a, (q31_t)0x9a6e4c74, (q31_t)0x4de042e7, (q31_t)0x9a6a79b6, (q31_t)0x4ddb4644, (q31_t)0x9a66a737, (q31_t)0x4dd64971, (q31_t)0x9a62d4f7,
+  (q31_t)0x4dd14c6e, (q31_t)0x9a5f02f5, (q31_t)0x4dcc4f3b, (q31_t)0x9a5b3132, (q31_t)0x4dc751d8, (q31_t)0x9a575fae, (q31_t)0x4dc25445, (q31_t)0x9a538e68,
+  (q31_t)0x4dbd5682, (q31_t)0x9a4fbd61, (q31_t)0x4db8588f, (q31_t)0x9a4bec99, (q31_t)0x4db35a6c, (q31_t)0x9a481c0f, (q31_t)0x4dae5c19, (q31_t)0x9a444bc5,
+  (q31_t)0x4da95d96, (q31_t)0x9a407bb9, (q31_t)0x4da45ee3, (q31_t)0x9a3cabeb, (q31_t)0x4d9f6001, (q31_t)0x9a38dc5d, (q31_t)0x4d9a60ee, (q31_t)0x9a350d0d,
+  (q31_t)0x4d9561ac, (q31_t)0x9a313dfc, (q31_t)0x4d90623a, (q31_t)0x9a2d6f2a, (q31_t)0x4d8b6298, (q31_t)0x9a29a097, (q31_t)0x4d8662c6, (q31_t)0x9a25d243,
+  (q31_t)0x4d8162c4, (q31_t)0x9a22042d, (q31_t)0x4d7c6293, (q31_t)0x9a1e3656, (q31_t)0x4d776231, (q31_t)0x9a1a68be, (q31_t)0x4d7261a0, (q31_t)0x9a169b65,
+  (q31_t)0x4d6d60df, (q31_t)0x9a12ce4b, (q31_t)0x4d685fef, (q31_t)0x9a0f016f, (q31_t)0x4d635ece, (q31_t)0x9a0b34d3, (q31_t)0x4d5e5d7e, (q31_t)0x9a076875,
+  (q31_t)0x4d595bfe, (q31_t)0x9a039c57, (q31_t)0x4d545a4f, (q31_t)0x99ffd077, (q31_t)0x4d4f5870, (q31_t)0x99fc04d6, (q31_t)0x4d4a5661, (q31_t)0x99f83974,
+  (q31_t)0x4d455422, (q31_t)0x99f46e51, (q31_t)0x4d4051b4, (q31_t)0x99f0a36d, (q31_t)0x4d3b4f16, (q31_t)0x99ecd8c8, (q31_t)0x4d364c48, (q31_t)0x99e90e62,
+  (q31_t)0x4d31494b, (q31_t)0x99e5443b, (q31_t)0x4d2c461e, (q31_t)0x99e17a53, (q31_t)0x4d2742c2, (q31_t)0x99ddb0aa, (q31_t)0x4d223f36, (q31_t)0x99d9e73f,
+  (q31_t)0x4d1d3b7a, (q31_t)0x99d61e14, (q31_t)0x4d18378f, (q31_t)0x99d25528, (q31_t)0x4d133374, (q31_t)0x99ce8c7b, (q31_t)0x4d0e2f2a, (q31_t)0x99cac40d,
+  (q31_t)0x4d092ab0, (q31_t)0x99c6fbde, (q31_t)0x4d042607, (q31_t)0x99c333ee, (q31_t)0x4cff212e, (q31_t)0x99bf6c3d, (q31_t)0x4cfa1c26, (q31_t)0x99bba4cb,
+  (q31_t)0x4cf516ee, (q31_t)0x99b7dd99, (q31_t)0x4cf01187, (q31_t)0x99b416a5, (q31_t)0x4ceb0bf0, (q31_t)0x99b04ff0, (q31_t)0x4ce6062a, (q31_t)0x99ac897b,
+  (q31_t)0x4ce10034, (q31_t)0x99a8c345, (q31_t)0x4cdbfa0f, (q31_t)0x99a4fd4d, (q31_t)0x4cd6f3bb, (q31_t)0x99a13795, (q31_t)0x4cd1ed37, (q31_t)0x999d721c,
+  (q31_t)0x4ccce684, (q31_t)0x9999ace3, (q31_t)0x4cc7dfa1, (q31_t)0x9995e7e8, (q31_t)0x4cc2d88f, (q31_t)0x9992232d, (q31_t)0x4cbdd14e, (q31_t)0x998e5eb1,
+  (q31_t)0x4cb8c9dd, (q31_t)0x998a9a74, (q31_t)0x4cb3c23d, (q31_t)0x9986d676, (q31_t)0x4caeba6e, (q31_t)0x998312b7, (q31_t)0x4ca9b26f, (q31_t)0x997f4f38,
+  (q31_t)0x4ca4aa41, (q31_t)0x997b8bf8, (q31_t)0x4c9fa1e4, (q31_t)0x9977c8f7, (q31_t)0x4c9a9958, (q31_t)0x99740635, (q31_t)0x4c95909c, (q31_t)0x997043b2,
+  (q31_t)0x4c9087b1, (q31_t)0x996c816f, (q31_t)0x4c8b7e97, (q31_t)0x9968bf6b, (q31_t)0x4c86754e, (q31_t)0x9964fda7, (q31_t)0x4c816bd5, (q31_t)0x99613c22,
+  (q31_t)0x4c7c622d, (q31_t)0x995d7adc, (q31_t)0x4c775856, (q31_t)0x9959b9d5, (q31_t)0x4c724e50, (q31_t)0x9955f90d, (q31_t)0x4c6d441b, (q31_t)0x99523885,
+  (q31_t)0x4c6839b7, (q31_t)0x994e783d, (q31_t)0x4c632f23, (q31_t)0x994ab833, (q31_t)0x4c5e2460, (q31_t)0x9946f869, (q31_t)0x4c59196f, (q31_t)0x994338df,
+  (q31_t)0x4c540e4e, (q31_t)0x993f7993, (q31_t)0x4c4f02fe, (q31_t)0x993bba87, (q31_t)0x4c49f77f, (q31_t)0x9937fbbb, (q31_t)0x4c44ebd1, (q31_t)0x99343d2e,
+  (q31_t)0x4c3fdff4, (q31_t)0x99307ee0, (q31_t)0x4c3ad3e7, (q31_t)0x992cc0d2, (q31_t)0x4c35c7ac, (q31_t)0x99290303, (q31_t)0x4c30bb42, (q31_t)0x99254574,
+  (q31_t)0x4c2baea9, (q31_t)0x99218824, (q31_t)0x4c26a1e1, (q31_t)0x991dcb13, (q31_t)0x4c2194e9, (q31_t)0x991a0e42, (q31_t)0x4c1c87c3, (q31_t)0x991651b1,
+  (q31_t)0x4c177a6e, (q31_t)0x9912955f, (q31_t)0x4c126cea, (q31_t)0x990ed94c, (q31_t)0x4c0d5f37, (q31_t)0x990b1d79, (q31_t)0x4c085156, (q31_t)0x990761e5,
+  (q31_t)0x4c034345, (q31_t)0x9903a691, (q31_t)0x4bfe3505, (q31_t)0x98ffeb7d, (q31_t)0x4bf92697, (q31_t)0x98fc30a8, (q31_t)0x4bf417f9, (q31_t)0x98f87612,
+  (q31_t)0x4bef092d, (q31_t)0x98f4bbbc, (q31_t)0x4be9fa32, (q31_t)0x98f101a6, (q31_t)0x4be4eb08, (q31_t)0x98ed47cf, (q31_t)0x4bdfdbaf, (q31_t)0x98e98e38,
+  (q31_t)0x4bdacc28, (q31_t)0x98e5d4e0, (q31_t)0x4bd5bc72, (q31_t)0x98e21bc8, (q31_t)0x4bd0ac8d, (q31_t)0x98de62f0, (q31_t)0x4bcb9c79, (q31_t)0x98daaa57,
+  (q31_t)0x4bc68c36, (q31_t)0x98d6f1fe, (q31_t)0x4bc17bc5, (q31_t)0x98d339e4, (q31_t)0x4bbc6b25, (q31_t)0x98cf820b, (q31_t)0x4bb75a56, (q31_t)0x98cbca70,
+  (q31_t)0x4bb24958, (q31_t)0x98c81316, (q31_t)0x4bad382c, (q31_t)0x98c45bfb, (q31_t)0x4ba826d1, (q31_t)0x98c0a520, (q31_t)0x4ba31548, (q31_t)0x98bcee84,
+  (q31_t)0x4b9e0390, (q31_t)0x98b93828, (q31_t)0x4b98f1a9, (q31_t)0x98b5820c, (q31_t)0x4b93df93, (q31_t)0x98b1cc30, (q31_t)0x4b8ecd4f, (q31_t)0x98ae1693,
+  (q31_t)0x4b89badd, (q31_t)0x98aa6136, (q31_t)0x4b84a83b, (q31_t)0x98a6ac19, (q31_t)0x4b7f956b, (q31_t)0x98a2f73c, (q31_t)0x4b7a826d, (q31_t)0x989f429e,
+  (q31_t)0x4b756f40, (q31_t)0x989b8e40, (q31_t)0x4b705be4, (q31_t)0x9897da22, (q31_t)0x4b6b485a, (q31_t)0x98942643, (q31_t)0x4b6634a2, (q31_t)0x989072a5,
+  (q31_t)0x4b6120bb, (q31_t)0x988cbf46, (q31_t)0x4b5c0ca5, (q31_t)0x98890c27, (q31_t)0x4b56f861, (q31_t)0x98855948, (q31_t)0x4b51e3ee, (q31_t)0x9881a6a9,
+  (q31_t)0x4b4ccf4d, (q31_t)0x987df449, (q31_t)0x4b47ba7e, (q31_t)0x987a422a, (q31_t)0x4b42a580, (q31_t)0x9876904a, (q31_t)0x4b3d9053, (q31_t)0x9872deaa,
+  (q31_t)0x4b387af9, (q31_t)0x986f2d4a, (q31_t)0x4b336570, (q31_t)0x986b7c2a, (q31_t)0x4b2e4fb8, (q31_t)0x9867cb4a, (q31_t)0x4b2939d2, (q31_t)0x98641aa9,
+  (q31_t)0x4b2423be, (q31_t)0x98606a49, (q31_t)0x4b1f0d7b, (q31_t)0x985cba28, (q31_t)0x4b19f70a, (q31_t)0x98590a48, (q31_t)0x4b14e06b, (q31_t)0x98555aa7,
+  (q31_t)0x4b0fc99d, (q31_t)0x9851ab46, (q31_t)0x4b0ab2a1, (q31_t)0x984dfc26, (q31_t)0x4b059b77, (q31_t)0x984a4d45, (q31_t)0x4b00841f, (q31_t)0x98469ea4,
+  (q31_t)0x4afb6c98, (q31_t)0x9842f043, (q31_t)0x4af654e3, (q31_t)0x983f4223, (q31_t)0x4af13d00, (q31_t)0x983b9442, (q31_t)0x4aec24ee, (q31_t)0x9837e6a1,
+  (q31_t)0x4ae70caf, (q31_t)0x98343940, (q31_t)0x4ae1f441, (q31_t)0x98308c1f, (q31_t)0x4adcdba5, (q31_t)0x982cdf3f, (q31_t)0x4ad7c2da, (q31_t)0x9829329e,
+  (q31_t)0x4ad2a9e2, (q31_t)0x9825863d, (q31_t)0x4acd90bb, (q31_t)0x9821da1d, (q31_t)0x4ac87767, (q31_t)0x981e2e3c, (q31_t)0x4ac35de4, (q31_t)0x981a829c,
+  (q31_t)0x4abe4433, (q31_t)0x9816d73b, (q31_t)0x4ab92a54, (q31_t)0x98132c1b, (q31_t)0x4ab41046, (q31_t)0x980f813b, (q31_t)0x4aaef60b, (q31_t)0x980bd69b,
+  (q31_t)0x4aa9dba2, (q31_t)0x98082c3b, (q31_t)0x4aa4c10b, (q31_t)0x9804821b, (q31_t)0x4a9fa645, (q31_t)0x9800d83c, (q31_t)0x4a9a8b52, (q31_t)0x97fd2e9c,
+  (q31_t)0x4a957030, (q31_t)0x97f9853d, (q31_t)0x4a9054e1, (q31_t)0x97f5dc1e, (q31_t)0x4a8b3963, (q31_t)0x97f2333f, (q31_t)0x4a861db8, (q31_t)0x97ee8aa0,
+  (q31_t)0x4a8101de, (q31_t)0x97eae242, (q31_t)0x4a7be5d7, (q31_t)0x97e73a23, (q31_t)0x4a76c9a2, (q31_t)0x97e39245, (q31_t)0x4a71ad3e, (q31_t)0x97dfeaa7,
+  (q31_t)0x4a6c90ad, (q31_t)0x97dc4349, (q31_t)0x4a6773ee, (q31_t)0x97d89c2c, (q31_t)0x4a625701, (q31_t)0x97d4f54f, (q31_t)0x4a5d39e6, (q31_t)0x97d14eb2,
+  (q31_t)0x4a581c9e, (q31_t)0x97cda855, (q31_t)0x4a52ff27, (q31_t)0x97ca0239, (q31_t)0x4a4de182, (q31_t)0x97c65c5c, (q31_t)0x4a48c3b0, (q31_t)0x97c2b6c1,
+  (q31_t)0x4a43a5b0, (q31_t)0x97bf1165, (q31_t)0x4a3e8782, (q31_t)0x97bb6c4a, (q31_t)0x4a396926, (q31_t)0x97b7c76f, (q31_t)0x4a344a9d, (q31_t)0x97b422d4,
+  (q31_t)0x4a2f2be6, (q31_t)0x97b07e7a, (q31_t)0x4a2a0d01, (q31_t)0x97acda60, (q31_t)0x4a24edee, (q31_t)0x97a93687, (q31_t)0x4a1fcead, (q31_t)0x97a592ed,
+  (q31_t)0x4a1aaf3f, (q31_t)0x97a1ef94, (q31_t)0x4a158fa3, (q31_t)0x979e4c7c, (q31_t)0x4a106fda, (q31_t)0x979aa9a4, (q31_t)0x4a0b4fe2, (q31_t)0x9797070c,
+  (q31_t)0x4a062fbd, (q31_t)0x979364b5, (q31_t)0x4a010f6b, (q31_t)0x978fc29e, (q31_t)0x49fbeeea, (q31_t)0x978c20c8, (q31_t)0x49f6ce3c, (q31_t)0x97887f32,
+  (q31_t)0x49f1ad61, (q31_t)0x9784dddc, (q31_t)0x49ec8c57, (q31_t)0x97813cc7, (q31_t)0x49e76b21, (q31_t)0x977d9bf2, (q31_t)0x49e249bc, (q31_t)0x9779fb5e,
+  (q31_t)0x49dd282a, (q31_t)0x97765b0a, (q31_t)0x49d8066b, (q31_t)0x9772baf7, (q31_t)0x49d2e47e, (q31_t)0x976f1b24, (q31_t)0x49cdc263, (q31_t)0x976b7b92,
+  (q31_t)0x49c8a01b, (q31_t)0x9767dc41, (q31_t)0x49c37da5, (q31_t)0x97643d2f, (q31_t)0x49be5b02, (q31_t)0x97609e5f, (q31_t)0x49b93832, (q31_t)0x975cffcf,
+  (q31_t)0x49b41533, (q31_t)0x9759617f, (q31_t)0x49aef208, (q31_t)0x9755c370, (q31_t)0x49a9ceaf, (q31_t)0x975225a1, (q31_t)0x49a4ab28, (q31_t)0x974e8813,
+  (q31_t)0x499f8774, (q31_t)0x974aeac6, (q31_t)0x499a6393, (q31_t)0x97474db9, (q31_t)0x49953f84, (q31_t)0x9743b0ed, (q31_t)0x49901b48, (q31_t)0x97401462,
+  (q31_t)0x498af6df, (q31_t)0x973c7817, (q31_t)0x4985d248, (q31_t)0x9738dc0d, (q31_t)0x4980ad84, (q31_t)0x97354043, (q31_t)0x497b8892, (q31_t)0x9731a4ba,
+  (q31_t)0x49766373, (q31_t)0x972e0971, (q31_t)0x49713e27, (q31_t)0x972a6e6a, (q31_t)0x496c18ae, (q31_t)0x9726d3a3, (q31_t)0x4966f307, (q31_t)0x9723391c,
+  (q31_t)0x4961cd33, (q31_t)0x971f9ed7, (q31_t)0x495ca732, (q31_t)0x971c04d2, (q31_t)0x49578103, (q31_t)0x97186b0d, (q31_t)0x49525aa7, (q31_t)0x9714d18a,
+  (q31_t)0x494d341e, (q31_t)0x97113847, (q31_t)0x49480d68, (q31_t)0x970d9f45, (q31_t)0x4942e684, (q31_t)0x970a0683, (q31_t)0x493dbf74, (q31_t)0x97066e03,
+  (q31_t)0x49389836, (q31_t)0x9702d5c3, (q31_t)0x493370cb, (q31_t)0x96ff3dc4, (q31_t)0x492e4933, (q31_t)0x96fba605, (q31_t)0x4929216e, (q31_t)0x96f80e88,
+  (q31_t)0x4923f97b, (q31_t)0x96f4774b, (q31_t)0x491ed15c, (q31_t)0x96f0e04f, (q31_t)0x4919a90f, (q31_t)0x96ed4994, (q31_t)0x49148095, (q31_t)0x96e9b319,
+  (q31_t)0x490f57ee, (q31_t)0x96e61ce0, (q31_t)0x490a2f1b, (q31_t)0x96e286e7, (q31_t)0x4905061a, (q31_t)0x96def12f, (q31_t)0x48ffdcec, (q31_t)0x96db5bb8,
+  (q31_t)0x48fab391, (q31_t)0x96d7c682, (q31_t)0x48f58a09, (q31_t)0x96d4318d, (q31_t)0x48f06054, (q31_t)0x96d09cd8, (q31_t)0x48eb3672, (q31_t)0x96cd0865,
+  (q31_t)0x48e60c62, (q31_t)0x96c97432, (q31_t)0x48e0e227, (q31_t)0x96c5e040, (q31_t)0x48dbb7be, (q31_t)0x96c24c8f, (q31_t)0x48d68d28, (q31_t)0x96beb91f,
+  (q31_t)0x48d16265, (q31_t)0x96bb25f0, (q31_t)0x48cc3775, (q31_t)0x96b79302, (q31_t)0x48c70c59, (q31_t)0x96b40055, (q31_t)0x48c1e10f, (q31_t)0x96b06de9,
+  (q31_t)0x48bcb599, (q31_t)0x96acdbbe, (q31_t)0x48b789f5, (q31_t)0x96a949d3, (q31_t)0x48b25e25, (q31_t)0x96a5b82a, (q31_t)0x48ad3228, (q31_t)0x96a226c2,
+  (q31_t)0x48a805ff, (q31_t)0x969e959b, (q31_t)0x48a2d9a8, (q31_t)0x969b04b4, (q31_t)0x489dad25, (q31_t)0x9697740f, (q31_t)0x48988074, (q31_t)0x9693e3ab,
+  (q31_t)0x48935397, (q31_t)0x96905388, (q31_t)0x488e268e, (q31_t)0x968cc3a5, (q31_t)0x4888f957, (q31_t)0x96893404, (q31_t)0x4883cbf4, (q31_t)0x9685a4a4,
+  (q31_t)0x487e9e64, (q31_t)0x96821585, (q31_t)0x487970a7, (q31_t)0x967e86a7, (q31_t)0x487442be, (q31_t)0x967af80a, (q31_t)0x486f14a8, (q31_t)0x967769af,
+  (q31_t)0x4869e665, (q31_t)0x9673db94, (q31_t)0x4864b7f5, (q31_t)0x96704dba, (q31_t)0x485f8959, (q31_t)0x966cc022, (q31_t)0x485a5a90, (q31_t)0x966932cb,
+  (q31_t)0x48552b9b, (q31_t)0x9665a5b4, (q31_t)0x484ffc79, (q31_t)0x966218df, (q31_t)0x484acd2a, (q31_t)0x965e8c4b, (q31_t)0x48459daf, (q31_t)0x965afff9,
+  (q31_t)0x48406e08, (q31_t)0x965773e7, (q31_t)0x483b3e33, (q31_t)0x9653e817, (q31_t)0x48360e32, (q31_t)0x96505c88, (q31_t)0x4830de05, (q31_t)0x964cd139,
+  (q31_t)0x482badab, (q31_t)0x9649462d, (q31_t)0x48267d24, (q31_t)0x9645bb61, (q31_t)0x48214c71, (q31_t)0x964230d7, (q31_t)0x481c1b92, (q31_t)0x963ea68d,
+  (q31_t)0x4816ea86, (q31_t)0x963b1c86, (q31_t)0x4811b94d, (q31_t)0x963792bf, (q31_t)0x480c87e8, (q31_t)0x96340939, (q31_t)0x48075657, (q31_t)0x96307ff5,
+  (q31_t)0x48022499, (q31_t)0x962cf6f2, (q31_t)0x47fcf2af, (q31_t)0x96296e31, (q31_t)0x47f7c099, (q31_t)0x9625e5b0, (q31_t)0x47f28e56, (q31_t)0x96225d71,
+  (q31_t)0x47ed5be6, (q31_t)0x961ed574, (q31_t)0x47e8294a, (q31_t)0x961b4db7, (q31_t)0x47e2f682, (q31_t)0x9617c63c, (q31_t)0x47ddc38e, (q31_t)0x96143f02,
+  (q31_t)0x47d8906d, (q31_t)0x9610b80a, (q31_t)0x47d35d20, (q31_t)0x960d3153, (q31_t)0x47ce29a7, (q31_t)0x9609aadd, (q31_t)0x47c8f601, (q31_t)0x960624a9,
+  (q31_t)0x47c3c22f, (q31_t)0x96029eb6, (q31_t)0x47be8e31, (q31_t)0x95ff1904, (q31_t)0x47b95a06, (q31_t)0x95fb9394, (q31_t)0x47b425af, (q31_t)0x95f80e65,
+  (q31_t)0x47aef12c, (q31_t)0x95f48977, (q31_t)0x47a9bc7d, (q31_t)0x95f104cb, (q31_t)0x47a487a2, (q31_t)0x95ed8061, (q31_t)0x479f529a, (q31_t)0x95e9fc38,
+  (q31_t)0x479a1d67, (q31_t)0x95e67850, (q31_t)0x4794e807, (q31_t)0x95e2f4a9, (q31_t)0x478fb27b, (q31_t)0x95df7145, (q31_t)0x478a7cc2, (q31_t)0x95dbee21,
+  (q31_t)0x478546de, (q31_t)0x95d86b3f, (q31_t)0x478010cd, (q31_t)0x95d4e89f, (q31_t)0x477ada91, (q31_t)0x95d16640, (q31_t)0x4775a428, (q31_t)0x95cde423,
+  (q31_t)0x47706d93, (q31_t)0x95ca6247, (q31_t)0x476b36d3, (q31_t)0x95c6e0ac, (q31_t)0x4765ffe6, (q31_t)0x95c35f53, (q31_t)0x4760c8cd, (q31_t)0x95bfde3c,
+  (q31_t)0x475b9188, (q31_t)0x95bc5d66, (q31_t)0x47565a17, (q31_t)0x95b8dcd2, (q31_t)0x4751227a, (q31_t)0x95b55c7f, (q31_t)0x474beab1, (q31_t)0x95b1dc6e,
+  (q31_t)0x4746b2bc, (q31_t)0x95ae5c9f, (q31_t)0x47417a9b, (q31_t)0x95aadd11, (q31_t)0x473c424e, (q31_t)0x95a75dc4, (q31_t)0x473709d5, (q31_t)0x95a3deb9,
+  (q31_t)0x4731d131, (q31_t)0x95a05ff0, (q31_t)0x472c9860, (q31_t)0x959ce169, (q31_t)0x47275f63, (q31_t)0x95996323, (q31_t)0x4722263b, (q31_t)0x9595e51e,
+  (q31_t)0x471cece7, (q31_t)0x9592675c, (q31_t)0x4717b367, (q31_t)0x958ee9db, (q31_t)0x471279ba, (q31_t)0x958b6c9b, (q31_t)0x470d3fe3, (q31_t)0x9587ef9e,
+  (q31_t)0x470805df, (q31_t)0x958472e2, (q31_t)0x4702cbaf, (q31_t)0x9580f667, (q31_t)0x46fd9154, (q31_t)0x957d7a2f, (q31_t)0x46f856cd, (q31_t)0x9579fe38,
+  (q31_t)0x46f31c1a, (q31_t)0x95768283, (q31_t)0x46ede13b, (q31_t)0x9573070f, (q31_t)0x46e8a631, (q31_t)0x956f8bdd, (q31_t)0x46e36afb, (q31_t)0x956c10ed,
+  (q31_t)0x46de2f99, (q31_t)0x9568963f, (q31_t)0x46d8f40b, (q31_t)0x95651bd2, (q31_t)0x46d3b852, (q31_t)0x9561a1a8, (q31_t)0x46ce7c6d, (q31_t)0x955e27bf,
+  (q31_t)0x46c9405c, (q31_t)0x955aae17, (q31_t)0x46c40420, (q31_t)0x955734b2, (q31_t)0x46bec7b8, (q31_t)0x9553bb8e, (q31_t)0x46b98b24, (q31_t)0x955042ac,
+  (q31_t)0x46b44e65, (q31_t)0x954cca0c, (q31_t)0x46af117a, (q31_t)0x954951ae, (q31_t)0x46a9d464, (q31_t)0x9545d992, (q31_t)0x46a49722, (q31_t)0x954261b7,
+  (q31_t)0x469f59b4, (q31_t)0x953eea1e, (q31_t)0x469a1c1b, (q31_t)0x953b72c7, (q31_t)0x4694de56, (q31_t)0x9537fbb2, (q31_t)0x468fa066, (q31_t)0x953484df,
+  (q31_t)0x468a624a, (q31_t)0x95310e4e, (q31_t)0x46852403, (q31_t)0x952d97fe, (q31_t)0x467fe590, (q31_t)0x952a21f1, (q31_t)0x467aa6f2, (q31_t)0x9526ac25,
+  (q31_t)0x46756828, (q31_t)0x9523369c, (q31_t)0x46702933, (q31_t)0x951fc154, (q31_t)0x466aea12, (q31_t)0x951c4c4e, (q31_t)0x4665aac6, (q31_t)0x9518d78a,
+  (q31_t)0x46606b4e, (q31_t)0x95156308, (q31_t)0x465b2bab, (q31_t)0x9511eec8, (q31_t)0x4655ebdd, (q31_t)0x950e7aca, (q31_t)0x4650abe3, (q31_t)0x950b070e,
+  (q31_t)0x464b6bbe, (q31_t)0x95079394, (q31_t)0x46462b6d, (q31_t)0x9504205c, (q31_t)0x4640eaf2, (q31_t)0x9500ad66, (q31_t)0x463baa4a, (q31_t)0x94fd3ab1,
+  (q31_t)0x46366978, (q31_t)0x94f9c83f, (q31_t)0x4631287a, (q31_t)0x94f6560f, (q31_t)0x462be751, (q31_t)0x94f2e421, (q31_t)0x4626a5fd, (q31_t)0x94ef7275,
+  (q31_t)0x4621647d, (q31_t)0x94ec010b, (q31_t)0x461c22d2, (q31_t)0x94e88fe3, (q31_t)0x4616e0fc, (q31_t)0x94e51efd, (q31_t)0x46119efa, (q31_t)0x94e1ae59,
+  (q31_t)0x460c5cce, (q31_t)0x94de3df8, (q31_t)0x46071a76, (q31_t)0x94dacdd8, (q31_t)0x4601d7f3, (q31_t)0x94d75dfa, (q31_t)0x45fc9545, (q31_t)0x94d3ee5f,
+  (q31_t)0x45f7526b, (q31_t)0x94d07f05, (q31_t)0x45f20f67, (q31_t)0x94cd0fee, (q31_t)0x45eccc37, (q31_t)0x94c9a119, (q31_t)0x45e788dc, (q31_t)0x94c63286,
+  (q31_t)0x45e24556, (q31_t)0x94c2c435, (q31_t)0x45dd01a5, (q31_t)0x94bf5627, (q31_t)0x45d7bdc9, (q31_t)0x94bbe85a, (q31_t)0x45d279c2, (q31_t)0x94b87ad0,
+  (q31_t)0x45cd358f, (q31_t)0x94b50d87, (q31_t)0x45c7f132, (q31_t)0x94b1a081, (q31_t)0x45c2acaa, (q31_t)0x94ae33be, (q31_t)0x45bd67f6, (q31_t)0x94aac73c,
+  (q31_t)0x45b82318, (q31_t)0x94a75afd, (q31_t)0x45b2de0e, (q31_t)0x94a3eeff, (q31_t)0x45ad98da, (q31_t)0x94a08344, (q31_t)0x45a8537a, (q31_t)0x949d17cc,
+  (q31_t)0x45a30df0, (q31_t)0x9499ac95, (q31_t)0x459dc83b, (q31_t)0x949641a1, (q31_t)0x4598825a, (q31_t)0x9492d6ef, (q31_t)0x45933c4f, (q31_t)0x948f6c7f,
+  (q31_t)0x458df619, (q31_t)0x948c0252, (q31_t)0x4588afb8, (q31_t)0x94889867, (q31_t)0x4583692c, (q31_t)0x94852ebe, (q31_t)0x457e2275, (q31_t)0x9481c557,
+  (q31_t)0x4578db93, (q31_t)0x947e5c33, (q31_t)0x45739487, (q31_t)0x947af351, (q31_t)0x456e4d4f, (q31_t)0x94778ab1, (q31_t)0x456905ed, (q31_t)0x94742254,
+  (q31_t)0x4563be60, (q31_t)0x9470ba39, (q31_t)0x455e76a8, (q31_t)0x946d5260, (q31_t)0x45592ec6, (q31_t)0x9469eaca, (q31_t)0x4553e6b8, (q31_t)0x94668376,
+  (q31_t)0x454e9e80, (q31_t)0x94631c65, (q31_t)0x4549561d, (q31_t)0x945fb596, (q31_t)0x45440d90, (q31_t)0x945c4f09, (q31_t)0x453ec4d7, (q31_t)0x9458e8bf,
+  (q31_t)0x45397bf4, (q31_t)0x945582b7, (q31_t)0x453432e6, (q31_t)0x94521cf1, (q31_t)0x452ee9ae, (q31_t)0x944eb76e, (q31_t)0x4529a04b, (q31_t)0x944b522d,
+  (q31_t)0x452456bd, (q31_t)0x9447ed2f, (q31_t)0x451f0d04, (q31_t)0x94448873, (q31_t)0x4519c321, (q31_t)0x944123fa, (q31_t)0x45147913, (q31_t)0x943dbfc3,
+  (q31_t)0x450f2edb, (q31_t)0x943a5bcf, (q31_t)0x4509e478, (q31_t)0x9436f81d, (q31_t)0x450499eb, (q31_t)0x943394ad, (q31_t)0x44ff4f32, (q31_t)0x94303180,
+  (q31_t)0x44fa0450, (q31_t)0x942cce96, (q31_t)0x44f4b943, (q31_t)0x94296bee, (q31_t)0x44ef6e0b, (q31_t)0x94260989, (q31_t)0x44ea22a9, (q31_t)0x9422a766,
+  (q31_t)0x44e4d71c, (q31_t)0x941f4585, (q31_t)0x44df8b64, (q31_t)0x941be3e8, (q31_t)0x44da3f83, (q31_t)0x9418828c, (q31_t)0x44d4f376, (q31_t)0x94152174,
+  (q31_t)0x44cfa740, (q31_t)0x9411c09e, (q31_t)0x44ca5adf, (q31_t)0x940e600a, (q31_t)0x44c50e53, (q31_t)0x940affb9, (q31_t)0x44bfc19d, (q31_t)0x94079fab,
+  (q31_t)0x44ba74bd, (q31_t)0x94043fdf, (q31_t)0x44b527b2, (q31_t)0x9400e056, (q31_t)0x44afda7d, (q31_t)0x93fd810f, (q31_t)0x44aa8d1d, (q31_t)0x93fa220b,
+  (q31_t)0x44a53f93, (q31_t)0x93f6c34a, (q31_t)0x449ff1df, (q31_t)0x93f364cb, (q31_t)0x449aa400, (q31_t)0x93f0068f, (q31_t)0x449555f7, (q31_t)0x93eca896,
+  (q31_t)0x449007c4, (q31_t)0x93e94adf, (q31_t)0x448ab967, (q31_t)0x93e5ed6b, (q31_t)0x44856adf, (q31_t)0x93e2903a, (q31_t)0x44801c2d, (q31_t)0x93df334c,
+  (q31_t)0x447acd50, (q31_t)0x93dbd6a0, (q31_t)0x44757e4a, (q31_t)0x93d87a36, (q31_t)0x44702f19, (q31_t)0x93d51e10, (q31_t)0x446adfbe, (q31_t)0x93d1c22c,
+  (q31_t)0x44659039, (q31_t)0x93ce668b, (q31_t)0x44604089, (q31_t)0x93cb0b2d, (q31_t)0x445af0b0, (q31_t)0x93c7b011, (q31_t)0x4455a0ac, (q31_t)0x93c45539,
+  (q31_t)0x4450507e, (q31_t)0x93c0faa3, (q31_t)0x444b0026, (q31_t)0x93bda04f, (q31_t)0x4445afa4, (q31_t)0x93ba463f, (q31_t)0x44405ef8, (q31_t)0x93b6ec71,
+  (q31_t)0x443b0e21, (q31_t)0x93b392e6, (q31_t)0x4435bd21, (q31_t)0x93b0399e, (q31_t)0x44306bf6, (q31_t)0x93ace099, (q31_t)0x442b1aa2, (q31_t)0x93a987d6,
+  (q31_t)0x4425c923, (q31_t)0x93a62f57, (q31_t)0x4420777b, (q31_t)0x93a2d71a, (q31_t)0x441b25a8, (q31_t)0x939f7f20, (q31_t)0x4415d3ab, (q31_t)0x939c2769,
+  (q31_t)0x44108184, (q31_t)0x9398cff5, (q31_t)0x440b2f34, (q31_t)0x939578c3, (q31_t)0x4405dcb9, (q31_t)0x939221d5, (q31_t)0x44008a14, (q31_t)0x938ecb29,
+  (q31_t)0x43fb3746, (q31_t)0x938b74c1, (q31_t)0x43f5e44d, (q31_t)0x93881e9b, (q31_t)0x43f0912b, (q31_t)0x9384c8b8, (q31_t)0x43eb3ddf, (q31_t)0x93817318,
+  (q31_t)0x43e5ea68, (q31_t)0x937e1dbb, (q31_t)0x43e096c8, (q31_t)0x937ac8a1, (q31_t)0x43db42fe, (q31_t)0x937773ca, (q31_t)0x43d5ef0a, (q31_t)0x93741f35,
+  (q31_t)0x43d09aed, (q31_t)0x9370cae4, (q31_t)0x43cb46a5, (q31_t)0x936d76d6, (q31_t)0x43c5f234, (q31_t)0x936a230a, (q31_t)0x43c09d99, (q31_t)0x9366cf82,
+  (q31_t)0x43bb48d4, (q31_t)0x93637c3d, (q31_t)0x43b5f3e5, (q31_t)0x9360293a, (q31_t)0x43b09ecc, (q31_t)0x935cd67b, (q31_t)0x43ab498a, (q31_t)0x935983ff,
+  (q31_t)0x43a5f41e, (q31_t)0x935631c5, (q31_t)0x43a09e89, (q31_t)0x9352dfcf, (q31_t)0x439b48c9, (q31_t)0x934f8e1c, (q31_t)0x4395f2e0, (q31_t)0x934c3cab,
+  (q31_t)0x43909ccd, (q31_t)0x9348eb7e, (q31_t)0x438b4691, (q31_t)0x93459a94, (q31_t)0x4385f02a, (q31_t)0x934249ed, (q31_t)0x4380999b, (q31_t)0x933ef989,
+  (q31_t)0x437b42e1, (q31_t)0x933ba968, (q31_t)0x4375ebfe, (q31_t)0x9338598a, (q31_t)0x437094f1, (q31_t)0x933509f0, (q31_t)0x436b3dbb, (q31_t)0x9331ba98,
+  (q31_t)0x4365e65b, (q31_t)0x932e6b84, (q31_t)0x43608ed2, (q31_t)0x932b1cb2, (q31_t)0x435b371f, (q31_t)0x9327ce24, (q31_t)0x4355df42, (q31_t)0x93247fd9,
+  (q31_t)0x4350873c, (q31_t)0x932131d1, (q31_t)0x434b2f0c, (q31_t)0x931de40c, (q31_t)0x4345d6b3, (q31_t)0x931a968b, (q31_t)0x43407e31, (q31_t)0x9317494c,
+  (q31_t)0x433b2585, (q31_t)0x9313fc51, (q31_t)0x4335ccaf, (q31_t)0x9310af99, (q31_t)0x433073b0, (q31_t)0x930d6324, (q31_t)0x432b1a87, (q31_t)0x930a16f3,
+  (q31_t)0x4325c135, (q31_t)0x9306cb04, (q31_t)0x432067ba, (q31_t)0x93037f59, (q31_t)0x431b0e15, (q31_t)0x930033f1, (q31_t)0x4315b447, (q31_t)0x92fce8cc,
+  (q31_t)0x43105a50, (q31_t)0x92f99deb, (q31_t)0x430b002f, (q31_t)0x92f6534c, (q31_t)0x4305a5e5, (q31_t)0x92f308f1, (q31_t)0x43004b71, (q31_t)0x92efbeda,
+  (q31_t)0x42faf0d4, (q31_t)0x92ec7505, (q31_t)0x42f5960e, (q31_t)0x92e92b74, (q31_t)0x42f03b1e, (q31_t)0x92e5e226, (q31_t)0x42eae005, (q31_t)0x92e2991c,
+  (q31_t)0x42e584c3, (q31_t)0x92df5054, (q31_t)0x42e02958, (q31_t)0x92dc07d0, (q31_t)0x42dacdc3, (q31_t)0x92d8bf90, (q31_t)0x42d57205, (q31_t)0x92d57792,
+  (q31_t)0x42d0161e, (q31_t)0x92d22fd9, (q31_t)0x42caba0e, (q31_t)0x92cee862, (q31_t)0x42c55dd4, (q31_t)0x92cba12f, (q31_t)0x42c00172, (q31_t)0x92c85a3f,
+  (q31_t)0x42baa4e6, (q31_t)0x92c51392, (q31_t)0x42b54831, (q31_t)0x92c1cd29, (q31_t)0x42afeb53, (q31_t)0x92be8703, (q31_t)0x42aa8e4b, (q31_t)0x92bb4121,
+  (q31_t)0x42a5311b, (q31_t)0x92b7fb82, (q31_t)0x429fd3c1, (q31_t)0x92b4b626, (q31_t)0x429a763f, (q31_t)0x92b1710e, (q31_t)0x42951893, (q31_t)0x92ae2c3a,
+  (q31_t)0x428fbabe, (q31_t)0x92aae7a8, (q31_t)0x428a5cc0, (q31_t)0x92a7a35a, (q31_t)0x4284fe99, (q31_t)0x92a45f50, (q31_t)0x427fa049, (q31_t)0x92a11b89,
+  (q31_t)0x427a41d0, (q31_t)0x929dd806, (q31_t)0x4274e32e, (q31_t)0x929a94c6, (q31_t)0x426f8463, (q31_t)0x929751c9, (q31_t)0x426a256f, (q31_t)0x92940f10,
+  (q31_t)0x4264c653, (q31_t)0x9290cc9b, (q31_t)0x425f670d, (q31_t)0x928d8a69, (q31_t)0x425a079e, (q31_t)0x928a487a, (q31_t)0x4254a806, (q31_t)0x928706cf,
+  (q31_t)0x424f4845, (q31_t)0x9283c568, (q31_t)0x4249e85c, (q31_t)0x92808444, (q31_t)0x42448849, (q31_t)0x927d4363, (q31_t)0x423f280e, (q31_t)0x927a02c7,
+  (q31_t)0x4239c7aa, (q31_t)0x9276c26d, (q31_t)0x4234671d, (q31_t)0x92738258, (q31_t)0x422f0667, (q31_t)0x92704286, (q31_t)0x4229a588, (q31_t)0x926d02f7,
+  (q31_t)0x42244481, (q31_t)0x9269c3ac, (q31_t)0x421ee350, (q31_t)0x926684a5, (q31_t)0x421981f7, (q31_t)0x926345e1, (q31_t)0x42142075, (q31_t)0x92600761,
+  (q31_t)0x420ebecb, (q31_t)0x925cc924, (q31_t)0x42095cf7, (q31_t)0x92598b2b, (q31_t)0x4203fafb, (q31_t)0x92564d76, (q31_t)0x41fe98d6, (q31_t)0x92531005,
+  (q31_t)0x41f93689, (q31_t)0x924fd2d7, (q31_t)0x41f3d413, (q31_t)0x924c95ec, (q31_t)0x41ee7174, (q31_t)0x92495946, (q31_t)0x41e90eac, (q31_t)0x92461ce3,
+  (q31_t)0x41e3abbc, (q31_t)0x9242e0c4, (q31_t)0x41de48a3, (q31_t)0x923fa4e8, (q31_t)0x41d8e561, (q31_t)0x923c6950, (q31_t)0x41d381f7, (q31_t)0x92392dfc,
+  (q31_t)0x41ce1e65, (q31_t)0x9235f2ec, (q31_t)0x41c8baa9, (q31_t)0x9232b81f, (q31_t)0x41c356c5, (q31_t)0x922f7d96, (q31_t)0x41bdf2b9, (q31_t)0x922c4351,
+  (q31_t)0x41b88e84, (q31_t)0x9229094f, (q31_t)0x41b32a26, (q31_t)0x9225cf91, (q31_t)0x41adc5a0, (q31_t)0x92229617, (q31_t)0x41a860f1, (q31_t)0x921f5ce1,
+  (q31_t)0x41a2fc1a, (q31_t)0x921c23ef, (q31_t)0x419d971b, (q31_t)0x9218eb40, (q31_t)0x419831f3, (q31_t)0x9215b2d5, (q31_t)0x4192cca2, (q31_t)0x92127aae,
+  (q31_t)0x418d6729, (q31_t)0x920f42cb, (q31_t)0x41880188, (q31_t)0x920c0b2c, (q31_t)0x41829bbe, (q31_t)0x9208d3d0, (q31_t)0x417d35cb, (q31_t)0x92059cb8,
+  (q31_t)0x4177cfb1, (q31_t)0x920265e4, (q31_t)0x4172696e, (q31_t)0x91ff2f54, (q31_t)0x416d0302, (q31_t)0x91fbf908, (q31_t)0x41679c6f, (q31_t)0x91f8c300,
+  (q31_t)0x416235b2, (q31_t)0x91f58d3b, (q31_t)0x415ccece, (q31_t)0x91f257bb, (q31_t)0x415767c1, (q31_t)0x91ef227e, (q31_t)0x4152008c, (q31_t)0x91ebed85,
+  (q31_t)0x414c992f, (q31_t)0x91e8b8d0, (q31_t)0x414731a9, (q31_t)0x91e5845f, (q31_t)0x4141c9fb, (q31_t)0x91e25032, (q31_t)0x413c6225, (q31_t)0x91df1c49,
+  (q31_t)0x4136fa27, (q31_t)0x91dbe8a4, (q31_t)0x41319200, (q31_t)0x91d8b542, (q31_t)0x412c29b1, (q31_t)0x91d58225, (q31_t)0x4126c13a, (q31_t)0x91d24f4c,
+  (q31_t)0x4121589b, (q31_t)0x91cf1cb6, (q31_t)0x411befd3, (q31_t)0x91cbea65, (q31_t)0x411686e4, (q31_t)0x91c8b857, (q31_t)0x41111dcc, (q31_t)0x91c5868e,
+  (q31_t)0x410bb48c, (q31_t)0x91c25508, (q31_t)0x41064b24, (q31_t)0x91bf23c7, (q31_t)0x4100e194, (q31_t)0x91bbf2c9, (q31_t)0x40fb77dc, (q31_t)0x91b8c210,
+  (q31_t)0x40f60dfb, (q31_t)0x91b5919a, (q31_t)0x40f0a3f3, (q31_t)0x91b26169, (q31_t)0x40eb39c3, (q31_t)0x91af317c, (q31_t)0x40e5cf6a, (q31_t)0x91ac01d2,
+  (q31_t)0x40e064ea, (q31_t)0x91a8d26d, (q31_t)0x40dafa41, (q31_t)0x91a5a34c, (q31_t)0x40d58f71, (q31_t)0x91a2746f, (q31_t)0x40d02478, (q31_t)0x919f45d6,
+  (q31_t)0x40cab958, (q31_t)0x919c1781, (q31_t)0x40c54e0f, (q31_t)0x9198e970, (q31_t)0x40bfe29f, (q31_t)0x9195bba3, (q31_t)0x40ba7706, (q31_t)0x91928e1a,
+  (q31_t)0x40b50b46, (q31_t)0x918f60d6, (q31_t)0x40af9f5e, (q31_t)0x918c33d5, (q31_t)0x40aa334e, (q31_t)0x91890719, (q31_t)0x40a4c716, (q31_t)0x9185daa1,
+  (q31_t)0x409f5ab6, (q31_t)0x9182ae6d, (q31_t)0x4099ee2e, (q31_t)0x917f827d, (q31_t)0x4094817f, (q31_t)0x917c56d1, (q31_t)0x408f14a7, (q31_t)0x91792b6a,
+  (q31_t)0x4089a7a8, (q31_t)0x91760047, (q31_t)0x40843a81, (q31_t)0x9172d567, (q31_t)0x407ecd32, (q31_t)0x916faacc, (q31_t)0x40795fbc, (q31_t)0x916c8076,
+  (q31_t)0x4073f21d, (q31_t)0x91695663, (q31_t)0x406e8457, (q31_t)0x91662c95, (q31_t)0x40691669, (q31_t)0x9163030b, (q31_t)0x4063a854, (q31_t)0x915fd9c5,
+  (q31_t)0x405e3a16, (q31_t)0x915cb0c3, (q31_t)0x4058cbb1, (q31_t)0x91598806, (q31_t)0x40535d24, (q31_t)0x91565f8d, (q31_t)0x404dee70, (q31_t)0x91533758,
+  (q31_t)0x40487f94, (q31_t)0x91500f67, (q31_t)0x40431090, (q31_t)0x914ce7bb, (q31_t)0x403da165, (q31_t)0x9149c053, (q31_t)0x40383212, (q31_t)0x9146992f,
+  (q31_t)0x4032c297, (q31_t)0x91437250, (q31_t)0x402d52f5, (q31_t)0x91404bb5, (q31_t)0x4027e32b, (q31_t)0x913d255e, (q31_t)0x4022733a, (q31_t)0x9139ff4b,
+  (q31_t)0x401d0321, (q31_t)0x9136d97d, (q31_t)0x401792e0, (q31_t)0x9133b3f3, (q31_t)0x40122278, (q31_t)0x91308eae, (q31_t)0x400cb1e9, (q31_t)0x912d69ad,
+  (q31_t)0x40074132, (q31_t)0x912a44f0, (q31_t)0x4001d053, (q31_t)0x91272078, (q31_t)0x3ffc5f4d, (q31_t)0x9123fc44, (q31_t)0x3ff6ee1f, (q31_t)0x9120d854,
+  (q31_t)0x3ff17cca, (q31_t)0x911db4a9, (q31_t)0x3fec0b4e, (q31_t)0x911a9142, (q31_t)0x3fe699aa, (q31_t)0x91176e1f, (q31_t)0x3fe127df, (q31_t)0x91144b41,
+  (q31_t)0x3fdbb5ec, (q31_t)0x911128a8, (q31_t)0x3fd643d2, (q31_t)0x910e0653, (q31_t)0x3fd0d191, (q31_t)0x910ae442, (q31_t)0x3fcb5f28, (q31_t)0x9107c276,
+  (q31_t)0x3fc5ec98, (q31_t)0x9104a0ee, (q31_t)0x3fc079e0, (q31_t)0x91017faa, (q31_t)0x3fbb0702, (q31_t)0x90fe5eab, (q31_t)0x3fb593fb, (q31_t)0x90fb3df1,
+  (q31_t)0x3fb020ce, (q31_t)0x90f81d7b, (q31_t)0x3faaad79, (q31_t)0x90f4fd4a, (q31_t)0x3fa539fd, (q31_t)0x90f1dd5d, (q31_t)0x3f9fc65a, (q31_t)0x90eebdb4,
+  (q31_t)0x3f9a5290, (q31_t)0x90eb9e50, (q31_t)0x3f94de9e, (q31_t)0x90e87f31, (q31_t)0x3f8f6a85, (q31_t)0x90e56056, (q31_t)0x3f89f645, (q31_t)0x90e241bf,
+  (q31_t)0x3f8481dd, (q31_t)0x90df236e, (q31_t)0x3f7f0d4f, (q31_t)0x90dc0560, (q31_t)0x3f799899, (q31_t)0x90d8e798, (q31_t)0x3f7423bc, (q31_t)0x90d5ca13,
+  (q31_t)0x3f6eaeb8, (q31_t)0x90d2acd4, (q31_t)0x3f69398d, (q31_t)0x90cf8fd9, (q31_t)0x3f63c43b, (q31_t)0x90cc7322, (q31_t)0x3f5e4ec2, (q31_t)0x90c956b1,
+  (q31_t)0x3f58d921, (q31_t)0x90c63a83, (q31_t)0x3f53635a, (q31_t)0x90c31e9b, (q31_t)0x3f4ded6b, (q31_t)0x90c002f7, (q31_t)0x3f487755, (q31_t)0x90bce797,
+  (q31_t)0x3f430119, (q31_t)0x90b9cc7d, (q31_t)0x3f3d8ab5, (q31_t)0x90b6b1a6, (q31_t)0x3f38142a, (q31_t)0x90b39715, (q31_t)0x3f329d79, (q31_t)0x90b07cc8,
+  (q31_t)0x3f2d26a0, (q31_t)0x90ad62c0, (q31_t)0x3f27afa1, (q31_t)0x90aa48fd, (q31_t)0x3f22387a, (q31_t)0x90a72f7e, (q31_t)0x3f1cc12c, (q31_t)0x90a41644,
+  (q31_t)0x3f1749b8, (q31_t)0x90a0fd4e, (q31_t)0x3f11d21d, (q31_t)0x909de49e, (q31_t)0x3f0c5a5a, (q31_t)0x909acc32, (q31_t)0x3f06e271, (q31_t)0x9097b40a,
+  (q31_t)0x3f016a61, (q31_t)0x90949c28, (q31_t)0x3efbf22a, (q31_t)0x9091848a, (q31_t)0x3ef679cc, (q31_t)0x908e6d31, (q31_t)0x3ef10148, (q31_t)0x908b561c,
+  (q31_t)0x3eeb889c, (q31_t)0x90883f4d, (q31_t)0x3ee60fca, (q31_t)0x908528c2, (q31_t)0x3ee096d1, (q31_t)0x9082127c, (q31_t)0x3edb1db1, (q31_t)0x907efc7a,
+  (q31_t)0x3ed5a46b, (q31_t)0x907be6be, (q31_t)0x3ed02afd, (q31_t)0x9078d146, (q31_t)0x3ecab169, (q31_t)0x9075bc13, (q31_t)0x3ec537ae, (q31_t)0x9072a725,
+  (q31_t)0x3ebfbdcd, (q31_t)0x906f927c, (q31_t)0x3eba43c4, (q31_t)0x906c7e17, (q31_t)0x3eb4c995, (q31_t)0x906969f8, (q31_t)0x3eaf4f40, (q31_t)0x9066561d,
+  (q31_t)0x3ea9d4c3, (q31_t)0x90634287, (q31_t)0x3ea45a21, (q31_t)0x90602f35, (q31_t)0x3e9edf57, (q31_t)0x905d1c29, (q31_t)0x3e996467, (q31_t)0x905a0962,
+  (q31_t)0x3e93e950, (q31_t)0x9056f6df, (q31_t)0x3e8e6e12, (q31_t)0x9053e4a1, (q31_t)0x3e88f2ae, (q31_t)0x9050d2a9, (q31_t)0x3e837724, (q31_t)0x904dc0f5,
+  (q31_t)0x3e7dfb73, (q31_t)0x904aaf86, (q31_t)0x3e787f9b, (q31_t)0x90479e5c, (q31_t)0x3e73039d, (q31_t)0x90448d76, (q31_t)0x3e6d8778, (q31_t)0x90417cd6,
+  (q31_t)0x3e680b2c, (q31_t)0x903e6c7b, (q31_t)0x3e628ebb, (q31_t)0x903b5c64, (q31_t)0x3e5d1222, (q31_t)0x90384c93, (q31_t)0x3e579564, (q31_t)0x90353d06,
+  (q31_t)0x3e52187f, (q31_t)0x90322dbf, (q31_t)0x3e4c9b73, (q31_t)0x902f1ebc, (q31_t)0x3e471e41, (q31_t)0x902c0fff, (q31_t)0x3e41a0e8, (q31_t)0x90290186,
+  (q31_t)0x3e3c2369, (q31_t)0x9025f352, (q31_t)0x3e36a5c4, (q31_t)0x9022e564, (q31_t)0x3e3127f9, (q31_t)0x901fd7ba, (q31_t)0x3e2baa07, (q31_t)0x901cca55,
+  (q31_t)0x3e262bee, (q31_t)0x9019bd36, (q31_t)0x3e20adaf, (q31_t)0x9016b05b, (q31_t)0x3e1b2f4a, (q31_t)0x9013a3c5, (q31_t)0x3e15b0bf, (q31_t)0x90109775,
+  (q31_t)0x3e10320d, (q31_t)0x900d8b69, (q31_t)0x3e0ab336, (q31_t)0x900a7fa3, (q31_t)0x3e053437, (q31_t)0x90077422, (q31_t)0x3dffb513, (q31_t)0x900468e5,
+  (q31_t)0x3dfa35c8, (q31_t)0x90015dee, (q31_t)0x3df4b657, (q31_t)0x8ffe533c, (q31_t)0x3def36c0, (q31_t)0x8ffb48cf, (q31_t)0x3de9b703, (q31_t)0x8ff83ea7,
+  (q31_t)0x3de4371f, (q31_t)0x8ff534c4, (q31_t)0x3ddeb716, (q31_t)0x8ff22b26, (q31_t)0x3dd936e6, (q31_t)0x8fef21ce, (q31_t)0x3dd3b690, (q31_t)0x8fec18ba,
+  (q31_t)0x3dce3614, (q31_t)0x8fe90fec, (q31_t)0x3dc8b571, (q31_t)0x8fe60763, (q31_t)0x3dc334a9, (q31_t)0x8fe2ff1f, (q31_t)0x3dbdb3ba, (q31_t)0x8fdff720,
+  (q31_t)0x3db832a6, (q31_t)0x8fdcef66, (q31_t)0x3db2b16b, (q31_t)0x8fd9e7f2, (q31_t)0x3dad300b, (q31_t)0x8fd6e0c2, (q31_t)0x3da7ae84, (q31_t)0x8fd3d9d8,
+  (q31_t)0x3da22cd7, (q31_t)0x8fd0d333, (q31_t)0x3d9cab04, (q31_t)0x8fcdccd3, (q31_t)0x3d97290b, (q31_t)0x8fcac6b9, (q31_t)0x3d91a6ed, (q31_t)0x8fc7c0e3,
+  (q31_t)0x3d8c24a8, (q31_t)0x8fc4bb53, (q31_t)0x3d86a23d, (q31_t)0x8fc1b608, (q31_t)0x3d811fac, (q31_t)0x8fbeb103, (q31_t)0x3d7b9cf6, (q31_t)0x8fbbac42,
+  (q31_t)0x3d761a19, (q31_t)0x8fb8a7c7, (q31_t)0x3d709717, (q31_t)0x8fb5a391, (q31_t)0x3d6b13ee, (q31_t)0x8fb29fa0, (q31_t)0x3d6590a0, (q31_t)0x8faf9bf5,
+  (q31_t)0x3d600d2c, (q31_t)0x8fac988f, (q31_t)0x3d5a8992, (q31_t)0x8fa9956e, (q31_t)0x3d5505d2, (q31_t)0x8fa69293, (q31_t)0x3d4f81ec, (q31_t)0x8fa38ffc,
+  (q31_t)0x3d49fde1, (q31_t)0x8fa08dab, (q31_t)0x3d4479b0, (q31_t)0x8f9d8ba0, (q31_t)0x3d3ef559, (q31_t)0x8f9a89da, (q31_t)0x3d3970dc, (q31_t)0x8f978859,
+  (q31_t)0x3d33ec39, (q31_t)0x8f94871d, (q31_t)0x3d2e6771, (q31_t)0x8f918627, (q31_t)0x3d28e282, (q31_t)0x8f8e8576, (q31_t)0x3d235d6f, (q31_t)0x8f8b850a,
+  (q31_t)0x3d1dd835, (q31_t)0x8f8884e4, (q31_t)0x3d1852d6, (q31_t)0x8f858503, (q31_t)0x3d12cd51, (q31_t)0x8f828568, (q31_t)0x3d0d47a6, (q31_t)0x8f7f8612,
+  (q31_t)0x3d07c1d6, (q31_t)0x8f7c8701, (q31_t)0x3d023be0, (q31_t)0x8f798836, (q31_t)0x3cfcb5c4, (q31_t)0x8f7689b0, (q31_t)0x3cf72f83, (q31_t)0x8f738b70,
+  (q31_t)0x3cf1a91c, (q31_t)0x8f708d75, (q31_t)0x3cec2290, (q31_t)0x8f6d8fbf, (q31_t)0x3ce69bde, (q31_t)0x8f6a924f, (q31_t)0x3ce11507, (q31_t)0x8f679525,
+  (q31_t)0x3cdb8e09, (q31_t)0x8f649840, (q31_t)0x3cd606e7, (q31_t)0x8f619ba0, (q31_t)0x3cd07f9f, (q31_t)0x8f5e9f46, (q31_t)0x3ccaf831, (q31_t)0x8f5ba331,
+  (q31_t)0x3cc5709e, (q31_t)0x8f58a761, (q31_t)0x3cbfe8e5, (q31_t)0x8f55abd8, (q31_t)0x3cba6107, (q31_t)0x8f52b093, (q31_t)0x3cb4d904, (q31_t)0x8f4fb595,
+  (q31_t)0x3caf50da, (q31_t)0x8f4cbadb, (q31_t)0x3ca9c88c, (q31_t)0x8f49c067, (q31_t)0x3ca44018, (q31_t)0x8f46c639, (q31_t)0x3c9eb77f, (q31_t)0x8f43cc50,
+  (q31_t)0x3c992ec0, (q31_t)0x8f40d2ad, (q31_t)0x3c93a5dc, (q31_t)0x8f3dd950, (q31_t)0x3c8e1cd3, (q31_t)0x8f3ae038, (q31_t)0x3c8893a4, (q31_t)0x8f37e765,
+  (q31_t)0x3c830a50, (q31_t)0x8f34eed8, (q31_t)0x3c7d80d6, (q31_t)0x8f31f691, (q31_t)0x3c77f737, (q31_t)0x8f2efe8f, (q31_t)0x3c726d73, (q31_t)0x8f2c06d3,
+  (q31_t)0x3c6ce38a, (q31_t)0x8f290f5c, (q31_t)0x3c67597b, (q31_t)0x8f26182b, (q31_t)0x3c61cf48, (q31_t)0x8f232140, (q31_t)0x3c5c44ee, (q31_t)0x8f202a9a,
+  (q31_t)0x3c56ba70, (q31_t)0x8f1d343a, (q31_t)0x3c512fcc, (q31_t)0x8f1a3e1f, (q31_t)0x3c4ba504, (q31_t)0x8f17484b, (q31_t)0x3c461a16, (q31_t)0x8f1452bb,
+  (q31_t)0x3c408f03, (q31_t)0x8f115d72, (q31_t)0x3c3b03ca, (q31_t)0x8f0e686e, (q31_t)0x3c35786d, (q31_t)0x8f0b73b0, (q31_t)0x3c2fecea, (q31_t)0x8f087f37,
+  (q31_t)0x3c2a6142, (q31_t)0x8f058b04, (q31_t)0x3c24d575, (q31_t)0x8f029717, (q31_t)0x3c1f4983, (q31_t)0x8effa370, (q31_t)0x3c19bd6c, (q31_t)0x8efcb00e,
+  (q31_t)0x3c143130, (q31_t)0x8ef9bcf2, (q31_t)0x3c0ea4cf, (q31_t)0x8ef6ca1c, (q31_t)0x3c091849, (q31_t)0x8ef3d78b, (q31_t)0x3c038b9e, (q31_t)0x8ef0e540,
+  (q31_t)0x3bfdfecd, (q31_t)0x8eedf33b, (q31_t)0x3bf871d8, (q31_t)0x8eeb017c, (q31_t)0x3bf2e4be, (q31_t)0x8ee81002, (q31_t)0x3bed577e, (q31_t)0x8ee51ece,
+  (q31_t)0x3be7ca1a, (q31_t)0x8ee22de0, (q31_t)0x3be23c91, (q31_t)0x8edf3d38, (q31_t)0x3bdcaee3, (q31_t)0x8edc4cd5, (q31_t)0x3bd72110, (q31_t)0x8ed95cb8,
+  (q31_t)0x3bd19318, (q31_t)0x8ed66ce1, (q31_t)0x3bcc04fb, (q31_t)0x8ed37d50, (q31_t)0x3bc676b9, (q31_t)0x8ed08e05, (q31_t)0x3bc0e853, (q31_t)0x8ecd9eff,
+  (q31_t)0x3bbb59c7, (q31_t)0x8ecab040, (q31_t)0x3bb5cb17, (q31_t)0x8ec7c1c6, (q31_t)0x3bb03c42, (q31_t)0x8ec4d392, (q31_t)0x3baaad48, (q31_t)0x8ec1e5a4,
+  (q31_t)0x3ba51e29, (q31_t)0x8ebef7fb, (q31_t)0x3b9f8ee5, (q31_t)0x8ebc0a99, (q31_t)0x3b99ff7d, (q31_t)0x8eb91d7c, (q31_t)0x3b946ff0, (q31_t)0x8eb630a6,
+  (q31_t)0x3b8ee03e, (q31_t)0x8eb34415, (q31_t)0x3b895068, (q31_t)0x8eb057ca, (q31_t)0x3b83c06c, (q31_t)0x8ead6bc5, (q31_t)0x3b7e304c, (q31_t)0x8eaa8006,
+  (q31_t)0x3b78a007, (q31_t)0x8ea7948c, (q31_t)0x3b730f9e, (q31_t)0x8ea4a959, (q31_t)0x3b6d7f10, (q31_t)0x8ea1be6c, (q31_t)0x3b67ee5d, (q31_t)0x8e9ed3c4,
+  (q31_t)0x3b625d86, (q31_t)0x8e9be963, (q31_t)0x3b5ccc8a, (q31_t)0x8e98ff47, (q31_t)0x3b573b69, (q31_t)0x8e961571, (q31_t)0x3b51aa24, (q31_t)0x8e932be2,
+  (q31_t)0x3b4c18ba, (q31_t)0x8e904298, (q31_t)0x3b46872c, (q31_t)0x8e8d5994, (q31_t)0x3b40f579, (q31_t)0x8e8a70d7, (q31_t)0x3b3b63a1, (q31_t)0x8e87885f,
+  (q31_t)0x3b35d1a5, (q31_t)0x8e84a02d, (q31_t)0x3b303f84, (q31_t)0x8e81b841, (q31_t)0x3b2aad3f, (q31_t)0x8e7ed09b, (q31_t)0x3b251ad6, (q31_t)0x8e7be93c,
+  (q31_t)0x3b1f8848, (q31_t)0x8e790222, (q31_t)0x3b19f595, (q31_t)0x8e761b4e, (q31_t)0x3b1462be, (q31_t)0x8e7334c1, (q31_t)0x3b0ecfc3, (q31_t)0x8e704e79,
+  (q31_t)0x3b093ca3, (q31_t)0x8e6d6877, (q31_t)0x3b03a95e, (q31_t)0x8e6a82bc, (q31_t)0x3afe15f6, (q31_t)0x8e679d47, (q31_t)0x3af88269, (q31_t)0x8e64b817,
+  (q31_t)0x3af2eeb7, (q31_t)0x8e61d32e, (q31_t)0x3aed5ae1, (q31_t)0x8e5eee8b, (q31_t)0x3ae7c6e7, (q31_t)0x8e5c0a2e, (q31_t)0x3ae232c9, (q31_t)0x8e592617,
+  (q31_t)0x3adc9e86, (q31_t)0x8e564246, (q31_t)0x3ad70a1f, (q31_t)0x8e535ebb, (q31_t)0x3ad17593, (q31_t)0x8e507b76, (q31_t)0x3acbe0e3, (q31_t)0x8e4d9878,
+  (q31_t)0x3ac64c0f, (q31_t)0x8e4ab5bf, (q31_t)0x3ac0b717, (q31_t)0x8e47d34d, (q31_t)0x3abb21fb, (q31_t)0x8e44f121, (q31_t)0x3ab58cba, (q31_t)0x8e420f3b,
+  (q31_t)0x3aaff755, (q31_t)0x8e3f2d9b, (q31_t)0x3aaa61cc, (q31_t)0x8e3c4c41, (q31_t)0x3aa4cc1e, (q31_t)0x8e396b2e, (q31_t)0x3a9f364d, (q31_t)0x8e368a61,
+  (q31_t)0x3a99a057, (q31_t)0x8e33a9da, (q31_t)0x3a940a3e, (q31_t)0x8e30c999, (q31_t)0x3a8e7400, (q31_t)0x8e2de99e, (q31_t)0x3a88dd9d, (q31_t)0x8e2b09e9,
+  (q31_t)0x3a834717, (q31_t)0x8e282a7b, (q31_t)0x3a7db06d, (q31_t)0x8e254b53, (q31_t)0x3a78199f, (q31_t)0x8e226c71, (q31_t)0x3a7282ac, (q31_t)0x8e1f8dd6,
+  (q31_t)0x3a6ceb96, (q31_t)0x8e1caf80, (q31_t)0x3a67545b, (q31_t)0x8e19d171, (q31_t)0x3a61bcfd, (q31_t)0x8e16f3a9, (q31_t)0x3a5c257a, (q31_t)0x8e141626,
+  (q31_t)0x3a568dd4, (q31_t)0x8e1138ea, (q31_t)0x3a50f609, (q31_t)0x8e0e5bf4, (q31_t)0x3a4b5e1b, (q31_t)0x8e0b7f44, (q31_t)0x3a45c608, (q31_t)0x8e08a2db,
+  (q31_t)0x3a402dd2, (q31_t)0x8e05c6b7, (q31_t)0x3a3a9577, (q31_t)0x8e02eadb, (q31_t)0x3a34fcf9, (q31_t)0x8e000f44, (q31_t)0x3a2f6457, (q31_t)0x8dfd33f4,
+  (q31_t)0x3a29cb91, (q31_t)0x8dfa58ea, (q31_t)0x3a2432a7, (q31_t)0x8df77e27, (q31_t)0x3a1e9999, (q31_t)0x8df4a3a9, (q31_t)0x3a190068, (q31_t)0x8df1c973,
+  (q31_t)0x3a136712, (q31_t)0x8deeef82, (q31_t)0x3a0dcd99, (q31_t)0x8dec15d8, (q31_t)0x3a0833fc, (q31_t)0x8de93c74, (q31_t)0x3a029a3b, (q31_t)0x8de66357,
+  (q31_t)0x39fd0056, (q31_t)0x8de38a80, (q31_t)0x39f7664e, (q31_t)0x8de0b1ef, (q31_t)0x39f1cc21, (q31_t)0x8dddd9a5, (q31_t)0x39ec31d1, (q31_t)0x8ddb01a1,
+  (q31_t)0x39e6975e, (q31_t)0x8dd829e4, (q31_t)0x39e0fcc6, (q31_t)0x8dd5526d, (q31_t)0x39db620b, (q31_t)0x8dd27b3c, (q31_t)0x39d5c72c, (q31_t)0x8dcfa452,
+  (q31_t)0x39d02c2a, (q31_t)0x8dcccdaf, (q31_t)0x39ca9104, (q31_t)0x8dc9f751, (q31_t)0x39c4f5ba, (q31_t)0x8dc7213b, (q31_t)0x39bf5a4d, (q31_t)0x8dc44b6a,
+  (q31_t)0x39b9bebc, (q31_t)0x8dc175e0, (q31_t)0x39b42307, (q31_t)0x8dbea09d, (q31_t)0x39ae872f, (q31_t)0x8dbbcba0, (q31_t)0x39a8eb33, (q31_t)0x8db8f6ea,
+  (q31_t)0x39a34f13, (q31_t)0x8db6227a, (q31_t)0x399db2d0, (q31_t)0x8db34e50, (q31_t)0x3998166a, (q31_t)0x8db07a6d, (q31_t)0x399279e0, (q31_t)0x8dada6d1,
+  (q31_t)0x398cdd32, (q31_t)0x8daad37b, (q31_t)0x39874061, (q31_t)0x8da8006c, (q31_t)0x3981a36d, (q31_t)0x8da52da3, (q31_t)0x397c0655, (q31_t)0x8da25b21,
+  (q31_t)0x39766919, (q31_t)0x8d9f88e5, (q31_t)0x3970cbba, (q31_t)0x8d9cb6f0, (q31_t)0x396b2e38, (q31_t)0x8d99e541, (q31_t)0x39659092, (q31_t)0x8d9713d9,
+  (q31_t)0x395ff2c9, (q31_t)0x8d9442b8, (q31_t)0x395a54dd, (q31_t)0x8d9171dd, (q31_t)0x3954b6cd, (q31_t)0x8d8ea148, (q31_t)0x394f1899, (q31_t)0x8d8bd0fb,
+  (q31_t)0x39497a43, (q31_t)0x8d8900f3, (q31_t)0x3943dbc9, (q31_t)0x8d863133, (q31_t)0x393e3d2c, (q31_t)0x8d8361b9, (q31_t)0x39389e6b, (q31_t)0x8d809286,
+  (q31_t)0x3932ff87, (q31_t)0x8d7dc399, (q31_t)0x392d6080, (q31_t)0x8d7af4f3, (q31_t)0x3927c155, (q31_t)0x8d782694, (q31_t)0x39222208, (q31_t)0x8d75587b,
+  (q31_t)0x391c8297, (q31_t)0x8d728aa9, (q31_t)0x3916e303, (q31_t)0x8d6fbd1d, (q31_t)0x3911434b, (q31_t)0x8d6cefd9, (q31_t)0x390ba371, (q31_t)0x8d6a22db,
+  (q31_t)0x39060373, (q31_t)0x8d675623, (q31_t)0x39006352, (q31_t)0x8d6489b3, (q31_t)0x38fac30e, (q31_t)0x8d61bd89, (q31_t)0x38f522a6, (q31_t)0x8d5ef1a5,
+  (q31_t)0x38ef821c, (q31_t)0x8d5c2609, (q31_t)0x38e9e16e, (q31_t)0x8d595ab3, (q31_t)0x38e4409e, (q31_t)0x8d568fa4, (q31_t)0x38de9faa, (q31_t)0x8d53c4db,
+  (q31_t)0x38d8fe93, (q31_t)0x8d50fa59, (q31_t)0x38d35d59, (q31_t)0x8d4e301f, (q31_t)0x38cdbbfc, (q31_t)0x8d4b662a, (q31_t)0x38c81a7c, (q31_t)0x8d489c7d,
+  (q31_t)0x38c278d9, (q31_t)0x8d45d316, (q31_t)0x38bcd713, (q31_t)0x8d4309f6, (q31_t)0x38b7352a, (q31_t)0x8d40411d, (q31_t)0x38b1931e, (q31_t)0x8d3d788b,
+  (q31_t)0x38abf0ef, (q31_t)0x8d3ab03f, (q31_t)0x38a64e9d, (q31_t)0x8d37e83a, (q31_t)0x38a0ac29, (q31_t)0x8d35207d, (q31_t)0x389b0991, (q31_t)0x8d325905,
+  (q31_t)0x389566d6, (q31_t)0x8d2f91d5, (q31_t)0x388fc3f8, (q31_t)0x8d2ccaec, (q31_t)0x388a20f8, (q31_t)0x8d2a0449, (q31_t)0x38847dd5, (q31_t)0x8d273ded,
+  (q31_t)0x387eda8e, (q31_t)0x8d2477d8, (q31_t)0x38793725, (q31_t)0x8d21b20a, (q31_t)0x38739399, (q31_t)0x8d1eec83, (q31_t)0x386defeb, (q31_t)0x8d1c2742,
+  (q31_t)0x38684c19, (q31_t)0x8d196249, (q31_t)0x3862a825, (q31_t)0x8d169d96, (q31_t)0x385d040d, (q31_t)0x8d13d92a, (q31_t)0x38575fd4, (q31_t)0x8d111505,
+  (q31_t)0x3851bb77, (q31_t)0x8d0e5127, (q31_t)0x384c16f7, (q31_t)0x8d0b8d90, (q31_t)0x38467255, (q31_t)0x8d08ca40, (q31_t)0x3840cd90, (q31_t)0x8d060737,
+  (q31_t)0x383b28a9, (q31_t)0x8d034474, (q31_t)0x3835839f, (q31_t)0x8d0081f9, (q31_t)0x382fde72, (q31_t)0x8cfdbfc4, (q31_t)0x382a3922, (q31_t)0x8cfafdd7,
+  (q31_t)0x382493b0, (q31_t)0x8cf83c30, (q31_t)0x381eee1b, (q31_t)0x8cf57ad0, (q31_t)0x38194864, (q31_t)0x8cf2b9b8, (q31_t)0x3813a28a, (q31_t)0x8ceff8e6,
+  (q31_t)0x380dfc8d, (q31_t)0x8ced385b, (q31_t)0x3808566e, (q31_t)0x8cea7818, (q31_t)0x3802b02c, (q31_t)0x8ce7b81b, (q31_t)0x37fd09c8, (q31_t)0x8ce4f865,
+  (q31_t)0x37f76341, (q31_t)0x8ce238f6, (q31_t)0x37f1bc97, (q31_t)0x8cdf79ce, (q31_t)0x37ec15cb, (q31_t)0x8cdcbaee, (q31_t)0x37e66edd, (q31_t)0x8cd9fc54,
+  (q31_t)0x37e0c7cc, (q31_t)0x8cd73e01, (q31_t)0x37db2099, (q31_t)0x8cd47ff6, (q31_t)0x37d57943, (q31_t)0x8cd1c231, (q31_t)0x37cfd1cb, (q31_t)0x8ccf04b3,
+  (q31_t)0x37ca2a30, (q31_t)0x8ccc477d, (q31_t)0x37c48273, (q31_t)0x8cc98a8e, (q31_t)0x37beda93, (q31_t)0x8cc6cde5, (q31_t)0x37b93292, (q31_t)0x8cc41184,
+  (q31_t)0x37b38a6d, (q31_t)0x8cc1556a, (q31_t)0x37ade227, (q31_t)0x8cbe9996, (q31_t)0x37a839be, (q31_t)0x8cbbde0a, (q31_t)0x37a29132, (q31_t)0x8cb922c6,
+  (q31_t)0x379ce885, (q31_t)0x8cb667c8, (q31_t)0x37973fb5, (q31_t)0x8cb3ad11, (q31_t)0x379196c3, (q31_t)0x8cb0f2a1, (q31_t)0x378bedae, (q31_t)0x8cae3879,
+  (q31_t)0x37864477, (q31_t)0x8cab7e98, (q31_t)0x37809b1e, (q31_t)0x8ca8c4fd, (q31_t)0x377af1a3, (q31_t)0x8ca60baa, (q31_t)0x37754806, (q31_t)0x8ca3529f,
+  (q31_t)0x376f9e46, (q31_t)0x8ca099da, (q31_t)0x3769f464, (q31_t)0x8c9de15c, (q31_t)0x37644a60, (q31_t)0x8c9b2926, (q31_t)0x375ea03a, (q31_t)0x8c987137,
+  (q31_t)0x3758f5f2, (q31_t)0x8c95b98f, (q31_t)0x37534b87, (q31_t)0x8c93022e, (q31_t)0x374da0fa, (q31_t)0x8c904b14, (q31_t)0x3747f64c, (q31_t)0x8c8d9442,
+  (q31_t)0x37424b7b, (q31_t)0x8c8addb7, (q31_t)0x373ca088, (q31_t)0x8c882773, (q31_t)0x3736f573, (q31_t)0x8c857176, (q31_t)0x37314a3c, (q31_t)0x8c82bbc0,
+  (q31_t)0x372b9ee3, (q31_t)0x8c800652, (q31_t)0x3725f367, (q31_t)0x8c7d512b, (q31_t)0x372047ca, (q31_t)0x8c7a9c4b, (q31_t)0x371a9c0b, (q31_t)0x8c77e7b3,
+  (q31_t)0x3714f02a, (q31_t)0x8c753362, (q31_t)0x370f4427, (q31_t)0x8c727f58, (q31_t)0x37099802, (q31_t)0x8c6fcb95, (q31_t)0x3703ebbb, (q31_t)0x8c6d181a,
+  (q31_t)0x36fe3f52, (q31_t)0x8c6a64e5, (q31_t)0x36f892c7, (q31_t)0x8c67b1f9, (q31_t)0x36f2e61a, (q31_t)0x8c64ff53, (q31_t)0x36ed394b, (q31_t)0x8c624cf5,
+  (q31_t)0x36e78c5b, (q31_t)0x8c5f9ade, (q31_t)0x36e1df48, (q31_t)0x8c5ce90e, (q31_t)0x36dc3214, (q31_t)0x8c5a3786, (q31_t)0x36d684be, (q31_t)0x8c578645,
+  (q31_t)0x36d0d746, (q31_t)0x8c54d54c, (q31_t)0x36cb29ac, (q31_t)0x8c522499, (q31_t)0x36c57bf0, (q31_t)0x8c4f742f, (q31_t)0x36bfce13, (q31_t)0x8c4cc40b,
+  (q31_t)0x36ba2014, (q31_t)0x8c4a142f, (q31_t)0x36b471f3, (q31_t)0x8c47649a, (q31_t)0x36aec3b0, (q31_t)0x8c44b54d, (q31_t)0x36a9154c, (q31_t)0x8c420647,
+  (q31_t)0x36a366c6, (q31_t)0x8c3f5788, (q31_t)0x369db81e, (q31_t)0x8c3ca911, (q31_t)0x36980954, (q31_t)0x8c39fae1, (q31_t)0x36925a69, (q31_t)0x8c374cf9,
+  (q31_t)0x368cab5c, (q31_t)0x8c349f58, (q31_t)0x3686fc2e, (q31_t)0x8c31f1ff, (q31_t)0x36814cde, (q31_t)0x8c2f44ed, (q31_t)0x367b9d6c, (q31_t)0x8c2c9822,
+  (q31_t)0x3675edd9, (q31_t)0x8c29eb9f, (q31_t)0x36703e24, (q31_t)0x8c273f63, (q31_t)0x366a8e4d, (q31_t)0x8c24936f, (q31_t)0x3664de55, (q31_t)0x8c21e7c2,
+  (q31_t)0x365f2e3b, (q31_t)0x8c1f3c5d, (q31_t)0x36597e00, (q31_t)0x8c1c913f, (q31_t)0x3653cda3, (q31_t)0x8c19e669, (q31_t)0x364e1d25, (q31_t)0x8c173bda,
+  (q31_t)0x36486c86, (q31_t)0x8c149192, (q31_t)0x3642bbc4, (q31_t)0x8c11e792, (q31_t)0x363d0ae2, (q31_t)0x8c0f3dda, (q31_t)0x363759de, (q31_t)0x8c0c9469,
+  (q31_t)0x3631a8b8, (q31_t)0x8c09eb40, (q31_t)0x362bf771, (q31_t)0x8c07425e, (q31_t)0x36264609, (q31_t)0x8c0499c4, (q31_t)0x3620947f, (q31_t)0x8c01f171,
+  (q31_t)0x361ae2d3, (q31_t)0x8bff4966, (q31_t)0x36153107, (q31_t)0x8bfca1a3, (q31_t)0x360f7f19, (q31_t)0x8bf9fa27, (q31_t)0x3609cd0a, (q31_t)0x8bf752f2,
+  (q31_t)0x36041ad9, (q31_t)0x8bf4ac05, (q31_t)0x35fe6887, (q31_t)0x8bf20560, (q31_t)0x35f8b614, (q31_t)0x8bef5f02, (q31_t)0x35f3037f, (q31_t)0x8becb8ec,
+  (q31_t)0x35ed50c9, (q31_t)0x8bea131e, (q31_t)0x35e79df2, (q31_t)0x8be76d97, (q31_t)0x35e1eafa, (q31_t)0x8be4c857, (q31_t)0x35dc37e0, (q31_t)0x8be22360,
+  (q31_t)0x35d684a6, (q31_t)0x8bdf7eb0, (q31_t)0x35d0d14a, (q31_t)0x8bdcda47, (q31_t)0x35cb1dcc, (q31_t)0x8bda3626, (q31_t)0x35c56a2e, (q31_t)0x8bd7924d,
+  (q31_t)0x35bfb66e, (q31_t)0x8bd4eebc, (q31_t)0x35ba028e, (q31_t)0x8bd24b72, (q31_t)0x35b44e8c, (q31_t)0x8bcfa870, (q31_t)0x35ae9a69, (q31_t)0x8bcd05b5,
+  (q31_t)0x35a8e625, (q31_t)0x8bca6343, (q31_t)0x35a331c0, (q31_t)0x8bc7c117, (q31_t)0x359d7d39, (q31_t)0x8bc51f34, (q31_t)0x3597c892, (q31_t)0x8bc27d98,
+  (q31_t)0x359213c9, (q31_t)0x8bbfdc44, (q31_t)0x358c5ee0, (q31_t)0x8bbd3b38, (q31_t)0x3586a9d5, (q31_t)0x8bba9a73, (q31_t)0x3580f4aa, (q31_t)0x8bb7f9f6,
+  (q31_t)0x357b3f5d, (q31_t)0x8bb559c1, (q31_t)0x357589f0, (q31_t)0x8bb2b9d4, (q31_t)0x356fd461, (q31_t)0x8bb01a2e, (q31_t)0x356a1eb2, (q31_t)0x8bad7ad0,
+  (q31_t)0x356468e2, (q31_t)0x8baadbba, (q31_t)0x355eb2f0, (q31_t)0x8ba83cec, (q31_t)0x3558fcde, (q31_t)0x8ba59e65, (q31_t)0x355346ab, (q31_t)0x8ba30026,
+  (q31_t)0x354d9057, (q31_t)0x8ba0622f, (q31_t)0x3547d9e2, (q31_t)0x8b9dc480, (q31_t)0x3542234c, (q31_t)0x8b9b2718, (q31_t)0x353c6c95, (q31_t)0x8b9889f8,
+  (q31_t)0x3536b5be, (q31_t)0x8b95ed21, (q31_t)0x3530fec6, (q31_t)0x8b935090, (q31_t)0x352b47ad, (q31_t)0x8b90b448, (q31_t)0x35259073, (q31_t)0x8b8e1848,
+  (q31_t)0x351fd918, (q31_t)0x8b8b7c8f, (q31_t)0x351a219c, (q31_t)0x8b88e11e, (q31_t)0x35146a00, (q31_t)0x8b8645f5, (q31_t)0x350eb243, (q31_t)0x8b83ab14,
+  (q31_t)0x3508fa66, (q31_t)0x8b81107b, (q31_t)0x35034267, (q31_t)0x8b7e7629, (q31_t)0x34fd8a48, (q31_t)0x8b7bdc20, (q31_t)0x34f7d208, (q31_t)0x8b79425e,
+  (q31_t)0x34f219a8, (q31_t)0x8b76a8e4, (q31_t)0x34ec6127, (q31_t)0x8b740fb3, (q31_t)0x34e6a885, (q31_t)0x8b7176c8, (q31_t)0x34e0efc2, (q31_t)0x8b6ede26,
+  (q31_t)0x34db36df, (q31_t)0x8b6c45cc, (q31_t)0x34d57ddc, (q31_t)0x8b69adba, (q31_t)0x34cfc4b7, (q31_t)0x8b6715ef, (q31_t)0x34ca0b73, (q31_t)0x8b647e6d,
+  (q31_t)0x34c4520d, (q31_t)0x8b61e733, (q31_t)0x34be9887, (q31_t)0x8b5f5040, (q31_t)0x34b8dee1, (q31_t)0x8b5cb995, (q31_t)0x34b3251a, (q31_t)0x8b5a2333,
+  (q31_t)0x34ad6b32, (q31_t)0x8b578d18, (q31_t)0x34a7b12a, (q31_t)0x8b54f745, (q31_t)0x34a1f702, (q31_t)0x8b5261ba, (q31_t)0x349c3cb9, (q31_t)0x8b4fcc77,
+  (q31_t)0x34968250, (q31_t)0x8b4d377c, (q31_t)0x3490c7c6, (q31_t)0x8b4aa2ca, (q31_t)0x348b0d1c, (q31_t)0x8b480e5f, (q31_t)0x34855251, (q31_t)0x8b457a3c,
+  (q31_t)0x347f9766, (q31_t)0x8b42e661, (q31_t)0x3479dc5b, (q31_t)0x8b4052ce, (q31_t)0x3474212f, (q31_t)0x8b3dbf83, (q31_t)0x346e65e3, (q31_t)0x8b3b2c80,
+  (q31_t)0x3468aa76, (q31_t)0x8b3899c6, (q31_t)0x3462eee9, (q31_t)0x8b360753, (q31_t)0x345d333c, (q31_t)0x8b337528, (q31_t)0x3457776f, (q31_t)0x8b30e345,
+  (q31_t)0x3451bb81, (q31_t)0x8b2e51ab, (q31_t)0x344bff73, (q31_t)0x8b2bc058, (q31_t)0x34464345, (q31_t)0x8b292f4e, (q31_t)0x344086f6, (q31_t)0x8b269e8b,
+  (q31_t)0x343aca87, (q31_t)0x8b240e11, (q31_t)0x34350df8, (q31_t)0x8b217ddf, (q31_t)0x342f5149, (q31_t)0x8b1eedf4, (q31_t)0x3429947a, (q31_t)0x8b1c5e52,
+  (q31_t)0x3423d78a, (q31_t)0x8b19cef8, (q31_t)0x341e1a7b, (q31_t)0x8b173fe6, (q31_t)0x34185d4b, (q31_t)0x8b14b11d, (q31_t)0x34129ffb, (q31_t)0x8b12229b,
+  (q31_t)0x340ce28b, (q31_t)0x8b0f9462, (q31_t)0x340724fb, (q31_t)0x8b0d0670, (q31_t)0x3401674a, (q31_t)0x8b0a78c7, (q31_t)0x33fba97a, (q31_t)0x8b07eb66,
+  (q31_t)0x33f5eb89, (q31_t)0x8b055e4d, (q31_t)0x33f02d79, (q31_t)0x8b02d17c, (q31_t)0x33ea6f48, (q31_t)0x8b0044f3, (q31_t)0x33e4b0f8, (q31_t)0x8afdb8b3,
+  (q31_t)0x33def287, (q31_t)0x8afb2cbb, (q31_t)0x33d933f7, (q31_t)0x8af8a10b, (q31_t)0x33d37546, (q31_t)0x8af615a3, (q31_t)0x33cdb676, (q31_t)0x8af38a83,
+  (q31_t)0x33c7f785, (q31_t)0x8af0ffac, (q31_t)0x33c23875, (q31_t)0x8aee751c, (q31_t)0x33bc7944, (q31_t)0x8aebead5, (q31_t)0x33b6b9f4, (q31_t)0x8ae960d6,
+  (q31_t)0x33b0fa84, (q31_t)0x8ae6d720, (q31_t)0x33ab3af4, (q31_t)0x8ae44db1, (q31_t)0x33a57b44, (q31_t)0x8ae1c48b, (q31_t)0x339fbb74, (q31_t)0x8adf3bad,
+  (q31_t)0x3399fb85, (q31_t)0x8adcb318, (q31_t)0x33943b75, (q31_t)0x8ada2aca, (q31_t)0x338e7b46, (q31_t)0x8ad7a2c5, (q31_t)0x3388baf7, (q31_t)0x8ad51b08,
+  (q31_t)0x3382fa88, (q31_t)0x8ad29394, (q31_t)0x337d39f9, (q31_t)0x8ad00c67, (q31_t)0x3377794b, (q31_t)0x8acd8583, (q31_t)0x3371b87d, (q31_t)0x8acafee8,
+  (q31_t)0x336bf78f, (q31_t)0x8ac87894, (q31_t)0x33663682, (q31_t)0x8ac5f289, (q31_t)0x33607554, (q31_t)0x8ac36cc6, (q31_t)0x335ab407, (q31_t)0x8ac0e74c,
+  (q31_t)0x3354f29b, (q31_t)0x8abe6219, (q31_t)0x334f310e, (q31_t)0x8abbdd30, (q31_t)0x33496f62, (q31_t)0x8ab9588e, (q31_t)0x3343ad97, (q31_t)0x8ab6d435,
+  (q31_t)0x333debab, (q31_t)0x8ab45024, (q31_t)0x333829a1, (q31_t)0x8ab1cc5c, (q31_t)0x33326776, (q31_t)0x8aaf48db, (q31_t)0x332ca52c, (q31_t)0x8aacc5a4,
+  (q31_t)0x3326e2c3, (q31_t)0x8aaa42b4, (q31_t)0x33212039, (q31_t)0x8aa7c00d, (q31_t)0x331b5d91, (q31_t)0x8aa53daf, (q31_t)0x33159ac8, (q31_t)0x8aa2bb99,
+  (q31_t)0x330fd7e1, (q31_t)0x8aa039cb, (q31_t)0x330a14da, (q31_t)0x8a9db845, (q31_t)0x330451b3, (q31_t)0x8a9b3708, (q31_t)0x32fe8e6d, (q31_t)0x8a98b614,
+  (q31_t)0x32f8cb07, (q31_t)0x8a963567, (q31_t)0x32f30782, (q31_t)0x8a93b504, (q31_t)0x32ed43de, (q31_t)0x8a9134e8, (q31_t)0x32e7801a, (q31_t)0x8a8eb516,
+  (q31_t)0x32e1bc36, (q31_t)0x8a8c358b, (q31_t)0x32dbf834, (q31_t)0x8a89b649, (q31_t)0x32d63412, (q31_t)0x8a873750, (q31_t)0x32d06fd0, (q31_t)0x8a84b89e,
+  (q31_t)0x32caab6f, (q31_t)0x8a823a36, (q31_t)0x32c4e6ef, (q31_t)0x8a7fbc16, (q31_t)0x32bf2250, (q31_t)0x8a7d3e3e, (q31_t)0x32b95d91, (q31_t)0x8a7ac0af,
+  (q31_t)0x32b398b3, (q31_t)0x8a784368, (q31_t)0x32add3b6, (q31_t)0x8a75c66a, (q31_t)0x32a80e99, (q31_t)0x8a7349b4, (q31_t)0x32a2495d, (q31_t)0x8a70cd47,
+  (q31_t)0x329c8402, (q31_t)0x8a6e5123, (q31_t)0x3296be88, (q31_t)0x8a6bd547, (q31_t)0x3290f8ef, (q31_t)0x8a6959b3, (q31_t)0x328b3336, (q31_t)0x8a66de68,
+  (q31_t)0x32856d5e, (q31_t)0x8a646365, (q31_t)0x327fa767, (q31_t)0x8a61e8ab, (q31_t)0x3279e151, (q31_t)0x8a5f6e3a, (q31_t)0x32741b1c, (q31_t)0x8a5cf411,
+  (q31_t)0x326e54c7, (q31_t)0x8a5a7a31, (q31_t)0x32688e54, (q31_t)0x8a580099, (q31_t)0x3262c7c1, (q31_t)0x8a55874a, (q31_t)0x325d0110, (q31_t)0x8a530e43,
+  (q31_t)0x32573a3f, (q31_t)0x8a509585, (q31_t)0x3251734f, (q31_t)0x8a4e1d10, (q31_t)0x324bac40, (q31_t)0x8a4ba4e3, (q31_t)0x3245e512, (q31_t)0x8a492cff,
+  (q31_t)0x32401dc6, (q31_t)0x8a46b564, (q31_t)0x323a565a, (q31_t)0x8a443e11, (q31_t)0x32348ecf, (q31_t)0x8a41c706, (q31_t)0x322ec725, (q31_t)0x8a3f5045,
+  (q31_t)0x3228ff5c, (q31_t)0x8a3cd9cc, (q31_t)0x32233775, (q31_t)0x8a3a639b, (q31_t)0x321d6f6e, (q31_t)0x8a37edb3, (q31_t)0x3217a748, (q31_t)0x8a357814,
+  (q31_t)0x3211df04, (q31_t)0x8a3302be, (q31_t)0x320c16a1, (q31_t)0x8a308db0, (q31_t)0x32064e1e, (q31_t)0x8a2e18eb, (q31_t)0x3200857d, (q31_t)0x8a2ba46e,
+  (q31_t)0x31fabcbd, (q31_t)0x8a29303b, (q31_t)0x31f4f3df, (q31_t)0x8a26bc50, (q31_t)0x31ef2ae1, (q31_t)0x8a2448ad, (q31_t)0x31e961c5, (q31_t)0x8a21d554,
+  (q31_t)0x31e39889, (q31_t)0x8a1f6243, (q31_t)0x31ddcf30, (q31_t)0x8a1cef7a, (q31_t)0x31d805b7, (q31_t)0x8a1a7cfb, (q31_t)0x31d23c1f, (q31_t)0x8a180ac4,
+  (q31_t)0x31cc7269, (q31_t)0x8a1598d6, (q31_t)0x31c6a894, (q31_t)0x8a132731, (q31_t)0x31c0dea1, (q31_t)0x8a10b5d4, (q31_t)0x31bb148f, (q31_t)0x8a0e44c0,
+  (q31_t)0x31b54a5e, (q31_t)0x8a0bd3f5, (q31_t)0x31af800e, (q31_t)0x8a096373, (q31_t)0x31a9b5a0, (q31_t)0x8a06f339, (q31_t)0x31a3eb13, (q31_t)0x8a048348,
+  (q31_t)0x319e2067, (q31_t)0x8a0213a0, (q31_t)0x3198559d, (q31_t)0x89ffa441, (q31_t)0x31928ab4, (q31_t)0x89fd352b, (q31_t)0x318cbfad, (q31_t)0x89fac65d,
+  (q31_t)0x3186f487, (q31_t)0x89f857d8, (q31_t)0x31812943, (q31_t)0x89f5e99c, (q31_t)0x317b5de0, (q31_t)0x89f37ba9, (q31_t)0x3175925e, (q31_t)0x89f10dff,
+  (q31_t)0x316fc6be, (q31_t)0x89eea09d, (q31_t)0x3169fb00, (q31_t)0x89ec3384, (q31_t)0x31642f23, (q31_t)0x89e9c6b4, (q31_t)0x315e6328, (q31_t)0x89e75a2d,
+  (q31_t)0x3158970e, (q31_t)0x89e4edef, (q31_t)0x3152cad5, (q31_t)0x89e281fa, (q31_t)0x314cfe7f, (q31_t)0x89e0164d, (q31_t)0x31473209, (q31_t)0x89ddaae9,
+  (q31_t)0x31416576, (q31_t)0x89db3fcf, (q31_t)0x313b98c4, (q31_t)0x89d8d4fd, (q31_t)0x3135cbf4, (q31_t)0x89d66a74, (q31_t)0x312fff05, (q31_t)0x89d40033,
+  (q31_t)0x312a31f8, (q31_t)0x89d1963c, (q31_t)0x312464cd, (q31_t)0x89cf2c8e, (q31_t)0x311e9783, (q31_t)0x89ccc328, (q31_t)0x3118ca1b, (q31_t)0x89ca5a0c,
+  (q31_t)0x3112fc95, (q31_t)0x89c7f138, (q31_t)0x310d2ef0, (q31_t)0x89c588ae, (q31_t)0x3107612e, (q31_t)0x89c3206c, (q31_t)0x3101934d, (q31_t)0x89c0b873,
+  (q31_t)0x30fbc54d, (q31_t)0x89be50c3, (q31_t)0x30f5f730, (q31_t)0x89bbe95c, (q31_t)0x30f028f4, (q31_t)0x89b9823e, (q31_t)0x30ea5a9a, (q31_t)0x89b71b69,
+  (q31_t)0x30e48c22, (q31_t)0x89b4b4dd, (q31_t)0x30debd8c, (q31_t)0x89b24e9a, (q31_t)0x30d8eed8, (q31_t)0x89afe8a0, (q31_t)0x30d32006, (q31_t)0x89ad82ef,
+  (q31_t)0x30cd5115, (q31_t)0x89ab1d87, (q31_t)0x30c78206, (q31_t)0x89a8b868, (q31_t)0x30c1b2da, (q31_t)0x89a65391, (q31_t)0x30bbe38f, (q31_t)0x89a3ef04,
+  (q31_t)0x30b61426, (q31_t)0x89a18ac0, (q31_t)0x30b0449f, (q31_t)0x899f26c5, (q31_t)0x30aa74fa, (q31_t)0x899cc313, (q31_t)0x30a4a537, (q31_t)0x899a5faa,
+  (q31_t)0x309ed556, (q31_t)0x8997fc8a, (q31_t)0x30990557, (q31_t)0x899599b3, (q31_t)0x3093353a, (q31_t)0x89933725, (q31_t)0x308d64ff, (q31_t)0x8990d4e0,
+  (q31_t)0x308794a6, (q31_t)0x898e72e4, (q31_t)0x3081c42f, (q31_t)0x898c1131, (q31_t)0x307bf39b, (q31_t)0x8989afc8, (q31_t)0x307622e8, (q31_t)0x89874ea7,
+  (q31_t)0x30705217, (q31_t)0x8984edcf, (q31_t)0x306a8129, (q31_t)0x89828d41, (q31_t)0x3064b01d, (q31_t)0x89802cfc, (q31_t)0x305edef3, (q31_t)0x897dccff,
+  (q31_t)0x30590dab, (q31_t)0x897b6d4c, (q31_t)0x30533c45, (q31_t)0x89790de2, (q31_t)0x304d6ac1, (q31_t)0x8976aec1, (q31_t)0x30479920, (q31_t)0x89744fe9,
+  (q31_t)0x3041c761, (q31_t)0x8971f15a, (q31_t)0x303bf584, (q31_t)0x896f9315, (q31_t)0x30362389, (q31_t)0x896d3518, (q31_t)0x30305171, (q31_t)0x896ad765,
+  (q31_t)0x302a7f3a, (q31_t)0x896879fb, (q31_t)0x3024ace6, (q31_t)0x89661cda, (q31_t)0x301eda75, (q31_t)0x8963c002, (q31_t)0x301907e6, (q31_t)0x89616373,
+  (q31_t)0x30133539, (q31_t)0x895f072e, (q31_t)0x300d626e, (q31_t)0x895cab31, (q31_t)0x30078f86, (q31_t)0x895a4f7e, (q31_t)0x3001bc80, (q31_t)0x8957f414,
+  (q31_t)0x2ffbe95d, (q31_t)0x895598f3, (q31_t)0x2ff6161c, (q31_t)0x89533e1c, (q31_t)0x2ff042bd, (q31_t)0x8950e38e, (q31_t)0x2fea6f41, (q31_t)0x894e8948,
+  (q31_t)0x2fe49ba7, (q31_t)0x894c2f4c, (q31_t)0x2fdec7f0, (q31_t)0x8949d59a, (q31_t)0x2fd8f41b, (q31_t)0x89477c30, (q31_t)0x2fd32028, (q31_t)0x89452310,
+  (q31_t)0x2fcd4c19, (q31_t)0x8942ca39, (q31_t)0x2fc777eb, (q31_t)0x894071ab, (q31_t)0x2fc1a3a0, (q31_t)0x893e1967, (q31_t)0x2fbbcf38, (q31_t)0x893bc16b,
+  (q31_t)0x2fb5fab2, (q31_t)0x893969b9, (q31_t)0x2fb0260f, (q31_t)0x89371250, (q31_t)0x2faa514f, (q31_t)0x8934bb31, (q31_t)0x2fa47c71, (q31_t)0x8932645b,
+  (q31_t)0x2f9ea775, (q31_t)0x89300dce, (q31_t)0x2f98d25d, (q31_t)0x892db78a, (q31_t)0x2f92fd26, (q31_t)0x892b6190, (q31_t)0x2f8d27d3, (q31_t)0x89290bdf,
+  (q31_t)0x2f875262, (q31_t)0x8926b677, (q31_t)0x2f817cd4, (q31_t)0x89246159, (q31_t)0x2f7ba729, (q31_t)0x89220c84, (q31_t)0x2f75d160, (q31_t)0x891fb7f8,
+  (q31_t)0x2f6ffb7a, (q31_t)0x891d63b5, (q31_t)0x2f6a2577, (q31_t)0x891b0fbc, (q31_t)0x2f644f56, (q31_t)0x8918bc0c, (q31_t)0x2f5e7919, (q31_t)0x891668a6,
+  (q31_t)0x2f58a2be, (q31_t)0x89141589, (q31_t)0x2f52cc46, (q31_t)0x8911c2b5, (q31_t)0x2f4cf5b0, (q31_t)0x890f702b, (q31_t)0x2f471efe, (q31_t)0x890d1dea,
+  (q31_t)0x2f41482e, (q31_t)0x890acbf2, (q31_t)0x2f3b7141, (q31_t)0x89087a44, (q31_t)0x2f359a37, (q31_t)0x890628df, (q31_t)0x2f2fc310, (q31_t)0x8903d7c4,
+  (q31_t)0x2f29ebcc, (q31_t)0x890186f2, (q31_t)0x2f24146b, (q31_t)0x88ff3669, (q31_t)0x2f1e3ced, (q31_t)0x88fce62a, (q31_t)0x2f186551, (q31_t)0x88fa9634,
+  (q31_t)0x2f128d99, (q31_t)0x88f84687, (q31_t)0x2f0cb5c3, (q31_t)0x88f5f724, (q31_t)0x2f06ddd1, (q31_t)0x88f3a80b, (q31_t)0x2f0105c1, (q31_t)0x88f1593b,
+  (q31_t)0x2efb2d95, (q31_t)0x88ef0ab4, (q31_t)0x2ef5554b, (q31_t)0x88ecbc77, (q31_t)0x2eef7ce5, (q31_t)0x88ea6e83, (q31_t)0x2ee9a461, (q31_t)0x88e820d9,
+  (q31_t)0x2ee3cbc1, (q31_t)0x88e5d378, (q31_t)0x2eddf304, (q31_t)0x88e38660, (q31_t)0x2ed81a29, (q31_t)0x88e13992, (q31_t)0x2ed24132, (q31_t)0x88deed0e,
+  (q31_t)0x2ecc681e, (q31_t)0x88dca0d3, (q31_t)0x2ec68eed, (q31_t)0x88da54e1, (q31_t)0x2ec0b5a0, (q31_t)0x88d8093a, (q31_t)0x2ebadc35, (q31_t)0x88d5bddb,
+  (q31_t)0x2eb502ae, (q31_t)0x88d372c6, (q31_t)0x2eaf290a, (q31_t)0x88d127fb, (q31_t)0x2ea94f49, (q31_t)0x88cedd79, (q31_t)0x2ea3756b, (q31_t)0x88cc9340,
+  (q31_t)0x2e9d9b70, (q31_t)0x88ca4951, (q31_t)0x2e97c159, (q31_t)0x88c7ffac, (q31_t)0x2e91e725, (q31_t)0x88c5b650, (q31_t)0x2e8c0cd4, (q31_t)0x88c36d3e,
+  (q31_t)0x2e863267, (q31_t)0x88c12475, (q31_t)0x2e8057dd, (q31_t)0x88bedbf6, (q31_t)0x2e7a7d36, (q31_t)0x88bc93c0, (q31_t)0x2e74a272, (q31_t)0x88ba4bd4,
+  (q31_t)0x2e6ec792, (q31_t)0x88b80432, (q31_t)0x2e68ec95, (q31_t)0x88b5bcd9, (q31_t)0x2e63117c, (q31_t)0x88b375ca, (q31_t)0x2e5d3646, (q31_t)0x88b12f04,
+  (q31_t)0x2e575af3, (q31_t)0x88aee888, (q31_t)0x2e517f84, (q31_t)0x88aca255, (q31_t)0x2e4ba3f8, (q31_t)0x88aa5c6c, (q31_t)0x2e45c850, (q31_t)0x88a816cd,
+  (q31_t)0x2e3fec8b, (q31_t)0x88a5d177, (q31_t)0x2e3a10aa, (q31_t)0x88a38c6b, (q31_t)0x2e3434ac, (q31_t)0x88a147a9, (q31_t)0x2e2e5891, (q31_t)0x889f0330,
+  (q31_t)0x2e287c5a, (q31_t)0x889cbf01, (q31_t)0x2e22a007, (q31_t)0x889a7b1b, (q31_t)0x2e1cc397, (q31_t)0x88983780, (q31_t)0x2e16e70b, (q31_t)0x8895f42d,
+  (q31_t)0x2e110a62, (q31_t)0x8893b125, (q31_t)0x2e0b2d9d, (q31_t)0x88916e66, (q31_t)0x2e0550bb, (q31_t)0x888f2bf1, (q31_t)0x2dff73bd, (q31_t)0x888ce9c5,
+  (q31_t)0x2df996a3, (q31_t)0x888aa7e3, (q31_t)0x2df3b96c, (q31_t)0x8888664b, (q31_t)0x2deddc19, (q31_t)0x888624fd, (q31_t)0x2de7feaa, (q31_t)0x8883e3f8,
+  (q31_t)0x2de2211e, (q31_t)0x8881a33d, (q31_t)0x2ddc4376, (q31_t)0x887f62cb, (q31_t)0x2dd665b2, (q31_t)0x887d22a4, (q31_t)0x2dd087d1, (q31_t)0x887ae2c6,
+  (q31_t)0x2dcaa9d5, (q31_t)0x8878a332, (q31_t)0x2dc4cbbc, (q31_t)0x887663e7, (q31_t)0x2dbeed86, (q31_t)0x887424e7, (q31_t)0x2db90f35, (q31_t)0x8871e630,
+  (q31_t)0x2db330c7, (q31_t)0x886fa7c2, (q31_t)0x2dad523d, (q31_t)0x886d699f, (q31_t)0x2da77397, (q31_t)0x886b2bc5, (q31_t)0x2da194d5, (q31_t)0x8868ee35,
+  (q31_t)0x2d9bb5f6, (q31_t)0x8866b0ef, (q31_t)0x2d95d6fc, (q31_t)0x886473f2, (q31_t)0x2d8ff7e5, (q31_t)0x88623740, (q31_t)0x2d8a18b3, (q31_t)0x885ffad7,
+  (q31_t)0x2d843964, (q31_t)0x885dbeb8, (q31_t)0x2d7e59f9, (q31_t)0x885b82e3, (q31_t)0x2d787a72, (q31_t)0x88594757, (q31_t)0x2d729acf, (q31_t)0x88570c16,
+  (q31_t)0x2d6cbb10, (q31_t)0x8854d11e, (q31_t)0x2d66db35, (q31_t)0x88529670, (q31_t)0x2d60fb3e, (q31_t)0x88505c0b, (q31_t)0x2d5b1b2b, (q31_t)0x884e21f1,
+  (q31_t)0x2d553afc, (q31_t)0x884be821, (q31_t)0x2d4f5ab1, (q31_t)0x8849ae9a, (q31_t)0x2d497a4a, (q31_t)0x8847755d, (q31_t)0x2d4399c7, (q31_t)0x88453c6a,
+  (q31_t)0x2d3db928, (q31_t)0x884303c1, (q31_t)0x2d37d86d, (q31_t)0x8840cb61, (q31_t)0x2d31f797, (q31_t)0x883e934c, (q31_t)0x2d2c16a4, (q31_t)0x883c5b81,
+  (q31_t)0x2d263596, (q31_t)0x883a23ff, (q31_t)0x2d20546b, (q31_t)0x8837ecc7, (q31_t)0x2d1a7325, (q31_t)0x8835b5d9, (q31_t)0x2d1491c4, (q31_t)0x88337f35,
+  (q31_t)0x2d0eb046, (q31_t)0x883148db, (q31_t)0x2d08ceac, (q31_t)0x882f12cb, (q31_t)0x2d02ecf7, (q31_t)0x882cdd04, (q31_t)0x2cfd0b26, (q31_t)0x882aa788,
+  (q31_t)0x2cf72939, (q31_t)0x88287256, (q31_t)0x2cf14731, (q31_t)0x88263d6d, (q31_t)0x2ceb650d, (q31_t)0x882408ce, (q31_t)0x2ce582cd, (q31_t)0x8821d47a,
+  (q31_t)0x2cdfa071, (q31_t)0x881fa06f, (q31_t)0x2cd9bdfa, (q31_t)0x881d6cae, (q31_t)0x2cd3db67, (q31_t)0x881b3937, (q31_t)0x2ccdf8b8, (q31_t)0x8819060a,
+  (q31_t)0x2cc815ee, (q31_t)0x8816d327, (q31_t)0x2cc23308, (q31_t)0x8814a08f, (q31_t)0x2cbc5006, (q31_t)0x88126e40, (q31_t)0x2cb66ce9, (q31_t)0x88103c3b,
+  (q31_t)0x2cb089b1, (q31_t)0x880e0a7f, (q31_t)0x2caaa65c, (q31_t)0x880bd90e, (q31_t)0x2ca4c2ed, (q31_t)0x8809a7e7, (q31_t)0x2c9edf61, (q31_t)0x8807770a,
+  (q31_t)0x2c98fbba, (q31_t)0x88054677, (q31_t)0x2c9317f8, (q31_t)0x8803162e, (q31_t)0x2c8d341a, (q31_t)0x8800e62f, (q31_t)0x2c875021, (q31_t)0x87feb67a,
+  (q31_t)0x2c816c0c, (q31_t)0x87fc870f, (q31_t)0x2c7b87dc, (q31_t)0x87fa57ee, (q31_t)0x2c75a390, (q31_t)0x87f82917, (q31_t)0x2c6fbf29, (q31_t)0x87f5fa8b,
+  (q31_t)0x2c69daa6, (q31_t)0x87f3cc48, (q31_t)0x2c63f609, (q31_t)0x87f19e4f, (q31_t)0x2c5e114f, (q31_t)0x87ef70a0, (q31_t)0x2c582c7b, (q31_t)0x87ed433c,
+  (q31_t)0x2c52478a, (q31_t)0x87eb1621, (q31_t)0x2c4c627f, (q31_t)0x87e8e950, (q31_t)0x2c467d58, (q31_t)0x87e6bcca, (q31_t)0x2c409816, (q31_t)0x87e4908e,
+  (q31_t)0x2c3ab2b9, (q31_t)0x87e2649b, (q31_t)0x2c34cd40, (q31_t)0x87e038f3, (q31_t)0x2c2ee7ad, (q31_t)0x87de0d95, (q31_t)0x2c2901fd, (q31_t)0x87dbe281,
+  (q31_t)0x2c231c33, (q31_t)0x87d9b7b7, (q31_t)0x2c1d364e, (q31_t)0x87d78d38, (q31_t)0x2c17504d, (q31_t)0x87d56302, (q31_t)0x2c116a31, (q31_t)0x87d33916,
+  (q31_t)0x2c0b83fa, (q31_t)0x87d10f75, (q31_t)0x2c059da7, (q31_t)0x87cee61e, (q31_t)0x2bffb73a, (q31_t)0x87ccbd11, (q31_t)0x2bf9d0b1, (q31_t)0x87ca944e,
+  (q31_t)0x2bf3ea0d, (q31_t)0x87c86bd5, (q31_t)0x2bee034e, (q31_t)0x87c643a6, (q31_t)0x2be81c74, (q31_t)0x87c41bc2, (q31_t)0x2be2357f, (q31_t)0x87c1f427,
+  (q31_t)0x2bdc4e6f, (q31_t)0x87bfccd7, (q31_t)0x2bd66744, (q31_t)0x87bda5d1, (q31_t)0x2bd07ffe, (q31_t)0x87bb7f16, (q31_t)0x2bca989d, (q31_t)0x87b958a4,
+  (q31_t)0x2bc4b120, (q31_t)0x87b7327d, (q31_t)0x2bbec989, (q31_t)0x87b50c9f, (q31_t)0x2bb8e1d7, (q31_t)0x87b2e70c, (q31_t)0x2bb2fa0a, (q31_t)0x87b0c1c4,
+  (q31_t)0x2bad1221, (q31_t)0x87ae9cc5, (q31_t)0x2ba72a1e, (q31_t)0x87ac7811, (q31_t)0x2ba14200, (q31_t)0x87aa53a6, (q31_t)0x2b9b59c7, (q31_t)0x87a82f87,
+  (q31_t)0x2b957173, (q31_t)0x87a60bb1, (q31_t)0x2b8f8905, (q31_t)0x87a3e825, (q31_t)0x2b89a07b, (q31_t)0x87a1c4e4, (q31_t)0x2b83b7d7, (q31_t)0x879fa1ed,
+  (q31_t)0x2b7dcf17, (q31_t)0x879d7f41, (q31_t)0x2b77e63d, (q31_t)0x879b5cde, (q31_t)0x2b71fd48, (q31_t)0x87993ac6, (q31_t)0x2b6c1438, (q31_t)0x879718f8,
+  (q31_t)0x2b662b0e, (q31_t)0x8794f774, (q31_t)0x2b6041c9, (q31_t)0x8792d63b, (q31_t)0x2b5a5868, (q31_t)0x8790b54c, (q31_t)0x2b546eee, (q31_t)0x878e94a7,
+  (q31_t)0x2b4e8558, (q31_t)0x878c744d, (q31_t)0x2b489ba8, (q31_t)0x878a543d, (q31_t)0x2b42b1dd, (q31_t)0x87883477, (q31_t)0x2b3cc7f7, (q31_t)0x878614fb,
+  (q31_t)0x2b36ddf7, (q31_t)0x8783f5ca, (q31_t)0x2b30f3dc, (q31_t)0x8781d6e3, (q31_t)0x2b2b09a6, (q31_t)0x877fb846, (q31_t)0x2b251f56, (q31_t)0x877d99f4,
+  (q31_t)0x2b1f34eb, (q31_t)0x877b7bec, (q31_t)0x2b194a66, (q31_t)0x87795e2f, (q31_t)0x2b135fc6, (q31_t)0x877740bb, (q31_t)0x2b0d750b, (q31_t)0x87752392,
+  (q31_t)0x2b078a36, (q31_t)0x877306b4, (q31_t)0x2b019f46, (q31_t)0x8770ea20, (q31_t)0x2afbb43c, (q31_t)0x876ecdd6, (q31_t)0x2af5c917, (q31_t)0x876cb1d6,
+  (q31_t)0x2aefddd8, (q31_t)0x876a9621, (q31_t)0x2ae9f27e, (q31_t)0x87687ab7, (q31_t)0x2ae4070a, (q31_t)0x87665f96, (q31_t)0x2ade1b7c, (q31_t)0x876444c1,
+  (q31_t)0x2ad82fd2, (q31_t)0x87622a35, (q31_t)0x2ad2440f, (q31_t)0x87600ff4, (q31_t)0x2acc5831, (q31_t)0x875df5fd, (q31_t)0x2ac66c39, (q31_t)0x875bdc51,
+  (q31_t)0x2ac08026, (q31_t)0x8759c2ef, (q31_t)0x2aba93f9, (q31_t)0x8757a9d8, (q31_t)0x2ab4a7b1, (q31_t)0x8755910b, (q31_t)0x2aaebb50, (q31_t)0x87537888,
+  (q31_t)0x2aa8ced3, (q31_t)0x87516050, (q31_t)0x2aa2e23d, (q31_t)0x874f4862, (q31_t)0x2a9cf58c, (q31_t)0x874d30bf, (q31_t)0x2a9708c1, (q31_t)0x874b1966,
+  (q31_t)0x2a911bdc, (q31_t)0x87490258, (q31_t)0x2a8b2edc, (q31_t)0x8746eb94, (q31_t)0x2a8541c3, (q31_t)0x8744d51b, (q31_t)0x2a7f548e, (q31_t)0x8742beec,
+  (q31_t)0x2a796740, (q31_t)0x8740a907, (q31_t)0x2a7379d8, (q31_t)0x873e936d, (q31_t)0x2a6d8c55, (q31_t)0x873c7e1e, (q31_t)0x2a679eb8, (q31_t)0x873a6919,
+  (q31_t)0x2a61b101, (q31_t)0x8738545e, (q31_t)0x2a5bc330, (q31_t)0x87363fee, (q31_t)0x2a55d545, (q31_t)0x87342bc9, (q31_t)0x2a4fe740, (q31_t)0x873217ee,
+  (q31_t)0x2a49f920, (q31_t)0x8730045d, (q31_t)0x2a440ae7, (q31_t)0x872df117, (q31_t)0x2a3e1c93, (q31_t)0x872bde1c, (q31_t)0x2a382e25, (q31_t)0x8729cb6b,
+  (q31_t)0x2a323f9e, (q31_t)0x8727b905, (q31_t)0x2a2c50fc, (q31_t)0x8725a6e9, (q31_t)0x2a266240, (q31_t)0x87239518, (q31_t)0x2a20736a, (q31_t)0x87218391,
+  (q31_t)0x2a1a847b, (q31_t)0x871f7255, (q31_t)0x2a149571, (q31_t)0x871d6163, (q31_t)0x2a0ea64d, (q31_t)0x871b50bc, (q31_t)0x2a08b710, (q31_t)0x87194060,
+  (q31_t)0x2a02c7b8, (q31_t)0x8717304e, (q31_t)0x29fcd847, (q31_t)0x87152087, (q31_t)0x29f6e8bb, (q31_t)0x8713110a, (q31_t)0x29f0f916, (q31_t)0x871101d8,
+  (q31_t)0x29eb0957, (q31_t)0x870ef2f1, (q31_t)0x29e5197e, (q31_t)0x870ce454, (q31_t)0x29df298b, (q31_t)0x870ad602, (q31_t)0x29d9397f, (q31_t)0x8708c7fa,
+  (q31_t)0x29d34958, (q31_t)0x8706ba3d, (q31_t)0x29cd5918, (q31_t)0x8704acca, (q31_t)0x29c768be, (q31_t)0x87029fa3, (q31_t)0x29c1784a, (q31_t)0x870092c5,
+  (q31_t)0x29bb87bc, (q31_t)0x86fe8633, (q31_t)0x29b59715, (q31_t)0x86fc79eb, (q31_t)0x29afa654, (q31_t)0x86fa6dee, (q31_t)0x29a9b579, (q31_t)0x86f8623b,
+  (q31_t)0x29a3c485, (q31_t)0x86f656d3, (q31_t)0x299dd377, (q31_t)0x86f44bb6, (q31_t)0x2997e24f, (q31_t)0x86f240e3, (q31_t)0x2991f10e, (q31_t)0x86f0365c,
+  (q31_t)0x298bffb2, (q31_t)0x86ee2c1e, (q31_t)0x29860e3e, (q31_t)0x86ec222c, (q31_t)0x29801caf, (q31_t)0x86ea1884, (q31_t)0x297a2b07, (q31_t)0x86e80f27,
+  (q31_t)0x29743946, (q31_t)0x86e60614, (q31_t)0x296e476b, (q31_t)0x86e3fd4c, (q31_t)0x29685576, (q31_t)0x86e1f4cf, (q31_t)0x29626368, (q31_t)0x86dfec9d,
+  (q31_t)0x295c7140, (q31_t)0x86dde4b5, (q31_t)0x29567eff, (q31_t)0x86dbdd18, (q31_t)0x29508ca4, (q31_t)0x86d9d5c6, (q31_t)0x294a9a30, (q31_t)0x86d7cebf,
+  (q31_t)0x2944a7a2, (q31_t)0x86d5c802, (q31_t)0x293eb4fb, (q31_t)0x86d3c190, (q31_t)0x2938c23a, (q31_t)0x86d1bb69, (q31_t)0x2932cf60, (q31_t)0x86cfb58c,
+  (q31_t)0x292cdc6d, (q31_t)0x86cdaffa, (q31_t)0x2926e960, (q31_t)0x86cbaab3, (q31_t)0x2920f63a, (q31_t)0x86c9a5b7, (q31_t)0x291b02fa, (q31_t)0x86c7a106,
+  (q31_t)0x29150fa1, (q31_t)0x86c59c9f, (q31_t)0x290f1c2f, (q31_t)0x86c39883, (q31_t)0x290928a3, (q31_t)0x86c194b2, (q31_t)0x290334ff, (q31_t)0x86bf912c,
+  (q31_t)0x28fd4140, (q31_t)0x86bd8df0, (q31_t)0x28f74d69, (q31_t)0x86bb8b00, (q31_t)0x28f15978, (q31_t)0x86b9885a, (q31_t)0x28eb656e, (q31_t)0x86b785ff,
+  (q31_t)0x28e5714b, (q31_t)0x86b583ee, (q31_t)0x28df7d0e, (q31_t)0x86b38229, (q31_t)0x28d988b8, (q31_t)0x86b180ae, (q31_t)0x28d3944a, (q31_t)0x86af7f7e,
+  (q31_t)0x28cd9fc1, (q31_t)0x86ad7e99, (q31_t)0x28c7ab20, (q31_t)0x86ab7dff, (q31_t)0x28c1b666, (q31_t)0x86a97db0, (q31_t)0x28bbc192, (q31_t)0x86a77dab,
+  (q31_t)0x28b5cca5, (q31_t)0x86a57df2, (q31_t)0x28afd7a0, (q31_t)0x86a37e83, (q31_t)0x28a9e281, (q31_t)0x86a17f5f, (q31_t)0x28a3ed49, (q31_t)0x869f8086,
+  (q31_t)0x289df7f8, (q31_t)0x869d81f8, (q31_t)0x2898028e, (q31_t)0x869b83b4, (q31_t)0x28920d0a, (q31_t)0x869985bc, (q31_t)0x288c176e, (q31_t)0x8697880f,
+  (q31_t)0x288621b9, (q31_t)0x86958aac, (q31_t)0x28802beb, (q31_t)0x86938d94, (q31_t)0x287a3604, (q31_t)0x869190c7, (q31_t)0x28744004, (q31_t)0x868f9445,
+  (q31_t)0x286e49ea, (q31_t)0x868d980e, (q31_t)0x286853b8, (q31_t)0x868b9c22, (q31_t)0x28625d6d, (q31_t)0x8689a081, (q31_t)0x285c670a, (q31_t)0x8687a52b,
+  (q31_t)0x2856708d, (q31_t)0x8685aa20, (q31_t)0x285079f7, (q31_t)0x8683af5f, (q31_t)0x284a8349, (q31_t)0x8681b4ea, (q31_t)0x28448c81, (q31_t)0x867fbabf,
+  (q31_t)0x283e95a1, (q31_t)0x867dc0e0, (q31_t)0x28389ea8, (q31_t)0x867bc74b, (q31_t)0x2832a796, (q31_t)0x8679ce01, (q31_t)0x282cb06c, (q31_t)0x8677d503,
+  (q31_t)0x2826b928, (q31_t)0x8675dc4f, (q31_t)0x2820c1cc, (q31_t)0x8673e3e6, (q31_t)0x281aca57, (q31_t)0x8671ebc8, (q31_t)0x2814d2c9, (q31_t)0x866ff3f6,
+  (q31_t)0x280edb23, (q31_t)0x866dfc6e, (q31_t)0x2808e364, (q31_t)0x866c0531, (q31_t)0x2802eb8c, (q31_t)0x866a0e3f, (q31_t)0x27fcf39c, (q31_t)0x86681798,
+  (q31_t)0x27f6fb92, (q31_t)0x8666213c, (q31_t)0x27f10371, (q31_t)0x86642b2c, (q31_t)0x27eb0b36, (q31_t)0x86623566, (q31_t)0x27e512e3, (q31_t)0x86603feb,
+  (q31_t)0x27df1a77, (q31_t)0x865e4abb, (q31_t)0x27d921f3, (q31_t)0x865c55d7, (q31_t)0x27d32956, (q31_t)0x865a613d, (q31_t)0x27cd30a1, (q31_t)0x86586cee,
+  (q31_t)0x27c737d3, (q31_t)0x865678eb, (q31_t)0x27c13eec, (q31_t)0x86548532, (q31_t)0x27bb45ed, (q31_t)0x865291c4, (q31_t)0x27b54cd6, (q31_t)0x86509ea2,
+  (q31_t)0x27af53a6, (q31_t)0x864eabcb, (q31_t)0x27a95a5d, (q31_t)0x864cb93e, (q31_t)0x27a360fc, (q31_t)0x864ac6fd, (q31_t)0x279d6783, (q31_t)0x8648d507,
+  (q31_t)0x27976df1, (q31_t)0x8646e35c, (q31_t)0x27917447, (q31_t)0x8644f1fc, (q31_t)0x278b7a84, (q31_t)0x864300e7, (q31_t)0x278580a9, (q31_t)0x8641101d,
+  (q31_t)0x277f86b5, (q31_t)0x863f1f9e, (q31_t)0x27798caa, (q31_t)0x863d2f6b, (q31_t)0x27739285, (q31_t)0x863b3f82, (q31_t)0x276d9849, (q31_t)0x86394fe5,
+  (q31_t)0x27679df4, (q31_t)0x86376092, (q31_t)0x2761a387, (q31_t)0x8635718b, (q31_t)0x275ba901, (q31_t)0x863382cf, (q31_t)0x2755ae64, (q31_t)0x8631945e,
+  (q31_t)0x274fb3ae, (q31_t)0x862fa638, (q31_t)0x2749b8e0, (q31_t)0x862db85e, (q31_t)0x2743bdf9, (q31_t)0x862bcace, (q31_t)0x273dc2fa, (q31_t)0x8629dd8a,
+  (q31_t)0x2737c7e3, (q31_t)0x8627f091, (q31_t)0x2731ccb4, (q31_t)0x862603e3, (q31_t)0x272bd16d, (q31_t)0x86241780, (q31_t)0x2725d60e, (q31_t)0x86222b68,
+  (q31_t)0x271fda96, (q31_t)0x86203f9c, (q31_t)0x2719df06, (q31_t)0x861e541a, (q31_t)0x2713e35f, (q31_t)0x861c68e4, (q31_t)0x270de79f, (q31_t)0x861a7df9,
+  (q31_t)0x2707ebc7, (q31_t)0x86189359, (q31_t)0x2701efd7, (q31_t)0x8616a905, (q31_t)0x26fbf3ce, (q31_t)0x8614befb, (q31_t)0x26f5f7ae, (q31_t)0x8612d53d,
+  (q31_t)0x26effb76, (q31_t)0x8610ebca, (q31_t)0x26e9ff26, (q31_t)0x860f02a3, (q31_t)0x26e402bd, (q31_t)0x860d19c6, (q31_t)0x26de063d, (q31_t)0x860b3135,
+  (q31_t)0x26d809a5, (q31_t)0x860948ef, (q31_t)0x26d20cf5, (q31_t)0x860760f4, (q31_t)0x26cc102d, (q31_t)0x86057944, (q31_t)0x26c6134d, (q31_t)0x860391e0,
+  (q31_t)0x26c01655, (q31_t)0x8601aac7, (q31_t)0x26ba1945, (q31_t)0x85ffc3f9, (q31_t)0x26b41c1d, (q31_t)0x85fddd76, (q31_t)0x26ae1edd, (q31_t)0x85fbf73f,
+  (q31_t)0x26a82186, (q31_t)0x85fa1153, (q31_t)0x26a22416, (q31_t)0x85f82bb2, (q31_t)0x269c268f, (q31_t)0x85f6465c, (q31_t)0x269628f0, (q31_t)0x85f46152,
+  (q31_t)0x26902b39, (q31_t)0x85f27c93, (q31_t)0x268a2d6b, (q31_t)0x85f09820, (q31_t)0x26842f84, (q31_t)0x85eeb3f7, (q31_t)0x267e3186, (q31_t)0x85ecd01a,
+  (q31_t)0x26783370, (q31_t)0x85eaec88, (q31_t)0x26723543, (q31_t)0x85e90942, (q31_t)0x266c36fe, (q31_t)0x85e72647, (q31_t)0x266638a1, (q31_t)0x85e54397,
+  (q31_t)0x26603a2c, (q31_t)0x85e36132, (q31_t)0x265a3b9f, (q31_t)0x85e17f19, (q31_t)0x26543cfb, (q31_t)0x85df9d4b, (q31_t)0x264e3e40, (q31_t)0x85ddbbc9,
+  (q31_t)0x26483f6c, (q31_t)0x85dbda91, (q31_t)0x26424082, (q31_t)0x85d9f9a5, (q31_t)0x263c417f, (q31_t)0x85d81905, (q31_t)0x26364265, (q31_t)0x85d638b0,
+  (q31_t)0x26304333, (q31_t)0x85d458a6, (q31_t)0x262a43ea, (q31_t)0x85d278e7, (q31_t)0x26244489, (q31_t)0x85d09974, (q31_t)0x261e4511, (q31_t)0x85ceba4d,
+  (q31_t)0x26184581, (q31_t)0x85ccdb70, (q31_t)0x261245da, (q31_t)0x85cafcdf, (q31_t)0x260c461b, (q31_t)0x85c91e9a, (q31_t)0x26064645, (q31_t)0x85c740a0,
+  (q31_t)0x26004657, (q31_t)0x85c562f1, (q31_t)0x25fa4652, (q31_t)0x85c3858d, (q31_t)0x25f44635, (q31_t)0x85c1a875, (q31_t)0x25ee4601, (q31_t)0x85bfcba9,
+  (q31_t)0x25e845b6, (q31_t)0x85bdef28, (q31_t)0x25e24553, (q31_t)0x85bc12f2, (q31_t)0x25dc44d9, (q31_t)0x85ba3707, (q31_t)0x25d64447, (q31_t)0x85b85b68,
+  (q31_t)0x25d0439f, (q31_t)0x85b68015, (q31_t)0x25ca42de, (q31_t)0x85b4a50d, (q31_t)0x25c44207, (q31_t)0x85b2ca50, (q31_t)0x25be4118, (q31_t)0x85b0efdf,
+  (q31_t)0x25b84012, (q31_t)0x85af15b9, (q31_t)0x25b23ef5, (q31_t)0x85ad3bdf, (q31_t)0x25ac3dc0, (q31_t)0x85ab6250, (q31_t)0x25a63c74, (q31_t)0x85a9890d,
+  (q31_t)0x25a03b11, (q31_t)0x85a7b015, (q31_t)0x259a3997, (q31_t)0x85a5d768, (q31_t)0x25943806, (q31_t)0x85a3ff07, (q31_t)0x258e365d, (q31_t)0x85a226f2,
+  (q31_t)0x2588349d, (q31_t)0x85a04f28, (q31_t)0x258232c6, (q31_t)0x859e77a9, (q31_t)0x257c30d8, (q31_t)0x859ca076, (q31_t)0x25762ed3, (q31_t)0x859ac98f,
+  (q31_t)0x25702cb7, (q31_t)0x8598f2f3, (q31_t)0x256a2a83, (q31_t)0x85971ca2, (q31_t)0x25642839, (q31_t)0x8595469d, (q31_t)0x255e25d7, (q31_t)0x859370e4,
+  (q31_t)0x2558235f, (q31_t)0x85919b76, (q31_t)0x255220cf, (q31_t)0x858fc653, (q31_t)0x254c1e28, (q31_t)0x858df17c, (q31_t)0x25461b6b, (q31_t)0x858c1cf1,
+  (q31_t)0x25401896, (q31_t)0x858a48b1, (q31_t)0x253a15aa, (q31_t)0x858874bd, (q31_t)0x253412a8, (q31_t)0x8586a114, (q31_t)0x252e0f8e, (q31_t)0x8584cdb7,
+  (q31_t)0x25280c5e, (q31_t)0x8582faa5, (q31_t)0x25220916, (q31_t)0x858127df, (q31_t)0x251c05b8, (q31_t)0x857f5564, (q31_t)0x25160243, (q31_t)0x857d8335,
+  (q31_t)0x250ffeb7, (q31_t)0x857bb152, (q31_t)0x2509fb14, (q31_t)0x8579dfba, (q31_t)0x2503f75a, (q31_t)0x85780e6e, (q31_t)0x24fdf389, (q31_t)0x85763d6d,
+  (q31_t)0x24f7efa2, (q31_t)0x85746cb8, (q31_t)0x24f1eba4, (q31_t)0x85729c4e, (q31_t)0x24ebe78f, (q31_t)0x8570cc30, (q31_t)0x24e5e363, (q31_t)0x856efc5e,
+  (q31_t)0x24dfdf20, (q31_t)0x856d2cd7, (q31_t)0x24d9dac7, (q31_t)0x856b5d9c, (q31_t)0x24d3d657, (q31_t)0x85698ead, (q31_t)0x24cdd1d0, (q31_t)0x8567c009,
+  (q31_t)0x24c7cd33, (q31_t)0x8565f1b0, (q31_t)0x24c1c87f, (q31_t)0x856423a4, (q31_t)0x24bbc3b4, (q31_t)0x856255e3, (q31_t)0x24b5bed2, (q31_t)0x8560886d,
+  (q31_t)0x24afb9da, (q31_t)0x855ebb44, (q31_t)0x24a9b4cb, (q31_t)0x855cee66, (q31_t)0x24a3afa6, (q31_t)0x855b21d3, (q31_t)0x249daa6a, (q31_t)0x8559558c,
+  (q31_t)0x2497a517, (q31_t)0x85578991, (q31_t)0x24919fae, (q31_t)0x8555bde2, (q31_t)0x248b9a2f, (q31_t)0x8553f27e, (q31_t)0x24859498, (q31_t)0x85522766,
+  (q31_t)0x247f8eec, (q31_t)0x85505c99, (q31_t)0x24798928, (q31_t)0x854e9219, (q31_t)0x2473834f, (q31_t)0x854cc7e3, (q31_t)0x246d7d5e, (q31_t)0x854afdfa,
+  (q31_t)0x24677758, (q31_t)0x8549345c, (q31_t)0x2461713a, (q31_t)0x85476b0a, (q31_t)0x245b6b07, (q31_t)0x8545a204, (q31_t)0x245564bd, (q31_t)0x8543d949,
+  (q31_t)0x244f5e5c, (q31_t)0x854210db, (q31_t)0x244957e5, (q31_t)0x854048b7, (q31_t)0x24435158, (q31_t)0x853e80e0, (q31_t)0x243d4ab4, (q31_t)0x853cb954,
+  (q31_t)0x243743fa, (q31_t)0x853af214, (q31_t)0x24313d2a, (q31_t)0x85392b20, (q31_t)0x242b3644, (q31_t)0x85376477, (q31_t)0x24252f47, (q31_t)0x85359e1a,
+  (q31_t)0x241f2833, (q31_t)0x8533d809, (q31_t)0x2419210a, (q31_t)0x85321244, (q31_t)0x241319ca, (q31_t)0x85304cca, (q31_t)0x240d1274, (q31_t)0x852e879d,
+  (q31_t)0x24070b08, (q31_t)0x852cc2bb, (q31_t)0x24010385, (q31_t)0x852afe24, (q31_t)0x23fafbec, (q31_t)0x852939da, (q31_t)0x23f4f43e, (q31_t)0x852775db,
+  (q31_t)0x23eeec78, (q31_t)0x8525b228, (q31_t)0x23e8e49d, (q31_t)0x8523eec1, (q31_t)0x23e2dcac, (q31_t)0x85222ba5, (q31_t)0x23dcd4a4, (q31_t)0x852068d6,
+  (q31_t)0x23d6cc87, (q31_t)0x851ea652, (q31_t)0x23d0c453, (q31_t)0x851ce41a, (q31_t)0x23cabc09, (q31_t)0x851b222e, (q31_t)0x23c4b3a9, (q31_t)0x8519608d,
+  (q31_t)0x23beab33, (q31_t)0x85179f39, (q31_t)0x23b8a2a7, (q31_t)0x8515de30, (q31_t)0x23b29a05, (q31_t)0x85141d73, (q31_t)0x23ac914d, (q31_t)0x85125d02,
+  (q31_t)0x23a6887f, (q31_t)0x85109cdd, (q31_t)0x23a07f9a, (q31_t)0x850edd03, (q31_t)0x239a76a0, (q31_t)0x850d1d75, (q31_t)0x23946d90, (q31_t)0x850b5e34,
+  (q31_t)0x238e646a, (q31_t)0x85099f3e, (q31_t)0x23885b2e, (q31_t)0x8507e094, (q31_t)0x238251dd, (q31_t)0x85062235, (q31_t)0x237c4875, (q31_t)0x85046423,
+  (q31_t)0x23763ef7, (q31_t)0x8502a65c, (q31_t)0x23703564, (q31_t)0x8500e8e2, (q31_t)0x236a2bba, (q31_t)0x84ff2bb3, (q31_t)0x236421fb, (q31_t)0x84fd6ed0,
+  (q31_t)0x235e1826, (q31_t)0x84fbb239, (q31_t)0x23580e3b, (q31_t)0x84f9f5ee, (q31_t)0x2352043b, (q31_t)0x84f839ee, (q31_t)0x234bfa24, (q31_t)0x84f67e3b,
+  (q31_t)0x2345eff8, (q31_t)0x84f4c2d4, (q31_t)0x233fe5b6, (q31_t)0x84f307b8, (q31_t)0x2339db5e, (q31_t)0x84f14ce8, (q31_t)0x2333d0f1, (q31_t)0x84ef9265,
+  (q31_t)0x232dc66d, (q31_t)0x84edd82d, (q31_t)0x2327bbd5, (q31_t)0x84ec1e41, (q31_t)0x2321b126, (q31_t)0x84ea64a1, (q31_t)0x231ba662, (q31_t)0x84e8ab4d,
+  (q31_t)0x23159b88, (q31_t)0x84e6f244, (q31_t)0x230f9098, (q31_t)0x84e53988, (q31_t)0x23098593, (q31_t)0x84e38118, (q31_t)0x23037a78, (q31_t)0x84e1c8f3,
+  (q31_t)0x22fd6f48, (q31_t)0x84e0111b, (q31_t)0x22f76402, (q31_t)0x84de598f, (q31_t)0x22f158a7, (q31_t)0x84dca24e, (q31_t)0x22eb4d36, (q31_t)0x84daeb5a,
+  (q31_t)0x22e541af, (q31_t)0x84d934b1, (q31_t)0x22df3613, (q31_t)0x84d77e54, (q31_t)0x22d92a61, (q31_t)0x84d5c844, (q31_t)0x22d31e9a, (q31_t)0x84d4127f,
+  (q31_t)0x22cd12bd, (q31_t)0x84d25d06, (q31_t)0x22c706cb, (q31_t)0x84d0a7da, (q31_t)0x22c0fac4, (q31_t)0x84cef2f9, (q31_t)0x22baeea7, (q31_t)0x84cd3e64,
+  (q31_t)0x22b4e274, (q31_t)0x84cb8a1b, (q31_t)0x22aed62c, (q31_t)0x84c9d61f, (q31_t)0x22a8c9cf, (q31_t)0x84c8226e, (q31_t)0x22a2bd5d, (q31_t)0x84c66f09,
+  (q31_t)0x229cb0d5, (q31_t)0x84c4bbf0, (q31_t)0x2296a437, (q31_t)0x84c30924, (q31_t)0x22909785, (q31_t)0x84c156a3, (q31_t)0x228a8abd, (q31_t)0x84bfa46e,
+  (q31_t)0x22847de0, (q31_t)0x84bdf286, (q31_t)0x227e70ed, (q31_t)0x84bc40e9, (q31_t)0x227863e5, (q31_t)0x84ba8f98, (q31_t)0x227256c8, (q31_t)0x84b8de94,
+  (q31_t)0x226c4996, (q31_t)0x84b72ddb, (q31_t)0x22663c4e, (q31_t)0x84b57d6f, (q31_t)0x22602ef1, (q31_t)0x84b3cd4f, (q31_t)0x225a217f, (q31_t)0x84b21d7a,
+  (q31_t)0x225413f8, (q31_t)0x84b06df2, (q31_t)0x224e065c, (q31_t)0x84aebeb6, (q31_t)0x2247f8aa, (q31_t)0x84ad0fc6, (q31_t)0x2241eae3, (q31_t)0x84ab6122,
+  (q31_t)0x223bdd08, (q31_t)0x84a9b2ca, (q31_t)0x2235cf17, (q31_t)0x84a804be, (q31_t)0x222fc111, (q31_t)0x84a656fe, (q31_t)0x2229b2f6, (q31_t)0x84a4a98a,
+  (q31_t)0x2223a4c5, (q31_t)0x84a2fc62, (q31_t)0x221d9680, (q31_t)0x84a14f87, (q31_t)0x22178826, (q31_t)0x849fa2f7, (q31_t)0x221179b7, (q31_t)0x849df6b4,
+  (q31_t)0x220b6b32, (q31_t)0x849c4abd, (q31_t)0x22055c99, (q31_t)0x849a9f12, (q31_t)0x21ff4dea, (q31_t)0x8498f3b3, (q31_t)0x21f93f27, (q31_t)0x849748a0,
+  (q31_t)0x21f3304f, (q31_t)0x84959dd9, (q31_t)0x21ed2162, (q31_t)0x8493f35e, (q31_t)0x21e71260, (q31_t)0x84924930, (q31_t)0x21e10349, (q31_t)0x84909f4e,
+  (q31_t)0x21daf41d, (q31_t)0x848ef5b7, (q31_t)0x21d4e4dc, (q31_t)0x848d4c6d, (q31_t)0x21ced586, (q31_t)0x848ba36f, (q31_t)0x21c8c61c, (q31_t)0x8489fabe,
+  (q31_t)0x21c2b69c, (q31_t)0x84885258, (q31_t)0x21bca708, (q31_t)0x8486aa3e, (q31_t)0x21b6975f, (q31_t)0x84850271, (q31_t)0x21b087a1, (q31_t)0x84835af0,
+  (q31_t)0x21aa77cf, (q31_t)0x8481b3bb, (q31_t)0x21a467e7, (q31_t)0x84800cd2, (q31_t)0x219e57eb, (q31_t)0x847e6636, (q31_t)0x219847da, (q31_t)0x847cbfe5,
+  (q31_t)0x219237b5, (q31_t)0x847b19e1, (q31_t)0x218c277a, (q31_t)0x84797429, (q31_t)0x2186172b, (q31_t)0x8477cebd, (q31_t)0x218006c8, (q31_t)0x8476299e,
+  (q31_t)0x2179f64f, (q31_t)0x847484ca, (q31_t)0x2173e5c2, (q31_t)0x8472e043, (q31_t)0x216dd521, (q31_t)0x84713c08, (q31_t)0x2167c46b, (q31_t)0x846f9819,
+  (q31_t)0x2161b3a0, (q31_t)0x846df477, (q31_t)0x215ba2c0, (q31_t)0x846c5120, (q31_t)0x215591cc, (q31_t)0x846aae16, (q31_t)0x214f80c4, (q31_t)0x84690b58,
+  (q31_t)0x21496fa7, (q31_t)0x846768e7, (q31_t)0x21435e75, (q31_t)0x8465c6c1, (q31_t)0x213d4d2f, (q31_t)0x846424e8, (q31_t)0x21373bd4, (q31_t)0x8462835b,
+  (q31_t)0x21312a65, (q31_t)0x8460e21a, (q31_t)0x212b18e1, (q31_t)0x845f4126, (q31_t)0x21250749, (q31_t)0x845da07e, (q31_t)0x211ef59d, (q31_t)0x845c0022,
+  (q31_t)0x2118e3dc, (q31_t)0x845a6012, (q31_t)0x2112d206, (q31_t)0x8458c04f, (q31_t)0x210cc01d, (q31_t)0x845720d8, (q31_t)0x2106ae1e, (q31_t)0x845581ad,
+  (q31_t)0x21009c0c, (q31_t)0x8453e2cf, (q31_t)0x20fa89e5, (q31_t)0x8452443d, (q31_t)0x20f477aa, (q31_t)0x8450a5f7, (q31_t)0x20ee655a, (q31_t)0x844f07fd,
+  (q31_t)0x20e852f6, (q31_t)0x844d6a50, (q31_t)0x20e2407e, (q31_t)0x844bccef, (q31_t)0x20dc2df2, (q31_t)0x844a2fda, (q31_t)0x20d61b51, (q31_t)0x84489311,
+  (q31_t)0x20d0089c, (q31_t)0x8446f695, (q31_t)0x20c9f5d3, (q31_t)0x84455a66, (q31_t)0x20c3e2f5, (q31_t)0x8443be82, (q31_t)0x20bdd003, (q31_t)0x844222eb,
+  (q31_t)0x20b7bcfe, (q31_t)0x844087a0, (q31_t)0x20b1a9e4, (q31_t)0x843eeca2, (q31_t)0x20ab96b5, (q31_t)0x843d51f0, (q31_t)0x20a58373, (q31_t)0x843bb78a,
+  (q31_t)0x209f701c, (q31_t)0x843a1d70, (q31_t)0x20995cb2, (q31_t)0x843883a3, (q31_t)0x20934933, (q31_t)0x8436ea23, (q31_t)0x208d35a0, (q31_t)0x843550ee,
+  (q31_t)0x208721f9, (q31_t)0x8433b806, (q31_t)0x20810e3e, (q31_t)0x84321f6b, (q31_t)0x207afa6f, (q31_t)0x8430871b, (q31_t)0x2074e68c, (q31_t)0x842eef18,
+  (q31_t)0x206ed295, (q31_t)0x842d5762, (q31_t)0x2068be8a, (q31_t)0x842bbff8, (q31_t)0x2062aa6b, (q31_t)0x842a28da, (q31_t)0x205c9638, (q31_t)0x84289209,
+  (q31_t)0x205681f1, (q31_t)0x8426fb84, (q31_t)0x20506d96, (q31_t)0x8425654b, (q31_t)0x204a5927, (q31_t)0x8423cf5f, (q31_t)0x204444a4, (q31_t)0x842239bf,
+  (q31_t)0x203e300d, (q31_t)0x8420a46c, (q31_t)0x20381b63, (q31_t)0x841f0f65, (q31_t)0x203206a4, (q31_t)0x841d7aaa, (q31_t)0x202bf1d2, (q31_t)0x841be63c,
+  (q31_t)0x2025dcec, (q31_t)0x841a521a, (q31_t)0x201fc7f2, (q31_t)0x8418be45, (q31_t)0x2019b2e4, (q31_t)0x84172abc, (q31_t)0x20139dc2, (q31_t)0x84159780,
+  (q31_t)0x200d888d, (q31_t)0x84140490, (q31_t)0x20077344, (q31_t)0x841271ec, (q31_t)0x20015de7, (q31_t)0x8410df95, (q31_t)0x1ffb4876, (q31_t)0x840f4d8a,
+  (q31_t)0x1ff532f2, (q31_t)0x840dbbcc, (q31_t)0x1fef1d59, (q31_t)0x840c2a5a, (q31_t)0x1fe907ae, (q31_t)0x840a9935, (q31_t)0x1fe2f1ee, (q31_t)0x8409085c,
+  (q31_t)0x1fdcdc1b, (q31_t)0x840777d0, (q31_t)0x1fd6c634, (q31_t)0x8405e790, (q31_t)0x1fd0b03a, (q31_t)0x8404579d, (q31_t)0x1fca9a2b, (q31_t)0x8402c7f6,
+  (q31_t)0x1fc4840a, (q31_t)0x8401389b, (q31_t)0x1fbe6dd4, (q31_t)0x83ffa98d, (q31_t)0x1fb8578b, (q31_t)0x83fe1acc, (q31_t)0x1fb2412f, (q31_t)0x83fc8c57,
+  (q31_t)0x1fac2abf, (q31_t)0x83fafe2e, (q31_t)0x1fa6143b, (q31_t)0x83f97052, (q31_t)0x1f9ffda4, (q31_t)0x83f7e2c3, (q31_t)0x1f99e6fa, (q31_t)0x83f65580,
+  (q31_t)0x1f93d03c, (q31_t)0x83f4c889, (q31_t)0x1f8db96a, (q31_t)0x83f33bdf, (q31_t)0x1f87a285, (q31_t)0x83f1af82, (q31_t)0x1f818b8d, (q31_t)0x83f02371,
+  (q31_t)0x1f7b7481, (q31_t)0x83ee97ad, (q31_t)0x1f755d61, (q31_t)0x83ed0c35, (q31_t)0x1f6f462f, (q31_t)0x83eb810a, (q31_t)0x1f692ee9, (q31_t)0x83e9f62b,
+  (q31_t)0x1f63178f, (q31_t)0x83e86b99, (q31_t)0x1f5d0022, (q31_t)0x83e6e153, (q31_t)0x1f56e8a2, (q31_t)0x83e5575a, (q31_t)0x1f50d10e, (q31_t)0x83e3cdad,
+  (q31_t)0x1f4ab968, (q31_t)0x83e2444d, (q31_t)0x1f44a1ad, (q31_t)0x83e0bb3a, (q31_t)0x1f3e89e0, (q31_t)0x83df3273, (q31_t)0x1f3871ff, (q31_t)0x83dda9f9,
+  (q31_t)0x1f325a0b, (q31_t)0x83dc21cb, (q31_t)0x1f2c4204, (q31_t)0x83da99ea, (q31_t)0x1f2629ea, (q31_t)0x83d91255, (q31_t)0x1f2011bc, (q31_t)0x83d78b0d,
+  (q31_t)0x1f19f97b, (q31_t)0x83d60412, (q31_t)0x1f13e127, (q31_t)0x83d47d63, (q31_t)0x1f0dc8c0, (q31_t)0x83d2f701, (q31_t)0x1f07b045, (q31_t)0x83d170eb,
+  (q31_t)0x1f0197b8, (q31_t)0x83cfeb22, (q31_t)0x1efb7f17, (q31_t)0x83ce65a6, (q31_t)0x1ef56664, (q31_t)0x83cce076, (q31_t)0x1eef4d9d, (q31_t)0x83cb5b93,
+  (q31_t)0x1ee934c3, (q31_t)0x83c9d6fc, (q31_t)0x1ee31bd6, (q31_t)0x83c852b2, (q31_t)0x1edd02d6, (q31_t)0x83c6ceb5, (q31_t)0x1ed6e9c3, (q31_t)0x83c54b04,
+  (q31_t)0x1ed0d09d, (q31_t)0x83c3c7a0, (q31_t)0x1ecab763, (q31_t)0x83c24488, (q31_t)0x1ec49e17, (q31_t)0x83c0c1be, (q31_t)0x1ebe84b8, (q31_t)0x83bf3f3f,
+  (q31_t)0x1eb86b46, (q31_t)0x83bdbd0e, (q31_t)0x1eb251c1, (q31_t)0x83bc3b29, (q31_t)0x1eac3829, (q31_t)0x83bab991, (q31_t)0x1ea61e7e, (q31_t)0x83b93845,
+  (q31_t)0x1ea004c1, (q31_t)0x83b7b746, (q31_t)0x1e99eaf0, (q31_t)0x83b63694, (q31_t)0x1e93d10c, (q31_t)0x83b4b62e, (q31_t)0x1e8db716, (q31_t)0x83b33616,
+  (q31_t)0x1e879d0d, (q31_t)0x83b1b649, (q31_t)0x1e8182f1, (q31_t)0x83b036ca, (q31_t)0x1e7b68c2, (q31_t)0x83aeb797, (q31_t)0x1e754e80, (q31_t)0x83ad38b1,
+  (q31_t)0x1e6f342c, (q31_t)0x83abba17, (q31_t)0x1e6919c4, (q31_t)0x83aa3bca, (q31_t)0x1e62ff4a, (q31_t)0x83a8bdca, (q31_t)0x1e5ce4be, (q31_t)0x83a74017,
+  (q31_t)0x1e56ca1e, (q31_t)0x83a5c2b0, (q31_t)0x1e50af6c, (q31_t)0x83a44596, (q31_t)0x1e4a94a7, (q31_t)0x83a2c8c9, (q31_t)0x1e4479cf, (q31_t)0x83a14c48,
+  (q31_t)0x1e3e5ee5, (q31_t)0x839fd014, (q31_t)0x1e3843e8, (q31_t)0x839e542d, (q31_t)0x1e3228d9, (q31_t)0x839cd893, (q31_t)0x1e2c0db6, (q31_t)0x839b5d45,
+  (q31_t)0x1e25f282, (q31_t)0x8399e244, (q31_t)0x1e1fd73a, (q31_t)0x83986790, (q31_t)0x1e19bbe0, (q31_t)0x8396ed29, (q31_t)0x1e13a074, (q31_t)0x8395730e,
+  (q31_t)0x1e0d84f5, (q31_t)0x8393f940, (q31_t)0x1e076963, (q31_t)0x83927fbf, (q31_t)0x1e014dbf, (q31_t)0x8391068a, (q31_t)0x1dfb3208, (q31_t)0x838f8da2,
+  (q31_t)0x1df5163f, (q31_t)0x838e1507, (q31_t)0x1deefa63, (q31_t)0x838c9cb9, (q31_t)0x1de8de75, (q31_t)0x838b24b8, (q31_t)0x1de2c275, (q31_t)0x8389ad03,
+  (q31_t)0x1ddca662, (q31_t)0x8388359b, (q31_t)0x1dd68a3c, (q31_t)0x8386be80, (q31_t)0x1dd06e04, (q31_t)0x838547b2, (q31_t)0x1dca51ba, (q31_t)0x8383d130,
+  (q31_t)0x1dc4355e, (q31_t)0x83825afb, (q31_t)0x1dbe18ef, (q31_t)0x8380e513, (q31_t)0x1db7fc6d, (q31_t)0x837f6f78, (q31_t)0x1db1dfda, (q31_t)0x837dfa2a,
+  (q31_t)0x1dabc334, (q31_t)0x837c8528, (q31_t)0x1da5a67c, (q31_t)0x837b1074, (q31_t)0x1d9f89b1, (q31_t)0x83799c0c, (q31_t)0x1d996cd4, (q31_t)0x837827f0,
+  (q31_t)0x1d934fe5, (q31_t)0x8376b422, (q31_t)0x1d8d32e4, (q31_t)0x837540a1, (q31_t)0x1d8715d0, (q31_t)0x8373cd6c, (q31_t)0x1d80f8ab, (q31_t)0x83725a84,
+  (q31_t)0x1d7adb73, (q31_t)0x8370e7e9, (q31_t)0x1d74be29, (q31_t)0x836f759b, (q31_t)0x1d6ea0cc, (q31_t)0x836e039a, (q31_t)0x1d68835e, (q31_t)0x836c91e5,
+  (q31_t)0x1d6265dd, (q31_t)0x836b207d, (q31_t)0x1d5c484b, (q31_t)0x8369af63, (q31_t)0x1d562aa6, (q31_t)0x83683e95, (q31_t)0x1d500cef, (q31_t)0x8366ce14,
+  (q31_t)0x1d49ef26, (q31_t)0x83655ddf, (q31_t)0x1d43d14b, (q31_t)0x8363edf8, (q31_t)0x1d3db35e, (q31_t)0x83627e5d, (q31_t)0x1d37955e, (q31_t)0x83610f10,
+  (q31_t)0x1d31774d, (q31_t)0x835fa00f, (q31_t)0x1d2b592a, (q31_t)0x835e315b, (q31_t)0x1d253af5, (q31_t)0x835cc2f4, (q31_t)0x1d1f1cae, (q31_t)0x835b54da,
+  (q31_t)0x1d18fe54, (q31_t)0x8359e70d, (q31_t)0x1d12dfe9, (q31_t)0x8358798c, (q31_t)0x1d0cc16c, (q31_t)0x83570c59, (q31_t)0x1d06a2dd, (q31_t)0x83559f72,
+  (q31_t)0x1d00843d, (q31_t)0x835432d8, (q31_t)0x1cfa658a, (q31_t)0x8352c68c, (q31_t)0x1cf446c5, (q31_t)0x83515a8c, (q31_t)0x1cee27ef, (q31_t)0x834feed9,
+  (q31_t)0x1ce80906, (q31_t)0x834e8373, (q31_t)0x1ce1ea0c, (q31_t)0x834d185a, (q31_t)0x1cdbcb00, (q31_t)0x834bad8e, (q31_t)0x1cd5abe3, (q31_t)0x834a430e,
+  (q31_t)0x1ccf8cb3, (q31_t)0x8348d8dc, (q31_t)0x1cc96d72, (q31_t)0x83476ef6, (q31_t)0x1cc34e1f, (q31_t)0x8346055e, (q31_t)0x1cbd2eba, (q31_t)0x83449c12,
+  (q31_t)0x1cb70f43, (q31_t)0x83433314, (q31_t)0x1cb0efbb, (q31_t)0x8341ca62, (q31_t)0x1caad021, (q31_t)0x834061fd, (q31_t)0x1ca4b075, (q31_t)0x833ef9e6,
+  (q31_t)0x1c9e90b8, (q31_t)0x833d921b, (q31_t)0x1c9870e9, (q31_t)0x833c2a9d, (q31_t)0x1c925109, (q31_t)0x833ac36c, (q31_t)0x1c8c3116, (q31_t)0x83395c88,
+  (q31_t)0x1c861113, (q31_t)0x8337f5f1, (q31_t)0x1c7ff0fd, (q31_t)0x83368fa7, (q31_t)0x1c79d0d6, (q31_t)0x833529aa, (q31_t)0x1c73b09d, (q31_t)0x8333c3fa,
+  (q31_t)0x1c6d9053, (q31_t)0x83325e97, (q31_t)0x1c676ff8, (q31_t)0x8330f981, (q31_t)0x1c614f8b, (q31_t)0x832f94b8, (q31_t)0x1c5b2f0c, (q31_t)0x832e303c,
+  (q31_t)0x1c550e7c, (q31_t)0x832ccc0d, (q31_t)0x1c4eedda, (q31_t)0x832b682b, (q31_t)0x1c48cd27, (q31_t)0x832a0496, (q31_t)0x1c42ac62, (q31_t)0x8328a14d,
+  (q31_t)0x1c3c8b8c, (q31_t)0x83273e52, (q31_t)0x1c366aa5, (q31_t)0x8325dba4, (q31_t)0x1c3049ac, (q31_t)0x83247943, (q31_t)0x1c2a28a2, (q31_t)0x8323172f,
+  (q31_t)0x1c240786, (q31_t)0x8321b568, (q31_t)0x1c1de659, (q31_t)0x832053ee, (q31_t)0x1c17c51b, (q31_t)0x831ef2c1, (q31_t)0x1c11a3cb, (q31_t)0x831d91e1,
+  (q31_t)0x1c0b826a, (q31_t)0x831c314e, (q31_t)0x1c0560f8, (q31_t)0x831ad109, (q31_t)0x1bff3f75, (q31_t)0x83197110, (q31_t)0x1bf91de0, (q31_t)0x83181164,
+  (q31_t)0x1bf2fc3a, (q31_t)0x8316b205, (q31_t)0x1becda83, (q31_t)0x831552f4, (q31_t)0x1be6b8ba, (q31_t)0x8313f42f, (q31_t)0x1be096e0, (q31_t)0x831295b7,
+  (q31_t)0x1bda74f6, (q31_t)0x8311378d, (q31_t)0x1bd452f9, (q31_t)0x830fd9af, (q31_t)0x1bce30ec, (q31_t)0x830e7c1f, (q31_t)0x1bc80ece, (q31_t)0x830d1edc,
+  (q31_t)0x1bc1ec9e, (q31_t)0x830bc1e6, (q31_t)0x1bbbca5e, (q31_t)0x830a653c, (q31_t)0x1bb5a80c, (q31_t)0x830908e0, (q31_t)0x1baf85a9, (q31_t)0x8307acd1,
+  (q31_t)0x1ba96335, (q31_t)0x83065110, (q31_t)0x1ba340b0, (q31_t)0x8304f59b, (q31_t)0x1b9d1e1a, (q31_t)0x83039a73, (q31_t)0x1b96fb73, (q31_t)0x83023f98,
+  (q31_t)0x1b90d8bb, (q31_t)0x8300e50b, (q31_t)0x1b8ab5f2, (q31_t)0x82ff8acb, (q31_t)0x1b849317, (q31_t)0x82fe30d7, (q31_t)0x1b7e702c, (q31_t)0x82fcd731,
+  (q31_t)0x1b784d30, (q31_t)0x82fb7dd8, (q31_t)0x1b722a23, (q31_t)0x82fa24cc, (q31_t)0x1b6c0705, (q31_t)0x82f8cc0d, (q31_t)0x1b65e3d7, (q31_t)0x82f7739c,
+  (q31_t)0x1b5fc097, (q31_t)0x82f61b77, (q31_t)0x1b599d46, (q31_t)0x82f4c3a0, (q31_t)0x1b5379e5, (q31_t)0x82f36c15, (q31_t)0x1b4d5672, (q31_t)0x82f214d8,
+  (q31_t)0x1b4732ef, (q31_t)0x82f0bde8, (q31_t)0x1b410f5b, (q31_t)0x82ef6745, (q31_t)0x1b3aebb6, (q31_t)0x82ee10ef, (q31_t)0x1b34c801, (q31_t)0x82ecbae7,
+  (q31_t)0x1b2ea43a, (q31_t)0x82eb652b, (q31_t)0x1b288063, (q31_t)0x82ea0fbd, (q31_t)0x1b225c7b, (q31_t)0x82e8ba9c, (q31_t)0x1b1c3883, (q31_t)0x82e765c8,
+  (q31_t)0x1b161479, (q31_t)0x82e61141, (q31_t)0x1b0ff05f, (q31_t)0x82e4bd07, (q31_t)0x1b09cc34, (q31_t)0x82e3691b, (q31_t)0x1b03a7f9, (q31_t)0x82e2157c,
+  (q31_t)0x1afd83ad, (q31_t)0x82e0c22a, (q31_t)0x1af75f50, (q31_t)0x82df6f25, (q31_t)0x1af13ae3, (q31_t)0x82de1c6d, (q31_t)0x1aeb1665, (q31_t)0x82dcca02,
+  (q31_t)0x1ae4f1d6, (q31_t)0x82db77e5, (q31_t)0x1adecd37, (q31_t)0x82da2615, (q31_t)0x1ad8a887, (q31_t)0x82d8d492, (q31_t)0x1ad283c7, (q31_t)0x82d7835c,
+  (q31_t)0x1acc5ef6, (q31_t)0x82d63274, (q31_t)0x1ac63a14, (q31_t)0x82d4e1d8, (q31_t)0x1ac01522, (q31_t)0x82d3918a, (q31_t)0x1ab9f020, (q31_t)0x82d24189,
+  (q31_t)0x1ab3cb0d, (q31_t)0x82d0f1d5, (q31_t)0x1aada5e9, (q31_t)0x82cfa26f, (q31_t)0x1aa780b6, (q31_t)0x82ce5356, (q31_t)0x1aa15b71, (q31_t)0x82cd048a,
+  (q31_t)0x1a9b361d, (q31_t)0x82cbb60b, (q31_t)0x1a9510b7, (q31_t)0x82ca67d9, (q31_t)0x1a8eeb42, (q31_t)0x82c919f5, (q31_t)0x1a88c5bc, (q31_t)0x82c7cc5e,
+  (q31_t)0x1a82a026, (q31_t)0x82c67f14, (q31_t)0x1a7c7a7f, (q31_t)0x82c53217, (q31_t)0x1a7654c8, (q31_t)0x82c3e568, (q31_t)0x1a702f01, (q31_t)0x82c29906,
+  (q31_t)0x1a6a0929, (q31_t)0x82c14cf1, (q31_t)0x1a63e341, (q31_t)0x82c00129, (q31_t)0x1a5dbd49, (q31_t)0x82beb5af, (q31_t)0x1a579741, (q31_t)0x82bd6a82,
+  (q31_t)0x1a517128, (q31_t)0x82bc1fa2, (q31_t)0x1a4b4aff, (q31_t)0x82bad50f, (q31_t)0x1a4524c6, (q31_t)0x82b98aca, (q31_t)0x1a3efe7c, (q31_t)0x82b840d2,
+  (q31_t)0x1a38d823, (q31_t)0x82b6f727, (q31_t)0x1a32b1b9, (q31_t)0x82b5adca, (q31_t)0x1a2c8b3f, (q31_t)0x82b464ba, (q31_t)0x1a2664b5, (q31_t)0x82b31bf7,
+  (q31_t)0x1a203e1b, (q31_t)0x82b1d381, (q31_t)0x1a1a1771, (q31_t)0x82b08b59, (q31_t)0x1a13f0b6, (q31_t)0x82af437e, (q31_t)0x1a0dc9ec, (q31_t)0x82adfbf0,
+  (q31_t)0x1a07a311, (q31_t)0x82acb4b0, (q31_t)0x1a017c27, (q31_t)0x82ab6dbd, (q31_t)0x19fb552c, (q31_t)0x82aa2717, (q31_t)0x19f52e22, (q31_t)0x82a8e0bf,
+  (q31_t)0x19ef0707, (q31_t)0x82a79ab3, (q31_t)0x19e8dfdc, (q31_t)0x82a654f6, (q31_t)0x19e2b8a2, (q31_t)0x82a50f85, (q31_t)0x19dc9157, (q31_t)0x82a3ca62,
+  (q31_t)0x19d669fc, (q31_t)0x82a2858c, (q31_t)0x19d04292, (q31_t)0x82a14104, (q31_t)0x19ca1b17, (q31_t)0x829ffcc8, (q31_t)0x19c3f38d, (q31_t)0x829eb8db,
+  (q31_t)0x19bdcbf3, (q31_t)0x829d753a, (q31_t)0x19b7a449, (q31_t)0x829c31e7, (q31_t)0x19b17c8f, (q31_t)0x829aeee1, (q31_t)0x19ab54c5, (q31_t)0x8299ac29,
+  (q31_t)0x19a52ceb, (q31_t)0x829869be, (q31_t)0x199f0502, (q31_t)0x829727a0, (q31_t)0x1998dd09, (q31_t)0x8295e5cf, (q31_t)0x1992b4ff, (q31_t)0x8294a44c,
+  (q31_t)0x198c8ce7, (q31_t)0x82936317, (q31_t)0x198664be, (q31_t)0x8292222e, (q31_t)0x19803c86, (q31_t)0x8290e194, (q31_t)0x197a143e, (q31_t)0x828fa146,
+  (q31_t)0x1973ebe6, (q31_t)0x828e6146, (q31_t)0x196dc37e, (q31_t)0x828d2193, (q31_t)0x19679b07, (q31_t)0x828be22e, (q31_t)0x19617280, (q31_t)0x828aa316,
+  (q31_t)0x195b49ea, (q31_t)0x8289644b, (q31_t)0x19552144, (q31_t)0x828825ce, (q31_t)0x194ef88e, (q31_t)0x8286e79e, (q31_t)0x1948cfc8, (q31_t)0x8285a9bb,
+  (q31_t)0x1942a6f3, (q31_t)0x82846c26, (q31_t)0x193c7e0f, (q31_t)0x82832edf, (q31_t)0x1936551b, (q31_t)0x8281f1e4, (q31_t)0x19302c17, (q31_t)0x8280b538,
+  (q31_t)0x192a0304, (q31_t)0x827f78d8, (q31_t)0x1923d9e1, (q31_t)0x827e3cc6, (q31_t)0x191db0af, (q31_t)0x827d0102, (q31_t)0x1917876d, (q31_t)0x827bc58a,
+  (q31_t)0x19115e1c, (q31_t)0x827a8a61, (q31_t)0x190b34bb, (q31_t)0x82794f84, (q31_t)0x19050b4b, (q31_t)0x827814f6, (q31_t)0x18fee1cb, (q31_t)0x8276dab4,
+  (q31_t)0x18f8b83c, (q31_t)0x8275a0c0, (q31_t)0x18f28e9e, (q31_t)0x8274671a, (q31_t)0x18ec64f0, (q31_t)0x82732dc0, (q31_t)0x18e63b33, (q31_t)0x8271f4b5,
+  (q31_t)0x18e01167, (q31_t)0x8270bbf7, (q31_t)0x18d9e78b, (q31_t)0x826f8386, (q31_t)0x18d3bda0, (q31_t)0x826e4b62, (q31_t)0x18cd93a5, (q31_t)0x826d138d,
+  (q31_t)0x18c7699b, (q31_t)0x826bdc04, (q31_t)0x18c13f82, (q31_t)0x826aa4c9, (q31_t)0x18bb155a, (q31_t)0x82696ddc, (q31_t)0x18b4eb22, (q31_t)0x8268373c,
+  (q31_t)0x18aec0db, (q31_t)0x826700e9, (q31_t)0x18a89685, (q31_t)0x8265cae4, (q31_t)0x18a26c20, (q31_t)0x8264952d, (q31_t)0x189c41ab, (q31_t)0x82635fc2,
+  (q31_t)0x18961728, (q31_t)0x82622aa6, (q31_t)0x188fec95, (q31_t)0x8260f5d7, (q31_t)0x1889c1f3, (q31_t)0x825fc155, (q31_t)0x18839742, (q31_t)0x825e8d21,
+  (q31_t)0x187d6c82, (q31_t)0x825d593a, (q31_t)0x187741b2, (q31_t)0x825c25a1, (q31_t)0x187116d4, (q31_t)0x825af255, (q31_t)0x186aebe6, (q31_t)0x8259bf57,
+  (q31_t)0x1864c0ea, (q31_t)0x82588ca7, (q31_t)0x185e95de, (q31_t)0x82575a44, (q31_t)0x18586ac3, (q31_t)0x8256282e, (q31_t)0x18523f9a, (q31_t)0x8254f666,
+  (q31_t)0x184c1461, (q31_t)0x8253c4eb, (q31_t)0x1845e919, (q31_t)0x825293be, (q31_t)0x183fbdc3, (q31_t)0x825162df, (q31_t)0x1839925d, (q31_t)0x8250324d,
+  (q31_t)0x183366e9, (q31_t)0x824f0208, (q31_t)0x182d3b65, (q31_t)0x824dd211, (q31_t)0x18270fd3, (q31_t)0x824ca268, (q31_t)0x1820e431, (q31_t)0x824b730c,
+  (q31_t)0x181ab881, (q31_t)0x824a43fe, (q31_t)0x18148cc2, (q31_t)0x8249153d, (q31_t)0x180e60f4, (q31_t)0x8247e6ca, (q31_t)0x18083518, (q31_t)0x8246b8a4,
+  (q31_t)0x1802092c, (q31_t)0x82458acc, (q31_t)0x17fbdd32, (q31_t)0x82445d41, (q31_t)0x17f5b129, (q31_t)0x82433004, (q31_t)0x17ef8511, (q31_t)0x82420315,
+  (q31_t)0x17e958ea, (q31_t)0x8240d673, (q31_t)0x17e32cb5, (q31_t)0x823faa1e, (q31_t)0x17dd0070, (q31_t)0x823e7e18, (q31_t)0x17d6d41d, (q31_t)0x823d525e,
+  (q31_t)0x17d0a7bc, (q31_t)0x823c26f3, (q31_t)0x17ca7b4c, (q31_t)0x823afbd5, (q31_t)0x17c44ecd, (q31_t)0x8239d104, (q31_t)0x17be223f, (q31_t)0x8238a681,
+  (q31_t)0x17b7f5a3, (q31_t)0x82377c4c, (q31_t)0x17b1c8f8, (q31_t)0x82365264, (q31_t)0x17ab9c3e, (q31_t)0x823528ca, (q31_t)0x17a56f76, (q31_t)0x8233ff7e,
+  (q31_t)0x179f429f, (q31_t)0x8232d67f, (q31_t)0x179915ba, (q31_t)0x8231adce, (q31_t)0x1792e8c6, (q31_t)0x8230856a, (q31_t)0x178cbbc4, (q31_t)0x822f5d54,
+  (q31_t)0x17868eb3, (q31_t)0x822e358b, (q31_t)0x17806194, (q31_t)0x822d0e10, (q31_t)0x177a3466, (q31_t)0x822be6e3, (q31_t)0x17740729, (q31_t)0x822ac004,
+  (q31_t)0x176dd9de, (q31_t)0x82299971, (q31_t)0x1767ac85, (q31_t)0x8228732d, (q31_t)0x17617f1d, (q31_t)0x82274d36, (q31_t)0x175b51a7, (q31_t)0x8226278d,
+  (q31_t)0x17552422, (q31_t)0x82250232, (q31_t)0x174ef68f, (q31_t)0x8223dd24, (q31_t)0x1748c8ee, (q31_t)0x8222b863, (q31_t)0x17429b3e, (q31_t)0x822193f1,
+  (q31_t)0x173c6d80, (q31_t)0x82206fcc, (q31_t)0x17363fb4, (q31_t)0x821f4bf5, (q31_t)0x173011d9, (q31_t)0x821e286b, (q31_t)0x1729e3f0, (q31_t)0x821d052f,
+  (q31_t)0x1723b5f9, (q31_t)0x821be240, (q31_t)0x171d87f3, (q31_t)0x821abfa0, (q31_t)0x171759df, (q31_t)0x82199d4d, (q31_t)0x17112bbd, (q31_t)0x82187b47,
+  (q31_t)0x170afd8d, (q31_t)0x82175990, (q31_t)0x1704cf4f, (q31_t)0x82163826, (q31_t)0x16fea102, (q31_t)0x82151709, (q31_t)0x16f872a7, (q31_t)0x8213f63a,
+  (q31_t)0x16f2443e, (q31_t)0x8212d5b9, (q31_t)0x16ec15c7, (q31_t)0x8211b586, (q31_t)0x16e5e741, (q31_t)0x821095a0, (q31_t)0x16dfb8ae, (q31_t)0x820f7608,
+  (q31_t)0x16d98a0c, (q31_t)0x820e56be, (q31_t)0x16d35b5c, (q31_t)0x820d37c1, (q31_t)0x16cd2c9f, (q31_t)0x820c1912, (q31_t)0x16c6fdd3, (q31_t)0x820afab1,
+  (q31_t)0x16c0cef9, (q31_t)0x8209dc9e, (q31_t)0x16baa011, (q31_t)0x8208bed8, (q31_t)0x16b4711b, (q31_t)0x8207a160, (q31_t)0x16ae4217, (q31_t)0x82068435,
+  (q31_t)0x16a81305, (q31_t)0x82056758, (q31_t)0x16a1e3e5, (q31_t)0x82044ac9, (q31_t)0x169bb4b7, (q31_t)0x82032e88, (q31_t)0x1695857b, (q31_t)0x82021294,
+  (q31_t)0x168f5632, (q31_t)0x8200f6ef, (q31_t)0x168926da, (q31_t)0x81ffdb96, (q31_t)0x1682f774, (q31_t)0x81fec08c, (q31_t)0x167cc801, (q31_t)0x81fda5cf,
+  (q31_t)0x1676987f, (q31_t)0x81fc8b60, (q31_t)0x167068f0, (q31_t)0x81fb713f, (q31_t)0x166a3953, (q31_t)0x81fa576c, (q31_t)0x166409a8, (q31_t)0x81f93de6,
+  (q31_t)0x165dd9f0, (q31_t)0x81f824ae, (q31_t)0x1657aa29, (q31_t)0x81f70bc3, (q31_t)0x16517a55, (q31_t)0x81f5f327, (q31_t)0x164b4a73, (q31_t)0x81f4dad8,
+  (q31_t)0x16451a83, (q31_t)0x81f3c2d7, (q31_t)0x163eea86, (q31_t)0x81f2ab24, (q31_t)0x1638ba7a, (q31_t)0x81f193be, (q31_t)0x16328a61, (q31_t)0x81f07ca6,
+  (q31_t)0x162c5a3b, (q31_t)0x81ef65dc, (q31_t)0x16262a06, (q31_t)0x81ee4f60, (q31_t)0x161ff9c4, (q31_t)0x81ed3932, (q31_t)0x1619c975, (q31_t)0x81ec2351,
+  (q31_t)0x16139918, (q31_t)0x81eb0dbe, (q31_t)0x160d68ad, (q31_t)0x81e9f879, (q31_t)0x16073834, (q31_t)0x81e8e381, (q31_t)0x160107ae, (q31_t)0x81e7ced8,
+  (q31_t)0x15fad71b, (q31_t)0x81e6ba7c, (q31_t)0x15f4a679, (q31_t)0x81e5a66e, (q31_t)0x15ee75cb, (q31_t)0x81e492ad, (q31_t)0x15e8450e, (q31_t)0x81e37f3b,
+  (q31_t)0x15e21445, (q31_t)0x81e26c16, (q31_t)0x15dbe36d, (q31_t)0x81e1593f, (q31_t)0x15d5b288, (q31_t)0x81e046b6, (q31_t)0x15cf8196, (q31_t)0x81df347b,
+  (q31_t)0x15c95097, (q31_t)0x81de228d, (q31_t)0x15c31f89, (q31_t)0x81dd10ee, (q31_t)0x15bcee6f, (q31_t)0x81dbff9c, (q31_t)0x15b6bd47, (q31_t)0x81daee98,
+  (q31_t)0x15b08c12, (q31_t)0x81d9dde1, (q31_t)0x15aa5acf, (q31_t)0x81d8cd79, (q31_t)0x15a4297f, (q31_t)0x81d7bd5e, (q31_t)0x159df821, (q31_t)0x81d6ad92,
+  (q31_t)0x1597c6b7, (q31_t)0x81d59e13, (q31_t)0x1591953e, (q31_t)0x81d48ee1, (q31_t)0x158b63b9, (q31_t)0x81d37ffe, (q31_t)0x15853226, (q31_t)0x81d27169,
+  (q31_t)0x157f0086, (q31_t)0x81d16321, (q31_t)0x1578ced9, (q31_t)0x81d05527, (q31_t)0x15729d1f, (q31_t)0x81cf477b, (q31_t)0x156c6b57, (q31_t)0x81ce3a1d,
+  (q31_t)0x15663982, (q31_t)0x81cd2d0c, (q31_t)0x156007a0, (q31_t)0x81cc204a, (q31_t)0x1559d5b1, (q31_t)0x81cb13d5, (q31_t)0x1553a3b4, (q31_t)0x81ca07af,
+  (q31_t)0x154d71aa, (q31_t)0x81c8fbd6, (q31_t)0x15473f94, (q31_t)0x81c7f04b, (q31_t)0x15410d70, (q31_t)0x81c6e50d, (q31_t)0x153adb3f, (q31_t)0x81c5da1e,
+  (q31_t)0x1534a901, (q31_t)0x81c4cf7d, (q31_t)0x152e76b5, (q31_t)0x81c3c529, (q31_t)0x1528445d, (q31_t)0x81c2bb23, (q31_t)0x152211f8, (q31_t)0x81c1b16b,
+  (q31_t)0x151bdf86, (q31_t)0x81c0a801, (q31_t)0x1515ad06, (q31_t)0x81bf9ee5, (q31_t)0x150f7a7a, (q31_t)0x81be9617, (q31_t)0x150947e1, (q31_t)0x81bd8d97,
+  (q31_t)0x1503153a, (q31_t)0x81bc8564, (q31_t)0x14fce287, (q31_t)0x81bb7d7f, (q31_t)0x14f6afc7, (q31_t)0x81ba75e9, (q31_t)0x14f07cf9, (q31_t)0x81b96ea0,
+  (q31_t)0x14ea4a1f, (q31_t)0x81b867a5, (q31_t)0x14e41738, (q31_t)0x81b760f8, (q31_t)0x14dde445, (q31_t)0x81b65a99, (q31_t)0x14d7b144, (q31_t)0x81b55488,
+  (q31_t)0x14d17e36, (q31_t)0x81b44ec4, (q31_t)0x14cb4b1c, (q31_t)0x81b3494f, (q31_t)0x14c517f4, (q31_t)0x81b24427, (q31_t)0x14bee4c0, (q31_t)0x81b13f4e,
+  (q31_t)0x14b8b17f, (q31_t)0x81b03ac2, (q31_t)0x14b27e32, (q31_t)0x81af3684, (q31_t)0x14ac4ad7, (q31_t)0x81ae3294, (q31_t)0x14a61770, (q31_t)0x81ad2ef2,
+  (q31_t)0x149fe3fc, (q31_t)0x81ac2b9e, (q31_t)0x1499b07c, (q31_t)0x81ab2898, (q31_t)0x14937cee, (q31_t)0x81aa25e0, (q31_t)0x148d4954, (q31_t)0x81a92376,
+  (q31_t)0x148715ae, (q31_t)0x81a82159, (q31_t)0x1480e1fa, (q31_t)0x81a71f8b, (q31_t)0x147aae3a, (q31_t)0x81a61e0b, (q31_t)0x14747a6d, (q31_t)0x81a51cd8,
+  (q31_t)0x146e4694, (q31_t)0x81a41bf4, (q31_t)0x146812ae, (q31_t)0x81a31b5d, (q31_t)0x1461debc, (q31_t)0x81a21b14, (q31_t)0x145baabd, (q31_t)0x81a11b1a,
+  (q31_t)0x145576b1, (q31_t)0x81a01b6d, (q31_t)0x144f4299, (q31_t)0x819f1c0e, (q31_t)0x14490e74, (q31_t)0x819e1cfd, (q31_t)0x1442da43, (q31_t)0x819d1e3a,
+  (q31_t)0x143ca605, (q31_t)0x819c1fc5, (q31_t)0x143671bb, (q31_t)0x819b219e, (q31_t)0x14303d65, (q31_t)0x819a23c5, (q31_t)0x142a0902, (q31_t)0x8199263a,
+  (q31_t)0x1423d492, (q31_t)0x819828fd, (q31_t)0x141da016, (q31_t)0x81972c0e, (q31_t)0x14176b8e, (q31_t)0x81962f6d, (q31_t)0x141136f9, (q31_t)0x8195331a,
+  (q31_t)0x140b0258, (q31_t)0x81943715, (q31_t)0x1404cdaa, (q31_t)0x81933b5e, (q31_t)0x13fe98f1, (q31_t)0x81923ff4, (q31_t)0x13f8642a, (q31_t)0x819144d9,
+  (q31_t)0x13f22f58, (q31_t)0x81904a0c, (q31_t)0x13ebfa79, (q31_t)0x818f4f8d, (q31_t)0x13e5c58e, (q31_t)0x818e555c, (q31_t)0x13df9097, (q31_t)0x818d5b78,
+  (q31_t)0x13d95b93, (q31_t)0x818c61e3, (q31_t)0x13d32683, (q31_t)0x818b689c, (q31_t)0x13ccf167, (q31_t)0x818a6fa3, (q31_t)0x13c6bc3f, (q31_t)0x818976f8,
+  (q31_t)0x13c0870a, (q31_t)0x81887e9a, (q31_t)0x13ba51ca, (q31_t)0x8187868b, (q31_t)0x13b41c7d, (q31_t)0x81868eca, (q31_t)0x13ade724, (q31_t)0x81859757,
+  (q31_t)0x13a7b1bf, (q31_t)0x8184a032, (q31_t)0x13a17c4d, (q31_t)0x8183a95b, (q31_t)0x139b46d0, (q31_t)0x8182b2d1, (q31_t)0x13951146, (q31_t)0x8181bc96,
+  (q31_t)0x138edbb1, (q31_t)0x8180c6a9, (q31_t)0x1388a60f, (q31_t)0x817fd10a, (q31_t)0x13827062, (q31_t)0x817edbb9, (q31_t)0x137c3aa8, (q31_t)0x817de6b6,
+  (q31_t)0x137604e2, (q31_t)0x817cf201, (q31_t)0x136fcf10, (q31_t)0x817bfd9b, (q31_t)0x13699933, (q31_t)0x817b0982, (q31_t)0x13636349, (q31_t)0x817a15b7,
+  (q31_t)0x135d2d53, (q31_t)0x8179223a, (q31_t)0x1356f752, (q31_t)0x81782f0b, (q31_t)0x1350c144, (q31_t)0x81773c2b, (q31_t)0x134a8b2b, (q31_t)0x81764998,
+  (q31_t)0x13445505, (q31_t)0x81755754, (q31_t)0x133e1ed4, (q31_t)0x8174655d, (q31_t)0x1337e897, (q31_t)0x817373b5, (q31_t)0x1331b24e, (q31_t)0x8172825a,
+  (q31_t)0x132b7bf9, (q31_t)0x8171914e, (q31_t)0x13254599, (q31_t)0x8170a090, (q31_t)0x131f0f2c, (q31_t)0x816fb020, (q31_t)0x1318d8b4, (q31_t)0x816ebffe,
+  (q31_t)0x1312a230, (q31_t)0x816dd02a, (q31_t)0x130c6ba0, (q31_t)0x816ce0a4, (q31_t)0x13063505, (q31_t)0x816bf16c, (q31_t)0x12fffe5d, (q31_t)0x816b0282,
+  (q31_t)0x12f9c7aa, (q31_t)0x816a13e6, (q31_t)0x12f390ec, (q31_t)0x81692599, (q31_t)0x12ed5a21, (q31_t)0x81683799, (q31_t)0x12e7234b, (q31_t)0x816749e8,
+  (q31_t)0x12e0ec6a, (q31_t)0x81665c84, (q31_t)0x12dab57c, (q31_t)0x81656f6f, (q31_t)0x12d47e83, (q31_t)0x816482a8, (q31_t)0x12ce477f, (q31_t)0x8163962f,
+  (q31_t)0x12c8106f, (q31_t)0x8162aa04, (q31_t)0x12c1d953, (q31_t)0x8161be27, (q31_t)0x12bba22b, (q31_t)0x8160d298, (q31_t)0x12b56af9, (q31_t)0x815fe758,
+  (q31_t)0x12af33ba, (q31_t)0x815efc65, (q31_t)0x12a8fc70, (q31_t)0x815e11c1, (q31_t)0x12a2c51b, (q31_t)0x815d276a, (q31_t)0x129c8dba, (q31_t)0x815c3d62,
+  (q31_t)0x1296564d, (q31_t)0x815b53a8, (q31_t)0x12901ed5, (q31_t)0x815a6a3c, (q31_t)0x1289e752, (q31_t)0x8159811e, (q31_t)0x1283afc3, (q31_t)0x8158984e,
+  (q31_t)0x127d7829, (q31_t)0x8157afcd, (q31_t)0x12774083, (q31_t)0x8156c799, (q31_t)0x127108d2, (q31_t)0x8155dfb4, (q31_t)0x126ad116, (q31_t)0x8154f81d,
+  (q31_t)0x1264994e, (q31_t)0x815410d4, (q31_t)0x125e617b, (q31_t)0x815329d9, (q31_t)0x1258299c, (q31_t)0x8152432c, (q31_t)0x1251f1b3, (q31_t)0x81515ccd,
+  (q31_t)0x124bb9be, (q31_t)0x815076bd, (q31_t)0x124581bd, (q31_t)0x814f90fb, (q31_t)0x123f49b2, (q31_t)0x814eab86, (q31_t)0x1239119b, (q31_t)0x814dc660,
+  (q31_t)0x1232d979, (q31_t)0x814ce188, (q31_t)0x122ca14b, (q31_t)0x814bfcff, (q31_t)0x12266913, (q31_t)0x814b18c3, (q31_t)0x122030cf, (q31_t)0x814a34d6,
+  (q31_t)0x1219f880, (q31_t)0x81495136, (q31_t)0x1213c026, (q31_t)0x81486de5, (q31_t)0x120d87c1, (q31_t)0x81478ae2, (q31_t)0x12074f50, (q31_t)0x8146a82e,
+  (q31_t)0x120116d5, (q31_t)0x8145c5c7, (q31_t)0x11fade4e, (q31_t)0x8144e3ae, (q31_t)0x11f4a5bd, (q31_t)0x814401e4, (q31_t)0x11ee6d20, (q31_t)0x81432068,
+  (q31_t)0x11e83478, (q31_t)0x81423f3a, (q31_t)0x11e1fbc5, (q31_t)0x81415e5a, (q31_t)0x11dbc307, (q31_t)0x81407dc9, (q31_t)0x11d58a3e, (q31_t)0x813f9d86,
+  (q31_t)0x11cf516a, (q31_t)0x813ebd90, (q31_t)0x11c9188b, (q31_t)0x813ddde9, (q31_t)0x11c2dfa2, (q31_t)0x813cfe91, (q31_t)0x11bca6ad, (q31_t)0x813c1f86,
+  (q31_t)0x11b66dad, (q31_t)0x813b40ca, (q31_t)0x11b034a2, (q31_t)0x813a625b, (q31_t)0x11a9fb8d, (q31_t)0x8139843b, (q31_t)0x11a3c26c, (q31_t)0x8138a66a,
+  (q31_t)0x119d8941, (q31_t)0x8137c8e6, (q31_t)0x1197500a, (q31_t)0x8136ebb1, (q31_t)0x119116c9, (q31_t)0x81360ec9, (q31_t)0x118add7d, (q31_t)0x81353230,
+  (q31_t)0x1184a427, (q31_t)0x813455e6, (q31_t)0x117e6ac5, (q31_t)0x813379e9, (q31_t)0x11783159, (q31_t)0x81329e3b, (q31_t)0x1171f7e2, (q31_t)0x8131c2db,
+  (q31_t)0x116bbe60, (q31_t)0x8130e7c9, (q31_t)0x116584d3, (q31_t)0x81300d05, (q31_t)0x115f4b3c, (q31_t)0x812f3290, (q31_t)0x1159119a, (q31_t)0x812e5868,
+  (q31_t)0x1152d7ed, (q31_t)0x812d7e8f, (q31_t)0x114c9e35, (q31_t)0x812ca505, (q31_t)0x11466473, (q31_t)0x812bcbc8, (q31_t)0x11402aa6, (q31_t)0x812af2da,
+  (q31_t)0x1139f0cf, (q31_t)0x812a1a3a, (q31_t)0x1133b6ed, (q31_t)0x812941e8, (q31_t)0x112d7d00, (q31_t)0x812869e4, (q31_t)0x11274309, (q31_t)0x8127922f,
+  (q31_t)0x11210907, (q31_t)0x8126bac8, (q31_t)0x111acefb, (q31_t)0x8125e3af, (q31_t)0x111494e4, (q31_t)0x81250ce4, (q31_t)0x110e5ac2, (q31_t)0x81243668,
+  (q31_t)0x11082096, (q31_t)0x8123603a, (q31_t)0x1101e65f, (q31_t)0x81228a5a, (q31_t)0x10fbac1e, (q31_t)0x8121b4c8, (q31_t)0x10f571d3, (q31_t)0x8120df85,
+  (q31_t)0x10ef377d, (q31_t)0x81200a90, (q31_t)0x10e8fd1c, (q31_t)0x811f35e9, (q31_t)0x10e2c2b2, (q31_t)0x811e6191, (q31_t)0x10dc883c, (q31_t)0x811d8d86,
+  (q31_t)0x10d64dbd, (q31_t)0x811cb9ca, (q31_t)0x10d01333, (q31_t)0x811be65d, (q31_t)0x10c9d89e, (q31_t)0x811b133d, (q31_t)0x10c39dff, (q31_t)0x811a406c,
+  (q31_t)0x10bd6356, (q31_t)0x81196de9, (q31_t)0x10b728a3, (q31_t)0x81189bb4, (q31_t)0x10b0ede5, (q31_t)0x8117c9ce, (q31_t)0x10aab31d, (q31_t)0x8116f836,
+  (q31_t)0x10a4784b, (q31_t)0x811626ec, (q31_t)0x109e3d6e, (q31_t)0x811555f1, (q31_t)0x10980287, (q31_t)0x81148544, (q31_t)0x1091c796, (q31_t)0x8113b4e5,
+  (q31_t)0x108b8c9b, (q31_t)0x8112e4d4, (q31_t)0x10855195, (q31_t)0x81121512, (q31_t)0x107f1686, (q31_t)0x8111459e, (q31_t)0x1078db6c, (q31_t)0x81107678,
+  (q31_t)0x1072a048, (q31_t)0x810fa7a0, (q31_t)0x106c651a, (q31_t)0x810ed917, (q31_t)0x106629e1, (q31_t)0x810e0adc, (q31_t)0x105fee9f, (q31_t)0x810d3cf0,
+  (q31_t)0x1059b352, (q31_t)0x810c6f52, (q31_t)0x105377fc, (q31_t)0x810ba202, (q31_t)0x104d3c9b, (q31_t)0x810ad500, (q31_t)0x10470130, (q31_t)0x810a084d,
+  (q31_t)0x1040c5bb, (q31_t)0x81093be8, (q31_t)0x103a8a3d, (q31_t)0x81086fd1, (q31_t)0x10344eb4, (q31_t)0x8107a409, (q31_t)0x102e1321, (q31_t)0x8106d88f,
+  (q31_t)0x1027d784, (q31_t)0x81060d63, (q31_t)0x10219bdd, (q31_t)0x81054286, (q31_t)0x101b602d, (q31_t)0x810477f7, (q31_t)0x10152472, (q31_t)0x8103adb6,
+  (q31_t)0x100ee8ad, (q31_t)0x8102e3c4, (q31_t)0x1008acdf, (q31_t)0x81021a20, (q31_t)0x10027107, (q31_t)0x810150ca, (q31_t)0xffc3524, (q31_t)0x810087c3,
+  (q31_t)0xff5f938, (q31_t)0x80ffbf0a, (q31_t)0xfefbd42, (q31_t)0x80fef69f, (q31_t)0xfe98143, (q31_t)0x80fe2e83, (q31_t)0xfe34539, (q31_t)0x80fd66b5,
+  (q31_t)0xfdd0926, (q31_t)0x80fc9f35, (q31_t)0xfd6cd08, (q31_t)0x80fbd804, (q31_t)0xfd090e1, (q31_t)0x80fb1121, (q31_t)0xfca54b1, (q31_t)0x80fa4a8c,
+  (q31_t)0xfc41876, (q31_t)0x80f98446, (q31_t)0xfbddc32, (q31_t)0x80f8be4e, (q31_t)0xfb79fe4, (q31_t)0x80f7f8a4, (q31_t)0xfb1638d, (q31_t)0x80f73349,
+  (q31_t)0xfab272b, (q31_t)0x80f66e3c, (q31_t)0xfa4eac0, (q31_t)0x80f5a97e, (q31_t)0xf9eae4c, (q31_t)0x80f4e50e, (q31_t)0xf9871ce, (q31_t)0x80f420ec,
+  (q31_t)0xf923546, (q31_t)0x80f35d19, (q31_t)0xf8bf8b4, (q31_t)0x80f29994, (q31_t)0xf85bc19, (q31_t)0x80f1d65d, (q31_t)0xf7f7f75, (q31_t)0x80f11375,
+  (q31_t)0xf7942c7, (q31_t)0x80f050db, (q31_t)0xf73060f, (q31_t)0x80ef8e90, (q31_t)0xf6cc94e, (q31_t)0x80eecc93, (q31_t)0xf668c83, (q31_t)0x80ee0ae4,
+  (q31_t)0xf604faf, (q31_t)0x80ed4984, (q31_t)0xf5a12d1, (q31_t)0x80ec8872, (q31_t)0xf53d5ea, (q31_t)0x80ebc7ae, (q31_t)0xf4d98f9, (q31_t)0x80eb0739,
+  (q31_t)0xf475bff, (q31_t)0x80ea4712, (q31_t)0xf411efb, (q31_t)0x80e9873a, (q31_t)0xf3ae1ee, (q31_t)0x80e8c7b0, (q31_t)0xf34a4d8, (q31_t)0x80e80874,
+  (q31_t)0xf2e67b8, (q31_t)0x80e74987, (q31_t)0xf282a8f, (q31_t)0x80e68ae8, (q31_t)0xf21ed5d, (q31_t)0x80e5cc98, (q31_t)0xf1bb021, (q31_t)0x80e50e96,
+  (q31_t)0xf1572dc, (q31_t)0x80e450e2, (q31_t)0xf0f358e, (q31_t)0x80e3937d, (q31_t)0xf08f836, (q31_t)0x80e2d666, (q31_t)0xf02bad5, (q31_t)0x80e2199e,
+  (q31_t)0xefc7d6b, (q31_t)0x80e15d24, (q31_t)0xef63ff7, (q31_t)0x80e0a0f8, (q31_t)0xef0027b, (q31_t)0x80dfe51b, (q31_t)0xee9c4f5, (q31_t)0x80df298c,
+  (q31_t)0xee38766, (q31_t)0x80de6e4c, (q31_t)0xedd49ce, (q31_t)0x80ddb35a, (q31_t)0xed70c2c, (q31_t)0x80dcf8b7, (q31_t)0xed0ce82, (q31_t)0x80dc3e62,
+  (q31_t)0xeca90ce, (q31_t)0x80db845b, (q31_t)0xec45311, (q31_t)0x80dacaa3, (q31_t)0xebe154b, (q31_t)0x80da1139, (q31_t)0xeb7d77c, (q31_t)0x80d9581e,
+  (q31_t)0xeb199a4, (q31_t)0x80d89f51, (q31_t)0xeab5bc3, (q31_t)0x80d7e6d3, (q31_t)0xea51dd8, (q31_t)0x80d72ea3, (q31_t)0xe9edfe5, (q31_t)0x80d676c1,
+  (q31_t)0xe98a1e9, (q31_t)0x80d5bf2e, (q31_t)0xe9263e3, (q31_t)0x80d507e9, (q31_t)0xe8c25d5, (q31_t)0x80d450f3, (q31_t)0xe85e7be, (q31_t)0x80d39a4b,
+  (q31_t)0xe7fa99e, (q31_t)0x80d2e3f2, (q31_t)0xe796b74, (q31_t)0x80d22de7, (q31_t)0xe732d42, (q31_t)0x80d1782a, (q31_t)0xe6cef07, (q31_t)0x80d0c2bc,
+  (q31_t)0xe66b0c3, (q31_t)0x80d00d9d, (q31_t)0xe607277, (q31_t)0x80cf58cc, (q31_t)0xe5a3421, (q31_t)0x80cea449, (q31_t)0xe53f5c2, (q31_t)0x80cdf015,
+  (q31_t)0xe4db75b, (q31_t)0x80cd3c2f, (q31_t)0xe4778eb, (q31_t)0x80cc8898, (q31_t)0xe413a72, (q31_t)0x80cbd54f, (q31_t)0xe3afbf0, (q31_t)0x80cb2255,
+  (q31_t)0xe34bd66, (q31_t)0x80ca6fa9, (q31_t)0xe2e7ed2, (q31_t)0x80c9bd4c, (q31_t)0xe284036, (q31_t)0x80c90b3d, (q31_t)0xe220191, (q31_t)0x80c8597c,
+  (q31_t)0xe1bc2e4, (q31_t)0x80c7a80a, (q31_t)0xe15842e, (q31_t)0x80c6f6e7, (q31_t)0xe0f456f, (q31_t)0x80c64612, (q31_t)0xe0906a7, (q31_t)0x80c5958b,
+  (q31_t)0xe02c7d7, (q31_t)0x80c4e553, (q31_t)0xdfc88fe, (q31_t)0x80c4356a, (q31_t)0xdf64a1c, (q31_t)0x80c385cf, (q31_t)0xdf00b32, (q31_t)0x80c2d682,
+  (q31_t)0xde9cc40, (q31_t)0x80c22784, (q31_t)0xde38d44, (q31_t)0x80c178d4, (q31_t)0xddd4e40, (q31_t)0x80c0ca73, (q31_t)0xdd70f34, (q31_t)0x80c01c60,
+  (q31_t)0xdd0d01f, (q31_t)0x80bf6e9c, (q31_t)0xdca9102, (q31_t)0x80bec127, (q31_t)0xdc451dc, (q31_t)0x80be13ff, (q31_t)0xdbe12ad, (q31_t)0x80bd6727,
+  (q31_t)0xdb7d376, (q31_t)0x80bcba9d, (q31_t)0xdb19437, (q31_t)0x80bc0e61, (q31_t)0xdab54ef, (q31_t)0x80bb6274, (q31_t)0xda5159f, (q31_t)0x80bab6d5,
+  (q31_t)0xd9ed646, (q31_t)0x80ba0b85, (q31_t)0xd9896e5, (q31_t)0x80b96083, (q31_t)0xd92577b, (q31_t)0x80b8b5d0, (q31_t)0xd8c1809, (q31_t)0x80b80b6c,
+  (q31_t)0xd85d88f, (q31_t)0x80b76156, (q31_t)0xd7f990c, (q31_t)0x80b6b78e, (q31_t)0xd795982, (q31_t)0x80b60e15, (q31_t)0xd7319ee, (q31_t)0x80b564ea,
+  (q31_t)0xd6cda53, (q31_t)0x80b4bc0e, (q31_t)0xd669aaf, (q31_t)0x80b41381, (q31_t)0xd605b03, (q31_t)0x80b36b42, (q31_t)0xd5a1b4f, (q31_t)0x80b2c351,
+  (q31_t)0xd53db92, (q31_t)0x80b21baf, (q31_t)0xd4d9bcd, (q31_t)0x80b1745c, (q31_t)0xd475c00, (q31_t)0x80b0cd57, (q31_t)0xd411c2b, (q31_t)0x80b026a1,
+  (q31_t)0xd3adc4e, (q31_t)0x80af8039, (q31_t)0xd349c68, (q31_t)0x80aeda20, (q31_t)0xd2e5c7b, (q31_t)0x80ae3455, (q31_t)0xd281c85, (q31_t)0x80ad8ed9,
+  (q31_t)0xd21dc87, (q31_t)0x80ace9ab, (q31_t)0xd1b9c81, (q31_t)0x80ac44cc, (q31_t)0xd155c73, (q31_t)0x80aba03b, (q31_t)0xd0f1c5d, (q31_t)0x80aafbf9,
+  (q31_t)0xd08dc3f, (q31_t)0x80aa5806, (q31_t)0xd029c18, (q31_t)0x80a9b461, (q31_t)0xcfc5bea, (q31_t)0x80a9110b, (q31_t)0xcf61bb4, (q31_t)0x80a86e03,
+  (q31_t)0xcefdb76, (q31_t)0x80a7cb49, (q31_t)0xce99b2f, (q31_t)0x80a728df, (q31_t)0xce35ae1, (q31_t)0x80a686c2, (q31_t)0xcdd1a8b, (q31_t)0x80a5e4f5,
+  (q31_t)0xcd6da2d, (q31_t)0x80a54376, (q31_t)0xcd099c7, (q31_t)0x80a4a245, (q31_t)0xcca5959, (q31_t)0x80a40163, (q31_t)0xcc418e3, (q31_t)0x80a360d0,
+  (q31_t)0xcbdd865, (q31_t)0x80a2c08b, (q31_t)0xcb797e0, (q31_t)0x80a22095, (q31_t)0xcb15752, (q31_t)0x80a180ed, (q31_t)0xcab16bd, (q31_t)0x80a0e194,
+  (q31_t)0xca4d620, (q31_t)0x80a04289, (q31_t)0xc9e957b, (q31_t)0x809fa3cd, (q31_t)0xc9854cf, (q31_t)0x809f0560, (q31_t)0xc92141a, (q31_t)0x809e6741,
+  (q31_t)0xc8bd35e, (q31_t)0x809dc971, (q31_t)0xc85929a, (q31_t)0x809d2bef, (q31_t)0xc7f51cf, (q31_t)0x809c8ebc, (q31_t)0xc7910fb, (q31_t)0x809bf1d7,
+  (q31_t)0xc72d020, (q31_t)0x809b5541, (q31_t)0xc6c8f3e, (q31_t)0x809ab8fa, (q31_t)0xc664e53, (q31_t)0x809a1d01, (q31_t)0xc600d61, (q31_t)0x80998157,
+  (q31_t)0xc59cc68, (q31_t)0x8098e5fb, (q31_t)0xc538b66, (q31_t)0x80984aee, (q31_t)0xc4d4a5d, (q31_t)0x8097b030, (q31_t)0xc47094d, (q31_t)0x809715c0,
+  (q31_t)0xc40c835, (q31_t)0x80967b9f, (q31_t)0xc3a8715, (q31_t)0x8095e1cc, (q31_t)0xc3445ee, (q31_t)0x80954848, (q31_t)0xc2e04c0, (q31_t)0x8094af13,
+  (q31_t)0xc27c389, (q31_t)0x8094162c, (q31_t)0xc21824c, (q31_t)0x80937d93, (q31_t)0xc1b4107, (q31_t)0x8092e54a, (q31_t)0xc14ffba, (q31_t)0x80924d4f,
+  (q31_t)0xc0ebe66, (q31_t)0x8091b5a2, (q31_t)0xc087d0a, (q31_t)0x80911e44, (q31_t)0xc023ba7, (q31_t)0x80908735, (q31_t)0xbfbfa3d, (q31_t)0x808ff074,
+  (q31_t)0xbf5b8cb, (q31_t)0x808f5a02, (q31_t)0xbef7752, (q31_t)0x808ec3df, (q31_t)0xbe935d2, (q31_t)0x808e2e0a, (q31_t)0xbe2f44a, (q31_t)0x808d9884,
+  (q31_t)0xbdcb2bb, (q31_t)0x808d034c, (q31_t)0xbd67124, (q31_t)0x808c6e63, (q31_t)0xbd02f87, (q31_t)0x808bd9c9, (q31_t)0xbc9ede2, (q31_t)0x808b457d,
+  (q31_t)0xbc3ac35, (q31_t)0x808ab180, (q31_t)0xbbd6a82, (q31_t)0x808a1dd2, (q31_t)0xbb728c7, (q31_t)0x80898a72, (q31_t)0xbb0e705, (q31_t)0x8088f761,
+  (q31_t)0xbaaa53b, (q31_t)0x8088649e, (q31_t)0xba4636b, (q31_t)0x8087d22a, (q31_t)0xb9e2193, (q31_t)0x80874005, (q31_t)0xb97dfb5, (q31_t)0x8086ae2e,
+  (q31_t)0xb919dcf, (q31_t)0x80861ca6, (q31_t)0xb8b5be1, (q31_t)0x80858b6c, (q31_t)0xb8519ed, (q31_t)0x8084fa82, (q31_t)0xb7ed7f2, (q31_t)0x808469e5,
+  (q31_t)0xb7895f0, (q31_t)0x8083d998, (q31_t)0xb7253e6, (q31_t)0x80834999, (q31_t)0xb6c11d5, (q31_t)0x8082b9e9, (q31_t)0xb65cfbe, (q31_t)0x80822a87,
+  (q31_t)0xb5f8d9f, (q31_t)0x80819b74, (q31_t)0xb594b7a, (q31_t)0x80810cb0, (q31_t)0xb53094d, (q31_t)0x80807e3a, (q31_t)0xb4cc719, (q31_t)0x807ff013,
+  (q31_t)0xb4684df, (q31_t)0x807f623b, (q31_t)0xb40429d, (q31_t)0x807ed4b1, (q31_t)0xb3a0055, (q31_t)0x807e4776, (q31_t)0xb33be05, (q31_t)0x807dba89,
+  (q31_t)0xb2d7baf, (q31_t)0x807d2dec, (q31_t)0xb273952, (q31_t)0x807ca19c, (q31_t)0xb20f6ee, (q31_t)0x807c159c, (q31_t)0xb1ab483, (q31_t)0x807b89ea,
+  (q31_t)0xb147211, (q31_t)0x807afe87, (q31_t)0xb0e2f98, (q31_t)0x807a7373, (q31_t)0xb07ed19, (q31_t)0x8079e8ad, (q31_t)0xb01aa92, (q31_t)0x80795e36,
+  (q31_t)0xafb6805, (q31_t)0x8078d40d, (q31_t)0xaf52571, (q31_t)0x80784a33, (q31_t)0xaeee2d7, (q31_t)0x8077c0a8, (q31_t)0xae8a036, (q31_t)0x8077376c,
+  (q31_t)0xae25d8d, (q31_t)0x8076ae7e, (q31_t)0xadc1adf, (q31_t)0x807625df, (q31_t)0xad5d829, (q31_t)0x80759d8e, (q31_t)0xacf956d, (q31_t)0x8075158c,
+  (q31_t)0xac952aa, (q31_t)0x80748dd9, (q31_t)0xac30fe1, (q31_t)0x80740675, (q31_t)0xabccd11, (q31_t)0x80737f5f, (q31_t)0xab68a3a, (q31_t)0x8072f898,
+  (q31_t)0xab0475c, (q31_t)0x8072721f, (q31_t)0xaaa0478, (q31_t)0x8071ebf6, (q31_t)0xaa3c18e, (q31_t)0x8071661a, (q31_t)0xa9d7e9d, (q31_t)0x8070e08e,
+  (q31_t)0xa973ba5, (q31_t)0x80705b50, (q31_t)0xa90f8a7, (q31_t)0x806fd661, (q31_t)0xa8ab5a2, (q31_t)0x806f51c1, (q31_t)0xa847297, (q31_t)0x806ecd6f,
+  (q31_t)0xa7e2f85, (q31_t)0x806e496c, (q31_t)0xa77ec6d, (q31_t)0x806dc5b8, (q31_t)0xa71a94f, (q31_t)0x806d4253, (q31_t)0xa6b662a, (q31_t)0x806cbf3c,
+  (q31_t)0xa6522fe, (q31_t)0x806c3c74, (q31_t)0xa5edfcc, (q31_t)0x806bb9fa, (q31_t)0xa589c94, (q31_t)0x806b37cf, (q31_t)0xa525955, (q31_t)0x806ab5f3,
+  (q31_t)0xa4c1610, (q31_t)0x806a3466, (q31_t)0xa45d2c5, (q31_t)0x8069b327, (q31_t)0xa3f8f73, (q31_t)0x80693237, (q31_t)0xa394c1b, (q31_t)0x8068b196,
+  (q31_t)0xa3308bd, (q31_t)0x80683143, (q31_t)0xa2cc558, (q31_t)0x8067b13f, (q31_t)0xa2681ed, (q31_t)0x8067318a, (q31_t)0xa203e7c, (q31_t)0x8066b224,
+  (q31_t)0xa19fb04, (q31_t)0x8066330c, (q31_t)0xa13b787, (q31_t)0x8065b443, (q31_t)0xa0d7403, (q31_t)0x806535c9, (q31_t)0xa073079, (q31_t)0x8064b79d,
+  (q31_t)0xa00ece8, (q31_t)0x806439c0, (q31_t)0x9faa952, (q31_t)0x8063bc32, (q31_t)0x9f465b5, (q31_t)0x80633ef3, (q31_t)0x9ee2213, (q31_t)0x8062c202,
+  (q31_t)0x9e7de6a, (q31_t)0x80624560, (q31_t)0x9e19abb, (q31_t)0x8061c90c, (q31_t)0x9db5706, (q31_t)0x80614d08, (q31_t)0x9d5134b, (q31_t)0x8060d152,
+  (q31_t)0x9cecf89, (q31_t)0x806055eb, (q31_t)0x9c88bc2, (q31_t)0x805fdad2, (q31_t)0x9c247f5, (q31_t)0x805f6009, (q31_t)0x9bc0421, (q31_t)0x805ee58e,
+  (q31_t)0x9b5c048, (q31_t)0x805e6b62, (q31_t)0x9af7c69, (q31_t)0x805df184, (q31_t)0x9a93884, (q31_t)0x805d77f5, (q31_t)0x9a2f498, (q31_t)0x805cfeb5,
+  (q31_t)0x99cb0a7, (q31_t)0x805c85c4, (q31_t)0x9966cb0, (q31_t)0x805c0d21, (q31_t)0x99028b3, (q31_t)0x805b94ce, (q31_t)0x989e4b0, (q31_t)0x805b1cc8,
+  (q31_t)0x983a0a7, (q31_t)0x805aa512, (q31_t)0x97d5c99, (q31_t)0x805a2daa, (q31_t)0x9771884, (q31_t)0x8059b692, (q31_t)0x970d46a, (q31_t)0x80593fc7,
+  (q31_t)0x96a9049, (q31_t)0x8058c94c, (q31_t)0x9644c23, (q31_t)0x8058531f, (q31_t)0x95e07f8, (q31_t)0x8057dd41, (q31_t)0x957c3c6, (q31_t)0x805767b2,
+  (q31_t)0x9517f8f, (q31_t)0x8056f272, (q31_t)0x94b3b52, (q31_t)0x80567d80, (q31_t)0x944f70f, (q31_t)0x805608dd, (q31_t)0x93eb2c6, (q31_t)0x80559489,
+  (q31_t)0x9386e78, (q31_t)0x80552084, (q31_t)0x9322a24, (q31_t)0x8054accd, (q31_t)0x92be5ca, (q31_t)0x80543965, (q31_t)0x925a16b, (q31_t)0x8053c64c,
+  (q31_t)0x91f5d06, (q31_t)0x80535381, (q31_t)0x919189c, (q31_t)0x8052e106, (q31_t)0x912d42c, (q31_t)0x80526ed9, (q31_t)0x90c8fb6, (q31_t)0x8051fcfb,
+  (q31_t)0x9064b3a, (q31_t)0x80518b6b, (q31_t)0x90006ba, (q31_t)0x80511a2b, (q31_t)0x8f9c233, (q31_t)0x8050a939, (q31_t)0x8f37da7, (q31_t)0x80503896,
+  (q31_t)0x8ed3916, (q31_t)0x804fc841, (q31_t)0x8e6f47f, (q31_t)0x804f583c, (q31_t)0x8e0afe2, (q31_t)0x804ee885, (q31_t)0x8da6b40, (q31_t)0x804e791d,
+  (q31_t)0x8d42699, (q31_t)0x804e0a04, (q31_t)0x8cde1ec, (q31_t)0x804d9b39, (q31_t)0x8c79d3a, (q31_t)0x804d2cbd, (q31_t)0x8c15882, (q31_t)0x804cbe90,
+  (q31_t)0x8bb13c5, (q31_t)0x804c50b2, (q31_t)0x8b4cf02, (q31_t)0x804be323, (q31_t)0x8ae8a3a, (q31_t)0x804b75e2, (q31_t)0x8a8456d, (q31_t)0x804b08f0,
+  (q31_t)0x8a2009a, (q31_t)0x804a9c4d, (q31_t)0x89bbbc3, (q31_t)0x804a2ff9, (q31_t)0x89576e5, (q31_t)0x8049c3f3, (q31_t)0x88f3203, (q31_t)0x8049583d,
+  (q31_t)0x888ed1b, (q31_t)0x8048ecd5, (q31_t)0x882a82e, (q31_t)0x804881bb, (q31_t)0x87c633c, (q31_t)0x804816f1, (q31_t)0x8761e44, (q31_t)0x8047ac75,
+  (q31_t)0x86fd947, (q31_t)0x80474248, (q31_t)0x8699445, (q31_t)0x8046d86a, (q31_t)0x8634f3e, (q31_t)0x80466edb, (q31_t)0x85d0a32, (q31_t)0x8046059b,
+  (q31_t)0x856c520, (q31_t)0x80459ca9, (q31_t)0x850800a, (q31_t)0x80453406, (q31_t)0x84a3aee, (q31_t)0x8044cbb2, (q31_t)0x843f5cd, (q31_t)0x804463ad,
+  (q31_t)0x83db0a7, (q31_t)0x8043fbf6, (q31_t)0x8376b7c, (q31_t)0x8043948e, (q31_t)0x831264c, (q31_t)0x80432d75, (q31_t)0x82ae117, (q31_t)0x8042c6ab,
+  (q31_t)0x8249bdd, (q31_t)0x80426030, (q31_t)0x81e569d, (q31_t)0x8041fa03, (q31_t)0x8181159, (q31_t)0x80419425, (q31_t)0x811cc10, (q31_t)0x80412e96,
+  (q31_t)0x80b86c2, (q31_t)0x8040c956, (q31_t)0x805416e, (q31_t)0x80406465, (q31_t)0x7fefc16, (q31_t)0x803fffc2, (q31_t)0x7f8b6b9, (q31_t)0x803f9b6f,
+  (q31_t)0x7f27157, (q31_t)0x803f376a, (q31_t)0x7ec2bf0, (q31_t)0x803ed3b3, (q31_t)0x7e5e685, (q31_t)0x803e704c, (q31_t)0x7dfa114, (q31_t)0x803e0d34,
+  (q31_t)0x7d95b9e, (q31_t)0x803daa6a, (q31_t)0x7d31624, (q31_t)0x803d47ef, (q31_t)0x7ccd0a5, (q31_t)0x803ce5c3, (q31_t)0x7c68b21, (q31_t)0x803c83e5,
+  (q31_t)0x7c04598, (q31_t)0x803c2257, (q31_t)0x7ba000b, (q31_t)0x803bc117, (q31_t)0x7b3ba78, (q31_t)0x803b6026, (q31_t)0x7ad74e1, (q31_t)0x803aff84,
+  (q31_t)0x7a72f45, (q31_t)0x803a9f31, (q31_t)0x7a0e9a5, (q31_t)0x803a3f2d, (q31_t)0x79aa400, (q31_t)0x8039df77, (q31_t)0x7945e56, (q31_t)0x80398010,
+  (q31_t)0x78e18a7, (q31_t)0x803920f8, (q31_t)0x787d2f4, (q31_t)0x8038c22f, (q31_t)0x7818d3c, (q31_t)0x803863b5, (q31_t)0x77b4780, (q31_t)0x80380589,
+  (q31_t)0x77501be, (q31_t)0x8037a7ac, (q31_t)0x76ebbf9, (q31_t)0x80374a1f, (q31_t)0x768762e, (q31_t)0x8036ece0, (q31_t)0x762305f, (q31_t)0x80368fef,
+  (q31_t)0x75bea8c, (q31_t)0x8036334e, (q31_t)0x755a4b4, (q31_t)0x8035d6fb, (q31_t)0x74f5ed7, (q31_t)0x80357af8, (q31_t)0x74918f6, (q31_t)0x80351f43,
+  (q31_t)0x742d311, (q31_t)0x8034c3dd, (q31_t)0x73c8d27, (q31_t)0x803468c5, (q31_t)0x7364738, (q31_t)0x80340dfd, (q31_t)0x7300145, (q31_t)0x8033b383,
+  (q31_t)0x729bb4e, (q31_t)0x80335959, (q31_t)0x7237552, (q31_t)0x8032ff7d, (q31_t)0x71d2f52, (q31_t)0x8032a5ef, (q31_t)0x716e94e, (q31_t)0x80324cb1,
+  (q31_t)0x710a345, (q31_t)0x8031f3c2, (q31_t)0x70a5d37, (q31_t)0x80319b21, (q31_t)0x7041726, (q31_t)0x803142cf, (q31_t)0x6fdd110, (q31_t)0x8030eacd,
+  (q31_t)0x6f78af6, (q31_t)0x80309318, (q31_t)0x6f144d7, (q31_t)0x80303bb3, (q31_t)0x6eafeb4, (q31_t)0x802fe49d, (q31_t)0x6e4b88d, (q31_t)0x802f8dd5,
+  (q31_t)0x6de7262, (q31_t)0x802f375d, (q31_t)0x6d82c32, (q31_t)0x802ee133, (q31_t)0x6d1e5fe, (q31_t)0x802e8b58, (q31_t)0x6cb9fc6, (q31_t)0x802e35cb,
+  (q31_t)0x6c5598a, (q31_t)0x802de08e, (q31_t)0x6bf1349, (q31_t)0x802d8ba0, (q31_t)0x6b8cd05, (q31_t)0x802d3700, (q31_t)0x6b286bc, (q31_t)0x802ce2af,
+  (q31_t)0x6ac406f, (q31_t)0x802c8ead, (q31_t)0x6a5fa1e, (q31_t)0x802c3afa, (q31_t)0x69fb3c9, (q31_t)0x802be796, (q31_t)0x6996d70, (q31_t)0x802b9480,
+  (q31_t)0x6932713, (q31_t)0x802b41ba, (q31_t)0x68ce0b2, (q31_t)0x802aef42, (q31_t)0x6869a4c, (q31_t)0x802a9d19, (q31_t)0x68053e3, (q31_t)0x802a4b3f,
+  (q31_t)0x67a0d76, (q31_t)0x8029f9b4, (q31_t)0x673c704, (q31_t)0x8029a878, (q31_t)0x66d808f, (q31_t)0x8029578b, (q31_t)0x6673a16, (q31_t)0x802906ec,
+  (q31_t)0x660f398, (q31_t)0x8028b69c, (q31_t)0x65aad17, (q31_t)0x8028669b, (q31_t)0x6546692, (q31_t)0x802816e9, (q31_t)0x64e2009, (q31_t)0x8027c786,
+  (q31_t)0x647d97c, (q31_t)0x80277872, (q31_t)0x64192eb, (q31_t)0x802729ad, (q31_t)0x63b4c57, (q31_t)0x8026db36, (q31_t)0x63505be, (q31_t)0x80268d0e,
+  (q31_t)0x62ebf22, (q31_t)0x80263f36, (q31_t)0x6287882, (q31_t)0x8025f1ac, (q31_t)0x62231de, (q31_t)0x8025a471, (q31_t)0x61beb36, (q31_t)0x80255784,
+  (q31_t)0x615a48b, (q31_t)0x80250ae7, (q31_t)0x60f5ddc, (q31_t)0x8024be99, (q31_t)0x6091729, (q31_t)0x80247299, (q31_t)0x602d072, (q31_t)0x802426e8,
+  (q31_t)0x5fc89b8, (q31_t)0x8023db86, (q31_t)0x5f642fa, (q31_t)0x80239073, (q31_t)0x5effc38, (q31_t)0x802345af, (q31_t)0x5e9b572, (q31_t)0x8022fb3a,
+  (q31_t)0x5e36ea9, (q31_t)0x8022b114, (q31_t)0x5dd27dd, (q31_t)0x8022673c, (q31_t)0x5d6e10c, (q31_t)0x80221db3, (q31_t)0x5d09a38, (q31_t)0x8021d47a,
+  (q31_t)0x5ca5361, (q31_t)0x80218b8f, (q31_t)0x5c40c86, (q31_t)0x802142f3, (q31_t)0x5bdc5a7, (q31_t)0x8020faa6, (q31_t)0x5b77ec5, (q31_t)0x8020b2a7,
+  (q31_t)0x5b137df, (q31_t)0x80206af8, (q31_t)0x5aaf0f6, (q31_t)0x80202397, (q31_t)0x5a4aa09, (q31_t)0x801fdc86, (q31_t)0x59e6319, (q31_t)0x801f95c3,
+  (q31_t)0x5981c26, (q31_t)0x801f4f4f, (q31_t)0x591d52f, (q31_t)0x801f092a, (q31_t)0x58b8e34, (q31_t)0x801ec354, (q31_t)0x5854736, (q31_t)0x801e7dcd,
+  (q31_t)0x57f0035, (q31_t)0x801e3895, (q31_t)0x578b930, (q31_t)0x801df3ab, (q31_t)0x5727228, (q31_t)0x801daf11, (q31_t)0x56c2b1c, (q31_t)0x801d6ac5,
+  (q31_t)0x565e40d, (q31_t)0x801d26c8, (q31_t)0x55f9cfb, (q31_t)0x801ce31a, (q31_t)0x55955e6, (q31_t)0x801c9fbb, (q31_t)0x5530ecd, (q31_t)0x801c5cab,
+  (q31_t)0x54cc7b1, (q31_t)0x801c19ea, (q31_t)0x5468092, (q31_t)0x801bd777, (q31_t)0x540396f, (q31_t)0x801b9554, (q31_t)0x539f249, (q31_t)0x801b537f,
+  (q31_t)0x533ab20, (q31_t)0x801b11fa, (q31_t)0x52d63f4, (q31_t)0x801ad0c3, (q31_t)0x5271cc4, (q31_t)0x801a8fdb, (q31_t)0x520d592, (q31_t)0x801a4f42,
+  (q31_t)0x51a8e5c, (q31_t)0x801a0ef8, (q31_t)0x5144723, (q31_t)0x8019cefd, (q31_t)0x50dffe7, (q31_t)0x80198f50, (q31_t)0x507b8a8, (q31_t)0x80194ff3,
+  (q31_t)0x5017165, (q31_t)0x801910e4, (q31_t)0x4fb2a20, (q31_t)0x8018d225, (q31_t)0x4f4e2d8, (q31_t)0x801893b4, (q31_t)0x4ee9b8c, (q31_t)0x80185592,
+  (q31_t)0x4e8543e, (q31_t)0x801817bf, (q31_t)0x4e20cec, (q31_t)0x8017da3b, (q31_t)0x4dbc597, (q31_t)0x80179d06, (q31_t)0x4d57e40, (q31_t)0x80176020,
+  (q31_t)0x4cf36e5, (q31_t)0x80172388, (q31_t)0x4c8ef88, (q31_t)0x8016e740, (q31_t)0x4c2a827, (q31_t)0x8016ab46, (q31_t)0x4bc60c4, (q31_t)0x80166f9c,
+  (q31_t)0x4b6195d, (q31_t)0x80163440, (q31_t)0x4afd1f4, (q31_t)0x8015f933, (q31_t)0x4a98a88, (q31_t)0x8015be75, (q31_t)0x4a34319, (q31_t)0x80158406,
+  (q31_t)0x49cfba7, (q31_t)0x801549e6, (q31_t)0x496b432, (q31_t)0x80151015, (q31_t)0x4906cbb, (q31_t)0x8014d693, (q31_t)0x48a2540, (q31_t)0x80149d5f,
+  (q31_t)0x483ddc3, (q31_t)0x8014647b, (q31_t)0x47d9643, (q31_t)0x80142be5, (q31_t)0x4774ec1, (q31_t)0x8013f39e, (q31_t)0x471073b, (q31_t)0x8013bba7,
+  (q31_t)0x46abfb3, (q31_t)0x801383fe, (q31_t)0x4647828, (q31_t)0x80134ca4, (q31_t)0x45e309a, (q31_t)0x80131599, (q31_t)0x457e90a, (q31_t)0x8012dedd,
+  (q31_t)0x451a177, (q31_t)0x8012a86f, (q31_t)0x44b59e1, (q31_t)0x80127251, (q31_t)0x4451249, (q31_t)0x80123c82, (q31_t)0x43ecaae, (q31_t)0x80120701,
+  (q31_t)0x4388310, (q31_t)0x8011d1d0, (q31_t)0x4323b70, (q31_t)0x80119ced, (q31_t)0x42bf3cd, (q31_t)0x80116859, (q31_t)0x425ac28, (q31_t)0x80113414,
+  (q31_t)0x41f6480, (q31_t)0x8011001f, (q31_t)0x4191cd5, (q31_t)0x8010cc78, (q31_t)0x412d528, (q31_t)0x8010991f, (q31_t)0x40c8d79, (q31_t)0x80106616,
+  (q31_t)0x40645c7, (q31_t)0x8010335c, (q31_t)0x3fffe12, (q31_t)0x801000f1, (q31_t)0x3f9b65b, (q31_t)0x800fced4, (q31_t)0x3f36ea2, (q31_t)0x800f9d07,
+  (q31_t)0x3ed26e6, (q31_t)0x800f6b88, (q31_t)0x3e6df28, (q31_t)0x800f3a59, (q31_t)0x3e09767, (q31_t)0x800f0978, (q31_t)0x3da4fa4, (q31_t)0x800ed8e6,
+  (q31_t)0x3d407df, (q31_t)0x800ea8a3, (q31_t)0x3cdc017, (q31_t)0x800e78af, (q31_t)0x3c7784d, (q31_t)0x800e490a, (q31_t)0x3c13080, (q31_t)0x800e19b4,
+  (q31_t)0x3bae8b2, (q31_t)0x800deaad, (q31_t)0x3b4a0e0, (q31_t)0x800dbbf5, (q31_t)0x3ae590d, (q31_t)0x800d8d8b, (q31_t)0x3a81137, (q31_t)0x800d5f71,
+  (q31_t)0x3a1c960, (q31_t)0x800d31a5, (q31_t)0x39b8185, (q31_t)0x800d0429, (q31_t)0x39539a9, (q31_t)0x800cd6fb, (q31_t)0x38ef1ca, (q31_t)0x800caa1c,
+  (q31_t)0x388a9ea, (q31_t)0x800c7d8c, (q31_t)0x3826207, (q31_t)0x800c514c, (q31_t)0x37c1a22, (q31_t)0x800c255a, (q31_t)0x375d23a, (q31_t)0x800bf9b7,
+  (q31_t)0x36f8a51, (q31_t)0x800bce63, (q31_t)0x3694265, (q31_t)0x800ba35d, (q31_t)0x362fa78, (q31_t)0x800b78a7, (q31_t)0x35cb288, (q31_t)0x800b4e40,
+  (q31_t)0x3566a96, (q31_t)0x800b2427, (q31_t)0x35022a2, (q31_t)0x800afa5e, (q31_t)0x349daac, (q31_t)0x800ad0e3, (q31_t)0x34392b4, (q31_t)0x800aa7b8,
+  (q31_t)0x33d4abb, (q31_t)0x800a7edb, (q31_t)0x33702bf, (q31_t)0x800a564e, (q31_t)0x330bac1, (q31_t)0x800a2e0f, (q31_t)0x32a72c1, (q31_t)0x800a061f,
+  (q31_t)0x3242abf, (q31_t)0x8009de7e, (q31_t)0x31de2bb, (q31_t)0x8009b72c, (q31_t)0x3179ab5, (q31_t)0x80099029, (q31_t)0x31152ae, (q31_t)0x80096975,
+  (q31_t)0x30b0aa4, (q31_t)0x80094310, (q31_t)0x304c299, (q31_t)0x80091cf9, (q31_t)0x2fe7a8c, (q31_t)0x8008f732, (q31_t)0x2f8327d, (q31_t)0x8008d1ba,
+  (q31_t)0x2f1ea6c, (q31_t)0x8008ac90, (q31_t)0x2eba259, (q31_t)0x800887b6, (q31_t)0x2e55a44, (q31_t)0x8008632a, (q31_t)0x2df122e, (q31_t)0x80083eed,
+  (q31_t)0x2d8ca16, (q31_t)0x80081b00, (q31_t)0x2d281fc, (q31_t)0x8007f761, (q31_t)0x2cc39e1, (q31_t)0x8007d411, (q31_t)0x2c5f1c3, (q31_t)0x8007b110,
+  (q31_t)0x2bfa9a4, (q31_t)0x80078e5e, (q31_t)0x2b96184, (q31_t)0x80076bfb, (q31_t)0x2b31961, (q31_t)0x800749e7, (q31_t)0x2acd13d, (q31_t)0x80072822,
+  (q31_t)0x2a68917, (q31_t)0x800706ac, (q31_t)0x2a040f0, (q31_t)0x8006e585, (q31_t)0x299f8c7, (q31_t)0x8006c4ac, (q31_t)0x293b09c, (q31_t)0x8006a423,
+  (q31_t)0x28d6870, (q31_t)0x800683e8, (q31_t)0x2872043, (q31_t)0x800663fd, (q31_t)0x280d813, (q31_t)0x80064460, (q31_t)0x27a8fe2, (q31_t)0x80062513,
+  (q31_t)0x27447b0, (q31_t)0x80060614, (q31_t)0x26dff7c, (q31_t)0x8005e764, (q31_t)0x267b747, (q31_t)0x8005c904, (q31_t)0x2616f10, (q31_t)0x8005aaf2,
+  (q31_t)0x25b26d7, (q31_t)0x80058d2f, (q31_t)0x254de9e, (q31_t)0x80056fbb, (q31_t)0x24e9662, (q31_t)0x80055296, (q31_t)0x2484e26, (q31_t)0x800535c0,
+  (q31_t)0x24205e8, (q31_t)0x80051939, (q31_t)0x23bbda8, (q31_t)0x8004fd00, (q31_t)0x2357567, (q31_t)0x8004e117, (q31_t)0x22f2d25, (q31_t)0x8004c57d,
+  (q31_t)0x228e4e2, (q31_t)0x8004aa32, (q31_t)0x2229c9d, (q31_t)0x80048f35, (q31_t)0x21c5457, (q31_t)0x80047488, (q31_t)0x2160c0f, (q31_t)0x80045a29,
+  (q31_t)0x20fc3c6, (q31_t)0x8004401a, (q31_t)0x2097b7c, (q31_t)0x80042659, (q31_t)0x2033331, (q31_t)0x80040ce7, (q31_t)0x1fceae4, (q31_t)0x8003f3c5,
+  (q31_t)0x1f6a297, (q31_t)0x8003daf1, (q31_t)0x1f05a48, (q31_t)0x8003c26c, (q31_t)0x1ea11f7, (q31_t)0x8003aa36, (q31_t)0x1e3c9a6, (q31_t)0x8003924f,
+  (q31_t)0x1dd8154, (q31_t)0x80037ab7, (q31_t)0x1d73900, (q31_t)0x8003636e, (q31_t)0x1d0f0ab, (q31_t)0x80034c74, (q31_t)0x1caa855, (q31_t)0x800335c9,
+  (q31_t)0x1c45ffe, (q31_t)0x80031f6d, (q31_t)0x1be17a6, (q31_t)0x80030960, (q31_t)0x1b7cf4d, (q31_t)0x8002f3a1, (q31_t)0x1b186f3, (q31_t)0x8002de32,
+  (q31_t)0x1ab3e97, (q31_t)0x8002c912, (q31_t)0x1a4f63b, (q31_t)0x8002b440, (q31_t)0x19eaddd, (q31_t)0x80029fbe, (q31_t)0x198657f, (q31_t)0x80028b8a,
+  (q31_t)0x1921d20, (q31_t)0x800277a6, (q31_t)0x18bd4bf, (q31_t)0x80026410, (q31_t)0x1858c5e, (q31_t)0x800250c9, (q31_t)0x17f43fc, (q31_t)0x80023dd2,
+  (q31_t)0x178fb99, (q31_t)0x80022b29, (q31_t)0x172b335, (q31_t)0x800218cf, (q31_t)0x16c6ad0, (q31_t)0x800206c4, (q31_t)0x166226a, (q31_t)0x8001f508,
+  (q31_t)0x15fda03, (q31_t)0x8001e39b, (q31_t)0x159919c, (q31_t)0x8001d27d, (q31_t)0x1534934, (q31_t)0x8001c1ae, (q31_t)0x14d00ca, (q31_t)0x8001b12e,
+  (q31_t)0x146b860, (q31_t)0x8001a0fd, (q31_t)0x1406ff6, (q31_t)0x8001911b, (q31_t)0x13a278a, (q31_t)0x80018187, (q31_t)0x133df1e, (q31_t)0x80017243,
+  (q31_t)0x12d96b1, (q31_t)0x8001634e, (q31_t)0x1274e43, (q31_t)0x800154a7, (q31_t)0x12105d5, (q31_t)0x80014650, (q31_t)0x11abd66, (q31_t)0x80013847,
+  (q31_t)0x11474f6, (q31_t)0x80012a8e, (q31_t)0x10e2c85, (q31_t)0x80011d23, (q31_t)0x107e414, (q31_t)0x80011008, (q31_t)0x1019ba2, (q31_t)0x8001033b,
+  (q31_t)0x0fb5330, (q31_t)0x8000f6bd, (q31_t)0x0f50abd, (q31_t)0x8000ea8e, (q31_t)0x0eec249, (q31_t)0x8000deaf, (q31_t)0x0e879d5, (q31_t)0x8000d31e,
+  (q31_t)0x0e23160, (q31_t)0x8000c7dc, (q31_t)0x0dbe8eb, (q31_t)0x8000bce9, (q31_t)0x0d5a075, (q31_t)0x8000b245, (q31_t)0x0cf57ff, (q31_t)0x8000a7f0,
+  (q31_t)0x0c90f88, (q31_t)0x80009dea, (q31_t)0x0c2c711, (q31_t)0x80009433, (q31_t)0x0bc7e99, (q31_t)0x80008aca, (q31_t)0x0b63621, (q31_t)0x800081b1,
+  (q31_t)0x0afeda8, (q31_t)0x800078e7, (q31_t)0x0a9a52f, (q31_t)0x8000706c, (q31_t)0x0a35cb5, (q31_t)0x8000683f, (q31_t)0x09d143b, (q31_t)0x80006062,
+  (q31_t)0x096cbc1, (q31_t)0x800058d4, (q31_t)0x0908346, (q31_t)0x80005194, (q31_t)0x08a3acb, (q31_t)0x80004aa4, (q31_t)0x083f250, (q31_t)0x80004402,
+  (q31_t)0x07da9d4, (q31_t)0x80003daf, (q31_t)0x0776159, (q31_t)0x800037ac, (q31_t)0x07118dc, (q31_t)0x800031f7, (q31_t)0x06ad060, (q31_t)0x80002c91,
+  (q31_t)0x06487e3, (q31_t)0x8000277a, (q31_t)0x05e3f66, (q31_t)0x800022b3, (q31_t)0x057f6e9, (q31_t)0x80001e3a, (q31_t)0x051ae6b, (q31_t)0x80001a10,
+  (q31_t)0x04b65ee, (q31_t)0x80001635, (q31_t)0x0451d70, (q31_t)0x800012a9, (q31_t)0x03ed4f2, (q31_t)0x80000f6c, (q31_t)0x0388c74, (q31_t)0x80000c7e,
+  (q31_t)0x03243f5, (q31_t)0x800009df, (q31_t)0x02bfb77, (q31_t)0x8000078e, (q31_t)0x025b2f8, (q31_t)0x8000058d, (q31_t)0x01f6a7a, (q31_t)0x800003db,
+  (q31_t)0x01921fb, (q31_t)0x80000278, (q31_t)0x012d97c, (q31_t)0x80000163, (q31_t)0x00c90fe, (q31_t)0x8000009e, (q31_t)0x006487f, (q31_t)0x80000027
+};
+    const q31_t cos_factorsQ31_8192[8192] = {
+  (q31_t)0x7ffffff6, (q31_t)0x7fffffa7, (q31_t)0x7fffff09, (q31_t)0x7ffffe1c, (q31_t)0x7ffffce1, (q31_t)0x7ffffb56, (q31_t)0x7ffff97c, (q31_t)0x7ffff753,
+  (q31_t)0x7ffff4dc, (q31_t)0x7ffff215, (q31_t)0x7fffef00, (q31_t)0x7fffeb9b, (q31_t)0x7fffe7e8, (q31_t)0x7fffe3e5, (q31_t)0x7fffdf94, (q31_t)0x7fffdaf3,
+  (q31_t)0x7fffd604, (q31_t)0x7fffd0c6, (q31_t)0x7fffcb39, (q31_t)0x7fffc55c, (q31_t)0x7fffbf31, (q31_t)0x7fffb8b7, (q31_t)0x7fffb1ee, (q31_t)0x7fffaad6,
+  (q31_t)0x7fffa36f, (q31_t)0x7fff9bb9, (q31_t)0x7fff93b4, (q31_t)0x7fff8b61, (q31_t)0x7fff82be, (q31_t)0x7fff79cc, (q31_t)0x7fff708b, (q31_t)0x7fff66fc,
+  (q31_t)0x7fff5d1d, (q31_t)0x7fff52ef, (q31_t)0x7fff4873, (q31_t)0x7fff3da8, (q31_t)0x7fff328d, (q31_t)0x7fff2724, (q31_t)0x7fff1b6b, (q31_t)0x7fff0f64,
+  (q31_t)0x7fff030e, (q31_t)0x7ffef669, (q31_t)0x7ffee975, (q31_t)0x7ffedc31, (q31_t)0x7ffece9f, (q31_t)0x7ffec0be, (q31_t)0x7ffeb28e, (q31_t)0x7ffea40f,
+  (q31_t)0x7ffe9542, (q31_t)0x7ffe8625, (q31_t)0x7ffe76b9, (q31_t)0x7ffe66fe, (q31_t)0x7ffe56f5, (q31_t)0x7ffe469c, (q31_t)0x7ffe35f4, (q31_t)0x7ffe24fe,
+  (q31_t)0x7ffe13b8, (q31_t)0x7ffe0224, (q31_t)0x7ffdf040, (q31_t)0x7ffdde0e, (q31_t)0x7ffdcb8d, (q31_t)0x7ffdb8bc, (q31_t)0x7ffda59d, (q31_t)0x7ffd922f,
+  (q31_t)0x7ffd7e72, (q31_t)0x7ffd6a66, (q31_t)0x7ffd560b, (q31_t)0x7ffd4161, (q31_t)0x7ffd2c68, (q31_t)0x7ffd1720, (q31_t)0x7ffd0189, (q31_t)0x7ffceba4,
+  (q31_t)0x7ffcd56f, (q31_t)0x7ffcbeeb, (q31_t)0x7ffca819, (q31_t)0x7ffc90f7, (q31_t)0x7ffc7987, (q31_t)0x7ffc61c7, (q31_t)0x7ffc49b9, (q31_t)0x7ffc315b,
+  (q31_t)0x7ffc18af, (q31_t)0x7ffbffb4, (q31_t)0x7ffbe66a, (q31_t)0x7ffbccd0, (q31_t)0x7ffbb2e8, (q31_t)0x7ffb98b1, (q31_t)0x7ffb7e2b, (q31_t)0x7ffb6356,
+  (q31_t)0x7ffb4833, (q31_t)0x7ffb2cc0, (q31_t)0x7ffb10fe, (q31_t)0x7ffaf4ed, (q31_t)0x7ffad88e, (q31_t)0x7ffabbdf, (q31_t)0x7ffa9ee2, (q31_t)0x7ffa8195,
+  (q31_t)0x7ffa63fa, (q31_t)0x7ffa460f, (q31_t)0x7ffa27d6, (q31_t)0x7ffa094e, (q31_t)0x7ff9ea76, (q31_t)0x7ff9cb50, (q31_t)0x7ff9abdb, (q31_t)0x7ff98c17,
+  (q31_t)0x7ff96c04, (q31_t)0x7ff94ba2, (q31_t)0x7ff92af1, (q31_t)0x7ff909f2, (q31_t)0x7ff8e8a3, (q31_t)0x7ff8c705, (q31_t)0x7ff8a519, (q31_t)0x7ff882dd,
+  (q31_t)0x7ff86053, (q31_t)0x7ff83d79, (q31_t)0x7ff81a51, (q31_t)0x7ff7f6da, (q31_t)0x7ff7d313, (q31_t)0x7ff7aefe, (q31_t)0x7ff78a9a, (q31_t)0x7ff765e7,
+  (q31_t)0x7ff740e5, (q31_t)0x7ff71b94, (q31_t)0x7ff6f5f4, (q31_t)0x7ff6d005, (q31_t)0x7ff6a9c8, (q31_t)0x7ff6833b, (q31_t)0x7ff65c5f, (q31_t)0x7ff63535,
+  (q31_t)0x7ff60dbb, (q31_t)0x7ff5e5f3, (q31_t)0x7ff5bddc, (q31_t)0x7ff59576, (q31_t)0x7ff56cc0, (q31_t)0x7ff543bc, (q31_t)0x7ff51a69, (q31_t)0x7ff4f0c7,
+  (q31_t)0x7ff4c6d6, (q31_t)0x7ff49c96, (q31_t)0x7ff47208, (q31_t)0x7ff4472a, (q31_t)0x7ff41bfd, (q31_t)0x7ff3f082, (q31_t)0x7ff3c4b7, (q31_t)0x7ff3989e,
+  (q31_t)0x7ff36c36, (q31_t)0x7ff33f7e, (q31_t)0x7ff31278, (q31_t)0x7ff2e523, (q31_t)0x7ff2b77f, (q31_t)0x7ff2898c, (q31_t)0x7ff25b4a, (q31_t)0x7ff22cb9,
+  (q31_t)0x7ff1fdd9, (q31_t)0x7ff1ceab, (q31_t)0x7ff19f2d, (q31_t)0x7ff16f61, (q31_t)0x7ff13f45, (q31_t)0x7ff10edb, (q31_t)0x7ff0de22, (q31_t)0x7ff0ad19,
+  (q31_t)0x7ff07bc2, (q31_t)0x7ff04a1c, (q31_t)0x7ff01827, (q31_t)0x7fefe5e4, (q31_t)0x7fefb351, (q31_t)0x7fef806f, (q31_t)0x7fef4d3e, (q31_t)0x7fef19bf,
+  (q31_t)0x7feee5f0, (q31_t)0x7feeb1d3, (q31_t)0x7fee7d67, (q31_t)0x7fee48ac, (q31_t)0x7fee13a1, (q31_t)0x7fedde48, (q31_t)0x7feda8a0, (q31_t)0x7fed72aa,
+  (q31_t)0x7fed3c64, (q31_t)0x7fed05cf, (q31_t)0x7fecceec, (q31_t)0x7fec97b9, (q31_t)0x7fec6038, (q31_t)0x7fec2867, (q31_t)0x7febf048, (q31_t)0x7febb7da,
+  (q31_t)0x7feb7f1d, (q31_t)0x7feb4611, (q31_t)0x7feb0cb6, (q31_t)0x7fead30c, (q31_t)0x7fea9914, (q31_t)0x7fea5ecc, (q31_t)0x7fea2436, (q31_t)0x7fe9e950,
+  (q31_t)0x7fe9ae1c, (q31_t)0x7fe97299, (q31_t)0x7fe936c7, (q31_t)0x7fe8faa6, (q31_t)0x7fe8be36, (q31_t)0x7fe88177, (q31_t)0x7fe84469, (q31_t)0x7fe8070d,
+  (q31_t)0x7fe7c961, (q31_t)0x7fe78b67, (q31_t)0x7fe74d1e, (q31_t)0x7fe70e85, (q31_t)0x7fe6cf9e, (q31_t)0x7fe69068, (q31_t)0x7fe650e3, (q31_t)0x7fe61110,
+  (q31_t)0x7fe5d0ed, (q31_t)0x7fe5907b, (q31_t)0x7fe54fbb, (q31_t)0x7fe50eac, (q31_t)0x7fe4cd4d, (q31_t)0x7fe48ba0, (q31_t)0x7fe449a4, (q31_t)0x7fe40759,
+  (q31_t)0x7fe3c4bf, (q31_t)0x7fe381d7, (q31_t)0x7fe33e9f, (q31_t)0x7fe2fb19, (q31_t)0x7fe2b743, (q31_t)0x7fe2731f, (q31_t)0x7fe22eac, (q31_t)0x7fe1e9ea,
+  (q31_t)0x7fe1a4d9, (q31_t)0x7fe15f79, (q31_t)0x7fe119cb, (q31_t)0x7fe0d3cd, (q31_t)0x7fe08d81, (q31_t)0x7fe046e5, (q31_t)0x7fdffffb, (q31_t)0x7fdfb8c2,
+  (q31_t)0x7fdf713a, (q31_t)0x7fdf2963, (q31_t)0x7fdee13e, (q31_t)0x7fde98c9, (q31_t)0x7fde5006, (q31_t)0x7fde06f3, (q31_t)0x7fddbd92, (q31_t)0x7fdd73e2,
+  (q31_t)0x7fdd29e3, (q31_t)0x7fdcdf95, (q31_t)0x7fdc94f9, (q31_t)0x7fdc4a0d, (q31_t)0x7fdbfed3, (q31_t)0x7fdbb349, (q31_t)0x7fdb6771, (q31_t)0x7fdb1b4a,
+  (q31_t)0x7fdaced4, (q31_t)0x7fda820f, (q31_t)0x7fda34fc, (q31_t)0x7fd9e799, (q31_t)0x7fd999e8, (q31_t)0x7fd94be8, (q31_t)0x7fd8fd98, (q31_t)0x7fd8aefa,
+  (q31_t)0x7fd8600e, (q31_t)0x7fd810d2, (q31_t)0x7fd7c147, (q31_t)0x7fd7716e, (q31_t)0x7fd72146, (q31_t)0x7fd6d0cf, (q31_t)0x7fd68009, (q31_t)0x7fd62ef4,
+  (q31_t)0x7fd5dd90, (q31_t)0x7fd58bdd, (q31_t)0x7fd539dc, (q31_t)0x7fd4e78c, (q31_t)0x7fd494ed, (q31_t)0x7fd441ff, (q31_t)0x7fd3eec2, (q31_t)0x7fd39b36,
+  (q31_t)0x7fd3475c, (q31_t)0x7fd2f332, (q31_t)0x7fd29eba, (q31_t)0x7fd249f3, (q31_t)0x7fd1f4dd, (q31_t)0x7fd19f78, (q31_t)0x7fd149c5, (q31_t)0x7fd0f3c2,
+  (q31_t)0x7fd09d71, (q31_t)0x7fd046d1, (q31_t)0x7fcfefe2, (q31_t)0x7fcf98a4, (q31_t)0x7fcf4117, (q31_t)0x7fcee93c, (q31_t)0x7fce9112, (q31_t)0x7fce3898,
+  (q31_t)0x7fcddfd0, (q31_t)0x7fcd86b9, (q31_t)0x7fcd2d54, (q31_t)0x7fccd39f, (q31_t)0x7fcc799c, (q31_t)0x7fcc1f4a, (q31_t)0x7fcbc4a9, (q31_t)0x7fcb69b9,
+  (q31_t)0x7fcb0e7a, (q31_t)0x7fcab2ed, (q31_t)0x7fca5710, (q31_t)0x7fc9fae5, (q31_t)0x7fc99e6b, (q31_t)0x7fc941a2, (q31_t)0x7fc8e48b, (q31_t)0x7fc88724,
+  (q31_t)0x7fc8296f, (q31_t)0x7fc7cb6b, (q31_t)0x7fc76d18, (q31_t)0x7fc70e76, (q31_t)0x7fc6af86, (q31_t)0x7fc65046, (q31_t)0x7fc5f0b8, (q31_t)0x7fc590db,
+  (q31_t)0x7fc530af, (q31_t)0x7fc4d035, (q31_t)0x7fc46f6b, (q31_t)0x7fc40e53, (q31_t)0x7fc3acec, (q31_t)0x7fc34b36, (q31_t)0x7fc2e931, (q31_t)0x7fc286de,
+  (q31_t)0x7fc2243b, (q31_t)0x7fc1c14a, (q31_t)0x7fc15e0a, (q31_t)0x7fc0fa7b, (q31_t)0x7fc0969e, (q31_t)0x7fc03271, (q31_t)0x7fbfcdf6, (q31_t)0x7fbf692c,
+  (q31_t)0x7fbf0414, (q31_t)0x7fbe9eac, (q31_t)0x7fbe38f6, (q31_t)0x7fbdd2f0, (q31_t)0x7fbd6c9c, (q31_t)0x7fbd05fa, (q31_t)0x7fbc9f08, (q31_t)0x7fbc37c8,
+  (q31_t)0x7fbbd039, (q31_t)0x7fbb685b, (q31_t)0x7fbb002e, (q31_t)0x7fba97b2, (q31_t)0x7fba2ee8, (q31_t)0x7fb9c5cf, (q31_t)0x7fb95c67, (q31_t)0x7fb8f2b0,
+  (q31_t)0x7fb888ab, (q31_t)0x7fb81e57, (q31_t)0x7fb7b3b4, (q31_t)0x7fb748c2, (q31_t)0x7fb6dd81, (q31_t)0x7fb671f2, (q31_t)0x7fb60614, (q31_t)0x7fb599e7,
+  (q31_t)0x7fb52d6b, (q31_t)0x7fb4c0a1, (q31_t)0x7fb45387, (q31_t)0x7fb3e61f, (q31_t)0x7fb37869, (q31_t)0x7fb30a63, (q31_t)0x7fb29c0f, (q31_t)0x7fb22d6c,
+  (q31_t)0x7fb1be7a, (q31_t)0x7fb14f39, (q31_t)0x7fb0dfaa, (q31_t)0x7fb06fcb, (q31_t)0x7fafff9e, (q31_t)0x7faf8f23, (q31_t)0x7faf1e58, (q31_t)0x7faead3f,
+  (q31_t)0x7fae3bd7, (q31_t)0x7fadca20, (q31_t)0x7fad581b, (q31_t)0x7face5c6, (q31_t)0x7fac7323, (q31_t)0x7fac0031, (q31_t)0x7fab8cf1, (q31_t)0x7fab1962,
+  (q31_t)0x7faaa584, (q31_t)0x7faa3157, (q31_t)0x7fa9bcdb, (q31_t)0x7fa94811, (q31_t)0x7fa8d2f8, (q31_t)0x7fa85d90, (q31_t)0x7fa7e7d9, (q31_t)0x7fa771d4,
+  (q31_t)0x7fa6fb80, (q31_t)0x7fa684dd, (q31_t)0x7fa60dec, (q31_t)0x7fa596ac, (q31_t)0x7fa51f1d, (q31_t)0x7fa4a73f, (q31_t)0x7fa42f12, (q31_t)0x7fa3b697,
+  (q31_t)0x7fa33dcd, (q31_t)0x7fa2c4b5, (q31_t)0x7fa24b4d, (q31_t)0x7fa1d197, (q31_t)0x7fa15792, (q31_t)0x7fa0dd3f, (q31_t)0x7fa0629c, (q31_t)0x7f9fe7ab,
+  (q31_t)0x7f9f6c6b, (q31_t)0x7f9ef0dd, (q31_t)0x7f9e7500, (q31_t)0x7f9df8d4, (q31_t)0x7f9d7c59, (q31_t)0x7f9cff90, (q31_t)0x7f9c8278, (q31_t)0x7f9c0511,
+  (q31_t)0x7f9b875b, (q31_t)0x7f9b0957, (q31_t)0x7f9a8b04, (q31_t)0x7f9a0c62, (q31_t)0x7f998d72, (q31_t)0x7f990e33, (q31_t)0x7f988ea5, (q31_t)0x7f980ec8,
+  (q31_t)0x7f978e9d, (q31_t)0x7f970e23, (q31_t)0x7f968d5b, (q31_t)0x7f960c43, (q31_t)0x7f958add, (q31_t)0x7f950929, (q31_t)0x7f948725, (q31_t)0x7f9404d3,
+  (q31_t)0x7f938232, (q31_t)0x7f92ff43, (q31_t)0x7f927c04, (q31_t)0x7f91f878, (q31_t)0x7f91749c, (q31_t)0x7f90f072, (q31_t)0x7f906bf9, (q31_t)0x7f8fe731,
+  (q31_t)0x7f8f621b, (q31_t)0x7f8edcb6, (q31_t)0x7f8e5702, (q31_t)0x7f8dd0ff, (q31_t)0x7f8d4aae, (q31_t)0x7f8cc40f, (q31_t)0x7f8c3d20, (q31_t)0x7f8bb5e3,
+  (q31_t)0x7f8b2e57, (q31_t)0x7f8aa67d, (q31_t)0x7f8a1e54, (q31_t)0x7f8995dc, (q31_t)0x7f890d15, (q31_t)0x7f888400, (q31_t)0x7f87fa9c, (q31_t)0x7f8770ea,
+  (q31_t)0x7f86e6e9, (q31_t)0x7f865c99, (q31_t)0x7f85d1fa, (q31_t)0x7f85470d, (q31_t)0x7f84bbd1, (q31_t)0x7f843047, (q31_t)0x7f83a46e, (q31_t)0x7f831846,
+  (q31_t)0x7f828bcf, (q31_t)0x7f81ff0a, (q31_t)0x7f8171f6, (q31_t)0x7f80e494, (q31_t)0x7f8056e3, (q31_t)0x7f7fc8e3, (q31_t)0x7f7f3a95, (q31_t)0x7f7eabf8,
+  (q31_t)0x7f7e1d0c, (q31_t)0x7f7d8dd2, (q31_t)0x7f7cfe49, (q31_t)0x7f7c6e71, (q31_t)0x7f7bde4b, (q31_t)0x7f7b4dd6, (q31_t)0x7f7abd13, (q31_t)0x7f7a2c01,
+  (q31_t)0x7f799aa0, (q31_t)0x7f7908f0, (q31_t)0x7f7876f2, (q31_t)0x7f77e4a6, (q31_t)0x7f77520a, (q31_t)0x7f76bf21, (q31_t)0x7f762be8, (q31_t)0x7f759861,
+  (q31_t)0x7f75048b, (q31_t)0x7f747067, (q31_t)0x7f73dbf4, (q31_t)0x7f734732, (q31_t)0x7f72b222, (q31_t)0x7f721cc3, (q31_t)0x7f718715, (q31_t)0x7f70f119,
+  (q31_t)0x7f705ace, (q31_t)0x7f6fc435, (q31_t)0x7f6f2d4d, (q31_t)0x7f6e9617, (q31_t)0x7f6dfe91, (q31_t)0x7f6d66be, (q31_t)0x7f6cce9b, (q31_t)0x7f6c362a,
+  (q31_t)0x7f6b9d6b, (q31_t)0x7f6b045d, (q31_t)0x7f6a6b00, (q31_t)0x7f69d154, (q31_t)0x7f69375a, (q31_t)0x7f689d12, (q31_t)0x7f68027b, (q31_t)0x7f676795,
+  (q31_t)0x7f66cc61, (q31_t)0x7f6630de, (q31_t)0x7f65950c, (q31_t)0x7f64f8ec, (q31_t)0x7f645c7d, (q31_t)0x7f63bfc0, (q31_t)0x7f6322b4, (q31_t)0x7f62855a,
+  (q31_t)0x7f61e7b1, (q31_t)0x7f6149b9, (q31_t)0x7f60ab73, (q31_t)0x7f600cdf, (q31_t)0x7f5f6dfb, (q31_t)0x7f5ecec9, (q31_t)0x7f5e2f49, (q31_t)0x7f5d8f7a,
+  (q31_t)0x7f5cef5c, (q31_t)0x7f5c4ef0, (q31_t)0x7f5bae36, (q31_t)0x7f5b0d2c, (q31_t)0x7f5a6bd5, (q31_t)0x7f59ca2e, (q31_t)0x7f592839, (q31_t)0x7f5885f6,
+  (q31_t)0x7f57e364, (q31_t)0x7f574083, (q31_t)0x7f569d54, (q31_t)0x7f55f9d6, (q31_t)0x7f55560a, (q31_t)0x7f54b1ef, (q31_t)0x7f540d86, (q31_t)0x7f5368ce,
+  (q31_t)0x7f52c3c8, (q31_t)0x7f521e73, (q31_t)0x7f5178cf, (q31_t)0x7f50d2dd, (q31_t)0x7f502c9d, (q31_t)0x7f4f860e, (q31_t)0x7f4edf30, (q31_t)0x7f4e3804,
+  (q31_t)0x7f4d9089, (q31_t)0x7f4ce8c0, (q31_t)0x7f4c40a8, (q31_t)0x7f4b9842, (q31_t)0x7f4aef8d, (q31_t)0x7f4a468a, (q31_t)0x7f499d38, (q31_t)0x7f48f398,
+  (q31_t)0x7f4849a9, (q31_t)0x7f479f6c, (q31_t)0x7f46f4e0, (q31_t)0x7f464a06, (q31_t)0x7f459edd, (q31_t)0x7f44f365, (q31_t)0x7f44479f, (q31_t)0x7f439b8b,
+  (q31_t)0x7f42ef28, (q31_t)0x7f424277, (q31_t)0x7f419577, (q31_t)0x7f40e828, (q31_t)0x7f403a8b, (q31_t)0x7f3f8ca0, (q31_t)0x7f3ede66, (q31_t)0x7f3e2fde,
+  (q31_t)0x7f3d8107, (q31_t)0x7f3cd1e2, (q31_t)0x7f3c226e, (q31_t)0x7f3b72ab, (q31_t)0x7f3ac29b, (q31_t)0x7f3a123b, (q31_t)0x7f39618e, (q31_t)0x7f38b091,
+  (q31_t)0x7f37ff47, (q31_t)0x7f374dad, (q31_t)0x7f369bc6, (q31_t)0x7f35e990, (q31_t)0x7f35370b, (q31_t)0x7f348438, (q31_t)0x7f33d116, (q31_t)0x7f331da6,
+  (q31_t)0x7f3269e8, (q31_t)0x7f31b5db, (q31_t)0x7f31017f, (q31_t)0x7f304cd6, (q31_t)0x7f2f97dd, (q31_t)0x7f2ee296, (q31_t)0x7f2e2d01, (q31_t)0x7f2d771e,
+  (q31_t)0x7f2cc0eb, (q31_t)0x7f2c0a6b, (q31_t)0x7f2b539c, (q31_t)0x7f2a9c7e, (q31_t)0x7f29e512, (q31_t)0x7f292d58, (q31_t)0x7f28754f, (q31_t)0x7f27bcf8,
+  (q31_t)0x7f270452, (q31_t)0x7f264b5e, (q31_t)0x7f25921c, (q31_t)0x7f24d88b, (q31_t)0x7f241eab, (q31_t)0x7f23647e, (q31_t)0x7f22aa01, (q31_t)0x7f21ef37,
+  (q31_t)0x7f21341e, (q31_t)0x7f2078b6, (q31_t)0x7f1fbd00, (q31_t)0x7f1f00fc, (q31_t)0x7f1e44a9, (q31_t)0x7f1d8808, (q31_t)0x7f1ccb18, (q31_t)0x7f1c0dda,
+  (q31_t)0x7f1b504e, (q31_t)0x7f1a9273, (q31_t)0x7f19d44a, (q31_t)0x7f1915d2, (q31_t)0x7f18570c, (q31_t)0x7f1797f8, (q31_t)0x7f16d895, (q31_t)0x7f1618e4,
+  (q31_t)0x7f1558e4, (q31_t)0x7f149896, (q31_t)0x7f13d7fa, (q31_t)0x7f13170f, (q31_t)0x7f1255d6, (q31_t)0x7f11944f, (q31_t)0x7f10d279, (q31_t)0x7f101054,
+  (q31_t)0x7f0f4de2, (q31_t)0x7f0e8b21, (q31_t)0x7f0dc811, (q31_t)0x7f0d04b3, (q31_t)0x7f0c4107, (q31_t)0x7f0b7d0d, (q31_t)0x7f0ab8c4, (q31_t)0x7f09f42d,
+  (q31_t)0x7f092f47, (q31_t)0x7f086a13, (q31_t)0x7f07a491, (q31_t)0x7f06dec0, (q31_t)0x7f0618a1, (q31_t)0x7f055233, (q31_t)0x7f048b78, (q31_t)0x7f03c46d,
+  (q31_t)0x7f02fd15, (q31_t)0x7f02356e, (q31_t)0x7f016d79, (q31_t)0x7f00a535, (q31_t)0x7effdca4, (q31_t)0x7eff13c3, (q31_t)0x7efe4a95, (q31_t)0x7efd8118,
+  (q31_t)0x7efcb74d, (q31_t)0x7efbed33, (q31_t)0x7efb22cb, (q31_t)0x7efa5815, (q31_t)0x7ef98d11, (q31_t)0x7ef8c1be, (q31_t)0x7ef7f61d, (q31_t)0x7ef72a2d,
+  (q31_t)0x7ef65def, (q31_t)0x7ef59163, (q31_t)0x7ef4c489, (q31_t)0x7ef3f760, (q31_t)0x7ef329e9, (q31_t)0x7ef25c24, (q31_t)0x7ef18e10, (q31_t)0x7ef0bfae,
+  (q31_t)0x7eeff0fe, (q31_t)0x7eef21ff, (q31_t)0x7eee52b2, (q31_t)0x7eed8317, (q31_t)0x7eecb32d, (q31_t)0x7eebe2f6, (q31_t)0x7eeb1270, (q31_t)0x7eea419b,
+  (q31_t)0x7ee97079, (q31_t)0x7ee89f08, (q31_t)0x7ee7cd49, (q31_t)0x7ee6fb3b, (q31_t)0x7ee628df, (q31_t)0x7ee55635, (q31_t)0x7ee4833d, (q31_t)0x7ee3aff6,
+  (q31_t)0x7ee2dc61, (q31_t)0x7ee2087e, (q31_t)0x7ee1344d, (q31_t)0x7ee05fcd, (q31_t)0x7edf8aff, (q31_t)0x7edeb5e3, (q31_t)0x7edde079, (q31_t)0x7edd0ac0,
+  (q31_t)0x7edc34b9, (q31_t)0x7edb5e64, (q31_t)0x7eda87c0, (q31_t)0x7ed9b0ce, (q31_t)0x7ed8d98e, (q31_t)0x7ed80200, (q31_t)0x7ed72a24, (q31_t)0x7ed651f9,
+  (q31_t)0x7ed57980, (q31_t)0x7ed4a0b9, (q31_t)0x7ed3c7a3, (q31_t)0x7ed2ee40, (q31_t)0x7ed2148e, (q31_t)0x7ed13a8e, (q31_t)0x7ed0603f, (q31_t)0x7ecf85a3,
+  (q31_t)0x7eceaab8, (q31_t)0x7ecdcf7f, (q31_t)0x7eccf3f8, (q31_t)0x7ecc1822, (q31_t)0x7ecb3bff, (q31_t)0x7eca5f8d, (q31_t)0x7ec982cd, (q31_t)0x7ec8a5bf,
+  (q31_t)0x7ec7c862, (q31_t)0x7ec6eab7, (q31_t)0x7ec60cbe, (q31_t)0x7ec52e77, (q31_t)0x7ec44fe2, (q31_t)0x7ec370fe, (q31_t)0x7ec291cd, (q31_t)0x7ec1b24d,
+  (q31_t)0x7ec0d27f, (q31_t)0x7ebff263, (q31_t)0x7ebf11f8, (q31_t)0x7ebe313f, (q31_t)0x7ebd5039, (q31_t)0x7ebc6ee4, (q31_t)0x7ebb8d40, (q31_t)0x7ebaab4f,
+  (q31_t)0x7eb9c910, (q31_t)0x7eb8e682, (q31_t)0x7eb803a6, (q31_t)0x7eb7207c, (q31_t)0x7eb63d04, (q31_t)0x7eb5593d, (q31_t)0x7eb47529, (q31_t)0x7eb390c6,
+  (q31_t)0x7eb2ac15, (q31_t)0x7eb1c716, (q31_t)0x7eb0e1c9, (q31_t)0x7eaffc2e, (q31_t)0x7eaf1645, (q31_t)0x7eae300d, (q31_t)0x7ead4987, (q31_t)0x7eac62b3,
+  (q31_t)0x7eab7b91, (q31_t)0x7eaa9421, (q31_t)0x7ea9ac63, (q31_t)0x7ea8c457, (q31_t)0x7ea7dbfc, (q31_t)0x7ea6f353, (q31_t)0x7ea60a5d, (q31_t)0x7ea52118,
+  (q31_t)0x7ea43785, (q31_t)0x7ea34da4, (q31_t)0x7ea26374, (q31_t)0x7ea178f7, (q31_t)0x7ea08e2b, (q31_t)0x7e9fa312, (q31_t)0x7e9eb7aa, (q31_t)0x7e9dcbf4,
+  (q31_t)0x7e9cdff0, (q31_t)0x7e9bf39e, (q31_t)0x7e9b06fe, (q31_t)0x7e9a1a10, (q31_t)0x7e992cd4, (q31_t)0x7e983f49, (q31_t)0x7e975171, (q31_t)0x7e96634a,
+  (q31_t)0x7e9574d6, (q31_t)0x7e948613, (q31_t)0x7e939702, (q31_t)0x7e92a7a3, (q31_t)0x7e91b7f6, (q31_t)0x7e90c7fb, (q31_t)0x7e8fd7b2, (q31_t)0x7e8ee71b,
+  (q31_t)0x7e8df636, (q31_t)0x7e8d0502, (q31_t)0x7e8c1381, (q31_t)0x7e8b21b1, (q31_t)0x7e8a2f94, (q31_t)0x7e893d28, (q31_t)0x7e884a6f, (q31_t)0x7e875767,
+  (q31_t)0x7e866411, (q31_t)0x7e85706d, (q31_t)0x7e847c7c, (q31_t)0x7e83883c, (q31_t)0x7e8293ae, (q31_t)0x7e819ed2, (q31_t)0x7e80a9a8, (q31_t)0x7e7fb430,
+  (q31_t)0x7e7ebe6a, (q31_t)0x7e7dc856, (q31_t)0x7e7cd1f4, (q31_t)0x7e7bdb44, (q31_t)0x7e7ae446, (q31_t)0x7e79ecf9, (q31_t)0x7e78f55f, (q31_t)0x7e77fd77,
+  (q31_t)0x7e770541, (q31_t)0x7e760cbd, (q31_t)0x7e7513ea, (q31_t)0x7e741aca, (q31_t)0x7e73215c, (q31_t)0x7e7227a0, (q31_t)0x7e712d96, (q31_t)0x7e70333d,
+  (q31_t)0x7e6f3897, (q31_t)0x7e6e3da3, (q31_t)0x7e6d4261, (q31_t)0x7e6c46d1, (q31_t)0x7e6b4af2, (q31_t)0x7e6a4ec6, (q31_t)0x7e69524c, (q31_t)0x7e685584,
+  (q31_t)0x7e67586e, (q31_t)0x7e665b0a, (q31_t)0x7e655d58, (q31_t)0x7e645f58, (q31_t)0x7e63610a, (q31_t)0x7e62626e, (q31_t)0x7e616384, (q31_t)0x7e60644c,
+  (q31_t)0x7e5f64c7, (q31_t)0x7e5e64f3, (q31_t)0x7e5d64d1, (q31_t)0x7e5c6461, (q31_t)0x7e5b63a4, (q31_t)0x7e5a6298, (q31_t)0x7e59613f, (q31_t)0x7e585f97,
+  (q31_t)0x7e575da2, (q31_t)0x7e565b5f, (q31_t)0x7e5558ce, (q31_t)0x7e5455ef, (q31_t)0x7e5352c1, (q31_t)0x7e524f46, (q31_t)0x7e514b7e, (q31_t)0x7e504767,
+  (q31_t)0x7e4f4302, (q31_t)0x7e4e3e4f, (q31_t)0x7e4d394f, (q31_t)0x7e4c3400, (q31_t)0x7e4b2e64, (q31_t)0x7e4a287a, (q31_t)0x7e492241, (q31_t)0x7e481bbb,
+  (q31_t)0x7e4714e7, (q31_t)0x7e460dc5, (q31_t)0x7e450656, (q31_t)0x7e43fe98, (q31_t)0x7e42f68c, (q31_t)0x7e41ee33, (q31_t)0x7e40e58c, (q31_t)0x7e3fdc97,
+  (q31_t)0x7e3ed353, (q31_t)0x7e3dc9c3, (q31_t)0x7e3cbfe4, (q31_t)0x7e3bb5b7, (q31_t)0x7e3aab3c, (q31_t)0x7e39a074, (q31_t)0x7e38955e, (q31_t)0x7e3789fa,
+  (q31_t)0x7e367e48, (q31_t)0x7e357248, (q31_t)0x7e3465fa, (q31_t)0x7e33595e, (q31_t)0x7e324c75, (q31_t)0x7e313f3e, (q31_t)0x7e3031b9, (q31_t)0x7e2f23e6,
+  (q31_t)0x7e2e15c5, (q31_t)0x7e2d0756, (q31_t)0x7e2bf89a, (q31_t)0x7e2ae990, (q31_t)0x7e29da38, (q31_t)0x7e28ca92, (q31_t)0x7e27ba9e, (q31_t)0x7e26aa5d,
+  (q31_t)0x7e2599cd, (q31_t)0x7e2488f0, (q31_t)0x7e2377c5, (q31_t)0x7e22664c, (q31_t)0x7e215486, (q31_t)0x7e204271, (q31_t)0x7e1f300f, (q31_t)0x7e1e1d5f,
+  (q31_t)0x7e1d0a61, (q31_t)0x7e1bf716, (q31_t)0x7e1ae37c, (q31_t)0x7e19cf95, (q31_t)0x7e18bb60, (q31_t)0x7e17a6dd, (q31_t)0x7e16920d, (q31_t)0x7e157cee,
+  (q31_t)0x7e146782, (q31_t)0x7e1351c9, (q31_t)0x7e123bc1, (q31_t)0x7e11256c, (q31_t)0x7e100ec8, (q31_t)0x7e0ef7d7, (q31_t)0x7e0de099, (q31_t)0x7e0cc90c,
+  (q31_t)0x7e0bb132, (q31_t)0x7e0a990a, (q31_t)0x7e098095, (q31_t)0x7e0867d1, (q31_t)0x7e074ec0, (q31_t)0x7e063561, (q31_t)0x7e051bb4, (q31_t)0x7e0401ba,
+  (q31_t)0x7e02e772, (q31_t)0x7e01ccdc, (q31_t)0x7e00b1f9, (q31_t)0x7dff96c7, (q31_t)0x7dfe7b48, (q31_t)0x7dfd5f7b, (q31_t)0x7dfc4361, (q31_t)0x7dfb26f9,
+  (q31_t)0x7dfa0a43, (q31_t)0x7df8ed3f, (q31_t)0x7df7cfee, (q31_t)0x7df6b24f, (q31_t)0x7df59462, (q31_t)0x7df47628, (q31_t)0x7df357a0, (q31_t)0x7df238ca,
+  (q31_t)0x7df119a7, (q31_t)0x7deffa35, (q31_t)0x7deeda77, (q31_t)0x7dedba6a, (q31_t)0x7dec9a10, (q31_t)0x7deb7968, (q31_t)0x7dea5872, (q31_t)0x7de9372f,
+  (q31_t)0x7de8159e, (q31_t)0x7de6f3c0, (q31_t)0x7de5d193, (q31_t)0x7de4af1a, (q31_t)0x7de38c52, (q31_t)0x7de2693d, (q31_t)0x7de145da, (q31_t)0x7de02229,
+  (q31_t)0x7ddefe2b, (q31_t)0x7dddd9e0, (q31_t)0x7ddcb546, (q31_t)0x7ddb905f, (q31_t)0x7dda6b2a, (q31_t)0x7dd945a8, (q31_t)0x7dd81fd8, (q31_t)0x7dd6f9ba,
+  (q31_t)0x7dd5d34f, (q31_t)0x7dd4ac96, (q31_t)0x7dd38590, (q31_t)0x7dd25e3c, (q31_t)0x7dd1369a, (q31_t)0x7dd00eab, (q31_t)0x7dcee66e, (q31_t)0x7dcdbde3,
+  (q31_t)0x7dcc950b, (q31_t)0x7dcb6be6, (q31_t)0x7dca4272, (q31_t)0x7dc918b1, (q31_t)0x7dc7eea3, (q31_t)0x7dc6c447, (q31_t)0x7dc5999d, (q31_t)0x7dc46ea6,
+  (q31_t)0x7dc34361, (q31_t)0x7dc217cf, (q31_t)0x7dc0ebef, (q31_t)0x7dbfbfc1, (q31_t)0x7dbe9346, (q31_t)0x7dbd667d, (q31_t)0x7dbc3967, (q31_t)0x7dbb0c03,
+  (q31_t)0x7db9de52, (q31_t)0x7db8b053, (q31_t)0x7db78207, (q31_t)0x7db6536d, (q31_t)0x7db52485, (q31_t)0x7db3f550, (q31_t)0x7db2c5cd, (q31_t)0x7db195fd,
+  (q31_t)0x7db065df, (q31_t)0x7daf3574, (q31_t)0x7dae04bb, (q31_t)0x7dacd3b5, (q31_t)0x7daba261, (q31_t)0x7daa70c0, (q31_t)0x7da93ed1, (q31_t)0x7da80c95,
+  (q31_t)0x7da6da0b, (q31_t)0x7da5a733, (q31_t)0x7da4740e, (q31_t)0x7da3409c, (q31_t)0x7da20cdc, (q31_t)0x7da0d8cf, (q31_t)0x7d9fa474, (q31_t)0x7d9e6fcb,
+  (q31_t)0x7d9d3ad6, (q31_t)0x7d9c0592, (q31_t)0x7d9ad001, (q31_t)0x7d999a23, (q31_t)0x7d9863f7, (q31_t)0x7d972d7e, (q31_t)0x7d95f6b7, (q31_t)0x7d94bfa3,
+  (q31_t)0x7d938841, (q31_t)0x7d925092, (q31_t)0x7d911896, (q31_t)0x7d8fe04c, (q31_t)0x7d8ea7b4, (q31_t)0x7d8d6ecf, (q31_t)0x7d8c359d, (q31_t)0x7d8afc1d,
+  (q31_t)0x7d89c250, (q31_t)0x7d888835, (q31_t)0x7d874dcd, (q31_t)0x7d861317, (q31_t)0x7d84d814, (q31_t)0x7d839cc4, (q31_t)0x7d826126, (q31_t)0x7d81253a,
+  (q31_t)0x7d7fe902, (q31_t)0x7d7eac7c, (q31_t)0x7d7d6fa8, (q31_t)0x7d7c3287, (q31_t)0x7d7af519, (q31_t)0x7d79b75d, (q31_t)0x7d787954, (q31_t)0x7d773afd,
+  (q31_t)0x7d75fc59, (q31_t)0x7d74bd68, (q31_t)0x7d737e29, (q31_t)0x7d723e9d, (q31_t)0x7d70fec4, (q31_t)0x7d6fbe9d, (q31_t)0x7d6e7e29, (q31_t)0x7d6d3d67,
+  (q31_t)0x7d6bfc58, (q31_t)0x7d6abafc, (q31_t)0x7d697952, (q31_t)0x7d68375b, (q31_t)0x7d66f517, (q31_t)0x7d65b285, (q31_t)0x7d646fa6, (q31_t)0x7d632c79,
+  (q31_t)0x7d61e8ff, (q31_t)0x7d60a538, (q31_t)0x7d5f6124, (q31_t)0x7d5e1cc2, (q31_t)0x7d5cd813, (q31_t)0x7d5b9316, (q31_t)0x7d5a4dcc, (q31_t)0x7d590835,
+  (q31_t)0x7d57c251, (q31_t)0x7d567c1f, (q31_t)0x7d5535a0, (q31_t)0x7d53eed3, (q31_t)0x7d52a7ba, (q31_t)0x7d516053, (q31_t)0x7d50189e, (q31_t)0x7d4ed09d,
+  (q31_t)0x7d4d884e, (q31_t)0x7d4c3fb1, (q31_t)0x7d4af6c8, (q31_t)0x7d49ad91, (q31_t)0x7d48640d, (q31_t)0x7d471a3c, (q31_t)0x7d45d01d, (q31_t)0x7d4485b1,
+  (q31_t)0x7d433af8, (q31_t)0x7d41eff1, (q31_t)0x7d40a49e, (q31_t)0x7d3f58fd, (q31_t)0x7d3e0d0e, (q31_t)0x7d3cc0d3, (q31_t)0x7d3b744a, (q31_t)0x7d3a2774,
+  (q31_t)0x7d38da51, (q31_t)0x7d378ce0, (q31_t)0x7d363f23, (q31_t)0x7d34f118, (q31_t)0x7d33a2bf, (q31_t)0x7d32541a, (q31_t)0x7d310527, (q31_t)0x7d2fb5e7,
+  (q31_t)0x7d2e665a, (q31_t)0x7d2d1680, (q31_t)0x7d2bc659, (q31_t)0x7d2a75e4, (q31_t)0x7d292522, (q31_t)0x7d27d413, (q31_t)0x7d2682b6, (q31_t)0x7d25310d,
+  (q31_t)0x7d23df16, (q31_t)0x7d228cd2, (q31_t)0x7d213a41, (q31_t)0x7d1fe762, (q31_t)0x7d1e9437, (q31_t)0x7d1d40be, (q31_t)0x7d1becf8, (q31_t)0x7d1a98e5,
+  (q31_t)0x7d194485, (q31_t)0x7d17efd8, (q31_t)0x7d169add, (q31_t)0x7d154595, (q31_t)0x7d13f001, (q31_t)0x7d129a1f, (q31_t)0x7d1143ef, (q31_t)0x7d0fed73,
+  (q31_t)0x7d0e96aa, (q31_t)0x7d0d3f93, (q31_t)0x7d0be82f, (q31_t)0x7d0a907e, (q31_t)0x7d093880, (q31_t)0x7d07e035, (q31_t)0x7d06879d, (q31_t)0x7d052eb8,
+  (q31_t)0x7d03d585, (q31_t)0x7d027c05, (q31_t)0x7d012239, (q31_t)0x7cffc81f, (q31_t)0x7cfe6db8, (q31_t)0x7cfd1304, (q31_t)0x7cfbb803, (q31_t)0x7cfa5cb4,
+  (q31_t)0x7cf90119, (q31_t)0x7cf7a531, (q31_t)0x7cf648fb, (q31_t)0x7cf4ec79, (q31_t)0x7cf38fa9, (q31_t)0x7cf2328c, (q31_t)0x7cf0d522, (q31_t)0x7cef776b,
+  (q31_t)0x7cee1967, (q31_t)0x7cecbb16, (q31_t)0x7ceb5c78, (q31_t)0x7ce9fd8d, (q31_t)0x7ce89e55, (q31_t)0x7ce73ed0, (q31_t)0x7ce5defd, (q31_t)0x7ce47ede,
+  (q31_t)0x7ce31e72, (q31_t)0x7ce1bdb8, (q31_t)0x7ce05cb2, (q31_t)0x7cdefb5e, (q31_t)0x7cdd99be, (q31_t)0x7cdc37d0, (q31_t)0x7cdad596, (q31_t)0x7cd9730e,
+  (q31_t)0x7cd8103a, (q31_t)0x7cd6ad18, (q31_t)0x7cd549aa, (q31_t)0x7cd3e5ee, (q31_t)0x7cd281e5, (q31_t)0x7cd11d90, (q31_t)0x7ccfb8ed, (q31_t)0x7cce53fe,
+  (q31_t)0x7ccceec1, (q31_t)0x7ccb8937, (q31_t)0x7cca2361, (q31_t)0x7cc8bd3d, (q31_t)0x7cc756cd, (q31_t)0x7cc5f010, (q31_t)0x7cc48905, (q31_t)0x7cc321ae,
+  (q31_t)0x7cc1ba09, (q31_t)0x7cc05218, (q31_t)0x7cbee9da, (q31_t)0x7cbd814f, (q31_t)0x7cbc1877, (q31_t)0x7cbaaf51, (q31_t)0x7cb945df, (q31_t)0x7cb7dc20,
+  (q31_t)0x7cb67215, (q31_t)0x7cb507bc, (q31_t)0x7cb39d16, (q31_t)0x7cb23223, (q31_t)0x7cb0c6e4, (q31_t)0x7caf5b57, (q31_t)0x7cadef7e, (q31_t)0x7cac8358,
+  (q31_t)0x7cab16e4, (q31_t)0x7ca9aa24, (q31_t)0x7ca83d17, (q31_t)0x7ca6cfbd, (q31_t)0x7ca56216, (q31_t)0x7ca3f423, (q31_t)0x7ca285e2, (q31_t)0x7ca11755,
+  (q31_t)0x7c9fa87a, (q31_t)0x7c9e3953, (q31_t)0x7c9cc9df, (q31_t)0x7c9b5a1e, (q31_t)0x7c99ea10, (q31_t)0x7c9879b6, (q31_t)0x7c97090e, (q31_t)0x7c95981a,
+  (q31_t)0x7c9426d8, (q31_t)0x7c92b54a, (q31_t)0x7c91436f, (q31_t)0x7c8fd148, (q31_t)0x7c8e5ed3, (q31_t)0x7c8cec12, (q31_t)0x7c8b7903, (q31_t)0x7c8a05a8,
+  (q31_t)0x7c889200, (q31_t)0x7c871e0c, (q31_t)0x7c85a9ca, (q31_t)0x7c84353c, (q31_t)0x7c82c060, (q31_t)0x7c814b39, (q31_t)0x7c7fd5c4, (q31_t)0x7c7e6002,
+  (q31_t)0x7c7ce9f4, (q31_t)0x7c7b7399, (q31_t)0x7c79fcf1, (q31_t)0x7c7885fc, (q31_t)0x7c770eba, (q31_t)0x7c75972c, (q31_t)0x7c741f51, (q31_t)0x7c72a729,
+  (q31_t)0x7c712eb5, (q31_t)0x7c6fb5f3, (q31_t)0x7c6e3ce5, (q31_t)0x7c6cc38a, (q31_t)0x7c6b49e3, (q31_t)0x7c69cfee, (q31_t)0x7c6855ad, (q31_t)0x7c66db1f,
+  (q31_t)0x7c656045, (q31_t)0x7c63e51e, (q31_t)0x7c6269aa, (q31_t)0x7c60ede9, (q31_t)0x7c5f71db, (q31_t)0x7c5df581, (q31_t)0x7c5c78da, (q31_t)0x7c5afbe6,
+  (q31_t)0x7c597ea6, (q31_t)0x7c580119, (q31_t)0x7c56833f, (q31_t)0x7c550519, (q31_t)0x7c5386a6, (q31_t)0x7c5207e6, (q31_t)0x7c5088d9, (q31_t)0x7c4f0980,
+  (q31_t)0x7c4d89da, (q31_t)0x7c4c09e8, (q31_t)0x7c4a89a8, (q31_t)0x7c49091c, (q31_t)0x7c478844, (q31_t)0x7c46071f, (q31_t)0x7c4485ad, (q31_t)0x7c4303ee,
+  (q31_t)0x7c4181e3, (q31_t)0x7c3fff8b, (q31_t)0x7c3e7ce7, (q31_t)0x7c3cf9f5, (q31_t)0x7c3b76b8, (q31_t)0x7c39f32d, (q31_t)0x7c386f56, (q31_t)0x7c36eb33,
+  (q31_t)0x7c3566c2, (q31_t)0x7c33e205, (q31_t)0x7c325cfc, (q31_t)0x7c30d7a6, (q31_t)0x7c2f5203, (q31_t)0x7c2dcc14, (q31_t)0x7c2c45d8, (q31_t)0x7c2abf4f,
+  (q31_t)0x7c29387a, (q31_t)0x7c27b158, (q31_t)0x7c2629ea, (q31_t)0x7c24a22f, (q31_t)0x7c231a28, (q31_t)0x7c2191d4, (q31_t)0x7c200933, (q31_t)0x7c1e8046,
+  (q31_t)0x7c1cf70c, (q31_t)0x7c1b6d86, (q31_t)0x7c19e3b3, (q31_t)0x7c185994, (q31_t)0x7c16cf28, (q31_t)0x7c15446f, (q31_t)0x7c13b96a, (q31_t)0x7c122e19,
+  (q31_t)0x7c10a27b, (q31_t)0x7c0f1690, (q31_t)0x7c0d8a59, (q31_t)0x7c0bfdd5, (q31_t)0x7c0a7105, (q31_t)0x7c08e3e8, (q31_t)0x7c07567f, (q31_t)0x7c05c8c9,
+  (q31_t)0x7c043ac7, (q31_t)0x7c02ac78, (q31_t)0x7c011ddd, (q31_t)0x7bff8ef5, (q31_t)0x7bfdffc1, (q31_t)0x7bfc7041, (q31_t)0x7bfae073, (q31_t)0x7bf9505a,
+  (q31_t)0x7bf7bff4, (q31_t)0x7bf62f41, (q31_t)0x7bf49e42, (q31_t)0x7bf30cf6, (q31_t)0x7bf17b5e, (q31_t)0x7befe97a, (q31_t)0x7bee5749, (q31_t)0x7becc4cc,
+  (q31_t)0x7beb3202, (q31_t)0x7be99eec, (q31_t)0x7be80b89, (q31_t)0x7be677da, (q31_t)0x7be4e3df, (q31_t)0x7be34f97, (q31_t)0x7be1bb02, (q31_t)0x7be02621,
+  (q31_t)0x7bde90f4, (q31_t)0x7bdcfb7b, (q31_t)0x7bdb65b5, (q31_t)0x7bd9cfa2, (q31_t)0x7bd83944, (q31_t)0x7bd6a298, (q31_t)0x7bd50ba1, (q31_t)0x7bd3745d,
+  (q31_t)0x7bd1dccc, (q31_t)0x7bd044f0, (q31_t)0x7bceacc7, (q31_t)0x7bcd1451, (q31_t)0x7bcb7b8f, (q31_t)0x7bc9e281, (q31_t)0x7bc84927, (q31_t)0x7bc6af80,
+  (q31_t)0x7bc5158c, (q31_t)0x7bc37b4d, (q31_t)0x7bc1e0c1, (q31_t)0x7bc045e9, (q31_t)0x7bbeaac4, (q31_t)0x7bbd0f53, (q31_t)0x7bbb7396, (q31_t)0x7bb9d78c,
+  (q31_t)0x7bb83b36, (q31_t)0x7bb69e94, (q31_t)0x7bb501a5, (q31_t)0x7bb3646a, (q31_t)0x7bb1c6e3, (q31_t)0x7bb02910, (q31_t)0x7bae8af0, (q31_t)0x7bacec84,
+  (q31_t)0x7bab4dcc, (q31_t)0x7ba9aec7, (q31_t)0x7ba80f76, (q31_t)0x7ba66fd9, (q31_t)0x7ba4cfef, (q31_t)0x7ba32fba, (q31_t)0x7ba18f38, (q31_t)0x7b9fee69,
+  (q31_t)0x7b9e4d4f, (q31_t)0x7b9cabe8, (q31_t)0x7b9b0a35, (q31_t)0x7b996836, (q31_t)0x7b97c5ea, (q31_t)0x7b962352, (q31_t)0x7b94806e, (q31_t)0x7b92dd3e,
+  (q31_t)0x7b9139c2, (q31_t)0x7b8f95f9, (q31_t)0x7b8df1e4, (q31_t)0x7b8c4d83, (q31_t)0x7b8aa8d6, (q31_t)0x7b8903dc, (q31_t)0x7b875e96, (q31_t)0x7b85b904,
+  (q31_t)0x7b841326, (q31_t)0x7b826cfc, (q31_t)0x7b80c686, (q31_t)0x7b7f1fc3, (q31_t)0x7b7d78b4, (q31_t)0x7b7bd159, (q31_t)0x7b7a29b2, (q31_t)0x7b7881be,
+  (q31_t)0x7b76d97f, (q31_t)0x7b7530f3, (q31_t)0x7b73881b, (q31_t)0x7b71def7, (q31_t)0x7b703587, (q31_t)0x7b6e8bcb, (q31_t)0x7b6ce1c2, (q31_t)0x7b6b376e,
+  (q31_t)0x7b698ccd, (q31_t)0x7b67e1e0, (q31_t)0x7b6636a7, (q31_t)0x7b648b22, (q31_t)0x7b62df51, (q31_t)0x7b613334, (q31_t)0x7b5f86ca, (q31_t)0x7b5dda15,
+  (q31_t)0x7b5c2d13, (q31_t)0x7b5a7fc6, (q31_t)0x7b58d22c, (q31_t)0x7b572446, (q31_t)0x7b557614, (q31_t)0x7b53c796, (q31_t)0x7b5218cc, (q31_t)0x7b5069b6,
+  (q31_t)0x7b4eba53, (q31_t)0x7b4d0aa5, (q31_t)0x7b4b5aab, (q31_t)0x7b49aa64, (q31_t)0x7b47f9d2, (q31_t)0x7b4648f3, (q31_t)0x7b4497c9, (q31_t)0x7b42e652,
+  (q31_t)0x7b413490, (q31_t)0x7b3f8281, (q31_t)0x7b3dd026, (q31_t)0x7b3c1d80, (q31_t)0x7b3a6a8d, (q31_t)0x7b38b74e, (q31_t)0x7b3703c3, (q31_t)0x7b354fed,
+  (q31_t)0x7b339bca, (q31_t)0x7b31e75b, (q31_t)0x7b3032a0, (q31_t)0x7b2e7d9a, (q31_t)0x7b2cc847, (q31_t)0x7b2b12a8, (q31_t)0x7b295cbe, (q31_t)0x7b27a687,
+  (q31_t)0x7b25f004, (q31_t)0x7b243936, (q31_t)0x7b22821b, (q31_t)0x7b20cab5, (q31_t)0x7b1f1302, (q31_t)0x7b1d5b04, (q31_t)0x7b1ba2b9, (q31_t)0x7b19ea23,
+  (q31_t)0x7b183141, (q31_t)0x7b167813, (q31_t)0x7b14be99, (q31_t)0x7b1304d3, (q31_t)0x7b114ac1, (q31_t)0x7b0f9063, (q31_t)0x7b0dd5b9, (q31_t)0x7b0c1ac4,
+  (q31_t)0x7b0a5f82, (q31_t)0x7b08a3f5, (q31_t)0x7b06e81b, (q31_t)0x7b052bf6, (q31_t)0x7b036f85, (q31_t)0x7b01b2c8, (q31_t)0x7afff5bf, (q31_t)0x7afe386a,
+  (q31_t)0x7afc7aca, (q31_t)0x7afabcdd, (q31_t)0x7af8fea5, (q31_t)0x7af74021, (q31_t)0x7af58151, (q31_t)0x7af3c235, (q31_t)0x7af202cd, (q31_t)0x7af0431a,
+  (q31_t)0x7aee831a, (q31_t)0x7aecc2cf, (q31_t)0x7aeb0238, (q31_t)0x7ae94155, (q31_t)0x7ae78026, (q31_t)0x7ae5beac, (q31_t)0x7ae3fce6, (q31_t)0x7ae23ad4,
+  (q31_t)0x7ae07876, (q31_t)0x7adeb5cc, (q31_t)0x7adcf2d6, (q31_t)0x7adb2f95, (q31_t)0x7ad96c08, (q31_t)0x7ad7a82f, (q31_t)0x7ad5e40a, (q31_t)0x7ad41f9a,
+  (q31_t)0x7ad25ade, (q31_t)0x7ad095d6, (q31_t)0x7aced082, (q31_t)0x7acd0ae3, (q31_t)0x7acb44f8, (q31_t)0x7ac97ec1, (q31_t)0x7ac7b83e, (q31_t)0x7ac5f170,
+  (q31_t)0x7ac42a55, (q31_t)0x7ac262ef, (q31_t)0x7ac09b3e, (q31_t)0x7abed341, (q31_t)0x7abd0af7, (q31_t)0x7abb4263, (q31_t)0x7ab97982, (q31_t)0x7ab7b056,
+  (q31_t)0x7ab5e6de, (q31_t)0x7ab41d1b, (q31_t)0x7ab2530b, (q31_t)0x7ab088b0, (q31_t)0x7aaebe0a, (q31_t)0x7aacf318, (q31_t)0x7aab27da, (q31_t)0x7aa95c50,
+  (q31_t)0x7aa7907b, (q31_t)0x7aa5c45a, (q31_t)0x7aa3f7ed, (q31_t)0x7aa22b35, (q31_t)0x7aa05e31, (q31_t)0x7a9e90e1, (q31_t)0x7a9cc346, (q31_t)0x7a9af55f,
+  (q31_t)0x7a99272d, (q31_t)0x7a9758af, (q31_t)0x7a9589e5, (q31_t)0x7a93bad0, (q31_t)0x7a91eb6f, (q31_t)0x7a901bc2, (q31_t)0x7a8e4bca, (q31_t)0x7a8c7b87,
+  (q31_t)0x7a8aaaf7, (q31_t)0x7a88da1c, (q31_t)0x7a8708f6, (q31_t)0x7a853784, (q31_t)0x7a8365c6, (q31_t)0x7a8193bd, (q31_t)0x7a7fc168, (q31_t)0x7a7deec8,
+  (q31_t)0x7a7c1bdc, (q31_t)0x7a7a48a4, (q31_t)0x7a787521, (q31_t)0x7a76a153, (q31_t)0x7a74cd38, (q31_t)0x7a72f8d3, (q31_t)0x7a712422, (q31_t)0x7a6f4f25,
+  (q31_t)0x7a6d79dd, (q31_t)0x7a6ba449, (q31_t)0x7a69ce6a, (q31_t)0x7a67f83f, (q31_t)0x7a6621c9, (q31_t)0x7a644b07, (q31_t)0x7a6273fa, (q31_t)0x7a609ca1,
+  (q31_t)0x7a5ec4fc, (q31_t)0x7a5ced0d, (q31_t)0x7a5b14d1, (q31_t)0x7a593c4b, (q31_t)0x7a576379, (q31_t)0x7a558a5b, (q31_t)0x7a53b0f2, (q31_t)0x7a51d73d,
+  (q31_t)0x7a4ffd3d, (q31_t)0x7a4e22f2, (q31_t)0x7a4c485b, (q31_t)0x7a4a6d78, (q31_t)0x7a48924b, (q31_t)0x7a46b6d1, (q31_t)0x7a44db0d, (q31_t)0x7a42fefd,
+  (q31_t)0x7a4122a1, (q31_t)0x7a3f45fa, (q31_t)0x7a3d6908, (q31_t)0x7a3b8bca, (q31_t)0x7a39ae41, (q31_t)0x7a37d06d, (q31_t)0x7a35f24d, (q31_t)0x7a3413e2,
+  (q31_t)0x7a32352b, (q31_t)0x7a305629, (q31_t)0x7a2e76dc, (q31_t)0x7a2c9743, (q31_t)0x7a2ab75f, (q31_t)0x7a28d72f, (q31_t)0x7a26f6b4, (q31_t)0x7a2515ee,
+  (q31_t)0x7a2334dd, (q31_t)0x7a215380, (q31_t)0x7a1f71d7, (q31_t)0x7a1d8fe4, (q31_t)0x7a1bada5, (q31_t)0x7a19cb1b, (q31_t)0x7a17e845, (q31_t)0x7a160524,
+  (q31_t)0x7a1421b8, (q31_t)0x7a123e01, (q31_t)0x7a1059fe, (q31_t)0x7a0e75b0, (q31_t)0x7a0c9117, (q31_t)0x7a0aac32, (q31_t)0x7a08c702, (q31_t)0x7a06e187,
+  (q31_t)0x7a04fbc1, (q31_t)0x7a0315af, (q31_t)0x7a012f52, (q31_t)0x79ff48aa, (q31_t)0x79fd61b6, (q31_t)0x79fb7a77, (q31_t)0x79f992ed, (q31_t)0x79f7ab18,
+  (q31_t)0x79f5c2f8, (q31_t)0x79f3da8c, (q31_t)0x79f1f1d5, (q31_t)0x79f008d3, (q31_t)0x79ee1f86, (q31_t)0x79ec35ed, (q31_t)0x79ea4c09, (q31_t)0x79e861da,
+  (q31_t)0x79e67760, (q31_t)0x79e48c9b, (q31_t)0x79e2a18a, (q31_t)0x79e0b62e, (q31_t)0x79deca87, (q31_t)0x79dcde95, (q31_t)0x79daf258, (q31_t)0x79d905d0,
+  (q31_t)0x79d718fc, (q31_t)0x79d52bdd, (q31_t)0x79d33e73, (q31_t)0x79d150be, (q31_t)0x79cf62be, (q31_t)0x79cd7473, (q31_t)0x79cb85dc, (q31_t)0x79c996fb,
+  (q31_t)0x79c7a7ce, (q31_t)0x79c5b856, (q31_t)0x79c3c893, (q31_t)0x79c1d885, (q31_t)0x79bfe82c, (q31_t)0x79bdf788, (q31_t)0x79bc0698, (q31_t)0x79ba155e,
+  (q31_t)0x79b823d8, (q31_t)0x79b63207, (q31_t)0x79b43fec, (q31_t)0x79b24d85, (q31_t)0x79b05ad3, (q31_t)0x79ae67d6, (q31_t)0x79ac748e, (q31_t)0x79aa80fb,
+  (q31_t)0x79a88d1d, (q31_t)0x79a698f4, (q31_t)0x79a4a480, (q31_t)0x79a2afc1, (q31_t)0x79a0bab6, (q31_t)0x799ec561, (q31_t)0x799ccfc1, (q31_t)0x799ad9d5,
+  (q31_t)0x7998e39f, (q31_t)0x7996ed1e, (q31_t)0x7994f651, (q31_t)0x7992ff3a, (q31_t)0x799107d8, (q31_t)0x798f102a, (q31_t)0x798d1832, (q31_t)0x798b1fef,
+  (q31_t)0x79892761, (q31_t)0x79872e87, (q31_t)0x79853563, (q31_t)0x79833bf4, (q31_t)0x7981423a, (q31_t)0x797f4835, (q31_t)0x797d4de5, (q31_t)0x797b534a,
+  (q31_t)0x79795864, (q31_t)0x79775d33, (q31_t)0x797561b8, (q31_t)0x797365f1, (q31_t)0x797169df, (q31_t)0x796f6d83, (q31_t)0x796d70dc, (q31_t)0x796b73e9,
+  (q31_t)0x796976ac, (q31_t)0x79677924, (q31_t)0x79657b51, (q31_t)0x79637d33, (q31_t)0x79617eca, (q31_t)0x795f8017, (q31_t)0x795d8118, (q31_t)0x795b81cf,
+  (q31_t)0x7959823b, (q31_t)0x7957825c, (q31_t)0x79558232, (q31_t)0x795381bd, (q31_t)0x795180fe, (q31_t)0x794f7ff3, (q31_t)0x794d7e9e, (q31_t)0x794b7cfe,
+  (q31_t)0x79497b13, (q31_t)0x794778dd, (q31_t)0x7945765d, (q31_t)0x79437391, (q31_t)0x7941707b, (q31_t)0x793f6d1a, (q31_t)0x793d696f, (q31_t)0x793b6578,
+  (q31_t)0x79396137, (q31_t)0x79375cab, (q31_t)0x793557d4, (q31_t)0x793352b2, (q31_t)0x79314d46, (q31_t)0x792f478f, (q31_t)0x792d418d, (q31_t)0x792b3b40,
+  (q31_t)0x792934a9, (q31_t)0x79272dc7, (q31_t)0x7925269a, (q31_t)0x79231f22, (q31_t)0x79211760, (q31_t)0x791f0f53, (q31_t)0x791d06fb, (q31_t)0x791afe59,
+  (q31_t)0x7918f56c, (q31_t)0x7916ec34, (q31_t)0x7914e2b2, (q31_t)0x7912d8e4, (q31_t)0x7910cecc, (q31_t)0x790ec46a, (q31_t)0x790cb9bd, (q31_t)0x790aaec5,
+  (q31_t)0x7908a382, (q31_t)0x790697f5, (q31_t)0x79048c1d, (q31_t)0x79027ffa, (q31_t)0x7900738d, (q31_t)0x78fe66d5, (q31_t)0x78fc59d3, (q31_t)0x78fa4c86,
+  (q31_t)0x78f83eee, (q31_t)0x78f6310c, (q31_t)0x78f422df, (q31_t)0x78f21467, (q31_t)0x78f005a5, (q31_t)0x78edf698, (q31_t)0x78ebe741, (q31_t)0x78e9d79f,
+  (q31_t)0x78e7c7b2, (q31_t)0x78e5b77b, (q31_t)0x78e3a6f9, (q31_t)0x78e1962d, (q31_t)0x78df8516, (q31_t)0x78dd73b5, (q31_t)0x78db6209, (q31_t)0x78d95012,
+  (q31_t)0x78d73dd1, (q31_t)0x78d52b46, (q31_t)0x78d31870, (q31_t)0x78d1054f, (q31_t)0x78cef1e4, (q31_t)0x78ccde2e, (q31_t)0x78caca2e, (q31_t)0x78c8b5e3,
+  (q31_t)0x78c6a14e, (q31_t)0x78c48c6e, (q31_t)0x78c27744, (q31_t)0x78c061cf, (q31_t)0x78be4c10, (q31_t)0x78bc3606, (q31_t)0x78ba1fb2, (q31_t)0x78b80913,
+  (q31_t)0x78b5f22a, (q31_t)0x78b3daf7, (q31_t)0x78b1c379, (q31_t)0x78afabb0, (q31_t)0x78ad939d, (q31_t)0x78ab7b40, (q31_t)0x78a96298, (q31_t)0x78a749a6,
+  (q31_t)0x78a53069, (q31_t)0x78a316e2, (q31_t)0x78a0fd11, (q31_t)0x789ee2f5, (q31_t)0x789cc88f, (q31_t)0x789aadde, (q31_t)0x789892e3, (q31_t)0x7896779d,
+  (q31_t)0x78945c0d, (q31_t)0x78924033, (q31_t)0x7890240e, (q31_t)0x788e07a0, (q31_t)0x788beae6, (q31_t)0x7889cde2, (q31_t)0x7887b094, (q31_t)0x788592fc,
+  (q31_t)0x78837519, (q31_t)0x788156ec, (q31_t)0x787f3875, (q31_t)0x787d19b3, (q31_t)0x787afaa7, (q31_t)0x7878db50, (q31_t)0x7876bbb0, (q31_t)0x78749bc5,
+  (q31_t)0x78727b8f, (q31_t)0x78705b10, (q31_t)0x786e3a46, (q31_t)0x786c1932, (q31_t)0x7869f7d3, (q31_t)0x7867d62a, (q31_t)0x7865b437, (q31_t)0x786391fa,
+  (q31_t)0x78616f72, (q31_t)0x785f4ca1, (q31_t)0x785d2984, (q31_t)0x785b061e, (q31_t)0x7858e26e, (q31_t)0x7856be73, (q31_t)0x78549a2e, (q31_t)0x7852759e,
+  (q31_t)0x785050c5, (q31_t)0x784e2ba1, (q31_t)0x784c0633, (q31_t)0x7849e07b, (q31_t)0x7847ba79, (q31_t)0x7845942c, (q31_t)0x78436d96, (q31_t)0x784146b5,
+  (q31_t)0x783f1f8a, (q31_t)0x783cf815, (q31_t)0x783ad055, (q31_t)0x7838a84c, (q31_t)0x78367ff8, (q31_t)0x7834575a, (q31_t)0x78322e72, (q31_t)0x78300540,
+  (q31_t)0x782ddbc4, (q31_t)0x782bb1fd, (q31_t)0x782987ed, (q31_t)0x78275d92, (q31_t)0x782532ed, (q31_t)0x782307fe, (q31_t)0x7820dcc5, (q31_t)0x781eb142,
+  (q31_t)0x781c8575, (q31_t)0x781a595d, (q31_t)0x78182cfc, (q31_t)0x78160051, (q31_t)0x7813d35b, (q31_t)0x7811a61b, (q31_t)0x780f7892, (q31_t)0x780d4abe,
+  (q31_t)0x780b1ca0, (q31_t)0x7808ee38, (q31_t)0x7806bf86, (q31_t)0x7804908a, (q31_t)0x78026145, (q31_t)0x780031b5, (q31_t)0x77fe01db, (q31_t)0x77fbd1b6,
+  (q31_t)0x77f9a148, (q31_t)0x77f77090, (q31_t)0x77f53f8e, (q31_t)0x77f30e42, (q31_t)0x77f0dcac, (q31_t)0x77eeaacc, (q31_t)0x77ec78a2, (q31_t)0x77ea462e,
+  (q31_t)0x77e81370, (q31_t)0x77e5e068, (q31_t)0x77e3ad17, (q31_t)0x77e1797b, (q31_t)0x77df4595, (q31_t)0x77dd1165, (q31_t)0x77dadcec, (q31_t)0x77d8a828,
+  (q31_t)0x77d6731a, (q31_t)0x77d43dc3, (q31_t)0x77d20822, (q31_t)0x77cfd236, (q31_t)0x77cd9c01, (q31_t)0x77cb6582, (q31_t)0x77c92eb9, (q31_t)0x77c6f7a6,
+  (q31_t)0x77c4c04a, (q31_t)0x77c288a3, (q31_t)0x77c050b2, (q31_t)0x77be1878, (q31_t)0x77bbdff4, (q31_t)0x77b9a726, (q31_t)0x77b76e0e, (q31_t)0x77b534ac,
+  (q31_t)0x77b2fb00, (q31_t)0x77b0c10b, (q31_t)0x77ae86cc, (q31_t)0x77ac4c43, (q31_t)0x77aa1170, (q31_t)0x77a7d653, (q31_t)0x77a59aec, (q31_t)0x77a35f3c,
+  (q31_t)0x77a12342, (q31_t)0x779ee6fe, (q31_t)0x779caa70, (q31_t)0x779a6d99, (q31_t)0x77983077, (q31_t)0x7795f30c, (q31_t)0x7793b557, (q31_t)0x77917759,
+  (q31_t)0x778f3910, (q31_t)0x778cfa7e, (q31_t)0x778abba2, (q31_t)0x77887c7d, (q31_t)0x77863d0d, (q31_t)0x7783fd54, (q31_t)0x7781bd52, (q31_t)0x777f7d05,
+  (q31_t)0x777d3c6f, (q31_t)0x777afb8f, (q31_t)0x7778ba65, (q31_t)0x777678f2, (q31_t)0x77743735, (q31_t)0x7771f52e, (q31_t)0x776fb2de, (q31_t)0x776d7044,
+  (q31_t)0x776b2d60, (q31_t)0x7768ea33, (q31_t)0x7766a6bc, (q31_t)0x776462fb, (q31_t)0x77621ef1, (q31_t)0x775fda9d, (q31_t)0x775d95ff, (q31_t)0x775b5118,
+  (q31_t)0x77590be7, (q31_t)0x7756c66c, (q31_t)0x775480a8, (q31_t)0x77523a9b, (q31_t)0x774ff443, (q31_t)0x774dada2, (q31_t)0x774b66b8, (q31_t)0x77491f84,
+  (q31_t)0x7746d806, (q31_t)0x7744903f, (q31_t)0x7742482e, (q31_t)0x773fffd4, (q31_t)0x773db730, (q31_t)0x773b6e42, (q31_t)0x7739250b, (q31_t)0x7736db8b,
+  (q31_t)0x773491c0, (q31_t)0x773247ad, (q31_t)0x772ffd50, (q31_t)0x772db2a9, (q31_t)0x772b67b9, (q31_t)0x77291c7f, (q31_t)0x7726d0fc, (q31_t)0x7724852f,
+  (q31_t)0x77223919, (q31_t)0x771fecb9, (q31_t)0x771da010, (q31_t)0x771b531d, (q31_t)0x771905e1, (q31_t)0x7716b85b, (q31_t)0x77146a8c, (q31_t)0x77121c74,
+  (q31_t)0x770fce12, (q31_t)0x770d7f66, (q31_t)0x770b3072, (q31_t)0x7708e133, (q31_t)0x770691ab, (q31_t)0x770441da, (q31_t)0x7701f1c0, (q31_t)0x76ffa15c,
+  (q31_t)0x76fd50ae, (q31_t)0x76faffb8, (q31_t)0x76f8ae78, (q31_t)0x76f65cee, (q31_t)0x76f40b1b, (q31_t)0x76f1b8ff, (q31_t)0x76ef6699, (q31_t)0x76ed13ea,
+  (q31_t)0x76eac0f2, (q31_t)0x76e86db0, (q31_t)0x76e61a25, (q31_t)0x76e3c650, (q31_t)0x76e17233, (q31_t)0x76df1dcb, (q31_t)0x76dcc91b, (q31_t)0x76da7421,
+  (q31_t)0x76d81ede, (q31_t)0x76d5c952, (q31_t)0x76d3737c, (q31_t)0x76d11d5d, (q31_t)0x76cec6f5, (q31_t)0x76cc7043, (q31_t)0x76ca1948, (q31_t)0x76c7c204,
+  (q31_t)0x76c56a77, (q31_t)0x76c312a0, (q31_t)0x76c0ba80, (q31_t)0x76be6217, (q31_t)0x76bc0965, (q31_t)0x76b9b069, (q31_t)0x76b75724, (q31_t)0x76b4fd96,
+  (q31_t)0x76b2a3bf, (q31_t)0x76b0499e, (q31_t)0x76adef34, (q31_t)0x76ab9481, (q31_t)0x76a93985, (q31_t)0x76a6de40, (q31_t)0x76a482b1, (q31_t)0x76a226da,
+  (q31_t)0x769fcab9, (q31_t)0x769d6e4f, (q31_t)0x769b119b, (q31_t)0x7698b49f, (q31_t)0x76965759, (q31_t)0x7693f9ca, (q31_t)0x76919bf3, (q31_t)0x768f3dd2,
+  (q31_t)0x768cdf67, (q31_t)0x768a80b4, (q31_t)0x768821b8, (q31_t)0x7685c272, (q31_t)0x768362e4, (q31_t)0x7681030c, (q31_t)0x767ea2eb, (q31_t)0x767c4281,
+  (q31_t)0x7679e1ce, (q31_t)0x767780d2, (q31_t)0x76751f8d, (q31_t)0x7672bdfe, (q31_t)0x76705c27, (q31_t)0x766dfa07, (q31_t)0x766b979d, (q31_t)0x766934eb,
+  (q31_t)0x7666d1ef, (q31_t)0x76646eab, (q31_t)0x76620b1d, (q31_t)0x765fa747, (q31_t)0x765d4327, (q31_t)0x765adebe, (q31_t)0x76587a0d, (q31_t)0x76561512,
+  (q31_t)0x7653afce, (q31_t)0x76514a42, (q31_t)0x764ee46c, (q31_t)0x764c7e4d, (q31_t)0x764a17e6, (q31_t)0x7647b135, (q31_t)0x76454a3c, (q31_t)0x7642e2f9,
+  (q31_t)0x76407b6e, (q31_t)0x763e139a, (q31_t)0x763bab7c, (q31_t)0x76394316, (q31_t)0x7636da67, (q31_t)0x7634716f, (q31_t)0x7632082e, (q31_t)0x762f9ea4,
+  (q31_t)0x762d34d1, (q31_t)0x762acab6, (q31_t)0x76286051, (q31_t)0x7625f5a3, (q31_t)0x76238aad, (q31_t)0x76211f6e, (q31_t)0x761eb3e6, (q31_t)0x761c4815,
+  (q31_t)0x7619dbfb, (q31_t)0x76176f98, (q31_t)0x761502ed, (q31_t)0x761295f9, (q31_t)0x761028bb, (q31_t)0x760dbb35, (q31_t)0x760b4d67, (q31_t)0x7608df4f,
+  (q31_t)0x760670ee, (q31_t)0x76040245, (q31_t)0x76019353, (q31_t)0x75ff2418, (q31_t)0x75fcb495, (q31_t)0x75fa44c8, (q31_t)0x75f7d4b3, (q31_t)0x75f56455,
+  (q31_t)0x75f2f3ae, (q31_t)0x75f082bf, (q31_t)0x75ee1187, (q31_t)0x75eba006, (q31_t)0x75e92e3c, (q31_t)0x75e6bc2a, (q31_t)0x75e449ce, (q31_t)0x75e1d72b,
+  (q31_t)0x75df643e, (q31_t)0x75dcf109, (q31_t)0x75da7d8b, (q31_t)0x75d809c4, (q31_t)0x75d595b4, (q31_t)0x75d3215c, (q31_t)0x75d0acbc, (q31_t)0x75ce37d2,
+  (q31_t)0x75cbc2a0, (q31_t)0x75c94d25, (q31_t)0x75c6d762, (q31_t)0x75c46156, (q31_t)0x75c1eb01, (q31_t)0x75bf7464, (q31_t)0x75bcfd7e, (q31_t)0x75ba864f,
+  (q31_t)0x75b80ed8, (q31_t)0x75b59718, (q31_t)0x75b31f0f, (q31_t)0x75b0a6be, (q31_t)0x75ae2e25, (q31_t)0x75abb542, (q31_t)0x75a93c18, (q31_t)0x75a6c2a4,
+  (q31_t)0x75a448e8, (q31_t)0x75a1cee4, (q31_t)0x759f5496, (q31_t)0x759cda01, (q31_t)0x759a5f22, (q31_t)0x7597e3fc, (q31_t)0x7595688c, (q31_t)0x7592ecd4,
+  (q31_t)0x759070d4, (q31_t)0x758df48b, (q31_t)0x758b77fa, (q31_t)0x7588fb20, (q31_t)0x75867dfd, (q31_t)0x75840093, (q31_t)0x758182df, (q31_t)0x757f04e3,
+  (q31_t)0x757c869f, (q31_t)0x757a0812, (q31_t)0x7577893d, (q31_t)0x75750a1f, (q31_t)0x75728ab9, (q31_t)0x75700b0a, (q31_t)0x756d8b13, (q31_t)0x756b0ad3,
+  (q31_t)0x75688a4b, (q31_t)0x7566097b, (q31_t)0x75638862, (q31_t)0x75610701, (q31_t)0x755e8557, (q31_t)0x755c0365, (q31_t)0x7559812b, (q31_t)0x7556fea8,
+  (q31_t)0x75547bdd, (q31_t)0x7551f8c9, (q31_t)0x754f756e, (q31_t)0x754cf1c9, (q31_t)0x754a6ddd, (q31_t)0x7547e9a8, (q31_t)0x7545652a, (q31_t)0x7542e065,
+  (q31_t)0x75405b57, (q31_t)0x753dd600, (q31_t)0x753b5061, (q31_t)0x7538ca7b, (q31_t)0x7536444b, (q31_t)0x7533bdd4, (q31_t)0x75313714, (q31_t)0x752eb00c,
+  (q31_t)0x752c28bb, (q31_t)0x7529a122, (q31_t)0x75271941, (q31_t)0x75249118, (q31_t)0x752208a7, (q31_t)0x751f7fed, (q31_t)0x751cf6eb, (q31_t)0x751a6da0,
+  (q31_t)0x7517e40e, (q31_t)0x75155a33, (q31_t)0x7512d010, (q31_t)0x751045a5, (q31_t)0x750dbaf2, (q31_t)0x750b2ff6, (q31_t)0x7508a4b2, (q31_t)0x75061926,
+  (q31_t)0x75038d52, (q31_t)0x75010136, (q31_t)0x74fe74d1, (q31_t)0x74fbe825, (q31_t)0x74f95b30, (q31_t)0x74f6cdf3, (q31_t)0x74f4406d, (q31_t)0x74f1b2a0,
+  (q31_t)0x74ef248b, (q31_t)0x74ec962d, (q31_t)0x74ea0787, (q31_t)0x74e7789a, (q31_t)0x74e4e964, (q31_t)0x74e259e6, (q31_t)0x74dfca20, (q31_t)0x74dd3a11,
+  (q31_t)0x74daa9bb, (q31_t)0x74d8191d, (q31_t)0x74d58836, (q31_t)0x74d2f708, (q31_t)0x74d06591, (q31_t)0x74cdd3d2, (q31_t)0x74cb41cc, (q31_t)0x74c8af7d,
+  (q31_t)0x74c61ce6, (q31_t)0x74c38a07, (q31_t)0x74c0f6e0, (q31_t)0x74be6372, (q31_t)0x74bbcfbb, (q31_t)0x74b93bbc, (q31_t)0x74b6a775, (q31_t)0x74b412e6,
+  (q31_t)0x74b17e0f, (q31_t)0x74aee8f0, (q31_t)0x74ac5389, (q31_t)0x74a9bddb, (q31_t)0x74a727e4, (q31_t)0x74a491a5, (q31_t)0x74a1fb1e, (q31_t)0x749f6450,
+  (q31_t)0x749ccd39, (q31_t)0x749a35db, (q31_t)0x74979e34, (q31_t)0x74950646, (q31_t)0x74926e10, (q31_t)0x748fd592, (q31_t)0x748d3ccb, (q31_t)0x748aa3be,
+  (q31_t)0x74880a68, (q31_t)0x748570ca, (q31_t)0x7482d6e4, (q31_t)0x74803cb7, (q31_t)0x747da242, (q31_t)0x747b0784, (q31_t)0x74786c7f, (q31_t)0x7475d132,
+  (q31_t)0x7473359e, (q31_t)0x747099c1, (q31_t)0x746dfd9d, (q31_t)0x746b6131, (q31_t)0x7468c47c, (q31_t)0x74662781, (q31_t)0x74638a3d, (q31_t)0x7460ecb2,
+  (q31_t)0x745e4ede, (q31_t)0x745bb0c3, (q31_t)0x74591261, (q31_t)0x745673b6, (q31_t)0x7453d4c4, (q31_t)0x7451358a, (q31_t)0x744e9608, (q31_t)0x744bf63e,
+  (q31_t)0x7449562d, (q31_t)0x7446b5d4, (q31_t)0x74441533, (q31_t)0x7441744b, (q31_t)0x743ed31b, (q31_t)0x743c31a3, (q31_t)0x74398fe3, (q31_t)0x7436eddc,
+  (q31_t)0x74344b8d, (q31_t)0x7431a8f6, (q31_t)0x742f0618, (q31_t)0x742c62f2, (q31_t)0x7429bf84, (q31_t)0x74271bcf, (q31_t)0x742477d2, (q31_t)0x7421d38e,
+  (q31_t)0x741f2f01, (q31_t)0x741c8a2d, (q31_t)0x7419e512, (q31_t)0x74173faf, (q31_t)0x74149a04, (q31_t)0x7411f412, (q31_t)0x740f4dd8, (q31_t)0x740ca756,
+  (q31_t)0x740a008d, (q31_t)0x7407597d, (q31_t)0x7404b224, (q31_t)0x74020a85, (q31_t)0x73ff629d, (q31_t)0x73fcba6e, (q31_t)0x73fa11f8, (q31_t)0x73f7693a,
+  (q31_t)0x73f4c034, (q31_t)0x73f216e7, (q31_t)0x73ef6d53, (q31_t)0x73ecc377, (q31_t)0x73ea1953, (q31_t)0x73e76ee8, (q31_t)0x73e4c435, (q31_t)0x73e2193b,
+  (q31_t)0x73df6df9, (q31_t)0x73dcc270, (q31_t)0x73da16a0, (q31_t)0x73d76a88, (q31_t)0x73d4be28, (q31_t)0x73d21182, (q31_t)0x73cf6493, (q31_t)0x73ccb75d,
+  (q31_t)0x73ca09e0, (q31_t)0x73c75c1c, (q31_t)0x73c4ae10, (q31_t)0x73c1ffbc, (q31_t)0x73bf5121, (q31_t)0x73bca23f, (q31_t)0x73b9f315, (q31_t)0x73b743a4,
+  (q31_t)0x73b493ec, (q31_t)0x73b1e3ec, (q31_t)0x73af33a5, (q31_t)0x73ac8316, (q31_t)0x73a9d240, (q31_t)0x73a72123, (q31_t)0x73a46fbf, (q31_t)0x73a1be13,
+  (q31_t)0x739f0c20, (q31_t)0x739c59e5, (q31_t)0x7399a763, (q31_t)0x7396f49a, (q31_t)0x73944189, (q31_t)0x73918e32, (q31_t)0x738eda93, (q31_t)0x738c26ac,
+  (q31_t)0x7389727f, (q31_t)0x7386be0a, (q31_t)0x7384094e, (q31_t)0x7381544a, (q31_t)0x737e9f00, (q31_t)0x737be96e, (q31_t)0x73793395, (q31_t)0x73767d74,
+  (q31_t)0x7373c70d, (q31_t)0x7371105e, (q31_t)0x736e5968, (q31_t)0x736ba22b, (q31_t)0x7368eaa6, (q31_t)0x736632db, (q31_t)0x73637ac8, (q31_t)0x7360c26e,
+  (q31_t)0x735e09cd, (q31_t)0x735b50e4, (q31_t)0x735897b5, (q31_t)0x7355de3e, (q31_t)0x73532481, (q31_t)0x73506a7c, (q31_t)0x734db030, (q31_t)0x734af59d,
+  (q31_t)0x73483ac2, (q31_t)0x73457fa1, (q31_t)0x7342c438, (q31_t)0x73400889, (q31_t)0x733d4c92, (q31_t)0x733a9054, (q31_t)0x7337d3d0, (q31_t)0x73351704,
+  (q31_t)0x733259f1, (q31_t)0x732f9c97, (q31_t)0x732cdef6, (q31_t)0x732a210d, (q31_t)0x732762de, (q31_t)0x7324a468, (q31_t)0x7321e5ab, (q31_t)0x731f26a7,
+  (q31_t)0x731c675b, (q31_t)0x7319a7c9, (q31_t)0x7316e7f0, (q31_t)0x731427cf, (q31_t)0x73116768, (q31_t)0x730ea6ba, (q31_t)0x730be5c5, (q31_t)0x73092489,
+  (q31_t)0x73066306, (q31_t)0x7303a13b, (q31_t)0x7300df2a, (q31_t)0x72fe1cd2, (q31_t)0x72fb5a34, (q31_t)0x72f8974e, (q31_t)0x72f5d421, (q31_t)0x72f310ad,
+  (q31_t)0x72f04cf3, (q31_t)0x72ed88f1, (q31_t)0x72eac4a9, (q31_t)0x72e8001a, (q31_t)0x72e53b44, (q31_t)0x72e27627, (q31_t)0x72dfb0c3, (q31_t)0x72dceb18,
+  (q31_t)0x72da2526, (q31_t)0x72d75eee, (q31_t)0x72d4986f, (q31_t)0x72d1d1a9, (q31_t)0x72cf0a9c, (q31_t)0x72cc4348, (q31_t)0x72c97bad, (q31_t)0x72c6b3cc,
+  (q31_t)0x72c3eba4, (q31_t)0x72c12335, (q31_t)0x72be5a7f, (q31_t)0x72bb9183, (q31_t)0x72b8c83f, (q31_t)0x72b5feb5, (q31_t)0x72b334e4, (q31_t)0x72b06acd,
+  (q31_t)0x72ada06f, (q31_t)0x72aad5c9, (q31_t)0x72a80ade, (q31_t)0x72a53fab, (q31_t)0x72a27432, (q31_t)0x729fa872, (q31_t)0x729cdc6b, (q31_t)0x729a101e,
+  (q31_t)0x7297438a, (q31_t)0x729476af, (q31_t)0x7291a98e, (q31_t)0x728edc26, (q31_t)0x728c0e77, (q31_t)0x72894082, (q31_t)0x72867245, (q31_t)0x7283a3c3,
+  (q31_t)0x7280d4f9, (q31_t)0x727e05e9, (q31_t)0x727b3693, (q31_t)0x727866f6, (q31_t)0x72759712, (q31_t)0x7272c6e7, (q31_t)0x726ff676, (q31_t)0x726d25bf,
+  (q31_t)0x726a54c1, (q31_t)0x7267837c, (q31_t)0x7264b1f0, (q31_t)0x7261e01e, (q31_t)0x725f0e06, (q31_t)0x725c3ba7, (q31_t)0x72596901, (q31_t)0x72569615,
+  (q31_t)0x7253c2e3, (q31_t)0x7250ef6a, (q31_t)0x724e1baa, (q31_t)0x724b47a4, (q31_t)0x72487357, (q31_t)0x72459ec4, (q31_t)0x7242c9ea, (q31_t)0x723ff4ca,
+  (q31_t)0x723d1f63, (q31_t)0x723a49b6, (q31_t)0x723773c3, (q31_t)0x72349d89, (q31_t)0x7231c708, (q31_t)0x722ef041, (q31_t)0x722c1934, (q31_t)0x722941e0,
+  (q31_t)0x72266a46, (q31_t)0x72239266, (q31_t)0x7220ba3f, (q31_t)0x721de1d1, (q31_t)0x721b091d, (q31_t)0x72183023, (q31_t)0x721556e3, (q31_t)0x72127d5c,
+  (q31_t)0x720fa38e, (q31_t)0x720cc97b, (q31_t)0x7209ef21, (q31_t)0x72071480, (q31_t)0x7204399a, (q31_t)0x72015e6d, (q31_t)0x71fe82f9, (q31_t)0x71fba740,
+  (q31_t)0x71f8cb40, (q31_t)0x71f5eefa, (q31_t)0x71f3126d, (q31_t)0x71f0359a, (q31_t)0x71ed5881, (q31_t)0x71ea7b22, (q31_t)0x71e79d7c, (q31_t)0x71e4bf90,
+  (q31_t)0x71e1e15e, (q31_t)0x71df02e5, (q31_t)0x71dc2427, (q31_t)0x71d94522, (q31_t)0x71d665d6, (q31_t)0x71d38645, (q31_t)0x71d0a66d, (q31_t)0x71cdc650,
+  (q31_t)0x71cae5ec, (q31_t)0x71c80542, (q31_t)0x71c52451, (q31_t)0x71c2431b, (q31_t)0x71bf619e, (q31_t)0x71bc7fdb, (q31_t)0x71b99dd2, (q31_t)0x71b6bb83,
+  (q31_t)0x71b3d8ed, (q31_t)0x71b0f612, (q31_t)0x71ae12f0, (q31_t)0x71ab2f89, (q31_t)0x71a84bdb, (q31_t)0x71a567e7, (q31_t)0x71a283ad, (q31_t)0x719f9f2c,
+  (q31_t)0x719cba66, (q31_t)0x7199d55a, (q31_t)0x7196f008, (q31_t)0x71940a6f, (q31_t)0x71912490, (q31_t)0x718e3e6c, (q31_t)0x718b5801, (q31_t)0x71887151,
+  (q31_t)0x71858a5a, (q31_t)0x7182a31d, (q31_t)0x717fbb9a, (q31_t)0x717cd3d2, (q31_t)0x7179ebc3, (q31_t)0x7177036e, (q31_t)0x71741ad3, (q31_t)0x717131f3,
+  (q31_t)0x716e48cc, (q31_t)0x716b5f5f, (q31_t)0x716875ad, (q31_t)0x71658bb4, (q31_t)0x7162a175, (q31_t)0x715fb6f1, (q31_t)0x715ccc26, (q31_t)0x7159e116,
+  (q31_t)0x7156f5c0, (q31_t)0x71540a24, (q31_t)0x71511e42, (q31_t)0x714e321a, (q31_t)0x714b45ac, (q31_t)0x714858f8, (q31_t)0x71456bfe, (q31_t)0x71427ebf,
+  (q31_t)0x713f9139, (q31_t)0x713ca36e, (q31_t)0x7139b55d, (q31_t)0x7136c706, (q31_t)0x7133d869, (q31_t)0x7130e987, (q31_t)0x712dfa5e, (q31_t)0x712b0af0,
+  (q31_t)0x71281b3c, (q31_t)0x71252b42, (q31_t)0x71223b02, (q31_t)0x711f4a7d, (q31_t)0x711c59b2, (q31_t)0x711968a1, (q31_t)0x7116774a, (q31_t)0x711385ad,
+  (q31_t)0x711093cb, (q31_t)0x710da1a3, (q31_t)0x710aaf35, (q31_t)0x7107bc82, (q31_t)0x7104c989, (q31_t)0x7101d64a, (q31_t)0x70fee2c5, (q31_t)0x70fbeefb,
+  (q31_t)0x70f8faeb, (q31_t)0x70f60695, (q31_t)0x70f311fa, (q31_t)0x70f01d19, (q31_t)0x70ed27f2, (q31_t)0x70ea3286, (q31_t)0x70e73cd4, (q31_t)0x70e446dc,
+  (q31_t)0x70e1509f, (q31_t)0x70de5a1c, (q31_t)0x70db6353, (q31_t)0x70d86c45, (q31_t)0x70d574f1, (q31_t)0x70d27d58, (q31_t)0x70cf8579, (q31_t)0x70cc8d54,
+  (q31_t)0x70c994ea, (q31_t)0x70c69c3a, (q31_t)0x70c3a345, (q31_t)0x70c0aa0a, (q31_t)0x70bdb08a, (q31_t)0x70bab6c4, (q31_t)0x70b7bcb8, (q31_t)0x70b4c267,
+  (q31_t)0x70b1c7d1, (q31_t)0x70aeccf5, (q31_t)0x70abd1d3, (q31_t)0x70a8d66c, (q31_t)0x70a5dac0, (q31_t)0x70a2dece, (q31_t)0x709fe296, (q31_t)0x709ce619,
+  (q31_t)0x7099e957, (q31_t)0x7096ec4f, (q31_t)0x7093ef01, (q31_t)0x7090f16e, (q31_t)0x708df396, (q31_t)0x708af579, (q31_t)0x7087f715, (q31_t)0x7084f86d,
+  (q31_t)0x7081f97f, (q31_t)0x707efa4c, (q31_t)0x707bfad3, (q31_t)0x7078fb15, (q31_t)0x7075fb11, (q31_t)0x7072fac9, (q31_t)0x706ffa3a, (q31_t)0x706cf967,
+  (q31_t)0x7069f84e, (q31_t)0x7066f6f0, (q31_t)0x7063f54c, (q31_t)0x7060f363, (q31_t)0x705df135, (q31_t)0x705aeec1, (q31_t)0x7057ec08, (q31_t)0x7054e90a,
+  (q31_t)0x7051e5c7, (q31_t)0x704ee23e, (q31_t)0x704bde70, (q31_t)0x7048da5d, (q31_t)0x7045d604, (q31_t)0x7042d166, (q31_t)0x703fcc83, (q31_t)0x703cc75b,
+  (q31_t)0x7039c1ed, (q31_t)0x7036bc3b, (q31_t)0x7033b643, (q31_t)0x7030b005, (q31_t)0x702da983, (q31_t)0x702aa2bb, (q31_t)0x70279baf, (q31_t)0x7024945d,
+  (q31_t)0x70218cc6, (q31_t)0x701e84e9, (q31_t)0x701b7cc8, (q31_t)0x70187461, (q31_t)0x70156bb5, (q31_t)0x701262c4, (q31_t)0x700f598e, (q31_t)0x700c5013,
+  (q31_t)0x70094653, (q31_t)0x70063c4e, (q31_t)0x70033203, (q31_t)0x70002774, (q31_t)0x6ffd1c9f, (q31_t)0x6ffa1185, (q31_t)0x6ff70626, (q31_t)0x6ff3fa82,
+  (q31_t)0x6ff0ee99, (q31_t)0x6fede26b, (q31_t)0x6fead5f8, (q31_t)0x6fe7c940, (q31_t)0x6fe4bc43, (q31_t)0x6fe1af01, (q31_t)0x6fdea17a, (q31_t)0x6fdb93ae,
+  (q31_t)0x6fd8859d, (q31_t)0x6fd57746, (q31_t)0x6fd268ab, (q31_t)0x6fcf59cb, (q31_t)0x6fcc4aa6, (q31_t)0x6fc93b3c, (q31_t)0x6fc62b8d, (q31_t)0x6fc31b99,
+  (q31_t)0x6fc00b60, (q31_t)0x6fbcfae2, (q31_t)0x6fb9ea20, (q31_t)0x6fb6d918, (q31_t)0x6fb3c7cb, (q31_t)0x6fb0b63a, (q31_t)0x6fada464, (q31_t)0x6faa9248,
+  (q31_t)0x6fa77fe8, (q31_t)0x6fa46d43, (q31_t)0x6fa15a59, (q31_t)0x6f9e472b, (q31_t)0x6f9b33b7, (q31_t)0x6f981fff, (q31_t)0x6f950c01, (q31_t)0x6f91f7bf,
+  (q31_t)0x6f8ee338, (q31_t)0x6f8bce6c, (q31_t)0x6f88b95c, (q31_t)0x6f85a407, (q31_t)0x6f828e6c, (q31_t)0x6f7f788d, (q31_t)0x6f7c626a, (q31_t)0x6f794c01,
+  (q31_t)0x6f763554, (q31_t)0x6f731e62, (q31_t)0x6f70072b, (q31_t)0x6f6cefb0, (q31_t)0x6f69d7f0, (q31_t)0x6f66bfeb, (q31_t)0x6f63a7a1, (q31_t)0x6f608f13,
+  (q31_t)0x6f5d7640, (q31_t)0x6f5a5d28, (q31_t)0x6f5743cb, (q31_t)0x6f542a2a, (q31_t)0x6f511044, (q31_t)0x6f4df61a, (q31_t)0x6f4adbab, (q31_t)0x6f47c0f7,
+  (q31_t)0x6f44a5ff, (q31_t)0x6f418ac2, (q31_t)0x6f3e6f40, (q31_t)0x6f3b537a, (q31_t)0x6f38376f, (q31_t)0x6f351b1f, (q31_t)0x6f31fe8b, (q31_t)0x6f2ee1b2,
+  (q31_t)0x6f2bc495, (q31_t)0x6f28a733, (q31_t)0x6f25898d, (q31_t)0x6f226ba2, (q31_t)0x6f1f4d72, (q31_t)0x6f1c2efe, (q31_t)0x6f191045, (q31_t)0x6f15f148,
+  (q31_t)0x6f12d206, (q31_t)0x6f0fb280, (q31_t)0x6f0c92b6, (q31_t)0x6f0972a6, (q31_t)0x6f065253, (q31_t)0x6f0331ba, (q31_t)0x6f0010de, (q31_t)0x6efcefbd,
+  (q31_t)0x6ef9ce57, (q31_t)0x6ef6acad, (q31_t)0x6ef38abe, (q31_t)0x6ef0688b, (q31_t)0x6eed4614, (q31_t)0x6eea2358, (q31_t)0x6ee70058, (q31_t)0x6ee3dd13,
+  (q31_t)0x6ee0b98a, (q31_t)0x6edd95bd, (q31_t)0x6eda71ab, (q31_t)0x6ed74d55, (q31_t)0x6ed428ba, (q31_t)0x6ed103db, (q31_t)0x6ecddeb8, (q31_t)0x6ecab950,
+  (q31_t)0x6ec793a4, (q31_t)0x6ec46db4, (q31_t)0x6ec1477f, (q31_t)0x6ebe2106, (q31_t)0x6ebafa49, (q31_t)0x6eb7d347, (q31_t)0x6eb4ac02, (q31_t)0x6eb18477,
+  (q31_t)0x6eae5ca9, (q31_t)0x6eab3496, (q31_t)0x6ea80c3f, (q31_t)0x6ea4e3a4, (q31_t)0x6ea1bac4, (q31_t)0x6e9e91a1, (q31_t)0x6e9b6839, (q31_t)0x6e983e8d,
+  (q31_t)0x6e95149c, (q31_t)0x6e91ea67, (q31_t)0x6e8ebfef, (q31_t)0x6e8b9532, (q31_t)0x6e886a30, (q31_t)0x6e853eeb, (q31_t)0x6e821361, (q31_t)0x6e7ee794,
+  (q31_t)0x6e7bbb82, (q31_t)0x6e788f2c, (q31_t)0x6e756291, (q31_t)0x6e7235b3, (q31_t)0x6e6f0890, (q31_t)0x6e6bdb2a, (q31_t)0x6e68ad7f, (q31_t)0x6e657f90,
+  (q31_t)0x6e62515d, (q31_t)0x6e5f22e6, (q31_t)0x6e5bf42b, (q31_t)0x6e58c52c, (q31_t)0x6e5595e9, (q31_t)0x6e526662, (q31_t)0x6e4f3696, (q31_t)0x6e4c0687,
+  (q31_t)0x6e48d633, (q31_t)0x6e45a59c, (q31_t)0x6e4274c1, (q31_t)0x6e3f43a1, (q31_t)0x6e3c123e, (q31_t)0x6e38e096, (q31_t)0x6e35aeab, (q31_t)0x6e327c7b,
+  (q31_t)0x6e2f4a08, (q31_t)0x6e2c1750, (q31_t)0x6e28e455, (q31_t)0x6e25b115, (q31_t)0x6e227d92, (q31_t)0x6e1f49cb, (q31_t)0x6e1c15c0, (q31_t)0x6e18e171,
+  (q31_t)0x6e15acde, (q31_t)0x6e127807, (q31_t)0x6e0f42ec, (q31_t)0x6e0c0d8e, (q31_t)0x6e08d7eb, (q31_t)0x6e05a205, (q31_t)0x6e026bda, (q31_t)0x6dff356c,
+  (q31_t)0x6dfbfeba, (q31_t)0x6df8c7c4, (q31_t)0x6df5908b, (q31_t)0x6df2590d, (q31_t)0x6def214c, (q31_t)0x6debe947, (q31_t)0x6de8b0fe, (q31_t)0x6de57871,
+  (q31_t)0x6de23fa0, (q31_t)0x6ddf068c, (q31_t)0x6ddbcd34, (q31_t)0x6dd89398, (q31_t)0x6dd559b9, (q31_t)0x6dd21f95, (q31_t)0x6dcee52e, (q31_t)0x6dcbaa83,
+  (q31_t)0x6dc86f95, (q31_t)0x6dc53462, (q31_t)0x6dc1f8ec, (q31_t)0x6dbebd33, (q31_t)0x6dbb8135, (q31_t)0x6db844f4, (q31_t)0x6db5086f, (q31_t)0x6db1cba7,
+  (q31_t)0x6dae8e9b, (q31_t)0x6dab514b, (q31_t)0x6da813b8, (q31_t)0x6da4d5e1, (q31_t)0x6da197c6, (q31_t)0x6d9e5968, (q31_t)0x6d9b1ac6, (q31_t)0x6d97dbe0,
+  (q31_t)0x6d949cb7, (q31_t)0x6d915d4a, (q31_t)0x6d8e1d9a, (q31_t)0x6d8adda6, (q31_t)0x6d879d6e, (q31_t)0x6d845cf3, (q31_t)0x6d811c35, (q31_t)0x6d7ddb33,
+  (q31_t)0x6d7a99ed, (q31_t)0x6d775864, (q31_t)0x6d741697, (q31_t)0x6d70d487, (q31_t)0x6d6d9233, (q31_t)0x6d6a4f9c, (q31_t)0x6d670cc1, (q31_t)0x6d63c9a3,
+  (q31_t)0x6d608641, (q31_t)0x6d5d429c, (q31_t)0x6d59feb3, (q31_t)0x6d56ba87, (q31_t)0x6d537617, (q31_t)0x6d503164, (q31_t)0x6d4cec6e, (q31_t)0x6d49a734,
+  (q31_t)0x6d4661b7, (q31_t)0x6d431bf6, (q31_t)0x6d3fd5f2, (q31_t)0x6d3c8fab, (q31_t)0x6d394920, (q31_t)0x6d360252, (q31_t)0x6d32bb40, (q31_t)0x6d2f73eb,
+  (q31_t)0x6d2c2c53, (q31_t)0x6d28e477, (q31_t)0x6d259c58, (q31_t)0x6d2253f6, (q31_t)0x6d1f0b50, (q31_t)0x6d1bc267, (q31_t)0x6d18793b, (q31_t)0x6d152fcc,
+  (q31_t)0x6d11e619, (q31_t)0x6d0e9c23, (q31_t)0x6d0b51e9, (q31_t)0x6d08076d, (q31_t)0x6d04bcad, (q31_t)0x6d0171aa, (q31_t)0x6cfe2663, (q31_t)0x6cfadada,
+  (q31_t)0x6cf78f0d, (q31_t)0x6cf442fd, (q31_t)0x6cf0f6aa, (q31_t)0x6cedaa13, (q31_t)0x6cea5d3a, (q31_t)0x6ce7101d, (q31_t)0x6ce3c2bd, (q31_t)0x6ce0751a,
+  (q31_t)0x6cdd2733, (q31_t)0x6cd9d90a, (q31_t)0x6cd68a9d, (q31_t)0x6cd33bed, (q31_t)0x6ccfecfa, (q31_t)0x6ccc9dc4, (q31_t)0x6cc94e4b, (q31_t)0x6cc5fe8f,
+  (q31_t)0x6cc2ae90, (q31_t)0x6cbf5e4d, (q31_t)0x6cbc0dc8, (q31_t)0x6cb8bcff, (q31_t)0x6cb56bf4, (q31_t)0x6cb21aa5, (q31_t)0x6caec913, (q31_t)0x6cab773e,
+  (q31_t)0x6ca82527, (q31_t)0x6ca4d2cc, (q31_t)0x6ca1802e, (q31_t)0x6c9e2d4d, (q31_t)0x6c9ada29, (q31_t)0x6c9786c2, (q31_t)0x6c943318, (q31_t)0x6c90df2c,
+  (q31_t)0x6c8d8afc, (q31_t)0x6c8a3689, (q31_t)0x6c86e1d3, (q31_t)0x6c838cdb, (q31_t)0x6c80379f, (q31_t)0x6c7ce220, (q31_t)0x6c798c5f, (q31_t)0x6c76365b,
+  (q31_t)0x6c72e013, (q31_t)0x6c6f8989, (q31_t)0x6c6c32bc, (q31_t)0x6c68dbac, (q31_t)0x6c658459, (q31_t)0x6c622cc4, (q31_t)0x6c5ed4eb, (q31_t)0x6c5b7cd0,
+  (q31_t)0x6c582472, (q31_t)0x6c54cbd1, (q31_t)0x6c5172ed, (q31_t)0x6c4e19c6, (q31_t)0x6c4ac05d, (q31_t)0x6c4766b0, (q31_t)0x6c440cc1, (q31_t)0x6c40b28f,
+  (q31_t)0x6c3d581b, (q31_t)0x6c39fd63, (q31_t)0x6c36a269, (q31_t)0x6c33472c, (q31_t)0x6c2febad, (q31_t)0x6c2c8fea, (q31_t)0x6c2933e5, (q31_t)0x6c25d79d,
+  (q31_t)0x6c227b13, (q31_t)0x6c1f1e45, (q31_t)0x6c1bc136, (q31_t)0x6c1863e3, (q31_t)0x6c15064e, (q31_t)0x6c11a876, (q31_t)0x6c0e4a5b, (q31_t)0x6c0aebfe,
+  (q31_t)0x6c078d5e, (q31_t)0x6c042e7b, (q31_t)0x6c00cf56, (q31_t)0x6bfd6fee, (q31_t)0x6bfa1044, (q31_t)0x6bf6b056, (q31_t)0x6bf35027, (q31_t)0x6befefb5,
+  (q31_t)0x6bec8f00, (q31_t)0x6be92e08, (q31_t)0x6be5ccce, (q31_t)0x6be26b52, (q31_t)0x6bdf0993, (q31_t)0x6bdba791, (q31_t)0x6bd8454d, (q31_t)0x6bd4e2c6,
+  (q31_t)0x6bd17ffd, (q31_t)0x6bce1cf1, (q31_t)0x6bcab9a3, (q31_t)0x6bc75613, (q31_t)0x6bc3f23f, (q31_t)0x6bc08e2a, (q31_t)0x6bbd29d2, (q31_t)0x6bb9c537,
+  (q31_t)0x6bb6605a, (q31_t)0x6bb2fb3b, (q31_t)0x6baf95d9, (q31_t)0x6bac3034, (q31_t)0x6ba8ca4e, (q31_t)0x6ba56425, (q31_t)0x6ba1fdb9, (q31_t)0x6b9e970b,
+  (q31_t)0x6b9b301b, (q31_t)0x6b97c8e8, (q31_t)0x6b946173, (q31_t)0x6b90f9bc, (q31_t)0x6b8d91c2, (q31_t)0x6b8a2986, (q31_t)0x6b86c107, (q31_t)0x6b835846,
+  (q31_t)0x6b7fef43, (q31_t)0x6b7c85fe, (q31_t)0x6b791c76, (q31_t)0x6b75b2ac, (q31_t)0x6b7248a0, (q31_t)0x6b6ede51, (q31_t)0x6b6b73c0, (q31_t)0x6b6808ed,
+  (q31_t)0x6b649dd8, (q31_t)0x6b613280, (q31_t)0x6b5dc6e6, (q31_t)0x6b5a5b0a, (q31_t)0x6b56eeec, (q31_t)0x6b53828b, (q31_t)0x6b5015e9, (q31_t)0x6b4ca904,
+  (q31_t)0x6b493bdd, (q31_t)0x6b45ce73, (q31_t)0x6b4260c8, (q31_t)0x6b3ef2da, (q31_t)0x6b3b84ab, (q31_t)0x6b381639, (q31_t)0x6b34a785, (q31_t)0x6b31388e,
+  (q31_t)0x6b2dc956, (q31_t)0x6b2a59dc, (q31_t)0x6b26ea1f, (q31_t)0x6b237a21, (q31_t)0x6b2009e0, (q31_t)0x6b1c995d, (q31_t)0x6b192898, (q31_t)0x6b15b791,
+  (q31_t)0x6b124648, (q31_t)0x6b0ed4bd, (q31_t)0x6b0b62f0, (q31_t)0x6b07f0e1, (q31_t)0x6b047e90, (q31_t)0x6b010bfd, (q31_t)0x6afd9928, (q31_t)0x6afa2610,
+  (q31_t)0x6af6b2b7, (q31_t)0x6af33f1c, (q31_t)0x6aefcb3f, (q31_t)0x6aec5720, (q31_t)0x6ae8e2bf, (q31_t)0x6ae56e1c, (q31_t)0x6ae1f937, (q31_t)0x6ade8410,
+  (q31_t)0x6adb0ea8, (q31_t)0x6ad798fd, (q31_t)0x6ad42311, (q31_t)0x6ad0ace2, (q31_t)0x6acd3672, (q31_t)0x6ac9bfc0, (q31_t)0x6ac648cb, (q31_t)0x6ac2d195,
+  (q31_t)0x6abf5a1e, (q31_t)0x6abbe264, (q31_t)0x6ab86a68, (q31_t)0x6ab4f22b, (q31_t)0x6ab179ac, (q31_t)0x6aae00eb, (q31_t)0x6aaa87e8, (q31_t)0x6aa70ea4,
+  (q31_t)0x6aa3951d, (q31_t)0x6aa01b55, (q31_t)0x6a9ca14b, (q31_t)0x6a992700, (q31_t)0x6a95ac72, (q31_t)0x6a9231a3, (q31_t)0x6a8eb692, (q31_t)0x6a8b3b3f,
+  (q31_t)0x6a87bfab, (q31_t)0x6a8443d5, (q31_t)0x6a80c7bd, (q31_t)0x6a7d4b64, (q31_t)0x6a79cec8, (q31_t)0x6a7651ec, (q31_t)0x6a72d4cd, (q31_t)0x6a6f576d,
+  (q31_t)0x6a6bd9cb, (q31_t)0x6a685be8, (q31_t)0x6a64ddc2, (q31_t)0x6a615f5c, (q31_t)0x6a5de0b3, (q31_t)0x6a5a61c9, (q31_t)0x6a56e29e, (q31_t)0x6a536331,
+  (q31_t)0x6a4fe382, (q31_t)0x6a4c6391, (q31_t)0x6a48e360, (q31_t)0x6a4562ec, (q31_t)0x6a41e237, (q31_t)0x6a3e6140, (q31_t)0x6a3ae008, (q31_t)0x6a375e8f,
+  (q31_t)0x6a33dcd4, (q31_t)0x6a305ad7, (q31_t)0x6a2cd899, (q31_t)0x6a295619, (q31_t)0x6a25d358, (q31_t)0x6a225055, (q31_t)0x6a1ecd11, (q31_t)0x6a1b498c,
+  (q31_t)0x6a17c5c5, (q31_t)0x6a1441bc, (q31_t)0x6a10bd72, (q31_t)0x6a0d38e7, (q31_t)0x6a09b41a, (q31_t)0x6a062f0c, (q31_t)0x6a02a9bc, (q31_t)0x69ff242b,
+  (q31_t)0x69fb9e59, (q31_t)0x69f81845, (q31_t)0x69f491f0, (q31_t)0x69f10b5a, (q31_t)0x69ed8482, (q31_t)0x69e9fd69, (q31_t)0x69e6760f, (q31_t)0x69e2ee73,
+  (q31_t)0x69df6696, (q31_t)0x69dbde77, (q31_t)0x69d85618, (q31_t)0x69d4cd77, (q31_t)0x69d14494, (q31_t)0x69cdbb71, (q31_t)0x69ca320c, (q31_t)0x69c6a866,
+  (q31_t)0x69c31e7f, (q31_t)0x69bf9456, (q31_t)0x69bc09ec, (q31_t)0x69b87f41, (q31_t)0x69b4f455, (q31_t)0x69b16928, (q31_t)0x69adddb9, (q31_t)0x69aa5209,
+  (q31_t)0x69a6c618, (q31_t)0x69a339e6, (q31_t)0x699fad73, (q31_t)0x699c20be, (q31_t)0x699893c9, (q31_t)0x69950692, (q31_t)0x6991791a, (q31_t)0x698deb61,
+  (q31_t)0x698a5d67, (q31_t)0x6986cf2c, (q31_t)0x698340af, (q31_t)0x697fb1f2, (q31_t)0x697c22f3, (q31_t)0x697893b4, (q31_t)0x69750433, (q31_t)0x69717472,
+  (q31_t)0x696de46f, (q31_t)0x696a542b, (q31_t)0x6966c3a6, (q31_t)0x696332e1, (q31_t)0x695fa1da, (q31_t)0x695c1092, (q31_t)0x69587f09, (q31_t)0x6954ed40,
+  (q31_t)0x69515b35, (q31_t)0x694dc8e9, (q31_t)0x694a365c, (q31_t)0x6946a38f, (q31_t)0x69431080, (q31_t)0x693f7d31, (q31_t)0x693be9a0, (q31_t)0x693855cf,
+  (q31_t)0x6934c1bd, (q31_t)0x69312d6a, (q31_t)0x692d98d6, (q31_t)0x692a0401, (q31_t)0x69266eeb, (q31_t)0x6922d995, (q31_t)0x691f43fd, (q31_t)0x691bae25,
+  (q31_t)0x6918180c, (q31_t)0x691481b2, (q31_t)0x6910eb17, (q31_t)0x690d543b, (q31_t)0x6909bd1f, (q31_t)0x690625c2, (q31_t)0x69028e24, (q31_t)0x68fef645,
+  (q31_t)0x68fb5e25, (q31_t)0x68f7c5c5, (q31_t)0x68f42d24, (q31_t)0x68f09442, (q31_t)0x68ecfb20, (q31_t)0x68e961bd, (q31_t)0x68e5c819, (q31_t)0x68e22e34,
+  (q31_t)0x68de940f, (q31_t)0x68daf9a9, (q31_t)0x68d75f02, (q31_t)0x68d3c41b, (q31_t)0x68d028f2, (q31_t)0x68cc8d8a, (q31_t)0x68c8f1e0, (q31_t)0x68c555f6,
+  (q31_t)0x68c1b9cc, (q31_t)0x68be1d61, (q31_t)0x68ba80b5, (q31_t)0x68b6e3c8, (q31_t)0x68b3469b, (q31_t)0x68afa92e, (q31_t)0x68ac0b7f, (q31_t)0x68a86d91,
+  (q31_t)0x68a4cf61, (q31_t)0x68a130f1, (q31_t)0x689d9241, (q31_t)0x6899f350, (q31_t)0x6896541f, (q31_t)0x6892b4ad, (q31_t)0x688f14fa, (q31_t)0x688b7507,
+  (q31_t)0x6887d4d4, (q31_t)0x68843460, (q31_t)0x688093ab, (q31_t)0x687cf2b6, (q31_t)0x68795181, (q31_t)0x6875b00b, (q31_t)0x68720e55, (q31_t)0x686e6c5e,
+  (q31_t)0x686aca27, (q31_t)0x686727b0, (q31_t)0x686384f8, (q31_t)0x685fe200, (q31_t)0x685c3ec7, (q31_t)0x68589b4e, (q31_t)0x6854f795, (q31_t)0x6851539b,
+  (q31_t)0x684daf61, (q31_t)0x684a0ae6, (q31_t)0x6846662c, (q31_t)0x6842c131, (q31_t)0x683f1bf5, (q31_t)0x683b7679, (q31_t)0x6837d0bd, (q31_t)0x68342ac1,
+  (q31_t)0x68308485, (q31_t)0x682cde08, (q31_t)0x6829374b, (q31_t)0x6825904d, (q31_t)0x6821e910, (q31_t)0x681e4192, (q31_t)0x681a99d4, (q31_t)0x6816f1d6,
+  (q31_t)0x68134997, (q31_t)0x680fa118, (q31_t)0x680bf85a, (q31_t)0x68084f5a, (q31_t)0x6804a61b, (q31_t)0x6800fc9c, (q31_t)0x67fd52dc, (q31_t)0x67f9a8dd,
+  (q31_t)0x67f5fe9d, (q31_t)0x67f2541d, (q31_t)0x67eea95d, (q31_t)0x67eafe5d, (q31_t)0x67e7531c, (q31_t)0x67e3a79c, (q31_t)0x67dffbdc, (q31_t)0x67dc4fdb,
+  (q31_t)0x67d8a39a, (q31_t)0x67d4f71a, (q31_t)0x67d14a59, (q31_t)0x67cd9d58, (q31_t)0x67c9f017, (q31_t)0x67c64297, (q31_t)0x67c294d6, (q31_t)0x67bee6d5,
+  (q31_t)0x67bb3894, (q31_t)0x67b78a13, (q31_t)0x67b3db53, (q31_t)0x67b02c52, (q31_t)0x67ac7d11, (q31_t)0x67a8cd91, (q31_t)0x67a51dd0, (q31_t)0x67a16dcf,
+  (q31_t)0x679dbd8f, (q31_t)0x679a0d0f, (q31_t)0x67965c4e, (q31_t)0x6792ab4e, (q31_t)0x678efa0e, (q31_t)0x678b488e, (q31_t)0x678796ce, (q31_t)0x6783e4cf,
+  (q31_t)0x6780328f, (q31_t)0x677c8010, (q31_t)0x6778cd50, (q31_t)0x67751a51, (q31_t)0x67716713, (q31_t)0x676db394, (q31_t)0x6769ffd5, (q31_t)0x67664bd7,
+  (q31_t)0x67629799, (q31_t)0x675ee31b, (q31_t)0x675b2e5e, (q31_t)0x67577960, (q31_t)0x6753c423, (q31_t)0x67500ea7, (q31_t)0x674c58ea, (q31_t)0x6748a2ee,
+  (q31_t)0x6744ecb2, (q31_t)0x67413636, (q31_t)0x673d7f7b, (q31_t)0x6739c880, (q31_t)0x67361145, (q31_t)0x673259ca, (q31_t)0x672ea210, (q31_t)0x672aea17,
+  (q31_t)0x672731dd, (q31_t)0x67237964, (q31_t)0x671fc0ac, (q31_t)0x671c07b4, (q31_t)0x67184e7c, (q31_t)0x67149504, (q31_t)0x6710db4d, (q31_t)0x670d2157,
+  (q31_t)0x67096721, (q31_t)0x6705acab, (q31_t)0x6701f1f6, (q31_t)0x66fe3701, (q31_t)0x66fa7bcd, (q31_t)0x66f6c059, (q31_t)0x66f304a6, (q31_t)0x66ef48b3,
+  (q31_t)0x66eb8c80, (q31_t)0x66e7d00f, (q31_t)0x66e4135d, (q31_t)0x66e0566c, (q31_t)0x66dc993c, (q31_t)0x66d8dbcd, (q31_t)0x66d51e1d, (q31_t)0x66d1602f,
+  (q31_t)0x66cda201, (q31_t)0x66c9e393, (q31_t)0x66c624e7, (q31_t)0x66c265fa, (q31_t)0x66bea6cf, (q31_t)0x66bae764, (q31_t)0x66b727ba, (q31_t)0x66b367d0,
+  (q31_t)0x66afa7a7, (q31_t)0x66abe73f, (q31_t)0x66a82697, (q31_t)0x66a465b0, (q31_t)0x66a0a489, (q31_t)0x669ce324, (q31_t)0x6699217f, (q31_t)0x66955f9b,
+  (q31_t)0x66919d77, (q31_t)0x668ddb14, (q31_t)0x668a1872, (q31_t)0x66865591, (q31_t)0x66829270, (q31_t)0x667ecf11, (q31_t)0x667b0b72, (q31_t)0x66774793,
+  (q31_t)0x66738376, (q31_t)0x666fbf19, (q31_t)0x666bfa7d, (q31_t)0x666835a2, (q31_t)0x66647088, (q31_t)0x6660ab2f, (q31_t)0x665ce596, (q31_t)0x66591fbf,
+  (q31_t)0x665559a8, (q31_t)0x66519352, (q31_t)0x664dccbd, (q31_t)0x664a05e9, (q31_t)0x66463ed6, (q31_t)0x66427784, (q31_t)0x663eaff2, (q31_t)0x663ae822,
+  (q31_t)0x66372012, (q31_t)0x663357c4, (q31_t)0x662f8f36, (q31_t)0x662bc66a, (q31_t)0x6627fd5e, (q31_t)0x66243413, (q31_t)0x66206a8a, (q31_t)0x661ca0c1,
+  (q31_t)0x6618d6b9, (q31_t)0x66150c73, (q31_t)0x661141ed, (q31_t)0x660d7729, (q31_t)0x6609ac25, (q31_t)0x6605e0e3, (q31_t)0x66021561, (q31_t)0x65fe49a1,
+  (q31_t)0x65fa7da2, (q31_t)0x65f6b164, (q31_t)0x65f2e4e7, (q31_t)0x65ef182b, (q31_t)0x65eb4b30, (q31_t)0x65e77df6, (q31_t)0x65e3b07e, (q31_t)0x65dfe2c6,
+  (q31_t)0x65dc14d0, (q31_t)0x65d8469b, (q31_t)0x65d47827, (q31_t)0x65d0a975, (q31_t)0x65ccda83, (q31_t)0x65c90b53, (q31_t)0x65c53be4, (q31_t)0x65c16c36,
+  (q31_t)0x65bd9c49, (q31_t)0x65b9cc1e, (q31_t)0x65b5fbb4, (q31_t)0x65b22b0b, (q31_t)0x65ae5a23, (q31_t)0x65aa88fd, (q31_t)0x65a6b798, (q31_t)0x65a2e5f4,
+  (q31_t)0x659f1412, (q31_t)0x659b41f1, (q31_t)0x65976f91, (q31_t)0x65939cf3, (q31_t)0x658fca15, (q31_t)0x658bf6fa, (q31_t)0x6588239f, (q31_t)0x65845006,
+  (q31_t)0x65807c2f, (q31_t)0x657ca818, (q31_t)0x6578d3c4, (q31_t)0x6574ff30, (q31_t)0x65712a5e, (q31_t)0x656d554d, (q31_t)0x65697ffe, (q31_t)0x6565aa71,
+  (q31_t)0x6561d4a4, (q31_t)0x655dfe99, (q31_t)0x655a2850, (q31_t)0x655651c8, (q31_t)0x65527b02, (q31_t)0x654ea3fd, (q31_t)0x654accba, (q31_t)0x6546f538,
+  (q31_t)0x65431d77, (q31_t)0x653f4579, (q31_t)0x653b6d3b, (q31_t)0x653794c0, (q31_t)0x6533bc06, (q31_t)0x652fe30d, (q31_t)0x652c09d6, (q31_t)0x65283061,
+  (q31_t)0x652456ad, (q31_t)0x65207cbb, (q31_t)0x651ca28a, (q31_t)0x6518c81b, (q31_t)0x6514ed6e, (q31_t)0x65111283, (q31_t)0x650d3759, (q31_t)0x65095bf0,
+  (q31_t)0x6505804a, (q31_t)0x6501a465, (q31_t)0x64fdc841, (q31_t)0x64f9ebe0, (q31_t)0x64f60f40, (q31_t)0x64f23262, (q31_t)0x64ee5546, (q31_t)0x64ea77eb,
+  (q31_t)0x64e69a52, (q31_t)0x64e2bc7b, (q31_t)0x64dede66, (q31_t)0x64db0012, (q31_t)0x64d72180, (q31_t)0x64d342b0, (q31_t)0x64cf63a2, (q31_t)0x64cb8456,
+  (q31_t)0x64c7a4cb, (q31_t)0x64c3c502, (q31_t)0x64bfe4fc, (q31_t)0x64bc04b6, (q31_t)0x64b82433, (q31_t)0x64b44372, (q31_t)0x64b06273, (q31_t)0x64ac8135,
+  (q31_t)0x64a89fba, (q31_t)0x64a4be00, (q31_t)0x64a0dc08, (q31_t)0x649cf9d2, (q31_t)0x6499175e, (q31_t)0x649534ac, (q31_t)0x649151bc, (q31_t)0x648d6e8e,
+  (q31_t)0x64898b22, (q31_t)0x6485a778, (q31_t)0x6481c390, (q31_t)0x647ddf6a, (q31_t)0x6479fb06, (q31_t)0x64761664, (q31_t)0x64723184, (q31_t)0x646e4c66,
+  (q31_t)0x646a670a, (q31_t)0x64668170, (q31_t)0x64629b98, (q31_t)0x645eb582, (q31_t)0x645acf2e, (q31_t)0x6456e89d, (q31_t)0x645301cd, (q31_t)0x644f1ac0,
+  (q31_t)0x644b3375, (q31_t)0x64474bec, (q31_t)0x64436425, (q31_t)0x643f7c20, (q31_t)0x643b93dd, (q31_t)0x6437ab5d, (q31_t)0x6433c29f, (q31_t)0x642fd9a3,
+  (q31_t)0x642bf069, (q31_t)0x642806f1, (q31_t)0x64241d3c, (q31_t)0x64203348, (q31_t)0x641c4917, (q31_t)0x64185ea9, (q31_t)0x641473fc, (q31_t)0x64108912,
+  (q31_t)0x640c9dea, (q31_t)0x6408b284, (q31_t)0x6404c6e1, (q31_t)0x6400db00, (q31_t)0x63fceee1, (q31_t)0x63f90285, (q31_t)0x63f515eb, (q31_t)0x63f12913,
+  (q31_t)0x63ed3bfd, (q31_t)0x63e94eaa, (q31_t)0x63e5611a, (q31_t)0x63e1734b, (q31_t)0x63dd853f, (q31_t)0x63d996f6, (q31_t)0x63d5a86f, (q31_t)0x63d1b9aa,
+  (q31_t)0x63cdcaa8, (q31_t)0x63c9db68, (q31_t)0x63c5ebeb, (q31_t)0x63c1fc30, (q31_t)0x63be0c37, (q31_t)0x63ba1c01, (q31_t)0x63b62b8e, (q31_t)0x63b23add,
+  (q31_t)0x63ae49ee, (q31_t)0x63aa58c2, (q31_t)0x63a66759, (q31_t)0x63a275b2, (q31_t)0x639e83cd, (q31_t)0x639a91ac, (q31_t)0x63969f4c, (q31_t)0x6392acaf,
+  (q31_t)0x638eb9d5, (q31_t)0x638ac6be, (q31_t)0x6386d369, (q31_t)0x6382dfd6, (q31_t)0x637eec07, (q31_t)0x637af7fa, (q31_t)0x637703af, (q31_t)0x63730f27,
+  (q31_t)0x636f1a62, (q31_t)0x636b2560, (q31_t)0x63673020, (q31_t)0x63633aa3, (q31_t)0x635f44e8, (q31_t)0x635b4ef0, (q31_t)0x635758bb, (q31_t)0x63536249,
+  (q31_t)0x634f6b99, (q31_t)0x634b74ad, (q31_t)0x63477d82, (q31_t)0x6343861b, (q31_t)0x633f8e76, (q31_t)0x633b9695, (q31_t)0x63379e76, (q31_t)0x6333a619,
+  (q31_t)0x632fad80, (q31_t)0x632bb4a9, (q31_t)0x6327bb96, (q31_t)0x6323c245, (q31_t)0x631fc8b7, (q31_t)0x631bceeb, (q31_t)0x6317d4e3, (q31_t)0x6313da9e,
+  (q31_t)0x630fe01b, (q31_t)0x630be55b, (q31_t)0x6307ea5e, (q31_t)0x6303ef25, (q31_t)0x62fff3ae, (q31_t)0x62fbf7fa, (q31_t)0x62f7fc08, (q31_t)0x62f3ffda,
+  (q31_t)0x62f0036f, (q31_t)0x62ec06c7, (q31_t)0x62e809e2, (q31_t)0x62e40cbf, (q31_t)0x62e00f60, (q31_t)0x62dc11c4, (q31_t)0x62d813eb, (q31_t)0x62d415d4,
+  (q31_t)0x62d01781, (q31_t)0x62cc18f1, (q31_t)0x62c81a24, (q31_t)0x62c41b1a, (q31_t)0x62c01bd3, (q31_t)0x62bc1c4f, (q31_t)0x62b81c8f, (q31_t)0x62b41c91,
+  (q31_t)0x62b01c57, (q31_t)0x62ac1bdf, (q31_t)0x62a81b2b, (q31_t)0x62a41a3a, (q31_t)0x62a0190c, (q31_t)0x629c17a1, (q31_t)0x629815fa, (q31_t)0x62941415,
+  (q31_t)0x629011f4, (q31_t)0x628c0f96, (q31_t)0x62880cfb, (q31_t)0x62840a23, (q31_t)0x6280070f, (q31_t)0x627c03be, (q31_t)0x62780030, (q31_t)0x6273fc65,
+  (q31_t)0x626ff85e, (q31_t)0x626bf41a, (q31_t)0x6267ef99, (q31_t)0x6263eadc, (q31_t)0x625fe5e1, (q31_t)0x625be0ab, (q31_t)0x6257db37, (q31_t)0x6253d587,
+  (q31_t)0x624fcf9a, (q31_t)0x624bc970, (q31_t)0x6247c30a, (q31_t)0x6243bc68, (q31_t)0x623fb588, (q31_t)0x623bae6c, (q31_t)0x6237a714, (q31_t)0x62339f7e,
+  (q31_t)0x622f97ad, (q31_t)0x622b8f9e, (q31_t)0x62278754, (q31_t)0x62237ecc, (q31_t)0x621f7608, (q31_t)0x621b6d08, (q31_t)0x621763cb, (q31_t)0x62135a51,
+  (q31_t)0x620f509b, (q31_t)0x620b46a9, (q31_t)0x62073c7a, (q31_t)0x6203320e, (q31_t)0x61ff2766, (q31_t)0x61fb1c82, (q31_t)0x61f71161, (q31_t)0x61f30604,
+  (q31_t)0x61eefa6b, (q31_t)0x61eaee95, (q31_t)0x61e6e282, (q31_t)0x61e2d633, (q31_t)0x61dec9a8, (q31_t)0x61dabce0, (q31_t)0x61d6afdd, (q31_t)0x61d2a29c,
+  (q31_t)0x61ce9520, (q31_t)0x61ca8767, (q31_t)0x61c67971, (q31_t)0x61c26b40, (q31_t)0x61be5cd2, (q31_t)0x61ba4e28, (q31_t)0x61b63f41, (q31_t)0x61b2301e,
+  (q31_t)0x61ae20bf, (q31_t)0x61aa1124, (q31_t)0x61a6014d, (q31_t)0x61a1f139, (q31_t)0x619de0e9, (q31_t)0x6199d05d, (q31_t)0x6195bf94, (q31_t)0x6191ae90,
+  (q31_t)0x618d9d4f, (q31_t)0x61898bd2, (q31_t)0x61857a19, (q31_t)0x61816824, (q31_t)0x617d55f2, (q31_t)0x61794385, (q31_t)0x617530db, (q31_t)0x61711df5,
+  (q31_t)0x616d0ad3, (q31_t)0x6168f775, (q31_t)0x6164e3db, (q31_t)0x6160d005, (q31_t)0x615cbbf3, (q31_t)0x6158a7a4, (q31_t)0x6154931a, (q31_t)0x61507e54,
+  (q31_t)0x614c6951, (q31_t)0x61485413, (q31_t)0x61443e98, (q31_t)0x614028e2, (q31_t)0x613c12f0, (q31_t)0x6137fcc1, (q31_t)0x6133e657, (q31_t)0x612fcfb0,
+  (q31_t)0x612bb8ce, (q31_t)0x6127a1b0, (q31_t)0x61238a56, (q31_t)0x611f72c0, (q31_t)0x611b5aee, (q31_t)0x611742e0, (q31_t)0x61132a96, (q31_t)0x610f1210,
+  (q31_t)0x610af94f, (q31_t)0x6106e051, (q31_t)0x6102c718, (q31_t)0x60feada3, (q31_t)0x60fa93f2, (q31_t)0x60f67a05, (q31_t)0x60f25fdd, (q31_t)0x60ee4579,
+  (q31_t)0x60ea2ad8, (q31_t)0x60e60ffd, (q31_t)0x60e1f4e5, (q31_t)0x60ddd991, (q31_t)0x60d9be02, (q31_t)0x60d5a237, (q31_t)0x60d18631, (q31_t)0x60cd69ee,
+  (q31_t)0x60c94d70, (q31_t)0x60c530b6, (q31_t)0x60c113c1, (q31_t)0x60bcf690, (q31_t)0x60b8d923, (q31_t)0x60b4bb7a, (q31_t)0x60b09d96, (q31_t)0x60ac7f76,
+  (q31_t)0x60a8611b, (q31_t)0x60a44284, (q31_t)0x60a023b1, (q31_t)0x609c04a3, (q31_t)0x6097e559, (q31_t)0x6093c5d3, (q31_t)0x608fa612, (q31_t)0x608b8616,
+  (q31_t)0x608765dd, (q31_t)0x6083456a, (q31_t)0x607f24ba, (q31_t)0x607b03d0, (q31_t)0x6076e2a9, (q31_t)0x6072c148, (q31_t)0x606e9faa, (q31_t)0x606a7dd2,
+  (q31_t)0x60665bbd, (q31_t)0x6062396e, (q31_t)0x605e16e2, (q31_t)0x6059f41c, (q31_t)0x6055d11a, (q31_t)0x6051addc, (q31_t)0x604d8a63, (q31_t)0x604966af,
+  (q31_t)0x604542bf, (q31_t)0x60411e94, (q31_t)0x603cfa2e, (q31_t)0x6038d58c, (q31_t)0x6034b0af, (q31_t)0x60308b97, (q31_t)0x602c6643, (q31_t)0x602840b4,
+  (q31_t)0x60241ae9, (q31_t)0x601ff4e3, (q31_t)0x601bcea2, (q31_t)0x6017a826, (q31_t)0x6013816e, (q31_t)0x600f5a7b, (q31_t)0x600b334d, (q31_t)0x60070be4,
+  (q31_t)0x6002e43f, (q31_t)0x5ffebc5f, (q31_t)0x5ffa9444, (q31_t)0x5ff66bee, (q31_t)0x5ff2435d, (q31_t)0x5fee1a90, (q31_t)0x5fe9f188, (q31_t)0x5fe5c845,
+  (q31_t)0x5fe19ec7, (q31_t)0x5fdd750e, (q31_t)0x5fd94b19, (q31_t)0x5fd520ea, (q31_t)0x5fd0f67f, (q31_t)0x5fcccbd9, (q31_t)0x5fc8a0f8, (q31_t)0x5fc475dc,
+  (q31_t)0x5fc04a85, (q31_t)0x5fbc1ef3, (q31_t)0x5fb7f326, (q31_t)0x5fb3c71e, (q31_t)0x5faf9adb, (q31_t)0x5fab6e5d, (q31_t)0x5fa741a3, (q31_t)0x5fa314af,
+  (q31_t)0x5f9ee780, (q31_t)0x5f9aba16, (q31_t)0x5f968c70, (q31_t)0x5f925e90, (q31_t)0x5f8e3075, (q31_t)0x5f8a021f, (q31_t)0x5f85d38e, (q31_t)0x5f81a4c2,
+  (q31_t)0x5f7d75bb, (q31_t)0x5f794679, (q31_t)0x5f7516fd, (q31_t)0x5f70e745, (q31_t)0x5f6cb753, (q31_t)0x5f688726, (q31_t)0x5f6456be, (q31_t)0x5f60261b,
+  (q31_t)0x5f5bf53d, (q31_t)0x5f57c424, (q31_t)0x5f5392d1, (q31_t)0x5f4f6143, (q31_t)0x5f4b2f7a, (q31_t)0x5f46fd76, (q31_t)0x5f42cb37, (q31_t)0x5f3e98be,
+  (q31_t)0x5f3a660a, (q31_t)0x5f36331b, (q31_t)0x5f31fff1, (q31_t)0x5f2dcc8d, (q31_t)0x5f2998ee, (q31_t)0x5f256515, (q31_t)0x5f213100, (q31_t)0x5f1cfcb1,
+  (q31_t)0x5f18c827, (q31_t)0x5f149363, (q31_t)0x5f105e64, (q31_t)0x5f0c292a, (q31_t)0x5f07f3b6, (q31_t)0x5f03be07, (q31_t)0x5eff881d, (q31_t)0x5efb51f9,
+  (q31_t)0x5ef71b9b, (q31_t)0x5ef2e501, (q31_t)0x5eeeae2d, (q31_t)0x5eea771f, (q31_t)0x5ee63fd6, (q31_t)0x5ee20853, (q31_t)0x5eddd094, (q31_t)0x5ed9989c,
+  (q31_t)0x5ed56069, (q31_t)0x5ed127fb, (q31_t)0x5eccef53, (q31_t)0x5ec8b671, (q31_t)0x5ec47d54, (q31_t)0x5ec043fc, (q31_t)0x5ebc0a6a, (q31_t)0x5eb7d09e,
+  (q31_t)0x5eb39697, (q31_t)0x5eaf5c56, (q31_t)0x5eab21da, (q31_t)0x5ea6e724, (q31_t)0x5ea2ac34, (q31_t)0x5e9e7109, (q31_t)0x5e9a35a4, (q31_t)0x5e95fa05,
+  (q31_t)0x5e91be2b, (q31_t)0x5e8d8217, (q31_t)0x5e8945c8, (q31_t)0x5e85093f, (q31_t)0x5e80cc7c, (q31_t)0x5e7c8f7f, (q31_t)0x5e785247, (q31_t)0x5e7414d5,
+  (q31_t)0x5e6fd729, (q31_t)0x5e6b9943, (q31_t)0x5e675b22, (q31_t)0x5e631cc7, (q31_t)0x5e5ede32, (q31_t)0x5e5a9f62, (q31_t)0x5e566059, (q31_t)0x5e522115,
+  (q31_t)0x5e4de197, (q31_t)0x5e49a1df, (q31_t)0x5e4561ed, (q31_t)0x5e4121c0, (q31_t)0x5e3ce15a, (q31_t)0x5e38a0b9, (q31_t)0x5e345fde, (q31_t)0x5e301ec9,
+  (q31_t)0x5e2bdd7a, (q31_t)0x5e279bf1, (q31_t)0x5e235a2e, (q31_t)0x5e1f1830, (q31_t)0x5e1ad5f9, (q31_t)0x5e169388, (q31_t)0x5e1250dc, (q31_t)0x5e0e0df7,
+  (q31_t)0x5e09cad7, (q31_t)0x5e05877e, (q31_t)0x5e0143ea, (q31_t)0x5dfd001d, (q31_t)0x5df8bc15, (q31_t)0x5df477d4, (q31_t)0x5df03359, (q31_t)0x5debeea3,
+  (q31_t)0x5de7a9b4, (q31_t)0x5de3648b, (q31_t)0x5ddf1f28, (q31_t)0x5ddad98b, (q31_t)0x5dd693b4, (q31_t)0x5dd24da3, (q31_t)0x5dce0759, (q31_t)0x5dc9c0d4,
+  (q31_t)0x5dc57a16, (q31_t)0x5dc1331d, (q31_t)0x5dbcebeb, (q31_t)0x5db8a480, (q31_t)0x5db45cda, (q31_t)0x5db014fa, (q31_t)0x5dabcce1, (q31_t)0x5da7848e,
+  (q31_t)0x5da33c01, (q31_t)0x5d9ef33b, (q31_t)0x5d9aaa3a, (q31_t)0x5d966100, (q31_t)0x5d92178d, (q31_t)0x5d8dcddf, (q31_t)0x5d8983f8, (q31_t)0x5d8539d7,
+  (q31_t)0x5d80ef7c, (q31_t)0x5d7ca4e8, (q31_t)0x5d785a1a, (q31_t)0x5d740f12, (q31_t)0x5d6fc3d1, (q31_t)0x5d6b7856, (q31_t)0x5d672ca2, (q31_t)0x5d62e0b4,
+  (q31_t)0x5d5e948c, (q31_t)0x5d5a482a, (q31_t)0x5d55fb90, (q31_t)0x5d51aebb, (q31_t)0x5d4d61ad, (q31_t)0x5d491465, (q31_t)0x5d44c6e4, (q31_t)0x5d40792a,
+  (q31_t)0x5d3c2b35, (q31_t)0x5d37dd08, (q31_t)0x5d338ea0, (q31_t)0x5d2f4000, (q31_t)0x5d2af125, (q31_t)0x5d26a212, (q31_t)0x5d2252c5, (q31_t)0x5d1e033e,
+  (q31_t)0x5d19b37e, (q31_t)0x5d156385, (q31_t)0x5d111352, (q31_t)0x5d0cc2e5, (q31_t)0x5d087240, (q31_t)0x5d042161, (q31_t)0x5cffd048, (q31_t)0x5cfb7ef7,
+  (q31_t)0x5cf72d6b, (q31_t)0x5cf2dba7, (q31_t)0x5cee89a9, (q31_t)0x5cea3772, (q31_t)0x5ce5e501, (q31_t)0x5ce19258, (q31_t)0x5cdd3f75, (q31_t)0x5cd8ec58,
+  (q31_t)0x5cd49903, (q31_t)0x5cd04574, (q31_t)0x5ccbf1ab, (q31_t)0x5cc79daa, (q31_t)0x5cc3496f, (q31_t)0x5cbef4fc, (q31_t)0x5cbaa04f, (q31_t)0x5cb64b68,
+  (q31_t)0x5cb1f649, (q31_t)0x5cada0f0, (q31_t)0x5ca94b5e, (q31_t)0x5ca4f594, (q31_t)0x5ca09f8f, (q31_t)0x5c9c4952, (q31_t)0x5c97f2dc, (q31_t)0x5c939c2c,
+  (q31_t)0x5c8f4544, (q31_t)0x5c8aee22, (q31_t)0x5c8696c7, (q31_t)0x5c823f34, (q31_t)0x5c7de767, (q31_t)0x5c798f61, (q31_t)0x5c753722, (q31_t)0x5c70deaa,
+  (q31_t)0x5c6c85f9, (q31_t)0x5c682d0f, (q31_t)0x5c63d3eb, (q31_t)0x5c5f7a8f, (q31_t)0x5c5b20fa, (q31_t)0x5c56c72c, (q31_t)0x5c526d25, (q31_t)0x5c4e12e5,
+  (q31_t)0x5c49b86d, (q31_t)0x5c455dbb, (q31_t)0x5c4102d0, (q31_t)0x5c3ca7ad, (q31_t)0x5c384c50, (q31_t)0x5c33f0bb, (q31_t)0x5c2f94ec, (q31_t)0x5c2b38e5,
+  (q31_t)0x5c26dca5, (q31_t)0x5c22802c, (q31_t)0x5c1e237b, (q31_t)0x5c19c690, (q31_t)0x5c15696d, (q31_t)0x5c110c11, (q31_t)0x5c0cae7c, (q31_t)0x5c0850ae,
+  (q31_t)0x5c03f2a8, (q31_t)0x5bff9469, (q31_t)0x5bfb35f1, (q31_t)0x5bf6d740, (q31_t)0x5bf27857, (q31_t)0x5bee1935, (q31_t)0x5be9b9da, (q31_t)0x5be55a46,
+  (q31_t)0x5be0fa7a, (q31_t)0x5bdc9a75, (q31_t)0x5bd83a37, (q31_t)0x5bd3d9c1, (q31_t)0x5bcf7912, (q31_t)0x5bcb182b, (q31_t)0x5bc6b70b, (q31_t)0x5bc255b2,
+  (q31_t)0x5bbdf421, (q31_t)0x5bb99257, (q31_t)0x5bb53054, (q31_t)0x5bb0ce19, (q31_t)0x5bac6ba6, (q31_t)0x5ba808f9, (q31_t)0x5ba3a615, (q31_t)0x5b9f42f7,
+  (q31_t)0x5b9adfa2, (q31_t)0x5b967c13, (q31_t)0x5b92184d, (q31_t)0x5b8db44d, (q31_t)0x5b895016, (q31_t)0x5b84eba6, (q31_t)0x5b8086fd, (q31_t)0x5b7c221c,
+  (q31_t)0x5b77bd02, (q31_t)0x5b7357b0, (q31_t)0x5b6ef226, (q31_t)0x5b6a8c63, (q31_t)0x5b662668, (q31_t)0x5b61c035, (q31_t)0x5b5d59c9, (q31_t)0x5b58f324,
+  (q31_t)0x5b548c48, (q31_t)0x5b502533, (q31_t)0x5b4bbde6, (q31_t)0x5b475660, (q31_t)0x5b42eea2, (q31_t)0x5b3e86ac, (q31_t)0x5b3a1e7e, (q31_t)0x5b35b617,
+  (q31_t)0x5b314d78, (q31_t)0x5b2ce4a1, (q31_t)0x5b287b91, (q31_t)0x5b241249, (q31_t)0x5b1fa8c9, (q31_t)0x5b1b3f11, (q31_t)0x5b16d521, (q31_t)0x5b126af8,
+  (q31_t)0x5b0e0098, (q31_t)0x5b0995ff, (q31_t)0x5b052b2e, (q31_t)0x5b00c025, (q31_t)0x5afc54e3, (q31_t)0x5af7e96a, (q31_t)0x5af37db8, (q31_t)0x5aef11cf,
+  (q31_t)0x5aeaa5ad, (q31_t)0x5ae63953, (q31_t)0x5ae1ccc1, (q31_t)0x5add5ff7, (q31_t)0x5ad8f2f5, (q31_t)0x5ad485bb, (q31_t)0x5ad01849, (q31_t)0x5acbaa9f,
+  (q31_t)0x5ac73cbd, (q31_t)0x5ac2cea3, (q31_t)0x5abe6050, (q31_t)0x5ab9f1c6, (q31_t)0x5ab58304, (q31_t)0x5ab1140a, (q31_t)0x5aaca4d8, (q31_t)0x5aa8356f,
+  (q31_t)0x5aa3c5cd, (q31_t)0x5a9f55f3, (q31_t)0x5a9ae5e2, (q31_t)0x5a967598, (q31_t)0x5a920517, (q31_t)0x5a8d945d, (q31_t)0x5a89236c, (q31_t)0x5a84b243,
+  (q31_t)0x5a8040e3, (q31_t)0x5a7bcf4a, (q31_t)0x5a775d7a, (q31_t)0x5a72eb71, (q31_t)0x5a6e7931, (q31_t)0x5a6a06ba, (q31_t)0x5a65940a, (q31_t)0x5a612123,
+  (q31_t)0x5a5cae04, (q31_t)0x5a583aad, (q31_t)0x5a53c71e, (q31_t)0x5a4f5358, (q31_t)0x5a4adf5a, (q31_t)0x5a466b24, (q31_t)0x5a41f6b7, (q31_t)0x5a3d8212,
+  (q31_t)0x5a390d35, (q31_t)0x5a349821, (q31_t)0x5a3022d5, (q31_t)0x5a2bad51, (q31_t)0x5a273796, (q31_t)0x5a22c1a3, (q31_t)0x5a1e4b79, (q31_t)0x5a19d517,
+  (q31_t)0x5a155e7d, (q31_t)0x5a10e7ac, (q31_t)0x5a0c70a3, (q31_t)0x5a07f963, (q31_t)0x5a0381eb, (q31_t)0x59ff0a3c, (q31_t)0x59fa9255, (q31_t)0x59f61a36,
+  (q31_t)0x59f1a1e0, (q31_t)0x59ed2953, (q31_t)0x59e8b08e, (q31_t)0x59e43792, (q31_t)0x59dfbe5e, (q31_t)0x59db44f3, (q31_t)0x59d6cb50, (q31_t)0x59d25176,
+  (q31_t)0x59cdd765, (q31_t)0x59c95d1c, (q31_t)0x59c4e29c, (q31_t)0x59c067e4, (q31_t)0x59bbecf5, (q31_t)0x59b771cf, (q31_t)0x59b2f671, (q31_t)0x59ae7add,
+  (q31_t)0x59a9ff10, (q31_t)0x59a5830d, (q31_t)0x59a106d2, (q31_t)0x599c8a60, (q31_t)0x59980db6, (q31_t)0x599390d5, (q31_t)0x598f13bd, (q31_t)0x598a966e,
+  (q31_t)0x598618e8, (q31_t)0x59819b2a, (q31_t)0x597d1d35, (q31_t)0x59789f09, (q31_t)0x597420a6, (q31_t)0x596fa20b, (q31_t)0x596b233a, (q31_t)0x5966a431,
+  (q31_t)0x596224f1, (q31_t)0x595da57a, (q31_t)0x595925cc, (q31_t)0x5954a5e6, (q31_t)0x595025ca, (q31_t)0x594ba576, (q31_t)0x594724ec, (q31_t)0x5942a42a,
+  (q31_t)0x593e2331, (q31_t)0x5939a202, (q31_t)0x5935209b, (q31_t)0x59309efd, (q31_t)0x592c1d28, (q31_t)0x59279b1c, (q31_t)0x592318d9, (q31_t)0x591e9660,
+  (q31_t)0x591a13af, (q31_t)0x591590c7, (q31_t)0x59110da8, (q31_t)0x590c8a53, (q31_t)0x590806c6, (q31_t)0x59038302, (q31_t)0x58feff08, (q31_t)0x58fa7ad7,
+  (q31_t)0x58f5f66e, (q31_t)0x58f171cf, (q31_t)0x58ececf9, (q31_t)0x58e867ed, (q31_t)0x58e3e2a9, (q31_t)0x58df5d2e, (q31_t)0x58dad77d, (q31_t)0x58d65195,
+  (q31_t)0x58d1cb76, (q31_t)0x58cd4520, (q31_t)0x58c8be94, (q31_t)0x58c437d1, (q31_t)0x58bfb0d7, (q31_t)0x58bb29a6, (q31_t)0x58b6a23e, (q31_t)0x58b21aa0,
+  (q31_t)0x58ad92cb, (q31_t)0x58a90ac0, (q31_t)0x58a4827d, (q31_t)0x589ffa04, (q31_t)0x589b7155, (q31_t)0x5896e86f, (q31_t)0x58925f52, (q31_t)0x588dd5fe,
+  (q31_t)0x58894c74, (q31_t)0x5884c2b3, (q31_t)0x588038bb, (q31_t)0x587bae8d, (q31_t)0x58772429, (q31_t)0x5872998e, (q31_t)0x586e0ebc, (q31_t)0x586983b4,
+  (q31_t)0x5864f875, (q31_t)0x58606d00, (q31_t)0x585be154, (q31_t)0x58575571, (q31_t)0x5852c958, (q31_t)0x584e3d09, (q31_t)0x5849b083, (q31_t)0x584523c7,
+  (q31_t)0x584096d4, (q31_t)0x583c09ab, (q31_t)0x58377c4c, (q31_t)0x5832eeb6, (q31_t)0x582e60e9, (q31_t)0x5829d2e6, (q31_t)0x582544ad, (q31_t)0x5820b63e,
+  (q31_t)0x581c2798, (q31_t)0x581798bb, (q31_t)0x581309a9, (q31_t)0x580e7a60, (q31_t)0x5809eae1, (q31_t)0x58055b2b, (q31_t)0x5800cb3f, (q31_t)0x57fc3b1d,
+  (q31_t)0x57f7aac5, (q31_t)0x57f31a36, (q31_t)0x57ee8971, (q31_t)0x57e9f876, (q31_t)0x57e56744, (q31_t)0x57e0d5dd, (q31_t)0x57dc443f, (q31_t)0x57d7b26b,
+  (q31_t)0x57d32061, (q31_t)0x57ce8e20, (q31_t)0x57c9fbaa, (q31_t)0x57c568fd, (q31_t)0x57c0d61a, (q31_t)0x57bc4301, (q31_t)0x57b7afb2, (q31_t)0x57b31c2d,
+  (q31_t)0x57ae8872, (q31_t)0x57a9f480, (q31_t)0x57a56059, (q31_t)0x57a0cbfb, (q31_t)0x579c3768, (q31_t)0x5797a29e, (q31_t)0x57930d9e, (q31_t)0x578e7869,
+  (q31_t)0x5789e2fd, (q31_t)0x57854d5b, (q31_t)0x5780b784, (q31_t)0x577c2176, (q31_t)0x57778b32, (q31_t)0x5772f4b9, (q31_t)0x576e5e09, (q31_t)0x5769c724,
+  (q31_t)0x57653009, (q31_t)0x576098b7, (q31_t)0x575c0130, (q31_t)0x57576973, (q31_t)0x5752d180, (q31_t)0x574e3957, (q31_t)0x5749a0f9, (q31_t)0x57450864,
+  (q31_t)0x57406f9a, (q31_t)0x573bd69a, (q31_t)0x57373d64, (q31_t)0x5732a3f8, (q31_t)0x572e0a56, (q31_t)0x5729707f, (q31_t)0x5724d672, (q31_t)0x57203c2f,
+  (q31_t)0x571ba1b7, (q31_t)0x57170708, (q31_t)0x57126c24, (q31_t)0x570dd10a, (q31_t)0x570935bb, (q31_t)0x57049a36, (q31_t)0x56fffe7b, (q31_t)0x56fb628b,
+  (q31_t)0x56f6c664, (q31_t)0x56f22a09, (q31_t)0x56ed8d77, (q31_t)0x56e8f0b0, (q31_t)0x56e453b4, (q31_t)0x56dfb681, (q31_t)0x56db1919, (q31_t)0x56d67b7c,
+  (q31_t)0x56d1dda9, (q31_t)0x56cd3fa1, (q31_t)0x56c8a162, (q31_t)0x56c402ef, (q31_t)0x56bf6446, (q31_t)0x56bac567, (q31_t)0x56b62653, (q31_t)0x56b18709,
+  (q31_t)0x56ace78a, (q31_t)0x56a847d6, (q31_t)0x56a3a7ec, (q31_t)0x569f07cc, (q31_t)0x569a6777, (q31_t)0x5695c6ed, (q31_t)0x5691262d, (q31_t)0x568c8538,
+  (q31_t)0x5687e40e, (q31_t)0x568342ae, (q31_t)0x567ea118, (q31_t)0x5679ff4e, (q31_t)0x56755d4e, (q31_t)0x5670bb19, (q31_t)0x566c18ae, (q31_t)0x5667760e,
+  (q31_t)0x5662d339, (q31_t)0x565e302e, (q31_t)0x56598cee, (q31_t)0x5654e979, (q31_t)0x565045cf, (q31_t)0x564ba1f0, (q31_t)0x5646fddb, (q31_t)0x56425991,
+  (q31_t)0x563db512, (q31_t)0x5639105d, (q31_t)0x56346b74, (q31_t)0x562fc655, (q31_t)0x562b2101, (q31_t)0x56267b78, (q31_t)0x5621d5ba, (q31_t)0x561d2fc6,
+  (q31_t)0x5618899e, (q31_t)0x5613e340, (q31_t)0x560f3cae, (q31_t)0x560a95e6, (q31_t)0x5605eee9, (q31_t)0x560147b7, (q31_t)0x55fca050, (q31_t)0x55f7f8b4,
+  (q31_t)0x55f350e3, (q31_t)0x55eea8dd, (q31_t)0x55ea00a2, (q31_t)0x55e55832, (q31_t)0x55e0af8d, (q31_t)0x55dc06b3, (q31_t)0x55d75da4, (q31_t)0x55d2b460,
+  (q31_t)0x55ce0ae7, (q31_t)0x55c96139, (q31_t)0x55c4b757, (q31_t)0x55c00d3f, (q31_t)0x55bb62f3, (q31_t)0x55b6b871, (q31_t)0x55b20dbb, (q31_t)0x55ad62d0,
+  (q31_t)0x55a8b7b0, (q31_t)0x55a40c5b, (q31_t)0x559f60d1, (q31_t)0x559ab513, (q31_t)0x55960920, (q31_t)0x55915cf8, (q31_t)0x558cb09b, (q31_t)0x55880409,
+  (q31_t)0x55835743, (q31_t)0x557eaa48, (q31_t)0x5579fd18, (q31_t)0x55754fb3, (q31_t)0x5570a21a, (q31_t)0x556bf44c, (q31_t)0x55674649, (q31_t)0x55629812,
+  (q31_t)0x555de9a6, (q31_t)0x55593b05, (q31_t)0x55548c30, (q31_t)0x554fdd26, (q31_t)0x554b2de7, (q31_t)0x55467e74, (q31_t)0x5541cecc, (q31_t)0x553d1ef0,
+  (q31_t)0x55386edf, (q31_t)0x5533be99, (q31_t)0x552f0e1f, (q31_t)0x552a5d70, (q31_t)0x5525ac8d, (q31_t)0x5520fb75, (q31_t)0x551c4a29, (q31_t)0x551798a8,
+  (q31_t)0x5512e6f3, (q31_t)0x550e3509, (q31_t)0x550982eb, (q31_t)0x5504d099, (q31_t)0x55001e12, (q31_t)0x54fb6b56, (q31_t)0x54f6b866, (q31_t)0x54f20542,
+  (q31_t)0x54ed51e9, (q31_t)0x54e89e5c, (q31_t)0x54e3ea9a, (q31_t)0x54df36a5, (q31_t)0x54da827a, (q31_t)0x54d5ce1c, (q31_t)0x54d11989, (q31_t)0x54cc64c2,
+  (q31_t)0x54c7afc6, (q31_t)0x54c2fa96, (q31_t)0x54be4532, (q31_t)0x54b98f9a, (q31_t)0x54b4d9cd, (q31_t)0x54b023cc, (q31_t)0x54ab6d97, (q31_t)0x54a6b72e,
+  (q31_t)0x54a20090, (q31_t)0x549d49bf, (q31_t)0x549892b9, (q31_t)0x5493db7f, (q31_t)0x548f2410, (q31_t)0x548a6c6e, (q31_t)0x5485b497, (q31_t)0x5480fc8c,
+  (q31_t)0x547c444d, (q31_t)0x54778bda, (q31_t)0x5472d333, (q31_t)0x546e1a58, (q31_t)0x54696149, (q31_t)0x5464a805, (q31_t)0x545fee8e, (q31_t)0x545b34e3,
+  (q31_t)0x54567b03, (q31_t)0x5451c0f0, (q31_t)0x544d06a8, (q31_t)0x54484c2d, (q31_t)0x5443917d, (q31_t)0x543ed699, (q31_t)0x543a1b82, (q31_t)0x54356037,
+  (q31_t)0x5430a4b7, (q31_t)0x542be904, (q31_t)0x54272d1d, (q31_t)0x54227102, (q31_t)0x541db4b3, (q31_t)0x5418f830, (q31_t)0x54143b79, (q31_t)0x540f7e8e,
+  (q31_t)0x540ac170, (q31_t)0x5406041d, (q31_t)0x54014697, (q31_t)0x53fc88dd, (q31_t)0x53f7caef, (q31_t)0x53f30cce, (q31_t)0x53ee4e78, (q31_t)0x53e98fef,
+  (q31_t)0x53e4d132, (q31_t)0x53e01242, (q31_t)0x53db531d, (q31_t)0x53d693c5, (q31_t)0x53d1d439, (q31_t)0x53cd147a, (q31_t)0x53c85486, (q31_t)0x53c3945f,
+  (q31_t)0x53bed405, (q31_t)0x53ba1377, (q31_t)0x53b552b5, (q31_t)0x53b091bf, (q31_t)0x53abd096, (q31_t)0x53a70f39, (q31_t)0x53a24da9, (q31_t)0x539d8be5,
+  (q31_t)0x5398c9ed, (q31_t)0x539407c2, (q31_t)0x538f4564, (q31_t)0x538a82d1, (q31_t)0x5385c00c, (q31_t)0x5380fd12, (q31_t)0x537c39e6, (q31_t)0x53777685,
+  (q31_t)0x5372b2f2, (q31_t)0x536def2a, (q31_t)0x53692b30, (q31_t)0x53646701, (q31_t)0x535fa2a0, (q31_t)0x535ade0b, (q31_t)0x53561942, (q31_t)0x53515447,
+  (q31_t)0x534c8f17, (q31_t)0x5347c9b5, (q31_t)0x5343041f, (q31_t)0x533e3e55, (q31_t)0x53397859, (q31_t)0x5334b229, (q31_t)0x532febc5, (q31_t)0x532b252f,
+  (q31_t)0x53265e65, (q31_t)0x53219767, (q31_t)0x531cd037, (q31_t)0x531808d3, (q31_t)0x5313413c, (q31_t)0x530e7972, (q31_t)0x5309b174, (q31_t)0x5304e943,
+  (q31_t)0x530020df, (q31_t)0x52fb5848, (q31_t)0x52f68f7e, (q31_t)0x52f1c680, (q31_t)0x52ecfd4f, (q31_t)0x52e833ec, (q31_t)0x52e36a55, (q31_t)0x52dea08a,
+  (q31_t)0x52d9d68d, (q31_t)0x52d50c5d, (q31_t)0x52d041f9, (q31_t)0x52cb7763, (q31_t)0x52c6ac99, (q31_t)0x52c1e19d, (q31_t)0x52bd166d, (q31_t)0x52b84b0a,
+  (q31_t)0x52b37f74, (q31_t)0x52aeb3ac, (q31_t)0x52a9e7b0, (q31_t)0x52a51b81, (q31_t)0x52a04f1f, (q31_t)0x529b828a, (q31_t)0x5296b5c3, (q31_t)0x5291e8c8,
+  (q31_t)0x528d1b9b, (q31_t)0x52884e3a, (q31_t)0x528380a7, (q31_t)0x527eb2e0, (q31_t)0x5279e4e7, (q31_t)0x527516bb, (q31_t)0x5270485c, (q31_t)0x526b79ca,
+  (q31_t)0x5266ab06, (q31_t)0x5261dc0e, (q31_t)0x525d0ce4, (q31_t)0x52583d87, (q31_t)0x52536df7, (q31_t)0x524e9e34, (q31_t)0x5249ce3f, (q31_t)0x5244fe17,
+  (q31_t)0x52402dbc, (q31_t)0x523b5d2e, (q31_t)0x52368c6e, (q31_t)0x5231bb7b, (q31_t)0x522cea55, (q31_t)0x522818fc, (q31_t)0x52234771, (q31_t)0x521e75b3,
+  (q31_t)0x5219a3c3, (q31_t)0x5214d1a0, (q31_t)0x520fff4a, (q31_t)0x520b2cc2, (q31_t)0x52065a07, (q31_t)0x52018719, (q31_t)0x51fcb3f9, (q31_t)0x51f7e0a6,
+  (q31_t)0x51f30d21, (q31_t)0x51ee3969, (q31_t)0x51e9657e, (q31_t)0x51e49162, (q31_t)0x51dfbd12, (q31_t)0x51dae890, (q31_t)0x51d613dc, (q31_t)0x51d13ef5,
+  (q31_t)0x51cc69db, (q31_t)0x51c79490, (q31_t)0x51c2bf11, (q31_t)0x51bde960, (q31_t)0x51b9137d, (q31_t)0x51b43d68, (q31_t)0x51af6720, (q31_t)0x51aa90a5,
+  (q31_t)0x51a5b9f9, (q31_t)0x51a0e31a, (q31_t)0x519c0c08, (q31_t)0x519734c4, (q31_t)0x51925d4e, (q31_t)0x518d85a6, (q31_t)0x5188adcb, (q31_t)0x5183d5be,
+  (q31_t)0x517efd7f, (q31_t)0x517a250d, (q31_t)0x51754c69, (q31_t)0x51707393, (q31_t)0x516b9a8b, (q31_t)0x5166c150, (q31_t)0x5161e7e4, (q31_t)0x515d0e45,
+  (q31_t)0x51583473, (q31_t)0x51535a70, (q31_t)0x514e803b, (q31_t)0x5149a5d3, (q31_t)0x5144cb39, (q31_t)0x513ff06d, (q31_t)0x513b156f, (q31_t)0x51363a3f,
+  (q31_t)0x51315edd, (q31_t)0x512c8348, (q31_t)0x5127a782, (q31_t)0x5122cb8a, (q31_t)0x511def5f, (q31_t)0x51191302, (q31_t)0x51143674, (q31_t)0x510f59b3,
+  (q31_t)0x510a7cc1, (q31_t)0x51059f9c, (q31_t)0x5100c246, (q31_t)0x50fbe4bd, (q31_t)0x50f70703, (q31_t)0x50f22916, (q31_t)0x50ed4af8, (q31_t)0x50e86ca8,
+  (q31_t)0x50e38e25, (q31_t)0x50deaf71, (q31_t)0x50d9d08b, (q31_t)0x50d4f173, (q31_t)0x50d0122a, (q31_t)0x50cb32ae, (q31_t)0x50c65301, (q31_t)0x50c17322,
+  (q31_t)0x50bc9311, (q31_t)0x50b7b2ce, (q31_t)0x50b2d259, (q31_t)0x50adf1b3, (q31_t)0x50a910db, (q31_t)0x50a42fd1, (q31_t)0x509f4e95, (q31_t)0x509a6d28,
+  (q31_t)0x50958b88, (q31_t)0x5090a9b8, (q31_t)0x508bc7b5, (q31_t)0x5086e581, (q31_t)0x5082031b, (q31_t)0x507d2083, (q31_t)0x50783dba, (q31_t)0x50735abf,
+  (q31_t)0x506e7793, (q31_t)0x50699435, (q31_t)0x5064b0a5, (q31_t)0x505fcce4, (q31_t)0x505ae8f1, (q31_t)0x505604cd, (q31_t)0x50512077, (q31_t)0x504c3bef,
+  (q31_t)0x50475736, (q31_t)0x5042724c, (q31_t)0x503d8d30, (q31_t)0x5038a7e2, (q31_t)0x5033c263, (q31_t)0x502edcb2, (q31_t)0x5029f6d1, (q31_t)0x502510bd,
+  (q31_t)0x50202a78, (q31_t)0x501b4402, (q31_t)0x50165d5a, (q31_t)0x50117681, (q31_t)0x500c8f77, (q31_t)0x5007a83b, (q31_t)0x5002c0cd, (q31_t)0x4ffdd92f,
+  (q31_t)0x4ff8f15f, (q31_t)0x4ff4095e, (q31_t)0x4fef212b, (q31_t)0x4fea38c7, (q31_t)0x4fe55032, (q31_t)0x4fe0676c, (q31_t)0x4fdb7e74, (q31_t)0x4fd6954b,
+  (q31_t)0x4fd1abf0, (q31_t)0x4fccc265, (q31_t)0x4fc7d8a8, (q31_t)0x4fc2eeba, (q31_t)0x4fbe049b, (q31_t)0x4fb91a4b, (q31_t)0x4fb42fc9, (q31_t)0x4faf4517,
+  (q31_t)0x4faa5a33, (q31_t)0x4fa56f1e, (q31_t)0x4fa083d8, (q31_t)0x4f9b9861, (q31_t)0x4f96acb8, (q31_t)0x4f91c0df, (q31_t)0x4f8cd4d4, (q31_t)0x4f87e899,
+  (q31_t)0x4f82fc2c, (q31_t)0x4f7e0f8f, (q31_t)0x4f7922c0, (q31_t)0x4f7435c0, (q31_t)0x4f6f488f, (q31_t)0x4f6a5b2e, (q31_t)0x4f656d9b, (q31_t)0x4f607fd7,
+  (q31_t)0x4f5b91e3, (q31_t)0x4f56a3bd, (q31_t)0x4f51b566, (q31_t)0x4f4cc6df, (q31_t)0x4f47d827, (q31_t)0x4f42e93d, (q31_t)0x4f3dfa23, (q31_t)0x4f390ad8,
+  (q31_t)0x4f341b5c, (q31_t)0x4f2f2baf, (q31_t)0x4f2a3bd2, (q31_t)0x4f254bc3, (q31_t)0x4f205b84, (q31_t)0x4f1b6b14, (q31_t)0x4f167a73, (q31_t)0x4f1189a1,
+  (q31_t)0x4f0c989f, (q31_t)0x4f07a76b, (q31_t)0x4f02b608, (q31_t)0x4efdc473, (q31_t)0x4ef8d2ad, (q31_t)0x4ef3e0b7, (q31_t)0x4eeeee90, (q31_t)0x4ee9fc39,
+  (q31_t)0x4ee509b1, (q31_t)0x4ee016f8, (q31_t)0x4edb240e, (q31_t)0x4ed630f4, (q31_t)0x4ed13da9, (q31_t)0x4ecc4a2e, (q31_t)0x4ec75682, (q31_t)0x4ec262a5,
+  (q31_t)0x4ebd6e98, (q31_t)0x4eb87a5a, (q31_t)0x4eb385ec, (q31_t)0x4eae914d, (q31_t)0x4ea99c7d, (q31_t)0x4ea4a77d, (q31_t)0x4e9fb24d, (q31_t)0x4e9abcec,
+  (q31_t)0x4e95c75b, (q31_t)0x4e90d199, (q31_t)0x4e8bdba6, (q31_t)0x4e86e583, (q31_t)0x4e81ef30, (q31_t)0x4e7cf8ac, (q31_t)0x4e7801f8, (q31_t)0x4e730b14,
+  (q31_t)0x4e6e13ff, (q31_t)0x4e691cba, (q31_t)0x4e642544, (q31_t)0x4e5f2d9e, (q31_t)0x4e5a35c7, (q31_t)0x4e553dc1, (q31_t)0x4e50458a, (q31_t)0x4e4b4d22,
+  (q31_t)0x4e46548b, (q31_t)0x4e415bc3, (q31_t)0x4e3c62cb, (q31_t)0x4e3769a2, (q31_t)0x4e32704a, (q31_t)0x4e2d76c1, (q31_t)0x4e287d08, (q31_t)0x4e23831e,
+  (q31_t)0x4e1e8905, (q31_t)0x4e198ebb, (q31_t)0x4e149441, (q31_t)0x4e0f9997, (q31_t)0x4e0a9ebd, (q31_t)0x4e05a3b2, (q31_t)0x4e00a878, (q31_t)0x4dfbad0d,
+  (q31_t)0x4df6b173, (q31_t)0x4df1b5a8, (q31_t)0x4decb9ad, (q31_t)0x4de7bd82, (q31_t)0x4de2c127, (q31_t)0x4dddc49c, (q31_t)0x4dd8c7e1, (q31_t)0x4dd3caf6,
+  (q31_t)0x4dcecdda, (q31_t)0x4dc9d08f, (q31_t)0x4dc4d314, (q31_t)0x4dbfd569, (q31_t)0x4dbad78e, (q31_t)0x4db5d983, (q31_t)0x4db0db48, (q31_t)0x4dabdcdd,
+  (q31_t)0x4da6de43, (q31_t)0x4da1df78, (q31_t)0x4d9ce07d, (q31_t)0x4d97e153, (q31_t)0x4d92e1f9, (q31_t)0x4d8de26f, (q31_t)0x4d88e2b5, (q31_t)0x4d83e2cb,
+  (q31_t)0x4d7ee2b1, (q31_t)0x4d79e268, (q31_t)0x4d74e1ef, (q31_t)0x4d6fe146, (q31_t)0x4d6ae06d, (q31_t)0x4d65df64, (q31_t)0x4d60de2c, (q31_t)0x4d5bdcc4,
+  (q31_t)0x4d56db2d, (q31_t)0x4d51d965, (q31_t)0x4d4cd76e, (q31_t)0x4d47d547, (q31_t)0x4d42d2f1, (q31_t)0x4d3dd06b, (q31_t)0x4d38cdb5, (q31_t)0x4d33cad0,
+  (q31_t)0x4d2ec7bb, (q31_t)0x4d29c476, (q31_t)0x4d24c102, (q31_t)0x4d1fbd5e, (q31_t)0x4d1ab98b, (q31_t)0x4d15b588, (q31_t)0x4d10b155, (q31_t)0x4d0bacf3,
+  (q31_t)0x4d06a862, (q31_t)0x4d01a3a0, (q31_t)0x4cfc9eb0, (q31_t)0x4cf79990, (q31_t)0x4cf29440, (q31_t)0x4ced8ec1, (q31_t)0x4ce88913, (q31_t)0x4ce38335,
+  (q31_t)0x4cde7d28, (q31_t)0x4cd976eb, (q31_t)0x4cd4707f, (q31_t)0x4ccf69e3, (q31_t)0x4cca6318, (q31_t)0x4cc55c1e, (q31_t)0x4cc054f4, (q31_t)0x4cbb4d9b,
+  (q31_t)0x4cb64613, (q31_t)0x4cb13e5b, (q31_t)0x4cac3674, (q31_t)0x4ca72e5e, (q31_t)0x4ca22619, (q31_t)0x4c9d1da4, (q31_t)0x4c981500, (q31_t)0x4c930c2d,
+  (q31_t)0x4c8e032a, (q31_t)0x4c88f9f8, (q31_t)0x4c83f097, (q31_t)0x4c7ee707, (q31_t)0x4c79dd48, (q31_t)0x4c74d359, (q31_t)0x4c6fc93b, (q31_t)0x4c6abeef,
+  (q31_t)0x4c65b473, (q31_t)0x4c60a9c8, (q31_t)0x4c5b9eed, (q31_t)0x4c5693e4, (q31_t)0x4c5188ac, (q31_t)0x4c4c7d44, (q31_t)0x4c4771ae, (q31_t)0x4c4265e8,
+  (q31_t)0x4c3d59f3, (q31_t)0x4c384dd0, (q31_t)0x4c33417d, (q31_t)0x4c2e34fb, (q31_t)0x4c29284b, (q31_t)0x4c241b6b, (q31_t)0x4c1f0e5c, (q31_t)0x4c1a011f,
+  (q31_t)0x4c14f3b2, (q31_t)0x4c0fe617, (q31_t)0x4c0ad84c, (q31_t)0x4c05ca53, (q31_t)0x4c00bc2b, (q31_t)0x4bfbadd4, (q31_t)0x4bf69f4e, (q31_t)0x4bf19099,
+  (q31_t)0x4bec81b5, (q31_t)0x4be772a3, (q31_t)0x4be26362, (q31_t)0x4bdd53f2, (q31_t)0x4bd84453, (q31_t)0x4bd33485, (q31_t)0x4bce2488, (q31_t)0x4bc9145d,
+  (q31_t)0x4bc40403, (q31_t)0x4bbef37b, (q31_t)0x4bb9e2c3, (q31_t)0x4bb4d1dd, (q31_t)0x4bafc0c8, (q31_t)0x4baaaf85, (q31_t)0x4ba59e12, (q31_t)0x4ba08c72,
+  (q31_t)0x4b9b7aa2, (q31_t)0x4b9668a4, (q31_t)0x4b915677, (q31_t)0x4b8c441c, (q31_t)0x4b873192, (q31_t)0x4b821ed9, (q31_t)0x4b7d0bf2, (q31_t)0x4b77f8dc,
+  (q31_t)0x4b72e598, (q31_t)0x4b6dd225, (q31_t)0x4b68be84, (q31_t)0x4b63aab4, (q31_t)0x4b5e96b6, (q31_t)0x4b598289, (q31_t)0x4b546e2d, (q31_t)0x4b4f59a4,
+  (q31_t)0x4b4a44eb, (q31_t)0x4b453005, (q31_t)0x4b401aef, (q31_t)0x4b3b05ac, (q31_t)0x4b35f03a, (q31_t)0x4b30da9a, (q31_t)0x4b2bc4cb, (q31_t)0x4b26aece,
+  (q31_t)0x4b2198a2, (q31_t)0x4b1c8248, (q31_t)0x4b176bc0, (q31_t)0x4b12550a, (q31_t)0x4b0d3e25, (q31_t)0x4b082712, (q31_t)0x4b030fd1, (q31_t)0x4afdf861,
+  (q31_t)0x4af8e0c3, (q31_t)0x4af3c8f7, (q31_t)0x4aeeb0fd, (q31_t)0x4ae998d4, (q31_t)0x4ae4807d, (q31_t)0x4adf67f8, (q31_t)0x4ada4f45, (q31_t)0x4ad53664,
+  (q31_t)0x4ad01d54, (q31_t)0x4acb0417, (q31_t)0x4ac5eaab, (q31_t)0x4ac0d111, (q31_t)0x4abbb749, (q31_t)0x4ab69d53, (q31_t)0x4ab1832f, (q31_t)0x4aac68dc,
+  (q31_t)0x4aa74e5c, (q31_t)0x4aa233ae, (q31_t)0x4a9d18d1, (q31_t)0x4a97fdc7, (q31_t)0x4a92e28e, (q31_t)0x4a8dc728, (q31_t)0x4a88ab93, (q31_t)0x4a838fd1,
+  (q31_t)0x4a7e73e0, (q31_t)0x4a7957c2, (q31_t)0x4a743b76, (q31_t)0x4a6f1efc, (q31_t)0x4a6a0253, (q31_t)0x4a64e57d, (q31_t)0x4a5fc879, (q31_t)0x4a5aab48,
+  (q31_t)0x4a558de8, (q31_t)0x4a50705a, (q31_t)0x4a4b529f, (q31_t)0x4a4634b6, (q31_t)0x4a41169f, (q31_t)0x4a3bf85a, (q31_t)0x4a36d9e7, (q31_t)0x4a31bb47,
+  (q31_t)0x4a2c9c79, (q31_t)0x4a277d7d, (q31_t)0x4a225e53, (q31_t)0x4a1d3efc, (q31_t)0x4a181f77, (q31_t)0x4a12ffc4, (q31_t)0x4a0ddfe4, (q31_t)0x4a08bfd5,
+  (q31_t)0x4a039f9a, (q31_t)0x49fe7f30, (q31_t)0x49f95e99, (q31_t)0x49f43dd4, (q31_t)0x49ef1ce2, (q31_t)0x49e9fbc2, (q31_t)0x49e4da74, (q31_t)0x49dfb8f9,
+  (q31_t)0x49da9750, (q31_t)0x49d5757a, (q31_t)0x49d05376, (q31_t)0x49cb3145, (q31_t)0x49c60ee6, (q31_t)0x49c0ec59, (q31_t)0x49bbc9a0, (q31_t)0x49b6a6b8,
+  (q31_t)0x49b183a3, (q31_t)0x49ac6061, (q31_t)0x49a73cf1, (q31_t)0x49a21954, (q31_t)0x499cf589, (q31_t)0x4997d191, (q31_t)0x4992ad6c, (q31_t)0x498d8919,
+  (q31_t)0x49886499, (q31_t)0x49833fec, (q31_t)0x497e1b11, (q31_t)0x4978f609, (q31_t)0x4973d0d3, (q31_t)0x496eab70, (q31_t)0x496985e0, (q31_t)0x49646023,
+  (q31_t)0x495f3a38, (q31_t)0x495a1420, (q31_t)0x4954eddb, (q31_t)0x494fc768, (q31_t)0x494aa0c9, (q31_t)0x494579fc, (q31_t)0x49405302, (q31_t)0x493b2bdb,
+  (q31_t)0x49360486, (q31_t)0x4930dd05, (q31_t)0x492bb556, (q31_t)0x49268d7a, (q31_t)0x49216571, (q31_t)0x491c3d3b, (q31_t)0x491714d8, (q31_t)0x4911ec47,
+  (q31_t)0x490cc38a, (q31_t)0x49079aa0, (q31_t)0x49027188, (q31_t)0x48fd4844, (q31_t)0x48f81ed2, (q31_t)0x48f2f534, (q31_t)0x48edcb68, (q31_t)0x48e8a170,
+  (q31_t)0x48e3774a, (q31_t)0x48de4cf8, (q31_t)0x48d92278, (q31_t)0x48d3f7cc, (q31_t)0x48ceccf3, (q31_t)0x48c9a1ed, (q31_t)0x48c476b9, (q31_t)0x48bf4b59,
+  (q31_t)0x48ba1fcd, (q31_t)0x48b4f413, (q31_t)0x48afc82c, (q31_t)0x48aa9c19, (q31_t)0x48a56fd9, (q31_t)0x48a0436c, (q31_t)0x489b16d2, (q31_t)0x4895ea0b,
+  (q31_t)0x4890bd18, (q31_t)0x488b8ff8, (q31_t)0x488662ab, (q31_t)0x48813531, (q31_t)0x487c078b, (q31_t)0x4876d9b8, (q31_t)0x4871abb8, (q31_t)0x486c7d8c,
+  (q31_t)0x48674f33, (q31_t)0x486220ad, (q31_t)0x485cf1fa, (q31_t)0x4857c31b, (q31_t)0x48529410, (q31_t)0x484d64d7, (q31_t)0x48483572, (q31_t)0x484305e1,
+  (q31_t)0x483dd623, (q31_t)0x4838a638, (q31_t)0x48337621, (q31_t)0x482e45dd, (q31_t)0x4829156d, (q31_t)0x4823e4d0, (q31_t)0x481eb407, (q31_t)0x48198311,
+  (q31_t)0x481451ef, (q31_t)0x480f20a0, (q31_t)0x4809ef25, (q31_t)0x4804bd7e, (q31_t)0x47ff8baa, (q31_t)0x47fa59a9, (q31_t)0x47f5277d, (q31_t)0x47eff523,
+  (q31_t)0x47eac29e, (q31_t)0x47e58fec, (q31_t)0x47e05d0e, (q31_t)0x47db2a03, (q31_t)0x47d5f6cc, (q31_t)0x47d0c369, (q31_t)0x47cb8fd9, (q31_t)0x47c65c1d,
+  (q31_t)0x47c12835, (q31_t)0x47bbf421, (q31_t)0x47b6bfe0, (q31_t)0x47b18b74, (q31_t)0x47ac56da, (q31_t)0x47a72215, (q31_t)0x47a1ed24, (q31_t)0x479cb806,
+  (q31_t)0x479782bc, (q31_t)0x47924d46, (q31_t)0x478d17a4, (q31_t)0x4787e1d6, (q31_t)0x4782abdb, (q31_t)0x477d75b5, (q31_t)0x47783f62, (q31_t)0x477308e3,
+  (q31_t)0x476dd239, (q31_t)0x47689b62, (q31_t)0x4763645f, (q31_t)0x475e2d30, (q31_t)0x4758f5d5, (q31_t)0x4753be4e, (q31_t)0x474e869b, (q31_t)0x47494ebc,
+  (q31_t)0x474416b1, (q31_t)0x473ede7a, (q31_t)0x4739a617, (q31_t)0x47346d89, (q31_t)0x472f34ce, (q31_t)0x4729fbe7, (q31_t)0x4724c2d5, (q31_t)0x471f8996,
+  (q31_t)0x471a502c, (q31_t)0x47151696, (q31_t)0x470fdcd4, (q31_t)0x470aa2e6, (q31_t)0x470568cd, (q31_t)0x47002e87, (q31_t)0x46faf416, (q31_t)0x46f5b979,
+  (q31_t)0x46f07eb0, (q31_t)0x46eb43bc, (q31_t)0x46e6089b, (q31_t)0x46e0cd4f, (q31_t)0x46db91d8, (q31_t)0x46d65634, (q31_t)0x46d11a65, (q31_t)0x46cbde6a,
+  (q31_t)0x46c6a244, (q31_t)0x46c165f1, (q31_t)0x46bc2974, (q31_t)0x46b6ecca, (q31_t)0x46b1aff5, (q31_t)0x46ac72f4, (q31_t)0x46a735c8, (q31_t)0x46a1f870,
+  (q31_t)0x469cbaed, (q31_t)0x46977d3e, (q31_t)0x46923f63, (q31_t)0x468d015d, (q31_t)0x4687c32c, (q31_t)0x468284cf, (q31_t)0x467d4646, (q31_t)0x46780792,
+  (q31_t)0x4672c8b3, (q31_t)0x466d89a8, (q31_t)0x46684a71, (q31_t)0x46630b0f, (q31_t)0x465dcb82, (q31_t)0x46588bc9, (q31_t)0x46534be5, (q31_t)0x464e0bd6,
+  (q31_t)0x4648cb9b, (q31_t)0x46438b35, (q31_t)0x463e4aa3, (q31_t)0x463909e7, (q31_t)0x4633c8fe, (q31_t)0x462e87eb, (q31_t)0x462946ac, (q31_t)0x46240542,
+  (q31_t)0x461ec3ad, (q31_t)0x461981ec, (q31_t)0x46144001, (q31_t)0x460efde9, (q31_t)0x4609bba7, (q31_t)0x4604793a, (q31_t)0x45ff36a1, (q31_t)0x45f9f3dd,
+  (q31_t)0x45f4b0ee, (q31_t)0x45ef6dd4, (q31_t)0x45ea2a8f, (q31_t)0x45e4e71f, (q31_t)0x45dfa383, (q31_t)0x45da5fbc, (q31_t)0x45d51bcb, (q31_t)0x45cfd7ae,
+  (q31_t)0x45ca9366, (q31_t)0x45c54ef3, (q31_t)0x45c00a55, (q31_t)0x45bac58c, (q31_t)0x45b58098, (q31_t)0x45b03b79, (q31_t)0x45aaf630, (q31_t)0x45a5b0bb,
+  (q31_t)0x45a06b1b, (q31_t)0x459b2550, (q31_t)0x4595df5a, (q31_t)0x45909939, (q31_t)0x458b52ee, (q31_t)0x45860c77, (q31_t)0x4580c5d6, (q31_t)0x457b7f0a,
+  (q31_t)0x45763813, (q31_t)0x4570f0f1, (q31_t)0x456ba9a4, (q31_t)0x4566622c, (q31_t)0x45611a8a, (q31_t)0x455bd2bc, (q31_t)0x45568ac4, (q31_t)0x455142a2,
+  (q31_t)0x454bfa54, (q31_t)0x4546b1dc, (q31_t)0x45416939, (q31_t)0x453c206b, (q31_t)0x4536d773, (q31_t)0x45318e4f, (q31_t)0x452c4502, (q31_t)0x4526fb89,
+  (q31_t)0x4521b1e6, (q31_t)0x451c6818, (q31_t)0x45171e20, (q31_t)0x4511d3fd, (q31_t)0x450c89af, (q31_t)0x45073f37, (q31_t)0x4501f494, (q31_t)0x44fca9c6,
+  (q31_t)0x44f75ecf, (q31_t)0x44f213ac, (q31_t)0x44ecc85f, (q31_t)0x44e77ce7, (q31_t)0x44e23145, (q31_t)0x44dce579, (q31_t)0x44d79982, (q31_t)0x44d24d60,
+  (q31_t)0x44cd0114, (q31_t)0x44c7b49e, (q31_t)0x44c267fd, (q31_t)0x44bd1b32, (q31_t)0x44b7ce3c, (q31_t)0x44b2811c, (q31_t)0x44ad33d2, (q31_t)0x44a7e65d,
+  (q31_t)0x44a298be, (q31_t)0x449d4af5, (q31_t)0x4497fd01, (q31_t)0x4492aee3, (q31_t)0x448d609b, (q31_t)0x44881228, (q31_t)0x4482c38b, (q31_t)0x447d74c4,
+  (q31_t)0x447825d2, (q31_t)0x4472d6b7, (q31_t)0x446d8771, (q31_t)0x44683801, (q31_t)0x4462e866, (q31_t)0x445d98a2, (q31_t)0x445848b3, (q31_t)0x4452f89b,
+  (q31_t)0x444da858, (q31_t)0x444857ea, (q31_t)0x44430753, (q31_t)0x443db692, (q31_t)0x443865a7, (q31_t)0x44331491, (q31_t)0x442dc351, (q31_t)0x442871e8,
+  (q31_t)0x44232054, (q31_t)0x441dce96, (q31_t)0x44187caf, (q31_t)0x44132a9d, (q31_t)0x440dd861, (q31_t)0x440885fc, (q31_t)0x4403336c, (q31_t)0x43fde0b2,
+  (q31_t)0x43f88dcf, (q31_t)0x43f33ac1, (q31_t)0x43ede78a, (q31_t)0x43e89429, (q31_t)0x43e3409d, (q31_t)0x43ddece8, (q31_t)0x43d8990a, (q31_t)0x43d34501,
+  (q31_t)0x43cdf0ce, (q31_t)0x43c89c72, (q31_t)0x43c347eb, (q31_t)0x43bdf33b, (q31_t)0x43b89e62, (q31_t)0x43b3495e, (q31_t)0x43adf431, (q31_t)0x43a89ed9,
+  (q31_t)0x43a34959, (q31_t)0x439df3ae, (q31_t)0x43989dda, (q31_t)0x439347dc, (q31_t)0x438df1b4, (q31_t)0x43889b63, (q31_t)0x438344e8, (q31_t)0x437dee43,
+  (q31_t)0x43789775, (q31_t)0x4373407d, (q31_t)0x436de95b, (q31_t)0x43689210, (q31_t)0x43633a9c, (q31_t)0x435de2fd, (q31_t)0x43588b36, (q31_t)0x43533344,
+  (q31_t)0x434ddb29, (q31_t)0x434882e5, (q31_t)0x43432a77, (q31_t)0x433dd1e0, (q31_t)0x4338791f, (q31_t)0x43332035, (q31_t)0x432dc721, (q31_t)0x43286de4,
+  (q31_t)0x4323147d, (q31_t)0x431dbaed, (q31_t)0x43186133, (q31_t)0x43130751, (q31_t)0x430dad44, (q31_t)0x4308530f, (q31_t)0x4302f8b0, (q31_t)0x42fd9e28,
+  (q31_t)0x42f84376, (q31_t)0x42f2e89b, (q31_t)0x42ed8d97, (q31_t)0x42e83269, (q31_t)0x42e2d713, (q31_t)0x42dd7b93, (q31_t)0x42d81fe9, (q31_t)0x42d2c417,
+  (q31_t)0x42cd681b, (q31_t)0x42c80bf6, (q31_t)0x42c2afa8, (q31_t)0x42bd5331, (q31_t)0x42b7f690, (q31_t)0x42b299c7, (q31_t)0x42ad3cd4, (q31_t)0x42a7dfb8,
+  (q31_t)0x42a28273, (q31_t)0x429d2505, (q31_t)0x4297c76e, (q31_t)0x429269ae, (q31_t)0x428d0bc4, (q31_t)0x4287adb2, (q31_t)0x42824f76, (q31_t)0x427cf112,
+  (q31_t)0x42779285, (q31_t)0x427233ce, (q31_t)0x426cd4ef, (q31_t)0x426775e6, (q31_t)0x426216b5, (q31_t)0x425cb75a, (q31_t)0x425757d7, (q31_t)0x4251f82b,
+  (q31_t)0x424c9856, (q31_t)0x42473858, (q31_t)0x4241d831, (q31_t)0x423c77e1, (q31_t)0x42371769, (q31_t)0x4231b6c7, (q31_t)0x422c55fd, (q31_t)0x4226f50a,
+  (q31_t)0x422193ee, (q31_t)0x421c32a9, (q31_t)0x4216d13c, (q31_t)0x42116fa5, (q31_t)0x420c0de6, (q31_t)0x4206abfe, (q31_t)0x420149ee, (q31_t)0x41fbe7b5,
+  (q31_t)0x41f68553, (q31_t)0x41f122c8, (q31_t)0x41ebc015, (q31_t)0x41e65d39, (q31_t)0x41e0fa35, (q31_t)0x41db9707, (q31_t)0x41d633b1, (q31_t)0x41d0d033,
+  (q31_t)0x41cb6c8c, (q31_t)0x41c608bc, (q31_t)0x41c0a4c4, (q31_t)0x41bb40a3, (q31_t)0x41b5dc5a, (q31_t)0x41b077e8, (q31_t)0x41ab134e, (q31_t)0x41a5ae8b,
+  (q31_t)0x41a049a0, (q31_t)0x419ae48c, (q31_t)0x41957f4f, (q31_t)0x419019eb, (q31_t)0x418ab45d, (q31_t)0x41854ea8, (q31_t)0x417fe8ca, (q31_t)0x417a82c3,
+  (q31_t)0x41751c94, (q31_t)0x416fb63d, (q31_t)0x416a4fbd, (q31_t)0x4164e916, (q31_t)0x415f8245, (q31_t)0x415a1b4d, (q31_t)0x4154b42c, (q31_t)0x414f4ce2,
+  (q31_t)0x4149e571, (q31_t)0x41447dd7, (q31_t)0x413f1615, (q31_t)0x4139ae2b, (q31_t)0x41344618, (q31_t)0x412edddd, (q31_t)0x4129757b, (q31_t)0x41240cef,
+  (q31_t)0x411ea43c, (q31_t)0x41193b61, (q31_t)0x4113d25d, (q31_t)0x410e6931, (q31_t)0x4108ffdd, (q31_t)0x41039661, (q31_t)0x40fe2cbd, (q31_t)0x40f8c2f1,
+  (q31_t)0x40f358fc, (q31_t)0x40edeee0, (q31_t)0x40e8849b, (q31_t)0x40e31a2f, (q31_t)0x40ddaf9b, (q31_t)0x40d844de, (q31_t)0x40d2d9f9, (q31_t)0x40cd6eed,
+  (q31_t)0x40c803b8, (q31_t)0x40c2985c, (q31_t)0x40bd2cd8, (q31_t)0x40b7c12b, (q31_t)0x40b25557, (q31_t)0x40ace95b, (q31_t)0x40a77d37, (q31_t)0x40a210eb,
+  (q31_t)0x409ca477, (q31_t)0x409737dc, (q31_t)0x4091cb18, (q31_t)0x408c5e2d, (q31_t)0x4086f11a, (q31_t)0x408183df, (q31_t)0x407c167c, (q31_t)0x4076a8f1,
+  (q31_t)0x40713b3f, (q31_t)0x406bcd65, (q31_t)0x40665f63, (q31_t)0x4060f13a, (q31_t)0x405b82e9, (q31_t)0x40561470, (q31_t)0x4050a5cf, (q31_t)0x404b3707,
+  (q31_t)0x4045c817, (q31_t)0x404058ff, (q31_t)0x403ae9c0, (q31_t)0x40357a59, (q31_t)0x40300acb, (q31_t)0x402a9b15, (q31_t)0x40252b37, (q31_t)0x401fbb32,
+  (q31_t)0x401a4b05, (q31_t)0x4014dab1, (q31_t)0x400f6a35, (q31_t)0x4009f992, (q31_t)0x400488c7, (q31_t)0x3fff17d5, (q31_t)0x3ff9a6bb, (q31_t)0x3ff4357a,
+  (q31_t)0x3feec411, (q31_t)0x3fe95281, (q31_t)0x3fe3e0c9, (q31_t)0x3fde6eeb, (q31_t)0x3fd8fce4, (q31_t)0x3fd38ab6, (q31_t)0x3fce1861, (q31_t)0x3fc8a5e5,
+  (q31_t)0x3fc33341, (q31_t)0x3fbdc076, (q31_t)0x3fb84d83, (q31_t)0x3fb2da6a, (q31_t)0x3fad6729, (q31_t)0x3fa7f3c0, (q31_t)0x3fa28031, (q31_t)0x3f9d0c7a,
+  (q31_t)0x3f97989c, (q31_t)0x3f922496, (q31_t)0x3f8cb06a, (q31_t)0x3f873c16, (q31_t)0x3f81c79b, (q31_t)0x3f7c52f9, (q31_t)0x3f76de30, (q31_t)0x3f71693f,
+  (q31_t)0x3f6bf428, (q31_t)0x3f667ee9, (q31_t)0x3f610983, (q31_t)0x3f5b93f6, (q31_t)0x3f561e42, (q31_t)0x3f50a867, (q31_t)0x3f4b3265, (q31_t)0x3f45bc3c,
+  (q31_t)0x3f4045ec, (q31_t)0x3f3acf75, (q31_t)0x3f3558d7, (q31_t)0x3f2fe211, (q31_t)0x3f2a6b25, (q31_t)0x3f24f412, (q31_t)0x3f1f7cd8, (q31_t)0x3f1a0577,
+  (q31_t)0x3f148def, (q31_t)0x3f0f1640, (q31_t)0x3f099e6b, (q31_t)0x3f04266e, (q31_t)0x3efeae4a, (q31_t)0x3ef93600, (q31_t)0x3ef3bd8f, (q31_t)0x3eee44f7,
+  (q31_t)0x3ee8cc38, (q31_t)0x3ee35352, (q31_t)0x3eddda46, (q31_t)0x3ed86113, (q31_t)0x3ed2e7b9, (q31_t)0x3ecd6e38, (q31_t)0x3ec7f491, (q31_t)0x3ec27ac2,
+  (q31_t)0x3ebd00cd, (q31_t)0x3eb786b2, (q31_t)0x3eb20c6f, (q31_t)0x3eac9206, (q31_t)0x3ea71777, (q31_t)0x3ea19cc1, (q31_t)0x3e9c21e4, (q31_t)0x3e96a6e0,
+  (q31_t)0x3e912bb6, (q31_t)0x3e8bb065, (q31_t)0x3e8634ee, (q31_t)0x3e80b950, (q31_t)0x3e7b3d8c, (q31_t)0x3e75c1a1, (q31_t)0x3e70458f, (q31_t)0x3e6ac957,
+  (q31_t)0x3e654cf8, (q31_t)0x3e5fd073, (q31_t)0x3e5a53c8, (q31_t)0x3e54d6f6, (q31_t)0x3e4f59fe, (q31_t)0x3e49dcdf, (q31_t)0x3e445f99, (q31_t)0x3e3ee22e,
+  (q31_t)0x3e39649c, (q31_t)0x3e33e6e3, (q31_t)0x3e2e6904, (q31_t)0x3e28eaff, (q31_t)0x3e236cd4, (q31_t)0x3e1dee82, (q31_t)0x3e18700a, (q31_t)0x3e12f16b,
+  (q31_t)0x3e0d72a6, (q31_t)0x3e07f3bb, (q31_t)0x3e0274aa, (q31_t)0x3dfcf572, (q31_t)0x3df77615, (q31_t)0x3df1f691, (q31_t)0x3dec76e6, (q31_t)0x3de6f716,
+  (q31_t)0x3de1771f, (q31_t)0x3ddbf703, (q31_t)0x3dd676c0, (q31_t)0x3dd0f656, (q31_t)0x3dcb75c7, (q31_t)0x3dc5f512, (q31_t)0x3dc07436, (q31_t)0x3dbaf335,
+  (q31_t)0x3db5720d, (q31_t)0x3daff0c0, (q31_t)0x3daa6f4c, (q31_t)0x3da4edb2, (q31_t)0x3d9f6bf2, (q31_t)0x3d99ea0d, (q31_t)0x3d946801, (q31_t)0x3d8ee5cf,
+  (q31_t)0x3d896377, (q31_t)0x3d83e0f9, (q31_t)0x3d7e5e56, (q31_t)0x3d78db8c, (q31_t)0x3d73589d, (q31_t)0x3d6dd587, (q31_t)0x3d68524c, (q31_t)0x3d62ceeb,
+  (q31_t)0x3d5d4b64, (q31_t)0x3d57c7b7, (q31_t)0x3d5243e4, (q31_t)0x3d4cbfeb, (q31_t)0x3d473bcd, (q31_t)0x3d41b789, (q31_t)0x3d3c331f, (q31_t)0x3d36ae8f,
+  (q31_t)0x3d3129da, (q31_t)0x3d2ba4fe, (q31_t)0x3d261ffd, (q31_t)0x3d209ad7, (q31_t)0x3d1b158a, (q31_t)0x3d159018, (q31_t)0x3d100a80, (q31_t)0x3d0a84c3,
+  (q31_t)0x3d04fee0, (q31_t)0x3cff78d7, (q31_t)0x3cf9f2a9, (q31_t)0x3cf46c55, (q31_t)0x3ceee5db, (q31_t)0x3ce95f3c, (q31_t)0x3ce3d877, (q31_t)0x3cde518d,
+  (q31_t)0x3cd8ca7d, (q31_t)0x3cd34347, (q31_t)0x3ccdbbed, (q31_t)0x3cc8346c, (q31_t)0x3cc2acc6, (q31_t)0x3cbd24fb, (q31_t)0x3cb79d0a, (q31_t)0x3cb214f4,
+  (q31_t)0x3cac8cb8, (q31_t)0x3ca70457, (q31_t)0x3ca17bd0, (q31_t)0x3c9bf324, (q31_t)0x3c966a53, (q31_t)0x3c90e15c, (q31_t)0x3c8b5840, (q31_t)0x3c85cefe,
+  (q31_t)0x3c804598, (q31_t)0x3c7abc0c, (q31_t)0x3c75325a, (q31_t)0x3c6fa883, (q31_t)0x3c6a1e87, (q31_t)0x3c649466, (q31_t)0x3c5f0a20, (q31_t)0x3c597fb4,
+  (q31_t)0x3c53f523, (q31_t)0x3c4e6a6d, (q31_t)0x3c48df91, (q31_t)0x3c435491, (q31_t)0x3c3dc96b, (q31_t)0x3c383e20, (q31_t)0x3c32b2b0, (q31_t)0x3c2d271b,
+  (q31_t)0x3c279b61, (q31_t)0x3c220f81, (q31_t)0x3c1c837d, (q31_t)0x3c16f753, (q31_t)0x3c116b04, (q31_t)0x3c0bde91, (q31_t)0x3c0651f8, (q31_t)0x3c00c53a,
+  (q31_t)0x3bfb3857, (q31_t)0x3bf5ab50, (q31_t)0x3bf01e23, (q31_t)0x3bea90d1, (q31_t)0x3be5035a, (q31_t)0x3bdf75bf, (q31_t)0x3bd9e7fe, (q31_t)0x3bd45a19,
+  (q31_t)0x3bcecc0e, (q31_t)0x3bc93ddf, (q31_t)0x3bc3af8b, (q31_t)0x3bbe2112, (q31_t)0x3bb89274, (q31_t)0x3bb303b1, (q31_t)0x3bad74c9, (q31_t)0x3ba7e5bd,
+  (q31_t)0x3ba2568c, (q31_t)0x3b9cc736, (q31_t)0x3b9737bb, (q31_t)0x3b91a81c, (q31_t)0x3b8c1857, (q31_t)0x3b86886e, (q31_t)0x3b80f861, (q31_t)0x3b7b682e,
+  (q31_t)0x3b75d7d7, (q31_t)0x3b70475c, (q31_t)0x3b6ab6bb, (q31_t)0x3b6525f6, (q31_t)0x3b5f950c, (q31_t)0x3b5a03fe, (q31_t)0x3b5472cb, (q31_t)0x3b4ee173,
+  (q31_t)0x3b494ff7, (q31_t)0x3b43be57, (q31_t)0x3b3e2c91, (q31_t)0x3b389aa8, (q31_t)0x3b330899, (q31_t)0x3b2d7666, (q31_t)0x3b27e40f, (q31_t)0x3b225193,
+  (q31_t)0x3b1cbef3, (q31_t)0x3b172c2e, (q31_t)0x3b119945, (q31_t)0x3b0c0637, (q31_t)0x3b067305, (q31_t)0x3b00dfaf, (q31_t)0x3afb4c34, (q31_t)0x3af5b894,
+  (q31_t)0x3af024d1, (q31_t)0x3aea90e9, (q31_t)0x3ae4fcdc, (q31_t)0x3adf68ac, (q31_t)0x3ad9d457, (q31_t)0x3ad43fdd, (q31_t)0x3aceab40, (q31_t)0x3ac9167e,
+  (q31_t)0x3ac38198, (q31_t)0x3abdec8d, (q31_t)0x3ab8575f, (q31_t)0x3ab2c20c, (q31_t)0x3aad2c95, (q31_t)0x3aa796fa, (q31_t)0x3aa2013a, (q31_t)0x3a9c6b57,
+  (q31_t)0x3a96d54f, (q31_t)0x3a913f23, (q31_t)0x3a8ba8d3, (q31_t)0x3a86125f, (q31_t)0x3a807bc7, (q31_t)0x3a7ae50a, (q31_t)0x3a754e2a, (q31_t)0x3a6fb726,
+  (q31_t)0x3a6a1ffd, (q31_t)0x3a6488b1, (q31_t)0x3a5ef140, (q31_t)0x3a5959ab, (q31_t)0x3a53c1f3, (q31_t)0x3a4e2a16, (q31_t)0x3a489216, (q31_t)0x3a42f9f2,
+  (q31_t)0x3a3d61a9, (q31_t)0x3a37c93d, (q31_t)0x3a3230ad, (q31_t)0x3a2c97f9, (q31_t)0x3a26ff21, (q31_t)0x3a216625, (q31_t)0x3a1bcd05, (q31_t)0x3a1633c1,
+  (q31_t)0x3a109a5a, (q31_t)0x3a0b00cf, (q31_t)0x3a056720, (q31_t)0x39ffcd4d, (q31_t)0x39fa3356, (q31_t)0x39f4993c, (q31_t)0x39eefefe, (q31_t)0x39e9649c,
+  (q31_t)0x39e3ca17, (q31_t)0x39de2f6d, (q31_t)0x39d894a0, (q31_t)0x39d2f9b0, (q31_t)0x39cd5e9b, (q31_t)0x39c7c363, (q31_t)0x39c22808, (q31_t)0x39bc8c89,
+  (q31_t)0x39b6f0e6, (q31_t)0x39b1551f, (q31_t)0x39abb935, (q31_t)0x39a61d28, (q31_t)0x39a080f6, (q31_t)0x399ae4a2, (q31_t)0x39954829, (q31_t)0x398fab8e,
+  (q31_t)0x398a0ece, (q31_t)0x398471ec, (q31_t)0x397ed4e5, (q31_t)0x397937bc, (q31_t)0x39739a6e, (q31_t)0x396dfcfe, (q31_t)0x39685f6a, (q31_t)0x3962c1b2,
+  (q31_t)0x395d23d7, (q31_t)0x395785d9, (q31_t)0x3951e7b8, (q31_t)0x394c4973, (q31_t)0x3946ab0a, (q31_t)0x39410c7f, (q31_t)0x393b6dd0, (q31_t)0x3935cefd,
+  (q31_t)0x39303008, (q31_t)0x392a90ef, (q31_t)0x3924f1b3, (q31_t)0x391f5254, (q31_t)0x3919b2d1, (q31_t)0x3914132b, (q31_t)0x390e7362, (q31_t)0x3908d376,
+  (q31_t)0x39033367, (q31_t)0x38fd9334, (q31_t)0x38f7f2de, (q31_t)0x38f25266, (q31_t)0x38ecb1ca, (q31_t)0x38e7110a, (q31_t)0x38e17028, (q31_t)0x38dbcf23,
+  (q31_t)0x38d62dfb, (q31_t)0x38d08caf, (q31_t)0x38caeb41, (q31_t)0x38c549af, (q31_t)0x38bfa7fb, (q31_t)0x38ba0623, (q31_t)0x38b46429, (q31_t)0x38aec20b,
+  (q31_t)0x38a91fcb, (q31_t)0x38a37d67, (q31_t)0x389ddae1, (q31_t)0x38983838, (q31_t)0x3892956c, (q31_t)0x388cf27d, (q31_t)0x38874f6b, (q31_t)0x3881ac36,
+  (q31_t)0x387c08de, (q31_t)0x38766564, (q31_t)0x3870c1c6, (q31_t)0x386b1e06, (q31_t)0x38657a23, (q31_t)0x385fd61d, (q31_t)0x385a31f5, (q31_t)0x38548daa,
+  (q31_t)0x384ee93b, (q31_t)0x384944ab, (q31_t)0x38439ff7, (q31_t)0x383dfb21, (q31_t)0x38385628, (q31_t)0x3832b10d, (q31_t)0x382d0bce, (q31_t)0x3827666d,
+  (q31_t)0x3821c0ea, (q31_t)0x381c1b44, (q31_t)0x3816757b, (q31_t)0x3810cf90, (q31_t)0x380b2982, (q31_t)0x38058351, (q31_t)0x37ffdcfe, (q31_t)0x37fa3688,
+  (q31_t)0x37f48ff0, (q31_t)0x37eee936, (q31_t)0x37e94259, (q31_t)0x37e39b59, (q31_t)0x37ddf437, (q31_t)0x37d84cf2, (q31_t)0x37d2a58b, (q31_t)0x37ccfe02,
+  (q31_t)0x37c75656, (q31_t)0x37c1ae87, (q31_t)0x37bc0697, (q31_t)0x37b65e84, (q31_t)0x37b0b64e, (q31_t)0x37ab0df6, (q31_t)0x37a5657c, (q31_t)0x379fbce0,
+  (q31_t)0x379a1421, (q31_t)0x37946b40, (q31_t)0x378ec23d, (q31_t)0x37891917, (q31_t)0x37836fcf, (q31_t)0x377dc665, (q31_t)0x37781cd9, (q31_t)0x3772732a,
+  (q31_t)0x376cc959, (q31_t)0x37671f66, (q31_t)0x37617551, (q31_t)0x375bcb1a, (q31_t)0x375620c1, (q31_t)0x37507645, (q31_t)0x374acba7, (q31_t)0x374520e7,
+  (q31_t)0x373f7606, (q31_t)0x3739cb02, (q31_t)0x37341fdc, (q31_t)0x372e7493, (q31_t)0x3728c929, (q31_t)0x37231d9d, (q31_t)0x371d71ef, (q31_t)0x3717c61f,
+  (q31_t)0x37121a2d, (q31_t)0x370c6e19, (q31_t)0x3706c1e2, (q31_t)0x3701158a, (q31_t)0x36fb6910, (q31_t)0x36f5bc75, (q31_t)0x36f00fb7, (q31_t)0x36ea62d7,
+  (q31_t)0x36e4b5d6, (q31_t)0x36df08b2, (q31_t)0x36d95b6d, (q31_t)0x36d3ae06, (q31_t)0x36ce007d, (q31_t)0x36c852d2, (q31_t)0x36c2a506, (q31_t)0x36bcf718,
+  (q31_t)0x36b74908, (q31_t)0x36b19ad6, (q31_t)0x36abec82, (q31_t)0x36a63e0d, (q31_t)0x36a08f76, (q31_t)0x369ae0bd, (q31_t)0x369531e3, (q31_t)0x368f82e7,
+  (q31_t)0x3689d3c9, (q31_t)0x3684248a, (q31_t)0x367e7529, (q31_t)0x3678c5a7, (q31_t)0x36731602, (q31_t)0x366d663d, (q31_t)0x3667b655, (q31_t)0x3662064c,
+  (q31_t)0x365c5622, (q31_t)0x3656a5d6, (q31_t)0x3650f569, (q31_t)0x364b44da, (q31_t)0x36459429, (q31_t)0x363fe357, (q31_t)0x363a3264, (q31_t)0x3634814f,
+  (q31_t)0x362ed019, (q31_t)0x36291ec1, (q31_t)0x36236d48, (q31_t)0x361dbbad, (q31_t)0x361809f1, (q31_t)0x36125814, (q31_t)0x360ca615, (q31_t)0x3606f3f5,
+  (q31_t)0x360141b4, (q31_t)0x35fb8f52, (q31_t)0x35f5dcce, (q31_t)0x35f02a28, (q31_t)0x35ea7762, (q31_t)0x35e4c47a, (q31_t)0x35df1171, (q31_t)0x35d95e47,
+  (q31_t)0x35d3aafc, (q31_t)0x35cdf78f, (q31_t)0x35c84401, (q31_t)0x35c29052, (q31_t)0x35bcdc82, (q31_t)0x35b72891, (q31_t)0x35b1747e, (q31_t)0x35abc04b,
+  (q31_t)0x35a60bf6, (q31_t)0x35a05781, (q31_t)0x359aa2ea, (q31_t)0x3594ee32, (q31_t)0x358f3959, (q31_t)0x3589845f, (q31_t)0x3583cf44, (q31_t)0x357e1a08,
+  (q31_t)0x357864ab, (q31_t)0x3572af2d, (q31_t)0x356cf98e, (q31_t)0x356743ce, (q31_t)0x35618ded, (q31_t)0x355bd7eb, (q31_t)0x355621c9, (q31_t)0x35506b85,
+  (q31_t)0x354ab520, (q31_t)0x3544fe9b, (q31_t)0x353f47f5, (q31_t)0x3539912e, (q31_t)0x3533da46, (q31_t)0x352e233d, (q31_t)0x35286c14, (q31_t)0x3522b4c9,
+  (q31_t)0x351cfd5e, (q31_t)0x351745d2, (q31_t)0x35118e26, (q31_t)0x350bd658, (q31_t)0x35061e6a, (q31_t)0x3500665c, (q31_t)0x34faae2c, (q31_t)0x34f4f5dc,
+  (q31_t)0x34ef3d6b, (q31_t)0x34e984da, (q31_t)0x34e3cc28, (q31_t)0x34de1355, (q31_t)0x34d85a62, (q31_t)0x34d2a14e, (q31_t)0x34cce819, (q31_t)0x34c72ec4,
+  (q31_t)0x34c1754e, (q31_t)0x34bbbbb8, (q31_t)0x34b60202, (q31_t)0x34b0482a, (q31_t)0x34aa8e33, (q31_t)0x34a4d41a, (q31_t)0x349f19e2, (q31_t)0x34995f88,
+  (q31_t)0x3493a50f, (q31_t)0x348dea75, (q31_t)0x34882fba, (q31_t)0x348274e0, (q31_t)0x347cb9e4, (q31_t)0x3476fec9, (q31_t)0x3471438d, (q31_t)0x346b8830,
+  (q31_t)0x3465ccb4, (q31_t)0x34601117, (q31_t)0x345a5559, (q31_t)0x3454997c, (q31_t)0x344edd7e, (q31_t)0x34492160, (q31_t)0x34436521, (q31_t)0x343da8c3,
+  (q31_t)0x3437ec44, (q31_t)0x34322fa5, (q31_t)0x342c72e6, (q31_t)0x3426b606, (q31_t)0x3420f907, (q31_t)0x341b3be7, (q31_t)0x34157ea7, (q31_t)0x340fc147,
+  (q31_t)0x340a03c7, (q31_t)0x34044626, (q31_t)0x33fe8866, (q31_t)0x33f8ca86, (q31_t)0x33f30c85, (q31_t)0x33ed4e65, (q31_t)0x33e79024, (q31_t)0x33e1d1c4,
+  (q31_t)0x33dc1343, (q31_t)0x33d654a2, (q31_t)0x33d095e2, (q31_t)0x33cad701, (q31_t)0x33c51801, (q31_t)0x33bf58e1, (q31_t)0x33b999a0, (q31_t)0x33b3da40,
+  (q31_t)0x33ae1ac0, (q31_t)0x33a85b20, (q31_t)0x33a29b60, (q31_t)0x339cdb81, (q31_t)0x33971b81, (q31_t)0x33915b62, (q31_t)0x338b9b22, (q31_t)0x3385dac4,
+  (q31_t)0x33801a45, (q31_t)0x337a59a6, (q31_t)0x337498e8, (q31_t)0x336ed80a, (q31_t)0x3369170c, (q31_t)0x336355ef, (q31_t)0x335d94b2, (q31_t)0x3357d355,
+  (q31_t)0x335211d8, (q31_t)0x334c503c, (q31_t)0x33468e80, (q31_t)0x3340cca5, (q31_t)0x333b0aaa, (q31_t)0x3335488f, (q31_t)0x332f8655, (q31_t)0x3329c3fb,
+  (q31_t)0x33240182, (q31_t)0x331e3ee9, (q31_t)0x33187c31, (q31_t)0x3312b959, (q31_t)0x330cf661, (q31_t)0x3307334a, (q31_t)0x33017014, (q31_t)0x32fbacbe,
+  (q31_t)0x32f5e948, (q31_t)0x32f025b4, (q31_t)0x32ea61ff, (q31_t)0x32e49e2c, (q31_t)0x32deda39, (q31_t)0x32d91626, (q31_t)0x32d351f5, (q31_t)0x32cd8da4,
+  (q31_t)0x32c7c933, (q31_t)0x32c204a3, (q31_t)0x32bc3ff4, (q31_t)0x32b67b26, (q31_t)0x32b0b638, (q31_t)0x32aaf12b, (q31_t)0x32a52bff, (q31_t)0x329f66b4,
+  (q31_t)0x3299a149, (q31_t)0x3293dbbf, (q31_t)0x328e1616, (q31_t)0x3288504e, (q31_t)0x32828a67, (q31_t)0x327cc460, (q31_t)0x3276fe3a, (q31_t)0x327137f6,
+  (q31_t)0x326b7192, (q31_t)0x3265ab0f, (q31_t)0x325fe46c, (q31_t)0x325a1dab, (q31_t)0x325456cb, (q31_t)0x324e8fcc, (q31_t)0x3248c8ad, (q31_t)0x32430170,
+  (q31_t)0x323d3a14, (q31_t)0x32377298, (q31_t)0x3231aafe, (q31_t)0x322be345, (q31_t)0x32261b6c, (q31_t)0x32205375, (q31_t)0x321a8b5f, (q31_t)0x3214c32a,
+  (q31_t)0x320efad6, (q31_t)0x32093263, (q31_t)0x320369d2, (q31_t)0x31fda121, (q31_t)0x31f7d852, (q31_t)0x31f20f64, (q31_t)0x31ec4657, (q31_t)0x31e67d2b,
+  (q31_t)0x31e0b3e0, (q31_t)0x31daea77, (q31_t)0x31d520ef, (q31_t)0x31cf5748, (q31_t)0x31c98d83, (q31_t)0x31c3c39e, (q31_t)0x31bdf99b, (q31_t)0x31b82f7a,
+  (q31_t)0x31b2653a, (q31_t)0x31ac9adb, (q31_t)0x31a6d05d, (q31_t)0x31a105c1, (q31_t)0x319b3b06, (q31_t)0x3195702d, (q31_t)0x318fa535, (q31_t)0x3189da1e,
+  (q31_t)0x31840ee9, (q31_t)0x317e4395, (q31_t)0x31787823, (q31_t)0x3172ac92, (q31_t)0x316ce0e3, (q31_t)0x31671515, (q31_t)0x31614929, (q31_t)0x315b7d1e,
+  (q31_t)0x3155b0f5, (q31_t)0x314fe4ae, (q31_t)0x314a1848, (q31_t)0x31444bc3, (q31_t)0x313e7f21, (q31_t)0x3138b260, (q31_t)0x3132e580, (q31_t)0x312d1882,
+  (q31_t)0x31274b66, (q31_t)0x31217e2c, (q31_t)0x311bb0d3, (q31_t)0x3115e35c, (q31_t)0x311015c6, (q31_t)0x310a4813, (q31_t)0x31047a41, (q31_t)0x30feac51,
+  (q31_t)0x30f8de42, (q31_t)0x30f31016, (q31_t)0x30ed41cb, (q31_t)0x30e77362, (q31_t)0x30e1a4db, (q31_t)0x30dbd636, (q31_t)0x30d60772, (q31_t)0x30d03891,
+  (q31_t)0x30ca6991, (q31_t)0x30c49a74, (q31_t)0x30becb38, (q31_t)0x30b8fbde, (q31_t)0x30b32c66, (q31_t)0x30ad5cd0, (q31_t)0x30a78d1c, (q31_t)0x30a1bd4a,
+  (q31_t)0x309bed5a, (q31_t)0x30961d4c, (q31_t)0x30904d20, (q31_t)0x308a7cd6, (q31_t)0x3084ac6e, (q31_t)0x307edbe9, (q31_t)0x30790b45, (q31_t)0x30733a83,
+  (q31_t)0x306d69a4, (q31_t)0x306798a7, (q31_t)0x3061c78b, (q31_t)0x305bf652, (q31_t)0x305624fb, (q31_t)0x30505387, (q31_t)0x304a81f4, (q31_t)0x3044b044,
+  (q31_t)0x303ede76, (q31_t)0x30390c8a, (q31_t)0x30333a80, (q31_t)0x302d6859, (q31_t)0x30279614, (q31_t)0x3021c3b1, (q31_t)0x301bf131, (q31_t)0x30161e93,
+  (q31_t)0x30104bd7, (q31_t)0x300a78fe, (q31_t)0x3004a607, (q31_t)0x2ffed2f2, (q31_t)0x2ff8ffc0, (q31_t)0x2ff32c70, (q31_t)0x2fed5902, (q31_t)0x2fe78577,
+  (q31_t)0x2fe1b1cf, (q31_t)0x2fdbde09, (q31_t)0x2fd60a25, (q31_t)0x2fd03624, (q31_t)0x2fca6206, (q31_t)0x2fc48dc9, (q31_t)0x2fbeb970, (q31_t)0x2fb8e4f9,
+  (q31_t)0x2fb31064, (q31_t)0x2fad3bb3, (q31_t)0x2fa766e3, (q31_t)0x2fa191f7, (q31_t)0x2f9bbced, (q31_t)0x2f95e7c5, (q31_t)0x2f901280, (q31_t)0x2f8a3d1e,
+  (q31_t)0x2f84679f, (q31_t)0x2f7e9202, (q31_t)0x2f78bc48, (q31_t)0x2f72e671, (q31_t)0x2f6d107c, (q31_t)0x2f673a6a, (q31_t)0x2f61643b, (q31_t)0x2f5b8def,
+  (q31_t)0x2f55b785, (q31_t)0x2f4fe0ff, (q31_t)0x2f4a0a5b, (q31_t)0x2f44339a, (q31_t)0x2f3e5cbb, (q31_t)0x2f3885c0, (q31_t)0x2f32aea8, (q31_t)0x2f2cd772,
+  (q31_t)0x2f27001f, (q31_t)0x2f2128af, (q31_t)0x2f1b5122, (q31_t)0x2f157979, (q31_t)0x2f0fa1b2, (q31_t)0x2f09c9ce, (q31_t)0x2f03f1cd, (q31_t)0x2efe19ae,
+  (q31_t)0x2ef84173, (q31_t)0x2ef2691b, (q31_t)0x2eec90a7, (q31_t)0x2ee6b815, (q31_t)0x2ee0df66, (q31_t)0x2edb069a, (q31_t)0x2ed52db1, (q31_t)0x2ecf54ac,
+  (q31_t)0x2ec97b89, (q31_t)0x2ec3a24a, (q31_t)0x2ebdc8ee, (q31_t)0x2eb7ef75, (q31_t)0x2eb215df, (q31_t)0x2eac3c2d, (q31_t)0x2ea6625d, (q31_t)0x2ea08871,
+  (q31_t)0x2e9aae68, (q31_t)0x2e94d443, (q31_t)0x2e8efa00, (q31_t)0x2e891fa1, (q31_t)0x2e834525, (q31_t)0x2e7d6a8d, (q31_t)0x2e778fd8, (q31_t)0x2e71b506,
+  (q31_t)0x2e6bda17, (q31_t)0x2e65ff0c, (q31_t)0x2e6023e5, (q31_t)0x2e5a48a0, (q31_t)0x2e546d3f, (q31_t)0x2e4e91c2, (q31_t)0x2e48b628, (q31_t)0x2e42da71,
+  (q31_t)0x2e3cfe9e, (q31_t)0x2e3722ae, (q31_t)0x2e3146a2, (q31_t)0x2e2b6a79, (q31_t)0x2e258e34, (q31_t)0x2e1fb1d3, (q31_t)0x2e19d554, (q31_t)0x2e13f8ba,
+  (q31_t)0x2e0e1c03, (q31_t)0x2e083f30, (q31_t)0x2e026240, (q31_t)0x2dfc8534, (q31_t)0x2df6a80b, (q31_t)0x2df0cac6, (q31_t)0x2deaed65, (q31_t)0x2de50fe8,
+  (q31_t)0x2ddf324e, (q31_t)0x2dd95498, (q31_t)0x2dd376c5, (q31_t)0x2dcd98d7, (q31_t)0x2dc7bacc, (q31_t)0x2dc1dca4, (q31_t)0x2dbbfe61, (q31_t)0x2db62001,
+  (q31_t)0x2db04186, (q31_t)0x2daa62ee, (q31_t)0x2da4843a, (q31_t)0x2d9ea569, (q31_t)0x2d98c67d, (q31_t)0x2d92e774, (q31_t)0x2d8d084f, (q31_t)0x2d87290f,
+  (q31_t)0x2d8149b2, (q31_t)0x2d7b6a39, (q31_t)0x2d758aa4, (q31_t)0x2d6faaf3, (q31_t)0x2d69cb26, (q31_t)0x2d63eb3d, (q31_t)0x2d5e0b38, (q31_t)0x2d582b17,
+  (q31_t)0x2d524ada, (q31_t)0x2d4c6a81, (q31_t)0x2d468a0c, (q31_t)0x2d40a97b, (q31_t)0x2d3ac8ce, (q31_t)0x2d34e805, (q31_t)0x2d2f0721, (q31_t)0x2d292620,
+  (q31_t)0x2d234504, (q31_t)0x2d1d63cc, (q31_t)0x2d178278, (q31_t)0x2d11a108, (q31_t)0x2d0bbf7d, (q31_t)0x2d05ddd5, (q31_t)0x2cfffc12, (q31_t)0x2cfa1a33,
+  (q31_t)0x2cf43839, (q31_t)0x2cee5622, (q31_t)0x2ce873f0, (q31_t)0x2ce291a2, (q31_t)0x2cdcaf39, (q31_t)0x2cd6ccb4, (q31_t)0x2cd0ea13, (q31_t)0x2ccb0756,
+  (q31_t)0x2cc5247e, (q31_t)0x2cbf418b, (q31_t)0x2cb95e7b, (q31_t)0x2cb37b51, (q31_t)0x2cad980a, (q31_t)0x2ca7b4a8, (q31_t)0x2ca1d12a, (q31_t)0x2c9bed91,
+  (q31_t)0x2c9609dd, (q31_t)0x2c90260d, (q31_t)0x2c8a4221, (q31_t)0x2c845e1a, (q31_t)0x2c7e79f7, (q31_t)0x2c7895b9, (q31_t)0x2c72b160, (q31_t)0x2c6ccceb,
+  (q31_t)0x2c66e85b, (q31_t)0x2c6103af, (q31_t)0x2c5b1ee8, (q31_t)0x2c553a06, (q31_t)0x2c4f5508, (q31_t)0x2c496fef, (q31_t)0x2c438abb, (q31_t)0x2c3da56b,
+  (q31_t)0x2c37c000, (q31_t)0x2c31da7a, (q31_t)0x2c2bf4d8, (q31_t)0x2c260f1c, (q31_t)0x2c202944, (q31_t)0x2c1a4351, (q31_t)0x2c145d42, (q31_t)0x2c0e7719,
+  (q31_t)0x2c0890d4, (q31_t)0x2c02aa74, (q31_t)0x2bfcc3f9, (q31_t)0x2bf6dd63, (q31_t)0x2bf0f6b1, (q31_t)0x2beb0fe5, (q31_t)0x2be528fd, (q31_t)0x2bdf41fb,
+  (q31_t)0x2bd95add, (q31_t)0x2bd373a4, (q31_t)0x2bcd8c51, (q31_t)0x2bc7a4e2, (q31_t)0x2bc1bd58, (q31_t)0x2bbbd5b3, (q31_t)0x2bb5edf4, (q31_t)0x2bb00619,
+  (q31_t)0x2baa1e23, (q31_t)0x2ba43613, (q31_t)0x2b9e4de7, (q31_t)0x2b9865a1, (q31_t)0x2b927d3f, (q31_t)0x2b8c94c3, (q31_t)0x2b86ac2c, (q31_t)0x2b80c37a,
+  (q31_t)0x2b7adaae, (q31_t)0x2b74f1c6, (q31_t)0x2b6f08c4, (q31_t)0x2b691fa6, (q31_t)0x2b63366f, (q31_t)0x2b5d4d1c, (q31_t)0x2b5763ae, (q31_t)0x2b517a26,
+  (q31_t)0x2b4b9083, (q31_t)0x2b45a6c6, (q31_t)0x2b3fbced, (q31_t)0x2b39d2fa, (q31_t)0x2b33e8ed, (q31_t)0x2b2dfec5, (q31_t)0x2b281482, (q31_t)0x2b222a24,
+  (q31_t)0x2b1c3fac, (q31_t)0x2b165519, (q31_t)0x2b106a6c, (q31_t)0x2b0a7fa4, (q31_t)0x2b0494c2, (q31_t)0x2afea9c5, (q31_t)0x2af8bead, (q31_t)0x2af2d37b,
+  (q31_t)0x2aece82f, (q31_t)0x2ae6fcc8, (q31_t)0x2ae11146, (q31_t)0x2adb25aa, (q31_t)0x2ad539f4, (q31_t)0x2acf4e23, (q31_t)0x2ac96238, (q31_t)0x2ac37633,
+  (q31_t)0x2abd8a13, (q31_t)0x2ab79dd8, (q31_t)0x2ab1b184, (q31_t)0x2aabc515, (q31_t)0x2aa5d88b, (q31_t)0x2a9febe8, (q31_t)0x2a99ff2a, (q31_t)0x2a941252,
+  (q31_t)0x2a8e255f, (q31_t)0x2a883853, (q31_t)0x2a824b2c, (q31_t)0x2a7c5deb, (q31_t)0x2a76708f, (q31_t)0x2a70831a, (q31_t)0x2a6a958a, (q31_t)0x2a64a7e0,
+  (q31_t)0x2a5eba1c, (q31_t)0x2a58cc3e, (q31_t)0x2a52de46, (q31_t)0x2a4cf033, (q31_t)0x2a470207, (q31_t)0x2a4113c0, (q31_t)0x2a3b2560, (q31_t)0x2a3536e5,
+  (q31_t)0x2a2f4850, (q31_t)0x2a2959a1, (q31_t)0x2a236ad9, (q31_t)0x2a1d7bf6, (q31_t)0x2a178cf9, (q31_t)0x2a119de2, (q31_t)0x2a0baeb2, (q31_t)0x2a05bf67,
+  (q31_t)0x29ffd003, (q31_t)0x29f9e084, (q31_t)0x29f3f0ec, (q31_t)0x29ee013a, (q31_t)0x29e8116e, (q31_t)0x29e22188, (q31_t)0x29dc3188, (q31_t)0x29d6416f,
+  (q31_t)0x29d0513b, (q31_t)0x29ca60ee, (q31_t)0x29c47087, (q31_t)0x29be8007, (q31_t)0x29b88f6c, (q31_t)0x29b29eb8, (q31_t)0x29acadea, (q31_t)0x29a6bd02,
+  (q31_t)0x29a0cc01, (q31_t)0x299adae6, (q31_t)0x2994e9b1, (q31_t)0x298ef863, (q31_t)0x298906fb, (q31_t)0x2983157a, (q31_t)0x297d23df, (q31_t)0x2977322a,
+  (q31_t)0x2971405b, (q31_t)0x296b4e74, (q31_t)0x29655c72, (q31_t)0x295f6a57, (q31_t)0x29597823, (q31_t)0x295385d5, (q31_t)0x294d936d, (q31_t)0x2947a0ec,
+  (q31_t)0x2941ae52, (q31_t)0x293bbb9e, (q31_t)0x2935c8d1, (q31_t)0x292fd5ea, (q31_t)0x2929e2ea, (q31_t)0x2923efd0, (q31_t)0x291dfc9d, (q31_t)0x29180951,
+  (q31_t)0x291215eb, (q31_t)0x290c226c, (q31_t)0x29062ed4, (q31_t)0x29003b23, (q31_t)0x28fa4758, (q31_t)0x28f45374, (q31_t)0x28ee5f76, (q31_t)0x28e86b5f,
+  (q31_t)0x28e27730, (q31_t)0x28dc82e6, (q31_t)0x28d68e84, (q31_t)0x28d09a09, (q31_t)0x28caa574, (q31_t)0x28c4b0c6, (q31_t)0x28bebbff, (q31_t)0x28b8c71f,
+  (q31_t)0x28b2d226, (q31_t)0x28acdd13, (q31_t)0x28a6e7e8, (q31_t)0x28a0f2a3, (q31_t)0x289afd46, (q31_t)0x289507cf, (q31_t)0x288f123f, (q31_t)0x28891c97,
+  (q31_t)0x288326d5, (q31_t)0x287d30fa, (q31_t)0x28773b07, (q31_t)0x287144fa, (q31_t)0x286b4ed5, (q31_t)0x28655896, (q31_t)0x285f623f, (q31_t)0x28596bce,
+  (q31_t)0x28537545, (q31_t)0x284d7ea3, (q31_t)0x284787e8, (q31_t)0x28419114, (q31_t)0x283b9a28, (q31_t)0x2835a322, (q31_t)0x282fac04, (q31_t)0x2829b4cd,
+  (q31_t)0x2823bd7d, (q31_t)0x281dc615, (q31_t)0x2817ce93, (q31_t)0x2811d6f9, (q31_t)0x280bdf46, (q31_t)0x2805e77b, (q31_t)0x27ffef97, (q31_t)0x27f9f79a,
+  (q31_t)0x27f3ff85, (q31_t)0x27ee0756, (q31_t)0x27e80f10, (q31_t)0x27e216b0, (q31_t)0x27dc1e38, (q31_t)0x27d625a8, (q31_t)0x27d02cff, (q31_t)0x27ca343d,
+  (q31_t)0x27c43b63, (q31_t)0x27be4270, (q31_t)0x27b84965, (q31_t)0x27b25041, (q31_t)0x27ac5705, (q31_t)0x27a65db0, (q31_t)0x27a06443, (q31_t)0x279a6abd,
+  (q31_t)0x2794711f, (q31_t)0x278e7768, (q31_t)0x27887d99, (q31_t)0x278283b2, (q31_t)0x277c89b3, (q31_t)0x27768f9b, (q31_t)0x2770956a, (q31_t)0x276a9b21,
+  (q31_t)0x2764a0c0, (q31_t)0x275ea647, (q31_t)0x2758abb6, (q31_t)0x2752b10c, (q31_t)0x274cb64a, (q31_t)0x2746bb6f, (q31_t)0x2740c07d, (q31_t)0x273ac572,
+  (q31_t)0x2734ca4f, (q31_t)0x272ecf14, (q31_t)0x2728d3c0, (q31_t)0x2722d855, (q31_t)0x271cdcd1, (q31_t)0x2716e136, (q31_t)0x2710e582, (q31_t)0x270ae9b6,
+  (q31_t)0x2704edd2, (q31_t)0x26fef1d5, (q31_t)0x26f8f5c1, (q31_t)0x26f2f995, (q31_t)0x26ecfd51, (q31_t)0x26e700f5, (q31_t)0x26e10480, (q31_t)0x26db07f4,
+  (q31_t)0x26d50b50, (q31_t)0x26cf0e94, (q31_t)0x26c911c0, (q31_t)0x26c314d4, (q31_t)0x26bd17d0, (q31_t)0x26b71ab4, (q31_t)0x26b11d80, (q31_t)0x26ab2034,
+  (q31_t)0x26a522d1, (q31_t)0x269f2556, (q31_t)0x269927c3, (q31_t)0x26932a18, (q31_t)0x268d2c55, (q31_t)0x26872e7b, (q31_t)0x26813088, (q31_t)0x267b327e,
+  (q31_t)0x2675345d, (q31_t)0x266f3623, (q31_t)0x266937d2, (q31_t)0x26633969, (q31_t)0x265d3ae9, (q31_t)0x26573c50, (q31_t)0x26513da1, (q31_t)0x264b3ed9,
+  (q31_t)0x26453ffa, (q31_t)0x263f4103, (q31_t)0x263941f5, (q31_t)0x263342cf, (q31_t)0x262d4392, (q31_t)0x2627443d, (q31_t)0x262144d0, (q31_t)0x261b454c,
+  (q31_t)0x261545b0, (q31_t)0x260f45fd, (q31_t)0x26094633, (q31_t)0x26034651, (q31_t)0x25fd4657, (q31_t)0x25f74646, (q31_t)0x25f1461e, (q31_t)0x25eb45de,
+  (q31_t)0x25e54587, (q31_t)0x25df4519, (q31_t)0x25d94493, (q31_t)0x25d343f6, (q31_t)0x25cd4341, (q31_t)0x25c74276, (q31_t)0x25c14192, (q31_t)0x25bb4098,
+  (q31_t)0x25b53f86, (q31_t)0x25af3e5d, (q31_t)0x25a93d1d, (q31_t)0x25a33bc6, (q31_t)0x259d3a57, (q31_t)0x259738d1, (q31_t)0x25913734, (q31_t)0x258b3580,
+  (q31_t)0x258533b5, (q31_t)0x257f31d2, (q31_t)0x25792fd8, (q31_t)0x25732dc8, (q31_t)0x256d2ba0, (q31_t)0x25672961, (q31_t)0x2561270b, (q31_t)0x255b249e,
+  (q31_t)0x2555221a, (q31_t)0x254f1f7e, (q31_t)0x25491ccc, (q31_t)0x25431a03, (q31_t)0x253d1723, (q31_t)0x2537142c, (q31_t)0x2531111e, (q31_t)0x252b0df9,
+  (q31_t)0x25250abd, (q31_t)0x251f076a, (q31_t)0x25190400, (q31_t)0x25130080, (q31_t)0x250cfce8, (q31_t)0x2506f93a, (q31_t)0x2500f574, (q31_t)0x24faf198,
+  (q31_t)0x24f4eda6, (q31_t)0x24eee99c, (q31_t)0x24e8e57c, (q31_t)0x24e2e144, (q31_t)0x24dcdcf6, (q31_t)0x24d6d892, (q31_t)0x24d0d416, (q31_t)0x24cacf84,
+  (q31_t)0x24c4cadb, (q31_t)0x24bec61c, (q31_t)0x24b8c146, (q31_t)0x24b2bc59, (q31_t)0x24acb756, (q31_t)0x24a6b23b, (q31_t)0x24a0ad0b, (q31_t)0x249aa7c4,
+  (q31_t)0x2494a266, (q31_t)0x248e9cf1, (q31_t)0x24889766, (q31_t)0x248291c5, (q31_t)0x247c8c0d, (q31_t)0x2476863e, (q31_t)0x24708059, (q31_t)0x246a7a5e,
+  (q31_t)0x2464744c, (q31_t)0x245e6e23, (q31_t)0x245867e4, (q31_t)0x2452618f, (q31_t)0x244c5b24, (q31_t)0x244654a1, (q31_t)0x24404e09, (q31_t)0x243a475a,
+  (q31_t)0x24344095, (q31_t)0x242e39ba, (q31_t)0x242832c8, (q31_t)0x24222bc0, (q31_t)0x241c24a1, (q31_t)0x24161d6d, (q31_t)0x24101622, (q31_t)0x240a0ec1,
+  (q31_t)0x24040749, (q31_t)0x23fdffbc, (q31_t)0x23f7f818, (q31_t)0x23f1f05e, (q31_t)0x23ebe88e, (q31_t)0x23e5e0a7, (q31_t)0x23dfd8ab, (q31_t)0x23d9d098,
+  (q31_t)0x23d3c86f, (q31_t)0x23cdc031, (q31_t)0x23c7b7dc, (q31_t)0x23c1af71, (q31_t)0x23bba6f0, (q31_t)0x23b59e59, (q31_t)0x23af95ac, (q31_t)0x23a98ce8,
+  (q31_t)0x23a3840f, (q31_t)0x239d7b20, (q31_t)0x2397721b, (q31_t)0x23916900, (q31_t)0x238b5fcf, (q31_t)0x23855688, (q31_t)0x237f4d2b, (q31_t)0x237943b9,
+  (q31_t)0x23733a30, (q31_t)0x236d3092, (q31_t)0x236726dd, (q31_t)0x23611d13, (q31_t)0x235b1333, (q31_t)0x2355093e, (q31_t)0x234eff32, (q31_t)0x2348f511,
+  (q31_t)0x2342eada, (q31_t)0x233ce08d, (q31_t)0x2336d62a, (q31_t)0x2330cbb2, (q31_t)0x232ac124, (q31_t)0x2324b680, (q31_t)0x231eabc7, (q31_t)0x2318a0f8,
+  (q31_t)0x23129613, (q31_t)0x230c8b19, (q31_t)0x23068009, (q31_t)0x230074e3, (q31_t)0x22fa69a8, (q31_t)0x22f45e57, (q31_t)0x22ee52f1, (q31_t)0x22e84775,
+  (q31_t)0x22e23be4, (q31_t)0x22dc303d, (q31_t)0x22d62480, (q31_t)0x22d018ae, (q31_t)0x22ca0cc7, (q31_t)0x22c400ca, (q31_t)0x22bdf4b8, (q31_t)0x22b7e890,
+  (q31_t)0x22b1dc53, (q31_t)0x22abd001, (q31_t)0x22a5c399, (q31_t)0x229fb71b, (q31_t)0x2299aa89, (q31_t)0x22939de1, (q31_t)0x228d9123, (q31_t)0x22878451,
+  (q31_t)0x22817769, (q31_t)0x227b6a6c, (q31_t)0x22755d59, (q31_t)0x226f5032, (q31_t)0x226942f5, (q31_t)0x226335a2, (q31_t)0x225d283b, (q31_t)0x22571abe,
+  (q31_t)0x22510d2d, (q31_t)0x224aff86, (q31_t)0x2244f1c9, (q31_t)0x223ee3f8, (q31_t)0x2238d612, (q31_t)0x2232c816, (q31_t)0x222cba06, (q31_t)0x2226abe0,
+  (q31_t)0x22209da5, (q31_t)0x221a8f56, (q31_t)0x221480f1, (q31_t)0x220e7277, (q31_t)0x220863e8, (q31_t)0x22025544, (q31_t)0x21fc468b, (q31_t)0x21f637be,
+  (q31_t)0x21f028db, (q31_t)0x21ea19e3, (q31_t)0x21e40ad7, (q31_t)0x21ddfbb5, (q31_t)0x21d7ec7f, (q31_t)0x21d1dd34, (q31_t)0x21cbcdd3, (q31_t)0x21c5be5e,
+  (q31_t)0x21bfaed5, (q31_t)0x21b99f36, (q31_t)0x21b38f83, (q31_t)0x21ad7fba, (q31_t)0x21a76fdd, (q31_t)0x21a15fec, (q31_t)0x219b4fe5, (q31_t)0x21953fca,
+  (q31_t)0x218f2f9a, (q31_t)0x21891f55, (q31_t)0x21830efc, (q31_t)0x217cfe8e, (q31_t)0x2176ee0b, (q31_t)0x2170dd74, (q31_t)0x216accc8, (q31_t)0x2164bc08,
+  (q31_t)0x215eab33, (q31_t)0x21589a49, (q31_t)0x2152894b, (q31_t)0x214c7838, (q31_t)0x21466710, (q31_t)0x214055d4, (q31_t)0x213a4484, (q31_t)0x2134331f,
+  (q31_t)0x212e21a6, (q31_t)0x21281018, (q31_t)0x2121fe76, (q31_t)0x211becbf, (q31_t)0x2115daf4, (q31_t)0x210fc914, (q31_t)0x2109b720, (q31_t)0x2103a518,
+  (q31_t)0x20fd92fb, (q31_t)0x20f780ca, (q31_t)0x20f16e84, (q31_t)0x20eb5c2b, (q31_t)0x20e549bd, (q31_t)0x20df373a, (q31_t)0x20d924a4, (q31_t)0x20d311f9,
+  (q31_t)0x20ccff3a, (q31_t)0x20c6ec66, (q31_t)0x20c0d97f, (q31_t)0x20bac683, (q31_t)0x20b4b373, (q31_t)0x20aea04f, (q31_t)0x20a88d17, (q31_t)0x20a279ca,
+  (q31_t)0x209c666a, (q31_t)0x209652f5, (q31_t)0x20903f6c, (q31_t)0x208a2bcf, (q31_t)0x2084181e, (q31_t)0x207e0459, (q31_t)0x2077f080, (q31_t)0x2071dc93,
+  (q31_t)0x206bc892, (q31_t)0x2065b47d, (q31_t)0x205fa054, (q31_t)0x20598c17, (q31_t)0x205377c6, (q31_t)0x204d6361, (q31_t)0x20474ee8, (q31_t)0x20413a5b,
+  (q31_t)0x203b25bb, (q31_t)0x20351106, (q31_t)0x202efc3e, (q31_t)0x2028e761, (q31_t)0x2022d271, (q31_t)0x201cbd6d, (q31_t)0x2016a856, (q31_t)0x2010932a,
+  (q31_t)0x200a7deb, (q31_t)0x20046898, (q31_t)0x1ffe5331, (q31_t)0x1ff83db6, (q31_t)0x1ff22828, (q31_t)0x1fec1286, (q31_t)0x1fe5fcd0, (q31_t)0x1fdfe707,
+  (q31_t)0x1fd9d12a, (q31_t)0x1fd3bb39, (q31_t)0x1fcda535, (q31_t)0x1fc78f1d, (q31_t)0x1fc178f1, (q31_t)0x1fbb62b2, (q31_t)0x1fb54c60, (q31_t)0x1faf35f9,
+  (q31_t)0x1fa91f80, (q31_t)0x1fa308f2, (q31_t)0x1f9cf252, (q31_t)0x1f96db9d, (q31_t)0x1f90c4d5, (q31_t)0x1f8aadfa, (q31_t)0x1f84970b, (q31_t)0x1f7e8009,
+  (q31_t)0x1f7868f4, (q31_t)0x1f7251ca, (q31_t)0x1f6c3a8e, (q31_t)0x1f66233e, (q31_t)0x1f600bdb, (q31_t)0x1f59f465, (q31_t)0x1f53dcdb, (q31_t)0x1f4dc53d,
+  (q31_t)0x1f47ad8d, (q31_t)0x1f4195c9, (q31_t)0x1f3b7df2, (q31_t)0x1f356608, (q31_t)0x1f2f4e0a, (q31_t)0x1f2935f9, (q31_t)0x1f231dd5, (q31_t)0x1f1d059e,
+  (q31_t)0x1f16ed54, (q31_t)0x1f10d4f6, (q31_t)0x1f0abc85, (q31_t)0x1f04a401, (q31_t)0x1efe8b6a, (q31_t)0x1ef872c0, (q31_t)0x1ef25a03, (q31_t)0x1eec4132,
+  (q31_t)0x1ee6284f, (q31_t)0x1ee00f58, (q31_t)0x1ed9f64f, (q31_t)0x1ed3dd32, (q31_t)0x1ecdc402, (q31_t)0x1ec7aac0, (q31_t)0x1ec1916a, (q31_t)0x1ebb7802,
+  (q31_t)0x1eb55e86, (q31_t)0x1eaf44f8, (q31_t)0x1ea92b56, (q31_t)0x1ea311a2, (q31_t)0x1e9cf7db, (q31_t)0x1e96de01, (q31_t)0x1e90c414, (q31_t)0x1e8aaa14,
+  (q31_t)0x1e849001, (q31_t)0x1e7e75dc, (q31_t)0x1e785ba3, (q31_t)0x1e724158, (q31_t)0x1e6c26fa, (q31_t)0x1e660c8a, (q31_t)0x1e5ff206, (q31_t)0x1e59d770,
+  (q31_t)0x1e53bcc7, (q31_t)0x1e4da20c, (q31_t)0x1e47873d, (q31_t)0x1e416c5d, (q31_t)0x1e3b5169, (q31_t)0x1e353663, (q31_t)0x1e2f1b4a, (q31_t)0x1e29001e,
+  (q31_t)0x1e22e4e0, (q31_t)0x1e1cc990, (q31_t)0x1e16ae2c, (q31_t)0x1e1092b6, (q31_t)0x1e0a772e, (q31_t)0x1e045b93, (q31_t)0x1dfe3fe6, (q31_t)0x1df82426,
+  (q31_t)0x1df20853, (q31_t)0x1debec6f, (q31_t)0x1de5d077, (q31_t)0x1ddfb46e, (q31_t)0x1dd99851, (q31_t)0x1dd37c23, (q31_t)0x1dcd5fe2, (q31_t)0x1dc7438e,
+  (q31_t)0x1dc12729, (q31_t)0x1dbb0ab0, (q31_t)0x1db4ee26, (q31_t)0x1daed189, (q31_t)0x1da8b4da, (q31_t)0x1da29819, (q31_t)0x1d9c7b45, (q31_t)0x1d965e5f,
+  (q31_t)0x1d904167, (q31_t)0x1d8a245c, (q31_t)0x1d840740, (q31_t)0x1d7dea11, (q31_t)0x1d77ccd0, (q31_t)0x1d71af7d, (q31_t)0x1d6b9217, (q31_t)0x1d6574a0,
+  (q31_t)0x1d5f5716, (q31_t)0x1d59397a, (q31_t)0x1d531bcc, (q31_t)0x1d4cfe0d, (q31_t)0x1d46e03a, (q31_t)0x1d40c256, (q31_t)0x1d3aa460, (q31_t)0x1d348658,
+  (q31_t)0x1d2e683e, (q31_t)0x1d284a12, (q31_t)0x1d222bd3, (q31_t)0x1d1c0d83, (q31_t)0x1d15ef21, (q31_t)0x1d0fd0ad, (q31_t)0x1d09b227, (q31_t)0x1d03938f,
+  (q31_t)0x1cfd74e5, (q31_t)0x1cf7562a, (q31_t)0x1cf1375c, (q31_t)0x1ceb187d, (q31_t)0x1ce4f98c, (q31_t)0x1cdeda89, (q31_t)0x1cd8bb74, (q31_t)0x1cd29c4d,
+  (q31_t)0x1ccc7d15, (q31_t)0x1cc65dca, (q31_t)0x1cc03e6e, (q31_t)0x1cba1f01, (q31_t)0x1cb3ff81, (q31_t)0x1caddff0, (q31_t)0x1ca7c04d, (q31_t)0x1ca1a099,
+  (q31_t)0x1c9b80d3, (q31_t)0x1c9560fb, (q31_t)0x1c8f4112, (q31_t)0x1c892117, (q31_t)0x1c83010a, (q31_t)0x1c7ce0ec, (q31_t)0x1c76c0bc, (q31_t)0x1c70a07b,
+  (q31_t)0x1c6a8028, (q31_t)0x1c645fc3, (q31_t)0x1c5e3f4d, (q31_t)0x1c581ec6, (q31_t)0x1c51fe2d, (q31_t)0x1c4bdd83, (q31_t)0x1c45bcc7, (q31_t)0x1c3f9bf9,
+  (q31_t)0x1c397b1b, (q31_t)0x1c335a2b, (q31_t)0x1c2d3929, (q31_t)0x1c271816, (q31_t)0x1c20f6f2, (q31_t)0x1c1ad5bc, (q31_t)0x1c14b475, (q31_t)0x1c0e931d,
+  (q31_t)0x1c0871b4, (q31_t)0x1c025039, (q31_t)0x1bfc2ead, (q31_t)0x1bf60d0f, (q31_t)0x1befeb60, (q31_t)0x1be9c9a1, (q31_t)0x1be3a7cf, (q31_t)0x1bdd85ed,
+  (q31_t)0x1bd763fa, (q31_t)0x1bd141f5, (q31_t)0x1bcb1fdf, (q31_t)0x1bc4fdb8, (q31_t)0x1bbedb80, (q31_t)0x1bb8b937, (q31_t)0x1bb296dc, (q31_t)0x1bac7471,
+  (q31_t)0x1ba651f5, (q31_t)0x1ba02f67, (q31_t)0x1b9a0cc8, (q31_t)0x1b93ea19, (q31_t)0x1b8dc758, (q31_t)0x1b87a487, (q31_t)0x1b8181a4, (q31_t)0x1b7b5eb0,
+  (q31_t)0x1b753bac, (q31_t)0x1b6f1897, (q31_t)0x1b68f570, (q31_t)0x1b62d239, (q31_t)0x1b5caef1, (q31_t)0x1b568b98, (q31_t)0x1b50682e, (q31_t)0x1b4a44b3,
+  (q31_t)0x1b442127, (q31_t)0x1b3dfd8b, (q31_t)0x1b37d9de, (q31_t)0x1b31b620, (q31_t)0x1b2b9251, (q31_t)0x1b256e71, (q31_t)0x1b1f4a81, (q31_t)0x1b192680,
+  (q31_t)0x1b13026e, (q31_t)0x1b0cde4c, (q31_t)0x1b06ba19, (q31_t)0x1b0095d5, (q31_t)0x1afa7180, (q31_t)0x1af44d1b, (q31_t)0x1aee28a6, (q31_t)0x1ae8041f,
+  (q31_t)0x1ae1df88, (q31_t)0x1adbbae1, (q31_t)0x1ad59629, (q31_t)0x1acf7160, (q31_t)0x1ac94c87, (q31_t)0x1ac3279d, (q31_t)0x1abd02a3, (q31_t)0x1ab6dd98,
+  (q31_t)0x1ab0b87d, (q31_t)0x1aaa9352, (q31_t)0x1aa46e16, (q31_t)0x1a9e48c9, (q31_t)0x1a98236c, (q31_t)0x1a91fdff, (q31_t)0x1a8bd881, (q31_t)0x1a85b2f3,
+  (q31_t)0x1a7f8d54, (q31_t)0x1a7967a6, (q31_t)0x1a7341e6, (q31_t)0x1a6d1c17, (q31_t)0x1a66f637, (q31_t)0x1a60d047, (q31_t)0x1a5aaa47, (q31_t)0x1a548436,
+  (q31_t)0x1a4e5e15, (q31_t)0x1a4837e4, (q31_t)0x1a4211a3, (q31_t)0x1a3beb52, (q31_t)0x1a35c4f0, (q31_t)0x1a2f9e7e, (q31_t)0x1a2977fc, (q31_t)0x1a23516a,
+  (q31_t)0x1a1d2ac8, (q31_t)0x1a170416, (q31_t)0x1a10dd53, (q31_t)0x1a0ab681, (q31_t)0x1a048f9e, (q31_t)0x19fe68ac, (q31_t)0x19f841a9, (q31_t)0x19f21a96,
+  (q31_t)0x19ebf374, (q31_t)0x19e5cc41, (q31_t)0x19dfa4fe, (q31_t)0x19d97dac, (q31_t)0x19d35649, (q31_t)0x19cd2ed7, (q31_t)0x19c70754, (q31_t)0x19c0dfc2,
+  (q31_t)0x19bab820, (q31_t)0x19b4906e, (q31_t)0x19ae68ac, (q31_t)0x19a840da, (q31_t)0x19a218f9, (q31_t)0x199bf107, (q31_t)0x1995c906, (q31_t)0x198fa0f5,
+  (q31_t)0x198978d4, (q31_t)0x198350a4, (q31_t)0x197d2864, (q31_t)0x19770014, (q31_t)0x1970d7b4, (q31_t)0x196aaf45, (q31_t)0x196486c6, (q31_t)0x195e5e37,
+  (q31_t)0x19583599, (q31_t)0x19520ceb, (q31_t)0x194be42d, (q31_t)0x1945bb60, (q31_t)0x193f9283, (q31_t)0x19396997, (q31_t)0x1933409b, (q31_t)0x192d178f,
+  (q31_t)0x1926ee74, (q31_t)0x1920c54a, (q31_t)0x191a9c10, (q31_t)0x191472c6, (q31_t)0x190e496d, (q31_t)0x19082005, (q31_t)0x1901f68d, (q31_t)0x18fbcd06,
+  (q31_t)0x18f5a36f, (q31_t)0x18ef79c9, (q31_t)0x18e95014, (q31_t)0x18e3264f, (q31_t)0x18dcfc7b, (q31_t)0x18d6d297, (q31_t)0x18d0a8a4, (q31_t)0x18ca7ea2,
+  (q31_t)0x18c45491, (q31_t)0x18be2a70, (q31_t)0x18b80040, (q31_t)0x18b1d601, (q31_t)0x18ababb2, (q31_t)0x18a58154, (q31_t)0x189f56e8, (q31_t)0x18992c6b,
+  (q31_t)0x189301e0, (q31_t)0x188cd746, (q31_t)0x1886ac9c, (q31_t)0x188081e4, (q31_t)0x187a571c, (q31_t)0x18742c45, (q31_t)0x186e015f, (q31_t)0x1867d66a,
+  (q31_t)0x1861ab66, (q31_t)0x185b8053, (q31_t)0x18555530, (q31_t)0x184f29ff, (q31_t)0x1848febf, (q31_t)0x1842d370, (q31_t)0x183ca812, (q31_t)0x18367ca5,
+  (q31_t)0x18305129, (q31_t)0x182a259e, (q31_t)0x1823fa04, (q31_t)0x181dce5b, (q31_t)0x1817a2a4, (q31_t)0x181176dd, (q31_t)0x180b4b08, (q31_t)0x18051f24,
+  (q31_t)0x17fef331, (q31_t)0x17f8c72f, (q31_t)0x17f29b1e, (q31_t)0x17ec6eff, (q31_t)0x17e642d1, (q31_t)0x17e01694, (q31_t)0x17d9ea49, (q31_t)0x17d3bdee,
+  (q31_t)0x17cd9186, (q31_t)0x17c7650e, (q31_t)0x17c13888, (q31_t)0x17bb0bf3, (q31_t)0x17b4df4f, (q31_t)0x17aeb29d, (q31_t)0x17a885dc, (q31_t)0x17a2590d,
+  (q31_t)0x179c2c2f, (q31_t)0x1795ff42, (q31_t)0x178fd247, (q31_t)0x1789a53d, (q31_t)0x17837825, (q31_t)0x177d4afe, (q31_t)0x17771dc9, (q31_t)0x1770f086,
+  (q31_t)0x176ac333, (q31_t)0x176495d3, (q31_t)0x175e6864, (q31_t)0x17583ae7, (q31_t)0x17520d5b, (q31_t)0x174bdfc1, (q31_t)0x1745b218, (q31_t)0x173f8461,
+  (q31_t)0x1739569c, (q31_t)0x173328c8, (q31_t)0x172cfae6, (q31_t)0x1726ccf6, (q31_t)0x17209ef8, (q31_t)0x171a70eb, (q31_t)0x171442d0, (q31_t)0x170e14a7,
+  (q31_t)0x1707e670, (q31_t)0x1701b82a, (q31_t)0x16fb89d6, (q31_t)0x16f55b74, (q31_t)0x16ef2d04, (q31_t)0x16e8fe86, (q31_t)0x16e2cff9, (q31_t)0x16dca15f,
+  (q31_t)0x16d672b6, (q31_t)0x16d043ff, (q31_t)0x16ca153a, (q31_t)0x16c3e667, (q31_t)0x16bdb787, (q31_t)0x16b78898, (q31_t)0x16b1599b, (q31_t)0x16ab2a90,
+  (q31_t)0x16a4fb77, (q31_t)0x169ecc50, (q31_t)0x16989d1b, (q31_t)0x16926dd8, (q31_t)0x168c3e87, (q31_t)0x16860f29, (q31_t)0x167fdfbc, (q31_t)0x1679b042,
+  (q31_t)0x167380ba, (q31_t)0x166d5123, (q31_t)0x1667217f, (q31_t)0x1660f1ce, (q31_t)0x165ac20e, (q31_t)0x16549241, (q31_t)0x164e6266, (q31_t)0x1648327d,
+  (q31_t)0x16420286, (q31_t)0x163bd282, (q31_t)0x1635a270, (q31_t)0x162f7250, (q31_t)0x16294222, (q31_t)0x162311e7, (q31_t)0x161ce19e, (q31_t)0x1616b148,
+  (q31_t)0x161080e4, (q31_t)0x160a5072, (q31_t)0x16041ff3, (q31_t)0x15fdef66, (q31_t)0x15f7becc, (q31_t)0x15f18e24, (q31_t)0x15eb5d6e, (q31_t)0x15e52cab,
+  (q31_t)0x15defbdb, (q31_t)0x15d8cafd, (q31_t)0x15d29a11, (q31_t)0x15cc6918, (q31_t)0x15c63812, (q31_t)0x15c006fe, (q31_t)0x15b9d5dd, (q31_t)0x15b3a4ae,
+  (q31_t)0x15ad7372, (q31_t)0x15a74228, (q31_t)0x15a110d2, (q31_t)0x159adf6e, (q31_t)0x1594adfc, (q31_t)0x158e7c7d, (q31_t)0x15884af1, (q31_t)0x15821958,
+  (q31_t)0x157be7b1, (q31_t)0x1575b5fe, (q31_t)0x156f843c, (q31_t)0x1569526e, (q31_t)0x15632093, (q31_t)0x155ceeaa, (q31_t)0x1556bcb4, (q31_t)0x15508ab1,
+  (q31_t)0x154a58a1, (q31_t)0x15442683, (q31_t)0x153df459, (q31_t)0x1537c221, (q31_t)0x15318fdd, (q31_t)0x152b5d8b, (q31_t)0x15252b2c, (q31_t)0x151ef8c0,
+  (q31_t)0x1518c648, (q31_t)0x151293c2, (q31_t)0x150c612f, (q31_t)0x15062e8f, (q31_t)0x14fffbe2, (q31_t)0x14f9c928, (q31_t)0x14f39662, (q31_t)0x14ed638e,
+  (q31_t)0x14e730ae, (q31_t)0x14e0fdc0, (q31_t)0x14dacac6, (q31_t)0x14d497bf, (q31_t)0x14ce64ab, (q31_t)0x14c8318a, (q31_t)0x14c1fe5c, (q31_t)0x14bbcb22,
+  (q31_t)0x14b597da, (q31_t)0x14af6486, (q31_t)0x14a93125, (q31_t)0x14a2fdb8, (q31_t)0x149cca3e, (q31_t)0x149696b7, (q31_t)0x14906323, (q31_t)0x148a2f82,
+  (q31_t)0x1483fbd5, (q31_t)0x147dc81c, (q31_t)0x14779455, (q31_t)0x14716082, (q31_t)0x146b2ca3, (q31_t)0x1464f8b7, (q31_t)0x145ec4be, (q31_t)0x145890b9,
+  (q31_t)0x14525ca7, (q31_t)0x144c2888, (q31_t)0x1445f45d, (q31_t)0x143fc026, (q31_t)0x14398be2, (q31_t)0x14335792, (q31_t)0x142d2335, (q31_t)0x1426eecb,
+  (q31_t)0x1420ba56, (q31_t)0x141a85d3, (q31_t)0x14145145, (q31_t)0x140e1caa, (q31_t)0x1407e803, (q31_t)0x1401b34f, (q31_t)0x13fb7e8f, (q31_t)0x13f549c3,
+  (q31_t)0x13ef14ea, (q31_t)0x13e8e005, (q31_t)0x13e2ab14, (q31_t)0x13dc7616, (q31_t)0x13d6410d, (q31_t)0x13d00bf7, (q31_t)0x13c9d6d4, (q31_t)0x13c3a1a6,
+  (q31_t)0x13bd6c6b, (q31_t)0x13b73725, (q31_t)0x13b101d2, (q31_t)0x13aacc73, (q31_t)0x13a49707, (q31_t)0x139e6190, (q31_t)0x13982c0d, (q31_t)0x1391f67d,
+  (q31_t)0x138bc0e1, (q31_t)0x13858b3a, (q31_t)0x137f5586, (q31_t)0x13791fc6, (q31_t)0x1372e9fb, (q31_t)0x136cb423, (q31_t)0x13667e3f, (q31_t)0x13604850,
+  (q31_t)0x135a1254, (q31_t)0x1353dc4c, (q31_t)0x134da639, (q31_t)0x1347701a, (q31_t)0x134139ee, (q31_t)0x133b03b7, (q31_t)0x1334cd74, (q31_t)0x132e9725,
+  (q31_t)0x132860ca, (q31_t)0x13222a64, (q31_t)0x131bf3f2, (q31_t)0x1315bd73, (q31_t)0x130f86ea, (q31_t)0x13095054, (q31_t)0x130319b3, (q31_t)0x12fce305,
+  (q31_t)0x12f6ac4d, (q31_t)0x12f07588, (q31_t)0x12ea3eb8, (q31_t)0x12e407dc, (q31_t)0x12ddd0f4, (q31_t)0x12d79a01, (q31_t)0x12d16303, (q31_t)0x12cb2bf8,
+  (q31_t)0x12c4f4e2, (q31_t)0x12bebdc1, (q31_t)0x12b88693, (q31_t)0x12b24f5b, (q31_t)0x12ac1817, (q31_t)0x12a5e0c7, (q31_t)0x129fa96c, (q31_t)0x12997205,
+  (q31_t)0x12933a93, (q31_t)0x128d0315, (q31_t)0x1286cb8c, (q31_t)0x128093f7, (q31_t)0x127a5c57, (q31_t)0x127424ac, (q31_t)0x126decf5, (q31_t)0x1267b533,
+  (q31_t)0x12617d66, (q31_t)0x125b458d, (q31_t)0x12550da9, (q31_t)0x124ed5ba, (q31_t)0x12489dbf, (q31_t)0x124265b9, (q31_t)0x123c2da8, (q31_t)0x1235f58b,
+  (q31_t)0x122fbd63, (q31_t)0x12298530, (q31_t)0x12234cf2, (q31_t)0x121d14a9, (q31_t)0x1216dc54, (q31_t)0x1210a3f5, (q31_t)0x120a6b8a, (q31_t)0x12043314,
+  (q31_t)0x11fdfa93, (q31_t)0x11f7c207, (q31_t)0x11f18970, (q31_t)0x11eb50cd, (q31_t)0x11e51820, (q31_t)0x11dedf68, (q31_t)0x11d8a6a4, (q31_t)0x11d26dd6,
+  (q31_t)0x11cc34fc, (q31_t)0x11c5fc18, (q31_t)0x11bfc329, (q31_t)0x11b98a2e, (q31_t)0x11b35129, (q31_t)0x11ad1819, (q31_t)0x11a6defe, (q31_t)0x11a0a5d8,
+  (q31_t)0x119a6ca7, (q31_t)0x1194336b, (q31_t)0x118dfa25, (q31_t)0x1187c0d3, (q31_t)0x11818777, (q31_t)0x117b4e10, (q31_t)0x1175149e, (q31_t)0x116edb22,
+  (q31_t)0x1168a19b, (q31_t)0x11626809, (q31_t)0x115c2e6c, (q31_t)0x1155f4c4, (q31_t)0x114fbb12, (q31_t)0x11498156, (q31_t)0x1143478e, (q31_t)0x113d0dbc,
+  (q31_t)0x1136d3df, (q31_t)0x113099f8, (q31_t)0x112a6006, (q31_t)0x11242609, (q31_t)0x111dec02, (q31_t)0x1117b1f0, (q31_t)0x111177d4, (q31_t)0x110b3dad,
+  (q31_t)0x1105037c, (q31_t)0x10fec940, (q31_t)0x10f88efa, (q31_t)0x10f254a9, (q31_t)0x10ec1a4e, (q31_t)0x10e5dfe8, (q31_t)0x10dfa578, (q31_t)0x10d96afe,
+  (q31_t)0x10d33079, (q31_t)0x10ccf5ea, (q31_t)0x10c6bb50, (q31_t)0x10c080ac, (q31_t)0x10ba45fe, (q31_t)0x10b40b45, (q31_t)0x10add082, (q31_t)0x10a795b5,
+  (q31_t)0x10a15ade, (q31_t)0x109b1ffc, (q31_t)0x1094e510, (q31_t)0x108eaa1a, (q31_t)0x10886f19, (q31_t)0x1082340f, (q31_t)0x107bf8fa, (q31_t)0x1075bddb,
+  (q31_t)0x106f82b2, (q31_t)0x1069477f, (q31_t)0x10630c41, (q31_t)0x105cd0fa, (q31_t)0x105695a8, (q31_t)0x10505a4d, (q31_t)0x104a1ee7, (q31_t)0x1043e377,
+  (q31_t)0x103da7fd, (q31_t)0x10376c79, (q31_t)0x103130ec, (q31_t)0x102af554, (q31_t)0x1024b9b2, (q31_t)0x101e7e06, (q31_t)0x10184251, (q31_t)0x10120691,
+  (q31_t)0x100bcac7, (q31_t)0x10058ef4, (q31_t)0xfff5317, (q31_t)0xff91730, (q31_t)0xff2db3e, (q31_t)0xfec9f44, (q31_t)0xfe6633f, (q31_t)0xfe02730,
+  (q31_t)0xfd9eb18, (q31_t)0xfd3aef6, (q31_t)0xfcd72ca, (q31_t)0xfc73695, (q31_t)0xfc0fa55, (q31_t)0xfbabe0c, (q31_t)0xfb481ba, (q31_t)0xfae455d,
+  (q31_t)0xfa808f7, (q31_t)0xfa1cc87, (q31_t)0xf9b900e, (q31_t)0xf95538b, (q31_t)0xf8f16fe, (q31_t)0xf88da68, (q31_t)0xf829dc8, (q31_t)0xf7c611f,
+  (q31_t)0xf76246c, (q31_t)0xf6fe7af, (q31_t)0xf69aae9, (q31_t)0xf636e1a, (q31_t)0xf5d3141, (q31_t)0xf56f45e, (q31_t)0xf50b773, (q31_t)0xf4a7a7d,
+  (q31_t)0xf443d7e, (q31_t)0xf3e0076, (q31_t)0xf37c365, (q31_t)0xf318649, (q31_t)0xf2b4925, (q31_t)0xf250bf7, (q31_t)0xf1ecec0, (q31_t)0xf189180,
+  (q31_t)0xf125436, (q31_t)0xf0c16e3, (q31_t)0xf05d987, (q31_t)0xeff9c21, (q31_t)0xef95eb2, (q31_t)0xef3213a, (q31_t)0xeece3b9, (q31_t)0xee6a62f,
+  (q31_t)0xee0689b, (q31_t)0xeda2afe, (q31_t)0xed3ed58, (q31_t)0xecdafa9, (q31_t)0xec771f1, (q31_t)0xec1342f, (q31_t)0xebaf665, (q31_t)0xeb4b891,
+  (q31_t)0xeae7ab4, (q31_t)0xea83ccf, (q31_t)0xea1fee0, (q31_t)0xe9bc0e8, (q31_t)0xe9582e7, (q31_t)0xe8f44dd, (q31_t)0xe8906cb, (q31_t)0xe82c8af,
+  (q31_t)0xe7c8a8a, (q31_t)0xe764c5c, (q31_t)0xe700e26, (q31_t)0xe69cfe6, (q31_t)0xe63919e, (q31_t)0xe5d534d, (q31_t)0xe5714f3, (q31_t)0xe50d690,
+  (q31_t)0xe4a9824, (q31_t)0xe4459af, (q31_t)0xe3e1b32, (q31_t)0xe37dcac, (q31_t)0xe319e1d, (q31_t)0xe2b5f85, (q31_t)0xe2520e5, (q31_t)0xe1ee23c,
+  (q31_t)0xe18a38a, (q31_t)0xe1264cf, (q31_t)0xe0c260c, (q31_t)0xe05e740, (q31_t)0xdffa86b, (q31_t)0xdf9698e, (q31_t)0xdf32aa8, (q31_t)0xdecebba,
+  (q31_t)0xde6acc3, (q31_t)0xde06dc3, (q31_t)0xdda2ebb, (q31_t)0xdd3efab, (q31_t)0xdcdb091, (q31_t)0xdc77170, (q31_t)0xdc13245, (q31_t)0xdbaf313,
+  (q31_t)0xdb4b3d7, (q31_t)0xdae7494, (q31_t)0xda83548, (q31_t)0xda1f5f3, (q31_t)0xd9bb696, (q31_t)0xd957731, (q31_t)0xd8f37c3, (q31_t)0xd88f84d,
+  (q31_t)0xd82b8cf, (q31_t)0xd7c7948, (q31_t)0xd7639b9, (q31_t)0xd6ffa22, (q31_t)0xd69ba82, (q31_t)0xd637ada, (q31_t)0xd5d3b2a, (q31_t)0xd56fb71,
+  (q31_t)0xd50bbb1, (q31_t)0xd4a7be8, (q31_t)0xd443c17, (q31_t)0xd3dfc3e, (q31_t)0xd37bc5c, (q31_t)0xd317c73, (q31_t)0xd2b3c81, (q31_t)0xd24fc87,
+  (q31_t)0xd1ebc85, (q31_t)0xd187c7b, (q31_t)0xd123c69, (q31_t)0xd0bfc4f, (q31_t)0xd05bc2d, (q31_t)0xcff7c02, (q31_t)0xcf93bd0, (q31_t)0xcf2fb96,
+  (q31_t)0xcecbb53, (q31_t)0xce67b09, (q31_t)0xce03ab7, (q31_t)0xcd9fa5d, (q31_t)0xcd3b9fb, (q31_t)0xccd7991, (q31_t)0xcc7391f, (q31_t)0xcc0f8a5,
+  (q31_t)0xcbab824, (q31_t)0xcb4779a, (q31_t)0xcae3709, (q31_t)0xca7f670, (q31_t)0xca1b5cf, (q31_t)0xc9b7526, (q31_t)0xc953475, (q31_t)0xc8ef3bd,
+  (q31_t)0xc88b2fd, (q31_t)0xc827235, (q31_t)0xc7c3166, (q31_t)0xc75f08f, (q31_t)0xc6fafb0, (q31_t)0xc696ec9, (q31_t)0xc632ddb, (q31_t)0xc5cece5,
+  (q31_t)0xc56abe8, (q31_t)0xc506ae3, (q31_t)0xc4a29d6, (q31_t)0xc43e8c2, (q31_t)0xc3da7a6, (q31_t)0xc376683, (q31_t)0xc312558, (q31_t)0xc2ae425,
+  (q31_t)0xc24a2eb, (q31_t)0xc1e61aa, (q31_t)0xc182061, (q31_t)0xc11df11, (q31_t)0xc0b9db9, (q31_t)0xc055c5a, (q31_t)0xbff1af3, (q31_t)0xbf8d985,
+  (q31_t)0xbf29810, (q31_t)0xbec5693, (q31_t)0xbe6150f, (q31_t)0xbdfd383, (q31_t)0xbd991f0, (q31_t)0xbd35056, (q31_t)0xbcd0eb5, (q31_t)0xbc6cd0c,
+  (q31_t)0xbc08b5c, (q31_t)0xbba49a5, (q31_t)0xbb407e7, (q31_t)0xbadc621, (q31_t)0xba78454, (q31_t)0xba14280, (q31_t)0xb9b00a5, (q31_t)0xb94bec2,
+  (q31_t)0xb8e7cd9, (q31_t)0xb883ae8, (q31_t)0xb81f8f0, (q31_t)0xb7bb6f2, (q31_t)0xb7574ec, (q31_t)0xb6f32df, (q31_t)0xb68f0cb, (q31_t)0xb62aeaf,
+  (q31_t)0xb5c6c8d, (q31_t)0xb562a64, (q31_t)0xb4fe834, (q31_t)0xb49a5fd, (q31_t)0xb4363bf, (q31_t)0xb3d217a, (q31_t)0xb36df2e, (q31_t)0xb309cdb,
+  (q31_t)0xb2a5a81, (q31_t)0xb241820, (q31_t)0xb1dd5b9, (q31_t)0xb17934b, (q31_t)0xb1150d5, (q31_t)0xb0b0e59, (q31_t)0xb04cbd6, (q31_t)0xafe894d,
+  (q31_t)0xaf846bc, (q31_t)0xaf20425, (q31_t)0xaebc187, (q31_t)0xae57ee2, (q31_t)0xadf3c37, (q31_t)0xad8f985, (q31_t)0xad2b6cc, (q31_t)0xacc740c,
+  (q31_t)0xac63146, (q31_t)0xabfee79, (q31_t)0xab9aba6, (q31_t)0xab368cc, (q31_t)0xaad25eb, (q31_t)0xaa6e304, (q31_t)0xaa0a016, (q31_t)0xa9a5d22,
+  (q31_t)0xa941a27, (q31_t)0xa8dd725, (q31_t)0xa87941d, (q31_t)0xa81510f, (q31_t)0xa7b0dfa, (q31_t)0xa74cadf, (q31_t)0xa6e87bd, (q31_t)0xa684495,
+  (q31_t)0xa620166, (q31_t)0xa5bbe31, (q31_t)0xa557af5, (q31_t)0xa4f37b3, (q31_t)0xa48f46b, (q31_t)0xa42b11d, (q31_t)0xa3c6dc8, (q31_t)0xa362a6d,
+  (q31_t)0xa2fe70b, (q31_t)0xa29a3a3, (q31_t)0xa236035, (q31_t)0xa1d1cc1, (q31_t)0xa16d946, (q31_t)0xa1095c6, (q31_t)0xa0a523f, (q31_t)0xa040eb1,
+  (q31_t)0x9fdcb1e, (q31_t)0x9f78784, (q31_t)0x9f143e5, (q31_t)0x9eb003f, (q31_t)0x9e4bc93, (q31_t)0x9de78e1, (q31_t)0x9d83529, (q31_t)0x9d1f16b,
+  (q31_t)0x9cbada7, (q31_t)0x9c569dc, (q31_t)0x9bf260c, (q31_t)0x9b8e236, (q31_t)0x9b29e59, (q31_t)0x9ac5a77, (q31_t)0x9a6168f, (q31_t)0x99fd2a0,
+  (q31_t)0x9998eac, (q31_t)0x9934ab2, (q31_t)0x98d06b2, (q31_t)0x986c2ac, (q31_t)0x9807ea1, (q31_t)0x97a3a8f, (q31_t)0x973f678, (q31_t)0x96db25a,
+  (q31_t)0x9676e37, (q31_t)0x9612a0e, (q31_t)0x95ae5e0, (q31_t)0x954a1ab, (q31_t)0x94e5d71, (q31_t)0x9481931, (q31_t)0x941d4eb, (q31_t)0x93b90a0,
+  (q31_t)0x9354c4f, (q31_t)0x92f07f8, (q31_t)0x928c39b, (q31_t)0x9227f39, (q31_t)0x91c3ad2, (q31_t)0x915f664, (q31_t)0x90fb1f1, (q31_t)0x9096d79,
+  (q31_t)0x90328fb, (q31_t)0x8fce477, (q31_t)0x8f69fee, (q31_t)0x8f05b5f, (q31_t)0x8ea16cb, (q31_t)0x8e3d231, (q31_t)0x8dd8d92, (q31_t)0x8d748ed,
+  (q31_t)0x8d10443, (q31_t)0x8cabf93, (q31_t)0x8c47ade, (q31_t)0x8be3624, (q31_t)0x8b7f164, (q31_t)0x8b1ac9f, (q31_t)0x8ab67d4, (q31_t)0x8a52304,
+  (q31_t)0x89ede2f, (q31_t)0x8989955, (q31_t)0x8925475, (q31_t)0x88c0f90, (q31_t)0x885caa5, (q31_t)0x87f85b5, (q31_t)0x87940c1, (q31_t)0x872fbc6,
+  (q31_t)0x86cb6c7, (q31_t)0x86671c2, (q31_t)0x8602cb9, (q31_t)0x859e7aa, (q31_t)0x853a296, (q31_t)0x84d5d7d, (q31_t)0x847185e, (q31_t)0x840d33b,
+  (q31_t)0x83a8e12, (q31_t)0x83448e5, (q31_t)0x82e03b2, (q31_t)0x827be7a, (q31_t)0x821793e, (q31_t)0x81b33fc, (q31_t)0x814eeb5, (q31_t)0x80ea969,
+  (q31_t)0x8086419, (q31_t)0x8021ec3, (q31_t)0x7fbd968, (q31_t)0x7f59409, (q31_t)0x7ef4ea4, (q31_t)0x7e9093b, (q31_t)0x7e2c3cd, (q31_t)0x7dc7e5a,
+  (q31_t)0x7d638e2, (q31_t)0x7cff365, (q31_t)0x7c9ade4, (q31_t)0x7c3685d, (q31_t)0x7bd22d2, (q31_t)0x7b6dd42, (q31_t)0x7b097ad, (q31_t)0x7aa5214,
+  (q31_t)0x7a40c76, (q31_t)0x79dc6d3, (q31_t)0x797812b, (q31_t)0x7913b7f, (q31_t)0x78af5ce, (q31_t)0x784b019, (q31_t)0x77e6a5e, (q31_t)0x77824a0,
+  (q31_t)0x771dedc, (q31_t)0x76b9914, (q31_t)0x7655347, (q31_t)0x75f0d76, (q31_t)0x758c7a1, (q31_t)0x75281c6, (q31_t)0x74c3be7, (q31_t)0x745f604,
+  (q31_t)0x73fb01c, (q31_t)0x7396a30, (q31_t)0x733243f, (q31_t)0x72cde4a, (q31_t)0x7269851, (q31_t)0x7205253, (q31_t)0x71a0c50, (q31_t)0x713c64a,
+  (q31_t)0x70d803f, (q31_t)0x7073a2f, (q31_t)0x700f41b, (q31_t)0x6faae03, (q31_t)0x6f467e7, (q31_t)0x6ee21c6, (q31_t)0x6e7dba1, (q31_t)0x6e19578,
+  (q31_t)0x6db4f4a, (q31_t)0x6d50919, (q31_t)0x6cec2e3, (q31_t)0x6c87ca9, (q31_t)0x6c2366a, (q31_t)0x6bbf028, (q31_t)0x6b5a9e1, (q31_t)0x6af6396,
+  (q31_t)0x6a91d47, (q31_t)0x6a2d6f4, (q31_t)0x69c909d, (q31_t)0x6964a42, (q31_t)0x69003e3, (q31_t)0x689bd80, (q31_t)0x6837718, (q31_t)0x67d30ad,
+  (q31_t)0x676ea3d, (q31_t)0x670a3ca, (q31_t)0x66a5d53, (q31_t)0x66416d8, (q31_t)0x65dd058, (q31_t)0x65789d5, (q31_t)0x651434e, (q31_t)0x64afcc3,
+  (q31_t)0x644b634, (q31_t)0x63e6fa2, (q31_t)0x638290b, (q31_t)0x631e271, (q31_t)0x62b9bd3, (q31_t)0x6255531, (q31_t)0x61f0e8b, (q31_t)0x618c7e1,
+  (q31_t)0x6128134, (q31_t)0x60c3a83, (q31_t)0x605f3ce, (q31_t)0x5ffad15, (q31_t)0x5f96659, (q31_t)0x5f31f99, (q31_t)0x5ecd8d6, (q31_t)0x5e6920e,
+  (q31_t)0x5e04b43, (q31_t)0x5da0475, (q31_t)0x5d3bda3, (q31_t)0x5cd76cd, (q31_t)0x5c72ff4, (q31_t)0x5c0e917, (q31_t)0x5baa237, (q31_t)0x5b45b53,
+  (q31_t)0x5ae146b, (q31_t)0x5a7cd80, (q31_t)0x5a18692, (q31_t)0x59b3fa0, (q31_t)0x594f8aa, (q31_t)0x58eb1b2, (q31_t)0x5886ab5, (q31_t)0x58223b6,
+  (q31_t)0x57bdcb3, (q31_t)0x57595ac, (q31_t)0x56f4ea2, (q31_t)0x5690795, (q31_t)0x562c085, (q31_t)0x55c7971, (q31_t)0x556325a, (q31_t)0x54feb3f,
+  (q31_t)0x549a422, (q31_t)0x5435d01, (q31_t)0x53d15dd, (q31_t)0x536ceb5, (q31_t)0x530878a, (q31_t)0x52a405d, (q31_t)0x523f92c, (q31_t)0x51db1f7,
+  (q31_t)0x5176ac0, (q31_t)0x5112385, (q31_t)0x50adc48, (q31_t)0x5049507, (q31_t)0x4fe4dc3, (q31_t)0x4f8067c, (q31_t)0x4f1bf32, (q31_t)0x4eb77e5,
+  (q31_t)0x4e53095, (q31_t)0x4dee942, (q31_t)0x4d8a1ec, (q31_t)0x4d25a93, (q31_t)0x4cc1337, (q31_t)0x4c5cbd8, (q31_t)0x4bf8476, (q31_t)0x4b93d11,
+  (q31_t)0x4b2f5a9, (q31_t)0x4acae3e, (q31_t)0x4a666d1, (q31_t)0x4a01f60, (q31_t)0x499d7ed, (q31_t)0x4939077, (q31_t)0x48d48fe, (q31_t)0x4870182,
+  (q31_t)0x480ba04, (q31_t)0x47a7282, (q31_t)0x4742afe, (q31_t)0x46de377, (q31_t)0x4679bee, (q31_t)0x4615461, (q31_t)0x45b0cd2, (q31_t)0x454c541,
+  (q31_t)0x44e7dac, (q31_t)0x4483615, (q31_t)0x441ee7c, (q31_t)0x43ba6df, (q31_t)0x4355f40, (q31_t)0x42f179f, (q31_t)0x428cffb, (q31_t)0x4228854,
+  (q31_t)0x41c40ab, (q31_t)0x415f8ff, (q31_t)0x40fb151, (q31_t)0x40969a0, (q31_t)0x40321ed, (q31_t)0x3fcda37, (q31_t)0x3f6927f, (q31_t)0x3f04ac4,
+  (q31_t)0x3ea0307, (q31_t)0x3e3bb48, (q31_t)0x3dd7386, (q31_t)0x3d72bc2, (q31_t)0x3d0e3fb, (q31_t)0x3ca9c32, (q31_t)0x3c45467, (q31_t)0x3be0c99,
+  (q31_t)0x3b7c4c9, (q31_t)0x3b17cf7, (q31_t)0x3ab3523, (q31_t)0x3a4ed4c, (q31_t)0x39ea573, (q31_t)0x3985d97, (q31_t)0x39215ba, (q31_t)0x38bcdda,
+  (q31_t)0x38585f8, (q31_t)0x37f3e14, (q31_t)0x378f62e, (q31_t)0x372ae46, (q31_t)0x36c665b, (q31_t)0x3661e6f, (q31_t)0x35fd680, (q31_t)0x3598e8f,
+  (q31_t)0x353469c, (q31_t)0x34cfea8, (q31_t)0x346b6b1, (q31_t)0x3406eb8, (q31_t)0x33a26bd, (q31_t)0x333dec0, (q31_t)0x32d96c1, (q31_t)0x3274ec0,
+  (q31_t)0x32106bd, (q31_t)0x31abeb9, (q31_t)0x31476b2, (q31_t)0x30e2ea9, (q31_t)0x307e69f, (q31_t)0x3019e93, (q31_t)0x2fb5684, (q31_t)0x2f50e74,
+  (q31_t)0x2eec663, (q31_t)0x2e87e4f, (q31_t)0x2e2363a, (q31_t)0x2dbee22, (q31_t)0x2d5a609, (q31_t)0x2cf5def, (q31_t)0x2c915d2, (q31_t)0x2c2cdb4,
+  (q31_t)0x2bc8594, (q31_t)0x2b63d73, (q31_t)0x2aff54f, (q31_t)0x2a9ad2a, (q31_t)0x2a36504, (q31_t)0x29d1cdc, (q31_t)0x296d4b2, (q31_t)0x2908c87,
+  (q31_t)0x28a445a, (q31_t)0x283fc2b, (q31_t)0x27db3fb, (q31_t)0x2776bc9, (q31_t)0x2712396, (q31_t)0x26adb62, (q31_t)0x264932b, (q31_t)0x25e4af4,
+  (q31_t)0x25802bb, (q31_t)0x251ba80, (q31_t)0x24b7244, (q31_t)0x2452a07, (q31_t)0x23ee1c8, (q31_t)0x2389988, (q31_t)0x2325147, (q31_t)0x22c0904,
+  (q31_t)0x225c0bf, (q31_t)0x21f787a, (q31_t)0x2193033, (q31_t)0x212e7eb, (q31_t)0x20c9fa1, (q31_t)0x2065757, (q31_t)0x2000f0b, (q31_t)0x1f9c6be,
+  (q31_t)0x1f37e6f, (q31_t)0x1ed3620, (q31_t)0x1e6edcf, (q31_t)0x1e0a57d, (q31_t)0x1da5d2a, (q31_t)0x1d414d6, (q31_t)0x1cdcc80, (q31_t)0x1c7842a,
+  (q31_t)0x1c13bd2, (q31_t)0x1baf37a, (q31_t)0x1b4ab20, (q31_t)0x1ae62c5, (q31_t)0x1a81a69, (q31_t)0x1a1d20c, (q31_t)0x19b89ae, (q31_t)0x1954150,
+  (q31_t)0x18ef8f0, (q31_t)0x188b08f, (q31_t)0x182682d, (q31_t)0x17c1fcb, (q31_t)0x175d767, (q31_t)0x16f8f03, (q31_t)0x169469d, (q31_t)0x162fe37,
+  (q31_t)0x15cb5d0, (q31_t)0x1566d68, (q31_t)0x15024ff, (q31_t)0x149dc96, (q31_t)0x143942b, (q31_t)0x13d4bc0, (q31_t)0x1370354, (q31_t)0x130bae7,
+  (q31_t)0x12a727a, (q31_t)0x1242a0c, (q31_t)0x11de19d, (q31_t)0x117992e, (q31_t)0x11150be, (q31_t)0x10b084d, (q31_t)0x104bfdb, (q31_t)0xfe7769,
+  (q31_t)0xf82ef6, (q31_t)0xf1e683, (q31_t)0xeb9e0f, (q31_t)0xe5559b, (q31_t)0xdf0d26, (q31_t)0xd8c4b0, (q31_t)0xd27c3a, (q31_t)0xcc33c3,
+  (q31_t)0xc5eb4c, (q31_t)0xbfa2d5, (q31_t)0xb95a5d, (q31_t)0xb311e4, (q31_t)0xacc96b, (q31_t)0xa680f2, (q31_t)0xa03878, (q31_t)0x99effe,
+  (q31_t)0x93a784, (q31_t)0x8d5f09, (q31_t)0x87168e, (q31_t)0x80ce12, (q31_t)0x7a8597, (q31_t)0x743d1a, (q31_t)0x6df49e, (q31_t)0x67ac21,
+  (q31_t)0x6163a5, (q31_t)0x5b1b27, (q31_t)0x54d2aa, (q31_t)0x4e8a2c, (q31_t)0x4841af, (q31_t)0x41f931, (q31_t)0x3bb0b3, (q31_t)0x356835,
+  (q31_t)0x2f1fb6, (q31_t)0x28d738, (q31_t)0x228eb9, (q31_t)0x1c463b, (q31_t)0x15fdbc, (q31_t)0xfb53d, (q31_t)0x96cbe, (q31_t)0x3243f
+};
+  #endif
+
+/**
+  @} end of DCT4_IDCT4_Table group
+ */
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_FFT_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_FAST_ALLOW_TABLES)
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FAST_TABLES) || defined(ARM_TABLE_RECIP_Q15)
+/**
+  @brief  Q15 table for reciprocal
+*/
+const q15_t __ALIGNED(4) armRecipTableQ15[64] = {
+ 0x7F03, 0x7D13, 0x7B31, 0x795E, 0x7798, 0x75E0,
+ 0x7434, 0x7294, 0x70FF, 0x6F76, 0x6DF6, 0x6C82,
+ 0x6B16, 0x69B5, 0x685C, 0x670C, 0x65C4, 0x6484,
+ 0x634C, 0x621C, 0x60F3, 0x5FD0, 0x5EB5, 0x5DA0,
+ 0x5C91, 0x5B88, 0x5A85, 0x5988, 0x5890, 0x579E,
+ 0x56B0, 0x55C8, 0x54E4, 0x5405, 0x532B, 0x5255,
+ 0x5183, 0x50B6, 0x4FEC, 0x4F26, 0x4E64, 0x4DA6,
+ 0x4CEC, 0x4C34, 0x4B81, 0x4AD0, 0x4A23, 0x4978,
+ 0x48D1, 0x482D, 0x478C, 0x46ED, 0x4651, 0x45B8,
+ 0x4521, 0x448D, 0x43FC, 0x436C, 0x42DF, 0x4255,
+ 0x41CC, 0x4146, 0x40C2, 0x4040
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FAST_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FAST_TABLES) || defined(ARM_TABLE_RECIP_Q31)
+
+/**
+  @brief  Q31 table for reciprocal
+*/
+const q31_t armRecipTableQ31[64] = {
+  0x7F03F03F, 0x7D137420, 0x7B31E739, 0x795E9F94, 0x7798FD29, 0x75E06928,
+  0x7434554D, 0x72943B4B, 0x70FF9C40, 0x6F760031, 0x6DF6F593, 0x6C8210E3,
+  0x6B16EC3A, 0x69B526F6, 0x685C655F, 0x670C505D, 0x65C4952D, 0x6484E519,
+  0x634CF53E, 0x621C7E4F, 0x60F33C61, 0x5FD0EEB3, 0x5EB55785, 0x5DA03BEB,
+  0x5C9163A1, 0x5B8898E6, 0x5A85A85A, 0x598860DF, 0x58909373, 0x579E1318,
+  0x56B0B4B8, 0x55C84F0B, 0x54E4BA80, 0x5405D124, 0x532B6E8F, 0x52556FD0,
+  0x5183B35A, 0x50B618F3, 0x4FEC81A2, 0x4F26CFA2, 0x4E64E64E, 0x4DA6AA1D,
+  0x4CEC008B, 0x4C34D010, 0x4B810016, 0x4AD078EF, 0x4A2323C4, 0x4978EA96,
+  0x48D1B827, 0x482D77FE, 0x478C1657, 0x46ED801D, 0x4651A2E5, 0x45B86CE2,
+  0x4521CCE1, 0x448DB244, 0x43FC0CFA, 0x436CCD78, 0x42DFE4B4, 0x42554426,
+  0x41CCDDB6, 0x4146A3C6, 0x40C28923, 0x40408102
+};
+
+#endif /* !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FAST_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FAST_TABLES) || defined(ARM_TABLE_SIN_F32)
+/**
+  @par
+  Example code for the generation of the floating-point sine table:
+  <pre>
+  tableSize = 512;
+  for (n = 0; n < (tableSize + 1); n++)
+  {
+ 	sinTable[n] = sin(2*PI*n/tableSize);
+  }</pre>
+ @par
+  where PI value is  3.14159265358979
+ */
+const float32_t sinTable_f32[FAST_MATH_TABLE_SIZE + 1] = {
+   0.00000000f, 0.01227154f, 0.02454123f, 0.03680722f, 0.04906767f, 0.06132074f,
+   0.07356456f, 0.08579731f, 0.09801714f, 0.11022221f, 0.12241068f, 0.13458071f,
+   0.14673047f, 0.15885814f, 0.17096189f, 0.18303989f, 0.19509032f, 0.20711138f,
+   0.21910124f, 0.23105811f, 0.24298018f, 0.25486566f, 0.26671276f, 0.27851969f,
+   0.29028468f, 0.30200595f, 0.31368174f, 0.32531029f, 0.33688985f, 0.34841868f,
+   0.35989504f, 0.37131719f, 0.38268343f, 0.39399204f, 0.40524131f, 0.41642956f,
+   0.42755509f, 0.43861624f, 0.44961133f, 0.46053871f, 0.47139674f, 0.48218377f,
+   0.49289819f, 0.50353838f, 0.51410274f, 0.52458968f, 0.53499762f, 0.54532499f,
+   0.55557023f, 0.56573181f, 0.57580819f, 0.58579786f, 0.59569930f, 0.60551104f,
+   0.61523159f, 0.62485949f, 0.63439328f, 0.64383154f, 0.65317284f, 0.66241578f,
+   0.67155895f, 0.68060100f, 0.68954054f, 0.69837625f, 0.70710678f, 0.71573083f,
+   0.72424708f, 0.73265427f, 0.74095113f, 0.74913639f, 0.75720885f, 0.76516727f,
+   0.77301045f, 0.78073723f, 0.78834643f, 0.79583690f, 0.80320753f, 0.81045720f,
+   0.81758481f, 0.82458930f, 0.83146961f, 0.83822471f, 0.84485357f, 0.85135519f,
+   0.85772861f, 0.86397286f, 0.87008699f, 0.87607009f, 0.88192126f, 0.88763962f,
+   0.89322430f, 0.89867447f, 0.90398929f, 0.90916798f, 0.91420976f, 0.91911385f,
+   0.92387953f, 0.92850608f, 0.93299280f, 0.93733901f, 0.94154407f, 0.94560733f,
+   0.94952818f, 0.95330604f, 0.95694034f, 0.96043052f, 0.96377607f, 0.96697647f,
+   0.97003125f, 0.97293995f, 0.97570213f, 0.97831737f, 0.98078528f, 0.98310549f,
+   0.98527764f, 0.98730142f, 0.98917651f, 0.99090264f, 0.99247953f, 0.99390697f,
+   0.99518473f, 0.99631261f, 0.99729046f, 0.99811811f, 0.99879546f, 0.99932238f,
+   0.99969882f, 0.99992470f, 1.00000000f, 0.99992470f, 0.99969882f, 0.99932238f,
+   0.99879546f, 0.99811811f, 0.99729046f, 0.99631261f, 0.99518473f, 0.99390697f,
+   0.99247953f, 0.99090264f, 0.98917651f, 0.98730142f, 0.98527764f, 0.98310549f,
+   0.98078528f, 0.97831737f, 0.97570213f, 0.97293995f, 0.97003125f, 0.96697647f,
+   0.96377607f, 0.96043052f, 0.95694034f, 0.95330604f, 0.94952818f, 0.94560733f,
+   0.94154407f, 0.93733901f, 0.93299280f, 0.92850608f, 0.92387953f, 0.91911385f,
+   0.91420976f, 0.90916798f, 0.90398929f, 0.89867447f, 0.89322430f, 0.88763962f,
+   0.88192126f, 0.87607009f, 0.87008699f, 0.86397286f, 0.85772861f, 0.85135519f,
+   0.84485357f, 0.83822471f, 0.83146961f, 0.82458930f, 0.81758481f, 0.81045720f,
+   0.80320753f, 0.79583690f, 0.78834643f, 0.78073723f, 0.77301045f, 0.76516727f,
+   0.75720885f, 0.74913639f, 0.74095113f, 0.73265427f, 0.72424708f, 0.71573083f,
+   0.70710678f, 0.69837625f, 0.68954054f, 0.68060100f, 0.67155895f, 0.66241578f,
+   0.65317284f, 0.64383154f, 0.63439328f, 0.62485949f, 0.61523159f, 0.60551104f,
+   0.59569930f, 0.58579786f, 0.57580819f, 0.56573181f, 0.55557023f, 0.54532499f,
+   0.53499762f, 0.52458968f, 0.51410274f, 0.50353838f, 0.49289819f, 0.48218377f,
+   0.47139674f, 0.46053871f, 0.44961133f, 0.43861624f, 0.42755509f, 0.41642956f,
+   0.40524131f, 0.39399204f, 0.38268343f, 0.37131719f, 0.35989504f, 0.34841868f,
+   0.33688985f, 0.32531029f, 0.31368174f, 0.30200595f, 0.29028468f, 0.27851969f,
+   0.26671276f, 0.25486566f, 0.24298018f, 0.23105811f, 0.21910124f, 0.20711138f,
+   0.19509032f, 0.18303989f, 0.17096189f, 0.15885814f, 0.14673047f, 0.13458071f,
+   0.12241068f, 0.11022221f, 0.09801714f, 0.08579731f, 0.07356456f, 0.06132074f,
+   0.04906767f, 0.03680722f, 0.02454123f, 0.01227154f, 0.00000000f, -0.01227154f,
+   -0.02454123f, -0.03680722f, -0.04906767f, -0.06132074f, -0.07356456f,
+   -0.08579731f, -0.09801714f, -0.11022221f, -0.12241068f, -0.13458071f,
+   -0.14673047f, -0.15885814f, -0.17096189f, -0.18303989f, -0.19509032f,
+   -0.20711138f, -0.21910124f, -0.23105811f, -0.24298018f, -0.25486566f,
+   -0.26671276f, -0.27851969f, -0.29028468f, -0.30200595f, -0.31368174f,
+   -0.32531029f, -0.33688985f, -0.34841868f, -0.35989504f, -0.37131719f,
+   -0.38268343f, -0.39399204f, -0.40524131f, -0.41642956f, -0.42755509f,
+   -0.43861624f, -0.44961133f, -0.46053871f, -0.47139674f, -0.48218377f,
+   -0.49289819f, -0.50353838f, -0.51410274f, -0.52458968f, -0.53499762f,
+   -0.54532499f, -0.55557023f, -0.56573181f, -0.57580819f, -0.58579786f,
+   -0.59569930f, -0.60551104f, -0.61523159f, -0.62485949f, -0.63439328f,
+   -0.64383154f, -0.65317284f, -0.66241578f, -0.67155895f, -0.68060100f,
+   -0.68954054f, -0.69837625f, -0.70710678f, -0.71573083f, -0.72424708f,
+   -0.73265427f, -0.74095113f, -0.74913639f, -0.75720885f, -0.76516727f,
+   -0.77301045f, -0.78073723f, -0.78834643f, -0.79583690f, -0.80320753f,
+   -0.81045720f, -0.81758481f, -0.82458930f, -0.83146961f, -0.83822471f,
+   -0.84485357f, -0.85135519f, -0.85772861f, -0.86397286f, -0.87008699f,
+   -0.87607009f, -0.88192126f, -0.88763962f, -0.89322430f, -0.89867447f,
+   -0.90398929f, -0.90916798f, -0.91420976f, -0.91911385f, -0.92387953f,
+   -0.92850608f, -0.93299280f, -0.93733901f, -0.94154407f, -0.94560733f,
+   -0.94952818f, -0.95330604f, -0.95694034f, -0.96043052f, -0.96377607f,
+   -0.96697647f, -0.97003125f, -0.97293995f, -0.97570213f, -0.97831737f,
+   -0.98078528f, -0.98310549f, -0.98527764f, -0.98730142f, -0.98917651f,
+   -0.99090264f, -0.99247953f, -0.99390697f, -0.99518473f, -0.99631261f,
+   -0.99729046f, -0.99811811f, -0.99879546f, -0.99932238f, -0.99969882f,
+   -0.99992470f, -1.00000000f, -0.99992470f, -0.99969882f, -0.99932238f,
+   -0.99879546f, -0.99811811f, -0.99729046f, -0.99631261f, -0.99518473f,
+   -0.99390697f, -0.99247953f, -0.99090264f, -0.98917651f, -0.98730142f,
+   -0.98527764f, -0.98310549f, -0.98078528f, -0.97831737f, -0.97570213f,
+   -0.97293995f, -0.97003125f, -0.96697647f, -0.96377607f, -0.96043052f,
+   -0.95694034f, -0.95330604f, -0.94952818f, -0.94560733f, -0.94154407f,
+   -0.93733901f, -0.93299280f, -0.92850608f, -0.92387953f, -0.91911385f,
+   -0.91420976f, -0.90916798f, -0.90398929f, -0.89867447f, -0.89322430f,
+   -0.88763962f, -0.88192126f, -0.87607009f, -0.87008699f, -0.86397286f,
+   -0.85772861f, -0.85135519f, -0.84485357f, -0.83822471f, -0.83146961f,
+   -0.82458930f, -0.81758481f, -0.81045720f, -0.80320753f, -0.79583690f,
+   -0.78834643f, -0.78073723f, -0.77301045f, -0.76516727f, -0.75720885f,
+   -0.74913639f, -0.74095113f, -0.73265427f, -0.72424708f, -0.71573083f,
+   -0.70710678f, -0.69837625f, -0.68954054f, -0.68060100f, -0.67155895f,
+   -0.66241578f, -0.65317284f, -0.64383154f, -0.63439328f, -0.62485949f,
+   -0.61523159f, -0.60551104f, -0.59569930f, -0.58579786f, -0.57580819f,
+   -0.56573181f, -0.55557023f, -0.54532499f, -0.53499762f, -0.52458968f,
+   -0.51410274f, -0.50353838f, -0.49289819f, -0.48218377f, -0.47139674f,
+   -0.46053871f, -0.44961133f, -0.43861624f, -0.42755509f, -0.41642956f,
+   -0.40524131f, -0.39399204f, -0.38268343f, -0.37131719f, -0.35989504f,
+   -0.34841868f, -0.33688985f, -0.32531029f, -0.31368174f, -0.30200595f,
+   -0.29028468f, -0.27851969f, -0.26671276f, -0.25486566f, -0.24298018f,
+   -0.23105811f, -0.21910124f, -0.20711138f, -0.19509032f, -0.18303989f,
+   -0.17096189f, -0.15885814f, -0.14673047f, -0.13458071f, -0.12241068f,
+   -0.11022221f, -0.09801714f, -0.08579731f, -0.07356456f, -0.06132074f,
+   -0.04906767f, -0.03680722f, -0.02454123f, -0.01227154f, -0.00000000f
+};
+#endif /* defined(ARM_ALL_FAST_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FAST_TABLES) || defined(ARM_TABLE_SIN_Q31)
+/**
+  @par
+  Table values are in Q31 (1.31 fixed-point format) and generation is done in
+  three steps.  First, generate sin values in floating point:
+  <pre>
+  tableSize = 512;
+  for (n = 0; n < (tableSize + 1); n++)
+  {
+ 	sinTable[n] = sin(2*PI*n/tableSize);
+  } </pre>
+  where PI value is 3.14159265358979
+ @par
+  Second, convert floating-point to Q31 (Fixed point):
+ 	(sinTable[i] * pow(2, 31))
+ @par
+  Finally, round to the nearest integer value:
+  	sinTable[i] += (sinTable[i] > 0 ? 0.5 : -0.5);
+ */
+const q31_t sinTable_q31[FAST_MATH_TABLE_SIZE + 1] = {
+	0L, 26352928L, 52701887L, 79042909L, 105372028L, 131685278L, 157978697L,
+	184248325L, 210490206L, 236700388L, 262874923L, 289009871L, 315101295L,
+	341145265L, 367137861L, 393075166L, 418953276L, 444768294L, 470516330L,
+	496193509L, 521795963L, 547319836L, 572761285L, 598116479L, 623381598L,
+	648552838L, 673626408L, 698598533L, 723465451L, 748223418L, 772868706L,
+	797397602L, 821806413L, 846091463L, 870249095L, 894275671L, 918167572L,
+	941921200L, 965532978L, 988999351L, 1012316784L, 1035481766L, 1058490808L,
+	1081340445L, 1104027237L, 1126547765L, 1148898640L, 1171076495L, 1193077991L,
+	1214899813L, 1236538675L, 1257991320L, 1279254516L, 1300325060L, 1321199781L,
+	1341875533L, 1362349204L, 1382617710L, 1402678000L, 1422527051L, 1442161874L,
+	1461579514L, 1480777044L, 1499751576L, 1518500250L, 1537020244L, 1555308768L,
+	1573363068L, 1591180426L, 1608758157L, 1626093616L, 1643184191L, 1660027308L,
+	1676620432L, 1692961062L, 1709046739L, 1724875040L, 1740443581L, 1755750017L,
+	1770792044L, 1785567396L, 1800073849L, 1814309216L, 1828271356L, 1841958164L,
+	1855367581L, 1868497586L, 1881346202L, 1893911494L, 1906191570L, 1918184581L,
+	1929888720L, 1941302225L, 1952423377L, 1963250501L, 1973781967L, 1984016189L,
+	1993951625L, 2003586779L, 2012920201L, 2021950484L, 2030676269L, 2039096241L,
+	2047209133L, 2055013723L, 2062508835L, 2069693342L, 2076566160L, 2083126254L,
+	2089372638L, 2095304370L, 2100920556L, 2106220352L, 2111202959L, 2115867626L,
+	2120213651L, 2124240380L, 2127947206L, 2131333572L, 2134398966L, 2137142927L,
+	2139565043L, 2141664948L, 2143442326L, 2144896910L, 2146028480L, 2146836866L,
+	2147321946L, 2147483647L, 2147321946L, 2146836866L, 2146028480L, 2144896910L,
+	2143442326L, 2141664948L, 2139565043L, 2137142927L, 2134398966L, 2131333572L,
+	2127947206L, 2124240380L, 2120213651L, 2115867626L, 2111202959L, 2106220352L,
+	2100920556L, 2095304370L, 2089372638L, 2083126254L, 2076566160L, 2069693342L,
+	2062508835L, 2055013723L, 2047209133L, 2039096241L, 2030676269L, 2021950484L,
+	2012920201L, 2003586779L, 1993951625L, 1984016189L, 1973781967L, 1963250501L,
+	1952423377L, 1941302225L, 1929888720L, 1918184581L, 1906191570L, 1893911494L,
+	1881346202L, 1868497586L, 1855367581L, 1841958164L, 1828271356L, 1814309216L,
+	1800073849L, 1785567396L, 1770792044L, 1755750017L, 1740443581L, 1724875040L,
+	1709046739L, 1692961062L, 1676620432L, 1660027308L, 1643184191L, 1626093616L,
+	1608758157L, 1591180426L, 1573363068L, 1555308768L, 1537020244L, 1518500250L,
+	1499751576L, 1480777044L, 1461579514L, 1442161874L, 1422527051L, 1402678000L,
+	1382617710L, 1362349204L, 1341875533L, 1321199781L, 1300325060L, 1279254516L,
+	1257991320L, 1236538675L, 1214899813L, 1193077991L, 1171076495L, 1148898640L,
+	1126547765L, 1104027237L, 1081340445L, 1058490808L, 1035481766L, 1012316784L,
+	988999351L, 965532978L, 941921200L, 918167572L, 894275671L, 870249095L,
+	846091463L, 821806413L, 797397602L, 772868706L, 748223418L, 723465451L,
+	698598533L, 673626408L, 648552838L, 623381598L, 598116479L, 572761285L,
+	547319836L, 521795963L, 496193509L, 470516330L, 444768294L, 418953276L,
+	393075166L, 367137861L, 341145265L, 315101295L, 289009871L, 262874923L,
+	236700388L, 210490206L, 184248325L, 157978697L, 131685278L, 105372028L,
+	79042909L, 52701887L, 26352928L, 0L, -26352928L, -52701887L, -79042909L,
+	-105372028L, -131685278L, -157978697L, -184248325L, -210490206L, -236700388L,
+	-262874923L, -289009871L, -315101295L, -341145265L, -367137861L, -393075166L,
+	-418953276L, -444768294L, -470516330L, -496193509L, -521795963L, -547319836L,
+	-572761285L, -598116479L, -623381598L, -648552838L, -673626408L, -698598533L,
+	-723465451L, -748223418L, -772868706L, -797397602L, -821806413L, -846091463L,
+	-870249095L, -894275671L, -918167572L, -941921200L, -965532978L, -988999351L,
+	-1012316784L, -1035481766L, -1058490808L, -1081340445L, -1104027237L,
+	-1126547765L, -1148898640L, -1171076495L, -1193077991L, -1214899813L,
+	-1236538675L, -1257991320L, -1279254516L, -1300325060L, -1321199781L,
+	-1341875533L, -1362349204L, -1382617710L, -1402678000L, -1422527051L,
+	-1442161874L, -1461579514L, -1480777044L, -1499751576L, -1518500250L,
+	-1537020244L, -1555308768L, -1573363068L, -1591180426L, -1608758157L,
+	-1626093616L, -1643184191L, -1660027308L, -1676620432L, -1692961062L,
+	-1709046739L, -1724875040L, -1740443581L, -1755750017L, -1770792044L,
+	-1785567396L, -1800073849L, -1814309216L, -1828271356L, -1841958164L,
+	-1855367581L, -1868497586L, -1881346202L, -1893911494L, -1906191570L,
+	-1918184581L, -1929888720L, -1941302225L, -1952423377L, -1963250501L,
+	-1973781967L, -1984016189L, -1993951625L, -2003586779L, -2012920201L,
+	-2021950484L, -2030676269L, -2039096241L, -2047209133L, -2055013723L,
+	-2062508835L, -2069693342L, -2076566160L, -2083126254L, -2089372638L,
+	-2095304370L, -2100920556L, -2106220352L, -2111202959L, -2115867626L,
+	-2120213651L, -2124240380L, -2127947206L, -2131333572L, -2134398966L,
+	-2137142927L, -2139565043L, -2141664948L, -2143442326L, -2144896910L,
+	-2146028480L, -2146836866L, -2147321946L, (q31_t)0x80000000, -2147321946L,
+	-2146836866L, -2146028480L, -2144896910L, -2143442326L, -2141664948L,
+	-2139565043L, -2137142927L, -2134398966L, -2131333572L, -2127947206L,
+	-2124240380L, -2120213651L, -2115867626L, -2111202959L, -2106220352L,
+	-2100920556L, -2095304370L, -2089372638L, -2083126254L, -2076566160L,
+	-2069693342L, -2062508835L, -2055013723L, -2047209133L, -2039096241L,
+	-2030676269L, -2021950484L, -2012920201L, -2003586779L, -1993951625L,
+	-1984016189L, -1973781967L, -1963250501L, -1952423377L, -1941302225L,
+	-1929888720L, -1918184581L, -1906191570L, -1893911494L, -1881346202L,
+	-1868497586L, -1855367581L, -1841958164L, -1828271356L, -1814309216L,
+	-1800073849L, -1785567396L, -1770792044L, -1755750017L, -1740443581L,
+	-1724875040L, -1709046739L, -1692961062L, -1676620432L, -1660027308L,
+	-1643184191L, -1626093616L, -1608758157L, -1591180426L, -1573363068L,
+	-1555308768L, -1537020244L, -1518500250L, -1499751576L, -1480777044L,
+	-1461579514L, -1442161874L, -1422527051L, -1402678000L, -1382617710L,
+	-1362349204L, -1341875533L, -1321199781L, -1300325060L, -1279254516L,
+	-1257991320L, -1236538675L, -1214899813L, -1193077991L, -1171076495L,
+	-1148898640L, -1126547765L, -1104027237L, -1081340445L, -1058490808L,
+	-1035481766L, -1012316784L, -988999351L, -965532978L, -941921200L,
+	-918167572L, -894275671L, -870249095L, -846091463L, -821806413L, -797397602L,
+	-772868706L, -748223418L, -723465451L, -698598533L, -673626408L, -648552838L,
+	-623381598L, -598116479L, -572761285L, -547319836L, -521795963L, -496193509L,
+	-470516330L, -444768294L, -418953276L, -393075166L, -367137861L, -341145265L,
+	-315101295L, -289009871L, -262874923L, -236700388L, -210490206L, -184248325L,
+	-157978697L, -131685278L, -105372028L, -79042909L, -52701887L, -26352928L, 0
+};
+
+#endif /* defined(ARM_ALL_FAST_TABLES) */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FAST_TABLES) || defined(ARM_TABLE_SIN_Q15)
+/**
+  @par
+  Table values are in Q15 (1.15 fixed-point format) and generation is done in
+  three steps.  First,  generate sin values in floating point:
+  <pre>
+  tableSize = 512;
+  for (n = 0; n < (tableSize + 1); n++)
+  {
+ 	sinTable[n] = sin(2*PI*n/tableSize);
+  } </pre>
+  where PI value is  3.14159265358979
+ @par
+  Second, convert floating-point to Q15 (Fixed point):
+ 	(sinTable[i] * pow(2, 15))
+ @par
+  Finally, round to the nearest integer value:
+  	sinTable[i] += (sinTable[i] > 0 ? 0.5 :-0.5);
+ */
+const q15_t sinTable_q15[FAST_MATH_TABLE_SIZE + 1] = {
+	0, 402, 804, 1206, 1608, 2009, 2411, 2811, 3212, 3612, 4011, 4410, 4808,
+	5205, 5602, 5998, 6393, 6787, 7180, 7571, 7962, 8351, 8740, 9127, 9512,
+	9896, 10279, 10660, 11039, 11417, 11793, 12167, 12540, 12910, 13279,
+	13646, 14010, 14373, 14733, 15091, 15447, 15800, 16151, 16500, 16846,
+	17190, 17531, 17869, 18205, 18538, 18868, 19195, 19520, 19841, 20160,
+	20475, 20788, 21097, 21403, 21706, 22006, 22302, 22595, 22884, 23170,
+	23453, 23732, 24008, 24279, 24548, 24812, 25073, 25330, 25583, 25833,
+	26078, 26320, 26557, 26791, 27020, 27246, 27467, 27684, 27897, 28106,
+	28311, 28511, 28707, 28899, 29086, 29269, 29448, 29622, 29792, 29957,
+	30118, 30274, 30425, 30572, 30715, 30853, 30986, 31114, 31238, 31357,
+	31471, 31581, 31686, 31786, 31881, 31972, 32058, 32138, 32214, 32286,
+	32352, 32413, 32470, 32522, 32568, 32610, 32647, 32679, 32706, 32729,
+	32746, 32758, 32766, 32767, 32766, 32758, 32746, 32729, 32706, 32679,
+	32647, 32610, 32568, 32522, 32470, 32413, 32352, 32286, 32214, 32138,
+	32058, 31972, 31881, 31786, 31686, 31581, 31471, 31357, 31238, 31114,
+	30986, 30853, 30715, 30572, 30425, 30274, 30118, 29957, 29792, 29622,
+	29448, 29269, 29086, 28899, 28707, 28511, 28311, 28106, 27897, 27684,
+	27467, 27246, 27020, 26791, 26557, 26320, 26078, 25833, 25583, 25330,
+	25073, 24812, 24548, 24279, 24008, 23732, 23453, 23170, 22884, 22595,
+	22302, 22006, 21706, 21403, 21097, 20788, 20475, 20160, 19841, 19520,
+	19195, 18868, 18538, 18205, 17869, 17531, 17190, 16846, 16500, 16151,
+	15800, 15447, 15091, 14733, 14373, 14010, 13646, 13279, 12910, 12540,
+	12167, 11793, 11417, 11039, 10660, 10279, 9896, 9512, 9127, 8740, 8351,
+	7962, 7571, 7180, 6787, 6393, 5998, 5602, 5205, 4808, 4410, 4011, 3612,
+	3212, 2811, 2411, 2009, 1608, 1206, 804, 402, 0, -402, -804, -1206,
+	-1608, -2009, -2411, -2811, -3212, -3612, -4011, -4410, -4808, -5205,
+	-5602, -5998, -6393, -6787, -7180, -7571, -7962, -8351, -8740, -9127,
+	-9512, -9896, -10279, -10660, -11039, -11417, -11793, -12167, -12540,
+	-12910, -13279, -13646, -14010, -14373, -14733, -15091, -15447, -15800,
+	-16151, -16500, -16846, -17190, -17531, -17869, -18205, -18538, -18868,
+	-19195, -19520, -19841, -20160, -20475, -20788, -21097, -21403, -21706,
+	-22006, -22302, -22595, -22884, -23170, -23453, -23732, -24008, -24279,
+	-24548, -24812, -25073, -25330, -25583, -25833, -26078, -26320, -26557,
+	-26791, -27020, -27246, -27467, -27684, -27897, -28106, -28311, -28511,
+	-28707, -28899, -29086, -29269, -29448, -29622, -29792, -29957, -30118,
+	-30274, -30425, -30572, -30715, -30853, -30986, -31114, -31238, -31357,
+	-31471, -31581, -31686, -31786, -31881, -31972, -32058, -32138, -32214,
+	-32286, -32352, -32413, -32470, -32522, -32568, -32610, -32647, -32679,
+	-32706, -32729, -32746, -32758, -32766, -32768, -32766, -32758, -32746,
+	-32729, -32706, -32679, -32647, -32610, -32568, -32522, -32470, -32413,
+	-32352, -32286, -32214, -32138, -32058, -31972, -31881, -31786, -31686,
+	-31581, -31471, -31357, -31238, -31114, -30986, -30853, -30715, -30572,
+	-30425, -30274, -30118, -29957, -29792, -29622, -29448, -29269, -29086,
+	-28899, -28707, -28511, -28311, -28106, -27897, -27684, -27467, -27246,
+	-27020, -26791, -26557, -26320, -26078, -25833, -25583, -25330, -25073,
+	-24812, -24548, -24279, -24008, -23732, -23453, -23170, -22884, -22595,
+	-22302, -22006, -21706, -21403, -21097, -20788, -20475, -20160, -19841,
+	-19520, -19195, -18868, -18538, -18205, -17869, -17531, -17190, -16846,
+	-16500, -16151, -15800, -15447, -15091, -14733, -14373, -14010, -13646,
+	-13279, -12910, -12540, -12167, -11793, -11417, -11039, -10660, -10279,
+	-9896, -9512, -9127, -8740, -8351, -7962, -7571, -7180, -6787, -6393,
+	-5998, -5602, -5205, -4808, -4410, -4011, -3612, -3212, -2811, -2411,
+	-2009, -1608, -1206, -804, -402, 0
+};
+#endif /* defined(ARM_ALL_FAST_TABLES) */
+
+#endif /* if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_FAST_TABLES) */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/CommonTables/arm_const_structs.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/CommonTables/arm_const_structs.c
new file mode 100644
index 0000000..6887da4
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/CommonTables/arm_const_structs.c
@@ -0,0 +1,486 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_const_structs.c
+ * Description:  Constant structs that are initialized for user convenience.
+ *               For example, some can be given as arguments to the arm_cfft_f32() or arm_rfft_f32() functions.
+ *
+ * $Date:        27. January 2017
+ * $Revision:    V.1.5.1
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_const_structs.h"
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_FFT_ALLOW_TABLES) 
+
+/* Floating-point structs */
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_16) && defined(ARM_TABLE_BITREVIDX_FLT_16))
+const arm_cfft_instance_f32 arm_cfft_sR_f32_len16 = {
+  16, twiddleCoef_16, armBitRevIndexTable16, ARMBITREVINDEXTABLE_16_TABLE_LENGTH
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_32) && defined(ARM_TABLE_BITREVIDX_FLT_32))
+const arm_cfft_instance_f32 arm_cfft_sR_f32_len32 = {
+  32, twiddleCoef_32, armBitRevIndexTable32, ARMBITREVINDEXTABLE_32_TABLE_LENGTH
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_64) && defined(ARM_TABLE_BITREVIDX_FLT_64))
+const arm_cfft_instance_f32 arm_cfft_sR_f32_len64 = {
+  64, twiddleCoef_64, armBitRevIndexTable64, ARMBITREVINDEXTABLE_64_TABLE_LENGTH
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_128) && defined(ARM_TABLE_BITREVIDX_FLT_128))
+const arm_cfft_instance_f32 arm_cfft_sR_f32_len128 = {
+  128, twiddleCoef_128, armBitRevIndexTable128, ARMBITREVINDEXTABLE_128_TABLE_LENGTH
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_256) && defined(ARM_TABLE_BITREVIDX_FLT_256))
+const arm_cfft_instance_f32 arm_cfft_sR_f32_len256 = {
+  256, twiddleCoef_256, armBitRevIndexTable256, ARMBITREVINDEXTABLE_256_TABLE_LENGTH
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_512) && defined(ARM_TABLE_BITREVIDX_FLT_512))
+const arm_cfft_instance_f32 arm_cfft_sR_f32_len512 = {
+  512, twiddleCoef_512, armBitRevIndexTable512, ARMBITREVINDEXTABLE_512_TABLE_LENGTH
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_1024) && defined(ARM_TABLE_BITREVIDX_FLT_1024))
+const arm_cfft_instance_f32 arm_cfft_sR_f32_len1024 = {
+  1024, twiddleCoef_1024, armBitRevIndexTable1024, ARMBITREVINDEXTABLE_1024_TABLE_LENGTH
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_2048) && defined(ARM_TABLE_BITREVIDX_FLT_2048))
+const arm_cfft_instance_f32 arm_cfft_sR_f32_len2048 = {
+  2048, twiddleCoef_2048, armBitRevIndexTable2048, ARMBITREVINDEXTABLE_2048_TABLE_LENGTH
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_4096) && defined(ARM_TABLE_BITREVIDX_FLT_4096))
+const arm_cfft_instance_f32 arm_cfft_sR_f32_len4096 = {
+  4096, twiddleCoef_4096, armBitRevIndexTable4096, ARMBITREVINDEXTABLE_4096_TABLE_LENGTH
+};
+#endif
+
+/* Fixed-point structs */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q31_16) && defined(ARM_TABLE_BITREVIDX_FXT_16))
+const arm_cfft_instance_q31 arm_cfft_sR_q31_len16 = {
+  16, twiddleCoef_16_q31, armBitRevIndexTable_fixed_16, ARMBITREVINDEXTABLE_FIXED_16_TABLE_LENGTH
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q31_32) && defined(ARM_TABLE_BITREVIDX_FXT_32))
+const arm_cfft_instance_q31 arm_cfft_sR_q31_len32 = {
+  32, twiddleCoef_32_q31, armBitRevIndexTable_fixed_32, ARMBITREVINDEXTABLE_FIXED_32_TABLE_LENGTH
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q31_64) && defined(ARM_TABLE_BITREVIDX_FXT_64))
+const arm_cfft_instance_q31 arm_cfft_sR_q31_len64 = {
+  64, twiddleCoef_64_q31, armBitRevIndexTable_fixed_64, ARMBITREVINDEXTABLE_FIXED_64_TABLE_LENGTH
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q31_128) && defined(ARM_TABLE_BITREVIDX_FXT_128))
+const arm_cfft_instance_q31 arm_cfft_sR_q31_len128 = {
+  128, twiddleCoef_128_q31, armBitRevIndexTable_fixed_128, ARMBITREVINDEXTABLE_FIXED_128_TABLE_LENGTH
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q31_256) && defined(ARM_TABLE_BITREVIDX_FXT_256))
+const arm_cfft_instance_q31 arm_cfft_sR_q31_len256 = {
+  256, twiddleCoef_256_q31, armBitRevIndexTable_fixed_256, ARMBITREVINDEXTABLE_FIXED_256_TABLE_LENGTH
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q31_512) && defined(ARM_TABLE_BITREVIDX_FXT_512))
+const arm_cfft_instance_q31 arm_cfft_sR_q31_len512 = {
+  512, twiddleCoef_512_q31, armBitRevIndexTable_fixed_512, ARMBITREVINDEXTABLE_FIXED_512_TABLE_LENGTH
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q31_1024) && defined(ARM_TABLE_BITREVIDX_FXT_1024))
+const arm_cfft_instance_q31 arm_cfft_sR_q31_len1024 = {
+  1024, twiddleCoef_1024_q31, armBitRevIndexTable_fixed_1024, ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q31_2048) && defined(ARM_TABLE_BITREVIDX_FXT_2048))
+const arm_cfft_instance_q31 arm_cfft_sR_q31_len2048 = {
+  2048, twiddleCoef_2048_q31, armBitRevIndexTable_fixed_2048, ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q31_4096) && defined(ARM_TABLE_BITREVIDX_FXT_4096))
+const arm_cfft_instance_q31 arm_cfft_sR_q31_len4096 = {
+  4096, twiddleCoef_4096_q31, armBitRevIndexTable_fixed_4096, ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q15_16) && defined(ARM_TABLE_BITREVIDX_FXT_16))
+const arm_cfft_instance_q15 arm_cfft_sR_q15_len16 = {
+  16, twiddleCoef_16_q15, armBitRevIndexTable_fixed_16, ARMBITREVINDEXTABLE_FIXED_16_TABLE_LENGTH
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q15_32) && defined(ARM_TABLE_BITREVIDX_FXT_32))
+const arm_cfft_instance_q15 arm_cfft_sR_q15_len32 = {
+  32, twiddleCoef_32_q15, armBitRevIndexTable_fixed_32, ARMBITREVINDEXTABLE_FIXED_32_TABLE_LENGTH
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q15_64) && defined(ARM_TABLE_BITREVIDX_FXT_64))
+const arm_cfft_instance_q15 arm_cfft_sR_q15_len64 = {
+  64, twiddleCoef_64_q15, armBitRevIndexTable_fixed_64, ARMBITREVINDEXTABLE_FIXED_64_TABLE_LENGTH
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q15_128) && defined(ARM_TABLE_BITREVIDX_FXT_128))
+const arm_cfft_instance_q15 arm_cfft_sR_q15_len128 = {
+  128, twiddleCoef_128_q15, armBitRevIndexTable_fixed_128, ARMBITREVINDEXTABLE_FIXED_128_TABLE_LENGTH
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q15_256) && defined(ARM_TABLE_BITREVIDX_FXT_256))
+const arm_cfft_instance_q15 arm_cfft_sR_q15_len256 = {
+  256, twiddleCoef_256_q15, armBitRevIndexTable_fixed_256, ARMBITREVINDEXTABLE_FIXED_256_TABLE_LENGTH
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q15_512) && defined(ARM_TABLE_BITREVIDX_FXT_512))
+const arm_cfft_instance_q15 arm_cfft_sR_q15_len512 = {
+  512, twiddleCoef_512_q15, armBitRevIndexTable_fixed_512, ARMBITREVINDEXTABLE_FIXED_512_TABLE_LENGTH
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q15_1024) && defined(ARM_TABLE_BITREVIDX_FXT_1024))
+const arm_cfft_instance_q15 arm_cfft_sR_q15_len1024 = {
+  1024, twiddleCoef_1024_q15, armBitRevIndexTable_fixed_1024, ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q15_2048) && defined(ARM_TABLE_BITREVIDX_FXT_2048))
+const arm_cfft_instance_q15 arm_cfft_sR_q15_len2048 = {
+  2048, twiddleCoef_2048_q15, armBitRevIndexTable_fixed_2048, ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q15_4096) && defined(ARM_TABLE_BITREVIDX_FXT_4096))
+const arm_cfft_instance_q15 arm_cfft_sR_q15_len4096 = {
+  4096, twiddleCoef_4096_q15, armBitRevIndexTable_fixed_4096, ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH
+};
+#endif
+
+/* Structure for real-value inputs */
+/* Floating-point structs */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_32) && defined(ARM_TABLE_BITREVIDX_FLT_32) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_32))
+const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len32 = {
+  { 16, twiddleCoef_32, armBitRevIndexTable32, ARMBITREVINDEXTABLE_16_TABLE_LENGTH },
+  32U,
+  (float32_t *)twiddleCoef_rfft_32
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_64) && defined(ARM_TABLE_BITREVIDX_FLT_64) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_64))
+const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len64 = {
+   { 32, twiddleCoef_32, armBitRevIndexTable32, ARMBITREVINDEXTABLE_32_TABLE_LENGTH },
+  64U,
+  (float32_t *)twiddleCoef_rfft_64
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_128) && defined(ARM_TABLE_BITREVIDX_FLT_128) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_128))
+const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len128 = {
+  { 64, twiddleCoef_64, armBitRevIndexTable64, ARMBITREVINDEXTABLE_64_TABLE_LENGTH },
+  128U,
+  (float32_t *)twiddleCoef_rfft_128
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_256) && defined(ARM_TABLE_BITREVIDX_FLT_256) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_256))
+const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len256 = {
+  { 128, twiddleCoef_128, armBitRevIndexTable128, ARMBITREVINDEXTABLE_128_TABLE_LENGTH },
+  256U,
+  (float32_t *)twiddleCoef_rfft_256
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_512) && defined(ARM_TABLE_BITREVIDX_FLT_512) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_512))
+const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len512 = {
+  { 256, twiddleCoef_256, armBitRevIndexTable256, ARMBITREVINDEXTABLE_256_TABLE_LENGTH },
+  512U,
+  (float32_t *)twiddleCoef_rfft_512
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_1024) && defined(ARM_TABLE_BITREVIDX_FLT_1024) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_1024))
+const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len1024 = {
+  { 512, twiddleCoef_512, armBitRevIndexTable512, ARMBITREVINDEXTABLE_512_TABLE_LENGTH },
+  1024U,
+  (float32_t *)twiddleCoef_rfft_1024
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_2048) && defined(ARM_TABLE_BITREVIDX_FLT_2048) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_2048))
+const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len2048 = {
+  { 1024, twiddleCoef_1024, armBitRevIndexTable1024, ARMBITREVINDEXTABLE_1024_TABLE_LENGTH },
+  2048U,
+  (float32_t *)twiddleCoef_rfft_2048
+};
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_4096) && defined(ARM_TABLE_BITREVIDX_FLT_4096) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_4096))
+const arm_rfft_fast_instance_f32 arm_rfft_fast_sR_f32_len4096 = {
+  { 2048, twiddleCoef_2048, armBitRevIndexTable2048, ARMBITREVINDEXTABLE_2048_TABLE_LENGTH },
+  4096U,
+  (float32_t *)twiddleCoef_rfft_4096
+};
+#endif
+
+/* Fixed-point structs */
+/* q31_t */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_REALCOEF_Q31) && defined(ARM_TABLE_TWIDDLECOEF_Q31_16) && defined(ARM_TABLE_BITREVIDX_FXT_16))
+const arm_rfft_instance_q31 arm_rfft_sR_q31_len32 = {
+  32U,
+  0,
+  1,
+  256U,
+  (q31_t*)realCoefAQ31,
+  (q31_t*)realCoefBQ31,
+  &arm_cfft_sR_q31_len16
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_REALCOEF_Q31) && defined(ARM_TABLE_TWIDDLECOEF_Q31_32) && defined(ARM_TABLE_BITREVIDX_FXT_32))
+const arm_rfft_instance_q31 arm_rfft_sR_q31_len64 = {
+  64U,
+  0,
+  1,
+  128U,
+  (q31_t*)realCoefAQ31,
+  (q31_t*)realCoefBQ31,
+  &arm_cfft_sR_q31_len32
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_REALCOEF_Q31) && defined(ARM_TABLE_TWIDDLECOEF_Q31_64) && defined(ARM_TABLE_BITREVIDX_FXT_64))
+const arm_rfft_instance_q31 arm_rfft_sR_q31_len128 = {
+  128U,
+  0,
+  1,
+  64U,
+  (q31_t*)realCoefAQ31,
+  (q31_t*)realCoefBQ31,
+  &arm_cfft_sR_q31_len64
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_REALCOEF_Q31) && defined(ARM_TABLE_TWIDDLECOEF_Q31_128) && defined(ARM_TABLE_BITREVIDX_FXT_128))
+const arm_rfft_instance_q31 arm_rfft_sR_q31_len256 = {
+  256U,
+  0,
+  1,
+  32U,
+  (q31_t*)realCoefAQ31,
+  (q31_t*)realCoefBQ31,
+  &arm_cfft_sR_q31_len128
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_REALCOEF_Q31) && defined(ARM_TABLE_TWIDDLECOEF_Q31_256) && defined(ARM_TABLE_BITREVIDX_FXT_256))
+const arm_rfft_instance_q31 arm_rfft_sR_q31_len512 = {
+  512U,
+  0,
+  1,
+  16U,
+  (q31_t*)realCoefAQ31,
+  (q31_t*)realCoefBQ31,
+  &arm_cfft_sR_q31_len256
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_REALCOEF_Q31) && defined(ARM_TABLE_TWIDDLECOEF_Q31_512) && defined(ARM_TABLE_BITREVIDX_FXT_512))
+const arm_rfft_instance_q31 arm_rfft_sR_q31_len1024 = {
+  1024U,
+  0,
+  1,
+  8U,
+  (q31_t*)realCoefAQ31,
+  (q31_t*)realCoefBQ31,
+  &arm_cfft_sR_q31_len512
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_REALCOEF_Q31) && defined(ARM_TABLE_TWIDDLECOEF_Q31_1024) && defined(ARM_TABLE_BITREVIDX_FXT_1024))
+const arm_rfft_instance_q31 arm_rfft_sR_q31_len2048 = {
+  2048U,
+  0,
+  1,
+  4U,
+  (q31_t*)realCoefAQ31,
+  (q31_t*)realCoefBQ31,
+  &arm_cfft_sR_q31_len1024
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_REALCOEF_Q31) && defined(ARM_TABLE_TWIDDLECOEF_Q31_2048) && defined(ARM_TABLE_BITREVIDX_FXT_2048))
+const arm_rfft_instance_q31 arm_rfft_sR_q31_len4096 = {
+  4096U,
+  0,
+  1,
+  2U,
+  (q31_t*)realCoefAQ31,
+  (q31_t*)realCoefBQ31,
+  &arm_cfft_sR_q31_len2048
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_REALCOEF_Q31) && defined(ARM_TABLE_TWIDDLECOEF_Q31_4096) && defined(ARM_TABLE_BITREVIDX_FXT_4096))
+const arm_rfft_instance_q31 arm_rfft_sR_q31_len8192 = {
+  8192U,
+  0,
+  1,
+  1U,
+  (q31_t*)realCoefAQ31,
+  (q31_t*)realCoefBQ31,
+  &arm_cfft_sR_q31_len4096
+};
+#endif
+
+/* q15_t */
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_REALCOEF_Q15) && defined(ARM_TABLE_TWIDDLECOEF_Q15_16) && defined(ARM_TABLE_BITREVIDX_FXT_16))
+const arm_rfft_instance_q15 arm_rfft_sR_q15_len32 = {
+  32U,
+  0,
+  1,
+  256U,
+  (q15_t*)realCoefAQ15,
+  (q15_t*)realCoefBQ15,
+  &arm_cfft_sR_q15_len16
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_REALCOEF_Q15) && defined(ARM_TABLE_TWIDDLECOEF_Q15_32) && defined(ARM_TABLE_BITREVIDX_FXT_32))
+const arm_rfft_instance_q15 arm_rfft_sR_q15_len64 = {
+  64U,
+  0,
+  1,
+  128U,
+  (q15_t*)realCoefAQ15,
+  (q15_t*)realCoefBQ15,
+  &arm_cfft_sR_q15_len32
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_REALCOEF_Q15) && defined(ARM_TABLE_TWIDDLECOEF_Q15_64) && defined(ARM_TABLE_BITREVIDX_FXT_64))
+const arm_rfft_instance_q15 arm_rfft_sR_q15_len128 = {
+  128U,
+  0,
+  1,
+  64U,
+  (q15_t*)realCoefAQ15,
+  (q15_t*)realCoefBQ15,
+  &arm_cfft_sR_q15_len64
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_REALCOEF_Q15) && defined(ARM_TABLE_TWIDDLECOEF_Q15_128) && defined(ARM_TABLE_BITREVIDX_FXT_128))
+const arm_rfft_instance_q15 arm_rfft_sR_q15_len256 = {
+  256U,
+  0,
+  1,
+  32U,
+  (q15_t*)realCoefAQ15,
+  (q15_t*)realCoefBQ15,
+  &arm_cfft_sR_q15_len128
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_REALCOEF_Q15) && defined(ARM_TABLE_TWIDDLECOEF_Q15_256) && defined(ARM_TABLE_BITREVIDX_FXT_256))
+const arm_rfft_instance_q15 arm_rfft_sR_q15_len512 = {
+  512U,
+  0,
+  1,
+  16U,
+  (q15_t*)realCoefAQ15,
+  (q15_t*)realCoefBQ15,
+  &arm_cfft_sR_q15_len256
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_REALCOEF_Q15) && defined(ARM_TABLE_TWIDDLECOEF_Q15_512) && defined(ARM_TABLE_BITREVIDX_FXT_512))
+const arm_rfft_instance_q15 arm_rfft_sR_q15_len1024 = {
+  1024U,
+  0,
+  1,
+  8U,
+  (q15_t*)realCoefAQ15,
+  (q15_t*)realCoefBQ15,
+  &arm_cfft_sR_q15_len512
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_REALCOEF_Q15) && defined(ARM_TABLE_TWIDDLECOEF_Q15_1024) && defined(ARM_TABLE_BITREVIDX_FXT_1024))
+const arm_rfft_instance_q15 arm_rfft_sR_q15_len2048 = {
+  2048U,
+  0,
+  1,
+  4U,
+  (q15_t*)realCoefAQ15,
+  (q15_t*)realCoefBQ15,
+  &arm_cfft_sR_q15_len1024
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_REALCOEF_Q15) && defined(ARM_TABLE_TWIDDLECOEF_Q15_2048) && defined(ARM_TABLE_BITREVIDX_FXT_2048))
+const arm_rfft_instance_q15 arm_rfft_sR_q15_len4096 = {
+  4096U,
+  0,
+  1,
+  2U,
+  (q15_t*)realCoefAQ15,
+  (q15_t*)realCoefBQ15,
+  &arm_cfft_sR_q15_len2048
+};
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_REALCOEF_Q15) && defined(ARM_TABLE_TWIDDLECOEF_Q15_4096) && defined(ARM_TABLE_BITREVIDX_FXT_4096))
+const arm_rfft_instance_q15 arm_rfft_sR_q15_len8192 = {
+  8192U,
+  0,
+  1,
+  1U,
+  (q15_t*)realCoefAQ15,
+  (q15_t*)realCoefBQ15,
+  &arm_cfft_sR_q15_len4096
+};
+#endif
+
+#endif
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/CMakeLists.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/CMakeLists.txt
new file mode 100644
index 0000000..16e06c6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/CMakeLists.txt
@@ -0,0 +1,16 @@
+cmake_minimum_required (VERSION 3.6)
+
+project(CMSISDSPComplexMath)
+
+
+file(GLOB SRC "./*_*.c")
+
+add_library(CMSISDSPComplexMath STATIC ${SRC})
+
+configdsp(CMSISDSPComplexMath ..)
+
+### Includes
+target_include_directories(CMSISDSPComplexMath PUBLIC "${DSP}/../../Include")
+
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/ComplexMathFunctions.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/ComplexMathFunctions.c
new file mode 100644
index 0000000..2210533
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/ComplexMathFunctions.c
@@ -0,0 +1,46 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        CompexMathFunctions.c
+ * Description:  Combination of all comlex math function source files.
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.0.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_cmplx_conj_f32.c"
+#include "arm_cmplx_conj_q15.c"
+#include "arm_cmplx_conj_q31.c"
+#include "arm_cmplx_dot_prod_f32.c"
+#include "arm_cmplx_dot_prod_q15.c"
+#include "arm_cmplx_dot_prod_q31.c"
+#include "arm_cmplx_mag_f32.c"
+#include "arm_cmplx_mag_q15.c"
+#include "arm_cmplx_mag_q31.c"
+#include "arm_cmplx_mag_squared_f32.c"
+#include "arm_cmplx_mag_squared_q15.c"
+#include "arm_cmplx_mag_squared_q31.c"
+#include "arm_cmplx_mult_cmplx_f32.c"
+#include "arm_cmplx_mult_cmplx_q15.c"
+#include "arm_cmplx_mult_cmplx_q31.c"
+#include "arm_cmplx_mult_real_f32.c"
+#include "arm_cmplx_mult_real_q15.c"
+#include "arm_cmplx_mult_real_q31.c"
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_conj_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_conj_f32.c
new file mode 100644
index 0000000..df5db00
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_conj_f32.c
@@ -0,0 +1,161 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cmplx_conj_f32.c
+ * Description:  Floating-point complex conjugate
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupCmplxMath
+ */
+
+/**
+  @defgroup cmplx_conj Complex Conjugate
+
+  Conjugates the elements of a complex data vector.
+
+  The <code>pSrc</code> points to the source data and
+  <code>pDst</code> points to the destination data where the result should be written.
+  <code>numSamples</code> specifies the number of complex samples
+  and the data in each array is stored in an interleaved fashion
+  (real, imag, real, imag, ...).
+  Each array has a total of <code>2*numSamples</code> values.
+
+  The underlying algorithm is used:
+  <pre>
+  for (n = 0; n < numSamples; n++) {
+      pDst[(2*n)  ] =  pSrc[(2*n)  ];    // real part
+      pDst[(2*n)+1] = -pSrc[(2*n)+1];    // imag part
+  }
+  </pre>
+
+  There are separate functions for floating-point, Q15, and Q31 data types.
+ */
+
+/**
+  @addtogroup cmplx_conj
+  @{
+ */
+
+/**
+  @brief         Floating-point complex conjugate.
+  @param[in]     pSrc        points to the input vector
+  @param[out]    pDst        points to the output vector
+  @param[in]     numSamples  number of samples in each vector
+  @return        none
+ */
+
+
+void arm_cmplx_conj_f32(
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t numSamples)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+
+#if defined(ARM_MATH_NEON)
+   float32x4_t zero;
+   float32x4x2_t vec;
+
+   zero = vdupq_n_f32(0.0);
+
+   /* Compute 4 outputs at a time */
+   blkCnt = numSamples >> 2U;
+
+   while (blkCnt > 0U)
+   {
+     /* C[0]+jC[1] = A[0]+(-1)*jA[1] */
+     /* Calculate Complex Conjugate and then store the results in the destination buffer. */
+     vec = vld2q_f32(pSrc);
+     vec.val[1] = vsubq_f32(zero,vec.val[1]);
+     vst2q_f32(pDst,vec);
+
+     /* Increment pointers */
+     pSrc += 8;
+     pDst += 8;
+        
+     /* Decrement the loop counter */
+     blkCnt--;
+   }
+
+   /* Tail */
+   blkCnt = numSamples & 0x3;
+
+#else
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = numSamples >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C[0] + jC[1] = A[0]+ j(-1)A[1] */
+
+    /* Calculate Complex Conjugate and store result in destination buffer. */
+    *pDst++ =  *pSrc++;
+    *pDst++ = -*pSrc++;
+
+    *pDst++ =  *pSrc++;
+    *pDst++ = -*pSrc++;
+
+    *pDst++ =  *pSrc++;
+    *pDst++ = -*pSrc++;
+
+    *pDst++ =  *pSrc++;
+    *pDst++ = -*pSrc++;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = numSamples % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+#endif /* #if defined (ARM_MATH_NEON) */
+
+  while (blkCnt > 0U)
+  {
+    /* C[0] + jC[1] = A[0]+ j(-1)A[1] */
+
+    /* Calculate Complex Conjugate and store result in destination buffer. */
+    *pDst++ =  *pSrc++;
+    *pDst++ = -*pSrc++;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of cmplx_conj group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_conj_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_conj_q15.c
new file mode 100644
index 0000000..073a337
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_conj_q15.c
@@ -0,0 +1,157 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cmplx_conj_q15.c
+ * Description:  Q15 complex conjugate
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupCmplxMath
+ */
+
+/**
+  @addtogroup cmplx_conj
+  @{
+ */
+
+/**
+  @brief         Q15 complex conjugate.
+  @param[in]     pSrc        points to the input vector
+  @param[out]    pDst        points to the output vector
+  @param[in]     numSamples  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   The Q15 value -1 (0x8000) is saturated to the maximum allowable positive value 0x7FFF.
+ */
+
+void arm_cmplx_conj_q15(
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t numSamples)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q31_t in1;                                     /* Temporary input variable */
+
+#if defined (ARM_MATH_LOOPUNROLL) && defined (ARM_MATH_DSP)
+        q31_t in2, in3, in4;                           /* Temporary input variables */
+#endif
+
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = numSamples >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C[0] + jC[1] = A[0]+ j(-1)A[1] */
+
+    /* Calculate Complex Conjugate and store result in destination buffer. */
+
+    #if defined (ARM_MATH_DSP)
+    in1 = read_q15x2_ia ((q15_t **) &pSrc);
+    in2 = read_q15x2_ia ((q15_t **) &pSrc);
+    in3 = read_q15x2_ia ((q15_t **) &pSrc);
+    in4 = read_q15x2_ia ((q15_t **) &pSrc);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+    in1 = __QASX(0, in1);
+    in2 = __QASX(0, in2);
+    in3 = __QASX(0, in3);
+    in4 = __QASX(0, in4);
+#else
+    in1 = __QSAX(0, in1);
+    in2 = __QSAX(0, in2);
+    in3 = __QSAX(0, in3);
+    in4 = __QSAX(0, in4);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    in1 = ((uint32_t) in1 >> 16) | ((uint32_t) in1 << 16);
+    in2 = ((uint32_t) in2 >> 16) | ((uint32_t) in2 << 16);
+    in3 = ((uint32_t) in3 >> 16) | ((uint32_t) in3 << 16);
+    in4 = ((uint32_t) in4 >> 16) | ((uint32_t) in4 << 16);
+
+    write_q15x2_ia (&pDst, in1);
+    write_q15x2_ia (&pDst, in2);
+    write_q15x2_ia (&pDst, in3);
+    write_q15x2_ia (&pDst, in4);
+#else
+    *pDst++ =  *pSrc++;
+    in1 = *pSrc++;
+    *pDst++ = (in1 == (q15_t) 0x8000) ? (q15_t) 0x7fff : -in1;
+
+    *pDst++ =  *pSrc++;
+    in1 = *pSrc++;
+    *pDst++ = (in1 == (q15_t) 0x8000) ? (q15_t) 0x7fff : -in1;
+
+    *pDst++ =  *pSrc++;
+    in1 = *pSrc++;
+    *pDst++ = (in1 == (q15_t) 0x8000) ? (q15_t) 0x7fff : -in1;
+
+    *pDst++ =  *pSrc++;
+    in1 = *pSrc++;
+    *pDst++ = (in1 == (q15_t) 0x8000) ? (q15_t) 0x7fff : -in1;
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = numSamples % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C[0] + jC[1] = A[0]+ j(-1)A[1] */
+
+    /* Calculate Complex Conjugate and store result in destination buffer. */
+    *pDst++ =  *pSrc++;
+    in1 = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = __SSAT(-in1, 16);
+#else
+    *pDst++ = (in1 == (q15_t) 0x8000) ? (q15_t) 0x7fff : -in1;
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of cmplx_conj group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_conj_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_conj_q31.c
new file mode 100644
index 0000000..6ef1ddb
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_conj_q31.c
@@ -0,0 +1,137 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cmplx_conj_q31.c
+ * Description:  Q31 complex conjugate
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupCmplxMath
+ */
+
+/**
+  @addtogroup cmplx_conj
+  @{
+ */
+
+/**
+  @brief         Q31 complex conjugate.
+  @param[in]     pSrc        points to the input vector
+  @param[out]    pDst        points to the output vector
+  @param[in]     numSamples  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   The Q31 value -1 (0x80000000) is saturated to the maximum allowable positive value 0x7FFFFFFF.
+ */
+
+void arm_cmplx_conj_q31(
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t numSamples)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q31_t in;                                      /* Temporary input variable */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = numSamples >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C[0] + jC[1] = A[0]+ j(-1)A[1] */
+
+    /* Calculate Complex Conjugate and store result in destination buffer. */
+    *pDst++ =  *pSrc++;
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = __QSUB(0, in);
+#else
+    *pDst++ = (in == INT32_MIN) ? INT32_MAX : -in;
+#endif
+
+    *pDst++ =  *pSrc++;
+    in =  *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = __QSUB(0, in);
+#else
+    *pDst++ = (in == INT32_MIN) ? INT32_MAX : -in;
+#endif
+
+    *pDst++ =  *pSrc++;
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = __QSUB(0, in);
+#else
+    *pDst++ = (in == INT32_MIN) ? INT32_MAX : -in;
+#endif
+
+    *pDst++ =  *pSrc++;
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = __QSUB(0, in);
+#else
+    *pDst++ = (in == INT32_MIN) ? INT32_MAX : -in;
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = numSamples % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C[0] + jC[1] = A[0]+ j(-1)A[1] */
+
+    /* Calculate Complex Conjugate and store result in destination buffer. */
+    *pDst++ =  *pSrc++;
+    in = *pSrc++;
+#if defined (ARM_MATH_DSP)
+    *pDst++ = __QSUB(0, in);
+#else
+    *pDst++ = (in == INT32_MIN) ? INT32_MAX : -in;
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of cmplx_conj group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_dot_prod_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_dot_prod_f32.c
new file mode 100644
index 0000000..06f1bfa
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_dot_prod_f32.c
@@ -0,0 +1,233 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cmplx_dot_prod_f32.c
+ * Description:  Floating-point complex dot product
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupCmplxMath
+ */
+
+/**
+  @defgroup cmplx_dot_prod Complex Dot Product
+
+  Computes the dot product of two complex vectors.
+  The vectors are multiplied element-by-element and then summed.
+
+  The <code>pSrcA</code> points to the first complex input vector and
+  <code>pSrcB</code> points to the second complex input vector.
+  <code>numSamples</code> specifies the number of complex samples
+  and the data in each array is stored in an interleaved fashion
+  (real, imag, real, imag, ...).
+  Each array has a total of <code>2*numSamples</code> values.
+
+  The underlying algorithm is used:
+
+  <pre>
+  realResult = 0;
+  imagResult = 0;
+  for (n = 0; n < numSamples; n++) {
+      realResult += pSrcA[(2*n)+0] * pSrcB[(2*n)+0] - pSrcA[(2*n)+1] * pSrcB[(2*n)+1];
+      imagResult += pSrcA[(2*n)+0] * pSrcB[(2*n)+1] + pSrcA[(2*n)+1] * pSrcB[(2*n)+0];
+  }
+  </pre>
+
+  There are separate functions for floating-point, Q15, and Q31 data types.
+ */
+
+/**
+  @addtogroup cmplx_dot_prod
+  @{
+ */
+
+/**
+  @brief         Floating-point complex dot product.
+  @param[in]     pSrcA       points to the first input vector
+  @param[in]     pSrcB       points to the second input vector
+  @param[in]     numSamples  number of samples in each vector
+  @param[out]    realResult  real part of the result returned here
+  @param[out]    imagResult  imaginary part of the result returned here
+  @return        none
+ */
+
+void arm_cmplx_dot_prod_f32(
+  const float32_t * pSrcA,
+  const float32_t * pSrcB,
+        uint32_t numSamples,
+        float32_t * realResult,
+        float32_t * imagResult)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        float32_t real_sum = 0.0f, imag_sum = 0.0f;    /* Temporary result variables */
+        float32_t a0,b0,c0,d0;
+
+#if defined(ARM_MATH_NEON)
+    float32x4x2_t vec1,vec2,vec3,vec4;
+    float32x4_t accR,accI;
+    float32x2_t accum = vdup_n_f32(0);
+
+    accR = vdupq_n_f32(0.0);
+    accI = vdupq_n_f32(0.0);
+
+    /* Loop unrolling: Compute 8 outputs at a time */
+    blkCnt = numSamples >> 3U;
+
+    while (blkCnt > 0U)
+    {
+	/* C = (A[0]+jA[1])*(B[0]+jB[1]) + ...  */
+        /* Calculate dot product and then store the result in a temporary buffer. */
+
+	vec1 = vld2q_f32(pSrcA);
+        vec2 = vld2q_f32(pSrcB);
+
+	/* Increment pointers */
+        pSrcA += 8;
+        pSrcB += 8;
+
+	/* Re{C} = Re{A}*Re{B} - Im{A}*Im{B} */
+        accR = vmlaq_f32(accR,vec1.val[0],vec2.val[0]);
+        accR = vmlsq_f32(accR,vec1.val[1],vec2.val[1]);
+
+	/* Im{C} = Re{A}*Im{B} + Im{A}*Re{B} */
+        accI = vmlaq_f32(accI,vec1.val[1],vec2.val[0]);
+        accI = vmlaq_f32(accI,vec1.val[0],vec2.val[1]);
+
+        vec3 = vld2q_f32(pSrcA);
+        vec4 = vld2q_f32(pSrcB);
+	
+	/* Increment pointers */
+        pSrcA += 8;
+        pSrcB += 8;
+
+	/* Re{C} = Re{A}*Re{B} - Im{A}*Im{B} */
+        accR = vmlaq_f32(accR,vec3.val[0],vec4.val[0]);
+        accR = vmlsq_f32(accR,vec3.val[1],vec4.val[1]);
+
+	/* Im{C} = Re{A}*Im{B} + Im{A}*Re{B} */
+        accI = vmlaq_f32(accI,vec3.val[1],vec4.val[0]);
+        accI = vmlaq_f32(accI,vec3.val[0],vec4.val[1]);
+
+        /* Decrement the loop counter */
+        blkCnt--;
+    }
+
+    accum = vpadd_f32(vget_low_f32(accR), vget_high_f32(accR));
+    real_sum += accum[0] + accum[1];
+
+    accum = vpadd_f32(vget_low_f32(accI), vget_high_f32(accI));
+    imag_sum += accum[0] + accum[1];
+
+    /* Tail */
+    blkCnt = numSamples & 0x7;
+
+#else
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = numSamples >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    a0 = *pSrcA++;
+    b0 = *pSrcA++;
+    c0 = *pSrcB++;
+    d0 = *pSrcB++;
+
+    real_sum += a0 * c0;
+    imag_sum += a0 * d0;
+    real_sum -= b0 * d0;
+    imag_sum += b0 * c0;
+
+    a0 = *pSrcA++;
+    b0 = *pSrcA++;
+    c0 = *pSrcB++;
+    d0 = *pSrcB++;
+
+    real_sum += a0 * c0;
+    imag_sum += a0 * d0;
+    real_sum -= b0 * d0;
+    imag_sum += b0 * c0;
+
+    a0 = *pSrcA++;
+    b0 = *pSrcA++;
+    c0 = *pSrcB++;
+    d0 = *pSrcB++;
+
+    real_sum += a0 * c0;
+    imag_sum += a0 * d0;
+    real_sum -= b0 * d0;
+    imag_sum += b0 * c0;
+
+    a0 = *pSrcA++;
+    b0 = *pSrcA++;
+    c0 = *pSrcB++;
+    d0 = *pSrcB++;
+
+    real_sum += a0 * c0;
+    imag_sum += a0 * d0;
+    real_sum -= b0 * d0;
+    imag_sum += b0 * c0;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = numSamples % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+#endif /* #if defined(ARM_MATH_NEON) */
+
+  while (blkCnt > 0U)
+  {
+    a0 = *pSrcA++;
+    b0 = *pSrcA++;
+    c0 = *pSrcB++;
+    d0 = *pSrcB++;
+
+    real_sum += a0 * c0;
+    imag_sum += a0 * d0;
+    real_sum -= b0 * d0;
+    imag_sum += b0 * c0;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Store real and imaginary result in destination buffer. */
+  *realResult = real_sum;
+  *imagResult = imag_sum;
+}
+
+/**
+  @} end of cmplx_dot_prod group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_dot_prod_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_dot_prod_q15.c
new file mode 100644
index 0000000..2ecd801
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_dot_prod_q15.c
@@ -0,0 +1,154 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cmplx_dot_prod_q15.c
+ * Description:  Processing function for the Q15 Complex Dot product
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupCmplxMath
+ */
+
+/**
+  @addtogroup cmplx_dot_prod
+  @{
+ */
+
+/**
+  @brief         Q15 complex dot product.
+  @param[in]     pSrcA       points to the first input vector
+  @param[in]     pSrcB       points to the second input vector
+  @param[in]     numSamples  number of samples in each vector
+  @param[out]    realResult  real part of the result returned here
+  @param[out]    imagResult  imaginary part of the result returned her
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using an internal 64-bit accumulator.
+                   The intermediate 1.15 by 1.15 multiplications are performed with full precision and yield a 2.30 result.
+                   These are accumulated in a 64-bit accumulator with 34.30 precision.
+                   As a final step, the accumulators are converted to 8.24 format.
+                   The return results <code>realResult</code> and <code>imagResult</code> are in 8.24 format.
+ */
+
+void arm_cmplx_dot_prod_q15(
+  const q15_t * pSrcA,
+  const q15_t * pSrcB,
+        uint32_t numSamples,
+        q31_t * realResult,
+        q31_t * imagResult)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q63_t real_sum = 0, imag_sum = 0;              /* Temporary result variables */
+        q15_t a0,b0,c0,d0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = numSamples >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    a0 = *pSrcA++;
+    b0 = *pSrcA++;
+    c0 = *pSrcB++;
+    d0 = *pSrcB++;
+
+    real_sum += (q31_t)a0 * c0;
+    imag_sum += (q31_t)a0 * d0;
+    real_sum -= (q31_t)b0 * d0;
+    imag_sum += (q31_t)b0 * c0;
+
+    a0 = *pSrcA++;
+    b0 = *pSrcA++;
+    c0 = *pSrcB++;
+    d0 = *pSrcB++;
+
+    real_sum += (q31_t)a0 * c0;
+    imag_sum += (q31_t)a0 * d0;
+    real_sum -= (q31_t)b0 * d0;
+    imag_sum += (q31_t)b0 * c0;
+
+    a0 = *pSrcA++;
+    b0 = *pSrcA++;
+    c0 = *pSrcB++;
+    d0 = *pSrcB++;
+
+    real_sum += (q31_t)a0 * c0;
+    imag_sum += (q31_t)a0 * d0;
+    real_sum -= (q31_t)b0 * d0;
+    imag_sum += (q31_t)b0 * c0;
+
+    a0 = *pSrcA++;
+    b0 = *pSrcA++;
+    c0 = *pSrcB++;
+    d0 = *pSrcB++;
+
+    real_sum += (q31_t)a0 * c0;
+    imag_sum += (q31_t)a0 * d0;
+    real_sum -= (q31_t)b0 * d0;
+    imag_sum += (q31_t)b0 * c0;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = numSamples % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    a0 = *pSrcA++;
+    b0 = *pSrcA++;
+    c0 = *pSrcB++;
+    d0 = *pSrcB++;
+
+    real_sum += (q31_t)a0 * c0;
+    imag_sum += (q31_t)a0 * d0;
+    real_sum -= (q31_t)b0 * d0;
+    imag_sum += (q31_t)b0 * c0;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Store real and imaginary result in 8.24 format  */
+  /* Convert real data in 34.30 to 8.24 by 6 right shifts */
+  *realResult = (q31_t) (real_sum >> 6);
+  /* Convert imaginary data in 34.30 to 8.24 by 6 right shifts */
+  *imagResult = (q31_t) (imag_sum >> 6);
+}
+
+/**
+  @} end of cmplx_dot_prod group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_dot_prod_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_dot_prod_q31.c
new file mode 100644
index 0000000..d715d98
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_dot_prod_q31.c
@@ -0,0 +1,153 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cmplx_dot_prod_q31.c
+ * Description:  Q31 complex dot product
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupCmplxMath
+ */
+
+/**
+  @addtogroup cmplx_dot_prod
+  @{
+ */
+
+/**
+  @brief         Q31 complex dot product.
+  @param[in]     pSrcA       points to the first input vector
+  @param[in]     pSrcB       points to the second input vector
+  @param[in]     numSamples  number of samples in each vector
+  @param[out]    realResult  real part of the result returned here
+  @param[out]    imagResult  imaginary part of the result returned here
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using an internal 64-bit accumulator.
+                   The intermediate 1.31 by 1.31 multiplications are performed with 64-bit precision and then shifted to 16.48 format.
+                   The internal real and imaginary accumulators are in 16.48 format and provide 15 guard bits.
+                   Additions are nonsaturating and no overflow will occur as long as <code>numSamples</code> is less than 32768.
+                   The return results <code>realResult</code> and <code>imagResult</code> are in 16.48 format.
+                   Input down scaling is not required.
+ */
+
+void arm_cmplx_dot_prod_q31(
+  const q31_t * pSrcA,
+  const q31_t * pSrcB,
+        uint32_t numSamples,
+        q63_t * realResult,
+        q63_t * imagResult)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q63_t real_sum = 0, imag_sum = 0;              /* Temporary result variables */
+        q31_t a0,b0,c0,d0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = numSamples >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    a0 = *pSrcA++;
+    b0 = *pSrcA++;
+    c0 = *pSrcB++;
+    d0 = *pSrcB++;
+
+    real_sum += ((q63_t)a0 * c0) >> 14;
+    imag_sum += ((q63_t)a0 * d0) >> 14;
+    real_sum -= ((q63_t)b0 * d0) >> 14;
+    imag_sum += ((q63_t)b0 * c0) >> 14;
+
+    a0 = *pSrcA++;
+    b0 = *pSrcA++;
+    c0 = *pSrcB++;
+    d0 = *pSrcB++;
+
+    real_sum += ((q63_t)a0 * c0) >> 14;
+    imag_sum += ((q63_t)a0 * d0) >> 14;
+    real_sum -= ((q63_t)b0 * d0) >> 14;
+    imag_sum += ((q63_t)b0 * c0) >> 14;
+
+    a0 = *pSrcA++;
+    b0 = *pSrcA++;
+    c0 = *pSrcB++;
+    d0 = *pSrcB++;
+
+    real_sum += ((q63_t)a0 * c0) >> 14;
+    imag_sum += ((q63_t)a0 * d0) >> 14;
+    real_sum -= ((q63_t)b0 * d0) >> 14;
+    imag_sum += ((q63_t)b0 * c0) >> 14;
+
+    a0 = *pSrcA++;
+    b0 = *pSrcA++;
+    c0 = *pSrcB++;
+    d0 = *pSrcB++;
+
+    real_sum += ((q63_t)a0 * c0) >> 14;
+    imag_sum += ((q63_t)a0 * d0) >> 14;
+    real_sum -= ((q63_t)b0 * d0) >> 14;
+    imag_sum += ((q63_t)b0 * c0) >> 14;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = numSamples % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    a0 = *pSrcA++;
+    b0 = *pSrcA++;
+    c0 = *pSrcB++;
+    d0 = *pSrcB++;
+
+    real_sum += ((q63_t)a0 * c0) >> 14;
+    imag_sum += ((q63_t)a0 * d0) >> 14;
+    real_sum -= ((q63_t)b0 * d0) >> 14;
+    imag_sum += ((q63_t)b0 * c0) >> 14;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Store real and imaginary result in 16.48 format  */
+  *realResult = real_sum;
+  *imagResult = imag_sum;
+}
+
+/**
+  @} end of cmplx_dot_prod group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_f32.c
new file mode 100644
index 0000000..84812dc
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_f32.c
@@ -0,0 +1,188 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cmplx_mag_f32.c
+ * Description:  Floating-point complex magnitude
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupCmplxMath
+ */
+
+/**
+  @defgroup cmplx_mag Complex Magnitude
+
+  Computes the magnitude of the elements of a complex data vector.
+
+  The <code>pSrc</code> points to the source data and
+  <code>pDst</code> points to the where the result should be written.
+  <code>numSamples</code> specifies the number of complex samples
+  in the input array and the data is stored in an interleaved fashion
+  (real, imag, real, imag, ...).
+  The input array has a total of <code>2*numSamples</code> values;
+  the output array has a total of <code>numSamples</code> values.
+
+  The underlying algorithm is used:
+
+  <pre>
+  for (n = 0; n < numSamples; n++) {
+      pDst[n] = sqrt(pSrc[(2*n)+0]^2 + pSrc[(2*n)+1]^2);
+  }
+  </pre>
+
+  There are separate functions for floating-point, Q15, and Q31 data types.
+ */
+
+/**
+  @addtogroup cmplx_mag
+  @{
+ */
+
+/**
+  @brief         Floating-point complex magnitude.
+  @param[in]     pSrc        points to input vector
+  @param[out]    pDst        points to output vector
+  @param[in]     numSamples  number of samples in each vector
+  @return        none
+ */
+
+void arm_cmplx_mag_f32(
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t numSamples)
+{
+  uint32_t blkCnt;                               /* loop counter */
+  float32_t real, imag;                      /* Temporary variables to hold input values */
+
+#if defined(ARM_MATH_NEON)
+
+  float32x4x2_t vecA;
+  float32x4_t vRealA;
+  float32x4_t vImagA;
+  float32x4_t vMagSqA;
+
+  float32x4x2_t vecB;
+  float32x4_t vRealB;
+  float32x4_t vImagB;
+  float32x4_t vMagSqB;
+
+  /* Loop unrolling: Compute 8 outputs at a time */
+  blkCnt = numSamples >> 3;
+
+  while (blkCnt > 0U)
+  {
+    /* out = sqrt((real * real) + (imag * imag)) */
+
+    vecA = vld2q_f32(pSrc);
+    pSrc += 8;
+
+    vecB = vld2q_f32(pSrc);
+    pSrc += 8;
+
+    vRealA = vmulq_f32(vecA.val[0], vecA.val[0]);
+    vImagA = vmulq_f32(vecA.val[1], vecA.val[1]);
+    vMagSqA = vaddq_f32(vRealA, vImagA);
+
+    vRealB = vmulq_f32(vecB.val[0], vecB.val[0]);
+    vImagB = vmulq_f32(vecB.val[1], vecB.val[1]);
+    vMagSqB = vaddq_f32(vRealB, vImagB);
+
+    /* Store the result in the destination buffer. */
+    vst1q_f32(pDst, __arm_vec_sqrt_f32_neon(vMagSqA));
+    pDst += 4;
+
+    vst1q_f32(pDst, __arm_vec_sqrt_f32_neon(vMagSqB));
+    pDst += 4;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  blkCnt = numSamples & 7;
+
+#else
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = numSamples >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
+
+    real = *pSrc++;
+    imag = *pSrc++;
+
+    /* store result in destination buffer. */
+    arm_sqrt_f32((real * real) + (imag * imag), pDst++);
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    arm_sqrt_f32((real * real) + (imag * imag), pDst++);
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    arm_sqrt_f32((real * real) + (imag * imag), pDst++);
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    arm_sqrt_f32((real * real) + (imag * imag), pDst++);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = numSamples % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+#endif /* #if defined(ARM_MATH_NEON) */
+
+  while (blkCnt > 0U)
+  {
+    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
+
+    real = *pSrc++;
+    imag = *pSrc++;
+
+    /* store result in destination buffer. */
+    arm_sqrt_f32((real * real) + (imag * imag), pDst++);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of cmplx_mag group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_q15.c
new file mode 100644
index 0000000..a493274
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_q15.c
@@ -0,0 +1,162 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cmplx_mag_q15.c
+ * Description:  Q15 complex magnitude
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupCmplxMath
+ */
+
+/**
+  @addtogroup cmplx_mag
+  @{
+ */
+
+/**
+  @brief         Q15 complex magnitude.
+  @param[in]     pSrc        points to input vector
+  @param[out]    pDst        points to output vector
+  @param[in]     numSamples  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function implements 1.15 by 1.15 multiplications and finally output is converted into 2.14 format.
+ */
+
+void arm_cmplx_mag_q15(
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t numSamples)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+
+#if defined (ARM_MATH_DSP)
+        q31_t in;
+        q31_t acc0;                                    /* Accumulators */
+#else
+       q15_t real, imag;                              /* Temporary input variables */
+       q31_t acc0, acc1;                              /* Accumulators */
+#endif
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = numSamples >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
+
+#if defined (ARM_MATH_DSP)
+    in = read_q15x2_ia ((q15_t **) &pSrc);
+    acc0 = __SMUAD(in, in);
+    /* store result in 2.14 format in destination buffer. */
+    arm_sqrt_q15((q15_t) (acc0 >> 17), pDst++);
+
+    in = read_q15x2_ia ((q15_t **) &pSrc);
+    acc0 = __SMUAD(in, in);
+    arm_sqrt_q15((q15_t) (acc0 >> 17), pDst++);
+
+    in = read_q15x2_ia ((q15_t **) &pSrc);
+    acc0 = __SMUAD(in, in);
+    arm_sqrt_q15((q15_t) (acc0 >> 17), pDst++);
+
+    in = read_q15x2_ia ((q15_t **) &pSrc);
+    acc0 = __SMUAD(in, in);
+    arm_sqrt_q15((q15_t) (acc0 >> 17), pDst++);
+#else
+    real = *pSrc++;
+    imag = *pSrc++;
+    acc0 = ((q31_t) real * real);
+    acc1 = ((q31_t) imag * imag);
+
+    /* store result in 2.14 format in destination buffer. */
+    arm_sqrt_q15((q15_t) (((q63_t) acc0 + acc1) >> 17), pDst++);
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    acc0 = ((q31_t) real * real);
+    acc1 = ((q31_t) imag * imag);
+    arm_sqrt_q15((q15_t) (((q63_t) acc0 + acc1) >> 17), pDst++);
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    acc0 = ((q31_t) real * real);
+    acc1 = ((q31_t) imag * imag);
+    arm_sqrt_q15((q15_t) (((q63_t) acc0 + acc1) >> 17), pDst++);
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    acc0 = ((q31_t) real * real);
+    acc1 = ((q31_t) imag * imag);
+    arm_sqrt_q15((q15_t) (((q63_t) acc0 + acc1) >> 17), pDst++);
+#endif /* #if defined (ARM_MATH_DSP) */
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = numSamples % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
+
+#if defined (ARM_MATH_DSP)
+    in = read_q15x2_ia ((q15_t **) &pSrc);
+    acc0 = __SMUAD(in, in);
+
+    /* store result in 2.14 format in destination buffer. */
+    arm_sqrt_q15((q15_t) (acc0 >> 17), pDst++);
+#else
+    real = *pSrc++;
+    imag = *pSrc++;
+    acc0 = ((q31_t) real * real);
+    acc1 = ((q31_t) imag * imag);
+
+    /* store result in 2.14 format in destination buffer. */
+    arm_sqrt_q15((q15_t) (((q63_t) acc0 + acc1) >> 17), pDst++);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of cmplx_mag group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_q31.c
new file mode 100644
index 0000000..873e566
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_q31.c
@@ -0,0 +1,130 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cmplx_mag_q31.c
+ * Description:  Q31 complex magnitude
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupCmplxMath
+ */
+
+/**
+  @addtogroup cmplx_mag
+  @{
+ */
+
+/**
+  @brief         Q31 complex magnitude.
+  @param[in]     pSrc        points to input vector
+  @param[out]    pDst        points to output vector
+  @param[in]     numSamples  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function implements 1.31 by 1.31 multiplications and finally output is converted into 2.30 format.
+                   Input down scaling is not required.
+ */
+
+void arm_cmplx_mag_q31(
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t numSamples)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q31_t real, imag;                              /* Temporary input variables */
+        q31_t acc0, acc1;                              /* Accumulators */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = numSamples >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    acc0 = (q31_t) (((q63_t) real * real) >> 33);
+    acc1 = (q31_t) (((q63_t) imag * imag) >> 33);
+
+    /* store result in 2.30 format in destination buffer. */
+    arm_sqrt_q31(acc0 + acc1, pDst++);
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    acc0 = (q31_t) (((q63_t) real * real) >> 33);
+    acc1 = (q31_t) (((q63_t) imag * imag) >> 33);
+    arm_sqrt_q31(acc0 + acc1, pDst++);
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    acc0 = (q31_t) (((q63_t) real * real) >> 33);
+    acc1 = (q31_t) (((q63_t) imag * imag) >> 33);
+    arm_sqrt_q31(acc0 + acc1, pDst++);
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    acc0 = (q31_t) (((q63_t) real * real) >> 33);
+    acc1 = (q31_t) (((q63_t) imag * imag) >> 33);
+    arm_sqrt_q31(acc0 + acc1, pDst++);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = numSamples % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    acc0 = (q31_t) (((q63_t) real * real) >> 33);
+    acc1 = (q31_t) (((q63_t) imag * imag) >> 33);
+
+    /* store result in 2.30 format in destination buffer. */
+    arm_sqrt_q31(acc0 + acc1, pDst++);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of cmplx_mag group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_squared_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_squared_f32.c
new file mode 100644
index 0000000..99f051c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_squared_f32.c
@@ -0,0 +1,184 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cmplx_mag_squared_f32.c
+ * Description:  Floating-point complex magnitude squared
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupCmplxMath
+ */
+
+/**
+  @defgroup cmplx_mag_squared Complex Magnitude Squared
+
+  Computes the magnitude squared of the elements of a complex data vector.
+
+  The <code>pSrc</code> points to the source data and
+  <code>pDst</code> points to the where the result should be written.
+  <code>numSamples</code> specifies the number of complex samples
+  in the input array and the data is stored in an interleaved fashion
+  (real, imag, real, imag, ...).
+  The input array has a total of <code>2*numSamples</code> values;
+  the output array has a total of <code>numSamples</code> values.
+
+  The underlying algorithm is used:
+
+  <pre>
+  for (n = 0; n < numSamples; n++) {
+      pDst[n] = pSrc[(2*n)+0]^2 + pSrc[(2*n)+1]^2;
+  }
+  </pre>
+
+  There are separate functions for floating-point, Q15, and Q31 data types.
+ */
+
+/**
+  @addtogroup cmplx_mag_squared
+  @{
+ */
+
+/**
+  @brief         Floating-point complex magnitude squared.
+  @param[in]     pSrc        points to input vector
+  @param[out]    pDst        points to output vector
+  @param[in]     numSamples  number of samples in each vector
+  @return        none
+ */
+
+void arm_cmplx_mag_squared_f32(
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t numSamples)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        float32_t real, imag;                          /* Temporary input variables */
+
+#if defined(ARM_MATH_NEON)
+  float32x4x2_t vecA;
+  float32x4_t vRealA;
+  float32x4_t vImagA;
+  float32x4_t vMagSqA;
+
+  float32x4x2_t vecB;
+  float32x4_t vRealB;
+  float32x4_t vImagB;
+  float32x4_t vMagSqB;
+
+  /* Loop unrolling: Compute 8 outputs at a time */
+  blkCnt = numSamples >> 3;
+
+  while (blkCnt > 0U)
+  {
+    /* out = sqrt((real * real) + (imag * imag)) */
+
+    vecA = vld2q_f32(pSrc);
+    pSrc += 8;
+
+    vRealA = vmulq_f32(vecA.val[0], vecA.val[0]);
+    vImagA = vmulq_f32(vecA.val[1], vecA.val[1]);
+    vMagSqA = vaddq_f32(vRealA, vImagA);
+
+    vecB = vld2q_f32(pSrc);
+    pSrc += 8;
+
+    vRealB = vmulq_f32(vecB.val[0], vecB.val[0]);
+    vImagB = vmulq_f32(vecB.val[1], vecB.val[1]);
+    vMagSqB = vaddq_f32(vRealB, vImagB);
+
+    /* Store the result in the destination buffer. */
+    vst1q_f32(pDst, vMagSqA);
+    pDst += 4;
+
+    vst1q_f32(pDst, vMagSqB);
+    pDst += 4;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  blkCnt = numSamples & 7;
+
+#else
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = numSamples >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C[0] = (A[0] * A[0] + A[1] * A[1]) */
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    *pDst++ = (real * real) + (imag * imag);
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    *pDst++ = (real * real) + (imag * imag);
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    *pDst++ = (real * real) + (imag * imag);
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    *pDst++ = (real * real) + (imag * imag);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = numSamples % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+#endif /* #if defined(ARM_MATH_NEON) */
+
+  while (blkCnt > 0U)
+  {
+    /* C[0] = (A[0] * A[0] + A[1] * A[1]) */
+
+    real = *pSrc++;
+    imag = *pSrc++;
+
+    /* store result in destination buffer. */
+    *pDst++ = (real * real) + (imag * imag);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of cmplx_mag_squared group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_squared_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_squared_q15.c
new file mode 100644
index 0000000..fa5f4e6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_squared_q15.c
@@ -0,0 +1,161 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cmplx_mag_squared_q15.c
+ * Description:  Q15 complex magnitude squared
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupCmplxMath
+ */
+
+/**
+  @addtogroup cmplx_mag_squared
+  @{
+ */
+
+/**
+  @brief         Q15 complex magnitude squared.
+  @param[in]     pSrc        points to input vector
+  @param[out]    pDst        points to output vector
+  @param[in]     numSamples  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function implements 1.15 by 1.15 multiplications and finally output is converted into 3.13 format.
+ */
+
+void arm_cmplx_mag_squared_q15(
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t numSamples)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+
+#if defined (ARM_MATH_DSP)
+        q31_t in;
+        q31_t acc0;                                    /* Accumulators */
+#else
+        q15_t real, imag;                              /* Temporary input variables */
+        q31_t acc0, acc1;                              /* Accumulators */
+#endif
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = numSamples >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C[0] = (A[0] * A[0] + A[1] * A[1]) */
+
+#if defined (ARM_MATH_DSP)
+    in = read_q15x2_ia ((q15_t **) &pSrc);
+    acc0 = __SMUAD(in, in);
+    /* store result in 3.13 format in destination buffer. */
+    *pDst++ = (q15_t) (acc0 >> 17);
+
+    in = read_q15x2_ia ((q15_t **) &pSrc);
+    acc0 = __SMUAD(in, in);
+    *pDst++ = (q15_t) (acc0 >> 17);
+
+    in = read_q15x2_ia ((q15_t **) &pSrc);
+    acc0 = __SMUAD(in, in);
+    *pDst++ = (q15_t) (acc0 >> 17);
+
+    in = read_q15x2_ia ((q15_t **) &pSrc);
+    acc0 = __SMUAD(in, in);
+    *pDst++ = (q15_t) (acc0 >> 17);
+#else
+    real = *pSrc++;
+    imag = *pSrc++;
+    acc0 = ((q31_t) real * real);
+    acc1 = ((q31_t) imag * imag);
+    /* store result in 3.13 format in destination buffer. */
+    *pDst++ = (q15_t) (((q63_t) acc0 + acc1) >> 17);
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    acc0 = ((q31_t) real * real);
+    acc1 = ((q31_t) imag * imag);
+    *pDst++ = (q15_t) (((q63_t) acc0 + acc1) >> 17);
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    acc0 = ((q31_t) real * real);
+    acc1 = ((q31_t) imag * imag);
+    *pDst++ = (q15_t) (((q63_t) acc0 + acc1) >> 17);
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    acc0 = ((q31_t) real * real);
+    acc1 = ((q31_t) imag * imag);
+    *pDst++ = (q15_t) (((q63_t) acc0 + acc1) >> 17);
+#endif /* #if defined (ARM_MATH_DSP) */
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = numSamples % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C[0] = (A[0] * A[0] + A[1] * A[1]) */
+
+#if defined (ARM_MATH_DSP)
+    in = read_q15x2_ia ((q15_t **) &pSrc);
+    acc0 = __SMUAD(in, in);
+
+    /* store result in 3.13 format in destination buffer. */
+    *pDst++ = (q15_t) (acc0 >> 17);
+#else
+    real = *pSrc++;
+    imag = *pSrc++;
+    acc0 = ((q31_t) real * real);
+    acc1 = ((q31_t) imag * imag);
+
+    /* store result in 3.13 format in destination buffer. */
+    *pDst++ = (q15_t) (((q63_t) acc0 + acc1) >> 17);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of cmplx_mag_squared group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_squared_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_squared_q31.c
new file mode 100644
index 0000000..54863ef
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mag_squared_q31.c
@@ -0,0 +1,129 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cmplx_mag_squared_q31.c
+ * Description:  Q31 complex magnitude squared
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupCmplxMath
+ */
+
+/**
+  @addtogroup cmplx_mag_squared
+  @{
+ */
+
+/**
+  @brief         Q31 complex magnitude squared.
+  @param[in]     pSrc        points to input vector
+  @param[out]    pDst        points to output vector
+  @param[in]     numSamples  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function implements 1.31 by 1.31 multiplications and finally output is converted into 3.29 format.
+                   Input down scaling is not required.
+ */
+
+void arm_cmplx_mag_squared_q31(
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t numSamples)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q31_t real, imag;                              /* Temporary input variables */
+        q31_t acc0, acc1;                              /* Accumulators */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = numSamples >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C[0] = (A[0] * A[0] + A[1] * A[1]) */
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    acc0 = (q31_t) (((q63_t) real * real) >> 33);
+    acc1 = (q31_t) (((q63_t) imag * imag) >> 33);
+    /* store the result in 3.29 format in the destination buffer. */
+    *pDst++ = acc0 + acc1;
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    acc0 = (q31_t) (((q63_t) real * real) >> 33);
+    acc1 = (q31_t) (((q63_t) imag * imag) >> 33);
+    *pDst++ = acc0 + acc1;
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    acc0 = (q31_t) (((q63_t) real * real) >> 33);
+    acc1 = (q31_t) (((q63_t) imag * imag) >> 33);
+    *pDst++ = acc0 + acc1;
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    acc0 = (q31_t) (((q63_t) real * real) >> 33);
+    acc1 = (q31_t) (((q63_t) imag * imag) >> 33);
+    *pDst++ = acc0 + acc1;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = numSamples % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C[0] = (A[0] * A[0] + A[1] * A[1]) */
+
+    real = *pSrc++;
+    imag = *pSrc++;
+    acc0 = (q31_t) (((q63_t) real * real) >> 33);
+    acc1 = (q31_t) (((q63_t) imag * imag) >> 33);
+
+    /* store result in 3.29 format in destination buffer. */
+    *pDst++ = acc0 + acc1;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of cmplx_mag_squared group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_cmplx_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_cmplx_f32.c
new file mode 100644
index 0000000..8d14821
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_cmplx_f32.c
@@ -0,0 +1,194 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cmplx_mult_cmplx_f32.c
+ * Description:  Floating-point complex-by-complex multiplication
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupCmplxMath
+ */
+
+/**
+  @defgroup CmplxByCmplxMult Complex-by-Complex Multiplication
+
+  Multiplies a complex vector by another complex vector and generates a complex result.
+  The data in the complex arrays is stored in an interleaved fashion
+  (real, imag, real, imag, ...).
+  The parameter <code>numSamples</code> represents the number of complex
+  samples processed.  The complex arrays have a total of <code>2*numSamples</code>
+  real values.
+
+  The underlying algorithm is used:
+
+  <pre>
+  for (n = 0; n < numSamples; n++) {
+      pDst[(2*n)+0] = pSrcA[(2*n)+0] * pSrcB[(2*n)+0] - pSrcA[(2*n)+1] * pSrcB[(2*n)+1];
+      pDst[(2*n)+1] = pSrcA[(2*n)+0] * pSrcB[(2*n)+1] + pSrcA[(2*n)+1] * pSrcB[(2*n)+0];
+  }
+  </pre>
+
+  There are separate functions for floating-point, Q15, and Q31 data types.
+ */
+
+/**
+  @addtogroup CmplxByCmplxMult
+  @{
+ */
+
+/**
+  @brief         Floating-point complex-by-complex multiplication.
+  @param[in]     pSrcA       points to first input vector
+  @param[in]     pSrcB       points to second input vector
+  @param[out]    pDst        points to output vector
+  @param[in]     numSamples  number of samples in each vector
+  @return        none
+ */
+
+void arm_cmplx_mult_cmplx_f32(
+  const float32_t * pSrcA,
+  const float32_t * pSrcB,
+        float32_t * pDst,
+        uint32_t numSamples)
+{
+    uint32_t blkCnt;                               /* Loop counter */
+    float32_t a, b, c, d;  /* Temporary variables to store real and imaginary values */
+
+#if defined(ARM_MATH_NEON)
+    float32x4x2_t va, vb;
+    float32x4_t real, imag;
+    float32x4x2_t outCplx;
+
+    /* Compute 4 outputs at a time */
+    blkCnt = numSamples >> 2U;
+
+    while (blkCnt > 0U)
+    {
+        va = vld2q_f32(pSrcA);  // load & separate real/imag pSrcA (de-interleave 2)
+        vb = vld2q_f32(pSrcB);  // load & separate real/imag pSrcB
+
+	/* Increment pointers */
+        pSrcA += 8;
+        pSrcB += 8;
+	
+	/* Re{C} = Re{A}*Re{B} - Im{A}*Im{B} */
+        outCplx.val[0] = vmulq_f32(va.val[0], vb.val[0]);
+        outCplx.val[0] = vmlsq_f32(outCplx.val[0], va.val[1], vb.val[1]);
+
+	/* Im{C} = Re{A}*Im{B} + Im{A}*Re{B} */
+        outCplx.val[1] = vmulq_f32(va.val[0], vb.val[1]);
+        outCplx.val[1] = vmlaq_f32(outCplx.val[1], va.val[1], vb.val[0]);
+
+        vst2q_f32(pDst, outCplx);
+
+	/* Increment pointer */
+        pDst += 8;
+
+	/* Decrement the loop counter */
+        blkCnt--;
+    }
+
+    /* Tail */
+    blkCnt = numSamples & 3;
+
+#else
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = numSamples >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C[2 * i    ] = A[2 * i] * B[2 * i    ] - A[2 * i + 1] * B[2 * i + 1]. */
+    /* C[2 * i + 1] = A[2 * i] * B[2 * i + 1] + A[2 * i + 1] * B[2 * i    ]. */
+
+    a = *pSrcA++;
+    b = *pSrcA++;
+    c = *pSrcB++;
+    d = *pSrcB++;
+    /* store result in destination buffer. */
+    *pDst++ = (a * c) - (b * d);
+    *pDst++ = (a * d) + (b * c);
+
+    a = *pSrcA++;
+    b = *pSrcA++;
+    c = *pSrcB++;
+    d = *pSrcB++;
+    *pDst++ = (a * c) - (b * d);
+    *pDst++ = (a * d) + (b * c);
+
+    a = *pSrcA++;
+    b = *pSrcA++;
+    c = *pSrcB++;
+    d = *pSrcB++;
+    *pDst++ = (a * c) - (b * d);
+    *pDst++ = (a * d) + (b * c);
+
+    a = *pSrcA++;
+    b = *pSrcA++;
+    c = *pSrcB++;
+    d = *pSrcB++;
+    *pDst++ = (a * c) - (b * d);
+    *pDst++ = (a * d) + (b * c);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = numSamples % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+#endif /* #if defined(ARM_MATH_NEON) */
+
+  while (blkCnt > 0U)
+  {
+    /* C[2 * i    ] = A[2 * i] * B[2 * i    ] - A[2 * i + 1] * B[2 * i + 1]. */
+    /* C[2 * i + 1] = A[2 * i] * B[2 * i + 1] + A[2 * i + 1] * B[2 * i    ]. */
+
+    a = *pSrcA++;
+    b = *pSrcA++;
+    c = *pSrcB++;
+    d = *pSrcB++;
+
+    /* store result in destination buffer. */
+    *pDst++ = (a * c) - (b * d);
+    *pDst++ = (a * d) + (b * c);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of CmplxByCmplxMult group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_cmplx_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_cmplx_q15.c
new file mode 100644
index 0000000..6659427
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_cmplx_q15.c
@@ -0,0 +1,136 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cmplx_mult_cmplx_q15.c
+ * Description:  Q15 complex-by-complex multiplication
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupCmplxMath
+ */
+
+/**
+  @addtogroup CmplxByCmplxMult
+  @{
+ */
+
+/**
+  @brief         Q15 complex-by-complex multiplication.
+  @param[in]     pSrcA       points to first input vector
+  @param[in]     pSrcB       points to second input vector
+  @param[out]    pDst        points to output vector
+  @param[in]     numSamples  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function implements 1.15 by 1.15 multiplications and finally output is converted into 3.13 format.
+ */
+
+void arm_cmplx_mult_cmplx_q15(
+  const q15_t * pSrcA,
+  const q15_t * pSrcB,
+        q15_t * pDst,
+        uint32_t numSamples)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q15_t a, b, c, d;                              /* Temporary variables */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = numSamples >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C[2 * i    ] = A[2 * i] * B[2 * i    ] - A[2 * i + 1] * B[2 * i + 1]. */
+    /* C[2 * i + 1] = A[2 * i] * B[2 * i + 1] + A[2 * i + 1] * B[2 * i    ]. */
+
+    a = *pSrcA++;
+    b = *pSrcA++;
+    c = *pSrcB++;
+    d = *pSrcB++;
+    /* store result in 3.13 format in destination buffer. */
+    *pDst++ = (q15_t) ( (((q31_t) a * c) >> 17) - (((q31_t) b * d) >> 17) );
+    *pDst++ = (q15_t) ( (((q31_t) a * d) >> 17) + (((q31_t) b * c) >> 17) );
+
+    a = *pSrcA++;
+    b = *pSrcA++;
+    c = *pSrcB++;
+    d = *pSrcB++;
+    *pDst++ = (q15_t) ( (((q31_t) a * c) >> 17) - (((q31_t) b * d) >> 17) );
+    *pDst++ = (q15_t) ( (((q31_t) a * d) >> 17) + (((q31_t) b * c) >> 17) );
+
+    a = *pSrcA++;
+    b = *pSrcA++;
+    c = *pSrcB++;
+    d = *pSrcB++;
+    *pDst++ = (q15_t) ( (((q31_t) a * c) >> 17) - (((q31_t) b * d) >> 17) );
+    *pDst++ = (q15_t) ( (((q31_t) a * d) >> 17) + (((q31_t) b * c) >> 17) );
+
+    a = *pSrcA++;
+    b = *pSrcA++;
+    c = *pSrcB++;
+    d = *pSrcB++;
+    *pDst++ = (q15_t) ( (((q31_t) a * c) >> 17) - (((q31_t) b * d) >> 17) );
+    *pDst++ = (q15_t) ( (((q31_t) a * d) >> 17) + (((q31_t) b * c) >> 17) );
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = numSamples % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C[2 * i    ] = A[2 * i] * B[2 * i    ] - A[2 * i + 1] * B[2 * i + 1]. */
+    /* C[2 * i + 1] = A[2 * i] * B[2 * i + 1] + A[2 * i + 1] * B[2 * i    ]. */
+
+    a = *pSrcA++;
+    b = *pSrcA++;
+    c = *pSrcB++;
+    d = *pSrcB++;
+
+    /* store result in 3.13 format in destination buffer. */
+    *pDst++ = (q15_t) ( (((q31_t) a * c) >> 17) - (((q31_t) b * d) >> 17) );
+    *pDst++ = (q15_t) ( (((q31_t) a * d) >> 17) + (((q31_t) b * c) >> 17) );
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of CmplxByCmplxMult group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_cmplx_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_cmplx_q31.c
new file mode 100644
index 0000000..f6d6dc6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_cmplx_q31.c
@@ -0,0 +1,137 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cmplx_mult_cmplx_q31.c
+ * Description:  Q31 complex-by-complex multiplication
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupCmplxMath
+ */
+
+/**
+  @addtogroup CmplxByCmplxMult
+  @{
+ */
+
+/**
+  @brief         Q31 complex-by-complex multiplication.
+  @param[in]     pSrcA       points to first input vector
+  @param[in]     pSrcB       points to second input vector
+  @param[out]    pDst        points to output vector
+  @param[in]     numSamples  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function implements 1.31 by 1.31 multiplications and finally output is converted into 3.29 format.
+                   Input down scaling is not required.
+ */
+
+void arm_cmplx_mult_cmplx_q31(
+  const q31_t * pSrcA,
+  const q31_t * pSrcB,
+        q31_t * pDst,
+        uint32_t numSamples)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q31_t a, b, c, d;                              /* Temporary variables */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = numSamples >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C[2 * i    ] = A[2 * i] * B[2 * i    ] - A[2 * i + 1] * B[2 * i + 1]. */
+    /* C[2 * i + 1] = A[2 * i] * B[2 * i + 1] + A[2 * i + 1] * B[2 * i    ]. */
+
+    a = *pSrcA++;
+    b = *pSrcA++;
+    c = *pSrcB++;
+    d = *pSrcB++;
+    /* store result in 3.29 format in destination buffer. */
+    *pDst++ = (q31_t) ( (((q63_t) a * c) >> 33) - (((q63_t) b * d) >> 33) );
+    *pDst++ = (q31_t) ( (((q63_t) a * d) >> 33) + (((q63_t) b * c) >> 33) );
+
+    a = *pSrcA++;
+    b = *pSrcA++;
+    c = *pSrcB++;
+    d = *pSrcB++;
+    *pDst++ = (q31_t) ( (((q63_t) a * c) >> 33) - (((q63_t) b * d) >> 33) );
+    *pDst++ = (q31_t) ( (((q63_t) a * d) >> 33) + (((q63_t) b * c) >> 33) );
+
+    a = *pSrcA++;
+    b = *pSrcA++;
+    c = *pSrcB++;
+    d = *pSrcB++;
+    *pDst++ = (q31_t) ( (((q63_t) a * c) >> 33) - (((q63_t) b * d) >> 33) );
+    *pDst++ = (q31_t) ( (((q63_t) a * d) >> 33) + (((q63_t) b * c) >> 33) );
+
+    a = *pSrcA++;
+    b = *pSrcA++;
+    c = *pSrcB++;
+    d = *pSrcB++;
+    *pDst++ = (q31_t) ( (((q63_t) a * c) >> 33) - (((q63_t) b * d) >> 33) );
+    *pDst++ = (q31_t) ( (((q63_t) a * d) >> 33) + (((q63_t) b * c) >> 33) );
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = numSamples % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C[2 * i    ] = A[2 * i] * B[2 * i    ] - A[2 * i + 1] * B[2 * i + 1]. */
+    /* C[2 * i + 1] = A[2 * i] * B[2 * i + 1] + A[2 * i + 1] * B[2 * i    ]. */
+
+    a = *pSrcA++;
+    b = *pSrcA++;
+    c = *pSrcB++;
+    d = *pSrcB++;
+
+    /* store result in 3.29 format in destination buffer. */
+    *pDst++ = (q31_t) ( (((q63_t) a * c) >> 33) - (((q63_t) b * d) >> 33) );
+    *pDst++ = (q31_t) ( (((q63_t) a * d) >> 33) + (((q63_t) b * c) >> 33) );
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of CmplxByCmplxMult group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_real_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_real_f32.c
new file mode 100644
index 0000000..9651999
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_real_f32.c
@@ -0,0 +1,169 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cmplx_mult_real_f32.c
+ * Description:  Floating-point complex by real multiplication
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupCmplxMath
+ */
+
+/**
+  @defgroup CmplxByRealMult Complex-by-Real Multiplication
+
+  Multiplies a complex vector by a real vector and generates a complex result.
+  The data in the complex arrays is stored in an interleaved fashion
+  (real, imag, real, imag, ...).
+  The parameter <code>numSamples</code> represents the number of complex
+  samples processed.  The complex arrays have a total of <code>2*numSamples</code>
+  real values while the real array has a total of <code>numSamples</code>
+  real values.
+
+  The underlying algorithm is used:
+
+  <pre>
+  for (n = 0; n < numSamples; n++) {
+      pCmplxDst[(2*n)+0] = pSrcCmplx[(2*n)+0] * pSrcReal[n];
+      pCmplxDst[(2*n)+1] = pSrcCmplx[(2*n)+1] * pSrcReal[n];
+  }
+  </pre>
+
+  There are separate functions for floating-point, Q15, and Q31 data types.
+ */
+
+/**
+  @addtogroup CmplxByRealMult
+  @{
+ */
+
+/**
+  @brief         Floating-point complex-by-real multiplication.
+  @param[in]     pSrcCmplx   points to complex input vector
+  @param[in]     pSrcReal    points to real input vector
+  @param[out]    pCmplxDst   points to complex output vector
+  @param[in]     numSamples  number of samples in each vector
+  @return        none
+ */
+
+void arm_cmplx_mult_real_f32(
+  const float32_t * pSrcCmplx,
+  const float32_t * pSrcReal,
+        float32_t * pCmplxDst,
+        uint32_t numSamples)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        float32_t in;                                  /* Temporary variable */
+
+#if defined(ARM_MATH_NEON)
+    float32x4_t r;
+    float32x4x2_t ab,outCplx;
+
+    /* Compute 4 outputs at a time */
+    blkCnt = numSamples >> 2U;
+
+    while (blkCnt > 0U)
+    {
+        ab = vld2q_f32(pSrcCmplx);  // load & separate real/imag pSrcA (de-interleave 2)
+        r = vld1q_f32(pSrcReal);  // load & separate real/imag pSrcB
+
+	/* Increment pointers */
+        pSrcCmplx += 8;
+        pSrcReal += 4;
+
+        outCplx.val[0] = vmulq_f32(ab.val[0], r);
+        outCplx.val[1] = vmulq_f32(ab.val[1], r);
+
+        vst2q_f32(pCmplxDst, outCplx);
+        pCmplxDst += 8;
+
+        blkCnt--;
+    }
+
+    /* Tail */
+    blkCnt = numSamples & 3;
+#else
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = numSamples >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C[2 * i    ] = A[2 * i    ] * B[i]. */
+    /* C[2 * i + 1] = A[2 * i + 1] * B[i]. */
+
+    in = *pSrcReal++;
+    /* store result in destination buffer. */
+    *pCmplxDst++ = *pSrcCmplx++ * in;
+    *pCmplxDst++ = *pSrcCmplx++ * in;
+
+    in = *pSrcReal++;
+    *pCmplxDst++ = *pSrcCmplx++ * in;
+    *pCmplxDst++ = *pSrcCmplx++ * in;
+
+    in = *pSrcReal++;
+    *pCmplxDst++ = *pSrcCmplx++ * in;
+    *pCmplxDst++ = *pSrcCmplx++ * in;
+
+    in = *pSrcReal++;
+    *pCmplxDst++ = *pSrcCmplx++* in;
+    *pCmplxDst++ = *pSrcCmplx++ * in;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = numSamples % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+#endif /* #if defined(ARM_MATH_NEON) */
+
+  while (blkCnt > 0U)
+  {
+    /* C[2 * i    ] = A[2 * i    ] * B[i]. */
+    /* C[2 * i + 1] = A[2 * i + 1] * B[i]. */
+
+    in = *pSrcReal++;
+    /* store result in destination buffer. */
+    *pCmplxDst++ = *pSrcCmplx++ * in;
+    *pCmplxDst++ = *pSrcCmplx++ * in;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of CmplxByRealMult group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_real_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_real_q15.c
new file mode 100644
index 0000000..4877d20
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_real_q15.c
@@ -0,0 +1,182 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cmplx_mult_real_q15.c
+ * Description:  Q15 complex by real multiplication
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupCmplxMath
+ */
+
+/**
+  @addtogroup CmplxByRealMult
+  @{
+ */
+
+/**
+  @brief         Q15 complex-by-real multiplication.
+  @param[in]     pSrcCmplx   points to complex input vector
+  @param[in]     pSrcReal    points to real input vector
+  @param[out]    pCmplxDst   points to complex output vector
+  @param[in]     numSamples  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.
+ */
+
+void arm_cmplx_mult_real_q15(
+  const q15_t * pSrcCmplx,
+  const q15_t * pSrcReal,
+        q15_t * pCmplxDst,
+        uint32_t numSamples)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q15_t in;                                      /* Temporary variable */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+#if defined (ARM_MATH_DSP)
+        q31_t inA1, inA2;                              /* Temporary variables to hold input data */
+        q31_t inB1;                                    /* Temporary variables to hold input data */
+        q15_t out1, out2, out3, out4;                  /* Temporary variables to hold output data */
+        q31_t mul1, mul2, mul3, mul4;                  /* Temporary variables to hold intermediate data */
+#endif
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = numSamples >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C[2 * i    ] = A[2 * i    ] * B[i]. */
+    /* C[2 * i + 1] = A[2 * i + 1] * B[i]. */
+
+#if defined (ARM_MATH_DSP)
+    /* read 2 complex numbers both real and imaginary from complex input buffer */
+    inA1 = read_q15x2_ia ((q15_t **) &pSrcCmplx);
+    inA2 = read_q15x2_ia ((q15_t **) &pSrcCmplx);
+    /* read 2 real values at a time from real input buffer */
+    inB1 = read_q15x2_ia ((q15_t **) &pSrcReal);
+
+    /* multiply complex number with real numbers */
+#ifndef ARM_MATH_BIG_ENDIAN
+    mul1 = (q31_t) ((q15_t) (inA1)       * (q15_t) (inB1));
+    mul2 = (q31_t) ((q15_t) (inA1 >> 16) * (q15_t) (inB1));
+    mul3 = (q31_t) ((q15_t) (inA2)       * (q15_t) (inB1 >> 16));
+    mul4 = (q31_t) ((q15_t) (inA2 >> 16) * (q15_t) (inB1 >> 16));
+#else
+    mul2 = (q31_t) ((q15_t) (inA1 >> 16) * (q15_t) (inB1 >> 16));
+    mul1 = (q31_t) ((q15_t) inA1         * (q15_t) (inB1 >> 16));
+    mul4 = (q31_t) ((q15_t) (inA2 >> 16) * (q15_t) inB1);
+    mul3 = (q31_t) ((q15_t) inA2         * (q15_t) inB1);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    /* saturate the result */
+    out1 = (q15_t) __SSAT(mul1 >> 15U, 16);
+    out2 = (q15_t) __SSAT(mul2 >> 15U, 16);
+    out3 = (q15_t) __SSAT(mul3 >> 15U, 16);
+    out4 = (q15_t) __SSAT(mul4 >> 15U, 16);
+
+    /* pack real and imaginary outputs and store them to destination */
+    write_q15x2_ia (&pCmplxDst, __PKHBT(out1, out2, 16));
+    write_q15x2_ia (&pCmplxDst, __PKHBT(out3, out4, 16));
+
+    inA1 = read_q15x2_ia ((q15_t **) &pSrcCmplx);
+    inA2 = read_q15x2_ia ((q15_t **) &pSrcCmplx);
+    inB1 = read_q15x2_ia ((q15_t **) &pSrcReal);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+    mul1 = (q31_t) ((q15_t) (inA1)       * (q15_t) (inB1));
+    mul2 = (q31_t) ((q15_t) (inA1 >> 16) * (q15_t) (inB1));
+    mul3 = (q31_t) ((q15_t) (inA2)       * (q15_t) (inB1 >> 16));
+    mul4 = (q31_t) ((q15_t) (inA2 >> 16) * (q15_t) (inB1 >> 16));
+#else
+    mul2 = (q31_t) ((q15_t) (inA1 >> 16) * (q15_t) (inB1 >> 16));
+    mul1 = (q31_t) ((q15_t) inA1         * (q15_t) (inB1 >> 16));
+    mul4 = (q31_t) ((q15_t) (inA2 >> 16) * (q15_t) inB1);
+    mul3 = (q31_t) ((q15_t) inA2 * (q15_t) inB1);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    out1 = (q15_t) __SSAT(mul1 >> 15U, 16);
+    out2 = (q15_t) __SSAT(mul2 >> 15U, 16);
+    out3 = (q15_t) __SSAT(mul3 >> 15U, 16);
+    out4 = (q15_t) __SSAT(mul4 >> 15U, 16);
+
+    write_q15x2_ia (&pCmplxDst, __PKHBT(out1, out2, 16));
+    write_q15x2_ia (&pCmplxDst, __PKHBT(out3, out4, 16));
+#else
+    in = *pSrcReal++;
+    *pCmplxDst++ = (q15_t) __SSAT((((q31_t) *pSrcCmplx++ * in) >> 15), 16);
+    *pCmplxDst++ = (q15_t) __SSAT((((q31_t) *pSrcCmplx++ * in) >> 15), 16);
+
+    in = *pSrcReal++;
+    *pCmplxDst++ = (q15_t) __SSAT((((q31_t) *pSrcCmplx++ * in) >> 15), 16);
+    *pCmplxDst++ = (q15_t) __SSAT((((q31_t) *pSrcCmplx++ * in) >> 15), 16);
+
+    in = *pSrcReal++;
+    *pCmplxDst++ = (q15_t) __SSAT((((q31_t) *pSrcCmplx++ * in) >> 15), 16);
+    *pCmplxDst++ = (q15_t) __SSAT((((q31_t) *pSrcCmplx++ * in) >> 15), 16);
+
+    in = *pSrcReal++;
+    *pCmplxDst++ = (q15_t) __SSAT((((q31_t) *pSrcCmplx++ * in) >> 15), 16);
+    *pCmplxDst++ = (q15_t) __SSAT((((q31_t) *pSrcCmplx++ * in) >> 15), 16);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = numSamples % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C[2 * i    ] = A[2 * i    ] * B[i]. */
+    /* C[2 * i + 1] = A[2 * i + 1] * B[i]. */
+
+    in = *pSrcReal++;
+    /* store the result in the destination buffer. */
+    *pCmplxDst++ = (q15_t) __SSAT((((q31_t) *pSrcCmplx++ * in) >> 15), 16);
+    *pCmplxDst++ = (q15_t) __SSAT((((q31_t) *pSrcCmplx++ * in) >> 15), 16);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of CmplxByRealMult group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_real_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_real_q31.c
new file mode 100644
index 0000000..906410f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ComplexMathFunctions/arm_cmplx_mult_real_q31.c
@@ -0,0 +1,148 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cmplx_mult_real_q31.c
+ * Description:  Q31 complex by real multiplication
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupCmplxMath
+ */
+
+/**
+  @addtogroup CmplxByRealMult
+  @{
+ */
+
+/**
+  @brief         Q31 complex-by-real multiplication.
+  @param[in]     pSrcCmplx   points to complex input vector
+  @param[in]     pSrcReal    points to real input vector
+  @param[out]    pCmplxDst   points to complex output vector
+  @param[in]     numSamples  number of samples in each vector
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q31 range[0x80000000 0x7FFFFFFF] are saturated.
+ */
+
+void arm_cmplx_mult_real_q31(
+  const q31_t * pSrcCmplx,
+  const q31_t * pSrcReal,
+        q31_t * pCmplxDst,
+        uint32_t numSamples)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q31_t in;                                      /* Temporary variable */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = numSamples >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C[2 * i    ] = A[2 * i    ] * B[i]. */
+    /* C[2 * i + 1] = A[2 * i + 1] * B[i]. */
+
+    in = *pSrcReal++;
+#if defined (ARM_MATH_DSP)
+    /* store saturated result in 1.31 format to destination buffer */
+    *pCmplxDst++ = (__SSAT((q31_t) (((q63_t) *pSrcCmplx++ * in) >> 32), 31) << 1);
+    *pCmplxDst++ = (__SSAT((q31_t) (((q63_t) *pSrcCmplx++ * in) >> 32), 31) << 1);
+#else
+    /* store result in destination buffer. */
+    *pCmplxDst++ = (q31_t) clip_q63_to_q31(((q63_t) *pSrcCmplx++ * in) >> 31);
+    *pCmplxDst++ = (q31_t) clip_q63_to_q31(((q63_t) *pSrcCmplx++ * in) >> 31);
+#endif
+
+    in = *pSrcReal++;
+#if defined (ARM_MATH_DSP)
+    *pCmplxDst++ = (__SSAT((q31_t) (((q63_t) *pSrcCmplx++ * in) >> 32), 31) << 1);
+    *pCmplxDst++ = (__SSAT((q31_t) (((q63_t) *pSrcCmplx++ * in) >> 32), 31) << 1);
+#else
+    *pCmplxDst++ = (q31_t) clip_q63_to_q31(((q63_t) *pSrcCmplx++ * in) >> 31);
+    *pCmplxDst++ = (q31_t) clip_q63_to_q31(((q63_t) *pSrcCmplx++ * in) >> 31);
+#endif
+
+    in = *pSrcReal++;
+#if defined (ARM_MATH_DSP)
+    *pCmplxDst++ = (__SSAT((q31_t) (((q63_t) *pSrcCmplx++ * in) >> 32), 31) << 1);
+    *pCmplxDst++ = (__SSAT((q31_t) (((q63_t) *pSrcCmplx++ * in) >> 32), 31) << 1);
+#else
+    *pCmplxDst++ = (q31_t) clip_q63_to_q31(((q63_t) *pSrcCmplx++ * in) >> 31);
+    *pCmplxDst++ = (q31_t) clip_q63_to_q31(((q63_t) *pSrcCmplx++ * in) >> 31);
+#endif
+
+    in = *pSrcReal++;
+#if defined (ARM_MATH_DSP)
+    *pCmplxDst++ = (__SSAT((q31_t) (((q63_t) *pSrcCmplx++ * in) >> 32), 31) << 1);
+    *pCmplxDst++ = (__SSAT((q31_t) (((q63_t) *pSrcCmplx++ * in) >> 32), 31) << 1);
+#else
+    *pCmplxDst++ = (q31_t) clip_q63_to_q31(((q63_t) *pSrcCmplx++ * in) >> 31);
+    *pCmplxDst++ = (q31_t) clip_q63_to_q31(((q63_t) *pSrcCmplx++ * in) >> 31);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = numSamples % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C[2 * i    ] = A[2 * i    ] * B[i]. */
+    /* C[2 * i + 1] = A[2 * i + 1] * B[i]. */
+
+    in = *pSrcReal++;
+#if defined (ARM_MATH_DSP)
+    /* store saturated result in 1.31 format to destination buffer */
+    *pCmplxDst++ = (__SSAT((q31_t) (((q63_t) *pSrcCmplx++ * in) >> 32), 31) << 1);
+    *pCmplxDst++ = (__SSAT((q31_t) (((q63_t) *pSrcCmplx++ * in) >> 32), 31) << 1);
+#else
+    /* store result in destination buffer. */
+    *pCmplxDst++ = (q31_t) clip_q63_to_q31(((q63_t) *pSrcCmplx++ * in) >> 31);
+    *pCmplxDst++ = (q31_t) clip_q63_to_q31(((q63_t) *pSrcCmplx++ * in) >> 31);
+#endif
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of CmplxByRealMult group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/CMakeLists.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/CMakeLists.txt
new file mode 100644
index 0000000..705f5b8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/CMakeLists.txt
@@ -0,0 +1,37 @@
+cmake_minimum_required (VERSION 3.6)
+
+project(CMSISDSPController)
+
+add_library(CMSISDSPController STATIC)
+
+configdsp(CMSISDSPController ..)
+
+include(interpol)
+interpol(CMSISDSPController)
+
+if (CONFIGTABLE AND ALLFAST)
+    target_compile_definitions(CMSISDSPController PUBLIC ARM_ALL_FAST_TABLES)  
+endif()
+
+target_sources(CMSISDSPController PRIVATE arm_pid_init_f32.c)
+target_sources(CMSISDSPController PRIVATE arm_pid_init_q15.c)
+target_sources(CMSISDSPController PRIVATE arm_pid_init_q31.c)
+target_sources(CMSISDSPController PRIVATE arm_pid_reset_f32.c)
+target_sources(CMSISDSPController PRIVATE arm_pid_reset_q15.c)
+target_sources(CMSISDSPController PRIVATE arm_pid_reset_q31.c)
+
+if (NOT CONFIGTABLE OR ALLFAST OR ARM_SIN_COS_F32)
+target_sources(CMSISDSPController PRIVATE arm_sin_cos_f32.c)
+endif()
+
+if (NOT CONFIGTABLE OR ALLFAST OR ARM_SIN_COS_Q31)
+target_sources(CMSISDSPController PRIVATE arm_sin_cos_q31.c)
+endif()
+
+
+
+### Includes
+target_include_directories(CMSISDSPController PUBLIC "${DSP}/../../Include")
+
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/ControllerFunctions.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/ControllerFunctions.c
new file mode 100644
index 0000000..51720bc
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/ControllerFunctions.c
@@ -0,0 +1,37 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        ControllerFunctions.c
+ * Description:  Combination of all controller function source files.
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.0.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_pid_init_f32.c"
+#include "arm_pid_init_q15.c"
+#include "arm_pid_init_q31.c"
+#include "arm_pid_reset_f32.c"
+#include "arm_pid_reset_q15.c"
+#include "arm_pid_reset_q31.c"
+#include "arm_sin_cos_f32.c"
+#include "arm_sin_cos_q31.c"
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c
new file mode 100644
index 0000000..433a65a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_f32.c
@@ -0,0 +1,75 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_pid_init_f32.c
+ * Description:  Floating-point PID Control initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @addtogroup PID
+  @{
+ */
+
+/**
+  @brief         Initialization function for the floating-point PID Control.
+  @param[in,out] S               points to an instance of the PID structure
+  @param[in]     resetStateFlag
+                   - value = 0: no change in state
+                   - value = 1: reset state
+  @return        none
+
+  @par           Details
+                   The <code>resetStateFlag</code> specifies whether to set state to zero or not. \n
+                   The function computes the structure fields: <code>A0</code>, <code>A1</code> <code>A2</code>
+                   using the proportional gain( \c Kp), integral gain( \c Ki) and derivative gain( \c Kd)
+                   also sets the state variables to all zeros.
+ */
+
+void arm_pid_init_f32(
+  arm_pid_instance_f32 * S,
+  int32_t resetStateFlag)
+{
+  /* Derived coefficient A0 */
+  S->A0 = S->Kp + S->Ki + S->Kd;
+
+  /* Derived coefficient A1 */
+  S->A1 = (-S->Kp) - ((float32_t) 2.0 * S->Kd);
+
+  /* Derived coefficient A2 */
+  S->A2 = S->Kd;
+
+  /* Check whether state needs reset or not */
+  if (resetStateFlag)
+  {
+    /* Reset state to zero, The size will be always 3 samples */
+    memset(S->state, 0, 3U * sizeof(float32_t));
+  }
+
+}
+
+/**
+  @} end of PID group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c
new file mode 100644
index 0000000..c88a3d9
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q15.c
@@ -0,0 +1,95 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_pid_init_q15.c
+ * Description:  Q15 PID Control initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @addtogroup PID
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q15 PID Control.
+  @param[in,out] S               points to an instance of the Q15 PID structure
+  @param[in]     resetStateFlag
+                   - value = 0: no change in state
+                   - value = 1: reset state
+  @return        none
+
+  @par           Details
+                   The <code>resetStateFlag</code> specifies whether to set state to zero or not. \n
+                   The function computes the structure fields: <code>A0</code>, <code>A1</code> <code>A2</code>
+                   using the proportional gain( \c Kp), integral gain( \c Ki) and derivative gain( \c Kd)
+                   also sets the state variables to all zeros.
+ */
+
+void arm_pid_init_q15(
+  arm_pid_instance_q15 * S,
+  int32_t resetStateFlag)
+{
+
+#if defined (ARM_MATH_DSP)
+
+  /* Derived coefficient A0 */
+  S->A0 = __QADD16(__QADD16(S->Kp, S->Ki), S->Kd);
+
+  /* Derived coefficients and pack into A1 */
+
+#ifndef  ARM_MATH_BIG_ENDIAN
+  S->A1 = __PKHBT(-__QADD16(__QADD16(S->Kd, S->Kd), S->Kp), S->Kd, 16);
+#else
+  S->A1 = __PKHBT(S->Kd, -__QADD16(__QADD16(S->Kd, S->Kd), S->Kp), 16);
+#endif
+
+#else
+
+  q31_t temp;                                    /* to store the sum */
+
+  /* Derived coefficient A0 */
+  temp = S->Kp + S->Ki + S->Kd;
+  S->A0 = (q15_t) __SSAT(temp, 16);
+
+  /* Derived coefficients and pack into A1 */
+  temp = -(S->Kd + S->Kd + S->Kp);
+  S->A1 = (q15_t) __SSAT(temp, 16);
+  S->A2 = S->Kd;
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+  /* Check whether state needs reset or not */
+  if (resetStateFlag)
+  {
+    /* Reset state to zero, The size will be always 3 samples */
+    memset(S->state, 0, 3U * sizeof(q15_t));
+  }
+
+}
+
+/**
+  @} end of PID group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c
new file mode 100644
index 0000000..1625a5f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_init_q31.c
@@ -0,0 +1,92 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_pid_init_q31.c
+ * Description:  Q31 PID Control initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @addtogroup PID
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q31 PID Control.
+  @param[in,out] S               points to an instance of the Q31 PID structure
+  @param[in]     resetStateFlag
+                   - value = 0: no change in state
+                   - value = 1: reset state
+  @return        none
+
+  @par           Details
+                   The <code>resetStateFlag</code> specifies whether to set state to zero or not. \n
+                   The function computes the structure fields: <code>A0</code>, <code>A1</code> <code>A2</code>
+                   using the proportional gain( \c Kp), integral gain( \c Ki) and derivative gain( \c Kd)
+                   also sets the state variables to all zeros.
+ */
+
+void arm_pid_init_q31(
+  arm_pid_instance_q31 * S,
+  int32_t resetStateFlag)
+{
+
+#if defined (ARM_MATH_DSP)
+
+  /* Derived coefficient A0 */
+  S->A0 = __QADD(__QADD(S->Kp, S->Ki), S->Kd);
+
+  /* Derived coefficient A1 */
+  S->A1 = -__QADD(__QADD(S->Kd, S->Kd), S->Kp);
+
+#else
+
+  q31_t temp;                                    /* to store the sum */
+
+  /* Derived coefficient A0 */
+  temp = clip_q63_to_q31((q63_t) S->Kp + S->Ki);
+  S->A0 = clip_q63_to_q31((q63_t) temp + S->Kd);
+
+  /* Derived coefficient A1 */
+  temp = clip_q63_to_q31((q63_t) S->Kd + S->Kd);
+  S->A1 = -clip_q63_to_q31((q63_t) temp + S->Kp);
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+  /* Derived coefficient A2 */
+  S->A2 = S->Kd;
+
+  /* Check whether state needs reset or not */
+  if (resetStateFlag)
+  {
+    /* Reset state to zero, The size will be always 3 samples */
+    memset(S->state, 0, 3U * sizeof(q31_t));
+  }
+
+}
+
+/**
+  @} end of PID group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c
new file mode 100644
index 0000000..d839e55
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_f32.c
@@ -0,0 +1,54 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_pid_reset_f32.c
+ * Description:  Floating-point PID Control reset function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @addtogroup PID
+  @{
+ */
+
+/**
+  @brief         Reset function for the floating-point PID Control.
+  @param[in,out] S  points to an instance of the floating-point PID structure
+  @return        none
+
+  @par           Details
+                   The function resets the state buffer to zeros.
+ */
+
+void arm_pid_reset_f32(
+  arm_pid_instance_f32 * S)
+{
+  /* Reset state to zero, The size will be always 3 samples */
+  memset(S->state, 0, 3U * sizeof(float32_t));
+}
+
+/**
+  @} end of PID group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c
new file mode 100644
index 0000000..256fd8c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q15.c
@@ -0,0 +1,54 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_pid_reset_q15.c
+ * Description:  Q15 PID Control reset function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @addtogroup PID
+  @{
+ */
+
+/**
+  @brief         Reset function for the Q15 PID Control.
+  @param[in,out] S  points to an instance of the Q15 PID structure
+  @return        none
+
+  @par           Details
+                   The function resets the state buffer to zeros.
+ */
+
+void arm_pid_reset_q15(
+  arm_pid_instance_q15 * S)
+{
+  /* Reset state to zero, The size will be always 3 samples */
+  memset(S->state, 0, 3U * sizeof(q15_t));
+}
+
+/**
+  @} end of PID group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c
new file mode 100644
index 0000000..2aa391c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_pid_reset_q31.c
@@ -0,0 +1,54 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_pid_reset_q31.c
+ * Description:  Q31 PID Control reset function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @addtogroup PID
+  @{
+ */
+
+/**
+  @brief         Reset function for the Q31 PID Control.
+  @param[in,out] S  points to an instance of the Q31 PID structure
+  @return        none
+
+  @par           Details
+                   The function resets the state buffer to zeros.
+ */
+
+void arm_pid_reset_q31(
+  arm_pid_instance_q31 * S)
+{
+  /* Reset state to zero, The size will be always 3 samples */
+  memset(S->state, 0, 3U * sizeof(q31_t));
+}
+
+/**
+  @} end of PID group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c
new file mode 100644
index 0000000..12a1c83
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_f32.c
@@ -0,0 +1,146 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_sin_cos_f32.c
+ * Description:  Sine and Cosine calculation for floating-point values
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @ingroup groupController
+ */
+
+/**
+  @defgroup SinCos Sine Cosine
+
+  Computes the trigonometric sine and cosine values using a combination of table lookup
+  and linear interpolation.
+  There are separate functions for Q31 and floating-point data types.
+  The input to the floating-point version is in degrees while the
+  fixed-point Q31 have a scaled input with the range
+  [-1 0.9999] mapping to [-180 +180] degrees.
+
+  The floating point function also allows values that are out of the usual range. When this happens, the function will
+  take extra time to adjust the input value to the range of [-180 180].
+
+  The result is accurate to 5 digits after the decimal point.
+
+  The implementation is based on table lookup using 360 values together with linear interpolation.
+  The steps used are:
+   -# Calculation of the nearest integer table index.
+   -# Compute the fractional portion (fract) of the input.
+   -# Fetch the value corresponding to \c index from sine table to \c y0 and also value from \c index+1 to \c y1.
+   -# Sine value is computed as <code> *psinVal = y0 + (fract * (y1 - y0))</code>.
+   -# Fetch the value corresponding to \c index from cosine table to \c y0 and also value from \c index+1 to \c y1.
+   -# Cosine value is computed as <code> *pcosVal = y0 + (fract * (y1 - y0))</code>.
+ */
+
+/**
+  @addtogroup SinCos
+  @{
+ */
+
+/**
+  @brief         Floating-point sin_cos function.
+  @param[in]     theta    input value in degrees
+  @param[out]    pSinVal  points to processed sine output
+  @param[out]    pCosVal  points to processed cosine output
+  @return        none
+ */
+
+void arm_sin_cos_f32(
+  float32_t theta,
+  float32_t * pSinVal,
+  float32_t * pCosVal)
+{
+  float32_t fract, in;                             /* Temporary input, output variables */
+  uint16_t indexS, indexC;                         /* Index variable */
+  float32_t f1, f2, d1, d2;                        /* Two nearest output values */
+  float32_t Dn, Df;
+  float32_t temp, findex;
+
+  /* input x is in degrees */
+  /* Scale input, divide input by 360, for cosine add 0.25 (pi/2) to read sine table */
+  in = theta * 0.00277777777778f;
+
+  if (in < 0.0f)
+  {
+    in = -in;
+  }
+
+  in = in - (int32_t)in;
+
+  /* Calculate the nearest index */
+  findex = (float32_t)FAST_MATH_TABLE_SIZE * in;
+  indexS = ((uint16_t)findex) & 0x1ff;
+  indexC = (indexS + (FAST_MATH_TABLE_SIZE / 4)) & 0x1ff;
+
+  /* Calculation of fractional value */
+  fract = findex - (float32_t) indexS;
+
+  /* Read two nearest values of input value from the cos & sin tables */
+  f1 =  sinTable_f32[indexC  ];
+  f2 =  sinTable_f32[indexC+1];
+  d1 = -sinTable_f32[indexS  ];
+  d2 = -sinTable_f32[indexS+1];
+
+  temp = (1.0f - fract) * f1 + fract * f2;
+
+  Dn = 0.0122718463030f; /* delta between the two points (fixed), in this case 2*pi/FAST_MATH_TABLE_SIZE */
+  Df = f2 - f1;          /* delta between the values of the functions */
+
+  temp = Dn * (d1 + d2) - 2 * Df;
+  temp = fract * temp + (3 * Df - (d2 + 2 * d1) * Dn);
+  temp = fract * temp + d1 * Dn;
+
+  /* Calculation of cosine value */
+  *pCosVal = fract * temp + f1;
+
+  /* Read two nearest values of input value from the cos & sin tables */
+  f1 = sinTable_f32[indexS  ];
+  f2 = sinTable_f32[indexS+1];
+  d1 = sinTable_f32[indexC  ];
+  d2 = sinTable_f32[indexC+1];
+
+  temp = (1.0f - fract) * f1 + fract * f2;
+
+  Df = f2 - f1; // delta between the values of the functions
+  temp = Dn * (d1 + d2) - 2 * Df;
+  temp = fract * temp + (3 * Df - (d2 + 2 * d1) * Dn);
+  temp = fract * temp + d1 * Dn;
+
+  /* Calculation of sine value */
+  *pSinVal = fract * temp + f1;
+
+  if (theta < 0.0f)
+  {
+    *pSinVal = -*pSinVal;
+  }
+}
+
+/**
+  @} end of SinCos group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c
new file mode 100644
index 0000000..84ee3d2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/ControllerFunctions/arm_sin_cos_q31.c
@@ -0,0 +1,110 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_sin_cos_q31.c
+ * Description:  Cosine & Sine calculation for Q31 values
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @ingroup groupController
+ */
+
+/**
+  @addtogroup SinCos
+  @{
+ */
+
+/**
+  @brief         Q31 sin_cos function.
+  @param[in]     theta    scaled input value in degrees
+  @param[out]    pSinVal  points to processed sine output
+  @param[out]    pCosVal  points to processed cosine output
+  @return        none
+
+  The Q31 input value is in the range [-1 0.999999] and is mapped to a degree value in the range [-180 179].
+ */
+
+void arm_sin_cos_q31(
+  q31_t theta,
+  q31_t * pSinVal,
+  q31_t * pCosVal)
+{
+  q31_t fract;                                     /* Temporary input, output variables */
+  uint16_t indexS, indexC;                         /* Index variable */
+  q31_t f1, f2, d1, d2;                            /* Two nearest output values */
+  q31_t Dn, Df;
+  q63_t temp;
+
+  /* Calculate the nearest index */
+  indexS = (uint32_t)theta >> CONTROLLER_Q31_SHIFT;
+  indexC = (indexS + 128) & 0x1ff;
+
+  /* Calculation of fractional value */
+  fract = (theta - (indexS << CONTROLLER_Q31_SHIFT)) << 8;
+
+  /* Read two nearest values of input value from the cos & sin tables */
+  f1 =  sinTable_q31[indexC  ];
+  f2 =  sinTable_q31[indexC+1];
+  d1 = -sinTable_q31[indexS  ];
+  d2 = -sinTable_q31[indexS+1];
+
+  Dn = 0x1921FB5; /* delta between the two points (fixed), in this case 2*pi/FAST_MATH_TABLE_SIZE */
+  Df = f2 - f1;   /* delta between the values of the functions */
+
+  temp = Dn * ((q63_t)d1 + d2);
+  temp = temp - ((q63_t)Df << 32);
+  temp = (q63_t)fract * (temp >> 31);
+  temp = temp + ((3 * (q63_t)Df << 31) - (d2 + ((q63_t)d1 << 1)) * Dn);
+  temp = (q63_t)fract * (temp >> 31);
+  temp = temp + (q63_t)d1 * Dn;
+  temp = (q63_t)fract * (temp >> 31);
+
+  /* Calculation of cosine value */
+  *pCosVal = clip_q63_to_q31((temp >> 31) + (q63_t)f1);
+
+  /* Read two nearest values of input value from the cos & sin tables */
+  f1 = sinTable_q31[indexS ];
+  f2 = sinTable_q31[indexS+1];
+  d1 = sinTable_q31[indexC ];
+  d2 = sinTable_q31[indexC+1];
+
+  Df = f2 - f1; // delta between the values of the functions
+  temp = Dn * ((q63_t)d1 + d2);
+  temp = temp - ((q63_t)Df << 32);
+  temp = (q63_t)fract * (temp >> 31);
+  temp = temp + ((3 * (q63_t)Df << 31) - (d2 + ((q63_t)d1 << 1)) * Dn);
+  temp = (q63_t)fract * (temp >> 31);
+  temp = temp + (q63_t)d1 * Dn;
+  temp = (q63_t)fract * (temp >> 31);
+
+  /* Calculation of sine value */
+  *pSinVal = clip_q63_to_q31((temp >> 31) + (q63_t)f1);
+}
+
+/**
+  @} end of SinCos group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/CMakeLists.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/CMakeLists.txt
new file mode 100644
index 0000000..6719b41
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/CMakeLists.txt
@@ -0,0 +1,51 @@
+cmake_minimum_required (VERSION 3.6)
+
+project(CMSISDSPFastMath)
+
+
+file(GLOB SRC "./*_*.c")
+
+add_library(CMSISDSPFastMath STATIC)
+
+include(interpol)
+interpol(CMSISDSPFastMath)
+
+if (CONFIGTABLE AND ALLFAST)
+    target_compile_definitions(CMSISDSPFastMath PUBLIC ARM_ALL_FAST_TABLES)  
+endif()
+
+if (NOT CONFIGTABLE OR ALLFAST OR ARM_COS_F32)
+target_sources(CMSISDSPFastMath PRIVATE arm_cos_f32.c)
+endif()
+
+if (NOT CONFIGTABLE OR ALLFAST OR ARM_COS_Q15)
+target_sources(CMSISDSPFastMath PRIVATE arm_cos_q15.c)
+endif()
+
+if (NOT CONFIGTABLE OR ALLFAST OR ARM_COS_Q31)
+target_sources(CMSISDSPFastMath PRIVATE arm_cos_q31.c)
+endif()
+
+if (NOT CONFIGTABLE OR ALLFAST OR ARM_SIN_F32)
+target_sources(CMSISDSPFastMath PRIVATE arm_sin_f32.c)
+endif()
+
+if (NOT CONFIGTABLE OR ALLFAST OR ARM_SIN_Q15)
+target_sources(CMSISDSPFastMath PRIVATE arm_sin_q15.c)
+endif()
+
+if (NOT CONFIGTABLE OR ALLFAST OR ARM_SIN_Q31)
+target_sources(CMSISDSPFastMath PRIVATE arm_sin_q31.c)
+endif()
+
+target_sources(CMSISDSPFastMath PRIVATE arm_sqrt_q15.c)
+target_sources(CMSISDSPFastMath PRIVATE arm_sqrt_q31.c)
+
+
+configdsp(CMSISDSPFastMath ..)
+
+### Includes
+target_include_directories(CMSISDSPFastMath PUBLIC "${DSP}/../../Include")
+
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/FastMathFunctions.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/FastMathFunctions.c
new file mode 100644
index 0000000..abd919e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/FastMathFunctions.c
@@ -0,0 +1,37 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        FastMathFunctions.c
+ * Description:  Combination of all fast math function source files.
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.0.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_cos_f32.c"
+#include "arm_cos_q15.c"
+#include "arm_cos_q31.c"
+#include "arm_sin_f32.c"
+#include "arm_sin_q15.c"
+#include "arm_sin_q31.c"
+#include "arm_sqrt_q15.c"
+#include "arm_sqrt_q31.c"
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_cos_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_cos_f32.c
new file mode 100644
index 0000000..26bd66e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_cos_f32.c
@@ -0,0 +1,122 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cos_f32.c
+ * Description:  Fast cosine calculation for floating-point values
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @ingroup groupFastMath
+ */
+
+/**
+  @defgroup cos Cosine
+
+  Computes the trigonometric cosine function using a combination of table lookup
+  and linear interpolation.  There are separate functions for
+  Q15, Q31, and floating-point data types.
+  The input to the floating-point version is in radians while the
+  fixed-point Q15 and Q31 have a scaled input with the range
+  [0 +0.9999] mapping to [0 2*pi).  The fixed-point range is chosen so that a
+  value of 2*pi wraps around to 0.
+
+  The implementation is based on table lookup using 256 values together with linear interpolation.
+  The steps used are:
+   -# Calculation of the nearest integer table index
+   -# Compute the fractional portion (fract) of the table index.
+   -# The final result equals <code>(1.0f-fract)*a + fract*b;</code>
+
+  where
+  <pre>
+     b = Table[index];
+     c = Table[index+1];
+  </pre>
+ */
+
+/**
+  @addtogroup cos
+  @{
+ */
+
+/**
+  @brief         Fast approximation to the trigonometric cosine function for floating-point data.
+  @param[in]     x  input value in radians
+  @return        cos(x)
+ */
+
+float32_t arm_cos_f32(
+  float32_t x)
+{
+  float32_t cosVal, fract, in;                   /* Temporary input, output variables */
+  uint16_t index;                                /* Index variable */
+  float32_t a, b;                                /* Two nearest output values */
+  int32_t n;
+  float32_t findex;
+
+  /* input x is in radians */
+  /* Scale input to [0 1] range from [0 2*PI] , divide input by 2*pi, add 0.25 (pi/2) to read sine table */
+  in = x * 0.159154943092f + 0.25f;
+
+  /* Calculation of floor value of input */
+  n = (int32_t) in;
+
+  /* Make negative values towards -infinity */
+  if (in < 0.0f)
+  {
+    n--;
+  }
+
+  /* Map input value to [0 1] */
+  in = in - (float32_t) n;
+
+  /* Calculation of index of the table */
+  findex = (float32_t)FAST_MATH_TABLE_SIZE * in;
+  index = (uint16_t)findex;
+
+  /* when "in" is exactly 1, we need to rotate the index down to 0 */
+  if (index >= FAST_MATH_TABLE_SIZE) {
+    index = 0;
+    findex -= (float32_t)FAST_MATH_TABLE_SIZE;
+  }
+
+  /* fractional value calculation */
+  fract = findex - (float32_t) index;
+
+  /* Read two nearest values of input value from the cos table */
+  a = sinTable_f32[index];
+  b = sinTable_f32[index+1];
+
+  /* Linear interpolation process */
+  cosVal = (1.0f - fract) * a + fract * b;
+
+  /* Return output value */
+  return (cosVal);
+}
+
+/**
+  @} end of cos group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_cos_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_cos_q15.c
new file mode 100644
index 0000000..3bb829c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_cos_q15.c
@@ -0,0 +1,84 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cos_q15.c
+ * Description:  Fast cosine calculation for Q15 values
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @ingroup groupFastMath
+ */
+
+/**
+  @addtogroup cos
+  @{
+ */
+
+/**
+  @brief         Fast approximation to the trigonometric cosine function for Q15 data.
+  @param[in]     x  Scaled input value in radians
+  @return        cos(x)
+
+  The Q15 input value is in the range [0 +0.9999] and is mapped to a radian value in the range [0 2*PI).
+ */
+
+q15_t arm_cos_q15(
+  q15_t x)
+{
+  q15_t cosVal;                                  /* Temporary input, output variables */
+  int32_t index;                                 /* Index variable */
+  q15_t a, b;                                    /* Two nearest output values */
+  q15_t fract;                                   /* Temporary values for fractional values */
+
+  /* add 0.25 (pi/2) to read sine table */
+  x = (uint16_t)x + 0x2000;
+  if (x < 0)
+  { /* convert negative numbers to corresponding positive ones */
+    x = (uint16_t)x + 0x8000;
+  }
+
+  /* Calculate the nearest index */
+  index = (uint32_t)x >> FAST_MATH_Q15_SHIFT;
+
+  /* Calculation of fractional value */
+  fract = (x - (index << FAST_MATH_Q15_SHIFT)) << 9;
+
+  /* Read two nearest values of input value from the sin table */
+  a = sinTable_q15[index];
+  b = sinTable_q15[index+1];
+
+  /* Linear interpolation process */
+  cosVal = (q31_t) (0x8000 - fract) * a >> 16;
+  cosVal = (q15_t) ((((q31_t) cosVal << 16) + ((q31_t) fract * b)) >> 16);
+
+  /* Return output value */
+  return (cosVal << 1);
+}
+
+/**
+  @} end of cos group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_cos_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_cos_q31.c
new file mode 100644
index 0000000..8b7ff78
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_cos_q31.c
@@ -0,0 +1,84 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cos_q31.c
+ * Description:  Fast cosine calculation for Q31 values
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @ingroup groupFastMath
+ */
+
+/**
+  @addtogroup cos
+  @{
+ */
+
+/**
+  @brief         Fast approximation to the trigonometric cosine function for Q31 data.
+  @param[in]     x  Scaled input value in radians
+  @return        cos(x)
+
+  The Q31 input value is in the range [0 +0.9999] and is mapped to a radian value in the range [0 2*PI).
+ */
+
+q31_t arm_cos_q31(
+  q31_t x)
+{
+  q31_t cosVal;                                  /* Temporary input, output variables */
+  int32_t index;                                 /* Index variable */
+  q31_t a, b;                                    /* Two nearest output values */
+  q31_t fract;                                   /* Temporary values for fractional values */
+
+  /* add 0.25 (pi/2) to read sine table */
+  x = (uint32_t)x + 0x20000000;
+  if (x < 0)
+  { /* convert negative numbers to corresponding positive ones */
+    x = (uint32_t)x + 0x80000000;
+  }
+
+  /* Calculate the nearest index */
+  index = (uint32_t)x >> FAST_MATH_Q31_SHIFT;
+
+  /* Calculation of fractional value */
+  fract = (x - (index << FAST_MATH_Q31_SHIFT)) << 9;
+
+  /* Read two nearest values of input value from the sin table */
+  a = sinTable_q31[index];
+  b = sinTable_q31[index+1];
+
+  /* Linear interpolation process */
+  cosVal = (q63_t) (0x80000000 - fract) * a >> 32;
+  cosVal = (q31_t) ((((q63_t) cosVal << 32) + ((q63_t) fract * b)) >> 32);
+
+  /* Return output value */
+  return (cosVal << 1);
+}
+
+/**
+  @} end of cos group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_sin_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_sin_f32.c
new file mode 100644
index 0000000..97c6902
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_sin_f32.c
@@ -0,0 +1,122 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_sin_f32.c
+ * Description:  Fast sine calculation for floating-point values
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @ingroup groupFastMath
+ */
+
+/**
+  @defgroup sin Sine
+
+  Computes the trigonometric sine function using a combination of table lookup
+  and linear interpolation.  There are separate functions for
+  Q15, Q31, and floating-point data types.
+  The input to the floating-point version is in radians while the
+  fixed-point Q15 and Q31 have a scaled input with the range
+  [0 +0.9999] mapping to [0 2*pi).  The fixed-point range is chosen so that a
+  value of 2*pi wraps around to 0.
+
+  The implementation is based on table lookup using 256 values together with linear interpolation.
+  The steps used are:
+   -# Calculation of the nearest integer table index
+   -# Compute the fractional portion (fract) of the table index.
+   -# The final result equals <code>(1.0f-fract)*a + fract*b;</code>
+
+  where
+  <pre>
+     b = Table[index];
+     c = Table[index+1];
+  </pre>
+ */
+
+/**
+  @addtogroup sin
+  @{
+ */
+
+/**
+  @brief         Fast approximation to the trigonometric sine function for floating-point data.
+  @param[in]     x  input value in radians.
+  @return        sin(x)
+ */
+
+float32_t arm_sin_f32(
+  float32_t x)
+{
+  float32_t sinVal, fract, in;                   /* Temporary input, output variables */
+  uint16_t index;                                /* Index variable */
+  float32_t a, b;                                /* Two nearest output values */
+  int32_t n;
+  float32_t findex;
+
+  /* input x is in radians */
+  /* Scale input to [0 1] range from [0 2*PI] , divide input by 2*pi */
+  in = x * 0.159154943092f;
+
+  /* Calculation of floor value of input */
+  n = (int32_t) in;
+
+  /* Make negative values towards -infinity */
+  if (in < 0.0f)
+  {
+    n--;
+  }
+
+  /* Map input value to [0 1] */
+  in = in - (float32_t) n;
+
+  /* Calculation of index of the table */
+  findex = (float32_t)FAST_MATH_TABLE_SIZE * in;
+  index = (uint16_t)findex;
+
+  /* when "in" is exactly 1, we need to rotate the index down to 0 */
+  if (index >= FAST_MATH_TABLE_SIZE) {
+    index = 0;
+    findex -= (float32_t)FAST_MATH_TABLE_SIZE;
+  }
+
+  /* fractional value calculation */
+  fract = findex - (float32_t) index;
+
+  /* Read two nearest values of input value from the sin table */
+  a = sinTable_f32[index];
+  b = sinTable_f32[index+1];
+
+  /* Linear interpolation process */
+  sinVal = (1.0f - fract) * a + fract * b;
+
+  /* Return output value */
+  return (sinVal);
+}
+
+/**
+  @} end of sin group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_sin_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_sin_q15.c
new file mode 100644
index 0000000..1f0c2bf
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_sin_q15.c
@@ -0,0 +1,77 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_sin_q15.c
+ * Description:  Fast sine calculation for Q15 values
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @ingroup groupFastMath
+ */
+
+/**
+  @addtogroup sin
+  @{
+ */
+
+/**
+  @brief         Fast approximation to the trigonometric sine function for Q15 data.
+  @param[in]     x  Scaled input value in radians
+  @return        sin(x)
+
+  The Q15 input value is in the range [0 +0.9999] and is mapped to a radian value in the range [0 2*PI).
+ */
+
+q15_t arm_sin_q15(
+  q15_t x)
+{
+  q15_t sinVal;                                  /* Temporary input, output variables */
+  int32_t index;                                 /* Index variable */
+  q15_t a, b;                                    /* Two nearest output values */
+  q15_t fract;                                   /* Temporary values for fractional values */
+
+  /* Calculate the nearest index */
+  index = (uint32_t)x >> FAST_MATH_Q15_SHIFT;
+
+  /* Calculation of fractional value */
+  fract = (x - (index << FAST_MATH_Q15_SHIFT)) << 9;
+
+  /* Read two nearest values of input value from the sin table */
+  a = sinTable_q15[index];
+  b = sinTable_q15[index+1];
+
+  /* Linear interpolation process */
+  sinVal = (q31_t) (0x8000 - fract) * a >> 16;
+  sinVal = (q15_t) ((((q31_t) sinVal << 16) + ((q31_t) fract * b)) >> 16);
+
+  /* Return output value */
+  return (sinVal << 1);
+}
+
+/**
+  @} end of sin group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_sin_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_sin_q31.c
new file mode 100644
index 0000000..8cefabb
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_sin_q31.c
@@ -0,0 +1,77 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_sin_q31.c
+ * Description:  Fast sine calculation for Q31 values
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @ingroup groupFastMath
+ */
+
+/**
+  @addtogroup sin
+  @{
+ */
+
+/**
+  @brief         Fast approximation to the trigonometric sine function for Q31 data.
+  @param[in]     x  Scaled input value in radians
+  @return        sin(x)
+
+  The Q31 input value is in the range [0 +0.9999] and is mapped to a radian value in the range [0 2*PI).
+ */
+
+q31_t arm_sin_q31(
+  q31_t x)
+{
+  q31_t sinVal;                                  /* Temporary variables for input, output */
+  int32_t index;                                 /* Index variable */
+  q31_t a, b;                                    /* Two nearest output values */
+  q31_t fract;                                   /* Temporary values for fractional values */
+
+  /* Calculate the nearest index */
+  index = (uint32_t)x >> FAST_MATH_Q31_SHIFT;
+
+  /* Calculation of fractional value */
+  fract = (x - (index << FAST_MATH_Q31_SHIFT)) << 9;
+
+  /* Read two nearest values of input value from the sin table */
+  a = sinTable_q31[index];
+  b = sinTable_q31[index+1];
+
+  /* Linear interpolation process */
+  sinVal = (q63_t) (0x80000000 - fract) * a >> 32;
+  sinVal = (q31_t) ((((q63_t) sinVal << 32) + ((q63_t) fract * b)) >> 32);
+
+  /* Return output value */
+  return (sinVal << 1);
+}
+
+/**
+  @} end of sin group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_sqrt_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_sqrt_q15.c
new file mode 100644
index 0000000..fab0a32
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_sqrt_q15.c
@@ -0,0 +1,144 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_sqrt_q15.c
+ * Description:  Q15 square root function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @ingroup groupFastMath
+ */
+
+/**
+  @addtogroup SQRT
+  @{
+ */
+
+/**
+  @brief         Q15 square root function.
+  @param[in]     in    input value.  The range of the input value is [0 +1) or 0x0000 to 0x7FFF
+  @param[out]    pOut  points to square root of input value
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : input value is positive
+                   - \ref ARM_MATH_ARGUMENT_ERROR : input value is negative; *pOut is set to 0
+ */
+
+arm_status arm_sqrt_q15(
+  q15_t in,
+  q15_t * pOut)
+{
+  q31_t bits_val1;
+  q15_t number, temp1, var1, signBits1, half;
+  float32_t temp_float1;
+  union
+  {
+    q31_t fracval;
+    float32_t floatval;
+  } tempconv;
+
+  number = in;
+
+  /* If the input is a positive number then compute the signBits. */
+  if (number > 0)
+  {
+    signBits1 = __CLZ(number) - 17;
+
+    /* Shift by the number of signBits1 */
+    if ((signBits1 % 2) == 0)
+    {
+      number = number << signBits1;
+    }
+    else
+    {
+      number = number << (signBits1 - 1);
+    }
+
+    /* Calculate half value of the number */
+    half = number >> 1;
+    /* Store the number for later use */
+    temp1 = number;
+
+    /* Convert to float */
+    temp_float1 = number * 3.051757812500000e-005f;
+    /* Store as integer */
+    tempconv.floatval = temp_float1;
+    bits_val1 = tempconv.fracval;
+    /* Subtract the shifted value from the magic number to give intial guess */
+    bits_val1 = 0x5f3759df - (bits_val1 >> 1);  /* gives initial guess */
+    /* Store as float */
+    tempconv.fracval = bits_val1;
+    temp_float1 = tempconv.floatval;
+    /* Convert to integer format */
+    var1 = (q31_t) (temp_float1 * 16384);
+
+    /* 1st iteration */
+    var1 = ((q15_t) ((q31_t) var1 * (0x3000 -
+                                     ((q15_t)
+                                      ((((q15_t)
+                                         (((q31_t) var1 * var1) >> 15)) *
+                                        (q31_t) half) >> 15))) >> 15)) << 2;
+    /* 2nd iteration */
+    var1 = ((q15_t) ((q31_t) var1 * (0x3000 -
+                                     ((q15_t)
+                                      ((((q15_t)
+                                         (((q31_t) var1 * var1) >> 15)) *
+                                        (q31_t) half) >> 15))) >> 15)) << 2;
+    /* 3rd iteration */
+    var1 = ((q15_t) ((q31_t) var1 * (0x3000 -
+                                     ((q15_t)
+                                      ((((q15_t)
+                                         (((q31_t) var1 * var1) >> 15)) *
+                                        (q31_t) half) >> 15))) >> 15)) << 2;
+
+    /* Multiply the inverse square root with the original value */
+    var1 = ((q15_t) (((q31_t) temp1 * var1) >> 15)) << 1;
+
+    /* Shift the output down accordingly */
+    if ((signBits1 % 2) == 0)
+    {
+      var1 = var1 >> (signBits1 / 2);
+    }
+    else
+    {
+      var1 = var1 >> ((signBits1 - 1) / 2);
+    }
+    *pOut = var1;
+
+    return (ARM_MATH_SUCCESS);
+  }
+  /* If the number is a negative number then store zero as its square root value */
+  else
+  {
+    *pOut = 0;
+
+    return (ARM_MATH_ARGUMENT_ERROR);
+  }
+}
+
+/**
+  @} end of SQRT group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_sqrt_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_sqrt_q31.c
new file mode 100644
index 0000000..9889b13
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FastMathFunctions/arm_sqrt_q31.c
@@ -0,0 +1,144 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_sqrt_q31.c
+ * Description:  Q31 square root function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @ingroup groupFastMath
+ */
+
+/**
+  @addtogroup SQRT
+  @{
+ */
+
+/**
+  @brief         Q31 square root function.
+  @param[in]     in    input value.  The range of the input value is [0 +1) or 0x00000000 to 0x7FFFFFFF
+  @param[out]    pOut  points to square root of input value
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : input value is positive
+                   - \ref ARM_MATH_ARGUMENT_ERROR : input value is negative; *pOut is set to 0
+ */
+
+arm_status arm_sqrt_q31(
+  q31_t in,
+  q31_t * pOut)
+{
+  q31_t bits_val1;
+  q31_t number, temp1, var1, signBits1, half;
+  float32_t temp_float1;
+  union
+  {
+    q31_t fracval;
+    float32_t floatval;
+  } tempconv;
+
+  number = in;
+
+  /* If the input is a positive number then compute the signBits. */
+  if (number > 0)
+  {
+    signBits1 = __CLZ(number) - 1;
+
+    /* Shift by the number of signBits1 */
+    if ((signBits1 % 2) == 0)
+    {
+      number = number << signBits1;
+    }
+    else
+    {
+      number = number << (signBits1 - 1);
+    }
+
+    /* Calculate half value of the number */
+    half = number >> 1;
+    /* Store the number for later use */
+    temp1 = number;
+
+    /* Convert to float */
+    temp_float1 = number * 4.6566128731e-010f;
+    /* Store as integer */
+    tempconv.floatval = temp_float1;
+    bits_val1 = tempconv.fracval;
+    /* Subtract the shifted value from the magic number to give intial guess */
+    bits_val1 = 0x5f3759df - (bits_val1 >> 1);  /* gives initial guess */
+    /* Store as float */
+    tempconv.fracval = bits_val1;
+    temp_float1 = tempconv.floatval;
+    /* Convert to integer format */
+    var1 = (q31_t) (temp_float1 * 1073741824);
+
+    /* 1st iteration */
+    var1 = ((q31_t) ((q63_t) var1 * (0x30000000 -
+                                     ((q31_t)
+                                      ((((q31_t)
+                                         (((q63_t) var1 * var1) >> 31)) *
+                                        (q63_t) half) >> 31))) >> 31)) << 2;
+    /* 2nd iteration */
+    var1 = ((q31_t) ((q63_t) var1 * (0x30000000 -
+                                     ((q31_t)
+                                      ((((q31_t)
+                                         (((q63_t) var1 * var1) >> 31)) *
+                                        (q63_t) half) >> 31))) >> 31)) << 2;
+    /* 3rd iteration */
+    var1 = ((q31_t) ((q63_t) var1 * (0x30000000 -
+                                     ((q31_t)
+                                      ((((q31_t)
+                                         (((q63_t) var1 * var1) >> 31)) *
+                                        (q63_t) half) >> 31))) >> 31)) << 2;
+
+    /* Multiply the inverse square root with the original value */
+    var1 = ((q31_t) (((q63_t) temp1 * var1) >> 31)) << 1;
+
+    /* Shift the output down accordingly */
+    if ((signBits1 % 2) == 0)
+    {
+      var1 = var1 >> (signBits1 / 2);
+    }
+    else
+    {
+      var1 = var1 >> ((signBits1 - 1) / 2);
+    }
+    *pOut = var1;
+
+    return (ARM_MATH_SUCCESS);
+  }
+  /* If the number is a negative number then store zero as its square root value */
+  else
+  {
+    *pOut = 0;
+
+    return (ARM_MATH_ARGUMENT_ERROR);
+  }
+}
+
+/**
+  @} end of SQRT group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/CMakeLists.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/CMakeLists.txt
new file mode 100644
index 0000000..59471ad
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/CMakeLists.txt
@@ -0,0 +1,128 @@
+cmake_minimum_required (VERSION 3.6)
+
+project(CMSISDSPFiltering)
+
+
+add_library(CMSISDSPFiltering STATIC)
+
+include(interpol)
+interpol(CMSISDSPFiltering)
+
+configdsp(CMSISDSPFiltering ..)
+
+if (CONFIGTABLE AND ALLFAST)
+target_compile_definitions(CMSISDSPFiltering PUBLIC ARM_ALL_FAST_TABLES)  
+endif()
+
+if (NOT CONFIGTABLE OR ALLFAST OR ARM_LMS_NORM_Q31)
+target_sources(CMSISDSPFiltering PRIVATE arm_lms_norm_init_q31.c)
+endif()
+
+if (NOT CONFIGTABLE OR ALLFAST OR ARM_LMS_NORM_Q15)
+target_sources(CMSISDSPFiltering PRIVATE arm_lms_norm_init_q15.c)
+endif()
+
+target_sources(CMSISDSPFiltering PRIVATE arm_biquad_cascade_df1_32x64_init_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_biquad_cascade_df1_32x64_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_biquad_cascade_df1_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_biquad_cascade_df1_fast_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_biquad_cascade_df1_fast_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_biquad_cascade_df1_init_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_biquad_cascade_df1_init_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_biquad_cascade_df1_init_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_biquad_cascade_df1_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_biquad_cascade_df1_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_biquad_cascade_df2T_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_biquad_cascade_df2T_f64.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_biquad_cascade_df2T_init_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_biquad_cascade_df2T_init_f64.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_biquad_cascade_stereo_df2T_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_biquad_cascade_stereo_df2T_init_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_conv_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_conv_fast_opt_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_conv_fast_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_conv_fast_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_conv_opt_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_conv_opt_q7.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_conv_partial_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_conv_partial_fast_opt_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_conv_partial_fast_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_conv_partial_fast_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_conv_partial_opt_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_conv_partial_opt_q7.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_conv_partial_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_conv_partial_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_conv_partial_q7.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_conv_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_conv_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_conv_q7.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_correlate_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_correlate_fast_opt_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_correlate_fast_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_correlate_fast_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_correlate_opt_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_correlate_opt_q7.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_correlate_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_correlate_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_correlate_q7.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_decimate_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_decimate_fast_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_decimate_fast_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_decimate_init_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_decimate_init_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_decimate_init_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_decimate_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_decimate_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_fast_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_fast_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_init_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_init_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_init_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_init_q7.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_interpolate_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_interpolate_init_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_interpolate_init_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_interpolate_init_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_interpolate_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_interpolate_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_lattice_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_lattice_init_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_lattice_init_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_lattice_init_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_lattice_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_lattice_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_q7.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_sparse_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_sparse_init_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_sparse_init_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_sparse_init_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_sparse_init_q7.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_sparse_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_sparse_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_fir_sparse_q7.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_iir_lattice_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_iir_lattice_init_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_iir_lattice_init_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_iir_lattice_init_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_iir_lattice_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_iir_lattice_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_lms_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_lms_init_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_lms_init_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_lms_init_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_lms_norm_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_lms_norm_init_f32.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_lms_norm_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_lms_norm_q31.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_lms_q15.c)
+target_sources(CMSISDSPFiltering PRIVATE arm_lms_q31.c)
+
+
+### Includes
+target_include_directories(CMSISDSPFiltering PUBLIC "${DSP}/../../Include")
+
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/FilteringFunctions.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/FilteringFunctions.c
new file mode 100644
index 0000000..7ce0cdb
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/FilteringFunctions.c
@@ -0,0 +1,127 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        FilteringFunctions.c
+ * Description:  Combination of all filtering function source files.
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.0.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_biquad_cascade_df1_32x64_init_q31.c"
+#include "arm_biquad_cascade_df1_32x64_q31.c"
+#include "arm_biquad_cascade_df1_f32.c"
+#include "arm_biquad_cascade_df1_fast_q15.c"
+#include "arm_biquad_cascade_df1_fast_q31.c"
+#include "arm_biquad_cascade_df1_init_f32.c"
+#include "arm_biquad_cascade_df1_init_q15.c"
+#include "arm_biquad_cascade_df1_init_q31.c"
+#include "arm_biquad_cascade_df1_q15.c"
+#include "arm_biquad_cascade_df1_q31.c"
+#include "arm_biquad_cascade_df2T_f32.c"
+#include "arm_biquad_cascade_df2T_f64.c"
+#include "arm_biquad_cascade_df2T_init_f32.c"
+#include "arm_biquad_cascade_df2T_init_f64.c"
+#include "arm_biquad_cascade_stereo_df2T_f32.c"
+#include "arm_biquad_cascade_stereo_df2T_init_f32.c"
+#include "arm_conv_f32.c"
+#include "arm_conv_fast_opt_q15.c"
+#include "arm_conv_fast_q15.c"
+#include "arm_conv_fast_q31.c"
+#include "arm_conv_opt_q15.c"
+#include "arm_conv_opt_q7.c"
+#include "arm_conv_partial_f32.c"
+#include "arm_conv_partial_fast_opt_q15.c"
+#include "arm_conv_partial_fast_q15.c"
+#include "arm_conv_partial_fast_q31.c"
+#include "arm_conv_partial_opt_q15.c"
+#include "arm_conv_partial_opt_q7.c"
+#include "arm_conv_partial_q15.c"
+#include "arm_conv_partial_q31.c"
+#include "arm_conv_partial_q7.c"
+#include "arm_conv_q15.c"
+#include "arm_conv_q31.c"
+#include "arm_conv_q7.c"
+#include "arm_correlate_f32.c"
+#include "arm_correlate_fast_opt_q15.c"
+#include "arm_correlate_fast_q15.c"
+#include "arm_correlate_fast_q31.c"
+#include "arm_correlate_opt_q15.c"
+#include "arm_correlate_opt_q7.c"
+#include "arm_correlate_q15.c"
+#include "arm_correlate_q31.c"
+#include "arm_correlate_q7.c"
+#include "arm_fir_decimate_f32.c"
+#include "arm_fir_decimate_fast_q15.c"
+#include "arm_fir_decimate_fast_q31.c"
+#include "arm_fir_decimate_init_f32.c"
+#include "arm_fir_decimate_init_q15.c"
+#include "arm_fir_decimate_init_q31.c"
+#include "arm_fir_decimate_q15.c"
+#include "arm_fir_decimate_q31.c"
+#include "arm_fir_f32.c"
+#include "arm_fir_fast_q15.c"
+#include "arm_fir_fast_q31.c"
+#include "arm_fir_init_f32.c"
+#include "arm_fir_init_q15.c"
+#include "arm_fir_init_q31.c"
+#include "arm_fir_init_q7.c"
+#include "arm_fir_interpolate_f32.c"
+#include "arm_fir_interpolate_init_f32.c"
+#include "arm_fir_interpolate_init_q15.c"
+#include "arm_fir_interpolate_init_q31.c"
+#include "arm_fir_interpolate_q15.c"
+#include "arm_fir_interpolate_q31.c"
+#include "arm_fir_lattice_f32.c"
+#include "arm_fir_lattice_init_f32.c"
+#include "arm_fir_lattice_init_q15.c"
+#include "arm_fir_lattice_init_q31.c"
+#include "arm_fir_lattice_q15.c"
+#include "arm_fir_lattice_q31.c"
+#include "arm_fir_q15.c"
+#include "arm_fir_q31.c"
+#include "arm_fir_q7.c"
+#include "arm_fir_sparse_f32.c"
+#include "arm_fir_sparse_init_f32.c"
+#include "arm_fir_sparse_init_q15.c"
+#include "arm_fir_sparse_init_q31.c"
+#include "arm_fir_sparse_init_q7.c"
+#include "arm_fir_sparse_q15.c"
+#include "arm_fir_sparse_q31.c"
+#include "arm_fir_sparse_q7.c"
+#include "arm_iir_lattice_f32.c"
+#include "arm_iir_lattice_init_f32.c"
+#include "arm_iir_lattice_init_q15.c"
+#include "arm_iir_lattice_init_q31.c"
+#include "arm_iir_lattice_q15.c"
+#include "arm_iir_lattice_q31.c"
+#include "arm_lms_f32.c"
+#include "arm_lms_init_f32.c"
+#include "arm_lms_init_q15.c"
+#include "arm_lms_init_q31.c"
+#include "arm_lms_norm_f32.c"
+#include "arm_lms_norm_init_f32.c"
+#include "arm_lms_norm_init_q15.c"
+#include "arm_lms_norm_init_q31.c"
+#include "arm_lms_norm_q15.c"
+#include "arm_lms_norm_q31.c"
+#include "arm_lms_q15.c"
+#include "arm_lms_q31.c"
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_32x64_init_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_32x64_init_q31.c
new file mode 100644
index 0000000..ac2313f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_32x64_init_q31.c
@@ -0,0 +1,94 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_biquad_cascade_df1_32x64_init_q31.c
+ * Description:  High precision Q31 Biquad cascade filter initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup BiquadCascadeDF1_32x64
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q31 Biquad cascade 32x64 filter.
+  @param[in,out] S           points to an instance of the high precision Q31 Biquad cascade filter structure
+  @param[in]     numStages    number of 2nd order stages in the filter
+  @param[in]     pCoeffs      points to the filter coefficients
+  @param[in]     pState       points to the state buffer
+  @param[in]     postShift    Shift to be applied after the accumulator.  Varies according to the coefficients format
+  @return        none
+
+  @par           Coefficient and State Ordering
+                   The coefficients are stored in the array <code>pCoeffs</code> in the following order:
+  <pre>
+      {b10, b11, b12, a11, a12, b20, b21, b22, a21, a22, ...}
+  </pre>
+                   where <code>b1x</code> and <code>a1x</code> are the coefficients for the first stage,
+                   <code>b2x</code> and <code>a2x</code> are the coefficients for the second stage,
+                   and so on.  The <code>pCoeffs</code> array contains a total of <code>5*numStages</code> values.
+  @par
+                   The <code>pState</code> points to state variables array and size of each state variable is 1.63 format.
+                   Each Biquad stage has 4 state variables <code>x[n-1], x[n-2], y[n-1],</code> and <code>y[n-2]</code>.
+                   The state variables are arranged in the state array as:
+  <pre>
+      {x[n-1], x[n-2], y[n-1], y[n-2]}
+  </pre>
+                   The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on.
+                   The state array has a total length of <code>4*numStages</code> values.
+                   The state variables are updated after each block of data is processed; the coefficients are untouched.
+ */
+
+void arm_biquad_cas_df1_32x64_init_q31(
+        arm_biquad_cas_df1_32x64_ins_q31 * S,
+        uint8_t numStages,
+  const q31_t * pCoeffs,
+        q63_t * pState,
+        uint8_t postShift)
+{
+  /* Assign filter stages */
+  S->numStages = numStages;
+
+  /* Assign postShift to be applied to the output */
+  S->postShift = postShift;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Clear state buffer and size is always 4 * numStages */
+  memset(pState, 0, (4U * (uint32_t) numStages) * sizeof(q63_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+}
+
+/**
+  @} end of BiquadCascadeDF1_32x64 group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_32x64_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_32x64_q31.c
new file mode 100644
index 0000000..9a284b8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_32x64_q31.c
@@ -0,0 +1,458 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_biquad_cascade_df1_32x64_q31.c
+ * Description:  High precision Q31 Biquad cascade filter processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @defgroup BiquadCascadeDF1_32x64 High Precision Q31 Biquad Cascade Filter
+
+  This function implements a high precision Biquad cascade filter which operates on
+  Q31 data values.  The filter coefficients are in 1.31 format and the state variables
+  are in 1.63 format.  The double precision state variables reduce quantization noise
+  in the filter and provide a cleaner output.
+  These filters are particularly useful when implementing filters in which the
+  singularities are close to the unit circle.  This is common for low pass or high
+  pass filters with very low cutoff frequencies.
+
+  The function operates on blocks of input and output data
+  and each call to the function processes <code>blockSize</code> samples through
+  the filter. <code>pSrc</code> and <code>pDst</code> points to input and output arrays
+  containing <code>blockSize</code> Q31 values.
+
+  @par           Algorithm
+                   Each Biquad stage implements a second order filter using the difference equation:
+  <pre>
+      y[n] = b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
+  </pre>
+                   A Direct Form I algorithm is used with 5 coefficients and 4 state variables per stage.
+                   \image html Biquad.gif "Single Biquad filter stage"
+                   Coefficients <code>b0, b1 and b2 </code> multiply the input signal <code>x[n]</code> and are referred to as the feedforward coefficients.
+                   Coefficients <code>a1</code> and <code>a2</code> multiply the output signal <code>y[n]</code> and are referred to as the feedback coefficients.
+                   Pay careful attention to the sign of the feedback coefficients.
+                   Some design tools use the difference equation
+  <pre>
+      y[n] = b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] - a1 * y[n-1] - a2 * y[n-2]
+  </pre>
+                   In this case the feedback coefficients <code>a1</code> and <code>a2</code> must be negated when used with the CMSIS DSP Library.
+  @par
+                   Higher order filters are realized as a cascade of second order sections.
+                   <code>numStages</code> refers to the number of second order stages used.
+                   For example, an 8th order filter would be realized with <code>numStages=4</code> second order stages.
+                   \image html BiquadCascade.gif "8th order filter using a cascade of Biquad stages"
+                   A 9th order filter would be realized with <code>numStages=5</code> second order stages
+                   with the coefficients for one of the stages configured as a first order filter
+                   (<code>b2=0</code> and <code>a2=0</code>).
+  @par
+                   The <code>pState</code> points to state variables array.
+                   Each Biquad stage has 4 state variables <code>x[n-1], x[n-2], y[n-1],</code> and <code>y[n-2]</code> and each state variable in 1.63 format to improve precision.
+                   The state variables are arranged in the array as:
+  <pre>
+      {x[n-1], x[n-2], y[n-1], y[n-2]}
+  </pre>
+  @par
+                   The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on.
+                   The state array has a total length of <code>4*numStages</code> values of data in 1.63 format.
+                   The state variables are updated after each block of data is processed, the coefficients are untouched.
+
+  @par           Instance Structure
+                   The coefficients and state variables for a filter are stored together in an instance data structure.
+                   A separate instance structure must be defined for each filter.
+                   Coefficient arrays may be shared among several instances while state variable arrays cannot be shared.
+
+  @par           Init Function
+                   There is also an associated initialization function which performs the following operations:
+                   - Sets the values of the internal structure fields.
+                   - Zeros out the values in the state buffer.
+                   To do this manually without calling the init function, assign the follow subfields of the instance structure:
+                   numStages, pCoeffs, postShift, pState. Also set all of the values in pState to zero.
+
+  @par
+                   Use of the initialization function is optional.
+                   However, if the initialization function is used, then the instance structure cannot be placed into a const data section.
+                   To place an instance structure into a const data section, the instance structure must be manually initialized.
+                   Set the values in the state buffer to zeros before static initialization.
+                   For example, to statically initialize the filter instance structure use
+  <pre>
+      arm_biquad_cas_df1_32x64_ins_q31 S1 = {numStages, pState, pCoeffs, postShift};
+  </pre>
+                   where <code>numStages</code> is the number of Biquad stages in the filter;
+                   <code>pState</code> is the address of the state buffer;
+                   <code>pCoeffs</code> is the address of the coefficient buffer;
+                   <code>postShift</code> shift to be applied which is described in detail below.
+  @par           Fixed-Point Behavior
+                   Care must be taken while using Biquad Cascade 32x64 filter function.
+                   Following issues must be considered:
+                   - Scaling of coefficients
+                   - Filter gain
+                   - Overflow and saturation
+
+  @par
+                   Filter coefficients are represented as fractional values and
+                   restricted to lie in the range <code>[-1 +1)</code>.
+                   The processing function has an additional scaling parameter <code>postShift</code>
+                   which allows the filter coefficients to exceed the range <code>[+1 -1)</code>.
+                   At the output of the filter's accumulator is a shift register which shifts the result by <code>postShift</code> bits.
+                   \image html BiquadPostshift.gif "Fixed-point Biquad with shift by postShift bits after accumulator"
+                   This essentially scales the filter coefficients by <code>2^postShift</code>.
+                   For example, to realize the coefficients
+  <pre>
+     {1.5, -0.8, 1.2, 1.6, -0.9}
+  </pre>
+                   set the Coefficient array to:
+  <pre>
+     {0.75, -0.4, 0.6, 0.8, -0.45}
+  </pre>
+                   and set <code>postShift=1</code>
+  @par
+                   The second thing to keep in mind is the gain through the filter.
+                   The frequency response of a Biquad filter is a function of its coefficients.
+                   It is possible for the gain through the filter to exceed 1.0 meaning that the
+                   filter increases the amplitude of certain frequencies.
+                   This means that an input signal with amplitude < 1.0 may result in an output > 1.0
+                   and these are saturated or overflowed based on the implementation of the filter.
+                   To avoid this behavior the filter needs to be scaled down such that its peak gain < 1.0
+                   or the input signal must be scaled down so that the combination of input and filter are never overflowed.
+  @par
+                   The third item to consider is the overflow and saturation behavior of the fixed-point Q31 version.
+                   This is described in the function specific documentation below.
+ */
+
+/**
+  @addtogroup BiquadCascadeDF1_32x64
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q31 Biquad cascade 32x64 filter.
+  @param[in]     S         points to an instance of the high precision Q31 Biquad cascade filter
+  @param[in]     pSrc      points to the block of input data
+  @param[out]    pDst      points to the block of output data
+  @param[in]     blockSize number of samples to process
+  @return        none
+
+  @par           Details
+                   The function is implemented using an internal 64-bit accumulator.
+                   The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit.
+                   Thus, if the accumulator result overflows it wraps around rather than clip.
+                   In order to avoid overflows completely the input signal must be scaled down by 2 bits and lie in the range [-0.25 +0.25).
+                   After all 5 multiply-accumulates are performed, the 2.62 accumulator is shifted by <code>postShift</code> bits and the result truncated to
+                   1.31 format by discarding the low 32 bits.
+  @par
+                   Two related functions are provided in the CMSIS DSP library.
+                   - \ref arm_biquad_cascade_df1_q31() implements a Biquad cascade with 32-bit coefficients and state variables with a Q63 accumulator.
+                   - \ref arm_biquad_cascade_df1_fast_q31() implements a Biquad cascade with 32-bit coefficients and state variables with a Q31 accumulator.
+ */
+
+void arm_biquad_cas_df1_32x64_q31(
+  const arm_biquad_cas_df1_32x64_ins_q31 * S,
+        q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+        q31_t *pIn = pSrc;                             /* input pointer initialization */
+        q31_t *pOut = pDst;                            /* output pointer initialization */
+        q63_t *pState = S->pState;                     /* state pointer initialization */
+  const q31_t *pCoeffs = S->pCoeffs;                   /* coeff pointer initialization */
+        q63_t acc;                                     /* accumulator */
+        q31_t Xn1, Xn2;                                /* Input Filter state variables */
+        q63_t Yn1, Yn2;                                /* Output Filter state variables */
+        q31_t b0, b1, b2, a1, a2;                      /* Filter coefficients */
+        q31_t Xn;                                      /* temporary input */
+        int32_t shift = (int32_t) S->postShift + 1;    /* Shift to be applied to the output */
+        uint32_t sample, stage = S->numStages;         /* loop counters */
+        q31_t acc_l, acc_h;                            /* temporary output */
+        uint32_t uShift = ((uint32_t) S->postShift + 1U);
+        uint32_t lShift = 32U - uShift;                /* Shift to be applied to the output */
+
+  do
+  {
+    /* Reading the coefficients */
+    b0 = *pCoeffs++;
+    b1 = *pCoeffs++;
+    b2 = *pCoeffs++;
+    a1 = *pCoeffs++;
+    a2 = *pCoeffs++;
+
+    /* Reading the state values */
+    Xn1 = (q31_t) (pState[0]);
+    Xn2 = (q31_t) (pState[1]);
+    Yn1 = pState[2];
+    Yn2 = pState[3];
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Apply loop unrolling and compute 4 output values simultaneously. */
+    /* Variable acc hold output value that is being computed and stored in destination buffer
+     * acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
+     */
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    sample = blockSize >> 2U;
+
+    while (sample > 0U)
+    {
+      /* Read the input */
+      Xn = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+
+      /* acc =  b0 * x[n] */
+      acc = (q63_t) Xn * b0;
+
+      /* acc +=  b1 * x[n-1] */
+      acc += (q63_t) Xn1 * b1;
+
+      /* acc +=  b[2] * x[n-2] */
+      acc += (q63_t) Xn2 * b2;
+
+      /* acc +=  a1 * y[n-1] */
+      acc += mult32x64(Yn1, a1);
+
+      /* acc +=  a2 * y[n-2] */
+      acc += mult32x64(Yn2, a2);
+
+      /* The result is converted to 1.63 , Yn2 variable is reused */
+      Yn2 = acc << shift;
+
+      /* Calc lower part of acc */
+      acc_l = acc & 0xffffffff;
+
+      /* Calc upper part of acc */
+      acc_h = (acc >> 32) & 0xffffffff;
+
+      /* Apply shift for lower part of acc and upper part of acc */
+      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;
+
+      /* Store the output in the destination buffer in 1.31 format. */
+      *pOut = acc_h;
+
+      /* Read the second input into Xn2, to reuse the value */
+      Xn2 = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+
+      /* acc +=  b1 * x[n-1] */
+      acc = (q63_t) Xn * b1;
+
+      /* acc =  b0 * x[n] */
+      acc += (q63_t) Xn2 * b0;
+
+      /* acc +=  b[2] * x[n-2] */
+      acc += (q63_t) Xn1 * b2;
+
+      /* acc +=  a1 * y[n-1] */
+      acc += mult32x64(Yn2, a1);
+
+      /* acc +=  a2 * y[n-2] */
+      acc += mult32x64(Yn1, a2);
+
+      /* The result is converted to 1.63, Yn1 variable is reused */
+      Yn1 = acc << shift;
+
+      /* Calc lower part of acc */
+      acc_l = acc & 0xffffffff;
+
+      /* Calc upper part of acc */
+      acc_h = (acc >> 32) & 0xffffffff;
+
+      /* Apply shift for lower part of acc and upper part of acc */
+      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;
+
+      /* Read the third input into Xn1, to reuse the value */
+      Xn1 = *pIn++;
+
+      /* The result is converted to 1.31 */
+      /* Store the output in the destination buffer. */
+      *(pOut + 1U) = acc_h;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+
+      /* acc =  b0 * x[n] */
+      acc = (q63_t) Xn1 * b0;
+
+      /* acc +=  b1 * x[n-1] */
+      acc += (q63_t) Xn2 * b1;
+
+      /* acc +=  b[2] * x[n-2] */
+      acc += (q63_t) Xn * b2;
+
+      /* acc +=  a1 * y[n-1] */
+      acc += mult32x64(Yn1, a1);
+
+      /* acc +=  a2 * y[n-2] */
+      acc += mult32x64(Yn2, a2);
+
+      /* The result is converted to 1.63, Yn2 variable is reused  */
+      Yn2 = acc << shift;
+
+      /* Calc lower part of acc */
+      acc_l = acc & 0xffffffff;
+
+      /* Calc upper part of acc */
+      acc_h = (acc >> 32) & 0xffffffff;
+
+      /* Apply shift for lower part of acc and upper part of acc */
+      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;
+
+      /* Store the output in the destination buffer in 1.31 format. */
+      *(pOut + 2U) = acc_h;
+
+      /* Read the fourth input into Xn, to reuse the value */
+      Xn = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      /* acc =  b0 * x[n] */
+      acc = (q63_t) Xn * b0;
+
+      /* acc +=  b1 * x[n-1] */
+      acc += (q63_t) Xn1 * b1;
+
+      /* acc +=  b[2] * x[n-2] */
+      acc += (q63_t) Xn2 * b2;
+
+      /* acc +=  a1 * y[n-1] */
+      acc += mult32x64(Yn2, a1);
+
+      /* acc +=  a2 * y[n-2] */
+      acc += mult32x64(Yn1, a2);
+
+      /* The result is converted to 1.63, Yn1 variable is reused  */
+      Yn1 = acc << shift;
+
+      /* Calc lower part of acc */
+      acc_l = acc & 0xffffffff;
+
+      /* Calc upper part of acc */
+      acc_h = (acc >> 32) & 0xffffffff;
+
+      /* Apply shift for lower part of acc and upper part of acc */
+      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;
+
+      /* Store the output in the destination buffer in 1.31 format. */
+      *(pOut + 3U) = acc_h;
+
+      /* Every time after the output is computed state should be updated. */
+      /* The states should be updated as: */
+      /* Xn2 = Xn1 */
+      /* Xn1 = Xn  */
+      /* Yn2 = Yn1 */
+      /* Yn1 = acc */
+      Xn2 = Xn1;
+      Xn1 = Xn;
+
+      /* update output pointer */
+      pOut += 4U;
+
+      /* decrement loop counter */
+      sample--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    sample = blockSize & 0x3U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    sample = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (sample > 0U)
+    {
+      /* Read the input */
+      Xn = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+
+      /* acc =  b0 * x[n] */
+      acc = (q63_t) Xn * b0;
+      /* acc +=  b1 * x[n-1] */
+      acc += (q63_t) Xn1 * b1;
+      /* acc +=  b[2] * x[n-2] */
+      acc += (q63_t) Xn2 * b2;
+      /* acc +=  a1 * y[n-1] */
+      acc += mult32x64(Yn1, a1);
+      /* acc +=  a2 * y[n-2] */
+      acc += mult32x64(Yn2, a2);
+
+      /* Every time after the output is computed state should be updated. */
+      /* The states should be updated as: */
+      /* Xn2 = Xn1 */
+      /* Xn1 = Xn  */
+      /* Yn2 = Yn1 */
+      /* Yn1 = acc */
+      Xn2 = Xn1;
+      Xn1 = Xn;
+      Yn2 = Yn1;
+
+      /* The result is converted to 1.63, Yn1 variable is reused  */
+      Yn1 = acc << shift;
+
+      /* Calc lower part of acc */
+      acc_l = acc & 0xffffffff;
+
+      /* Calc upper part of acc */
+      acc_h = (acc >> 32) & 0xffffffff;
+
+      /* Apply shift for lower part of acc and upper part of acc */
+      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;
+
+      /* Store the output in the destination buffer in 1.31 format. */
+      *pOut++ = acc_h;
+      /* Yn1 = acc << shift; */
+
+      /* Store the output in the destination buffer in 1.31 format. */
+/*    *pOut++ = (q31_t) (acc >> (32 - shift));  */
+
+      /* decrement loop counter */
+      sample--;
+    }
+
+    /* The first stage output is given as input to the second stage. */
+    pIn = pDst;
+
+    /* Reset to destination buffer working pointer */
+    pOut = pDst;
+
+    /*  Store the updated state variables back into the pState array */
+    *pState++ = (q63_t) Xn1;
+    *pState++ = (q63_t) Xn2;
+    *pState++ = Yn1;
+    *pState++ = Yn2;
+
+  } while (--stage);
+
+}
+
+/**
+  @} end of BiquadCascadeDF1_32x64 group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c
new file mode 100644
index 0000000..d28509d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c
@@ -0,0 +1,495 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_biquad_cascade_df1_f32.c
+ * Description:  Processing function for the floating-point Biquad cascade DirectFormI(DF1) filter
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @defgroup BiquadCascadeDF1 Biquad Cascade IIR Filters Using Direct Form I Structure
+
+  This set of functions implements arbitrary order recursive (IIR) filters.
+  The filters are implemented as a cascade of second order Biquad sections.
+  The functions support Q15, Q31 and floating-point data types.
+  Fast version of Q15 and Q31 also available.
+
+  The functions operate on blocks of input and output data and each call to the function
+  processes <code>blockSize</code> samples through the filter.
+  <code>pSrc</code> points to the array of input data and
+  <code>pDst</code> points to the array of output data.
+  Both arrays contain <code>blockSize</code> values.
+
+  @par           Algorithm
+                   Each Biquad stage implements a second order filter using the difference equation:
+  <pre>
+      y[n] = b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
+  </pre>
+                  A Direct Form I algorithm is used with 5 coefficients and 4 state variables per stage.
+                  \image html Biquad.gif "Single Biquad filter stage"
+                  Coefficients <code>b0, b1 and b2 </code> multiply the input signal <code>x[n]</code> and are referred to as the feedforward coefficients.
+                  Coefficients <code>a1</code> and <code>a2</code> multiply the output signal <code>y[n]</code> and are referred to as the feedback coefficients.
+                  Pay careful attention to the sign of the feedback coefficients.
+                  Some design tools use the difference equation
+  <pre>
+      y[n] = b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] - a1 * y[n-1] - a2 * y[n-2]
+  </pre>
+                  In this case the feedback coefficients <code>a1</code> and <code>a2</code>
+                  must be negated when used with the CMSIS DSP Library.
+
+  @par
+                   Higher order filters are realized as a cascade of second order sections.
+                   <code>numStages</code> refers to the number of second order stages used.
+                   For example, an 8th order filter would be realized with <code>numStages=4</code> second order stages.
+                   \image html BiquadCascade.gif "8th order filter using a cascade of Biquad stages"
+                   A 9th order filter would be realized with <code>numStages=5</code> second order stages with the coefficients for one of the stages configured as a first order filter (<code>b2=0</code> and <code>a2=0</code>).
+
+  @par
+                   The <code>pState</code> points to state variables array.
+                   Each Biquad stage has 4 state variables <code>x[n-1], x[n-2], y[n-1],</code> and <code>y[n-2]</code>.
+                   The state variables are arranged in the <code>pState</code> array as:
+  <pre>
+      {x[n-1], x[n-2], y[n-1], y[n-2]}
+  </pre>
+
+  @par
+                   The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on.
+                   The state array has a total length of <code>4*numStages</code> values.
+                   The state variables are updated after each block of data is processed, the coefficients are untouched.
+
+  @par           Instance Structure
+                   The coefficients and state variables for a filter are stored together in an instance data structure.
+                   A separate instance structure must be defined for each filter.
+                   Coefficient arrays may be shared among several instances while state variable arrays cannot be shared.
+                   There are separate instance structure declarations for each of the 3 supported data types.
+
+  @par           Init Function
+                   There is also an associated initialization function for each data type.
+                   The initialization function performs following operations:
+                   - Sets the values of the internal structure fields.
+                   - Zeros out the values in the state buffer.
+                   To do this manually without calling the init function, assign the follow subfields of the instance structure:
+                   numStages, pCoeffs, pState. Also set all of the values in pState to zero.
+
+  @par
+                   Use of the initialization function is optional.
+                   However, if the initialization function is used, then the instance structure cannot be placed into a const data section.
+                   To place an instance structure into a const data section, the instance structure must be manually initialized.
+                   Set the values in the state buffer to zeros before static initialization.
+                   The code below statically initializes each of the 3 different data type filter instance structures
+  <pre>
+      arm_biquad_casd_df1_inst_f32 S1 = {numStages, pState, pCoeffs};
+      arm_biquad_casd_df1_inst_q15 S2 = {numStages, pState, pCoeffs, postShift};
+      arm_biquad_casd_df1_inst_q31 S3 = {numStages, pState, pCoeffs, postShift};
+  </pre>
+                   where <code>numStages</code> is the number of Biquad stages in the filter;
+                   <code>pState</code> is the address of the state buffer;
+                   <code>pCoeffs</code> is the address of the coefficient buffer;
+                   <code>postShift</code> shift to be applied.
+
+  @par           Fixed-Point Behavior
+                   Care must be taken when using the Q15 and Q31 versions of the Biquad Cascade filter functions.
+                   Following issues must be considered:
+                   - Scaling of coefficients
+                   - Filter gain
+                   - Overflow and saturation
+
+  @par           Scaling of coefficients
+                   Filter coefficients are represented as fractional values and
+                   coefficients are restricted to lie in the range <code>[-1 +1)</code>.
+                   The fixed-point functions have an additional scaling parameter <code>postShift</code>
+                   which allow the filter coefficients to exceed the range <code>[+1 -1)</code>.
+                   At the output of the filter's accumulator is a shift register which shifts the result by <code>postShift</code> bits.
+                   \image html BiquadPostshift.gif "Fixed-point Biquad with shift by postShift bits after accumulator"
+                   This essentially scales the filter coefficients by <code>2^postShift</code>.
+                   For example, to realize the coefficients
+  <pre>
+     {1.5, -0.8, 1.2, 1.6, -0.9}
+  </pre>
+                   set the pCoeffs array to:
+  <pre>
+     {0.75, -0.4, 0.6, 0.8, -0.45}
+  </pre>
+                   and set <code>postShift=1</code>
+
+  @par           Filter gain
+                   The frequency response of a Biquad filter is a function of its coefficients.
+                   It is possible for the gain through the filter to exceed 1.0 meaning that the filter increases the amplitude of certain frequencies.
+                   This means that an input signal with amplitude < 1.0 may result in an output > 1.0 and these are saturated or overflowed based on the implementation of the filter.
+                   To avoid this behavior the filter needs to be scaled down such that its peak gain < 1.0 or the input signal must be scaled down so that the combination of input and filter are never overflowed.
+
+  @par           Overflow and saturation
+                   For Q15 and Q31 versions, it is described separately as part of the function specific documentation below.
+ */
+
+/**
+  @addtogroup BiquadCascadeDF1
+  @{
+ */
+
+/**
+  @brief         Processing function for the floating-point Biquad cascade filter.
+  @param[in]     S         points to an instance of the floating-point Biquad cascade structure
+  @param[in]     pSrc      points to the block of input data
+  @param[out]    pDst      points to the block of output data
+  @param[in]     blockSize  number of samples to process
+  @return        none
+ */
+
+#if defined(ARM_MATH_NEON) 
+void arm_biquad_cascade_df1_f32(
+  const arm_biquad_casd_df1_inst_f32 * S,
+  const float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+
+  const float32_t *pIn = pSrc;                         /*  source pointer            */
+  float32_t *pOut = pDst;                        /*  destination pointer       */
+  float32_t *pState = S->pState;                 /*  pState pointer            */
+  const float32_t *pCoeffs = S->pCoeffs;               /*  coefficient pointer       */
+  float32_t acc;                                 /*  Simulates the accumulator */
+  
+  uint32_t sample, stage = S->numStages;         /*  loop counters             */
+
+  float32x4_t Xn;
+  float32x2_t Yn;
+  float32x2_t a;
+  float32x4_t b;
+  
+  float32x4_t x,tmp;
+  float32x2_t t;
+  float32x2x2_t y;
+
+  float32_t Xns;
+
+  while (stage > 0U)
+  {
+    /* Reading the coefficients */
+    Xn = vld1q_f32(pState);
+    Yn = vld1_f32(pState + 2);
+
+    b = vld1q_f32(pCoeffs);
+    b = vrev64q_f32(b);  
+    b = vcombine_f32(vget_high_f32(b), vget_low_f32(b));
+
+    a = vld1_f32(pCoeffs + 3);
+    a = vrev64_f32(a);
+    b[0] = 0.0;
+    pCoeffs += 5;
+    
+    /* Reading the pState values */
+   
+    /* Apply loop unrolling and compute 4 output values simultaneously. */
+    /*      The variable acc hold output values that are being computed:
+     *
+     *    acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
+     *    acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
+     *    acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
+     *    acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
+     */
+
+    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
+     ** a second loop below computes the remaining 1 to 3 samples. */
+    sample = blockSize >> 2U;
+
+    while (sample > 0U)
+    {
+      /* Read the first 4 inputs */
+      x = vld1q_f32(pIn);
+
+      pIn += 4;
+
+      tmp = vextq_f32(Xn, x, 1);
+      t = vmul_f32(vget_high_f32(b), vget_high_f32(tmp));
+      t = vmla_f32(t, vget_low_f32(b), vget_low_f32(tmp));
+      t = vmla_f32(t, a, Yn);
+      t = vpadd_f32(t, t);
+      Yn = vext_f32(Yn, t, 1);
+
+      tmp = vextq_f32(Xn, x, 2);
+      t = vmul_f32(vget_high_f32(b), vget_high_f32(tmp));
+      t = vmla_f32(t, vget_low_f32(b), vget_low_f32(tmp));
+      t = vmla_f32(t, a, Yn);
+      t = vpadd_f32(t, t);
+      Yn = vext_f32(Yn, t, 1);
+
+      y.val[0] = Yn;
+
+      tmp = vextq_f32(Xn, x, 3);
+      t = vmul_f32(vget_high_f32(b), vget_high_f32(tmp));
+      t = vmla_f32(t, vget_low_f32(b), vget_low_f32(tmp));
+      t = vmla_f32(t, a, Yn);
+      t = vpadd_f32(t, t);
+      Yn = vext_f32(Yn, t, 1);
+
+      Xn = x;
+      t = vmul_f32(vget_high_f32(b), vget_high_f32(Xn));
+      t = vmla_f32(t, vget_low_f32(b), vget_low_f32(Xn));
+      t = vmla_f32(t, a, Yn);
+      t = vpadd_f32(t, t);
+      Yn = vext_f32(Yn, t, 1);
+      
+      y.val[1] = Yn;
+
+      tmp = vcombine_f32(y.val[0], y.val[1]);
+
+      /* Store the 4 outputs and increment the pointer */
+      vst1q_f32(pOut, tmp);
+      pOut += 4;
+
+      /* Decrement the loop counter */
+      sample--;
+    }
+
+    /* If the block size is not a multiple of 4, compute any remaining output samples here.
+     ** No loop unrolling is used. */
+    sample = blockSize & 0x3U;
+
+    while (sample > 0U)
+    {
+      /* Read the input */
+      Xns = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      acc =  (b[1] * Xn[2]) + (b[2] * Xn[3]) + (b[3] * Xns) + (a[0] * Yn[0]) + (a[1] * Yn[1]);
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = acc;
+
+      /* Every time after the output is computed state should be updated. */
+      /* The states should be updated as:    */
+      /* Xn2 = Xn1   */
+      /* Xn1 = Xn    */
+      /* Yn2 = Yn1   */
+      /* Yn1 = acc   */
+      Xn[2] = Xn[3];
+      Xn[3] = Xns;
+      Yn[0] = Yn[1];
+      Yn[1] = acc;
+
+      /* Decrement the loop counter */
+      sample--;
+
+    }
+
+    vst1q_f32(pState,vcombine_f32(vrev64_f32(vget_high_f32(Xn)),vrev64_f32(Yn)));
+    pState += 4;
+    /*  Store the updated state variables back into the pState array */
+   
+    /*  The first stage goes from the input buffer to the output buffer. */
+    /*  Subsequent numStages  occur in-place in the output buffer */
+    pIn = pDst;
+
+    /* Reset the output pointer */
+    pOut = pDst;
+
+    /* Decrement the loop counter */
+    stage--;
+  }
+}
+
+#else
+void arm_biquad_cascade_df1_f32(
+  const arm_biquad_casd_df1_inst_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize)
+{
+  const float32_t *pIn = pSrc;                         /* Source pointer */
+        float32_t *pOut = pDst;                        /* Destination pointer */
+        float32_t *pState = S->pState;                 /* pState pointer */
+  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+        float32_t acc;                                 /* Accumulator */
+        float32_t b0, b1, b2, a1, a2;                  /* Filter coefficients */
+        float32_t Xn1, Xn2, Yn1, Yn2;                  /* Filter pState variables */
+        float32_t Xn;                                  /* Temporary input */
+        uint32_t sample, stage = S->numStages;         /* Loop counters */
+
+  do
+  {
+    /* Reading the coefficients */
+    b0 = *pCoeffs++;
+    b1 = *pCoeffs++;
+    b2 = *pCoeffs++;
+    a1 = *pCoeffs++;
+    a2 = *pCoeffs++;
+
+    /* Reading the pState values */
+    Xn1 = pState[0];
+    Xn2 = pState[1];
+    Yn1 = pState[2];
+    Yn2 = pState[3];
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Apply loop unrolling and compute 4 output values simultaneously. */
+    /* Variable acc hold output values that are being computed:
+     *
+     * acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
+     * acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
+     * acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
+     * acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
+     */
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    sample = blockSize >> 2U;
+
+    while (sample > 0U)
+    {
+      /* Read the first input */
+      Xn = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      Yn2 = (b0 * Xn) + (b1 * Xn1) + (b2 * Xn2) + (a1 * Yn1) + (a2 * Yn2);
+
+      /* Store output in destination buffer. */
+      *pOut++ = Yn2;
+
+      /* Every time after the output is computed state should be updated. */
+      /* The states should be updated as: */
+      /* Xn2 = Xn1 */
+      /* Xn1 = Xn  */
+      /* Yn2 = Yn1 */
+      /* Yn1 = acc */
+
+      /* Read the second input */
+      Xn2 = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      Yn1 = (b0 * Xn2) + (b1 * Xn) + (b2 * Xn1) + (a1 * Yn2) + (a2 * Yn1);
+
+      /* Store output in destination buffer. */
+      *pOut++ = Yn1;
+
+      /* Every time after the output is computed state should be updated. */
+      /* The states should be updated as: */
+      /* Xn2 = Xn1 */
+      /* Xn1 = Xn  */
+      /* Yn2 = Yn1 */
+      /* Yn1 = acc */
+
+      /* Read the third input */
+      Xn1 = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      Yn2 = (b0 * Xn1) + (b1 * Xn2) + (b2 * Xn) + (a1 * Yn1) + (a2 * Yn2);
+
+      /* Store output in destination buffer. */
+      *pOut++ = Yn2;
+
+      /* Every time after the output is computed state should be updated. */
+      /* The states should be updated as: */
+      /* Xn2 = Xn1 */
+      /* Xn1 = Xn  */
+      /* Yn2 = Yn1 */
+      /* Yn1 = acc */
+
+      /* Read the forth input */
+      Xn = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      Yn1 = (b0 * Xn) + (b1 * Xn1) + (b2 * Xn2) + (a1 * Yn2) + (a2 * Yn1);
+
+      /* Store output in destination buffer. */
+      *pOut++ = Yn1;
+
+      /* Every time after the output is computed state should be updated. */
+      /* The states should be updated as: */
+      /* Xn2 = Xn1 */
+      /* Xn1 = Xn  */
+      /* Yn2 = Yn1 */
+      /* Yn1 = acc */
+      Xn2 = Xn1;
+      Xn1 = Xn;
+
+      /* decrement loop counter */
+      sample--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    sample = blockSize & 0x3U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    sample = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (sample > 0U)
+    {
+      /* Read the input */
+      Xn = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      acc = (b0 * Xn) + (b1 * Xn1) + (b2 * Xn2) + (a1 * Yn1) + (a2 * Yn2);
+
+      /* Store output in destination buffer. */
+      *pOut++ = acc;
+
+      /* Every time after the output is computed state should be updated. */
+      /* The states should be updated as: */
+      /* Xn2 = Xn1 */
+      /* Xn1 = Xn  */
+      /* Yn2 = Yn1 */
+      /* Yn1 = acc */
+      Xn2 = Xn1;
+      Xn1 = Xn;
+      Yn2 = Yn1;
+      Yn1 = acc;
+
+      /* decrement loop counter */
+      sample--;
+    }
+
+    /* Store the updated state variables back into the pState array */
+    *pState++ = Xn1;
+    *pState++ = Xn2;
+    *pState++ = Yn1;
+    *pState++ = Yn2;
+
+    /* The first stage goes from the input buffer to the output buffer. */
+    /* Subsequent numStages occur in-place in the output buffer */
+    pIn = pDst;
+
+    /* Reset output pointer */
+    pOut = pDst;
+
+    /* decrement loop counter */
+    stage--;
+
+  } while (stage > 0U);
+
+}
+
+#endif /* #if defined(ARM_MATH_NEON) */
+/**
+  @} end of BiquadCascadeDF1 group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_fast_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_fast_q15.c
new file mode 100644
index 0000000..1a568d7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_fast_q15.c
@@ -0,0 +1,250 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_biquad_cascade_df1_fast_q15.c
+ * Description:  Fast processing function for the Q15 Biquad cascade filter
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup BiquadCascadeDF1
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q15 Biquad cascade filter (fast variant).
+  @param[in]     S         points to an instance of the Q15 Biquad cascade structure
+  @param[in]     pSrc      points to the block of input data
+  @param[out]    pDst      points to the block of output data
+  @param[in]     blockSize number of samples to process per call
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   This fast version uses a 32-bit accumulator with 2.30 format.
+                   The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit.
+                   Thus, if the accumulator result overflows it wraps around and distorts the result.
+                   In order to avoid overflows completely the input signal must be scaled down by two bits and lie in the range [-0.25 +0.25).
+                   The 2.30 accumulator is then shifted by <code>postShift</code> bits and the result truncated to 1.15 format by discarding the low 16 bits.
+ @remark
+                   Refer to \ref arm_biquad_cascade_df1_q15() for a slower implementation of this function
+                   which uses 64-bit accumulation to avoid wrap around distortion. Both the slow and the fast versions use the same instance structure.
+                   Use the function \ref arm_biquad_cascade_df1_init_q15() to initialize the filter structure.
+ */
+
+void arm_biquad_cascade_df1_fast_q15(
+  const arm_biquad_casd_df1_inst_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+  const q15_t *pIn = pSrc;                             /* Source pointer */
+        q15_t *pOut = pDst;                            /* Destination pointer */
+        q15_t *pState = S->pState;                     /* State pointer */
+  const q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q31_t acc;                                     /* Accumulator */
+        q31_t in;                                      /* Temporary variable to hold input value */
+        q31_t out;                                     /* Temporary variable to hold output value */
+        q31_t b0;                                      /* Temporary variable to hold bo value */
+        q31_t b1, a1;                                  /* Filter coefficients */
+        q31_t state_in, state_out;                     /* Filter state variables */
+        int32_t shift = (int32_t) (15 - S->postShift); /* Post shift */
+        uint32_t sample, stage = S->numStages;         /* Loop counters */
+
+  do
+  {
+    /* Read the b0 and 0 coefficients using SIMD  */
+    b0 = read_q15x2_ia ((q15_t **) &pCoeffs);
+
+    /* Read the b1 and b2 coefficients using SIMD */
+    b1 = read_q15x2_ia ((q15_t **) &pCoeffs);
+
+    /* Read the a1 and a2 coefficients using SIMD */
+    a1 = read_q15x2_ia ((q15_t **) &pCoeffs);
+
+    /* Read the input state values from the state buffer:  x[n-1], x[n-2] */
+    state_in = read_q15x2_ia (&pState);
+
+    /* Read the output state values from the state buffer:  y[n-1], y[n-2] */
+    state_out = read_q15x2_da (&pState);
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Apply loop unrolling and compute 2 output values simultaneously. */
+    /* Variable acc hold output values that are being computed:
+     *
+     * acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
+     * acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
+     */
+
+    /* Loop unrolling: Compute 2 outputs at a time */
+    sample = blockSize >> 1U;
+
+    while (sample > 0U)
+    {
+
+      /* Read the input */
+      in = read_q15x2_ia ((q15_t **) &pIn);
+
+      /* out =  b0 * x[n] + 0 * 0 */
+      out = __SMUAD(b0, in);
+      /* acc =  b1 * x[n-1] + acc +=  b2 * x[n-2] + out */
+      acc = __SMLAD(b1, state_in, out);
+      /* acc +=  a1 * y[n-1] + acc +=  a2 * y[n-2] */
+      acc = __SMLAD(a1, state_out, acc);
+
+      /* The result is converted from 3.29 to 1.31 and then saturation is applied */
+      out = __SSAT((acc >> shift), 16);
+
+      /* Every time after the output is computed state should be updated. */
+      /* The states should be updated as:  */
+      /* Xn2 = Xn1 */
+      /* Xn1 = Xn  */
+      /* Yn2 = Yn1 */
+      /* Yn1 = acc */
+      /* x[n-N], x[n-N-1] are packed together to make state_in of type q31 */
+      /* y[n-N], y[n-N-1] are packed together to make state_out of type q31 */
+
+#ifndef  ARM_MATH_BIG_ENDIAN
+      state_in  = __PKHBT(in, state_in, 16);
+      state_out = __PKHBT(out, state_out, 16);
+#else
+      state_in  = __PKHBT(state_in >> 16, (in >> 16), 16);
+      state_out = __PKHBT(state_out >> 16, (out), 16);
+#endif /* #ifndef  ARM_MATH_BIG_ENDIAN */
+
+      /* out =  b0 * x[n] + 0 * 0 */
+      out = __SMUADX(b0, in);
+      /* acc0 =  b1 * x[n-1] , acc0 +=  b2 * x[n-2] + out */
+      acc = __SMLAD(b1, state_in, out);
+      /* acc +=  a1 * y[n-1] + acc +=  a2 * y[n-2] */
+      acc = __SMLAD(a1, state_out, acc);
+
+      /* The result is converted from 3.29 to 1.31 and then saturation is applied */
+      out = __SSAT((acc >> shift), 16);
+
+      /* Store the output in the destination buffer. */
+#ifndef  ARM_MATH_BIG_ENDIAN
+      write_q15x2_ia (&pOut, __PKHBT(state_out, out, 16));
+#else
+      write_q15x2_ia (&pOut, __PKHBT(out, state_out >> 16, 16));
+#endif /* #ifndef  ARM_MATH_BIG_ENDIAN */
+
+      /* Every time after the output is computed state should be updated. */
+      /* The states should be updated as:  */
+      /* Xn2 = Xn1 */
+      /* Xn1 = Xn  */
+      /* Yn2 = Yn1 */
+      /* Yn1 = acc */
+      /* x[n-N], x[n-N-1] are packed together to make state_in of type q31 */
+      /* y[n-N], y[n-N-1] are packed together to make state_out of type q31 */
+#ifndef  ARM_MATH_BIG_ENDIAN
+      state_in  = __PKHBT(in >> 16, state_in, 16);
+      state_out = __PKHBT(out, state_out, 16);
+#else
+      state_in  = __PKHBT(state_in >> 16, in, 16);
+      state_out = __PKHBT(state_out >> 16, out, 16);
+#endif /* #ifndef  ARM_MATH_BIG_ENDIAN */
+
+      /* Decrement loop counter */
+      sample--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    sample = (blockSize & 0x1U);
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    sample = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (sample > 0U)
+    {
+      /* Read the input */
+      in = *pIn++;
+
+      /* out =  b0 * x[n] + 0 * 0 */
+#ifndef  ARM_MATH_BIG_ENDIAN
+      out = __SMUAD(b0, in);
+#else
+      out = __SMUADX(b0, in);
+#endif /* #ifndef  ARM_MATH_BIG_ENDIAN */
+
+      /* acc =  b1 * x[n-1], acc +=  b2 * x[n-2] + out */
+      acc = __SMLAD(b1, state_in, out);
+      /* acc +=  a1 * y[n-1] + acc +=  a2 * y[n-2] */
+      acc = __SMLAD(a1, state_out, acc);
+
+      /* The result is converted from 3.29 to 1.31 and then saturation is applied */
+      out = __SSAT((acc >> shift), 16);
+
+      /* Store the output in the destination buffer. */
+      *pOut++ = (q15_t) out;
+
+      /* Every time after the output is computed state should be updated. */
+      /* The states should be updated as:  */
+      /* Xn2 = Xn1 */
+      /* Xn1 = Xn  */
+      /* Yn2 = Yn1 */
+      /* Yn1 = acc */
+      /* x[n-N], x[n-N-1] are packed together to make state_in of type q31 */
+      /* y[n-N], y[n-N-1] are packed together to make state_out of type q31 */
+#ifndef  ARM_MATH_BIG_ENDIAN
+      state_in = __PKHBT(in, state_in, 16);
+      state_out = __PKHBT(out, state_out, 16);
+#else
+      state_in = __PKHBT(state_in >> 16, in, 16);
+      state_out = __PKHBT(state_out >> 16, out, 16);
+#endif /* #ifndef  ARM_MATH_BIG_ENDIAN */
+
+      /* decrement loop counter */
+      sample--;
+    }
+
+    /* The first stage goes from the input buffer to the output buffer. */
+    /* Subsequent (numStages - 1) occur in-place in the output buffer */
+    pIn = pDst;
+
+    /* Reset the output pointer */
+    pOut = pDst;
+
+    /* Store the updated state variables back into the state array */
+    write_q15x2_ia(&pState, state_in);
+    write_q15x2_ia(&pState, state_out);
+
+    /* Decrement loop counter */
+    stage--;
+
+  } while (stage > 0U);
+}
+
+/**
+  @} end of BiquadCascadeDF1 group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_fast_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_fast_q31.c
new file mode 100644
index 0000000..586296b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_fast_q31.c
@@ -0,0 +1,296 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_biquad_cascade_df1_fast_q31.c
+ * Description:  Processing function for the Q31 Fast Biquad cascade DirectFormI(DF1) filter
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup BiquadCascadeDF1
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q31 Biquad cascade filter (fast variant).
+  @param[in]     S         points to an instance of the Q31 Biquad cascade structure
+  @param[in]     pSrc      points to the block of input data
+  @param[out]    pDst      points to the block of output data
+  @param[in]     blockSize number of samples to process per call
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   This function is optimized for speed at the expense of fixed-point precision and overflow protection.
+                   The result of each 1.31 x 1.31 multiplication is truncated to 2.30 format.
+                   These intermediate results are added to a 2.30 accumulator.
+                   Finally, the accumulator is saturated and converted to a 1.31 result.
+                   The fast version has the same overflow behavior as the standard version and provides less precision since it discards the low 32 bits of each multiplication result.
+                   In order to avoid overflows completely the input signal must be scaled down by two bits and lie in the range [-0.25 +0.25). Use the intialization function
+                   arm_biquad_cascade_df1_init_q31() to initialize filter structure.
+  @remark
+                   Refer to \ref arm_biquad_cascade_df1_q31() for a slower implementation of this function
+                   which uses 64-bit accumulation to provide higher precision. Both the slow and the fast versions use the same instance structure.
+                   Use the function \ref arm_biquad_cascade_df1_init_q31() to initialize the filter structure.
+ */
+
+void arm_biquad_cascade_df1_fast_q31(
+  const arm_biquad_casd_df1_inst_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+  const q31_t *pIn = pSrc;                             /* Source pointer */
+        q31_t *pOut = pDst;                            /* Destination pointer */
+        q31_t *pState = S->pState;                     /* pState pointer */
+  const q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q31_t acc = 0;                                 /* Accumulator */
+        q31_t b0, b1, b2, a1, a2;                      /* Filter coefficients */
+        q31_t Xn1, Xn2, Yn1, Yn2;                      /* Filter pState variables */
+        q31_t Xn;                                      /* Temporary input */
+        int32_t shift = (int32_t) S->postShift + 1;    /* Shift to be applied to the output */
+        uint32_t sample, stage = S->numStages;         /* Loop counters */
+
+  do
+  {
+    /* Reading the coefficients */
+    b0 = *pCoeffs++;
+    b1 = *pCoeffs++;
+    b2 = *pCoeffs++;
+    a1 = *pCoeffs++;
+    a2 = *pCoeffs++;
+
+    /* Reading the pState values */
+    Xn1 = pState[0];
+    Xn2 = pState[1];
+    Yn1 = pState[2];
+    Yn2 = pState[3];
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Apply loop unrolling and compute 4 output values simultaneously. */
+    /* Variables acc ... acc3 hold output values that are being computed:
+     *
+     * acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
+     */
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    sample = blockSize >> 2U;
+
+    while (sample > 0U)
+    {
+      /* Read the input */
+      Xn = *pIn;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      /* acc =  b0 * x[n] */
+      /* acc = (q31_t) (((q63_t) b1 * Xn1) >> 32);*/
+      mult_32x32_keep32_R(acc, b1, Xn1);
+      /* acc +=  b1 * x[n-1] */
+      /* acc = (q31_t) ((((q63_t) acc << 32) + ((q63_t) b0 * (Xn))) >> 32);*/
+      multAcc_32x32_keep32_R(acc, b0, Xn);
+      /* acc +=  b[2] * x[n-2] */
+      /* acc = (q31_t) ((((q63_t) acc << 32) + ((q63_t) b2 * (Xn2))) >> 32);*/
+      multAcc_32x32_keep32_R(acc, b2, Xn2);
+      /* acc +=  a1 * y[n-1] */
+      /* acc = (q31_t) ((((q63_t) acc << 32) + ((q63_t) a1 * (Yn1))) >> 32);*/
+      multAcc_32x32_keep32_R(acc, a1, Yn1);
+      /* acc +=  a2 * y[n-2] */
+      /* acc = (q31_t) ((((q63_t) acc << 32) + ((q63_t) a2 * (Yn2))) >> 32);*/
+      multAcc_32x32_keep32_R(acc, a2, Yn2);
+
+      /* The result is converted to 1.31 , Yn2 variable is reused */
+      Yn2 = acc << shift;
+
+      /* Read the second input */
+      Xn2 = *(pIn + 1U);
+
+      /* Store the output in the destination buffer. */
+      *pOut = Yn2;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      /* acc =  b0 * x[n] */
+      /* acc = (q31_t) (((q63_t) b0 * (Xn2)) >> 32);*/
+      mult_32x32_keep32_R(acc, b0, Xn2);
+      /* acc +=  b1 * x[n-1] */
+      /* acc = (q31_t) ((((q63_t) acc << 32) + ((q63_t) b1 * (Xn))) >> 32);*/
+      multAcc_32x32_keep32_R(acc, b1, Xn);
+      /* acc +=  b[2] * x[n-2] */
+      /* acc = (q31_t) ((((q63_t) acc << 32) + ((q63_t) b2 * (Xn1))) >> 32);*/
+      multAcc_32x32_keep32_R(acc, b2, Xn1);
+      /* acc +=  a1 * y[n-1] */
+      /* acc = (q31_t) ((((q63_t) acc << 32) + ((q63_t) a1 * (Yn2))) >> 32);*/
+      multAcc_32x32_keep32_R(acc, a1, Yn2);
+      /* acc +=  a2 * y[n-2] */
+      /* acc = (q31_t) ((((q63_t) acc << 32) + ((q63_t) a2 * (Yn1))) >> 32);*/
+      multAcc_32x32_keep32_R(acc, a2, Yn1);
+
+      /* The result is converted to 1.31, Yn1 variable is reused  */
+      Yn1 = acc << shift;
+
+      /* Read the third input  */
+      Xn1 = *(pIn + 2U);
+
+      /* Store the output in the destination buffer. */
+      *(pOut + 1U) = Yn1;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      /* acc =  b0 * x[n] */
+      /* acc = (q31_t) (((q63_t) b0 * (Xn1)) >> 32);*/
+      mult_32x32_keep32_R(acc, b0, Xn1);
+      /* acc +=  b1 * x[n-1] */
+      /* acc = (q31_t) ((((q63_t) acc << 32) + ((q63_t) b1 * (Xn2))) >> 32);*/
+      multAcc_32x32_keep32_R(acc, b1, Xn2);
+      /* acc +=  b[2] * x[n-2] */
+      /* acc = (q31_t) ((((q63_t) acc << 32) + ((q63_t) b2 * (Xn))) >> 32);*/
+      multAcc_32x32_keep32_R(acc, b2, Xn);
+      /* acc +=  a1 * y[n-1] */
+      /* acc = (q31_t) ((((q63_t) acc << 32) + ((q63_t) a1 * (Yn1))) >> 32);*/
+      multAcc_32x32_keep32_R(acc, a1, Yn1);
+      /* acc +=  a2 * y[n-2] */
+      /* acc = (q31_t) ((((q63_t) acc << 32) + ((q63_t) a2 * (Yn2))) >> 32);*/
+      multAcc_32x32_keep32_R(acc, a2, Yn2);
+
+      /* The result is converted to 1.31, Yn2 variable is reused  */
+      Yn2 = acc << shift;
+
+      /* Read the forth input */
+      Xn = *(pIn + 3U);
+
+      /* Store the output in the destination buffer. */
+      *(pOut + 2U) = Yn2;
+      pIn += 4U;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      /* acc =  b0 * x[n] */
+      /* acc = (q31_t) (((q63_t) b0 * (Xn)) >> 32);*/
+      mult_32x32_keep32_R(acc, b0, Xn);
+      /* acc +=  b1 * x[n-1] */
+      /*acc = (q31_t) ((((q63_t) acc << 32) + ((q63_t) b1 * (Xn1))) >> 32);*/
+      multAcc_32x32_keep32_R(acc, b1, Xn1);
+      /* acc +=  b[2] * x[n-2] */
+      /*acc = (q31_t) ((((q63_t) acc << 32) + ((q63_t) b2 * (Xn2))) >> 32);*/
+      multAcc_32x32_keep32_R(acc, b2, Xn2);
+      /* acc +=  a1 * y[n-1] */
+      /*acc = (q31_t) ((((q63_t) acc << 32) + ((q63_t) a1 * (Yn2))) >> 32);*/
+      multAcc_32x32_keep32_R(acc, a1, Yn2);
+      /* acc +=  a2 * y[n-2] */
+      /*acc = (q31_t) ((((q63_t) acc << 32) + ((q63_t) a2 * (Yn1))) >> 32);*/
+      multAcc_32x32_keep32_R(acc, a2, Yn1);
+
+      /* Every time after the output is computed state should be updated. */
+      /* The states should be updated as:  */
+      /* Xn2 = Xn1 */
+      Xn2 = Xn1;
+
+      /* The result is converted to 1.31, Yn1 variable is reused  */
+      Yn1 = acc << shift;
+
+      /* Xn1 = Xn */
+      Xn1 = Xn;
+
+      /* Store the output in the destination buffer. */
+      *(pOut + 3U) = Yn1;
+      pOut += 4U;
+
+      /* decrement loop counter */
+      sample--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    sample = (blockSize & 0x3U);
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    sample = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (sample > 0U)
+    {
+      /* Read the input */
+      Xn = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      /* acc =  b0 * x[n] */
+      /* acc = (q31_t) (((q63_t) b0 * (Xn)) >> 32);*/
+      mult_32x32_keep32_R(acc, b0, Xn);
+      /* acc +=  b1 * x[n-1] */
+      /* acc = (q31_t) ((((q63_t) acc << 32) + ((q63_t) b1 * (Xn1))) >> 32);*/
+      multAcc_32x32_keep32_R(acc, b1, Xn1);
+      /* acc +=  b[2] * x[n-2] */
+      /* acc = (q31_t) ((((q63_t) acc << 32) + ((q63_t) b2 * (Xn2))) >> 32);*/
+      multAcc_32x32_keep32_R(acc, b2, Xn2);
+      /* acc +=  a1 * y[n-1] */
+      /* acc = (q31_t) ((((q63_t) acc << 32) + ((q63_t) a1 * (Yn1))) >> 32);*/
+      multAcc_32x32_keep32_R(acc, a1, Yn1);
+      /* acc +=  a2 * y[n-2] */
+      /* acc = (q31_t) ((((q63_t) acc << 32) + ((q63_t) a2 * (Yn2))) >> 32);*/
+      multAcc_32x32_keep32_R(acc, a2, Yn2);
+
+      /* The result is converted to 1.31  */
+      acc = acc << shift;
+
+      /* Every time after the output is computed state should be updated. */
+      /* The states should be updated as:  */
+      /* Xn2 = Xn1 */
+      /* Xn1 = Xn  */
+      /* Yn2 = Yn1 */
+      /* Yn1 = acc */
+      Xn2 = Xn1;
+      Xn1 = Xn;
+      Yn2 = Yn1;
+      Yn1 = acc;
+
+      /* Store the output in the destination buffer. */
+      *pOut++ = acc;
+
+      /* decrement loop counter */
+      sample--;
+    }
+
+    /* The first stage goes from the input buffer to the output buffer. */
+    /* Subsequent stages occur in-place in the output buffer */
+    pIn = pDst;
+
+    /* Reset to destination pointer */
+    pOut = pDst;
+
+    /* Store the updated state variables back into the pState array */
+    *pState++ = Xn1;
+    *pState++ = Xn2;
+    *pState++ = Yn1;
+    *pState++ = Yn2;
+
+  } while (--stage);
+}
+
+/**
+  @} end of BiquadCascadeDF1 group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c
new file mode 100644
index 0000000..f51c262
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c
@@ -0,0 +1,91 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_biquad_cascade_df1_init_f32.c
+ * Description:  Floating-point Biquad cascade DirectFormI(DF1) filter initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup BiquadCascadeDF1
+  @{
+ */
+
+/**
+  @brief         Initialization function for the floating-point Biquad cascade filter.
+  @param[in,out] S           points to an instance of the floating-point Biquad cascade structure.
+  @param[in]     numStages   number of 2nd order stages in the filter.
+  @param[in]     pCoeffs     points to the filter coefficients.
+  @param[in]     pState      points to the state buffer.
+  @return        none
+
+  @par           Coefficient and State Ordering
+                   The coefficients are stored in the array <code>pCoeffs</code> in the following order:
+  <pre>
+      {b10, b11, b12, a11, a12, b20, b21, b22, a21, a22, ...}
+  </pre>
+
+  @par
+                   where <code>b1x</code> and <code>a1x</code> are the coefficients for the first stage,
+                   <code>b2x</code> and <code>a2x</code> are the coefficients for the second stage,
+                   and so on. The <code>pCoeffs</code> array contains a total of <code>5*numStages</code> values.
+  @par
+                   The <code>pState</code> is a pointer to state array.
+                   Each Biquad stage has 4 state variables <code>x[n-1], x[n-2], y[n-1],</code> and <code>y[n-2]</code>.
+                   The state variables are arranged in the <code>pState</code> array as:
+  <pre>
+      {x[n-1], x[n-2], y[n-1], y[n-2]}
+  </pre>
+                   The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on.
+                   The state array has a total length of <code>4*numStages</code> values.
+                   The state variables are updated after each block of data is processed; the coefficients are untouched.
+ */
+
+void arm_biquad_cascade_df1_init_f32(
+        arm_biquad_casd_df1_inst_f32 * S,
+        uint8_t numStages,
+  const float32_t * pCoeffs,
+        float32_t * pState)
+{
+  /* Assign filter stages */
+  S->numStages = numStages;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Clear state buffer and size is always 4 * numStages */
+  memset(pState, 0, (4U * (uint32_t) numStages) * sizeof(float32_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+}
+
+/**
+  @} end of BiquadCascadeDF1 group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c
new file mode 100644
index 0000000..c2e542c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c
@@ -0,0 +1,96 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_biquad_cascade_df1_init_q15.c
+ * Description:  Q15 Biquad cascade DirectFormI(DF1) filter initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup BiquadCascadeDF1
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q15 Biquad cascade filter.
+  @param[in,out] S           points to an instance of the Q15 Biquad cascade structure.
+  @param[in]     numStages   number of 2nd order stages in the filter.
+  @param[in]     pCoeffs     points to the filter coefficients.
+  @param[in]     pState      points to the state buffer.
+  @param[in]     postShift   Shift to be applied to the accumulator result. Varies according to the coefficients format
+  @return        none
+
+  @par           Coefficient and State Ordering
+                   The coefficients are stored in the array <code>pCoeffs</code> in the following order:
+  <pre>
+      {b10, 0, b11, b12, a11, a12, b20, 0, b21, b22, a21, a22, ...}
+  </pre>
+  @par
+                   where <code>b1x</code> and <code>a1x</code> are the coefficients for the first stage,
+                   <code>b2x</code> and <code>a2x</code> are the coefficients for the second stage,
+                   and so on.  The <code>pCoeffs</code> array contains a total of <code>6*numStages</code> values.
+                   The zero coefficient between <code>b1</code> and <code>b2</code> facilities  use of 16-bit SIMD instructions on the Cortex-M4.
+  @par
+                   The state variables are stored in the array <code>pState</code>.
+                   Each Biquad stage has 4 state variables <code>x[n-1], x[n-2], y[n-1],</code> and <code>y[n-2]</code>.
+                   The state variables are arranged in the <code>pState</code> array as:
+  <pre>
+      {x[n-1], x[n-2], y[n-1], y[n-2]}
+  </pre>
+                   The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on.
+                   The state array has a total length of <code>4*numStages</code> values.
+                   The state variables are updated after each block of data is processed; the coefficients are untouched.
+ */
+
+void arm_biquad_cascade_df1_init_q15(
+        arm_biquad_casd_df1_inst_q15 * S,
+        uint8_t numStages,
+  const q15_t * pCoeffs,
+        q15_t * pState,
+        int8_t postShift)
+{
+  /* Assign filter stages */
+  S->numStages = numStages;
+
+  /* Assign postShift to be applied to the output */
+  S->postShift = postShift;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Clear state buffer and size is always 4 * numStages */
+  memset(pState, 0, (4U * (uint32_t) numStages) * sizeof(q15_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+}
+
+/**
+  @} end of BiquadCascadeDF1 group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c
new file mode 100644
index 0000000..8637889
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c
@@ -0,0 +1,95 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_biquad_cascade_df1_init_q31.c
+ * Description:  Q31 Biquad cascade DirectFormI(DF1) filter initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup BiquadCascadeDF1
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q31 Biquad cascade filter.
+  @param[in,out] S           points to an instance of the Q31 Biquad cascade structure.
+  @param[in]     numStages   number of 2nd order stages in the filter.
+  @param[in]     pCoeffs     points to the filter coefficients.
+  @param[in]     pState      points to the state buffer.
+  @param[in]     postShift   Shift to be applied after the accumulator.  Varies according to the coefficients format
+  @return        none
+
+  @par           Coefficient and State Ordering
+                   The coefficients are stored in the array <code>pCoeffs</code> in the following order:
+  <pre>
+      {b10, b11, b12, a11, a12, b20, b21, b22, a21, a22, ...}
+  </pre>
+  @par
+                   where <code>b1x</code> and <code>a1x</code> are the coefficients for the first stage,
+                   <code>b2x</code> and <code>a2x</code> are the coefficients for the second stage,
+                   and so on.  The <code>pCoeffs</code> array contains a total of <code>5*numStages</code> values.
+  @par
+                   The <code>pState</code> points to state variables array.
+                   Each Biquad stage has 4 state variables <code>x[n-1], x[n-2], y[n-1],</code> and <code>y[n-2]</code>.
+                   The state variables are arranged in the <code>pState</code> array as:
+  <pre>
+      {x[n-1], x[n-2], y[n-1], y[n-2]}
+  </pre>
+                   The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on.
+                   The state array has a total length of <code>4*numStages</code> values.
+                   The state variables are updated after each block of data is processed; the coefficients are untouched.
+ */
+
+void arm_biquad_cascade_df1_init_q31(
+        arm_biquad_casd_df1_inst_q31 * S,
+        uint8_t numStages,
+  const q31_t * pCoeffs,
+        q31_t * pState,
+        int8_t postShift)
+{
+  /* Assign filter stages */
+  S->numStages = numStages;
+
+  /* Assign postShift to be applied to the output */
+  S->postShift = postShift;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Clear state buffer and size is always 4 * numStages */
+  memset(pState, 0, (4U * (uint32_t) numStages) * sizeof(q31_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+}
+
+/**
+  @} end of BiquadCascadeDF1 group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_q15.c
new file mode 100644
index 0000000..9e23897
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_q15.c
@@ -0,0 +1,363 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_biquad_cascade_df1_q15.c
+ * Description:  Processing function for the Q15 Biquad cascade DirectFormI(DF1) filter
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup BiquadCascadeDF1
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q15 Biquad cascade filter.
+  @param[in]     S         points to an instance of the Q15 Biquad cascade structure
+  @param[in]     pSrc      points to the block of input data
+  @param[out]    pDst      points to the location where the output result is written
+  @param[in]     blockSize number of samples to process
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 64-bit internal accumulator.
+                   Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result.
+                   The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format.
+                   There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved.
+                   The accumulator is then shifted by <code>postShift</code> bits to truncate the result to 1.15 format by discarding the low 16 bits.
+                   Finally, the result is saturated to 1.15 format.
+  @remark
+                   Refer to \ref arm_biquad_cascade_df1_fast_q15() for a faster but less precise implementation of this filter.
+ */
+
+void arm_biquad_cascade_df1_q15(
+  const arm_biquad_casd_df1_inst_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+
+
+#if defined (ARM_MATH_DSP)
+
+  const q15_t *pIn = pSrc;                             /* Source pointer */
+        q15_t *pOut = pDst;                            /* Destination pointer */
+        q31_t in;                                      /* Temporary variable to hold input value */
+        q31_t out;                                     /* Temporary variable to hold output value */
+        q31_t b0;                                      /* Temporary variable to hold bo value */
+        q31_t b1, a1;                                  /* Filter coefficients */
+        q31_t state_in, state_out;                     /* Filter state variables */
+        q31_t acc_l, acc_h;
+        q63_t acc;                                     /* Accumulator */
+        q15_t *pState = S->pState;                     /* State pointer */
+  const q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        int32_t lShift = (15 - (int32_t) S->postShift);       /* Post shift */
+        uint32_t sample, stage = (uint32_t) S->numStages;     /* Stage loop counter */
+        int32_t uShift = (32 - lShift);
+
+  do
+  {
+    /* Read the b0 and 0 coefficients using SIMD  */
+    b0 = read_q15x2_ia ((q15_t **) &pCoeffs);
+
+    /* Read the b1 and b2 coefficients using SIMD */
+    b1 = read_q15x2_ia ((q15_t **) &pCoeffs);
+
+    /* Read the a1 and a2 coefficients using SIMD */
+    a1 = read_q15x2_ia ((q15_t **) &pCoeffs);
+
+    /* Read the input state values from the state buffer:  x[n-1], x[n-2] */
+    state_in = read_q15x2_ia (&pState);
+
+    /* Read the output state values from the state buffer:  y[n-1], y[n-2] */
+    state_out = read_q15x2_da (&pState);
+
+    /* Apply loop unrolling and compute 2 output values simultaneously. */
+    /*      The variable acc hold output values that are being computed:
+     *
+     *    acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
+     *    acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
+     */
+    sample = blockSize >> 1U;
+
+    /* First part of the processing with loop unrolling.  Compute 2 outputs at a time.
+     ** a second loop below computes the remaining 1 sample. */
+    while (sample > 0U)
+    {
+
+      /* Read the input */
+      in = read_q15x2_ia ((q15_t **) &pIn);
+
+      /* out =  b0 * x[n] + 0 * 0 */
+      out = __SMUAD(b0, in);
+
+      /* acc +=  b1 * x[n-1] +  b2 * x[n-2] + out */
+      acc = __SMLALD(b1, state_in, out);
+      /* acc +=  a1 * y[n-1] +  a2 * y[n-2] */
+      acc = __SMLALD(a1, state_out, acc);
+
+      /* The result is converted from 3.29 to 1.31 if postShift = 1, and then saturation is applied */
+      /* Calc lower part of acc */
+      acc_l = acc & 0xffffffff;
+
+      /* Calc upper part of acc */
+      acc_h = (acc >> 32) & 0xffffffff;
+
+      /* Apply shift for lower part of acc and upper part of acc */
+      out = (uint32_t) acc_l >> lShift | acc_h << uShift;
+
+      out = __SSAT(out, 16);
+
+      /* Every time after the output is computed state should be updated. */
+      /* The states should be updated as:  */
+      /* Xn2 = Xn1 */
+      /* Xn1 = Xn  */
+      /* Yn2 = Yn1 */
+      /* Yn1 = acc */
+      /* x[n-N], x[n-N-1] are packed together to make state_in of type q31 */
+      /* y[n-N], y[n-N-1] are packed together to make state_out of type q31 */
+
+#ifndef  ARM_MATH_BIG_ENDIAN
+      state_in  = __PKHBT(in, state_in, 16);
+      state_out = __PKHBT(out, state_out, 16);
+#else
+      state_in  = __PKHBT(state_in >> 16, (in >> 16), 16);
+      state_out = __PKHBT(state_out >> 16, (out), 16);
+#endif /* #ifndef  ARM_MATH_BIG_ENDIAN */
+
+      /* out =  b0 * x[n] + 0 * 0 */
+      out = __SMUADX(b0, in);
+      /* acc +=  b1 * x[n-1] +  b2 * x[n-2] + out */
+      acc = __SMLALD(b1, state_in, out);
+      /* acc +=  a1 * y[n-1] + a2 * y[n-2] */
+      acc = __SMLALD(a1, state_out, acc);
+
+      /* The result is converted from 3.29 to 1.31 if postShift = 1, and then saturation is applied */
+      /* Calc lower part of acc */
+      acc_l = acc & 0xffffffff;
+
+      /* Calc upper part of acc */
+      acc_h = (acc >> 32) & 0xffffffff;
+
+      /* Apply shift for lower part of acc and upper part of acc */
+      out = (uint32_t) acc_l >> lShift | acc_h << uShift;
+
+      out = __SSAT(out, 16);
+
+      /* Store the output in the destination buffer. */
+#ifndef  ARM_MATH_BIG_ENDIAN
+      write_q15x2_ia (&pOut, __PKHBT(state_out, out, 16));
+#else
+      write_q15x2_ia (&pOut, __PKHBT(out, state_out >> 16, 16));
+#endif /* #ifndef  ARM_MATH_BIG_ENDIAN */
+
+      /* Every time after the output is computed state should be updated. */
+      /* The states should be updated as:  */
+      /* Xn2 = Xn1 */
+      /* Xn1 = Xn  */
+      /* Yn2 = Yn1 */
+      /* Yn1 = acc */
+      /* x[n-N], x[n-N-1] are packed together to make state_in of type q31 */
+      /* y[n-N], y[n-N-1] are packed together to make state_out of type q31 */
+#ifndef  ARM_MATH_BIG_ENDIAN
+      state_in  = __PKHBT(in >> 16, state_in, 16);
+      state_out = __PKHBT(out, state_out, 16);
+#else
+      state_in  = __PKHBT(state_in >> 16, in, 16);
+      state_out = __PKHBT(state_out >> 16, out, 16);
+#endif /* #ifndef  ARM_MATH_BIG_ENDIAN */
+
+      /* Decrement loop counter */
+      sample--;
+    }
+
+    /* If the blockSize is not a multiple of 2, compute any remaining output samples here.
+     ** No loop unrolling is used. */
+
+    if ((blockSize & 0x1U) != 0U)
+    {
+      /* Read the input */
+      in = *pIn++;
+
+      /* out =  b0 * x[n] + 0 * 0 */
+#ifndef  ARM_MATH_BIG_ENDIAN
+      out = __SMUAD(b0, in);
+#else
+      out = __SMUADX(b0, in);
+#endif /* #ifndef  ARM_MATH_BIG_ENDIAN */
+
+      /* acc =  b1 * x[n-1] + b2 * x[n-2] + out */
+      acc = __SMLALD(b1, state_in, out);
+      /* acc +=  a1 * y[n-1] + a2 * y[n-2] */
+      acc = __SMLALD(a1, state_out, acc);
+
+      /* The result is converted from 3.29 to 1.31 if postShift = 1, and then saturation is applied */
+      /* Calc lower part of acc */
+      acc_l = acc & 0xffffffff;
+
+      /* Calc upper part of acc */
+      acc_h = (acc >> 32) & 0xffffffff;
+
+      /* Apply shift for lower part of acc and upper part of acc */
+      out = (uint32_t) acc_l >> lShift | acc_h << uShift;
+
+      out = __SSAT(out, 16);
+
+      /* Store the output in the destination buffer. */
+      *pOut++ = (q15_t) out;
+
+      /* Every time after the output is computed state should be updated. */
+      /* The states should be updated as:  */
+      /* Xn2 = Xn1 */
+      /* Xn1 = Xn  */
+      /* Yn2 = Yn1 */
+      /* Yn1 = acc */
+      /* x[n-N], x[n-N-1] are packed together to make state_in of type q31 */
+      /* y[n-N], y[n-N-1] are packed together to make state_out of type q31 */
+#ifndef  ARM_MATH_BIG_ENDIAN
+      state_in = __PKHBT(in, state_in, 16);
+      state_out = __PKHBT(out, state_out, 16);
+#else
+      state_in = __PKHBT(state_in >> 16, in, 16);
+      state_out = __PKHBT(state_out >> 16, out, 16);
+#endif /* #ifndef  ARM_MATH_BIG_ENDIAN */
+    }
+
+    /* The first stage goes from the input wire to the output wire.  */
+    /* Subsequent numStages occur in-place in the output wire  */
+    pIn = pDst;
+
+    /* Reset the output pointer */
+    pOut = pDst;
+
+    /* Store the updated state variables back into the state array */
+    write_q15x2_ia (&pState, state_in);
+    write_q15x2_ia (&pState, state_out);
+
+    /* Decrement loop counter */
+    stage--;
+
+  } while (stage > 0U);
+
+#else
+
+  const q15_t *pIn = pSrc;                             /* Source pointer */
+        q15_t *pOut = pDst;                            /* Destination pointer */
+        q15_t b0, b1, b2, a1, a2;                      /* Filter coefficients */
+        q15_t Xn1, Xn2, Yn1, Yn2;                      /* Filter state variables */
+        q15_t Xn;                                      /* temporary input */
+        q63_t acc;                                     /* Accumulator */
+        int32_t shift = (15 - (int32_t) S->postShift); /* Post shift */
+        q15_t *pState = S->pState;                     /* State pointer */
+  const q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        uint32_t sample, stage = (uint32_t) S->numStages;     /* Stage loop counter */
+
+  do
+  {
+    /* Reading the coefficients */
+    b0 = *pCoeffs++;
+    pCoeffs++;  // skip the 0 coefficient
+    b1 = *pCoeffs++;
+    b2 = *pCoeffs++;
+    a1 = *pCoeffs++;
+    a2 = *pCoeffs++;
+
+    /* Reading the state values */
+    Xn1 = pState[0];
+    Xn2 = pState[1];
+    Yn1 = pState[2];
+    Yn2 = pState[3];
+
+    /* The variables acc holds the output value that is computed:
+     *    acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
+     */
+
+    sample = blockSize;
+
+    while (sample > 0U)
+    {
+      /* Read the input */
+      Xn = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      /* acc =  b0 * x[n] */
+      acc = (q31_t) b0 *Xn;
+
+      /* acc +=  b1 * x[n-1] */
+      acc += (q31_t) b1 *Xn1;
+      /* acc +=  b[2] * x[n-2] */
+      acc += (q31_t) b2 *Xn2;
+      /* acc +=  a1 * y[n-1] */
+      acc += (q31_t) a1 *Yn1;
+      /* acc +=  a2 * y[n-2] */
+      acc += (q31_t) a2 *Yn2;
+
+      /* The result is converted to 1.31  */
+      acc = __SSAT((acc >> shift), 16);
+
+      /* Every time after the output is computed state should be updated. */
+      /* The states should be updated as:  */
+      /* Xn2 = Xn1 */
+      /* Xn1 = Xn  */
+      /* Yn2 = Yn1 */
+      /* Yn1 = acc */
+      Xn2 = Xn1;
+      Xn1 = Xn;
+      Yn2 = Yn1;
+      Yn1 = (q15_t) acc;
+
+      /* Store the output in the destination buffer. */
+      *pOut++ = (q15_t) acc;
+
+      /* decrement the loop counter */
+      sample--;
+    }
+
+    /*  The first stage goes from the input buffer to the output buffer. */
+    /*  Subsequent stages occur in-place in the output buffer */
+    pIn = pDst;
+
+    /* Reset to destination pointer */
+    pOut = pDst;
+
+    /*  Store the updated state variables back into the pState array */
+    *pState++ = Xn1;
+    *pState++ = Xn2;
+    *pState++ = Yn1;
+    *pState++ = Yn2;
+
+  } while (--stage);
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+}
+
+/**
+  @} end of BiquadCascadeDF1 group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_q31.c
new file mode 100644
index 0000000..011e21d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_q31.c
@@ -0,0 +1,247 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_biquad_cascade_df1_q31.c
+ * Description:  Processing function for the Q31 Biquad cascade filter
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup BiquadCascadeDF1
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q31 Biquad cascade filter.
+  @param[in]     S         points to an instance of the Q31 Biquad cascade structure
+  @param[in]     pSrc      points to the block of input data
+  @param[out]    pDst      points to the block of output data
+  @param[in]     blockSize  number of samples to process
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using an internal 64-bit accumulator.
+                   The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit.
+                   Thus, if the accumulator result overflows it wraps around rather than clip.
+                   In order to avoid overflows completely the input signal must be scaled down by 2 bits and lie in the range [-0.25 +0.25).
+                   After all 5 multiply-accumulates are performed, the 2.62 accumulator is shifted by <code>postShift</code> bits and the result truncated to
+                   1.31 format by discarding the low 32 bits.
+  @remark
+                   Refer to \ref arm_biquad_cascade_df1_fast_q31() for a faster but less precise implementation of this filter.
+ */
+
+void arm_biquad_cascade_df1_q31(
+  const arm_biquad_casd_df1_inst_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+  const q31_t *pIn = pSrc;                             /* Source pointer */
+        q31_t *pOut = pDst;                            /* Destination pointer */
+        q31_t *pState = S->pState;                     /* pState pointer */
+  const q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q63_t acc;                                     /* Accumulator */
+        q31_t b0, b1, b2, a1, a2;                      /* Filter coefficients */
+        q31_t Xn1, Xn2, Yn1, Yn2;                      /* Filter pState variables */
+        q31_t Xn;                                      /* Temporary input */
+        uint32_t uShift = ((uint32_t) S->postShift + 1U);
+        uint32_t lShift = 32U - uShift;                /* Shift to be applied to the output */
+        uint32_t sample, stage = S->numStages;         /* Loop counters */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q31_t acc_l, acc_h;                            /* temporary output variables */
+#endif
+
+  do
+  {
+    /* Reading the coefficients */
+    b0 = *pCoeffs++;
+    b1 = *pCoeffs++;
+    b2 = *pCoeffs++;
+    a1 = *pCoeffs++;
+    a2 = *pCoeffs++;
+
+    /* Reading the pState values */
+    Xn1 = pState[0];
+    Xn2 = pState[1];
+    Yn1 = pState[2];
+    Yn2 = pState[3];
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Apply loop unrolling and compute 4 output values simultaneously. */
+    /* Variable acc hold output values that are being computed:
+     *
+     * acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2]
+     */
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    sample = blockSize >> 2U;
+
+    while (sample > 0U)
+    {
+      /* Read the first input */
+      Xn = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      acc = ((q63_t) b0 * Xn) + ((q63_t) b1 * Xn1) + ((q63_t) b2 * Xn2) + ((q63_t) a1 * Yn1) + ((q63_t) a2 * Yn2);
+
+      /* The result is converted to 1.31 , Yn2 variable is reused */
+      acc_l = (acc      ) & 0xffffffff; /* Calc lower part of acc */
+      acc_h = (acc >> 32) & 0xffffffff; /* Calc upper part of acc */
+
+      /* Apply shift for lower part of acc and upper part of acc */
+      Yn2 = (uint32_t) acc_l >> lShift | acc_h << uShift;
+
+      /* Store output in destination buffer. */
+      *pOut++ = Yn2;
+
+      /* Read the second input */
+      Xn2 = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      acc = ((q63_t) b0 * Xn2) + ((q63_t) b1 * Xn) + ((q63_t) b2 * Xn1) + ((q63_t) a1 * Yn2) + ((q63_t) a2 * Yn1);
+
+      /* The result is converted to 1.31, Yn1 variable is reused  */
+      acc_l = (acc      ) & 0xffffffff; /* Calc lower part of acc */
+      acc_h = (acc >> 32) & 0xffffffff; /* Calc upper part of acc */
+
+      /* Apply shift for lower part of acc and upper part of acc */
+      Yn1 = (uint32_t) acc_l >> lShift | acc_h << uShift;
+
+      /* Store output in destination buffer. */
+      *pOut++ = Yn1;
+
+      /* Read the third input */
+      Xn1 = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      acc = ((q63_t) b0 * Xn1) + ((q63_t) b1 * Xn2) + ((q63_t) b2 * Xn) + ((q63_t) a1 * Yn1) + ((q63_t) a2 * Yn2);
+
+      /* The result is converted to 1.31, Yn2 variable is reused  */
+      acc_l = (acc      ) & 0xffffffff; /* Calc lower part of acc */
+      acc_h = (acc >> 32) & 0xffffffff; /* Calc upper part of acc */
+
+      /* Apply shift for lower part of acc and upper part of acc */
+      Yn2 = (uint32_t) acc_l >> lShift | acc_h << uShift;
+
+      /* Store output in destination buffer. */
+      *pOut++ = Yn2;
+
+      /* Read the forth input */
+      Xn = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      acc = ((q63_t) b0 * Xn) + ((q63_t) b1 * Xn1) + ((q63_t) b2 * Xn2) + ((q63_t) a1 * Yn2) + ((q63_t) a2 * Yn1);
+
+      /* The result is converted to 1.31, Yn1 variable is reused  */
+      acc_l = (acc      ) & 0xffffffff; /* Calc lower part of acc */
+      acc_h = (acc >> 32) & 0xffffffff; /* Calc upper part of acc */
+
+      /* Apply shift for lower part of acc and upper part of acc */
+      Yn1 = (uint32_t) acc_l >> lShift | acc_h << uShift;
+
+      /* Store output in destination buffer. */
+      *pOut++ = Yn1;
+
+      /* Every time after the output is computed state should be updated. */
+      /* The states should be updated as: */
+      /* Xn2 = Xn1 */
+      /* Xn1 = Xn  */
+      /* Yn2 = Yn1 */
+      /* Yn1 = acc */
+      Xn2 = Xn1;
+      Xn1 = Xn;
+
+      /* decrement loop counter */
+      sample--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    sample = blockSize & 0x3U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    sample = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (sample > 0U)
+    {
+      /* Read the input */
+      Xn = *pIn++;
+
+      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
+      acc = ((q63_t) b0 * Xn) + ((q63_t) b1 * Xn1) + ((q63_t) b2 * Xn2) + ((q63_t) a1 * Yn1) + ((q63_t) a2 * Yn2);
+
+      /* The result is converted to 1.31  */
+      acc = acc >> lShift;
+
+      /* Store output in destination buffer. */
+      *pOut++ = (q31_t) acc;
+
+      /* Every time after the output is computed state should be updated. */
+      /* The states should be updated as: */
+      /* Xn2 = Xn1 */
+      /* Xn1 = Xn  */
+      /* Yn2 = Yn1 */
+      /* Yn1 = acc */
+      Xn2 = Xn1;
+      Xn1 = Xn;
+      Yn2 = Yn1;
+      Yn1 = (q31_t) acc;
+
+      /* decrement loop counter */
+      sample--;
+    }
+
+    /* Store the updated state variables back into the pState array */
+    *pState++ = Xn1;
+    *pState++ = Xn2;
+    *pState++ = Yn1;
+    *pState++ = Yn2;
+
+    /* The first stage goes from the input buffer to the output buffer. */
+    /* Subsequent numStages occur in-place in the output buffer */
+    pIn = pDst;
+
+    /* Reset output pointer */
+    pOut = pDst;
+
+    /* decrement loop counter */
+    stage--;
+
+  } while (stage > 0U);
+
+}
+
+/**
+  @} end of BiquadCascadeDF1 group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c
new file mode 100644
index 0000000..596b434
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c
@@ -0,0 +1,523 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_biquad_cascade_df2T_f32.c
+ * Description:  Processing function for floating-point transposed direct form II Biquad cascade filter
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+*/
+
+/**
+  @addtogroup BiquadCascadeDF2T
+  @{
+ */
+
+/**
+  @brief         Processing function for the floating-point transposed direct form II Biquad cascade filter.
+  @param[in]     S         points to an instance of the filter data structure
+  @param[in]     pSrc      points to the block of input data
+  @param[out]    pDst      points to the block of output data
+  @param[in]     blockSize number of samples to process
+  @return        none
+ */
+
+#if defined(ARM_MATH_NEON) 
+
+void arm_biquad_cascade_df2T_f32(
+  const arm_biquad_cascade_df2T_instance_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize)
+{
+   const float32_t *pIn = pSrc;                   /*  source pointer            */
+   float32_t *pOut = pDst;                        /*  destination pointer       */
+   float32_t *pState = S->pState;                 /*  State pointer             */
+   const float32_t *pCoeffs = S->pCoeffs;         /*  coefficient pointer       */
+   float32_t acc1;                                /*  accumulator               */
+   float32_t b0, b1, b2, a1, a2;                  /*  Filter coefficients       */
+   float32_t Xn1;                                 /*  temporary input           */
+   float32_t d1, d2;                              /*  state variables           */
+   uint32_t sample, stageCnt,stage = S->numStages;         /*   loop counters   */
+
+
+   float32_t Xn2, Xn3, Xn4;                       /*  Input State variables     */
+   float32_t acc2, acc3, acc4;                    /*  accumulator               */
+
+
+   float32_t p0, p1, p2, p3, p4, A1;
+
+   float32x4_t XnV, YnV;
+   float32x4x2_t dV;
+   float32x4_t zeroV = vdupq_n_f32(0.0);
+   float32x4_t t1,t2,t3,t4,b1V,b2V,a1V,a2V,s;
+
+   /* Loop unrolling. Compute 4 outputs at a time */
+   stageCnt = stage >> 2;
+
+   while (stageCnt > 0U)
+   {
+      /* Reading the coefficients */
+      t1 = vld1q_f32(pCoeffs);
+      pCoeffs += 4;
+
+      t2 = vld1q_f32(pCoeffs);
+      pCoeffs += 4;
+
+      t3 = vld1q_f32(pCoeffs);
+      pCoeffs += 4;
+
+      t4 = vld1q_f32(pCoeffs);
+      pCoeffs += 4;
+
+      b1V = vld1q_f32(pCoeffs);
+      pCoeffs += 4;
+
+      b2V = vld1q_f32(pCoeffs);
+      pCoeffs += 4;
+
+      a1V = vld1q_f32(pCoeffs);
+      pCoeffs += 4;
+
+      a2V = vld1q_f32(pCoeffs);
+      pCoeffs += 4;
+
+      /* Reading the state values */
+      dV = vld2q_f32(pState);
+
+      sample = blockSize;
+      
+      while (sample > 0U) {
+         /* y[n] = b0 * x[n] + d1 */
+         /* d1 = b1 * x[n] + a1 * y[n] + d2 */
+         /* d2 = b2 * x[n] + a2 * y[n] */
+
+         XnV = vdupq_n_f32(*pIn++);
+
+         s = dV.val[0];
+         YnV = s;
+
+         s = vextq_f32(zeroV,dV.val[0],3);
+         YnV = vmlaq_f32(YnV, t1, s);
+
+         s = vextq_f32(zeroV,dV.val[0],2);
+         YnV = vmlaq_f32(YnV, t2, s);
+
+         s = vextq_f32(zeroV,dV.val[0],1);
+         YnV = vmlaq_f32(YnV, t3, s);
+
+         YnV = vmlaq_f32(YnV, t4, XnV);
+
+         s = vextq_f32(XnV,YnV,3);
+
+         dV.val[0] = vmlaq_f32(dV.val[1], s, b1V);
+         dV.val[0] = vmlaq_f32(dV.val[0], YnV, a1V);
+
+         dV.val[1] = vmulq_f32(s, b2V);
+         dV.val[1] = vmlaq_f32(dV.val[1], YnV, a2V);
+
+         *pOut++ = YnV[3];
+
+         sample--;
+      }
+     
+      /* Store the updated state variables back into the state array */
+      vst2q_f32(pState,dV);
+      pState += 8;
+
+      /* The current stage input is given as the output to the next stage */
+      pIn = pDst;
+
+      /*Reset the output working pointer */
+      pOut = pDst;
+
+      /* decrement the loop counter */
+      stageCnt--;
+
+   } 
+
+   /* Tail */
+   stageCnt = stage & 3;
+   
+   while (stageCnt > 0U)
+   {
+      /* Reading the coefficients */
+      b0 = *pCoeffs++;
+      b1 = *pCoeffs++;
+      b2 = *pCoeffs++;
+      a1 = *pCoeffs++;
+      a2 = *pCoeffs++;
+
+      /*Reading the state values */
+      d1 = pState[0];
+      d2 = pState[1];
+
+      sample = blockSize;
+
+      while (sample > 0U)
+      {
+         /* Read the input */
+         Xn1 = *pIn++;
+
+         /* y[n] = b0 * x[n] + d1 */
+         acc1 = (b0 * Xn1) + d1;
+
+         /* Store the result in the accumulator in the destination buffer. */
+         *pOut++ = acc1;
+
+         /* Every time after the output is computed state should be updated. */
+         /* d1 = b1 * x[n] + a1 * y[n] + d2 */
+         d1 = ((b1 * Xn1) + (a1 * acc1)) + d2;
+
+         /* d2 = b2 * x[n] + a2 * y[n] */
+         d2 = (b2 * Xn1) + (a2 * acc1);
+
+         /* decrement the loop counter */
+         sample--;
+      }
+
+      /* Store the updated state variables back into the state array */
+      *pState++ = d1;
+      *pState++ = d2;
+
+      /* The current stage input is given as the output to the next stage */
+      pIn = pDst;
+
+      /*Reset the output working pointer */
+      pOut = pDst;
+
+      /* decrement the loop counter */
+      stageCnt--;
+   }
+}
+#else
+LOW_OPTIMIZATION_ENTER
+void arm_biquad_cascade_df2T_f32(
+  const arm_biquad_cascade_df2T_instance_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize)
+{
+  const float32_t *pIn = pSrc;                         /* Source pointer */
+        float32_t *pOut = pDst;                        /* Destination pointer */
+        float32_t *pState = S->pState;                 /* State pointer */
+  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+        float32_t acc1;                                /* Accumulator */
+        float32_t b0, b1, b2, a1, a2;                  /* Filter coefficients */
+        float32_t Xn1;                                 /* Temporary input */
+        float32_t d1, d2;                              /* State variables */
+        uint32_t sample, stage = S->numStages;         /* Loop counters */
+
+  do
+  {
+     /* Reading the coefficients */
+     b0 = pCoeffs[0];
+     b1 = pCoeffs[1];
+     b2 = pCoeffs[2];
+     a1 = pCoeffs[3];
+     a2 = pCoeffs[4];
+
+     /* Reading the state values */
+     d1 = pState[0];
+     d2 = pState[1];
+
+     pCoeffs += 5U;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+     /* Loop unrolling: Compute 16 outputs at a time */
+     sample = blockSize >> 4U;
+
+     while (sample > 0U) {
+
+       /* y[n] = b0 * x[n] + d1 */
+       /* d1 = b1 * x[n] + a1 * y[n] + d2 */
+       /* d2 = b2 * x[n] + a2 * y[n] */
+
+/*  1 */
+       Xn1 = *pIn++;
+
+       acc1 = b0 * Xn1 + d1;
+
+       d1 = b1 * Xn1 + d2;
+       d1 += a1 * acc1;
+
+       d2 = b2 * Xn1;
+       d2 += a2 * acc1;
+
+       *pOut++ = acc1;
+
+/*  2 */
+         Xn1 = *pIn++;
+
+        acc1 = b0 * Xn1 + d1;
+
+        d1 = b1 * Xn1 + d2;
+        d1 += a1 * acc1;
+
+        d2 = b2 * Xn1;
+        d2 += a2 * acc1;
+
+        *pOut++ = acc1;
+
+/*  3 */
+         Xn1 = *pIn++;
+
+        acc1 = b0 * Xn1 + d1;
+
+        d1 = b1 * Xn1 + d2;
+        d1 += a1 * acc1;
+
+        d2 = b2 * Xn1;
+        d2 += a2 * acc1;
+
+        *pOut++ = acc1;
+
+/*  4 */
+         Xn1 = *pIn++;
+
+        acc1 = b0 * Xn1 + d1;
+
+        d1 = b1 * Xn1 + d2;
+        d1 += a1 * acc1;
+
+        d2 = b2 * Xn1;
+        d2 += a2 * acc1;
+
+        *pOut++ = acc1;
+
+/*  5 */
+         Xn1 = *pIn++;
+
+        acc1 = b0 * Xn1 + d1;
+
+        d1 = b1 * Xn1 + d2;
+        d1 += a1 * acc1;
+
+        d2 = b2 * Xn1;
+        d2 += a2 * acc1;
+
+        *pOut++ = acc1;
+
+/*  6 */
+         Xn1 = *pIn++;
+
+        acc1 = b0 * Xn1 + d1;
+
+        d1 = b1 * Xn1 + d2;
+        d1 += a1 * acc1;
+
+        d2 = b2 * Xn1;
+        d2 += a2 * acc1;
+
+        *pOut++ = acc1;
+
+/*  7 */
+         Xn1 = *pIn++;
+
+        acc1 = b0 * Xn1 + d1;
+
+        d1 = b1 * Xn1 + d2;
+        d1 += a1 * acc1;
+
+        d2 = b2 * Xn1;
+        d2 += a2 * acc1;
+
+        *pOut++ = acc1;
+
+/*  8 */
+         Xn1 = *pIn++;
+
+        acc1 = b0 * Xn1 + d1;
+
+        d1 = b1 * Xn1 + d2;
+        d1 += a1 * acc1;
+
+        d2 = b2 * Xn1;
+        d2 += a2 * acc1;
+
+        *pOut++ = acc1;
+
+/*  9 */
+         Xn1 = *pIn++;
+
+        acc1 = b0 * Xn1 + d1;
+
+        d1 = b1 * Xn1 + d2;
+        d1 += a1 * acc1;
+
+        d2 = b2 * Xn1;
+        d2 += a2 * acc1;
+
+        *pOut++ = acc1;
+
+/* 10 */
+         Xn1 = *pIn++;
+
+        acc1 = b0 * Xn1 + d1;
+
+        d1 = b1 * Xn1 + d2;
+        d1 += a1 * acc1;
+
+        d2 = b2 * Xn1;
+        d2 += a2 * acc1;
+
+        *pOut++ = acc1;
+
+/* 11 */
+         Xn1 = *pIn++;
+
+        acc1 = b0 * Xn1 + d1;
+
+        d1 = b1 * Xn1 + d2;
+        d1 += a1 * acc1;
+
+        d2 = b2 * Xn1;
+        d2 += a2 * acc1;
+
+        *pOut++ = acc1;
+
+/* 12 */
+         Xn1 = *pIn++;
+
+        acc1 = b0 * Xn1 + d1;
+
+        d1 = b1 * Xn1 + d2;
+        d1 += a1 * acc1;
+
+        d2 = b2 * Xn1;
+        d2 += a2 * acc1;
+
+        *pOut++ = acc1;
+
+/* 13 */
+         Xn1 = *pIn++;
+
+        acc1 = b0 * Xn1 + d1;
+
+        d1 = b1 * Xn1 + d2;
+        d1 += a1 * acc1;
+
+        d2 = b2 * Xn1;
+        d2 += a2 * acc1;
+
+        *pOut++ = acc1;
+
+/* 14 */
+         Xn1 = *pIn++;
+
+        acc1 = b0 * Xn1 + d1;
+
+        d1 = b1 * Xn1 + d2;
+        d1 += a1 * acc1;
+
+        d2 = b2 * Xn1;
+        d2 += a2 * acc1;
+
+        *pOut++ = acc1;
+
+/* 15 */
+         Xn1 = *pIn++;
+
+        acc1 = b0 * Xn1 + d1;
+
+        d1 = b1 * Xn1 + d2;
+        d1 += a1 * acc1;
+
+        d2 = b2 * Xn1;
+        d2 += a2 * acc1;
+
+        *pOut++ = acc1;
+
+/* 16 */
+         Xn1 = *pIn++;
+
+        acc1 = b0 * Xn1 + d1;
+
+        d1 = b1 * Xn1 + d2;
+        d1 += a1 * acc1;
+
+        d2 = b2 * Xn1;
+        d2 += a2 * acc1;
+
+        *pOut++ = acc1;
+
+        /* decrement loop counter */
+        sample--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      sample = blockSize & 0xFU;
+
+#else
+
+      /* Initialize blkCnt with number of samples */
+      sample = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (sample > 0U) {
+        Xn1 = *pIn++;
+
+        acc1 = b0 * Xn1 + d1;
+
+        d1 = b1 * Xn1 + d2;
+        d1 += a1 * acc1;
+
+        d2 = b2 * Xn1;
+        d2 += a2 * acc1;
+
+        *pOut++ = acc1;
+
+        /* decrement loop counter */
+        sample--;
+      }
+
+      /* Store the updated state variables back into the state array */
+      pState[0] = d1;
+      pState[1] = d2;
+
+      pState += 2U;
+
+      /* The current stage input is given as the output to the next stage */
+      pIn = pDst;
+
+      /* Reset the output working pointer */
+      pOut = pDst;
+
+      /* decrement loop counter */
+      stage--;
+
+   } while (stage > 0U);
+
+}
+LOW_OPTIMIZATION_EXIT
+#endif /* #if defined(ARM_MATH_NEON) */
+
+/**
+  @} end of BiquadCascadeDF2T group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c
new file mode 100644
index 0000000..a8af8ce
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c
@@ -0,0 +1,443 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_biquad_cascade_df2T_f64.c
+ * Description:  Processing function for floating-point transposed direct form II Biquad cascade filter
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+*/
+
+/**
+  @defgroup BiquadCascadeDF2T Biquad Cascade IIR Filters Using a Direct Form II Transposed Structure
+
+  This set of functions implements arbitrary order recursive (IIR) filters using a transposed direct form II structure.
+  The filters are implemented as a cascade of second order Biquad sections.
+  These functions provide a slight memory savings as compared to the direct form I Biquad filter functions.
+  Only floating-point data is supported.
+
+  This function operate on blocks of input and output data and each call to the function
+  processes <code>blockSize</code> samples through the filter.
+  <code>pSrc</code> points to the array of input data and
+  <code>pDst</code> points to the array of output data.
+  Both arrays contain <code>blockSize</code> values.
+
+  @par           Algorithm
+                   Each Biquad stage implements a second order filter using the difference equation:
+  <pre>
+     y[n] = b0 * x[n] + d1
+     d1 = b1 * x[n] + a1 * y[n] + d2
+     d2 = b2 * x[n] + a2 * y[n]
+  </pre>
+                   where d1 and d2 represent the two state values.
+  @par
+                   A Biquad filter using a transposed Direct Form II structure is shown below.
+                   \image html BiquadDF2Transposed.gif "Single transposed Direct Form II Biquad"
+                   Coefficients <code>b0, b1, and b2 </code> multiply the input signal <code>x[n]</code> and are referred to as the feedforward coefficients.
+                   Coefficients <code>a1</code> and <code>a2</code> multiply the output signal <code>y[n]</code> and are referred to as the feedback coefficients.
+                   Pay careful attention to the sign of the feedback coefficients.
+                   Some design tools flip the sign of the feedback coefficients:
+  <pre>
+     y[n] = b0 * x[n] + d1;
+     d1 = b1 * x[n] - a1 * y[n] + d2;
+     d2 = b2 * x[n] - a2 * y[n];
+  </pre>
+                   In this case the feedback coefficients <code>a1</code> and <code>a2</code> must be negated when used with the CMSIS DSP Library.
+  @par
+                   Higher order filters are realized as a cascade of second order sections.
+                   <code>numStages</code> refers to the number of second order stages used.
+                   For example, an 8th order filter would be realized with <code>numStages=4</code> second order stages.
+                   A 9th order filter would be realized with <code>numStages=5</code> second order stages with the
+                   coefficients for one of the stages configured as a first order filter (<code>b2=0</code> and <code>a2=0</code>).
+  @par
+                   <code>pState</code> points to the state variable array.
+                   Each Biquad stage has 2 state variables <code>d1</code> and <code>d2</code>.
+                   The state variables are arranged in the <code>pState</code> array as:
+  <pre>
+      {d11, d12, d21, d22, ...}
+  </pre>
+                   where <code>d1x</code> refers to the state variables for the first Biquad and
+                   <code>d2x</code> refers to the state variables for the second Biquad.
+                   The state array has a total length of <code>2*numStages</code> values.
+                   The state variables are updated after each block of data is processed; the coefficients are untouched.
+  @par
+                   The CMSIS library contains Biquad filters in both Direct Form I and transposed Direct Form II.
+                   The advantage of the Direct Form I structure is that it is numerically more robust for fixed-point data types.
+                   That is why the Direct Form I structure supports Q15 and Q31 data types.
+                   The transposed Direct Form II structure, on the other hand, requires a wide dynamic range for the state variables <code>d1</code> and <code>d2</code>.
+                   Because of this, the CMSIS library only has a floating-point version of the Direct Form II Biquad.
+                   The advantage of the Direct Form II Biquad is that it requires half the number of state variables, 2 rather than 4, per Biquad stage.
+
+  @par           Instance Structure
+                   The coefficients and state variables for a filter are stored together in an instance data structure.
+                   A separate instance structure must be defined for each filter.
+                   Coefficient arrays may be shared among several instances while state variable arrays cannot be shared.
+
+  @par           Init Functions
+                   There is also an associated initialization function.
+                   The initialization function performs following operations:
+                   - Sets the values of the internal structure fields.
+                   - Zeros out the values in the state buffer.
+                   To do this manually without calling the init function, assign the follow subfields of the instance structure:
+                   numStages, pCoeffs, pState. Also set all of the values in pState to zero.
+  @par
+                   Use of the initialization function is optional.
+                   However, if the initialization function is used, then the instance structure cannot be placed into a const data section.
+                   To place an instance structure into a const data section, the instance structure must be manually initialized.
+                   Set the values in the state buffer to zeros before static initialization.
+                   For example, to statically initialize the instance structure use
+  <pre>
+      arm_biquad_cascade_df2T_instance_f64 S1 = {numStages, pState, pCoeffs};
+      arm_biquad_cascade_df2T_instance_f32 S1 = {numStages, pState, pCoeffs};
+  </pre>
+                   where <code>numStages</code> is the number of Biquad stages in the filter;
+                   <code>pState</code> is the address of the state buffer.
+                   <code>pCoeffs</code> is the address of the coefficient buffer;
+*/
+
+/**
+  @addtogroup BiquadCascadeDF2T
+  @{
+ */
+
+/**
+  @brief         Processing function for the floating-point transposed direct form II Biquad cascade filter.
+  @param[in]     S         points to an instance of the filter data structure
+  @param[in]     pSrc      points to the block of input data
+  @param[out]    pDst      points to the block of output data
+  @param[in]     blockSize number of samples to process
+  @return        none
+ */
+
+LOW_OPTIMIZATION_ENTER
+void arm_biquad_cascade_df2T_f64(
+  const arm_biquad_cascade_df2T_instance_f64 * S,
+        float64_t * pSrc,
+        float64_t * pDst,
+        uint32_t blockSize)
+{
+
+        float64_t *pIn = pSrc;                         /* Source pointer */
+        float64_t *pOut = pDst;                        /* Destination pointer */
+        float64_t *pState = S->pState;                 /* State pointer */
+        float64_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+        float64_t acc1;                                /* Accumulator */
+        float64_t b0, b1, b2, a1, a2;                  /* Filter coefficients */
+        float64_t Xn1;                                 /* Temporary input */
+        float64_t d1, d2;                              /* State variables */
+        uint32_t sample, stage = S->numStages;         /* Loop counters */
+
+
+   do
+   {
+      /* Reading the coefficients */
+      b0 = pCoeffs[0];
+      b1 = pCoeffs[1];
+      b2 = pCoeffs[2];
+      a1 = pCoeffs[3];
+      a2 = pCoeffs[4];
+
+      /* Reading the state values */
+      d1 = pState[0];
+      d2 = pState[1];
+
+      pCoeffs += 5U;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 16 outputs at a time */
+      sample = blockSize >> 4U;
+
+      while (sample > 0U) {
+
+         /* y[n] = b0 * x[n] + d1 */
+         /* d1 = b1 * x[n] + a1 * y[n] + d2 */
+         /* d2 = b2 * x[n] + a2 * y[n] */
+
+/*  1 */
+         Xn1 = *pIn++;
+
+         acc1 = b0 * Xn1 + d1;
+
+         d1 = b1 * Xn1 + d2;
+         d1 += a1 * acc1;
+
+         d2 = b2 * Xn1;
+         d2 += a2 * acc1;
+
+         *pOut++ = acc1;
+
+
+/*  2 */
+         Xn1 = *pIn++;
+
+         acc1 = b0 * Xn1 + d1;
+
+         d1 = b1 * Xn1 + d2;
+         d1 += a1 * acc1;
+
+         d2 = b2 * Xn1;
+         d2 += a2 * acc1;
+
+         *pOut++ = acc1;
+
+/*  3 */
+         Xn1 = *pIn++;
+
+         acc1 = b0 * Xn1 + d1;
+
+         d1 = b1 * Xn1 + d2;
+         d1 += a1 * acc1;
+
+         d2 = b2 * Xn1;
+         d2 += a2 * acc1;
+
+         *pOut++ = acc1;
+
+/*  4 */
+         Xn1 = *pIn++;
+
+         acc1 = b0 * Xn1 + d1;
+
+         d1 = b1 * Xn1 + d2;
+         d1 += a1 * acc1;
+
+         d2 = b2 * Xn1;
+         d2 += a2 * acc1;
+
+         *pOut++ = acc1;
+
+/*  5 */
+         Xn1 = *pIn++;
+
+         acc1 = b0 * Xn1 + d1;
+
+         d1 = b1 * Xn1 + d2;
+         d1 += a1 * acc1;
+
+         d2 = b2 * Xn1;
+         d2 += a2 * acc1;
+
+         *pOut++ = acc1;
+
+/*  6 */
+         Xn1 = *pIn++;
+
+         acc1 = b0 * Xn1 + d1;
+
+         d1 = b1 * Xn1 + d2;
+         d1 += a1 * acc1;
+
+         d2 = b2 * Xn1;
+         d2 += a2 * acc1;
+
+         *pOut++ = acc1;
+
+/*  7 */
+         Xn1 = *pIn++;
+
+         acc1 = b0 * Xn1 + d1;
+
+         d1 = b1 * Xn1 + d2;
+         d1 += a1 * acc1;
+
+         d2 = b2 * Xn1;
+         d2 += a2 * acc1;
+
+         *pOut++ = acc1;
+
+/*  8 */
+         Xn1 = *pIn++;
+
+         acc1 = b0 * Xn1 + d1;
+
+         d1 = b1 * Xn1 + d2;
+         d1 += a1 * acc1;
+
+         d2 = b2 * Xn1;
+         d2 += a2 * acc1;
+
+         *pOut++ = acc1;
+
+/*  9 */
+         Xn1 = *pIn++;
+
+         acc1 = b0 * Xn1 + d1;
+
+         d1 = b1 * Xn1 + d2;
+         d1 += a1 * acc1;
+
+         d2 = b2 * Xn1;
+         d2 += a2 * acc1;
+
+         *pOut++ = acc1;
+
+/* 10 */
+         Xn1 = *pIn++;
+
+         acc1 = b0 * Xn1 + d1;
+
+         d1 = b1 * Xn1 + d2;
+         d1 += a1 * acc1;
+
+         d2 = b2 * Xn1;
+         d2 += a2 * acc1;
+
+         *pOut++ = acc1;
+
+/* 11 */
+         Xn1 = *pIn++;
+
+         acc1 = b0 * Xn1 + d1;
+
+         d1 = b1 * Xn1 + d2;
+         d1 += a1 * acc1;
+
+         d2 = b2 * Xn1;
+         d2 += a2 * acc1;
+
+         *pOut++ = acc1;
+
+/* 12 */
+         Xn1 = *pIn++;
+
+         acc1 = b0 * Xn1 + d1;
+
+         d1 = b1 * Xn1 + d2;
+         d1 += a1 * acc1;
+
+         d2 = b2 * Xn1;
+         d2 += a2 * acc1;
+
+         *pOut++ = acc1;
+
+/* 13 */
+         Xn1 = *pIn++;
+
+         acc1 = b0 * Xn1 + d1;
+
+         d1 = b1 * Xn1 + d2;
+         d1 += a1 * acc1;
+
+         d2 = b2 * Xn1;
+         d2 += a2 * acc1;
+
+         *pOut++ = acc1;
+
+/* 14 */
+         Xn1 = *pIn++;
+
+         acc1 = b0 * Xn1 + d1;
+
+         d1 = b1 * Xn1 + d2;
+         d1 += a1 * acc1;
+
+         d2 = b2 * Xn1;
+         d2 += a2 * acc1;
+
+         *pOut++ = acc1;
+
+/* 15 */
+         Xn1 = *pIn++;
+
+         acc1 = b0 * Xn1 + d1;
+
+         d1 = b1 * Xn1 + d2;
+         d1 += a1 * acc1;
+
+         d2 = b2 * Xn1;
+         d2 += a2 * acc1;
+
+         *pOut++ = acc1;
+
+/* 16 */
+         Xn1 = *pIn++;
+
+         acc1 = b0 * Xn1 + d1;
+
+         d1 = b1 * Xn1 + d2;
+         d1 += a1 * acc1;
+
+         d2 = b2 * Xn1;
+         d2 += a2 * acc1;
+
+         *pOut++ = acc1;
+
+         /* decrement loop counter */
+         sample--;
+      }
+
+    /* Loop unrolling: Compute remaining outputs */
+      sample = blockSize & 0xFU;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    sample = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (sample > 0U) {
+         Xn1 = *pIn++;
+
+         acc1 = b0 * Xn1 + d1;
+
+         d1 = b1 * Xn1 + d2;
+         d1 += a1 * acc1;
+
+         d2 = b2 * Xn1;
+         d2 += a2 * acc1;
+
+         *pOut++ = acc1;
+
+         /* decrement loop counter */
+         sample--;
+      }
+
+      /* Store the updated state variables back into the state array */
+      pState[0] = d1;
+      pState[1] = d2;
+
+      pState += 2U;
+
+      /* The current stage input is given as the output to the next stage */
+      pIn = pDst;
+
+      /* Reset the output working pointer */
+      pOut = pDst;
+
+      /* decrement loop counter */
+      stage--;
+
+   } while (stage > 0U);
+
+}
+LOW_OPTIMIZATION_EXIT
+
+/**
+  @} end of BiquadCascadeDF2T group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c
new file mode 100644
index 0000000..23cf2d2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c
@@ -0,0 +1,211 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_biquad_cascade_df2T_init_f32.c
+ * Description:  Initialization function for floating-point transposed direct form II Biquad cascade filter
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup BiquadCascadeDF2T
+  @{
+ */
+
+/**
+  @brief         Initialization function for the floating-point transposed direct form II Biquad cascade filter.
+  @param[in,out] S           points to an instance of the filter data structure.
+  @param[in]     numStages   number of 2nd order stages in the filter.
+  @param[in]     pCoeffs     points to the filter coefficients.
+  @param[in]     pState      points to the state buffer.
+  @return        none
+
+  @par           Coefficient and State Ordering
+                   The coefficients are stored in the array <code>pCoeffs</code> in the following order
+                   in the not Neon version.
+  <pre>
+      {b10, b11, b12, a11, a12, b20, b21, b22, a21, a22, ...}
+  </pre>
+                   
+  @par
+                   where <code>b1x</code> and <code>a1x</code> are the coefficients for the first stage,
+                   <code>b2x</code> and <code>a2x</code> are the coefficients for the second stage,
+                   and so on.  The <code>pCoeffs</code> array contains a total of <code>5*numStages</code> values.
+
+                   For Neon version, this array is bigger. If numstages = 4x + y, then the array has size:
+                   32*x + 5*y
+                   and it must be initialized using the function
+                   arm_biquad_cascade_df2T_compute_coefs_f32 which is taking the
+                   standard array coefficient as parameters.
+
+                   But, an array of 8*numstages is a good approximation.
+
+                   Then, the initialization can be done with:
+  <pre>
+                   arm_biquad_cascade_df2T_init_f32(&SNeon, nbCascade, neonCoefs, stateNeon);
+                   arm_biquad_cascade_df2T_compute_coefs_f32(&SNeon,nbCascade,coefs);
+  </pre>
+
+  @par             In this example, neonCoefs is a bigger array of size 8 * numStages.
+                   coefs is the standard array:
+
+  <pre>
+      {b10, b11, b12, a11, a12, b20, b21, b22, a21, a22, ...}
+  </pre>
+
+
+  @par
+                   The <code>pState</code> is a pointer to state array.
+                   Each Biquad stage has 2 state variables <code>d1,</code> and <code>d2</code>.
+                   The 2 state variables for stage 1 are first, then the 2 state variables for stage 2, and so on.
+                   The state array has a total length of <code>2*numStages</code> values.
+                   The state variables are updated after each block of data is processed; the coefficients are untouched.
+ */
+
+#if defined(ARM_MATH_NEON) 
+/*
+
+Must be called after initializing the biquad instance.
+pCoeffs has size 5 * nbCascade
+Whereas the pCoeffs for the init has size (4*4 + 4*4)* nbCascade 
+
+So this pCoeffs is the one which would be used for the not Neon version.
+The pCoeffs passed in init is bigger than the one for the not Neon version.
+
+*/
+void arm_biquad_cascade_df2T_compute_coefs_f32(
+  arm_biquad_cascade_df2T_instance_f32 * S,
+  uint8_t numStages,
+  float32_t * pCoeffs)
+{
+   uint8_t cnt;
+   float32_t *pDstCoeffs;
+   float32_t b0[4],b1[4],b2[4],a1[4],a2[4];
+
+   pDstCoeffs = S->pCoeffs;
+
+   cnt = numStages >> 2; 
+   while(cnt > 0)
+   {
+      for(int i=0;i<4;i++)
+      {
+        b0[i] = pCoeffs[0];
+        b1[i] = pCoeffs[1];
+        b2[i] = pCoeffs[2];
+        a1[i] = pCoeffs[3];
+        a2[i] = pCoeffs[4];
+        pCoeffs += 5;
+      }
+
+      /* Vec 1 */
+      *pDstCoeffs++ = 0;
+      *pDstCoeffs++ = b0[1];
+      *pDstCoeffs++ = b0[2];
+      *pDstCoeffs++ = b0[3];
+
+      /* Vec 2 */
+      *pDstCoeffs++ = 0;
+      *pDstCoeffs++ = 0;
+      *pDstCoeffs++ = b0[1] * b0[2];
+      *pDstCoeffs++ = b0[2] * b0[3];
+
+      /* Vec 3 */
+      *pDstCoeffs++ = 0;
+      *pDstCoeffs++ = 0;
+      *pDstCoeffs++ = 0;
+      *pDstCoeffs++ = b0[1] * b0[2] * b0[3];
+      
+      /* Vec 4 */
+      *pDstCoeffs++ = b0[0];
+      *pDstCoeffs++ = b0[0] * b0[1];
+      *pDstCoeffs++ = b0[0] * b0[1] * b0[2];
+      *pDstCoeffs++ = b0[0] * b0[1] * b0[2] * b0[3];
+
+      /* Vec 5 */
+      *pDstCoeffs++ = b1[0];
+      *pDstCoeffs++ = b1[1];
+      *pDstCoeffs++ = b1[2];
+      *pDstCoeffs++ = b1[3];
+
+      /* Vec 6 */
+      *pDstCoeffs++ = b2[0];
+      *pDstCoeffs++ = b2[1];
+      *pDstCoeffs++ = b2[2];
+      *pDstCoeffs++ = b2[3];
+
+      /* Vec 7 */
+      *pDstCoeffs++ = a1[0];
+      *pDstCoeffs++ = a1[1];
+      *pDstCoeffs++ = a1[2];
+      *pDstCoeffs++ = a1[3];
+
+      /* Vec 8 */
+      *pDstCoeffs++ = a2[0];
+      *pDstCoeffs++ = a2[1];
+      *pDstCoeffs++ = a2[2];
+      *pDstCoeffs++ = a2[3];
+
+      cnt--;
+   }
+
+   cnt = numStages & 0x3;
+   while(cnt > 0)
+   {
+      *pDstCoeffs++ = *pCoeffs++;
+      *pDstCoeffs++ = *pCoeffs++;
+      *pDstCoeffs++ = *pCoeffs++;
+      *pDstCoeffs++ = *pCoeffs++;
+      *pDstCoeffs++ = *pCoeffs++;
+      cnt--;
+   }
+
+}
+#endif 
+
+void arm_biquad_cascade_df2T_init_f32(
+        arm_biquad_cascade_df2T_instance_f32 * S,
+        uint8_t numStages,
+  const float32_t * pCoeffs,
+        float32_t * pState)
+{
+  /* Assign filter stages */
+  S->numStages = numStages;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Clear state buffer and size is always 2 * numStages */
+  memset(pState, 0, (2U * (uint32_t) numStages) * sizeof(float32_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+}
+
+/**
+  @} end of BiquadCascadeDF2T group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f64.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f64.c
new file mode 100644
index 0000000..fe6901e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f64.c
@@ -0,0 +1,86 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_biquad_cascade_df2T_init_f64.c
+ * Description:  Initialization function for floating-point transposed direct form II Biquad cascade filter
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup BiquadCascadeDF2T
+  @{
+ */
+
+/**
+  @brief         Initialization function for the floating-point transposed direct form II Biquad cascade filter.
+  @param[in,out] S           points to an instance of the filter data structure
+  @param[in]     numStages   number of 2nd order stages in the filter
+  @param[in]     pCoeffs     points to the filter coefficients
+  @param[in]     pState      points to the state buffer
+  @return        none
+
+  @par           Coefficient and State Ordering
+                   The coefficients are stored in the array <code>pCoeffs</code> in the following order:
+  <pre>
+      {b10, b11, b12, a11, a12, b20, b21, b22, a21, a22, ...}
+  </pre>
+  @par
+                   where <code>b1x</code> and <code>a1x</code> are the coefficients for the first stage,
+                   <code>b2x</code> and <code>a2x</code> are the coefficients for the second stage,
+                   and so on.  The <code>pCoeffs</code> array contains a total of <code>5*numStages</code> values.
+  @par
+                   The <code>pState</code> is a pointer to state array.
+                   Each Biquad stage has 2 state variables <code>d1,</code> and <code>d2</code>.
+                   The 2 state variables for stage 1 are first, then the 2 state variables for stage 2, and so on.
+                   The state array has a total length of <code>2*numStages</code> values.
+                   The state variables are updated after each block of data is processed; the coefficients are untouched.
+ */
+
+void arm_biquad_cascade_df2T_init_f64(
+        arm_biquad_cascade_df2T_instance_f64 * S,
+        uint8_t numStages,
+        float64_t * pCoeffs,
+        float64_t * pState)
+{
+  /* Assign filter stages */
+  S->numStages = numStages;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Clear state buffer and size is always 2 * numStages */
+  memset(pState, 0, (2U * (uint32_t) numStages) * sizeof(float64_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+}
+
+/**
+  @} end of BiquadCascadeDF2T group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_stereo_df2T_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_stereo_df2T_f32.c
new file mode 100644
index 0000000..14ae008
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_stereo_df2T_f32.c
@@ -0,0 +1,285 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_biquad_cascade_stereo_df2T_f32.c
+ * Description:  Processing function for floating-point transposed direct form II Biquad cascade filter. 2 channels
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+*/
+
+/**
+  @addtogroup BiquadCascadeDF2T
+  @{
+ */
+
+/**
+  @brief         Processing function for the floating-point transposed direct form II Biquad cascade filter.
+  @param[in]     S         points to an instance of the filter data structure
+  @param[in]     pSrc      points to the block of input data
+  @param[out]    pDst      points to the block of output data
+  @param[in]     blockSize number of samples to process
+  @return        none
+ */
+
+LOW_OPTIMIZATION_ENTER
+void arm_biquad_cascade_stereo_df2T_f32(
+  const arm_biquad_cascade_stereo_df2T_instance_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize)
+{
+  const float32_t *pIn = pSrc;                         /* Source pointer */
+        float32_t *pOut = pDst;                        /* Destination pointer */
+        float32_t *pState = S->pState;                 /* State pointer */
+  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+        float32_t acc1a, acc1b;                        /* Accumulator */
+        float32_t b0, b1, b2, a1, a2;                  /* Filter coefficients */
+        float32_t Xn1a, Xn1b;                          /* Temporary input */
+        float32_t d1a, d2a, d1b, d2b;                  /* State variables */
+        uint32_t sample, stage = S->numStages;         /* Loop counters */
+
+    do
+    {
+        /* Reading the coefficients */
+        b0 = pCoeffs[0];
+        b1 = pCoeffs[1];
+        b2 = pCoeffs[2];
+        a1 = pCoeffs[3];
+        a2 = pCoeffs[4];
+
+        /* Reading the state values */
+        d1a = pState[0];
+        d2a = pState[1];
+        d1b = pState[2];
+        d2b = pState[3];
+
+        pCoeffs += 5U;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 8 outputs at a time */
+        sample = blockSize >> 3U;
+
+        while (sample > 0U) {
+          /* y[n] = b0 * x[n] + d1 */
+          /* d1 = b1 * x[n] + a1 * y[n] + d2 */
+          /* d2 = b2 * x[n] + a2 * y[n] */
+
+/*  1 */
+          Xn1a = *pIn++; /* Channel a */
+          Xn1b = *pIn++; /* Channel b */
+
+          acc1a = (b0 * Xn1a) + d1a;
+          acc1b = (b0 * Xn1b) + d1b;
+
+          *pOut++ = acc1a;
+          *pOut++ = acc1b;
+
+          d1a = ((b1 * Xn1a) + (a1 * acc1a)) + d2a;
+          d1b = ((b1 * Xn1b) + (a1 * acc1b)) + d2b;
+
+          d2a = (b2 * Xn1a) + (a2 * acc1a);
+          d2b = (b2 * Xn1b) + (a2 * acc1b);
+
+/*  2 */
+          Xn1a = *pIn++; /* Channel a */
+          Xn1b = *pIn++; /* Channel b */
+
+          acc1a = (b0 * Xn1a) + d1a;
+          acc1b = (b0 * Xn1b) + d1b;
+
+          *pOut++ = acc1a;
+          *pOut++ = acc1b;
+
+          d1a = ((b1 * Xn1a) + (a1 * acc1a)) + d2a;
+          d1b = ((b1 * Xn1b) + (a1 * acc1b)) + d2b;
+
+          d2a = (b2 * Xn1a) + (a2 * acc1a);
+          d2b = (b2 * Xn1b) + (a2 * acc1b);
+
+/*  3 */
+          Xn1a = *pIn++; /* Channel a */
+          Xn1b = *pIn++; /* Channel b */
+
+          acc1a = (b0 * Xn1a) + d1a;
+          acc1b = (b0 * Xn1b) + d1b;
+
+          *pOut++ = acc1a;
+          *pOut++ = acc1b;
+
+          d1a = ((b1 * Xn1a) + (a1 * acc1a)) + d2a;
+          d1b = ((b1 * Xn1b) + (a1 * acc1b)) + d2b;
+
+          d2a = (b2 * Xn1a) + (a2 * acc1a);
+          d2b = (b2 * Xn1b) + (a2 * acc1b);
+
+/*  4 */
+          Xn1a = *pIn++; /* Channel a */
+          Xn1b = *pIn++; /* Channel b */
+
+          acc1a = (b0 * Xn1a) + d1a;
+          acc1b = (b0 * Xn1b) + d1b;
+
+          *pOut++ = acc1a;
+          *pOut++ = acc1b;
+
+          d1a = ((b1 * Xn1a) + (a1 * acc1a)) + d2a;
+          d1b = ((b1 * Xn1b) + (a1 * acc1b)) + d2b;
+
+          d2a = (b2 * Xn1a) + (a2 * acc1a);
+          d2b = (b2 * Xn1b) + (a2 * acc1b);
+
+/*  5 */
+          Xn1a = *pIn++; /* Channel a */
+          Xn1b = *pIn++; /* Channel b */
+
+          acc1a = (b0 * Xn1a) + d1a;
+          acc1b = (b0 * Xn1b) + d1b;
+
+          *pOut++ = acc1a;
+          *pOut++ = acc1b;
+
+          d1a = ((b1 * Xn1a) + (a1 * acc1a)) + d2a;
+          d1b = ((b1 * Xn1b) + (a1 * acc1b)) + d2b;
+
+          d2a = (b2 * Xn1a) + (a2 * acc1a);
+          d2b = (b2 * Xn1b) + (a2 * acc1b);
+
+/*  6 */
+          Xn1a = *pIn++; /* Channel a */
+          Xn1b = *pIn++; /* Channel b */
+
+          acc1a = (b0 * Xn1a) + d1a;
+          acc1b = (b0 * Xn1b) + d1b;
+
+          *pOut++ = acc1a;
+          *pOut++ = acc1b;
+
+          d1a = ((b1 * Xn1a) + (a1 * acc1a)) + d2a;
+          d1b = ((b1 * Xn1b) + (a1 * acc1b)) + d2b;
+
+          d2a = (b2 * Xn1a) + (a2 * acc1a);
+          d2b = (b2 * Xn1b) + (a2 * acc1b);
+
+/*  7 */
+          Xn1a = *pIn++; /* Channel a */
+          Xn1b = *pIn++; /* Channel b */
+
+          acc1a = (b0 * Xn1a) + d1a;
+          acc1b = (b0 * Xn1b) + d1b;
+
+          *pOut++ = acc1a;
+          *pOut++ = acc1b;
+
+          d1a = ((b1 * Xn1a) + (a1 * acc1a)) + d2a;
+          d1b = ((b1 * Xn1b) + (a1 * acc1b)) + d2b;
+
+          d2a = (b2 * Xn1a) + (a2 * acc1a);
+          d2b = (b2 * Xn1b) + (a2 * acc1b);
+
+/*  8 */
+          Xn1a = *pIn++; /* Channel a */
+          Xn1b = *pIn++; /* Channel b */
+
+          acc1a = (b0 * Xn1a) + d1a;
+          acc1b = (b0 * Xn1b) + d1b;
+
+          *pOut++ = acc1a;
+          *pOut++ = acc1b;
+
+          d1a = ((b1 * Xn1a) + (a1 * acc1a)) + d2a;
+          d1b = ((b1 * Xn1b) + (a1 * acc1b)) + d2b;
+
+          d2a = (b2 * Xn1a) + (a2 * acc1a);
+          d2b = (b2 * Xn1b) + (a2 * acc1b);
+
+          /* decrement loop counter */
+          sample--;
+        }
+
+        /* Loop unrolling: Compute remaining outputs */
+        sample = blockSize & 0x7U;
+
+#else
+
+        /* Initialize blkCnt with number of samples */
+        sample = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+        while (sample > 0U) {
+          /* Read the input */
+          Xn1a = *pIn++; /* Channel a */
+          Xn1b = *pIn++; /* Channel b */
+
+          /* y[n] = b0 * x[n] + d1 */
+          acc1a = (b0 * Xn1a) + d1a;
+          acc1b = (b0 * Xn1b) + d1b;
+
+          /* Store the result in the accumulator in the destination buffer. */
+          *pOut++ = acc1a;
+          *pOut++ = acc1b;
+
+          /* Every time after the output is computed state should be updated. */
+          /* d1 = b1 * x[n] + a1 * y[n] + d2 */
+          d1a = ((b1 * Xn1a) + (a1 * acc1a)) + d2a;
+          d1b = ((b1 * Xn1b) + (a1 * acc1b)) + d2b;
+
+          /* d2 = b2 * x[n] + a2 * y[n] */
+          d2a = (b2 * Xn1a) + (a2 * acc1a);
+          d2b = (b2 * Xn1b) + (a2 * acc1b);
+
+          /* decrement loop counter */
+          sample--;
+        }
+
+        /* Store the updated state variables back into the state array */
+        pState[0] = d1a;
+        pState[1] = d2a;
+
+        pState[2] = d1b;
+        pState[3] = d2b;
+
+        pState += 4U;
+
+        /* The current stage input is given as the output to the next stage */
+        pIn = pDst;
+
+        /* Reset the output working pointer */
+        pOut = pDst;
+
+        /* Decrement the loop counter */
+        stage--;
+
+    } while (stage > 0U);
+
+}
+LOW_OPTIMIZATION_EXIT
+/**
+  @} end of BiquadCascadeDF2T group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_stereo_df2T_init_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_stereo_df2T_init_f32.c
new file mode 100644
index 0000000..d398f18
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_stereo_df2T_init_f32.c
@@ -0,0 +1,86 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_biquad_cascade_stereo_df2T_init_f32.c
+ * Description:  Initialization function for floating-point transposed direct form II Biquad cascade filter
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup BiquadCascadeDF2T
+  @{
+ */
+
+/**
+  @brief         Initialization function for the floating-point transposed direct form II Biquad cascade filter.
+  @param[in,out] S           points to an instance of the filter data structure.
+  @param[in]     numStages   number of 2nd order stages in the filter.
+  @param[in]     pCoeffs     points to the filter coefficients.
+  @param[in]     pState      points to the state buffer.
+  @return        none
+
+  @par           Coefficient and State Ordering
+                   The coefficients are stored in the array <code>pCoeffs</code> in the following order:
+  <pre>
+      {b10, b11, b12, a11, a12, b20, b21, b22, a21, a22, ...}
+  </pre>
+  @par
+                   where <code>b1x</code> and <code>a1x</code> are the coefficients for the first stage,
+                   <code>b2x</code> and <code>a2x</code> are the coefficients for the second stage,
+                   and so on.  The <code>pCoeffs</code> array contains a total of <code>5*numStages</code> values.
+  @par
+                   The <code>pState</code> is a pointer to state array.
+                   Each Biquad stage has 2 state variables <code>d1,</code> and <code>d2</code> for each channel.
+                   The 2 state variables for stage 1 are first, then the 2 state variables for stage 2, and so on.
+                   The state array has a total length of <code>2*numStages</code> values.
+                   The state variables are updated after each block of data is processed; the coefficients are untouched.
+ */
+
+void arm_biquad_cascade_stereo_df2T_init_f32(
+        arm_biquad_cascade_stereo_df2T_instance_f32 * S,
+        uint8_t numStages,
+  const float32_t * pCoeffs,
+        float32_t * pState)
+{
+  /* Assign filter stages */
+  S->numStages = numStages;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Clear state buffer and size is always 4 * numStages */
+  memset(pState, 0, (4U * (uint32_t) numStages) * sizeof(float32_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+}
+
+/**
+  @} end of BiquadCascadeDF2T group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_f32.c
new file mode 100644
index 0000000..8fa1308
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_f32.c
@@ -0,0 +1,816 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_conv_f32.c
+ * Description:  Convolution of floating-point sequences
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @defgroup Conv Convolution
+
+  Convolution is a mathematical operation that operates on two finite length vectors to generate a finite length output vector.
+  Convolution is similar to correlation and is frequently used in filtering and data analysis.
+  The CMSIS DSP library contains functions for convolving Q7, Q15, Q31, and floating-point data types.
+  The library also provides fast versions of the Q15 and Q31 functions.
+
+ @par            Algorithm
+                   Let <code>a[n]</code> and <code>b[n]</code> be sequences of length <code>srcALen</code> and
+                   <code>srcBLen</code> samples respectively. Then the convolution
+  <pre>
+     c[n] = a[n] * b[n]
+  </pre>
+  @par
+                   is defined as
+                   \image html ConvolutionEquation.gif
+  @par
+                   Note that <code>c[n]</code> is of length <code>srcALen + srcBLen - 1</code> and is defined over the interval <code>n=0, 1, 2, ..., srcALen + srcBLen - 2</code>.
+                   <code>pSrcA</code> points to the first input vector of length <code>srcALen</code> and
+                   <code>pSrcB</code> points to the second input vector of length <code>srcBLen</code>.
+                   The output result is written to <code>pDst</code> and the calling function must allocate <code>srcALen+srcBLen-1</code> words for the result.
+  @par
+                   Conceptually, when two signals <code>a[n]</code> and <code>b[n]</code> are convolved,
+                   the signal <code>b[n]</code> slides over <code>a[n]</code>.
+                   For each offset \c n, the overlapping portions of a[n] and b[n] are multiplied and summed together.
+  @par
+                   Note that convolution is a commutative operation:
+  <pre>
+     a[n] * b[n] = b[n] * a[n].
+  </pre>
+  @par
+                   This means that switching the A and B arguments to the convolution functions has no effect.
+
+  @par           Fixed-Point Behavior
+                   Convolution requires summing up a large number of intermediate products.
+                   As such, the Q7, Q15, and Q31 functions run a risk of overflow and saturation.
+                   Refer to the function specific documentation below for further details of the particular algorithm used.
+
+  @par           Fast Versions
+                   Fast versions are supported for Q31 and Q15. Cycles for Fast versions are less compared to Q31 and Q15 of conv and the design requires
+                   the input signals should be scaled down to avoid intermediate overflows.
+
+  @par           Opt Versions
+                   Opt versions are supported for Q15 and Q7. Design uses internal scratch buffer for getting good optimisation.
+                   These versions are optimised in cycles and consumes more memory (Scratch memory) compared to Q15 and Q7 versions
+ */
+
+/**
+  @addtogroup Conv
+  @{
+ */
+
+/**
+  @brief         Convolution of floating-point sequences.
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written.  Length srcALen+srcBLen-1.
+  @return        none
+ */
+
+void arm_conv_f32(
+  const float32_t * pSrcA,
+        uint32_t srcALen,
+  const float32_t * pSrcB,
+        uint32_t srcBLen,
+        float32_t * pDst)
+{
+
+#if (1)
+//#if !defined(ARM_MATH_CM0_FAMILY)
+
+  const float32_t *pIn1;                               /* InputA pointer */
+  const float32_t *pIn2;                               /* InputB pointer */
+        float32_t *pOut = pDst;                        /* Output pointer */
+  const float32_t *px;                                 /* Intermediate inputA pointer */
+  const float32_t *py;                                 /* Intermediate inputB pointer */
+  const float32_t *pSrc1, *pSrc2;                      /* Intermediate pointers */
+        float32_t sum;                                 /* Accumulators */
+        uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
+        uint32_t j, k, count, blkCnt;                  /* Loop counters */
+
+#if defined (ARM_MATH_LOOPUNROLL) || defined(ARM_MATH_NEON)
+        float32_t acc0, acc1, acc2, acc3;              /* Accumulators */
+        float32_t x0, x1, x2, x3, c0;                  /* Temporary variables to hold state and coefficient values */
+#endif
+
+  /* The algorithm implementation is based on the lengths of the inputs. */
+  /* srcB is always made to slide across srcA. */
+  /* So srcBLen is always considered as shorter or equal to srcALen */
+  if (srcALen >= srcBLen)
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcA;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcB;
+  }
+  else
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcA;
+
+    /* srcBLen is always considered as shorter or equal to srcALen */
+    j = srcBLen;
+    srcBLen = srcALen;
+    srcALen = j;
+  }
+
+  /* conv(x,y) at n = x[n] * y[0] + x[n-1] * y[1] + x[n-2] * y[2] + ...+ x[n-N+1] * y[N -1] */
+  /* The function is internally
+   * divided into three stages according to the number of multiplications that has to be
+   * taken place between inputA samples and inputB samples. In the first stage of the
+   * algorithm, the multiplications increase by one for every iteration.
+   * In the second stage of the algorithm, srcBLen number of multiplications are done.
+   * In the third stage of the algorithm, the multiplications decrease by one
+   * for every iteration. */
+
+  /* The algorithm is implemented in three stages.
+     The loop counters of each stage is initiated here. */
+  blockSize1 = srcBLen - 1U;
+  blockSize2 = srcALen - (srcBLen - 1U);
+  blockSize3 = blockSize1;
+
+  /* --------------------------
+   * Initializations of stage1
+   * -------------------------*/
+
+  /* sum = x[0] * y[0]
+   * sum = x[0] * y[1] + x[1] * y[0]
+   * ....
+   * sum = x[0] * y[srcBlen - 1] + x[1] * y[srcBlen - 2] +...+ x[srcBLen - 1] * y[0]
+   */
+
+  /* In this stage the MAC operations are increased by 1 for every iteration.
+     The count variable holds the number of MAC operations performed */
+  count = 1U;
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  py = pIn2;
+
+
+  /* ------------------------
+   * Stage1 process
+   * ----------------------*/
+#if defined(ARM_MATH_NEON)
+    float32x4_t vec1;
+    float32x4_t vec2;
+    float32x4_t res = vdupq_n_f32(0) ;
+    float32x2_t accum = vdup_n_f32(0);
+#endif /* #if defined(ARM_MATH_NEON) */
+
+  /* The first stage starts here */
+  while (blockSize1 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0.0f;
+
+#if defined (ARM_MATH_LOOPUNROLL) || defined(ARM_MATH_NEON)
+    /* Loop unrolling: Compute 4 outputs at a time */
+    k = count >> 2U;
+
+#if defined(ARM_MATH_NEON)
+    res = vdupq_n_f32(0) ;
+    accum = vdup_n_f32(0);
+
+    /* Compute 4 MACs simultaneously. */
+    k = count >> 2U;
+
+    /* First part of the processing.  Compute 4 MACs at a time.
+     ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+
+    while (k > 0U)
+    {
+      vec1 = vld1q_f32(px);
+      vec2 = vld1q_f32(py-3);
+      vec2 = vrev64q_f32(vec2);
+      vec2 = vcombine_f32(vget_high_f32(vec2), vget_low_f32(vec2));
+
+      res = vmlaq_f32(res,vec1, vec2);
+
+      /* Increment pointers */
+      px += 4;
+      py -= 4; 
+
+      /* Decrement the loop counter */
+      k--;
+    }
+
+    accum = vpadd_f32(vget_low_f32(res), vget_high_f32(res));
+    sum += accum[0] + accum[1];
+
+    /* If the count is not a multiple of 4, compute any remaining MACs here.
+     ** No loop unrolling is used. */
+    k = count & 3;
+#else
+    while (k > 0U)
+    {
+      /* x[0] * y[srcBLen - 1] */
+      sum += *px++ * *py--;
+
+      /* x[1] * y[srcBLen - 2] */
+      sum += *px++ * *py--;
+
+      /* x[2] * y[srcBLen - 3] */
+      sum += *px++ * *py--;
+
+      /* x[3] * y[srcBLen - 4] */
+      sum += *px++ * *py--;
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    k = count % 0x4U;
+
+#endif /* #if defined(ARM_MATH_NEON) */
+
+#else
+    /* Initialize k with number of samples */
+    k = count;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) || defined(ARM_MATH_NEON) */
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      sum += *px++ * *py--;
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut++ = sum;
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    py = pIn2 + count;
+    px = pIn1;
+
+    /* Increment MAC count */
+    count++;
+
+    /* Decrement loop counter */
+    blockSize1--;
+  }
+
+  /* --------------------------
+   * Initializations of stage2
+   * ------------------------*/
+
+  /* sum = x[0] * y[srcBLen-1] + x[1] * y[srcBLen-2] +...+ x[srcBLen-1] * y[0]
+   * sum = x[1] * y[srcBLen-1] + x[2] * y[srcBLen-2] +...+ x[srcBLen]   * y[0]
+   * ....
+   * sum = x[srcALen-srcBLen-2] * y[srcBLen-1] + x[srcALen] * y[srcBLen-2] +...+ x[srcALen-1] * y[0]
+   */
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  pSrc2 = pIn2 + (srcBLen - 1U);
+  py = pSrc2;
+
+  /* count is index by which the pointer pIn1 to be incremented */
+  count = 0U;
+
+  /* -------------------
+   * Stage2 process
+   * ------------------*/
+
+  /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
+   * So, to loop unroll over blockSize2,
+   * srcBLen should be greater than or equal to 4 */
+  if (srcBLen >= 4U)
+  {
+   
+#if defined(ARM_MATH_NEON)
+      float32x4_t c;
+      float32x4_t x1v;
+      float32x4_t x2v;
+      uint32x4_t x1v_u;
+      uint32x4_t x2v_u;
+      uint32x4_t x_u;
+      float32x4_t x;
+      float32x4_t res = vdupq_n_f32(0) ;
+#endif /* #if defined(ARM_MATH_NEON) */
+   
+#if defined (ARM_MATH_LOOPUNROLL) || defined(ARM_MATH_NEON)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    blkCnt = blockSize2 >> 2U;
+
+    while (blkCnt > 0U)
+    {
+      /* Set all accumulators to zero */
+      acc0 = 0.0f;
+      acc1 = 0.0f;
+      acc2 = 0.0f;
+      acc3 = 0.0f;
+
+       /* Apply loop unrolling and compute 4 MACs simultaneously. */
+      k = srcBLen >> 2U;
+
+#if defined(ARM_MATH_NEON)
+      res = vdupq_n_f32(0) ;
+
+      x1v = vld1q_f32(px);
+      x2v = vld1q_f32(px+4);
+
+      do
+      {
+        c = vld1q_f32(py-3);
+
+        px += 4;
+        x = x1v;
+        res = vmlaq_n_f32(res,x,c[3]);
+
+	x = vextq_f32(x1v,x2v,1);
+
+        res = vmlaq_n_f32(res,x,c[2]);
+
+        x = vextq_f32(x1v,x2v,2);
+
+	res = vmlaq_n_f32(res,x,c[1]);
+
+	x = vextq_f32(x1v,x2v,3);
+
+	res = vmlaq_n_f32(res,x,c[0]);
+
+        py -= 4; 
+
+        x1v = x2v ;
+        x2v = vld1q_f32(px+4);
+
+      } while (--k);
+      
+      
+      /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = srcBLen & 0x3;
+
+      x1v = vld1q_f32(px);
+      px += 4;
+
+      while (k > 0U)
+      {
+        /* Read y[srcBLen - 5] sample */
+        c0 = *(py--);
+
+        res = vmlaq_n_f32(res,x1v,c0);
+
+        /* Reuse the present samples for the next MAC */
+        x1v[0] = x1v[1];
+        x1v[1] = x1v[2];
+        x1v[2] = x1v[3];
+
+        x1v[3] = *(px++);
+
+        /* Decrement the loop counter */
+        k--;
+      }
+
+      acc0 = res[0];
+      acc1 = res[1];
+      acc2 = res[2];
+      acc3 = res[3];
+
+#else
+      /* read x[0], x[1], x[2] samples */
+      x0 = *px++;
+      x1 = *px++;
+      x2 = *px++;
+
+      /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+       ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+      do
+      {
+        /* Read y[srcBLen - 1] sample */
+        c0 = *py--;
+        /* Read x[3] sample */
+        x3 = *(px);
+
+        /* Perform the multiply-accumulate */
+        /* acc0 +=  x[0] * y[srcBLen - 1] */
+        acc0 += x0 * c0;
+        /* acc1 +=  x[1] * y[srcBLen - 1] */
+        acc1 += x1 * c0;
+        /* acc2 +=  x[2] * y[srcBLen - 1] */
+        acc2 += x2 * c0;
+        /* acc3 +=  x[3] * y[srcBLen - 1] */
+        acc3 += x3 * c0;
+
+        /* Read y[srcBLen - 2] sample */
+        c0 = *py--;
+        /* Read x[4] sample */
+        x0 = *(px + 1U);
+
+        /* Perform the multiply-accumulate */
+        /* acc0 +=  x[1] * y[srcBLen - 2] */
+        acc0 += x1 * c0;
+        /* acc1 +=  x[2] * y[srcBLen - 2] */
+        acc1 += x2 * c0;
+        /* acc2 +=  x[3] * y[srcBLen - 2] */
+        acc2 += x3 * c0;
+        /* acc3 +=  x[4] * y[srcBLen - 2] */
+        acc3 += x0 * c0;
+
+        /* Read y[srcBLen - 3] sample */
+        c0 = *py--;
+        /* Read x[5] sample */
+        x1 = *(px + 2U);
+
+        /* Perform the multiply-accumulate */
+        /* acc0 +=  x[2] * y[srcBLen - 3] */
+        acc0 += x2 * c0;
+        /* acc1 +=  x[3] * y[srcBLen - 2] */
+        acc1 += x3 * c0;
+        /* acc2 +=  x[4] * y[srcBLen - 2] */
+        acc2 += x0 * c0;
+        /* acc3 +=  x[5] * y[srcBLen - 2] */
+        acc3 += x1 * c0;
+
+        /* Read y[srcBLen - 4] sample */
+        c0 = *py--;
+        /* Read x[6] sample */
+        x2 = *(px + 3U);
+        px += 4U;
+
+        /* Perform the multiply-accumulate */
+        /* acc0 +=  x[3] * y[srcBLen - 4] */
+        acc0 += x3 * c0;
+        /* acc1 +=  x[4] * y[srcBLen - 4] */
+        acc1 += x0 * c0;
+        /* acc2 +=  x[5] * y[srcBLen - 4] */
+        acc2 += x1 * c0;
+        /* acc3 +=  x[6] * y[srcBLen - 4] */
+        acc3 += x2 * c0;
+
+      } while (--k);
+
+      /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = srcBLen % 0x4U;
+
+      while (k > 0U)
+      {
+        /* Read y[srcBLen - 5] sample */
+        c0 = *py--;
+        /* Read x[7] sample */
+        x3 = *px++;
+
+        /* Perform the multiply-accumulate */
+        /* acc0 +=  x[4] * y[srcBLen - 5] */
+        acc0 += x0 * c0;
+        /* acc1 +=  x[5] * y[srcBLen - 5] */
+        acc1 += x1 * c0;
+        /* acc2 +=  x[6] * y[srcBLen - 5] */
+        acc2 += x2 * c0;
+        /* acc3 +=  x[7] * y[srcBLen - 5] */
+        acc3 += x3 * c0;
+
+        /* Reuse the present samples for the next MAC */
+        x0 = x1;
+        x1 = x2;
+        x2 = x3;
+
+        /* Decrement the loop counter */
+        k--;
+      }
+#endif /* #if defined(ARM_MATH_NEON) */
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = acc0;
+      *pOut++ = acc1;
+      *pOut++ = acc2;
+      *pOut++ = acc3;
+
+      /* Increment the pointer pIn1 index, count by 4 */
+      count += 4U;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pSrc2;
+
+      /* Decrement the loop counter */
+      blkCnt--;
+    }
+
+    /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
+     ** No loop unrolling is used. */
+    blkCnt = blockSize2 % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    blkCnt = blockSize2;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) || defined (ARM_MATH_NEON)*/
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0.0f;
+
+#if defined(ARM_MATH_NEON) || defined (ARM_MATH_LOOPUNROLL)
+      /* Loop unrolling: Compute 4 outputs at a time */
+      k = srcBLen >> 2U;
+
+#if defined (ARM_MATH_NEON)
+      float32x4_t res = vdupq_n_f32(0) ;
+      float32x4_t x = vdupq_n_f32(0) ;
+      float32x4_t y = vdupq_n_f32(0) ;
+      float32x2_t accum = vdup_n_f32(0) ;
+
+      /* First part of the processing.  Compute 4 MACs at a time.
+       ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+      while (k > 0U)
+      {
+        x = vld1q_f32(px);
+        y = vld1q_f32(py-3);
+
+        y = vrev64q_f32(y);
+        y = vcombine_f32(vget_high_f32(y), vget_low_f32(y));
+
+        res = vmlaq_f32(res,x,y);
+
+        px += 4 ;
+        py -= 4 ;
+
+        /* Decrement the loop counter */
+        k--;
+      }
+
+      accum = vpadd_f32(vget_low_f32(res), vget_high_f32(res));
+      sum += accum[0] + accum[1]; 
+
+      /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = srcBLen & 0x3U;
+
+#else
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum += *px++ * *py--;
+        sum += *px++ * *py--;
+        sum += *px++ * *py--;
+        sum += *px++ * *py--;
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      k = srcBLen % 0x4U;
+
+#endif /* if defined (ARM_MATH_NEON) */
+#else
+      /* Initialize blkCnt with number of samples */
+      k = srcBLen;
+
+#endif /* #if defined(ARM_MATH_NEON) || defined (ARM_MATH_LOOPUNROLL) */
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum += *px++ * *py--;
+
+        /* Decrement the loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = sum;
+
+      /* Increment the MAC count */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pSrc2;
+
+      /* Decrement the loop counter */
+      blkCnt--;
+    }
+  }
+  else
+  {
+    /* If the srcBLen is not a multiple of 4,
+     * the blockSize2 loop cannot be unrolled by 4 */
+    blkCnt = blockSize2;
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0.0f;
+
+      /* srcBLen number of MACS should be performed */
+      k = srcBLen;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum += *px++ * *py--;
+
+        /* Decrement the loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = sum;
+
+      /* Increment the MAC count */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pSrc2;
+
+      /* Decrement the loop counter */
+      blkCnt--;
+    }
+  }
+
+
+  /* --------------------------
+   * Initializations of stage3
+   * -------------------------*/
+
+  /* sum += x[srcALen-srcBLen+1] * y[srcBLen-1] + x[srcALen-srcBLen+2] * y[srcBLen-2] +...+ x[srcALen-1] * y[1]
+   * sum += x[srcALen-srcBLen+2] * y[srcBLen-1] + x[srcALen-srcBLen+3] * y[srcBLen-2] +...+ x[srcALen-1] * y[2]
+   * ....
+   * sum +=  x[srcALen-2] * y[srcBLen-1] + x[srcALen-1] * y[srcBLen-2]
+   * sum +=  x[srcALen-1] * y[srcBLen-1]
+   */
+
+  /* In this stage the MAC operations are decreased by 1 for every iteration.
+     The blockSize3 variable holds the number of MAC operations performed */
+
+  /* Working pointer of inputA */
+  pSrc1 = pIn1 + (srcALen - (srcBLen - 1U));
+  px = pSrc1;
+
+  /* Working pointer of inputB */
+  pSrc2 = pIn2 + (srcBLen - 1U);
+  py = pSrc2;
+
+  /* -------------------
+   * Stage3 process
+   * ------------------*/
+  while (blockSize3 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0.0f;
+
+#if defined (ARM_MATH_LOOPUNROLL) || defined(ARM_MATH_NEON)
+    /* Loop unrolling: Compute 4 outputs at a time */
+    k = blockSize3 >> 2U;
+
+#if defined(ARM_MATH_NEON)
+    float32x4_t res = vdupq_n_f32(0) ;
+    float32x4_t x = vdupq_n_f32(0) ;
+    float32x4_t y = vdupq_n_f32(0) ;
+    float32x2_t accum = vdup_n_f32(0) ;
+
+    while (k > 0U)
+    {
+      x = vld1q_f32(px);
+      y = vld1q_f32(py-3);
+
+      y = vrev64q_f32(y);
+      y = vcombine_f32(vget_high_f32(y), vget_low_f32(y));
+
+      res = vmlaq_f32(res,x,y);
+
+      px += 4 ;
+      py -= 4 ;
+
+      /* Decrement the loop counter */
+      k--;
+    }
+
+    accum = vpadd_f32(vget_low_f32(res), vget_high_f32(res));
+    sum += accum[0] + accum[1]; 
+
+#else
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* sum += x[srcALen - srcBLen + 1] * y[srcBLen - 1] */
+      sum += *px++ * *py--;
+
+      /* sum += x[srcALen - srcBLen + 2] * y[srcBLen - 2] */
+      sum += *px++ * *py--;
+
+      /* sum += x[srcALen - srcBLen + 3] * y[srcBLen - 3] */
+      sum += *px++ * *py--;
+
+      /* sum += x[srcALen - srcBLen + 4] * y[srcBLen - 4] */
+      sum += *px++ * *py--;
+
+      /* Decrement loop counter */
+      k--;
+    }
+#endif /* #if defined (ARM_MATH_NEON) */
+
+    /* Loop unrolling: Compute remaining outputs */
+    k = blockSize3 % 0x4U;
+#else
+
+    /* Initialize blkCnt with number of samples */
+    k = blockSize3;
+
+#endif /* #if defined (ARM_MATH_NEON) || defined (ARM_MATH_LOOPUNROLL)*/
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* sum +=  x[srcALen-1] * y[srcBLen-1] */
+      sum += *px++ * *py--;
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut++ = sum;
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    px = ++pSrc1;
+    py = pSrc2;
+
+    /* Decrement the loop counter */
+    blockSize3--;
+  }
+
+#else
+/* alternate version for CM0_FAMILY */
+
+  const float32_t *pIn1 = pSrcA;                       /* InputA pointer */
+  const float32_t *pIn2 = pSrcB;                       /* InputB pointer */
+        float32_t sum;                                 /* Accumulator */
+        uint32_t i, j;                                 /* Loop counters */
+
+  /* Loop to calculate convolution for output length number of times */
+  for (i = 0U; i < (srcALen + srcBLen - 1U); i++)
+  {
+    /* Initialize sum with zero to carry out MAC operations */
+    sum = 0.0f;
+
+    /* Loop to perform MAC operations according to convolution equation */
+    for (j = 0U; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if (((i - j) < srcBLen) && (j < srcALen))
+      {
+        /* z[i] += x[i-j] * y[j] */
+        sum += ( pIn1[j] * pIn2[i - j]);
+      }
+    }
+
+    /* Store the output in the destination buffer */
+    pDst[i] = sum;
+  }
+
+#endif /* #if !defined(ARM_MATH_CM0_FAMILY) */
+
+}
+
+/**
+  @} end of Conv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_opt_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_opt_q15.c
new file mode 100644
index 0000000..ed2aea9
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_opt_q15.c
@@ -0,0 +1,366 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_conv_fast_opt_q15.c
+ * Description:  Fast Q15 Convolution
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup Conv
+  @{
+ */
+
+/**
+  @brief         Convolution of Q15 sequences (fast version).
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written.  Length srcALen+srcBLen-1
+  @param[in]     pScratch1  points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2
+  @param[in]     pScratch2  points to scratch buffer of size min(srcALen, srcBLen
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   This fast version uses a 32-bit accumulator with 2.30 format.
+                   The accumulator maintains full precision of the intermediate multiplication results
+                   but provides only a single guard bit. There is no saturation on intermediate additions.
+                   Thus, if the accumulator overflows it wraps around and distorts the result.
+                   The input signals should be scaled down to avoid intermediate overflows.
+                   Scale down the inputs by log2(min(srcALen, srcBLen)) (log2 is read as log to the base 2) times to avoid overflows,
+                   as maximum of min(srcALen, srcBLen) number of additions are carried internally.
+                   The 2.30 accumulator is right shifted by 15 bits and then saturated to 1.15 format to yield the final result.
+
+  @remark
+                   Refer to \ref arm_conv_q15() for a slower implementation of this function which uses 64-bit accumulation to avoid wrap around distortion.
+ */
+
+void arm_conv_fast_opt_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst,
+        q15_t * pScratch1,
+        q15_t * pScratch2)
+{
+        q31_t acc0;                                    /* Accumulators */
+  const q15_t *pIn1;                                   /* InputA pointer */
+  const q15_t *pIn2;                                   /* InputB pointer */
+        q15_t *pOut = pDst;                            /* Output pointer */
+        q15_t *pScr1 = pScratch1;                      /* Temporary pointer for scratch1 */
+        q15_t *pScr2 = pScratch2;                      /* Temporary pointer for scratch1 */
+  const q15_t *px;                                     /* Intermediate inputA pointer */
+        q15_t *py;                                     /* Intermediate inputB pointer */
+        uint32_t j, k, blkCnt;                         /* Loop counter */
+        uint32_t tapCnt;                               /* Loop count */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q31_t acc1, acc2, acc3;                        /* Accumulators */
+        q31_t x1, x2, x3;                              /* Temporary variables to hold state and coefficient values */
+        q31_t y1, y2;                                  /* State variables */
+#endif
+
+
+  /* The algorithm implementation is based on the lengths of the inputs. */
+  /* srcB is always made to slide across srcA. */
+  /* So srcBLen is always considered as shorter or equal to srcALen */
+  if (srcALen >= srcBLen)
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcA;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcB;
+  }
+  else
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcA;
+
+    /* srcBLen is always considered as shorter or equal to srcALen */
+    j = srcBLen;
+    srcBLen = srcALen;
+    srcALen = j;
+  }
+
+  /* Pointer to take end of scratch2 buffer */
+  pScr2 = pScratch2 + srcBLen - 1;
+
+  /* points to smaller length sequence */
+  px = pIn2;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  k = srcBLen >> 2U;
+
+  /* Copy smaller length input sequence in reverse order into second scratch buffer */
+  while (k > 0U)
+  {
+    /* copy second buffer in reversal manner */
+    *pScr2-- = *px++;
+    *pScr2-- = *px++;
+    *pScr2-- = *px++;
+    *pScr2-- = *px++;
+
+    /* Decrement loop counter */
+    k--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  k = srcBLen % 0x4U;
+
+#else
+
+  /* Initialize k with number of samples */
+  k = srcBLen;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (k > 0U)
+  {
+    /* copy second buffer in reversal manner for remaining samples */
+    *pScr2-- = *px++;
+
+    /* Decrement loop counter */
+    k--;
+  }
+
+  /* Initialze temporary scratch pointer */
+  pScr1 = pScratch1;
+
+  /* Assuming scratch1 buffer is aligned by 32-bit */
+  /* Fill (srcBLen - 1U) zeros in scratch1 buffer */
+  arm_fill_q15(0, pScr1, (srcBLen - 1U));
+
+  /* Update temporary scratch pointer */
+  pScr1 += (srcBLen - 1U);
+
+  /* Copy bigger length sequence(srcALen) samples in scratch1 buffer */
+
+  /* Copy (srcALen) samples in scratch buffer */
+  arm_copy_q15(pIn1, pScr1, srcALen);
+
+  /* Update pointers */
+  pScr1 += srcALen;
+
+
+  /* Fill (srcBLen - 1U) zeros at end of scratch buffer */
+  arm_fill_q15(0, pScr1, (srcBLen - 1U));
+
+  /* Update pointer */
+  pScr1 += (srcBLen - 1U);
+
+  /* Temporary pointer for scratch2 */
+  py = pScratch2;
+
+
+  /* Initialization of pIn2 pointer */
+  pIn2 = py;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = (srcALen + srcBLen - 1U) >> 2;
+
+  while (blkCnt > 0)
+  {
+    /* Initialze temporary scratch pointer as scratch1 */
+    pScr1 = pScratch1;
+
+    /* Clear Accumlators */
+    acc0 = 0;
+    acc1 = 0;
+    acc2 = 0;
+    acc3 = 0;
+
+    /* Read two samples from scratch1 buffer */
+    x1 = read_q15x2_ia (&pScr1);
+
+    /* Read next two samples from scratch1 buffer */
+    x2 = read_q15x2_ia (&pScr1);
+
+    tapCnt = (srcBLen) >> 2U;
+
+    while (tapCnt > 0U)
+    {
+
+      /* Read four samples from smaller buffer */
+      y1 = read_q15x2_ia ((q15_t **) &pIn2);
+      y2 = read_q15x2_ia ((q15_t **) &pIn2);
+
+      /* multiply and accumlate */
+      acc0 = __SMLAD(x1, y1, acc0);
+      acc2 = __SMLAD(x2, y1, acc2);
+
+      /* pack input data */
+#ifndef ARM_MATH_BIG_ENDIAN
+      x3 = __PKHBT(x2, x1, 0);
+#else
+      x3 = __PKHBT(x1, x2, 0);
+#endif
+
+      /* multiply and accumlate */
+      acc1 = __SMLADX(x3, y1, acc1);
+
+      /* Read next two samples from scratch1 buffer */
+      x1 = read_q15x2_ia (&pScr1);
+
+      /* multiply and accumlate */
+      acc0 = __SMLAD(x2, y2, acc0);
+      acc2 = __SMLAD(x1, y2, acc2);
+
+      /* pack input data */
+#ifndef ARM_MATH_BIG_ENDIAN
+      x3 = __PKHBT(x1, x2, 0);
+#else
+      x3 = __PKHBT(x2, x1, 0);
+#endif
+
+      acc3 = __SMLADX(x3, y1, acc3);
+      acc1 = __SMLADX(x3, y2, acc1);
+
+      x2 = read_q15x2_ia (&pScr1);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+      x3 = __PKHBT(x2, x1, 0);
+#else
+      x3 = __PKHBT(x1, x2, 0);
+#endif
+
+      acc3 = __SMLADX(x3, y2, acc3);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Update scratch pointer for remaining samples of smaller length sequence */
+    pScr1 -= 4U;
+
+    /* apply same above for remaining samples of smaller length sequence */
+    tapCnt = (srcBLen) & 3U;
+
+    while (tapCnt > 0U)
+    {
+      /* accumlate the results */
+      acc0 += (*pScr1++ * *pIn2);
+      acc1 += (*pScr1++ * *pIn2);
+      acc2 += (*pScr1++ * *pIn2);
+      acc3 += (*pScr1++ * *pIn2++);
+
+      pScr1 -= 3U;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    blkCnt--;
+
+    /* Store the results in the accumulators in the destination buffer. */
+#ifndef ARM_MATH_BIG_ENDIAN
+    write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc0 >> 15), 16), __SSAT((acc1 >> 15), 16), 16));
+    write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
+#else
+    write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc1 >> 15), 16), __SSAT((acc0 >> 15), 16), 16));
+    write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc3 >> 15), 16), __SSAT((acc2 >> 15), 16), 16));
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    /* Initialization of inputB pointer */
+    pIn2 = py;
+
+    pScratch1 += 4U;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = (srcALen + srcBLen - 1U) & 0x3;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = (srcALen + srcBLen - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  /* Calculate convolution for remaining samples of Bigger length sequence */
+  while (blkCnt > 0)
+  {
+    /* Initialze temporary scratch pointer as scratch1 */
+    pScr1 = pScratch1;
+
+    /* Clear Accumlators */
+    acc0 = 0;
+
+    tapCnt = (srcBLen) >> 1U;
+
+    while (tapCnt > 0U)
+    {
+
+      /* Read next two samples from scratch1 buffer */
+      acc0 += (*pScr1++ * *pIn2++);
+      acc0 += (*pScr1++ * *pIn2++);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    tapCnt = (srcBLen) & 1U;
+
+    /* apply same above for remaining samples of smaller length sequence */
+    while (tapCnt > 0U)
+    {
+
+      /* accumlate the results */
+      acc0 += (*pScr1++ * *pIn2++);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    blkCnt--;
+
+    /* The result is in 2.30 format.  Convert to 1.15 with saturation.
+       Then store the output in the destination buffer. */
+    *pOut++ = (q15_t) (__SSAT((acc0 >> 15), 16));
+
+    /* Initialization of inputB pointer */
+    pIn2 = py;
+
+    pScratch1 += 1U;
+  }
+
+}
+
+/**
+  @} end of Conv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c
new file mode 100644
index 0000000..3102a05
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q15.c
@@ -0,0 +1,663 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_conv_fast_q15.c
+ * Description:  Fast Q15 Convolution
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup Conv
+  @{
+ */
+
+/**
+  @brief         Convolution of Q15 sequences (fast version).
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written.  Length srcALen+srcBLen-1
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   This fast version uses a 32-bit accumulator with 2.30 format.
+                   The accumulator maintains full precision of the intermediate multiplication results
+                   but provides only a single guard bit. There is no saturation on intermediate additions.
+                   Thus, if the accumulator overflows it wraps around and distorts the result.
+                   The input signals should be scaled down to avoid intermediate overflows.
+                   Scale down the inputs by log2(min(srcALen, srcBLen)) (log2 is read as log to the base 2) times to avoid overflows,
+                   as maximum of min(srcALen, srcBLen) number of additions are carried internally.
+                   The 2.30 accumulator is right shifted by 15 bits and then saturated to 1.15 format to yield the final result.
+
+  @remark
+                   Refer to \ref arm_conv_q15() for a slower implementation of this function which uses 64-bit accumulation to avoid wrap around distortion.
+ */
+
+void arm_conv_fast_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst)
+{
+  const q15_t *pIn1;                                   /* InputA pointer */
+  const q15_t *pIn2;                                   /* InputB pointer */
+        q15_t *pOut = pDst;                            /* Output pointer */
+        q31_t sum, acc0, acc1, acc2, acc3;             /* Accumulators */
+  const q15_t *px;                                     /* Intermediate inputA pointer */
+  const q15_t *py;                                     /* Intermediate inputB pointer */
+  const q15_t *pSrc1, *pSrc2;                          /* Intermediate pointers */
+        q31_t x0, x1, x2, x3, c0;                      /* Temporary variables to hold state and coefficient values */
+        uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
+        uint32_t j, k, count, blkCnt;                  /* Loop counters */
+
+  /* The algorithm implementation is based on the lengths of the inputs. */
+  /* srcB is always made to slide across srcA. */
+  /* So srcBLen is always considered as shorter or equal to srcALen */
+  if (srcALen >= srcBLen)
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcA;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcB;
+  }
+  else
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcA;
+
+    /* srcBLen is always considered as shorter or equal to srcALen */
+    j = srcBLen;
+    srcBLen = srcALen;
+    srcALen = j;
+  }
+
+  /* conv(x,y) at n = x[n] * y[0] + x[n-1] * y[1] + x[n-2] * y[2] + ...+ x[n-N+1] * y[N -1] */
+  /* The function is internally
+   * divided into three stages according to the number of multiplications that has to be
+   * taken place between inputA samples and inputB samples. In the first stage of the
+   * algorithm, the multiplications increase by one for every iteration.
+   * In the second stage of the algorithm, srcBLen number of multiplications are done.
+   * In the third stage of the algorithm, the multiplications decrease by one
+   * for every iteration. */
+
+  /* The algorithm is implemented in three stages.
+     The loop counters of each stage is initiated here. */
+  blockSize1 = srcBLen - 1U;
+  blockSize2 = srcALen - (srcBLen - 1U);
+  blockSize3 = blockSize1;
+
+  /* --------------------------
+   * Initializations of stage1
+   * -------------------------*/
+
+  /* sum = x[0] * y[0]
+   * sum = x[0] * y[1] + x[1] * y[0]
+   * ....
+   * sum = x[0] * y[srcBlen - 1] + x[1] * y[srcBlen - 2] +...+ x[srcBLen - 1] * y[0]
+   */
+
+  /* In this stage the MAC operations are increased by 1 for every iteration.
+     The count variable holds the number of MAC operations performed */
+  count = 1U;
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  py = pIn2;
+
+
+  /* ------------------------
+   * Stage1 process
+   * ----------------------*/
+
+  /* For loop unrolling by 4, this stage is divided into two. */
+  /* First part of this stage computes the MAC operations less than 4 */
+  /* Second part of this stage computes the MAC operations greater than or equal to 4 */
+
+  /* The first part of the stage starts here */
+  while ((count < 4U) && (blockSize1 > 0U))
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+    /* Loop over number of MAC operations between
+     * inputA samples and inputB samples */
+    k = count;
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulates */
+      sum = __SMLAD(*px++, *py--, sum);
+
+      /* Decrement the loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut++ = (q15_t) (sum >> 15);
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    py = pIn2 + count;
+    px = pIn1;
+
+    /* Increment MAC count */
+    count++;
+
+    /* Decrement loop counter */
+    blockSize1--;
+  }
+
+  /* The second part of the stage starts here */
+  /* The internal loop, over count, is unrolled by 4 */
+  /* To, read the last two inputB samples using SIMD:
+   * y[srcBLen] and y[srcBLen-1] coefficients, py is decremented by 1 */
+  py = py - 1;
+
+  while (blockSize1 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+    /* Apply loop unrolling and compute 4 MACs simultaneously. */
+    k = count >> 2U;
+
+    /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+     ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulates */
+      /* x[0], x[1] are multiplied with y[srcBLen - 1], y[srcBLen - 2] respectively */
+      sum = __SMLADX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
+      /* x[2], x[3] are multiplied with y[srcBLen - 3], y[srcBLen - 4] respectively */
+      sum = __SMLADX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* For the next MAC operations, the pointer py is used without SIMD
+     * So, py is incremented by 1 */
+    py = py + 1U;
+
+    /* If the count is not a multiple of 4, compute any remaining MACs here.
+     ** No loop unrolling is used. */
+    k = count % 0x4U;
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulates */
+      sum = __SMLAD(*px++, *py--, sum);
+
+      /* Decrement the loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut++ = (q15_t) (sum >> 15);
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    py = pIn2 + (count - 1U);
+    px = pIn1;
+
+    /* Increment MAC count */
+    count++;
+
+    /* Decrement loop counter */
+    blockSize1--;
+  }
+
+  /* --------------------------
+   * Initializations of stage2
+   * ------------------------*/
+
+  /* sum = x[0] * y[srcBLen-1] + x[1] * y[srcBLen-2] +...+ x[srcBLen-1] * y[0]
+   * sum = x[1] * y[srcBLen-1] + x[2] * y[srcBLen-2] +...+ x[srcBLen] * y[0]
+   * ....
+   * sum = x[srcALen-srcBLen-2] * y[srcBLen-1] + x[srcALen] * y[srcBLen-2] +...+ x[srcALen-1] * y[0]
+   */
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  pSrc2 = pIn2 + (srcBLen - 1U);
+  py = pSrc2;
+
+  /* count is the index by which the pointer pIn1 to be incremented */
+  count = 0U;
+
+  /* --------------------
+   * Stage2 process
+   * -------------------*/
+
+  /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
+   * So, to loop unroll over blockSize2,
+   * srcBLen should be greater than or equal to 4 */
+  if (srcBLen >= 4U)
+  {
+    /* Loop unroll over blockSize2, by 4 */
+    blkCnt = blockSize2 >> 2U;
+
+    while (blkCnt > 0U)
+    {
+      py = py - 1U;
+
+      /* Set all accumulators to zero */
+      acc0 = 0;
+      acc1 = 0;
+      acc2 = 0;
+      acc3 = 0;
+
+      /* read x[0], x[1] samples */
+      x0 = read_q15x2 ((q15_t *) px);
+      /* read x[1], x[2] samples */
+      x1 = read_q15x2 ((q15_t *) px + 1);
+	  px += 2U;
+
+      /* Apply loop unrolling and compute 4 MACs simultaneously. */
+      k = srcBLen >> 2U;
+
+      /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+       ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+      do
+      {
+        /* Read the last two inputB samples using SIMD:
+         * y[srcBLen - 1] and y[srcBLen - 2] */
+        c0 = read_q15x2_da ((q15_t **) &py);
+
+        /* acc0 +=  x[0] * y[srcBLen - 1] + x[1] * y[srcBLen - 2] */
+        acc0 = __SMLADX(x0, c0, acc0);
+
+        /* acc1 +=  x[1] * y[srcBLen - 1] + x[2] * y[srcBLen - 2] */
+        acc1 = __SMLADX(x1, c0, acc1);
+
+        /* Read x[2], x[3] */
+        x2 = read_q15x2 ((q15_t *) px);
+
+        /* Read x[3], x[4] */
+        x3 = read_q15x2 ((q15_t *) px + 1);
+
+        /* acc2 +=  x[2] * y[srcBLen - 1] + x[3] * y[srcBLen - 2] */
+        acc2 = __SMLADX(x2, c0, acc2);
+
+        /* acc3 +=  x[3] * y[srcBLen - 1] + x[4] * y[srcBLen - 2] */
+        acc3 = __SMLADX(x3, c0, acc3);
+
+        /* Read y[srcBLen - 3] and y[srcBLen - 4] */
+        c0 = read_q15x2_da ((q15_t **) &py);
+
+        /* acc0 +=  x[2] * y[srcBLen - 3] + x[3] * y[srcBLen - 4] */
+        acc0 = __SMLADX(x2, c0, acc0);
+
+        /* acc1 +=  x[3] * y[srcBLen - 3] + x[4] * y[srcBLen - 4] */
+        acc1 = __SMLADX(x3, c0, acc1);
+
+        /* Read x[4], x[5] */
+        x0 = read_q15x2 ((q15_t *) px + 2);
+
+        /* Read x[5], x[6] */
+        x1 = read_q15x2 ((q15_t *) px + 3);
+		px += 4U;
+
+        /* acc2 +=  x[4] * y[srcBLen - 3] + x[5] * y[srcBLen - 4] */
+        acc2 = __SMLADX(x0, c0, acc2);
+
+        /* acc3 +=  x[5] * y[srcBLen - 3] + x[6] * y[srcBLen - 4] */
+        acc3 = __SMLADX(x1, c0, acc3);
+
+      } while (--k);
+
+      /* For the next MAC operations, SIMD is not used
+       * So, the 16 bit pointer if inputB, py is updated */
+
+      /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = srcBLen % 0x4U;
+
+      if (k == 1U)
+      {
+        /* Read y[srcBLen - 5] */
+        c0 = *(py+1);
+
+#ifdef  ARM_MATH_BIG_ENDIAN
+        c0 = c0 << 16U;
+#else
+        c0 = c0 & 0x0000FFFF;
+#endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
+
+        /* Read x[7] */
+        x3 = read_q15x2 ((q15_t *) px);
+		px++;
+
+        /* Perform the multiply-accumulates */
+        acc0 = __SMLAD(x0, c0, acc0);
+        acc1 = __SMLAD(x1, c0, acc1);
+        acc2 = __SMLADX(x1, c0, acc2);
+        acc3 = __SMLADX(x3, c0, acc3);
+      }
+
+      if (k == 2U)
+      {
+        /* Read y[srcBLen - 5], y[srcBLen - 6] */
+        c0 = read_q15x2 ((q15_t *) py);
+
+        /* Read x[7], x[8] */
+        x3 = read_q15x2 ((q15_t *) px);
+
+        /* Read x[9] */
+        x2 = read_q15x2 ((q15_t *) px + 1);
+		px += 2U;
+
+        /* Perform the multiply-accumulates */
+        acc0 = __SMLADX(x0, c0, acc0);
+        acc1 = __SMLADX(x1, c0, acc1);
+        acc2 = __SMLADX(x3, c0, acc2);
+        acc3 = __SMLADX(x2, c0, acc3);
+      }
+
+      if (k == 3U)
+      {
+        /* Read y[srcBLen - 5], y[srcBLen - 6] */
+        c0 = read_q15x2 ((q15_t *) py);
+
+        /* Read x[7], x[8] */
+        x3 = read_q15x2 ((q15_t *) px);
+
+        /* Read x[9] */
+        x2 = read_q15x2 ((q15_t *) px + 1);
+
+        /* Perform the multiply-accumulates */
+        acc0 = __SMLADX(x0, c0, acc0);
+        acc1 = __SMLADX(x1, c0, acc1);
+        acc2 = __SMLADX(x3, c0, acc2);
+        acc3 = __SMLADX(x2, c0, acc3);
+
+        /* Read y[srcBLen - 7] */
+		c0 = *(py-1);
+#ifdef  ARM_MATH_BIG_ENDIAN
+        c0 = c0 << 16U;
+#else
+        c0 = c0 & 0x0000FFFF;
+#endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
+
+        /* Read x[10] */
+        x3 =  read_q15x2 ((q15_t *) px + 2);
+		px += 3U;
+
+        /* Perform the multiply-accumulates */
+        acc0 = __SMLADX(x1, c0, acc0);
+        acc1 = __SMLAD(x2, c0, acc1);
+        acc2 = __SMLADX(x2, c0, acc2);
+        acc3 = __SMLADX(x3, c0, acc3);
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+#ifndef ARM_MATH_BIG_ENDIAN
+      write_q15x2_ia (&pOut, __PKHBT((acc0 >> 15), (acc1 >> 15), 16));
+      write_q15x2_ia (&pOut, __PKHBT((acc2 >> 15), (acc3 >> 15), 16));
+#else
+      write_q15x2_ia (&pOut, __PKHBT((acc1 >> 15), (acc0 >> 15), 16));
+      write_q15x2_ia (&pOut, __PKHBT((acc3 >> 15), (acc2 >> 15), 16));
+#endif /*#ifndef  ARM_MATH_BIG_ENDIAN*/
+
+      /* Increment the pointer pIn1 index, count by 4 */
+      count += 4U;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pSrc2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
+     ** No loop unrolling is used. */
+    blkCnt = blockSize2 % 0x4U;
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* Apply loop unrolling and compute 4 MACs simultaneously. */
+      k = srcBLen >> 2U;
+
+      /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+       ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulates */
+        sum += ((q31_t) *px++ * *py--);
+        sum += ((q31_t) *px++ * *py--);
+        sum += ((q31_t) *px++ * *py--);
+        sum += ((q31_t) *px++ * *py--);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = srcBLen % 0x4U;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulates */
+        sum += ((q31_t) *px++ * *py--);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q15_t) (sum >> 15);
+
+      /* Increment the pointer pIn1 index, count by 1 */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pSrc2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+  else
+  {
+    /* If the srcBLen is not a multiple of 4,
+     * the blockSize2 loop cannot be unrolled by 4 */
+    blkCnt = blockSize2;
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* srcBLen number of MACS should be performed */
+      k = srcBLen;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum += ((q31_t) *px++ * *py--);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q15_t) (sum >> 15);
+
+      /* Increment MAC count */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pSrc2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+
+  /* --------------------------
+   * Initializations of stage3
+   * -------------------------*/
+
+  /* sum += x[srcALen-srcBLen+1] * y[srcBLen-1] + x[srcALen-srcBLen+2] * y[srcBLen-2] +...+ x[srcALen-1] * y[1]
+   * sum += x[srcALen-srcBLen+2] * y[srcBLen-1] + x[srcALen-srcBLen+3] * y[srcBLen-2] +...+ x[srcALen-1] * y[2]
+   * ....
+   * sum +=  x[srcALen-2] * y[srcBLen-1] + x[srcALen-1] * y[srcBLen-2]
+   * sum +=  x[srcALen-1] * y[srcBLen-1]
+   */
+
+  /* In this stage the MAC operations are decreased by 1 for every iteration.
+     The blockSize3 variable holds the number of MAC operations performed */
+
+  /* Working pointer of inputA */
+  pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
+  px = pSrc1;
+
+  /* Working pointer of inputB */
+  pSrc2 = pIn2 + (srcBLen - 1U);
+  pIn2 = pSrc2 - 1U;
+  py = pIn2;
+
+  /* -------------------
+   * Stage3 process
+   * ------------------*/
+
+  /* For loop unrolling by 4, this stage is divided into two. */
+  /* First part of this stage computes the MAC operations greater than 4 */
+  /* Second part of this stage computes the MAC operations less than or equal to 4 */
+
+  /* The first part of the stage starts here */
+  j = blockSize3 >> 2U;
+
+  while ((j > 0U) && (blockSize3 > 0U))
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+    /* Apply loop unrolling and compute 4 MACs simultaneously. */
+    k = blockSize3 >> 2U;
+
+    /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+     ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+    while (k > 0U)
+    {
+      /* x[srcALen - srcBLen + 1], x[srcALen - srcBLen + 2] are multiplied
+       * with y[srcBLen - 1], y[srcBLen - 2] respectively */
+      sum = __SMLADX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
+      /* x[srcALen - srcBLen + 3], x[srcALen - srcBLen + 4] are multiplied
+       * with y[srcBLen - 3], y[srcBLen - 4] respectively */
+      sum = __SMLADX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* For the next MAC operations, the pointer py is used without SIMD
+     * So, py is incremented by 1 */
+    py = py + 1U;
+
+    /* If the blockSize3 is not a multiple of 4, compute any remaining MACs here.
+     ** No loop unrolling is used. */
+    k = blockSize3 % 0x4U;
+
+    while (k > 0U)
+    {
+      /* sum += x[srcALen - srcBLen + 5] * y[srcBLen - 5] */
+      sum = __SMLAD(*px++, *py--, sum);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut++ = (q15_t) (sum >> 15);
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    px = ++pSrc1;
+    py = pIn2;
+
+    /* Decrement  loop counter */
+    blockSize3--;
+
+    j--;
+  }
+
+  /* The second part of the stage starts here */
+  /* SIMD is not used for the next MAC operations,
+   * so pointer py is updated to read only one sample at a time */
+  py = py + 1U;
+
+  while (blockSize3 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+    /* Apply loop unrolling and compute 4 MACs simultaneously. */
+    k = blockSize3;
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulates */
+      /* sum +=  x[srcALen-1] * y[srcBLen-1] */
+      sum = __SMLAD(*px++, *py--, sum);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut++ = (q15_t) (sum >> 15);
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    px = ++pSrc1;
+    py = pSrc2;
+
+    /* Decrement the loop counter */
+    blockSize3--;
+  }
+
+}
+
+/**
+  @} end of Conv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q31.c
new file mode 100644
index 0000000..e87eddc
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_fast_q31.c
@@ -0,0 +1,558 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_conv_fast_q31.c
+ * Description:  Fast Q31 Convolution
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup Conv
+  @{
+ */
+
+/**
+  @brief         Convolution of Q31 sequences (fast version).
+  @param[in]     pSrcA      points to the first input sequence.
+  @param[in]     srcALen    length of the first input sequence.
+  @param[in]     pSrcB      points to the second input sequence.
+  @param[in]     srcBLen    length of the second input sequence.
+  @param[out]    pDst       points to the location where the output result is written.  Length srcALen+srcBLen-1.
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   This function is optimized for speed at the expense of fixed-point precision and overflow protection.
+                   The result of each 1.31 x 1.31 multiplication is truncated to 2.30 format.
+                   These intermediate results are accumulated in a 32-bit register in 2.30 format.
+                   Finally, the accumulator is saturated and converted to a 1.31 result.
+  @par
+                   The fast version has the same overflow behavior as the standard version but provides less precision since it discards the low 32 bits of each multiplication result.
+                   In order to avoid overflows completely the input signals must be scaled down.
+                   Scale down the inputs by log2(min(srcALen, srcBLen)) (log2 is read as log to the base 2) times to avoid overflows,
+                   as maximum of min(srcALen, srcBLen) number of additions are carried internally.
+  @remark
+                   Refer to \ref arm_conv_q31() for a slower implementation of this function which uses 64-bit accumulation to provide higher precision.
+ */
+
+void arm_conv_fast_q31(
+  const q31_t * pSrcA,
+        uint32_t srcALen,
+  const q31_t * pSrcB,
+        uint32_t srcBLen,
+        q31_t * pDst)
+{
+  const q31_t *pIn1;                                   /* InputA pointer */
+  const q31_t *pIn2;                                   /* InputB pointer */
+        q31_t *pOut = pDst;                            /* Output pointer */
+  const q31_t *px;                                     /* Intermediate inputA pointer */
+  const q31_t *py;                                     /* Intermediate inputB pointer */
+  const q31_t *pSrc1, *pSrc2;                          /* Intermediate pointers */
+        q31_t sum, acc0, acc1, acc2, acc3;             /* Accumulators */
+        q31_t x0, x1, x2, x3, c0;                      /* Temporary variables to hold state and coefficient values */
+        uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
+        uint32_t j, k, count, blkCnt;                  /* Loop counters */
+
+  /* The algorithm implementation is based on the lengths of the inputs. */
+  /* srcB is always made to slide across srcA. */
+  /* So srcBLen is always considered as shorter or equal to srcALen */
+  if (srcALen >= srcBLen)
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcA;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcB;
+  }
+  else
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcA;
+
+    /* srcBLen is always considered as shorter or equal to srcALen */
+    j = srcBLen;
+    srcBLen = srcALen;
+    srcALen = j;
+  }
+
+  /* conv(x,y) at n = x[n] * y[0] + x[n-1] * y[1] + x[n-2] * y[2] + ...+ x[n-N+1] * y[N -1] */
+  /* The function is internally
+   * divided into three stages according to the number of multiplications that has to be
+   * taken place between inputA samples and inputB samples. In the first stage of the
+   * algorithm, the multiplications increase by one for every iteration.
+   * In the second stage of the algorithm, srcBLen number of multiplications are done.
+   * In the third stage of the algorithm, the multiplications decrease by one
+   * for every iteration. */
+
+  /* The algorithm is implemented in three stages.
+     The loop counters of each stage is initiated here. */
+  blockSize1 = srcBLen - 1U;
+  blockSize2 = srcALen - (srcBLen - 1U);
+  blockSize3 = blockSize1;
+
+  /* --------------------------
+   * Initializations of stage1
+   * -------------------------*/
+
+  /* sum = x[0] * y[0]
+   * sum = x[0] * y[1] + x[1] * y[0]
+   * ....
+   * sum = x[0] * y[srcBlen - 1] + x[1] * y[srcBlen - 2] +...+ x[srcBLen - 1] * y[0]
+   */
+
+  /* In this stage the MAC operations are increased by 1 for every iteration.
+     The count variable holds the number of MAC operations performed */
+  count = 1U;
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  py = pIn2;
+
+
+  /* ------------------------
+   * Stage1 process
+   * ----------------------*/
+
+  /* The first stage starts here */
+  while (blockSize1 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+    /* Apply loop unrolling and compute 4 MACs simultaneously. */
+    k = count >> 2U;
+
+    /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+     ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+    while (k > 0U)
+    {
+      /* x[0] * y[srcBLen - 1] */
+      sum = (q31_t) ((((q63_t) sum << 32) +
+                      ((q63_t) *px++ * (*py--))) >> 32);
+
+      /* x[1] * y[srcBLen - 2] */
+      sum = (q31_t) ((((q63_t) sum << 32) +
+                      ((q63_t) *px++ * (*py--))) >> 32);
+
+      /* x[2] * y[srcBLen - 3] */
+      sum = (q31_t) ((((q63_t) sum << 32) +
+                      ((q63_t) *px++ * (*py--))) >> 32);
+
+      /* x[3] * y[srcBLen - 4] */
+      sum = (q31_t) ((((q63_t) sum << 32) +
+                      ((q63_t) *px++ * (*py--))) >> 32);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* If the count is not a multiple of 4, compute any remaining MACs here.
+     ** No loop unrolling is used. */
+    k = count % 0x4U;
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      sum = (q31_t) ((((q63_t) sum << 32) +
+                      ((q63_t) *px++ * (*py--))) >> 32);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut++ = sum << 1;
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    py = pIn2 + count;
+    px = pIn1;
+
+    /* Increment MAC count */
+    count++;
+
+    /* Decrement loop counter */
+    blockSize1--;
+  }
+
+  /* --------------------------
+   * Initializations of stage2
+   * ------------------------*/
+
+  /* sum = x[0] * y[srcBLen-1] + x[1] * y[srcBLen-2] +...+ x[srcBLen-1] * y[0]
+   * sum = x[1] * y[srcBLen-1] + x[2] * y[srcBLen-2] +...+ x[srcBLen] * y[0]
+   * ....
+   * sum = x[srcALen-srcBLen-2] * y[srcBLen-1] + x[srcALen] * y[srcBLen-2] +...+ x[srcALen-1] * y[0]
+   */
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  pSrc2 = pIn2 + (srcBLen - 1U);
+  py = pSrc2;
+
+  /* count is index by which the pointer pIn1 to be incremented */
+  count = 0U;
+
+  /* -------------------
+   * Stage2 process
+   * ------------------*/
+
+  /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
+   * So, to loop unroll over blockSize2,
+   * srcBLen should be greater than or equal to 4 */
+  if (srcBLen >= 4U)
+  {
+    /* Loop unroll over blockSize2, by 4 */
+    blkCnt = blockSize2 >> 2U;
+
+    while (blkCnt > 0U)
+    {
+      /* Set all accumulators to zero */
+      acc0 = 0;
+      acc1 = 0;
+      acc2 = 0;
+      acc3 = 0;
+
+      /* read x[0], x[1], x[2] samples */
+      x0 = *px++;
+      x1 = *px++;
+      x2 = *px++;
+
+      /* Apply loop unrolling and compute 4 MACs simultaneously. */
+      k = srcBLen >> 2U;
+
+      /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+       ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+      do
+      {
+        /* Read y[srcBLen - 1] sample */
+        c0 = *py--;
+        /* Read x[3] sample */
+        x3 = *px++;
+
+        /* Perform the multiply-accumulate */
+        /* acc0 +=  x[0] * y[srcBLen - 1] */
+        acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x0 * c0)) >> 32);
+        /* acc1 +=  x[1] * y[srcBLen - 1] */
+        acc1 = (q31_t) ((((q63_t) acc1 << 32) + ((q63_t) x1 * c0)) >> 32);
+        /* acc2 +=  x[2] * y[srcBLen - 1] */
+        acc2 = (q31_t) ((((q63_t) acc2 << 32) + ((q63_t) x2 * c0)) >> 32);
+        /* acc3 +=  x[3] * y[srcBLen - 1] */
+        acc3 = (q31_t) ((((q63_t) acc3 << 32) + ((q63_t) x3 * c0)) >> 32);
+
+
+        /* Read y[srcBLen - 2] sample */
+        c0 = *py--;
+        /* Read x[4] sample */
+        x0 = *px++;
+
+        /* Perform the multiply-accumulate */
+        /* acc0 +=  x[1] * y[srcBLen - 2] */
+        acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x1 * c0)) >> 32);
+        /* acc1 +=  x[2] * y[srcBLen - 2] */
+        acc1 = (q31_t) ((((q63_t) acc1 << 32) + ((q63_t) x2 * c0)) >> 32);
+        /* acc2 +=  x[3] * y[srcBLen - 2] */
+        acc2 = (q31_t) ((((q63_t) acc2 << 32) + ((q63_t) x3 * c0)) >> 32);
+        /* acc3 +=  x[4] * y[srcBLen - 2] */
+        acc3 = (q31_t) ((((q63_t) acc3 << 32) + ((q63_t) x0 * c0)) >> 32);
+
+
+        /* Read y[srcBLen - 3] sample */
+        c0 = *py--;
+        /* Read x[5] sample */
+        x1 = *px++;
+
+        /* Perform the multiply-accumulates */
+        /* acc0 +=  x[2] * y[srcBLen - 3] */
+        acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x2 * c0)) >> 32);
+        /* acc1 +=  x[3] * y[srcBLen - 3] */
+        acc1 = (q31_t) ((((q63_t) acc1 << 32) + ((q63_t) x3 * c0)) >> 32);
+        /* acc2 +=  x[4] * y[srcBLen - 3] */
+        acc2 = (q31_t) ((((q63_t) acc2 << 32) + ((q63_t) x0 * c0)) >> 32);
+        /* acc3 +=  x[5] * y[srcBLen - 3] */
+        acc3 = (q31_t) ((((q63_t) acc3 << 32) + ((q63_t) x1 * c0)) >> 32);
+
+
+        /* Read y[srcBLen - 4] sample */
+        c0 = *py--;
+        /* Read x[6] sample */
+        x2 = *px++;
+
+        /* Perform the multiply-accumulates */
+        /* acc0 +=  x[3] * y[srcBLen - 4] */
+        acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x3 * c0)) >> 32);
+        /* acc1 +=  x[4] * y[srcBLen - 4] */
+        acc1 = (q31_t) ((((q63_t) acc1 << 32) + ((q63_t) x0 * c0)) >> 32);
+        /* acc2 +=  x[5] * y[srcBLen - 4] */
+        acc2 = (q31_t) ((((q63_t) acc2 << 32) + ((q63_t) x1 * c0)) >> 32);
+        /* acc3 +=  x[6] * y[srcBLen - 4] */
+        acc3 = (q31_t) ((((q63_t) acc3 << 32) + ((q63_t) x2 * c0)) >> 32);
+
+
+      } while (--k);
+
+      /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = srcBLen % 0x4U;
+
+      while (k > 0U)
+      {
+        /* Read y[srcBLen - 5] sample */
+        c0 = *py--;
+        /* Read x[7] sample */
+        x3 = *px++;
+
+        /* Perform the multiply-accumulates */
+        /* acc0 +=  x[4] * y[srcBLen - 5] */
+        acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x0 * c0)) >> 32);
+        /* acc1 +=  x[5] * y[srcBLen - 5] */
+        acc1 = (q31_t) ((((q63_t) acc1 << 32) + ((q63_t) x1 * c0)) >> 32);
+        /* acc2 +=  x[6] * y[srcBLen - 5] */
+        acc2 = (q31_t) ((((q63_t) acc2 << 32) + ((q63_t) x2 * c0)) >> 32);
+        /* acc3 +=  x[7] * y[srcBLen - 5] */
+        acc3 = (q31_t) ((((q63_t) acc3 << 32) + ((q63_t) x3 * c0)) >> 32);
+
+        /* Reuse the present samples for the next MAC */
+        x0 = x1;
+        x1 = x2;
+        x2 = x3;
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q31_t) (acc0 << 1);
+      *pOut++ = (q31_t) (acc1 << 1);
+      *pOut++ = (q31_t) (acc2 << 1);
+      *pOut++ = (q31_t) (acc3 << 1);
+
+      /* Increment the pointer pIn1 index, count by 4 */
+      count += 4U;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pSrc2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
+     ** No loop unrolling is used. */
+    blkCnt = blockSize2 % 0x4U;
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* Apply loop unrolling and compute 4 MACs simultaneously. */
+      k = srcBLen >> 2U;
+
+      /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+       ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulates */
+        sum = (q31_t) ((((q63_t) sum << 32) +
+                        ((q63_t) *px++ * (*py--))) >> 32);
+        sum = (q31_t) ((((q63_t) sum << 32) +
+                        ((q63_t) *px++ * (*py--))) >> 32);
+        sum = (q31_t) ((((q63_t) sum << 32) +
+                        ((q63_t) *px++ * (*py--))) >> 32);
+        sum = (q31_t) ((((q63_t) sum << 32) +
+                        ((q63_t) *px++ * (*py--))) >> 32);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = srcBLen % 0x4U;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum = (q31_t) ((((q63_t) sum << 32) +
+                        ((q63_t) *px++ * (*py--))) >> 32);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = sum << 1;
+
+      /* Increment MAC count */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pSrc2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+  else
+  {
+    /* If the srcBLen is not a multiple of 4,
+     * the blockSize2 loop cannot be unrolled by 4 */
+    blkCnt = blockSize2;
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* srcBLen number of MACS should be performed */
+      k = srcBLen;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum = (q31_t) ((((q63_t) sum << 32) +
+                        ((q63_t) *px++ * (*py--))) >> 32);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = sum << 1;
+
+      /* Increment MAC count */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pSrc2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+
+
+  /* --------------------------
+   * Initializations of stage3
+   * -------------------------*/
+
+  /* sum += x[srcALen-srcBLen+1] * y[srcBLen-1] + x[srcALen-srcBLen+2] * y[srcBLen-2] +...+ x[srcALen-1] * y[1]
+   * sum += x[srcALen-srcBLen+2] * y[srcBLen-1] + x[srcALen-srcBLen+3] * y[srcBLen-2] +...+ x[srcALen-1] * y[2]
+   * ....
+   * sum +=  x[srcALen-2] * y[srcBLen-1] + x[srcALen-1] * y[srcBLen-2]
+   * sum +=  x[srcALen-1] * y[srcBLen-1]
+   */
+
+  /* In this stage the MAC operations are decreased by 1 for every iteration.
+     The blockSize3 variable holds the number of MAC operations performed */
+
+  /* Working pointer of inputA */
+  pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
+  px = pSrc1;
+
+  /* Working pointer of inputB */
+  pSrc2 = pIn2 + (srcBLen - 1U);
+  py = pSrc2;
+
+  /* -------------------
+   * Stage3 process
+   * ------------------*/
+
+  while (blockSize3 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+    /* Apply loop unrolling and compute 4 MACs simultaneously. */
+    k = blockSize3 >> 2U;
+
+    /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+     ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* sum += x[srcALen - srcBLen + 1] * y[srcBLen - 1] */
+      sum = (q31_t) ((((q63_t) sum << 32) +
+                      ((q63_t) *px++ * (*py--))) >> 32);
+
+      /* sum += x[srcALen - srcBLen + 2] * y[srcBLen - 2] */
+      sum = (q31_t) ((((q63_t) sum << 32) +
+                      ((q63_t) *px++ * (*py--))) >> 32);
+
+      /* sum += x[srcALen - srcBLen + 3] * y[srcBLen - 3] */
+      sum = (q31_t) ((((q63_t) sum << 32) +
+                      ((q63_t) *px++ * (*py--))) >> 32);
+
+      /* sum += x[srcALen - srcBLen + 4] * y[srcBLen - 4] */
+      sum = (q31_t) ((((q63_t) sum << 32) +
+                      ((q63_t) *px++ * (*py--))) >> 32);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* If the blockSize3 is not a multiple of 4, compute any remaining MACs here.
+     ** No loop unrolling is used. */
+    k = blockSize3 % 0x4U;
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      sum = (q31_t) ((((q63_t) sum << 32) +
+                      ((q63_t) *px++ * (*py--))) >> 32);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut++ = sum << 1;
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    px = ++pSrc1;
+    py = pSrc2;
+
+    /* Decrement loop counter */
+    blockSize3--;
+  }
+
+}
+
+/**
+  @} end of Conv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_opt_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_opt_q15.c
new file mode 100644
index 0000000..6ad34cd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_opt_q15.c
@@ -0,0 +1,362 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_conv_opt_q15.c
+ * Description:  Convolution of Q15 sequences
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup Conv
+  @{
+ */
+
+/**
+  @brief         Convolution of Q15 sequences.
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written.  Length srcALen+srcBLen-1.
+  @param[in]     pScratch1  points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+  @param[in]     pScratch2  points to scratch buffer of size min(srcALen, srcBLen).
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 64-bit internal accumulator.
+                   Both inputs are in 1.15 format and multiplications yield a 2.30 result.
+                   The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format.
+                   This approach provides 33 guard bits and there is no risk of overflow.
+                   The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.
+  @remark
+                   Refer to \ref arm_conv_fast_q15() for a faster but less precise version of this function.
+ */
+
+void arm_conv_opt_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst,
+        q15_t * pScratch1,
+        q15_t * pScratch2)
+{
+        q63_t acc0;                                    /* Accumulators */
+  const q15_t *pIn1;                                   /* InputA pointer */
+  const q15_t *pIn2;                                   /* InputB pointer */
+        q15_t *pOut = pDst;                            /* Output pointer */
+        q15_t *pScr1 = pScratch1;                      /* Temporary pointer for scratch1 */
+        q15_t *pScr2 = pScratch2;                      /* Temporary pointer for scratch1 */
+  const q15_t *px;                                     /* Intermediate inputA pointer */
+        q15_t *py;                                     /* Intermediate inputB pointer */
+        uint32_t j, k, blkCnt;                         /* Loop counter */
+        uint32_t tapCnt;                               /* Loop count */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q63_t acc1, acc2, acc3;                        /* Accumulators */
+        q31_t x1, x2, x3;                              /* Temporary variables to hold state and coefficient values */
+        q31_t y1, y2;                                  /* State variables */
+#endif
+
+
+  /* The algorithm implementation is based on the lengths of the inputs. */
+  /* srcB is always made to slide across srcA. */
+  /* So srcBLen is always considered as shorter or equal to srcALen */
+  if (srcALen >= srcBLen)
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcA;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcB;
+  }
+  else
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcA;
+
+    /* srcBLen is always considered as shorter or equal to srcALen */
+    j = srcBLen;
+    srcBLen = srcALen;
+    srcALen = j;
+  }
+
+  /* Pointer to take end of scratch2 buffer */
+  pScr2 = pScratch2 + srcBLen - 1;
+
+  /* points to smaller length sequence */
+  px = pIn2;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  k = srcBLen >> 2U;
+
+  /* Copy smaller length input sequence in reverse order into second scratch buffer */
+  while (k > 0U)
+  {
+    /* copy second buffer in reversal manner */
+    *pScr2-- = *px++;
+    *pScr2-- = *px++;
+    *pScr2-- = *px++;
+    *pScr2-- = *px++;
+
+    /* Decrement loop counter */
+    k--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  k = srcBLen % 0x4U;
+
+#else
+
+  /* Initialize k with number of samples */
+  k = srcBLen;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (k > 0U)
+  {
+    /* copy second buffer in reversal manner for remaining samples */
+    *pScr2-- = *px++;
+
+    /* Decrement loop counter */
+    k--;
+  }
+
+  /* Initialze temporary scratch pointer */
+  pScr1 = pScratch1;
+
+  /* Assuming scratch1 buffer is aligned by 32-bit */
+  /* Fill (srcBLen - 1U) zeros in scratch1 buffer */
+  arm_fill_q15(0, pScr1, (srcBLen - 1U));
+
+  /* Update temporary scratch pointer */
+  pScr1 += (srcBLen - 1U);
+
+  /* Copy bigger length sequence(srcALen) samples in scratch1 buffer */
+
+  /* Copy (srcALen) samples in scratch buffer */
+  arm_copy_q15(pIn1, pScr1, srcALen);
+
+  /* Update pointers */
+  pScr1 += srcALen;
+
+
+  /* Fill (srcBLen - 1U) zeros at end of scratch buffer */
+  arm_fill_q15(0, pScr1, (srcBLen - 1U));
+
+  /* Update pointer */
+  pScr1 += (srcBLen - 1U);
+
+  /* Temporary pointer for scratch2 */
+  py = pScratch2;
+
+
+  /* Initialization of pIn2 pointer */
+  pIn2 = py;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = (srcALen + srcBLen - 1U) >> 2;
+
+  while (blkCnt > 0)
+  {
+    /* Initialze temporary scratch pointer as scratch1 */
+    pScr1 = pScratch1;
+
+    /* Clear Accumlators */
+    acc0 = 0;
+    acc1 = 0;
+    acc2 = 0;
+    acc3 = 0;
+
+    /* Read two samples from scratch1 buffer */
+    x1 = read_q15x2_ia (&pScr1);
+
+    /* Read next two samples from scratch1 buffer */
+    x2 = read_q15x2_ia (&pScr1);
+
+    tapCnt = (srcBLen) >> 2U;
+
+    while (tapCnt > 0U)
+    {
+
+      /* Read four samples from smaller buffer */
+      y1 = read_q15x2_ia ((q15_t **) &pIn2);
+      y2 = read_q15x2_ia ((q15_t **) &pIn2);
+
+      /* multiply and accumlate */
+      acc0 = __SMLALD(x1, y1, acc0);
+      acc2 = __SMLALD(x2, y1, acc2);
+
+      /* pack input data */
+#ifndef ARM_MATH_BIG_ENDIAN
+      x3 = __PKHBT(x2, x1, 0);
+#else
+      x3 = __PKHBT(x1, x2, 0);
+#endif
+
+      /* multiply and accumlate */
+      acc1 = __SMLALDX(x3, y1, acc1);
+
+      /* Read next two samples from scratch1 buffer */
+      x1 = read_q15x2_ia (&pScr1);
+
+      /* multiply and accumlate */
+      acc0 = __SMLALD(x2, y2, acc0);
+      acc2 = __SMLALD(x1, y2, acc2);
+
+      /* pack input data */
+#ifndef ARM_MATH_BIG_ENDIAN
+      x3 = __PKHBT(x1, x2, 0);
+#else
+      x3 = __PKHBT(x2, x1, 0);
+#endif
+
+      acc3 = __SMLALDX(x3, y1, acc3);
+      acc1 = __SMLALDX(x3, y2, acc1);
+
+      x2 = read_q15x2_ia (&pScr1);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+      x3 = __PKHBT(x2, x1, 0);
+#else
+      x3 = __PKHBT(x1, x2, 0);
+#endif
+
+      acc3 = __SMLALDX(x3, y2, acc3);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Update scratch pointer for remaining samples of smaller length sequence */
+    pScr1 -= 4U;
+
+    /* apply same above for remaining samples of smaller length sequence */
+    tapCnt = (srcBLen) & 3U;
+
+    while (tapCnt > 0U)
+    {
+      /* accumlate the results */
+      acc0 += (*pScr1++ * *pIn2);
+      acc1 += (*pScr1++ * *pIn2);
+      acc2 += (*pScr1++ * *pIn2);
+      acc3 += (*pScr1++ * *pIn2++);
+
+      pScr1 -= 3U;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    blkCnt--;
+
+    /* Store the results in the accumulators in the destination buffer. */
+#ifndef ARM_MATH_BIG_ENDIAN
+    write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc0 >> 15), 16), __SSAT((acc1 >> 15), 16), 16));
+    write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
+#else
+    write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc1 >> 15), 16), __SSAT((acc0 >> 15), 16), 16));
+    write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc3 >> 15), 16), __SSAT((acc2 >> 15), 16), 16));
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    /* Initialization of inputB pointer */
+    pIn2 = py;
+
+    pScratch1 += 4U;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = (srcALen + srcBLen - 1U) & 0x3;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = (srcALen + srcBLen - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  /* Calculate convolution for remaining samples of Bigger length sequence */
+  while (blkCnt > 0)
+  {
+    /* Initialze temporary scratch pointer as scratch1 */
+    pScr1 = pScratch1;
+
+    /* Clear Accumlators */
+    acc0 = 0;
+
+    tapCnt = (srcBLen) >> 1U;
+
+    while (tapCnt > 0U)
+    {
+
+      /* Read next two samples from scratch1 buffer */
+      acc0 += (*pScr1++ * *pIn2++);
+      acc0 += (*pScr1++ * *pIn2++);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    tapCnt = (srcBLen) & 1U;
+
+    /* apply same above for remaining samples of smaller length sequence */
+    while (tapCnt > 0U)
+    {
+
+      /* accumlate the results */
+      acc0 += (*pScr1++ * *pIn2++);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    blkCnt--;
+
+    /* The result is in 2.30 format.  Convert to 1.15 with saturation.
+       Then store the output in the destination buffer. */
+    *pOut++ = (q15_t) (__SSAT((acc0 >> 15), 16));
+
+    /* Initialization of inputB pointer */
+    pIn2 = py;
+
+    pScratch1 += 1U;
+  }
+
+}
+
+/**
+  @} end of Conv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_opt_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_opt_q7.c
new file mode 100644
index 0000000..fb9e2ec
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_opt_q7.c
@@ -0,0 +1,360 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_conv_opt_q7.c
+ * Description:  Convolution of Q7 sequences
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup Conv
+  @{
+ */
+
+/**
+  @brief         Convolution of Q7 sequences.
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written.  Length srcALen+srcBLen-1.
+  @param[in]     pScratch1  points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+  @param[in]     pScratch2  points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen).
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 32-bit internal accumulator.
+                   Both the inputs are represented in 1.7 format and multiplications yield a 2.14 result.
+                   The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format.
+                   This approach provides 17 guard bits and there is no risk of overflow as long as <code>max(srcALen, srcBLen)<131072</code>.
+                   The 18.14 result is then truncated to 18.7 format by discarding the low 7 bits and then saturated to 1.7 format.
+ */
+
+void arm_conv_opt_q7(
+  const q7_t * pSrcA,
+        uint32_t srcALen,
+  const q7_t * pSrcB,
+        uint32_t srcBLen,
+        q7_t * pDst,
+        q15_t * pScratch1,
+        q15_t * pScratch2)
+{
+        q15_t *pScr1 = pScratch1;                      /* Temporary pointer for scratch */
+        q15_t *pScr2 = pScratch2;                      /* Temporary pointer for scratch */
+        q15_t x4;                                      /* Temporary input variable */
+        q15_t *py;                                     /* Temporary input2 pointer */
+        q31_t acc0, acc1, acc2, acc3;                  /* Accumulators */
+  const q7_t *pIn1, *pIn2;                             /* InputA and inputB pointer */
+        uint32_t j, k, blkCnt, tapCnt;                 /* Loop counter */
+        q31_t x1, x2, x3, y1;                          /* Temporary input variables */
+  const q7_t *px;                                      /* Temporary input1 pointer */
+        q7_t *pOut = pDst;                             /* Output pointer */
+        q7_t out0, out1, out2, out3;                   /* Temporary variables */
+
+  /* The algorithm implementation is based on the lengths of the inputs. */
+  /* srcB is always made to slide across srcA. */
+  /* So srcBLen is always considered as shorter or equal to srcALen */
+  if (srcALen >= srcBLen)
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcA;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcB;
+  }
+  else
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcA;
+
+    /* srcBLen is always considered as shorter or equal to srcALen */
+    j = srcBLen;
+    srcBLen = srcALen;
+    srcALen = j;
+  }
+
+  /* points to smaller length sequence */
+  px = pIn2 + srcBLen - 1;
+
+  /* Apply loop unrolling and do 4 Copies simultaneously. */
+  k = srcBLen >> 2U;
+
+  /* First part of the processing with loop unrolling copies 4 data points at a time.
+   ** a second loop below copies for the remaining 1 to 3 samples. */
+  while (k > 0U)
+  {
+    /* copy second buffer in reversal manner */
+    x4 = (q15_t) *px--;
+    *pScr2++ = x4;
+    x4 = (q15_t) *px--;
+    *pScr2++ = x4;
+    x4 = (q15_t) *px--;
+    *pScr2++ = x4;
+    x4 = (q15_t) *px--;
+    *pScr2++ = x4;
+
+    /* Decrement loop counter */
+    k--;
+  }
+
+  /* If the count is not a multiple of 4, copy remaining samples here.
+   ** No loop unrolling is used. */
+  k = srcBLen % 0x4U;
+
+  while (k > 0U)
+  {
+    /* copy second buffer in reversal manner for remaining samples */
+    x4 = (q15_t) *px--;
+    *pScr2++ = x4;
+
+    /* Decrement loop counter */
+    k--;
+  }
+
+  /* Fill (srcBLen - 1U) zeros in scratch buffer */
+  arm_fill_q15(0, pScr1, (srcBLen - 1U));
+
+  /* Update temporary scratch pointer */
+  pScr1 += (srcBLen - 1U);
+
+  /* Copy (srcALen) samples in scratch buffer */
+  /* Apply loop unrolling and do 4 Copies simultaneously. */
+  k = srcALen >> 2U;
+
+  /* First part of the processing with loop unrolling copies 4 data points at a time.
+   ** a second loop below copies for the remaining 1 to 3 samples. */
+  while (k > 0U)
+  {
+    /* copy second buffer in reversal manner */
+    x4 = (q15_t) *pIn1++;
+    *pScr1++ = x4;
+    x4 = (q15_t) *pIn1++;
+    *pScr1++ = x4;
+    x4 = (q15_t) *pIn1++;
+    *pScr1++ = x4;
+    x4 = (q15_t) *pIn1++;
+    *pScr1++ = x4;
+
+    /* Decrement loop counter */
+    k--;
+  }
+
+  /* If the count is not a multiple of 4, copy remaining samples here.
+   ** No loop unrolling is used. */
+  k = srcALen % 0x4U;
+
+  while (k > 0U)
+  {
+    /* copy second buffer in reversal manner for remaining samples */
+    x4 = (q15_t) * pIn1++;
+    *pScr1++ = x4;
+
+    /* Decrement the loop counter */
+    k--;
+  }
+
+  /* Fill (srcBLen - 1U) zeros at end of scratch buffer */
+  arm_fill_q15(0, pScr1, (srcBLen - 1U));
+
+  /* Update pointer */
+  pScr1 += (srcBLen - 1U);
+
+  /* Temporary pointer for scratch2 */
+  py = pScratch2;
+
+  /* Initialization of pIn2 pointer */
+  pIn2 = (q7_t *) py;
+
+  pScr2 = py;
+
+  /* Actual convolution process starts here */
+  blkCnt = (srcALen + srcBLen - 1U) >> 2U;
+
+  while (blkCnt > 0)
+  {
+    /* Initialze temporary scratch pointer as scratch1 */
+    pScr1 = pScratch1;
+
+    /* Clear Accumlators */
+    acc0 = 0;
+    acc1 = 0;
+    acc2 = 0;
+    acc3 = 0;
+
+    /* Read two samples from scratch1 buffer */
+    x1 = read_q15x2_ia (&pScr1);
+
+    /* Read next two samples from scratch1 buffer */
+    x2 = read_q15x2_ia (&pScr1);
+
+    tapCnt = (srcBLen) >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read four samples from smaller buffer */
+      y1 = read_q15x2_ia (&pScr2);
+
+      /* multiply and accumlate */
+      acc0 = __SMLAD(x1, y1, acc0);
+      acc2 = __SMLAD(x2, y1, acc2);
+
+      /* pack input data */
+#ifndef ARM_MATH_BIG_ENDIAN
+      x3 = __PKHBT(x2, x1, 0);
+#else
+      x3 = __PKHBT(x1, x2, 0);
+#endif
+
+      /* multiply and accumlate */
+      acc1 = __SMLADX(x3, y1, acc1);
+
+      /* Read next two samples from scratch1 buffer */
+      x1 = read_q15x2_ia (&pScr1);
+
+      /* pack input data */
+#ifndef ARM_MATH_BIG_ENDIAN
+      x3 = __PKHBT(x1, x2, 0);
+#else
+      x3 = __PKHBT(x2, x1, 0);
+#endif
+
+      acc3 = __SMLADX(x3, y1, acc3);
+
+      /* Read four samples from smaller buffer */
+      y1 = read_q15x2_ia (&pScr2);
+
+      acc0 = __SMLAD(x2, y1, acc0);
+
+      acc2 = __SMLAD(x1, y1, acc2);
+
+      acc1 = __SMLADX(x3, y1, acc1);
+
+      x2 = read_q15x2_ia (&pScr1);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+      x3 = __PKHBT(x2, x1, 0);
+#else
+      x3 = __PKHBT(x1, x2, 0);
+#endif
+
+      acc3 = __SMLADX(x3, y1, acc3);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Update scratch pointer for remaining samples of smaller length sequence */
+    pScr1 -= 4U;
+
+    /* apply same above for remaining samples of smaller length sequence */
+    tapCnt = (srcBLen) & 3U;
+
+    while (tapCnt > 0U)
+    {
+      /* accumlate the results */
+      acc0 += (*pScr1++ * *pScr2);
+      acc1 += (*pScr1++ * *pScr2);
+      acc2 += (*pScr1++ * *pScr2);
+      acc3 += (*pScr1++ * *pScr2++);
+
+      pScr1 -= 3U;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    blkCnt--;
+
+    /* Store the result in the accumulator in the destination buffer. */
+    out0 = (q7_t) (__SSAT(acc0 >> 7U, 8));
+    out1 = (q7_t) (__SSAT(acc1 >> 7U, 8));
+    out2 = (q7_t) (__SSAT(acc2 >> 7U, 8));
+    out3 = (q7_t) (__SSAT(acc3 >> 7U, 8));
+
+    write_q7x4_ia (&pOut, __PACKq7(out0, out1, out2, out3));
+
+    /* Initialization of inputB pointer */
+    pScr2 = py;
+
+    pScratch1 += 4U;
+  }
+
+  blkCnt = (srcALen + srcBLen - 1U) & 0x3;
+
+  /* Calculate convolution for remaining samples of Bigger length sequence */
+  while (blkCnt > 0)
+  {
+    /* Initialze temporary scratch pointer as scratch1 */
+    pScr1 = pScratch1;
+
+    /* Clear Accumlators */
+    acc0 = 0;
+
+    tapCnt = (srcBLen) >> 1U;
+
+    while (tapCnt > 0U)
+    {
+      acc0 += (*pScr1++ * *pScr2++);
+      acc0 += (*pScr1++ * *pScr2++);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    tapCnt = (srcBLen) & 1U;
+
+    /* apply same above for remaining samples of smaller length sequence */
+    while (tapCnt > 0U)
+    {
+      /* accumlate the results */
+      acc0 += (*pScr1++ * *pScr2++);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    blkCnt--;
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut++ = (q7_t) (__SSAT(acc0 >> 7U, 8));
+
+    /* Initialization of inputB pointer */
+    pScr2 = py;
+
+    pScratch1 += 1U;
+  }
+
+}
+
+/**
+  @} end of Conv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_f32.c
new file mode 100644
index 0000000..e25f9ab
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_f32.c
@@ -0,0 +1,676 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_conv_partial_f32.c
+ * Description:  Partial convolution of floating-point sequences
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @defgroup PartialConv Partial Convolution
+
+  Partial Convolution is equivalent to Convolution except that a subset of the output samples is generated.
+  Each function has two additional arguments.
+  <code>firstIndex</code> specifies the starting index of the subset of output samples.
+  <code>numPoints</code> is the number of output samples to compute.
+  The function computes the output in the range
+  <code>[firstIndex, ..., firstIndex+numPoints-1]</code>.
+  The output array <code>pDst</code> contains <code>numPoints</code> values.
+
+  The allowable range of output indices is [0 srcALen+srcBLen-2].
+  If the requested subset does not fall in this range then the functions return ARM_MATH_ARGUMENT_ERROR.
+  Otherwise the functions return ARM_MATH_SUCCESS.
+  \note Refer to \ref arm_conv_f32() for details on fixed point behavior.
+
+  @par           Fast Versions
+                   Fast versions are supported for Q31 and Q15 of partial convolution.
+                   Cycles for Fast versions are less compared to Q31 and Q15 of partial conv and the design requires
+                   the input signals should be scaled down to avoid intermediate overflows.
+
+  @par           Opt Versions
+                   Opt versions are supported for Q15 and Q7. Design uses internal scratch buffer for getting good optimisation.
+                   These versions are optimised in cycles and consumes more memory (Scratch memory) compared to Q15 and Q7 versions of partial convolution
+ */
+
+/**
+  @addtogroup PartialConv
+  @{
+ */
+
+/**
+  @brief         Partial convolution of floating-point sequences.
+  @param[in]     pSrcA       points to the first input sequence
+  @param[in]     srcALen     length of the first input sequence
+  @param[in]     pSrcB       points to the second input sequence
+  @param[in]     srcBLen     length of the second input sequence
+  @param[out]    pDst        points to the location where the output result is written
+  @param[in]     firstIndex  is the first output sample to start with
+  @param[in]     numPoints   is the number of output points to be computed
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : requested subset is not in the range [0 srcALen+srcBLen-2]
+ */
+
+arm_status arm_conv_partial_f32(
+  const float32_t * pSrcA,
+        uint32_t srcALen,
+  const float32_t * pSrcB,
+        uint32_t srcBLen,
+        float32_t * pDst,
+        uint32_t firstIndex,
+        uint32_t numPoints)
+{
+
+#if (1)
+//#if !defined(ARM_MATH_CM0_FAMILY)
+
+  const float32_t *pIn1 = pSrcA;                       /* InputA pointer */
+  const float32_t *pIn2 = pSrcB;                       /* InputB pointer */
+        float32_t *pOut = pDst;                        /* Output pointer */
+  const float32_t *px;                                 /* Intermediate inputA pointer */
+  const float32_t *py;                                 /* Intermediate inputB pointer */
+  const float32_t *pSrc1, *pSrc2;                      /* Intermediate pointers */
+        float32_t sum;                                 /* Accumulator */
+        uint32_t j, k, count, blkCnt, check;
+        int32_t blockSize1, blockSize2, blockSize3;    /* Loop counters */
+        arm_status status;                             /* Status of Partial convolution */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        float32_t acc0, acc1, acc2, acc3;              /* Accumulator */
+        float32_t x0, x1, x2, x3, c0;                  /* Temporary variables */
+#endif
+
+  /* Check for range of output samples to be calculated */
+  if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
+  {
+    /* Set status as ARM_MATH_ARGUMENT_ERROR */
+    status = ARM_MATH_ARGUMENT_ERROR;
+  }
+  else
+  {
+    /* The algorithm implementation is based on the lengths of the inputs. */
+    /* srcB is always made to slide across srcA. */
+    /* So srcBLen is always considered as shorter or equal to srcALen */
+    if (srcALen >= srcBLen)
+    {
+      /* Initialization of inputA pointer */
+      pIn1 = pSrcA;
+
+      /* Initialization of inputB pointer */
+      pIn2 = pSrcB;
+    }
+    else
+    {
+      /* Initialization of inputA pointer */
+      pIn1 = pSrcB;
+
+      /* Initialization of inputB pointer */
+      pIn2 = pSrcA;
+
+      /* srcBLen is always considered as shorter or equal to srcALen */
+      j = srcBLen;
+      srcBLen = srcALen;
+      srcALen = j;
+    }
+
+    /* Conditions to check which loopCounter holds
+     * the first and last indices of the output samples to be calculated. */
+    check = firstIndex + numPoints;
+    blockSize3 = ((int32_t)check > (int32_t)srcALen) ? (int32_t)check - (int32_t)srcALen : 0;
+    blockSize3 = ((int32_t)firstIndex > (int32_t)srcALen - 1) ? blockSize3 - (int32_t)firstIndex + (int32_t)srcALen : blockSize3;
+    blockSize1 = ((int32_t) srcBLen - 1) - (int32_t) firstIndex;
+    blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 : (int32_t) numPoints) : 0;
+    blockSize2 = ((int32_t) check - blockSize3) - (blockSize1 + (int32_t) firstIndex);
+    blockSize2 = (blockSize2 > 0) ? blockSize2 : 0;
+
+    /* conv(x,y) at n = x[n] * y[0] + x[n-1] * y[1] + x[n-2] * y[2] + ...+ x[n-N+1] * y[N -1] */
+    /* The function is internally
+     * divided into three stages according to the number of multiplications that has to be
+     * taken place between inputA samples and inputB samples. In the first stage of the
+     * algorithm, the multiplications increase by one for every iteration.
+     * In the second stage of the algorithm, srcBLen number of multiplications are done.
+     * In the third stage of the algorithm, the multiplications decrease by one
+     * for every iteration. */
+
+    /* Set the output pointer to point to the firstIndex
+     * of the output sample to be calculated. */
+    pOut = pDst + firstIndex;
+
+    /* --------------------------
+     * Initializations of stage1
+     * -------------------------*/
+
+    /* sum = x[0] * y[0]
+     * sum = x[0] * y[1] + x[1] * y[0]
+     * ....
+     * sum = x[0] * y[srcBlen - 1] + x[1] * y[srcBlen - 2] +...+ x[srcBLen - 1] * y[0]
+     */
+
+    /* In this stage the MAC operations are increased by 1 for every iteration.
+       The count variable holds the number of MAC operations performed.
+       Since the partial convolution starts from firstIndex
+       Number of Macs to be performed is firstIndex + 1 */
+    count = 1U + firstIndex;
+
+    /* Working pointer of inputA */
+    px = pIn1;
+
+    /* Working pointer of inputB */
+    pSrc1 = pIn2 + firstIndex;
+    py = pSrc1;
+
+    /* ------------------------
+     * Stage1 process
+     * ----------------------*/
+
+    /* The first stage starts here */
+    while (blockSize1 > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0.0f;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+      /* Loop unrolling: Compute 4 outputs at a time */
+      k = count >> 2U;
+
+      while (k > 0U)
+      {
+        /* x[0] * y[srcBLen - 1] */
+        sum += *px++ * *py--;
+
+        /* x[1] * y[srcBLen - 2] */
+        sum += *px++ * *py--;
+
+        /* x[2] * y[srcBLen - 3] */
+        sum += *px++ * *py--;
+
+        /* x[3] * y[srcBLen - 4] */
+        sum += *px++ * *py--;
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      k = count % 0x4U;
+
+#else
+
+      /* Initialize k with number of samples */
+      k = count;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum += *px++ * *py--;
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = sum;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      py = ++pSrc1;
+      px = pIn1;
+
+      /* Increment MAC count */
+      count++;
+
+      /* Decrement loop counter */
+      blockSize1--;
+    }
+
+    /* --------------------------
+     * Initializations of stage2
+     * ------------------------*/
+
+    /* sum = x[0] * y[srcBLen-1] + x[1] * y[srcBLen-2] +...+ x[srcBLen-1] * y[0]
+     * sum = x[1] * y[srcBLen-1] + x[2] * y[srcBLen-2] +...+ x[srcBLen] * y[0]
+     * ....
+     * sum = x[srcALen-srcBLen-2] * y[srcBLen-1] + x[srcALen] * y[srcBLen-2] +...+ x[srcALen-1] * y[0]
+     */
+
+    /* Working pointer of inputA */
+    if ((int32_t)firstIndex - (int32_t)srcBLen + 1 > 0)
+    {
+      pSrc1 = pIn1 + firstIndex - srcBLen + 1;
+    }
+    else
+    {
+      pSrc1 = pIn1;
+    }
+    px = pSrc1;
+
+    /* Working pointer of inputB */
+    pSrc2 = pIn2 + (srcBLen - 1U);
+    py = pSrc2;
+
+    /* count is index by which the pointer pIn1 to be incremented */
+    count = 0U;
+
+    /* -------------------
+     * Stage2 process
+     * ------------------*/
+
+    /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
+     * So, to loop unroll over blockSize2,
+     * srcBLen should be greater than or equal to 4 */
+    if (srcBLen >= 4U)
+    {
+#if defined (ARM_MATH_LOOPUNROLL)
+
+      /* Loop unrolling: Compute 4 outputs at a time */
+      blkCnt = ((uint32_t) blockSize2 >> 2U);
+
+      while (blkCnt > 0U)
+      {
+        /* Set all accumulators to zero */
+        acc0 = 0.0f;
+        acc1 = 0.0f;
+        acc2 = 0.0f;
+        acc3 = 0.0f;
+
+        /* read x[0], x[1], x[2] samples */
+        x0 = *px++;
+        x1 = *px++;
+        x2 = *px++;
+
+        /* Apply loop unrolling and compute 4 MACs simultaneously. */
+        k = srcBLen >> 2U;
+
+        /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+         ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+        do
+        {
+          /* Read y[srcBLen - 1] sample */
+          c0 = *py--;
+          /* Read x[3] sample */
+          x3 = *px++;
+
+          /* Perform the multiply-accumulate */
+          /* acc0 +=  x[0] * y[srcBLen - 1] */
+          acc0 += x0 * c0;
+          /* acc1 +=  x[1] * y[srcBLen - 1] */
+          acc1 += x1 * c0;
+          /* acc2 +=  x[2] * y[srcBLen - 1] */
+          acc2 += x2 * c0;
+          /* acc3 +=  x[3] * y[srcBLen - 1] */
+          acc3 += x3 * c0;
+
+          /* Read y[srcBLen - 2] sample */
+          c0 = *py--;
+          /* Read x[4] sample */
+          x0 = *px++;
+
+          /* Perform the multiply-accumulate */
+          /* acc0 +=  x[1] * y[srcBLen - 2] */
+          acc0 += x1 * c0;
+          /* acc1 +=  x[2] * y[srcBLen - 2] */
+          acc1 += x2 * c0;
+          /* acc2 +=  x[3] * y[srcBLen - 2] */
+          acc2 += x3 * c0;
+          /* acc3 +=  x[4] * y[srcBLen - 2] */
+          acc3 += x0 * c0;
+
+          /* Read y[srcBLen - 3] sample */
+          c0 = *py--;
+          /* Read x[5] sample */
+          x1 = *px++;
+
+          /* Perform the multiply-accumulate */
+          /* acc0 +=  x[2] * y[srcBLen - 3] */
+          acc0 += x2 * c0;
+          /* acc1 +=  x[3] * y[srcBLen - 2] */
+          acc1 += x3 * c0;
+          /* acc2 +=  x[4] * y[srcBLen - 2] */
+          acc2 += x0 * c0;
+          /* acc3 +=  x[5] * y[srcBLen - 2] */
+          acc3 += x1 * c0;
+
+          /* Read y[srcBLen - 4] sample */
+          c0 = *py--;
+          /* Read x[6] sample */
+          x2 = *px++;
+
+          /* Perform the multiply-accumulate */
+          /* acc0 +=  x[3] * y[srcBLen - 4] */
+          acc0 += x3 * c0;
+          /* acc1 +=  x[4] * y[srcBLen - 4] */
+          acc1 += x0 * c0;
+          /* acc2 +=  x[5] * y[srcBLen - 4] */
+          acc2 += x1 * c0;
+          /* acc3 +=  x[6] * y[srcBLen - 4] */
+          acc3 += x2 * c0;
+
+        } while (--k);
+
+        /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+         ** No loop unrolling is used. */
+        k = srcBLen % 0x4U;
+
+        while (k > 0U)
+        {
+          /* Read y[srcBLen - 5] sample */
+          c0 = *py--;
+          /* Read x[7] sample */
+          x3 = *px++;
+
+          /* Perform the multiply-accumulates */
+          /* acc0 +=  x[4] * y[srcBLen - 5] */
+          acc0 += x0 * c0;
+          /* acc1 +=  x[5] * y[srcBLen - 5] */
+          acc1 += x1 * c0;
+          /* acc2 +=  x[6] * y[srcBLen - 5] */
+          acc2 += x2 * c0;
+          /* acc3 +=  x[7] * y[srcBLen - 5] */
+          acc3 += x3 * c0;
+
+          /* Reuse the present samples for the next MAC */
+          x0 = x1;
+          x1 = x2;
+          x2 = x3;
+
+          /* Decrement the loop counter */
+          k--;
+        }
+
+        /* Store the result in the accumulator in the destination buffer. */
+        *pOut++ = acc0;
+        *pOut++ = acc1;
+        *pOut++ = acc2;
+        *pOut++ = acc3;
+
+        /* Increment the pointer pIn1 index, count by 4 */
+        count += 4U;
+
+        /* Update the inputA and inputB pointers for next MAC calculation */
+        px = pSrc1 + count;
+        py = pSrc2;
+
+        /* Decrement loop counter */
+        blkCnt--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      blkCnt = (uint32_t) blockSize2 % 0x4U;
+
+#else
+
+      /* Initialize blkCnt with number of samples */
+      blkCnt = blockSize2;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (blkCnt > 0U)
+      {
+        /* Accumulator is made zero for every iteration */
+        sum = 0.0f;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+        /* Loop unrolling: Compute 4 outputs at a time */
+        k = srcBLen >> 2U;
+
+        while (k > 0U)
+        {
+          /* Perform the multiply-accumulates */
+          sum += *px++ * *py--;
+          sum += *px++ * *py--;
+          sum += *px++ * *py--;
+          sum += *px++ * *py--;
+
+          /* Decrement loop counter */
+          k--;
+        }
+
+        /* Loop unrolling: Compute remaining outputs */
+        k = srcBLen % 0x4U;
+
+#else
+
+        /* Initialize blkCnt with number of samples */
+        k = srcBLen;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+        while (k > 0U)
+        {
+          /* Perform the multiply-accumulate */
+          sum += *px++ * *py--;
+
+          /* Decrement loop counter */
+          k--;
+        }
+
+        /* Store the result in the accumulator in the destination buffer. */
+        *pOut++ = sum;
+
+        /* Increment MAC count */
+        count++;
+
+        /* Update the inputA and inputB pointers for next MAC calculation */
+        px = pSrc1 + count;
+        py = pSrc2;
+
+        /* Decrement loop counter */
+        blkCnt--;
+      }
+    }
+    else
+    {
+      /* If the srcBLen is not a multiple of 4,
+       * the blockSize2 loop cannot be unrolled by 4 */
+      blkCnt = (uint32_t) blockSize2;
+
+      while (blkCnt > 0U)
+      {
+        /* Accumulator is made zero for every iteration */
+        sum = 0.0f;
+
+        /* srcBLen number of MACS should be performed */
+        k = srcBLen;
+
+        while (k > 0U)
+        {
+          /* Perform the multiply-accumulate */
+          sum += *px++ * *py--;
+
+          /* Decrement loop counter */
+          k--;
+        }
+
+        /* Store the result in the accumulator in the destination buffer. */
+        *pOut++ = sum;
+
+        /* Increment the MAC count */
+        count++;
+
+        /* Update the inputA and inputB pointers for next MAC calculation */
+        px = pSrc1 + count;
+        py = pSrc2;
+
+        /* Decrement the loop counter */
+        blkCnt--;
+      }
+    }
+
+
+    /* --------------------------
+     * Initializations of stage3
+     * -------------------------*/
+
+    /* sum += x[srcALen-srcBLen+1] * y[srcBLen-1] + x[srcALen-srcBLen+2] * y[srcBLen-2] +...+ x[srcALen-1] * y[1]
+     * sum += x[srcALen-srcBLen+2] * y[srcBLen-1] + x[srcALen-srcBLen+3] * y[srcBLen-2] +...+ x[srcALen-1] * y[2]
+     * ....
+     * sum +=  x[srcALen-2] * y[srcBLen-1] + x[srcALen-1] * y[srcBLen-2]
+     * sum +=  x[srcALen-1] * y[srcBLen-1]
+     */
+
+    /* In this stage the MAC operations are decreased by 1 for every iteration.
+       The blockSize3 variable holds the number of MAC operations performed */
+    count = srcBLen - 1U;
+
+    /* Working pointer of inputA */
+    pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
+    px = pSrc1;
+
+    /* Working pointer of inputB */
+    pSrc2 = pIn2 + (srcBLen - 1U);
+    py = pSrc2;
+
+    /* -------------------
+     * Stage3 process
+     * ------------------*/
+
+    while (blockSize3 > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0.0f;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+      /* Loop unrolling: Compute 4 outputs at a time */
+      k = count >> 2U;
+
+      while (k > 0U)
+      {
+        /* sum += x[srcALen - srcBLen + 1] * y[srcBLen - 1] */
+        sum += *px++ * *py--;
+
+        /* sum += x[srcALen - srcBLen + 2] * y[srcBLen - 2] */
+        sum += *px++ * *py--;
+
+        /* sum += x[srcALen - srcBLen + 3] * y[srcBLen - 3] */
+        sum += *px++ * *py--;
+
+        /* sum += x[srcALen - srcBLen + 4] * y[srcBLen - 4] */
+        sum += *px++ * *py--;
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      k = count % 0x4U;
+
+#else
+
+      /* Initialize blkCnt with number of samples */
+      k = count;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        /* sum +=  x[srcALen-1] * y[srcBLen-1] */
+        sum += *px++ * *py--;
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = sum;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = ++pSrc1;
+      py = pSrc2;
+
+      /* Decrement MAC count */
+      count--;
+
+      /* Decrement the loop counter */
+      blockSize3--;
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+
+#else
+/* alternate version for CM0_FAMILY */
+
+  const float32_t *pIn1 = pSrcA;                       /* InputA pointer */
+  const float32_t *pIn2 = pSrcB;                       /* InputB pointer */
+        float32_t sum;                                 /* Accumulator */
+        uint32_t i, j;                                 /* Loop counters */
+        arm_status status;                             /* Status of Partial convolution */
+
+  /* Check for range of output samples to be calculated */
+  if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
+  {
+    /* Set status as ARM_MATH_ARGUMENT_ERROR */
+    status = ARM_MATH_ARGUMENT_ERROR;
+  }
+  else
+  {
+    /* Loop to calculate convolution for output length number of values */
+    for (i = firstIndex; i <= (firstIndex + numPoints - 1); i++)
+    {
+      /* Initialize sum with zero to carry on MAC operations */
+      sum = 0.0f;
+
+      /* Loop to perform MAC operations according to convolution equation */
+      for (j = 0U; j <= i; j++)
+      {
+        /* Check the array limitations */
+        if (((i - j) < srcBLen) && (j < srcALen))
+        {
+          /* z[i] += x[i-j] * y[j] */
+          sum += ( pIn1[j] * pIn2[i - j]);
+        }
+      }
+
+      /* Store the output in the destination buffer */
+      pDst[i] = sum;
+    }
+
+    /* Set status as ARM_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+
+#endif /* #if !defined(ARM_MATH_CM0_FAMILY) */
+
+}
+
+/**
+  @} end of PartialConv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_fast_opt_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_fast_opt_q15.c
new file mode 100644
index 0000000..7166b57
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_fast_opt_q15.c
@@ -0,0 +1,387 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_conv_partial_fast_opt_q15.c
+ * Description:  Fast Q15 Partial convolution
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup PartialConv
+  @{
+ */
+
+/**
+  @brief         Partial convolution of Q15 sequences (fast version).
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written
+  @param[in]     firstIndex is the first output sample to start with
+  @param[in]     numPoints  is the number of output points to be computed
+  @param[in]     pScratch1  points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2
+  @param[in]     pScratch2  points to scratch buffer of size min(srcALen, srcBLen)
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : requested subset is not in the range [0 srcALen+srcBLen-2]
+
+  @remark
+                   Refer to \ref arm_conv_partial_q15() for a slower implementation of this function which uses a 64-bit accumulator to avoid wrap around distortion.
+ */
+
+arm_status arm_conv_partial_fast_opt_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst,
+        uint32_t firstIndex,
+        uint32_t numPoints,
+        q15_t * pScratch1,
+        q15_t * pScratch2)
+{
+        q15_t *pOut = pDst;                            /* Output pointer */
+        q15_t *pScr1 = pScratch1;                      /* Temporary pointer for scratch1 */
+        q15_t *pScr2 = pScratch2;                      /* Temporary pointer for scratch1 */
+        q31_t acc0;                                    /* Accumulator */
+  const q15_t *pIn1;                                   /* InputA pointer */
+  const q15_t *pIn2;                                   /* InputB pointer */
+  const q15_t *px;                                     /* Intermediate inputA pointer */
+        q15_t *py;                                     /* Intermediate inputB pointer */
+        uint32_t j, k, blkCnt;                         /* Loop counter */
+        uint32_t tapCnt;                               /* Loop count */
+        arm_status status;                             /* Status variable */
+        q31_t x1;                                      /* Temporary variables to hold state and coefficient values */
+        q31_t y1;                                      /* State variables */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q31_t acc1, acc2, acc3;                        /* Accumulator */
+        q31_t x2, x3;                                  /* Temporary variables to hold state and coefficient values */
+        q31_t y2;                                      /* State variables */
+#endif
+
+  /* Check for range of output samples to be calculated */
+  if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
+  {
+    /* Set status as ARM_MATH_ARGUMENT_ERROR */
+    status = ARM_MATH_ARGUMENT_ERROR;
+  }
+  else
+  {
+    /* The algorithm implementation is based on the lengths of the inputs. */
+    /* srcB is always made to slide across srcA. */
+    /* So srcBLen is always considered as shorter or equal to srcALen */
+    if (srcALen >= srcBLen)
+    {
+      /* Initialization of inputA pointer */
+      pIn1 = pSrcA;
+
+      /* Initialization of inputB pointer */
+      pIn2 = pSrcB;
+    }
+    else
+    {
+      /* Initialization of inputA pointer */
+      pIn1 = pSrcB;
+
+      /* Initialization of inputB pointer */
+      pIn2 = pSrcA;
+
+      /* srcBLen is always considered as shorter or equal to srcALen */
+      j = srcBLen;
+      srcBLen = srcALen;
+      srcALen = j;
+    }
+
+    /* Temporary pointer for scratch2 */
+    py = pScratch2;
+
+    /* pointer to take end of scratch2 buffer */
+    pScr2 = pScratch2 + srcBLen - 1;
+
+    /* points to smaller length sequence */
+    px = pIn2;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    k = srcBLen >> 2U;
+
+    /* Copy smaller length input sequence in reverse order into second scratch buffer */
+    while (k > 0U)
+    {
+      /* copy second buffer in reversal manner */
+      *pScr2-- = *px++;
+      *pScr2-- = *px++;
+      *pScr2-- = *px++;
+      *pScr2-- = *px++;
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    k = srcBLen % 0x4U;
+
+#else
+
+    /* Initialize k with number of samples */
+    k = srcBLen;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (k > 0U)
+    {
+      /* copy second buffer in reversal manner for remaining samples */
+      *pScr2-- = *px++;
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Initialze temporary scratch pointer */
+    pScr1 = pScratch1;
+
+    /* Assuming scratch1 buffer is aligned by 32-bit */
+    /* Fill (srcBLen - 1U) zeros in scratch buffer */
+    arm_fill_q15(0, pScr1, (srcBLen - 1U));
+
+    /* Update temporary scratch pointer */
+    pScr1 += (srcBLen - 1U);
+
+    /* Copy bigger length sequence(srcALen) samples in scratch1 buffer */
+
+    /* Copy (srcALen) samples in scratch buffer */
+    arm_copy_q15(pIn1, pScr1, srcALen);
+
+    /* Update pointers */
+    pScr1 += srcALen;
+
+    /* Fill (srcBLen - 1U) zeros at end of scratch buffer */
+    arm_fill_q15(0, pScr1, (srcBLen - 1U));
+
+    /* Update pointer */
+    pScr1 += (srcBLen - 1U);
+
+    /* Initialization of pIn2 pointer */
+    pIn2 = py;
+
+    pScratch1 += firstIndex;
+
+    pOut = pDst + firstIndex;
+
+    /* Actual convolution process starts here */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    blkCnt = (numPoints) >> 2;
+
+    while (blkCnt > 0)
+    {
+      /* Initialze temporary scratch pointer as scratch1 */
+      pScr1 = pScratch1;
+
+      /* Clear Accumlators */
+      acc0 = 0;
+      acc1 = 0;
+      acc2 = 0;
+      acc3 = 0;
+
+      /* Read two samples from scratch1 buffer */
+      x1 = read_q15x2_ia (&pScr1);
+
+      /* Read next two samples from scratch1 buffer */
+      x2 = read_q15x2_ia (&pScr1);
+
+      tapCnt = (srcBLen) >> 2U;
+
+      while (tapCnt > 0U)
+      {
+
+        /* Read four samples from smaller buffer */
+        y1 = read_q15x2_ia ((q15_t **) &pIn2);
+        y2 = read_q15x2_ia ((q15_t **) &pIn2);
+
+        /* multiply and accumlate */
+        acc0 = __SMLAD(x1, y1, acc0);
+        acc2 = __SMLAD(x2, y1, acc2);
+
+        /* pack input data */
+#ifndef ARM_MATH_BIG_ENDIAN
+        x3 = __PKHBT(x2, x1, 0);
+#else
+        x3 = __PKHBT(x1, x2, 0);
+#endif
+
+        /* multiply and accumlate */
+        acc1 = __SMLADX(x3, y1, acc1);
+
+        /* Read next two samples from scratch1 buffer */
+        x1 = read_q15x2_ia (&pScr1);
+
+        /* multiply and accumlate */
+        acc0 = __SMLAD(x2, y2, acc0);
+        acc2 = __SMLAD(x1, y2, acc2);
+
+        /* pack input data */
+#ifndef ARM_MATH_BIG_ENDIAN
+        x3 = __PKHBT(x1, x2, 0);
+#else
+        x3 = __PKHBT(x2, x1, 0);
+#endif
+
+        acc3 = __SMLADX(x3, y1, acc3);
+        acc1 = __SMLADX(x3, y2, acc1);
+
+        x2 = read_q15x2_ia (&pScr1);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+        x3 = __PKHBT(x2, x1, 0);
+#else
+        x3 = __PKHBT(x1, x2, 0);
+#endif
+
+        /* multiply and accumlate */
+        acc3 = __SMLADX(x3, y2, acc3);
+
+        /* Decrement loop counter */
+        tapCnt--;
+      }
+
+      /* Update scratch pointer for remaining samples of smaller length sequence */
+      pScr1 -= 4U;
+
+      /* apply same above for remaining samples of smaller length sequence */
+      tapCnt = (srcBLen) & 3U;
+
+      while (tapCnt > 0U)
+      {
+        /* accumlate the results */
+        acc0 += (*pScr1++ * *pIn2);
+        acc1 += (*pScr1++ * *pIn2);
+        acc2 += (*pScr1++ * *pIn2);
+        acc3 += (*pScr1++ * *pIn2++);
+
+        pScr1 -= 3U;
+
+        /* Decrement loop counter */
+        tapCnt--;
+      }
+
+      blkCnt--;
+
+      /* Store the results in the accumulators in the destination buffer. */
+#ifndef  ARM_MATH_BIG_ENDIAN
+      write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc0 >> 15), 16), __SSAT((acc1 >> 15), 16), 16));
+      write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
+#else
+      write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc1 >> 15), 16), __SSAT((acc0 >> 15), 16), 16));
+      write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc3 >> 15), 16), __SSAT((acc2 >> 15), 16), 16));
+#endif /* #ifndef  ARM_MATH_BIG_ENDIAN */
+
+      /* Initialization of inputB pointer */
+      pIn2 = py;
+
+      pScratch1 += 4U;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    blkCnt = numPoints & 0x3;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    blkCnt = numPoints;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    /* Calculate convolution for remaining samples of Bigger length sequence */
+    while (blkCnt > 0)
+    {
+      /* Initialze temporary scratch pointer as scratch1 */
+      pScr1 = pScratch1;
+
+      /* Clear Accumlators */
+      acc0 = 0;
+
+      tapCnt = (srcBLen) >> 1U;
+
+      while (tapCnt > 0U)
+      {
+        /* Read next two samples from scratch1 buffer */
+        x1 = read_q15x2_ia (&pScr1);
+
+        /* Read two samples from smaller buffer */
+        y1 = read_q15x2_ia ((q15_t **) &pIn2);
+
+        /* multiply and accumlate */
+        acc0 = __SMLAD(x1, y1, acc0);
+
+        /* Decrement loop counter */
+        tapCnt--;
+      }
+
+      tapCnt = (srcBLen) & 1U;
+
+      /* apply same above for remaining samples of smaller length sequence */
+      while (tapCnt > 0U)
+      {
+        /* accumlate the results */
+        acc0 += (*pScr1++ * *pIn2++);
+
+        /* Decrement loop counter */
+        tapCnt--;
+      }
+
+      blkCnt--;
+
+      /* The result is in 2.30 format.  Convert to 1.15 with saturation.
+       ** Then store the output in the destination buffer. */
+      *pOut++ = (q15_t) (__SSAT((acc0 >> 15), 16));
+
+      /* Initialization of inputB pointer */
+      pIn2 = py;
+
+      pScratch1 += 1U;
+
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+
+/**
+  @} end of PartialConv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c
new file mode 100644
index 0000000..535fbc7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_fast_q15.c
@@ -0,0 +1,700 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_conv_partial_fast_q15.c
+ * Description:  Fast Q15 Partial convolution
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup PartialConv
+  @{
+ */
+
+/**
+  @brief         Partial convolution of Q15 sequences (fast version).
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written
+  @param[in]     firstIndex is the first output sample to start with
+  @param[in]     numPoints  is the number of output points to be computed
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : requested subset is not in the range [0 srcALen+srcBLen-2]
+  @remark
+                   Refer to \ref arm_conv_partial_q15() for a slower implementation of this function which uses a 64-bit accumulator to avoid wrap around distortion.
+ */
+
+arm_status arm_conv_partial_fast_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst,
+        uint32_t firstIndex,
+        uint32_t numPoints)
+{
+  const q15_t *pIn1;                                   /* InputA pointer */
+  const q15_t *pIn2;                                   /* InputB pointer */
+        q15_t *pOut = pDst;                            /* Output pointer */
+        q31_t sum, acc0, acc1, acc2, acc3;             /* Accumulator */
+  const q15_t *px;                                     /* Intermediate inputA pointer */
+  const q15_t *py;                                     /* Intermediate inputB pointer */
+  const q15_t *pSrc1, *pSrc2;                          /* Intermediate pointers */
+        q31_t x0, x1, x2, x3, c0;                      /* Temporary input variables */
+        uint32_t j, k, count, blkCnt, check;
+        int32_t blockSize1, blockSize2, blockSize3;    /* Loop counters */
+        arm_status status;                             /* Status of Partial convolution */
+
+  /* Check for range of output samples to be calculated */
+  if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
+  {
+    /* Set status as ARM_MATH_ARGUMENT_ERROR */
+    status = ARM_MATH_ARGUMENT_ERROR;
+  }
+  else
+  {
+    /* The algorithm implementation is based on the lengths of the inputs. */
+    /* srcB is always made to slide across srcA. */
+    /* So srcBLen is always considered as shorter or equal to srcALen */
+    if (srcALen >= srcBLen)
+    {
+      /* Initialization of inputA pointer */
+      pIn1 = pSrcA;
+
+      /* Initialization of inputB pointer */
+      pIn2 = pSrcB;
+    }
+    else
+    {
+      /* Initialization of inputA pointer */
+      pIn1 = pSrcB;
+
+      /* Initialization of inputB pointer */
+      pIn2 = pSrcA;
+
+      /* srcBLen is always considered as shorter or equal to srcALen */
+      j = srcBLen;
+      srcBLen = srcALen;
+      srcALen = j;
+    }
+
+    /* Conditions to check which loopCounter holds
+     * the first and last indices of the output samples to be calculated. */
+    check = firstIndex + numPoints;
+    blockSize3 = ((int32_t)check > (int32_t)srcALen) ? (int32_t)check - (int32_t)srcALen : 0;
+    blockSize3 = ((int32_t)firstIndex > (int32_t)srcALen - 1) ? blockSize3 - (int32_t)firstIndex + (int32_t)srcALen : blockSize3;
+    blockSize1 = ((int32_t) srcBLen - 1) - (int32_t) firstIndex;
+    blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 : (int32_t) numPoints) : 0;
+    blockSize2 = (int32_t) check - ((blockSize3 + blockSize1) + (int32_t) firstIndex);
+    blockSize2 = (blockSize2 > 0) ? blockSize2 : 0;
+
+    /* conv(x,y) at n = x[n] * y[0] + x[n-1] * y[1] + x[n-2] * y[2] + ...+ x[n-N+1] * y[N -1] */
+    /* The function is internally
+     * divided into three stages according to the number of multiplications that has to be
+     * taken place between inputA samples and inputB samples. In the first stage of the
+     * algorithm, the multiplications increase by one for every iteration.
+     * In the second stage of the algorithm, srcBLen number of multiplications are done.
+     * In the third stage of the algorithm, the multiplications decrease by one
+     * for every iteration. */
+
+    /* Set the output pointer to point to the firstIndex
+     * of the output sample to be calculated. */
+    pOut = pDst + firstIndex;
+
+    /* --------------------------
+     * Initializations of stage1
+     * -------------------------*/
+
+    /* sum = x[0] * y[0]
+     * sum = x[0] * y[1] + x[1] * y[0]
+     * ....
+     * sum = x[0] * y[srcBlen - 1] + x[1] * y[srcBlen - 2] +...+ x[srcBLen - 1] * y[0]
+     */
+
+    /* In this stage the MAC operations are increased by 1 for every iteration.
+       The count variable holds the number of MAC operations performed.
+       Since the partial convolution starts from firstIndex
+       Number of Macs to be performed is firstIndex + 1 */
+    count = 1U + firstIndex;
+
+    /* Working pointer of inputA */
+    px = pIn1;
+
+    /* Working pointer of inputB */
+    pSrc2 = pIn2 + firstIndex;
+    py = pSrc2;
+
+    /* ------------------------
+     * Stage1 process
+     * ----------------------*/
+
+    /* For loop unrolling by 4, this stage is divided into two. */
+    /* First part of this stage computes the MAC operations less than 4 */
+    /* Second part of this stage computes the MAC operations greater than or equal to 4 */
+
+    /* The first part of the stage starts here */
+    while ((count < 4U) && (blockSize1 > 0))
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* Loop over number of MAC operations between
+       * inputA samples and inputB samples */
+      k = count;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulates */
+        sum = __SMLAD(*px++, *py--, sum);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q15_t) (sum >> 15);
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      py = ++pSrc2;
+      px = pIn1;
+
+      /* Increment MAC count */
+      count++;
+
+      /* Decrement loop counter */
+      blockSize1--;
+    }
+
+    /* The second part of the stage starts here */
+    /* The internal loop, over count, is unrolled by 4 */
+    /* To, read the last two inputB samples using SIMD:
+     * y[srcBLen] and y[srcBLen-1] coefficients, py is decremented by 1 */
+    py = py - 1;
+
+    while (blockSize1 > 0)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* Apply loop unrolling and compute 4 MACs simultaneously. */
+      k = count >> 2U;
+
+      /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+         a second loop below computes MACs for the remaining 1 to 3 samples. */
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        /* x[0], x[1] are multiplied with y[srcBLen - 1], y[srcBLen - 2] respectively */
+        sum = __SMLADX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
+        /* x[2], x[3] are multiplied with y[srcBLen - 3], y[srcBLen - 4] respectively */
+        sum = __SMLADX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* For the next MAC operations, the pointer py is used without SIMD
+         So, py is incremented by 1 */
+      py = py + 1U;
+
+      /* If the count is not a multiple of 4, compute any remaining MACs here.
+         No loop unrolling is used. */
+      k = count % 0x4U;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulates */
+        sum = __SMLAD(*px++, *py--, sum);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q15_t) (sum >> 15);
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      py = ++pSrc2 - 1U;
+      px = pIn1;
+
+      /* Increment MAC count */
+      count++;
+
+      /* Decrement loop counter */
+      blockSize1--;
+    }
+
+    /* --------------------------
+     * Initializations of stage2
+     * ------------------------*/
+
+    /* sum = x[0] * y[srcBLen-1] + x[1] * y[srcBLen-2] +...+ x[srcBLen-1] * y[0]
+     * sum = x[1] * y[srcBLen-1] + x[2] * y[srcBLen-2] +...+ x[srcBLen] * y[0]
+     * ....
+     * sum = x[srcALen-srcBLen-2] * y[srcBLen-1] + x[srcALen] * y[srcBLen-2] +...+ x[srcALen-1] * y[0]
+     */
+
+    /* Working pointer of inputA */
+    if ((int32_t)firstIndex - (int32_t)srcBLen + 1 > 0)
+    {
+      pSrc1 = pIn1 + firstIndex - srcBLen + 1;
+    }
+    else
+    {
+      pSrc1 = pIn1;
+    }
+    px = pSrc1;
+
+    /* Working pointer of inputB */
+    pSrc2 = pIn2 + (srcBLen - 1U);
+    py = pSrc2;
+
+    /* count is the index by which the pointer pIn1 to be incremented */
+    count = 0U;
+
+    /* -------------------
+     * Stage2 process
+     * ------------------*/
+
+    /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
+     * So, to loop unroll over blockSize2,
+     * srcBLen should be greater than or equal to 4 */
+    if (srcBLen >= 4U)
+    {
+      /* Loop unrolling: Compute 4 outputs at a time */
+      blkCnt = ((uint32_t) blockSize2 >> 2U);
+
+      while (blkCnt > 0U)
+      {
+        py = py - 1U;
+
+        /* Set all accumulators to zero */
+        acc0 = 0;
+        acc1 = 0;
+        acc2 = 0;
+        acc3 = 0;
+
+
+        /* read x[0], x[1] samples */
+        x0 = read_q15x2 ((q15_t *) px);
+        /* read x[1], x[2] samples */
+        x1 = read_q15x2 ((q15_t *) px + 1);
+        px += 2U;
+
+
+        /* Apply loop unrolling and compute 4 MACs simultaneously. */
+        k = srcBLen >> 2U;
+
+        /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+         ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+        do
+        {
+          /* Read the last two inputB samples using SIMD:
+           * y[srcBLen - 1] and y[srcBLen - 2] */
+          c0 = read_q15x2_da ((q15_t **) &py);
+
+          /* acc0 +=  x[0] * y[srcBLen - 1] + x[1] * y[srcBLen - 2] */
+          acc0 = __SMLADX(x0, c0, acc0);
+
+          /* acc1 +=  x[1] * y[srcBLen - 1] + x[2] * y[srcBLen - 2] */
+          acc1 = __SMLADX(x1, c0, acc1);
+
+          /* Read x[2], x[3] */
+          x2 = read_q15x2 ((q15_t *) px);
+
+          /* Read x[3], x[4] */
+          x3 = read_q15x2 ((q15_t *) px + 1);
+
+          /* acc2 +=  x[2] * y[srcBLen - 1] + x[3] * y[srcBLen - 2] */
+          acc2 = __SMLADX(x2, c0, acc2);
+
+          /* acc3 +=  x[3] * y[srcBLen - 1] + x[4] * y[srcBLen - 2] */
+          acc3 = __SMLADX(x3, c0, acc3);
+
+          /* Read y[srcBLen - 3] and y[srcBLen - 4] */
+          c0 = read_q15x2_da ((q15_t **) &py);
+
+          /* acc0 +=  x[2] * y[srcBLen - 3] + x[3] * y[srcBLen - 4] */
+          acc0 = __SMLADX(x2, c0, acc0);
+
+          /* acc1 +=  x[3] * y[srcBLen - 3] + x[4] * y[srcBLen - 4] */
+          acc1 = __SMLADX(x3, c0, acc1);
+
+          /* Read x[4], x[5] */
+          x0 = read_q15x2 ((q15_t *) px + 2);
+
+          /* Read x[5], x[6] */
+          x1 = read_q15x2 ((q15_t *) px + 3);
+          px += 4U;
+
+          /* acc2 +=  x[4] * y[srcBLen - 3] + x[5] * y[srcBLen - 4] */
+          acc2 = __SMLADX(x0, c0, acc2);
+
+          /* acc3 +=  x[5] * y[srcBLen - 3] + x[6] * y[srcBLen - 4] */
+          acc3 = __SMLADX(x1, c0, acc3);
+
+        } while (--k);
+
+        /* For the next MAC operations, SIMD is not used
+           So, the 16 bit pointer if inputB, py is updated */
+
+        /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+           No loop unrolling is used. */
+        k = srcBLen % 0x4U;
+
+        if (k == 1U)
+        {
+          /* Read y[srcBLen - 5] */
+          c0 = *(py + 1);
+#ifdef  ARM_MATH_BIG_ENDIAN
+          c0 = c0 << 16U;
+#else
+          c0 = c0 & 0x0000FFFF;
+#endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
+
+          /* Read x[7] */
+          x3 = read_q15x2 ((q15_t *) px);
+          px++;
+
+          /* Perform the multiply-accumulate */
+          acc0 = __SMLAD (x0, c0, acc0);
+          acc1 = __SMLAD (x1, c0, acc1);
+          acc2 = __SMLADX(x1, c0, acc2);
+          acc3 = __SMLADX(x3, c0, acc3);
+        }
+
+        if (k == 2U)
+        {
+          /* Read y[srcBLen - 5], y[srcBLen - 6] */
+          c0 = read_q15x2 ((q15_t *) py);
+
+          /* Read x[7], x[8] */
+          x3 = read_q15x2 ((q15_t *) px);
+
+          /* Read x[9] */
+          x2 = read_q15x2 ((q15_t *) px + 1);
+          px += 2U;
+
+          /* Perform the multiply-accumulate */
+          acc0 = __SMLADX(x0, c0, acc0);
+          acc1 = __SMLADX(x1, c0, acc1);
+          acc2 = __SMLADX(x3, c0, acc2);
+          acc3 = __SMLADX(x2, c0, acc3);
+        }
+
+        if (k == 3U)
+        {
+          /* Read y[srcBLen - 5], y[srcBLen - 6] */
+          c0 = read_q15x2 ((q15_t *) py);
+
+          /* Read x[7], x[8] */
+          x3 = read_q15x2 ((q15_t *) px);
+
+          /* Read x[9] */
+          x2 = read_q15x2 ((q15_t *) px + 1);
+
+          /* Perform the multiply-accumulate */
+          acc0 = __SMLADX(x0, c0, acc0);
+          acc1 = __SMLADX(x1, c0, acc1);
+          acc2 = __SMLADX(x3, c0, acc2);
+          acc3 = __SMLADX(x2, c0, acc3);
+
+          c0 = *(py-1);
+#ifdef  ARM_MATH_BIG_ENDIAN
+          c0 = c0 << 16U;
+#else
+          c0 = c0 & 0x0000FFFF;
+#endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
+
+          /* Read x[10] */
+          x3 =  read_q15x2 ((q15_t *) px + 2);
+          px += 3U;
+
+          /* Perform the multiply-accumulates */
+          acc0 = __SMLADX(x1, c0, acc0);
+          acc1 = __SMLAD (x2, c0, acc1);
+          acc2 = __SMLADX(x2, c0, acc2);
+          acc3 = __SMLADX(x3, c0, acc3);
+        }
+
+        /* Store the results in the accumulators in the destination buffer. */
+#ifndef ARM_MATH_BIG_ENDIAN
+        write_q15x2_ia (&pOut, __PKHBT(acc0 >> 15, acc1 >> 15, 16));
+        write_q15x2_ia (&pOut, __PKHBT(acc2 >> 15, acc3 >> 15, 16));
+#else
+        write_q15x2_ia (&pOut, __PKHBT(acc1 >> 15, acc0 >> 15, 16));
+        write_q15x2_ia (&pOut, __PKHBT(acc3 >> 15, acc2 >> 15, 16));
+#endif /* #ifndef  ARM_MATH_BIG_ENDIAN */
+
+        /* Increment the pointer pIn1 index, count by 4 */
+        count += 4U;
+
+        /* Update the inputA and inputB pointers for next MAC calculation */
+        px = pSrc1 + count;
+        py = pSrc2;
+
+        /* Decrement the loop counter */
+        blkCnt--;
+      }
+
+      /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
+         No loop unrolling is used. */
+      blkCnt = (uint32_t) blockSize2 % 0x4U;
+
+      while (blkCnt > 0U)
+      {
+        /* Accumulator is made zero for every iteration */
+        sum = 0;
+
+        /* Apply loop unrolling and compute 4 MACs simultaneously. */
+        k = srcBLen >> 2U;
+
+        /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+           a second loop below computes MACs for the remaining 1 to 3 samples. */
+        while (k > 0U)
+        {
+          /* Perform the multiply-accumulates */
+          sum += ((q31_t) *px++ * *py--);
+          sum += ((q31_t) *px++ * *py--);
+          sum += ((q31_t) *px++ * *py--);
+          sum += ((q31_t) *px++ * *py--);
+
+          /* Decrement loop counter */
+          k--;
+        }
+
+        /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+         ** No loop unrolling is used. */
+        k = srcBLen % 0x4U;
+
+        while (k > 0U)
+        {
+          /* Perform the multiply-accumulates */
+          sum += ((q31_t) *px++ * *py--);
+
+          /* Decrement the loop counter */
+          k--;
+        }
+
+        /* Store the result in the accumulator in the destination buffer. */
+        *pOut++ = (q15_t) (sum >> 15);
+
+        /* Increment the pointer pIn1 index, count by 1 */
+        count++;
+
+        /* Update the inputA and inputB pointers for next MAC calculation */
+        px = pSrc1 + count;
+        py = pSrc2;
+
+        /* Decrement loop counter */
+        blkCnt--;
+      }
+    }
+    else
+    {
+      /* If the srcBLen is not a multiple of 4,
+       * the blockSize2 loop cannot be unrolled by 4 */
+      blkCnt = (uint32_t) blockSize2;
+
+      while (blkCnt > 0U)
+      {
+        /* Accumulator is made zero for every iteration */
+        sum = 0;
+
+        /* srcBLen number of MACS should be performed */
+        k = srcBLen;
+
+        while (k > 0U)
+        {
+          /* Perform the multiply-accumulate */
+          sum += ((q31_t) *px++ * *py--);
+
+          /* Decrement the loop counter */
+          k--;
+        }
+
+        /* Store the result in the accumulator in the destination buffer. */
+        *pOut++ = (q15_t) (sum >> 15);
+
+        /* Increment the MAC count */
+        count++;
+
+        /* Update the inputA and inputB pointers for next MAC calculation */
+        px = pSrc1 + count;
+        py = pSrc2;
+
+        /* Decrement the loop counter */
+        blkCnt--;
+      }
+    }
+
+
+    /* --------------------------
+     * Initializations of stage3
+     * -------------------------*/
+
+    /* sum += x[srcALen-srcBLen+1] * y[srcBLen-1] + x[srcALen-srcBLen+2] * y[srcBLen-2] +...+ x[srcALen-1] * y[1]
+     * sum += x[srcALen-srcBLen+2] * y[srcBLen-1] + x[srcALen-srcBLen+3] * y[srcBLen-2] +...+ x[srcALen-1] * y[2]
+     * ....
+     * sum +=  x[srcALen-2] * y[srcBLen-1] + x[srcALen-1] * y[srcBLen-2]
+     * sum +=  x[srcALen-1] * y[srcBLen-1]
+     */
+
+    /* In this stage the MAC operations are decreased by 1 for every iteration.
+       The count variable holds the number of MAC operations performed */
+    count = srcBLen - 1U;
+
+    /* Working pointer of inputA */
+    pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
+    px = pSrc1;
+
+    /* Working pointer of inputB */
+    pSrc2 = pIn2 + (srcBLen - 1U);
+    pIn2 = pSrc2 - 1U;
+    py = pIn2;
+
+    /* -------------------
+     * Stage3 process
+     * ------------------*/
+
+    /* For loop unrolling by 4, this stage is divided into two. */
+    /* First part of this stage computes the MAC operations greater than 4 */
+    /* Second part of this stage computes the MAC operations less than or equal to 4 */
+
+    /* The first part of the stage starts here */
+    j = count >> 2U;
+
+    while ((j > 0U) && (blockSize3 > 0))
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* Apply loop unrolling and compute 4 MACs simultaneously. */
+      k = count >> 2U;
+
+      /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+       ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+      while (k > 0U)
+      {
+        /* x[srcALen - srcBLen + 1], x[srcALen - srcBLen + 2] are multiplied
+         * with y[srcBLen - 1], y[srcBLen - 2] respectively */
+        sum = __SMLADX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
+        /* x[srcALen - srcBLen + 3], x[srcALen - srcBLen + 4] are multiplied
+         * with y[srcBLen - 3], y[srcBLen - 4] respectively */
+        sum = __SMLADX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* For the next MAC operations, the pointer py is used without SIMD
+         So, py is incremented by 1 */
+      py = py + 1U;
+
+      /* If the count is not a multiple of 4, compute any remaining MACs here.
+         No loop unrolling is used. */
+      k = count % 0x4U;
+
+      while (k > 0U)
+      {
+        /* sum += x[srcALen - srcBLen + 5] * y[srcBLen - 5] */
+        sum = __SMLAD(*px++, *py--, sum);
+
+        /* Decrement the loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q15_t) (sum >> 15);
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = ++pSrc1;
+      py = pIn2;
+
+      /* Decrement the MAC count */
+      count--;
+
+      /* Decrement the loop counter */
+      blockSize3--;
+
+      j--;
+    }
+
+    /* The second part of the stage starts here */
+    /* SIMD is not used for the next MAC operations,
+     * so pointer py is updated to read only one sample at a time */
+    py = py + 1U;
+
+    while (blockSize3 > 0)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* Apply loop unrolling and compute 4 MACs simultaneously. */
+      k = count;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulates */
+        /* sum +=  x[srcALen-1] * y[srcBLen-1] */
+        sum = __SMLAD(*px++, *py--, sum);
+
+        /* Decrement the loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q15_t) (sum >> 15);
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = ++pSrc1;
+      py = pSrc2;
+
+      /* Decrement the MAC count */
+      count--;
+
+      /* Decrement the loop counter */
+      blockSize3--;
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+
+}
+
+/**
+  @} end of PartialConv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_fast_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_fast_q31.c
new file mode 100644
index 0000000..f232d51
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_fast_q31.c
@@ -0,0 +1,618 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_conv_partial_fast_q31.c
+ * Description:  Fast Q31 Partial convolution
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup PartialConv
+  @{
+ */
+
+/**
+  @brief         Partial convolution of Q31 sequences (fast version).
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written
+  @param[in]     firstIndex is the first output sample to start with
+  @param[in]     numPoints  is the number of output points to be computed
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : requested subset is not in the range [0 srcALen+srcBLen-2]
+
+  @remark
+                   Refer to \ref arm_conv_partial_q31() for a slower implementation of this function which uses a 64-bit accumulator to provide higher precision.
+ */
+
+arm_status arm_conv_partial_fast_q31(
+  const q31_t * pSrcA,
+        uint32_t srcALen,
+  const q31_t * pSrcB,
+        uint32_t srcBLen,
+        q31_t * pDst,
+        uint32_t firstIndex,
+        uint32_t numPoints)
+{
+  const q31_t *pIn1;                                   /* InputA pointer */
+  const q31_t *pIn2;                                   /* InputB pointer */
+        q31_t *pOut = pDst;                            /* Output pointer */
+  const q31_t *px;                                     /* Intermediate inputA pointer */
+  const q31_t *py;                                     /* Intermediate inputB pointer */
+  const q31_t *pSrc1, *pSrc2;                          /* Intermediate pointers */
+        q31_t sum;                                     /* Accumulators */
+        uint32_t j, k, count, check, blkCnt;
+        int32_t blockSize1, blockSize2, blockSize3;    /* Loop counters */
+        arm_status status;                             /* Status of Partial convolution */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q31_t acc0, acc1, acc2, acc3;                  /* Accumulators */
+        q31_t x0, x1, x2, x3, c0;
+#endif
+
+  /* Check for range of output samples to be calculated */
+  if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
+  {
+    /* Set status as ARM_MATH_ARGUMENT_ERROR */
+    status = ARM_MATH_ARGUMENT_ERROR;
+  }
+  else
+  {
+    /* The algorithm implementation is based on the lengths of the inputs. */
+    /* srcB is always made to slide across srcA. */
+    /* So srcBLen is always considered as shorter or equal to srcALen */
+    if (srcALen >= srcBLen)
+    {
+      /* Initialization of inputA pointer */
+      pIn1 = pSrcA;
+
+      /* Initialization of inputB pointer */
+      pIn2 = pSrcB;
+    }
+    else
+    {
+      /* Initialization of inputA pointer */
+      pIn1 = pSrcB;
+
+      /* Initialization of inputB pointer */
+      pIn2 = pSrcA;
+
+      /* srcBLen is always considered as shorter or equal to srcALen */
+      j = srcBLen;
+      srcBLen = srcALen;
+      srcALen = j;
+    }
+
+    /* Conditions to check which loopCounter holds
+     * the first and last indices of the output samples to be calculated. */
+    check = firstIndex + numPoints;
+    blockSize3 = ((int32_t)check > (int32_t)srcALen) ? (int32_t)check - (int32_t)srcALen : 0;
+    blockSize3 = ((int32_t)firstIndex > (int32_t)srcALen - 1) ? blockSize3 - (int32_t)firstIndex + (int32_t)srcALen : blockSize3;
+    blockSize1 = ((int32_t) srcBLen - 1) - (int32_t) firstIndex;
+    blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 : (int32_t) numPoints) : 0;
+    blockSize2 = (int32_t) check - ((blockSize3 + blockSize1) + (int32_t) firstIndex);
+    blockSize2 = (blockSize2 > 0) ? blockSize2 : 0;
+
+    /* conv(x,y) at n = x[n] * y[0] + x[n-1] * y[1] + x[n-2] * y[2] + ...+ x[n-N+1] * y[N -1] */
+    /* The function is internally
+     * divided into three stages according to the number of multiplications that has to be
+     * taken place between inputA samples and inputB samples. In the first stage of the
+     * algorithm, the multiplications increase by one for every iteration.
+     * In the second stage of the algorithm, srcBLen number of multiplications are done.
+     * In the third stage of the algorithm, the multiplications decrease by one
+     * for every iteration. */
+
+    /* Set the output pointer to point to the firstIndex
+     * of the output sample to be calculated. */
+    pOut = pDst + firstIndex;
+
+    /* --------------------------
+     * Initializations of stage1
+     * -------------------------*/
+
+    /* sum = x[0] * y[0]
+     * sum = x[0] * y[1] + x[1] * y[0]
+     * ....
+     * sum = x[0] * y[srcBlen - 1] + x[1] * y[srcBlen - 2] +...+ x[srcBLen - 1] * y[0]
+     */
+
+    /* In this stage the MAC operations are increased by 1 for every iteration.
+       The count variable holds the number of MAC operations performed.
+       Since the partial convolution starts from firstIndex
+       Number of Macs to be performed is firstIndex + 1 */
+    count = 1U + firstIndex;
+
+    /* Working pointer of inputA */
+    px = pIn1;
+
+    /* Working pointer of inputB */
+    pSrc2 = pIn2 + firstIndex;
+    py = pSrc2;
+
+    /* ------------------------
+     * Stage1 process
+     * ----------------------*/
+
+    /* The first stage starts here */
+    while (blockSize1 > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+      /* Loop unrolling: Compute 4 outputs at a time */
+      k = count >> 2U;
+
+      while (k > 0U)
+      {
+        /* x[0] * y[srcBLen - 1] */
+        sum = (q31_t) ((((q63_t) sum << 32) +
+                        ((q63_t) *px++ * (*py--))) >> 32);
+
+        /* x[1] * y[srcBLen - 2] */
+        sum = (q31_t) ((((q63_t) sum << 32) +
+                        ((q63_t) *px++ * (*py--))) >> 32);
+
+        /* x[2] * y[srcBLen - 3] */
+        sum = (q31_t) ((((q63_t) sum << 32) +
+                        ((q63_t) *px++ * (*py--))) >> 32);
+
+        /* x[3] * y[srcBLen - 4] */
+        sum = (q31_t) ((((q63_t) sum << 32) +
+                        ((q63_t) *px++ * (*py--))) >> 32);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      k = count % 0x4U;
+
+#else
+
+      /* Initialize k with number of samples */
+      k = count;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum = (q31_t) ((((q63_t) sum << 32) +
+                        ((q63_t) *px++ * (*py--))) >> 32);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = sum << 1;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      py = ++pSrc2;
+      px = pIn1;
+
+      /* Increment MAC count */
+      count++;
+
+      /* Decrement loop counter */
+      blockSize1--;
+    }
+
+    /* --------------------------
+     * Initializations of stage2
+     * ------------------------*/
+
+    /* sum = x[0] * y[srcBLen-1] + x[1] * y[srcBLen-2] +...+ x[srcBLen-1] * y[0]
+     * sum = x[1] * y[srcBLen-1] + x[2] * y[srcBLen-2] +...+ x[srcBLen] * y[0]
+     * ....
+     * sum = x[srcALen-srcBLen-2] * y[srcBLen-1] + x[srcALen] * y[srcBLen-2] +...+ x[srcALen-1] * y[0]
+     */
+
+    /* Working pointer of inputA */
+    if ((int32_t)firstIndex - (int32_t)srcBLen + 1 > 0)
+    {
+      pSrc1 = pIn1 + firstIndex - srcBLen + 1;
+    }
+    else
+    {
+      pSrc1 = pIn1;
+    }
+    px = pSrc1;
+
+    /* Working pointer of inputB */
+    pSrc2 = pIn2 + (srcBLen - 1U);
+    py = pSrc2;
+
+    /* count is index by which the pointer pIn1 to be incremented */
+    count = 0U;
+
+    /* -------------------
+     * Stage2 process
+     * ------------------*/
+
+    /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
+     * So, to loop unroll over blockSize2,
+     * srcBLen should be greater than or equal to 4 */
+    if (srcBLen >= 4U)
+    {
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+      blkCnt = ((uint32_t) blockSize2 >> 2U);
+
+      while (blkCnt > 0U)
+      {
+        /* Set all accumulators to zero */
+        acc0 = 0;
+        acc1 = 0;
+        acc2 = 0;
+        acc3 = 0;
+
+        /* read x[0], x[1], x[2] samples */
+        x0 = *px++;
+        x1 = *px++;
+        x2 = *px++;
+
+        /* Apply loop unrolling and compute 4 MACs simultaneously. */
+        k = srcBLen >> 2U;
+
+        /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+         ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+        do
+        {
+          /* Read y[srcBLen - 1] sample */
+          c0 = *py--;
+          /* Read x[3] sample */
+          x3 = *px++;
+
+          /* Perform the multiply-accumulate */
+          /* acc0 +=  x[0] * y[srcBLen - 1] */
+          acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x0 * c0)) >> 32);
+          /* acc1 +=  x[1] * y[srcBLen - 1] */
+          acc1 = (q31_t) ((((q63_t) acc1 << 32) + ((q63_t) x1 * c0)) >> 32);
+          /* acc2 +=  x[2] * y[srcBLen - 1] */
+          acc2 = (q31_t) ((((q63_t) acc2 << 32) + ((q63_t) x2 * c0)) >> 32);
+          /* acc3 +=  x[3] * y[srcBLen - 1] */
+          acc3 = (q31_t) ((((q63_t) acc3 << 32) + ((q63_t) x3 * c0)) >> 32);
+
+          /* Read y[srcBLen - 2] sample */
+          c0 = *py--;
+          /* Read x[4] sample */
+          x0 = *px++;
+
+          /* Perform the multiply-accumulate */
+          /* acc0 +=  x[1] * y[srcBLen - 2] */
+          acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x1 * c0)) >> 32);
+          /* acc1 +=  x[2] * y[srcBLen - 2] */
+          acc1 = (q31_t) ((((q63_t) acc1 << 32) + ((q63_t) x2 * c0)) >> 32);
+          /* acc2 +=  x[3] * y[srcBLen - 2] */
+          acc2 = (q31_t) ((((q63_t) acc2 << 32) + ((q63_t) x3 * c0)) >> 32);
+          /* acc3 +=  x[4] * y[srcBLen - 2] */
+          acc3 = (q31_t) ((((q63_t) acc3 << 32) + ((q63_t) x0 * c0)) >> 32);
+
+          /* Read y[srcBLen - 3] sample */
+          c0 = *py--;
+          /* Read x[5] sample */
+          x1 = *px++;
+
+          /* Perform the multiply-accumulates */
+          /* acc0 +=  x[2] * y[srcBLen - 3] */
+          acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x2 * c0)) >> 32);
+          /* acc1 +=  x[3] * y[srcBLen - 2] */
+          acc1 = (q31_t) ((((q63_t) acc1 << 32) + ((q63_t) x3 * c0)) >> 32);
+          /* acc2 +=  x[4] * y[srcBLen - 2] */
+          acc2 = (q31_t) ((((q63_t) acc2 << 32) + ((q63_t) x0 * c0)) >> 32);
+          /* acc3 +=  x[5] * y[srcBLen - 2] */
+          acc3 = (q31_t) ((((q63_t) acc3 << 32) + ((q63_t) x1 * c0)) >> 32);
+
+          /* Read y[srcBLen - 4] sample */
+          c0 = *py--;
+          /* Read x[6] sample */
+          x2 = *px++;
+
+          /* Perform the multiply-accumulates */
+          /* acc0 +=  x[3] * y[srcBLen - 4] */
+          acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x3 * c0)) >> 32);
+          /* acc1 +=  x[4] * y[srcBLen - 4] */
+          acc1 = (q31_t) ((((q63_t) acc1 << 32) + ((q63_t) x0 * c0)) >> 32);
+          /* acc2 +=  x[5] * y[srcBLen - 4] */
+          acc2 = (q31_t) ((((q63_t) acc2 << 32) + ((q63_t) x1 * c0)) >> 32);
+          /* acc3 +=  x[6] * y[srcBLen - 4] */
+          acc3 = (q31_t) ((((q63_t) acc3 << 32) + ((q63_t) x2 * c0)) >> 32);
+
+        } while (--k);
+
+        /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+         ** No loop unrolling is used. */
+        k = srcBLen % 0x4U;
+
+        while (k > 0U)
+        {
+          /* Read y[srcBLen - 5] sample */
+          c0 = *py--;
+          /* Read x[7] sample */
+          x3 = *px++;
+
+          /* Perform the multiply-accumulates */
+          /* acc0 +=  x[4] * y[srcBLen - 5] */
+          acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x0 * c0)) >> 32);
+          /* acc1 +=  x[5] * y[srcBLen - 5] */
+          acc1 = (q31_t) ((((q63_t) acc1 << 32) + ((q63_t) x1 * c0)) >> 32);
+          /* acc2 +=  x[6] * y[srcBLen - 5] */
+          acc2 = (q31_t) ((((q63_t) acc2 << 32) + ((q63_t) x2 * c0)) >> 32);
+          /* acc3 +=  x[7] * y[srcBLen - 5] */
+          acc3 = (q31_t) ((((q63_t) acc3 << 32) + ((q63_t) x3 * c0)) >> 32);
+
+          /* Reuse the present samples for the next MAC */
+          x0 = x1;
+          x1 = x2;
+          x2 = x3;
+
+          /* Decrement the loop counter */
+          k--;
+        }
+
+        /* Store the result in the accumulator in the destination buffer. */
+        *pOut++ = (q31_t) (acc0 << 1);
+        *pOut++ = (q31_t) (acc1 << 1);
+        *pOut++ = (q31_t) (acc2 << 1);
+        *pOut++ = (q31_t) (acc3 << 1);
+
+        /* Increment the pointer pIn1 index, count by 4 */
+        count += 4U;
+
+        /* Update the inputA and inputB pointers for next MAC calculation */
+        px = pSrc1 + count;
+        py = pSrc2;
+
+        /* Decrement loop counter */
+        blkCnt--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      blkCnt = (uint32_t) blockSize2 % 0x4U;
+
+#else
+
+      /* Initialize blkCnt with number of samples */
+      blkCnt = blockSize2;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (blkCnt > 0U)
+      {
+        /* Accumulator is made zero for every iteration */
+        sum = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+        /* Loop unrolling: Compute 4 outputs at a time */
+        k = srcBLen >> 2U;
+
+        while (k > 0U)
+        {
+          /* Perform the multiply-accumulates */
+          sum = (q31_t) ((((q63_t) sum << 32) +
+                          ((q63_t) * px++ * (*py--))) >> 32);
+          sum = (q31_t) ((((q63_t) sum << 32) +
+                          ((q63_t) * px++ * (*py--))) >> 32);
+          sum = (q31_t) ((((q63_t) sum << 32) +
+                          ((q63_t) * px++ * (*py--))) >> 32);
+          sum = (q31_t) ((((q63_t) sum << 32) +
+                          ((q63_t) * px++ * (*py--))) >> 32);
+
+          /* Decrement loop counter */
+          k--;
+        }
+
+        /* Loop unrolling: Compute remaining outputs */
+        k = srcBLen % 0x4U;
+
+#else
+
+        /* Initialize blkCnt with number of samples */
+        k = srcBLen;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+        while (k > 0U)
+        {
+          /* Perform the multiply-accumulate */
+          sum = (q31_t) ((((q63_t) sum << 32) +
+                          ((q63_t) *px++ * (*py--))) >> 32);
+
+          /* Decrement loop counter */
+          k--;
+        }
+
+        /* Store the result in the accumulator in the destination buffer. */
+        *pOut++ = sum << 1;
+
+        /* Increment MAC count */
+        count++;
+
+        /* Update the inputA and inputB pointers for next MAC calculation */
+        px = pSrc1 + count;
+        py = pSrc2;
+
+        /* Decrement loop counter */
+        blkCnt--;
+      }
+    }
+    else
+    {
+      /* If the srcBLen is not a multiple of 4,
+       * the blockSize2 loop cannot be unrolled by 4 */
+      blkCnt = (uint32_t) blockSize2;
+
+      while (blkCnt > 0U)
+      {
+        /* Accumulator is made zero for every iteration */
+        sum = 0;
+
+        /* srcBLen number of MACS should be performed */
+        k = srcBLen;
+
+        while (k > 0U)
+        {
+          /* Perform the multiply-accumulate */
+          sum = (q31_t) ((((q63_t) sum << 32) +
+                          ((q63_t) *px++ * (*py--))) >> 32);
+
+          /* Decrement loop counter */
+          k--;
+        }
+
+        /* Store the result in the accumulator in the destination buffer. */
+        *pOut++ = sum << 1;
+
+        /* Increment the MAC count */
+        count++;
+
+        /* Update the inputA and inputB pointers for next MAC calculation */
+        px = pSrc1 + count;
+        py = pSrc2;
+
+        /* Decrement the loop counter */
+        blkCnt--;
+      }
+    }
+
+
+    /* --------------------------
+     * Initializations of stage3
+     * -------------------------*/
+
+    /* sum += x[srcALen-srcBLen+1] * y[srcBLen-1] + x[srcALen-srcBLen+2] * y[srcBLen-2] +...+ x[srcALen-1] * y[1]
+     * sum += x[srcALen-srcBLen+2] * y[srcBLen-1] + x[srcALen-srcBLen+3] * y[srcBLen-2] +...+ x[srcALen-1] * y[2]
+     * ....
+     * sum +=  x[srcALen-2] * y[srcBLen-1] + x[srcALen-1] * y[srcBLen-2]
+     * sum +=  x[srcALen-1] * y[srcBLen-1]
+     */
+
+    /* In this stage the MAC operations are decreased by 1 for every iteration.
+       The count variable holds the number of MAC operations performed */
+    count = srcBLen - 1U;
+
+    /* Working pointer of inputA */
+    pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
+    px = pSrc1;
+
+    /* Working pointer of inputB */
+    pSrc2 = pIn2 + (srcBLen - 1U);
+    py = pSrc2;
+
+    /* -------------------
+     * Stage3 process
+     * ------------------*/
+
+    while (blockSize3 > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+      /* Loop unrolling: Compute 4 outputs at a time */
+      k = count >> 2U;
+
+      while (k > 0U)
+      {
+        /* sum += x[srcALen - srcBLen + 1] * y[srcBLen - 1] */
+        sum = (q31_t) ((((q63_t) sum << 32) +
+                        ((q63_t) *px++ * (*py--))) >> 32);
+
+        /* sum += x[srcALen - srcBLen + 2] * y[srcBLen - 2] */
+        sum = (q31_t) ((((q63_t) sum << 32) +
+                        ((q63_t) *px++ * (*py--))) >> 32);
+
+        /* sum += x[srcALen - srcBLen + 3] * y[srcBLen - 3] */
+        sum = (q31_t) ((((q63_t) sum << 32) +
+                        ((q63_t) *px++ * (*py--))) >> 32);
+
+        /* sum += x[srcALen - srcBLen + 4] * y[srcBLen - 4] */
+        sum = (q31_t) ((((q63_t) sum << 32) +
+                        ((q63_t) *px++ * (*py--))) >> 32);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      k = count % 0x4U;
+
+#else
+
+      /* Initialize blkCnt with number of samples */
+      k = count;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulates */
+        /* sum +=  x[srcALen-1] * y[srcBLen-1] */
+        sum = (q31_t) ((((q63_t) sum << 32) +
+                        ((q63_t) *px++ * (*py--))) >> 32);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = sum << 1;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = ++pSrc1;
+      py = pSrc2;
+
+      /* Decrement MAC count */
+      count--;
+
+      /* Decrement the loop counter */
+      blockSize3--;
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+
+}
+
+/**
+  @} end of PartialConv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q15.c
new file mode 100644
index 0000000..21999d2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q15.c
@@ -0,0 +1,386 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_conv_partial_opt_q15.c
+ * Description:  Partial convolution of Q15 sequences
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup PartialConv
+  @{
+ */
+
+/**
+  @brief         Partial convolution of Q15 sequences.
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written
+  @param[in]     firstIndex is the first output sample to start with
+  @param[in]     numPoints  is the number of output points to be computed
+  @param[in]     pScratch1  points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+  @param[in]     pScratch2  points to scratch buffer of size min(srcALen, srcBLen).
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : requested subset is not in the range [0 srcALen+srcBLen-2]
+
+  @remark
+                   Refer to \ref arm_conv_partial_fast_q15() for a faster but less precise version of this function.
+ */
+
+arm_status arm_conv_partial_opt_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst,
+        uint32_t firstIndex,
+        uint32_t numPoints,
+        q15_t * pScratch1,
+        q15_t * pScratch2)
+{
+
+        q15_t *pOut = pDst;                            /* Output pointer */
+        q15_t *pScr1 = pScratch1;                      /* Temporary pointer for scratch1 */
+        q15_t *pScr2 = pScratch2;                      /* Temporary pointer for scratch1 */
+        q63_t acc0;                                    /* Accumulator */
+        q31_t x1;                                      /* Temporary variables to hold state and coefficient values */
+        q31_t y1;                                      /* State variables */
+  const q15_t *pIn1;                                   /* InputA pointer */
+  const q15_t *pIn2;                                   /* InputB pointer */
+  const q15_t *px;                                     /* Intermediate inputA pointer */
+        q15_t *py;                                     /* Intermediate inputB pointer */
+        uint32_t j, k, blkCnt;                         /* Loop counter */
+        uint32_t tapCnt;                               /* Loop count */
+        arm_status status;                             /* Status variable */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q63_t acc1, acc2, acc3;                        /* Accumulator */
+        q31_t x2, x3;                                  /* Temporary variables to hold state and coefficient values */
+        q31_t y2;                                      /* State variables */
+#endif
+
+  /* Check for range of output samples to be calculated */
+  if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
+  {
+    /* Set status as ARM_MATH_ARGUMENT_ERROR */
+    status = ARM_MATH_ARGUMENT_ERROR;
+  }
+  else
+  {
+    /* The algorithm implementation is based on the lengths of the inputs. */
+    /* srcB is always made to slide across srcA. */
+    /* So srcBLen is always considered as shorter or equal to srcALen */
+    if (srcALen >= srcBLen)
+    {
+      /* Initialization of inputA pointer */
+      pIn1 = pSrcA;
+
+      /* Initialization of inputB pointer */
+      pIn2 = pSrcB;
+    }
+    else
+    {
+      /* Initialization of inputA pointer */
+      pIn1 = pSrcB;
+
+      /* Initialization of inputB pointer */
+      pIn2 = pSrcA;
+
+      /* srcBLen is always considered as shorter or equal to srcALen */
+      j = srcBLen;
+      srcBLen = srcALen;
+      srcALen = j;
+    }
+
+    /* Temporary pointer for scratch2 */
+    py = pScratch2;
+
+    /* pointer to take end of scratch2 buffer */
+    pScr2 = pScratch2 + srcBLen - 1;
+
+    /* points to smaller length sequence */
+    px = pIn2;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    k = srcBLen >> 2U;
+
+    /* Copy smaller length input sequence in reverse order into second scratch buffer */
+    while (k > 0U)
+    {
+      /* copy second buffer in reversal manner */
+      *pScr2-- = *px++;
+      *pScr2-- = *px++;
+      *pScr2-- = *px++;
+      *pScr2-- = *px++;
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    k = srcBLen % 0x4U;
+
+#else
+
+    /* Initialize k with number of samples */
+    k = srcBLen;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (k > 0U)
+    {
+      /* copy second buffer in reversal manner for remaining samples */
+      *pScr2-- = *px++;
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Initialze temporary scratch pointer */
+    pScr1 = pScratch1;
+
+    /* Assuming scratch1 buffer is aligned by 32-bit */
+    /* Fill (srcBLen - 1U) zeros in scratch buffer */
+    arm_fill_q15(0, pScr1, (srcBLen - 1U));
+
+    /* Update temporary scratch pointer */
+    pScr1 += (srcBLen - 1U);
+
+    /* Copy bigger length sequence(srcALen) samples in scratch1 buffer */
+
+    /* Copy (srcALen) samples in scratch buffer */
+    arm_copy_q15(pIn1, pScr1, srcALen);
+
+    /* Update pointers */
+    pScr1 += srcALen;
+
+    /* Fill (srcBLen - 1U) zeros at end of scratch buffer */
+    arm_fill_q15(0, pScr1, (srcBLen - 1U));
+
+    /* Update pointer */
+    pScr1 += (srcBLen - 1U);
+
+    /* Initialization of pIn2 pointer */
+    pIn2 = py;
+
+    pScratch1 += firstIndex;
+
+    pOut = pDst + firstIndex;
+
+    /* Actual convolution process starts here */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    blkCnt = (numPoints) >> 2;
+
+    while (blkCnt > 0)
+    {
+      /* Initialze temporary scratch pointer as scratch1 */
+      pScr1 = pScratch1;
+
+      /* Clear Accumlators */
+      acc0 = 0;
+      acc1 = 0;
+      acc2 = 0;
+      acc3 = 0;
+
+      /* Read two samples from scratch1 buffer */
+      x1 = read_q15x2_ia (&pScr1);
+
+      /* Read next two samples from scratch1 buffer */
+      x2 = read_q15x2_ia (&pScr1);
+
+      tapCnt = (srcBLen) >> 2U;
+
+      while (tapCnt > 0U)
+      {
+
+        /* Read four samples from smaller buffer */
+        y1 = read_q15x2_ia ((q15_t **) &pIn2);
+        y2 = read_q15x2_ia ((q15_t **) &pIn2);
+
+        /* multiply and accumlate */
+        acc0 = __SMLALD(x1, y1, acc0);
+        acc2 = __SMLALD(x2, y1, acc2);
+
+        /* pack input data */
+#ifndef ARM_MATH_BIG_ENDIAN
+        x3 = __PKHBT(x2, x1, 0);
+#else
+        x3 = __PKHBT(x1, x2, 0);
+#endif
+
+        /* multiply and accumlate */
+        acc1 = __SMLALDX(x3, y1, acc1);
+
+        /* Read next two samples from scratch1 buffer */
+        x1 = read_q15x2_ia (&pScr1);
+
+        /* multiply and accumlate */
+        acc0 = __SMLALD(x2, y2, acc0);
+        acc2 = __SMLALD(x1, y2, acc2);
+
+        /* pack input data */
+#ifndef ARM_MATH_BIG_ENDIAN
+        x3 = __PKHBT(x1, x2, 0);
+#else
+        x3 = __PKHBT(x2, x1, 0);
+#endif
+
+        acc3 = __SMLALDX(x3, y1, acc3);
+        acc1 = __SMLALDX(x3, y2, acc1);
+
+        x2 = read_q15x2_ia (&pScr1);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+        x3 = __PKHBT(x2, x1, 0);
+#else
+        x3 = __PKHBT(x1, x2, 0);
+#endif
+
+        acc3 = __SMLALDX(x3, y2, acc3);
+
+        /* Decrement loop counter */
+        tapCnt--;
+      }
+
+      /* Update scratch pointer for remaining samples of smaller length sequence */
+      pScr1 -= 4U;
+
+      /* apply same above for remaining samples of smaller length sequence */
+      tapCnt = (srcBLen) & 3U;
+
+      while (tapCnt > 0U)
+      {
+        /* accumlate the results */
+        acc0 += (*pScr1++ * *pIn2);
+        acc1 += (*pScr1++ * *pIn2);
+        acc2 += (*pScr1++ * *pIn2);
+        acc3 += (*pScr1++ * *pIn2++);
+
+        pScr1 -= 3U;
+
+        /* Decrement loop counter */
+        tapCnt--;
+      }
+
+      blkCnt--;
+
+      /* Store the results in the accumulators in the destination buffer. */
+#ifndef  ARM_MATH_BIG_ENDIAN
+      write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc0 >> 15), 16), __SSAT((acc1 >> 15), 16), 16));
+      write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
+#else
+      write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc1 >> 15), 16), __SSAT((acc0 >> 15), 16), 16));
+      write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc3 >> 15), 16), __SSAT((acc2 >> 15), 16), 16));
+#endif /* #ifndef  ARM_MATH_BIG_ENDIAN */
+
+      /* Initialization of inputB pointer */
+      pIn2 = py;
+
+      pScratch1 += 4U;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    blkCnt = numPoints & 0x3;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    blkCnt = numPoints;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    /* Calculate convolution for remaining samples of Bigger length sequence */
+    while (blkCnt > 0)
+    {
+      /* Initialze temporary scratch pointer as scratch1 */
+      pScr1 = pScratch1;
+
+      /* Clear Accumlators */
+      acc0 = 0;
+
+      tapCnt = (srcBLen) >> 1U;
+
+      while (tapCnt > 0U)
+      {
+        /* Read next two samples from scratch1 buffer */
+        x1 = read_q15x2_ia (&pScr1);
+
+        /* Read two samples from smaller buffer */
+        y1 = read_q15x2_ia ((q15_t **) &pIn2);
+
+        acc0 = __SMLALD(x1, y1, acc0);
+
+        /* Decrement the loop counter */
+        tapCnt--;
+      }
+
+      tapCnt = (srcBLen) & 1U;
+
+      /* apply same above for remaining samples of smaller length sequence */
+      while (tapCnt > 0U)
+      {
+        /* accumlate the results */
+        acc0 += (*pScr1++ * *pIn2++);
+
+        /* Decrement loop counter */
+        tapCnt--;
+      }
+
+      blkCnt--;
+
+      /* The result is in 2.30 format.  Convert to 1.15 with saturation.
+       ** Then store the output in the destination buffer. */
+      *pOut++ = (q15_t) (__SSAT((acc0 >> 15), 16));
+
+      /* Initialization of inputB pointer */
+      pIn2 = py;
+
+      pScratch1 += 1U;
+
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+
+/**
+  @} end of PartialConv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c
new file mode 100644
index 0000000..811f386
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c
@@ -0,0 +1,390 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_conv_partial_opt_q7.c
+ * Description:  Partial convolution of Q7 sequences
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup PartialConv
+  @{
+ */
+
+/**
+  @brief         Partial convolution of Q7 sequences.
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written
+  @param[in]     firstIndex is the first output sample to start with
+  @param[in]     numPoints  is the number of output points to be computed
+  @param[in]     pScratch1  points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+  @param[in]     pScratch2  points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen).
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : requested subset is not in the range [0 srcALen+srcBLen-2]
+ */
+
+arm_status arm_conv_partial_opt_q7(
+  const q7_t * pSrcA,
+        uint32_t srcALen,
+  const q7_t * pSrcB,
+        uint32_t srcBLen,
+        q7_t * pDst,
+        uint32_t firstIndex,
+        uint32_t numPoints,
+        q15_t * pScratch1,
+        q15_t * pScratch2)
+{
+        q15_t *pScr2, *pScr1;                          /* Intermediate pointers for scratch pointers */
+        q15_t x4;                                      /* Temporary input variable */
+  const q7_t *pIn1, *pIn2;                             /* InputA and inputB pointer */
+        uint32_t j, k, blkCnt, tapCnt;                 /* Loop counter */
+  const q7_t *px;                                      /* Temporary input1 pointer */
+        q15_t *py;                                     /* Temporary input2 pointer */
+        q31_t acc0, acc1, acc2, acc3;                  /* Accumulator */
+        q31_t x1, x2, x3, y1;                          /* Temporary input variables */
+        arm_status status;
+        q7_t *pOut = pDst;                             /* Output pointer */
+        q7_t out0, out1, out2, out3;                   /* Temporary variables */
+
+  /* Check for range of output samples to be calculated */
+  if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
+  {
+    /* Set status as ARM_MATH_ARGUMENT_ERROR */
+    status = ARM_MATH_ARGUMENT_ERROR;
+  }
+  else
+  {
+    /* The algorithm implementation is based on the lengths of the inputs. */
+    /* srcB is always made to slide across srcA. */
+    /* So srcBLen is always considered as shorter or equal to srcALen */
+    if (srcALen >= srcBLen)
+    {
+      /* Initialization of inputA pointer */
+      pIn1 = pSrcA;
+
+      /* Initialization of inputB pointer */
+      pIn2 = pSrcB;
+    }
+    else
+    {
+      /* Initialization of inputA pointer */
+      pIn1 = pSrcB;
+
+      /* Initialization of inputB pointer */
+      pIn2 = pSrcA;
+
+      /* srcBLen is always considered as shorter or equal to srcALen */
+      j = srcBLen;
+      srcBLen = srcALen;
+      srcALen = j;
+    }
+
+    /* pointer to take end of scratch2 buffer */
+    pScr2 = pScratch2;
+
+    /* points to smaller length sequence */
+    px = pIn2 + srcBLen - 1;
+
+    /* Apply loop unrolling and do 4 Copies simultaneously. */
+    k = srcBLen >> 2U;
+
+    /* First part of the processing with loop unrolling copies 4 data points at a time.
+     ** a second loop below copies for the remaining 1 to 3 samples. */
+    while (k > 0U)
+    {
+      /* copy second buffer in reversal manner */
+      x4 = (q15_t) *px--;
+      *pScr2++ = x4;
+      x4 = (q15_t) *px--;
+      *pScr2++ = x4;
+      x4 = (q15_t) *px--;
+      *pScr2++ = x4;
+      x4 = (q15_t) *px--;
+      *pScr2++ = x4;
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* If the count is not a multiple of 4, copy remaining samples here.
+     ** No loop unrolling is used. */
+    k = srcBLen % 0x4U;
+
+    while (k > 0U)
+    {
+      /* copy second buffer in reversal manner for remaining samples */
+      x4 = (q15_t) *px--;
+      *pScr2++ = x4;
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Initialze temporary scratch pointer */
+    pScr1 = pScratch1;
+
+    /* Fill (srcBLen - 1U) zeros in scratch buffer */
+    arm_fill_q15(0, pScr1, (srcBLen - 1U));
+
+    /* Update temporary scratch pointer */
+    pScr1 += (srcBLen - 1U);
+
+    /* Copy (srcALen) samples in scratch buffer */
+    /* Apply loop unrolling and do 4 Copies simultaneously. */
+    k = srcALen >> 2U;
+
+    /* First part of the processing with loop unrolling copies 4 data points at a time.
+     ** a second loop below copies for the remaining 1 to 3 samples. */
+    while (k > 0U)
+    {
+      /* copy second buffer in reversal manner */
+      x4 = (q15_t) *pIn1++;
+      *pScr1++ = x4;
+      x4 = (q15_t) *pIn1++;
+      *pScr1++ = x4;
+      x4 = (q15_t) *pIn1++;
+      *pScr1++ = x4;
+      x4 = (q15_t) *pIn1++;
+      *pScr1++ = x4;
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* If the count is not a multiple of 4, copy remaining samples here.
+     ** No loop unrolling is used. */
+    k = srcALen % 0x4U;
+
+    while (k > 0U)
+    {
+      /* copy second buffer in reversal manner for remaining samples */
+      x4 = (q15_t) *pIn1++;
+      *pScr1++ = x4;
+
+      /* Decrement the loop counter */
+      k--;
+    }
+
+    /* Fill (srcBLen - 1U) zeros at end of scratch buffer */
+    arm_fill_q15(0, pScr1, (srcBLen - 1U));
+
+    /* Update pointer */
+    pScr1 += (srcBLen - 1U);
+
+
+    /* Temporary pointer for scratch2 */
+    py = pScratch2;
+
+    /* Initialization of pIn2 pointer */
+    pIn2 = (q7_t *) py;
+
+    pScr2 = py;
+
+    pOut = pDst + firstIndex;
+
+    pScratch1 += firstIndex;
+
+    /* Actual convolution process starts here */
+    blkCnt = (numPoints) >> 2;
+
+    while (blkCnt > 0)
+    {
+      /* Initialize temporary scratch pointer as scratch1 */
+      pScr1 = pScratch1;
+
+      /* Clear Accumulators */
+      acc0 = 0;
+      acc1 = 0;
+      acc2 = 0;
+      acc3 = 0;
+
+      /* Read two samples from scratch1 buffer */
+      x1 = read_q15x2_ia (&pScr1);
+
+      /* Read next two samples from scratch1 buffer */
+      x2 = read_q15x2_ia (&pScr1);
+
+      tapCnt = (srcBLen) >> 2U;
+
+      while (tapCnt > 0U)
+      {
+        /* Read four samples from smaller buffer */
+        y1 = read_q15x2_ia (&pScr2);
+
+        /* multiply and accumlate */
+        acc0 = __SMLAD(x1, y1, acc0);
+        acc2 = __SMLAD(x2, y1, acc2);
+
+        /* pack input data */
+#ifndef ARM_MATH_BIG_ENDIAN
+        x3 = __PKHBT(x2, x1, 0);
+#else
+        x3 = __PKHBT(x1, x2, 0);
+#endif
+
+        /* multiply and accumlate */
+        acc1 = __SMLADX(x3, y1, acc1);
+
+        /* Read next two samples from scratch1 buffer */
+        x1 = read_q15x2_ia (&pScr1);
+
+        /* pack input data */
+#ifndef ARM_MATH_BIG_ENDIAN
+        x3 = __PKHBT(x1, x2, 0);
+#else
+        x3 = __PKHBT(x2, x1, 0);
+#endif
+
+        acc3 = __SMLADX(x3, y1, acc3);
+
+        /* Read four samples from smaller buffer */
+        y1 = read_q15x2_ia (&pScr2);
+
+        acc0 = __SMLAD(x2, y1, acc0);
+
+        acc2 = __SMLAD(x1, y1, acc2);
+
+        acc1 = __SMLADX(x3, y1, acc1);
+
+        x2 = read_q15x2_ia (&pScr1);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+        x3 = __PKHBT(x2, x1, 0);
+#else
+        x3 = __PKHBT(x1, x2, 0);
+#endif
+
+        acc3 = __SMLADX(x3, y1, acc3);
+
+        /* Decrement loop counter */
+        tapCnt--;
+      }
+
+      /* Update scratch pointer for remaining samples of smaller length sequence */
+      pScr1 -= 4U;
+
+      /* apply same above for remaining samples of smaller length sequence */
+      tapCnt = (srcBLen) & 3U;
+
+      while (tapCnt > 0U)
+      {
+        /* accumlate the results */
+        acc0 += (*pScr1++ * *pScr2);
+        acc1 += (*pScr1++ * *pScr2);
+        acc2 += (*pScr1++ * *pScr2);
+        acc3 += (*pScr1++ * *pScr2++);
+
+        pScr1 -= 3U;
+
+        /* Decrement loop counter */
+        tapCnt--;
+      }
+
+      blkCnt--;
+
+      /* Store the result in the accumulator in the destination buffer. */
+      out0 = (q7_t) (__SSAT(acc0 >> 7U, 8));
+      out1 = (q7_t) (__SSAT(acc1 >> 7U, 8));
+      out2 = (q7_t) (__SSAT(acc2 >> 7U, 8));
+      out3 = (q7_t) (__SSAT(acc3 >> 7U, 8));
+
+      write_q7x4_ia (&pOut, __PACKq7(out0, out1, out2, out3));
+
+      /* Initialization of inputB pointer */
+      pScr2 = py;
+
+      pScratch1 += 4U;
+    }
+
+    blkCnt = (numPoints) & 0x3;
+
+    /* Calculate convolution for remaining samples of Bigger length sequence */
+    while (blkCnt > 0)
+    {
+      /* Initialze temporary scratch pointer as scratch1 */
+      pScr1 = pScratch1;
+
+      /* Clear Accumlators */
+      acc0 = 0;
+
+      tapCnt = (srcBLen) >> 1U;
+
+      while (tapCnt > 0U)
+      {
+
+        /* Read next two samples from scratch1 buffer */
+        x1 = read_q15x2_ia (&pScr1);
+
+        /* Read two samples from smaller buffer */
+        y1 = read_q15x2_ia (&pScr2);
+
+        acc0 = __SMLAD(x1, y1, acc0);
+
+        /* Decrement the loop counter */
+        tapCnt--;
+      }
+
+      tapCnt = (srcBLen) & 1U;
+
+      /* apply same above for remaining samples of smaller length sequence */
+      while (tapCnt > 0U)
+      {
+
+        /* accumlate the results */
+        acc0 += (*pScr1++ * *pScr2++);
+
+        /* Decrement loop counter */
+        tapCnt--;
+      }
+
+      blkCnt--;
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q7_t) (__SSAT(acc0 >> 7U, 8));
+
+      /* Initialization of inputB pointer */
+      pScr2 = py;
+
+      pScratch1 += 1U;
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  return (status);
+}
+
+/**
+  @} end of PartialConv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c
new file mode 100644
index 0000000..55272ea
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q15.c
@@ -0,0 +1,752 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_conv_partial_q15.c
+ * Description:  Partial convolution of Q15 sequences
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup PartialConv
+  @{
+ */
+
+/**
+  @brief         Partial convolution of Q15 sequences.
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written
+  @param[in]     firstIndex is the first output sample to start with
+  @param[in]     numPoints  is the number of output points to be computed
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : requested subset is not in the range [0 srcALen+srcBLen-2]
+
+  @remark
+                   Refer to \ref arm_conv_partial_fast_q15() for a faster but less precise version of this function.
+  @remark
+                   Refer to \ref arm_conv_partial_opt_q15() for a faster implementation of this function using scratch buffers.
+ */
+
+arm_status arm_conv_partial_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst,
+        uint32_t firstIndex,
+        uint32_t numPoints)
+{
+
+#if defined (ARM_MATH_DSP)
+
+  const q15_t *pIn1;                                   /* InputA pointer */
+  const q15_t *pIn2;                                   /* InputB pointer */
+        q15_t *pOut = pDst;                            /* Output pointer */
+        q63_t sum, acc0, acc1, acc2, acc3;             /* Accumulator */
+  const q15_t *px;                                     /* Intermediate inputA pointer */
+  const q15_t *py;                                     /* Intermediate inputB pointer */
+  const q15_t *pSrc1, *pSrc2;                          /* Intermediate pointers */
+        q31_t x0, x1, x2, x3, c0;                      /* Temporary input variables to hold state and coefficient values */
+        int32_t blockSize1, blockSize2, blockSize3;    /* Loop counters */
+        uint32_t j, k, count, blkCnt, check;
+        arm_status status;                             /* Status of Partial convolution */
+
+  /* Check for range of output samples to be calculated */
+  if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
+  {
+    /* Set status as ARM_MATH_ARGUMENT_ERROR */
+    status = ARM_MATH_ARGUMENT_ERROR;
+  }
+  else
+  {
+    /* The algorithm implementation is based on the lengths of the inputs. */
+    /* srcB is always made to slide across srcA. */
+    /* So srcBLen is always considered as shorter or equal to srcALen */
+    if (srcALen >= srcBLen)
+    {
+      /* Initialization of inputA pointer */
+      pIn1 = pSrcA;
+
+      /* Initialization of inputB pointer */
+      pIn2 = pSrcB;
+    }
+    else
+    {
+      /* Initialization of inputA pointer */
+      pIn1 = pSrcB;
+
+      /* Initialization of inputB pointer */
+      pIn2 = pSrcA;
+
+      /* srcBLen is always considered as shorter or equal to srcALen */
+      j = srcBLen;
+      srcBLen = srcALen;
+      srcALen = j;
+    }
+
+    /* Conditions to check which loopCounter holds
+     * the first and last indices of the output samples to be calculated. */
+    check = firstIndex + numPoints;
+    blockSize3 = ((int32_t)check > (int32_t)srcALen) ? (int32_t)check - (int32_t)srcALen : 0;
+    blockSize3 = ((int32_t)firstIndex > (int32_t)srcALen - 1) ? blockSize3 - (int32_t)firstIndex + (int32_t)srcALen : blockSize3;
+    blockSize1 = ((int32_t) srcBLen - 1) - (int32_t) firstIndex;
+    blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 : (int32_t) numPoints) : 0;
+    blockSize2 = (int32_t) check - ((blockSize3 + blockSize1) + (int32_t) firstIndex);
+    blockSize2 = (blockSize2 > 0) ? blockSize2 : 0;
+
+    /* conv(x,y) at n = x[n] * y[0] + x[n-1] * y[1] + x[n-2] * y[2] + ...+ x[n-N+1] * y[N -1] */
+    /* The function is internally
+     * divided into three stages according to the number of multiplications that has to be
+     * taken place between inputA samples and inputB samples. In the first stage of the
+     * algorithm, the multiplications increase by one for every iteration.
+     * In the second stage of the algorithm, srcBLen number of multiplications are done.
+     * In the third stage of the algorithm, the multiplications decrease by one
+     * for every iteration. */
+
+    /* Set the output pointer to point to the firstIndex
+     * of the output sample to be calculated. */
+    pOut = pDst + firstIndex;
+
+    /* --------------------------
+     * Initializations of stage1
+     * -------------------------*/
+
+    /* sum = x[0] * y[0]
+     * sum = x[0] * y[1] + x[1] * y[0]
+     * ....
+     * sum = x[0] * y[srcBlen - 1] + x[1] * y[srcBlen - 2] +...+ x[srcBLen - 1] * y[0]
+     */
+
+    /* In this stage the MAC operations are increased by 1 for every iteration.
+       The count variable holds the number of MAC operations performed.
+       Since the partial convolution starts from firstIndex
+       Number of Macs to be performed is firstIndex + 1 */
+    count = 1U + firstIndex;
+
+    /* Working pointer of inputA */
+    px = pIn1;
+
+    /* Working pointer of inputB */
+    pSrc2 = pIn2 + firstIndex;
+    py = pSrc2;
+
+    /* ------------------------
+     * Stage1 process
+     * ----------------------*/
+
+    /* For loop unrolling by 4, this stage is divided into two. */
+    /* First part of this stage computes the MAC operations less than 4 */
+    /* Second part of this stage computes the MAC operations greater than or equal to 4 */
+
+    /* The first part of the stage starts here */
+    while ((count < 4U) && (blockSize1 > 0U))
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* Loop over number of MAC operations between
+       * inputA samples and inputB samples */
+      k = count;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulates */
+        sum = __SMLALD(*px++, *py--, sum);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      py = ++pSrc2;
+      px = pIn1;
+
+      /* Increment MAC count */
+      count++;
+
+      /* Decrement loop counter */
+      blockSize1--;
+    }
+
+    /* The second part of the stage starts here */
+    /* The internal loop, over count, is unrolled by 4 */
+    /* To, read the last two inputB samples using SIMD:
+     * y[srcBLen] and y[srcBLen-1] coefficients, py is decremented by 1 */
+    py = py - 1;
+
+    while (blockSize1 > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* Apply loop unrolling and compute 4 MACs simultaneously. */
+      k = count >> 2U;
+
+      /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+         a second loop below computes MACs for the remaining 1 to 3 samples. */
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        /* x[0], x[1] are multiplied with y[srcBLen - 1], y[srcBLen - 2] respectively */
+        sum = __SMLALDX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
+        /* x[2], x[3] are multiplied with y[srcBLen - 3], y[srcBLen - 4] respectively */
+        sum = __SMLALDX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* For the next MAC operations, the pointer py is used without SIMD
+       * So, py is incremented by 1 */
+      py = py + 1U;
+
+      /* If the count is not a multiple of 4, compute any remaining MACs here.
+         No loop unrolling is used. */
+      k = count % 0x4U;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulates */
+        sum = __SMLALD(*px++, *py--, sum);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      py = ++pSrc2 - 1U;
+      px = pIn1;
+
+      /* Increment MAC count */
+      count++;
+
+      /* Decrement loop counter */
+      blockSize1--;
+    }
+
+    /* --------------------------
+     * Initializations of stage2
+     * ------------------------*/
+
+    /* sum = x[0] * y[srcBLen-1] + x[1] * y[srcBLen-2] +...+ x[srcBLen-1] * y[0]
+     * sum = x[1] * y[srcBLen-1] + x[2] * y[srcBLen-2] +...+ x[srcBLen] * y[0]
+     * ....
+     * sum = x[srcALen-srcBLen-2] * y[srcBLen-1] + x[srcALen] * y[srcBLen-2] +...+ x[srcALen-1] * y[0]
+     */
+
+    /* Working pointer of inputA */
+    if ((int32_t)firstIndex - (int32_t)srcBLen + 1 > 0)
+    {
+      pSrc1 = pIn1 + firstIndex - srcBLen + 1;
+    }
+    else
+    {
+      pSrc1 = pIn1;
+    }
+    px = pSrc1;
+
+    /* Working pointer of inputB */
+    pSrc2 = pIn2 + (srcBLen - 1U);
+    py = pSrc2;
+
+    /* count is the index by which the pointer pIn1 to be incremented */
+    count = 0U;
+
+    /* -------------------
+     * Stage2 process
+     * ------------------*/
+
+    /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
+     * So, to loop unroll over blockSize2,
+     * srcBLen should be greater than or equal to 4 */
+    if (srcBLen >= 4U)
+    {
+      /* Loop unrolling: Compute 4 outputs at a time */
+      blkCnt = ((uint32_t) blockSize2 >> 2U);
+
+      while (blkCnt > 0U)
+      {
+        py = py - 1U;
+
+        /* Set all accumulators to zero */
+        acc0 = 0;
+        acc1 = 0;
+        acc2 = 0;
+        acc3 = 0;
+
+
+        /* read x[0], x[1] samples */
+        x0 = read_q15x2 ((q15_t *) px);
+        /* read x[1], x[2] samples */
+        x1 = read_q15x2 ((q15_t *) px + 1);
+        px += 2U;
+
+
+        /* Apply loop unrolling and compute 4 MACs simultaneously. */
+        k = srcBLen >> 2U;
+
+        /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+         ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+        do
+        {
+          /* Read the last two inputB samples using SIMD:
+           * y[srcBLen - 1] and y[srcBLen - 2] */
+          c0 = read_q15x2_da ((q15_t **) &py);
+
+          /* acc0 +=  x[0] * y[srcBLen - 1] + x[1] * y[srcBLen - 2] */
+          acc0 = __SMLALDX(x0, c0, acc0);
+
+          /* acc1 +=  x[1] * y[srcBLen - 1] + x[2] * y[srcBLen - 2] */
+          acc1 = __SMLALDX(x1, c0, acc1);
+
+          /* Read x[2], x[3] */
+          x2 = read_q15x2 ((q15_t *) px);
+
+          /* Read x[3], x[4] */
+          x3 = read_q15x2 ((q15_t *) px + 1);
+
+          /* acc2 +=  x[2] * y[srcBLen - 1] + x[3] * y[srcBLen - 2] */
+          acc2 = __SMLALDX(x2, c0, acc2);
+
+          /* acc3 +=  x[3] * y[srcBLen - 1] + x[4] * y[srcBLen - 2] */
+          acc3 = __SMLALDX(x3, c0, acc3);
+
+          /* Read y[srcBLen - 3] and y[srcBLen - 4] */
+          c0 = read_q15x2_da ((q15_t **) &py);
+
+          /* acc0 +=  x[2] * y[srcBLen - 3] + x[3] * y[srcBLen - 4] */
+          acc0 = __SMLALDX(x2, c0, acc0);
+
+          /* acc1 +=  x[3] * y[srcBLen - 3] + x[4] * y[srcBLen - 4] */
+          acc1 = __SMLALDX(x3, c0, acc1);
+
+          /* Read x[4], x[5] */
+          x0 = read_q15x2 ((q15_t *) px + 2);
+
+          /* Read x[5], x[6] */
+          x1 = read_q15x2 ((q15_t *) px + 3);
+          px += 4U;
+
+          /* acc2 +=  x[4] * y[srcBLen - 3] + x[5] * y[srcBLen - 4] */
+          acc2 = __SMLALDX(x0, c0, acc2);
+
+          /* acc3 +=  x[5] * y[srcBLen - 3] + x[6] * y[srcBLen - 4] */
+          acc3 = __SMLALDX(x1, c0, acc3);
+
+        } while (--k);
+
+        /* For the next MAC operations, SIMD is not used
+         * So, the 16 bit pointer if inputB, py is updated */
+
+        /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+         ** No loop unrolling is used. */
+        k = srcBLen % 0x4U;
+
+        if (k == 1U)
+        {
+          /* Read y[srcBLen - 5] */
+          c0 = *(py+1);
+#ifdef  ARM_MATH_BIG_ENDIAN
+          c0 = c0 << 16U;
+#else
+          c0 = c0 & 0x0000FFFF;
+#endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
+
+          /* Read x[7] */
+          x3 = read_q15x2 ((q15_t *) px);
+          px++;
+
+          /* Perform the multiply-accumulate */
+          acc0 = __SMLALD (x0, c0, acc0);
+          acc1 = __SMLALD (x1, c0, acc1);
+          acc2 = __SMLALDX(x1, c0, acc2);
+          acc3 = __SMLALDX(x3, c0, acc3);
+        }
+
+        if (k == 2U)
+        {
+          /* Read y[srcBLen - 5], y[srcBLen - 6] */
+          c0 = read_q15x2 ((q15_t *) py);
+
+          /* Read x[7], x[8] */
+          x3 = read_q15x2 ((q15_t *) px);
+
+          /* Read x[9] */
+          x2 = read_q15x2 ((q15_t *) px + 1);
+          px += 2U;
+
+          /* Perform the multiply-accumulate */
+          acc0 = __SMLALDX(x0, c0, acc0);
+          acc1 = __SMLALDX(x1, c0, acc1);
+          acc2 = __SMLALDX(x3, c0, acc2);
+          acc3 = __SMLALDX(x2, c0, acc3);
+        }
+
+        if (k == 3U)
+        {
+          /* Read y[srcBLen - 5], y[srcBLen - 6] */
+          c0 = read_q15x2 ((q15_t *) py);
+
+          /* Read x[7], x[8] */
+          x3 = read_q15x2 ((q15_t *) px);
+
+          /* Read x[9] */
+          x2 = read_q15x2 ((q15_t *) px + 1);
+
+          /* Perform the multiply-accumulate */
+          acc0 = __SMLALDX(x0, c0, acc0);
+          acc1 = __SMLALDX(x1, c0, acc1);
+          acc2 = __SMLALDX(x3, c0, acc2);
+          acc3 = __SMLALDX(x2, c0, acc3);
+
+          c0 = *(py-1);
+#ifdef  ARM_MATH_BIG_ENDIAN
+          c0 = c0 << 16U;
+#else
+          c0 = c0 & 0x0000FFFF;
+#endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
+
+          /* Read x[10] */
+          x3 =  read_q15x2 ((q15_t *) px + 2);
+          px += 3U;
+
+          /* Perform the multiply-accumulates */
+          acc0 = __SMLALDX(x1, c0, acc0);
+          acc1 = __SMLALD (x2, c0, acc1);
+          acc2 = __SMLALDX(x2, c0, acc2);
+          acc3 = __SMLALDX(x3, c0, acc3);
+        }
+
+        /* Store the results in the accumulators in the destination buffer. */
+#ifndef ARM_MATH_BIG_ENDIAN
+        write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc0 >> 15), 16), __SSAT((acc1 >> 15), 16), 16));
+        write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
+#else
+        write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc1 >> 15), 16), __SSAT((acc0 >> 15), 16), 16));
+        write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc3 >> 15), 16), __SSAT((acc2 >> 15), 16), 16));
+#endif /* #ifndef  ARM_MATH_BIG_ENDIAN */
+
+        /* Increment the pointer pIn1 index, count by 4 */
+        count += 4U;
+
+        /* Update the inputA and inputB pointers for next MAC calculation */
+        px = pSrc1 + count;
+        py = pSrc2;
+
+        /* Decrement loop counter */
+        blkCnt--;
+      }
+
+      /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
+         No loop unrolling is used. */
+      blkCnt = (uint32_t) blockSize2 % 0x4U;
+
+      while (blkCnt > 0U)
+      {
+        /* Accumulator is made zero for every iteration */
+        sum = 0;
+
+        /* Apply loop unrolling and compute 4 MACs simultaneously. */
+        k = srcBLen >> 2U;
+
+        /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+           a second loop below computes MACs for the remaining 1 to 3 samples. */
+        while (k > 0U)
+        {
+          /* Perform the multiply-accumulates */
+          sum += (q63_t) ((q31_t) *px++ * *py--);
+          sum += (q63_t) ((q31_t) *px++ * *py--);
+          sum += (q63_t) ((q31_t) *px++ * *py--);
+          sum += (q63_t) ((q31_t) *px++ * *py--);
+
+          /* Decrement loop counter */
+          k--;
+        }
+
+        /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+         ** No loop unrolling is used. */
+        k = srcBLen % 0x4U;
+
+        while (k > 0U)
+        {
+          /* Perform the multiply-accumulate */
+          sum += (q63_t) ((q31_t) *px++ * *py--);
+
+          /* Decrement loop counter */
+          k--;
+        }
+
+        /* Store the result in the accumulator in the destination buffer. */
+        *pOut++ = (q15_t) (__SSAT(sum >> 15, 16));
+
+        /* Increment the pointer pIn1 index, count by 1 */
+        count++;
+
+        /* Update the inputA and inputB pointers for next MAC calculation */
+        px = pSrc1 + count;
+        py = pSrc2;
+
+        /* Decrement loop counter */
+        blkCnt--;
+      }
+    }
+    else
+    {
+      /* If the srcBLen is not a multiple of 4,
+       * the blockSize2 loop cannot be unrolled by 4 */
+      blkCnt = (uint32_t) blockSize2;
+
+      while (blkCnt > 0U)
+      {
+        /* Accumulator is made zero for every iteration */
+        sum = 0;
+
+        /* srcBLen number of MACS should be performed */
+        k = srcBLen;
+
+        while (k > 0U)
+        {
+          /* Perform the multiply-accumulate */
+          sum += (q63_t) ((q31_t) *px++ * *py--);
+
+          /* Decrement the loop counter */
+          k--;
+        }
+
+        /* Store the result in the accumulator in the destination buffer. */
+        *pOut++ = (q15_t) (__SSAT(sum >> 15, 16));
+
+        /* Increment the MAC count */
+        count++;
+
+        /* Update the inputA and inputB pointers for next MAC calculation */
+        px = pSrc1 + count;
+        py = pSrc2;
+
+        /* Decrement the loop counter */
+        blkCnt--;
+      }
+    }
+
+
+    /* --------------------------
+     * Initializations of stage3
+     * -------------------------*/
+
+    /* sum += x[srcALen-srcBLen+1] * y[srcBLen-1] + x[srcALen-srcBLen+2] * y[srcBLen-2] +...+ x[srcALen-1] * y[1]
+     * sum += x[srcALen-srcBLen+2] * y[srcBLen-1] + x[srcALen-srcBLen+3] * y[srcBLen-2] +...+ x[srcALen-1] * y[2]
+     * ....
+     * sum +=  x[srcALen-2] * y[srcBLen-1] + x[srcALen-1] * y[srcBLen-2]
+     * sum +=  x[srcALen-1] * y[srcBLen-1]
+     */
+
+    /* In this stage the MAC operations are decreased by 1 for every iteration.
+       The count variable holds the number of MAC operations performed */
+    count = srcBLen - 1U;
+
+    /* Working pointer of inputA */
+    pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
+    px = pSrc1;
+
+    /* Working pointer of inputB */
+    pSrc2 = pIn2 + (srcBLen - 1U);
+    pIn2 = pSrc2 - 1U;
+    py = pIn2;
+
+    /* -------------------
+     * Stage3 process
+     * ------------------*/
+
+    /* For loop unrolling by 4, this stage is divided into two. */
+    /* First part of this stage computes the MAC operations greater than 4 */
+    /* Second part of this stage computes the MAC operations less than or equal to 4 */
+
+    /* The first part of the stage starts here */
+    j = count >> 2U;
+
+    while ((j > 0U) && (blockSize3 > 0U))
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* Apply loop unrolling and compute 4 MACs simultaneously. */
+      k = count >> 2U;
+
+      /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+       ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+      while (k > 0U)
+      {
+        /* x[srcALen - srcBLen + 1], x[srcALen - srcBLen + 2] are multiplied
+         * with y[srcBLen - 1], y[srcBLen - 2] respectively */
+        sum = __SMLALDX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
+        /* x[srcALen - srcBLen + 3], x[srcALen - srcBLen + 4] are multiplied
+         * with y[srcBLen - 3], y[srcBLen - 4] respectively */
+        sum = __SMLALDX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* For the next MAC operations, the pointer py is used without SIMD
+       * So, py is incremented by 1 */
+      py = py + 1U;
+
+      /* If the count is not a multiple of 4, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = count % 0x4U;
+
+      while (k > 0U)
+      {
+        /* sum += x[srcALen - srcBLen + 5] * y[srcBLen - 5] */
+        sum = __SMLALD(*px++, *py--, sum);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = ++pSrc1;
+      py = pIn2;
+
+      /* Decrement MAC count */
+      count--;
+
+      /* Decrement loop counter */
+      blockSize3--;
+
+      j--;
+    }
+
+    /* The second part of the stage starts here */
+    /* SIMD is not used for the next MAC operations,
+     * so pointer py is updated to read only one sample at a time */
+    py = py + 1U;
+
+    while (blockSize3 > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* Apply loop unrolling and compute 4 MACs simultaneously. */
+      k = count;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulates */
+        /* sum +=  x[srcALen-1] * y[srcBLen-1] */
+        sum = __SMLALD(*px++, *py--, sum);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = ++pSrc1;
+      py = pSrc2;
+
+      /* Decrement MAC count */
+      count--;
+
+      /* Decrement the loop counter */
+      blockSize3--;
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+
+#else /* #if defined (ARM_MATH_DSP) */
+
+  const q15_t *pIn1 = pSrcA;                           /* InputA pointer */
+  const q15_t *pIn2 = pSrcB;                           /* InputB pointer */
+        q63_t sum;                                     /* Accumulator */
+        uint32_t i, j;                                 /* Loop counters */
+        arm_status status;                             /* Status of Partial convolution */
+
+  /* Check for range of output samples to be calculated */
+  if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
+  {
+    /* Set status as ARM_MATH_ARGUMENT_ERROR */
+    status = ARM_MATH_ARGUMENT_ERROR;
+  }
+  else
+  {
+    /* Loop to calculate convolution for output length number of values */
+    for (i = firstIndex; i <= (firstIndex + numPoints - 1); i++)
+    {
+      /* Initialize sum with zero to carry on MAC operations */
+      sum = 0;
+
+      /* Loop to perform MAC operations according to convolution equation */
+      for (j = 0U; j <= i; j++)
+      {
+        /* Check the array limitations */
+        if (((i - j) < srcBLen) && (j < srcALen))
+        {
+          /* z[i] += x[i-j] * y[j] */
+          sum += ((q31_t) pIn1[j] * pIn2[i - j]);
+        }
+      }
+
+      /* Store the output in the destination buffer */
+      pDst[i] = (q15_t) __SSAT((sum >> 15U), 16U);
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+}
+
+/**
+  @} end of PartialConv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q31.c
new file mode 100644
index 0000000..d0f0122
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q31.c
@@ -0,0 +1,634 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_conv_partial_q31.c
+ * Description:  Partial convolution of Q31 sequences
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup PartialConv
+  @{
+ */
+
+/**
+  @brief         Partial convolution of Q31 sequences.
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written
+  @param[in]     firstIndex is the first output sample to start with
+  @param[in]     numPoints  is the number of output points to be computed
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : requested subset is not in the range [0 srcALen+srcBLen-2]
+
+  @remark
+                   Refer to \ref arm_conv_partial_fast_q31() for a faster but less precise implementation of this function.
+ */
+
+arm_status arm_conv_partial_q31(
+  const q31_t * pSrcA,
+        uint32_t srcALen,
+  const q31_t * pSrcB,
+        uint32_t srcBLen,
+        q31_t * pDst,
+        uint32_t firstIndex,
+        uint32_t numPoints)
+{
+
+#if (1)
+//#if !defined(ARM_MATH_CM0_FAMILY)
+
+  const q31_t *pIn1;                                   /* InputA pointer */
+  const q31_t *pIn2;                                   /* InputB pointer */
+        q31_t *pOut = pDst;                            /* Output pointer */
+  const q31_t *px;                                     /* Intermediate inputA pointer */
+  const q31_t *py;                                     /* Intermediate inputB pointer */
+  const q31_t *pSrc1, *pSrc2;                          /* Intermediate pointers */
+        q63_t sum;                                     /* Accumulator */
+        uint32_t j, k, count, blkCnt, check;
+        int32_t blockSize1, blockSize2, blockSize3;    /* Loop counters */
+        arm_status status;                             /* Status of Partial convolution */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q63_t acc0, acc1, acc2;                        /* Accumulator */
+        q31_t x0, x1, x2, c0;                          /* Temporary variables */
+#endif
+
+  /* Check for range of output samples to be calculated */
+  if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
+  {
+    /* Set status as ARM_MATH_ARGUMENT_ERROR */
+    status = ARM_MATH_ARGUMENT_ERROR;
+  }
+  else
+  {
+    /* The algorithm implementation is based on the lengths of the inputs. */
+    /* srcB is always made to slide across srcA. */
+    /* So srcBLen is always considered as shorter or equal to srcALen */
+    if (srcALen >= srcBLen)
+    {
+      /* Initialization of inputA pointer */
+      pIn1 = pSrcA;
+
+      /* Initialization of inputB pointer */
+      pIn2 = pSrcB;
+    }
+    else
+    {
+      /* Initialization of inputA pointer */
+      pIn1 = pSrcB;
+
+      /* Initialization of inputB pointer */
+      pIn2 = pSrcA;
+
+      /* srcBLen is always considered as shorter or equal to srcALen */
+      j = srcBLen;
+      srcBLen = srcALen;
+      srcALen = j;
+    }
+
+    /* Conditions to check which loopCounter holds
+     * the first and last indices of the output samples to be calculated. */
+    check = firstIndex + numPoints;
+    blockSize3 = ((int32_t)check > (int32_t)srcALen) ? (int32_t)check - (int32_t)srcALen : 0;
+    blockSize3 = ((int32_t)firstIndex > (int32_t)srcALen - 1) ? blockSize3 - (int32_t)firstIndex + (int32_t)srcALen : blockSize3;
+    blockSize1 = ((int32_t) srcBLen - 1) - (int32_t) firstIndex;
+    blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 : (int32_t) numPoints) : 0;
+    blockSize2 = (int32_t) check - ((blockSize3 + blockSize1) + (int32_t) firstIndex);
+    blockSize2 = (blockSize2 > 0) ? blockSize2 : 0;
+
+    /* conv(x,y) at n = x[n] * y[0] + x[n-1] * y[1] + x[n-2] * y[2] + ...+ x[n-N+1] * y[N -1] */
+    /* The function is internally
+     * divided into three stages according to the number of multiplications that has to be
+     * taken place between inputA samples and inputB samples. In the first stage of the
+     * algorithm, the multiplications increase by one for every iteration.
+     * In the second stage of the algorithm, srcBLen number of multiplications are done.
+     * In the third stage of the algorithm, the multiplications decrease by one
+     * for every iteration. */
+
+    /* Set the output pointer to point to the firstIndex
+     * of the output sample to be calculated. */
+    pOut = pDst + firstIndex;
+
+    /* --------------------------
+     * Initializations of stage1
+     * -------------------------*/
+
+    /* sum = x[0] * y[0]
+     * sum = x[0] * y[1] + x[1] * y[0]
+     * ....
+     * sum = x[0] * y[srcBlen - 1] + x[1] * y[srcBlen - 2] +...+ x[srcBLen - 1] * y[0]
+     */
+
+    /* In this stage the MAC operations are increased by 1 for every iteration.
+       The count variable holds the number of MAC operations performed.
+       Since the partial convolution starts from firstIndex
+       Number of Macs to be performed is firstIndex + 1 */
+    count = 1U + firstIndex;
+
+    /* Working pointer of inputA */
+    px = pIn1;
+
+    /* Working pointer of inputB */
+    pSrc2 = pIn2 + firstIndex;
+    py = pSrc2;
+
+    /* ------------------------
+     * Stage1 process
+     * ----------------------*/
+
+    /* The first stage starts here */
+    while (blockSize1 > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+      /* Loop unrolling: Compute 4 outputs at a time */
+      k = count >> 2U;
+
+      while (k > 0U)
+      {
+        /* x[0] * y[srcBLen - 1] */
+        sum += (q63_t) *px++ * (*py--);
+
+        /* x[1] * y[srcBLen - 2] */
+        sum += (q63_t) *px++ * (*py--);
+
+        /* x[2] * y[srcBLen - 3] */
+        sum += (q63_t) *px++ * (*py--);
+
+        /* x[3] * y[srcBLen - 4] */
+        sum += (q63_t) *px++ * (*py--);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      k = count % 0x4U;
+
+#else
+
+      /* Initialize k with number of samples */
+      k = count;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum += (q63_t) *px++ * (*py--);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q31_t) (sum >> 31);
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      py = ++pSrc2;
+      px = pIn1;
+
+      /* Increment MAC count */
+      count++;
+
+      /* Decrement loop counter */
+      blockSize1--;
+    }
+
+    /* --------------------------
+     * Initializations of stage2
+     * ------------------------*/
+
+    /* sum = x[0] * y[srcBLen-1] + x[1] * y[srcBLen-2] +...+ x[srcBLen-1] * y[0]
+     * sum = x[1] * y[srcBLen-1] + x[2] * y[srcBLen-2] +...+ x[srcBLen] * y[0]
+     * ....
+     * sum = x[srcALen-srcBLen-2] * y[srcBLen-1] + x[srcALen] * y[srcBLen-2] +...+ x[srcALen-1] * y[0]
+     */
+
+    /* Working pointer of inputA */
+    if ((int32_t)firstIndex - (int32_t)srcBLen + 1 > 0)
+    {
+      pSrc1 = pIn1 + firstIndex - srcBLen + 1;
+    }
+    else
+    {
+      pSrc1 = pIn1;
+    }
+    px = pSrc1;
+
+    /* Working pointer of inputB */
+    pSrc2 = pIn2 + (srcBLen - 1U);
+    py = pSrc2;
+
+    /* count is index by which the pointer pIn1 to be incremented */
+    count = 0U;
+
+    /* -------------------
+     * Stage2 process
+     * ------------------*/
+
+    /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
+     * So, to loop unroll over blockSize2,
+     * srcBLen should be greater than or equal to 4 */
+    if (srcBLen >= 4U)
+    {
+#if defined (ARM_MATH_LOOPUNROLL)
+
+      /* Loop unroll over blkCnt */
+      blkCnt = blockSize2 / 3;
+
+      while (blkCnt > 0U)
+      {
+        /* Set all accumulators to zero */
+        acc0 = 0;
+        acc1 = 0;
+        acc2 = 0;
+
+        /* read x[0], x[1] samples */
+        x0 = *px++;
+        x1 = *px++;
+
+        /* Apply loop unrolling and compute 3 MACs simultaneously. */
+        k = srcBLen / 3;
+
+        /* First part of the processing with loop unrolling.  Compute 3 MACs at a time.
+         ** a second loop below computes MACs for the remaining 1 to 2 samples. */
+        do
+        {
+          /* Read y[srcBLen - 1] sample */
+          c0 = *(py);
+
+          /* Read x[2] sample */
+          x2 = *(px);
+
+          /* Perform the multiply-accumulate */
+          /* acc0 +=  x[0] * y[srcBLen - 1] */
+          acc0 += (q63_t) x0 * c0;
+          /* acc1 +=  x[1] * y[srcBLen - 1] */
+          acc1 += (q63_t) x1 * c0;
+          /* acc2 +=  x[2] * y[srcBLen - 1] */
+          acc2 += (q63_t) x2 * c0;
+
+          /* Read y[srcBLen - 2] sample */
+          c0 = *(py - 1U);
+
+          /* Read x[3] sample */
+          x0 = *(px + 1U);
+
+          /* Perform the multiply-accumulate */
+          /* acc0 +=  x[1] * y[srcBLen - 2] */
+          acc0 += (q63_t) x1 * c0;
+          /* acc1 +=  x[2] * y[srcBLen - 2] */
+          acc1 += (q63_t) x2 * c0;
+          /* acc2 +=  x[3] * y[srcBLen - 2] */
+          acc2 += (q63_t) x0 * c0;
+
+          /* Read y[srcBLen - 3] sample */
+          c0 = *(py - 2U);
+
+          /* Read x[4] sample */
+          x1 = *(px + 2U);
+
+          /* Perform the multiply-accumulate */
+          /* acc0 +=  x[2] * y[srcBLen - 3] */
+          acc0 += (q63_t) x2 * c0;
+          /* acc1 +=  x[3] * y[srcBLen - 2] */
+          acc1 += (q63_t) x0 * c0;
+          /* acc2 +=  x[4] * y[srcBLen - 2] */
+          acc2 += (q63_t) x1 * c0;
+
+
+          px += 3U;
+
+          py -= 3U;
+
+        } while (--k);
+
+        /* If the srcBLen is not a multiple of 3, compute any remaining MACs here.
+         ** No loop unrolling is used. */
+        k = srcBLen - (3 * (srcBLen / 3));
+
+        while (k > 0U)
+        {
+          /* Read y[srcBLen - 5] sample */
+          c0 = *py--;
+          /* Read x[7] sample */
+          x2 = *px++;
+
+          /* Perform the multiply-accumulates */
+          /* acc0 +=  x[4] * y[srcBLen - 5] */
+          acc0 += (q63_t) x0 * c0;
+          /* acc1 +=  x[5] * y[srcBLen - 5] */
+          acc1 += (q63_t) x1 * c0;
+          /* acc2 +=  x[6] * y[srcBLen - 5] */
+          acc2 += (q63_t) x2 * c0;
+
+          /* Reuse the present samples for the next MAC */
+          x0 = x1;
+          x1 = x2;
+
+          /* Decrement the loop counter */
+          k--;
+        }
+
+        /* Store the result in the accumulator in the destination buffer. */
+        *pOut++ = (q31_t) (acc0 >> 31);
+        *pOut++ = (q31_t) (acc1 >> 31);
+        *pOut++ = (q31_t) (acc2 >> 31);
+
+        /* Increment the pointer pIn1 index, count by 3 */
+        count += 3U;
+
+        /* Update the inputA and inputB pointers for next MAC calculation */
+        px = pSrc1 + count;
+        py = pSrc2;
+
+        /* Decrement loop counter */
+        blkCnt--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      blkCnt = blockSize2 - 3 * (blockSize2 / 3);
+
+#else
+
+      /* Initialize blkCnt with number of samples */
+      blkCnt = blockSize2;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (blkCnt > 0U)
+      {
+        /* Accumulator is made zero for every iteration */
+        sum = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+        /* Loop unrolling: Compute 4 outputs at a time */
+        k = srcBLen >> 2U;
+
+        while (k > 0U)
+        {
+          /* Perform the multiply-accumulates */
+          sum += (q63_t) *px++ * (*py--);
+          sum += (q63_t) *px++ * (*py--);
+          sum += (q63_t) *px++ * (*py--);
+          sum += (q63_t) *px++ * (*py--);
+
+          /* Decrement loop counter */
+          k--;
+        }
+
+        /* Loop unrolling: Compute remaining outputs */
+        k = srcBLen % 0x4U;
+
+#else
+
+        /* Initialize blkCnt with number of samples */
+        k = srcBLen;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+        while (k > 0U)
+        {
+          /* Perform the multiply-accumulate */
+          sum += (q63_t) *px++ * *py--;
+
+          /* Decrement loop counter */
+          k--;
+        }
+
+        /* Store the result in the accumulator in the destination buffer. */
+        *pOut++ = (q31_t) (sum >> 31);
+
+        /* Increment MAC count */
+        count++;
+
+        /* Update the inputA and inputB pointers for next MAC calculation */
+        px = pSrc1 + count;
+        py = pSrc2;
+
+        /* Decrement loop counter */
+        blkCnt--;
+      }
+    }
+    else
+    {
+      /* If the srcBLen is not a multiple of 4,
+       * the blockSize2 loop cannot be unrolled by 4 */
+      blkCnt = (uint32_t) blockSize2;
+
+      while (blkCnt > 0U)
+      {
+        /* Accumulator is made zero for every iteration */
+        sum = 0;
+
+        /* srcBLen number of MACS should be performed */
+        k = srcBLen;
+
+        while (k > 0U)
+        {
+          /* Perform the multiply-accumulate */
+          sum += (q63_t) *px++ * *py--;
+
+          /* Decrement loop counter */
+          k--;
+        }
+
+        /* Store the result in the accumulator in the destination buffer. */
+        *pOut++ = (q31_t) (sum >> 31);
+
+        /* Increment the MAC count */
+        count++;
+
+        /* Update the inputA and inputB pointers for next MAC calculation */
+        px = pSrc1 + count;
+        py = pSrc2;
+
+        /* Decrement the loop counter */
+        blkCnt--;
+      }
+    }
+
+
+    /* --------------------------
+     * Initializations of stage3
+     * -------------------------*/
+
+    /* sum += x[srcALen-srcBLen+1] * y[srcBLen-1] + x[srcALen-srcBLen+2] * y[srcBLen-2] +...+ x[srcALen-1] * y[1]
+     * sum += x[srcALen-srcBLen+2] * y[srcBLen-1] + x[srcALen-srcBLen+3] * y[srcBLen-2] +...+ x[srcALen-1] * y[2]
+     * ....
+     * sum +=  x[srcALen-2] * y[srcBLen-1] + x[srcALen-1] * y[srcBLen-2]
+     * sum +=  x[srcALen-1] * y[srcBLen-1]
+     */
+
+    /* In this stage the MAC operations are decreased by 1 for every iteration.
+       The blockSize3 variable holds the number of MAC operations performed */
+    count = srcBLen - 1U;
+
+    /* Working pointer of inputA */
+    pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
+    px = pSrc1;
+
+    /* Working pointer of inputB */
+    pSrc2 = pIn2 + (srcBLen - 1U);
+    py = pSrc2;
+
+    /* -------------------
+     * Stage3 process
+     * ------------------*/
+
+    while (blockSize3 > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+      /* Loop unrolling: Compute 4 outputs at a time */
+      k = count >> 2U;
+
+      while (k > 0U)
+      {
+        /* sum += x[srcALen - srcBLen + 1] * y[srcBLen - 1] */
+        sum += (q63_t) *px++ * *py--;
+
+        /* sum += x[srcALen - srcBLen + 2] * y[srcBLen - 2] */
+        sum += (q63_t) *px++ * *py--;
+
+        /* sum += x[srcALen - srcBLen + 3] * y[srcBLen - 3] */
+        sum += (q63_t) *px++ * *py--;
+
+        /* sum += x[srcALen - srcBLen + 4] * y[srcBLen - 4] */
+        sum += (q63_t) *px++ * *py--;
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      k = count % 0x4U;
+
+#else
+
+      /* Initialize blkCnt with number of samples */
+      k = count;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        /* sum +=  x[srcALen-1] * y[srcBLen-1] */
+        sum += (q63_t) *px++ * *py--;
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q31_t) (sum >> 31);
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = ++pSrc1;
+      py = pSrc2;
+
+      /* Decrement MAC count */
+      count--;
+
+      /* Decrement the loop counter */
+      blockSize3--;
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+
+#else
+/* alternate version for CM0_FAMILY */
+
+  const q31_t *pIn1 = pSrcA;                           /* InputA pointer */
+  const q31_t *pIn2 = pSrcB;                           /* InputB pointer */
+        q63_t sum;                                     /* Accumulator */
+        uint32_t i, j;                                 /* Loop counters */
+        arm_status status;                             /* Status of Partial convolution */
+
+  /* Check for range of output samples to be calculated */
+  if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
+  {
+    /* Set status as ARM_MATH_ARGUMENT_ERROR */
+    status = ARM_MATH_ARGUMENT_ERROR;
+  }
+  else
+  {
+    /* Loop to calculate convolution for output length number of values */
+    for (i = firstIndex; i <= (firstIndex + numPoints - 1); i++)
+    {
+      /* Initialize sum with zero to carry on MAC operations */
+      sum = 0;
+
+      /* Loop to perform MAC operations according to convolution equation */
+      for (j = 0U; j <= i; j++)
+      {
+        /* Check the array limitations */
+        if (((i - j) < srcBLen) && (j < srcALen))
+        {
+          /* z[i] += x[i-j] * y[j] */
+          sum += ((q63_t) pIn1[j] * pIn2[i - j]);
+        }
+      }
+
+      /* Store the output in the destination buffer */
+      pDst[i] = (q31_t) (sum >> 31U);
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+
+#endif /* #if !defined(ARM_MATH_CM0_FAMILY) */
+
+}
+
+/**
+  @} end of PartialConv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q7.c
new file mode 100644
index 0000000..9b0228c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_q7.c
@@ -0,0 +1,753 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_conv_partial_q7.c
+ * Description:  Partial convolution of Q7 sequences
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup PartialConv
+  @{
+ */
+
+/**
+  @brief         Partial convolution of Q7 sequences.
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written
+  @param[in]     firstIndex is the first output sample to start with
+  @param[in]     numPoints  is the number of output points to be computed
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : requested subset is not in the range [0 srcALen+srcBLen-2]
+
+  @remark
+                   Refer to \ref arm_conv_partial_opt_q7() for a faster implementation of this function.
+ */
+
+arm_status arm_conv_partial_q7(
+  const q7_t * pSrcA,
+        uint32_t srcALen,
+  const q7_t * pSrcB,
+        uint32_t srcBLen,
+        q7_t * pDst,
+        uint32_t firstIndex,
+        uint32_t numPoints)
+{
+
+#if (1)
+//#if !defined(ARM_MATH_CM0_FAMILY)
+
+  const q7_t *pIn1;                                    /* InputA pointer */
+  const q7_t *pIn2;                                    /* InputB pointer */
+        q7_t *pOut = pDst;                             /* Output pointer */
+  const q7_t *px;                                      /* Intermediate inputA pointer */
+  const q7_t *py;                                      /* Intermediate inputB pointer */
+  const q7_t *pSrc1, *pSrc2;                           /* Intermediate pointers */
+        q31_t sum;                                     /* Accumulator */
+        uint32_t j, k, count, blkCnt, check;           /* Loop counters */
+        int32_t blockSize1, blockSize2, blockSize3;    /* Loop counters */
+        arm_status status;                             /* Status of Partial convolution */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q31_t acc0, acc1, acc2, acc3;                  /* Accumulator */
+        q31_t input1, input2;                          /* Temporary input variables */
+        q15_t in1, in2;                                /* Temporary input variables */
+        q7_t x0, x1, x2, x3, c0, c1;                   /* Temporary variables to hold state and coefficient values */
+#endif
+
+  /* Check for range of output samples to be calculated */
+  if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
+  {
+    /* Set status as ARM_MATH_ARGUMENT_ERROR */
+    status = ARM_MATH_ARGUMENT_ERROR;
+  }
+  else
+  {
+    /* The algorithm implementation is based on the lengths of the inputs. */
+    /* srcB is always made to slide across srcA. */
+    /* So srcBLen is always considered as shorter or equal to srcALen */
+    if (srcALen >= srcBLen)
+    {
+      /* Initialization of inputA pointer */
+      pIn1 = pSrcA;
+
+      /* Initialization of inputB pointer */
+      pIn2 = pSrcB;
+    }
+    else
+    {
+      /* Initialization of inputA pointer */
+      pIn1 = pSrcB;
+
+      /* Initialization of inputB pointer */
+      pIn2 = pSrcA;
+
+      /* srcBLen is always considered as shorter or equal to srcALen */
+      j = srcBLen;
+      srcBLen = srcALen;
+      srcALen = j;
+    }
+
+    /* Conditions to check which loopCounter holds
+     * the first and last indices of the output samples to be calculated. */
+    check = firstIndex + numPoints;
+    blockSize3 = ((int32_t)check > (int32_t)srcALen) ? (int32_t)check - (int32_t)srcALen : 0;
+    blockSize3 = ((int32_t)firstIndex > (int32_t)srcALen - 1) ? blockSize3 - (int32_t)firstIndex + (int32_t)srcALen : blockSize3;
+    blockSize1 = ((int32_t) srcBLen - 1) - (int32_t) firstIndex;
+    blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 : (int32_t) numPoints) : 0;
+    blockSize2 = (int32_t) check - ((blockSize3 + blockSize1) + (int32_t) firstIndex);
+    blockSize2 = (blockSize2 > 0) ? blockSize2 : 0;
+
+    /* conv(x,y) at n = x[n] * y[0] + x[n-1] * y[1] + x[n-2] * y[2] + ...+ x[n-N+1] * y[N -1] */
+    /* The function is internally
+     * divided into three stages according to the number of multiplications that has to be
+     * taken place between inputA samples and inputB samples. In the first stage of the
+     * algorithm, the multiplications increase by one for every iteration.
+     * In the second stage of the algorithm, srcBLen number of multiplications are done.
+     * In the third stage of the algorithm, the multiplications decrease by one
+     * for every iteration. */
+
+    /* Set the output pointer to point to the firstIndex
+     * of the output sample to be calculated. */
+    pOut = pDst + firstIndex;
+
+    /* --------------------------
+     * Initializations of stage1
+     * -------------------------*/
+
+    /* sum = x[0] * y[0]
+     * sum = x[0] * y[1] + x[1] * y[0]
+     * ....
+     * sum = x[0] * y[srcBlen - 1] + x[1] * y[srcBlen - 2] +...+ x[srcBLen - 1] * y[0]
+     */
+
+    /* In this stage the MAC operations are increased by 1 for every iteration.
+       The count variable holds the number of MAC operations performed.
+       Since the partial convolution starts from firstIndex
+       Number of Macs to be performed is firstIndex + 1 */
+    count = 1U + firstIndex;
+
+    /* Working pointer of inputA */
+    px = pIn1;
+
+    /* Working pointer of inputB */
+    pSrc2 = pIn2 + firstIndex;
+    py = pSrc2;
+
+    /* ------------------------
+     * Stage1 process
+     * ----------------------*/
+
+    /* The first stage starts here */
+    while (blockSize1 > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+      /* Loop unrolling: Compute 4 outputs at a time */
+      k = count >> 2U;
+
+      while (k > 0U)
+      {
+        /* x[0] , x[1] */
+        in1 = (q15_t) *px++;
+        in2 = (q15_t) *px++;
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+        /* y[srcBLen - 1] , y[srcBLen - 2] */
+        in1 = (q15_t) *py--;
+        in2 = (q15_t) *py--;
+        input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+        /* x[0] * y[srcBLen - 1] */
+        /* x[1] * y[srcBLen - 2] */
+        sum = __SMLAD(input1, input2, sum);
+
+        /* x[2] , x[3] */
+        in1 = (q15_t) *px++;
+        in2 = (q15_t) *px++;
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+        /* y[srcBLen - 3] , y[srcBLen - 4] */
+        in1 = (q15_t) *py--;
+        in2 = (q15_t) *py--;
+        input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+        /* x[2] * y[srcBLen - 3] */
+        /* x[3] * y[srcBLen - 4] */
+        sum = __SMLAD(input1, input2, sum);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      k = count % 0x4U;
+
+#else
+
+      /* Initialize k with number of samples */
+      k = count;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum += ((q31_t) * px++ * *py--);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q7_t) (__SSAT(sum >> 7, 8));
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      py = ++pSrc2;
+      px = pIn1;
+
+      /* Increment MAC count */
+      count++;
+
+      /* Decrement loop counter */
+      blockSize1--;
+    }
+
+    /* --------------------------
+     * Initializations of stage2
+     * ------------------------*/
+
+    /* sum = x[0] * y[srcBLen-1] + x[1] * y[srcBLen-2] +...+ x[srcBLen-1] * y[0]
+     * sum = x[1] * y[srcBLen-1] + x[2] * y[srcBLen-2] +...+ x[srcBLen] * y[0]
+     * ....
+     * sum = x[srcALen-srcBLen-2] * y[srcBLen-1] + x[srcALen] * y[srcBLen-2] +...+ x[srcALen-1] * y[0]
+     */
+
+    /* Working pointer of inputA */
+    if ((int32_t)firstIndex - (int32_t)srcBLen + 1 > 0)
+    {
+      pSrc1 = pIn1 + firstIndex - srcBLen + 1;
+    }
+    else
+    {
+      pSrc1 = pIn1;
+    }
+    px = pSrc1;
+
+    /* Working pointer of inputB */
+    pSrc2 = pIn2 + (srcBLen - 1U);
+    py = pSrc2;
+
+    /* count is the index by which the pointer pIn1 to be incremented */
+    count = 0U;
+
+    /* -------------------
+     * Stage2 process
+     * ------------------*/
+
+    /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
+     * So, to loop unroll over blockSize2,
+     * srcBLen should be greater than or equal to 4 */
+    if (srcBLen >= 4U)
+    {
+#if defined (ARM_MATH_LOOPUNROLL)
+
+      /* Loop unrolling: Compute 4 outputs at a time */
+      blkCnt = ((uint32_t) blockSize2 >> 2U);
+
+      while (blkCnt > 0U)
+      {
+        /* Set all accumulators to zero */
+        acc0 = 0;
+        acc1 = 0;
+        acc2 = 0;
+        acc3 = 0;
+
+        /* read x[0], x[1], x[2] samples */
+        x0 = *px++;
+        x1 = *px++;
+        x2 = *px++;
+
+        /* Apply loop unrolling and compute 4 MACs simultaneously. */
+        k = srcBLen >> 2U;
+
+        /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+         ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+        do
+        {
+          /* Read y[srcBLen - 1] sample */
+          c0 = *py--;
+          /* Read y[srcBLen - 2] sample */
+          c1 = *py--;
+
+          /* Read x[3] sample */
+          x3 = *px++;
+
+          /* x[0] and x[1] are packed */
+          in1 = (q15_t) x0;
+          in2 = (q15_t) x1;
+
+          input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+          /* y[srcBLen - 1]   and y[srcBLen - 2] are packed */
+          in1 = (q15_t) c0;
+          in2 = (q15_t) c1;
+
+          input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+          /* acc0 += x[0] * y[srcBLen - 1] + x[1] * y[srcBLen - 2]  */
+          acc0 = __SMLAD(input1, input2, acc0);
+
+          /* x[1] and x[2] are packed */
+          in1 = (q15_t) x1;
+          in2 = (q15_t) x2;
+
+          input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+          /* acc1 += x[1] * y[srcBLen - 1] + x[2] * y[srcBLen - 2]  */
+          acc1 = __SMLAD(input1, input2, acc1);
+
+          /* x[2] and x[3] are packed */
+          in1 = (q15_t) x2;
+          in2 = (q15_t) x3;
+
+          input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+          /* acc2 += x[2] * y[srcBLen - 1] + x[3] * y[srcBLen - 2]  */
+          acc2 = __SMLAD(input1, input2, acc2);
+
+          /* Read x[4] sample */
+          x0 = *px++;
+
+          /* x[3] and x[4] are packed */
+          in1 = (q15_t) x3;
+          in2 = (q15_t) x0;
+
+          input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+          /* acc3 += x[3] * y[srcBLen - 1] + x[4] * y[srcBLen - 2]  */
+          acc3 = __SMLAD(input1, input2, acc3);
+
+          /* Read y[srcBLen - 3] sample */
+          c0 = *py--;
+          /* Read y[srcBLen - 4] sample */
+          c1 = *py--;
+
+          /* Read x[5] sample */
+          x1 = *px++;
+
+          /* x[2] and x[3] are packed */
+          in1 = (q15_t) x2;
+          in2 = (q15_t) x3;
+
+          input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+          /* y[srcBLen - 3] and y[srcBLen - 4] are packed */
+          in1 = (q15_t) c0;
+          in2 = (q15_t) c1;
+
+          input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+          /* acc0 += x[2] * y[srcBLen - 3] + x[3] * y[srcBLen - 4]  */
+          acc0 = __SMLAD(input1, input2, acc0);
+
+          /* x[3] and x[4] are packed */
+          in1 = (q15_t) x3;
+          in2 = (q15_t) x0;
+
+          input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+          /* acc1 += x[3] * y[srcBLen - 3] + x[4] * y[srcBLen - 4]  */
+          acc1 = __SMLAD(input1, input2, acc1);
+
+          /* x[4] and x[5] are packed */
+          in1 = (q15_t) x0;
+          in2 = (q15_t) x1;
+
+          input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+          /* acc2 += x[4] * y[srcBLen - 3] + x[5] * y[srcBLen - 4]  */
+          acc2 = __SMLAD(input1, input2, acc2);
+
+          /* Read x[6] sample */
+          x2 = *px++;
+
+          /* x[5] and x[6] are packed */
+          in1 = (q15_t) x1;
+          in2 = (q15_t) x2;
+
+          input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+          /* acc3 += x[5] * y[srcBLen - 3] + x[6] * y[srcBLen - 4]  */
+          acc3 = __SMLAD(input1, input2, acc3);
+
+        } while (--k);
+
+        /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+         ** No loop unrolling is used. */
+        k = srcBLen % 0x4U;
+
+        while (k > 0U)
+        {
+          /* Read y[srcBLen - 5] sample */
+          c0 = *py--;
+          /* Read x[7] sample */
+          x3 = *px++;
+
+          /* Perform the multiply-accumulates */
+          /* acc0 +=  x[4] * y[srcBLen - 5] */
+          acc0 += ((q31_t) x0 * c0);
+          /* acc1 +=  x[5] * y[srcBLen - 5] */
+          acc1 += ((q31_t) x1 * c0);
+          /* acc2 +=  x[6] * y[srcBLen - 5] */
+          acc2 += ((q31_t) x2 * c0);
+          /* acc3 +=  x[7] * y[srcBLen - 5] */
+          acc3 += ((q31_t) x3 * c0);
+
+          /* Reuse the present samples for the next MAC */
+          x0 = x1;
+          x1 = x2;
+          x2 = x3;
+
+          /* Decrement the loop counter */
+          k--;
+        }
+
+        /* Store the result in the accumulator in the destination buffer. */
+        *pOut++ = (q7_t) (__SSAT(acc0 >> 7, 8));
+        *pOut++ = (q7_t) (__SSAT(acc1 >> 7, 8));
+        *pOut++ = (q7_t) (__SSAT(acc2 >> 7, 8));
+        *pOut++ = (q7_t) (__SSAT(acc3 >> 7, 8));
+
+        /* Increment the pointer pIn1 index, count by 4 */
+        count += 4U;
+
+        /* Update the inputA and inputB pointers for next MAC calculation */
+        px = pSrc1 + count;
+        py = pSrc2;
+
+        /* Decrement loop counter */
+        blkCnt--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      blkCnt = (uint32_t) blockSize2 % 0x4U;
+
+#else
+
+      /* Initialize blkCnt with number of samples */
+      blkCnt = blockSize2;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (blkCnt > 0U)
+      {
+        /* Accumulator is made zero for every iteration */
+        sum = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+        /* Loop unrolling: Compute 4 outputs at a time */
+        k = srcBLen >> 2U;
+
+        while (k > 0U)
+        {
+          /* Reading two inputs of SrcA buffer and packing */
+          in1 = (q15_t) *px++;
+          in2 = (q15_t) *px++;
+          input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+          /* Reading two inputs of SrcB buffer and packing */
+          in1 = (q15_t) *py--;
+          in2 = (q15_t) *py--;
+          input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+          /* Perform the multiply-accumulate */
+          sum = __SMLAD(input1, input2, sum);
+
+          /* Reading two inputs of SrcA buffer and packing */
+          in1 = (q15_t) *px++;
+          in2 = (q15_t) *px++;
+          input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+          /* Reading two inputs of SrcB buffer and packing */
+          in1 = (q15_t) *py--;
+          in2 = (q15_t) *py--;
+          input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+          /* Perform the multiply-accumulate */
+          sum = __SMLAD(input1, input2, sum);
+
+          /* Decrement loop counter */
+          k--;
+        }
+
+        /* Loop unrolling: Compute remaining outputs */
+        k = srcBLen % 0x4U;
+
+#else
+
+        /* Initialize blkCnt with number of samples */
+        k = srcBLen;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+        while (k > 0U)
+        {
+          /* Perform the multiply-accumulate */
+          sum += ((q31_t) * px++ * *py--);
+
+          /* Decrement loop counter */
+          k--;
+        }
+
+        /* Store the result in the accumulator in the destination buffer. */
+        *pOut++ = (q7_t) (__SSAT(sum >> 7, 8));
+
+        /* Increment the pointer pIn1 index, count by 1 */
+        count++;
+
+        /* Update the inputA and inputB pointers for next MAC calculation */
+        px = pSrc1 + count;
+        py = pSrc2;
+
+        /* Decrement loop counter */
+        blkCnt--;
+      }
+    }
+    else
+    {
+      /* If the srcBLen is not a multiple of 4,
+       * the blockSize2 loop cannot be unrolled by 4 */
+      blkCnt = (uint32_t) blockSize2;
+
+      while (blkCnt > 0U)
+      {
+        /* Accumulator is made zero for every iteration */
+        sum = 0;
+
+        /* srcBLen number of MACS should be performed */
+        k = srcBLen;
+
+        while (k > 0U)
+        {
+          /* Perform the multiply-accumulate */
+          sum += ((q31_t) * px++ * *py--);
+
+          /* Decrement loop counter */
+          k--;
+        }
+
+        /* Store the result in the accumulator in the destination buffer. */
+        *pOut++ = (q7_t) (__SSAT(sum >> 7, 8));
+
+        /* Increment the MAC count */
+        count++;
+
+        /* Update the inputA and inputB pointers for next MAC calculation */
+        px = pSrc1 + count;
+        py = pSrc2;
+
+        /* Decrement the loop counter */
+        blkCnt--;
+      }
+    }
+
+
+    /* --------------------------
+     * Initializations of stage3
+     * -------------------------*/
+
+    /* sum += x[srcALen-srcBLen+1] * y[srcBLen-1] + x[srcALen-srcBLen+2] * y[srcBLen-2] +...+ x[srcALen-1] * y[1]
+     * sum += x[srcALen-srcBLen+2] * y[srcBLen-1] + x[srcALen-srcBLen+3] * y[srcBLen-2] +...+ x[srcALen-1] * y[2]
+     * ....
+     * sum +=  x[srcALen-2] * y[srcBLen-1] + x[srcALen-1] * y[srcBLen-2]
+     * sum +=  x[srcALen-1] * y[srcBLen-1]
+     */
+
+    /* In this stage the MAC operations are decreased by 1 for every iteration.
+       The count variable holds the number of MAC operations performed */
+    count = srcBLen - 1U;
+
+    /* Working pointer of inputA */
+    pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
+    px = pSrc1;
+
+    /* Working pointer of inputB */
+    pSrc2 = pIn2 + (srcBLen - 1U);
+    py = pSrc2;
+
+    /* -------------------
+     * Stage3 process
+     * ------------------*/
+
+    while (blockSize3 > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+      /* Loop unrolling: Compute 4 outputs at a time */
+      k = count >> 2U;
+
+      while (k > 0U)
+      {
+        /* Reading two inputs, x[srcALen - srcBLen + 1] and x[srcALen - srcBLen + 2] of SrcA buffer and packing */
+        in1 = (q15_t) *px++;
+        in2 = (q15_t) *px++;
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+        /* Reading two inputs, y[srcBLen - 1] and y[srcBLen - 2] of SrcB buffer and packing */
+        in1 = (q15_t) *py--;
+        in2 = (q15_t) *py--;
+        input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+        /* sum += x[srcALen - srcBLen + 1] * y[srcBLen - 1] */
+        /* sum += x[srcALen - srcBLen + 2] * y[srcBLen - 2] */
+        sum = __SMLAD(input1, input2, sum);
+
+        /* Reading two inputs, x[srcALen - srcBLen + 3] and x[srcALen - srcBLen + 4] of SrcA buffer and packing */
+        in1 = (q15_t) *px++;
+        in2 = (q15_t) *px++;
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+        /* Reading two inputs, y[srcBLen - 3] and y[srcBLen - 4] of SrcB buffer and packing */
+        in1 = (q15_t) *py--;
+        in2 = (q15_t) *py--;
+        input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+        /* sum += x[srcALen - srcBLen + 3] * y[srcBLen - 3] */
+        /* sum += x[srcALen - srcBLen + 4] * y[srcBLen - 4] */
+        sum = __SMLAD(input1, input2, sum);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      k = count % 0x4U;
+
+#else
+
+      /* Initialize blkCnt with number of samples */
+      k = count;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulates */
+        /* sum +=  x[srcALen-1] * y[srcBLen-1] */
+        sum += ((q31_t) * px++ * *py--);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q7_t) (__SSAT(sum >> 7, 8));
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = ++pSrc1;
+      py = pSrc2;
+
+      /* Decrement MAC count */
+      count--;
+
+      /* Decrement the loop counter */
+      blockSize3--;
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+
+#else
+/* alternate version for CM0_FAMILY */
+
+  const q7_t *pIn1 = pSrcA;                            /* InputA pointer */
+  const q7_t *pIn2 = pSrcB;                            /* InputB pointer */
+        q31_t sum;                                     /* Accumulator */
+        uint32_t i, j;                                 /* Loop counters */
+        arm_status status;                             /* Status of Partial convolution */
+
+  /* Check for range of output samples to be calculated */
+  if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
+  {
+    /* Set status as ARM_MATH_ARGUMENT_ERROR */
+    status = ARM_MATH_ARGUMENT_ERROR;
+  }
+  else
+  {
+    /* Loop to calculate convolution for output length number of values */
+    for (i = firstIndex; i <= (firstIndex + numPoints - 1); i++)
+    {
+      /* Initialize sum with zero to carry on MAC operations */
+      sum = 0;
+
+      /* Loop to perform MAC operations according to convolution equation */
+      for (j = 0U; j <= i; j++)
+      {
+        /* Check the array limitations */
+        if (((i - j) < srcBLen) && (j < srcALen))
+        {
+          /* z[i] += x[i-j] * y[j] */
+          sum += ((q15_t) pIn1[j] * (pIn2[i - j]));
+        }
+      }
+
+      /* Store the output in the destination buffer */
+      pDst[i] = (q7_t) __SSAT((sum >> 7U), 8U);
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+
+#endif /* #if !defined(ARM_MATH_CM0_FAMILY) */
+
+}
+
+/**
+  @} end of PartialConv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c
new file mode 100644
index 0000000..ad2b629
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c
@@ -0,0 +1,696 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_conv_q15.c
+ * Description:  Convolution of Q15 sequences
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup Conv
+  @{
+ */
+
+/**
+  @brief         Convolution of Q15 sequences.
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written.  Length srcALen+srcBLen-1.
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 64-bit internal accumulator.
+                   Both inputs are in 1.15 format and multiplications yield a 2.30 result.
+                   The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format.
+                   This approach provides 33 guard bits and there is no risk of overflow.
+                   The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.
+
+  @remark
+                   Refer to \ref arm_conv_fast_q15() for a faster but less precise version of this function.
+  @remark
+                   Refer to \ref arm_conv_opt_q15() for a faster implementation of this function using scratch buffers.
+ */
+
+void arm_conv_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst)
+{
+
+#if defined (ARM_MATH_DSP)
+
+  const q15_t *pIn1;                                   /* InputA pointer */
+  const q15_t *pIn2;                                   /* InputB pointer */
+        q15_t *pOut = pDst;                            /* Output pointer */
+        q63_t sum, acc0, acc1, acc2, acc3;             /* Accumulators */
+  const q15_t *px;                                     /* Intermediate inputA pointer */
+  const q15_t *py;                                     /* Intermediate inputB pointer */
+  const q15_t *pSrc1, *pSrc2;                          /* Intermediate pointers */
+        q31_t x0, x1, x2, x3, c0;                      /* Temporary input variables to hold state and coefficient values */
+        uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
+        uint32_t j, k, count, blkCnt;                  /* Loop counters */
+
+  /* The algorithm implementation is based on the lengths of the inputs. */
+  /* srcB is always made to slide across srcA. */
+  /* So srcBLen is always considered as shorter or equal to srcALen */
+  if (srcALen >= srcBLen)
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcA;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcB;
+  }
+  else
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcA;
+
+    /* srcBLen is always considered as shorter or equal to srcALen */
+    j = srcBLen;
+    srcBLen = srcALen;
+    srcALen = j;
+  }
+
+  /* conv(x,y) at n = x[n] * y[0] + x[n-1] * y[1] + x[n-2] * y[2] + ...+ x[n-N+1] * y[N -1] */
+  /* The function is internally
+   * divided into three stages according to the number of multiplications that has to be
+   * taken place between inputA samples and inputB samples. In the first stage of the
+   * algorithm, the multiplications increase by one for every iteration.
+   * In the second stage of the algorithm, srcBLen number of multiplications are done.
+   * In the third stage of the algorithm, the multiplications decrease by one
+   * for every iteration. */
+
+  /* The algorithm is implemented in three stages.
+     The loop counters of each stage is initiated here. */
+  blockSize1 = srcBLen - 1U;
+  blockSize2 = srcALen - (srcBLen - 1U);
+
+  /* --------------------------
+   * Initializations of stage1
+   * -------------------------*/
+
+  /* sum = x[0] * y[0]
+   * sum = x[0] * y[1] + x[1] * y[0]
+   * ....
+   * sum = x[0] * y[srcBlen - 1] + x[1] * y[srcBlen - 2] +...+ x[srcBLen - 1] * y[0]
+   */
+
+  /* In this stage the MAC operations are increased by 1 for every iteration.
+     The count variable holds the number of MAC operations performed */
+  count = 1U;
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  py = pIn2;
+
+  /* ------------------------
+   * Stage1 process
+   * ----------------------*/
+
+  /* For loop unrolling by 4, this stage is divided into two. */
+  /* First part of this stage computes the MAC operations less than 4 */
+  /* Second part of this stage computes the MAC operations greater than or equal to 4 */
+
+  /* The first part of the stage starts here */
+  while ((count < 4U) && (blockSize1 > 0U))
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+    /* Loop over number of MAC operations between
+     * inputA samples and inputB samples */
+    k = count;
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulates */
+      sum = __SMLALD(*px++, *py--, sum);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    py = pIn2 + count;
+    px = pIn1;
+
+    /* Increment MAC count */
+    count++;
+
+    /* Decrement loop counter */
+    blockSize1--;
+  }
+
+  /* The second part of the stage starts here */
+  /* The internal loop, over count, is unrolled by 4 */
+  /* To, read the last two inputB samples using SIMD:
+   * y[srcBLen] and y[srcBLen-1] coefficients, py is decremented by 1 */
+  py = py - 1;
+
+  while (blockSize1 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+    /* Apply loop unrolling and compute 4 MACs simultaneously. */
+    k = count >> 2U;
+
+    /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+     ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* x[0], x[1] are multiplied with y[srcBLen - 1], y[srcBLen - 2] respectively */
+      sum = __SMLALDX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
+      /* x[2], x[3] are multiplied with y[srcBLen - 3], y[srcBLen - 4] respectively */
+      sum = __SMLALDX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* For the next MAC operations, the pointer py is used without SIMD
+     * So, py is incremented by 1 */
+    py = py + 1U;
+
+    /* If the count is not a multiple of 4, compute any remaining MACs here.
+     ** No loop unrolling is used. */
+    k = count % 0x4U;
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      sum = __SMLALD(*px++, *py--, sum);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    py = pIn2 + (count - 1U);
+    px = pIn1;
+
+    /* Increment MAC count */
+    count++;
+
+    /* Decrement loop counter */
+    blockSize1--;
+  }
+
+  /* --------------------------
+   * Initializations of stage2
+   * ------------------------*/
+
+  /* sum = x[0] * y[srcBLen-1] + x[1] * y[srcBLen-2] +...+ x[srcBLen-1] * y[0]
+   * sum = x[1] * y[srcBLen-1] + x[2] * y[srcBLen-2] +...+ x[srcBLen] * y[0]
+   * ....
+   * sum = x[srcALen-srcBLen-2] * y[srcBLen-1] + x[srcALen] * y[srcBLen-2] +...+ x[srcALen-1] * y[0]
+   */
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  pSrc2 = pIn2 + (srcBLen - 1U);
+  py = pSrc2;
+
+  /* count is the index by which the pointer pIn1 to be incremented */
+  count = 0U;
+
+  /* -------------------
+   * Stage2 process
+   * ------------------*/
+
+  /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
+   * So, to loop unroll over blockSize2,
+   * srcBLen should be greater than or equal to 4 */
+  if (srcBLen >= 4U)
+  {
+    /* Loop unrolling: Compute 4 outputs at a time */
+    blkCnt = blockSize2 >> 2U;
+
+    while (blkCnt > 0U)
+    {
+      py = py - 1U;
+
+      /* Set all accumulators to zero */
+      acc0 = 0;
+      acc1 = 0;
+      acc2 = 0;
+      acc3 = 0;
+
+      /* read x[0], x[1] samples */
+      x0 = read_q15x2 ((q15_t *) px);
+
+      /* read x[1], x[2] samples */
+      x1 = read_q15x2 ((q15_t *) px + 1);
+      px += 2U;
+
+      /* Apply loop unrolling and compute 4 MACs simultaneously. */
+      k = srcBLen >> 2U;
+
+      /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+       ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+      do
+      {
+        /* Read the last two inputB samples using SIMD:
+         * y[srcBLen - 1] and y[srcBLen - 2] */
+        c0 = read_q15x2_da ((q15_t **) &py);
+
+        /* acc0 +=  x[0] * y[srcBLen - 1] + x[1] * y[srcBLen - 2] */
+        acc0 = __SMLALDX(x0, c0, acc0);
+
+        /* acc1 +=  x[1] * y[srcBLen - 1] + x[2] * y[srcBLen - 2] */
+        acc1 = __SMLALDX(x1, c0, acc1);
+
+        /* Read x[2], x[3] */
+        x2 = read_q15x2 ((q15_t *) px);
+
+        /* Read x[3], x[4] */
+        x3 = read_q15x2 ((q15_t *) px + 1);
+
+        /* acc2 +=  x[2] * y[srcBLen - 1] + x[3] * y[srcBLen - 2] */
+        acc2 = __SMLALDX(x2, c0, acc2);
+
+        /* acc3 +=  x[3] * y[srcBLen - 1] + x[4] * y[srcBLen - 2] */
+        acc3 = __SMLALDX(x3, c0, acc3);
+
+        /* Read y[srcBLen - 3] and y[srcBLen - 4] */
+        c0 = read_q15x2_da ((q15_t **) &py);
+
+        /* acc0 +=  x[2] * y[srcBLen - 3] + x[3] * y[srcBLen - 4] */
+        acc0 = __SMLALDX(x2, c0, acc0);
+
+        /* acc1 +=  x[3] * y[srcBLen - 3] + x[4] * y[srcBLen - 4] */
+        acc1 = __SMLALDX(x3, c0, acc1);
+
+        /* Read x[4], x[5] */
+        x0 = read_q15x2 ((q15_t *) px + 2);
+
+        /* Read x[5], x[6] */
+        x1 = read_q15x2 ((q15_t *) px + 3);
+
+        px += 4U;
+
+        /* acc2 +=  x[4] * y[srcBLen - 3] + x[5] * y[srcBLen - 4] */
+        acc2 = __SMLALDX(x0, c0, acc2);
+
+        /* acc3 +=  x[5] * y[srcBLen - 3] + x[6] * y[srcBLen - 4] */
+        acc3 = __SMLALDX(x1, c0, acc3);
+
+      } while (--k);
+
+      /* For the next MAC operations, SIMD is not used
+       * So, the 16 bit pointer if inputB, py is updated */
+
+      /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = srcBLen % 0x4U;
+
+      if (k == 1U)
+      {
+        /* Read y[srcBLen - 5] */
+        c0 = *(py + 1);
+#ifdef  ARM_MATH_BIG_ENDIAN
+        c0 = c0 << 16U;
+#else
+        c0 = c0 & 0x0000FFFF;
+#endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
+
+        /* Read x[7] */
+        x3 = read_q15x2 ((q15_t *) px);
+        px++;
+
+        /* Perform the multiply-accumulate */
+        acc0 = __SMLALD(x0, c0, acc0);
+        acc1 = __SMLALD(x1, c0, acc1);
+        acc2 = __SMLALDX(x1, c0, acc2);
+        acc3 = __SMLALDX(x3, c0, acc3);
+      }
+
+      if (k == 2U)
+      {
+        /* Read y[srcBLen - 5], y[srcBLen - 6] */
+        c0 = read_q15x2 ((q15_t *) py);
+
+        /* Read x[7], x[8] */
+        x3 = read_q15x2 ((q15_t *) px);
+
+        /* Read x[9] */
+        x2 = read_q15x2 ((q15_t *) px + 1);
+        px += 2U;
+
+        /* Perform the multiply-accumulate */
+        acc0 = __SMLALDX(x0, c0, acc0);
+        acc1 = __SMLALDX(x1, c0, acc1);
+        acc2 = __SMLALDX(x3, c0, acc2);
+        acc3 = __SMLALDX(x2, c0, acc3);
+      }
+
+      if (k == 3U)
+      {
+        /* Read y[srcBLen - 5], y[srcBLen - 6] */
+        c0 = read_q15x2 ((q15_t *) py);
+
+        /* Read x[7], x[8] */
+        x3 = read_q15x2 ((q15_t *) px);
+
+        /* Read x[9] */
+        x2 = read_q15x2 ((q15_t *) px + 1);
+
+        /* Perform the multiply-accumulate */
+        acc0 = __SMLALDX(x0, c0, acc0);
+        acc1 = __SMLALDX(x1, c0, acc1);
+        acc2 = __SMLALDX(x3, c0, acc2);
+        acc3 = __SMLALDX(x2, c0, acc3);
+
+        c0 = *(py-1);
+#ifdef  ARM_MATH_BIG_ENDIAN
+        c0 = c0 << 16U;
+#else
+        c0 = c0 & 0x0000FFFF;
+#endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
+
+        /* Read x[10] */
+        x3 =  read_q15x2 ((q15_t *) px + 2);
+        px += 3U;
+
+        /* Perform the multiply-accumulates */
+        acc0 = __SMLALDX(x1, c0, acc0);
+        acc1 = __SMLALD(x2, c0, acc1);
+        acc2 = __SMLALDX(x2, c0, acc2);
+        acc3 = __SMLALDX(x3, c0, acc3);
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+#ifndef  ARM_MATH_BIG_ENDIAN
+      write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc0 >> 15), 16), __SSAT((acc1 >> 15), 16), 16));
+      write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
+#else
+      write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc1 >> 15), 16), __SSAT((acc0 >> 15), 16), 16));
+      write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc3 >> 15), 16), __SSAT((acc2 >> 15), 16), 16));
+#endif /*      #ifndef  ARM_MATH_BIG_ENDIAN    */
+
+      /* Increment the pointer pIn1 index, count by 4 */
+      count += 4U;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pSrc2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
+     ** No loop unrolling is used. */
+    blkCnt = blockSize2 % 0x4U;
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* Apply loop unrolling and compute 4 MACs simultaneously. */
+      k = srcBLen >> 2U;
+
+      /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+       ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulates */
+        sum += (q63_t) ((q31_t) *px++ * *py--);
+        sum += (q63_t) ((q31_t) *px++ * *py--);
+        sum += (q63_t) ((q31_t) *px++ * *py--);
+        sum += (q63_t) ((q31_t) *px++ * *py--);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = srcBLen % 0x4U;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulates */
+        sum += (q63_t) ((q31_t) *px++ * *py--);
+
+        /* Decrement the loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q15_t) (__SSAT(sum >> 15, 16));
+
+      /* Increment the pointer pIn1 index, count by 1 */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pSrc2;
+
+      /* Decrement the loop counter */
+      blkCnt--;
+    }
+  }
+  else
+  {
+    /* If the srcBLen is not a multiple of 4,
+     * the blockSize2 loop cannot be unrolled by 4 */
+    blkCnt = blockSize2;
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* srcBLen number of MACS should be performed */
+      k = srcBLen;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum += (q63_t) ((q31_t) *px++ * *py--);
+
+        /* Decrement the loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q15_t) (__SSAT(sum >> 15, 16));
+
+      /* Increment the MAC count */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pSrc2;
+
+      /* Decrement the loop counter */
+      blkCnt--;
+    }
+  }
+
+
+  /* --------------------------
+   * Initializations of stage3
+   * -------------------------*/
+
+  /* sum += x[srcALen-srcBLen+1] * y[srcBLen-1] + x[srcALen-srcBLen+2] * y[srcBLen-2] +...+ x[srcALen-1] * y[1]
+   * sum += x[srcALen-srcBLen+2] * y[srcBLen-1] + x[srcALen-srcBLen+3] * y[srcBLen-2] +...+ x[srcALen-1] * y[2]
+   * ....
+   * sum +=  x[srcALen-2] * y[srcBLen-1] + x[srcALen-1] * y[srcBLen-2]
+   * sum +=  x[srcALen-1] * y[srcBLen-1]
+   */
+
+  /* In this stage the MAC operations are decreased by 1 for every iteration.
+     The blockSize3 variable holds the number of MAC operations performed */
+  blockSize3 = srcBLen - 1U;
+
+  /* Working pointer of inputA */
+  pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
+  px = pSrc1;
+
+  /* Working pointer of inputB */
+  pSrc2 = pIn2 + (srcBLen - 1U);
+  pIn2 = pSrc2 - 1U;
+  py = pIn2;
+
+  /* -------------------
+   * Stage3 process
+   * ------------------*/
+
+  /* For loop unrolling by 4, this stage is divided into two. */
+  /* First part of this stage computes the MAC operations greater than 4 */
+  /* Second part of this stage computes the MAC operations less than or equal to 4 */
+
+  /* The first part of the stage starts here */
+  j = blockSize3 >> 2U;
+
+  while ((j > 0U) && (blockSize3 > 0U))
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+    /* Apply loop unrolling and compute 4 MACs simultaneously. */
+    k = blockSize3 >> 2U;
+
+    /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+     ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* x[srcALen - srcBLen + 1], x[srcALen - srcBLen + 2] are multiplied
+       * with y[srcBLen - 1], y[srcBLen - 2] respectively */
+      sum = __SMLALDX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
+      /* x[srcALen - srcBLen + 3], x[srcALen - srcBLen + 4] are multiplied
+       * with y[srcBLen - 3], y[srcBLen - 4] respectively */
+      sum = __SMLALDX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* For the next MAC operations, the pointer py is used without SIMD
+     * So, py is incremented by 1 */
+    py = py + 1U;
+
+    /* If the blockSize3 is not a multiple of 4, compute any remaining MACs here.
+     ** No loop unrolling is used. */
+    k = blockSize3 % 0x4U;
+
+    while (k > 0U)
+    {
+      /* sum += x[srcALen - srcBLen + 5] * y[srcBLen - 5] */
+      sum = __SMLALD(*px++, *py--, sum);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    px = ++pSrc1;
+    py = pIn2;
+
+    /* Decrement loop counter */
+    blockSize3--;
+
+    j--;
+  }
+
+  /* The second part of the stage starts here */
+  /* SIMD is not used for the next MAC operations,
+   * so pointer py is updated to read only one sample at a time */
+  py = py + 1U;
+
+  while (blockSize3 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+    /* Apply loop unrolling and compute 4 MACs simultaneously. */
+    k = blockSize3;
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulates */
+      /* sum +=  x[srcALen-1] * y[srcBLen-1] */
+      sum = __SMLALD(*px++, *py--, sum);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    px = ++pSrc1;
+    py = pSrc2;
+
+    /* Decrement loop counter */
+    blockSize3--;
+  }
+
+#else /* #if defined (ARM_MATH_DSP) */
+
+  const q15_t *pIn1 = pSrcA;                           /* InputA pointer */
+  const q15_t *pIn2 = pSrcB;                           /* InputB pointer */
+        q63_t sum;                                     /* Accumulator */
+        uint32_t i, j;                                 /* Loop counters */
+
+  /* Loop to calculate convolution for output length number of values */
+  for (i = 0; i < (srcALen + srcBLen - 1); i++)
+  {
+    /* Initialize sum with zero to carry on MAC operations */
+    sum = 0;
+
+    /* Loop to perform MAC operations according to convolution equation */
+    for (j = 0U; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if (((i - j) < srcBLen) && (j < srcALen))
+      {
+        /* z[i] += x[i-j] * y[j] */
+        sum += ((q31_t) pIn1[j] * pIn2[i - j]);
+      }
+    }
+
+    /* Store the output in the destination buffer */
+    pDst[i] = (q15_t) __SSAT((sum >> 15U), 16U);
+  }
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+}
+
+/**
+  @} end of Conv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q31.c
new file mode 100644
index 0000000..39550ec
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q31.c
@@ -0,0 +1,581 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_conv_q31.c
+ * Description:  Convolution of Q31 sequences
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup Conv
+  @{
+ */
+
+/**
+  @brief         Convolution of Q31 sequences.
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written.  Length srcALen+srcBLen-1.
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using an internal 64-bit accumulator.
+                   The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit.
+                   There is no saturation on intermediate additions.
+                   Thus, if the accumulator overflows it wraps around and distorts the result.
+                   The input signals should be scaled down to avoid intermediate overflows.
+                   Scale down the inputs by log2(min(srcALen, srcBLen)) (log2 is read as log to the base 2) times to avoid overflows,
+                   as maximum of min(srcALen, srcBLen) number of additions are carried internally.
+                   The 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to yield the final result.
+
+  @remark
+                   Refer to \ref arm_conv_fast_q31() for a faster but less precise implementation of this function.
+ */
+
+void arm_conv_q31(
+  const q31_t * pSrcA,
+        uint32_t srcALen,
+  const q31_t * pSrcB,
+        uint32_t srcBLen,
+        q31_t * pDst)
+{
+
+#if (1)
+//#if !defined(ARM_MATH_CM0_FAMILY)
+
+  const q31_t *pIn1;                                   /* InputA pointer */
+  const q31_t *pIn2;                                   /* InputB pointer */
+        q31_t *pOut = pDst;                            /* Output pointer */
+  const q31_t *px;                                     /* Intermediate inputA pointer */
+  const q31_t *py;                                     /* Intermediate inputB pointer */
+  const q31_t *pSrc1, *pSrc2;                          /* Intermediate pointers */
+        q63_t sum;                                     /* Accumulators */
+        uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
+        uint32_t j, k, count, blkCnt;                  /* Loop counters */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q63_t acc0, acc1, acc2;                        /* Accumulators */
+        q31_t x0, x1, x2, c0;                          /* Temporary variables to hold state and coefficient values */
+#endif
+
+  /* The algorithm implementation is based on the lengths of the inputs. */
+  /* srcB is always made to slide across srcA. */
+  /* So srcBLen is always considered as shorter or equal to srcALen */
+  if (srcALen >= srcBLen)
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcA;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcB;
+  }
+  else
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcA;
+
+    /* srcBLen is always considered as shorter or equal to srcALen */
+    j = srcBLen;
+    srcBLen = srcALen;
+    srcALen = j;
+  }
+
+  /* conv(x,y) at n = x[n] * y[0] + x[n-1] * y[1] + x[n-2] * y[2] + ...+ x[n-N+1] * y[N -1] */
+  /* The function is internally
+   * divided into three stages according to the number of multiplications that has to be
+   * taken place between inputA samples and inputB samples. In the first stage of the
+   * algorithm, the multiplications increase by one for every iteration.
+   * In the second stage of the algorithm, srcBLen number of multiplications are done.
+   * In the third stage of the algorithm, the multiplications decrease by one
+   * for every iteration. */
+
+  /* The algorithm is implemented in three stages.
+     The loop counters of each stage is initiated here. */
+  blockSize1 = srcBLen - 1U;
+  blockSize2 = srcALen - (srcBLen - 1U);
+  blockSize3 = blockSize1;
+
+  /* --------------------------
+   * Initializations of stage1
+   * -------------------------*/
+
+  /* sum = x[0] * y[0]
+   * sum = x[0] * y[1] + x[1] * y[0]
+   * ....
+   * sum = x[0] * y[srcBlen - 1] + x[1] * y[srcBlen - 2] +...+ x[srcBLen - 1] * y[0]
+   */
+
+  /* In this stage the MAC operations are increased by 1 for every iteration.
+     The count variable holds the number of MAC operations performed */
+  count = 1U;
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  py = pIn2;
+
+
+  /* ------------------------
+   * Stage1 process
+   * ----------------------*/
+
+  /* The first stage starts here */
+  while (blockSize1 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    k = count >> 2U;
+
+    while (k > 0U)
+    {
+      /* x[0] * y[srcBLen - 1] */
+      sum += (q63_t) *px++ * (*py--);
+
+      /* x[1] * y[srcBLen - 2] */
+      sum += (q63_t) *px++ * (*py--);
+
+      /* x[2] * y[srcBLen - 3] */
+      sum += (q63_t) *px++ * (*py--);
+
+      /* x[3] * y[srcBLen - 4] */
+      sum += (q63_t) *px++ * (*py--);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    k = count % 0x4U;
+
+#else
+
+    /* Initialize k with number of samples */
+    k = count;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      sum += (q63_t) *px++ * *py--;
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut++ = (q31_t) (sum >> 31);
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    py = pIn2 + count;
+    px = pIn1;
+
+    /* Increment MAC count */
+    count++;
+
+    /* Decrement loop counter */
+    blockSize1--;
+  }
+
+  /* --------------------------
+   * Initializations of stage2
+   * ------------------------*/
+
+  /* sum = x[0] * y[srcBLen-1] + x[1] * y[srcBLen-2] +...+ x[srcBLen-1] * y[0]
+   * sum = x[1] * y[srcBLen-1] + x[2] * y[srcBLen-2] +...+ x[srcBLen]   * y[0]
+   * ....
+   * sum = x[srcALen-srcBLen-2] * y[srcBLen-1] + x[srcALen] * y[srcBLen-2] +...+ x[srcALen-1] * y[0]
+   */
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  pSrc2 = pIn2 + (srcBLen - 1U);
+  py = pSrc2;
+
+  /* count is index by which the pointer pIn1 to be incremented */
+  count = 0U;
+
+  /* -------------------
+   * Stage2 process
+   * ------------------*/
+
+  /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
+   * So, to loop unroll over blockSize2,
+   * srcBLen should be greater than or equal to 4 */
+  if (srcBLen >= 4U)
+  {
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unroll by 3 */
+    blkCnt = blockSize2 / 3;
+
+    while (blkCnt > 0U)
+    {
+      /* Set all accumulators to zero */
+      acc0 = 0;
+      acc1 = 0;
+      acc2 = 0;
+
+      /* read x[0], x[1], x[2] samples */
+      x0 = *px++;
+      x1 = *px++;
+
+      /* Apply loop unrolling and compute 3 MACs simultaneously. */
+      k = srcBLen / 3;
+
+      /* First part of the processing with loop unrolling.  Compute 3 MACs at a time.
+       ** a second loop below computes MACs for the remaining 1 to 2 samples. */
+      do
+      {
+        /* Read y[srcBLen - 1] sample */
+        c0 = *(py);
+        /* Read x[3] sample */
+        x2 = *(px);
+
+        /* Perform the multiply-accumulate */
+        /* acc0 +=  x[0] * y[srcBLen - 1] */
+        acc0 += ((q63_t) x0 * c0);
+        /* acc1 +=  x[1] * y[srcBLen - 1] */
+        acc1 += ((q63_t) x1 * c0);
+        /* acc2 +=  x[2] * y[srcBLen - 1] */
+        acc2 += ((q63_t) x2 * c0);
+
+        /* Read y[srcBLen - 2] sample */
+        c0 = *(py - 1U);
+        /* Read x[4] sample */
+        x0 = *(px + 1U);
+
+        /* Perform the multiply-accumulate */
+        /* acc0 +=  x[1] * y[srcBLen - 2] */
+        acc0 += ((q63_t) x1 * c0);
+        /* acc1 +=  x[2] * y[srcBLen - 2] */
+        acc1 += ((q63_t) x2 * c0);
+        /* acc2 +=  x[3] * y[srcBLen - 2] */
+        acc2 += ((q63_t) x0 * c0);
+
+        /* Read y[srcBLen - 3] sample */
+        c0 = *(py - 2U);
+        /* Read x[5] sample */
+        x1 = *(px + 2U);
+
+        /* Perform the multiply-accumulate */
+        /* acc0 +=  x[2] * y[srcBLen - 3] */
+        acc0 += ((q63_t) x2 * c0);
+        /* acc1 +=  x[3] * y[srcBLen - 2] */
+        acc1 += ((q63_t) x0 * c0);
+        /* acc2 +=  x[4] * y[srcBLen - 2] */
+        acc2 += ((q63_t) x1 * c0);
+
+        /* update scratch pointers */
+        px += 3U;
+        py -= 3U;
+
+      } while (--k);
+
+      /* If the srcBLen is not a multiple of 3, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = srcBLen - (3 * (srcBLen / 3));
+
+      while (k > 0U)
+      {
+        /* Read y[srcBLen - 5] sample */
+        c0 = *py--;
+        /* Read x[7] sample */
+        x2 = *px++;
+
+        /* Perform the multiply-accumulates */
+        /* acc0 +=  x[4] * y[srcBLen - 5] */
+        acc0 += ((q63_t) x0 * c0);
+        /* acc1 +=  x[5] * y[srcBLen - 5] */
+        acc1 += ((q63_t) x1 * c0);
+        /* acc2 +=  x[6] * y[srcBLen - 5] */
+        acc2 += ((q63_t) x2 * c0);
+
+        /* Reuse the present samples for the next MAC */
+        x0 = x1;
+        x1 = x2;
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q31_t) (acc0 >> 31);
+      *pOut++ = (q31_t) (acc1 >> 31);
+      *pOut++ = (q31_t) (acc2 >> 31);
+
+      /* Increment the pointer pIn1 index, count by 3 */
+      count += 3U;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pSrc2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    blkCnt = blockSize2 - 3 * (blockSize2 / 3);
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    blkCnt = blockSize2;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+      k = srcBLen >> 2U;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulates */
+        sum += (q63_t) *px++ * *py--;
+        sum += (q63_t) *px++ * *py--;
+        sum += (q63_t) *px++ * *py--;
+        sum += (q63_t) *px++ * *py--;
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      k = srcBLen % 0x4U;
+
+#else
+
+      /* Initialize blkCnt with number of samples */
+      k = srcBLen;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum += (q63_t) *px++ * *py--;
+
+        /* Decrement the loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q31_t) (sum >> 31);
+
+      /* Increment MAC count */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pSrc2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+  else
+  {
+    /* If the srcBLen is not a multiple of 4,
+     * the blockSize2 loop cannot be unrolled by 4 */
+    blkCnt = blockSize2;
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* srcBLen number of MACS should be performed */
+      k = srcBLen;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum += (q63_t) *px++ * *py--;
+
+        /* Decrement the loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q31_t) (sum >> 31);
+
+      /* Increment MAC count */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pSrc2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+
+
+  /* --------------------------
+   * Initializations of stage3
+   * -------------------------*/
+
+  /* sum += x[srcALen-srcBLen+1] * y[srcBLen-1] + x[srcALen-srcBLen+2] * y[srcBLen-2] +...+ x[srcALen-1] * y[1]
+   * sum += x[srcALen-srcBLen+2] * y[srcBLen-1] + x[srcALen-srcBLen+3] * y[srcBLen-2] +...+ x[srcALen-1] * y[2]
+   * ....
+   * sum +=  x[srcALen-2] * y[srcBLen-1] + x[srcALen-1] * y[srcBLen-2]
+   * sum +=  x[srcALen-1] * y[srcBLen-1]
+   */
+
+  /* In this stage the MAC operations are decreased by 1 for every iteration.
+     The blockSize3 variable holds the number of MAC operations performed */
+
+  /* Working pointer of inputA */
+  pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
+  px = pSrc1;
+
+  /* Working pointer of inputB */
+  pSrc2 = pIn2 + (srcBLen - 1U);
+  py = pSrc2;
+
+  /* -------------------
+   * Stage3 process
+   * ------------------*/
+
+  while (blockSize3 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    k = blockSize3 >> 2U;
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* sum += x[srcALen - srcBLen + 1] * y[srcBLen - 1] */
+      sum += (q63_t) *px++ * *py--;
+
+      /* sum += x[srcALen - srcBLen + 2] * y[srcBLen - 2] */
+      sum += (q63_t) *px++ * *py--;
+
+      /* sum += x[srcALen - srcBLen + 3] * y[srcBLen - 3] */
+      sum += (q63_t) *px++ * *py--;
+
+      /* sum += x[srcALen - srcBLen + 4] * y[srcBLen - 4] */
+      sum += (q63_t) *px++ * *py--;
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    k = blockSize3 % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    k = blockSize3;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* sum +=  x[srcALen-1] * y[srcBLen-1] */
+      sum += (q63_t) *px++ * *py--;
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut++ = (q31_t) (sum >> 31);
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    px = ++pSrc1;
+    py = pSrc2;
+
+    /* Decrement loop counter */
+    blockSize3--;
+  }
+
+#else
+/* alternate version for CM0_FAMILY */
+
+  const q31_t *pIn1 = pSrcA;                           /* InputA pointer */
+  const q31_t *pIn2 = pSrcB;                           /* InputB pointer */
+        q63_t sum;                                     /* Accumulators */
+        uint32_t i, j;                                 /* Loop counters */
+
+  /* Loop to calculate convolution for output length number of times */
+  for (i = 0U; i < (srcALen + srcBLen - 1U); i++)
+  {
+    /* Initialize sum with zero to carry out MAC operations */
+    sum = 0;
+
+    /* Loop to perform MAC operations according to convolution equation */
+    for (j = 0U; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if (((i - j) < srcBLen) && (j < srcALen))
+      {
+        /* z[i] += x[i-j] * y[j] */
+        sum += ((q63_t) pIn1[j] * pIn2[i - j]);
+      }
+    }
+
+    /* Store the output in the destination buffer */
+    pDst[i] = (q31_t) (sum >> 31U);
+  }
+
+#endif /* #if !defined(ARM_MATH_CM0_FAMILY) */
+
+}
+
+/**
+  @} end of Conv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q7.c
new file mode 100644
index 0000000..bdd1cab
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q7.c
@@ -0,0 +1,700 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_conv_q7.c
+ * Description:  Convolution of Q7 sequences
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup Conv
+  @{
+ */
+
+/**
+  @brief         Convolution of Q7 sequences.
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written.  Length srcALen+srcBLen-1.
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 32-bit internal accumulator.
+                   Both the inputs are represented in 1.7 format and multiplications yield a 2.14 result.
+                   The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format.
+                   This approach provides 17 guard bits and there is no risk of overflow as long as <code>max(srcALen, srcBLen)<131072</code>.
+                   The 18.14 result is then truncated to 18.7 format by discarding the low 7 bits and then saturated to 1.7 format.
+  @remark
+                   Refer to \ref arm_conv_opt_q7() for a faster implementation of this function.
+ */
+
+void arm_conv_q7(
+  const q7_t * pSrcA,
+        uint32_t srcALen,
+  const q7_t * pSrcB,
+        uint32_t srcBLen,
+        q7_t * pDst)
+{
+
+#if (1)
+//#if !defined(ARM_MATH_CM0_FAMILY)
+
+  const q7_t *pIn1;                                    /* InputA pointer */
+  const q7_t *pIn2;                                    /* InputB pointer */
+        q7_t *pOut = pDst;                             /* Output pointer */
+  const q7_t *px;                                      /* Intermediate inputA pointer */
+  const q7_t *py;                                      /* Intermediate inputB pointer */
+  const q7_t *pSrc1, *pSrc2;                           /* Intermediate pointers */
+        q31_t sum;                                     /* Accumulators */
+        uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
+        uint32_t j, k, count, blkCnt;                  /* Loop counters */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q31_t acc0, acc1, acc2, acc3;                  /* Accumulators */
+        q31_t input1, input2;                          /* Temporary input variables */
+        q15_t in1, in2;                                /* Temporary input variables */
+        q7_t x0, x1, x2, x3, c0, c1;                   /* Temporary variables to hold state and coefficient values */
+#endif
+
+  /* The algorithm implementation is based on the lengths of the inputs. */
+  /* srcB is always made to slide across srcA. */
+  /* So srcBLen is always considered as shorter or equal to srcALen */
+  if (srcALen >= srcBLen)
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcA;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcB;
+  }
+  else
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcA;
+
+    /* srcBLen is always considered as shorter or equal to srcALen */
+    j = srcBLen;
+    srcBLen = srcALen;
+    srcALen = j;
+  }
+
+  /* conv(x,y) at n = x[n] * y[0] + x[n-1] * y[1] + x[n-2] * y[2] + ...+ x[n-N+1] * y[N -1] */
+  /* The function is internally
+   * divided into three stages according to the number of multiplications that has to be
+   * taken place between inputA samples and inputB samples. In the first stage of the
+   * algorithm, the multiplications increase by one for every iteration.
+   * In the second stage of the algorithm, srcBLen number of multiplications are done.
+   * In the third stage of the algorithm, the multiplications decrease by one
+   * for every iteration. */
+
+  /* The algorithm is implemented in three stages.
+     The loop counters of each stage is initiated here. */
+  blockSize1 = srcBLen - 1U;
+  blockSize2 = srcALen - (srcBLen - 1U);
+  blockSize3 = blockSize1;
+
+  /* --------------------------
+   * Initializations of stage1
+   * -------------------------*/
+
+  /* sum = x[0] * y[0]
+   * sum = x[0] * y[1] + x[1] * y[0]
+   * ....
+   * sum = x[0] * y[srcBlen - 1] + x[1] * y[srcBlen - 2] +...+ x[srcBLen - 1] * y[0]
+   */
+
+  /* In this stage the MAC operations are increased by 1 for every iteration.
+     The count variable holds the number of MAC operations performed */
+  count = 1U;
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  py = pIn2;
+
+
+  /* ------------------------
+   * Stage1 process
+   * ----------------------*/
+
+  /* The first stage starts here */
+  while (blockSize1 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    k = count >> 2U;
+
+    while (k > 0U)
+    {
+      /* x[0] , x[1] */
+      in1 = (q15_t) *px++;
+      in2 = (q15_t) *px++;
+      input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+      /* y[srcBLen - 1] , y[srcBLen - 2] */
+      in1 = (q15_t) *py--;
+      in2 = (q15_t) *py--;
+      input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+      /* x[0] * y[srcBLen - 1] */
+      /* x[1] * y[srcBLen - 2] */
+      sum = __SMLAD(input1, input2, sum);
+
+      /* x[2] , x[3] */
+      in1 = (q15_t) *px++;
+      in2 = (q15_t) *px++;
+      input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+      /* y[srcBLen - 3] , y[srcBLen - 4] */
+      in1 = (q15_t) *py--;
+      in2 = (q15_t) *py--;
+      input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+      /* x[2] * y[srcBLen - 3] */
+      /* x[3] * y[srcBLen - 4] */
+      sum = __SMLAD(input1, input2, sum);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    k = count % 0x4U;
+
+#else
+
+    /* Initialize k with number of samples */
+    k = count;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      sum += ((q15_t) *px++ * *py--);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut++ = (q7_t) (__SSAT(sum >> 7U, 8));
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    py = pIn2 + count;
+    px = pIn1;
+
+    /* Increment MAC count */
+    count++;
+
+    /* Decrement loop counter */
+    blockSize1--;
+  }
+
+  /* --------------------------
+   * Initializations of stage2
+   * ------------------------*/
+
+  /* sum = x[0] * y[srcBLen-1] + x[1] * y[srcBLen-2] +...+ x[srcBLen-1] * y[0]
+   * sum = x[1] * y[srcBLen-1] + x[2] * y[srcBLen-2] +...+ x[srcBLen]   * y[0]
+   * ....
+   * sum = x[srcALen-srcBLen-2] * y[srcBLen-1] + x[srcALen] * y[srcBLen-2] +...+ x[srcALen-1] * y[0]
+   */
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  pSrc2 = pIn2 + (srcBLen - 1U);
+  py = pSrc2;
+
+  /* count is index by which the pointer pIn1 to be incremented */
+  count = 0U;
+
+  /* -------------------
+   * Stage2 process
+   * ------------------*/
+
+  /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
+   * So, to loop unroll over blockSize2,
+   * srcBLen should be greater than or equal to 4 */
+  if (srcBLen >= 4U)
+  {
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    blkCnt = blockSize2 >> 2U;
+
+    while (blkCnt > 0U)
+    {
+      /* Set all accumulators to zero */
+      acc0 = 0;
+      acc1 = 0;
+      acc2 = 0;
+      acc3 = 0;
+
+      /* read x[0], x[1], x[2] samples */
+      x0 = *px++;
+      x1 = *px++;
+      x2 = *px++;
+
+      /* Apply loop unrolling and compute 4 MACs simultaneously. */
+      k = srcBLen >> 2U;
+
+      /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+       ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+      do
+      {
+        /* Read y[srcBLen - 1] sample */
+        c0 = *py--;
+        /* Read y[srcBLen - 2] sample */
+        c1 = *py--;
+
+        /* Read x[3] sample */
+        x3 = *px++;
+
+        /* x[0] and x[1] are packed */
+        in1 = (q15_t) x0;
+        in2 = (q15_t) x1;
+
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* y[srcBLen - 1]   and y[srcBLen - 2] are packed */
+        in1 = (q15_t) c0;
+        in2 = (q15_t) c1;
+
+        input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* acc0 += x[0] * y[srcBLen - 1] + x[1] * y[srcBLen - 2]  */
+        acc0 = __SMLAD(input1, input2, acc0);
+
+        /* x[1] and x[2] are packed */
+        in1 = (q15_t) x1;
+        in2 = (q15_t) x2;
+
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* acc1 += x[1] * y[srcBLen - 1] + x[2] * y[srcBLen - 2]  */
+        acc1 = __SMLAD(input1, input2, acc1);
+
+        /* x[2] and x[3] are packed */
+        in1 = (q15_t) x2;
+        in2 = (q15_t) x3;
+
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* acc2 += x[2] * y[srcBLen - 1] + x[3] * y[srcBLen - 2]  */
+        acc2 = __SMLAD(input1, input2, acc2);
+
+        /* Read x[4] sample */
+        x0 = *px++;
+
+        /* x[3] and x[4] are packed */
+        in1 = (q15_t) x3;
+        in2 = (q15_t) x0;
+
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* acc3 += x[3] * y[srcBLen - 1] + x[4] * y[srcBLen - 2]  */
+        acc3 = __SMLAD(input1, input2, acc3);
+
+        /* Read y[srcBLen - 3] sample */
+        c0 = *py--;
+        /* Read y[srcBLen - 4] sample */
+        c1 = *py--;
+
+        /* Read x[5] sample */
+        x1 = *px++;
+
+        /* x[2] and x[3] are packed */
+        in1 = (q15_t) x2;
+        in2 = (q15_t) x3;
+
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* y[srcBLen - 3] and y[srcBLen - 4] are packed */
+        in1 = (q15_t) c0;
+        in2 = (q15_t) c1;
+
+        input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* acc0 += x[2] * y[srcBLen - 3] + x[3] * y[srcBLen - 4]  */
+        acc0 = __SMLAD(input1, input2, acc0);
+
+        /* x[3] and x[4] are packed */
+        in1 = (q15_t) x3;
+        in2 = (q15_t) x0;
+
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* acc1 += x[3] * y[srcBLen - 3] + x[4] * y[srcBLen - 4]  */
+        acc1 = __SMLAD(input1, input2, acc1);
+
+        /* x[4] and x[5] are packed */
+        in1 = (q15_t) x0;
+        in2 = (q15_t) x1;
+
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* acc2 += x[4] * y[srcBLen - 3] + x[5] * y[srcBLen - 4]  */
+        acc2 = __SMLAD(input1, input2, acc2);
+
+        /* Read x[6] sample */
+        x2 = *px++;
+
+        /* x[5] and x[6] are packed */
+        in1 = (q15_t) x1;
+        in2 = (q15_t) x2;
+
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* acc3 += x[5] * y[srcBLen - 3] + x[6] * y[srcBLen - 4]  */
+        acc3 = __SMLAD(input1, input2, acc3);
+
+      } while (--k);
+
+      /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = srcBLen % 0x4U;
+
+      while (k > 0U)
+      {
+        /* Read y[srcBLen - 5] sample */
+        c0 = *py--;
+        /* Read x[7] sample */
+        x3 = *px++;
+
+        /* Perform the multiply-accumulates */
+        /* acc0 +=  x[4] * y[srcBLen - 5] */
+        acc0 += ((q15_t) x0 * c0);
+        /* acc1 +=  x[5] * y[srcBLen - 5] */
+        acc1 += ((q15_t) x1 * c0);
+        /* acc2 +=  x[6] * y[srcBLen - 5] */
+        acc2 += ((q15_t) x2 * c0);
+        /* acc3 +=  x[7] * y[srcBLen - 5] */
+        acc3 += ((q15_t) x3 * c0);
+
+        /* Reuse the present samples for the next MAC */
+        x0 = x1;
+        x1 = x2;
+        x2 = x3;
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q7_t) (__SSAT(acc0 >> 7U, 8));
+      *pOut++ = (q7_t) (__SSAT(acc1 >> 7U, 8));
+      *pOut++ = (q7_t) (__SSAT(acc2 >> 7U, 8));
+      *pOut++ = (q7_t) (__SSAT(acc3 >> 7U, 8));
+
+      /* Increment the pointer pIn1 index, count by 4 */
+      count += 4U;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pSrc2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    blkCnt = blockSize2 % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    blkCnt = blockSize2;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+      k = srcBLen >> 2U;
+
+      while (k > 0U)
+      {
+
+        /* Reading two inputs of SrcA buffer and packing */
+        in1 = (q15_t) *px++;
+        in2 = (q15_t) *px++;
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* Reading two inputs of SrcB buffer and packing */
+        in1 = (q15_t) *py--;
+        in2 = (q15_t) *py--;
+        input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* Perform the multiply-accumulate */
+        sum = __SMLAD(input1, input2, sum);
+
+        /* Reading two inputs of SrcA buffer and packing */
+        in1 = (q15_t) *px++;
+        in2 = (q15_t) *px++;
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* Reading two inputs of SrcB buffer and packing */
+        in1 = (q15_t) *py--;
+        in2 = (q15_t) *py--;
+        input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* Perform the multiply-accumulate */
+        sum = __SMLAD(input1, input2, sum);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      k = srcBLen % 0x4U;
+
+#else
+
+      /* Initialize blkCnt with number of samples */
+      k = srcBLen;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum += ((q15_t) *px++ * *py--);
+
+        /* Decrement the loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q7_t) (__SSAT(sum >> 7U, 8));
+
+      /* Increment the pointer pIn1 index, count by 1 */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pSrc2;
+
+      /* Decrement the loop counter */
+      blkCnt--;
+    }
+  }
+  else
+  {
+    /* If the srcBLen is not a multiple of 4,
+     * the blockSize2 loop cannot be unrolled by 4 */
+    blkCnt = blockSize2;
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* srcBLen number of MACS should be performed */
+      k = srcBLen;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum += ((q15_t) *px++ * *py--);
+
+        /* Decrement the loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut++ = (q7_t) (__SSAT(sum >> 7U, 8));
+
+      /* Increment the MAC count */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pSrc2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+
+
+  /* --------------------------
+   * Initializations of stage3
+   * -------------------------*/
+
+  /* sum += x[srcALen-srcBLen+1] * y[srcBLen-1] + x[srcALen-srcBLen+2] * y[srcBLen-2] +...+ x[srcALen-1] * y[1]
+   * sum += x[srcALen-srcBLen+2] * y[srcBLen-1] + x[srcALen-srcBLen+3] * y[srcBLen-2] +...+ x[srcALen-1] * y[2]
+   * ....
+   * sum +=  x[srcALen-2] * y[srcBLen-1] + x[srcALen-1] * y[srcBLen-2]
+   * sum +=  x[srcALen-1] * y[srcBLen-1]
+   */
+
+  /* In this stage the MAC operations are decreased by 1 for every iteration.
+     The blockSize3 variable holds the number of MAC operations performed */
+
+  /* Working pointer of inputA */
+  pSrc1 = pIn1 + (srcALen - (srcBLen - 1U));
+  px = pSrc1;
+
+  /* Working pointer of inputB */
+  pSrc2 = pIn2 + (srcBLen - 1U);
+  py = pSrc2;
+
+  /* -------------------
+   * Stage3 process
+   * ------------------*/
+
+  while (blockSize3 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    k = blockSize3 >> 2U;
+
+    while (k > 0U)
+    {
+      /* Reading two inputs, x[srcALen - srcBLen + 1] and x[srcALen - srcBLen + 2] of SrcA buffer and packing */
+      in1 = (q15_t) *px++;
+      in2 = (q15_t) *px++;
+      input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+      /* Reading two inputs, y[srcBLen - 1] and y[srcBLen - 2] of SrcB buffer and packing */
+      in1 = (q15_t) *py--;
+      in2 = (q15_t) *py--;
+      input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+      /* sum += x[srcALen - srcBLen + 1] * y[srcBLen - 1] */
+      /* sum += x[srcALen - srcBLen + 2] * y[srcBLen - 2] */
+      sum = __SMLAD(input1, input2, sum);
+
+      /* Reading two inputs, x[srcALen - srcBLen + 3] and x[srcALen - srcBLen + 4] of SrcA buffer and packing */
+      in1 = (q15_t) *px++;
+      in2 = (q15_t) *px++;
+      input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+      /* Reading two inputs, y[srcBLen - 3] and y[srcBLen - 4] of SrcB buffer and packing */
+      in1 = (q15_t) *py--;
+      in2 = (q15_t) *py--;
+      input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+      /* sum += x[srcALen - srcBLen + 3] * y[srcBLen - 3] */
+      /* sum += x[srcALen - srcBLen + 4] * y[srcBLen - 4] */
+      sum = __SMLAD(input1, input2, sum);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    k = blockSize3 % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    k = blockSize3;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* sum +=  x[srcALen-1] * y[srcBLen-1] */
+      sum += ((q15_t) *px++ * *py--);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut++ = (q7_t) (__SSAT(sum >> 7U, 8));
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    px = ++pSrc1;
+    py = pSrc2;
+
+    /* Decrement loop counter */
+    blockSize3--;
+  }
+
+#else
+/* alternate version for CM0_FAMILY */
+
+  const q7_t *pIn1 = pSrcA;                            /* InputA pointer */
+  const q7_t *pIn2 = pSrcB;                            /* InputB pointer */
+        q31_t sum;                                     /* Accumulator */
+        uint32_t i, j;                                 /* Loop counters */
+
+  /* Loop to calculate convolution for output length number of times */
+  for (i = 0U; i < (srcALen + srcBLen - 1U); i++)
+  {
+    /* Initialize sum with zero to carry out MAC operations */
+    sum = 0;
+
+    /* Loop to perform MAC operations according to convolution equation */
+    for (j = 0U; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if (((i - j) < srcBLen) && (j < srcALen))
+      {
+        /* z[i] += x[i-j] * y[j] */
+        sum += ((q15_t) pIn1[j] * pIn2[i - j]);
+      }
+    }
+
+    /* Store the output in the destination buffer */
+    pDst[i] = (q7_t) __SSAT((sum >> 7U), 8U);
+  }
+
+#endif /* #if !defined(ARM_MATH_CM0_FAMILY) */
+
+}
+
+/**
+  @} end of Conv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_f32.c
new file mode 100644
index 0000000..1096526
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_f32.c
@@ -0,0 +1,893 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_correlate_f32.c
+ * Description:  Correlation of floating-point sequences
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @defgroup Corr Correlation
+
+  Correlation is a mathematical operation that is similar to convolution.
+  As with convolution, correlation uses two signals to produce a third signal.
+  The underlying algorithms in correlation and convolution are identical except that one of the inputs is flipped in convolution.
+  Correlation is commonly used to measure the similarity between two signals.
+  It has applications in pattern recognition, cryptanalysis, and searching.
+  The CMSIS library provides correlation functions for Q7, Q15, Q31 and floating-point data types.
+  Fast versions of the Q15 and Q31 functions are also provided.
+
+  @par           Algorithm
+                   Let <code>a[n]</code> and <code>b[n]</code> be sequences of length <code>srcALen</code> and <code>srcBLen</code> samples respectively.
+                   The convolution of the two signals is denoted by
+  <pre>
+      c[n] = a[n] * b[n]
+  </pre>
+                   In correlation, one of the signals is flipped in time
+  <pre>
+       c[n] = a[n] * b[-n]
+  </pre>
+  @par
+                   and this is mathematically defined as
+                   \image html CorrelateEquation.gif
+  @par
+                   The <code>pSrcA</code> points to the first input vector of length <code>srcALen</code> and <code>pSrcB</code> points to the second input vector of length <code>srcBLen</code>.
+                   The result <code>c[n]</code> is of length <code>2 * max(srcALen, srcBLen) - 1</code> and is defined over the interval <code>n=0, 1, 2, ..., (2 * max(srcALen, srcBLen) - 2)</code>.
+                   The output result is written to <code>pDst</code> and the calling function must allocate <code>2 * max(srcALen, srcBLen) - 1</code> words for the result.
+
+  @note
+                   The <code>pDst</code> should be initialized to all zeros before being used.
+
+  @par           Fixed-Point Behavior
+                   Correlation requires summing up a large number of intermediate products.
+                   As such, the Q7, Q15, and Q31 functions run a risk of overflow and saturation.
+                   Refer to the function specific documentation below for further details of the particular algorithm used.
+
+  @par           Fast Versions
+                   Fast versions are supported for Q31 and Q15.  Cycles for Fast versions are less compared to Q31 and Q15 of correlate and the design requires
+                   the input signals should be scaled down to avoid intermediate overflows.
+
+  @par           Opt Versions
+                   Opt versions are supported for Q15 and Q7.  Design uses internal scratch buffer for getting good optimisation.
+                   These versions are optimised in cycles and consumes more memory (Scratch memory) compared to Q15 and Q7 versions of correlate
+ */
+
+/**
+  @addtogroup Corr
+  @{
+ */
+
+/**
+  @brief         Correlation of floating-point sequences.
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written.  Length 2 * max(srcALen, srcBLen) - 1.
+  @return        none
+ */
+
+void arm_correlate_f32(
+  const float32_t * pSrcA,
+        uint32_t srcALen,
+  const float32_t * pSrcB,
+        uint32_t srcBLen,
+        float32_t * pDst)
+{
+
+#if (1)
+//#if !defined(ARM_MATH_CM0_FAMILY)
+  
+  const float32_t *pIn1;                               /* InputA pointer */
+  const float32_t *pIn2;                               /* InputB pointer */
+        float32_t *pOut = pDst;                        /* Output pointer */
+  const float32_t *px;                                 /* Intermediate inputA pointer */
+  const float32_t *py;                                 /* Intermediate inputB pointer */
+  const float32_t *pSrc1;
+        float32_t sum;
+        uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
+        uint32_t j, k, count, blkCnt;                  /* Loop counters */
+        uint32_t outBlockSize;                         /* Loop counter */
+        int32_t inc = 1;                               /* Destination address modifier */
+
+#if defined (ARM_MATH_LOOPUNROLL) || defined (ARM_MATH_NEON)
+  float32_t acc0, acc1, acc2, acc3;                    /* Accumulators */
+  float32_t x0, x1, x2, x3, c0;                        /* temporary variables for holding input and coefficient values */
+#endif
+
+  /* The algorithm implementation is based on the lengths of the inputs. */
+  /* srcB is always made to slide across srcA. */
+  /* So srcBLen is always considered as shorter or equal to srcALen */
+  /* But CORR(x, y) is reverse of CORR(y, x) */
+  /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
+  /* and the destination pointer modifier, inc is set to -1 */
+  /* If srcALen > srcBLen, zero pad has to be done to srcB to make the two inputs of same length */
+  /* But to improve the performance,
+   * we assume zeroes in the output instead of zero padding either of the the inputs*/
+  /* If srcALen > srcBLen,
+   * (srcALen - srcBLen) zeroes has to included in the starting of the output buffer */
+  /* If srcALen < srcBLen,
+   * (srcALen - srcBLen) zeroes has to included in the ending of the output buffer */
+  if (srcALen >= srcBLen)
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcA;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcB;
+
+    /* Number of output samples is calculated */
+    outBlockSize = (2U * srcALen) - 1U;
+
+    /* When srcALen > srcBLen, zero padding has to be done to srcB
+     * to make their lengths equal.
+     * Instead, (outBlockSize - (srcALen + srcBLen - 1))
+     * number of output samples are made zero */
+    j = outBlockSize - (srcALen + (srcBLen - 1U));
+
+    /* Updating the pointer position to non zero value */
+    pOut += j;
+  }
+  else
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcA;
+
+    /* srcBLen is always considered as shorter or equal to srcALen */
+    j = srcBLen;
+    srcBLen = srcALen;
+    srcALen = j;
+
+    /* CORR(x, y) = Reverse order(CORR(y, x)) */
+    /* Hence set the destination pointer to point to the last output sample */
+    pOut = pDst + ((srcALen + srcBLen) - 2U);
+
+    /* Destination address modifier is set to -1 */
+    inc = -1;
+  }
+
+  /* The function is internally
+   * divided into three stages according to the number of multiplications that has to be
+   * taken place between inputA samples and inputB samples. In the first stage of the
+   * algorithm, the multiplications increase by one for every iteration.
+   * In the second stage of the algorithm, srcBLen number of multiplications are done.
+   * In the third stage of the algorithm, the multiplications decrease by one
+   * for every iteration. */
+
+  /* The algorithm is implemented in three stages.
+     The loop counters of each stage is initiated here. */
+  blockSize1 = srcBLen - 1U;
+  blockSize2 = srcALen - (srcBLen - 1U);
+  blockSize3 = blockSize1;
+
+  /* --------------------------
+   * Initializations of stage1
+   * -------------------------*/
+
+  /* sum = x[0] * y[srcBlen - 1]
+   * sum = x[0] * y[srcBlen-2] + x[1] * y[srcBlen - 1]
+   * ....
+   * sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen - 1] * y[srcBLen - 1]
+   */
+
+  /* In this stage the MAC operations are increased by 1 for every iteration.
+     The count variable holds the number of MAC operations performed */
+  count = 1U;
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  pSrc1 = pIn2 + (srcBLen - 1U);
+  py = pSrc1;
+
+  /* ------------------------
+   * Stage1 process
+   * ----------------------*/
+
+  /* The first stage starts here */
+  while (blockSize1 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0.0f;
+
+#if defined (ARM_MATH_LOOPUNROLL) || defined(ARM_MATH_NEON)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    k = count >> 2U;
+
+#if defined(ARM_MATH_NEON)
+    float32x4_t x,y;
+    float32x4_t res = vdupq_n_f32(0) ;
+    float32x2_t accum = vdup_n_f32(0);
+
+    while (k > 0U)
+    {
+      x = vld1q_f32(px);
+      y = vld1q_f32(py);
+
+      res = vmlaq_f32(res,x, y);
+
+      px += 4;
+      py += 4;
+
+      /* Decrement the loop counter */
+      k--;
+    }
+
+    accum = vpadd_f32(vget_low_f32(res), vget_high_f32(res));
+    sum += accum[0] + accum[1];
+
+    k = count & 0x3;
+#else
+    /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+     ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+    while (k > 0U)
+    {
+      /* x[0] * y[srcBLen - 4] */
+      sum += *px++ * *py++;
+
+      /* x[1] * y[srcBLen - 3] */
+      sum += *px++ * *py++;
+
+      /* x[2] * y[srcBLen - 2] */
+      sum += *px++ * *py++;
+
+      /* x[3] * y[srcBLen - 1] */
+      sum += *px++ * *py++;
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    k = count % 0x4U;
+
+#endif /* #if defined(ARM_MATH_NEON) */
+#else
+
+    /* Initialize k with number of samples */
+    k = count;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) || defined(ARM_MATH_NEON) */
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* x[0] * y[srcBLen - 1] */
+      sum += *px++ * *py++;
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut = sum;
+    /* Destination pointer is updated according to the address modifier, inc */
+    pOut += inc;
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    py = pSrc1 - count;
+    px = pIn1;
+
+    /* Increment MAC count */
+    count++;
+
+    /* Decrement loop counter */
+    blockSize1--;
+  }
+
+  /* --------------------------
+   * Initializations of stage2
+   * ------------------------*/
+
+  /* sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen-1] * y[srcBLen-1]
+   * sum = x[1] * y[0] + x[2] * y[1] +...+ x[srcBLen]   * y[srcBLen-1]
+   * ....
+   * sum = x[srcALen-srcBLen-2] * y[0] + x[srcALen-srcBLen-1] * y[1] +...+ x[srcALen-1] * y[srcBLen-1]
+   */
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  py = pIn2;
+
+  /* count is index by which the pointer pIn1 to be incremented */
+  count = 0U;
+
+  /* -------------------
+   * Stage2 process
+   * ------------------*/
+
+  /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
+   * So, to loop unroll over blockSize2,
+   * srcBLen should be greater than or equal to 4 */
+  if (srcBLen >= 4U)
+  {
+#if defined (ARM_MATH_LOOPUNROLL) || defined(ARM_MATH_NEON)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    blkCnt = blockSize2 >> 2U;
+
+#if defined(ARM_MATH_NEON)
+      float32x4_t c;
+      float32x4_t x1v;
+      float32x4_t x2v;
+      uint32x4_t x1v_u;
+      uint32x4_t x2v_u;
+      float32x4_t x;
+      uint32x4_t x_u;
+      float32x4_t res = vdupq_n_f32(0) ;
+#endif /* #if defined(ARM_MATH_NEON) */
+
+    while (blkCnt > 0U)
+    {
+      /* Set all accumulators to zero */
+      acc0 = 0.0f;
+      acc1 = 0.0f;
+      acc2 = 0.0f;
+      acc3 = 0.0f;
+
+#if defined(ARM_MATH_NEON)
+      /* Compute 4 MACs simultaneously. */
+      k = srcBLen >> 2U;
+
+      res = vdupq_n_f32(0) ;
+
+      x1v = vld1q_f32(px);
+      px += 4;
+      do
+      {
+        x2v = vld1q_f32(px);
+        c = vld1q_f32(py);
+
+        py += 4;
+
+        x = x1v;
+        res = vmlaq_n_f32(res,x,c[0]);
+
+        x = vextq_f32(x1v,x2v,1);
+
+        res = vmlaq_n_f32(res,x,c[1]);
+
+        x = vextq_f32(x1v,x2v,2);
+
+	res = vmlaq_n_f32(res,x,c[2]);
+
+        x = vextq_f32(x1v,x2v,3);
+
+	res = vmlaq_n_f32(res,x,c[3]);
+
+        x1v = x2v;
+        px+=4;
+        x2v = vld1q_f32(px);
+
+      } while (--k);
+      
+      /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = srcBLen & 0x3;
+
+      while (k > 0U)
+      {
+        /* Read y[srcBLen - 5] sample */
+        c0 = *(py++);
+
+        res = vmlaq_n_f32(res,x1v,c0);
+
+        /* Reuse the present samples for the next MAC */
+        x1v[0] = x1v[1];
+        x1v[1] = x1v[2];
+        x1v[2] = x1v[3];
+
+        x1v[3] = *(px++);
+
+        /* Decrement the loop counter */
+        k--;
+      }
+
+      px-=1;
+
+      acc0 = res[0];
+      acc1 = res[1];
+      acc2 = res[2];
+      acc3 = res[3];
+#else
+      /* read x[0], x[1], x[2] samples */
+      x0 = *px++;
+      x1 = *px++;
+      x2 = *px++;
+
+      /* Apply loop unrolling and compute 4 MACs simultaneously. */
+      k = srcBLen >> 2U;
+
+      /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+       ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+      do
+      {
+        /* Read y[0] sample */
+        c0 = *(py++);
+        /* Read x[3] sample */
+        x3 = *(px++);
+
+        /* Perform the multiply-accumulate */
+        /* acc0 +=  x[0] * y[0] */
+        acc0 += x0 * c0;
+        /* acc1 +=  x[1] * y[0] */
+        acc1 += x1 * c0;
+        /* acc2 +=  x[2] * y[0] */
+        acc2 += x2 * c0;
+        /* acc3 +=  x[3] * y[0] */
+        acc3 += x3 * c0;
+
+        /* Read y[1] sample */
+        c0 = *(py++);
+        /* Read x[4] sample */
+        x0 = *(px++);
+
+        /* Perform the multiply-accumulate */
+        /* acc0 +=  x[1] * y[1] */
+        acc0 += x1 * c0;
+        /* acc1 +=  x[2] * y[1] */
+        acc1 += x2 * c0;
+        /* acc2 +=  x[3] * y[1] */
+        acc2 += x3 * c0;
+        /* acc3 +=  x[4] * y[1] */
+        acc3 += x0 * c0;
+
+        /* Read y[2] sample */
+        c0 = *(py++);
+        /* Read x[5] sample */
+        x1 = *(px++);
+
+        /* Perform the multiply-accumulate */
+        /* acc0 +=  x[2] * y[2] */
+        acc0 += x2 * c0;
+        /* acc1 +=  x[3] * y[2] */
+        acc1 += x3 * c0;
+        /* acc2 +=  x[4] * y[2] */
+        acc2 += x0 * c0;
+        /* acc3 +=  x[5] * y[2] */
+        acc3 += x1 * c0;
+
+        /* Read y[3] sample */
+        c0 = *(py++);
+        /* Read x[6] sample */
+        x2 = *(px++);
+
+        /* Perform the multiply-accumulate */
+        /* acc0 +=  x[3] * y[3] */
+        acc0 += x3 * c0;
+        /* acc1 +=  x[4] * y[3] */
+        acc1 += x0 * c0;
+        /* acc2 +=  x[5] * y[3] */
+        acc2 += x1 * c0;
+        /* acc3 +=  x[6] * y[3] */
+        acc3 += x2 * c0;
+
+      } while (--k);
+
+      /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = srcBLen % 0x4U;
+
+      while (k > 0U)
+      {
+        /* Read y[4] sample */
+        c0 = *(py++);
+        /* Read x[7] sample */
+        x3 = *(px++);
+
+        /* Perform the multiply-accumulate */
+        /* acc0 +=  x[4] * y[4] */
+        acc0 += x0 * c0;
+        /* acc1 +=  x[5] * y[4] */
+        acc1 += x1 * c0;
+        /* acc2 +=  x[6] * y[4] */
+        acc2 += x2 * c0;
+        /* acc3 +=  x[7] * y[4] */
+        acc3 += x3 * c0;
+
+        /* Reuse the present samples for the next MAC */
+        x0 = x1;
+        x1 = x2;
+        x2 = x3;
+
+        /* Decrement the loop counter */
+        k--;
+      }
+
+#endif /* #if defined(ARM_MATH_NEON) */
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut = acc0;
+      /* Destination pointer is updated according to the address modifier, inc */
+      pOut += inc;
+
+      *pOut = acc1;
+      pOut += inc;
+
+      *pOut = acc2;
+      pOut += inc;
+
+      *pOut = acc3;
+      pOut += inc;
+
+      /* Increment the pointer pIn1 index, count by 4 */
+      count += 4U;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pIn2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    blkCnt = blockSize2 % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    blkCnt = blockSize2;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) || defined(ARM_MATH_NEON) */
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0.0f;
+
+#if defined (ARM_MATH_LOOPUNROLL) || defined(ARM_MATH_NEON)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+      k = srcBLen >> 2U;
+
+#if defined(ARM_MATH_NEON)
+    float32x4_t x,y;
+    float32x4_t res = vdupq_n_f32(0) ;
+    float32x2_t accum = vdup_n_f32(0);
+
+    while (k > 0U)
+    {
+      x = vld1q_f32(px);
+      y = vld1q_f32(py);
+
+      res = vmlaq_f32(res,x, y);
+
+      px += 4;
+      py += 4;
+      /* Decrement the loop counter */
+      k--;
+    }
+
+    accum = vpadd_f32(vget_low_f32(res), vget_high_f32(res));
+    sum += accum[0] + accum[1];
+#else
+      /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+       ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum += *px++ * *py++;
+        sum += *px++ * *py++;
+        sum += *px++ * *py++;
+        sum += *px++ * *py++;
+
+        /* Decrement loop counter */
+        k--;
+      }
+#endif /* #if defined(ARM_MATH_NEON) */
+      /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = srcBLen % 0x4U;
+#else
+
+      /* Initialize blkCnt with number of samples */
+      k = srcBLen;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) || defined(ARM_MATH_NEON) */
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum += *px++ * *py++;
+
+        /* Decrement the loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut = sum;
+
+      /* Destination pointer is updated according to the address modifier, inc */
+      pOut += inc;
+
+      /* Increment the pointer pIn1 index, count by 1 */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pIn2;
+
+      /* Decrement the loop counter */
+      blkCnt--;
+    }
+  }
+  else
+  {
+    /* If the srcBLen is not a multiple of 4,
+     * the blockSize2 loop cannot be unrolled by 4 */
+    blkCnt = blockSize2;
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0.0f;
+
+      /* Loop over srcBLen */
+      k = srcBLen;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum += *px++ * *py++;
+
+        /* Decrement the loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut = sum;
+      /* Destination pointer is updated according to the address modifier, inc */
+      pOut += inc;
+
+      /* Increment the pointer pIn1 index, count by 1 */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pIn2;
+
+      /* Decrement the loop counter */
+      blkCnt--;
+    }
+  }
+
+
+  /* --------------------------
+   * Initializations of stage3
+   * -------------------------*/
+
+  /* sum += x[srcALen-srcBLen+1] * y[0] + x[srcALen-srcBLen+2] * y[1] +...+ x[srcALen-1] * y[srcBLen-1]
+   * sum += x[srcALen-srcBLen+2] * y[0] + x[srcALen-srcBLen+3] * y[1] +...+ x[srcALen-1] * y[srcBLen-1]
+   * ....
+   * sum +=  x[srcALen-2] * y[0] + x[srcALen-1] * y[1]
+   * sum +=  x[srcALen-1] * y[0]
+   */
+
+  /* In this stage the MAC operations are decreased by 1 for every iteration.
+     The count variable holds the number of MAC operations performed */
+  count = srcBLen - 1U;
+
+  /* Working pointer of inputA */
+  pSrc1 = pIn1 + (srcALen - (srcBLen - 1U));
+  px = pSrc1;
+
+  /* Working pointer of inputB */
+  py = pIn2;
+
+  /* -------------------
+   * Stage3 process
+   * ------------------*/
+
+  while (blockSize3 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0.0f;
+
+#if defined (ARM_MATH_LOOPUNROLL) || defined(ARM_MATH_NEON)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    k = count >> 2U;
+
+#if defined(ARM_MATH_NEON)
+    float32x4_t x,y;
+    float32x4_t res = vdupq_n_f32(0) ;
+    float32x2_t accum = vdup_n_f32(0);
+
+    while (k > 0U)
+    {
+      x = vld1q_f32(px);
+      y = vld1q_f32(py);
+
+      res = vmlaq_f32(res,x, y);
+
+      px += 4;
+      py += 4;
+
+      /* Decrement the loop counter */
+      k--;
+    }
+
+    accum = vpadd_f32(vget_low_f32(res), vget_high_f32(res));
+    sum += accum[0] + accum[1];
+#else
+    /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+     ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* sum += x[srcALen - srcBLen + 4] * y[3] */
+      sum += *px++ * *py++;
+
+      /* sum += x[srcALen - srcBLen + 3] * y[2] */
+      sum += *px++ * *py++;
+
+      /* sum += x[srcALen - srcBLen + 2] * y[1] */
+      sum += *px++ * *py++;
+
+      /* sum += x[srcALen - srcBLen + 1] * y[0] */
+      sum += *px++ * *py++;
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+#endif /* #if defined (ARM_MATH_NEON) */
+    /* Loop unrolling: Compute remaining outputs */
+    k = count % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    k = count;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) || defined(ARM_MATH_NEON) */
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      sum += *px++ * *py++;
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut = sum;
+    /* Destination pointer is updated according to the address modifier, inc */
+    pOut += inc;
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    px = ++pSrc1;
+    py = pIn2;
+
+    /* Decrement MAC count */
+    count--;
+
+    /* Decrement the loop counter */
+    blockSize3--;
+  }
+
+#else
+/* alternate version for CM0_FAMILY */
+
+  const float32_t *pIn1 = pSrcA;                       /* inputA pointer */
+  const float32_t *pIn2 = pSrcB + (srcBLen - 1U);      /* inputB pointer */
+        float32_t sum;                                 /* Accumulator */
+        uint32_t i = 0U, j;                            /* Loop counters */
+        uint32_t inv = 0U;                             /* Reverse order flag */
+        uint32_t tot = 0U;                             /* Length */
+
+  /* The algorithm implementation is based on the lengths of the inputs. */
+  /* srcB is always made to slide across srcA. */
+  /* So srcBLen is always considered as shorter or equal to srcALen */
+  /* But CORR(x, y) is reverse of CORR(y, x) */
+  /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
+  /* and a varaible, inv is set to 1 */
+  /* If lengths are not equal then zero pad has to be done to  make the two
+   * inputs of same length. But to improve the performance, we assume zeroes
+   * in the output instead of zero padding either of the the inputs*/
+  /* If srcALen > srcBLen, (srcALen - srcBLen) zeroes has to included in the
+   * starting of the output buffer */
+  /* If srcALen < srcBLen, (srcALen - srcBLen) zeroes has to included in the
+   * ending of the output buffer */
+  /* Once the zero padding is done the remaining of the output is calcualted
+   * using convolution but with the shorter signal time shifted. */
+
+  /* Calculate the length of the remaining sequence */
+  tot = ((srcALen + srcBLen) - 2U);
+
+  if (srcALen > srcBLen)
+  {
+    /* Calculating the number of zeros to be padded to the output */
+    j = srcALen - srcBLen;
+
+    /* Initialise the pointer after zero padding */
+    pDst += j;
+  }
+
+  else if (srcALen < srcBLen)
+  {
+    /* Initialization to inputB pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization to the end of inputA pointer */
+    pIn2 = pSrcA + (srcALen - 1U);
+
+    /* Initialisation of the pointer after zero padding */
+    pDst = pDst + tot;
+
+    /* Swapping the lengths */
+    j = srcALen;
+    srcALen = srcBLen;
+    srcBLen = j;
+
+    /* Setting the reverse flag */
+    inv = 1;
+
+  }
+
+  /* Loop to calculate convolution for output length number of times */
+  for (i = 0U; i <= tot; i++)
+  {
+    /* Initialize sum with zero to carry out MAC operations */
+    sum = 0.0f;
+
+    /* Loop to perform MAC operations according to convolution equation */
+    for (j = 0U; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if ((((i - j) < srcBLen) && (j < srcALen)))
+      {
+        /* z[i] += x[i-j] * y[j] */
+        sum += pIn1[j] * pIn2[-((int32_t) i - j)];
+      }
+    }
+
+    /* Store the output in the destination buffer */
+    if (inv == 1)
+      *pDst-- = sum;
+    else
+      *pDst++ = sum;
+  }
+
+#endif /* #if !defined(ARM_MATH_CM0_FAMILY) */
+
+}
+
+/**
+  @} end of Corr group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_opt_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_opt_q15.c
new file mode 100644
index 0000000..13661cb
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_opt_q15.c
@@ -0,0 +1,345 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_correlate_fast_opt_q15.c
+ * Description:  Fast Q15 Correlation
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup Corr
+  @{
+ */
+
+/**
+  @brief         Correlation of Q15 sequences (fast version).
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence.
+  @param[out]    pDst       points to the location where the output result is written.  Length 2 * max(srcALen, srcBLen) - 1.
+  @param[in]     pScratch   points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   This fast version uses a 32-bit accumulator with 2.30 format.
+                   The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit.
+                   There is no saturation on intermediate additions.
+                   Thus, if the accumulator overflows it wraps around and distorts the result.
+                   The input signals should be scaled down to avoid intermediate overflows.
+                   Scale down one of the inputs by 1/min(srcALen, srcBLen) to avoid overflow since a
+                   maximum of min(srcALen, srcBLen) number of additions is carried internally.
+                   The 2.30 accumulator is right shifted by 15 bits and then saturated to 1.15 format to yield the final result.
+
+  @remark
+                   Refer to \ref arm_correlate_q15() for a slower implementation of this function which uses a 64-bit accumulator to avoid wrap around distortion.
+ */
+
+void arm_correlate_fast_opt_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst,
+        q15_t * pScratch)
+{
+  const q15_t *pIn1;                                   /* InputA pointer */
+  const q15_t *pIn2;                                   /* InputB pointer */
+        q31_t acc0;                                    /* Accumulators */
+        q15_t *pOut = pDst;                            /* Output pointer */
+        q15_t *pScr1 = pScratch;                       /* Temporary pointer for scratch */
+  const q15_t *py;                                     /* Intermediate inputB pointer */
+        uint32_t j, blkCnt, outBlockSize;              /* Loop counter */
+        int32_t inc = 1;                               /* Destination address modifier */
+        uint32_t tapCnt;                               /* Loop count */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q31_t acc1, acc2, acc3;                        /* Accumulators */
+        q31_t x1, x2, x3;                              /* Temporary variables for holding input and coefficient values */
+        q31_t y1, y2;                                  /* State variables */
+#endif
+
+  /* The algorithm implementation is based on the lengths of the inputs. */
+  /* srcB is always made to slide across srcA. */
+  /* So srcBLen is always considered as shorter or equal to srcALen */
+  /* But CORR(x, y) is reverse of CORR(y, x) */
+  /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
+  /* and the destination pointer modifier, inc is set to -1 */
+  /* If srcALen > srcBLen, zero pad has to be done to srcB to make the two inputs of same length */
+  /* But to improve the performance,
+   * we include zeroes in the output instead of zero padding either of the the inputs*/
+  /* If srcALen > srcBLen,
+   * (srcALen - srcBLen) zeroes has to included in the starting of the output buffer */
+  /* If srcALen < srcBLen,
+   * (srcALen - srcBLen) zeroes has to included in the ending of the output buffer */
+  if (srcALen >= srcBLen)
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcA;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcB;
+
+    /* Number of output samples is calculated */
+    outBlockSize = (2U * srcALen) - 1U;
+
+    /* When srcALen > srcBLen, zero padding is done to srcB
+     * to make their lengths equal.
+     * Instead, (outBlockSize - (srcALen + srcBLen - 1))
+     * number of output samples are made zero */
+    j = outBlockSize - (srcALen + (srcBLen - 1U));
+
+    /* Updating the pointer position to non zero value */
+    pOut += j;
+  }
+  else
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcA;
+
+    /* srcBLen is always considered as shorter or equal to srcALen */
+    j = srcBLen;
+    srcBLen = srcALen;
+    srcALen = j;
+
+    /* CORR(x, y) = Reverse order(CORR(y, x)) */
+    /* Hence set the destination pointer to point to the last output sample */
+    pOut = pDst + ((srcALen + srcBLen) - 2U);
+
+    /* Destination address modifier is set to -1 */
+    inc = -1;
+  }
+
+  pScr1 = pScratch;
+
+  /* Fill (srcBLen - 1U) zeros in scratch buffer */
+  arm_fill_q15(0, pScr1, (srcBLen - 1U));
+
+  /* Update temporary scratch pointer */
+  pScr1 += (srcBLen - 1U);
+
+
+  /* Copy (srcALen) samples in scratch buffer */
+  arm_copy_q15(pIn1, pScr1, srcALen);
+
+  /* Update pointers */
+  pScr1 += srcALen;
+
+
+  /* Fill (srcBLen - 1U) zeros at end of scratch buffer */
+  arm_fill_q15(0, pScr1, (srcBLen - 1U));
+
+  /* Update pointer */
+  pScr1 += (srcBLen - 1U);
+
+  /* Temporary pointer for scratch2 */
+  py = pIn2;
+
+
+  /* Actual correlation process starts here */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = (srcALen + srcBLen - 1U) >> 2;
+
+  while (blkCnt > 0)
+  {
+    /* Initialze temporary scratch pointer as scratch1 */
+    pScr1 = pScratch;
+
+    /* Clear Accumlators */
+    acc0 = 0;
+    acc1 = 0;
+    acc2 = 0;
+    acc3 = 0;
+
+    /* Read two samples from scratch buffer */
+    x1 = read_q15x2_ia (&pScr1);
+
+    /* Read next two samples from scratch buffer */
+    x2 = read_q15x2_ia (&pScr1);
+
+    tapCnt = (srcBLen) >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read four samples from smaller buffer */
+      y1 = read_q15x2_ia ((q15_t **) &pIn2);
+      y2 = read_q15x2_ia ((q15_t **) &pIn2);
+
+      /* multiply and accumlate */
+      acc0 = __SMLAD(x1, y1, acc0);
+      acc2 = __SMLAD(x2, y1, acc2);
+
+      /* pack input data */
+#ifndef ARM_MATH_BIG_ENDIAN
+      x3 = __PKHBT(x2, x1, 0);
+#else
+      x3 = __PKHBT(x1, x2, 0);
+#endif
+
+      /* multiply and accumlate */
+      acc1 = __SMLADX(x3, y1, acc1);
+
+      /* Read next two samples from scratch buffer */
+      x1 = read_q15x2_ia (&pScr1);
+
+      /* multiply and accumlate */
+      acc0 = __SMLAD(x2, y2, acc0);
+      acc2 = __SMLAD(x1, y2, acc2);
+
+      /* pack input data */
+#ifndef ARM_MATH_BIG_ENDIAN
+      x3 = __PKHBT(x1, x2, 0);
+#else
+      x3 = __PKHBT(x2, x1, 0);
+#endif
+
+      acc3 = __SMLADX(x3, y1, acc3);
+      acc1 = __SMLADX(x3, y2, acc1);
+
+      x2 = read_q15x2_ia (&pScr1);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+      x3 = __PKHBT(x2, x1, 0);
+#else
+      x3 = __PKHBT(x1, x2, 0);
+#endif
+
+      acc3 = __SMLADX(x3, y2, acc3);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Update scratch pointer for remaining samples of smaller length sequence */
+    pScr1 -= 4U;
+
+    /* apply same above for remaining samples of smaller length sequence */
+    tapCnt = (srcBLen) & 3U;
+
+    while (tapCnt > 0U)
+    {
+      /* accumlate the results */
+      acc0 += (*pScr1++ * *pIn2);
+      acc1 += (*pScr1++ * *pIn2);
+      acc2 += (*pScr1++ * *pIn2);
+      acc3 += (*pScr1++ * *pIn2++);
+
+      pScr1 -= 3U;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    blkCnt--;
+
+    /* Store the results in the accumulators in the destination buffer. */
+    *pOut = (__SSAT(acc0 >> 15U, 16));
+    pOut += inc;
+    *pOut = (__SSAT(acc1 >> 15U, 16));
+    pOut += inc;
+    *pOut = (__SSAT(acc2 >> 15U, 16));
+    pOut += inc;
+    *pOut = (__SSAT(acc3 >> 15U, 16));
+    pOut += inc;
+
+    /* Initialization of inputB pointer */
+    pIn2 = py;
+
+    pScratch += 4U;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = (srcALen + srcBLen - 1U) & 0x3;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = (srcALen + srcBLen - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  /* Calculate correlation for remaining samples of Bigger length sequence */
+  while (blkCnt > 0)
+  {
+    /* Initialze temporary scratch pointer as scratch1 */
+    pScr1 = pScratch;
+
+    /* Clear Accumlators */
+    acc0 = 0;
+
+    tapCnt = (srcBLen) >> 1U;
+
+    while (tapCnt > 0U)
+    {
+
+      /* Read next two samples from scratch buffer */
+      acc0 += (*pScr1++ * *pIn2++);
+      acc0 += (*pScr1++ * *pIn2++);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    tapCnt = (srcBLen) & 1U;
+
+    /* apply same above for remaining samples of smaller length sequence */
+    while (tapCnt > 0U)
+    {
+
+      /* accumlate the results */
+      acc0 += (*pScr1++ * *pIn2++);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    blkCnt--;
+
+    /* The result is in 2.30 format.  Convert to 1.15 with saturation.
+     ** Then store the output in the destination buffer. */
+    *pOut = (q15_t) (__SSAT((acc0 >> 15), 16));
+    pOut += inc;
+
+    /* Initialization of inputB pointer */
+    pIn2 = py;
+
+    pScratch += 1U;
+  }
+
+}
+
+/**
+  @} end of Corr group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c
new file mode 100644
index 0000000..6898618
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c
@@ -0,0 +1,614 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_correlate_fast_q15.c
+ * Description:  Fast Q15 Correlation
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup Corr
+  @{
+ */
+
+/**
+  @brief         Correlation of Q15 sequences (fast version).
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written.  Length 2 * max(srcALen, srcBLen) - 1.
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   This fast version uses a 32-bit accumulator with 2.30 format.
+                   The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit.
+                   There is no saturation on intermediate additions.
+                   Thus, if the accumulator overflows it wraps around and distorts the result.
+                   The input signals should be scaled down to avoid intermediate overflows.
+                   Scale down one of the inputs by 1/min(srcALen, srcBLen) to avoid overflow since a
+                   maximum of min(srcALen, srcBLen) number of additions is carried internally.
+                   The 2.30 accumulator is right shifted by 15 bits and then saturated to 1.15 format to yield the final result.
+
+  @remark
+                   Refer to \ref arm_correlate_q15() for a slower implementation of this function which uses a 64-bit accumulator to avoid wrap around distortion.
+ */
+
+void arm_correlate_fast_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst)
+{
+  const q15_t *pIn1;                                   /* InputA pointer */
+  const q15_t *pIn2;                                   /* InputB pointer */
+        q15_t *pOut = pDst;                            /* Output pointer */
+        q31_t sum, acc0, acc1, acc2, acc3;             /* Accumulators */
+  const q15_t *px;                                     /* Intermediate inputA pointer */
+  const q15_t *py;                                     /* Intermediate inputB pointer */
+  const q15_t *pSrc1;                                  /* Intermediate pointers */
+        q31_t x0, x1, x2, x3, c0;                      /* Temporary variables for holding input and coefficient values */
+        uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
+        uint32_t j, k, count, blkCnt;                  /* Loop counters */
+        uint32_t outBlockSize;
+        int32_t inc = 1;                               /* Destination address modifier */
+
+
+  /* The algorithm implementation is based on the lengths of the inputs. */
+  /* srcB is always made to slide across srcA. */
+  /* So srcBLen is always considered as shorter or equal to srcALen */
+  /* But CORR(x, y) is reverse of CORR(y, x) */
+  /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
+  /* and the destination pointer modifier, inc is set to -1 */
+  /* If srcALen > srcBLen, zero pad has to be done to srcB to make the two inputs of same length */
+  /* But to improve the performance,
+   * we include zeroes in the output instead of zero padding either of the the inputs*/
+  /* If srcALen > srcBLen,
+   * (srcALen - srcBLen) zeroes has to included in the starting of the output buffer */
+  /* If srcALen < srcBLen,
+   * (srcALen - srcBLen) zeroes has to included in the ending of the output buffer */
+  if (srcALen >= srcBLen)
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcA;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcB;
+
+    /* Number of output samples is calculated */
+    outBlockSize = (2U * srcALen) - 1U;
+
+    /* When srcALen > srcBLen, zero padding is done to srcB
+     * to make their lengths equal.
+     * Instead, (outBlockSize - (srcALen + srcBLen - 1))
+     * number of output samples are made zero */
+    j = outBlockSize - (srcALen + (srcBLen - 1U));
+
+    /* Updating the pointer position to non zero value */
+    pOut += j;
+
+  }
+  else
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcA;
+
+    /* srcBLen is always considered as shorter or equal to srcALen */
+    j = srcBLen;
+    srcBLen = srcALen;
+    srcALen = j;
+
+    /* CORR(x, y) = Reverse order(CORR(y, x)) */
+    /* Hence set the destination pointer to point to the last output sample */
+    pOut = pDst + ((srcALen + srcBLen) - 2U);
+
+    /* Destination address modifier is set to -1 */
+    inc = -1;
+
+  }
+
+  /* The function is internally
+   * divided into three stages according to the number of multiplications that has to be
+   * taken place between inputA samples and inputB samples. In the first stage of the
+   * algorithm, the multiplications increase by one for every iteration.
+   * In the second stage of the algorithm, srcBLen number of multiplications are done.
+   * In the third stage of the algorithm, the multiplications decrease by one
+   * for every iteration. */
+
+  /* The algorithm is implemented in three stages.
+     The loop counters of each stage is initiated here. */
+  blockSize1 = srcBLen - 1U;
+  blockSize2 = srcALen - (srcBLen - 1U);
+  blockSize3 = blockSize1;
+
+  /* --------------------------
+   * Initializations of stage1
+   * -------------------------*/
+
+  /* sum = x[0] * y[srcBlen - 1]
+   * sum = x[0] * y[srcBlen - 2] + x[1] * y[srcBlen - 1]
+   * ....
+   * sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen - 1] * y[srcBLen - 1]
+   */
+
+  /* In this stage the MAC operations are increased by 1 for every iteration.
+     The count variable holds the number of MAC operations performed */
+  count = 1U;
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  pSrc1 = pIn2 + (srcBLen - 1U);
+  py = pSrc1;
+
+  /* ------------------------
+   * Stage1 process
+   * ----------------------*/
+
+  /* The first loop starts here */
+  while (blockSize1 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+    /* Apply loop unrolling and compute 4 MACs simultaneously. */
+    k = count >> 2U;
+
+    /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+     ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+    while (k > 0U)
+    {
+      /* x[0] * y[srcBLen - 4] , x[1] * y[srcBLen - 3] */
+      sum = __SMLAD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
+      /* x[3] * y[srcBLen - 1] , x[2] * y[srcBLen - 2] */
+      sum = __SMLAD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* If the count is not a multiple of 4, compute any remaining MACs here.
+       No loop unrolling is used. */
+    k = count % 0x4U;
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulates */
+      /* x[0] * y[srcBLen - 1] */
+      sum = __SMLAD(*px++, *py++, sum);
+
+      /* Decrement the loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut = (q15_t) (sum >> 15);
+    /* Destination pointer is updated according to the address modifier, inc */
+    pOut += inc;
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    py = pSrc1 - count;
+    px = pIn1;
+
+    /* Increment MAC count */
+    count++;
+
+    /* Decrement loop counter */
+    blockSize1--;
+  }
+
+  /* --------------------------
+   * Initializations of stage2
+   * ------------------------*/
+
+  /* sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen-1] * y[srcBLen-1]
+   * sum = x[1] * y[0] + x[2] * y[1] +...+ x[srcBLen] * y[srcBLen-1]
+   * ....
+   * sum = x[srcALen-srcBLen-2] * y[0] + x[srcALen-srcBLen-1] * y[1] +...+ x[srcALen-1] * y[srcBLen-1]
+   */
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  py = pIn2;
+
+  /* count is the index by which the pointer pIn1 to be incremented */
+  count = 0U;
+
+  /* --------------------
+   * Stage2 process
+   * -------------------*/
+
+  /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
+   * So, to loop unroll over blockSize2,
+   * srcBLen should be greater than or equal to 4 */
+  if (srcBLen >= 4U)
+  {
+    /* Loop unroll over blockSize2, by 4 */
+    blkCnt = blockSize2 >> 2U;
+
+    while (blkCnt > 0U)
+    {
+      /* Set all accumulators to zero */
+      acc0 = 0;
+      acc1 = 0;
+      acc2 = 0;
+      acc3 = 0;
+
+      /* read x[0], x[1] samples */
+      x0 = read_q15x2 ((q15_t *) px);
+      /* read x[1], x[2] samples */
+      x1 = read_q15x2 ((q15_t *) px + 1);
+	  px += 2U;
+
+      /* Apply loop unrolling and compute 4 MACs simultaneously. */
+      k = srcBLen >> 2U;
+
+      /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+       ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+      do
+      {
+        /* Read the first two inputB samples using SIMD:
+         * y[0] and y[1] */
+        c0 = read_q15x2_ia ((q15_t **) &py);
+
+        /* acc0 +=  x[0] * y[0] + x[1] * y[1] */
+        acc0 = __SMLAD(x0, c0, acc0);
+
+        /* acc1 +=  x[1] * y[0] + x[2] * y[1] */
+        acc1 = __SMLAD(x1, c0, acc1);
+
+        /* Read x[2], x[3] */
+        x2 = read_q15x2 ((q15_t *) px);
+
+        /* Read x[3], x[4] */
+        x3 = read_q15x2 ((q15_t *) px + 1);
+
+        /* acc2 +=  x[2] * y[0] + x[3] * y[1] */
+        acc2 = __SMLAD(x2, c0, acc2);
+
+        /* acc3 +=  x[3] * y[0] + x[4] * y[1] */
+        acc3 = __SMLAD(x3, c0, acc3);
+
+        /* Read y[2] and y[3] */
+        c0 = read_q15x2_ia ((q15_t **) &py);
+
+        /* acc0 +=  x[2] * y[2] + x[3] * y[3] */
+        acc0 = __SMLAD(x2, c0, acc0);
+
+        /* acc1 +=  x[3] * y[2] + x[4] * y[3] */
+        acc1 = __SMLAD(x3, c0, acc1);
+
+        /* Read x[4], x[5] */
+        x0 = read_q15x2 ((q15_t *) px + 2);
+
+        /* Read x[5], x[6] */
+        x1 = read_q15x2 ((q15_t *) px + 3);
+		px += 4U;
+
+        /* acc2 +=  x[4] * y[2] + x[5] * y[3] */
+        acc2 = __SMLAD(x0, c0, acc2);
+
+        /* acc3 +=  x[5] * y[2] + x[6] * y[3] */
+        acc3 = __SMLAD(x1, c0, acc3);
+
+      } while (--k);
+
+      /* For the next MAC operations, SIMD is not used
+       * So, the 16 bit pointer if inputB, py is updated */
+
+      /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = srcBLen % 0x4U;
+
+      if (k == 1U)
+      {
+        /* Read y[4] */
+        c0 = *py;
+
+#ifdef  ARM_MATH_BIG_ENDIAN
+        c0 = c0 << 16U;
+#else
+        c0 = c0 & 0x0000FFFF;
+#endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
+
+        /* Read x[7] */
+        x3 = read_q15x2 ((q15_t *) px);
+		px++;
+
+        /* Perform the multiply-accumulates */
+        acc0 = __SMLAD (x0, c0, acc0);
+        acc1 = __SMLAD (x1, c0, acc1);
+        acc2 = __SMLADX(x1, c0, acc2);
+        acc3 = __SMLADX(x3, c0, acc3);
+      }
+
+      if (k == 2U)
+      {
+        /* Read y[4], y[5] */
+        c0 = read_q15x2 ((q15_t *) py);
+
+        /* Read x[7], x[8] */
+        x3 = read_q15x2 ((q15_t *) px);
+
+        /* Read x[9] */
+        x2 = read_q15x2 ((q15_t *) px + 1);
+		px += 2U;
+
+        /* Perform the multiply-accumulates */
+        acc0 = __SMLAD(x0, c0, acc0);
+        acc1 = __SMLAD(x1, c0, acc1);
+        acc2 = __SMLAD(x3, c0, acc2);
+        acc3 = __SMLAD(x2, c0, acc3);
+      }
+
+      if (k == 3U)
+      {
+        /* Read y[4], y[5] */
+        c0 = read_q15x2_ia ((q15_t **) &py);
+
+        /* Read x[7], x[8] */
+        x3 = read_q15x2 ((q15_t *) px);
+
+        /* Read x[9] */
+        x2 = read_q15x2 ((q15_t *) px + 1);
+
+        /* Perform the multiply-accumulates */
+        acc0 = __SMLAD(x0, c0, acc0);
+        acc1 = __SMLAD(x1, c0, acc1);
+        acc2 = __SMLAD(x3, c0, acc2);
+        acc3 = __SMLAD(x2, c0, acc3);
+
+        c0 = (*py);
+        /* Read y[6] */
+#ifdef  ARM_MATH_BIG_ENDIAN
+        c0 = c0 << 16U;
+#else
+        c0 = c0 & 0x0000FFFF;
+#endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
+
+        /* Read x[10] */
+        x3 = read_q15x2 ((q15_t *) px + 2);
+		px += 3U;
+
+        /* Perform the multiply-accumulates */
+        acc0 = __SMLADX(x1, c0, acc0);
+        acc1 = __SMLAD (x2, c0, acc1);
+        acc2 = __SMLADX(x2, c0, acc2);
+        acc3 = __SMLADX(x3, c0, acc3);
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut = (q15_t) (acc0 >> 15);
+      /* Destination pointer is updated according to the address modifier, inc */
+      pOut += inc;
+
+      *pOut = (q15_t) (acc1 >> 15);
+      pOut += inc;
+
+      *pOut = (q15_t) (acc2 >> 15);
+      pOut += inc;
+
+      *pOut = (q15_t) (acc3 >> 15);
+      pOut += inc;
+
+      /* Increment the pointer pIn1 index, count by 4 */
+      count += 4U;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pIn2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
+     ** No loop unrolling is used. */
+    blkCnt = blockSize2 % 0x4U;
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* Apply loop unrolling and compute 4 MACs simultaneously. */
+      k = srcBLen >> 2U;
+
+      /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+       ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulates */
+        sum += ((q31_t) *px++ * *py++);
+        sum += ((q31_t) *px++ * *py++);
+        sum += ((q31_t) *px++ * *py++);
+        sum += ((q31_t) *px++ * *py++);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = srcBLen % 0x4U;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulates */
+        sum += ((q31_t) * px++ * *py++);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut = (q15_t) (sum >> 15);
+      /* Destination pointer is updated according to the address modifier, inc */
+      pOut += inc;
+
+      /* Increment the pointer pIn1 index, count by 1 */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pIn2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+  else
+  {
+    /* If the srcBLen is not a multiple of 4,
+     * the blockSize2 loop cannot be unrolled by 4 */
+    blkCnt = blockSize2;
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* srcBLen number of MACS should be performed */
+      k = srcBLen;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum += ((q31_t) *px++ * *py++);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut = (q15_t) (sum >> 15);
+      /* Destination pointer is updated according to the address modifier, inc */
+      pOut += inc;
+
+      /* Increment MAC count */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pIn2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+
+  /* --------------------------
+   * Initializations of stage3
+   * -------------------------*/
+
+  /* sum += x[srcALen-srcBLen+1] * y[0] + x[srcALen-srcBLen+2] * y[1] +...+ x[srcALen-1] * y[srcBLen-1]
+   * sum += x[srcALen-srcBLen+2] * y[0] + x[srcALen-srcBLen+3] * y[1] +...+ x[srcALen-1] * y[srcBLen-1]
+   * ....
+   * sum +=  x[srcALen-2] * y[0] + x[srcALen-1] * y[1]
+   * sum +=  x[srcALen-1] * y[0]
+   */
+
+  /* In this stage the MAC operations are decreased by 1 for every iteration.
+     The count variable holds the number of MAC operations performed */
+  count = srcBLen - 1U;
+
+  /* Working pointer of inputA */
+  pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
+  px = pSrc1;
+
+  /* Working pointer of inputB */
+  py = pIn2;
+
+  /* -------------------
+   * Stage3 process
+   * ------------------*/
+
+  while (blockSize3 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+    /* Apply loop unrolling and compute 4 MACs simultaneously. */
+    k = count >> 2U;
+
+    /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+     ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulates */
+      /* sum += x[srcALen - srcBLen + 4] * y[3] , sum += x[srcALen - srcBLen + 3] * y[2] */
+      sum = __SMLAD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
+      /* sum += x[srcALen - srcBLen + 2] * y[1] , sum += x[srcALen - srcBLen + 1] * y[0] */
+      sum = __SMLAD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* If the count is not a multiple of 4, compute any remaining MACs here.
+     ** No loop unrolling is used. */
+    k = count % 0x4U;
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulates */
+      sum = __SMLAD(*px++, *py++, sum);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut = (q15_t) (sum >> 15);
+    /* Destination pointer is updated according to the address modifier, inc */
+    pOut += inc;
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    px = ++pSrc1;
+    py = pIn2;
+
+    /* Decrement the MAC count */
+    count--;
+
+    /* Decrement the loop counter */
+    blockSize3--;
+  }
+
+}
+
+/**
+  @} end of Corr group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q31.c
new file mode 100644
index 0000000..a5840b7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q31.c
@@ -0,0 +1,601 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_correlate_fast_q31.c
+ * Description:  Fast Q31 Correlation
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup Corr
+  @{
+ */
+
+/**
+  @brief         Correlation of Q31 sequences (fast version).
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written.  Length 2 * max(srcALen, srcBLen) - 1.
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   This function is optimized for speed at the expense of fixed-point precision and overflow protection.
+                   The result of each 1.31 x 1.31 multiplication is truncated to 2.30 format.
+                   These intermediate results are accumulated in a 32-bit register in 2.30 format.
+                   Finally, the accumulator is saturated and converted to a 1.31 result.
+  @par
+                   The fast version has the same overflow behavior as the standard version but provides less precision since it discards the low 32 bits of each multiplication result.
+                   In order to avoid overflows completely the input signals must be scaled down.
+                   The input signals should be scaled down to avoid intermediate overflows.
+                   Scale down one of the inputs by 1/min(srcALen, srcBLen)to avoid overflows since a
+                   maximum of min(srcALen, srcBLen) number of additions is carried internally.
+
+ @remark
+                   Refer to \ref arm_correlate_q31() for a slower implementation of this function which uses 64-bit accumulation to provide higher precision.
+ */
+
+void arm_correlate_fast_q31(
+  const q31_t * pSrcA,
+        uint32_t srcALen,
+  const q31_t * pSrcB,
+        uint32_t srcBLen,
+        q31_t * pDst)
+{
+  const q31_t *pIn1;                                   /* InputA pointer */
+  const q31_t *pIn2;                                   /* InputB pointer */
+        q31_t *pOut = pDst;                            /* Output pointer */
+  const q31_t *px;                                     /* Intermediate inputA pointer */
+  const q31_t *py;                                     /* Intermediate inputB pointer */
+  const q31_t *pSrc1;                                  /* Intermediate pointers */
+        q31_t sum, acc0, acc1, acc2, acc3;             /* Accumulators */
+        q31_t x0, x1, x2, x3, c0;                      /* Temporary variables for holding input and coefficient values */
+        uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
+        uint32_t j, k, count, blkCnt;                  /* Loop counters */
+        uint32_t outBlockSize;
+        int32_t inc = 1;                               /* Destination address modifier */
+
+  /* The algorithm implementation is based on the lengths of the inputs. */
+  /* srcB is always made to slide across srcA. */
+  /* So srcBLen is always considered as shorter or equal to srcALen */
+  if (srcALen >= srcBLen)
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcA;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcB;
+
+    /* Number of output samples is calculated */
+    outBlockSize = (2U * srcALen) - 1U;
+
+    /* When srcALen > srcBLen, zero padding is done to srcB
+     * to make their lengths equal.
+     * Instead, (outBlockSize - (srcALen + srcBLen - 1))
+     * number of output samples are made zero */
+    j = outBlockSize - (srcALen + (srcBLen - 1U));
+
+    /* Updating the pointer position to non zero value */
+    pOut += j;
+
+  }
+  else
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcA;
+
+    /* srcBLen is always considered as shorter or equal to srcALen */
+    j = srcBLen;
+    srcBLen = srcALen;
+    srcALen = j;
+
+    /* CORR(x, y) = Reverse order(CORR(y, x)) */
+    /* Hence set the destination pointer to point to the last output sample */
+    pOut = pDst + ((srcALen + srcBLen) - 2U);
+
+    /* Destination address modifier is set to -1 */
+    inc = -1;
+
+  }
+
+  /* The function is internally
+   * divided into three stages according to the number of multiplications that has to be
+   * taken place between inputA samples and inputB samples. In the first stage of the
+   * algorithm, the multiplications increase by one for every iteration.
+   * In the second stage of the algorithm, srcBLen number of multiplications are done.
+   * In the third stage of the algorithm, the multiplications decrease by one
+   * for every iteration. */
+
+  /* The algorithm is implemented in three stages.
+     The loop counters of each stage is initiated here. */
+  blockSize1 = srcBLen - 1U;
+  blockSize2 = srcALen - (srcBLen - 1U);
+  blockSize3 = blockSize1;
+
+  /* --------------------------
+   * Initializations of stage1
+   * -------------------------*/
+
+  /* sum = x[0] * y[srcBlen - 1]
+   * sum = x[0] * y[srcBlen - 2] + x[1] * y[srcBlen - 1]
+   * ....
+   * sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen - 1] * y[srcBLen - 1]
+   */
+
+  /* In this stage the MAC operations are increased by 1 for every iteration.
+     The count variable holds the number of MAC operations performed */
+  count = 1U;
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  pSrc1 = pIn2 + (srcBLen - 1U);
+  py = pSrc1;
+
+  /* ------------------------
+   * Stage1 process
+   * ----------------------*/
+
+  /* The first stage starts here */
+  while (blockSize1 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+    /* Apply loop unrolling and compute 4 MACs simultaneously. */
+    k = count >> 2U;
+
+    /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+     ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+    while (k > 0U)
+    {
+      /* x[0] * y[srcBLen - 4] */
+      sum = (q31_t) ((((q63_t) sum << 32) +
+                      ((q63_t) *px++ * (*py++))) >> 32);
+
+      /* x[1] * y[srcBLen - 3] */
+      sum = (q31_t) ((((q63_t) sum << 32) +
+                      ((q63_t) *px++ * (*py++))) >> 32);
+
+      /* x[2] * y[srcBLen - 2] */
+      sum = (q31_t) ((((q63_t) sum << 32) +
+                      ((q63_t) *px++ * (*py++))) >> 32);
+
+      /* x[3] * y[srcBLen - 1] */
+      sum = (q31_t) ((((q63_t) sum << 32) +
+                      ((q63_t) *px++ * (*py++))) >> 32);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* If the count is not a multiple of 4, compute any remaining MACs here.
+     ** No loop unrolling is used. */
+    k = count % 0x4U;
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* x[0] * y[srcBLen - 1] */
+      sum = (q31_t) ((((q63_t) sum << 32) +
+                      ((q63_t) *px++ * (*py++))) >> 32);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut = sum << 1;
+    /* Destination pointer is updated according to the address modifier, inc */
+    pOut += inc;
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    py = pSrc1 - count;
+    px = pIn1;
+
+    /* Increment MAC count */
+    count++;
+
+    /* Decrement loop counter */
+    blockSize1--;
+  }
+
+  /* --------------------------
+   * Initializations of stage2
+   * ------------------------*/
+
+  /* sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen-1] * y[srcBLen-1]
+   * sum = x[1] * y[0] + x[2] * y[1] +...+ x[srcBLen] * y[srcBLen-1]
+   * ....
+   * sum = x[srcALen-srcBLen-2] * y[0] + x[srcALen-srcBLen-1] * y[1] +...+ x[srcALen-1] * y[srcBLen-1]
+   */
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  py = pIn2;
+
+  /* count is index by which the pointer pIn1 to be incremented */
+  count = 0U;
+
+  /* -------------------
+   * Stage2 process
+   * ------------------*/
+
+  /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
+   * So, to loop unroll over blockSize2,
+   * srcBLen should be greater than or equal to 4 */
+  if (srcBLen >= 4U)
+  {
+    /* Loop unroll over blockSize2, by 4 */
+    blkCnt = blockSize2 >> 2U;
+
+    while (blkCnt > 0U)
+    {
+      /* Set all accumulators to zero */
+      acc0 = 0;
+      acc1 = 0;
+      acc2 = 0;
+      acc3 = 0;
+
+      /* read x[0], x[1], x[2] samples */
+      x0 = *px++;
+      x1 = *px++;
+      x2 = *px++;
+
+      /* Apply loop unrolling and compute 4 MACs simultaneously. */
+      k = srcBLen >> 2U;
+
+      /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+       ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+      do
+      {
+        /* Read y[0] sample */
+        c0 = *py++;
+        /* Read x[3] sample */
+        x3 = *px++;
+
+        /* Perform the multiply-accumulate */
+        /* acc0 +=  x[0] * y[0] */
+        acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x0 * c0)) >> 32);
+        /* acc1 +=  x[1] * y[0] */
+        acc1 = (q31_t) ((((q63_t) acc1 << 32) + ((q63_t) x1 * c0)) >> 32);
+        /* acc2 +=  x[2] * y[0] */
+        acc2 = (q31_t) ((((q63_t) acc2 << 32) + ((q63_t) x2 * c0)) >> 32);
+        /* acc3 +=  x[3] * y[0] */
+        acc3 = (q31_t) ((((q63_t) acc3 << 32) + ((q63_t) x3 * c0)) >> 32);
+
+
+        /* Read y[1] sample */
+        c0 = *py++;
+        /* Read x[4] sample */
+        x0 = *px++;
+
+        /* Perform the multiply-accumulate */
+        /* acc0 +=  x[1] * y[1] */
+        acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x1 * c0)) >> 32);
+        /* acc1 +=  x[2] * y[1] */
+        acc1 = (q31_t) ((((q63_t) acc1 << 32) + ((q63_t) x2 * c0)) >> 32);
+        /* acc2 +=  x[3] * y[1] */
+        acc2 = (q31_t) ((((q63_t) acc2 << 32) + ((q63_t) x3 * c0)) >> 32);
+        /* acc3 +=  x[4] * y[1] */
+        acc3 = (q31_t) ((((q63_t) acc3 << 32) + ((q63_t) x0 * c0)) >> 32);
+
+
+        /* Read y[2] sample */
+        c0 = *py++;
+        /* Read x[5] sample */
+        x1 = *px++;
+
+        /* Perform the multiply-accumulates */
+        /* acc0 +=  x[2] * y[2] */
+        acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x2 * c0)) >> 32);
+        /* acc1 +=  x[3] * y[2] */
+        acc1 = (q31_t) ((((q63_t) acc1 << 32) + ((q63_t) x3 * c0)) >> 32);
+        /* acc2 +=  x[4] * y[2] */
+        acc2 = (q31_t) ((((q63_t) acc2 << 32) + ((q63_t) x0 * c0)) >> 32);
+        /* acc3 +=  x[5] * y[2] */
+        acc3 = (q31_t) ((((q63_t) acc3 << 32) + ((q63_t) x1 * c0)) >> 32);
+
+
+        /* Read y[3] sample */
+        c0 = *py++;
+        /* Read x[6] sample */
+        x2 = *px++;
+
+        /* Perform the multiply-accumulates */
+        /* acc0 +=  x[3] * y[3] */
+        acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x3 * c0)) >> 32);
+        /* acc1 +=  x[4] * y[3] */
+        acc1 = (q31_t) ((((q63_t) acc1 << 32) + ((q63_t) x0 * c0)) >> 32);
+        /* acc2 +=  x[5] * y[3] */
+        acc2 = (q31_t) ((((q63_t) acc2 << 32) + ((q63_t) x1 * c0)) >> 32);
+        /* acc3 +=  x[6] * y[3] */
+        acc3 = (q31_t) ((((q63_t) acc3 << 32) + ((q63_t) x2 * c0)) >> 32);
+
+
+      } while (--k);
+
+      /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = srcBLen % 0x4U;
+
+      while (k > 0U)
+      {
+        /* Read y[4] sample */
+        c0 = *py++;
+        /* Read x[7] sample */
+        x3 = *px++;
+
+        /* Perform the multiply-accumulates */
+        /* acc0 +=  x[4] * y[4] */
+        acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x0 * c0)) >> 32);
+        /* acc1 +=  x[5] * y[4] */
+        acc1 = (q31_t) ((((q63_t) acc1 << 32) + ((q63_t) x1 * c0)) >> 32);
+        /* acc2 +=  x[6] * y[4] */
+        acc2 = (q31_t) ((((q63_t) acc2 << 32) + ((q63_t) x2 * c0)) >> 32);
+        /* acc3 +=  x[7] * y[4] */
+        acc3 = (q31_t) ((((q63_t) acc3 << 32) + ((q63_t) x3 * c0)) >> 32);
+
+        /* Reuse the present samples for the next MAC */
+        x0 = x1;
+        x1 = x2;
+        x2 = x3;
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut = (q31_t) (acc0 << 1);
+      /* Destination pointer is updated according to the address modifier, inc */
+      pOut += inc;
+
+      *pOut = (q31_t) (acc1 << 1);
+      pOut += inc;
+
+      *pOut = (q31_t) (acc2 << 1);
+      pOut += inc;
+
+      *pOut = (q31_t) (acc3 << 1);
+      pOut += inc;
+
+      /* Increment the pointer pIn1 index, count by 4 */
+      count += 4U;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pIn2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
+     ** No loop unrolling is used. */
+    blkCnt = blockSize2 % 0x4U;
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* Apply loop unrolling and compute 4 MACs simultaneously. */
+      k = srcBLen >> 2U;
+
+      /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+       ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulates */
+        sum = (q31_t) ((((q63_t) sum << 32) +
+                        ((q63_t) *px++ * (*py++))) >> 32);
+        sum = (q31_t) ((((q63_t) sum << 32) +
+                        ((q63_t) *px++ * (*py++))) >> 32);
+        sum = (q31_t) ((((q63_t) sum << 32) +
+                        ((q63_t) *px++ * (*py++))) >> 32);
+        sum = (q31_t) ((((q63_t) sum << 32) +
+                        ((q63_t) *px++ * (*py++))) >> 32);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = srcBLen % 0x4U;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum = (q31_t) ((((q63_t) sum << 32) +
+                        ((q63_t) *px++ * (*py++))) >> 32);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut = sum << 1;
+      /* Destination pointer is updated according to the address modifier, inc */
+      pOut += inc;
+
+      /* Increment MAC count */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pIn2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+  else
+  {
+    /* If the srcBLen is not a multiple of 4,
+     * the blockSize2 loop cannot be unrolled by 4 */
+    blkCnt = blockSize2;
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* srcBLen number of MACS should be performed */
+      k = srcBLen;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum = (q31_t) ((((q63_t) sum << 32) +
+                        ((q63_t) *px++ * (*py++))) >> 32);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut = sum << 1;
+      /* Destination pointer is updated according to the address modifier, inc */
+      pOut += inc;
+
+      /* Increment MAC count */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pIn2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+
+
+  /* --------------------------
+   * Initializations of stage3
+   * -------------------------*/
+
+  /* sum += x[srcALen-srcBLen+1] * y[0] + x[srcALen-srcBLen+2] * y[1] +...+ x[srcALen-1] * y[srcBLen-1]
+   * sum += x[srcALen-srcBLen+2] * y[0] + x[srcALen-srcBLen+3] * y[1] +...+ x[srcALen-1] * y[srcBLen-1]
+   * ....
+   * sum +=  x[srcALen-2] * y[0] + x[srcALen-1] * y[1]
+   * sum +=  x[srcALen-1] * y[0]
+   */
+
+  /* In this stage the MAC operations are decreased by 1 for every iteration.
+     The count variable holds the number of MAC operations performed */
+  count = srcBLen - 1U;
+
+  /* Working pointer of inputA */
+  pSrc1 = ((pIn1 + srcALen) - srcBLen) + 1U;
+  px = pSrc1;
+
+  /* Working pointer of inputB */
+  py = pIn2;
+
+  /* -------------------
+   * Stage3 process
+   * ------------------*/
+
+  while (blockSize3 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+    /* Apply loop unrolling and compute 4 MACs simultaneously. */
+    k = count >> 2U;
+
+    /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+     ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* sum += x[srcALen - srcBLen + 4] * y[3] */
+      sum = (q31_t) ((((q63_t) sum << 32) +
+                      ((q63_t) *px++ * (*py++))) >> 32);
+
+      /* sum += x[srcALen - srcBLen + 3] * y[2] */
+      sum = (q31_t) ((((q63_t) sum << 32) +
+                      ((q63_t) *px++ * (*py++))) >> 32);
+
+      /* sum += x[srcALen - srcBLen + 2] * y[1] */
+      sum = (q31_t) ((((q63_t) sum << 32) +
+                      ((q63_t) *px++ * (*py++))) >> 32);
+
+      /* sum += x[srcALen - srcBLen + 1] * y[0] */
+      sum = (q31_t) ((((q63_t) sum << 32) +
+                      ((q63_t) *px++ * (*py++))) >> 32);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* If the count is not a multiple of 4, compute any remaining MACs here.
+     ** No loop unrolling is used. */
+    k = count % 0x4U;
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      sum = (q31_t) ((((q63_t) sum << 32) +
+                      ((q63_t) *px++ * (*py++))) >> 32);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut = sum << 1;
+    /* Destination pointer is updated according to the address modifier, inc */
+    pOut += inc;
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    px = ++pSrc1;
+    py = pIn2;
+
+    /* Decrement MAC count */
+    count--;
+
+    /* Decrement loop counter */
+    blockSize3--;
+  }
+
+}
+
+/**
+  @} end of Corr group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q15.c
new file mode 100644
index 0000000..d46d9a0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q15.c
@@ -0,0 +1,341 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_correlate_opt_q15.c
+ * Description:  Correlation of Q15 sequences
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup Corr
+  @{
+ */
+
+/**
+  @brief         Correlation of Q15 sequences.
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written.  Length 2 * max(srcALen, srcBLen) - 1.
+  @param[in]     pScratch   points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 64-bit internal accumulator.
+                   Both inputs are in 1.15 format and multiplications yield a 2.30 result.
+                   The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format.
+                   This approach provides 33 guard bits and there is no risk of overflow.
+                   The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.
+
+ @remark
+                   Refer to \ref arm_correlate_fast_q15() for a faster but less precise version of this function.
+ */
+
+void arm_correlate_opt_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst,
+        q15_t * pScratch)
+{
+        q63_t acc0;                                    /* Accumulators */
+        q15_t *pOut = pDst;                            /* Output pointer */
+        q15_t *pScr1;                                  /* Temporary pointer for scratch1 */
+  const q15_t *pIn1;                                   /* InputA pointer */
+  const q15_t *pIn2;                                   /* InputB pointer */
+  const q15_t *py;                                     /* Intermediate inputB pointer */
+        uint32_t j, blkCnt, outBlockSize;              /* Loop counter */
+        int32_t inc = 1;                               /* Output pointer increment */
+        uint32_t tapCnt;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q63_t acc1, acc2, acc3;                        /* Accumulators */
+        q31_t x1, x2, x3;                              /* Temporary variables for holding input1 and input2 values */
+        q31_t y1, y2;                                  /* State variables */
+#endif
+
+  /* The algorithm implementation is based on the lengths of the inputs. */
+  /* srcB is always made to slide across srcA. */
+  /* So srcBLen is always considered as shorter or equal to srcALen */
+  /* But CORR(x, y) is reverse of CORR(y, x) */
+  /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
+  /* and the destination pointer modifier, inc is set to -1 */
+  /* If srcALen > srcBLen, zero pad has to be done to srcB to make the two inputs of same length */
+  /* But to improve the performance,
+   * we include zeroes in the output instead of zero padding either of the the inputs*/
+  /* If srcALen > srcBLen,
+   * (srcALen - srcBLen) zeroes has to included in the starting of the output buffer */
+  /* If srcALen < srcBLen,
+   * (srcALen - srcBLen) zeroes has to included in the ending of the output buffer */
+  if (srcALen >= srcBLen)
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcA;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcB;
+
+    /* Number of output samples is calculated */
+    outBlockSize = (srcALen * 2U) - 1U;
+
+    /* When srcALen > srcBLen, zero padding is done to srcB
+     * to make their lengths equal.
+     * Instead, (outBlockSize - (srcALen + srcBLen - 1))
+     * number of output samples are made zero */
+    j = outBlockSize - (srcALen + (srcBLen - 1U));
+
+    /* Updating the pointer position to non zero value */
+    pOut += j;
+  }
+  else
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcA;
+
+    /* srcBLen is always considered as shorter or equal to srcALen */
+    j = srcBLen;
+    srcBLen = srcALen;
+    srcALen = j;
+
+    /* CORR(x, y) = Reverse order(CORR(y, x)) */
+    /* Hence set the destination pointer to point to the last output sample */
+    pOut = pDst + ((srcALen + srcBLen) - 2U);
+
+    /* Destination address modifier is set to -1 */
+    inc = -1;
+  }
+
+  pScr1 = pScratch;
+
+  /* Fill (srcBLen - 1U) zeros in scratch buffer */
+  arm_fill_q15(0, pScr1, (srcBLen - 1U));
+
+  /* Update temporary scratch pointer */
+  pScr1 += (srcBLen - 1U);
+
+  /* Copy (srcALen) samples in scratch buffer */
+  arm_copy_q15(pIn1, pScr1, srcALen);
+
+  /* Update pointers */
+  pScr1 += srcALen;
+
+
+  /* Fill (srcBLen - 1U) zeros at end of scratch buffer */
+  arm_fill_q15(0, pScr1, (srcBLen - 1U));
+
+  /* Update pointer */
+  pScr1 += (srcBLen - 1U);
+
+  /* Temporary pointer for scratch2 */
+  py = pIn2;
+
+
+  /* Actual correlation process starts here */
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = (srcALen + srcBLen - 1U) >> 2;
+
+  while (blkCnt > 0)
+  {
+    /* Initialze temporary scratch pointer as scratch1 */
+    pScr1 = pScratch;
+
+    /* Clear Accumlators */
+    acc0 = 0;
+    acc1 = 0;
+    acc2 = 0;
+    acc3 = 0;
+
+    /* Read two samples from scratch1 buffer */
+    x1 = read_q15x2_ia (&pScr1);
+
+    /* Read next two samples from scratch1 buffer */
+    x2 = read_q15x2_ia (&pScr1);
+
+    tapCnt = (srcBLen) >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read four samples from smaller buffer */
+      y1 = read_q15x2_ia ((q15_t **) &pIn2);
+      y2 = read_q15x2_ia ((q15_t **) &pIn2);
+
+      /* multiply and accumlate */
+      acc0 = __SMLALD(x1, y1, acc0);
+      acc2 = __SMLALD(x2, y1, acc2);
+
+      /* pack input data */
+#ifndef ARM_MATH_BIG_ENDIAN
+      x3 = __PKHBT(x2, x1, 0);
+#else
+      x3 = __PKHBT(x1, x2, 0);
+#endif
+
+      /* multiply and accumlate */
+      acc1 = __SMLALDX(x3, y1, acc1);
+
+      /* Read next two samples from scratch1 buffer */
+      x1 = read_q15x2_ia (&pScr1);
+
+      /* multiply and accumlate */
+      acc0 = __SMLALD(x2, y2, acc0);
+      acc2 = __SMLALD(x1, y2, acc2);
+
+      /* pack input data */
+#ifndef ARM_MATH_BIG_ENDIAN
+      x3 = __PKHBT(x1, x2, 0);
+#else
+      x3 = __PKHBT(x2, x1, 0);
+#endif
+
+      acc3 = __SMLALDX(x3, y1, acc3);
+      acc1 = __SMLALDX(x3, y2, acc1);
+
+      x2 = read_q15x2_ia (&pScr1);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+      x3 = __PKHBT(x2, x1, 0);
+#else
+      x3 = __PKHBT(x1, x2, 0);
+#endif
+
+      acc3 = __SMLALDX(x3, y2, acc3);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Update scratch pointer for remaining samples of smaller length sequence */
+    pScr1 -= 4U;
+
+    /* apply same above for remaining samples of smaller length sequence */
+    tapCnt = (srcBLen) & 3U;
+
+    while (tapCnt > 0U)
+    {
+      /* accumlate the results */
+      acc0 += (*pScr1++ * *pIn2);
+      acc1 += (*pScr1++ * *pIn2);
+      acc2 += (*pScr1++ * *pIn2);
+      acc3 += (*pScr1++ * *pIn2++);
+
+      pScr1 -= 3U;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    blkCnt--;
+
+
+    /* Store the results in the accumulators in the destination buffer. */
+    *pOut = (__SSAT(acc0 >> 15U, 16));
+    pOut += inc;
+    *pOut = (__SSAT(acc1 >> 15U, 16));
+    pOut += inc;
+    *pOut = (__SSAT(acc2 >> 15U, 16));
+    pOut += inc;
+    *pOut = (__SSAT(acc3 >> 15U, 16));
+    pOut += inc;
+
+    /* Initialization of inputB pointer */
+    pIn2 = py;
+
+    pScratch += 4U;
+  }
+
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = (srcALen + srcBLen - 1U) & 0x3;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = (srcALen + srcBLen - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  /* Calculate correlation for remaining samples of Bigger length sequence */
+  while (blkCnt > 0)
+  {
+    /* Initialze temporary scratch pointer as scratch1 */
+    pScr1 = pScratch;
+
+    /* Clear Accumlators */
+    acc0 = 0;
+
+    tapCnt = (srcBLen) >> 1U;
+
+    while (tapCnt > 0U)
+    {
+
+      /* Read next two samples from scratch1 buffer */
+      acc0 += (*pScr1++ * *pIn2++);
+      acc0 += (*pScr1++ * *pIn2++);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    tapCnt = (srcBLen) & 1U;
+
+    /* apply same above for remaining samples of smaller length sequence */
+    while (tapCnt > 0U)
+    {
+      /* accumlate the results */
+      acc0 += (*pScr1++ * *pIn2++);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    blkCnt--;
+
+    /* The result is in 2.30 format.  Convert to 1.15 with saturation.
+       Then store the output in the destination buffer. */
+    *pOut = (q15_t) (__SSAT((acc0 >> 15), 16));
+    pOut += inc;
+
+    /* Initialization of inputB pointer */
+    pIn2 = py;
+
+    pScratch += 1U;
+  }
+
+}
+
+/**
+  @} end of Corr group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c
new file mode 100644
index 0000000..035bfba
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_opt_q7.c
@@ -0,0 +1,388 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_correlate_opt_q7.c
+ * Description:  Correlation of Q7 sequences
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup Corr
+  @{
+ */
+
+/**
+  @brief         Correlation of Q7 sequences.
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written.  Length 2 * max(srcALen, srcBLen) - 1.
+  @param[in]     pScratch1  points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+  @param[in]     pScratch2  points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen).
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 32-bit internal accumulator.
+                   Both the inputs are represented in 1.7 format and multiplications yield a 2.14 result.
+                   The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format.
+                   This approach provides 17 guard bits and there is no risk of overflow as long as <code>max(srcALen, srcBLen)<131072</code>.
+                   The 18.14 result is then truncated to 18.7 format by discarding the low 7 bits and then saturated to 1.7 format.
+ */
+
+void arm_correlate_opt_q7(
+  const q7_t * pSrcA,
+        uint32_t srcALen,
+  const q7_t * pSrcB,
+        uint32_t srcBLen,
+        q7_t * pDst,
+        q15_t * pScratch1,
+        q15_t * pScratch2)
+{
+        q15_t *pScr1 = pScratch1;                      /* Temporary pointer for scratch */
+        q15_t *pScr2 = pScratch2;                      /* Temporary pointer for scratch */
+        q15_t x4;                                      /* Temporary input variable */
+        q15_t *py;                                     /* Temporary input2 pointer */
+        q31_t acc0, acc1, acc2, acc3;                  /* Accumulators */
+  const q7_t *pIn1, *pIn2;                             /* InputA and inputB pointer */
+        uint32_t j, k, blkCnt, tapCnt;                 /* Loop counter */
+        int32_t inc = 1;                               /* Output pointer increment */
+        uint32_t outBlockSize;                         /* Loop counter */
+        q31_t x1, x2, x3, y1;                          /* Temporary input variables */
+        q7_t *pOut = pDst;                             /* Output pointer */
+
+  /* The algorithm implementation is based on the lengths of the inputs. */
+  /* srcB is always made to slide across srcA. */
+  /* So srcBLen is always considered as shorter or equal to srcALen */
+  /* But CORR(x, y) is reverse of CORR(y, x) */
+  /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
+  /* and the destination pointer modifier, inc is set to -1 */
+  /* If srcALen > srcBLen, zero pad has to be done to srcB to make the two inputs of same length */
+  /* But to improve the performance,
+   * we include zeroes in the output instead of zero padding either of the the inputs*/
+  /* If srcALen > srcBLen,
+   * (srcALen - srcBLen) zeroes has to included in the starting of the output buffer */
+  /* If srcALen < srcBLen,
+   * (srcALen - srcBLen) zeroes has to included in the ending of the output buffer */
+  if (srcALen >= srcBLen)
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcA;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcB;
+
+    /* Number of output samples is calculated */
+    outBlockSize = (srcALen * 2U) - 1U;
+
+    /* When srcALen > srcBLen, zero padding is done to srcB
+     * to make their lengths equal.
+     * Instead, (outBlockSize - (srcALen + srcBLen - 1))
+     * number of output samples are made zero */
+    j = outBlockSize - (srcALen + (srcBLen - 1U));
+
+    /* Updating the pointer position to non zero value */
+    pOut += j;
+  }
+  else
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcA;
+
+    /* srcBLen is always considered as shorter or equal to srcALen */
+    j = srcBLen;
+    srcBLen = srcALen;
+    srcALen = j;
+
+    /* CORR(x, y) = Reverse order(CORR(y, x)) */
+    /* Hence set the destination pointer to point to the last output sample */
+    pOut = pDst + ((srcALen + srcBLen) - 2U);
+
+    /* Destination address modifier is set to -1 */
+    inc = -1;
+  }
+
+
+  /* Copy (srcBLen) samples in scratch buffer */
+  k = srcBLen >> 2U;
+
+  /* First part of the processing with loop unrolling copies 4 data points at a time.
+     a second loop below copies for the remaining 1 to 3 samples. */
+  while (k > 0U)
+  {
+    /* copy second buffer in reversal manner */
+    x4 = (q15_t) *pIn2++;
+    *pScr2++ = x4;
+    x4 = (q15_t) *pIn2++;
+    *pScr2++ = x4;
+    x4 = (q15_t) *pIn2++;
+    *pScr2++ = x4;
+    x4 = (q15_t) *pIn2++;
+    *pScr2++ = x4;
+
+    /* Decrement loop counter */
+    k--;
+  }
+
+  /* If the count is not a multiple of 4, copy remaining samples here.
+     No loop unrolling is used. */
+  k = srcBLen % 0x4U;
+
+  while (k > 0U)
+  {
+    /* copy second buffer in reversal manner for remaining samples */
+    x4 = (q15_t) *pIn2++;
+    *pScr2++ = x4;
+
+    /* Decrement loop counter */
+    k--;
+  }
+
+  /* Fill (srcBLen - 1U) zeros in scratch buffer */
+  arm_fill_q15(0, pScr1, (srcBLen - 1U));
+
+  /* Update temporary scratch pointer */
+  pScr1 += (srcBLen - 1U);
+
+  /* Copy (srcALen) samples in scratch buffer */
+  /* Apply loop unrolling and do 4 Copies simultaneously. */
+  k = srcALen >> 2U;
+
+  /* First part of the processing with loop unrolling copies 4 data points at a time.
+     a second loop below copies for the remaining 1 to 3 samples. */
+  while (k > 0U)
+  {
+    /* copy second buffer in reversal manner */
+    x4 = (q15_t) *pIn1++;
+    *pScr1++ = x4;
+    x4 = (q15_t) *pIn1++;
+    *pScr1++ = x4;
+    x4 = (q15_t) *pIn1++;
+    *pScr1++ = x4;
+    x4 = (q15_t) *pIn1++;
+    *pScr1++ = x4;
+
+    /* Decrement loop counter */
+    k--;
+  }
+
+  /* If the count is not a multiple of 4, copy remaining samples here.
+     No loop unrolling is used. */
+  k = srcALen % 0x4U;
+
+  while (k > 0U)
+  {
+    /* copy second buffer in reversal manner for remaining samples */
+    x4 = (q15_t) * pIn1++;
+    *pScr1++ = x4;
+
+    /* Decrement the loop counter */
+    k--;
+  }
+
+  /* Fill (srcBLen - 1U) zeros at end of scratch buffer */
+  arm_fill_q15(0, pScr1, (srcBLen - 1U));
+
+  /* Update pointer */
+  pScr1 += (srcBLen - 1U);
+
+  /* Temporary pointer for scratch2 */
+  py = pScratch2;
+
+  /* Initialization of pScr2 pointer */
+  pScr2 = pScratch2;
+
+  /* Actual correlation process starts here */
+  blkCnt = (srcALen + srcBLen - 1U) >> 2;
+
+  while (blkCnt > 0)
+  {
+    /* Initialze temporary scratch pointer as scratch1 */
+    pScr1 = pScratch1;
+
+    /* Clear Accumlators */
+    acc0 = 0;
+    acc1 = 0;
+    acc2 = 0;
+    acc3 = 0;
+
+    /* Read two samples from scratch1 buffer */
+    x1 = read_q15x2_ia (&pScr1);
+
+    /* Read next two samples from scratch1 buffer */
+    x2 = read_q15x2_ia (&pScr1);
+
+    tapCnt = (srcBLen) >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read four samples from smaller buffer */
+      y1 = read_q15x2_ia (&pScr2);
+
+      /* multiply and accumlate */
+      acc0 = __SMLAD(x1, y1, acc0);
+      acc2 = __SMLAD(x2, y1, acc2);
+
+      /* pack input data */
+#ifndef ARM_MATH_BIG_ENDIAN
+      x3 = __PKHBT(x2, x1, 0);
+#else
+      x3 = __PKHBT(x1, x2, 0);
+#endif
+
+      /* multiply and accumlate */
+      acc1 = __SMLADX(x3, y1, acc1);
+
+      /* Read next two samples from scratch1 buffer */
+      x1 = read_q15x2_ia (&pScr1);
+
+      /* pack input data */
+#ifndef ARM_MATH_BIG_ENDIAN
+      x3 = __PKHBT(x1, x2, 0);
+#else
+      x3 = __PKHBT(x2, x1, 0);
+#endif
+
+      acc3 = __SMLADX(x3, y1, acc3);
+
+      /* Read four samples from smaller buffer */
+      y1 = read_q15x2_ia (&pScr2);
+
+      acc0 = __SMLAD(x2, y1, acc0);
+
+      acc2 = __SMLAD(x1, y1, acc2);
+
+      acc1 = __SMLADX(x3, y1, acc1);
+
+      x2 = read_q15x2_ia (&pScr1);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+      x3 = __PKHBT(x2, x1, 0);
+#else
+      x3 = __PKHBT(x1, x2, 0);
+#endif
+
+      acc3 = __SMLADX(x3, y1, acc3);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Update scratch pointer for remaining samples of smaller length sequence */
+    pScr1 -= 4U;
+
+    /* apply same above for remaining samples of smaller length sequence */
+    tapCnt = (srcBLen) & 3U;
+
+    while (tapCnt > 0U)
+    {
+      /* accumlate the results */
+      acc0 += (*pScr1++ * *pScr2);
+      acc1 += (*pScr1++ * *pScr2);
+      acc2 += (*pScr1++ * *pScr2);
+      acc3 += (*pScr1++ * *pScr2++);
+
+      pScr1 -= 3U;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    blkCnt--;
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut = (q7_t) (__SSAT(acc0 >> 7U, 8));
+    pOut += inc;
+    *pOut = (q7_t) (__SSAT(acc1 >> 7U, 8));
+    pOut += inc;
+    *pOut = (q7_t) (__SSAT(acc2 >> 7U, 8));
+    pOut += inc;
+    *pOut = (q7_t) (__SSAT(acc3 >> 7U, 8));
+    pOut += inc;
+
+    /* Initialization of inputB pointer */
+    pScr2 = py;
+
+    pScratch1 += 4U;
+  }
+
+  blkCnt = (srcALen + srcBLen - 1U) & 0x3;
+
+  /* Calculate correlation for remaining samples of Bigger length sequence */
+  while (blkCnt > 0)
+  {
+    /* Initialze temporary scratch pointer as scratch1 */
+    pScr1 = pScratch1;
+
+    /* Clear Accumlators */
+    acc0 = 0;
+
+    tapCnt = (srcBLen) >> 1U;
+
+    while (tapCnt > 0U)
+    {
+      acc0 += (*pScr1++ * *pScr2++);
+      acc0 += (*pScr1++ * *pScr2++);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    tapCnt = (srcBLen) & 1U;
+
+    /* apply same above for remaining samples of smaller length sequence */
+    while (tapCnt > 0U)
+    {
+      /* accumlate the results */
+      acc0 += (*pScr1++ * *pScr2++);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    blkCnt--;
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut = (q7_t) (__SSAT(acc0 >> 7U, 8));
+    pOut += inc;
+
+    /* Initialization of inputB pointer */
+    pScr2 = py;
+
+    pScratch1 += 1U;
+  }
+
+}
+
+/**
+  @} end of Corr group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c
new file mode 100644
index 0000000..9837875
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c
@@ -0,0 +1,696 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_correlate_q15.c
+ * Description:  Correlation of Q15 sequences
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup Corr
+  @{
+ */
+
+/**
+  @brief         Correlation of Q15 sequences.
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written.  Length 2 * max(srcALen, srcBLen) - 1.
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 64-bit internal accumulator.
+                   Both inputs are in 1.15 format and multiplications yield a 2.30 result.
+                   The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format.
+                   This approach provides 33 guard bits and there is no risk of overflow.
+                   The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.
+
+  @remark
+                   Refer to \ref arm_correlate_fast_q15() for a faster but less precise version of this function.
+  @remark
+                   Refer to \ref arm_correlate_opt_q15() for a faster implementation of this function using scratch buffers.
+ */
+
+void arm_correlate_q15(
+  const q15_t * pSrcA,
+        uint32_t srcALen,
+  const q15_t * pSrcB,
+        uint32_t srcBLen,
+        q15_t * pDst)
+{
+
+#if defined (ARM_MATH_DSP)
+
+  const q15_t *pIn1;                                   /* InputA pointer */
+  const q15_t *pIn2;                                   /* InputB pointer */
+        q15_t *pOut = pDst;                            /* Output pointer */
+        q63_t sum, acc0, acc1, acc2, acc3;             /* Accumulators */
+  const q15_t *px;                                     /* Intermediate inputA pointer */
+  const q15_t *py;                                     /* Intermediate inputB pointer */
+  const q15_t *pSrc1;                                  /* Intermediate pointers */
+        q31_t x0, x1, x2, x3, c0;                      /* Temporary input variables for holding input and coefficient values */
+        uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
+        uint32_t j, k, count, blkCnt;                  /* Loop counters */
+        uint32_t outBlockSize;
+        int32_t inc = 1;                               /* Destination address modifier */
+
+  /* The algorithm implementation is based on the lengths of the inputs. */
+  /* srcB is always made to slide across srcA. */
+  /* So srcBLen is always considered as shorter or equal to srcALen */
+  /* But CORR(x, y) is reverse of CORR(y, x) */
+  /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
+  /* and the destination pointer modifier, inc is set to -1 */
+  /* If srcALen > srcBLen, zero pad has to be done to srcB to make the two inputs of same length */
+  /* But to improve the performance,
+   * we include zeroes in the output instead of zero padding either of the the inputs*/
+  /* If srcALen > srcBLen,
+   * (srcALen - srcBLen) zeroes has to included in the starting of the output buffer */
+  /* If srcALen < srcBLen,
+   * (srcALen - srcBLen) zeroes has to included in the ending of the output buffer */
+  if (srcALen >= srcBLen)
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcA;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcB;
+
+    /* Number of output samples is calculated */
+    outBlockSize = (srcALen * 2U) - 1U;
+
+    /* When srcALen > srcBLen, zero padding is done to srcB
+     * to make their lengths equal.
+     * Instead, (outBlockSize - (srcALen + srcBLen - 1))
+     * number of output samples are made zero */
+    j = outBlockSize - (srcALen + (srcBLen - 1U));
+
+    /* Updating the pointer position to non zero value */
+    pOut += j;
+  }
+  else
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcA;
+
+    /* srcBLen is always considered as shorter or equal to srcALen */
+    j = srcBLen;
+    srcBLen = srcALen;
+    srcALen = j;
+
+    /* CORR(x, y) = Reverse order(CORR(y, x)) */
+    /* Hence set the destination pointer to point to the last output sample */
+    pOut = pDst + ((srcALen + srcBLen) - 2U);
+
+    /* Destination address modifier is set to -1 */
+    inc = -1;
+  }
+
+  /* The function is internally
+   * divided into three stages according to the number of multiplications that has to be
+   * taken place between inputA samples and inputB samples. In the first stage of the
+   * algorithm, the multiplications increase by one for every iteration.
+   * In the second stage of the algorithm, srcBLen number of multiplications are done.
+   * In the third stage of the algorithm, the multiplications decrease by one
+   * for every iteration. */
+
+  /* The algorithm is implemented in three stages.
+     The loop counters of each stage is initiated here. */
+  blockSize1 = srcBLen - 1U;
+  blockSize2 = srcALen - (srcBLen - 1U);
+  blockSize3 = blockSize1;
+
+  /* --------------------------
+   * Initializations of stage1
+   * -------------------------*/
+
+  /* sum = x[0] * y[srcBlen - 1]
+   * sum = x[0] * y[srcBlen - 2] + x[1] * y[srcBlen - 1]
+   * ....
+   * sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen - 1] * y[srcBLen - 1]
+   */
+
+  /* In this stage the MAC operations are increased by 1 for every iteration.
+     The count variable holds the number of MAC operations performed */
+  count = 1U;
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  pSrc1 = pIn2 + (srcBLen - 1U);
+  py = pSrc1;
+
+  /* ------------------------
+   * Stage1 process
+   * ----------------------*/
+
+  /* The first loop starts here */
+  while (blockSize1 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+    /* Apply loop unrolling and compute 4 MACs simultaneously. */
+    k = count >> 2U;
+
+    /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+     ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* x[0] * y[srcBLen - 4] , x[1] * y[srcBLen - 3] */
+      sum = __SMLALD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
+      /* x[3] * y[srcBLen - 1] , x[2] * y[srcBLen - 2] */
+      sum = __SMLALD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* If the count is not a multiple of 4, compute any remaining MACs here.
+     ** No loop unrolling is used. */
+    k = count % 0x4U;
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* x[0] * y[srcBLen - 1] */
+      sum = __SMLALD(*px++, *py++, sum);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut = (q15_t) (__SSAT((sum >> 15), 16));
+    /* Destination pointer is updated according to the address modifier, inc */
+    pOut += inc;
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    py = pSrc1 - count;
+    px = pIn1;
+
+    /* Increment MAC count */
+    count++;
+
+    /* Decrement loop counter */
+    blockSize1--;
+  }
+
+  /* --------------------------
+   * Initializations of stage2
+   * ------------------------*/
+
+  /* sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen-1] * y[srcBLen-1]
+   * sum = x[1] * y[0] + x[2] * y[1] +...+ x[srcBLen] * y[srcBLen-1]
+   * ....
+   * sum = x[srcALen-srcBLen-2] * y[0] + x[srcALen-srcBLen-1] * y[1] +...+ x[srcALen-1] * y[srcBLen-1]
+   */
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  py = pIn2;
+
+  /* count is the index by which the pointer pIn1 to be incremented */
+  count = 0U;
+
+  /* -------------------
+   * Stage2 process
+   * ------------------*/
+
+  /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
+   * So, to loop unroll over blockSize2,
+   * srcBLen should be greater than or equal to 4 */
+  if (srcBLen >= 4U)
+  {
+    /* Loop unrolling: Compute 4 outputs at a time */
+    blkCnt = blockSize2 >> 2U;
+
+    while (blkCnt > 0U)
+    {
+      /* Set all accumulators to zero */
+      acc0 = 0;
+      acc1 = 0;
+      acc2 = 0;
+      acc3 = 0;
+
+      /* read x[0], x[1] samples */
+      x0 = read_q15x2 ((q15_t *) px);
+
+      /* read x[1], x[2] samples */
+      x1 = read_q15x2 ((q15_t *) px + 1);
+      px += 2U;
+
+      /* Apply loop unrolling and compute 4 MACs simultaneously. */
+      k = srcBLen >> 2U;
+
+      /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+       ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+      do
+      {
+        /* Read the first two inputB samples using SIMD:
+         * y[0] and y[1] */
+        c0 = read_q15x2_ia ((q15_t **) &py);
+
+        /* acc0 +=  x[0] * y[0] + x[1] * y[1] */
+        acc0 = __SMLALD(x0, c0, acc0);
+
+        /* acc1 +=  x[1] * y[0] + x[2] * y[1] */
+        acc1 = __SMLALD(x1, c0, acc1);
+
+        /* Read x[2], x[3] */
+        x2 = read_q15x2 ((q15_t *) px);
+
+        /* Read x[3], x[4] */
+        x3 = read_q15x2 ((q15_t *) px + 1);
+
+        /* acc2 +=  x[2] * y[0] + x[3] * y[1] */
+        acc2 = __SMLALD(x2, c0, acc2);
+
+        /* acc3 +=  x[3] * y[0] + x[4] * y[1] */
+        acc3 = __SMLALD(x3, c0, acc3);
+
+        /* Read y[2] and y[3] */
+        c0 = read_q15x2_ia ((q15_t **) &py);
+
+        /* acc0 +=  x[2] * y[2] + x[3] * y[3] */
+        acc0 = __SMLALD(x2, c0, acc0);
+
+        /* acc1 +=  x[3] * y[2] + x[4] * y[3] */
+        acc1 = __SMLALD(x3, c0, acc1);
+
+        /* Read x[4], x[5] */
+        x0 = read_q15x2 ((q15_t *) px + 2);
+
+        /* Read x[5], x[6] */
+        x1 = read_q15x2 ((q15_t *) px + 3);
+        px += 4U;
+
+        /* acc2 +=  x[4] * y[2] + x[5] * y[3] */
+        acc2 = __SMLALD(x0, c0, acc2);
+
+        /* acc3 +=  x[5] * y[2] + x[6] * y[3] */
+        acc3 = __SMLALD(x1, c0, acc3);
+
+      } while (--k);
+
+      /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = srcBLen % 0x4U;
+
+      if (k == 1U)
+      {
+        /* Read y[4] */
+        c0 = *py;
+#ifdef  ARM_MATH_BIG_ENDIAN
+        c0 = c0 << 16U;
+#else
+        c0 = c0 & 0x0000FFFF;
+#endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
+
+        /* Read x[7] */
+        x3 = read_q15x2 ((q15_t *) px);
+        px++;
+
+        /* Perform the multiply-accumulate */
+        acc0 = __SMLALD (x0, c0, acc0);
+        acc1 = __SMLALD (x1, c0, acc1);
+        acc2 = __SMLALDX(x1, c0, acc2);
+        acc3 = __SMLALDX(x3, c0, acc3);
+      }
+
+      if (k == 2U)
+      {
+        /* Read y[4], y[5] */
+        c0 = read_q15x2 ((q15_t *) py);
+
+        /* Read x[7], x[8] */
+        x3 = read_q15x2 ((q15_t *) px);
+
+        /* Read x[9] */
+        x2 = read_q15x2 ((q15_t *) px + 1);
+        px += 2U;
+
+        /* Perform the multiply-accumulate */
+        acc0 = __SMLALD(x0, c0, acc0);
+        acc1 = __SMLALD(x1, c0, acc1);
+        acc2 = __SMLALD(x3, c0, acc2);
+        acc3 = __SMLALD(x2, c0, acc3);
+      }
+
+      if (k == 3U)
+      {
+        /* Read y[4], y[5] */
+        c0 = read_q15x2_ia ((q15_t **) &py);
+
+        /* Read x[7], x[8] */
+        x3 = read_q15x2 ((q15_t *) px);
+
+        /* Read x[9] */
+        x2 = read_q15x2 ((q15_t *) px + 1);
+
+        /* Perform the multiply-accumulate */
+        acc0 = __SMLALD(x0, c0, acc0);
+        acc1 = __SMLALD(x1, c0, acc1);
+        acc2 = __SMLALD(x3, c0, acc2);
+        acc3 = __SMLALD(x2, c0, acc3);
+
+        c0 = (*py);
+
+        /* Read y[6] */
+#ifdef  ARM_MATH_BIG_ENDIAN
+        c0 = c0 << 16U;
+#else
+        c0 = c0 & 0x0000FFFF;
+#endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
+
+        /* Read x[10] */
+        x3 = read_q15x2 ((q15_t *) px + 2);
+        px += 3U;
+
+        /* Perform the multiply-accumulates */
+        acc0 = __SMLALDX(x1, c0, acc0);
+        acc1 = __SMLALD (x2, c0, acc1);
+        acc2 = __SMLALDX(x2, c0, acc2);
+        acc3 = __SMLALDX(x3, c0, acc3);
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut = (q15_t) (__SSAT(acc0 >> 15, 16));
+      /* Destination pointer is updated according to the address modifier, inc */
+      pOut += inc;
+
+      *pOut = (q15_t) (__SSAT(acc1 >> 15, 16));
+      pOut += inc;
+
+      *pOut = (q15_t) (__SSAT(acc2 >> 15, 16));
+      pOut += inc;
+
+      *pOut = (q15_t) (__SSAT(acc3 >> 15, 16));
+      pOut += inc;
+
+      /* Increment the count by 4 as 4 output values are computed */
+      count += 4U;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pIn2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
+     ** No loop unrolling is used. */
+    blkCnt = blockSize2 % 0x4U;
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* Apply loop unrolling and compute 4 MACs simultaneously. */
+      k = srcBLen >> 2U;
+
+      /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+       ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulates */
+        sum += ((q63_t) *px++ * *py++);
+        sum += ((q63_t) *px++ * *py++);
+        sum += ((q63_t) *px++ * *py++);
+        sum += ((q63_t) *px++ * *py++);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = srcBLen % 0x4U;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulates */
+        sum += ((q63_t) *px++ * *py++);
+
+        /* Decrement the loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut = (q15_t) (__SSAT(sum >> 15, 16));
+      /* Destination pointer is updated according to the address modifier, inc */
+      pOut += inc;
+
+      /* Increment count by 1, as one output value is computed */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pIn2;
+
+      /* Decrement the loop counter */
+      blkCnt--;
+    }
+  }
+  else
+  {
+    /* If the srcBLen is not a multiple of 4,
+     * the blockSize2 loop cannot be unrolled by 4 */
+    blkCnt = blockSize2;
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* srcBLen number of MACS should be performed */
+      k = srcBLen;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum += ((q63_t) *px++ * *py++);
+
+        /* Decrement the loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut = (q15_t) (__SSAT(sum >> 15, 16));
+      /* Destination pointer is updated according to the address modifier, inc */
+      pOut += inc;
+
+      /* Increment the MAC count */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pIn2;
+
+      /* Decrement the loop counter */
+      blkCnt--;
+    }
+  }
+
+
+  /* --------------------------
+   * Initializations of stage3
+   * -------------------------*/
+
+  /* sum += x[srcALen-srcBLen+1] * y[0] + x[srcALen-srcBLen+2] * y[1] +...+ x[srcALen-1] * y[srcBLen-1]
+   * sum += x[srcALen-srcBLen+2] * y[0] + x[srcALen-srcBLen+3] * y[1] +...+ x[srcALen-1] * y[srcBLen-1]
+   * ....
+   * sum +=  x[srcALen-2] * y[0] + x[srcALen-1] * y[1]
+   * sum +=  x[srcALen-1] * y[0]
+   */
+
+  /* In this stage the MAC operations are decreased by 1 for every iteration.
+     The count variable holds the number of MAC operations performed */
+  count = srcBLen - 1U;
+
+  /* Working pointer of inputA */
+  pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
+  px = pSrc1;
+
+  /* Working pointer of inputB */
+  py = pIn2;
+
+  /* -------------------
+   * Stage3 process
+   * ------------------*/
+
+  while (blockSize3 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+    /* Apply loop unrolling and compute 4 MACs simultaneously. */
+    k = count >> 2U;
+
+    /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+     ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* sum += x[srcALen - srcBLen + 4] * y[3] , sum += x[srcALen - srcBLen + 3] * y[2] */
+      sum = __SMLALD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
+      /* sum += x[srcALen - srcBLen + 2] * y[1] , sum += x[srcALen - srcBLen + 1] * y[0] */
+      sum = __SMLALD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* If the count is not a multiple of 4, compute any remaining MACs here.
+     ** No loop unrolling is used. */
+    k = count % 0x4U;
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      sum = __SMLALD(*px++, *py++, sum);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut = (q15_t) (__SSAT((sum >> 15), 16));
+    /* Destination pointer is updated according to the address modifier, inc */
+    pOut += inc;
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    px = ++pSrc1;
+    py = pIn2;
+
+    /* Decrement MAC count */
+    count--;
+
+    /* Decrement loop counter */
+    blockSize3--;
+  }
+
+#else /* #if defined (ARM_MATH_DSP) */
+
+  const q15_t *pIn1 = pSrcA;                           /* InputA pointer */
+  const q15_t *pIn2 = pSrcB + (srcBLen - 1U);          /* InputB pointer */
+        q63_t sum;                                     /* Accumulators */
+        uint32_t i = 0U, j;                            /* Loop counters */
+        uint32_t inv = 0U;                             /* Reverse order flag */
+        uint32_t tot = 0U;                             /* Length */
+
+  /* The algorithm implementation is based on the lengths of the inputs. */
+  /* srcB is always made to slide across srcA. */
+  /* So srcBLen is always considered as shorter or equal to srcALen */
+  /* But CORR(x, y) is reverse of CORR(y, x) */
+  /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
+  /* and a varaible, inv is set to 1 */
+  /* If lengths are not equal then zero pad has to be done to  make the two
+   * inputs of same length. But to improve the performance, we include zeroes
+   * in the output instead of zero padding either of the the inputs*/
+  /* If srcALen > srcBLen, (srcALen - srcBLen) zeroes has to included in the
+   * starting of the output buffer */
+  /* If srcALen < srcBLen, (srcALen - srcBLen) zeroes has to included in the
+   * ending of the output buffer */
+  /* Once the zero padding is done the remaining of the output is calcualted
+   * using convolution but with the shorter signal time shifted. */
+
+  /* Calculate the length of the remaining sequence */
+  tot = ((srcALen + srcBLen) - 2U);
+
+  if (srcALen > srcBLen)
+  {
+    /* Calculating the number of zeros to be padded to the output */
+    j = srcALen - srcBLen;
+
+    /* Initialise the pointer after zero padding */
+    pDst += j;
+  }
+
+  else if (srcALen < srcBLen)
+  {
+    /* Initialization to inputB pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization to the end of inputA pointer */
+    pIn2 = pSrcA + (srcALen - 1U);
+
+    /* Initialisation of the pointer after zero padding */
+    pDst = pDst + tot;
+
+    /* Swapping the lengths */
+    j = srcALen;
+    srcALen = srcBLen;
+    srcBLen = j;
+
+    /* Setting the reverse flag */
+    inv = 1;
+  }
+
+  /* Loop to calculate convolution for output length number of values */
+  for (i = 0U; i <= tot; i++)
+  {
+    /* Initialize sum with zero to carry on MAC operations */
+    sum = 0;
+
+    /* Loop to perform MAC operations according to convolution equation */
+    for (j = 0U; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if (((i - j) < srcBLen) && (j < srcALen))
+      {
+        /* z[i] += x[i-j] * y[j] */
+        sum += ((q31_t) pIn1[j] * pIn2[-((int32_t) i - j)]);
+      }
+    }
+
+    /* Store the output in the destination buffer */
+    if (inv == 1)
+      *pDst-- = (q15_t) __SSAT((sum >> 15U), 16U);
+    else
+      *pDst++ = (q15_t) __SSAT((sum >> 15U), 16U);
+  }
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+}
+
+/**
+  @} end of Corr group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q31.c
new file mode 100644
index 0000000..caa2f51
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q31.c
@@ -0,0 +1,682 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_correlate_q31.c
+ * Description:  Correlation of Q31 sequences
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup Corr
+  @{
+ */
+
+/**
+  @brief         Correlation of Q31 sequences.
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written.  Length 2 * max(srcALen, srcBLen) - 1.
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using an internal 64-bit accumulator.
+                   The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit.
+                   There is no saturation on intermediate additions.
+                   Thus, if the accumulator overflows it wraps around and distorts the result.
+                   The input signals should be scaled down to avoid intermediate overflows.
+                   Scale down one of the inputs by 1/min(srcALen, srcBLen)to avoid overflows since a
+                   maximum of min(srcALen, srcBLen) number of additions is carried internally.
+                   The 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to yield the final result.
+
+  @remark
+                   Refer to \ref arm_correlate_fast_q31() for a faster but less precise implementation of this function.
+ */
+
+void arm_correlate_q31(
+  const q31_t * pSrcA,
+        uint32_t srcALen,
+  const q31_t * pSrcB,
+        uint32_t srcBLen,
+        q31_t * pDst)
+{
+
+#if (1)
+//#if !defined(ARM_MATH_CM0_FAMILY)
+
+  const q31_t *pIn1;                                   /* InputA pointer */
+  const q31_t *pIn2;                                   /* InputB pointer */
+        q31_t *pOut = pDst;                            /* Output pointer */
+  const q31_t *px;                                     /* Intermediate inputA pointer */
+  const q31_t *py;                                     /* Intermediate inputB pointer */
+  const q31_t *pSrc1;                                  /* Intermediate pointers */
+        q63_t sum;                                     /* Accumulators */
+        uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
+        uint32_t j, k, count, blkCnt;                  /* Loop counters */
+        uint32_t outBlockSize;
+        int32_t inc = 1;                               /* Destination address modifier */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q63_t acc0, acc1, acc2;                        /* Accumulators */
+        q31_t x0, x1, x2, c0;                          /* Temporary variables for holding input and coefficient values */
+#endif
+
+  /* The algorithm implementation is based on the lengths of the inputs. */
+  /* srcB is always made to slide across srcA. */
+  /* So srcBLen is always considered as shorter or equal to srcALen */
+  /* But CORR(x, y) is reverse of CORR(y, x) */
+  /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
+  /* and the destination pointer modifier, inc is set to -1 */
+  /* If srcALen > srcBLen, zero pad has to be done to srcB to make the two inputs of same length */
+  /* But to improve the performance,
+   * we include zeroes in the output instead of zero padding either of the the inputs*/
+  /* If srcALen > srcBLen,
+   * (srcALen - srcBLen) zeroes has to included in the starting of the output buffer */
+  /* If srcALen < srcBLen,
+   * (srcALen - srcBLen) zeroes has to included in the ending of the output buffer */
+  if (srcALen >= srcBLen)
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcA;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcB;
+
+    /* Number of output samples is calculated */
+    outBlockSize = (2U * srcALen) - 1U;
+
+    /* When srcALen > srcBLen, zero padding is done to srcB
+     * to make their lengths equal.
+     * Instead, (outBlockSize - (srcALen + srcBLen - 1))
+     * number of output samples are made zero */
+    j = outBlockSize - (srcALen + (srcBLen - 1U));
+
+    /* Updating the pointer position to non zero value */
+    pOut += j;
+  }
+  else
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcA;
+
+    /* srcBLen is always considered as shorter or equal to srcALen */
+    j = srcBLen;
+    srcBLen = srcALen;
+    srcALen = j;
+
+    /* CORR(x, y) = Reverse order(CORR(y, x)) */
+    /* Hence set the destination pointer to point to the last output sample */
+    pOut = pDst + ((srcALen + srcBLen) - 2U);
+
+    /* Destination address modifier is set to -1 */
+    inc = -1;
+  }
+
+  /* The function is internally
+   * divided into three stages according to the number of multiplications that has to be
+   * taken place between inputA samples and inputB samples. In the first stage of the
+   * algorithm, the multiplications increase by one for every iteration.
+   * In the second stage of the algorithm, srcBLen number of multiplications are done.
+   * In the third stage of the algorithm, the multiplications decrease by one
+   * for every iteration. */
+
+  /* The algorithm is implemented in three stages.
+     The loop counters of each stage is initiated here. */
+  blockSize1 = srcBLen - 1U;
+  blockSize2 = srcALen - (srcBLen - 1U);
+  blockSize3 = blockSize1;
+
+  /* --------------------------
+   * Initializations of stage1
+   * -------------------------*/
+
+  /* sum = x[0] * y[srcBlen - 1]
+   * sum = x[0] * y[srcBlen - 2] + x[1] * y[srcBlen - 1]
+   * ....
+   * sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen - 1] * y[srcBLen - 1]
+   */
+
+  /* In this stage the MAC operations are increased by 1 for every iteration.
+     The count variable holds the number of MAC operations performed */
+  count = 1U;
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  pSrc1 = pIn2 + (srcBLen - 1U);
+  py = pSrc1;
+
+
+  /* ------------------------
+   * Stage1 process
+   * ----------------------*/
+
+  /* The first stage starts here */
+  while (blockSize1 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    k = count >> 2U;
+
+    while (k > 0U)
+    {
+      /* x[0] * y[srcBLen - 4] */
+      sum += (q63_t) *px++ * (*py++);
+
+      /* x[1] * y[srcBLen - 3] */
+      sum += (q63_t) *px++ * (*py++);
+
+      /* x[2] * y[srcBLen - 2] */
+      sum += (q63_t) *px++ * (*py++);
+
+      /* x[3] * y[srcBLen - 1] */
+      sum += (q63_t) *px++ * (*py++);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    k = count % 0x4U;
+
+#else
+
+    /* Initialize k with number of samples */
+    k = count;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* x[0] * y[srcBLen - 1] */
+      sum += (q63_t) *px++ * (*py++);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut = (q31_t) (sum >> 31);
+    /* Destination pointer is updated according to the address modifier, inc */
+    pOut += inc;
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    py = pSrc1 - count;
+    px = pIn1;
+
+    /* Increment MAC count */
+    count++;
+
+    /* Decrement loop counter */
+    blockSize1--;
+  }
+
+  /* --------------------------
+   * Initializations of stage2
+   * ------------------------*/
+
+  /* sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen-1] * y[srcBLen-1]
+   * sum = x[1] * y[0] + x[2] * y[1] +...+ x[srcBLen] * y[srcBLen-1]
+   * ....
+   * sum = x[srcALen-srcBLen-2] * y[0] + x[srcALen-srcBLen-1] * y[1] +...+ x[srcALen-1] * y[srcBLen-1]
+   */
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  py = pIn2;
+
+  /* count is index by which the pointer pIn1 to be incremented */
+  count = 0U;
+
+  /* -------------------
+   * Stage2 process
+   * ------------------*/
+
+  /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
+   * So, to loop unroll over blockSize2,
+   * srcBLen should be greater than or equal to 4 */
+  if (srcBLen >= 4U)
+  {
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unroll by 3 */
+    blkCnt = blockSize2 / 3;
+
+    while (blkCnt > 0U)
+    {
+      /* Set all accumulators to zero */
+      acc0 = 0;
+      acc1 = 0;
+      acc2 = 0;
+
+      /* read x[0], x[1] samples */
+      x0 = *px++;
+      x1 = *px++;
+
+      /* Apply loop unrolling and compute 3 MACs simultaneously. */
+      k = srcBLen / 3;
+
+      /* First part of the processing with loop unrolling.  Compute 3 MACs at a time.
+       ** a second loop below computes MACs for the remaining 1 to 2 samples. */
+      do
+      {
+        /* Read y[0] sample */
+        c0 = *(py);
+        /* Read x[2] sample */
+        x2 = *(px);
+
+        /* Perform the multiply-accumulate */
+        /* acc0 +=  x[0] * y[0] */
+        acc0 += ((q63_t) x0 * c0);
+        /* acc1 +=  x[1] * y[0] */
+        acc1 += ((q63_t) x1 * c0);
+        /* acc2 +=  x[2] * y[0] */
+        acc2 += ((q63_t) x2 * c0);
+
+        /* Read y[1] sample */
+        c0 = *(py + 1U);
+        /* Read x[3] sample */
+        x0 = *(px + 1U);
+
+        /* Perform the multiply-accumulate */
+        /* acc0 +=  x[1] * y[1] */
+        acc0 += ((q63_t) x1 * c0);
+        /* acc1 +=  x[2] * y[1] */
+        acc1 += ((q63_t) x2 * c0);
+        /* acc2 +=  x[3] * y[1] */
+        acc2 += ((q63_t) x0 * c0);
+
+        /* Read y[2] sample */
+        c0 = *(py + 2U);
+        /* Read x[4] sample */
+        x1 = *(px + 2U);
+
+        /* Perform the multiply-accumulate */
+        /* acc0 +=  x[2] * y[2] */
+        acc0 += ((q63_t) x2 * c0);
+        /* acc1 +=  x[3] * y[2] */
+        acc1 += ((q63_t) x0 * c0);
+        /* acc2 +=  x[4] * y[2] */
+        acc2 += ((q63_t) x1 * c0);
+
+        /* update scratch pointers */
+        px += 3U;
+        py += 3U;
+
+      } while (--k);
+
+      /* If the srcBLen is not a multiple of 3, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = srcBLen - (3 * (srcBLen / 3));
+
+      while (k > 0U)
+      {
+        /* Read y[4] sample */
+        c0 = *(py++);
+
+        /* Read x[7] sample */
+        x2 = *(px++);
+
+        /* Perform the multiply-accumulates */
+        /* acc0 +=  x[4] * y[4] */
+        acc0 += ((q63_t) x0 * c0);
+        /* acc1 +=  x[5] * y[4] */
+        acc1 += ((q63_t) x1 * c0);
+        /* acc2 +=  x[6] * y[4] */
+        acc2 += ((q63_t) x2 * c0);
+
+        /* Reuse the present samples for the next MAC */
+        x0 = x1;
+        x1 = x2;
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut = (q31_t) (acc0 >> 31);
+      /* Destination pointer is updated according to the address modifier, inc */
+      pOut += inc;
+
+      *pOut = (q31_t) (acc1 >> 31);
+      pOut += inc;
+
+      *pOut = (q31_t) (acc2 >> 31);
+      pOut += inc;
+
+      /* Increment the pointer pIn1 index, count by 3 */
+      count += 3U;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pIn2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    blkCnt = blockSize2 - 3 * (blockSize2 / 3);
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    blkCnt = blockSize2;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+      k = srcBLen >> 2U;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulates */
+        sum += (q63_t) *px++ * *py++;
+        sum += (q63_t) *px++ * *py++;
+        sum += (q63_t) *px++ * *py++;
+        sum += (q63_t) *px++ * *py++;
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      k = srcBLen % 0x4U;
+
+#else
+
+      /* Initialize blkCnt with number of samples */
+      k = srcBLen;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum += (q63_t) *px++ * *py++;
+
+        /* Decrement the loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut = (q31_t) (sum >> 31);
+      /* Destination pointer is updated according to the address modifier, inc */
+      pOut += inc;
+
+      /* Increment MAC count */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pIn2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+  else
+  {
+    /* If the srcBLen is not a multiple of 4,
+     * the blockSize2 loop cannot be unrolled by 4 */
+    blkCnt = blockSize2;
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* srcBLen number of MACS should be performed */
+      k = srcBLen;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum += (q63_t) *px++ * *py++;
+
+        /* Decrement the loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut = (q31_t) (sum >> 31);
+      /* Destination pointer is updated according to the address modifier, inc */
+      pOut += inc;
+
+      /* Increment MAC count */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pIn2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+
+
+  /* --------------------------
+   * Initializations of stage3
+   * -------------------------*/
+
+  /* sum += x[srcALen-srcBLen+1] * y[0] + x[srcALen-srcBLen+2] * y[1] +...+ x[srcALen-1] * y[srcBLen-1]
+   * sum += x[srcALen-srcBLen+2] * y[0] + x[srcALen-srcBLen+3] * y[1] +...+ x[srcALen-1] * y[srcBLen-1]
+   * ....
+   * sum +=  x[srcALen-2] * y[0] + x[srcALen-1] * y[1]
+   * sum +=  x[srcALen-1] * y[0]
+   */
+
+  /* In this stage the MAC operations are decreased by 1 for every iteration.
+     The count variable holds the number of MAC operations performed */
+  count = srcBLen - 1U;
+
+  /* Working pointer of inputA */
+  pSrc1 = pIn1 + (srcALen - (srcBLen - 1U));
+  px = pSrc1;
+
+  /* Working pointer of inputB */
+  py = pIn2;
+
+  /* -------------------
+   * Stage3 process
+   * ------------------*/
+
+  while (blockSize3 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    k = count >> 2U;
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* sum += x[srcALen - srcBLen + 4] * y[3] */
+      sum += (q63_t) *px++ * *py++;
+
+      /* sum += x[srcALen - srcBLen + 3] * y[2] */
+      sum += (q63_t) *px++ * *py++;
+
+      /* sum += x[srcALen - srcBLen + 2] * y[1] */
+      sum += (q63_t) *px++ * *py++;
+
+      /* sum += x[srcALen - srcBLen + 1] * y[0] */
+      sum += (q63_t) *px++ * *py++;
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    k = count % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    k = count;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      sum += (q63_t) *px++ * *py++;
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut = (q31_t) (sum >> 31);
+    /* Destination pointer is updated according to the address modifier, inc */
+    pOut += inc;
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    px = ++pSrc1;
+    py = pIn2;
+
+    /* Decrement MAC count */
+    count--;
+
+    /* Decrement loop counter */
+    blockSize3--;
+  }
+
+#else
+/* alternate version for CM0_FAMILY */
+
+  const q31_t *pIn1 = pSrcA;                           /* InputA pointer */
+  const q31_t *pIn2 = pSrcB + (srcBLen - 1U);          /* InputB pointer */
+        q63_t sum;                                     /* Accumulators */
+        uint32_t i = 0U, j;                            /* Loop counters */
+        uint32_t inv = 0U;                             /* Reverse order flag */
+        uint32_t tot = 0U;                             /* Length */
+
+  /* The algorithm implementation is based on the lengths of the inputs. */
+  /* srcB is always made to slide across srcA. */
+  /* So srcBLen is always considered as shorter or equal to srcALen */
+  /* But CORR(x, y) is reverse of CORR(y, x) */
+  /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
+  /* and a varaible, inv is set to 1 */
+  /* If lengths are not equal then zero pad has to be done to  make the two
+   * inputs of same length. But to improve the performance, we include zeroes
+   * in the output instead of zero padding either of the the inputs*/
+  /* If srcALen > srcBLen, (srcALen - srcBLen) zeroes has to included in the
+   * starting of the output buffer */
+  /* If srcALen < srcBLen, (srcALen - srcBLen) zeroes has to included in the
+   * ending of the output buffer */
+  /* Once the zero padding is done the remaining of the output is calcualted
+   * using correlation but with the shorter signal time shifted. */
+
+  /* Calculate the length of the remaining sequence */
+  tot = ((srcALen + srcBLen) - 2U);
+
+  if (srcALen > srcBLen)
+  {
+    /* Calculating the number of zeros to be padded to the output */
+    j = srcALen - srcBLen;
+
+    /* Initialise the pointer after zero padding */
+    pDst += j;
+  }
+
+  else if (srcALen < srcBLen)
+  {
+    /* Initialization to inputB pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization to the end of inputA pointer */
+    pIn2 = pSrcA + (srcALen - 1U);
+
+    /* Initialisation of the pointer after zero padding */
+    pDst = pDst + tot;
+
+    /* Swapping the lengths */
+    j = srcALen;
+    srcALen = srcBLen;
+    srcBLen = j;
+
+    /* Setting the reverse flag */
+    inv = 1;
+  }
+
+  /* Loop to calculate correlation for output length number of times */
+  for (i = 0U; i <= tot; i++)
+  {
+    /* Initialize sum with zero to carry out MAC operations */
+    sum = 0;
+
+    /* Loop to perform MAC operations according to correlation equation */
+    for (j = 0U; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if (((i - j) < srcBLen) && (j < srcALen))
+      {
+        /* z[i] += x[i-j] * y[j] */
+        sum += ((q63_t) pIn1[j] * pIn2[-((int32_t) i - j)]);
+      }
+    }
+
+    /* Store the output in the destination buffer */
+    if (inv == 1)
+      *pDst-- = (q31_t) (sum >> 31U);
+    else
+      *pDst++ = (q31_t) (sum >> 31U);
+  }
+
+#endif /* #if !defined(ARM_MATH_CM0_FAMILY) */
+
+}
+
+/**
+  @} end of Corr group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q7.c
new file mode 100644
index 0000000..e5881ac
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q7.c
@@ -0,0 +1,800 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_correlate_q7.c
+ * Description:  Correlation of Q7 sequences
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup Corr
+  @{
+ */
+
+/**
+  @brief         Correlation of Q7 sequences.
+  @param[in]     pSrcA      points to the first input sequence
+  @param[in]     srcALen    length of the first input sequence
+  @param[in]     pSrcB      points to the second input sequence
+  @param[in]     srcBLen    length of the second input sequence
+  @param[out]    pDst       points to the location where the output result is written.  Length 2 * max(srcALen, srcBLen) - 1.
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 32-bit internal accumulator.
+                   Both the inputs are represented in 1.7 format and multiplications yield a 2.14 result.
+                   The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format.
+                   This approach provides 17 guard bits and there is no risk of overflow as long as <code>max(srcALen, srcBLen)<131072</code>.
+                   The 18.14 result is then truncated to 18.7 format by discarding the low 7 bits and saturated to 1.7 format.
+
+ @remark
+                   Refer to \ref arm_correlate_opt_q7() for a faster implementation of this function.
+ */
+
+void arm_correlate_q7(
+  const q7_t * pSrcA,
+        uint32_t srcALen,
+  const q7_t * pSrcB,
+        uint32_t srcBLen,
+        q7_t * pDst)
+{
+
+#if (1)
+//#if !defined(ARM_MATH_CM0_FAMILY)
+
+  const q7_t *pIn1;                                    /* InputA pointer */
+  const q7_t *pIn2;                                    /* InputB pointer */
+        q7_t *pOut = pDst;                             /* Output pointer */
+  const q7_t *px;                                      /* Intermediate inputA pointer */
+  const q7_t *py;                                      /* Intermediate inputB pointer */
+  const q7_t *pSrc1;                                   /* Intermediate pointers */
+        q31_t sum;                                     /* Accumulators */
+        uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
+        uint32_t j, k, count, blkCnt;                  /* Loop counters */
+        uint32_t outBlockSize;
+        int32_t inc = 1;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q31_t acc0, acc1, acc2, acc3;                  /* Accumulators */
+        q31_t input1, input2;                          /* Temporary input variables */
+        q15_t in1, in2;                                /* Temporary input variables */
+        q7_t x0, x1, x2, x3, c0, c1;                   /* Temporary variables for holding input and coefficient values */
+#endif
+
+  /* The algorithm implementation is based on the lengths of the inputs. */
+  /* srcB is always made to slide across srcA. */
+  /* So srcBLen is always considered as shorter or equal to srcALen */
+  /* But CORR(x, y) is reverse of CORR(y, x) */
+  /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
+  /* and the destination pointer modifier, inc is set to -1 */
+  /* If srcALen > srcBLen, zero pad has to be done to srcB to make the two inputs of same length */
+  /* But to improve the performance,
+   * we include zeroes in the output instead of zero padding either of the the inputs*/
+  /* If srcALen > srcBLen,
+   * (srcALen - srcBLen) zeroes has to included in the starting of the output buffer */
+  /* If srcALen < srcBLen,
+   * (srcALen - srcBLen) zeroes has to included in the ending of the output buffer */
+  if (srcALen >= srcBLen)
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcA;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcB;
+
+    /* Number of output samples is calculated */
+    outBlockSize = (2U * srcALen) - 1U;
+
+    /* When srcALen > srcBLen, zero padding is done to srcB
+     * to make their lengths equal.
+     * Instead, (outBlockSize - (srcALen + srcBLen - 1))
+     * number of output samples are made zero */
+    j = outBlockSize - (srcALen + (srcBLen - 1U));
+
+    /* Updating the pointer position to non zero value */
+    pOut += j;
+  }
+  else
+  {
+    /* Initialization of inputA pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization of inputB pointer */
+    pIn2 = pSrcA;
+
+    /* srcBLen is always considered as shorter or equal to srcALen */
+    j = srcBLen;
+    srcBLen = srcALen;
+    srcALen = j;
+
+    /* CORR(x, y) = Reverse order(CORR(y, x)) */
+    /* Hence set the destination pointer to point to the last output sample */
+    pOut = pDst + ((srcALen + srcBLen) - 2U);
+
+    /* Destination address modifier is set to -1 */
+    inc = -1;
+  }
+
+  /* The function is internally
+   * divided into three stages according to the number of multiplications that has to be
+   * taken place between inputA samples and inputB samples. In the first stage of the
+   * algorithm, the multiplications increase by one for every iteration.
+   * In the second stage of the algorithm, srcBLen number of multiplications are done.
+   * In the third stage of the algorithm, the multiplications decrease by one
+   * for every iteration. */
+
+  /* The algorithm is implemented in three stages.
+     The loop counters of each stage is initiated here. */
+  blockSize1 = srcBLen - 1U;
+  blockSize2 = srcALen - (srcBLen - 1U);
+  blockSize3 = blockSize1;
+
+  /* --------------------------
+   * Initializations of stage1
+   * -------------------------*/
+
+  /* sum = x[0] * y[srcBlen - 1]
+   * sum = x[0] * y[srcBlen - 2] + x[1] * y[srcBlen - 1]
+   * ....
+   * sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen - 1] * y[srcBLen - 1]
+   */
+
+  /* In this stage the MAC operations are increased by 1 for every iteration.
+     The count variable holds the number of MAC operations performed */
+  count = 1U;
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  pSrc1 = pIn2 + (srcBLen - 1U);
+  py = pSrc1;
+
+  /* ------------------------
+   * Stage1 process
+   * ----------------------*/
+
+  /* The first stage starts here */
+  while (blockSize1 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    k = count >> 2U;
+
+    while (k > 0U)
+    {
+      /* x[0] , x[1] */
+      in1 = (q15_t) *px++;
+      in2 = (q15_t) *px++;
+      input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+      /* y[srcBLen - 4] , y[srcBLen - 3] */
+      in1 = (q15_t) *py++;
+      in2 = (q15_t) *py++;
+      input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+      /* x[0] * y[srcBLen - 4] */
+      /* x[1] * y[srcBLen - 3] */
+      sum = __SMLAD(input1, input2, sum);
+
+      /* x[2] , x[3] */
+      in1 = (q15_t) *px++;
+      in2 = (q15_t) *px++;
+      input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+      /* y[srcBLen - 2] , y[srcBLen - 1] */
+      in1 = (q15_t) *py++;
+      in2 = (q15_t) *py++;
+      input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
+
+      /* x[2] * y[srcBLen - 2] */
+      /* x[3] * y[srcBLen - 1] */
+      sum = __SMLAD(input1, input2, sum);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    k = count % 0x4U;
+
+#else
+
+    /* Initialize k with number of samples */
+    k = count;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* x[0] * y[srcBLen - 1] */
+      sum += (q31_t) ((q15_t) *px++ * *py++);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut = (q7_t) (__SSAT(sum >> 7U, 8));
+    /* Destination pointer is updated according to the address modifier, inc */
+    pOut += inc;
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    py = pSrc1 - count;
+    px = pIn1;
+
+    /* Increment MAC count */
+    count++;
+
+    /* Decrement loop counter */
+    blockSize1--;
+  }
+
+  /* --------------------------
+   * Initializations of stage2
+   * ------------------------*/
+
+  /* sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen-1] * y[srcBLen-1]
+   * sum = x[1] * y[0] + x[2] * y[1] +...+ x[srcBLen] * y[srcBLen-1]
+   * ....
+   * sum = x[srcALen-srcBLen-2] * y[0] + x[srcALen-srcBLen-1] * y[1] +...+ x[srcALen-1] * y[srcBLen-1]
+   */
+
+  /* Working pointer of inputA */
+  px = pIn1;
+
+  /* Working pointer of inputB */
+  py = pIn2;
+
+  /* count is index by which the pointer pIn1 to be incremented */
+  count = 0U;
+
+  /* -------------------
+   * Stage2 process
+   * ------------------*/
+
+  /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
+   * So, to loop unroll over blockSize2,
+   * srcBLen should be greater than or equal to 4 */
+  if (srcBLen >= 4U)
+  {
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    blkCnt = blockSize2 >> 2U;
+
+    while (blkCnt > 0U)
+    {
+      /* Set all accumulators to zero */
+      acc0 = 0;
+      acc1 = 0;
+      acc2 = 0;
+      acc3 = 0;
+
+      /* read x[0], x[1], x[2] samples */
+      x0 = *px++;
+      x1 = *px++;
+      x2 = *px++;
+
+      /* Apply loop unrolling and compute 4 MACs simultaneously. */
+      k = srcBLen >> 2U;
+
+      /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
+       ** a second loop below computes MACs for the remaining 1 to 3 samples. */
+      do
+      {
+        /* Read y[0] sample */
+        c0 = *py++;
+        /* Read y[1] sample */
+        c1 = *py++;
+
+        /* Read x[3] sample */
+        x3 = *px++;
+
+        /* x[0] and x[1] are packed */
+        in1 = (q15_t) x0;
+        in2 = (q15_t) x1;
+
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* y[0] and y[1] are packed */
+        in1 = (q15_t) c0;
+        in2 = (q15_t) c1;
+
+        input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* acc0 += x[0] * y[0] + x[1] * y[1]  */
+        acc0 = __SMLAD(input1, input2, acc0);
+
+        /* x[1] and x[2] are packed */
+        in1 = (q15_t) x1;
+        in2 = (q15_t) x2;
+
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* acc1 += x[1] * y[0] + x[2] * y[1] */
+        acc1 = __SMLAD(input1, input2, acc1);
+
+        /* x[2] and x[3] are packed */
+        in1 = (q15_t) x2;
+        in2 = (q15_t) x3;
+
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* acc2 += x[2] * y[0] + x[3] * y[1]  */
+        acc2 = __SMLAD(input1, input2, acc2);
+
+        /* Read x[4] sample */
+        x0 = *px++;
+
+        /* x[3] and x[4] are packed */
+        in1 = (q15_t) x3;
+        in2 = (q15_t) x0;
+
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* acc3 += x[3] * y[0] + x[4] * y[1]  */
+        acc3 = __SMLAD(input1, input2, acc3);
+
+        /* Read y[2] sample */
+        c0 = *py++;
+        /* Read y[3] sample */
+        c1 = *py++;
+
+        /* Read x[5] sample */
+        x1 = *px++;
+
+        /* x[2] and x[3] are packed */
+        in1 = (q15_t) x2;
+        in2 = (q15_t) x3;
+
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* y[2] and y[3] are packed */
+        in1 = (q15_t) c0;
+        in2 = (q15_t) c1;
+
+        input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* acc0 += x[2] * y[2] + x[3] * y[3]  */
+        acc0 = __SMLAD(input1, input2, acc0);
+
+        /* x[3] and x[4] are packed */
+        in1 = (q15_t) x3;
+        in2 = (q15_t) x0;
+
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* acc1 += x[3] * y[2] + x[4] * y[3]  */
+        acc1 = __SMLAD(input1, input2, acc1);
+
+        /* x[4] and x[5] are packed */
+        in1 = (q15_t) x0;
+        in2 = (q15_t) x1;
+
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* acc2 += x[4] * y[2] + x[5] * y[3]  */
+        acc2 = __SMLAD(input1, input2, acc2);
+
+        /* Read x[6] sample */
+        x2 = *px++;
+
+        /* x[5] and x[6] are packed */
+        in1 = (q15_t) x1;
+        in2 = (q15_t) x2;
+
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* acc3 += x[5] * y[2] + x[6] * y[3]  */
+        acc3 = __SMLAD(input1, input2, acc3);
+
+      } while (--k);
+
+      /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
+       ** No loop unrolling is used. */
+      k = srcBLen % 0x4U;
+
+      while (k > 0U)
+      {
+        /* Read y[4] sample */
+        c0 = *py++;
+        /* Read x[7] sample */
+        x3 = *px++;
+
+        /* Perform the multiply-accumulates */
+        /* acc0 +=  x[4] * y[4] */
+        acc0 += ((q15_t) x0 * c0);
+        /* acc1 +=  x[5] * y[4] */
+        acc1 += ((q15_t) x1 * c0);
+        /* acc2 +=  x[6] * y[4] */
+        acc2 += ((q15_t) x2 * c0);
+        /* acc3 +=  x[7] * y[4] */
+        acc3 += ((q15_t) x3 * c0);
+
+        /* Reuse the present samples for the next MAC */
+        x0 = x1;
+        x1 = x2;
+        x2 = x3;
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut = (q7_t) (__SSAT(acc0 >> 7, 8));
+      /* Destination pointer is updated according to the address modifier, inc */
+      pOut += inc;
+
+      *pOut = (q7_t) (__SSAT(acc1 >> 7, 8));
+      pOut += inc;
+
+      *pOut = (q7_t) (__SSAT(acc2 >> 7, 8));
+      pOut += inc;
+
+      *pOut = (q7_t) (__SSAT(acc3 >> 7, 8));
+      pOut += inc;
+
+	  count += 4U;
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pIn2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    blkCnt = blockSize2 % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    blkCnt = blockSize2;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+      k = srcBLen >> 2U;
+
+      while (k > 0U)
+      {
+
+        /* Reading two inputs of SrcA buffer and packing */
+        in1 = (q15_t) *px++;
+        in2 = (q15_t) *px++;
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* Reading two inputs of SrcB buffer and packing */
+        in1 = (q15_t) *py++;
+        in2 = (q15_t) *py++;
+        input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* Perform the multiply-accumulate */
+        sum = __SMLAD(input1, input2, sum);
+
+        /* Reading two inputs of SrcA buffer and packing */
+        in1 = (q15_t) *px++;
+        in2 = (q15_t) *px++;
+        input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* Reading two inputs of SrcB buffer and packing */
+        in1 = (q15_t) *py++;
+        in2 = (q15_t) *py++;
+        input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+        /* Perform the multiply-accumulate */
+        sum = __SMLAD(input1, input2, sum);
+
+        /* Decrement loop counter */
+        k--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      k = srcBLen % 0x4U;
+
+#else
+
+      /* Initialize blkCnt with number of samples */
+      k = srcBLen;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum += ((q15_t) *px++ * *py++);
+
+        /* Decrement the loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut = (q7_t) (__SSAT(sum >> 7U, 8));
+      /* Destination pointer is updated according to the address modifier, inc */
+      pOut += inc;
+
+      /* Increment the pointer pIn1 index, count by 1 */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pIn2;
+
+      /* Decrement the loop counter */
+      blkCnt--;
+    }
+  }
+  else
+  {
+    /* If the srcBLen is not a multiple of 4,
+     * the blockSize2 loop cannot be unrolled by 4 */
+    blkCnt = blockSize2;
+
+    while (blkCnt > 0U)
+    {
+      /* Accumulator is made zero for every iteration */
+      sum = 0;
+
+      /* srcBLen number of MACS should be performed */
+      k = srcBLen;
+
+      while (k > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum += ((q15_t) *px++ * *py++);
+
+        /* Decrement the loop counter */
+        k--;
+      }
+
+      /* Store the result in the accumulator in the destination buffer. */
+      *pOut = (q7_t) (__SSAT(sum >> 7U, 8));
+      /* Destination pointer is updated according to the address modifier, inc */
+      pOut += inc;
+
+      /* Increment the MAC count */
+      count++;
+
+      /* Update the inputA and inputB pointers for next MAC calculation */
+      px = pIn1 + count;
+      py = pIn2;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+  }
+
+
+  /* --------------------------
+   * Initializations of stage3
+   * -------------------------*/
+
+  /* sum += x[srcALen-srcBLen+1] * y[0] + x[srcALen-srcBLen+2] * y[1] +...+ x[srcALen-1] * y[srcBLen-1]
+   * sum += x[srcALen-srcBLen+2] * y[0] + x[srcALen-srcBLen+3] * y[1] +...+ x[srcALen-1] * y[srcBLen-1]
+   * ....
+   * sum +=  x[srcALen-2] * y[0] + x[srcALen-1] * y[1]
+   * sum +=  x[srcALen-1] * y[0]
+   */
+
+  /* In this stage the MAC operations are decreased by 1 for every iteration.
+     The count variable holds the number of MAC operations performed */
+  count = srcBLen - 1U;
+
+  /* Working pointer of inputA */
+  pSrc1 = pIn1 + (srcALen - (srcBLen - 1U));
+  px = pSrc1;
+
+  /* Working pointer of inputB */
+  py = pIn2;
+
+  /* -------------------
+   * Stage3 process
+   * ------------------*/
+
+  while (blockSize3 > 0U)
+  {
+    /* Accumulator is made zero for every iteration */
+    sum = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    k = count >> 2U;
+
+    while (k > 0U)
+    {
+      /* x[srcALen - srcBLen + 1] , x[srcALen - srcBLen + 2]  */
+      in1 = (q15_t) *px++;
+      in2 = (q15_t) *px++;
+      input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+      /* y[0] , y[1] */
+      in1 = (q15_t) *py++;
+      in2 = (q15_t) *py++;
+      input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+      /* sum += x[srcALen - srcBLen + 1] * y[0] */
+      /* sum += x[srcALen - srcBLen + 2] * y[1] */
+      sum = __SMLAD(input1, input2, sum);
+
+      /* x[srcALen - srcBLen + 3] , x[srcALen - srcBLen + 4] */
+      in1 = (q15_t) *px++;
+      in2 = (q15_t) *px++;
+      input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+      /* y[2] , y[3] */
+      in1 = (q15_t) *py++;
+      in2 = (q15_t) *py++;
+      input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16U);
+
+      /* sum += x[srcALen - srcBLen + 3] * y[2] */
+      /* sum += x[srcALen - srcBLen + 4] * y[3] */
+      sum = __SMLAD(input1, input2, sum);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    k = count % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    k = count;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (k > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      sum += ((q15_t) *px++ * *py++);
+
+      /* Decrement loop counter */
+      k--;
+    }
+
+    /* Store the result in the accumulator in the destination buffer. */
+    *pOut = (q7_t) (__SSAT(sum >> 7U, 8));
+    /* Destination pointer is updated according to the address modifier, inc */
+    pOut += inc;
+
+    /* Update the inputA and inputB pointers for next MAC calculation */
+    px = ++pSrc1;
+    py = pIn2;
+
+    /* Decrement MAC count */
+    count--;
+
+    /* Decrement loop counter */
+    blockSize3--;
+  }
+
+#else
+/* alternate version for CM0_FAMILY */
+
+  const q7_t *pIn1 = pSrcA;                            /* InputA pointer */
+  const q7_t *pIn2 = pSrcB + (srcBLen - 1U);           /* InputB pointer */
+        q31_t sum;                                     /* Accumulator */
+        uint32_t i = 0U, j;                            /* Loop counters */
+        uint32_t inv = 0U;                             /* Reverse order flag */
+        uint32_t tot = 0U;                             /* Length */
+
+  /* The algorithm implementation is based on the lengths of the inputs. */
+  /* srcB is always made to slide across srcA. */
+  /* So srcBLen is always considered as shorter or equal to srcALen */
+  /* But CORR(x, y) is reverse of CORR(y, x) */
+  /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
+  /* and a varaible, inv is set to 1 */
+  /* If lengths are not equal then zero pad has to be done to  make the two
+   * inputs of same length. But to improve the performance, we include zeroes
+   * in the output instead of zero padding either of the the inputs*/
+  /* If srcALen > srcBLen, (srcALen - srcBLen) zeroes has to included in the
+   * starting of the output buffer */
+  /* If srcALen < srcBLen, (srcALen - srcBLen) zeroes has to included in the
+   * ending of the output buffer */
+  /* Once the zero padding is done the remaining of the output is calcualted
+   * using convolution but with the shorter signal time shifted. */
+
+  /* Calculate the length of the remaining sequence */
+  tot = ((srcALen + srcBLen) - 2U);
+
+  if (srcALen > srcBLen)
+  {
+    /* Calculating the number of zeros to be padded to the output */
+    j = srcALen - srcBLen;
+
+    /* Initialise the pointer after zero padding */
+    pDst += j;
+  }
+
+  else if (srcALen < srcBLen)
+  {
+    /* Initialization to inputB pointer */
+    pIn1 = pSrcB;
+
+    /* Initialization to the end of inputA pointer */
+    pIn2 = pSrcA + (srcALen - 1U);
+
+    /* Initialisation of the pointer after zero padding */
+    pDst = pDst + tot;
+
+    /* Swapping the lengths */
+    j = srcALen;
+    srcALen = srcBLen;
+    srcBLen = j;
+
+    /* Setting the reverse flag */
+    inv = 1;
+  }
+
+  /* Loop to calculate convolution for output length number of times */
+  for (i = 0U; i <= tot; i++)
+  {
+    /* Initialize sum with zero to carry out MAC operations */
+    sum = 0;
+
+    /* Loop to perform MAC operations according to convolution equation */
+    for (j = 0U; j <= i; j++)
+    {
+      /* Check the array limitations */
+      if (((i - j) < srcBLen) && (j < srcALen))
+      {
+        /* z[i] += x[i-j] * y[j] */
+        sum += ((q15_t) pIn1[j] * pIn2[-((int32_t) i - j)]);
+      }
+    }
+
+    /* Store the output in the destination buffer */
+    if (inv == 1)
+      *pDst-- = (q7_t) __SSAT((sum >> 7U), 8U);
+    else
+      *pDst++ = (q7_t) __SSAT((sum >> 7U), 8U);
+  }
+
+#endif /* #if !defined(ARM_MATH_CM0_FAMILY) */
+
+}
+
+/**
+  @} end of Corr group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_f32.c
new file mode 100644
index 0000000..218ca34
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_f32.c
@@ -0,0 +1,703 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_decimate_f32.c
+ * Description:  FIR decimation for floating-point sequences
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @defgroup FIR_decimate Finite Impulse Response (FIR) Decimator
+
+  These functions combine an FIR filter together with a decimator.
+  They are used in multirate systems for reducing the sample rate of a signal without introducing aliasing distortion.
+  Conceptually, the functions are equivalent to the block diagram below:
+  \image html FIRDecimator.gif "Components included in the FIR Decimator functions"
+  When decimating by a factor of <code>M</code>, the signal should be prefiltered by a lowpass filter with a normalized
+  cutoff frequency of <code>1/M</code> in order to prevent aliasing distortion.
+  The user of the function is responsible for providing the filter coefficients.
+
+  The FIR decimator functions provided in the CMSIS DSP Library combine the FIR filter and the decimator in an efficient manner.
+  Instead of calculating all of the FIR filter outputs and discarding <code>M-1</code> out of every <code>M</code>, only the
+  samples output by the decimator are computed.
+  The functions operate on blocks of input and output data.
+  <code>pSrc</code> points to an array of <code>blockSize</code> input values and
+  <code>pDst</code> points to an array of <code>blockSize/M</code> output values.
+  In order to have an integer number of output samples <code>blockSize</code>
+  must always be a multiple of the decimation factor <code>M</code>.
+
+  The library provides separate functions for Q15, Q31 and floating-point data types.
+
+  @par           Algorithm:
+                   The FIR portion of the algorithm uses the standard form filter:
+  <pre>
+      y[n] = b[0] * x[n] + b[1] * x[n-1] + b[2] * x[n-2] + ...+ b[numTaps-1] * x[n-numTaps+1]
+  </pre>
+                   where, <code>b[n]</code> are the filter coefficients.
+  @par
+                   The <code>pCoeffs</code> points to a coefficient array of size <code>numTaps</code>.
+                   Coefficients are stored in time reversed order.
+  @par
+  <pre>
+      {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+  </pre>
+  @par
+                   <code>pState</code> points to a state array of size <code>numTaps + blockSize - 1</code>.
+                   Samples in the state buffer are stored in the order:
+  @par
+  <pre>
+      {x[n-numTaps+1], x[n-numTaps], x[n-numTaps-1], x[n-numTaps-2]....x[0], x[1], ..., x[blockSize-1]}
+  </pre>
+                   The state variables are updated after each block of data is processed, the coefficients are untouched.
+
+  @par           Instance Structure
+                   The coefficients and state variables for a filter are stored together in an instance data structure.
+                   A separate instance structure must be defined for each filter.
+                   Coefficient arrays may be shared among several instances while state variable array should be allocated separately.
+                   There are separate instance structure declarations for each of the 3 supported data types.
+
+ @par            Initialization Functions
+                   There is also an associated initialization function for each data type.
+                   The initialization function performs the following operations:
+                   - Sets the values of the internal structure fields.
+                   - Zeros out the values in the state buffer.
+                   - Checks to make sure that the size of the input is a multiple of the decimation factor.
+                   To do this manually without calling the init function, assign the follow subfields of the instance structure:
+                   numTaps, pCoeffs, M (decimation factor), pState. Also set all of the values in pState to zero.
+  @par
+                   Use of the initialization function is optional.
+                   However, if the initialization function is used, then the instance structure cannot be placed into a const data section.
+                   To place an instance structure into a const data section, the instance structure must be manually initialized.
+                   The code below statically initializes each of the 3 different data type filter instance structures
+  <pre>
+      arm_fir_decimate_instance_f32 S = {M, numTaps, pCoeffs, pState};
+      arm_fir_decimate_instance_q31 S = {M, numTaps, pCoeffs, pState};
+      arm_fir_decimate_instance_q15 S = {M, numTaps, pCoeffs, pState};
+  </pre>
+                   where <code>M</code> is the decimation factor; <code>numTaps</code> is the number of filter coefficients in the filter;
+                   <code>pCoeffs</code> is the address of the coefficient buffer;
+                   <code>pState</code> is the address of the state buffer.
+                   Be sure to set the values in the state buffer to zeros when doing static initialization.
+
+  @par           Fixed-Point Behavior
+                   Care must be taken when using the fixed-point versions of the FIR decimate filter functions.
+                   In particular, the overflow and saturation behavior of the accumulator used in each function must be considered.
+                   Refer to the function specific documentation below for usage guidelines.
+ */
+
+/**
+  @addtogroup FIR_decimate
+  @{
+ */
+
+/**
+  @brief         Processing function for floating-point FIR decimator.
+  @param[in]     S         points to an instance of the floating-point FIR decimator structure
+  @param[in]     pSrc      points to the block of input data
+  @param[out]    pDst      points to the block of output data
+  @param[in]     blockSize number of samples to process
+  @return        none
+ */
+
+#if defined(ARM_MATH_NEON)
+void arm_fir_decimate_f32(
+  const arm_fir_decimate_instance_f32 * S,
+  const float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+  float32_t *pState = S->pState;                 /* State pointer */
+  const float32_t *pCoeffs = S->pCoeffs;         /* Coefficient pointer */
+  float32_t *pStateCurnt;                        /* Points to the current sample of the state */
+  float32_t *px;                                 /* Temporary pointer for state buffer */
+  const float32_t *pb;                           /* Temporary pointer for coefficient buffer */
+  float32_t sum0;                                /* Accumulator */
+  float32_t x0, c0;                              /* Temporary variables to hold state and coefficient values */
+  uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+  uint32_t i, tapCnt, blkCnt, outBlockSize = blockSize / S->M;  /* Loop counters */
+
+  uint32_t blkCntN4;
+  float32_t *px0, *px1, *px2, *px3;
+  float32_t acc0, acc1, acc2, acc3;
+  float32_t x1, x2, x3;
+
+  float32x4_t accv,acc0v,acc1v,acc2v,acc3v;
+  float32x4_t x0v, x1v, x2v, x3v;
+  float32x4_t c0v;
+  float32x2_t temp;
+  float32x4_t sum0v;
+ 
+  /* S->pState buffer contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = S->pState + (numTaps - 1U);
+
+  /* Total number of output samples to be computed */
+  blkCnt = outBlockSize / 4;
+  blkCntN4 = outBlockSize - (4 * blkCnt);
+
+  while (blkCnt > 0U)
+  {
+    /* Copy 4 * decimation factor number of new input samples into the state buffer */
+    i = 4 * S->M;
+
+    do
+    {
+      *pStateCurnt++ = *pSrc++;
+
+    } while (--i);
+
+    /* Set accumulators to zero */
+    acc0v = vdupq_n_f32(0.0);
+    acc1v = vdupq_n_f32(0.0);
+    acc2v = vdupq_n_f32(0.0);
+    acc3v = vdupq_n_f32(0.0);
+
+    /* Initialize state pointer for all the samples */
+    px0 = pState;
+    px1 = pState + S->M;
+    px2 = pState + 2 * S->M;
+    px3 = pState + 3 * S->M;
+
+    /* Initialize coeff pointer */
+    pb = pCoeffs;
+
+    /* Process 4 taps at a time. */
+    tapCnt = numTaps >> 2;
+
+    /* Loop over the number of taps. 
+     ** Repeat until we've computed numTaps-4 coefficients. */
+
+    while (tapCnt > 0U)
+    {
+      /* Read the b[numTaps-1] coefficient */
+      c0v = vld1q_f32(pb);
+      pb += 4;
+
+      /* Read x[n-numTaps-1] sample for acc0 */
+      x0v = vld1q_f32(px0);
+      x1v = vld1q_f32(px1);
+      x2v = vld1q_f32(px2);
+      x3v = vld1q_f32(px3);
+
+      px0 += 4;
+      px1 += 4;
+      px2 += 4;
+      px3 += 4;
+     
+      acc0v = vmlaq_f32(acc0v, x0v, c0v);
+      acc1v = vmlaq_f32(acc1v, x1v, c0v);
+      acc2v = vmlaq_f32(acc2v, x2v, c0v);
+      acc3v = vmlaq_f32(acc3v, x3v, c0v);
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    temp = vpadd_f32(vget_low_f32(acc0v),vget_high_f32(acc0v));
+    accv[0] = temp[0] + temp[1];
+
+    temp = vpadd_f32(vget_low_f32(acc1v),vget_high_f32(acc1v));
+    accv[1] = temp[0] + temp[1];
+
+    temp = vpadd_f32(vget_low_f32(acc2v),vget_high_f32(acc2v));
+    accv[2] = temp[0] + temp[1];
+
+    temp = vpadd_f32(vget_low_f32(acc3v),vget_high_f32(acc3v));
+    accv[3] = temp[0] + temp[1];
+
+    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
+    tapCnt = numTaps % 0x4U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read coefficients */
+      c0 = *(pb++);
+
+      /* Fetch  state variables for acc0, acc1, acc2, acc3 */
+      x0 = *(px0++);
+      x1 = *(px1++);
+      x2 = *(px2++);
+      x3 = *(px3++);
+
+      /* Perform the multiply-accumulate */
+      accv[0] += x0 * c0;
+      accv[1] += x1 * c0;
+      accv[2] += x2 * c0;
+      accv[3] += x3 * c0;
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* Advance the state pointer by the decimation factor
+     * to process the next group of decimation factor number samples */
+    pState = pState + 4 * S->M;
+
+    /* The result is in the accumulator, store in the destination buffer. */
+    vst1q_f32(pDst,accv);
+    pDst += 4;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  while (blkCntN4 > 0U)
+  {
+    /* Copy decimation factor number of new input samples into the state buffer */
+    i = S->M;
+
+    do
+    {
+      *pStateCurnt++ = *pSrc++;
+
+    } while (--i);
+
+    /* Set accumulator to zero */
+    sum0v =  vdupq_n_f32(0.0);
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* Initialize coeff pointer */
+    pb = pCoeffs;
+
+    /* Process 4 taps at a time. */
+    tapCnt = numTaps >> 2;
+
+    /* Loop over the number of taps.
+     ** Repeat until we've computed numTaps-4 coefficients. */
+    while (tapCnt > 0U)
+    {
+      c0v = vld1q_f32(pb);
+      pb += 4;
+
+      x0v = vld1q_f32(px);
+      px += 4;
+
+      sum0v = vmlaq_f32(sum0v, x0v, c0v);
+      
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    temp = vpadd_f32(vget_low_f32(sum0v),vget_high_f32(sum0v));
+    sum0 = temp[0] + temp[1];
+
+    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
+    tapCnt = numTaps % 0x4U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read coefficients */
+      c0 = *(pb++);
+
+      /* Fetch 1 state variable */
+      x0 = *(px++);
+
+      /* Perform the multiply-accumulate */
+      sum0 += x0 * c0;
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* Advance the state pointer by the decimation factor
+     * to process the next group of decimation factor number samples */
+    pState = pState + S->M;
+
+    /* The result is in the accumulator, store in the destination buffer. */
+    *pDst++ = sum0;
+
+    /* Decrement the loop counter */
+    blkCntN4--;
+  }
+
+  /* Processing is complete.
+   ** Now copy the last numTaps - 1 samples to the satrt of the state buffer.
+   ** This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCurnt = S->pState;
+
+  i = (numTaps - 1U) >> 2;
+
+  /* Copy data */
+  while (i > 0U)
+  {
+    sum0v = vld1q_f32(pState);
+    vst1q_f32(pStateCurnt,sum0v);
+    pState += 4;
+    pStateCurnt += 4;
+
+    /* Decrement the loop counter */
+    i--;
+  }
+
+  i = (numTaps - 1U) % 0x04U;
+
+  /* Copy data */
+  while (i > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement the loop counter */
+    i--;
+  }
+}
+#else
+void arm_fir_decimate_f32(
+  const arm_fir_decimate_instance_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize)
+{
+        float32_t *pState = S->pState;                 /* State pointer */
+  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+        float32_t *pStateCur;                          /* Points to the current sample of the state */
+        float32_t *px0;                                /* Temporary pointer for state buffer */
+  const float32_t *pb;                                 /* Temporary pointer for coefficient buffer */
+        float32_t x0, c0;                              /* Temporary variables to hold state and coefficient values */
+        float32_t acc0;                                /* Accumulator */
+        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+        uint32_t i, tapCnt, blkCnt, outBlockSize = blockSize / S->M;  /* Loop counters */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        float32_t *px1, *px2, *px3;
+        float32_t x1, x2, x3;
+        float32_t acc1, acc2, acc3;
+#endif
+
+  /* S->pState buffer contains previous frame (numTaps - 1) samples */
+  /* pStateCur points to the location where the new input data should be written */
+  pStateCur = S->pState + (numTaps - 1U);
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 samples at a time */
+  blkCnt = outBlockSize >> 2U;
+
+  /* Samples loop unrolled by 4 */
+  while (blkCnt > 0U)
+  {
+    /* Copy 4 * decimation factor number of new input samples into the state buffer */
+    i = S->M * 4;
+
+    do
+    {
+      *pStateCur++ = *pSrc++;
+
+    } while (--i);
+
+    /* Set accumulators to zero */
+    acc0 = 0.0f;
+    acc1 = 0.0f;
+    acc2 = 0.0f;
+    acc3 = 0.0f;
+
+    /* Initialize state pointer for all the samples */
+    px0 = pState;
+    px1 = pState + S->M;
+    px2 = pState + 2 * S->M;
+    px3 = pState + 3 * S->M;
+
+    /* Initialize coeff pointer */
+    pb = pCoeffs;
+
+    /* Loop unrolling: Compute 4 taps at a time */
+    tapCnt = numTaps >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read the b[numTaps-1] coefficient */
+      c0 = *(pb++);
+
+      /* Read x[n-numTaps-1] sample for acc0 */
+      x0 = *(px0++);
+      /* Read x[n-numTaps-1] sample for acc1 */
+      x1 = *(px1++);
+      /* Read x[n-numTaps-1] sample for acc2 */
+      x2 = *(px2++);
+      /* Read x[n-numTaps-1] sample for acc3 */
+      x3 = *(px3++);
+
+      /* Perform the multiply-accumulate */
+      acc0 += x0 * c0;
+      acc1 += x1 * c0;
+      acc2 += x2 * c0;
+      acc3 += x3 * c0;
+
+      /* Read the b[numTaps-2] coefficient */
+      c0 = *(pb++);
+
+      /* Read x[n-numTaps-2] sample for acc0, acc1, acc2, acc3 */
+      x0 = *(px0++);
+      x1 = *(px1++);
+      x2 = *(px2++);
+      x3 = *(px3++);
+
+      /* Perform the multiply-accumulate */
+      acc0 += x0 * c0;
+      acc1 += x1 * c0;
+      acc2 += x2 * c0;
+      acc3 += x3 * c0;
+
+      /* Read the b[numTaps-3] coefficient */
+      c0 = *(pb++);
+
+      /* Read x[n-numTaps-3] sample acc0, acc1, acc2, acc3 */
+      x0 = *(px0++);
+      x1 = *(px1++);
+      x2 = *(px2++);
+      x3 = *(px3++);
+
+      /* Perform the multiply-accumulate */
+      acc0 += x0 * c0;
+      acc1 += x1 * c0;
+      acc2 += x2 * c0;
+      acc3 += x3 * c0;
+
+      /* Read the b[numTaps-4] coefficient */
+      c0 = *(pb++);
+
+      /* Read x[n-numTaps-4] sample acc0, acc1, acc2, acc3 */
+      x0 = *(px0++);
+      x1 = *(px1++);
+      x2 = *(px2++);
+      x3 = *(px3++);
+
+      /* Perform the multiply-accumulate */
+      acc0 += x0 * c0;
+      acc1 += x1 * c0;
+      acc2 += x2 * c0;
+      acc3 += x3 * c0;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read coefficients */
+      c0 = *(pb++);
+
+      /* Fetch state variables for acc0, acc1, acc2, acc3 */
+      x0 = *(px0++);
+      x1 = *(px1++);
+      x2 = *(px2++);
+      x3 = *(px3++);
+
+      /* Perform the multiply-accumulate */
+      acc0 += x0 * c0;
+      acc1 += x1 * c0;
+      acc2 += x2 * c0;
+      acc3 += x3 * c0;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Advance the state pointer by the decimation factor
+     * to process the next group of decimation factor number samples */
+    pState = pState + S->M * 4;
+
+    /* The result is in the accumulator, store in the destination buffer. */
+    *pDst++ = acc0;
+    *pDst++ = acc1;
+    *pDst++ = acc2;
+    *pDst++ = acc3;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining samples */
+  blkCnt = outBlockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = outBlockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Copy decimation factor number of new input samples into the state buffer */
+    i = S->M;
+
+    do
+    {
+      *pStateCur++ = *pSrc++;
+
+    } while (--i);
+
+    /* Set accumulator to zero */
+    acc0 = 0.0f;
+
+    /* Initialize state pointer */
+    px0 = pState;
+
+    /* Initialize coeff pointer */
+    pb = pCoeffs;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time */
+    tapCnt = numTaps >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read the b[numTaps-1] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-1] sample */
+      x0 = *px0++;
+
+      /* Perform the multiply-accumulate */
+      acc0 += x0 * c0;
+
+      /* Read the b[numTaps-2] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-2] sample */
+      x0 = *px0++;
+
+      /* Perform the multiply-accumulate */
+      acc0 += x0 * c0;
+
+      /* Read the b[numTaps-3] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-3] sample */
+      x0 = *px0++;
+
+      /* Perform the multiply-accumulate */
+      acc0 += x0 * c0;
+
+      /* Read the b[numTaps-4] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-4] sample */
+      x0 = *px0++;
+
+      /* Perform the multiply-accumulate */
+      acc0 += x0 * c0;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of taps */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Read coefficients */
+      c0 = *pb++;
+
+      /* Fetch 1 state variable */
+      x0 = *px0++;
+
+      /* Perform the multiply-accumulate */
+      acc0 += x0 * c0;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Advance the state pointer by the decimation factor
+     * to process the next group of decimation factor number samples */
+    pState = pState + S->M;
+
+    /* The result is in the accumulator, store in the destination buffer. */
+    *pDst++ = acc0;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.
+     Now copy the last numTaps - 1 samples to the satrt of the state buffer.
+     This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCur = S->pState;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 taps at a time */
+  tapCnt = (numTaps - 1U) >> 2U;
+
+  /* Copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining taps */
+  tapCnt = (numTaps - 1U) % 0x04U;
+
+#else
+
+  /* Initialize tapCnt with number of taps */
+  tapCnt = (numTaps - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  /* Copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+
+/**
+  @} end of FIR_decimate group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_fast_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_fast_q15.c
new file mode 100644
index 0000000..948b15c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_fast_q15.c
@@ -0,0 +1,595 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_decimate_fast_q15.c
+ * Description:  Fast Q15 FIR Decimator
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_decimate
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q15 FIR decimator (fast variant).
+  @param[in]     S          points to an instance of the Q15 FIR decimator structure
+  @param[in]     pSrc       points to the block of input data
+  @param[out]    pDst       points to the block of output data
+  @param[in]     blockSize  number of input samples to process per call
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   This fast version uses a 32-bit accumulator with 2.30 format.
+                   The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit.
+                   Thus, if the accumulator result overflows it wraps around and distorts the result.
+                   In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bits (log2 is read as log to the base 2).
+                   The 2.30 accumulator is then truncated to 2.15 format and saturated to yield the 1.15 result.
+  @remark
+                   Refer to \ref arm_fir_decimate_q15() for a slower implementation of this function which uses 64-bit accumulation to avoid wrap around distortion.
+                   Both the slow and the fast versions use the same instance structure.
+                   Use function \ref arm_fir_decimate_init_q15() to initialize the filter structure.
+ */
+
+#if defined (ARM_MATH_DSP)
+
+void arm_fir_decimate_fast_q15(
+  const arm_fir_decimate_instance_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+        q15_t *pState = S->pState;                     /* State pointer */
+  const q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q15_t *pStateCur;                              /* Points to the current sample of the state */
+        q15_t *px;                                     /* Temporary pointer for state buffer */
+  const q15_t *pb;                                     /* Temporary pointer for coefficient buffer */
+        q31_t x0, x1, c0;                              /* Temporary variables to hold state and coefficient values */
+        q31_t sum0;                                    /* Accumulators */
+        q31_t acc0, acc1;
+        q15_t *px0, *px1;
+        uint32_t blkCntN3;
+        uint32_t numTaps = S->numTaps;                 /* Number of taps */
+        uint32_t i, blkCnt, tapCnt, outBlockSize = blockSize / S->M;  /* Loop counters */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q31_t c1;                                      /* Temporary variables to hold state and coefficient values */
+#endif
+
+  /* S->pState buffer contains previous frame (numTaps - 1) samples */
+  /* pStateCur points to the location where the new input data should be written */
+  pStateCur = S->pState + (numTaps - 1U);
+
+  /* Total number of output samples to be computed */
+  blkCnt = outBlockSize / 2;
+  blkCntN3 = outBlockSize - (2 * blkCnt);
+
+  while (blkCnt > 0U)
+  {
+    /* Copy 2 * decimation factor number of new input samples into the state buffer */
+    i = S->M * 2;
+
+    do
+    {
+      *pStateCur++ = *pSrc++;
+
+    } while (--i);
+
+    /* Set accumulator to zero */
+    acc0 = 0;
+    acc1 = 0;
+
+    /* Initialize state pointer for all the samples */
+    px0 = pState;
+    px1 = pState + S->M;
+
+    /* Initialize coeff pointer */
+    pb = pCoeffs;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time */
+    tapCnt = numTaps >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read the b[numTaps-1] and b[numTaps-2] coefficients */
+      c0 = read_q15x2_ia ((q15_t **) &pb);
+
+      /* Read x[n-numTaps-1] and x[n-numTaps-2]sample */
+      x0 = read_q15x2_ia (&px0);
+      x1 = read_q15x2_ia (&px1);
+
+      /* Perform the multiply-accumulate */
+      acc0 = __SMLAD(x0, c0, acc0);
+      acc1 = __SMLAD(x1, c0, acc1);
+
+      /* Read the b[numTaps-3] and b[numTaps-4] coefficient */
+      c0 = read_q15x2_ia ((q15_t **) &pb);
+
+      /* Read x[n-numTaps-2] and x[n-numTaps-3] sample */
+      x0 = read_q15x2_ia (&px0);
+      x1 = read_q15x2_ia (&px1);
+
+      /* Perform the multiply-accumulate */
+      acc0 = __SMLAD(x0, c0, acc0);
+      acc1 = __SMLAD(x1, c0, acc1);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of taps */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Read coefficients */
+      c0 = *pb++;
+
+      /* Fetch state variables for acc0, acc1 */
+      x0 = *px0++;
+      x1 = *px1++;
+
+      /* Perform the multiply-accumulate */
+      acc0 = __SMLAD(x0, c0, acc0);
+      acc1 = __SMLAD(x1, c0, acc1);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Advance the state pointer by the decimation factor
+     * to process the next group of decimation factor number samples */
+    pState = pState + S->M * 2;
+
+    /* Store filter output, smlad returns the values in 2.14 format */
+    /* so downsacle by 15 to get output in 1.15 */
+    *pDst++ = (q15_t) (__SSAT((acc0 >> 15), 16));
+    *pDst++ = (q15_t) (__SSAT((acc1 >> 15), 16));
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  while (blkCntN3 > 0U)
+  {
+    /* Copy decimation factor number of new input samples into the state buffer */
+    i = S->M;
+
+    do
+    {
+      *pStateCur++ = *pSrc++;
+
+    } while (--i);
+
+    /* Set accumulator to zero */
+    sum0 = 0;
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* Initialize coeff pointer */
+    pb = pCoeffs;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time */
+    tapCnt = numTaps >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read the b[numTaps-1] and b[numTaps-2] coefficients */
+      c0 = read_q15x2_ia ((q15_t **) &pb);
+
+      /* Read x[n-numTaps-1] and x[n-numTaps-2] sample */
+      x0 = read_q15x2_ia (&px);
+
+      /* Read the b[numTaps-3] and b[numTaps-4] coefficients */
+      c1 = read_q15x2_ia ((q15_t **) &pb);
+
+      /* Perform the multiply-accumulate */
+      sum0 = __SMLAD(x0, c0, sum0);
+
+      /* Read x[n-numTaps-2] and x[n-numTaps-3] sample */
+      x0 = read_q15x2_ia (&px);
+
+      /* Perform the multiply-accumulate */
+      sum0 = __SMLAD(x0, c1, sum0);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of taps */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Read coefficients */
+      c0 = *pb++;
+
+      /* Fetch 1 state variable */
+      x0 = *px++;
+
+      /* Perform the multiply-accumulate */
+      sum0 = __SMLAD(x0, c0, sum0);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Advance the state pointer by the decimation factor
+     * to process the next group of decimation factor number samples */
+    pState = pState + S->M;
+
+    /* Store filter output, smlad returns the values in 2.14 format */
+    /* so downsacle by 15 to get output in 1.15 */
+    *pDst++ = (q15_t) (__SSAT((sum0 >> 15), 16));
+
+    /* Decrement loop counter */
+    blkCntN3--;
+  }
+
+  /* Processing is complete.
+     Now copy the last numTaps - 1 samples to the satrt of the state buffer.
+     This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCur = S->pState;
+
+  i = (numTaps - 1U) >> 2U;
+
+  /* copy data */
+  while (i > 0U)
+  {
+    write_q15x2_ia (&pStateCur, read_q15x2_ia (&pState));
+    write_q15x2_ia (&pStateCur, read_q15x2_ia (&pState));
+
+    /* Decrement loop counter */
+    i--;
+  }
+
+  i = (numTaps - 1U) % 0x04U;
+
+  /* Copy data */
+  while (i > 0U)
+  {
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    i--;
+  }
+
+}
+
+#else /* #if defined (ARM_MATH_DSP) */
+
+void arm_fir_decimate_fast_q15(
+  const arm_fir_decimate_instance_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+        q15_t *pState = S->pState;                     /* State pointer */
+  const q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q15_t *pStateCur;                              /* Points to the current sample of the state */
+        q15_t *px;                                     /* Temporary pointer for state buffer */
+  const q15_t *pb;                                     /* Temporary pointer for coefficient buffer */
+        q15_t x0, x1, c0;                              /* Temporary variables to hold state and coefficient values */
+        q31_t sum0;                                    /* Accumulators */
+        q31_t acc0, acc1;
+        q15_t *px0, *px1;
+        uint32_t blkCntN3;
+        uint32_t numTaps = S->numTaps;                 /* Number of taps */
+        uint32_t i, blkCnt, tapCnt, outBlockSize = blockSize / S->M;  /* Loop counters */
+
+
+  /* S->pState buffer contains previous frame (numTaps - 1) samples */
+  /* pStateCur points to the location where the new input data should be written */
+  pStateCur = S->pState + (numTaps - 1U);
+
+  /* Total number of output samples to be computed */
+  blkCnt = outBlockSize / 2;
+  blkCntN3 = outBlockSize - (2 * blkCnt);
+
+  while (blkCnt > 0U)
+  {
+    /* Copy 2 * decimation factor number of new input samples into the state buffer */
+    i = S->M * 2;
+
+    do
+    {
+      *pStateCur++ = *pSrc++;
+
+    } while (--i);
+
+    /* Set accumulator to zero */
+    acc0 = 0;
+    acc1 = 0;
+
+    /* Initialize state pointer */
+    px0 = pState;
+    px1 = pState + S->M;
+
+    /* Initialize coeff pointer */
+    pb = pCoeffs;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time */
+    tapCnt = numTaps >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read the Read b[numTaps-1] coefficients */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-1] for sample 0 and for sample 1 */
+      x0 = *px0++;
+      x1 = *px1++;
+
+      /* Perform the multiply-accumulate */
+      acc0 += x0 * c0;
+      acc1 += x1 * c0;
+
+      /* Read the b[numTaps-2] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-2] for sample 0 and sample 1 */
+      x0 = *px0++;
+      x1 = *px1++;
+
+      /* Perform the multiply-accumulate */
+      acc0 += x0 * c0;
+      acc1 += x1 * c0;
+
+      /* Read the b[numTaps-3] coefficients */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-3] for sample 0 and sample 1 */
+      x0 = *px0++;
+      x1 = *px1++;
+
+      /* Perform the multiply-accumulate */
+      acc0 += x0 * c0;
+      acc1 += x1 * c0;
+
+      /* Read the b[numTaps-4] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-4] for sample 0 and sample 1 */
+      x0 = *px0++;
+      x1 = *px1++;
+
+      /* Perform the multiply-accumulate */
+      acc0 += x0 * c0;
+      acc1 += x1 * c0;
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of taps */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Read coefficients */
+      c0 = *pb++;
+
+      /* Fetch 1 state variable */
+      x0 = *px0++;
+      x1 = *px1++;
+
+      /* Perform the multiply-accumulate */
+      acc0 += x0 * c0;
+      acc1 += x1 * c0;
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* Advance the state pointer by the decimation factor
+     * to process the next group of decimation factor number samples */
+    pState = pState + S->M * 2;
+
+    /* Store filter output, smlad returns the values in 2.14 format */
+    /* so downsacle by 15 to get output in 1.15 */
+
+    *pDst++ = (q15_t) (__SSAT((acc0 >> 15), 16));
+    *pDst++ = (q15_t) (__SSAT((acc1 >> 15), 16));
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  while (blkCntN3 > 0U)
+  {
+    /* Copy decimation factor number of new input samples into the state buffer */
+    i = S->M;
+
+    do
+    {
+      *pStateCur++ = *pSrc++;
+
+    } while (--i);
+
+    /* Set accumulator to zero */
+    sum0 = 0;
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* Initialize coeff pointer */
+    pb = pCoeffs;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time */
+    tapCnt = numTaps >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read the b[numTaps-1] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-1] sample */
+      x0 = *px++;
+
+      /* Perform the multiply-accumulate */
+      sum0 += x0 * c0;
+
+      /* Read the b[numTaps-2] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-2] sample */
+      x0 = *px++;
+
+      /* Perform the multiply-accumulate */
+      sum0 += x0 * c0;
+
+      /* Read the b[numTaps-3] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-3] sample */
+      x0 = *px++;
+
+      /* Perform the multiply-accumulate */
+      sum0 += x0 * c0;
+
+      /* Read the b[numTaps-4] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-4] sample */
+      x0 = *px++;
+
+      /* Perform the multiply-accumulate */
+      sum0 += x0 * c0;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of taps */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Read coefficients */
+      c0 = *pb++;
+
+      /* Fetch 1 state variable */
+      x0 = *px++;
+
+      /* Perform the multiply-accumulate */
+      sum0 += x0 * c0;
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* Advance the state pointer by the decimation factor
+     * to process the next group of decimation factor number samples */
+    pState = pState + S->M;
+
+    /* Store filter output, smlad returns the values in 2.14 format */
+    /* so downsacle by 15 to get output in 1.15 */
+    *pDst++ = (q15_t) (__SSAT((sum0 >> 15), 16));
+
+    /* Decrement loop counter */
+    blkCntN3--;
+  }
+
+  /* Processing is complete.
+   ** Now copy the last numTaps - 1 samples to the satrt of the state buffer.
+   ** This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCur = S->pState;
+
+  i = (numTaps - 1U) >> 2U;
+
+  /* copy data */
+  while (i > 0U)
+  {
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    i--;
+  }
+
+  i = (numTaps - 1U) % 0x04U;
+
+  /* copy data */
+  while (i > 0U)
+  {
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    i--;
+  }
+}
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+/**
+  @} end of FIR_decimate group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_fast_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_fast_q31.c
new file mode 100644
index 0000000..2c3a28a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_fast_q31.c
@@ -0,0 +1,390 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_decimate_fast_q31.c
+ * Description:  Fast Q31 FIR Decimator
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_decimate
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q31 FIR decimator (fast variant).
+  @param[in]     S          points to an instance of the Q31 FIR decimator structure
+  @param[in]     pSrc       points to the block of input data
+  @param[out]    pDst       points to the block of output data
+  @param[in]     blockSize  number of samples to process
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   This function is optimized for speed at the expense of fixed-point precision and overflow protection.
+                   The result of each 1.31 x 1.31 multiplication is truncated to 2.30 format.
+                   These intermediate results are added to a 2.30 accumulator.
+                   Finally, the accumulator is saturated and converted to a 1.31 result.
+                   The fast version has the same overflow behavior as the standard version and provides less precision since it discards the low 32 bits of each multiplication result.
+                   In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bits (where log2 is read as log to the base 2).
+
+  @remark
+                   Refer to \ref arm_fir_decimate_q31() for a slower implementation of this function which uses a 64-bit accumulator to provide higher precision.
+                   Both the slow and the fast versions use the same instance structure.
+                   Use function \ref arm_fir_decimate_init_q31() to initialize the filter structure.
+ */
+
+void arm_fir_decimate_fast_q31(
+  const arm_fir_decimate_instance_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+        q31_t *pState = S->pState;                     /* State pointer */
+  const q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q31_t *pStateCur;                              /* Points to the current sample of the state */
+        q31_t *px0;                                    /* Temporary pointer for state buffer */
+  const q31_t *pb;                                     /* Temporary pointer for coefficient buffer */
+        q31_t x0, c0;                                  /* Temporary variables to hold state and coefficient values */
+        q63_t acc0;                                    /* Accumulator */
+        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+        uint32_t i, tapCnt, blkCnt, outBlockSize = blockSize / S->M;  /* Loop counters */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q31_t *px1, *px2, *px3;
+        q31_t x1, x2, x3;
+        q63_t acc1, acc2, acc3;
+#endif
+
+  /* S->pState buffer contains previous frame (numTaps - 1) samples */
+  /* pStateCur points to the location where the new input data should be written */
+  pStateCur = S->pState + (numTaps - 1U);
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 samples at a time */
+  blkCnt = outBlockSize >> 2U;
+
+  /* Samples loop unrolled by 4 */
+  while (blkCnt > 0U)
+  {
+    /* Copy 4 * decimation factor number of new input samples into the state buffer */
+    i = S->M * 4;
+
+    do
+    {
+      *pStateCur++ = *pSrc++;
+
+    } while (--i);
+
+    /* Set accumulators to zero */
+    acc0 = 0;
+    acc1 = 0;
+    acc2 = 0;
+    acc3 = 0;
+
+    /* Initialize state pointer for all the samples */
+    px0 = pState;
+    px1 = pState + S->M;
+    px2 = pState + 2 * S->M;
+    px3 = pState + 3 * S->M;
+
+    /* Initialize coeff pointer */
+    pb = pCoeffs;
+
+    /* Loop unrolling: Compute 4 taps at a time */
+    tapCnt = numTaps >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read the b[numTaps-1] coefficient */
+      c0 = *(pb++);
+
+      /* Read x[n-numTaps-1] sample for acc0 */
+      x0 = *(px0++);
+      /* Read x[n-numTaps-1] sample for acc1 */
+      x1 = *(px1++);
+      /* Read x[n-numTaps-1] sample for acc2 */
+      x2 = *(px2++);
+      /* Read x[n-numTaps-1] sample for acc3 */
+      x3 = *(px3++);
+
+      /* Perform the multiply-accumulate */
+      acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x0 * c0)) >> 32);
+      acc1 = (q31_t) ((((q63_t) acc1 << 32) + ((q63_t) x1 * c0)) >> 32);
+      acc2 = (q31_t) ((((q63_t) acc2 << 32) + ((q63_t) x2 * c0)) >> 32);
+      acc3 = (q31_t) ((((q63_t) acc3 << 32) + ((q63_t) x3 * c0)) >> 32);
+
+      /* Read the b[numTaps-2] coefficient */
+      c0 = *(pb++);
+
+      /* Read x[n-numTaps-2] sample for acc0, acc1, acc2, acc3 */
+      x0 = *(px0++);
+      x1 = *(px1++);
+      x2 = *(px2++);
+      x3 = *(px3++);
+
+      /* Perform the multiply-accumulate */
+      acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x0 * c0)) >> 32);
+      acc1 = (q31_t) ((((q63_t) acc1 << 32) + ((q63_t) x1 * c0)) >> 32);
+      acc2 = (q31_t) ((((q63_t) acc2 << 32) + ((q63_t) x2 * c0)) >> 32);
+      acc3 = (q31_t) ((((q63_t) acc3 << 32) + ((q63_t) x3 * c0)) >> 32);
+
+      /* Read the b[numTaps-3] coefficient */
+      c0 = *(pb++);
+
+      /* Read x[n-numTaps-3] sample acc0, acc1, acc2, acc3 */
+      x0 = *(px0++);
+      x1 = *(px1++);
+      x2 = *(px2++);
+      x3 = *(px3++);
+
+      /* Perform the multiply-accumulate */
+      acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x0 * c0)) >> 32);
+      acc1 = (q31_t) ((((q63_t) acc1 << 32) + ((q63_t) x1 * c0)) >> 32);
+      acc2 = (q31_t) ((((q63_t) acc2 << 32) + ((q63_t) x2 * c0)) >> 32);
+      acc3 = (q31_t) ((((q63_t) acc3 << 32) + ((q63_t) x3 * c0)) >> 32);
+
+      /* Read the b[numTaps-4] coefficient */
+      c0 = *(pb++);
+
+      /* Read x[n-numTaps-4] sample acc0, acc1, acc2, acc3 */
+      x0 = *(px0++);
+      x1 = *(px1++);
+      x2 = *(px2++);
+      x3 = *(px3++);
+
+      /* Perform the multiply-accumulate */
+      acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x0 * c0)) >> 32);
+      acc1 = (q31_t) ((((q63_t) acc1 << 32) + ((q63_t) x1 * c0)) >> 32);
+      acc2 = (q31_t) ((((q63_t) acc2 << 32) + ((q63_t) x2 * c0)) >> 32);
+      acc3 = (q31_t) ((((q63_t) acc3 << 32) + ((q63_t) x3 * c0)) >> 32);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read coefficients */
+      c0 = *(pb++);
+
+      /* Fetch state variables for acc0, acc1, acc2, acc3 */
+      x0 = *(px0++);
+      x1 = *(px1++);
+      x2 = *(px2++);
+      x3 = *(px3++);
+
+      /* Perform the multiply-accumulate */
+      acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x0 * c0)) >> 32);
+      acc1 = (q31_t) ((((q63_t) acc1 << 32) + ((q63_t) x1 * c0)) >> 32);
+      acc2 = (q31_t) ((((q63_t) acc2 << 32) + ((q63_t) x2 * c0)) >> 32);
+      acc3 = (q31_t) ((((q63_t) acc3 << 32) + ((q63_t) x3 * c0)) >> 32);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Advance the state pointer by the decimation factor
+     * to process the next group of decimation factor number samples */
+    pState = pState + S->M * 4;
+
+    /* The result is in the accumulator, store in the destination buffer. */
+    *pDst++ = (q31_t) (acc0 << 1);
+    *pDst++ = (q31_t) (acc1 << 1);
+    *pDst++ = (q31_t) (acc2 << 1);
+    *pDst++ = (q31_t) (acc3 << 1);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining samples */
+  blkCnt = outBlockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = outBlockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Copy decimation factor number of new input samples into the state buffer */
+    i = S->M;
+
+    do
+    {
+      *pStateCur++ = *pSrc++;
+
+    } while (--i);
+
+    /* Set accumulator to zero */
+    acc0 = 0;
+
+    /* Initialize state pointer */
+    px0 = pState;
+
+    /* Initialize coeff pointer */
+    pb = pCoeffs;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time */
+    tapCnt = numTaps >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read the b[numTaps-1] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-1] sample */
+      x0 = *px0++;
+
+      /* Perform the multiply-accumulate */
+      acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x0 * c0)) >> 32);
+
+      /* Read the b[numTaps-2] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-2] sample */
+      x0 = *px0++;
+
+      /* Perform the multiply-accumulate */
+      acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x0 * c0)) >> 32);
+
+      /* Read the b[numTaps-3] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-3] sample */
+      x0 = *px0++;
+
+      /* Perform the multiply-accumulate */
+      acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x0 * c0)) >> 32);
+
+      /* Read the b[numTaps-4] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-4] sample */
+      x0 = *px0++;
+
+      /* Perform the multiply-accumulate */
+      acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x0 * c0)) >> 32);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of taps */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Read coefficients */
+      c0 = *pb++;
+
+      /* Fetch 1 state variable */
+      x0 = *px0++;
+
+      /* Perform the multiply-accumulate */
+      acc0 = (q31_t) ((((q63_t) acc0 << 32) + ((q63_t) x0 * c0)) >> 32);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Advance the state pointer by the decimation factor
+     * to process the next group of decimation factor number samples */
+    pState = pState + S->M;
+
+    /* The result is in the accumulator, store in the destination buffer. */
+    *pDst++ = (q31_t) (acc0 << 1);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.
+     Now copy the last numTaps - 1 samples to the satrt of the state buffer.
+     This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCur = S->pState;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 taps at a time */
+  tapCnt = (numTaps - 1U) >> 2U;
+
+  /* Copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining taps */
+  tapCnt = (numTaps - 1U) % 0x04U;
+
+#else
+
+  /* Initialize tapCnt with number of taps */
+  tapCnt = (numTaps - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  /* Copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+}
+
+/**
+  @} end of FIR_decimate group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_init_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_init_f32.c
new file mode 100644
index 0000000..9382f09
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_init_f32.c
@@ -0,0 +1,105 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_decimate_init_f32.c
+ * Description:  Floating-point FIR Decimator initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_decimate
+  @{
+ */
+
+/**
+  @brief         Initialization function for the floating-point FIR decimator.
+  @param[in,out] S          points to an instance of the floating-point FIR decimator structure
+  @param[in]     numTaps    number of coefficients in the filter
+  @param[in]     M          decimation factor
+  @param[in]     pCoeffs    points to the filter coefficients
+  @param[in]     pState     points to the state buffer
+  @param[in]     blockSize  number of input samples to process per call
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS      : Operation successful
+                   - \ref ARM_MATH_LENGTH_ERROR : <code>blockSize</code> is not a multiple of <code>M</code>
+
+  @par           Details
+                   <code>pCoeffs</code> points to the array of filter coefficients stored in time reversed order:
+  <pre>
+      {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+  </pre>
+  @par
+                   <code>pState</code> points to the array of state variables.
+                   <code>pState</code> is of length <code>numTaps+blockSize-1</code> words where <code>blockSize</code> is the number of input samples passed to <code>arm_fir_decimate_f32()</code>.
+                   <code>M</code> is the decimation factor.
+ */
+
+arm_status arm_fir_decimate_init_f32(
+        arm_fir_decimate_instance_f32 * S,
+        uint16_t numTaps,
+        uint8_t M,
+  const float32_t * pCoeffs,
+        float32_t * pState,
+        uint32_t blockSize)
+{
+  arm_status status;
+
+  /* The size of the input block must be a multiple of the decimation factor */
+  if ((blockSize % M) != 0U)
+  {
+    /* Set status as ARM_MATH_LENGTH_ERROR */
+    status = ARM_MATH_LENGTH_ERROR;
+  }
+  else
+  {
+    /* Assign filter taps */
+    S->numTaps = numTaps;
+
+    /* Assign coefficient pointer */
+    S->pCoeffs = pCoeffs;
+
+    /* Clear the state buffer. The size is always (blockSize + numTaps - 1) */
+    memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(float32_t));
+
+    /* Assign state pointer */
+    S->pState = pState;
+
+    /* Assign Decimation Factor */
+    S->M = M;
+
+    status = ARM_MATH_SUCCESS;
+  }
+
+  return (status);
+
+}
+
+/**
+  @} end of FIR_decimate group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_init_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_init_q15.c
new file mode 100644
index 0000000..f583a03
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_init_q15.c
@@ -0,0 +1,106 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_decimate_init_q15.c
+ * Description:  Initialization function for the Q15 FIR Decimator
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_decimate
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q15 FIR decimator.
+  @param[in,out] S          points to an instance of the Q15 FIR decimator structure
+  @param[in]     numTaps    number of coefficients in the filter
+  @param[in]     M          decimation factor
+  @param[in]     pCoeffs    points to the filter coefficients
+  @param[in]     pState     points to the state buffer
+  @param[in]     blockSize  number of input samples to process
+  @return        execution  status
+                   - \ref ARM_MATH_SUCCESS      : Operation successful
+                   - \ref ARM_MATH_LENGTH_ERROR : <code>blockSize</code> is not a multiple of <code>M</code>
+
+  @par           Details
+                   <code>pCoeffs</code> points to the array of filter coefficients stored in time reversed order:
+  <pre>
+      {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+  </pre>
+  @par
+                   <code>pState</code> points to the array of state variables.
+                   <code>pState</code> is of length <code>numTaps+blockSize-1</code> words where <code>blockSize</code> is the number of input samples
+                   to the call <code>arm_fir_decimate_q15()</code>.
+                   <code>M</code> is the decimation factor.
+ */
+
+arm_status arm_fir_decimate_init_q15(
+        arm_fir_decimate_instance_q15 * S,
+        uint16_t numTaps,
+        uint8_t M,
+  const q15_t * pCoeffs,
+        q15_t * pState,
+        uint32_t blockSize)
+{
+  arm_status status;
+
+  /* The size of the input block must be a multiple of the decimation factor */
+  if ((blockSize % M) != 0U)
+  {
+    /* Set status as ARM_MATH_LENGTH_ERROR */
+    status = ARM_MATH_LENGTH_ERROR;
+  }
+  else
+  {
+    /* Assign filter taps */
+    S->numTaps = numTaps;
+
+    /* Assign coefficient pointer */
+    S->pCoeffs = pCoeffs;
+
+    /* Clear the state buffer. The size is always (blockSize + numTaps - 1) */
+    memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(q15_t));
+
+    /* Assign state pointer */
+    S->pState = pState;
+
+    /* Assign Decimation Factor */
+    S->M = M;
+
+    status = ARM_MATH_SUCCESS;
+  }
+
+  return (status);
+
+}
+
+/**
+  @} end of FIR_decimate group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_init_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_init_q31.c
new file mode 100644
index 0000000..5ee69c6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_init_q31.c
@@ -0,0 +1,105 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_decimate_init_q31.c
+ * Description:  Initialization function for Q31 FIR Decimation filter
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_decimate
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q31 FIR decimator.
+  @param[in,out] S          points to an instance of the Q31 FIR decimator structure
+  @param[in]     numTaps    number of coefficients in the filter
+  @param[in]     M          decimation factor
+  @param[in]     pCoeffs    points to the filter coefficients
+  @param[in]     pState     points to the state buffer
+  @param[in]     blockSize  number of input samples to process
+  @return        execution  status
+                   - \ref ARM_MATH_SUCCESS      : Operation successful
+                   - \ref ARM_MATH_LENGTH_ERROR : <code>blockSize</code> is not a multiple of <code>M</code>
+
+  @par           Details
+                   <code>pCoeffs</code> points to the array of filter coefficients stored in time reversed order:
+  <pre>
+      {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+  </pre>
+  @par
+                   <code>pState</code> points to the array of state variables.
+                   <code>pState</code> is of length <code>numTaps+blockSize-1</code> words where <code>blockSize</code> is the number of input samples passed to <code>arm_fir_decimate_q31()</code>.
+                   <code>M</code> is the decimation factor.
+ */
+
+arm_status arm_fir_decimate_init_q31(
+        arm_fir_decimate_instance_q31 * S,
+        uint16_t numTaps,
+        uint8_t M,
+  const q31_t * pCoeffs,
+        q31_t * pState,
+        uint32_t blockSize)
+{
+  arm_status status;
+
+  /* The size of the input block must be a multiple of the decimation factor */
+  if ((blockSize % M) != 0U)
+  {
+    /* Set status as ARM_MATH_LENGTH_ERROR */
+    status = ARM_MATH_LENGTH_ERROR;
+  }
+  else
+  {
+    /* Assign filter taps */
+    S->numTaps = numTaps;
+
+    /* Assign coefficient pointer */
+    S->pCoeffs = pCoeffs;
+
+    /* Clear the state buffer. The size is always (blockSize + numTaps - 1) */
+    memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(q31_t));
+
+    /* Assign state pointer */
+    S->pState = pState;
+
+    /* Assign Decimation Factor */
+    S->M = M;
+
+    status = ARM_MATH_SUCCESS;
+  }
+
+  return (status);
+
+}
+
+/**
+  @} end of FIR_decimate group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_q15.c
new file mode 100644
index 0000000..f9d92c0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_q15.c
@@ -0,0 +1,595 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_decimate_q15.c
+ * Description:  Q15 FIR Decimator
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_decimate
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q15 FIR decimator.
+  @param[in]     S          points to an instance of the Q15 FIR decimator structure
+  @param[in]     pSrc       points to the block of input data
+  @param[out]    pDst       points to the block of output data
+  @param[in]     blockSize  number of input samples to process per call
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 64-bit internal accumulator.
+                   Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result.
+                   The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format.
+                   There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved.
+                   After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits.
+                   Lastly, the accumulator is saturated to yield a result in 1.15 format.
+
+ @remark
+                   Refer to \ref arm_fir_decimate_fast_q15() for a faster but less precise implementation of this function.
+ */
+
+#if defined (ARM_MATH_DSP)
+
+void arm_fir_decimate_q15(
+  const arm_fir_decimate_instance_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+        q15_t *pState = S->pState;                     /* State pointer */
+  const q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q15_t *pStateCur;                              /* Points to the current sample of the state */
+        q15_t *px;                                     /* Temporary pointer for state buffer */
+  const q15_t *pb;                                     /* Temporary pointer for coefficient buffer */
+        q31_t x0, x1, c0;                              /* Temporary variables to hold state and coefficient values */
+        q63_t sum0;                                    /* Accumulators */
+        q63_t acc0, acc1;
+        q15_t *px0, *px1;
+        uint32_t blkCntN3;
+        uint32_t numTaps = S->numTaps;                 /* Number of taps */
+        uint32_t i, blkCnt, tapCnt, outBlockSize = blockSize / S->M;  /* Loop counters */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q31_t c1;                                      /* Temporary variables to hold state and coefficient values */
+#endif
+
+  /* S->pState buffer contains previous frame (numTaps - 1) samples */
+  /* pStateCur points to the location where the new input data should be written */
+  pStateCur = S->pState + (numTaps - 1U);
+
+  /* Total number of output samples to be computed */
+  blkCnt = outBlockSize / 2;
+  blkCntN3 = outBlockSize - (2 * blkCnt);
+
+  while (blkCnt > 0U)
+  {
+    /* Copy 2 * decimation factor number of new input samples into the state buffer */
+    i = S->M * 2;
+
+    do
+    {
+      *pStateCur++ = *pSrc++;
+
+    } while (--i);
+
+    /* Set accumulator to zero */
+    acc0 = 0;
+    acc1 = 0;
+
+    /* Initialize state pointer for all the samples */
+    px0 = pState;
+    px1 = pState + S->M;
+
+    /* Initialize coeff pointer */
+    pb = pCoeffs;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time */
+    tapCnt = numTaps >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read the b[numTaps-1] and b[numTaps-2] coefficients */
+      c0 = read_q15x2_ia ((q15_t **) &pb);
+
+      /* Read x[n-numTaps-1] and x[n-numTaps-2]sample */
+      x0 = read_q15x2_ia (&px0);
+      x1 = read_q15x2_ia (&px1);
+
+      /* Perform the multiply-accumulate */
+      acc0 = __SMLALD(x0, c0, acc0);
+      acc1 = __SMLALD(x1, c0, acc1);
+
+      /* Read the b[numTaps-3] and b[numTaps-4] coefficient */
+      c0 = read_q15x2_ia ((q15_t **) &pb);
+
+      /* Read x[n-numTaps-2] and x[n-numTaps-3] sample */
+      x0 = read_q15x2_ia (&px0);
+      x1 = read_q15x2_ia (&px1);
+
+      /* Perform the multiply-accumulate */
+      acc0 = __SMLALD(x0, c0, acc0);
+      acc1 = __SMLALD(x1, c0, acc1);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of taps */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Read coefficients */
+      c0 = *pb++;
+
+      /* Fetch state variables for acc0, acc1 */
+      x0 = *px0++;
+      x1 = *px1++;
+
+      /* Perform the multiply-accumulate */
+      acc0 = __SMLALD(x0, c0, acc0);
+      acc1 = __SMLALD(x1, c0, acc1);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Advance the state pointer by the decimation factor
+     * to process the next group of decimation factor number samples */
+    pState = pState + S->M * 2;
+
+    /* Store filter output, smlad returns the values in 2.14 format */
+    /* so downsacle by 15 to get output in 1.15 */
+    *pDst++ = (q15_t) (__SSAT((acc0 >> 15), 16));
+    *pDst++ = (q15_t) (__SSAT((acc1 >> 15), 16));
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  while (blkCntN3 > 0U)
+  {
+    /* Copy decimation factor number of new input samples into the state buffer */
+    i = S->M;
+
+    do
+    {
+      *pStateCur++ = *pSrc++;
+
+    } while (--i);
+
+    /* Set accumulator to zero */
+    sum0 = 0;
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* Initialize coeff pointer */
+    pb = pCoeffs;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time */
+    tapCnt = numTaps >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read the b[numTaps-1] and b[numTaps-2] coefficients */
+      c0 = read_q15x2_ia ((q15_t **) &pb);
+
+      /* Read x[n-numTaps-1] and x[n-numTaps-2] sample */
+      x0 = read_q15x2_ia (&px);
+
+      /* Read the b[numTaps-3] and b[numTaps-4] coefficients */
+      c1 = read_q15x2_ia ((q15_t **) &pb);
+
+      /* Perform the multiply-accumulate */
+      sum0 = __SMLALD(x0, c0, sum0);
+
+      /* Read x[n-numTaps-2] and x[n-numTaps-3] sample */
+      x0 = read_q15x2_ia (&px);
+
+      /* Perform the multiply-accumulate */
+      sum0 = __SMLALD(x0, c1, sum0);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of taps */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Read coefficients */
+      c0 = *pb++;
+
+      /* Fetch 1 state variable */
+      x0 = *px++;
+
+      /* Perform the multiply-accumulate */
+      sum0 = __SMLALD(x0, c0, sum0);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Advance the state pointer by the decimation factor
+     * to process the next group of decimation factor number samples */
+    pState = pState + S->M;
+
+    /* Store filter output, smlad returns the values in 2.14 format */
+    /* so downsacle by 15 to get output in 1.15 */
+    *pDst++ = (q15_t) (__SSAT((sum0 >> 15), 16));
+
+    /* Decrement loop counter */
+    blkCntN3--;
+  }
+
+  /* Processing is complete.
+     Now copy the last numTaps - 1 samples to the satrt of the state buffer.
+     This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCur = S->pState;
+
+  i = (numTaps - 1U) >> 2U;
+
+  /* copy data */
+  while (i > 0U)
+  {
+    write_q15x2_ia (&pStateCur, read_q15x2_ia (&pState));
+    write_q15x2_ia (&pStateCur, read_q15x2_ia (&pState));
+
+    /* Decrement loop counter */
+    i--;
+  }
+
+  i = (numTaps - 1U) % 0x04U;
+
+  /* Copy data */
+  while (i > 0U)
+  {
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    i--;
+  }
+
+}
+
+#else /* #if defined (ARM_MATH_DSP) */
+
+void arm_fir_decimate_q15(
+  const arm_fir_decimate_instance_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+        q15_t *pState = S->pState;                     /* State pointer */
+  const q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q15_t *pStateCur;                              /* Points to the current sample of the state */
+        q15_t *px;                                     /* Temporary pointer for state buffer */
+  const q15_t *pb;                                     /* Temporary pointer for coefficient buffer */
+        q15_t x0, x1, c0;                              /* Temporary variables to hold state and coefficient values */
+        q63_t sum0;                                    /* Accumulators */
+        q63_t acc0, acc1;
+        q15_t *px0, *px1;
+        uint32_t blkCntN3;
+        uint32_t numTaps = S->numTaps;                 /* Number of taps */
+        uint32_t i, blkCnt, tapCnt, outBlockSize = blockSize / S->M;  /* Loop counters */
+
+
+  /* S->pState buffer contains previous frame (numTaps - 1) samples */
+  /* pStateCur points to the location where the new input data should be written */
+  pStateCur = S->pState + (numTaps - 1U);
+
+  /* Total number of output samples to be computed */
+  blkCnt = outBlockSize / 2;
+  blkCntN3 = outBlockSize - (2 * blkCnt);
+
+  while (blkCnt > 0U)
+  {
+    /* Copy 2 * decimation factor number of new input samples into the state buffer */
+    i = S->M * 2;
+
+    do
+    {
+      *pStateCur++ = *pSrc++;
+
+    } while (--i);
+
+    /* Set accumulator to zero */
+    acc0 = 0;
+    acc1 = 0;
+
+    /* Initialize state pointer */
+    px0 = pState;
+    px1 = pState + S->M;
+
+    /* Initialize coeff pointer */
+    pb = pCoeffs;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time */
+    tapCnt = numTaps >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read the Read b[numTaps-1] coefficients */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-1] for sample 0 and for sample 1 */
+      x0 = *px0++;
+      x1 = *px1++;
+
+      /* Perform the multiply-accumulate */
+      acc0 += x0 * c0;
+      acc1 += x1 * c0;
+
+      /* Read the b[numTaps-2] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-2] for sample 0 and sample 1 */
+      x0 = *px0++;
+      x1 = *px1++;
+
+      /* Perform the multiply-accumulate */
+      acc0 += x0 * c0;
+      acc1 += x1 * c0;
+
+      /* Read the b[numTaps-3] coefficients */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-3] for sample 0 and sample 1 */
+      x0 = *px0++;
+      x1 = *px1++;
+
+      /* Perform the multiply-accumulate */
+      acc0 += x0 * c0;
+      acc1 += x1 * c0;
+
+      /* Read the b[numTaps-4] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-4] for sample 0 and sample 1 */
+      x0 = *px0++;
+      x1 = *px1++;
+
+      /* Perform the multiply-accumulate */
+      acc0 += x0 * c0;
+      acc1 += x1 * c0;
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of taps */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Read coefficients */
+      c0 = *pb++;
+
+      /* Fetch 1 state variable */
+      x0 = *px0++;
+      x1 = *px1++;
+
+      /* Perform the multiply-accumulate */
+      acc0 += x0 * c0;
+      acc1 += x1 * c0;
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* Advance the state pointer by the decimation factor
+     * to process the next group of decimation factor number samples */
+    pState = pState + S->M * 2;
+
+    /* Store filter output, smlad returns the values in 2.14 format */
+    /* so downsacle by 15 to get output in 1.15 */
+
+    *pDst++ = (q15_t) (__SSAT((acc0 >> 15), 16));
+    *pDst++ = (q15_t) (__SSAT((acc1 >> 15), 16));
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  while (blkCntN3 > 0U)
+  {
+    /* Copy decimation factor number of new input samples into the state buffer */
+    i = S->M;
+
+    do
+    {
+      *pStateCur++ = *pSrc++;
+
+    } while (--i);
+
+    /* Set accumulator to zero */
+    sum0 = 0;
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* Initialize coeff pointer */
+    pb = pCoeffs;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time */
+    tapCnt = numTaps >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read the b[numTaps-1] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-1] sample */
+      x0 = *px++;
+
+      /* Perform the multiply-accumulate */
+      sum0 += x0 * c0;
+
+      /* Read the b[numTaps-2] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-2] sample */
+      x0 = *px++;
+
+      /* Perform the multiply-accumulate */
+      sum0 += x0 * c0;
+
+      /* Read the b[numTaps-3] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-3] sample */
+      x0 = *px++;
+
+      /* Perform the multiply-accumulate */
+      sum0 += x0 * c0;
+
+      /* Read the b[numTaps-4] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-4] sample */
+      x0 = *px++;
+
+      /* Perform the multiply-accumulate */
+      sum0 += x0 * c0;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of taps */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Read coefficients */
+      c0 = *pb++;
+
+      /* Fetch 1 state variable */
+      x0 = *px++;
+
+      /* Perform the multiply-accumulate */
+      sum0 += x0 * c0;
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* Advance the state pointer by the decimation factor
+     * to process the next group of decimation factor number samples */
+    pState = pState + S->M;
+
+    /* Store filter output, smlad returns the values in 2.14 format */
+    /* so downsacle by 15 to get output in 1.15 */
+    *pDst++ = (q15_t) (__SSAT((sum0 >> 15), 16));
+
+    /* Decrement loop counter */
+    blkCntN3--;
+  }
+
+  /* Processing is complete.
+   ** Now copy the last numTaps - 1 samples to the satrt of the state buffer.
+   ** This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCur = S->pState;
+
+  i = (numTaps - 1U) >> 2U;
+
+  /* copy data */
+  while (i > 0U)
+  {
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    i--;
+  }
+
+  i = (numTaps - 1U) % 0x04U;
+
+  /* copy data */
+  while (i > 0U)
+  {
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    i--;
+  }
+}
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+/**
+  @} end of FIR_decimate group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_q31.c
new file mode 100644
index 0000000..7af8a44
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_decimate_q31.c
@@ -0,0 +1,387 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_decimate_q31.c
+ * Description:  Q31 FIR Decimator
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_decimate
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q31 FIR decimator.
+  @param[in]     S          points to an instance of the Q31 FIR decimator structure
+  @param[in]     pSrc       points to the block of input data
+  @param[out]    pDst       points to the block of output data
+  @param[in]     blockSize  number of samples to process
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using an internal 64-bit accumulator.
+                   The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit.
+                   Thus, if the accumulator result overflows it wraps around rather than clip.
+                   In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bits (where log2 is read as log to the base 2).
+                   After all multiply-accumulates are performed, the 2.62 accumulator is truncated to 1.32 format and then saturated to 1.31 format.
+
+ @remark
+                   Refer to \ref arm_fir_decimate_fast_q31() for a faster but less precise implementation of this function.
+ */
+
+void arm_fir_decimate_q31(
+  const arm_fir_decimate_instance_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+        q31_t *pState = S->pState;                     /* State pointer */
+  const q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q31_t *pStateCur;                              /* Points to the current sample of the state */
+        q31_t *px0;                                    /* Temporary pointer for state buffer */
+  const q31_t *pb;                                     /* Temporary pointer for coefficient buffer */
+        q31_t x0, c0;                                  /* Temporary variables to hold state and coefficient values */
+        q63_t acc0;                                    /* Accumulator */
+        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+        uint32_t i, tapCnt, blkCnt, outBlockSize = blockSize / S->M;  /* Loop counters */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q31_t *px1, *px2, *px3;
+        q31_t x1, x2, x3;
+        q63_t acc1, acc2, acc3;
+#endif
+
+  /* S->pState buffer contains previous frame (numTaps - 1) samples */
+  /* pStateCur points to the location where the new input data should be written */
+  pStateCur = S->pState + (numTaps - 1U);
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 samples at a time */
+  blkCnt = outBlockSize >> 2U;
+
+  /* Samples loop unrolled by 4 */
+  while (blkCnt > 0U)
+  {
+    /* Copy 4 * decimation factor number of new input samples into the state buffer */
+    i = S->M * 4;
+
+    do
+    {
+      *pStateCur++ = *pSrc++;
+
+    } while (--i);
+
+    /* Set accumulators to zero */
+    acc0 = 0;
+    acc1 = 0;
+    acc2 = 0;
+    acc3 = 0;
+
+    /* Initialize state pointer for all the samples */
+    px0 = pState;
+    px1 = pState + S->M;
+    px2 = pState + 2 * S->M;
+    px3 = pState + 3 * S->M;
+
+    /* Initialize coeff pointer */
+    pb = pCoeffs;
+
+    /* Loop unrolling: Compute 4 taps at a time */
+    tapCnt = numTaps >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read the b[numTaps-1] coefficient */
+      c0 = *(pb++);
+
+      /* Read x[n-numTaps-1] sample for acc0 */
+      x0 = *(px0++);
+      /* Read x[n-numTaps-1] sample for acc1 */
+      x1 = *(px1++);
+      /* Read x[n-numTaps-1] sample for acc2 */
+      x2 = *(px2++);
+      /* Read x[n-numTaps-1] sample for acc3 */
+      x3 = *(px3++);
+
+      /* Perform the multiply-accumulate */
+      acc0 += (q63_t) x0 * c0;
+      acc1 += (q63_t) x1 * c0;
+      acc2 += (q63_t) x2 * c0;
+      acc3 += (q63_t) x3 * c0;
+
+      /* Read the b[numTaps-2] coefficient */
+      c0 = *(pb++);
+
+      /* Read x[n-numTaps-2] sample for acc0, acc1, acc2, acc3 */
+      x0 = *(px0++);
+      x1 = *(px1++);
+      x2 = *(px2++);
+      x3 = *(px3++);
+
+      /* Perform the multiply-accumulate */
+      acc0 += (q63_t) x0 * c0;
+      acc1 += (q63_t) x1 * c0;
+      acc2 += (q63_t) x2 * c0;
+      acc3 += (q63_t) x3 * c0;
+
+      /* Read the b[numTaps-3] coefficient */
+      c0 = *(pb++);
+
+      /* Read x[n-numTaps-3] sample acc0, acc1, acc2, acc3 */
+      x0 = *(px0++);
+      x1 = *(px1++);
+      x2 = *(px2++);
+      x3 = *(px3++);
+
+      /* Perform the multiply-accumulate */
+      acc0 += (q63_t) x0 * c0;
+      acc1 += (q63_t) x1 * c0;
+      acc2 += (q63_t) x2 * c0;
+      acc3 += (q63_t) x3 * c0;
+
+      /* Read the b[numTaps-4] coefficient */
+      c0 = *(pb++);
+
+      /* Read x[n-numTaps-4] sample acc0, acc1, acc2, acc3 */
+      x0 = *(px0++);
+      x1 = *(px1++);
+      x2 = *(px2++);
+      x3 = *(px3++);
+
+      /* Perform the multiply-accumulate */
+      acc0 += (q63_t) x0 * c0;
+      acc1 += (q63_t) x1 * c0;
+      acc2 += (q63_t) x2 * c0;
+      acc3 += (q63_t) x3 * c0;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read coefficients */
+      c0 = *(pb++);
+
+      /* Fetch state variables for acc0, acc1, acc2, acc3 */
+      x0 = *(px0++);
+      x1 = *(px1++);
+      x2 = *(px2++);
+      x3 = *(px3++);
+
+      /* Perform the multiply-accumulate */
+      acc0 += (q63_t) x0 * c0;
+      acc1 += (q63_t) x1 * c0;
+      acc2 += (q63_t) x2 * c0;
+      acc3 += (q63_t) x3 * c0;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Advance the state pointer by the decimation factor
+     * to process the next group of decimation factor number samples */
+    pState = pState + S->M * 4;
+
+    /* The result is in the accumulator, store in the destination buffer. */
+    *pDst++ = (q31_t) (acc0 >> 31);
+    *pDst++ = (q31_t) (acc1 >> 31);
+    *pDst++ = (q31_t) (acc2 >> 31);
+    *pDst++ = (q31_t) (acc3 >> 31);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining samples */
+  blkCnt = outBlockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = outBlockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Copy decimation factor number of new input samples into the state buffer */
+    i = S->M;
+
+    do
+    {
+      *pStateCur++ = *pSrc++;
+
+    } while (--i);
+
+    /* Set accumulator to zero */
+    acc0 = 0;
+
+    /* Initialize state pointer */
+    px0 = pState;
+
+    /* Initialize coeff pointer */
+    pb = pCoeffs;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time */
+    tapCnt = numTaps >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read the b[numTaps-1] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-1] sample */
+      x0 = *px0++;
+
+      /* Perform the multiply-accumulate */
+      acc0 += (q63_t) x0 * c0;
+
+      /* Read the b[numTaps-2] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-2] sample */
+      x0 = *px0++;
+
+      /* Perform the multiply-accumulate */
+      acc0 += (q63_t) x0 * c0;
+
+      /* Read the b[numTaps-3] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-3] sample */
+      x0 = *px0++;
+
+      /* Perform the multiply-accumulate */
+      acc0 += (q63_t) x0 * c0;
+
+      /* Read the b[numTaps-4] coefficient */
+      c0 = *pb++;
+
+      /* Read x[n-numTaps-4] sample */
+      x0 = *px0++;
+
+      /* Perform the multiply-accumulate */
+      acc0 += (q63_t) x0 * c0;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of taps */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Read coefficients */
+      c0 = *pb++;
+
+      /* Fetch 1 state variable */
+      x0 = *px0++;
+
+      /* Perform the multiply-accumulate */
+      acc0 += (q63_t) x0 * c0;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Advance the state pointer by the decimation factor
+     * to process the next group of decimation factor number samples */
+    pState = pState + S->M;
+
+    /* The result is in the accumulator, store in the destination buffer. */
+    *pDst++ = (q31_t) (acc0 >> 31);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.
+     Now copy the last numTaps - 1 samples to the satrt of the state buffer.
+     This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCur = S->pState;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 taps at a time */
+  tapCnt = (numTaps - 1U) >> 2U;
+
+  /* Copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining taps */
+  tapCnt = (numTaps - 1U) % 0x04U;
+
+#else
+
+  /* Initialize tapCnt with number of taps */
+  tapCnt = (numTaps - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  /* Copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+}
+
+/**
+  @} end of FIR_decimate group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_f32.c
new file mode 100644
index 0000000..0531cfe
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_f32.c
@@ -0,0 +1,715 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_f32.c
+ * Description:  Floating-point FIR filter processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @defgroup FIR Finite Impulse Response (FIR) Filters
+
+  This set of functions implements Finite Impulse Response (FIR) filters
+  for Q7, Q15, Q31, and floating-point data types.  Fast versions of Q15 and Q31 are also provided.
+  The functions operate on blocks of input and output data and each call to the function processes
+  <code>blockSize</code> samples through the filter.  <code>pSrc</code> and
+  <code>pDst</code> points to input and output arrays containing <code>blockSize</code> values.
+
+  @par           Algorithm
+                   The FIR filter algorithm is based upon a sequence of multiply-accumulate (MAC) operations.
+                   Each filter coefficient <code>b[n]</code> is multiplied by a state variable which equals a previous input sample <code>x[n]</code>.
+  <pre>
+      y[n] = b[0] * x[n] + b[1] * x[n-1] + b[2] * x[n-2] + ...+ b[numTaps-1] * x[n-numTaps+1]
+  </pre>
+  @par
+                   \image html FIR.GIF "Finite Impulse Response filter"
+  @par
+                   <code>pCoeffs</code> points to a coefficient array of size <code>numTaps</code>.
+                   Coefficients are stored in time reversed order.
+  @par
+  <pre>
+      {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+  </pre>
+  @par
+                   <code>pState</code> points to a state array of size <code>numTaps + blockSize - 1</code>.
+                   Samples in the state buffer are stored in the following order.
+  @par
+  <pre>
+      {x[n-numTaps+1], x[n-numTaps], x[n-numTaps-1], x[n-numTaps-2]....x[0], x[1], ..., x[blockSize-1]}
+  </pre>
+  @par
+                   Note that the length of the state buffer exceeds the length of the coefficient array by <code>blockSize-1</code>.
+                   The increased state buffer length allows circular addressing, which is traditionally used in the FIR filters,
+                   to be avoided and yields a significant speed improvement.
+                   The state variables are updated after each block of data is processed; the coefficients are untouched.
+
+  @par           Instance Structure
+                   The coefficients and state variables for a filter are stored together in an instance data structure.
+                   A separate instance structure must be defined for each filter.
+                   Coefficient arrays may be shared among several instances while state variable arrays cannot be shared.
+                   There are separate instance structure declarations for each of the 4 supported data types.
+
+  @par           Initialization Functions
+                   There is also an associated initialization function for each data type.
+                   The initialization function performs the following operations:
+                   - Sets the values of the internal structure fields.
+                   - Zeros out the values in the state buffer.
+                   To do this manually without calling the init function, assign the follow subfields of the instance structure:
+                   numTaps, pCoeffs, pState. Also set all of the values in pState to zero.
+  @par
+                   Use of the initialization function is optional.
+                   However, if the initialization function is used, then the instance structure cannot be placed into a const data section.
+                   To place an instance structure into a const data section, the instance structure must be manually initialized.
+                   Set the values in the state buffer to zeros before static initialization.
+                   The code below statically initializes each of the 4 different data type filter instance structures
+  <pre>
+      arm_fir_instance_f32 S = {numTaps, pState, pCoeffs};
+      arm_fir_instance_q31 S = {numTaps, pState, pCoeffs};
+      arm_fir_instance_q15 S = {numTaps, pState, pCoeffs};
+      arm_fir_instance_q7 S =  {numTaps, pState, pCoeffs};
+  </pre>
+                   where <code>numTaps</code> is the number of filter coefficients in the filter; <code>pState</code> is the address of the state buffer;
+                   <code>pCoeffs</code> is the address of the coefficient buffer.
+
+  @par           Fixed-Point Behavior
+                   Care must be taken when using the fixed-point versions of the FIR filter functions.
+                   In particular, the overflow and saturation behavior of the accumulator used in each function must be considered.
+                   Refer to the function specific documentation below for usage guidelines.
+ */
+
+/**
+  @addtogroup FIR
+  @{
+ */
+
+/**
+  @brief         Processing function for floating-point FIR filter.
+  @param[in]     S          points to an instance of the floating-point FIR filter structure
+  @param[in]     pSrc       points to the block of input data
+  @param[out]    pDst       points to the block of output data
+  @param[in]     blockSize  number of samples to process
+  @return        none
+ */
+#if defined(ARM_MATH_NEON)
+
+void arm_fir_f32(
+const arm_fir_instance_f32 * S,
+const float32_t * pSrc,
+float32_t * pDst,
+uint32_t blockSize)
+{
+   float32_t *pState = S->pState;                 /* State pointer */
+   const float32_t *pCoeffs = S->pCoeffs;         /* Coefficient pointer */
+   float32_t *pStateCurnt;                        /* Points to the current sample of the state */
+   float32_t *px;                                 /* Temporary pointers for state buffer */
+   const float32_t *pb;                           /* Temporary pointers for coefficient buffer */
+   uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+   uint32_t i, tapCnt, blkCnt;                    /* Loop counters */
+
+   float32x4_t accv0,accv1,samples0,samples1,x0,x1,x2,xa,xb,x,b,accv;
+   uint32x4_t x0_u,x1_u,x2_u,xa_u,xb_u;
+   float32_t acc;
+
+   /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
+   /* pStateCurnt points to the location where the new input data should be written */
+   pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+   /* Loop unrolling */
+   blkCnt = blockSize >> 3;
+
+   while (blkCnt > 0U)
+   {
+      /* Copy 8 samples at a time into state buffers */
+      samples0 = vld1q_f32(pSrc);
+      vst1q_f32(pStateCurnt,samples0);
+
+      pStateCurnt += 4;
+      pSrc += 4 ;
+
+      samples1 = vld1q_f32(pSrc);
+      vst1q_f32(pStateCurnt,samples1);
+
+      pStateCurnt += 4;
+      pSrc += 4 ;
+
+      /* Set the accumulators to zero */
+      accv0 = vdupq_n_f32(0);
+      accv1 = vdupq_n_f32(0);
+
+      /* Initialize state pointer */
+      px = pState;
+
+      /* Initialize coefficient pointer */
+      pb = pCoeffs;
+
+      /* Loop unroling */
+      i = numTaps >> 2;
+
+      /* Perform the multiply-accumulates */
+      x0 = vld1q_f32(px);
+      x1 = vld1q_f32(px + 4);
+
+      while(i > 0)
+      {
+         /* acc =  b[numTaps-1] * x[n-numTaps-1] + b[numTaps-2] * x[n-numTaps-2] + b[numTaps-3] * x[n-numTaps-3] +...+ b[0] * x[0] */
+         x2 = vld1q_f32(px + 8);
+         b = vld1q_f32(pb);
+         xa = x0;
+         xb = x1;
+         accv0 = vmlaq_n_f32(accv0,xa,b[0]);
+         accv1 = vmlaq_n_f32(accv1,xb,b[0]);
+
+         xa = vextq_f32(x0,x1,1);
+         xb = vextq_f32(x1,x2,1);
+         
+	 accv0 = vmlaq_n_f32(accv0,xa,b[1]);
+         accv1 = vmlaq_n_f32(accv1,xb,b[1]);
+
+	 xa = vextq_f32(x0,x1,2);
+         xb = vextq_f32(x1,x2,2);
+
+         accv0 = vmlaq_n_f32(accv0,xa,b[2]);
+         accv1 = vmlaq_n_f32(accv1,xb,b[2]);
+
+	 xa = vextq_f32(x0,x1,3);
+	 xb = vextq_f32(x1,x2,3);
+         
+ 	 accv0 = vmlaq_n_f32(accv0,xa,b[3]);
+         accv1 = vmlaq_n_f32(accv1,xb,b[3]);
+
+         pb += 4;
+         x0 = x1;
+         x1 = x2;
+         px += 4;
+         i--;
+
+      }
+
+      /* Tail */
+      i = numTaps & 3;
+      x2 = vld1q_f32(px + 8);
+
+      /* Perform the multiply-accumulates */
+      switch(i)
+      {
+         case 3:
+         {
+           accv0 = vmlaq_n_f32(accv0,x0,*pb);
+           accv1 = vmlaq_n_f32(accv1,x1,*pb);
+
+           pb++;
+
+	   xa = vextq_f32(x0,x1,1);
+	   xb = vextq_f32(x1,x2,1);
+
+           accv0 = vmlaq_n_f32(accv0,xa,*pb);
+           accv1 = vmlaq_n_f32(accv1,xb,*pb);
+
+           pb++;
+
+           xa = vextq_f32(x0,x1,2);
+           xb = vextq_f32(x1,x2,2);
+           
+	   accv0 = vmlaq_n_f32(accv0,xa,*pb);
+           accv1 = vmlaq_n_f32(accv1,xb,*pb);
+
+         }
+         break;
+         case 2:
+         {
+           accv0 = vmlaq_n_f32(accv0,x0,*pb);
+           accv1 = vmlaq_n_f32(accv1,x1,*pb);
+
+           pb++;
+
+           xa = vextq_f32(x0,x1,1);
+           xb = vextq_f32(x1,x2,1);
+           
+	   accv0 = vmlaq_n_f32(accv0,xa,*pb);
+           accv1 = vmlaq_n_f32(accv1,xb,*pb);
+
+         }
+         break;
+         case 1:
+         {
+           
+           accv0 = vmlaq_n_f32(accv0,x0,*pb);
+           accv1 = vmlaq_n_f32(accv1,x1,*pb);
+
+         }
+         break;
+         default:
+         break;
+      }
+
+      /* The result is stored in the destination buffer. */
+      vst1q_f32(pDst,accv0);
+      pDst += 4;
+      vst1q_f32(pDst,accv1);
+      pDst += 4;
+
+      /* Advance state pointer by 8 for the next 8 samples */
+      pState = pState + 8;
+
+      blkCnt--;
+   }
+
+   /* Tail */
+   blkCnt = blockSize & 0x7;
+
+   while (blkCnt > 0U)
+   {
+      /* Copy one sample at a time into state buffer */
+      *pStateCurnt++ = *pSrc++;
+
+      /* Set the accumulator to zero */
+      acc = 0.0f;
+
+      /* Initialize state pointer */
+      px = pState;
+
+      /* Initialize Coefficient pointer */
+      pb = pCoeffs;
+
+      i = numTaps;
+
+      /* Perform the multiply-accumulates */
+      do
+      {
+         /* acc =  b[numTaps-1] * x[n-numTaps-1] + b[numTaps-2] * x[n-numTaps-2] + b[numTaps-3] * x[n-numTaps-3] +...+ b[0] * x[0] */
+         acc += *px++ * *pb++;
+         i--;
+
+      } while (i > 0U);
+
+      /* The result is stored in the destination buffer. */
+      *pDst++ = acc;
+
+      /* Advance state pointer by 1 for the next sample */
+      pState = pState + 1;
+
+      blkCnt--;
+   }
+
+   /* Processing is complete.
+   ** Now copy the last numTaps - 1 samples to the starting of the state buffer.
+   ** This prepares the state buffer for the next function call. */
+
+   /* Points to the start of the state buffer */
+   pStateCurnt = S->pState;
+
+   /* Copy numTaps number of values */
+   tapCnt = numTaps - 1U;
+
+   /* Copy data */
+   while (tapCnt > 0U)
+   {
+      *pStateCurnt++ = *pState++;
+
+      /* Decrement the loop counter */
+      tapCnt--;
+   }
+
+}
+#else
+void arm_fir_f32(
+  const arm_fir_instance_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize)
+{
+        float32_t *pState = S->pState;                 /* State pointer */
+  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+        float32_t *pStateCurnt;                        /* Points to the current sample of the state */
+        float32_t *px;                                 /* Temporary pointer for state buffer */
+  const float32_t *pb;                                 /* Temporary pointer for coefficient buffer */
+        float32_t acc0;                                /* Accumulator */
+        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+        uint32_t i, tapCnt, blkCnt;                    /* Loop counters */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        float32_t acc1, acc2, acc3, acc4, acc5, acc6, acc7;     /* Accumulators */
+        float32_t x0, x1, x2, x3, x4, x5, x6, x7;               /* Temporary variables to hold state values */
+        float32_t c0;                                           /* Temporary variable to hold coefficient value */
+#endif
+
+  /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 8 output values simultaneously.
+   * The variables acc0 ... acc7 hold output values that are being computed:
+   *
+   *    acc0 =  b[numTaps-1] * x[n-numTaps-1] + b[numTaps-2] * x[n-numTaps-2] + b[numTaps-3] * x[n-numTaps-3] +...+ b[0] * x[0]
+   *    acc1 =  b[numTaps-1] * x[n-numTaps]   + b[numTaps-2] * x[n-numTaps-1] + b[numTaps-3] * x[n-numTaps-2] +...+ b[0] * x[1]
+   *    acc2 =  b[numTaps-1] * x[n-numTaps+1] + b[numTaps-2] * x[n-numTaps]   + b[numTaps-3] * x[n-numTaps-1] +...+ b[0] * x[2]
+   *    acc3 =  b[numTaps-1] * x[n-numTaps+2] + b[numTaps-2] * x[n-numTaps+1] + b[numTaps-3] * x[n-numTaps]   +...+ b[0] * x[3]
+   */
+
+  blkCnt = blockSize >> 3U;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy 4 new input samples into the state buffer. */
+    *pStateCurnt++ = *pSrc++;
+    *pStateCurnt++ = *pSrc++;
+    *pStateCurnt++ = *pSrc++;
+    *pStateCurnt++ = *pSrc++;
+
+    /* Set all accumulators to zero */
+    acc0 = 0.0f;
+    acc1 = 0.0f;
+    acc2 = 0.0f;
+    acc3 = 0.0f;
+    acc4 = 0.0f;
+    acc5 = 0.0f;
+    acc6 = 0.0f;
+    acc7 = 0.0f;
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* Initialize coefficient pointer */
+    pb = pCoeffs;
+
+    /* This is separated from the others to avoid
+     * a call to __aeabi_memmove which would be slower
+     */
+    *pStateCurnt++ = *pSrc++;
+    *pStateCurnt++ = *pSrc++;
+    *pStateCurnt++ = *pSrc++;
+    *pStateCurnt++ = *pSrc++;
+
+    /* Read the first 7 samples from the state buffer:  x[n-numTaps], x[n-numTaps-1], x[n-numTaps-2] */
+    x0 = *px++;
+    x1 = *px++;
+    x2 = *px++;
+    x3 = *px++;
+    x4 = *px++;
+    x5 = *px++;
+    x6 = *px++;
+
+    /* Loop unrolling: process 8 taps at a time. */
+    tapCnt = numTaps >> 3U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read the b[numTaps-1] coefficient */
+      c0 = *(pb++);
+
+      /* Read x[n-numTaps-3] sample */
+      x7 = *(px++);
+
+      /* acc0 +=  b[numTaps-1] * x[n-numTaps] */
+      acc0 += x0 * c0;
+
+      /* acc1 +=  b[numTaps-1] * x[n-numTaps-1] */
+      acc1 += x1 * c0;
+
+      /* acc2 +=  b[numTaps-1] * x[n-numTaps-2] */
+      acc2 += x2 * c0;
+
+      /* acc3 +=  b[numTaps-1] * x[n-numTaps-3] */
+      acc3 += x3 * c0;
+
+      /* acc4 +=  b[numTaps-1] * x[n-numTaps-4] */
+      acc4 += x4 * c0;
+
+      /* acc1 +=  b[numTaps-1] * x[n-numTaps-5] */
+      acc5 += x5 * c0;
+
+      /* acc2 +=  b[numTaps-1] * x[n-numTaps-6] */
+      acc6 += x6 * c0;
+
+      /* acc3 +=  b[numTaps-1] * x[n-numTaps-7] */
+      acc7 += x7 * c0;
+
+      /* Read the b[numTaps-2] coefficient */
+      c0 = *(pb++);
+
+      /* Read x[n-numTaps-4] sample */
+      x0 = *(px++);
+
+      /* Perform the multiply-accumulate */
+      acc0 += x1 * c0;
+      acc1 += x2 * c0;
+      acc2 += x3 * c0;
+      acc3 += x4 * c0;
+      acc4 += x5 * c0;
+      acc5 += x6 * c0;
+      acc6 += x7 * c0;
+      acc7 += x0 * c0;
+
+      /* Read the b[numTaps-3] coefficient */
+      c0 = *(pb++);
+
+      /* Read x[n-numTaps-5] sample */
+      x1 = *(px++);
+
+      /* Perform the multiply-accumulates */
+      acc0 += x2 * c0;
+      acc1 += x3 * c0;
+      acc2 += x4 * c0;
+      acc3 += x5 * c0;
+      acc4 += x6 * c0;
+      acc5 += x7 * c0;
+      acc6 += x0 * c0;
+      acc7 += x1 * c0;
+
+      /* Read the b[numTaps-4] coefficient */
+      c0 = *(pb++);
+
+      /* Read x[n-numTaps-6] sample */
+      x2 = *(px++);
+
+      /* Perform the multiply-accumulates */
+      acc0 += x3 * c0;
+      acc1 += x4 * c0;
+      acc2 += x5 * c0;
+      acc3 += x6 * c0;
+      acc4 += x7 * c0;
+      acc5 += x0 * c0;
+      acc6 += x1 * c0;
+      acc7 += x2 * c0;
+
+      /* Read the b[numTaps-4] coefficient */
+      c0 = *(pb++);
+
+      /* Read x[n-numTaps-6] sample */
+      x3 = *(px++);
+      /* Perform the multiply-accumulates */
+      acc0 += x4 * c0;
+      acc1 += x5 * c0;
+      acc2 += x6 * c0;
+      acc3 += x7 * c0;
+      acc4 += x0 * c0;
+      acc5 += x1 * c0;
+      acc6 += x2 * c0;
+      acc7 += x3 * c0;
+
+      /* Read the b[numTaps-4] coefficient */
+      c0 = *(pb++);
+
+      /* Read x[n-numTaps-6] sample */
+      x4 = *(px++);
+
+      /* Perform the multiply-accumulates */
+      acc0 += x5 * c0;
+      acc1 += x6 * c0;
+      acc2 += x7 * c0;
+      acc3 += x0 * c0;
+      acc4 += x1 * c0;
+      acc5 += x2 * c0;
+      acc6 += x3 * c0;
+      acc7 += x4 * c0;
+
+      /* Read the b[numTaps-4] coefficient */
+      c0 = *(pb++);
+
+      /* Read x[n-numTaps-6] sample */
+      x5 = *(px++);
+
+      /* Perform the multiply-accumulates */
+      acc0 += x6 * c0;
+      acc1 += x7 * c0;
+      acc2 += x0 * c0;
+      acc3 += x1 * c0;
+      acc4 += x2 * c0;
+      acc5 += x3 * c0;
+      acc6 += x4 * c0;
+      acc7 += x5 * c0;
+
+      /* Read the b[numTaps-4] coefficient */
+      c0 = *(pb++);
+
+      /* Read x[n-numTaps-6] sample */
+      x6 = *(px++);
+
+      /* Perform the multiply-accumulates */
+      acc0 += x7 * c0;
+      acc1 += x0 * c0;
+      acc2 += x1 * c0;
+      acc3 += x2 * c0;
+      acc4 += x3 * c0;
+      acc5 += x4 * c0;
+      acc6 += x5 * c0;
+      acc7 += x6 * c0;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    tapCnt = numTaps % 0x8U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read coefficients */
+      c0 = *(pb++);
+
+      /* Fetch 1 state variable */
+      x7 = *(px++);
+
+      /* Perform the multiply-accumulates */
+      acc0 += x0 * c0;
+      acc1 += x1 * c0;
+      acc2 += x2 * c0;
+      acc3 += x3 * c0;
+      acc4 += x4 * c0;
+      acc5 += x5 * c0;
+      acc6 += x6 * c0;
+      acc7 += x7 * c0;
+
+      /* Reuse the present sample states for next sample */
+      x0 = x1;
+      x1 = x2;
+      x2 = x3;
+      x3 = x4;
+      x4 = x5;
+      x5 = x6;
+      x6 = x7;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Advance the state pointer by 8 to process the next group of 8 samples */
+    pState = pState + 8;
+
+    /* The results in the 8 accumulators, store in the destination buffer. */
+    *pDst++ = acc0;
+    *pDst++ = acc1;
+    *pDst++ = acc2;
+    *pDst++ = acc3;
+    *pDst++ = acc4;
+    *pDst++ = acc5;
+    *pDst++ = acc6;
+    *pDst++ = acc7;
+
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining output samples */
+  blkCnt = blockSize % 0x8U;
+
+#else
+
+  /* Initialize blkCnt with number of taps */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Copy one sample at a time into state buffer */
+    *pStateCurnt++ = *pSrc++;
+
+    /* Set the accumulator to zero */
+    acc0 = 0.0f;
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* Initialize Coefficient pointer */
+    pb = pCoeffs;
+
+    i = numTaps;
+
+    /* Perform the multiply-accumulates */
+    do
+    {
+      /* acc =  b[numTaps-1] * x[n-numTaps-1] + b[numTaps-2] * x[n-numTaps-2] + b[numTaps-3] * x[n-numTaps-3] +...+ b[0] * x[0] */
+      acc0 += *px++ * *pb++;
+
+      i--;
+    } while (i > 0U);
+
+    /* Store result in destination buffer. */
+    *pDst++ = acc0;
+
+    /* Advance state pointer by 1 for the next sample */
+    pState = pState + 1U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.
+     Now copy the last numTaps - 1 samples to the start of the state buffer.
+     This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCurnt = S->pState;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 taps at a time */
+  tapCnt = (numTaps - 1U) >> 2U;
+
+  /* Copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Calculate remaining number of copies */
+  tapCnt = (numTaps - 1U) % 0x4U;
+
+#else
+
+  /* Initialize tapCnt with number of taps */
+  tapCnt = (numTaps - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  /* Copy remaining data */
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+}
+
+#endif /* #if defined(ARM_MATH_NEON) */
+/**
+* @} end of FIR group
+*/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_fast_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_fast_q15.c
new file mode 100644
index 0000000..5f8df95
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_fast_q15.c
@@ -0,0 +1,332 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_fast_q15.c
+ * Description:  Q15 Fast FIR filter processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q15 FIR filter (fast version).
+  @param[in]     S          points to an instance of the Q15 FIR filter structure
+  @param[in]     pSrc       points to the block of input data
+  @param[out]    pDst       points to the block of output data
+  @param[in]     blockSize  number of samples to process
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   This fast version uses a 32-bit accumulator with 2.30 format.
+                   The accumulator maintains full precision of the intermediate multiplication results but provides only a single guard bit.
+                   Thus, if the accumulator result overflows it wraps around and distorts the result.
+                   In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bits.
+                   The 2.30 accumulator is then truncated to 2.15 format and saturated to yield the 1.15 result.
+
+  @remark
+                   Refer to \ref arm_fir_q15() for a slower implementation of this function which uses 64-bit accumulation to avoid wrap around distortion.  Both the slow and the fast versions use the same instance structure.
+                   Use function \ref arm_fir_init_q15() to initialize the filter structure.
+ */
+
+void arm_fir_fast_q15(
+  const arm_fir_instance_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+        q15_t *pState = S->pState;                     /* State pointer */
+  const q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q15_t *pStateCurnt;                            /* Points to the current sample of the state */
+        q15_t *px;                                     /* Temporary pointer for state buffer */
+  const q15_t *pb;                                     /* Temporary pointer for coefficient buffer */
+        q31_t acc0;                                    /* Accumulators */
+        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+        uint32_t tapCnt, blkCnt;                       /* Loop counters */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q31_t acc1, acc2, acc3;                        /* Accumulators */
+        q31_t x0, x1, x2, c0;                          /* Temporary variables to hold state and coefficient values */
+#endif
+
+  /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 output values simultaneously.
+   * The variables acc0 ... acc3 hold output values that are being computed:
+   *
+   *    acc0 =  b[numTaps-1] * x[n-numTaps-1] + b[numTaps-2] * x[n-numTaps-2] + b[numTaps-3] * x[n-numTaps-3] +...+ b[0] * x[0]
+   *    acc1 =  b[numTaps-1] * x[n-numTaps]   + b[numTaps-2] * x[n-numTaps-1] + b[numTaps-3] * x[n-numTaps-2] +...+ b[0] * x[1]
+   *    acc2 =  b[numTaps-1] * x[n-numTaps+1] + b[numTaps-2] * x[n-numTaps]   + b[numTaps-3] * x[n-numTaps-1] +...+ b[0] * x[2]
+   *    acc3 =  b[numTaps-1] * x[n-numTaps+2] + b[numTaps-2] * x[n-numTaps+1] + b[numTaps-3] * x[n-numTaps]   +...+ b[0] * x[3]
+   */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy 4 new input samples into the state buffer. */
+    *pStateCurnt++ = *pSrc++;
+    *pStateCurnt++ = *pSrc++;
+    *pStateCurnt++ = *pSrc++;
+    *pStateCurnt++ = *pSrc++;
+
+    /* Set all accumulators to zero */
+    acc0 = 0;
+    acc1 = 0;
+    acc2 = 0;
+    acc3 = 0;
+
+    /* Typecast q15_t pointer to q31_t pointer for state reading in q31_t */
+    px = pState;
+
+    /* Typecast q15_t pointer to q31_t pointer for coefficient reading in q31_t */
+    pb = pCoeffs;
+
+    /* Read the first two samples from the state buffer:  x[n-N], x[n-N-1] */
+    x0 = read_q15x2_ia (&px);
+
+    /* Read the third and forth samples from the state buffer: x[n-N-2], x[n-N-3] */
+    x2 = read_q15x2_ia (&px);
+
+    /* Loop over the number of taps.  Unroll by a factor of 4.
+       Repeat until we've computed numTaps-(numTaps%4) coefficients. */
+    tapCnt = numTaps >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read the first two coefficients using SIMD:  b[N] and b[N-1] coefficients */
+      c0 = read_q15x2_ia ((q15_t **) &pb);
+
+      /* acc0 +=  b[N] * x[n-N] + b[N-1] * x[n-N-1] */
+      acc0 = __SMLAD(x0, c0, acc0);
+
+      /* acc2 +=  b[N] * x[n-N-2] + b[N-1] * x[n-N-3] */
+      acc2 = __SMLAD(x2, c0, acc2);
+
+      /* pack  x[n-N-1] and x[n-N-2] */
+#ifndef ARM_MATH_BIG_ENDIAN
+      x1 = __PKHBT(x2, x0, 0);
+#else
+      x1 = __PKHBT(x0, x2, 0);
+#endif
+
+      /* Read state x[n-N-4], x[n-N-5] */
+      x0 = read_q15x2_ia (&px);
+
+      /* acc1 +=  b[N] * x[n-N-1] + b[N-1] * x[n-N-2] */
+      acc1 = __SMLADX(x1, c0, acc1);
+
+      /* pack  x[n-N-3] and x[n-N-4] */
+#ifndef ARM_MATH_BIG_ENDIAN
+      x1 = __PKHBT(x0, x2, 0);
+#else
+      x1 = __PKHBT(x2, x0, 0);
+#endif
+
+      /* acc3 +=  b[N] * x[n-N-3] + b[N-1] * x[n-N-4] */
+      acc3 = __SMLADX(x1, c0, acc3);
+
+      /* Read coefficients b[N-2], b[N-3] */
+      c0 = read_q15x2_ia ((q15_t **) &pb);
+
+      /* acc0 +=  b[N-2] * x[n-N-2] + b[N-3] * x[n-N-3] */
+      acc0 = __SMLAD(x2, c0, acc0);
+
+      /* Read state x[n-N-6], x[n-N-7] with offset */
+      x2 = read_q15x2_ia (&px);
+
+      /* acc2 +=  b[N-2] * x[n-N-4] + b[N-3] * x[n-N-5] */
+      acc2 = __SMLAD(x0, c0, acc2);
+
+      /* acc1 +=  b[N-2] * x[n-N-3] + b[N-3] * x[n-N-4] */
+      acc1 = __SMLADX(x1, c0, acc1);
+
+      /* pack  x[n-N-5] and x[n-N-6] */
+#ifndef ARM_MATH_BIG_ENDIAN
+      x1 = __PKHBT(x2, x0, 0);
+#else
+      x1 = __PKHBT(x0, x2, 0);
+#endif
+
+      /* acc3 +=  b[N-2] * x[n-N-5] + b[N-3] * x[n-N-6] */
+      acc3 = __SMLADX(x1, c0, acc3);
+
+      /* Decrement tap count */
+      tapCnt--;
+    }
+
+    /* If the filter length is not a multiple of 4, compute the remaining filter taps.
+       This is always be 2 taps since the filter length is even. */
+    if ((numTaps & 0x3U) != 0U)
+    {
+      /* Read last two coefficients */
+      c0 = read_q15x2_ia ((q15_t **) &pb);
+
+      /* Perform the multiply-accumulates */
+      acc0 = __SMLAD(x0, c0, acc0);
+      acc2 = __SMLAD(x2, c0, acc2);
+
+      /* pack state variables */
+#ifndef ARM_MATH_BIG_ENDIAN
+      x1 = __PKHBT(x2, x0, 0);
+#else
+      x1 = __PKHBT(x0, x2, 0);
+#endif
+
+      /* Read last state variables */
+      x0 = read_q15x2 (px);
+
+      /* Perform the multiply-accumulates */
+      acc1 = __SMLADX(x1, c0, acc1);
+
+      /* pack state variables */
+#ifndef ARM_MATH_BIG_ENDIAN
+      x1 = __PKHBT(x0, x2, 0);
+#else
+      x1 = __PKHBT(x2, x0, 0);
+#endif
+
+      /* Perform the multiply-accumulates */
+      acc3 = __SMLADX(x1, c0, acc3);
+    }
+
+    /* The results in the 4 accumulators are in 2.30 format. Convert to 1.15 with saturation.
+       Then store the 4 outputs in the destination buffer. */
+#ifndef ARM_MATH_BIG_ENDIAN
+    write_q15x2_ia (&pDst, __PKHBT(__SSAT((acc0 >> 15), 16), __SSAT((acc1 >> 15), 16), 16));
+    write_q15x2_ia (&pDst, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
+#else
+    write_q15x2_ia (&pDst, __PKHBT(__SSAT((acc1 >> 15), 16), __SSAT((acc0 >> 15), 16), 16));
+    write_q15x2_ia (&pDst, __PKHBT(__SSAT((acc3 >> 15), 16), __SSAT((acc2 >> 15), 16), 16));
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    /* Advance the state pointer by 4 to process the next group of 4 samples */
+    pState = pState + 4U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining output samples */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of taps */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Copy two samples into state buffer */
+    *pStateCurnt++ = *pSrc++;
+
+    /* Set the accumulator to zero */
+    acc0 = 0;
+
+    /* Use SIMD to hold states and coefficients */
+    px = pState;
+    pb = pCoeffs;
+
+    tapCnt = numTaps >> 1U;
+
+    do
+    {
+      acc0 += (q31_t) *px++ * *pb++;
+	  acc0 += (q31_t) *px++ * *pb++;
+
+      tapCnt--;
+    }
+    while (tapCnt > 0U);
+
+    /* The result is in 2.30 format. Convert to 1.15 with saturation.
+       Then store the output in the destination buffer. */
+    *pDst++ = (q15_t) (__SSAT((acc0 >> 15), 16));
+
+    /* Advance state pointer by 1 for the next sample */
+    pState = pState + 1U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.
+     Now copy the last numTaps - 1 samples to the start of the state buffer.
+     This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCurnt = S->pState;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 taps at a time */
+  tapCnt = (numTaps - 1U) >> 2U;
+
+  /* Copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Calculate remaining number of copies */
+  tapCnt = (numTaps - 1U) % 0x4U;
+
+#else
+
+  /* Initialize tapCnt with number of taps */
+  tapCnt = (numTaps - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  /* Copy remaining data */
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+}
+
+/**
+  @} end of FIR group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_fast_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_fast_q31.c
new file mode 100644
index 0000000..513cb72
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_fast_q31.c
@@ -0,0 +1,324 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_fast_q31.c
+ * Description:  Processing function for the Q31 Fast FIR filter
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q31 FIR filter (fast version).
+  @param[in]     S          points to an instance of the Q31 structure
+  @param[in]     pSrc       points to the block of input data
+  @param[out]    pDst       points to the block of output data
+  @param[in]     blockSize  number of samples to process
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   This function is optimized for speed at the expense of fixed-point precision and overflow protection.
+                   The result of each 1.31 x 1.31 multiplication is truncated to 2.30 format.
+                   These intermediate results are added to a 2.30 accumulator.
+                   Finally, the accumulator is saturated and converted to a 1.31 result.
+                   The fast version has the same overflow behavior as the standard version and provides less precision since it discards the low 32 bits of each multiplication result.
+                   In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bits.
+
+ @remark
+                   Refer to \ref arm_fir_q31() for a slower implementation of this function which uses a 64-bit accumulator to provide higher precision.  Both the slow and the fast versions use the same instance structure.
+                   Use function \ref arm_fir_init_q31() to initialize the filter structure.
+ */
+
+IAR_ONLY_LOW_OPTIMIZATION_ENTER
+void arm_fir_fast_q31(
+  const arm_fir_instance_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+        q31_t *pState = S->pState;                     /* State pointer */
+  const q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q31_t *pStateCurnt;                            /* Points to the current sample of the state */
+        q31_t *px;                                     /* Temporary pointer for state buffer */
+  const q31_t *pb;                                     /* Temporary pointer for coefficient buffer */
+        q31_t acc0;                                    /* Accumulators */
+        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+        uint32_t i, tapCnt, blkCnt;                    /* Loop counters */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q31_t acc1, acc2, acc3;                        /* Accumulators */
+        q31_t x0, x1, x2, x3, c0;                      /* Temporary variables to hold state and coefficient values */
+#endif
+
+  /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 output values simultaneously.
+   * The variables acc0 ... acc3 hold output values that are being computed:
+   *
+   *    acc0 =  b[numTaps-1] * x[n-numTaps-1] + b[numTaps-2] * x[n-numTaps-2] + b[numTaps-3] * x[n-numTaps-3] +...+ b[0] * x[0]
+   *    acc1 =  b[numTaps-1] * x[n-numTaps]   + b[numTaps-2] * x[n-numTaps-1] + b[numTaps-3] * x[n-numTaps-2] +...+ b[0] * x[1]
+   *    acc2 =  b[numTaps-1] * x[n-numTaps+1] + b[numTaps-2] * x[n-numTaps]   + b[numTaps-3] * x[n-numTaps-1] +...+ b[0] * x[2]
+   *    acc3 =  b[numTaps-1] * x[n-numTaps+2] + b[numTaps-2] * x[n-numTaps+1] + b[numTaps-3] * x[n-numTaps]   +...+ b[0] * x[3]
+   */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy 4 new input samples into the state buffer. */
+    *pStateCurnt++ = *pSrc++;
+    *pStateCurnt++ = *pSrc++;
+    *pStateCurnt++ = *pSrc++;
+    *pStateCurnt++ = *pSrc++;
+
+    /* Set all accumulators to zero */
+    acc0 = 0;
+    acc1 = 0;
+    acc2 = 0;
+    acc3 = 0;
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* Initialize coefficient pointer */
+    pb = pCoeffs;
+
+    /* Read the first 3 samples from the state buffer:
+     *  x[n-numTaps], x[n-numTaps-1], x[n-numTaps-2] */
+    x0 = *px++;
+    x1 = *px++;
+    x2 = *px++;
+
+    /* Loop unrolling. Process 4 taps at a time. */
+    tapCnt = numTaps >> 2U;
+
+    /* Loop over the number of taps.  Unroll by a factor of 4.
+       Repeat until we've computed numTaps-4 coefficients. */
+    while (tapCnt > 0U)
+    {
+      /* Read the b[numTaps] coefficient */
+      c0 = *pb;
+
+      /* Read x[n-numTaps-3] sample */
+      x3 = *px;
+
+      /* acc0 +=  b[numTaps] * x[n-numTaps] */
+      multAcc_32x32_keep32_R(acc0, x0, c0);
+
+      /* acc1 +=  b[numTaps] * x[n-numTaps-1] */
+      multAcc_32x32_keep32_R(acc1, x1, c0);
+
+      /* acc2 +=  b[numTaps] * x[n-numTaps-2] */
+      multAcc_32x32_keep32_R(acc2, x2, c0);
+
+      /* acc3 +=  b[numTaps] * x[n-numTaps-3] */
+      multAcc_32x32_keep32_R(acc3, x3, c0);
+
+      /* Read the b[numTaps-1] coefficient */
+      c0 = *(pb + 1U);
+
+      /* Read x[n-numTaps-4] sample */
+      x0 = *(px + 1U);
+
+      /* Perform the multiply-accumulates */
+      multAcc_32x32_keep32_R(acc0, x1, c0);
+      multAcc_32x32_keep32_R(acc1, x2, c0);
+      multAcc_32x32_keep32_R(acc2, x3, c0);
+      multAcc_32x32_keep32_R(acc3, x0, c0);
+
+      /* Read the b[numTaps-2] coefficient */
+      c0 = *(pb + 2U);
+
+      /* Read x[n-numTaps-5] sample */
+      x1 = *(px + 2U);
+
+      /* Perform the multiply-accumulates */
+      multAcc_32x32_keep32_R(acc0, x2, c0);
+      multAcc_32x32_keep32_R(acc1, x3, c0);
+      multAcc_32x32_keep32_R(acc2, x0, c0);
+      multAcc_32x32_keep32_R(acc3, x1, c0);
+
+      /* Read the b[numTaps-3] coefficients */
+      c0 = *(pb + 3U);
+
+      /* Read x[n-numTaps-6] sample */
+      x2 = *(px + 3U);
+
+      /* Perform the multiply-accumulates */
+      multAcc_32x32_keep32_R(acc0, x3, c0);
+      multAcc_32x32_keep32_R(acc1, x0, c0);
+      multAcc_32x32_keep32_R(acc2, x1, c0);
+      multAcc_32x32_keep32_R(acc3, x2, c0);
+
+      /* update coefficient pointer */
+      pb += 4U;
+      px += 4U;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
+    tapCnt = numTaps % 0x4U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read coefficients */
+      c0 = *(pb++);
+
+      /* Fetch 1 state variable */
+      x3 = *(px++);
+
+      /* Perform the multiply-accumulates */
+      multAcc_32x32_keep32_R(acc0, x0, c0);
+      multAcc_32x32_keep32_R(acc1, x1, c0);
+      multAcc_32x32_keep32_R(acc2, x2, c0);
+      multAcc_32x32_keep32_R(acc3, x3, c0);
+
+      /* Reuse the present sample states for next sample */
+      x0 = x1;
+      x1 = x2;
+      x2 = x3;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* The results in the 4 accumulators are in 2.30 format. Convert to 1.31
+       Then store the 4 outputs in the destination buffer. */
+    *pDst++ = (q31_t) (acc0 << 1);
+    *pDst++ = (q31_t) (acc1 << 1);
+    *pDst++ = (q31_t) (acc2 << 1);
+    *pDst++ = (q31_t) (acc3 << 1);
+
+    /* Advance the state pointer by 4 to process the next group of 4 samples */
+    pState = pState + 4U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining output samples */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of taps */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Copy one sample at a time into state buffer */
+    *pStateCurnt++ = *pSrc++;
+
+    /* Set the accumulator to zero */
+    acc0 = 0;
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* Initialize Coefficient pointer */
+    pb = pCoeffs;
+
+    i = numTaps;
+
+    /* Perform the multiply-accumulates */
+    do
+    {
+      multAcc_32x32_keep32_R(acc0, (*px++), (*pb++));
+      i--;
+    } while (i > 0U);
+
+    /* The result is in 2.30 format. Convert to 1.31
+       Then store the output in the destination buffer. */
+    *pDst++ = (q31_t) (acc0 << 1);
+
+    /* Advance state pointer by 1 for the next sample */
+    pState = pState + 1U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.
+     Now copy the last numTaps - 1 samples to the start of the state buffer.
+     This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCurnt = S->pState;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 taps at a time */
+  tapCnt = (numTaps - 1U) >> 2U;
+
+  /* Copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Calculate remaining number of copies */
+  tapCnt = (numTaps - 1U) % 0x4U;
+
+#else
+
+  /* Initialize tapCnt with number of taps */
+  tapCnt = (numTaps - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  /* Copy remaining data */
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement the loop counter */
+    tapCnt--;
+  }
+
+}
+IAR_ONLY_LOW_OPTIMIZATION_EXIT
+/**
+  @} end of FIR group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_init_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_init_f32.c
new file mode 100644
index 0000000..02e82ad
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_init_f32.c
@@ -0,0 +1,81 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_init_f32.c
+ * Description:  Floating-point FIR filter initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR
+  @{
+ */
+
+/**
+  @brief         Initialization function for the floating-point FIR filter.
+  @param[in,out] S          points to an instance of the floating-point FIR filter structure
+  @param[in] 	 numTaps    number of filter coefficients in the filter
+  @param[in]     pCoeffs    points to the filter coefficients buffer
+  @param[in]     pState     points to the state buffer
+  @param[in]     blockSize  number of samples processed per call
+  @return        none
+
+  @par           Details
+                   <code>pCoeffs</code> points to the array of filter coefficients stored in time reversed order:
+  <pre>
+      {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+  </pre>
+  @par
+                   <code>pState</code> points to the array of state variables.
+                   <code>pState</code> is of length <code>numTaps+blockSize-1</code> samples, where <code>blockSize</code> is the number of input samples processed by each call to <code>arm_fir_f32()</code>.
+ */
+
+void arm_fir_init_f32(
+        arm_fir_instance_f32 * S,
+        uint16_t numTaps,
+  const float32_t * pCoeffs,
+        float32_t * pState,
+        uint32_t blockSize)
+{
+  /* Assign filter taps */
+  S->numTaps = numTaps;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Clear state buffer. The size is always (blockSize + numTaps - 1) */
+  memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(float32_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+}
+
+/**
+  @} end of FIR group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_init_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_init_q15.c
new file mode 100644
index 0000000..a5b2d06
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_init_q15.c
@@ -0,0 +1,137 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_init_q15.c
+ * Description:  Q15 FIR filter initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q15 FIR filter.
+  @param[in,out] S          points to an instance of the Q15 FIR filter structure.
+  @param[in] 	 numTaps    number of filter coefficients in the filter. Must be even and greater than or equal to 4.
+  @param[in]     pCoeffs    points to the filter coefficients buffer.
+  @param[in]     pState     points to the state buffer.
+  @param[in]     blockSize  number of samples processed per call.
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : <code>numTaps</code> is not greater than or equal to 4 and even
+
+  @par           Details
+                   <code>pCoeffs</code> points to the array of filter coefficients stored in time reversed order:
+  <pre>
+      {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+  </pre>
+                   Note that <code>numTaps</code> must be even and greater than or equal to 4.
+                   To implement an odd length filter simply increase <code>numTaps</code> by 1 and set the last coefficient to zero.
+                   For example, to implement a filter with <code>numTaps=3</code> and coefficients
+  <pre>
+      {0.3, -0.8, 0.3}
+  </pre>
+                   set <code>numTaps=4</code> and use the coefficients:
+  <pre>
+      {0.3, -0.8, 0.3, 0}.
+  </pre>
+                   Similarly, to implement a two point filter
+  <pre>
+      {0.3, -0.3}
+  </pre>
+                   set <code>numTaps=4</code> and use the coefficients:
+  <pre>
+      {0.3, -0.3, 0, 0}.
+  </pre>
+                   <code>pState</code> points to the array of state variables.
+                   <code>pState</code> is of length <code>numTaps+blockSize</code>, when running on Cortex-M4 and Cortex-M3  and is of length <code>numTaps+blockSize-1</code>, when running on Cortex-M0 where <code>blockSize</code> is the number of input samples processed by each call to <code>arm_fir_q15()</code>.
+ */
+
+arm_status arm_fir_init_q15(
+        arm_fir_instance_q15 * S,
+        uint16_t numTaps,
+  const q15_t * pCoeffs,
+        q15_t * pState,
+        uint32_t blockSize)
+{
+  arm_status status;
+
+#if defined (ARM_MATH_DSP)
+
+  /* The Number of filter coefficients in the filter must be even and at least 4 */
+  if (numTaps & 0x1U)
+  {
+    status = ARM_MATH_ARGUMENT_ERROR;
+  }
+  else
+  {
+    /* Assign filter taps */
+    S->numTaps = numTaps;
+
+    /* Assign coefficient pointer */
+    S->pCoeffs = pCoeffs;
+
+    /* Clear the state buffer.  The size is always (blockSize + numTaps ) */
+    memset(pState, 0, (numTaps + (blockSize)) * sizeof(q15_t));
+
+    /* Assign state pointer */
+    S->pState = pState;
+
+    status = ARM_MATH_SUCCESS;
+  }
+
+  return (status);
+
+#else
+
+  /* Assign filter taps */
+  S->numTaps = numTaps;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Clear state buffer. The size is always (blockSize + numTaps - 1) */
+  memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(q15_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+
+  status = ARM_MATH_SUCCESS;
+
+  return (status);
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+}
+
+/**
+  @} end of FIR group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_init_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_init_q31.c
new file mode 100644
index 0000000..7d8376f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_init_q31.c
@@ -0,0 +1,80 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_init_q31.c
+ * Description:  Q31 FIR filter initialization function.
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q31 FIR filter.
+  @param[in,out] S          points to an instance of the Q31 FIR filter structure
+  @param[in] 	 numTaps    number of filter coefficients in the filter
+  @param[in]     pCoeffs    points to the filter coefficients buffer
+  @param[in]     pState     points to the state buffer
+  @param[in]     blockSize  number of samples processed
+  @return        none
+
+  @par           Details
+                   <code>pCoeffs</code> points to the array of filter coefficients stored in time reversed order:
+  <pre>
+      {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+  </pre>
+                   <code>pState</code> points to the array of state variables.
+                   <code>pState</code> is of length <code>numTaps+blockSize-1</code> samples, where <code>blockSize</code> is the number of input samples processed by each call to <code>arm_fir_q31()</code>.
+ */
+
+void arm_fir_init_q31(
+        arm_fir_instance_q31 * S,
+        uint16_t numTaps,
+  const q31_t * pCoeffs,
+        q31_t * pState,
+        uint32_t blockSize)
+{
+  /* Assign filter taps */
+  S->numTaps = numTaps;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Clear state buffer. The size is always (blockSize + numTaps - 1) */
+  memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(q31_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+}
+
+/**
+  @} end of FIR group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_init_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_init_q7.c
new file mode 100644
index 0000000..f96d250
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_init_q7.c
@@ -0,0 +1,81 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_init_q7.c
+ * Description:  Q7 FIR filter initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q7 FIR filter.
+  @param[in,out] S          points to an instance of the Q7 FIR filter structure
+  @param[in] 	 numTaps    number of filter coefficients in the filter
+  @param[in]     pCoeffs    points to the filter coefficients buffer
+  @param[in]     pState     points to the state buffer
+  @param[in]     blockSize  number of samples processed
+  @return        none
+
+  @par           Details
+                   <code>pCoeffs</code> points to the array of filter coefficients stored in time reversed order:
+  <pre>
+      {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+  </pre>
+  @par
+                   <code>pState</code> points to the array of state variables.
+                   <code>pState</code> is of length <code>numTaps+blockSize-1</code> samples, where <code>blockSize</code> is the number of input samples processed by each call to <code>arm_fir_q7()</code>.
+ */
+
+void arm_fir_init_q7(
+        arm_fir_instance_q7 * S,
+        uint16_t numTaps,
+  const q7_t * pCoeffs,
+        q7_t * pState,
+        uint32_t blockSize)
+{
+  /* Assign filter taps */
+  S->numTaps = numTaps;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Clear state buffer. The size is always (blockSize + numTaps - 1) */
+  memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(q7_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+}
+
+/**
+  @} end of FIR group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_f32.c
new file mode 100644
index 0000000..ee0ed27
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_f32.c
@@ -0,0 +1,914 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_interpolate_f32.c
+ * Description:  Floating-point FIR interpolation sequences
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @defgroup FIR_Interpolate Finite Impulse Response (FIR) Interpolator
+
+  These functions combine an upsampler (zero stuffer) and an FIR filter.
+  They are used in multirate systems for increasing the sample rate of a signal without introducing high frequency images.
+  Conceptually, the functions are equivalent to the block diagram below:
+  \image html FIRInterpolator.gif "Components included in the FIR Interpolator functions"
+  After upsampling by a factor of <code>L</code>, the signal should be filtered by a lowpass filter with a normalized
+  cutoff frequency of <code>1/L</code> in order to eliminate high frequency copies of the spectrum.
+  The user of the function is responsible for providing the filter coefficients.
+
+  The FIR interpolator functions provided in the CMSIS DSP Library combine the upsampler and FIR filter in an efficient manner.
+  The upsampler inserts <code>L-1</code> zeros between each sample.
+  Instead of multiplying by these zero values, the FIR filter is designed to skip them.
+  This leads to an efficient implementation without any wasted effort.
+  The functions operate on blocks of input and output data.
+  <code>pSrc</code> points to an array of <code>blockSize</code> input values and
+  <code>pDst</code> points to an array of <code>blockSize*L</code> output values.
+
+  The library provides separate functions for Q15, Q31, and floating-point data types.
+
+  @par           Algorithm
+                   The functions use a polyphase filter structure:
+  <pre>
+      y[n] = b[0] * x[n] + b[L]   * x[n-1] + ... + b[L*(phaseLength-1)] * x[n-phaseLength+1]
+      y[n+1] = b[1] * x[n] + b[L+1] * x[n-1] + ... + b[L*(phaseLength-1)+1] * x[n-phaseLength+1]
+      ...
+      y[n+(L-1)] = b[L-1] * x[n] + b[2*L-1] * x[n-1] + ....+ b[L*(phaseLength-1)+(L-1)] * x[n-phaseLength+1]
+  </pre>
+                   This approach is more efficient than straightforward upsample-then-filter algorithms.
+                   With this method the computation is reduced by a factor of <code>1/L</code> when compared to using a standard FIR filter.
+  @par
+                   <code>pCoeffs</code> points to a coefficient array of size <code>numTaps</code>.
+                   <code>numTaps</code> must be a multiple of the interpolation factor <code>L</code> and this is checked by the
+                   initialization functions.
+                   Internally, the function divides the FIR filter's impulse response into shorter filters of length
+                   <code>phaseLength=numTaps/L</code>.
+                   Coefficients are stored in time reversed order.
+  <pre>
+      {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+  </pre>
+  @par
+                   <code>pState</code> points to a state array of size <code>blockSize + phaseLength - 1</code>.
+                   Samples in the state buffer are stored in the order:
+  <pre>
+     {x[n-phaseLength+1], x[n-phaseLength], x[n-phaseLength-1], x[n-phaseLength-2]....x[0], x[1], ..., x[blockSize-1]}
+  </pre>
+  @par
+                   The state variables are updated after each block of data is processed, the coefficients are untouched.
+
+  @par           Instance Structure
+                   The coefficients and state variables for a filter are stored together in an instance data structure.
+                   A separate instance structure must be defined for each filter.
+                   Coefficient arrays may be shared among several instances while state variable array should be allocated separately.
+                   There are separate instance structure declarations for each of the 3 supported data types.
+
+  @par           Initialization Functions
+                   There is also an associated initialization function for each data type.
+                   The initialization function performs the following operations:
+                   - Sets the values of the internal structure fields.
+                   - Zeros out the values in the state buffer.
+                   - Checks to make sure that the length of the filter is a multiple of the interpolation factor.
+                   To do this manually without calling the init function, assign the follow subfields of the instance structure:
+                   L (interpolation factor), pCoeffs, phaseLength (numTaps / L), pState. Also set all of the values in pState to zero.
+  @par
+                   Use of the initialization function is optional.
+                   However, if the initialization function is used, then the instance structure cannot be placed into a const data section.
+                   To place an instance structure into a const data section, the instance structure must be manually initialized.
+                   The code below statically initializes each of the 3 different data type filter instance structures
+  <pre>
+      arm_fir_interpolate_instance_f32 S = {L, phaseLength, pCoeffs, pState};
+      arm_fir_interpolate_instance_q31 S = {L, phaseLength, pCoeffs, pState};
+      arm_fir_interpolate_instance_q15 S = {L, phaseLength, pCoeffs, pState};
+  </pre>
+  @par
+                   where <code>L</code> is the interpolation factor; <code>phaseLength=numTaps/L</code> is the
+                   length of each of the shorter FIR filters used internally,
+                   <code>pCoeffs</code> is the address of the coefficient buffer;
+                   <code>pState</code> is the address of the state buffer.
+                   Be sure to set the values in the state buffer to zeros when doing static initialization.
+
+  @par           Fixed-Point Behavior
+                   Care must be taken when using the fixed-point versions of the FIR interpolate filter functions.
+                   In particular, the overflow and saturation behavior of the accumulator used in each function must be considered.
+                   Refer to the function specific documentation below for usage guidelines.
+ */
+
+/**
+  @addtogroup FIR_Interpolate
+  @{
+ */
+
+/**
+  @brief         Processing function for floating-point FIR interpolator.
+  @param[in]     S          points to an instance of the floating-point FIR interpolator structure
+  @param[in]     pSrc       points to the block of input data
+  @param[out]    pDst       points to the block of output data
+  @param[in]     blockSize  number of samples to process
+  @return        none
+ */
+#if defined(ARM_MATH_NEON)
+void arm_fir_interpolate_f32(
+  const arm_fir_interpolate_instance_f32 * S,
+  const float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+  float32_t *pState = S->pState;                 /* State pointer */
+  const float32_t *pCoeffs = S->pCoeffs;         /* Coefficient pointer */
+  float32_t *pStateCurnt;                        /* Points to the current sample of the state */
+  float32_t *ptr1;                               /* Temporary pointers for state buffer */
+  const float32_t *ptr2;                         /* Temporary pointers for coefficient buffer */
+  float32_t sum0;                                /* Accumulators */
+  float32_t x0, c0;                              /* Temporary variables to hold state and coefficient values */
+  uint32_t i, blkCnt, j;                         /* Loop counters */
+  uint16_t phaseLen = S->phaseLength, tapCnt;    /* Length of each polyphase filter component */
+  float32_t acc0, acc1, acc2, acc3;
+  float32_t x1, x2, x3;
+  uint32_t blkCntN4;
+  float32_t c1, c2, c3;
+
+  float32x4_t sum0v;
+  float32x4_t accV,accV0,accV1;
+  float32x4_t x0v,x1v,x2v,xa,xb;
+  uint32x4_t x0v_u,x1v_u,x2v_u,xa_u,xb_u;
+  float32x2_t tempV;
+
+  /* S->pState buffer contains previous frame (phaseLen - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = S->pState + (phaseLen - 1U);
+
+  /* Initialise  blkCnt */
+  blkCnt = blockSize >> 3;
+  blkCntN4 = blockSize & 7;
+
+  /* Loop unrolling */
+  while (blkCnt > 0U)
+  {
+    /* Copy new input samples into the state buffer */
+    sum0v = vld1q_f32(pSrc);
+    vst1q_f32(pStateCurnt,sum0v);
+    pSrc += 4;
+    pStateCurnt += 4;
+
+    sum0v = vld1q_f32(pSrc);
+    vst1q_f32(pStateCurnt,sum0v);
+    pSrc += 4;
+    pStateCurnt += 4;
+
+    /* Address modifier index of coefficient buffer */
+    j = 1U;
+
+    /* Loop over the Interpolation factor. */
+    i = (S->L);
+
+    while (i > 0U)
+    {
+      /* Set accumulator to zero */
+      accV0 = vdupq_n_f32(0.0);
+      accV1 = vdupq_n_f32(0.0);
+
+      /* Initialize state pointer */
+      ptr1 = pState;
+
+      /* Initialize coefficient pointer */
+      ptr2 = pCoeffs + (S->L - j);
+
+      /* Loop over the polyPhase length. Unroll by a factor of 4.
+       ** Repeat until we've computed numTaps-(4*S->L) coefficients. */
+      tapCnt = phaseLen >> 2U;
+     
+      x0v = vld1q_f32(ptr1);
+      x1v = vld1q_f32(ptr1 + 4);
+	
+      while (tapCnt > 0U)
+      {
+        /* Read the input samples */
+        x2v = vld1q_f32(ptr1 + 8);
+
+        /* Read the coefficients */
+        c0 = *(ptr2);
+
+        /* Perform the multiply-accumulate */
+        accV0 = vmlaq_n_f32(accV0,x0v,c0);
+        accV1 = vmlaq_n_f32(accV1,x1v,c0);
+       
+        /* Read the coefficients, inputs and perform multiply-accumulate */
+        c1 = *(ptr2 + S->L);
+	
+        xa = vextq_f32(x0v,x1v,1);
+        xb = vextq_f32(x1v,x2v,1);
+
+        accV0 = vmlaq_n_f32(accV0,xa,c1);
+        accV1 = vmlaq_n_f32(accV1,xb,c1);
+
+        /* Read the coefficients, inputs and perform multiply-accumulate */
+        c2 = *(ptr2 + S->L * 2);
+	
+        xa = vextq_f32(x0v,x1v,2);
+        xb = vextq_f32(x1v,x2v,2);
+        
+	accV0 = vmlaq_n_f32(accV0,xa,c2);
+        accV1 = vmlaq_n_f32(accV1,xb,c2);
+
+        /* Read the coefficients, inputs and perform multiply-accumulate */
+        c3 = *(ptr2 + S->L * 3);
+
+        xa = vextq_f32(x0v,x1v,3);
+        xb = vextq_f32(x1v,x2v,3);
+        
+	accV0 = vmlaq_n_f32(accV0,xa,c3);
+        accV1 = vmlaq_n_f32(accV1,xb,c3);
+
+        /* Upsampling is done by stuffing L-1 zeros between each sample.
+         * So instead of multiplying zeros with coefficients,
+         * Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += 4 * S->L;
+        ptr1 += 4;
+        x0v = x1v;
+        x1v = x2v;
+
+        /* Decrement the loop counter */
+        tapCnt--;
+      }
+
+      /* If the polyPhase length is not a multiple of 4, compute the remaining filter taps */
+      tapCnt = phaseLen % 0x4U;
+
+      x2v = vld1q_f32(ptr1 + 8);
+
+      switch (tapCnt)
+      {
+        case 3:
+             c0 = *(ptr2);
+             accV0 = vmlaq_n_f32(accV0,x0v,c0);
+             accV1 = vmlaq_n_f32(accV1,x1v,c0);
+             ptr2 += S->L;
+
+             c0 = *(ptr2);
+
+             xa = vextq_f32(x0v,x1v,1);
+             xb = vextq_f32(x1v,x2v,1);
+
+             accV0 = vmlaq_n_f32(accV0,xa,c0);
+             accV1 = vmlaq_n_f32(accV1,xb,c0);
+             ptr2 += S->L;
+
+             c0 = *(ptr2);
+
+             xa = vextq_f32(x0v,x1v,2);
+             xb = vextq_f32(x1v,x2v,2);
+             
+	     accV0 = vmlaq_n_f32(accV0,xa,c0);
+             accV1 = vmlaq_n_f32(accV1,xb,c0);
+             ptr2 += S->L;
+
+        break;
+
+        case 2:
+             c0 = *(ptr2);
+             accV0 = vmlaq_n_f32(accV0,x0v,c0);
+             accV1 = vmlaq_n_f32(accV1,x1v,c0);
+             ptr2 += S->L;
+
+             c0 = *(ptr2);
+
+             xa = vextq_f32(x0v,x1v,1);
+             xb = vextq_f32(x1v,x2v,1);
+             
+	     accV0 = vmlaq_n_f32(accV0,xa,c0);
+             accV1 = vmlaq_n_f32(accV1,xb,c0);
+             ptr2 += S->L;
+
+        break;
+
+        case 1:
+             c0 = *(ptr2);
+             accV0 = vmlaq_n_f32(accV0,x0v,c0);
+             accV1 = vmlaq_n_f32(accV1,x1v,c0);
+             ptr2 += S->L;
+
+        break;
+
+        default:
+        break;
+        
+      }
+
+      /* The result is in the accumulator, store in the destination buffer. */
+      *pDst = accV0[0];
+      *(pDst + S->L) = accV0[1];
+      *(pDst + 2 * S->L) = accV0[2];
+      *(pDst + 3 * S->L) = accV0[3];
+
+      *(pDst + 4 * S->L) = accV1[0];
+      *(pDst + 5 * S->L) = accV1[1];
+      *(pDst + 6 * S->L) = accV1[2];
+      *(pDst + 7 * S->L) = accV1[3];
+
+      pDst++;
+
+      /* Increment the address modifier index of coefficient buffer */
+      j++;
+
+      /* Decrement the loop counter */
+      i--;
+    }
+
+    /* Advance the state pointer by 1
+     * to process the next group of interpolation factor number samples */
+    pState = pState + 8;
+
+    pDst += S->L * 7;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
+   ** No loop unrolling is used. */
+
+  while (blkCntN4 > 0U)
+  {
+    /* Copy new input sample into the state buffer */
+    *pStateCurnt++ = *pSrc++;
+
+    /* Address modifier index of coefficient buffer */
+    j = 1U;
+
+    /* Loop over the Interpolation factor. */
+    i = S->L;
+
+    while (i > 0U)
+    {
+      /* Set accumulator to zero */
+      sum0v = vdupq_n_f32(0.0);
+
+      /* Initialize state pointer */
+      ptr1 = pState;
+
+      /* Initialize coefficient pointer */
+      ptr2 = pCoeffs + (S->L - j);
+
+      /* Loop over the polyPhase length. Unroll by a factor of 4.
+       ** Repeat until we've computed numTaps-(4*S->L) coefficients. */
+      tapCnt = phaseLen >> 2U;
+
+      while (tapCnt > 0U)
+      {
+        /* Read the coefficient */
+        x1v[0] = *(ptr2);
+
+        /* Upsampling is done by stuffing L-1 zeros between each sample.
+         * So instead of multiplying zeros with coefficients,
+         * Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += S->L;
+
+        /* Read the input sample */
+        x0v = vld1q_f32(ptr1);
+        ptr1 += 4;
+
+        /* Read the coefficient */
+        x1v[1] = *(ptr2);
+
+        /* Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += S->L;
+
+        /* Read the coefficient */
+        x1v[2] = *(ptr2);
+
+        /* Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += S->L;
+
+        /* Read the coefficient */
+        x1v[3] = *(ptr2);
+
+        /* Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += S->L;
+
+        sum0v = vmlaq_f32(sum0v,x0v,x1v);
+       
+        /* Decrement the loop counter */
+        tapCnt--;
+      }
+
+      tempV = vpadd_f32(vget_low_f32(sum0v),vget_high_f32(sum0v));
+      sum0 = tempV[0] + tempV[1];
+
+      /* If the polyPhase length is not a multiple of 4, compute the remaining filter taps */
+      tapCnt = phaseLen % 0x4U;
+
+      while (tapCnt > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum0 += *(ptr1++) * (*ptr2);
+
+        /* Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += S->L;
+
+        /* Decrement the loop counter */
+        tapCnt--;
+      }
+
+      /* The result is in the accumulator, store in the destination buffer. */
+      *pDst++ = sum0;
+
+      /* Increment the address modifier index of coefficient buffer */
+      j++;
+
+      /* Decrement the loop counter */
+      i--;
+    }
+
+    /* Advance the state pointer by 1
+     * to process the next group of interpolation factor number samples */
+    pState = pState + 1;
+
+    /* Decrement the loop counter */
+    blkCntN4--;
+  }
+
+  /* Processing is complete.
+   ** Now copy the last phaseLen - 1 samples to the satrt of the state buffer.
+   ** This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCurnt = S->pState;
+
+  tapCnt = (phaseLen - 1U) >> 2U;
+
+  /* Copy data */
+  while (tapCnt > 0U)
+  {
+    sum0v = vld1q_f32(pState);
+    vst1q_f32(pStateCurnt,sum0v);
+    pState += 4;
+    pStateCurnt += 4;
+
+    /* Decrement the loop counter */
+    tapCnt--;
+  }
+
+  tapCnt = (phaseLen - 1U) % 0x04U;
+
+  /* copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement the loop counter */
+    tapCnt--;
+  }
+
+}
+#else
+
+void arm_fir_interpolate_f32(
+  const arm_fir_interpolate_instance_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize)
+{
+#if (1)
+//#if !defined(ARM_MATH_CM0_FAMILY)
+
+        float32_t *pState = S->pState;                 /* State pointer */
+  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+        float32_t *pStateCur;                          /* Points to the current sample of the state */
+        float32_t *ptr1;                               /* Temporary pointer for state buffer */
+  const float32_t *ptr2;                               /* Temporary pointer for coefficient buffer */
+        float32_t sum0;                                /* Accumulators */
+        uint32_t i, blkCnt, tapCnt;                    /* Loop counters */
+        uint32_t phaseLen = S->phaseLength;            /* Length of each polyphase filter component */
+        uint32_t j;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        float32_t acc0, acc1, acc2, acc3;
+        float32_t x0, x1, x2, x3;
+        float32_t c0, c1, c2, c3;
+#endif
+
+  /* S->pState buffer contains previous frame (phaseLen - 1) samples */
+  /* pStateCur points to the location where the new input data should be written */
+  pStateCur = S->pState + (phaseLen - 1U);
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy new input sample into the state buffer */
+    *pStateCur++ = *pSrc++;
+    *pStateCur++ = *pSrc++;
+    *pStateCur++ = *pSrc++;
+    *pStateCur++ = *pSrc++;
+
+    /* Address modifier index of coefficient buffer */
+    j = 1U;
+
+    /* Loop over the Interpolation factor. */
+    i = (S->L);
+
+    while (i > 0U)
+    {
+      /* Set accumulator to zero */
+      acc0 = 0.0f;
+      acc1 = 0.0f;
+      acc2 = 0.0f;
+      acc3 = 0.0f;
+
+      /* Initialize state pointer */
+      ptr1 = pState;
+
+      /* Initialize coefficient pointer */
+      ptr2 = pCoeffs + (S->L - j);
+
+      /* Loop over the polyPhase length. Unroll by a factor of 4.
+         Repeat until we've computed numTaps-(4*S->L) coefficients. */
+      tapCnt = phaseLen >> 2U;
+
+      x0 = *(ptr1++);
+      x1 = *(ptr1++);
+      x2 = *(ptr1++);
+
+      while (tapCnt > 0U)
+      {
+        /* Read the input sample */
+        x3 = *(ptr1++);
+
+        /* Read the coefficient */
+        c0 = *(ptr2);
+
+        /* Perform the multiply-accumulate */
+        acc0 += x0 * c0;
+        acc1 += x1 * c0;
+        acc2 += x2 * c0;
+        acc3 += x3 * c0;
+
+        /* Read the coefficient */
+        c1 = *(ptr2 + S->L);
+
+        /* Read the input sample */
+        x0 = *(ptr1++);
+
+        /* Perform the multiply-accumulate */
+        acc0 += x1 * c1;
+        acc1 += x2 * c1;
+        acc2 += x3 * c1;
+        acc3 += x0 * c1;
+
+        /* Read the coefficient */
+        c2 = *(ptr2 + S->L * 2);
+
+        /* Read the input sample */
+        x1 = *(ptr1++);
+
+        /* Perform the multiply-accumulate */
+        acc0 += x2 * c2;
+        acc1 += x3 * c2;
+        acc2 += x0 * c2;
+        acc3 += x1 * c2;
+
+        /* Read the coefficient */
+        c3 = *(ptr2 + S->L * 3);
+
+        /* Read the input sample */
+        x2 = *(ptr1++);
+
+        /* Perform the multiply-accumulate */
+        acc0 += x3 * c3;
+        acc1 += x0 * c3;
+        acc2 += x1 * c3;
+        acc3 += x2 * c3;
+
+
+        /* Upsampling is done by stuffing L-1 zeros between each sample.
+         * So instead of multiplying zeros with coefficients,
+         * Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += 4 * S->L;
+
+        /* Decrement loop counter */
+        tapCnt--;
+      }
+
+      /* If the polyPhase length is not a multiple of 4, compute the remaining filter taps */
+      tapCnt = phaseLen % 0x4U;
+
+      while (tapCnt > 0U)
+      {
+        /* Read the input sample */
+        x3 = *(ptr1++);
+
+        /* Read the coefficient */
+        c0 = *(ptr2);
+
+        /* Perform the multiply-accumulate */
+        acc0 += x0 * c0;
+        acc1 += x1 * c0;
+        acc2 += x2 * c0;
+        acc3 += x3 * c0;
+
+        /* Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += S->L;
+
+        /* update states for next sample processing */
+        x0 = x1;
+        x1 = x2;
+        x2 = x3;
+
+        /* Decrement loop counter */
+        tapCnt--;
+      }
+
+      /* The result is in the accumulator, store in the destination buffer. */
+      *(pDst           ) = acc0;
+      *(pDst +     S->L) = acc1;
+      *(pDst + 2 * S->L) = acc2;
+      *(pDst + 3 * S->L) = acc3;
+
+      pDst++;
+
+      /* Increment the address modifier index of coefficient buffer */
+      j++;
+
+      /* Decrement loop counter */
+      i--;
+    }
+
+    /* Advance the state pointer by 1
+     * to process the next group of interpolation factor number samples */
+    pState = pState + 4;
+
+    pDst += S->L * 3;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Copy new input sample into the state buffer */
+    *pStateCur++ = *pSrc++;
+
+    /* Address modifier index of coefficient buffer */
+    j = 1U;
+
+    /* Loop over the Interpolation factor. */
+    i = S->L;
+
+    while (i > 0U)
+    {
+      /* Set accumulator to zero */
+      sum0 = 0.0f;
+
+      /* Initialize state pointer */
+      ptr1 = pState;
+
+      /* Initialize coefficient pointer */
+      ptr2 = pCoeffs + (S->L - j);
+
+      /* Loop over the polyPhase length.
+         Repeat until we've computed numTaps-(4*S->L) coefficients. */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+     /* Loop unrolling: Compute 4 outputs at a time */
+      tapCnt = phaseLen >> 2U;
+
+      while (tapCnt > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum0 += *ptr1++ * *ptr2;
+
+        /* Upsampling is done by stuffing L-1 zeros between each sample.
+         * So instead of multiplying zeros with coefficients,
+         * Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += S->L;
+
+        sum0 += *ptr1++ * *ptr2;
+        ptr2 += S->L;
+
+        sum0 += *ptr1++ * *ptr2;
+        ptr2 += S->L;
+
+        sum0 += *ptr1++ * *ptr2;
+        ptr2 += S->L;
+
+        /* Decrement loop counter */
+        tapCnt--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      tapCnt = phaseLen % 0x4U;
+
+#else
+
+      /* Initialize tapCnt with number of samples */
+      tapCnt = phaseLen;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (tapCnt > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum0 += *ptr1++ * *ptr2;
+
+        /* Upsampling is done by stuffing L-1 zeros between each sample.
+         * So instead of multiplying zeros with coefficients,
+         * Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += S->L;
+
+        /* Decrement loop counter */
+        tapCnt--;
+      }
+
+      /* The result is in the accumulator, store in the destination buffer. */
+      *pDst++ = sum0;
+
+      /* Increment the address modifier index of coefficient buffer */
+      j++;
+
+      /* Decrement the loop counter */
+      i--;
+    }
+
+    /* Advance the state pointer by 1
+     * to process the next group of interpolation factor number samples */
+    pState = pState + 1;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.
+     Now copy the last phaseLen - 1 samples to the satrt of the state buffer.
+     This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCur = S->pState;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  tapCnt = (phaseLen - 1U) >> 2U;
+
+  /* copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  tapCnt = (phaseLen - 1U) % 0x04U;
+
+#else
+
+    /* Initialize tapCnt with number of samples */
+    tapCnt = (phaseLen - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  /* Copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+#else
+/* alternate version for CM0_FAMILY */
+
+        float32_t *pState = S->pState;                 /* State pointer */
+  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+        float32_t *pStateCur;                        /* Points to the current sample of the state */
+        float32_t *ptr1;                               /* Temporary pointer for state buffer */
+  const float32_t *ptr2;                               /* Temporary pointer for coefficient buffer */
+        float32_t sum0;                                /* Accumulators */
+        uint32_t i, blkCnt, tapCnt;                    /* Loop counters */
+        uint32_t phaseLen = S->phaseLength;            /* Length of each polyphase filter component */
+
+  /* S->pState buffer contains previous frame (phaseLen - 1) samples */
+  /* pStateCur points to the location where the new input data should be written */
+  pStateCur = S->pState + (phaseLen - 1U);
+
+  /* Total number of intput samples */
+  blkCnt = blockSize;
+
+  /* Loop over the blockSize. */
+  while (blkCnt > 0U)
+  {
+    /* Copy new input sample into the state buffer */
+    *pStateCur++ = *pSrc++;
+
+    /* Loop over the Interpolation factor. */
+    i = S->L;
+
+    while (i > 0U)
+    {
+      /* Set accumulator to zero */
+      sum0 = 0.0f;
+
+      /* Initialize state pointer */
+      ptr1 = pState;
+
+      /* Initialize coefficient pointer */
+      ptr2 = pCoeffs + (i - 1U);
+
+      /* Loop over the polyPhase length */
+      tapCnt = phaseLen;
+
+      while (tapCnt > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum0 += *ptr1++ * *ptr2;
+
+        /* Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += S->L;
+
+        /* Decrement the loop counter */
+        tapCnt--;
+      }
+
+      /* The result is in the accumulator, store in the destination buffer. */
+      *pDst++ = sum0;
+
+      /* Decrement loop counter */
+      i--;
+    }
+
+    /* Advance the state pointer by 1
+     * to process the next group of interpolation factor number samples */
+    pState = pState + 1;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.
+   ** Now copy the last phaseLen - 1 samples to the start of the state buffer.
+   ** This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCur = S->pState;
+
+  tapCnt = phaseLen - 1U;
+
+  /* Copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+#endif /* #if !defined(ARM_MATH_CM0_FAMILY) */
+
+}
+
+#endif /* #if defined(ARM_MATH_NEON) */
+
+/**
+  @} end of FIR_Interpolate group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_init_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_init_f32.c
new file mode 100644
index 0000000..287d347
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_init_f32.c
@@ -0,0 +1,106 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_interpolate_init_f32.c
+ * Description:  Floating-point FIR interpolator initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_Interpolate
+  @{
+ */
+
+/**
+  @brief         Initialization function for the floating-point FIR interpolator.
+  @param[in,out] S         points to an instance of the floating-point FIR interpolator structure
+  @param[in]     L         upsample factor
+  @param[in]     numTaps   number of filter coefficients in the filter
+  @param[in]     pCoeffs   points to the filter coefficient buffer
+  @param[in]     pState    points to the state buffer
+  @param[in]     blockSize number of input samples to process per call
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : filter length <code>numTaps</code> is not a multiple of the interpolation factor <code>L</code>
+
+  @par           Details
+                   <code>pCoeffs</code> points to the array of filter coefficients stored in time reversed order:
+  <pre>
+      {b[numTaps-1], b[numTaps-2], b[numTaps-2], ..., b[1], b[0]}
+  </pre>
+  @par
+                   The length of the filter <code>numTaps</code> must be a multiple of the interpolation factor <code>L</code>.
+  @par
+                   <code>pState</code> points to the array of state variables.
+                   <code>pState</code> is of length <code>(numTaps/L)+blockSize-1</code> words
+                   where <code>blockSize</code> is the number of input samples processed by each call to <code>arm_fir_interpolate_f32()</code>.
+ */
+
+arm_status arm_fir_interpolate_init_f32(
+        arm_fir_interpolate_instance_f32 * S,
+        uint8_t L,
+        uint16_t numTaps,
+  const float32_t * pCoeffs,
+        float32_t * pState,
+        uint32_t blockSize)
+{
+  arm_status status;
+
+  /* The filter length must be a multiple of the interpolation factor */
+  if ((numTaps % L) != 0U)
+  {
+    /* Set status as ARM_MATH_LENGTH_ERROR */
+    status = ARM_MATH_LENGTH_ERROR;
+  }
+  else
+  {
+    /* Assign coefficient pointer */
+    S->pCoeffs = pCoeffs;
+
+    /* Assign Interpolation factor */
+    S->L = L;
+
+    /* Assign polyPhaseLength */
+    S->phaseLength = numTaps / L;
+
+    /* Clear state buffer and size of buffer is always phaseLength + blockSize - 1 */
+    memset(pState, 0, (blockSize + ((uint32_t) S->phaseLength - 1U)) * sizeof(float32_t));
+
+    /* Assign state pointer */
+    S->pState = pState;
+
+    status = ARM_MATH_SUCCESS;
+  }
+
+  return (status);
+}
+
+/**
+  @} end of FIR_Interpolate group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_init_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_init_q15.c
new file mode 100644
index 0000000..7f43bbf
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_init_q15.c
@@ -0,0 +1,106 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_interpolate_init_q15.c
+ * Description:  Q15 FIR interpolator initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_Interpolate
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q15 FIR interpolator.
+  @param[in,out] S         points to an instance of the Q15 FIR interpolator structure
+  @param[in]     L         upsample factor
+  @param[in]     numTaps   number of filter coefficients in the filter
+  @param[in]     pCoeffs   points to the filter coefficient buffer
+  @param[in]     pState    points to the state buffer
+  @param[in]     blockSize number of input samples to process per call
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : filter length <code>numTaps</code> is not a multiple of the interpolation factor <code>L</code>
+
+
+  @par           Details
+                   <code>pCoeffs</code> points to the array of filter coefficients stored in time reversed order:
+  <pre>
+      {b[numTaps-1], b[numTaps-2], b[numTaps-2], ..., b[1], b[0]}
+  </pre>
+                   The length of the filter <code>numTaps</code> must be a multiple of the interpolation factor <code>L</code>.
+  @par
+                   <code>pState</code> points to the array of state variables.
+                   <code>pState</code> is of length <code>(numTaps/L)+blockSize-1</code> words
+                   where <code>blockSize</code> is the number of input samples processed by each call to <code>arm_fir_interpolate_q15()</code>.
+ */
+
+arm_status arm_fir_interpolate_init_q15(
+        arm_fir_interpolate_instance_q15 * S,
+        uint8_t L,
+        uint16_t numTaps,
+  const q15_t * pCoeffs,
+        q15_t * pState,
+        uint32_t blockSize)
+{
+  arm_status status;
+
+  /* The filter length must be a multiple of the interpolation factor */
+  if ((numTaps % L) != 0U)
+  {
+    /* Set status as ARM_MATH_LENGTH_ERROR */
+    status = ARM_MATH_LENGTH_ERROR;
+  }
+  else
+  {
+    /* Assign coefficient pointer */
+    S->pCoeffs = pCoeffs;
+
+    /* Assign Interpolation factor */
+    S->L = L;
+
+    /* Assign polyPhaseLength */
+    S->phaseLength = numTaps / L;
+
+    /* Clear state buffer and size of buffer is always phaseLength + blockSize - 1 */
+    memset(pState, 0, (blockSize + ((uint32_t) S->phaseLength - 1U)) * sizeof(q15_t));
+
+    /* Assign state pointer */
+    S->pState = pState;
+
+    status = ARM_MATH_SUCCESS;
+  }
+
+  return (status);
+}
+
+/**
+  @} end of FIR_Interpolate group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_init_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_init_q31.c
new file mode 100644
index 0000000..973e715
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_init_q31.c
@@ -0,0 +1,105 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_interpolate_init_q31.c
+ * Description:  Q31 FIR interpolator initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_Interpolate
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q31 FIR interpolator.
+  @param[in,out] S         points to an instance of the Q31 FIR interpolator structure
+  @param[in]     L         upsample factor
+  @param[in]     numTaps   number of filter coefficients in the filter
+  @param[in]     pCoeffs   points to the filter coefficient buffer
+  @param[in]     pState    points to the state buffer
+  @param[in]     blockSize number of input samples to process per call
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : filter length <code>numTaps</code> is not a multiple of the interpolation factor <code>L</code>
+ 
+  @par           Details
+                   <code>pCoeffs</code> points to the array of filter coefficients stored in time reversed order:
+  <pre>
+      {b[numTaps-1], b[numTaps-2], b[numTaps-2], ..., b[1], b[0]}
+  </pre>
+                   The length of the filter <code>numTaps</code> must be a multiple of the interpolation factor <code>L</code>.
+  @par
+                   <code>pState</code> points to the array of state variables.
+                   <code>pState</code> is of length <code>(numTaps/L)+blockSize-1</code> words
+                   where <code>blockSize</code> is the number of input samples processed by each call to <code>arm_fir_interpolate_q31()</code>.
+ */
+
+arm_status arm_fir_interpolate_init_q31(
+        arm_fir_interpolate_instance_q31 * S,
+        uint8_t L,
+        uint16_t numTaps,
+  const q31_t * pCoeffs,
+        q31_t * pState,
+        uint32_t blockSize)
+{
+  arm_status status;
+
+  /* The filter length must be a multiple of the interpolation factor */
+  if ((numTaps % L) != 0U)
+  {
+    /* Set status as ARM_MATH_LENGTH_ERROR */
+    status = ARM_MATH_LENGTH_ERROR;
+  }
+  else
+  {
+    /* Assign coefficient pointer */
+    S->pCoeffs = pCoeffs;
+
+    /* Assign Interpolation factor */
+    S->L = L;
+
+    /* Assign polyPhaseLength */
+    S->phaseLength = numTaps / L;
+
+    /* Clear state buffer and size of buffer is always phaseLength + blockSize - 1 */
+    memset(pState, 0, (blockSize + ((uint32_t) S->phaseLength - 1U)) * sizeof(q31_t));
+
+    /* Assign state pointer */
+    S->pState = pState;
+
+    status = ARM_MATH_SUCCESS;
+  }
+
+  return (status);
+}
+
+/**
+  @} end of FIR_Interpolate group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_q15.c
new file mode 100644
index 0000000..7efec94
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_q15.c
@@ -0,0 +1,479 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_interpolate_q15.c
+ * Description:  Q15 FIR interpolation
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_Interpolate
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q15 FIR interpolator.
+  @param[in]     S          points to an instance of the Q15 FIR interpolator structure
+  @param[in]     pSrc       points to the block of input data
+  @param[out]    pDst       points to the block of output data
+  @param[in]     blockSize  number of samples to process
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 64-bit internal accumulator.
+                   Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result.
+                   The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format.
+                   There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved.
+                   After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits.
+                   Lastly, the accumulator is saturated to yield a result in 1.15 format.
+ */
+
+void arm_fir_interpolate_q15(
+  const arm_fir_interpolate_instance_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+#if (1)
+//#if !defined(ARM_MATH_CM0_FAMILY)
+
+        q15_t *pState = S->pState;                     /* State pointer */
+  const q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q15_t *pStateCur;                              /* Points to the current sample of the state */
+        q15_t *ptr1;                                   /* Temporary pointer for state buffer */
+  const q15_t *ptr2;                                   /* Temporary pointer for coefficient buffer */
+        q63_t sum0;                                    /* Accumulators */
+        uint32_t i, blkCnt, tapCnt;                    /* Loop counters */
+        uint32_t phaseLen = S->phaseLength;            /* Length of each polyphase filter component */
+        uint32_t j;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q63_t acc0, acc1, acc2, acc3;
+        q15_t x0, x1, x2, x3;
+        q15_t c0, c1, c2, c3;
+#endif
+
+  /* S->pState buffer contains previous frame (phaseLen - 1) samples */
+  /* pStateCur points to the location where the new input data should be written */
+  pStateCur = S->pState + (phaseLen - 1U);
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy new input sample into the state buffer */
+    *pStateCur++ = *pSrc++;
+    *pStateCur++ = *pSrc++;
+    *pStateCur++ = *pSrc++;
+    *pStateCur++ = *pSrc++;
+
+    /* Address modifier index of coefficient buffer */
+    j = 1U;
+
+    /* Loop over the Interpolation factor. */
+    i = (S->L);
+
+    while (i > 0U)
+    {
+      /* Set accumulator to zero */
+      acc0 = 0;
+      acc1 = 0;
+      acc2 = 0;
+      acc3 = 0;
+
+      /* Initialize state pointer */
+      ptr1 = pState;
+
+      /* Initialize coefficient pointer */
+      ptr2 = pCoeffs + (S->L - j);
+
+      /* Loop over the polyPhase length. Unroll by a factor of 4.
+         Repeat until we've computed numTaps-(4*S->L) coefficients. */
+      tapCnt = phaseLen >> 2U;
+
+      x0 = *(ptr1++);
+      x1 = *(ptr1++);
+      x2 = *(ptr1++);
+
+      while (tapCnt > 0U)
+      {
+        /* Read the input sample */
+        x3 = *(ptr1++);
+
+        /* Read the coefficient */
+        c0 = *(ptr2);
+
+        /* Perform the multiply-accumulate */
+        acc0 += (q63_t) x0 * c0;
+        acc1 += (q63_t) x1 * c0;
+        acc2 += (q63_t) x2 * c0;
+        acc3 += (q63_t) x3 * c0;
+
+        /* Read the coefficient */
+        c1 = *(ptr2 + S->L);
+
+        /* Read the input sample */
+        x0 = *(ptr1++);
+
+        /* Perform the multiply-accumulate */
+        acc0 += (q63_t) x1 * c1;
+        acc1 += (q63_t) x2 * c1;
+        acc2 += (q63_t) x3 * c1;
+        acc3 += (q63_t) x0 * c1;
+
+        /* Read the coefficient */
+        c2 = *(ptr2 + S->L * 2);
+
+        /* Read the input sample */
+        x1 = *(ptr1++);
+
+        /* Perform the multiply-accumulate */
+        acc0 += (q63_t) x2 * c2;
+        acc1 += (q63_t) x3 * c2;
+        acc2 += (q63_t) x0 * c2;
+        acc3 += (q63_t) x1 * c2;
+
+        /* Read the coefficient */
+        c3 = *(ptr2 + S->L * 3);
+
+        /* Read the input sample */
+        x2 = *(ptr1++);
+
+        /* Perform the multiply-accumulate */
+        acc0 += (q63_t) x3 * c3;
+        acc1 += (q63_t) x0 * c3;
+        acc2 += (q63_t) x1 * c3;
+        acc3 += (q63_t) x2 * c3;
+
+
+        /* Upsampling is done by stuffing L-1 zeros between each sample.
+         * So instead of multiplying zeros with coefficients,
+         * Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += 4 * S->L;
+
+        /* Decrement loop counter */
+        tapCnt--;
+      }
+
+      /* If the polyPhase length is not a multiple of 4, compute the remaining filter taps */
+      tapCnt = phaseLen % 0x4U;
+
+      while (tapCnt > 0U)
+      {
+        /* Read the input sample */
+        x3 = *(ptr1++);
+
+        /* Read the coefficient */
+        c0 = *(ptr2);
+
+        /* Perform the multiply-accumulate */
+        acc0 += (q63_t) x0 * c0;
+        acc1 += (q63_t) x1 * c0;
+        acc2 += (q63_t) x2 * c0;
+        acc3 += (q63_t) x3 * c0;
+
+        /* Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += S->L;
+
+        /* update states for next sample processing */
+        x0 = x1;
+        x1 = x2;
+        x2 = x3;
+
+        /* Decrement loop counter */
+        tapCnt--;
+      }
+
+      /* The result is in the accumulator, store in the destination buffer. */
+      *(pDst           ) = (q15_t) (__SSAT((acc0 >> 15), 16));
+      *(pDst +     S->L) = (q15_t) (__SSAT((acc1 >> 15), 16));
+      *(pDst + 2 * S->L) = (q15_t) (__SSAT((acc2 >> 15), 16));
+      *(pDst + 3 * S->L) = (q15_t) (__SSAT((acc3 >> 15), 16));
+
+      pDst++;
+
+      /* Increment the address modifier index of coefficient buffer */
+      j++;
+
+      /* Decrement loop counter */
+      i--;
+    }
+
+    /* Advance the state pointer by 1
+     * to process the next group of interpolation factor number samples */
+    pState = pState + 4;
+
+    pDst += S->L * 3;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Copy new input sample into the state buffer */
+    *pStateCur++ = *pSrc++;
+
+    /* Address modifier index of coefficient buffer */
+    j = 1U;
+
+    /* Loop over the Interpolation factor. */
+    i = S->L;
+    while (i > 0U)
+    {
+      /* Set accumulator to zero */
+      sum0 = 0;
+
+      /* Initialize state pointer */
+      ptr1 = pState;
+
+      /* Initialize coefficient pointer */
+      ptr2 = pCoeffs + (S->L - j);
+
+      /* Loop over the polyPhase length.
+         Repeat until we've computed numTaps-(4*S->L) coefficients. */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+     /* Loop unrolling: Compute 4 outputs at a time */
+      tapCnt = phaseLen >> 2U;
+
+      while (tapCnt > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum0 += (q63_t) *ptr1++ * *ptr2;
+
+        /* Upsampling is done by stuffing L-1 zeros between each sample.
+         * So instead of multiplying zeros with coefficients,
+         * Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += S->L;
+
+        sum0 += (q63_t) *ptr1++ * *ptr2;
+        ptr2 += S->L;
+
+        sum0 += (q63_t) *ptr1++ * *ptr2;
+        ptr2 += S->L;
+
+        sum0 += (q63_t) *ptr1++ * *ptr2;
+        ptr2 += S->L;
+
+        /* Decrement loop counter */
+        tapCnt--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      tapCnt = phaseLen % 0x4U;
+
+#else
+
+      /* Initialize tapCnt with number of samples */
+      tapCnt = phaseLen;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (tapCnt > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum0 += (q63_t) *ptr1++ * *ptr2;
+
+        /* Upsampling is done by stuffing L-1 zeros between each sample.
+         * So instead of multiplying zeros with coefficients,
+         * Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += S->L;
+
+        /* Decrement loop counter */
+        tapCnt--;
+      }
+
+      /* The result is in the accumulator, store in the destination buffer. */
+      *pDst++ = (q15_t) (__SSAT((sum0 >> 15), 16));
+
+      /* Increment the address modifier index of coefficient buffer */
+      j++;
+
+      /* Decrement the loop counter */
+      i--;
+    }
+
+    /* Advance the state pointer by 1
+     * to process the next group of interpolation factor number samples */
+    pState = pState + 1;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.
+     Now copy the last phaseLen - 1 samples to the satrt of the state buffer.
+     This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCur = S->pState;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  tapCnt = (phaseLen - 1U) >> 2U;
+
+  /* copy data */
+  while (tapCnt > 0U)
+  {
+    write_q15x2_ia (&pStateCur, read_q15x2_ia (&pState));
+    write_q15x2_ia (&pStateCur, read_q15x2_ia (&pState));
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  tapCnt = (phaseLen - 1U) % 0x04U;
+
+#else
+
+    /* Initialize tapCnt with number of samples */
+    tapCnt = (phaseLen - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  /* Copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+#else
+/* alternate version for CM0_FAMILY */
+
+        q15_t *pState = S->pState;                     /* State pointer */
+  const q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q15_t *pStateCur;                              /* Points to the current sample of the state */
+        q15_t *ptr1;                                   /* Temporary pointer for state buffer */
+  const q15_t *ptr2;                                   /* Temporary pointer for coefficient buffer */
+        q63_t sum0;                                    /* Accumulators */
+        uint32_t i, blkCnt, tapCnt;                    /* Loop counters */
+        uint32_t phaseLen = S->phaseLength;            /* Length of each polyphase filter component */
+
+  /* S->pState buffer contains previous frame (phaseLen - 1) samples */
+  /* pStateCur points to the location where the new input data should be written */
+  pStateCur = S->pState + (phaseLen - 1U);
+
+  /* Total number of intput samples */
+  blkCnt = blockSize;
+
+  /* Loop over the blockSize. */
+  while (blkCnt > 0U)
+  {
+    /* Copy new input sample into the state buffer */
+    *pStateCur++ = *pSrc++;
+
+    /* Loop over the Interpolation factor. */
+    i = S->L;
+
+    while (i > 0U)
+    {
+      /* Set accumulator to zero */
+      sum0 = 0;
+
+      /* Initialize state pointer */
+      ptr1 = pState;
+
+      /* Initialize coefficient pointer */
+      ptr2 = pCoeffs + (i - 1U);
+
+      /* Loop over the polyPhase length */
+      tapCnt = phaseLen;
+
+      while (tapCnt > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum0 += ((q63_t) *ptr1++ * *ptr2);
+
+        /* Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += S->L;
+
+        /* Decrement the loop counter */
+        tapCnt--;
+      }
+
+      /* Store the result after converting to 1.15 format in the destination buffer. */
+      *pDst++ = (q15_t) (__SSAT((sum0 >> 15), 16));
+
+      /* Decrement loop counter */
+      i--;
+    }
+
+    /* Advance the state pointer by 1
+     * to process the next group of interpolation factor number samples */
+    pState = pState + 1;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.
+   ** Now copy the last phaseLen - 1 samples to the start of the state buffer.
+   ** This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCur = S->pState;
+
+  tapCnt = phaseLen - 1U;
+
+  /* Copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+#endif /* #if !defined(ARM_MATH_CM0_FAMILY) */
+
+}
+
+/**
+  @} end of FIR_Interpolate group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_q31.c
new file mode 100644
index 0000000..d6a8ca3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_interpolate_q31.c
@@ -0,0 +1,481 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_interpolate_q31.c
+ * Description:  Q31 FIR interpolation
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_Interpolate
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q31 FIR interpolator.
+  @param[in]     S          points to an instance of the Q31 FIR interpolator structure
+  @param[in]     pSrc       points to the block of input data
+  @param[out]    pDst       points to the block of output data
+  @param[in]     blockSize  number of samples to process
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using an internal 64-bit accumulator.
+                   The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit.
+                   Thus, if the accumulator result overflows it wraps around rather than clip.
+                   In order to avoid overflows completely the input signal must be scaled down by <code>1/(numTaps/L)</code>.
+                   since <code>numTaps/L</code> additions occur per output sample.
+                   After all multiply-accumulates are performed, the 2.62 accumulator is truncated to 1.32 format and then saturated to 1.31 format.
+ */
+
+void arm_fir_interpolate_q31(
+  const arm_fir_interpolate_instance_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+#if (1)
+//#if !defined(ARM_MATH_CM0_FAMILY)
+
+        q31_t *pState = S->pState;                     /* State pointer */
+  const q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q31_t *pStateCur;                              /* Points to the current sample of the state */
+        q31_t *ptr1;                                   /* Temporary pointer for state buffer */
+  const q31_t *ptr2;                                   /* Temporary pointer for coefficient buffer */
+        q63_t sum0;                                    /* Accumulators */
+        uint32_t i, blkCnt, tapCnt;                    /* Loop counters */
+        uint32_t phaseLen = S->phaseLength;            /* Length of each polyphase filter component */
+        uint32_t j;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q63_t acc0, acc1, acc2, acc3;
+        q31_t x0, x1, x2, x3;
+        q31_t c0, c1, c2, c3;
+#endif
+
+  /* S->pState buffer contains previous frame (phaseLen - 1) samples */
+  /* pStateCur points to the location where the new input data should be written */
+  pStateCur = S->pState + (phaseLen - 1U);
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy new input sample into the state buffer */
+    *pStateCur++ = *pSrc++;
+    *pStateCur++ = *pSrc++;
+    *pStateCur++ = *pSrc++;
+    *pStateCur++ = *pSrc++;
+
+    /* Address modifier index of coefficient buffer */
+    j = 1U;
+
+    /* Loop over the Interpolation factor. */
+    i = (S->L);
+
+    while (i > 0U)
+    {
+      /* Set accumulator to zero */
+      acc0 = 0;
+      acc1 = 0;
+      acc2 = 0;
+      acc3 = 0;
+
+      /* Initialize state pointer */
+      ptr1 = pState;
+
+      /* Initialize coefficient pointer */
+      ptr2 = pCoeffs + (S->L - j);
+
+      /* Loop over the polyPhase length. Unroll by a factor of 4.
+         Repeat until we've computed numTaps-(4*S->L) coefficients. */
+      tapCnt = phaseLen >> 2U;
+
+      x0 = *(ptr1++);
+      x1 = *(ptr1++);
+      x2 = *(ptr1++);
+
+      while (tapCnt > 0U)
+      {
+        /* Read the input sample */
+        x3 = *(ptr1++);
+
+        /* Read the coefficient */
+        c0 = *(ptr2);
+
+        /* Perform the multiply-accumulate */
+        acc0 += (q63_t) x0 * c0;
+        acc1 += (q63_t) x1 * c0;
+        acc2 += (q63_t) x2 * c0;
+        acc3 += (q63_t) x3 * c0;
+
+        /* Read the coefficient */
+        c1 = *(ptr2 + S->L);
+
+        /* Read the input sample */
+        x0 = *(ptr1++);
+
+        /* Perform the multiply-accumulate */
+        acc0 += (q63_t) x1 * c1;
+        acc1 += (q63_t) x2 * c1;
+        acc2 += (q63_t) x3 * c1;
+        acc3 += (q63_t) x0 * c1;
+
+        /* Read the coefficient */
+        c2 = *(ptr2 + S->L * 2);
+
+        /* Read the input sample */
+        x1 = *(ptr1++);
+
+        /* Perform the multiply-accumulate */
+        acc0 += (q63_t) x2 * c2;
+        acc1 += (q63_t) x3 * c2;
+        acc2 += (q63_t) x0 * c2;
+        acc3 += (q63_t) x1 * c2;
+
+        /* Read the coefficient */
+        c3 = *(ptr2 + S->L * 3);
+
+        /* Read the input sample */
+        x2 = *(ptr1++);
+
+        /* Perform the multiply-accumulate */
+        acc0 += (q63_t) x3 * c3;
+        acc1 += (q63_t) x0 * c3;
+        acc2 += (q63_t) x1 * c3;
+        acc3 += (q63_t) x2 * c3;
+
+
+        /* Upsampling is done by stuffing L-1 zeros between each sample.
+         * So instead of multiplying zeros with coefficients,
+         * Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += 4 * S->L;
+
+        /* Decrement loop counter */
+        tapCnt--;
+      }
+
+      /* If the polyPhase length is not a multiple of 4, compute the remaining filter taps */
+      tapCnt = phaseLen % 0x4U;
+
+      while (tapCnt > 0U)
+      {
+        /* Read the input sample */
+        x3 = *(ptr1++);
+
+        /* Read the coefficient */
+        c0 = *(ptr2);
+
+        /* Perform the multiply-accumulate */
+        acc0 += (q63_t) x0 * c0;
+        acc1 += (q63_t) x1 * c0;
+        acc2 += (q63_t) x2 * c0;
+        acc3 += (q63_t) x3 * c0;
+
+        /* Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += S->L;
+
+        /* update states for next sample processing */
+        x0 = x1;
+        x1 = x2;
+        x2 = x3;
+
+        /* Decrement loop counter */
+        tapCnt--;
+      }
+
+      /* The result is in the accumulator, store in the destination buffer. */
+      *(pDst           ) = (q31_t) (acc0 >> 31);
+      *(pDst +     S->L) = (q31_t) (acc1 >> 31);
+      *(pDst + 2 * S->L) = (q31_t) (acc2 >> 31);
+      *(pDst + 3 * S->L) = (q31_t) (acc3 >> 31);
+
+      pDst++;
+
+      /* Increment the address modifier index of coefficient buffer */
+      j++;
+
+      /* Decrement loop counter */
+      i--;
+    }
+
+    /* Advance the state pointer by 1
+     * to process the next group of interpolation factor number samples */
+    pState = pState + 4;
+
+    pDst += S->L * 3;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Copy new input sample into the state buffer */
+    *pStateCur++ = *pSrc++;
+
+    /* Address modifier index of coefficient buffer */
+    j = 1U;
+
+    /* Loop over the Interpolation factor. */
+    i = S->L;
+    while (i > 0U)
+    {
+      /* Set accumulator to zero */
+      sum0 = 0;
+
+      /* Initialize state pointer */
+      ptr1 = pState;
+
+      /* Initialize coefficient pointer */
+      ptr2 = pCoeffs + (S->L - j);
+
+      /* Loop over the polyPhase length.
+         Repeat until we've computed numTaps-(4*S->L) coefficients. */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+     /* Loop unrolling: Compute 4 outputs at a time */
+      tapCnt = phaseLen >> 2U;
+
+      while (tapCnt > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum0 += (q63_t) *ptr1++ * *ptr2;
+
+        /* Upsampling is done by stuffing L-1 zeros between each sample.
+         * So instead of multiplying zeros with coefficients,
+         * Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += S->L;
+
+        sum0 += (q63_t) *ptr1++ * *ptr2;
+        ptr2 += S->L;
+
+        sum0 += (q63_t) *ptr1++ * *ptr2;
+        ptr2 += S->L;
+
+        sum0 += (q63_t) *ptr1++ * *ptr2;
+        ptr2 += S->L;
+
+        /* Decrement loop counter */
+        tapCnt--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      tapCnt = phaseLen % 0x4U;
+
+#else
+
+      /* Initialize tapCnt with number of samples */
+      tapCnt = phaseLen;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (tapCnt > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum0 += (q63_t) *ptr1++ * *ptr2;
+
+        /* Upsampling is done by stuffing L-1 zeros between each sample.
+         * So instead of multiplying zeros with coefficients,
+         * Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += S->L;
+
+        /* Decrement loop counter */
+        tapCnt--;
+      }
+
+      /* The result is in the accumulator, store in the destination buffer. */
+      *pDst++ = (q31_t) (sum0 >> 31);
+
+      /* Increment the address modifier index of coefficient buffer */
+      j++;
+
+      /* Decrement the loop counter */
+      i--;
+    }
+
+    /* Advance the state pointer by 1
+     * to process the next group of interpolation factor number samples */
+    pState = pState + 1;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.
+     Now copy the last phaseLen - 1 samples to the satrt of the state buffer.
+     This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCur = S->pState;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  tapCnt = (phaseLen - 1U) >> 2U;
+
+  /* copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  tapCnt = (phaseLen - 1U) % 0x04U;
+
+#else
+
+    /* Initialize tapCnt with number of samples */
+    tapCnt = (phaseLen - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  /* Copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+#else
+/* alternate version for CM0_FAMILY */
+
+        q31_t *pState = S->pState;                     /* State pointer */
+  const q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q31_t *pStateCur;                              /* Points to the current sample of the state */
+        q31_t *ptr1;                                   /* Temporary pointer for state buffer */
+  const q31_t *ptr2;                                   /* Temporary pointer for coefficient buffer */
+        q63_t sum0;                                    /* Accumulators */
+        uint32_t i, blkCnt, tapCnt;                    /* Loop counters */
+        uint32_t phaseLen = S->phaseLength;            /* Length of each polyphase filter component */
+
+  /* S->pState buffer contains previous frame (phaseLen - 1) samples */
+  /* pStateCur points to the location where the new input data should be written */
+  pStateCur = S->pState + (phaseLen - 1U);
+
+  /* Total number of intput samples */
+  blkCnt = blockSize;
+
+  /* Loop over the blockSize. */
+  while (blkCnt > 0U)
+  {
+    /* Copy new input sample into the state buffer */
+    *pStateCur++ = *pSrc++;
+
+    /* Loop over the Interpolation factor. */
+    i = S->L;
+
+    while (i > 0U)
+    {
+      /* Set accumulator to zero */
+      sum0 = 0;
+
+      /* Initialize state pointer */
+      ptr1 = pState;
+
+      /* Initialize coefficient pointer */
+      ptr2 = pCoeffs + (i - 1U);
+
+      /* Loop over the polyPhase length */
+      tapCnt = phaseLen;
+
+      while (tapCnt > 0U)
+      {
+        /* Perform the multiply-accumulate */
+        sum0 += ((q63_t) *ptr1++ * *ptr2);
+
+        /* Increment the coefficient pointer by interpolation factor times. */
+        ptr2 += S->L;
+
+        /* Decrement the loop counter */
+        tapCnt--;
+      }
+
+      /* The result is in the accumulator, store in the destination buffer. */
+      *pDst++ = (q31_t) (sum0 >> 31);
+
+      /* Decrement loop counter */
+      i--;
+    }
+
+    /* Advance the state pointer by 1
+     * to process the next group of interpolation factor number samples */
+    pState = pState + 1;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.
+   ** Now copy the last phaseLen - 1 samples to the start of the state buffer.
+   ** This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCur = S->pState;
+
+  tapCnt = phaseLen - 1U;
+
+  /* Copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+#endif /* #if !defined(ARM_MATH_CM0_FAMILY) */
+
+}
+
+/**
+  @} end of FIR_Interpolate group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_f32.c
new file mode 100644
index 0000000..a3d95c1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_f32.c
@@ -0,0 +1,453 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_lattice_f32.c
+ * Description:  Processing function for floating-point FIR Lattice filter
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @defgroup FIR_Lattice Finite Impulse Response (FIR) Lattice Filters
+
+  This set of functions implements Finite Impulse Response (FIR) lattice filters
+  for Q15, Q31 and floating-point data types.  Lattice filters are used in a
+  variety of adaptive filter applications. The filter structure is feedforward and
+  the net impulse response is finite length.
+  The functions operate on blocks
+  of input and output data and each call to the function processes
+  <code>blockSize</code> samples through the filter.  <code>pSrc</code> and
+  <code>pDst</code> point to input and output arrays containing <code>blockSize</code> values.
+
+  @par           Algorithm
+                   \image html FIRLattice.gif "Finite Impulse Response Lattice filter"
+                   The following difference equation is implemented:
+  @par
+  <pre>
+      f0[n] = g0[n] = x[n]
+      fm[n] = fm-1[n] + km * gm-1[n-1] for m = 1, 2, ...M
+      gm[n] = km * fm-1[n] + gm-1[n-1] for m = 1, 2, ...M
+      y[n] = fM[n]
+  </pre>
+  @par
+                   <code>pCoeffs</code> points to tha array of reflection coefficients of size <code>numStages</code>.
+                   Reflection Coefficients are stored in the following order.
+  @par
+  <pre>
+      {k1, k2, ..., kM}
+  </pre>
+                   where M is number of stages
+  @par
+                   <code>pState</code> points to a state array of size <code>numStages</code>.
+                   The state variables (g values) hold previous inputs and are stored in the following order.
+  <pre>
+    {g0[n], g1[n], g2[n] ...gM-1[n]}
+  </pre>
+                   The state variables are updated after each block of data is processed; the coefficients are untouched.
+
+  @par           Instance Structure
+                   The coefficients and state variables for a filter are stored together in an instance data structure.
+                   A separate instance structure must be defined for each filter.
+                   Coefficient arrays may be shared among several instances while state variable arrays cannot be shared.
+                   There are separate instance structure declarations for each of the 3 supported data types.
+
+  @par           Initialization Functions
+                   There is also an associated initialization function for each data type.
+                   The initialization function performs the following operations:
+                   - Sets the values of the internal structure fields.
+                   - Zeros out the values in the state buffer.
+                   To do this manually without calling the init function, assign the follow subfields of the instance structure:
+                   numStages, pCoeffs, pState. Also set all of the values in pState to zero.
+  @par
+                   Use of the initialization function is optional.
+                   However, if the initialization function is used, then the instance structure cannot be placed into a const data section.
+                   To place an instance structure into a const data section, the instance structure must be manually initialized.
+                   Set the values in the state buffer to zeros and then manually initialize the instance structure as follows:
+  <pre>
+      arm_fir_lattice_instance_f32 S = {numStages, pState, pCoeffs};
+      arm_fir_lattice_instance_q31 S = {numStages, pState, pCoeffs};
+      arm_fir_lattice_instance_q15 S = {numStages, pState, pCoeffs};
+  </pre>
+  @par
+                   where <code>numStages</code> is the number of stages in the filter;
+                   <code>pState</code> is the address of the state buffer;
+                   <code>pCoeffs</code> is the address of the coefficient buffer.
+
+  @par           Fixed-Point Behavior
+                   Care must be taken when using the fixed-point versions of the FIR Lattice filter functions.
+                   In particular, the overflow and saturation behavior of the accumulator used in each function must be considered.
+                   Refer to the function specific documentation below for usage guidelines.
+ */
+
+/**
+  @addtogroup FIR_Lattice
+  @{
+ */
+
+/**
+  @brief         Processing function for the floating-point FIR lattice filter.
+  @param[in]     S          points to an instance of the floating-point FIR lattice structure
+  @param[in]     pSrc       points to the block of input data
+  @param[out]    pDst       points to the block of output data
+  @param[in]     blockSize  number of samples to process
+  @return        none
+ */
+
+void arm_fir_lattice_f32(
+  const arm_fir_lattice_instance_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize)
+{
+        float32_t *pState = S->pState;                 /* State pointer */
+  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+        float32_t *px;                                 /* Temporary state pointer */
+  const float32_t *pk;                                 /* Temporary coefficient pointer */
+        uint32_t numStages = S->numStages;             /* Number of stages in the filter */
+        uint32_t blkCnt, stageCnt;                     /* Loop counters */
+        float32_t fcurr0, fnext0, gnext0, gcurr0;      /* Temporary variables */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        float32_t fcurr1, fnext1, gnext1;              /* Temporary variables for second sample in loop unrolling */
+        float32_t fcurr2, fnext2, gnext2;              /* Temporary variables for third sample in loop unrolling */
+        float32_t fcurr3, fnext3, gnext3;              /* Temporary variables for fourth sample in loop unrolling */
+#endif
+
+  gcurr0 = 0.0f;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Read two samples from input buffer */
+    /* f0(n) = x(n) */
+    fcurr0 = *pSrc++;
+    fcurr1 = *pSrc++;
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* Initialize coeff pointer */
+    pk = pCoeffs;
+
+    /* Read g0(n-1) from state buffer */
+    gcurr0 = *px;
+
+    /* Process first sample for first tap */
+    /* f1(n) = f0(n) +  K1 * g0(n-1) */
+    fnext0 = (gcurr0 * (*pk)) + fcurr0;
+
+    /* g1(n) = f0(n) * K1  +  g0(n-1) */
+    gnext0 = (fcurr0 * (*pk)) + gcurr0;
+
+    /* Process second sample for first tap */
+    fnext1 = (fcurr0 * (*pk)) + fcurr1;
+    gnext1 = (fcurr1 * (*pk)) + fcurr0;
+
+    /* Read next two samples from input buffer */
+    /* f0(n+2) = x(n+2) */
+    fcurr2 = *pSrc++;
+    fcurr3 = *pSrc++;
+
+    /* Process third sample for first tap */
+    fnext2 = (fcurr1 * (*pk)) + fcurr2;
+    gnext2 = (fcurr2 * (*pk)) + fcurr1;
+
+    /* Process fourth sample for first tap */
+    fnext3 = (fcurr2 * (*pk  )) + fcurr3;
+    gnext3 = (fcurr3 * (*pk++)) + fcurr2;
+
+    /* Copy only last input sample into the state buffer
+       which will be used for next samples processing */
+    *px++ = fcurr3;
+
+    /* Update of f values for next coefficient set processing */
+    fcurr0 = fnext0;
+    fcurr1 = fnext1;
+    fcurr2 = fnext2;
+    fcurr3 = fnext3;
+
+    /* Loop unrolling.  Process 4 taps at a time . */
+    stageCnt = (numStages - 1U) >> 2U;
+
+    /* Loop over the number of taps.  Unroll by a factor of 4.
+       Repeat until we've computed numStages-3 coefficients. */
+
+    /* Process 2nd, 3rd, 4th and 5th taps ... here */
+    while (stageCnt > 0U)
+    {
+      /* Read g1(n-1), g3(n-1) .... from state */
+      gcurr0 = *px;
+
+      /* save g1(n) in state buffer */
+      *px++ = gnext3;
+
+      /* Process first sample for 2nd, 6th .. tap */
+      /* Sample processing for K2, K6.... */
+      /* f2(n) = f1(n) +  K2 * g1(n-1) */
+      fnext0 = (gcurr0 * (*pk)) + fcurr0;
+
+      /* Process second sample for 2nd, 6th .. tap */
+      /* for sample 2 processing */
+      fnext1 = (gnext0 * (*pk)) + fcurr1;
+
+      /* Process third sample for 2nd, 6th .. tap */
+      fnext2 = (gnext1 * (*pk)) + fcurr2;
+
+      /* Process fourth sample for 2nd, 6th .. tap */
+      fnext3 = (gnext2 * (*pk)) + fcurr3;
+
+      /* g2(n) = f1(n) * K2  +  g1(n-1) */
+      /* Calculation of state values for next stage */
+      gnext3 = (fcurr3 * (*pk)) + gnext2;
+
+      gnext2 = (fcurr2 * (*pk)) + gnext1;
+
+      gnext1 = (fcurr1 * (*pk)) + gnext0;
+
+      gnext0 = (fcurr0 * (*pk++)) + gcurr0;
+
+
+      /* Read g2(n-1), g4(n-1) .... from state */
+      gcurr0 = *px;
+
+      /* save g2(n) in state buffer */
+      *px++ = gnext3;
+
+      /* Sample processing for K3, K7.... */
+      /* Process first sample for 3rd, 7th .. tap */
+      /* f3(n) = f2(n) +  K3 * g2(n-1) */
+      fcurr0 = (gcurr0 * (*pk)) + fnext0;
+
+      /* Process second sample for 3rd, 7th .. tap */
+      fcurr1 = (gnext0 * (*pk)) + fnext1;
+
+      /* Process third sample for 3rd, 7th .. tap */
+      fcurr2 = (gnext1 * (*pk)) + fnext2;
+
+      /* Process fourth sample for 3rd, 7th .. tap */
+      fcurr3 = (gnext2 * (*pk)) + fnext3;
+
+      /* Calculation of state values for next stage */
+      /* g3(n) = f2(n) * K3  +  g2(n-1) */
+      gnext3 = (fnext3 * (*pk)) + gnext2;
+
+      gnext2 = (fnext2 * (*pk)) + gnext1;
+
+      gnext1 = (fnext1 * (*pk)) + gnext0;
+
+      gnext0 = (fnext0 * (*pk++)) + gcurr0;
+
+
+      /* Read g1(n-1), g3(n-1) .... from state */
+      gcurr0 = *px;
+
+      /* save g3(n) in state buffer */
+      *px++ = gnext3;
+
+      /* Sample processing for K4, K8.... */
+      /* Process first sample for 4th, 8th .. tap */
+      /* f4(n) = f3(n) +  K4 * g3(n-1) */
+      fnext0 = (gcurr0 * (*pk)) + fcurr0;
+
+      /* Process second sample for 4th, 8th .. tap */
+      /* for sample 2 processing */
+      fnext1 = (gnext0 * (*pk)) + fcurr1;
+
+      /* Process third sample for 4th, 8th .. tap */
+      fnext2 = (gnext1 * (*pk)) + fcurr2;
+
+      /* Process fourth sample for 4th, 8th .. tap */
+      fnext3 = (gnext2 * (*pk)) + fcurr3;
+
+      /* g4(n) = f3(n) * K4  +  g3(n-1) */
+      /* Calculation of state values for next stage */
+      gnext3 = (fcurr3 * (*pk)) + gnext2;
+
+      gnext2 = (fcurr2 * (*pk)) + gnext1;
+
+      gnext1 = (fcurr1 * (*pk)) + gnext0;
+
+      gnext0 = (fcurr0 * (*pk++)) + gcurr0;
+
+
+      /* Read g2(n-1), g4(n-1) .... from state */
+      gcurr0 = *px;
+
+      /* save g4(n) in state buffer */
+      *px++ = gnext3;
+
+      /* Sample processing for K5, K9.... */
+      /* Process first sample for 5th, 9th .. tap */
+      /* f5(n) = f4(n) +  K5 * g4(n-1) */
+      fcurr0 = (gcurr0 * (*pk)) + fnext0;
+
+      /* Process second sample for 5th, 9th .. tap */
+      fcurr1 = (gnext0 * (*pk)) + fnext1;
+
+      /* Process third sample for 5th, 9th .. tap */
+      fcurr2 = (gnext1 * (*pk)) + fnext2;
+
+      /* Process fourth sample for 5th, 9th .. tap */
+      fcurr3 = (gnext2 * (*pk)) + fnext3;
+
+      /* Calculation of state values for next stage */
+      /* g5(n) = f4(n) * K5  +  g4(n-1) */
+      gnext3 = (fnext3 * (*pk)) + gnext2;
+
+      gnext2 = (fnext2 * (*pk)) + gnext1;
+
+      gnext1 = (fnext1 * (*pk)) + gnext0;
+
+      gnext0 = (fnext0 * (*pk++)) + gcurr0;
+
+      stageCnt--;
+    }
+
+    /* If the (filter length -1) is not a multiple of 4, compute the remaining filter taps */
+    stageCnt = (numStages - 1U) % 0x4U;
+
+    while (stageCnt > 0U)
+    {
+      gcurr0 = *px;
+
+      /* save g value in state buffer */
+      *px++ = gnext3;
+
+      /* Process four samples for last three taps here */
+      fnext0 = (gcurr0 * (*pk)) + fcurr0;
+
+      fnext1 = (gnext0 * (*pk)) + fcurr1;
+
+      fnext2 = (gnext1 * (*pk)) + fcurr2;
+
+      fnext3 = (gnext2 * (*pk)) + fcurr3;
+
+      /* g1(n) = f0(n) * K1  +  g0(n-1) */
+      gnext3 = (fcurr3 * (*pk)) + gnext2;
+
+      gnext2 = (fcurr2 * (*pk)) + gnext1;
+
+      gnext1 = (fcurr1 * (*pk)) + gnext0;
+
+      gnext0 = (fcurr0 * (*pk++)) + gcurr0;
+
+      /* Update of f values for next coefficient set processing */
+      fcurr0 = fnext0;
+      fcurr1 = fnext1;
+      fcurr2 = fnext2;
+      fcurr3 = fnext3;
+
+      stageCnt--;
+    }
+
+    /* The results in the 4 accumulators, store in the destination buffer. */
+    /* y(n) = fN(n) */
+    *pDst++ = fcurr0;
+    *pDst++ = fcurr1;
+    *pDst++ = fcurr2;
+    *pDst++ = fcurr3;
+
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* f0(n) = x(n) */
+    fcurr0 = *pSrc++;
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* Initialize coeff pointer */
+    pk = pCoeffs;
+
+    /* read g2(n) from state buffer */
+    gcurr0 = *px;
+
+    /* for sample 1 processing */
+    /* f1(n) = f0(n) +  K1 * g0(n-1) */
+    fnext0 = (gcurr0 * (*pk)) + fcurr0;
+
+    /* g1(n) = f0(n) * K1  +  g0(n-1) */
+    gnext0 = (fcurr0 * (*pk++)) + gcurr0;
+
+    /* save g1(n) in state buffer */
+    *px++ = fcurr0;
+
+    /* f1(n) is saved in fcurr0 for next stage processing */
+    fcurr0 = fnext0;
+
+    stageCnt = (numStages - 1U);
+
+    /* stage loop */
+    while (stageCnt > 0U)
+    {
+      /* read g2(n) from state buffer */
+      gcurr0 = *px;
+
+      /* save g1(n) in state buffer */
+      *px++ = gnext0;
+
+      /* Sample processing for K2, K3.... */
+      /* f2(n) = f1(n) +  K2 * g1(n-1) */
+      fnext0 = (gcurr0 * (*pk)) + fcurr0;
+
+      /* g2(n) = f1(n) * K2  +  g1(n-1) */
+      gnext0 = (fcurr0 * (*pk++)) + gcurr0;
+
+      /* f1(n) is saved in fcurr0 for next stage processing */
+      fcurr0 = fnext0;
+
+      stageCnt--;
+    }
+
+    /* y(n) = fN(n) */
+    *pDst++ = fcurr0;
+
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of FIR_Lattice group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_init_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_init_f32.c
new file mode 100644
index 0000000..7929629
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_init_f32.c
@@ -0,0 +1,70 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_lattice_init_f32.c
+ * Description:  Floating-point FIR Lattice filter initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_Lattice
+  @{
+ */
+
+/**
+  @brief         Initialization function for the floating-point FIR lattice filter.
+  @param[in]     S          points to an instance of the floating-point FIR lattice structure
+  @param[in]     numStages  number of filter stages
+  @param[in]     pCoeffs    points to the coefficient buffer.  The array is of length numStages
+  @param[in]     pState     points to the state buffer.  The array is of length numStages
+  @return        none
+ */
+
+void arm_fir_lattice_init_f32(
+        arm_fir_lattice_instance_f32 * S,
+        uint16_t numStages,
+  const float32_t * pCoeffs,
+        float32_t * pState)
+{
+  /* Assign filter taps */
+  S->numStages = numStages;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Clear state buffer and size is always numStages */
+  memset(pState, 0, (numStages) * sizeof(float32_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+}
+
+/**
+  @} end of FIR_Lattice group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_init_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_init_q15.c
new file mode 100644
index 0000000..5c80dff
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_init_q15.c
@@ -0,0 +1,70 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_lattice_init_q15.c
+ * Description:  Q15 FIR Lattice filter initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_Lattice
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q15 FIR lattice filter.
+  @param[in]     S          points to an instance of the Q15 FIR lattice structure
+  @param[in]     numStages  number of filter stages
+  @param[in]     pCoeffs    points to the coefficient buffer.  The array is of length numStages
+  @param[in]     pState     points to the state buffer.  The array is of length numStages
+  @return        none
+ */
+
+void arm_fir_lattice_init_q15(
+        arm_fir_lattice_instance_q15 * S,
+        uint16_t numStages,
+  const q15_t * pCoeffs,
+        q15_t * pState)
+{
+  /* Assign filter taps */
+  S->numStages = numStages;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Clear state buffer and size is always numStages */
+  memset(pState, 0, (numStages) * sizeof(q15_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+}
+
+/**
+  @} end of FIR_Lattice group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_init_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_init_q31.c
new file mode 100644
index 0000000..476296d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_init_q31.c
@@ -0,0 +1,70 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_lattice_init_q31.c
+ * Description:  Q31 FIR lattice filter initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_Lattice
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q31 FIR lattice filter.
+  @param[in]     S          points to an instance of the Q31 FIR lattice structure
+  @param[in]     numStages  number of filter stages
+  @param[in]     pCoeffs    points to the coefficient buffer.  The array is of length numStages
+  @param[in]     pState     points to the state buffer.  The array is of length numStages
+  @return        none
+ */
+
+void arm_fir_lattice_init_q31(
+        arm_fir_lattice_instance_q31 * S,
+        uint16_t numStages,
+  const q31_t * pCoeffs,
+        q31_t * pState)
+{
+  /* Assign filter taps */
+  S->numStages = numStages;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Clear state buffer and size is always numStages */
+  memset(pState, 0, (numStages) * sizeof(q31_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+}
+
+/**
+  @} end of FIR_Lattice group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_q15.c
new file mode 100644
index 0000000..42e7c0d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_q15.c
@@ -0,0 +1,506 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_lattice_q15.c
+ * Description:  Q15 FIR lattice filter processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_Lattice
+  @{
+ */
+
+/**
+  @brief         Processing function for Q15 FIR lattice filter.
+  @param[in]     S          points to an instance of the Q15 FIR lattice structure
+  @param[in]     pSrc       points to the block of input data
+  @param[out]    pDst       points to the block of output data
+  @param[in]     blockSize  number of samples to process
+  @return        none
+ */
+
+void arm_fir_lattice_q15(
+  const arm_fir_lattice_instance_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+        q15_t *pState = S->pState;                     /* State pointer */
+  const q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q15_t *px;                                     /* Temporary state pointer */
+  const q15_t *pk;                                     /* Temporary coefficient pointer */
+        uint32_t numStages = S->numStages;             /* Number of stages in the filter */
+        uint32_t blkCnt, stageCnt;                     /* Loop counters */
+        q31_t fcurr0, fnext0, gnext0, gcurr0;          /* Temporary variables */
+
+#if (1)
+//#if !defined(ARM_MATH_CM0_FAMILY)
+
+#if defined (ARM_MATH_LOOPUNROLL)
+  q31_t fcurr1, fnext1, gnext1;                  /* Temporary variables for second sample in loop unrolling */
+  q31_t fcurr2, fnext2, gnext2;                  /* Temporary variables for third sample in loop unrolling */
+  q31_t fcurr3, fnext3, gnext3;                  /* Temporary variables for fourth sample in loop unrolling */
+#endif
+
+  gcurr0 = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Read two samples from input buffer */
+    /* f0(n) = x(n) */
+    fcurr0 = *pSrc++;
+    fcurr1 = *pSrc++;
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* Initialize coeff pointer */
+    pk = pCoeffs;
+
+    /* Read g0(n-1) from state buffer */
+    gcurr0 = *px;
+
+    /* Process first sample for first tap */
+    /* f1(n) = f0(n) +  K1 * g0(n-1) */
+    fnext0 = (q31_t) ((gcurr0 * (*pk)) >> 15U) + fcurr0;
+    fnext0 = __SSAT(fnext0, 16);
+
+    /* g1(n) = f0(n) * K1  +  g0(n-1) */
+    gnext0 = (q31_t) ((fcurr0 * (*pk)) >> 15U) + gcurr0;
+    gnext0 = __SSAT(gnext0, 16);
+
+    /* Process second sample for first tap */
+    fnext1 = (q31_t) ((fcurr0 * (*pk)) >> 15U) + fcurr1;
+    fnext1 = __SSAT(fnext1, 16);
+    gnext1 = (q31_t) ((fcurr1 * (*pk)) >> 15U) + fcurr0;
+    gnext1 = __SSAT(gnext1, 16);
+
+    /* Read next two samples from input buffer */
+    /* f0(n+2) = x(n+2) */
+    fcurr2 = *pSrc++;
+    fcurr3 = *pSrc++;
+
+    /* Process third sample for first tap */
+    fnext2 = (q31_t) ((fcurr1 * (*pk)) >> 15U) + fcurr2;
+    fnext2 = __SSAT(fnext2, 16);
+    gnext2 = (q31_t) ((fcurr2 * (*pk)) >> 15U) + fcurr1;
+    gnext2 = __SSAT(gnext2, 16);
+
+    /* Process fourth sample for first tap */
+    fnext3 = (q31_t) ((fcurr2 * (*pk  )) >> 15U) + fcurr3;
+    fnext3 = __SSAT(fnext3, 16);
+    gnext3 = (q31_t) ((fcurr3 * (*pk++)) >> 15U) + fcurr2;
+    gnext3 = __SSAT(gnext3, 16);
+
+    /* Copy only last input sample into the state buffer
+       which will be used for next samples processing */
+    *px++ = (q15_t) fcurr3;
+
+    /* Update of f values for next coefficient set processing */
+    fcurr0 = fnext0;
+    fcurr1 = fnext1;
+    fcurr2 = fnext2;
+    fcurr3 = fnext3;
+
+    /* Loop unrolling.  Process 4 taps at a time . */
+    stageCnt = (numStages - 1U) >> 2U;
+
+    /* Loop over the number of taps.  Unroll by a factor of 4.
+       Repeat until we've computed numStages-3 coefficients. */
+
+    /* Process 2nd, 3rd, 4th and 5th taps ... here */
+    while (stageCnt > 0U)
+    {
+      /* Read g1(n-1), g3(n-1) .... from state */
+      gcurr0 = *px;
+
+      /* save g1(n) in state buffer */
+      *px++ = (q15_t) gnext3;
+
+      /* Process first sample for 2nd, 6th .. tap */
+      /* Sample processing for K2, K6.... */
+      /* f1(n) = f0(n) +  K1 * g0(n-1) */
+      fnext0 = (q31_t) ((gcurr0 * (*pk)) >> 15U) + fcurr0;
+      fnext0 = __SSAT(fnext0, 16);
+
+      /* Process second sample for 2nd, 6th .. tap */
+      /* for sample 2 processing */
+      fnext1 = (q31_t) ((gnext0 * (*pk)) >> 15U) + fcurr1;
+      fnext1 = __SSAT(fnext1, 16);
+
+      /* Process third sample for 2nd, 6th .. tap */
+      fnext2 = (q31_t) ((gnext1 * (*pk)) >> 15U) + fcurr2;
+      fnext2 = __SSAT(fnext2, 16);
+
+      /* Process fourth sample for 2nd, 6th .. tap */
+      fnext3 = (q31_t) ((gnext2 * (*pk)) >> 15U) + fcurr3;
+      fnext3 = __SSAT(fnext3, 16);
+
+      /* g1(n) = f0(n) * K1  +  g0(n-1) */
+      /* Calculation of state values for next stage */
+      gnext3 = (q31_t) ((fcurr3 * (*pk)) >> 15U) + gnext2;
+      gnext3 = __SSAT(gnext3, 16);
+
+      gnext2 = (q31_t) ((fcurr2 * (*pk)) >> 15U) + gnext1;
+      gnext2 = __SSAT(gnext2, 16);
+
+      gnext1 = (q31_t) ((fcurr1 * (*pk)) >> 15U) + gnext0;
+      gnext1 = __SSAT(gnext1, 16);
+
+      gnext0 = (q31_t) ((fcurr0 * (*pk++)) >> 15U) + gcurr0;
+      gnext0 = __SSAT(gnext0, 16);
+
+
+      /* Read g2(n-1), g4(n-1) .... from state */
+      gcurr0 = *px;
+
+      /* save g1(n) in state buffer */
+      *px++ = (q15_t) gnext3;
+
+      /* Sample processing for K3, K7.... */
+      /* Process first sample for 3rd, 7th .. tap */
+      /* f3(n) = f2(n) +  K3 * g2(n-1) */
+      fcurr0 = (q31_t) ((gcurr0 * (*pk)) >> 15U) + fnext0;
+      fcurr0 = __SSAT(fcurr0, 16);
+
+      /* Process second sample for 3rd, 7th .. tap */
+      fcurr1 = (q31_t) ((gnext0 * (*pk)) >> 15U) + fnext1;
+      fcurr1 = __SSAT(fcurr1, 16);
+
+      /* Process third sample for 3rd, 7th .. tap */
+      fcurr2 = (q31_t) ((gnext1 * (*pk)) >> 15U) + fnext2;
+      fcurr2 = __SSAT(fcurr2, 16);
+
+      /* Process fourth sample for 3rd, 7th .. tap */
+      fcurr3 = (q31_t) ((gnext2 * (*pk)) >> 15U) + fnext3;
+      fcurr3 = __SSAT(fcurr3, 16);
+
+      /* Calculation of state values for next stage */
+      /* g3(n) = f2(n) * K3  +  g2(n-1) */
+      gnext3 = (q31_t) ((fnext3 * (*pk)) >> 15U) + gnext2;
+      gnext3 = __SSAT(gnext3, 16);
+
+      gnext2 = (q31_t) ((fnext2 * (*pk)) >> 15U) + gnext1;
+      gnext2 = __SSAT(gnext2, 16);
+
+      gnext1 = (q31_t) ((fnext1 * (*pk)) >> 15U) + gnext0;
+      gnext1 = __SSAT(gnext1, 16);
+
+      gnext0 = (q31_t) ((fnext0 * (*pk++)) >> 15U) + gcurr0;
+      gnext0 = __SSAT(gnext0, 16);
+
+      /* Read g1(n-1), g3(n-1) .... from state */
+      gcurr0 = *px;
+
+      /* save g1(n) in state buffer */
+      *px++ = (q15_t) gnext3;
+
+      /* Sample processing for K4, K8.... */
+      /* Process first sample for 4th, 8th .. tap */
+      /* f4(n) = f3(n) +  K4 * g3(n-1) */
+      fnext0 = (q31_t) ((gcurr0 * (*pk)) >> 15U) + fcurr0;
+      fnext0 = __SSAT(fnext0, 16);
+
+      /* Process second sample for 4th, 8th .. tap */
+      /* for sample 2 processing */
+      fnext1 = (q31_t) ((gnext0 * (*pk)) >> 15U) + fcurr1;
+      fnext1 = __SSAT(fnext1, 16);
+
+      /* Process third sample for 4th, 8th .. tap */
+      fnext2 = (q31_t) ((gnext1 * (*pk)) >> 15U) + fcurr2;
+      fnext2 = __SSAT(fnext2, 16);
+
+      /* Process fourth sample for 4th, 8th .. tap */
+      fnext3 = (q31_t) ((gnext2 * (*pk)) >> 15U) + fcurr3;
+      fnext3 = __SSAT(fnext3, 16);
+
+      /* g4(n) = f3(n) * K4  +  g3(n-1) */
+      /* Calculation of state values for next stage */
+      gnext3 = (q31_t) ((fcurr3 * (*pk)) >> 15U) + gnext2;
+      gnext3 = __SSAT(gnext3, 16);
+
+      gnext2 = (q31_t) ((fcurr2 * (*pk)) >> 15U) + gnext1;
+      gnext2 = __SSAT(gnext2, 16);
+
+      gnext1 = (q31_t) ((fcurr1 * (*pk)) >> 15U) + gnext0;
+      gnext1 = __SSAT(gnext1, 16);
+
+      gnext0 = (q31_t) ((fcurr0 * (*pk++)) >> 15U) + gcurr0;
+      gnext0 = __SSAT(gnext0, 16);
+
+      /* Read g2(n-1), g4(n-1) .... from state */
+      gcurr0 = *px;
+
+      /* save g4(n) in state buffer */
+      *px++ = (q15_t) gnext3;
+
+      /* Sample processing for K5, K9.... */
+      /* Process first sample for 5th, 9th .. tap */
+      /* f5(n) = f4(n) +  K5 * g4(n-1) */
+      fcurr0 = (q31_t) ((gcurr0 * (*pk)) >> 15U) + fnext0;
+      fcurr0 = __SSAT(fcurr0, 16);
+
+      /* Process second sample for 5th, 9th .. tap */
+      fcurr1 = (q31_t) ((gnext0 * (*pk)) >> 15U) + fnext1;
+      fcurr1 = __SSAT(fcurr1, 16);
+
+      /* Process third sample for 5th, 9th .. tap */
+      fcurr2 = (q31_t) ((gnext1 * (*pk)) >> 15U) + fnext2;
+      fcurr2 = __SSAT(fcurr2, 16);
+
+      /* Process fourth sample for 5th, 9th .. tap */
+      fcurr3 = (q31_t) ((gnext2 * (*pk)) >> 15U) + fnext3;
+      fcurr3 = __SSAT(fcurr3, 16);
+
+      /* Calculation of state values for next stage */
+      /* g5(n) = f4(n) * K5  +  g4(n-1) */
+      gnext3 = (q31_t) ((fnext3 * (*pk)) >> 15U) + gnext2;
+      gnext3 = __SSAT(gnext3, 16);
+
+      gnext2 = (q31_t) ((fnext2 * (*pk)) >> 15U) + gnext1;
+      gnext2 = __SSAT(gnext2, 16);
+
+      gnext1 = (q31_t) ((fnext1 * (*pk)) >> 15U) + gnext0;
+      gnext1 = __SSAT(gnext1, 16);
+
+      gnext0 = (q31_t) ((fnext0 * (*pk++)) >> 15U) + gcurr0;
+      gnext0 = __SSAT(gnext0, 16);
+
+      stageCnt--;
+    }
+
+    /* If the (filter length -1) is not a multiple of 4, compute the remaining filter taps */
+    stageCnt = (numStages - 1U) % 0x4U;
+
+    while (stageCnt > 0U)
+    {
+      gcurr0 = *px;
+
+      /* save g value in state buffer */
+      *px++ = (q15_t) gnext3;
+
+      /* Process four samples for last three taps here */
+      fnext0 = (q31_t) ((gcurr0 * (*pk)) >> 15U) + fcurr0;
+      fnext0 = __SSAT(fnext0, 16);
+
+      fnext1 = (q31_t) ((gnext0 * (*pk)) >> 15U) + fcurr1;
+      fnext1 = __SSAT(fnext1, 16);
+
+      fnext2 = (q31_t) ((gnext1 * (*pk)) >> 15U) + fcurr2;
+      fnext2 = __SSAT(fnext2, 16);
+
+      fnext3 = (q31_t) ((gnext2 * (*pk)) >> 15U) + fcurr3;
+      fnext3 = __SSAT(fnext3, 16);
+
+      /* g1(n) = f0(n) * K1  +  g0(n-1) */
+      gnext3 = (q31_t) ((fcurr3 * (*pk)) >> 15U) + gnext2;
+      gnext3 = __SSAT(gnext3, 16);
+
+      gnext2 = (q31_t) ((fcurr2 * (*pk)) >> 15U) + gnext1;
+      gnext2 = __SSAT(gnext2, 16);
+
+      gnext1 = (q31_t) ((fcurr1 * (*pk)) >> 15U) + gnext0;
+      gnext1 = __SSAT(gnext1, 16);
+
+      gnext0 = (q31_t) ((fcurr0 * (*pk++)) >> 15U) + gcurr0;
+      gnext0 = __SSAT(gnext0, 16);
+
+      /* Update of f values for next coefficient set processing */
+      fcurr0 = fnext0;
+      fcurr1 = fnext1;
+      fcurr2 = fnext2;
+      fcurr3 = fnext3;
+
+      stageCnt--;
+    }
+
+    /* The results in the 4 accumulators, store in the destination buffer. */
+    /* y(n) = fN(n) */
+
+#ifndef  ARM_MATH_BIG_ENDIAN
+    write_q15x2_ia (&pDst, __PKHBT(fcurr0, fcurr1, 16));
+    write_q15x2_ia (&pDst, __PKHBT(fcurr2, fcurr3, 16));
+#else
+    write_q15x2_ia (&pDst, __PKHBT(fcurr1, fcurr0, 16));
+    write_q15x2_ia (&pDst, __PKHBT(fcurr3, fcurr2, 16));
+#endif /* #ifndef  ARM_MATH_BIG_ENDIAN */
+
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* f0(n) = x(n) */
+    fcurr0 = *pSrc++;
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* Initialize coeff pointer */
+    pk = pCoeffs;
+
+    /* read g2(n) from state buffer */
+    gcurr0 = *px;
+
+    /* for sample 1 processing */
+    /* f1(n) = f0(n) +  K1 * g0(n-1) */
+    fnext0 = (((q31_t) gcurr0 * (*pk)) >> 15U) + fcurr0;
+    fnext0 = __SSAT(fnext0, 16);
+
+    /* g1(n) = f0(n) * K1  +  g0(n-1) */
+    gnext0 = (((q31_t) fcurr0 * (*pk++)) >> 15U) + gcurr0;
+    gnext0 = __SSAT(gnext0, 16);
+
+    /* save g1(n) in state buffer */
+    *px++ = (q15_t) fcurr0;
+
+    /* f1(n) is saved in fcurr0 for next stage processing */
+    fcurr0 = fnext0;
+
+    stageCnt = (numStages - 1U);
+
+    /* stage loop */
+    while (stageCnt > 0U)
+    {
+      /* read g2(n) from state buffer */
+      gcurr0 = *px;
+
+      /* save g1(n) in state buffer */
+      *px++ = (q15_t) gnext0;
+
+      /* Sample processing for K2, K3.... */
+      /* f2(n) = f1(n) +  K2 * g1(n-1) */
+      fnext0 = (((q31_t) gcurr0 * (*pk)) >> 15U) + fcurr0;
+      fnext0 = __SSAT(fnext0, 16);
+
+      /* g2(n) = f1(n) * K2  +  g1(n-1) */
+      gnext0 = (((q31_t) fcurr0 * (*pk++)) >> 15U) + gcurr0;
+      gnext0 = __SSAT(gnext0, 16);
+
+      /* f1(n) is saved in fcurr0 for next stage processing */
+      fcurr0 = fnext0;
+
+      stageCnt--;
+    }
+
+    /* y(n) = fN(n) */
+    *pDst++ = __SSAT(fcurr0, 16);
+
+    blkCnt--;
+  }
+
+#else
+/* alternate version for CM0_FAMILY */
+
+  blkCnt = blockSize;
+
+  while (blkCnt > 0U)
+  {
+    /* f0(n) = x(n) */
+    fcurr0 = *pSrc++;
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* Initialize coeff pointer */
+    pk = pCoeffs;
+
+    /* read g0(n-1) from state buffer */
+    gcurr0 = *px;
+
+    /* for sample 1 processing */
+    /* f1(n) = f0(n) +  K1 * g0(n-1) */
+    fnext0 = ((gcurr0 * (*pk)) >> 15U) + fcurr0;
+    fnext0 = __SSAT(fnext, 16);
+
+    /* g1(n) = f0(n) * K1  +  g0(n-1) */
+    gnext0 = ((fcurr0 * (*pk++)) >> 15U) + gcurr0;
+    gnext0 = __SSAT(gnext0, 16);
+
+    /* save f0(n) in state buffer */
+    *px++ = (q15_t) fcurr0;
+
+    /* f1(n) is saved in fcurr for next stage processing */
+    fcurr0 = fnext0;
+
+    stageCnt = (numStages - 1U);
+
+    /* stage loop */
+    while (stageCnt > 0U)
+    {
+      /* read g1(n-1) from state buffer */
+      gcurr0 = *px;
+
+      /* save g0(n-1) in state buffer */
+      *px++ = (q15_t) gnext0;
+
+      /* Sample processing for K2, K3.... */
+      /* f2(n) = f1(n) +  K2 * g1(n-1) */
+      fnext0 = ((gcurr0 * (*pk)) >> 15U) + fcurr0;
+      fnext0 = __SSAT(fnext0, 16);
+
+      /* g2(n) = f1(n) * K2  +  g1(n-1) */
+      gnext0 = ((fcurr0 * (*pk++)) >> 15U) + gcurr0;
+      gnext0 = __SSAT(gnext0, 16);
+
+      /* f1(n) is saved in fcurr0 for next stage processing */
+      fcurr0 = fnext0;
+
+      stageCnt--;
+    }
+
+    /* y(n) = fN(n) */
+    *pDst++ = __SSAT(fcurr0, 16);
+
+    blkCnt--;
+  }
+
+#endif /* #if !defined(ARM_MATH_CM0_FAMILY) */
+
+}
+
+/**
+  @} end of FIR_Lattice group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_q31.c
new file mode 100644
index 0000000..c8d28d7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_lattice_q31.c
@@ -0,0 +1,505 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_lattice_q31.c
+ * Description:  Q31 FIR lattice filter processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_Lattice
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q31 FIR lattice filter.
+  @param[in]     S          points to an instance of the Q31 FIR lattice structure
+  @param[in]     pSrc       points to the block of input data
+  @param[out]    pDst       points to the block of output data
+  @param[in]     blockSize  number of samples to process
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   In order to avoid overflows the input signal must be scaled down by 2*log2(numStages) bits.
+ */
+
+void arm_fir_lattice_q31(
+  const arm_fir_lattice_instance_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+        q31_t *pState = S->pState;                     /* State pointer */
+  const q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q31_t *px;                                     /* Temporary state pointer */
+  const q31_t *pk;                                     /* Temporary coefficient pointer */
+        uint32_t numStages = S->numStages;             /* Number of stages in the filter */
+        uint32_t blkCnt, stageCnt;                     /* Loop counters */
+        q31_t fcurr0, fnext0, gnext0, gcurr0;          /* Temporary variables */
+
+#if (1)
+//#if !defined(ARM_MATH_CM0_FAMILY)
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q31_t fcurr1, fnext1, gnext1;                  /* Temporary variables for second sample in loop unrolling */
+        q31_t fcurr2, fnext2, gnext2;                  /* Temporary variables for third sample in loop unrolling */
+        q31_t fcurr3, fnext3, gnext3;                  /* Temporary variables for fourth sample in loop unrolling */
+#endif
+
+  gcurr0 = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Read two samples from input buffer */
+    /* f0(n) = x(n) */
+    fcurr0 = *pSrc++;
+    fcurr1 = *pSrc++;
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* Initialize coeff pointer */
+    pk = pCoeffs;
+
+    /* Read g0(n-1) from state buffer */
+    gcurr0 = *px;
+
+    /* Process first sample for first tap */
+    /* f1(n) = f0(n) +  K1 * g0(n-1) */
+    fnext0 = (q31_t) (((q63_t) gcurr0 * (*pk)) >> 32U);
+    fnext0 = (fnext0 << 1U) + fcurr0;
+
+    /* g1(n) = f0(n) * K1  +  g0(n-1) */
+    gnext0 = (q31_t) (((q63_t) fcurr0 * (*pk)) >> 32U);
+    gnext0 = (gnext0 << 1U) + gcurr0;
+
+    /* Process second sample for first tap */
+    fnext1 = (q31_t) (((q63_t) fcurr0 * (*pk)) >> 32U);
+    fnext1 = (fnext1 << 1U) + fcurr1;
+    gnext1 = (q31_t) (((q63_t) fcurr1 * (*pk)) >> 32U);
+    gnext1 = (gnext1 << 1U) + fcurr0;
+
+    /* Read next two samples from input buffer */
+    /* f0(n+2) = x(n+2) */
+    fcurr2 = *pSrc++;
+    fcurr3 = *pSrc++;
+
+    /* Process third sample for first tap */
+    fnext2 = (q31_t) (((q63_t) fcurr1 * (*pk)) >> 32U);
+    fnext2 = (fnext2 << 1U) + fcurr2;
+    gnext2 = (q31_t) (((q63_t) fcurr2 * (*pk)) >> 32U);
+    gnext2 = (gnext2 << 1U) + fcurr1;
+
+    /* Process fourth sample for first tap */
+    fnext3 = (q31_t) (((q63_t) fcurr2 * (*pk  )) >> 32U);
+    fnext3 = (fnext3 << 1U) + fcurr3;
+    gnext3 = (q31_t) (((q63_t) fcurr3 * (*pk++)) >> 32U);
+    gnext3 = (gnext3 << 1U) + fcurr2;
+
+    /* Copy only last input sample into the state buffer
+       which will be used for next samples processing */
+    *px++ = fcurr3;
+
+    /* Update of f values for next coefficient set processing */
+    fcurr0 = fnext0;
+    fcurr1 = fnext1;
+    fcurr2 = fnext2;
+    fcurr3 = fnext3;
+
+    /* Loop unrolling.  Process 4 taps at a time . */
+    stageCnt = (numStages - 1U) >> 2U;
+
+    /* Loop over the number of taps.  Unroll by a factor of 4.
+       Repeat until we've computed numStages-3 coefficients. */
+
+    /* Process 2nd, 3rd, 4th and 5th taps ... here */
+    while (stageCnt > 0U)
+    {
+      /* Read g1(n-1), g3(n-1) .... from state */
+      gcurr0 = *px;
+
+      /* save g1(n) in state buffer */
+      *px++ = gnext3;
+
+      /* Process first sample for 2nd, 6th .. tap */
+      /* Sample processing for K2, K6.... */
+      /* f1(n) = f0(n) +  K1 * g0(n-1) */
+      fnext0 = (q31_t) (((q63_t) gcurr0 * (*pk)) >> 32U);
+      fnext0 = (fnext0 << 1U) + fcurr0;
+
+      /* Process second sample for 2nd, 6th .. tap */
+      /* for sample 2 processing */
+      fnext1 = (q31_t) (((q63_t) gnext0 * (*pk)) >> 32U);
+      fnext1 = (fnext1 << 1U) + fcurr1;
+
+      /* Process third sample for 2nd, 6th .. tap */
+      fnext2 = (q31_t) (((q63_t) gnext1 * (*pk)) >> 32U);
+      fnext2 = (fnext2 << 1U) + fcurr2;
+
+      /* Process fourth sample for 2nd, 6th .. tap */
+      fnext3 = (q31_t) (((q63_t) gnext2 * (*pk)) >> 32U);
+      fnext3 = (fnext3 << 1U) + fcurr3;
+
+      /* g1(n) = f0(n) * K1  +  g0(n-1) */
+      /* Calculation of state values for next stage */
+      gnext3 = (q31_t) (((q63_t) fcurr3 * (*pk)) >> 32U);
+      gnext3 = (gnext3 << 1U) + gnext2;
+
+      gnext2 = (q31_t) (((q63_t) fcurr2 * (*pk)) >> 32U);
+      gnext2 = (gnext2 << 1U) + gnext1;
+
+      gnext1 = (q31_t) (((q63_t) fcurr1 * (*pk)) >> 32U);
+      gnext1 = (gnext1 << 1U) + gnext0;
+
+      gnext0 = (q31_t) (((q63_t) fcurr0 * (*pk++)) >> 32U);
+      gnext0 = (gnext0 << 1U) + gcurr0;
+
+
+      /* Read g2(n-1), g4(n-1) .... from state */
+      gcurr0 = *px;
+
+      /* save g1(n) in state buffer */
+      *px++ = gnext3;
+
+      /* Sample processing for K3, K7.... */
+      /* Process first sample for 3rd, 7th .. tap */
+      /* f3(n) = f2(n) +  K3 * g2(n-1) */
+      fcurr0 = (q31_t) (((q63_t) gcurr0 * (*pk)) >> 32U);
+      fcurr0 = (fcurr0 << 1U) + fnext0;
+
+      /* Process second sample for 3rd, 7th .. tap */
+      fcurr1 = (q31_t) (((q63_t) gnext0 * (*pk)) >> 32U);
+      fcurr1 = (fcurr1 << 1U) + fnext1;
+
+      /* Process third sample for 3rd, 7th .. tap */
+      fcurr2 = (q31_t) (((q63_t) gnext1 * (*pk)) >> 32U);
+      fcurr2 = (fcurr2 << 1U) + fnext2;
+
+      /* Process fourth sample for 3rd, 7th .. tap */
+      fcurr3 = (q31_t) (((q63_t) gnext2 * (*pk)) >> 32U);
+      fcurr3 = (fcurr3 << 1U) + fnext3;
+
+      /* Calculation of state values for next stage */
+      /* g3(n) = f2(n) * K3  +  g2(n-1) */
+      gnext3 = (q31_t) (((q63_t) fnext3 * (*pk)) >> 32U);
+      gnext3 = (gnext3 << 1U) + gnext2;
+
+      gnext2 = (q31_t) (((q63_t) fnext2 * (*pk)) >> 32U);
+      gnext2 = (gnext2 << 1U) + gnext1;
+
+      gnext1 = (q31_t) (((q63_t) fnext1 * (*pk)) >> 32U);
+      gnext1 = (gnext1 << 1U) + gnext0;
+
+      gnext0 = (q31_t) (((q63_t) fnext0 * (*pk++)) >> 32U);
+      gnext0 = (gnext0 << 1U) + gcurr0;
+
+      /* Read g1(n-1), g3(n-1) .... from state */
+      gcurr0 = *px;
+
+      /* save g1(n) in state buffer */
+      *px++ = gnext3;
+
+      /* Sample processing for K4, K8.... */
+      /* Process first sample for 4th, 8th .. tap */
+      /* f4(n) = f3(n) +  K4 * g3(n-1) */
+      fnext0 = (q31_t) (((q63_t) gcurr0 * (*pk)) >> 32U);
+      fnext0 = (fnext0 << 1U) + fcurr0;
+
+      /* Process second sample for 4th, 8th .. tap */
+      /* for sample 2 processing */
+      fnext1 = (q31_t) (((q63_t) gnext0 * (*pk)) >> 32U);
+      fnext1 = (fnext1 << 1U) + fcurr1;
+
+      /* Process third sample for 4th, 8th .. tap */
+      fnext2 = (q31_t) (((q63_t) gnext1 * (*pk)) >> 32U);
+      fnext2 = (fnext2 << 1U) + fcurr2;
+
+      /* Process fourth sample for 4th, 8th .. tap */
+      fnext3 = (q31_t) (((q63_t) gnext2 * (*pk)) >> 32U);
+      fnext3 = (fnext3 << 1U) + fcurr3;
+
+      /* g4(n) = f3(n) * K4  +  g3(n-1) */
+      /* Calculation of state values for next stage */
+      gnext3 = (q31_t) (((q63_t) fcurr3 * (*pk)) >> 32U);
+      gnext3 = (gnext3 << 1U) + gnext2;
+
+      gnext2 = (q31_t) (((q63_t) fcurr2 * (*pk)) >> 32U);
+      gnext2 = (gnext2 << 1U) + gnext1;
+
+      gnext1 = (q31_t) (((q63_t) fcurr1 * (*pk)) >> 32U);
+      gnext1 = (gnext1 << 1U) + gnext0;
+
+      gnext0 = (q31_t) (((q63_t) fcurr0 * (*pk++)) >> 32U);
+      gnext0 = (gnext0 << 1U) + gcurr0;
+
+      /* Read g2(n-1), g4(n-1) .... from state */
+      gcurr0 = *px;
+
+      /* save g4(n) in state buffer */
+      *px++ = gnext3;
+
+      /* Sample processing for K5, K9.... */
+      /* Process first sample for 5th, 9th .. tap */
+      /* f5(n) = f4(n) +  K5 * g4(n-1) */
+      fcurr0 = (q31_t) (((q63_t) gcurr0 * (*pk)) >> 32U);
+      fcurr0 = (fcurr0 << 1U) + fnext0;
+
+      /* Process second sample for 5th, 9th .. tap */
+      fcurr1 = (q31_t) (((q63_t) gnext0 * (*pk)) >> 32U);
+      fcurr1 = (fcurr1 << 1U) + fnext1;
+
+      /* Process third sample for 5th, 9th .. tap */
+      fcurr2 = (q31_t) (((q63_t) gnext1 * (*pk)) >> 32U);
+      fcurr2 = (fcurr2 << 1U) + fnext2;
+
+      /* Process fourth sample for 5th, 9th .. tap */
+      fcurr3 = (q31_t) (((q63_t) gnext2 * (*pk)) >> 32U);
+      fcurr3 = (fcurr3 << 1U) + fnext3;
+
+      /* Calculation of state values for next stage */
+      /* g5(n) = f4(n) * K5  +  g4(n-1) */
+      gnext3 = (q31_t) (((q63_t) fnext3 * (*pk)) >> 32U);
+      gnext3 = (gnext3 << 1U) + gnext2;
+
+      gnext2 = (q31_t) (((q63_t) fnext2 * (*pk)) >> 32U);
+      gnext2 = (gnext2 << 1U) + gnext1;
+
+      gnext1 = (q31_t) (((q63_t) fnext1 * (*pk)) >> 32U);
+      gnext1 = (gnext1 << 1U) + gnext0;
+
+      gnext0 = (q31_t) (((q63_t) fnext0 * (*pk++)) >> 32U);
+      gnext0 = (gnext0 << 1U) + gcurr0;
+
+      stageCnt--;
+    }
+
+    /* If the (filter length -1) is not a multiple of 4, compute the remaining filter taps */
+    stageCnt = (numStages - 1U) % 0x4U;
+
+    while (stageCnt > 0U)
+    {
+      gcurr0 = *px;
+
+      /* save g value in state buffer */
+      *px++ = gnext3;
+
+      /* Process four samples for last three taps here */
+      fnext0 = (q31_t) (((q63_t) gcurr0 * (*pk)) >> 32U);
+      fnext0 = (fnext0 << 1U) + fcurr0;
+
+      fnext1 = (q31_t) (((q63_t) gnext0 * (*pk)) >> 32U);
+      fnext1 = (fnext1 << 1U) + fcurr1;
+
+      fnext2 = (q31_t) (((q63_t) gnext1 * (*pk)) >> 32U);
+      fnext2 = (fnext2 << 1U) + fcurr2;
+
+      fnext3 = (q31_t) (((q63_t) gnext2 * (*pk)) >> 32U);
+      fnext3 = (fnext3 << 1U) + fcurr3;
+
+      /* g1(n) = f0(n) * K1  +  g0(n-1) */
+      gnext3 = (q31_t) (((q63_t) fcurr3 * (*pk)) >> 32U);
+      gnext3 = (gnext3 << 1U) + gnext2;
+
+      gnext2 = (q31_t) (((q63_t) fcurr2 * (*pk)) >> 32U);
+      gnext2 = (gnext2 << 1U) + gnext1;
+
+      gnext1 = (q31_t) (((q63_t) fcurr1 * (*pk)) >> 32U);
+      gnext1 = (gnext1 << 1U) + gnext0;
+
+      gnext0 = (q31_t) (((q63_t) fcurr0 * (*pk++)) >> 32U);
+      gnext0 = (gnext0 << 1U) + gcurr0;
+
+      /* Update of f values for next coefficient set processing */
+      fcurr0 = fnext0;
+      fcurr1 = fnext1;
+      fcurr2 = fnext2;
+      fcurr3 = fnext3;
+
+      stageCnt--;
+    }
+
+    /* The results in the 4 accumulators, store in the destination buffer. */
+    /* y(n) = fN(n) */
+    *pDst++ = fcurr0;
+    *pDst++ = fcurr1;
+    *pDst++ = fcurr2;
+    *pDst++ = fcurr3;
+
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* f0(n) = x(n) */
+    fcurr0 = *pSrc++;
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* Initialize coeff pointer */
+    pk = pCoeffs;
+
+    /* read g2(n) from state buffer */
+    gcurr0 = *px;
+
+    /* for sample 1 processing */
+    /* f1(n) = f0(n) +  K1 * g0(n-1) */
+    fnext0 = (q31_t) (((q63_t) gcurr0 * (*pk)) >> 32U);
+    fnext0 = (fnext0 << 1U) + fcurr0;
+
+    /* g1(n) = f0(n) * K1  +  g0(n-1) */
+    gnext0 = (q31_t) (((q63_t) fcurr0 * (*pk++)) >> 32U);
+    gnext0 = (gnext0 << 1U) + gcurr0;
+
+    /* save g1(n) in state buffer */
+    *px++ = fcurr0;
+
+    /* f1(n) is saved in fcurr0 for next stage processing */
+    fcurr0 = fnext0;
+
+    stageCnt = (numStages - 1U);
+
+    /* stage loop */
+    while (stageCnt > 0U)
+    {
+      /* read g2(n) from state buffer */
+      gcurr0 = *px;
+
+      /* save g1(n) in state buffer */
+      *px++ = gnext0;
+
+      /* Sample processing for K2, K3.... */
+      /* f2(n) = f1(n) +  K2 * g1(n-1) */
+      fnext0 = (q31_t) (((q63_t) gcurr0 * (*pk)) >> 32U);
+      fnext0 = (fnext0 << 1U) + fcurr0;
+
+      /* g2(n) = f1(n) * K2  +  g1(n-1) */
+      gnext0 = (q31_t) (((q63_t) fcurr0 * (*pk++)) >> 32U);
+      gnext0 = (gnext0 << 1U) + gcurr0;
+
+      /* f1(n) is saved in fcurr0 for next stage processing */
+      fcurr0 = fnext0;
+
+      stageCnt--;
+    }
+
+    /* y(n) = fN(n) */
+    *pDst++ = fcurr0;
+
+    blkCnt--;
+  }
+
+#else
+/* alternate version for CM0_FAMILY */
+
+  blkCnt = blockSize;
+
+  while (blkCnt > 0U)
+  {
+    /* f0(n) = x(n) */
+    fcurr0 = *pSrc++;
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* Initialize coeff pointer */
+    pk = pCoeffs;
+
+    /* read g0(n-1) from state buffer */
+    gcurr0 = *px;
+
+    /* for sample 1 processing */
+    /* f1(n) = f0(n) +  K1 * g0(n-1) */
+    fnext0 = (q31_t) (((q63_t) gcurr0 * (*pk)) >> 32U);
+    fnext0 = (fnext << 1U) + fcurr0;
+
+    /* g1(n) = f0(n) * K1  +  g0(n-1) */
+    gnext0 = (q31_t) (((q63_t) fcurr0 * (*pk++)) >> 32U);
+    gnext0 = (gnext0 << 1U) + gcurr0;
+
+    /* save f0(n) in state buffer */
+    *px++ = fcurr0;
+
+    /* f1(n) is saved in fcurr for next stage processing */
+    fcurr0 = fnext0;
+
+    stageCnt = (numStages - 1U);
+
+    /* stage loop */
+    while (stageCnt > 0U)
+    {
+      /* read g1(n-1) from state buffer */
+      gcurr0 = *px;
+
+      /* save g0(n-1) in state buffer */
+      *px++ = gnext0;
+
+      /* Sample processing for K2, K3.... */
+      /* f2(n) = f1(n) +  K2 * g1(n-1) */
+      fnext0 = (q31_t) (((q63_t) gcurr0 * (*pk)) >> 32U);
+      fnext0 = (fnext0 << 1U) + fcurr0;
+
+      /* g2(n) = f1(n) * K2  +  g1(n-1) */
+      gnext0 = (q31_t) (((q63_t) fcurr0 * (*pk++)) >> 32U);
+      gnext0 = (gnext0 << 1U) + gcurr0;
+
+      /* f1(n) is saved in fcurr0 for next stage processing */
+      fcurr0 = fnext0;
+
+      stageCnt--;
+    }
+
+    /* y(n) = fN(n) */
+    *pDst++ = fcurr0;
+
+    blkCnt--;
+  }
+
+#endif /* #if !defined(ARM_MATH_CM0_FAMILY) */
+
+}
+
+/**
+  @} end of FIR_Lattice group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_q15.c
new file mode 100644
index 0000000..e20798e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_q15.c
@@ -0,0 +1,332 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_q15.c
+ * Description:  Q15 FIR filter processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q15 FIR filter.
+  @param[in]     S          points to an instance of the Q15 FIR filter structure
+  @param[in]     pSrc       points to the block of input data
+  @param[out]    pDst       points to the block of output data
+  @param[in]     blockSize  number of samples to process
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 64-bit internal accumulator.
+                   Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result.
+                   The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format.
+                   There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved.
+                   After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits.
+                   Lastly, the accumulator is saturated to yield a result in 1.15 format.
+
+  @remark
+                   Refer to \ref arm_fir_fast_q15() for a faster but less precise implementation of this function.
+ */
+
+void arm_fir_q15(
+  const arm_fir_instance_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+        q15_t *pState = S->pState;                     /* State pointer */
+  const q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q15_t *pStateCurnt;                            /* Points to the current sample of the state */
+        q15_t *px;                                     /* Temporary pointer for state buffer */
+  const q15_t *pb;                                     /* Temporary pointer for coefficient buffer */
+        q63_t acc0;                                    /* Accumulators */
+        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+        uint32_t tapCnt, blkCnt;                       /* Loop counters */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q63_t acc1, acc2, acc3;                        /* Accumulators */
+        q31_t x0, x1, x2, c0;                          /* Temporary variables to hold state and coefficient values */
+#endif
+
+  /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 output values simultaneously.
+   * The variables acc0 ... acc3 hold output values that are being computed:
+   *
+   *    acc0 =  b[numTaps-1] * x[n-numTaps-1] + b[numTaps-2] * x[n-numTaps-2] + b[numTaps-3] * x[n-numTaps-3] +...+ b[0] * x[0]
+   *    acc1 =  b[numTaps-1] * x[n-numTaps]   + b[numTaps-2] * x[n-numTaps-1] + b[numTaps-3] * x[n-numTaps-2] +...+ b[0] * x[1]
+   *    acc2 =  b[numTaps-1] * x[n-numTaps+1] + b[numTaps-2] * x[n-numTaps]   + b[numTaps-3] * x[n-numTaps-1] +...+ b[0] * x[2]
+   *    acc3 =  b[numTaps-1] * x[n-numTaps+2] + b[numTaps-2] * x[n-numTaps+1] + b[numTaps-3] * x[n-numTaps]   +...+ b[0] * x[3]
+   */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy 4 new input samples into the state buffer. */
+    *pStateCurnt++ = *pSrc++;
+    *pStateCurnt++ = *pSrc++;
+    *pStateCurnt++ = *pSrc++;
+    *pStateCurnt++ = *pSrc++;
+
+    /* Set all accumulators to zero */
+    acc0 = 0;
+    acc1 = 0;
+    acc2 = 0;
+    acc3 = 0;
+
+    /* Typecast q15_t pointer to q31_t pointer for state reading in q31_t */
+    px = pState;
+
+    /* Typecast q15_t pointer to q31_t pointer for coefficient reading in q31_t */
+    pb = pCoeffs;
+
+    /* Read the first two samples from the state buffer:  x[n-N], x[n-N-1] */
+    x0 = read_q15x2_ia (&px);
+
+    /* Read the third and forth samples from the state buffer: x[n-N-2], x[n-N-3] */
+    x2 = read_q15x2_ia (&px);
+
+    /* Loop over the number of taps.  Unroll by a factor of 4.
+       Repeat until we've computed numTaps-(numTaps%4) coefficients. */
+    tapCnt = numTaps >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read the first two coefficients using SIMD:  b[N] and b[N-1] coefficients */
+      c0 = read_q15x2_ia ((q15_t **) &pb);
+
+      /* acc0 +=  b[N] * x[n-N] + b[N-1] * x[n-N-1] */
+      acc0 = __SMLALD(x0, c0, acc0);
+
+      /* acc2 +=  b[N] * x[n-N-2] + b[N-1] * x[n-N-3] */
+      acc2 = __SMLALD(x2, c0, acc2);
+
+      /* pack  x[n-N-1] and x[n-N-2] */
+#ifndef ARM_MATH_BIG_ENDIAN
+      x1 = __PKHBT(x2, x0, 0);
+#else
+      x1 = __PKHBT(x0, x2, 0);
+#endif
+
+      /* Read state x[n-N-4], x[n-N-5] */
+      x0 = read_q15x2_ia (&px);
+
+      /* acc1 +=  b[N] * x[n-N-1] + b[N-1] * x[n-N-2] */
+      acc1 = __SMLALDX(x1, c0, acc1);
+
+      /* pack  x[n-N-3] and x[n-N-4] */
+#ifndef ARM_MATH_BIG_ENDIAN
+      x1 = __PKHBT(x0, x2, 0);
+#else
+      x1 = __PKHBT(x2, x0, 0);
+#endif
+
+      /* acc3 +=  b[N] * x[n-N-3] + b[N-1] * x[n-N-4] */
+      acc3 = __SMLALDX(x1, c0, acc3);
+
+      /* Read coefficients b[N-2], b[N-3] */
+      c0 = read_q15x2_ia ((q15_t **) &pb);
+
+      /* acc0 +=  b[N-2] * x[n-N-2] + b[N-3] * x[n-N-3] */
+      acc0 = __SMLALD(x2, c0, acc0);
+
+      /* Read state x[n-N-6], x[n-N-7] with offset */
+      x2 = read_q15x2_ia (&px);
+
+      /* acc2 +=  b[N-2] * x[n-N-4] + b[N-3] * x[n-N-5] */
+      acc2 = __SMLALD(x0, c0, acc2);
+
+      /* acc1 +=  b[N-2] * x[n-N-3] + b[N-3] * x[n-N-4] */
+      acc1 = __SMLALDX(x1, c0, acc1);
+
+      /* pack  x[n-N-5] and x[n-N-6] */
+#ifndef ARM_MATH_BIG_ENDIAN
+      x1 = __PKHBT(x2, x0, 0);
+#else
+      x1 = __PKHBT(x0, x2, 0);
+#endif
+
+      /* acc3 +=  b[N-2] * x[n-N-5] + b[N-3] * x[n-N-6] */
+      acc3 = __SMLALDX(x1, c0, acc3);
+
+      /* Decrement tap count */
+      tapCnt--;
+    }
+
+    /* If the filter length is not a multiple of 4, compute the remaining filter taps.
+       This is always be 2 taps since the filter length is even. */
+    if ((numTaps & 0x3U) != 0U)
+    {
+      /* Read last two coefficients */
+      c0 = read_q15x2_ia ((q15_t **) &pb);
+
+      /* Perform the multiply-accumulates */
+      acc0 = __SMLALD(x0, c0, acc0);
+      acc2 = __SMLALD(x2, c0, acc2);
+
+      /* pack state variables */
+#ifndef ARM_MATH_BIG_ENDIAN
+      x1 = __PKHBT(x2, x0, 0);
+#else
+      x1 = __PKHBT(x0, x2, 0);
+#endif
+
+      /* Read last state variables */
+      x0 = read_q15x2 (px);
+
+      /* Perform the multiply-accumulates */
+      acc1 = __SMLALDX(x1, c0, acc1);
+
+      /* pack state variables */
+#ifndef ARM_MATH_BIG_ENDIAN
+      x1 = __PKHBT(x0, x2, 0);
+#else
+      x1 = __PKHBT(x2, x0, 0);
+#endif
+
+      /* Perform the multiply-accumulates */
+      acc3 = __SMLALDX(x1, c0, acc3);
+    }
+
+    /* The results in the 4 accumulators are in 2.30 format. Convert to 1.15 with saturation.
+       Then store the 4 outputs in the destination buffer. */
+#ifndef ARM_MATH_BIG_ENDIAN
+    write_q15x2_ia (&pDst, __PKHBT(__SSAT((acc0 >> 15), 16), __SSAT((acc1 >> 15), 16), 16));
+    write_q15x2_ia (&pDst, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
+#else
+    write_q15x2_ia (&pDst, __PKHBT(__SSAT((acc1 >> 15), 16), __SSAT((acc0 >> 15), 16), 16));
+    write_q15x2_ia (&pDst, __PKHBT(__SSAT((acc3 >> 15), 16), __SSAT((acc2 >> 15), 16), 16));
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    /* Advance the state pointer by 4 to process the next group of 4 samples */
+    pState = pState + 4U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining output samples */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of taps */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Copy two samples into state buffer */
+    *pStateCurnt++ = *pSrc++;
+
+    /* Set the accumulator to zero */
+    acc0 = 0;
+
+    /* Use SIMD to hold states and coefficients */
+    px = pState;
+    pb = pCoeffs;
+
+    tapCnt = numTaps >> 1U;
+
+    do
+    {
+      acc0 += (q31_t) *px++ * *pb++;
+	  acc0 += (q31_t) *px++ * *pb++;
+
+      tapCnt--;
+    }
+    while (tapCnt > 0U);
+
+    /* The result is in 2.30 format. Convert to 1.15 with saturation.
+       Then store the output in the destination buffer. */
+    *pDst++ = (q15_t) (__SSAT((acc0 >> 15), 16));
+
+    /* Advance state pointer by 1 for the next sample */
+    pState = pState + 1U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.
+     Now copy the last numTaps - 1 samples to the start of the state buffer.
+     This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCurnt = S->pState;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 taps at a time */
+  tapCnt = (numTaps - 1U) >> 2U;
+
+  /* Copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Calculate remaining number of copies */
+  tapCnt = (numTaps - 1U) % 0x4U;
+
+#else
+
+  /* Initialize tapCnt with number of taps */
+  tapCnt = (numTaps - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  /* Copy remaining data */
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+}
+
+/**
+  @} end of FIR group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_q31.c
new file mode 100644
index 0000000..c57371b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_q31.c
@@ -0,0 +1,288 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_q31.c
+ * Description:  Q31 FIR filter processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR
+  @{
+ */
+
+/**
+  @brief         Processing function for Q31 FIR filter.
+  @param[in]     S          points to an instance of the Q31 FIR filter structure
+  @param[in]     pSrc       points to the block of input data
+  @param[out]    pDst       points to the block of output data
+  @param[in]     blockSize  number of samples to process
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using an internal 64-bit accumulator.
+                   The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit.
+                   Thus, if the accumulator result overflows it wraps around rather than clip.
+                   In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bits.
+                   After all multiply-accumulates are performed, the 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to yield the final result.
+
+ @remark
+                   Refer to \ref arm_fir_fast_q31() for a faster but less precise implementation of this filter.
+ */
+
+void arm_fir_q31(
+  const arm_fir_instance_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+        q31_t *pState = S->pState;                     /* State pointer */
+  const q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q31_t *pStateCurnt;                            /* Points to the current sample of the state */
+        q31_t *px;                                     /* Temporary pointer for state buffer */
+  const q31_t *pb;                                     /* Temporary pointer for coefficient buffer */
+        q63_t acc0;                                    /* Accumulator */
+        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+        uint32_t i, tapCnt, blkCnt;                    /* Loop counters */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q63_t acc1, acc2;                              /* Accumulators */
+        q31_t x0, x1, x2;                              /* Temporary variables to hold state values */
+        q31_t c0;                                      /* Temporary variable to hold coefficient value */
+#endif
+
+  /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 output values simultaneously.
+   * The variables acc0 ... acc3 hold output values that are being computed:
+   *
+   *    acc0 =  b[numTaps-1] * x[n-numTaps-1] + b[numTaps-2] * x[n-numTaps-2] + b[numTaps-3] * x[n-numTaps-3] +...+ b[0] * x[0]
+   *    acc1 =  b[numTaps-1] * x[n-numTaps]   + b[numTaps-2] * x[n-numTaps-1] + b[numTaps-3] * x[n-numTaps-2] +...+ b[0] * x[1]
+   *    acc2 =  b[numTaps-1] * x[n-numTaps+1] + b[numTaps-2] * x[n-numTaps]   + b[numTaps-3] * x[n-numTaps-1] +...+ b[0] * x[2]
+   *    acc3 =  b[numTaps-1] * x[n-numTaps+2] + b[numTaps-2] * x[n-numTaps+1] + b[numTaps-3] * x[n-numTaps]   +...+ b[0] * x[3]
+   */
+
+  blkCnt = blockSize / 3;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy 3 new input samples into the state buffer. */
+    *pStateCurnt++ = *pSrc++;
+    *pStateCurnt++ = *pSrc++;
+    *pStateCurnt++ = *pSrc++;
+
+    /* Set all accumulators to zero */
+    acc0 = 0;
+    acc1 = 0;
+    acc2 = 0;
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* Initialize coefficient pointer */
+    pb = pCoeffs;
+
+    /* Read the first 2 samples from the state buffer: x[n-numTaps], x[n-numTaps-1] */
+    x0 = *px++;
+    x1 = *px++;
+
+    /* Loop unrolling: process 3 taps at a time. */
+    tapCnt = numTaps / 3;
+
+    while (tapCnt > 0U)
+    {
+      /* Read the b[numTaps] coefficient */
+      c0 = *pb;
+
+      /* Read x[n-numTaps-2] sample */
+      x2 = *(px++);
+
+      /* Perform the multiply-accumulates */
+      acc0 += ((q63_t) x0 * c0);
+      acc1 += ((q63_t) x1 * c0);
+      acc2 += ((q63_t) x2 * c0);
+
+      /* Read the coefficient and state */
+      c0 = *(pb + 1U);
+      x0 = *(px++);
+
+      /* Perform the multiply-accumulates */
+      acc0 += ((q63_t) x1 * c0);
+      acc1 += ((q63_t) x2 * c0);
+      acc2 += ((q63_t) x0 * c0);
+
+      /* Read the coefficient and state */
+      c0 = *(pb + 2U);
+      x1 = *(px++);
+
+      /* update coefficient pointer */
+      pb += 3U;
+
+      /* Perform the multiply-accumulates */
+      acc0 += ((q63_t) x2 * c0);
+      acc1 += ((q63_t) x0 * c0);
+      acc2 += ((q63_t) x1 * c0);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    tapCnt = numTaps % 0x3U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read coefficients */
+      c0 = *(pb++);
+
+      /* Fetch 1 state variable */
+      x2 = *(px++);
+
+      /* Perform the multiply-accumulates */
+      acc0 += ((q63_t) x0 * c0);
+      acc1 += ((q63_t) x1 * c0);
+      acc2 += ((q63_t) x2 * c0);
+
+      /* Reuse the present sample states for next sample */
+      x0 = x1;
+      x1 = x2;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Advance the state pointer by 3 to process the next group of 3 samples */
+    pState = pState + 3;
+
+    /* The result is in 2.30 format. Convert to 1.31 and store in destination buffer. */
+    *pDst++ = (q31_t) (acc0 >> 31U);
+    *pDst++ = (q31_t) (acc1 >> 31U);
+    *pDst++ = (q31_t) (acc2 >> 31U);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining output samples */
+  blkCnt = blockSize % 0x3U;
+
+#else
+
+  /* Initialize blkCnt with number of taps */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Copy one sample at a time into state buffer */
+    *pStateCurnt++ = *pSrc++;
+
+    /* Set the accumulator to zero */
+    acc0 = 0;
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* Initialize Coefficient pointer */
+    pb = pCoeffs;
+
+    i = numTaps;
+
+    /* Perform the multiply-accumulates */
+    do
+    {
+      /* acc =  b[numTaps-1] * x[n-numTaps-1] + b[numTaps-2] * x[n-numTaps-2] + b[numTaps-3] * x[n-numTaps-3] +...+ b[0] * x[0] */
+      acc0 += (q63_t) *px++ * *pb++;
+
+      i--;
+    } while (i > 0U);
+
+    /* Result is in 2.62 format. Convert to 1.31 and store in destination buffer. */
+    *pDst++ = (q31_t) (acc0 >> 31U);
+
+    /* Advance state pointer by 1 for the next sample */
+    pState = pState + 1U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.
+     Now copy the last numTaps - 1 samples to the start of the state buffer.
+     This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCurnt = S->pState;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 taps at a time */
+  tapCnt = (numTaps - 1U) >> 2U;
+
+  /* Copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Calculate remaining number of copies */
+  tapCnt = (numTaps - 1U) % 0x4U;
+
+#else
+
+  /* Initialize tapCnt with number of taps */
+  tapCnt = (numTaps - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  /* Copy remaining data */
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+}
+
+/**
+  @} end of FIR group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_q7.c
new file mode 100644
index 0000000..5f6d354
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_q7.c
@@ -0,0 +1,323 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_q7.c
+ * Description:  Q7 FIR filter processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR
+  @{
+ */
+
+/**
+  @brief         Processing function for Q7 FIR filter.
+  @param[in]     S          points to an instance of the Q7 FIR filter structure
+  @param[in]     pSrc       points to the block of input data
+  @param[out]    pDst       points to the block of output data
+  @param[in]     blockSize  number of samples to process
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 32-bit internal accumulator.
+                   Both coefficients and state variables are represented in 1.7 format and multiplications yield a 2.14 result.
+                   The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format.
+                   There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved.
+                   The accumulator is converted to 18.7 format by discarding the low 7 bits.
+                   Finally, the result is truncated to 1.7 format.
+ */
+
+void arm_fir_q7(
+  const arm_fir_instance_q7 * S,
+  const q7_t * pSrc,
+        q7_t * pDst,
+        uint32_t blockSize)
+{
+        q7_t *pState = S->pState;                      /* State pointer */
+  const q7_t *pCoeffs = S->pCoeffs;                    /* Coefficient pointer */
+        q7_t *pStateCurnt;                             /* Points to the current sample of the state */
+        q7_t *px;                                      /* Temporary pointer for state buffer */
+  const q7_t *pb;                                      /* Temporary pointer for coefficient buffer */
+        q31_t acc0;                                    /* Accumulators */
+        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+        uint32_t i, tapCnt, blkCnt;                    /* Loop counters */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q31_t acc1, acc2, acc3;                        /* Accumulators */
+        q7_t x0, x1, x2, x3, c0;                       /* Temporary variables to hold state */
+#endif
+
+  /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 output values simultaneously.
+   * The variables acc0 ... acc3 hold output values that are being computed:
+   *
+   *    acc0 =  b[numTaps-1] * x[n-numTaps-1] + b[numTaps-2] * x[n-numTaps-2] + b[numTaps-3] * x[n-numTaps-3] +...+ b[0] * x[0]
+   *    acc1 =  b[numTaps-1] * x[n-numTaps]   + b[numTaps-2] * x[n-numTaps-1] + b[numTaps-3] * x[n-numTaps-2] +...+ b[0] * x[1]
+   *    acc2 =  b[numTaps-1] * x[n-numTaps+1] + b[numTaps-2] * x[n-numTaps]   + b[numTaps-3] * x[n-numTaps-1] +...+ b[0] * x[2]
+   *    acc3 =  b[numTaps-1] * x[n-numTaps+2] + b[numTaps-2] * x[n-numTaps+1] + b[numTaps-3] * x[n-numTaps]   +...+ b[0] * x[3]
+   */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy 4 new input samples into the state buffer. */
+    *pStateCurnt++ = *pSrc++;
+    *pStateCurnt++ = *pSrc++;
+    *pStateCurnt++ = *pSrc++;
+    *pStateCurnt++ = *pSrc++;
+
+    /* Set all accumulators to zero */
+    acc0 = 0;
+    acc1 = 0;
+    acc2 = 0;
+    acc3 = 0;
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* Initialize coefficient pointer */
+    pb = pCoeffs;
+
+    /* Read the first 3 samples from the state buffer:
+     *  x[n-numTaps], x[n-numTaps-1], x[n-numTaps-2] */
+    x0 = *px++;
+    x1 = *px++;
+    x2 = *px++;
+
+    /* Loop unrolling. Process 4 taps at a time. */
+    tapCnt = numTaps >> 2U;
+
+    /* Loop over the number of taps.  Unroll by a factor of 4.
+       Repeat until we've computed numTaps-4 coefficients. */
+    while (tapCnt > 0U)
+    {
+      /* Read the b[numTaps] coefficient */
+      c0 = *pb;
+
+      /* Read x[n-numTaps-3] sample */
+      x3 = *px;
+
+      /* acc0 +=  b[numTaps] * x[n-numTaps] */
+      acc0 += ((q15_t) x0 * c0);
+
+      /* acc1 +=  b[numTaps] * x[n-numTaps-1] */
+      acc1 += ((q15_t) x1 * c0);
+
+      /* acc2 +=  b[numTaps] * x[n-numTaps-2] */
+      acc2 += ((q15_t) x2 * c0);
+
+      /* acc3 +=  b[numTaps] * x[n-numTaps-3] */
+      acc3 += ((q15_t) x3 * c0);
+
+      /* Read the b[numTaps-1] coefficient */
+      c0 = *(pb + 1U);
+
+      /* Read x[n-numTaps-4] sample */
+      x0 = *(px + 1U);
+
+      /* Perform the multiply-accumulates */
+      acc0 += ((q15_t) x1 * c0);
+      acc1 += ((q15_t) x2 * c0);
+      acc2 += ((q15_t) x3 * c0);
+      acc3 += ((q15_t) x0 * c0);
+
+      /* Read the b[numTaps-2] coefficient */
+      c0 = *(pb + 2U);
+
+      /* Read x[n-numTaps-5] sample */
+      x1 = *(px + 2U);
+
+      /* Perform the multiply-accumulates */
+      acc0 += ((q15_t) x2 * c0);
+      acc1 += ((q15_t) x3 * c0);
+      acc2 += ((q15_t) x0 * c0);
+      acc3 += ((q15_t) x1 * c0);
+
+      /* Read the b[numTaps-3] coefficients */
+      c0 = *(pb + 3U);
+
+      /* Read x[n-numTaps-6] sample */
+      x2 = *(px + 3U);
+
+      /* Perform the multiply-accumulates */
+      acc0 += ((q15_t) x3 * c0);
+      acc1 += ((q15_t) x0 * c0);
+      acc2 += ((q15_t) x1 * c0);
+      acc3 += ((q15_t) x2 * c0);
+
+      /* update coefficient pointer */
+      pb += 4U;
+      px += 4U;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
+    tapCnt = numTaps % 0x4U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read coefficients */
+      c0 = *(pb++);
+
+      /* Fetch 1 state variable */
+      x3 = *(px++);
+
+      /* Perform the multiply-accumulates */
+      acc0 += ((q15_t) x0 * c0);
+      acc1 += ((q15_t) x1 * c0);
+      acc2 += ((q15_t) x2 * c0);
+      acc3 += ((q15_t) x3 * c0);
+
+      /* Reuse the present sample states for next sample */
+      x0 = x1;
+      x1 = x2;
+      x2 = x3;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* The results in the 4 accumulators are in 2.62 format. Convert to 1.31
+       Then store the 4 outputs in the destination buffer. */
+    acc0 = __SSAT((acc0 >> 7U), 8);
+    *pDst++ = acc0;
+    acc1 = __SSAT((acc1 >> 7U), 8);
+    *pDst++ = acc1;
+    acc2 = __SSAT((acc2 >> 7U), 8);
+    *pDst++ = acc2;
+    acc3 = __SSAT((acc3 >> 7U), 8);
+    *pDst++ = acc3;
+
+    /* Advance the state pointer by 4 to process the next group of 4 samples */
+    pState = pState + 4U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining output samples */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of taps */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Copy one sample at a time into state buffer */
+    *pStateCurnt++ = *pSrc++;
+
+    /* Set the accumulator to zero */
+    acc0 = 0;
+
+    /* Initialize state pointer */
+    px = pState;
+
+    /* Initialize Coefficient pointer */
+    pb = pCoeffs;
+
+    i = numTaps;
+
+    /* Perform the multiply-accumulates */
+    do
+    {
+      acc0 += (q15_t) * (px++) * (*(pb++));
+      i--;
+    } while (i > 0U);
+
+    /* The result is in 2.14 format. Convert to 1.7
+       Then store the output in the destination buffer. */
+    *pDst++ = __SSAT((acc0 >> 7U), 8);
+
+    /* Advance state pointer by 1 for the next sample */
+    pState = pState + 1U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.
+     Now copy the last numTaps - 1 samples to the start of the state buffer.
+     This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the state buffer */
+  pStateCurnt = S->pState;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 taps at a time */
+  tapCnt = (numTaps - 1U) >> 2U;
+
+  /* Copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Calculate remaining number of copies */
+  tapCnt = (numTaps - 1U) % 0x4U;
+
+#else
+
+  /* Initialize tapCnt with number of taps */
+  tapCnt = (numTaps - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  /* Copy remaining data */
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement the loop counter */
+    tapCnt--;
+  }
+
+}
+
+/**
+  @} end of FIR group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_f32.c
new file mode 100644
index 0000000..f44f037
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_f32.c
@@ -0,0 +1,341 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_sparse_f32.c
+ * Description:  Floating-point sparse FIR filter processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @defgroup FIR_Sparse Finite Impulse Response (FIR) Sparse Filters
+
+  This group of functions implements sparse FIR filters.
+  Sparse FIR filters are equivalent to standard FIR filters except that most of the coefficients are equal to zero.
+  Sparse filters are used for simulating reflections in communications and audio applications.
+
+  There are separate functions for Q7, Q15, Q31, and floating-point data types.
+  The functions operate on blocks  of input and output data and each call to the function processes
+  <code>blockSize</code> samples through the filter.  <code>pSrc</code> and
+  <code>pDst</code> points to input and output arrays respectively containing <code>blockSize</code> values.
+
+  @par           Algorithm
+                   The sparse filter instant structure contains an array of tap indices <code>pTapDelay</code> which specifies the locations of the non-zero coefficients.
+                   This is in addition to the coefficient array <code>b</code>.
+                   The implementation essentially skips the multiplications by zero and leads to an efficient realization.
+  <pre>
+      y[n] = b[0] * x[n-pTapDelay[0]] + b[1] * x[n-pTapDelay[1]] + b[2] * x[n-pTapDelay[2]] + ...+ b[numTaps-1] * x[n-pTapDelay[numTaps-1]]
+  </pre>
+  @par
+                   \image html FIRSparse.gif "Sparse FIR filter.  b[n] represents the filter coefficients"
+  @par
+                   <code>pCoeffs</code> points to a coefficient array of size <code>numTaps</code>;
+                   <code>pTapDelay</code> points to an array of nonzero indices and is also of size <code>numTaps</code>;
+                   <code>pState</code> points to a state array of size <code>maxDelay + blockSize</code>, where
+                   <code>maxDelay</code> is the largest offset value that is ever used in the <code>pTapDelay</code> array.
+                   Some of the processing functions also require temporary working buffers.
+
+  @par           Instance Structure
+                   The coefficients and state variables for a filter are stored together in an instance data structure.
+                   A separate instance structure must be defined for each filter.
+                   Coefficient and offset arrays may be shared among several instances while state variable arrays cannot be shared.
+                   There are separate instance structure declarations for each of the 4 supported data types.
+
+  @par           Initialization Functions
+                   There is also an associated initialization function for each data type.
+                   The initialization function performs the following operations:
+                   - Sets the values of the internal structure fields.
+                   - Zeros out the values in the state buffer.
+                   To do this manually without calling the init function, assign the follow subfields of the instance structure:
+                   numTaps, pCoeffs, pTapDelay, maxDelay, stateIndex, pState. Also set all of the values in pState to zero.
+  @par
+                   Use of the initialization function is optional.
+                   However, if the initialization function is used, then the instance structure cannot be placed into a const data section.
+                   To place an instance structure into a const data section, the instance structure must be manually initialized.
+                   Set the values in the state buffer to zeros before static initialization.
+                   The code below statically initializes each of the 4 different data type filter instance structures
+  <pre>
+      arm_fir_sparse_instance_f32 S = {numTaps, 0, pState, pCoeffs, maxDelay, pTapDelay};
+      arm_fir_sparse_instance_q31 S = {numTaps, 0, pState, pCoeffs, maxDelay, pTapDelay};
+      arm_fir_sparse_instance_q15 S = {numTaps, 0, pState, pCoeffs, maxDelay, pTapDelay};
+      arm_fir_sparse_instance_q7 S =  {numTaps, 0, pState, pCoeffs, maxDelay, pTapDelay};
+  </pre>
+
+  @par           Fixed-Point Behavior
+                   Care must be taken when using the fixed-point versions of the sparse FIR filter functions.
+                   In particular, the overflow and saturation behavior of the accumulator used in each function must be considered.
+                   Refer to the function specific documentation below for usage guidelines.
+ */
+
+/**
+  @addtogroup FIR_Sparse
+  @{
+ */
+
+/**
+  @brief         Processing function for the floating-point sparse FIR filter.
+  @param[in]     S           points to an instance of the floating-point sparse FIR structure
+  @param[in]     pSrc        points to the block of input data
+  @param[out]    pDst        points to the block of output data
+  @param[in]     pScratchIn  points to a temporary buffer of size blockSize
+  @param[in]     blockSize   number of input samples to process
+  @return        none
+ */
+
+void arm_fir_sparse_f32(
+        arm_fir_sparse_instance_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pDst,
+        float32_t * pScratchIn,
+        uint32_t blockSize)
+{
+        float32_t *pState = S->pState;                 /* State pointer */
+  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+        float32_t *px;                                 /* Scratch buffer pointer */
+        float32_t *py = pState;                        /* Temporary pointers for state buffer */
+        float32_t *pb = pScratchIn;                    /* Temporary pointers for scratch buffer */
+        float32_t *pOut;                               /* Destination pointer */
+        int32_t *pTapDelay = S->pTapDelay;             /* Pointer to the array containing offset of the non-zero tap values. */
+        uint32_t delaySize = S->maxDelay + blockSize;  /* state length */
+        uint16_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter  */
+        int32_t readIndex;                             /* Read index of the state buffer */
+        uint32_t tapCnt, blkCnt;                       /* loop counters */
+        float32_t coeff = *pCoeffs++;                  /* Read the first coefficient value */
+
+
+  /* BlockSize of Input samples are copied into the state buffer */
+  /* StateIndex points to the starting position to write in the state buffer */
+  arm_circularWrite_f32((int32_t *) py, delaySize, &S->stateIndex, 1, (int32_t *) pSrc, 1, blockSize);
+
+  /* Read Index, from where the state buffer should be read, is calculated. */
+  readIndex = (int32_t) (S->stateIndex - blockSize) - *pTapDelay++;
+
+  /* Wraparound of readIndex */
+  if (readIndex < 0)
+  {
+    readIndex += (int32_t) delaySize;
+  }
+
+  /* Working pointer for state buffer is updated */
+  py = pState;
+
+  /* blockSize samples are read from the state buffer */
+  arm_circularRead_f32((int32_t *) py, delaySize, &readIndex, 1,
+                       (int32_t *) pb, (int32_t *) pb, blockSize, 1, blockSize);
+
+  /* Working pointer for the scratch buffer of state values */
+  px = pb;
+
+  /* Working pointer for scratch buffer of output values */
+  pOut = pDst;
+
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time. */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Perform Multiplications and store in destination buffer */
+    *pOut++ = *px++ * coeff;
+
+    *pOut++ = *px++ * coeff;
+
+    *pOut++ = *px++ * coeff;
+
+    *pOut++ = *px++ * coeff;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Perform Multiplication and store in destination buffer */
+    *pOut++ = *px++ * coeff;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Load the coefficient value and
+   * increment the coefficient buffer for the next set of state values */
+  coeff = *pCoeffs++;
+
+  /* Read Index, from where the state buffer should be read, is calculated. */
+  readIndex = (int32_t) (S->stateIndex - blockSize) - *pTapDelay++;
+
+  /* Wraparound of readIndex */
+  if (readIndex < 0)
+  {
+    readIndex += (int32_t) delaySize;
+  }
+
+  /* Loop over the number of taps. */
+  tapCnt = (uint32_t) numTaps - 2U;
+
+  while (tapCnt > 0U)
+  {
+    /* Working pointer for state buffer is updated */
+    py = pState;
+
+    /* blockSize samples are read from the state buffer */
+    arm_circularRead_f32((int32_t *) py, delaySize, &readIndex, 1,
+                         (int32_t *) pb, (int32_t *) pb, blockSize, 1, blockSize);
+
+    /* Working pointer for the scratch buffer of state values */
+    px = pb;
+
+    /* Working pointer for scratch buffer of output values */
+    pOut = pDst;
+
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time. */
+    blkCnt = blockSize >> 2U;
+
+    while (blkCnt > 0U)
+    {
+      /* Perform Multiply-Accumulate */
+      *pOut++ += *px++ * coeff;
+
+      *pOut++ += *px++ * coeff;
+
+      *pOut++ += *px++ * coeff;
+
+      *pOut++ += *px++ * coeff;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    blkCnt = blockSize % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (blkCnt > 0U)
+    {
+      /* Perform Multiply-Accumulate */
+      *pOut++ += *px++ * coeff;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Load the coefficient value and
+     * increment the coefficient buffer for the next set of state values */
+    coeff = *pCoeffs++;
+
+    /* Read Index, from where the state buffer should be read, is calculated. */
+    readIndex = (int32_t) (S->stateIndex - blockSize) - *pTapDelay++;
+
+    /* Wraparound of readIndex */
+    if (readIndex < 0)
+    {
+      readIndex += (int32_t) delaySize;
+    }
+
+    /* Decrement tap loop counter */
+    tapCnt--;
+  }
+
+  /* Compute last tap without the final read of pTapDelay */
+
+  /* Working pointer for state buffer is updated */
+  py = pState;
+
+  /* blockSize samples are read from the state buffer */
+  arm_circularRead_f32((int32_t *) py, delaySize, &readIndex, 1,
+                       (int32_t *) pb, (int32_t *) pb, blockSize, 1, blockSize);
+
+  /* Working pointer for the scratch buffer of state values */
+  px = pb;
+
+  /* Working pointer for scratch buffer of output values */
+  pOut = pDst;
+
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time. */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Perform Multiply-Accumulate */
+    *pOut++ += *px++ * coeff;
+    *pOut++ += *px++ * coeff;
+    *pOut++ += *px++ * coeff;
+    *pOut++ += *px++ * coeff;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Perform Multiply-Accumulate */
+    *pOut++ += *px++ * coeff;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of FIR_Sparse group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_init_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_init_f32.c
new file mode 100644
index 0000000..7745e71
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_init_f32.c
@@ -0,0 +1,93 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_sparse_init_f32.c
+ * Description:  Floating-point sparse FIR filter initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_Sparse
+  @{
+ */
+
+/**
+  @brief         Initialization function for the floating-point sparse FIR filter.
+  @param[in,out] S          points to an instance of the floating-point sparse FIR structure
+  @param[in]     numTaps    number of nonzero coefficients in the filter
+  @param[in]     pCoeffs    points to the array of filter coefficients
+  @param[in]     pState     points to the state buffer
+  @param[in]     pTapDelay  points to the array of offset times
+  @param[in]     maxDelay   maximum offset time supported
+  @param[in]     blockSize  number of samples that will be processed per block
+  @return        none
+
+  @par           Details
+                   <code>pCoeffs</code> holds the filter coefficients and has length <code>numTaps</code>.
+                   <code>pState</code> holds the filter's state variables and must be of length
+                   <code>maxDelay + blockSize</code>, where <code>maxDelay</code>
+                   is the maximum number of delay line values.
+                   <code>blockSize</code> is the 
+                   number of samples processed by the <code>arm_fir_sparse_f32()</code> function.
+ */
+
+void arm_fir_sparse_init_f32(
+        arm_fir_sparse_instance_f32 * S,
+        uint16_t numTaps,
+  const float32_t * pCoeffs,
+        float32_t * pState,
+        int32_t * pTapDelay,
+        uint16_t maxDelay,
+        uint32_t blockSize)
+{
+  /* Assign filter taps */
+  S->numTaps = numTaps;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Assign TapDelay pointer */
+  S->pTapDelay = pTapDelay;
+
+  /* Assign MaxDelay */
+  S->maxDelay = maxDelay;
+
+  /* reset the stateIndex to 0 */
+  S->stateIndex = 0U;
+
+  /* Clear state buffer and size is always maxDelay + blockSize */
+  memset(pState, 0, (maxDelay + blockSize) * sizeof(float32_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+}
+
+/**
+  @} end of FIR_Sparse group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_init_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_init_q15.c
new file mode 100644
index 0000000..d07d611
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_init_q15.c
@@ -0,0 +1,93 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_sparse_init_q15.c
+ * Description:  Q15 sparse FIR filter initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_Sparse
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q15 sparse FIR filter.
+  @param[in,out] S          points to an instance of the Q15 sparse FIR structure
+  @param[in]     numTaps    number of nonzero coefficients in the filter
+  @param[in]     pCoeffs    points to the array of filter coefficients
+  @param[in]     pState     points to the state buffer
+  @param[in]     pTapDelay  points to the array of offset times
+  @param[in]     maxDelay   maximum offset time supported
+  @param[in]     blockSize  number of samples that will be processed per block
+  @return        none
+
+  @par           Details
+                   <code>pCoeffs</code> holds the filter coefficients and has length <code>numTaps</code>.
+                   <code>pState</code> holds the filter's state variables and must be of length
+                   <code>maxDelay + blockSize</code>, where <code>maxDelay</code>
+                   is the maximum number of delay line values.
+                   <code>blockSize</code> is the
+                   number of words processed by <code>arm_fir_sparse_q15()</code> function.
+ */
+
+void arm_fir_sparse_init_q15(
+        arm_fir_sparse_instance_q15 * S,
+        uint16_t numTaps,
+  const q15_t * pCoeffs,
+        q15_t * pState,
+        int32_t * pTapDelay,
+        uint16_t maxDelay,
+        uint32_t blockSize)
+{
+  /* Assign filter taps */
+  S->numTaps = numTaps;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Assign TapDelay pointer */
+  S->pTapDelay = pTapDelay;
+
+  /* Assign MaxDelay */
+  S->maxDelay = maxDelay;
+
+  /* reset the stateIndex to 0 */
+  S->stateIndex = 0U;
+
+  /* Clear state buffer and size is always maxDelay + blockSize */
+  memset(pState, 0, (maxDelay + blockSize) * sizeof(q15_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+}
+
+/**
+  @} end of FIR_Sparse group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_init_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_init_q31.c
new file mode 100644
index 0000000..7c32cea
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_init_q31.c
@@ -0,0 +1,92 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_sparse_init_q31.c
+ * Description:  Q31 sparse FIR filter initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_Sparse
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q31 sparse FIR filter.
+  @param[in,out] S          points to an instance of the Q31 sparse FIR structure
+  @param[in]     numTaps    number of nonzero coefficients in the filter
+  @param[in]     pCoeffs    points to the array of filter coefficients
+  @param[in]     pState     points to the state buffer
+  @param[in]     pTapDelay  points to the array of offset times
+  @param[in]     maxDelay   maximum offset time supported
+  @param[in]     blockSize  number of samples that will be processed per block
+  @return        none
+
+  @par           Details
+                   <code>pCoeffs</code> holds the filter coefficients and has length <code>numTaps</code>.
+                   <code>pState</code> holds the filter's state variables and must be of length
+                   <code>maxDelay + blockSize</code>, where <code>maxDelay</code>
+                   is the maximum number of delay line values.
+                   <code>blockSize</code> is the number of words processed by <code>arm_fir_sparse_q31()</code> function.
+ */
+
+void arm_fir_sparse_init_q31(
+        arm_fir_sparse_instance_q31 * S,
+        uint16_t numTaps,
+  const q31_t * pCoeffs,
+        q31_t * pState,
+        int32_t * pTapDelay,
+        uint16_t maxDelay,
+        uint32_t blockSize)
+{
+  /* Assign filter taps */
+  S->numTaps = numTaps;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Assign TapDelay pointer */
+  S->pTapDelay = pTapDelay;
+
+  /* Assign MaxDelay */
+  S->maxDelay = maxDelay;
+
+  /* reset the stateIndex to 0 */
+  S->stateIndex = 0U;
+
+  /* Clear state buffer and size is always maxDelay + blockSize */
+  memset(pState, 0, (maxDelay + blockSize) * sizeof(q31_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+}
+
+/**
+  @} end of FIR_Sparse group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_init_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_init_q7.c
new file mode 100644
index 0000000..98153f3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_init_q7.c
@@ -0,0 +1,93 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_sparse_init_q7.c
+ * Description:  Q7 sparse FIR filter initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_Sparse
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q7 sparse FIR filter.
+  @param[in,out] S          points to an instance of the Q7 sparse FIR structure
+  @param[in]     numTaps    number of nonzero coefficients in the filter
+  @param[in]     pCoeffs    points to the array of filter coefficients
+  @param[in]     pState     points to the state buffer
+  @param[in]     pTapDelay  points to the array of offset times
+  @param[in]     maxDelay   maximum offset time supported
+  @param[in]     blockSize  number of samples that will be processed per block
+  @return        none
+
+  @par           Details
+                   <code>pCoeffs</code> holds the filter coefficients and has length <code>numTaps</code>.
+                   <code>pState</code> holds the filter's state variables and must be of length
+                   <code>maxDelay + blockSize</code>, where <code>maxDelay</code>
+                   is the maximum number of delay line values.
+                   <code>blockSize</code> is the
+                   number of samples processed by the <code>arm_fir_sparse_q7()</code> function.
+ */
+
+void arm_fir_sparse_init_q7(
+        arm_fir_sparse_instance_q7 * S,
+        uint16_t numTaps,
+  const q7_t * pCoeffs,
+        q7_t * pState,
+        int32_t * pTapDelay,
+        uint16_t maxDelay,
+        uint32_t blockSize)
+{
+  /* Assign filter taps */
+  S->numTaps = numTaps;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Assign TapDelay pointer */
+  S->pTapDelay = pTapDelay;
+
+  /* Assign MaxDelay */
+  S->maxDelay = maxDelay;
+
+  /* reset the stateIndex to 0 */
+  S->stateIndex = 0U;
+
+  /* Clear state buffer and size is always maxDelay + blockSize */
+  memset(pState, 0, (maxDelay + blockSize) * sizeof(q7_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+}
+
+/**
+  @} end of FIR_Sparse group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_q15.c
new file mode 100644
index 0000000..9cea93e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_q15.c
@@ -0,0 +1,341 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_sparse_q15.c
+ * Description:  Q15 sparse FIR filter processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_Sparse
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q15 sparse FIR filter.
+  @param[in]     S           points to an instance of the Q15 sparse FIR structure
+  @param[in]     pSrc        points to the block of input data
+  @param[out]    pDst        points to the block of output data
+  @param[in]     pScratchIn  points to a temporary buffer of size blockSize
+  @param[in]     pScratchOut points to a temporary buffer of size blockSize
+  @param[in]     blockSize   number of input samples to process per call
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using an internal 32-bit accumulator.
+                   The 1.15 x 1.15 multiplications yield a 2.30 result and these are added to a 2.30 accumulator.
+                   Thus the full precision of the multiplications is maintained but there is only a single guard bit in the accumulator.
+                   If the accumulator result overflows it will wrap around rather than saturate.
+                   After all multiply-accumulates are performed, the 2.30 accumulator is truncated to 2.15 format and then saturated to 1.15 format.
+                   In order to avoid overflows the input signal or coefficients must be scaled down by log2(numTaps) bits.
+ */
+
+void arm_fir_sparse_q15(
+        arm_fir_sparse_instance_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pDst,
+        q15_t * pScratchIn,
+        q31_t * pScratchOut,
+        uint32_t blockSize)
+{
+        q15_t *pState = S->pState;                     /* State pointer */
+  const q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q15_t *px;                                     /* Temporary pointers for scratch buffer */
+        q15_t *py = pState;                            /* Temporary pointers for state buffer */
+        q15_t *pb = pScratchIn;                        /* Temporary pointers for scratch buffer */
+        q15_t *pOut = pDst;                            /* Working pointer for output */
+        int32_t *pTapDelay = S->pTapDelay;             /* Pointer to the array containing offset of the non-zero tap values. */
+        uint32_t delaySize = S->maxDelay + blockSize;  /* state length */
+        uint16_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter  */
+        int32_t readIndex;                             /* Read index of the state buffer */
+        uint32_t tapCnt, blkCnt;                       /* loop counters */
+        q31_t *pScr2 = pScratchOut;                    /* Working pointer for scratch buffer of output values */
+        q15_t coeff = *pCoeffs++;                      /* Read the first coefficient value */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q31_t in1, in2;                                /* Temporary variables */
+#endif
+
+  /* BlockSize of Input samples are copied into the state buffer */
+  /* StateIndex points to the starting position to write in the state buffer */
+  arm_circularWrite_q15(py, (int32_t) delaySize, &S->stateIndex, 1,pSrc, 1, blockSize);
+
+  /* Loop over the number of taps. */
+  tapCnt = numTaps;
+
+  /* Read Index, from where the state buffer should be read, is calculated. */
+  readIndex = (int32_t) (S->stateIndex - blockSize) - *pTapDelay++;
+
+  /* Wraparound of readIndex */
+  if (readIndex < 0)
+  {
+    readIndex += (int32_t) delaySize;
+  }
+
+  /* Working pointer for state buffer is updated */
+  py = pState;
+
+  /* blockSize samples are read from the state buffer */
+  arm_circularRead_q15(py, (int32_t) delaySize, &readIndex, 1,
+                       pb, pb, (int32_t) blockSize, 1, blockSize);
+
+  /* Working pointer for the scratch buffer of state values */
+  px = pb;
+
+  /* Working pointer for scratch buffer of output values */
+  pScratchOut = pScr2;
+
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time. */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Perform multiplication and store in the scratch buffer */
+    *pScratchOut++ = ((q31_t) *px++ * coeff);
+    *pScratchOut++ = ((q31_t) *px++ * coeff);
+    *pScratchOut++ = ((q31_t) *px++ * coeff);
+    *pScratchOut++ = ((q31_t) *px++ * coeff);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Perform Multiplication and store in the scratch buffer */
+    *pScratchOut++ = ((q31_t) *px++ * coeff);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Load the coefficient value and
+   * increment the coefficient buffer for the next set of state values */
+  coeff = *pCoeffs++;
+
+  /* Read Index, from where the state buffer should be read, is calculated. */
+  readIndex = (int32_t) (S->stateIndex - blockSize) - *pTapDelay++;
+
+  /* Wraparound of readIndex */
+  if (readIndex < 0)
+  {
+    readIndex += (int32_t) delaySize;
+  }
+
+  /* Loop over the number of taps. */
+  tapCnt = (uint32_t) numTaps - 2U;
+
+  while (tapCnt > 0U)
+  {
+    /* Working pointer for state buffer is updated */
+    py = pState;
+
+    /* blockSize samples are read from the state buffer */
+    arm_circularRead_q15(py, (int32_t) delaySize, &readIndex, 1,
+                         pb, pb, (int32_t) blockSize, 1, blockSize);
+
+    /* Working pointer for the scratch buffer of state values */
+    px = pb;
+
+    /* Working pointer for scratch buffer of output values */
+    pScratchOut = pScr2;
+
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time. */
+    blkCnt = blockSize >> 2U;
+
+    while (blkCnt > 0U)
+    {
+      /* Perform Multiply-Accumulate */
+      *pScratchOut++ += (q31_t) *px++ * coeff;
+      *pScratchOut++ += (q31_t) *px++ * coeff;
+      *pScratchOut++ += (q31_t) *px++ * coeff;
+      *pScratchOut++ += (q31_t) *px++ * coeff;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    blkCnt = blockSize % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (blkCnt > 0U)
+    {
+      /* Perform Multiply-Accumulate */
+      *pScratchOut++ += (q31_t) *px++ * coeff;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Load the coefficient value and
+     * increment the coefficient buffer for the next set of state values */
+    coeff = *pCoeffs++;
+
+    /* Read Index, from where the state buffer should be read, is calculated. */
+    readIndex = (int32_t) (S->stateIndex - blockSize) - *pTapDelay++;
+
+    /* Wraparound of readIndex */
+    if (readIndex < 0)
+    {
+      readIndex += (int32_t) delaySize;
+    }
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Compute last tap without the final read of pTapDelay */
+
+  /* Working pointer for state buffer is updated */
+  py = pState;
+
+  /* blockSize samples are read from the state buffer */
+  arm_circularRead_q15(py, (int32_t) delaySize, &readIndex, 1,
+                       pb, pb, (int32_t) blockSize, 1, blockSize);
+
+  /* Working pointer for the scratch buffer of state values */
+  px = pb;
+
+  /* Working pointer for scratch buffer of output values */
+  pScratchOut = pScr2;
+
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time. */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Perform Multiply-Accumulate */
+    *pScratchOut++ += (q31_t) *px++ * coeff;
+    *pScratchOut++ += (q31_t) *px++ * coeff;
+    *pScratchOut++ += (q31_t) *px++ * coeff;
+    *pScratchOut++ += (q31_t) *px++ * coeff;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Perform Multiply-Accumulate */
+    *pScratchOut++ += (q31_t) *px++ * coeff;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* All the output values are in pScratchOut buffer.
+     Convert them into 1.15 format, saturate and store in the destination buffer. */
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time. */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    in1 = *pScr2++;
+    in2 = *pScr2++;
+
+#ifndef ARM_MATH_BIG_ENDIAN
+    write_q15x2_ia (&pOut, __PKHBT((q15_t) __SSAT(in1 >> 15, 16), (q15_t) __SSAT(in2 >> 15, 16), 16));
+#else
+    write_q15x2_ia (&pOut, __PKHBT((q15_t) __SSAT(in2 >> 15, 16), (q15_t) __SSAT(in1 >> 15, 16), 16));
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    in1 = *pScr2++;
+    in2 = *pScr2++;
+
+#ifndef ARM_MATH_BIG_ENDIAN
+    write_q15x2_ia (&pOut, __PKHBT((q15_t) __SSAT(in1 >> 15, 16), (q15_t) __SSAT(in2 >> 15, 16), 16));
+#else
+    write_q15x2_ia (&pOut, __PKHBT((q15_t) __SSAT(in2 >> 15, 16), (q15_t) __SSAT(in1 >> 15, 16), 16));
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    *pOut++ = (q15_t) __SSAT(*pScr2++ >> 15, 16);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of FIR_Sparse group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_q31.c
new file mode 100644
index 0000000..86d3e1d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_q31.c
@@ -0,0 +1,357 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_sparse_q31.c
+ * Description:  Q31 sparse FIR filter processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_Sparse
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q31 sparse FIR filter.
+  @param[in]     S           points to an instance of the Q31 sparse FIR structure
+  @param[in]     pSrc        points to the block of input data
+  @param[out]    pDst        points to the block of output data
+  @param[in]     pScratchIn  points to a temporary buffer of size blockSize
+  @param[in]     blockSize   number of input samples to process
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using an internal 32-bit accumulator.
+                   The 1.31 x 1.31 multiplications are truncated to 2.30 format.
+                   This leads to loss of precision on the intermediate multiplications and provides only a single guard bit.
+                   If the accumulator result overflows, it wraps around rather than saturate.
+                   In order to avoid overflows the input signal or coefficients must be scaled down by log2(numTaps) bits.
+ */
+
+void arm_fir_sparse_q31(
+        arm_fir_sparse_instance_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pDst,
+        q31_t * pScratchIn,
+        uint32_t blockSize)
+{
+        q31_t *pState = S->pState;                     /* State pointer */
+  const q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q31_t *px;                                     /* Scratch buffer pointer */
+        q31_t *py = pState;                            /* Temporary pointers for state buffer */
+        q31_t *pb = pScratchIn;                        /* Temporary pointers for scratch buffer */
+        q31_t *pOut;                                   /* Destination pointer */
+        int32_t *pTapDelay = S->pTapDelay;             /* Pointer to the array containing offset of the non-zero tap values. */
+        uint32_t delaySize = S->maxDelay + blockSize;  /* state length */
+        uint16_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter  */
+        int32_t readIndex;                             /* Read index of the state buffer */
+        uint32_t tapCnt, blkCnt;                       /* loop counters */
+        q31_t coeff = *pCoeffs++;                      /* Read the first coefficient value */
+        q31_t in;
+        q63_t out;                                     /* Temporary output variable */
+
+
+  /* BlockSize of Input samples are copied into the state buffer */
+  /* StateIndex points to the starting position to write in the state buffer */
+  arm_circularWrite_f32((int32_t *) py, delaySize, &S->stateIndex, 1,
+                        (int32_t *) pSrc, 1, blockSize);
+
+  /* Read Index, from where the state buffer should be read, is calculated. */
+  readIndex = (int32_t) (S->stateIndex - blockSize) - *pTapDelay++;
+
+  /* Wraparound of readIndex */
+  if (readIndex < 0)
+  {
+    readIndex += (int32_t) delaySize;
+  }
+
+  /* Working pointer for state buffer is updated */
+  py = pState;
+
+  /* blockSize samples are read from the state buffer */
+  arm_circularRead_f32((int32_t *) py, delaySize, &readIndex, 1,
+                       (int32_t *) pb, (int32_t *) pb, blockSize, 1, blockSize);
+
+  /* Working pointer for the scratch buffer of state values */
+  px = pb;
+
+  /* Working pointer for scratch buffer of output values */
+  pOut = pDst;
+
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time. */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Perform Multiplications and store in destination buffer */
+    *pOut++ = (q31_t) (((q63_t) *px++ * coeff) >> 32);
+
+    *pOut++ = (q31_t) (((q63_t) *px++ * coeff) >> 32);
+
+    *pOut++ = (q31_t) (((q63_t) *px++ * coeff) >> 32);
+
+    *pOut++ = (q31_t) (((q63_t) *px++ * coeff) >> 32);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Perform Multiplication and store in destination buffer */
+    *pOut++ = (q31_t) (((q63_t) *px++ * coeff) >> 32);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Load the coefficient value and
+   * increment the coefficient buffer for the next set of state values */
+  coeff = *pCoeffs++;
+
+  /* Read Index, from where the state buffer should be read, is calculated. */
+  readIndex = (int32_t) (S->stateIndex - blockSize) - *pTapDelay++;
+
+  /* Wraparound of readIndex */
+  if (readIndex < 0)
+  {
+    readIndex += (int32_t) delaySize;
+  }
+
+  /* Loop over the number of taps. */
+  tapCnt = (uint32_t) numTaps - 2U;
+
+  while (tapCnt > 0U)
+  {
+    /* Working pointer for state buffer is updated */
+    py = pState;
+
+    /* blockSize samples are read from the state buffer */
+    arm_circularRead_f32((int32_t *) py, delaySize, &readIndex, 1,
+                         (int32_t *) pb, (int32_t *) pb, blockSize, 1, blockSize);
+
+    /* Working pointer for the scratch buffer of state values */
+    px = pb;
+
+    /* Working pointer for scratch buffer of output values */
+    pOut = pDst;
+
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time. */
+    blkCnt = blockSize >> 2U;
+
+    while (blkCnt > 0U)
+    {
+      /* Perform Multiply-Accumulate */
+      out = *pOut;
+      out += ((q63_t) *px++ * coeff) >> 32;
+      *pOut++ = (q31_t) (out);
+
+      out = *pOut;
+      out += ((q63_t) *px++ * coeff) >> 32;
+      *pOut++ = (q31_t) (out);
+
+      out = *pOut;
+      out += ((q63_t) *px++ * coeff) >> 32;
+      *pOut++ = (q31_t) (out);
+
+      out = *pOut;
+      out += ((q63_t) *px++ * coeff) >> 32;
+      *pOut++ = (q31_t) (out);
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    blkCnt = blockSize % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (blkCnt > 0U)
+    {
+      /* Perform Multiply-Accumulate */
+      out = *pOut;
+      out += ((q63_t) *px++ * coeff) >> 32;
+      *pOut++ = (q31_t) (out);
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Load the coefficient value and
+     * increment the coefficient buffer for the next set of state values */
+    coeff = *pCoeffs++;
+
+    /* Read Index, from where the state buffer should be read, is calculated. */
+    readIndex = (int32_t) (S->stateIndex - blockSize) - *pTapDelay++;
+
+    /* Wraparound of readIndex */
+    if (readIndex < 0)
+    {
+      readIndex += (int32_t) delaySize;
+    }
+
+    /* Decrement tap loop counter */
+    tapCnt--;
+  }
+
+  /* Compute last tap without the final read of pTapDelay */
+
+  /* Working pointer for state buffer is updated */
+  py = pState;
+
+  /* blockSize samples are read from the state buffer */
+  arm_circularRead_f32((int32_t *) py, delaySize, &readIndex, 1,
+                       (int32_t *) pb, (int32_t *) pb, blockSize, 1, blockSize);
+
+  /* Working pointer for the scratch buffer of state values */
+  px = pb;
+
+  /* Working pointer for scratch buffer of output values */
+  pOut = pDst;
+
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time. */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Perform Multiply-Accumulate */
+    out = *pOut;
+    out += ((q63_t) * px++ * coeff) >> 32;
+    *pOut++ = (q31_t) (out);
+
+    out = *pOut;
+    out += ((q63_t) * px++ * coeff) >> 32;
+    *pOut++ = (q31_t) (out);
+
+    out = *pOut;
+    out += ((q63_t) * px++ * coeff) >> 32;
+    *pOut++ = (q31_t) (out);
+
+    out = *pOut;
+    out += ((q63_t) * px++ * coeff) >> 32;
+    *pOut++ = (q31_t) (out);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Perform Multiply-Accumulate */
+    out = *pOut;
+    out += ((q63_t) *px++ * coeff) >> 32;
+    *pOut++ = (q31_t) (out);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Working output pointer is updated */
+  pOut = pDst;
+
+  /* Output is converted into 1.31 format. */
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time. */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    in = *pOut << 1;
+    *pOut++ = in;
+    in = *pOut << 1;
+    *pOut++ = in;
+    in = *pOut << 1;
+    *pOut++ = in;
+    in = *pOut << 1;
+    *pOut++ = in;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    in = *pOut << 1;
+    *pOut++ = in;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of FIR_Sparse group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_q7.c
new file mode 100644
index 0000000..7a2b57f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_fir_sparse_q7.c
@@ -0,0 +1,341 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fir_sparse_q7.c
+ * Description:  Q7 sparse FIR filter processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup FIR_Sparse
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q7 sparse FIR filter.
+  @param[in]     S           points to an instance of the Q7 sparse FIR structure
+  @param[in]     pSrc        points to the block of input data
+  @param[out]    pDst        points to the block of output data
+  @param[in]     pScratchIn  points to a temporary buffer of size blockSize
+  @param[in]     pScratchOut points to a temporary buffer of size blockSize
+  @param[in]     blockSize   number of input samples to process
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 32-bit internal accumulator.
+                   Both coefficients and state variables are represented in 1.7 format and multiplications yield a 2.14 result.
+                   The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format.
+                   There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved.
+                   The accumulator is then converted to 18.7 format by discarding the low 7 bits.
+                   Finally, the result is truncated to 1.7 format.
+ */
+
+void arm_fir_sparse_q7(
+        arm_fir_sparse_instance_q7 * S,
+  const q7_t * pSrc,
+        q7_t * pDst,
+        q7_t * pScratchIn,
+        q31_t * pScratchOut,
+        uint32_t blockSize)
+{
+        q7_t *pState = S->pState;                      /* State pointer */
+  const q7_t *pCoeffs = S->pCoeffs;                    /* Coefficient pointer */
+        q7_t *px;                                      /* Scratch buffer pointer */
+        q7_t *py = pState;                             /* Temporary pointers for state buffer */
+        q7_t *pb = pScratchIn;                         /* Temporary pointers for scratch buffer */
+        q7_t *pOut = pDst;                             /* Destination pointer */
+        int32_t *pTapDelay = S->pTapDelay;             /* Pointer to the array containing offset of the non-zero tap values. */
+        uint32_t delaySize = S->maxDelay + blockSize;  /* state length */
+        uint16_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter  */
+        int32_t readIndex;                             /* Read index of the state buffer */
+        uint32_t tapCnt, blkCnt;                       /* loop counters */
+        q31_t *pScr2 = pScratchOut;                    /* Working pointer for scratch buffer of output values */
+        q31_t in;
+        q7_t coeff = *pCoeffs++;                       /* Read the coefficient value */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q7_t in1, in2, in3, in4;
+#endif
+
+  /* BlockSize of Input samples are copied into the state buffer */
+  /* StateIndex points to the starting position to write in the state buffer */
+  arm_circularWrite_q7(py, (int32_t) delaySize, &S->stateIndex, 1, pSrc, 1, blockSize);
+
+  /* Loop over the number of taps. */
+  tapCnt = numTaps;
+
+  /* Read Index, from where the state buffer should be read, is calculated. */
+  readIndex = (int32_t) (S->stateIndex - blockSize) - *pTapDelay++;
+
+  /* Wraparound of readIndex */
+  if (readIndex < 0)
+  {
+    readIndex += (int32_t) delaySize;
+  }
+
+  /* Working pointer for state buffer is updated */
+  py = pState;
+
+  /* blockSize samples are read from the state buffer */
+  arm_circularRead_q7(py, (int32_t) delaySize, &readIndex, 1,
+                   pb, pb, (int32_t) blockSize, 1, blockSize);
+
+  /* Working pointer for the scratch buffer of state values */
+  px = pb;
+
+  /* Working pointer for scratch buffer of output values */
+  pScratchOut = pScr2;
+
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time. */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Perform multiplication and store in the scratch buffer */
+    *pScratchOut++ = ((q31_t) *px++ * coeff);
+    *pScratchOut++ = ((q31_t) *px++ * coeff);
+    *pScratchOut++ = ((q31_t) *px++ * coeff);
+    *pScratchOut++ = ((q31_t) *px++ * coeff);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Perform Multiplication and store in the scratch buffer */
+    *pScratchOut++ = ((q31_t) *px++ * coeff);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Load the coefficient value and
+   * increment the coefficient buffer for the next set of state values */
+  coeff = *pCoeffs++;
+
+  /* Read Index, from where the state buffer should be read, is calculated. */
+  readIndex = (int32_t) (S->stateIndex - blockSize) - *pTapDelay++;
+
+  /* Wraparound of readIndex */
+  if (readIndex < 0)
+  {
+    readIndex += (int32_t) delaySize;
+  }
+
+  /* Loop over the number of taps. */
+  tapCnt = (uint32_t) numTaps - 2U;
+
+  while (tapCnt > 0U)
+  {
+    /* Working pointer for state buffer is updated */
+    py = pState;
+
+    /* blockSize samples are read from the state buffer */
+    arm_circularRead_q7(py, (int32_t) delaySize, &readIndex, 1,
+                        pb, pb, (int32_t) blockSize, 1, blockSize);
+
+    /* Working pointer for the scratch buffer of state values */
+    px = pb;
+
+    /* Working pointer for scratch buffer of output values */
+    pScratchOut = pScr2;
+
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time. */
+    blkCnt = blockSize >> 2U;
+
+    while (blkCnt > 0U)
+    {
+      /* Perform Multiply-Accumulate */
+      in = *pScratchOut + ((q31_t) * px++ * coeff);
+      *pScratchOut++ = in;
+      in = *pScratchOut + ((q31_t) * px++ * coeff);
+      *pScratchOut++ = in;
+      in = *pScratchOut + ((q31_t) * px++ * coeff);
+      *pScratchOut++ = in;
+      in = *pScratchOut + ((q31_t) * px++ * coeff);
+      *pScratchOut++ = in;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    blkCnt = blockSize % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (blkCnt > 0U)
+    {
+      /* Perform Multiply-Accumulate */
+      in = *pScratchOut + ((q31_t) *px++ * coeff);
+      *pScratchOut++ = in;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Load the coefficient value and
+     * increment the coefficient buffer for the next set of state values */
+    coeff = *pCoeffs++;
+
+    /* Read Index, from where the state buffer should be read, is calculated. */
+    readIndex = (int32_t) (S->stateIndex - blockSize) - *pTapDelay++;
+
+    /* Wraparound of readIndex */
+    if (readIndex < 0)
+    {
+      readIndex += (int32_t) delaySize;
+    }
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Compute last tap without the final read of pTapDelay */
+
+  /* Working pointer for state buffer is updated */
+  py = pState;
+
+  /* blockSize samples are read from the state buffer */
+  arm_circularRead_q7(py, (int32_t) delaySize, &readIndex, 1,
+                      pb, pb, (int32_t) blockSize, 1, blockSize);
+
+  /* Working pointer for the scratch buffer of state values */
+  px = pb;
+
+  /* Working pointer for scratch buffer of output values */
+  pScratchOut = pScr2;
+
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time. */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Perform Multiply-Accumulate */
+    in = *pScratchOut + ((q31_t) *px++ * coeff);
+    *pScratchOut++ = in;
+    in = *pScratchOut + ((q31_t) *px++ * coeff);
+    *pScratchOut++ = in;
+    in = *pScratchOut + ((q31_t) *px++ * coeff);
+    *pScratchOut++ = in;
+    in = *pScratchOut + ((q31_t) *px++ * coeff);
+    *pScratchOut++ = in;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Perform Multiply-Accumulate */
+    in = *pScratchOut + ((q31_t) *px++ * coeff);
+    *pScratchOut++ = in;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* All the output values are in pScratchOut buffer.
+     Convert them into 1.15 format, saturate and store in the destination buffer. */
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time. */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    in1 = (q7_t) __SSAT(*pScr2++ >> 7, 8);
+    in2 = (q7_t) __SSAT(*pScr2++ >> 7, 8);
+    in3 = (q7_t) __SSAT(*pScr2++ >> 7, 8);
+    in4 = (q7_t) __SSAT(*pScr2++ >> 7, 8);
+
+    write_q7x4_ia (&pOut, __PACKq7(in1, in2, in3, in4));
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    *pOut++ = (q7_t) __SSAT(*pScr2++ >> 7, 8);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of FIR_Sparse group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_f32.c
new file mode 100644
index 0000000..c48efe3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_f32.c
@@ -0,0 +1,354 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_iir_lattice_f32.c
+ * Description:  Floating-point IIR Lattice filter processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @defgroup IIR_Lattice Infinite Impulse Response (IIR) Lattice Filters
+
+  This set of functions implements lattice filters
+  for Q15, Q31 and floating-point data types.  Lattice filters are used in a
+  variety of adaptive filter applications. The filter structure has feedforward and
+  feedback components and the net impulse response is infinite length.
+  The functions operate on blocks
+  of input and output data and each call to the function processes
+  <code>blockSize</code> samples through the filter.  <code>pSrc</code> and
+  <code>pDst</code> point to input and output arrays containing <code>blockSize</code> values.
+
+  @par           Algorithm
+                   \image html IIRLattice.gif "Infinite Impulse Response Lattice filter"
+  @par
+  <pre>
+      fN(n)   = x(n)
+      fm-1(n) = fm(n) - km * gm-1(n-1)   for m = N, N-1, ..., 1
+      gm(n)   = km * fm-1(n) + gm-1(n-1) for m = N, N-1, ..., 1
+      y(n)    = vN * gN(n) + vN-1 * gN-1(n) + ...+ v0 * g0(n)
+  </pre>
+  @par
+                   <code>pkCoeffs</code> points to array of reflection coefficients of size <code>numStages</code>.
+                   Reflection Coefficients are stored in time-reversed order.
+  @par
+  <pre>
+     {kN, kN-1, ..., k1}
+  </pre>
+  @par
+                  <code>pvCoeffs</code> points to the array of ladder coefficients of size <code>(numStages+1)</code>.
+                  Ladder coefficients are stored in time-reversed order.
+  <pre>
+      {vN, vN-1, ..., v0}
+  </pre>
+  @par
+                   <code>pState</code> points to a state array of size <code>numStages + blockSize</code>.
+                   The state variables shown in the figure above (the g values) are stored in the <code>pState</code> array.
+                   The state variables are updated after each block of data is processed; the coefficients are untouched.
+
+  @par           Instance Structure
+                   The coefficients and state variables for a filter are stored together in an instance data structure.
+                   A separate instance structure must be defined for each filter.
+                   Coefficient arrays may be shared among several instances while state variable arrays cannot be shared.
+                   There are separate instance structure declarations for each of the 3 supported data types.
+
+  @par           Initialization Functions
+                   There is also an associated initialization function for each data type.
+                   The initialization function performs the following operations:
+                   - Sets the values of the internal structure fields.
+                   - Zeros out the values in the state buffer.
+                   To do this manually without calling the init function, assign the follow subfields of the instance structure:
+                   numStages, pkCoeffs, pvCoeffs, pState. Also set all of the values in pState to zero.
+  @par
+                   Use of the initialization function is optional.
+                   However, if the initialization function is used, then the instance structure cannot be placed into a const data section.
+                   To place an instance structure into a const data section, the instance structure must be manually initialized.
+                   Set the values in the state buffer to zeros and then manually initialize the instance structure as follows:
+  <pre>
+      arm_iir_lattice_instance_f32 S = {numStages, pState, pkCoeffs, pvCoeffs};
+      arm_iir_lattice_instance_q31 S = {numStages, pState, pkCoeffs, pvCoeffs};
+      arm_iir_lattice_instance_q15 S = {numStages, pState, pkCoeffs, pvCoeffs};
+  </pre>
+  @par
+                   where <code>numStages</code> is the number of stages in the filter; <code>pState</code> points to the state buffer array;
+                   <code>pkCoeffs</code> points to array of the reflection coefficients; <code>pvCoeffs</code> points to the array of ladder coefficients.
+
+  @par           Fixed-Point Behavior
+                   Care must be taken when using the fixed-point versions of the IIR lattice filter functions.
+                   In particular, the overflow and saturation behavior of the accumulator used in each function must be considered.
+                   Refer to the function specific documentation below for usage guidelines.
+ */
+
+/**
+  @addtogroup IIR_Lattice
+  @{
+ */
+
+/**
+  @brief         Processing function for the floating-point IIR lattice filter.
+  @param[in]     S          points to an instance of the floating-point IIR lattice structure
+  @param[in]     pSrc       points to the block of input data
+  @param[out]    pDst       points to the block of output data
+  @param[in]     blockSize  number of samples to process
+  @return        none
+ */
+
+void arm_iir_lattice_f32(
+  const arm_iir_lattice_instance_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize)
+{       
+        float32_t *pState = S->pState;                   /* State pointer */
+        float32_t *pStateCur;                            /* State current pointer */
+        float32_t acc;                                   /* Accumlator */
+        float32_t fnext1, fnext2, gcurr1, gnext;         /* Temporary variables for lattice stages */
+        float32_t *px1, *px2, *pk, *pv;                  /* Temporary pointers for state and coef */
+        uint32_t numStages = S->numStages;               /* Number of stages */
+        uint32_t blkCnt, tapCnt;                         /* Temporary variables for counts */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        float32_t gcurr2;                                /* Temporary variables for lattice stages */
+        float32_t k1, k2;
+        float32_t v1, v2, v3, v4;
+#endif
+
+  /* initialise loop count */
+  blkCnt = blockSize;
+
+  /* Sample processing */
+  while (blkCnt > 0U)
+  {
+    /* Read Sample from input buffer */
+    /* fN(n) = x(n) */
+    fnext2 = *pSrc++;
+
+    /* Initialize Ladder coeff pointer */
+    pv = &S->pvCoeffs[0];
+
+    /* Initialize Reflection coeff pointer */
+    pk = &S->pkCoeffs[0];
+
+    /* Initialize state read pointer */
+    px1 = pState;
+
+    /* Initialize state write pointer */
+    px2 = pState;
+
+    /* Set accumulator to zero */
+    acc = 0.0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time. */
+    tapCnt = (numStages) >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Read gN-1(n-1) from state buffer */
+      gcurr1 = *px1;
+
+      /* read reflection coefficient kN */
+      k1 = *pk;
+
+      /* fN-1(n) = fN(n) - kN * gN-1(n-1) */
+      fnext1 = fnext2 - (k1 * gcurr1);
+
+      /* read ladder coefficient vN */
+      v1 = *pv;
+
+      /* read next reflection coefficient kN-1 */
+      k2 = *(pk + 1U);
+
+      /* Read gN-2(n-1) from state buffer */
+      gcurr2 = *(px1 + 1U);
+
+      /* read next ladder coefficient vN-1 */
+      v2 = *(pv + 1U);
+
+      /* fN-2(n) = fN-1(n) - kN-1 * gN-2(n-1) */
+      fnext2 = fnext1 - (k2 * gcurr2);
+
+      /* gN(n)   = kN * fN-1(n) + gN-1(n-1) */
+      gnext = gcurr1 + (k1 * fnext1);
+
+      /* read reflection coefficient kN-2 */
+      k1 = *(pk + 2U);
+
+      /* write gN(n) into state for next sample processing */
+      *px2++ = gnext;
+
+      /* Read gN-3(n-1) from state buffer */
+      gcurr1 = *(px1 + 2U);
+
+      /* y(n) += gN(n) * vN  */
+      acc += (gnext * v1);
+
+      /* fN-3(n) = fN-2(n) - kN-2 * gN-3(n-1) */
+      fnext1 = fnext2 - (k1 * gcurr1);
+
+      /* gN-1(n)   = kN-1 * fN-2(n) + gN-2(n-1) */
+      gnext = gcurr2 + (k2 * fnext2);
+
+      /* Read gN-4(n-1) from state buffer */
+      gcurr2 = *(px1 + 3U);
+
+      /* y(n) += gN-1(n) * vN-1  */
+      acc += (gnext * v2);
+
+      /* read reflection coefficient kN-3 */
+      k2 = *(pk + 3U);
+
+      /* write gN-1(n) into state for next sample processing */
+      *px2++ = gnext;
+
+      /* fN-4(n) = fN-3(n) - kN-3 * gN-4(n-1) */
+      fnext2 = fnext1 - (k2 * gcurr2);
+
+      /* gN-2(n) = kN-2 * fN-3(n) + gN-3(n-1) */
+      gnext = gcurr1 + (k1 * fnext1);
+
+      /* read ladder coefficient vN-2 */
+      v3 = *(pv + 2U);
+
+      /* y(n) += gN-2(n) * vN-2  */
+      acc += (gnext * v3);
+
+      /* write gN-2(n) into state for next sample processing */
+      *px2++ = gnext;
+
+      /* update pointer */
+      pk += 4U;
+
+      /* gN-3(n) = kN-3 * fN-4(n) + gN-4(n-1) */
+      gnext = (fnext2 * k2) + gcurr2;
+
+      /* read next ladder coefficient vN-3 */
+      v4 = *(pv + 3U);
+
+      /* y(n) += gN-4(n) * vN-4  */
+      acc += (gnext * v4);
+
+      /* write gN-3(n) into state for next sample processing */
+      *px2++ = gnext;
+
+      /* update pointers */
+      px1 += 4U;
+      pv += 4U;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numStages % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of samples */
+    tapCnt = numStages;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      gcurr1 = *px1++;
+      /* Process sample for last taps */
+      fnext1 = fnext2 - ((*pk) * gcurr1);
+      gnext = (fnext1 * (*pk++)) + gcurr1;
+      /* Output samples for last taps */
+      acc += (gnext * (*pv++));
+      *px2++ = gnext;
+      fnext2 = fnext1;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* y(n) += g0(n) * v0 */
+    acc += (fnext2 * (*pv));
+
+    *px2++ = fnext2;
+
+    /* write out into pDst */
+    *pDst++ = acc;
+
+    /* Advance the state pointer by 4 to process the next group of 4 samples */
+    pState = pState + 1U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete. Now copy last S->numStages samples to start of the buffer
+     for the preperation of next frame process */
+
+  /* Points to the start of the state buffer */
+  pStateCur = &S->pState[0];
+  pState = &S->pState[blockSize];
+
+  /* Copy data */
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 taps at a time. */
+  tapCnt = numStages >> 2U;
+
+  while (tapCnt > 0U)
+  {
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining taps */
+  tapCnt = numStages % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  tapCnt = numStages;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (tapCnt > 0U)
+  {
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+}
+
+/**
+  @} end of IIR_Lattice group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_init_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_init_f32.c
new file mode 100644
index 0000000..bd9f933
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_init_f32.c
@@ -0,0 +1,77 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_iir_lattice_init_f32.c
+ * Description:  Floating-point IIR lattice filter initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup IIR_Lattice
+  @{
+ */
+
+/**
+  @brief         Initialization function for the floating-point IIR lattice filter.
+  @param[in]     S          points to an instance of the floating-point IIR lattice structure
+  @param[in]     numStages  number of stages in the filter
+  @param[in]     pkCoeffs   points to reflection coefficient buffer.  The array is of length numStages
+  @param[in]     pvCoeffs   points to ladder coefficient buffer.  The array is of length numStages+1
+  @param[in]     pState     points to state buffer.  The array is of length numStages+blockSize
+  @param[in]     blockSize  number of samples to process
+  @return        none
+ */
+
+void arm_iir_lattice_init_f32(
+  arm_iir_lattice_instance_f32 * S,
+  uint16_t numStages,
+  float32_t * pkCoeffs,
+  float32_t * pvCoeffs,
+  float32_t * pState,
+  uint32_t blockSize)
+{
+  /* Assign filter taps */
+  S->numStages = numStages;
+
+  /* Assign reflection coefficient pointer */
+  S->pkCoeffs = pkCoeffs;
+
+  /* Assign ladder coefficient pointer */
+  S->pvCoeffs = pvCoeffs;
+
+  /* Clear state buffer and size is always blockSize + numStages */
+  memset(pState, 0, (numStages + blockSize) * sizeof(float32_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+}
+
+/**
+  @} end of IIR_Lattice group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_init_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_init_q15.c
new file mode 100644
index 0000000..01abf48
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_init_q15.c
@@ -0,0 +1,77 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_iir_lattice_init_q15.c
+ * Description:  Q15 IIR lattice filter initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup IIR_Lattice
+  @{
+ */
+
+/**
+  @brief     Initialization function for the Q15 IIR lattice filter.
+  @param[in] S          points to an instance of the Q15 IIR lattice structure
+  @param[in] numStages  number of stages in the filter
+  @param[in] pkCoeffs   points to reflection coefficient buffer.  The array is of length numStages
+  @param[in] pvCoeffs   points to ladder coefficient buffer.  The array is of length numStages+1
+  @param[in] pState     points to state buffer.  The array is of length numStages+blockSize
+  @param[in] blockSize  number of samples to process
+  @return        none
+ */
+
+void arm_iir_lattice_init_q15(
+  arm_iir_lattice_instance_q15 * S,
+  uint16_t numStages,
+  q15_t * pkCoeffs,
+  q15_t * pvCoeffs,
+  q15_t * pState,
+  uint32_t blockSize)
+{
+  /* Assign filter taps */
+  S->numStages = numStages;
+
+  /* Assign reflection coefficient pointer */
+  S->pkCoeffs = pkCoeffs;
+
+  /* Assign ladder coefficient pointer */
+  S->pvCoeffs = pvCoeffs;
+
+  /* Clear state buffer and size is always blockSize + numStages */
+  memset(pState, 0, (numStages + blockSize) * sizeof(q15_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+}
+
+/**
+  @} end of IIR_Lattice group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_init_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_init_q31.c
new file mode 100644
index 0000000..b472f6c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_init_q31.c
@@ -0,0 +1,77 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_iir_lattice_init_q31.c
+ * Description:  Initialization function for the Q31 IIR lattice filter
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup IIR_Lattice
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q31 IIR lattice filter.
+  @param[in]     S          points to an instance of the Q31 IIR lattice structure
+  @param[in]     numStages  number of stages in the filter
+  @param[in]     pkCoeffs   points to reflection coefficient buffer.  The array is of length numStages
+  @param[in]     pvCoeffs   points to ladder coefficient buffer.  The array is of length numStages+1
+  @param[in]     pState     points to state buffer.  The array is of length numStages+blockSize
+  @param[in]     blockSize  number of samples to process
+  @return        none
+ */
+
+void arm_iir_lattice_init_q31(
+  arm_iir_lattice_instance_q31 * S,
+  uint16_t numStages,
+  q31_t * pkCoeffs,
+  q31_t * pvCoeffs,
+  q31_t * pState,
+  uint32_t blockSize)
+{
+  /* Assign filter taps */
+  S->numStages = numStages;
+
+  /* Assign reflection coefficient pointer */
+  S->pkCoeffs = pkCoeffs;
+
+  /* Assign ladder coefficient pointer */
+  S->pvCoeffs = pvCoeffs;
+
+  /* Clear state buffer and size is always blockSize + numStages */
+  memset(pState, 0, (numStages + blockSize) * sizeof(q31_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+}
+
+/**
+  @} end of IIR_Lattice group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c
new file mode 100644
index 0000000..9dbea81
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_q15.c
@@ -0,0 +1,396 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_iir_lattice_q15.c
+ * Description:  Q15 IIR Lattice filter processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup IIR_Lattice
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q15 IIR lattice filter.
+  @param[in]     S          points to an instance of the Q15 IIR lattice structure
+  @param[in]     pSrc       points to the block of input data
+  @param[out]    pDst       points to the block of output data
+  @param[in]     blockSize  number of samples to process
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using an internal 64-bit accumulator.
+                   Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result.
+                   The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format.
+                   There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved.
+                   After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits.
+                   Lastly, the accumulator is saturated to yield a result in 1.15 format.
+ */
+
+void arm_iir_lattice_q15(
+  const arm_iir_lattice_instance_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+        q15_t *pState = S->pState;                     /* State pointer */
+        q15_t *pStateCur;                              /* State current pointer */
+        q31_t fcurr, fnext = 0, gcurr = 0, gnext;      /* Temporary variables for lattice stages */
+        q63_t acc;                                     /* Accumlator */
+        q15_t *px1, *px2, *pk, *pv;                    /* Temporary pointers for state and coef */
+        uint32_t numStages = S->numStages;             /* Number of stages */
+        uint32_t blkCnt, tapCnt;                       /* Temporary variables for counts */
+        q15_t out;                                     /* Temporary variable for output */
+
+#if defined (ARM_MATH_DSP) && defined (ARM_MATH_LOOPUNROLL)
+        q15_t gnext1, gnext2;                          /* Temporary variables for lattice stages */
+        q31_t v;                                       /* Temporary variable for ladder coefficient */
+#endif
+
+  /* initialise loop count */
+  blkCnt = blockSize;
+
+#if defined (ARM_MATH_DSP)
+
+  /* Sample processing */
+  while (blkCnt > 0U)
+  {
+    /* Read Sample from input buffer */
+    /* fN(n) = x(n) */
+    fcurr = *pSrc++;
+
+    /* Initialize Ladder coeff pointer */
+    pv = &S->pvCoeffs[0];
+
+    /* Initialize Reflection coeff pointer */
+    pk = &S->pkCoeffs[0];
+
+    /* Initialize state read pointer */
+    px1 = pState;
+
+    /* Initialize state write pointer */
+    px2 = pState;
+
+    /* Set accumulator to zero */
+    acc = 0;
+
+    /* Process sample for first tap */
+    gcurr = *px1++;
+    /* fN-1(n) = fN(n) - kN * gN-1(n-1) */
+    fnext = fcurr - (((q31_t) gcurr * (*pk)) >> 15);
+    fnext = __SSAT(fnext, 16);
+
+    /* gN(n) = kN * fN-1(n) + gN-1(n-1) */
+    gnext = (((q31_t) fnext * (*pk++)) >> 15) + gcurr;
+    gnext = __SSAT(gnext, 16);
+
+    /* write gN(n) into state for next sample processing */
+    *px2++ = (q15_t) gnext;
+
+    /* y(n) += gN(n) * vN */
+    acc += (q31_t) ((gnext * (*pv++)));
+
+    /* Update f values for next coefficient processing */
+    fcurr = fnext;
+
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time. */
+    tapCnt = (numStages - 1U) >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Process sample for 2nd, 6th ...taps */
+      /* Read gN-2(n-1) from state buffer */
+      gcurr = *px1++;
+      /* fN-2(n) = fN-1(n) - kN-1 * gN-2(n-1) */
+      fnext = fcurr - (((q31_t) gcurr * (*pk)) >> 15);
+      fnext = __SSAT(fnext, 16);
+      /* gN-1(n) = kN-1 * fN-2(n) + gN-2(n-1) */
+      gnext = (((q31_t) fnext * (*pk++)) >> 15) + gcurr;
+      gnext1 = (q15_t) __SSAT(gnext, 16);
+      /* write gN-1(n) into state for next sample processing */
+      *px2++ = (q15_t) gnext1;
+
+      /* Process sample for 3nd, 7th ...taps */
+      /* Read gN-3(n-1) from state buffer */
+      gcurr = *px1++;
+      /* Process sample for 3rd, 7th .. taps */
+      /* fN-3(n) = fN-2(n) - kN-2 * gN-3(n-1) */
+      fcurr = fnext - (((q31_t) gcurr * (*pk)) >> 15);
+      fcurr = __SSAT(fcurr, 16);
+      /* gN-2(n) = kN-2 * fN-3(n) + gN-3(n-1) */
+      gnext = (((q31_t) fcurr * (*pk++)) >> 15) + gcurr;
+      gnext2 = (q15_t) __SSAT(gnext, 16);
+      /* write gN-2(n) into state */
+      *px2++ = (q15_t) gnext2;
+
+      /* Read vN-1 and vN-2 at a time */
+      v = read_q15x2_ia (&pv);
+
+      /* Pack gN-1(n) and gN-2(n) */
+
+#ifndef  ARM_MATH_BIG_ENDIAN
+      gnext = __PKHBT(gnext1, gnext2, 16);
+#else
+      gnext = __PKHBT(gnext2, gnext1, 16);
+#endif /* #ifndef  ARM_MATH_BIG_ENDIAN */
+
+      /* y(n) += gN-1(n) * vN-1  */
+      /* process for gN-5(n) * vN-5, gN-9(n) * vN-9 ... */
+      /* y(n) += gN-2(n) * vN-2  */
+      /* process for gN-6(n) * vN-6, gN-10(n) * vN-10 ... */
+      acc = __SMLALD(gnext, v, acc);
+
+      /* Process sample for 4th, 8th ...taps */
+      /* Read gN-4(n-1) from state buffer */
+      gcurr = *px1++;
+      /* Process sample for 4th, 8th .. taps */
+      /* fN-4(n) = fN-3(n) - kN-3 * gN-4(n-1) */
+      fnext = fcurr - (((q31_t) gcurr * (*pk)) >> 15);
+      fnext = __SSAT(fnext, 16);
+      /* gN-3(n) = kN-3 * fN-1(n) + gN-1(n-1) */
+      gnext = (((q31_t) fnext * (*pk++)) >> 15) + gcurr;
+      gnext1 = (q15_t) __SSAT(gnext, 16);
+      /* write  gN-3(n) for the next sample process */
+      *px2++ = (q15_t) gnext1;
+
+      /* Process sample for 5th, 9th ...taps */
+      /* Read gN-5(n-1) from state buffer */
+      gcurr = *px1++;
+      /* Process sample for 5th, 9th .. taps */
+      /* fN-5(n) = fN-4(n) - kN-4 * gN-5(n-1) */
+      fcurr = fnext - (((q31_t) gcurr * (*pk)) >> 15);
+      fcurr = __SSAT(fcurr, 16);
+      /* gN-4(n) = kN-4 * fN-5(n) + gN-5(n-1) */
+      gnext = (((q31_t) fcurr * (*pk++)) >> 15) + gcurr;
+      gnext2 = (q15_t) __SSAT(gnext, 16);
+      /* write      gN-4(n) for the next sample process */
+      *px2++ = (q15_t) gnext2;
+
+      /* Read vN-3 and vN-4 at a time */
+      v = read_q15x2_ia (&pv);
+
+      /* Pack gN-3(n) and gN-4(n) */
+#ifndef ARM_MATH_BIG_ENDIAN
+      gnext = __PKHBT(gnext1, gnext2, 16);
+#else
+      gnext = __PKHBT(gnext2, gnext1, 16);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+      /* y(n) += gN-4(n) * vN-4  */
+      /* process for gN-8(n) * vN-8, gN-12(n) * vN-12 ... */
+      /* y(n) += gN-3(n) * vN-3  */
+      /* process for gN-7(n) * vN-7, gN-11(n) * vN-11 ... */
+      acc = __SMLALD(gnext, v, acc);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    fnext = fcurr;
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = (numStages - 1U) % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    tapCnt = (numStages - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      gcurr = *px1++;
+      /* Process sample for last taps */
+      fnext = fcurr - (((q31_t) gcurr * (*pk)) >> 15);
+      fnext = __SSAT(fnext, 16);
+      gnext = (((q31_t) fnext * (*pk++)) >> 15) + gcurr;
+      gnext = __SSAT(gnext, 16);
+
+      /* Output samples for last taps */
+      acc += (q31_t) (((q31_t) gnext * (*pv++)));
+      *px2++ = (q15_t) gnext;
+      fcurr = fnext;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* y(n) += g0(n) * v0 */
+    acc += (q31_t) (((q31_t) fnext * (*pv++)));
+
+    out = (q15_t) __SSAT(acc >> 15, 16);
+    *px2++ = (q15_t) fnext;
+
+    /* write out into pDst */
+    *pDst++ = out;
+
+    /* Advance the state pointer by 4 to process the next group of 4 samples */
+    pState = pState + 1U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete. Now copy last S->numStages samples to start of the buffer
+     for the preperation of next frame process */
+
+  /* Points to the start of the state buffer */
+  pStateCur = &S->pState[0];
+  pState = &S->pState[blockSize];
+
+  /* copy data */
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 taps at a time. */
+  tapCnt = numStages >> 2U;
+
+  while (tapCnt > 0U)
+  {
+    write_q15x2_ia (&pStateCur, read_q15x2_ia (&pState));
+    write_q15x2_ia (&pStateCur, read_q15x2_ia (&pState));
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining taps */
+  tapCnt = numStages % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  tapCnt = (numStages - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (tapCnt > 0U)
+  {
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+#else /* #if defined (ARM_MATH_DSP) */
+
+  /* Sample processing */
+  while (blkCnt > 0U)
+  {
+    /* Read Sample from input buffer */
+    /* fN(n) = x(n) */
+    fcurr = *pSrc++;
+
+    /* Initialize Ladder coeff pointer */
+    pv = &S->pvCoeffs[0];
+
+    /* Initialize Reflection coeff pointer */
+    pk = &S->pkCoeffs[0];
+
+    /* Initialize state read pointer */
+    px1 = pState;
+
+    /* Initialize state write pointer */
+    px2 = pState;
+
+    /* Set accumulator to zero */
+    acc = 0;
+
+    tapCnt = numStages;
+
+    while (tapCnt > 0U)
+    {
+      gcurr = *px1++;
+      /* Process sample */
+      /* fN-1(n) = fN(n) - kN * gN-1(n-1) */
+      fnext = fcurr - ((gcurr * (*pk)) >> 15);
+      fnext = __SSAT(fnext, 16);
+
+      /* gN(n) = kN * fN-1(n) + gN-1(n-1) */
+      gnext = ((fnext * (*pk++)) >> 15) + gcurr;
+      gnext = __SSAT(gnext, 16);
+
+      /* Output samples */
+      /* y(n) += gN(n) * vN */
+      acc += (q31_t) ((gnext * (*pv++)));
+
+      /* write gN(n) into state for next sample processing */
+      *px2++ = (q15_t) gnext;
+
+      /* Update f values for next coefficient processing */
+      fcurr = fnext;
+
+      tapCnt--;
+    }
+
+    /* y(n) += g0(n) * v0 */
+    acc += (q31_t) ((fnext * (*pv++)));
+
+    out = (q15_t) __SSAT(acc >> 15, 16);
+    *px2++ = (q15_t) fnext;
+
+    /* write out into pDst */
+    *pDst++ = out;
+
+    /* Advance the state pointer by 1 to process the next group of samples */
+    pState = pState + 1U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete. Now copy last S->numStages samples to start of the buffer
+     for the preperation of next frame process */
+
+  /* Points to the start of the state buffer */
+  pStateCur = &S->pState[0];
+  pState = &S->pState[blockSize];
+
+  tapCnt = numStages;
+
+  /* Copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+}
+
+/**
+  @} end of IIR_Lattice group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c
new file mode 100644
index 0000000..c4b9a76
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_iir_lattice_q31.c
@@ -0,0 +1,356 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_iir_lattice_q31.c
+ * Description:  Q31 IIR Lattice filter processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup IIR_Lattice
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q31 IIR lattice filter.
+  @param[in]     S          points to an instance of the Q31 IIR lattice structure
+  @param[in]     pSrc       points to the block of input data
+  @param[out]    pDst       points to the block of output data
+  @param[in]     blockSize  number of samples to process
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using an internal 64-bit accumulator.
+                   The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit.
+                   Thus, if the accumulator result overflows it wraps around rather than clip.
+                   In order to avoid overflows completely the input signal must be scaled down by 2*log2(numStages) bits.
+                   After all multiply-accumulates are performed, the 2.62 accumulator is saturated to 1.32 format and then truncated to 1.31 format.
+ */
+
+void arm_iir_lattice_q31(
+  const arm_iir_lattice_instance_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize)
+{       
+        q31_t *pState = S->pState;                       /* State pointer */
+        q31_t *pStateCur;                                /* State current pointer */
+        q31_t fcurr, fnext = 0, gcurr = 0, gnext;        /* Temporary variables for lattice stages */
+        q63_t acc;                                       /* Accumlator */
+        q31_t *px1, *px2, *pk, *pv;                      /* Temporary pointers for state and coef */
+        uint32_t numStages = S->numStages;               /* Number of stages */
+        uint32_t blkCnt, tapCnt;                         /* Temporary variables for counts */
+
+
+  /* initialise loop count */
+  blkCnt = blockSize;
+
+#if defined (ARM_MATH_DSP)
+
+  /* Sample processing */
+  while (blkCnt > 0U)
+  {
+    /* Read Sample from input buffer */
+    /* fN(n) = x(n) */
+    fcurr = *pSrc++;
+
+    /* Initialize Ladder coeff pointer */
+    pv = &S->pvCoeffs[0];
+
+    /* Initialize Reflection coeff pointer */
+    pk = &S->pkCoeffs[0];
+
+    /* Initialize state read pointer */
+    px1 = pState;
+
+    /* Initialize state write pointer */
+    px2 = pState;
+
+    /* Set accumulator to zero */
+    acc = 0;
+
+    /* Process sample for first tap */
+    gcurr = *px1++;
+    /* fN-1(n) = fN(n) - kN * gN-1(n-1) */
+    fnext = __QSUB(fcurr, (q31_t) (((q63_t) gcurr * (*pk  )) >> 31));
+
+    /* gN(n) = kN * fN-1(n) + gN-1(n-1) */
+    gnext = __QADD(gcurr, (q31_t) (((q63_t) fnext * (*pk++)) >> 31));
+
+    /* write gN-1(n-1) into state for next sample processing */
+    *px2++ = gnext;
+
+    /* y(n) += gN(n) * vN */
+    acc += ((q63_t) gnext * *pv++);
+
+    /* Update f values for next coefficient processing */
+    fcurr = fnext;
+
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time. */
+    tapCnt = (numStages - 1U) >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Process sample for 2nd, 6th ...taps */
+      /* Read gN-2(n-1) from state buffer */
+      gcurr = *px1++;
+      /* fN-2(n) = fN-1(n) - kN-1 * gN-2(n-1) */
+      fnext = __QSUB(fcurr, (q31_t) (((q63_t) gcurr * (*pk  )) >> 31));
+      /* gN-1(n) = kN-1 * fN-2(n) + gN-2(n-1) */
+      gnext = __QADD(gcurr, (q31_t) (((q63_t) fnext * (*pk++)) >> 31));
+      /* y(n) += gN-1(n) * vN-1  */
+      /* process for gN-5(n) * vN-5, gN-9(n) * vN-9 ... */
+      acc += ((q63_t) gnext * *pv++);
+      /* write gN-1(n) into state for next sample processing */
+      *px2++ = gnext;
+
+      /* Process sample for 3nd, 7th ...taps */
+      /* Read gN-3(n-1) from state buffer */
+      gcurr = *px1++;
+      /* Process sample for 3rd, 7th .. taps */
+      /* fN-3(n) = fN-2(n) - kN-2 * gN-3(n-1) */
+      fcurr = __QSUB(fnext, (q31_t) (((q63_t) gcurr * (*pk  )) >> 31));
+      /* gN-2(n) = kN-2 * fN-3(n) + gN-3(n-1) */
+      gnext = __QADD(gcurr, (q31_t) (((q63_t) fcurr * (*pk++)) >> 31));
+      /* y(n) += gN-2(n) * vN-2  */
+      /* process for gN-6(n) * vN-6, gN-10(n) * vN-10 ... */
+      acc += ((q63_t) gnext * *pv++);
+      /* write gN-2(n) into state for next sample processing */
+      *px2++ = gnext;
+
+      /* Process sample for 4th, 8th ...taps */
+      /* Read gN-4(n-1) from state buffer */
+      gcurr = *px1++;
+      /* Process sample for 4th, 8th .. taps */
+      /* fN-4(n) = fN-3(n) - kN-3 * gN-4(n-1) */
+      fnext = __QSUB(fcurr, (q31_t) (((q63_t) gcurr * (*pk  )) >> 31));
+      /* gN-3(n) = kN-3 * fN-4(n) + gN-4(n-1) */
+      gnext = __QADD(gcurr, (q31_t) (((q63_t) fnext * (*pk++)) >> 31));
+      /* y(n) += gN-3(n) * vN-3  */
+      /* process for gN-7(n) * vN-7, gN-11(n) * vN-11 ... */
+      acc += ((q63_t) gnext * *pv++);
+      /* write gN-3(n) into state for next sample processing */
+      *px2++ = gnext;
+
+      /* Process sample for 5th, 9th ...taps */
+      /* Read gN-5(n-1) from state buffer */
+      gcurr = *px1++;
+      /* Process sample for 5th, 9th .. taps */
+      /* fN-5(n) = fN-4(n) - kN-4 * gN-1(n-1) */
+      fcurr = __QSUB(fnext, (q31_t) (((q63_t) gcurr * (*pk  )) >> 31));
+      /* gN-4(n) = kN-4 * fN-5(n) + gN-5(n-1) */
+      gnext = __QADD(gcurr, (q31_t) (((q63_t) fcurr * (*pk++)) >> 31));
+      /* y(n) += gN-4(n) * vN-4  */
+      /* process for gN-8(n) * vN-8, gN-12(n) * vN-12 ... */
+      acc += ((q63_t) gnext * *pv++);
+
+      /* write gN-4(n) into state for next sample processing */
+      *px2++ = gnext;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    fnext = fcurr;
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = (numStages - 1U) % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    tapCnt = (numStages - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      gcurr = *px1++;
+      /* Process sample for last taps */
+      fnext = __QSUB(fcurr, (q31_t) (((q63_t) gcurr * (*pk  )) >> 31));
+      gnext = __QADD(gcurr, (q31_t) (((q63_t) fnext * (*pk++)) >> 31));
+
+      /* Output samples for last taps */
+      acc += ((q63_t) gnext * *pv++);
+      *px2++ = gnext;
+      fcurr = fnext;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* y(n) += g0(n) * v0 */
+    acc += ((q63_t) fnext * *pv++);
+
+    *px2++ = fnext;
+
+    /* write out into pDst */
+    *pDst++ = (q31_t) (acc >> 31U);
+
+    /* Advance the state pointer by 4 to process the next group of 4 samples */
+    pState = pState + 1U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete. Now copy last S->numStages samples to start of the buffer
+     for the preperation of next frame process */
+
+  /* Points to the start of the state buffer */
+  pStateCur = &S->pState[0];
+  pState = &S->pState[blockSize];
+
+  /* Copy data */
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 taps at a time. */
+  tapCnt = numStages >> 2U;
+
+  while (tapCnt > 0U)
+  {
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining taps */
+  tapCnt = numStages % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  tapCnt = (numStages - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (tapCnt > 0U)
+  {
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+#else /* #if defined (ARM_MATH_DSP) */
+
+  /* Sample processing */
+  while (blkCnt > 0U)
+  {
+    /* Read Sample from input buffer */
+    /* fN(n) = x(n) */
+    fcurr = *pSrc++;
+
+    /* Initialize Ladder coeff pointer */
+    pv = &S->pvCoeffs[0];
+
+    /* Initialize Reflection coeff pointer */
+    pk = &S->pkCoeffs[0];
+
+    /* Initialize state read pointer */
+    px1 = pState;
+
+    /* Initialize state write pointer */
+    px2 = pState;
+
+    /* Set accumulator to zero */
+    acc = 0;
+
+    tapCnt = numStages;
+
+    while (tapCnt > 0U)
+    {
+      gcurr = *px1++;
+      /* Process sample */
+      /* fN-1(n) = fN(n) - kN * gN-1(n-1) */
+      fnext = clip_q63_to_q31(((q63_t) fcurr - ((q31_t) (((q63_t) gcurr * (*pk  )) >> 31))));
+
+      /* gN(n) = kN * fN-1(n) + gN-1(n-1) */
+      gnext = clip_q63_to_q31(((q63_t) gcurr + ((q31_t) (((q63_t) fnext * (*pk++)) >> 31))));
+
+      /* Output samples */
+      /* y(n) += gN(n) * vN */
+      acc += ((q63_t) gnext * *pv++);
+
+      /* write gN-1(n-1) into state for next sample processing */
+      *px2++ = gnext;
+
+      /* Update f values for next coefficient processing */
+      fcurr = fnext;
+
+      tapCnt--;
+    }
+
+    /* y(n) += g0(n) * v0 */
+    acc += ((q63_t) fnext * *pv++);
+
+    *px2++ = fnext;
+
+    /* write out into pDst */
+    *pDst++ = (q31_t) (acc >> 31U);
+
+    /* Advance the state pointer by 1 to process the next group of samples */
+    pState = pState + 1U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete. Now copy last S->numStages samples to start of the buffer
+     for the preperation of next frame process */
+
+  /* Points to the start of the state buffer */
+  pStateCur = &S->pState[0];
+  pState = &S->pState[blockSize];
+
+  tapCnt = numStages;
+
+  /* Copy data */
+  while (tapCnt > 0U)
+  {
+    *pStateCur++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+}
+
+/**
+  @} end of IIR_Lattice group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_f32.c
new file mode 100644
index 0000000..4fc6e7e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_f32.c
@@ -0,0 +1,533 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_lms_f32.c
+ * Description:  Processing function for the floating-point LMS filter
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @defgroup LMS Least Mean Square (LMS) Filters
+
+  LMS filters are a class of adaptive filters that are able to "learn" an unknown transfer functions.
+  LMS filters use a gradient descent method in which the filter coefficients are updated based on the instantaneous error signal.
+  Adaptive filters are often used in communication systems, equalizers, and noise removal.
+  The CMSIS DSP Library contains LMS filter functions that operate on Q15, Q31, and floating-point data types.
+  The library also contains normalized LMS filters in which the filter coefficient adaptation is indepedent of the level of the input signal.
+
+  An LMS filter consists of two components as shown below.
+  The first component is a standard transversal or FIR filter.
+  The second component is a coefficient update mechanism.
+  The LMS filter has two input signals.
+  The "input" feeds the FIR filter while the "reference input" corresponds to the desired output of the FIR filter.
+  That is, the FIR filter coefficients are updated so that the output of the FIR filter matches the reference input.
+  The filter coefficient update mechanism is based on the difference between the FIR filter output and the reference input.
+  This "error signal" tends towards zero as the filter adapts.
+  The LMS processing functions accept the input and reference input signals and generate the filter output and error signal.
+  \image html LMS.gif "Internal structure of the Least Mean Square filter"
+
+  The functions operate on blocks of data and each call to the function processes
+  <code>blockSize</code> samples through the filter.
+  <code>pSrc</code> points to input signal, <code>pRef</code> points to reference signal,
+  <code>pOut</code> points to output signal and <code>pErr</code> points to error signal.
+  All arrays contain <code>blockSize</code> values.
+
+  The functions operate on a block-by-block basis.
+  Internally, the filter coefficients <code>b[n]</code> are updated on a sample-by-sample basis.
+  The convergence of the LMS filter is slower compared to the normalized LMS algorithm.
+
+  @par           Algorithm
+                   The output signal <code>y[n]</code> is computed by a standard FIR filter:
+  <pre>
+      y[n] = b[0] * x[n] + b[1] * x[n-1] + b[2] * x[n-2] + ...+ b[numTaps-1] * x[n-numTaps+1]
+  </pre>
+
+  @par
+                   The error signal equals the difference between the reference signal <code>d[n]</code> and the filter output:
+  <pre>
+      e[n] = d[n] - y[n].
+  </pre>
+
+  @par
+                   After each sample of the error signal is computed, the filter coefficients <code>b[k]</code> are updated on a sample-by-sample basis:
+  <pre>
+      b[k] = b[k] + e[n] * mu * x[n-k],  for k=0, 1, ..., numTaps-1
+  </pre>
+                   where <code>mu</code> is the step size and controls the rate of coefficient convergence.
+  @par
+                   In the APIs, <code>pCoeffs</code> points to a coefficient array of size <code>numTaps</code>.
+                   Coefficients are stored in time reversed order.
+  @par
+  <pre>
+     {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+  </pre>
+  @par
+                   <code>pState</code> points to a state array of size <code>numTaps + blockSize - 1</code>.
+                   Samples in the state buffer are stored in the order:
+  @par
+  <pre>
+     {x[n-numTaps+1], x[n-numTaps], x[n-numTaps-1], x[n-numTaps-2]....x[0], x[1], ..., x[blockSize-1]}
+  </pre>
+  @par
+                   Note that the length of the state buffer exceeds the length of the coefficient array by <code>blockSize-1</code> samples.
+                   The increased state buffer length allows circular addressing, which is traditionally used in FIR filters,
+                   to be avoided and yields a significant speed improvement.
+                   The state variables are updated after each block of data is processed.
+  @par           Instance Structure
+                   The coefficients and state variables for a filter are stored together in an instance data structure.
+                   A separate instance structure must be defined for each filter and
+                   coefficient and state arrays cannot be shared among instances.
+                   There are separate instance structure declarations for each of the 3 supported data types.
+
+  @par           Initialization Functions
+                   There is also an associated initialization function for each data type.
+                   The initialization function performs the following operations:
+                   - Sets the values of the internal structure fields.
+                   - Zeros out the values in the state buffer.
+                   To do this manually without calling the init function, assign the follow subfields of the instance structure:
+                   numTaps, pCoeffs, mu, postShift (not for f32), pState. Also set all of the values in pState to zero.
+
+  @par
+                 Use of the initialization function is optional.
+                 However, if the initialization function is used, then the instance structure cannot be placed into a const data section.
+                 To place an instance structure into a const data section, the instance structure must be manually initialized.
+                 Set the values in the state buffer to zeros before static initialization.
+                 The code below statically initializes each of the 3 different data type filter instance structures
+  <pre>
+     arm_lms_instance_f32 S = {numTaps, pState, pCoeffs, mu};
+     arm_lms_instance_q31 S = {numTaps, pState, pCoeffs, mu, postShift};
+     arm_lms_instance_q15 S = {numTaps, pState, pCoeffs, mu, postShift};
+  </pre>
+                 where <code>numTaps</code> is the number of filter coefficients in the filter; <code>pState</code> is the address of the state buffer;
+                 <code>pCoeffs</code> is the address of the coefficient buffer; <code>mu</code> is the step size parameter; and <code>postShift</code> is the shift applied to coefficients.
+
+  @par           Fixed-Point Behavior
+                   Care must be taken when using the Q15 and Q31 versions of the LMS filter.
+                   The following issues must be considered:
+                   - Scaling of coefficients
+                   - Overflow and saturation
+
+  @par           Scaling of Coefficients
+                   Filter coefficients are represented as fractional values and
+                   coefficients are restricted to lie in the range <code>[-1 +1)</code>.
+                   The fixed-point functions have an additional scaling parameter <code>postShift</code>.
+                   At the output of the filter's accumulator is a shift register which shifts the result by <code>postShift</code> bits.
+                   This essentially scales the filter coefficients by <code>2^postShift</code> and
+                   allows the filter coefficients to exceed the range <code>[+1 -1)</code>.
+                   The value of <code>postShift</code> is set by the user based on the expected gain through the system being modeled.
+
+  @par           Overflow and Saturation
+                   Overflow and saturation behavior of the fixed-point Q15 and Q31 versions are
+                   described separately as part of the function specific documentation below.
+ */
+
+/**
+  @addtogroup LMS
+  @{
+ */
+
+/**
+  @brief         Processing function for floating-point LMS filter.
+  @param[in]     S          points to an instance of the floating-point LMS filter structure
+  @param[in]     pSrc       points to the block of input data
+  @param[in]     pRef       points to the block of reference data
+  @param[out]    pOut       points to the block of output data
+  @param[out]    pErr       points to the block of error data
+  @param[in]     blockSize  number of samples to process
+  @return        none
+ */
+#if defined(ARM_MATH_NEON)
+void arm_lms_f32(
+  const arm_lms_instance_f32 * S,
+  const float32_t * pSrc,
+  float32_t * pRef,
+  float32_t * pOut,
+  float32_t * pErr,
+  uint32_t blockSize)
+{
+  float32_t *pState = S->pState;                 /* State pointer */
+  float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+  float32_t *pStateCurnt;                        /* Points to the current sample of the state */
+  float32_t *px, *pb;                            /* Temporary pointers for state and coefficient buffers */
+  float32_t mu = S->mu;                          /* Adaptive factor */
+  uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+  uint32_t tapCnt, blkCnt;                       /* Loop counters */
+  float32_t sum, e, d;                           /* accumulator, error, reference data sample */
+  float32_t w = 0.0f;                            /* weight factor */
+
+  float32x4_t tempV, sumV, xV, bV;
+  float32x2_t tempV2;
+
+  e = 0.0f;
+  d = 0.0f;
+
+  /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+  blkCnt = blockSize;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy the new input sample into the state buffer */
+    *pStateCurnt++ = *pSrc++;
+
+    /* Initialize pState pointer */
+    px = pState;
+
+    /* Initialize coeff pointer */
+    pb = (pCoeffs);
+
+    /* Set the accumulator to zero */
+    sum = 0.0f;
+    sumV = vdupq_n_f32(0.0);
+
+    /* Process 4 taps at a time. */
+    tapCnt = numTaps >> 2;
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      xV = vld1q_f32(px);
+      bV = vld1q_f32(pb);
+      sumV = vmlaq_f32(sumV, xV, bV);
+
+      px += 4; 
+      pb += 4;
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+    tempV2 = vpadd_f32(vget_low_f32(sumV),vget_high_f32(sumV));
+    sum = tempV2[0] + tempV2[1];
+
+
+    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
+    tapCnt = numTaps % 0x4U;
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      sum += (*px++) * (*pb++);
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* The result in the accumulator, store in the destination buffer. */
+    *pOut++ = sum;
+
+    /* Compute and store error */
+    d = (float32_t) (*pRef++);
+    e = d - sum;
+    *pErr++ = e;
+
+    /* Calculation of Weighting factor for the updating filter coefficients */
+    w = e * mu;
+
+    /* Initialize pState pointer */
+    px = pState;
+
+    /* Initialize coeff pointer */
+    pb = (pCoeffs);
+
+    /* Process 4 taps at a time. */
+    tapCnt = numTaps >> 2;
+
+    /* Update filter coefficients */
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      xV = vld1q_f32(px);
+      bV = vld1q_f32(pb);
+      px += 4;
+      bV = vmlaq_n_f32(bV,xV,w);
+
+      vst1q_f32(pb,bV); 
+      pb += 4;
+
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
+    tapCnt = numTaps % 0x4U;
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      *pb = *pb + (w * (*px++));
+      pb++;
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* Advance state pointer by 1 for the next sample */
+    pState = pState + 1;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+
+  /* Processing is complete. Now copy the last numTaps - 1 samples to the
+     satrt of the state buffer. This prepares the state buffer for the
+     next function call. */
+
+  /* Points to the start of the pState buffer */
+  pStateCurnt = S->pState;
+
+  /* Process 4 taps at a time for (numTaps - 1U) samples copy */
+  tapCnt = (numTaps - 1U) >> 2U;
+
+  /* copy data */
+  while (tapCnt > 0U)
+  {
+    tempV = vld1q_f32(pState);
+    vst1q_f32(pStateCurnt,tempV); 
+    pState += 4;
+    pStateCurnt += 4;
+
+    /* Decrement the loop counter */
+    tapCnt--;
+  }
+
+  /* Calculate remaining number of copies */
+  tapCnt = (numTaps - 1U) % 0x4U;
+
+  /* Copy the remaining q31_t data */
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement the loop counter */
+    tapCnt--;
+  }
+
+
+}
+#else
+void arm_lms_f32(
+  const arm_lms_instance_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pRef,
+        float32_t * pOut,
+        float32_t * pErr,
+        uint32_t blockSize)
+{       
+        float32_t *pState = S->pState;                 /* State pointer */
+        float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+        float32_t *pStateCurnt;                        /* Points to the current sample of the state */
+        float32_t *px, *pb;                            /* Temporary pointers for state and coefficient buffers */
+        float32_t mu = S->mu;                          /* Adaptive factor */
+        float32_t acc, e;                              /* Accumulator, error */
+        float32_t w;                                   /* Weight factor */
+        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+        uint32_t tapCnt, blkCnt;                       /* Loop counters */
+
+  /* Initializations of error,  difference, Coefficient update */
+  e = 0.0f;
+  w = 0.0f;
+
+  /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+  /* initialise loop count */
+  blkCnt = blockSize;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy the new input sample into the state buffer */
+    *pStateCurnt++ = *pSrc++;
+
+    /* Initialize pState pointer */
+    px = pState;
+
+    /* Initialize coefficient pointer */
+    pb = pCoeffs;
+
+    /* Set the accumulator to zero */
+    acc = 0.0f;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time. */
+    tapCnt = numTaps >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      acc += (*px++) * (*pb++);
+
+      acc += (*px++) * (*pb++);
+
+      acc += (*px++) * (*pb++);
+
+      acc += (*px++) * (*pb++);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of samples */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      acc += (*px++) * (*pb++);
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* Store the result from accumulator into the destination buffer. */
+    *pOut++ = acc;
+
+    /* Compute and store error */
+    e = (float32_t) *pRef++ - acc;
+    *pErr++ = e;
+
+    /* Calculation of Weighting factor for updating filter coefficients */
+    w = e * mu;
+
+    /* Initialize pState pointer */
+    /* Advance state pointer by 1 for the next sample */
+    px = pState++;
+
+    /* Initialize coefficient pointer */
+    pb = pCoeffs;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time. */
+    tapCnt = numTaps >> 2U;
+
+    /* Update filter coefficients */
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      *pb += w * (*px++);
+      pb++;
+
+      *pb += w * (*px++);
+      pb++;
+
+      *pb += w * (*px++);
+      pb++;
+
+      *pb += w * (*px++);
+      pb++;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of samples */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      *pb += w * (*px++);
+      pb++;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.
+     Now copy the last numTaps - 1 samples to the start of the state buffer.
+     This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the pState buffer */
+  pStateCurnt = S->pState;
+
+  /* copy data */
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 taps at a time. */
+  tapCnt = (numTaps - 1U) >> 2U;
+
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining taps */
+  tapCnt = (numTaps - 1U) % 0x4U;
+
+#else
+
+  /* Initialize tapCnt with number of samples */
+  tapCnt = (numTaps - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+
+/**
+  @} end of LMS group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_init_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_init_f32.c
new file mode 100644
index 0000000..f418f46
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_init_f32.c
@@ -0,0 +1,81 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_lms_init_f32.c
+ * Description:  Floating-point LMS filter initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @addtogroup LMS
+  @{
+ */
+
+/**
+  @brief         Initialization function for floating-point LMS filter.
+  @param[in]     S          points to an instance of the floating-point LMS filter structure
+  @param[in]     numTaps    number of filter coefficients
+  @param[in]     pCoeffs    points to coefficient buffer
+  @param[in]     pState     points to state buffer
+  @param[in]     mu         step size that controls filter coefficient updates
+  @param[in]     blockSize  number of samples to process
+  @return        none
+
+  @par           Details
+                   <code>pCoeffs</code> points to the array of filter coefficients stored in time reversed order:
+  <pre>
+     {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+  </pre>
+                   The initial filter coefficients serve as a starting point for the adaptive filter.
+                   <code>pState</code> points to an array of length <code>numTaps+blockSize-1</code> samples, where <code>blockSize</code> is the number of input samples processed by each call to <code>arm_lms_f32()</code>.
+ */
+
+void arm_lms_init_f32(
+  arm_lms_instance_f32 * S,
+  uint16_t numTaps,
+  float32_t * pCoeffs,
+  float32_t * pState,
+  float32_t mu,
+  uint32_t blockSize)
+{
+  /* Assign filter taps */
+  S->numTaps = numTaps;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Clear state buffer and size is always blockSize + numTaps */
+  memset(pState, 0, (numTaps + (blockSize - 1)) * sizeof(float32_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+
+  /* Assign Step size value */
+  S->mu = mu;
+}
+
+/**
+  @} end of LMS group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_init_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_init_q15.c
new file mode 100644
index 0000000..fe0a5c5
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_init_q15.c
@@ -0,0 +1,92 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_lms_init_q15.c
+ * Description:  Q15 LMS filter initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup LMS
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q15 LMS filter.
+  @param[in]     S          points to an instance of the Q15 LMS filter structure.
+  @param[in]     numTaps    number of filter coefficients.
+  @param[in]     pCoeffs    points to coefficient buffer.
+  @param[in]     pState     points to state buffer.
+  @param[in]     mu         step size that controls filter coefficient updates.
+  @param[in]     blockSize  number of samples to process.
+  @param[in]     postShift  bit shift applied to coefficients.
+  @return        none
+
+  @par           Details
+                   <code>pCoeffs</code> points to the array of filter coefficients stored in time reversed order:
+  <pre>
+     {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+  </pre>
+                   The initial filter coefficients serve as a starting point for the adaptive filter.
+                   <code>pState</code> points to the array of state variables and size of array is
+                   <code>numTaps+blockSize-1</code> samples, where <code>blockSize</code> is the number of
+                   input samples processed by each call to <code>arm_lms_q15()</code>.
+ */
+
+void arm_lms_init_q15(
+  arm_lms_instance_q15 * S,
+  uint16_t numTaps,
+  q15_t * pCoeffs,
+  q15_t * pState,
+  q15_t mu,
+  uint32_t blockSize,
+  uint32_t postShift)
+{
+  /* Assign filter taps */
+  S->numTaps = numTaps;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Clear state buffer and size is always blockSize + numTaps - 1 */
+  memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(q15_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+
+  /* Assign Step size value */
+  S->mu = mu;
+
+  /* Assign postShift value to be applied */
+  S->postShift = postShift;
+}
+
+/**
+  @} end of LMS group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_init_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_init_q31.c
new file mode 100644
index 0000000..3410b9f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_init_q31.c
@@ -0,0 +1,92 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_lms_init_q31.c
+ * Description:  Q31 LMS filter initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup LMS
+  @{
+ */
+
+/**
+  @brief         Initialization function for Q31 LMS filter.
+  @param[in]     S          points to an instance of the Q31 LMS filter structure
+  @param[in]     numTaps    number of filter coefficients
+  @param[in]     pCoeffs    points to coefficient buffer
+  @param[in]     pState     points to state buffer
+  @param[in]     mu         step size that controls filter coefficient updates
+  @param[in]     blockSize  number of samples to process
+  @param[in]     postShift  bit shift applied to coefficients
+  @return        none
+
+  @par           Details
+                   <code>pCoeffs</code> points to the array of filter coefficients stored in time reversed order:
+  <pre>
+     {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+  </pre>
+                   The initial filter coefficients serve as a starting point for the adaptive filter.
+                   <code>pState</code> points to an array of length <code>numTaps+blockSize-1</code> samples,
+                   where <code>blockSize</code> is the number of input samples processed by each call to
+                   <code>arm_lms_q31()</code>.
+ */
+
+void arm_lms_init_q31(
+  arm_lms_instance_q31 * S,
+  uint16_t numTaps,
+  q31_t * pCoeffs,
+  q31_t * pState,
+  q31_t mu,
+  uint32_t blockSize,
+  uint32_t postShift)
+{
+  /* Assign filter taps */
+  S->numTaps = numTaps;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Clear state buffer and size is always blockSize + numTaps - 1 */
+  memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(q31_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+
+  /* Assign Step size value */
+  S->mu = mu;
+
+  /* Assign postShift value to be applied */
+  S->postShift = postShift;
+}
+
+/**
+  @} end of LMS group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_f32.c
new file mode 100644
index 0000000..28ab04a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_f32.c
@@ -0,0 +1,564 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_lms_norm_f32.c
+ * Description:  Processing function for the floating-point NLMS filter
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @defgroup LMS_NORM Normalized LMS Filters
+
+  This set of functions implements a commonly used adaptive filter.
+  It is related to the Least Mean Square (LMS) adaptive filter and includes an additional normalization
+  factor which increases the adaptation rate of the filter.
+  The CMSIS DSP Library contains normalized LMS filter functions that operate on Q15, Q31, and floating-point data types.
+
+  A normalized least mean square (NLMS) filter consists of two components as shown below.
+  The first component is a standard transversal or FIR filter.
+  The second component is a coefficient update mechanism.
+  The NLMS filter has two input signals.
+  The "input" feeds the FIR filter while the "reference input" corresponds to the desired output of the FIR filter.
+  That is, the FIR filter coefficients are updated so that the output of the FIR filter matches the reference input.
+  The filter coefficient update mechanism is based on the difference between the FIR filter output and the reference input.
+  This "error signal" tends towards zero as the filter adapts.
+  The NLMS processing functions accept the input and reference input signals and generate the filter output and error signal.
+  \image html LMS.gif "Internal structure of the NLMS adaptive filter"
+
+  The functions operate on blocks of data and each call to the function processes
+  <code>blockSize</code> samples through the filter.
+  <code>pSrc</code> points to input signal, <code>pRef</code> points to reference signal,
+  <code>pOut</code> points to output signal and <code>pErr</code> points to error signal.
+  All arrays contain <code>blockSize</code> values.
+
+  The functions operate on a block-by-block basis.
+  Internally, the filter coefficients <code>b[n]</code> are updated on a sample-by-sample basis.
+  The convergence of the LMS filter is slower compared to the normalized LMS algorithm.
+
+ @par            Algorithm
+                   The output signal <code>y[n]</code> is computed by a standard FIR filter:
+  <pre>
+      y[n] = b[0] * x[n] + b[1] * x[n-1] + b[2] * x[n-2] + ...+ b[numTaps-1] * x[n-numTaps+1]
+  </pre>
+
+ @par
+                   The error signal equals the difference between the reference signal <code>d[n]</code> and the filter output:
+  <pre>
+      e[n] = d[n] - y[n].
+  </pre>
+
+ @par
+                   After each sample of the error signal is computed the instanteous energy of the filter state variables is calculated:
+  <pre>
+     E = x[n]^2 + x[n-1]^2 + ... + x[n-numTaps+1]^2.
+  </pre>
+                   The filter coefficients <code>b[k]</code> are then updated on a sample-by-sample basis:
+  <pre>
+      b[k] = b[k] + e[n] * (mu/E) * x[n-k],  for k=0, 1, ..., numTaps-1
+  </pre>
+                   where <code>mu</code> is the step size and controls the rate of coefficient convergence.
+ @par
+                   In the APIs, <code>pCoeffs</code> points to a coefficient array of size <code>numTaps</code>.
+                   Coefficients are stored in time reversed order.
+ @par
+  <pre>
+     {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+  </pre>
+ @par
+                   <code>pState</code> points to a state array of size <code>numTaps + blockSize - 1</code>.
+                   Samples in the state buffer are stored in the order:
+ @par
+  <pre>
+     {x[n-numTaps+1], x[n-numTaps], x[n-numTaps-1], x[n-numTaps-2]....x[0], x[1], ..., x[blockSize-1]}
+  </pre>
+ @par
+                   Note that the length of the state buffer exceeds the length of the coefficient array by <code>blockSize-1</code> samples.
+                   The increased state buffer length allows circular addressing, which is traditionally used in FIR filters,
+                   to be avoided and yields a significant speed improvement.
+                   The state variables are updated after each block of data is processed.
+
+ @par            Instance Structure
+                   The coefficients and state variables for a filter are stored together in an instance data structure.
+                   A separate instance structure must be defined for each filter and
+                   coefficient and state arrays cannot be shared among instances.
+                   There are separate instance structure declarations for each of the 3 supported data types.
+
+ @par            Initialization Functions
+                   There is also an associated initialization function for each data type.
+                   The initialization function performs the following operations:
+                   - Sets the values of the internal structure fields.
+                   - Zeros out the values in the state buffer.
+                   To do this manually without calling the init function, assign the follow subfields of the instance structure:
+                   numTaps, pCoeffs, mu, energy, x0, pState. Also set all of the values in pState to zero.
+                   For Q7, Q15, and Q31 the following fields must also be initialized;
+                   recipTable, postShift
+ @par
+                   Instance structure cannot be placed into a const data section and it is recommended to use the initialization function.
+ @par            Fixed-Point Behavior
+                   Care must be taken when using the Q15 and Q31 versions of the normalised LMS filter.
+                   The following issues must be considered:
+                   - Scaling of coefficients
+                   - Overflow and saturation
+
+ @par            Scaling of Coefficients
+                   Filter coefficients are represented as fractional values and
+                   coefficients are restricted to lie in the range <code>[-1 +1)</code>.
+                   The fixed-point functions have an additional scaling parameter <code>postShift</code>.
+                   At the output of the filter's accumulator is a shift register which shifts the result by <code>postShift</code> bits.
+                   This essentially scales the filter coefficients by <code>2^postShift</code> and
+                   allows the filter coefficients to exceed the range <code>[+1 -1)</code>.
+                   The value of <code>postShift</code> is set by the user based on the expected gain through the system being modeled.
+
+ @par            Overflow and Saturation
+                   Overflow and saturation behavior of the fixed-point Q15 and Q31 versions are
+                   described separately as part of the function specific documentation below.
+ */
+
+/**
+  @addtogroup LMS_NORM
+  @{
+ */
+
+/**
+  @brief         Processing function for floating-point normalized LMS filter.
+  @param[in]     S         points to an instance of the floating-point normalized LMS filter structure
+  @param[in]     pSrc      points to the block of input data
+  @param[in]     pRef      points to the block of reference data
+  @param[out]    pOut      points to the block of output data
+  @param[out]    pErr      points to the block of error data
+  @param[in]     blockSize number of samples to process
+  @return        none
+ */
+
+#if defined(ARM_MATH_NEON)
+void arm_lms_norm_f32(
+  arm_lms_norm_instance_f32 * S,
+  const float32_t * pSrc,
+  float32_t * pRef,
+  float32_t * pOut,
+  float32_t * pErr,
+  uint32_t blockSize)
+{
+  float32_t *pState = S->pState;                 /* State pointer */
+  float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+  float32_t *pStateCurnt;                        /* Points to the current sample of the state */
+  float32_t *px, *pb;                            /* Temporary pointers for state and coefficient buffers */
+  float32_t mu = S->mu;                          /* Adaptive factor */
+  uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+  uint32_t tapCnt, blkCnt;                       /* Loop counters */
+  float32_t energy;                              /* Energy of the input */
+  float32_t sum, e, d;                           /* accumulator, error, reference data sample */
+  float32_t w, x0, in;                           /* weight factor, temporary variable to hold input sample and state */
+
+  float32x4_t tempV, sumV, xV, bV;
+  float32x2_t tempV2;
+
+  /* Initializations of error,  difference, Coefficient update */
+  e = 0.0f;
+  d = 0.0f;
+  w = 0.0f;
+
+  energy = S->energy;
+  x0 = S->x0;
+
+  /* S->pState points to buffer which contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+  /* Loop over blockSize number of values */
+  blkCnt = blockSize;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy the new input sample into the state buffer */
+    *pStateCurnt++ = *pSrc;
+
+    /* Initialize pState pointer */
+    px = pState;
+
+    /* Initialize coeff pointer */
+    pb = (pCoeffs);
+
+    /* Read the sample from input buffer */
+    in = *pSrc++;
+
+    /* Update the energy calculation */
+    energy -= x0 * x0;
+    energy += in * in;
+
+    /* Set the accumulator to zero */
+    sum = 0.0f;
+    sumV = vdupq_n_f32(0.0);
+
+    /* Process 4 taps at a time. */
+    tapCnt = numTaps >> 2;
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      xV = vld1q_f32(px);
+      bV = vld1q_f32(pb);
+      sumV = vmlaq_f32(sumV, xV, bV);
+
+      px += 4; 
+      pb += 4;
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+    tempV2 = vpadd_f32(vget_low_f32(sumV),vget_high_f32(sumV));
+    sum = tempV2[0] + tempV2[1];
+
+    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
+    tapCnt = numTaps % 0x4U;
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      sum += (*px++) * (*pb++);
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* The result in the accumulator, store in the destination buffer. */
+    *pOut++ = sum;
+
+    /* Compute and store error */
+    d = (float32_t) (*pRef++);
+    e = d - sum;
+    *pErr++ = e;
+
+    /* Calculation of Weighting factor for updating filter coefficients */
+    /* epsilon value 0.000000119209289f */
+    w = (e * mu) / (energy + 0.000000119209289f);
+
+    /* Initialize pState pointer */
+    px = pState;
+
+    /* Initialize coeff pointer */
+    pb = (pCoeffs);
+
+    /* Process 4 taps at a time. */
+    tapCnt = numTaps >> 2;
+
+    /* Update filter coefficients */
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      xV = vld1q_f32(px);
+      bV = vld1q_f32(pb);
+      px += 4;
+      bV = vmlaq_n_f32(bV,xV,w);
+
+      vst1q_f32(pb,bV); 
+      pb += 4;
+
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* If the filter length is not a multiple of 4, compute the remaining filter taps */
+    tapCnt = numTaps % 0x4U;
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      *pb += w * (*px++);
+      pb++;
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    x0 = *pState;
+
+    /* Advance state pointer by 1 for the next sample */
+    pState = pState + 1;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  S->energy = energy;
+  S->x0 = x0;
+
+  /* Processing is complete. Now copy the last numTaps - 1 samples to the
+     satrt of the state buffer. This prepares the state buffer for the
+     next function call. */
+
+  /* Points to the start of the pState buffer */
+  pStateCurnt = S->pState;
+
+  /* Process 4 taps at a time for (numTaps - 1U)/4 samples copy */
+  tapCnt = (numTaps - 1U) >> 2U;
+
+  /* copy data */
+  while (tapCnt > 0U)
+  {
+    tempV = vld1q_f32(pState);
+    vst1q_f32(pStateCurnt,tempV); 
+    pState += 4;
+    pStateCurnt += 4;
+
+    /* Decrement the loop counter */
+    tapCnt--;
+  }
+
+  /* Calculate remaining number of copies */
+  tapCnt = (numTaps - 1U) % 0x4U;
+
+  /* Copy the remaining q31_t data */
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement the loop counter */
+    tapCnt--;
+  }
+
+}
+#else
+void arm_lms_norm_f32(
+        arm_lms_norm_instance_f32 * S,
+  const float32_t * pSrc,
+        float32_t * pRef,
+        float32_t * pOut,
+        float32_t * pErr,
+        uint32_t blockSize)
+{
+        float32_t *pState = S->pState;                 /* State pointer */
+        float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
+        float32_t *pStateCurnt;                        /* Points to the current sample of the state */
+        float32_t *px, *pb;                            /* Temporary pointers for state and coefficient buffers */
+        float32_t mu = S->mu;                          /* Adaptive factor */
+        float32_t acc, e;                              /* Accumulator, error */
+        float32_t w;                                   /* Weight factor */
+        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+        uint32_t tapCnt, blkCnt;                       /* Loop counters */
+        float32_t energy;                              /* Energy of the input */
+        float32_t x0, in;                              /* Temporary variable to hold input sample and state */
+
+  /* Initializations of error,  difference, Coefficient update */
+  e = 0.0f;
+  w = 0.0f;
+
+  energy = S->energy;
+  x0 = S->x0;
+
+  /* S->pState points to buffer which contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+  /* initialise loop count */
+  blkCnt = blockSize;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy the new input sample into the state buffer */
+    *pStateCurnt++ = *pSrc;
+
+    /* Initialize pState pointer */
+    px = pState;
+
+    /* Initialize coefficient pointer */
+    pb = pCoeffs;
+
+    /* Read the sample from input buffer */
+    in = *pSrc++;
+
+    /* Update the energy calculation */
+    energy -= x0 * x0;
+    energy += in * in;
+
+    /* Set the accumulator to zero */
+    acc = 0.0f;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time. */
+    tapCnt = numTaps >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      acc += (*px++) * (*pb++);
+
+      acc += (*px++) * (*pb++);
+
+      acc += (*px++) * (*pb++);
+
+      acc += (*px++) * (*pb++);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of samples */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      acc += (*px++) * (*pb++);
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* Store the result from accumulator into the destination buffer. */
+    *pOut++ = acc;
+
+    /* Compute and store error */
+    e = (float32_t) *pRef++ - acc;
+    *pErr++ = e;
+
+    /* Calculation of Weighting factor for updating filter coefficients */
+    /* epsilon value 0.000000119209289f */
+    w = (e * mu) / (energy + 0.000000119209289f);
+
+    /* Initialize pState pointer */
+    px = pState;
+
+    /* Initialize coefficient pointer */
+    pb = pCoeffs;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time. */
+    tapCnt = numTaps >> 2U;
+
+    /* Update filter coefficients */
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      *pb += w * (*px++);
+      pb++;
+
+      *pb += w * (*px++);
+      pb++;
+
+      *pb += w * (*px++);
+      pb++;
+
+      *pb += w * (*px++);
+      pb++;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of samples */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      *pb += w * (*px++);
+      pb++;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    x0 = *pState;
+
+    /* Advance state pointer by 1 for the next sample */
+    pState = pState + 1;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Save energy and x0 values for the next frame */
+  S->energy = energy;
+  S->x0 = x0;
+
+  /* Processing is complete.
+     Now copy the last numTaps - 1 samples to the start of the state buffer.
+     This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the pState buffer */
+  pStateCurnt = S->pState;
+
+  /* copy data */
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 taps at a time. */
+  tapCnt = (numTaps - 1U) >> 2U;
+
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining taps */
+  tapCnt = (numTaps - 1U) % 0x4U;
+
+#else
+
+  /* Initialize tapCnt with number of samples */
+  tapCnt = (numTaps - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+/**
+  @} end of LMS_NORM group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_init_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_init_f32.c
new file mode 100644
index 0000000..543dc72
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_init_f32.c
@@ -0,0 +1,92 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_lms_norm_init_f32.c
+ * Description:  Floating-point NLMS filter initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup LMS_NORM
+  @{
+ */
+
+/**
+  @brief         Initialization function for floating-point normalized LMS filter.
+  @param[in]     S         points to an instance of the floating-point LMS filter structure
+  @param[in]     numTaps   number of filter coefficients
+  @param[in]     pCoeffs   points to coefficient buffer
+  @param[in]     pState    points to state buffer
+  @param[in]     mu        step size that controls filter coefficient updates
+  @param[in]     blockSize number of samples to process
+  @return        none
+
+  @par           Details
+                   <code>pCoeffs</code> points to the array of filter coefficients stored in time reversed order:
+  <pre>
+     {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+  </pre>
+                   The initial filter coefficients serve as a starting point for the adaptive filter.
+                   <code>pState</code> points to an array of length <code>numTaps+blockSize-1</code> samples,
+                   where <code>blockSize</code> is the number of input samples processed by each call to <code>arm_lms_norm_f32()</code>.
+ */
+
+void arm_lms_norm_init_f32(
+        arm_lms_norm_instance_f32 * S,
+        uint16_t numTaps,
+        float32_t * pCoeffs,
+        float32_t * pState,
+        float32_t mu,
+        uint32_t blockSize)
+{
+  /* Assign filter taps */
+  S->numTaps = numTaps;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Clear state buffer and size is always blockSize + numTaps - 1 */
+  memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(float32_t));
+
+  /* Assign state pointer */
+  S->pState = pState;
+
+  /* Assign Step size value */
+  S->mu = mu;
+
+  /* Initialise Energy to zero */
+  S->energy = 0.0f;
+
+  /* Initialise x0 to zero */
+  S->x0 = 0.0f;
+}
+
+/**
+  @} end of LMS_NORM group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_init_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_init_q15.c
new file mode 100644
index 0000000..d581ac1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_init_q15.c
@@ -0,0 +1,98 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_lms_norm_init_q15.c
+ * Description:  Q15 NLMS filter initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @addtogroup LMS_NORM
+  @{
+ */
+
+/**
+  @brief         Initialization function for Q15 normalized LMS filter.
+  @param[in]     S         points to an instance of the Q15 normalized LMS filter structure.
+  @param[in]     numTaps   number of filter coefficients.
+  @param[in]     pCoeffs   points to coefficient buffer.
+  @param[in]     pState    points to state buffer.
+  @param[in]     mu        step size that controls filter coefficient updates.
+  @param[in]     blockSize number of samples to process.
+  @param[in]     postShift bit shift applied to coefficients.
+  @return        none
+
+  @par           Details
+                   <code>pCoeffs</code> points to the array of filter coefficients stored in time reversed order:
+  <pre>
+     {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+  </pre>
+                   The initial filter coefficients serve as a starting point for the adaptive filter.
+                   <code>pState</code> points to the array of state variables and size of array is
+                   <code>numTaps+blockSize-1</code> samples, where <code>blockSize</code> is the number of input samples processed
+                   by each call to <code>arm_lms_norm_q15()</code>.
+ */
+
+void arm_lms_norm_init_q15(
+        arm_lms_norm_instance_q15 * S,
+        uint16_t numTaps,
+        q15_t * pCoeffs,
+        q15_t * pState,
+        q15_t mu,
+        uint32_t blockSize,
+        uint8_t postShift)
+{
+  /* Assign filter taps */
+  S->numTaps = numTaps;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Clear state buffer and size is always blockSize + numTaps - 1 */
+  memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(q15_t));
+
+  /* Assign post Shift value applied to coefficients */
+  S->postShift = postShift;
+
+  /* Assign state pointer */
+  S->pState = pState;
+
+  /* Assign Step size value */
+  S->mu = mu;
+
+  /* Initialize reciprocal pointer table */
+  S->recipTable = (q15_t *) armRecipTableQ15;
+
+  /* Initialise Energy to zero */
+  S->energy = 0;
+
+  /* Initialise x0 to zero */
+  S->x0 = 0;
+}
+
+/**
+  @} end of LMS_NORM group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_init_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_init_q31.c
new file mode 100644
index 0000000..30e78ec
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_init_q31.c
@@ -0,0 +1,97 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_lms_norm_init_q31.c
+ * Description:  Q31 NLMS filter initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @addtogroup LMS_NORM
+  @{
+ */
+
+/**
+  @brief         Initialization function for Q31 normalized LMS filter.
+  @param[in]     S         points to an instance of the Q31 normalized LMS filter structure.
+  @param[in]     numTaps   number of filter coefficients.
+  @param[in]     pCoeffs   points to coefficient buffer.
+  @param[in]     pState    points to state buffer.
+  @param[in]     mu        step size that controls filter coefficient updates.
+  @param[in]     blockSize number of samples to process.
+  @param[in]     postShift bit shift applied to coefficients.
+  @return        none
+
+  @par           Details
+                   <code>pCoeffs</code> points to the array of filter coefficients stored in time reversed order:
+  <pre>
+     {b[numTaps-1], b[numTaps-2], b[N-2], ..., b[1], b[0]}
+  </pre>
+                   The initial filter coefficients serve as a starting point for the adaptive filter.
+                   <code>pState</code> points to an array of length <code>numTaps+blockSize-1</code> samples,
+                   where <code>blockSize</code> is the number of input samples processed by each call to <code>arm_lms_norm_q31()</code>.
+ */
+
+void arm_lms_norm_init_q31(
+        arm_lms_norm_instance_q31 * S,
+        uint16_t numTaps,
+        q31_t * pCoeffs,
+        q31_t * pState,
+        q31_t mu,
+        uint32_t blockSize,
+        uint8_t postShift)
+{
+  /* Assign filter taps */
+  S->numTaps = numTaps;
+
+  /* Assign coefficient pointer */
+  S->pCoeffs = pCoeffs;
+
+  /* Clear state buffer and size is always blockSize + numTaps - 1 */
+  memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(q31_t));
+
+  /* Assign post Shift value applied to coefficients */
+  S->postShift = postShift;
+
+  /* Assign state pointer */
+  S->pState = pState;
+
+  /* Assign Step size value */
+  S->mu = mu;
+
+  /* Initialize reciprocal pointer table */
+  S->recipTable = (q31_t *) armRecipTableQ31;
+
+  /* Initialise Energy to zero */
+  S->energy = 0;
+
+  /* Initialise x0 to zero */
+  S->x0 = 0;
+}
+
+/**
+  @} end of LMS_NORM group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q15.c
new file mode 100644
index 0000000..c15ad5e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q15.c
@@ -0,0 +1,297 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_lms_norm_q15.c
+ * Description:  Processing function for Q15 normalized LMS filter
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup LMS_NORM
+  @{
+ */
+
+/**
+  @brief         Processing function for Q15 normalized LMS filter.
+  @param[in]     S         points to an instance of the Q15 normalized LMS filter structure
+  @param[in]     pSrc      points to the block of input data
+  @param[in]     pRef      points to the block of reference data
+  @param[out]    pOut      points to the block of output data
+  @param[out]    pErr      points to the block of error data
+  @param[in]     blockSize number of samples to process
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 64-bit internal accumulator.
+                   Both coefficients and state variables are represented in 1.15 format and
+                   multiplications yield a 2.30 result. The 2.30 intermediate results are
+                   accumulated in a 64-bit accumulator in 34.30 format.
+                   There is no risk of internal overflow with this approach and the full
+                   precision of intermediate multiplications is preserved. After all additions
+                   have been performed, the accumulator is truncated to 34.15 format by
+                   discarding low 15 bits. Lastly, the accumulator is saturated to yield a
+                   result in 1.15 format.
+ @par
+  	               In this filter, filter coefficients are updated for each sample and the
+                   updation of filter cofficients are saturted.
+ */
+
+void arm_lms_norm_q15(
+        arm_lms_norm_instance_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pRef,
+        q15_t * pOut,
+        q15_t * pErr,
+        uint32_t blockSize)
+{
+        q15_t *pState = S->pState;                     /* State pointer */
+        q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q15_t *pStateCurnt;                            /* Points to the current sample of the state */
+        q15_t *px, *pb;                                /* Temporary pointers for state and coefficient buffers */
+        q15_t mu = S->mu;                              /* Adaptive factor */
+        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+        uint32_t tapCnt, blkCnt;                       /* Loop counters */
+        q63_t acc;                                     /* Accumulator */
+        q31_t energy;                                  /* Energy of the input */
+        q15_t e = 0, d = 0;                            /* Error, reference data sample */
+        q15_t w = 0, in;                               /* Weight factor and state */
+        q15_t x0;                                      /* Temporary variable to hold input sample */
+        q15_t errorXmu, oneByEnergy;                   /* Temporary variables to store error and mu product and reciprocal of energy */
+        q15_t postShift;                               /* Post shift to be applied to weight after reciprocal calculation */
+        q31_t coef;                                    /* Temporary variable for coefficient */
+        q31_t acc_l, acc_h;                            /* Temporary input */
+        int32_t lShift = (15 - (int32_t) S->postShift);       /*  Post shift  */
+        int32_t uShift = (32 - lShift);
+
+  energy = S->energy;
+  x0 = S->x0;
+
+  /* S->pState points to buffer which contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+  /* initialise loop count */
+  blkCnt = blockSize;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy the new input sample into the state buffer */
+    *pStateCurnt++ = *pSrc;
+
+    /* Initialize pState pointer */
+    px = pState;
+
+    /* Initialize coefficient pointer */
+    pb = pCoeffs;
+
+    /* Read the sample from input buffer */
+    in = *pSrc++;
+
+    /* Update the energy calculation */
+    energy -= (((q31_t) x0 * (x0)) >> 15);
+    energy += (((q31_t) in * (in)) >> 15);
+
+    /* Set the accumulator to zero */
+    acc = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time. */
+    tapCnt = numTaps >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* acc +=  b[N] * x[n-N] + b[N-1] * x[n-N-1] */
+      acc = __SMLALD(read_q15x2_ia (&px), read_q15x2_ia (&pb), acc);
+      acc = __SMLALD(read_q15x2_ia (&px), read_q15x2_ia (&pb), acc);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of samples */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      acc += (q63_t) (((q31_t) (*px++) * (*pb++)));
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* Calc lower part of acc */
+    acc_l = acc & 0xffffffff;
+
+    /* Calc upper part of acc */
+    acc_h = (acc >> 32) & 0xffffffff;
+
+    /* Apply shift for lower part of acc and upper part of acc */
+    acc = (uint32_t) acc_l >> lShift | acc_h << uShift;
+
+    /* Converting the result to 1.15 format and saturate the output */
+    acc = __SSAT(acc, 16U);
+
+    /* Store the result from accumulator into the destination buffer. */
+    *pOut++ = (q15_t) acc;
+
+    /* Compute and store error */
+    d = *pRef++;
+    e = d - (q15_t) acc;
+    *pErr++ = e;
+
+    /* Calculation of 1/energy */
+    postShift = arm_recip_q15((q15_t) energy + DELTA_Q15, &oneByEnergy, S->recipTable);
+
+    /* Calculation of e * mu value */
+    errorXmu = (q15_t) (((q31_t) e * mu) >> 15);
+
+    /* Calculation of (e * mu) * (1/energy) value */
+    acc = (((q31_t) errorXmu * oneByEnergy) >> (15 - postShift));
+
+    /* Weighting factor for the normalized version */
+    w = (q15_t) __SSAT((q31_t) acc, 16);
+
+    /* Initialize pState pointer */
+    px = pState;
+
+    /* Initialize coefficient pointer */
+    pb = pCoeffs;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time. */
+    tapCnt = numTaps >> 2U;
+
+    /* Update filter coefficients */
+    while (tapCnt > 0U)
+    {
+      coef = (q31_t) *pb + (((q31_t) w * (*px++)) >> 15);
+      *pb++ = (q15_t) __SSAT(coef, 16);
+
+      coef = (q31_t) *pb + (((q31_t) w * (*px++)) >> 15);
+      *pb++ = (q15_t) __SSAT(coef, 16);
+
+      coef = (q31_t) *pb + (((q31_t) w * (*px++)) >> 15);
+      *pb++ = (q15_t) __SSAT(coef, 16);
+
+      coef = (q31_t) *pb + (((q31_t) w * (*px++)) >> 15);
+      *pb++ = (q15_t) __SSAT(coef, 16);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of samples */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      coef = (q31_t) *pb + (((q31_t) w * (*px++)) >> 15);
+      *pb++ = (q15_t) __SSAT(coef, 16);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    x0 = *pState;
+
+    /* Advance state pointer by 1 for the next sample */
+    pState = pState + 1;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Save energy and x0 values for the next frame */
+  S->energy = (q15_t) energy;
+  S->x0 = x0;
+
+  /* Processing is complete.
+     Now copy the last numTaps - 1 samples to the start of the state buffer.
+     This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the pState buffer */
+  pStateCurnt = S->pState;
+
+  /* copy data */
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 taps at a time. */
+  tapCnt = (numTaps - 1U) >> 2U;
+
+  while (tapCnt > 0U)
+  {
+    write_q15x2_ia (&pStateCurnt, read_q15x2_ia (&pState));
+    write_q15x2_ia (&pStateCurnt, read_q15x2_ia (&pState));
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining taps */
+  tapCnt = (numTaps - 1U) % 0x4U;
+
+#else
+
+  /* Initialize tapCnt with number of samples */
+  tapCnt = (numTaps - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+}
+
+/**
+  @} end of LMS_NORM group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c
new file mode 100644
index 0000000..e26219e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c
@@ -0,0 +1,311 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_lms_norm_q31.c
+ * Description:  Processing function for the Q31 NLMS filter
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup LMS_NORM
+  @{
+ */
+
+/**
+  @brief         Processing function for Q31 normalized LMS filter.
+  @param[in]     S         points to an instance of the Q31 normalized LMS filter structure
+  @param[in]     pSrc      points to the block of input data
+  @param[in]     pRef      points to the block of reference data
+  @param[out]    pOut      points to the block of output data
+  @param[out]    pErr      points to the block of error data
+  @param[in]     blockSize number of samples to process
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using an internal 64-bit accumulator.
+                   The accumulator has a 2.62 format and maintains full precision of the intermediate
+                   multiplication results but provides only a single guard bit.
+                   Thus, if the accumulator result overflows it wraps around rather than clip.
+                   In order to avoid overflows completely the input signal must be scaled down by
+                   log2(numTaps) bits. The reference signal should not be scaled down.
+                   After all multiply-accumulates are performed, the 2.62 accumulator is shifted
+                   and saturated to 1.31 format to yield the final result.
+                   The output signal and error signal are in 1.31 format.
+ @par
+  	               In this filter, filter coefficients are updated for each sample and the
+                   updation of filter cofficients are saturted.
+ */
+
+void arm_lms_norm_q31(
+        arm_lms_norm_instance_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pRef,
+        q31_t * pOut,
+        q31_t * pErr,
+        uint32_t blockSize)
+{
+        q31_t *pState = S->pState;                     /* State pointer */
+        q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q31_t *pStateCurnt;                            /* Points to the current sample of the state */
+        q31_t *px, *pb;                                /* Temporary pointers for state and coefficient buffers */
+        q31_t mu = S->mu;                              /* Adaptive factor */
+        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+        uint32_t tapCnt, blkCnt;                       /* Loop counters */
+        q63_t acc;                                     /* Accumulator */
+        q63_t energy;                                  /* Energy of the input */
+        q31_t e = 0;                                   /* Error data sample */
+        q31_t w = 0, in;                               /* Weight factor and state */
+        q31_t x0;                                      /* Temporary variable to hold input sample */
+        q31_t errorXmu, oneByEnergy;                   /* Temporary variables to store error and mu product and reciprocal of energy */
+        q31_t postShift;                               /* Post shift to be applied to weight after reciprocal calculation */
+        q31_t coef;                                    /* Temporary variable for coef */
+        q31_t acc_l, acc_h;                            /* Temporary input */
+        uint32_t uShift = ((uint32_t) S->postShift + 1U);
+        uint32_t lShift = 32U - uShift;                /*  Shift to be applied to the output */
+
+  energy = S->energy;
+  x0 = S->x0;
+
+  /* S->pState points to buffer which contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+  /* initialise loop count */
+  blkCnt = blockSize;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy the new input sample into the state buffer */
+    *pStateCurnt++ = *pSrc;
+
+    /* Initialize pState pointer */
+    px = pState;
+
+    /* Initialize coefficient pointer */
+    pb = pCoeffs;
+
+    /* Read the sample from input buffer */
+    in = *pSrc++;
+
+    /* Update the energy calculation */
+    energy = (q31_t) ((((q63_t) energy << 32) - (((q63_t) x0 * x0) << 1)) >> 32);
+    energy = (q31_t) (((((q63_t) in * in) << 1) + (energy << 32)) >> 32);
+
+    /* Set the accumulator to zero */
+    acc = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time. */
+    tapCnt = numTaps >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* acc +=  b[N] * x[n-N] */
+      acc += ((q63_t) (*px++)) * (*pb++);
+
+      /* acc +=  b[N-1] * x[n-N-1] */
+      acc += ((q63_t) (*px++)) * (*pb++);
+
+      /* acc +=  b[N-2] * x[n-N-2] */
+      acc += ((q63_t) (*px++)) * (*pb++);
+
+      /* acc +=  b[N-3] * x[n-N-3] */
+      acc += ((q63_t) (*px++)) * (*pb++);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of samples */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      acc += ((q63_t) (*px++)) * (*pb++);
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* Converting the result to 1.31 format */
+    /* Calc lower part of acc */
+    acc_l = acc & 0xffffffff;
+
+    /* Calc upper part of acc */
+    acc_h = (acc >> 32) & 0xffffffff;
+
+    acc = (uint32_t) acc_l >> lShift | acc_h << uShift;
+
+    /* Store the result from accumulator into the destination buffer. */
+    *pOut++ = (q31_t) acc;
+
+    /* Compute and store error */
+    e = *pRef++ - (q31_t) acc;
+    *pErr++ = e;
+
+    /* Calculates the reciprocal of energy */
+    postShift = arm_recip_q31(energy + DELTA_Q31, &oneByEnergy, &S->recipTable[0]);
+
+    /* Calculation of product of (e * mu) */
+    errorXmu = (q31_t) (((q63_t) e * mu) >> 31);
+
+    /* Weighting factor for the normalized version */
+    w = clip_q63_to_q31(((q63_t) errorXmu * oneByEnergy) >> (31 - postShift));
+
+    /* Initialize pState pointer */
+    px = pState;
+
+    /* Initialize coefficient pointer */
+    pb = pCoeffs;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time. */
+    tapCnt = numTaps >> 2U;
+
+    /* Update filter coefficients */
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+
+      /* coef is in 2.30 format */
+      coef = (q31_t) (((q63_t) w * (*px++)) >> (32));
+      /* get coef in 1.31 format by left shifting */
+      *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
+      /* update coefficient buffer to next coefficient */
+      pb++;
+
+      coef = (q31_t) (((q63_t) w * (*px++)) >> (32));
+      *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
+      pb++;
+
+      coef = (q31_t) (((q63_t) w * (*px++)) >> (32));
+      *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
+      pb++;
+
+      coef = (q31_t) (((q63_t) w * (*px++)) >> (32));
+      *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
+      pb++;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of samples */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      coef = (q31_t) (((q63_t) w * (*px++)) >> (32));
+      *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
+      pb++;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Read the sample from state buffer */
+    x0 = *pState;
+
+    /* Advance state pointer by 1 for the next sample */
+    pState = pState + 1;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Save energy and x0 values for the next frame */
+  S->energy = (q31_t) energy;
+  S->x0 = x0;
+
+  /* Processing is complete.
+     Now copy the last numTaps - 1 samples to the start of the state buffer.
+     This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the pState buffer */
+  pStateCurnt = S->pState;
+
+  /* copy data */
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 taps at a time. */
+  tapCnt = (numTaps - 1U) >> 2U;
+
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining taps */
+  tapCnt = (numTaps - 1U) % 0x4U;
+
+#else
+
+  /* Initialize tapCnt with number of samples */
+  tapCnt = (numTaps - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+}
+
+/**
+  @} end of LMS_NORM group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_q15.c
new file mode 100644
index 0000000..0fc9878
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_q15.c
@@ -0,0 +1,262 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_lms_q15.c
+ * Description:  Processing function for Q15 LMS filter
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup LMS
+  @{
+ */
+
+/**
+  @brief         Processing function for Q15 LMS filter.
+  @param[in]     S         points to an instance of the Q15 LMS filter structure
+  @param[in]     pSrc      points to the block of input data
+  @param[in]     pRef      points to the block of reference data
+  @param[out]    pOut      points to the block of output data
+  @param[out]    pErr      points to the block of error data
+  @param[in]     blockSize number of samples to process
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using an internal 64-bit accumulator.
+                   Both coefficients and state variables are represented in 1.15 format and multiplications yield a 2.30 result.
+                   The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format.
+                   There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved.
+                   After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits.
+                   Lastly, the accumulator is saturated to yield a result in 1.15 format.
+  @par
+                   In this filter, filter coefficients are updated for each sample and
+                   the updation of filter cofficients are saturted.
+ */
+
+void arm_lms_q15(
+  const arm_lms_instance_q15 * S,
+  const q15_t * pSrc,
+        q15_t * pRef,
+        q15_t * pOut,
+        q15_t * pErr,
+        uint32_t blockSize)
+{
+        q15_t *pState = S->pState;                     /* State pointer */
+        q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q15_t *pStateCurnt;                            /* Points to the current sample of the state */
+        q15_t *px, *pb;                                /* Temporary pointers for state and coefficient buffers */
+        q15_t mu = S->mu;                              /* Adaptive factor */
+        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+        uint32_t tapCnt, blkCnt;                       /* Loop counters */
+        q63_t acc;                                     /* Accumulator */
+        q15_t e = 0;                                   /* Error of data sample */
+        q15_t alpha;                                   /* Intermediate constant for taps update */
+        q31_t coef;                                    /* Temporary variable for coefficient */
+        q31_t acc_l, acc_h;                            /* Temporary input */
+        int32_t lShift = (15 - (int32_t) S->postShift);       /*  Post shift  */
+        int32_t uShift = (32 - lShift);
+
+  /* S->pState points to buffer which contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+  /* initialise loop count */
+  blkCnt = blockSize;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy the new input sample into the state buffer */
+    *pStateCurnt++ = *pSrc++;
+
+    /* Initialize pState pointer */
+    px = pState;
+
+    /* Initialize coefficient pointer */
+    pb = pCoeffs;
+
+    /* Set the accumulator to zero */
+    acc = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time. */
+    tapCnt = numTaps >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* acc +=  b[N] * x[n-N] + b[N-1] * x[n-N-1] */
+      acc = __SMLALD(read_q15x2_ia (&px), read_q15x2_ia (&pb), acc);
+      acc = __SMLALD(read_q15x2_ia (&px), read_q15x2_ia (&pb), acc);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of samples */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      acc += (q63_t) (((q31_t) (*px++) * (*pb++)));
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* Calc lower part of acc */
+    acc_l = acc & 0xffffffff;
+
+    /* Calc upper part of acc */
+    acc_h = (acc >> 32) & 0xffffffff;
+
+    /* Apply shift for lower part of acc and upper part of acc */
+    acc = (uint32_t) acc_l >> lShift | acc_h << uShift;
+
+    /* Converting the result to 1.15 format and saturate the output */
+    acc = __SSAT(acc, 16U);
+
+    /* Store the result from accumulator into the destination buffer. */
+    *pOut++ = (q15_t) acc;
+
+    /* Compute and store error */
+    e = *pRef++ - (q15_t) acc;
+    *pErr++ = (q15_t) e;
+
+    /* Compute alpha i.e. intermediate constant for taps update */
+    alpha = (q15_t) (((q31_t) e * (mu)) >> 15);
+
+    /* Initialize pState pointer */
+    /* Advance state pointer by 1 for the next sample */
+    px = pState++;
+
+    /* Initialize coefficient pointer */
+    pb = pCoeffs;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time. */
+    tapCnt = numTaps >> 2U;
+
+    /* Update filter coefficients */
+    while (tapCnt > 0U)
+    {
+      coef = (q31_t) *pb + (((q31_t) alpha * (*px++)) >> 15);
+      *pb++ = (q15_t) __SSAT((coef), 16);
+
+      coef = (q31_t) *pb + (((q31_t) alpha * (*px++)) >> 15);
+      *pb++ = (q15_t) __SSAT((coef), 16);
+
+      coef = (q31_t) *pb + (((q31_t) alpha * (*px++)) >> 15);
+      *pb++ = (q15_t) __SSAT((coef), 16);
+
+      coef = (q31_t) *pb + (((q31_t) alpha * (*px++)) >> 15);
+      *pb++ = (q15_t) __SSAT((coef), 16);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of samples */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      coef = (q31_t) *pb + (((q31_t) alpha * (*px++)) >> 15);
+      *pb++ = (q15_t) __SSAT((coef), 16);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.
+     Now copy the last numTaps - 1 samples to the start of the state buffer.
+     This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the pState buffer */
+  pStateCurnt = S->pState;
+
+  /* copy data */
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 taps at a time. */
+  tapCnt = (numTaps - 1U) >> 2U;
+
+  while (tapCnt > 0U)
+  {
+    write_q15x2_ia (&pStateCurnt, read_q15x2_ia (&pState));
+    write_q15x2_ia (&pStateCurnt, read_q15x2_ia (&pState));
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining taps */
+  tapCnt = (numTaps - 1U) % 0x4U;
+
+#else
+
+  /* Initialize tapCnt with number of samples */
+  tapCnt = (numTaps - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+}
+
+/**
+  @} end of LMS group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_q31.c
new file mode 100644
index 0000000..b0c0e27
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_lms_q31.c
@@ -0,0 +1,283 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_lms_q31.c
+ * Description:  Processing function for the Q31 LMS filter
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupFilters
+ */
+
+/**
+  @addtogroup LMS
+  @{
+ */
+
+/**
+  @brief         Processing function for Q31 LMS filter.
+  @param[in]     S         points to an instance of the Q31 LMS filter structure.
+  @param[in]     pSrc      points to the block of input data.
+  @param[in]     pRef      points to the block of reference data.
+  @param[out]    pOut      points to the block of output data.
+  @param[out]    pErr      points to the block of error data.
+  @param[in]     blockSize number of samples to process.
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using an internal 64-bit accumulator.
+                   The accumulator has a 2.62 format and maintains full precision of the intermediate
+                   multiplication results but provides only a single guard bit.
+                   Thus, if the accumulator result overflows it wraps around rather than clips.
+                   In order to avoid overflows completely the input signal must be scaled down by
+                   log2(numTaps) bits.
+                   The reference signal should not be scaled down.
+                   After all multiply-accumulates are performed, the 2.62 accumulator is shifted
+                   and saturated to 1.31 format to yield the final result.
+                   The output signal and error signal are in 1.31 format.
+ @par
+                   In this filter, filter coefficients are updated for each sample and
+                   the updation of filter cofficients are saturted.
+ */
+
+void arm_lms_q31(
+  const arm_lms_instance_q31 * S,
+  const q31_t * pSrc,
+        q31_t * pRef,
+        q31_t * pOut,
+        q31_t * pErr,
+        uint32_t blockSize)
+{       
+        q31_t *pState = S->pState;                     /* State pointer */
+        q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
+        q31_t *pStateCurnt;                            /* Points to the current sample of the state */
+        q31_t *px, *pb;                                /* Temporary pointers for state and coefficient buffers */
+        q31_t mu = S->mu;                              /* Adaptive factor */
+        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
+        uint32_t tapCnt, blkCnt;                       /* Loop counters */
+        q63_t acc;                                     /* Accumulator */
+        q31_t e = 0;                                   /* Error of data sample */
+        q31_t alpha;                                   /* Intermediate constant for taps update */
+        q31_t coef;                                    /* Temporary variable for coef */
+        q31_t acc_l, acc_h;                            /* Temporary input */
+        uint32_t uShift = ((uint32_t) S->postShift + 1U);
+        uint32_t lShift = 32U - uShift;                /*  Shift to be applied to the output */
+
+  /* S->pState points to buffer which contains previous frame (numTaps - 1) samples */
+  /* pStateCurnt points to the location where the new input data should be written */
+  pStateCurnt = &(S->pState[(numTaps - 1U)]);
+
+  /* initialise loop count */
+  blkCnt = blockSize;
+
+  while (blkCnt > 0U)
+  {
+    /* Copy the new input sample into the state buffer */
+    *pStateCurnt++ = *pSrc++;
+
+    /* Initialize pState pointer */
+    px = pState;
+
+    /* Initialize coefficient pointer */
+    pb = pCoeffs;
+
+    /* Set the accumulator to zero */
+    acc = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time. */
+    tapCnt = numTaps >> 2U;
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      /* acc +=  b[N] * x[n-N] */
+      acc += ((q63_t) (*px++)) * (*pb++);
+
+      /* acc +=  b[N-1] * x[n-N-1] */
+      acc += ((q63_t) (*px++)) * (*pb++);
+
+      /* acc +=  b[N-2] * x[n-N-2] */
+      acc += ((q63_t) (*px++)) * (*pb++);
+
+      /* acc +=  b[N-3] * x[n-N-3] */
+      acc += ((q63_t) (*px++)) * (*pb++);
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of samples */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      acc += ((q63_t) (*px++)) * (*pb++);
+
+      /* Decrement the loop counter */
+      tapCnt--;
+    }
+
+    /* Converting the result to 1.31 format */
+    /* Calc lower part of acc */
+    acc_l = acc & 0xffffffff;
+
+    /* Calc upper part of acc */
+    acc_h = (acc >> 32) & 0xffffffff;
+
+    acc = (uint32_t) acc_l >> lShift | acc_h << uShift;
+
+    /* Store the result from accumulator into the destination buffer. */
+    *pOut++ = (q31_t) acc;
+
+    /* Compute and store error */
+    e = *pRef++ - (q31_t) acc;
+    *pErr++ = e;
+
+    /* Compute alpha i.e. intermediate constant for taps update */
+    alpha = (q31_t) (((q63_t) e * mu) >> 31);
+
+    /* Initialize pState pointer */
+    /* Advance state pointer by 1 for the next sample */
+    px = pState++;
+
+    /* Initialize coefficient pointer */
+    pb = pCoeffs;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 taps at a time. */
+    tapCnt = numTaps >> 2U;
+
+    /* Update filter coefficients */
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+
+      /* coef is in 2.30 format */
+      coef = (q31_t) (((q63_t) alpha * (*px++)) >> (32));
+      /* get coef in 1.31 format by left shifting */
+      *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
+      /* update coefficient buffer to next coefficient */
+      pb++;
+
+      coef = (q31_t) (((q63_t) alpha * (*px++)) >> (32));
+      *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
+      pb++;
+
+      coef = (q31_t) (((q63_t) alpha * (*px++)) >> (32));
+      *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
+      pb++;
+
+      coef = (q31_t) (((q63_t) alpha * (*px++)) >> (32));
+      *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
+      pb++;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining taps */
+    tapCnt = numTaps % 0x4U;
+
+#else
+
+    /* Initialize tapCnt with number of samples */
+    tapCnt = numTaps;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (tapCnt > 0U)
+    {
+      /* Perform the multiply-accumulate */
+      coef = (q31_t) (((q63_t) alpha * (*px++)) >> (32));
+      *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
+      pb++;
+
+      /* Decrement loop counter */
+      tapCnt--;
+    }
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Processing is complete.
+     Now copy the last numTaps - 1 samples to the start of the state buffer.
+     This prepares the state buffer for the next function call. */
+
+  /* Points to the start of the pState buffer */
+  pStateCurnt = S->pState;
+
+  /* copy data */
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 taps at a time. */
+  tapCnt = (numTaps - 1U) >> 2U;
+
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining taps */
+  tapCnt = (numTaps - 1U) % 0x4U;
+
+#else
+
+  /* Initialize tapCnt with number of samples */
+  tapCnt = (numTaps - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (tapCnt > 0U)
+  {
+    *pStateCurnt++ = *pState++;
+
+    /* Decrement loop counter */
+    tapCnt--;
+  }
+
+}
+
+/**
+  @} end of LMS group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/CMakeLists.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/CMakeLists.txt
new file mode 100644
index 0000000..d48d6b1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/CMakeLists.txt
@@ -0,0 +1,16 @@
+cmake_minimum_required (VERSION 3.6)
+
+project(CMSISDSPMatrix)
+
+
+file(GLOB SRC "./*_*.c")
+
+add_library(CMSISDSPMatrix STATIC ${SRC})
+
+configdsp(CMSISDSPMatrix ..)
+
+### Includes
+target_include_directories(CMSISDSPMatrix PUBLIC "${DSP}/../../Include")
+
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/MatrixFunctions.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/MatrixFunctions.c
new file mode 100644
index 0000000..da721fe
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/MatrixFunctions.c
@@ -0,0 +1,53 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        MatrixFunctions.c
+ * Description:  Combination of all matrix function source files.
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.0.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_mat_add_f32.c"
+#include "arm_mat_add_q15.c"
+#include "arm_mat_add_q31.c"
+#include "arm_mat_cmplx_mult_f32.c"
+#include "arm_mat_cmplx_mult_q15.c"
+#include "arm_mat_cmplx_mult_q31.c"
+#include "arm_mat_init_f32.c"
+#include "arm_mat_init_q15.c"
+#include "arm_mat_init_q31.c"
+#include "arm_mat_inverse_f32.c"
+#include "arm_mat_inverse_f64.c"
+#include "arm_mat_mult_f32.c"
+#include "arm_mat_mult_fast_q15.c"
+#include "arm_mat_mult_fast_q31.c"
+#include "arm_mat_mult_q15.c"
+#include "arm_mat_mult_q31.c"
+#include "arm_mat_scale_f32.c"
+#include "arm_mat_scale_q15.c"
+#include "arm_mat_scale_q31.c"
+#include "arm_mat_sub_f32.c"
+#include "arm_mat_sub_q15.c"
+#include "arm_mat_sub_q31.c"
+#include "arm_mat_trans_f32.c"
+#include "arm_mat_trans_q15.c"
+#include "arm_mat_trans_q31.c"
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c
new file mode 100644
index 0000000..8e1246c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c
@@ -0,0 +1,232 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_add_f32.c
+ * Description:  Floating-point matrix addition
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @defgroup MatrixAdd Matrix Addition
+
+  Adds two matrices.
+  \image html MatrixAddition.gif "Addition of two 3 x 3 matrices"
+
+  The functions check to make sure that
+  <code>pSrcA</code>, <code>pSrcB</code>, and <code>pDst</code> have the same
+  number of rows and columns.
+ */
+
+/**
+  @addtogroup MatrixAdd
+  @{
+ */
+
+
+/**
+  @brief         Floating-point matrix addition.
+  @param[in]     pSrcA      points to first input matrix structure
+  @param[in]     pSrcB      points to second input matrix structure
+  @param[out]    pDst       points to output matrix structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS       : Operation successful
+                   - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
+ */
+#if defined(ARM_MATH_NEON)
+/*
+
+Neon version is assuming the matrix is small enough.
+So no blocking is used for taking into account cache effects.
+For big matrix, there exist better libraries for Neon.
+
+*/
+arm_status arm_mat_add_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+  arm_matrix_instance_f32 * pDst)
+{
+  float32_t *pIn1 = pSrcA->pData;                /* input data matrix pointer A  */
+  float32_t *pIn2 = pSrcB->pData;                /* input data matrix pointer B  */
+  float32_t *pOut = pDst->pData;                 /* output data matrix pointer   */
+
+  float32_t inA1, inA2, inB1, inB2, out1, out2;  /* temporary variables */
+
+  uint32_t numSamples;                           /* total number of elements in the matrix  */
+  uint32_t blkCnt;                               /* loop counters */
+  arm_status status;                             /* status of matrix addition */
+
+#ifdef ARM_MATH_MATRIX_CHECK
+  /* Check for matrix mismatch condition */
+  if ((pSrcA->numRows != pSrcB->numRows) ||
+     (pSrcA->numCols != pSrcB->numCols) ||
+     (pSrcA->numRows != pDst->numRows) || (pSrcA->numCols != pDst->numCols))
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+#endif
+  {
+    float32x4_t vec1;
+    float32x4_t vec2;
+    float32x4_t res;
+
+    /* Total number of samples in the input matrix */
+    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
+
+    blkCnt = numSamples >> 2U;
+
+    /* Compute 4 outputs at a time.
+     ** a second loop below computes the remaining 1 to 3 samples. */
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) + B(m,n) */
+      /* Add and then store the results in the destination buffer. */
+      vec1 = vld1q_f32(pIn1);
+      vec2 = vld1q_f32(pIn2);
+      res = vaddq_f32(vec1, vec2);
+      vst1q_f32(pOut, res);
+
+      /* update pointers to process next samples */
+      pIn1 += 4U;
+      pIn2 += 4U;
+      pOut += 4U;
+      /* Decrement the loop counter */
+      blkCnt--;
+    }
+
+    /* If the numSamples is not a multiple of 4, compute any remaining output samples here.
+     ** No loop unrolling is used. */
+    blkCnt = numSamples % 0x4U;
+
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) + B(m,n) */
+      /* Add and then store the results in the destination buffer. */
+      *pOut++ = (*pIn1++) + (*pIn2++);
+
+      /* Decrement the loop counter */
+      blkCnt--;
+    }
+
+    /* set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+#else
+arm_status arm_mat_add_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+        arm_matrix_instance_f32 * pDst)
+{
+  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
+  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
+  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
+
+  uint32_t numSamples;                           /* total number of elements in the matrix */
+  uint32_t blkCnt;                               /* loop counters */
+  arm_status status;                             /* status of matrix addition */
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrcA->numRows != pSrcB->numRows) ||
+      (pSrcA->numCols != pSrcB->numCols) ||
+      (pSrcA->numRows != pDst->numRows)  ||
+      (pSrcA->numCols != pDst->numCols)    )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+    /* Total number of samples in input matrix */
+    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    blkCnt = numSamples >> 2U;
+
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) + B(m,n) */
+
+      /* Add and store result in destination buffer. */
+      *pOut++ = *pInA++ + *pInB++;
+
+      *pOut++ = *pInA++ + *pInB++;
+
+      *pOut++ = *pInA++ + *pInB++;
+
+      *pOut++ = *pInA++ + *pInB++;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    blkCnt = numSamples % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) + B(m,n) */
+
+      /* Add and store result in destination buffer. */
+      *pOut++ = *pInA++ + *pInB++;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+
+/**
+  @} end of MatrixAdd group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c
new file mode 100644
index 0000000..2aaf849
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c
@@ -0,0 +1,149 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_add_q15.c
+ * Description:  Q15 matrix addition
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @addtogroup MatrixAdd
+  @{
+ */
+
+/**
+  @brief         Q15 matrix addition.
+  @param[in]     pSrcA      points to first input matrix structure
+  @param[in]     pSrcB      points to second input matrix structure
+  @param[out]    pDst       points to output matrix structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS       : Operation successful
+                   - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.
+ */
+
+arm_status arm_mat_add_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+        arm_matrix_instance_q15 * pDst)
+{
+        q15_t *pInA = pSrcA->pData;                    /* input data matrix pointer A */
+        q15_t *pInB = pSrcB->pData;                    /* input data matrix pointer B */
+        q15_t *pOut = pDst->pData;                     /* output data matrix pointer */
+        
+        uint32_t numSamples;                           /* total number of elements in the matrix */
+        uint32_t blkCnt;                               /* loop counters */
+        arm_status status;                             /* status of matrix addition */
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrcA->numRows != pSrcB->numRows) ||
+      (pSrcA->numCols != pSrcB->numCols) ||
+      (pSrcA->numRows != pDst->numRows)  ||
+      (pSrcA->numCols != pDst->numCols)    )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+    /* Total number of samples in input matrix */
+    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    blkCnt = numSamples >> 2U;
+
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) + B(m,n) */
+
+      /* Add, saturate and store result in destination buffer. */
+#if defined (ARM_MATH_DSP)
+      write_q15x2_ia (&pOut, __QADD16(read_q15x2_ia (&pInA), read_q15x2_ia (&pInB)));
+
+      write_q15x2_ia (&pOut, __QADD16(read_q15x2_ia (&pInA), read_q15x2_ia (&pInB)));
+#else
+      *pOut++ = (q15_t) __SSAT(((q31_t) *pInA++ + *pInB++), 16);
+
+      *pOut++ = (q15_t) __SSAT(((q31_t) *pInA++ + *pInB++), 16);
+
+      *pOut++ = (q15_t) __SSAT(((q31_t) *pInA++ + *pInB++), 16);
+
+      *pOut++ = (q15_t) __SSAT(((q31_t) *pInA++ + *pInB++), 16);
+#endif
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    blkCnt = numSamples % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) + B(m,n) */
+
+      /* Add, saturate and store result in destination buffer. */
+#if defined (ARM_MATH_DSP)
+      *pOut++ = (q15_t) __QADD16(*pInA++, *pInB++);
+#else
+      *pOut++ = (q15_t) __SSAT(((q31_t) *pInA++ + *pInB++), 16);
+#endif
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+
+/**
+  @} end of MatrixAdd group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c
new file mode 100644
index 0000000..6194809
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c
@@ -0,0 +1,139 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_add_q31.c
+ * Description:  Q31 matrix addition
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @addtogroup MatrixAdd
+  @{
+ */
+
+/**
+  @brief         Q31 matrix addition.
+  @param[in]     pSrcA      points to first input matrix structure
+  @param[in]     pSrcB      points to second input matrix structure
+  @param[out]    pDst       points to output matrix structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS       : Operation successful
+                   - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q31 range [0x80000000 0x7FFFFFFF] are saturated.
+ */
+
+arm_status arm_mat_add_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+        arm_matrix_instance_q31 * pDst)
+{
+  q31_t *pInA = pSrcA->pData;                    /* input data matrix pointer A */
+  q31_t *pInB = pSrcB->pData;                    /* input data matrix pointer B */
+  q31_t *pOut = pDst->pData;                     /* output data matrix pointer */
+
+  uint32_t numSamples;                           /* total number of elements in the matrix */
+  uint32_t blkCnt;                               /* loop counters */
+  arm_status status;                             /* status of matrix addition */
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrcA->numRows != pSrcB->numRows) ||
+      (pSrcA->numCols != pSrcB->numCols) ||
+      (pSrcA->numRows != pDst->numRows)  ||
+      (pSrcA->numCols != pDst->numCols)    )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+    /* Total number of samples in input matrix */
+    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    blkCnt = numSamples >> 2U;
+
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) + B(m,n) */
+
+      /* Add, saturate and store result in destination buffer. */
+      *pOut++ = __QADD(*pInA++, *pInB++);
+
+      *pOut++ = __QADD(*pInA++, *pInB++);
+
+      *pOut++ = __QADD(*pInA++, *pInB++);
+
+      *pOut++ = __QADD(*pInA++, *pInB++);
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    blkCnt = numSamples % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) + B(m,n) */
+
+      /* Add, saturate and store result in destination buffer. */
+      *pOut++ = __QADD(*pInA++, *pInB++);
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+
+/**
+  @} end of MatrixAdd group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c
new file mode 100644
index 0000000..8e2af31
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c
@@ -0,0 +1,631 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_cmplx_mult_f32.c
+ * Description:  Floating-point matrix multiplication
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @defgroup CmplxMatrixMult  Complex Matrix Multiplication
+
+  Complex Matrix multiplication is only defined if the number of columns of the
+  first matrix equals the number of rows of the second matrix.
+  Multiplying an <code>M x N</code> matrix with an <code>N x P</code> matrix results
+  in an <code>M x P</code> matrix.
+  @par
+  When matrix size checking is enabled, the functions check:
+   - that the inner dimensions of <code>pSrcA</code> and <code>pSrcB</code> are equal;
+   - that the size of the output matrix equals the outer dimensions of <code>pSrcA</code> and <code>pSrcB</code>.
+ */
+
+
+/**
+  @addtogroup CmplxMatrixMult
+  @{
+ */
+
+/**
+  @brief         Floating-point Complex matrix multiplication.
+  @param[in]     pSrcA      points to first input complex matrix structure
+  @param[in]     pSrcB      points to second input complex matrix structure
+  @param[out]    pDst       points to output complex matrix structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS       : Operation successful
+                   - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
+ */
+#if defined(ARM_MATH_NEON)
+arm_status arm_mat_cmplx_mult_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+  arm_matrix_instance_f32 * pDst)
+{
+  float32_t *pIn1 = pSrcA->pData;                /* input data matrix pointer A */
+  float32_t *pIn2 = pSrcB->pData;                /* input data matrix pointer B */
+  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A  */
+  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
+  float32_t *px;                                 /* Temporary output data matrix pointer */
+  uint16_t numRowsA = pSrcA->numRows;            /* number of rows of input matrix A */
+  uint16_t numColsB = pSrcB->numCols;            /* number of columns of input matrix B */
+  uint16_t numColsA = pSrcA->numCols;            /* number of columns of input matrix A */
+  float32_t sumReal1, sumImag1;                  /* accumulator */
+  float32_t a0, b0, c0, d0;
+  float32_t a1, a1B,b1, b1B, c1, d1;
+  float32_t sumReal2, sumImag2;                  /* accumulator */
+
+
+  float32x4x2_t a0V, a1V;
+  float32x4_t accR0,accI0, accR1,accI1,tempR, tempI;
+  float32x2_t accum = vdup_n_f32(0);
+  float32_t *pIn1B = pSrcA->pData;    
+
+  uint16_t col, i = 0U, j, rowCnt, row = numRowsA, colCnt;      /* loop counters */
+  arm_status status;                             /* status of matrix multiplication */
+  float32_t sumReal1B, sumImag1B; 
+  float32_t sumReal2B, sumImag2B; 
+  float32_t *pxB;  
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+
+  /* Check for matrix mismatch condition */
+  if ((pSrcA->numCols != pSrcB->numRows) ||
+     (pSrcA->numRows != pDst->numRows) || (pSrcB->numCols != pDst->numCols))
+  {
+
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+#endif /*      #ifdef ARM_MATH_MATRIX_CHECK    */
+
+  {
+    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
+
+    rowCnt = row >> 1;
+
+    /* Row loop */
+    while (rowCnt > 0U)
+    {
+      /* Output pointer is set to starting address of the row being processed */
+      px = pOut + 2 * i;
+      pxB = px + 2 * numColsB;
+
+      /* For every row wise process, the column loop counter is to be initiated */
+      col = numColsB;
+
+      /* For every row wise process, the pIn2 pointer is set
+       ** to the starting address of the pSrcB data */
+      pIn2 = pSrcB->pData;
+
+      j = 0U;
+
+      /* Column loop */
+      while (col > 0U)
+      {
+        /* Set the variable sum, that acts as accumulator, to zero */
+        sumReal1 = 0.0f;
+        sumImag1 = 0.0f;
+        sumReal1B = 0.0f;
+        sumImag1B = 0.0f;
+
+        sumReal2 = 0.0f;
+        sumImag2 = 0.0f;
+        sumReal2B = 0.0f;
+        sumImag2B = 0.0f;
+
+        /* Initiate the pointer pIn1 to point to the starting address of the column being processed */
+        pIn1 = pInA;
+        pIn1B = pIn1 + 2*numColsA;
+
+        accR0 = vdupq_n_f32(0.0);
+        accI0 = vdupq_n_f32(0.0);
+        accR1 = vdupq_n_f32(0.0);
+        accI1 = vdupq_n_f32(0.0);
+
+        /* Compute 4 MACs simultaneously. */
+        colCnt = numColsA >> 2;
+
+        /* Matrix multiplication */
+        while (colCnt > 0U)
+        {
+          /* Reading real part of complex matrix A */
+          a0V = vld2q_f32(pIn1);  // load & separate real/imag pSrcA (de-interleave 2)
+          a1V = vld2q_f32(pIn1B);  // load & separate real/imag pSrcA (de-interleave 2)
+
+          pIn1 += 8;
+          pIn1B += 8;
+
+          tempR[0] = *pIn2;
+          tempI[0] = *(pIn2 + 1U);
+          pIn2 += 2 * numColsB;
+
+          tempR[1] = *pIn2;
+          tempI[1] = *(pIn2 + 1U);
+          pIn2 += 2 * numColsB;
+
+          tempR[2] = *pIn2;
+          tempI[2] = *(pIn2 + 1U);
+          pIn2 += 2 * numColsB;
+
+          tempR[3] = *pIn2;
+          tempI[3] = *(pIn2 + 1U);
+          pIn2 += 2 * numColsB;
+
+          accR0 = vmlaq_f32(accR0,a0V.val[0],tempR);
+          accR0 = vmlsq_f32(accR0,a0V.val[1],tempI);
+
+          accI0 = vmlaq_f32(accI0,a0V.val[1],tempR);
+          accI0 = vmlaq_f32(accI0,a0V.val[0],tempI);
+
+          accR1 = vmlaq_f32(accR1,a1V.val[0],tempR);
+          accR1 = vmlsq_f32(accR1,a1V.val[1],tempI);
+
+          accI1 = vmlaq_f32(accI1,a1V.val[1],tempR);
+          accI1 = vmlaq_f32(accI1,a1V.val[0],tempI);
+
+          /* Decrement the loop count */
+          colCnt--;
+        }
+
+        accum = vpadd_f32(vget_low_f32(accR0), vget_high_f32(accR0));
+        sumReal1 += accum[0] + accum[1];
+
+        accum = vpadd_f32(vget_low_f32(accI0), vget_high_f32(accI0));
+        sumImag1 += accum[0] + accum[1];
+
+        accum = vpadd_f32(vget_low_f32(accR1), vget_high_f32(accR1));
+        sumReal1B += accum[0] + accum[1];
+
+        accum = vpadd_f32(vget_low_f32(accI1), vget_high_f32(accI1));
+        sumImag1B += accum[0] + accum[1];
+
+        /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.
+         ** No loop unrolling is used. */
+        colCnt = numColsA & 3;
+
+        while (colCnt > 0U)
+        {
+          /* c(m,n) = a(1,1)*b(1,1) + a(1,2)*b(2,1) + ... + a(m,p)*b(p,n) */
+          a1 = *pIn1;
+          a1B = *pIn1B;
+
+          c1 = *pIn2;
+
+          b1 = *(pIn1 + 1U);
+          b1B = *(pIn1B + 1U);
+
+          d1 = *(pIn2 + 1U);
+
+          sumReal1 += a1 * c1;
+          sumImag1 += b1 * c1;
+
+          sumReal1B += a1B * c1;
+          sumImag1B += b1B * c1;
+
+          pIn1 += 2U;
+          pIn1B += 2U;
+          pIn2 += 2 * numColsB;
+
+          sumReal2 -= b1 * d1;
+          sumImag2 += a1 * d1;
+
+          sumReal2B -= b1B * d1;
+          sumImag2B += a1B * d1;
+
+          /* Decrement the loop counter */
+          colCnt--;
+        }
+
+        sumReal1 += sumReal2;
+        sumImag1 += sumImag2;
+
+        sumReal1B += sumReal2B;
+        sumImag1B += sumImag2B;
+
+        /* Store the result in the destination buffer */
+        *px++ = sumReal1;
+        *px++ = sumImag1;
+        *pxB++ = sumReal1B;
+        *pxB++ = sumImag1B;
+
+        /* Update the pointer pIn2 to point to the  starting address of the next column */
+        j++;
+        pIn2 = pSrcB->pData + 2U * j;
+
+        /* Decrement the column loop counter */
+        col--;
+      } 
+
+      /* Update the pointer pInA to point to the  starting address of the next 2 row */
+      i = i + 2*numColsB;
+      pInA = pInA + 4 * numColsA;
+
+      /* Decrement the row loop counter */
+      rowCnt--;
+    }
+
+    rowCnt = row & 1;
+    while (rowCnt > 0U)
+    {
+      /* Output pointer is set to starting address of the row being processed */
+      px = pOut + 2 * i;
+
+      /* For every row wise process, the column loop counter is to be initiated */
+      col = numColsB;
+
+      /* For every row wise process, the pIn2 pointer is set
+       ** to the starting address of the pSrcB data */
+      pIn2 = pSrcB->pData;
+
+      j = 0U;
+
+      /* Column loop */
+      while (col > 0U)
+      {
+        /* Set the variable sum, that acts as accumulator, to zero */
+        sumReal1 = 0.0f;
+        sumImag1 = 0.0f;
+
+        sumReal2 = 0.0f;
+        sumImag2 = 0.0f;
+
+        /* Initiate the pointer pIn1 to point to the starting address of the column being processed */
+        pIn1 = pInA;
+
+        accR0 = vdupq_n_f32(0.0);
+        accI0 = vdupq_n_f32(0.0);
+
+        /* Compute 4 MACs simultaneously. */
+        colCnt = numColsA >> 2;
+
+        /* Matrix multiplication */
+        while (colCnt > 0U)
+        {
+          /* Reading real part of complex matrix A */
+          a0V = vld2q_f32(pIn1);  // load & separate real/imag pSrcA (de-interleave 2)
+          pIn1 += 8;
+
+          tempR[0] = *pIn2;
+          tempI[0] = *(pIn2 + 1U);
+          pIn2 += 2 * numColsB;
+
+          tempR[1] = *pIn2;
+          tempI[1] = *(pIn2 + 1U);
+          pIn2 += 2 * numColsB;
+
+          tempR[2] = *pIn2;
+          tempI[2] = *(pIn2 + 1U);
+          pIn2 += 2 * numColsB;
+
+          tempR[3] = *pIn2;
+          tempI[3] = *(pIn2 + 1U);
+          pIn2 += 2 * numColsB;
+
+          accR0 = vmlaq_f32(accR0,a0V.val[0],tempR);
+          accR0 = vmlsq_f32(accR0,a0V.val[1],tempI);
+
+          accI0 = vmlaq_f32(accI0,a0V.val[1],tempR);
+          accI0 = vmlaq_f32(accI0,a0V.val[0],tempI);
+
+          /* Decrement the loop count */
+          colCnt--;
+        }
+
+        accum = vpadd_f32(vget_low_f32(accR0), vget_high_f32(accR0));
+        sumReal1 += accum[0] + accum[1];
+
+        accum = vpadd_f32(vget_low_f32(accI0), vget_high_f32(accI0));
+        sumImag1 += accum[0] + accum[1];
+
+        /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.
+         ** No loop unrolling is used. */
+        colCnt = numColsA & 3;
+
+        while (colCnt > 0U)
+        {
+          /* c(m,n) = a(1,1)*b(1,1) + a(1,2)*b(2,1) + ... + a(m,p)*b(p,n) */
+          a1 = *pIn1;
+          c1 = *pIn2;
+
+          b1 = *(pIn1 + 1U);
+          d1 = *(pIn2 + 1U);
+
+          sumReal1 += a1 * c1;
+          sumImag1 += b1 * c1;
+
+          pIn1 += 2U;
+          pIn2 += 2 * numColsB;
+
+          sumReal2 -= b1 * d1;
+          sumImag2 += a1 * d1;
+
+          /* Decrement the loop counter */
+          colCnt--;
+        }
+
+        sumReal1 += sumReal2;
+        sumImag1 += sumImag2;
+
+        /* Store the result in the destination buffer */
+        *px++ = sumReal1;
+        *px++ = sumImag1;
+
+        /* Update the pointer pIn2 to point to the  starting address of the next column */
+        j++;
+        pIn2 = pSrcB->pData + 2U * j;
+
+        /* Decrement the column loop counter */
+        col--;
+
+      } 
+
+      /* Update the pointer pInA to point to the  starting address of the next row */
+      i = i + numColsB;
+      pInA = pInA + 2 * numColsA;
+
+      /* Decrement the row loop counter */
+      rowCnt--;
+
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+#else
+arm_status arm_mat_cmplx_mult_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+        arm_matrix_instance_f32 * pDst)
+{
+  float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
+  float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
+  float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
+  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
+  float32_t *px;                                 /* Temporary output data matrix pointer */
+  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
+  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
+  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
+  float32_t sumReal, sumImag;                    /* Accumulator */
+  float32_t a1, b1, c1, d1;
+  uint32_t col, i = 0U, j, row = numRowsA, colCnt; /* loop counters */
+  arm_status status;                             /* status of matrix multiplication */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+  float32_t a0, b0, c0, d0;
+#endif
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrcA->numCols != pSrcB->numRows) ||
+      (pSrcA->numRows != pDst->numRows)  ||
+      (pSrcB->numCols != pDst->numCols)    )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
+    /* row loop */
+    do
+    {
+      /* Output pointer is set to starting address of the row being processed */
+      px = pOut + 2 * i;
+
+      /* For every row wise process, the column loop counter is to be initiated */
+      col = numColsB;
+
+      /* For every row wise process, the pIn2 pointer is set
+       ** to the starting address of the pSrcB data */
+      pIn2 = pSrcB->pData;
+
+      j = 0U;
+
+      /* column loop */
+      do
+      {
+        /* Set the variable sum, that acts as accumulator, to zero */
+        sumReal = 0.0f;
+        sumImag = 0.0f;
+
+        /* Initiate pointer pIn1 to point to starting address of column being processed */
+        pIn1 = pInA;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+        /* Apply loop unrolling and compute 4 MACs simultaneously. */
+        colCnt = numColsA >> 2U;
+
+        /* matrix multiplication */
+        while (colCnt > 0U)
+        {
+
+          /* Reading real part of complex matrix A */
+          a0 = *pIn1;
+
+          /* Reading real part of complex matrix B */
+          c0 = *pIn2;
+
+          /* Reading imaginary part of complex matrix A */
+          b0 = *(pIn1 + 1U);
+
+          /* Reading imaginary part of complex matrix B */
+          d0 = *(pIn2 + 1U);
+
+          /* Multiply and Accumlates */
+          sumReal += a0 * c0;
+          sumImag += b0 * c0;
+
+          /* update pointers */
+          pIn1 += 2U;
+          pIn2 += 2 * numColsB;
+
+          /* Multiply and Accumlates */
+          sumReal -= b0 * d0;
+          sumImag += a0 * d0;
+
+          /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
+
+          /* read real and imag values from pSrcA and pSrcB buffer */
+          a1 = *(pIn1     );
+          c1 = *(pIn2     );
+          b1 = *(pIn1 + 1U);
+          d1 = *(pIn2 + 1U);
+
+          /* Multiply and Accumlates */
+          sumReal += a1 * c1;
+          sumImag += b1 * c1;
+
+          /* update pointers */
+          pIn1 += 2U;
+          pIn2 += 2 * numColsB;
+
+          /* Multiply and Accumlates */
+          sumReal -= b1 * d1;
+          sumImag += a1 * d1;
+
+          a0 = *(pIn1     );
+          c0 = *(pIn2     );
+          b0 = *(pIn1 + 1U);
+          d0 = *(pIn2 + 1U);
+
+          /* Multiply and Accumlates */
+          sumReal += a0 * c0;
+          sumImag += b0 * c0;
+
+          /* update pointers */
+          pIn1 += 2U;
+          pIn2 += 2 * numColsB;
+
+          /* Multiply and Accumlates */
+          sumReal -= b0 * d0;
+          sumImag += a0 * d0;
+
+          /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
+
+          a1 = *(pIn1     );
+          c1 = *(pIn2     );
+          b1 = *(pIn1 + 1U);
+          d1 = *(pIn2 + 1U);
+
+          /* Multiply and Accumlates */
+          sumReal += a1 * c1;
+          sumImag += b1 * c1;
+
+          /* update pointers */
+          pIn1 += 2U;
+          pIn2 += 2 * numColsB;
+
+          /* Multiply and Accumlates */
+          sumReal -= b1 * d1;
+          sumImag += a1 * d1;
+
+          /* Decrement loop count */
+          colCnt--;
+        }
+
+        /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.
+         ** No loop unrolling is used. */
+        colCnt = numColsA % 0x4U;
+
+#else
+
+        /* Initialize blkCnt with number of samples */
+        colCnt = numColsA;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+        while (colCnt > 0U)
+        {
+          /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
+          a1 = *(pIn1     );
+          c1 = *(pIn2     );
+          b1 = *(pIn1 + 1U);
+          d1 = *(pIn2 + 1U);
+
+          /* Multiply and Accumlates */
+          sumReal += a1 * c1;
+          sumImag += b1 * c1;
+
+          /* update pointers */
+          pIn1 += 2U;
+          pIn2 += 2 * numColsB;
+
+          /* Multiply and Accumlates */
+          sumReal -= b1 * d1;
+          sumImag += a1 * d1;
+
+          /* Decrement loop counter */
+          colCnt--;
+        }
+
+        /* Store result in destination buffer */
+        *px++ = sumReal;
+        *px++ = sumImag;
+
+        /* Update pointer pIn2 to point to starting address of next column */
+        j++;
+        pIn2 = pSrcB->pData + 2U * j;
+
+        /* Decrement column loop counter */
+        col--;
+
+      } while (col > 0U);
+
+      /* Update pointer pInA to point to starting address of next row */
+      i = i + numColsB;
+      pInA = pInA + 2 * numColsA;
+
+      /* Decrement row loop counter */
+      row--;
+
+    } while (row > 0U);
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+
+#endif /* #if defined(ARM_MATH_NEON) */
+
+/**
+  @} end of MatrixMult group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c
new file mode 100644
index 0000000..4c5a45b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c
@@ -0,0 +1,340 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cmplx_mat_mult_q15.c
+ * Description:  Q15 complex matrix multiplication
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @addtogroup CmplxMatrixMult
+  @{
+ */
+
+/**
+  @brief         Q15 Complex matrix multiplication.
+  @param[in]     pSrcA      points to first input complex matrix structure
+  @param[in]     pSrcB      points to second input complex matrix structure
+  @param[out]    pDst       points to output complex matrix structure
+  @param[in]     pScratch   points to an array for storing intermediate results
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS       : Operation successful
+                   - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
+
+  @par           Conditions for optimum performance
+                   Input, output and state buffers should be aligned by 32-bit
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using an internal 64-bit accumulator. The inputs to the
+                   multiplications are in 1.15 format and multiplications yield a 2.30 result.
+                   The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format.
+                   This approach provides 33 guard bits and there is no risk of overflow. The 34.30 result is then
+                   truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.15 format.
+ */
+
+arm_status arm_mat_cmplx_mult_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+        arm_matrix_instance_q15 * pDst,
+        q15_t                   * pScratch)
+{
+        q15_t *pSrcBT = pScratch;                      /* input data matrix pointer for transpose */
+        q15_t *pInA = pSrcA->pData;                    /* input data matrix pointer A of Q15 type */
+        q15_t *pInB = pSrcB->pData;                    /* input data matrix pointer B of Q15 type */
+        q15_t *px;                                     /* Temporary output data matrix pointer */
+        uint16_t numRowsA = pSrcA->numRows;            /* number of rows of input matrix A */
+        uint16_t numColsB = pSrcB->numCols;            /* number of columns of input matrix B */
+        uint16_t numColsA = pSrcA->numCols;            /* number of columns of input matrix A */
+        uint16_t numRowsB = pSrcB->numRows;            /* number of rows of input matrix A */
+        q63_t sumReal, sumImag;                        /* accumulator */
+        uint32_t col, i = 0U, row = numRowsB, colCnt;  /* Loop counters */
+        arm_status status;                             /* Status of matrix multiplication */
+
+#if defined (ARM_MATH_DSP)
+        q31_t prod1, prod2;
+        q31_t pSourceA, pSourceB;
+#else
+        q15_t a, b, c, d;
+#endif /* #if defined (ARM_MATH_DSP) */
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrcA->numCols != pSrcB->numRows) ||
+      (pSrcA->numRows != pDst->numRows)  ||
+      (pSrcB->numCols != pDst->numCols)    )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+    /* Matrix transpose */
+    do
+    {
+      /* The pointer px is set to starting address of column being processed */
+      px = pSrcBT + i;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+      /* Apply loop unrolling and exchange the columns with row elements */
+      col = numColsB >> 2;
+
+      /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
+         a second loop below computes the remaining 1 to 3 samples. */
+      while (col > 0U)
+      {
+        /* Read two elements from row */
+        write_q15x2 (px, read_q15x2_ia (&pInB));
+
+        /* Update pointer px to point to next row of transposed matrix */
+        px += numRowsB * 2;
+
+        /* Read two elements from row */
+        write_q15x2 (px, read_q15x2_ia (&pInB));
+
+        /* Update pointer px to point to next row of transposed matrix */
+        px += numRowsB * 2;
+
+        /* Read two elements from row */
+        write_q15x2 (px, read_q15x2_ia (&pInB));
+
+        /* Update pointer px to point to next row of transposed matrix */
+        px += numRowsB * 2;
+
+        /* Read two elements from row */
+        write_q15x2 (px, read_q15x2_ia (&pInB));
+
+        /* Update pointer px to point to next row of transposed matrix */
+        px += numRowsB * 2;
+
+        /* Decrement column loop counter */
+        col--;
+      }
+
+      /* If the columns of pSrcB is not a multiple of 4, compute any remaining output samples here.
+       ** No loop unrolling is used. */
+      col = numColsB % 0x4U;
+
+#else
+
+        /* Initialize blkCnt with number of samples */
+        col = numColsB;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (col > 0U)
+      {
+        /* Read two elements from row */
+        write_q15x2 (px, read_q15x2_ia (&pInB));
+
+        /* Update pointer px to point to next row of transposed matrix */
+        px += numRowsB * 2;
+
+        /* Decrement column loop counter */
+        col--;
+      }
+
+      i = i + 2U;
+
+      /* Decrement row loop counter */
+      row--;
+
+    } while (row > 0U);
+
+    /* Reset variables for usage in following multiplication process */
+    row = numRowsA;
+    i = 0U;
+    px = pDst->pData;
+
+    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
+    /* row loop */
+    do
+    {
+      /* For every row wise process, column loop counter is to be initiated */
+      col = numColsB;
+
+      /* For every row wise process, pIn2 pointer is set to starting address of transposed pSrcB data */
+      pInB = pSrcBT;
+
+      /* column loop */
+      do
+      {
+        /* Set variable sum, that acts as accumulator, to zero */
+        sumReal = 0;
+        sumImag = 0;
+
+        /* Initiate pointer pInA to point to starting address of column being processed */
+        pInA = pSrcA->pData + i * 2;
+
+        /* Apply loop unrolling and compute 2 MACs simultaneously. */
+        colCnt = numColsA >> 1U;
+
+        /* matrix multiplication */
+        while (colCnt > 0U)
+        {
+          /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
+
+#if defined (ARM_MATH_DSP)
+
+          /* read real and imag values from pSrcA and pSrcB buffer */
+          pSourceA = read_q15x2_ia ((q15_t **) &pInA);
+          pSourceB = read_q15x2_ia ((q15_t **) &pInB);
+
+          /* Multiply and Accumlates */
+#ifdef ARM_MATH_BIG_ENDIAN
+          prod1 = -__SMUSD(pSourceA, pSourceB);
+#else
+          prod1 = __SMUSD(pSourceA, pSourceB);
+#endif
+          prod2 = __SMUADX(pSourceA, pSourceB);
+          sumReal += (q63_t) prod1;
+          sumImag += (q63_t) prod2;
+
+          /* read real and imag values from pSrcA and pSrcB buffer */
+          pSourceA = read_q15x2_ia ((q15_t **) &pInA);
+          pSourceB = read_q15x2_ia ((q15_t **) &pInB);
+
+          /* Multiply and Accumlates */
+#ifdef ARM_MATH_BIG_ENDIAN
+          prod1 = -__SMUSD(pSourceA, pSourceB);
+#else
+          prod1 = __SMUSD(pSourceA, pSourceB);
+#endif
+          prod2 = __SMUADX(pSourceA, pSourceB);
+          sumReal += (q63_t) prod1;
+          sumImag += (q63_t) prod2;
+
+#else /* #if defined (ARM_MATH_DSP) */
+
+          /* read real and imag values from pSrcA buffer */
+          a = *pInA;
+          b = *(pInA + 1U);
+          /* read real and imag values from pSrcB buffer */
+          c = *pInB;
+          d = *(pInB + 1U);
+
+          /* Multiply and Accumlates */
+          sumReal += (q31_t) a *c;
+          sumImag += (q31_t) a *d;
+          sumReal -= (q31_t) b *d;
+          sumImag += (q31_t) b *c;
+
+          /* read next real and imag values from pSrcA buffer */
+          a = *(pInA + 2U);
+          b = *(pInA + 3U);
+          /* read next real and imag values from pSrcB buffer */
+          c = *(pInB + 2U);
+          d = *(pInB + 3U);
+
+          /* update pointer */
+          pInA += 4U;
+
+          /* Multiply and Accumlates */
+          sumReal += (q31_t) a * c;
+          sumImag += (q31_t) a * d;
+          sumReal -= (q31_t) b * d;
+          sumImag += (q31_t) b * c;
+          /* update pointer */
+          pInB += 4U;
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+          /* Decrement loop counter */
+          colCnt--;
+        }
+
+        /* process odd column samples */
+        if ((numColsA & 0x1U) > 0U)
+        {
+          /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
+
+#if defined (ARM_MATH_DSP)
+          /* read real and imag values from pSrcA and pSrcB buffer */
+          pSourceA = read_q15x2_ia ((q15_t **) &pInA);
+          pSourceB = read_q15x2_ia ((q15_t **) &pInB);
+
+          /* Multiply and Accumlates */
+#ifdef ARM_MATH_BIG_ENDIAN
+          prod1 = -__SMUSD(pSourceA, pSourceB);
+#else
+          prod1 = __SMUSD(pSourceA, pSourceB);
+#endif
+          prod2 = __SMUADX(pSourceA, pSourceB);
+          sumReal += (q63_t) prod1;
+          sumImag += (q63_t) prod2;
+
+#else /* #if defined (ARM_MATH_DSP) */
+
+          /* read real and imag values from pSrcA and pSrcB buffer */
+          a = *pInA++;
+          b = *pInA++;
+          c = *pInB++;
+          d = *pInB++;
+
+          /* Multiply and Accumlates */
+          sumReal += (q31_t) a * c;
+          sumImag += (q31_t) a * d;
+          sumReal -= (q31_t) b * d;
+          sumImag += (q31_t) b * c;
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+        }
+
+        /* Saturate and store result in destination buffer */
+        *px++ = (q15_t) (__SSAT(sumReal >> 15, 16));
+        *px++ = (q15_t) (__SSAT(sumImag >> 15, 16));
+
+        /* Decrement column loop counter */
+        col--;
+
+      } while (col > 0U);
+
+      i = i + numColsA;
+
+      /* Decrement row loop counter */
+      row--;
+
+    } while (row > 0U);
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+
+/**
+  @} end of MatrixMult group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c
new file mode 100644
index 0000000..7b458f9
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c
@@ -0,0 +1,283 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_cmplx_mult_q31.c
+ * Description:  Floating-point matrix multiplication
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @addtogroup CmplxMatrixMult
+  @{
+ */
+
+/**
+  @brief         Q31 Complex matrix multiplication.
+  @param[in]     pSrcA      points to first input complex matrix structure
+  @param[in]     pSrcB      points to second input complex matrix structure
+  @param[out]    pDst       points to output complex matrix structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS       : Operation successful
+                   - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using an internal 64-bit accumulator.
+                   The accumulator has a 2.62 format and maintains full precision of the intermediate
+                   multiplication results but provides only a single guard bit. There is no saturation
+                   on intermediate additions. Thus, if the accumulator overflows it wraps around and
+                   distorts the result. The input signals should be scaled down to avoid intermediate
+                   overflows. The input is thus scaled down by log2(numColsA) bits
+                   to avoid overflows, as a total of numColsA additions are performed internally.
+                   The 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to yield the final result.
+ */
+
+arm_status arm_mat_cmplx_mult_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+        arm_matrix_instance_q31 * pDst)
+{
+  q31_t *pIn1 = pSrcA->pData;                    /* Input data matrix pointer A */
+  q31_t *pIn2 = pSrcB->pData;                    /* Input data matrix pointer B */
+  q31_t *pInA = pSrcA->pData;                    /* Input data matrix pointer A */
+  q31_t *pOut = pDst->pData;                     /* Output data matrix pointer */
+  q31_t *px;                                     /* Temporary output data matrix pointer */
+  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
+  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
+  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
+  q63_t sumReal, sumImag;                        /* Accumulator */
+  q31_t a1, b1, c1, d1;
+  uint32_t col, i = 0U, j, row = numRowsA, colCnt; /* loop counters */
+  arm_status status;                             /* status of matrix multiplication */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+  q31_t a0, b0, c0, d0;
+#endif
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrcA->numCols != pSrcB->numRows) ||
+      (pSrcA->numRows != pDst->numRows)  ||
+      (pSrcB->numCols != pDst->numCols)    )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
+    /* row loop */
+    do
+    {
+      /* Output pointer is set to starting address of the row being processed */
+      px = pOut + 2 * i;
+
+      /* For every row wise process, the column loop counter is to be initiated */
+      col = numColsB;
+
+      /* For every row wise process, the pIn2 pointer is set
+       ** to the starting address of the pSrcB data */
+      pIn2 = pSrcB->pData;
+
+      j = 0U;
+
+      /* column loop */
+      do
+      {
+        /* Set the variable sum, that acts as accumulator, to zero */
+        sumReal = 0.0;
+        sumImag = 0.0;
+
+        /* Initiate pointer pIn1 to point to starting address of column being processed */
+        pIn1 = pInA;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+        /* Apply loop unrolling and compute 4 MACs simultaneously. */
+        colCnt = numColsA >> 2U;
+
+        /* matrix multiplication */
+        while (colCnt > 0U)
+        {
+
+          /* Reading real part of complex matrix A */
+          a0 = *pIn1;
+
+          /* Reading real part of complex matrix B */
+          c0 = *pIn2;
+
+          /* Reading imaginary part of complex matrix A */
+          b0 = *(pIn1 + 1U);
+
+          /* Reading imaginary part of complex matrix B */
+          d0 = *(pIn2 + 1U);
+
+          /* Multiply and Accumlates */
+          sumReal += (q63_t) a0 * c0;
+          sumImag += (q63_t) b0 * c0;
+
+          /* update pointers */
+          pIn1 += 2U;
+          pIn2 += 2 * numColsB;
+
+          /* Multiply and Accumlates */
+          sumReal -= (q63_t) b0 * d0;
+          sumImag += (q63_t) a0 * d0;
+
+          /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
+
+          /* read real and imag values from pSrcA and pSrcB buffer */
+          a1 = *(pIn1     );
+          c1 = *(pIn2     );
+          b1 = *(pIn1 + 1U);
+          d1 = *(pIn2 + 1U);
+
+          /* Multiply and Accumlates */
+          sumReal += (q63_t) a1 * c1;
+          sumImag += (q63_t) b1 * c1;
+
+          /* update pointers */
+          pIn1 += 2U;
+          pIn2 += 2 * numColsB;
+
+          /* Multiply and Accumlates */
+          sumReal -= (q63_t) b1 * d1;
+          sumImag += (q63_t) a1 * d1;
+
+          a0 = *(pIn1     );
+          c0 = *(pIn2     );
+          b0 = *(pIn1 + 1U);
+          d0 = *(pIn2 + 1U);
+
+          /* Multiply and Accumlates */
+          sumReal += (q63_t) a0 * c0;
+          sumImag += (q63_t) b0 * c0;
+
+          /* update pointers */
+          pIn1 += 2U;
+          pIn2 += 2 * numColsB;
+
+          /* Multiply and Accumlates */
+          sumReal -= (q63_t) b0 * d0;
+          sumImag += (q63_t) a0 * d0;
+
+          /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
+
+          a1 = *(pIn1     );
+          c1 = *(pIn2     );
+          b1 = *(pIn1 + 1U);
+          d1 = *(pIn2 + 1U);
+
+          /* Multiply and Accumlates */
+          sumReal += (q63_t) a1 * c1;
+          sumImag += (q63_t) b1 * c1;
+
+          /* update pointers */
+          pIn1 += 2U;
+          pIn2 += 2 * numColsB;
+
+          /* Multiply and Accumlates */
+          sumReal -= (q63_t) b1 * d1;
+          sumImag += (q63_t) a1 * d1;
+
+          /* Decrement loop count */
+          colCnt--;
+        }
+
+        /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.
+         ** No loop unrolling is used. */
+        colCnt = numColsA % 0x4U;
+
+#else
+
+        /* Initialize blkCnt with number of samples */
+        colCnt = numColsA;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+        while (colCnt > 0U)
+        {
+          /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
+          a1 = *(pIn1     );
+          c1 = *(pIn2     );
+          b1 = *(pIn1 + 1U);
+          d1 = *(pIn2 + 1U);
+
+          /* Multiply and Accumlates */
+          sumReal += (q63_t) a1 * c1;
+          sumImag += (q63_t) b1 * c1;
+
+          /* update pointers */
+          pIn1 += 2U;
+          pIn2 += 2 * numColsB;
+
+          /* Multiply and Accumlates */
+          sumReal -= (q63_t) b1 * d1;
+          sumImag += (q63_t) a1 * d1;
+
+          /* Decrement loop counter */
+          colCnt--;
+        }
+
+        /* Store result in destination buffer */
+        *px++ = (q31_t) clip_q63_to_q31(sumReal >> 31);
+        *px++ = (q31_t) clip_q63_to_q31(sumImag >> 31);
+
+        /* Update pointer pIn2 to point to starting address of next column */
+        j++;
+        pIn2 = pSrcB->pData + 2U * j;
+
+        /* Decrement column loop counter */
+        col--;
+
+      } while (col > 0U);
+
+      /* Update pointer pInA to point to starting address of next row */
+      i = i + numColsB;
+      pInA = pInA + 2 * numColsA;
+
+      /* Decrement row loop counter */
+      row--;
+
+    } while (row > 0U);
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+
+/**
+  @} end of MatrixMult group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c
new file mode 100644
index 0000000..ce02a25
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c
@@ -0,0 +1,76 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_init_f32.c
+ * Description:  Floating-point matrix initialization
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @defgroup MatrixInit Matrix Initialization
+ 
+  Initializes the underlying matrix data structure.
+  The functions set the <code>numRows</code>,
+  <code>numCols</code>, and <code>pData</code> fields
+  of the matrix data structure.
+ */
+
+/**
+  @addtogroup MatrixInit
+  @{
+ */
+
+/**
+  @brief         Floating-point matrix initialization.
+  @param[in,out] S         points to an instance of the floating-point matrix structure
+  @param[in]     nRows     number of rows in the matrix
+  @param[in]     nColumns  number of columns in the matrix
+  @param[in]     pData     points to the matrix data array
+  @return        none
+ */
+
+void arm_mat_init_f32(
+  arm_matrix_instance_f32 * S,
+  uint16_t nRows,
+  uint16_t nColumns,
+  float32_t * pData)
+{
+  /* Assign Number of Rows */
+  S->numRows = nRows;
+
+  /* Assign Number of Columns */
+  S->numCols = nColumns;
+
+  /* Assign Data pointer */
+  S->pData = pData;
+}
+
+/**
+  @} end of MatrixInit group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c
new file mode 100644
index 0000000..0275503
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c
@@ -0,0 +1,67 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_init_q15.c
+ * Description:  Q15 matrix initialization
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @addtogroup MatrixInit
+  @{
+ */
+
+/**
+  @brief         Q15 matrix initialization.
+  @param[in,out] S         points to an instance of the floating-point matrix structure
+  @param[in]     nRows     number of rows in the matrix
+  @param[in]     nColumns  number of columns in the matrix
+  @param[in]     pData     points to the matrix data array
+  @return        none
+ */
+
+void arm_mat_init_q15(
+  arm_matrix_instance_q15 * S,
+  uint16_t nRows,
+  uint16_t nColumns,
+  q15_t * pData)
+{
+  /* Assign Number of Rows */
+  S->numRows = nRows;
+
+  /* Assign Number of Columns */
+  S->numCols = nColumns;
+
+  /* Assign Data pointer */
+  S->pData = pData;
+}
+
+/**
+  @} end of MatrixInit group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c
new file mode 100644
index 0000000..d5c5722
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c
@@ -0,0 +1,72 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_init_q31.c
+ * Description:  Q31 matrix initialization
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @defgroup MatrixInit Matrix Initialization
+ 
+ */
+
+/**
+  @addtogroup MatrixInit
+  @{
+ */
+
+/**
+  @brief         Q31 matrix initialization.
+  @param[in,out] S         points to an instance of the Q31 matrix structure
+  @param[in]     nRows     number of rows in the matrix
+  @param[in]     nColumns  number of columns in the matrix
+  @param[in]     pData     points to the matrix data array
+  @return        none
+ */
+
+void arm_mat_init_q31(
+  arm_matrix_instance_q31 * S,
+  uint16_t nRows,
+  uint16_t nColumns,
+  q31_t * pData)
+{
+  /* Assign Number of Rows */
+  S->numRows = nRows;
+
+  /* Assign Number of Columns */
+  S->numCols = nColumns;
+
+  /* Assign Data pointer */
+  S->pData = pData;
+}
+
+/**
+  @} end of MatrixInit group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c
new file mode 100644
index 0000000..d602b98
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c
@@ -0,0 +1,1127 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_inverse_f32.c
+ * Description:  Floating-point matrix inverse
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @defgroup MatrixInv Matrix Inverse
+
+  Computes the inverse of a matrix.
+
+  The inverse is defined only if the input matrix is square and non-singular (the determinant is non-zero).
+  The function checks that the input and output matrices are square and of the same size.
+
+  Matrix inversion is numerically sensitive and the CMSIS DSP library only supports matrix
+  inversion of floating-point matrices.
+
+  @par Algorithm
+  The Gauss-Jordan method is used to find the inverse.
+  The algorithm performs a sequence of elementary row-operations until it
+  reduces the input matrix to an identity matrix. Applying the same sequence
+  of elementary row-operations to an identity matrix yields the inverse matrix.
+  If the input matrix is singular, then the algorithm terminates and returns error status
+  <code>ARM_MATH_SINGULAR</code>.
+  \image html MatrixInverse.gif "Matrix Inverse of a 3 x 3 matrix using Gauss-Jordan Method"
+ */
+
+/**
+  @addtogroup MatrixInv
+  @{
+ */
+
+/**
+  @brief         Floating-point matrix inverse.
+  @param[in]     pSrc      points to input matrix structure
+  @param[out]    pDst      points to output matrix structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS       : Operation successful
+                   - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
+                   - \ref ARM_MATH_SINGULAR      : Input matrix is found to be singular (non-invertible)
+ */
+#if defined(ARM_MATH_NEON)
+arm_status arm_mat_inverse_f32(
+  const arm_matrix_instance_f32 * pSrc,
+  arm_matrix_instance_f32 * pDst)
+{
+  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
+  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
+  float32_t *pInT1, *pInT2;                      /* Temporary input data matrix pointer */
+  float32_t *pOutT1, *pOutT2;                    /* Temporary output data matrix pointer */
+  float32_t *pPivotRowIn, *pPRT_in, *pPivotRowDst, *pPRT_pDst;  /* Temporary input and output data matrix pointer */
+  uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
+  uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
+
+  float32_t maxC;                                /* maximum value in the column */
+
+  float32_t Xchg, in = 0.0f, in1;                /* Temporary input values  */
+  uint32_t i, rowCnt, flag = 0U, j, loopCnt, k, l;      /* loop counters */
+  arm_status status;                             /* status of matrix inverse */
+  float32x4_t vec1;
+  float32x4_t vec2;
+  float32x4_t tmpV;
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrc->numRows != pSrc->numCols) || (pDst->numRows != pDst->numCols)
+     || (pSrc->numRows != pDst->numRows))
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+#endif /*    #ifdef ARM_MATH_MATRIX_CHECK    */
+
+  {
+   /*--------------------------------------------------------------------------------------------------------------
+   * Matrix Inverse can be solved using elementary row operations.
+   *
+   *  Gauss-Jordan Method:
+   *
+   *     1. First combine the identity matrix and the input matrix separated by a bar to form an
+   *        augmented matrix as follows:
+   *              _                  _         _         _
+   *             |  a11  a12 | 1   0  |       |  X11 X12  |
+   *             |           |        |   =   |           |
+   *             |_ a21  a22 | 0   1 _|       |_ X21 X21 _|
+   *
+   *    2. In our implementation, pDst Matrix is used as identity matrix.
+   *
+   *    3. Begin with the first row. Let i = 1.
+   *
+   *      4. Check to see if the pivot for column i is the greatest of the column.
+   *       The pivot is the element of the main diagonal that is on the current row.
+   *       For instance, if working with row i, then the pivot element is aii.
+   *       If the pivot is not the most significant of the columns, exchange that row with a row
+   *       below it that does contain the most significant value in column i. If the most
+   *         significant value of the column is zero, then an inverse to that matrix does not exist.
+   *       The most significant value of the column is the absolute maximum.
+   *
+   *      5. Divide every element of row i by the pivot.
+   *
+   *      6. For every row below and  row i, replace that row with the sum of that row and
+   *       a multiple of row i so that each new element in column i below row i is zero.
+   *
+   *      7. Move to the next row and column and repeat steps 2 through 5 until you have zeros
+   *       for every element below and above the main diagonal.
+   *
+   *    8. Now an identical matrix is formed to the left of the bar(input matrix, pSrc).
+   *       Therefore, the matrix to the right of the bar is our solution(pDst matrix, pDst).
+   *----------------------------------------------------------------------------------------------------------------*/
+
+    /* Working pointer for destination matrix */
+    pOutT1 = pOut;
+
+    /* Loop over the number of rows */
+    rowCnt = numRows;
+
+    /* Making the destination matrix as identity matrix */
+    while (rowCnt > 0U)
+    {
+      /* Writing all zeroes in lower triangle of the destination matrix */
+      j = numRows - rowCnt;
+      while (j > 0U)
+      {
+        *pOutT1++ = 0.0f;
+        j--;
+      }
+
+      /* Writing all ones in the diagonal of the destination matrix */
+      *pOutT1++ = 1.0f;
+
+      /* Writing all zeroes in upper triangle of the destination matrix */
+      j = rowCnt - 1U;
+
+      while (j > 0U)
+      {
+        *pOutT1++ = 0.0f;
+        j--;
+      }
+
+      /* Decrement the loop counter */
+      rowCnt--;
+    }
+
+    /* Loop over the number of columns of the input matrix.
+       All the elements in each column are processed by the row operations */
+    loopCnt = numCols;
+
+    /* Index modifier to navigate through the columns */
+    l = 0U;
+
+    while (loopCnt > 0U)
+    {
+      /* Check if the pivot element is zero..
+       * If it is zero then interchange the row with non zero row below.
+       * If there is no non zero element to replace in the rows below,
+       * then the matrix is Singular. */
+
+      /* Working pointer for the input matrix that points
+       * to the pivot element of the particular row  */
+      pInT1 = pIn + (l * numCols);
+
+      /* Working pointer for the destination matrix that points
+       * to the pivot element of the particular row  */
+      pOutT1 = pOut + (l * numCols);
+
+      /* Temporary variable to hold the pivot value */
+      in = *pInT1;
+
+      /* Grab the most significant value from column l */
+      maxC = 0;
+
+      for (i = l; i < numRows; i++)
+      {
+        maxC = *pInT1 > 0 ? (*pInT1 > maxC ? *pInT1 : maxC) : (-*pInT1 > maxC ? -*pInT1 : maxC);
+        pInT1 += numCols;
+      }
+
+      /* Update the status if the matrix is singular */
+      if (maxC == 0.0f)
+      {
+        return ARM_MATH_SINGULAR;
+      }
+
+      /* Restore pInT1 */
+      pInT1 = pIn;
+
+      /* Destination pointer modifier */
+      k = 1U;
+
+      /* Check if the pivot element is the most significant of the column */
+      if ( (in > 0.0f ? in : -in) != maxC)
+      {
+        /* Loop over the number rows present below */
+        i = numRows - (l + 1U);
+
+        while (i > 0U)
+        {
+          /* Update the input and destination pointers */
+          pInT2 = pInT1 + (numCols * l);
+          pOutT2 = pOutT1 + (numCols * k);
+
+          /* Look for the most significant element to
+           * replace in the rows below */
+          if ((*pInT2 > 0.0f ? *pInT2: -*pInT2) == maxC)
+          {
+            /* Loop over number of columns
+             * to the right of the pilot element */
+            j = numCols - l;
+
+            while (j > 0U)
+            {
+              /* Exchange the row elements of the input matrix */
+              Xchg = *pInT2;
+              *pInT2++ = *pInT1;
+              *pInT1++ = Xchg;
+
+              /* Decrement the loop counter */
+              j--;
+            }
+
+            /* Loop over number of columns of the destination matrix */
+            j = numCols;
+
+            while (j > 0U)
+            {
+              /* Exchange the row elements of the destination matrix */
+              Xchg = *pOutT2;
+              *pOutT2++ = *pOutT1;
+              *pOutT1++ = Xchg;
+
+              /* Decrement the loop counter */
+              j--;
+            }
+
+            /* Flag to indicate whether exchange is done or not */
+            flag = 1U;
+
+            /* Break after exchange is done */
+            break;
+          }
+
+          /* Update the destination pointer modifier */
+          k++;
+
+          /* Decrement the loop counter */
+          i--;
+        }
+      }
+
+      /* Update the status if the matrix is singular */
+      if ((flag != 1U) && (in == 0.0f))
+      {
+        return ARM_MATH_SINGULAR;
+      }
+
+      /* Points to the pivot row of input and destination matrices */
+      pPivotRowIn = pIn + (l * numCols);
+      pPivotRowDst = pOut + (l * numCols);
+
+      /* Temporary pointers to the pivot row pointers */
+      pInT1 = pPivotRowIn;
+      pInT2 = pPivotRowDst;
+
+      /* Pivot element of the row */
+      in = *pPivotRowIn;
+      tmpV = vdupq_n_f32(1.0/in);
+
+      /* Loop over number of columns
+       * to the right of the pilot element */
+      j = (numCols - l) >> 2;
+
+      while (j > 0U)
+      {
+        /* Divide each element of the row of the input matrix
+         * by the pivot element */
+        vec1 = vld1q_f32(pInT1);
+
+        vec1 = vmulq_f32(vec1, tmpV);
+        vst1q_f32(pInT1, vec1);
+        pInT1 += 4;
+
+        /* Decrement the loop counter */
+        j--;
+      }
+
+      /* Tail */
+      j = (numCols - l) & 3;
+
+      while (j > 0U)
+      {
+        /* Divide each element of the row of the input matrix
+         * by the pivot element */
+        in1 = *pInT1;
+        *pInT1++ = in1 / in;
+
+        /* Decrement the loop counter */
+        j--;
+      }
+
+      /* Loop over number of columns of the destination matrix */
+      j = numCols >> 2;
+
+      while (j > 0U)
+      {
+        /* Divide each element of the row of the destination matrix
+         * by the pivot element */
+        vec1 = vld1q_f32(pInT2);
+
+        vec1 = vmulq_f32(vec1, tmpV);
+        vst1q_f32(pInT2, vec1);
+        pInT2 += 4;
+      
+        /* Decrement the loop counter */
+        j--;
+      }
+
+      /* Tail */
+      j = numCols & 3;
+
+      while (j > 0U)
+      {
+        /* Divide each element of the row of the destination matrix
+         * by the pivot element */
+        in1 = *pInT2;
+        *pInT2++ = in1 / in;
+
+        /* Decrement the loop counter */
+        j--;
+      }
+
+      /* Replace the rows with the sum of that row and a multiple of row i
+       * so that each new element in column i above row i is zero.*/
+
+      /* Temporary pointers for input and destination matrices */
+      pInT1 = pIn;
+      pInT2 = pOut;
+
+      /* index used to check for pivot element */
+      i = 0U;
+
+      /* Loop over number of rows */
+      /*  to be replaced by the sum of that row and a multiple of row i */
+      k = numRows;
+
+      while (k > 0U)
+      {
+        /* Check for the pivot element */
+        if (i == l)
+        {
+          /* If the processing element is the pivot element,
+             only the columns to the right are to be processed */
+          pInT1 += numCols - l;
+
+          pInT2 += numCols;
+        }
+        else
+        {
+          /* Element of the reference row */
+          in = *pInT1;
+          tmpV = vdupq_n_f32(in);
+
+          /* Working pointers for input and destination pivot rows */
+          pPRT_in = pPivotRowIn;
+          pPRT_pDst = pPivotRowDst;
+
+          /* Loop over the number of columns to the right of the pivot element,
+             to replace the elements in the input matrix */
+          j = (numCols - l) >> 2;
+	  
+          while (j > 0U)
+          {
+            /* Replace the element by the sum of that row
+               and a multiple of the reference row  */
+            vec1 = vld1q_f32(pInT1);
+            vec2 = vld1q_f32(pPRT_in);
+            vec1 = vmlsq_f32(vec1, tmpV, vec2);
+            vst1q_f32(pInT1, vec1);
+            pPRT_in += 4;
+            pInT1 += 4;
+
+            /* Decrement the loop counter */
+            j--;
+          }
+
+	  /* Tail */
+          j = (numCols - l) & 3;
+
+          while (j > 0U)
+          {
+            /* Replace the element by the sum of that row
+               and a multiple of the reference row  */
+            in1 = *pInT1;
+            *pInT1++ = in1 - (in * *pPRT_in++);
+
+            /* Decrement the loop counter */
+            j--;
+          }
+
+          /* Loop over the number of columns to
+             replace the elements in the destination matrix */
+          j = numCols >> 2;
+
+          while (j > 0U)
+          {
+            /* Replace the element by the sum of that row
+               and a multiple of the reference row  */
+            vec1 = vld1q_f32(pInT2);
+            vec2 = vld1q_f32(pPRT_pDst);
+            vec1 = vmlsq_f32(vec1, tmpV, vec2);
+            vst1q_f32(pInT2, vec1);
+            pPRT_pDst += 4;
+            pInT2 += 4;
+
+            /* Decrement the loop counter */
+            j--;
+          }
+
+	  /* Tail */
+          j = numCols & 3;
+
+          while (j > 0U)
+          {
+            /* Replace the element by the sum of that row
+               and a multiple of the reference row  */
+            in1 = *pInT2;
+            *pInT2++ = in1 - (in * *pPRT_pDst++);
+
+            /* Decrement the loop counter */
+            j--;
+          }
+
+        }
+
+        /* Increment the temporary input pointer */
+        pInT1 = pInT1 + l;
+
+        /* Decrement the loop counter */
+        k--;
+
+        /* Increment the pivot index */
+        i++;
+      }
+
+      /* Increment the input pointer */
+      pIn++;
+
+      /* Decrement the loop counter */
+      loopCnt--;
+
+      /* Increment the index modifier */
+      l++;
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+
+    if ((flag != 1U) && (in == 0.0f))
+    {
+      pIn = pSrc->pData;
+      for (i = 0; i < numRows * numCols; i++)
+      {
+        if (pIn[i] != 0.0f)
+            break;
+      }
+
+      if (i == numRows * numCols)
+        status = ARM_MATH_SINGULAR;
+    }
+  }
+  /* Return to application */
+  return (status);
+}
+#else
+arm_status arm_mat_inverse_f32(
+  const arm_matrix_instance_f32 * pSrc,
+        arm_matrix_instance_f32 * pDst)
+{
+  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
+  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
+  float32_t *pInT1, *pInT2;                      /* Temporary input data matrix pointer */
+  float32_t *pOutT1, *pOutT2;                    /* Temporary output data matrix pointer */
+  float32_t *pPivotRowIn, *pPRT_in, *pPivotRowDst, *pPRT_pDst;  /* Temporary input and output data matrix pointer */
+  uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
+  uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
+
+#if defined (ARM_MATH_DSP)
+  float32_t maxC;                                /* maximum value in the column */
+
+  float32_t Xchg, in = 0.0f, in1;                /* Temporary input values  */
+  uint32_t i, rowCnt, flag = 0U, j, loopCnt, k, l;      /* loop counters */
+  arm_status status;                             /* status of matrix inverse */
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrc->numRows != pSrc->numCols) ||
+      (pDst->numRows != pDst->numCols) ||
+      (pSrc->numRows != pDst->numRows)   )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+
+    /*--------------------------------------------------------------------------------------------------------------
+     * Matrix Inverse can be solved using elementary row operations.
+     *
+     *  Gauss-Jordan Method:
+     *
+     *      1. First combine the identity matrix and the input matrix separated by a bar to form an
+     *        augmented matrix as follows:
+     *                      _                  _         _         _
+     *                     |  a11  a12 | 1   0  |       |  X11 X12  |
+     *                     |           |        |   =   |           |
+     *                     |_ a21  a22 | 0   1 _|       |_ X21 X21 _|
+     *
+     *      2. In our implementation, pDst Matrix is used as identity matrix.
+     *
+     *      3. Begin with the first row. Let i = 1.
+     *
+     *      4. Check to see if the pivot for column i is the greatest of the column.
+     *         The pivot is the element of the main diagonal that is on the current row.
+     *         For instance, if working with row i, then the pivot element is aii.
+     *         If the pivot is not the most significant of the columns, exchange that row with a row
+     *         below it that does contain the most significant value in column i. If the most
+     *         significant value of the column is zero, then an inverse to that matrix does not exist.
+     *         The most significant value of the column is the absolute maximum.
+     *
+     *      5. Divide every element of row i by the pivot.
+     *
+     *      6. For every row below and  row i, replace that row with the sum of that row and
+     *         a multiple of row i so that each new element in column i below row i is zero.
+     *
+     *      7. Move to the next row and column and repeat steps 2 through 5 until you have zeros
+     *         for every element below and above the main diagonal.
+     *
+     *      8. Now an identical matrix is formed to the left of the bar(input matrix, pSrc).
+     *         Therefore, the matrix to the right of the bar is our solution(pDst matrix, pDst).
+     *----------------------------------------------------------------------------------------------------------------*/
+
+    /* Working pointer for destination matrix */
+    pOutT1 = pOut;
+
+    /* Loop over the number of rows */
+    rowCnt = numRows;
+
+    /* Making the destination matrix as identity matrix */
+    while (rowCnt > 0U)
+    {
+      /* Writing all zeroes in lower triangle of the destination matrix */
+      j = numRows - rowCnt;
+      while (j > 0U)
+      {
+        *pOutT1++ = 0.0f;
+        j--;
+      }
+
+      /* Writing all ones in the diagonal of the destination matrix */
+      *pOutT1++ = 1.0f;
+
+      /* Writing all zeroes in upper triangle of the destination matrix */
+      j = rowCnt - 1U;
+      while (j > 0U)
+      {
+        *pOutT1++ = 0.0f;
+        j--;
+      }
+
+      /* Decrement loop counter */
+      rowCnt--;
+    }
+
+    /* Loop over the number of columns of the input matrix.
+       All the elements in each column are processed by the row operations */
+    loopCnt = numCols;
+
+    /* Index modifier to navigate through the columns */
+    l = 0U;
+
+    while (loopCnt > 0U)
+    {
+      /* Check if the pivot element is zero..
+       * If it is zero then interchange the row with non zero row below.
+       * If there is no non zero element to replace in the rows below,
+       * then the matrix is Singular. */
+
+      /* Working pointer for the input matrix that points
+       * to the pivot element of the particular row  */
+      pInT1 = pIn + (l * numCols);
+
+      /* Working pointer for the destination matrix that points
+       * to the pivot element of the particular row  */
+      pOutT1 = pOut + (l * numCols);
+
+      /* Temporary variable to hold the pivot value */
+      in = *pInT1;
+
+      /* Grab the most significant value from column l */
+      maxC = 0;
+      for (i = l; i < numRows; i++)
+      {
+        maxC = *pInT1 > 0 ? (*pInT1 > maxC ? *pInT1 : maxC) : (-*pInT1 > maxC ? -*pInT1 : maxC);
+        pInT1 += numCols;
+      }
+
+      /* Update the status if the matrix is singular */
+      if (maxC == 0.0f)
+      {
+        return ARM_MATH_SINGULAR;
+      }
+
+      /* Restore pInT1  */
+      pInT1 = pIn;
+
+      /* Destination pointer modifier */
+      k = 1U;
+
+      /* Check if the pivot element is the most significant of the column */
+      if ( (in > 0.0f ? in : -in) != maxC)
+      {
+        /* Loop over the number rows present below */
+        i = numRows - (l + 1U);
+
+        while (i > 0U)
+        {
+          /* Update the input and destination pointers */
+          pInT2 = pInT1 + (numCols * l);
+          pOutT2 = pOutT1 + (numCols * k);
+
+          /* Look for the most significant element to
+           * replace in the rows below */
+          if ((*pInT2 > 0.0f ? *pInT2: -*pInT2) == maxC)
+          {
+            /* Loop over number of columns
+             * to the right of the pilot element */
+            j = numCols - l;
+
+            while (j > 0U)
+            {
+              /* Exchange the row elements of the input matrix */
+              Xchg = *pInT2;
+              *pInT2++ = *pInT1;
+              *pInT1++ = Xchg;
+
+              /* Decrement the loop counter */
+              j--;
+            }
+
+            /* Loop over number of columns of the destination matrix */
+            j = numCols;
+
+            while (j > 0U)
+            {
+              /* Exchange the row elements of the destination matrix */
+              Xchg = *pOutT2;
+              *pOutT2++ = *pOutT1;
+              *pOutT1++ = Xchg;
+
+              /* Decrement loop counter */
+              j--;
+            }
+
+            /* Flag to indicate whether exchange is done or not */
+            flag = 1U;
+
+            /* Break after exchange is done */
+            break;
+          }
+
+          /* Update the destination pointer modifier */
+          k++;
+
+          /* Decrement loop counter */
+          i--;
+        }
+      }
+
+      /* Update the status if the matrix is singular */
+      if ((flag != 1U) && (in == 0.0f))
+      {
+        return ARM_MATH_SINGULAR;
+      }
+
+      /* Points to the pivot row of input and destination matrices */
+      pPivotRowIn = pIn + (l * numCols);
+      pPivotRowDst = pOut + (l * numCols);
+
+      /* Temporary pointers to the pivot row pointers */
+      pInT1 = pPivotRowIn;
+      pInT2 = pPivotRowDst;
+
+      /* Pivot element of the row */
+      in = *pPivotRowIn;
+
+      /* Loop over number of columns
+       * to the right of the pilot element */
+      j = (numCols - l);
+
+      while (j > 0U)
+      {
+        /* Divide each element of the row of the input matrix
+         * by the pivot element */
+        in1 = *pInT1;
+        *pInT1++ = in1 / in;
+
+        /* Decrement the loop counter */
+        j--;
+      }
+
+      /* Loop over number of columns of the destination matrix */
+      j = numCols;
+
+      while (j > 0U)
+      {
+        /* Divide each element of the row of the destination matrix
+         * by the pivot element */
+        in1 = *pInT2;
+        *pInT2++ = in1 / in;
+
+        /* Decrement the loop counter */
+        j--;
+      }
+
+      /* Replace the rows with the sum of that row and a multiple of row i
+       * so that each new element in column i above row i is zero.*/
+
+      /* Temporary pointers for input and destination matrices */
+      pInT1 = pIn;
+      pInT2 = pOut;
+
+      /* index used to check for pivot element */
+      i = 0U;
+
+      /* Loop over number of rows */
+      /*  to be replaced by the sum of that row and a multiple of row i */
+      k = numRows;
+
+      while (k > 0U)
+      {
+        /* Check for the pivot element */
+        if (i == l)
+        {
+          /* If the processing element is the pivot element,
+             only the columns to the right are to be processed */
+          pInT1 += numCols - l;
+
+          pInT2 += numCols;
+        }
+        else
+        {
+          /* Element of the reference row */
+          in = *pInT1;
+
+          /* Working pointers for input and destination pivot rows */
+          pPRT_in = pPivotRowIn;
+          pPRT_pDst = pPivotRowDst;
+
+          /* Loop over the number of columns to the right of the pivot element,
+             to replace the elements in the input matrix */
+          j = (numCols - l);
+
+          while (j > 0U)
+          {
+            /* Replace the element by the sum of that row
+               and a multiple of the reference row  */
+            in1 = *pInT1;
+            *pInT1++ = in1 - (in * *pPRT_in++);
+
+            /* Decrement the loop counter */
+            j--;
+          }
+
+          /* Loop over the number of columns to
+             replace the elements in the destination matrix */
+          j = numCols;
+
+          while (j > 0U)
+          {
+            /* Replace the element by the sum of that row
+               and a multiple of the reference row  */
+            in1 = *pInT2;
+            *pInT2++ = in1 - (in * *pPRT_pDst++);
+
+            /* Decrement loop counter */
+            j--;
+          }
+
+        }
+
+        /* Increment temporary input pointer */
+        pInT1 = pInT1 + l;
+
+        /* Decrement loop counter */
+        k--;
+
+        /* Increment pivot index */
+        i++;
+      }
+
+      /* Increment the input pointer */
+      pIn++;
+
+      /* Decrement the loop counter */
+      loopCnt--;
+
+      /* Increment the index modifier */
+      l++;
+    }
+
+
+#else
+
+  float32_t Xchg, in = 0.0f;                     /* Temporary input values  */
+  uint32_t i, rowCnt, flag = 0U, j, loopCnt, k, l;      /* loop counters */
+  arm_status status;                             /* status of matrix inverse */
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrc->numRows != pSrc->numCols) ||
+      (pDst->numRows != pDst->numCols) ||
+      (pSrc->numRows != pDst->numRows)   )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+
+    /*--------------------------------------------------------------------------------------------------------------
+     * Matrix Inverse can be solved using elementary row operations.
+     *
+     *  Gauss-Jordan Method:
+     *
+     *      1. First combine the identity matrix and the input matrix separated by a bar to form an
+     *        augmented matrix as follows:
+     *                      _  _          _     _      _   _         _         _
+     *                     |  |  a11  a12  | | | 1   0  |   |       |  X11 X12  |
+     *                     |  |            | | |        |   |   =   |           |
+     *                     |_ |_ a21  a22 _| | |_0   1 _|  _|       |_ X21 X21 _|
+     *
+     *      2. In our implementation, pDst Matrix is used as identity matrix.
+     *
+     *      3. Begin with the first row. Let i = 1.
+     *
+     *      4. Check to see if the pivot for row i is zero.
+     *         The pivot is the element of the main diagonal that is on the current row.
+     *         For instance, if working with row i, then the pivot element is aii.
+     *         If the pivot is zero, exchange that row with a row below it that does not
+     *         contain a zero in column i. If this is not possible, then an inverse
+     *         to that matrix does not exist.
+     *
+     *      5. Divide every element of row i by the pivot.
+     *
+     *      6. For every row below and  row i, replace that row with the sum of that row and
+     *         a multiple of row i so that each new element in column i below row i is zero.
+     *
+     *      7. Move to the next row and column and repeat steps 2 through 5 until you have zeros
+     *         for every element below and above the main diagonal.
+     *
+     *      8. Now an identical matrix is formed to the left of the bar(input matrix, src).
+     *         Therefore, the matrix to the right of the bar is our solution(dst matrix, dst).
+     *----------------------------------------------------------------------------------------------------------------*/
+
+    /* Working pointer for destination matrix */
+    pOutT1 = pOut;
+
+    /* Loop over the number of rows */
+    rowCnt = numRows;
+
+    /* Making the destination matrix as identity matrix */
+    while (rowCnt > 0U)
+    {
+      /* Writing all zeroes in lower triangle of the destination matrix */
+      j = numRows - rowCnt;
+      while (j > 0U)
+      {
+        *pOutT1++ = 0.0f;
+        j--;
+      }
+
+      /* Writing all ones in the diagonal of the destination matrix */
+      *pOutT1++ = 1.0f;
+
+      /* Writing all zeroes in upper triangle of the destination matrix */
+      j = rowCnt - 1U;
+      while (j > 0U)
+      {
+        *pOutT1++ = 0.0f;
+        j--;
+      }
+
+      /* Decrement loop counter */
+      rowCnt--;
+    }
+
+    /* Loop over the number of columns of the input matrix.
+       All the elements in each column are processed by the row operations */
+    loopCnt = numCols;
+
+    /* Index modifier to navigate through the columns */
+    l = 0U;
+
+    while (loopCnt > 0U)
+    {
+      /* Check if the pivot element is zero..
+       * If it is zero then interchange the row with non zero row below.
+       * If there is no non zero element to replace in the rows below,
+       * then the matrix is Singular. */
+
+      /* Working pointer for the input matrix that points
+       * to the pivot element of the particular row  */
+      pInT1 = pIn + (l * numCols);
+
+      /* Working pointer for the destination matrix that points
+       * to the pivot element of the particular row  */
+      pOutT1 = pOut + (l * numCols);
+
+      /* Temporary variable to hold the pivot value */
+      in = *pInT1;
+
+      /* Destination pointer modifier */
+      k = 1U;
+
+      /* Check if the pivot element is zero */
+      if (*pInT1 == 0.0f)
+      {
+        /* Loop over the number rows present below */
+        for (i = (l + 1U); i < numRows; i++)
+        {
+          /* Update the input and destination pointers */
+          pInT2 = pInT1 + (numCols * l);
+          pOutT2 = pOutT1 + (numCols * k);
+
+          /* Check if there is a non zero pivot element to
+           * replace in the rows below */
+          if (*pInT2 != 0.0f)
+          {
+            /* Loop over number of columns
+             * to the right of the pilot element */
+            for (j = 0U; j < (numCols - l); j++)
+            {
+              /* Exchange the row elements of the input matrix */
+              Xchg = *pInT2;
+              *pInT2++ = *pInT1;
+              *pInT1++ = Xchg;
+            }
+
+            for (j = 0U; j < numCols; j++)
+            {
+              Xchg = *pOutT2;
+              *pOutT2++ = *pOutT1;
+              *pOutT1++ = Xchg;
+            }
+
+            /* Flag to indicate whether exchange is done or not */
+            flag = 1U;
+
+            /* Break after exchange is done */
+            break;
+          }
+
+          /* Update the destination pointer modifier */
+          k++;
+        }
+      }
+
+      /* Update the status if the matrix is singular */
+      if ((flag != 1U) && (in == 0.0f))
+      {
+        return ARM_MATH_SINGULAR;
+      }
+
+      /* Points to the pivot row of input and destination matrices */
+      pPivotRowIn = pIn + (l * numCols);
+      pPivotRowDst = pOut + (l * numCols);
+
+      /* Temporary pointers to the pivot row pointers */
+      pInT1 = pPivotRowIn;
+      pOutT1 = pPivotRowDst;
+
+      /* Pivot element of the row */
+      in = *(pIn + (l * numCols));
+
+      /* Loop over number of columns
+       * to the right of the pilot element */
+      for (j = 0U; j < (numCols - l); j++)
+      {
+        /* Divide each element of the row of the input matrix
+         * by the pivot element */
+        *pInT1 = *pInT1 / in;
+        pInT1++;
+      }
+      for (j = 0U; j < numCols; j++)
+      {
+        /* Divide each element of the row of the destination matrix
+         * by the pivot element */
+        *pOutT1 = *pOutT1 / in;
+        pOutT1++;
+      }
+
+      /* Replace the rows with the sum of that row and a multiple of row i
+       * so that each new element in column i above row i is zero.*/
+
+      /* Temporary pointers for input and destination matrices */
+      pInT1 = pIn;
+      pOutT1 = pOut;
+
+      for (i = 0U; i < numRows; i++)
+      {
+        /* Check for the pivot element */
+        if (i == l)
+        {
+          /* If the processing element is the pivot element,
+             only the columns to the right are to be processed */
+          pInT1 += numCols - l;
+          pOutT1 += numCols;
+        }
+        else
+        {
+          /* Element of the reference row */
+          in = *pInT1;
+
+          /* Working pointers for input and destination pivot rows */
+          pPRT_in = pPivotRowIn;
+          pPRT_pDst = pPivotRowDst;
+
+          /* Loop over the number of columns to the right of the pivot element,
+             to replace the elements in the input matrix */
+          for (j = 0U; j < (numCols - l); j++)
+          {
+            /* Replace the element by the sum of that row
+               and a multiple of the reference row  */
+            *pInT1 = *pInT1 - (in * *pPRT_in++);
+            pInT1++;
+          }
+
+          /* Loop over the number of columns to
+             replace the elements in the destination matrix */
+          for (j = 0U; j < numCols; j++)
+          {
+            /* Replace the element by the sum of that row
+               and a multiple of the reference row  */
+            *pOutT1 = *pOutT1 - (in * *pPRT_pDst++);
+            pOutT1++;
+          }
+
+        }
+
+        /* Increment temporary input pointer */
+        pInT1 = pInT1 + l;
+      }
+
+      /* Increment the input pointer */
+      pIn++;
+
+      /* Decrement the loop counter */
+      loopCnt--;
+
+      /* Increment the index modifier */
+      l++;
+    }
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+
+    if ((flag != 1U) && (in == 0.0f))
+    {
+      pIn = pSrc->pData;
+      for (i = 0; i < numRows * numCols; i++)
+      {
+        if (pIn[i] != 0.0f)
+            break;
+      }
+
+      if (i == numRows * numCols)
+        status = ARM_MATH_SINGULAR;
+    }
+  }
+
+  /* Return to application */
+  return (status);
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+
+/**
+  @} end of MatrixInv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c
new file mode 100644
index 0000000..4607e07
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c
@@ -0,0 +1,673 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_inverse_f64.c
+ * Description:  Floating-point matrix inverse
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+
+/**
+  @addtogroup MatrixInv
+  @{
+ */
+
+/**
+  @brief         Floating-point (64 bit) matrix inverse.
+  @param[in]     pSrc      points to input matrix structure
+  @param[out]    pDst      points to output matrix structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS       : Operation successful
+                   - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
+                   - \ref ARM_MATH_SINGULAR      : Input matrix is found to be singular (non-invertible)
+ */
+
+arm_status arm_mat_inverse_f64(
+  const arm_matrix_instance_f64 * pSrc,
+        arm_matrix_instance_f64 * pDst)
+{
+  float64_t *pIn = pSrc->pData;                  /* input data matrix pointer */
+  float64_t *pOut = pDst->pData;                 /* output data matrix pointer */
+  float64_t *pInT1, *pInT2;                      /* Temporary input data matrix pointer */
+  float64_t *pOutT1, *pOutT2;                    /* Temporary output data matrix pointer */
+  float64_t *pPivotRowIn, *pPRT_in, *pPivotRowDst, *pPRT_pDst;  /* Temporary input and output data matrix pointer */
+  uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
+  uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
+
+#if defined (ARM_MATH_DSP)
+  float64_t maxC;                                /* maximum value in the column */
+
+  float64_t Xchg, in = 0.0, in1;                /* Temporary input values  */
+  uint32_t i, rowCnt, flag = 0U, j, loopCnt, k, l;      /* loop counters */
+  arm_status status;                             /* status of matrix inverse */
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrc->numRows != pSrc->numCols) ||
+      (pDst->numRows != pDst->numCols) ||
+      (pSrc->numRows != pDst->numRows)   )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+
+    /*--------------------------------------------------------------------------------------------------------------
+     * Matrix Inverse can be solved using elementary row operations.
+     *
+     *  Gauss-Jordan Method:
+     *
+     *      1. First combine the identity matrix and the input matrix separated by a bar to form an
+     *        augmented matrix as follows:
+     *                      _                  _         _         _
+     *                     |  a11  a12 | 1   0  |       |  X11 X12  |
+     *                     |           |        |   =   |           |
+     *                     |_ a21  a22 | 0   1 _|       |_ X21 X21 _|
+     *
+     *      2. In our implementation, pDst Matrix is used as identity matrix.
+     *
+     *      3. Begin with the first row. Let i = 1.
+     *
+     *      4. Check to see if the pivot for column i is the greatest of the column.
+     *         The pivot is the element of the main diagonal that is on the current row.
+     *         For instance, if working with row i, then the pivot element is aii.
+     *         If the pivot is not the most significant of the columns, exchange that row with a row
+     *         below it that does contain the most significant value in column i. If the most
+     *         significant value of the column is zero, then an inverse to that matrix does not exist.
+     *         The most significant value of the column is the absolute maximum.
+     *
+     *      5. Divide every element of row i by the pivot.
+     *
+     *      6. For every row below and  row i, replace that row with the sum of that row and
+     *         a multiple of row i so that each new element in column i below row i is zero.
+     *
+     *      7. Move to the next row and column and repeat steps 2 through 5 until you have zeros
+     *         for every element below and above the main diagonal.
+     *
+     *      8. Now an identical matrix is formed to the left of the bar(input matrix, pSrc).
+     *         Therefore, the matrix to the right of the bar is our solution(pDst matrix, pDst).
+     *----------------------------------------------------------------------------------------------------------------*/
+
+    /* Working pointer for destination matrix */
+    pOutT1 = pOut;
+
+    /* Loop over the number of rows */
+    rowCnt = numRows;
+
+    /* Making the destination matrix as identity matrix */
+    while (rowCnt > 0U)
+    {
+      /* Writing all zeroes in lower triangle of the destination matrix */
+      j = numRows - rowCnt;
+      while (j > 0U)
+      {
+        *pOutT1++ = 0.0;
+        j--;
+      }
+
+      /* Writing all ones in the diagonal of the destination matrix */
+      *pOutT1++ = 1.0;
+
+      /* Writing all zeroes in upper triangle of the destination matrix */
+      j = rowCnt - 1U;
+      while (j > 0U)
+      {
+        *pOutT1++ = 0.0;
+        j--;
+      }
+
+      /* Decrement loop counter */
+      rowCnt--;
+    }
+
+    /* Loop over the number of columns of the input matrix.
+       All the elements in each column are processed by the row operations */
+    loopCnt = numCols;
+
+    /* Index modifier to navigate through the columns */
+    l = 0U;
+
+    while (loopCnt > 0U)
+    {
+      /* Check if the pivot element is zero..
+       * If it is zero then interchange the row with non zero row below.
+       * If there is no non zero element to replace in the rows below,
+       * then the matrix is Singular. */
+
+      /* Working pointer for the input matrix that points
+       * to the pivot element of the particular row  */
+      pInT1 = pIn + (l * numCols);
+
+      /* Working pointer for the destination matrix that points
+       * to the pivot element of the particular row  */
+      pOutT1 = pOut + (l * numCols);
+
+      /* Temporary variable to hold the pivot value */
+      in = *pInT1;
+
+      /* Grab the most significant value from column l */
+      maxC = 0;
+      for (i = l; i < numRows; i++)
+      {
+        maxC = *pInT1 > 0 ? (*pInT1 > maxC ? *pInT1 : maxC) : (-*pInT1 > maxC ? -*pInT1 : maxC);
+        pInT1 += numCols;
+      }
+
+      /* Update the status if the matrix is singular */
+      if (maxC == 0.0)
+      {
+        return ARM_MATH_SINGULAR;
+      }
+
+      /* Restore pInT1  */
+      pInT1 = pIn;
+
+      /* Destination pointer modifier */
+      k = 1U;
+
+      /* Check if the pivot element is the most significant of the column */
+      if ( (in > 0.0 ? in : -in) != maxC)
+      {
+        /* Loop over the number rows present below */
+        i = numRows - (l + 1U);
+
+        while (i > 0U)
+        {
+          /* Update the input and destination pointers */
+          pInT2 = pInT1 + (numCols * l);
+          pOutT2 = pOutT1 + (numCols * k);
+
+          /* Look for the most significant element to
+           * replace in the rows below */
+          if ((*pInT2 > 0.0 ? *pInT2: -*pInT2) == maxC)
+          {
+            /* Loop over number of columns
+             * to the right of the pilot element */
+            j = numCols - l;
+
+            while (j > 0U)
+            {
+              /* Exchange the row elements of the input matrix */
+              Xchg = *pInT2;
+              *pInT2++ = *pInT1;
+              *pInT1++ = Xchg;
+
+              /* Decrement the loop counter */
+              j--;
+            }
+
+            /* Loop over number of columns of the destination matrix */
+            j = numCols;
+
+            while (j > 0U)
+            {
+              /* Exchange the row elements of the destination matrix */
+              Xchg = *pOutT2;
+              *pOutT2++ = *pOutT1;
+              *pOutT1++ = Xchg;
+
+              /* Decrement loop counter */
+              j--;
+            }
+
+            /* Flag to indicate whether exchange is done or not */
+            flag = 1U;
+
+            /* Break after exchange is done */
+            break;
+          }
+
+          /* Update the destination pointer modifier */
+          k++;
+
+          /* Decrement loop counter */
+          i--;
+        }
+      }
+
+      /* Update the status if the matrix is singular */
+      if ((flag != 1U) && (in == 0.0))
+      {
+        return ARM_MATH_SINGULAR;
+      }
+
+      /* Points to the pivot row of input and destination matrices */
+      pPivotRowIn = pIn + (l * numCols);
+      pPivotRowDst = pOut + (l * numCols);
+
+      /* Temporary pointers to the pivot row pointers */
+      pInT1 = pPivotRowIn;
+      pInT2 = pPivotRowDst;
+
+      /* Pivot element of the row */
+      in = *pPivotRowIn;
+
+      /* Loop over number of columns
+       * to the right of the pilot element */
+      j = (numCols - l);
+
+      while (j > 0U)
+      {
+        /* Divide each element of the row of the input matrix
+         * by the pivot element */
+        in1 = *pInT1;
+        *pInT1++ = in1 / in;
+
+        /* Decrement the loop counter */
+        j--;
+      }
+
+      /* Loop over number of columns of the destination matrix */
+      j = numCols;
+
+      while (j > 0U)
+      {
+        /* Divide each element of the row of the destination matrix
+         * by the pivot element */
+        in1 = *pInT2;
+        *pInT2++ = in1 / in;
+
+        /* Decrement the loop counter */
+        j--;
+      }
+
+      /* Replace the rows with the sum of that row and a multiple of row i
+       * so that each new element in column i above row i is zero.*/
+
+      /* Temporary pointers for input and destination matrices */
+      pInT1 = pIn;
+      pInT2 = pOut;
+
+      /* index used to check for pivot element */
+      i = 0U;
+
+      /* Loop over number of rows */
+      /*  to be replaced by the sum of that row and a multiple of row i */
+      k = numRows;
+
+      while (k > 0U)
+      {
+        /* Check for the pivot element */
+        if (i == l)
+        {
+          /* If the processing element is the pivot element,
+             only the columns to the right are to be processed */
+          pInT1 += numCols - l;
+
+          pInT2 += numCols;
+        }
+        else
+        {
+          /* Element of the reference row */
+          in = *pInT1;
+
+          /* Working pointers for input and destination pivot rows */
+          pPRT_in = pPivotRowIn;
+          pPRT_pDst = pPivotRowDst;
+
+          /* Loop over the number of columns to the right of the pivot element,
+             to replace the elements in the input matrix */
+          j = (numCols - l);
+
+          while (j > 0U)
+          {
+            /* Replace the element by the sum of that row
+               and a multiple of the reference row  */
+            in1 = *pInT1;
+            *pInT1++ = in1 - (in * *pPRT_in++);
+
+            /* Decrement the loop counter */
+            j--;
+          }
+
+          /* Loop over the number of columns to
+             replace the elements in the destination matrix */
+          j = numCols;
+
+          while (j > 0U)
+          {
+            /* Replace the element by the sum of that row
+               and a multiple of the reference row  */
+            in1 = *pInT2;
+            *pInT2++ = in1 - (in * *pPRT_pDst++);
+
+            /* Decrement loop counter */
+            j--;
+          }
+
+        }
+
+        /* Increment temporary input pointer */
+        pInT1 = pInT1 + l;
+
+        /* Decrement loop counter */
+        k--;
+
+        /* Increment pivot index */
+        i++;
+      }
+
+      /* Increment the input pointer */
+      pIn++;
+
+      /* Decrement the loop counter */
+      loopCnt--;
+
+      /* Increment the index modifier */
+      l++;
+    }
+
+
+#else
+
+  float64_t Xchg, in = 0.0;                     /* Temporary input values  */
+  uint32_t i, rowCnt, flag = 0U, j, loopCnt, k, l;      /* loop counters */
+  arm_status status;                             /* status of matrix inverse */
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrc->numRows != pSrc->numCols) ||
+      (pDst->numRows != pDst->numCols) ||
+      (pSrc->numRows != pDst->numRows)   )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+
+    /*--------------------------------------------------------------------------------------------------------------
+     * Matrix Inverse can be solved using elementary row operations.
+     *
+     *  Gauss-Jordan Method:
+     *
+     *      1. First combine the identity matrix and the input matrix separated by a bar to form an
+     *        augmented matrix as follows:
+     *                      _  _          _     _      _   _         _         _
+     *                     |  |  a11  a12  | | | 1   0  |   |       |  X11 X12  |
+     *                     |  |            | | |        |   |   =   |           |
+     *                     |_ |_ a21  a22 _| | |_0   1 _|  _|       |_ X21 X21 _|
+     *
+     *      2. In our implementation, pDst Matrix is used as identity matrix.
+     *
+     *      3. Begin with the first row. Let i = 1.
+     *
+     *      4. Check to see if the pivot for row i is zero.
+     *         The pivot is the element of the main diagonal that is on the current row.
+     *         For instance, if working with row i, then the pivot element is aii.
+     *         If the pivot is zero, exchange that row with a row below it that does not
+     *         contain a zero in column i. If this is not possible, then an inverse
+     *         to that matrix does not exist.
+     *
+     *      5. Divide every element of row i by the pivot.
+     *
+     *      6. For every row below and  row i, replace that row with the sum of that row and
+     *         a multiple of row i so that each new element in column i below row i is zero.
+     *
+     *      7. Move to the next row and column and repeat steps 2 through 5 until you have zeros
+     *         for every element below and above the main diagonal.
+     *
+     *      8. Now an identical matrix is formed to the left of the bar(input matrix, src).
+     *         Therefore, the matrix to the right of the bar is our solution(dst matrix, dst).
+     *----------------------------------------------------------------------------------------------------------------*/
+
+    /* Working pointer for destination matrix */
+    pOutT1 = pOut;
+
+    /* Loop over the number of rows */
+    rowCnt = numRows;
+
+    /* Making the destination matrix as identity matrix */
+    while (rowCnt > 0U)
+    {
+      /* Writing all zeroes in lower triangle of the destination matrix */
+      j = numRows - rowCnt;
+      while (j > 0U)
+      {
+        *pOutT1++ = 0.0;
+        j--;
+      }
+
+      /* Writing all ones in the diagonal of the destination matrix */
+      *pOutT1++ = 1.0;
+
+      /* Writing all zeroes in upper triangle of the destination matrix */
+      j = rowCnt - 1U;
+      while (j > 0U)
+      {
+        *pOutT1++ = 0.0;
+        j--;
+      }
+
+      /* Decrement loop counter */
+      rowCnt--;
+    }
+
+    /* Loop over the number of columns of the input matrix.
+       All the elements in each column are processed by the row operations */
+    loopCnt = numCols;
+
+    /* Index modifier to navigate through the columns */
+    l = 0U;
+
+    while (loopCnt > 0U)
+    {
+      /* Check if the pivot element is zero..
+       * If it is zero then interchange the row with non zero row below.
+       * If there is no non zero element to replace in the rows below,
+       * then the matrix is Singular. */
+
+      /* Working pointer for the input matrix that points
+       * to the pivot element of the particular row  */
+      pInT1 = pIn + (l * numCols);
+
+      /* Working pointer for the destination matrix that points
+       * to the pivot element of the particular row  */
+      pOutT1 = pOut + (l * numCols);
+
+      /* Temporary variable to hold the pivot value */
+      in = *pInT1;
+
+      /* Destination pointer modifier */
+      k = 1U;
+
+      /* Check if the pivot element is zero */
+      if (*pInT1 == 0.0)
+      {
+        /* Loop over the number rows present below */
+        for (i = (l + 1U); i < numRows; i++)
+        {
+          /* Update the input and destination pointers */
+          pInT2 = pInT1 + (numCols * l);
+          pOutT2 = pOutT1 + (numCols * k);
+
+          /* Check if there is a non zero pivot element to
+           * replace in the rows below */
+          if (*pInT2 != 0.0)
+          {
+            /* Loop over number of columns
+             * to the right of the pilot element */
+            for (j = 0U; j < (numCols - l); j++)
+            {
+              /* Exchange the row elements of the input matrix */
+              Xchg = *pInT2;
+              *pInT2++ = *pInT1;
+              *pInT1++ = Xchg;
+            }
+
+            for (j = 0U; j < numCols; j++)
+            {
+              Xchg = *pOutT2;
+              *pOutT2++ = *pOutT1;
+              *pOutT1++ = Xchg;
+            }
+
+            /* Flag to indicate whether exchange is done or not */
+            flag = 1U;
+
+            /* Break after exchange is done */
+            break;
+          }
+
+          /* Update the destination pointer modifier */
+          k++;
+        }
+      }
+
+      /* Update the status if the matrix is singular */
+      if ((flag != 1U) && (in == 0.0))
+      {
+        return ARM_MATH_SINGULAR;
+      }
+
+      /* Points to the pivot row of input and destination matrices */
+      pPivotRowIn = pIn + (l * numCols);
+      pPivotRowDst = pOut + (l * numCols);
+
+      /* Temporary pointers to the pivot row pointers */
+      pInT1 = pPivotRowIn;
+      pOutT1 = pPivotRowDst;
+
+      /* Pivot element of the row */
+      in = *(pIn + (l * numCols));
+
+      /* Loop over number of columns
+       * to the right of the pilot element */
+      for (j = 0U; j < (numCols - l); j++)
+      {
+        /* Divide each element of the row of the input matrix
+         * by the pivot element */
+        *pInT1 = *pInT1 / in;
+        pInT1++;
+      }
+      for (j = 0U; j < numCols; j++)
+      {
+        /* Divide each element of the row of the destination matrix
+         * by the pivot element */
+        *pOutT1 = *pOutT1 / in;
+        pOutT1++;
+      }
+
+      /* Replace the rows with the sum of that row and a multiple of row i
+       * so that each new element in column i above row i is zero.*/
+
+      /* Temporary pointers for input and destination matrices */
+      pInT1 = pIn;
+      pOutT1 = pOut;
+
+      for (i = 0U; i < numRows; i++)
+      {
+        /* Check for the pivot element */
+        if (i == l)
+        {
+          /* If the processing element is the pivot element,
+             only the columns to the right are to be processed */
+          pInT1 += numCols - l;
+          pOutT1 += numCols;
+        }
+        else
+        {
+          /* Element of the reference row */
+          in = *pInT1;
+
+          /* Working pointers for input and destination pivot rows */
+          pPRT_in = pPivotRowIn;
+          pPRT_pDst = pPivotRowDst;
+
+          /* Loop over the number of columns to the right of the pivot element,
+             to replace the elements in the input matrix */
+          for (j = 0U; j < (numCols - l); j++)
+          {
+            /* Replace the element by the sum of that row
+               and a multiple of the reference row  */
+            *pInT1 = *pInT1 - (in * *pPRT_in++);
+            pInT1++;
+          }
+
+          /* Loop over the number of columns to
+             replace the elements in the destination matrix */
+          for (j = 0U; j < numCols; j++)
+          {
+            /* Replace the element by the sum of that row
+               and a multiple of the reference row  */
+            *pOutT1 = *pOutT1 - (in * *pPRT_pDst++);
+            pOutT1++;
+          }
+
+        }
+
+        /* Increment temporary input pointer */
+        pInT1 = pInT1 + l;
+      }
+
+      /* Increment the input pointer */
+      pIn++;
+
+      /* Decrement the loop counter */
+      loopCnt--;
+
+      /* Increment the index modifier */
+      l++;
+    }
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+
+    if ((flag != 1U) && (in == 0.0))
+    {
+      pIn = pSrc->pData;
+      for (i = 0; i < numRows * numCols; i++)
+      {
+        if (pIn[i] != 0.0)
+            break;
+      }
+
+      if (i == numRows * numCols)
+        status = ARM_MATH_SINGULAR;
+    }
+  }
+
+  /* Return to application */
+  return (status);
+}
+
+/**
+  @} end of MatrixInv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c
new file mode 100644
index 0000000..ffddf99
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c
@@ -0,0 +1,534 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_mult_f32.c
+ * Description:  Floating-point matrix multiplication
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+ * @ingroup groupMatrix
+ */
+
+/**
+ * @defgroup MatrixMult Matrix Multiplication
+ *
+ * Multiplies two matrices.
+ *
+ * \image html MatrixMultiplication.gif "Multiplication of two 3 x 3 matrices"
+
+ * Matrix multiplication is only defined if the number of columns of the
+ * first matrix equals the number of rows of the second matrix.
+ * Multiplying an <code>M x N</code> matrix with an <code>N x P</code> matrix results
+ * in an <code>M x P</code> matrix.
+ * When matrix size checking is enabled, the functions check: (1) that the inner dimensions of
+ * <code>pSrcA</code> and <code>pSrcB</code> are equal; and (2) that the size of the output
+ * matrix equals the outer dimensions of <code>pSrcA</code> and <code>pSrcB</code>.
+ */
+
+
+/**
+ * @addtogroup MatrixMult
+ * @{
+ */
+
+/**
+ * @brief Floating-point matrix multiplication.
+ * @param[in]       *pSrcA points to the first input matrix structure
+ * @param[in]       *pSrcB points to the second input matrix structure
+ * @param[out]      *pDst points to output matrix structure
+ * @return     		The function returns either
+ * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+ */
+#if defined(ARM_MATH_NEON)
+
+#define GROUPOFROWS 8
+
+arm_status arm_mat_mult_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+  arm_matrix_instance_f32 * pDst)
+{
+  float32_t *pIn1 = pSrcA->pData;                /* input data matrix pointer A */
+  float32_t *pIn2 = pSrcB->pData;                /* input data matrix pointer B */
+  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A  */
+  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
+  float32_t *px;                                 /* Temporary output data matrix pointer */
+  float32_t sum;                                 /* Accumulator */
+  uint16_t numRowsA = pSrcA->numRows;            /* number of rows of input matrix A */
+  uint16_t numColsB = pSrcB->numCols;            /* number of columns of input matrix B */
+  uint16_t numColsA = pSrcA->numCols;            /* number of columns of input matrix A */
+
+
+  float32_t in1, in2, in3, in4;
+  uint16_t col, i = 0U, j, row = numRowsA, rowCnt, colCnt;      /* loop counters */
+  arm_status status;                             /* status of matrix multiplication */
+
+  float32x4_t a0V, a1V, a2V, a3V, a4V, a5V, a6V, a7V;
+  float32x4_t acc0,acc1,acc2,acc3,acc4,acc5,acc6,acc7,temp;
+  float32x2_t accum = vdup_n_f32(0);
+  float32_t *pIn1B = pSrcA->pData;    
+  float32_t *pIn1C = pSrcA->pData;    
+  float32_t *pIn1D = pSrcA->pData;  
+  float32_t *pIn1E = pSrcA->pData; 
+  float32_t *pIn1F = pSrcA->pData; 
+  float32_t *pIn1G = pSrcA->pData; 
+  float32_t *pIn1H = pSrcA->pData;   
+
+  float32_t *pxB,*pxC, *pxD, *pxE, *pxF, *pxG, *pxH;                                 /* Temporary output data matrix pointer */
+  float32_t sum0,sum1, sum2,sum3, sum4, sum5 , sum6, sum7;
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrcA->numCols != pSrcB->numRows) ||
+     (pSrcA->numRows != pDst->numRows) || (pSrcB->numCols != pDst->numCols))
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+#endif /*      #ifdef ARM_MATH_MATRIX_CHECK    */
+  {
+    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
+    /* Row loop */
+    rowCnt = row >> 3;
+
+    while(rowCnt > 0)
+    {
+      /* Output pointer is set to starting address of the row being processed */
+      px = pOut + GROUPOFROWS*i;
+      pxB = px + numColsB;
+      pxC = px + 2*numColsB;
+      pxD = px + 3*numColsB;
+      pxE = px + 4*numColsB;
+      pxF = px + 5*numColsB;
+      pxG = px + 6*numColsB;
+      pxH = px + 7*numColsB;
+
+      /* For every row wise process, the column loop counter is to be initiated */
+      col = numColsB;
+
+      /* For every row wise process, the pIn2 pointer is set
+       ** to the starting address of the pSrcB data */
+      pIn2 = pSrcB->pData;
+
+      j = 0U;
+
+      /* Column loop */
+      do
+      {
+        /* Set the variable sum, that acts as accumulator, to zero */
+        sum0 = 0.0f;
+        sum1 = 0.0f;
+        sum2 = 0.0f;
+        sum3 = 0.0f;
+        sum4 = 0.0f;
+        sum5 = 0.0f;
+        sum6 = 0.0f;
+        sum7 = 0.0f;
+
+        /* Initiate the pointer pIn1 to point to the starting address of the column being processed */
+        pIn1 = pInA;
+        pIn1B = pIn1 + numColsA;
+        pIn1C = pIn1 + 2*numColsA;
+        pIn1D = pIn1 + 3*numColsA;
+        pIn1E = pIn1 + 4*numColsA;
+        pIn1F = pIn1 + 5*numColsA;
+        pIn1G = pIn1 + 6*numColsA;
+        pIn1H = pIn1 + 7*numColsA;
+
+        acc0 = vdupq_n_f32(0.0);
+        acc1 = vdupq_n_f32(0.0);
+        acc2 = vdupq_n_f32(0.0);
+        acc3 = vdupq_n_f32(0.0);
+        acc4 = vdupq_n_f32(0.0);
+        acc5 = vdupq_n_f32(0.0);
+        acc6 = vdupq_n_f32(0.0);
+        acc7 = vdupq_n_f32(0.0);
+
+        /* Compute 4 MACs simultaneously. */
+        colCnt = numColsA >> 2U;
+
+        /* Matrix multiplication */
+        while (colCnt > 0U)
+        {
+          /* c(m,n) = a(1,1)*b(1,1) + a(1,2)*b(2,1) + ... + a(m,p)*b(p,n) */
+          a0V = vld1q_f32(pIn1);  
+          a1V = vld1q_f32(pIn1B);  
+          a2V = vld1q_f32(pIn1C); 
+          a3V = vld1q_f32(pIn1D); 
+          a4V = vld1q_f32(pIn1E); 
+          a5V = vld1q_f32(pIn1F); 
+          a6V = vld1q_f32(pIn1G); 
+          a7V = vld1q_f32(pIn1H); 
+
+	  pIn1 += 4;
+          pIn1B += 4;
+          pIn1C += 4;
+          pIn1D += 4;
+          pIn1E += 4;
+          pIn1F += 4;
+          pIn1G += 4;
+          pIn1H += 4;
+          
+          temp[0] = *pIn2;
+          pIn2 += numColsB;
+          temp[1] = *pIn2;
+          pIn2 += numColsB;
+          temp[2] = *pIn2;
+          pIn2 += numColsB;
+          temp[3] = *pIn2;
+          pIn2 += numColsB;
+
+          acc0 = vmlaq_f32(acc0,a0V,temp);
+          acc1 = vmlaq_f32(acc1,a1V,temp);
+          acc2 = vmlaq_f32(acc2,a2V,temp);
+          acc3 = vmlaq_f32(acc3,a3V,temp);
+          acc4 = vmlaq_f32(acc4,a4V,temp);
+          acc5 = vmlaq_f32(acc5,a5V,temp);
+          acc6 = vmlaq_f32(acc6,a6V,temp);
+          acc7 = vmlaq_f32(acc7,a7V,temp);
+
+          /* Decrement the loop count */
+          colCnt--;
+        }
+
+        accum = vpadd_f32(vget_low_f32(acc0), vget_high_f32(acc0));
+        sum0 += accum[0] + accum[1];
+
+        accum = vpadd_f32(vget_low_f32(acc1), vget_high_f32(acc1));
+        sum1 += accum[0] + accum[1];
+
+        accum = vpadd_f32(vget_low_f32(acc2), vget_high_f32(acc2));
+        sum2 += accum[0] + accum[1];
+
+        accum = vpadd_f32(vget_low_f32(acc3), vget_high_f32(acc3));
+        sum3 += accum[0] + accum[1];
+
+        accum = vpadd_f32(vget_low_f32(acc4), vget_high_f32(acc4));
+        sum4 += accum[0] + accum[1];
+
+        accum = vpadd_f32(vget_low_f32(acc5), vget_high_f32(acc5));
+        sum5 += accum[0] + accum[1];
+
+        accum = vpadd_f32(vget_low_f32(acc6), vget_high_f32(acc6));
+        sum6 += accum[0] + accum[1];
+
+        accum = vpadd_f32(vget_low_f32(acc7), vget_high_f32(acc7));
+        sum7 += accum[0] + accum[1];
+
+        /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.
+         ** No loop unrolling is used. */
+        colCnt = numColsA & 3;
+
+        while (colCnt > 0U)
+        {
+          /* c(m,n) = a(1,1)*b(1,1) + a(1,2)*b(2,1) + ... + a(m,p)*b(p,n) */
+          sum0 += *pIn1++ * (*pIn2);
+          sum1 += *pIn1B++ * (*pIn2);
+          sum2 += *pIn1C++ * (*pIn2);
+          sum3 += *pIn1D++ * (*pIn2);
+          sum4 += *pIn1E++ * (*pIn2);
+          sum5 += *pIn1F++ * (*pIn2);
+          sum6 += *pIn1G++ * (*pIn2);
+          sum7 += *pIn1H++ * (*pIn2);
+          pIn2 += numColsB;
+
+          /* Decrement the loop counter */
+          colCnt--;
+        }
+
+        /* Store the result in the destination buffer */
+        *px++ = sum0;
+        *pxB++ = sum1;
+        *pxC++ = sum2;
+        *pxD++ = sum3;
+        *pxE++ = sum4;
+        *pxF++ = sum5;
+        *pxG++ = sum6;
+        *pxH++ = sum7;
+
+        /* Update the pointer pIn2 to point to the  starting address of the next column */
+        j++;
+        pIn2 = pSrcB->pData + j;
+
+        /* Decrement the column loop counter */
+        col--;
+
+      } while (col > 0U);
+
+      /* Update the pointer pInA to point to the  starting address of the next row */
+      i = i + numColsB;
+      pInA = pInA + GROUPOFROWS*numColsA;
+
+      /* Decrement the row loop counter */
+      rowCnt--;
+    } 
+
+    /*
+
+    i was the index of a group of rows computed by previous loop.
+    Now i is the index of a row since below code is computing row per row
+    and no more group of row per group of rows.
+
+    */
+
+    i = GROUPOFROWS*i;
+    rowCnt = row & 7;
+
+    while(rowCnt > 0)
+    {
+      /* Output pointer is set to starting address of the row being processed */
+      px = pOut + i;
+
+      /* For every row wise process, the column loop counter is to be initiated */
+      col = numColsB;
+
+      /* For every row wise process, the pIn2 pointer is set
+       ** to the starting address of the pSrcB data */
+      pIn2 = pSrcB->pData;
+
+      j = 0U;
+
+      /* Column loop */
+      do
+      {
+        /* Set the variable sum, that acts as accumulator, to zero */
+        sum = 0.0f;
+
+        /* Initiate the pointer pIn1 to point to the starting address of the column being processed */
+        pIn1 = pInA;
+
+        acc0 = vdupq_n_f32(0.0);
+
+        /* Compute 4 MACs simultaneously. */
+        colCnt = numColsA >> 2U;
+
+        /* Matrix multiplication   */
+        while (colCnt > 0U)
+        {
+          /* c(m,n) = a(1,1)*b(1,1) + a(1,2)*b(2,1) + ... + a(m,p)*b(p,n) */
+          a0V = vld1q_f32(pIn1);  // load & separate real/imag pSrcA (de-interleave 2)
+          pIn1 += 4;
+          
+          temp[0] = *pIn2;
+          pIn2 += numColsB;
+          temp[1] = *pIn2;
+          pIn2 += numColsB;
+          temp[2] = *pIn2;
+          pIn2 += numColsB;
+          temp[3] = *pIn2;
+          pIn2 += numColsB;
+
+          acc0 = vmlaq_f32(acc0,a0V,temp);
+
+          /* Decrement the loop count */
+          colCnt--;
+        }
+
+        accum = vpadd_f32(vget_low_f32(acc0), vget_high_f32(acc0));
+        sum += accum[0] + accum[1];
+
+        /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.
+         ** No loop unrolling is used. */
+        colCnt = numColsA % 0x4U;
+
+        while (colCnt > 0U)
+        {
+          /* c(m,n) = a(1,1)*b(1,1) + a(1,2)*b(2,1) + ... + a(m,p)*b(p,n) */
+          sum += *pIn1++ * (*pIn2);
+          pIn2 += numColsB;
+
+          /* Decrement the loop counter */
+          colCnt--;
+        }
+
+        /* Store the result in the destination buffer */
+        *px++ = sum;
+
+        /* Update the pointer pIn2 to point to the  starting address of the next column */
+        j++;
+        pIn2 = pSrcB->pData + j;
+
+        /* Decrement the column loop counter */
+        col--;
+
+      } while (col > 0U);
+
+
+      /* Update the pointer pInA to point to the  starting address of the next row */
+      i = i + numColsB;
+      pInA = pInA + numColsA;
+
+      /* Decrement the row loop counter */
+      rowCnt--;
+
+    } 
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+#else
+arm_status arm_mat_mult_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+        arm_matrix_instance_f32 * pDst)
+{
+  float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
+  float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
+  float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
+  float32_t *pInB = pSrcB->pData;                /* Input data matrix pointer B */
+  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
+  float32_t *px;                                 /* Temporary output data matrix pointer */
+  float32_t sum;                                 /* Accumulator */
+  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
+  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
+  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
+  uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
+  arm_status status;                             /* Status of matrix multiplication */
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrcA->numCols != pSrcB->numRows) ||
+      (pSrcA->numRows != pDst->numRows)  ||
+      (pSrcB->numCols != pDst->numCols)    )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
+    /* row loop */
+    do
+    {
+      /* Output pointer is set to starting address of row being processed */
+      px = pOut + i;
+
+      /* For every row wise process, column loop counter is to be initiated */
+      col = numColsB;
+
+      /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
+      pIn2 = pSrcB->pData;
+
+      /* column loop */
+      do
+      {
+        /* Set the variable sum, that acts as accumulator, to zero */
+        sum = 0.0f;
+
+        /* Initialize pointer pIn1 to point to starting address of column being processed */
+        pIn1 = pInA;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+        /* Loop unrolling: Compute 4 MACs at a time. */
+        colCnt = numColsA >> 2U;
+
+        /* matrix multiplication */
+        while (colCnt > 0U)
+        {
+          /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
+
+          /* Perform the multiply-accumulates */
+          sum += *pIn1++ * *pIn2;
+          pIn2 += numColsB;
+
+          sum += *pIn1++ * *pIn2;
+          pIn2 += numColsB;
+
+          sum += *pIn1++ * *pIn2;
+          pIn2 += numColsB;
+
+          sum += *pIn1++ * *pIn2;
+          pIn2 += numColsB;
+
+          /* Decrement loop counter */
+          colCnt--;
+        }
+
+        /* Loop unrolling: Compute remaining MACs */
+        colCnt = numColsA % 0x4U;
+
+#else
+
+        /* Initialize cntCnt with number of columns */
+        colCnt = numColsA;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+        while (colCnt > 0U)
+        {
+          /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
+
+          /* Perform the multiply-accumulates */
+          sum += *pIn1++ * *pIn2;
+          pIn2 += numColsB;
+
+          /* Decrement loop counter */
+          colCnt--;
+        }
+
+        /* Store result in destination buffer */
+        *px++ = sum;
+
+        /* Decrement column loop counter */
+        col--;
+
+        /* Update pointer pIn2 to point to starting address of next column */
+        pIn2 = pInB + (numColsB - col);
+
+      } while (col > 0U);
+
+      /* Update pointer pInA to point to starting address of next row */
+      i = i + numColsB;
+      pInA = pInA + numColsA;
+
+      /* Decrement row loop counter */
+      row--;
+
+    } while (row > 0U);
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+
+#endif /* #if defined(ARM_MATH_NEON) */
+
+/**
+ * @} end of MatrixMult group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c
new file mode 100644
index 0000000..670ace1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c
@@ -0,0 +1,483 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_mult_fast_q15.c
+ * Description:  Q15 matrix multiplication (fast variant)
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @addtogroup MatrixMult
+  @{
+ */
+
+/**
+  @brief         Q15 matrix multiplication (fast variant).
+  @param[in]     pSrcA      points to the first input matrix structure
+  @param[in]     pSrcB      points to the second input matrix structure
+  @param[out]    pDst       points to output matrix structure
+  @param[in]     pState     points to the array for storing intermediate results
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS       : Operation successful
+                   - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
+
+  @par           Scaling and Overflow Behavior
+                   The difference between the function \ref arm_mat_mult_q15() and this fast variant is that
+                   the fast variant use a 32-bit rather than a 64-bit accumulator.
+                   The result of each 1.15 x 1.15 multiplication is truncated to
+                   2.30 format. These intermediate results are accumulated in a 32-bit register in 2.30
+                   format. Finally, the accumulator is saturated and converted to a 1.15 result.
+  @par
+                   The fast version has the same overflow behavior as the standard version but provides
+                   less precision since it discards the low 16 bits of each multiplication result.
+                   In order to avoid overflows completely the input signals must be scaled down.
+                   Scale down one of the input matrices by log2(numColsA) bits to avoid overflows,
+                   as a total of numColsA additions are computed internally for each output element.
+  @remark
+                   Refer to \ref arm_mat_mult_q15() for a slower implementation of this function
+                   which uses 64-bit accumulation to provide higher precision.
+ */
+
+arm_status arm_mat_mult_fast_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+        arm_matrix_instance_q15 * pDst,
+        q15_t                   * pState)
+{
+        q31_t sum;                                     /* Accumulator */
+        q15_t *pSrcBT = pState;                        /* Input data matrix pointer for transpose */
+        q15_t *pInA = pSrcA->pData;                    /* Input data matrix pointer A of Q15 type */
+        q15_t *pInB = pSrcB->pData;                    /* Input data matrix pointer B of Q15 type */
+        q15_t *px;                                     /* Temporary output data matrix pointer */
+        uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
+        uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
+        uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
+        uint16_t numRowsB = pSrcB->numRows;            /* Number of rows of input matrix A */
+        uint32_t col, i = 0U, row = numRowsB, colCnt;  /* Loop counters */
+        arm_status status;                             /* Status of matrix multiplication */
+
+#if defined (ARM_MATH_DSP)
+        q31_t in;                                      /* Temporary variable to hold the input value */
+        q31_t inA1, inB1, inA2, inB2;
+        q31_t sum2, sum3, sum4;
+        q15_t *pInA2, *pInB2, *px2;
+        uint32_t j = 0;
+#else
+        q15_t in;                                      /* Temporary variable to hold the input value */
+        q15_t inA1, inB1, inA2, inB2;
+#endif /* #if defined (ARM_MATH_DSP) */
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrcA->numCols != pSrcB->numRows) ||
+      (pSrcA->numRows != pDst->numRows)  ||
+      (pSrcB->numCols != pDst->numCols)    )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+    /* Matrix transpose */
+    do
+    {
+      /* The pointer px is set to starting address of column being processed */
+      px = pSrcBT + i;
+
+      /* Apply loop unrolling and exchange columns with row elements */
+      col = numColsB >> 2U;
+
+      /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
+       ** a second loop below computes the remaining 1 to 3 samples. */
+      while (col > 0U)
+      {
+
+#if defined (ARM_MATH_DSP)
+
+        /* Read two elements from row */
+        in = read_q15x2_ia ((q15_t **) &pInB);
+
+        /* Unpack and store one element in destination */
+#ifndef ARM_MATH_BIG_ENDIAN
+        *px = (q15_t) in;
+#else
+        *px = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+        /* Update pointer px to point to next row of transposed matrix */
+        px += numRowsB;
+
+        /* Unpack and store second element in destination */
+#ifndef ARM_MATH_BIG_ENDIAN
+        *px = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
+#else
+        *px = (q15_t) in;
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+        /* Update pointer px to point to next row of transposed matrix */
+        px += numRowsB;
+
+        in = read_q15x2_ia ((q15_t **) &pInB);
+#ifndef ARM_MATH_BIG_ENDIAN
+        *px = (q15_t) in;
+#else
+        *px = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+        px += numRowsB;
+
+#ifndef ARM_MATH_BIG_ENDIAN
+        *px = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
+#else
+        *px = (q15_t) in;
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+        px += numRowsB;
+
+#else /* #if defined (ARM_MATH_DSP) */
+
+        /* Read one element from row */
+        in = *pInB++;
+
+        /* Store one element in destination */
+        *px = in;
+
+        /* Update pointer px to point to next row of transposed matrix */
+        px += numRowsB;
+
+        in = *pInB++;
+        *px = in;
+        px += numRowsB;
+
+        in = *pInB++;
+        *px = in;
+        px += numRowsB;
+
+        in = *pInB++;
+        *px = in;
+        px += numRowsB;
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+        /* Decrement column loop counter */
+        col--;
+      }
+
+      /* If the columns of pSrcB is not a multiple of 4, compute any remaining output samples here.
+       ** No loop unrolling is used. */
+      col = numColsB % 0x4U;
+
+      while (col > 0U)
+      {
+        /* Read and store input element in destination */
+        *px = *pInB++;
+
+        /* Update pointer px to point to next row of transposed matrix */
+        px += numRowsB;
+
+        /* Decrement column loop counter */
+        col--;
+      }
+
+      i++;
+
+      /* Decrement row loop counter */
+      row--;
+
+    } while (row > 0U);
+
+    /* Reset variables for usage in following multiplication process */
+    row = numRowsA;
+    i = 0U;
+    px = pDst->pData;
+
+#if defined (ARM_MATH_DSP)
+    /* Process two rows from matrix A at a time and output two rows at a time */
+    row = row >> 1U;
+    px2 = px + numColsB;
+#endif
+
+    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
+    /* row loop */
+    while (row > 0U)
+    {
+      /* For every row wise process, column loop counter is to be initiated */
+      col = numColsB;
+
+      /* For every row wise process, pIn2 pointer is set to starting address of transposed pSrcB data */
+      pInB = pSrcBT;
+
+#if defined (ARM_MATH_DSP)
+      /* Process two (transposed) columns from matrix B at a time */
+      col = col >> 1U;
+      j = 0;
+#endif
+
+      /* column loop */
+      while (col > 0U)
+      {
+        /* Set variable sum, that acts as accumulator, to zero */
+        sum = 0;
+
+        /* Initiate pointer pInA to point to starting address of column being processed */
+        pInA = pSrcA->pData + i;
+
+#if defined (ARM_MATH_DSP)
+        sum2 = 0;
+        sum3 = 0;
+        sum4 = 0;
+        pInB  = pSrcBT + j;
+        pInA2 = pInA + numColsA;
+        pInB2 = pInB + numRowsB;
+
+        /* Read in two elements at once - alows dual MAC instruction */
+        colCnt = numColsA >> 1U;
+#else
+        colCnt = numColsA >> 2U;
+#endif
+
+        /* matrix multiplication */
+        while (colCnt > 0U)
+        {
+          /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
+
+#if defined (ARM_MATH_DSP)
+          /* read real and imag values from pSrcA and pSrcB buffer */
+          inA1 = read_q15x2_ia ((q15_t **) &pInA);
+          inB1 = read_q15x2_ia ((q15_t **) &pInB);
+
+          inA2 = read_q15x2_ia ((q15_t **) &pInA2);
+          inB2 = read_q15x2_ia ((q15_t **) &pInB2);
+
+          /* Multiply and Accumlates */
+          sum  = __SMLAD(inA1, inB1, sum);
+          sum2 = __SMLAD(inA1, inB2, sum2);
+          sum3 = __SMLAD(inA2, inB1, sum3);
+          sum4 = __SMLAD(inA2, inB2, sum4);
+#else
+          /* read real and imag values from pSrcA and pSrcB buffer */
+          inA1 = *pInA++;
+          inB1 = *pInB++;
+          /* Multiply and Accumlates */
+          sum += inA1 * inB1;
+
+          inA2 = *pInA++;
+          inB2 = *pInB++;
+          sum += inA2 * inB2;
+
+          inA1 = *pInA++;
+          inB1 = *pInB++;
+          sum += inA1 * inB1;
+
+          inA2 = *pInA++;
+          inB2 = *pInB++;
+          sum += inA2 * inB2;
+#endif /* #if defined (ARM_MATH_DSP) */
+
+          /* Decrement loop counter */
+          colCnt--;
+        }
+
+        /* process odd column samples */
+#if defined (ARM_MATH_DSP)
+        if (numColsA & 1U) {
+          inA1 = *pInA++;
+          inB1 = *pInB++;
+          inA2 = *pInA2++;
+          inB2 = *pInB2++;
+          sum  += inA1 * inB1;
+          sum2 += inA1 * inB2;
+          sum3 += inA2 * inB1;
+          sum4 += inA2 * inB2;
+        }
+#else
+        colCnt = numColsA % 0x4U;
+
+        while (colCnt > 0U)
+        {
+          /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
+          sum += (q31_t) *pInA++ * *pInB++;
+
+          /* Decrement loop counter */
+          colCnt--;
+        }
+#endif /* #if defined (ARM_MATH_DSP) */
+
+        /* Saturate and store result in destination buffer */
+        *px++  = (q15_t) (sum >> 15);
+
+#if defined (ARM_MATH_DSP)
+        *px++  = (q15_t) (sum2 >> 15);
+        *px2++ = (q15_t) (sum3 >> 15);
+        *px2++ = (q15_t) (sum4 >> 15);
+        j += numRowsB * 2;
+#endif
+
+        /* Decrement column loop counter */
+        col--;
+
+      }
+
+      i = i + numColsA;
+
+#if defined (ARM_MATH_DSP)
+      i = i + numColsA;
+      px = px2 + (numColsB & 1U);
+      px2 = px + numColsB;
+#endif
+
+      /* Decrement row loop counter */
+      row--;
+
+    }
+
+    /* Compute any remaining odd row/column below */
+
+#if defined (ARM_MATH_DSP)
+
+    /* Compute remaining output column */
+    if (numColsB & 1U) {
+
+      /* Avoid redundant computation of last element */
+      row = numRowsA & (~0x1);
+
+      /* Point to remaining unfilled column in output matrix */
+      px = pDst->pData + numColsB-1;
+      pInA = pSrcA->pData;
+
+      /* row loop */
+      while (row > 0)
+      {
+
+        /* point to last column in matrix B */
+        pInB  = pSrcBT + numRowsB * (numColsB-1);
+
+        /* Set variable sum, that acts as accumulator, to zero */
+        sum  = 0;
+
+        /* Compute 4 columns at once */
+        colCnt = numColsA >> 2U;
+
+        /* matrix multiplication */
+        while (colCnt > 0U)
+        {
+          inA1 = read_q15x2_ia ((q15_t **) &pInA);
+          inA2 = read_q15x2_ia ((q15_t **) &pInA);
+          inB1 = read_q15x2_ia ((q15_t **) &pInB);
+          inB2 = read_q15x2_ia ((q15_t **) &pInB);
+
+          sum  = __SMLAD(inA1, inB1, sum);
+          sum  = __SMLAD(inA2, inB2, sum);
+
+          /* Decrement loop counter */
+          colCnt--;
+        }
+
+        colCnt = numColsA & 3U;
+        while (colCnt > 0U) {
+          sum += (q31_t) (*pInA++) * (*pInB++);
+          colCnt--;
+        }
+
+        /* Store result in destination buffer */
+        *px = (q15_t) (sum  >> 15);
+        px += numColsB;
+
+        /* Decrement row loop counter */
+        row--;
+      }
+    }
+
+    /* Compute remaining output row */
+    if (numRowsA & 1U) {
+
+      /* point to last row in output matrix */
+      px = pDst->pData + (numColsB) * (numRowsA-1);
+
+      pInB  = pSrcBT;
+      col = numColsB;
+      i = 0U;
+
+      /* col loop */
+      while (col > 0)
+      {
+        /* point to last row in matrix A */
+        pInA = pSrcA->pData + (numRowsA-1) * numColsA;
+
+        /* Set variable sum, that acts as accumulator, to zero */
+        sum  = 0;
+
+        /* Compute 4 columns at once */
+        colCnt = numColsA >> 2U;
+
+        /* matrix multiplication */
+        while (colCnt > 0U)
+        {
+          inA1 = read_q15x2_ia ((q15_t **) &pInA);
+          inA2 = read_q15x2_ia ((q15_t **) &pInA);
+          inB1 = read_q15x2_ia ((q15_t **) &pInB);
+          inB2 = read_q15x2_ia ((q15_t **) &pInB);
+
+          sum  = __SMLAD(inA1, inB1, sum);
+          sum  = __SMLAD(inA2, inB2, sum);
+
+          /* Decrement loop counter */
+          colCnt--;
+        }
+
+        colCnt = numColsA % 4U;
+        while (colCnt > 0U) {
+          sum += (q31_t) (*pInA++) * (*pInB++);
+
+          colCnt--;
+        }
+
+        /* Store result in destination buffer */
+        *px++ = (q15_t) (sum  >> 15);
+
+        /* Decrement column loop counter */
+        col--;
+      }
+    }
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+
+/**
+  @} end of MatrixMult group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c
new file mode 100644
index 0000000..011959a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c
@@ -0,0 +1,374 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_mult_fast_q31.c
+ * Description:  Q31 matrix multiplication (fast variant)
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @addtogroup MatrixMult
+  @{
+ */
+
+/**
+  @brief         Q31 matrix multiplication (fast variant).
+  @param[in]     pSrcA      points to the first input matrix structure
+  @param[in]     pSrcB      points to the second input matrix structure
+  @param[out]    pDst       points to output matrix structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS       : Operation successful
+                   - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
+
+  @par           Scaling and Overflow Behavior
+                   The difference between the function \ref arm_mat_mult_q31() and this fast variant is that
+                   the fast variant use a 32-bit rather than a 64-bit accumulator.
+                   The result of each 1.31 x 1.31 multiplication is truncated to
+                   2.30 format. These intermediate results are accumulated in a 32-bit register in 2.30
+                   format. Finally, the accumulator is saturated and converted to a 1.31 result.
+  @par
+                   The fast version has the same overflow behavior as the standard version but provides
+                   less precision since it discards the low 32 bits of each multiplication result.
+                   In order to avoid overflows completely the input signals must be scaled down.
+                   Scale down one of the input matrices by log2(numColsA) bits to avoid overflows,
+                   as a total of numColsA additions are computed internally for each output element.
+  @remark
+                   Refer to \ref arm_mat_mult_q31() for a slower implementation of this function
+                   which uses 64-bit accumulation to provide higher precision.
+ */
+
+arm_status arm_mat_mult_fast_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+        arm_matrix_instance_q31 * pDst)
+{
+  q31_t *pInA = pSrcA->pData;                    /* Input data matrix pointer A */
+  q31_t *pInB = pSrcB->pData;                    /* Input data matrix pointer B */
+  q31_t *pInA2;
+  q31_t *px;                                     /* Temporary output data matrix pointer */
+  q31_t *px2;
+  q31_t sum1, sum2, sum3, sum4;                  /* Accumulator */
+  q31_t inA1, inA2, inB1, inB2;
+  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
+  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
+  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
+  uint32_t col, i = 0U, j, row = numRowsA, colCnt;  /* Loop counters */
+  arm_status status;                             /* Status of matrix multiplication */
+
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrcA->numCols != pSrcB->numRows) ||
+      (pSrcA->numRows != pDst->numRows)  ||
+      (pSrcB->numCols != pDst->numCols)    )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+    px = pDst->pData;
+
+    row = row >> 1U;
+    px2 = px + numColsB;
+
+    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
+    /* row loop */
+    while (row > 0U)
+    {
+      /* For every row wise process, column loop counter is to be initiated */
+      col = numColsB;
+
+      /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
+      pInB = pSrcB->pData;
+
+      j = 0U;
+
+      col = col >> 1U;
+
+      /* column loop */
+      while (col > 0U)
+      {
+        /* Set the variable sum, that acts as accumulator, to zero */
+        sum1 = 0;
+        sum2 = 0;
+        sum3 = 0;
+        sum4 = 0;
+        
+        /* Initiate data pointers */
+        pInA = pSrcA->pData + i;
+        pInB = pSrcB->pData + j;
+        pInA2 = pInA + numColsA;
+        
+        colCnt = numColsA;
+
+        /* matrix multiplication */
+        while (colCnt > 0U)
+        {
+          /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
+
+          inA1 = *pInA++;
+          inB1 = pInB[0];
+          inA2 = *pInA2++;
+          inB2 = pInB[1];
+          pInB += numColsB;
+
+#if defined (ARM_MATH_DSP)
+          sum1 = __SMMLA(inA1, inB1, sum1);
+          sum2 = __SMMLA(inA1, inB2, sum2);
+          sum3 = __SMMLA(inA2, inB1, sum3);
+          sum4 = __SMMLA(inA2, inB2, sum4);
+#else
+          sum1 = (q31_t) ((((q63_t) sum1 << 32) + ((q63_t) inA1 * inB1)) >> 32);
+          sum2 = (q31_t) ((((q63_t) sum2 << 32) + ((q63_t) inA1 * inB2)) >> 32);
+          sum3 = (q31_t) ((((q63_t) sum3 << 32) + ((q63_t) inA2 * inB1)) >> 32);
+          sum4 = (q31_t) ((((q63_t) sum4 << 32) + ((q63_t) inA2 * inB2)) >> 32);
+#endif
+
+          /* Decrement loop counter */
+          colCnt--;
+        }
+
+        /* Convert the result from 2.30 to 1.31 format and store in destination buffer */
+        *px++  = sum1 << 1;
+        *px++  = sum2 << 1;
+        *px2++ = sum3 << 1;
+        *px2++ = sum4 << 1;
+
+        j += 2;
+
+        /* Decrement column loop counter */
+        col--;
+      }
+
+      i = i + (numColsA << 1U);
+      px  = px2 + (numColsB & 1U);
+      px2 = px  +  numColsB;
+
+      /* Decrement row loop counter */
+      row--;
+    }
+
+    /* Compute any remaining odd row/column below */
+
+    /* Compute remaining output column */
+    if (numColsB & 1U) {
+
+      /* Avoid redundant computation of last element */
+      row = numRowsA & (~1U);
+
+      /* Point to remaining unfilled column in output matrix */
+      px = pDst->pData + numColsB-1;
+      pInA = pSrcA->pData;
+
+      /* row loop */
+      while (row > 0)
+      {
+
+        /* point to last column in matrix B */
+        pInB  = pSrcB->pData + numColsB-1;
+
+        /* Set variable sum1, that acts as accumulator, to zero */
+        sum1  = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+        /* Loop unrolling: Compute 4 columns at a time. */
+        colCnt = numColsA >> 2U;
+
+        /* matrix multiplication */
+        while (colCnt > 0U)
+        {
+#if defined (ARM_MATH_DSP)
+          sum1 = __SMMLA(*pInA++, *pInB, sum1);
+#else
+          sum1 = (q31_t) ((((q63_t) sum1 << 32) + ((q63_t) *pInA++ * *pInB)) >> 32);
+#endif
+          pInB += numColsB;
+
+#if defined (ARM_MATH_DSP)
+          sum1 = __SMMLA(*pInA++, *pInB, sum1);
+#else
+          sum1 = (q31_t) ((((q63_t) sum1 << 32) + ((q63_t) *pInA++ * *pInB)) >> 32);
+#endif
+          pInB += numColsB;
+
+#if defined (ARM_MATH_DSP)
+          sum1 = __SMMLA(*pInA++, *pInB, sum1);
+#else
+          sum1 = (q31_t) ((((q63_t) sum1 << 32) + ((q63_t) *pInA++ * *pInB)) >> 32);
+#endif
+          pInB += numColsB;
+
+#if defined (ARM_MATH_DSP)
+          sum1 = __SMMLA(*pInA++, *pInB, sum1);
+#else
+          sum1 = (q31_t) ((((q63_t) sum1 << 32) + ((q63_t) *pInA++ * *pInB)) >> 32);
+#endif
+          pInB += numColsB;
+
+          /* Decrement loop counter */
+          colCnt--;
+        }
+
+        /* Loop unrolling: Compute remaining column */
+        colCnt = numColsA % 4U;
+
+#else
+
+        /* Initialize colCnt with number of columns */
+        colCnt = numColsA;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+        while (colCnt > 0U) {
+#if defined (ARM_MATH_DSP)
+          sum1 = __SMMLA(*pInA++, *pInB, sum1);
+#else
+          sum1 = (q31_t) ((((q63_t) sum1 << 32) + ((q63_t) *pInA++ * *pInB)) >> 32);
+#endif
+          pInB += numColsB;
+          
+          colCnt--;
+        }
+
+        /* Convert the result from 2.30 to 1.31 format and store in destination buffer */
+        *px = sum1 << 1;
+        px += numColsB;
+
+        /* Decrement row loop counter */
+        row--;
+      }
+    }
+
+    /* Compute remaining output row */
+    if (numRowsA & 1U) {
+
+      /* point to last row in output matrix */
+      px = pDst->pData + (numColsB) * (numRowsA-1);
+
+      col = numColsB;
+      i = 0U;
+
+      /* col loop */
+      while (col > 0)
+      {
+
+        /* point to last row in matrix A */
+        pInA = pSrcA->pData + (numRowsA-1) * numColsA;
+        pInB  = pSrcB->pData + i;
+
+        /* Set variable sum1, that acts as accumulator, to zero */
+        sum1  = 0;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+        /* Loop unrolling: Compute 4 columns at a time. */
+        colCnt = numColsA >> 2U;
+
+        /* matrix multiplication */
+        while (colCnt > 0U)
+        {
+          inA1 = *pInA++;
+          inA2 = *pInA++;
+          inB1 = *pInB;
+          pInB += numColsB;
+          inB2 = *pInB;
+          pInB += numColsB;
+#if defined (ARM_MATH_DSP)
+          sum1 = __SMMLA(inA1, inB1, sum1);
+          sum1 = __SMMLA(inA2, inB2, sum1);
+#else
+          sum1 = (q31_t) ((((q63_t) sum1 << 32) + ((q63_t) inA1 * inB1)) >> 32);
+          sum1 = (q31_t) ((((q63_t) sum1 << 32) + ((q63_t) inA2 * inB2)) >> 32);
+#endif
+
+          inA1 = *pInA++;
+          inA2 = *pInA++;
+          inB1 = *pInB;
+          pInB += numColsB;
+          inB2 = *pInB;
+          pInB += numColsB;
+#if defined (ARM_MATH_DSP)
+          sum1 = __SMMLA(inA1, inB1, sum1);
+          sum1 = __SMMLA(inA2, inB2, sum1);
+#else
+          sum1 = (q31_t) ((((q63_t) sum1 << 32) + ((q63_t) inA1 * inB1)) >> 32);
+          sum1 = (q31_t) ((((q63_t) sum1 << 32) + ((q63_t) inA2 * inB2)) >> 32);
+#endif
+
+          /* Decrement loop counter */
+          colCnt--;
+        }
+
+        /* Loop unrolling: Compute remaining column */
+        colCnt = numColsA % 4U;
+
+#else
+
+        /* Initialize colCnt with number of columns */
+        colCnt = numColsA;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+        while (colCnt > 0U) {
+#if defined (ARM_MATH_DSP)
+          sum1 = __SMMLA(*pInA++, *pInB, sum1);
+#else
+          sum1 = (q31_t) ((((q63_t) sum1 << 32) + ((q63_t) *pInA++ * *pInB)) >> 32);
+#endif
+          pInB += numColsB;
+
+          colCnt--;
+        }
+
+        /* Saturate and store the result in the destination buffer */
+        *px++ = sum1 << 1;
+        i++;
+
+        /* Decrement col loop counter */
+        col--;
+      }
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+
+/**
+  @} end of MatrixMult group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c
new file mode 100644
index 0000000..1d2b69c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c
@@ -0,0 +1,357 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_mult_q15.c
+ * Description:  Q15 matrix multiplication
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @addtogroup MatrixMult
+  @{
+ */
+
+/**
+  @brief         Q15 matrix multiplication.
+  @param[in]     pSrcA      points to the first input matrix structure
+  @param[in]     pSrcB      points to the second input matrix structure
+  @param[out]    pDst       points to output matrix structure
+  @param[in]     pState     points to the array for storing intermediate results (Unused)
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS       : Operation successful
+                   - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using an internal 64-bit accumulator. The inputs to the
+                   multiplications are in 1.15 format and multiplications yield a 2.30 result.
+                   The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format.
+                   This approach provides 33 guard bits and there is no risk of overflow.
+                   The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits
+                   and then saturated to 1.15 format.
+  @par
+                   Refer to \ref arm_mat_mult_fast_q15() for a faster but less precise version of this function.
+ */
+
+arm_status arm_mat_mult_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+        arm_matrix_instance_q15 * pDst,
+        q15_t                   * pState)
+{
+        q63_t sum;                                     /* Accumulator */
+
+#if defined (ARM_MATH_DSP)                             /* != CM0 */
+
+        q15_t *pSrcBT = pState;                        /* Input data matrix pointer for transpose */
+        q15_t *pInA = pSrcA->pData;                    /* Input data matrix pointer A of Q15 type */
+        q15_t *pInB = pSrcB->pData;                    /* Input data matrix pointer B of Q15 type */
+        q15_t *px;                                     /* Temporary output data matrix pointer */
+        uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
+        uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
+        uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
+        uint16_t numRowsB = pSrcB->numRows;            /* Number of rows of input matrix A */
+        uint32_t col, i = 0U, row = numRowsB, colCnt;  /* Loop counters */
+        arm_status status;                             /* Status of matrix multiplication */
+        
+        q31_t in;                                      /* Temporary variable to hold the input value */
+        q31_t inA1, inB1, inA2, inB2;
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrcA->numCols != pSrcB->numRows) ||
+      (pSrcA->numRows != pDst->numRows)  ||
+      (pSrcB->numCols != pDst->numCols)    )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+    /* Matrix transpose */
+    do
+    {
+      /* The pointer px is set to starting address of column being processed */
+      px = pSrcBT + i;
+
+      /* Apply loop unrolling and exchange columns with row elements */
+      col = numColsB >> 2U;
+
+      /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
+       ** a second loop below computes the remaining 1 to 3 samples. */
+      while (col > 0U)
+      {
+        /* Read two elements from row */
+        in = read_q15x2_ia ((q15_t **) &pInB);
+
+        /* Unpack and store one element in destination */
+#ifndef ARM_MATH_BIG_ENDIAN
+        *px = (q15_t) in;
+#else
+        *px = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+        /* Update pointer px to point to next row of transposed matrix */
+        px += numRowsB;
+
+        /* Unpack and store second element in destination */
+#ifndef ARM_MATH_BIG_ENDIAN
+        *px = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
+#else
+        *px = (q15_t) in;
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+        /* Update pointer px to point to next row of transposed matrix */
+        px += numRowsB;
+
+        /* Read two elements from row */
+        in = read_q15x2_ia ((q15_t **) &pInB);
+
+        /* Unpack and store one element in destination */
+#ifndef ARM_MATH_BIG_ENDIAN
+        *px = (q15_t) in;
+#else
+        *px = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+        px += numRowsB;
+
+#ifndef ARM_MATH_BIG_ENDIAN
+        *px = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
+#else
+        *px = (q15_t) in;
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+        px += numRowsB;
+
+        /* Decrement column loop counter */
+        col--;
+      }
+
+      /* If the columns of pSrcB is not a multiple of 4, compute any remaining output samples here.
+       ** No loop unrolling is used. */
+      col = numColsB % 0x4U;
+
+      while (col > 0U)
+      {
+        /* Read and store input element in destination */
+        *px = *pInB++;
+
+        /* Update pointer px to point to next row of transposed matrix */
+        px += numRowsB;
+
+        /* Decrement column loop counter */
+        col--;
+      }
+
+      i++;
+
+      /* Decrement row loop counter */
+      row--;
+
+    } while (row > 0U);
+
+    /* Reset variables for usage in following multiplication process */
+    row = numRowsA;
+    i = 0U;
+    px = pDst->pData;
+
+    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
+    /* row loop */
+    do
+    {
+      /* For every row wise process, column loop counter is to be initiated */
+      col = numColsB;
+
+      /* For every row wise process, pIn2 pointer is set to starting address of transposed pSrcB data */
+      pInB = pSrcBT;
+
+      /* column loop */
+      do
+      {
+        /* Set variable sum, that acts as accumulator, to zero */
+        sum = 0;
+
+        /* Initiate pointer pInA to point to starting address of column being processed */
+        pInA = pSrcA->pData + i;
+
+        /* Apply loop unrolling and compute 2 MACs simultaneously. */
+        colCnt = numColsA >> 2U;
+
+        /* matrix multiplication */
+        while (colCnt > 0U)
+        {
+          /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
+
+          /* read real and imag values from pSrcA and pSrcB buffer */
+          inA1 = read_q15x2_ia ((q15_t **) &pInA);
+          inB1 = read_q15x2_ia ((q15_t **) &pInB);
+
+          inA2 = read_q15x2_ia ((q15_t **) &pInA);
+          inB2 = read_q15x2_ia ((q15_t **) &pInB);
+
+          /* Multiply and Accumlates */
+          sum = __SMLALD(inA1, inB1, sum);
+          sum = __SMLALD(inA2, inB2, sum);
+
+          /* Decrement loop counter */
+          colCnt--;
+        }
+
+        /* process remaining column samples */
+        colCnt = numColsA % 0x4U;
+
+        while (colCnt > 0U)
+        {
+          /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
+          sum += *pInA++ * *pInB++;
+
+          /* Decrement loop counter */
+          colCnt--;
+        }
+
+        /* Saturate and store result in destination buffer */
+        *px = (q15_t) (__SSAT((sum >> 15), 16));
+        px++;
+
+        /* Decrement column loop counter */
+        col--;
+
+      } while (col > 0U);
+
+      i = i + numColsA;
+
+      /* Decrement row loop counter */
+      row--;
+
+    } while (row > 0U);
+
+#else /* #if defined (ARM_MATH_DSP) */
+
+        q15_t *pIn1 = pSrcA->pData;                    /* Input data matrix pointer A */
+        q15_t *pIn2 = pSrcB->pData;                    /* Input data matrix pointer B */
+        q15_t *pInA = pSrcA->pData;                    /* Input data matrix pointer A of Q15 type */
+        q15_t *pInB = pSrcB->pData;                    /* Input data matrix pointer B of Q15 type */
+        q15_t *pOut = pDst->pData;                     /* Output data matrix pointer */
+        q15_t *px;                                     /* Temporary output data matrix pointer */
+        uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
+        uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
+        uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A    */
+        uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
+        arm_status status;                             /* Status of matrix multiplication */
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrcA->numCols != pSrcB->numRows) ||
+      (pSrcA->numRows != pDst->numRows)  ||
+      (pSrcB->numCols != pDst->numCols)    )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
+    /* row loop */
+    do
+    {
+      /* Output pointer is set to starting address of the row being processed */
+      px = pOut + i;
+
+      /* For every row wise process, column loop counter is to be initiated */
+      col = numColsB;
+
+      /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
+      pIn2 = pSrcB->pData;
+
+      /* column loop */
+      do
+      {
+        /* Set the variable sum, that acts as accumulator, to zero */
+        sum = 0;
+
+        /* Initiate pointer pIn1 to point to starting address of pSrcA */
+        pIn1 = pInA;
+
+        /* Matrix A columns number of MAC operations are to be performed */
+        colCnt = numColsA;
+
+        /* matrix multiplication */
+        while (colCnt > 0U)
+        {
+          /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
+
+          /* Perform multiply-accumulates */
+          sum += (q31_t) * pIn1++ * *pIn2;
+          pIn2 += numColsB;
+
+          /* Decrement loop counter */
+          colCnt--;
+        }
+
+        /* Convert result from 34.30 to 1.15 format and store saturated value in destination buffer */
+
+        /* Saturate and store result in destination buffer */
+        *px++ = (q15_t) __SSAT((sum >> 15), 16);
+
+        /* Decrement column loop counter */
+        col--;
+
+        /* Update pointer pIn2 to point to starting address of next column */
+        pIn2 = pInB + (numColsB - col);
+
+      } while (col > 0U);
+
+      /* Update pointer pSrcA to point to starting address of next row */
+      i = i + numColsB;
+      pInA = pInA + numColsA;
+
+      /* Decrement row loop counter */
+      row--;
+
+    } while (row > 0U);
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+
+/**
+  @} end of MatrixMult group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c
new file mode 100644
index 0000000..161e723
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c
@@ -0,0 +1,196 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_mult_q31.c
+ * Description:  Q31 matrix multiplication
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @addtogroup MatrixMult
+  @{
+ */
+
+/**
+  @brief         Q31 matrix multiplication.
+  @param[in]     pSrcA      points to the first input matrix structure
+  @param[in]     pSrcB      points to the second input matrix structure
+  @param[out]    pDst       points to output matrix structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS       : Operation successful
+                   - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using an internal 64-bit accumulator.
+                   The accumulator has a 2.62 format and maintains full precision of the intermediate
+                   multiplication results but provides only a single guard bit. There is no saturation
+                   on intermediate additions. Thus, if the accumulator overflows it wraps around and
+                   distorts the result. The input signals should be scaled down to avoid intermediate
+                   overflows. The input is thus scaled down by log2(numColsA) bits
+                   to avoid overflows, as a total of numColsA additions are performed internally.
+                   The 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to yield the final result.
+  @remark
+                   Refer to \ref arm_mat_mult_fast_q31() for a faster but less precise implementation of this function.
+ */
+
+arm_status arm_mat_mult_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+        arm_matrix_instance_q31 * pDst)
+{
+  q31_t *pIn1 = pSrcA->pData;                    /* Input data matrix pointer A */
+  q31_t *pIn2 = pSrcB->pData;                    /* Input data matrix pointer B */
+  q31_t *pInA = pSrcA->pData;                    /* Input data matrix pointer A */
+  q31_t *pInB = pSrcB->pData;                    /* Input data matrix pointer B */
+  q31_t *pOut = pDst->pData;                     /* Output data matrix pointer */
+  q31_t *px;                                     /* Temporary output data matrix pointer */
+  q63_t sum;                                     /* Accumulator */
+  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
+  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
+  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
+  uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
+  arm_status status;                             /* Status of matrix multiplication */
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrcA->numCols != pSrcB->numRows) ||
+      (pSrcA->numRows != pDst->numRows)  ||
+      (pSrcB->numCols != pDst->numCols)    )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
+    /* row loop */
+    do
+    {
+      /* Output pointer is set to starting address of row being processed */
+      px = pOut + i;
+
+      /* For every row wise process, column loop counter is to be initiated */
+      col = numColsB;
+
+      /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
+      pIn2 = pSrcB->pData;
+
+      /* column loop */
+      do
+      {
+        /* Set the variable sum, that acts as accumulator, to zero */
+        sum = 0;
+
+        /* Initialize pointer pIn1 to point to starting address of column being processed */
+        pIn1 = pInA;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+        /* Loop unrolling: Compute 4 MACs at a time. */
+        colCnt = numColsA >> 2U;
+
+        /* matrix multiplication */
+        while (colCnt > 0U)
+        {
+          /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
+
+          /* Perform the multiply-accumulates */
+          sum += (q63_t) *pIn1++ * *pIn2;
+          pIn2 += numColsB;
+
+          sum += (q63_t) *pIn1++ * *pIn2;
+          pIn2 += numColsB;
+
+          sum += (q63_t) *pIn1++ * *pIn2;
+          pIn2 += numColsB;
+
+          sum += (q63_t) *pIn1++ * *pIn2;
+          pIn2 += numColsB;
+
+          /* Decrement loop counter */
+          colCnt--;
+        }
+
+        /* Loop unrolling: Compute remaining MACs */
+        colCnt = numColsA % 0x4U;
+
+#else
+
+        /* Initialize cntCnt with number of columns */
+        colCnt = numColsA;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+        while (colCnt > 0U)
+        {
+          /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
+
+          /* Perform the multiply-accumulates */
+          sum += (q63_t) *pIn1++ * *pIn2;
+          pIn2 += numColsB;
+
+          /* Decrement loop counter */
+          colCnt--;
+        }
+
+        /* Convert result from 2.62 to 1.31 format and store in destination buffer */
+        *px++ = (q31_t) (sum >> 31);
+
+        /* Decrement column loop counter */
+        col--;
+
+        /* Update pointer pIn2 to point to starting address of next column */
+        pIn2 = pInB + (numColsB - col);
+
+      } while (col > 0U);
+
+      /* Update pointer pInA to point to starting address of next row */
+      i = i + numColsB;
+      pInA = pInA + numColsA;
+
+      /* Decrement row loop counter */
+      row--;
+
+    } while (row > 0U);
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+
+/**
+  @} end of MatrixMult group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c
new file mode 100644
index 0000000..a0097b1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c
@@ -0,0 +1,221 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_scale_f32.c
+ * Description:  Multiplies a floating-point matrix by a scalar
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @defgroup MatrixScale Matrix Scale
+
+  Multiplies a matrix by a scalar.  This is accomplished by multiplying each element in the
+  matrix by the scalar.  For example:
+  \image html MatrixScale.gif "Matrix Scaling of a 3 x 3 matrix"
+
+  The function checks to make sure that the input and output matrices are of the same size.
+
+  In the fixed-point Q15 and Q31 functions, <code>scale</code> is represented by
+  a fractional multiplication <code>scaleFract</code> and an arithmetic shift <code>shift</code>.
+  The shift allows the gain of the scaling operation to exceed 1.0.
+  The overall scale factor applied to the fixed-point data is
+  <pre>
+      scale = scaleFract * 2^shift.
+  </pre>
+ */
+
+/**
+  @addtogroup MatrixScale
+  @{
+ */
+
+/**
+  @brief         Floating-point matrix scaling.
+  @param[in]     pSrc       points to input matrix
+  @param[in]     scale      scale factor to be applied
+  @param[out]    pDst       points to output matrix structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS       : Operation successful
+                   - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
+ */
+#if defined(ARM_MATH_NEON_EXPERIMENTAL)
+arm_status arm_mat_scale_f32(
+  const arm_matrix_instance_f32 * pSrc,
+  float32_t scale,
+  arm_matrix_instance_f32 * pDst)
+{
+  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
+  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
+  uint32_t numSamples;                           /* total number of elements in the matrix */
+  uint32_t blkCnt;                               /* loop counters */
+  arm_status status;                             /* status of matrix scaling     */
+
+
+  float32_t in1, in2, in3, in4;                  /* temporary variables */
+  float32_t out1, out2, out3, out4;              /* temporary variables */
+
+
+#ifdef ARM_MATH_MATRIX_CHECK
+  /* Check for matrix mismatch condition */
+  if ((pSrc->numRows != pDst->numRows) || (pSrc->numCols != pDst->numCols))
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+#endif /*    #ifdef ARM_MATH_MATRIX_CHECK    */
+  {
+    float32x4_t vec1;
+    float32x4_t res;
+
+    /* Total number of samples in the input matrix */
+    numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
+
+    blkCnt = numSamples >> 2;
+
+    /* Compute 4 outputs at a time.
+     ** a second loop below computes the remaining 1 to 3 samples. */
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) * scale */
+      /* Scaling and results are stored in the destination buffer. */
+      vec1 = vld1q_f32(pIn);
+      res = vmulq_f32(vec1, vdupq_n_f32(scale));
+      vst1q_f32(pOut, res);
+
+      /* update pointers to process next sampels */
+      pIn += 4U;
+      pOut += 4U;
+
+      /* Decrement the numSamples loop counter */
+      blkCnt--;
+    }
+
+    /* If the numSamples is not a multiple of 4, compute any remaining output samples here.
+     ** No loop unrolling is used. */
+    blkCnt = numSamples % 0x4U;
+
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) * scale */
+      /* The results are stored in the destination buffer. */
+      *pOut++ = (*pIn++) * scale;
+
+      /* Decrement the loop counter */
+      blkCnt--;
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+#else
+arm_status arm_mat_scale_f32(
+  const arm_matrix_instance_f32 * pSrc,
+        float32_t                 scale,
+        arm_matrix_instance_f32 * pDst)
+{
+  float32_t *pIn = pSrc->pData;                  /* Input data matrix pointer */
+  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
+  uint32_t numSamples;                           /* Total number of elements in the matrix */
+  uint32_t blkCnt;                               /* Loop counters */
+  arm_status status;                             /* Status of matrix scaling */
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrc->numRows != pDst->numRows) ||
+      (pSrc->numCols != pDst->numCols)   )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+    /* Total number of samples in input matrix */
+    numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    blkCnt = numSamples >> 2U;
+
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) * scale */
+
+      /* Scale and store result in destination buffer. */
+      *pOut++ = (*pIn++) * scale;
+      *pOut++ = (*pIn++) * scale;
+      *pOut++ = (*pIn++) * scale;
+      *pOut++ = (*pIn++) * scale;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    blkCnt = numSamples % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) * scale */
+
+      /* Scale and store result in destination buffer. */
+      *pOut++ = (*pIn++) * scale;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+
+/**
+  @} end of MatrixScale group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c
new file mode 100644
index 0000000..9b75d4e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c
@@ -0,0 +1,170 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_scale_q15.c
+ * Description:  Multiplies a Q15 matrix by a scalar
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @addtogroup MatrixScale
+  @{
+ */
+
+/**
+  @brief         Q15 matrix scaling.
+  @param[in]     pSrc        points to input matrix
+  @param[in]     scaleFract  fractional portion of the scale factor
+  @param[in]     shift       number of bits to shift the result by
+  @param[out]    pDst        points to output matrix structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS       : Operation successful
+                   - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
+
+  @par           Scaling and Overflow Behavior
+                   The input data <code>*pSrc</code> and <code>scaleFract</code> are in 1.15 format.
+                   These are multiplied to yield a 2.30 intermediate result and this is shifted with saturation to 1.15 format.
+ */
+
+arm_status arm_mat_scale_q15(
+  const arm_matrix_instance_q15 * pSrc,
+        q15_t                     scaleFract,
+        int32_t                   shift,
+        arm_matrix_instance_q15 * pDst)
+{
+        q15_t *pIn = pSrc->pData;                      /* Input data matrix pointer */
+        q15_t *pOut = pDst->pData;                     /* Output data matrix pointer */
+        uint32_t numSamples;                           /* Total number of elements in the matrix */
+        uint32_t blkCnt;                               /* Loop counter */
+        arm_status status;                             /* Status of matrix scaling */
+        int32_t kShift = 15 - shift;                   /* Total shift to apply after scaling */
+
+#if defined (ARM_MATH_LOOPUNROLL) && defined (ARM_MATH_DSP)
+        q31_t inA1, inA2;
+        q31_t out1, out2, out3, out4;                  /* Temporary output variables */
+        q15_t in1, in2, in3, in4;                      /* Temporary input variables */
+#endif
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrc->numRows != pDst->numRows) ||
+      (pSrc->numCols != pDst->numCols)   )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+    /* Total number of samples in input matrix */
+    numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    blkCnt = numSamples >> 2U;
+
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) * k */
+
+#if defined (ARM_MATH_DSP)
+      /* read 2 times 2 samples at a time from source */
+      inA1 = read_q15x2_ia ((q15_t **) &pIn);
+      inA2 = read_q15x2_ia ((q15_t **) &pIn);
+
+      /* Scale inputs and store result in temporary variables
+       * in single cycle by packing the outputs */
+      out1 = (q31_t) ((q15_t) (inA1 >> 16) * scaleFract);
+      out2 = (q31_t) ((q15_t) (inA1      ) * scaleFract);
+      out3 = (q31_t) ((q15_t) (inA2 >> 16) * scaleFract);
+      out4 = (q31_t) ((q15_t) (inA2      ) * scaleFract);
+
+      /* apply shifting */
+      out1 = out1 >> kShift;
+      out2 = out2 >> kShift;
+      out3 = out3 >> kShift;
+      out4 = out4 >> kShift;
+
+      /* saturate the output */
+      in1 = (q15_t) (__SSAT(out1, 16));
+      in2 = (q15_t) (__SSAT(out2, 16));
+      in3 = (q15_t) (__SSAT(out3, 16));
+      in4 = (q15_t) (__SSAT(out4, 16));
+
+      /* store result to destination */
+      write_q15x2_ia (&pOut, __PKHBT(in2, in1, 16));
+      write_q15x2_ia (&pOut, __PKHBT(in4, in3, 16));
+
+#else
+      *pOut++ = (q15_t) (__SSAT(((q31_t) (*pIn++) * scaleFract) >> kShift, 16));
+      *pOut++ = (q15_t) (__SSAT(((q31_t) (*pIn++) * scaleFract) >> kShift, 16));
+      *pOut++ = (q15_t) (__SSAT(((q31_t) (*pIn++) * scaleFract) >> kShift, 16));
+      *pOut++ = (q15_t) (__SSAT(((q31_t) (*pIn++) * scaleFract) >> kShift, 16));
+#endif
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    blkCnt = numSamples % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) * k */
+
+      /* Scale, saturate and store result in destination buffer. */
+      *pOut++ = (q15_t) (__SSAT(((q31_t) (*pIn++) * scaleFract) >> kShift, 16));
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+
+/**
+  @} end of MatrixScale group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c
new file mode 100644
index 0000000..929b17f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c
@@ -0,0 +1,164 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_scale_q31.c
+ * Description:  Multiplies a Q31 matrix by a scalar
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @addtogroup MatrixScale
+  @{
+ */
+
+/**
+  @brief         Q31 matrix scaling.
+  @param[in]     pSrc        points to input matrix
+  @param[in]     scaleFract  fractional portion of the scale factor
+  @param[in]     shift       number of bits to shift the result by
+  @param[out]    pDst        points to output matrix structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS       : Operation successful
+                   - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
+
+  @par           Scaling and Overflow Behavior
+                   The input data <code>*pSrc</code> and <code>scaleFract</code> are in 1.31 format.
+                   These are multiplied to yield a 2.62 intermediate result which is shifted with saturation to 1.31 format.
+ */
+
+arm_status arm_mat_scale_q31(
+  const arm_matrix_instance_q31 * pSrc,
+        q31_t                     scaleFract,
+        int32_t                   shift,
+        arm_matrix_instance_q31 * pDst)
+{
+  q31_t *pIn = pSrc->pData;                      /* Input data matrix pointer */
+  q31_t *pOut = pDst->pData;                     /* Output data matrix pointer */
+  uint32_t numSamples;                           /* Total number of elements in the matrix */
+  uint32_t blkCnt;                               /* Loop counter */
+  arm_status status;                             /* Status of matrix scaling */
+  int32_t kShift = shift + 1;                    /* Shift to apply after scaling */
+  q31_t in, out;                                 /* Temporary variabels */
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrc->numRows != pDst->numRows) ||
+      (pSrc->numCols != pDst->numCols)   )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+    /* Total number of samples in input matrix */
+    numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    blkCnt = numSamples >> 2U;
+
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) * k */
+
+      /* Scale, saturate and store result in destination buffer. */
+      in = *pIn++;                                 /* read four inputs from source */
+      in = ((q63_t) in * scaleFract) >> 32;        /* multiply input with scaler value */
+      out = in << kShift;                          /* apply shifting */
+      if (in != (out >> kShift))                   /* saturate the results. */
+        out = 0x7FFFFFFF ^ (in >> 31);
+      *pOut++ = out;                               /* Store result destination */
+
+      in = *pIn++;
+      in = ((q63_t) in * scaleFract) >> 32;
+      out = in << kShift;
+      if (in != (out >> kShift))
+        out = 0x7FFFFFFF ^ (in >> 31);
+      *pOut++ = out;
+
+      in = *pIn++;
+      in = ((q63_t) in * scaleFract) >> 32;
+      out = in << kShift;
+      if (in != (out >> kShift))
+        out = 0x7FFFFFFF ^ (in >> 31);
+      *pOut++ = out;
+
+      in = *pIn++;
+      in = ((q63_t) in * scaleFract) >> 32;
+      out = in << kShift;
+      if (in != (out >> kShift))
+        out = 0x7FFFFFFF ^ (in >> 31);
+      *pOut++ = out;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    blkCnt = numSamples % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) * k */
+
+      /* Scale, saturate and store result in destination buffer. */
+      in = *pIn++;
+      in = ((q63_t) in * scaleFract) >> 32;
+      out = in << kShift;
+      if (in != (out >> kShift))
+        out = 0x7FFFFFFF ^ (in >> 31);
+      *pOut++ = out;
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+
+/**
+  @} end of MatrixScale group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c
new file mode 100644
index 0000000..cb57647
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c
@@ -0,0 +1,226 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_sub_f32.c
+ * Description:  Floating-point matrix subtraction
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @defgroup MatrixSub Matrix Subtraction
+
+  Subtract two matrices.
+  \image html MatrixSubtraction.gif "Subraction of two 3 x 3 matrices"
+
+  The functions check to make sure that
+  <code>pSrcA</code>, <code>pSrcB</code>, and <code>pDst</code> have the same
+  number of rows and columns.
+ */
+
+/**
+  @addtogroup MatrixSub
+  @{
+ */
+
+/**
+  @brief         Floating-point matrix subtraction.
+  @param[in]     pSrcA      points to the first input matrix structure
+  @param[in]     pSrcB      points to the second input matrix structure
+  @param[out]    pDst       points to output matrix structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS       : Operation successful
+                   - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
+ */
+
+#if defined(ARM_MATH_NEON)
+arm_status arm_mat_sub_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+  arm_matrix_instance_f32 * pDst)
+{
+  float32_t *pIn1 = pSrcA->pData;                /* input data matrix pointer A */
+  float32_t *pIn2 = pSrcB->pData;                /* input data matrix pointer B */
+  float32_t *pOut = pDst->pData;                 /* output data matrix pointer  */
+
+
+  float32_t inA1, inA2, inB1, inB2, out1, out2;  /* temporary variables */
+
+
+  uint32_t numSamples;                           /* total number of elements in the matrix  */
+  uint32_t blkCnt;                               /* loop counters */
+  arm_status status;                             /* status of matrix subtraction */
+
+#ifdef ARM_MATH_MATRIX_CHECK
+  /* Check for matrix mismatch condition */
+  if ((pSrcA->numRows != pSrcB->numRows) ||
+     (pSrcA->numCols != pSrcB->numCols) ||
+     (pSrcA->numRows != pDst->numRows) || (pSrcA->numCols != pDst->numCols))
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+#endif /*    #ifdef ARM_MATH_MATRIX_CHECK    */
+  {
+    float32x4_t vec1;
+    float32x4_t vec2;
+    float32x4_t res;
+
+    /* Total number of samples in the input matrix */
+    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
+
+    blkCnt = numSamples >> 2U;
+
+    /* Compute 4 outputs at a time.
+     ** a second loop below computes the remaining 1 to 3 samples. */
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) - B(m,n) */
+      /* Subtract and then store the results in the destination buffer. */
+      /* Read values from source A */
+      vec1 = vld1q_f32(pIn1);
+      vec2 = vld1q_f32(pIn2);
+      res = vsubq_f32(vec1, vec2);
+      vst1q_f32(pOut, res);
+
+      /* Update pointers to process next samples */
+      pIn1 += 4U;
+      pIn2 += 4U;
+      pOut += 4U;
+
+      /* Decrement the loop counter */
+      blkCnt--;
+    }
+
+    /* If the numSamples is not a multiple of 4, compute any remaining output samples here.
+     ** No loop unrolling is used. */
+    blkCnt = numSamples % 0x4U;
+
+
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) - B(m,n) */
+      /* Subtract and then store the results in the destination buffer. */
+      *pOut++ = (*pIn1++) - (*pIn2++);
+
+      /* Decrement the loop counter */
+      blkCnt--;
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+#else
+arm_status arm_mat_sub_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+        arm_matrix_instance_f32 * pDst)
+{
+  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
+  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
+  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
+
+  uint32_t numSamples;                           /* total number of elements in the matrix */
+  uint32_t blkCnt;                               /* loop counters */
+  arm_status status;                             /* status of matrix subtraction */
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrcA->numRows != pSrcB->numRows) ||
+      (pSrcA->numCols != pSrcB->numCols) ||
+      (pSrcA->numRows != pDst->numRows)  ||
+      (pSrcA->numCols != pDst->numCols)    )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+    /* Total number of samples in input matrix */
+    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    blkCnt = numSamples >> 2U;
+
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) - B(m,n) */
+
+      /* Subtract and store result in destination buffer. */
+      *pOut++ = (*pInA++) - (*pInB++);
+      *pOut++ = (*pInA++) - (*pInB++);
+      *pOut++ = (*pInA++) - (*pInB++);
+      *pOut++ = (*pInA++) - (*pInB++);
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    blkCnt = numSamples % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) - B(m,n) */
+
+      /* Subtract and store result in destination buffer. */
+      *pOut++ = (*pInA++) - (*pInB++);
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+/**
+  @} end of MatrixSub group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c
new file mode 100644
index 0000000..5d5e5d0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c
@@ -0,0 +1,144 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_sub_q15.c
+ * Description:  Q15 Matrix subtraction
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @addtogroup MatrixSub
+  @{
+ */
+
+/**
+  @brief         Q15 matrix subtraction.
+  @param[in]     pSrcA      points to the first input matrix structure
+  @param[in]     pSrcB      points to the second input matrix structure
+  @param[out]    pDst       points to output matrix structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS       : Operation successful
+                   - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.
+ */
+
+arm_status arm_mat_sub_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+        arm_matrix_instance_q15 * pDst)
+{
+        q15_t *pInA = pSrcA->pData;                    /* input data matrix pointer A */
+        q15_t *pInB = pSrcB->pData;                    /* input data matrix pointer B */
+        q15_t *pOut = pDst->pData;                     /* output data matrix pointer */
+
+        uint32_t numSamples;                           /* total number of elements in the matrix */
+        uint32_t blkCnt;                               /* loop counters  */
+        arm_status status;                             /* status of matrix subtraction  */
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrcA->numRows != pSrcB->numRows) ||
+      (pSrcA->numCols != pSrcB->numCols) ||
+      (pSrcA->numRows != pDst->numRows)  ||
+      (pSrcA->numCols != pDst->numCols)    )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+    /* Total number of samples in input matrix */
+    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    blkCnt = numSamples >> 2U;
+
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) - B(m,n) */
+
+      /* Subtract, Saturate and store result in destination buffer. */
+#if defined (ARM_MATH_DSP)
+      write_q15x2_ia (&pOut, __QSUB16(read_q15x2_ia ((q15_t **) &pInA), read_q15x2_ia ((q15_t **) &pInB)));
+      write_q15x2_ia (&pOut, __QSUB16(read_q15x2_ia ((q15_t **) &pInA), read_q15x2_ia ((q15_t **) &pInB)));
+#else
+      *pOut++ = (q15_t) __SSAT(((q31_t) * pInA++ - *pInB++), 16);
+      *pOut++ = (q15_t) __SSAT(((q31_t) * pInA++ - *pInB++), 16);
+      *pOut++ = (q15_t) __SSAT(((q31_t) * pInA++ - *pInB++), 16);
+      *pOut++ = (q15_t) __SSAT(((q31_t) * pInA++ - *pInB++), 16);
+#endif
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    blkCnt = numSamples % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) - B(m,n) */
+
+      /* Subtract and store result in destination buffer. */
+#if defined (ARM_MATH_DSP)
+      *pOut++ = (q15_t) __QSUB16(*pInA++, *pInB++);
+#else
+      *pOut++ = (q15_t) __SSAT(((q31_t) * pInA++ - *pInB++), 16);
+#endif
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+
+/**
+  @} end of MatrixSub group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c
new file mode 100644
index 0000000..40d1bef
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c
@@ -0,0 +1,139 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_sub_q31.c
+ * Description:  Q31 matrix subtraction
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @addtogroup MatrixSub
+  @{
+ */
+
+/**
+  @brief         Q31 matrix subtraction.
+  @param[in]     pSrcA      points to the first input matrix structure
+  @param[in]     pSrcB      points to the second input matrix structure
+  @param[out]    pDst       points to output matrix structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS       : Operation successful
+                   - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q31 range [0x80000000 0x7FFFFFFF] are saturated.
+ */
+
+arm_status arm_mat_sub_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+        arm_matrix_instance_q31 * pDst)
+{
+  q31_t *pInA = pSrcA->pData;                    /* input data matrix pointer A */
+  q31_t *pInB = pSrcB->pData;                    /* input data matrix pointer B */
+  q31_t *pOut = pDst->pData;                     /* output data matrix pointer */
+
+  uint32_t numSamples;                           /* total number of elements in the matrix */
+  uint32_t blkCnt;                               /* loop counters */
+  arm_status status;                             /* status of matrix subtraction */
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrcA->numRows != pSrcB->numRows) ||
+      (pSrcA->numCols != pSrcB->numCols) ||
+      (pSrcA->numRows != pDst->numRows)  ||
+      (pSrcA->numCols != pDst->numCols)    )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+    /* Total number of samples in input matrix */
+    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+    /* Loop unrolling: Compute 4 outputs at a time */
+    blkCnt = numSamples >> 2U;
+
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) - B(m,n) */
+
+      /* Subtract, saturate and then store the results in the destination buffer. */
+      *pOut++ = __QSUB(*pInA++, *pInB++);
+
+      *pOut++ = __QSUB(*pInA++, *pInB++);
+
+      *pOut++ = __QSUB(*pInA++, *pInB++);
+
+      *pOut++ = __QSUB(*pInA++, *pInB++);
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Loop unrolling: Compute remaining outputs */
+    blkCnt = numSamples % 0x4U;
+
+#else
+
+    /* Initialize blkCnt with number of samples */
+    blkCnt = numSamples;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+    while (blkCnt > 0U)
+    {
+      /* C(m,n) = A(m,n) - B(m,n) */
+
+      /* Subtract, saturate and store result in destination buffer. */
+      *pOut++ = __QSUB(*pInA++, *pInB++);
+
+      /* Decrement loop counter */
+      blkCnt--;
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+
+/**
+  @} end of MatrixSub group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c
new file mode 100644
index 0000000..71748bf
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c
@@ -0,0 +1,284 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_trans_f32.c
+ * Description:  Floating-point matrix transpose
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @defgroup MatrixTrans Matrix Transpose
+
+  Tranposes a matrix.
+
+  Transposing an <code>M x N</code> matrix flips it around the center diagonal and results in an <code>N x M</code> matrix.
+  \image html MatrixTranspose.gif "Transpose of a 3 x 3 matrix"
+ */
+
+/**
+  @addtogroup MatrixTrans
+  @{
+ */
+
+/**
+  @brief         Floating-point matrix transpose.
+  @param[in]     pSrc      points to input matrix
+  @param[out]    pDst      points to output matrix
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS       : Operation successful
+                   - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
+ */
+
+#if defined(ARM_MATH_NEON)
+
+arm_status arm_mat_trans_f32(
+  const arm_matrix_instance_f32 * pSrc,
+  arm_matrix_instance_f32 * pDst)
+{
+  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
+  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
+  float32_t *px;                                 /* Temporary output data matrix pointer */
+  uint16_t nRows = pSrc->numRows;                /* number of rows */
+  uint16_t nColumns = pSrc->numCols;             /* number of columns */
+
+  uint16_t blkCnt, rowCnt, i = 0U, row = nRows;          /* loop counters */
+  arm_status status;                             /* status of matrix transpose  */
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrc->numRows != pDst->numCols) || (pSrc->numCols != pDst->numRows))
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+#endif /*    #ifdef ARM_MATH_MATRIX_CHECK    */
+
+  {
+    /* Matrix transpose by exchanging the rows with columns */
+    /* Row loop */
+    rowCnt = row >> 2;
+    while (rowCnt > 0U)
+    {
+      float32x4_t row0V,row1V,row2V,row3V;
+      float32x4x2_t ra0,ra1,rb0,rb1;
+
+      blkCnt = nColumns >> 2;
+
+      /* The pointer px is set to starting address of the column being processed */
+      px = pOut + i;
+
+      /* Compute 4 outputs at a time.
+       ** a second loop below computes the remaining 1 to 3 samples. */
+      while (blkCnt > 0U)        /* Column loop */
+      {
+        row0V = vld1q_f32(pIn);
+        row1V = vld1q_f32(pIn + 1 * nColumns);
+        row2V = vld1q_f32(pIn + 2 * nColumns);
+        row3V = vld1q_f32(pIn + 3 * nColumns);
+        pIn += 4;
+
+        ra0 = vzipq_f32(row0V,row2V);
+        ra1 = vzipq_f32(row1V,row3V);
+
+        rb0 = vzipq_f32(ra0.val[0],ra1.val[0]);
+        rb1 = vzipq_f32(ra0.val[1],ra1.val[1]);
+
+        vst1q_f32(px,rb0.val[0]);
+        px += nRows;
+
+        vst1q_f32(px,rb0.val[1]);
+        px += nRows;
+
+        vst1q_f32(px,rb1.val[0]);
+        px += nRows;
+
+        vst1q_f32(px,rb1.val[1]);
+        px += nRows;
+
+        /* Decrement the column loop counter */
+        blkCnt--;
+      }
+
+      /* Perform matrix transpose for last 3 samples here. */
+      blkCnt = nColumns % 0x4U;
+
+      while (blkCnt > 0U)
+      {
+        /* Read and store the input element in the destination */
+        *px++ = *pIn;
+        *px++ = *(pIn + 1 * nColumns);
+        *px++ = *(pIn + 2 * nColumns);
+        *px++ = *(pIn + 3 * nColumns);
+        
+        px += (nRows - 4);
+        pIn++;
+
+        /* Decrement the column loop counter */
+        blkCnt--;
+      }
+
+      i += 4;
+      pIn += 3 * nColumns;
+
+      /* Decrement the row loop counter */
+      rowCnt--;
+
+    }         /* Row loop end  */
+
+    rowCnt = row & 3;
+    while (rowCnt > 0U)
+    {
+      blkCnt = nColumns ;
+      /* The pointer px is set to starting address of the column being processed */
+      px = pOut + i;
+
+      while (blkCnt > 0U)
+      {
+        /* Read and store the input element in the destination */
+        *px = *pIn++;
+
+        /* Update the pointer px to point to the next row of the transposed matrix */
+        px += nRows;
+
+        /* Decrement the column loop counter */
+        blkCnt--;
+      }
+      i++;
+      rowCnt -- ;
+    }
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+#else
+arm_status arm_mat_trans_f32(
+  const arm_matrix_instance_f32 * pSrc,
+        arm_matrix_instance_f32 * pDst)
+{
+  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
+  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
+  float32_t *px;                                 /* Temporary output data matrix pointer */
+  uint16_t nRows = pSrc->numRows;                /* number of rows */
+  uint16_t nCols = pSrc->numCols;                /* number of columns */
+  uint32_t col, row = nRows, i = 0U;             /* Loop counters */
+  arm_status status;                             /* status of matrix transpose */
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrc->numRows != pDst->numCols) ||
+      (pSrc->numCols != pDst->numRows)   )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+    /* Matrix transpose by exchanging the rows with columns */
+    /* row loop */
+    do
+    {
+      /* Pointer px is set to starting address of column being processed */
+      px = pOut + i;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+      /* Loop unrolling: Compute 4 outputs at a time */
+      col = nCols >> 2U;
+
+      while (col > 0U)        /* column loop */
+      {
+        /* Read and store input element in destination */
+        *px = *pIn++;
+        /* Update pointer px to point to next row of transposed matrix */
+        px += nRows;
+
+        *px = *pIn++;
+        px += nRows;
+
+        *px = *pIn++;
+        px += nRows;
+
+        *px = *pIn++;
+        px += nRows;
+
+        /* Decrement column loop counter */
+        col--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      col = nCols % 0x4U;
+
+#else
+
+      /* Initialize col with number of samples */
+      col = nCols;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (col > 0U)
+      {
+        /* Read and store input element in destination */
+        *px = *pIn++;
+
+        /* Update pointer px to point to next row of transposed matrix */
+        px += nRows;
+
+        /* Decrement column loop counter */
+        col--;
+      }
+
+      i++;
+
+      /* Decrement row loop counter */
+      row--;
+
+    } while (row > 0U);          /* row loop end */
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+
+/**
+ * @} end of MatrixTrans group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c
new file mode 100644
index 0000000..707e0d6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c
@@ -0,0 +1,182 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_trans_q15.c
+ * Description:  Q15 matrix transpose
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @addtogroup MatrixTrans
+  @{
+ */
+
+/**
+  @brief         Q15 matrix transpose.
+  @param[in]     pSrc      points to input matrix
+  @param[out]    pDst      points to output matrix
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS       : Operation successful
+                   - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
+ */
+
+arm_status arm_mat_trans_q15(
+  const arm_matrix_instance_q15 * pSrc,
+        arm_matrix_instance_q15 * pDst)
+{
+        q15_t *pIn = pSrc->pData;                      /* input data matrix pointer */
+        q15_t *pOut = pDst->pData;                     /* output data matrix pointer */
+        uint16_t nRows = pSrc->numRows;                /* number of rows */
+        uint16_t nCols = pSrc->numCols;                /* number of columns */
+        uint32_t col, row = nRows, i = 0U;             /* Loop counters */
+        arm_status status;                             /* status of matrix transpose */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q31_t in;                                      /* variable to hold temporary output  */
+#endif
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrc->numRows != pDst->numCols) ||
+      (pSrc->numCols != pDst->numRows)   )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+    /* Matrix transpose by exchanging the rows with columns */
+    /* row loop */
+    do
+    {
+      /* Pointer pOut is set to starting address of column being processed */
+      pOut = pDst->pData + i;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+      /* Loop unrolling: Compute 4 outputs at a time */
+      col = nCols >> 2U;
+
+      while (col > 0U)        /* column loop */
+      {
+        /* Read two elements from row */
+        in = read_q15x2_ia ((q15_t **) &pIn);
+
+        /* Unpack and store one element in  destination */
+#ifndef ARM_MATH_BIG_ENDIAN
+        *pOut = (q15_t) in;
+#else
+        *pOut = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+        /* Update pointer pOut to point to next row of transposed matrix */
+        pOut += nRows;
+
+        /* Unpack and store second element in destination */
+#ifndef ARM_MATH_BIG_ENDIAN
+        *pOut = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
+#else
+        *pOut = (q15_t) in;
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+        /* Update  pointer pOut to point to next row of transposed matrix */
+        pOut += nRows;
+
+        /* Read two elements from row */
+        in = read_q15x2_ia ((q15_t **) &pIn);
+
+        /* Unpack and store one element in destination */
+#ifndef ARM_MATH_BIG_ENDIAN
+        *pOut = (q15_t) in;
+#else
+        *pOut = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
+
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+        /* Update pointer pOut to point to next row of transposed matrix */
+        pOut += nRows;
+
+        /* Unpack and store second element in destination */
+#ifndef ARM_MATH_BIG_ENDIAN
+        *pOut = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
+#else
+        *pOut = (q15_t) in;
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+        /* Update pointer pOut to point to next row of transposed matrix */
+        pOut += nRows;
+
+        /* Decrement column loop counter */
+        col--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      col = nCols % 0x4U;
+
+#else
+
+      /* Initialize col with number of samples */
+      col = nCols;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (col > 0U)
+      {
+        /* Read and store input element in destination */
+        *pOut = *pIn++;
+
+        /* Update pointer pOut to point to next row of transposed matrix */
+        pOut += nRows;
+
+        /* Decrement column loop counter */
+        col--;
+      }
+
+      i++;
+
+      /* Decrement row loop counter */
+      row--;
+
+    } while (row > 0U);          /* row loop end */
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+
+/**
+  @} end of MatrixTrans group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c
new file mode 100644
index 0000000..5d0b5e2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c
@@ -0,0 +1,146 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mat_trans_q31.c
+ * Description:  Q31 matrix transpose
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupMatrix
+ */
+
+/**
+  @addtogroup MatrixTrans
+  @{
+ */
+
+/**
+  @brief         Q31 matrix transpose.
+  @param[in]     pSrc      points to input matrix
+  @param[out]    pDst      points to output matrix
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS       : Operation successful
+                   - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
+ */
+
+arm_status arm_mat_trans_q31(
+  const arm_matrix_instance_q31 * pSrc,
+        arm_matrix_instance_q31 * pDst)
+{
+  q31_t *pIn = pSrc->pData;                      /* input data matrix pointer */
+  q31_t *pOut = pDst->pData;                     /* output data matrix pointer */
+  q31_t *px;                                     /* Temporary output data matrix pointer */
+  uint16_t nRows = pSrc->numRows;                /* number of rows */
+  uint16_t nCols = pSrc->numCols;                /* number of columns */
+  uint32_t col, row = nRows, i = 0U;             /* Loop counters */
+  arm_status status;                             /* status of matrix transpose */
+
+#ifdef ARM_MATH_MATRIX_CHECK
+
+  /* Check for matrix mismatch condition */
+  if ((pSrc->numRows != pDst->numCols) ||
+      (pSrc->numCols != pDst->numRows)   )
+  {
+    /* Set status as ARM_MATH_SIZE_MISMATCH */
+    status = ARM_MATH_SIZE_MISMATCH;
+  }
+  else
+
+#endif /* #ifdef ARM_MATH_MATRIX_CHECK */
+
+  {
+    /* Matrix transpose by exchanging the rows with columns */
+    /* row loop */
+    do
+    {
+      /* Pointer px is set to starting address of column being processed */
+      px = pOut + i;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+      /* Loop unrolling: Compute 4 outputs at a time */
+      col = nCols >> 2U;
+
+      while (col > 0U)        /* column loop */
+      {
+        /* Read and store input element in destination */
+        *px = *pIn++;
+        /* Update pointer px to point to next row of transposed matrix */
+        px += nRows;
+
+        *px = *pIn++;
+        px += nRows;
+
+        *px = *pIn++;
+        px += nRows;
+
+        *px = *pIn++;
+        px += nRows;
+
+        /* Decrement column loop counter */
+        col--;
+      }
+
+      /* Loop unrolling: Compute remaining outputs */
+      col = nCols % 0x4U;
+
+#else
+
+      /* Initialize col with number of samples */
+      col = nCols;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+      while (col > 0U)
+      {
+        /* Read and store input element in destination */
+        *px = *pIn++;
+
+        /* Update pointer px to point to next row of transposed matrix */
+        px += nRows;
+
+        /* Decrement column loop counter */
+        col--;
+      }
+
+      i++;
+
+      /* Decrement row loop counter */
+      row--;
+
+    } while (row > 0U);          /* row loop end */
+
+    /* Set status as ARM_MATH_SUCCESS */
+    status = ARM_MATH_SUCCESS;
+  }
+
+  /* Return to application */
+  return (status);
+}
+
+/**
+  @} end of MatrixTrans group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/CMakeLists.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/CMakeLists.txt
new file mode 100644
index 0000000..3f23355
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/CMakeLists.txt
@@ -0,0 +1,16 @@
+cmake_minimum_required (VERSION 3.6)
+
+project(CMSISDSPStatistics)
+
+
+file(GLOB SRC "./*_*.c")
+
+add_library(CMSISDSPStatistics STATIC ${SRC})
+
+configdsp(CMSISDSPStatistics ..)
+
+### Includes
+target_include_directories(CMSISDSPStatistics PUBLIC "${DSP}/../../Include")
+
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/StatisticsFunctions.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/StatisticsFunctions.c
new file mode 100644
index 0000000..4f86aa4
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/StatisticsFunctions.c
@@ -0,0 +1,53 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        StatisticsFunctions.c
+ * Description:  Combination of all statistics function source files.
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.0.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_max_f32.c"
+#include "arm_max_q15.c"
+#include "arm_max_q31.c"
+#include "arm_max_q7.c"
+#include "arm_mean_f32.c"
+#include "arm_mean_q15.c"
+#include "arm_mean_q31.c"
+#include "arm_mean_q7.c"
+#include "arm_min_f32.c"
+#include "arm_min_q15.c"
+#include "arm_min_q31.c"
+#include "arm_min_q7.c"
+#include "arm_power_f32.c"
+#include "arm_power_q15.c"
+#include "arm_power_q31.c"
+#include "arm_power_q7.c"
+#include "arm_rms_f32.c"
+#include "arm_rms_q15.c"
+#include "arm_rms_q31.c"
+#include "arm_std_f32.c"
+#include "arm_std_q15.c"
+#include "arm_std_q31.c"
+#include "arm_var_f32.c"
+#include "arm_var_q15.c"
+#include "arm_var_q31.c"
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_max_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_max_f32.c
new file mode 100644
index 0000000..cd54e2a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_max_f32.c
@@ -0,0 +1,271 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_max_f32.c
+ * Description:  Maximum value of a floating-point vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#if defined(ARM_MATH_NEON)
+#include <limits.h>
+#endif
+
+/**
+  @ingroup groupStats
+ */
+
+/**
+  @defgroup Max Maximum
+
+  Computes the maximum value of an array of data.
+  The function returns both the maximum value and its position within the array.
+  There are separate functions for floating-point, Q31, Q15, and Q7 data types.
+ */
+
+/**
+  @addtogroup Max
+  @{
+ */
+
+/**
+  @brief         Maximum value of a floating-point vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    maximum value returned here
+  @param[out]    pIndex     index of maximum value returned here
+  @return        none
+ */
+#if defined(ARM_MATH_NEON)
+void arm_max_f32(
+  const float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult,
+  uint32_t * pIndex)
+{
+  float32_t maxVal1, maxVal2, out;               /* Temporary variables to store the output value. */
+  uint32_t blkCnt, outIndex, count;              /* loop counter */
+
+  float32x4_t outV, srcV;
+  float32x2_t outV2;
+
+  uint32x4_t idxV;
+  uint32x4_t maxIdx={ULONG_MAX,ULONG_MAX,ULONG_MAX,ULONG_MAX};
+  uint32x4_t index={4,5,6,7};
+  uint32x4_t delta={4,4,4,4};
+  uint32x4_t countV={0,1,2,3};
+  uint32x2_t countV2;
+
+  /* Initialise the count value. */
+  count = 0U;
+
+  /* Initialise the index value to zero. */
+  outIndex = 0U;
+
+  /* Load first input value that act as reference value for comparison */
+  if (blockSize <= 3)
+  {
+      out = *pSrc++;
+
+      blkCnt = blockSize - 1;
+
+      while (blkCnt > 0U)
+      {
+        /* Initialize maxVal to the next consecutive values one by one */
+        maxVal1 = *pSrc++;
+    
+        /* compare for the maximum value */
+        if (out < maxVal1)
+        {
+          /* Update the maximum value and it's index */
+          out = maxVal1;
+          outIndex = blockSize - blkCnt;
+        }
+    
+        /* Decrement the loop counter */
+        blkCnt--;
+      }
+  }
+  else
+  {
+      outV = vld1q_f32(pSrc);
+      pSrc += 4;
+ 
+      /* Compute 4 outputs at a time */
+      blkCnt = (blockSize - 4 ) >> 2U;
+    
+      while (blkCnt > 0U)
+      {
+        srcV = vld1q_f32(pSrc);
+        pSrc += 4;
+    
+        idxV = vcgtq_f32(srcV, outV);
+        outV = vbslq_f32(idxV, srcV, outV );
+        countV = vbslq_u32(idxV, index,countV );
+    
+        index = vaddq_u32(index,delta);
+    
+        /* Decrement the loop counter */
+        blkCnt--;
+      }
+    
+      outV2 = vpmax_f32(vget_low_f32(outV),vget_high_f32(outV));
+      outV2 = vpmax_f32(outV2,outV2);
+      out = outV2[0];
+    
+      idxV = vceqq_f32(outV, vdupq_n_f32(out));
+      countV = vbslq_u32(idxV, countV,maxIdx);
+      
+      countV2 = vpmin_u32(vget_low_u32(countV),vget_high_u32(countV));
+      countV2 = vpmin_u32(countV2,countV2);
+      outIndex = countV2[0];
+    
+      /* if (blockSize - 1U) is not multiple of 4 */
+      blkCnt = (blockSize - 4 ) % 4U;
+    
+      while (blkCnt > 0U)
+      {
+        /* Initialize maxVal to the next consecutive values one by one */
+        maxVal1 = *pSrc++;
+    
+        /* compare for the maximum value */
+        if (out < maxVal1)
+        {
+          /* Update the maximum value and it's index */
+          out = maxVal1;
+          outIndex = blockSize - blkCnt ;
+        }
+    
+        /* Decrement the loop counter */
+        blkCnt--;
+      }
+    
+      
+  }
+
+  /* Store the maximum value and it's index into destination pointers */
+  *pResult = out;
+  *pIndex = outIndex;
+}
+#else
+void arm_max_f32(
+  const float32_t * pSrc,
+        uint32_t blockSize,
+        float32_t * pResult,
+        uint32_t * pIndex)
+{
+        float32_t maxVal, out;                         /* Temporary variables to store the output value. */
+        uint32_t blkCnt, outIndex;                     /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        uint32_t index;                                /* index of maximum value */
+#endif
+
+  /* Initialise index value to zero. */
+  outIndex = 0U;
+
+  /* Load first input value that act as reference value for comparision */
+  out = *pSrc++;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+  /* Initialise index of maximum value. */
+  index = 0U;
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = (blockSize - 1U) >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Initialize maxVal to next consecutive values one by one */
+    maxVal = *pSrc++;
+
+    /* compare for the maximum value */
+    if (out < maxVal)
+    {
+      /* Update the maximum value and it's index */
+      out = maxVal;
+      outIndex = index + 1U;
+    }
+
+    maxVal = *pSrc++;
+    if (out < maxVal)
+    {
+      out = maxVal;
+      outIndex = index + 2U;
+    }
+
+    maxVal = *pSrc++;
+    if (out < maxVal)
+    {
+      out = maxVal;
+      outIndex = index + 3U;
+    }
+
+    maxVal = *pSrc++;
+    if (out < maxVal)
+    {
+      out = maxVal;
+      outIndex = index + 4U;
+    }
+
+    index += 4U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = (blockSize - 1U) % 4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = (blockSize - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Initialize maxVal to the next consecutive values one by one */
+    maxVal = *pSrc++;
+
+    /* compare for the maximum value */
+    if (out < maxVal)
+    {
+      /* Update the maximum value and it's index */
+      out = maxVal;
+      outIndex = blockSize - blkCnt;
+    }
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Store the maximum value and it's index into destination pointers */
+  *pResult = out;
+  *pIndex = outIndex;
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+/**
+  @} end of Max group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_max_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_max_q15.c
new file mode 100644
index 0000000..329b0c8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_max_q15.c
@@ -0,0 +1,148 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_max_q15.c
+ * Description:  Maximum value of a Q15 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+/**
+  @addtogroup Max
+  @{
+ */
+
+/**
+  @brief         Maximum value of a Q15 vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    maximum value returned here
+  @param[out]    pIndex     index of maximum value returned here
+  @return        none
+ */
+
+void arm_max_q15(
+  const q15_t * pSrc,
+        uint32_t blockSize,
+        q15_t * pResult,
+        uint32_t * pIndex)
+{
+        q15_t maxVal, out;                             /* Temporary variables to store the output value. */
+        uint32_t blkCnt, outIndex;                     /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        uint32_t index;                                /* index of maximum value */
+#endif
+
+  /* Initialise index value to zero. */
+  outIndex = 0U;
+  /* Load first input value that act as reference value for comparision */
+  out = *pSrc++;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+  /* Initialise index of maximum value. */
+  index = 0U;
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = (blockSize - 1U) >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Initialize maxVal to next consecutive values one by one */
+    maxVal = *pSrc++;
+
+    /* compare for the maximum value */
+    if (out < maxVal)
+    {
+      /* Update the maximum value and it's index */
+      out = maxVal;
+      outIndex = index + 1U;
+    }
+
+    maxVal = *pSrc++;
+    if (out < maxVal)
+    {
+      out = maxVal;
+      outIndex = index + 2U;
+    }
+
+    maxVal = *pSrc++;
+    if (out < maxVal)
+    {
+      out = maxVal;
+      outIndex = index + 3U;
+    }
+
+    maxVal = *pSrc++;
+    if (out < maxVal)
+    {
+      out = maxVal;
+      outIndex = index + 4U;
+    }
+
+    index += 4U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = (blockSize - 1U) % 4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = (blockSize - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Initialize maxVal to the next consecutive values one by one */
+    maxVal = *pSrc++;
+
+    /* compare for the maximum value */
+    if (out < maxVal)
+    {
+      /* Update the maximum value and it's index */
+      out = maxVal;
+      outIndex = blockSize - blkCnt;
+    }
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Store the maximum value and it's index into destination pointers */
+  *pResult = out;
+  *pIndex = outIndex;
+}
+
+/**
+  @} end of Max group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_max_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_max_q31.c
new file mode 100644
index 0000000..99de13e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_max_q31.c
@@ -0,0 +1,148 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_max_q31.c
+ * Description:  Maximum value of a Q31 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+/**
+  @addtogroup Max
+  @{
+ */
+
+/**
+  @brief         Maximum value of a Q31 vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    maximum value returned here
+  @param[out]    pIndex     index of maximum value returned here
+  @return        none
+ */
+
+void arm_max_q31(
+  const q31_t * pSrc,
+        uint32_t blockSize,
+        q31_t * pResult,
+        uint32_t * pIndex)
+{
+        q31_t maxVal, out;                             /* Temporary variables to store the output value. */
+        uint32_t blkCnt, outIndex;                     /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        uint32_t index;                                /* index of maximum value */
+#endif
+
+  /* Initialise index value to zero. */
+  outIndex = 0U;
+  /* Load first input value that act as reference value for comparision */
+  out = *pSrc++;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+  /* Initialise index of maximum value. */
+  index = 0U;
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = (blockSize - 1U) >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Initialize maxVal to next consecutive values one by one */
+    maxVal = *pSrc++;
+
+    /* compare for the maximum value */
+    if (out < maxVal)
+    {
+      /* Update the maximum value and it's index */
+      out = maxVal;
+      outIndex = index + 1U;
+    }
+
+    maxVal = *pSrc++;
+    if (out < maxVal)
+    {
+      out = maxVal;
+      outIndex = index + 2U;
+    }
+
+    maxVal = *pSrc++;
+    if (out < maxVal)
+    {
+      out = maxVal;
+      outIndex = index + 3U;
+    }
+
+    maxVal = *pSrc++;
+    if (out < maxVal)
+    {
+      out = maxVal;
+      outIndex = index + 4U;
+    }
+
+    index += 4U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = (blockSize - 1U) % 4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = (blockSize - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Initialize maxVal to the next consecutive values one by one */
+    maxVal = *pSrc++;
+
+    /* compare for the maximum value */
+    if (out < maxVal)
+    {
+      /* Update the maximum value and it's index */
+      out = maxVal;
+      outIndex = blockSize - blkCnt;
+    }
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Store the maximum value and it's index into destination pointers */
+  *pResult = out;
+  *pIndex = outIndex;
+}
+
+/**
+  @} end of Max group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_max_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_max_q7.c
new file mode 100644
index 0000000..9c8b6d3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_max_q7.c
@@ -0,0 +1,148 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_max_q7.c
+ * Description:  Maximum value of a Q7 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+/**
+  @addtogroup Max
+  @{
+ */
+
+/**
+  @brief         Maximum value of a Q7 vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    maximum value returned here
+  @param[out]    pIndex     index of maximum value returned here
+  @return        none
+ */
+
+void arm_max_q7(
+  const q7_t * pSrc,
+        uint32_t blockSize,
+        q7_t * pResult,
+        uint32_t * pIndex)
+{
+        q7_t maxVal, out;                              /* Temporary variables to store the output value. */
+        uint32_t blkCnt, outIndex;                     /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        uint32_t index;                                /* index of maximum value */
+#endif
+
+  /* Initialise index value to zero. */
+  outIndex = 0U;
+  /* Load first input value that act as reference value for comparision */
+  out = *pSrc++;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+  /* Initialise index of maximum value. */
+  index = 0U;
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = (blockSize - 1U) >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Initialize maxVal to next consecutive values one by one */
+    maxVal = *pSrc++;
+
+    /* compare for the maximum value */
+    if (out < maxVal)
+    {
+      /* Update the maximum value and it's index */
+      out = maxVal;
+      outIndex = index + 1U;
+    }
+
+    maxVal = *pSrc++;
+    if (out < maxVal)
+    {
+      out = maxVal;
+      outIndex = index + 2U;
+    }
+
+    maxVal = *pSrc++;
+    if (out < maxVal)
+    {
+      out = maxVal;
+      outIndex = index + 3U;
+    }
+
+    maxVal = *pSrc++;
+    if (out < maxVal)
+    {
+      out = maxVal;
+      outIndex = index + 4U;
+    }
+
+    index += 4U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = (blockSize - 1U) % 4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = (blockSize - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Initialize maxVal to the next consecutive values one by one */
+    maxVal = *pSrc++;
+
+    /* compare for the maximum value */
+    if (out < maxVal)
+    {
+      /* Update the maximum value and it's index */
+      out = maxVal;
+      outIndex = blockSize - blkCnt;
+    }
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Store the maximum value and it's index into destination pointers */
+  *pResult = out;
+  *pIndex = outIndex;
+}
+
+/**
+  @} end of Max group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_mean_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_mean_f32.c
new file mode 100644
index 0000000..63d9652
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_mean_f32.c
@@ -0,0 +1,166 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mean_f32.c
+ * Description:  Mean value of a floating-point vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+/**
+  @defgroup mean Mean
+
+  Calculates the mean of the input vector. Mean is defined as the average of the elements in the vector.
+  The underlying algorithm is used:
+
+  <pre>
+      Result = (pSrc[0] + pSrc[1] + pSrc[2] + ... + pSrc[blockSize-1]) / blockSize;
+  </pre>
+
+  There are separate functions for floating-point, Q31, Q15, and Q7 data types.
+ */
+
+/**
+  @addtogroup mean
+  @{
+ */
+
+/**
+  @brief         Mean value of a floating-point vector.
+  @param[in]     pSrc       points to the input vector.
+  @param[in]     blockSize  number of samples in input vector.
+  @param[out]    pResult    mean value returned here.
+  @return        none
+ */
+#if defined(ARM_MATH_NEON_EXPERIMENTAL)
+void arm_mean_f32(
+  const float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult)
+{
+  float32_t sum = 0.0f;                          /* Temporary result storage */
+  float32x4_t sumV = vdupq_n_f32(0.0f);                          /* Temporary result storage */
+  float32x2_t sumV2;
+
+  uint32_t blkCnt;                               /* Loop counter */
+
+  float32_t in1, in2, in3, in4;
+  float32x4_t inV;
+
+  blkCnt = blockSize >> 2U;
+
+  /* Compute 4 outputs at a time.
+   ** a second loop below computes the remaining 1 to 3 samples. */
+  while (blkCnt > 0U)
+  {
+    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
+    inV = vld1q_f32(pSrc);
+    sumV = vaddq_f32(sumV, inV);
+    
+    pSrc += 4;
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  sumV2 = vpadd_f32(vget_low_f32(sumV),vget_high_f32(sumV));
+  sum = sumV2[0] + sumV2[1];
+
+  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
+   ** No loop unrolling is used. */
+  blkCnt = blockSize & 3;
+
+  while (blkCnt > 0U)
+  {
+    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
+    sum += *pSrc++;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) / blockSize  */
+  /* Store the result to the destination */
+  *pResult = sum / (float32_t) blockSize;
+}
+#else
+void arm_mean_f32(
+  const float32_t * pSrc,
+        uint32_t blockSize,
+        float32_t * pResult)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        float32_t sum = 0.0f;                          /* Temporary result storage */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
+    sum += *pSrc++;
+
+    sum += *pSrc++;
+
+    sum += *pSrc++;
+
+    sum += *pSrc++;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
+    sum += *pSrc++;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) / blockSize  */
+  /* Store result to destination */
+  *pResult = (sum / blockSize);
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+
+/**
+  @} end of mean group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_mean_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_mean_q15.c
new file mode 100644
index 0000000..463aa84
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_mean_q15.c
@@ -0,0 +1,114 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mean_q15.c
+ * Description:  Mean value of a Q15 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+/**
+  @addtogroup mean
+  @{
+ */
+
+/**
+  @brief         Mean value of a Q15 vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    mean value returned here
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 32-bit internal accumulator.
+                   The input is represented in 1.15 format and is accumulated in a 32-bit
+                   accumulator in 17.15 format.
+                   There is no risk of internal overflow with this approach, and the
+                   full precision of intermediate result is preserved.
+                   Finally, the accumulator is truncated to yield a result of 1.15 format.
+ */
+
+void arm_mean_q15(
+  const q15_t * pSrc,
+        uint32_t blockSize,
+        q15_t * pResult)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q31_t sum = 0;                                 /* Temporary result storage */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q31_t in;
+#endif
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
+    in = read_q15x2_ia ((q15_t **) &pSrc);
+    sum += ((in << 16U) >> 16U);
+    sum +=  (in >> 16U);
+
+    in = read_q15x2_ia ((q15_t **) &pSrc);
+    sum += ((in << 16U) >> 16U);
+    sum +=  (in >> 16U);
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
+    sum += *pSrc++;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) / blockSize  */
+  /* Store result to destination */
+  *pResult = (q15_t) (sum / (int32_t) blockSize);
+}
+
+/**
+  @} end of mean group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_mean_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_mean_q31.c
new file mode 100644
index 0000000..4b0ed6e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_mean_q31.c
@@ -0,0 +1,110 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mean_q31.c
+ * Description:  Mean value of a Q31 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+/**
+  @addtogroup mean
+  @{
+ */
+
+/**
+  @brief         Mean value of a Q31 vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    mean value returned here
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 64-bit internal accumulator.
+                   The input is represented in 1.31 format and is accumulated in a 64-bit
+                   accumulator in 33.31 format.
+                   There is no risk of internal overflow with this approach, and the
+                   full precision of intermediate result is preserved.
+                   Finally, the accumulator is truncated to yield a result of 1.31 format.
+ */
+
+void arm_mean_q31(
+  const q31_t * pSrc,
+        uint32_t blockSize,
+        q31_t * pResult)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q63_t sum = 0;                                 /* Temporary result storage */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
+    sum += *pSrc++;
+
+    sum += *pSrc++;
+
+    sum += *pSrc++;
+
+    sum += *pSrc++;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
+    sum += *pSrc++;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) / blockSize  */
+  /* Store result to destination */
+  *pResult = (q31_t) (sum / blockSize);
+}
+
+/**
+  @} end of mean group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_mean_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_mean_q7.c
new file mode 100644
index 0000000..8f52211
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_mean_q7.c
@@ -0,0 +1,112 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_mean_q7.c
+ * Description:  Mean value of a Q7 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+/**
+  @addtogroup mean
+  @{
+ */
+
+/**
+  @brief         Mean value of a Q7 vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    mean value returned here
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 32-bit internal accumulator.
+                   The input is represented in 1.7 format and is accumulated in a 32-bit
+                   accumulator in 25.7 format.
+                   There is no risk of internal overflow with this approach, and the
+                   full precision of intermediate result is preserved.
+                   Finally, the accumulator is truncated to yield a result of 1.7 format.
+ */
+
+void arm_mean_q7(
+  const q7_t * pSrc,
+        uint32_t blockSize,
+        q7_t * pResult)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q31_t sum = 0;                                 /* Temporary result storage */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q31_t in;
+#endif
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
+    in = read_q7x4_ia ((q7_t **) &pSrc);
+    sum += ((in << 24U) >> 24U);
+    sum += ((in << 16U) >> 24U);
+    sum += ((in <<  8U) >> 24U);
+    sum +=  (in >> 24U);
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
+    sum += *pSrc++;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) / blockSize  */
+  /* Store result to destination */
+  *pResult = (q7_t) (sum / (int32_t) blockSize);
+}
+
+/**
+  @} end of mean group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_min_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_min_f32.c
new file mode 100644
index 0000000..6e9ff4b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_min_f32.c
@@ -0,0 +1,268 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_min_f32.c
+ * Description:  Minimum value of a floating-point vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include <limits.h>
+
+/**
+  @ingroup groupStats
+ */
+
+/**
+  @defgroup Min Minimum
+
+  Computes the minimum value of an array of data.
+  The function returns both the minimum value and its position within the array.
+  There are separate functions for floating-point, Q31, Q15, and Q7 data types.
+ */
+
+/**
+  @addtogroup Min
+  @{
+ */
+
+/**
+  @brief         Minimum value of a floating-point vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    minimum value returned here
+  @param[out]    pIndex     index of minimum value returned here
+  @return        none
+ */
+#if defined(ARM_MATH_NEON)
+void arm_min_f32(
+  const float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult,
+  uint32_t * pIndex)
+{
+  float32_t maxVal1, maxVal2, out;               /* Temporary variables to store the output value. */
+  uint32_t blkCnt, outIndex, count;              /* loop counter */
+
+  float32x4_t outV, srcV;
+  float32x2_t outV2;
+
+  uint32x4_t idxV;
+  uint32x4_t maxIdx={ULONG_MAX,ULONG_MAX,ULONG_MAX,ULONG_MAX};
+  uint32x4_t index={4,5,6,7};
+  uint32x4_t delta={4,4,4,4};
+  uint32x4_t countV={0,1,2,3};
+  uint32x2_t countV2;
+
+  /* Initialise the count value. */
+  count = 0U;
+
+  /* Initialise the index value to zero. */
+  outIndex = 0U;
+
+  /* Load first input value that act as reference value for comparison */
+  if (blockSize <= 3)
+  {
+      out = *pSrc++;
+
+      blkCnt = blockSize - 1;
+
+      while (blkCnt > 0U)
+      {
+        /* Initialize maxVal to the next consecutive values one by one */
+        maxVal1 = *pSrc++;
+    
+        /* compare for the maximum value */
+        if (out > maxVal1)
+        {
+          /* Update the maximum value and it's index */
+          out = maxVal1;
+          outIndex = blockSize - blkCnt;
+        }
+    
+        /* Decrement the loop counter */
+        blkCnt--;
+      }
+  }
+  else
+  {
+      outV = vld1q_f32(pSrc);
+      pSrc += 4;
+    
+      /* Compute 4 outputs at a time */
+      blkCnt = (blockSize - 4 ) >> 2U;
+    
+      while (blkCnt > 0U)
+      {
+        srcV = vld1q_f32(pSrc);
+        pSrc += 4;
+    
+        idxV = vcltq_f32(srcV, outV);
+        outV = vbslq_f32(idxV, srcV, outV );
+        countV = vbslq_u32(idxV, index,countV );
+    
+        index = vaddq_u32(index,delta);
+    
+        /* Decrement the loop counter */
+        blkCnt--;
+      }
+    
+      outV2 = vpmin_f32(vget_low_f32(outV),vget_high_f32(outV));
+      outV2 = vpmin_f32(outV2,outV2);
+      out = outV2[0];
+    
+      idxV = vceqq_f32(outV, vdupq_n_f32(out));
+      countV = vbslq_u32(idxV, countV,maxIdx);
+      
+      countV2 = vpmin_u32(vget_low_u32(countV),vget_high_u32(countV));
+      countV2 = vpmin_u32(countV2,countV2);
+      outIndex = countV2[0];
+    
+      /* if (blockSize - 1U) is not multiple of 4 */
+      blkCnt = (blockSize - 4 ) % 4U;
+    
+      while (blkCnt > 0U)
+      {
+        /* Initialize maxVal to the next consecutive values one by one */
+        maxVal1 = *pSrc++;
+    
+        /* compare for the maximum value */
+        if (out > maxVal1)
+        {
+          /* Update the maximum value and it's index */
+          out = maxVal1;
+          outIndex = blockSize - blkCnt ;
+        }
+    
+        /* Decrement the loop counter */
+        blkCnt--;
+      }
+  }
+
+  /* Store the maximum value and it's index into destination pointers */
+  *pResult = out;
+  *pIndex = outIndex;
+}
+#else
+void arm_min_f32(
+  const float32_t * pSrc,
+        uint32_t blockSize,
+        float32_t * pResult,
+        uint32_t * pIndex)
+{
+        float32_t minVal, out;                         /* Temporary variables to store the output value. */
+        uint32_t blkCnt, outIndex;                     /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        uint32_t index;                                /* index of maximum value */
+#endif
+
+  /* Initialise index value to zero. */
+  outIndex = 0U;
+
+  /* Load first input value that act as reference value for comparision */
+  out = *pSrc++;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+  /* Initialise index of maximum value. */
+  index = 0U;
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = (blockSize - 1U) >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Initialize minVal to next consecutive values one by one */
+    minVal = *pSrc++;
+
+    /* compare for the minimum value */
+    if (out > minVal)
+    {
+      /* Update the minimum value and it's index */
+      out = minVal;
+      outIndex = index + 1U;
+    }
+
+    minVal = *pSrc++;
+    if (out > minVal)
+    {
+      out = minVal;
+      outIndex = index + 2U;
+    }
+
+    minVal = *pSrc++;
+    if (out > minVal)
+    {
+      out = minVal;
+      outIndex = index + 3U;
+    }
+
+    minVal = *pSrc++;
+    if (out > minVal)
+    {
+      out = minVal;
+      outIndex = index + 4U;
+    }
+
+    index += 4U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = (blockSize - 1U) % 4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = (blockSize - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Initialize minVal to the next consecutive values one by one */
+    minVal = *pSrc++;
+
+    /* compare for the minimum value */
+    if (out > minVal)
+    {
+      /* Update the minimum value and it's index */
+      out = minVal;
+      outIndex = blockSize - blkCnt;
+    }
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Store the minimum value and it's index into destination pointers */
+  *pResult = out;
+  *pIndex = outIndex;
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+
+/**
+  @} end of Min group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_min_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_min_q15.c
new file mode 100644
index 0000000..9450383
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_min_q15.c
@@ -0,0 +1,149 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_min_q15.c
+ * Description:  Minimum value of a Q15 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+
+/**
+  @addtogroup Min
+  @{
+ */
+
+/**
+  @brief         Minimum value of a Q15 vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    minimum value returned here
+  @param[out]    pIndex     index of minimum value returned here
+  @return        none
+ */
+
+void arm_min_q15(
+  const q15_t * pSrc,
+        uint32_t blockSize,
+        q15_t * pResult,
+        uint32_t * pIndex)
+{
+        q15_t minVal, out;                             /* Temporary variables to store the output value. */
+        uint32_t blkCnt, outIndex;                     /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        uint32_t index;                                /* index of maximum value */
+#endif
+
+  /* Initialise index value to zero. */
+  outIndex = 0U;
+  /* Load first input value that act as reference value for comparision */
+  out = *pSrc++;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+  /* Initialise index of maximum value. */
+  index = 0U;
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = (blockSize - 1U) >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Initialize minVal to next consecutive values one by one */
+    minVal = *pSrc++;
+
+    /* compare for the minimum value */
+    if (out > minVal)
+    {
+      /* Update the minimum value and it's index */
+      out = minVal;
+      outIndex = index + 1U;
+    }
+
+    minVal = *pSrc++;
+    if (out > minVal)
+    {
+      out = minVal;
+      outIndex = index + 2U;
+    }
+
+    minVal = *pSrc++;
+    if (out > minVal)
+    {
+      out = minVal;
+      outIndex = index + 3U;
+    }
+
+    minVal = *pSrc++;
+    if (out > minVal)
+    {
+      out = minVal;
+      outIndex = index + 4U;
+    }
+
+    index += 4U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = (blockSize - 1U) % 4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = (blockSize - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Initialize minVal to the next consecutive values one by one */
+    minVal = *pSrc++;
+
+    /* compare for the minimum value */
+    if (out > minVal)
+    {
+      /* Update the minimum value and it's index */
+      out = minVal;
+      outIndex = blockSize - blkCnt;
+    }
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Store the minimum value and it's index into destination pointers */
+  *pResult = out;
+  *pIndex = outIndex;
+}
+
+/**
+  @} end of Min group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_min_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_min_q31.c
new file mode 100644
index 0000000..e25eb47
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_min_q31.c
@@ -0,0 +1,149 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_min_q31.c
+ * Description:  Minimum value of a Q31 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+
+/**
+  @addtogroup Min
+  @{
+ */
+
+/**
+  @brief         Minimum value of a Q31 vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    minimum value returned here
+  @param[out]    pIndex     index of minimum value returned here
+  @return        none
+ */
+
+void arm_min_q31(
+  const q31_t * pSrc,
+        uint32_t blockSize,
+        q31_t * pResult,
+        uint32_t * pIndex)
+{
+        q31_t minVal, out;                             /* Temporary variables to store the output value. */
+        uint32_t blkCnt, outIndex;                     /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        uint32_t index;                                /* index of maximum value */
+#endif
+
+  /* Initialise index value to zero. */
+  outIndex = 0U;
+  /* Load first input value that act as reference value for comparision */
+  out = *pSrc++;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+  /* Initialise index of maximum value. */
+  index = 0U;
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = (blockSize - 1U) >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Initialize minVal to next consecutive values one by one */
+    minVal = *pSrc++;
+
+    /* compare for the minimum value */
+    if (out > minVal)
+    {
+      /* Update the minimum value and it's index */
+      out = minVal;
+      outIndex = index + 1U;
+    }
+
+    minVal = *pSrc++;
+    if (out > minVal)
+    {
+      out = minVal;
+      outIndex = index + 2U;
+    }
+
+    minVal = *pSrc++;
+    if (out > minVal)
+    {
+      out = minVal;
+      outIndex = index + 3U;
+    }
+
+    minVal = *pSrc++;
+    if (out > minVal)
+    {
+      out = minVal;
+      outIndex = index + 4U;
+    }
+
+    index += 4U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = (blockSize - 1U) % 4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = (blockSize - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Initialize minVal to the next consecutive values one by one */
+    minVal = *pSrc++;
+
+    /* compare for the minimum value */
+    if (out > minVal)
+    {
+      /* Update the minimum value and it's index */
+      out = minVal;
+      outIndex = blockSize - blkCnt;
+    }
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Store the minimum value and it's index into destination pointers */
+  *pResult = out;
+  *pIndex = outIndex;
+}
+
+/**
+  @} end of Min group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_min_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_min_q7.c
new file mode 100644
index 0000000..2b171f0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_min_q7.c
@@ -0,0 +1,149 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_min_q7.c
+ * Description:  Minimum value of a Q7 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+
+/**
+  @addtogroup Min
+  @{
+ */
+
+/**
+  @brief         Minimum value of a Q7 vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    minimum value returned here
+  @param[out]    pIndex     index of minimum value returned here
+  @return        none
+ */
+
+void arm_min_q7(
+  const q7_t * pSrc,
+        uint32_t blockSize,
+        q7_t * pResult,
+        uint32_t * pIndex)
+{
+        q7_t minVal, out;                              /* Temporary variables to store the output value. */
+        uint32_t blkCnt, outIndex;                     /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        uint32_t index;                                /* index of maximum value */
+#endif
+
+  /* Initialise index value to zero. */
+  outIndex = 0U;
+  /* Load first input value that act as reference value for comparision */
+  out = *pSrc++;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+  /* Initialise index of maximum value. */
+  index = 0U;
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = (blockSize - 1U) >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* Initialize minVal to next consecutive values one by one */
+    minVal = *pSrc++;
+
+    /* compare for the minimum value */
+    if (out > minVal)
+    {
+      /* Update the minimum value and it's index */
+      out = minVal;
+      outIndex = index + 1U;
+    }
+
+    minVal = *pSrc++;
+    if (out > minVal)
+    {
+      out = minVal;
+      outIndex = index + 2U;
+    }
+
+    minVal = *pSrc++;
+    if (out > minVal)
+    {
+      out = minVal;
+      outIndex = index + 3U;
+    }
+
+    minVal = *pSrc++;
+    if (out > minVal)
+    {
+      out = minVal;
+      outIndex = index + 4U;
+    }
+
+    index += 4U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = (blockSize - 1U) % 4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = (blockSize - 1U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* Initialize minVal to the next consecutive values one by one */
+    minVal = *pSrc++;
+
+    /* compare for the minimum value */
+    if (out > minVal)
+    {
+      /* Update the minimum value and it's index */
+      out = minVal;
+      outIndex = blockSize - blkCnt;
+    }
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Store the minimum value and it's index into destination pointers */
+  *pResult = out;
+  *pIndex = outIndex;
+}
+
+/**
+  @} end of Min group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_power_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_power_f32.c
new file mode 100644
index 0000000..a4825a5
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_power_f32.c
@@ -0,0 +1,175 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_power_f32.c
+ * Description:  Sum of the squares of the elements of a floating-point vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+/**
+  @defgroup power Power
+
+  Calculates the sum of the squares of the elements in the input vector.
+  The underlying algorithm is used:
+
+  <pre>
+      Result = pSrc[0] * pSrc[0] + pSrc[1] * pSrc[1] + pSrc[2] * pSrc[2] + ... + pSrc[blockSize-1] * pSrc[blockSize-1];
+  </pre>
+
+  There are separate functions for floating point, Q31, Q15, and Q7 data types.
+ */
+
+/**
+  @addtogroup power
+  @{
+ */
+
+/**
+  @brief         Sum of the squares of the elements of a floating-point vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    sum of the squares value returned here
+  @return        none
+ */
+#if defined(ARM_MATH_NEON)
+void arm_power_f32(
+  const float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult)
+{
+  float32_t sum = 0.0f;                          /* accumulator */
+  float32_t in;                                  /* Temporary variable to store input value */
+  uint32_t blkCnt;                               /* loop counter */
+
+  float32x4_t sumV = vdupq_n_f32(0.0f);                          /* Temporary result storage */
+  float32x2_t sumV2;
+  float32x4_t inV;
+
+  blkCnt = blockSize >> 2U;
+
+  /* Compute 4 outputs at a time.
+   ** a second loop below computes the remaining 1 to 3 samples. */
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + A[2] * A[2] + ... + A[blockSize-1] * A[blockSize-1] */
+    /* Compute Power and then store the result in a temporary variable, sum. */
+    inV = vld1q_f32(pSrc);
+    sumV = vmlaq_f32(sumV, inV, inV);
+    pSrc += 4;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+  sumV2 = vpadd_f32(vget_low_f32(sumV),vget_high_f32(sumV));
+  sum = sumV2[0] + sumV2[1];
+
+  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
+   ** No loop unrolling is used. */
+  blkCnt = blockSize % 0x4U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + A[2] * A[2] + ... + A[blockSize-1] * A[blockSize-1] */
+    /* compute power and then store the result in a temporary variable, sum. */
+    in = *pSrc++;
+    sum += in * in;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* Store the result to the destination */
+  *pResult = sum;
+}
+#else
+void arm_power_f32(
+  const float32_t * pSrc,
+        uint32_t blockSize,
+        float32_t * pResult)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        float32_t sum = 0.0f;                          /* Temporary result storage */
+        float32_t in;                                  /* Temporary variable to store input value */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+
+    /* Compute Power and store result in a temporary variable, sum. */
+    in = *pSrc++;
+    sum += in * in;
+
+    in = *pSrc++;
+    sum += in * in;
+
+    in = *pSrc++;
+    sum += in * in;
+
+    in = *pSrc++;
+    sum += in * in;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+
+    /* Compute Power and store result in a temporary variable, sum. */
+    in = *pSrc++;
+    sum += in * in;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Store result to destination */
+  *pResult = sum;
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+
+/**
+  @} end of power group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_power_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_power_q15.c
new file mode 100644
index 0000000..12f524d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_power_q15.c
@@ -0,0 +1,132 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_power_q15.c
+ * Description:  Sum of the squares of the elements of a Q15 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+/**
+  @addtogroup power
+  @{
+ */
+
+/**
+  @brief         Sum of the squares of the elements of a Q15 vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    sum of the squares value returned here
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 64-bit internal accumulator.
+                   The input is represented in 1.15 format.
+                   Intermediate multiplication yields a 2.30 format, and this
+                   result is added without saturation to a 64-bit accumulator in 34.30 format.
+                   With 33 guard bits in the accumulator, there is no risk of overflow, and the
+                   full precision of the intermediate multiplication is preserved.
+                   Finally, the return result is in 34.30 format.
+ */
+
+void arm_power_q15(
+  const q15_t * pSrc,
+        uint32_t blockSize,
+        q63_t * pResult)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q63_t sum = 0;                                 /* Temporary result storage */
+        q15_t in;                                      /* Temporary variable to store input value */
+
+#if defined (ARM_MATH_LOOPUNROLL) && defined (ARM_MATH_DSP)
+        q31_t in32;                                    /* Temporary variable to store packed input value */
+#endif
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+
+    /* Compute Power and store result in a temporary variable, sum. */
+#if defined (ARM_MATH_DSP)
+    in32 = read_q15x2_ia ((q15_t **) &pSrc);
+    sum = __SMLALD(in32, in32, sum);
+
+    in32 = read_q15x2_ia ((q15_t **) &pSrc);
+    sum = __SMLALD(in32, in32, sum);
+#else
+    in = *pSrc++;
+    sum += ((q31_t) in * in);
+
+    in = *pSrc++;
+    sum += ((q31_t) in * in);
+
+    in = *pSrc++;
+    sum += ((q31_t) in * in);
+
+    in = *pSrc++;
+    sum += ((q31_t) in * in);
+#endif /* #if defined (ARM_MATH_DSP) */
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+
+    /* Compute Power and store result in a temporary variable, sum. */
+    in = *pSrc++;
+    sum += ((q31_t) in * in);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Store result in 34.30 format */
+  *pResult = sum;
+}
+
+/**
+  @} end of power group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_power_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_power_q31.c
new file mode 100644
index 0000000..1e193b3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_power_q31.c
@@ -0,0 +1,121 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_power_q31.c
+ * Description:  Sum of the squares of the elements of a Q31 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+/**
+  @addtogroup power
+  @{
+ */
+
+/**
+  @brief         Sum of the squares of the elements of a Q31 vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    sum of the squares value returned here
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 64-bit internal accumulator.
+                   The input is represented in 1.31 format.
+                   Intermediate multiplication yields a 2.62 format, and this
+                   result is truncated to 2.48 format by discarding the lower 14 bits.
+                   The 2.48 result is then added without saturation to a 64-bit accumulator in 16.48 format.
+                   With 15 guard bits in the accumulator, there is no risk of overflow, and the
+                   full precision of the intermediate multiplication is preserved.
+                   Finally, the return result is in 16.48 format.
+ */
+
+void arm_power_q31(
+  const q31_t * pSrc,
+        uint32_t blockSize,
+        q63_t * pResult)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q63_t sum = 0;                                 /* Temporary result storage */
+        q31_t in;                                      /* Temporary variable to store input value */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+
+    /* Compute Power then shift intermediate results by 14 bits to maintain 16.48 format and store result in a temporary variable sum, providing 15 guard bits. */
+    in = *pSrc++;
+    sum += ((q63_t) in * in) >> 14U;
+
+    in = *pSrc++;
+    sum += ((q63_t) in * in) >> 14U;
+
+    in = *pSrc++;
+    sum += ((q63_t) in * in) >> 14U;
+
+    in = *pSrc++;
+    sum += ((q63_t) in * in) >> 14U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+
+    /* Compute Power and store result in a temporary variable, sum. */
+    in = *pSrc++;
+    sum += ((q63_t) in * in) >> 14U;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Store results in 16.48 format */
+  *pResult = sum;
+}
+
+/**
+  @} end of power group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_power_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_power_q7.c
new file mode 100644
index 0000000..47405cd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_power_q7.c
@@ -0,0 +1,136 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_power_q7.c
+ * Description:  Sum of the squares of the elements of a Q7 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+/**
+  @addtogroup power
+  @{
+ */
+
+/**
+  @brief         Sum of the squares of the elements of a Q7 vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    sum of the squares value returned here
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 32-bit internal accumulator.
+                   The input is represented in 1.7 format.
+                   Intermediate multiplication yields a 2.14 format, and this
+                   result is added without saturation to an accumulator in 18.14 format.
+                   With 17 guard bits in the accumulator, there is no risk of overflow, and the
+                   full precision of the intermediate multiplication is preserved.
+                   Finally, the return result is in 18.14 format.
+ */
+
+void arm_power_q7(
+  const q7_t * pSrc,
+        uint32_t blockSize,
+        q31_t * pResult)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q31_t sum = 0;                                 /* Temporary result storage */
+        q7_t in;                                       /* Temporary variable to store input value */
+
+#if defined (ARM_MATH_LOOPUNROLL) && defined (ARM_MATH_DSP)
+        q31_t in32;                                    /* Temporary variable to store packed input value */
+        q31_t in1, in2;                                /* Temporary variables to store input value */
+#endif
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+
+    /* Compute Power and store result in a temporary variable, sum. */
+#if defined (ARM_MATH_DSP)
+    in32 = read_q7x4_ia ((q7_t **) &pSrc);
+
+    in1 = __SXTB16(__ROR(in32, 8));
+    in2 = __SXTB16(in32);
+
+    /* calculate power and accumulate to accumulator */
+    sum = __SMLAD(in1, in1, sum);
+    sum = __SMLAD(in2, in2, sum);
+#else
+    in = *pSrc++;
+    sum += ((q15_t) in * in);
+
+    in = *pSrc++;
+    sum += ((q15_t) in * in);
+
+    in = *pSrc++;
+    sum += ((q15_t) in * in);
+
+    in = *pSrc++;
+    sum += ((q15_t) in * in);
+#endif /* #if defined (ARM_MATH_DSP) */
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+
+    /* Compute Power and store result in a temporary variable, sum. */
+    in = *pSrc++;
+    sum += ((q15_t) in * in);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Store result in 18.14 format */
+  *pResult = sum;
+}
+
+/**
+  @} end of power group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_rms_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_rms_f32.c
new file mode 100644
index 0000000..4546510
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_rms_f32.c
@@ -0,0 +1,176 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_rms_f32.c
+ * Description:  Root mean square value of the elements of a floating-point vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+/**
+  @defgroup RMS Root mean square (RMS)
+
+  Calculates the Root Mean Square of the elements in the input vector.
+  The underlying algorithm is used:
+
+  <pre>
+      Result = sqrt(((pSrc[0] * pSrc[0] + pSrc[1] * pSrc[1] + ... + pSrc[blockSize-1] * pSrc[blockSize-1]) / blockSize));
+  </pre>
+
+  There are separate functions for floating point, Q31, and Q15 data types.
+ */
+
+/**
+  @addtogroup RMS
+  @{
+ */
+
+/**
+  @brief         Root Mean Square of the elements of a floating-point vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    root mean square value returned here
+  @return        none
+ */
+#if defined(ARM_MATH_NEON)
+void arm_rms_f32(
+  const float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult)
+{
+  float32_t sum = 0.0f;                          /* accumulator */
+  float32_t in;                                  /* Temporary variable to store input value */
+  uint32_t blkCnt;                               /* loop counter */
+
+  float32x4_t sumV = vdupq_n_f32(0.0f);                          /* Temporary result storage */
+  float32x2_t sumV2;
+  float32x4_t inV;
+
+  blkCnt = blockSize >> 2U;
+
+  /* Compute 4 outputs at a time.
+   ** a second loop below computes the remaining 1 to 3 samples. */
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + A[2] * A[2] + ... + A[blockSize-1] * A[blockSize-1] */
+    /* Compute Power and then store the result in a temporary variable, sum. */
+    inV = vld1q_f32(pSrc);
+    sumV = vmlaq_f32(sumV, inV, inV);
+    pSrc += 4;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  sumV2 = vpadd_f32(vget_low_f32(sumV),vget_high_f32(sumV));
+  sum = sumV2[0] + sumV2[1];
+
+  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
+   ** No loop unrolling is used. */
+  blkCnt = blockSize % 0x4U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + A[2] * A[2] + ... + A[blockSize-1] * A[blockSize-1] */
+    /* compute power and then store the result in a temporary variable, sum. */
+    in = *pSrc++;
+    sum += in * in;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* Compute Rms and store the result in the destination */
+  arm_sqrt_f32(sum / (float32_t) blockSize, pResult);
+}
+#else
+void arm_rms_f32(
+  const float32_t * pSrc,
+        uint32_t blockSize,
+        float32_t * pResult)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        float32_t sum = 0.0f;                          /* Temporary result storage */
+        float32_t in;                                  /* Temporary variable to store input value */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+
+    in = *pSrc++;
+    /* Compute sum of squares and store result in a temporary variable, sum. */
+    sum += in * in;
+
+    in = *pSrc++;
+    sum += in * in;
+
+    in = *pSrc++;
+    sum += in * in;
+
+    in = *pSrc++;
+    sum += in * in;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+
+    in = *pSrc++;
+    /* Compute sum of squares and store result in a temporary variable. */
+    sum += ( in * in);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Compute Rms and store result in destination */
+  arm_sqrt_f32(sum / (float32_t) blockSize, pResult);
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+
+/**
+  @} end of RMS group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_rms_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_rms_q15.c
new file mode 100644
index 0000000..9fcd964
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_rms_q15.c
@@ -0,0 +1,134 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_rms_q15.c
+ * Description:  Root Mean Square of the elements of a Q15 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+/**
+  @addtogroup RMS
+  @{
+ */
+
+/**
+  @brief         Root Mean Square of the elements of a Q15 vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    root mean square value returned here
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 64-bit internal accumulator.
+                   The input is represented in 1.15 format.
+                   Intermediate multiplication yields a 2.30 format, and this
+                   result is added without saturation to a 64-bit accumulator in 34.30 format.
+                   With 33 guard bits in the accumulator, there is no risk of overflow, and the
+                   full precision of the intermediate multiplication is preserved.
+                   Finally, the 34.30 result is truncated to 34.15 format by discarding the lower
+                   15 bits, and then saturated to yield a result in 1.15 format.
+ */
+
+void arm_rms_q15(
+  const q15_t * pSrc,
+        uint32_t blockSize,
+        q15_t * pResult)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q63_t sum = 0;                                 /* Temporary result storage */
+        q15_t in;                                      /* Temporary variable to store input value */
+
+#if defined (ARM_MATH_LOOPUNROLL) && defined (ARM_MATH_DSP)
+        q31_t in32;                                    /* Temporary variable to store input value */
+#endif
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+
+    /* Compute sum of squares and store result in a temporary variable. */
+#if defined (ARM_MATH_DSP)
+    in32 = read_q15x2_ia ((q15_t **) &pSrc);
+    sum = __SMLALD(in32, in32, sum);
+
+    in32 = read_q15x2_ia ((q15_t **) &pSrc);
+    sum = __SMLALD(in32, in32, sum);
+#else
+    in = *pSrc++;
+    sum += ((q31_t) in * in);
+
+    in = *pSrc++;
+    sum += ((q31_t) in * in);
+
+    in = *pSrc++;
+    sum += ((q31_t) in * in);
+
+    in = *pSrc++;
+    sum += ((q31_t) in * in);
+#endif /* #if defined (ARM_MATH_DSP) */
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+
+    in = *pSrc++;
+    /* Compute sum of squares and store result in a temporary variable. */
+    sum += ((q31_t) in * in);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Truncating and saturating the accumulator to 1.15 format */
+  /* Store result in destination */
+  arm_sqrt_q15(__SSAT((sum / (q63_t)blockSize) >> 15, 16), pResult);
+}
+
+/**
+  @} end of RMS group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_rms_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_rms_q31.c
new file mode 100644
index 0000000..5a3e8f3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_rms_q31.c
@@ -0,0 +1,124 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_rms_q31.c
+ * Description:  Root Mean Square of the elements of a Q31 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+/**
+  @addtogroup RMS
+  @{
+ */
+
+/**
+  @brief         Root Mean Square of the elements of a Q31 vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    root mean square value returned here
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using an internal 64-bit accumulator.
+                   The input is represented in 1.31 format, and intermediate multiplication
+                   yields a 2.62 format.
+                   The accumulator maintains full precision of the intermediate multiplication results,
+                   but provides only a single guard bit.
+                   There is no saturation on intermediate additions.
+                   If the accumulator overflows, it wraps around and distorts the result.
+                   In order to avoid overflows completely, the input signal must be scaled down by
+                   log2(blockSize) bits, as a total of blockSize additions are performed internally.
+                   Finally, the 2.62 accumulator is right shifted by 31 bits to yield a 1.31 format value.
+ */
+
+void arm_rms_q31(
+  const q31_t * pSrc,
+        uint32_t blockSize,
+        q31_t * pResult)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        uint64_t sum = 0;                              /* Temporary result storage (can get never negative. changed type from q63 to uint64 */
+        q31_t in;                                      /* Temporary variable to store input value */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+
+    in = *pSrc++;
+    /* Compute sum of squares and store result in a temporary variable, sum. */
+    sum += ((q63_t) in * in);
+
+    in = *pSrc++;
+    sum += ((q63_t) in * in);
+
+    in = *pSrc++;
+    sum += ((q63_t) in * in);
+
+    in = *pSrc++;
+    sum += ((q63_t) in * in);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+
+    in = *pSrc++;
+    /* Compute sum of squares and store result in a temporary variable. */
+    sum += ((q63_t) in * in);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Convert data in 2.62 to 1.31 by 31 right shifts and saturate */
+  /* Compute Rms and store result in destination vector */
+  arm_sqrt_q31(clip_q63_to_q31((sum / (q63_t) blockSize) >> 31), pResult);
+}
+
+/**
+  @} end of RMS group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_std_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_std_f32.c
new file mode 100644
index 0000000..e1e6577
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_std_f32.c
@@ -0,0 +1,188 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_std_f32.c
+ * Description:  Standard deviation of the elements of a floating-point vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+/**
+  @defgroup STD Standard deviation
+
+  Calculates the standard deviation of the elements in the input vector.
+  The underlying algorithm is used:
+
+  <pre>
+      Result = sqrt((sumOfSquares - sum<sup>2</sup> / blockSize) / (blockSize - 1))
+
+      sumOfSquares = pSrc[0] * pSrc[0] + pSrc[1] * pSrc[1] + ... + pSrc[blockSize-1] * pSrc[blockSize-1]
+      sum = pSrc[0] + pSrc[1] + pSrc[2] + ... + pSrc[blockSize-1]
+  </pre>
+
+  There are separate functions for floating point, Q31, and Q15 data types.
+ */
+
+/**
+  @addtogroup STD
+  @{
+ */
+
+/**
+  @brief         Standard deviation of the elements of a floating-point vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    standard deviation value returned here
+  @return        none
+ */
+#if defined(ARM_MATH_NEON_EXPERIMENTAL)
+void arm_std_f32(
+  const float32_t * pSrc,
+        uint32_t blockSize,
+        float32_t * pResult)
+{
+  float32_t var;
+  arm_var_f32(pSrc,blockSize,&var);
+  arm_sqrt_f32(var, pResult);
+}
+#else
+void arm_std_f32(
+  const float32_t * pSrc,
+        uint32_t blockSize,
+        float32_t * pResult)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        float32_t sum = 0.0f;                          /* Temporary result storage */
+        float32_t sumOfSquares = 0.0f;                 /* Sum of squares */
+        float32_t in;                                  /* Temporary variable to store input value */
+
+#ifndef ARM_MATH_CM0_FAMILY
+        float32_t meanOfSquares, mean, squareOfMean;   /* Temporary variables */
+#else
+        float32_t squareOfSum;                         /* Square of Sum */
+        float32_t var;                                 /* Temporary varaince storage */
+#endif
+
+  if (blockSize <= 1U)
+  {
+    *pResult = 0;
+    return;
+  }
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+    /* C = A[0] + A[1] + ... + A[blockSize-1] */
+
+    in = *pSrc++;
+    /* Compute sum of squares and store result in a temporary variable, sumOfSquares. */
+    sumOfSquares += in * in;
+    /* Compute sum and store result in a temporary variable, sum. */
+    sum += in;
+
+    in = *pSrc++;
+    sumOfSquares += in * in;
+    sum += in;
+
+    in = *pSrc++;
+    sumOfSquares += in * in;
+    sum += in;
+
+    in = *pSrc++;
+    sumOfSquares += in * in;
+    sum += in;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+    /* C = A[0] + A[1] + ... + A[blockSize-1] */
+
+    in = *pSrc++;
+    /* Compute sum of squares and store result in a temporary variable, sumOfSquares. */
+    sumOfSquares += ( in * in);
+    /* Compute sum and store result in a temporary variable, sum. */
+    sum += in;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+#ifndef ARM_MATH_CM0_FAMILY
+
+  /* Compute Mean of squares and store result in a temporary variable, meanOfSquares. */
+  meanOfSquares = sumOfSquares / ((float32_t) blockSize - 1.0f);
+
+  /* Compute mean of all input values */
+  mean = sum / (float32_t) blockSize;
+
+  /* Compute square of mean */
+  squareOfMean = (mean * mean) * (((float32_t) blockSize) /
+                                  ((float32_t) blockSize - 1.0f));
+
+  /* Compute standard deviation and store result to destination */
+  arm_sqrt_f32((meanOfSquares - squareOfMean), pResult);
+
+#else
+  /* Run the below code for Cortex-M0 */
+
+  /* Compute square of sum */
+  squareOfSum = ((sum * sum) / (float32_t) blockSize);
+
+  /* Compute variance */
+  var = ((sumOfSquares - squareOfSum) / (float32_t) (blockSize - 1.0f));
+
+  /* Compute standard deviation and store result in destination */
+  arm_sqrt_f32(var, pResult);
+
+#endif /* #ifndef ARM_MATH_CM0_FAMILY */
+
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+
+/**
+  @} end of STD group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_std_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_std_q15.c
new file mode 100644
index 0000000..8e5c042
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_std_q15.c
@@ -0,0 +1,161 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_std_q15.c
+ * Description:  Standard deviation of an array of Q15 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+/**
+  @addtogroup STD
+  @{
+ */
+
+/**
+  @brief         Standard deviation of the elements of a Q15 vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    standard deviation value returned here
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 64-bit internal accumulator.
+                   The input is represented in 1.15 format.
+                   Intermediate multiplication yields a 2.30 format, and this
+                   result is added without saturation to a 64-bit accumulator in 34.30 format.
+                   With 33 guard bits in the accumulator, there is no risk of overflow, and the
+                   full precision of the intermediate multiplication is preserved.
+                   Finally, the 34.30 result is truncated to 34.15 format by discarding the lower
+                   15 bits, and then saturated to yield a result in 1.15 format.
+ */
+
+void arm_std_q15(
+  const q15_t * pSrc,
+        uint32_t blockSize,
+        q15_t * pResult)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q31_t sum = 0;                                 /* Accumulator */
+        q31_t meanOfSquares, squareOfMean;             /* Square of mean and mean of square */
+        q63_t sumOfSquares = 0;                        /* Sum of squares */
+        q15_t in;                                      /* Temporary variable to store input value */
+
+#if defined (ARM_MATH_LOOPUNROLL) && defined (ARM_MATH_DSP)
+  q31_t in32;                                    /* Temporary variable to store input value */
+#endif
+
+  if (blockSize <= 1U)
+  {
+    *pResult = 0;
+    return;
+  }
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+    /* C = A[0] + A[1] + ... + A[blockSize-1] */
+
+    /* Compute sum of squares and store result in a temporary variable, sumOfSquares. */
+    /* Compute sum and store result in a temporary variable, sum. */
+#if defined (ARM_MATH_DSP)
+    in32 = read_q15x2_ia ((q15_t **) &pSrc);
+    sumOfSquares = __SMLALD(in32, in32, sumOfSquares);
+    sum += ((in32 << 16U) >> 16U);
+    sum +=  (in32 >> 16U);
+
+    in32 = read_q15x2_ia ((q15_t **) &pSrc);
+    sumOfSquares = __SMLALD(in32, in32, sumOfSquares);
+    sum += ((in32 << 16U) >> 16U);
+    sum +=  (in32 >> 16U);
+#else
+    in = *pSrc++;
+    sumOfSquares += (in * in);
+    sum += in;
+
+    in = *pSrc++;
+    sumOfSquares += (in * in);
+    sum += in;
+
+    in = *pSrc++;
+    sumOfSquares += (in * in);
+    sum += in;
+
+    in = *pSrc++;
+    sumOfSquares += (in * in);
+    sum += in;
+#endif /* #if defined (ARM_MATH_DSP) */
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+    /* C = A[0] + A[1] + ... + A[blockSize-1] */
+
+    in = *pSrc++;
+    /* Compute sum of squares and store result in a temporary variable, sumOfSquares. */
+    sumOfSquares += (in * in);
+    /* Compute sum and store result in a temporary variable, sum. */
+    sum += in;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Compute Mean of squares and store result in a temporary variable, meanOfSquares. */
+  meanOfSquares = (q31_t) (sumOfSquares / (q63_t)(blockSize - 1U));
+
+  /* Compute square of mean */
+  squareOfMean = (q31_t) ((q63_t) sum * sum / (q63_t)(blockSize * (blockSize - 1U)));
+
+  /* mean of squares minus the square of mean. */
+  /* Compute standard deviation and store result in destination */
+  arm_sqrt_q15(__SSAT((meanOfSquares - squareOfMean) >> 15U, 16U), pResult);
+}
+
+/**
+  @} end of STD group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_std_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_std_q31.c
new file mode 100644
index 0000000..cfb6cb8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_std_q31.c
@@ -0,0 +1,147 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_std_q31.c
+ * Description:  Standard deviation of the elements of a Q31 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+/**
+  @addtogroup STD
+  @{
+ */
+
+/**
+  @brief         Standard deviation of the elements of a Q31 vector.
+  @param[in]     pSrc       points to the input vector.
+  @param[in]     blockSize  number of samples in input vector.
+  @param[out]    pResult    standard deviation value returned here.
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using an internal 64-bit accumulator.
+                   The input is represented in 1.31 format, which is then downshifted by 8 bits
+                   which yields 1.23, and intermediate multiplication yields a 2.46 format.
+                   The accumulator maintains full precision of the intermediate multiplication results,
+                   but provides only a 16 guard bits.
+                   There is no saturation on intermediate additions.
+                   If the accumulator overflows it wraps around and distorts the result.
+                   In order to avoid overflows completely the input signal must be scaled down by
+                   log2(blockSize)-8 bits, as a total of blockSize additions are performed internally.
+                   After division, internal variables should be Q18.46
+                   Finally, the 18.46 accumulator is right shifted by 15 bits to yield a 1.31 format value.
+ */
+
+void arm_std_q31(
+  const q31_t * pSrc,
+        uint32_t blockSize,
+        q31_t * pResult)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q63_t sum = 0;                                 /* Accumulator */
+        q63_t meanOfSquares, squareOfMean;             /* Square of mean and mean of square */
+        q63_t sumOfSquares = 0;                        /* Sum of squares */
+        q31_t in;                                      /* Temporary variable to store input value */
+
+  if (blockSize <= 1U)
+  {
+    *pResult = 0;
+    return;
+  }
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+    /* C = A[0] + A[1] + ... + A[blockSize-1] */
+
+    in = *pSrc++ >> 8U;
+    /* Compute sum of squares and store result in a temporary variable, sumOfSquares. */
+    sumOfSquares += ((q63_t) (in) * (in));
+    /* Compute sum and store result in a temporary variable, sum. */
+    sum += in;
+
+    in = *pSrc++ >> 8U;
+    sumOfSquares += ((q63_t) (in) * (in));
+    sum += in;
+
+    in = *pSrc++ >> 8U;
+    sumOfSquares += ((q63_t) (in) * (in));
+    sum += in;
+
+    in = *pSrc++ >> 8U;
+    sumOfSquares += ((q63_t) (in) * (in));
+    sum += in;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+    /* C = A[0] + A[1] + ... + A[blockSize-1] */
+
+    in = *pSrc++ >> 8U;
+    /* Compute sum of squares and store result in a temporary variable, sumOfSquares. */
+    sumOfSquares += ((q63_t) (in) * (in));
+    /* Compute sum and store result in a temporary variable, sum. */
+    sum += in;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Compute Mean of squares and store result in a temporary variable, meanOfSquares. */
+  meanOfSquares = (sumOfSquares / (q63_t)(blockSize - 1U));
+
+  /* Compute square of mean */
+  squareOfMean = ( sum * sum / (q63_t)(blockSize * (blockSize - 1U)));
+
+  /* Compute standard deviation and store result in destination */
+  arm_sqrt_q31((meanOfSquares - squareOfMean) >> 15U, pResult);
+}
+
+/**
+  @} end of STD group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_var_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_var_f32.c
new file mode 100644
index 0000000..3c325b1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_var_f32.c
@@ -0,0 +1,234 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_var_f32.c
+ * Description:  Variance of the elements of a floating-point vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+/**
+  @defgroup variance  Variance
+
+  Calculates the variance of the elements in the input vector.
+  The underlying algorithm used is the direct method sometimes referred to as the two-pass method:
+
+  <pre>
+      Result = sum(element - meanOfElements)^2) / numElement - 1
+
+      meanOfElements = ( pSrc[0] * pSrc[0] + pSrc[1] * pSrc[1] + ... + pSrc[blockSize-1] ) / blockSize
+  </pre>
+
+  There are separate functions for floating point, Q31, and Q15 data types.
+ */
+
+/**
+  @addtogroup variance
+  @{
+ */
+
+/**
+  @brief         Variance of the elements of a floating-point vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    variance value returned here
+  @return        none
+ */
+#if defined(ARM_MATH_NEON_EXPERIMENTAL)
+void arm_var_f32(
+           const float32_t * pSrc,
+                 uint32_t blockSize,
+                 float32_t * pResult)
+{
+  float32_t mean;
+
+  float32_t sum = 0.0f;                          /* accumulator */
+  float32_t in;                                  /* Temporary variable to store input value */
+  uint32_t blkCnt;                               /* loop counter */
+
+  float32x4_t sumV = vdupq_n_f32(0.0f);                          /* Temporary result storage */
+  float32x2_t sumV2;
+  float32x4_t inV;
+  float32x4_t avg;
+
+  arm_mean_f32(pSrc,blockSize,&mean);
+  avg = vdupq_n_f32(mean);
+
+  blkCnt = blockSize >> 2U;
+
+  /* Compute 4 outputs at a time.
+   ** a second loop below computes the remaining 1 to 3 samples. */
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + A[2] * A[2] + ... + A[blockSize-1] * A[blockSize-1] */
+    /* Compute Power and then store the result in a temporary variable, sum. */
+    inV = vld1q_f32(pSrc);
+    inV = vsubq_f32(inV, avg);
+    sumV = vmlaq_f32(sumV, inV, inV);
+    pSrc += 4;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  sumV2 = vpadd_f32(vget_low_f32(sumV),vget_high_f32(sumV));
+  sum = sumV2[0] + sumV2[1];
+
+  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
+   ** No loop unrolling is used. */
+  blkCnt = blockSize % 0x4U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + A[2] * A[2] + ... + A[blockSize-1] * A[blockSize-1] */
+    /* compute power and then store the result in a temporary variable, sum. */
+    in = *pSrc++;
+    in = in - mean;
+    sum += in * in;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* Variance */
+  *pResult = sum / (float32_t)(blockSize - 1.0f);
+
+}
+
+#else
+void arm_var_f32(
+  const float32_t * pSrc,
+        uint32_t blockSize,
+        float32_t * pResult)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        float32_t sum = 0.0f;                          /* Temporary result storage */
+        float32_t fSum = 0.0f;
+        float32_t fMean, fValue;
+  const float32_t * pInput = pSrc;
+
+  if (blockSize <= 1U)
+  {
+    *pResult = 0;
+    return;
+  }
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
+
+    sum += *pInput++;
+    sum += *pInput++;
+    sum += *pInput++;
+    sum += *pInput++;
+
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
+
+    sum += *pInput++;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) / blockSize  */
+  fMean = sum / (float32_t) blockSize;
+
+  pInput = pSrc;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    fValue = *pInput++ - fMean;
+    fSum += fValue * fValue;
+
+    fValue = *pInput++ - fMean;
+    fSum += fValue * fValue;
+
+    fValue = *pInput++ - fMean;
+    fSum += fValue * fValue;
+
+    fValue = *pInput++ - fMean;
+    fSum += fValue * fValue;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    fValue = *pInput++ - fMean;
+    fSum += fValue * fValue;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Variance */
+  *pResult = fSum / (float32_t)(blockSize - 1.0f);
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+
+/**
+  @} end of variance group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_var_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_var_q15.c
new file mode 100644
index 0000000..259e76b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_var_q15.c
@@ -0,0 +1,164 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_var_q15.c
+ * Description:  Variance of an array of Q15 type
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+/**
+  @addtogroup variance
+  @{
+ */
+
+/**
+  @brief         Variance of the elements of a Q15 vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    variance value returned here
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using a 64-bit internal accumulator.
+                   The input is represented in 1.15 format.
+                   Intermediate multiplication yields a 2.30 format, and this
+                   result is added without saturation to a 64-bit accumulator in 34.30 format.
+                   With 33 guard bits in the accumulator, there is no risk of overflow, and the
+                   full precision of the intermediate multiplication is preserved.
+                   Finally, the 34.30 result is truncated to 34.15 format by discarding the lower
+                   15 bits, and then saturated to yield a result in 1.15 format.
+ */
+
+void arm_var_q15(
+  const q15_t * pSrc,
+        uint32_t blockSize,
+        q15_t * pResult)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q31_t sum = 0;                                 /* Accumulator */
+        q31_t meanOfSquares, squareOfMean;             /* Square of mean and mean of square */
+        q63_t sumOfSquares = 0;                        /* Sum of squares */
+        q15_t in;                                      /* Temporary variable to store input value */
+
+#if defined (ARM_MATH_LOOPUNROLL) && defined (ARM_MATH_DSP)
+        q31_t in32;                                    /* Temporary variable to store input value */
+#endif
+
+  if (blockSize <= 1U)
+  {
+    *pResult = 0;
+    return;
+  }
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+    /* C = A[0] + A[1] + ... + A[blockSize-1] */
+
+    /* Compute sum of squares and store result in a temporary variable, sumOfSquares. */
+    /* Compute sum and store result in a temporary variable, sum. */
+#if defined (ARM_MATH_DSP)
+    in32 = read_q15x2_ia ((q15_t **) &pSrc);
+    sumOfSquares = __SMLALD(in32, in32, sumOfSquares);
+    sum += ((in32 << 16U) >> 16U);
+    sum +=  (in32 >> 16U);
+
+    in32 = read_q15x2_ia ((q15_t **) &pSrc);
+    sumOfSquares = __SMLALD(in32, in32, sumOfSquares);
+    sum += ((in32 << 16U) >> 16U);
+    sum +=  (in32 >> 16U);
+#else
+    in = *pSrc++;
+    sumOfSquares += (in * in);
+    sum += in;
+
+    in = *pSrc++;
+    sumOfSquares += (in * in);
+    sum += in;
+
+    in = *pSrc++;
+    sumOfSquares += (in * in);
+    sum += in;
+
+    in = *pSrc++;
+    sumOfSquares += (in * in);
+    sum += in;
+#endif /* #if defined (ARM_MATH_DSP) */
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+    /* C = A[0] + A[1] + ... + A[blockSize-1] */
+
+    in = *pSrc++;
+    /* Compute sum of squares and store result in a temporary variable, sumOfSquares. */
+#if defined (ARM_MATH_DSP)
+    sumOfSquares = __SMLALD(in, in, sumOfSquares);
+#else
+    sumOfSquares += (in * in);
+#endif /* #if defined (ARM_MATH_DSP) */
+    /* Compute sum and store result in a temporary variable, sum. */
+    sum += in;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Compute Mean of squares and store result in a temporary variable, meanOfSquares. */
+  meanOfSquares = (q31_t) (sumOfSquares / (q63_t)(blockSize - 1U));
+
+  /* Compute square of mean */
+  squareOfMean = (q31_t) ((q63_t) sum * sum / (q63_t)(blockSize * (blockSize - 1U)));
+
+  /* mean of squares minus the square of mean. */
+  *pResult = (meanOfSquares - squareOfMean) >> 15U;
+}
+
+/**
+  @} end of variance group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_var_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_var_q31.c
new file mode 100644
index 0000000..558332f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/StatisticsFunctions/arm_var_q31.c
@@ -0,0 +1,147 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_var_q31.c
+ * Description:  Variance of an array of Q31 type
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupStats
+ */
+
+/**
+  @addtogroup variance
+  @{
+ */
+
+/**
+  @brief         Variance of the elements of a Q31 vector.
+  @param[in]     pSrc       points to the input vector
+  @param[in]     blockSize  number of samples in input vector
+  @param[out]    pResult    variance value returned here
+  @return        none
+
+  @par           Scaling and Overflow Behavior
+                   The function is implemented using an internal 64-bit accumulator.
+                   The input is represented in 1.31 format, which is then downshifted by 8 bits
+                   which yields 1.23, and intermediate multiplication yields a 2.46 format.
+                   The accumulator maintains full precision of the intermediate multiplication results,
+                   but provides only a 16 guard bits.
+                   There is no saturation on intermediate additions.
+                   If the accumulator overflows it wraps around and distorts the result.
+                   In order to avoid overflows completely the input signal must be scaled down by
+                   log2(blockSize)-8 bits, as a total of blockSize additions are performed internally.
+                   After division, internal variables should be Q18.46
+                   Finally, the 18.46 accumulator is right shifted by 15 bits to yield a 1.31 format value.
+ */
+
+void arm_var_q31(
+  const q31_t * pSrc,
+        uint32_t blockSize,
+        q31_t * pResult)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+        q63_t sum = 0;                                 /* Temporary result storage */
+        q63_t meanOfSquares, squareOfMean;             /* Square of mean and mean of square */
+        q63_t sumOfSquares = 0;                        /* Sum of squares */
+        q31_t in;                                      /* Temporary variable to store input value */
+
+  if (blockSize <= 1U)
+  {
+    *pResult = 0;
+    return;
+  }
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+    /* C = A[0] + A[1] + ... + A[blockSize-1] */
+
+    in = *pSrc++ >> 8U;
+    /* Compute sum of squares and store result in a temporary variable, sumOfSquares. */
+    sumOfSquares += ((q63_t) (in) * (in));
+    /* Compute sum and store result in a temporary variable, sum. */
+    sum += in;
+
+    in = *pSrc++ >> 8U;
+    sumOfSquares += ((q63_t) (in) * (in));
+    sum += in;
+
+    in = *pSrc++ >> 8U;
+    sumOfSquares += ((q63_t) (in) * (in));
+    sum += in;
+
+    in = *pSrc++ >> 8U;
+    sumOfSquares += ((q63_t) (in) * (in));
+    sum += in;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1] */
+    /* C = A[0] + A[1] + ... + A[blockSize-1] */
+
+    in = *pSrc++ >> 8U;
+    /* Compute sum of squares and store result in a temporary variable, sumOfSquares. */
+    sumOfSquares += ((q63_t) (in) * (in));
+    /* Compute sum and store result in a temporary variable, sum. */
+    sum += in;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Compute Mean of squares and store result in a temporary variable, meanOfSquares. */
+  meanOfSquares = (sumOfSquares / (q63_t)(blockSize - 1U));
+
+  /* Compute square of mean */
+  squareOfMean = ( sum * sum / (q63_t)(blockSize * (blockSize - 1U)));
+
+  /* Compute variance and store result in destination */
+  *pResult = (meanOfSquares - squareOfMean) >> 15U;
+}
+
+/**
+  @} end of variance group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/CMakeLists.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/CMakeLists.txt
new file mode 100644
index 0000000..33c4f87
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/CMakeLists.txt
@@ -0,0 +1,16 @@
+cmake_minimum_required (VERSION 3.6)
+
+project(CMSISDSPSupport)
+
+
+file(GLOB SRC "./*_*.c")
+
+add_library(CMSISDSPSupport STATIC ${SRC})
+
+configdsp(CMSISDSPSupport ..)
+
+### Includes
+target_include_directories(CMSISDSPSupport PUBLIC "${DSP}/../../Include")
+
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/SupportFunctions.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/SupportFunctions.c
new file mode 100644
index 0000000..4deb19b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/SupportFunctions.c
@@ -0,0 +1,48 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        SupportFunctions.c
+ * Description:  Combination of all support function source files.
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.0.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_copy_f32.c"
+#include "arm_copy_q15.c"
+#include "arm_copy_q31.c"
+#include "arm_copy_q7.c"
+#include "arm_fill_f32.c"
+#include "arm_fill_q15.c"
+#include "arm_fill_q31.c"
+#include "arm_fill_q7.c"
+#include "arm_float_to_q15.c"
+#include "arm_float_to_q31.c"
+#include "arm_float_to_q7.c"
+#include "arm_q15_to_float.c"
+#include "arm_q15_to_q31.c"
+#include "arm_q15_to_q7.c"
+#include "arm_q31_to_float.c"
+#include "arm_q31_to_q15.c"
+#include "arm_q31_to_q7.c"
+#include "arm_q7_to_float.c"
+#include "arm_q7_to_q15.c"
+#include "arm_q7_to_q31.c"
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c
new file mode 100644
index 0000000..707adc4
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c
@@ -0,0 +1,152 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_copy_f32.c
+ * Description:  Copies the elements of a floating-point vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupSupport
+ */
+
+/**
+  @defgroup copy Vector Copy
+
+  Copies sample by sample from source vector to destination vector.
+
+  <pre>
+      pDst[n] = pSrc[n];   0 <= n < blockSize.
+  </pre>
+
+  There are separate functions for floating point, Q31, Q15, and Q7 data types.
+ */
+
+/**
+  @addtogroup copy
+  @{
+ */
+
+/**
+  @brief         Copies the elements of a floating-point vector.
+  @param[in]     pSrc       points to input vector
+  @param[out]    pDst       points to output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+ */
+
+#if defined(ARM_MATH_NEON_EXPERIMENTAL)
+void arm_copy_f32(
+  const float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+  uint32_t blkCnt;                               /* loop counter */
+
+  float32x4_t inV;
+
+  blkCnt = blockSize >> 2U;
+
+  /* Compute 4 outputs at a time.
+   ** a second loop below computes the remaining 1 to 3 samples. */
+  while (blkCnt > 0U)
+  {
+    /* C = A */
+    /* Copy and then store the results in the destination buffer */
+    inV = vld1q_f32(pSrc);
+    vst1q_f32(pDst, inV);
+    pSrc += 4;
+    pDst += 4;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
+   ** No loop unrolling is used. */
+  blkCnt = blockSize & 3;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A */
+    /* Copy and then store the results in the destination buffer */
+    *pDst++ = *pSrc++;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+}
+#else
+void arm_copy_f32(
+  const float32_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize)
+{
+  uint32_t blkCnt;                               /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A */
+
+    /* Copy and store result in destination buffer */
+    *pDst++ = *pSrc++;
+    *pDst++ = *pSrc++;
+    *pDst++ = *pSrc++;
+    *pDst++ = *pSrc++;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A */
+
+    /* Copy and store result in destination buffer */
+    *pDst++ = *pSrc++;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+/**
+  @} end of BasicCopy group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c
new file mode 100644
index 0000000..d8da113
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c
@@ -0,0 +1,96 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_copy_q15.c
+ * Description:  Copies the elements of a Q15 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupSupport
+ */
+
+/**
+  @addtogroup copy
+  @{
+ */
+
+/**
+  @brief         Copies the elements of a Q15 vector.
+  @param[in]     pSrc       points to input vector
+  @param[out]    pDst       points to output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+ */
+
+void arm_copy_q15(
+  const q15_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+  uint32_t blkCnt;                               /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A */
+
+    /* read 2 times 2 samples at a time */
+    write_q15x2_ia (&pDst, read_q15x2_ia ((q15_t **) &pSrc));
+    write_q15x2_ia (&pDst, read_q15x2_ia ((q15_t **) &pSrc));
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A */
+
+    /* Copy and store result in destination buffer */
+    *pDst++ = *pSrc++;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+}
+
+/**
+  @} end of BasicCopy group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c
new file mode 100644
index 0000000..e342a32
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c
@@ -0,0 +1,98 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_copy_q31.c
+ * Description:  Copies the elements of a Q31 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupSupport
+ */
+
+/**
+  @addtogroup copy
+  @{
+ */
+
+/**
+  @brief         Copies the elements of a Q31 vector.
+  @param[in]     pSrc       points to input vector
+  @param[out]    pDst       points to output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+ */
+
+void arm_copy_q31(
+  const q31_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+  uint32_t blkCnt;                               /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A */
+
+    /* Copy and store result in destination buffer */
+    *pDst++ = *pSrc++;
+    *pDst++ = *pSrc++;
+    *pDst++ = *pSrc++;
+    *pDst++ = *pSrc++;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A */
+
+    /* Copy and store result in destination buffer */
+    *pDst++ = *pSrc++;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+}
+
+/**
+  @} end of BasicCopy group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c
new file mode 100644
index 0000000..77da8ca
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c
@@ -0,0 +1,95 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_copy_q7.c
+ * Description:  Copies the elements of a Q7 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupSupport
+ */
+
+/**
+  @addtogroup copy
+  @{
+ */
+
+/**
+  @brief         Copies the elements of a Q7 vector.
+  @param[in]     pSrc       points to input vector
+  @param[out]    pDst       points to output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+ */
+
+void arm_copy_q7(
+  const q7_t * pSrc,
+        q7_t * pDst,
+        uint32_t blockSize)
+{
+  uint32_t blkCnt;                               /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A */
+
+    /* read 4 samples at a time */
+    write_q7x4_ia (&pDst, read_q7x4_ia ((q7_t **) &pSrc));
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A */
+
+    /* Copy and store result in destination buffer */
+    *pDst++ = *pSrc++;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+}
+
+/**
+  @} end of BasicCopy group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c
new file mode 100644
index 0000000..29f6286
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c
@@ -0,0 +1,151 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fill_f32.c
+ * Description:  Fills a constant value into a floating-point vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupSupport
+ */
+
+/**
+  @defgroup Fill Vector Fill
+
+  Fills the destination vector with a constant value.
+
+  <pre>
+      pDst[n] = value;   0 <= n < blockSize.
+  </pre>
+
+  There are separate functions for floating point, Q31, Q15, and Q7 data types.
+ */
+
+/**
+  @addtogroup Fill
+  @{
+ */
+
+/**
+  @brief         Fills a constant value into a floating-point vector.
+  @param[in]     value      input value to be filled
+  @param[out]    pDst       points to output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+ */
+
+#if defined(ARM_MATH_NEON_EXPERIMENTAL)
+void arm_fill_f32(
+  float32_t value,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+  uint32_t blkCnt;                               /* loop counter */
+
+
+  float32x4_t inV = vdupq_n_f32(value);
+
+  blkCnt = blockSize >> 2U;
+
+  /* Compute 4 outputs at a time.
+   ** a second loop below computes the remaining 1 to 3 samples. */
+  while (blkCnt > 0U)
+  {
+    /* C = value */
+    /* Fill the value in the destination buffer */
+    vst1q_f32(pDst, inV);
+    pDst += 4;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
+   ** No loop unrolling is used. */
+  blkCnt = blockSize & 3;
+
+  while (blkCnt > 0U)
+  {
+    /* C = value */
+    /* Fill the value in the destination buffer */
+    *pDst++ = value;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+}
+#else
+void arm_fill_f32(
+  float32_t value,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+  uint32_t blkCnt;                               /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = value */
+
+    /* Fill value in destination buffer */
+    *pDst++ = value;
+    *pDst++ = value;
+    *pDst++ = value;
+    *pDst++ = value;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = value */
+
+    /* Fill value in destination buffer */
+    *pDst++ = value;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+/**
+  @} end of Fill group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c
new file mode 100644
index 0000000..d8c0f8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c
@@ -0,0 +1,100 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fill_q15.c
+ * Description:  Fills a constant value into a Q15 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupSupport
+ */
+
+/**
+  @addtogroup Fill
+  @{
+ */
+
+/**
+  @brief         Fills a constant value into a Q15 vector.
+  @param[in]     value      input value to be filled
+  @param[out]    pDst       points to output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+ */
+
+void arm_fill_q15(
+  q15_t value,
+  q15_t * pDst,
+  uint32_t blockSize)
+{
+  uint32_t blkCnt;                               /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+  q31_t packedValue;                             /* value packed to 32 bits */
+
+  /* Packing two 16 bit values to 32 bit value in order to use SIMD */
+  packedValue = __PKHBT(value, value, 16U);
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = value */
+
+    /* fill 2 times 2 samples at a time */
+    write_q15x2_ia (&pDst, packedValue);
+    write_q15x2_ia (&pDst, packedValue);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = value */
+
+    /* Fill value in destination buffer */
+    *pDst++ = value;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+}
+
+/**
+  @} end of Fill group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c
new file mode 100644
index 0000000..e174889
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c
@@ -0,0 +1,98 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fill_q31.c
+ * Description:  Fills a constant value into a Q31 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupSupport
+ */
+
+/**
+  @addtogroup Fill
+  @{
+ */
+
+/**
+  @brief         Fills a constant value into a Q31 vector.
+  @param[in]     value      input value to be filled
+  @param[out]    pDst       points to output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+ */
+
+void arm_fill_q31(
+  q31_t value,
+  q31_t * pDst,
+  uint32_t blockSize)
+{
+  uint32_t blkCnt;                               /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = value */
+
+    /* Fill value in destination buffer */
+    *pDst++ = value;
+    *pDst++ = value;
+    *pDst++ = value;
+    *pDst++ = value;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = value */
+
+    /* Fill value in destination buffer */
+    *pDst++ = value;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+}
+
+/**
+  @} end of Fill group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c
new file mode 100644
index 0000000..bca3267
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c
@@ -0,0 +1,99 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_fill_q7.c
+ * Description:  Fills a constant value into a Q7 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupSupport
+ */
+
+/**
+  @addtogroup Fill
+  @{
+ */
+
+/**
+  @brief         Fills a constant value into a Q7 vector.
+  @param[in]     value      input value to be filled
+  @param[out]    pDst       points to output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+ */
+
+void arm_fill_q7(
+  q7_t value,
+  q7_t * pDst,
+  uint32_t blockSize)
+{
+  uint32_t blkCnt;                               /* Loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+  q31_t packedValue;                             /* value packed to 32 bits */
+
+  /* Packing four 8 bit values to 32 bit value in order to use SIMD */
+  packedValue = __PACKq7(value, value, value, value);
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = value */
+
+    /* fill 4 samples at a time */
+    write_q7x4_ia (&pDst, packedValue);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = value */
+
+    /* Fill value in destination buffer */
+    *pDst++ = value;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+}
+
+/**
+  @} end of Fill group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c
new file mode 100644
index 0000000..68c1ad0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c
@@ -0,0 +1,244 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_float_to_q15.c
+ * Description:  Converts the elements of the floating-point vector to Q15 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupSupport
+ */
+
+/**
+  @addtogroup float_to_x
+  @{
+ */
+
+/**
+  @brief         Converts the elements of the floating-point vector to Q15 vector.
+  @param[in]     pSrc       points to the floating-point input vector
+  @param[out]    pDst       points to the Q15 output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Details
+                   The equation used for the conversion process is:
+  <pre>
+      pDst[n] = (q15_t)(pSrc[n] * 32768);   0 <= n < blockSize.
+  </pre>
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.
+
+  @note
+                   In order to apply rounding, the library should be rebuilt with the ROUNDING macro
+                   defined in the preprocessor section of project options.
+ */
+#if defined(ARM_MATH_NEON_EXPERIMENTAL)
+void arm_float_to_q15(
+  const float32_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize)
+{
+  const float32_t *pIn = pSrc;                         /* Src pointer */
+  uint32_t blkCnt;                               /* loop counter */
+
+  float32_t in;
+  float32x4_t inV;
+  #ifdef ARM_MATH_ROUNDING
+  float32x4_t zeroV = vdupq_n_f32(0.0f);
+  float32x4_t pHalf = vdupq_n_f32(0.5f / 32768.0f);
+  float32x4_t mHalf = vdupq_n_f32(-0.5f / 32768.0f);
+  float32x4_t r;
+  uint32x4_t cmp;
+  #endif
+
+  int32x4_t cvt;
+  int16x4_t outV;
+
+  blkCnt = blockSize >> 2U;
+
+  /* Compute 4 outputs at a time.
+   ** a second loop below computes the remaining 1 to 3 samples. */
+  while (blkCnt > 0U)
+  {
+
+#ifdef ARM_MATH_ROUNDING
+    /* C = A * 32768 */
+    /* Convert from float to q15 and then store the results in the destination buffer */
+    inV = vld1q_f32(pIn);
+    cmp = vcgtq_f32(inV,zeroV);
+    r = vbslq_f32(cmp,pHalf,mHalf);
+    inV = vaddq_f32(inV, r);
+
+    pIn += 4;
+
+    cvt = vcvtq_n_s32_f32(inV,15);
+    outV = vqmovn_s32(cvt);
+
+    vst1_s16(pDst, outV);
+    pDst += 4;
+
+#else
+
+    /* C = A * 32768 */
+    /* Convert from float to q15 and then store the results in the destination buffer */
+    inV = vld1q_f32(pIn);
+
+    cvt = vcvtq_n_s32_f32(inV,15);
+    outV = vqmovn_s32(cvt);
+
+    vst1_s16(pDst, outV);
+    pDst += 4;
+    pIn += 4;
+
+#endif /*      #ifdef ARM_MATH_ROUNDING        */
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
+   ** No loop unrolling is used. */
+  blkCnt = blockSize & 3;
+
+  while (blkCnt > 0U)
+  {
+
+#ifdef ARM_MATH_ROUNDING
+    /* C = A * 32768 */
+    /* Convert from float to q15 and then store the results in the destination buffer */
+    in = *pIn++;
+    in = (in * 32768.0f);
+    in += in > 0.0f ? 0.5f : -0.5f;
+    *pDst++ = (q15_t) (__SSAT((q31_t) (in), 16));
+
+#else
+
+    /* C = A * 32768 */
+    /* Convert from float to q15 and then store the results in the destination buffer */
+    *pDst++ = (q15_t) __SSAT((q31_t) (*pIn++ * 32768.0f), 16);
+
+#endif /*      #ifdef ARM_MATH_ROUNDING        */
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+}
+#else
+void arm_float_to_q15(
+  const float32_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+  const float32_t *pIn = pSrc;                         /* Source pointer */
+
+#ifdef ARM_MATH_ROUNDING
+        float32_t in;
+#endif /* #ifdef ARM_MATH_ROUNDING */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A * 32768 */
+
+    /* convert from float to Q15 and store result in destination buffer */
+#ifdef ARM_MATH_ROUNDING
+
+    in = (*pIn++ * 32768.0f);
+    in += in > 0.0f ? 0.5f : -0.5f;
+    *pDst++ = (q15_t) (__SSAT((q31_t) (in), 16));
+
+    in = (*pIn++ * 32768.0f);
+    in += in > 0.0f ? 0.5f : -0.5f;
+    *pDst++ = (q15_t) (__SSAT((q31_t) (in), 16));
+
+    in = (*pIn++ * 32768.0f);
+    in += in > 0.0f ? 0.5f : -0.5f;
+    *pDst++ = (q15_t) (__SSAT((q31_t) (in), 16));
+
+    in = (*pIn++ * 32768.0f);
+    in += in > 0.0f ? 0.5f : -0.5f;
+    *pDst++ = (q15_t) (__SSAT((q31_t) (in), 16));
+
+#else
+
+    *pDst++ = (q15_t) __SSAT((q31_t) (*pIn++ * 32768.0f), 16);
+    *pDst++ = (q15_t) __SSAT((q31_t) (*pIn++ * 32768.0f), 16);
+    *pDst++ = (q15_t) __SSAT((q31_t) (*pIn++ * 32768.0f), 16);
+    *pDst++ = (q15_t) __SSAT((q31_t) (*pIn++ * 32768.0f), 16);
+
+#endif /* #ifdef ARM_MATH_ROUNDING */
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A * 32768 */
+
+    /* convert from float to Q15 and store result in destination buffer */
+#ifdef ARM_MATH_ROUNDING
+
+    in = (*pIn++ * 32768.0f);
+    in += in > 0.0f ? 0.5f : -0.5f;
+    *pDst++ = (q15_t) (__SSAT((q31_t) (in), 16));
+
+#else
+
+    /* C = A * 32768 */
+    /* Convert from float to q15 and then store the results in the destination buffer */
+    *pDst++ = (q15_t) __SSAT((q31_t) (*pIn++ * 32768.0f), 16);
+
+#endif /* #ifdef ARM_MATH_ROUNDING */
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+
+/**
+  @} end of float_to_x group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c
new file mode 100644
index 0000000..479f8c5
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c
@@ -0,0 +1,252 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_float_to_q31.c
+ * Description:  Converts the elements of the floating-point vector to Q31 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupSupport
+ */
+
+/**
+ * @defgroup float_to_x  Convert 32-bit floating point value
+ */
+
+/**
+  @addtogroup float_to_x
+  @{
+ */
+
+/**
+  @brief         Converts the elements of the floating-point vector to Q31 vector.
+  @param[in]     pSrc       points to the floating-point input vector
+  @param[out]    pDst       points to the Q31 output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Details
+                   The equation used for the conversion process is:
+  <pre>
+      pDst[n] = (q31_t)(pSrc[n] * 2147483648);   0 <= n < blockSize.
+  </pre>
+
+  @par           Scaling and Overflow Behavior
+                   The function uses saturating arithmetic.
+                   Results outside of the allowable Q31 range[0x80000000 0x7FFFFFFF] are saturated.
+
+  @note
+                   In order to apply rounding, the library should be rebuilt with the ROUNDING macro
+                   defined in the preprocessor section of project options.
+ */
+
+#if defined(ARM_MATH_NEON)
+void arm_float_to_q31(
+  const float32_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize)
+{
+  const float32_t *pIn = pSrc;                         /* Src pointer */
+  uint32_t blkCnt;                               /* loop counter */
+
+  float32_t in;
+  float32x4_t inV;
+  #ifdef ARM_MATH_ROUNDING
+  float32x4_t zeroV = vdupq_n_f32(0.0f);
+  float32x4_t pHalf = vdupq_n_f32(0.5f / 2147483648.0f);
+  float32x4_t mHalf = vdupq_n_f32(-0.5f / 2147483648.0f);
+  float32x4_t r;
+  uint32x4_t cmp;
+  #endif
+
+  int32x4_t outV;
+
+  blkCnt = blockSize >> 2U;
+
+  /* Compute 4 outputs at a time.
+   ** a second loop below computes the remaining 1 to 3 samples. */
+  while (blkCnt > 0U)
+  {
+
+#ifdef ARM_MATH_ROUNDING
+
+    /* C = A * 32768 */
+    /* Convert from float to Q31 and then store the results in the destination buffer */
+    inV = vld1q_f32(pIn);
+    cmp = vcgtq_f32(inV,zeroV);
+    r = vbslq_f32(cmp,pHalf,mHalf);
+    inV = vaddq_f32(inV, r);
+
+    pIn += 4;
+
+    outV = vcvtq_n_s32_f32(inV,31);
+
+    vst1q_s32(pDst, outV);
+    pDst += 4;
+
+#else
+
+    /* C = A * 2147483648 */
+    /* Convert from float to Q31 and then store the results in the destination buffer */
+    inV = vld1q_f32(pIn);
+
+    outV = vcvtq_n_s32_f32(inV,31);
+
+    vst1q_s32(pDst, outV);
+    pDst += 4;
+    pIn += 4;
+
+#endif /*      #ifdef ARM_MATH_ROUNDING        */
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
+   ** No loop unrolling is used. */
+  blkCnt = blockSize & 3;
+
+  while (blkCnt > 0U)
+  {
+
+#ifdef ARM_MATH_ROUNDING
+
+    /* C = A * 2147483648 */
+    /* Convert from float to Q31 and then store the results in the destination buffer */
+    in = *pIn++;
+    in = (in * 2147483648.0f);
+    in += in > 0.0f ? 0.5f : -0.5f;
+    *pDst++ = clip_q63_to_q31((q63_t) (in));
+
+#else
+
+    /* C = A * 2147483648 */
+    /* Convert from float to Q31 and then store the results in the destination buffer */
+    *pDst++ = clip_q63_to_q31((q63_t) (*pIn++ * 2147483648.0f));
+
+#endif /*      #ifdef ARM_MATH_ROUNDING        */
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+
+}
+#else
+void arm_float_to_q31(
+  const float32_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+  const float32_t *pIn = pSrc;                         /* Source pointer */
+
+#ifdef ARM_MATH_ROUNDING
+        float32_t in;
+#endif /* #ifdef ARM_MATH_ROUNDING */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A * 2147483648 */
+
+    /* convert from float to Q31 and store result in destination buffer */
+#ifdef ARM_MATH_ROUNDING
+
+    in = (*pIn++ * 2147483648.0f);
+    in += in > 0.0f ? 0.5f : -0.5f;
+    *pDst++ = clip_q63_to_q31((q63_t) (in));
+
+    in = (*pIn++ * 2147483648.0f);
+    in += in > 0.0f ? 0.5f : -0.5f;
+    *pDst++ = clip_q63_to_q31((q63_t) (in));
+
+    in = (*pIn++ * 2147483648.0f);
+    in += in > 0.0f ? 0.5f : -0.5f;
+    *pDst++ = clip_q63_to_q31((q63_t) (in));
+
+    in = (*pIn++ * 2147483648.0f);
+    in += in > 0.0f ? 0.5f : -0.5f;
+    *pDst++ = clip_q63_to_q31((q63_t) (in));
+
+#else
+
+    /* C = A * 2147483648 */
+    /* Convert from float to Q31 and then store the results in the destination buffer */
+    *pDst++ = clip_q63_to_q31((q63_t) (*pIn++ * 2147483648.0f));
+    *pDst++ = clip_q63_to_q31((q63_t) (*pIn++ * 2147483648.0f));
+    *pDst++ = clip_q63_to_q31((q63_t) (*pIn++ * 2147483648.0f));
+    *pDst++ = clip_q63_to_q31((q63_t) (*pIn++ * 2147483648.0f));
+
+#endif /* #ifdef ARM_MATH_ROUNDING */
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A * 2147483648 */
+
+    /* convert from float to Q31 and store result in destination buffer */
+#ifdef ARM_MATH_ROUNDING
+
+    in = (*pIn++ * 2147483648.0f);
+    in += in > 0.0f ? 0.5f : -0.5f;
+    *pDst++ = clip_q63_to_q31((q63_t) (in));
+
+#else
+
+    /* C = A * 2147483648 */
+    /* Convert from float to Q31 and then store the results in the destination buffer */
+    *pDst++ = clip_q63_to_q31((q63_t) (*pIn++ * 2147483648.0f));
+
+#endif /* #ifdef ARM_MATH_ROUNDING */
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+
+/**
+  @} end of float_to_x group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c
new file mode 100644
index 0000000..5f2a7eb
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c
@@ -0,0 +1,253 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_float_to_q7.c
+ * Description:  Converts the elements of the floating-point vector to Q7 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupSupport
+ */
+
+/**
+  @addtogroup float_to_x
+  @{
+ */
+
+/**
+ * @brief Converts the elements of the floating-point vector to Q7 vector.
+ * @param[in]       *pSrc points to the floating-point input vector
+ * @param[out]      *pDst points to the Q7 output vector
+ * @param[in]       blockSize length of the input vector
+ * @return none.
+ *
+ *\par Description:
+ * \par
+ * The equation used for the conversion process is:
+ * <pre>
+ * 	pDst[n] = (q7_t)(pSrc[n] * 128);   0 <= n < blockSize.
+ * </pre>
+ * \par Scaling and Overflow Behavior:
+ * \par
+ * The function uses saturating arithmetic.
+ * Results outside of the allowable Q7 range [0x80 0x7F] will be saturated.
+ * \note
+ * In order to apply rounding, the library should be rebuilt with the ROUNDING macro
+ * defined in the preprocessor section of project options.
+ */
+
+#if defined(ARM_MATH_NEON)
+void arm_float_to_q7(
+  const float32_t * pSrc,
+  q7_t * pDst,
+  uint32_t blockSize)
+{
+  const float32_t *pIn = pSrc;                         /* Src pointer */
+  uint32_t blkCnt;                               /* loop counter */
+
+  float32_t in;
+  float32x4_t inV;
+  #ifdef ARM_MATH_ROUNDING
+  float32x4_t zeroV = vdupq_n_f32(0.0f);
+  float32x4_t pHalf = vdupq_n_f32(0.5f / 128.0f);
+  float32x4_t mHalf = vdupq_n_f32(-0.5f / 128.0f);
+  float32x4_t r;
+  uint32x4_t cmp;
+  #endif
+
+  int32x4_t cvt;
+  int16x4_t cvt1,cvt2;
+  int8x8_t outV;
+
+  blkCnt = blockSize >> 3U;
+
+  /* Compute 8 outputs at a time.
+   ** a second loop below computes the remaining 1 to 7 samples. */
+  while (blkCnt > 0U)
+  {
+
+#ifdef ARM_MATH_ROUNDING
+    /* C = A * 128 */
+    /* Convert from float to q7 and then store the results in the destination buffer */
+    inV = vld1q_f32(pIn);
+    cmp = vcgtq_f32(inV,zeroV);
+    r = vbslq_f32(cmp,pHalf,mHalf);
+    inV = vaddq_f32(inV, r);
+    cvt1 = vqmovn_s32(vcvtq_n_s32_f32(inV,7));
+    pIn += 4;
+
+    inV = vld1q_f32(pIn);
+    cmp = vcgtq_f32(inV,zeroV);
+    r = vbslq_f32(cmp,pHalf,mHalf);
+    inV = vaddq_f32(inV, r);
+    cvt2 = vqmovn_s32(vcvtq_n_s32_f32(inV,7));
+    pIn += 4;
+    
+    outV = vqmovn_s16(vcombine_s16(cvt1,cvt2));
+    vst1_s8(pDst, outV);
+    pDst += 8;
+
+#else
+
+    /* C = A * 128 */
+    /* Convert from float to q7 and then store the results in the destination buffer */
+    inV = vld1q_f32(pIn);
+    cvt1 = vqmovn_s32(vcvtq_n_s32_f32(inV,7));
+    pIn += 4;
+
+    inV = vld1q_f32(pIn);
+    cvt2 = vqmovn_s32(vcvtq_n_s32_f32(inV,7));
+    pIn += 4;
+
+    outV = vqmovn_s16(vcombine_s16(cvt1,cvt2));
+
+    vst1_s8(pDst, outV);
+    pDst += 8;
+#endif /*      #ifdef ARM_MATH_ROUNDING        */
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
+   ** No loop unrolling is used. */
+  blkCnt = blockSize & 7;
+
+  while (blkCnt > 0U)
+  {
+
+#ifdef ARM_MATH_ROUNDING
+    /* C = A * 128 */
+    /* Convert from float to q7 and then store the results in the destination buffer */
+    in = *pIn++;
+    in = (in * 128);
+    in += in > 0.0f ? 0.5f : -0.5f;
+    *pDst++ = (q7_t) (__SSAT((q15_t) (in), 8));
+
+#else
+
+    /* C = A * 128 */
+    /* Convert from float to q7 and then store the results in the destination buffer */
+    *pDst++ = __SSAT((q31_t) (*pIn++ * 128.0f), 8);
+
+#endif /*      #ifdef ARM_MATH_ROUNDING        */
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+}
+#else
+void arm_float_to_q7(
+  const float32_t * pSrc,
+        q7_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+  const float32_t *pIn = pSrc;                         /* Source pointer */
+
+#ifdef ARM_MATH_ROUNDING
+        float32_t in;
+#endif /* #ifdef ARM_MATH_ROUNDING */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = A * 128 */
+
+    /* Convert from float to q7 and store result in destination buffer */
+#ifdef ARM_MATH_ROUNDING
+
+    in = (*pIn++ * 128);
+    in += in > 0.0f ? 0.5f : -0.5f;
+    *pDst++ = (q7_t) (__SSAT((q15_t) (in), 8));
+
+    in = (*pIn++ * 128);
+    in += in > 0.0f ? 0.5f : -0.5f;
+    *pDst++ = (q7_t) (__SSAT((q15_t) (in), 8));
+
+    in = (*pIn++ * 128);
+    in += in > 0.0f ? 0.5f : -0.5f;
+    *pDst++ = (q7_t) (__SSAT((q15_t) (in), 8));
+
+    in = (*pIn++ * 128);
+    in += in > 0.0f ? 0.5f : -0.5f;
+    *pDst++ = (q7_t) (__SSAT((q15_t) (in), 8));
+
+#else
+
+    *pDst++ = __SSAT((q31_t) (*pIn++ * 128.0f), 8);
+    *pDst++ = __SSAT((q31_t) (*pIn++ * 128.0f), 8);
+    *pDst++ = __SSAT((q31_t) (*pIn++ * 128.0f), 8);
+    *pDst++ = __SSAT((q31_t) (*pIn++ * 128.0f), 8);
+
+#endif /* #ifdef ARM_MATH_ROUNDING */
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = A * 128 */
+
+    /* Convert from float to q7 and store result in destination buffer */
+#ifdef ARM_MATH_ROUNDING
+
+    in = (*pIn++ * 128);
+    in += in > 0.0f ? 0.5f : -0.5f;
+    *pDst++ = (q7_t) (__SSAT((q15_t) (in), 8));
+
+#else
+
+    *pDst++ = (q7_t) __SSAT((q31_t) (*pIn++ * 128.0f), 8);
+
+#endif /* #ifdef ARM_MATH_ROUNDING */
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+
+/**
+  @} end of float_to_x group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c
new file mode 100644
index 0000000..f49d9b7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c
@@ -0,0 +1,166 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_q15_to_float.c
+ * Description:  Converts the elements of the Q15 vector to floating-point vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupSupport
+ */
+
+/**
+ * @defgroup q15_to_x  Convert 16-bit Integer value
+ */
+
+/**
+  @addtogroup q15_to_x
+  @{
+ */
+
+/**
+  @brief         Converts the elements of the Q15 vector to floating-point vector.
+  @param[in]     pSrc       points to the Q15 input vector
+  @param[out]    pDst       points to the floating-point output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Details
+                   The equation used for the conversion process is:
+  <pre>
+      pDst[n] = (float32_t) pSrc[n] / 32768;   0 <= n < blockSize.
+  </pre>
+ */
+
+#if defined(ARM_MATH_NEON_EXPERIMENTAL)
+void arm_q15_to_float(
+  const q15_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+  const q15_t *pIn = pSrc;                             /* Src pointer */
+  uint32_t blkCnt;                               /* loop counter */
+
+  int16x8_t inV;
+  int32x4_t inV0, inV1;
+  float32x4_t outV;
+
+  blkCnt = blockSize >> 3U;
+
+  /* Compute 8 outputs at a time.
+   ** a second loop below computes the remaining 1 to 7 samples. */
+  while (blkCnt > 0U)
+  {
+    /* C = (float32_t) A / 32768 */
+    /* convert from q15 to float and then store the results in the destination buffer */
+    inV = vld1q_s16(pIn);
+    pIn += 8;
+
+    inV0 = vmovl_s16(vget_low_s16(inV));
+    inV1 = vmovl_s16(vget_high_s16(inV));
+
+    outV = vcvtq_n_f32_s32(inV0,15);
+    vst1q_f32(pDst, outV);
+    pDst += 4;
+
+    outV = vcvtq_n_f32_s32(inV1,15);
+    vst1q_f32(pDst, outV);
+    pDst += 4;
+  
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* If the blockSize is not a multiple of 8, compute any remaining output samples here.
+   ** No loop unrolling is used. */
+  blkCnt = blockSize & 7;
+
+
+  while (blkCnt > 0U)
+  {
+    /* C = (float32_t) A / 32768 */
+    /* convert from q15 to float and then store the results in the destination buffer */
+    *pDst++ = ((float32_t) * pIn++ / 32768.0f);
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+}
+#else
+void arm_q15_to_float(
+  const q15_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+  const q15_t *pIn = pSrc;                             /* Source pointer */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = (float32_t) A / 32768 */
+
+    /* Convert from q15 to float and store result in destination buffer */
+    *pDst++ = ((float32_t) * pIn++ / 32768.0f);
+    *pDst++ = ((float32_t) * pIn++ / 32768.0f);
+    *pDst++ = ((float32_t) * pIn++ / 32768.0f);
+    *pDst++ = ((float32_t) * pIn++ / 32768.0f);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = (float32_t) A / 32768 */
+
+    /* Convert from q15 to float and store result in destination buffer */
+    *pDst++ = ((float32_t) *pIn++ / 32768.0f);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+
+/**
+  @} end of q15_to_x group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c
new file mode 100644
index 0000000..1afd489
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c
@@ -0,0 +1,138 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_q15_to_q31.c
+ * Description:  Converts the elements of the Q15 vector to Q31 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupSupport
+ */
+
+/**
+  @addtogroup q15_to_x
+  @{
+ */
+
+/**
+  @brief         Converts the elements of the Q15 vector to Q31 vector.
+  @param[in]     pSrc       points to the Q15 input vector
+  @param[out]    pDst       points to the Q31 output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Details
+                   The equation used for the conversion process is:
+  <pre>
+      pDst[n] = (q31_t) pSrc[n] << 16;   0 <= n < blockSize.
+  </pre>
+ */
+
+void arm_q15_to_q31(
+  const q15_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+  const q15_t *pIn = pSrc;                             /* Source pointer */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+        q31_t in1, in2;
+        q31_t out1, out2, out3, out4;
+#endif
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = (q31_t)A << 16 */
+
+    /* Convert from q15 to q31 and store result in destination buffer */
+    in1 = read_q15x2_ia ((q15_t **) &pIn);
+    in2 = read_q15x2_ia ((q15_t **) &pIn);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+
+    /* extract lower 16 bits to 32 bit result */
+    out1 = in1 << 16U;
+    /* extract upper 16 bits to 32 bit result */
+    out2 = in1 & 0xFFFF0000;
+    /* extract lower 16 bits to 32 bit result */
+    out3 = in2 << 16U;
+    /* extract upper 16 bits to 32 bit result */
+    out4 = in2 & 0xFFFF0000;
+
+#else
+
+    /* extract upper 16 bits to 32 bit result */
+    out1 = in1 & 0xFFFF0000;
+    /* extract lower 16 bits to 32 bit result */
+    out2 = in1 << 16U;
+    /* extract upper 16 bits to 32 bit result */
+    out3 = in2 & 0xFFFF0000;
+    /* extract lower 16 bits to 32 bit result */
+    out4 = in2 << 16U;
+
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    *pDst++ = out1;
+    *pDst++ = out2;
+    *pDst++ = out3;
+    *pDst++ = out4;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = (q31_t) A << 16 */
+
+    /* Convert from q15 to q31 and store result in destination buffer */
+    *pDst++ = (q31_t) *pIn++ << 16;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of q15_to_x group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c
new file mode 100644
index 0000000..d118b76
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c
@@ -0,0 +1,146 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_q15_to_q7.c
+ * Description:  Converts the elements of the Q15 vector to Q7 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupSupport
+ */
+
+/**
+  @addtogroup q15_to_x
+  @{
+ */
+
+/**
+  @brief         Converts the elements of the Q15 vector to Q7 vector.
+  @param[in]     pSrc       points to the Q15 input vector
+  @param[out]    pDst       points to the Q7 output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Details
+                   The equation used for the conversion process is:
+  <pre>
+      pDst[n] = (q7_t) pSrc[n] >> 8;   0 <= n < blockSize.
+  </pre>
+ */
+
+void arm_q15_to_q7(
+  const q15_t * pSrc,
+        q7_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+  const q15_t *pIn = pSrc;                             /* Source pointer */
+
+#if defined (ARM_MATH_LOOPUNROLL) && defined (ARM_MATH_DSP)
+        q31_t in1, in2;
+        q31_t out1, out2;
+#endif
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = (q7_t) A >> 8 */
+
+    /* Convert from q15 to q7 and store result in destination buffer */
+#if defined (ARM_MATH_DSP)
+
+    in1 = read_q15x2_ia ((q15_t **) &pIn);
+    in2 = read_q15x2_ia ((q15_t **) &pIn);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+
+    out1 = __PKHTB(in2, in1, 16);
+    out2 = __PKHBT(in2, in1, 16);
+
+#else
+
+    out1 = __PKHTB(in1, in2, 16);
+    out2 = __PKHBT(in1, in2, 16);
+
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    /* rotate packed value by 24 */
+    out2 = ((uint32_t) out2 << 8) | ((uint32_t) out2 >> 24);
+
+    /* anding with 0xff00ff00 to get two 8 bit values */
+    out1 = out1 & 0xFF00FF00;
+    /* anding with 0x00ff00ff to get two 8 bit values */
+    out2 = out2 & 0x00FF00FF;
+
+    /* oring two values(contains two 8 bit values) to get four packed 8 bit values */
+    out1 = out1 | out2;
+
+    /* store 4 samples at a time to destiantion buffer */
+    write_q7x4_ia (&pDst, out1);
+
+#else
+
+    *pDst++ = (q7_t) (*pIn++ >> 8);
+    *pDst++ = (q7_t) (*pIn++ >> 8);
+    *pDst++ = (q7_t) (*pIn++ >> 8);
+    *pDst++ = (q7_t) (*pIn++ >> 8);
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = (q7_t) A >> 8 */
+
+    /* Convert from q15 to q7 and store result in destination buffer */
+    *pDst++ = (q7_t) (*pIn++ >> 8);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of q15_to_x group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c
new file mode 100644
index 0000000..03e7ec6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c
@@ -0,0 +1,159 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_q31_to_float.c
+ * Description:  Converts the elements of the Q31 vector to floating-point vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupSupport
+ */
+
+/**
+ * @defgroup q31_to_x  Convert 32-bit Integer value
+ */
+
+/**
+  @addtogroup q31_to_x
+  @{
+ */
+
+/**
+  @brief         Converts the elements of the Q31 vector to floating-point vector.
+  @param[in]     pSrc       points to the Q31 input vector
+  @param[out]    pDst       points to the floating-point output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Details
+                   The equation used for the conversion process is:
+  <pre>
+      pDst[n] = (float32_t) pSrc[n] / 2147483648;   0 <= n < blockSize.
+  </pre>
+ */
+
+#if defined(ARM_MATH_NEON_EXPERIMENTAL)
+void arm_q31_to_float(
+  const q31_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize)
+{
+  const q31_t *pIn = pSrc;                             /* Src pointer */
+  uint32_t blkCnt;                               /* loop counter */
+
+  int32x4_t inV;
+  float32x4_t outV;
+
+  blkCnt = blockSize >> 2U;
+
+  /* Compute 4 outputs at a time.
+   ** a second loop below computes the remaining 1 to 3 samples. */
+  while (blkCnt > 0U)
+  {
+    /* C = (float32_t) A / 2147483648 */
+    /* Convert from q31 to float and then store the results in the destination buffer */
+    inV = vld1q_s32(pIn);
+    pIn += 4;
+
+    outV = vcvtq_n_f32_s32(inV,31);
+
+    vst1q_f32(pDst, outV);
+    pDst += 4;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
+   ** No loop unrolling is used. */
+  blkCnt = blockSize & 3;
+
+
+  while (blkCnt > 0U)
+  {
+    /* C = (float32_t) A / 2147483648 */
+    /* Convert from q31 to float and then store the results in the destination buffer */
+    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+}
+#else
+void arm_q31_to_float(
+  const q31_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+  const q31_t *pIn = pSrc;                             /* Src pointer */
+  uint32_t blkCnt;                               /* loop counter */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = (float32_t) A / 2147483648 */
+
+    /* Convert from q31 to float and store result in destination buffer */
+    *pDst++ = ((float32_t) *pIn++ / 2147483648.0f);
+    *pDst++ = ((float32_t) *pIn++ / 2147483648.0f);
+    *pDst++ = ((float32_t) *pIn++ / 2147483648.0f);
+    *pDst++ = ((float32_t) *pIn++ / 2147483648.0f);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = (float32_t) A / 2147483648 */
+
+    /* Convert from q31 to float and store result in destination buffer */
+    *pDst++ = ((float32_t) *pIn++ / 2147483648.0f);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+
+/**
+  @} end of q31_to_x group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c
new file mode 100644
index 0000000..8d82c28
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c
@@ -0,0 +1,134 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_q31_to_q15.c
+ * Description:  Converts the elements of the Q31 vector to Q15 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupSupport
+ */
+
+/**
+  @addtogroup q31_to_x
+  @{
+ */
+
+/**
+  @brief         Converts the elements of the Q31 vector to Q15 vector.
+  @param[in]     pSrc       points to the Q31 input vector
+  @param[out]    pDst       points to the Q15 output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Details
+                   The equation used for the conversion process is:
+  <pre>
+      pDst[n] = (q15_t) pSrc[n] >> 16;   0 <= n < blockSize.
+  </pre>
+ */
+
+void arm_q31_to_q15(
+  const q31_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+  const q31_t *pIn = pSrc;                             /* Source pointer */
+
+#if defined (ARM_MATH_LOOPUNROLL) && defined (ARM_MATH_DSP)
+        q31_t in1, in2, in3, in4;
+        q31_t out1, out2;
+#endif
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = (q15_t) (A >> 16) */
+
+    /* Convert from q31 to q15 and store result in destination buffer */
+#if defined (ARM_MATH_DSP)
+
+    in1 = *pIn++;
+    in2 = *pIn++;
+    in3 = *pIn++;
+    in4 = *pIn++;
+
+    /* pack two higher 16-bit values from two 32-bit values */
+#ifndef ARM_MATH_BIG_ENDIAN
+    out1 = __PKHTB(in2, in1, 16);
+    out2 = __PKHTB(in4, in3, 16);
+#else
+    out1 = __PKHTB(in1, in2, 16);
+    out2 = __PKHTB(in3, in4, 16);
+#endif /* #ifdef ARM_MATH_BIG_ENDIAN */
+
+    write_q15x2_ia (&pDst, out1);
+    write_q15x2_ia (&pDst, out2);
+
+#else
+
+    *pDst++ = (q15_t) (*pIn++ >> 16);
+    *pDst++ = (q15_t) (*pIn++ >> 16);
+    *pDst++ = (q15_t) (*pIn++ >> 16);
+    *pDst++ = (q15_t) (*pIn++ >> 16);
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = (q15_t) (A >> 16) */
+
+    /* Convert from q31 to q15 and store result in destination buffer */
+    *pDst++ = (q15_t) (*pIn++ >> 16);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of q31_to_x group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c
new file mode 100644
index 0000000..c7d1b4c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c
@@ -0,0 +1,110 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_q31_to_q7.c
+ * Description:  Converts the elements of the Q31 vector to Q7 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupSupport
+ */
+
+/**
+  @addtogroup q31_to_x
+  @{
+ */
+
+/**
+  @brief         Converts the elements of the Q31 vector to Q7 vector.
+  @param[in]     pSrc       points to the Q31 input vector
+  @param[out]    pDst       points to the Q7 output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Details
+                   The equation used for the conversion process is:
+  <pre>
+      pDst[n] = (q7_t) pSrc[n] >> 24;   0 <= n < blockSize.
+  </pre>
+ */
+
+void arm_q31_to_q7(
+  const q31_t * pSrc,
+        q7_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+  const q31_t *pIn = pSrc;                             /* Source pointer */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  q7_t out1, out2, out3, out4;
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = (q7_t) (A >> 24) */
+
+    /* Convert from q31 to q7 and store result in destination buffer */
+
+    out1 = (q7_t) (*pIn++ >> 24);
+    out2 = (q7_t) (*pIn++ >> 24);
+    out3 = (q7_t) (*pIn++ >> 24);
+    out4 = (q7_t) (*pIn++ >> 24);
+    write_q7x4_ia (&pDst, __PACKq7(out1, out2, out3, out4));
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = (q7_t) (A >> 24) */
+
+    /* Convert from q31 to q7 and store result in destination buffer */
+    *pDst++ = (q7_t) (*pIn++ >> 24);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of q31_to_x group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c
new file mode 100644
index 0000000..6bd86bf
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c
@@ -0,0 +1,179 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_q7_to_float.c
+ * Description:  Converts the elements of the Q7 vector to floating-point vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupSupport
+ */
+
+/**
+ * @defgroup q7_to_x  Convert 8-bit Integer value
+ */
+
+/**
+  @addtogroup q7_to_x
+  @{
+ */
+
+/**
+  @brief         Converts the elements of the Q7 vector to floating-point vector.
+  @param[in]     pSrc       points to the Q7 input vector
+  @param[out]    pDst       points to the floating-point output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+ @par            Details
+                   The equation used for the conversion process is:
+  <pre>
+      pDst[n] = (float32_t) pSrc[n] / 128;   0 <= n < blockSize.
+  </pre>
+ */
+
+#if defined(ARM_MATH_NEON)
+void arm_q7_to_float(
+  const q7_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize)
+{
+  const q7_t *pIn = pSrc;                              /* Src pointer */
+  uint32_t blkCnt;                               /* loop counter */
+
+  int8x16_t inV;
+  int16x8_t inVLO, inVHI;
+  int32x4_t inVLL, inVLH, inVHL, inVHH;
+  float32x4_t outV;
+
+  blkCnt = blockSize >> 4U;
+
+  /* Compute 16 outputs at a time.
+   ** a second loop below computes the remaining 1 to 15 samples. */
+  while (blkCnt > 0U)
+  {
+    /* C = (float32_t) A / 128 */
+    /* Convert from q7 to float and then store the results in the destination buffer */
+    inV = vld1q_s8(pIn);
+    pIn += 16;
+
+    inVLO = vmovl_s8(vget_low_s8(inV));
+    inVHI = vmovl_s8(vget_high_s8(inV));
+
+    inVLL = vmovl_s16(vget_low_s16(inVLO));
+    inVLH = vmovl_s16(vget_high_s16(inVLO));
+    inVHL = vmovl_s16(vget_low_s16(inVHI));
+    inVHH = vmovl_s16(vget_high_s16(inVHI));
+
+    outV = vcvtq_n_f32_s32(inVLL,7);
+    vst1q_f32(pDst, outV);
+    pDst += 4;
+
+    outV = vcvtq_n_f32_s32(inVLH,7);
+    vst1q_f32(pDst, outV);
+    pDst += 4;
+
+    outV = vcvtq_n_f32_s32(inVHL,7);
+    vst1q_f32(pDst, outV);
+    pDst += 4;
+
+    outV = vcvtq_n_f32_s32(inVHH,7);
+    vst1q_f32(pDst, outV);
+    pDst += 4;
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+
+  /* If the blockSize is not a multiple of 16, compute any remaining output samples here.
+   ** No loop unrolling is used. */
+  blkCnt = blockSize & 0xF;
+
+  while (blkCnt > 0U)
+  {
+    /* C = (float32_t) A / 128 */
+    /* Convert from q7 to float and then store the results in the destination buffer */
+    *pDst++ = ((float32_t) * pIn++ / 128.0f);
+
+    /* Decrement the loop counter */
+    blkCnt--;
+  }
+}
+#else
+void arm_q7_to_float(
+  const q7_t * pSrc,
+        float32_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+  const q7_t *pIn = pSrc;                              /* Source pointer */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = (float32_t) A / 128 */
+
+    /* Convert from q7 to float and store result in destination buffer */
+    *pDst++ = ((float32_t) * pIn++ / 128.0f);
+    *pDst++ = ((float32_t) * pIn++ / 128.0f);
+    *pDst++ = ((float32_t) * pIn++ / 128.0f);
+    *pDst++ = ((float32_t) * pIn++ / 128.0f);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = (float32_t) A / 128 */
+
+    /* Convert from q7 to float and store result in destination buffer */
+    *pDst++ = ((float32_t) * pIn++ / 128.0f);
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+#endif /* #if defined(ARM_MATH_NEON) */
+
+/**
+  @} end of q7_to_x group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c
new file mode 100644
index 0000000..89afd10
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c
@@ -0,0 +1,143 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_q7_to_q15.c
+ * Description:  Converts the elements of the Q7 vector to Q15 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupSupport
+ */
+
+/**
+  @addtogroup q7_to_x
+  @{
+ */
+
+/**
+  @brief         Converts the elements of the Q7 vector to Q15 vector.
+  @param[in]     pSrc       points to the Q7 input vector
+  @param[out]    pDst       points to the Q15 output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Details
+                   The equation used for the conversion process is:
+  <pre>
+      pDst[n] = (q15_t) pSrc[n] << 8;   0 <= n < blockSize.
+  </pre>
+ */
+
+void arm_q7_to_q15(
+  const q7_t * pSrc,
+        q15_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+  const q7_t *pIn = pSrc;                              /* Source pointer */
+
+#if defined (ARM_MATH_LOOPUNROLL) && defined (ARM_MATH_DSP)
+        q31_t in;
+        q31_t in1, in2;
+        q31_t out1, out2;
+#endif
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = (q15_t) A << 8 */
+
+    /* Convert from q7 to q15 and store result in destination buffer */
+#if defined (ARM_MATH_DSP)
+
+    in = read_q7x4_ia ((q7_t **) &pIn);
+
+    /* rotatate in by 8 and extend two q7_t values to q15_t values */
+    in1 = __SXTB16(__ROR(in, 8));
+
+    /* extend remainig two q7_t values to q15_t values */
+    in2 = __SXTB16(in);
+
+    in1 = in1 << 8U;
+    in2 = in2 << 8U;
+
+    in1 = in1 & 0xFF00FF00;
+    in2 = in2 & 0xFF00FF00;
+
+#ifndef ARM_MATH_BIG_ENDIAN
+    out2 = __PKHTB(in1, in2, 16);
+    out1 = __PKHBT(in2, in1, 16);
+#else
+    out1 = __PKHTB(in1, in2, 16);
+    out2 = __PKHBT(in2, in1, 16);
+#endif
+
+    write_q15x2_ia (&pDst, out1);
+    write_q15x2_ia (&pDst, out2);
+
+#else
+
+    *pDst++ = (q15_t) *pIn++ << 8;
+    *pDst++ = (q15_t) *pIn++ << 8;
+    *pDst++ = (q15_t) *pIn++ << 8;
+    *pDst++ = (q15_t) *pIn++ << 8;
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = (q15_t) A << 8 */
+
+    /* Convert from q7 to q15 and store result in destination buffer */
+    *pDst++ = (q15_t) * pIn++ << 8;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of q7_to_x group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c
new file mode 100644
index 0000000..641c02d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c
@@ -0,0 +1,121 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_q7_to_q31.c
+ * Description:  Converts the elements of the Q7 vector to Q31 vector
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupSupport
+ */
+
+/**
+  @addtogroup q7_to_x
+  @{
+ */
+
+/**
+  @brief         Converts the elements of the Q7 vector to Q31 vector.
+  @param[in]     pSrc       points to the Q7 input vector
+  @param[out]    pDst       points to the Q31 output vector
+  @param[in]     blockSize  number of samples in each vector
+  @return        none
+
+  @par           Details
+                   The equation used for the conversion process is:
+  <pre>
+      pDst[n] = (q31_t) pSrc[n] << 24;   0 <= n < blockSize.
+  </pre>
+ */
+
+void arm_q7_to_q31(
+  const q7_t * pSrc,
+        q31_t * pDst,
+        uint32_t blockSize)
+{
+        uint32_t blkCnt;                               /* Loop counter */
+  const q7_t *pIn = pSrc;                              /* Source pointer */
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+        q31_t in;
+
+  /* Loop unrolling: Compute 4 outputs at a time */
+  blkCnt = blockSize >> 2U;
+
+  while (blkCnt > 0U)
+  {
+    /* C = (q31_t) A << 24 */
+
+    /* Convert from q7 to q31 and store result in destination buffer */
+    in = read_q7x4_ia ((q7_t **) &pIn);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+
+    *pDst++ = (__ROR(in, 8)) & 0xFF000000;
+    *pDst++ = (__ROR(in, 16)) & 0xFF000000;
+    *pDst++ = (__ROR(in, 24)) & 0xFF000000;
+    *pDst++ = (in & 0xFF000000);
+
+#else
+
+    *pDst++ = (in & 0xFF000000);
+    *pDst++ = (__ROR(in, 24)) & 0xFF000000;
+    *pDst++ = (__ROR(in, 16)) & 0xFF000000;
+    *pDst++ = (__ROR(in, 8)) & 0xFF000000;
+
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+  /* Loop unrolling: Compute remaining outputs */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+  while (blkCnt > 0U)
+  {
+    /* C = (q31_t) A << 24 */
+
+    /* Convert from q7 to q31 and store result in destination buffer */
+    *pDst++ = (q31_t) * pIn++ << 24;
+
+    /* Decrement loop counter */
+    blkCnt--;
+  }
+
+}
+
+/**
+  @} end of q7_to_x group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/CMakeLists.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/CMakeLists.txt
new file mode 100644
index 0000000..4e5b4f2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/CMakeLists.txt
@@ -0,0 +1,116 @@
+cmake_minimum_required (VERSION 3.6)
+
+project(CMSISDSPTransform)
+
+
+
+add_library(CMSISDSPTransform STATIC)
+
+include(fft)
+fft(CMSISDSPTransform)
+
+if (CONFIGTABLE AND ALLFFT)
+target_compile_definitions(CMSISDSPTransform PUBLIC ARM_ALL_FFT_TABLES) 
+endif() 
+
+target_sources(CMSISDSPTransform PRIVATE arm_bitreversal.c)
+target_sources(CMSISDSPTransform PRIVATE arm_bitreversal2.c)
+
+if (NOT CONFIGTABLE OR ALLFFT OR CFFT_F32_16 OR CFFT_F32_32 OR CFFT_F32_64 OR CFFT_F32_128 OR CFFT_F32_256 OR CFFT_F32_512 
+    OR CFFT_F32_1024 OR CFFT_F32_2048 OR CFFT_F32_4096)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_radix2_f32.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_radix4_f32.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_radix8_f32.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_f32.c)
+endif()
+
+if (NOT CONFIGTABLE OR ALLFFT OR CFFT_Q15_16 OR CFFT_Q15_32 OR CFFT_Q15_64 OR CFFT_Q15_128 OR CFFT_Q15_256 OR CFFT_Q15_512 
+    OR CFFT_Q15_1024 OR CFFT_Q15_2048 OR CFFT_Q15_4096)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_radix2_q15.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_radix4_q15.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_q15.c)
+endif()
+
+if (NOT CONFIGTABLE OR ALLFFT OR CFFT_Q31_16 OR CFFT_Q31_32 OR CFFT_Q31_64 OR CFFT_Q31_128 OR CFFT_Q31_256 OR CFFT_Q31_512 
+    OR CFFT_Q31_1024 OR CFFT_Q31_2048 OR CFFT_Q31_4096)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_radix2_q31.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_radix4_q31.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_q31.c)
+endif()
+
+if (NOT CONFIGTABLE OR ALLFFT)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_radix2_init_q15.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_radix2_init_q31.c)
+endif()
+
+if (NOT CONFIGTABLE OR ALLFFT OR DCT4_F32_128 OR DCT4_F32_512 OR DCT4_F32_2048 OR DCT4_F32_8192)
+target_sources(CMSISDSPTransform PRIVATE arm_dct4_f32.c)
+target_sources(CMSISDSPTransform PRIVATE arm_dct4_init_f32.c)
+
+target_sources(CMSISDSPTransform PRIVATE arm_rfft_init_f32.c)
+target_sources(CMSISDSPTransform PRIVATE arm_rfft_f32.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_radix4_init_f32.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_radix4_f32.c)
+endif()
+
+if (NOT CONFIGTABLE OR ALLFFT OR DCT4_Q31_128 OR DCT4_Q31_512 OR DCT4_Q31_2048 OR DCT4_Q31_8192)
+target_sources(CMSISDSPTransform PRIVATE arm_dct4_q31.c)
+target_sources(CMSISDSPTransform PRIVATE arm_dct4_init_q31.c)
+
+target_sources(CMSISDSPTransform PRIVATE arm_rfft_init_q31.c)
+target_sources(CMSISDSPTransform PRIVATE arm_rfft_q31.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_q31.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_radix4_init_q31.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_radix4_q31.c)
+endif()
+
+if (NOT CONFIGTABLE OR ALLFFT OR ALLFFT OR DCT4_Q15_128 OR DCT4_Q15_512 OR DCT4_Q15_2048 OR DCT4_Q15_8192)
+target_sources(CMSISDSPTransform PRIVATE arm_dct4_init_q15.c)
+target_sources(CMSISDSPTransform PRIVATE arm_dct4_q15.c)
+
+target_sources(CMSISDSPTransform PRIVATE arm_rfft_init_q15.c)
+target_sources(CMSISDSPTransform PRIVATE arm_rfft_q15.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_q15.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_radix4_init_q15.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_radix4_q15.c)
+endif()
+
+if (NOT CONFIGTABLE OR ALLFFT OR RFFT_FAST_F32_32 OR RFFT_FAST_F32_64 OR RFFT_FAST_F32_128
+   OR RFFT_FAST_F32_256 OR RFFT_FAST_F32_512 OR RFFT_FAST_F32_1024 OR RFFT_FAST_F32_2048
+   OR RFFT_FAST_F32_4096 )
+target_sources(CMSISDSPTransform PRIVATE arm_rfft_fast_f32.c)
+target_sources(CMSISDSPTransform PRIVATE arm_rfft_fast_init_f32.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_f32.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_radix8_f32.c)
+endif()
+
+if (NOT CONFIGTABLE OR ALLFFT OR RFFT_F32_128 OR RFFT_F32_512 OR RFFT_F32_2048 OR RFFT_F32_8192)
+target_sources(CMSISDSPTransform PRIVATE arm_rfft_init_f32.c)
+target_sources(CMSISDSPTransform PRIVATE arm_rfft_f32.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_radix4_init_f32.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_radix4_f32.c)
+endif()
+
+if (NOT CONFIGTABLE OR ALLFFT OR RFFT_Q15_32 OR RFFT_Q15_64 OR RFFT_Q15_128 OR RFFT_Q15_256
+     OR RFFT_Q15_512 OR RFFT_Q15_1024 OR RFFT_Q15_2048 OR RFFT_Q15_4096 OR RFFT_Q15_8192)
+target_sources(CMSISDSPTransform PRIVATE arm_rfft_init_q15.c)
+target_sources(CMSISDSPTransform PRIVATE arm_rfft_q15.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_q15.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_radix4_q15.c)
+endif()
+
+if (NOT CONFIGTABLE OR ALLFFT OR RFFT_Q31_32 OR RFFT_Q31_64 OR RFFT_Q31_128 OR RFFT_Q31_256
+     OR RFFT_Q31_512 OR RFFT_Q31_1024 OR RFFT_Q31_2048 OR RFFT_Q31_4096 OR RFFT_Q31_8192)
+target_sources(CMSISDSPTransform PRIVATE arm_rfft_init_q31.c)
+target_sources(CMSISDSPTransform PRIVATE arm_rfft_q31.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_q31.c)
+target_sources(CMSISDSPTransform PRIVATE arm_cfft_radix4_q31.c)
+endif()
+
+configdsp(CMSISDSPTransform ..)
+
+### Includes
+target_include_directories(CMSISDSPTransform PUBLIC "${DSP}/../../Include")
+
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/TransformFunctions.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/TransformFunctions.c
new file mode 100644
index 0000000..d0f7ce4
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/TransformFunctions.c
@@ -0,0 +1,60 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        TransformFunctions.c
+ * Description:  Combination of all transform function source files.
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.0.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_bitreversal.c"
+#include "arm_bitreversal2.c"
+#include "arm_cfft_f32.c"
+#include "arm_cfft_q15.c"
+#include "arm_cfft_q31.c"
+#include "arm_cfft_radix2_f32.c"
+#include "arm_cfft_radix2_init_f32.c"
+#include "arm_cfft_radix2_init_q15.c"
+#include "arm_cfft_radix2_init_q31.c"
+#include "arm_cfft_radix2_q15.c"
+#include "arm_cfft_radix2_q31.c"
+#include "arm_cfft_radix4_f32.c"
+#include "arm_cfft_radix4_init_f32.c"
+#include "arm_cfft_radix4_init_q15.c"
+#include "arm_cfft_radix4_init_q31.c"
+#include "arm_cfft_radix4_q15.c"
+#include "arm_cfft_radix4_q31.c"
+#include "arm_cfft_radix8_f32.c"
+#include "arm_dct4_f32.c"
+#include "arm_dct4_init_f32.c"
+#include "arm_dct4_init_q15.c"
+#include "arm_dct4_init_q31.c"
+#include "arm_dct4_q15.c"
+#include "arm_dct4_q31.c"
+#include "arm_rfft_f32.c"
+#include "arm_rfft_fast_f32.c"
+#include "arm_rfft_fast_init_f32.c"
+#include "arm_rfft_init_f32.c"
+#include "arm_rfft_init_q15.c"
+#include "arm_rfft_init_q31.c"
+#include "arm_rfft_q15.c"
+#include "arm_rfft_q31.c"
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c
new file mode 100644
index 0000000..c608129
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c
@@ -0,0 +1,229 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_bitreversal.c
+ * Description:  Bitreversal functions
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @brief         In-place floating-point bit reversal function.
+  @param[in,out] pSrc         points to in-place floating-point data buffer
+  @param[in]     fftSize      length of FFT
+  @param[in]     bitRevFactor bit reversal modifier that supports different size FFTs with the same bit reversal table
+  @param[in]     pBitRevTab   points to bit reversal table
+  @return        none
+ */
+
+void arm_bitreversal_f32(
+        float32_t * pSrc,
+        uint16_t fftSize,
+        uint16_t bitRevFactor,
+  const uint16_t * pBitRevTab)
+{
+   uint16_t fftLenBy2, fftLenBy2p1;
+   uint16_t i, j;
+   float32_t in;
+
+   /*  Initializations */
+   j = 0U;
+   fftLenBy2 = fftSize >> 1U;
+   fftLenBy2p1 = (fftSize >> 1U) + 1U;
+
+   /* Bit Reversal Implementation */
+   for (i = 0U; i <= (fftLenBy2 - 2U); i += 2U)
+   {
+      if (i < j)
+      {
+         /*  pSrc[i] <-> pSrc[j]; */
+         in = pSrc[2U * i];
+         pSrc[2U * i] = pSrc[2U * j];
+         pSrc[2U * j] = in;
+
+         /*  pSrc[i+1U] <-> pSrc[j+1U] */
+         in = pSrc[(2U * i) + 1U];
+         pSrc[(2U * i) + 1U] = pSrc[(2U * j) + 1U];
+         pSrc[(2U * j) + 1U] = in;
+
+         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
+         in = pSrc[2U * (i + fftLenBy2p1)];
+         pSrc[2U * (i + fftLenBy2p1)] = pSrc[2U * (j + fftLenBy2p1)];
+         pSrc[2U * (j + fftLenBy2p1)] = in;
+
+         /*  pSrc[i+fftLenBy2p1+1U] <-> pSrc[j+fftLenBy2p1+1U] */
+         in = pSrc[(2U * (i + fftLenBy2p1)) + 1U];
+         pSrc[(2U * (i + fftLenBy2p1)) + 1U] =
+         pSrc[(2U * (j + fftLenBy2p1)) + 1U];
+         pSrc[(2U * (j + fftLenBy2p1)) + 1U] = in;
+
+      }
+
+      /*  pSrc[i+1U] <-> pSrc[j+1U] */
+      in = pSrc[2U * (i + 1U)];
+      pSrc[2U * (i + 1U)] = pSrc[2U * (j + fftLenBy2)];
+      pSrc[2U * (j + fftLenBy2)] = in;
+
+      /*  pSrc[i+2U] <-> pSrc[j+2U] */
+      in = pSrc[(2U * (i + 1U)) + 1U];
+      pSrc[(2U * (i + 1U)) + 1U] = pSrc[(2U * (j + fftLenBy2)) + 1U];
+      pSrc[(2U * (j + fftLenBy2)) + 1U] = in;
+
+      /*  Reading the index for the bit reversal */
+      j = *pBitRevTab;
+
+      /*  Updating the bit reversal index depending on the fft length  */
+      pBitRevTab += bitRevFactor;
+   }
+}
+
+
+/**
+  @brief         In-place Q31 bit reversal function.
+  @param[in,out] pSrc         points to in-place Q31 data buffer.
+  @param[in]     fftLen       length of FFT.
+  @param[in]     bitRevFactor bit reversal modifier that supports different size FFTs with the same bit reversal table
+  @param[in]     pBitRevTab   points to bit reversal table
+  @return        none
+*/
+
+void arm_bitreversal_q31(
+        q31_t * pSrc,
+        uint32_t fftLen,
+        uint16_t bitRevFactor,
+  const uint16_t * pBitRevTab)
+{
+   uint32_t fftLenBy2, fftLenBy2p1, i, j;
+   q31_t in;
+
+   /*  Initializations      */
+   j = 0U;
+   fftLenBy2 = fftLen / 2U;
+   fftLenBy2p1 = (fftLen / 2U) + 1U;
+
+   /* Bit Reversal Implementation */
+   for (i = 0U; i <= (fftLenBy2 - 2U); i += 2U)
+   {
+      if (i < j)
+      {
+         /*  pSrc[i] <-> pSrc[j]; */
+         in = pSrc[2U * i];
+         pSrc[2U * i] = pSrc[2U * j];
+         pSrc[2U * j] = in;
+
+         /*  pSrc[i+1U] <-> pSrc[j+1U] */
+         in = pSrc[(2U * i) + 1U];
+         pSrc[(2U * i) + 1U] = pSrc[(2U * j) + 1U];
+         pSrc[(2U * j) + 1U] = in;
+
+         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
+         in = pSrc[2U * (i + fftLenBy2p1)];
+         pSrc[2U * (i + fftLenBy2p1)] = pSrc[2U * (j + fftLenBy2p1)];
+         pSrc[2U * (j + fftLenBy2p1)] = in;
+
+         /*  pSrc[i+fftLenBy2p1+1U] <-> pSrc[j+fftLenBy2p1+1U] */
+         in = pSrc[(2U * (i + fftLenBy2p1)) + 1U];
+         pSrc[(2U * (i + fftLenBy2p1)) + 1U] =
+         pSrc[(2U * (j + fftLenBy2p1)) + 1U];
+         pSrc[(2U * (j + fftLenBy2p1)) + 1U] = in;
+
+      }
+
+      /*  pSrc[i+1U] <-> pSrc[j+1U] */
+      in = pSrc[2U * (i + 1U)];
+      pSrc[2U * (i + 1U)] = pSrc[2U * (j + fftLenBy2)];
+      pSrc[2U * (j + fftLenBy2)] = in;
+
+      /*  pSrc[i+2U] <-> pSrc[j+2U] */
+      in = pSrc[(2U * (i + 1U)) + 1U];
+      pSrc[(2U * (i + 1U)) + 1U] = pSrc[(2U * (j + fftLenBy2)) + 1U];
+      pSrc[(2U * (j + fftLenBy2)) + 1U] = in;
+
+      /*  Reading the index for the bit reversal */
+      j = *pBitRevTab;
+
+      /*  Updating the bit reversal index depending on the fft length */
+      pBitRevTab += bitRevFactor;
+   }
+}
+
+
+
+/**
+  @brief         In-place Q15 bit reversal function.
+  @param[in,out] pSrc16       points to in-place Q15 data buffer
+  @param[in]     fftLen       length of FFT
+  @param[in]     bitRevFactor bit reversal modifier that supports different size FFTs with the same bit reversal table
+  @param[in]     pBitRevTab   points to bit reversal table
+  @return        none
+*/
+
+void arm_bitreversal_q15(
+        q15_t * pSrc16,
+        uint32_t fftLen,
+        uint16_t bitRevFactor,
+  const uint16_t * pBitRevTab)
+{
+   q31_t *pSrc = (q31_t *) pSrc16;
+   q31_t in;
+   uint32_t fftLenBy2, fftLenBy2p1;
+   uint32_t i, j;
+
+   /*  Initializations */
+   j = 0U;
+   fftLenBy2 = fftLen / 2U;
+   fftLenBy2p1 = (fftLen / 2U) + 1U;
+
+   /* Bit Reversal Implementation */
+   for (i = 0U; i <= (fftLenBy2 - 2U); i += 2U)
+   {
+      if (i < j)
+      {
+         /*  pSrc[i] <-> pSrc[j]; */
+         /*  pSrc[i+1U] <-> pSrc[j+1U] */
+         in = pSrc[i];
+         pSrc[i] = pSrc[j];
+         pSrc[j] = in;
+
+         /*  pSrc[i + fftLenBy2p1] <-> pSrc[j + fftLenBy2p1];  */
+         /*  pSrc[i + fftLenBy2p1+1U] <-> pSrc[j + fftLenBy2p1+1U] */
+         in = pSrc[i + fftLenBy2p1];
+         pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
+         pSrc[j + fftLenBy2p1] = in;
+      }
+
+      /*  pSrc[i+1U] <-> pSrc[j+fftLenBy2];         */
+      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1U]  */
+      in = pSrc[i + 1U];
+      pSrc[i + 1U] = pSrc[j + fftLenBy2];
+      pSrc[j + fftLenBy2] = in;
+
+      /*  Reading the index for the bit reversal */
+      j = *pBitRevTab;
+
+      /*  Updating the bit reversal index depending on the fft length  */
+      pBitRevTab += bitRevFactor;
+   }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.S b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.S
new file mode 100644
index 0000000..c16091b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.S
@@ -0,0 +1,216 @@
+;/* ----------------------------------------------------------------------
+; * Project:      CMSIS DSP Library
+; * Title:        arm_bitreversal2.S
+; * Description:  arm_bitreversal_32 function done in assembly for maximum speed.
+; *               Called after doing an fft to reorder the output.
+; *               The function is loop unrolled by 2. arm_bitreversal_16 as well.
+; *
+; * $Date:        18. March 2019
+; * $Revision:    V1.5.2
+; *
+; * Target Processor: Cortex-M cores
+; * -------------------------------------------------------------------- */
+;/*
+; * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+#if   defined ( __CC_ARM )     /* Keil */
+    #define CODESECT AREA     ||.text||, CODE, READONLY, ALIGN=2
+    #define LABEL
+#elif defined ( __IASMARM__ )  /* IAR */
+    #define CODESECT SECTION `.text`:CODE
+    #define PROC
+    #define LABEL
+    #define ENDP
+    #define EXPORT PUBLIC
+#elif defined ( __CSMC__ )	   /* Cosmic */
+	#define	CODESECT	switch .text
+	#define THUMB
+	#define EXPORT	xdef
+	#define PROC	:
+	#define LABEL	:
+	#define ENDP
+	#define arm_bitreversal_32 _arm_bitreversal_32
+#elif defined ( __TI_ARM__ )   /* TI ARM */
+    #define THUMB    .thumb
+    #define CODESECT .text
+    #define EXPORT   .global
+    #define PROC     : .asmfunc
+    #define LABEL    :
+    #define ENDP     .endasmfunc
+    #define END
+#elif defined ( __GNUC__ )     /* GCC */
+    #define THUMB .thumb
+    #define CODESECT .section .text
+    #define EXPORT .global
+    #define PROC :
+    #define LABEL :
+    #define ENDP
+    #define END
+
+    .syntax unified
+#endif
+
+	CODESECT
+	THUMB
+
+;/**
+;  @brief         In-place bit reversal function.
+;  @param[in,out] pSrc        points to the in-place buffer of unknown 32-bit data type
+;  @param[in]     bitRevLen   bit reversal table length
+;  @param[in]     pBitRevTab  points to bit reversal table
+;  @return        none
+; */
+	EXPORT arm_bitreversal_32
+	EXPORT arm_bitreversal_16
+
+#if   defined ( __CC_ARM )     /* Keil */
+#elif defined ( __IASMARM__ )  /* IAR */
+#elif defined ( __CSMC__ )	   /* Cosmic */
+#elif defined ( __TI_ARM__ )   /* TI ARM */
+#elif defined ( __GNUC__ )     /* GCC */
+	.type   arm_bitreversal_16, %function
+	.type   arm_bitreversal_32, %function
+#endif
+
+#if defined (ARM_MATH_CM0_FAMILY)
+
+arm_bitreversal_32 PROC
+	ADDS     r3,r1,#1
+	PUSH     {r4-r6}
+	ADDS     r1,r2,#0
+	LSRS     r3,r3,#1
+arm_bitreversal_32_0 LABEL
+	LDRH     r2,[r1,#2]
+	LDRH     r6,[r1,#0]
+	ADD      r2,r0,r2
+	ADD      r6,r0,r6
+	LDR      r5,[r2,#0]
+	LDR      r4,[r6,#0]
+	STR      r5,[r6,#0]
+	STR      r4,[r2,#0]
+	LDR      r5,[r2,#4]
+	LDR      r4,[r6,#4]
+	STR      r5,[r6,#4]
+	STR      r4,[r2,#4]
+	ADDS     r1,r1,#4
+	SUBS     r3,r3,#1
+	BNE      arm_bitreversal_32_0
+	POP      {r4-r6}
+	BX       lr
+	ENDP
+
+arm_bitreversal_16 PROC
+	ADDS     r3,r1,#1
+	PUSH     {r4-r6}
+	ADDS     r1,r2,#0
+	LSRS     r3,r3,#1
+arm_bitreversal_16_0 LABEL
+	LDRH     r2,[r1,#2]
+	LDRH     r6,[r1,#0]
+    LSRS     r2,r2,#1
+    LSRS     r6,r6,#1
+	ADD      r2,r0,r2
+	ADD      r6,r0,r6
+	LDR      r5,[r2,#0]
+	LDR      r4,[r6,#0]
+	STR      r5,[r6,#0]
+	STR      r4,[r2,#0]
+	ADDS     r1,r1,#4
+	SUBS     r3,r3,#1
+	BNE      arm_bitreversal_16_0
+	POP      {r4-r6}
+	BX       lr
+	ENDP
+
+#else
+
+arm_bitreversal_32 PROC
+	ADDS     r3,r1,#1
+	CMP      r3,#1
+	IT       LS
+	BXLS     lr
+	PUSH     {r4-r9}
+	ADDS     r1,r2,#2
+	LSRS     r3,r3,#2
+arm_bitreversal_32_0 LABEL       ;/* loop unrolled by 2 */
+	LDRH     r8,[r1,#4]
+	LDRH     r9,[r1,#2]
+	LDRH     r2,[r1,#0]
+	LDRH     r12,[r1,#-2]
+	ADD      r8,r0,r8
+	ADD      r9,r0,r9
+	ADD      r2,r0,r2
+	ADD      r12,r0,r12
+	LDR      r7,[r9,#0]
+	LDR      r6,[r8,#0]
+	LDR      r5,[r2,#0]
+	LDR      r4,[r12,#0]
+	STR      r6,[r9,#0]
+	STR      r7,[r8,#0]
+	STR      r5,[r12,#0]
+	STR      r4,[r2,#0]
+	LDR      r7,[r9,#4]
+	LDR      r6,[r8,#4]
+	LDR      r5,[r2,#4]
+	LDR      r4,[r12,#4]
+	STR      r6,[r9,#4]
+	STR      r7,[r8,#4]
+	STR      r5,[r12,#4]
+	STR      r4,[r2,#4]
+	ADDS     r1,r1,#8
+	SUBS     r3,r3,#1
+	BNE      arm_bitreversal_32_0
+	POP      {r4-r9}
+	BX       lr
+	ENDP
+
+arm_bitreversal_16 PROC
+	ADDS     r3,r1,#1
+	CMP      r3,#1
+	IT       LS
+	BXLS     lr
+	PUSH     {r4-r9}
+	ADDS     r1,r2,#2
+	LSRS     r3,r3,#2
+arm_bitreversal_16_0 LABEL       ;/* loop unrolled by 2 */
+	LDRH     r8,[r1,#4]
+	LDRH     r9,[r1,#2]
+	LDRH     r2,[r1,#0]
+	LDRH     r12,[r1,#-2]
+	ADD      r8,r0,r8,LSR #1
+	ADD      r9,r0,r9,LSR #1
+	ADD      r2,r0,r2,LSR #1
+	ADD      r12,r0,r12,LSR #1
+	LDR      r7,[r9,#0]
+	LDR      r6,[r8,#0]
+	LDR      r5,[r2,#0]
+	LDR      r4,[r12,#0]
+	STR      r6,[r9,#0]
+	STR      r7,[r8,#0]
+	STR      r5,[r12,#0]
+	STR      r4,[r2,#0]
+	ADDS     r1,r1,#8
+	SUBS     r3,r3,#1
+	BNE      arm_bitreversal_16_0
+	POP      {r4-r9}
+	BX       lr
+	ENDP
+
+#endif
+
+	END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c
new file mode 100644
index 0000000..c5fe60f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c
@@ -0,0 +1,99 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_bitreversal2.c
+ * Description:  Bitreversal functions
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.0.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @brief         In-place 32 bit reversal function.
+  @param[in,out] pSrc        points to in-place buffer of unknown 32-bit data type
+  @param[in]     bitRevLen   bit reversal table length
+  @param[in]     pBitRevTab  points to bit reversal table
+  @return        none
+*/
+
+void arm_bitreversal_32(
+        uint32_t *pSrc, 
+  const uint16_t bitRevLen, 
+  const uint16_t *pBitRevTab)
+{
+  uint32_t a, b, i, tmp;
+
+  for (i = 0; i < bitRevLen; )
+  {
+     a = pBitRevTab[i    ] >> 2;
+     b = pBitRevTab[i + 1] >> 2;
+
+     //real
+     tmp = pSrc[a];
+     pSrc[a] = pSrc[b];
+     pSrc[b] = tmp;
+
+     //complex
+     tmp = pSrc[a+1];
+     pSrc[a+1] = pSrc[b+1];
+     pSrc[b+1] = tmp;
+
+    i += 2;
+  }
+}
+
+
+/**
+  @brief         In-place 16 bit reversal function.
+  @param[in,out] pSrc        points to in-place buffer of unknown 16-bit data type
+  @param[in]     bitRevLen   bit reversal table length
+  @param[in]     pBitRevTab  points to bit reversal table
+  @return        none
+*/
+
+void arm_bitreversal_16(
+        uint16_t *pSrc, 
+  const uint16_t bitRevLen, 
+  const uint16_t *pBitRevTab)
+{
+  uint16_t a, b, i, tmp;
+
+  for (i = 0; i < bitRevLen; )
+  {
+     a = pBitRevTab[i    ] >> 2;
+     b = pBitRevTab[i + 1] >> 2;
+
+     //real
+     tmp = pSrc[a];
+     pSrc[a] = pSrc[b];
+     pSrc[b] = tmp;
+
+     //complex
+     tmp = pSrc[a+1];
+     pSrc[a+1] = pSrc[b+1];
+     pSrc[b+1] = tmp;
+
+    i += 2;
+  }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c
new file mode 100644
index 0000000..2fff61c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c
@@ -0,0 +1,629 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cfft_f32.c
+ * Description:  Combined Radix Decimation in Frequency CFFT Floating point processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+extern void arm_radix8_butterfly_f32(
+        float32_t * pSrc,
+        uint16_t fftLen,
+  const float32_t * pCoef,
+        uint16_t twidCoefModifier);
+
+extern void arm_bitreversal_32(
+        uint32_t * pSrc,
+  const uint16_t bitRevLen,
+  const uint16_t * pBitRevTable);
+
+/**
+  @ingroup groupTransforms
+ */
+
+/**
+  @defgroup ComplexFFT Complex FFT Functions
+ 
+  @par
+                   The Fast Fourier Transform (FFT) is an efficient algorithm for computing the
+                   Discrete Fourier Transform (DFT).  The FFT can be orders of magnitude faster
+                   than the DFT, especially for long lengths.
+                   The algorithms described in this section
+                   operate on complex data.  A separate set of functions is devoted to handling
+                   of real sequences.
+  @par
+                   There are separate algorithms for handling floating-point, Q15, and Q31 data
+                   types.  The algorithms available for each data type are described next.
+  @par
+                   The FFT functions operate in-place.  That is, the array holding the input data
+                   will also be used to hold the corresponding result.  The input data is complex
+                   and contains <code>2*fftLen</code> interleaved values as shown below.
+                   <pre>{real[0], imag[0], real[1], imag[1], ...} </pre>
+                   The FFT result will be contained in the same array and the frequency domain
+                   values will have the same interleaving.
+ 
+  @par Floating-point
+                   The floating-point complex FFT uses a mixed-radix algorithm.  Multiple radix-8
+                   stages are performed along with a single radix-2 or radix-4 stage, as needed.
+                   The algorithm supports lengths of [16, 32, 64, ..., 4096] and each length uses
+                   a different twiddle factor table.
+  @par
+                   The function uses the standard FFT definition and output values may grow by a
+                   factor of <code>fftLen</code> when computing the forward transform.  The
+                   inverse transform includes a scale of <code>1/fftLen</code> as part of the
+                   calculation and this matches the textbook definition of the inverse FFT.
+  @par
+                   Pre-initialized data structures containing twiddle factors and bit reversal
+                   tables are provided and defined in <code>arm_const_structs.h</code>.  Include
+                   this header in your function and then pass one of the constant structures as
+                   an argument to arm_cfft_f32.  For example:
+  @par
+                   <code>arm_cfft_f32(arm_cfft_sR_f32_len64, pSrc, 1, 1)</code>
+  @par
+                   computes a 64-point inverse complex FFT including bit reversal.
+                   The data structures are treated as constant data and not modified during the
+                   calculation.  The same data structure can be reused for multiple transforms
+                   including mixing forward and inverse transforms.
+  @par
+                   Earlier releases of the library provided separate radix-2 and radix-4
+                   algorithms that operated on floating-point data.  These functions are still
+                   provided but are deprecated.  The older functions are slower and less general
+                   than the new functions.
+  @par
+                   An example of initialization of the constants for the arm_cfft_f32 function follows:
+  @code
+                   const static arm_cfft_instance_f32 *S;
+                   ...
+                     switch (length) {
+                       case 16:
+                         S = &arm_cfft_sR_f32_len16;
+                         break;
+                       case 32:
+                         S = &arm_cfft_sR_f32_len32;
+                         break;
+                       case 64:
+                         S = &arm_cfft_sR_f32_len64;
+                         break;
+                       case 128:
+                         S = &arm_cfft_sR_f32_len128;
+                         break;
+                       case 256:
+                         S = &arm_cfft_sR_f32_len256;
+                         break;
+                       case 512:
+                         S = &arm_cfft_sR_f32_len512;
+                         break;
+                       case 1024:
+                         S = &arm_cfft_sR_f32_len1024;
+                         break;
+                       case 2048:
+                         S = &arm_cfft_sR_f32_len2048;
+                         break;
+                       case 4096:
+                         S = &arm_cfft_sR_f32_len4096;
+                         break;
+                     }
+  @endcode
+  @par Q15 and Q31
+                   The floating-point complex FFT uses a mixed-radix algorithm.  Multiple radix-4
+                   stages are performed along with a single radix-2 stage, as needed.
+                   The algorithm supports lengths of [16, 32, 64, ..., 4096] and each length uses
+                   a different twiddle factor table.
+  @par
+                   The function uses the standard FFT definition and output values may grow by a
+                   factor of <code>fftLen</code> when computing the forward transform.  The
+                   inverse transform includes a scale of <code>1/fftLen</code> as part of the
+                   calculation and this matches the textbook definition of the inverse FFT.
+  @par
+                   Pre-initialized data structures containing twiddle factors and bit reversal
+                   tables are provided and defined in <code>arm_const_structs.h</code>.  Include
+                   this header in your function and then pass one of the constant structures as
+                   an argument to arm_cfft_q31. For example:
+  @par
+                   <code>arm_cfft_q31(arm_cfft_sR_q31_len64, pSrc, 1, 1)</code>
+  @par
+                   computes a 64-point inverse complex FFT including bit reversal.
+                   The data structures are treated as constant data and not modified during the
+                   calculation.  The same data structure can be reused for multiple transforms
+                   including mixing forward and inverse transforms.
+  @par
+                   Earlier releases of the library provided separate radix-2 and radix-4
+                   algorithms that operated on floating-point data.  These functions are still
+                   provided but are deprecated.  The older functions are slower and less general
+                   than the new functions.
+  @par
+                   An example of initialization of the constants for the arm_cfft_q31 function follows:
+  @code
+                   const static arm_cfft_instance_q31 *S;
+                   ...
+                     switch (length) {
+                       case 16:
+                         S = &arm_cfft_sR_q31_len16;
+                         break;
+                       case 32:
+                         S = &arm_cfft_sR_q31_len32;
+                         break;
+                       case 64:
+                         S = &arm_cfft_sR_q31_len64;
+                         break;
+                       case 128:
+                         S = &arm_cfft_sR_q31_len128;
+                         break;
+                       case 256:
+                         S = &arm_cfft_sR_q31_len256;
+                         break;
+                       case 512:
+                         S = &arm_cfft_sR_q31_len512;
+                         break;
+                       case 1024:
+                         S = &arm_cfft_sR_q31_len1024;
+                         break;
+                       case 2048:
+                         S = &arm_cfft_sR_q31_len2048;
+                         break;
+                       case 4096:
+                         S = &arm_cfft_sR_q31_len4096;
+                         break;
+                     }
+  @endcode
+ 
+ */
+
+void arm_cfft_radix8by2_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
+{
+  uint32_t    L  = S->fftLen;
+  float32_t * pCol1, * pCol2, * pMid1, * pMid2;
+  float32_t * p2 = p1 + L;
+  const float32_t * tw = (float32_t *) S->pTwiddle;
+  float32_t t1[4], t2[4], t3[4], t4[4], twR, twI;
+  float32_t m0, m1, m2, m3;
+  uint32_t l;
+
+  pCol1 = p1;
+  pCol2 = p2;
+
+  /* Define new length */
+  L >>= 1;
+
+  /* Initialize mid pointers */
+  pMid1 = p1 + L;
+  pMid2 = p2 + L;
+
+  /* do two dot Fourier transform */
+  for (l = L >> 2; l > 0; l-- )
+  {
+    t1[0] = p1[0];
+    t1[1] = p1[1];
+    t1[2] = p1[2];
+    t1[3] = p1[3];
+
+    t2[0] = p2[0];
+    t2[1] = p2[1];
+    t2[2] = p2[2];
+    t2[3] = p2[3];
+
+    t3[0] = pMid1[0];
+    t3[1] = pMid1[1];
+    t3[2] = pMid1[2];
+    t3[3] = pMid1[3];
+
+    t4[0] = pMid2[0];
+    t4[1] = pMid2[1];
+    t4[2] = pMid2[2];
+    t4[3] = pMid2[3];
+
+    *p1++ = t1[0] + t2[0];
+    *p1++ = t1[1] + t2[1];
+    *p1++ = t1[2] + t2[2];
+    *p1++ = t1[3] + t2[3];    /* col 1 */
+
+    t2[0] = t1[0] - t2[0];
+    t2[1] = t1[1] - t2[1];
+    t2[2] = t1[2] - t2[2];
+    t2[3] = t1[3] - t2[3];    /* for col 2 */
+
+    *pMid1++ = t3[0] + t4[0];
+    *pMid1++ = t3[1] + t4[1];
+    *pMid1++ = t3[2] + t4[2];
+    *pMid1++ = t3[3] + t4[3]; /* col 1 */
+
+    t4[0] = t4[0] - t3[0];
+    t4[1] = t4[1] - t3[1];
+    t4[2] = t4[2] - t3[2];
+    t4[3] = t4[3] - t3[3];    /* for col 2 */
+
+    twR = *tw++;
+    twI = *tw++;
+
+    /* multiply by twiddle factors */
+    m0 = t2[0] * twR;
+    m1 = t2[1] * twI;
+    m2 = t2[1] * twR;
+    m3 = t2[0] * twI;
+
+    /* R  =  R  *  Tr - I * Ti */
+    *p2++ = m0 + m1;
+    /* I  =  I  *  Tr + R * Ti */
+    *p2++ = m2 - m3;
+
+    /* use vertical symmetry */
+    /*  0.9988 - 0.0491i <==> -0.0491 - 0.9988i */
+    m0 = t4[0] * twI;
+    m1 = t4[1] * twR;
+    m2 = t4[1] * twI;
+    m3 = t4[0] * twR;
+
+    *pMid2++ = m0 - m1;
+    *pMid2++ = m2 + m3;
+
+    twR = *tw++;
+    twI = *tw++;
+
+    m0 = t2[2] * twR;
+    m1 = t2[3] * twI;
+    m2 = t2[3] * twR;
+    m3 = t2[2] * twI;
+
+    *p2++ = m0 + m1;
+    *p2++ = m2 - m3;
+
+    m0 = t4[2] * twI;
+    m1 = t4[3] * twR;
+    m2 = t4[3] * twI;
+    m3 = t4[2] * twR;
+
+    *pMid2++ = m0 - m1;
+    *pMid2++ = m2 + m3;
+  }
+
+  /* first col */
+  arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 2U);
+
+  /* second col */
+  arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 2U);
+}
+
+void arm_cfft_radix8by4_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
+{
+    uint32_t    L  = S->fftLen >> 1;
+    float32_t * pCol1, *pCol2, *pCol3, *pCol4, *pEnd1, *pEnd2, *pEnd3, *pEnd4;
+    const float32_t *tw2, *tw3, *tw4;
+    float32_t * p2 = p1 + L;
+    float32_t * p3 = p2 + L;
+    float32_t * p4 = p3 + L;
+    float32_t t2[4], t3[4], t4[4], twR, twI;
+    float32_t p1ap3_0, p1sp3_0, p1ap3_1, p1sp3_1;
+    float32_t m0, m1, m2, m3;
+    uint32_t l, twMod2, twMod3, twMod4;
+
+    pCol1 = p1;         /* points to real values by default */
+    pCol2 = p2;
+    pCol3 = p3;
+    pCol4 = p4;
+    pEnd1 = p2 - 1;     /* points to imaginary values by default */
+    pEnd2 = p3 - 1;
+    pEnd3 = p4 - 1;
+    pEnd4 = pEnd3 + L;
+
+    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
+
+    L >>= 1;
+
+    /* do four dot Fourier transform */
+
+    twMod2 = 2;
+    twMod3 = 4;
+    twMod4 = 6;
+
+    /* TOP */
+    p1ap3_0 = p1[0] + p3[0];
+    p1sp3_0 = p1[0] - p3[0];
+    p1ap3_1 = p1[1] + p3[1];
+    p1sp3_1 = p1[1] - p3[1];
+
+    /* col 2 */
+    t2[0] = p1sp3_0 + p2[1] - p4[1];
+    t2[1] = p1sp3_1 - p2[0] + p4[0];
+    /* col 3 */
+    t3[0] = p1ap3_0 - p2[0] - p4[0];
+    t3[1] = p1ap3_1 - p2[1] - p4[1];
+    /* col 4 */
+    t4[0] = p1sp3_0 - p2[1] + p4[1];
+    t4[1] = p1sp3_1 + p2[0] - p4[0];
+    /* col 1 */
+    *p1++ = p1ap3_0 + p2[0] + p4[0];
+    *p1++ = p1ap3_1 + p2[1] + p4[1];
+
+    /* Twiddle factors are ones */
+    *p2++ = t2[0];
+    *p2++ = t2[1];
+    *p3++ = t3[0];
+    *p3++ = t3[1];
+    *p4++ = t4[0];
+    *p4++ = t4[1];
+
+    tw2 += twMod2;
+    tw3 += twMod3;
+    tw4 += twMod4;
+
+    for (l = (L - 2) >> 1; l > 0; l-- )
+    {
+      /* TOP */
+      p1ap3_0 = p1[0] + p3[0];
+      p1sp3_0 = p1[0] - p3[0];
+      p1ap3_1 = p1[1] + p3[1];
+      p1sp3_1 = p1[1] - p3[1];
+      /* col 2 */
+      t2[0] = p1sp3_0 + p2[1] - p4[1];
+      t2[1] = p1sp3_1 - p2[0] + p4[0];
+      /* col 3 */
+      t3[0] = p1ap3_0 - p2[0] - p4[0];
+      t3[1] = p1ap3_1 - p2[1] - p4[1];
+      /* col 4 */
+      t4[0] = p1sp3_0 - p2[1] + p4[1];
+      t4[1] = p1sp3_1 + p2[0] - p4[0];
+      /* col 1 - top */
+      *p1++ = p1ap3_0 + p2[0] + p4[0];
+      *p1++ = p1ap3_1 + p2[1] + p4[1];
+
+      /* BOTTOM */
+      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
+      p1sp3_1 = pEnd1[-1] - pEnd3[-1];
+      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
+      p1sp3_0 = pEnd1[ 0] - pEnd3[0];
+      /* col 2 */
+      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
+      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
+      /* col 3 */
+      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
+      t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
+      /* col 4 */
+      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
+      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
+      /* col 1 - Bottom */
+      *pEnd1-- = p1ap3_0 + pEnd2[ 0] + pEnd4[ 0];
+      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
+
+      /* COL 2 */
+      /* read twiddle factors */
+      twR = *tw2++;
+      twI = *tw2++;
+      /* multiply by twiddle factors */
+      /*  let    Z1 = a + i(b),   Z2 = c + i(d) */
+      /*   =>  Z1 * Z2  =  (a*c - b*d) + i(b*c + a*d) */
+
+      /* Top */
+      m0 = t2[0] * twR;
+      m1 = t2[1] * twI;
+      m2 = t2[1] * twR;
+      m3 = t2[0] * twI;
+
+      *p2++ = m0 + m1;
+      *p2++ = m2 - m3;
+      /* use vertical symmetry col 2 */
+      /* 0.9997 - 0.0245i  <==>  0.0245 - 0.9997i */
+      /* Bottom */
+      m0 = t2[3] * twI;
+      m1 = t2[2] * twR;
+      m2 = t2[2] * twI;
+      m3 = t2[3] * twR;
+
+      *pEnd2-- = m0 - m1;
+      *pEnd2-- = m2 + m3;
+
+      /* COL 3 */
+      twR = tw3[0];
+      twI = tw3[1];
+      tw3 += twMod3;
+      /* Top */
+      m0 = t3[0] * twR;
+      m1 = t3[1] * twI;
+      m2 = t3[1] * twR;
+      m3 = t3[0] * twI;
+
+      *p3++ = m0 + m1;
+      *p3++ = m2 - m3;
+      /* use vertical symmetry col 3 */
+      /* 0.9988 - 0.0491i  <==>  -0.9988 - 0.0491i */
+      /* Bottom */
+      m0 = -t3[3] * twR;
+      m1 =  t3[2] * twI;
+      m2 =  t3[2] * twR;
+      m3 =  t3[3] * twI;
+
+      *pEnd3-- = m0 - m1;
+      *pEnd3-- = m3 - m2;
+
+      /* COL 4 */
+      twR = tw4[0];
+      twI = tw4[1];
+      tw4 += twMod4;
+      /* Top */
+      m0 = t4[0] * twR;
+      m1 = t4[1] * twI;
+      m2 = t4[1] * twR;
+      m3 = t4[0] * twI;
+
+      *p4++ = m0 + m1;
+      *p4++ = m2 - m3;
+      /* use vertical symmetry col 4 */
+      /* 0.9973 - 0.0736i  <==>  -0.0736 + 0.9973i */
+      /* Bottom */
+      m0 = t4[3] * twI;
+      m1 = t4[2] * twR;
+      m2 = t4[2] * twI;
+      m3 = t4[3] * twR;
+
+      *pEnd4-- = m0 - m1;
+      *pEnd4-- = m2 + m3;
+    }
+
+    /* MIDDLE */
+    /* Twiddle factors are */
+    /*  1.0000  0.7071-0.7071i  -1.0000i  -0.7071-0.7071i */
+    p1ap3_0 = p1[0] + p3[0];
+    p1sp3_0 = p1[0] - p3[0];
+    p1ap3_1 = p1[1] + p3[1];
+    p1sp3_1 = p1[1] - p3[1];
+
+    /* col 2 */
+    t2[0] = p1sp3_0 + p2[1] - p4[1];
+    t2[1] = p1sp3_1 - p2[0] + p4[0];
+    /* col 3 */
+    t3[0] = p1ap3_0 - p2[0] - p4[0];
+    t3[1] = p1ap3_1 - p2[1] - p4[1];
+    /* col 4 */
+    t4[0] = p1sp3_0 - p2[1] + p4[1];
+    t4[1] = p1sp3_1 + p2[0] - p4[0];
+    /* col 1 - Top */
+    *p1++ = p1ap3_0 + p2[0] + p4[0];
+    *p1++ = p1ap3_1 + p2[1] + p4[1];
+
+    /* COL 2 */
+    twR = tw2[0];
+    twI = tw2[1];
+
+    m0 = t2[0] * twR;
+    m1 = t2[1] * twI;
+    m2 = t2[1] * twR;
+    m3 = t2[0] * twI;
+
+    *p2++ = m0 + m1;
+    *p2++ = m2 - m3;
+    /* COL 3 */
+    twR = tw3[0];
+    twI = tw3[1];
+
+    m0 = t3[0] * twR;
+    m1 = t3[1] * twI;
+    m2 = t3[1] * twR;
+    m3 = t3[0] * twI;
+
+    *p3++ = m0 + m1;
+    *p3++ = m2 - m3;
+    /* COL 4 */
+    twR = tw4[0];
+    twI = tw4[1];
+
+    m0 = t4[0] * twR;
+    m1 = t4[1] * twI;
+    m2 = t4[1] * twR;
+    m3 = t4[0] * twI;
+
+    *p4++ = m0 + m1;
+    *p4++ = m2 - m3;
+
+    /* first col */
+    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
+
+    /* second col */
+    arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 4U);
+
+    /* third col */
+    arm_radix8_butterfly_f32 (pCol3, L, (float32_t *) S->pTwiddle, 4U);
+
+    /* fourth col */
+    arm_radix8_butterfly_f32 (pCol4, L, (float32_t *) S->pTwiddle, 4U);
+}
+
+/**
+  @addtogroup ComplexFFT
+  @{
+ */
+
+/**
+  @brief         Processing function for the floating-point complex FFT.
+  @param[in]     S              points to an instance of the floating-point CFFT structure
+  @param[in,out] p1             points to the complex data buffer of size <code>2*fftLen</code>. Processing occurs in-place
+  @param[in]     ifftFlag       flag that selects transform direction
+                   - value = 0: forward transform
+                   - value = 1: inverse transform
+  @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
+                   - value = 0: disables bit reversal of output
+                   - value = 1: enables bit reversal of output
+  @return        none
+ */
+
+void arm_cfft_f32(
+  const arm_cfft_instance_f32 * S,
+        float32_t * p1,
+        uint8_t ifftFlag,
+        uint8_t bitReverseFlag)
+{
+  uint32_t  L = S->fftLen, l;
+  float32_t invL, * pSrc;
+
+  if (ifftFlag == 1U)
+  {
+    /* Conjugate input data */
+    pSrc = p1 + 1;
+    for (l = 0; l < L; l++)
+    {
+      *pSrc = -*pSrc;
+      pSrc += 2;
+    }
+  }
+
+  switch (L)
+  {
+  case 16:
+  case 128:
+  case 1024:
+    arm_cfft_radix8by2_f32 ( (arm_cfft_instance_f32 *) S, p1);
+    break;
+  case 32:
+  case 256:
+  case 2048:
+    arm_cfft_radix8by4_f32 ( (arm_cfft_instance_f32 *) S, p1);
+    break;
+  case 64:
+  case 512:
+  case 4096:
+    arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
+    break;
+  }
+
+  if ( bitReverseFlag )
+    arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);
+
+  if (ifftFlag == 1U)
+  {
+    invL = 1.0f / (float32_t)L;
+
+    /* Conjugate and scale output data */
+    pSrc = p1;
+    for (l= 0; l < L; l++)
+    {
+      *pSrc++ *=   invL ;
+      *pSrc    = -(*pSrc) * invL;
+      pSrc++;
+    }
+  }
+}
+
+/**
+  @} end of ComplexFFT group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c
new file mode 100644
index 0000000..28ad1e1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c
@@ -0,0 +1,332 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cfft_q15.c
+ * Description:  Combined Radix Decimation in Q15 Frequency CFFT processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+extern void arm_radix4_butterfly_q15(
+        q15_t * pSrc,
+        uint32_t fftLen,
+  const q15_t * pCoef,
+        uint32_t twidCoefModifier);
+
+extern void arm_radix4_butterfly_inverse_q15(
+        q15_t * pSrc,
+        uint32_t fftLen,
+  const q15_t * pCoef,
+        uint32_t twidCoefModifier);
+
+extern void arm_bitreversal_16(
+        uint16_t * pSrc,
+  const uint16_t bitRevLen,
+  const uint16_t * pBitRevTable);
+
+void arm_cfft_radix4by2_q15(
+        q15_t * pSrc,
+        uint32_t fftLen,
+  const q15_t * pCoef);
+
+void arm_cfft_radix4by2_inverse_q15(
+        q15_t * pSrc,
+        uint32_t fftLen,
+  const q15_t * pCoef);
+
+/**
+  @ingroup groupTransforms
+ */
+
+/**
+  @addtogroup ComplexFFT
+  @{
+ */
+
+/**
+  @brief         Processing function for Q15 complex FFT.
+  @param[in]     S               points to an instance of Q15 CFFT structure
+  @param[in,out] p1              points to the complex data buffer of size <code>2*fftLen</code>. Processing occurs in-place
+  @param[in]     ifftFlag       flag that selects transform direction
+                   - value = 0: forward transform
+                   - value = 1: inverse transform
+  @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
+                   - value = 0: disables bit reversal of output
+                   - value = 1: enables bit reversal of output
+  @return        none
+ */
+
+void arm_cfft_q15(
+  const arm_cfft_instance_q15 * S,
+        q15_t * p1,
+        uint8_t ifftFlag,
+        uint8_t bitReverseFlag)
+{
+  uint32_t L = S->fftLen;
+
+  if (ifftFlag == 1U)
+  {
+     switch (L)
+     {
+     case 16:
+     case 64:
+     case 256:
+     case 1024:
+     case 4096:
+       arm_radix4_butterfly_inverse_q15 ( p1, L, (q15_t*)S->pTwiddle, 1 );
+       break;
+
+     case 32:
+     case 128:
+     case 512:
+     case 2048:
+       arm_cfft_radix4by2_inverse_q15 ( p1, L, S->pTwiddle );
+       break;
+     }
+  }
+  else
+  {
+     switch (L)
+     {
+     case 16:
+     case 64:
+     case 256:
+     case 1024:
+     case 4096:
+       arm_radix4_butterfly_q15  ( p1, L, (q15_t*)S->pTwiddle, 1 );
+       break;
+
+     case 32:
+     case 128:
+     case 512:
+     case 2048:
+       arm_cfft_radix4by2_q15  ( p1, L, S->pTwiddle );
+       break;
+     }
+  }
+
+  if ( bitReverseFlag )
+    arm_bitreversal_16 ((uint16_t*) p1, S->bitRevLength, S->pBitRevTable);
+}
+
+/**
+  @} end of ComplexFFT group
+ */
+
+void arm_cfft_radix4by2_q15(
+        q15_t * pSrc,
+        uint32_t fftLen,
+  const q15_t * pCoef)
+{
+        uint32_t i;
+        uint32_t n2;
+        q15_t p0, p1, p2, p3;
+#if defined (ARM_MATH_DSP)
+        q31_t T, S, R;
+        q31_t coeff, out1, out2;
+  const q15_t *pC = pCoef;
+        q15_t *pSi = pSrc;
+        q15_t *pSl = pSrc + fftLen;
+#else
+        uint32_t l;
+        q15_t xt, yt, cosVal, sinVal;
+#endif
+
+  n2 = fftLen >> 1U;
+
+#if defined (ARM_MATH_DSP)
+
+  for (i = n2; i > 0; i--)
+  {
+      coeff = read_q15x2_ia ((q15_t **) &pC);
+
+      T = read_q15x2 (pSi);
+      T = __SHADD16(T, 0); /* this is just a SIMD arithmetic shift right by 1 */
+
+      S = read_q15x2 (pSl);
+      S = __SHADD16(S, 0); /* this is just a SIMD arithmetic shift right by 1 */
+
+      R = __QSUB16(T, S);
+
+      write_q15x2_ia (&pSi, __SHADD16(T, S));
+
+#ifndef ARM_MATH_BIG_ENDIAN
+      out1 = __SMUAD(coeff, R) >> 16U;
+      out2 = __SMUSDX(coeff, R);
+#else
+      out1 = __SMUSDX(R, coeff) >> 16U;
+      out2 = __SMUAD(coeff, R);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+      write_q15x2_ia (&pSl, (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
+  }
+
+#else /* #if defined (ARM_MATH_DSP) */
+
+  for (i = 0; i < n2; i++)
+  {
+     cosVal = pCoef[2 * i];
+     sinVal = pCoef[2 * i + 1];
+
+     l = i + n2;
+
+     xt =           (pSrc[2 * i] >> 1U) - (pSrc[2 * l] >> 1U);
+     pSrc[2 * i] = ((pSrc[2 * i] >> 1U) + (pSrc[2 * l] >> 1U)) >> 1U;
+
+     yt =               (pSrc[2 * i + 1] >> 1U) - (pSrc[2 * l + 1] >> 1U);
+     pSrc[2 * i + 1] = ((pSrc[2 * l + 1] >> 1U) + (pSrc[2 * i + 1] >> 1U)) >> 1U;
+
+     pSrc[2 * l]     = (((int16_t) (((q31_t) xt * cosVal) >> 16U)) +
+                        ((int16_t) (((q31_t) yt * sinVal) >> 16U))  );
+
+     pSrc[2 * l + 1] = (((int16_t) (((q31_t) yt * cosVal) >> 16U)) -
+                        ((int16_t) (((q31_t) xt * sinVal) >> 16U))   );
+  }
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+  /* first col */
+  arm_radix4_butterfly_q15( pSrc,          n2, (q15_t*)pCoef, 2U);
+
+  /* second col */
+  arm_radix4_butterfly_q15( pSrc + fftLen, n2, (q15_t*)pCoef, 2U);
+
+  n2 = fftLen >> 1U;
+  for (i = 0; i < n2; i++)
+  {
+     p0 = pSrc[4 * i + 0];
+     p1 = pSrc[4 * i + 1];
+     p2 = pSrc[4 * i + 2];
+     p3 = pSrc[4 * i + 3];
+
+     p0 <<= 1U;
+     p1 <<= 1U;
+     p2 <<= 1U;
+     p3 <<= 1U;
+
+     pSrc[4 * i + 0] = p0;
+     pSrc[4 * i + 1] = p1;
+     pSrc[4 * i + 2] = p2;
+     pSrc[4 * i + 3] = p3;
+  }
+
+}
+
+void arm_cfft_radix4by2_inverse_q15(
+        q15_t * pSrc,
+        uint32_t fftLen,
+  const q15_t * pCoef)
+{
+        uint32_t i;
+        uint32_t n2;
+        q15_t p0, p1, p2, p3;
+#if defined (ARM_MATH_DSP)
+        q31_t T, S, R;
+        q31_t coeff, out1, out2;
+  const q15_t *pC = pCoef;
+        q15_t *pSi = pSrc;
+        q15_t *pSl = pSrc + fftLen;
+#else
+        uint32_t l;
+        q15_t xt, yt, cosVal, sinVal;
+#endif
+
+  n2 = fftLen >> 1U;
+
+#if defined (ARM_MATH_DSP)
+
+  for (i = n2; i > 0; i--)
+  {
+     coeff = read_q15x2_ia ((q15_t **) &pC);
+
+     T = read_q15x2 (pSi);
+     T = __SHADD16(T, 0); /* this is just a SIMD arithmetic shift right by 1 */
+
+     S = read_q15x2 (pSl);
+     S = __SHADD16(S, 0); /* this is just a SIMD arithmetic shift right by 1 */
+
+     R = __QSUB16(T, S);
+
+     write_q15x2_ia (&pSi, __SHADD16(T, S));
+
+#ifndef ARM_MATH_BIG_ENDIAN
+     out1 = __SMUSD(coeff, R) >> 16U;
+     out2 = __SMUADX(coeff, R);
+#else
+     out1 = __SMUADX(R, coeff) >> 16U;
+     out2 = __SMUSD(__QSUB(0, coeff), R);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+     write_q15x2_ia (&pSl, (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
+  }
+
+#else /* #if defined (ARM_MATH_DSP) */
+
+  for (i = 0; i < n2; i++)
+  {
+     cosVal = pCoef[2 * i];
+     sinVal = pCoef[2 * i + 1];
+
+     l = i + n2;
+
+     xt =           (pSrc[2 * i] >> 1U) - (pSrc[2 * l] >> 1U);
+     pSrc[2 * i] = ((pSrc[2 * i] >> 1U) + (pSrc[2 * l] >> 1U)) >> 1U;
+
+     yt =               (pSrc[2 * i + 1] >> 1U) - (pSrc[2 * l + 1] >> 1U);
+     pSrc[2 * i + 1] = ((pSrc[2 * l + 1] >> 1U) + (pSrc[2 * i + 1] >> 1U)) >> 1U;
+
+     pSrc[2 * l]      = (((int16_t) (((q31_t) xt * cosVal) >> 16U)) -
+                         ((int16_t) (((q31_t) yt * sinVal) >> 16U))  );
+
+     pSrc[2 * l + 1] = (((int16_t) (((q31_t) yt * cosVal) >> 16U)) +
+                        ((int16_t) (((q31_t) xt * sinVal) >> 16U))  );
+  }
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+  /* first col */
+  arm_radix4_butterfly_inverse_q15( pSrc,          n2, (q15_t*)pCoef, 2U);
+
+  /* second col */
+  arm_radix4_butterfly_inverse_q15( pSrc + fftLen, n2, (q15_t*)pCoef, 2U);
+
+  n2 = fftLen >> 1U;
+  for (i = 0; i < n2; i++)
+  {
+     p0 = pSrc[4 * i + 0];
+     p1 = pSrc[4 * i + 1];
+     p2 = pSrc[4 * i + 2];
+     p3 = pSrc[4 * i + 3];
+
+     p0 <<= 1U;
+     p1 <<= 1U;
+     p2 <<= 1U;
+     p3 <<= 1U;
+
+     pSrc[4 * i + 0] = p0;
+     pSrc[4 * i + 1] = p1;
+     pSrc[4 * i + 2] = p2;
+     pSrc[4 * i + 3] = p3;
+  }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c
new file mode 100644
index 0000000..701ac95
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c
@@ -0,0 +1,254 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cfft_q31.c
+ * Description:  Combined Radix Decimation in Frequency CFFT fixed point processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+extern void arm_radix4_butterfly_q31(
+        q31_t * pSrc,
+        uint32_t fftLen,
+  const q31_t * pCoef,
+        uint32_t twidCoefModifier);
+
+extern void arm_radix4_butterfly_inverse_q31(
+        q31_t * pSrc,
+        uint32_t fftLen,
+  const q31_t * pCoef,
+        uint32_t twidCoefModifier);
+
+extern void arm_bitreversal_32(
+        uint32_t * pSrc,
+  const uint16_t bitRevLen,
+  const uint16_t * pBitRevTable);
+
+void arm_cfft_radix4by2_q31(
+        q31_t * pSrc,
+        uint32_t fftLen,
+  const q31_t * pCoef);
+
+void arm_cfft_radix4by2_inverse_q31(
+        q31_t * pSrc,
+        uint32_t fftLen,
+  const q31_t * pCoef);
+
+/**
+  @ingroup groupTransforms
+ */
+
+/**
+  @addtogroup ComplexFFT
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q31 complex FFT.
+  @param[in]     S               points to an instance of the fixed-point CFFT structure
+  @param[in,out] p1              points to the complex data buffer of size <code>2*fftLen</code>. Processing occurs in-place
+  @param[in]     ifftFlag       flag that selects transform direction
+                   - value = 0: forward transform
+                   - value = 1: inverse transform
+  @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
+                   - value = 0: disables bit reversal of output
+                   - value = 1: enables bit reversal of output
+  @return        none
+ */
+
+void arm_cfft_q31(
+  const arm_cfft_instance_q31 * S,
+        q31_t * p1,
+        uint8_t ifftFlag,
+        uint8_t bitReverseFlag)
+{
+  uint32_t L = S->fftLen;
+
+  if (ifftFlag == 1U)
+  {
+     switch (L)
+     {
+     case 16:
+     case 64:
+     case 256:
+     case 1024:
+     case 4096:
+       arm_radix4_butterfly_inverse_q31 ( p1, L, (q31_t*)S->pTwiddle, 1 );
+       break;
+
+     case 32:
+     case 128:
+     case 512:
+     case 2048:
+       arm_cfft_radix4by2_inverse_q31 ( p1, L, S->pTwiddle );
+       break;
+     }
+  }
+  else
+  {
+     switch (L)
+     {
+     case 16:
+     case 64:
+     case 256:
+     case 1024:
+     case 4096:
+       arm_radix4_butterfly_q31 ( p1, L, (q31_t*)S->pTwiddle, 1 );
+       break;
+
+     case 32:
+     case 128:
+     case 512:
+     case 2048:
+       arm_cfft_radix4by2_q31 ( p1, L, S->pTwiddle );
+       break;
+     }
+  }
+
+  if ( bitReverseFlag )
+    arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);
+}
+
+/**
+  @} end of ComplexFFT group
+ */
+
+void arm_cfft_radix4by2_q31(
+        q31_t * pSrc,
+        uint32_t fftLen,
+  const q31_t * pCoef)
+{
+        uint32_t i, l;
+        uint32_t n2;
+        q31_t xt, yt, cosVal, sinVal;
+        q31_t p0, p1;
+
+  n2 = fftLen >> 1U;
+  for (i = 0; i < n2; i++)
+  {
+     cosVal = pCoef[2 * i];
+     sinVal = pCoef[2 * i + 1];
+
+     l = i + n2;
+
+     xt =          (pSrc[2 * i] >> 2U) - (pSrc[2 * l] >> 2U);
+     pSrc[2 * i] = (pSrc[2 * i] >> 2U) + (pSrc[2 * l] >> 2U);
+
+     yt =              (pSrc[2 * i + 1] >> 2U) - (pSrc[2 * l + 1] >> 2U);
+     pSrc[2 * i + 1] = (pSrc[2 * l + 1] >> 2U) + (pSrc[2 * i + 1] >> 2U);
+
+     mult_32x32_keep32_R(p0, xt, cosVal);
+     mult_32x32_keep32_R(p1, yt, cosVal);
+     multAcc_32x32_keep32_R(p0, yt, sinVal);
+     multSub_32x32_keep32_R(p1, xt, sinVal);
+
+     pSrc[2 * l]     = p0 << 1;
+     pSrc[2 * l + 1] = p1 << 1;
+  }
+
+  /* first col */
+  arm_radix4_butterfly_q31 (pSrc,          n2, (q31_t*)pCoef, 2U);
+
+  /* second col */
+  arm_radix4_butterfly_q31 (pSrc + fftLen, n2, (q31_t*)pCoef, 2U);
+
+  n2 = fftLen >> 1U;
+  for (i = 0; i < n2; i++)
+  {
+     p0 = pSrc[4 * i + 0];
+     p1 = pSrc[4 * i + 1];
+     xt = pSrc[4 * i + 2];
+     yt = pSrc[4 * i + 3];
+
+     p0 <<= 1U;
+     p1 <<= 1U;
+     xt <<= 1U;
+     yt <<= 1U;
+
+     pSrc[4 * i + 0] = p0;
+     pSrc[4 * i + 1] = p1;
+     pSrc[4 * i + 2] = xt;
+     pSrc[4 * i + 3] = yt;
+  }
+
+}
+
+void arm_cfft_radix4by2_inverse_q31(
+        q31_t * pSrc,
+        uint32_t fftLen,
+  const q31_t * pCoef)
+{
+  uint32_t i, l;
+  uint32_t n2;
+  q31_t xt, yt, cosVal, sinVal;
+  q31_t p0, p1;
+
+  n2 = fftLen >> 1U;
+  for (i = 0; i < n2; i++)
+  {
+     cosVal = pCoef[2 * i];
+     sinVal = pCoef[2 * i + 1];
+
+     l = i + n2;
+
+     xt =          (pSrc[2 * i] >> 2U) - (pSrc[2 * l] >> 2U);
+     pSrc[2 * i] = (pSrc[2 * i] >> 2U) + (pSrc[2 * l] >> 2U);
+
+     yt =              (pSrc[2 * i + 1] >> 2U) - (pSrc[2 * l + 1] >> 2U);
+     pSrc[2 * i + 1] = (pSrc[2 * l + 1] >> 2U) + (pSrc[2 * i + 1] >> 2U);
+
+     mult_32x32_keep32_R(p0, xt, cosVal);
+     mult_32x32_keep32_R(p1, yt, cosVal);
+     multSub_32x32_keep32_R(p0, yt, sinVal);
+     multAcc_32x32_keep32_R(p1, xt, sinVal);
+
+     pSrc[2 * l]     = p0 << 1U;
+     pSrc[2 * l + 1] = p1 << 1U;
+  }
+
+  /* first col */
+  arm_radix4_butterfly_inverse_q31( pSrc,          n2, (q31_t*)pCoef, 2U);
+
+  /* second col */
+  arm_radix4_butterfly_inverse_q31( pSrc + fftLen, n2, (q31_t*)pCoef, 2U);
+
+  n2 = fftLen >> 1U;
+  for (i = 0; i < n2; i++)
+  {
+     p0 = pSrc[4 * i + 0];
+     p1 = pSrc[4 * i + 1];
+     xt = pSrc[4 * i + 2];
+     yt = pSrc[4 * i + 3];
+
+     p0 <<= 1U;
+     p1 <<= 1U;
+     xt <<= 1U;
+     yt <<= 1U;
+
+     pSrc[4 * i + 0] = p0;
+     pSrc[4 * i + 1] = p1;
+     pSrc[4 * i + 2] = xt;
+     pSrc[4 * i + 3] = yt;
+  }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c
new file mode 100644
index 0000000..f75e329
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c
@@ -0,0 +1,470 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cfft_radix2_f32.c
+ * Description:  Radix-2 Decimation in Frequency CFFT & CIFFT Floating point processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+void arm_radix2_butterfly_f32(
+        float32_t * pSrc,
+        uint32_t fftLen,
+  const float32_t * pCoef,
+        uint16_t twidCoefModifier);
+
+void arm_radix2_butterfly_inverse_f32(
+        float32_t * pSrc,
+        uint32_t fftLen,
+  const float32_t * pCoef,
+        uint16_t twidCoefModifier,
+        float32_t onebyfftLen);
+
+extern void arm_bitreversal_f32(
+        float32_t * pSrc,
+        uint16_t fftSize,
+        uint16_t bitRevFactor,
+  const uint16_t * pBitRevTab);
+
+/**
+  @ingroup groupTransforms
+ */
+
+/**
+  @addtogroup ComplexFFT
+  @{
+ */
+
+/**
+  @brief         Radix-2 CFFT/CIFFT.
+  @deprecated    Do not use this function. It has been superseded by \ref arm_cfft_f32 and will be removed in the future
+  @param[in]     S    points to an instance of the floating-point Radix-2 CFFT/CIFFT structure
+  @param[in,out] pSrc points to the complex data buffer of size <code>2*fftLen</code>. Processing occurs in-place
+  @return        none
+ */
+
+void arm_cfft_radix2_f32(
+const arm_cfft_radix2_instance_f32 * S,
+      float32_t * pSrc)
+{
+
+   if (S->ifftFlag == 1U)
+   {
+      /* Complex IFFT radix-2 */
+      arm_radix2_butterfly_inverse_f32(pSrc, S->fftLen, S->pTwiddle,
+      S->twidCoefModifier, S->onebyfftLen);
+   }
+   else
+   {
+      /* Complex FFT radix-2 */
+      arm_radix2_butterfly_f32(pSrc, S->fftLen, S->pTwiddle,
+      S->twidCoefModifier);
+   }
+
+   if (S->bitReverseFlag == 1U)
+   {
+      /* Bit Reversal */
+      arm_bitreversal_f32(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
+   }
+
+}
+
+
+/**
+  @} end of ComplexFFT group
+ */
+
+
+
+/* ----------------------------------------------------------------------
+ ** Internal helper function used by the FFTs
+ ** ------------------------------------------------------------------- */
+
+/**
+  brief  Core function for the floating-point CFFT butterfly process.
+  param[in,out] pSrc             points to in-place buffer of floating-point data type
+  param[in]     fftLen           length of the FFT
+  param[in]     pCoef            points to twiddle coefficient buffer
+  param[in]     twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table
+  return        none
+ */
+
+void arm_radix2_butterfly_f32(
+        float32_t * pSrc,
+        uint32_t fftLen,
+  const float32_t * pCoef,
+        uint16_t twidCoefModifier)
+{
+
+        uint32_t i, j, k, l;
+        uint32_t n1, n2, ia;
+        float32_t xt, yt, cosVal, sinVal;
+        float32_t p0, p1, p2, p3;
+        float32_t a0, a1;
+
+#if defined (ARM_MATH_DSP)
+
+   /*  Initializations for the first stage */
+   n2 = fftLen >> 1;
+   ia = 0;
+   i = 0;
+
+   // loop for groups
+   for (k = n2; k > 0; k--)
+   {
+      cosVal = pCoef[ia * 2];
+      sinVal = pCoef[(ia * 2) + 1];
+
+      /*  Twiddle coefficients index modifier */
+      ia += twidCoefModifier;
+
+      /*  index calculation for the input as, */
+      /*  pSrc[i + 0], pSrc[i + fftLen/1] */
+      l = i + n2;
+
+      /*  Butterfly implementation */
+      a0 = pSrc[2 * i] + pSrc[2 * l];
+      xt = pSrc[2 * i] - pSrc[2 * l];
+
+      yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
+      a1 = pSrc[2 * l + 1] + pSrc[2 * i + 1];
+
+      p0 = xt * cosVal;
+      p1 = yt * sinVal;
+      p2 = yt * cosVal;
+      p3 = xt * sinVal;
+
+      pSrc[2 * i]     = a0;
+      pSrc[2 * i + 1] = a1;
+
+      pSrc[2 * l]     = p0 + p1;
+      pSrc[2 * l + 1] = p2 - p3;
+
+      i++;
+   }                             // groups loop end
+
+   twidCoefModifier <<= 1U;
+
+   // loop for stage
+   for (k = n2; k > 2; k = k >> 1)
+   {
+      n1 = n2;
+      n2 = n2 >> 1;
+      ia = 0;
+
+      // loop for groups
+      j = 0;
+      do
+      {
+         cosVal = pCoef[ia * 2];
+         sinVal = pCoef[(ia * 2) + 1];
+         ia += twidCoefModifier;
+
+         // loop for butterfly
+         i = j;
+         do
+         {
+            l = i + n2;
+            a0 = pSrc[2 * i] + pSrc[2 * l];
+            xt = pSrc[2 * i] - pSrc[2 * l];
+
+            yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
+            a1 = pSrc[2 * l + 1] + pSrc[2 * i + 1];
+
+            p0 = xt * cosVal;
+            p1 = yt * sinVal;
+            p2 = yt * cosVal;
+            p3 = xt * sinVal;
+
+            pSrc[2 * i] = a0;
+            pSrc[2 * i + 1] = a1;
+
+            pSrc[2 * l]     = p0 + p1;
+            pSrc[2 * l + 1] = p2 - p3;
+
+            i += n1;
+         } while ( i < fftLen );                        // butterfly loop end
+         j++;
+      } while ( j < n2);                          // groups loop end
+      twidCoefModifier <<= 1U;
+   }                             // stages loop end
+
+   // loop for butterfly
+   for (i = 0; i < fftLen; i += 2)
+   {
+      a0 = pSrc[2 * i] + pSrc[2 * i + 2];
+      xt = pSrc[2 * i] - pSrc[2 * i + 2];
+
+      yt = pSrc[2 * i + 1] - pSrc[2 * i + 3];
+      a1 = pSrc[2 * i + 3] + pSrc[2 * i + 1];
+
+      pSrc[2 * i] = a0;
+      pSrc[2 * i + 1] = a1;
+      pSrc[2 * i + 2] = xt;
+      pSrc[2 * i + 3] = yt;
+   }                             // groups loop end
+
+#else /* #if defined (ARM_MATH_DSP) */
+
+   n2 = fftLen;
+
+   // loop for stage
+   for (k = fftLen; k > 1; k = k >> 1)
+   {
+      n1 = n2;
+      n2 = n2 >> 1;
+      ia = 0;
+
+      // loop for groups
+      j = 0;
+      do
+      {
+         cosVal = pCoef[ia * 2];
+         sinVal = pCoef[(ia * 2) + 1];
+         ia += twidCoefModifier;
+
+         // loop for butterfly
+         i = j;
+         do
+         {
+            l = i + n2;
+            a0 = pSrc[2 * i] + pSrc[2 * l];
+            xt = pSrc[2 * i] - pSrc[2 * l];
+
+            yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
+            a1 = pSrc[2 * l + 1] + pSrc[2 * i + 1];
+
+            p0 = xt * cosVal;
+            p1 = yt * sinVal;
+            p2 = yt * cosVal;
+            p3 = xt * sinVal;
+
+            pSrc[2 * i] = a0;
+            pSrc[2 * i + 1] = a1;
+
+            pSrc[2 * l]     = p0 + p1;
+            pSrc[2 * l + 1] = p2 - p3;
+
+            i += n1;
+         } while (i < fftLen);
+         j++;
+      } while (j < n2);
+      twidCoefModifier <<= 1U;
+   }
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+}
+
+
+void arm_radix2_butterfly_inverse_f32(
+        float32_t * pSrc,
+        uint32_t fftLen,
+  const float32_t * pCoef,
+        uint16_t twidCoefModifier,
+        float32_t onebyfftLen)
+{
+
+        uint32_t i, j, k, l;
+        uint32_t n1, n2, ia;
+        float32_t xt, yt, cosVal, sinVal;
+        float32_t p0, p1, p2, p3;
+        float32_t a0, a1;
+
+#if defined (ARM_MATH_DSP)
+
+   n2 = fftLen >> 1;
+   ia = 0;
+
+   // loop for groups
+   for (i = 0; i < n2; i++)
+   {
+      cosVal = pCoef[ia * 2];
+      sinVal = pCoef[(ia * 2) + 1];
+      ia += twidCoefModifier;
+
+      l = i + n2;
+      a0 = pSrc[2 * i] + pSrc[2 * l];
+      xt = pSrc[2 * i] - pSrc[2 * l];
+
+      yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
+      a1 = pSrc[2 * l + 1] + pSrc[2 * i + 1];
+
+      p0 = xt * cosVal;
+      p1 = yt * sinVal;
+      p2 = yt * cosVal;
+      p3 = xt * sinVal;
+
+      pSrc[2 * i] = a0;
+      pSrc[2 * i + 1] = a1;
+
+      pSrc[2 * l]     = p0 - p1;
+      pSrc[2 * l + 1] = p2 + p3;
+   }                             // groups loop end
+
+   twidCoefModifier <<= 1U;
+
+   // loop for stage
+   for (k = fftLen / 2; k > 2; k = k >> 1)
+   {
+      n1 = n2;
+      n2 = n2 >> 1;
+      ia = 0;
+
+      // loop for groups
+      j = 0;
+      do
+      {
+         cosVal = pCoef[ia * 2];
+         sinVal = pCoef[(ia * 2) + 1];
+         ia += twidCoefModifier;
+
+         // loop for butterfly
+         i = j;
+         do
+         {
+            l = i + n2;
+            a0 = pSrc[2 * i] + pSrc[2 * l];
+            xt = pSrc[2 * i] - pSrc[2 * l];
+
+            yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
+            a1 = pSrc[2 * l + 1] + pSrc[2 * i + 1];
+
+            p0 = xt * cosVal;
+            p1 = yt * sinVal;
+            p2 = yt * cosVal;
+            p3 = xt * sinVal;
+
+            pSrc[2 * i] = a0;
+            pSrc[2 * i + 1] = a1;
+
+            pSrc[2 * l]     = p0 - p1;
+            pSrc[2 * l + 1] = p2 + p3;
+
+            i += n1;
+         } while ( i < fftLen );                 // butterfly loop end
+         j++;
+      } while (j < n2);                      // groups loop end
+
+      twidCoefModifier <<= 1U;
+   }                             // stages loop end
+
+   // loop for butterfly
+   for (i = 0; i < fftLen; i += 2)
+   {
+      a0 = pSrc[2 * i] + pSrc[2 * i + 2];
+      xt = pSrc[2 * i] - pSrc[2 * i + 2];
+
+      a1 = pSrc[2 * i + 3] + pSrc[2 * i + 1];
+      yt = pSrc[2 * i + 1] - pSrc[2 * i + 3];
+
+      p0 = a0 * onebyfftLen;
+      p2 = xt * onebyfftLen;
+      p1 = a1 * onebyfftLen;
+      p3 = yt * onebyfftLen;
+
+      pSrc[2 * i] = p0;
+      pSrc[2 * i + 1] = p1;
+      pSrc[2 * i + 2] = p2;
+      pSrc[2 * i + 3] = p3;
+   }                             // butterfly loop end
+
+#else /* #if defined (ARM_MATH_DSP) */
+
+   n2 = fftLen;
+
+   // loop for stage
+   for (k = fftLen; k > 2; k = k >> 1)
+   {
+      n1 = n2;
+      n2 = n2 >> 1;
+      ia = 0;
+
+      // loop for groups
+      j = 0;
+      do
+      {
+         cosVal = pCoef[ia * 2];
+         sinVal = pCoef[(ia * 2) + 1];
+         ia = ia + twidCoefModifier;
+
+         // loop for butterfly
+         i = j;
+         do
+         {
+            l = i + n2;
+            a0 = pSrc[2 * i] + pSrc[2 * l];
+            xt = pSrc[2 * i] - pSrc[2 * l];
+
+            yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
+            a1 = pSrc[2 * l + 1] + pSrc[2 * i + 1];
+
+            p0 = xt * cosVal;
+            p1 = yt * sinVal;
+            p2 = yt * cosVal;
+            p3 = xt * sinVal;
+
+            pSrc[2 * i] = a0;
+            pSrc[2 * i + 1] = a1;
+
+            pSrc[2 * l]     = p0 - p1;
+            pSrc[2 * l + 1] = p2 + p3;
+
+            i += n1;
+         } while ( i < fftLen );                    // butterfly loop end
+         j++;
+      } while ( j < n2 );                      // groups loop end
+
+      twidCoefModifier = twidCoefModifier << 1U;
+   }                             // stages loop end
+
+   n1 = n2;
+   n2 = n2 >> 1;
+
+   // loop for butterfly
+   for (i = 0; i < fftLen; i += n1)
+   {
+      l = i + n2;
+
+      a0 = pSrc[2 * i] + pSrc[2 * l];
+      xt = pSrc[2 * i] - pSrc[2 * l];
+
+      a1 = pSrc[2 * l + 1] + pSrc[2 * i + 1];
+      yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
+
+      p0 = a0 * onebyfftLen;
+      p2 = xt * onebyfftLen;
+      p1 = a1 * onebyfftLen;
+      p3 = yt * onebyfftLen;
+
+      pSrc[2 * i] = p0;
+      pSrc[2 * l] = p2;
+
+      pSrc[2 * i + 1] = p1;
+      pSrc[2 * l + 1] = p3;
+   }                             // butterfly loop end
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c
new file mode 100644
index 0000000..417ad91
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c
@@ -0,0 +1,197 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cfft_radix2_init_f32.c
+ * Description:  Radix-2 Decimation in Frequency Floating-point CFFT & CIFFT Initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @ingroup groupTransforms
+ */
+
+/**
+  @addtogroup ComplexFFT
+  @{
+ */
+
+/**
+  @brief         Initialization function for the floating-point CFFT/CIFFT.
+  @deprecated    Do not use this function. It has been superseded by \ref arm_cfft_f32 and will be removed in the future.
+  @param[in,out] S              points to an instance of the floating-point CFFT/CIFFT structure
+  @param[in]     fftLen         length of the FFT
+  @param[in]     ifftFlag       flag that selects transform direction
+                   - value = 0: forward transform
+                   - value = 1: inverse transform
+  @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
+                   - value = 0: disables bit reversal of output
+                   - value = 1: enables bit reversal of output
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLen</code> is not a supported length
+
+  @par           Details
+                   The parameter <code>ifftFlag</code> controls whether a forward or inverse transform is computed.
+                   Set(=1) ifftFlag for calculation of CIFFT otherwise  CFFT is calculated
+  @par
+                   The parameter <code>bitReverseFlag</code> controls whether output is in normal order or bit reversed order.
+                   Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.
+  @par
+                   The parameter <code>fftLen</code> Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.
+  @par
+                   This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.
+*/
+
+arm_status arm_cfft_radix2_init_f32(
+  arm_cfft_radix2_instance_f32 * S,
+  uint16_t fftLen,
+  uint8_t ifftFlag,
+  uint8_t bitReverseFlag)
+{
+  /*  Initialise the default arm status */
+  arm_status status = ARM_MATH_SUCCESS;
+
+  /*  Initialise the FFT length */
+  S->fftLen = fftLen;
+
+  /*  Initialise the Twiddle coefficient pointer */
+  S->pTwiddle = (float32_t *) twiddleCoef;
+
+  /*  Initialise the Flag for selection of CFFT or CIFFT */
+  S->ifftFlag = ifftFlag;
+
+  /*  Initialise the Flag for calculation Bit reversal or not */
+  S->bitReverseFlag = bitReverseFlag;
+
+  /*  Initializations of structure parameters depending on the FFT length */
+  switch (S->fftLen)
+  {
+
+  case 4096U:
+    /*  Initializations of structure parameters for 4096 point FFT */
+
+    /*  Initialise the twiddle coef modifier value */
+    S->twidCoefModifier = 1U;
+    /*  Initialise the bit reversal table modifier */
+    S->bitRevFactor = 1U;
+    /*  Initialise the bit reversal table pointer */
+    S->pBitRevTable = (uint16_t *) armBitRevTable;
+    /*  Initialise the 1/fftLen Value */
+    S->onebyfftLen = 0.000244140625;
+    break;
+
+  case 2048U:
+    /*  Initializations of structure parameters for 2048 point FFT */
+
+    /*  Initialise the twiddle coef modifier value */
+    S->twidCoefModifier = 2U;
+    /*  Initialise the bit reversal table modifier */
+    S->bitRevFactor = 2U;
+    /*  Initialise the bit reversal table pointer */
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[1];
+    /*  Initialise the 1/fftLen Value */
+    S->onebyfftLen = 0.00048828125;
+    break;
+
+  case 1024U:
+    /*  Initializations of structure parameters for 1024 point FFT */
+
+    /*  Initialise the twiddle coef modifier value */
+    S->twidCoefModifier = 4U;
+    /*  Initialise the bit reversal table modifier */
+    S->bitRevFactor = 4U;
+    /*  Initialise the bit reversal table pointer */
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
+    /*  Initialise the 1/fftLen Value */
+    S->onebyfftLen = 0.0009765625f;
+    break;
+
+  case 512U:
+    /*  Initializations of structure parameters for 512 point FFT */
+
+    /*  Initialise the twiddle coef modifier value */
+    S->twidCoefModifier = 8U;
+    /*  Initialise the bit reversal table modifier */
+    S->bitRevFactor = 8U;
+    /*  Initialise the bit reversal table pointer */
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[7];
+    /*  Initialise the 1/fftLen Value */
+    S->onebyfftLen = 0.001953125;
+    break;
+
+  case 256U:
+    /*  Initializations of structure parameters for 256 point FFT */
+    S->twidCoefModifier = 16U;
+    S->bitRevFactor = 16U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
+    S->onebyfftLen = 0.00390625f;
+    break;
+
+  case 128U:
+    /*  Initializations of structure parameters for 128 point FFT */
+    S->twidCoefModifier = 32U;
+    S->bitRevFactor = 32U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[31];
+    S->onebyfftLen = 0.0078125;
+    break;
+
+  case 64U:
+    /*  Initializations of structure parameters for 64 point FFT */
+    S->twidCoefModifier = 64U;
+    S->bitRevFactor = 64U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
+    S->onebyfftLen = 0.015625f;
+    break;
+
+  case 32U:
+    /*  Initializations of structure parameters for 64 point FFT */
+    S->twidCoefModifier = 128U;
+    S->bitRevFactor = 128U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[127];
+    S->onebyfftLen = 0.03125;
+    break;
+
+  case 16U:
+    /*  Initializations of structure parameters for 16 point FFT */
+    S->twidCoefModifier = 256U;
+    S->bitRevFactor = 256U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
+    S->onebyfftLen = 0.0625f;
+    break;
+
+
+  default:
+    /*  Reporting argument error if fftSize is not valid value */
+    status = ARM_MATH_ARGUMENT_ERROR;
+    break;
+  }
+
+  return (status);
+}
+
+/**
+  @} end of ComplexFFT group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c
new file mode 100644
index 0000000..3d865d0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c
@@ -0,0 +1,182 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cfft_radix2_init_q15.c
+ * Description:  Radix-2 Decimation in Frequency Q15 FFT & IFFT initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @ingroup groupTransforms
+ */
+
+
+/**
+  @addtogroup ComplexFFT
+  @{
+ */
+
+/**
+  @brief                        Initialization function for the Q15 CFFT/CIFFT.
+  @deprecated                   Do not use this function. It has been superseded by \ref arm_cfft_q15 and will be removed
+  @param[in,out] S              points to an instance of the Q15 CFFT/CIFFT structure.
+  @param[in]     fftLen         length of the FFT.
+  @param[in]     ifftFlag       flag that selects transform direction
+                   - value = 0: forward transform
+                   - value = 1: inverse transform
+  @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
+                   - value = 0: disables bit reversal of output
+                   - value = 1: enables bit reversal of output
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLen</code> is not a supported length
+
+  @par           Details
+                   The parameter <code>ifftFlag</code> controls whether a forward or inverse transform is computed.
+                   Set(=1) ifftFlag for calculation of CIFFT otherwise  CFFT is calculated
+  @par
+                   The parameter <code>bitReverseFlag</code> controls whether output is in normal order or bit reversed order.
+                   Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.
+  @par
+                   The parameter <code>fftLen</code> Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.
+  @par
+                   This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.
+*/
+
+arm_status arm_cfft_radix2_init_q15(
+  arm_cfft_radix2_instance_q15 * S,
+  uint16_t fftLen,
+  uint8_t ifftFlag,
+  uint8_t bitReverseFlag)
+{
+  /*  Initialise the default arm status */
+  arm_status status = ARM_MATH_SUCCESS;
+
+  /*  Initialise the FFT length */
+  S->fftLen = fftLen;
+
+  /*  Initialise the Twiddle coefficient pointer */
+  S->pTwiddle = (q15_t *) twiddleCoef_4096_q15;
+  /*  Initialise the Flag for selection of CFFT or CIFFT */
+  S->ifftFlag = ifftFlag;
+  /*  Initialise the Flag for calculation Bit reversal or not */
+  S->bitReverseFlag = bitReverseFlag;
+
+  /*  Initializations of structure parameters depending on the FFT length */
+  switch (S->fftLen)
+  {
+  case 4096U:
+    /*  Initializations of structure parameters for 4096 point FFT */
+
+    /*  Initialise the twiddle coef modifier value */
+    S->twidCoefModifier = 1U;
+    /*  Initialise the bit reversal table modifier */
+    S->bitRevFactor = 1U;
+    /*  Initialise the bit reversal table pointer */
+    S->pBitRevTable = (uint16_t *) armBitRevTable;
+
+    break;
+
+  case 2048U:
+    /*  Initializations of structure parameters for 2048 point FFT */
+
+    /*  Initialise the twiddle coef modifier value */
+    S->twidCoefModifier = 2U;
+    /*  Initialise the bit reversal table modifier */
+    S->bitRevFactor = 2U;
+    /*  Initialise the bit reversal table pointer */
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[1];
+
+    break;
+
+  case 1024U:
+    /*  Initializations of structure parameters for 1024 point FFT */
+    S->twidCoefModifier = 4U;
+    S->bitRevFactor = 4U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
+
+    break;
+
+  case 512U:
+    /*  Initializations of structure parameters for 512 point FFT */
+    S->twidCoefModifier = 8U;
+    S->bitRevFactor = 8U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[7];
+
+    break;
+
+  case 256U:
+    /*  Initializations of structure parameters for 256 point FFT */
+    S->twidCoefModifier = 16U;
+    S->bitRevFactor = 16U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
+
+    break;
+
+  case 128U:
+    /*  Initializations of structure parameters for 128 point FFT */
+    S->twidCoefModifier = 32U;
+    S->bitRevFactor = 32U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[31];
+
+    break;
+
+  case 64U:
+    /*  Initializations of structure parameters for 64 point FFT */
+    S->twidCoefModifier = 64U;
+    S->bitRevFactor = 64U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
+
+    break;
+
+  case 32U:
+    /*  Initializations of structure parameters for 32 point FFT */
+    S->twidCoefModifier = 128U;
+    S->bitRevFactor = 128U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[127];
+
+    break;
+
+  case 16U:
+    /*  Initializations of structure parameters for 16 point FFT */
+    S->twidCoefModifier = 256U;
+    S->bitRevFactor = 256U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
+
+    break;
+
+  default:
+    /*  Reporting argument error if fftSize is not valid value */
+    status = ARM_MATH_ARGUMENT_ERROR;
+    break;
+  }
+
+  return (status);
+}
+
+/**
+  @} end of ComplexFFT group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c
new file mode 100644
index 0000000..f4a20d6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c
@@ -0,0 +1,179 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cfft_radix2_init_q31.c
+ * Description:  Radix-2 Decimation in Frequency Fixed-point CFFT & CIFFT Initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @ingroup groupTransforms
+ */
+
+/**
+  @addtogroup ComplexFFT
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q31 CFFT/CIFFT.
+  @deprecated    Do not use this function. It has been superseded by \ref arm_cfft_q31 and will be removed in the future.
+  @param[in,out] S              points to an instance of the Q31 CFFT/CIFFT structure
+  @param[in]     fftLen         length of the FFT
+  @param[in]     ifftFlag       flag that selects transform direction
+                   - value = 0: forward transform
+                   - value = 1: inverse transform
+  @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
+                   - value = 0: disables bit reversal of output
+                   - value = 1: enables bit reversal of output
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLen</code> is not a supported length
+
+  @par           Details
+                   The parameter <code>ifftFlag</code> controls whether a forward or inverse transform is computed.
+                   Set(=1) ifftFlag for calculation of CIFFT otherwise CFFT is calculated
+  @par
+                   The parameter <code>bitReverseFlag</code> controls whether output is in normal order or bit reversed order.
+                   Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.
+  @par
+                   The parameter <code>fftLen</code> Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.
+  @par
+                   This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.
+*/
+
+arm_status arm_cfft_radix2_init_q31(
+  arm_cfft_radix2_instance_q31 * S,
+  uint16_t fftLen,
+  uint8_t ifftFlag,
+  uint8_t bitReverseFlag)
+{
+  /*  Initialise the default arm status */
+  arm_status status = ARM_MATH_SUCCESS;
+
+  /*  Initialise the FFT length */
+  S->fftLen = fftLen;
+
+  /*  Initialise the Twiddle coefficient pointer */
+  S->pTwiddle = (q31_t *) twiddleCoef_4096_q31;
+
+  /*  Initialise the Flag for selection of CFFT or CIFFT */
+  S->ifftFlag = ifftFlag;
+
+  /*  Initialise the Flag for calculation Bit reversal or not */
+  S->bitReverseFlag = bitReverseFlag;
+
+  /*  Initializations of Instance structure depending on the FFT length */
+  switch (S->fftLen)
+  {
+    /*  Initializations of structure parameters for 4096 point FFT */
+  case 4096U:
+    /*  Initialise the twiddle coef modifier value */
+    S->twidCoefModifier = 1U;
+    /*  Initialise the bit reversal table modifier */
+    S->bitRevFactor = 1U;
+    /*  Initialise the bit reversal table pointer */
+    S->pBitRevTable = (uint16_t *) armBitRevTable;
+    break;
+
+    /*  Initializations of structure parameters for 2048 point FFT */
+  case 2048U:
+    /*  Initialise the twiddle coef modifier value */
+    S->twidCoefModifier = 2U;
+    /*  Initialise the bit reversal table modifier */
+    S->bitRevFactor = 2U;
+    /*  Initialise the bit reversal table pointer */
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[1];
+    break;
+
+    /*  Initializations of structure parameters for 1024 point FFT */
+  case 1024U:
+    /*  Initialise the twiddle coef modifier value */
+    S->twidCoefModifier = 4U;
+    /*  Initialise the bit reversal table modifier */
+    S->bitRevFactor = 4U;
+    /*  Initialise the bit reversal table pointer */
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
+    break;
+
+    /*  Initializations of structure parameters for 512 point FFT */
+  case 512U:
+    /*  Initialise the twiddle coef modifier value */
+    S->twidCoefModifier = 8U;
+    /*  Initialise the bit reversal table modifier */
+    S->bitRevFactor = 8U;
+    /*  Initialise the bit reversal table pointer */
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[7];
+    break;
+
+  case 256U:
+    /*  Initializations of structure parameters for 256 point FFT */
+    S->twidCoefModifier = 16U;
+    S->bitRevFactor = 16U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
+    break;
+
+  case 128U:
+    /*  Initializations of structure parameters for 128 point FFT */
+    S->twidCoefModifier = 32U;
+    S->bitRevFactor = 32U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[31];
+    break;
+
+  case 64U:
+    /*  Initializations of structure parameters for 64 point FFT */
+    S->twidCoefModifier = 64U;
+    S->bitRevFactor = 64U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
+    break;
+
+  case 32U:
+    /*  Initializations of structure parameters for 32 point FFT */
+    S->twidCoefModifier = 128U;
+    S->bitRevFactor = 128U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[127];
+    break;
+
+  case 16U:
+    /*  Initializations of structure parameters for 16 point FFT */
+    S->twidCoefModifier = 256U;
+    S->bitRevFactor = 256U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
+    break;
+
+
+  default:
+    /*  Reporting argument error if fftSize is not valid value */
+    status = ARM_MATH_ARGUMENT_ERROR;
+    break;
+  }
+
+  return (status);
+}
+
+/**
+  @} end of ComplexFFT group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c
new file mode 100644
index 0000000..2a03b57
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c
@@ -0,0 +1,689 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cfft_radix2_q15.c
+ * Description:  Radix-2 Decimation in Frequency CFFT & CIFFT Fixed point processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+void arm_radix2_butterfly_q15(
+        q15_t * pSrc,
+        uint32_t fftLen,
+  const q15_t * pCoef,
+        uint16_t twidCoefModifier);
+
+void arm_radix2_butterfly_inverse_q15(
+        q15_t * pSrc,
+        uint32_t fftLen,
+  const q15_t * pCoef,
+        uint16_t twidCoefModifier);
+
+void arm_bitreversal_q15(
+        q15_t * pSrc,
+        uint32_t fftLen,
+        uint16_t bitRevFactor,
+  const uint16_t * pBitRevTab);
+
+/**
+  @ingroup groupTransforms
+ */
+
+/**
+  @addtogroup ComplexFFT
+  @{
+ */
+
+/**
+  @brief         Processing function for the fixed-point CFFT/CIFFT.
+  @deprecated    Do not use this function. It has been superseded by \ref arm_cfft_q15 and will be removed in the future.
+  @param[in]     S    points to an instance of the fixed-point CFFT/CIFFT structure
+  @param[in,out] pSrc points to the complex data buffer of size <code>2*fftLen</code>. Processing occurs in-place
+  @return        none
+ */
+
+void arm_cfft_radix2_q15(
+  const arm_cfft_radix2_instance_q15 * S,
+        q15_t * pSrc)
+{
+
+  if (S->ifftFlag == 1U)
+  {
+    arm_radix2_butterfly_inverse_q15 (pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
+  }
+  else
+  {
+    arm_radix2_butterfly_q15 (pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
+  }
+
+  arm_bitreversal_q15(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
+}
+
+/**
+  @} end of ComplexFFT group
+ */
+
+void arm_radix2_butterfly_q15(
+        q15_t * pSrc,
+        uint32_t fftLen,
+  const q15_t * pCoef,
+        uint16_t twidCoefModifier)
+{
+#if defined (ARM_MATH_DSP)
+
+  uint32_t i, j, k, l;
+  uint32_t n1, n2, ia;
+  q15_t in;
+  q31_t T, S, R;
+  q31_t coeff, out1, out2;
+
+  //N = fftLen;
+  n2 = fftLen;
+
+  n1 = n2;
+  n2 = n2 >> 1;
+  ia = 0;
+
+  // loop for groups
+  for (i = 0; i < n2; i++)
+  {
+    coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
+
+    ia = ia + twidCoefModifier;
+
+    l = i + n2;
+
+    T = read_q15x2 (pSrc + (2 * i));
+    in = ((int16_t) (T & 0xFFFF)) >> 1;
+    T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
+
+    S = read_q15x2 (pSrc + (2 * l));
+    in = ((int16_t) (S & 0xFFFF)) >> 1;
+    S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
+
+    R = __QSUB16(T, S);
+
+    write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
+
+#ifndef ARM_MATH_BIG_ENDIAN
+    out1 = __SMUAD(coeff, R) >> 16;
+    out2 = __SMUSDX(coeff, R);
+#else
+    out1 = __SMUSDX(R, coeff) >> 16U;
+    out2 = __SMUAD(coeff, R);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    write_q15x2 (pSrc + (2U * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
+
+    coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
+
+    ia = ia + twidCoefModifier;
+
+    /* loop for butterfly */
+    i++;
+    l++;
+
+    T = read_q15x2 (pSrc + (2 * i));
+    in = ((int16_t) (T & 0xFFFF)) >> 1;
+    T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
+
+    S = read_q15x2 (pSrc + (2 * l));
+    in = ((int16_t) (S & 0xFFFF)) >> 1;
+    S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
+
+    R = __QSUB16(T, S);
+
+    write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
+
+#ifndef ARM_MATH_BIG_ENDIAN
+    out1 = __SMUAD(coeff, R) >> 16;
+    out2 = __SMUSDX(coeff, R);
+#else
+
+    out1 = __SMUSDX(R, coeff) >> 16U;
+    out2 = __SMUAD(coeff, R);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    write_q15x2 (pSrc + (2U * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
+
+  } /* groups loop end */
+
+  twidCoefModifier = twidCoefModifier << 1U;
+
+  /* loop for stage */
+  for (k = fftLen / 2; k > 2; k = k >> 1)
+  {
+    n1 = n2;
+    n2 = n2 >> 1;
+    ia = 0;
+
+    /* loop for groups */
+    for (j = 0; j < n2; j++)
+    {
+      coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
+
+      ia = ia + twidCoefModifier;
+
+      /* loop for butterfly */
+      for (i = j; i < fftLen; i += n1)
+      {
+        l = i + n2;
+
+        T = read_q15x2 (pSrc + (2 * i));
+
+        S = read_q15x2 (pSrc + (2 * l));
+
+        R = __QSUB16(T, S);
+
+        write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
+
+#ifndef ARM_MATH_BIG_ENDIAN
+        out1 = __SMUAD(coeff, R) >> 16;
+        out2 = __SMUSDX(coeff, R);
+#else
+        out1 = __SMUSDX(R, coeff) >> 16U;
+        out2 = __SMUAD(coeff, R);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+        write_q15x2 (pSrc + (2U * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
+
+        i += n1;
+
+        l = i + n2;
+
+        T = read_q15x2 (pSrc + (2 * i));
+
+        S = read_q15x2 (pSrc + (2 * l));
+
+        R = __QSUB16(T, S);
+
+        write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
+
+#ifndef ARM_MATH_BIG_ENDIAN
+        out1 = __SMUAD(coeff, R) >> 16;
+        out2 = __SMUSDX(coeff, R);
+#else
+        out1 = __SMUSDX(R, coeff) >> 16U;
+        out2 = __SMUAD(coeff, R);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+        write_q15x2 (pSrc + (2U * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
+
+      } /* butterfly loop end */
+
+    } /* groups loop end */
+
+    twidCoefModifier = twidCoefModifier << 1U;
+  } /* stages loop end */
+
+  n1 = n2;
+  n2 = n2 >> 1;
+  ia = 0;
+
+  coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
+
+  ia = ia + twidCoefModifier;
+
+  /* loop for butterfly */
+  for (i = 0; i < fftLen; i += n1)
+  {
+    l = i + n2;
+
+    T = read_q15x2 (pSrc + (2 * i));
+
+    S = read_q15x2 (pSrc + (2 * l));
+
+    R = __QSUB16(T, S);
+
+    write_q15x2 (pSrc + (2 * i), __QADD16(T, S));
+
+    write_q15x2 (pSrc + (2 * l), R);
+
+    i += n1;
+    l = i + n2;
+
+    T = read_q15x2 (pSrc + (2 * i));
+
+    S = read_q15x2 (pSrc + (2 * l));
+
+    R = __QSUB16(T, S);
+
+    write_q15x2 (pSrc + (2 * i), __QADD16(T, S));
+
+    write_q15x2 (pSrc + (2 * l), R);
+
+  } /* groups loop end */
+
+
+#else /* #if defined (ARM_MATH_DSP) */
+
+  uint32_t i, j, k, l;
+  uint32_t n1, n2, ia;
+  q15_t xt, yt, cosVal, sinVal;
+
+
+  // N = fftLen;
+  n2 = fftLen;
+
+  n1 = n2;
+  n2 = n2 >> 1;
+  ia = 0;
+
+  /* loop for groups */
+  for (j = 0; j < n2; j++)
+  {
+    cosVal = pCoef[(ia * 2)];
+    sinVal = pCoef[(ia * 2) + 1];
+    ia = ia + twidCoefModifier;
+
+    /* loop for butterfly */
+    for (i = j; i < fftLen; i += n1)
+    {
+      l = i + n2;
+      xt = (pSrc[2 * i] >> 1U) - (pSrc[2 * l] >> 1U);
+      pSrc[2 * i] = ((pSrc[2 * i] >> 1U) + (pSrc[2 * l] >> 1U)) >> 1U;
+
+      yt = (pSrc[2 * i + 1] >> 1U) - (pSrc[2 * l + 1] >> 1U);
+      pSrc[2 * i + 1] = ((pSrc[2 * l + 1] >> 1U) +
+                         (pSrc[2 * i + 1] >> 1U)  ) >> 1U;
+
+      pSrc[2 * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) +
+                     ((int16_t) (((q31_t) yt * sinVal) >> 16)));
+
+      pSrc[2U * l + 1] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) -
+                          ((int16_t) (((q31_t) xt * sinVal) >> 16)));
+
+    } /* butterfly loop end */
+
+  } /* groups loop end */
+
+  twidCoefModifier = twidCoefModifier << 1U;
+
+  /* loop for stage */
+  for (k = fftLen / 2; k > 2; k = k >> 1)
+  {
+    n1 = n2;
+    n2 = n2 >> 1;
+    ia = 0;
+
+    /* loop for groups */
+    for (j = 0; j < n2; j++)
+    {
+      cosVal = pCoef[ia * 2];
+      sinVal = pCoef[(ia * 2) + 1];
+      ia = ia + twidCoefModifier;
+
+      /* loop for butterfly */
+      for (i = j; i < fftLen; i += n1)
+      {
+        l = i + n2;
+        xt = pSrc[2 * i] - pSrc[2 * l];
+        pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]) >> 1U;
+
+        yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
+        pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]) >> 1U;
+
+        pSrc[2 * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) +
+                       ((int16_t) (((q31_t) yt * sinVal) >> 16)));
+
+        pSrc[2U * l + 1] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) -
+                            ((int16_t) (((q31_t) xt * sinVal) >> 16)));
+
+      } /* butterfly loop end */
+
+    } /* groups loop end */
+
+    twidCoefModifier = twidCoefModifier << 1U;
+  } /* stages loop end */
+
+  n1 = n2;
+  n2 = n2 >> 1;
+  ia = 0;
+
+  /* loop for groups */
+  for (j = 0; j < n2; j++)
+  {
+    cosVal = pCoef[ia * 2];
+    sinVal = pCoef[(ia * 2) + 1];
+
+    ia = ia + twidCoefModifier;
+
+    /* loop for butterfly */
+    for (i = j; i < fftLen; i += n1)
+    {
+      l = i + n2;
+      xt = pSrc[2 * i] - pSrc[2 * l];
+      pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]);
+
+      yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
+      pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]);
+
+      pSrc[2 * l] = xt;
+
+      pSrc[2 * l + 1] = yt;
+
+    } /* butterfly loop end */
+
+  } /* groups loop end */
+
+  twidCoefModifier = twidCoefModifier << 1U;
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+}
+
+
+void arm_radix2_butterfly_inverse_q15(
+        q15_t * pSrc,
+        uint32_t fftLen,
+  const q15_t * pCoef,
+        uint16_t twidCoefModifier)
+{
+#if defined (ARM_MATH_DSP)
+
+        uint32_t i, j, k, l;
+        uint32_t n1, n2, ia;
+        q15_t in;
+        q31_t T, S, R;
+        q31_t coeff, out1, out2;
+
+  // N = fftLen;
+  n2 = fftLen;
+
+  n1 = n2;
+  n2 = n2 >> 1;
+  ia = 0;
+
+  /* loop for groups */
+  for (i = 0; i < n2; i++)
+  {
+    coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
+
+    ia = ia + twidCoefModifier;
+
+    l = i + n2;
+
+    T = read_q15x2 (pSrc + (2 * i));
+    in = ((int16_t) (T & 0xFFFF)) >> 1;
+    T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
+
+    S = read_q15x2 (pSrc + (2 * l));
+    in = ((int16_t) (S & 0xFFFF)) >> 1;
+    S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
+
+    R = __QSUB16(T, S);
+
+    write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
+
+#ifndef ARM_MATH_BIG_ENDIAN
+    out1 = __SMUSD(coeff, R) >> 16;
+    out2 = __SMUADX(coeff, R);
+#else
+    out1 = __SMUADX(R, coeff) >> 16U;
+    out2 = __SMUSD(__QSUB(0, coeff), R);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    write_q15x2 (pSrc + (2 * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
+
+    coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
+
+    ia = ia + twidCoefModifier;
+
+    /* loop for butterfly */
+    i++;
+    l++;
+
+    T = read_q15x2 (pSrc + (2 * i));
+    in = ((int16_t) (T & 0xFFFF)) >> 1;
+    T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
+
+    S = read_q15x2 (pSrc + (2 * l));
+    in = ((int16_t) (S & 0xFFFF)) >> 1;
+    S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
+
+    R = __QSUB16(T, S);
+
+    write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
+
+#ifndef ARM_MATH_BIG_ENDIAN
+    out1 = __SMUSD(coeff, R) >> 16;
+    out2 = __SMUADX(coeff, R);
+#else
+    out1 = __SMUADX(R, coeff) >> 16U;
+    out2 = __SMUSD(__QSUB(0, coeff), R);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    write_q15x2 (pSrc + (2 * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
+
+  } /* groups loop end */
+
+  twidCoefModifier = twidCoefModifier << 1U;
+
+  /* loop for stage */
+  for (k = fftLen / 2; k > 2; k = k >> 1)
+  {
+    n1 = n2;
+    n2 = n2 >> 1;
+    ia = 0;
+
+    /* loop for groups */
+    for (j = 0; j < n2; j++)
+    {
+      coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
+
+      ia = ia + twidCoefModifier;
+
+      /* loop for butterfly */
+      for (i = j; i < fftLen; i += n1)
+      {
+        l = i + n2;
+
+        T = read_q15x2 (pSrc + (2 * i));
+
+        S = read_q15x2 (pSrc + (2 * l));
+
+        R = __QSUB16(T, S);
+
+        write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
+
+#ifndef ARM_MATH_BIG_ENDIAN
+        out1 = __SMUSD(coeff, R) >> 16;
+        out2 = __SMUADX(coeff, R);
+#else
+        out1 = __SMUADX(R, coeff) >> 16U;
+        out2 = __SMUSD(__QSUB(0, coeff), R);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+        write_q15x2 (pSrc + (2 * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
+
+        i += n1;
+
+        l = i + n2;
+
+        T = read_q15x2 (pSrc + (2 * i));
+
+        S = read_q15x2 (pSrc + (2 * l));
+
+        R = __QSUB16(T, S);
+
+        write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
+
+#ifndef ARM_MATH_BIG_ENDIAN
+        out1 = __SMUSD(coeff, R) >> 16;
+        out2 = __SMUADX(coeff, R);
+#else
+        out1 = __SMUADX(R, coeff) >> 16U;
+        out2 = __SMUSD(__QSUB(0, coeff), R);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+        write_q15x2 (pSrc + (2 * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
+
+      } /* butterfly loop end */
+
+    } /* groups loop end */
+
+    twidCoefModifier = twidCoefModifier << 1U;
+  } /* stages loop end */
+
+  n1 = n2;
+  n2 = n2 >> 1;
+  ia = 0;
+
+  /* loop for groups */
+  for (j = 0; j < n2; j++)
+  {
+    coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
+
+    ia = ia + twidCoefModifier;
+
+    /* loop for butterfly */
+    for (i = j; i < fftLen; i += n1)
+    {
+      l = i + n2;
+
+      T = read_q15x2 (pSrc + (2 * i));
+
+      S = read_q15x2 (pSrc + (2 * l));
+
+      R = __QSUB16(T, S);
+
+      write_q15x2 (pSrc + (2 * i), __QADD16(T, S));
+
+      write_q15x2 (pSrc + (2 * l), R);
+
+    } /* butterfly loop end */
+
+  } /* groups loop end */
+
+  twidCoefModifier = twidCoefModifier << 1U;
+
+#else /* #if defined (ARM_MATH_DSP) */
+
+        uint32_t i, j, k, l;
+        uint32_t n1, n2, ia;
+        q15_t xt, yt, cosVal, sinVal;
+
+  // N = fftLen;
+  n2 = fftLen;
+
+  n1 = n2;
+  n2 = n2 >> 1;
+  ia = 0;
+
+  /* loop for groups */
+  for (j = 0; j < n2; j++)
+  {
+    cosVal = pCoef[(ia * 2)];
+    sinVal = pCoef[(ia * 2) + 1];
+    ia = ia + twidCoefModifier;
+
+    /* loop for butterfly */
+    for (i = j; i < fftLen; i += n1)
+    {
+      l = i + n2;
+      xt = (pSrc[2 * i] >> 1U) - (pSrc[2 * l] >> 1U);
+      pSrc[2 * i] = ((pSrc[2 * i] >> 1U) + (pSrc[2 * l] >> 1U)) >> 1U;
+
+      yt = (pSrc[2 * i + 1] >> 1U) - (pSrc[2 * l + 1] >> 1U);
+      pSrc[2 * i + 1] = ((pSrc[2 * l + 1] >> 1U) +
+                         (pSrc[2 * i + 1] >> 1U)  ) >> 1U;
+
+      pSrc[2 * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) -
+                     ((int16_t) (((q31_t) yt * sinVal) >> 16)));
+
+      pSrc[2 * l + 1] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) +
+                         ((int16_t) (((q31_t) xt * sinVal) >> 16)));
+
+    } /* butterfly loop end */
+
+  } /* groups loop end */
+
+  twidCoefModifier = twidCoefModifier << 1U;
+
+  /* loop for stage */
+  for (k = fftLen / 2; k > 2; k = k >> 1)
+  {
+    n1 = n2;
+    n2 = n2 >> 1;
+    ia = 0;
+
+    /* loop for groups */
+    for (j = 0; j < n2; j++)
+    {
+      cosVal = pCoef[(ia * 2)];
+      sinVal = pCoef[(ia * 2) + 1];
+      ia = ia + twidCoefModifier;
+
+      /* loop for butterfly */
+      for (i = j; i < fftLen; i += n1)
+      {
+        l = i + n2;
+        xt = pSrc[2 * i] - pSrc[2 * l];
+        pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]) >> 1U;
+
+        yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
+        pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]) >> 1U;
+
+        pSrc[2 * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) -
+                       ((int16_t) (((q31_t) yt * sinVal) >> 16))  );
+
+        pSrc[2 * l + 1] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) +
+                           ((int16_t) (((q31_t) xt * sinVal) >> 16))  );
+
+      } /* butterfly loop end */
+
+    } /* groups loop end */
+
+    twidCoefModifier = twidCoefModifier << 1U;
+  } /* stages loop end */
+
+  n1 = n2;
+  n2 = n2 >> 1;
+  ia = 0;
+
+  cosVal = pCoef[(ia * 2)];
+  sinVal = pCoef[(ia * 2) + 1];
+
+  ia = ia + twidCoefModifier;
+
+  /* loop for butterfly */
+  for (i = 0; i < fftLen; i += n1)
+  {
+    l = i + n2;
+    xt = pSrc[2 * i] - pSrc[2 * l];
+    pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]);
+
+    yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
+    pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]);
+
+    pSrc[2 * l] = xt;
+
+    pSrc[2 * l + 1] = yt;
+
+  } /* groups loop end */
+
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c
new file mode 100644
index 0000000..6c79a65
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c
@@ -0,0 +1,337 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cfft_radix2_q31.c
+ * Description:  Radix-2 Decimation in Frequency CFFT & CIFFT Fixed point processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+void arm_radix2_butterfly_q31(
+        q31_t * pSrc,
+        uint32_t fftLen,
+  const q31_t * pCoef,
+        uint16_t twidCoefModifier);
+
+void arm_radix2_butterfly_inverse_q31(
+        q31_t * pSrc,
+        uint32_t fftLen,
+  const q31_t * pCoef,
+        uint16_t twidCoefModifier);
+
+void arm_bitreversal_q31(
+        q31_t * pSrc,
+        uint32_t fftLen,
+        uint16_t bitRevFactor,
+  const uint16_t * pBitRevTab);
+
+/**
+  @ingroup groupTransforms
+ */
+
+/**
+  @addtogroup ComplexFFT
+  @{
+ */
+
+/**
+  @brief         Processing function for the fixed-point CFFT/CIFFT.
+  @deprecated    Do not use this function. It has been superseded by \ref arm_cfft_q31 and will be removed in the future.
+  @param[in]     S    points to an instance of the fixed-point CFFT/CIFFT structure
+  @param[in,out] pSrc points to the complex data buffer of size <code>2*fftLen</code>. Processing occurs in-place
+  @return        none
+ */
+
+void arm_cfft_radix2_q31(
+  const arm_cfft_radix2_instance_q31 * S,
+        q31_t * pSrc)
+{
+
+   if (S->ifftFlag == 1U)
+   {
+      arm_radix2_butterfly_inverse_q31(pSrc, S->fftLen,
+      S->pTwiddle, S->twidCoefModifier);
+   }
+   else
+   {
+      arm_radix2_butterfly_q31(pSrc, S->fftLen,
+      S->pTwiddle, S->twidCoefModifier);
+   }
+
+   arm_bitreversal_q31(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
+}
+
+/**
+  @} end of ComplexFFT group
+ */
+
+void arm_radix2_butterfly_q31(
+        q31_t * pSrc,
+        uint32_t fftLen,
+  const q31_t * pCoef,
+        uint16_t twidCoefModifier)
+{
+
+   unsigned i, j, k, l, m;
+   unsigned n1, n2, ia;
+   q31_t xt, yt, cosVal, sinVal;
+   q31_t p0, p1;
+
+   //N = fftLen;
+   n2 = fftLen;
+
+   n1 = n2;
+   n2 = n2 >> 1;
+   ia = 0;
+
+   // loop for groups
+   for (i = 0; i < n2; i++)
+   {
+      cosVal = pCoef[ia * 2];
+      sinVal = pCoef[(ia * 2) + 1];
+      ia = ia + twidCoefModifier;
+
+      l = i + n2;
+      xt = (pSrc[2 * i] >> 1U) - (pSrc[2 * l] >> 1U);
+      pSrc[2 * i] = ((pSrc[2 * i] >> 1U) + (pSrc[2 * l] >> 1U)) >> 1U;
+
+      yt = (pSrc[2 * i + 1] >> 1U) - (pSrc[2 * l + 1] >> 1U);
+      pSrc[2 * i + 1] =
+        ((pSrc[2 * l + 1] >> 1U) + (pSrc[2 * i + 1] >> 1U)) >> 1U;
+
+      mult_32x32_keep32_R(p0, xt, cosVal);
+      mult_32x32_keep32_R(p1, yt, cosVal);
+      multAcc_32x32_keep32_R(p0, yt, sinVal);
+      multSub_32x32_keep32_R(p1, xt, sinVal);
+
+      pSrc[2U * l] = p0;
+      pSrc[2U * l + 1U] = p1;
+
+   }                             // groups loop end
+
+   twidCoefModifier <<= 1U;
+
+   // loop for stage
+   for (k = fftLen / 2; k > 2; k = k >> 1)
+   {
+      n1 = n2;
+      n2 = n2 >> 1;
+      ia = 0;
+
+      // loop for groups
+      for (j = 0; j < n2; j++)
+      {
+         cosVal = pCoef[ia * 2];
+         sinVal = pCoef[(ia * 2) + 1];
+         ia = ia + twidCoefModifier;
+
+         // loop for butterfly
+         i = j;
+         m = fftLen / n1;
+         do
+         {
+            l = i + n2;
+            xt = pSrc[2 * i] - pSrc[2 * l];
+            pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]) >> 1U;
+
+            yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
+            pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]) >> 1U;
+
+            mult_32x32_keep32_R(p0, xt, cosVal);
+            mult_32x32_keep32_R(p1, yt, cosVal);
+            multAcc_32x32_keep32_R(p0, yt, sinVal);
+            multSub_32x32_keep32_R(p1, xt, sinVal);
+
+            pSrc[2U * l] = p0;
+            pSrc[2U * l + 1U] = p1;
+            i += n1;
+            m--;
+         } while ( m > 0);                   // butterfly loop end
+
+      }                           // groups loop end
+
+      twidCoefModifier <<= 1U;
+   }                             // stages loop end
+
+   n1 = n2;
+   n2 = n2 >> 1;
+   ia = 0;
+
+   cosVal = pCoef[ia * 2];
+   sinVal = pCoef[(ia * 2) + 1];
+   ia = ia + twidCoefModifier;
+
+   // loop for butterfly
+   for (i = 0; i < fftLen; i += n1)
+   {
+      l = i + n2;
+      xt = pSrc[2 * i] - pSrc[2 * l];
+      pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]);
+
+      yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
+      pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]);
+
+      pSrc[2U * l] = xt;
+
+      pSrc[2U * l + 1U] = yt;
+
+      i += n1;
+      l = i + n2;
+
+      xt = pSrc[2 * i] - pSrc[2 * l];
+      pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]);
+
+      yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
+      pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]);
+
+      pSrc[2U * l] = xt;
+
+      pSrc[2U * l + 1U] = yt;
+
+   }                             // butterfly loop end
+
+}
+
+
+void arm_radix2_butterfly_inverse_q31(
+        q31_t * pSrc,
+        uint32_t fftLen,
+  const q31_t * pCoef,
+        uint16_t twidCoefModifier)
+{
+
+   unsigned i, j, k, l;
+   unsigned n1, n2, ia;
+   q31_t xt, yt, cosVal, sinVal;
+   q31_t p0, p1;
+
+   //N = fftLen;
+   n2 = fftLen;
+
+   n1 = n2;
+   n2 = n2 >> 1;
+   ia = 0;
+
+   // loop for groups
+   for (i = 0; i < n2; i++)
+   {
+      cosVal = pCoef[ia * 2];
+      sinVal = pCoef[(ia * 2) + 1];
+      ia = ia + twidCoefModifier;
+
+      l = i + n2;
+      xt = (pSrc[2 * i] >> 1U) - (pSrc[2 * l] >> 1U);
+      pSrc[2 * i] = ((pSrc[2 * i] >> 1U) + (pSrc[2 * l] >> 1U)) >> 1U;
+
+      yt = (pSrc[2 * i + 1] >> 1U) - (pSrc[2 * l + 1] >> 1U);
+      pSrc[2 * i + 1] =
+        ((pSrc[2 * l + 1] >> 1U) + (pSrc[2 * i + 1] >> 1U)) >> 1U;
+
+      mult_32x32_keep32_R(p0, xt, cosVal);
+      mult_32x32_keep32_R(p1, yt, cosVal);
+      multSub_32x32_keep32_R(p0, yt, sinVal);
+      multAcc_32x32_keep32_R(p1, xt, sinVal);
+
+      pSrc[2U * l] = p0;
+      pSrc[2U * l + 1U] = p1;
+   }                             // groups loop end
+
+   twidCoefModifier = twidCoefModifier << 1U;
+
+   // loop for stage
+   for (k = fftLen / 2; k > 2; k = k >> 1)
+   {
+      n1 = n2;
+      n2 = n2 >> 1;
+      ia = 0;
+
+      // loop for groups
+      for (j = 0; j < n2; j++)
+      {
+         cosVal = pCoef[ia * 2];
+         sinVal = pCoef[(ia * 2) + 1];
+         ia = ia + twidCoefModifier;
+
+         // loop for butterfly
+         for (i = j; i < fftLen; i += n1)
+         {
+            l = i + n2;
+            xt = pSrc[2 * i] - pSrc[2 * l];
+            pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]) >> 1U;
+
+            yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
+            pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]) >> 1U;
+
+            mult_32x32_keep32_R(p0, xt, cosVal);
+            mult_32x32_keep32_R(p1, yt, cosVal);
+            multSub_32x32_keep32_R(p0, yt, sinVal);
+            multAcc_32x32_keep32_R(p1, xt, sinVal);
+
+            pSrc[2U * l] = p0;
+            pSrc[2U * l + 1U] = p1;
+         }                         // butterfly loop end
+
+      }                           // groups loop end
+
+      twidCoefModifier = twidCoefModifier << 1U;
+   }                             // stages loop end
+
+   n1 = n2;
+   n2 = n2 >> 1;
+   ia = 0;
+
+   cosVal = pCoef[ia * 2];
+   sinVal = pCoef[(ia * 2) + 1];
+   ia = ia + twidCoefModifier;
+
+   // loop for butterfly
+   for (i = 0; i < fftLen; i += n1)
+   {
+      l = i + n2;
+      xt = pSrc[2 * i] - pSrc[2 * l];
+      pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]);
+
+      yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
+      pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]);
+
+      pSrc[2U * l] = xt;
+
+      pSrc[2U * l + 1U] = yt;
+
+      i += n1;
+      l = i + n2;
+
+      xt = pSrc[2 * i] - pSrc[2 * l];
+      pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]);
+
+      yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
+      pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]);
+
+      pSrc[2U * l] = xt;
+
+      pSrc[2U * l + 1U] = yt;
+
+   }                             // butterfly loop end
+
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c
new file mode 100644
index 0000000..9629145
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c
@@ -0,0 +1,1200 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cfft_radix4_f32.c
+ * Description:  Radix-4 Decimation in Frequency CFFT & CIFFT Floating point processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+extern void arm_bitreversal_f32(
+        float32_t * pSrc,
+        uint16_t fftSize,
+        uint16_t bitRevFactor,
+  const uint16_t * pBitRevTab);
+
+void arm_radix4_butterfly_f32(
+        float32_t * pSrc,
+        uint16_t fftLen,
+  const float32_t * pCoef,
+        uint16_t twidCoefModifier);
+
+void arm_radix4_butterfly_inverse_f32(
+        float32_t * pSrc,
+        uint16_t fftLen,
+  const float32_t * pCoef,
+        uint16_t twidCoefModifier,
+        float32_t onebyfftLen);
+
+
+/**
+  @ingroup groupTransforms
+ */
+
+/**
+  @addtogroup ComplexFFT
+  @{
+ */
+
+/**
+  @brief         Processing function for the floating-point Radix-4 CFFT/CIFFT.
+  @deprecated    Do not use this function. It has been superseded by \ref arm_cfft_f32 and will be removed in the future.
+  @param[in]     S    points to an instance of the floating-point Radix-4 CFFT/CIFFT structure
+  @param[in,out] pSrc points to the complex data buffer of size <code>2*fftLen</code>. Processing occurs in-place
+  @return        none
+ */
+
+void arm_cfft_radix4_f32(
+  const arm_cfft_radix4_instance_f32 * S,
+        float32_t * pSrc)
+{
+   if (S->ifftFlag == 1U)
+   {
+      /*  Complex IFFT radix-4  */
+      arm_radix4_butterfly_inverse_f32(pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier, S->onebyfftLen);
+   }
+   else
+   {
+      /*  Complex FFT radix-4  */
+      arm_radix4_butterfly_f32(pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
+   }
+
+   if (S->bitReverseFlag == 1U)
+   {
+      /*  Bit Reversal */
+      arm_bitreversal_f32(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
+   }
+
+}
+
+/**
+  @} end of ComplexFFT group
+ */
+
+/* ----------------------------------------------------------------------
+ * Internal helper function used by the FFTs
+ * ---------------------------------------------------------------------- */
+
+/**
+  brief         Core function for the floating-point CFFT butterfly process.
+  param[in,out] pSrc             points to the in-place buffer of floating-point data type
+  param[in]     fftLen           length of the FFT
+  param[in]     pCoef            points to the twiddle coefficient buffer
+  param[in]     twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table
+  return        none
+ */
+
+void arm_radix4_butterfly_f32(
+        float32_t * pSrc,
+        uint16_t fftLen,
+  const float32_t * pCoef,
+        uint16_t twidCoefModifier)
+{
+        float32_t co1, co2, co3, si1, si2, si3;
+        uint32_t ia1, ia2, ia3;
+        uint32_t i0, i1, i2, i3;
+        uint32_t n1, n2, j, k;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+        float32_t xaIn, yaIn, xbIn, ybIn, xcIn, ycIn, xdIn, ydIn;
+        float32_t Xaplusc, Xbplusd, Yaplusc, Ybplusd, Xaminusc, Xbminusd, Yaminusc,
+        Ybminusd;
+        float32_t Xb12C_out, Yb12C_out, Xc12C_out, Yc12C_out, Xd12C_out, Yd12C_out;
+        float32_t Xb12_out, Yb12_out, Xc12_out, Yc12_out, Xd12_out, Yd12_out;
+        float32_t *ptr1;
+        float32_t p0,p1,p2,p3,p4,p5;
+        float32_t a0,a1,a2,a3,a4,a5,a6,a7;
+
+   /*  Initializations for the first stage */
+   n2 = fftLen;
+   n1 = n2;
+
+   /* n2 = fftLen/4 */
+   n2 >>= 2U;
+   i0 = 0U;
+   ia1 = 0U;
+
+   j = n2;
+
+   /*  Calculation of first stage */
+   do
+   {
+      /*  index calculation for the input as, */
+      /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
+      i1 = i0 + n2;
+      i2 = i1 + n2;
+      i3 = i2 + n2;
+
+      xaIn = pSrc[(2U * i0)];
+      yaIn = pSrc[(2U * i0) + 1U];
+
+      xbIn = pSrc[(2U * i1)];
+      ybIn = pSrc[(2U * i1) + 1U];
+
+      xcIn = pSrc[(2U * i2)];
+      ycIn = pSrc[(2U * i2) + 1U];
+
+      xdIn = pSrc[(2U * i3)];
+      ydIn = pSrc[(2U * i3) + 1U];
+
+      /* xa + xc */
+      Xaplusc = xaIn + xcIn;
+      /* xb + xd */
+      Xbplusd = xbIn + xdIn;
+      /* ya + yc */
+      Yaplusc = yaIn + ycIn;
+      /* yb + yd */
+      Ybplusd = ybIn + ydIn;
+
+      /*  index calculation for the coefficients */
+      ia2 = ia1 + ia1;
+      co2 = pCoef[ia2 * 2U];
+      si2 = pCoef[(ia2 * 2U) + 1U];
+
+      /* xa - xc */
+      Xaminusc = xaIn - xcIn;
+      /* xb - xd */
+      Xbminusd = xbIn - xdIn;
+      /* ya - yc */
+      Yaminusc = yaIn - ycIn;
+      /* yb - yd */
+      Ybminusd = ybIn - ydIn;
+
+      /* xa' = xa + xb + xc + xd */
+      pSrc[(2U * i0)] = Xaplusc + Xbplusd;
+      /* ya' = ya + yb + yc + yd */
+      pSrc[(2U * i0) + 1U] = Yaplusc + Ybplusd;
+
+      /* (xa - xc) + (yb - yd) */
+      Xb12C_out = (Xaminusc + Ybminusd);
+      /* (ya - yc) + (xb - xd) */
+      Yb12C_out = (Yaminusc - Xbminusd);
+      /* (xa + xc) - (xb + xd) */
+      Xc12C_out = (Xaplusc - Xbplusd);
+      /* (ya + yc) - (yb + yd) */
+      Yc12C_out = (Yaplusc - Ybplusd);
+      /* (xa - xc) - (yb - yd) */
+      Xd12C_out = (Xaminusc - Ybminusd);
+      /* (ya - yc) + (xb - xd) */
+      Yd12C_out = (Xbminusd + Yaminusc);
+
+      co1 = pCoef[ia1 * 2U];
+      si1 = pCoef[(ia1 * 2U) + 1U];
+
+      /*  index calculation for the coefficients */
+      ia3 = ia2 + ia1;
+      co3 = pCoef[ia3 * 2U];
+      si3 = pCoef[(ia3 * 2U) + 1U];
+
+      Xb12_out = Xb12C_out * co1;
+      Yb12_out = Yb12C_out * co1;
+      Xc12_out = Xc12C_out * co2;
+      Yc12_out = Yc12C_out * co2;
+      Xd12_out = Xd12C_out * co3;
+      Yd12_out = Yd12C_out * co3;
+
+      /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
+      //Xb12_out -= Yb12C_out * si1;
+      p0 = Yb12C_out * si1;
+      /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
+      //Yb12_out += Xb12C_out * si1;
+      p1 = Xb12C_out * si1;
+      /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
+      //Xc12_out -= Yc12C_out * si2;
+      p2 = Yc12C_out * si2;
+      /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
+      //Yc12_out += Xc12C_out * si2;
+      p3 = Xc12C_out * si2;
+      /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
+      //Xd12_out -= Yd12C_out * si3;
+      p4 = Yd12C_out * si3;
+      /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
+      //Yd12_out += Xd12C_out * si3;
+      p5 = Xd12C_out * si3;
+
+      Xb12_out += p0;
+      Yb12_out -= p1;
+      Xc12_out += p2;
+      Yc12_out -= p3;
+      Xd12_out += p4;
+      Yd12_out -= p5;
+
+      /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
+      pSrc[2U * i1] = Xc12_out;
+
+      /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
+      pSrc[(2U * i1) + 1U] = Yc12_out;
+
+      /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
+      pSrc[2U * i2] = Xb12_out;
+
+      /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
+      pSrc[(2U * i2) + 1U] = Yb12_out;
+
+      /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
+      pSrc[2U * i3] = Xd12_out;
+
+      /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
+      pSrc[(2U * i3) + 1U] = Yd12_out;
+
+      /*  Twiddle coefficients index modifier */
+      ia1 += twidCoefModifier;
+
+      /*  Updating input index */
+      i0++;
+
+   }
+   while (--j);
+
+   twidCoefModifier <<= 2U;
+
+   /*  Calculation of second stage to excluding last stage */
+   for (k = fftLen >> 2U; k > 4U; k >>= 2U)
+   {
+      /*  Initializations for the first stage */
+      n1 = n2;
+      n2 >>= 2U;
+      ia1 = 0U;
+
+      /*  Calculation of first stage */
+      j = 0;
+      do
+      {
+         /*  index calculation for the coefficients */
+         ia2 = ia1 + ia1;
+         ia3 = ia2 + ia1;
+         co1 = pCoef[(ia1 * 2U)];
+         si1 = pCoef[(ia1 * 2U) + 1U];
+         co2 = pCoef[(ia2 * 2U)];
+         si2 = pCoef[(ia2 * 2U) + 1U];
+         co3 = pCoef[(ia3 * 2U)];
+         si3 = pCoef[(ia3 * 2U) + 1U];
+
+         /*  Twiddle coefficients index modifier */
+         ia1 += twidCoefModifier;
+
+         i0 = j;
+         do
+         {
+            /*  index calculation for the input as, */
+            /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
+            i1 = i0 + n2;
+            i2 = i1 + n2;
+            i3 = i2 + n2;
+
+            xaIn = pSrc[(2U * i0)];
+            yaIn = pSrc[(2U * i0) + 1U];
+
+            xbIn = pSrc[(2U * i1)];
+            ybIn = pSrc[(2U * i1) + 1U];
+
+            xcIn = pSrc[(2U * i2)];
+            ycIn = pSrc[(2U * i2) + 1U];
+
+            xdIn = pSrc[(2U * i3)];
+            ydIn = pSrc[(2U * i3) + 1U];
+
+            /* xa - xc */
+            Xaminusc = xaIn - xcIn;
+            /* (xb - xd) */
+            Xbminusd = xbIn - xdIn;
+            /* ya - yc */
+            Yaminusc = yaIn - ycIn;
+            /* (yb - yd) */
+            Ybminusd = ybIn - ydIn;
+
+            /* xa + xc */
+            Xaplusc = xaIn + xcIn;
+            /* xb + xd */
+            Xbplusd = xbIn + xdIn;
+            /* ya + yc */
+            Yaplusc = yaIn + ycIn;
+            /* yb + yd */
+            Ybplusd = ybIn + ydIn;
+
+            /* (xa - xc) + (yb - yd) */
+            Xb12C_out = (Xaminusc + Ybminusd);
+            /* (ya - yc) -  (xb - xd) */
+            Yb12C_out = (Yaminusc - Xbminusd);
+            /* xa + xc -(xb + xd) */
+            Xc12C_out = (Xaplusc - Xbplusd);
+            /* (ya + yc) - (yb + yd) */
+            Yc12C_out = (Yaplusc - Ybplusd);
+            /* (xa - xc) - (yb - yd) */
+            Xd12C_out = (Xaminusc - Ybminusd);
+            /* (ya - yc) +  (xb - xd) */
+            Yd12C_out = (Xbminusd + Yaminusc);
+
+            pSrc[(2U * i0)] = Xaplusc + Xbplusd;
+            pSrc[(2U * i0) + 1U] = Yaplusc + Ybplusd;
+
+            Xb12_out = Xb12C_out * co1;
+            Yb12_out = Yb12C_out * co1;
+            Xc12_out = Xc12C_out * co2;
+            Yc12_out = Yc12C_out * co2;
+            Xd12_out = Xd12C_out * co3;
+            Yd12_out = Yd12C_out * co3;
+
+            /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
+            //Xb12_out -= Yb12C_out * si1;
+            p0 = Yb12C_out * si1;
+            /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
+            //Yb12_out += Xb12C_out * si1;
+            p1 = Xb12C_out * si1;
+            /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
+            //Xc12_out -= Yc12C_out * si2;
+            p2 = Yc12C_out * si2;
+            /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
+            //Yc12_out += Xc12C_out * si2;
+            p3 = Xc12C_out * si2;
+            /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
+            //Xd12_out -= Yd12C_out * si3;
+            p4 = Yd12C_out * si3;
+            /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
+            //Yd12_out += Xd12C_out * si3;
+            p5 = Xd12C_out * si3;
+
+            Xb12_out += p0;
+            Yb12_out -= p1;
+            Xc12_out += p2;
+            Yc12_out -= p3;
+            Xd12_out += p4;
+            Yd12_out -= p5;
+
+            /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
+            pSrc[2U * i1] = Xc12_out;
+
+            /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
+            pSrc[(2U * i1) + 1U] = Yc12_out;
+
+            /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
+            pSrc[2U * i2] = Xb12_out;
+
+            /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
+            pSrc[(2U * i2) + 1U] = Yb12_out;
+
+            /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
+            pSrc[2U * i3] = Xd12_out;
+
+            /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
+            pSrc[(2U * i3) + 1U] = Yd12_out;
+
+            i0 += n1;
+         } while (i0 < fftLen);
+         j++;
+      } while (j <= (n2 - 1U));
+      twidCoefModifier <<= 2U;
+   }
+
+   j = fftLen >> 2;
+   ptr1 = &pSrc[0];
+
+   /*  Calculations of last stage */
+   do
+   {
+      xaIn = ptr1[0];
+      yaIn = ptr1[1];
+      xbIn = ptr1[2];
+      ybIn = ptr1[3];
+      xcIn = ptr1[4];
+      ycIn = ptr1[5];
+      xdIn = ptr1[6];
+      ydIn = ptr1[7];
+
+      /* xa + xc */
+      Xaplusc = xaIn + xcIn;
+
+      /* xa - xc */
+      Xaminusc = xaIn - xcIn;
+
+      /* ya + yc */
+      Yaplusc = yaIn + ycIn;
+
+      /* ya - yc */
+      Yaminusc = yaIn - ycIn;
+
+      /* xb + xd */
+      Xbplusd = xbIn + xdIn;
+
+      /* yb + yd */
+      Ybplusd = ybIn + ydIn;
+
+      /* (xb-xd) */
+      Xbminusd = xbIn - xdIn;
+
+      /* (yb-yd) */
+      Ybminusd = ybIn - ydIn;
+
+      /* xa' = xa + xb + xc + xd */
+      a0 = (Xaplusc + Xbplusd);
+      /* ya' = ya + yb + yc + yd */
+      a1 = (Yaplusc + Ybplusd);
+      /* xc' = (xa-xb+xc-xd) */
+      a2 = (Xaplusc - Xbplusd);
+      /* yc' = (ya-yb+yc-yd) */
+      a3 = (Yaplusc - Ybplusd);
+      /* xb' = (xa+yb-xc-yd) */
+      a4 = (Xaminusc + Ybminusd);
+      /* yb' = (ya-xb-yc+xd) */
+      a5 = (Yaminusc - Xbminusd);
+      /* xd' = (xa-yb-xc+yd)) */
+      a6 = (Xaminusc - Ybminusd);
+      /* yd' = (ya+xb-yc-xd) */
+      a7 = (Xbminusd + Yaminusc);
+
+      ptr1[0] = a0;
+      ptr1[1] = a1;
+      ptr1[2] = a2;
+      ptr1[3] = a3;
+      ptr1[4] = a4;
+      ptr1[5] = a5;
+      ptr1[6] = a6;
+      ptr1[7] = a7;
+
+      /* increment pointer by 8 */
+      ptr1 += 8U;
+   } while (--j);
+
+#else
+
+        float32_t t1, t2, r1, r2, s1, s2;
+
+   /* Initializations for the fft calculation */
+   n2 = fftLen;
+   n1 = n2;
+   for (k = fftLen; k > 1U; k >>= 2U)
+   {
+      /*  Initializations for the fft calculation */
+      n1 = n2;
+      n2 >>= 2U;
+      ia1 = 0U;
+
+      /*  FFT Calculation */
+      j = 0;
+      do
+      {
+         /*  index calculation for the coefficients */
+         ia2 = ia1 + ia1;
+         ia3 = ia2 + ia1;
+         co1 = pCoef[ia1 * 2U];
+         si1 = pCoef[(ia1 * 2U) + 1U];
+         co2 = pCoef[ia2 * 2U];
+         si2 = pCoef[(ia2 * 2U) + 1U];
+         co3 = pCoef[ia3 * 2U];
+         si3 = pCoef[(ia3 * 2U) + 1U];
+
+         /*  Twiddle coefficients index modifier */
+         ia1 = ia1 + twidCoefModifier;
+
+         i0 = j;
+         do
+         {
+            /*  index calculation for the input as, */
+            /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
+            i1 = i0 + n2;
+            i2 = i1 + n2;
+            i3 = i2 + n2;
+
+            /* xa + xc */
+            r1 = pSrc[(2U * i0)] + pSrc[(2U * i2)];
+
+            /* xa - xc */
+            r2 = pSrc[(2U * i0)] - pSrc[(2U * i2)];
+
+            /* ya + yc */
+            s1 = pSrc[(2U * i0) + 1U] + pSrc[(2U * i2) + 1U];
+
+            /* ya - yc */
+            s2 = pSrc[(2U * i0) + 1U] - pSrc[(2U * i2) + 1U];
+
+            /* xb + xd */
+            t1 = pSrc[2U * i1] + pSrc[2U * i3];
+
+            /* xa' = xa + xb + xc + xd */
+            pSrc[2U * i0] = r1 + t1;
+
+            /* xa + xc -(xb + xd) */
+            r1 = r1 - t1;
+
+            /* yb + yd */
+            t2 = pSrc[(2U * i1) + 1U] + pSrc[(2U * i3) + 1U];
+
+            /* ya' = ya + yb + yc + yd */
+            pSrc[(2U * i0) + 1U] = s1 + t2;
+
+            /* (ya + yc) - (yb + yd) */
+            s1 = s1 - t2;
+
+            /* (yb - yd) */
+            t1 = pSrc[(2U * i1) + 1U] - pSrc[(2U * i3) + 1U];
+
+            /* (xb - xd) */
+            t2 = pSrc[2U * i1] - pSrc[2U * i3];
+
+            /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
+            pSrc[2U * i1] = (r1 * co2) + (s1 * si2);
+
+            /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
+            pSrc[(2U * i1) + 1U] = (s1 * co2) - (r1 * si2);
+
+            /* (xa - xc) + (yb - yd) */
+            r1 = r2 + t1;
+
+            /* (xa - xc) - (yb - yd) */
+            r2 = r2 - t1;
+
+            /* (ya - yc) -  (xb - xd) */
+            s1 = s2 - t2;
+
+            /* (ya - yc) +  (xb - xd) */
+            s2 = s2 + t2;
+
+            /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
+            pSrc[2U * i2] = (r1 * co1) + (s1 * si1);
+
+            /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
+            pSrc[(2U * i2) + 1U] = (s1 * co1) - (r1 * si1);
+
+            /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
+            pSrc[2U * i3] = (r2 * co3) + (s2 * si3);
+
+            /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
+            pSrc[(2U * i3) + 1U] = (s2 * co3) - (r2 * si3);
+
+            i0 += n1;
+         } while ( i0 < fftLen);
+         j++;
+      } while (j <= (n2 - 1U));
+      twidCoefModifier <<= 2U;
+   }
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+}
+
+/**
+  brief         Core function for the floating-point CIFFT butterfly process.
+  param[in,out] pSrc             points to the in-place buffer of floating-point data type
+  param[in]     fftLen           length of the FFT
+  param[in]     pCoef            points to twiddle coefficient buffer
+  param[in]     twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.
+  param[in]     onebyfftLen      value of 1/fftLen
+  return        none
+ */
+
+void arm_radix4_butterfly_inverse_f32(
+        float32_t * pSrc,
+        uint16_t fftLen,
+  const float32_t * pCoef,
+        uint16_t twidCoefModifier,
+        float32_t onebyfftLen)
+{
+        float32_t co1, co2, co3, si1, si2, si3;
+        uint32_t ia1, ia2, ia3;
+        uint32_t i0, i1, i2, i3;
+        uint32_t n1, n2, j, k;
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+        float32_t xaIn, yaIn, xbIn, ybIn, xcIn, ycIn, xdIn, ydIn;
+        float32_t Xaplusc, Xbplusd, Yaplusc, Ybplusd, Xaminusc, Xbminusd, Yaminusc,
+        Ybminusd;
+        float32_t Xb12C_out, Yb12C_out, Xc12C_out, Yc12C_out, Xd12C_out, Yd12C_out;
+        float32_t Xb12_out, Yb12_out, Xc12_out, Yc12_out, Xd12_out, Yd12_out;
+        float32_t *ptr1;
+        float32_t p0,p1,p2,p3,p4,p5,p6,p7;
+        float32_t a0,a1,a2,a3,a4,a5,a6,a7;
+
+
+   /*  Initializations for the first stage */
+   n2 = fftLen;
+   n1 = n2;
+
+   /* n2 = fftLen/4 */
+   n2 >>= 2U;
+   i0 = 0U;
+   ia1 = 0U;
+
+   j = n2;
+
+   /*  Calculation of first stage */
+   do
+   {
+      /*  index calculation for the input as, */
+      /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
+      i1 = i0 + n2;
+      i2 = i1 + n2;
+      i3 = i2 + n2;
+
+      /*  Butterfly implementation */
+      xaIn = pSrc[(2U * i0)];
+      yaIn = pSrc[(2U * i0) + 1U];
+
+      xcIn = pSrc[(2U * i2)];
+      ycIn = pSrc[(2U * i2) + 1U];
+
+      xbIn = pSrc[(2U * i1)];
+      ybIn = pSrc[(2U * i1) + 1U];
+
+      xdIn = pSrc[(2U * i3)];
+      ydIn = pSrc[(2U * i3) + 1U];
+
+      /* xa + xc */
+      Xaplusc = xaIn + xcIn;
+      /* xb + xd */
+      Xbplusd = xbIn + xdIn;
+      /* ya + yc */
+      Yaplusc = yaIn + ycIn;
+      /* yb + yd */
+      Ybplusd = ybIn + ydIn;
+
+      /*  index calculation for the coefficients */
+      ia2 = ia1 + ia1;
+      co2 = pCoef[ia2 * 2U];
+      si2 = pCoef[(ia2 * 2U) + 1U];
+
+      /* xa - xc */
+      Xaminusc = xaIn - xcIn;
+      /* xb - xd */
+      Xbminusd = xbIn - xdIn;
+      /* ya - yc */
+      Yaminusc = yaIn - ycIn;
+      /* yb - yd */
+      Ybminusd = ybIn - ydIn;
+
+      /* xa' = xa + xb + xc + xd */
+      pSrc[(2U * i0)] = Xaplusc + Xbplusd;
+
+      /* ya' = ya + yb + yc + yd */
+      pSrc[(2U * i0) + 1U] = Yaplusc + Ybplusd;
+
+      /* (xa - xc) - (yb - yd) */
+      Xb12C_out = (Xaminusc - Ybminusd);
+      /* (ya - yc) + (xb - xd) */
+      Yb12C_out = (Yaminusc + Xbminusd);
+      /* (xa + xc) - (xb + xd) */
+      Xc12C_out = (Xaplusc - Xbplusd);
+      /* (ya + yc) - (yb + yd) */
+      Yc12C_out = (Yaplusc - Ybplusd);
+      /* (xa - xc) + (yb - yd) */
+      Xd12C_out = (Xaminusc + Ybminusd);
+      /* (ya - yc) - (xb - xd) */
+      Yd12C_out = (Yaminusc - Xbminusd);
+
+      co1 = pCoef[ia1 * 2U];
+      si1 = pCoef[(ia1 * 2U) + 1U];
+
+      /*  index calculation for the coefficients */
+      ia3 = ia2 + ia1;
+      co3 = pCoef[ia3 * 2U];
+      si3 = pCoef[(ia3 * 2U) + 1U];
+
+      Xb12_out = Xb12C_out * co1;
+      Yb12_out = Yb12C_out * co1;
+      Xc12_out = Xc12C_out * co2;
+      Yc12_out = Yc12C_out * co2;
+      Xd12_out = Xd12C_out * co3;
+      Yd12_out = Yd12C_out * co3;
+
+      /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
+      //Xb12_out -= Yb12C_out * si1;
+      p0 = Yb12C_out * si1;
+      /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
+      //Yb12_out += Xb12C_out * si1;
+      p1 = Xb12C_out * si1;
+      /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
+      //Xc12_out -= Yc12C_out * si2;
+      p2 = Yc12C_out * si2;
+      /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
+      //Yc12_out += Xc12C_out * si2;
+      p3 = Xc12C_out * si2;
+      /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
+      //Xd12_out -= Yd12C_out * si3;
+      p4 = Yd12C_out * si3;
+      /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
+      //Yd12_out += Xd12C_out * si3;
+      p5 = Xd12C_out * si3;
+
+      Xb12_out -= p0;
+      Yb12_out += p1;
+      Xc12_out -= p2;
+      Yc12_out += p3;
+      Xd12_out -= p4;
+      Yd12_out += p5;
+
+      /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
+      pSrc[2U * i1] = Xc12_out;
+
+      /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
+      pSrc[(2U * i1) + 1U] = Yc12_out;
+
+      /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
+      pSrc[2U * i2] = Xb12_out;
+
+      /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
+      pSrc[(2U * i2) + 1U] = Yb12_out;
+
+      /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
+      pSrc[2U * i3] = Xd12_out;
+
+      /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
+      pSrc[(2U * i3) + 1U] = Yd12_out;
+
+      /*  Twiddle coefficients index modifier */
+      ia1 = ia1 + twidCoefModifier;
+
+      /*  Updating input index */
+      i0 = i0 + 1U;
+
+   } while (--j);
+
+   twidCoefModifier <<= 2U;
+
+   /*  Calculation of second stage to excluding last stage */
+   for (k = fftLen >> 2U; k > 4U; k >>= 2U)
+   {
+      /*  Initializations for the first stage */
+      n1 = n2;
+      n2 >>= 2U;
+      ia1 = 0U;
+
+      /*  Calculation of first stage */
+      j = 0;
+      do
+      {
+         /*  index calculation for the coefficients */
+         ia2 = ia1 + ia1;
+         ia3 = ia2 + ia1;
+         co1 = pCoef[ia1 * 2U];
+         si1 = pCoef[(ia1 * 2U) + 1U];
+         co2 = pCoef[ia2 * 2U];
+         si2 = pCoef[(ia2 * 2U) + 1U];
+         co3 = pCoef[ia3 * 2U];
+         si3 = pCoef[(ia3 * 2U) + 1U];
+
+         /*  Twiddle coefficients index modifier */
+         ia1 = ia1 + twidCoefModifier;
+
+         i0 = j;
+         do
+         {
+            /*  index calculation for the input as, */
+            /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
+            i1 = i0 + n2;
+            i2 = i1 + n2;
+            i3 = i2 + n2;
+
+            xaIn = pSrc[(2U * i0)];
+            yaIn = pSrc[(2U * i0) + 1U];
+
+            xbIn = pSrc[(2U * i1)];
+            ybIn = pSrc[(2U * i1) + 1U];
+
+            xcIn = pSrc[(2U * i2)];
+            ycIn = pSrc[(2U * i2) + 1U];
+
+            xdIn = pSrc[(2U * i3)];
+            ydIn = pSrc[(2U * i3) + 1U];
+
+            /* xa - xc */
+            Xaminusc = xaIn - xcIn;
+            /* (xb - xd) */
+            Xbminusd = xbIn - xdIn;
+            /* ya - yc */
+            Yaminusc = yaIn - ycIn;
+            /* (yb - yd) */
+            Ybminusd = ybIn - ydIn;
+
+            /* xa + xc */
+            Xaplusc = xaIn + xcIn;
+            /* xb + xd */
+            Xbplusd = xbIn + xdIn;
+            /* ya + yc */
+            Yaplusc = yaIn + ycIn;
+            /* yb + yd */
+            Ybplusd = ybIn + ydIn;
+
+            /* (xa - xc) - (yb - yd) */
+            Xb12C_out = (Xaminusc - Ybminusd);
+            /* (ya - yc) +  (xb - xd) */
+            Yb12C_out = (Yaminusc + Xbminusd);
+            /* xa + xc -(xb + xd) */
+            Xc12C_out = (Xaplusc - Xbplusd);
+            /* (ya + yc) - (yb + yd) */
+            Yc12C_out = (Yaplusc - Ybplusd);
+            /* (xa - xc) + (yb - yd) */
+            Xd12C_out = (Xaminusc + Ybminusd);
+            /* (ya - yc) -  (xb - xd) */
+            Yd12C_out = (Yaminusc - Xbminusd);
+
+            pSrc[(2U * i0)] = Xaplusc + Xbplusd;
+            pSrc[(2U * i0) + 1U] = Yaplusc + Ybplusd;
+
+            Xb12_out = Xb12C_out * co1;
+            Yb12_out = Yb12C_out * co1;
+            Xc12_out = Xc12C_out * co2;
+            Yc12_out = Yc12C_out * co2;
+            Xd12_out = Xd12C_out * co3;
+            Yd12_out = Yd12C_out * co3;
+
+            /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
+            //Xb12_out -= Yb12C_out * si1;
+            p0 = Yb12C_out * si1;
+            /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
+            //Yb12_out += Xb12C_out * si1;
+            p1 = Xb12C_out * si1;
+            /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
+            //Xc12_out -= Yc12C_out * si2;
+            p2 = Yc12C_out * si2;
+            /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
+            //Yc12_out += Xc12C_out * si2;
+            p3 = Xc12C_out * si2;
+            /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
+            //Xd12_out -= Yd12C_out * si3;
+            p4 = Yd12C_out * si3;
+            /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
+            //Yd12_out += Xd12C_out * si3;
+            p5 = Xd12C_out * si3;
+
+            Xb12_out -= p0;
+            Yb12_out += p1;
+            Xc12_out -= p2;
+            Yc12_out += p3;
+            Xd12_out -= p4;
+            Yd12_out += p5;
+
+            /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
+            pSrc[2U * i1] = Xc12_out;
+
+            /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
+            pSrc[(2U * i1) + 1U] = Yc12_out;
+
+            /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
+            pSrc[2U * i2] = Xb12_out;
+
+            /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
+            pSrc[(2U * i2) + 1U] = Yb12_out;
+
+            /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
+            pSrc[2U * i3] = Xd12_out;
+
+            /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
+            pSrc[(2U * i3) + 1U] = Yd12_out;
+
+            i0 += n1;
+         } while (i0 < fftLen);
+         j++;
+      } while (j <= (n2 - 1U));
+      twidCoefModifier <<= 2U;
+   }
+   /*  Initializations of last stage */
+
+   j = fftLen >> 2;
+   ptr1 = &pSrc[0];
+
+   /*  Calculations of last stage */
+   do
+   {
+      xaIn = ptr1[0];
+      yaIn = ptr1[1];
+      xbIn = ptr1[2];
+      ybIn = ptr1[3];
+      xcIn = ptr1[4];
+      ycIn = ptr1[5];
+      xdIn = ptr1[6];
+      ydIn = ptr1[7];
+
+      /*  Butterfly implementation */
+      /* xa + xc */
+      Xaplusc = xaIn + xcIn;
+
+      /* xa - xc */
+      Xaminusc = xaIn - xcIn;
+
+      /* ya + yc */
+      Yaplusc = yaIn + ycIn;
+
+      /* ya - yc */
+      Yaminusc = yaIn - ycIn;
+
+      /* xb + xd */
+      Xbplusd = xbIn + xdIn;
+
+      /* yb + yd */
+      Ybplusd = ybIn + ydIn;
+
+      /* (xb-xd) */
+      Xbminusd = xbIn - xdIn;
+
+      /* (yb-yd) */
+      Ybminusd = ybIn - ydIn;
+
+      /* xa' = (xa+xb+xc+xd) * onebyfftLen */
+      a0 = (Xaplusc + Xbplusd);
+      /* ya' = (ya+yb+yc+yd) * onebyfftLen */
+      a1 = (Yaplusc + Ybplusd);
+      /* xc' = (xa-xb+xc-xd) * onebyfftLen */
+      a2 = (Xaplusc - Xbplusd);
+      /* yc' = (ya-yb+yc-yd) * onebyfftLen  */
+      a3 = (Yaplusc - Ybplusd);
+      /* xb' = (xa-yb-xc+yd) * onebyfftLen */
+      a4 = (Xaminusc - Ybminusd);
+      /* yb' = (ya+xb-yc-xd) * onebyfftLen */
+      a5 = (Yaminusc + Xbminusd);
+      /* xd' = (xa-yb-xc+yd) * onebyfftLen */
+      a6 = (Xaminusc + Ybminusd);
+      /* yd' = (ya-xb-yc+xd) * onebyfftLen */
+      a7 = (Yaminusc - Xbminusd);
+
+      p0 = a0 * onebyfftLen;
+      p1 = a1 * onebyfftLen;
+      p2 = a2 * onebyfftLen;
+      p3 = a3 * onebyfftLen;
+      p4 = a4 * onebyfftLen;
+      p5 = a5 * onebyfftLen;
+      p6 = a6 * onebyfftLen;
+      p7 = a7 * onebyfftLen;
+
+      /* xa' = (xa+xb+xc+xd) * onebyfftLen */
+      ptr1[0] = p0;
+      /* ya' = (ya+yb+yc+yd) * onebyfftLen */
+      ptr1[1] = p1;
+      /* xc' = (xa-xb+xc-xd) * onebyfftLen */
+      ptr1[2] = p2;
+      /* yc' = (ya-yb+yc-yd) * onebyfftLen  */
+      ptr1[3] = p3;
+      /* xb' = (xa-yb-xc+yd) * onebyfftLen */
+      ptr1[4] = p4;
+      /* yb' = (ya+xb-yc-xd) * onebyfftLen */
+      ptr1[5] = p5;
+      /* xd' = (xa-yb-xc+yd) * onebyfftLen */
+      ptr1[6] = p6;
+      /* yd' = (ya-xb-yc+xd) * onebyfftLen */
+      ptr1[7] = p7;
+
+      /* increment source pointer by 8 for next calculations */
+      ptr1 = ptr1 + 8U;
+
+   } while (--j);
+
+#else
+
+        float32_t t1, t2, r1, r2, s1, s2;
+
+   /*  Initializations for the first stage */
+   n2 = fftLen;
+   n1 = n2;
+
+   /*  Calculation of first stage */
+   for (k = fftLen; k > 4U; k >>= 2U)
+   {
+      /*  Initializations for the first stage */
+      n1 = n2;
+      n2 >>= 2U;
+      ia1 = 0U;
+
+      /*  Calculation of first stage */
+      j = 0;
+      do
+      {
+         /*  index calculation for the coefficients */
+         ia2 = ia1 + ia1;
+         ia3 = ia2 + ia1;
+         co1 = pCoef[ia1 * 2U];
+         si1 = pCoef[(ia1 * 2U) + 1U];
+         co2 = pCoef[ia2 * 2U];
+         si2 = pCoef[(ia2 * 2U) + 1U];
+         co3 = pCoef[ia3 * 2U];
+         si3 = pCoef[(ia3 * 2U) + 1U];
+
+         /*  Twiddle coefficients index modifier */
+         ia1 = ia1 + twidCoefModifier;
+
+         i0 = j;
+         do
+         {
+            /*  index calculation for the input as, */
+            /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
+            i1 = i0 + n2;
+            i2 = i1 + n2;
+            i3 = i2 + n2;
+
+            /* xa + xc */
+            r1 = pSrc[(2U * i0)] + pSrc[(2U * i2)];
+
+            /* xa - xc */
+            r2 = pSrc[(2U * i0)] - pSrc[(2U * i2)];
+
+            /* ya + yc */
+            s1 = pSrc[(2U * i0) + 1U] + pSrc[(2U * i2) + 1U];
+
+            /* ya - yc */
+            s2 = pSrc[(2U * i0) + 1U] - pSrc[(2U * i2) + 1U];
+
+            /* xb + xd */
+            t1 = pSrc[2U * i1] + pSrc[2U * i3];
+
+            /* xa' = xa + xb + xc + xd */
+            pSrc[2U * i0] = r1 + t1;
+
+            /* xa + xc -(xb + xd) */
+            r1 = r1 - t1;
+
+            /* yb + yd */
+            t2 = pSrc[(2U * i1) + 1U] + pSrc[(2U * i3) + 1U];
+
+            /* ya' = ya + yb + yc + yd */
+            pSrc[(2U * i0) + 1U] = s1 + t2;
+
+            /* (ya + yc) - (yb + yd) */
+            s1 = s1 - t2;
+
+            /* (yb - yd) */
+            t1 = pSrc[(2U * i1) + 1U] - pSrc[(2U * i3) + 1U];
+
+            /* (xb - xd) */
+            t2 = pSrc[2U * i1] - pSrc[2U * i3];
+
+            /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
+            pSrc[2U * i1] = (r1 * co2) - (s1 * si2);
+
+            /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
+            pSrc[(2U * i1) + 1U] = (s1 * co2) + (r1 * si2);
+
+            /* (xa - xc) - (yb - yd) */
+            r1 = r2 - t1;
+
+            /* (xa - xc) + (yb - yd) */
+            r2 = r2 + t1;
+
+            /* (ya - yc) +  (xb - xd) */
+            s1 = s2 + t2;
+
+            /* (ya - yc) -  (xb - xd) */
+            s2 = s2 - t2;
+
+            /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
+            pSrc[2U * i2] = (r1 * co1) - (s1 * si1);
+
+            /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
+            pSrc[(2U * i2) + 1U] = (s1 * co1) + (r1 * si1);
+
+            /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
+            pSrc[2U * i3] = (r2 * co3) - (s2 * si3);
+
+            /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
+            pSrc[(2U * i3) + 1U] = (s2 * co3) + (r2 * si3);
+
+            i0 += n1;
+         } while ( i0 < fftLen);
+         j++;
+      } while (j <= (n2 - 1U));
+      twidCoefModifier <<= 2U;
+   }
+   /*  Initializations of last stage */
+   n1 = n2;
+   n2 >>= 2U;
+
+   /*  Calculations of last stage */
+   for (i0 = 0U; i0 <= (fftLen - n1); i0 += n1)
+   {
+      /*  index calculation for the input as, */
+      /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
+      i1 = i0 + n2;
+      i2 = i1 + n2;
+      i3 = i2 + n2;
+
+      /*  Butterfly implementation */
+      /* xa + xc */
+      r1 = pSrc[2U * i0] + pSrc[2U * i2];
+
+      /* xa - xc */
+      r2 = pSrc[2U * i0] - pSrc[2U * i2];
+
+      /* ya + yc */
+      s1 = pSrc[(2U * i0) + 1U] + pSrc[(2U * i2) + 1U];
+
+      /* ya - yc */
+      s2 = pSrc[(2U * i0) + 1U] - pSrc[(2U * i2) + 1U];
+
+      /* xc + xd */
+      t1 = pSrc[2U * i1] + pSrc[2U * i3];
+
+      /* xa' = xa + xb + xc + xd */
+      pSrc[2U * i0] = (r1 + t1) * onebyfftLen;
+
+      /* (xa + xb) - (xc + xd) */
+      r1 = r1 - t1;
+
+      /* yb + yd */
+      t2 = pSrc[(2U * i1) + 1U] + pSrc[(2U * i3) + 1U];
+
+      /* ya' = ya + yb + yc + yd */
+      pSrc[(2U * i0) + 1U] = (s1 + t2) * onebyfftLen;
+
+      /* (ya + yc) - (yb + yd) */
+      s1 = s1 - t2;
+
+      /* (yb-yd) */
+      t1 = pSrc[(2U * i1) + 1U] - pSrc[(2U * i3) + 1U];
+
+      /* (xb-xd) */
+      t2 = pSrc[2U * i1] - pSrc[2U * i3];
+
+      /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
+      pSrc[2U * i1] = r1 * onebyfftLen;
+
+      /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
+      pSrc[(2U * i1) + 1U] = s1 * onebyfftLen;
+
+      /* (xa - xc) - (yb-yd) */
+      r1 = r2 - t1;
+
+      /* (xa - xc) + (yb-yd) */
+      r2 = r2 + t1;
+
+      /* (ya - yc) + (xb-xd) */
+      s1 = s2 + t2;
+
+      /* (ya - yc) - (xb-xd) */
+      s2 = s2 - t2;
+
+      /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
+      pSrc[2U * i2] = r1 * onebyfftLen;
+
+      /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
+      pSrc[(2U * i2) + 1U] = s1 * onebyfftLen;
+
+      /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
+      pSrc[2U * i3] = r2 * onebyfftLen;
+
+      /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
+      pSrc[(2U * i3) + 1U] = s2 * onebyfftLen;
+   }
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+}
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c
new file mode 100644
index 0000000..930c2c1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c
@@ -0,0 +1,156 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cfft_radix4_init_f32.c
+ * Description:  Radix-4 Decimation in Frequency Floating-point CFFT & CIFFT Initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @ingroup groupTransforms
+ */
+
+/**
+  @addtogroup ComplexFFT
+  @{
+ */
+
+/**
+  @brief         Initialization function for the floating-point CFFT/CIFFT.
+  @deprecated    Do not use this function. It has been superceded by \ref arm_cfft_f32 and will be removed in the future.
+  @param[in,out] S              points to an instance of the floating-point CFFT/CIFFT structure
+  @param[in]     fftLen         length of the FFT
+  @param[in]     ifftFlag       flag that selects transform direction
+                   - value = 0: forward transform
+                   - value = 1: inverse transform
+  @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
+                   - value = 0: disables bit reversal of output
+                   - value = 1: enables bit reversal of output
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLen</code> is not a supported length
+
+  @par           Details
+                   The parameter <code>ifftFlag</code> controls whether a forward or inverse transform is computed.
+                   Set(=1) ifftFlag for calculation of CIFFT otherwise  CFFT is calculated
+  @par
+                   The parameter <code>bitReverseFlag</code> controls whether output is in normal order or bit reversed order.
+                   Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.
+  @par
+                   The parameter <code>fftLen</code> Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.
+  @par
+                   This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.
+ */
+
+arm_status arm_cfft_radix4_init_f32(
+  arm_cfft_radix4_instance_f32 * S,
+  uint16_t fftLen,
+  uint8_t ifftFlag,
+  uint8_t bitReverseFlag)
+{
+  /*  Initialise the default arm status */
+  arm_status status = ARM_MATH_SUCCESS;
+
+  /*  Initialise the FFT length */
+  S->fftLen = fftLen;
+
+  /*  Initialise the Twiddle coefficient pointer */
+  S->pTwiddle = (float32_t *) twiddleCoef;
+
+  /*  Initialise the Flag for selection of CFFT or CIFFT */
+  S->ifftFlag = ifftFlag;
+
+  /*  Initialise the Flag for calculation Bit reversal or not */
+  S->bitReverseFlag = bitReverseFlag;
+
+  /*  Initializations of structure parameters depending on the FFT length */
+  switch (S->fftLen)
+  {
+
+  case 4096U:
+    /*  Initializations of structure parameters for 4096 point FFT */
+
+    /*  Initialise the twiddle coef modifier value */
+    S->twidCoefModifier = 1U;
+    /*  Initialise the bit reversal table modifier */
+    S->bitRevFactor = 1U;
+    /*  Initialise the bit reversal table pointer */
+    S->pBitRevTable = (uint16_t *) armBitRevTable;
+    /*  Initialise the 1/fftLen Value */
+    S->onebyfftLen = 0.000244140625;
+    break;
+
+  case 1024U:
+    /*  Initializations of structure parameters for 1024 point FFT */
+
+    /*  Initialise the twiddle coef modifier value */
+    S->twidCoefModifier = 4U;
+    /*  Initialise the bit reversal table modifier */
+    S->bitRevFactor = 4U;
+    /*  Initialise the bit reversal table pointer */
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
+    /*  Initialise the 1/fftLen Value */
+    S->onebyfftLen = 0.0009765625f;
+    break;
+
+
+  case 256U:
+    /*  Initializations of structure parameters for 256 point FFT */
+    S->twidCoefModifier = 16U;
+    S->bitRevFactor = 16U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
+    S->onebyfftLen = 0.00390625f;
+    break;
+
+  case 64U:
+    /*  Initializations of structure parameters for 64 point FFT */
+    S->twidCoefModifier = 64U;
+    S->bitRevFactor = 64U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
+    S->onebyfftLen = 0.015625f;
+    break;
+
+  case 16U:
+    /*  Initializations of structure parameters for 16 point FFT */
+    S->twidCoefModifier = 256U;
+    S->bitRevFactor = 256U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
+    S->onebyfftLen = 0.0625f;
+    break;
+
+
+  default:
+    /*  Reporting argument error if fftSize is not valid value */
+    status = ARM_MATH_ARGUMENT_ERROR;
+    break;
+  }
+
+  return (status);
+}
+
+/**
+  @} end of ComplexFFT group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c
new file mode 100644
index 0000000..0090688
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c
@@ -0,0 +1,145 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cfft_radix4_init_q15.c
+ * Description:  Radix-4 Decimation in Frequency Q15 FFT & IFFT initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @ingroup groupTransforms
+ */
+
+
+/**
+  @addtogroup ComplexFFT
+  @{
+ */
+
+
+/**
+  @brief Initialization function for the Q15 CFFT/CIFFT.
+  @deprecated    Do not use this function. It has been superseded by \ref arm_cfft_q15 and will be removed in the future.
+  @param[in,out] S              points to an instance of the Q15 CFFT/CIFFT structure
+  @param[in]     fftLen         length of the FFT
+  @param[in]     ifftFlag       flag that selects transform direction
+                   - value = 0: forward transform
+                   - value = 1: inverse transform
+  @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
+                   - value = 0: disables bit reversal of output
+                   - value = 1: enables bit reversal of output
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLen</code> is not a supported length
+
+  @par           Details
+                   The parameter <code>ifftFlag</code> controls whether a forward or inverse transform is computed.
+                   Set(=1) ifftFlag for calculation of CIFFT otherwise  CFFT is calculated
+  @par
+                   The parameter <code>bitReverseFlag</code> controls whether output is in normal order or bit reversed order.
+                   Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.
+  @par
+                   The parameter <code>fftLen</code> Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.
+  @par
+                   This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.
+ */
+
+arm_status arm_cfft_radix4_init_q15(
+  arm_cfft_radix4_instance_q15 * S,
+  uint16_t fftLen,
+  uint8_t ifftFlag,
+  uint8_t bitReverseFlag)
+{
+  /*  Initialise the default arm status */
+  arm_status status = ARM_MATH_SUCCESS;
+  /*  Initialise the FFT length */
+  S->fftLen = fftLen;
+  /*  Initialise the Twiddle coefficient pointer */
+  S->pTwiddle = (q15_t *) twiddleCoef_4096_q15;
+  /*  Initialise the Flag for selection of CFFT or CIFFT */
+  S->ifftFlag = ifftFlag;
+  /*  Initialise the Flag for calculation Bit reversal or not */
+  S->bitReverseFlag = bitReverseFlag;
+
+  /*  Initializations of structure parameters depending on the FFT length */
+  switch (S->fftLen)
+  {
+  case 4096U:
+    /*  Initializations of structure parameters for 4096 point FFT */
+
+    /*  Initialise the twiddle coef modifier value */
+    S->twidCoefModifier = 1U;
+    /*  Initialise the bit reversal table modifier */
+    S->bitRevFactor = 1U;
+    /*  Initialise the bit reversal table pointer */
+    S->pBitRevTable = (uint16_t *) armBitRevTable;
+
+    break;
+
+  case 1024U:
+    /*  Initializations of structure parameters for 1024 point FFT */
+    S->twidCoefModifier = 4U;
+    S->bitRevFactor = 4U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
+
+    break;
+
+  case 256U:
+    /*  Initializations of structure parameters for 256 point FFT */
+    S->twidCoefModifier = 16U;
+    S->bitRevFactor = 16U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
+
+    break;
+
+  case 64U:
+    /*  Initializations of structure parameters for 64 point FFT */
+    S->twidCoefModifier = 64U;
+    S->bitRevFactor = 64U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
+
+    break;
+
+  case 16U:
+    /*  Initializations of structure parameters for 16 point FFT */
+    S->twidCoefModifier = 256U;
+    S->bitRevFactor = 256U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
+
+    break;
+
+  default:
+    /*  Reporting argument error if fftSize is not valid value */
+    status = ARM_MATH_ARGUMENT_ERROR;
+    break;
+  }
+
+  return (status);
+}
+
+/**
+  @} end of ComplexFFT group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c
new file mode 100644
index 0000000..17d16b7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c
@@ -0,0 +1,141 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cfft_radix4_init_q31.c
+ * Description:  Radix-4 Decimation in Frequency Q31 FFT & IFFT initialization function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @ingroup groupTransforms
+ */
+
+/**
+  @addtogroup ComplexFFT
+  @{
+ */
+
+/**
+
+  @brief         Initialization function for the Q31 CFFT/CIFFT.
+  @deprecated    Do not use this function. It has been superseded by \ref arm_cfft_q31 and will be removed in the future.
+  @param[in,out] S              points to an instance of the Q31 CFFT/CIFFT structure.
+  @param[in]     fftLen         length of the FFT.
+  @param[in]     ifftFlag       flag that selects transform direction
+                   - value = 0: forward transform
+                   - value = 1: inverse transform
+  @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
+                   - value = 0: disables bit reversal of output
+                   - value = 1: enables bit reversal of output
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLen</code> is not a supported length
+
+  @par           Details
+                   The parameter <code>ifftFlag</code> controls whether a forward or inverse transform is computed.
+                   Set(=1) ifftFlag for calculation of CIFFT otherwise  CFFT is calculated
+  @par
+                   The parameter <code>bitReverseFlag</code> controls whether output is in normal order or bit reversed order.
+                   Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.
+  @par
+                   The parameter <code>fftLen</code> Specifies length of CFFT/CIFFT process. Supported FFT Lengths are 16, 64, 256, 1024.
+  @par
+                   This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.
+*/
+
+arm_status arm_cfft_radix4_init_q31(
+  arm_cfft_radix4_instance_q31 * S,
+  uint16_t fftLen,
+  uint8_t ifftFlag,
+  uint8_t bitReverseFlag)
+{
+  /*  Initialise the default arm status */
+  arm_status status = ARM_MATH_SUCCESS;
+  /*  Initialise the FFT length */
+  S->fftLen = fftLen;
+  /*  Initialise the Twiddle coefficient pointer */
+  S->pTwiddle = (q31_t *) twiddleCoef_4096_q31;
+  /*  Initialise the Flag for selection of CFFT or CIFFT */
+  S->ifftFlag = ifftFlag;
+  /*  Initialise the Flag for calculation Bit reversal or not */
+  S->bitReverseFlag = bitReverseFlag;
+
+  /*  Initializations of Instance structure depending on the FFT length */
+  switch (S->fftLen)
+  {
+    /*  Initializations of structure parameters for 4096 point FFT */
+  case 4096U:
+    /*  Initialise the twiddle coef modifier value */
+    S->twidCoefModifier = 1U;
+    /*  Initialise the bit reversal table modifier */
+    S->bitRevFactor = 1U;
+    /*  Initialise the bit reversal table pointer */
+    S->pBitRevTable = (uint16_t *) armBitRevTable;
+    break;
+
+    /*  Initializations of structure parameters for 1024 point FFT */
+  case 1024U:
+    /*  Initialise the twiddle coef modifier value */
+    S->twidCoefModifier = 4U;
+    /*  Initialise the bit reversal table modifier */
+    S->bitRevFactor = 4U;
+    /*  Initialise the bit reversal table pointer */
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
+    break;
+
+  case 256U:
+    /*  Initializations of structure parameters for 256 point FFT */
+    S->twidCoefModifier = 16U;
+    S->bitRevFactor = 16U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
+    break;
+
+  case 64U:
+    /*  Initializations of structure parameters for 64 point FFT */
+    S->twidCoefModifier = 64U;
+    S->bitRevFactor = 64U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
+    break;
+
+  case 16U:
+    /*  Initializations of structure parameters for 16 point FFT */
+    S->twidCoefModifier = 256U;
+    S->bitRevFactor = 256U;
+    S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
+    break;
+
+  default:
+    /*  Reporting argument error if fftSize is not valid value */
+    status = ARM_MATH_ARGUMENT_ERROR;
+    break;
+  }
+
+  return (status);
+}
+
+/**
+  @} end of ComplexFFT group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c
new file mode 100644
index 0000000..b4cabb1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c
@@ -0,0 +1,1809 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cfft_radix4_q15.c
+ * Description:  This file has function definition of Radix-4 FFT & IFFT function and
+ *               In-place bit reversal using bit reversal table
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+
+void arm_radix4_butterfly_q15(
+        q15_t * pSrc16,
+        uint32_t fftLen,
+  const q15_t * pCoef16,
+        uint32_t twidCoefModifier);
+
+void arm_radix4_butterfly_inverse_q15(
+        q15_t * pSrc16,
+        uint32_t fftLen,
+  const q15_t * pCoef16,
+        uint32_t twidCoefModifier);
+
+void arm_bitreversal_q15(
+        q15_t * pSrc,
+        uint32_t fftLen,
+        uint16_t bitRevFactor,
+  const uint16_t * pBitRevTab);
+
+/**
+  @ingroup groupTransforms
+ */
+
+/**
+  @addtogroup ComplexFFT
+  @{
+ */
+
+
+/**
+  @brief               Processing function for the Q15 CFFT/CIFFT.
+  @deprecated          Do not use this function.  It has been superseded by \ref arm_cfft_q15 and will be removed in the future.
+  @param[in]     S     points to an instance of the Q15 CFFT/CIFFT structure.
+  @param[in,out] pSrc  points to the complex data buffer. Processing occurs in-place.
+  @return        none
+ 
+  @par Input and output formats:
+                 Internally input is downscaled by 2 for every stage to avoid saturations inside CFFT/CIFFT process.
+                 Hence the output format is different for different FFT sizes.
+                 The input and output formats for different FFT sizes and number of bits to upscale are mentioned in the tables below for CFFT and CIFFT:
+  @par
+                 \image html CFFTQ15.gif "Input and Output Formats for Q15 CFFT"
+                 \image html CIFFTQ15.gif "Input and Output Formats for Q15 CIFFT"
+ */
+
+void arm_cfft_radix4_q15(
+  const arm_cfft_radix4_instance_q15 * S,
+        q15_t * pSrc)
+{
+  if (S->ifftFlag == 1U)
+  {
+    /*  Complex IFFT radix-4  */
+    arm_radix4_butterfly_inverse_q15(pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
+  }
+  else
+  {
+    /*  Complex FFT radix-4  */
+    arm_radix4_butterfly_q15(pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
+  }
+
+  if (S->bitReverseFlag == 1U)
+  {
+    /*  Bit Reversal */
+    arm_bitreversal_q15(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
+  }
+
+}
+
+/**
+  @} end of ComplexFFT group
+ */
+
+/*
+ * Radix-4 FFT algorithm used is :
+ *
+ * Input real and imaginary data:
+ * x(n) = xa + j * ya
+ * x(n+N/4 ) = xb + j * yb
+ * x(n+N/2 ) = xc + j * yc
+ * x(n+3N 4) = xd + j * yd
+ *
+ *
+ * Output real and imaginary data:
+ * x(4r) = xa'+ j * ya'
+ * x(4r+1) = xb'+ j * yb'
+ * x(4r+2) = xc'+ j * yc'
+ * x(4r+3) = xd'+ j * yd'
+ *
+ *
+ * Twiddle factors for radix-4 FFT:
+ * Wn = co1 + j * (- si1)
+ * W2n = co2 + j * (- si2)
+ * W3n = co3 + j * (- si3)
+ 
+ * The real and imaginary output values for the radix-4 butterfly are
+ * xa' = xa + xb + xc + xd
+ * ya' = ya + yb + yc + yd
+ * xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1)
+ * yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1)
+ * xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2)
+ * yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2)
+ * xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3)
+ * yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3)
+ *
+ */
+
+/**
+  @brief         Core function for the Q15 CFFT butterfly process.
+  @param[in,out] pSrc16          points to the in-place buffer of Q15 data type
+  @param[in]     fftLen           length of the FFT
+  @param[in]     pCoef16         points to twiddle coefficient buffer
+  @param[in]     twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table
+  @return        none
+ */
+
+void arm_radix4_butterfly_q15(
+        q15_t * pSrc16,
+        uint32_t fftLen,
+  const q15_t * pCoef16,
+        uint32_t twidCoefModifier)
+{
+
+#if defined (ARM_MATH_DSP)
+
+        q31_t R, S, T, U;
+        q31_t C1, C2, C3, out1, out2;
+        uint32_t n1, n2, ic, i0, j, k;
+
+        q15_t *ptr1;
+        q15_t *pSi0;
+        q15_t *pSi1;
+        q15_t *pSi2;
+        q15_t *pSi3;
+
+        q31_t xaya, xbyb, xcyc, xdyd;
+
+  /* Total process is divided into three stages */
+
+  /* process first stage, middle stages, & last stage */
+
+  /*  Initializations for the first stage */
+  n2 = fftLen;
+  n1 = n2;
+
+  /* n2 = fftLen/4 */
+  n2 >>= 2U;
+
+  /* Index for twiddle coefficient */
+  ic = 0U;
+
+  /* Index for input read and output write */
+  j = n2;
+
+  pSi0 = pSrc16;
+  pSi1 = pSi0 + 2 * n2;
+  pSi2 = pSi1 + 2 * n2;
+  pSi3 = pSi2 + 2 * n2;
+
+  /* Input is in 1.15(q15) format */
+
+  /*  start of first stage process */
+  do
+  {
+    /*  Butterfly implementation */
+
+    /* Reading i0, i0+fftLen/2 inputs */
+    /* Read ya (real), xa(imag) input */
+    T = read_q15x2 (pSi0);
+    T = __SHADD16(T, 0); /* this is just a SIMD arithmetic shift right by 1 */
+    T = __SHADD16(T, 0); /* it turns out doing this twice is 2 cycles, the alternative takes 3 cycles */
+/*
+    in = ((int16_t) (T & 0xFFFF)) >> 2;       // alternative code that takes 3 cycles
+     T = ((T >> 2) & 0xFFFF0000) | (in & 0xFFFF);
+*/
+
+    /* Read yc (real), xc(imag) input */
+    S = read_q15x2 (pSi2);
+    S = __SHADD16(S, 0);
+    S = __SHADD16(S, 0);
+
+    /* R = packed((ya + yc), (xa + xc) ) */
+    R = __QADD16(T, S);
+
+    /* S = packed((ya - yc), (xa - xc) ) */
+    S = __QSUB16(T, S);
+
+    /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
+    /* Read yb (real), xb(imag) input */
+    T = read_q15x2 (pSi1);
+    T = __SHADD16(T, 0);
+    T = __SHADD16(T, 0);
+
+    /* Read yd (real), xd(imag) input */
+    U = read_q15x2 (pSi3);
+    U = __SHADD16(U, 0);
+    U = __SHADD16(U, 0);
+
+    /* T = packed((yb + yd), (xb + xd) ) */
+    T = __QADD16(T, U);
+
+    /*  writing the butterfly processed i0 sample */
+    /* xa' = xa + xb + xc + xd */
+    /* ya' = ya + yb + yc + yd */
+    write_q15x2_ia (&pSi0, __SHADD16(R, T));
+
+    /* R = packed((ya + yc) - (yb + yd), (xa + xc)- (xb + xd)) */
+    R = __QSUB16(R, T);
+
+    /* co2 & si2 are read from SIMD Coefficient pointer */
+    C2 = read_q15x2 ((q15_t *) pCoef16 + (4U * ic));
+
+#ifndef ARM_MATH_BIG_ENDIAN
+    /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
+    out1 = __SMUAD(C2, R) >> 16U;
+    /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
+    out2 = __SMUSDX(C2, R);
+#else
+    /* xc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
+    out1 = __SMUSDX(R, C2) >> 16U;
+    /* yc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
+    out2 = __SMUAD(C2, R);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    /*  Reading i0+fftLen/4 */
+    /* T = packed(yb, xb) */
+    T = read_q15x2 (pSi1);
+    T = __SHADD16(T, 0);
+    T = __SHADD16(T, 0);
+
+    /* writing the butterfly processed i0 + fftLen/4 sample */
+    /* writing output(xc', yc') in little endian format */
+    write_q15x2_ia (&pSi1, (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
+
+    /*  Butterfly calculations */
+    /* U = packed(yd, xd) */
+    U = read_q15x2 (pSi3);
+    U = __SHADD16(U, 0);
+    U = __SHADD16(U, 0);
+
+    /* T = packed(yb-yd, xb-xd) */
+    T = __QSUB16(T, U);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+    /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
+    R = __QASX(S, T);
+    /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
+    S = __QSAX(S, T);
+#else
+    /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
+    R = __QSAX(S, T);
+    /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
+    S = __QASX(S, T);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    /* co1 & si1 are read from SIMD Coefficient pointer */
+    C1 = read_q15x2 ((q15_t *) pCoef16 + (2U * ic));
+    /*  Butterfly process for the i0+fftLen/2 sample */
+
+#ifndef ARM_MATH_BIG_ENDIAN
+    /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
+    out1 = __SMUAD(C1, S) >> 16U;
+    /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
+    out2 = __SMUSDX(C1, S);
+#else
+    /* xb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
+    out1 = __SMUSDX(S, C1) >> 16U;
+    /* yb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
+    out2 = __SMUAD(C1, S);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    /* writing output(xb', yb') in little endian format */
+    write_q15x2_ia (&pSi2, ((out2) & 0xFFFF0000) | ((out1) & 0x0000FFFF));
+
+    /* co3 & si3 are read from SIMD Coefficient pointer */
+    C3 = read_q15x2 ((q15_t *) pCoef16 + (6U * ic));
+    /*  Butterfly process for the i0+3fftLen/4 sample */
+
+#ifndef ARM_MATH_BIG_ENDIAN
+    /* xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
+    out1 = __SMUAD(C3, R) >> 16U;
+    /* yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
+    out2 = __SMUSDX(C3, R);
+#else
+    /* xd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
+    out1 = __SMUSDX(R, C3) >> 16U;
+    /* yd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
+    out2 = __SMUAD(C3, R);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    /* writing output(xd', yd') in little endian format */
+    write_q15x2_ia (&pSi3, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
+
+    /*  Twiddle coefficients index modifier */
+    ic = ic + twidCoefModifier;
+
+  } while (--j);
+  /* data is in 4.11(q11) format */
+
+  /* end of first stage process */
+
+
+  /* start of middle stage process */
+
+  /*  Twiddle coefficients index modifier */
+  twidCoefModifier <<= 2U;
+
+  /*  Calculation of Middle stage */
+  for (k = fftLen / 4U; k > 4U; k >>= 2U)
+  {
+    /*  Initializations for the middle stage */
+    n1 = n2;
+    n2 >>= 2U;
+    ic = 0U;
+
+    for (j = 0U; j <= (n2 - 1U); j++)
+    {
+      /*  index calculation for the coefficients */
+      C1 = read_q15x2 ((q15_t *) pCoef16 + (2U * ic));
+      C2 = read_q15x2 ((q15_t *) pCoef16 + (4U * ic));
+      C3 = read_q15x2 ((q15_t *) pCoef16 + (6U * ic));
+
+      /*  Twiddle coefficients index modifier */
+      ic = ic + twidCoefModifier;
+
+      pSi0 = pSrc16 + 2 * j;
+      pSi1 = pSi0 + 2 * n2;
+      pSi2 = pSi1 + 2 * n2;
+      pSi3 = pSi2 + 2 * n2;
+
+      /*  Butterfly implementation */
+      for (i0 = j; i0 < fftLen; i0 += n1)
+      {
+        /*  Reading i0, i0+fftLen/2 inputs */
+        /* Read ya (real), xa(imag) input */
+        T = read_q15x2 (pSi0);
+
+        /* Read yc (real), xc(imag) input */
+        S = read_q15x2 (pSi2);
+
+        /* R = packed( (ya + yc), (xa + xc)) */
+        R = __QADD16(T, S);
+
+        /* S = packed((ya - yc), (xa - xc)) */
+        S = __QSUB16(T, S);
+
+        /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
+        /* Read yb (real), xb(imag) input */
+        T = read_q15x2 (pSi1);
+
+        /* Read yd (real), xd(imag) input */
+        U = read_q15x2 (pSi3);
+
+        /* T = packed( (yb + yd), (xb + xd)) */
+        T = __QADD16(T, U);
+
+        /*  writing the butterfly processed i0 sample */
+
+        /* xa' = xa + xb + xc + xd */
+        /* ya' = ya + yb + yc + yd */
+        out1 = __SHADD16(R, T);
+        out1 = __SHADD16(out1, 0);
+        write_q15x2 (pSi0, out1);
+        pSi0 += 2 * n1;
+
+        /* R = packed( (ya + yc) - (yb + yd), (xa + xc) - (xb + xd)) */
+        R = __SHSUB16(R, T);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+        /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
+        out1 = __SMUAD(C2, R) >> 16U;
+
+        /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
+        out2 = __SMUSDX(C2, R);
+#else
+        /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
+        out1 = __SMUSDX(R, C2) >> 16U;
+
+        /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
+        out2 = __SMUAD(C2, R);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+        /*  Reading i0+3fftLen/4 */
+        /* Read yb (real), xb(imag) input */
+        T = read_q15x2 (pSi1);
+
+        /*  writing the butterfly processed i0 + fftLen/4 sample */
+        /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
+        /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
+        write_q15x2 (pSi1, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
+        pSi1 += 2 * n1;
+
+        /*  Butterfly calculations */
+
+        /* Read yd (real), xd(imag) input */
+        U = read_q15x2 (pSi3);
+
+        /* T = packed(yb-yd, xb-xd) */
+        T = __QSUB16(T, U);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+        /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
+        R = __SHASX(S, T);
+
+        /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
+        S = __SHSAX(S, T);
+
+
+        /*  Butterfly process for the i0+fftLen/2 sample */
+        out1 = __SMUAD(C1, S) >> 16U;
+        out2 = __SMUSDX(C1, S);
+#else
+        /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
+        R = __SHSAX(S, T);
+
+        /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
+        S = __SHASX(S, T);
+
+
+        /*  Butterfly process for the i0+fftLen/2 sample */
+        out1 = __SMUSDX(S, C1) >> 16U;
+        out2 = __SMUAD(C1, S);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+        /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
+        /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
+        write_q15x2 (pSi2, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
+        pSi2 += 2 * n1;
+
+        /*  Butterfly process for the i0+3fftLen/4 sample */
+
+#ifndef ARM_MATH_BIG_ENDIAN
+        out1 = __SMUAD(C3, R) >> 16U;
+        out2 = __SMUSDX(C3, R);
+#else
+        out1 = __SMUSDX(R, C3) >> 16U;
+        out2 = __SMUAD(C3, R);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+        /* xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
+        /* yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
+        write_q15x2 (pSi3, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
+        pSi3 += 2 * n1;
+      }
+    }
+    /*  Twiddle coefficients index modifier */
+    twidCoefModifier <<= 2U;
+  }
+  /* end of middle stage process */
+
+
+  /* data is in 10.6(q6) format for the 1024 point */
+  /* data is in 8.8(q8) format for the 256 point */
+  /* data is in 6.10(q10) format for the 64 point */
+  /* data is in 4.12(q12) format for the 16 point */
+
+  /*  Initializations for the last stage */
+  j = fftLen >> 2;
+
+  ptr1 = &pSrc16[0];
+
+  /* start of last stage process */
+
+  /*  Butterfly implementation */
+  do
+  {
+    /* Read xa (real), ya(imag) input */
+    xaya = read_q15x2_ia ((q15_t **) &ptr1);
+
+    /* Read xb (real), yb(imag) input */
+    xbyb = read_q15x2_ia ((q15_t **) &ptr1);
+
+    /* Read xc (real), yc(imag) input */
+    xcyc = read_q15x2_ia ((q15_t **) &ptr1);
+
+    /* Read xd (real), yd(imag) input */
+    xdyd = read_q15x2_ia ((q15_t **) &ptr1);
+
+    /* R = packed((ya + yc), (xa + xc)) */
+    R = __QADD16(xaya, xcyc);
+
+    /* T = packed((yb + yd), (xb + xd)) */
+    T = __QADD16(xbyb, xdyd);
+
+    /* pointer updation for writing */
+    ptr1 = ptr1 - 8U;
+
+
+    /* xa' = xa + xb + xc + xd */
+    /* ya' = ya + yb + yc + yd */
+    write_q15x2_ia (&ptr1, __SHADD16(R, T));
+
+    /* T = packed((yb + yd), (xb + xd)) */
+    T = __QADD16(xbyb, xdyd);
+
+    /* xc' = (xa-xb+xc-xd) */
+    /* yc' = (ya-yb+yc-yd) */
+    write_q15x2_ia (&ptr1, __SHSUB16(R, T));
+
+    /* S = packed((ya - yc), (xa - xc)) */
+    S = __QSUB16(xaya, xcyc);
+
+    /* Read yd (real), xd(imag) input */
+    /* T = packed( (yb - yd), (xb - xd))  */
+    U = __QSUB16(xbyb, xdyd);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+    /* xb' = (xa+yb-xc-yd) */
+    /* yb' = (ya-xb-yc+xd) */
+    write_q15x2_ia (&ptr1, __SHSAX(S, U));
+
+    /* xd' = (xa-yb-xc+yd) */
+    /* yd' = (ya+xb-yc-xd) */
+    write_q15x2_ia (&ptr1, __SHASX(S, U));
+#else
+    /* xb' = (xa+yb-xc-yd) */
+    /* yb' = (ya-xb-yc+xd) */
+    write_q15x2_ia (&ptr1, __SHASX(S, U));
+
+    /* xd' = (xa-yb-xc+yd) */
+    /* yd' = (ya+xb-yc-xd) */
+    write_q15x2_ia (&ptr1, __SHSAX(S, U));
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+  } while (--j);
+
+  /* end of last stage process */
+
+  /* output is in 11.5(q5) format for the 1024 point */
+  /* output is in 9.7(q7) format for the 256 point   */
+  /* output is in 7.9(q9) format for the 64 point  */
+  /* output is in 5.11(q11) format for the 16 point  */
+
+
+#else /* #if defined (ARM_MATH_DSP) */
+
+        q15_t R0, R1, S0, S1, T0, T1, U0, U1;
+        q15_t Co1, Si1, Co2, Si2, Co3, Si3, out1, out2;
+        uint32_t n1, n2, ic, i0, i1, i2, i3, j, k;
+
+  /* Total process is divided into three stages */
+
+  /* process first stage, middle stages, & last stage */
+
+  /*  Initializations for the first stage */
+  n2 = fftLen;
+  n1 = n2;
+
+  /* n2 = fftLen/4 */
+  n2 >>= 2U;
+
+  /* Index for twiddle coefficient */
+  ic = 0U;
+
+  /* Index for input read and output write */
+  i0 = 0U;
+  j = n2;
+
+  /* Input is in 1.15(q15) format */
+
+  /*  start of first stage process */
+  do
+  {
+    /*  Butterfly implementation */
+
+    /*  index calculation for the input as, */
+    /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
+    i1 = i0 + n2;
+    i2 = i1 + n2;
+    i3 = i2 + n2;
+
+    /*  Reading i0, i0+fftLen/2 inputs */
+
+    /* input is down scale by 4 to avoid overflow */
+    /* Read ya (real), xa(imag) input */
+    T0 = pSrc16[i0 * 2U] >> 2U;
+    T1 = pSrc16[(i0 * 2U) + 1U] >> 2U;
+
+    /* input is down scale by 4 to avoid overflow */
+    /* Read yc (real), xc(imag) input */
+    S0 = pSrc16[i2 * 2U] >> 2U;
+    S1 = pSrc16[(i2 * 2U) + 1U] >> 2U;
+
+    /* R0 = (ya + yc) */
+    R0 = __SSAT(T0 + S0, 16U);
+    /* R1 = (xa + xc) */
+    R1 = __SSAT(T1 + S1, 16U);
+
+    /* S0 = (ya - yc) */
+    S0 = __SSAT(T0 - S0, 16);
+    /* S1 = (xa - xc) */
+    S1 = __SSAT(T1 - S1, 16);
+
+    /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
+    /* input is down scale by 4 to avoid overflow */
+    /* Read yb (real), xb(imag) input */
+    T0 = pSrc16[i1 * 2U] >> 2U;
+    T1 = pSrc16[(i1 * 2U) + 1U] >> 2U;
+
+    /* input is down scale by 4 to avoid overflow */
+    /* Read yd (real), xd(imag) input */
+    U0 = pSrc16[i3 * 2U] >> 2U;
+    U1 = pSrc16[(i3 * 2U) + 1] >> 2U;
+
+    /* T0 = (yb + yd) */
+    T0 = __SSAT(T0 + U0, 16U);
+    /* T1 = (xb + xd) */
+    T1 = __SSAT(T1 + U1, 16U);
+
+    /*  writing the butterfly processed i0 sample */
+    /* ya' = ya + yb + yc + yd */
+    /* xa' = xa + xb + xc + xd */
+    pSrc16[i0 * 2U] = (R0 >> 1U) + (T0 >> 1U);
+    pSrc16[(i0 * 2U) + 1U] = (R1 >> 1U) + (T1 >> 1U);
+
+    /* R0 = (ya + yc) - (yb + yd) */
+    /* R1 = (xa + xc) - (xb + xd) */
+    R0 = __SSAT(R0 - T0, 16U);
+    R1 = __SSAT(R1 - T1, 16U);
+
+    /* co2 & si2 are read from Coefficient pointer */
+    Co2 = pCoef16[2U * ic * 2U];
+    Si2 = pCoef16[(2U * ic * 2U) + 1];
+
+    /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
+    out1 = (q15_t) ((Co2 * R0 + Si2 * R1) >> 16U);
+    /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
+    out2 = (q15_t) ((-Si2 * R0 + Co2 * R1) >> 16U);
+
+    /*  Reading i0+fftLen/4 */
+    /* input is down scale by 4 to avoid overflow */
+    /* T0 = yb, T1 =  xb */
+    T0 = pSrc16[i1 * 2U] >> 2;
+    T1 = pSrc16[(i1 * 2U) + 1] >> 2;
+
+    /* writing the butterfly processed i0 + fftLen/4 sample */
+    /* writing output(xc', yc') in little endian format */
+    pSrc16[i1 * 2U] = out1;
+    pSrc16[(i1 * 2U) + 1] = out2;
+
+    /*  Butterfly calculations */
+    /* input is down scale by 4 to avoid overflow */
+    /* U0 = yd, U1 = xd */
+    U0 = pSrc16[i3 * 2U] >> 2;
+    U1 = pSrc16[(i3 * 2U) + 1] >> 2;
+    /* T0 = yb-yd */
+    T0 = __SSAT(T0 - U0, 16);
+    /* T1 = xb-xd */
+    T1 = __SSAT(T1 - U1, 16);
+
+    /* R1 = (ya-yc) + (xb- xd),  R0 = (xa-xc) - (yb-yd)) */
+    R0 = (q15_t) __SSAT((q31_t) (S0 - T1), 16);
+    R1 = (q15_t) __SSAT((q31_t) (S1 + T0), 16);
+
+    /* S1 = (ya-yc) - (xb- xd), S0 = (xa-xc) + (yb-yd)) */
+    S0 = (q15_t) __SSAT(((q31_t) S0 + T1), 16U);
+    S1 = (q15_t) __SSAT(((q31_t) S1 - T0), 16U);
+
+    /* co1 & si1 are read from Coefficient pointer */
+    Co1 = pCoef16[ic * 2U];
+    Si1 = pCoef16[(ic * 2U) + 1];
+    /*  Butterfly process for the i0+fftLen/2 sample */
+    /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
+    out1 = (q15_t) ((Si1 * S1 + Co1 * S0) >> 16);
+    /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
+    out2 = (q15_t) ((-Si1 * S0 + Co1 * S1) >> 16);
+
+    /* writing output(xb', yb') in little endian format */
+    pSrc16[i2 * 2U] = out1;
+    pSrc16[(i2 * 2U) + 1] = out2;
+
+    /* Co3 & si3 are read from Coefficient pointer */
+    Co3 = pCoef16[3U * (ic * 2U)];
+    Si3 = pCoef16[(3U * (ic * 2U)) + 1];
+    /*  Butterfly process for the i0+3fftLen/4 sample */
+    /* xd' = (xa-yb-xc+yd)* Co3 + (ya+xb-yc-xd)* (si3) */
+    out1 = (q15_t) ((Si3 * R1 + Co3 * R0) >> 16U);
+    /* yd' = (ya+xb-yc-xd)* Co3 - (xa-yb-xc+yd)* (si3) */
+    out2 = (q15_t) ((-Si3 * R0 + Co3 * R1) >> 16U);
+    /* writing output(xd', yd') in little endian format */
+    pSrc16[i3 * 2U] = out1;
+    pSrc16[(i3 * 2U) + 1] = out2;
+
+    /*  Twiddle coefficients index modifier */
+    ic = ic + twidCoefModifier;
+
+    /*  Updating input index */
+    i0 = i0 + 1U;
+
+  } while (--j);
+  /* data is in 4.11(q11) format */
+
+  /* end of first stage process */
+
+
+  /* start of middle stage process */
+
+  /*  Twiddle coefficients index modifier */
+  twidCoefModifier <<= 2U;
+
+  /*  Calculation of Middle stage */
+  for (k = fftLen / 4U; k > 4U; k >>= 2U)
+  {
+    /*  Initializations for the middle stage */
+    n1 = n2;
+    n2 >>= 2U;
+    ic = 0U;
+
+    for (j = 0U; j <= (n2 - 1U); j++)
+    {
+      /*  index calculation for the coefficients */
+      Co1 = pCoef16[ic * 2U];
+      Si1 = pCoef16[(ic * 2U) + 1U];
+      Co2 = pCoef16[2U * (ic * 2U)];
+      Si2 = pCoef16[(2U * (ic * 2U)) + 1U];
+      Co3 = pCoef16[3U * (ic * 2U)];
+      Si3 = pCoef16[(3U * (ic * 2U)) + 1U];
+
+      /*  Twiddle coefficients index modifier */
+      ic = ic + twidCoefModifier;
+
+      /*  Butterfly implementation */
+      for (i0 = j; i0 < fftLen; i0 += n1)
+      {
+        /*  index calculation for the input as, */
+        /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
+        i1 = i0 + n2;
+        i2 = i1 + n2;
+        i3 = i2 + n2;
+
+        /*  Reading i0, i0+fftLen/2 inputs */
+        /* Read ya (real), xa(imag) input */
+        T0 = pSrc16[i0 * 2U];
+        T1 = pSrc16[(i0 * 2U) + 1U];
+
+        /* Read yc (real), xc(imag) input */
+        S0 = pSrc16[i2 * 2U];
+        S1 = pSrc16[(i2 * 2U) + 1U];
+
+        /* R0 = (ya + yc), R1 = (xa + xc) */
+        R0 = __SSAT(T0 + S0, 16);
+        R1 = __SSAT(T1 + S1, 16);
+
+        /* S0 = (ya - yc), S1 =(xa - xc) */
+        S0 = __SSAT(T0 - S0, 16);
+        S1 = __SSAT(T1 - S1, 16);
+
+        /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
+        /* Read yb (real), xb(imag) input */
+        T0 = pSrc16[i1 * 2U];
+        T1 = pSrc16[(i1 * 2U) + 1U];
+
+        /* Read yd (real), xd(imag) input */
+        U0 = pSrc16[i3 * 2U];
+        U1 = pSrc16[(i3 * 2U) + 1U];
+
+
+        /* T0 = (yb + yd), T1 = (xb + xd) */
+        T0 = __SSAT(T0 + U0, 16);
+        T1 = __SSAT(T1 + U1, 16);
+
+        /*  writing the butterfly processed i0 sample */
+
+        /* xa' = xa + xb + xc + xd */
+        /* ya' = ya + yb + yc + yd */
+        out1 = ((R0 >> 1U) + (T0 >> 1U)) >> 1U;
+        out2 = ((R1 >> 1U) + (T1 >> 1U)) >> 1U;
+
+        pSrc16[i0 * 2U] = out1;
+        pSrc16[(2U * i0) + 1U] = out2;
+
+        /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc) - (xb + xd) */
+        R0 = (R0 >> 1U) - (T0 >> 1U);
+        R1 = (R1 >> 1U) - (T1 >> 1U);
+
+        /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
+        out1 = (q15_t) ((Co2 * R0 + Si2 * R1) >> 16U);
+
+        /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
+        out2 = (q15_t) ((-Si2 * R0 + Co2 * R1) >> 16U);
+
+        /*  Reading i0+3fftLen/4 */
+        /* Read yb (real), xb(imag) input */
+        T0 = pSrc16[i1 * 2U];
+        T1 = pSrc16[(i1 * 2U) + 1U];
+
+        /*  writing the butterfly processed i0 + fftLen/4 sample */
+        /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
+        /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
+        pSrc16[i1 * 2U] = out1;
+        pSrc16[(i1 * 2U) + 1U] = out2;
+
+        /*  Butterfly calculations */
+
+        /* Read yd (real), xd(imag) input */
+        U0 = pSrc16[i3 * 2U];
+        U1 = pSrc16[(i3 * 2U) + 1U];
+
+        /* T0 = yb-yd, T1 = xb-xd */
+        T0 = __SSAT(T0 - U0, 16);
+        T1 = __SSAT(T1 - U1, 16);
+
+        /* R0 = (ya-yc) + (xb- xd), R1 = (xa-xc) - (yb-yd)) */
+        R0 = (S0 >> 1U) - (T1 >> 1U);
+        R1 = (S1 >> 1U) + (T0 >> 1U);
+
+        /* S0 = (ya-yc) - (xb- xd), S1 = (xa-xc) + (yb-yd)) */
+        S0 = (S0 >> 1U) + (T1 >> 1U);
+        S1 = (S1 >> 1U) - (T0 >> 1U);
+
+        /*  Butterfly process for the i0+fftLen/2 sample */
+        out1 = (q15_t) ((Co1 * S0 + Si1 * S1) >> 16U);
+
+        out2 = (q15_t) ((-Si1 * S0 + Co1 * S1) >> 16U);
+
+        /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
+        /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
+        pSrc16[i2 * 2U] = out1;
+        pSrc16[(i2 * 2U) + 1U] = out2;
+
+        /*  Butterfly process for the i0+3fftLen/4 sample */
+        out1 = (q15_t) ((Si3 * R1 + Co3 * R0) >> 16U);
+
+        out2 = (q15_t) ((-Si3 * R0 + Co3 * R1) >> 16U);
+        /* xd' = (xa-yb-xc+yd)* Co3 + (ya+xb-yc-xd)* (si3) */
+        /* yd' = (ya+xb-yc-xd)* Co3 - (xa-yb-xc+yd)* (si3) */
+        pSrc16[i3 * 2U] = out1;
+        pSrc16[(i3 * 2U) + 1U] = out2;
+      }
+    }
+    /*  Twiddle coefficients index modifier */
+    twidCoefModifier <<= 2U;
+  }
+  /* end of middle stage process */
+
+
+  /* data is in 10.6(q6) format for the 1024 point */
+  /* data is in 8.8(q8) format for the 256 point */
+  /* data is in 6.10(q10) format for the 64 point */
+  /* data is in 4.12(q12) format for the 16 point */
+
+  /*  Initializations for the last stage */
+  n1 = n2;
+  n2 >>= 2U;
+
+  /* start of last stage process */
+
+  /*  Butterfly implementation */
+  for (i0 = 0U; i0 <= (fftLen - n1); i0 += n1)
+  {
+    /*  index calculation for the input as, */
+    /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
+    i1 = i0 + n2;
+    i2 = i1 + n2;
+    i3 = i2 + n2;
+
+    /*  Reading i0, i0+fftLen/2 inputs */
+    /* Read ya (real), xa(imag) input */
+    T0 = pSrc16[i0 * 2U];
+    T1 = pSrc16[(i0 * 2U) + 1U];
+
+    /* Read yc (real), xc(imag) input */
+    S0 = pSrc16[i2 * 2U];
+    S1 = pSrc16[(i2 * 2U) + 1U];
+
+    /* R0 = (ya + yc), R1 = (xa + xc) */
+    R0 = __SSAT(T0 + S0, 16U);
+    R1 = __SSAT(T1 + S1, 16U);
+
+    /* S0 = (ya - yc), S1 = (xa - xc) */
+    S0 = __SSAT(T0 - S0, 16U);
+    S1 = __SSAT(T1 - S1, 16U);
+
+    /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
+    /* Read yb (real), xb(imag) input */
+    T0 = pSrc16[i1 * 2U];
+    T1 = pSrc16[(i1 * 2U) + 1U];
+    /* Read yd (real), xd(imag) input */
+    U0 = pSrc16[i3 * 2U];
+    U1 = pSrc16[(i3 * 2U) + 1U];
+
+    /* T0 = (yb + yd), T1 = (xb + xd)) */
+    T0 = __SSAT(T0 + U0, 16U);
+    T1 = __SSAT(T1 + U1, 16U);
+
+    /*  writing the butterfly processed i0 sample */
+    /* xa' = xa + xb + xc + xd */
+    /* ya' = ya + yb + yc + yd */
+    pSrc16[i0 * 2U] = (R0 >> 1U) + (T0 >> 1U);
+    pSrc16[(i0 * 2U) + 1U] = (R1 >> 1U) + (T1 >> 1U);
+
+    /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc) - (xb + xd) */
+    R0 = (R0 >> 1U) - (T0 >> 1U);
+    R1 = (R1 >> 1U) - (T1 >> 1U);
+    /* Read yb (real), xb(imag) input */
+    T0 = pSrc16[i1 * 2U];
+    T1 = pSrc16[(i1 * 2U) + 1U];
+
+    /*  writing the butterfly processed i0 + fftLen/4 sample */
+    /* xc' = (xa-xb+xc-xd) */
+    /* yc' = (ya-yb+yc-yd) */
+    pSrc16[i1 * 2U] = R0;
+    pSrc16[(i1 * 2U) + 1U] = R1;
+
+    /* Read yd (real), xd(imag) input */
+    U0 = pSrc16[i3 * 2U];
+    U1 = pSrc16[(i3 * 2U) + 1U];
+    /* T0 = (yb - yd), T1 = (xb - xd)  */
+    T0 = __SSAT(T0 - U0, 16U);
+    T1 = __SSAT(T1 - U1, 16U);
+
+    /*  writing the butterfly processed i0 + fftLen/2 sample */
+    /* xb' = (xa+yb-xc-yd) */
+    /* yb' = (ya-xb-yc+xd) */
+    pSrc16[i2 * 2U] = (S0 >> 1U) + (T1 >> 1U);
+    pSrc16[(i2 * 2U) + 1U] = (S1 >> 1U) - (T0 >> 1U);
+
+    /*  writing the butterfly processed i0 + 3fftLen/4 sample */
+    /* xd' = (xa-yb-xc+yd) */
+    /* yd' = (ya+xb-yc-xd) */
+    pSrc16[i3 * 2U] = (S0 >> 1U) - (T1 >> 1U);
+    pSrc16[(i3 * 2U) + 1U] = (S1 >> 1U) + (T0 >> 1U);
+
+  }
+
+  /* end of last stage process */
+
+  /* output is in 11.5(q5) format for the 1024 point */
+  /* output is in 9.7(q7) format for the 256 point   */
+  /* output is in 7.9(q9) format for the 64 point  */
+  /* output is in 5.11(q11) format for the 16 point  */
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+}
+
+
+/**
+  @brief         Core function for the Q15 CIFFT butterfly process.
+  @param[in,out] pSrc16           points to the in-place buffer of Q15 data type
+  @param[in]     fftLen           length of the FFT
+  @param[in]     pCoef16          points to twiddle coefficient buffer
+  @param[in]     twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.
+  @return        none
+ */
+
+/*
+ * Radix-4 IFFT algorithm used is :
+ *
+ * CIFFT uses same twiddle coefficients as CFFT function
+ *  x[k] = x[n] + (j)k * x[n + fftLen/4] + (-1)k * x[n+fftLen/2] + (-j)k * x[n+3*fftLen/4]
+ *
+ *
+ * IFFT is implemented with following changes in equations from FFT
+ *
+ * Input real and imaginary data:
+ * x(n) = xa + j * ya
+ * x(n+N/4 ) = xb + j * yb
+ * x(n+N/2 ) = xc + j * yc
+ * x(n+3N 4) = xd + j * yd
+ *
+ *
+ * Output real and imaginary data:
+ * x(4r) = xa'+ j * ya'
+ * x(4r+1) = xb'+ j * yb'
+ * x(4r+2) = xc'+ j * yc'
+ * x(4r+3) = xd'+ j * yd'
+ *
+ *
+ * Twiddle factors for radix-4 IFFT:
+ * Wn = co1 + j * (si1)
+ * W2n = co2 + j * (si2)
+ * W3n = co3 + j * (si3)
+ 
+ * The real and imaginary output values for the radix-4 butterfly are
+ * xa' = xa + xb + xc + xd
+ * ya' = ya + yb + yc + yd
+ * xb' = (xa-yb-xc+yd)* co1 - (ya+xb-yc-xd)* (si1)
+ * yb' = (ya+xb-yc-xd)* co1 + (xa-yb-xc+yd)* (si1)
+ * xc' = (xa-xb+xc-xd)* co2 - (ya-yb+yc-yd)* (si2)
+ * yc' = (ya-yb+yc-yd)* co2 + (xa-xb+xc-xd)* (si2)
+ * xd' = (xa+yb-xc-yd)* co3 - (ya-xb-yc+xd)* (si3)
+ * yd' = (ya-xb-yc+xd)* co3 + (xa+yb-xc-yd)* (si3)
+ *
+ */
+
+void arm_radix4_butterfly_inverse_q15(
+        q15_t * pSrc16,
+        uint32_t fftLen,
+  const q15_t * pCoef16,
+        uint32_t twidCoefModifier)
+{
+
+#if defined (ARM_MATH_DSP)
+
+        q31_t R, S, T, U;
+        q31_t C1, C2, C3, out1, out2;
+        uint32_t n1, n2, ic, i0, j, k;
+        
+        q15_t *ptr1;
+        q15_t *pSi0;
+        q15_t *pSi1;
+        q15_t *pSi2;
+        q15_t *pSi3;
+        
+        q31_t xaya, xbyb, xcyc, xdyd;
+
+  /* Total process is divided into three stages */
+
+  /* process first stage, middle stages, & last stage */
+
+  /*  Initializations for the first stage */
+  n2 = fftLen;
+  n1 = n2;
+
+  /* n2 = fftLen/4 */
+  n2 >>= 2U;
+
+  /* Index for twiddle coefficient */
+  ic = 0U;
+
+  /* Index for input read and output write */
+  j = n2;
+
+  pSi0 = pSrc16;
+  pSi1 = pSi0 + 2 * n2;
+  pSi2 = pSi1 + 2 * n2;
+  pSi3 = pSi2 + 2 * n2;
+
+  /* Input is in 1.15(q15) format */
+
+  /*  start of first stage process */
+  do
+  {
+    /*  Butterfly implementation */
+
+    /*  Reading i0, i0+fftLen/2 inputs */
+    /* Read ya (real), xa(imag) input */
+    T = read_q15x2 (pSi0);
+    T = __SHADD16(T, 0);
+    T = __SHADD16(T, 0);
+
+    /* Read yc (real), xc(imag) input */
+    S = read_q15x2 (pSi2);
+    S = __SHADD16(S, 0);
+    S = __SHADD16(S, 0);
+
+    /* R = packed((ya + yc), (xa + xc) ) */
+    R = __QADD16(T, S);
+
+    /* S = packed((ya - yc), (xa - xc) ) */
+    S = __QSUB16(T, S);
+
+    /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
+    /* Read yb (real), xb(imag) input */
+    T = read_q15x2 (pSi1);
+    T = __SHADD16(T, 0);
+    T = __SHADD16(T, 0);
+
+    /* Read yd (real), xd(imag) input */
+    U = read_q15x2 (pSi3);
+    U = __SHADD16(U, 0);
+    U = __SHADD16(U, 0);
+
+    /* T = packed((yb + yd), (xb + xd) ) */
+    T = __QADD16(T, U);
+
+    /*  writing the butterfly processed i0 sample */
+    /* xa' = xa + xb + xc + xd */
+    /* ya' = ya + yb + yc + yd */
+    write_q15x2_ia (&pSi0, __SHADD16(R, T));
+
+    /* R = packed((ya + yc) - (yb + yd), (xa + xc)- (xb + xd)) */
+    R = __QSUB16(R, T);
+
+    /* co2 & si2 are read from SIMD Coefficient pointer */
+    C2 = read_q15x2 ((q15_t *) pCoef16 + (4U * ic));
+
+#ifndef ARM_MATH_BIG_ENDIAN
+    /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
+    out1 = __SMUSD(C2, R) >> 16U;
+    /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
+    out2 = __SMUADX(C2, R);
+#else
+    /* xc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
+    out1 = __SMUADX(C2, R) >> 16U;
+    /* yc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
+    out2 = __SMUSD(__QSUB16(0, C2), R);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    /*  Reading i0+fftLen/4 */
+    /* T = packed(yb, xb) */
+    T = read_q15x2 (pSi1);
+    T = __SHADD16(T, 0);
+    T = __SHADD16(T, 0);
+
+    /* writing the butterfly processed i0 + fftLen/4 sample */
+    /* writing output(xc', yc') in little endian format */
+    write_q15x2_ia (&pSi1, (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
+
+    /*  Butterfly calculations */
+    /* U = packed(yd, xd) */
+    U = read_q15x2 (pSi3);
+    U = __SHADD16(U, 0);
+    U = __SHADD16(U, 0);
+
+    /* T = packed(yb-yd, xb-xd) */
+    T = __QSUB16(T, U);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+    /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
+    R = __QSAX(S, T);
+    /* S = packed((ya-yc) + (xb- xd),  (xa-xc) - (yb-yd)) */
+    S = __QASX(S, T);
+#else
+    /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
+    R = __QASX(S, T);
+    /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
+    S = __QSAX(S, T);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    /* co1 & si1 are read from SIMD Coefficient pointer */
+    C1 = read_q15x2 ((q15_t *) pCoef16 + (2U * ic));
+    /*  Butterfly process for the i0+fftLen/2 sample */
+
+#ifndef ARM_MATH_BIG_ENDIAN
+    /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
+    out1 = __SMUSD(C1, S) >> 16U;
+    /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
+    out2 = __SMUADX(C1, S);
+#else
+    /* xb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
+    out1 = __SMUADX(C1, S) >> 16U;
+    /* yb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
+    out2 = __SMUSD(__QSUB16(0, C1), S);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    /* writing output(xb', yb') in little endian format */
+    write_q15x2_ia (&pSi2, ((out2) & 0xFFFF0000) | ((out1) & 0x0000FFFF));
+
+    /* co3 & si3 are read from SIMD Coefficient pointer */
+    C3 = read_q15x2 ((q15_t *) pCoef16 + (6U * ic));
+    /*  Butterfly process for the i0+3fftLen/4 sample */
+
+#ifndef ARM_MATH_BIG_ENDIAN
+    /* xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
+    out1 = __SMUSD(C3, R) >> 16U;
+    /* yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
+    out2 = __SMUADX(C3, R);
+#else
+    /* xd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
+    out1 = __SMUADX(C3, R) >> 16U;
+    /* yd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
+    out2 = __SMUSD(__QSUB16(0, C3), R);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    /* writing output(xd', yd') in little endian format */
+    write_q15x2_ia (&pSi3, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
+
+    /*  Twiddle coefficients index modifier */
+    ic = ic + twidCoefModifier;
+
+  } while (--j);
+  /* data is in 4.11(q11) format */
+
+  /* end of first stage process */
+
+
+  /* start of middle stage process */
+
+  /*  Twiddle coefficients index modifier */
+  twidCoefModifier <<= 2U;
+
+  /*  Calculation of Middle stage */
+  for (k = fftLen / 4U; k > 4U; k >>= 2U)
+  {
+    /*  Initializations for the middle stage */
+    n1 = n2;
+    n2 >>= 2U;
+    ic = 0U;
+
+    for (j = 0U; j <= (n2 - 1U); j++)
+    {
+      /*  index calculation for the coefficients */
+      C1 = read_q15x2 ((q15_t *) pCoef16 + (2U * ic));
+      C2 = read_q15x2 ((q15_t *) pCoef16 + (4U * ic));
+      C3 = read_q15x2 ((q15_t *) pCoef16 + (6U * ic));
+
+      /*  Twiddle coefficients index modifier */
+      ic = ic + twidCoefModifier;
+
+      pSi0 = pSrc16 + 2 * j;
+      pSi1 = pSi0 + 2 * n2;
+      pSi2 = pSi1 + 2 * n2;
+      pSi3 = pSi2 + 2 * n2;
+
+      /*  Butterfly implementation */
+      for (i0 = j; i0 < fftLen; i0 += n1)
+      {
+        /*  Reading i0, i0+fftLen/2 inputs */
+        /* Read ya (real), xa(imag) input */
+        T = read_q15x2 (pSi0);
+
+        /* Read yc (real), xc(imag) input */
+        S = read_q15x2 (pSi2);
+
+        /* R = packed( (ya + yc), (xa + xc)) */
+        R = __QADD16(T, S);
+
+        /* S = packed((ya - yc), (xa - xc)) */
+        S = __QSUB16(T, S);
+
+        /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
+        /* Read yb (real), xb(imag) input */
+        T = read_q15x2 (pSi1);
+
+        /* Read yd (real), xd(imag) input */
+        U = read_q15x2 (pSi3);
+
+        /* T = packed( (yb + yd), (xb + xd)) */
+        T = __QADD16(T, U);
+
+        /*  writing the butterfly processed i0 sample */
+
+        /* xa' = xa + xb + xc + xd */
+        /* ya' = ya + yb + yc + yd */
+        out1 = __SHADD16(R, T);
+        out1 = __SHADD16(out1, 0);
+        write_q15x2 (pSi0, out1);
+        pSi0 += 2 * n1;
+
+        /* R = packed( (ya + yc) - (yb + yd), (xa + xc) - (xb + xd)) */
+        R = __SHSUB16(R, T);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+        /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
+        out1 = __SMUSD(C2, R) >> 16U;
+
+        /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
+        out2 = __SMUADX(C2, R);
+#else
+        /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
+        out1 = __SMUADX(R, C2) >> 16U;
+
+        /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
+        out2 = __SMUSD(__QSUB16(0, C2), R);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+        /*  Reading i0+3fftLen/4 */
+        /* Read yb (real), xb(imag) input */
+        T = read_q15x2 (pSi1);
+
+        /*  writing the butterfly processed i0 + fftLen/4 sample */
+        /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
+        /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
+        write_q15x2 (pSi1, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
+        pSi1 += 2 * n1;
+
+        /*  Butterfly calculations */
+
+        /* Read yd (real), xd(imag) input */
+        U = read_q15x2 (pSi3);
+
+        /* T = packed(yb-yd, xb-xd) */
+        T = __QSUB16(T, U);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+        /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
+        R = __SHSAX(S, T);
+
+        /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
+        S = __SHASX(S, T);
+
+        /*  Butterfly process for the i0+fftLen/2 sample */
+        out1 = __SMUSD(C1, S) >> 16U;
+        out2 = __SMUADX(C1, S);
+#else
+        /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
+        R = __SHASX(S, T);
+
+        /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
+        S = __SHSAX(S, T);
+
+        /*  Butterfly process for the i0+fftLen/2 sample */
+        out1 = __SMUADX(S, C1) >> 16U;
+        out2 = __SMUSD(__QSUB16(0, C1), S);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+        /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
+        /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
+        write_q15x2 (pSi2, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
+        pSi2 += 2 * n1;
+
+        /*  Butterfly process for the i0+3fftLen/4 sample */
+
+#ifndef ARM_MATH_BIG_ENDIAN
+        out1 = __SMUSD(C3, R) >> 16U;
+        out2 = __SMUADX(C3, R);
+#else
+        out1 = __SMUADX(C3, R) >> 16U;
+        out2 = __SMUSD(__QSUB16(0, C3), R);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+        /* xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
+        /* yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
+        write_q15x2 (pSi3, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
+        pSi3 += 2 * n1;
+      }
+    }
+    /*  Twiddle coefficients index modifier */
+    twidCoefModifier <<= 2U;
+  }
+  /* end of middle stage process */
+
+  /* data is in 10.6(q6) format for the 1024 point */
+  /* data is in 8.8(q8) format for the 256 point */
+  /* data is in 6.10(q10) format for the 64 point */
+  /* data is in 4.12(q12) format for the 16 point */
+
+  /*  Initializations for the last stage */
+  j = fftLen >> 2;
+
+  ptr1 = &pSrc16[0];
+
+  /* start of last stage process */
+
+  /*  Butterfly implementation */
+  do
+  {
+    /* Read xa (real), ya(imag) input */
+    xaya = read_q15x2_ia ((q15_t **) &ptr1);
+
+    /* Read xb (real), yb(imag) input */
+    xbyb = read_q15x2_ia ((q15_t **) &ptr1);
+
+    /* Read xc (real), yc(imag) input */
+    xcyc = read_q15x2_ia ((q15_t **) &ptr1);
+
+    /* Read xd (real), yd(imag) input */
+    xdyd = read_q15x2_ia ((q15_t **) &ptr1);
+
+    /* R = packed((ya + yc), (xa + xc)) */
+    R = __QADD16(xaya, xcyc);
+
+    /* T = packed((yb + yd), (xb + xd)) */
+    T = __QADD16(xbyb, xdyd);
+
+    /* pointer updation for writing */
+    ptr1 = ptr1 - 8U;
+
+
+    /* xa' = xa + xb + xc + xd */
+    /* ya' = ya + yb + yc + yd */
+    write_q15x2_ia (&ptr1, __SHADD16(R, T));
+
+    /* T = packed((yb + yd), (xb + xd)) */
+    T = __QADD16(xbyb, xdyd);
+
+    /* xc' = (xa-xb+xc-xd) */
+    /* yc' = (ya-yb+yc-yd) */
+    write_q15x2_ia (&ptr1, __SHSUB16(R, T));
+
+    /* S = packed((ya - yc), (xa - xc)) */
+    S = __QSUB16(xaya, xcyc);
+
+    /* Read yd (real), xd(imag) input */
+    /* T = packed( (yb - yd), (xb - xd))  */
+    U = __QSUB16(xbyb, xdyd);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+    /* xb' = (xa+yb-xc-yd) */
+    /* yb' = (ya-xb-yc+xd) */
+    write_q15x2_ia (&ptr1, __SHASX(S, U));
+
+    /* xd' = (xa-yb-xc+yd) */
+    /* yd' = (ya+xb-yc-xd) */
+    write_q15x2_ia (&ptr1, __SHSAX(S, U));
+#else
+    /* xb' = (xa+yb-xc-yd) */
+    /* yb' = (ya-xb-yc+xd) */
+    write_q15x2_ia (&ptr1, __SHSAX(S, U));
+
+    /* xd' = (xa-yb-xc+yd) */
+    /* yd' = (ya+xb-yc-xd) */
+    write_q15x2_ia (&ptr1, __SHASX(S, U));
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+  } while (--j);
+
+  /* end of last stage  process */
+
+  /* output is in 11.5(q5) format for the 1024 point */
+  /* output is in 9.7(q7) format for the 256 point   */
+  /* output is in 7.9(q9) format for the 64 point  */
+  /* output is in 5.11(q11) format for the 16 point  */
+
+
+#else /* arm_radix4_butterfly_inverse_q15 */
+
+        q15_t R0, R1, S0, S1, T0, T1, U0, U1;
+        q15_t Co1, Si1, Co2, Si2, Co3, Si3, out1, out2;
+        uint32_t n1, n2, ic, i0, i1, i2, i3, j, k;
+
+  /* Total process is divided into three stages */
+
+  /* process first stage, middle stages, & last stage */
+
+  /*  Initializations for the first stage */
+  n2 = fftLen;
+  n1 = n2;
+
+  /* n2 = fftLen/4 */
+  n2 >>= 2U;
+
+  /* Index for twiddle coefficient */
+  ic = 0U;
+
+  /* Index for input read and output write */
+  i0 = 0U;
+
+  j = n2;
+
+  /* Input is in 1.15(q15) format */
+
+  /*  Start of first stage process */
+  do
+  {
+    /*  Butterfly implementation */
+
+    /*  index calculation for the input as, */
+    /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
+    i1 = i0 + n2;
+    i2 = i1 + n2;
+    i3 = i2 + n2;
+
+    /*  Reading i0, i0+fftLen/2 inputs */
+    /* input is down scale by 4 to avoid overflow */
+    /* Read ya (real), xa(imag) input */
+    T0 = pSrc16[i0 * 2U] >> 2U;
+    T1 = pSrc16[(i0 * 2U) + 1U] >> 2U;
+    /* input is down scale by 4 to avoid overflow */
+    /* Read yc (real), xc(imag) input */
+    S0 = pSrc16[i2 * 2U] >> 2U;
+    S1 = pSrc16[(i2 * 2U) + 1U] >> 2U;
+
+    /* R0 = (ya + yc), R1 = (xa + xc) */
+    R0 = __SSAT(T0 + S0, 16U);
+    R1 = __SSAT(T1 + S1, 16U);
+    /* S0 = (ya - yc), S1 = (xa - xc) */
+    S0 = __SSAT(T0 - S0, 16U);
+    S1 = __SSAT(T1 - S1, 16U);
+
+    /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
+    /* input is down scale by 4 to avoid overflow */
+    /* Read yb (real), xb(imag) input */
+    T0 = pSrc16[i1 * 2U] >> 2U;
+    T1 = pSrc16[(i1 * 2U) + 1U] >> 2U;
+    /* Read yd (real), xd(imag) input */
+    /* input is down scale by 4 to avoid overflow */
+    U0 = pSrc16[i3 * 2U] >> 2U;
+    U1 = pSrc16[(i3 * 2U) + 1U] >> 2U;
+
+    /* T0 = (yb + yd), T1 = (xb + xd) */
+    T0 = __SSAT(T0 + U0, 16U);
+    T1 = __SSAT(T1 + U1, 16U);
+
+    /*  writing the butterfly processed i0 sample */
+    /* xa' = xa + xb + xc + xd */
+    /* ya' = ya + yb + yc + yd */
+    pSrc16[i0 * 2U] = (R0 >> 1U) + (T0 >> 1U);
+    pSrc16[(i0 * 2U) + 1U] = (R1 >> 1U) + (T1 >> 1U);
+
+    /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc)- (xb + xd) */
+    R0 = __SSAT(R0 - T0, 16U);
+    R1 = __SSAT(R1 - T1, 16U);
+    /* co2 & si2 are read from Coefficient pointer */
+    Co2 = pCoef16[2U * ic * 2U];
+    Si2 = pCoef16[(2U * ic * 2U) + 1U];
+    /* xc' = (xa-xb+xc-xd)* co2 - (ya-yb+yc-yd)* (si2) */
+    out1 = (q15_t) ((Co2 * R0 - Si2 * R1) >> 16U);
+    /* yc' = (ya-yb+yc-yd)* co2 + (xa-xb+xc-xd)* (si2) */
+    out2 = (q15_t) ((Si2 * R0 + Co2 * R1) >> 16U);
+
+    /*  Reading i0+fftLen/4 */
+    /* input is down scale by 4 to avoid overflow */
+    /* T0 = yb, T1 = xb */
+    T0 = pSrc16[i1 * 2U] >> 2U;
+    T1 = pSrc16[(i1 * 2U) + 1U] >> 2U;
+
+    /* writing the butterfly processed i0 + fftLen/4 sample */
+    /* writing output(xc', yc') in little endian format */
+    pSrc16[i1 * 2U] = out1;
+    pSrc16[(i1 * 2U) + 1U] = out2;
+
+    /*  Butterfly calculations */
+    /* input is down scale by 4 to avoid overflow */
+    /* U0 = yd, U1 = xd) */
+    U0 = pSrc16[i3 * 2U] >> 2U;
+    U1 = pSrc16[(i3 * 2U) + 1U] >> 2U;
+
+    /* T0 = yb-yd, T1 = xb-xd) */
+    T0 = __SSAT(T0 - U0, 16U);
+    T1 = __SSAT(T1 - U1, 16U);
+    /* R0 = (ya-yc) - (xb- xd) , R1 = (xa-xc) + (yb-yd) */
+    R0 = (q15_t) __SSAT((q31_t) (S0 + T1), 16);
+    R1 = (q15_t) __SSAT((q31_t) (S1 - T0), 16);
+    /* S = (ya-yc) + (xb- xd), S1 = (xa-xc) - (yb-yd) */
+    S0 = (q15_t) __SSAT((q31_t) (S0 - T1), 16);
+    S1 = (q15_t) __SSAT((q31_t) (S1 + T0), 16);
+
+    /* co1 & si1 are read from Coefficient pointer */
+    Co1 = pCoef16[ic * 2U];
+    Si1 = pCoef16[(ic * 2U) + 1U];
+    /*  Butterfly process for the i0+fftLen/2 sample */
+    /* xb' = (xa-yb-xc+yd)* co1 - (ya+xb-yc-xd)* (si1) */
+    out1 = (q15_t) ((Co1 * S0 - Si1 * S1) >> 16U);
+    /* yb' = (ya+xb-yc-xd)* co1 + (xa-yb-xc+yd)* (si1) */
+    out2 = (q15_t) ((Si1 * S0 + Co1 * S1) >> 16U);
+    /* writing output(xb', yb') in little endian format */
+    pSrc16[i2 * 2U] = out1;
+    pSrc16[(i2 * 2U) + 1U] = out2;
+
+    /* Co3 & si3 are read from Coefficient pointer */
+    Co3 = pCoef16[3U * ic * 2U];
+    Si3 = pCoef16[(3U * ic * 2U) + 1U];
+    /*  Butterfly process for the i0+3fftLen/4 sample */
+    /* xd' = (xa+yb-xc-yd)* Co3 - (ya-xb-yc+xd)* (si3) */
+    out1 = (q15_t) ((Co3 * R0 - Si3 * R1) >> 16U);
+    /* yd' = (ya-xb-yc+xd)* Co3 + (xa+yb-xc-yd)* (si3) */
+    out2 = (q15_t) ((Si3 * R0 + Co3 * R1) >> 16U);
+    /* writing output(xd', yd') in little endian format */
+    pSrc16[i3 * 2U] = out1;
+    pSrc16[(i3 * 2U) + 1U] = out2;
+
+    /*  Twiddle coefficients index modifier */
+    ic = ic + twidCoefModifier;
+
+    /*  Updating input index */
+    i0 = i0 + 1U;
+
+  } while (--j);
+
+  /*  End of first stage process */
+
+  /* data is in 4.11(q11) format */
+
+
+  /*  Start of Middle stage process */
+
+  /*  Twiddle coefficients index modifier */
+  twidCoefModifier <<= 2U;
+
+  /*  Calculation of Middle stage */
+  for (k = fftLen / 4U; k > 4U; k >>= 2U)
+  {
+    /*  Initializations for the middle stage */
+    n1 = n2;
+    n2 >>= 2U;
+    ic = 0U;
+
+    for (j = 0U; j <= (n2 - 1U); j++)
+    {
+      /*  index calculation for the coefficients */
+      Co1 = pCoef16[ic * 2U];
+      Si1 = pCoef16[(ic * 2U) + 1U];
+      Co2 = pCoef16[2U * ic * 2U];
+      Si2 = pCoef16[2U * ic * 2U + 1U];
+      Co3 = pCoef16[3U * ic * 2U];
+      Si3 = pCoef16[(3U * ic * 2U) + 1U];
+
+      /*  Twiddle coefficients index modifier */
+      ic = ic + twidCoefModifier;
+
+      /*  Butterfly implementation */
+      for (i0 = j; i0 < fftLen; i0 += n1)
+      {
+        /*  index calculation for the input as, */
+        /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
+        i1 = i0 + n2;
+        i2 = i1 + n2;
+        i3 = i2 + n2;
+
+        /*  Reading i0, i0+fftLen/2 inputs */
+        /* Read ya (real), xa(imag) input */
+        T0 = pSrc16[i0 * 2U];
+        T1 = pSrc16[(i0 * 2U) + 1U];
+
+        /* Read yc (real), xc(imag) input */
+        S0 = pSrc16[i2 * 2U];
+        S1 = pSrc16[(i2 * 2U) + 1U];
+
+
+        /* R0 = (ya + yc), R1 = (xa + xc) */
+        R0 = __SSAT(T0 + S0, 16U);
+        R1 = __SSAT(T1 + S1, 16U);
+        /* S0 = (ya - yc), S1 = (xa - xc) */
+        S0 = __SSAT(T0 - S0, 16U);
+        S1 = __SSAT(T1 - S1, 16U);
+
+        /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
+        /* Read yb (real), xb(imag) input */
+        T0 = pSrc16[i1 * 2U];
+        T1 = pSrc16[(i1 * 2U) + 1U];
+
+        /* Read yd (real), xd(imag) input */
+        U0 = pSrc16[i3 * 2U];
+        U1 = pSrc16[(i3 * 2U) + 1U];
+
+        /* T0 = (yb + yd), T1 = (xb + xd) */
+        T0 = __SSAT(T0 + U0, 16U);
+        T1 = __SSAT(T1 + U1, 16U);
+
+        /*  writing the butterfly processed i0 sample */
+        /* xa' = xa + xb + xc + xd */
+        /* ya' = ya + yb + yc + yd */
+        pSrc16[i0 * 2U] = ((R0 >> 1U) + (T0 >> 1U)) >> 1U;
+        pSrc16[(i0 * 2U) + 1U] = ((R1 >> 1U) + (T1 >> 1U)) >> 1U;
+
+        /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc) - (xb + xd) */
+        R0 = (R0 >> 1U) - (T0 >> 1U);
+        R1 = (R1 >> 1U) - (T1 >> 1U);
+
+        /* (ya-yb+yc-yd)* (si2) - (xa-xb+xc-xd)* co2 */
+        out1 = (q15_t) ((Co2 * R0 - Si2 * R1) >> 16);
+        /* (ya-yb+yc-yd)* co2 + (xa-xb+xc-xd)* (si2) */
+        out2 = (q15_t) ((Si2 * R0 + Co2 * R1) >> 16);
+
+        /*  Reading i0+3fftLen/4 */
+        /* Read yb (real), xb(imag) input */
+        T0 = pSrc16[i1 * 2U];
+        T1 = pSrc16[(i1 * 2U) + 1U];
+
+        /*  writing the butterfly processed i0 + fftLen/4 sample */
+        /* xc' = (xa-xb+xc-xd)* co2 - (ya-yb+yc-yd)* (si2) */
+        /* yc' = (ya-yb+yc-yd)* co2 + (xa-xb+xc-xd)* (si2) */
+        pSrc16[i1 * 2U] = out1;
+        pSrc16[(i1 * 2U) + 1U] = out2;
+
+        /*  Butterfly calculations */
+        /* Read yd (real), xd(imag) input */
+        U0 = pSrc16[i3 * 2U];
+        U1 = pSrc16[(i3 * 2U) + 1U];
+
+        /* T0 = yb-yd, T1 = xb-xd) */
+        T0 = __SSAT(T0 - U0, 16U);
+        T1 = __SSAT(T1 - U1, 16U);
+
+        /* R0 = (ya-yc) - (xb- xd) , R1 = (xa-xc) + (yb-yd) */
+        R0 = (S0 >> 1U) + (T1 >> 1U);
+        R1 = (S1 >> 1U) - (T0 >> 1U);
+
+        /* S1 = (ya-yc) + (xb- xd), S1 = (xa-xc) - (yb-yd) */
+        S0 = (S0 >> 1U) - (T1 >> 1U);
+        S1 = (S1 >> 1U) + (T0 >> 1U);
+
+        /*  Butterfly process for the i0+fftLen/2 sample */
+        out1 = (q15_t) ((Co1 * S0 - Si1 * S1) >> 16U);
+        out2 = (q15_t) ((Si1 * S0 + Co1 * S1) >> 16U);
+        /* xb' = (xa-yb-xc+yd)* co1 - (ya+xb-yc-xd)* (si1) */
+        /* yb' = (ya+xb-yc-xd)* co1 + (xa-yb-xc+yd)* (si1) */
+        pSrc16[i2 * 2U] = out1;
+        pSrc16[(i2 * 2U) + 1U] = out2;
+
+        /*  Butterfly process for the i0+3fftLen/4 sample */
+        out1 = (q15_t) ((Co3 * R0 - Si3 * R1) >> 16U);
+
+        out2 = (q15_t) ((Si3 * R0 + Co3 * R1) >> 16U);
+        /* xd' = (xa+yb-xc-yd)* Co3 - (ya-xb-yc+xd)* (si3) */
+        /* yd' = (ya-xb-yc+xd)* Co3 + (xa+yb-xc-yd)* (si3) */
+        pSrc16[i3 * 2U] = out1;
+        pSrc16[(i3 * 2U) + 1U] = out2;
+
+
+      }
+    }
+    /*  Twiddle coefficients index modifier */
+    twidCoefModifier <<= 2U;
+  }
+  /*  End of Middle stages process */
+
+
+  /* data is in 10.6(q6) format for the 1024 point */
+  /* data is in 8.8(q8) format for the 256 point   */
+  /* data is in 6.10(q10) format for the 64 point  */
+  /* data is in 4.12(q12) format for the 16 point  */
+
+  /* start of last stage process */
+
+
+  /*  Initializations for the last stage */
+  n1 = n2;
+  n2 >>= 2U;
+
+  /*  Butterfly implementation */
+  for (i0 = 0U; i0 <= (fftLen - n1); i0 += n1)
+  {
+    /*  index calculation for the input as, */
+    /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
+    i1 = i0 + n2;
+    i2 = i1 + n2;
+    i3 = i2 + n2;
+
+    /*  Reading i0, i0+fftLen/2 inputs */
+    /* Read ya (real), xa(imag) input */
+    T0 = pSrc16[i0 * 2U];
+    T1 = pSrc16[(i0 * 2U) + 1U];
+    /* Read yc (real), xc(imag) input */
+    S0 = pSrc16[i2 * 2U];
+    S1 = pSrc16[(i2 * 2U) + 1U];
+
+    /* R0 = (ya + yc), R1 = (xa + xc) */
+    R0 = __SSAT(T0 + S0, 16U);
+    R1 = __SSAT(T1 + S1, 16U);
+    /* S0 = (ya - yc), S1 = (xa - xc) */
+    S0 = __SSAT(T0 - S0, 16U);
+    S1 = __SSAT(T1 - S1, 16U);
+
+    /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
+    /* Read yb (real), xb(imag) input */
+    T0 = pSrc16[i1 * 2U];
+    T1 = pSrc16[(i1 * 2U) + 1U];
+    /* Read yd (real), xd(imag) input */
+    U0 = pSrc16[i3 * 2U];
+    U1 = pSrc16[(i3 * 2U) + 1U];
+
+    /* T0 = (yb + yd), T1 = (xb + xd) */
+    T0 = __SSAT(T0 + U0, 16U);
+    T1 = __SSAT(T1 + U1, 16U);
+
+    /*  writing the butterfly processed i0 sample */
+    /* xa' = xa + xb + xc + xd */
+    /* ya' = ya + yb + yc + yd */
+    pSrc16[i0 * 2U] = (R0 >> 1U) + (T0 >> 1U);
+    pSrc16[(i0 * 2U) + 1U] = (R1 >> 1U) + (T1 >> 1U);
+
+    /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc) - (xb + xd) */
+    R0 = (R0 >> 1U) - (T0 >> 1U);
+    R1 = (R1 >> 1U) - (T1 >> 1U);
+
+    /* Read yb (real), xb(imag) input */
+    T0 = pSrc16[i1 * 2U];
+    T1 = pSrc16[(i1 * 2U) + 1U];
+
+    /*  writing the butterfly processed i0 + fftLen/4 sample */
+    /* xc' = (xa-xb+xc-xd) */
+    /* yc' = (ya-yb+yc-yd) */
+    pSrc16[i1 * 2U] = R0;
+    pSrc16[(i1 * 2U) + 1U] = R1;
+
+    /* Read yd (real), xd(imag) input */
+    U0 = pSrc16[i3 * 2U];
+    U1 = pSrc16[(i3 * 2U) + 1U];
+    /* T0 = (yb - yd), T1 = (xb - xd) */
+    T0 = __SSAT(T0 - U0, 16U);
+    T1 = __SSAT(T1 - U1, 16U);
+
+    /*  writing the butterfly processed i0 + fftLen/2 sample */
+    /* xb' = (xa-yb-xc+yd) */
+    /* yb' = (ya+xb-yc-xd) */
+    pSrc16[i2 * 2U] = (S0 >> 1U) - (T1 >> 1U);
+    pSrc16[(i2 * 2U) + 1U] = (S1 >> 1U) + (T0 >> 1U);
+
+
+    /*  writing the butterfly processed i0 + 3fftLen/4 sample */
+    /* xd' = (xa+yb-xc-yd) */
+    /* yd' = (ya-xb-yc+xd) */
+    pSrc16[i3 * 2U] = (S0 >> 1U) + (T1 >> 1U);
+    pSrc16[(i3 * 2U) + 1U] = (S1 >> 1U) - (T0 >> 1U);
+  }
+  /* end of last stage  process */
+
+  /* output is in 11.5(q5) format for the 1024 point */
+  /* output is in 9.7(q7) format for the 256 point   */
+  /* output is in 7.9(q9) format for the 64 point  */
+  /* output is in 5.11(q11) format for the 16 point  */
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c
new file mode 100644
index 0000000..a9a59dd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c
@@ -0,0 +1,827 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cfft_radix4_q31.c
+ * Description:  This file has function definition of Radix-4 FFT & IFFT function and
+ *               In-place bit reversal using bit reversal table
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+void arm_radix4_butterfly_inverse_q31(
+        q31_t * pSrc,
+        uint32_t fftLen,
+  const q31_t * pCoef,
+        uint32_t twidCoefModifier);
+
+void arm_radix4_butterfly_q31(
+        q31_t * pSrc,
+        uint32_t fftLen,
+  const q31_t * pCoef,
+        uint32_t twidCoefModifier);
+
+void arm_bitreversal_q31(
+        q31_t * pSrc,
+        uint32_t fftLen,
+        uint16_t bitRevFactor,
+  const uint16_t * pBitRevTab);
+
+/**
+  @ingroup groupTransforms
+ */
+
+/**
+  @addtogroup ComplexFFT
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q31 CFFT/CIFFT.
+  @deprecated    Do not use this function.  It has been superseded by \ref arm_cfft_q31 and will be removed in the future.
+  @param[in]     S    points to an instance of the Q31 CFFT/CIFFT structure
+  @param[in,out] pSrc points to the complex data buffer of size <code>2*fftLen</code>. Processing occurs in-place
+  @return        none
+ 
+  @par Input and output formats:
+                 Internally input is downscaled by 2 for every stage to avoid saturations inside CFFT/CIFFT process.
+                 Hence the output format is different for different FFT sizes.
+                 The input and output formats for different FFT sizes and number of bits to upscale are mentioned in the tables below for CFFT and CIFFT:
+  @par
+                 \image html CFFTQ31.gif "Input and Output Formats for Q31 CFFT"
+                 \image html CIFFTQ31.gif "Input and Output Formats for Q31 CIFFT"
+ */
+
+void arm_cfft_radix4_q31(
+  const arm_cfft_radix4_instance_q31 * S,
+        q31_t * pSrc)
+{
+  if (S->ifftFlag == 1U)
+  {
+    /* Complex IFFT radix-4 */
+    arm_radix4_butterfly_inverse_q31(pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
+  }
+  else
+  {
+    /* Complex FFT radix-4 */
+    arm_radix4_butterfly_q31(pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
+  }
+
+  if (S->bitReverseFlag == 1U)
+  {
+    /*  Bit Reversal */
+    arm_bitreversal_q31(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
+  }
+
+}
+
+/**
+  @} end of ComplexFFT group
+ */
+
+/*
+ * Radix-4 FFT algorithm used is :
+ *
+ * Input real and imaginary data:
+ * x(n) = xa + j * ya
+ * x(n+N/4 ) = xb + j * yb
+ * x(n+N/2 ) = xc + j * yc
+ * x(n+3N 4) = xd + j * yd
+ *
+ *
+ * Output real and imaginary data:
+ * x(4r) = xa'+ j * ya'
+ * x(4r+1) = xb'+ j * yb'
+ * x(4r+2) = xc'+ j * yc'
+ * x(4r+3) = xd'+ j * yd'
+ *
+ *
+ * Twiddle factors for radix-4 FFT:
+ * Wn = co1 + j * (- si1)
+ * W2n = co2 + j * (- si2)
+ * W3n = co3 + j * (- si3)
+ *
+ *  Butterfly implementation:
+ * xa' = xa + xb + xc + xd
+ * ya' = ya + yb + yc + yd
+ * xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1)
+ * yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1)
+ * xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2)
+ * yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2)
+ * xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3)
+ * yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3)
+ *
+ */
+
+/**
+  @brief         Core function for the Q31 CFFT butterfly process.
+  @param[in,out] pSrc             points to the in-place buffer of Q31 data type.
+  @param[in]     fftLen           length of the FFT.
+  @param[in]     pCoef            points to twiddle coefficient buffer.
+  @param[in]     twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.
+  @return        none
+ */
+
+void arm_radix4_butterfly_q31(
+        q31_t * pSrc,
+        uint32_t fftLen,
+  const q31_t * pCoef,
+        uint32_t twidCoefModifier)
+{
+        uint32_t n1, n2, ia1, ia2, ia3, i0, i1, i2, i3, j, k;
+        q31_t t1, t2, r1, r2, s1, s2, co1, co2, co3, si1, si2, si3;
+        
+        q31_t xa, xb, xc, xd;
+        q31_t ya, yb, yc, yd;
+        q31_t xa_out, xb_out, xc_out, xd_out;
+        q31_t ya_out, yb_out, yc_out, yd_out;
+        
+        q31_t *ptr1;
+
+  /* Total process is divided into three stages */
+
+  /* process first stage, middle stages, & last stage */
+
+
+  /* start of first stage process */
+
+  /*  Initializations for the first stage */
+  n2 = fftLen;
+  n1 = n2;
+  /* n2 = fftLen/4 */
+  n2 >>= 2U;
+  i0 = 0U;
+  ia1 = 0U;
+
+  j = n2;
+
+  /*  Calculation of first stage */
+  do
+  {
+    /*  index calculation for the input as, */
+    /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2U], pSrc[i0 + 3fftLen/4] */
+    i1 = i0 + n2;
+    i2 = i1 + n2;
+    i3 = i2 + n2;
+
+    /* input is in 1.31(q31) format and provide 4 guard bits for the input */
+
+    /*  Butterfly implementation */
+    /* xa + xc */
+    r1 = (pSrc[(2U * i0)] >> 4U) + (pSrc[(2U * i2)] >> 4U);
+    /* xa - xc */
+    r2 = (pSrc[(2U * i0)] >> 4U) - (pSrc[(2U * i2)] >> 4U);
+
+    /* xb + xd */
+    t1 = (pSrc[(2U * i1)] >> 4U) + (pSrc[(2U * i3)] >> 4U);
+
+    /* ya + yc */
+    s1 = (pSrc[(2U * i0) + 1U] >> 4U) + (pSrc[(2U * i2) + 1U] >> 4U);
+    /* ya - yc */
+    s2 = (pSrc[(2U * i0) + 1U] >> 4U) - (pSrc[(2U * i2) + 1U] >> 4U);
+
+    /* xa' = xa + xb + xc + xd */
+    pSrc[2U * i0] = (r1 + t1);
+    /* (xa + xc) - (xb + xd) */
+    r1 = r1 - t1;
+    /* yb + yd */
+    t2 = (pSrc[(2U * i1) + 1U] >> 4U) + (pSrc[(2U * i3) + 1U] >> 4U);
+
+    /* ya' = ya + yb + yc + yd */
+    pSrc[(2U * i0) + 1U] = (s1 + t2);
+
+    /* (ya + yc) - (yb + yd) */
+    s1 = s1 - t2;
+
+    /* yb - yd */
+    t1 = (pSrc[(2U * i1) + 1U] >> 4U) - (pSrc[(2U * i3) + 1U] >> 4U);
+    /* xb - xd */
+    t2 = (pSrc[(2U * i1)] >> 4U) - (pSrc[(2U * i3)] >> 4U);
+
+    /*  index calculation for the coefficients */
+    ia2 = 2U * ia1;
+    co2 = pCoef[(ia2 * 2U)];
+    si2 = pCoef[(ia2 * 2U) + 1U];
+
+    /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
+    pSrc[2U * i1] = (((int32_t) (((q63_t) r1 * co2) >> 32)) +
+                     ((int32_t) (((q63_t) s1 * si2) >> 32))) << 1U;
+
+    /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
+    pSrc[(2U * i1) + 1U] = (((int32_t) (((q63_t) s1 * co2) >> 32)) -
+                            ((int32_t) (((q63_t) r1 * si2) >> 32))) << 1U;
+
+    /* (xa - xc) + (yb - yd) */
+    r1 = r2 + t1;
+    /* (xa - xc) - (yb - yd) */
+    r2 = r2 - t1;
+
+    /* (ya - yc) - (xb - xd) */
+    s1 = s2 - t2;
+    /* (ya - yc) + (xb - xd) */
+    s2 = s2 + t2;
+
+    co1 = pCoef[(ia1 * 2U)];
+    si1 = pCoef[(ia1 * 2U) + 1U];
+
+    /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
+    pSrc[2U * i2] = (((int32_t) (((q63_t) r1 * co1) >> 32)) +
+                     ((int32_t) (((q63_t) s1 * si1) >> 32))) << 1U;
+
+    /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
+    pSrc[(2U * i2) + 1U] = (((int32_t) (((q63_t) s1 * co1) >> 32)) -
+                            ((int32_t) (((q63_t) r1 * si1) >> 32))) << 1U;
+
+    /*  index calculation for the coefficients */
+    ia3 = 3U * ia1;
+    co3 = pCoef[(ia3 * 2U)];
+    si3 = pCoef[(ia3 * 2U) + 1U];
+
+    /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
+    pSrc[2U * i3] = (((int32_t) (((q63_t) r2 * co3) >> 32)) +
+                     ((int32_t) (((q63_t) s2 * si3) >> 32))) << 1U;
+
+    /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
+    pSrc[(2U * i3) + 1U] = (((int32_t) (((q63_t) s2 * co3) >> 32)) -
+                            ((int32_t) (((q63_t) r2 * si3) >> 32))) << 1U;
+
+    /*  Twiddle coefficients index modifier */
+    ia1 = ia1 + twidCoefModifier;
+
+    /*  Updating input index */
+    i0 = i0 + 1U;
+
+  } while (--j);
+
+  /* end of first stage process */
+
+  /* data is in 5.27(q27) format */
+
+
+  /* start of Middle stages process */
+
+
+  /* each stage in middle stages provides two down scaling of the input */
+
+  twidCoefModifier <<= 2U;
+
+
+  for (k = fftLen / 4U; k > 4U; k >>= 2U)
+  {
+    /*  Initializations for the first stage */
+    n1 = n2;
+    n2 >>= 2U;
+    ia1 = 0U;
+
+    /*  Calculation of first stage */
+    for (j = 0U; j <= (n2 - 1U); j++)
+    {
+      /*  index calculation for the coefficients */
+      ia2 = ia1 + ia1;
+      ia3 = ia2 + ia1;
+      co1 = pCoef[(ia1 * 2U)];
+      si1 = pCoef[(ia1 * 2U) + 1U];
+      co2 = pCoef[(ia2 * 2U)];
+      si2 = pCoef[(ia2 * 2U) + 1U];
+      co3 = pCoef[(ia3 * 2U)];
+      si3 = pCoef[(ia3 * 2U) + 1U];
+      /*  Twiddle coefficients index modifier */
+      ia1 = ia1 + twidCoefModifier;
+
+      for (i0 = j; i0 < fftLen; i0 += n1)
+      {
+        /*  index calculation for the input as, */
+        /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2U], pSrc[i0 + 3fftLen/4] */
+        i1 = i0 + n2;
+        i2 = i1 + n2;
+        i3 = i2 + n2;
+
+        /*  Butterfly implementation */
+        /* xa + xc */
+        r1 = pSrc[2U * i0] + pSrc[2U * i2];
+        /* xa - xc */
+        r2 = pSrc[2U * i0] - pSrc[2U * i2];
+
+        /* ya + yc */
+        s1 = pSrc[(2U * i0) + 1U] + pSrc[(2U * i2) + 1U];
+        /* ya - yc */
+        s2 = pSrc[(2U * i0) + 1U] - pSrc[(2U * i2) + 1U];
+
+        /* xb + xd */
+        t1 = pSrc[2U * i1] + pSrc[2U * i3];
+
+        /* xa' = xa + xb + xc + xd */
+        pSrc[2U * i0] = (r1 + t1) >> 2U;
+        /* xa + xc -(xb + xd) */
+        r1 = r1 - t1;
+
+        /* yb + yd */
+        t2 = pSrc[(2U * i1) + 1U] + pSrc[(2U * i3) + 1U];
+        /* ya' = ya + yb + yc + yd */
+        pSrc[(2U * i0) + 1U] = (s1 + t2) >> 2U;
+
+        /* (ya + yc) - (yb + yd) */
+        s1 = s1 - t2;
+
+        /* (yb - yd) */
+        t1 = pSrc[(2U * i1) + 1U] - pSrc[(2U * i3) + 1U];
+        /* (xb - xd) */
+        t2 = pSrc[2U * i1] - pSrc[2U * i3];
+
+        /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
+        pSrc[2U * i1] = (((int32_t) (((q63_t) r1 * co2) >> 32)) +
+                         ((int32_t) (((q63_t) s1 * si2) >> 32))) >> 1U;
+
+        /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
+        pSrc[(2U * i1) + 1U] = (((int32_t) (((q63_t) s1 * co2) >> 32)) -
+                                ((int32_t) (((q63_t) r1 * si2) >> 32))) >> 1U;
+
+        /* (xa - xc) + (yb - yd) */
+        r1 = r2 + t1;
+        /* (xa - xc) - (yb - yd) */
+        r2 = r2 - t1;
+
+        /* (ya - yc) -  (xb - xd) */
+        s1 = s2 - t2;
+        /* (ya - yc) +  (xb - xd) */
+        s2 = s2 + t2;
+
+        /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
+        pSrc[2U * i2] = (((int32_t) (((q63_t) r1 * co1) >> 32)) +
+                         ((int32_t) (((q63_t) s1 * si1) >> 32))) >> 1U;
+
+        /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
+        pSrc[(2U * i2) + 1U] = (((int32_t) (((q63_t) s1 * co1) >> 32)) -
+                                ((int32_t) (((q63_t) r1 * si1) >> 32))) >> 1U;
+
+        /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
+        pSrc[2U * i3] = (((int32_t) (((q63_t) r2 * co3) >> 32)) +
+                         ((int32_t) (((q63_t) s2 * si3) >> 32))) >> 1U;
+
+        /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
+        pSrc[(2U * i3) + 1U] = (((int32_t) (((q63_t) s2 * co3) >> 32)) -
+                                ((int32_t) (((q63_t) r2 * si3) >> 32))) >> 1U;
+      }
+    }
+    twidCoefModifier <<= 2U;
+  }
+
+  /* End of Middle stages process */
+
+  /* data is in 11.21(q21) format for the 1024 point as there are 3 middle stages */
+  /* data is in 9.23(q23) format for the 256 point as there are 2 middle stages */
+  /* data is in 7.25(q25) format for the 64 point as there are 1 middle stage */
+  /* data is in 5.27(q27) format for the 16 point as there are no middle stages */
+
+
+  /* start of Last stage process */
+  /*  Initializations for the last stage */
+  j = fftLen >> 2;
+  ptr1 = &pSrc[0];
+
+  /*  Calculations of last stage */
+  do
+  {
+    /* Read xa (real), ya(imag) input */
+    xa = *ptr1++;
+    ya = *ptr1++;
+
+    /* Read xb (real), yb(imag) input */
+    xb = *ptr1++;
+    yb = *ptr1++;
+
+    /* Read xc (real), yc(imag) input */
+    xc = *ptr1++;
+    yc = *ptr1++;
+
+    /* Read xc (real), yc(imag) input */
+    xd = *ptr1++;
+    yd = *ptr1++;
+
+    /* xa' = xa + xb + xc + xd */
+    xa_out = xa + xb + xc + xd;
+
+    /* ya' = ya + yb + yc + yd */
+    ya_out = ya + yb + yc + yd;
+
+    /* pointer updation for writing */
+    ptr1 = ptr1 - 8U;
+
+    /* writing xa' and ya' */
+    *ptr1++ = xa_out;
+    *ptr1++ = ya_out;
+
+    xc_out = (xa - xb + xc - xd);
+    yc_out = (ya - yb + yc - yd);
+
+    /* writing xc' and yc' */
+    *ptr1++ = xc_out;
+    *ptr1++ = yc_out;
+
+    xb_out = (xa + yb - xc - yd);
+    yb_out = (ya - xb - yc + xd);
+
+    /* writing xb' and yb' */
+    *ptr1++ = xb_out;
+    *ptr1++ = yb_out;
+
+    xd_out = (xa - yb - xc + yd);
+    yd_out = (ya + xb - yc - xd);
+
+    /* writing xd' and yd' */
+    *ptr1++ = xd_out;
+    *ptr1++ = yd_out;
+
+
+  } while (--j);
+
+  /* output is in 11.21(q21) format for the 1024 point */
+  /* output is in 9.23(q23) format for the 256 point */
+  /* output is in 7.25(q25) format for the 64 point */
+  /* output is in 5.27(q27) format for the 16 point */
+
+  /* End of last stage process */
+
+}
+
+
+/**
+  @brief         Core function for the Q31 CIFFT butterfly process.
+  @param[in,out] pSrc             points to the in-place buffer of Q31 data type.
+  @param[in]     fftLen           length of the FFT.
+  @param[in]     pCoef            points to twiddle coefficient buffer.
+  @param[in]     twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.
+  @return        none
+ */
+
+/*
+ * Radix-4 IFFT algorithm used is :
+ *
+ * CIFFT uses same twiddle coefficients as CFFT Function
+ *  x[k] = x[n] + (j)k * x[n + fftLen/4] + (-1)k * x[n+fftLen/2] + (-j)k * x[n+3*fftLen/4]
+ *
+ *
+ * IFFT is implemented with following changes in equations from FFT
+ *
+ * Input real and imaginary data:
+ * x(n) = xa + j * ya
+ * x(n+N/4 ) = xb + j * yb
+ * x(n+N/2 ) = xc + j * yc
+ * x(n+3N 4) = xd + j * yd
+ *
+ *
+ * Output real and imaginary data:
+ * x(4r) = xa'+ j * ya'
+ * x(4r+1) = xb'+ j * yb'
+ * x(4r+2) = xc'+ j * yc'
+ * x(4r+3) = xd'+ j * yd'
+ *
+ *
+ * Twiddle factors for radix-4 IFFT:
+ * Wn = co1 + j * (si1)
+ * W2n = co2 + j * (si2)
+ * W3n = co3 + j * (si3)
+ 
+ * The real and imaginary output values for the radix-4 butterfly are
+ * xa' = xa + xb + xc + xd
+ * ya' = ya + yb + yc + yd
+ * xb' = (xa-yb-xc+yd)* co1 - (ya+xb-yc-xd)* (si1)
+ * yb' = (ya+xb-yc-xd)* co1 + (xa-yb-xc+yd)* (si1)
+ * xc' = (xa-xb+xc-xd)* co2 - (ya-yb+yc-yd)* (si2)
+ * yc' = (ya-yb+yc-yd)* co2 + (xa-xb+xc-xd)* (si2)
+ * xd' = (xa+yb-xc-yd)* co3 - (ya-xb-yc+xd)* (si3)
+ * yd' = (ya-xb-yc+xd)* co3 + (xa+yb-xc-yd)* (si3)
+ *
+ */
+
+void arm_radix4_butterfly_inverse_q31(
+        q31_t * pSrc,
+        uint32_t fftLen,
+  const q31_t * pCoef,
+        uint32_t twidCoefModifier)
+{
+        uint32_t n1, n2, ia1, ia2, ia3, i0, i1, i2, i3, j, k;
+        q31_t t1, t2, r1, r2, s1, s2, co1, co2, co3, si1, si2, si3;
+        q31_t xa, xb, xc, xd;
+        q31_t ya, yb, yc, yd;
+        q31_t xa_out, xb_out, xc_out, xd_out;
+        q31_t ya_out, yb_out, yc_out, yd_out;
+        
+        q31_t *ptr1;
+
+  /* input is be 1.31(q31) format for all FFT sizes */
+  /* Total process is divided into three stages */
+  /* process first stage, middle stages, & last stage */
+
+  /* Start of first stage process */
+
+  /* Initializations for the first stage */
+  n2 = fftLen;
+  n1 = n2;
+  /* n2 = fftLen/4 */
+  n2 >>= 2U;
+  i0 = 0U;
+  ia1 = 0U;
+
+  j = n2;
+
+  do
+  {
+    /* input is in 1.31(q31) format and provide 4 guard bits for the input */
+
+    /*  index calculation for the input as, */
+    /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2U], pSrc[i0 + 3fftLen/4] */
+    i1 = i0 + n2;
+    i2 = i1 + n2;
+    i3 = i2 + n2;
+
+    /*  Butterfly implementation */
+    /* xa + xc */
+    r1 = (pSrc[2U * i0] >> 4U) + (pSrc[2U * i2] >> 4U);
+    /* xa - xc */
+    r2 = (pSrc[2U * i0] >> 4U) - (pSrc[2U * i2] >> 4U);
+
+    /* xb + xd */
+    t1 = (pSrc[2U * i1] >> 4U) + (pSrc[2U * i3] >> 4U);
+
+    /* ya + yc */
+    s1 = (pSrc[(2U * i0) + 1U] >> 4U) + (pSrc[(2U * i2) + 1U] >> 4U);
+    /* ya - yc */
+    s2 = (pSrc[(2U * i0) + 1U] >> 4U) - (pSrc[(2U * i2) + 1U] >> 4U);
+
+    /* xa' = xa + xb + xc + xd */
+    pSrc[2U * i0] = (r1 + t1);
+    /* (xa + xc) - (xb + xd) */
+    r1 = r1 - t1;
+    /* yb + yd */
+    t2 = (pSrc[(2U * i1) + 1U] >> 4U) + (pSrc[(2U * i3) + 1U] >> 4U);
+    /* ya' = ya + yb + yc + yd */
+    pSrc[(2U * i0) + 1U] = (s1 + t2);
+
+    /* (ya + yc) - (yb + yd) */
+    s1 = s1 - t2;
+
+    /* yb - yd */
+    t1 = (pSrc[(2U * i1) + 1U] >> 4U) - (pSrc[(2U * i3) + 1U] >> 4U);
+    /* xb - xd */
+    t2 = (pSrc[2U * i1] >> 4U) - (pSrc[2U * i3] >> 4U);
+
+    /*  index calculation for the coefficients */
+    ia2 = 2U * ia1;
+    co2 = pCoef[ia2 * 2U];
+    si2 = pCoef[(ia2 * 2U) + 1U];
+
+    /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
+    pSrc[2U * i1] = (((int32_t) (((q63_t) r1 * co2) >> 32)) -
+                     ((int32_t) (((q63_t) s1 * si2) >> 32))) << 1U;
+
+    /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
+    pSrc[2U * i1 + 1U] = (((int32_t) (((q63_t) s1 * co2) >> 32)) +
+                          ((int32_t) (((q63_t) r1 * si2) >> 32))) << 1U;
+
+    /* (xa - xc) - (yb - yd) */
+    r1 = r2 - t1;
+    /* (xa - xc) + (yb - yd) */
+    r2 = r2 + t1;
+
+    /* (ya - yc) + (xb - xd) */
+    s1 = s2 + t2;
+    /* (ya - yc) - (xb - xd) */
+    s2 = s2 - t2;
+
+    co1 = pCoef[ia1 * 2U];
+    si1 = pCoef[(ia1 * 2U) + 1U];
+
+    /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
+    pSrc[2U * i2] = (((int32_t) (((q63_t) r1 * co1) >> 32)) -
+                     ((int32_t) (((q63_t) s1 * si1) >> 32))) << 1U;
+
+    /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
+    pSrc[(2U * i2) + 1U] = (((int32_t) (((q63_t) s1 * co1) >> 32)) +
+                            ((int32_t) (((q63_t) r1 * si1) >> 32))) << 1U;
+
+    /*  index calculation for the coefficients */
+    ia3 = 3U * ia1;
+    co3 = pCoef[ia3 * 2U];
+    si3 = pCoef[(ia3 * 2U) + 1U];
+
+    /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
+    pSrc[2U * i3] = (((int32_t) (((q63_t) r2 * co3) >> 32)) -
+                     ((int32_t) (((q63_t) s2 * si3) >> 32))) << 1U;
+
+    /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
+    pSrc[(2U * i3) + 1U] = (((int32_t) (((q63_t) s2 * co3) >> 32)) +
+                            ((int32_t) (((q63_t) r2 * si3) >> 32))) << 1U;
+
+    /*  Twiddle coefficients index modifier */
+    ia1 = ia1 + twidCoefModifier;
+
+    /*  Updating input index */
+    i0 = i0 + 1U;
+
+  } while (--j);
+
+  /* data is in 5.27(q27) format */
+  /* each stage provides two down scaling of the input */
+
+
+  /* Start of Middle stages process */
+
+  twidCoefModifier <<= 2U;
+
+  /*  Calculation of second stage to excluding last stage */
+  for (k = fftLen / 4U; k > 4U; k >>= 2U)
+  {
+    /*  Initializations for the first stage */
+    n1 = n2;
+    n2 >>= 2U;
+    ia1 = 0U;
+
+    for (j = 0; j <= (n2 - 1U); j++)
+    {
+      /*  index calculation for the coefficients */
+      ia2 = ia1 + ia1;
+      ia3 = ia2 + ia1;
+      co1 = pCoef[(ia1 * 2U)];
+      si1 = pCoef[(ia1 * 2U) + 1U];
+      co2 = pCoef[(ia2 * 2U)];
+      si2 = pCoef[(ia2 * 2U) + 1U];
+      co3 = pCoef[(ia3 * 2U)];
+      si3 = pCoef[(ia3 * 2U) + 1U];
+      /*  Twiddle coefficients index modifier */
+      ia1 = ia1 + twidCoefModifier;
+
+      for (i0 = j; i0 < fftLen; i0 += n1)
+      {
+        /*  index calculation for the input as, */
+        /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2U], pSrc[i0 + 3fftLen/4] */
+        i1 = i0 + n2;
+        i2 = i1 + n2;
+        i3 = i2 + n2;
+
+        /*  Butterfly implementation */
+        /* xa + xc */
+        r1 = pSrc[2U * i0] + pSrc[2U * i2];
+        /* xa - xc */
+        r2 = pSrc[2U * i0] - pSrc[2U * i2];
+
+        /* ya + yc */
+        s1 = pSrc[(2U * i0) + 1U] + pSrc[(2U * i2) + 1U];
+        /* ya - yc */
+        s2 = pSrc[(2U * i0) + 1U] - pSrc[(2U * i2) + 1U];
+
+        /* xb + xd */
+        t1 = pSrc[2U * i1] + pSrc[2U * i3];
+
+        /* xa' = xa + xb + xc + xd */
+        pSrc[2U * i0] = (r1 + t1) >> 2U;
+        /* xa + xc -(xb + xd) */
+        r1 = r1 - t1;
+        /* yb + yd */
+        t2 = pSrc[(2U * i1) + 1U] + pSrc[(2U * i3) + 1U];
+        /* ya' = ya + yb + yc + yd */
+        pSrc[(2U * i0) + 1U] = (s1 + t2) >> 2U;
+
+        /* (ya + yc) - (yb + yd) */
+        s1 = s1 - t2;
+
+        /* (yb - yd) */
+        t1 = pSrc[(2U * i1) + 1U] - pSrc[(2U * i3) + 1U];
+        /* (xb - xd) */
+        t2 = pSrc[2U * i1] - pSrc[2U * i3];
+
+        /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
+        pSrc[2U * i1] = (((int32_t) (((q63_t) r1 * co2) >> 32U)) -
+                         ((int32_t) (((q63_t) s1 * si2) >> 32U))) >> 1U;
+
+        /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
+        pSrc[(2U * i1) + 1U] = (((int32_t) (((q63_t) s1 * co2) >> 32U)) +
+                                ((int32_t) (((q63_t) r1 * si2) >> 32U))) >> 1U;
+
+        /* (xa - xc) - (yb - yd) */
+        r1 = r2 - t1;
+        /* (xa - xc) + (yb - yd) */
+        r2 = r2 + t1;
+
+        /* (ya - yc) +  (xb - xd) */
+        s1 = s2 + t2;
+        /* (ya - yc) -  (xb - xd) */
+        s2 = s2 - t2;
+
+        /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
+        pSrc[2U * i2] = (((int32_t) (((q63_t) r1 * co1) >> 32)) -
+                         ((int32_t) (((q63_t) s1 * si1) >> 32))) >> 1U;
+
+        /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
+        pSrc[(2U * i2) + 1U] = (((int32_t) (((q63_t) s1 * co1) >> 32)) +
+                                ((int32_t) (((q63_t) r1 * si1) >> 32))) >> 1U;
+
+        /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
+        pSrc[(2U * i3)] = (((int32_t) (((q63_t) r2 * co3) >> 32)) -
+                           ((int32_t) (((q63_t) s2 * si3) >> 32))) >> 1U;
+
+        /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
+        pSrc[(2U * i3) + 1U] = (((int32_t) (((q63_t) s2 * co3) >> 32)) +
+                                ((int32_t) (((q63_t) r2 * si3) >> 32))) >> 1U;
+      }
+    }
+    twidCoefModifier <<= 2U;
+  }
+
+  /* End of Middle stages process */
+
+  /* data is in 11.21(q21) format for the 1024 point as there are 3 middle stages */
+  /* data is in 9.23(q23) format for the 256 point as there are 2 middle stages */
+  /* data is in 7.25(q25) format for the 64 point as there are 1 middle stage */
+  /* data is in 5.27(q27) format for the 16 point as there are no middle stages */
+
+
+  /* Start of last stage process */
+
+
+  /*  Initializations for the last stage */
+  j = fftLen >> 2;
+  ptr1 = &pSrc[0];
+
+  /*  Calculations of last stage */
+  do
+  {
+    /* Read xa (real), ya(imag) input */
+    xa = *ptr1++;
+    ya = *ptr1++;
+
+    /* Read xb (real), yb(imag) input */
+    xb = *ptr1++;
+    yb = *ptr1++;
+
+    /* Read xc (real), yc(imag) input */
+    xc = *ptr1++;
+    yc = *ptr1++;
+
+    /* Read xc (real), yc(imag) input */
+    xd = *ptr1++;
+    yd = *ptr1++;
+
+    /* xa' = xa + xb + xc + xd */
+    xa_out = xa + xb + xc + xd;
+
+    /* ya' = ya + yb + yc + yd */
+    ya_out = ya + yb + yc + yd;
+
+    /* pointer updation for writing */
+    ptr1 = ptr1 - 8U;
+
+    /* writing xa' and ya' */
+    *ptr1++ = xa_out;
+    *ptr1++ = ya_out;
+
+    xc_out = (xa - xb + xc - xd);
+    yc_out = (ya - yb + yc - yd);
+
+    /* writing xc' and yc' */
+    *ptr1++ = xc_out;
+    *ptr1++ = yc_out;
+
+    xb_out = (xa - yb - xc + yd);
+    yb_out = (ya + xb - yc - xd);
+
+    /* writing xb' and yb' */
+    *ptr1++ = xb_out;
+    *ptr1++ = yb_out;
+
+    xd_out = (xa + yb - xc - yd);
+    yd_out = (ya - xb - yc + xd);
+
+    /* writing xd' and yd' */
+    *ptr1++ = xd_out;
+    *ptr1++ = yd_out;
+
+  } while (--j);
+
+  /* output is in 11.21(q21) format for the 1024 point */
+  /* output is in 9.23(q23) format for the 256 point */
+  /* output is in 7.25(q25) format for the 64 point */
+  /* output is in 5.27(q27) format for the 16 point */
+
+  /* End of last stage process */
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c
new file mode 100644
index 0000000..50048f6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c
@@ -0,0 +1,285 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cfft_radix8_f32.c
+ * Description:  Radix-8 Decimation in Frequency CFFT & CIFFT Floating point processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+
+/* ----------------------------------------------------------------------
+ * Internal helper function used by the FFTs
+ * -------------------------------------------------------------------- */
+
+/**
+  brief         Core function for the floating-point CFFT butterfly process.
+  param[in,out] pSrc             points to the in-place buffer of floating-point data type.
+  param[in]     fftLen           length of the FFT.
+  param[in]     pCoef            points to the twiddle coefficient buffer.
+  param[in]     twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.
+  return        none
+*/
+
+void arm_radix8_butterfly_f32(
+  float32_t * pSrc,
+  uint16_t fftLen,
+  const float32_t * pCoef,
+  uint16_t twidCoefModifier)
+{
+   uint32_t ia1, ia2, ia3, ia4, ia5, ia6, ia7;
+   uint32_t i1, i2, i3, i4, i5, i6, i7, i8;
+   uint32_t id;
+   uint32_t n1, n2, j;
+
+   float32_t r1, r2, r3, r4, r5, r6, r7, r8;
+   float32_t t1, t2;
+   float32_t s1, s2, s3, s4, s5, s6, s7, s8;
+   float32_t p1, p2, p3, p4;
+   float32_t co2, co3, co4, co5, co6, co7, co8;
+   float32_t si2, si3, si4, si5, si6, si7, si8;
+   const float32_t C81 = 0.70710678118f;
+
+   n2 = fftLen;
+
+   do
+   {
+      n1 = n2;
+      n2 = n2 >> 3;
+      i1 = 0;
+
+      do
+      {
+         i2 = i1 + n2;
+         i3 = i2 + n2;
+         i4 = i3 + n2;
+         i5 = i4 + n2;
+         i6 = i5 + n2;
+         i7 = i6 + n2;
+         i8 = i7 + n2;
+         r1 = pSrc[2 * i1] + pSrc[2 * i5];
+         r5 = pSrc[2 * i1] - pSrc[2 * i5];
+         r2 = pSrc[2 * i2] + pSrc[2 * i6];
+         r6 = pSrc[2 * i2] - pSrc[2 * i6];
+         r3 = pSrc[2 * i3] + pSrc[2 * i7];
+         r7 = pSrc[2 * i3] - pSrc[2 * i7];
+         r4 = pSrc[2 * i4] + pSrc[2 * i8];
+         r8 = pSrc[2 * i4] - pSrc[2 * i8];
+         t1 = r1 - r3;
+         r1 = r1 + r3;
+         r3 = r2 - r4;
+         r2 = r2 + r4;
+         pSrc[2 * i1] = r1 + r2;
+         pSrc[2 * i5] = r1 - r2;
+         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
+         s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
+         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
+         s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
+         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
+         s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
+         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
+         s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
+         t2 = r1 - s3;
+         r1 = r1 + s3;
+         s3 = r2 - r4;
+         r2 = r2 + r4;
+         pSrc[2 * i1 + 1] = r1 + r2;
+         pSrc[2 * i5 + 1] = r1 - r2;
+         pSrc[2 * i3]     = t1 + s3;
+         pSrc[2 * i7]     = t1 - s3;
+         pSrc[2 * i3 + 1] = t2 - r3;
+         pSrc[2 * i7 + 1] = t2 + r3;
+         r1 = (r6 - r8) * C81;
+         r6 = (r6 + r8) * C81;
+         r2 = (s6 - s8) * C81;
+         s6 = (s6 + s8) * C81;
+         t1 = r5 - r1;
+         r5 = r5 + r1;
+         r8 = r7 - r6;
+         r7 = r7 + r6;
+         t2 = s5 - r2;
+         s5 = s5 + r2;
+         s8 = s7 - s6;
+         s7 = s7 + s6;
+         pSrc[2 * i2]     = r5 + s7;
+         pSrc[2 * i8]     = r5 - s7;
+         pSrc[2 * i6]     = t1 + s8;
+         pSrc[2 * i4]     = t1 - s8;
+         pSrc[2 * i2 + 1] = s5 - r7;
+         pSrc[2 * i8 + 1] = s5 + r7;
+         pSrc[2 * i6 + 1] = t2 - r8;
+         pSrc[2 * i4 + 1] = t2 + r8;
+
+         i1 += n1;
+      } while (i1 < fftLen);
+
+      if (n2 < 8)
+         break;
+
+      ia1 = 0;
+      j = 1;
+
+      do
+      {
+         /*  index calculation for the coefficients */
+         id  = ia1 + twidCoefModifier;
+         ia1 = id;
+         ia2 = ia1 + id;
+         ia3 = ia2 + id;
+         ia4 = ia3 + id;
+         ia5 = ia4 + id;
+         ia6 = ia5 + id;
+         ia7 = ia6 + id;
+
+         co2 = pCoef[2 * ia1];
+         co3 = pCoef[2 * ia2];
+         co4 = pCoef[2 * ia3];
+         co5 = pCoef[2 * ia4];
+         co6 = pCoef[2 * ia5];
+         co7 = pCoef[2 * ia6];
+         co8 = pCoef[2 * ia7];
+         si2 = pCoef[2 * ia1 + 1];
+         si3 = pCoef[2 * ia2 + 1];
+         si4 = pCoef[2 * ia3 + 1];
+         si5 = pCoef[2 * ia4 + 1];
+         si6 = pCoef[2 * ia5 + 1];
+         si7 = pCoef[2 * ia6 + 1];
+         si8 = pCoef[2 * ia7 + 1];
+
+         i1 = j;
+
+         do
+         {
+            /*  index calculation for the input */
+            i2 = i1 + n2;
+            i3 = i2 + n2;
+            i4 = i3 + n2;
+            i5 = i4 + n2;
+            i6 = i5 + n2;
+            i7 = i6 + n2;
+            i8 = i7 + n2;
+            r1 = pSrc[2 * i1] + pSrc[2 * i5];
+            r5 = pSrc[2 * i1] - pSrc[2 * i5];
+            r2 = pSrc[2 * i2] + pSrc[2 * i6];
+            r6 = pSrc[2 * i2] - pSrc[2 * i6];
+            r3 = pSrc[2 * i3] + pSrc[2 * i7];
+            r7 = pSrc[2 * i3] - pSrc[2 * i7];
+            r4 = pSrc[2 * i4] + pSrc[2 * i8];
+            r8 = pSrc[2 * i4] - pSrc[2 * i8];
+            t1 = r1 - r3;
+            r1 = r1 + r3;
+            r3 = r2 - r4;
+            r2 = r2 + r4;
+            pSrc[2 * i1] = r1 + r2;
+            r2 = r1 - r2;
+            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
+            s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
+            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
+            s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
+            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
+            s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
+            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
+            s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
+            t2 = s1 - s3;
+            s1 = s1 + s3;
+            s3 = s2 - s4;
+            s2 = s2 + s4;
+            r1 = t1 + s3;
+            t1 = t1 - s3;
+            pSrc[2 * i1 + 1] = s1 + s2;
+            s2 = s1 - s2;
+            s1 = t2 - r3;
+            t2 = t2 + r3;
+            p1 = co5 * r2;
+            p2 = si5 * s2;
+            p3 = co5 * s2;
+            p4 = si5 * r2;
+            pSrc[2 * i5]     = p1 + p2;
+            pSrc[2 * i5 + 1] = p3 - p4;
+            p1 = co3 * r1;
+            p2 = si3 * s1;
+            p3 = co3 * s1;
+            p4 = si3 * r1;
+            pSrc[2 * i3]     = p1 + p2;
+            pSrc[2 * i3 + 1] = p3 - p4;
+            p1 = co7 * t1;
+            p2 = si7 * t2;
+            p3 = co7 * t2;
+            p4 = si7 * t1;
+            pSrc[2 * i7]     = p1 + p2;
+            pSrc[2 * i7 + 1] = p3 - p4;
+            r1 = (r6 - r8) * C81;
+            r6 = (r6 + r8) * C81;
+            s1 = (s6 - s8) * C81;
+            s6 = (s6 + s8) * C81;
+            t1 = r5 - r1;
+            r5 = r5 + r1;
+            r8 = r7 - r6;
+            r7 = r7 + r6;
+            t2 = s5 - s1;
+            s5 = s5 + s1;
+            s8 = s7 - s6;
+            s7 = s7 + s6;
+            r1 = r5 + s7;
+            r5 = r5 - s7;
+            r6 = t1 + s8;
+            t1 = t1 - s8;
+            s1 = s5 - r7;
+            s5 = s5 + r7;
+            s6 = t2 - r8;
+            t2 = t2 + r8;
+            p1 = co2 * r1;
+            p2 = si2 * s1;
+            p3 = co2 * s1;
+            p4 = si2 * r1;
+            pSrc[2 * i2]     = p1 + p2;
+            pSrc[2 * i2 + 1] = p3 - p4;
+            p1 = co8 * r5;
+            p2 = si8 * s5;
+            p3 = co8 * s5;
+            p4 = si8 * r5;
+            pSrc[2 * i8]     = p1 + p2;
+            pSrc[2 * i8 + 1] = p3 - p4;
+            p1 = co6 * r6;
+            p2 = si6 * s6;
+            p3 = co6 * s6;
+            p4 = si6 * r6;
+            pSrc[2 * i6]     = p1 + p2;
+            pSrc[2 * i6 + 1] = p3 - p4;
+            p1 = co4 * t1;
+            p2 = si4 * t2;
+            p3 = co4 * t2;
+            p4 = si4 * t1;
+            pSrc[2 * i4]     = p1 + p2;
+            pSrc[2 * i4 + 1] = p3 - p4;
+
+            i1 += n1;
+         } while (i1 < fftLen);
+
+         j++;
+      } while (j < n2);
+
+      twidCoefModifier <<= 3;
+   } while (n2 > 7);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c
new file mode 100644
index 0000000..87455dc
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c
@@ -0,0 +1,448 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_dct4_f32.c
+ * Description:  Processing function of DCT4 & IDCT4 F32
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @ingroup groupTransforms
+ */
+
+/**
+  @defgroup DCT4_IDCT4 DCT Type IV Functions
+
+  Representation of signals by minimum number of values is important for storage and transmission.
+  The possibility of large discontinuity between the beginning and end of a period of a signal
+  in DFT can be avoided by extending the signal so that it is even-symmetric.
+  Discrete Cosine Transform (DCT) is constructed such that its energy is heavily concentrated in the lower part of the
+  spectrum and is very widely used in signal and image coding applications.
+  The family of DCTs (DCT type- 1,2,3,4) is the outcome of different combinations of homogeneous boundary conditions.
+  DCT has an excellent energy-packing capability, hence has many applications and in data compression in particular.
+  
+  DCT is essentially the Discrete Fourier Transform(DFT) of an even-extended real signal.
+  Reordering of the input data makes the computation of DCT just a problem of
+  computing the DFT of a real signal with a few additional operations.
+  This approach provides regular, simple, and very efficient DCT algorithms for practical hardware and software implementations.
+  
+  DCT type-II can be implemented using Fast fourier transform (FFT) internally, as the transform is applied on real values, Real FFT can be used.
+  DCT4 is implemented using DCT2 as their implementations are similar except with some added pre-processing and post-processing.
+  DCT2 implementation can be described in the following steps:
+  - Re-ordering input
+  - Calculating Real FFT
+  - Multiplication of weights and Real FFT output and getting real part from the product.
+  
+  This process is explained by the block diagram below:
+  \image html DCT4.gif "Discrete Cosine Transform - type-IV"
+ 
+  @par           Algorithm
+                   The N-point type-IV DCT is defined as a real, linear transformation by the formula:
+                   \image html DCT4Equation.gif
+                   where <code>k = 0, 1, 2, ..., N-1</code>
+  @par
+                   Its inverse is defined as follows:
+                   \image html IDCT4Equation.gif
+                   where <code>n = 0, 1, 2, ..., N-1</code>
+  @par
+                   The DCT4 matrices become involutory (i.e. they are self-inverse) by multiplying with an overall scale factor of sqrt(2/N).
+                   The symmetry of the transform matrix indicates that the fast algorithms for the forward
+                   and inverse transform computation are identical.
+                   Note that the implementation of Inverse DCT4 and DCT4 is same, hence same process function can be used for both.
+ 
+  @par           Lengths supported by the transform:
+                   As DCT4 internally uses Real FFT, it supports all the lengths 128, 512, 2048 and 8192.
+                   The library provides separate functions for Q15, Q31, and floating-point data types.
+
+  @par           Instance Structure
+                   The instances for Real FFT and FFT, cosine values table and twiddle factor table are stored in an instance data structure.
+                   A separate instance structure must be defined for each transform.
+                   There are separate instance structure declarations for each of the 3 supported data types.
+                 
+  @par           Initialization Functions
+                   There is also an associated initialization function for each data type.
+                   The initialization function performs the following operations:
+                   - Sets the values of the internal structure fields.
+                   - Initializes Real FFT as its process function is used internally in DCT4, by calling \ref arm_rfft_init_f32().
+  @par
+                   Use of the initialization function is optional.
+                   However, if the initialization function is used, then the instance structure cannot be placed into a const data section.
+                   To place an instance structure into a const data section, the instance structure must be manually initialized.
+                   Manually initialize the instance structure as follows:
+  <pre>
+      arm_dct4_instance_f32 S = {N, Nby2, normalize, pTwiddle, pCosFactor, pRfft, pCfft};
+      arm_dct4_instance_q31 S = {N, Nby2, normalize, pTwiddle, pCosFactor, pRfft, pCfft};
+      arm_dct4_instance_q15 S = {N, Nby2, normalize, pTwiddle, pCosFactor, pRfft, pCfft};
+  </pre>
+                   where \c N is the length of the DCT4; \c Nby2 is half of the length of the DCT4;
+                   \c normalize is normalizing factor used and is equal to <code>sqrt(2/N)</code>;
+                   \c pTwiddle points to the twiddle factor table;
+                   \c pCosFactor points to the cosFactor table;
+                   \c pRfft points to the real FFT instance;
+                   \c pCfft points to the complex FFT instance;
+                   The CFFT and RFFT structures also needs to be initialized, refer to arm_cfft_radix4_f32()
+                   and arm_rfft_f32() respectively for details regarding static initialization.
+ 
+  @par           Fixed-Point Behavior
+                   Care must be taken when using the fixed-point versions of the DCT4 transform functions.
+                   In particular, the overflow and saturation behavior of the accumulator used in each function must be considered.
+                   Refer to the function specific documentation below for usage guidelines.
+ */
+
+ /**
+  @addtogroup DCT4_IDCT4
+  @{
+ */
+
+/**
+  @brief         Processing function for the floating-point DCT4/IDCT4.
+  @param[in]     S             points to an instance of the floating-point DCT4/IDCT4 structure
+  @param[in]     pState        points to state buffer
+  @param[in,out] pInlineBuffer points to the in-place input and output buffer
+  @return        none
+ */
+
+void arm_dct4_f32(
+  const arm_dct4_instance_f32 * S,
+        float32_t * pState,
+        float32_t * pInlineBuffer)
+{
+  const float32_t *weights = S->pTwiddle;              /* Pointer to the Weights table */
+  const float32_t *cosFact = S->pCosFactor;            /* Pointer to the cos factors table */
+        float32_t *pS1, *pS2, *pbuff;                  /* Temporary pointers for input buffer and pState buffer */
+        float32_t in;                                  /* Temporary variable */
+        uint32_t i;                                    /* Loop counter */
+
+
+  /* DCT4 computation involves DCT2 (which is calculated using RFFT)
+   * along with some pre-processing and post-processing.
+   * Computational procedure is explained as follows:
+   * (a) Pre-processing involves multiplying input with cos factor,
+   *     r(n) = 2 * u(n) * cos(pi*(2*n+1)/(4*n))
+   *              where,
+   *                 r(n) -- output of preprocessing
+   *                 u(n) -- input to preprocessing(actual Source buffer)
+   * (b) Calculation of DCT2 using FFT is divided into three steps:
+   *                  Step1: Re-ordering of even and odd elements of input.
+   *                  Step2: Calculating FFT of the re-ordered input.
+   *                  Step3: Taking the real part of the product of FFT output and weights.
+   * (c) Post-processing - DCT4 can be obtained from DCT2 output using the following equation:
+   *                   Y4(k) = Y2(k) - Y4(k-1) and Y4(-1) = Y4(0)
+   *                        where,
+   *                           Y4 -- DCT4 output,   Y2 -- DCT2 output
+   * (d) Multiplying the output with the normalizing factor sqrt(2/N).
+   */
+
+  /*-------- Pre-processing ------------*/
+  /* Multiplying input with cos factor i.e. r(n) = 2 * x(n) * cos(pi*(2*n+1)/(4*n)) */
+  arm_scale_f32(pInlineBuffer, 2.0f, pInlineBuffer, S->N);
+  arm_mult_f32(pInlineBuffer, cosFact, pInlineBuffer, S->N);
+
+  /* ----------------------------------------------------------------
+   * Step1: Re-ordering of even and odd elements as
+   *             pState[i] =  pInlineBuffer[2*i] and
+   *             pState[N-i-1] = pInlineBuffer[2*i+1] where i = 0 to N/2
+   ---------------------------------------------------------------------*/
+
+  /* pS1 initialized to pState */
+  pS1 = pState;
+
+  /* pS2 initialized to pState+N-1, so that it points to the end of the state buffer */
+  pS2 = pState + (S->N - 1U);
+
+  /* pbuff initialized to input buffer */
+  pbuff = pInlineBuffer;
+
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Initializing the loop counter to N/2 >> 2 for loop unrolling by 4 */
+  i = S->Nby2 >> 2U;
+
+  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
+   ** a second loop below computes the remaining 1 to 3 samples. */
+  do
+  {
+    /* Re-ordering of even and odd elements */
+    /* pState[i] =  pInlineBuffer[2*i] */
+    *pS1++ = *pbuff++;
+    /* pState[N-i-1] = pInlineBuffer[2*i+1] */
+    *pS2-- = *pbuff++;
+
+    *pS1++ = *pbuff++;
+    *pS2-- = *pbuff++;
+
+    *pS1++ = *pbuff++;
+    *pS2-- = *pbuff++;
+
+    *pS1++ = *pbuff++;
+    *pS2-- = *pbuff++;
+
+    /* Decrement loop counter */
+    i--;
+  } while (i > 0U);
+
+  /* pbuff initialized to input buffer */
+  pbuff = pInlineBuffer;
+
+  /* pS1 initialized to pState */
+  pS1 = pState;
+
+  /* Initializing the loop counter to N/4 instead of N for loop unrolling */
+  i = S->N >> 2U;
+
+  /* Processing with loop unrolling 4 times as N is always multiple of 4.
+   * Compute 4 outputs at a time */
+  do
+  {
+    /* Writing the re-ordered output back to inplace input buffer */
+    *pbuff++ = *pS1++;
+    *pbuff++ = *pS1++;
+    *pbuff++ = *pS1++;
+    *pbuff++ = *pS1++;
+
+    /* Decrement the loop counter */
+    i--;
+  } while (i > 0U);
+
+
+  /* ---------------------------------------------------------
+   *     Step2: Calculate RFFT for N-point input
+   * ---------------------------------------------------------- */
+  /* pInlineBuffer is real input of length N , pState is the complex output of length 2N */
+  arm_rfft_f32 (S->pRfft, pInlineBuffer, pState);
+
+  /*----------------------------------------------------------------------
+   *  Step3: Multiply the FFT output with the weights.
+   *----------------------------------------------------------------------*/
+  arm_cmplx_mult_cmplx_f32 (pState, weights, pState, S->N);
+
+  /* ----------- Post-processing ---------- */
+  /* DCT-IV can be obtained from DCT-II by the equation,
+   *       Y4(k) = Y2(k) - Y4(k-1) and Y4(-1) = Y4(0)
+   *       Hence, Y4(0) = Y2(0)/2  */
+  /* Getting only real part from the output and Converting to DCT-IV */
+
+  /* Initializing the loop counter to N >> 2 for loop unrolling by 4 */
+  i = (S->N - 1U) >> 2U;
+
+  /* pbuff initialized to input buffer. */
+  pbuff = pInlineBuffer;
+
+  /* pS1 initialized to pState */
+  pS1 = pState;
+
+  /* Calculating Y4(0) from Y2(0) using Y4(0) = Y2(0)/2 */
+  in = *pS1++ * (float32_t) 0.5;
+  /* input buffer acts as inplace, so output values are stored in the input itself. */
+  *pbuff++ = in;
+
+  /* pState pointer is incremented twice as the real values are located alternatively in the array */
+  pS1++;
+
+  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
+   ** a second loop below computes the remaining 1 to 3 samples. */
+  do
+  {
+    /* Calculating Y4(1) to Y4(N-1) from Y2 using equation Y4(k) = Y2(k) - Y4(k-1) */
+    /* pState pointer (pS1) is incremented twice as the real values are located alternatively in the array */
+    in = *pS1++ - in;
+    *pbuff++ = in;
+    /* points to the next real value */
+    pS1++;
+
+    in = *pS1++ - in;
+    *pbuff++ = in;
+    pS1++;
+
+    in = *pS1++ - in;
+    *pbuff++ = in;
+    pS1++;
+
+    in = *pS1++ - in;
+    *pbuff++ = in;
+    pS1++;
+
+    /* Decrement the loop counter */
+    i--;
+  } while (i > 0U);
+
+  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
+   ** No loop unrolling is used. */
+  i = (S->N - 1U) % 0x4U;
+
+  while (i > 0U)
+  {
+    /* Calculating Y4(1) to Y4(N-1) from Y2 using equation Y4(k) = Y2(k) - Y4(k-1) */
+    /* pState pointer (pS1) is incremented twice as the real values are located alternatively in the array */
+    in = *pS1++ - in;
+    *pbuff++ = in;
+
+    /* points to the next real value */
+    pS1++;
+
+    /* Decrement the loop counter */
+    i--;
+  }
+
+
+  /*------------ Normalizing the output by multiplying with the normalizing factor ----------*/
+
+  /* Initializing the loop counter to N/4 instead of N for loop unrolling */
+  i = S->N >> 2U;
+
+  /* pbuff initialized to the pInlineBuffer(now contains the output values) */
+  pbuff = pInlineBuffer;
+
+  /* Processing with loop unrolling 4 times as N is always multiple of 4.  Compute 4 outputs at a time */
+  do
+  {
+    /* Multiplying pInlineBuffer with the normalizing factor sqrt(2/N) */
+    in = *pbuff;
+    *pbuff++ = in * S->normalize;
+
+    in = *pbuff;
+    *pbuff++ = in * S->normalize;
+
+    in = *pbuff;
+    *pbuff++ = in * S->normalize;
+
+    in = *pbuff;
+    *pbuff++ = in * S->normalize;
+
+    /* Decrement the loop counter */
+    i--;
+  } while (i > 0U);
+
+
+#else
+
+  /* Initializing the loop counter to N/2 */
+  i = S->Nby2;
+
+  do
+  {
+    /* Re-ordering of even and odd elements */
+    /* pState[i] =  pInlineBuffer[2*i] */
+    *pS1++ = *pbuff++;
+    /* pState[N-i-1] = pInlineBuffer[2*i+1] */
+    *pS2-- = *pbuff++;
+
+    /* Decrement the loop counter */
+    i--;
+  } while (i > 0U);
+
+  /* pbuff initialized to input buffer */
+  pbuff = pInlineBuffer;
+
+  /* pS1 initialized to pState */
+  pS1 = pState;
+
+  /* Initializing the loop counter */
+  i = S->N;
+
+  do
+  {
+    /* Writing the re-ordered output back to inplace input buffer */
+    *pbuff++ = *pS1++;
+
+    /* Decrement the loop counter */
+    i--;
+  } while (i > 0U);
+
+
+  /* ---------------------------------------------------------
+   *     Step2: Calculate RFFT for N-point input
+   * ---------------------------------------------------------- */
+  /* pInlineBuffer is real input of length N , pState is the complex output of length 2N */
+  arm_rfft_f32 (S->pRfft, pInlineBuffer, pState);
+
+  /*----------------------------------------------------------------------
+   *  Step3: Multiply the FFT output with the weights.
+   *----------------------------------------------------------------------*/
+  arm_cmplx_mult_cmplx_f32 (pState, weights, pState, S->N);
+
+  /* ----------- Post-processing ---------- */
+  /* DCT-IV can be obtained from DCT-II by the equation,
+   *       Y4(k) = Y2(k) - Y4(k-1) and Y4(-1) = Y4(0)
+   *       Hence, Y4(0) = Y2(0)/2  */
+  /* Getting only real part from the output and Converting to DCT-IV */
+
+  /* pbuff initialized to input buffer. */
+  pbuff = pInlineBuffer;
+
+  /* pS1 initialized to pState */
+  pS1 = pState;
+
+  /* Calculating Y4(0) from Y2(0) using Y4(0) = Y2(0)/2 */
+  in = *pS1++ * (float32_t) 0.5;
+  /* input buffer acts as inplace, so output values are stored in the input itself. */
+  *pbuff++ = in;
+
+  /* pState pointer is incremented twice as the real values are located alternatively in the array */
+  pS1++;
+
+  /* Initializing the loop counter */
+  i = (S->N - 1U);
+
+  do
+  {
+    /* Calculating Y4(1) to Y4(N-1) from Y2 using equation Y4(k) = Y2(k) - Y4(k-1) */
+    /* pState pointer (pS1) is incremented twice as the real values are located alternatively in the array */
+    in = *pS1++ - in;
+    *pbuff++ = in;
+
+    /* points to the next real value */
+    pS1++;
+
+    /* Decrement loop counter */
+    i--;
+  } while (i > 0U);
+
+  /*------------ Normalizing the output by multiplying with the normalizing factor ----------*/
+
+  /* Initializing loop counter */
+  i = S->N;
+
+  /* pbuff initialized to the pInlineBuffer (now contains the output values) */
+  pbuff = pInlineBuffer;
+
+  do
+  {
+    /* Multiplying pInlineBuffer with the normalizing factor sqrt(2/N) */
+    in = *pbuff;
+    *pbuff++ = in * S->normalize;
+
+    /* Decrement loop counter */
+    i--;
+  } while (i > 0U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+}
+
+/**
+  @} end of DCT4_IDCT4 group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c
new file mode 100644
index 0000000..3fd70e9
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c
@@ -0,0 +1,131 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_dct4_init_f32.c
+ * Description:  Initialization function of DCT-4 & IDCT4 F32
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @ingroup DCT4_IDCT4
+ */
+
+
+/**
+  @addtogroup DCT4_IDCT4
+  @{
+ */
+
+/**
+  @brief         Initialization function for the floating-point DCT4/IDCT4.
+  @param[in,out] S          points to an instance of floating-point DCT4/IDCT4 structure
+  @param[in]     S_RFFT     points to an instance of floating-point RFFT/RIFFT structure
+  @param[in]     S_CFFT     points to an instance of floating-point CFFT/CIFFT structure
+  @param[in]     N			length of the DCT4
+  @param[in]     Nby2       half of the length of the DCT4
+  @param[in]     normalize  normalizing factor.
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : <code>N</code> is not a supported transform length
+
+  @par           Normalizing factor
+                   The normalizing factor is <code>sqrt(2/N)</code>, which depends on the size of transform <code>N</code>.
+                   Floating-point normalizing factors are mentioned in the table below for different DCT sizes:
+
+                   \image html dct4NormalizingF32Table.gif
+ */
+
+arm_status arm_dct4_init_f32(
+  arm_dct4_instance_f32 * S,
+  arm_rfft_instance_f32 * S_RFFT,
+  arm_cfft_radix4_instance_f32 * S_CFFT,
+  uint16_t N,
+  uint16_t Nby2,
+  float32_t normalize)
+{
+  /* Initialize the default arm status */
+  arm_status status = ARM_MATH_SUCCESS;
+
+
+  /* Initialize the DCT4 length */
+  S->N = N;
+
+  /* Initialize the half of DCT4 length */
+  S->Nby2 = Nby2;
+
+  /* Initialize the DCT4 Normalizing factor */
+  S->normalize = normalize;
+
+  /* Initialize Real FFT Instance */
+  S->pRfft = S_RFFT;
+
+  /* Initialize Complex FFT Instance */
+  S->pCfft = S_CFFT;
+
+  switch (N)
+  {
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_F32_8192)
+    /* Initialize the table modifier values */
+  case 8192U:
+    S->pTwiddle = Weights_8192;
+    S->pCosFactor = cos_factors_8192;
+    break;
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_F32_2048)
+  case 2048U:
+    S->pTwiddle = Weights_2048;
+    S->pCosFactor = cos_factors_2048;
+    break;
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_F32_512)
+  case 512U:
+    S->pTwiddle = Weights_512;
+    S->pCosFactor = cos_factors_512;
+    break;
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_F32_128)
+  case 128U:
+    S->pTwiddle = Weights_128;
+    S->pCosFactor = cos_factors_128;
+    break;
+  #endif
+  default:
+    status = ARM_MATH_ARGUMENT_ERROR;
+  }
+
+  /* Initialize the RFFT/RIFFT Function */
+  arm_rfft_init_f32(S->pRfft, S->pCfft, S->N, 0U, 1U);
+
+  /* return the status of DCT4 Init function */
+  return (status);
+}
+
+/**
+  @} end of DCT4_IDCT4 group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c
new file mode 100644
index 0000000..3c55192
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c
@@ -0,0 +1,130 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_dct4_init_q15.c
+ * Description:  Initialization function of DCT-4 & IDCT4 Q15
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @ingroup DCT4_IDCT4
+ */
+
+/**
+  @addtogroup DCT4_IDCT4
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q15 DCT4/IDCT4.
+  @param[in,out] S         points to an instance of Q15 DCT4/IDCT4 structure
+  @param[in]     S_RFFT    points to an instance of Q15 RFFT/RIFFT structure
+  @param[in]     S_CFFT    points to an instance of Q15 CFFT/CIFFT structure
+  @param[in]     N          length of the DCT4
+  @param[in]     Nby2       half of the length of the DCT4
+  @param[in]     normalize  normalizing factor
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : <code>N</code> is not a supported transform length
+
+  @par           Normalizing factor
+                   The normalizing factor is <code>sqrt(2/N)</code>, which depends on the size of transform <code>N</code>.
+                   Normalizing factors in 1.15 format are mentioned in the table below for different DCT sizes:
+
+                   \image html dct4NormalizingQ15Table.gif
+ */
+
+arm_status arm_dct4_init_q15(
+  arm_dct4_instance_q15 * S,
+  arm_rfft_instance_q15 * S_RFFT,
+  arm_cfft_radix4_instance_q15 * S_CFFT,
+  uint16_t N,
+  uint16_t Nby2,
+  q15_t normalize)
+{
+  /*  Initialise the default arm status */
+  arm_status status = ARM_MATH_SUCCESS;
+
+  /* Initialize the DCT4 length */
+  S->N = N;
+
+  /* Initialize the half of DCT4 length */
+  S->Nby2 = Nby2;
+
+  /* Initialize the DCT4 Normalizing factor */
+  S->normalize = normalize;
+
+  /* Initialize Real FFT Instance */
+  S->pRfft = S_RFFT;
+
+  /* Initialize Complex FFT Instance */
+  S->pCfft = S_CFFT;
+
+  switch (N)
+  {
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q15_8192)
+    /* Initialize the table modifier values */
+  case 8192U:
+    S->pTwiddle = WeightsQ15_8192;
+    S->pCosFactor = cos_factorsQ15_8192;
+    break;
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q15_2048)
+  case 2048U:
+    S->pTwiddle = WeightsQ15_2048;
+    S->pCosFactor = cos_factorsQ15_2048;
+    break;
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q15_512)
+  case 512U:
+    S->pTwiddle = WeightsQ15_512;
+    S->pCosFactor = cos_factorsQ15_512;
+    break;
+  #endif 
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q15_128)
+  case 128U:
+    S->pTwiddle = WeightsQ15_128;
+    S->pCosFactor = cos_factorsQ15_128;
+    break;
+  #endif 
+
+  default:
+    status = ARM_MATH_ARGUMENT_ERROR;
+  }
+
+  /* Initialize the RFFT/RIFFT */
+  arm_rfft_init_q15(S->pRfft, S->N, 0U, 1U);
+
+  /* return the status of DCT4 Init function */
+  return (status);
+}
+
+/**
+  @} end of DCT4_IDCT4 group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c
new file mode 100644
index 0000000..f5cc78b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c
@@ -0,0 +1,130 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_dct4_init_q31.c
+ * Description:  Initialization function of DCT-4 & IDCT4 Q31
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @ingroup DCT4_IDCT4
+ */
+
+
+/**
+  @addtogroup DCT4_IDCT4
+  @{
+ */
+
+/**
+  @brief  Initialization function for the Q31 DCT4/IDCT4.
+  @param[in,out] S          points to an instance of Q31 DCT4/IDCT4 structure.
+  @param[in]     S_RFFT     points to an instance of Q31 RFFT/RIFFT structure
+  @param[in]     S_CFFT     points to an instance of Q31 CFFT/CIFFT structure
+  @param[in]     N          length of the DCT4.
+  @param[in]     Nby2       half of the length of the DCT4.
+  @param[in]     normalize  normalizing factor.
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : <code>N</code> is not a supported transform length
+
+  @par           Normalizing factor:
+                   The normalizing factor is <code>sqrt(2/N)</code>, which depends on the size of transform <code>N</code>.
+                   Normalizing factors in 1.31 format are mentioned in the table below for different DCT sizes:
+
+                   \image html dct4NormalizingQ31Table.gif
+ */
+
+arm_status arm_dct4_init_q31(
+  arm_dct4_instance_q31 * S,
+  arm_rfft_instance_q31 * S_RFFT,
+  arm_cfft_radix4_instance_q31 * S_CFFT,
+  uint16_t N,
+  uint16_t Nby2,
+  q31_t normalize)
+{
+  /* Initialize the default arm status */
+  arm_status status = ARM_MATH_SUCCESS;
+
+  /* Initialize the DCT4 length */
+  S->N = N;
+
+  /* Initialize the half of DCT4 length */
+  S->Nby2 = Nby2;
+
+  /* Initialize the DCT4 Normalizing factor */
+  S->normalize = normalize;
+
+  /* Initialize Real FFT Instance */
+  S->pRfft = S_RFFT;
+
+  /* Initialize Complex FFT Instance */
+  S->pCfft = S_CFFT;
+
+  switch (N)
+  {
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q31_8192)
+    /* Initialize the table modifier values */
+  case 8192U:
+    S->pTwiddle = WeightsQ31_8192;
+    S->pCosFactor = cos_factorsQ31_8192;
+    break;
+  #endif
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q31_2048)
+  case 2048U:
+    S->pTwiddle = WeightsQ31_2048;
+    S->pCosFactor = cos_factorsQ31_2048;
+    break;
+  #endif 
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q31_512)
+  case 512U:
+    S->pTwiddle = WeightsQ31_512;
+    S->pCosFactor = cos_factorsQ31_512;
+    break;
+  #endif 
+
+  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q31_128)
+  case 128U:
+    S->pTwiddle = WeightsQ31_128;
+    S->pCosFactor = cos_factorsQ31_128;
+    break;
+  #endif
+  default:
+    status = ARM_MATH_ARGUMENT_ERROR;
+  }
+
+  /* Initialize the RFFT/RIFFT Function */
+  arm_rfft_init_q31(S->pRfft,  S->N, 0U, 1U);
+
+  /* return the status of DCT4 Init function */
+  return (status);
+}
+
+/**
+  @} end of DCT4_IDCT4 group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c
new file mode 100644
index 0000000..f926a1d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c
@@ -0,0 +1,381 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_dct4_q15.c
+ * Description:  Processing function of DCT4 & IDCT4 Q15
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @addtogroup DCT4_IDCT4
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q15 DCT4/IDCT4.
+  @param[in]     S             points to an instance of the Q15 DCT4 structure.
+  @param[in]     pState        points to state buffer.
+  @param[in,out] pInlineBuffer points to the in-place input and output buffer.
+  @return        none
+ 
+  @par           Input an output formats
+                   Internally inputs are downscaled in the RFFT process function to avoid overflows.
+                   Number of bits downscaled, depends on the size of the transform. The input and output
+                   formats for different DCT sizes and number of bits to upscale are mentioned in the table below:
+
+                   \image html dct4FormatsQ15Table.gif
+ */
+
+void arm_dct4_q15(
+  const arm_dct4_instance_q15 * S,
+        q15_t * pState,
+        q15_t * pInlineBuffer)
+{
+  const q15_t *weights = S->pTwiddle;                  /* Pointer to the Weights table */
+  const q15_t *cosFact = S->pCosFactor;                /* Pointer to the cos factors table */
+        q15_t *pS1, *pS2, *pbuff;                      /* Temporary pointers for input buffer and pState buffer */
+        q15_t in;                                      /* Temporary variable */
+        uint32_t i;                                    /* Loop counter */
+
+
+  /* DCT4 computation involves DCT2 (which is calculated using RFFT)
+   * along with some pre-processing and post-processing.
+   * Computational procedure is explained as follows:
+   * (a) Pre-processing involves multiplying input with cos factor,
+   *     r(n) = 2 * u(n) * cos(pi*(2*n+1)/(4*n))
+   *              where,
+   *                 r(n) -- output of preprocessing
+   *                 u(n) -- input to preprocessing(actual Source buffer)
+   * (b) Calculation of DCT2 using FFT is divided into three steps:
+   *                  Step1: Re-ordering of even and odd elements of input.
+   *                  Step2: Calculating FFT of the re-ordered input.
+   *                  Step3: Taking the real part of the product of FFT output and weights.
+   * (c) Post-processing - DCT4 can be obtained from DCT2 output using the following equation:
+   *                   Y4(k) = Y2(k) - Y4(k-1) and Y4(-1) = Y4(0)
+   *                        where,
+   *                           Y4 -- DCT4 output,   Y2 -- DCT2 output
+   * (d) Multiplying the output with the normalizing factor sqrt(2/N).
+   */
+
+  /*-------- Pre-processing ------------*/
+  /* Multiplying input with cos factor i.e. r(n) = 2 * x(n) * cos(pi*(2*n+1)/(4*n)) */
+  arm_mult_q15 (pInlineBuffer, cosFact, pInlineBuffer, S->N);
+  arm_shift_q15 (pInlineBuffer, 1, pInlineBuffer, S->N);
+
+  /* ----------------------------------------------------------------
+   * Step1: Re-ordering of even and odd elements as
+   *             pState[i] =  pInlineBuffer[2*i] and
+   *             pState[N-i-1] = pInlineBuffer[2*i+1] where i = 0 to N/2
+   ---------------------------------------------------------------------*/
+
+  /* pS1 initialized to pState */
+  pS1 = pState;
+
+  /* pS2 initialized to pState+N-1, so that it points to the end of the state buffer */
+  pS2 = pState + (S->N - 1U);
+
+  /* pbuff initialized to input buffer */
+  pbuff = pInlineBuffer;
+
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Initializing the loop counter to N/2 >> 2 for loop unrolling by 4 */
+  i = S->Nby2 >> 2U;
+
+  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
+   ** a second loop below computes the remaining 1 to 3 samples. */
+  do
+  {
+    /* Re-ordering of even and odd elements */
+    /* pState[i] =  pInlineBuffer[2*i] */
+    *pS1++ = *pbuff++;
+    /* pState[N-i-1] = pInlineBuffer[2*i+1] */
+    *pS2-- = *pbuff++;
+
+    *pS1++ = *pbuff++;
+    *pS2-- = *pbuff++;
+
+    *pS1++ = *pbuff++;
+    *pS2-- = *pbuff++;
+
+    *pS1++ = *pbuff++;
+    *pS2-- = *pbuff++;
+
+    /* Decrement loop counter */
+    i--;
+  } while (i > 0U);
+
+  /* pbuff initialized to input buffer */
+  pbuff = pInlineBuffer;
+
+  /* pS1 initialized to pState */
+  pS1 = pState;
+
+  /* Initializing the loop counter to N/4 instead of N for loop unrolling */
+  i = S->N >> 2U;
+
+  /* Processing with loop unrolling 4 times as N is always multiple of 4.
+   * Compute 4 outputs at a time */
+  do
+  {
+    /* Writing the re-ordered output back to inplace input buffer */
+    *pbuff++ = *pS1++;
+    *pbuff++ = *pS1++;
+    *pbuff++ = *pS1++;
+    *pbuff++ = *pS1++;
+
+    /* Decrement the loop counter */
+    i--;
+  } while (i > 0U);
+
+
+  /* ---------------------------------------------------------
+   *     Step2: Calculate RFFT for N-point input
+   * ---------------------------------------------------------- */
+  /* pInlineBuffer is real input of length N , pState is the complex output of length 2N */
+  arm_rfft_q15 (S->pRfft, pInlineBuffer, pState);
+
+  /*----------------------------------------------------------------------
+   *  Step3: Multiply the FFT output with the weights.
+   *----------------------------------------------------------------------*/
+  arm_cmplx_mult_cmplx_q15 (pState, weights, pState, S->N);
+
+  /* The output of complex multiplication is in 3.13 format.
+   * Hence changing the format of N (i.e. 2*N elements) complex numbers to 1.15 format by shifting left by 2 bits. */
+  arm_shift_q15 (pState, 2, pState, S->N * 2);
+
+  /* ----------- Post-processing ---------- */
+  /* DCT-IV can be obtained from DCT-II by the equation,
+   *       Y4(k) = Y2(k) - Y4(k-1) and Y4(-1) = Y4(0)
+   *       Hence, Y4(0) = Y2(0)/2  */
+  /* Getting only real part from the output and Converting to DCT-IV */
+
+  /* Initializing the loop counter to N >> 2 for loop unrolling by 4 */
+  i = (S->N - 1U) >> 2U;
+
+  /* pbuff initialized to input buffer. */
+  pbuff = pInlineBuffer;
+
+  /* pS1 initialized to pState */
+  pS1 = pState;
+
+  /* Calculating Y4(0) from Y2(0) using Y4(0) = Y2(0)/2 */
+  in = *pS1++ >> 1U;
+  /* input buffer acts as inplace, so output values are stored in the input itself. */
+  *pbuff++ = in;
+
+  /* pState pointer is incremented twice as the real values are located alternatively in the array */
+  pS1++;
+
+  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
+   ** a second loop below computes the remaining 1 to 3 samples. */
+  do
+  {
+    /* Calculating Y4(1) to Y4(N-1) from Y2 using equation Y4(k) = Y2(k) - Y4(k-1) */
+    /* pState pointer (pS1) is incremented twice as the real values are located alternatively in the array */
+    in = *pS1++ - in;
+    *pbuff++ = in;
+    /* points to the next real value */
+    pS1++;
+
+    in = *pS1++ - in;
+    *pbuff++ = in;
+    pS1++;
+
+    in = *pS1++ - in;
+    *pbuff++ = in;
+    pS1++;
+
+    in = *pS1++ - in;
+    *pbuff++ = in;
+    pS1++;
+
+    /* Decrement the loop counter */
+    i--;
+  } while (i > 0U);
+
+  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
+   ** No loop unrolling is used. */
+  i = (S->N - 1U) % 0x4U;
+
+  while (i > 0U)
+  {
+    /* Calculating Y4(1) to Y4(N-1) from Y2 using equation Y4(k) = Y2(k) - Y4(k-1) */
+    /* pState pointer (pS1) is incremented twice as the real values are located alternatively in the array */
+    in = *pS1++ - in;
+    *pbuff++ = in;
+
+    /* points to the next real value */
+    pS1++;
+
+    /* Decrement loop counter */
+    i--;
+  }
+
+
+  /*------------ Normalizing the output by multiplying with the normalizing factor ----------*/
+
+  /* Initializing the loop counter to N/4 instead of N for loop unrolling */
+  i = S->N >> 2U;
+
+  /* pbuff initialized to the pInlineBuffer(now contains the output values) */
+  pbuff = pInlineBuffer;
+
+  /* Processing with loop unrolling 4 times as N is always multiple of 4.  Compute 4 outputs at a time */
+  do
+  {
+    /* Multiplying pInlineBuffer with the normalizing factor sqrt(2/N) */
+    in = *pbuff;
+    *pbuff++ = ((q15_t) (((q31_t) in * S->normalize) >> 15));
+
+    in = *pbuff;
+    *pbuff++ = ((q15_t) (((q31_t) in * S->normalize) >> 15));
+
+    in = *pbuff;
+    *pbuff++ = ((q15_t) (((q31_t) in * S->normalize) >> 15));
+
+    in = *pbuff;
+    *pbuff++ = ((q15_t) (((q31_t) in * S->normalize) >> 15));
+
+    /* Decrement loop counter */
+    i--;
+  } while (i > 0U);
+
+
+#else
+
+  /* Initializing the loop counter to N/2 */
+  i = S->Nby2;
+
+  do
+  {
+    /* Re-ordering of even and odd elements */
+    /* pState[i] =  pInlineBuffer[2*i] */
+    *pS1++ = *pbuff++;
+    /* pState[N-i-1] = pInlineBuffer[2*i+1] */
+    *pS2-- = *pbuff++;
+
+    /* Decrement the loop counter */
+    i--;
+  } while (i > 0U);
+
+  /* pbuff initialized to input buffer */
+  pbuff = pInlineBuffer;
+
+  /* pS1 initialized to pState */
+  pS1 = pState;
+
+  /* Initializing the loop counter */
+  i = S->N;
+
+  do
+  {
+    /* Writing the re-ordered output back to inplace input buffer */
+    *pbuff++ = *pS1++;
+
+    /* Decrement the loop counter */
+    i--;
+  } while (i > 0U);
+
+
+  /* ---------------------------------------------------------
+   *     Step2: Calculate RFFT for N-point input
+   * ---------------------------------------------------------- */
+  /* pInlineBuffer is real input of length N , pState is the complex output of length 2N */
+  arm_rfft_q15 (S->pRfft, pInlineBuffer, pState);
+
+  /*----------------------------------------------------------------------
+   *  Step3: Multiply the FFT output with the weights.
+   *----------------------------------------------------------------------*/
+  arm_cmplx_mult_cmplx_q15 (pState, weights, pState, S->N);
+
+  /* The output of complex multiplication is in 3.13 format.
+   * Hence changing the format of N (i.e. 2*N elements) complex numbers to 1.15 format by shifting left by 2 bits. */
+  arm_shift_q15 (pState, 2, pState, S->N * 2);
+
+  /* ----------- Post-processing ---------- */
+  /* DCT-IV can be obtained from DCT-II by the equation,
+   *       Y4(k) = Y2(k) - Y4(k-1) and Y4(-1) = Y4(0)
+   *       Hence, Y4(0) = Y2(0)/2  */
+  /* Getting only real part from the output and Converting to DCT-IV */
+
+  /* pbuff initialized to input buffer. */
+  pbuff = pInlineBuffer;
+
+  /* pS1 initialized to pState */
+  pS1 = pState;
+
+  /* Calculating Y4(0) from Y2(0) using Y4(0) = Y2(0)/2 */
+  in = *pS1++ >> 1U;
+  /* input buffer acts as inplace, so output values are stored in the input itself. */
+  *pbuff++ = in;
+
+  /* pState pointer is incremented twice as the real values are located alternatively in the array */
+  pS1++;
+
+  /* Initializing the loop counter */
+  i = (S->N - 1U);
+
+  do
+  {
+    /* Calculating Y4(1) to Y4(N-1) from Y2 using equation Y4(k) = Y2(k) - Y4(k-1) */
+    /* pState pointer (pS1) is incremented twice as the real values are located alternatively in the array */
+    in = *pS1++ - in;
+    *pbuff++ = in;
+
+    /* points to the next real value */
+    pS1++;
+
+    /* Decrement loop counter */
+    i--;
+  } while (i > 0U);
+
+  /*------------ Normalizing the output by multiplying with the normalizing factor ----------*/
+
+  /* Initializing loop counter */
+  i = S->N;
+
+  /* pbuff initialized to the pInlineBuffer (now contains the output values) */
+  pbuff = pInlineBuffer;
+
+  do
+  {
+    /* Multiplying pInlineBuffer with the normalizing factor sqrt(2/N) */
+    in = *pbuff;
+    *pbuff++ = ((q15_t) (((q31_t) in * S->normalize) >> 15));
+
+    /* Decrement loop counter */
+    i--;
+
+  } while (i > 0U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+}
+
+/**
+  @} end of DCT4_IDCT4 group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c
new file mode 100644
index 0000000..369a5c3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c
@@ -0,0 +1,383 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_dct4_q31.c
+ * Description:  Processing function of DCT4 & IDCT4 Q31
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/**
+  @addtogroup DCT4_IDCT4
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q31 DCT4/IDCT4.
+  @param[in]     S             points to an instance of the Q31 DCT4 structure.
+  @param[in]     pState        points to state buffer.
+  @param[in,out] pInlineBuffer points to the in-place input and output buffer.
+  @return        none
+
+  @par           Input an output formats
+                   Input samples need to be downscaled by 1 bit to avoid saturations in the Q31 DCT process,
+                   as the conversion from DCT2 to DCT4 involves one subtraction.
+                   Internally inputs are downscaled in the RFFT process function to avoid overflows.
+                   Number of bits downscaled, depends on the size of the transform.
+                   The input and output formats for different DCT sizes and number of bits to upscale are
+                   mentioned in the table below:
+
+                   \image html dct4FormatsQ31Table.gif
+ */
+
+void arm_dct4_q31(
+  const arm_dct4_instance_q31 * S,
+        q31_t * pState,
+        q31_t * pInlineBuffer)
+{
+  const q31_t *weights = S->pTwiddle;                  /* Pointer to the Weights table */
+  const q31_t *cosFact = S->pCosFactor;                /* Pointer to the cos factors table */
+        q31_t *pS1, *pS2, *pbuff;                      /* Temporary pointers for input buffer and pState buffer */
+        q31_t in;                                      /* Temporary variable */
+        uint32_t i;                                    /* Loop counter */
+
+
+  /* DCT4 computation involves DCT2 (which is calculated using RFFT)
+   * along with some pre-processing and post-processing.
+   * Computational procedure is explained as follows:
+   * (a) Pre-processing involves multiplying input with cos factor,
+   *     r(n) = 2 * u(n) * cos(pi*(2*n+1)/(4*n))
+   *              where,
+   *                 r(n) -- output of preprocessing
+   *                 u(n) -- input to preprocessing(actual Source buffer)
+   * (b) Calculation of DCT2 using FFT is divided into three steps:
+   *                  Step1: Re-ordering of even and odd elements of input.
+   *                  Step2: Calculating FFT of the re-ordered input.
+   *                  Step3: Taking the real part of the product of FFT output and weights.
+   * (c) Post-processing - DCT4 can be obtained from DCT2 output using the following equation:
+   *                   Y4(k) = Y2(k) - Y4(k-1) and Y4(-1) = Y4(0)
+   *                        where,
+   *                           Y4 -- DCT4 output,   Y2 -- DCT2 output
+   * (d) Multiplying the output with the normalizing factor sqrt(2/N).
+   */
+
+  /*-------- Pre-processing ------------*/
+  /* Multiplying input with cos factor i.e. r(n) = 2 * x(n) * cos(pi*(2*n+1)/(4*n)) */
+  arm_mult_q31 (pInlineBuffer, cosFact, pInlineBuffer, S->N);
+  arm_shift_q31 (pInlineBuffer, 1, pInlineBuffer, S->N);
+
+  /* ----------------------------------------------------------------
+   * Step1: Re-ordering of even and odd elements as
+   *             pState[i] =  pInlineBuffer[2*i] and
+   *             pState[N-i-1] = pInlineBuffer[2*i+1] where i = 0 to N/2
+   ---------------------------------------------------------------------*/
+
+  /* pS1 initialized to pState */
+  pS1 = pState;
+
+  /* pS2 initialized to pState+N-1, so that it points to the end of the state buffer */
+  pS2 = pState + (S->N - 1U);
+
+  /* pbuff initialized to input buffer */
+  pbuff = pInlineBuffer;
+
+
+#if defined (ARM_MATH_LOOPUNROLL)
+
+  /* Initializing the loop counter to N/2 >> 2 for loop unrolling by 4 */
+  i = S->Nby2 >> 2U;
+
+  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
+   ** a second loop below computes the remaining 1 to 3 samples. */
+  do
+  {
+    /* Re-ordering of even and odd elements */
+    /* pState[i] =  pInlineBuffer[2*i] */
+    *pS1++ = *pbuff++;
+    /* pState[N-i-1] = pInlineBuffer[2*i+1] */
+    *pS2-- = *pbuff++;
+
+    *pS1++ = *pbuff++;
+    *pS2-- = *pbuff++;
+
+    *pS1++ = *pbuff++;
+    *pS2-- = *pbuff++;
+
+    *pS1++ = *pbuff++;
+    *pS2-- = *pbuff++;
+
+    /* Decrement loop counter */
+    i--;
+  } while (i > 0U);
+
+  /* pbuff initialized to input buffer */
+  pbuff = pInlineBuffer;
+
+  /* pS1 initialized to pState */
+  pS1 = pState;
+
+  /* Initializing the loop counter to N/4 instead of N for loop unrolling */
+  i = S->N >> 2U;
+
+  /* Processing with loop unrolling 4 times as N is always multiple of 4.
+   * Compute 4 outputs at a time */
+  do
+  {
+    /* Writing the re-ordered output back to inplace input buffer */
+    *pbuff++ = *pS1++;
+    *pbuff++ = *pS1++;
+    *pbuff++ = *pS1++;
+    *pbuff++ = *pS1++;
+
+    /* Decrement the loop counter */
+    i--;
+  } while (i > 0U);
+
+
+  /* ---------------------------------------------------------
+   *     Step2: Calculate RFFT for N-point input
+   * ---------------------------------------------------------- */
+  /* pInlineBuffer is real input of length N , pState is the complex output of length 2N */
+  arm_rfft_q31 (S->pRfft, pInlineBuffer, pState);
+
+  /*----------------------------------------------------------------------
+   *  Step3: Multiply the FFT output with the weights.
+   *----------------------------------------------------------------------*/
+  arm_cmplx_mult_cmplx_q31 (pState, weights, pState, S->N);
+
+  /* The output of complex multiplication is in 3.29 format.
+   * Hence changing the format of N (i.e. 2*N elements) complex numbers to 1.31 format by shifting left by 2 bits. */
+  arm_shift_q31 (pState, 2, pState, S->N * 2);
+
+  /* ----------- Post-processing ---------- */
+  /* DCT-IV can be obtained from DCT-II by the equation,
+   *       Y4(k) = Y2(k) - Y4(k-1) and Y4(-1) = Y4(0)
+   *       Hence, Y4(0) = Y2(0)/2  */
+  /* Getting only real part from the output and Converting to DCT-IV */
+
+  /* Initializing the loop counter to N >> 2 for loop unrolling by 4 */
+  i = (S->N - 1U) >> 2U;
+
+  /* pbuff initialized to input buffer. */
+  pbuff = pInlineBuffer;
+
+  /* pS1 initialized to pState */
+  pS1 = pState;
+
+  /* Calculating Y4(0) from Y2(0) using Y4(0) = Y2(0)/2 */
+  in = *pS1++ >> 1U;
+  /* input buffer acts as inplace, so output values are stored in the input itself. */
+  *pbuff++ = in;
+
+  /* pState pointer is incremented twice as the real values are located alternatively in the array */
+  pS1++;
+
+  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
+   ** a second loop below computes the remaining 1 to 3 samples. */
+  do
+  {
+    /* Calculating Y4(1) to Y4(N-1) from Y2 using equation Y4(k) = Y2(k) - Y4(k-1) */
+    /* pState pointer (pS1) is incremented twice as the real values are located alternatively in the array */
+    in = *pS1++ - in;
+    *pbuff++ = in;
+    /* points to the next real value */
+    pS1++;
+
+    in = *pS1++ - in;
+    *pbuff++ = in;
+    pS1++;
+
+    in = *pS1++ - in;
+    *pbuff++ = in;
+    pS1++;
+
+    in = *pS1++ - in;
+    *pbuff++ = in;
+    pS1++;
+
+    /* Decrement the loop counter */
+    i--;
+  } while (i > 0U);
+
+  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
+   ** No loop unrolling is used. */
+  i = (S->N - 1U) % 0x4U;
+
+  while (i > 0U)
+  {
+    /* Calculating Y4(1) to Y4(N-1) from Y2 using equation Y4(k) = Y2(k) - Y4(k-1) */
+    /* pState pointer (pS1) is incremented twice as the real values are located alternatively in the array */
+    in = *pS1++ - in;
+    *pbuff++ = in;
+
+    /* points to the next real value */
+    pS1++;
+
+    /* Decrement loop counter */
+    i--;
+  }
+
+
+  /*------------ Normalizing the output by multiplying with the normalizing factor ----------*/
+
+  /* Initializing the loop counter to N/4 instead of N for loop unrolling */
+  i = S->N >> 2U;
+
+  /* pbuff initialized to the pInlineBuffer(now contains the output values) */
+  pbuff = pInlineBuffer;
+
+  /* Processing with loop unrolling 4 times as N is always multiple of 4.  Compute 4 outputs at a time */
+  do
+  {
+    /* Multiplying pInlineBuffer with the normalizing factor sqrt(2/N) */
+    in = *pbuff;
+    *pbuff++ = ((q31_t) (((q63_t) in * S->normalize) >> 31));
+
+    in = *pbuff;
+    *pbuff++ = ((q31_t) (((q63_t) in * S->normalize) >> 31));
+
+    in = *pbuff;
+    *pbuff++ = ((q31_t) (((q63_t) in * S->normalize) >> 31));
+
+    in = *pbuff;
+    *pbuff++ = ((q31_t) (((q63_t) in * S->normalize) >> 31));
+
+    /* Decrement loop counter */
+    i--;
+  } while (i > 0U);
+
+
+#else
+
+  /* Initializing the loop counter to N/2 */
+  i = S->Nby2;
+
+  do
+  {
+    /* Re-ordering of even and odd elements */
+    /* pState[i] =  pInlineBuffer[2*i] */
+    *pS1++ = *pbuff++;
+    /* pState[N-i-1] = pInlineBuffer[2*i+1] */
+    *pS2-- = *pbuff++;
+
+    /* Decrement the loop counter */
+    i--;
+  } while (i > 0U);
+
+  /* pbuff initialized to input buffer */
+  pbuff = pInlineBuffer;
+
+  /* pS1 initialized to pState */
+  pS1 = pState;
+
+  /* Initializing the loop counter */
+  i = S->N;
+
+  do
+  {
+    /* Writing the re-ordered output back to inplace input buffer */
+    *pbuff++ = *pS1++;
+
+    /* Decrement the loop counter */
+    i--;
+  } while (i > 0U);
+
+
+  /* ---------------------------------------------------------
+   *     Step2: Calculate RFFT for N-point input
+   * ---------------------------------------------------------- */
+  /* pInlineBuffer is real input of length N , pState is the complex output of length 2N */
+  arm_rfft_q31 (S->pRfft, pInlineBuffer, pState);
+
+  /*----------------------------------------------------------------------
+   *  Step3: Multiply the FFT output with the weights.
+   *----------------------------------------------------------------------*/
+  arm_cmplx_mult_cmplx_q31 (pState, weights, pState, S->N);
+
+  /* The output of complex multiplication is in 3.29 format.
+   * Hence changing the format of N (i.e. 2*N elements) complex numbers to 1.31 format by shifting left by 2 bits. */
+  arm_shift_q31(pState, 2, pState, S->N * 2);
+
+  /* ----------- Post-processing ---------- */
+  /* DCT-IV can be obtained from DCT-II by the equation,
+   *       Y4(k) = Y2(k) - Y4(k-1) and Y4(-1) = Y4(0)
+   *       Hence, Y4(0) = Y2(0)/2  */
+  /* Getting only real part from the output and Converting to DCT-IV */
+
+  /* pbuff initialized to input buffer. */
+  pbuff = pInlineBuffer;
+
+  /* pS1 initialized to pState */
+  pS1 = pState;
+
+  /* Calculating Y4(0) from Y2(0) using Y4(0) = Y2(0)/2 */
+  in = *pS1++ >> 1U;
+  /* input buffer acts as inplace, so output values are stored in the input itself. */
+  *pbuff++ = in;
+
+  /* pState pointer is incremented twice as the real values are located alternatively in the array */
+  pS1++;
+
+  /* Initializing the loop counter */
+  i = (S->N - 1U);
+
+  while (i > 0U)
+  {
+    /* Calculating Y4(1) to Y4(N-1) from Y2 using equation Y4(k) = Y2(k) - Y4(k-1) */
+    /* pState pointer (pS1) is incremented twice as the real values are located alternatively in the array */
+    in = *pS1++ - in;
+    *pbuff++ = in;
+
+    /* points to the next real value */
+    pS1++;
+
+    /* Decrement loop counter */
+    i--;
+  }
+
+  /*------------ Normalizing the output by multiplying with the normalizing factor ----------*/
+
+  /* Initializing loop counter */
+  i = S->N;
+
+  /* pbuff initialized to the pInlineBuffer (now contains the output values) */
+  pbuff = pInlineBuffer;
+
+  do
+  {
+    /* Multiplying pInlineBuffer with the normalizing factor sqrt(2/N) */
+    in = *pbuff;
+    *pbuff++ = ((q31_t) (((q63_t) in * S->normalize) >> 31));
+
+    /* Decrement loop counter */
+    i--;
+  } while (i > 0U);
+
+#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
+
+}
+
+/**
+  @} end of DCT4_IDCT4 group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c
new file mode 100644
index 0000000..b5d0a66
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c
@@ -0,0 +1,309 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_rfft_f32.c
+ * Description:  RFFT & RIFFT Floating point process function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/* ----------------------------------------------------------------------
+ * Internal functions prototypes
+ * -------------------------------------------------------------------- */
+
+extern void arm_radix4_butterfly_f32(
+        float32_t * pSrc,
+        uint16_t fftLen,
+  const float32_t * pCoef,
+        uint16_t twidCoefModifier);
+
+extern void arm_radix4_butterfly_inverse_f32(
+        float32_t * pSrc,
+        uint16_t fftLen,
+  const float32_t * pCoef,
+        uint16_t twidCoefModifier,
+        float32_t onebyfftLen);
+
+extern void arm_bitreversal_f32(
+        float32_t * pSrc,
+        uint16_t fftSize,
+        uint16_t bitRevFactor,
+  const uint16_t * pBitRevTab);
+
+void arm_split_rfft_f32(
+        float32_t * pSrc,
+        uint32_t fftLen,
+  const float32_t * pATable,
+  const float32_t * pBTable,
+        float32_t * pDst,
+        uint32_t modifier);
+
+void arm_split_rifft_f32(
+        float32_t * pSrc,
+        uint32_t fftLen,
+  const float32_t * pATable,
+  const float32_t * pBTable,
+        float32_t * pDst,
+        uint32_t modifier);
+
+/**
+  @ingroup groupTransforms
+ */
+
+/**
+  @addtogroup RealFFT
+  @{
+ */
+
+/**
+  @brief         Processing function for the floating-point RFFT/RIFFT.
+  @deprecated    Do not use this function.  It has been superceded by \ref arm_rfft_fast_f32 and will be removed in the future.
+  @param[in]     S    points to an instance of the floating-point RFFT/RIFFT structure
+  @param[in]     pSrc points to the input buffer
+  @param[out]    pDst points to the output buffer
+  @return        none
+ */
+
+void arm_rfft_f32(
+  const arm_rfft_instance_f32 * S,
+        float32_t * pSrc,
+        float32_t * pDst)
+{
+  const arm_cfft_radix4_instance_f32 *S_CFFT = S->pCfft;
+
+  /* Calculation of Real IFFT of input */
+  if (S->ifftFlagR == 1U)
+  {
+     /*  Real IFFT core process */
+     arm_split_rifft_f32 (pSrc, S->fftLenBy2, S->pTwiddleAReal, S->pTwiddleBReal, pDst, S->twidCoefRModifier);
+
+
+     /* Complex radix-4 IFFT process */
+     arm_radix4_butterfly_inverse_f32 (pDst, S_CFFT->fftLen, S_CFFT->pTwiddle, S_CFFT->twidCoefModifier, S_CFFT->onebyfftLen);
+
+    /* Bit reversal process */
+    if (S->bitReverseFlagR == 1U)
+    {
+      arm_bitreversal_f32 (pDst, S_CFFT->fftLen, S_CFFT->bitRevFactor, S_CFFT->pBitRevTable);
+    }
+  }
+  else
+  {
+    /* Calculation of RFFT of input */
+
+    /* Complex radix-4 FFT process */
+    arm_radix4_butterfly_f32 (pSrc, S_CFFT->fftLen, S_CFFT->pTwiddle, S_CFFT->twidCoefModifier);
+
+    /* Bit reversal process */
+    if (S->bitReverseFlagR == 1U)
+    {
+      arm_bitreversal_f32 (pSrc, S_CFFT->fftLen, S_CFFT->bitRevFactor, S_CFFT->pBitRevTable);
+    }
+
+    /*  Real FFT core process */
+    arm_split_rfft_f32 (pSrc, S->fftLenBy2, S->pTwiddleAReal, S->pTwiddleBReal, pDst, S->twidCoefRModifier);
+  }
+
+}
+
+/**
+  @} end of RealFFT group
+ */
+
+/**
+  @brief         Core Real FFT process
+  @param[in]     pSrc      points to input buffer
+  @param[in]     fftLen    length of FFT
+  @param[in]     pATable   points to twiddle Coef A buffer
+  @param[in]     pBTable   points to twiddle Coef B buffer
+  @param[out]    pDst      points to output buffer
+  @param[in]     modifier  twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table
+  @return        none
+ */
+
+void arm_split_rfft_f32(
+        float32_t * pSrc,
+        uint32_t fftLen,
+  const float32_t * pATable,
+  const float32_t * pBTable,
+        float32_t * pDst,
+        uint32_t modifier)
+{
+        uint32_t i;                                    /* Loop Counter */
+        float32_t outR, outI;                          /* Temporary variables for output */
+  const float32_t *pCoefA, *pCoefB;                    /* Temporary pointers for twiddle factors */
+        float32_t CoefA1, CoefA2, CoefB1;              /* Temporary variables for twiddle coefficients */
+        float32_t *pDst1 = &pDst[2], *pDst2 = &pDst[(4U * fftLen) - 1U];      /* temp pointers for output buffer */
+        float32_t *pSrc1 = &pSrc[2], *pSrc2 = &pSrc[(2U * fftLen) - 1U];      /* temp pointers for input buffer */
+
+  /* Init coefficient pointers */
+  pCoefA = &pATable[modifier * 2];
+  pCoefB = &pBTable[modifier * 2];
+
+  i = fftLen - 1U;
+
+  while (i > 0U)
+  {
+     /*
+       outR = (  pSrc[2 * i]             * pATable[2 * i]
+               - pSrc[2 * i + 1]         * pATable[2 * i + 1]
+               + pSrc[2 * n - 2 * i]     * pBTable[2 * i]
+               + pSrc[2 * n - 2 * i + 1] * pBTable[2 * i + 1]);
+
+       outI = (  pIn[2 * i + 1]         * pATable[2 * i]
+               + pIn[2 * i]             * pATable[2 * i + 1]
+               + pIn[2 * n - 2 * i]     * pBTable[2 * i + 1]
+               - pIn[2 * n - 2 * i + 1] * pBTable[2 * i]);
+      */
+
+    /* read pATable[2 * i] */
+    CoefA1 = *pCoefA++;
+    /* pATable[2 * i + 1] */
+    CoefA2 = *pCoefA;
+
+    /* pSrc[2 * i] * pATable[2 * i] */
+    outR = *pSrc1 * CoefA1;
+    /* pSrc[2 * i] * CoefA2 */
+    outI = *pSrc1++ * CoefA2;
+
+    /* (pSrc[2 * i + 1] + pSrc[2 * fftLen - 2 * i + 1]) * CoefA2 */
+    outR -= (*pSrc1 + *pSrc2) * CoefA2;
+    /* pSrc[2 * i + 1] * CoefA1 */
+    outI += *pSrc1++ * CoefA1;
+
+    CoefB1 = *pCoefB;
+
+    /* pSrc[2 * fftLen - 2 * i + 1] * CoefB1 */
+    outI -= *pSrc2-- * CoefB1;
+    /* pSrc[2 * fftLen - 2 * i] * CoefA2 */
+    outI -= *pSrc2 * CoefA2;
+
+    /* pSrc[2 * fftLen - 2 * i] * CoefB1 */
+    outR += *pSrc2-- * CoefB1;
+
+    /* write output */
+    *pDst1++ = outR;
+    *pDst1++ = outI;
+
+    /* write complex conjugate output */
+    *pDst2-- = -outI;
+    *pDst2-- = outR;
+
+    /* update coefficient pointer */
+    pCoefB = pCoefB + (modifier * 2U);
+    pCoefA = pCoefA + ((modifier * 2U) - 1U);
+
+    i--;
+
+  }
+
+  pDst[2U * fftLen] = pSrc[0] - pSrc[1];
+  pDst[(2U * fftLen) + 1U] = 0.0f;
+
+  pDst[0] = pSrc[0] + pSrc[1];
+  pDst[1] = 0.0f;
+
+}
+
+
+/**
+  @brief         Core Real IFFT process
+  @param[in]     pSrc      points to input buffer
+  @param[in]     fftLen    length of FFT
+  @param[in]     pATable   points to twiddle Coef A buffer
+  @param[in]     pBTable   points to twiddle Coef B buffer
+  @param[out]    pDst      points to output buffer
+  @param[in]     modifier  twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table
+  @return        none
+ */
+
+void arm_split_rifft_f32(
+        float32_t * pSrc,
+        uint32_t fftLen,
+  const float32_t * pATable,
+  const float32_t * pBTable,
+        float32_t * pDst,
+        uint32_t modifier)
+{
+        float32_t outR, outI;                          /* Temporary variables for output */
+  const float32_t *pCoefA, *pCoefB;                    /* Temporary pointers for twiddle factors */
+        float32_t CoefA1, CoefA2, CoefB1;              /* Temporary variables for twiddle coefficients */
+        float32_t *pSrc1 = &pSrc[0], *pSrc2 = &pSrc[(2U * fftLen) + 1U];
+
+  pCoefA = &pATable[0];
+  pCoefB = &pBTable[0];
+
+  while (fftLen > 0U)
+  {
+     /*
+       outR = (  pIn[2 * i]             * pATable[2 * i]
+               + pIn[2 * i + 1]         * pATable[2 * i + 1]
+               + pIn[2 * n - 2 * i]     * pBTable[2 * i]
+               - pIn[2 * n - 2 * i + 1] * pBTable[2 * i + 1]);
+
+       outI = (  pIn[2 * i + 1]         * pATable[2 * i]
+               - pIn[2 * i]             * pATable[2 * i + 1]
+               - pIn[2 * n - 2 * i]     * pBTable[2 * i + 1]
+               - pIn[2 * n - 2 * i + 1] * pBTable[2 * i]);
+      */
+
+     CoefA1 = *pCoefA++;
+     CoefA2 = *pCoefA;
+
+     /* outR = (pSrc[2 * i] * CoefA1 */
+     outR = *pSrc1 * CoefA1;
+
+     /* - pSrc[2 * i] * CoefA2 */
+     outI = -(*pSrc1++) * CoefA2;
+
+     /* (pSrc[2 * i + 1] + pSrc[2 * fftLen - 2 * i + 1]) * CoefA2 */
+     outR += (*pSrc1 + *pSrc2) * CoefA2;
+
+     /* pSrc[2 * i + 1] * CoefA1 */
+     outI += (*pSrc1++) * CoefA1;
+
+     CoefB1 = *pCoefB;
+
+     /* - pSrc[2 * fftLen - 2 * i + 1] * CoefB1 */
+     outI -= *pSrc2-- * CoefB1;
+
+     /* pSrc[2 * fftLen - 2 * i] * CoefB1 */
+     outR += *pSrc2 * CoefB1;
+
+     /* pSrc[2 * fftLen - 2 * i] * CoefA2 */
+     outI += *pSrc2-- * CoefA2;
+
+     /* write output */
+     *pDst++ = outR;
+     *pDst++ = outI;
+
+     /* update coefficient pointer */
+     pCoefB = pCoefB + (modifier * 2);
+     pCoefA = pCoefA + (modifier * 2 - 1);
+
+     /* Decrement loop count */
+     fftLen--;
+  }
+
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c
new file mode 100644
index 0000000..7a1af14
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c
@@ -0,0 +1,320 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_rfft_f32.c
+ * Description:  RFFT & RIFFT Floating point process function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+void stage_rfft_f32(
+  const arm_rfft_fast_instance_f32 * S,
+        float32_t * p,
+        float32_t * pOut)
+{
+        uint32_t  k;                                /* Loop Counter */
+        float32_t twR, twI;                         /* RFFT Twiddle coefficients */
+  const float32_t * pCoeff = S->pTwiddleRFFT;       /* Points to RFFT Twiddle factors */
+        float32_t *pA = p;                          /* increasing pointer */
+        float32_t *pB = p;                          /* decreasing pointer */
+        float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
+        float32_t t1a, t1b;                         /* temporary variables */
+        float32_t p0, p1, p2, p3;                   /* temporary variables */
+
+
+   k = (S->Sint).fftLen - 1;
+
+   /* Pack first and last sample of the frequency domain together */
+
+   xBR = pB[0];
+   xBI = pB[1];
+   xAR = pA[0];
+   xAI = pA[1];
+
+   twR = *pCoeff++ ;
+   twI = *pCoeff++ ;
+
+   // U1 = XA(1) + XB(1); % It is real
+   t1a = xBR + xAR  ;
+
+   // U2 = XB(1) - XA(1); % It is imaginary
+   t1b = xBI + xAI  ;
+
+   // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
+   // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
+   *pOut++ = 0.5f * ( t1a + t1b );
+   *pOut++ = 0.5f * ( t1a - t1b );
+
+   // XA(1) = 1/2*( U1 - imag(U2) +  i*( U1 +imag(U2) ));
+   pB  = p + 2*k;
+   pA += 2;
+
+   do
+   {
+      /*
+         function X = my_split_rfft(X, ifftFlag)
+         % X is a series of real numbers
+         L  = length(X);
+         XC = X(1:2:end) +i*X(2:2:end);
+         XA = fft(XC);
+         XB = conj(XA([1 end:-1:2]));
+         TW = i*exp(-2*pi*i*[0:L/2-1]/L).';
+         for l = 2:L/2
+            XA(l) = 1/2 * (XA(l) + XB(l) + TW(l) * (XB(l) - XA(l)));
+         end
+         XA(1) = 1/2* (XA(1) + XB(1) + TW(1) * (XB(1) - XA(1))) + i*( 1/2*( XA(1) + XB(1) + i*( XA(1) - XB(1))));
+         X = XA;
+      */
+
+      xBI = pB[1];
+      xBR = pB[0];
+      xAR = pA[0];
+      xAI = pA[1];
+
+      twR = *pCoeff++;
+      twI = *pCoeff++;
+
+      t1a = xBR - xAR ;
+      t1b = xBI + xAI ;
+
+      // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
+      // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
+      p0 = twR * t1a;
+      p1 = twI * t1a;
+      p2 = twR * t1b;
+      p3 = twI * t1b;
+
+      *pOut++ = 0.5f * (xAR + xBR + p0 + p3 ); //xAR
+      *pOut++ = 0.5f * (xAI - xBI + p1 - p2 ); //xAI
+
+      pA += 2;
+      pB -= 2;
+      k--;
+   } while (k > 0U);
+}
+
+/* Prepares data for inverse cfft */
+void merge_rfft_f32(
+  const arm_rfft_fast_instance_f32 * S,
+        float32_t * p,
+        float32_t * pOut)
+{
+        uint32_t  k;                                /* Loop Counter */
+        float32_t twR, twI;                         /* RFFT Twiddle coefficients */
+  const float32_t *pCoeff = S->pTwiddleRFFT;        /* Points to RFFT Twiddle factors */
+        float32_t *pA = p;                          /* increasing pointer */
+        float32_t *pB = p;                          /* decreasing pointer */
+        float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
+        float32_t t1a, t1b, r, s, t, u;             /* temporary variables */
+
+   k = (S->Sint).fftLen - 1;
+
+   xAR = pA[0];
+   xAI = pA[1];
+
+   pCoeff += 2 ;
+
+   *pOut++ = 0.5f * ( xAR + xAI );
+   *pOut++ = 0.5f * ( xAR - xAI );
+
+   pB  =  p + 2*k ;
+   pA +=  2	   ;
+
+   while (k > 0U)
+   {
+      /* G is half of the frequency complex spectrum */
+      //for k = 2:N
+      //    Xk(k) = 1/2 * (G(k) + conj(G(N-k+2)) + Tw(k)*( G(k) - conj(G(N-k+2))));
+      xBI =   pB[1]    ;
+      xBR =   pB[0]    ;
+      xAR =  pA[0];
+      xAI =  pA[1];
+
+      twR = *pCoeff++;
+      twI = *pCoeff++;
+
+      t1a = xAR - xBR ;
+      t1b = xAI + xBI ;
+
+      r = twR * t1a;
+      s = twI * t1b;
+      t = twI * t1a;
+      u = twR * t1b;
+
+      // real(tw * (xA - xB)) = twR * (xAR - xBR) - twI * (xAI - xBI);
+      // imag(tw * (xA - xB)) = twI * (xAR - xBR) + twR * (xAI - xBI);
+      *pOut++ = 0.5f * (xAR + xBR - r - s ); //xAR
+      *pOut++ = 0.5f * (xAI - xBI + t - u ); //xAI
+
+      pA += 2;
+      pB -= 2;
+      k--;
+   }
+
+}
+
+/**
+  @ingroup groupTransforms
+*/
+
+/**
+  @defgroup RealFFT Real FFT Functions
+ 
+  @par
+                   The CMSIS DSP library includes specialized algorithms for computing the
+                   FFT of real data sequences.  The FFT is defined over complex data but
+                   in many applications the input is real.  Real FFT algorithms take advantage
+                   of the symmetry properties of the FFT and have a speed advantage over complex
+                   algorithms of the same length.
+  @par
+                   The Fast RFFT algorith relays on the mixed radix CFFT that save processor usage.
+  @par
+                   The real length N forward FFT of a sequence is computed using the steps shown below.
+  @par
+                   \image html RFFT.gif "Real Fast Fourier Transform"
+  @par
+                   The real sequence is initially treated as if it were complex to perform a CFFT.
+                   Later, a processing stage reshapes the data to obtain half of the frequency spectrum
+                   in complex format. Except the first complex number that contains the two real numbers
+                   X[0] and X[N/2] all the data is complex. In other words, the first complex sample
+                   contains two real values packed.
+  @par
+                   The input for the inverse RFFT should keep the same format as the output of the
+                   forward RFFT. A first processing stage pre-process the data to later perform an
+                   inverse CFFT.
+  @par
+                   \image html RIFFT.gif "Real Inverse Fast Fourier Transform"
+  @par
+                   The algorithms for floating-point, Q15, and Q31 data are slightly different
+                   and we describe each algorithm in turn.
+  @par           Floating-point
+                   The main functions are \ref arm_rfft_fast_f32() and \ref arm_rfft_fast_init_f32().
+                   The older functions \ref arm_rfft_f32() and \ref arm_rfft_init_f32() have been deprecated
+                   but are still documented.
+  @par
+                   The FFT of a real N-point sequence has even symmetry in the frequency domain. 
+                   The second half of the data equals the conjugate of the first half flipped in frequency. 
+                   Looking at the data, we see that we can uniquely represent the FFT using only N/2 complex numbers.
+                   These are packed into the output array in alternating real and imaginary components:
+  @par
+                   X = { real[0], imag[0], real[1], imag[1], real[2], imag[2] ...
+                   real[(N/2)-1], imag[(N/2)-1 }
+  @par
+                   It happens that the first complex number (real[0], imag[0]) is actually
+                   all real. real[0] represents the DC offset, and imag[0] should be 0.
+                   (real[1], imag[1]) is the fundamental frequency, (real[2], imag[2]) is
+                   the first harmonic and so on.
+  @par
+                   The real FFT functions pack the frequency domain data in this fashion.
+                   The forward transform outputs the data in this form and the inverse
+                   transform expects input data in this form. The function always performs
+                   the needed bitreversal so that the input and output data is always in
+                   normal order. The functions support lengths of [32, 64, 128, ..., 4096]
+                   samples.
+  @par           Q15 and Q31
+                   The real algorithms are defined in a similar manner and utilize N/2 complex
+                   transforms behind the scenes.
+  @par
+                   The complex transforms used internally include scaling to prevent fixed-point
+                   overflows.  The overall scaling equals 1/(fftLen/2).
+  @par
+                   A separate instance structure must be defined for each transform used but
+                   twiddle factor and bit reversal tables can be reused.
+  @par
+                   There is also an associated initialization function for each data type.
+                   The initialization function performs the following operations:
+                    - Sets the values of the internal structure fields.
+                    - Initializes twiddle factor table and bit reversal table pointers.
+                    - Initializes the internal complex FFT data structure.
+  @par
+                   Use of the initialization function is optional.
+                   However, if the initialization function is used, then the instance structure
+                   cannot be placed into a const data section. To place an instance structure
+                   into a const data section, the instance structure should be manually
+                   initialized as follows:
+  <pre>
+      arm_rfft_instance_q31 S = {fftLenReal, fftLenBy2, ifftFlagR, bitReverseFlagR, twidCoefRModifier, pTwiddleAReal, pTwiddleBReal, pCfft};
+      arm_rfft_instance_q15 S = {fftLenReal, fftLenBy2, ifftFlagR, bitReverseFlagR, twidCoefRModifier, pTwiddleAReal, pTwiddleBReal, pCfft};
+  </pre>
+                   where <code>fftLenReal</code> is the length of the real transform;
+                   <code>fftLenBy2</code> length of  the internal complex transform.
+                   <code>ifftFlagR</code> Selects forward (=0) or inverse (=1) transform.
+                   <code>bitReverseFlagR</code> Selects bit reversed output (=0) or normal order
+                   output (=1).
+                   <code>twidCoefRModifier</code> stride modifier for the twiddle factor table.
+                   The value is based on the FFT length;
+                   <code>pTwiddleAReal</code>points to the A array of twiddle coefficients;
+                   <code>pTwiddleBReal</code>points to the B array of twiddle coefficients;
+                   <code>pCfft</code> points to the CFFT Instance structure. The CFFT structure
+                   must also be initialized.  Refer to arm_cfft_radix4_f32() for details regarding
+                   static initialization of the complex FFT instance structure.
+ */
+
+/**
+  @addtogroup RealFFT
+  @{
+*/
+
+/**
+  @brief         Processing function for the floating-point real FFT.
+  @param[in]     S         points to an arm_rfft_fast_instance_f32 structure
+  @param[in]     p         points to input buffer
+  @param[in]     pOut      points to output buffer
+  @param[in]     ifftFlag
+                   - value = 0: RFFT
+                   - value = 1: RIFFT
+  @return        none
+*/
+
+void arm_rfft_fast_f32(
+  arm_rfft_fast_instance_f32 * S,
+  float32_t * p,
+  float32_t * pOut,
+  uint8_t ifftFlag)
+{
+   arm_cfft_instance_f32 * Sint = &(S->Sint);
+   Sint->fftLen = S->fftLenRFFT / 2;
+
+   /* Calculation of Real FFT */
+   if (ifftFlag)
+   {
+      /*  Real FFT compression */
+      merge_rfft_f32(S, p, pOut);
+
+      /* Complex radix-4 IFFT process */
+      arm_cfft_f32( Sint, pOut, ifftFlag, 1);
+   }
+   else
+   {
+      /* Calculation of RFFT of input */
+      arm_cfft_f32( Sint, p, ifftFlag, 1);
+
+      /*  Real FFT extraction */
+      stage_rfft_f32(S, p, pOut);
+   }
+}
+
+/**
+* @} end of RealFFT group
+*/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c
new file mode 100644
index 0000000..58fbfdb
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c
@@ -0,0 +1,344 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_cfft_init_f32.c
+ * Description:  Split Radix Decimation in Frequency CFFT Floating point processing function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+/**
+  @ingroup groupTransforms
+ */
+
+/**
+  @addtogroup RealFFT
+  @{
+ */
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_16) && defined(ARM_TABLE_BITREVIDX_FLT_16) && defined(ARM_TABLE_TWIDDLECOEF_F32_16) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_32))
+
+/**
+  @brief         Initialization function for the 32pt floating-point real FFT.
+  @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
+ */
+
+arm_status arm_rfft_32_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
+
+  arm_cfft_instance_f32 * Sint;
+
+  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
+
+  Sint = &(S->Sint);
+  Sint->fftLen = 16U;
+  S->fftLenRFFT = 32U;
+
+  Sint->bitRevLength = ARMBITREVINDEXTABLE_16_TABLE_LENGTH;
+  Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable16;
+  Sint->pTwiddle     = (float32_t *) twiddleCoef_16;
+  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_32;
+
+  return ARM_MATH_SUCCESS;
+}
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_32) && defined(ARM_TABLE_BITREVIDX_FLT_32) && defined(ARM_TABLE_TWIDDLECOEF_F32_32) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_64))
+
+/**
+  @brief         Initialization function for the 64pt floating-point real FFT.
+  @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
+ */
+
+arm_status arm_rfft_64_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
+
+  arm_cfft_instance_f32 * Sint;
+
+  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
+
+  Sint = &(S->Sint);
+  Sint->fftLen = 32U;
+  S->fftLenRFFT = 64U;
+
+  Sint->bitRevLength = ARMBITREVINDEXTABLE_32_TABLE_LENGTH;
+  Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable32;
+  Sint->pTwiddle     = (float32_t *) twiddleCoef_32;
+  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_64;
+
+  return ARM_MATH_SUCCESS;
+}
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_64) && defined(ARM_TABLE_BITREVIDX_FLT_64) && defined(ARM_TABLE_TWIDDLECOEF_F32_64) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_128))
+
+/**
+  @brief         Initialization function for the 128pt floating-point real FFT.
+  @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
+ */
+
+arm_status arm_rfft_128_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
+
+  arm_cfft_instance_f32 * Sint;
+
+  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
+
+  Sint = &(S->Sint);
+  Sint->fftLen = 64U;
+  S->fftLenRFFT = 128U;
+
+  Sint->bitRevLength = ARMBITREVINDEXTABLE_64_TABLE_LENGTH;
+  Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable64;
+  Sint->pTwiddle     = (float32_t *) twiddleCoef_64;
+  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_128;
+
+  return ARM_MATH_SUCCESS;
+}
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_128) && defined(ARM_TABLE_BITREVIDX_FLT_128) && defined(ARM_TABLE_TWIDDLECOEF_F32_128) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_256))
+
+/**
+  @brief         Initialization function for the 256pt floating-point real FFT.
+  @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
+*/
+
+arm_status arm_rfft_256_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
+
+  arm_cfft_instance_f32 * Sint;
+
+  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
+
+  Sint = &(S->Sint);
+  Sint->fftLen = 128U;
+  S->fftLenRFFT = 256U;
+
+  Sint->bitRevLength = ARMBITREVINDEXTABLE_128_TABLE_LENGTH;
+  Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable128;
+  Sint->pTwiddle     = (float32_t *) twiddleCoef_128;
+  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_256;
+
+  return ARM_MATH_SUCCESS;
+}
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_256) && defined(ARM_TABLE_BITREVIDX_FLT_256) && defined(ARM_TABLE_TWIDDLECOEF_F32_256) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_512))
+
+/**
+  @brief         Initialization function for the 512pt floating-point real FFT.
+  @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
+ */
+
+arm_status arm_rfft_512_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
+
+  arm_cfft_instance_f32 * Sint;
+
+  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
+
+  Sint = &(S->Sint);
+  Sint->fftLen = 256U;
+  S->fftLenRFFT = 512U;
+
+  Sint->bitRevLength = ARMBITREVINDEXTABLE_256_TABLE_LENGTH;
+  Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable256;
+  Sint->pTwiddle     = (float32_t *) twiddleCoef_256;
+  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_512;
+
+  return ARM_MATH_SUCCESS;
+}
+#endif 
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_512) && defined(ARM_TABLE_BITREVIDX_FLT_512) && defined(ARM_TABLE_TWIDDLECOEF_F32_512) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_1024))
+/**
+  @brief         Initialization function for the 1024pt floating-point real FFT.
+  @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
+ */
+
+arm_status arm_rfft_1024_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
+
+  arm_cfft_instance_f32 * Sint;
+
+  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
+
+  Sint = &(S->Sint);
+  Sint->fftLen = 512U;
+  S->fftLenRFFT = 1024U;
+
+  Sint->bitRevLength = ARMBITREVINDEXTABLE_512_TABLE_LENGTH;
+  Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable512;
+  Sint->pTwiddle     = (float32_t *) twiddleCoef_512;
+  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_1024;
+
+  return ARM_MATH_SUCCESS;
+}
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_1024) && defined(ARM_TABLE_BITREVIDX_FLT_1024) && defined(ARM_TABLE_TWIDDLECOEF_F32_1024) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_2048))
+/**
+  @brief         Initialization function for the 2048pt floating-point real FFT.
+  @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
+ */
+arm_status arm_rfft_2048_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
+
+  arm_cfft_instance_f32 * Sint;
+
+  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
+
+  Sint = &(S->Sint);
+  Sint->fftLen = 1024U;
+  S->fftLenRFFT = 2048U;
+
+  Sint->bitRevLength = ARMBITREVINDEXTABLE_1024_TABLE_LENGTH;
+  Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable1024;
+  Sint->pTwiddle     = (float32_t *) twiddleCoef_1024;
+  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_2048;
+
+  return ARM_MATH_SUCCESS;
+}
+#endif
+
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_2048) && defined(ARM_TABLE_BITREVIDX_FLT_2048) && defined(ARM_TABLE_TWIDDLECOEF_F32_2048) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_4096))
+/**
+* @brief         Initialization function for the 4096pt floating-point real FFT.
+* @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
+ */
+
+arm_status arm_rfft_4096_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
+
+  arm_cfft_instance_f32 * Sint;
+
+  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
+
+  Sint = &(S->Sint);
+  Sint->fftLen = 2048U;
+  S->fftLenRFFT = 4096U;
+
+  Sint->bitRevLength = ARMBITREVINDEXTABLE_2048_TABLE_LENGTH;
+  Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable2048;
+  Sint->pTwiddle     = (float32_t *) twiddleCoef_2048;
+  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_4096;
+
+  return ARM_MATH_SUCCESS;
+}
+#endif 
+
+/**
+  @brief         Initialization function for the floating-point real FFT.
+  @param[in,out] S       points to an arm_rfft_fast_instance_f32 structure
+  @param[in]     fftLen  length of the Real Sequence
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLen</code> is not a supported length
+
+  @par           Description
+                   The parameter <code>fftLen</code> specifies the length of RFFT/CIFFT process.
+                   Supported FFT Lengths are 32, 64, 128, 256, 512, 1024, 2048, 4096.
+  @par
+                   This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.
+ */
+
+arm_status arm_rfft_fast_init_f32(
+  arm_rfft_fast_instance_f32 * S,
+  uint16_t fftLen)
+{
+  typedef arm_status(*fft_init_ptr)( arm_rfft_fast_instance_f32 *);
+  fft_init_ptr fptr = 0x0;
+
+  switch (fftLen)
+  {
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_2048) && defined(ARM_TABLE_BITREVIDX_FLT_2048) && defined(ARM_TABLE_TWIDDLECOEF_F32_2048) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_4096))
+  case 4096U:
+    fptr = arm_rfft_4096_fast_init_f32;
+    break;
+#endif
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_1024) && defined(ARM_TABLE_BITREVIDX_FLT_1024) && defined(ARM_TABLE_TWIDDLECOEF_F32_1024) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_2048))
+  case 2048U:
+    fptr = arm_rfft_2048_fast_init_f32;
+    break;
+#endif
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_512) && defined(ARM_TABLE_BITREVIDX_FLT_512) && defined(ARM_TABLE_TWIDDLECOEF_F32_512) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_1024))
+  case 1024U:
+    fptr = arm_rfft_1024_fast_init_f32;
+    break;
+#endif
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_256) && defined(ARM_TABLE_BITREVIDX_FLT_256) && defined(ARM_TABLE_TWIDDLECOEF_F32_256) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_512))
+  case 512U:
+    fptr = arm_rfft_512_fast_init_f32;
+    break;
+#endif
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_128) && defined(ARM_TABLE_BITREVIDX_FLT_128) && defined(ARM_TABLE_TWIDDLECOEF_F32_128) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_256))
+  case 256U:
+    fptr = arm_rfft_256_fast_init_f32;
+    break;
+#endif
+#if (defined(ARM_TABLE_TWIDDLECOEF_F32_64) && defined(ARM_TABLE_BITREVIDX_FLT_64) && defined(ARM_TABLE_TWIDDLECOEF_F32_64) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_128))
+  case 128U:
+    fptr = arm_rfft_128_fast_init_f32;
+    break;
+#endif
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_32) && defined(ARM_TABLE_BITREVIDX_FLT_32) && defined(ARM_TABLE_TWIDDLECOEF_F32_32) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_64))
+  case 64U:
+    fptr = arm_rfft_64_fast_init_f32;
+    break;
+#endif
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_16) && defined(ARM_TABLE_BITREVIDX_FLT_16) && defined(ARM_TABLE_TWIDDLECOEF_F32_16) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_32))
+  case 32U:
+    fptr = arm_rfft_32_fast_init_f32;
+    break;
+#endif
+  default:
+    return ARM_MATH_ARGUMENT_ERROR;
+  }
+
+  if( ! fptr ) return ARM_MATH_ARGUMENT_ERROR;
+  return fptr( S );
+
+}
+
+/**
+  @} end of RealFFT group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c
new file mode 100644
index 0000000..141f8b6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c
@@ -0,0 +1,139 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_rfft_init_f32.c
+ * Description:  RFFT & RIFFT Floating point initialisation function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+
+/**
+  @addtogroup RealFFT
+  @{
+ */
+
+/**
+  @brief         Initialization function for the floating-point RFFT/RIFFT.
+  @deprecated    Do not use this function. It has been superceded by \ref arm_rfft_fast_init_f32 and will be removed in the future.
+  @param[in,out] S             points to an instance of the floating-point RFFT/RIFFT structure
+  @param[in,out] S_CFFT        points to an instance of the floating-point CFFT/CIFFT structure
+  @param[in]     fftLenReal     length of the FFT.
+  @param[in]     ifftFlagR      flag that selects transform direction
+                   - value = 0: forward transform
+                   - value = 1: inverse transform
+  @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
+                   - value = 0: disables bit reversal of output
+                   - value = 1: enables bit reversal of output
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLenReal</code> is not a supported length
+
+  @par Description
+                   The parameter <code>fftLenReal</code>specifies length of RFFT/RIFFT Process.
+                   Supported FFT Lengths are 128, 512, 2048.
+  @par
+                   The parameter <code>ifftFlagR</code> controls whether a forward or inverse transform is computed.
+                   Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.
+  @par
+                   The parameter <code>bitReverseFlag</code> controls whether output is in normal order or bit reversed order.
+                   Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.
+  @par
+                   This function also initializes Twiddle factor table.
+ */
+
+arm_status arm_rfft_init_f32(
+  arm_rfft_instance_f32 * S,
+  arm_cfft_radix4_instance_f32 * S_CFFT,
+  uint32_t fftLenReal,
+  uint32_t ifftFlagR,
+  uint32_t bitReverseFlag)
+{
+
+  /*  Initialise the default arm status */
+  arm_status status = ARM_MATH_SUCCESS;
+
+  /*  Initialize the Real FFT length */
+  S->fftLenReal = (uint16_t) fftLenReal;
+
+  /*  Initialize the Complex FFT length */
+  S->fftLenBy2 = (uint16_t) fftLenReal / 2U;
+
+  /*  Initialize the Twiddle coefficientA pointer */
+  S->pTwiddleAReal = (float32_t *) realCoefA;
+
+  /*  Initialize the Twiddle coefficientB pointer */
+  S->pTwiddleBReal = (float32_t *) realCoefB;
+
+  /*  Initialize the Flag for selection of RFFT or RIFFT */
+  S->ifftFlagR = (uint8_t) ifftFlagR;
+
+  /*  Initialize the Flag for calculation Bit reversal or not */
+  S->bitReverseFlagR = (uint8_t) bitReverseFlag;
+
+  /*  Initializations of structure parameters depending on the FFT length */
+  switch (S->fftLenReal)
+  {
+    /* Init table modifier value */
+  case 8192U:
+    S->twidCoefRModifier = 1U;
+    break;
+  case 2048U:
+    S->twidCoefRModifier = 4U;
+    break;
+  case 512U:
+    S->twidCoefRModifier = 16U;
+    break;
+  case 128U:
+    S->twidCoefRModifier = 64U;
+    break;
+  default:
+    /*  Reporting argument error if rfftSize is not valid value */
+    status = ARM_MATH_ARGUMENT_ERROR;
+    break;
+  }
+
+  /* Init Complex FFT Instance */
+  S->pCfft = S_CFFT;
+
+  if (S->ifftFlagR)
+  {
+    /* Initializes the CIFFT Module for fftLenreal/2 length */
+    arm_cfft_radix4_init_f32(S->pCfft, S->fftLenBy2, 1U, 0U);
+  }
+  else
+  {
+    /* Initializes the CFFT Module for fftLenreal/2 length */
+    arm_cfft_radix4_init_f32(S->pCfft, S->fftLenBy2, 0U, 0U);
+  }
+
+  /* return the status of RFFT Init function */
+  return (status);
+
+}
+
+/**
+  @} end of RealFFT group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c
new file mode 100644
index 0000000..6f90771
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c
@@ -0,0 +1,158 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_rfft_init_q15.c
+ * Description:  RFFT & RIFFT Q15 initialisation function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+#include "arm_const_structs.h"
+
+/**
+  @addtogroup RealFFT
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q15 RFFT/RIFFT.
+  @param[in,out] S              points to an instance of the Q15 RFFT/RIFFT structure
+  @param[in]     fftLenReal     length of the FFT
+  @param[in]     ifftFlagR      flag that selects transform direction
+                   - value = 0: forward transform
+                   - value = 1: inverse transform
+  @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
+                   - value = 0: disables bit reversal of output
+                   - value = 1: enables bit reversal of output
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLenReal</code> is not a supported length
+
+  @par           Details
+                   The parameter <code>fftLenReal</code> specifies length of RFFT/RIFFT Process.
+                   Supported FFT Lengths are 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192.
+  @par
+                   The parameter <code>ifftFlagR</code> controls whether a forward or inverse transform is computed.
+                   Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.
+  @par
+                   The parameter <code>bitReverseFlag</code> controls whether output is in normal order or bit reversed order.
+                   Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.
+  @par
+                   This function also initializes Twiddle factor table.
+ */
+
+arm_status arm_rfft_init_q15(
+    arm_rfft_instance_q15 * S,
+    uint32_t fftLenReal,
+    uint32_t ifftFlagR,
+    uint32_t bitReverseFlag)
+{
+    /*  Initialise the default arm status */
+    arm_status status = ARM_MATH_SUCCESS;
+
+    /*  Initialize the Real FFT length */
+    S->fftLenReal = (uint16_t) fftLenReal;
+
+    /*  Initialize the Twiddle coefficientA pointer */
+    S->pTwiddleAReal = (q15_t *) realCoefAQ15;
+
+    /*  Initialize the Twiddle coefficientB pointer */
+    S->pTwiddleBReal = (q15_t *) realCoefBQ15;
+
+    /*  Initialize the Flag for selection of RFFT or RIFFT */
+    S->ifftFlagR = (uint8_t) ifftFlagR;
+
+    /*  Initialize the Flag for calculation Bit reversal or not */
+    S->bitReverseFlagR = (uint8_t) bitReverseFlag;
+
+    /*  Initialization of coef modifier depending on the FFT length */
+    switch (S->fftLenReal)
+    {
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q15_4096) && defined(ARM_TABLE_BITREVIDX_FXT_4096))
+    case 8192U:
+        S->twidCoefRModifier = 1U;
+        S->pCfft = &arm_cfft_sR_q15_len4096;
+        break;
+#endif
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q15_2048) && defined(ARM_TABLE_BITREVIDX_FXT_2048))
+    case 4096U:
+        S->twidCoefRModifier = 2U;
+        S->pCfft = &arm_cfft_sR_q15_len2048;
+        break;
+#endif
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q15_1024) && defined(ARM_TABLE_BITREVIDX_FXT_1024))
+    case 2048U:
+        S->twidCoefRModifier = 4U;
+        S->pCfft = &arm_cfft_sR_q15_len1024;
+        break;
+#endif 
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q15_512) && defined(ARM_TABLE_BITREVIDX_FXT_512))
+    case 1024U:
+        S->twidCoefRModifier = 8U;
+        S->pCfft = &arm_cfft_sR_q15_len512;
+        break;
+#endif 
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q15_256) && defined(ARM_TABLE_BITREVIDX_FXT_256))
+    case 512U:
+        S->twidCoefRModifier = 16U;
+        S->pCfft = &arm_cfft_sR_q15_len256;
+        break;
+#endif
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q15_128) && defined(ARM_TABLE_BITREVIDX_FXT_128))
+    case 256U:
+        S->twidCoefRModifier = 32U;
+        S->pCfft = &arm_cfft_sR_q15_len128;
+        break;
+#endif
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q15_64) && defined(ARM_TABLE_BITREVIDX_FXT_64))
+    case 128U:
+        S->twidCoefRModifier = 64U;
+        S->pCfft = &arm_cfft_sR_q15_len64;
+        break;
+#endif 
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q15_32) && defined(ARM_TABLE_BITREVIDX_FXT_32))
+    case 64U:
+        S->twidCoefRModifier = 128U;
+        S->pCfft = &arm_cfft_sR_q15_len32;
+        break;
+#endif 
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q15_16) && defined(ARM_TABLE_BITREVIDX_FXT_16))
+    case 32U:
+        S->twidCoefRModifier = 256U;
+        S->pCfft = &arm_cfft_sR_q15_len16;
+        break;
+#endif
+    default:
+        /*  Reporting argument error if rfftSize is not valid value */
+        status = ARM_MATH_ARGUMENT_ERROR;
+        break;
+    }
+
+    /* return the status of RFFT Init function */
+    return (status);
+}
+
+/**
+  @} end of RealFFT group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c
new file mode 100644
index 0000000..a791c92
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c
@@ -0,0 +1,160 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_rfft_init_q31.c
+ * Description:  RFFT & RIFFT Q31 initialisation function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+#include "arm_const_structs.h"
+
+
+
+/**
+  @addtogroup RealFFT
+  @{
+ */
+
+/**
+  @brief         Initialization function for the Q31 RFFT/RIFFT.
+  @param[in,out] S              points to an instance of the Q31 RFFT/RIFFT structure
+  @param[in]     fftLenReal     length of the FFT
+  @param[in]     ifftFlagR      flag that selects transform direction
+                   - value = 0: forward transform
+                   - value = 1: inverse transform
+  @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
+                   - value = 0: disables bit reversal of output
+                   - value = 1: enables bit reversal of output
+  @return        execution status
+                   - \ref ARM_MATH_SUCCESS        : Operation successful
+                   - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLenReal</code> is not a supported length
+
+  @par           Details
+                   The parameter <code>fftLenReal</code> specifies length of RFFT/RIFFT Process.
+                   Supported FFT Lengths are 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192.
+  @par
+                   The parameter <code>ifftFlagR</code> controls whether a forward or inverse transform is computed.
+                   Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.
+  @par
+                   The parameter <code>bitReverseFlag</code> controls whether output is in normal order or bit reversed order.
+                   Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order.
+  @par
+                   This function also initializes Twiddle factor table.
+*/
+
+arm_status arm_rfft_init_q31(
+    arm_rfft_instance_q31 * S,
+    uint32_t fftLenReal,
+    uint32_t ifftFlagR,
+    uint32_t bitReverseFlag)
+{
+    /*  Initialise the default arm status */
+    arm_status status = ARM_MATH_SUCCESS;
+
+    /*  Initialize the Real FFT length */
+    S->fftLenReal = (uint16_t) fftLenReal;
+
+    /*  Initialize the Twiddle coefficientA pointer */
+    S->pTwiddleAReal = (q31_t *) realCoefAQ31;
+
+    /*  Initialize the Twiddle coefficientB pointer */
+    S->pTwiddleBReal = (q31_t *) realCoefBQ31;
+
+    /*  Initialize the Flag for selection of RFFT or RIFFT */
+    S->ifftFlagR = (uint8_t) ifftFlagR;
+
+    /*  Initialize the Flag for calculation Bit reversal or not */
+    S->bitReverseFlagR = (uint8_t) bitReverseFlag;
+
+    /*  Initialization of coef modifier depending on the FFT length */
+    switch (S->fftLenReal)
+    {
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q31_4096) && defined(ARM_TABLE_BITREVIDX_FXT_4096))
+    case 8192U:
+        S->twidCoefRModifier = 1U;
+        S->pCfft = &arm_cfft_sR_q31_len4096;
+        break;
+#endif
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q31_2048) && defined(ARM_TABLE_BITREVIDX_FXT_2048))
+    case 4096U:
+        S->twidCoefRModifier = 2U;
+        S->pCfft = &arm_cfft_sR_q31_len2048;
+        break;
+#endif
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q31_1024) && defined(ARM_TABLE_BITREVIDX_FXT_1024))
+    case 2048U:
+        S->twidCoefRModifier = 4U;
+        S->pCfft = &arm_cfft_sR_q31_len1024;
+        break;
+#endif
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q31_512) && defined(ARM_TABLE_BITREVIDX_FXT_512))
+    case 1024U:
+        S->twidCoefRModifier = 8U;
+        S->pCfft = &arm_cfft_sR_q31_len512;
+        break;
+#endif
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q31_256) && defined(ARM_TABLE_BITREVIDX_FXT_256))
+    case 512U:
+        S->twidCoefRModifier = 16U;
+        S->pCfft = &arm_cfft_sR_q31_len256;
+        break;
+#endif 
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q31_128) && defined(ARM_TABLE_BITREVIDX_FXT_128))
+    case 256U:
+        S->twidCoefRModifier = 32U;
+        S->pCfft = &arm_cfft_sR_q31_len128;
+        break;
+#endif 
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q31_64) && defined(ARM_TABLE_BITREVIDX_FXT_64))
+    case 128U:
+        S->twidCoefRModifier = 64U;
+        S->pCfft = &arm_cfft_sR_q31_len64;
+        break;
+#endif
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q31_32) && defined(ARM_TABLE_BITREVIDX_FXT_32))
+    case 64U:
+        S->twidCoefRModifier = 128U;
+        S->pCfft = &arm_cfft_sR_q31_len32;
+        break;
+#endif 
+#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_Q31_16) && defined(ARM_TABLE_BITREVIDX_FXT_16))
+    case 32U:
+        S->twidCoefRModifier = 256U;
+        S->pCfft = &arm_cfft_sR_q31_len16;
+        break;
+#endif
+    default:
+        /*  Reporting argument error if rfftSize is not valid value */
+        status = ARM_MATH_ARGUMENT_ERROR;
+        break;
+    }
+
+    /* return the status of RFFT Init function */
+    return (status);
+}
+
+/**
+  @} end of RealFFT group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c
new file mode 100644
index 0000000..fdc9bab
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c
@@ -0,0 +1,380 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_rfft_q15.c
+ * Description:  RFFT & RIFFT Q15 process function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/* ----------------------------------------------------------------------
+ * Internal functions prototypes
+ * -------------------------------------------------------------------- */
+
+void arm_split_rfft_q15(
+        q15_t * pSrc,
+        uint32_t fftLen,
+  const q15_t * pATable,
+  const q15_t * pBTable,
+        q15_t * pDst,
+        uint32_t modifier);
+
+void arm_split_rifft_q15(
+        q15_t * pSrc,
+        uint32_t fftLen,
+  const q15_t * pATable,
+  const q15_t * pBTable,
+        q15_t * pDst,
+        uint32_t modifier);
+
+/**
+  @addtogroup RealFFT
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q15 RFFT/RIFFT.
+  @param[in]     S     points to an instance of the Q15 RFFT/RIFFT structure
+  @param[in]     pSrc  points to input buffer
+  @param[out]    pDst  points to output buffer
+  @return        none
+
+  @par           Input an output formats
+                   Internally input is downscaled by 2 for every stage to avoid saturations inside CFFT/CIFFT process.
+                   Hence the output format is different for different RFFT sizes.
+                   The input and output formats for different RFFT sizes and number of bits to upscale are mentioned in the tables below for RFFT and RIFFT:
+  @par
+                   \image html RFFTQ15.gif "Input and Output Formats for Q15 RFFT"
+  @par
+                   \image html RIFFTQ15.gif "Input and Output Formats for Q15 RIFFT"
+ */
+
+void arm_rfft_q15(
+  const arm_rfft_instance_q15 * S,
+        q15_t * pSrc,
+        q15_t * pDst)
+{
+  const arm_cfft_instance_q15 *S_CFFT = S->pCfft;
+        uint32_t L2 = S->fftLenReal >> 1U;
+        uint32_t i;
+
+  /* Calculation of RIFFT of input */
+  if (S->ifftFlagR == 1U)
+  {
+     /*  Real IFFT core process */
+     arm_split_rifft_q15 (pSrc, L2, S->pTwiddleAReal, S->pTwiddleBReal, pDst, S->twidCoefRModifier);
+
+     /* Complex IFFT process */
+     arm_cfft_q15 (S_CFFT, pDst, S->ifftFlagR, S->bitReverseFlagR);
+
+     for(i = 0; i < S->fftLenReal; i++)
+     {
+        pDst[i] = pDst[i] << 1U;
+     }
+  }
+  else
+  {
+     /* Calculation of RFFT of input */
+
+     /* Complex FFT process */
+     arm_cfft_q15 (S_CFFT, pSrc, S->ifftFlagR, S->bitReverseFlagR);
+
+     /*  Real FFT core process */
+     arm_split_rfft_q15 (pSrc, L2, S->pTwiddleAReal, S->pTwiddleBReal, pDst, S->twidCoefRModifier);
+  }
+
+}
+
+/**
+  @} end of RealFFT group
+ */
+
+/**
+  @brief         Core Real FFT process
+  @param[in]     pSrc      points to input buffer
+  @param[in]     fftLen    length of FFT
+  @param[in]     pATable   points to twiddle Coef A buffer
+  @param[in]     pBTable   points to twiddle Coef B buffer
+  @param[out]    pDst      points to output buffer
+  @param[in]     modifier  twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table
+  @return        none
+
+  @par
+                   The function implements a Real FFT
+ */
+
+void arm_split_rfft_q15(
+        q15_t * pSrc,
+        uint32_t fftLen,
+  const q15_t * pATable,
+  const q15_t * pBTable,
+        q15_t * pDst,
+        uint32_t modifier)
+{       
+        uint32_t i;                                    /* Loop Counter */
+        q31_t outR, outI;                              /* Temporary variables for output */
+  const q15_t *pCoefA, *pCoefB;                        /* Temporary pointers for twiddle factors */
+        q15_t *pSrc1, *pSrc2;
+#if defined (ARM_MATH_DSP)
+        q15_t *pD1, *pD2;
+#endif
+
+  /* Init coefficient pointers */
+  pCoefA = &pATable[modifier * 2];
+  pCoefB = &pBTable[modifier * 2];
+
+  pSrc1 = &pSrc[2];
+  pSrc2 = &pSrc[(2U * fftLen) - 2U];
+
+#if defined (ARM_MATH_DSP)
+
+    i = 1U;
+    pD1 = pDst + 2;
+    pD2 = pDst + (4U * fftLen) - 2;
+
+    for (i = fftLen - 1; i > 0; i--)
+    {
+        /*
+          outR = (  pSrc[2 * i]             * pATable[2 * i]
+                  - pSrc[2 * i + 1]         * pATable[2 * i + 1]
+                  + pSrc[2 * n - 2 * i]     * pBTable[2 * i]
+                  + pSrc[2 * n - 2 * i + 1] * pBTable[2 * i + 1]);
+
+          outI = (  pIn[2 * i + 1]         * pATable[2 * i]
+                  + pIn[2 * i]             * pATable[2 * i + 1]
+                  + pIn[2 * n - 2 * i]     * pBTable[2 * i + 1]
+                  - pIn[2 * n - 2 * i + 1] * pBTable[2 * i])
+         */
+
+
+#ifndef ARM_MATH_BIG_ENDIAN
+        /* pSrc[2 * i] * pATable[2 * i] - pSrc[2 * i + 1] * pATable[2 * i + 1] */
+        outR = __SMUSD(read_q15x2 (pSrc1), read_q15x2((q15_t *) pCoefA));
+#else
+        /* -(pSrc[2 * i + 1] * pATable[2 * i + 1] - pSrc[2 * i] * pATable[2 * i]) */
+        outR = -(__SMUSD(read_q15x2 (pSrc1), read_q15x2((q15_t *) pCoefA)));
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+        /* pSrc[2 * n - 2 * i] * pBTable[2 * i] + pSrc[2 * n - 2 * i + 1] * pBTable[2 * i + 1]) */
+        outR = __SMLAD(read_q15x2 (pSrc2), read_q15x2((q15_t *) pCoefB), outR) >> 16U;
+
+        /* pIn[2 * n - 2 * i] * pBTable[2 * i + 1] - pIn[2 * n - 2 * i + 1] * pBTable[2 * i] */
+#ifndef ARM_MATH_BIG_ENDIAN
+        outI = __SMUSDX(read_q15x2_da (&pSrc2), read_q15x2((q15_t *) pCoefB));
+#else
+        outI = __SMUSDX(read_q15x2 ((q15_t *) pCoefB), read_q15x2_da (&pSrc2));
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+        /* (pIn[2 * i + 1] * pATable[2 * i] + pIn[2 * i] * pATable[2 * i + 1] */
+        outI = __SMLADX(read_q15x2_ia (&pSrc1), read_q15x2 ((q15_t *) pCoefA), outI);
+
+        /* write output */
+        *pD1++ = (q15_t) outR;
+        *pD1++ = outI >> 16U;
+
+        /* write complex conjugate output */
+        pD2[0] = (q15_t) outR;
+        pD2[1] = -(outI >> 16U);
+        pD2 -= 2;
+
+        /* update coefficient pointer */
+        pCoefB = pCoefB + (2U * modifier);
+        pCoefA = pCoefA + (2U * modifier);
+    }
+
+    pDst[2U * fftLen]      = (pSrc[0] - pSrc[1]) >> 1U;
+    pDst[2U * fftLen + 1U] = 0;
+
+    pDst[0] = (pSrc[0] + pSrc[1]) >> 1U;
+    pDst[1] = 0;
+
+#else
+
+    i = 1U;
+
+    while (i < fftLen)
+    {
+        /*
+          outR = (  pSrc[2 * i]             * pATable[2 * i]
+                  - pSrc[2 * i + 1]         * pATable[2 * i + 1]
+                  + pSrc[2 * n - 2 * i]     * pBTable[2 * i]
+                  + pSrc[2 * n - 2 * i + 1] * pBTable[2 * i + 1]);
+        */
+
+        outR = *pSrc1 * *pCoefA;
+        outR = outR - (*(pSrc1 + 1) * *(pCoefA + 1));
+        outR = outR + (*pSrc2 * *pCoefB);
+        outR = (outR + (*(pSrc2 + 1) * *(pCoefB + 1))) >> 16;
+
+        /*
+          outI = (  pIn[2 * i + 1]         * pATable[2 * i]
+                  + pIn[2 * i]             * pATable[2 * i + 1]
+                  + pIn[2 * n - 2 * i]     * pBTable[2 * i + 1]
+                  - pIn[2 * n - 2 * i + 1] * pBTable[2 * i]);
+        */
+
+        outI = *pSrc2 * *(pCoefB + 1);
+        outI = outI - (*(pSrc2 + 1) * *pCoefB);
+        outI = outI + (*(pSrc1 + 1) * *pCoefA);
+        outI = outI + (*pSrc1 * *(pCoefA + 1));
+
+        /* update input pointers */
+        pSrc1 += 2U;
+        pSrc2 -= 2U;
+
+        /* write output */
+        pDst[2U * i] = (q15_t) outR;
+        pDst[2U * i + 1U] = outI >> 16U;
+
+        /* write complex conjugate output */
+        pDst[(4U * fftLen) - (2U * i)] = (q15_t) outR;
+        pDst[((4U * fftLen) - (2U * i)) + 1U] = -(outI >> 16U);
+
+        /* update coefficient pointer */
+        pCoefB = pCoefB + (2U * modifier);
+        pCoefA = pCoefA + (2U * modifier);
+
+        i++;
+    }
+
+    pDst[2U * fftLen] = (pSrc[0] - pSrc[1]) >> 1;
+    pDst[2U * fftLen + 1U] = 0;
+
+    pDst[0] = (pSrc[0] + pSrc[1]) >> 1;
+    pDst[1] = 0;
+
+#endif /* #if defined (ARM_MATH_DSP) */
+}
+
+
+/**
+  @brief         Core Real IFFT process
+  @param[in]     pSrc      points to input buffer
+  @param[in]     fftLen    length of FFT
+  @param[in]     pATable   points to twiddle Coef A buffer
+  @param[in]     pBTable   points to twiddle Coef B buffer
+  @param[out]    pDst      points to output buffer
+  @param[in]     modifier  twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table
+  @return        none
+
+  @par
+                   The function implements a Real IFFT
+ */
+
+void arm_split_rifft_q15(
+        q15_t * pSrc,
+        uint32_t fftLen,
+  const q15_t * pATable,
+  const q15_t * pBTable,
+        q15_t * pDst,
+        uint32_t modifier)
+{
+        uint32_t i;                                    /* Loop Counter */
+        q31_t outR, outI;                              /* Temporary variables for output */
+  const q15_t *pCoefA, *pCoefB;                        /* Temporary pointers for twiddle factors */
+        q15_t *pSrc1, *pSrc2;
+        q15_t *pDst1 = &pDst[0];
+
+  pCoefA = &pATable[0];
+  pCoefB = &pBTable[0];
+
+  pSrc1 = &pSrc[0];
+  pSrc2 = &pSrc[2 * fftLen];
+
+  i = fftLen;
+  while (i > 0U)
+  {
+      /*
+        outR = (  pIn[2 * i]             * pATable[2 * i]
+                + pIn[2 * i + 1]         * pATable[2 * i + 1]
+                + pIn[2 * n - 2 * i]     * pBTable[2 * i]
+                - pIn[2 * n - 2 * i + 1] * pBTable[2 * i + 1]);
+
+        outI = (  pIn[2 * i + 1]         * pATable[2 * i]
+                - pIn[2 * i]             * pATable[2 * i + 1]
+                - pIn[2 * n - 2 * i]     * pBTable[2 * i + 1]
+                - pIn[2 * n - 2 * i + 1] * pBTable[2 * i]);
+       */
+
+#if defined (ARM_MATH_DSP)
+
+#ifndef ARM_MATH_BIG_ENDIAN
+      /* pIn[2 * n - 2 * i] * pBTable[2 * i] - pIn[2 * n - 2 * i + 1] * pBTable[2 * i + 1]) */
+      outR = __SMUSD(read_q15x2(pSrc2), read_q15x2((q15_t *) pCoefB));
+#else
+      /* -(-pIn[2 * n - 2 * i] * pBTable[2 * i] + pIn[2 * n - 2 * i + 1] * pBTable[2 * i + 1])) */
+      outR = -(__SMUSD(read_q15x2(pSrc2), read_q15x2((q15_t *) pCoefB)));
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+      /* pIn[2 * i] * pATable[2 * i] + pIn[2 * i + 1] * pATable[2 * i + 1] + pIn[2 * n - 2 * i] * pBTable[2 * i] */
+      outR = __SMLAD(read_q15x2(pSrc1), read_q15x2 ((q15_t *) pCoefA), outR) >> 16U;
+
+      /* -pIn[2 * n - 2 * i] * pBTable[2 * i + 1] + pIn[2 * n - 2 * i + 1] * pBTable[2 * i] */
+      outI = __SMUADX(read_q15x2_da (&pSrc2), read_q15x2((q15_t *) pCoefB));
+
+      /* pIn[2 * i + 1] * pATable[2 * i] - pIn[2 * i] * pATable[2 * i + 1] */
+#ifndef ARM_MATH_BIG_ENDIAN
+      outI = __SMLSDX(read_q15x2 ((q15_t *) pCoefA), read_q15x2_ia (&pSrc1), -outI);
+#else
+      outI = __SMLSDX(read_q15x2_ia (&pSrc1), read_q15x2 ((q15_t *) pCoefA), -outI);
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+      /* write output */
+#ifndef ARM_MATH_BIG_ENDIAN
+      write_q15x2_ia (&pDst1, __PKHBT(outR, (outI >> 16U), 16));
+#else
+      write_q15x2_ia (&pDst1, __PKHBT((outI >> 16U), outR, 16));
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+
+#else  /* #if defined (ARM_MATH_DSP) */
+
+      outR = *pSrc2 * *pCoefB;
+      outR = outR - (*(pSrc2 + 1) * *(pCoefB + 1));
+      outR = outR + (*pSrc1 * *pCoefA);
+      outR = (outR + (*(pSrc1 + 1) * *(pCoefA + 1))) >> 16;
+
+      outI = *(pSrc1 + 1) * *pCoefA;
+      outI = outI - (*pSrc1 * *(pCoefA + 1));
+      outI = outI - (*pSrc2 * *(pCoefB + 1));
+      outI = outI - (*(pSrc2 + 1) * *(pCoefB));
+
+      /* update input pointers */
+      pSrc1 += 2U;
+      pSrc2 -= 2U;
+
+      /* write output */
+      *pDst1++ = (q15_t) outR;
+      *pDst1++ = (q15_t) (outI >> 16);
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+      /* update coefficient pointer */
+      pCoefB = pCoefB + (2 * modifier);
+      pCoefA = pCoefA + (2 * modifier);
+
+      i--;
+  }
+
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c
new file mode 100644
index 0000000..d16600d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c
@@ -0,0 +1,292 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_rfft_q31.c
+ * Description:  FFT & RIFFT Q31 process function
+ *
+ * $Date:        18. March 2019
+ * $Revision:    V1.6.0
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+
+/* ----------------------------------------------------------------------
+ * Internal functions prototypes
+ * -------------------------------------------------------------------- */
+
+void arm_split_rfft_q31(
+        q31_t * pSrc,
+        uint32_t fftLen,
+  const q31_t * pATable,
+  const q31_t * pBTable,
+        q31_t * pDst,
+        uint32_t modifier);
+
+void arm_split_rifft_q31(
+        q31_t * pSrc,
+        uint32_t fftLen,
+  const q31_t * pATable,
+  const q31_t * pBTable,
+        q31_t * pDst,
+        uint32_t modifier);
+
+/**
+  @addtogroup RealFFT
+  @{
+ */
+
+/**
+  @brief         Processing function for the Q31 RFFT/RIFFT.
+  @param[in]     S     points to an instance of the Q31 RFFT/RIFFT structure
+  @param[in]     pSrc  points to input buffer
+  @param[out]    pDst  points to output buffer
+  @return        none
+
+  @par           Input an output formats
+                   Internally input is downscaled by 2 for every stage to avoid saturations inside CFFT/CIFFT process.
+                   Hence the output format is different for different RFFT sizes.
+                   The input and output formats for different RFFT sizes and number of bits to upscale are mentioned in the tables below for RFFT and RIFFT:
+  @par
+                   \image html RFFTQ31.gif "Input and Output Formats for Q31 RFFT"
+  @par
+                   \image html RIFFTQ31.gif "Input and Output Formats for Q31 RIFFT"
+ */
+
+void arm_rfft_q31(
+  const arm_rfft_instance_q31 * S,
+        q31_t * pSrc,
+        q31_t * pDst)
+{
+  const arm_cfft_instance_q31 *S_CFFT = S->pCfft;
+        uint32_t L2 = S->fftLenReal >> 1U;
+        uint32_t i;
+
+  /* Calculation of RIFFT of input */
+  if (S->ifftFlagR == 1U)
+  {
+     /*  Real IFFT core process */
+     arm_split_rifft_q31 (pSrc, L2, S->pTwiddleAReal, S->pTwiddleBReal, pDst, S->twidCoefRModifier);
+
+     /* Complex IFFT process */
+     arm_cfft_q31 (S_CFFT, pDst, S->ifftFlagR, S->bitReverseFlagR);
+
+     for(i = 0; i < S->fftLenReal; i++)
+     {
+        pDst[i] = pDst[i] << 1U;
+     }
+  }
+  else
+  {
+     /* Calculation of RFFT of input */
+
+     /* Complex FFT process */
+     arm_cfft_q31 (S_CFFT, pSrc, S->ifftFlagR, S->bitReverseFlagR);
+
+     /*  Real FFT core process */
+     arm_split_rfft_q31 (pSrc, L2, S->pTwiddleAReal, S->pTwiddleBReal, pDst, S->twidCoefRModifier);
+  }
+
+}
+
+/**
+  @} end of RealFFT group
+ */
+
+/**
+  @brief         Core Real FFT process
+  @param[in]     pSrc      points to input buffer
+  @param[in]     fftLen    length of FFT
+  @param[in]     pATable   points to twiddle Coef A buffer
+  @param[in]     pBTable   points to twiddle Coef B buffer
+  @param[out]    pDst      points to output buffer
+  @param[in]     modifier  twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table
+  @return        none
+ */
+
+void arm_split_rfft_q31(
+        q31_t * pSrc,
+        uint32_t fftLen,
+  const q31_t * pATable,
+  const q31_t * pBTable,
+        q31_t * pDst,
+        uint32_t modifier)
+{
+        uint32_t i;                                    /* Loop Counter */
+        q31_t outR, outI;                              /* Temporary variables for output */
+  const q31_t *pCoefA, *pCoefB;                        /* Temporary pointers for twiddle factors */
+        q31_t CoefA1, CoefA2, CoefB1;                  /* Temporary variables for twiddle coefficients */
+        q31_t *pOut1 = &pDst[2], *pOut2 = &pDst[4 * fftLen - 1];
+        q31_t *pIn1 =  &pSrc[2], *pIn2 =  &pSrc[2 * fftLen - 1];
+
+  /* Init coefficient pointers */
+  pCoefA = &pATable[modifier * 2];
+  pCoefB = &pBTable[modifier * 2];
+
+  i = fftLen - 1U;
+
+  while (i > 0U)
+  {
+     /*
+       outR = (  pSrc[2 * i]             * pATable[2 * i]
+               - pSrc[2 * i + 1]         * pATable[2 * i + 1]
+               + pSrc[2 * n - 2 * i]     * pBTable[2 * i]
+               + pSrc[2 * n - 2 * i + 1] * pBTable[2 * i + 1]);
+
+       outI = (  pIn[2 * i + 1]         * pATable[2 * i]
+               + pIn[2 * i]             * pATable[2 * i + 1]
+               + pIn[2 * n - 2 * i]     * pBTable[2 * i + 1]
+               - pIn[2 * n - 2 * i + 1] * pBTable[2 * i]);
+      */
+
+     CoefA1 = *pCoefA++;
+     CoefA2 = *pCoefA;
+
+     /* outR = (pSrc[2 * i] * pATable[2 * i] */
+     mult_32x32_keep32_R (outR, *pIn1, CoefA1);
+
+     /* outI = pIn[2 * i] * pATable[2 * i + 1] */
+     mult_32x32_keep32_R (outI, *pIn1++, CoefA2);
+
+     /* - pSrc[2 * i + 1] * pATable[2 * i + 1] */
+     multSub_32x32_keep32_R (outR, *pIn1, CoefA2);
+
+     /* (pIn[2 * i + 1] * pATable[2 * i] */
+     multAcc_32x32_keep32_R (outI, *pIn1++, CoefA1);
+
+     /* pSrc[2 * n - 2 * i] * pBTable[2 * i]  */
+     multSub_32x32_keep32_R (outR, *pIn2, CoefA2);
+     CoefB1 = *pCoefB;
+
+     /* pIn[2 * n - 2 * i] * pBTable[2 * i + 1] */
+     multSub_32x32_keep32_R (outI, *pIn2--, CoefB1);
+
+     /* pSrc[2 * n - 2 * i + 1] * pBTable[2 * i + 1] */
+     multAcc_32x32_keep32_R (outR, *pIn2, CoefB1);
+
+     /* pIn[2 * n - 2 * i + 1] * pBTable[2 * i] */
+     multSub_32x32_keep32_R (outI, *pIn2--, CoefA2);
+
+     /* write output */
+     *pOut1++ = outR;
+     *pOut1++ = outI;
+
+     /* write complex conjugate output */
+     *pOut2-- = -outI;
+     *pOut2-- = outR;
+
+     /* update coefficient pointer */
+     pCoefB = pCoefB + (2 * modifier);
+     pCoefA = pCoefA + (2 * modifier - 1);
+
+     /* Decrement loop count */
+     i--;
+  }
+
+  pDst[2 * fftLen]     = (pSrc[0] - pSrc[1]) >> 1U;
+  pDst[2 * fftLen + 1] = 0;
+
+  pDst[0] = (pSrc[0] + pSrc[1]) >> 1U;
+  pDst[1] = 0;
+}
+
+
+/**
+  @brief         Core Real IFFT process
+  @param[in]     pSrc      points to input buffer
+  @param[in]     fftLen    length of FFT
+  @param[in]     pATable   points to twiddle Coef A buffer
+  @param[in]     pBTable   points to twiddle Coef B buffer
+  @param[out]    pDst      points to output buffer
+  @param[in]     modifier  twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table
+  @return        none
+ */
+
+void arm_split_rifft_q31(
+        q31_t * pSrc,
+        uint32_t fftLen,
+  const q31_t * pATable,
+  const q31_t * pBTable,
+        q31_t * pDst,
+        uint32_t modifier)
+{       
+        q31_t outR, outI;                              /* Temporary variables for output */
+  const q31_t *pCoefA, *pCoefB;                        /* Temporary pointers for twiddle factors */
+        q31_t CoefA1, CoefA2, CoefB1;                  /* Temporary variables for twiddle coefficients */
+        q31_t *pIn1 = &pSrc[0], *pIn2 = &pSrc[2 * fftLen + 1];
+
+  pCoefA = &pATable[0];
+  pCoefB = &pBTable[0];
+
+  while (fftLen > 0U)
+  {
+     /*
+       outR = (  pIn[2 * i]             * pATable[2 * i]
+               + pIn[2 * i + 1]         * pATable[2 * i + 1]
+               + pIn[2 * n - 2 * i]     * pBTable[2 * i]
+               - pIn[2 * n - 2 * i + 1] * pBTable[2 * i + 1]);
+
+       outI = (  pIn[2 * i + 1]         * pATable[2 * i]
+               - pIn[2 * i]             * pATable[2 * i + 1]
+               - pIn[2 * n - 2 * i]     * pBTable[2 * i + 1]
+               - pIn[2 * n - 2 * i + 1] * pBTable[2 * i]);
+      */
+
+     CoefA1 = *pCoefA++;
+     CoefA2 = *pCoefA;
+
+     /* outR = (pIn[2 * i] * pATable[2 * i] */
+     mult_32x32_keep32_R (outR, *pIn1, CoefA1);
+
+     /* - pIn[2 * i] * pATable[2 * i + 1] */
+     mult_32x32_keep32_R (outI, *pIn1++, -CoefA2);
+
+     /* pIn[2 * i + 1] * pATable[2 * i + 1] */
+     multAcc_32x32_keep32_R (outR, *pIn1, CoefA2);
+
+     /* pIn[2 * i + 1] * pATable[2 * i] */
+     multAcc_32x32_keep32_R (outI, *pIn1++, CoefA1);
+
+     /* pIn[2 * n - 2 * i] * pBTable[2 * i] */
+     multAcc_32x32_keep32_R (outR, *pIn2, CoefA2);
+     CoefB1 = *pCoefB;
+
+     /* pIn[2 * n - 2 * i] * pBTable[2 * i + 1] */
+     multSub_32x32_keep32_R (outI, *pIn2--, CoefB1);
+
+     /* pIn[2 * n - 2 * i + 1] * pBTable[2 * i + 1] */
+     multAcc_32x32_keep32_R (outR, *pIn2, CoefB1);
+
+     /* pIn[2 * n - 2 * i + 1] * pBTable[2 * i] */
+     multAcc_32x32_keep32_R (outI, *pIn2--, CoefA2);
+
+     /* write output */
+     *pDst++ = outR;
+     *pDst++ = outI;
+
+     /* update coefficient pointer */
+     pCoefB = pCoefB + (modifier * 2);
+     pCoefA = pCoefA + (modifier * 2 - 1);
+
+     /* Decrement loop count */
+     fftLen--;
+  }
+
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h
new file mode 100644
index 0000000..0ec6489
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h
@@ -0,0 +1,7335 @@
+/**
+  ******************************************************************************
+  * @file    stm32g030xx.h
+  * @author  MCD Application Team
+  * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer Header File.
+  *          This file contains all the peripheral register's definitions, bits
+  *          definitions and memory mapping for stm32g030xx devices.
+  *
+  *          This file contains:
+  *           - Data structures and the address mapping for all peripherals
+  *           - Peripheral's registers declarations and bits definition
+  *           - Macros to access peripheral's registers hardware
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+/** @addtogroup CMSIS_Device
+  * @{
+  */
+
+/** @addtogroup stm32g030xx
+  * @{
+  */
+
+#ifndef STM32G030xx_H
+#define STM32G030xx_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif /* __cplusplus */
+
+/** @addtogroup Configuration_section_for_CMSIS
+  * @{
+  */
+
+/**
+  * @brief Configuration of the Cortex-M0+ Processor and Core Peripherals
+   */
+#define __CM0PLUS_REV             0U /*!< Core Revision r0p0                            */
+#define __MPU_PRESENT             1U /*!< STM32G0xx  provides an MPU                    */
+#define __VTOR_PRESENT            1U /*!< Vector  Table  Register supported             */
+#define __NVIC_PRIO_BITS          2U /*!< STM32G0xx uses 2 Bits for the Priority Levels */
+#define __Vendor_SysTickConfig    0U /*!< Set to 1 if different SysTick Config is used  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_interrupt_number_definition
+  * @{
+  */
+
+/**
+ * @brief stm32g030xx Interrupt Number Definition, according to the selected device
+ *        in @ref Library_configuration_section
+ */
+
+/*!< Interrupt Number Definition */
+typedef enum
+{
+/******  Cortex-M0+ Processor Exceptions Numbers ***************************************************************/
+  NonMaskableInt_IRQn         = -14,    /*!< 2 Non Maskable Interrupt                                          */
+  HardFault_IRQn              = -13,    /*!< 3 Cortex-M Hard Fault Interrupt                                   */
+  SVC_IRQn                    = -5,     /*!< 11 Cortex-M SV Call Interrupt                                     */
+  PendSV_IRQn                 = -2,     /*!< 14 Cortex-M Pend SV Interrupt                                     */
+  SysTick_IRQn                = -1,     /*!< 15 Cortex-M System Tick Interrupt                                 */
+/******  STM32G0xxxx specific Interrupt Numbers ****************************************************************/
+  WWDG_IRQn                   = 0,      /*!< Window WatchDog Interrupt                                         */
+  RTC_TAMP_IRQn               = 2,      /*!< RTC interrupt through the EXTI line 19 & 21                       */
+  FLASH_IRQn                  = 3,      /*!< FLASH global Interrupt                                            */
+  RCC_IRQn                    = 4,      /*!< RCC global Interrupt                                              */
+  EXTI0_1_IRQn                = 5,      /*!< EXTI 0 and 1 Interrupts                                           */
+  EXTI2_3_IRQn                = 6,      /*!< EXTI Line 2 and 3 Interrupts                                      */
+  EXTI4_15_IRQn               = 7,      /*!< EXTI Line 4 to 15 Interrupts                                      */
+  DMA1_Channel1_IRQn          = 9,      /*!< DMA1 Channel 1 Interrupt                                          */
+  DMA1_Channel2_3_IRQn        = 10,     /*!< DMA1 Channel 2 and Channel 3 Interrupts                           */
+  DMA1_Ch4_5_DMAMUX1_OVR_IRQn = 11,     /*!< DMA1 Channel 4 to Channel 5 and DMAMUX1 Overrun Interrupts        */
+  ADC1_IRQn                   = 12,     /*!< ADC1 Interrupts                                                   */
+  TIM1_BRK_UP_TRG_COM_IRQn    = 13,     /*!< TIM1 Break, Update, Trigger and Commutation Interrupts            */
+  TIM1_CC_IRQn                = 14,     /*!< TIM1 Capture Compare Interrupt                                    */
+  TIM3_IRQn                   = 16,     /*!< TIM3 global Interrupt                                             */
+  TIM14_IRQn                  = 19,     /*!< TIM14 global Interrupt                                            */
+  TIM16_IRQn                  = 21,     /*!< TIM16 global Interrupt                                            */
+  TIM17_IRQn                  = 22,     /*!< TIM17 global Interrupt                                            */
+  I2C1_IRQn                   = 23,     /*!< I2C1 Interrupt  (combined with EXTI 23)                           */
+  I2C2_IRQn                   = 24,     /*!< I2C2 Interrupt                                                    */
+  SPI1_IRQn                   = 25,     /*!< SPI1/I2S1 Interrupt                                               */
+  SPI2_IRQn                   = 26,     /*!< SPI2 Interrupt                                                    */
+  USART1_IRQn                 = 27,     /*!< USART1 Interrupt                                                  */
+  USART2_IRQn                 = 28,     /*!< USART2 Interrupt                                                  */
+} IRQn_Type;
+
+/**
+  * @}
+  */
+
+#include "core_cm0plus.h"               /* Cortex-M0+ processor and core peripherals */
+#include "system_stm32g0xx.h"
+#include <stdint.h>
+
+/** @addtogroup Peripheral_registers_structures
+  * @{
+  */
+
+/**
+  * @brief Analog to Digital Converter
+  */
+typedef struct
+{
+  __IO uint32_t ISR;          /*!< ADC interrupt and status register,             Address offset: 0x00 */
+  __IO uint32_t IER;          /*!< ADC interrupt enable register,                 Address offset: 0x04 */
+  __IO uint32_t CR;           /*!< ADC control register,                          Address offset: 0x08 */
+  __IO uint32_t CFGR1;        /*!< ADC configuration register 1,                  Address offset: 0x0C */
+  __IO uint32_t CFGR2;        /*!< ADC configuration register 2,                  Address offset: 0x10 */
+  __IO uint32_t SMPR;         /*!< ADC sampling time register,                    Address offset: 0x14 */
+       uint32_t RESERVED1;    /*!< Reserved,                                                      0x18 */
+       uint32_t RESERVED2;    /*!< Reserved,                                                      0x1C */
+  __IO uint32_t TR1;          /*!< ADC analog watchdog 1 threshold register,      Address offset: 0x20 */
+  __IO uint32_t TR2;          /*!< ADC analog watchdog 2 threshold register,      Address offset: 0x24 */
+  __IO uint32_t CHSELR;       /*!< ADC group regular sequencer register,          Address offset: 0x28 */
+  __IO uint32_t TR3;          /*!< ADC analog watchdog 3 threshold register,      Address offset: 0x2C */
+       uint32_t RESERVED3[4]; /*!< Reserved,                                               0x30 - 0x3C */
+  __IO uint32_t DR;           /*!< ADC group regular data register,               Address offset: 0x40 */
+       uint32_t RESERVED4[23];/*!< Reserved,                                               0x44 - 0x9C */
+  __IO uint32_t AWD2CR;       /*!< ADC analog watchdog 2 configuration register,  Address offset: 0xA0 */
+  __IO uint32_t AWD3CR;       /*!< ADC analog watchdog 3 configuration register,  Address offset: 0xA4 */
+       uint32_t RESERVED5[3]; /*!< Reserved,                                               0xA8 - 0xB0 */
+  __IO uint32_t CALFACT;      /*!< ADC Calibration factor register,               Address offset: 0xB4 */
+} ADC_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t CCR;          /*!< ADC common configuration register,             Address offset: ADC1 base address + 0x308 */
+} ADC_Common_TypeDef;
+
+
+
+
+/**
+  * @brief CRC calculation unit
+  */
+typedef struct
+{
+  __IO uint32_t DR;             /*!< CRC Data register,                         Address offset: 0x00 */
+  __IO uint32_t IDR;            /*!< CRC Independent data register,             Address offset: 0x04 */
+  __IO uint32_t CR;             /*!< CRC Control register,                      Address offset: 0x08 */
+       uint32_t RESERVED1;      /*!< Reserved,                                                  0x0C */
+  __IO uint32_t INIT;           /*!< Initial CRC value register,                Address offset: 0x10 */
+  __IO uint32_t POL;            /*!< CRC polynomial register,                   Address offset: 0x14 */
+} CRC_TypeDef;
+
+
+/**
+  * @brief Debug MCU
+  */
+typedef struct
+{
+  __IO uint32_t IDCODE;      /*!< MCU device ID code,              Address offset: 0x00 */
+  __IO uint32_t CR;          /*!< Debug configuration register,    Address offset: 0x04 */
+  __IO uint32_t APBFZ1;      /*!< Debug APB freeze register 1,     Address offset: 0x08 */
+  __IO uint32_t APBFZ2;      /*!< Debug APB freeze register 2,     Address offset: 0x0C */
+} DBG_TypeDef;
+
+/**
+  * @brief DMA Controller
+  */
+typedef struct
+{
+  __IO uint32_t CCR;         /*!< DMA channel x configuration register        */
+  __IO uint32_t CNDTR;       /*!< DMA channel x number of data register       */
+  __IO uint32_t CPAR;        /*!< DMA channel x peripheral address register   */
+  __IO uint32_t CMAR;        /*!< DMA channel x memory address register       */
+} DMA_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t ISR;         /*!< DMA interrupt status register,                 Address offset: 0x00 */
+  __IO uint32_t IFCR;        /*!< DMA interrupt flag clear register,             Address offset: 0x04 */
+} DMA_TypeDef;
+
+/**
+  * @brief DMA Multiplexer
+  */
+typedef struct
+{
+  __IO uint32_t   CCR;       /*!< DMA Multiplexer Channel x Control Register    Address offset: 0x0004 * (channel x) */
+}DMAMUX_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   CSR;       /*!< DMA Channel Status Register                    Address offset: 0x0080   */
+  __IO uint32_t   CFR;       /*!< DMA Channel Clear Flag Register                Address offset: 0x0084   */
+}DMAMUX_ChannelStatus_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGCR;        /*!< DMA Request Generator x Control Register     Address offset: 0x0100 + 0x0004 * (Req Gen x) */
+}DMAMUX_RequestGen_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGSR;        /*!< DMA Request Generator Status Register        Address offset: 0x0140   */
+  __IO uint32_t   RGCFR;       /*!< DMA Request Generator Clear Flag Register    Address offset: 0x0144   */
+}DMAMUX_RequestGenStatus_TypeDef;
+
+/**
+  * @brief Asynch Interrupt/Event Controller (EXTI)
+  */
+typedef struct
+{
+  __IO uint32_t RTSR1;          /*!< EXTI Rising Trigger Selection Register 1,        Address offset:   0x00 */
+  __IO uint32_t FTSR1;          /*!< EXTI Falling Trigger Selection Register 1,       Address offset:   0x04 */
+  __IO uint32_t SWIER1;         /*!< EXTI Software Interrupt event Register 1,        Address offset:   0x08 */
+  __IO uint32_t RPR1;           /*!< EXTI Rising Pending Register 1,                  Address offset:   0x0C */
+  __IO uint32_t FPR1;           /*!< EXTI Falling Pending Register 1,                 Address offset:   0x10 */
+       uint32_t RESERVED1[3];   /*!< Reserved 1,                                                0x14 -- 0x1C */
+       uint32_t RESERVED2[5];   /*!< Reserved 2,                                                0x20 -- 0x30 */
+       uint32_t RESERVED3[11];  /*!< Reserved 3,                                                0x34 -- 0x5C */
+  __IO uint32_t EXTICR[4];      /*!< EXTI External Interrupt Configuration Register,            0x60 -- 0x6C */
+       uint32_t RESERVED4[4];   /*!< Reserved 4,                                                0x70 -- 0x7C */
+  __IO uint32_t IMR1;           /*!< EXTI Interrupt Mask Register 1,                  Address offset:   0x80 */
+  __IO uint32_t EMR1;           /*!< EXTI Event Mask Register 1,                      Address offset:   0x84 */
+} EXTI_TypeDef;
+
+/**
+  * @brief FLASH Registers
+  */
+typedef struct
+{
+  __IO uint32_t ACR;          /*!< FLASH Access Control register,                     Address offset: 0x00 */
+       uint32_t RESERVED1;    /*!< Reserved1,                                         Address offset: 0x04 */
+  __IO uint32_t KEYR;         /*!< FLASH Key register,                                Address offset: 0x08 */
+  __IO uint32_t OPTKEYR;      /*!< FLASH Option Key register,                         Address offset: 0x0C */
+  __IO uint32_t SR;           /*!< FLASH Status register,                             Address offset: 0x10 */
+  __IO uint32_t CR;           /*!< FLASH Control register,                            Address offset: 0x14 */
+  __IO uint32_t ECCR;         /*!< FLASH ECC register,                                Address offset: 0x18 */
+       uint32_t RESERVED2;    /*!< Reserved2,                                         Address offset: 0x1C */
+  __IO uint32_t OPTR;         /*!< FLASH Option register,                             Address offset: 0x20 */
+       uint32_t RESERVED3[2]; /*!< Reserved3,                                         Address offset: 0x24--0x28 */
+  __IO uint32_t WRP1AR;       /*!< FLASH Bank WRP area A address register,            Address offset: 0x2C */
+  __IO uint32_t WRP1BR;       /*!< FLASH Bank WRP area B address register,            Address offset: 0x30 */
+       uint32_t RESERVED4[2]; /*!< Reserved4,                                         Address offset: 0x34--0x38 */
+} FLASH_TypeDef;
+
+/**
+  * @brief General Purpose I/O
+  */
+typedef struct
+{
+  __IO uint32_t MODER;       /*!< GPIO port mode register,               Address offset: 0x00      */
+  __IO uint32_t OTYPER;      /*!< GPIO port output type register,        Address offset: 0x04      */
+  __IO uint32_t OSPEEDR;     /*!< GPIO port output speed register,       Address offset: 0x08      */
+  __IO uint32_t PUPDR;       /*!< GPIO port pull-up/pull-down register,  Address offset: 0x0C      */
+  __IO uint32_t IDR;         /*!< GPIO port input data register,         Address offset: 0x10      */
+  __IO uint32_t ODR;         /*!< GPIO port output data register,        Address offset: 0x14      */
+  __IO uint32_t BSRR;        /*!< GPIO port bit set/reset  register,     Address offset: 0x18      */
+  __IO uint32_t LCKR;        /*!< GPIO port configuration lock register, Address offset: 0x1C      */
+  __IO uint32_t AFR[2];      /*!< GPIO alternate function registers,     Address offset: 0x20-0x24 */
+  __IO uint32_t BRR;         /*!< GPIO Bit Reset register,               Address offset: 0x28      */
+} GPIO_TypeDef;
+
+
+/**
+  * @brief Inter-integrated Circuit Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< I2C Control register 1,            Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< I2C Control register 2,            Address offset: 0x04 */
+  __IO uint32_t OAR1;        /*!< I2C Own address 1 register,        Address offset: 0x08 */
+  __IO uint32_t OAR2;        /*!< I2C Own address 2 register,        Address offset: 0x0C */
+  __IO uint32_t TIMINGR;     /*!< I2C Timing register,               Address offset: 0x10 */
+  __IO uint32_t TIMEOUTR;    /*!< I2C Timeout register,              Address offset: 0x14 */
+  __IO uint32_t ISR;         /*!< I2C Interrupt and status register, Address offset: 0x18 */
+  __IO uint32_t ICR;         /*!< I2C Interrupt clear register,      Address offset: 0x1C */
+  __IO uint32_t PECR;        /*!< I2C PEC register,                  Address offset: 0x20 */
+  __IO uint32_t RXDR;        /*!< I2C Receive data register,         Address offset: 0x24 */
+  __IO uint32_t TXDR;        /*!< I2C Transmit data register,        Address offset: 0x28 */
+} I2C_TypeDef;
+
+/**
+  * @brief Independent WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t KR;          /*!< IWDG Key register,       Address offset: 0x00 */
+  __IO uint32_t PR;          /*!< IWDG Prescaler register, Address offset: 0x04 */
+  __IO uint32_t RLR;         /*!< IWDG Reload register,    Address offset: 0x08 */
+  __IO uint32_t SR;          /*!< IWDG Status register,    Address offset: 0x0C */
+  __IO uint32_t WINR;        /*!< IWDG Window register,    Address offset: 0x10 */
+} IWDG_TypeDef;
+
+
+
+/**
+  * @brief Power Control
+  */
+typedef struct
+{
+  __IO uint32_t CR1;          /*!< PWR Power Control Register 1,                     Address offset: 0x00 */
+       uint32_t RESERVED0;    /*!< Reserved,                                         Address offset: 0x04 */
+  __IO uint32_t CR3;          /*!< PWR Power Control Register 3,                     Address offset: 0x08 */
+  __IO uint32_t CR4;          /*!< PWR Power Control Register 4,                     Address offset: 0x0C */
+  __IO uint32_t SR1;          /*!< PWR Power Status Register 1,                      Address offset: 0x10 */
+  __IO uint32_t SR2;          /*!< PWR Power Status Register 2,                      Address offset: 0x14 */
+  __IO uint32_t SCR;          /*!< PWR Power Status Clear Register,                  Address offset: 0x18 */
+       uint32_t RESERVED1;    /*!< Reserved,                                         Address offset: 0x1C */
+  __IO uint32_t PUCRA;        /*!< PWR Pull-Up Control Register of port A,           Address offset: 0x20 */
+  __IO uint32_t PDCRA;        /*!< PWR Pull-Down Control Register of port A,         Address offset: 0x24 */
+  __IO uint32_t PUCRB;        /*!< PWR Pull-Up Control Register of port B,           Address offset: 0x28 */
+  __IO uint32_t PDCRB;        /*!< PWR Pull-Down Control Register of port B,         Address offset: 0x2C */
+  __IO uint32_t PUCRC;        /*!< PWR Pull-Up Control Register of port C,           Address offset: 0x30 */
+  __IO uint32_t PDCRC;        /*!< PWR Pull-Down Control Register of port C,         Address offset: 0x34 */
+  __IO uint32_t PUCRD;        /*!< PWR Pull-Up Control Register of port D,           Address offset: 0x38 */
+  __IO uint32_t PDCRD;        /*!< PWR Pull-Down Control Register of port D,         Address offset: 0x3C */
+       uint32_t RESERVED2;    /*!< Reserved,                                         Address offset: 0x40 */
+       uint32_t RESERVED3;    /*!< Reserved,                                         Address offset: 0x44 */
+  __IO uint32_t PUCRF;        /*!< PWR Pull-Up Control Register of port F,           Address offset: 0x48 */
+  __IO uint32_t PDCRF;        /*!< PWR Pull-Down Control Register of port F,         Address offset: 0x4C */
+} PWR_TypeDef;
+
+/**
+  * @brief Reset and Clock Control
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< RCC Clock Sources Control Register,                                     Address offset: 0x00 */
+  __IO uint32_t ICSCR;       /*!< RCC Internal Clock Sources Calibration Register,                        Address offset: 0x04 */
+  __IO uint32_t CFGR;        /*!< RCC Regulated Domain Clocks Configuration Register,                     Address offset: 0x08 */
+  __IO uint32_t PLLCFGR;     /*!< RCC System PLL configuration Register,                                  Address offset: 0x0C */
+  __IO uint32_t RESERVED0;   /*!< Reserved,                                                               Address offset: 0x10 */
+  __IO uint32_t RESERVED1;   /*!< Reserved,                                                               Address offset: 0x14 */
+  __IO uint32_t CIER;        /*!< RCC Clock Interrupt Enable Register,                                    Address offset: 0x18 */
+  __IO uint32_t CIFR;        /*!< RCC Clock Interrupt Flag Register,                                      Address offset: 0x1C */
+  __IO uint32_t CICR;        /*!< RCC Clock Interrupt Clear Register,                                     Address offset: 0x20 */
+  __IO uint32_t IOPRSTR;     /*!< RCC IO port reset register,                                             Address offset: 0x24 */
+  __IO uint32_t AHBRSTR;     /*!< RCC AHB peripherals reset register,                                     Address offset: 0x28 */
+  __IO uint32_t APBRSTR1;    /*!< RCC APB peripherals reset register 1,                                   Address offset: 0x2C */
+  __IO uint32_t APBRSTR2;    /*!< RCC APB peripherals reset register 2,                                   Address offset: 0x30 */
+  __IO uint32_t IOPENR;      /*!< RCC IO port enable register,                                            Address offset: 0x34 */
+  __IO uint32_t AHBENR;      /*!< RCC AHB peripherals clock enable register,                              Address offset: 0x38 */
+  __IO uint32_t APBENR1;     /*!< RCC APB peripherals clock enable register1,                             Address offset: 0x3C */
+  __IO uint32_t APBENR2;     /*!< RCC APB peripherals clock enable register2,                             Address offset: 0x40 */
+  __IO uint32_t IOPSMENR;    /*!< RCC IO port clocks enable in sleep mode register,                       Address offset: 0x44 */
+  __IO uint32_t AHBSMENR;    /*!< RCC AHB peripheral clocks enable in sleep mode register,                Address offset: 0x48 */
+  __IO uint32_t APBSMENR1;   /*!< RCC APB peripheral clocks enable in sleep mode register1,               Address offset: 0x4C */
+  __IO uint32_t APBSMENR2;   /*!< RCC APB peripheral clocks enable in sleep mode register2,               Address offset: 0x50 */
+  __IO uint32_t CCIPR;       /*!< RCC Peripherals Independent Clocks Configuration Register,              Address offset: 0x54 */
+  __IO uint32_t RESERVED2;   /*!< Reserved,                                                               Address offset: 0x58 */
+  __IO uint32_t BDCR;        /*!< RCC Backup Domain Control Register,                                     Address offset: 0x5C */
+  __IO uint32_t CSR;         /*!< RCC Unregulated Domain Clock Control and Status Register,               Address offset: 0x60 */
+} RCC_TypeDef;
+
+/**
+  * @brief Real-Time Clock
+  */
+typedef struct
+{
+  __IO uint32_t TR;          /*!< RTC time register,                                         Address offset: 0x00 */
+  __IO uint32_t DR;          /*!< RTC date register,                                         Address offset: 0x04 */
+  __IO uint32_t SSR;         /*!< RTC sub second register,                                   Address offset: 0x08 */
+  __IO uint32_t ICSR;        /*!< RTC initialization control and status register,            Address offset: 0x0C */
+  __IO uint32_t PRER;        /*!< RTC prescaler register,                                    Address offset: 0x10 */
+  __IO uint32_t WUTR;        /*!< RTC wakeup timer register,                                 Address offset: 0x14 */
+  __IO uint32_t CR;          /*!< RTC control register,                                      Address offset: 0x18 */
+       uint32_t RESERVED0;   /*!< Reserved                                                   Address offset: 0x1C */
+       uint32_t RESERVED1;   /*!< Reserved                                                   Address offset: 0x20 */
+  __IO uint32_t WPR;         /*!< RTC write protection register,                             Address offset: 0x24 */
+  __IO uint32_t CALR;        /*!< RTC calibration register,                                  Address offset: 0x28 */
+  __IO uint32_t SHIFTR;      /*!< RTC shift control register,                                Address offset: 0x2C */
+  __IO uint32_t TSTR;        /*!< RTC time stamp time register,                              Address offset: 0x30 */
+  __IO uint32_t TSDR;        /*!< RTC time stamp date register,                              Address offset: 0x34 */
+  __IO uint32_t TSSSR;       /*!< RTC time-stamp sub second register,                        Address offset: 0x38 */
+       uint32_t RESERVED2;   /*!< Reserved                                                   Address offset: 0x1C */
+  __IO uint32_t ALRMAR;      /*!< RTC alarm A register,                                      Address offset: 0x40 */
+  __IO uint32_t ALRMASSR;    /*!< RTC alarm A sub second register,                           Address offset: 0x44 */
+  __IO uint32_t ALRMBR;      /*!< RTC alarm B register,                                      Address offset: 0x48 */
+  __IO uint32_t ALRMBSSR;    /*!< RTC alarm B sub second register,                           Address offset: 0x4C */
+  __IO uint32_t SR;          /*!< RTC Status register,                                       Address offset: 0x50 */
+  __IO uint32_t MISR;        /*!< RTC Masked Interrupt Status register,                      Address offset: 0x54 */
+       uint32_t RESERVED3;   /*!< Reserved                                                   Address offset: 0x58 */
+  __IO uint32_t SCR;         /*!< RTC Status Clear register,                                 Address offset: 0x5C */
+  __IO uint32_t OR;          /*!< RTC option register,                                       Address offset: 0x60 */
+} RTC_TypeDef;
+
+/**
+  * @brief Tamper and backup registers
+  */
+typedef struct
+{
+  __IO uint32_t CR1;            /*!< TAMP configuration register 1,                             Address offset: 0x00 */
+  __IO uint32_t CR2;            /*!< TAMP configuration register 2,                             Address offset: 0x04 */
+       uint32_t RESERVED0;      /*!< Reserved                                                   Address offset: 0x08 */
+  __IO uint32_t FLTCR;          /*!< Reserved                                                   Address offset: 0x0C */
+       uint32_t RESERVED1[7];   /*!< Reserved                                                   Address offset: 0x10 -- 0x28 */
+  __IO uint32_t IER;            /*!< TAMP Interrupt enable register,                            Address offset: 0x2C */
+  __IO uint32_t SR;             /*!< TAMP Status register,                                      Address offset: 0x30 */
+  __IO uint32_t MISR;           /*!< TAMP Masked Interrupt Status register,                     Address offset: 0x34 */
+       uint32_t RESERVED2;      /*!< Reserved                                                   Address offset: 0x38 */
+  __IO uint32_t SCR;            /*!< TAMP Status clear register,                                Address offset: 0x3C */
+       uint32_t RESERVED3[48];  /*!< Reserved                                                   Address offset: 0x54 -- 0xFC */
+  __IO uint32_t BKP0R;          /*!< TAMP backup register 0,                                    Address offset: 0x100 */
+  __IO uint32_t BKP1R;          /*!< TAMP backup register 1,                                    Address offset: 0x104 */
+  __IO uint32_t BKP2R;          /*!< TAMP backup register 2,                                    Address offset: 0x108 */
+  __IO uint32_t BKP3R;          /*!< TAMP backup register 3,                                    Address offset: 0x10C */
+  __IO uint32_t BKP4R;          /*!< TAMP backup register 4,                                    Address offset: 0x110 */
+} TAMP_TypeDef;
+
+  /**
+  * @brief Serial Peripheral Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;      /*!< SPI Control register 1 (not used in I2S mode),       Address offset: 0x00 */
+  __IO uint32_t CR2;      /*!< SPI Control register 2,                              Address offset: 0x04 */
+  __IO uint32_t SR;       /*!< SPI Status register,                                 Address offset: 0x08 */
+  __IO uint32_t DR;       /*!< SPI data register,                                   Address offset: 0x0C */
+  __IO uint32_t CRCPR;    /*!< SPI CRC polynomial register (not used in I2S mode),  Address offset: 0x10 */
+  __IO uint32_t RXCRCR;   /*!< SPI Rx CRC register (not used in I2S mode),          Address offset: 0x14 */
+  __IO uint32_t TXCRCR;   /*!< SPI Tx CRC register (not used in I2S mode),          Address offset: 0x18 */
+  __IO uint32_t I2SCFGR;  /*!< SPI_I2S configuration register,                      Address offset: 0x1C */
+  __IO uint32_t I2SPR;    /*!< SPI_I2S prescaler register,                          Address offset: 0x20 */
+} SPI_TypeDef;
+
+/**
+  * @brief System configuration controller
+  */
+typedef struct
+{
+  __IO uint32_t CFGR1;          /*!< SYSCFG configuration register 1,                   Address offset: 0x00 */
+       uint32_t RESERVED0[5];   /*!< Reserved,                                                   0x04 --0x14 */
+  __IO uint32_t CFGR2;          /*!< SYSCFG configuration register 2,                   Address offset: 0x18 */
+       uint32_t RESERVED1[25];  /*!< Reserved                                                           0x1C */
+  __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register,             Address offset: 0x80 */
+} SYSCFG_TypeDef;
+
+/**
+  * @brief TIM
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< TIM control register 1,                   Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< TIM control register 2,                   Address offset: 0x04 */
+  __IO uint32_t SMCR;        /*!< TIM slave mode control register,          Address offset: 0x08 */
+  __IO uint32_t DIER;        /*!< TIM DMA/interrupt enable register,        Address offset: 0x0C */
+  __IO uint32_t SR;          /*!< TIM status register,                      Address offset: 0x10 */
+  __IO uint32_t EGR;         /*!< TIM event generation register,            Address offset: 0x14 */
+  __IO uint32_t CCMR1;       /*!< TIM capture/compare mode register 1,      Address offset: 0x18 */
+  __IO uint32_t CCMR2;       /*!< TIM capture/compare mode register 2,      Address offset: 0x1C */
+  __IO uint32_t CCER;        /*!< TIM capture/compare enable register,      Address offset: 0x20 */
+  __IO uint32_t CNT;         /*!< TIM counter register,                     Address offset: 0x24 */
+  __IO uint32_t PSC;         /*!< TIM prescaler register,                   Address offset: 0x28 */
+  __IO uint32_t ARR;         /*!< TIM auto-reload register,                 Address offset: 0x2C */
+  __IO uint32_t RCR;         /*!< TIM repetition counter register,          Address offset: 0x30 */
+  __IO uint32_t CCR1;        /*!< TIM capture/compare register 1,           Address offset: 0x34 */
+  __IO uint32_t CCR2;        /*!< TIM capture/compare register 2,           Address offset: 0x38 */
+  __IO uint32_t CCR3;        /*!< TIM capture/compare register 3,           Address offset: 0x3C */
+  __IO uint32_t CCR4;        /*!< TIM capture/compare register 4,           Address offset: 0x40 */
+  __IO uint32_t BDTR;        /*!< TIM break and dead-time register,         Address offset: 0x44 */
+  __IO uint32_t DCR;         /*!< TIM DMA control register,                 Address offset: 0x48 */
+  __IO uint32_t DMAR;        /*!< TIM DMA address for full transfer,        Address offset: 0x4C */
+  __IO uint32_t OR1;         /*!< TIM option register,                      Address offset: 0x50 */
+  __IO uint32_t CCMR3;       /*!< TIM capture/compare mode register 3,      Address offset: 0x54 */
+  __IO uint32_t CCR5;        /*!< TIM capture/compare register5,            Address offset: 0x58 */
+  __IO uint32_t CCR6;        /*!< TIM capture/compare register6,            Address offset: 0x5C */
+  __IO uint32_t AF1;         /*!< TIM alternate function register 1,        Address offset: 0x60 */
+  __IO uint32_t AF2;         /*!< TIM alternate function register 2,        Address offset: 0x64 */
+  __IO uint32_t TISEL;       /*!< TIM Input Selection register,             Address offset: 0x68 */
+} TIM_TypeDef;
+
+/**
+  * @brief Universal Synchronous Asynchronous Receiver Transmitter
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< USART Control register 1,                 Address offset: 0x00  */
+  __IO uint32_t CR2;         /*!< USART Control register 2,                 Address offset: 0x04  */
+  __IO uint32_t CR3;         /*!< USART Control register 3,                 Address offset: 0x08  */
+  __IO uint32_t BRR;         /*!< USART Baud rate register,                 Address offset: 0x0C  */
+  __IO uint32_t GTPR;        /*!< USART Guard time and prescaler register,  Address offset: 0x10  */
+  __IO uint32_t RTOR;        /*!< USART Receiver Time Out register,         Address offset: 0x14  */
+  __IO uint32_t RQR;         /*!< USART Request register,                   Address offset: 0x18  */
+  __IO uint32_t ISR;         /*!< USART Interrupt and status register,      Address offset: 0x1C  */
+  __IO uint32_t ICR;         /*!< USART Interrupt flag Clear register,      Address offset: 0x20  */
+  __IO uint32_t RDR;         /*!< USART Receive Data register,              Address offset: 0x24  */
+  __IO uint32_t TDR;         /*!< USART Transmit Data register,             Address offset: 0x28  */
+  __IO uint32_t PRESC;       /*!< USART Prescaler register,                 Address offset: 0x2C  */
+} USART_TypeDef;
+
+
+/**
+  * @brief Window WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< WWDG Control register,       Address offset: 0x00 */
+  __IO uint32_t CFR;         /*!< WWDG Configuration register, Address offset: 0x04 */
+  __IO uint32_t SR;          /*!< WWDG Status register,        Address offset: 0x08 */
+} WWDG_TypeDef;
+
+
+
+/** @addtogroup Peripheral_memory_map
+  * @{
+  */
+#define FLASH_BASE            (0x08000000UL)  /*!< FLASH base address */
+#define SRAM_BASE             (0x20000000UL)  /*!< SRAM base address */
+#define PERIPH_BASE           (0x40000000UL)  /*!< Peripheral base address */
+#define IOPORT_BASE           (0x50000000UL)  /*!< IOPORT base address */
+#define SRAM_SIZE_MAX         (0x00002000UL)  /*!< maximum SRAM size (up to 8 KBytes) */
+
+#define FLASH_SIZE            (((*((uint32_t *)FLASHSIZE_BASE)) & (0x007FU)) << 10U)
+
+/*!< Peripheral memory map */
+#define APBPERIPH_BASE        (PERIPH_BASE)
+#define AHBPERIPH_BASE        (PERIPH_BASE + 0x00020000UL)
+
+/*!< APB peripherals */
+
+#define TIM3_BASE             (APBPERIPH_BASE + 0x00000400UL)
+#define TIM14_BASE            (APBPERIPH_BASE + 0x00002000UL)
+#define RTC_BASE              (APBPERIPH_BASE + 0x00002800UL)
+#define WWDG_BASE             (APBPERIPH_BASE + 0x00002C00UL)
+#define IWDG_BASE             (APBPERIPH_BASE + 0x00003000UL)
+#define SPI2_BASE             (APBPERIPH_BASE + 0x00003800UL)
+#define USART2_BASE           (APBPERIPH_BASE + 0x00004400UL)
+#define I2C1_BASE             (APBPERIPH_BASE + 0x00005400UL)
+#define I2C2_BASE             (APBPERIPH_BASE + 0x00005800UL)
+#define PWR_BASE              (APBPERIPH_BASE + 0x00007000UL)
+#define TAMP_BASE             (APBPERIPH_BASE + 0x0000B000UL)
+#define SYSCFG_BASE           (APBPERIPH_BASE + 0x00010000UL)
+#define ADC1_BASE             (APBPERIPH_BASE + 0x00012400UL)
+#define ADC1_COMMON_BASE      (APBPERIPH_BASE + 0x00012708UL)
+#define ADC_BASE              (ADC1_COMMON_BASE) /* Kept for legacy purpose */
+#define TIM1_BASE             (APBPERIPH_BASE + 0x00012C00UL)
+#define SPI1_BASE             (APBPERIPH_BASE + 0x00013000UL)
+#define USART1_BASE           (APBPERIPH_BASE + 0x00013800UL)
+#define TIM16_BASE            (APBPERIPH_BASE + 0x00014400UL)
+#define TIM17_BASE            (APBPERIPH_BASE + 0x00014800UL)
+#define DBG_BASE              (APBPERIPH_BASE + 0x00015800UL)
+
+
+/*!< AHB peripherals */
+#define DMA1_BASE             (AHBPERIPH_BASE)
+#define DMAMUX1_BASE          (AHBPERIPH_BASE + 0x00000800UL)
+#define RCC_BASE              (AHBPERIPH_BASE + 0x00001000UL)
+#define EXTI_BASE             (AHBPERIPH_BASE + 0x00001800UL)
+#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x00002000UL)
+#define CRC_BASE              (AHBPERIPH_BASE + 0x00003000UL)
+
+
+#define DMA1_Channel1_BASE    (DMA1_BASE + 0x00000008UL)
+#define DMA1_Channel2_BASE    (DMA1_BASE + 0x0000001CUL)
+#define DMA1_Channel3_BASE    (DMA1_BASE + 0x00000030UL)
+#define DMA1_Channel4_BASE    (DMA1_BASE + 0x00000044UL)
+#define DMA1_Channel5_BASE    (DMA1_BASE + 0x00000058UL)
+
+#define DMAMUX1_Channel0_BASE    (DMAMUX1_BASE)
+#define DMAMUX1_Channel1_BASE    (DMAMUX1_BASE + 0x00000004UL)
+#define DMAMUX1_Channel2_BASE    (DMAMUX1_BASE + 0x00000008UL)
+#define DMAMUX1_Channel3_BASE    (DMAMUX1_BASE + 0x0000000CUL)
+#define DMAMUX1_Channel4_BASE    (DMAMUX1_BASE + 0x00000010UL)
+
+#define DMAMUX1_RequestGenerator0_BASE  (DMAMUX1_BASE + 0x00000100UL)
+#define DMAMUX1_RequestGenerator1_BASE  (DMAMUX1_BASE + 0x00000104UL)
+#define DMAMUX1_RequestGenerator2_BASE  (DMAMUX1_BASE + 0x00000108UL)
+#define DMAMUX1_RequestGenerator3_BASE  (DMAMUX1_BASE + 0x0000010CUL)
+
+#define DMAMUX1_ChannelStatus_BASE      (DMAMUX1_BASE + 0x00000080UL)
+#define DMAMUX1_RequestGenStatus_BASE   (DMAMUX1_BASE + 0x00000140UL)
+
+/*!< IOPORT */
+#define GPIOA_BASE            (IOPORT_BASE + 0x00000000UL)
+#define GPIOB_BASE            (IOPORT_BASE + 0x00000400UL)
+#define GPIOC_BASE            (IOPORT_BASE + 0x00000800UL)
+#define GPIOD_BASE            (IOPORT_BASE + 0x00000C00UL)
+#define GPIOF_BASE            (IOPORT_BASE + 0x00001400UL)
+
+/*!< Device Electronic Signature */
+#define PACKAGE_BASE          (0x1FFF7500UL)        /*!< Package data register base address     */
+#define UID_BASE              (0x1FFF7590UL)        /*!< Unique device ID register base address */
+#define FLASHSIZE_BASE        (0x1FFF75E0UL)        /*!< Flash size data register base address  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_declaration
+  * @{
+  */
+#define TIM3                ((TIM_TypeDef *) TIM3_BASE)
+#define TIM14               ((TIM_TypeDef *) TIM14_BASE)
+#define RTC                 ((RTC_TypeDef *) RTC_BASE)
+#define TAMP                ((TAMP_TypeDef *) TAMP_BASE)
+#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)
+#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)
+#define SPI2                ((SPI_TypeDef *) SPI2_BASE)
+#define USART2              ((USART_TypeDef *) USART2_BASE)
+#define I2C1                ((I2C_TypeDef *) I2C1_BASE)
+#define I2C2                ((I2C_TypeDef *) I2C2_BASE)
+#define PWR                 ((PWR_TypeDef *) PWR_BASE)
+#define RCC                 ((RCC_TypeDef *) RCC_BASE)
+#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)
+#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)
+#define TIM1                ((TIM_TypeDef *) TIM1_BASE)
+#define SPI1                ((SPI_TypeDef *) SPI1_BASE)
+#define USART1              ((USART_TypeDef *) USART1_BASE)
+#define TIM16               ((TIM_TypeDef *) TIM16_BASE)
+#define TIM17               ((TIM_TypeDef *) TIM17_BASE)
+#define DMA1                ((DMA_TypeDef *) DMA1_BASE)
+#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)
+#define CRC                 ((CRC_TypeDef *) CRC_BASE)
+#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)
+#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)
+#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)
+#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)
+#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)
+#define ADC1                ((ADC_TypeDef *) ADC1_BASE)
+#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC1_COMMON_BASE)
+#define ADC                 (ADC1_COMMON) /* Kept for legacy purpose */
+
+
+
+#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
+#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
+#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
+#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
+#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
+#define DMAMUX1                ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE)
+#define DMAMUX1_Channel0       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE)
+#define DMAMUX1_Channel1       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE)
+#define DMAMUX1_Channel2       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE)
+#define DMAMUX1_Channel3       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE)
+#define DMAMUX1_Channel4       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE)
+
+#define DMAMUX1_RequestGenerator0  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE)
+#define DMAMUX1_RequestGenerator1  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE)
+#define DMAMUX1_RequestGenerator2  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE)
+#define DMAMUX1_RequestGenerator3  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE)
+
+#define DMAMUX1_ChannelStatus      ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE)
+#define DMAMUX1_RequestGenStatus   ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE)
+
+#define DBG              ((DBG_TypeDef *) DBG_BASE)
+
+/**
+  * @}
+  */
+
+/** @addtogroup Exported_constants
+  * @{
+  */
+
+  /** @addtogroup Hardware_Constant_Definition
+    * @{
+    */
+#define LSI_STARTUP_TIME 130U /*!< LSI Maximum startup time in us */
+
+  /**
+    * @}
+    */
+
+  /** @addtogroup Peripheral_Registers_Bits_Definition
+  * @{
+  */
+
+/******************************************************************************/
+/*                         Peripheral Registers Bits Definition               */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Analog to Digital Converter (ADC)                     */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for ADC_ISR register  *******************/
+#define ADC_ISR_ADRDY_Pos              (0U)
+#define ADC_ISR_ADRDY_Msk              (0x1UL << ADC_ISR_ADRDY_Pos)            /*!< 0x00000001 */
+#define ADC_ISR_ADRDY                  ADC_ISR_ADRDY_Msk                       /*!< ADC ready flag */
+#define ADC_ISR_EOSMP_Pos              (1U)
+#define ADC_ISR_EOSMP_Msk              (0x1UL << ADC_ISR_EOSMP_Pos)            /*!< 0x00000002 */
+#define ADC_ISR_EOSMP                  ADC_ISR_EOSMP_Msk                       /*!< ADC group regular end of sampling flag */
+#define ADC_ISR_EOC_Pos                (2U)
+#define ADC_ISR_EOC_Msk                (0x1UL << ADC_ISR_EOC_Pos)              /*!< 0x00000004 */
+#define ADC_ISR_EOC                    ADC_ISR_EOC_Msk                         /*!< ADC group regular end of unitary conversion flag */
+#define ADC_ISR_EOS_Pos                (3U)
+#define ADC_ISR_EOS_Msk                (0x1UL << ADC_ISR_EOS_Pos)              /*!< 0x00000008 */
+#define ADC_ISR_EOS                    ADC_ISR_EOS_Msk                         /*!< ADC group regular end of sequence conversions flag */
+#define ADC_ISR_OVR_Pos                (4U)
+#define ADC_ISR_OVR_Msk                (0x1UL << ADC_ISR_OVR_Pos)              /*!< 0x00000010 */
+#define ADC_ISR_OVR                    ADC_ISR_OVR_Msk                         /*!< ADC group regular overrun flag */
+#define ADC_ISR_AWD1_Pos               (7U)
+#define ADC_ISR_AWD1_Msk               (0x1UL << ADC_ISR_AWD1_Pos)             /*!< 0x00000080 */
+#define ADC_ISR_AWD1                   ADC_ISR_AWD1_Msk                        /*!< ADC analog watchdog 1 flag */
+#define ADC_ISR_AWD2_Pos               (8U)
+#define ADC_ISR_AWD2_Msk               (0x1UL << ADC_ISR_AWD2_Pos)             /*!< 0x00000100 */
+#define ADC_ISR_AWD2                   ADC_ISR_AWD2_Msk                        /*!< ADC analog watchdog 2 flag */
+#define ADC_ISR_AWD3_Pos               (9U)
+#define ADC_ISR_AWD3_Msk               (0x1UL << ADC_ISR_AWD3_Pos)             /*!< 0x00000200 */
+#define ADC_ISR_AWD3                   ADC_ISR_AWD3_Msk                        /*!< ADC analog watchdog 3 flag */
+#define ADC_ISR_EOCAL_Pos              (11U)
+#define ADC_ISR_EOCAL_Msk              (0x1UL << ADC_ISR_EOCAL_Pos)            /*!< 0x00000800 */
+#define ADC_ISR_EOCAL                  ADC_ISR_EOCAL_Msk                       /*!< ADC end of calibration flag */
+#define ADC_ISR_CCRDY_Pos              (13U)
+#define ADC_ISR_CCRDY_Msk              (0x1UL << ADC_ISR_CCRDY_Pos)            /*!< 0x00002000 */
+#define ADC_ISR_CCRDY                  ADC_ISR_CCRDY_Msk                       /*!< ADC channel configuration ready flag */
+
+/* Legacy defines */
+#define ADC_ISR_EOSEQ           (ADC_ISR_EOS)
+
+/********************  Bit definition for ADC_IER register  *******************/
+#define ADC_IER_ADRDYIE_Pos            (0U)
+#define ADC_IER_ADRDYIE_Msk            (0x1UL << ADC_IER_ADRDYIE_Pos)          /*!< 0x00000001 */
+#define ADC_IER_ADRDYIE                ADC_IER_ADRDYIE_Msk                     /*!< ADC ready interrupt */
+#define ADC_IER_EOSMPIE_Pos            (1U)
+#define ADC_IER_EOSMPIE_Msk            (0x1UL << ADC_IER_EOSMPIE_Pos)          /*!< 0x00000002 */
+#define ADC_IER_EOSMPIE                ADC_IER_EOSMPIE_Msk                     /*!< ADC group regular end of sampling interrupt */
+#define ADC_IER_EOCIE_Pos              (2U)
+#define ADC_IER_EOCIE_Msk              (0x1UL << ADC_IER_EOCIE_Pos)            /*!< 0x00000004 */
+#define ADC_IER_EOCIE                  ADC_IER_EOCIE_Msk                       /*!< ADC group regular end of unitary conversion interrupt */
+#define ADC_IER_EOSIE_Pos              (3U)
+#define ADC_IER_EOSIE_Msk              (0x1UL << ADC_IER_EOSIE_Pos)            /*!< 0x00000008 */
+#define ADC_IER_EOSIE                  ADC_IER_EOSIE_Msk                       /*!< ADC group regular end of sequence conversions interrupt */
+#define ADC_IER_OVRIE_Pos              (4U)
+#define ADC_IER_OVRIE_Msk              (0x1UL << ADC_IER_OVRIE_Pos)            /*!< 0x00000010 */
+#define ADC_IER_OVRIE                  ADC_IER_OVRIE_Msk                       /*!< ADC group regular overrun interrupt */
+#define ADC_IER_AWD1IE_Pos             (7U)
+#define ADC_IER_AWD1IE_Msk             (0x1UL << ADC_IER_AWD1IE_Pos)           /*!< 0x00000080 */
+#define ADC_IER_AWD1IE                 ADC_IER_AWD1IE_Msk                      /*!< ADC analog watchdog 1 interrupt */
+#define ADC_IER_AWD2IE_Pos             (8U)
+#define ADC_IER_AWD2IE_Msk             (0x1UL << ADC_IER_AWD2IE_Pos)           /*!< 0x00000100 */
+#define ADC_IER_AWD2IE                 ADC_IER_AWD2IE_Msk                      /*!< ADC analog watchdog 2 interrupt */
+#define ADC_IER_AWD3IE_Pos             (9U)
+#define ADC_IER_AWD3IE_Msk             (0x1UL << ADC_IER_AWD3IE_Pos)           /*!< 0x00000200 */
+#define ADC_IER_AWD3IE                 ADC_IER_AWD3IE_Msk                      /*!< ADC analog watchdog 3 interrupt */
+#define ADC_IER_EOCALIE_Pos            (11U)
+#define ADC_IER_EOCALIE_Msk            (0x1UL << ADC_IER_EOCALIE_Pos)          /*!< 0x00000800 */
+#define ADC_IER_EOCALIE                ADC_IER_EOCALIE_Msk                     /*!< ADC end of calibration interrupt */
+#define ADC_IER_CCRDYIE_Pos            (13U)
+#define ADC_IER_CCRDYIE_Msk            (0x1UL << ADC_IER_CCRDYIE_Pos)          /*!< 0x00002000 */
+#define ADC_IER_CCRDYIE                ADC_IER_CCRDYIE_Msk                     /*!< ADC channel configuration ready interrupt */
+
+/* Legacy defines */
+#define ADC_IER_EOSEQIE           (ADC_IER_EOSIE)
+
+/********************  Bit definition for ADC_CR register  ********************/
+#define ADC_CR_ADEN_Pos                (0U)
+#define ADC_CR_ADEN_Msk                (0x1UL << ADC_CR_ADEN_Pos)              /*!< 0x00000001 */
+#define ADC_CR_ADEN                    ADC_CR_ADEN_Msk                         /*!< ADC enable */
+#define ADC_CR_ADDIS_Pos               (1U)
+#define ADC_CR_ADDIS_Msk               (0x1UL << ADC_CR_ADDIS_Pos)             /*!< 0x00000002 */
+#define ADC_CR_ADDIS                   ADC_CR_ADDIS_Msk                        /*!< ADC disable */
+#define ADC_CR_ADSTART_Pos             (2U)
+#define ADC_CR_ADSTART_Msk             (0x1UL << ADC_CR_ADSTART_Pos)           /*!< 0x00000004 */
+#define ADC_CR_ADSTART                 ADC_CR_ADSTART_Msk                      /*!< ADC group regular conversion start */
+#define ADC_CR_ADSTP_Pos               (4U)
+#define ADC_CR_ADSTP_Msk               (0x1UL << ADC_CR_ADSTP_Pos)             /*!< 0x00000010 */
+#define ADC_CR_ADSTP                   ADC_CR_ADSTP_Msk                        /*!< ADC group regular conversion stop */
+#define ADC_CR_ADVREGEN_Pos            (28U)
+#define ADC_CR_ADVREGEN_Msk            (0x1UL << ADC_CR_ADVREGEN_Pos)          /*!< 0x10000000 */
+#define ADC_CR_ADVREGEN                ADC_CR_ADVREGEN_Msk                     /*!< ADC voltage regulator enable */
+#define ADC_CR_ADCAL_Pos               (31U)
+#define ADC_CR_ADCAL_Msk               (0x1UL << ADC_CR_ADCAL_Pos)             /*!< 0x80000000 */
+#define ADC_CR_ADCAL                   ADC_CR_ADCAL_Msk                        /*!< ADC calibration */
+
+/********************  Bit definition for ADC_CFGR1 register  *****************/
+#define ADC_CFGR1_DMAEN_Pos            (0U)
+#define ADC_CFGR1_DMAEN_Msk            (0x1UL << ADC_CFGR1_DMAEN_Pos)          /*!< 0x00000001 */
+#define ADC_CFGR1_DMAEN                ADC_CFGR1_DMAEN_Msk                     /*!< ADC DMA transfer enable */
+#define ADC_CFGR1_DMACFG_Pos           (1U)
+#define ADC_CFGR1_DMACFG_Msk           (0x1UL << ADC_CFGR1_DMACFG_Pos)         /*!< 0x00000002 */
+#define ADC_CFGR1_DMACFG               ADC_CFGR1_DMACFG_Msk                    /*!< ADC DMA transfer configuration */
+
+#define ADC_CFGR1_SCANDIR_Pos          (2U)
+#define ADC_CFGR1_SCANDIR_Msk          (0x1UL << ADC_CFGR1_SCANDIR_Pos)        /*!< 0x00000004 */
+#define ADC_CFGR1_SCANDIR              ADC_CFGR1_SCANDIR_Msk                   /*!< ADC group regular sequencer scan direction */
+
+#define ADC_CFGR1_RES_Pos              (3U)
+#define ADC_CFGR1_RES_Msk              (0x3UL << ADC_CFGR1_RES_Pos)            /*!< 0x00000018 */
+#define ADC_CFGR1_RES                  ADC_CFGR1_RES_Msk                       /*!< ADC data resolution */
+#define ADC_CFGR1_RES_0                (0x1U << ADC_CFGR1_RES_Pos)             /*!< 0x00000008 */
+#define ADC_CFGR1_RES_1                (0x2U << ADC_CFGR1_RES_Pos)             /*!< 0x00000010 */
+
+#define ADC_CFGR1_ALIGN_Pos            (5U)
+#define ADC_CFGR1_ALIGN_Msk            (0x1UL << ADC_CFGR1_ALIGN_Pos)          /*!< 0x00000020 */
+#define ADC_CFGR1_ALIGN                ADC_CFGR1_ALIGN_Msk                     /*!< ADC data alignment */
+
+#define ADC_CFGR1_EXTSEL_Pos           (6U)
+#define ADC_CFGR1_EXTSEL_Msk           (0x7UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x000001C0 */
+#define ADC_CFGR1_EXTSEL               ADC_CFGR1_EXTSEL_Msk                    /*!< ADC group regular external trigger source */
+#define ADC_CFGR1_EXTSEL_0             (0x1UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000040 */
+#define ADC_CFGR1_EXTSEL_1             (0x2UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000080 */
+#define ADC_CFGR1_EXTSEL_2             (0x4UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000100 */
+
+#define ADC_CFGR1_EXTEN_Pos            (10U)
+#define ADC_CFGR1_EXTEN_Msk            (0x3UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000C00 */
+#define ADC_CFGR1_EXTEN                ADC_CFGR1_EXTEN_Msk                     /*!< ADC group regular external trigger polarity */
+#define ADC_CFGR1_EXTEN_0              (0x1UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000400 */
+#define ADC_CFGR1_EXTEN_1              (0x2UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000800 */
+
+#define ADC_CFGR1_OVRMOD_Pos           (12U)
+#define ADC_CFGR1_OVRMOD_Msk           (0x1UL << ADC_CFGR1_OVRMOD_Pos)         /*!< 0x00001000 */
+#define ADC_CFGR1_OVRMOD               ADC_CFGR1_OVRMOD_Msk                    /*!< ADC group regular overrun configuration */
+#define ADC_CFGR1_CONT_Pos             (13U)
+#define ADC_CFGR1_CONT_Msk             (0x1UL << ADC_CFGR1_CONT_Pos)           /*!< 0x00002000 */
+#define ADC_CFGR1_CONT                 ADC_CFGR1_CONT_Msk                      /*!< ADC group regular continuous conversion mode */
+#define ADC_CFGR1_WAIT_Pos             (14U)
+#define ADC_CFGR1_WAIT_Msk             (0x1UL << ADC_CFGR1_WAIT_Pos)           /*!< 0x00004000 */
+#define ADC_CFGR1_WAIT                 ADC_CFGR1_WAIT_Msk                      /*!< ADC low power auto wait */
+#define ADC_CFGR1_AUTOFF_Pos           (15U)
+#define ADC_CFGR1_AUTOFF_Msk           (0x1UL << ADC_CFGR1_AUTOFF_Pos)         /*!< 0x00008000 */
+#define ADC_CFGR1_AUTOFF               ADC_CFGR1_AUTOFF_Msk                    /*!< ADC low power auto power off */
+#define ADC_CFGR1_DISCEN_Pos           (16U)
+#define ADC_CFGR1_DISCEN_Msk           (0x1UL << ADC_CFGR1_DISCEN_Pos)         /*!< 0x00010000 */
+#define ADC_CFGR1_DISCEN               ADC_CFGR1_DISCEN_Msk                    /*!< ADC group regular sequencer discontinuous mode */
+#define ADC_CFGR1_CHSELRMOD_Pos        (21U)
+#define ADC_CFGR1_CHSELRMOD_Msk        (0x1UL << ADC_CFGR1_CHSELRMOD_Pos)      /*!< 0x00200000 */
+#define ADC_CFGR1_CHSELRMOD            ADC_CFGR1_CHSELRMOD_Msk                 /*!< ADC group regular sequencer mode */
+
+#define ADC_CFGR1_AWD1SGL_Pos          (22U)
+#define ADC_CFGR1_AWD1SGL_Msk          (0x1UL << ADC_CFGR1_AWD1SGL_Pos)        /*!< 0x00400000 */
+#define ADC_CFGR1_AWD1SGL              ADC_CFGR1_AWD1SGL_Msk                   /*!< ADC analog watchdog 1 monitoring a single channel or all channels */
+#define ADC_CFGR1_AWD1EN_Pos           (23U)
+#define ADC_CFGR1_AWD1EN_Msk           (0x1UL << ADC_CFGR1_AWD1EN_Pos)         /*!< 0x00800000 */
+#define ADC_CFGR1_AWD1EN               ADC_CFGR1_AWD1EN_Msk                    /*!< ADC analog watchdog 1 enable on scope ADC group regular */
+
+#define ADC_CFGR1_AWD1CH_Pos           (26U)
+#define ADC_CFGR1_AWD1CH_Msk           (0x1FUL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x7C000000 */
+#define ADC_CFGR1_AWD1CH               ADC_CFGR1_AWD1CH_Msk                    /*!< ADC analog watchdog 1 monitored channel selection */
+#define ADC_CFGR1_AWD1CH_0             (0x01UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x04000000 */
+#define ADC_CFGR1_AWD1CH_1             (0x02UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x08000000 */
+#define ADC_CFGR1_AWD1CH_2             (0x04UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x10000000 */
+#define ADC_CFGR1_AWD1CH_3             (0x08UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x20000000 */
+#define ADC_CFGR1_AWD1CH_4             (0x10UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x40000000 */
+
+/* Legacy defines */
+#define ADC_CFGR1_AUTDLY          (ADC_CFGR1_WAIT)
+
+/********************  Bit definition for ADC_CFGR2 register  *****************/
+#define ADC_CFGR2_OVSE_Pos             (0U)
+#define ADC_CFGR2_OVSE_Msk             (0x1UL << ADC_CFGR2_OVSE_Pos)           /*!< 0x00000001 */
+#define ADC_CFGR2_OVSE                 ADC_CFGR2_OVSE_Msk                      /*!< ADC oversampler enable on scope ADC group regular */
+
+#define ADC_CFGR2_OVSR_Pos             (2U)
+#define ADC_CFGR2_OVSR_Msk             (0x7UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x0000001C */
+#define ADC_CFGR2_OVSR                 ADC_CFGR2_OVSR_Msk                      /*!< ADC oversampling ratio */
+#define ADC_CFGR2_OVSR_0               (0x1UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000004 */
+#define ADC_CFGR2_OVSR_1               (0x2UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000008 */
+#define ADC_CFGR2_OVSR_2               (0x4UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000010 */
+
+#define ADC_CFGR2_OVSS_Pos             (5U)
+#define ADC_CFGR2_OVSS_Msk             (0xFUL << ADC_CFGR2_OVSS_Pos)           /*!< 0x000001E0 */
+#define ADC_CFGR2_OVSS                 ADC_CFGR2_OVSS_Msk                      /*!< ADC oversampling shift */
+#define ADC_CFGR2_OVSS_0               (0x1UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000020 */
+#define ADC_CFGR2_OVSS_1               (0x2UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000040 */
+#define ADC_CFGR2_OVSS_2               (0x4UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000080 */
+#define ADC_CFGR2_OVSS_3               (0x8UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000100 */
+
+#define ADC_CFGR2_TOVS_Pos             (9U)
+#define ADC_CFGR2_TOVS_Msk             (0x1UL << ADC_CFGR2_TOVS_Pos)           /*!< 0x00000200 */
+#define ADC_CFGR2_TOVS                 ADC_CFGR2_TOVS_Msk                      /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */
+
+#define ADC_CFGR2_LFTRIG_Pos           (29U)
+#define ADC_CFGR2_LFTRIG_Msk           (0x1UL << ADC_CFGR2_LFTRIG_Pos)         /*!< 0x20000000 */
+#define ADC_CFGR2_LFTRIG               ADC_CFGR2_LFTRIG_Msk                    /*!< ADC low frequency trigger mode */
+
+#define ADC_CFGR2_CKMODE_Pos           (30U)
+#define ADC_CFGR2_CKMODE_Msk           (0x3UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0xC0000000 */
+#define ADC_CFGR2_CKMODE               ADC_CFGR2_CKMODE_Msk                    /*!< ADC clock source and prescaler (prescaler only for clock source synchronous) */
+#define ADC_CFGR2_CKMODE_1             (0x2UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x80000000 */
+#define ADC_CFGR2_CKMODE_0             (0x1UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x40000000 */
+
+/********************  Bit definition for ADC_SMPR register  ******************/
+#define ADC_SMPR_SMP1_Pos              (0U)
+#define ADC_SMPR_SMP1_Msk              (0x7UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000007 */
+#define ADC_SMPR_SMP1                  ADC_SMPR_SMP1_Msk                       /*!< ADC group of channels sampling time 1 */
+#define ADC_SMPR_SMP1_0                (0x1UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000001 */
+#define ADC_SMPR_SMP1_1                (0x2UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000002 */
+#define ADC_SMPR_SMP1_2                (0x4UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000004 */
+
+#define ADC_SMPR_SMP2_Pos              (4U)
+#define ADC_SMPR_SMP2_Msk              (0x7UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000070 */
+#define ADC_SMPR_SMP2                  ADC_SMPR_SMP2_Msk                       /*!< ADC group of channels sampling time 2 */
+#define ADC_SMPR_SMP2_0                (0x1UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000010 */
+#define ADC_SMPR_SMP2_1                (0x2UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000020 */
+#define ADC_SMPR_SMP2_2                (0x4UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000040 */
+
+#define ADC_SMPR_SMPSEL_Pos            (8U)
+#define ADC_SMPR_SMPSEL_Msk            (0x7FFFFUL << ADC_SMPR_SMPSEL_Pos)      /*!< 0x07FFFF00 */
+#define ADC_SMPR_SMPSEL                ADC_SMPR_SMPSEL_Msk                     /*!< ADC all channels sampling time selection */
+#define ADC_SMPR_SMPSEL0_Pos           (8U)
+#define ADC_SMPR_SMPSEL0_Msk           (0x1UL << ADC_SMPR_SMPSEL0_Pos)         /*!< 0x00000100 */
+#define ADC_SMPR_SMPSEL0               ADC_SMPR_SMPSEL0_Msk                    /*!< ADC channel 0 sampling time selection */
+#define ADC_SMPR_SMPSEL1_Pos           (9U)
+#define ADC_SMPR_SMPSEL1_Msk           (0x1UL << ADC_SMPR_SMPSEL1_Pos)         /*!< 0x00000200 */
+#define ADC_SMPR_SMPSEL1               ADC_SMPR_SMPSEL1_Msk                    /*!< ADC channel 1 sampling time selection */
+#define ADC_SMPR_SMPSEL2_Pos           (10U)
+#define ADC_SMPR_SMPSEL2_Msk           (0x1UL << ADC_SMPR_SMPSEL2_Pos)         /*!< 0x00000400 */
+#define ADC_SMPR_SMPSEL2               ADC_SMPR_SMPSEL2_Msk                    /*!< ADC channel 2 sampling time selection */
+#define ADC_SMPR_SMPSEL3_Pos           (11U)
+#define ADC_SMPR_SMPSEL3_Msk           (0x1UL << ADC_SMPR_SMPSEL3_Pos)         /*!< 0x00000800 */
+#define ADC_SMPR_SMPSEL3               ADC_SMPR_SMPSEL3_Msk                    /*!< ADC channel 3 sampling time selection */
+#define ADC_SMPR_SMPSEL4_Pos           (12U)
+#define ADC_SMPR_SMPSEL4_Msk           (0x1UL << ADC_SMPR_SMPSEL4_Pos)         /*!< 0x00001000 */
+#define ADC_SMPR_SMPSEL4               ADC_SMPR_SMPSEL4_Msk                    /*!< ADC channel 4 sampling time selection */
+#define ADC_SMPR_SMPSEL5_Pos           (13U)
+#define ADC_SMPR_SMPSEL5_Msk           (0x1UL << ADC_SMPR_SMPSEL5_Pos)         /*!< 0x00002000 */
+#define ADC_SMPR_SMPSEL5               ADC_SMPR_SMPSEL5_Msk                    /*!< ADC channel 5 sampling time selection */
+#define ADC_SMPR_SMPSEL6_Pos           (14U)
+#define ADC_SMPR_SMPSEL6_Msk           (0x1UL << ADC_SMPR_SMPSEL6_Pos)         /*!< 0x00004000 */
+#define ADC_SMPR_SMPSEL6               ADC_SMPR_SMPSEL6_Msk                    /*!< ADC channel 6 sampling time selection */
+#define ADC_SMPR_SMPSEL7_Pos           (15U)
+#define ADC_SMPR_SMPSEL7_Msk           (0x1UL << ADC_SMPR_SMPSEL7_Pos)         /*!< 0x00008000 */
+#define ADC_SMPR_SMPSEL7               ADC_SMPR_SMPSEL7_Msk                    /*!< ADC channel 7 sampling time selection */
+#define ADC_SMPR_SMPSEL8_Pos           (16U)
+#define ADC_SMPR_SMPSEL8_Msk           (0x1UL << ADC_SMPR_SMPSEL8_Pos)         /*!< 0x00010000 */
+#define ADC_SMPR_SMPSEL8               ADC_SMPR_SMPSEL8_Msk                    /*!< ADC channel 8 sampling time selection */
+#define ADC_SMPR_SMPSEL9_Pos           (17U)
+#define ADC_SMPR_SMPSEL9_Msk           (0x1UL << ADC_SMPR_SMPSEL9_Pos)         /*!< 0x00020000 */
+#define ADC_SMPR_SMPSEL9               ADC_SMPR_SMPSEL9_Msk                    /*!< ADC channel 9 sampling time selection */
+#define ADC_SMPR_SMPSEL10_Pos          (18U)
+#define ADC_SMPR_SMPSEL10_Msk          (0x1UL << ADC_SMPR_SMPSEL10_Pos)        /*!< 0x00040000 */
+#define ADC_SMPR_SMPSEL10              ADC_SMPR_SMPSEL10_Msk                   /*!< ADC channel 10 sampling time selection */
+#define ADC_SMPR_SMPSEL11_Pos          (19U)
+#define ADC_SMPR_SMPSEL11_Msk          (0x1UL << ADC_SMPR_SMPSEL11_Pos)        /*!< 0x00080000 */
+#define ADC_SMPR_SMPSEL11              ADC_SMPR_SMPSEL11_Msk                   /*!< ADC channel 11 sampling time selection */
+#define ADC_SMPR_SMPSEL12_Pos          (20U)
+#define ADC_SMPR_SMPSEL12_Msk          (0x1UL << ADC_SMPR_SMPSEL12_Pos)        /*!< 0x00100000 */
+#define ADC_SMPR_SMPSEL12              ADC_SMPR_SMPSEL12_Msk                   /*!< ADC channel 12 sampling time selection */
+#define ADC_SMPR_SMPSEL13_Pos          (21U)
+#define ADC_SMPR_SMPSEL13_Msk          (0x1UL << ADC_SMPR_SMPSEL13_Pos)        /*!< 0x00200000 */
+#define ADC_SMPR_SMPSEL13              ADC_SMPR_SMPSEL13_Msk                   /*!< ADC channel 13 sampling time selection */
+#define ADC_SMPR_SMPSEL14_Pos          (22U)
+#define ADC_SMPR_SMPSEL14_Msk          (0x1UL << ADC_SMPR_SMPSEL14_Pos)        /*!< 0x00400000 */
+#define ADC_SMPR_SMPSEL14              ADC_SMPR_SMPSEL14_Msk                   /*!< ADC channel 14 sampling time selection */
+#define ADC_SMPR_SMPSEL15_Pos          (23U)
+#define ADC_SMPR_SMPSEL15_Msk          (0x1UL << ADC_SMPR_SMPSEL15_Pos)        /*!< 0x00800000 */
+#define ADC_SMPR_SMPSEL15              ADC_SMPR_SMPSEL15_Msk                   /*!< ADC channel 15 sampling time selection */
+#define ADC_SMPR_SMPSEL16_Pos          (24U)
+#define ADC_SMPR_SMPSEL16_Msk          (0x1UL << ADC_SMPR_SMPSEL16_Pos)        /*!< 0x01000000 */
+#define ADC_SMPR_SMPSEL16              ADC_SMPR_SMPSEL16_Msk                   /*!< ADC channel 16 sampling time selection */
+#define ADC_SMPR_SMPSEL17_Pos          (25U)
+#define ADC_SMPR_SMPSEL17_Msk          (0x1UL << ADC_SMPR_SMPSEL17_Pos)        /*!< 0x02000000 */
+#define ADC_SMPR_SMPSEL17              ADC_SMPR_SMPSEL17_Msk                   /*!< ADC channel 17 sampling time selection */
+#define ADC_SMPR_SMPSEL18_Pos          (26U)
+#define ADC_SMPR_SMPSEL18_Msk          (0x1UL << ADC_SMPR_SMPSEL18_Pos)        /*!< 0x04000000 */
+#define ADC_SMPR_SMPSEL18              ADC_SMPR_SMPSEL18_Msk                   /*!< ADC channel 18 sampling time selection */
+
+/********************  Bit definition for ADC_TR1 register  *******************/
+#define ADC_TR1_LT1_Pos                (0U)
+#define ADC_TR1_LT1_Msk                (0xFFFUL << ADC_TR1_LT1_Pos)            /*!< 0x00000FFF */
+#define ADC_TR1_LT1                    ADC_TR1_LT1_Msk                         /*!< ADC analog watchdog 1 threshold low */
+#define ADC_TR1_LT1_0                  (0x001UL << ADC_TR1_LT1_Pos)            /*!< 0x00000001 */
+#define ADC_TR1_LT1_1                  (0x002UL << ADC_TR1_LT1_Pos)            /*!< 0x00000002 */
+#define ADC_TR1_LT1_2                  (0x004UL << ADC_TR1_LT1_Pos)            /*!< 0x00000004 */
+#define ADC_TR1_LT1_3                  (0x008UL << ADC_TR1_LT1_Pos)            /*!< 0x00000008 */
+#define ADC_TR1_LT1_4                  (0x010UL << ADC_TR1_LT1_Pos)            /*!< 0x00000010 */
+#define ADC_TR1_LT1_5                  (0x020UL << ADC_TR1_LT1_Pos)            /*!< 0x00000020 */
+#define ADC_TR1_LT1_6                  (0x040UL << ADC_TR1_LT1_Pos)            /*!< 0x00000040 */
+#define ADC_TR1_LT1_7                  (0x080UL << ADC_TR1_LT1_Pos)            /*!< 0x00000080 */
+#define ADC_TR1_LT1_8                  (0x100UL << ADC_TR1_LT1_Pos)            /*!< 0x00000100 */
+#define ADC_TR1_LT1_9                  (0x200UL << ADC_TR1_LT1_Pos)            /*!< 0x00000200 */
+#define ADC_TR1_LT1_10                 (0x400UL << ADC_TR1_LT1_Pos)            /*!< 0x00000400 */
+#define ADC_TR1_LT1_11                 (0x800UL << ADC_TR1_LT1_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR1_HT1_Pos                (16U)
+#define ADC_TR1_HT1_Msk                (0xFFFUL << ADC_TR1_HT1_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR1_HT1                    ADC_TR1_HT1_Msk                         /*!< ADC Analog watchdog 1 threshold high */
+#define ADC_TR1_HT1_0                  (0x001UL << ADC_TR1_HT1_Pos)            /*!< 0x00010000 */
+#define ADC_TR1_HT1_1                  (0x002UL << ADC_TR1_HT1_Pos)            /*!< 0x00020000 */
+#define ADC_TR1_HT1_2                  (0x004UL << ADC_TR1_HT1_Pos)            /*!< 0x00040000 */
+#define ADC_TR1_HT1_3                  (0x008UL << ADC_TR1_HT1_Pos)            /*!< 0x00080000 */
+#define ADC_TR1_HT1_4                  (0x010UL << ADC_TR1_HT1_Pos)            /*!< 0x00100000 */
+#define ADC_TR1_HT1_5                  (0x020UL << ADC_TR1_HT1_Pos)            /*!< 0x00200000 */
+#define ADC_TR1_HT1_6                  (0x040UL << ADC_TR1_HT1_Pos)            /*!< 0x00400000 */
+#define ADC_TR1_HT1_7                  (0x080UL << ADC_TR1_HT1_Pos)            /*!< 0x00800000 */
+#define ADC_TR1_HT1_8                  (0x100UL << ADC_TR1_HT1_Pos)            /*!< 0x01000000 */
+#define ADC_TR1_HT1_9                  (0x200UL << ADC_TR1_HT1_Pos)            /*!< 0x02000000 */
+#define ADC_TR1_HT1_10                 (0x400UL << ADC_TR1_HT1_Pos)            /*!< 0x04000000 */
+#define ADC_TR1_HT1_11                 (0x800UL << ADC_TR1_HT1_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_TR2 register  *******************/
+#define ADC_TR2_LT2_Pos                (0U)
+#define ADC_TR2_LT2_Msk                (0xFFFUL << ADC_TR2_LT2_Pos)            /*!< 0x00000FFF */
+#define ADC_TR2_LT2                    ADC_TR2_LT2_Msk                         /*!< ADC analog watchdog 2 threshold low */
+#define ADC_TR2_LT2_0                  (0x001UL << ADC_TR2_LT2_Pos)            /*!< 0x00000001 */
+#define ADC_TR2_LT2_1                  (0x002UL << ADC_TR2_LT2_Pos)            /*!< 0x00000002 */
+#define ADC_TR2_LT2_2                  (0x004UL << ADC_TR2_LT2_Pos)            /*!< 0x00000004 */
+#define ADC_TR2_LT2_3                  (0x008UL << ADC_TR2_LT2_Pos)            /*!< 0x00000008 */
+#define ADC_TR2_LT2_4                  (0x010UL << ADC_TR2_LT2_Pos)            /*!< 0x00000010 */
+#define ADC_TR2_LT2_5                  (0x020UL << ADC_TR2_LT2_Pos)            /*!< 0x00000020 */
+#define ADC_TR2_LT2_6                  (0x040UL << ADC_TR2_LT2_Pos)            /*!< 0x00000040 */
+#define ADC_TR2_LT2_7                  (0x080UL << ADC_TR2_LT2_Pos)            /*!< 0x00000080 */
+#define ADC_TR2_LT2_8                  (0x100UL << ADC_TR2_LT2_Pos)            /*!< 0x00000100 */
+#define ADC_TR2_LT2_9                  (0x200UL << ADC_TR2_LT2_Pos)            /*!< 0x00000200 */
+#define ADC_TR2_LT2_10                 (0x400UL << ADC_TR2_LT2_Pos)            /*!< 0x00000400 */
+#define ADC_TR2_LT2_11                 (0x800UL << ADC_TR2_LT2_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR2_HT2_Pos                (16U)
+#define ADC_TR2_HT2_Msk                (0xFFFUL << ADC_TR2_HT2_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR2_HT2                    ADC_TR2_HT2_Msk                         /*!< ADC analog watchdog 2 threshold high */
+#define ADC_TR2_HT2_0                  (0x001UL << ADC_TR2_HT2_Pos)            /*!< 0x00010000 */
+#define ADC_TR2_HT2_1                  (0x002UL << ADC_TR2_HT2_Pos)            /*!< 0x00020000 */
+#define ADC_TR2_HT2_2                  (0x004UL << ADC_TR2_HT2_Pos)            /*!< 0x00040000 */
+#define ADC_TR2_HT2_3                  (0x008UL << ADC_TR2_HT2_Pos)            /*!< 0x00080000 */
+#define ADC_TR2_HT2_4                  (0x010UL << ADC_TR2_HT2_Pos)            /*!< 0x00100000 */
+#define ADC_TR2_HT2_5                  (0x020UL << ADC_TR2_HT2_Pos)            /*!< 0x00200000 */
+#define ADC_TR2_HT2_6                  (0x040UL << ADC_TR2_HT2_Pos)            /*!< 0x00400000 */
+#define ADC_TR2_HT2_7                  (0x080UL << ADC_TR2_HT2_Pos)            /*!< 0x00800000 */
+#define ADC_TR2_HT2_8                  (0x100UL << ADC_TR2_HT2_Pos)            /*!< 0x01000000 */
+#define ADC_TR2_HT2_9                  (0x200UL << ADC_TR2_HT2_Pos)            /*!< 0x02000000 */
+#define ADC_TR2_HT2_10                 (0x400UL << ADC_TR2_HT2_Pos)            /*!< 0x04000000 */
+#define ADC_TR2_HT2_11                 (0x800UL << ADC_TR2_HT2_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_CHSELR register  ****************/
+#define ADC_CHSELR_CHSEL_Pos           (0U)
+#define ADC_CHSELR_CHSEL_Msk           (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos)     /*!< 0x0007FFFF */
+#define ADC_CHSELR_CHSEL               ADC_CHSELR_CHSEL_Msk                    /*!< ADC group regular sequencer channels, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL18_Pos         (18U)
+#define ADC_CHSELR_CHSEL18_Msk         (0x1UL << ADC_CHSELR_CHSEL18_Pos)       /*!< 0x00040000 */
+#define ADC_CHSELR_CHSEL18             ADC_CHSELR_CHSEL18_Msk                  /*!< ADC group regular sequencer channel 18, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL17_Pos         (17U)
+#define ADC_CHSELR_CHSEL17_Msk         (0x1UL << ADC_CHSELR_CHSEL17_Pos)       /*!< 0x00020000 */
+#define ADC_CHSELR_CHSEL17             ADC_CHSELR_CHSEL17_Msk                  /*!< ADC group regular sequencer channel 17, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL16_Pos         (16U)
+#define ADC_CHSELR_CHSEL16_Msk         (0x1UL << ADC_CHSELR_CHSEL16_Pos)       /*!< 0x00010000 */
+#define ADC_CHSELR_CHSEL16             ADC_CHSELR_CHSEL16_Msk                  /*!< ADC group regular sequencer channel 16, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL15_Pos         (15U)
+#define ADC_CHSELR_CHSEL15_Msk         (0x1UL << ADC_CHSELR_CHSEL15_Pos)       /*!< 0x00008000 */
+#define ADC_CHSELR_CHSEL15             ADC_CHSELR_CHSEL15_Msk                  /*!< ADC group regular sequencer channel 15, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL14_Pos         (14U)
+#define ADC_CHSELR_CHSEL14_Msk         (0x1UL << ADC_CHSELR_CHSEL14_Pos)       /*!< 0x00004000 */
+#define ADC_CHSELR_CHSEL14             ADC_CHSELR_CHSEL14_Msk                  /*!< ADC group regular sequencer channel 14, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL13_Pos         (13U)
+#define ADC_CHSELR_CHSEL13_Msk         (0x1UL << ADC_CHSELR_CHSEL13_Pos)       /*!< 0x00002000 */
+#define ADC_CHSELR_CHSEL13             ADC_CHSELR_CHSEL13_Msk                  /*!< ADC group regular sequencer channel 13, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL12_Pos         (12U)
+#define ADC_CHSELR_CHSEL12_Msk         (0x1UL << ADC_CHSELR_CHSEL12_Pos)       /*!< 0x00001000 */
+#define ADC_CHSELR_CHSEL12             ADC_CHSELR_CHSEL12_Msk                  /*!< ADC group regular sequencer channel 12, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL11_Pos         (11U)
+#define ADC_CHSELR_CHSEL11_Msk         (0x1UL << ADC_CHSELR_CHSEL11_Pos)       /*!< 0x00000800 */
+#define ADC_CHSELR_CHSEL11             ADC_CHSELR_CHSEL11_Msk                  /*!< ADC group regular sequencer channel 11, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL10_Pos         (10U)
+#define ADC_CHSELR_CHSEL10_Msk         (0x1UL << ADC_CHSELR_CHSEL10_Pos)       /*!< 0x00000400 */
+#define ADC_CHSELR_CHSEL10             ADC_CHSELR_CHSEL10_Msk                  /*!< ADC group regular sequencer channel 10, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL9_Pos          (9U)
+#define ADC_CHSELR_CHSEL9_Msk          (0x1UL << ADC_CHSELR_CHSEL9_Pos)        /*!< 0x00000200 */
+#define ADC_CHSELR_CHSEL9              ADC_CHSELR_CHSEL9_Msk                   /*!< ADC group regular sequencer channel 9, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL8_Pos          (8U)
+#define ADC_CHSELR_CHSEL8_Msk          (0x1UL << ADC_CHSELR_CHSEL8_Pos)        /*!< 0x00000100 */
+#define ADC_CHSELR_CHSEL8              ADC_CHSELR_CHSEL8_Msk                   /*!< ADC group regular sequencer channel 8, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL7_Pos          (7U)
+#define ADC_CHSELR_CHSEL7_Msk          (0x1UL << ADC_CHSELR_CHSEL7_Pos)        /*!< 0x00000080 */
+#define ADC_CHSELR_CHSEL7              ADC_CHSELR_CHSEL7_Msk                   /*!< ADC group regular sequencer channel 7, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL6_Pos          (6U)
+#define ADC_CHSELR_CHSEL6_Msk          (0x1UL << ADC_CHSELR_CHSEL6_Pos)        /*!< 0x00000040 */
+#define ADC_CHSELR_CHSEL6              ADC_CHSELR_CHSEL6_Msk                   /*!< ADC group regular sequencer channel 6, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL5_Pos          (5U)
+#define ADC_CHSELR_CHSEL5_Msk          (0x1UL << ADC_CHSELR_CHSEL5_Pos)        /*!< 0x00000020 */
+#define ADC_CHSELR_CHSEL5              ADC_CHSELR_CHSEL5_Msk                   /*!< ADC group regular sequencer channel 5, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL4_Pos          (4U)
+#define ADC_CHSELR_CHSEL4_Msk          (0x1UL << ADC_CHSELR_CHSEL4_Pos)        /*!< 0x00000010 */
+#define ADC_CHSELR_CHSEL4              ADC_CHSELR_CHSEL4_Msk                   /*!< ADC group regular sequencer channel 4, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL3_Pos          (3U)
+#define ADC_CHSELR_CHSEL3_Msk          (0x1UL << ADC_CHSELR_CHSEL3_Pos)        /*!< 0x00000008 */
+#define ADC_CHSELR_CHSEL3              ADC_CHSELR_CHSEL3_Msk                   /*!< ADC group regular sequencer channel 3, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL2_Pos          (2U)
+#define ADC_CHSELR_CHSEL2_Msk          (0x1UL << ADC_CHSELR_CHSEL2_Pos)        /*!< 0x00000004 */
+#define ADC_CHSELR_CHSEL2              ADC_CHSELR_CHSEL2_Msk                   /*!< ADC group regular sequencer channel 2, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL1_Pos          (1U)
+#define ADC_CHSELR_CHSEL1_Msk          (0x1UL << ADC_CHSELR_CHSEL1_Pos)        /*!< 0x00000002 */
+#define ADC_CHSELR_CHSEL1              ADC_CHSELR_CHSEL1_Msk                   /*!< ADC group regular sequencer channel 1, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL0_Pos          (0U)
+#define ADC_CHSELR_CHSEL0_Msk          (0x1UL << ADC_CHSELR_CHSEL0_Pos)        /*!< 0x00000001 */
+#define ADC_CHSELR_CHSEL0              ADC_CHSELR_CHSEL0_Msk                   /*!< ADC group regular sequencer channel 0, available when ADC_CFGR1_CHSELRMOD is reset */
+
+#define ADC_CHSELR_SQ_ALL_Pos          (0U)
+#define ADC_CHSELR_SQ_ALL_Msk          (0xFFFFFFFFUL << ADC_CHSELR_SQ_ALL_Pos) /*!< 0xFFFFFFFF */
+#define ADC_CHSELR_SQ_ALL              ADC_CHSELR_SQ_ALL_Msk                   /*!< ADC group regular sequencer all ranks, available when ADC_CFGR1_CHSELRMOD is set */
+
+#define ADC_CHSELR_SQ8_Pos             (28U)
+#define ADC_CHSELR_SQ8_Msk             (0xFUL << ADC_CHSELR_SQ8_Pos)           /*!< 0xF0000000 */
+#define ADC_CHSELR_SQ8                 ADC_CHSELR_SQ8_Msk                      /*!< ADC group regular sequencer rank 8, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ8_0               (0x1UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x10000000 */
+#define ADC_CHSELR_SQ8_1               (0x2UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x20000000 */
+#define ADC_CHSELR_SQ8_2               (0x4UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x40000000 */
+#define ADC_CHSELR_SQ8_3               (0x8UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x80000000 */
+
+#define ADC_CHSELR_SQ7_Pos             (24U)
+#define ADC_CHSELR_SQ7_Msk             (0xFUL << ADC_CHSELR_SQ7_Pos)           /*!< 0x0F000000 */
+#define ADC_CHSELR_SQ7                 ADC_CHSELR_SQ7_Msk                      /*!< ADC group regular sequencer rank 7, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ7_0               (0x1UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x01000000 */
+#define ADC_CHSELR_SQ7_1               (0x2UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x02000000 */
+#define ADC_CHSELR_SQ7_2               (0x4UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x04000000 */
+#define ADC_CHSELR_SQ7_3               (0x8UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x08000000 */
+
+#define ADC_CHSELR_SQ6_Pos             (20U)
+#define ADC_CHSELR_SQ6_Msk             (0xFUL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00F00000 */
+#define ADC_CHSELR_SQ6                 ADC_CHSELR_SQ6_Msk                      /*!< ADC group regular sequencer rank 6, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ6_0               (0x1UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00100000 */
+#define ADC_CHSELR_SQ6_1               (0x2UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00200000 */
+#define ADC_CHSELR_SQ6_2               (0x4UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00400000 */
+#define ADC_CHSELR_SQ6_3               (0x8UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00800000 */
+
+#define ADC_CHSELR_SQ5_Pos             (16U)
+#define ADC_CHSELR_SQ5_Msk             (0xFUL << ADC_CHSELR_SQ5_Pos)           /*!< 0x000F0000 */
+#define ADC_CHSELR_SQ5                 ADC_CHSELR_SQ5_Msk                      /*!< ADC group regular sequencer rank 5, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ5_0               (0x1UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00010000 */
+#define ADC_CHSELR_SQ5_1               (0x2UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00020000 */
+#define ADC_CHSELR_SQ5_2               (0x4UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00040000 */
+#define ADC_CHSELR_SQ5_3               (0x8UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00080000 */
+
+#define ADC_CHSELR_SQ4_Pos             (12U)
+#define ADC_CHSELR_SQ4_Msk             (0xFUL << ADC_CHSELR_SQ4_Pos)           /*!< 0x0000F000 */
+#define ADC_CHSELR_SQ4                 ADC_CHSELR_SQ4_Msk                      /*!< ADC group regular sequencer rank 4, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ4_0               (0x1UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00001000 */
+#define ADC_CHSELR_SQ4_1               (0x2UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00002000 */
+#define ADC_CHSELR_SQ4_2               (0x4UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00004000 */
+#define ADC_CHSELR_SQ4_3               (0x8UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00008000 */
+
+#define ADC_CHSELR_SQ3_Pos             (8U)
+#define ADC_CHSELR_SQ3_Msk             (0xFUL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000F00 */
+#define ADC_CHSELR_SQ3                 ADC_CHSELR_SQ3_Msk                      /*!< ADC group regular sequencer rank 3, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ3_0               (0x1UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000100 */
+#define ADC_CHSELR_SQ3_1               (0x2UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000200 */
+#define ADC_CHSELR_SQ3_2               (0x4UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000400 */
+#define ADC_CHSELR_SQ3_3               (0x8UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000800 */
+
+#define ADC_CHSELR_SQ2_Pos             (4U)
+#define ADC_CHSELR_SQ2_Msk             (0xFUL << ADC_CHSELR_SQ2_Pos)           /*!< 0x000000F0 */
+#define ADC_CHSELR_SQ2                 ADC_CHSELR_SQ2_Msk                      /*!< ADC group regular sequencer rank 2, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ2_0               (0x1UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000010 */
+#define ADC_CHSELR_SQ2_1               (0x2UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000020 */
+#define ADC_CHSELR_SQ2_2               (0x4UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000040 */
+#define ADC_CHSELR_SQ2_3               (0x8UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000080 */
+
+#define ADC_CHSELR_SQ1_Pos             (0U)
+#define ADC_CHSELR_SQ1_Msk             (0xFUL << ADC_CHSELR_SQ1_Pos)           /*!< 0x0000000F */
+#define ADC_CHSELR_SQ1                 ADC_CHSELR_SQ1_Msk                      /*!< ADC group regular sequencer rank 1, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ1_0               (0x1UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000001 */
+#define ADC_CHSELR_SQ1_1               (0x2UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000002 */
+#define ADC_CHSELR_SQ1_2               (0x4UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000004 */
+#define ADC_CHSELR_SQ1_3               (0x8UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000008 */
+
+/********************  Bit definition for ADC_TR3 register  *******************/
+#define ADC_TR3_LT3_Pos                (0U)
+#define ADC_TR3_LT3_Msk                (0xFFFUL << ADC_TR3_LT3_Pos)            /*!< 0x00000FFF */
+#define ADC_TR3_LT3                    ADC_TR3_LT3_Msk                         /*!< ADC analog watchdog 3 threshold low */
+#define ADC_TR3_LT3_0                  (0x001UL << ADC_TR3_LT3_Pos)            /*!< 0x00000001 */
+#define ADC_TR3_LT3_1                  (0x002UL << ADC_TR3_LT3_Pos)            /*!< 0x00000002 */
+#define ADC_TR3_LT3_2                  (0x004UL << ADC_TR3_LT3_Pos)            /*!< 0x00000004 */
+#define ADC_TR3_LT3_3                  (0x008UL << ADC_TR3_LT3_Pos)            /*!< 0x00000008 */
+#define ADC_TR3_LT3_4                  (0x010UL << ADC_TR3_LT3_Pos)            /*!< 0x00000010 */
+#define ADC_TR3_LT3_5                  (0x020UL << ADC_TR3_LT3_Pos)            /*!< 0x00000020 */
+#define ADC_TR3_LT3_6                  (0x040UL << ADC_TR3_LT3_Pos)            /*!< 0x00000040 */
+#define ADC_TR3_LT3_7                  (0x080UL << ADC_TR3_LT3_Pos)            /*!< 0x00000080 */
+#define ADC_TR3_LT3_8                  (0x100UL << ADC_TR3_LT3_Pos)            /*!< 0x00000100 */
+#define ADC_TR3_LT3_9                  (0x200UL << ADC_TR3_LT3_Pos)            /*!< 0x00000200 */
+#define ADC_TR3_LT3_10                 (0x400UL << ADC_TR3_LT3_Pos)            /*!< 0x00000400 */
+#define ADC_TR3_LT3_11                 (0x800UL << ADC_TR3_LT3_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR3_HT3_Pos                (16U)
+#define ADC_TR3_HT3_Msk                (0xFFFUL << ADC_TR3_HT3_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR3_HT3                    ADC_TR3_HT3_Msk                         /*!< ADC analog watchdog 3 threshold high */
+#define ADC_TR3_HT3_0                  (0x001UL << ADC_TR3_HT3_Pos)            /*!< 0x00010000 */
+#define ADC_TR3_HT3_1                  (0x002UL << ADC_TR3_HT3_Pos)            /*!< 0x00020000 */
+#define ADC_TR3_HT3_2                  (0x004UL << ADC_TR3_HT3_Pos)            /*!< 0x00040000 */
+#define ADC_TR3_HT3_3                  (0x008UL << ADC_TR3_HT3_Pos)            /*!< 0x00080000 */
+#define ADC_TR3_HT3_4                  (0x010UL << ADC_TR3_HT3_Pos)            /*!< 0x00100000 */
+#define ADC_TR3_HT3_5                  (0x020UL << ADC_TR3_HT3_Pos)            /*!< 0x00200000 */
+#define ADC_TR3_HT3_6                  (0x040UL << ADC_TR3_HT3_Pos)            /*!< 0x00400000 */
+#define ADC_TR3_HT3_7                  (0x080UL << ADC_TR3_HT3_Pos)            /*!< 0x00800000 */
+#define ADC_TR3_HT3_8                  (0x100UL << ADC_TR3_HT3_Pos)            /*!< 0x01000000 */
+#define ADC_TR3_HT3_9                  (0x200UL << ADC_TR3_HT3_Pos)            /*!< 0x02000000 */
+#define ADC_TR3_HT3_10                 (0x400UL << ADC_TR3_HT3_Pos)            /*!< 0x04000000 */
+#define ADC_TR3_HT3_11                 (0x800UL << ADC_TR3_HT3_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_DR register  ********************/
+#define ADC_DR_DATA_Pos                (0U)
+#define ADC_DR_DATA_Msk                (0xFFFFUL << ADC_DR_DATA_Pos)           /*!< 0x0000FFFF */
+#define ADC_DR_DATA                    ADC_DR_DATA_Msk                         /*!< ADC group regular conversion data */
+#define ADC_DR_DATA_0                  (0x0001UL << ADC_DR_DATA_Pos)           /*!< 0x00000001 */
+#define ADC_DR_DATA_1                  (0x0002UL << ADC_DR_DATA_Pos)           /*!< 0x00000002 */
+#define ADC_DR_DATA_2                  (0x0004UL << ADC_DR_DATA_Pos)           /*!< 0x00000004 */
+#define ADC_DR_DATA_3                  (0x0008UL << ADC_DR_DATA_Pos)           /*!< 0x00000008 */
+#define ADC_DR_DATA_4                  (0x0010UL << ADC_DR_DATA_Pos)           /*!< 0x00000010 */
+#define ADC_DR_DATA_5                  (0x0020UL << ADC_DR_DATA_Pos)           /*!< 0x00000020 */
+#define ADC_DR_DATA_6                  (0x0040UL << ADC_DR_DATA_Pos)           /*!< 0x00000040 */
+#define ADC_DR_DATA_7                  (0x0080UL << ADC_DR_DATA_Pos)           /*!< 0x00000080 */
+#define ADC_DR_DATA_8                  (0x0100UL << ADC_DR_DATA_Pos)           /*!< 0x00000100 */
+#define ADC_DR_DATA_9                  (0x0200UL << ADC_DR_DATA_Pos)           /*!< 0x00000200 */
+#define ADC_DR_DATA_10                 (0x0400UL << ADC_DR_DATA_Pos)           /*!< 0x00000400 */
+#define ADC_DR_DATA_11                 (0x0800UL << ADC_DR_DATA_Pos)           /*!< 0x00000800 */
+#define ADC_DR_DATA_12                 (0x1000UL << ADC_DR_DATA_Pos)           /*!< 0x00001000 */
+#define ADC_DR_DATA_13                 (0x2000UL << ADC_DR_DATA_Pos)           /*!< 0x00002000 */
+#define ADC_DR_DATA_14                 (0x4000UL << ADC_DR_DATA_Pos)           /*!< 0x00004000 */
+#define ADC_DR_DATA_15                 (0x8000UL << ADC_DR_DATA_Pos)           /*!< 0x00008000 */
+
+/********************  Bit definition for ADC_AWD2CR register  ****************/
+#define ADC_AWD2CR_AWD2CH_Pos          (0U)
+#define ADC_AWD2CR_AWD2CH_Msk          (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD2CR_AWD2CH              ADC_AWD2CR_AWD2CH_Msk                   /*!< ADC analog watchdog 2 monitored channel selection */
+#define ADC_AWD2CR_AWD2CH_0            (0x00001UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD2CR_AWD2CH_1            (0x00002UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD2CR_AWD2CH_2            (0x00004UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD2CR_AWD2CH_3            (0x00008UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD2CR_AWD2CH_4            (0x00010UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD2CR_AWD2CH_5            (0x00020UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD2CR_AWD2CH_6            (0x00040UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD2CR_AWD2CH_7            (0x00080UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD2CR_AWD2CH_8            (0x00100UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD2CR_AWD2CH_9            (0x00200UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD2CR_AWD2CH_10           (0x00400UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD2CR_AWD2CH_11           (0x00800UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD2CR_AWD2CH_12           (0x01000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD2CR_AWD2CH_13           (0x02000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD2CR_AWD2CH_14           (0x04000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD2CR_AWD2CH_15           (0x08000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD2CR_AWD2CH_16           (0x10000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD2CR_AWD2CH_17           (0x20000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD2CR_AWD2CH_18           (0x40000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_AWD3CR register  ****************/
+#define ADC_AWD3CR_AWD3CH_Pos          (0U)
+#define ADC_AWD3CR_AWD3CH_Msk          (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD3CR_AWD3CH              ADC_AWD3CR_AWD3CH_Msk                   /*!< ADC analog watchdog 3 monitored channel selection */
+#define ADC_AWD3CR_AWD3CH_0            (0x00001UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD3CR_AWD3CH_1            (0x00002UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD3CR_AWD3CH_2            (0x00004UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD3CR_AWD3CH_3            (0x00008UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD3CR_AWD3CH_4            (0x00010UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD3CR_AWD3CH_5            (0x00020UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD3CR_AWD3CH_6            (0x00040UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD3CR_AWD3CH_7            (0x00080UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD3CR_AWD3CH_8            (0x00100UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD3CR_AWD3CH_9            (0x00200UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD3CR_AWD3CH_10           (0x00400UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD3CR_AWD3CH_11           (0x00800UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD3CR_AWD3CH_12           (0x01000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD3CR_AWD3CH_13           (0x02000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD3CR_AWD3CH_14           (0x04000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD3CR_AWD3CH_15           (0x08000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD3CR_AWD3CH_16           (0x10000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD3CR_AWD3CH_17           (0x20000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD3CR_AWD3CH_18           (0x40000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_CALFACT register  ***************/
+#define ADC_CALFACT_CALFACT_Pos        (0U)
+#define ADC_CALFACT_CALFACT_Msk        (0x7FUL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x0000007F */
+#define ADC_CALFACT_CALFACT            ADC_CALFACT_CALFACT_Msk                 /*!< ADC calibration factor in single-ended mode */
+#define ADC_CALFACT_CALFACT_0          (0x01UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000001 */
+#define ADC_CALFACT_CALFACT_1          (0x02UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000002 */
+#define ADC_CALFACT_CALFACT_2          (0x04UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000004 */
+#define ADC_CALFACT_CALFACT_3          (0x08UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000008 */
+#define ADC_CALFACT_CALFACT_4          (0x10UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000010 */
+#define ADC_CALFACT_CALFACT_5          (0x20UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000020 */
+#define ADC_CALFACT_CALFACT_6          (0x40UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000040 */
+
+/*************************  ADC Common registers  *****************************/
+/********************  Bit definition for ADC_CCR register  *******************/
+#define ADC_CCR_PRESC_Pos              (18U)
+#define ADC_CCR_PRESC_Msk              (0xFUL << ADC_CCR_PRESC_Pos)            /*!< 0x003C0000 */
+#define ADC_CCR_PRESC                  ADC_CCR_PRESC_Msk                       /*!< ADC common clock prescaler, only for clock source asynchronous */
+#define ADC_CCR_PRESC_0                (0x1UL << ADC_CCR_PRESC_Pos)            /*!< 0x00040000 */
+#define ADC_CCR_PRESC_1                (0x2UL << ADC_CCR_PRESC_Pos)            /*!< 0x00080000 */
+#define ADC_CCR_PRESC_2                (0x4UL << ADC_CCR_PRESC_Pos)            /*!< 0x00100000 */
+#define ADC_CCR_PRESC_3                (0x8UL << ADC_CCR_PRESC_Pos)            /*!< 0x00200000 */
+
+#define ADC_CCR_VREFEN_Pos             (22U)
+#define ADC_CCR_VREFEN_Msk             (0x1UL << ADC_CCR_VREFEN_Pos)           /*!< 0x00400000 */
+#define ADC_CCR_VREFEN                 ADC_CCR_VREFEN_Msk                      /*!< ADC internal path to VrefInt enable */
+#define ADC_CCR_TSEN_Pos               (23U)
+#define ADC_CCR_TSEN_Msk               (0x1UL << ADC_CCR_TSEN_Pos)             /*!< 0x00800000 */
+#define ADC_CCR_TSEN                   ADC_CCR_TSEN_Msk                        /*!< ADC internal path to temperature sensor enable */
+#define ADC_CCR_VBATEN_Pos             (24U)
+#define ADC_CCR_VBATEN_Msk             (0x1UL << ADC_CCR_VBATEN_Pos)           /*!< 0x01000000 */
+#define ADC_CCR_VBATEN                 ADC_CCR_VBATEN_Msk                      /*!< ADC internal path to battery voltage enable */
+
+/* Legacy */
+#define ADC_CCR_LFMEN_Pos              (25U)
+#define ADC_CCR_LFMEN_Msk              (0x1UL << ADC_CCR_LFMEN_Pos)            /*!< 0x02000000 */
+#define ADC_CCR_LFMEN                  ADC_CCR_LFMEN_Msk                       /*!< Legacy feature, useless on STM32G0 (ADC common clock low frequency mode is automatically managed by ADC peripheral on STM32G0) */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                          CRC calculation unit                              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for CRC_DR register  *********************/
+#define CRC_DR_DR_Pos            (0U)
+#define CRC_DR_DR_Msk            (0xFFFFFFFFUL << CRC_DR_DR_Pos)                /*!< 0xFFFFFFFF */
+#define CRC_DR_DR                CRC_DR_DR_Msk                                  /*!< Data register bits */
+
+/*******************  Bit definition for CRC_IDR register  ********************/
+#define CRC_IDR_IDR_Pos          (0U)
+#define CRC_IDR_IDR_Msk          (0xFFFFFFFFUL << CRC_IDR_IDR_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_IDR_IDR              CRC_IDR_IDR_Msk                                /*!< General-purpose 32-bits data register bits */
+
+/********************  Bit definition for CRC_CR register  ********************/
+#define CRC_CR_RESET_Pos         (0U)
+#define CRC_CR_RESET_Msk         (0x1UL << CRC_CR_RESET_Pos)                    /*!< 0x00000001 */
+#define CRC_CR_RESET             CRC_CR_RESET_Msk                               /*!< RESET the CRC computation unit bit */
+#define CRC_CR_POLYSIZE_Pos      (3U)
+#define CRC_CR_POLYSIZE_Msk      (0x3UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000018 */
+#define CRC_CR_POLYSIZE          CRC_CR_POLYSIZE_Msk                            /*!< Polynomial size bits */
+#define CRC_CR_POLYSIZE_0        (0x1UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000008 */
+#define CRC_CR_POLYSIZE_1        (0x2UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000010 */
+#define CRC_CR_REV_IN_Pos        (5U)
+#define CRC_CR_REV_IN_Msk        (0x3UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000060 */
+#define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                              /*!< REV_IN Reverse Input Data bits */
+#define CRC_CR_REV_IN_0          (0x1UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000020 */
+#define CRC_CR_REV_IN_1          (0x2UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000040 */
+#define CRC_CR_REV_OUT_Pos       (7U)
+#define CRC_CR_REV_OUT_Msk       (0x1UL << CRC_CR_REV_OUT_Pos)                  /*!< 0x00000080 */
+#define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                             /*!< REV_OUT Reverse Output Data bits */
+
+/*******************  Bit definition for CRC_INIT register  *******************/
+#define CRC_INIT_INIT_Pos        (0U)
+#define CRC_INIT_INIT_Msk        (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)            /*!< 0xFFFFFFFF */
+#define CRC_INIT_INIT            CRC_INIT_INIT_Msk                              /*!< Initial CRC value bits */
+
+/*******************  Bit definition for CRC_POL register  ********************/
+#define CRC_POL_POL_Pos          (0U)
+#define CRC_POL_POL_Msk          (0xFFFFFFFFUL << CRC_POL_POL_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_POL_POL              CRC_POL_POL_Msk                                /*!< Coefficients of the polynomial */
+
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 Debug MCU                                  */
+/*                                                                            */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                           DMA Controller (DMA)                             */
+/*                                                                            */
+/******************************************************************************/
+
+/*******************  Bit definition for DMA_ISR register  ********************/
+#define DMA_ISR_GIF1_Pos       (0U)
+#define DMA_ISR_GIF1_Msk       (0x1UL << DMA_ISR_GIF1_Pos)                     /*!< 0x00000001 */
+#define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                /*!< Channel 1 Global interrupt flag */
+#define DMA_ISR_TCIF1_Pos      (1U)
+#define DMA_ISR_TCIF1_Msk      (0x1UL << DMA_ISR_TCIF1_Pos)                    /*!< 0x00000002 */
+#define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               /*!< Channel 1 Transfer Complete flag */
+#define DMA_ISR_HTIF1_Pos      (2U)
+#define DMA_ISR_HTIF1_Msk      (0x1UL << DMA_ISR_HTIF1_Pos)                    /*!< 0x00000004 */
+#define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               /*!< Channel 1 Half Transfer flag */
+#define DMA_ISR_TEIF1_Pos      (3U)
+#define DMA_ISR_TEIF1_Msk      (0x1UL << DMA_ISR_TEIF1_Pos)                    /*!< 0x00000008 */
+#define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               /*!< Channel 1 Transfer Error flag */
+#define DMA_ISR_GIF2_Pos       (4U)
+#define DMA_ISR_GIF2_Msk       (0x1UL << DMA_ISR_GIF2_Pos)                     /*!< 0x00000010 */
+#define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                /*!< Channel 2 Global interrupt flag */
+#define DMA_ISR_TCIF2_Pos      (5U)
+#define DMA_ISR_TCIF2_Msk      (0x1UL << DMA_ISR_TCIF2_Pos)                    /*!< 0x00000020 */
+#define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               /*!< Channel 2 Transfer Complete flag */
+#define DMA_ISR_HTIF2_Pos      (6U)
+#define DMA_ISR_HTIF2_Msk      (0x1UL << DMA_ISR_HTIF2_Pos)                    /*!< 0x00000040 */
+#define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               /*!< Channel 2 Half Transfer flag */
+#define DMA_ISR_TEIF2_Pos      (7U)
+#define DMA_ISR_TEIF2_Msk      (0x1UL << DMA_ISR_TEIF2_Pos)                    /*!< 0x00000080 */
+#define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               /*!< Channel 2 Transfer Error flag */
+#define DMA_ISR_GIF3_Pos       (8U)
+#define DMA_ISR_GIF3_Msk       (0x1UL << DMA_ISR_GIF3_Pos)                     /*!< 0x00000100 */
+#define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                /*!< Channel 3 Global interrupt flag */
+#define DMA_ISR_TCIF3_Pos      (9U)
+#define DMA_ISR_TCIF3_Msk      (0x1UL << DMA_ISR_TCIF3_Pos)                    /*!< 0x00000200 */
+#define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               /*!< Channel 3 Transfer Complete flag */
+#define DMA_ISR_HTIF3_Pos      (10U)
+#define DMA_ISR_HTIF3_Msk      (0x1UL << DMA_ISR_HTIF3_Pos)                    /*!< 0x00000400 */
+#define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               /*!< Channel 3 Half Transfer flag */
+#define DMA_ISR_TEIF3_Pos      (11U)
+#define DMA_ISR_TEIF3_Msk      (0x1UL << DMA_ISR_TEIF3_Pos)                    /*!< 0x00000800 */
+#define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               /*!< Channel 3 Transfer Error flag */
+#define DMA_ISR_GIF4_Pos       (12U)
+#define DMA_ISR_GIF4_Msk       (0x1UL << DMA_ISR_GIF4_Pos)                     /*!< 0x00001000 */
+#define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                /*!< Channel 4 Global interrupt flag */
+#define DMA_ISR_TCIF4_Pos      (13U)
+#define DMA_ISR_TCIF4_Msk      (0x1UL << DMA_ISR_TCIF4_Pos)                    /*!< 0x00002000 */
+#define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               /*!< Channel 4 Transfer Complete flag */
+#define DMA_ISR_HTIF4_Pos      (14U)
+#define DMA_ISR_HTIF4_Msk      (0x1UL << DMA_ISR_HTIF4_Pos)                    /*!< 0x00004000 */
+#define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               /*!< Channel 4 Half Transfer flag */
+#define DMA_ISR_TEIF4_Pos      (15U)
+#define DMA_ISR_TEIF4_Msk      (0x1UL << DMA_ISR_TEIF4_Pos)                    /*!< 0x00008000 */
+#define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               /*!< Channel 4 Transfer Error flag */
+#define DMA_ISR_GIF5_Pos       (16U)
+#define DMA_ISR_GIF5_Msk       (0x1UL << DMA_ISR_GIF5_Pos)                     /*!< 0x00010000 */
+#define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                /*!< Channel 5 Global interrupt flag */
+#define DMA_ISR_TCIF5_Pos      (17U)
+#define DMA_ISR_TCIF5_Msk      (0x1UL << DMA_ISR_TCIF5_Pos)                    /*!< 0x00020000 */
+#define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               /*!< Channel 5 Transfer Complete flag */
+#define DMA_ISR_HTIF5_Pos      (18U)
+#define DMA_ISR_HTIF5_Msk      (0x1UL << DMA_ISR_HTIF5_Pos)                    /*!< 0x00040000 */
+#define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               /*!< Channel 5 Half Transfer flag */
+#define DMA_ISR_TEIF5_Pos      (19U)
+#define DMA_ISR_TEIF5_Msk      (0x1UL << DMA_ISR_TEIF5_Pos)                    /*!< 0x00080000 */
+#define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               /*!< Channel 5 Transfer Error flag */
+#define DMA_ISR_GIF6_Pos       (20U)
+#define DMA_ISR_GIF6_Msk       (0x1UL << DMA_ISR_GIF6_Pos)                     /*!< 0x00100000 */
+#define DMA_ISR_GIF6           DMA_ISR_GIF6_Msk                                /*!< Channel 6 Global interrupt flag */
+#define DMA_ISR_TCIF6_Pos      (21U)
+#define DMA_ISR_TCIF6_Msk      (0x1UL << DMA_ISR_TCIF6_Pos)                    /*!< 0x00200000 */
+#define DMA_ISR_TCIF6          DMA_ISR_TCIF6_Msk                               /*!< Channel 6 Transfer Complete flag */
+#define DMA_ISR_HTIF6_Pos      (22U)
+#define DMA_ISR_HTIF6_Msk      (0x1UL << DMA_ISR_HTIF6_Pos)                    /*!< 0x00400000 */
+#define DMA_ISR_HTIF6          DMA_ISR_HTIF6_Msk                               /*!< Channel 6 Half Transfer flag */
+#define DMA_ISR_TEIF6_Pos      (23U)
+#define DMA_ISR_TEIF6_Msk      (0x1UL << DMA_ISR_TEIF6_Pos)                    /*!< 0x00800000 */
+#define DMA_ISR_TEIF6          DMA_ISR_TEIF6_Msk                               /*!< Channel 6 Transfer Error flag */
+#define DMA_ISR_GIF7_Pos       (24U)
+#define DMA_ISR_GIF7_Msk       (0x1UL << DMA_ISR_GIF7_Pos)                     /*!< 0x01000000 */
+#define DMA_ISR_GIF7           DMA_ISR_GIF7_Msk                                /*!< Channel 7 Global interrupt flag */
+#define DMA_ISR_TCIF7_Pos      (25U)
+#define DMA_ISR_TCIF7_Msk      (0x1UL << DMA_ISR_TCIF7_Pos)                    /*!< 0x02000000 */
+#define DMA_ISR_TCIF7          DMA_ISR_TCIF7_Msk                               /*!< Channel 7 Transfer Complete flag */
+#define DMA_ISR_HTIF7_Pos      (26U)
+#define DMA_ISR_HTIF7_Msk      (0x1UL << DMA_ISR_HTIF7_Pos)                    /*!< 0x04000000 */
+#define DMA_ISR_HTIF7          DMA_ISR_HTIF7_Msk                               /*!< Channel 7 Half Transfer flag */
+#define DMA_ISR_TEIF7_Pos      (27U)
+#define DMA_ISR_TEIF7_Msk      (0x1UL << DMA_ISR_TEIF7_Pos)                    /*!< 0x08000000 */
+#define DMA_ISR_TEIF7          DMA_ISR_TEIF7_Msk                               /*!< Channel 7 Transfer Error flag */
+
+/*******************  Bit definition for DMA_IFCR register  *******************/
+#define DMA_IFCR_CGIF1_Pos     (0U)
+#define DMA_IFCR_CGIF1_Msk     (0x1UL << DMA_IFCR_CGIF1_Pos)                   /*!< 0x00000001 */
+#define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              /*!< Channel 1 Global interrupt clearr */
+#define DMA_IFCR_CTCIF1_Pos    (1U)
+#define DMA_IFCR_CTCIF1_Msk    (0x1UL << DMA_IFCR_CTCIF1_Pos)                  /*!< 0x00000002 */
+#define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             /*!< Channel 1 Transfer Complete clear */
+#define DMA_IFCR_CHTIF1_Pos    (2U)
+#define DMA_IFCR_CHTIF1_Msk    (0x1UL << DMA_IFCR_CHTIF1_Pos)                  /*!< 0x00000004 */
+#define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             /*!< Channel 1 Half Transfer clear */
+#define DMA_IFCR_CTEIF1_Pos    (3U)
+#define DMA_IFCR_CTEIF1_Msk    (0x1UL << DMA_IFCR_CTEIF1_Pos)                  /*!< 0x00000008 */
+#define DMA_IFCR_CTEIF1        DMA_IFCR_CTEIF1_Msk                             /*!< Channel 1 Transfer Error clear */
+#define DMA_IFCR_CGIF2_Pos     (4U)
+#define DMA_IFCR_CGIF2_Msk     (0x1UL << DMA_IFCR_CGIF2_Pos)                   /*!< 0x00000010 */
+#define DMA_IFCR_CGIF2         DMA_IFCR_CGIF2_Msk                              /*!< Channel 2 Global interrupt clear */
+#define DMA_IFCR_CTCIF2_Pos    (5U)
+#define DMA_IFCR_CTCIF2_Msk    (0x1UL << DMA_IFCR_CTCIF2_Pos)                  /*!< 0x00000020 */
+#define DMA_IFCR_CTCIF2        DMA_IFCR_CTCIF2_Msk                             /*!< Channel 2 Transfer Complete clear */
+#define DMA_IFCR_CHTIF2_Pos    (6U)
+#define DMA_IFCR_CHTIF2_Msk    (0x1UL << DMA_IFCR_CHTIF2_Pos)                  /*!< 0x00000040 */
+#define DMA_IFCR_CHTIF2        DMA_IFCR_CHTIF2_Msk                             /*!< Channel 2 Half Transfer clear */
+#define DMA_IFCR_CTEIF2_Pos    (7U)
+#define DMA_IFCR_CTEIF2_Msk    (0x1UL << DMA_IFCR_CTEIF2_Pos)                  /*!< 0x00000080 */
+#define DMA_IFCR_CTEIF2        DMA_IFCR_CTEIF2_Msk                             /*!< Channel 2 Transfer Error clear */
+#define DMA_IFCR_CGIF3_Pos     (8U)
+#define DMA_IFCR_CGIF3_Msk     (0x1UL << DMA_IFCR_CGIF3_Pos)                   /*!< 0x00000100 */
+#define DMA_IFCR_CGIF3         DMA_IFCR_CGIF3_Msk                              /*!< Channel 3 Global interrupt clear */
+#define DMA_IFCR_CTCIF3_Pos    (9U)
+#define DMA_IFCR_CTCIF3_Msk    (0x1UL << DMA_IFCR_CTCIF3_Pos)                  /*!< 0x00000200 */
+#define DMA_IFCR_CTCIF3        DMA_IFCR_CTCIF3_Msk                             /*!< Channel 3 Transfer Complete clear */
+#define DMA_IFCR_CHTIF3_Pos    (10U)
+#define DMA_IFCR_CHTIF3_Msk    (0x1UL << DMA_IFCR_CHTIF3_Pos)                  /*!< 0x00000400 */
+#define DMA_IFCR_CHTIF3        DMA_IFCR_CHTIF3_Msk                             /*!< Channel 3 Half Transfer clear */
+#define DMA_IFCR_CTEIF3_Pos    (11U)
+#define DMA_IFCR_CTEIF3_Msk    (0x1UL << DMA_IFCR_CTEIF3_Pos)                  /*!< 0x00000800 */
+#define DMA_IFCR_CTEIF3        DMA_IFCR_CTEIF3_Msk                             /*!< Channel 3 Transfer Error clear */
+#define DMA_IFCR_CGIF4_Pos     (12U)
+#define DMA_IFCR_CGIF4_Msk     (0x1UL << DMA_IFCR_CGIF4_Pos)                   /*!< 0x00001000 */
+#define DMA_IFCR_CGIF4         DMA_IFCR_CGIF4_Msk                              /*!< Channel 4 Global interrupt clear */
+#define DMA_IFCR_CTCIF4_Pos    (13U)
+#define DMA_IFCR_CTCIF4_Msk    (0x1UL << DMA_IFCR_CTCIF4_Pos)                  /*!< 0x00002000 */
+#define DMA_IFCR_CTCIF4        DMA_IFCR_CTCIF4_Msk                             /*!< Channel 4 Transfer Complete clear */
+#define DMA_IFCR_CHTIF4_Pos    (14U)
+#define DMA_IFCR_CHTIF4_Msk    (0x1UL << DMA_IFCR_CHTIF4_Pos)                  /*!< 0x00004000 */
+#define DMA_IFCR_CHTIF4        DMA_IFCR_CHTIF4_Msk                             /*!< Channel 4 Half Transfer clear */
+#define DMA_IFCR_CTEIF4_Pos    (15U)
+#define DMA_IFCR_CTEIF4_Msk    (0x1UL << DMA_IFCR_CTEIF4_Pos)                  /*!< 0x00008000 */
+#define DMA_IFCR_CTEIF4        DMA_IFCR_CTEIF4_Msk                             /*!< Channel 4 Transfer Error clear */
+#define DMA_IFCR_CGIF5_Pos     (16U)
+#define DMA_IFCR_CGIF5_Msk     (0x1UL << DMA_IFCR_CGIF5_Pos)                   /*!< 0x00010000 */
+#define DMA_IFCR_CGIF5         DMA_IFCR_CGIF5_Msk                              /*!< Channel 5 Global interrupt clear */
+#define DMA_IFCR_CTCIF5_Pos    (17U)
+#define DMA_IFCR_CTCIF5_Msk    (0x1UL << DMA_IFCR_CTCIF5_Pos)                  /*!< 0x00020000 */
+#define DMA_IFCR_CTCIF5        DMA_IFCR_CTCIF5_Msk                             /*!< Channel 5 Transfer Complete clear */
+#define DMA_IFCR_CHTIF5_Pos    (18U)
+#define DMA_IFCR_CHTIF5_Msk    (0x1UL << DMA_IFCR_CHTIF5_Pos)                  /*!< 0x00040000 */
+#define DMA_IFCR_CHTIF5        DMA_IFCR_CHTIF5_Msk                             /*!< Channel 5 Half Transfer clear */
+#define DMA_IFCR_CTEIF5_Pos    (19U)
+#define DMA_IFCR_CTEIF5_Msk    (0x1UL << DMA_IFCR_CTEIF5_Pos)                  /*!< 0x00080000 */
+#define DMA_IFCR_CTEIF5        DMA_IFCR_CTEIF5_Msk                             /*!< Channel 5 Transfer Error clear */
+#define DMA_IFCR_CGIF6_Pos     (20U)
+#define DMA_IFCR_CGIF6_Msk     (0x1UL << DMA_IFCR_CGIF6_Pos)                   /*!< 0x00100000 */
+#define DMA_IFCR_CGIF6         DMA_IFCR_CGIF6_Msk                              /*!< Channel 6 Global interrupt clear */
+#define DMA_IFCR_CTCIF6_Pos    (21U)
+#define DMA_IFCR_CTCIF6_Msk    (0x1UL << DMA_IFCR_CTCIF6_Pos)                  /*!< 0x00200000 */
+#define DMA_IFCR_CTCIF6        DMA_IFCR_CTCIF6_Msk                             /*!< Channel 6 Transfer Complete clear */
+#define DMA_IFCR_CHTIF6_Pos    (22U)
+#define DMA_IFCR_CHTIF6_Msk    (0x1UL << DMA_IFCR_CHTIF6_Pos)                  /*!< 0x00400000 */
+#define DMA_IFCR_CHTIF6        DMA_IFCR_CHTIF6_Msk                             /*!< Channel 6 Half Transfer clear */
+#define DMA_IFCR_CTEIF6_Pos    (23U)
+#define DMA_IFCR_CTEIF6_Msk    (0x1UL << DMA_IFCR_CTEIF6_Pos)                  /*!< 0x00800000 */
+#define DMA_IFCR_CTEIF6        DMA_IFCR_CTEIF6_Msk                             /*!< Channel 6 Transfer Error clear */
+#define DMA_IFCR_CGIF7_Pos     (24U)
+#define DMA_IFCR_CGIF7_Msk     (0x1UL << DMA_IFCR_CGIF7_Pos)                   /*!< 0x01000000 */
+#define DMA_IFCR_CGIF7         DMA_IFCR_CGIF7_Msk                              /*!< Channel 7 Global interrupt clear */
+#define DMA_IFCR_CTCIF7_Pos    (25U)
+#define DMA_IFCR_CTCIF7_Msk    (0x1UL << DMA_IFCR_CTCIF7_Pos)                  /*!< 0x02000000 */
+#define DMA_IFCR_CTCIF7        DMA_IFCR_CTCIF7_Msk                             /*!< Channel 7 Transfer Complete clear */
+#define DMA_IFCR_CHTIF7_Pos    (26U)
+#define DMA_IFCR_CHTIF7_Msk    (0x1UL << DMA_IFCR_CHTIF7_Pos)                  /*!< 0x04000000 */
+#define DMA_IFCR_CHTIF7        DMA_IFCR_CHTIF7_Msk                             /*!< Channel 7 Half Transfer clear */
+#define DMA_IFCR_CTEIF7_Pos    (27U)
+#define DMA_IFCR_CTEIF7_Msk    (0x1UL << DMA_IFCR_CTEIF7_Pos)                  /*!< 0x08000000 */
+#define DMA_IFCR_CTEIF7        DMA_IFCR_CTEIF7_Msk                             /*!< Channel 7 Transfer Error clear */
+
+/*******************  Bit definition for DMA_CCR register  ********************/
+#define DMA_CCR_EN_Pos         (0U)
+#define DMA_CCR_EN_Msk         (0x1UL << DMA_CCR_EN_Pos)                       /*!< 0x00000001 */
+#define DMA_CCR_EN             DMA_CCR_EN_Msk                                  /*!< Channel enable                      */
+#define DMA_CCR_TCIE_Pos       (1U)
+#define DMA_CCR_TCIE_Msk       (0x1UL << DMA_CCR_TCIE_Pos)                     /*!< 0x00000002 */
+#define DMA_CCR_TCIE           DMA_CCR_TCIE_Msk                                /*!< Transfer complete interrupt enable  */
+#define DMA_CCR_HTIE_Pos       (2U)
+#define DMA_CCR_HTIE_Msk       (0x1UL << DMA_CCR_HTIE_Pos)                     /*!< 0x00000004 */
+#define DMA_CCR_HTIE           DMA_CCR_HTIE_Msk                                /*!< Half Transfer interrupt enable      */
+#define DMA_CCR_TEIE_Pos       (3U)
+#define DMA_CCR_TEIE_Msk       (0x1UL << DMA_CCR_TEIE_Pos)                     /*!< 0x00000008 */
+#define DMA_CCR_TEIE           DMA_CCR_TEIE_Msk                                /*!< Transfer error interrupt enable     */
+#define DMA_CCR_DIR_Pos        (4U)
+#define DMA_CCR_DIR_Msk        (0x1UL << DMA_CCR_DIR_Pos)                      /*!< 0x00000010 */
+#define DMA_CCR_DIR            DMA_CCR_DIR_Msk                                 /*!< Data transfer direction             */
+#define DMA_CCR_CIRC_Pos       (5U)
+#define DMA_CCR_CIRC_Msk       (0x1UL << DMA_CCR_CIRC_Pos)                     /*!< 0x00000020 */
+#define DMA_CCR_CIRC           DMA_CCR_CIRC_Msk                                /*!< Circular mode                       */
+#define DMA_CCR_PINC_Pos       (6U)
+#define DMA_CCR_PINC_Msk       (0x1UL << DMA_CCR_PINC_Pos)                     /*!< 0x00000040 */
+#define DMA_CCR_PINC           DMA_CCR_PINC_Msk                                /*!< Peripheral increment mode           */
+#define DMA_CCR_MINC_Pos       (7U)
+#define DMA_CCR_MINC_Msk       (0x1UL << DMA_CCR_MINC_Pos)                     /*!< 0x00000080 */
+#define DMA_CCR_MINC           DMA_CCR_MINC_Msk                                /*!< Memory increment mode               */
+
+#define DMA_CCR_PSIZE_Pos      (8U)
+#define DMA_CCR_PSIZE_Msk      (0x3UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000300 */
+#define DMA_CCR_PSIZE          DMA_CCR_PSIZE_Msk                               /*!< PSIZE[1:0] bits (Peripheral size)   */
+#define DMA_CCR_PSIZE_0        (0x1UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000100 */
+#define DMA_CCR_PSIZE_1        (0x2UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000200 */
+
+#define DMA_CCR_MSIZE_Pos      (10U)
+#define DMA_CCR_MSIZE_Msk      (0x3UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000C00 */
+#define DMA_CCR_MSIZE          DMA_CCR_MSIZE_Msk                               /*!< MSIZE[1:0] bits (Memory size)       */
+#define DMA_CCR_MSIZE_0        (0x1UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000400 */
+#define DMA_CCR_MSIZE_1        (0x2UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000800 */
+
+#define DMA_CCR_PL_Pos         (12U)
+#define DMA_CCR_PL_Msk         (0x3UL << DMA_CCR_PL_Pos)                       /*!< 0x00003000 */
+#define DMA_CCR_PL             DMA_CCR_PL_Msk                                  /*!< PL[1:0] bits(Channel Priority level)*/
+#define DMA_CCR_PL_0           (0x1UL << DMA_CCR_PL_Pos)                       /*!< 0x00001000 */
+#define DMA_CCR_PL_1           (0x2UL << DMA_CCR_PL_Pos)                        /*!< 0x00002000 */
+
+#define DMA_CCR_MEM2MEM_Pos    (14U)
+#define DMA_CCR_MEM2MEM_Msk    (0x1UL << DMA_CCR_MEM2MEM_Pos)                  /*!< 0x00004000 */
+#define DMA_CCR_MEM2MEM        DMA_CCR_MEM2MEM_Msk                             /*!< Memory to memory mode               */
+
+/******************  Bit definition for DMA_CNDTR register  *******************/
+#define DMA_CNDTR_NDT_Pos      (0U)
+#define DMA_CNDTR_NDT_Msk      (0xFFFFUL << DMA_CNDTR_NDT_Pos)                 /*!< 0x0000FFFF */
+#define DMA_CNDTR_NDT          DMA_CNDTR_NDT_Msk                               /*!< Number of data to Transfer          */
+
+/******************  Bit definition for DMA_CPAR register  ********************/
+#define DMA_CPAR_PA_Pos        (0U)
+#define DMA_CPAR_PA_Msk        (0xFFFFFFFFUL << DMA_CPAR_PA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CPAR_PA            DMA_CPAR_PA_Msk                                 /*!< Peripheral Address                  */
+
+/******************  Bit definition for DMA_CMAR register  ********************/
+#define DMA_CMAR_MA_Pos        (0U)
+#define DMA_CMAR_MA_Msk        (0xFFFFFFFFUL << DMA_CMAR_MA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CMAR_MA            DMA_CMAR_MA_Msk                                 /*!< Memory Address                      */
+
+/******************************************************************************/
+/*                                                                            */
+/*                             DMAMUX Controller                              */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for DMAMUX_CxCR register  **************/
+#define DMAMUX_CxCR_DMAREQ_ID_Pos              (0U)
+#define DMAMUX_CxCR_DMAREQ_ID_Msk              (0x3FUL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x0000003F */
+#define DMAMUX_CxCR_DMAREQ_ID                  DMAMUX_CxCR_DMAREQ_ID_Msk             /*!< DMA Request ID   */
+#define DMAMUX_CxCR_DMAREQ_ID_0                (0x01UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_CxCR_DMAREQ_ID_1                (0x02UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_CxCR_DMAREQ_ID_2                (0x04UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_CxCR_DMAREQ_ID_3                (0x08UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_CxCR_DMAREQ_ID_4                (0x10UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_CxCR_DMAREQ_ID_5                (0x20UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000020 */
+#define DMAMUX_CxCR_DMAREQ_ID_6                (0x40UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000040 */
+#define DMAMUX_CxCR_SOIE_Pos                   (8U)
+#define DMAMUX_CxCR_SOIE_Msk                   (0x1UL << DMAMUX_CxCR_SOIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_CxCR_SOIE                       DMAMUX_CxCR_SOIE_Msk             /*!< Synchro overrun interrupt enable     */
+#define DMAMUX_CxCR_EGE_Pos                    (9U)
+#define DMAMUX_CxCR_EGE_Msk                    (0x1UL << DMAMUX_CxCR_EGE_Pos)   /*!< 0x00000200 */
+#define DMAMUX_CxCR_EGE                        DMAMUX_CxCR_EGE_Msk              /*!< Event generation interrupt enable    */
+#define DMAMUX_CxCR_SE_Pos                     (16U)
+#define DMAMUX_CxCR_SE_Msk                     (0x1UL << DMAMUX_CxCR_SE_Pos)    /*!< 0x00010000 */
+#define DMAMUX_CxCR_SE                         DMAMUX_CxCR_SE_Msk               /*!< Synchronization enable               */
+#define DMAMUX_CxCR_SPOL_Pos                   (17U)
+#define DMAMUX_CxCR_SPOL_Msk                   (0x3UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00060000 */
+#define DMAMUX_CxCR_SPOL                       DMAMUX_CxCR_SPOL_Msk             /*!< Synchronization polarity             */
+#define DMAMUX_CxCR_SPOL_0                     (0x1UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00020000 */
+#define DMAMUX_CxCR_SPOL_1                     (0x2UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00040000 */
+#define DMAMUX_CxCR_NBREQ_Pos                  (19U)
+#define DMAMUX_CxCR_NBREQ_Msk                  (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_CxCR_NBREQ                      DMAMUX_CxCR_NBREQ_Msk             /*!< Number of request                    */
+#define DMAMUX_CxCR_NBREQ_0                    (0x01UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_CxCR_NBREQ_1                    (0x02UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_CxCR_NBREQ_2                    (0x04UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_CxCR_NBREQ_3                    (0x08UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_CxCR_NBREQ_4                    (0x10UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00800000 */
+#define DMAMUX_CxCR_SYNC_ID_Pos                (24U)
+#define DMAMUX_CxCR_SYNC_ID_Msk                (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x1F000000 */
+#define DMAMUX_CxCR_SYNC_ID                    DMAMUX_CxCR_SYNC_ID_Msk             /*!< Synchronization ID                   */
+#define DMAMUX_CxCR_SYNC_ID_0                  (0x01UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x01000000 */
+#define DMAMUX_CxCR_SYNC_ID_1                  (0x02UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x02000000 */
+#define DMAMUX_CxCR_SYNC_ID_2                  (0x04UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x04000000 */
+#define DMAMUX_CxCR_SYNC_ID_3                  (0x08UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x08000000 */
+#define DMAMUX_CxCR_SYNC_ID_4                  (0x10UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x10000000 */
+
+/*******************  Bits definition for DMAMUX_CSR register  **************/
+#define DMAMUX_CSR_SOF0_Pos                    (0U)
+#define DMAMUX_CSR_SOF0_Msk                    (0x1UL << DMAMUX_CSR_SOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CSR_SOF0                        DMAMUX_CSR_SOF0_Msk             /*!< Synchronization Overrun Flag 0       */
+#define DMAMUX_CSR_SOF1_Pos                    (1U)
+#define DMAMUX_CSR_SOF1_Msk                    (0x1UL << DMAMUX_CSR_SOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CSR_SOF1                        DMAMUX_CSR_SOF1_Msk             /*!< Synchronization Overrun Flag 1       */
+#define DMAMUX_CSR_SOF2_Pos                    (2U)
+#define DMAMUX_CSR_SOF2_Msk                    (0x1UL << DMAMUX_CSR_SOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CSR_SOF2                        DMAMUX_CSR_SOF2_Msk             /*!< Synchronization Overrun Flag 2       */
+#define DMAMUX_CSR_SOF3_Pos                    (3U)
+#define DMAMUX_CSR_SOF3_Msk                    (0x1UL << DMAMUX_CSR_SOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CSR_SOF3                        DMAMUX_CSR_SOF3_Msk             /*!< Synchronization Overrun Flag 3       */
+#define DMAMUX_CSR_SOF4_Pos                    (4U)
+#define DMAMUX_CSR_SOF4_Msk                    (0x1UL << DMAMUX_CSR_SOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CSR_SOF4                        DMAMUX_CSR_SOF4_Msk             /*!< Synchronization Overrun Flag 4       */
+#define DMAMUX_CSR_SOF5_Pos                    (5U)
+#define DMAMUX_CSR_SOF5_Msk                    (0x1UL << DMAMUX_CSR_SOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CSR_SOF5                        DMAMUX_CSR_SOF5_Msk             /*!< Synchronization Overrun Flag 5       */
+#define DMAMUX_CSR_SOF6_Pos                    (6U)
+#define DMAMUX_CSR_SOF6_Msk                    (0x1UL << DMAMUX_CSR_SOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CSR_SOF6                        DMAMUX_CSR_SOF6_Msk             /*!< Synchronization Overrun Flag 6       */
+
+/********************  Bits definition for DMAMUX_CFR register  **************/
+#define DMAMUX_CFR_CSOF0_Pos                   (0U)
+#define DMAMUX_CFR_CSOF0_Msk                   (0x1UL << DMAMUX_CFR_CSOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CFR_CSOF0                       DMAMUX_CFR_CSOF0_Msk             /*!< Clear Overrun Flag 0                 */
+#define DMAMUX_CFR_CSOF1_Pos                   (1U)
+#define DMAMUX_CFR_CSOF1_Msk                   (0x1UL << DMAMUX_CFR_CSOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CFR_CSOF1                       DMAMUX_CFR_CSOF1_Msk             /*!< Clear Overrun Flag 1                 */
+#define DMAMUX_CFR_CSOF2_Pos                   (2U)
+#define DMAMUX_CFR_CSOF2_Msk                   (0x1UL << DMAMUX_CFR_CSOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CFR_CSOF2                       DMAMUX_CFR_CSOF2_Msk             /*!< Clear Overrun Flag 2                 */
+#define DMAMUX_CFR_CSOF3_Pos                   (3U)
+#define DMAMUX_CFR_CSOF3_Msk                   (0x1UL << DMAMUX_CFR_CSOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CFR_CSOF3                       DMAMUX_CFR_CSOF3_Msk             /*!< Clear Overrun Flag 3                 */
+#define DMAMUX_CFR_CSOF4_Pos                   (4U)
+#define DMAMUX_CFR_CSOF4_Msk                   (0x1UL << DMAMUX_CFR_CSOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CFR_CSOF4                       DMAMUX_CFR_CSOF4_Msk             /*!< Clear Overrun Flag 4                 */
+#define DMAMUX_CFR_CSOF5_Pos                   (5U)
+#define DMAMUX_CFR_CSOF5_Msk                   (0x1UL << DMAMUX_CFR_CSOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CFR_CSOF5                       DMAMUX_CFR_CSOF5_Msk             /*!< Clear Overrun Flag 5                 */
+#define DMAMUX_CFR_CSOF6_Pos                   (6U)
+#define DMAMUX_CFR_CSOF6_Msk                   (0x1UL << DMAMUX_CFR_CSOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CFR_CSOF6                       DMAMUX_CFR_CSOF6_Msk             /*!< Clear Overrun Flag 6                 */
+
+/********************  Bits definition for DMAMUX_RGxCR register  ************/
+#define DMAMUX_RGxCR_SIG_ID_Pos                (0U)
+#define DMAMUX_RGxCR_SIG_ID_Msk                (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x0000001F */
+#define DMAMUX_RGxCR_SIG_ID                    DMAMUX_RGxCR_SIG_ID_Msk             /*!< Signal ID                         */
+#define DMAMUX_RGxCR_SIG_ID_0                  (0x01UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGxCR_SIG_ID_1                  (0x02UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGxCR_SIG_ID_2                  (0x04UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGxCR_SIG_ID_3                  (0x08UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGxCR_SIG_ID_4                  (0x10UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_RGxCR_OIE_Pos                   (8U)
+#define DMAMUX_RGxCR_OIE_Msk                   (0x1UL << DMAMUX_RGxCR_OIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_RGxCR_OIE                       DMAMUX_RGxCR_OIE_Msk             /*!< Overrun interrupt enable             */
+#define DMAMUX_RGxCR_GE_Pos                    (16U)
+#define DMAMUX_RGxCR_GE_Msk                    (0x1UL << DMAMUX_RGxCR_GE_Pos)   /*!< 0x00010000 */
+#define DMAMUX_RGxCR_GE                        DMAMUX_RGxCR_GE_Msk              /*!< Generation enable                    */
+#define DMAMUX_RGxCR_GPOL_Pos                  (17U)
+#define DMAMUX_RGxCR_GPOL_Msk                  (0x3UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00060000 */
+#define DMAMUX_RGxCR_GPOL                      DMAMUX_RGxCR_GPOL_Msk            /*!< Generation polarity                  */
+#define DMAMUX_RGxCR_GPOL_0                    (0x1UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00020000 */
+#define DMAMUX_RGxCR_GPOL_1                    (0x2UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00040000 */
+#define DMAMUX_RGxCR_GNBREQ_Pos                (19U)
+#define DMAMUX_RGxCR_GNBREQ_Msk                (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_RGxCR_GNBREQ                    DMAMUX_RGxCR_GNBREQ_Msk             /*!< Number of request                 */
+#define DMAMUX_RGxCR_GNBREQ_0                  (0x01UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_RGxCR_GNBREQ_1                  (0x02UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_RGxCR_GNBREQ_2                  (0x04UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_RGxCR_GNBREQ_3                  (0x08UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_RGxCR_GNBREQ_4                  (0x10UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00800000 */
+
+/********************  Bits definition for DMAMUX_RGSR register  **************/
+#define DMAMUX_RGSR_OF0_Pos                    (0U)
+#define DMAMUX_RGSR_OF0_Msk                    (0x1UL << DMAMUX_RGSR_OF0_Pos)   /*!< 0x00000001 */
+#define DMAMUX_RGSR_OF0                        DMAMUX_RGSR_OF0_Msk              /*!< Overrun flag 0                       */
+#define DMAMUX_RGSR_OF1_Pos                    (1U)
+#define DMAMUX_RGSR_OF1_Msk                    (0x1UL << DMAMUX_RGSR_OF1_Pos)   /*!< 0x00000002 */
+#define DMAMUX_RGSR_OF1                        DMAMUX_RGSR_OF1_Msk              /*!< Overrun flag 1                       */
+#define DMAMUX_RGSR_OF2_Pos                    (2U)
+#define DMAMUX_RGSR_OF2_Msk                    (0x1UL << DMAMUX_RGSR_OF2_Pos)   /*!< 0x00000004 */
+#define DMAMUX_RGSR_OF2                        DMAMUX_RGSR_OF2_Msk              /*!< Overrun flag 2                       */
+#define DMAMUX_RGSR_OF3_Pos                    (3U)
+#define DMAMUX_RGSR_OF3_Msk                    (0x1UL << DMAMUX_RGSR_OF3_Pos)   /*!< 0x00000008 */
+#define DMAMUX_RGSR_OF3                        DMAMUX_RGSR_OF3_Msk              /*!< Overrun flag 3                       */
+
+/********************  Bits definition for DMAMUX_RGCFR register  **************/
+#define DMAMUX_RGCFR_COF0_Pos                  (0U)
+#define DMAMUX_RGCFR_COF0_Msk                  (0x1UL << DMAMUX_RGCFR_COF0_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGCFR_COF0                      DMAMUX_RGCFR_COF0_Msk            /*!< Clear Overrun flag 0                 */
+#define DMAMUX_RGCFR_COF1_Pos                  (1U)
+#define DMAMUX_RGCFR_COF1_Msk                  (0x1UL << DMAMUX_RGCFR_COF1_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGCFR_COF1                      DMAMUX_RGCFR_COF1_Msk            /*!< Clear Overrun flag 1                 */
+#define DMAMUX_RGCFR_COF2_Pos                  (2U)
+#define DMAMUX_RGCFR_COF2_Msk                  (0x1UL << DMAMUX_RGCFR_COF2_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGCFR_COF2                      DMAMUX_RGCFR_COF2_Msk            /*!< Clear Overrun flag 2                 */
+#define DMAMUX_RGCFR_COF3_Pos                  (3U)
+#define DMAMUX_RGCFR_COF3_Msk                  (0x1UL << DMAMUX_RGCFR_COF3_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGCFR_COF3                      DMAMUX_RGCFR_COF3_Msk            /*!< Clear Overrun flag 3                 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                    External Interrupt/Event Controller                     */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for EXTI_RTSR1 register  ******************/
+#define EXTI_RTSR1_RT0_Pos           (0U)
+#define EXTI_RTSR1_RT0_Msk           (0x1UL << EXTI_RTSR1_RT0_Pos)             /*!< 0x00000001 */
+#define EXTI_RTSR1_RT0               EXTI_RTSR1_RT0_Msk                        /*!< Rising trigger configuration for input line 0 */
+#define EXTI_RTSR1_RT1_Pos           (1U)
+#define EXTI_RTSR1_RT1_Msk           (0x1UL << EXTI_RTSR1_RT1_Pos)             /*!< 0x00000002 */
+#define EXTI_RTSR1_RT1               EXTI_RTSR1_RT1_Msk                        /*!< Rising trigger configuration for input line 1 */
+#define EXTI_RTSR1_RT2_Pos           (2U)
+#define EXTI_RTSR1_RT2_Msk           (0x1UL << EXTI_RTSR1_RT2_Pos)             /*!< 0x00000004 */
+#define EXTI_RTSR1_RT2               EXTI_RTSR1_RT2_Msk                        /*!< Rising trigger configuration for input line 2 */
+#define EXTI_RTSR1_RT3_Pos           (3U)
+#define EXTI_RTSR1_RT3_Msk           (0x1UL << EXTI_RTSR1_RT3_Pos)             /*!< 0x00000008 */
+#define EXTI_RTSR1_RT3               EXTI_RTSR1_RT3_Msk                        /*!< Rising trigger configuration for input line 3 */
+#define EXTI_RTSR1_RT4_Pos           (4U)
+#define EXTI_RTSR1_RT4_Msk           (0x1UL << EXTI_RTSR1_RT4_Pos)             /*!< 0x00000010 */
+#define EXTI_RTSR1_RT4               EXTI_RTSR1_RT4_Msk                        /*!< Rising trigger configuration for input line 4 */
+#define EXTI_RTSR1_RT5_Pos           (5U)
+#define EXTI_RTSR1_RT5_Msk           (0x1UL << EXTI_RTSR1_RT5_Pos)             /*!< 0x00000020 */
+#define EXTI_RTSR1_RT5               EXTI_RTSR1_RT5_Msk                        /*!< Rising trigger configuration for input line 5 */
+#define EXTI_RTSR1_RT6_Pos           (6U)
+#define EXTI_RTSR1_RT6_Msk           (0x1UL << EXTI_RTSR1_RT6_Pos)             /*!< 0x00000040 */
+#define EXTI_RTSR1_RT6               EXTI_RTSR1_RT6_Msk                        /*!< Rising trigger configuration for input line 6 */
+#define EXTI_RTSR1_RT7_Pos           (7U)
+#define EXTI_RTSR1_RT7_Msk           (0x1UL << EXTI_RTSR1_RT7_Pos)             /*!< 0x00000080 */
+#define EXTI_RTSR1_RT7               EXTI_RTSR1_RT7_Msk                        /*!< Rising trigger configuration for input line 7 */
+#define EXTI_RTSR1_RT8_Pos           (8U)
+#define EXTI_RTSR1_RT8_Msk           (0x1UL << EXTI_RTSR1_RT8_Pos)             /*!< 0x00000100 */
+#define EXTI_RTSR1_RT8               EXTI_RTSR1_RT8_Msk                        /*!< Rising trigger configuration for input line 8 */
+#define EXTI_RTSR1_RT9_Pos           (9U)
+#define EXTI_RTSR1_RT9_Msk           (0x1UL << EXTI_RTSR1_RT9_Pos)             /*!< 0x00000200 */
+#define EXTI_RTSR1_RT9               EXTI_RTSR1_RT9_Msk                        /*!< Rising trigger configuration for input line 9 */
+#define EXTI_RTSR1_RT10_Pos          (10U)
+#define EXTI_RTSR1_RT10_Msk          (0x1UL << EXTI_RTSR1_RT10_Pos)            /*!< 0x00000400 */
+#define EXTI_RTSR1_RT10              EXTI_RTSR1_RT10_Msk                       /*!< Rising trigger configuration for input line 10 */
+#define EXTI_RTSR1_RT11_Pos          (11U)
+#define EXTI_RTSR1_RT11_Msk          (0x1UL << EXTI_RTSR1_RT11_Pos)            /*!< 0x00000800 */
+#define EXTI_RTSR1_RT11              EXTI_RTSR1_RT11_Msk                       /*!< Rising trigger configuration for input line 11 */
+#define EXTI_RTSR1_RT12_Pos          (12U)
+#define EXTI_RTSR1_RT12_Msk          (0x1UL << EXTI_RTSR1_RT12_Pos)            /*!< 0x00001000 */
+#define EXTI_RTSR1_RT12              EXTI_RTSR1_RT12_Msk                       /*!< Rising trigger configuration for input line 12 */
+#define EXTI_RTSR1_RT13_Pos          (13U)
+#define EXTI_RTSR1_RT13_Msk          (0x1UL << EXTI_RTSR1_RT13_Pos)            /*!< 0x00002000 */
+#define EXTI_RTSR1_RT13              EXTI_RTSR1_RT13_Msk                       /*!< Rising trigger configuration for input line 13 */
+#define EXTI_RTSR1_RT14_Pos          (14U)
+#define EXTI_RTSR1_RT14_Msk          (0x1UL << EXTI_RTSR1_RT14_Pos)            /*!< 0x00004000 */
+#define EXTI_RTSR1_RT14              EXTI_RTSR1_RT14_Msk                       /*!< Rising trigger configuration for input line 14 */
+#define EXTI_RTSR1_RT15_Pos          (15U)
+#define EXTI_RTSR1_RT15_Msk          (0x1UL << EXTI_RTSR1_RT15_Pos)            /*!< 0x00008000 */
+#define EXTI_RTSR1_RT15              EXTI_RTSR1_RT15_Msk                       /*!< Rising trigger configuration for input line 15 */
+
+/******************  Bit definition for EXTI_FTSR1 register  ******************/
+#define EXTI_FTSR1_FT0_Pos           (0U)
+#define EXTI_FTSR1_FT0_Msk           (0x1UL << EXTI_FTSR1_FT0_Pos)             /*!< 0x00000001 */
+#define EXTI_FTSR1_FT0               EXTI_FTSR1_FT0_Msk                        /*!< Falling trigger configuration for input line 0 */
+#define EXTI_FTSR1_FT1_Pos           (1U)
+#define EXTI_FTSR1_FT1_Msk           (0x1UL << EXTI_FTSR1_FT1_Pos)             /*!< 0x00000002 */
+#define EXTI_FTSR1_FT1               EXTI_FTSR1_FT1_Msk                        /*!< Falling trigger configuration for input line 1 */
+#define EXTI_FTSR1_FT2_Pos           (2U)
+#define EXTI_FTSR1_FT2_Msk           (0x1UL << EXTI_FTSR1_FT2_Pos)             /*!< 0x00000004 */
+#define EXTI_FTSR1_FT2               EXTI_FTSR1_FT2_Msk                        /*!< Falling trigger configuration for input line 2 */
+#define EXTI_FTSR1_FT3_Pos           (3U)
+#define EXTI_FTSR1_FT3_Msk           (0x1UL << EXTI_FTSR1_FT3_Pos)             /*!< 0x00000008 */
+#define EXTI_FTSR1_FT3               EXTI_FTSR1_FT3_Msk                        /*!< Falling trigger configuration for input line 3 */
+#define EXTI_FTSR1_FT4_Pos           (4U)
+#define EXTI_FTSR1_FT4_Msk           (0x1UL << EXTI_FTSR1_FT4_Pos)             /*!< 0x00000010 */
+#define EXTI_FTSR1_FT4               EXTI_FTSR1_FT4_Msk                        /*!< Falling trigger configuration for input line 4 */
+#define EXTI_FTSR1_FT5_Pos           (5U)
+#define EXTI_FTSR1_FT5_Msk           (0x1UL << EXTI_FTSR1_FT5_Pos)             /*!< 0x00000020 */
+#define EXTI_FTSR1_FT5               EXTI_FTSR1_FT5_Msk                        /*!< Falling trigger configuration for input line 5 */
+#define EXTI_FTSR1_FT6_Pos           (6U)
+#define EXTI_FTSR1_FT6_Msk           (0x1UL << EXTI_FTSR1_FT6_Pos)             /*!< 0x00000040 */
+#define EXTI_FTSR1_FT6               EXTI_FTSR1_FT6_Msk                        /*!< Falling trigger configuration for input line 6 */
+#define EXTI_FTSR1_FT7_Pos           (7U)
+#define EXTI_FTSR1_FT7_Msk           (0x1UL << EXTI_FTSR1_FT7_Pos)             /*!< 0x00000080 */
+#define EXTI_FTSR1_FT7               EXTI_FTSR1_FT7_Msk                        /*!< Falling trigger configuration for input line 7 */
+#define EXTI_FTSR1_FT8_Pos           (8U)
+#define EXTI_FTSR1_FT8_Msk           (0x1UL << EXTI_FTSR1_FT8_Pos)             /*!< 0x00000100 */
+#define EXTI_FTSR1_FT8               EXTI_FTSR1_FT8_Msk                        /*!< Falling trigger configuration for input line 8 */
+#define EXTI_FTSR1_FT9_Pos           (9U)
+#define EXTI_FTSR1_FT9_Msk           (0x1UL << EXTI_FTSR1_FT9_Pos)             /*!< 0x00000200 */
+#define EXTI_FTSR1_FT9               EXTI_FTSR1_FT9_Msk                        /*!< Falling trigger configuration for input line 9 */
+#define EXTI_FTSR1_FT10_Pos          (10U)
+#define EXTI_FTSR1_FT10_Msk          (0x1UL << EXTI_FTSR1_FT10_Pos)            /*!< 0x00000400 */
+#define EXTI_FTSR1_FT10              EXTI_FTSR1_FT10_Msk                       /*!< Falling trigger configuration for input line 10 */
+#define EXTI_FTSR1_FT11_Pos          (11U)
+#define EXTI_FTSR1_FT11_Msk          (0x1UL << EXTI_FTSR1_FT11_Pos)            /*!< 0x00000800 */
+#define EXTI_FTSR1_FT11              EXTI_FTSR1_FT11_Msk                       /*!< Falling trigger configuration for input line 11 */
+#define EXTI_FTSR1_FT12_Pos          (12U)
+#define EXTI_FTSR1_FT12_Msk          (0x1UL << EXTI_FTSR1_FT12_Pos)            /*!< 0x00001000 */
+#define EXTI_FTSR1_FT12              EXTI_FTSR1_FT12_Msk                       /*!< Falling trigger configuration for input line 12 */
+#define EXTI_FTSR1_FT13_Pos          (13U)
+#define EXTI_FTSR1_FT13_Msk          (0x1UL << EXTI_FTSR1_FT13_Pos)            /*!< 0x00002000 */
+#define EXTI_FTSR1_FT13              EXTI_FTSR1_FT13_Msk                       /*!< Falling trigger configuration for input line 13 */
+#define EXTI_FTSR1_FT14_Pos          (14U)
+#define EXTI_FTSR1_FT14_Msk          (0x1UL << EXTI_FTSR1_FT14_Pos)            /*!< 0x00004000 */
+#define EXTI_FTSR1_FT14              EXTI_FTSR1_FT14_Msk                       /*!< Falling trigger configuration for input line 14 */
+#define EXTI_FTSR1_FT15_Pos          (15U)
+#define EXTI_FTSR1_FT15_Msk          (0x1UL << EXTI_FTSR1_FT15_Pos)            /*!< 0x00008000 */
+#define EXTI_FTSR1_FT15              EXTI_FTSR1_FT15_Msk                       /*!< Falling trigger configuration for input line 15 */
+
+/******************  Bit definition for EXTI_SWIER1 register  *****************/
+#define EXTI_SWIER1_SWI0_Pos         (0U)
+#define EXTI_SWIER1_SWI0_Msk         (0x1UL << EXTI_SWIER1_SWI0_Pos)           /*!< 0x00000001 */
+#define EXTI_SWIER1_SWI0             EXTI_SWIER1_SWI0_Msk                      /*!< Software Interrupt on line 0 */
+#define EXTI_SWIER1_SWI1_Pos         (1U)
+#define EXTI_SWIER1_SWI1_Msk         (0x1UL << EXTI_SWIER1_SWI1_Pos)           /*!< 0x00000002 */
+#define EXTI_SWIER1_SWI1             EXTI_SWIER1_SWI1_Msk                      /*!< Software Interrupt on line 1 */
+#define EXTI_SWIER1_SWI2_Pos         (2U)
+#define EXTI_SWIER1_SWI2_Msk         (0x1UL << EXTI_SWIER1_SWI2_Pos)           /*!< 0x00000004 */
+#define EXTI_SWIER1_SWI2             EXTI_SWIER1_SWI2_Msk                      /*!< Software Interrupt on line 2 */
+#define EXTI_SWIER1_SWI3_Pos         (3U)
+#define EXTI_SWIER1_SWI3_Msk         (0x1UL << EXTI_SWIER1_SWI3_Pos)           /*!< 0x00000008 */
+#define EXTI_SWIER1_SWI3             EXTI_SWIER1_SWI3_Msk                      /*!< Software Interrupt on line 3 */
+#define EXTI_SWIER1_SWI4_Pos         (4U)
+#define EXTI_SWIER1_SWI4_Msk         (0x1UL << EXTI_SWIER1_SWI4_Pos)           /*!< 0x00000010 */
+#define EXTI_SWIER1_SWI4             EXTI_SWIER1_SWI4_Msk                      /*!< Software Interrupt on line 4 */
+#define EXTI_SWIER1_SWI5_Pos         (5U)
+#define EXTI_SWIER1_SWI5_Msk         (0x1UL << EXTI_SWIER1_SWI5_Pos)           /*!< 0x00000020 */
+#define EXTI_SWIER1_SWI5             EXTI_SWIER1_SWI5_Msk                      /*!< Software Interrupt on line 5 */
+#define EXTI_SWIER1_SWI6_Pos         (6U)
+#define EXTI_SWIER1_SWI6_Msk         (0x1UL << EXTI_SWIER1_SWI6_Pos)           /*!< 0x00000040 */
+#define EXTI_SWIER1_SWI6             EXTI_SWIER1_SWI6_Msk                      /*!< Software Interrupt on line 6 */
+#define EXTI_SWIER1_SWI7_Pos         (7U)
+#define EXTI_SWIER1_SWI7_Msk         (0x1UL << EXTI_SWIER1_SWI7_Pos)           /*!< 0x00000080 */
+#define EXTI_SWIER1_SWI7             EXTI_SWIER1_SWI7_Msk                      /*!< Software Interrupt on line 7 */
+#define EXTI_SWIER1_SWI8_Pos         (8U)
+#define EXTI_SWIER1_SWI8_Msk         (0x1UL << EXTI_SWIER1_SWI8_Pos)           /*!< 0x00000100 */
+#define EXTI_SWIER1_SWI8             EXTI_SWIER1_SWI8_Msk                      /*!< Software Interrupt on line 8 */
+#define EXTI_SWIER1_SWI9_Pos         (9U)
+#define EXTI_SWIER1_SWI9_Msk         (0x1UL << EXTI_SWIER1_SWI9_Pos)           /*!< 0x00000200 */
+#define EXTI_SWIER1_SWI9             EXTI_SWIER1_SWI9_Msk                      /*!< Software Interrupt on line 9 */
+#define EXTI_SWIER1_SWI10_Pos        (10U)
+#define EXTI_SWIER1_SWI10_Msk        (0x1UL << EXTI_SWIER1_SWI10_Pos)          /*!< 0x00000400 */
+#define EXTI_SWIER1_SWI10            EXTI_SWIER1_SWI10_Msk                     /*!< Software Interrupt on line 10 */
+#define EXTI_SWIER1_SWI11_Pos        (11U)
+#define EXTI_SWIER1_SWI11_Msk        (0x1UL << EXTI_SWIER1_SWI11_Pos)          /*!< 0x00000800 */
+#define EXTI_SWIER1_SWI11            EXTI_SWIER1_SWI11_Msk                     /*!< Software Interrupt on line 11 */
+#define EXTI_SWIER1_SWI12_Pos        (12U)
+#define EXTI_SWIER1_SWI12_Msk        (0x1UL << EXTI_SWIER1_SWI12_Pos)          /*!< 0x00001000 */
+#define EXTI_SWIER1_SWI12            EXTI_SWIER1_SWI12_Msk                     /*!< Software Interrupt on line 12 */
+#define EXTI_SWIER1_SWI13_Pos        (13U)
+#define EXTI_SWIER1_SWI13_Msk        (0x1UL << EXTI_SWIER1_SWI13_Pos)          /*!< 0x00002000 */
+#define EXTI_SWIER1_SWI13            EXTI_SWIER1_SWI13_Msk                     /*!< Software Interrupt on line 13 */
+#define EXTI_SWIER1_SWI14_Pos        (14U)
+#define EXTI_SWIER1_SWI14_Msk        (0x1UL << EXTI_SWIER1_SWI14_Pos)          /*!< 0x00004000 */
+#define EXTI_SWIER1_SWI14            EXTI_SWIER1_SWI14_Msk                     /*!< Software Interrupt on line 14 */
+#define EXTI_SWIER1_SWI15_Pos        (15U)
+#define EXTI_SWIER1_SWI15_Msk        (0x1UL << EXTI_SWIER1_SWI15_Pos)          /*!< 0x00008000 */
+#define EXTI_SWIER1_SWI15            EXTI_SWIER1_SWI15_Msk                     /*!< Software Interrupt on line 15 */
+
+/*******************  Bit definition for EXTI_RPR1 register  ******************/
+#define EXTI_RPR1_RPIF0_Pos          (0U)
+#define EXTI_RPR1_RPIF0_Msk          (0x1UL << EXTI_RPR1_RPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_RPR1_RPIF0              EXTI_RPR1_RPIF0_Msk                       /*!< Rising Pending Interrupt Flag on line 0 */
+#define EXTI_RPR1_RPIF1_Pos          (1U)
+#define EXTI_RPR1_RPIF1_Msk          (0x1UL << EXTI_RPR1_RPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_RPR1_RPIF1              EXTI_RPR1_RPIF1_Msk                       /*!< Rising Pending Interrupt Flag on line 1 */
+#define EXTI_RPR1_RPIF2_Pos          (2U)
+#define EXTI_RPR1_RPIF2_Msk          (0x1UL << EXTI_RPR1_RPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_RPR1_RPIF2              EXTI_RPR1_RPIF2_Msk                       /*!< Rising Pending Interrupt Flag on line 2 */
+#define EXTI_RPR1_RPIF3_Pos          (3U)
+#define EXTI_RPR1_RPIF3_Msk          (0x1UL << EXTI_RPR1_RPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_RPR1_RPIF3              EXTI_RPR1_RPIF3_Msk                       /*!< Rising Pending Interrupt Flag on line 3 */
+#define EXTI_RPR1_RPIF4_Pos          (4U)
+#define EXTI_RPR1_RPIF4_Msk          (0x1UL << EXTI_RPR1_RPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_RPR1_RPIF4              EXTI_RPR1_RPIF4_Msk                       /*!< Rising Pending Interrupt Flag on line 4 */
+#define EXTI_RPR1_RPIF5_Pos          (5U)
+#define EXTI_RPR1_RPIF5_Msk          (0x1UL << EXTI_RPR1_RPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_RPR1_RPIF5              EXTI_RPR1_RPIF5_Msk                       /*!< Rising Pending Interrupt Flag on line 5 */
+#define EXTI_RPR1_RPIF6_Pos          (6U)
+#define EXTI_RPR1_RPIF6_Msk          (0x1UL << EXTI_RPR1_RPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_RPR1_RPIF6              EXTI_RPR1_RPIF6_Msk                       /*!< Rising Pending Interrupt Flag on line 6 */
+#define EXTI_RPR1_RPIF7_Pos          (7U)
+#define EXTI_RPR1_RPIF7_Msk          (0x1UL << EXTI_RPR1_RPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_RPR1_RPIF7              EXTI_RPR1_RPIF7_Msk                       /*!< Rising Pending Interrupt Flag on line 7 */
+#define EXTI_RPR1_RPIF8_Pos          (8U)
+#define EXTI_RPR1_RPIF8_Msk          (0x1UL << EXTI_RPR1_RPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_RPR1_RPIF8              EXTI_RPR1_RPIF8_Msk                       /*!< Rising Pending Interrupt Flag on line 8 */
+#define EXTI_RPR1_RPIF9_Pos          (9U)
+#define EXTI_RPR1_RPIF9_Msk          (0x1UL << EXTI_RPR1_RPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_RPR1_RPIF9              EXTI_RPR1_RPIF9_Msk                       /*!< Rising Pending Interrupt Flag on line 9 */
+#define EXTI_RPR1_RPIF10_Pos         (10U)
+#define EXTI_RPR1_RPIF10_Msk         (0x1UL << EXTI_RPR1_RPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_RPR1_RPIF10             EXTI_RPR1_RPIF10_Msk                      /*!< Rising Pending Interrupt Flag on line 10 */
+#define EXTI_RPR1_RPIF11_Pos         (11U)
+#define EXTI_RPR1_RPIF11_Msk         (0x1UL << EXTI_RPR1_RPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_RPR1_RPIF11             EXTI_RPR1_RPIF11_Msk                      /*!< Rising Pending Interrupt Flag on line 11 */
+#define EXTI_RPR1_RPIF12_Pos         (12U)
+#define EXTI_RPR1_RPIF12_Msk         (0x1UL << EXTI_RPR1_RPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_RPR1_RPIF12             EXTI_RPR1_RPIF12_Msk                      /*!< Rising Pending Interrupt Flag on line 12 */
+#define EXTI_RPR1_RPIF13_Pos         (13U)
+#define EXTI_RPR1_RPIF13_Msk         (0x1UL << EXTI_RPR1_RPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_RPR1_RPIF13             EXTI_RPR1_RPIF13_Msk                      /*!< Rising Pending Interrupt Flag on line 13 */
+#define EXTI_RPR1_RPIF14_Pos         (14U)
+#define EXTI_RPR1_RPIF14_Msk         (0x1UL << EXTI_RPR1_RPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_RPR1_RPIF14             EXTI_RPR1_RPIF14_Msk                      /*!< Rising Pending Interrupt Flag on line 14 */
+#define EXTI_RPR1_RPIF15_Pos         (15U)
+#define EXTI_RPR1_RPIF15_Msk         (0x1UL << EXTI_RPR1_RPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_RPR1_RPIF15             EXTI_RPR1_RPIF15_Msk                      /*!< Rising Pending Interrupt Flag on line 15 */
+
+/*******************  Bit definition for EXTI_FPR1 register  ******************/
+#define EXTI_FPR1_FPIF0_Pos          (0U)
+#define EXTI_FPR1_FPIF0_Msk          (0x1UL << EXTI_FPR1_FPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_FPR1_FPIF0              EXTI_FPR1_FPIF0_Msk                       /*!< Falling Pending Interrupt Flag on line 0 */
+#define EXTI_FPR1_FPIF1_Pos          (1U)
+#define EXTI_FPR1_FPIF1_Msk          (0x1UL << EXTI_FPR1_FPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_FPR1_FPIF1              EXTI_FPR1_FPIF1_Msk                       /*!< Falling Pending Interrupt Flag on line 1 */
+#define EXTI_FPR1_FPIF2_Pos          (2U)
+#define EXTI_FPR1_FPIF2_Msk          (0x1UL << EXTI_FPR1_FPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_FPR1_FPIF2              EXTI_FPR1_FPIF2_Msk                       /*!< Falling Pending Interrupt Flag on line 2 */
+#define EXTI_FPR1_FPIF3_Pos          (3U)
+#define EXTI_FPR1_FPIF3_Msk          (0x1UL << EXTI_FPR1_FPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_FPR1_FPIF3              EXTI_FPR1_FPIF3_Msk                       /*!< Falling Pending Interrupt Flag on line 3 */
+#define EXTI_FPR1_FPIF4_Pos          (4U)
+#define EXTI_FPR1_FPIF4_Msk          (0x1UL << EXTI_FPR1_FPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_FPR1_FPIF4              EXTI_FPR1_FPIF4_Msk                       /*!< Falling Pending Interrupt Flag on line 4 */
+#define EXTI_FPR1_FPIF5_Pos          (5U)
+#define EXTI_FPR1_FPIF5_Msk          (0x1UL << EXTI_FPR1_FPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_FPR1_FPIF5              EXTI_FPR1_FPIF5_Msk                       /*!< Falling Pending Interrupt Flag on line 5 */
+#define EXTI_FPR1_FPIF6_Pos          (6U)
+#define EXTI_FPR1_FPIF6_Msk          (0x1UL << EXTI_FPR1_FPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_FPR1_FPIF6              EXTI_FPR1_FPIF6_Msk                       /*!< Falling Pending Interrupt Flag on line 6 */
+#define EXTI_FPR1_FPIF7_Pos          (7U)
+#define EXTI_FPR1_FPIF7_Msk          (0x1UL << EXTI_FPR1_FPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_FPR1_FPIF7              EXTI_FPR1_FPIF7_Msk                       /*!< Falling Pending Interrupt Flag on line 7 */
+#define EXTI_FPR1_FPIF8_Pos          (8U)
+#define EXTI_FPR1_FPIF8_Msk          (0x1UL << EXTI_FPR1_FPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_FPR1_FPIF8              EXTI_FPR1_FPIF8_Msk                       /*!< Falling Pending Interrupt Flag on line 8 */
+#define EXTI_FPR1_FPIF9_Pos          (9U)
+#define EXTI_FPR1_FPIF9_Msk          (0x1UL << EXTI_FPR1_FPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_FPR1_FPIF9              EXTI_FPR1_FPIF9_Msk                       /*!< Falling Pending Interrupt Flag on line 9 */
+#define EXTI_FPR1_FPIF10_Pos         (10U)
+#define EXTI_FPR1_FPIF10_Msk         (0x1UL << EXTI_FPR1_FPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_FPR1_FPIF10             EXTI_FPR1_FPIF10_Msk                      /*!< Falling Pending Interrupt Flag on line 10 */
+#define EXTI_FPR1_FPIF11_Pos         (11U)
+#define EXTI_FPR1_FPIF11_Msk         (0x1UL << EXTI_FPR1_FPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_FPR1_FPIF11             EXTI_FPR1_FPIF11_Msk                      /*!< Falling Pending Interrupt Flag on line 11 */
+#define EXTI_FPR1_FPIF12_Pos         (12U)
+#define EXTI_FPR1_FPIF12_Msk         (0x1UL << EXTI_FPR1_FPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_FPR1_FPIF12             EXTI_FPR1_FPIF12_Msk                      /*!< Falling Pending Interrupt Flag on line 12 */
+#define EXTI_FPR1_FPIF13_Pos         (13U)
+#define EXTI_FPR1_FPIF13_Msk         (0x1UL << EXTI_FPR1_FPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_FPR1_FPIF13             EXTI_FPR1_FPIF13_Msk                      /*!< Falling Pending Interrupt Flag on line 13 */
+#define EXTI_FPR1_FPIF14_Pos         (14U)
+#define EXTI_FPR1_FPIF14_Msk         (0x1UL << EXTI_FPR1_FPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_FPR1_FPIF14             EXTI_FPR1_FPIF14_Msk                      /*!< Falling Pending Interrupt Flag on line 14 */
+#define EXTI_FPR1_FPIF15_Pos         (15U)
+#define EXTI_FPR1_FPIF15_Msk         (0x1UL << EXTI_FPR1_FPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_FPR1_FPIF15             EXTI_FPR1_FPIF15_Msk                      /*!< Falling Pending Interrupt Flag on line 15 */
+
+/*****************  Bit definition for EXTI_EXTICR1 register  **************/
+#define EXTI_EXTICR1_EXTI0_Pos       (0U)
+#define EXTI_EXTICR1_EXTI0_Msk       (0x7UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR1_EXTI0           EXTI_EXTICR1_EXTI0_Msk                    /*!< EXTI 0 configuration */
+#define EXTI_EXTICR1_EXTI0_0         (0x1UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR1_EXTI0_1         (0x2UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR1_EXTI0_2         (0x4UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR1_EXTI1_Pos       (8U)
+#define EXTI_EXTICR1_EXTI1_Msk       (0x7UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR1_EXTI1           EXTI_EXTICR1_EXTI1_Msk                    /*!< EXTI 1 configuration */
+#define EXTI_EXTICR1_EXTI1_0         (0x1UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR1_EXTI1_1         (0x2UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR1_EXTI1_2         (0x4UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR1_EXTI2_Pos       (16U)
+#define EXTI_EXTICR1_EXTI2_Msk       (0x7UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR1_EXTI2           EXTI_EXTICR1_EXTI2_Msk                    /*!< EXTI 2 configuration */
+#define EXTI_EXTICR1_EXTI2_0         (0x1UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR1_EXTI2_1         (0x2UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR1_EXTI2_2         (0x4UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR1_EXTI3_Pos       (24U)
+#define EXTI_EXTICR1_EXTI3_Msk       (0x7UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR1_EXTI3           EXTI_EXTICR1_EXTI3_Msk                    /*!< EXTI 3 configuration */
+#define EXTI_EXTICR1_EXTI3_0         (0x1UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR1_EXTI3_1         (0x2UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR1_EXTI3_2         (0x4UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR2 register  **************/
+#define EXTI_EXTICR2_EXTI4_Pos       (0U)
+#define EXTI_EXTICR2_EXTI4_Msk       (0x7UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR2_EXTI4           EXTI_EXTICR2_EXTI4_Msk                    /*!< EXTI 4 configuration */
+#define EXTI_EXTICR2_EXTI4_0         (0x1UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR2_EXTI4_1         (0x2UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR2_EXTI4_2         (0x4UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR2_EXTI5_Pos       (8U)
+#define EXTI_EXTICR2_EXTI5_Msk       (0x7UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR2_EXTI5           EXTI_EXTICR2_EXTI5_Msk                    /*!< EXTI 5 configuration */
+#define EXTI_EXTICR2_EXTI5_0         (0x1UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR2_EXTI5_1         (0x2UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR2_EXTI5_2         (0x4UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR2_EXTI6_Pos       (16U)
+#define EXTI_EXTICR2_EXTI6_Msk       (0x7UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR2_EXTI6           EXTI_EXTICR2_EXTI6_Msk                    /*!< EXTI 6 configuration */
+#define EXTI_EXTICR2_EXTI6_0         (0x1UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR2_EXTI6_1         (0x2UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR2_EXTI6_2         (0x4UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR2_EXTI7_Pos       (24U)
+#define EXTI_EXTICR2_EXTI7_Msk       (0x7UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR2_EXTI7           EXTI_EXTICR2_EXTI7_Msk                    /*!< EXTI 7 configuration */
+#define EXTI_EXTICR2_EXTI7_0         (0x1UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR2_EXTI7_1         (0x2UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR2_EXTI7_2         (0x4UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR3 register  **************/
+#define EXTI_EXTICR3_EXTI8_Pos       (0U)
+#define EXTI_EXTICR3_EXTI8_Msk       (0x7UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR3_EXTI8           EXTI_EXTICR3_EXTI8_Msk                    /*!< EXTI 8 configuration */
+#define EXTI_EXTICR3_EXTI8_0         (0x1UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR3_EXTI8_1         (0x2UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR3_EXTI8_2         (0x4UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR3_EXTI9_Pos       (8U)
+#define EXTI_EXTICR3_EXTI9_Msk       (0x7UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR3_EXTI9           EXTI_EXTICR3_EXTI9_Msk                    /*!< EXTI 9 configuration */
+#define EXTI_EXTICR3_EXTI9_0         (0x1UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR3_EXTI9_1         (0x2UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR3_EXTI9_2         (0x4UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR3_EXTI10_Pos      (16U)
+#define EXTI_EXTICR3_EXTI10_Msk      (0x7UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR3_EXTI10          EXTI_EXTICR3_EXTI10_Msk                   /*!< EXTI 10 configuration */
+#define EXTI_EXTICR3_EXTI10_0        (0x1UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR3_EXTI10_1        (0x2UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR3_EXTI10_2        (0x4UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR3_EXTI11_Pos      (24U)
+#define EXTI_EXTICR3_EXTI11_Msk      (0x7UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR3_EXTI11          EXTI_EXTICR3_EXTI11_Msk                   /*!< EXTI 11 configuration */
+#define EXTI_EXTICR3_EXTI11_0        (0x1UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR3_EXTI11_1        (0x2UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR3_EXTI11_2        (0x4UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR4 register  **************/
+#define EXTI_EXTICR4_EXTI12_Pos      (0U)
+#define EXTI_EXTICR4_EXTI12_Msk      (0x7UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000007 */
+#define EXTI_EXTICR4_EXTI12          EXTI_EXTICR4_EXTI12_Msk                   /*!< EXTI 12 configuration */
+#define EXTI_EXTICR4_EXTI12_0        (0x1UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000001 */
+#define EXTI_EXTICR4_EXTI12_1        (0x2UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000002 */
+#define EXTI_EXTICR4_EXTI12_2        (0x4UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000004 */
+#define EXTI_EXTICR4_EXTI13_Pos      (8U)
+#define EXTI_EXTICR4_EXTI13_Msk      (0x7UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000700 */
+#define EXTI_EXTICR4_EXTI13          EXTI_EXTICR4_EXTI13_Msk                   /*!< EXTI 13 configuration */
+#define EXTI_EXTICR4_EXTI13_0        (0x1UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000100 */
+#define EXTI_EXTICR4_EXTI13_1        (0x2UL << EXTI_EXTICR4_EXTI13_Pos)       /*!< 0x00000200 */
+#define EXTI_EXTICR4_EXTI13_2        (0x4UL << EXTI_EXTICR4_EXTI13_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR4_EXTI14_Pos      (16U)
+#define EXTI_EXTICR4_EXTI14_Msk      (0x7UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR4_EXTI14          EXTI_EXTICR4_EXTI14_Msk                   /*!< EXTI 14 configuration */
+#define EXTI_EXTICR4_EXTI14_0        (0x1UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR4_EXTI14_1        (0x2UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR4_EXTI14_2        (0x4UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR4_EXTI15_Pos      (24U)
+#define EXTI_EXTICR4_EXTI15_Msk      (0x7UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR4_EXTI15          EXTI_EXTICR4_EXTI15_Msk                   /*!< EXTI 15 configuration */
+#define EXTI_EXTICR4_EXTI15_0        (0x1UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR4_EXTI15_1        (0x2UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR4_EXTI15_2        (0x4UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x04000000 */
+
+/*******************  Bit definition for EXTI_IMR1 register  ******************/
+#define EXTI_IMR1_IM0_Pos            (0U)
+#define EXTI_IMR1_IM0_Msk            (0x1UL << EXTI_IMR1_IM0_Pos)              /*!< 0x00000001 */
+#define EXTI_IMR1_IM0                EXTI_IMR1_IM0_Msk                         /*!< Interrupt Mask on line 0 */
+#define EXTI_IMR1_IM1_Pos            (1U)
+#define EXTI_IMR1_IM1_Msk            (0x1UL << EXTI_IMR1_IM1_Pos)              /*!< 0x00000002 */
+#define EXTI_IMR1_IM1                EXTI_IMR1_IM1_Msk                         /*!< Interrupt Mask on line 1 */
+#define EXTI_IMR1_IM2_Pos            (2U)
+#define EXTI_IMR1_IM2_Msk            (0x1UL << EXTI_IMR1_IM2_Pos)              /*!< 0x00000004 */
+#define EXTI_IMR1_IM2                EXTI_IMR1_IM2_Msk                         /*!< Interrupt Mask on line 2 */
+#define EXTI_IMR1_IM3_Pos            (3U)
+#define EXTI_IMR1_IM3_Msk            (0x1UL << EXTI_IMR1_IM3_Pos)              /*!< 0x00000008 */
+#define EXTI_IMR1_IM3                EXTI_IMR1_IM3_Msk                         /*!< Interrupt Mask on line 3 */
+#define EXTI_IMR1_IM4_Pos            (4U)
+#define EXTI_IMR1_IM4_Msk            (0x1UL << EXTI_IMR1_IM4_Pos)              /*!< 0x00000010 */
+#define EXTI_IMR1_IM4                EXTI_IMR1_IM4_Msk                         /*!< Interrupt Mask on line 4 */
+#define EXTI_IMR1_IM5_Pos            (5U)
+#define EXTI_IMR1_IM5_Msk            (0x1UL << EXTI_IMR1_IM5_Pos)              /*!< 0x00000020 */
+#define EXTI_IMR1_IM5                EXTI_IMR1_IM5_Msk                         /*!< Interrupt Mask on line 5 */
+#define EXTI_IMR1_IM6_Pos            (6U)
+#define EXTI_IMR1_IM6_Msk            (0x1UL << EXTI_IMR1_IM6_Pos)              /*!< 0x00000040 */
+#define EXTI_IMR1_IM6                EXTI_IMR1_IM6_Msk                         /*!< Interrupt Mask on line 6 */
+#define EXTI_IMR1_IM7_Pos            (7U)
+#define EXTI_IMR1_IM7_Msk            (0x1UL << EXTI_IMR1_IM7_Pos)              /*!< 0x00000080 */
+#define EXTI_IMR1_IM7                EXTI_IMR1_IM7_Msk                         /*!< Interrupt Mask on line 7 */
+#define EXTI_IMR1_IM8_Pos            (8U)
+#define EXTI_IMR1_IM8_Msk            (0x1UL << EXTI_IMR1_IM8_Pos)              /*!< 0x00000100 */
+#define EXTI_IMR1_IM8                EXTI_IMR1_IM8_Msk                         /*!< Interrupt Mask on line 8 */
+#define EXTI_IMR1_IM9_Pos            (9U)
+#define EXTI_IMR1_IM9_Msk            (0x1UL << EXTI_IMR1_IM9_Pos)              /*!< 0x00000200 */
+#define EXTI_IMR1_IM9                EXTI_IMR1_IM9_Msk                         /*!< Interrupt Mask on line 9 */
+#define EXTI_IMR1_IM10_Pos           (10U)
+#define EXTI_IMR1_IM10_Msk           (0x1UL << EXTI_IMR1_IM10_Pos)             /*!< 0x00000400 */
+#define EXTI_IMR1_IM10               EXTI_IMR1_IM10_Msk                        /*!< Interrupt Mask on line 10 */
+#define EXTI_IMR1_IM11_Pos           (11U)
+#define EXTI_IMR1_IM11_Msk           (0x1UL << EXTI_IMR1_IM11_Pos)             /*!< 0x00000800 */
+#define EXTI_IMR1_IM11               EXTI_IMR1_IM11_Msk                        /*!< Interrupt Mask on line 11 */
+#define EXTI_IMR1_IM12_Pos           (12U)
+#define EXTI_IMR1_IM12_Msk           (0x1UL << EXTI_IMR1_IM12_Pos)             /*!< 0x00001000 */
+#define EXTI_IMR1_IM12               EXTI_IMR1_IM12_Msk                        /*!< Interrupt Mask on line 12 */
+#define EXTI_IMR1_IM13_Pos           (13U)
+#define EXTI_IMR1_IM13_Msk           (0x1UL << EXTI_IMR1_IM13_Pos)             /*!< 0x00002000 */
+#define EXTI_IMR1_IM13               EXTI_IMR1_IM13_Msk                        /*!< Interrupt Mask on line 13 */
+#define EXTI_IMR1_IM14_Pos           (14U)
+#define EXTI_IMR1_IM14_Msk           (0x1UL << EXTI_IMR1_IM14_Pos)             /*!< 0x00004000 */
+#define EXTI_IMR1_IM14               EXTI_IMR1_IM14_Msk                        /*!< Interrupt Mask on line 14 */
+#define EXTI_IMR1_IM15_Pos           (15U)
+#define EXTI_IMR1_IM15_Msk           (0x1UL << EXTI_IMR1_IM15_Pos)             /*!< 0x00008000 */
+#define EXTI_IMR1_IM15               EXTI_IMR1_IM15_Msk                        /*!< Interrupt Mask on line 15 */
+#define EXTI_IMR1_IM19_Pos           (19U)
+#define EXTI_IMR1_IM19_Msk           (0x1UL << EXTI_IMR1_IM19_Pos)             /*!< 0x00080000 */
+#define EXTI_IMR1_IM19               EXTI_IMR1_IM19_Msk                        /*!< Interrupt Mask on line 19 */
+#define EXTI_IMR1_IM21_Pos           (21U)
+#define EXTI_IMR1_IM21_Msk           (0x1UL << EXTI_IMR1_IM21_Pos)             /*!< 0x00200000 */
+#define EXTI_IMR1_IM21               EXTI_IMR1_IM21_Msk                        /*!< Interrupt Mask on line 21 */
+#define EXTI_IMR1_IM23_Pos           (23U)
+#define EXTI_IMR1_IM23_Msk           (0x1UL << EXTI_IMR1_IM23_Pos)             /*!< 0x00800000 */
+#define EXTI_IMR1_IM23               EXTI_IMR1_IM23_Msk                        /*!< Interrupt Mask on line 23 */
+#define EXTI_IMR1_IM25_Pos           (25U)
+#define EXTI_IMR1_IM25_Msk           (0x1UL << EXTI_IMR1_IM25_Pos)             /*!< 0x02000000 */
+#define EXTI_IMR1_IM25               EXTI_IMR1_IM25_Msk                        /*!< Interrupt Mask on line 25 */
+#define EXTI_IMR1_IM31_Pos           (31U)
+#define EXTI_IMR1_IM31_Msk           (0x1UL << EXTI_IMR1_IM31_Pos)              /*!< 0x80000000 */
+#define EXTI_IMR1_IM31               EXTI_IMR1_IM31_Msk                        /*!< Interrupt Mask on line 31 */
+#define EXTI_IMR1_IM_Pos             (0U)
+#define EXTI_IMR1_IM_Msk             (0x82A8FFFFUL << EXTI_IMR1_IM_Pos)        /*!< 0x82A8FFFF */
+#define EXTI_IMR1_IM                 EXTI_IMR1_IM_Msk                          /*!< Interrupt Mask All */
+
+
+/*******************  Bit definition for EXTI_EMR1 register  ******************/
+#define EXTI_EMR1_EM0_Pos            (0U)
+#define EXTI_EMR1_EM0_Msk            (0x1UL << EXTI_EMR1_EM0_Pos)              /*!< 0x00000001 */
+#define EXTI_EMR1_EM0                EXTI_EMR1_EM0_Msk                         /*!< Event Mask on line 0 */
+#define EXTI_EMR1_EM1_Pos            (1U)
+#define EXTI_EMR1_EM1_Msk            (0x1UL << EXTI_EMR1_EM1_Pos)              /*!< 0x00000002 */
+#define EXTI_EMR1_EM1                EXTI_EMR1_EM1_Msk                         /*!< Event Mask on line 1 */
+#define EXTI_EMR1_EM2_Pos            (2U)
+#define EXTI_EMR1_EM2_Msk            (0x1UL << EXTI_EMR1_EM2_Pos)              /*!< 0x00000004 */
+#define EXTI_EMR1_EM2                EXTI_EMR1_EM2_Msk                         /*!< Event Mask on line 2 */
+#define EXTI_EMR1_EM3_Pos            (3U)
+#define EXTI_EMR1_EM3_Msk            (0x1UL << EXTI_EMR1_EM3_Pos)              /*!< 0x00000008 */
+#define EXTI_EMR1_EM3                EXTI_EMR1_EM3_Msk                         /*!< Event Mask on line 3 */
+#define EXTI_EMR1_EM4_Pos            (4U)
+#define EXTI_EMR1_EM4_Msk            (0x1UL << EXTI_EMR1_EM4_Pos)              /*!< 0x00000010 */
+#define EXTI_EMR1_EM4                EXTI_EMR1_EM4_Msk                         /*!< Event Mask on line 4 */
+#define EXTI_EMR1_EM5_Pos            (5U)
+#define EXTI_EMR1_EM5_Msk            (0x1UL << EXTI_EMR1_EM5_Pos)              /*!< 0x00000020 */
+#define EXTI_EMR1_EM5                EXTI_EMR1_EM5_Msk                         /*!< Event Mask on line 5 */
+#define EXTI_EMR1_EM6_Pos            (6U)
+#define EXTI_EMR1_EM6_Msk            (0x1UL << EXTI_EMR1_EM6_Pos)              /*!< 0x00000040 */
+#define EXTI_EMR1_EM6                EXTI_EMR1_EM6_Msk                         /*!< Event Mask on line 6 */
+#define EXTI_EMR1_EM7_Pos            (7U)
+#define EXTI_EMR1_EM7_Msk            (0x1UL << EXTI_EMR1_EM7_Pos)              /*!< 0x00000080 */
+#define EXTI_EMR1_EM7                EXTI_EMR1_EM7_Msk                         /*!< Event Mask on line 7 */
+#define EXTI_EMR1_EM8_Pos            (8U)
+#define EXTI_EMR1_EM8_Msk            (0x1UL << EXTI_EMR1_EM8_Pos)              /*!< 0x00000100 */
+#define EXTI_EMR1_EM8                EXTI_EMR1_EM8_Msk                         /*!< Event Mask on line 8 */
+#define EXTI_EMR1_EM9_Pos            (9U)
+#define EXTI_EMR1_EM9_Msk            (0x1UL << EXTI_EMR1_EM9_Pos)              /*!< 0x00000200 */
+#define EXTI_EMR1_EM9                EXTI_EMR1_EM9_Msk                         /*!< Event Mask on line 9 */
+#define EXTI_EMR1_EM10_Pos           (10U)
+#define EXTI_EMR1_EM10_Msk           (0x1UL << EXTI_EMR1_EM10_Pos)             /*!< 0x00000400 */
+#define EXTI_EMR1_EM10               EXTI_EMR1_EM10_Msk                        /*!< Event Mask on line 10 */
+#define EXTI_EMR1_EM11_Pos           (11U)
+#define EXTI_EMR1_EM11_Msk           (0x1UL << EXTI_EMR1_EM11_Pos)             /*!< 0x00000800 */
+#define EXTI_EMR1_EM11               EXTI_EMR1_EM11_Msk                        /*!< Event Mask on line 11 */
+#define EXTI_EMR1_EM12_Pos           (12U)
+#define EXTI_EMR1_EM12_Msk           (0x1UL << EXTI_EMR1_EM12_Pos)             /*!< 0x00001000 */
+#define EXTI_EMR1_EM12               EXTI_EMR1_EM12_Msk                        /*!< Event Mask on line 12 */
+#define EXTI_EMR1_EM13_Pos           (13U)
+#define EXTI_EMR1_EM13_Msk           (0x1UL << EXTI_EMR1_EM13_Pos)             /*!< 0x00002000 */
+#define EXTI_EMR1_EM13               EXTI_EMR1_EM13_Msk                        /*!< Event Mask on line 13 */
+#define EXTI_EMR1_EM14_Pos           (14U)
+#define EXTI_EMR1_EM14_Msk           (0x1UL << EXTI_EMR1_EM14_Pos)             /*!< 0x00004000 */
+#define EXTI_EMR1_EM14               EXTI_EMR1_EM14_Msk                        /*!< Event Mask on line 14 */
+#define EXTI_EMR1_EM15_Pos           (15U)
+#define EXTI_EMR1_EM15_Msk           (0x1UL << EXTI_EMR1_EM15_Pos)             /*!< 0x00008000 */
+#define EXTI_EMR1_EM15               EXTI_EMR1_EM15_Msk                        /*!< Event Mask on line 15 */
+#define EXTI_EMR1_EM19_Pos           (19U)
+#define EXTI_EMR1_EM19_Msk           (0x1UL << EXTI_EMR1_EM19_Pos)             /*!< 0x00080000 */
+#define EXTI_EMR1_EM19               EXTI_EMR1_EM19_Msk                        /*!< Event Mask on line 19 */
+#define EXTI_EMR1_EM21_Pos           (21U)
+#define EXTI_EMR1_EM21_Msk           (0x1UL << EXTI_EMR1_EM21_Pos)             /*!< 0x00200000 */
+#define EXTI_EMR1_EM21               EXTI_EMR1_EM21_Msk                        /*!< Event Mask on line 21 */
+#define EXTI_EMR1_EM23_Pos           (23U)
+#define EXTI_EMR1_EM23_Msk           (0x1UL << EXTI_EMR1_EM23_Pos)             /*!< 0x00800000 */
+#define EXTI_EMR1_EM23               EXTI_EMR1_EM23_Msk                        /*!< Event Mask on line 23 */
+#define EXTI_EMR1_EM25_Pos           (25U)
+#define EXTI_EMR1_EM25_Msk           (0x1UL << EXTI_EMR1_EM25_Pos)             /*!< 0x02000000 */
+#define EXTI_EMR1_EM25               EXTI_EMR1_EM25_Msk                        /*!< Event Mask on line 25 */
+#define EXTI_EMR1_EM31_Pos           (31U)
+#define EXTI_EMR1_EM31_Msk           (0x1UL << EXTI_EMR1_EM31_Pos)             /*!< 0x80000000 */
+#define EXTI_EMR1_EM31               EXTI_EMR1_EM31_Msk                        /*!< Event Mask on line 31 */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    FLASH                                   */
+/*                                                                            */
+/******************************************************************************/
+/* Note: No specific macro feature on this device */
+
+/*******************  Bits definition for FLASH_ACR register  *****************/
+#define FLASH_ACR_LATENCY_Pos                  (0U)
+#define FLASH_ACR_LATENCY_Msk                  (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */
+#define FLASH_ACR_LATENCY                      FLASH_ACR_LATENCY_Msk
+#define FLASH_ACR_LATENCY_0                    (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */
+#define FLASH_ACR_LATENCY_1                    (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */
+#define FLASH_ACR_LATENCY_2                    (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */
+#define FLASH_ACR_PRFTEN_Pos                   (8U)
+#define FLASH_ACR_PRFTEN_Msk                   (0x1UL << FLASH_ACR_PRFTEN_Pos)  /*!< 0x00000100 */
+#define FLASH_ACR_PRFTEN                       FLASH_ACR_PRFTEN_Msk
+#define FLASH_ACR_ICEN_Pos                     (9U)
+#define FLASH_ACR_ICEN_Msk                     (0x1UL << FLASH_ACR_ICEN_Pos)    /*!< 0x00000200 */
+#define FLASH_ACR_ICEN                         FLASH_ACR_ICEN_Msk
+#define FLASH_ACR_ICRST_Pos                    (11U)
+#define FLASH_ACR_ICRST_Msk                    (0x1UL << FLASH_ACR_ICRST_Pos)   /*!< 0x00000800 */
+#define FLASH_ACR_ICRST                        FLASH_ACR_ICRST_Msk
+#define FLASH_ACR_PROGEMPTY_Pos                (16U)
+#define FLASH_ACR_PROGEMPTY_Msk                (0x1UL << FLASH_ACR_PROGEMPTY_Pos) /*!< 0x00010000 */
+#define FLASH_ACR_PROGEMPTY                    FLASH_ACR_PROGEMPTY_Msk
+
+/*******************  Bits definition for FLASH_SR register  ******************/
+#define FLASH_SR_EOP_Pos                       (0U)
+#define FLASH_SR_EOP_Msk                       (0x1UL << FLASH_SR_EOP_Pos)      /*!< 0x00000001 */
+#define FLASH_SR_EOP                           FLASH_SR_EOP_Msk
+#define FLASH_SR_OPERR_Pos                     (1U)
+#define FLASH_SR_OPERR_Msk                     (0x1UL << FLASH_SR_OPERR_Pos)    /*!< 0x00000002 */
+#define FLASH_SR_OPERR                         FLASH_SR_OPERR_Msk
+#define FLASH_SR_PROGERR_Pos                   (3U)
+#define FLASH_SR_PROGERR_Msk                   (0x1UL << FLASH_SR_PROGERR_Pos)  /*!< 0x00000008 */
+#define FLASH_SR_PROGERR                       FLASH_SR_PROGERR_Msk
+#define FLASH_SR_WRPERR_Pos                    (4U)
+#define FLASH_SR_WRPERR_Msk                    (0x1UL << FLASH_SR_WRPERR_Pos)   /*!< 0x00000010 */
+#define FLASH_SR_WRPERR                        FLASH_SR_WRPERR_Msk
+#define FLASH_SR_PGAERR_Pos                    (5U)
+#define FLASH_SR_PGAERR_Msk                    (0x1UL << FLASH_SR_PGAERR_Pos)   /*!< 0x00000020 */
+#define FLASH_SR_PGAERR                        FLASH_SR_PGAERR_Msk
+#define FLASH_SR_SIZERR_Pos                    (6U)
+#define FLASH_SR_SIZERR_Msk                    (0x1UL << FLASH_SR_SIZERR_Pos)   /*!< 0x00000040 */
+#define FLASH_SR_SIZERR                        FLASH_SR_SIZERR_Msk
+#define FLASH_SR_PGSERR_Pos                    (7U)
+#define FLASH_SR_PGSERR_Msk                    (0x1UL << FLASH_SR_PGSERR_Pos)   /*!< 0x00000080 */
+#define FLASH_SR_PGSERR                        FLASH_SR_PGSERR_Msk
+#define FLASH_SR_MISERR_Pos                    (8U)
+#define FLASH_SR_MISERR_Msk                    (0x1UL << FLASH_SR_MISERR_Pos)   /*!< 0x00000100 */
+#define FLASH_SR_MISERR                        FLASH_SR_MISERR_Msk
+#define FLASH_SR_FASTERR_Pos                   (9U)
+#define FLASH_SR_FASTERR_Msk                   (0x1UL << FLASH_SR_FASTERR_Pos)  /*!< 0x00000200 */
+#define FLASH_SR_FASTERR                       FLASH_SR_FASTERR_Msk
+#define FLASH_SR_OPTVERR_Pos                   (15U)
+#define FLASH_SR_OPTVERR_Msk                   (0x1UL << FLASH_SR_OPTVERR_Pos)  /*!< 0x00008000 */
+#define FLASH_SR_OPTVERR                       FLASH_SR_OPTVERR_Msk
+#define FLASH_SR_BSY1_Pos                      (16U)
+#define FLASH_SR_BSY1_Msk                      (0x1UL << FLASH_SR_BSY1_Pos)     /*!< 0x00010000 */
+#define FLASH_SR_BSY1                          FLASH_SR_BSY1_Msk
+#define FLASH_SR_CFGBSY_Pos                    (18U)
+#define FLASH_SR_CFGBSY_Msk                    (0x1UL << FLASH_SR_CFGBSY_Pos)   /*!< 0x00040000 */
+#define FLASH_SR_CFGBSY                        FLASH_SR_CFGBSY_Msk
+
+/*******************  Bits definition for FLASH_CR register  ******************/
+#define FLASH_CR_PG_Pos                        (0U)
+#define FLASH_CR_PG_Msk                        (0x1UL << FLASH_CR_PG_Pos)         /*!< 0x00000001 */
+#define FLASH_CR_PG                            FLASH_CR_PG_Msk
+#define FLASH_CR_PER_Pos                       (1U)
+#define FLASH_CR_PER_Msk                       (0x1UL << FLASH_CR_PER_Pos)        /*!< 0x00000002 */
+#define FLASH_CR_PER                           FLASH_CR_PER_Msk
+#define FLASH_CR_MER1_Pos                      (2U)
+#define FLASH_CR_MER1_Msk                      (0x1UL << FLASH_CR_MER1_Pos)       /*!< 0x00000004 */
+#define FLASH_CR_MER1                          FLASH_CR_MER1_Msk
+#define FLASH_CR_PNB_Pos                       (3U)
+#define FLASH_CR_PNB_Msk                       (0x1FUL << FLASH_CR_PNB_Pos)       /*!< 0x000000F8 */
+#define FLASH_CR_PNB                           FLASH_CR_PNB_Msk
+#define FLASH_CR_STRT_Pos                      (16U)
+#define FLASH_CR_STRT_Msk                      (0x1UL << FLASH_CR_STRT_Pos)       /*!< 0x00010000 */
+#define FLASH_CR_STRT                          FLASH_CR_STRT_Msk
+#define FLASH_CR_OPTSTRT_Pos                   (17U)
+#define FLASH_CR_OPTSTRT_Msk                   (0x1UL << FLASH_CR_OPTSTRT_Pos)    /*!< 0x00020000 */
+#define FLASH_CR_OPTSTRT                       FLASH_CR_OPTSTRT_Msk
+#define FLASH_CR_FSTPG_Pos                     (18U)
+#define FLASH_CR_FSTPG_Msk                     (0x1UL << FLASH_CR_FSTPG_Pos)      /*!< 0x00040000 */
+#define FLASH_CR_FSTPG                         FLASH_CR_FSTPG_Msk
+#define FLASH_CR_EOPIE_Pos                     (24U)
+#define FLASH_CR_EOPIE_Msk                     (0x1UL << FLASH_CR_EOPIE_Pos)      /*!< 0x01000000 */
+#define FLASH_CR_EOPIE                         FLASH_CR_EOPIE_Msk
+#define FLASH_CR_ERRIE_Pos                     (25U)
+#define FLASH_CR_ERRIE_Msk                     (0x1UL << FLASH_CR_ERRIE_Pos)      /*!< 0x02000000 */
+#define FLASH_CR_ERRIE                         FLASH_CR_ERRIE_Msk
+#define FLASH_CR_OBL_LAUNCH_Pos                (27U)
+#define FLASH_CR_OBL_LAUNCH_Msk                (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */
+#define FLASH_CR_OBL_LAUNCH                    FLASH_CR_OBL_LAUNCH_Msk
+#define FLASH_CR_OPTLOCK_Pos                   (30U)
+#define FLASH_CR_OPTLOCK_Msk                   (0x1UL << FLASH_CR_OPTLOCK_Pos)    /*!< 0x40000000 */
+#define FLASH_CR_OPTLOCK                       FLASH_CR_OPTLOCK_Msk
+#define FLASH_CR_LOCK_Pos                      (31U)
+#define FLASH_CR_LOCK_Msk                      (0x1UL << FLASH_CR_LOCK_Pos)       /*!< 0x80000000 */
+#define FLASH_CR_LOCK                          FLASH_CR_LOCK_Msk
+
+/*******************  Bits definition for FLASH_ECCR register  ****************/
+#define FLASH_ECCR_ADDR_ECC_Pos                (0U)
+#define FLASH_ECCR_ADDR_ECC_Msk                (0x3FFFUL << FLASH_ECCR_ADDR_ECC_Pos)  /*!< 0x00003FFF */
+#define FLASH_ECCR_ADDR_ECC                    FLASH_ECCR_ADDR_ECC_Msk
+#define FLASH_ECCR_SYSF_ECC_Pos                (20U)
+#define FLASH_ECCR_SYSF_ECC_Msk                (0x1UL << FLASH_ECCR_SYSF_ECC_Pos)     /*!< 0x00100000 */
+#define FLASH_ECCR_SYSF_ECC                    FLASH_ECCR_SYSF_ECC_Msk
+#define FLASH_ECCR_ECCCIE_Pos                  (24U)
+#define FLASH_ECCR_ECCCIE_Msk                  (0x1UL << FLASH_ECCR_ECCCIE_Pos)       /*!< 0x01000000 */
+#define FLASH_ECCR_ECCCIE                      FLASH_ECCR_ECCCIE_Msk
+#define FLASH_ECCR_ECCC_Pos                    (30U)
+#define FLASH_ECCR_ECCC_Msk                    (0x1UL << FLASH_ECCR_ECCC_Pos)         /*!< 0x40000000 */
+#define FLASH_ECCR_ECCC                        FLASH_ECCR_ECCC_Msk
+#define FLASH_ECCR_ECCD_Pos                    (31U)
+#define FLASH_ECCR_ECCD_Msk                    (0x1UL << FLASH_ECCR_ECCD_Pos)         /*!< 0x80000000 */
+#define FLASH_ECCR_ECCD                        FLASH_ECCR_ECCD_Msk
+
+/*******************  Bits definition for FLASH_OPTR register  ****************/
+#define FLASH_OPTR_RDP_Pos                     (0U)
+#define FLASH_OPTR_RDP_Msk                     (0xFFUL << FLASH_OPTR_RDP_Pos)             /*!< 0x000000FF */
+#define FLASH_OPTR_RDP                         FLASH_OPTR_RDP_Msk
+#define FLASH_OPTR_nRST_STOP_Pos               (13U)
+#define FLASH_OPTR_nRST_STOP_Msk               (0x1UL << FLASH_OPTR_nRST_STOP_Pos)        /*!< 0x00002000 */
+#define FLASH_OPTR_nRST_STOP                   FLASH_OPTR_nRST_STOP_Msk
+#define FLASH_OPTR_nRST_STDBY_Pos              (14U)
+#define FLASH_OPTR_nRST_STDBY_Msk              (0x1UL << FLASH_OPTR_nRST_STDBY_Pos)       /*!< 0x00004000 */
+#define FLASH_OPTR_nRST_STDBY                  FLASH_OPTR_nRST_STDBY_Msk
+#define FLASH_OPTR_IWDG_SW_Pos                 (16U)
+#define FLASH_OPTR_IWDG_SW_Msk                 (0x1UL << FLASH_OPTR_IWDG_SW_Pos)          /*!< 0x00010000 */
+#define FLASH_OPTR_IWDG_SW                     FLASH_OPTR_IWDG_SW_Msk
+#define FLASH_OPTR_IWDG_STOP_Pos               (17U)
+#define FLASH_OPTR_IWDG_STOP_Msk               (0x1UL << FLASH_OPTR_IWDG_STOP_Pos)        /*!< 0x00020000 */
+#define FLASH_OPTR_IWDG_STOP                   FLASH_OPTR_IWDG_STOP_Msk
+#define FLASH_OPTR_IWDG_STDBY_Pos              (18U)
+#define FLASH_OPTR_IWDG_STDBY_Msk              (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos)       /*!< 0x00040000 */
+#define FLASH_OPTR_IWDG_STDBY                  FLASH_OPTR_IWDG_STDBY_Msk
+#define FLASH_OPTR_WWDG_SW_Pos                 (19U)
+#define FLASH_OPTR_WWDG_SW_Msk                 (0x1UL << FLASH_OPTR_WWDG_SW_Pos)          /*!< 0x00080000 */
+#define FLASH_OPTR_WWDG_SW                     FLASH_OPTR_WWDG_SW_Msk
+#define FLASH_OPTR_RAM_PARITY_CHECK_Pos        (22U)
+#define FLASH_OPTR_RAM_PARITY_CHECK_Msk        (0x1UL << FLASH_OPTR_RAM_PARITY_CHECK_Pos) /*!< 0x00400000 */
+#define FLASH_OPTR_RAM_PARITY_CHECK            FLASH_OPTR_RAM_PARITY_CHECK_Msk
+#define FLASH_OPTR_nBOOT_SEL_Pos               (24U)
+#define FLASH_OPTR_nBOOT_SEL_Msk               (0x1UL << FLASH_OPTR_nBOOT_SEL_Pos)        /*!< 0x01000000 */
+#define FLASH_OPTR_nBOOT_SEL                   FLASH_OPTR_nBOOT_SEL_Msk
+#define FLASH_OPTR_nBOOT1_Pos                  (25U)
+#define FLASH_OPTR_nBOOT1_Msk                  (0x1UL << FLASH_OPTR_nBOOT1_Pos)           /*!< 0x02000000 */
+#define FLASH_OPTR_nBOOT1                      FLASH_OPTR_nBOOT1_Msk
+#define FLASH_OPTR_nBOOT0_Pos                  (26U)
+#define FLASH_OPTR_nBOOT0_Msk                  (0x1UL << FLASH_OPTR_nBOOT0_Pos)           /*!< 0x04000000 */
+#define FLASH_OPTR_nBOOT0                      FLASH_OPTR_nBOOT0_Msk
+
+/******************  Bits definition for FLASH_WRP1AR register  ***************/
+#define FLASH_WRP1AR_WRP1A_STRT_Pos            (0U)
+#define FLASH_WRP1AR_WRP1A_STRT_Msk            (0x1FUL << FLASH_WRP1AR_WRP1A_STRT_Pos) /*!< 0x0000001F */
+#define FLASH_WRP1AR_WRP1A_STRT                FLASH_WRP1AR_WRP1A_STRT_Msk
+#define FLASH_WRP1AR_WRP1A_END_Pos             (16U)
+#define FLASH_WRP1AR_WRP1A_END_Msk             (0x1FUL << FLASH_WRP1AR_WRP1A_END_Pos) /*!< 0x001F0000 */
+#define FLASH_WRP1AR_WRP1A_END                 FLASH_WRP1AR_WRP1A_END_Msk
+
+/******************  Bits definition for FLASH_WRP1BR register  ***************/
+#define FLASH_WRP1BR_WRP1B_STRT_Pos            (0U)
+#define FLASH_WRP1BR_WRP1B_STRT_Msk            (0x1FUL << FLASH_WRP1BR_WRP1B_STRT_Pos) /*!< 0x0000001F */
+#define FLASH_WRP1BR_WRP1B_STRT                FLASH_WRP1BR_WRP1B_STRT_Msk
+#define FLASH_WRP1BR_WRP1B_END_Pos             (16U)
+#define FLASH_WRP1BR_WRP1B_END_Msk             (0x1FUL << FLASH_WRP1BR_WRP1B_END_Pos) /*!< 0x001F0000 */
+#define FLASH_WRP1BR_WRP1B_END                 FLASH_WRP1BR_WRP1B_END_Msk
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                            General Purpose I/O                             */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bits definition for GPIO_MODER register  *****************/
+#define GPIO_MODER_MODE0_Pos           (0U)
+#define GPIO_MODER_MODE0_Msk           (0x3UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000003 */
+#define GPIO_MODER_MODE0               GPIO_MODER_MODE0_Msk
+#define GPIO_MODER_MODE0_0             (0x1UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000001 */
+#define GPIO_MODER_MODE0_1             (0x2UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000002 */
+#define GPIO_MODER_MODE1_Pos           (2U)
+#define GPIO_MODER_MODE1_Msk           (0x3UL << GPIO_MODER_MODE1_Pos)          /*!< 0x0000000C */
+#define GPIO_MODER_MODE1               GPIO_MODER_MODE1_Msk
+#define GPIO_MODER_MODE1_0             (0x1UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000004 */
+#define GPIO_MODER_MODE1_1             (0x2UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000008 */
+#define GPIO_MODER_MODE2_Pos           (4U)
+#define GPIO_MODER_MODE2_Msk           (0x3UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000030 */
+#define GPIO_MODER_MODE2               GPIO_MODER_MODE2_Msk
+#define GPIO_MODER_MODE2_0             (0x1UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000010 */
+#define GPIO_MODER_MODE2_1             (0x2UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000020 */
+#define GPIO_MODER_MODE3_Pos           (6U)
+#define GPIO_MODER_MODE3_Msk           (0x3UL << GPIO_MODER_MODE3_Pos)          /*!< 0x000000C0 */
+#define GPIO_MODER_MODE3               GPIO_MODER_MODE3_Msk
+#define GPIO_MODER_MODE3_0             (0x1UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000040 */
+#define GPIO_MODER_MODE3_1             (0x2UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000080 */
+#define GPIO_MODER_MODE4_Pos           (8U)
+#define GPIO_MODER_MODE4_Msk           (0x3UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000300 */
+#define GPIO_MODER_MODE4               GPIO_MODER_MODE4_Msk
+#define GPIO_MODER_MODE4_0             (0x1UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000100 */
+#define GPIO_MODER_MODE4_1             (0x2UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000200 */
+#define GPIO_MODER_MODE5_Pos           (10U)
+#define GPIO_MODER_MODE5_Msk           (0x3UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000C00 */
+#define GPIO_MODER_MODE5               GPIO_MODER_MODE5_Msk
+#define GPIO_MODER_MODE5_0             (0x1UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000400 */
+#define GPIO_MODER_MODE5_1             (0x2UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000800 */
+#define GPIO_MODER_MODE6_Pos           (12U)
+#define GPIO_MODER_MODE6_Msk           (0x3UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00003000 */
+#define GPIO_MODER_MODE6               GPIO_MODER_MODE6_Msk
+#define GPIO_MODER_MODE6_0             (0x1UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00001000 */
+#define GPIO_MODER_MODE6_1             (0x2UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00002000 */
+#define GPIO_MODER_MODE7_Pos           (14U)
+#define GPIO_MODER_MODE7_Msk           (0x3UL << GPIO_MODER_MODE7_Pos)          /*!< 0x0000C000 */
+#define GPIO_MODER_MODE7               GPIO_MODER_MODE7_Msk
+#define GPIO_MODER_MODE7_0             (0x1UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00004000 */
+#define GPIO_MODER_MODE7_1             (0x2UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00008000 */
+#define GPIO_MODER_MODE8_Pos           (16U)
+#define GPIO_MODER_MODE8_Msk           (0x3UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00030000 */
+#define GPIO_MODER_MODE8               GPIO_MODER_MODE8_Msk
+#define GPIO_MODER_MODE8_0             (0x1UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00010000 */
+#define GPIO_MODER_MODE8_1             (0x2UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00020000 */
+#define GPIO_MODER_MODE9_Pos           (18U)
+#define GPIO_MODER_MODE9_Msk           (0x3UL << GPIO_MODER_MODE9_Pos)          /*!< 0x000C0000 */
+#define GPIO_MODER_MODE9               GPIO_MODER_MODE9_Msk
+#define GPIO_MODER_MODE9_0             (0x1UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00040000 */
+#define GPIO_MODER_MODE9_1             (0x2UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00080000 */
+#define GPIO_MODER_MODE10_Pos          (20U)
+#define GPIO_MODER_MODE10_Msk          (0x3UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00300000 */
+#define GPIO_MODER_MODE10              GPIO_MODER_MODE10_Msk
+#define GPIO_MODER_MODE10_0            (0x1UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00100000 */
+#define GPIO_MODER_MODE10_1            (0x2UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00200000 */
+#define GPIO_MODER_MODE11_Pos          (22U)
+#define GPIO_MODER_MODE11_Msk          (0x3UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00C00000 */
+#define GPIO_MODER_MODE11              GPIO_MODER_MODE11_Msk
+#define GPIO_MODER_MODE11_0            (0x1UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00400000 */
+#define GPIO_MODER_MODE11_1            (0x2UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00800000 */
+#define GPIO_MODER_MODE12_Pos          (24U)
+#define GPIO_MODER_MODE12_Msk          (0x3UL << GPIO_MODER_MODE12_Pos)         /*!< 0x03000000 */
+#define GPIO_MODER_MODE12              GPIO_MODER_MODE12_Msk
+#define GPIO_MODER_MODE12_0            (0x1UL << GPIO_MODER_MODE12_Pos)         /*!< 0x01000000 */
+#define GPIO_MODER_MODE12_1            (0x2UL << GPIO_MODER_MODE12_Pos)         /*!< 0x02000000 */
+#define GPIO_MODER_MODE13_Pos          (26U)
+#define GPIO_MODER_MODE13_Msk          (0x3UL << GPIO_MODER_MODE13_Pos)         /*!< 0x0C000000 */
+#define GPIO_MODER_MODE13              GPIO_MODER_MODE13_Msk
+#define GPIO_MODER_MODE13_0            (0x1UL << GPIO_MODER_MODE13_Pos)         /*!< 0x04000000 */
+#define GPIO_MODER_MODE13_1            (0x2UL << GPIO_MODER_MODE13_Pos)         /*!< 0x08000000 */
+#define GPIO_MODER_MODE14_Pos          (28U)
+#define GPIO_MODER_MODE14_Msk          (0x3UL << GPIO_MODER_MODE14_Pos)         /*!< 0x30000000 */
+#define GPIO_MODER_MODE14              GPIO_MODER_MODE14_Msk
+#define GPIO_MODER_MODE14_0            (0x1UL << GPIO_MODER_MODE14_Pos)         /*!< 0x10000000 */
+#define GPIO_MODER_MODE14_1            (0x2UL << GPIO_MODER_MODE14_Pos)         /*!< 0x20000000 */
+#define GPIO_MODER_MODE15_Pos          (30U)
+#define GPIO_MODER_MODE15_Msk          (0x3UL << GPIO_MODER_MODE15_Pos)         /*!< 0xC0000000 */
+#define GPIO_MODER_MODE15              GPIO_MODER_MODE15_Msk
+#define GPIO_MODER_MODE15_0            (0x1UL << GPIO_MODER_MODE15_Pos)         /*!< 0x40000000 */
+#define GPIO_MODER_MODE15_1            (0x2UL << GPIO_MODER_MODE15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_OTYPER register  ****************/
+#define GPIO_OTYPER_OT0_Pos            (0U)
+#define GPIO_OTYPER_OT0_Msk            (0x1UL << GPIO_OTYPER_OT0_Pos)           /*!< 0x00000001 */
+#define GPIO_OTYPER_OT0                GPIO_OTYPER_OT0_Msk
+#define GPIO_OTYPER_OT1_Pos            (1U)
+#define GPIO_OTYPER_OT1_Msk            (0x1UL << GPIO_OTYPER_OT1_Pos)           /*!< 0x00000002 */
+#define GPIO_OTYPER_OT1                GPIO_OTYPER_OT1_Msk
+#define GPIO_OTYPER_OT2_Pos            (2U)
+#define GPIO_OTYPER_OT2_Msk            (0x1UL << GPIO_OTYPER_OT2_Pos)           /*!< 0x00000004 */
+#define GPIO_OTYPER_OT2                GPIO_OTYPER_OT2_Msk
+#define GPIO_OTYPER_OT3_Pos            (3U)
+#define GPIO_OTYPER_OT3_Msk            (0x1UL << GPIO_OTYPER_OT3_Pos)           /*!< 0x00000008 */
+#define GPIO_OTYPER_OT3                GPIO_OTYPER_OT3_Msk
+#define GPIO_OTYPER_OT4_Pos            (4U)
+#define GPIO_OTYPER_OT4_Msk            (0x1UL << GPIO_OTYPER_OT4_Pos)           /*!< 0x00000010 */
+#define GPIO_OTYPER_OT4                GPIO_OTYPER_OT4_Msk
+#define GPIO_OTYPER_OT5_Pos            (5U)
+#define GPIO_OTYPER_OT5_Msk            (0x1UL << GPIO_OTYPER_OT5_Pos)           /*!< 0x00000020 */
+#define GPIO_OTYPER_OT5                GPIO_OTYPER_OT5_Msk
+#define GPIO_OTYPER_OT6_Pos            (6U)
+#define GPIO_OTYPER_OT6_Msk            (0x1UL << GPIO_OTYPER_OT6_Pos)           /*!< 0x00000040 */
+#define GPIO_OTYPER_OT6                GPIO_OTYPER_OT6_Msk
+#define GPIO_OTYPER_OT7_Pos            (7U)
+#define GPIO_OTYPER_OT7_Msk            (0x1UL << GPIO_OTYPER_OT7_Pos)           /*!< 0x00000080 */
+#define GPIO_OTYPER_OT7                GPIO_OTYPER_OT7_Msk
+#define GPIO_OTYPER_OT8_Pos            (8U)
+#define GPIO_OTYPER_OT8_Msk            (0x1UL << GPIO_OTYPER_OT8_Pos)           /*!< 0x00000100 */
+#define GPIO_OTYPER_OT8                GPIO_OTYPER_OT8_Msk
+#define GPIO_OTYPER_OT9_Pos            (9U)
+#define GPIO_OTYPER_OT9_Msk            (0x1UL << GPIO_OTYPER_OT9_Pos)           /*!< 0x00000200 */
+#define GPIO_OTYPER_OT9                GPIO_OTYPER_OT9_Msk
+#define GPIO_OTYPER_OT10_Pos           (10U)
+#define GPIO_OTYPER_OT10_Msk           (0x1UL << GPIO_OTYPER_OT10_Pos)          /*!< 0x00000400 */
+#define GPIO_OTYPER_OT10               GPIO_OTYPER_OT10_Msk
+#define GPIO_OTYPER_OT11_Pos           (11U)
+#define GPIO_OTYPER_OT11_Msk           (0x1UL << GPIO_OTYPER_OT11_Pos)          /*!< 0x00000800 */
+#define GPIO_OTYPER_OT11               GPIO_OTYPER_OT11_Msk
+#define GPIO_OTYPER_OT12_Pos           (12U)
+#define GPIO_OTYPER_OT12_Msk           (0x1UL << GPIO_OTYPER_OT12_Pos)          /*!< 0x00001000 */
+#define GPIO_OTYPER_OT12               GPIO_OTYPER_OT12_Msk
+#define GPIO_OTYPER_OT13_Pos           (13U)
+#define GPIO_OTYPER_OT13_Msk           (0x1UL << GPIO_OTYPER_OT13_Pos)          /*!< 0x00002000 */
+#define GPIO_OTYPER_OT13               GPIO_OTYPER_OT13_Msk
+#define GPIO_OTYPER_OT14_Pos           (14U)
+#define GPIO_OTYPER_OT14_Msk           (0x1UL << GPIO_OTYPER_OT14_Pos)          /*!< 0x00004000 */
+#define GPIO_OTYPER_OT14               GPIO_OTYPER_OT14_Msk
+#define GPIO_OTYPER_OT15_Pos           (15U)
+#define GPIO_OTYPER_OT15_Msk           (0x1UL << GPIO_OTYPER_OT15_Pos)          /*!< 0x00008000 */
+#define GPIO_OTYPER_OT15               GPIO_OTYPER_OT15_Msk
+
+/******************  Bits definition for GPIO_OSPEEDR register  ***************/
+#define GPIO_OSPEEDR_OSPEED0_Pos       (0U)
+#define GPIO_OSPEEDR_OSPEED0_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000003 */
+#define GPIO_OSPEEDR_OSPEED0           GPIO_OSPEEDR_OSPEED0_Msk
+#define GPIO_OSPEEDR_OSPEED0_0         (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000001 */
+#define GPIO_OSPEEDR_OSPEED0_1         (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000002 */
+#define GPIO_OSPEEDR_OSPEED1_Pos       (2U)
+#define GPIO_OSPEEDR_OSPEED1_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x0000000C */
+#define GPIO_OSPEEDR_OSPEED1           GPIO_OSPEEDR_OSPEED1_Msk
+#define GPIO_OSPEEDR_OSPEED1_0         (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000004 */
+#define GPIO_OSPEEDR_OSPEED1_1         (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000008 */
+#define GPIO_OSPEEDR_OSPEED2_Pos       (4U)
+#define GPIO_OSPEEDR_OSPEED2_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000030 */
+#define GPIO_OSPEEDR_OSPEED2           GPIO_OSPEEDR_OSPEED2_Msk
+#define GPIO_OSPEEDR_OSPEED2_0         (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000010 */
+#define GPIO_OSPEEDR_OSPEED2_1         (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000020 */
+#define GPIO_OSPEEDR_OSPEED3_Pos       (6U)
+#define GPIO_OSPEEDR_OSPEED3_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x000000C0 */
+#define GPIO_OSPEEDR_OSPEED3           GPIO_OSPEEDR_OSPEED3_Msk
+#define GPIO_OSPEEDR_OSPEED3_0         (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000040 */
+#define GPIO_OSPEEDR_OSPEED3_1         (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000080 */
+#define GPIO_OSPEEDR_OSPEED4_Pos       (8U)
+#define GPIO_OSPEEDR_OSPEED4_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000300 */
+#define GPIO_OSPEEDR_OSPEED4           GPIO_OSPEEDR_OSPEED4_Msk
+#define GPIO_OSPEEDR_OSPEED4_0         (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000100 */
+#define GPIO_OSPEEDR_OSPEED4_1         (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000200 */
+#define GPIO_OSPEEDR_OSPEED5_Pos       (10U)
+#define GPIO_OSPEEDR_OSPEED5_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000C00 */
+#define GPIO_OSPEEDR_OSPEED5           GPIO_OSPEEDR_OSPEED5_Msk
+#define GPIO_OSPEEDR_OSPEED5_0         (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000400 */
+#define GPIO_OSPEEDR_OSPEED5_1         (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000800 */
+#define GPIO_OSPEEDR_OSPEED6_Pos       (12U)
+#define GPIO_OSPEEDR_OSPEED6_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00003000 */
+#define GPIO_OSPEEDR_OSPEED6           GPIO_OSPEEDR_OSPEED6_Msk
+#define GPIO_OSPEEDR_OSPEED6_0         (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00001000 */
+#define GPIO_OSPEEDR_OSPEED6_1         (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00002000 */
+#define GPIO_OSPEEDR_OSPEED7_Pos       (14U)
+#define GPIO_OSPEEDR_OSPEED7_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x0000C000 */
+#define GPIO_OSPEEDR_OSPEED7           GPIO_OSPEEDR_OSPEED7_Msk
+#define GPIO_OSPEEDR_OSPEED7_0         (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00004000 */
+#define GPIO_OSPEEDR_OSPEED7_1         (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00008000 */
+#define GPIO_OSPEEDR_OSPEED8_Pos       (16U)
+#define GPIO_OSPEEDR_OSPEED8_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00030000 */
+#define GPIO_OSPEEDR_OSPEED8           GPIO_OSPEEDR_OSPEED8_Msk
+#define GPIO_OSPEEDR_OSPEED8_0         (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00010000 */
+#define GPIO_OSPEEDR_OSPEED8_1         (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00020000 */
+#define GPIO_OSPEEDR_OSPEED9_Pos       (18U)
+#define GPIO_OSPEEDR_OSPEED9_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x000C0000 */
+#define GPIO_OSPEEDR_OSPEED9           GPIO_OSPEEDR_OSPEED9_Msk
+#define GPIO_OSPEEDR_OSPEED9_0         (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00040000 */
+#define GPIO_OSPEEDR_OSPEED9_1         (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00080000 */
+#define GPIO_OSPEEDR_OSPEED10_Pos      (20U)
+#define GPIO_OSPEEDR_OSPEED10_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00300000 */
+#define GPIO_OSPEEDR_OSPEED10          GPIO_OSPEEDR_OSPEED10_Msk
+#define GPIO_OSPEEDR_OSPEED10_0        (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00100000 */
+#define GPIO_OSPEEDR_OSPEED10_1        (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00200000 */
+#define GPIO_OSPEEDR_OSPEED11_Pos      (22U)
+#define GPIO_OSPEEDR_OSPEED11_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00C00000 */
+#define GPIO_OSPEEDR_OSPEED11          GPIO_OSPEEDR_OSPEED11_Msk
+#define GPIO_OSPEEDR_OSPEED11_0        (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00400000 */
+#define GPIO_OSPEEDR_OSPEED11_1        (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00800000 */
+#define GPIO_OSPEEDR_OSPEED12_Pos      (24U)
+#define GPIO_OSPEEDR_OSPEED12_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x03000000 */
+#define GPIO_OSPEEDR_OSPEED12          GPIO_OSPEEDR_OSPEED12_Msk
+#define GPIO_OSPEEDR_OSPEED12_0        (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x01000000 */
+#define GPIO_OSPEEDR_OSPEED12_1        (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x02000000 */
+#define GPIO_OSPEEDR_OSPEED13_Pos      (26U)
+#define GPIO_OSPEEDR_OSPEED13_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x0C000000 */
+#define GPIO_OSPEEDR_OSPEED13          GPIO_OSPEEDR_OSPEED13_Msk
+#define GPIO_OSPEEDR_OSPEED13_0        (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x04000000 */
+#define GPIO_OSPEEDR_OSPEED13_1        (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x08000000 */
+#define GPIO_OSPEEDR_OSPEED14_Pos      (28U)
+#define GPIO_OSPEEDR_OSPEED14_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x30000000 */
+#define GPIO_OSPEEDR_OSPEED14          GPIO_OSPEEDR_OSPEED14_Msk
+#define GPIO_OSPEEDR_OSPEED14_0        (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x10000000 */
+#define GPIO_OSPEEDR_OSPEED14_1        (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x20000000 */
+#define GPIO_OSPEEDR_OSPEED15_Pos      (30U)
+#define GPIO_OSPEEDR_OSPEED15_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0xC0000000 */
+#define GPIO_OSPEEDR_OSPEED15          GPIO_OSPEEDR_OSPEED15_Msk
+#define GPIO_OSPEEDR_OSPEED15_0        (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x40000000 */
+#define GPIO_OSPEEDR_OSPEED15_1        (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_PUPDR register  *****************/
+#define GPIO_PUPDR_PUPD0_Pos           (0U)
+#define GPIO_PUPDR_PUPD0_Msk           (0x3UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000003 */
+#define GPIO_PUPDR_PUPD0               GPIO_PUPDR_PUPD0_Msk
+#define GPIO_PUPDR_PUPD0_0             (0x1UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000001 */
+#define GPIO_PUPDR_PUPD0_1             (0x2UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000002 */
+#define GPIO_PUPDR_PUPD1_Pos           (2U)
+#define GPIO_PUPDR_PUPD1_Msk           (0x3UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x0000000C */
+#define GPIO_PUPDR_PUPD1               GPIO_PUPDR_PUPD1_Msk
+#define GPIO_PUPDR_PUPD1_0             (0x1UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000004 */
+#define GPIO_PUPDR_PUPD1_1             (0x2UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000008 */
+#define GPIO_PUPDR_PUPD2_Pos           (4U)
+#define GPIO_PUPDR_PUPD2_Msk           (0x3UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000030 */
+#define GPIO_PUPDR_PUPD2               GPIO_PUPDR_PUPD2_Msk
+#define GPIO_PUPDR_PUPD2_0             (0x1UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000010 */
+#define GPIO_PUPDR_PUPD2_1             (0x2UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000020 */
+#define GPIO_PUPDR_PUPD3_Pos           (6U)
+#define GPIO_PUPDR_PUPD3_Msk           (0x3UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x000000C0 */
+#define GPIO_PUPDR_PUPD3               GPIO_PUPDR_PUPD3_Msk
+#define GPIO_PUPDR_PUPD3_0             (0x1UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000040 */
+#define GPIO_PUPDR_PUPD3_1             (0x2UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000080 */
+#define GPIO_PUPDR_PUPD4_Pos           (8U)
+#define GPIO_PUPDR_PUPD4_Msk           (0x3UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000300 */
+#define GPIO_PUPDR_PUPD4               GPIO_PUPDR_PUPD4_Msk
+#define GPIO_PUPDR_PUPD4_0             (0x1UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000100 */
+#define GPIO_PUPDR_PUPD4_1             (0x2UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000200 */
+#define GPIO_PUPDR_PUPD5_Pos           (10U)
+#define GPIO_PUPDR_PUPD5_Msk           (0x3UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000C00 */
+#define GPIO_PUPDR_PUPD5               GPIO_PUPDR_PUPD5_Msk
+#define GPIO_PUPDR_PUPD5_0             (0x1UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000400 */
+#define GPIO_PUPDR_PUPD5_1             (0x2UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000800 */
+#define GPIO_PUPDR_PUPD6_Pos           (12U)
+#define GPIO_PUPDR_PUPD6_Msk           (0x3UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00003000 */
+#define GPIO_PUPDR_PUPD6               GPIO_PUPDR_PUPD6_Msk
+#define GPIO_PUPDR_PUPD6_0             (0x1UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00001000 */
+#define GPIO_PUPDR_PUPD6_1             (0x2UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00002000 */
+#define GPIO_PUPDR_PUPD7_Pos           (14U)
+#define GPIO_PUPDR_PUPD7_Msk           (0x3UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x0000C000 */
+#define GPIO_PUPDR_PUPD7               GPIO_PUPDR_PUPD7_Msk
+#define GPIO_PUPDR_PUPD7_0             (0x1UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00004000 */
+#define GPIO_PUPDR_PUPD7_1             (0x2UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00008000 */
+#define GPIO_PUPDR_PUPD8_Pos           (16U)
+#define GPIO_PUPDR_PUPD8_Msk           (0x3UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00030000 */
+#define GPIO_PUPDR_PUPD8               GPIO_PUPDR_PUPD8_Msk
+#define GPIO_PUPDR_PUPD8_0             (0x1UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00010000 */
+#define GPIO_PUPDR_PUPD8_1             (0x2UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00020000 */
+#define GPIO_PUPDR_PUPD9_Pos           (18U)
+#define GPIO_PUPDR_PUPD9_Msk           (0x3UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x000C0000 */
+#define GPIO_PUPDR_PUPD9               GPIO_PUPDR_PUPD9_Msk
+#define GPIO_PUPDR_PUPD9_0             (0x1UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00040000 */
+#define GPIO_PUPDR_PUPD9_1             (0x2UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00080000 */
+#define GPIO_PUPDR_PUPD10_Pos          (20U)
+#define GPIO_PUPDR_PUPD10_Msk          (0x3UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00300000 */
+#define GPIO_PUPDR_PUPD10              GPIO_PUPDR_PUPD10_Msk
+#define GPIO_PUPDR_PUPD10_0            (0x1UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00100000 */
+#define GPIO_PUPDR_PUPD10_1            (0x2UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00200000 */
+#define GPIO_PUPDR_PUPD11_Pos          (22U)
+#define GPIO_PUPDR_PUPD11_Msk          (0x3UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00C00000 */
+#define GPIO_PUPDR_PUPD11              GPIO_PUPDR_PUPD11_Msk
+#define GPIO_PUPDR_PUPD11_0            (0x1UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00400000 */
+#define GPIO_PUPDR_PUPD11_1            (0x2UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00800000 */
+#define GPIO_PUPDR_PUPD12_Pos          (24U)
+#define GPIO_PUPDR_PUPD12_Msk          (0x3UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x03000000 */
+#define GPIO_PUPDR_PUPD12              GPIO_PUPDR_PUPD12_Msk
+#define GPIO_PUPDR_PUPD12_0            (0x1UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x01000000 */
+#define GPIO_PUPDR_PUPD12_1            (0x2UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x02000000 */
+#define GPIO_PUPDR_PUPD13_Pos          (26U)
+#define GPIO_PUPDR_PUPD13_Msk          (0x3UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x0C000000 */
+#define GPIO_PUPDR_PUPD13              GPIO_PUPDR_PUPD13_Msk
+#define GPIO_PUPDR_PUPD13_0            (0x1UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x04000000 */
+#define GPIO_PUPDR_PUPD13_1            (0x2UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x08000000 */
+#define GPIO_PUPDR_PUPD14_Pos          (28U)
+#define GPIO_PUPDR_PUPD14_Msk          (0x3UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x30000000 */
+#define GPIO_PUPDR_PUPD14              GPIO_PUPDR_PUPD14_Msk
+#define GPIO_PUPDR_PUPD14_0            (0x1UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x10000000 */
+#define GPIO_PUPDR_PUPD14_1            (0x2UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x20000000 */
+#define GPIO_PUPDR_PUPD15_Pos          (30U)
+#define GPIO_PUPDR_PUPD15_Msk          (0x3UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0xC0000000 */
+#define GPIO_PUPDR_PUPD15              GPIO_PUPDR_PUPD15_Msk
+#define GPIO_PUPDR_PUPD15_0            (0x1UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x40000000 */
+#define GPIO_PUPDR_PUPD15_1            (0x2UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_IDR register  *******************/
+#define GPIO_IDR_ID0_Pos               (0U)
+#define GPIO_IDR_ID0_Msk               (0x1UL << GPIO_IDR_ID0_Pos)              /*!< 0x00000001 */
+#define GPIO_IDR_ID0                   GPIO_IDR_ID0_Msk
+#define GPIO_IDR_ID1_Pos               (1U)
+#define GPIO_IDR_ID1_Msk               (0x1UL << GPIO_IDR_ID1_Pos)              /*!< 0x00000002 */
+#define GPIO_IDR_ID1                   GPIO_IDR_ID1_Msk
+#define GPIO_IDR_ID2_Pos               (2U)
+#define GPIO_IDR_ID2_Msk               (0x1UL << GPIO_IDR_ID2_Pos)              /*!< 0x00000004 */
+#define GPIO_IDR_ID2                   GPIO_IDR_ID2_Msk
+#define GPIO_IDR_ID3_Pos               (3U)
+#define GPIO_IDR_ID3_Msk               (0x1UL << GPIO_IDR_ID3_Pos)              /*!< 0x00000008 */
+#define GPIO_IDR_ID3                   GPIO_IDR_ID3_Msk
+#define GPIO_IDR_ID4_Pos               (4U)
+#define GPIO_IDR_ID4_Msk               (0x1UL << GPIO_IDR_ID4_Pos)              /*!< 0x00000010 */
+#define GPIO_IDR_ID4                   GPIO_IDR_ID4_Msk
+#define GPIO_IDR_ID5_Pos               (5U)
+#define GPIO_IDR_ID5_Msk               (0x1UL << GPIO_IDR_ID5_Pos)              /*!< 0x00000020 */
+#define GPIO_IDR_ID5                   GPIO_IDR_ID5_Msk
+#define GPIO_IDR_ID6_Pos               (6U)
+#define GPIO_IDR_ID6_Msk               (0x1UL << GPIO_IDR_ID6_Pos)              /*!< 0x00000040 */
+#define GPIO_IDR_ID6                   GPIO_IDR_ID6_Msk
+#define GPIO_IDR_ID7_Pos               (7U)
+#define GPIO_IDR_ID7_Msk               (0x1UL << GPIO_IDR_ID7_Pos)              /*!< 0x00000080 */
+#define GPIO_IDR_ID7                   GPIO_IDR_ID7_Msk
+#define GPIO_IDR_ID8_Pos               (8U)
+#define GPIO_IDR_ID8_Msk               (0x1UL << GPIO_IDR_ID8_Pos)              /*!< 0x00000100 */
+#define GPIO_IDR_ID8                   GPIO_IDR_ID8_Msk
+#define GPIO_IDR_ID9_Pos               (9U)
+#define GPIO_IDR_ID9_Msk               (0x1UL << GPIO_IDR_ID9_Pos)              /*!< 0x00000200 */
+#define GPIO_IDR_ID9                   GPIO_IDR_ID9_Msk
+#define GPIO_IDR_ID10_Pos              (10U)
+#define GPIO_IDR_ID10_Msk              (0x1UL << GPIO_IDR_ID10_Pos)             /*!< 0x00000400 */
+#define GPIO_IDR_ID10                  GPIO_IDR_ID10_Msk
+#define GPIO_IDR_ID11_Pos              (11U)
+#define GPIO_IDR_ID11_Msk              (0x1UL << GPIO_IDR_ID11_Pos)             /*!< 0x00000800 */
+#define GPIO_IDR_ID11                  GPIO_IDR_ID11_Msk
+#define GPIO_IDR_ID12_Pos              (12U)
+#define GPIO_IDR_ID12_Msk              (0x1UL << GPIO_IDR_ID12_Pos)             /*!< 0x00001000 */
+#define GPIO_IDR_ID12                  GPIO_IDR_ID12_Msk
+#define GPIO_IDR_ID13_Pos              (13U)
+#define GPIO_IDR_ID13_Msk              (0x1UL << GPIO_IDR_ID13_Pos)             /*!< 0x00002000 */
+#define GPIO_IDR_ID13                  GPIO_IDR_ID13_Msk
+#define GPIO_IDR_ID14_Pos              (14U)
+#define GPIO_IDR_ID14_Msk              (0x1UL << GPIO_IDR_ID14_Pos)             /*!< 0x00004000 */
+#define GPIO_IDR_ID14                  GPIO_IDR_ID14_Msk
+#define GPIO_IDR_ID15_Pos              (15U)
+#define GPIO_IDR_ID15_Msk              (0x1UL << GPIO_IDR_ID15_Pos)             /*!< 0x00008000 */
+#define GPIO_IDR_ID15                  GPIO_IDR_ID15_Msk
+
+/******************  Bits definition for GPIO_ODR register  *******************/
+#define GPIO_ODR_OD0_Pos               (0U)
+#define GPIO_ODR_OD0_Msk               (0x1UL << GPIO_ODR_OD0_Pos)              /*!< 0x00000001 */
+#define GPIO_ODR_OD0                   GPIO_ODR_OD0_Msk
+#define GPIO_ODR_OD1_Pos               (1U)
+#define GPIO_ODR_OD1_Msk               (0x1UL << GPIO_ODR_OD1_Pos)              /*!< 0x00000002 */
+#define GPIO_ODR_OD1                   GPIO_ODR_OD1_Msk
+#define GPIO_ODR_OD2_Pos               (2U)
+#define GPIO_ODR_OD2_Msk               (0x1UL << GPIO_ODR_OD2_Pos)              /*!< 0x00000004 */
+#define GPIO_ODR_OD2                   GPIO_ODR_OD2_Msk
+#define GPIO_ODR_OD3_Pos               (3U)
+#define GPIO_ODR_OD3_Msk               (0x1UL << GPIO_ODR_OD3_Pos)              /*!< 0x00000008 */
+#define GPIO_ODR_OD3                   GPIO_ODR_OD3_Msk
+#define GPIO_ODR_OD4_Pos               (4U)
+#define GPIO_ODR_OD4_Msk               (0x1UL << GPIO_ODR_OD4_Pos)              /*!< 0x00000010 */
+#define GPIO_ODR_OD4                   GPIO_ODR_OD4_Msk
+#define GPIO_ODR_OD5_Pos               (5U)
+#define GPIO_ODR_OD5_Msk               (0x1UL << GPIO_ODR_OD5_Pos)              /*!< 0x00000020 */
+#define GPIO_ODR_OD5                   GPIO_ODR_OD5_Msk
+#define GPIO_ODR_OD6_Pos               (6U)
+#define GPIO_ODR_OD6_Msk               (0x1UL << GPIO_ODR_OD6_Pos)              /*!< 0x00000040 */
+#define GPIO_ODR_OD6                   GPIO_ODR_OD6_Msk
+#define GPIO_ODR_OD7_Pos               (7U)
+#define GPIO_ODR_OD7_Msk               (0x1UL << GPIO_ODR_OD7_Pos)              /*!< 0x00000080 */
+#define GPIO_ODR_OD7                   GPIO_ODR_OD7_Msk
+#define GPIO_ODR_OD8_Pos               (8U)
+#define GPIO_ODR_OD8_Msk               (0x1UL << GPIO_ODR_OD8_Pos)              /*!< 0x00000100 */
+#define GPIO_ODR_OD8                   GPIO_ODR_OD8_Msk
+#define GPIO_ODR_OD9_Pos               (9U)
+#define GPIO_ODR_OD9_Msk               (0x1UL << GPIO_ODR_OD9_Pos)              /*!< 0x00000200 */
+#define GPIO_ODR_OD9                   GPIO_ODR_OD9_Msk
+#define GPIO_ODR_OD10_Pos              (10U)
+#define GPIO_ODR_OD10_Msk              (0x1UL << GPIO_ODR_OD10_Pos)             /*!< 0x00000400 */
+#define GPIO_ODR_OD10                  GPIO_ODR_OD10_Msk
+#define GPIO_ODR_OD11_Pos              (11U)
+#define GPIO_ODR_OD11_Msk              (0x1UL << GPIO_ODR_OD11_Pos)             /*!< 0x00000800 */
+#define GPIO_ODR_OD11                  GPIO_ODR_OD11_Msk
+#define GPIO_ODR_OD12_Pos              (12U)
+#define GPIO_ODR_OD12_Msk              (0x1UL << GPIO_ODR_OD12_Pos)             /*!< 0x00001000 */
+#define GPIO_ODR_OD12                  GPIO_ODR_OD12_Msk
+#define GPIO_ODR_OD13_Pos              (13U)
+#define GPIO_ODR_OD13_Msk              (0x1UL << GPIO_ODR_OD13_Pos)             /*!< 0x00002000 */
+#define GPIO_ODR_OD13                  GPIO_ODR_OD13_Msk
+#define GPIO_ODR_OD14_Pos              (14U)
+#define GPIO_ODR_OD14_Msk              (0x1UL << GPIO_ODR_OD14_Pos)             /*!< 0x00004000 */
+#define GPIO_ODR_OD14                  GPIO_ODR_OD14_Msk
+#define GPIO_ODR_OD15_Pos              (15U)
+#define GPIO_ODR_OD15_Msk              (0x1UL << GPIO_ODR_OD15_Pos)             /*!< 0x00008000 */
+#define GPIO_ODR_OD15                  GPIO_ODR_OD15_Msk
+
+/******************  Bits definition for GPIO_BSRR register  ******************/
+#define GPIO_BSRR_BS0_Pos              (0U)
+#define GPIO_BSRR_BS0_Msk              (0x1UL << GPIO_BSRR_BS0_Pos)             /*!< 0x00000001 */
+#define GPIO_BSRR_BS0                  GPIO_BSRR_BS0_Msk
+#define GPIO_BSRR_BS1_Pos              (1U)
+#define GPIO_BSRR_BS1_Msk              (0x1UL << GPIO_BSRR_BS1_Pos)             /*!< 0x00000002 */
+#define GPIO_BSRR_BS1                  GPIO_BSRR_BS1_Msk
+#define GPIO_BSRR_BS2_Pos              (2U)
+#define GPIO_BSRR_BS2_Msk              (0x1UL << GPIO_BSRR_BS2_Pos)             /*!< 0x00000004 */
+#define GPIO_BSRR_BS2                  GPIO_BSRR_BS2_Msk
+#define GPIO_BSRR_BS3_Pos              (3U)
+#define GPIO_BSRR_BS3_Msk              (0x1UL << GPIO_BSRR_BS3_Pos)             /*!< 0x00000008 */
+#define GPIO_BSRR_BS3                  GPIO_BSRR_BS3_Msk
+#define GPIO_BSRR_BS4_Pos              (4U)
+#define GPIO_BSRR_BS4_Msk              (0x1UL << GPIO_BSRR_BS4_Pos)             /*!< 0x00000010 */
+#define GPIO_BSRR_BS4                  GPIO_BSRR_BS4_Msk
+#define GPIO_BSRR_BS5_Pos              (5U)
+#define GPIO_BSRR_BS5_Msk              (0x1UL << GPIO_BSRR_BS5_Pos)             /*!< 0x00000020 */
+#define GPIO_BSRR_BS5                  GPIO_BSRR_BS5_Msk
+#define GPIO_BSRR_BS6_Pos              (6U)
+#define GPIO_BSRR_BS6_Msk              (0x1UL << GPIO_BSRR_BS6_Pos)             /*!< 0x00000040 */
+#define GPIO_BSRR_BS6                  GPIO_BSRR_BS6_Msk
+#define GPIO_BSRR_BS7_Pos              (7U)
+#define GPIO_BSRR_BS7_Msk              (0x1UL << GPIO_BSRR_BS7_Pos)             /*!< 0x00000080 */
+#define GPIO_BSRR_BS7                  GPIO_BSRR_BS7_Msk
+#define GPIO_BSRR_BS8_Pos              (8U)
+#define GPIO_BSRR_BS8_Msk              (0x1UL << GPIO_BSRR_BS8_Pos)             /*!< 0x00000100 */
+#define GPIO_BSRR_BS8                  GPIO_BSRR_BS8_Msk
+#define GPIO_BSRR_BS9_Pos              (9U)
+#define GPIO_BSRR_BS9_Msk              (0x1UL << GPIO_BSRR_BS9_Pos)             /*!< 0x00000200 */
+#define GPIO_BSRR_BS9                  GPIO_BSRR_BS9_Msk
+#define GPIO_BSRR_BS10_Pos             (10U)
+#define GPIO_BSRR_BS10_Msk             (0x1UL << GPIO_BSRR_BS10_Pos)            /*!< 0x00000400 */
+#define GPIO_BSRR_BS10                 GPIO_BSRR_BS10_Msk
+#define GPIO_BSRR_BS11_Pos             (11U)
+#define GPIO_BSRR_BS11_Msk             (0x1UL << GPIO_BSRR_BS11_Pos)            /*!< 0x00000800 */
+#define GPIO_BSRR_BS11                 GPIO_BSRR_BS11_Msk
+#define GPIO_BSRR_BS12_Pos             (12U)
+#define GPIO_BSRR_BS12_Msk             (0x1UL << GPIO_BSRR_BS12_Pos)            /*!< 0x00001000 */
+#define GPIO_BSRR_BS12                 GPIO_BSRR_BS12_Msk
+#define GPIO_BSRR_BS13_Pos             (13U)
+#define GPIO_BSRR_BS13_Msk             (0x1UL << GPIO_BSRR_BS13_Pos)            /*!< 0x00002000 */
+#define GPIO_BSRR_BS13                 GPIO_BSRR_BS13_Msk
+#define GPIO_BSRR_BS14_Pos             (14U)
+#define GPIO_BSRR_BS14_Msk             (0x1UL << GPIO_BSRR_BS14_Pos)            /*!< 0x00004000 */
+#define GPIO_BSRR_BS14                 GPIO_BSRR_BS14_Msk
+#define GPIO_BSRR_BS15_Pos             (15U)
+#define GPIO_BSRR_BS15_Msk             (0x1UL << GPIO_BSRR_BS15_Pos)            /*!< 0x00008000 */
+#define GPIO_BSRR_BS15                 GPIO_BSRR_BS15_Msk
+#define GPIO_BSRR_BR0_Pos              (16U)
+#define GPIO_BSRR_BR0_Msk              (0x1UL << GPIO_BSRR_BR0_Pos)             /*!< 0x00010000 */
+#define GPIO_BSRR_BR0                  GPIO_BSRR_BR0_Msk
+#define GPIO_BSRR_BR1_Pos              (17U)
+#define GPIO_BSRR_BR1_Msk              (0x1UL << GPIO_BSRR_BR1_Pos)             /*!< 0x00020000 */
+#define GPIO_BSRR_BR1                  GPIO_BSRR_BR1_Msk
+#define GPIO_BSRR_BR2_Pos              (18U)
+#define GPIO_BSRR_BR2_Msk              (0x1UL << GPIO_BSRR_BR2_Pos)             /*!< 0x00040000 */
+#define GPIO_BSRR_BR2                  GPIO_BSRR_BR2_Msk
+#define GPIO_BSRR_BR3_Pos              (19U)
+#define GPIO_BSRR_BR3_Msk              (0x1UL << GPIO_BSRR_BR3_Pos)             /*!< 0x00080000 */
+#define GPIO_BSRR_BR3                  GPIO_BSRR_BR3_Msk
+#define GPIO_BSRR_BR4_Pos              (20U)
+#define GPIO_BSRR_BR4_Msk              (0x1UL << GPIO_BSRR_BR4_Pos)             /*!< 0x00100000 */
+#define GPIO_BSRR_BR4                  GPIO_BSRR_BR4_Msk
+#define GPIO_BSRR_BR5_Pos              (21U)
+#define GPIO_BSRR_BR5_Msk              (0x1UL << GPIO_BSRR_BR5_Pos)             /*!< 0x00200000 */
+#define GPIO_BSRR_BR5                  GPIO_BSRR_BR5_Msk
+#define GPIO_BSRR_BR6_Pos              (22U)
+#define GPIO_BSRR_BR6_Msk              (0x1UL << GPIO_BSRR_BR6_Pos)             /*!< 0x00400000 */
+#define GPIO_BSRR_BR6                  GPIO_BSRR_BR6_Msk
+#define GPIO_BSRR_BR7_Pos              (23U)
+#define GPIO_BSRR_BR7_Msk              (0x1UL << GPIO_BSRR_BR7_Pos)             /*!< 0x00800000 */
+#define GPIO_BSRR_BR7                  GPIO_BSRR_BR7_Msk
+#define GPIO_BSRR_BR8_Pos              (24U)
+#define GPIO_BSRR_BR8_Msk              (0x1UL << GPIO_BSRR_BR8_Pos)             /*!< 0x01000000 */
+#define GPIO_BSRR_BR8                  GPIO_BSRR_BR8_Msk
+#define GPIO_BSRR_BR9_Pos              (25U)
+#define GPIO_BSRR_BR9_Msk              (0x1UL << GPIO_BSRR_BR9_Pos)             /*!< 0x02000000 */
+#define GPIO_BSRR_BR9                  GPIO_BSRR_BR9_Msk
+#define GPIO_BSRR_BR10_Pos             (26U)
+#define GPIO_BSRR_BR10_Msk             (0x1UL << GPIO_BSRR_BR10_Pos)            /*!< 0x04000000 */
+#define GPIO_BSRR_BR10                 GPIO_BSRR_BR10_Msk
+#define GPIO_BSRR_BR11_Pos             (27U)
+#define GPIO_BSRR_BR11_Msk             (0x1UL << GPIO_BSRR_BR11_Pos)            /*!< 0x08000000 */
+#define GPIO_BSRR_BR11                 GPIO_BSRR_BR11_Msk
+#define GPIO_BSRR_BR12_Pos             (28U)
+#define GPIO_BSRR_BR12_Msk             (0x1UL << GPIO_BSRR_BR12_Pos)            /*!< 0x10000000 */
+#define GPIO_BSRR_BR12                 GPIO_BSRR_BR12_Msk
+#define GPIO_BSRR_BR13_Pos             (29U)
+#define GPIO_BSRR_BR13_Msk             (0x1UL << GPIO_BSRR_BR13_Pos)            /*!< 0x20000000 */
+#define GPIO_BSRR_BR13                 GPIO_BSRR_BR13_Msk
+#define GPIO_BSRR_BR14_Pos             (30U)
+#define GPIO_BSRR_BR14_Msk             (0x1UL << GPIO_BSRR_BR14_Pos)            /*!< 0x40000000 */
+#define GPIO_BSRR_BR14                 GPIO_BSRR_BR14_Msk
+#define GPIO_BSRR_BR15_Pos             (31U)
+#define GPIO_BSRR_BR15_Msk             (0x1UL << GPIO_BSRR_BR15_Pos)            /*!< 0x80000000 */
+#define GPIO_BSRR_BR15                 GPIO_BSRR_BR15_Msk
+
+/****************** Bit definition for GPIO_LCKR register *********************/
+#define GPIO_LCKR_LCK0_Pos             (0U)
+#define GPIO_LCKR_LCK0_Msk             (0x1UL << GPIO_LCKR_LCK0_Pos)            /*!< 0x00000001 */
+#define GPIO_LCKR_LCK0                 GPIO_LCKR_LCK0_Msk
+#define GPIO_LCKR_LCK1_Pos             (1U)
+#define GPIO_LCKR_LCK1_Msk             (0x1UL << GPIO_LCKR_LCK1_Pos)            /*!< 0x00000002 */
+#define GPIO_LCKR_LCK1                 GPIO_LCKR_LCK1_Msk
+#define GPIO_LCKR_LCK2_Pos             (2U)
+#define GPIO_LCKR_LCK2_Msk             (0x1UL << GPIO_LCKR_LCK2_Pos)            /*!< 0x00000004 */
+#define GPIO_LCKR_LCK2                 GPIO_LCKR_LCK2_Msk
+#define GPIO_LCKR_LCK3_Pos             (3U)
+#define GPIO_LCKR_LCK3_Msk             (0x1UL << GPIO_LCKR_LCK3_Pos)            /*!< 0x00000008 */
+#define GPIO_LCKR_LCK3                 GPIO_LCKR_LCK3_Msk
+#define GPIO_LCKR_LCK4_Pos             (4U)
+#define GPIO_LCKR_LCK4_Msk             (0x1UL << GPIO_LCKR_LCK4_Pos)            /*!< 0x00000010 */
+#define GPIO_LCKR_LCK4                 GPIO_LCKR_LCK4_Msk
+#define GPIO_LCKR_LCK5_Pos             (5U)
+#define GPIO_LCKR_LCK5_Msk             (0x1UL << GPIO_LCKR_LCK5_Pos)            /*!< 0x00000020 */
+#define GPIO_LCKR_LCK5                 GPIO_LCKR_LCK5_Msk
+#define GPIO_LCKR_LCK6_Pos             (6U)
+#define GPIO_LCKR_LCK6_Msk             (0x1UL << GPIO_LCKR_LCK6_Pos)            /*!< 0x00000040 */
+#define GPIO_LCKR_LCK6                 GPIO_LCKR_LCK6_Msk
+#define GPIO_LCKR_LCK7_Pos             (7U)
+#define GPIO_LCKR_LCK7_Msk             (0x1UL << GPIO_LCKR_LCK7_Pos)            /*!< 0x00000080 */
+#define GPIO_LCKR_LCK7                 GPIO_LCKR_LCK7_Msk
+#define GPIO_LCKR_LCK8_Pos             (8U)
+#define GPIO_LCKR_LCK8_Msk             (0x1UL << GPIO_LCKR_LCK8_Pos)            /*!< 0x00000100 */
+#define GPIO_LCKR_LCK8                 GPIO_LCKR_LCK8_Msk
+#define GPIO_LCKR_LCK9_Pos             (9U)
+#define GPIO_LCKR_LCK9_Msk             (0x1UL << GPIO_LCKR_LCK9_Pos)            /*!< 0x00000200 */
+#define GPIO_LCKR_LCK9                 GPIO_LCKR_LCK9_Msk
+#define GPIO_LCKR_LCK10_Pos            (10U)
+#define GPIO_LCKR_LCK10_Msk            (0x1UL << GPIO_LCKR_LCK10_Pos)           /*!< 0x00000400 */
+#define GPIO_LCKR_LCK10                GPIO_LCKR_LCK10_Msk
+#define GPIO_LCKR_LCK11_Pos            (11U)
+#define GPIO_LCKR_LCK11_Msk            (0x1UL << GPIO_LCKR_LCK11_Pos)           /*!< 0x00000800 */
+#define GPIO_LCKR_LCK11                GPIO_LCKR_LCK11_Msk
+#define GPIO_LCKR_LCK12_Pos            (12U)
+#define GPIO_LCKR_LCK12_Msk            (0x1UL << GPIO_LCKR_LCK12_Pos)           /*!< 0x00001000 */
+#define GPIO_LCKR_LCK12                GPIO_LCKR_LCK12_Msk
+#define GPIO_LCKR_LCK13_Pos            (13U)
+#define GPIO_LCKR_LCK13_Msk            (0x1UL << GPIO_LCKR_LCK13_Pos)           /*!< 0x00002000 */
+#define GPIO_LCKR_LCK13                GPIO_LCKR_LCK13_Msk
+#define GPIO_LCKR_LCK14_Pos            (14U)
+#define GPIO_LCKR_LCK14_Msk            (0x1UL << GPIO_LCKR_LCK14_Pos)           /*!< 0x00004000 */
+#define GPIO_LCKR_LCK14                GPIO_LCKR_LCK14_Msk
+#define GPIO_LCKR_LCK15_Pos            (15U)
+#define GPIO_LCKR_LCK15_Msk            (0x1UL << GPIO_LCKR_LCK15_Pos)           /*!< 0x00008000 */
+#define GPIO_LCKR_LCK15                GPIO_LCKR_LCK15_Msk
+#define GPIO_LCKR_LCKK_Pos             (16U)
+#define GPIO_LCKR_LCKK_Msk             (0x1UL << GPIO_LCKR_LCKK_Pos)            /*!< 0x00010000 */
+#define GPIO_LCKR_LCKK                 GPIO_LCKR_LCKK_Msk
+
+/****************** Bit definition for GPIO_AFRL register *********************/
+#define GPIO_AFRL_AFSEL0_Pos           (0U)
+#define GPIO_AFRL_AFSEL0_Msk           (0xFUL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRL_AFSEL0               GPIO_AFRL_AFSEL0_Msk
+#define GPIO_AFRL_AFSEL0_0             (0x1UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRL_AFSEL0_1             (0x2UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRL_AFSEL0_2             (0x4UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRL_AFSEL0_3             (0x8UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRL_AFSEL1_Pos           (4U)
+#define GPIO_AFRL_AFSEL1_Msk           (0xFUL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRL_AFSEL1               GPIO_AFRL_AFSEL1_Msk
+#define GPIO_AFRL_AFSEL1_0             (0x1UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRL_AFSEL1_1             (0x2UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRL_AFSEL1_2             (0x4UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRL_AFSEL1_3             (0x8UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRL_AFSEL2_Pos           (8U)
+#define GPIO_AFRL_AFSEL2_Msk           (0xFUL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000F00 */
+#define GPIO_AFRL_AFSEL2               GPIO_AFRL_AFSEL2_Msk
+#define GPIO_AFRL_AFSEL2_0             (0x1UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000100 */
+#define GPIO_AFRL_AFSEL2_1             (0x2UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000200 */
+#define GPIO_AFRL_AFSEL2_2             (0x4UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000400 */
+#define GPIO_AFRL_AFSEL2_3             (0x8UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000800 */
+#define GPIO_AFRL_AFSEL3_Pos           (12U)
+#define GPIO_AFRL_AFSEL3_Msk           (0xFUL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x0000F000 */
+#define GPIO_AFRL_AFSEL3               GPIO_AFRL_AFSEL3_Msk
+#define GPIO_AFRL_AFSEL3_0             (0x1UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00001000 */
+#define GPIO_AFRL_AFSEL3_1             (0x2UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00002000 */
+#define GPIO_AFRL_AFSEL3_2             (0x4UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00004000 */
+#define GPIO_AFRL_AFSEL3_3             (0x8UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00008000 */
+#define GPIO_AFRL_AFSEL4_Pos           (16U)
+#define GPIO_AFRL_AFSEL4_Msk           (0xFUL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x000F0000 */
+#define GPIO_AFRL_AFSEL4               GPIO_AFRL_AFSEL4_Msk
+#define GPIO_AFRL_AFSEL4_0             (0x1UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00010000 */
+#define GPIO_AFRL_AFSEL4_1             (0x2UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00020000 */
+#define GPIO_AFRL_AFSEL4_2             (0x4UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00040000 */
+#define GPIO_AFRL_AFSEL4_3             (0x8UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00080000 */
+#define GPIO_AFRL_AFSEL5_Pos           (20U)
+#define GPIO_AFRL_AFSEL5_Msk           (0xFUL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00F00000 */
+#define GPIO_AFRL_AFSEL5               GPIO_AFRL_AFSEL5_Msk
+#define GPIO_AFRL_AFSEL5_0             (0x1UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00100000 */
+#define GPIO_AFRL_AFSEL5_1             (0x2UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00200000 */
+#define GPIO_AFRL_AFSEL5_2             (0x4UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00400000 */
+#define GPIO_AFRL_AFSEL5_3             (0x8UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00800000 */
+#define GPIO_AFRL_AFSEL6_Pos           (24U)
+#define GPIO_AFRL_AFSEL6_Msk           (0xFUL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x0F000000 */
+#define GPIO_AFRL_AFSEL6               GPIO_AFRL_AFSEL6_Msk
+#define GPIO_AFRL_AFSEL6_0             (0x1UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x01000000 */
+#define GPIO_AFRL_AFSEL6_1             (0x2UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x02000000 */
+#define GPIO_AFRL_AFSEL6_2             (0x4UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x04000000 */
+#define GPIO_AFRL_AFSEL6_3             (0x8UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x08000000 */
+#define GPIO_AFRL_AFSEL7_Pos           (28U)
+#define GPIO_AFRL_AFSEL7_Msk           (0xFUL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0xF0000000 */
+#define GPIO_AFRL_AFSEL7               GPIO_AFRL_AFSEL7_Msk
+#define GPIO_AFRL_AFSEL7_0             (0x1UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x10000000 */
+#define GPIO_AFRL_AFSEL7_1             (0x2UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x20000000 */
+#define GPIO_AFRL_AFSEL7_2             (0x4UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x40000000 */
+#define GPIO_AFRL_AFSEL7_3             (0x8UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x80000000 */
+
+/****************** Bit definition for GPIO_AFRH register *********************/
+#define GPIO_AFRH_AFSEL8_Pos           (0U)
+#define GPIO_AFRH_AFSEL8_Msk           (0xFUL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRH_AFSEL8               GPIO_AFRH_AFSEL8_Msk
+#define GPIO_AFRH_AFSEL8_0             (0x1UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRH_AFSEL8_1             (0x2UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRH_AFSEL8_2             (0x4UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRH_AFSEL8_3             (0x8UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRH_AFSEL9_Pos           (4U)
+#define GPIO_AFRH_AFSEL9_Msk           (0xFUL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRH_AFSEL9               GPIO_AFRH_AFSEL9_Msk
+#define GPIO_AFRH_AFSEL9_0             (0x1UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRH_AFSEL9_1             (0x2UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRH_AFSEL9_2             (0x4UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRH_AFSEL9_3             (0x8UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRH_AFSEL10_Pos          (8U)
+#define GPIO_AFRH_AFSEL10_Msk          (0xFUL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000F00 */
+#define GPIO_AFRH_AFSEL10              GPIO_AFRH_AFSEL10_Msk
+#define GPIO_AFRH_AFSEL10_0            (0x1UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000100 */
+#define GPIO_AFRH_AFSEL10_1            (0x2UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000200 */
+#define GPIO_AFRH_AFSEL10_2            (0x4UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000400 */
+#define GPIO_AFRH_AFSEL10_3            (0x8UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000800 */
+#define GPIO_AFRH_AFSEL11_Pos          (12U)
+#define GPIO_AFRH_AFSEL11_Msk          (0xFUL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x0000F000 */
+#define GPIO_AFRH_AFSEL11              GPIO_AFRH_AFSEL11_Msk
+#define GPIO_AFRH_AFSEL11_0            (0x1UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00001000 */
+#define GPIO_AFRH_AFSEL11_1            (0x2UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00002000 */
+#define GPIO_AFRH_AFSEL11_2            (0x4UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00004000 */
+#define GPIO_AFRH_AFSEL11_3            (0x8UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00008000 */
+#define GPIO_AFRH_AFSEL12_Pos          (16U)
+#define GPIO_AFRH_AFSEL12_Msk          (0xFUL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x000F0000 */
+#define GPIO_AFRH_AFSEL12              GPIO_AFRH_AFSEL12_Msk
+#define GPIO_AFRH_AFSEL12_0            (0x1UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00010000 */
+#define GPIO_AFRH_AFSEL12_1            (0x2UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00020000 */
+#define GPIO_AFRH_AFSEL12_2            (0x4UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00040000 */
+#define GPIO_AFRH_AFSEL12_3            (0x8UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00080000 */
+#define GPIO_AFRH_AFSEL13_Pos          (20U)
+#define GPIO_AFRH_AFSEL13_Msk          (0xFUL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00F00000 */
+#define GPIO_AFRH_AFSEL13              GPIO_AFRH_AFSEL13_Msk
+#define GPIO_AFRH_AFSEL13_0            (0x1UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00100000 */
+#define GPIO_AFRH_AFSEL13_1            (0x2UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00200000 */
+#define GPIO_AFRH_AFSEL13_2            (0x4UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00400000 */
+#define GPIO_AFRH_AFSEL13_3            (0x8UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00800000 */
+#define GPIO_AFRH_AFSEL14_Pos          (24U)
+#define GPIO_AFRH_AFSEL14_Msk          (0xFUL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x0F000000 */
+#define GPIO_AFRH_AFSEL14              GPIO_AFRH_AFSEL14_Msk
+#define GPIO_AFRH_AFSEL14_0            (0x1UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x01000000 */
+#define GPIO_AFRH_AFSEL14_1            (0x2UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x02000000 */
+#define GPIO_AFRH_AFSEL14_2            (0x4UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x04000000 */
+#define GPIO_AFRH_AFSEL14_3            (0x8UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x08000000 */
+#define GPIO_AFRH_AFSEL15_Pos          (28U)
+#define GPIO_AFRH_AFSEL15_Msk          (0xFUL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0xF0000000 */
+#define GPIO_AFRH_AFSEL15              GPIO_AFRH_AFSEL15_Msk
+#define GPIO_AFRH_AFSEL15_0            (0x1UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x10000000 */
+#define GPIO_AFRH_AFSEL15_1            (0x2UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x20000000 */
+#define GPIO_AFRH_AFSEL15_2            (0x4UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x40000000 */
+#define GPIO_AFRH_AFSEL15_3            (0x8UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_BRR register  ******************/
+#define GPIO_BRR_BR0_Pos               (0U)
+#define GPIO_BRR_BR0_Msk               (0x1UL << GPIO_BRR_BR0_Pos)              /*!< 0x00000001 */
+#define GPIO_BRR_BR0                   GPIO_BRR_BR0_Msk
+#define GPIO_BRR_BR1_Pos               (1U)
+#define GPIO_BRR_BR1_Msk               (0x1UL << GPIO_BRR_BR1_Pos)              /*!< 0x00000002 */
+#define GPIO_BRR_BR1                   GPIO_BRR_BR1_Msk
+#define GPIO_BRR_BR2_Pos               (2U)
+#define GPIO_BRR_BR2_Msk               (0x1UL << GPIO_BRR_BR2_Pos)              /*!< 0x00000004 */
+#define GPIO_BRR_BR2                   GPIO_BRR_BR2_Msk
+#define GPIO_BRR_BR3_Pos               (3U)
+#define GPIO_BRR_BR3_Msk               (0x1UL << GPIO_BRR_BR3_Pos)              /*!< 0x00000008 */
+#define GPIO_BRR_BR3                   GPIO_BRR_BR3_Msk
+#define GPIO_BRR_BR4_Pos               (4U)
+#define GPIO_BRR_BR4_Msk               (0x1UL << GPIO_BRR_BR4_Pos)              /*!< 0x00000010 */
+#define GPIO_BRR_BR4                   GPIO_BRR_BR4_Msk
+#define GPIO_BRR_BR5_Pos               (5U)
+#define GPIO_BRR_BR5_Msk               (0x1UL << GPIO_BRR_BR5_Pos)              /*!< 0x00000020 */
+#define GPIO_BRR_BR5                   GPIO_BRR_BR5_Msk
+#define GPIO_BRR_BR6_Pos               (6U)
+#define GPIO_BRR_BR6_Msk               (0x1UL << GPIO_BRR_BR6_Pos)              /*!< 0x00000040 */
+#define GPIO_BRR_BR6                   GPIO_BRR_BR6_Msk
+#define GPIO_BRR_BR7_Pos               (7U)
+#define GPIO_BRR_BR7_Msk               (0x1UL << GPIO_BRR_BR7_Pos)              /*!< 0x00000080 */
+#define GPIO_BRR_BR7                   GPIO_BRR_BR7_Msk
+#define GPIO_BRR_BR8_Pos               (8U)
+#define GPIO_BRR_BR8_Msk               (0x1UL << GPIO_BRR_BR8_Pos)              /*!< 0x00000100 */
+#define GPIO_BRR_BR8                   GPIO_BRR_BR8_Msk
+#define GPIO_BRR_BR9_Pos               (9U)
+#define GPIO_BRR_BR9_Msk               (0x1UL << GPIO_BRR_BR9_Pos)              /*!< 0x00000200 */
+#define GPIO_BRR_BR9                   GPIO_BRR_BR9_Msk
+#define GPIO_BRR_BR10_Pos              (10U)
+#define GPIO_BRR_BR10_Msk              (0x1UL << GPIO_BRR_BR10_Pos)             /*!< 0x00000400 */
+#define GPIO_BRR_BR10                  GPIO_BRR_BR10_Msk
+#define GPIO_BRR_BR11_Pos              (11U)
+#define GPIO_BRR_BR11_Msk              (0x1UL << GPIO_BRR_BR11_Pos)             /*!< 0x00000800 */
+#define GPIO_BRR_BR11                  GPIO_BRR_BR11_Msk
+#define GPIO_BRR_BR12_Pos              (12U)
+#define GPIO_BRR_BR12_Msk              (0x1UL << GPIO_BRR_BR12_Pos)             /*!< 0x00001000 */
+#define GPIO_BRR_BR12                  GPIO_BRR_BR12_Msk
+#define GPIO_BRR_BR13_Pos              (13U)
+#define GPIO_BRR_BR13_Msk              (0x1UL << GPIO_BRR_BR13_Pos)             /*!< 0x00002000 */
+#define GPIO_BRR_BR13                  GPIO_BRR_BR13_Msk
+#define GPIO_BRR_BR14_Pos              (14U)
+#define GPIO_BRR_BR14_Msk              (0x1UL << GPIO_BRR_BR14_Pos)             /*!< 0x00004000 */
+#define GPIO_BRR_BR14                  GPIO_BRR_BR14_Msk
+#define GPIO_BRR_BR15_Pos              (15U)
+#define GPIO_BRR_BR15_Msk              (0x1UL << GPIO_BRR_BR15_Pos)             /*!< 0x00008000 */
+#define GPIO_BRR_BR15                  GPIO_BRR_BR15_Msk
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Inter-integrated Circuit Interface (I2C)              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for I2C_CR1 register  *******************/
+#define I2C_CR1_PE_Pos               (0U)
+#define I2C_CR1_PE_Msk               (0x1UL << I2C_CR1_PE_Pos)                 /*!< 0x00000001 */
+#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            /*!< Peripheral enable */
+#define I2C_CR1_TXIE_Pos             (1U)
+#define I2C_CR1_TXIE_Msk             (0x1UL << I2C_CR1_TXIE_Pos)               /*!< 0x00000002 */
+#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          /*!< TX interrupt enable */
+#define I2C_CR1_RXIE_Pos             (2U)
+#define I2C_CR1_RXIE_Msk             (0x1UL << I2C_CR1_RXIE_Pos)               /*!< 0x00000004 */
+#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          /*!< RX interrupt enable */
+#define I2C_CR1_ADDRIE_Pos           (3U)
+#define I2C_CR1_ADDRIE_Msk           (0x1UL << I2C_CR1_ADDRIE_Pos)             /*!< 0x00000008 */
+#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        /*!< Address match interrupt enable */
+#define I2C_CR1_NACKIE_Pos           (4U)
+#define I2C_CR1_NACKIE_Msk           (0x1UL << I2C_CR1_NACKIE_Pos)             /*!< 0x00000010 */
+#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        /*!< NACK received interrupt enable */
+#define I2C_CR1_STOPIE_Pos           (5U)
+#define I2C_CR1_STOPIE_Msk           (0x1UL << I2C_CR1_STOPIE_Pos)             /*!< 0x00000020 */
+#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        /*!< STOP detection interrupt enable */
+#define I2C_CR1_TCIE_Pos             (6U)
+#define I2C_CR1_TCIE_Msk             (0x1UL << I2C_CR1_TCIE_Pos)               /*!< 0x00000040 */
+#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          /*!< Transfer complete interrupt enable */
+#define I2C_CR1_ERRIE_Pos            (7U)
+#define I2C_CR1_ERRIE_Msk            (0x1UL << I2C_CR1_ERRIE_Pos)              /*!< 0x00000080 */
+#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         /*!< Errors interrupt enable */
+#define I2C_CR1_DNF_Pos              (8U)
+#define I2C_CR1_DNF_Msk              (0xFUL << I2C_CR1_DNF_Pos)                /*!< 0x00000F00 */
+#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           /*!< Digital noise filter */
+#define I2C_CR1_ANFOFF_Pos           (12U)
+#define I2C_CR1_ANFOFF_Msk           (0x1UL << I2C_CR1_ANFOFF_Pos)             /*!< 0x00001000 */
+#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        /*!< Analog noise filter OFF */
+#define I2C_CR1_SWRST_Pos            (13U)
+#define I2C_CR1_SWRST_Msk            (0x1UL << I2C_CR1_SWRST_Pos)              /*!< 0x00002000 */
+#define I2C_CR1_SWRST                I2C_CR1_SWRST_Msk                         /*!< Software reset */
+#define I2C_CR1_TXDMAEN_Pos          (14U)
+#define I2C_CR1_TXDMAEN_Msk          (0x1UL << I2C_CR1_TXDMAEN_Pos)            /*!< 0x00004000 */
+#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       /*!< DMA transmission requests enable */
+#define I2C_CR1_RXDMAEN_Pos          (15U)
+#define I2C_CR1_RXDMAEN_Msk          (0x1UL << I2C_CR1_RXDMAEN_Pos)            /*!< 0x00008000 */
+#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       /*!< DMA reception requests enable */
+#define I2C_CR1_SBC_Pos              (16U)
+#define I2C_CR1_SBC_Msk              (0x1UL << I2C_CR1_SBC_Pos)                /*!< 0x00010000 */
+#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           /*!< Slave byte control */
+#define I2C_CR1_NOSTRETCH_Pos        (17U)
+#define I2C_CR1_NOSTRETCH_Msk        (0x1UL << I2C_CR1_NOSTRETCH_Pos)          /*!< 0x00020000 */
+#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     /*!< Clock stretching disable */
+#define I2C_CR1_WUPEN_Pos            (18U)
+#define I2C_CR1_WUPEN_Msk            (0x1UL << I2C_CR1_WUPEN_Pos)              /*!< 0x00040000 */
+#define I2C_CR1_WUPEN                I2C_CR1_WUPEN_Msk                         /*!< Wakeup from STOP enable */
+#define I2C_CR1_GCEN_Pos             (19U)
+#define I2C_CR1_GCEN_Msk             (0x1UL << I2C_CR1_GCEN_Pos)               /*!< 0x00080000 */
+#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          /*!< General call enable */
+#define I2C_CR1_SMBHEN_Pos           (20U)
+#define I2C_CR1_SMBHEN_Msk           (0x1UL << I2C_CR1_SMBHEN_Pos)             /*!< 0x00100000 */
+#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        /*!< SMBus host address enable */
+#define I2C_CR1_SMBDEN_Pos           (21U)
+#define I2C_CR1_SMBDEN_Msk           (0x1UL << I2C_CR1_SMBDEN_Pos)             /*!< 0x00200000 */
+#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        /*!< SMBus device default address enable */
+#define I2C_CR1_ALERTEN_Pos          (22U)
+#define I2C_CR1_ALERTEN_Msk          (0x1UL << I2C_CR1_ALERTEN_Pos)            /*!< 0x00400000 */
+#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       /*!< SMBus alert enable */
+#define I2C_CR1_PECEN_Pos            (23U)
+#define I2C_CR1_PECEN_Msk            (0x1UL << I2C_CR1_PECEN_Pos)              /*!< 0x00800000 */
+#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         /*!< PEC enable */
+
+/******************  Bit definition for I2C_CR2 register  ********************/
+#define I2C_CR2_SADD_Pos             (0U)
+#define I2C_CR2_SADD_Msk             (0x3FFUL << I2C_CR2_SADD_Pos)             /*!< 0x000003FF */
+#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          /*!< Slave address (master mode) */
+#define I2C_CR2_RD_WRN_Pos           (10U)
+#define I2C_CR2_RD_WRN_Msk           (0x1UL << I2C_CR2_RD_WRN_Pos)             /*!< 0x00000400 */
+#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        /*!< Transfer direction (master mode) */
+#define I2C_CR2_ADD10_Pos            (11U)
+#define I2C_CR2_ADD10_Msk            (0x1UL << I2C_CR2_ADD10_Pos)              /*!< 0x00000800 */
+#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         /*!< 10-bit addressing mode (master mode) */
+#define I2C_CR2_HEAD10R_Pos          (12U)
+#define I2C_CR2_HEAD10R_Msk          (0x1UL << I2C_CR2_HEAD10R_Pos)            /*!< 0x00001000 */
+#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       /*!< 10-bit address header only read direction (master mode) */
+#define I2C_CR2_START_Pos            (13U)
+#define I2C_CR2_START_Msk            (0x1UL << I2C_CR2_START_Pos)              /*!< 0x00002000 */
+#define I2C_CR2_START                I2C_CR2_START_Msk                         /*!< START generation */
+#define I2C_CR2_STOP_Pos             (14U)
+#define I2C_CR2_STOP_Msk             (0x1UL << I2C_CR2_STOP_Pos)               /*!< 0x00004000 */
+#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          /*!< STOP generation (master mode) */
+#define I2C_CR2_NACK_Pos             (15U)
+#define I2C_CR2_NACK_Msk             (0x1UL << I2C_CR2_NACK_Pos)               /*!< 0x00008000 */
+#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          /*!< NACK generation (slave mode) */
+#define I2C_CR2_NBYTES_Pos           (16U)
+#define I2C_CR2_NBYTES_Msk           (0xFFUL << I2C_CR2_NBYTES_Pos)            /*!< 0x00FF0000 */
+#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        /*!< Number of bytes */
+#define I2C_CR2_RELOAD_Pos           (24U)
+#define I2C_CR2_RELOAD_Msk           (0x1UL << I2C_CR2_RELOAD_Pos)             /*!< 0x01000000 */
+#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        /*!< NBYTES reload mode */
+#define I2C_CR2_AUTOEND_Pos          (25U)
+#define I2C_CR2_AUTOEND_Msk          (0x1UL << I2C_CR2_AUTOEND_Pos)            /*!< 0x02000000 */
+#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       /*!< Automatic end mode (master mode) */
+#define I2C_CR2_PECBYTE_Pos          (26U)
+#define I2C_CR2_PECBYTE_Msk          (0x1UL << I2C_CR2_PECBYTE_Pos)            /*!< 0x04000000 */
+#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       /*!< Packet error checking byte */
+
+/*******************  Bit definition for I2C_OAR1 register  ******************/
+#define I2C_OAR1_OA1_Pos             (0U)
+#define I2C_OAR1_OA1_Msk             (0x3FFUL << I2C_OAR1_OA1_Pos)             /*!< 0x000003FF */
+#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          /*!< Interface own address 1 */
+#define I2C_OAR1_OA1MODE_Pos         (10U)
+#define I2C_OAR1_OA1MODE_Msk         (0x1UL << I2C_OAR1_OA1MODE_Pos)           /*!< 0x00000400 */
+#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      /*!< Own address 1 10-bit mode */
+#define I2C_OAR1_OA1EN_Pos           (15U)
+#define I2C_OAR1_OA1EN_Msk           (0x1UL << I2C_OAR1_OA1EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        /*!< Own address 1 enable */
+
+/*******************  Bit definition for I2C_OAR2 register  ******************/
+#define I2C_OAR2_OA2_Pos             (1U)
+#define I2C_OAR2_OA2_Msk             (0x7FUL << I2C_OAR2_OA2_Pos)              /*!< 0x000000FE */
+#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          /*!< Interface own address 2 */
+#define I2C_OAR2_OA2MSK_Pos          (8U)
+#define I2C_OAR2_OA2MSK_Msk          (0x7UL << I2C_OAR2_OA2MSK_Pos)            /*!< 0x00000700 */
+#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       /*!< Own address 2 masks */
+#define I2C_OAR2_OA2NOMASK           (0U)                                      /*!< No mask                                        */
+#define I2C_OAR2_OA2MASK01_Pos       (8U)
+#define I2C_OAR2_OA2MASK01_Msk       (0x1UL << I2C_OAR2_OA2MASK01_Pos)         /*!< 0x00000100 */
+#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    /*!< OA2[1] is masked, Only OA2[7:2] are compared   */
+#define I2C_OAR2_OA2MASK02_Pos       (9U)
+#define I2C_OAR2_OA2MASK02_Msk       (0x1UL << I2C_OAR2_OA2MASK02_Pos)         /*!< 0x00000200 */
+#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */
+#define I2C_OAR2_OA2MASK03_Pos       (8U)
+#define I2C_OAR2_OA2MASK03_Msk       (0x3UL << I2C_OAR2_OA2MASK03_Pos)         /*!< 0x00000300 */
+#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */
+#define I2C_OAR2_OA2MASK04_Pos       (10U)
+#define I2C_OAR2_OA2MASK04_Msk       (0x1UL << I2C_OAR2_OA2MASK04_Pos)         /*!< 0x00000400 */
+#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */
+#define I2C_OAR2_OA2MASK05_Pos       (8U)
+#define I2C_OAR2_OA2MASK05_Msk       (0x5UL << I2C_OAR2_OA2MASK05_Pos)         /*!< 0x00000500 */
+#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */
+#define I2C_OAR2_OA2MASK06_Pos       (9U)
+#define I2C_OAR2_OA2MASK06_Msk       (0x3UL << I2C_OAR2_OA2MASK06_Pos)         /*!< 0x00000600 */
+#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    /*!< OA2[6:1] is masked, Only OA2[7] are compared   */
+#define I2C_OAR2_OA2MASK07_Pos       (8U)
+#define I2C_OAR2_OA2MASK07_Msk       (0x7UL << I2C_OAR2_OA2MASK07_Pos)         /*!< 0x00000700 */
+#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    /*!< OA2[7:1] is masked, No comparison is done      */
+#define I2C_OAR2_OA2EN_Pos           (15U)
+#define I2C_OAR2_OA2EN_Msk           (0x1UL << I2C_OAR2_OA2EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        /*!< Own address 2 enable */
+
+/*******************  Bit definition for I2C_TIMINGR register *******************/
+#define I2C_TIMINGR_SCLL_Pos         (0U)
+#define I2C_TIMINGR_SCLL_Msk         (0xFFUL << I2C_TIMINGR_SCLL_Pos)          /*!< 0x000000FF */
+#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      /*!< SCL low period (master mode) */
+#define I2C_TIMINGR_SCLH_Pos         (8U)
+#define I2C_TIMINGR_SCLH_Msk         (0xFFUL << I2C_TIMINGR_SCLH_Pos)          /*!< 0x0000FF00 */
+#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      /*!< SCL high period (master mode) */
+#define I2C_TIMINGR_SDADEL_Pos       (16U)
+#define I2C_TIMINGR_SDADEL_Msk       (0xFUL << I2C_TIMINGR_SDADEL_Pos)         /*!< 0x000F0000 */
+#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    /*!< Data hold time */
+#define I2C_TIMINGR_SCLDEL_Pos       (20U)
+#define I2C_TIMINGR_SCLDEL_Msk       (0xFUL << I2C_TIMINGR_SCLDEL_Pos)         /*!< 0x00F00000 */
+#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    /*!< Data setup time */
+#define I2C_TIMINGR_PRESC_Pos        (28U)
+#define I2C_TIMINGR_PRESC_Msk        (0xFUL << I2C_TIMINGR_PRESC_Pos)          /*!< 0xF0000000 */
+#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     /*!< Timings prescaler */
+
+/******************* Bit definition for I2C_TIMEOUTR register *******************/
+#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)
+#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)    /*!< 0x00000FFF */
+#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 /*!< Bus timeout A */
+#define I2C_TIMEOUTR_TIDLE_Pos       (12U)
+#define I2C_TIMEOUTR_TIDLE_Msk       (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)         /*!< 0x00001000 */
+#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    /*!< Idle clock timeout detection */
+#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)
+#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)      /*!< 0x00008000 */
+#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 /*!< Clock timeout enable */
+#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)
+#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)    /*!< 0x0FFF0000 */
+#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 /*!< Bus timeout B*/
+#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)
+#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)        /*!< 0x80000000 */
+#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   /*!< Extended clock timeout enable */
+
+/******************  Bit definition for I2C_ISR register  *********************/
+#define I2C_ISR_TXE_Pos              (0U)
+#define I2C_ISR_TXE_Msk              (0x1UL << I2C_ISR_TXE_Pos)                /*!< 0x00000001 */
+#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           /*!< Transmit data register empty */
+#define I2C_ISR_TXIS_Pos             (1U)
+#define I2C_ISR_TXIS_Msk             (0x1UL << I2C_ISR_TXIS_Pos)               /*!< 0x00000002 */
+#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          /*!< Transmit interrupt status */
+#define I2C_ISR_RXNE_Pos             (2U)
+#define I2C_ISR_RXNE_Msk             (0x1UL << I2C_ISR_RXNE_Pos)               /*!< 0x00000004 */
+#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          /*!< Receive data register not empty */
+#define I2C_ISR_ADDR_Pos             (3U)
+#define I2C_ISR_ADDR_Msk             (0x1UL << I2C_ISR_ADDR_Pos)               /*!< 0x00000008 */
+#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          /*!< Address matched (slave mode)*/
+#define I2C_ISR_NACKF_Pos            (4U)
+#define I2C_ISR_NACKF_Msk            (0x1UL << I2C_ISR_NACKF_Pos)              /*!< 0x00000010 */
+#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         /*!< NACK received flag */
+#define I2C_ISR_STOPF_Pos            (5U)
+#define I2C_ISR_STOPF_Msk            (0x1UL << I2C_ISR_STOPF_Pos)              /*!< 0x00000020 */
+#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         /*!< STOP detection flag */
+#define I2C_ISR_TC_Pos               (6U)
+#define I2C_ISR_TC_Msk               (0x1UL << I2C_ISR_TC_Pos)                 /*!< 0x00000040 */
+#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            /*!< Transfer complete (master mode) */
+#define I2C_ISR_TCR_Pos              (7U)
+#define I2C_ISR_TCR_Msk              (0x1UL << I2C_ISR_TCR_Pos)                /*!< 0x00000080 */
+#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           /*!< Transfer complete reload */
+#define I2C_ISR_BERR_Pos             (8U)
+#define I2C_ISR_BERR_Msk             (0x1UL << I2C_ISR_BERR_Pos)               /*!< 0x00000100 */
+#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          /*!< Bus error */
+#define I2C_ISR_ARLO_Pos             (9U)
+#define I2C_ISR_ARLO_Msk             (0x1UL << I2C_ISR_ARLO_Pos)               /*!< 0x00000200 */
+#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          /*!< Arbitration lost */
+#define I2C_ISR_OVR_Pos              (10U)
+#define I2C_ISR_OVR_Msk              (0x1UL << I2C_ISR_OVR_Pos)                /*!< 0x00000400 */
+#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           /*!< Overrun/Underrun */
+#define I2C_ISR_PECERR_Pos           (11U)
+#define I2C_ISR_PECERR_Msk           (0x1UL << I2C_ISR_PECERR_Pos)             /*!< 0x00000800 */
+#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        /*!< PEC error in reception */
+#define I2C_ISR_TIMEOUT_Pos          (12U)
+#define I2C_ISR_TIMEOUT_Msk          (0x1UL << I2C_ISR_TIMEOUT_Pos)            /*!< 0x00001000 */
+#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       /*!< Timeout or Tlow detection flag */
+#define I2C_ISR_ALERT_Pos            (13U)
+#define I2C_ISR_ALERT_Msk            (0x1UL << I2C_ISR_ALERT_Pos)              /*!< 0x00002000 */
+#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         /*!< SMBus alert */
+#define I2C_ISR_BUSY_Pos             (15U)
+#define I2C_ISR_BUSY_Msk             (0x1UL << I2C_ISR_BUSY_Pos)               /*!< 0x00008000 */
+#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          /*!< Bus busy */
+#define I2C_ISR_DIR_Pos              (16U)
+#define I2C_ISR_DIR_Msk              (0x1UL << I2C_ISR_DIR_Pos)                /*!< 0x00010000 */
+#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           /*!< Transfer direction (slave mode) */
+#define I2C_ISR_ADDCODE_Pos          (17U)
+#define I2C_ISR_ADDCODE_Msk          (0x7FUL << I2C_ISR_ADDCODE_Pos)           /*!< 0x00FE0000 */
+#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       /*!< Address match code (slave mode) */
+
+/******************  Bit definition for I2C_ICR register  *********************/
+#define I2C_ICR_ADDRCF_Pos           (3U)
+#define I2C_ICR_ADDRCF_Msk           (0x1UL << I2C_ICR_ADDRCF_Pos)             /*!< 0x00000008 */
+#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        /*!< Address matched clear flag */
+#define I2C_ICR_NACKCF_Pos           (4U)
+#define I2C_ICR_NACKCF_Msk           (0x1UL << I2C_ICR_NACKCF_Pos)             /*!< 0x00000010 */
+#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        /*!< NACK clear flag */
+#define I2C_ICR_STOPCF_Pos           (5U)
+#define I2C_ICR_STOPCF_Msk           (0x1UL << I2C_ICR_STOPCF_Pos)             /*!< 0x00000020 */
+#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        /*!< STOP detection clear flag */
+#define I2C_ICR_BERRCF_Pos           (8U)
+#define I2C_ICR_BERRCF_Msk           (0x1UL << I2C_ICR_BERRCF_Pos)             /*!< 0x00000100 */
+#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        /*!< Bus error clear flag */
+#define I2C_ICR_ARLOCF_Pos           (9U)
+#define I2C_ICR_ARLOCF_Msk           (0x1UL << I2C_ICR_ARLOCF_Pos)             /*!< 0x00000200 */
+#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        /*!< Arbitration lost clear flag */
+#define I2C_ICR_OVRCF_Pos            (10U)
+#define I2C_ICR_OVRCF_Msk            (0x1UL << I2C_ICR_OVRCF_Pos)              /*!< 0x00000400 */
+#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         /*!< Overrun/Underrun clear flag */
+#define I2C_ICR_PECCF_Pos            (11U)
+#define I2C_ICR_PECCF_Msk            (0x1UL << I2C_ICR_PECCF_Pos)              /*!< 0x00000800 */
+#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         /*!< PAC error clear flag */
+#define I2C_ICR_TIMOUTCF_Pos         (12U)
+#define I2C_ICR_TIMOUTCF_Msk         (0x1UL << I2C_ICR_TIMOUTCF_Pos)           /*!< 0x00001000 */
+#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      /*!< Timeout clear flag */
+#define I2C_ICR_ALERTCF_Pos          (13U)
+#define I2C_ICR_ALERTCF_Msk          (0x1UL << I2C_ICR_ALERTCF_Pos)            /*!< 0x00002000 */
+#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       /*!< Alert clear flag */
+
+/******************  Bit definition for I2C_PECR register  *********************/
+#define I2C_PECR_PEC_Pos             (0U)
+#define I2C_PECR_PEC_Msk             (0xFFUL << I2C_PECR_PEC_Pos)              /*!< 0x000000FF */
+#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          /*!< PEC register */
+
+/******************  Bit definition for I2C_RXDR register  *********************/
+#define I2C_RXDR_RXDATA_Pos          (0U)
+#define I2C_RXDR_RXDATA_Msk          (0xFFUL << I2C_RXDR_RXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       /*!< 8-bit receive data */
+
+/******************  Bit definition for I2C_TXDR register  *********************/
+#define I2C_TXDR_TXDATA_Pos          (0U)
+#define I2C_TXDR_TXDATA_Msk          (0xFFUL << I2C_TXDR_TXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       /*!< 8-bit transmit data */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Independent WATCHDOG (IWDG)                         */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_KR_KEY_Pos      (0U)
+#define IWDG_KR_KEY_Msk      (0xFFFFUL << IWDG_KR_KEY_Pos)                     /*!< 0x0000FFFF */
+#define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   /*!<Key value (write only, read 0000h)  */
+
+/*******************  Bit definition for IWDG_PR register  ********************/
+#define IWDG_PR_PR_Pos       (0U)
+#define IWDG_PR_PR_Msk       (0x7UL << IWDG_PR_PR_Pos)                         /*!< 0x00000007 */
+#define IWDG_PR_PR           IWDG_PR_PR_Msk                                    /*!<PR[2:0] (Prescaler divider)         */
+#define IWDG_PR_PR_0         (0x1UL << IWDG_PR_PR_Pos)                         /*!< 0x00000001 */
+#define IWDG_PR_PR_1         (0x2UL << IWDG_PR_PR_Pos)                         /*!< 0x00000002 */
+#define IWDG_PR_PR_2         (0x4UL << IWDG_PR_PR_Pos)                         /*!< 0x00000004 */
+
+/*******************  Bit definition for IWDG_RLR register  *******************/
+#define IWDG_RLR_RL_Pos      (0U)
+#define IWDG_RLR_RL_Msk      (0xFFFUL << IWDG_RLR_RL_Pos)                      /*!< 0x00000FFF */
+#define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   /*!<Watchdog counter reload value        */
+
+/*******************  Bit definition for IWDG_SR register  ********************/
+#define IWDG_SR_PVU_Pos      (0U)
+#define IWDG_SR_PVU_Msk      (0x1UL << IWDG_SR_PVU_Pos)                        /*!< 0x00000001 */
+#define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   /*!< Watchdog prescaler value update */
+#define IWDG_SR_RVU_Pos      (1U)
+#define IWDG_SR_RVU_Msk      (0x1UL << IWDG_SR_RVU_Pos)                        /*!< 0x00000002 */
+#define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   /*!< Watchdog counter reload value update */
+#define IWDG_SR_WVU_Pos      (2U)
+#define IWDG_SR_WVU_Msk      (0x1UL << IWDG_SR_WVU_Pos)                        /*!< 0x00000004 */
+#define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   /*!< Watchdog counter window value update */
+
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_WINR_WIN_Pos    (0U)
+#define IWDG_WINR_WIN_Msk    (0xFFFUL << IWDG_WINR_WIN_Pos)                    /*!< 0x00000FFF */
+#define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 /*!< Watchdog counter window value */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Power Control                                       */
+/*                                                                            */
+/******************************************************************************/
+/* Note: No specific macro feature on this device */
+
+/********************  Bit definition for PWR_CR1 register  ********************/
+#define PWR_CR1_LPMS_Pos          (0U)
+#define PWR_CR1_LPMS_Msk          (0x7UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000007 */
+#define PWR_CR1_LPMS              PWR_CR1_LPMS_Msk                             /*!< Low Power Mode Selection */
+#define PWR_CR1_LPMS_0            (0x1UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000001 */
+#define PWR_CR1_LPMS_1            (0x2UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000002 */
+#define PWR_CR1_FPD_STOP_Pos      (3U)
+#define PWR_CR1_FPD_STOP_Msk      (0x1UL << PWR_CR1_FPD_STOP_Pos)              /*!< 0x00000008 */
+#define PWR_CR1_FPD_STOP          PWR_CR1_FPD_STOP_Msk                         /*!< Flash power down mode during stop */
+#define PWR_CR1_FPD_LPRUN_Pos     (4U)
+#define PWR_CR1_FPD_LPRUN_Msk     (0x1UL << PWR_CR1_FPD_LPRUN_Pos)             /*!< 0x00000010 */
+#define PWR_CR1_FPD_LPRUN         PWR_CR1_FPD_LPRUN_Msk                        /*!< Flash power down mode during run */
+#define PWR_CR1_FPD_LPSLP_Pos     (5U)
+#define PWR_CR1_FPD_LPSLP_Msk     (0x1UL << PWR_CR1_FPD_LPSLP_Pos)             /*!< 0x00000020 */
+#define PWR_CR1_FPD_LPSLP         PWR_CR1_FPD_LPSLP_Msk                        /*!< Flash power down mode during sleep */
+#define PWR_CR1_DBP_Pos           (8U)
+#define PWR_CR1_DBP_Msk           (0x1UL << PWR_CR1_DBP_Pos)                   /*!< 0x00000100 */
+#define PWR_CR1_DBP               PWR_CR1_DBP_Msk                              /*!< Disable Backup Domain write protection */
+#define PWR_CR1_VOS_Pos           (9U)
+#define PWR_CR1_VOS_Msk           (0x3UL << PWR_CR1_VOS_Pos)                   /*!< 0x00000600 */
+#define PWR_CR1_VOS               PWR_CR1_VOS_Msk                              /*!< Voltage scaling */
+#define PWR_CR1_VOS_0             (0x1UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 0 */
+#define PWR_CR1_VOS_1             (0x2UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 1 */
+#define PWR_CR1_LPR_Pos           (14U)
+#define PWR_CR1_LPR_Msk           (0x1UL << PWR_CR1_LPR_Pos)                   /*!< 0x00004000 */
+#define PWR_CR1_LPR               PWR_CR1_LPR_Msk                              /*!< Regulator Low-Power Run mode */
+
+
+/********************  Bit definition for PWR_CR3 register  ********************/
+#define PWR_CR3_EWUP_Pos          (0U)
+#define PWR_CR3_EWUP_Msk          (0x2BUL << PWR_CR3_EWUP_Pos)                 /*!< 0x0000002B */
+#define PWR_CR3_EWUP              PWR_CR3_EWUP_Msk                             /*!< Enable all Wake-Up Pins  */
+#define PWR_CR3_EWUP1_Pos         (0U)
+#define PWR_CR3_EWUP1_Msk         (0x1UL << PWR_CR3_EWUP1_Pos)                 /*!< 0x00000001 */
+#define PWR_CR3_EWUP1             PWR_CR3_EWUP1_Msk                            /*!< Enable WKUP pin 1 */
+#define PWR_CR3_EWUP2_Pos         (1U)
+#define PWR_CR3_EWUP2_Msk         (0x1UL << PWR_CR3_EWUP2_Pos)                 /*!< 0x00000002 */
+#define PWR_CR3_EWUP2             PWR_CR3_EWUP2_Msk                            /*!< Enable WKUP pin 2 */
+#define PWR_CR3_EWUP4_Pos         (3U)
+#define PWR_CR3_EWUP4_Msk         (0x1UL << PWR_CR3_EWUP4_Pos)                 /*!< 0x00000008 */
+#define PWR_CR3_EWUP4             PWR_CR3_EWUP4_Msk                            /*!< Enable WKUP pin 4 */
+#define PWR_CR3_EWUP6_Pos         (5U)
+#define PWR_CR3_EWUP6_Msk         (0x1UL << PWR_CR3_EWUP6_Pos)                 /*!< 0x00000020 */
+#define PWR_CR3_EWUP6             PWR_CR3_EWUP6_Msk                            /*!< Enable WKUP pin 6 */
+#define PWR_CR3_APC_Pos           (10U)
+#define PWR_CR3_APC_Msk           (0x1UL << PWR_CR3_APC_Pos)                   /*!< 0x00000400 */
+#define PWR_CR3_APC               PWR_CR3_APC_Msk                              /*!< Apply pull-up and pull-down configuration */
+#define PWR_CR3_EIWUL_Pos         (15U)
+#define PWR_CR3_EIWUL_Msk         (0x1UL << PWR_CR3_EIWUL_Pos)                 /*!< 0x00008000 */
+#define PWR_CR3_EIWUL             PWR_CR3_EIWUL_Msk                            /*!< Enable Internal Wake-up line */
+
+/********************  Bit definition for PWR_CR4 register  ********************/
+#define PWR_CR4_WP_Pos            (0U)
+#define PWR_CR4_WP_Msk            (0x2BUL << PWR_CR4_WP_Pos)                   /*!< 0x0000002B */
+#define PWR_CR4_WP                PWR_CR4_WP_Msk                               /*!< all Wake-Up Pin polarity */
+#define PWR_CR4_WP1_Pos           (0U)
+#define PWR_CR4_WP1_Msk           (0x1UL << PWR_CR4_WP1_Pos)                   /*!< 0x00000001 */
+#define PWR_CR4_WP1               PWR_CR4_WP1_Msk                              /*!< Wake-Up Pin 1 polarity */
+#define PWR_CR4_WP2_Pos           (1U)
+#define PWR_CR4_WP2_Msk           (0x1UL << PWR_CR4_WP2_Pos)                   /*!< 0x00000002 */
+#define PWR_CR4_WP2               PWR_CR4_WP2_Msk                              /*!< Wake-Up Pin 2 polarity */
+#define PWR_CR4_WP4_Pos           (3U)
+#define PWR_CR4_WP4_Msk           (0x1UL << PWR_CR4_WP4_Pos)                   /*!< 0x00000008 */
+#define PWR_CR4_WP4               PWR_CR4_WP4_Msk                              /*!< Wake-Up Pin 4 polarity */
+#define PWR_CR4_WP6_Pos           (5U)
+#define PWR_CR4_WP6_Msk           (0x1UL << PWR_CR4_WP6_Pos)                   /*!< 0x00000020 */
+#define PWR_CR4_WP6               PWR_CR4_WP6_Msk                              /*!< Wake-Up Pin 6 polarity */
+#define PWR_CR4_VBE_Pos           (8U)
+#define PWR_CR4_VBE_Msk           (0x1UL << PWR_CR4_VBE_Pos)                   /*!< 0x00000100 */
+#define PWR_CR4_VBE               PWR_CR4_VBE_Msk                              /*!< VBAT Battery charging Enable  */
+#define PWR_CR4_VBRS_Pos          (9U)
+#define PWR_CR4_VBRS_Msk          (0x1UL << PWR_CR4_VBRS_Pos)                  /*!< 0x00000200 */
+#define PWR_CR4_VBRS              PWR_CR4_VBRS_Msk                             /*!< VBAT Battery charging Resistor Selection */
+
+/********************  Bit definition for PWR_SR1 register  ********************/
+#define PWR_SR1_WUF_Pos           (0U)
+#define PWR_SR1_WUF_Msk           (0x2BUL << PWR_SR1_WUF_Pos)                  /*!< 0x0000002B */
+#define PWR_SR1_WUF               PWR_SR1_WUF_Msk                              /*!< Wakeup Flags  */
+#define PWR_SR1_WUF1_Pos          (0U)
+#define PWR_SR1_WUF1_Msk          (0x1UL << PWR_SR1_WUF1_Pos)                  /*!< 0x00000001 */
+#define PWR_SR1_WUF1              PWR_SR1_WUF1_Msk                             /*!< Wakeup Flag 1 */
+#define PWR_SR1_WUF2_Pos          (1U)
+#define PWR_SR1_WUF2_Msk          (0x1UL << PWR_SR1_WUF2_Pos)                  /*!< 0x00000002 */
+#define PWR_SR1_WUF2              PWR_SR1_WUF2_Msk                             /*!< Wakeup Flag 2 */
+#define PWR_SR1_WUF4_Pos          (3U)
+#define PWR_SR1_WUF4_Msk          (0x1UL << PWR_SR1_WUF4_Pos)                  /*!< 0x00000008 */
+#define PWR_SR1_WUF4              PWR_SR1_WUF4_Msk                             /*!< Wakeup Flag 4 */
+#define PWR_SR1_WUF6_Pos          (5U)
+#define PWR_SR1_WUF6_Msk          (0x1UL << PWR_SR1_WUF6_Pos)                  /*!< 0x00000020 */
+#define PWR_SR1_WUF6              PWR_SR1_WUF6_Msk                             /*!< Wakeup Flag 6 */
+#define PWR_SR1_SBF_Pos           (8U)
+#define PWR_SR1_SBF_Msk           (0x1UL << PWR_SR1_SBF_Pos)                   /*!< 0x00000100 */
+#define PWR_SR1_SBF               PWR_SR1_SBF_Msk                              /*!< Standby Flag  */
+#define PWR_SR1_WUFI_Pos          (15U)
+#define PWR_SR1_WUFI_Msk          (0x1UL << PWR_SR1_WUFI_Pos)                  /*!< 0x00008000 */
+#define PWR_SR1_WUFI              PWR_SR1_WUFI_Msk                             /*!< Wakeup Flag Internal */
+
+/********************  Bit definition for PWR_SR2 register  ********************/
+#define PWR_SR2_FLASH_RDY_Pos     (7U)
+#define PWR_SR2_FLASH_RDY_Msk     (0x1UL << PWR_SR2_FLASH_RDY_Pos)             /*!< 0x00000080 */
+#define PWR_SR2_FLASH_RDY         PWR_SR2_FLASH_RDY_Msk                        /*!< Flash Ready */
+#define PWR_SR2_REGLPS_Pos        (8U)
+#define PWR_SR2_REGLPS_Msk        (0x1UL << PWR_SR2_REGLPS_Pos)                /*!< 0x00000100 */
+#define PWR_SR2_REGLPS            PWR_SR2_REGLPS_Msk                           /*!< Regulator Low Power started */
+#define PWR_SR2_REGLPF_Pos        (9U)
+#define PWR_SR2_REGLPF_Msk        (0x1UL << PWR_SR2_REGLPF_Pos)                /*!< 0x00000200 */
+#define PWR_SR2_REGLPF            PWR_SR2_REGLPF_Msk                           /*!< Regulator Low Power flag    */
+#define PWR_SR2_VOSF_Pos          (10U)
+#define PWR_SR2_VOSF_Msk          (0x1UL << PWR_SR2_VOSF_Pos)                  /*!< 0x00000400 */
+#define PWR_SR2_VOSF              PWR_SR2_VOSF_Msk                             /*!< Voltage Scaling Flag */
+
+/********************  Bit definition for PWR_SCR register  ********************/
+#define PWR_SCR_CWUF_Pos          (0U)
+#define PWR_SCR_CWUF_Msk          (0x2BUL << PWR_SCR_CWUF_Pos)                 /*!< 0x0000002B */
+#define PWR_SCR_CWUF              PWR_SCR_CWUF_Msk                             /*!< Clear Wake-up Flags  */
+#define PWR_SCR_CWUF1_Pos         (0U)
+#define PWR_SCR_CWUF1_Msk         (0x1UL << PWR_SCR_CWUF1_Pos)                 /*!< 0x00000001 */
+#define PWR_SCR_CWUF1             PWR_SCR_CWUF1_Msk                            /*!< Clear Wake-up Flag 1 */
+#define PWR_SCR_CWUF2_Pos         (1U)
+#define PWR_SCR_CWUF2_Msk         (0x1UL << PWR_SCR_CWUF2_Pos)                 /*!< 0x00000002 */
+#define PWR_SCR_CWUF2             PWR_SCR_CWUF2_Msk                            /*!< Clear Wake-up Flag 2 */
+#define PWR_SCR_CWUF4_Pos         (3U)
+#define PWR_SCR_CWUF4_Msk         (0x1UL << PWR_SCR_CWUF4_Pos)                 /*!< 0x00000008 */
+#define PWR_SCR_CWUF4             PWR_SCR_CWUF4_Msk                            /*!< Clear Wake-up Flag 4 */
+#define PWR_SCR_CWUF6_Pos         (5U)
+#define PWR_SCR_CWUF6_Msk         (0x1UL << PWR_SCR_CWUF6_Pos)                 /*!< 0x00000020 */
+#define PWR_SCR_CWUF6             PWR_SCR_CWUF6_Msk                            /*!< Clear Wake-up Flag 6 */
+#define PWR_SCR_CSBF_Pos          (8U)
+#define PWR_SCR_CSBF_Msk          (0x1UL << PWR_SCR_CSBF_Pos)                  /*!< 0x00000100 */
+#define PWR_SCR_CSBF              PWR_SCR_CSBF_Msk                             /*!< Clear Standby Flag  */
+
+/********************  Bit definition for PWR_PUCRA register  *****************/
+#define PWR_PUCRA_PU0_Pos         (0U)
+#define PWR_PUCRA_PU0_Msk         (0x1UL << PWR_PUCRA_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRA_PU0             PWR_PUCRA_PU0_Msk                            /*!< Pin PA0 Pull-Up set */
+#define PWR_PUCRA_PU1_Pos         (1U)
+#define PWR_PUCRA_PU1_Msk         (0x1UL << PWR_PUCRA_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRA_PU1             PWR_PUCRA_PU1_Msk                            /*!< Pin PA1 Pull-Up set */
+#define PWR_PUCRA_PU2_Pos         (2U)
+#define PWR_PUCRA_PU2_Msk         (0x1UL << PWR_PUCRA_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRA_PU2             PWR_PUCRA_PU2_Msk                            /*!< Pin PA2 Pull-Up set */
+#define PWR_PUCRA_PU3_Pos         (3U)
+#define PWR_PUCRA_PU3_Msk         (0x1UL << PWR_PUCRA_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRA_PU3             PWR_PUCRA_PU3_Msk                            /*!< Pin PA3 Pull-Up set */
+#define PWR_PUCRA_PU4_Pos         (4U)
+#define PWR_PUCRA_PU4_Msk         (0x1UL << PWR_PUCRA_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRA_PU4             PWR_PUCRA_PU4_Msk                            /*!< Pin PA4 Pull-Up set */
+#define PWR_PUCRA_PU5_Pos         (5U)
+#define PWR_PUCRA_PU5_Msk         (0x1UL << PWR_PUCRA_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRA_PU5             PWR_PUCRA_PU5_Msk                            /*!< Pin PA5 Pull-Up set */
+#define PWR_PUCRA_PU6_Pos         (6U)
+#define PWR_PUCRA_PU6_Msk         (0x1UL << PWR_PUCRA_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRA_PU6             PWR_PUCRA_PU6_Msk                            /*!< Pin PA6 Pull-Up set */
+#define PWR_PUCRA_PU7_Pos         (7U)
+#define PWR_PUCRA_PU7_Msk         (0x1UL << PWR_PUCRA_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRA_PU7             PWR_PUCRA_PU7_Msk                            /*!< Pin PA7 Pull-Up set */
+#define PWR_PUCRA_PU8_Pos         (8U)
+#define PWR_PUCRA_PU8_Msk         (0x1UL << PWR_PUCRA_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRA_PU8             PWR_PUCRA_PU8_Msk                            /*!< Pin PA8 Pull-Up set */
+#define PWR_PUCRA_PU9_Pos         (9U)
+#define PWR_PUCRA_PU9_Msk         (0x1UL << PWR_PUCRA_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRA_PU9             PWR_PUCRA_PU9_Msk                            /*!< Pin PA9 Pull-Up set */
+#define PWR_PUCRA_PU10_Pos        (10U)
+#define PWR_PUCRA_PU10_Msk        (0x1UL << PWR_PUCRA_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRA_PU10            PWR_PUCRA_PU10_Msk                           /*!< Pin PA10 Pull-Up set */
+#define PWR_PUCRA_PU11_Pos        (11U)
+#define PWR_PUCRA_PU11_Msk        (0x1UL << PWR_PUCRA_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRA_PU11            PWR_PUCRA_PU11_Msk                           /*!< Pin PA11 Pull-Up set */
+#define PWR_PUCRA_PU12_Pos        (12U)
+#define PWR_PUCRA_PU12_Msk        (0x1UL << PWR_PUCRA_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRA_PU12            PWR_PUCRA_PU12_Msk                           /*!< Pin PA12 Pull-Up set */
+#define PWR_PUCRA_PU13_Pos        (13U)
+#define PWR_PUCRA_PU13_Msk        (0x1UL << PWR_PUCRA_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRA_PU13            PWR_PUCRA_PU13_Msk                           /*!< Pin PA13 Pull-Up set */
+#define PWR_PUCRA_PU14_Pos        (14U)
+#define PWR_PUCRA_PU14_Msk        (0x1UL << PWR_PUCRA_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRA_PU14            PWR_PUCRA_PU14_Msk                           /*!< Pin PA14 Pull-Up set */
+#define PWR_PUCRA_PU15_Pos        (15U)
+#define PWR_PUCRA_PU15_Msk        (0x1UL << PWR_PUCRA_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRA_PU15            PWR_PUCRA_PU15_Msk                           /*!< Pin PA15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRA register  *****************/
+#define PWR_PDCRA_PD0_Pos         (0U)
+#define PWR_PDCRA_PD0_Msk         (0x1UL << PWR_PDCRA_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRA_PD0             PWR_PDCRA_PD0_Msk                            /*!< Pin PA0 Pull-Down set */
+#define PWR_PDCRA_PD1_Pos         (1U)
+#define PWR_PDCRA_PD1_Msk         (0x1UL << PWR_PDCRA_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRA_PD1             PWR_PDCRA_PD1_Msk                            /*!< Pin PA1 Pull-Down set */
+#define PWR_PDCRA_PD2_Pos         (2U)
+#define PWR_PDCRA_PD2_Msk         (0x1UL << PWR_PDCRA_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRA_PD2             PWR_PDCRA_PD2_Msk                            /*!< Pin PA2 Pull-Down set */
+#define PWR_PDCRA_PD3_Pos         (3U)
+#define PWR_PDCRA_PD3_Msk         (0x1UL << PWR_PDCRA_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRA_PD3             PWR_PDCRA_PD3_Msk                            /*!< Pin PA3 Pull-Down set */
+#define PWR_PDCRA_PD4_Pos         (4U)
+#define PWR_PDCRA_PD4_Msk         (0x1UL << PWR_PDCRA_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRA_PD4             PWR_PDCRA_PD4_Msk                            /*!< Pin PA4 Pull-Down set */
+#define PWR_PDCRA_PD5_Pos         (5U)
+#define PWR_PDCRA_PD5_Msk         (0x1UL << PWR_PDCRA_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRA_PD5             PWR_PDCRA_PD5_Msk                            /*!< Pin PA5 Pull-Down set */
+#define PWR_PDCRA_PD6_Pos         (6U)
+#define PWR_PDCRA_PD6_Msk         (0x1UL << PWR_PDCRA_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRA_PD6             PWR_PDCRA_PD6_Msk                            /*!< Pin PA6 Pull-Down set */
+#define PWR_PDCRA_PD7_Pos         (7U)
+#define PWR_PDCRA_PD7_Msk         (0x1UL << PWR_PDCRA_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRA_PD7             PWR_PDCRA_PD7_Msk                            /*!< Pin PA7 Pull-Down set */
+#define PWR_PDCRA_PD8_Pos         (8U)
+#define PWR_PDCRA_PD8_Msk         (0x1UL << PWR_PDCRA_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRA_PD8             PWR_PDCRA_PD8_Msk                            /*!< Pin PA8 Pull-Down set */
+#define PWR_PDCRA_PD9_Pos         (9U)
+#define PWR_PDCRA_PD9_Msk         (0x1UL << PWR_PDCRA_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRA_PD9             PWR_PDCRA_PD9_Msk                            /*!< Pin PA9 Pull-Down set */
+#define PWR_PDCRA_PD10_Pos        (10U)
+#define PWR_PDCRA_PD10_Msk        (0x1UL << PWR_PDCRA_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRA_PD10            PWR_PDCRA_PD10_Msk                           /*!< Pin PA10 Pull-Down set */
+#define PWR_PDCRA_PD11_Pos        (11U)
+#define PWR_PDCRA_PD11_Msk        (0x1UL << PWR_PDCRA_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRA_PD11            PWR_PDCRA_PD11_Msk                           /*!< Pin PA11 Pull-Down set */
+#define PWR_PDCRA_PD12_Pos        (12U)
+#define PWR_PDCRA_PD12_Msk        (0x1UL << PWR_PDCRA_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRA_PD12            PWR_PDCRA_PD12_Msk                           /*!< Pin PA12 Pull-Down set */
+#define PWR_PDCRA_PD13_Pos        (13U)
+#define PWR_PDCRA_PD13_Msk        (0x1UL << PWR_PDCRA_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRA_PD13            PWR_PDCRA_PD13_Msk                           /*!< Pin PA13 Pull-Down set */
+#define PWR_PDCRA_PD14_Pos        (14U)
+#define PWR_PDCRA_PD14_Msk        (0x1UL << PWR_PDCRA_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRA_PD14            PWR_PDCRA_PD14_Msk                           /*!< Pin PA14 Pull-Down set */
+#define PWR_PDCRA_PD15_Pos        (15U)
+#define PWR_PDCRA_PD15_Msk        (0x1UL << PWR_PDCRA_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRA_PD15            PWR_PDCRA_PD15_Msk                           /*!< Pin PA15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRB register  *****************/
+#define PWR_PUCRB_PU0_Pos         (0U)
+#define PWR_PUCRB_PU0_Msk         (0x1UL << PWR_PUCRB_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRB_PU0             PWR_PUCRB_PU0_Msk                            /*!< Pin PB0 Pull-Up set */
+#define PWR_PUCRB_PU1_Pos         (1U)
+#define PWR_PUCRB_PU1_Msk         (0x1UL << PWR_PUCRB_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRB_PU1             PWR_PUCRB_PU1_Msk                            /*!< Pin PB1 Pull-Up set */
+#define PWR_PUCRB_PU2_Pos         (2U)
+#define PWR_PUCRB_PU2_Msk         (0x1UL << PWR_PUCRB_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRB_PU2             PWR_PUCRB_PU2_Msk                            /*!< Pin PB2 Pull-Up set */
+#define PWR_PUCRB_PU3_Pos         (3U)
+#define PWR_PUCRB_PU3_Msk         (0x1UL << PWR_PUCRB_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRB_PU3             PWR_PUCRB_PU3_Msk                            /*!< Pin PB3 Pull-Up set */
+#define PWR_PUCRB_PU4_Pos         (4U)
+#define PWR_PUCRB_PU4_Msk         (0x1UL << PWR_PUCRB_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRB_PU4             PWR_PUCRB_PU4_Msk                            /*!< Pin PB4 Pull-Up set */
+#define PWR_PUCRB_PU5_Pos         (5U)
+#define PWR_PUCRB_PU5_Msk         (0x1UL << PWR_PUCRB_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRB_PU5             PWR_PUCRB_PU5_Msk                            /*!< Pin PB5 Pull-Up set */
+#define PWR_PUCRB_PU6_Pos         (6U)
+#define PWR_PUCRB_PU6_Msk         (0x1UL << PWR_PUCRB_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRB_PU6             PWR_PUCRB_PU6_Msk                            /*!< Pin PB6 Pull-Up set */
+#define PWR_PUCRB_PU7_Pos         (7U)
+#define PWR_PUCRB_PU7_Msk         (0x1UL << PWR_PUCRB_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRB_PU7             PWR_PUCRB_PU7_Msk                            /*!< Pin PB7 Pull-Up set */
+#define PWR_PUCRB_PU8_Pos         (8U)
+#define PWR_PUCRB_PU8_Msk         (0x1UL << PWR_PUCRB_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRB_PU8             PWR_PUCRB_PU8_Msk                            /*!< Pin PB8 Pull-Up set */
+#define PWR_PUCRB_PU9_Pos         (9U)
+#define PWR_PUCRB_PU9_Msk         (0x1UL << PWR_PUCRB_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRB_PU9             PWR_PUCRB_PU9_Msk                            /*!< Pin PB9 Pull-Up set */
+#define PWR_PUCRB_PU10_Pos        (10U)
+#define PWR_PUCRB_PU10_Msk        (0x1UL << PWR_PUCRB_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRB_PU10            PWR_PUCRB_PU10_Msk                           /*!< Pin PB10 Pull-Up set */
+#define PWR_PUCRB_PU11_Pos        (11U)
+#define PWR_PUCRB_PU11_Msk        (0x1UL << PWR_PUCRB_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRB_PU11            PWR_PUCRB_PU11_Msk                           /*!< Pin PB11 Pull-Up set */
+#define PWR_PUCRB_PU12_Pos        (12U)
+#define PWR_PUCRB_PU12_Msk        (0x1UL << PWR_PUCRB_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRB_PU12            PWR_PUCRB_PU12_Msk                           /*!< Pin PB12 Pull-Up set */
+#define PWR_PUCRB_PU13_Pos        (13U)
+#define PWR_PUCRB_PU13_Msk        (0x1UL << PWR_PUCRB_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRB_PU13            PWR_PUCRB_PU13_Msk                           /*!< Pin PB13 Pull-Up set */
+#define PWR_PUCRB_PU14_Pos        (14U)
+#define PWR_PUCRB_PU14_Msk        (0x1UL << PWR_PUCRB_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRB_PU14            PWR_PUCRB_PU14_Msk                           /*!< Pin PB14 Pull-Up set */
+#define PWR_PUCRB_PU15_Pos        (15U)
+#define PWR_PUCRB_PU15_Msk        (0x1UL << PWR_PUCRB_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRB_PU15            PWR_PUCRB_PU15_Msk                           /*!< Pin PB15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRB register  *****************/
+#define PWR_PDCRB_PD0_Pos         (0U)
+#define PWR_PDCRB_PD0_Msk         (0x1UL << PWR_PDCRB_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRB_PD0             PWR_PDCRB_PD0_Msk                            /*!< Pin PB0 Pull-Down set */
+#define PWR_PDCRB_PD1_Pos         (1U)
+#define PWR_PDCRB_PD1_Msk         (0x1UL << PWR_PDCRB_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRB_PD1             PWR_PDCRB_PD1_Msk                            /*!< Pin PB1 Pull-Down set */
+#define PWR_PDCRB_PD2_Pos         (2U)
+#define PWR_PDCRB_PD2_Msk         (0x1UL << PWR_PDCRB_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRB_PD2             PWR_PDCRB_PD2_Msk                            /*!< Pin PB2 Pull-Down set */
+#define PWR_PDCRB_PD3_Pos         (3U)
+#define PWR_PDCRB_PD3_Msk         (0x1UL << PWR_PDCRB_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRB_PD3             PWR_PDCRB_PD3_Msk                            /*!< Pin PB3 Pull-Down set */
+#define PWR_PDCRB_PD4_Pos         (4U)
+#define PWR_PDCRB_PD4_Msk         (0x1UL << PWR_PDCRB_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRB_PD4             PWR_PDCRB_PD4_Msk                            /*!< Pin PB4 Pull-Down set */
+#define PWR_PDCRB_PD5_Pos         (5U)
+#define PWR_PDCRB_PD5_Msk         (0x1UL << PWR_PDCRB_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRB_PD5             PWR_PDCRB_PD5_Msk                            /*!< Pin PB5 Pull-Down set */
+#define PWR_PDCRB_PD6_Pos         (6U)
+#define PWR_PDCRB_PD6_Msk         (0x1UL << PWR_PDCRB_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRB_PD6             PWR_PDCRB_PD6_Msk                            /*!< Pin PB6 Pull-Down set */
+#define PWR_PDCRB_PD7_Pos         (7U)
+#define PWR_PDCRB_PD7_Msk         (0x1UL << PWR_PDCRB_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRB_PD7             PWR_PDCRB_PD7_Msk                            /*!< Pin PB7 Pull-Down set */
+#define PWR_PDCRB_PD8_Pos         (8U)
+#define PWR_PDCRB_PD8_Msk         (0x1UL << PWR_PDCRB_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRB_PD8             PWR_PDCRB_PD8_Msk                            /*!< Pin PB8 Pull-Down set */
+#define PWR_PDCRB_PD9_Pos         (9U)
+#define PWR_PDCRB_PD9_Msk         (0x1UL << PWR_PDCRB_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRB_PD9             PWR_PDCRB_PD9_Msk                            /*!< Pin PB9 Pull-Down set */
+#define PWR_PDCRB_PD10_Pos        (10U)
+#define PWR_PDCRB_PD10_Msk        (0x1UL << PWR_PDCRB_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRB_PD10            PWR_PDCRB_PD10_Msk                           /*!< Pin PB10 Pull-Down set */
+#define PWR_PDCRB_PD11_Pos        (11U)
+#define PWR_PDCRB_PD11_Msk        (0x1UL << PWR_PDCRB_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRB_PD11            PWR_PDCRB_PD11_Msk                           /*!< Pin PB11 Pull-Down set */
+#define PWR_PDCRB_PD12_Pos        (12U)
+#define PWR_PDCRB_PD12_Msk        (0x1UL << PWR_PDCRB_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRB_PD12            PWR_PDCRB_PD12_Msk                           /*!< Pin PB12 Pull-Down set */
+#define PWR_PDCRB_PD13_Pos        (13U)
+#define PWR_PDCRB_PD13_Msk        (0x1UL << PWR_PDCRB_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRB_PD13            PWR_PDCRB_PD13_Msk                           /*!< Pin PB13 Pull-Down set */
+#define PWR_PDCRB_PD14_Pos        (14U)
+#define PWR_PDCRB_PD14_Msk        (0x1UL << PWR_PDCRB_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRB_PD14            PWR_PDCRB_PD14_Msk                           /*!< Pin PB14 Pull-Down set */
+#define PWR_PDCRB_PD15_Pos        (15U)
+#define PWR_PDCRB_PD15_Msk        (0x1UL << PWR_PDCRB_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRB_PD15            PWR_PDCRB_PD15_Msk                           /*!< Pin PB15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRC register  *****************/
+#define PWR_PUCRC_PU6_Pos         (6U)
+#define PWR_PUCRC_PU6_Msk         (0x1UL << PWR_PUCRC_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRC_PU6             PWR_PUCRC_PU6_Msk                            /*!< Pin PC6 Pull-Up set */
+#define PWR_PUCRC_PU7_Pos         (7U)
+#define PWR_PUCRC_PU7_Msk         (0x1UL << PWR_PUCRC_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRC_PU7             PWR_PUCRC_PU7_Msk                            /*!< Pin PC7 Pull-Up set */
+#define PWR_PUCRC_PU13_Pos        (13U)
+#define PWR_PUCRC_PU13_Msk        (0x1UL << PWR_PUCRC_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRC_PU13            PWR_PUCRC_PU13_Msk                           /*!< Pin PC13 Pull-Up set */
+#define PWR_PUCRC_PU14_Pos        (14U)
+#define PWR_PUCRC_PU14_Msk        (0x1UL << PWR_PUCRC_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRC_PU14            PWR_PUCRC_PU14_Msk                           /*!< Pin PC14 Pull-Up set */
+#define PWR_PUCRC_PU15_Pos        (15U)
+#define PWR_PUCRC_PU15_Msk        (0x1UL << PWR_PUCRC_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRC_PU15            PWR_PUCRC_PU15_Msk                           /*!< Pin PC15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRC register  *****************/
+#define PWR_PDCRC_PD6_Pos         (6U)
+#define PWR_PDCRC_PD6_Msk         (0x1UL << PWR_PDCRC_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRC_PD6             PWR_PDCRC_PD6_Msk                            /*!< Pin PC6 Pull-Down set */
+#define PWR_PDCRC_PD7_Pos         (7U)
+#define PWR_PDCRC_PD7_Msk         (0x1UL << PWR_PDCRC_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRC_PD7             PWR_PDCRC_PD7_Msk                            /*!< Pin PC7 Pull-Down set */
+#define PWR_PDCRC_PD13_Pos        (13U)
+#define PWR_PDCRC_PD13_Msk        (0x1UL << PWR_PDCRC_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRC_PD13            PWR_PDCRC_PD13_Msk                           /*!< Pin PC13 Pull-Down set */
+#define PWR_PDCRC_PD14_Pos        (14U)
+#define PWR_PDCRC_PD14_Msk        (0x1UL << PWR_PDCRC_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRC_PD14            PWR_PDCRC_PD14_Msk                           /*!< Pin PC14 Pull-Down set */
+#define PWR_PDCRC_PD15_Pos        (15U)
+#define PWR_PDCRC_PD15_Msk        (0x1UL << PWR_PDCRC_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRC_PD15            PWR_PDCRC_PD15_Msk                           /*!< Pin PC15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRD register  *****************/
+#define PWR_PUCRD_PU0_Pos         (0U)
+#define PWR_PUCRD_PU0_Msk         (0x1UL << PWR_PUCRD_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRD_PU0             PWR_PUCRD_PU0_Msk                            /*!< Pin PD0 Pull-Up set */
+#define PWR_PUCRD_PU1_Pos         (1U)
+#define PWR_PUCRD_PU1_Msk         (0x1UL << PWR_PUCRD_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRD_PU1             PWR_PUCRD_PU1_Msk                            /*!< Pin PD1 Pull-Up set */
+#define PWR_PUCRD_PU2_Pos         (2U)
+#define PWR_PUCRD_PU2_Msk         (0x1UL << PWR_PUCRD_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRD_PU2             PWR_PUCRD_PU2_Msk                            /*!< Pin PD2 Pull-Up set */
+#define PWR_PUCRD_PU3_Pos         (3U)
+#define PWR_PUCRD_PU3_Msk         (0x1UL << PWR_PUCRD_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRD_PU3             PWR_PUCRD_PU3_Msk                            /*!< Pin PD3 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRD register  *****************/
+#define PWR_PDCRD_PD0_Pos         (0U)
+#define PWR_PDCRD_PD0_Msk         (0x1UL << PWR_PDCRD_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRD_PD0             PWR_PDCRD_PD0_Msk                            /*!< Pin PD0 Pull-Down set */
+#define PWR_PDCRD_PD1_Pos         (1U)
+#define PWR_PDCRD_PD1_Msk         (0x1UL << PWR_PDCRD_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRD_PD1             PWR_PDCRD_PD1_Msk                            /*!< Pin PD1 Pull-Down set */
+#define PWR_PDCRD_PD2_Pos         (2U)
+#define PWR_PDCRD_PD2_Msk         (0x1UL << PWR_PDCRD_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRD_PD2             PWR_PDCRD_PD2_Msk                            /*!< Pin PD2 Pull-Down set */
+#define PWR_PDCRD_PD3_Pos         (3U)
+#define PWR_PDCRD_PD3_Msk         (0x1UL << PWR_PDCRD_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRD_PD3             PWR_PDCRD_PD3_Msk                            /*!< Pin PD3 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRF register  *****************/
+#define PWR_PUCRF_PU0_Pos         (0U)
+#define PWR_PUCRF_PU0_Msk         (0x1UL << PWR_PUCRF_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRF_PU0             PWR_PUCRF_PU0_Msk                            /*!< Pin PF0 Pull-Up set */
+#define PWR_PUCRF_PU1_Pos         (1U)
+#define PWR_PUCRF_PU1_Msk         (0x1UL << PWR_PUCRF_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRF_PU1             PWR_PUCRF_PU1_Msk                            /*!< Pin PF1 Pull-Up set */
+#define PWR_PUCRF_PU2_Pos         (2U)
+#define PWR_PUCRF_PU2_Msk         (0x1UL << PWR_PUCRF_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRF_PU2             PWR_PUCRF_PU2_Msk                            /*!< Pin PF2 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRF register  *****************/
+#define PWR_PDCRF_PD0_Pos         (0U)
+#define PWR_PDCRF_PD0_Msk         (0x1UL << PWR_PDCRF_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRF_PD0             PWR_PDCRF_PD0_Msk                            /*!< Pin PF0 Pull-Down set */
+#define PWR_PDCRF_PD1_Pos         (1U)
+#define PWR_PDCRF_PD1_Msk         (0x1UL << PWR_PDCRF_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRF_PD1             PWR_PDCRF_PD1_Msk                            /*!< Pin PF1 Pull-Down set */
+#define PWR_PDCRF_PD2_Pos         (2U)
+#define PWR_PDCRF_PD2_Msk         (0x1UL << PWR_PDCRF_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRF_PD2             PWR_PDCRF_PD2_Msk                            /*!< Pin PF2 Pull-Down set */
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Reset and Clock Control                          */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions  (not present on all devices in the STM32G0 series)
+*/
+
+/********************  Bit definition for RCC_CR register  *****************/
+#define RCC_CR_HSION_Pos                 (8U)
+#define RCC_CR_HSION_Msk                 (0x1UL << RCC_CR_HSION_Pos)           /*!< 0x00000100 */
+#define RCC_CR_HSION                     RCC_CR_HSION_Msk                      /*!< Internal High Speed clock enable */
+#define RCC_CR_HSIKERON_Pos              (9U)
+#define RCC_CR_HSIKERON_Msk              (0x1UL << RCC_CR_HSIKERON_Pos)        /*!< 0x00000200 */
+#define RCC_CR_HSIKERON                  RCC_CR_HSIKERON_Msk                   /*!< Internal High Speed clock enable for some IPs Kernel */
+#define RCC_CR_HSIRDY_Pos                (10U)
+#define RCC_CR_HSIRDY_Msk                (0x1UL << RCC_CR_HSIRDY_Pos)          /*!< 0x00000400 */
+#define RCC_CR_HSIRDY                    RCC_CR_HSIRDY_Msk                     /*!< Internal High Speed clock ready flag */
+#define RCC_CR_HSIDIV_Pos                (11U)
+#define RCC_CR_HSIDIV_Msk                (0x7UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00003800 */
+#define RCC_CR_HSIDIV                    RCC_CR_HSIDIV_Msk                     /*!< HSIDIV[13:11] Internal High Speed clock division factor */
+#define RCC_CR_HSIDIV_0                  (0x1UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00000800 */
+#define RCC_CR_HSIDIV_1                  (0x2UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00001000 */
+#define RCC_CR_HSIDIV_2                  (0x4UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00002000 */
+#define RCC_CR_HSEON_Pos                 (16U)
+#define RCC_CR_HSEON_Msk                 (0x1UL << RCC_CR_HSEON_Pos)           /*!< 0x00010000 */
+#define RCC_CR_HSEON                     RCC_CR_HSEON_Msk                      /*!< External High Speed clock enable */
+#define RCC_CR_HSERDY_Pos                (17U)
+#define RCC_CR_HSERDY_Msk                (0x1UL << RCC_CR_HSERDY_Pos)          /*!< 0x00020000 */
+#define RCC_CR_HSERDY                    RCC_CR_HSERDY_Msk                     /*!< External High Speed clock ready */
+#define RCC_CR_HSEBYP_Pos                (18U)
+#define RCC_CR_HSEBYP_Msk                (0x1UL << RCC_CR_HSEBYP_Pos)          /*!< 0x00040000 */
+#define RCC_CR_HSEBYP                    RCC_CR_HSEBYP_Msk                     /*!< External High Speed clock Bypass */
+#define RCC_CR_CSSON_Pos                 (19U)
+#define RCC_CR_CSSON_Msk                 (0x1UL << RCC_CR_CSSON_Pos)           /*!< 0x00080000 */
+#define RCC_CR_CSSON                     RCC_CR_CSSON_Msk                      /*!< HSE Clock Security System enable */
+
+#define RCC_CR_PLLON_Pos                 (24U)
+#define RCC_CR_PLLON_Msk                 (0x1UL << RCC_CR_PLLON_Pos)           /*!< 0x01000000 */
+#define RCC_CR_PLLON                     RCC_CR_PLLON_Msk                      /*!< System PLL clock enable */
+#define RCC_CR_PLLRDY_Pos                (25U)
+#define RCC_CR_PLLRDY_Msk                (0x1UL << RCC_CR_PLLRDY_Pos)          /*!< 0x02000000 */
+#define RCC_CR_PLLRDY                    RCC_CR_PLLRDY_Msk                     /*!< System PLL clock ready */
+
+/********************  Bit definition for RCC_ICSCR register  ***************/
+/*!< HSICAL configuration */
+#define RCC_ICSCR_HSICAL_Pos             (0U)
+#define RCC_ICSCR_HSICAL_Msk             (0xFFUL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x000000FF */
+#define RCC_ICSCR_HSICAL                 RCC_ICSCR_HSICAL_Msk                  /*!< HSICAL[7:0] bits */
+#define RCC_ICSCR_HSICAL_0               (0x01UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000001 */
+#define RCC_ICSCR_HSICAL_1               (0x02UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000002 */
+#define RCC_ICSCR_HSICAL_2               (0x04UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000004 */
+#define RCC_ICSCR_HSICAL_3               (0x08UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000008 */
+#define RCC_ICSCR_HSICAL_4               (0x10UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000010 */
+#define RCC_ICSCR_HSICAL_5               (0x20UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000020 */
+#define RCC_ICSCR_HSICAL_6               (0x40UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000040 */
+#define RCC_ICSCR_HSICAL_7               (0x80UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000080 */
+
+/*!< HSITRIM configuration */
+#define RCC_ICSCR_HSITRIM_Pos            (8U)
+#define RCC_ICSCR_HSITRIM_Msk            (0x7FUL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00007F00 */
+#define RCC_ICSCR_HSITRIM                RCC_ICSCR_HSITRIM_Msk                 /*!< HSITRIM[14:8] bits */
+#define RCC_ICSCR_HSITRIM_0              (0x01UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000100 */
+#define RCC_ICSCR_HSITRIM_1              (0x02UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000200 */
+#define RCC_ICSCR_HSITRIM_2              (0x04UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000400 */
+#define RCC_ICSCR_HSITRIM_3              (0x08UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000800 */
+#define RCC_ICSCR_HSITRIM_4              (0x10UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00001000 */
+#define RCC_ICSCR_HSITRIM_5              (0x20UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00002000 */
+#define RCC_ICSCR_HSITRIM_6              (0x40UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00004000 */
+
+/********************  Bit definition for RCC_CFGR register  ***************/
+/*!< SW configuration */
+#define RCC_CFGR_SW_Pos                (0U)
+#define RCC_CFGR_SW_Msk                (0x7UL << RCC_CFGR_SW_Pos)              /*!< 0x00000007 */
+#define RCC_CFGR_SW                    RCC_CFGR_SW_Msk                         /*!< SW[2:0] bits (System clock Switch) */
+#define RCC_CFGR_SW_0                  (0x1UL << RCC_CFGR_SW_Pos)              /*!< 0x00000001 */
+#define RCC_CFGR_SW_1                  (0x2UL << RCC_CFGR_SW_Pos)              /*!< 0x00000002 */
+#define RCC_CFGR_SW_2                  (0x4UL << RCC_CFGR_SW_Pos)              /*!< 0x00000004 */
+
+/*!< SWS configuration */
+#define RCC_CFGR_SWS_Pos               (3U)
+#define RCC_CFGR_SWS_Msk               (0x7UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000038 */
+#define RCC_CFGR_SWS                   RCC_CFGR_SWS_Msk                        /*!< SWS[2:0] bits (System Clock Switch Status) */
+#define RCC_CFGR_SWS_0                 (0x1UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000008 */
+#define RCC_CFGR_SWS_1                 (0x2UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000010 */
+#define RCC_CFGR_SWS_2                 (0x4UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000020 */
+
+/*!< HPRE configuration */
+#define RCC_CFGR_HPRE_Pos              (8U)
+#define RCC_CFGR_HPRE_Msk              (0xFUL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000F00 */
+#define RCC_CFGR_HPRE                  RCC_CFGR_HPRE_Msk                       /*!< HPRE[3:0] bits (AHB prescaler) */
+#define RCC_CFGR_HPRE_0                (0x1UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000100 */
+#define RCC_CFGR_HPRE_1                (0x2UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000200 */
+#define RCC_CFGR_HPRE_2                (0x4UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000400 */
+#define RCC_CFGR_HPRE_3                (0x8UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000800 */
+
+/*!< PPRE configuration */
+#define RCC_CFGR_PPRE_Pos              (12U)
+#define RCC_CFGR_PPRE_Msk              (0x7UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00007000 */
+#define RCC_CFGR_PPRE                  RCC_CFGR_PPRE_Msk                       /*!< PRE1[2:0] bits (APB prescaler) */
+#define RCC_CFGR_PPRE_0                (0x1UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00001000 */
+#define RCC_CFGR_PPRE_1                (0x2UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00002000 */
+#define RCC_CFGR_PPRE_2                (0x4UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00004000 */
+
+
+/*!< MCOSEL configuration */
+#define RCC_CFGR_MCOSEL_Pos            (24U)
+#define RCC_CFGR_MCOSEL_Msk            (0x7UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x07000000 */
+#define RCC_CFGR_MCOSEL                RCC_CFGR_MCOSEL_Msk                     /*!< MCOSEL [2:0] bits (Clock output selection) */
+#define RCC_CFGR_MCOSEL_0              (0x1UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x01000000 */
+#define RCC_CFGR_MCOSEL_1              (0x2UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x02000000 */
+#define RCC_CFGR_MCOSEL_2              (0x4UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x04000000 */
+
+/*!< MCO Prescaler configuration */
+#define RCC_CFGR_MCOPRE_Pos            (28U)
+#define RCC_CFGR_MCOPRE_Msk            (0x7UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x70000000 */
+#define RCC_CFGR_MCOPRE                RCC_CFGR_MCOPRE_Msk                     /*!< MCO prescaler [2:0] */
+#define RCC_CFGR_MCOPRE_0              (0x1UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x10000000 */
+#define RCC_CFGR_MCOPRE_1              (0x2UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x20000000 */
+#define RCC_CFGR_MCOPRE_2              (0x4UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x40000000 */
+
+/********************  Bit definition for RCC_PLLCFGR register  ***************/
+#define RCC_PLLCFGR_PLLSRC_Pos           (0U)
+#define RCC_PLLCFGR_PLLSRC_Msk           (0x3UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC               RCC_PLLCFGR_PLLSRC_Msk
+#define RCC_PLLCFGR_PLLSRC_0             (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000001 */
+#define RCC_PLLCFGR_PLLSRC_1             (0x2UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000002 */
+
+#define RCC_PLLCFGR_PLLSRC_NONE          (0x00000000UL)                        /*!< No clock sent to PLL      */
+#define RCC_PLLCFGR_PLLSRC_HSI_Pos       (1U)
+#define RCC_PLLCFGR_PLLSRC_HSI_Msk       (0x1UL << RCC_PLLCFGR_PLLSRC_HSI_Pos) /*!< 0x00000002 */
+#define RCC_PLLCFGR_PLLSRC_HSI           RCC_PLLCFGR_PLLSRC_HSI_Msk            /*!< HSI source clock selected */
+#define RCC_PLLCFGR_PLLSRC_HSE_Pos       (0U)
+#define RCC_PLLCFGR_PLLSRC_HSE_Msk       (0x3UL << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC_HSE           RCC_PLLCFGR_PLLSRC_HSE_Msk            /*!< HSE source clock selected */
+
+#define RCC_PLLCFGR_PLLM_Pos             (4U)
+#define RCC_PLLCFGR_PLLM_Msk             (0x7UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000070 */
+#define RCC_PLLCFGR_PLLM                 RCC_PLLCFGR_PLLM_Msk
+#define RCC_PLLCFGR_PLLM_0               (0x1UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000010 */
+#define RCC_PLLCFGR_PLLM_1               (0x2UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000020 */
+#define RCC_PLLCFGR_PLLM_2               (0x4UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000040 */
+
+#define RCC_PLLCFGR_PLLN_Pos             (8U)
+#define RCC_PLLCFGR_PLLN_Msk             (0x7FUL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00007F00 */
+#define RCC_PLLCFGR_PLLN                 RCC_PLLCFGR_PLLN_Msk
+#define RCC_PLLCFGR_PLLN_0               (0x01UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000100 */
+#define RCC_PLLCFGR_PLLN_1               (0x02UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000200 */
+#define RCC_PLLCFGR_PLLN_2               (0x04UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000400 */
+#define RCC_PLLCFGR_PLLN_3               (0x08UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000800 */
+#define RCC_PLLCFGR_PLLN_4               (0x10UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00001000 */
+#define RCC_PLLCFGR_PLLN_5               (0x20UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00002000 */
+#define RCC_PLLCFGR_PLLN_6               (0x40UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00004000 */
+
+#define RCC_PLLCFGR_PLLPEN_Pos           (16U)
+#define RCC_PLLCFGR_PLLPEN_Msk           (0x1UL << RCC_PLLCFGR_PLLPEN_Pos)     /*!< 0x00010000 */
+#define RCC_PLLCFGR_PLLPEN               RCC_PLLCFGR_PLLPEN_Msk
+
+#define RCC_PLLCFGR_PLLP_Pos              (17U)
+#define RCC_PLLCFGR_PLLP_Msk              (0x1FUL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x003E0000 */
+#define RCC_PLLCFGR_PLLP                  RCC_PLLCFGR_PLLP_Msk
+#define RCC_PLLCFGR_PLLP_0                (0x01UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00020000 */
+#define RCC_PLLCFGR_PLLP_1                (0x02UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00040000 */
+#define RCC_PLLCFGR_PLLP_2                (0x04UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00080000 */
+#define RCC_PLLCFGR_PLLP_3                (0x08UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00100000 */
+#define RCC_PLLCFGR_PLLP_4                (0x10UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00200000 */
+
+
+#define RCC_PLLCFGR_PLLREN_Pos           (28U)
+#define RCC_PLLCFGR_PLLREN_Msk           (0x1UL << RCC_PLLCFGR_PLLREN_Pos)     /*!< 0x10000000 */
+#define RCC_PLLCFGR_PLLREN               RCC_PLLCFGR_PLLREN_Msk
+
+#define RCC_PLLCFGR_PLLR_Pos             (29U)
+#define RCC_PLLCFGR_PLLR_Msk             (0x7UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0xE0000000 */
+#define RCC_PLLCFGR_PLLR                 RCC_PLLCFGR_PLLR_Msk
+#define RCC_PLLCFGR_PLLR_0               (0x1UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x20000000 */
+#define RCC_PLLCFGR_PLLR_1               (0x2UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x40000000 */
+#define RCC_PLLCFGR_PLLR_2               (0x4UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_CIER register  ******************/
+#define RCC_CIER_LSIRDYIE_Pos            (0U)
+#define RCC_CIER_LSIRDYIE_Msk            (0x1UL << RCC_CIER_LSIRDYIE_Pos)      /*!< 0x00000001 */
+#define RCC_CIER_LSIRDYIE                RCC_CIER_LSIRDYIE_Msk
+#define RCC_CIER_LSERDYIE_Pos            (1U)
+#define RCC_CIER_LSERDYIE_Msk            (0x1UL << RCC_CIER_LSERDYIE_Pos)      /*!< 0x00000002 */
+#define RCC_CIER_LSERDYIE                RCC_CIER_LSERDYIE_Msk
+#define RCC_CIER_HSIRDYIE_Pos            (3U)
+#define RCC_CIER_HSIRDYIE_Msk            (0x1UL << RCC_CIER_HSIRDYIE_Pos)      /*!< 0x00000008 */
+#define RCC_CIER_HSIRDYIE                RCC_CIER_HSIRDYIE_Msk
+#define RCC_CIER_HSERDYIE_Pos            (4U)
+#define RCC_CIER_HSERDYIE_Msk            (0x1UL << RCC_CIER_HSERDYIE_Pos)      /*!< 0x00000010 */
+#define RCC_CIER_HSERDYIE                RCC_CIER_HSERDYIE_Msk
+#define RCC_CIER_PLLRDYIE_Pos            (5U)
+#define RCC_CIER_PLLRDYIE_Msk            (0x1UL << RCC_CIER_PLLRDYIE_Pos)      /*!< 0x00000020 */
+#define RCC_CIER_PLLRDYIE                RCC_CIER_PLLRDYIE_Msk
+
+/********************  Bit definition for RCC_CIFR register  ******************/
+#define RCC_CIFR_LSIRDYF_Pos             (0U)
+#define RCC_CIFR_LSIRDYF_Msk             (0x1UL << RCC_CIFR_LSIRDYF_Pos)       /*!< 0x00000001 */
+#define RCC_CIFR_LSIRDYF                 RCC_CIFR_LSIRDYF_Msk
+#define RCC_CIFR_LSERDYF_Pos             (1U)
+#define RCC_CIFR_LSERDYF_Msk             (0x1UL << RCC_CIFR_LSERDYF_Pos)       /*!< 0x00000002 */
+#define RCC_CIFR_LSERDYF                 RCC_CIFR_LSERDYF_Msk
+#define RCC_CIFR_HSIRDYF_Pos             (3U)
+#define RCC_CIFR_HSIRDYF_Msk             (0x1UL << RCC_CIFR_HSIRDYF_Pos)       /*!< 0x00000008 */
+#define RCC_CIFR_HSIRDYF                 RCC_CIFR_HSIRDYF_Msk
+#define RCC_CIFR_HSERDYF_Pos             (4U)
+#define RCC_CIFR_HSERDYF_Msk             (0x1UL << RCC_CIFR_HSERDYF_Pos)       /*!< 0x00000010 */
+#define RCC_CIFR_HSERDYF                 RCC_CIFR_HSERDYF_Msk
+#define RCC_CIFR_PLLRDYF_Pos             (5U)
+#define RCC_CIFR_PLLRDYF_Msk             (0x1UL << RCC_CIFR_PLLRDYF_Pos)       /*!< 0x00000020 */
+#define RCC_CIFR_PLLRDYF                 RCC_CIFR_PLLRDYF_Msk
+#define RCC_CIFR_CSSF_Pos                (8U)
+#define RCC_CIFR_CSSF_Msk                (0x1UL << RCC_CIFR_CSSF_Pos)          /*!< 0x00000100 */
+#define RCC_CIFR_CSSF                    RCC_CIFR_CSSF_Msk
+#define RCC_CIFR_LSECSSF_Pos             (9U)
+#define RCC_CIFR_LSECSSF_Msk             (0x1UL << RCC_CIFR_LSECSSF_Pos)       /*!< 0x00000200 */
+#define RCC_CIFR_LSECSSF                 RCC_CIFR_LSECSSF_Msk
+
+/********************  Bit definition for RCC_CICR register  ******************/
+#define RCC_CICR_LSIRDYC_Pos             (0U)
+#define RCC_CICR_LSIRDYC_Msk             (0x1UL << RCC_CICR_LSIRDYC_Pos)       /*!< 0x00000001 */
+#define RCC_CICR_LSIRDYC                 RCC_CICR_LSIRDYC_Msk
+#define RCC_CICR_LSERDYC_Pos             (1U)
+#define RCC_CICR_LSERDYC_Msk             (0x1UL << RCC_CICR_LSERDYC_Pos)       /*!< 0x00000002 */
+#define RCC_CICR_LSERDYC                 RCC_CICR_LSERDYC_Msk
+#define RCC_CICR_HSIRDYC_Pos             (3U)
+#define RCC_CICR_HSIRDYC_Msk             (0x1UL << RCC_CICR_HSIRDYC_Pos)       /*!< 0x00000008 */
+#define RCC_CICR_HSIRDYC                 RCC_CICR_HSIRDYC_Msk
+#define RCC_CICR_HSERDYC_Pos             (4U)
+#define RCC_CICR_HSERDYC_Msk             (0x1UL << RCC_CICR_HSERDYC_Pos)       /*!< 0x00000010 */
+#define RCC_CICR_HSERDYC                 RCC_CICR_HSERDYC_Msk
+#define RCC_CICR_PLLRDYC_Pos             (5U)
+#define RCC_CICR_PLLRDYC_Msk             (0x1UL << RCC_CICR_PLLRDYC_Pos)       /*!< 0x00000020 */
+#define RCC_CICR_PLLRDYC                 RCC_CICR_PLLRDYC_Msk
+#define RCC_CICR_CSSC_Pos                (8U)
+#define RCC_CICR_CSSC_Msk                (0x1UL << RCC_CICR_CSSC_Pos)          /*!< 0x00000100 */
+#define RCC_CICR_CSSC                    RCC_CICR_CSSC_Msk
+#define RCC_CICR_LSECSSC_Pos             (9U)
+#define RCC_CICR_LSECSSC_Msk             (0x1UL << RCC_CICR_LSECSSC_Pos)       /*!< 0x00000200 */
+#define RCC_CICR_LSECSSC                 RCC_CICR_LSECSSC_Msk
+
+/********************  Bit definition for RCC_IOPRSTR register  ****************/
+#define RCC_IOPRSTR_GPIOARST_Pos         (0U)
+#define RCC_IOPRSTR_GPIOARST_Msk         (0x1UL << RCC_IOPRSTR_GPIOARST_Pos)   /*!< 0x00000001 */
+#define RCC_IOPRSTR_GPIOARST             RCC_IOPRSTR_GPIOARST_Msk
+#define RCC_IOPRSTR_GPIOBRST_Pos         (1U)
+#define RCC_IOPRSTR_GPIOBRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOBRST_Pos)   /*!< 0x00000002 */
+#define RCC_IOPRSTR_GPIOBRST             RCC_IOPRSTR_GPIOBRST_Msk
+#define RCC_IOPRSTR_GPIOCRST_Pos         (2U)
+#define RCC_IOPRSTR_GPIOCRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOCRST_Pos)   /*!< 0x00000004 */
+#define RCC_IOPRSTR_GPIOCRST             RCC_IOPRSTR_GPIOCRST_Msk
+#define RCC_IOPRSTR_GPIODRST_Pos         (3U)
+#define RCC_IOPRSTR_GPIODRST_Msk         (0x1UL << RCC_IOPRSTR_GPIODRST_Pos)   /*!< 0x00000008 */
+#define RCC_IOPRSTR_GPIODRST             RCC_IOPRSTR_GPIODRST_Msk
+#define RCC_IOPRSTR_GPIOFRST_Pos         (5U)
+#define RCC_IOPRSTR_GPIOFRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOFRST_Pos)   /*!< 0x00000020 */
+#define RCC_IOPRSTR_GPIOFRST             RCC_IOPRSTR_GPIOFRST_Msk
+
+/********************  Bit definition for RCC_AHBRSTR register  ***************/
+#define RCC_AHBRSTR_DMA1RST_Pos          (0U)
+#define RCC_AHBRSTR_DMA1RST_Msk          (0x1UL << RCC_AHBRSTR_DMA1RST_Pos)    /*!< 0x00000001 */
+#define RCC_AHBRSTR_DMA1RST              RCC_AHBRSTR_DMA1RST_Msk
+#define RCC_AHBRSTR_FLASHRST_Pos         (8U)
+#define RCC_AHBRSTR_FLASHRST_Msk         (0x1UL << RCC_AHBRSTR_FLASHRST_Pos)   /*!< 0x00000100 */
+#define RCC_AHBRSTR_FLASHRST             RCC_AHBRSTR_FLASHRST_Msk
+#define RCC_AHBRSTR_CRCRST_Pos           (12U)
+#define RCC_AHBRSTR_CRCRST_Msk           (0x1UL << RCC_AHBRSTR_CRCRST_Pos)     /*!< 0x00001000 */
+#define RCC_AHBRSTR_CRCRST               RCC_AHBRSTR_CRCRST_Msk
+
+/********************  Bit definition for RCC_APBRSTR1 register  **************/
+#define RCC_APBRSTR1_TIM3RST_Pos         (1U)
+#define RCC_APBRSTR1_TIM3RST_Msk         (0x1UL << RCC_APBRSTR1_TIM3RST_Pos)   /*!< 0x00000002 */
+#define RCC_APBRSTR1_TIM3RST             RCC_APBRSTR1_TIM3RST_Msk
+#define RCC_APBRSTR1_SPI2RST_Pos         (14U)
+#define RCC_APBRSTR1_SPI2RST_Msk         (0x1UL << RCC_APBRSTR1_SPI2RST_Pos)   /*!< 0x00004000 */
+#define RCC_APBRSTR1_SPI2RST             RCC_APBRSTR1_SPI2RST_Msk
+#define RCC_APBRSTR1_USART2RST_Pos       (17U)
+#define RCC_APBRSTR1_USART2RST_Msk       (0x1UL << RCC_APBRSTR1_USART2RST_Pos) /*!< 0x00020000 */
+#define RCC_APBRSTR1_USART2RST           RCC_APBRSTR1_USART2RST_Msk
+#define RCC_APBRSTR1_I2C1RST_Pos         (21U)
+#define RCC_APBRSTR1_I2C1RST_Msk         (0x1UL << RCC_APBRSTR1_I2C1RST_Pos)    /*!< 0x00200000 */
+#define RCC_APBRSTR1_I2C1RST             RCC_APBRSTR1_I2C1RST_Msk
+#define RCC_APBRSTR1_I2C2RST_Pos         (22U)
+#define RCC_APBRSTR1_I2C2RST_Msk         (0x1UL << RCC_APBRSTR1_I2C2RST_Pos)    /*!< 0x00400000 */
+#define RCC_APBRSTR1_I2C2RST             RCC_APBRSTR1_I2C2RST_Msk
+#define RCC_APBRSTR1_DBGRST_Pos          (27U)
+#define RCC_APBRSTR1_DBGRST_Msk          (0x1UL << RCC_APBRSTR1_DBGRST_Pos)     /*!< 0x08000000 */
+#define RCC_APBRSTR1_DBGRST              RCC_APBRSTR1_DBGRST_Msk
+#define RCC_APBRSTR1_PWRRST_Pos          (28U)
+#define RCC_APBRSTR1_PWRRST_Msk          (0x1UL << RCC_APBRSTR1_PWRRST_Pos)     /*!< 0x10000000 */
+#define RCC_APBRSTR1_PWRRST              RCC_APBRSTR1_PWRRST_Msk
+
+/********************  Bit definition for RCC_APBRSTR2 register  **************/
+#define RCC_APBRSTR2_SYSCFGRST_Pos       (0U)
+#define RCC_APBRSTR2_SYSCFGRST_Msk       (0x1UL << RCC_APBRSTR2_SYSCFGRST_Pos)  /*!< 0x00000001 */
+#define RCC_APBRSTR2_SYSCFGRST           RCC_APBRSTR2_SYSCFGRST_Msk
+#define RCC_APBRSTR2_TIM1RST_Pos         (11U)
+#define RCC_APBRSTR2_TIM1RST_Msk         (0x1UL << RCC_APBRSTR2_TIM1RST_Pos)    /*!< 0x00000800 */
+#define RCC_APBRSTR2_TIM1RST             RCC_APBRSTR2_TIM1RST_Msk
+#define RCC_APBRSTR2_SPI1RST_Pos         (12U)
+#define RCC_APBRSTR2_SPI1RST_Msk         (0x1UL << RCC_APBRSTR2_SPI1RST_Pos)    /*!< 0x00001000 */
+#define RCC_APBRSTR2_SPI1RST             RCC_APBRSTR2_SPI1RST_Msk
+#define RCC_APBRSTR2_USART1RST_Pos       (14U)
+#define RCC_APBRSTR2_USART1RST_Msk       (0x1UL << RCC_APBRSTR2_USART1RST_Pos)  /*!< 0x00004000 */
+#define RCC_APBRSTR2_USART1RST           RCC_APBRSTR2_USART1RST_Msk
+#define RCC_APBRSTR2_TIM14RST_Pos        (15U)
+#define RCC_APBRSTR2_TIM14RST_Msk        (0x1UL << RCC_APBRSTR2_TIM14RST_Pos)   /*!< 0x00008000 */
+#define RCC_APBRSTR2_TIM14RST            RCC_APBRSTR2_TIM14RST_Msk
+#define RCC_APBRSTR2_TIM16RST_Pos        (17U)
+#define RCC_APBRSTR2_TIM16RST_Msk        (0x1UL << RCC_APBRSTR2_TIM16RST_Pos)   /*!< 0x00020000 */
+#define RCC_APBRSTR2_TIM16RST            RCC_APBRSTR2_TIM16RST_Msk
+#define RCC_APBRSTR2_TIM17RST_Pos        (18U)
+#define RCC_APBRSTR2_TIM17RST_Msk        (0x1UL << RCC_APBRSTR2_TIM17RST_Pos)   /*!< 0x00040000 */
+#define RCC_APBRSTR2_TIM17RST            RCC_APBRSTR2_TIM17RST_Msk
+#define RCC_APBRSTR2_ADCRST_Pos          (20U)
+#define RCC_APBRSTR2_ADCRST_Msk          (0x1UL << RCC_APBRSTR2_ADCRST_Pos)     /*!< 0x00100000 */
+#define RCC_APBRSTR2_ADCRST              RCC_APBRSTR2_ADCRST_Msk
+
+/********************  Bit definition for RCC_IOPENR register  ****************/
+#define RCC_IOPENR_GPIOAEN_Pos           (0U)
+#define RCC_IOPENR_GPIOAEN_Msk           (0x1UL << RCC_IOPENR_GPIOAEN_Pos)      /*!< 0x00000001 */
+#define RCC_IOPENR_GPIOAEN               RCC_IOPENR_GPIOAEN_Msk
+#define RCC_IOPENR_GPIOBEN_Pos           (1U)
+#define RCC_IOPENR_GPIOBEN_Msk           (0x1UL << RCC_IOPENR_GPIOBEN_Pos)      /*!< 0x00000002 */
+#define RCC_IOPENR_GPIOBEN               RCC_IOPENR_GPIOBEN_Msk
+#define RCC_IOPENR_GPIOCEN_Pos           (2U)
+#define RCC_IOPENR_GPIOCEN_Msk           (0x1UL << RCC_IOPENR_GPIOCEN_Pos)      /*!< 0x00000004 */
+#define RCC_IOPENR_GPIOCEN               RCC_IOPENR_GPIOCEN_Msk
+#define RCC_IOPENR_GPIODEN_Pos           (3U)
+#define RCC_IOPENR_GPIODEN_Msk           (0x1UL << RCC_IOPENR_GPIODEN_Pos)      /*!< 0x00000008 */
+#define RCC_IOPENR_GPIODEN               RCC_IOPENR_GPIODEN_Msk
+#define RCC_IOPENR_GPIOFEN_Pos           (5U)
+#define RCC_IOPENR_GPIOFEN_Msk           (0x1UL << RCC_IOPENR_GPIOFEN_Pos)      /*!< 0x00000020 */
+#define RCC_IOPENR_GPIOFEN               RCC_IOPENR_GPIOFEN_Msk
+
+/********************  Bit definition for RCC_AHBENR register  ****************/
+#define RCC_AHBENR_DMA1EN_Pos            (0U)
+#define RCC_AHBENR_DMA1EN_Msk            (0x1UL << RCC_AHBENR_DMA1EN_Pos)       /*!< 0x00000001 */
+#define RCC_AHBENR_DMA1EN                RCC_AHBENR_DMA1EN_Msk
+#define RCC_AHBENR_FLASHEN_Pos           (8U)
+#define RCC_AHBENR_FLASHEN_Msk           (0x1UL << RCC_AHBENR_FLASHEN_Pos)      /*!< 0x00000100 */
+#define RCC_AHBENR_FLASHEN               RCC_AHBENR_FLASHEN_Msk
+#define RCC_AHBENR_CRCEN_Pos             (12U)
+#define RCC_AHBENR_CRCEN_Msk             (0x1UL << RCC_AHBENR_CRCEN_Pos)        /*!< 0x00001000 */
+#define RCC_AHBENR_CRCEN                 RCC_AHBENR_CRCEN_Msk
+
+/********************  Bit definition for RCC_APBENR1 register  ***************/
+#define RCC_APBENR1_TIM3EN_Pos           (1U)
+#define RCC_APBENR1_TIM3EN_Msk           (0x1UL << RCC_APBENR1_TIM3EN_Pos)      /*!< 0x00000002 */
+#define RCC_APBENR1_TIM3EN               RCC_APBENR1_TIM3EN_Msk
+#define RCC_APBENR1_RTCAPBEN_Pos         (10U)
+#define RCC_APBENR1_RTCAPBEN_Msk         (0x1UL << RCC_APBENR1_RTCAPBEN_Pos)    /*!< 0x00000400 */
+#define RCC_APBENR1_RTCAPBEN             RCC_APBENR1_RTCAPBEN_Msk
+#define RCC_APBENR1_WWDGEN_Pos           (11U)
+#define RCC_APBENR1_WWDGEN_Msk           (0x1UL << RCC_APBENR1_WWDGEN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR1_WWDGEN               RCC_APBENR1_WWDGEN_Msk
+#define RCC_APBENR1_SPI2EN_Pos           (14U)
+#define RCC_APBENR1_SPI2EN_Msk           (0x1UL << RCC_APBENR1_SPI2EN_Pos)      /*!< 0x00004000 */
+#define RCC_APBENR1_SPI2EN               RCC_APBENR1_SPI2EN_Msk
+#define RCC_APBENR1_USART2EN_Pos         (17U)
+#define RCC_APBENR1_USART2EN_Msk         (0x1UL << RCC_APBENR1_USART2EN_Pos)    /*!< 0x00020000 */
+#define RCC_APBENR1_USART2EN             RCC_APBENR1_USART2EN_Msk
+#define RCC_APBENR1_I2C1EN_Pos           (21U)
+#define RCC_APBENR1_I2C1EN_Msk           (0x1UL << RCC_APBENR1_I2C1EN_Pos)      /*!< 0x00200000 */
+#define RCC_APBENR1_I2C1EN               RCC_APBENR1_I2C1EN_Msk
+#define RCC_APBENR1_I2C2EN_Pos           (22U)
+#define RCC_APBENR1_I2C2EN_Msk           (0x1UL << RCC_APBENR1_I2C2EN_Pos)      /*!< 0x00400000 */
+#define RCC_APBENR1_I2C2EN               RCC_APBENR1_I2C2EN_Msk
+#define RCC_APBENR1_DBGEN_Pos            (27U)
+#define RCC_APBENR1_DBGEN_Msk            (0x1UL << RCC_APBENR1_DBGEN_Pos)       /*!< 0x08000000 */
+#define RCC_APBENR1_DBGEN                RCC_APBENR1_DBGEN_Msk
+#define RCC_APBENR1_PWREN_Pos            (28U)
+#define RCC_APBENR1_PWREN_Msk            (0x1UL << RCC_APBENR1_PWREN_Pos)       /*!< 0x10000000 */
+#define RCC_APBENR1_PWREN                RCC_APBENR1_PWREN_Msk
+
+/********************  Bit definition for RCC_APBENR2 register  **************/
+#define RCC_APBENR2_SYSCFGEN_Pos         (0U)
+#define RCC_APBENR2_SYSCFGEN_Msk         (0x1UL << RCC_APBENR2_SYSCFGEN_Pos)    /*!< 0x00000001 */
+#define RCC_APBENR2_SYSCFGEN             RCC_APBENR2_SYSCFGEN_Msk
+#define RCC_APBENR2_TIM1EN_Pos           (11U)
+#define RCC_APBENR2_TIM1EN_Msk           (0x1UL << RCC_APBENR2_TIM1EN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR2_TIM1EN               RCC_APBENR2_TIM1EN_Msk
+#define RCC_APBENR2_SPI1EN_Pos           (12U)
+#define RCC_APBENR2_SPI1EN_Msk           (0x1UL << RCC_APBENR2_SPI1EN_Pos)      /*!< 0x00001000 */
+#define RCC_APBENR2_SPI1EN               RCC_APBENR2_SPI1EN_Msk
+#define RCC_APBENR2_USART1EN_Pos         (14U)
+#define RCC_APBENR2_USART1EN_Msk         (0x1UL << RCC_APBENR2_USART1EN_Pos)    /*!< 0x00004000 */
+#define RCC_APBENR2_USART1EN             RCC_APBENR2_USART1EN_Msk
+#define RCC_APBENR2_TIM14EN_Pos          (15U)
+#define RCC_APBENR2_TIM14EN_Msk          (0x1UL << RCC_APBENR2_TIM14EN_Pos)     /*!< 0x00008000 */
+#define RCC_APBENR2_TIM14EN              RCC_APBENR2_TIM14EN_Msk
+#define RCC_APBENR2_TIM16EN_Pos          (17U)
+#define RCC_APBENR2_TIM16EN_Msk          (0x1UL << RCC_APBENR2_TIM16EN_Pos)     /*!< 0x00020000 */
+#define RCC_APBENR2_TIM16EN              RCC_APBENR2_TIM16EN_Msk
+#define RCC_APBENR2_TIM17EN_Pos          (18U)
+#define RCC_APBENR2_TIM17EN_Msk          (0x1UL << RCC_APBENR2_TIM17EN_Pos)     /*!< 0x00040000 */
+#define RCC_APBENR2_TIM17EN              RCC_APBENR2_TIM17EN_Msk
+#define RCC_APBENR2_ADCEN_Pos            (20U)
+#define RCC_APBENR2_ADCEN_Msk            (0x1UL << RCC_APBENR2_ADCEN_Pos)       /*!< 0x00100000 */
+#define RCC_APBENR2_ADCEN                RCC_APBENR2_ADCEN_Msk
+
+/********************  Bit definition for RCC_IOPSMENR register  *************/
+#define RCC_IOPSMENR_GPIOASMEN_Pos       (0U)
+#define RCC_IOPSMENR_GPIOASMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOASMEN_Pos)  /*!< 0x00000001 */
+#define RCC_IOPSMENR_GPIOASMEN           RCC_IOPSMENR_GPIOASMEN_Msk
+#define RCC_IOPSMENR_GPIOBSMEN_Pos       (1U)
+#define RCC_IOPSMENR_GPIOBSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOBSMEN_Pos)  /*!< 0x00000002 */
+#define RCC_IOPSMENR_GPIOBSMEN           RCC_IOPSMENR_GPIOBSMEN_Msk
+#define RCC_IOPSMENR_GPIOCSMEN_Pos       (2U)
+#define RCC_IOPSMENR_GPIOCSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOCSMEN_Pos)  /*!< 0x00000004 */
+#define RCC_IOPSMENR_GPIOCSMEN           RCC_IOPSMENR_GPIOCSMEN_Msk
+#define RCC_IOPSMENR_GPIODSMEN_Pos       (3U)
+#define RCC_IOPSMENR_GPIODSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIODSMEN_Pos)  /*!< 0x00000008 */
+#define RCC_IOPSMENR_GPIODSMEN           RCC_IOPSMENR_GPIODSMEN_Msk
+#define RCC_IOPSMENR_GPIOFSMEN_Pos       (5U)
+#define RCC_IOPSMENR_GPIOFSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOFSMEN_Pos)  /*!< 0x00000020 */
+#define RCC_IOPSMENR_GPIOFSMEN           RCC_IOPSMENR_GPIOFSMEN_Msk
+
+/********************  Bit definition for RCC_AHBSMENR register  *************/
+#define RCC_AHBSMENR_DMA1SMEN_Pos        (0U)
+#define RCC_AHBSMENR_DMA1SMEN_Msk        (0x1UL << RCC_AHBSMENR_DMA1SMEN_Pos)   /*!< 0x00000001 */
+#define RCC_AHBSMENR_DMA1SMEN            RCC_AHBSMENR_DMA1SMEN_Msk
+#define RCC_AHBSMENR_FLASHSMEN_Pos       (8U)
+#define RCC_AHBSMENR_FLASHSMEN_Msk       (0x1UL << RCC_AHBSMENR_FLASHSMEN_Pos)  /*!< 0x00000100 */
+#define RCC_AHBSMENR_FLASHSMEN           RCC_AHBSMENR_FLASHSMEN_Msk
+#define RCC_AHBSMENR_SRAMSMEN_Pos        (9U)
+#define RCC_AHBSMENR_SRAMSMEN_Msk        (0x1UL << RCC_AHBSMENR_SRAMSMEN_Pos)   /*!< 0x00000200 */
+#define RCC_AHBSMENR_SRAMSMEN            RCC_AHBSMENR_SRAMSMEN_Msk
+#define RCC_AHBSMENR_CRCSMEN_Pos         (12U)
+#define RCC_AHBSMENR_CRCSMEN_Msk         (0x1UL << RCC_AHBSMENR_CRCSMEN_Pos)    /*!< 0x00001000 */
+#define RCC_AHBSMENR_CRCSMEN             RCC_AHBSMENR_CRCSMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR1 register  *************/
+#define RCC_APBSMENR1_TIM3SMEN_Pos       (1U)
+#define RCC_APBSMENR1_TIM3SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM3SMEN_Pos)  /*!< 0x00000002 */
+#define RCC_APBSMENR1_TIM3SMEN           RCC_APBSMENR1_TIM3SMEN_Msk
+#define RCC_APBSMENR1_RTCAPBSMEN_Pos     (10U)
+#define RCC_APBSMENR1_RTCAPBSMEN_Msk     (0x1UL << RCC_APBSMENR1_RTCAPBSMEN_Pos) /*!< 0x00000400 */
+#define RCC_APBSMENR1_RTCAPBSMEN         RCC_APBSMENR1_RTCAPBSMEN_Msk
+#define RCC_APBSMENR1_WWDGSMEN_Pos       (11U)
+#define RCC_APBSMENR1_WWDGSMEN_Msk       (0x1UL << RCC_APBSMENR1_WWDGSMEN_Pos)   /*!< 0x00000800 */
+#define RCC_APBSMENR1_WWDGSMEN           RCC_APBSMENR1_WWDGSMEN_Msk
+#define RCC_APBSMENR1_SPI2SMEN_Pos       (14U)
+#define RCC_APBSMENR1_SPI2SMEN_Msk       (0x1UL << RCC_APBSMENR1_SPI2SMEN_Pos)   /*!< 0x00004000 */
+#define RCC_APBSMENR1_SPI2SMEN           RCC_APBSMENR1_SPI2SMEN_Msk
+#define RCC_APBSMENR1_USART2SMEN_Pos     (17U)
+#define RCC_APBSMENR1_USART2SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART2SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR1_USART2SMEN         RCC_APBSMENR1_USART2SMEN_Msk
+#define RCC_APBSMENR1_I2C1SMEN_Pos       (21U)
+#define RCC_APBSMENR1_I2C1SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C1SMEN_Pos)   /*!< 0x00200000 */
+#define RCC_APBSMENR1_I2C1SMEN           RCC_APBSMENR1_I2C1SMEN_Msk
+#define RCC_APBSMENR1_I2C2SMEN_Pos       (22U)
+#define RCC_APBSMENR1_I2C2SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C2SMEN_Pos)   /*!< 0x00400000 */
+#define RCC_APBSMENR1_I2C2SMEN           RCC_APBSMENR1_I2C2SMEN_Msk
+#define RCC_APBSMENR1_DBGSMEN_Pos        (27U)
+#define RCC_APBSMENR1_DBGSMEN_Msk        (0x1UL << RCC_APBSMENR1_DBGSMEN_Pos)    /*!< 0x08000000 */
+#define RCC_APBSMENR1_DBGSMEN            RCC_APBSMENR1_DBGSMEN_Msk
+#define RCC_APBSMENR1_PWRSMEN_Pos        (28U)
+#define RCC_APBSMENR1_PWRSMEN_Msk        (0x1UL << RCC_APBSMENR1_PWRSMEN_Pos)    /*!< 0x10000000 */
+#define RCC_APBSMENR1_PWRSMEN            RCC_APBSMENR1_PWRSMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR2 register  *************/
+#define RCC_APBSMENR2_SYSCFGSMEN_Pos     (0U)
+#define RCC_APBSMENR2_SYSCFGSMEN_Msk     (0x1UL << RCC_APBSMENR2_SYSCFGSMEN_Pos) /*!< 0x00000001 */
+#define RCC_APBSMENR2_SYSCFGSMEN         RCC_APBSMENR2_SYSCFGSMEN_Msk
+#define RCC_APBSMENR2_TIM1SMEN_Pos       (11U)
+#define RCC_APBSMENR2_TIM1SMEN_Msk       (0x1UL << RCC_APBSMENR2_TIM1SMEN_Pos)  /*!< 0x00000800 */
+#define RCC_APBSMENR2_TIM1SMEN           RCC_APBSMENR2_TIM1SMEN_Msk
+#define RCC_APBSMENR2_SPI1SMEN_Pos       (12U)
+#define RCC_APBSMENR2_SPI1SMEN_Msk       (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos)  /*!< 0x00001000 */
+#define RCC_APBSMENR2_SPI1SMEN           RCC_APBSMENR2_SPI1SMEN_Msk
+#define RCC_APBSMENR2_USART1SMEN_Pos     (14U)
+#define RCC_APBSMENR2_USART1SMEN_Msk     (0x1UL << RCC_APBSMENR2_USART1SMEN_Pos) /*!< 0x00004000 */
+#define RCC_APBSMENR2_USART1SMEN         RCC_APBSMENR2_USART1SMEN_Msk
+#define RCC_APBSMENR2_TIM14SMEN_Pos      (15U)
+#define RCC_APBSMENR2_TIM14SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM14SMEN_Pos) /*!< 0x00008000 */
+#define RCC_APBSMENR2_TIM14SMEN          RCC_APBSMENR2_TIM14SMEN_Msk
+#define RCC_APBSMENR2_TIM16SMEN_Pos      (17U)
+#define RCC_APBSMENR2_TIM16SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM16SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR2_TIM16SMEN          RCC_APBSMENR2_TIM16SMEN_Msk
+#define RCC_APBSMENR2_TIM17SMEN_Pos      (18U)
+#define RCC_APBSMENR2_TIM17SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM17SMEN_Pos) /*!< 0x00040000 */
+#define RCC_APBSMENR2_TIM17SMEN          RCC_APBSMENR2_TIM17SMEN_Msk
+#define RCC_APBSMENR2_ADCSMEN_Pos        (20U)
+#define RCC_APBSMENR2_ADCSMEN_Msk        (0x1UL << RCC_APBSMENR2_ADCSMEN_Pos)   /*!< 0x00100000 */
+#define RCC_APBSMENR2_ADCSMEN            RCC_APBSMENR2_ADCSMEN_Msk
+
+/********************  Bit definition for RCC_CCIPR register  ******************/
+#define RCC_CCIPR_USART1SEL_Pos          (0U)
+#define RCC_CCIPR_USART1SEL_Msk          (0x3UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000003 */
+#define RCC_CCIPR_USART1SEL              RCC_CCIPR_USART1SEL_Msk
+#define RCC_CCIPR_USART1SEL_0            (0x1UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000001 */
+#define RCC_CCIPR_USART1SEL_1            (0x2UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000002 */
+
+
+
+
+#define RCC_CCIPR_I2C1SEL_Pos            (12U)
+#define RCC_CCIPR_I2C1SEL_Msk            (0x3UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00003000 */
+#define RCC_CCIPR_I2C1SEL                RCC_CCIPR_I2C1SEL_Msk
+#define RCC_CCIPR_I2C1SEL_0              (0x1UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00001000 */
+#define RCC_CCIPR_I2C1SEL_1              (0x2UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00002000 */
+
+#define RCC_CCIPR_I2S1SEL_Pos            (14U)
+#define RCC_CCIPR_I2S1SEL_Msk            (0x3UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x0000C000 */
+#define RCC_CCIPR_I2S1SEL                RCC_CCIPR_I2S1SEL_Msk
+#define RCC_CCIPR_I2S1SEL_0              (0x1UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x00004000 */
+#define RCC_CCIPR_I2S1SEL_1              (0x2UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x00008000 */
+
+
+
+
+#define RCC_CCIPR_ADCSEL_Pos             (30U)
+#define RCC_CCIPR_ADCSEL_Msk             (0x3UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0xC0000000 */
+#define RCC_CCIPR_ADCSEL                 RCC_CCIPR_ADCSEL_Msk
+#define RCC_CCIPR_ADCSEL_0               (0x1UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x40000000 */
+#define RCC_CCIPR_ADCSEL_1               (0x2UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_BDCR register  ******************/
+#define RCC_BDCR_LSEON_Pos               (0U)
+#define RCC_BDCR_LSEON_Msk               (0x1UL << RCC_BDCR_LSEON_Pos)          /*!< 0x00000001 */
+#define RCC_BDCR_LSEON                   RCC_BDCR_LSEON_Msk
+#define RCC_BDCR_LSERDY_Pos              (1U)
+#define RCC_BDCR_LSERDY_Msk              (0x1UL << RCC_BDCR_LSERDY_Pos)         /*!< 0x00000002 */
+#define RCC_BDCR_LSERDY                  RCC_BDCR_LSERDY_Msk
+#define RCC_BDCR_LSEBYP_Pos              (2U)
+#define RCC_BDCR_LSEBYP_Msk              (0x1UL << RCC_BDCR_LSEBYP_Pos)         /*!< 0x00000004 */
+#define RCC_BDCR_LSEBYP                  RCC_BDCR_LSEBYP_Msk
+
+#define RCC_BDCR_LSEDRV_Pos              (3U)
+#define RCC_BDCR_LSEDRV_Msk              (0x3UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000018 */
+#define RCC_BDCR_LSEDRV                  RCC_BDCR_LSEDRV_Msk
+#define RCC_BDCR_LSEDRV_0                (0x1UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000008 */
+#define RCC_BDCR_LSEDRV_1                (0x2UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000010 */
+
+#define RCC_BDCR_LSECSSON_Pos            (5U)
+#define RCC_BDCR_LSECSSON_Msk            (0x1UL << RCC_BDCR_LSECSSON_Pos)       /*!< 0x00000020 */
+#define RCC_BDCR_LSECSSON                RCC_BDCR_LSECSSON_Msk
+#define RCC_BDCR_LSECSSD_Pos             (6U)
+#define RCC_BDCR_LSECSSD_Msk             (0x1UL << RCC_BDCR_LSECSSD_Pos)        /*!< 0x00000040 */
+#define RCC_BDCR_LSECSSD                 RCC_BDCR_LSECSSD_Msk
+
+#define RCC_BDCR_RTCSEL_Pos              (8U)
+#define RCC_BDCR_RTCSEL_Msk              (0x3UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000300 */
+#define RCC_BDCR_RTCSEL                  RCC_BDCR_RTCSEL_Msk
+#define RCC_BDCR_RTCSEL_0                (0x1UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000100 */
+#define RCC_BDCR_RTCSEL_1                (0x2UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000200 */
+
+#define RCC_BDCR_RTCEN_Pos               (15U)
+#define RCC_BDCR_RTCEN_Msk               (0x1UL << RCC_BDCR_RTCEN_Pos)          /*!< 0x00008000 */
+#define RCC_BDCR_RTCEN                   RCC_BDCR_RTCEN_Msk
+#define RCC_BDCR_BDRST_Pos               (16U)
+#define RCC_BDCR_BDRST_Msk               (0x1UL << RCC_BDCR_BDRST_Pos)          /*!< 0x00010000 */
+#define RCC_BDCR_BDRST                   RCC_BDCR_BDRST_Msk
+
+#define RCC_BDCR_LSCOEN_Pos              (24U)
+#define RCC_BDCR_LSCOEN_Msk              (0x1UL << RCC_BDCR_LSCOEN_Pos)         /*!< 0x01000000 */
+#define RCC_BDCR_LSCOEN                  RCC_BDCR_LSCOEN_Msk
+#define RCC_BDCR_LSCOSEL_Pos             (25U)
+#define RCC_BDCR_LSCOSEL_Msk             (0x1UL << RCC_BDCR_LSCOSEL_Pos)        /*!< 0x02000000 */
+#define RCC_BDCR_LSCOSEL                 RCC_BDCR_LSCOSEL_Msk
+
+/********************  Bit definition for RCC_CSR register  *******************/
+#define RCC_CSR_LSION_Pos                (0U)
+#define RCC_CSR_LSION_Msk                (0x1UL << RCC_CSR_LSION_Pos)           /*!< 0x00000001 */
+#define RCC_CSR_LSION                    RCC_CSR_LSION_Msk
+#define RCC_CSR_LSIRDY_Pos               (1U)
+#define RCC_CSR_LSIRDY_Msk               (0x1UL << RCC_CSR_LSIRDY_Pos)          /*!< 0x00000002 */
+#define RCC_CSR_LSIRDY                   RCC_CSR_LSIRDY_Msk
+
+#define RCC_CSR_RMVF_Pos                 (23U)
+#define RCC_CSR_RMVF_Msk                 (0x1UL << RCC_CSR_RMVF_Pos)            /*!< 0x00800000 */
+#define RCC_CSR_RMVF                     RCC_CSR_RMVF_Msk
+#define RCC_CSR_OBLRSTF_Pos              (25U)
+#define RCC_CSR_OBLRSTF_Msk              (0x1UL << RCC_CSR_OBLRSTF_Pos)         /*!< 0x02000000 */
+#define RCC_CSR_OBLRSTF                  RCC_CSR_OBLRSTF_Msk
+#define RCC_CSR_PINRSTF_Pos              (26U)
+#define RCC_CSR_PINRSTF_Msk              (0x1UL << RCC_CSR_PINRSTF_Pos)         /*!< 0x04000000 */
+#define RCC_CSR_PINRSTF                  RCC_CSR_PINRSTF_Msk
+#define RCC_CSR_PWRRSTF_Pos              (27U)
+#define RCC_CSR_PWRRSTF_Msk              (0x1UL << RCC_CSR_PWRRSTF_Pos)         /*!< 0x08000000 */
+#define RCC_CSR_PWRRSTF                  RCC_CSR_PWRRSTF_Msk
+#define RCC_CSR_SFTRSTF_Pos              (28U)
+#define RCC_CSR_SFTRSTF_Msk              (0x1UL << RCC_CSR_SFTRSTF_Pos)         /*!< 0x10000000 */
+#define RCC_CSR_SFTRSTF                  RCC_CSR_SFTRSTF_Msk
+#define RCC_CSR_IWDGRSTF_Pos             (29U)
+#define RCC_CSR_IWDGRSTF_Msk             (0x1UL << RCC_CSR_IWDGRSTF_Pos)        /*!< 0x20000000 */
+#define RCC_CSR_IWDGRSTF                 RCC_CSR_IWDGRSTF_Msk
+#define RCC_CSR_WWDGRSTF_Pos             (30U)
+#define RCC_CSR_WWDGRSTF_Msk             (0x1UL << RCC_CSR_WWDGRSTF_Pos)        /*!< 0x40000000 */
+#define RCC_CSR_WWDGRSTF                 RCC_CSR_WWDGRSTF_Msk
+#define RCC_CSR_LPWRRSTF_Pos             (31U)
+#define RCC_CSR_LPWRRSTF_Msk             (0x1UL << RCC_CSR_LPWRRSTF_Pos)        /*!< 0x80000000 */
+#define RCC_CSR_LPWRRSTF                 RCC_CSR_LPWRRSTF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Real-Time Clock (RTC)                            */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions
+*/
+#define RTC_WAKEUP_SUPPORT
+#define RTC_BACKUP_SUPPORT
+
+/********************  Bits definition for RTC_TR register  *******************/
+#define RTC_TR_PM_Pos                (22U)
+#define RTC_TR_PM_Msk                (0x1UL << RTC_TR_PM_Pos)                   /*!< 0x00400000 */
+#define RTC_TR_PM                    RTC_TR_PM_Msk
+#define RTC_TR_HT_Pos                (20U)
+#define RTC_TR_HT_Msk                (0x3UL << RTC_TR_HT_Pos)                   /*!< 0x00300000 */
+#define RTC_TR_HT                    RTC_TR_HT_Msk
+#define RTC_TR_HT_0                  (0x1UL << RTC_TR_HT_Pos)                   /*!< 0x00100000 */
+#define RTC_TR_HT_1                  (0x2UL << RTC_TR_HT_Pos)                   /*!< 0x00200000 */
+#define RTC_TR_HU_Pos                (16U)
+#define RTC_TR_HU_Msk                (0xFUL << RTC_TR_HU_Pos)                   /*!< 0x000F0000 */
+#define RTC_TR_HU                    RTC_TR_HU_Msk
+#define RTC_TR_HU_0                  (0x1UL << RTC_TR_HU_Pos)                   /*!< 0x00010000 */
+#define RTC_TR_HU_1                  (0x2UL << RTC_TR_HU_Pos)                   /*!< 0x00020000 */
+#define RTC_TR_HU_2                  (0x4UL << RTC_TR_HU_Pos)                   /*!< 0x00040000 */
+#define RTC_TR_HU_3                  (0x8UL << RTC_TR_HU_Pos)                   /*!< 0x00080000 */
+#define RTC_TR_MNT_Pos               (12U)
+#define RTC_TR_MNT_Msk               (0x7UL << RTC_TR_MNT_Pos)                  /*!< 0x00007000 */
+#define RTC_TR_MNT                   RTC_TR_MNT_Msk
+#define RTC_TR_MNT_0                 (0x1UL << RTC_TR_MNT_Pos)                  /*!< 0x00001000 */
+#define RTC_TR_MNT_1                 (0x2UL << RTC_TR_MNT_Pos)                  /*!< 0x00002000 */
+#define RTC_TR_MNT_2                 (0x4UL << RTC_TR_MNT_Pos)                  /*!< 0x00004000 */
+#define RTC_TR_MNU_Pos               (8U)
+#define RTC_TR_MNU_Msk               (0xFUL << RTC_TR_MNU_Pos)                  /*!< 0x00000F00 */
+#define RTC_TR_MNU                   RTC_TR_MNU_Msk
+#define RTC_TR_MNU_0                 (0x1UL << RTC_TR_MNU_Pos)                  /*!< 0x00000100 */
+#define RTC_TR_MNU_1                 (0x2UL << RTC_TR_MNU_Pos)                  /*!< 0x00000200 */
+#define RTC_TR_MNU_2                 (0x4UL << RTC_TR_MNU_Pos)                  /*!< 0x00000400 */
+#define RTC_TR_MNU_3                 (0x8UL << RTC_TR_MNU_Pos)                  /*!< 0x00000800 */
+#define RTC_TR_ST_Pos                (4U)
+#define RTC_TR_ST_Msk                (0x7UL << RTC_TR_ST_Pos)                   /*!< 0x00000070 */
+#define RTC_TR_ST                    RTC_TR_ST_Msk
+#define RTC_TR_ST_0                  (0x1UL << RTC_TR_ST_Pos)                   /*!< 0x00000010 */
+#define RTC_TR_ST_1                  (0x2UL << RTC_TR_ST_Pos)                   /*!< 0x00000020 */
+#define RTC_TR_ST_2                  (0x4UL << RTC_TR_ST_Pos)                   /*!< 0x00000040 */
+#define RTC_TR_SU_Pos                (0U)
+#define RTC_TR_SU_Msk                (0xFUL << RTC_TR_SU_Pos)                   /*!< 0x0000000F */
+#define RTC_TR_SU                    RTC_TR_SU_Msk
+#define RTC_TR_SU_0                  (0x1UL << RTC_TR_SU_Pos)                   /*!< 0x00000001 */
+#define RTC_TR_SU_1                  (0x2UL << RTC_TR_SU_Pos)                   /*!< 0x00000002 */
+#define RTC_TR_SU_2                  (0x4UL << RTC_TR_SU_Pos)                   /*!< 0x00000004 */
+#define RTC_TR_SU_3                  (0x8UL << RTC_TR_SU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_DR register  *******************/
+#define RTC_DR_YT_Pos                (20U)
+#define RTC_DR_YT_Msk                (0xFUL << RTC_DR_YT_Pos)                   /*!< 0x00F00000 */
+#define RTC_DR_YT                    RTC_DR_YT_Msk
+#define RTC_DR_YT_0                  (0x1UL << RTC_DR_YT_Pos)                   /*!< 0x00100000 */
+#define RTC_DR_YT_1                  (0x2UL << RTC_DR_YT_Pos)                   /*!< 0x00200000 */
+#define RTC_DR_YT_2                  (0x4UL << RTC_DR_YT_Pos)                   /*!< 0x00400000 */
+#define RTC_DR_YT_3                  (0x8UL << RTC_DR_YT_Pos)                   /*!< 0x00800000 */
+#define RTC_DR_YU_Pos                (16U)
+#define RTC_DR_YU_Msk                (0xFUL << RTC_DR_YU_Pos)                   /*!< 0x000F0000 */
+#define RTC_DR_YU                    RTC_DR_YU_Msk
+#define RTC_DR_YU_0                  (0x1UL << RTC_DR_YU_Pos)                   /*!< 0x00010000 */
+#define RTC_DR_YU_1                  (0x2UL << RTC_DR_YU_Pos)                   /*!< 0x00020000 */
+#define RTC_DR_YU_2                  (0x4UL << RTC_DR_YU_Pos)                   /*!< 0x00040000 */
+#define RTC_DR_YU_3                  (0x8UL << RTC_DR_YU_Pos)                   /*!< 0x00080000 */
+#define RTC_DR_WDU_Pos               (13U)
+#define RTC_DR_WDU_Msk               (0x7UL << RTC_DR_WDU_Pos)                  /*!< 0x0000E000 */
+#define RTC_DR_WDU                   RTC_DR_WDU_Msk
+#define RTC_DR_WDU_0                 (0x1UL << RTC_DR_WDU_Pos)                  /*!< 0x00002000 */
+#define RTC_DR_WDU_1                 (0x2UL << RTC_DR_WDU_Pos)                  /*!< 0x00004000 */
+#define RTC_DR_WDU_2                 (0x4UL << RTC_DR_WDU_Pos)                  /*!< 0x00008000 */
+#define RTC_DR_MT_Pos                (12U)
+#define RTC_DR_MT_Msk                (0x1UL << RTC_DR_MT_Pos)                   /*!< 0x00001000 */
+#define RTC_DR_MT                    RTC_DR_MT_Msk
+#define RTC_DR_MU_Pos                (8U)
+#define RTC_DR_MU_Msk                (0xFUL << RTC_DR_MU_Pos)                   /*!< 0x00000F00 */
+#define RTC_DR_MU                    RTC_DR_MU_Msk
+#define RTC_DR_MU_0                  (0x1UL << RTC_DR_MU_Pos)                   /*!< 0x00000100 */
+#define RTC_DR_MU_1                  (0x2UL << RTC_DR_MU_Pos)                   /*!< 0x00000200 */
+#define RTC_DR_MU_2                  (0x4UL << RTC_DR_MU_Pos)                   /*!< 0x00000400 */
+#define RTC_DR_MU_3                  (0x8UL << RTC_DR_MU_Pos)                   /*!< 0x00000800 */
+#define RTC_DR_DT_Pos                (4U)
+#define RTC_DR_DT_Msk                (0x3UL << RTC_DR_DT_Pos)                   /*!< 0x00000030 */
+#define RTC_DR_DT                    RTC_DR_DT_Msk
+#define RTC_DR_DT_0                  (0x1UL << RTC_DR_DT_Pos)                   /*!< 0x00000010 */
+#define RTC_DR_DT_1                  (0x2UL << RTC_DR_DT_Pos)                   /*!< 0x00000020 */
+#define RTC_DR_DU_Pos                (0U)
+#define RTC_DR_DU_Msk                (0xFUL << RTC_DR_DU_Pos)                   /*!< 0x0000000F */
+#define RTC_DR_DU                    RTC_DR_DU_Msk
+#define RTC_DR_DU_0                  (0x1UL << RTC_DR_DU_Pos)                   /*!< 0x00000001 */
+#define RTC_DR_DU_1                  (0x2UL << RTC_DR_DU_Pos)                   /*!< 0x00000002 */
+#define RTC_DR_DU_2                  (0x4UL << RTC_DR_DU_Pos)                   /*!< 0x00000004 */
+#define RTC_DR_DU_3                  (0x8UL << RTC_DR_DU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_SSR register  ******************/
+#define RTC_SSR_SS_Pos               (0U)
+#define RTC_SSR_SS_Msk               (0xFFFFUL << RTC_SSR_SS_Pos)               /*!< 0x0000FFFF */
+#define RTC_SSR_SS                   RTC_SSR_SS_Msk
+
+/********************  Bits definition for RTC_ICSR register  ******************/
+#define RTC_ICSR_RECALPF_Pos         (16U)
+#define RTC_ICSR_RECALPF_Msk         (0x1UL << RTC_ICSR_RECALPF_Pos)            /*!< 0x00010000 */
+#define RTC_ICSR_RECALPF             RTC_ICSR_RECALPF_Msk
+#define RTC_ICSR_INIT_Pos            (7U)
+#define RTC_ICSR_INIT_Msk            (0x1UL << RTC_ICSR_INIT_Pos)               /*!< 0x00000080 */
+#define RTC_ICSR_INIT                RTC_ICSR_INIT_Msk
+#define RTC_ICSR_INITF_Pos           (6U)
+#define RTC_ICSR_INITF_Msk           (0x1UL << RTC_ICSR_INITF_Pos)              /*!< 0x00000040 */
+#define RTC_ICSR_INITF               RTC_ICSR_INITF_Msk
+#define RTC_ICSR_RSF_Pos             (5U)
+#define RTC_ICSR_RSF_Msk             (0x1UL << RTC_ICSR_RSF_Pos)                /*!< 0x00000020 */
+#define RTC_ICSR_RSF                 RTC_ICSR_RSF_Msk
+#define RTC_ICSR_INITS_Pos           (4U)
+#define RTC_ICSR_INITS_Msk           (0x1UL << RTC_ICSR_INITS_Pos)              /*!< 0x00000010 */
+#define RTC_ICSR_INITS               RTC_ICSR_INITS_Msk
+#define RTC_ICSR_SHPF_Pos            (3U)
+#define RTC_ICSR_SHPF_Msk            (0x1UL << RTC_ICSR_SHPF_Pos)               /*!< 0x00000008 */
+#define RTC_ICSR_SHPF                RTC_ICSR_SHPF_Msk
+#define RTC_ICSR_WUTWF_Pos           (2U)
+#define RTC_ICSR_WUTWF_Msk           (0x1UL << RTC_ICSR_WUTWF_Pos)              /*!< 0x00000004 */
+#define RTC_ICSR_WUTWF               RTC_ICSR_WUTWF_Msk                         /*!< Wakeup timer write flag > */
+#define RTC_ICSR_ALRBWF_Pos          (1U)
+#define RTC_ICSR_ALRBWF_Msk          (0x1UL << RTC_ICSR_ALRBWF_Pos)             /*!< 0x00000002 */
+#define RTC_ICSR_ALRBWF              RTC_ICSR_ALRBWF_Msk
+#define RTC_ICSR_ALRAWF_Pos          (0U)
+#define RTC_ICSR_ALRAWF_Msk          (0x1UL << RTC_ICSR_ALRAWF_Pos)             /*!< 0x00000001 */
+#define RTC_ICSR_ALRAWF              RTC_ICSR_ALRAWF_Msk
+
+/********************  Bits definition for RTC_PRER register  *****************/
+#define RTC_PRER_PREDIV_A_Pos        (16U)
+#define RTC_PRER_PREDIV_A_Msk        (0x7FUL << RTC_PRER_PREDIV_A_Pos)          /*!< 0x007F0000 */
+#define RTC_PRER_PREDIV_A            RTC_PRER_PREDIV_A_Msk
+#define RTC_PRER_PREDIV_S_Pos        (0U)
+#define RTC_PRER_PREDIV_S_Msk        (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00007FFF */
+#define RTC_PRER_PREDIV_S            RTC_PRER_PREDIV_S_Msk
+
+/********************  Bits definition for RTC_WUTR register  *****************/
+#define RTC_WUTR_WUT_Pos             (0U)
+#define RTC_WUTR_WUT_Msk             (0xFFFFUL << RTC_WUTR_WUT_Pos)            /*!< 0x0000FFFF */
+#define RTC_WUTR_WUT                 RTC_WUTR_WUT_Msk                          /*!< Wakeup auto-reload value bits > */
+
+/********************  Bits definition for RTC_CR register  *******************/
+#define RTC_CR_OUT2EN_Pos            (31U)
+#define RTC_CR_OUT2EN_Msk            (0x1UL << RTC_CR_OUT2EN_Pos)              /*!< 0x80000000 */
+#define RTC_CR_OUT2EN                RTC_CR_OUT2EN_Msk                         /*!< RTC_OUT2 output enable */
+#define RTC_CR_TAMPALRM_TYPE_Pos     (30U)
+#define RTC_CR_TAMPALRM_TYPE_Msk     (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos)       /*!< 0x40000000 */
+#define RTC_CR_TAMPALRM_TYPE         RTC_CR_TAMPALRM_TYPE_Msk                  /*!< TAMPALARM output type  */
+#define RTC_CR_TAMPALRM_PU_Pos       (29U)
+#define RTC_CR_TAMPALRM_PU_Msk       (0x1UL << RTC_CR_TAMPALRM_PU_Pos)         /*!< 0x20000000 */
+#define RTC_CR_TAMPALRM_PU           RTC_CR_TAMPALRM_PU_Msk                    /*!< TAMPALARM output pull-up config */
+#define RTC_CR_TAMPOE_Pos            (26U)
+#define RTC_CR_TAMPOE_Msk            (0x1UL << RTC_CR_TAMPOE_Pos)              /*!< 0x04000000 */
+#define RTC_CR_TAMPOE                RTC_CR_TAMPOE_Msk                         /*!< Tamper detection output enable on TAMPALARM  */
+#define RTC_CR_TAMPTS_Pos            (25U)
+#define RTC_CR_TAMPTS_Msk            (0x1UL << RTC_CR_TAMPTS_Pos)              /*!< 0x02000000 */
+#define RTC_CR_TAMPTS                RTC_CR_TAMPTS_Msk                         /*!< Activate timestamp on tamper detection event  */
+#define RTC_CR_ITSE_Pos              (24U)
+#define RTC_CR_ITSE_Msk              (0x1UL << RTC_CR_ITSE_Pos)                /*!< 0x01000000 */
+#define RTC_CR_ITSE                  RTC_CR_ITSE_Msk                           /*!< Timestamp on internal event enable  */
+#define RTC_CR_COE_Pos               (23U)
+#define RTC_CR_COE_Msk               (0x1UL << RTC_CR_COE_Pos)                 /*!< 0x00800000 */
+#define RTC_CR_COE                   RTC_CR_COE_Msk
+#define RTC_CR_OSEL_Pos              (21U)
+#define RTC_CR_OSEL_Msk              (0x3UL << RTC_CR_OSEL_Pos)                 /*!< 0x00600000 */
+#define RTC_CR_OSEL                  RTC_CR_OSEL_Msk
+#define RTC_CR_OSEL_0                (0x1UL << RTC_CR_OSEL_Pos)                 /*!< 0x00200000 */
+#define RTC_CR_OSEL_1                (0x2UL << RTC_CR_OSEL_Pos)                 /*!< 0x00400000 */
+#define RTC_CR_POL_Pos               (20U)
+#define RTC_CR_POL_Msk               (0x1UL << RTC_CR_POL_Pos)                  /*!< 0x00100000 */
+#define RTC_CR_POL                   RTC_CR_POL_Msk
+#define RTC_CR_COSEL_Pos             (19U)
+#define RTC_CR_COSEL_Msk             (0x1UL << RTC_CR_COSEL_Pos)                /*!< 0x00080000 */
+#define RTC_CR_COSEL                 RTC_CR_COSEL_Msk
+#define RTC_CR_BKP_Pos               (18U)
+#define RTC_CR_BKP_Msk               (0x1UL << RTC_CR_BKP_Pos)                  /*!< 0x00040000 */
+#define RTC_CR_BKP                   RTC_CR_BKP_Msk
+#define RTC_CR_SUB1H_Pos             (17U)
+#define RTC_CR_SUB1H_Msk             (0x1UL << RTC_CR_SUB1H_Pos)                /*!< 0x00020000 */
+#define RTC_CR_SUB1H                 RTC_CR_SUB1H_Msk
+#define RTC_CR_ADD1H_Pos             (16U)
+#define RTC_CR_ADD1H_Msk             (0x1UL << RTC_CR_ADD1H_Pos)                /*!< 0x00010000 */
+#define RTC_CR_ADD1H                 RTC_CR_ADD1H_Msk
+#define RTC_CR_TSIE_Pos              (15U)
+#define RTC_CR_TSIE_Msk              (0x1UL << RTC_CR_TSIE_Pos)                /*!< 0x00008000 */
+#define RTC_CR_TSIE                  RTC_CR_TSIE_Msk                           /*!< Timestamp interrupt enable > */
+#define RTC_CR_WUTIE_Pos             (14U)
+#define RTC_CR_WUTIE_Msk             (0x1UL << RTC_CR_WUTIE_Pos)               /*!< 0x00004000 */
+#define RTC_CR_WUTIE                 RTC_CR_WUTIE_Msk                          /*!< Wakeup timer interrupt enable > */
+#define RTC_CR_ALRBIE_Pos            (13U)
+#define RTC_CR_ALRBIE_Msk            (0x1UL << RTC_CR_ALRBIE_Pos)              /*!< 0x00002000 */
+#define RTC_CR_ALRBIE                RTC_CR_ALRBIE_Msk
+#define RTC_CR_ALRAIE_Pos            (12U)
+#define RTC_CR_ALRAIE_Msk            (0x1UL << RTC_CR_ALRAIE_Pos)              /*!< 0x00001000 */
+#define RTC_CR_ALRAIE                RTC_CR_ALRAIE_Msk
+#define RTC_CR_TSE_Pos               (11U)
+#define RTC_CR_TSE_Msk               (0x1UL << RTC_CR_TSE_Pos)                 /*!< 0x00000800 */
+#define RTC_CR_TSE                   RTC_CR_TSE_Msk                            /*!< timestamp enable > */
+#define RTC_CR_WUTE_Pos              (10U)
+#define RTC_CR_WUTE_Msk              (0x1UL << RTC_CR_WUTE_Pos)                /*!< 0x00000400 */
+#define RTC_CR_WUTE                  RTC_CR_WUTE_Msk                           /*!< Wakeup timer enable > */
+#define RTC_CR_ALRBE_Pos             (9U)
+#define RTC_CR_ALRBE_Msk             (0x1UL << RTC_CR_ALRBE_Pos)               /*!< 0x00000200 */
+#define RTC_CR_ALRBE                 RTC_CR_ALRBE_Msk
+#define RTC_CR_ALRAE_Pos             (8U)
+#define RTC_CR_ALRAE_Msk             (0x1UL << RTC_CR_ALRAE_Pos)                /*!< 0x00000100 */
+#define RTC_CR_ALRAE                 RTC_CR_ALRAE_Msk
+#define RTC_CR_FMT_Pos               (6U)
+#define RTC_CR_FMT_Msk               (0x1UL << RTC_CR_FMT_Pos)                  /*!< 0x00000040 */
+#define RTC_CR_FMT                   RTC_CR_FMT_Msk
+#define RTC_CR_BYPSHAD_Pos           (5U)
+#define RTC_CR_BYPSHAD_Msk           (0x1UL << RTC_CR_BYPSHAD_Pos)              /*!< 0x00000020 */
+#define RTC_CR_BYPSHAD               RTC_CR_BYPSHAD_Msk
+#define RTC_CR_REFCKON_Pos           (4U)
+#define RTC_CR_REFCKON_Msk           (0x1UL << RTC_CR_REFCKON_Pos)              /*!< 0x00000010 */
+#define RTC_CR_REFCKON               RTC_CR_REFCKON_Msk
+#define RTC_CR_TSEDGE_Pos            (3U)
+#define RTC_CR_TSEDGE_Msk            (0x1UL << RTC_CR_TSEDGE_Pos)              /*!< 0x00000008 */
+#define RTC_CR_TSEDGE                RTC_CR_TSEDGE_Msk                         /*!< Timestamp event active edge > */
+#define RTC_CR_WUCKSEL_Pos           (0U)
+#define RTC_CR_WUCKSEL_Msk           (0x7UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000007 */
+#define RTC_CR_WUCKSEL               RTC_CR_WUCKSEL_Msk                        /*!< Wakeup clock selection > */
+#define RTC_CR_WUCKSEL_0             (0x1UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000001 */
+#define RTC_CR_WUCKSEL_1             (0x2UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000002 */
+#define RTC_CR_WUCKSEL_2             (0x4UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000004 */
+
+/********************  Bits definition for RTC_WPR register  ******************/
+#define RTC_WPR_KEY_Pos              (0U)
+#define RTC_WPR_KEY_Msk              (0xFFUL << RTC_WPR_KEY_Pos)                /*!< 0x000000FF */
+#define RTC_WPR_KEY                  RTC_WPR_KEY_Msk
+
+/********************  Bits definition for RTC_CALR register  *****************/
+#define RTC_CALR_CALP_Pos            (15U)
+#define RTC_CALR_CALP_Msk            (0x1UL << RTC_CALR_CALP_Pos)               /*!< 0x00008000 */
+#define RTC_CALR_CALP                RTC_CALR_CALP_Msk
+#define RTC_CALR_CALW8_Pos           (14U)
+#define RTC_CALR_CALW8_Msk           (0x1UL << RTC_CALR_CALW8_Pos)              /*!< 0x00004000 */
+#define RTC_CALR_CALW8               RTC_CALR_CALW8_Msk
+#define RTC_CALR_CALW16_Pos          (13U)
+#define RTC_CALR_CALW16_Msk          (0x1UL << RTC_CALR_CALW16_Pos)             /*!< 0x00002000 */
+#define RTC_CALR_CALW16              RTC_CALR_CALW16_Msk
+#define RTC_CALR_CALM_Pos            (0U)
+#define RTC_CALR_CALM_Msk            (0x1FFUL << RTC_CALR_CALM_Pos)             /*!< 0x000001FF */
+#define RTC_CALR_CALM                RTC_CALR_CALM_Msk
+#define RTC_CALR_CALM_0              (0x001UL << RTC_CALR_CALM_Pos)             /*!< 0x00000001 */
+#define RTC_CALR_CALM_1              (0x002UL << RTC_CALR_CALM_Pos)             /*!< 0x00000002 */
+#define RTC_CALR_CALM_2              (0x004UL << RTC_CALR_CALM_Pos)             /*!< 0x00000004 */
+#define RTC_CALR_CALM_3              (0x008UL << RTC_CALR_CALM_Pos)             /*!< 0x00000008 */
+#define RTC_CALR_CALM_4              (0x010UL << RTC_CALR_CALM_Pos)             /*!< 0x00000010 */
+#define RTC_CALR_CALM_5              (0x020UL << RTC_CALR_CALM_Pos)             /*!< 0x00000020 */
+#define RTC_CALR_CALM_6              (0x040UL << RTC_CALR_CALM_Pos)             /*!< 0x00000040 */
+#define RTC_CALR_CALM_7              (0x080UL << RTC_CALR_CALM_Pos)             /*!< 0x00000080 */
+#define RTC_CALR_CALM_8              (0x100UL << RTC_CALR_CALM_Pos)             /*!< 0x00000100 */
+
+/********************  Bits definition for RTC_SHIFTR register  ***************/
+#define RTC_SHIFTR_SUBFS_Pos         (0U)
+#define RTC_SHIFTR_SUBFS_Msk         (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00007FFF */
+#define RTC_SHIFTR_SUBFS             RTC_SHIFTR_SUBFS_Msk
+#define RTC_SHIFTR_ADD1S_Pos         (31U)
+#define RTC_SHIFTR_ADD1S_Msk         (0x1UL << RTC_SHIFTR_ADD1S_Pos)            /*!< 0x80000000 */
+#define RTC_SHIFTR_ADD1S             RTC_SHIFTR_ADD1S_Msk
+
+/********************  Bits definition for RTC_TSTR register  *****************/
+#define RTC_TSTR_PM_Pos              (22U)
+#define RTC_TSTR_PM_Msk              (0x1UL << RTC_TSTR_PM_Pos)                /*!< 0x00400000 */
+#define RTC_TSTR_PM                  RTC_TSTR_PM_Msk                           /*!< AM-PM notation > */
+#define RTC_TSTR_HT_Pos              (20U)
+#define RTC_TSTR_HT_Msk              (0x3UL << RTC_TSTR_HT_Pos)                /*!< 0x00300000 */
+#define RTC_TSTR_HT                  RTC_TSTR_HT_Msk
+#define RTC_TSTR_HT_0                (0x1UL << RTC_TSTR_HT_Pos)                /*!< 0x00100000 */
+#define RTC_TSTR_HT_1                (0x2UL << RTC_TSTR_HT_Pos)                /*!< 0x00200000 */
+#define RTC_TSTR_HU_Pos              (16U)
+#define RTC_TSTR_HU_Msk              (0xFUL << RTC_TSTR_HU_Pos)                /*!< 0x000F0000 */
+#define RTC_TSTR_HU                  RTC_TSTR_HU_Msk
+#define RTC_TSTR_HU_0                (0x1UL << RTC_TSTR_HU_Pos)                /*!< 0x00010000 */
+#define RTC_TSTR_HU_1                (0x2UL << RTC_TSTR_HU_Pos)                /*!< 0x00020000 */
+#define RTC_TSTR_HU_2                (0x4UL << RTC_TSTR_HU_Pos)                /*!< 0x00040000 */
+#define RTC_TSTR_HU_3                (0x8UL << RTC_TSTR_HU_Pos)                /*!< 0x00080000 */
+#define RTC_TSTR_MNT_Pos             (12U)
+#define RTC_TSTR_MNT_Msk             (0x7UL << RTC_TSTR_MNT_Pos)               /*!< 0x00007000 */
+#define RTC_TSTR_MNT                 RTC_TSTR_MNT_Msk
+#define RTC_TSTR_MNT_0               (0x1UL << RTC_TSTR_MNT_Pos)               /*!< 0x00001000 */
+#define RTC_TSTR_MNT_1               (0x2UL << RTC_TSTR_MNT_Pos)               /*!< 0x00002000 */
+#define RTC_TSTR_MNT_2               (0x4UL << RTC_TSTR_MNT_Pos)                /*!< 0x00004000 */
+#define RTC_TSTR_MNU_Pos             (8U)
+#define RTC_TSTR_MNU_Msk             (0xFUL << RTC_TSTR_MNU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSTR_MNU                 RTC_TSTR_MNU_Msk
+#define RTC_TSTR_MNU_0               (0x1UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000100 */
+#define RTC_TSTR_MNU_1               (0x2UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000200 */
+#define RTC_TSTR_MNU_2               (0x4UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000400 */
+#define RTC_TSTR_MNU_3               (0x8UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000800 */
+#define RTC_TSTR_ST_Pos              (4U)
+#define RTC_TSTR_ST_Msk              (0x7UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000070 */
+#define RTC_TSTR_ST                  RTC_TSTR_ST_Msk
+#define RTC_TSTR_ST_0                (0x1UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000010 */
+#define RTC_TSTR_ST_1                (0x2UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000020 */
+#define RTC_TSTR_ST_2                (0x4UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000040 */
+#define RTC_TSTR_SU_Pos              (0U)
+#define RTC_TSTR_SU_Msk              (0xFUL << RTC_TSTR_SU_Pos)                 /*!< 0x0000000F */
+#define RTC_TSTR_SU                  RTC_TSTR_SU_Msk
+#define RTC_TSTR_SU_0                (0x1UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000001 */
+#define RTC_TSTR_SU_1                (0x2UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000002 */
+#define RTC_TSTR_SU_2                (0x4UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000004 */
+#define RTC_TSTR_SU_3                (0x8UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSDR register  *****************/
+#define RTC_TSDR_WDU_Pos             (13U)
+#define RTC_TSDR_WDU_Msk             (0x7UL << RTC_TSDR_WDU_Pos)               /*!< 0x0000E000 */
+#define RTC_TSDR_WDU                 RTC_TSDR_WDU_Msk                          /*!< Week day units > */
+#define RTC_TSDR_WDU_0               (0x1UL << RTC_TSDR_WDU_Pos)               /*!< 0x00002000 */
+#define RTC_TSDR_WDU_1               (0x2UL << RTC_TSDR_WDU_Pos)               /*!< 0x00004000 */
+#define RTC_TSDR_WDU_2               (0x4UL << RTC_TSDR_WDU_Pos)               /*!< 0x00008000 */
+#define RTC_TSDR_MT_Pos              (12U)
+#define RTC_TSDR_MT_Msk              (0x1UL << RTC_TSDR_MT_Pos)                /*!< 0x00001000 */
+#define RTC_TSDR_MT                  RTC_TSDR_MT_Msk
+#define RTC_TSDR_MU_Pos              (8U)
+#define RTC_TSDR_MU_Msk              (0xFUL << RTC_TSDR_MU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSDR_MU                  RTC_TSDR_MU_Msk
+#define RTC_TSDR_MU_0                (0x1UL << RTC_TSDR_MU_Pos)                /*!< 0x00000100 */
+#define RTC_TSDR_MU_1                (0x2UL << RTC_TSDR_MU_Pos)                /*!< 0x00000200 */
+#define RTC_TSDR_MU_2                (0x4UL << RTC_TSDR_MU_Pos)                /*!< 0x00000400 */
+#define RTC_TSDR_MU_3                (0x8UL << RTC_TSDR_MU_Pos)                /*!< 0x00000800 */
+#define RTC_TSDR_DT_Pos              (4U)
+#define RTC_TSDR_DT_Msk              (0x3UL << RTC_TSDR_DT_Pos)                /*!< 0x00000030 */
+#define RTC_TSDR_DT                  RTC_TSDR_DT_Msk
+#define RTC_TSDR_DT_0                (0x1UL << RTC_TSDR_DT_Pos)                /*!< 0x00000010 */
+#define RTC_TSDR_DT_1                (0x2UL << RTC_TSDR_DT_Pos)                /*!< 0x00000020 */
+#define RTC_TSDR_DU_Pos              (0U)
+#define RTC_TSDR_DU_Msk              (0xFUL << RTC_TSDR_DU_Pos)                /*!< 0x0000000F */
+#define RTC_TSDR_DU                  RTC_TSDR_DU_Msk
+#define RTC_TSDR_DU_0                (0x1UL << RTC_TSDR_DU_Pos)                /*!< 0x00000001 */
+#define RTC_TSDR_DU_1                (0x2UL << RTC_TSDR_DU_Pos)                /*!< 0x00000002 */
+#define RTC_TSDR_DU_2                (0x4UL << RTC_TSDR_DU_Pos)                /*!< 0x00000004 */
+#define RTC_TSDR_DU_3                (0x8UL << RTC_TSDR_DU_Pos)                /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSSSR register  ****************/
+#define RTC_TSSSR_SS_Pos             (0U)
+#define RTC_TSSSR_SS_Msk             (0xFFFFUL << RTC_TSSSR_SS_Pos)            /*!< 0x0000FFFF */
+#define RTC_TSSSR_SS                 RTC_TSSSR_SS_Msk                          /*!< Sub second value > */
+
+/********************  Bits definition for RTC_ALRMAR register  ***************/
+#define RTC_ALRMAR_MSK4_Pos          (31U)
+#define RTC_ALRMAR_MSK4_Msk          (0x1UL << RTC_ALRMAR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMAR_MSK4              RTC_ALRMAR_MSK4_Msk
+#define RTC_ALRMAR_WDSEL_Pos         (30U)
+#define RTC_ALRMAR_WDSEL_Msk         (0x1UL << RTC_ALRMAR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMAR_WDSEL             RTC_ALRMAR_WDSEL_Msk
+#define RTC_ALRMAR_DT_Pos            (28U)
+#define RTC_ALRMAR_DT_Msk            (0x3UL << RTC_ALRMAR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMAR_DT                RTC_ALRMAR_DT_Msk
+#define RTC_ALRMAR_DT_0              (0x1UL << RTC_ALRMAR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMAR_DT_1              (0x2UL << RTC_ALRMAR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMAR_DU_Pos            (24U)
+#define RTC_ALRMAR_DU_Msk            (0xFUL << RTC_ALRMAR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMAR_DU                RTC_ALRMAR_DU_Msk
+#define RTC_ALRMAR_DU_0              (0x1UL << RTC_ALRMAR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMAR_DU_1              (0x2UL << RTC_ALRMAR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMAR_DU_2              (0x4UL << RTC_ALRMAR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMAR_DU_3              (0x8UL << RTC_ALRMAR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMAR_MSK3_Pos          (23U)
+#define RTC_ALRMAR_MSK3_Msk          (0x1UL << RTC_ALRMAR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMAR_MSK3              RTC_ALRMAR_MSK3_Msk
+#define RTC_ALRMAR_PM_Pos            (22U)
+#define RTC_ALRMAR_PM_Msk            (0x1UL << RTC_ALRMAR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMAR_PM                RTC_ALRMAR_PM_Msk
+#define RTC_ALRMAR_HT_Pos            (20U)
+#define RTC_ALRMAR_HT_Msk            (0x3UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMAR_HT                RTC_ALRMAR_HT_Msk
+#define RTC_ALRMAR_HT_0              (0x1UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMAR_HT_1              (0x2UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMAR_HU_Pos            (16U)
+#define RTC_ALRMAR_HU_Msk            (0xFUL << RTC_ALRMAR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMAR_HU                RTC_ALRMAR_HU_Msk
+#define RTC_ALRMAR_HU_0              (0x1UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMAR_HU_1              (0x2UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMAR_HU_2              (0x4UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMAR_HU_3              (0x8UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMAR_MSK2_Pos          (15U)
+#define RTC_ALRMAR_MSK2_Msk          (0x1UL << RTC_ALRMAR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMAR_MSK2              RTC_ALRMAR_MSK2_Msk
+#define RTC_ALRMAR_MNT_Pos           (12U)
+#define RTC_ALRMAR_MNT_Msk           (0x7UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMAR_MNT               RTC_ALRMAR_MNT_Msk
+#define RTC_ALRMAR_MNT_0             (0x1UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMAR_MNT_1             (0x2UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMAR_MNT_2             (0x4UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMAR_MNU_Pos           (8U)
+#define RTC_ALRMAR_MNU_Msk           (0xFUL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMAR_MNU               RTC_ALRMAR_MNU_Msk
+#define RTC_ALRMAR_MNU_0             (0x1UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMAR_MNU_1             (0x2UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMAR_MNU_2             (0x4UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMAR_MNU_3             (0x8UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMAR_MSK1_Pos          (7U)
+#define RTC_ALRMAR_MSK1_Msk          (0x1UL << RTC_ALRMAR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMAR_MSK1              RTC_ALRMAR_MSK1_Msk
+#define RTC_ALRMAR_ST_Pos            (4U)
+#define RTC_ALRMAR_ST_Msk            (0x7UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMAR_ST                RTC_ALRMAR_ST_Msk
+#define RTC_ALRMAR_ST_0              (0x1UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMAR_ST_1              (0x2UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMAR_ST_2              (0x4UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMAR_SU_Pos            (0U)
+#define RTC_ALRMAR_SU_Msk            (0xFUL << RTC_ALRMAR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMAR_SU                RTC_ALRMAR_SU_Msk
+#define RTC_ALRMAR_SU_0              (0x1UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMAR_SU_1              (0x2UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMAR_SU_2              (0x4UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMAR_SU_3              (0x8UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMASSR_MASKSS_Pos      (24U)
+#define RTC_ALRMASSR_MASKSS_Msk      (0xFUL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMASSR_MASKSS          RTC_ALRMASSR_MASKSS_Msk
+#define RTC_ALRMASSR_MASKSS_0        (0x1UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMASSR_MASKSS_1        (0x2UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMASSR_MASKSS_2        (0x4UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMASSR_MASKSS_3        (0x8UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMASSR_SS_Pos          (0U)
+#define RTC_ALRMASSR_SS_Msk          (0x7FFFUL << RTC_ALRMASSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMASSR_SS              RTC_ALRMASSR_SS_Msk
+
+/********************  Bits definition for RTC_ALRMBR register  ***************/
+#define RTC_ALRMBR_MSK4_Pos          (31U)
+#define RTC_ALRMBR_MSK4_Msk          (0x1UL << RTC_ALRMBR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMBR_MSK4              RTC_ALRMBR_MSK4_Msk
+#define RTC_ALRMBR_WDSEL_Pos         (30U)
+#define RTC_ALRMBR_WDSEL_Msk         (0x1UL << RTC_ALRMBR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMBR_WDSEL             RTC_ALRMBR_WDSEL_Msk
+#define RTC_ALRMBR_DT_Pos            (28U)
+#define RTC_ALRMBR_DT_Msk            (0x3UL << RTC_ALRMBR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMBR_DT                RTC_ALRMBR_DT_Msk
+#define RTC_ALRMBR_DT_0              (0x1UL << RTC_ALRMBR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMBR_DT_1              (0x2UL << RTC_ALRMBR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMBR_DU_Pos            (24U)
+#define RTC_ALRMBR_DU_Msk            (0xFUL << RTC_ALRMBR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMBR_DU                RTC_ALRMBR_DU_Msk
+#define RTC_ALRMBR_DU_0              (0x1UL << RTC_ALRMBR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMBR_DU_1              (0x2UL << RTC_ALRMBR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMBR_DU_2              (0x4UL << RTC_ALRMBR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMBR_DU_3              (0x8UL << RTC_ALRMBR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMBR_MSK3_Pos          (23U)
+#define RTC_ALRMBR_MSK3_Msk          (0x1UL << RTC_ALRMBR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMBR_MSK3              RTC_ALRMBR_MSK3_Msk
+#define RTC_ALRMBR_PM_Pos            (22U)
+#define RTC_ALRMBR_PM_Msk            (0x1UL << RTC_ALRMBR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMBR_PM                RTC_ALRMBR_PM_Msk
+#define RTC_ALRMBR_HT_Pos            (20U)
+#define RTC_ALRMBR_HT_Msk            (0x3UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMBR_HT                RTC_ALRMBR_HT_Msk
+#define RTC_ALRMBR_HT_0              (0x1UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMBR_HT_1              (0x2UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMBR_HU_Pos            (16U)
+#define RTC_ALRMBR_HU_Msk            (0xFUL << RTC_ALRMBR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMBR_HU                RTC_ALRMBR_HU_Msk
+#define RTC_ALRMBR_HU_0              (0x1UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMBR_HU_1              (0x2UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMBR_HU_2              (0x4UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMBR_HU_3              (0x8UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMBR_MSK2_Pos          (15U)
+#define RTC_ALRMBR_MSK2_Msk          (0x1UL << RTC_ALRMBR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMBR_MSK2              RTC_ALRMBR_MSK2_Msk
+#define RTC_ALRMBR_MNT_Pos           (12U)
+#define RTC_ALRMBR_MNT_Msk           (0x7UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMBR_MNT               RTC_ALRMBR_MNT_Msk
+#define RTC_ALRMBR_MNT_0             (0x1UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMBR_MNT_1             (0x2UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMBR_MNT_2             (0x4UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMBR_MNU_Pos           (8U)
+#define RTC_ALRMBR_MNU_Msk           (0xFUL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMBR_MNU               RTC_ALRMBR_MNU_Msk
+#define RTC_ALRMBR_MNU_0             (0x1UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMBR_MNU_1             (0x2UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMBR_MNU_2             (0x4UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMBR_MNU_3             (0x8UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMBR_MSK1_Pos          (7U)
+#define RTC_ALRMBR_MSK1_Msk          (0x1UL << RTC_ALRMBR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMBR_MSK1              RTC_ALRMBR_MSK1_Msk
+#define RTC_ALRMBR_ST_Pos            (4U)
+#define RTC_ALRMBR_ST_Msk            (0x7UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMBR_ST                RTC_ALRMBR_ST_Msk
+#define RTC_ALRMBR_ST_0              (0x1UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMBR_ST_1              (0x2UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMBR_ST_2              (0x4UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMBR_SU_Pos            (0U)
+#define RTC_ALRMBR_SU_Msk            (0xFUL << RTC_ALRMBR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMBR_SU                RTC_ALRMBR_SU_Msk
+#define RTC_ALRMBR_SU_0              (0x1UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMBR_SU_1              (0x2UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMBR_SU_2              (0x4UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMBR_SU_3              (0x8UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMBSSR_MASKSS_Pos      (24U)
+#define RTC_ALRMBSSR_MASKSS_Msk      (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMBSSR_MASKSS          RTC_ALRMBSSR_MASKSS_Msk
+#define RTC_ALRMBSSR_MASKSS_0        (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMBSSR_MASKSS_1        (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMBSSR_MASKSS_2        (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMBSSR_MASKSS_3        (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMBSSR_SS_Pos          (0U)
+#define RTC_ALRMBSSR_SS_Msk          (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMBSSR_SS              RTC_ALRMBSSR_SS_Msk
+
+/********************  Bits definition for RTC_SR register  *******************/
+#define RTC_SR_ITSF_Pos              (5U)
+#define RTC_SR_ITSF_Msk              (0x1UL << RTC_SR_ITSF_Pos)                /*!< 0x00000020 */
+#define RTC_SR_ITSF                  RTC_SR_ITSF_Msk
+#define RTC_SR_TSOVF_Pos             (4U)
+#define RTC_SR_TSOVF_Msk             (0x1UL << RTC_SR_TSOVF_Pos)               /*!< 0x00000010 */
+#define RTC_SR_TSOVF                 RTC_SR_TSOVF_Msk                          /*!< Timestamp overflow flag > */
+#define RTC_SR_TSF_Pos               (3U)
+#define RTC_SR_TSF_Msk               (0x1UL << RTC_SR_TSF_Pos)                 /*!< 0x00000008 */
+#define RTC_SR_TSF                   RTC_SR_TSF_Msk                            /*!< Timestamp flag > */
+#define RTC_SR_WUTF_Pos              (2U)
+#define RTC_SR_WUTF_Msk              (0x1UL << RTC_SR_WUTF_Pos)                /*!< 0x00000004 */
+#define RTC_SR_WUTF                  RTC_SR_WUTF_Msk                           /*!< Wakeup timer flag > */
+#define RTC_SR_ALRBF_Pos             (1U)
+#define RTC_SR_ALRBF_Msk             (0x1UL << RTC_SR_ALRBF_Pos)               /*!< 0x00000002 */
+#define RTC_SR_ALRBF                 RTC_SR_ALRBF_Msk
+#define RTC_SR_ALRAF_Pos             (0U)
+#define RTC_SR_ALRAF_Msk             (0x1UL << RTC_SR_ALRAF_Pos)               /*!< 0x00000001 */
+#define RTC_SR_ALRAF                 RTC_SR_ALRAF_Msk
+
+/********************  Bits definition for RTC_MISR register  *****************/
+#define RTC_MISR_ITSMF_Pos           (5U)
+#define RTC_MISR_ITSMF_Msk           (0x1UL << RTC_MISR_ITSMF_Pos)             /*!< 0x00000020 */
+#define RTC_MISR_ITSMF               RTC_MISR_ITSMF_Msk
+#define RTC_MISR_TSOVMF_Pos          (4U)
+#define RTC_MISR_TSOVMF_Msk          (0x1UL << RTC_MISR_TSOVMF_Pos)            /*!< 0x00000010 */
+#define RTC_MISR_TSOVMF              RTC_MISR_TSOVMF_Msk                       /*!< Timestamp overflow masked flag > */
+#define RTC_MISR_TSMF_Pos            (3U)
+#define RTC_MISR_TSMF_Msk            (0x1UL << RTC_MISR_TSMF_Pos)              /*!< 0x00000008 */
+#define RTC_MISR_TSMF                RTC_MISR_TSMF_Msk                         /*!< Timestamp masked flag > */
+#define RTC_MISR_WUTMF_Pos           (2U)
+#define RTC_MISR_WUTMF_Msk           (0x1UL << RTC_MISR_WUTMF_Pos)             /*!< 0x00000004 */
+#define RTC_MISR_WUTMF               RTC_MISR_WUTMF_Msk                        /*!< Wakeup timer masked flag > */
+#define RTC_MISR_ALRBMF_Pos          (1U)
+#define RTC_MISR_ALRBMF_Msk          (0x1UL << RTC_MISR_ALRBMF_Pos)            /*!< 0x00000002 */
+#define RTC_MISR_ALRBMF              RTC_MISR_ALRBMF_Msk
+#define RTC_MISR_ALRAMF_Pos          (0U)
+#define RTC_MISR_ALRAMF_Msk          (0x1UL << RTC_MISR_ALRAMF_Pos)            /*!< 0x00000001 */
+#define RTC_MISR_ALRAMF              RTC_MISR_ALRAMF_Msk
+
+/********************  Bits definition for RTC_SCR register  ******************/
+#define RTC_SCR_CITSF_Pos            (5U)
+#define RTC_SCR_CITSF_Msk            (0x1UL << RTC_SCR_CITSF_Pos)              /*!< 0x00000020 */
+#define RTC_SCR_CITSF                RTC_SCR_CITSF_Msk
+#define RTC_SCR_CTSOVF_Pos           (4U)
+#define RTC_SCR_CTSOVF_Msk           (0x1UL << RTC_SCR_CTSOVF_Pos)             /*!< 0x00000010 */
+#define RTC_SCR_CTSOVF               RTC_SCR_CTSOVF_Msk                        /*!< Clear timestamp overflow flag > */
+#define RTC_SCR_CTSF_Pos             (3U)
+#define RTC_SCR_CTSF_Msk             (0x1UL << RTC_SCR_CTSF_Pos)               /*!< 0x00000008 */
+#define RTC_SCR_CTSF                 RTC_SCR_CTSF_Msk                          /*!< Clear timestamp flag > */
+#define RTC_SCR_CWUTF_Pos            (2U)
+#define RTC_SCR_CWUTF_Msk            (0x1UL << RTC_SCR_CWUTF_Pos)              /*!< 0x00000004 */
+#define RTC_SCR_CWUTF                RTC_SCR_CWUTF_Msk                         /*!< Clear wakeup timer flag > */
+#define RTC_SCR_CALRBF_Pos           (1U)
+#define RTC_SCR_CALRBF_Msk           (0x1UL << RTC_SCR_CALRBF_Pos)             /*!< 0x00000002 */
+#define RTC_SCR_CALRBF               RTC_SCR_CALRBF_Msk
+#define RTC_SCR_CALRAF_Pos           (0U)
+#define RTC_SCR_CALRAF_Msk           (0x1UL << RTC_SCR_CALRAF_Pos)             /*!< 0x00000001 */
+#define RTC_SCR_CALRAF               RTC_SCR_CALRAF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                     Tamper and backup register (TAMP)                      */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for TAMP_CR1 register  *****************/
+#define TAMP_CR1_TAMP1E_Pos          (0U)
+#define TAMP_CR1_TAMP1E_Msk          (0x1UL << TAMP_CR1_TAMP1E_Pos)             /*!< 0x00000001 */
+#define TAMP_CR1_TAMP1E              TAMP_CR1_TAMP1E_Msk
+#define TAMP_CR1_TAMP2E_Pos          (1U)
+#define TAMP_CR1_TAMP2E_Msk          (0x1UL << TAMP_CR1_TAMP2E_Pos)             /*!< 0x00000002 */
+#define TAMP_CR1_TAMP2E              TAMP_CR1_TAMP2E_Msk
+#define TAMP_CR1_ITAMP3E_Pos         (18U)
+#define TAMP_CR1_ITAMP3E_Msk         (0x1UL << TAMP_CR1_ITAMP3E_Pos)            /*!< 0x00040000 */
+#define TAMP_CR1_ITAMP3E             TAMP_CR1_ITAMP3E_Msk
+#define TAMP_CR1_ITAMP4E_Pos         (19U)
+#define TAMP_CR1_ITAMP4E_Msk         (0x1UL << TAMP_CR1_ITAMP4E_Pos)            /*!< 0x00080000 */
+#define TAMP_CR1_ITAMP4E             TAMP_CR1_ITAMP4E_Msk
+#define TAMP_CR1_ITAMP5E_Pos         (20U)
+#define TAMP_CR1_ITAMP5E_Msk         (0x1UL << TAMP_CR1_ITAMP5E_Pos)            /*!< 0x00100000 */
+#define TAMP_CR1_ITAMP5E             TAMP_CR1_ITAMP5E_Msk
+#define TAMP_CR1_ITAMP6E_Pos         (21U)
+#define TAMP_CR1_ITAMP6E_Msk         (0x1UL << TAMP_CR1_ITAMP6E_Pos)            /*!< 0x00200000 */
+#define TAMP_CR1_ITAMP6E             TAMP_CR1_ITAMP6E_Msk
+
+/********************  Bits definition for TAMP_CR2 register  *****************/
+#define TAMP_CR2_TAMP1NOERASE_Pos    (0U)
+#define TAMP_CR2_TAMP1NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos)       /*!< 0x00000001 */
+#define TAMP_CR2_TAMP1NOERASE        TAMP_CR2_TAMP1NOERASE_Msk
+#define TAMP_CR2_TAMP2NOERASE_Pos    (1U)
+#define TAMP_CR2_TAMP2NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos)       /*!< 0x00000002 */
+#define TAMP_CR2_TAMP2NOERASE        TAMP_CR2_TAMP2NOERASE_Msk
+#define TAMP_CR2_TAMP1MSK_Pos        (16U)
+#define TAMP_CR2_TAMP1MSK_Msk        (0x1UL << TAMP_CR2_TAMP1MSK_Pos)           /*!< 0x00010000 */
+#define TAMP_CR2_TAMP1MSK            TAMP_CR2_TAMP1MSK_Msk
+#define TAMP_CR2_TAMP2MSK_Pos        (17U)
+#define TAMP_CR2_TAMP2MSK_Msk        (0x1UL << TAMP_CR2_TAMP2MSK_Pos)           /*!< 0x00020000 */
+#define TAMP_CR2_TAMP2MSK            TAMP_CR2_TAMP2MSK_Msk
+#define TAMP_CR2_TAMP1TRG_Pos        (24U)
+#define TAMP_CR2_TAMP1TRG_Msk        (0x1UL << TAMP_CR2_TAMP1TRG_Pos)           /*!< 0x01000000 */
+#define TAMP_CR2_TAMP1TRG            TAMP_CR2_TAMP1TRG_Msk
+#define TAMP_CR2_TAMP2TRG_Pos        (25U)
+#define TAMP_CR2_TAMP2TRG_Msk        (0x1UL << TAMP_CR2_TAMP2TRG_Pos)           /*!< 0x02000000 */
+#define TAMP_CR2_TAMP2TRG            TAMP_CR2_TAMP2TRG_Msk
+
+/********************  Bits definition for TAMP_FLTCR register  ***************/
+#define TAMP_FLTCR_TAMPFREQ_0        0x00000001U
+#define TAMP_FLTCR_TAMPFREQ_1        0x00000002U
+#define TAMP_FLTCR_TAMPFREQ_2        0x00000004U
+#define TAMP_FLTCR_TAMPFREQ_Pos      (0U)
+#define TAMP_FLTCR_TAMPFREQ_Msk      (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos)         /*!< 0x00000007 */
+#define TAMP_FLTCR_TAMPFREQ          TAMP_FLTCR_TAMPFREQ_Msk
+#define TAMP_FLTCR_TAMPFLT_0         0x00000008U
+#define TAMP_FLTCR_TAMPFLT_1         0x00000010U
+#define TAMP_FLTCR_TAMPFLT_Pos       (3U)
+#define TAMP_FLTCR_TAMPFLT_Msk       (0x3UL << TAMP_FLTCR_TAMPFLT_Pos)          /*!< 0x00000018 */
+#define TAMP_FLTCR_TAMPFLT           TAMP_FLTCR_TAMPFLT_Msk
+#define TAMP_FLTCR_TAMPPRCH_0        0x00000020U
+#define TAMP_FLTCR_TAMPPRCH_1        0x00000040U
+#define TAMP_FLTCR_TAMPPRCH_Pos      (5U)
+#define TAMP_FLTCR_TAMPPRCH_Msk      (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos)         /*!< 0x00000060 */
+#define TAMP_FLTCR_TAMPPRCH          TAMP_FLTCR_TAMPPRCH_Msk
+#define TAMP_FLTCR_TAMPPUDIS_Pos     (7U)
+#define TAMP_FLTCR_TAMPPUDIS_Msk     (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos)        /*!< 0x00000080 */
+#define TAMP_FLTCR_TAMPPUDIS         TAMP_FLTCR_TAMPPUDIS_Msk
+
+/********************  Bits definition for TAMP_IER register  *****************/
+#define TAMP_IER_TAMP1IE_Pos         (0U)
+#define TAMP_IER_TAMP1IE_Msk         (0x1UL << TAMP_IER_TAMP1IE_Pos)            /*!< 0x00000001 */
+#define TAMP_IER_TAMP1IE             TAMP_IER_TAMP1IE_Msk
+#define TAMP_IER_TAMP2IE_Pos         (1U)
+#define TAMP_IER_TAMP2IE_Msk         (0x1UL << TAMP_IER_TAMP2IE_Pos)            /*!< 0x00000002 */
+#define TAMP_IER_TAMP2IE             TAMP_IER_TAMP2IE_Msk
+#define TAMP_IER_ITAMP3IE_Pos        (18U)
+#define TAMP_IER_ITAMP3IE_Msk        (0x1UL << TAMP_IER_ITAMP3IE_Pos)           /*!< 0x00040000 */
+#define TAMP_IER_ITAMP3IE            TAMP_IER_ITAMP3IE_Msk
+#define TAMP_IER_ITAMP4IE_Pos        (19U)
+#define TAMP_IER_ITAMP4IE_Msk        (0x1UL << TAMP_IER_ITAMP4IE_Pos)           /*!< 0x00080000 */
+#define TAMP_IER_ITAMP4IE            TAMP_IER_ITAMP4IE_Msk
+#define TAMP_IER_ITAMP5IE_Pos        (20U)
+#define TAMP_IER_ITAMP5IE_Msk        (0x1UL << TAMP_IER_ITAMP5IE_Pos)           /*!< 0x00100000 */
+#define TAMP_IER_ITAMP5IE            TAMP_IER_ITAMP5IE_Msk
+#define TAMP_IER_ITAMP6IE_Pos        (21U)
+#define TAMP_IER_ITAMP6IE_Msk        (0x1UL << TAMP_IER_ITAMP6IE_Pos)           /*!< 0x00200000 */
+#define TAMP_IER_ITAMP6IE            TAMP_IER_ITAMP6IE_Msk
+
+/********************  Bits definition for TAMP_SR register  ******************/
+#define TAMP_SR_TAMP1F_Pos           (0U)
+#define TAMP_SR_TAMP1F_Msk           (0x1UL << TAMP_SR_TAMP1F_Pos)              /*!< 0x00000001 */
+#define TAMP_SR_TAMP1F               TAMP_SR_TAMP1F_Msk
+#define TAMP_SR_TAMP2F_Pos           (1U)
+#define TAMP_SR_TAMP2F_Msk           (0x1UL << TAMP_SR_TAMP2F_Pos)              /*!< 0x00000002 */
+#define TAMP_SR_TAMP2F               TAMP_SR_TAMP2F_Msk
+#define TAMP_SR_ITAMP3F_Pos          (18U)
+#define TAMP_SR_ITAMP3F_Msk          (0x1UL << TAMP_SR_ITAMP3F_Pos)             /*!< 0x00040000 */
+#define TAMP_SR_ITAMP3F              TAMP_SR_ITAMP3F_Msk
+#define TAMP_SR_ITAMP4F_Pos          (19U)
+#define TAMP_SR_ITAMP4F_Msk          (0x1UL << TAMP_SR_ITAMP4F_Pos)             /*!< 0x00080000 */
+#define TAMP_SR_ITAMP4F              TAMP_SR_ITAMP4F_Msk
+#define TAMP_SR_ITAMP5F_Pos          (20U)
+#define TAMP_SR_ITAMP5F_Msk          (0x1UL << TAMP_SR_ITAMP5F_Pos)             /*!< 0x00100000 */
+#define TAMP_SR_ITAMP5F              TAMP_SR_ITAMP5F_Msk
+#define TAMP_SR_ITAMP6F_Pos          (21U)
+#define TAMP_SR_ITAMP6F_Msk          (0x1UL << TAMP_SR_ITAMP6F_Pos)             /*!< 0x00200000 */
+#define TAMP_SR_ITAMP6F              TAMP_SR_ITAMP6F_Msk
+
+/********************  Bits definition for TAMP_MISR register  ****************/
+#define TAMP_MISR_TAMP1MF_Pos        (0U)
+#define TAMP_MISR_TAMP1MF_Msk        (0x1UL << TAMP_MISR_TAMP1MF_Pos)           /*!< 0x00000001 */
+#define TAMP_MISR_TAMP1MF            TAMP_MISR_TAMP1MF_Msk
+#define TAMP_MISR_TAMP2MF_Pos        (1U)
+#define TAMP_MISR_TAMP2MF_Msk        (0x1UL << TAMP_MISR_TAMP2MF_Pos)           /*!< 0x00000002 */
+#define TAMP_MISR_TAMP2MF            TAMP_MISR_TAMP2MF_Msk
+#define TAMP_MISR_ITAMP3MF_Pos       (18U)
+#define TAMP_MISR_ITAMP3MF_Msk       (0x1UL << TAMP_MISR_ITAMP3MF_Pos)          /*!< 0x00040000 */
+#define TAMP_MISR_ITAMP3MF           TAMP_MISR_ITAMP3MF_Msk
+#define TAMP_MISR_ITAMP4MF_Pos       (19U)
+#define TAMP_MISR_ITAMP4MF_Msk       (0x1UL << TAMP_MISR_ITAMP4MF_Pos)          /*!< 0x00080000 */
+#define TAMP_MISR_ITAMP4MF           TAMP_MISR_ITAMP4MF_Msk
+#define TAMP_MISR_ITAMP5MF_Pos       (20U)
+#define TAMP_MISR_ITAMP5MF_Msk       (0x1UL << TAMP_MISR_ITAMP5MF_Pos)          /*!< 0x00100000 */
+#define TAMP_MISR_ITAMP5MF           TAMP_MISR_ITAMP5MF_Msk
+#define TAMP_MISR_ITAMP6MF_Pos       (21U)
+#define TAMP_MISR_ITAMP6MF_Msk       (0x1UL << TAMP_MISR_ITAMP6MF_Pos)          /*!< 0x00200000 */
+#define TAMP_MISR_ITAMP6MF           TAMP_MISR_ITAMP6MF_Msk
+
+/********************  Bits definition for TAMP_SCR register  *****************/
+#define TAMP_SCR_CTAMP1F_Pos         (0U)
+#define TAMP_SCR_CTAMP1F_Msk         (0x1UL << TAMP_SCR_CTAMP1F_Pos)            /*!< 0x00000001 */
+#define TAMP_SCR_CTAMP1F             TAMP_SCR_CTAMP1F_Msk
+#define TAMP_SCR_CTAMP2F_Pos         (1U)
+#define TAMP_SCR_CTAMP2F_Msk         (0x1UL << TAMP_SCR_CTAMP2F_Pos)            /*!< 0x00000002 */
+#define TAMP_SCR_CTAMP2F             TAMP_SCR_CTAMP2F_Msk
+#define TAMP_SCR_CITAMP3F_Pos        (18U)
+#define TAMP_SCR_CITAMP3F_Msk        (0x1UL << TAMP_SCR_CITAMP3F_Pos)           /*!< 0x00040000 */
+#define TAMP_SCR_CITAMP3F            TAMP_SCR_CITAMP3F_Msk
+#define TAMP_SCR_CITAMP4F_Pos        (19U)
+#define TAMP_SCR_CITAMP4F_Msk        (0x1UL << TAMP_SCR_CITAMP4F_Pos)           /*!< 0x00080000 */
+#define TAMP_SCR_CITAMP4F            TAMP_SCR_CITAMP4F_Msk
+#define TAMP_SCR_CITAMP5F_Pos        (20U)
+#define TAMP_SCR_CITAMP5F_Msk        (0x1UL << TAMP_SCR_CITAMP5F_Pos)           /*!< 0x00100000 */
+#define TAMP_SCR_CITAMP5F            TAMP_SCR_CITAMP5F_Msk
+#define TAMP_SCR_CITAMP6F_Pos        (21U)
+#define TAMP_SCR_CITAMP6F_Msk        (0x1UL << TAMP_SCR_CITAMP6F_Pos)           /*!< 0x00200000 */
+#define TAMP_SCR_CITAMP6F            TAMP_SCR_CITAMP6F_Msk
+
+/********************  Bits definition for TAMP_BKP0R register  ***************/
+#define TAMP_BKP0R_Pos               (0U)
+#define TAMP_BKP0R_Msk               (0xFFFFFFFFUL << TAMP_BKP0R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP0R                   TAMP_BKP0R_Msk
+
+/********************  Bits definition for TAMP_BKP1R register  ***************/
+#define TAMP_BKP1R_Pos               (0U)
+#define TAMP_BKP1R_Msk               (0xFFFFFFFFUL << TAMP_BKP1R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP1R                   TAMP_BKP1R_Msk
+
+/********************  Bits definition for TAMP_BKP2R register  ***************/
+#define TAMP_BKP2R_Pos               (0U)
+#define TAMP_BKP2R_Msk               (0xFFFFFFFFUL << TAMP_BKP2R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP2R                   TAMP_BKP2R_Msk
+
+/********************  Bits definition for TAMP_BKP3R register  ***************/
+#define TAMP_BKP3R_Pos               (0U)
+#define TAMP_BKP3R_Msk               (0xFFFFFFFFUL << TAMP_BKP3R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP3R                   TAMP_BKP3R_Msk
+
+/********************  Bits definition for TAMP_BKP4R register  ***************/
+#define TAMP_BKP4R_Pos               (0U)
+#define TAMP_BKP4R_Msk               (0xFFFFFFFFUL << TAMP_BKP4R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP4R                   TAMP_BKP4R_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Serial Peripheral Interface (SPI)                   */
+/*                                                                            */
+/******************************************************************************/
+/*
+ * @brief Specific device feature definitions (not present on all devices in the STM32G0 series)
+ */
+#define SPI_I2S_SUPPORT                       /*!< I2S support */
+
+/*******************  Bit definition for SPI_CR1 register  ********************/
+#define SPI_CR1_CPHA_Pos            (0U)
+#define SPI_CR1_CPHA_Msk            (0x1UL << SPI_CR1_CPHA_Pos)                /*!< 0x00000001 */
+#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           /*!<Clock Phase      */
+#define SPI_CR1_CPOL_Pos            (1U)
+#define SPI_CR1_CPOL_Msk            (0x1UL << SPI_CR1_CPOL_Pos)                /*!< 0x00000002 */
+#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           /*!<Clock Polarity   */
+#define SPI_CR1_MSTR_Pos            (2U)
+#define SPI_CR1_MSTR_Msk            (0x1UL << SPI_CR1_MSTR_Pos)                /*!< 0x00000004 */
+#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           /*!<Master Selection */
+
+#define SPI_CR1_BR_Pos              (3U)
+#define SPI_CR1_BR_Msk              (0x7UL << SPI_CR1_BR_Pos)                  /*!< 0x00000038 */
+#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             /*!<BR[2:0] bits (Baud Rate Control) */
+#define SPI_CR1_BR_0                (0x1UL << SPI_CR1_BR_Pos)                  /*!< 0x00000008 */
+#define SPI_CR1_BR_1                (0x2UL << SPI_CR1_BR_Pos)                  /*!< 0x00000010 */
+#define SPI_CR1_BR_2                (0x4UL << SPI_CR1_BR_Pos)                  /*!< 0x00000020 */
+
+#define SPI_CR1_SPE_Pos             (6U)
+#define SPI_CR1_SPE_Msk             (0x1UL << SPI_CR1_SPE_Pos)                 /*!< 0x00000040 */
+#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            /*!<SPI Enable                          */
+#define SPI_CR1_LSBFIRST_Pos        (7U)
+#define SPI_CR1_LSBFIRST_Msk        (0x1UL << SPI_CR1_LSBFIRST_Pos)            /*!< 0x00000080 */
+#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       /*!<Frame Format                        */
+#define SPI_CR1_SSI_Pos             (8U)
+#define SPI_CR1_SSI_Msk             (0x1UL << SPI_CR1_SSI_Pos)                 /*!< 0x00000100 */
+#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            /*!<Internal slave select               */
+#define SPI_CR1_SSM_Pos             (9U)
+#define SPI_CR1_SSM_Msk             (0x1UL << SPI_CR1_SSM_Pos)                 /*!< 0x00000200 */
+#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            /*!<Software slave management           */
+#define SPI_CR1_RXONLY_Pos          (10U)
+#define SPI_CR1_RXONLY_Msk          (0x1UL << SPI_CR1_RXONLY_Pos)              /*!< 0x00000400 */
+#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         /*!<Receive only                        */
+#define SPI_CR1_CRCL_Pos            (11U)
+#define SPI_CR1_CRCL_Msk            (0x1UL << SPI_CR1_CRCL_Pos)                /*!< 0x00000800 */
+#define SPI_CR1_CRCL                SPI_CR1_CRCL_Msk                           /*!< CRC Length */
+#define SPI_CR1_CRCNEXT_Pos         (12U)
+#define SPI_CR1_CRCNEXT_Msk         (0x1UL << SPI_CR1_CRCNEXT_Pos)             /*!< 0x00001000 */
+#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        /*!<Transmit CRC next                   */
+#define SPI_CR1_CRCEN_Pos           (13U)
+#define SPI_CR1_CRCEN_Msk           (0x1UL << SPI_CR1_CRCEN_Pos)               /*!< 0x00002000 */
+#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          /*!<Hardware CRC calculation enable     */
+#define SPI_CR1_BIDIOE_Pos          (14U)
+#define SPI_CR1_BIDIOE_Msk          (0x1UL << SPI_CR1_BIDIOE_Pos)              /*!< 0x00004000 */
+#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         /*!<Output enable in bidirectional mode */
+#define SPI_CR1_BIDIMODE_Pos        (15U)
+#define SPI_CR1_BIDIMODE_Msk        (0x1UL << SPI_CR1_BIDIMODE_Pos)            /*!< 0x00008000 */
+#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       /*!<Bidirectional data mode enable      */
+
+/*******************  Bit definition for SPI_CR2 register  ********************/
+#define SPI_CR2_RXDMAEN_Pos         (0U)
+#define SPI_CR2_RXDMAEN_Msk         (0x1UL << SPI_CR2_RXDMAEN_Pos)             /*!< 0x00000001 */
+#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        /*!< Rx Buffer DMA Enable */
+#define SPI_CR2_TXDMAEN_Pos         (1U)
+#define SPI_CR2_TXDMAEN_Msk         (0x1UL << SPI_CR2_TXDMAEN_Pos)             /*!< 0x00000002 */
+#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        /*!< Tx Buffer DMA Enable */
+#define SPI_CR2_SSOE_Pos            (2U)
+#define SPI_CR2_SSOE_Msk            (0x1UL << SPI_CR2_SSOE_Pos)                /*!< 0x00000004 */
+#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           /*!< SS Output Enable */
+#define SPI_CR2_NSSP_Pos            (3U)
+#define SPI_CR2_NSSP_Msk            (0x1UL << SPI_CR2_NSSP_Pos)                /*!< 0x00000008 */
+#define SPI_CR2_NSSP                SPI_CR2_NSSP_Msk                           /*!< NSS pulse management Enable */
+#define SPI_CR2_FRF_Pos             (4U)
+#define SPI_CR2_FRF_Msk             (0x1UL << SPI_CR2_FRF_Pos)                 /*!< 0x00000010 */
+#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            /*!< Frame Format Enable */
+#define SPI_CR2_ERRIE_Pos           (5U)
+#define SPI_CR2_ERRIE_Msk           (0x1UL << SPI_CR2_ERRIE_Pos)               /*!< 0x00000020 */
+#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          /*!< Error Interrupt Enable */
+#define SPI_CR2_RXNEIE_Pos          (6U)
+#define SPI_CR2_RXNEIE_Msk          (0x1UL << SPI_CR2_RXNEIE_Pos)              /*!< 0x00000040 */
+#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         /*!< RX buffer Not Empty Interrupt Enable */
+#define SPI_CR2_TXEIE_Pos           (7U)
+#define SPI_CR2_TXEIE_Msk           (0x1UL << SPI_CR2_TXEIE_Pos)               /*!< 0x00000080 */
+#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          /*!< Tx buffer Empty Interrupt Enable */
+#define SPI_CR2_DS_Pos              (8U)
+#define SPI_CR2_DS_Msk              (0xFUL << SPI_CR2_DS_Pos)                  /*!< 0x00000F00 */
+#define SPI_CR2_DS                  SPI_CR2_DS_Msk                             /*!< DS[3:0] Data Size */
+#define SPI_CR2_DS_0                (0x1UL << SPI_CR2_DS_Pos)                  /*!< 0x00000100 */
+#define SPI_CR2_DS_1                (0x2UL << SPI_CR2_DS_Pos)                  /*!< 0x00000200 */
+#define SPI_CR2_DS_2                (0x4UL << SPI_CR2_DS_Pos)                  /*!< 0x00000400 */
+#define SPI_CR2_DS_3                (0x8UL << SPI_CR2_DS_Pos)                  /*!< 0x00000800 */
+#define SPI_CR2_FRXTH_Pos           (12U)
+#define SPI_CR2_FRXTH_Msk           (0x1UL << SPI_CR2_FRXTH_Pos)               /*!< 0x00001000 */
+#define SPI_CR2_FRXTH               SPI_CR2_FRXTH_Msk                          /*!< FIFO reception Threshold */
+#define SPI_CR2_LDMARX_Pos          (13U)
+#define SPI_CR2_LDMARX_Msk          (0x1UL << SPI_CR2_LDMARX_Pos)              /*!< 0x00002000 */
+#define SPI_CR2_LDMARX              SPI_CR2_LDMARX_Msk                         /*!< Last DMA transfer for reception */
+#define SPI_CR2_LDMATX_Pos          (14U)
+#define SPI_CR2_LDMATX_Msk          (0x1UL << SPI_CR2_LDMATX_Pos)              /*!< 0x00004000 */
+#define SPI_CR2_LDMATX              SPI_CR2_LDMATX_Msk                         /*!< Last DMA transfer for transmission */
+
+/********************  Bit definition for SPI_SR register  ********************/
+#define SPI_SR_RXNE_Pos             (0U)
+#define SPI_SR_RXNE_Msk             (0x1UL << SPI_SR_RXNE_Pos)                 /*!< 0x00000001 */
+#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            /*!< Receive buffer Not Empty */
+#define SPI_SR_TXE_Pos              (1U)
+#define SPI_SR_TXE_Msk              (0x1UL << SPI_SR_TXE_Pos)                  /*!< 0x00000002 */
+#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             /*!< Transmit buffer Empty */
+#define SPI_SR_CHSIDE_Pos           (2U)
+#define SPI_SR_CHSIDE_Msk           (0x1UL << SPI_SR_CHSIDE_Pos)               /*!< 0x00000004 */
+#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          /*!< Channel side */
+#define SPI_SR_UDR_Pos              (3U)
+#define SPI_SR_UDR_Msk              (0x1UL << SPI_SR_UDR_Pos)                  /*!< 0x00000008 */
+#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             /*!< Underrun flag */
+#define SPI_SR_CRCERR_Pos           (4U)
+#define SPI_SR_CRCERR_Msk           (0x1UL << SPI_SR_CRCERR_Pos)               /*!< 0x00000010 */
+#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          /*!< CRC Error flag */
+#define SPI_SR_MODF_Pos             (5U)
+#define SPI_SR_MODF_Msk             (0x1UL << SPI_SR_MODF_Pos)                 /*!< 0x00000020 */
+#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            /*!< Mode fault */
+#define SPI_SR_OVR_Pos              (6U)
+#define SPI_SR_OVR_Msk              (0x1UL << SPI_SR_OVR_Pos)                  /*!< 0x00000040 */
+#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             /*!< Overrun flag */
+#define SPI_SR_BSY_Pos              (7U)
+#define SPI_SR_BSY_Msk              (0x1UL << SPI_SR_BSY_Pos)                  /*!< 0x00000080 */
+#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             /*!< Busy flag */
+#define SPI_SR_FRE_Pos              (8U)
+#define SPI_SR_FRE_Msk              (0x1UL << SPI_SR_FRE_Pos)                  /*!< 0x00000100 */
+#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             /*!< TI frame format error */
+#define SPI_SR_FRLVL_Pos            (9U)
+#define SPI_SR_FRLVL_Msk            (0x3UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000600 */
+#define SPI_SR_FRLVL                SPI_SR_FRLVL_Msk                           /*!< FIFO Reception Level */
+#define SPI_SR_FRLVL_0              (0x1UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000200 */
+#define SPI_SR_FRLVL_1              (0x2UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000400 */
+#define SPI_SR_FTLVL_Pos            (11U)
+#define SPI_SR_FTLVL_Msk            (0x3UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001800 */
+#define SPI_SR_FTLVL                SPI_SR_FTLVL_Msk                           /*!< FIFO Transmission Level */
+#define SPI_SR_FTLVL_0              (0x1UL << SPI_SR_FTLVL_Pos)                /*!< 0x00000800 */
+#define SPI_SR_FTLVL_1              (0x2UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001000 */
+
+/********************  Bit definition for SPI_DR register  ********************/
+#define SPI_DR_DR_Pos               (0U)
+#define SPI_DR_DR_Msk               (0xFFFFUL << SPI_DR_DR_Pos)                /*!< 0x0000FFFF */
+#define SPI_DR_DR                   SPI_DR_DR_Msk                              /*!<Data Register           */
+
+/*******************  Bit definition for SPI_CRCPR register  ******************/
+#define SPI_CRCPR_CRCPOLY_Pos       (0U)
+#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)        /*!< 0x0000FFFF */
+#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      /*!<CRC polynomial register */
+
+/******************  Bit definition for SPI_RXCRCR register  ******************/
+#define SPI_RXCRCR_RXCRC_Pos        (0U)
+#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       /*!<Rx CRC Register         */
+
+/******************  Bit definition for SPI_TXCRCR register  ******************/
+#define SPI_TXCRCR_TXCRC_Pos        (0U)
+#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       /*!<Tx CRC Register         */
+
+/******************  Bit definition for SPI_I2SCFGR register  *****************/
+#define SPI_I2SCFGR_CHLEN_Pos       (0U)
+#define SPI_I2SCFGR_CHLEN_Msk       (0x1UL << SPI_I2SCFGR_CHLEN_Pos)           /*!< 0x00000001 */
+#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      /*!<Channel length (number of bits per audio channel) */
+#define SPI_I2SCFGR_DATLEN_Pos      (1U)
+#define SPI_I2SCFGR_DATLEN_Msk      (0x3UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000006 */
+#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     /*!<DATLEN[1:0] bits (Data length to be transferred) */
+#define SPI_I2SCFGR_DATLEN_0        (0x1UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000002 */
+#define SPI_I2SCFGR_DATLEN_1        (0x2UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000004 */
+#define SPI_I2SCFGR_CKPOL_Pos       (3U)
+#define SPI_I2SCFGR_CKPOL_Msk       (0x1UL << SPI_I2SCFGR_CKPOL_Pos)           /*!< 0x00000008 */
+#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      /*!<steady state clock polarity */
+#define SPI_I2SCFGR_I2SSTD_Pos      (4U)
+#define SPI_I2SCFGR_I2SSTD_Msk      (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000030 */
+#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     /*!<I2SSTD[1:0] bits (I2S standard selection) */
+#define SPI_I2SCFGR_I2SSTD_0        (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000010 */
+#define SPI_I2SCFGR_I2SSTD_1        (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000020 */
+#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)
+#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)         /*!< 0x00000080 */
+#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    /*!<PCM frame synchronization */
+#define SPI_I2SCFGR_I2SCFG_Pos      (8U)
+#define SPI_I2SCFGR_I2SCFG_Msk      (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000300 */
+#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     /*!<I2SCFG[1:0] bits (I2S configuration mode) */
+#define SPI_I2SCFGR_I2SCFG_0        (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000100 */
+#define SPI_I2SCFGR_I2SCFG_1        (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000200 */
+#define SPI_I2SCFGR_I2SE_Pos        (10U)
+#define SPI_I2SCFGR_I2SE_Msk        (0x1UL << SPI_I2SCFGR_I2SE_Pos)            /*!< 0x00000400 */
+#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       /*!<I2S Enable */
+#define SPI_I2SCFGR_I2SMOD_Pos      (11U)
+#define SPI_I2SCFGR_I2SMOD_Msk      (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)          /*!< 0x00000800 */
+#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     /*!<I2S mode selection */
+#define SPI_I2SCFGR_ASTRTEN_Pos     (12U)
+#define SPI_I2SCFGR_ASTRTEN_Msk     (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)         /*!< 0x00001000 */
+#define SPI_I2SCFGR_ASTRTEN         SPI_I2SCFGR_ASTRTEN_Msk                    /*!<Asynchronous start enable */
+
+/******************  Bit definition for SPI_I2SPR register  *******************/
+#define SPI_I2SPR_I2SDIV_Pos        (0U)
+#define SPI_I2SPR_I2SDIV_Msk        (0xFFUL << SPI_I2SPR_I2SDIV_Pos)           /*!< 0x000000FF */
+#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       /*!<I2S Linear prescaler */
+#define SPI_I2SPR_ODD_Pos           (8U)
+#define SPI_I2SPR_ODD_Msk           (0x1UL << SPI_I2SPR_ODD_Pos)               /*!< 0x00000100 */
+#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          /*!<Odd factor for the prescaler */
+#define SPI_I2SPR_MCKOE_Pos         (9U)
+#define SPI_I2SPR_MCKOE_Msk         (0x1UL << SPI_I2SPR_MCKOE_Pos)             /*!< 0x00000200 */
+#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        /*!<Master Clock Output Enable */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 SYSCFG                                     */
+/*                                                                            */
+/******************************************************************************/
+#define SYSCFG_CDEN_SUPPORT
+/*****************  Bit definition for SYSCFG_CFGR1 register  ****************/
+#define SYSCFG_CFGR1_MEM_MODE_Pos             (0U)
+#define SYSCFG_CFGR1_MEM_MODE_Msk             (0x3UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000003 */
+#define SYSCFG_CFGR1_MEM_MODE                 SYSCFG_CFGR1_MEM_MODE_Msk            /*!< SYSCFG_Memory Remap Config */
+#define SYSCFG_CFGR1_MEM_MODE_0               (0x1UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000001 */
+#define SYSCFG_CFGR1_MEM_MODE_1               (0x2UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000002 */
+#define SYSCFG_CFGR1_PA11_RMP_Pos             (3U)
+#define SYSCFG_CFGR1_PA11_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA11_RMP_Pos) /*!< 0x00000008 */
+#define SYSCFG_CFGR1_PA11_RMP                 SYSCFG_CFGR1_PA11_RMP_Msk            /*!< PA11 Remap */
+#define SYSCFG_CFGR1_PA12_RMP_Pos             (4U)
+#define SYSCFG_CFGR1_PA12_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA12_RMP_Pos) /*!< 0x00000010 */
+#define SYSCFG_CFGR1_PA12_RMP                 SYSCFG_CFGR1_PA12_RMP_Msk            /*!< PA12 Remap */
+#define SYSCFG_CFGR1_IR_POL_Pos               (5U)
+#define SYSCFG_CFGR1_IR_POL_Msk               (0x1UL << SYSCFG_CFGR1_IR_POL_Pos) /*!< 0x00000020 */
+#define SYSCFG_CFGR1_IR_POL                   SYSCFG_CFGR1_IR_POL_Msk            /*!< IROut Polarity Selection */
+#define SYSCFG_CFGR1_IR_MOD_Pos               (6U)
+#define SYSCFG_CFGR1_IR_MOD_Msk               (0x3UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x000000C0 */
+#define SYSCFG_CFGR1_IR_MOD                   SYSCFG_CFGR1_IR_MOD_Msk            /*!< IRDA Modulation Envelope signal source selection */
+#define SYSCFG_CFGR1_IR_MOD_0                 (0x1UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000040 */
+#define SYSCFG_CFGR1_IR_MOD_1                 (0x2UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000080 */
+#define SYSCFG_CFGR1_BOOSTEN_Pos              (8U)
+#define SYSCFG_CFGR1_BOOSTEN_Msk              (0x1UL << SYSCFG_CFGR1_BOOSTEN_Pos) /*!< 0x00000100 */
+#define SYSCFG_CFGR1_BOOSTEN                  SYSCFG_CFGR1_BOOSTEN_Msk            /*!< I/O analog switch voltage booster enable */
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Pos          (16U)
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB6_FMP_Pos)  /*!< 0x00010000 */
+#define SYSCFG_CFGR1_I2C_PB6_FMP              SYSCFG_CFGR1_I2C_PB6_FMP_Msk             /*!< I2C PB6 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Pos          (17U)
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB7_FMP_Pos)  /*!< 0x00020000 */
+#define SYSCFG_CFGR1_I2C_PB7_FMP              SYSCFG_CFGR1_I2C_PB7_FMP_Msk             /*!< I2C PB7 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Pos          (18U)
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB8_FMP_Pos)  /*!< 0x00040000 */
+#define SYSCFG_CFGR1_I2C_PB8_FMP              SYSCFG_CFGR1_I2C_PB8_FMP_Msk             /*!< I2C PB8 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Pos          (19U)
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB9_FMP_Pos)  /*!< 0x00080000 */
+#define SYSCFG_CFGR1_I2C_PB9_FMP              SYSCFG_CFGR1_I2C_PB9_FMP_Msk             /*!< I2C PB9 Fast mode plus */
+#define SYSCFG_CFGR1_I2C1_FMP_Pos             (20U)
+#define SYSCFG_CFGR1_I2C1_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C1_FMP_Pos)     /*!< 0x00100000 */
+#define SYSCFG_CFGR1_I2C1_FMP                 SYSCFG_CFGR1_I2C1_FMP_Msk                /*!< Enable Fast Mode Plus on PB10, PB11, PF6 and PF7  */
+#define SYSCFG_CFGR1_I2C2_FMP_Pos             (21U)
+#define SYSCFG_CFGR1_I2C2_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C2_FMP_Pos)     /*!< 0x00200000 */
+#define SYSCFG_CFGR1_I2C2_FMP                 SYSCFG_CFGR1_I2C2_FMP_Msk                /*!< Enable I2C2 Fast mode plus  */
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Pos          (22U)
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PA9_FMP_Pos)  /*!< 0x00400000 */
+#define SYSCFG_CFGR1_I2C_PA9_FMP              SYSCFG_CFGR1_I2C_PA9_FMP_Msk             /*!< Enable Fast Mode Plus on PA9  */
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Pos         (23U)
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Msk         (0x1UL << SYSCFG_CFGR1_I2C_PA10_FMP_Pos) /*!< 0x00800000 */
+#define SYSCFG_CFGR1_I2C_PA10_FMP             SYSCFG_CFGR1_I2C_PA10_FMP_Msk            /*!< Enable Fast Mode Plus on PA10 */
+
+/******************  Bit definition for SYSCFG_CFGR2 register  ****************/
+#define SYSCFG_CFGR2_CLL_Pos                  (0U)
+#define SYSCFG_CFGR2_CLL_Msk                  (0x1UL << SYSCFG_CFGR2_CLL_Pos)   /*!< 0x00000001 */
+#define SYSCFG_CFGR2_CLL                      SYSCFG_CFGR2_CLL_Msk              /*!< Enables and locks the LOCKUP (Hardfault) output of CortexM0 with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_SPL_Pos                  (1U)
+#define SYSCFG_CFGR2_SPL_Msk                  (0x1UL << SYSCFG_CFGR2_SPL_Pos)   /*!< 0x00000002 */
+#define SYSCFG_CFGR2_SPL                      SYSCFG_CFGR2_SPL_Msk              /*!< Enables and locks the SRAM_PARITY error signal with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_ECCL_Pos                 (3U)
+#define SYSCFG_CFGR2_ECCL_Msk                 (0x1UL << SYSCFG_CFGR2_ECCL_Pos)  /*!< 0x00000008 */
+#define SYSCFG_CFGR2_ECCL                     SYSCFG_CFGR2_ECCL_Msk             /*!< ECCL */
+#define SYSCFG_CFGR2_SPF_Pos                  (8U)
+#define SYSCFG_CFGR2_SPF_Msk                  (0x1UL << SYSCFG_CFGR2_SPF_Pos)   /*!< 0x00000100 */
+#define SYSCFG_CFGR2_SPF                      SYSCFG_CFGR2_SPF_Msk              /*!< SRAM Parity error flag */
+#define SYSCFG_CFGR2_SRAM_PE                  SYSCFG_CFGR2_SPF                  /*!< SRAM Parity error flag (define maintained for legacy purpose) */
+
+#define SYSCFG_CFGR2_PA1_CDEN_Pos             (16U)
+#define SYSCFG_CFGR2_PA1_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA1_CDEN_Pos)   /* 0x00010000 */
+#define SYSCFG_CFGR2_PA1_CDEN                 SYSCFG_CFGR2_PA1_CDEN_Msk              /*!< PA[1] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA3_CDEN_Pos             (17U)
+#define SYSCFG_CFGR2_PA3_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA3_CDEN_Pos)   /* 0x00020000 */
+#define SYSCFG_CFGR2_PA3_CDEN                 SYSCFG_CFGR2_PA3_CDEN_Msk              /*!< PA[3] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA5_CDEN_Pos             (18U)
+#define SYSCFG_CFGR2_PA5_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA5_CDEN_Pos)   /* 0x00040000 */
+#define SYSCFG_CFGR2_PA5_CDEN                 SYSCFG_CFGR2_PA5_CDEN_Msk              /*!< PA[5] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA6_CDEN_Pos             (19U)
+#define SYSCFG_CFGR2_PA6_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA6_CDEN_Pos)   /* 0x00080000 */
+#define SYSCFG_CFGR2_PA6_CDEN                 SYSCFG_CFGR2_PA6_CDEN_Msk              /*!< PA[6] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA13_CDEN_Pos            (20U)
+#define SYSCFG_CFGR2_PA13_CDEN_Msk            (0x1UL << SYSCFG_CFGR2_PA13_CDEN_Pos)  /* 0x00100000 */
+#define SYSCFG_CFGR2_PA13_CDEN                 SYSCFG_CFGR2_PA13_CDEN_Msk            /*!< PA[13] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB0_CDEN_Pos             (21U)
+#define SYSCFG_CFGR2_PB0_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB0_CDEN_Pos)   /* 0x00200000 */
+#define SYSCFG_CFGR2_PB0_CDEN                 SYSCFG_CFGR2_PB0_CDEN_Msk              /*!< PB[0] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB1_CDEN_Pos             (22U)
+#define SYSCFG_CFGR2_PB1_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB1_CDEN_Pos)   /* 0x00400000 */
+#define SYSCFG_CFGR2_PB1_CDEN                 SYSCFG_CFGR2_PB1_CDEN_Msk              /*!< PB[1] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB2_CDEN_Pos             (23U)
+#define SYSCFG_CFGR2_PB2_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB2_CDEN_Pos)   /* 0x00800000 */
+#define SYSCFG_CFGR2_PB2_CDEN                 SYSCFG_CFGR2_PB2_CDEN_Msk              /*!< PB[2] Clamping Diode Enable */
+/*****************  Bit definition for SYSCFG_ITLINEx ISR Wrapper register  ****************/
+#define SYSCFG_ITLINE0_SR_EWDG_Pos            (0U)
+#define SYSCFG_ITLINE0_SR_EWDG_Msk            (0x1UL << SYSCFG_ITLINE0_SR_EWDG_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE0_SR_EWDG                SYSCFG_ITLINE0_SR_EWDG_Msk       /*!< EWDG interrupt */
+#define SYSCFG_ITLINE2_SR_TAMPER_Pos          (0U)
+#define SYSCFG_ITLINE2_SR_TAMPER_Msk          (0x1UL << SYSCFG_ITLINE2_SR_TAMPER_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE2_SR_TAMPER              SYSCFG_ITLINE2_SR_TAMPER_Msk     /*!< TAMPER -> exti[21] interrupt */
+#define SYSCFG_ITLINE2_SR_RTC_Pos             (1U)
+#define SYSCFG_ITLINE2_SR_RTC_Msk             (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE2_SR_RTC                 SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos       (0U)
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC           SYSCFG_ITLINE3_SR_FLASH_ECC_Msk  /*!< Flash ITF ECC interrupt */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos       (1U)
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF           SYSCFG_ITLINE3_SR_FLASH_ITF_Msk  /*!< FLASH ITF interrupt */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos        (0U)
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk        (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL            SYSCFG_ITLINE4_SR_CLK_CTRL_Msk   /*!< RCC interrupt */
+#define SYSCFG_ITLINE5_SR_EXTI0_Pos           (0U)
+#define SYSCFG_ITLINE5_SR_EXTI0_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE5_SR_EXTI0               SYSCFG_ITLINE5_SR_EXTI0_Msk      /*!< External Interrupt 0 */
+#define SYSCFG_ITLINE5_SR_EXTI1_Pos           (1U)
+#define SYSCFG_ITLINE5_SR_EXTI1_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE5_SR_EXTI1               SYSCFG_ITLINE5_SR_EXTI1_Msk      /*!< External Interrupt 1 */
+#define SYSCFG_ITLINE6_SR_EXTI2_Pos           (0U)
+#define SYSCFG_ITLINE6_SR_EXTI2_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE6_SR_EXTI2               SYSCFG_ITLINE6_SR_EXTI2_Msk      /*!< External Interrupt 2 */
+#define SYSCFG_ITLINE6_SR_EXTI3_Pos           (1U)
+#define SYSCFG_ITLINE6_SR_EXTI3_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE6_SR_EXTI3               SYSCFG_ITLINE6_SR_EXTI3_Msk      /*!< External Interrupt 3 */
+#define SYSCFG_ITLINE7_SR_EXTI4_Pos           (0U)
+#define SYSCFG_ITLINE7_SR_EXTI4_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE7_SR_EXTI4               SYSCFG_ITLINE7_SR_EXTI4_Msk      /*!< External Interrupt 4 */
+#define SYSCFG_ITLINE7_SR_EXTI5_Pos           (1U)
+#define SYSCFG_ITLINE7_SR_EXTI5_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE7_SR_EXTI5               SYSCFG_ITLINE7_SR_EXTI5_Msk      /*!< External Interrupt 5 */
+#define SYSCFG_ITLINE7_SR_EXTI6_Pos           (2U)
+#define SYSCFG_ITLINE7_SR_EXTI6_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE7_SR_EXTI6               SYSCFG_ITLINE7_SR_EXTI6_Msk      /*!< External Interrupt 6 */
+#define SYSCFG_ITLINE7_SR_EXTI7_Pos           (3U)
+#define SYSCFG_ITLINE7_SR_EXTI7_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE7_SR_EXTI7               SYSCFG_ITLINE7_SR_EXTI7_Msk      /*!< External Interrupt 7 */
+#define SYSCFG_ITLINE7_SR_EXTI8_Pos           (4U)
+#define SYSCFG_ITLINE7_SR_EXTI8_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE7_SR_EXTI8               SYSCFG_ITLINE7_SR_EXTI8_Msk      /*!< External Interrupt 8 */
+#define SYSCFG_ITLINE7_SR_EXTI9_Pos           (5U)
+#define SYSCFG_ITLINE7_SR_EXTI9_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */
+#define SYSCFG_ITLINE7_SR_EXTI9               SYSCFG_ITLINE7_SR_EXTI9_Msk      /*!< External Interrupt 9 */
+#define SYSCFG_ITLINE7_SR_EXTI10_Pos          (6U)
+#define SYSCFG_ITLINE7_SR_EXTI10_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */
+#define SYSCFG_ITLINE7_SR_EXTI10              SYSCFG_ITLINE7_SR_EXTI10_Msk     /*!< External Interrupt 10 */
+#define SYSCFG_ITLINE7_SR_EXTI11_Pos          (7U)
+#define SYSCFG_ITLINE7_SR_EXTI11_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */
+#define SYSCFG_ITLINE7_SR_EXTI11              SYSCFG_ITLINE7_SR_EXTI11_Msk     /*!< External Interrupt 11 */
+#define SYSCFG_ITLINE7_SR_EXTI12_Pos          (8U)
+#define SYSCFG_ITLINE7_SR_EXTI12_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */
+#define SYSCFG_ITLINE7_SR_EXTI12              SYSCFG_ITLINE7_SR_EXTI12_Msk     /*!< External Interrupt 12 */
+#define SYSCFG_ITLINE7_SR_EXTI13_Pos          (9U)
+#define SYSCFG_ITLINE7_SR_EXTI13_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */
+#define SYSCFG_ITLINE7_SR_EXTI13              SYSCFG_ITLINE7_SR_EXTI13_Msk     /*!< External Interrupt 13 */
+#define SYSCFG_ITLINE7_SR_EXTI14_Pos          (10U)
+#define SYSCFG_ITLINE7_SR_EXTI14_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */
+#define SYSCFG_ITLINE7_SR_EXTI14              SYSCFG_ITLINE7_SR_EXTI14_Msk     /*!< External Interrupt 14 */
+#define SYSCFG_ITLINE7_SR_EXTI15_Pos          (11U)
+#define SYSCFG_ITLINE7_SR_EXTI15_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */
+#define SYSCFG_ITLINE7_SR_EXTI15              SYSCFG_ITLINE7_SR_EXTI15_Msk     /*!< External Interrupt 15 */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos        (0U)
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk        (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1            SYSCFG_ITLINE9_SR_DMA1_CH1_Msk   /*!< DMA1 Channel 1 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos       (0U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2           SYSCFG_ITLINE10_SR_DMA1_CH2_Msk  /*!< DMA1 Channel 2 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos       (1U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3           SYSCFG_ITLINE10_SR_DMA1_CH3_Msk  /*!< DMA2 Channel 3 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos        (0U)
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk        (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE11_SR_DMAMUX1            SYSCFG_ITLINE11_SR_DMAMUX1_Msk    /*!< DMAMUX Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos       (1U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4           SYSCFG_ITLINE11_SR_DMA1_CH4_Msk  /*!< DMA1 Channel 4 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos       (2U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5           SYSCFG_ITLINE11_SR_DMA1_CH5_Msk  /*!< DMA1 Channel 5 Interrupt */
+#define SYSCFG_ITLINE12_SR_ADC_Pos            (0U)
+#define SYSCFG_ITLINE12_SR_ADC_Msk            (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE12_SR_ADC                SYSCFG_ITLINE12_SR_ADC_Msk       /*!< ADC Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos       (0U)
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU           SYSCFG_ITLINE13_SR_TIM1_CCU_Msk  /*!< TIM1 CCU Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos       (1U)
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG           SYSCFG_ITLINE13_SR_TIM1_TRG_Msk  /*!< TIM1 TRG Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos       (2U)
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD           SYSCFG_ITLINE13_SR_TIM1_UPD_Msk  /*!< TIM1 UPD Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos       (3U)
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK           SYSCFG_ITLINE13_SR_TIM1_BRK_Msk  /*!< TIM1 BRK Interrupt */
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos        (0U)
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk        (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE14_SR_TIM1_CC            SYSCFG_ITLINE14_SR_TIM1_CC_Msk   /*!< TIM1 CC Interrupt */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos       (0U)
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk       (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB           SYSCFG_ITLINE16_SR_TIM3_GLB_Msk  /*!< TIM3 GLB Interrupt */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos      (0U)
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk      (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB          SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos      (0U)
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk      (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB          SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos      (0U)
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk      (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB          SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos       (0U)
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk       (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB           SYSCFG_ITLINE23_SR_I2C1_GLB_Msk  /*!< I2C1 GLB Interrupt -> exti[23] */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos       (0U)
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk       (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB           SYSCFG_ITLINE24_SR_I2C2_GLB_Msk  /*!< I2C2 GLB Interrupt  -> exti[22]*/
+#define SYSCFG_ITLINE25_SR_SPI1_Pos           (0U)
+#define SYSCFG_ITLINE25_SR_SPI1_Msk           (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE25_SR_SPI1               SYSCFG_ITLINE25_SR_SPI1_Msk      /*!< SPI1 Interrupt */
+#define SYSCFG_ITLINE26_SR_SPI2_Pos           (0U)
+#define SYSCFG_ITLINE26_SR_SPI2_Msk           (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE26_SR_SPI2               SYSCFG_ITLINE26_SR_SPI2_Msk      /*!< SPI2  Interrupt */
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos     (0U)
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk     (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE27_SR_USART1_GLB         SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos     (0U)
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk     (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE28_SR_USART2_GLB         SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    TIM                                     */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for TIM_CR1 register  ********************/
+#define TIM_CR1_CEN_Pos           (0U)
+#define TIM_CR1_CEN_Msk           (0x1UL << TIM_CR1_CEN_Pos)                   /*!< 0x00000001 */
+#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              /*!<Counter enable */
+#define TIM_CR1_UDIS_Pos          (1U)
+#define TIM_CR1_UDIS_Msk          (0x1UL << TIM_CR1_UDIS_Pos)                  /*!< 0x00000002 */
+#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             /*!<Update disable */
+#define TIM_CR1_URS_Pos           (2U)
+#define TIM_CR1_URS_Msk           (0x1UL << TIM_CR1_URS_Pos)                   /*!< 0x00000004 */
+#define TIM_CR1_URS               TIM_CR1_URS_Msk                              /*!<Update request source */
+#define TIM_CR1_OPM_Pos           (3U)
+#define TIM_CR1_OPM_Msk           (0x1UL << TIM_CR1_OPM_Pos)                   /*!< 0x00000008 */
+#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              /*!<One pulse mode */
+#define TIM_CR1_DIR_Pos           (4U)
+#define TIM_CR1_DIR_Msk           (0x1UL << TIM_CR1_DIR_Pos)                   /*!< 0x00000010 */
+#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              /*!<Direction */
+
+#define TIM_CR1_CMS_Pos           (5U)
+#define TIM_CR1_CMS_Msk           (0x3UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000060 */
+#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              /*!<CMS[1:0] bits (Center-aligned mode selection) */
+#define TIM_CR1_CMS_0             (0x1UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR1_CMS_1             (0x2UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR1_ARPE_Pos          (7U)
+#define TIM_CR1_ARPE_Msk          (0x1UL << TIM_CR1_ARPE_Pos)                  /*!< 0x00000080 */
+#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             /*!<Auto-reload preload enable */
+
+#define TIM_CR1_CKD_Pos           (8U)
+#define TIM_CR1_CKD_Msk           (0x3UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000300 */
+#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              /*!<CKD[1:0] bits (clock division) */
+#define TIM_CR1_CKD_0             (0x1UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000100 */
+#define TIM_CR1_CKD_1             (0x2UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000200 */
+
+#define TIM_CR1_UIFREMAP_Pos      (11U)
+#define TIM_CR1_UIFREMAP_Msk      (0x1UL << TIM_CR1_UIFREMAP_Pos)              /*!< 0x00000800 */
+#define TIM_CR1_UIFREMAP          TIM_CR1_UIFREMAP_Msk                         /*!<Update interrupt flag remap */
+
+/*******************  Bit definition for TIM_CR2 register  ********************/
+#define TIM_CR2_CCPC_Pos          (0U)
+#define TIM_CR2_CCPC_Msk          (0x1UL << TIM_CR2_CCPC_Pos)                  /*!< 0x00000001 */
+#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             /*!<Capture/Compare Preloaded Control */
+#define TIM_CR2_CCUS_Pos          (2U)
+#define TIM_CR2_CCUS_Msk          (0x1UL << TIM_CR2_CCUS_Pos)                  /*!< 0x00000004 */
+#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             /*!<Capture/Compare Control Update Selection */
+#define TIM_CR2_CCDS_Pos          (3U)
+#define TIM_CR2_CCDS_Msk          (0x1UL << TIM_CR2_CCDS_Pos)                  /*!< 0x00000008 */
+#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             /*!<Capture/Compare DMA Selection */
+
+#define TIM_CR2_MMS_Pos           (4U)
+#define TIM_CR2_MMS_Msk           (0x7UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000070 */
+#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS_0             (0x1UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000010 */
+#define TIM_CR2_MMS_1             (0x2UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR2_MMS_2             (0x4UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR2_TI1S_Pos          (7U)
+#define TIM_CR2_TI1S_Msk          (0x1UL << TIM_CR2_TI1S_Pos)                  /*!< 0x00000080 */
+#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             /*!<TI1 Selection */
+#define TIM_CR2_OIS1_Pos          (8U)
+#define TIM_CR2_OIS1_Msk          (0x1UL << TIM_CR2_OIS1_Pos)                  /*!< 0x00000100 */
+#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             /*!<Output Idle state 1 (OC1 output) */
+#define TIM_CR2_OIS1N_Pos         (9U)
+#define TIM_CR2_OIS1N_Msk         (0x1UL << TIM_CR2_OIS1N_Pos)                 /*!< 0x00000200 */
+#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            /*!<Output Idle state 1 (OC1N output) */
+#define TIM_CR2_OIS2_Pos          (10U)
+#define TIM_CR2_OIS2_Msk          (0x1UL << TIM_CR2_OIS2_Pos)                  /*!< 0x00000400 */
+#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             /*!<Output Idle state 2 (OC2 output) */
+#define TIM_CR2_OIS2N_Pos         (11U)
+#define TIM_CR2_OIS2N_Msk         (0x1UL << TIM_CR2_OIS2N_Pos)                 /*!< 0x00000800 */
+#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            /*!<Output Idle state 2 (OC2N output) */
+#define TIM_CR2_OIS3_Pos          (12U)
+#define TIM_CR2_OIS3_Msk          (0x1UL << TIM_CR2_OIS3_Pos)                  /*!< 0x00001000 */
+#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             /*!<Output Idle state 3 (OC3 output) */
+#define TIM_CR2_OIS3N_Pos         (13U)
+#define TIM_CR2_OIS3N_Msk         (0x1UL << TIM_CR2_OIS3N_Pos)                 /*!< 0x00002000 */
+#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            /*!<Output Idle state 3 (OC3N output) */
+#define TIM_CR2_OIS4_Pos          (14U)
+#define TIM_CR2_OIS4_Msk          (0x1UL << TIM_CR2_OIS4_Pos)                  /*!< 0x00004000 */
+#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             /*!<Output Idle state 4 (OC4 output) */
+#define TIM_CR2_OIS5_Pos          (16U)
+#define TIM_CR2_OIS5_Msk          (0x1UL << TIM_CR2_OIS5_Pos)                  /*!< 0x00010000 */
+#define TIM_CR2_OIS5              TIM_CR2_OIS5_Msk                             /*!<Output Idle state 5 (OC5 output) */
+#define TIM_CR2_OIS6_Pos          (18U)
+#define TIM_CR2_OIS6_Msk          (0x1UL << TIM_CR2_OIS6_Pos)                  /*!< 0x00040000 */
+#define TIM_CR2_OIS6              TIM_CR2_OIS6_Msk                             /*!<Output Idle state 6 (OC6 output) */
+
+#define TIM_CR2_MMS2_Pos          (20U)
+#define TIM_CR2_MMS2_Msk          (0xFUL << TIM_CR2_MMS2_Pos)                  /*!< 0x00F00000 */
+#define TIM_CR2_MMS2              TIM_CR2_MMS2_Msk                             /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS2_0            (0x1UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00100000 */
+#define TIM_CR2_MMS2_1            (0x2UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00200000 */
+#define TIM_CR2_MMS2_2            (0x4UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00400000 */
+#define TIM_CR2_MMS2_3            (0x8UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00800000 */
+
+/*******************  Bit definition for TIM_SMCR register  *******************/
+#define TIM_SMCR_SMS_Pos          (0U)
+#define TIM_SMCR_SMS_Msk          (0x10007UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010007 */
+#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             /*!<SMS[2:0] bits (Slave mode selection) */
+#define TIM_SMCR_SMS_0            (0x00001UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000001 */
+#define TIM_SMCR_SMS_1            (0x00002UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000002 */
+#define TIM_SMCR_SMS_2            (0x00004UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000004 */
+#define TIM_SMCR_SMS_3            (0x10000UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010000 */
+
+#define TIM_SMCR_OCCS_Pos         (3U)
+#define TIM_SMCR_OCCS_Msk         (0x1UL << TIM_SMCR_OCCS_Pos)                 /*!< 0x00000008 */
+#define TIM_SMCR_OCCS             TIM_SMCR_OCCS_Msk                            /*!< OCREF clear selection */
+
+#define TIM_SMCR_TS_Pos           (4U)
+#define TIM_SMCR_TS_Msk           (0x30007UL << TIM_SMCR_TS_Pos)               /*!< 0x00300070 */
+#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              /*!<TS[2:0] bits (Trigger selection) */
+#define TIM_SMCR_TS_0             (0x00001UL << TIM_SMCR_TS_Pos)               /*!< 0x00000010 */
+#define TIM_SMCR_TS_1             (0x00002UL << TIM_SMCR_TS_Pos)               /*!< 0x00000020 */
+#define TIM_SMCR_TS_2             (0x00004UL << TIM_SMCR_TS_Pos)               /*!< 0x00000040 */
+#define TIM_SMCR_TS_3             (0x10000UL << TIM_SMCR_TS_Pos)               /*!< 0x00100000 */
+#define TIM_SMCR_TS_4             (0x20000UL << TIM_SMCR_TS_Pos)               /*!< 0x00200000 */
+
+#define TIM_SMCR_MSM_Pos          (7U)
+#define TIM_SMCR_MSM_Msk          (0x1UL << TIM_SMCR_MSM_Pos)                  /*!< 0x00000080 */
+#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             /*!<Master/slave mode */
+
+#define TIM_SMCR_ETF_Pos          (8U)
+#define TIM_SMCR_ETF_Msk          (0xFUL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000F00 */
+#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             /*!<ETF[3:0] bits (External trigger filter) */
+#define TIM_SMCR_ETF_0            (0x1UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000100 */
+#define TIM_SMCR_ETF_1            (0x2UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000200 */
+#define TIM_SMCR_ETF_2            (0x4UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000400 */
+#define TIM_SMCR_ETF_3            (0x8UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000800 */
+
+#define TIM_SMCR_ETPS_Pos         (12U)
+#define TIM_SMCR_ETPS_Msk         (0x3UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00003000 */
+#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            /*!<ETPS[1:0] bits (External trigger prescaler) */
+#define TIM_SMCR_ETPS_0           (0x1UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00001000 */
+#define TIM_SMCR_ETPS_1           (0x2UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00002000 */
+
+#define TIM_SMCR_ECE_Pos          (14U)
+#define TIM_SMCR_ECE_Msk          (0x1UL << TIM_SMCR_ECE_Pos)                  /*!< 0x00004000 */
+#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             /*!<External clock enable */
+#define TIM_SMCR_ETP_Pos          (15U)
+#define TIM_SMCR_ETP_Msk          (0x1UL << TIM_SMCR_ETP_Pos)                  /*!< 0x00008000 */
+#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             /*!<External trigger polarity */
+
+/*******************  Bit definition for TIM_DIER register  *******************/
+#define TIM_DIER_UIE_Pos          (0U)
+#define TIM_DIER_UIE_Msk          (0x1UL << TIM_DIER_UIE_Pos)                  /*!< 0x00000001 */
+#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             /*!<Update interrupt enable */
+#define TIM_DIER_CC1IE_Pos        (1U)
+#define TIM_DIER_CC1IE_Msk        (0x1UL << TIM_DIER_CC1IE_Pos)                /*!< 0x00000002 */
+#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           /*!<Capture/Compare 1 interrupt enable */
+#define TIM_DIER_CC2IE_Pos        (2U)
+#define TIM_DIER_CC2IE_Msk        (0x1UL << TIM_DIER_CC2IE_Pos)                /*!< 0x00000004 */
+#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           /*!<Capture/Compare 2 interrupt enable */
+#define TIM_DIER_CC3IE_Pos        (3U)
+#define TIM_DIER_CC3IE_Msk        (0x1UL << TIM_DIER_CC3IE_Pos)                /*!< 0x00000008 */
+#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           /*!<Capture/Compare 3 interrupt enable */
+#define TIM_DIER_CC4IE_Pos        (4U)
+#define TIM_DIER_CC4IE_Msk        (0x1UL << TIM_DIER_CC4IE_Pos)                /*!< 0x00000010 */
+#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           /*!<Capture/Compare 4 interrupt enable */
+#define TIM_DIER_COMIE_Pos        (5U)
+#define TIM_DIER_COMIE_Msk        (0x1UL << TIM_DIER_COMIE_Pos)                /*!< 0x00000020 */
+#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           /*!<COM interrupt enable */
+#define TIM_DIER_TIE_Pos          (6U)
+#define TIM_DIER_TIE_Msk          (0x1UL << TIM_DIER_TIE_Pos)                  /*!< 0x00000040 */
+#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             /*!<Trigger interrupt enable */
+#define TIM_DIER_BIE_Pos          (7U)
+#define TIM_DIER_BIE_Msk          (0x1UL << TIM_DIER_BIE_Pos)                  /*!< 0x00000080 */
+#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             /*!<Break interrupt enable */
+#define TIM_DIER_UDE_Pos          (8U)
+#define TIM_DIER_UDE_Msk          (0x1UL << TIM_DIER_UDE_Pos)                  /*!< 0x00000100 */
+#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             /*!<Update DMA request enable */
+#define TIM_DIER_CC1DE_Pos        (9U)
+#define TIM_DIER_CC1DE_Msk        (0x1UL << TIM_DIER_CC1DE_Pos)                /*!< 0x00000200 */
+#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           /*!<Capture/Compare 1 DMA request enable */
+#define TIM_DIER_CC2DE_Pos        (10U)
+#define TIM_DIER_CC2DE_Msk        (0x1UL << TIM_DIER_CC2DE_Pos)                /*!< 0x00000400 */
+#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           /*!<Capture/Compare 2 DMA request enable */
+#define TIM_DIER_CC3DE_Pos        (11U)
+#define TIM_DIER_CC3DE_Msk        (0x1UL << TIM_DIER_CC3DE_Pos)                /*!< 0x00000800 */
+#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           /*!<Capture/Compare 3 DMA request enable */
+#define TIM_DIER_CC4DE_Pos        (12U)
+#define TIM_DIER_CC4DE_Msk        (0x1UL << TIM_DIER_CC4DE_Pos)                /*!< 0x00001000 */
+#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           /*!<Capture/Compare 4 DMA request enable */
+#define TIM_DIER_COMDE_Pos        (13U)
+#define TIM_DIER_COMDE_Msk        (0x1UL << TIM_DIER_COMDE_Pos)                /*!< 0x00002000 */
+#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           /*!<COM DMA request enable */
+#define TIM_DIER_TDE_Pos          (14U)
+#define TIM_DIER_TDE_Msk          (0x1UL << TIM_DIER_TDE_Pos)                  /*!< 0x00004000 */
+#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             /*!<Trigger DMA request enable */
+
+/********************  Bit definition for TIM_SR register  ********************/
+#define TIM_SR_UIF_Pos            (0U)
+#define TIM_SR_UIF_Msk            (0x1UL << TIM_SR_UIF_Pos)                    /*!< 0x00000001 */
+#define TIM_SR_UIF                TIM_SR_UIF_Msk                               /*!<Update interrupt Flag */
+#define TIM_SR_CC1IF_Pos          (1U)
+#define TIM_SR_CC1IF_Msk          (0x1UL << TIM_SR_CC1IF_Pos)                  /*!< 0x00000002 */
+#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             /*!<Capture/Compare 1 interrupt Flag */
+#define TIM_SR_CC2IF_Pos          (2U)
+#define TIM_SR_CC2IF_Msk          (0x1UL << TIM_SR_CC2IF_Pos)                  /*!< 0x00000004 */
+#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             /*!<Capture/Compare 2 interrupt Flag */
+#define TIM_SR_CC3IF_Pos          (3U)
+#define TIM_SR_CC3IF_Msk          (0x1UL << TIM_SR_CC3IF_Pos)                  /*!< 0x00000008 */
+#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             /*!<Capture/Compare 3 interrupt Flag */
+#define TIM_SR_CC4IF_Pos          (4U)
+#define TIM_SR_CC4IF_Msk          (0x1UL << TIM_SR_CC4IF_Pos)                  /*!< 0x00000010 */
+#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             /*!<Capture/Compare 4 interrupt Flag */
+#define TIM_SR_COMIF_Pos          (5U)
+#define TIM_SR_COMIF_Msk          (0x1UL << TIM_SR_COMIF_Pos)                  /*!< 0x00000020 */
+#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             /*!<COM interrupt Flag */
+#define TIM_SR_TIF_Pos            (6U)
+#define TIM_SR_TIF_Msk            (0x1UL << TIM_SR_TIF_Pos)                    /*!< 0x00000040 */
+#define TIM_SR_TIF                TIM_SR_TIF_Msk                               /*!<Trigger interrupt Flag */
+#define TIM_SR_BIF_Pos            (7U)
+#define TIM_SR_BIF_Msk            (0x1UL << TIM_SR_BIF_Pos)                    /*!< 0x00000080 */
+#define TIM_SR_BIF                TIM_SR_BIF_Msk                               /*!<Break interrupt Flag */
+#define TIM_SR_B2IF_Pos           (8U)
+#define TIM_SR_B2IF_Msk           (0x1UL << TIM_SR_B2IF_Pos)                   /*!< 0x00000100 */
+#define TIM_SR_B2IF               TIM_SR_B2IF_Msk                              /*!<Break 2 interrupt Flag */
+#define TIM_SR_CC1OF_Pos          (9U)
+#define TIM_SR_CC1OF_Msk          (0x1UL << TIM_SR_CC1OF_Pos)                  /*!< 0x00000200 */
+#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             /*!<Capture/Compare 1 Overcapture Flag */
+#define TIM_SR_CC2OF_Pos          (10U)
+#define TIM_SR_CC2OF_Msk          (0x1UL << TIM_SR_CC2OF_Pos)                  /*!< 0x00000400 */
+#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             /*!<Capture/Compare 2 Overcapture Flag */
+#define TIM_SR_CC3OF_Pos          (11U)
+#define TIM_SR_CC3OF_Msk          (0x1UL << TIM_SR_CC3OF_Pos)                  /*!< 0x00000800 */
+#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             /*!<Capture/Compare 3 Overcapture Flag */
+#define TIM_SR_CC4OF_Pos          (12U)
+#define TIM_SR_CC4OF_Msk          (0x1UL << TIM_SR_CC4OF_Pos)                  /*!< 0x00001000 */
+#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             /*!<Capture/Compare 4 Overcapture Flag */
+#define TIM_SR_SBIF_Pos           (13U)
+#define TIM_SR_SBIF_Msk           (0x1UL << TIM_SR_SBIF_Pos)                   /*!< 0x00002000 */
+#define TIM_SR_SBIF               TIM_SR_SBIF_Msk                              /*!<System Break interrupt Flag */
+#define TIM_SR_CC5IF_Pos          (16U)
+#define TIM_SR_CC5IF_Msk          (0x1UL << TIM_SR_CC5IF_Pos)                  /*!< 0x00010000 */
+#define TIM_SR_CC5IF              TIM_SR_CC5IF_Msk                             /*!<Capture/Compare 5 interrupt Flag */
+#define TIM_SR_CC6IF_Pos          (17U)
+#define TIM_SR_CC6IF_Msk          (0x1UL << TIM_SR_CC6IF_Pos)                  /*!< 0x00020000 */
+#define TIM_SR_CC6IF              TIM_SR_CC6IF_Msk                             /*!<Capture/Compare 6 interrupt Flag */
+
+
+/*******************  Bit definition for TIM_EGR register  ********************/
+#define TIM_EGR_UG_Pos            (0U)
+#define TIM_EGR_UG_Msk            (0x1UL << TIM_EGR_UG_Pos)                    /*!< 0x00000001 */
+#define TIM_EGR_UG                TIM_EGR_UG_Msk                               /*!<Update Generation */
+#define TIM_EGR_CC1G_Pos          (1U)
+#define TIM_EGR_CC1G_Msk          (0x1UL << TIM_EGR_CC1G_Pos)                  /*!< 0x00000002 */
+#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             /*!<Capture/Compare 1 Generation */
+#define TIM_EGR_CC2G_Pos          (2U)
+#define TIM_EGR_CC2G_Msk          (0x1UL << TIM_EGR_CC2G_Pos)                  /*!< 0x00000004 */
+#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             /*!<Capture/Compare 2 Generation */
+#define TIM_EGR_CC3G_Pos          (3U)
+#define TIM_EGR_CC3G_Msk          (0x1UL << TIM_EGR_CC3G_Pos)                  /*!< 0x00000008 */
+#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             /*!<Capture/Compare 3 Generation */
+#define TIM_EGR_CC4G_Pos          (4U)
+#define TIM_EGR_CC4G_Msk          (0x1UL << TIM_EGR_CC4G_Pos)                  /*!< 0x00000010 */
+#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             /*!<Capture/Compare 4 Generation */
+#define TIM_EGR_COMG_Pos          (5U)
+#define TIM_EGR_COMG_Msk          (0x1UL << TIM_EGR_COMG_Pos)                  /*!< 0x00000020 */
+#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             /*!<Capture/Compare Control Update Generation */
+#define TIM_EGR_TG_Pos            (6U)
+#define TIM_EGR_TG_Msk            (0x1UL << TIM_EGR_TG_Pos)                    /*!< 0x00000040 */
+#define TIM_EGR_TG                TIM_EGR_TG_Msk                               /*!<Trigger Generation */
+#define TIM_EGR_BG_Pos            (7U)
+#define TIM_EGR_BG_Msk            (0x1UL << TIM_EGR_BG_Pos)                    /*!< 0x00000080 */
+#define TIM_EGR_BG                TIM_EGR_BG_Msk                               /*!<Break Generation */
+#define TIM_EGR_B2G_Pos           (8U)
+#define TIM_EGR_B2G_Msk           (0x1UL << TIM_EGR_B2G_Pos)                   /*!< 0x00000100 */
+#define TIM_EGR_B2G               TIM_EGR_B2G_Msk                              /*!<Break 2 Generation */
+
+
+/******************  Bit definition for TIM_CCMR1 register  *******************/
+#define TIM_CCMR1_CC1S_Pos        (0U)
+#define TIM_CCMR1_CC1S_Msk        (0x3UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
+#define TIM_CCMR1_CC1S_0          (0x1UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR1_CC1S_1          (0x2UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR1_OC1FE_Pos       (2U)
+#define TIM_CCMR1_OC1FE_Msk       (0x1UL << TIM_CCMR1_OC1FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          /*!<Output Compare 1 Fast enable */
+#define TIM_CCMR1_OC1PE_Pos       (3U)
+#define TIM_CCMR1_OC1PE_Msk       (0x1UL << TIM_CCMR1_OC1PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          /*!<Output Compare 1 Preload enable */
+
+#define TIM_CCMR1_OC1M_Pos        (4U)
+#define TIM_CCMR1_OC1M_Msk        (0x1007UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
+#define TIM_CCMR1_OC1M_0          (0x0001UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR1_OC1M_1          (0x0002UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR1_OC1M_2          (0x0004UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR1_OC1M_3          (0x1000UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR1_OC1CE_Pos       (7U)
+#define TIM_CCMR1_OC1CE_Msk       (0x1UL << TIM_CCMR1_OC1CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          /*!<Output Compare 1 Clear Enable */
+
+#define TIM_CCMR1_CC2S_Pos        (8U)
+#define TIM_CCMR1_CC2S_Msk        (0x3UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
+#define TIM_CCMR1_CC2S_0          (0x1UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR1_CC2S_1          (0x2UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR1_OC2FE_Pos       (10U)
+#define TIM_CCMR1_OC2FE_Msk       (0x1UL << TIM_CCMR1_OC2FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          /*!<Output Compare 2 Fast enable */
+#define TIM_CCMR1_OC2PE_Pos       (11U)
+#define TIM_CCMR1_OC2PE_Msk       (0x1UL << TIM_CCMR1_OC2PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          /*!<Output Compare 2 Preload enable */
+
+#define TIM_CCMR1_OC2M_Pos        (12U)
+#define TIM_CCMR1_OC2M_Msk        (0x1007UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
+#define TIM_CCMR1_OC2M_0          (0x0001UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR1_OC2M_1          (0x0002UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR1_OC2M_2          (0x0004UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR1_OC2M_3          (0x1000UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR1_OC2CE_Pos       (15U)
+#define TIM_CCMR1_OC2CE_Msk       (0x1UL << TIM_CCMR1_OC2CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          /*!<Output Compare 2 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR1_IC1PSC_Pos      (2U)
+#define TIM_CCMR1_IC1PSC_Msk      (0x3UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
+#define TIM_CCMR1_IC1PSC_0        (0x1UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR1_IC1PSC_1        (0x2UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR1_IC1F_Pos        (4U)
+#define TIM_CCMR1_IC1F_Msk        (0xFUL << TIM_CCMR1_IC1F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
+#define TIM_CCMR1_IC1F_0          (0x1UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR1_IC1F_1          (0x2UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR1_IC1F_2          (0x4UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR1_IC1F_3          (0x8UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR1_IC2PSC_Pos      (10U)
+#define TIM_CCMR1_IC2PSC_Msk      (0x3UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
+#define TIM_CCMR1_IC2PSC_0        (0x1UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR1_IC2PSC_1        (0x2UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR1_IC2F_Pos        (12U)
+#define TIM_CCMR1_IC2F_Msk        (0xFUL << TIM_CCMR1_IC2F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
+#define TIM_CCMR1_IC2F_0          (0x1UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR1_IC2F_1          (0x2UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR1_IC2F_2          (0x4UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR1_IC2F_3          (0x8UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR2 register  *******************/
+#define TIM_CCMR2_CC3S_Pos        (0U)
+#define TIM_CCMR2_CC3S_Msk        (0x3UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
+#define TIM_CCMR2_CC3S_0          (0x1UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR2_CC3S_1          (0x2UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR2_OC3FE_Pos       (2U)
+#define TIM_CCMR2_OC3FE_Msk       (0x1UL << TIM_CCMR2_OC3FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          /*!<Output Compare 3 Fast enable */
+#define TIM_CCMR2_OC3PE_Pos       (3U)
+#define TIM_CCMR2_OC3PE_Msk       (0x1UL << TIM_CCMR2_OC3PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          /*!<Output Compare 3 Preload enable */
+
+#define TIM_CCMR2_OC3M_Pos        (4U)
+#define TIM_CCMR2_OC3M_Msk        (0x1007UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
+#define TIM_CCMR2_OC3M_0          (0x0001UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR2_OC3M_1          (0x0002UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR2_OC3M_2          (0x0004UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR2_OC3M_3          (0x1000UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR2_OC3CE_Pos       (7U)
+#define TIM_CCMR2_OC3CE_Msk       (0x1UL << TIM_CCMR2_OC3CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          /*!<Output Compare 3 Clear Enable */
+
+#define TIM_CCMR2_CC4S_Pos        (8U)
+#define TIM_CCMR2_CC4S_Msk        (0x3UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
+#define TIM_CCMR2_CC4S_0          (0x1UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR2_CC4S_1          (0x2UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR2_OC4FE_Pos       (10U)
+#define TIM_CCMR2_OC4FE_Msk       (0x1UL << TIM_CCMR2_OC4FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          /*!<Output Compare 4 Fast enable */
+#define TIM_CCMR2_OC4PE_Pos       (11U)
+#define TIM_CCMR2_OC4PE_Msk       (0x1UL << TIM_CCMR2_OC4PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          /*!<Output Compare 4 Preload enable */
+
+#define TIM_CCMR2_OC4M_Pos        (12U)
+#define TIM_CCMR2_OC4M_Msk        (0x1007UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
+#define TIM_CCMR2_OC4M_0          (0x0001UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR2_OC4M_1          (0x0002UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR2_OC4M_2          (0x0004UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR2_OC4M_3          (0x1000UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR2_OC4CE_Pos       (15U)
+#define TIM_CCMR2_OC4CE_Msk       (0x1UL << TIM_CCMR2_OC4CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          /*!<Output Compare 4 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR2_IC3PSC_Pos      (2U)
+#define TIM_CCMR2_IC3PSC_Msk      (0x3UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
+#define TIM_CCMR2_IC3PSC_0        (0x1UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR2_IC3PSC_1        (0x2UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR2_IC3F_Pos        (4U)
+#define TIM_CCMR2_IC3F_Msk        (0xFUL << TIM_CCMR2_IC3F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
+#define TIM_CCMR2_IC3F_0          (0x1UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR2_IC3F_1          (0x2UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR2_IC3F_2          (0x4UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR2_IC3F_3          (0x8UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR2_IC4PSC_Pos      (10U)
+#define TIM_CCMR2_IC4PSC_Msk      (0x3UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
+#define TIM_CCMR2_IC4PSC_0        (0x1UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR2_IC4PSC_1        (0x2UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR2_IC4F_Pos        (12U)
+#define TIM_CCMR2_IC4F_Msk        (0xFUL << TIM_CCMR2_IC4F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
+#define TIM_CCMR2_IC4F_0          (0x1UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR2_IC4F_1          (0x2UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR2_IC4F_2          (0x4UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR2_IC4F_3          (0x8UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR3 register  *******************/
+#define TIM_CCMR3_OC5FE_Pos       (2U)
+#define TIM_CCMR3_OC5FE_Msk       (0x1UL << TIM_CCMR3_OC5FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR3_OC5FE           TIM_CCMR3_OC5FE_Msk                          /*!<Output Compare 5 Fast enable */
+#define TIM_CCMR3_OC5PE_Pos       (3U)
+#define TIM_CCMR3_OC5PE_Msk       (0x1UL << TIM_CCMR3_OC5PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR3_OC5PE           TIM_CCMR3_OC5PE_Msk                          /*!<Output Compare 5 Preload enable */
+
+#define TIM_CCMR3_OC5M_Pos        (4U)
+#define TIM_CCMR3_OC5M_Msk        (0x1007UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR3_OC5M            TIM_CCMR3_OC5M_Msk                           /*!<OC5M[3:0] bits (Output Compare 5 Mode) */
+#define TIM_CCMR3_OC5M_0          (0x0001UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR3_OC5M_1          (0x0002UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR3_OC5M_2          (0x0004UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR3_OC5M_3          (0x1000UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR3_OC5CE_Pos       (7U)
+#define TIM_CCMR3_OC5CE_Msk       (0x1UL << TIM_CCMR3_OC5CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR3_OC5CE           TIM_CCMR3_OC5CE_Msk                          /*!<Output Compare 5 Clear Enable */
+
+#define TIM_CCMR3_OC6FE_Pos       (10U)
+#define TIM_CCMR3_OC6FE_Msk       (0x1UL << TIM_CCMR3_OC6FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR3_OC6FE           TIM_CCMR3_OC6FE_Msk                          /*!<Output Compare 6 Fast enable */
+#define TIM_CCMR3_OC6PE_Pos       (11U)
+#define TIM_CCMR3_OC6PE_Msk       (0x1UL << TIM_CCMR3_OC6PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR3_OC6PE           TIM_CCMR3_OC6PE_Msk                          /*!<Output Compare 6 Preload enable */
+
+#define TIM_CCMR3_OC6M_Pos        (12U)
+#define TIM_CCMR3_OC6M_Msk        (0x1007UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR3_OC6M            TIM_CCMR3_OC6M_Msk                           /*!<OC6M[3:0] bits (Output Compare 6 Mode) */
+#define TIM_CCMR3_OC6M_0          (0x0001UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR3_OC6M_1          (0x0002UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR3_OC6M_2          (0x0004UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR3_OC6M_3          (0x1000UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR3_OC6CE_Pos       (15U)
+#define TIM_CCMR3_OC6CE_Msk       (0x1UL << TIM_CCMR3_OC6CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR3_OC6CE           TIM_CCMR3_OC6CE_Msk                          /*!<Output Compare 6 Clear Enable */
+
+/*******************  Bit definition for TIM_CCER register  *******************/
+#define TIM_CCER_CC1E_Pos         (0U)
+#define TIM_CCER_CC1E_Msk         (0x1UL << TIM_CCER_CC1E_Pos)                 /*!< 0x00000001 */
+#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            /*!<Capture/Compare 1 output enable */
+#define TIM_CCER_CC1P_Pos         (1U)
+#define TIM_CCER_CC1P_Msk         (0x1UL << TIM_CCER_CC1P_Pos)                 /*!< 0x00000002 */
+#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            /*!<Capture/Compare 1 output Polarity */
+#define TIM_CCER_CC1NE_Pos        (2U)
+#define TIM_CCER_CC1NE_Msk        (0x1UL << TIM_CCER_CC1NE_Pos)                /*!< 0x00000004 */
+#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           /*!<Capture/Compare 1 Complementary output enable */
+#define TIM_CCER_CC1NP_Pos        (3U)
+#define TIM_CCER_CC1NP_Msk        (0x1UL << TIM_CCER_CC1NP_Pos)                /*!< 0x00000008 */
+#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           /*!<Capture/Compare 1 Complementary output Polarity */
+#define TIM_CCER_CC2E_Pos         (4U)
+#define TIM_CCER_CC2E_Msk         (0x1UL << TIM_CCER_CC2E_Pos)                 /*!< 0x00000010 */
+#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            /*!<Capture/Compare 2 output enable */
+#define TIM_CCER_CC2P_Pos         (5U)
+#define TIM_CCER_CC2P_Msk         (0x1UL << TIM_CCER_CC2P_Pos)                 /*!< 0x00000020 */
+#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            /*!<Capture/Compare 2 output Polarity */
+#define TIM_CCER_CC2NE_Pos        (6U)
+#define TIM_CCER_CC2NE_Msk        (0x1UL << TIM_CCER_CC2NE_Pos)                /*!< 0x00000040 */
+#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           /*!<Capture/Compare 2 Complementary output enable */
+#define TIM_CCER_CC2NP_Pos        (7U)
+#define TIM_CCER_CC2NP_Msk        (0x1UL << TIM_CCER_CC2NP_Pos)                /*!< 0x00000080 */
+#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           /*!<Capture/Compare 2 Complementary output Polarity */
+#define TIM_CCER_CC3E_Pos         (8U)
+#define TIM_CCER_CC3E_Msk         (0x1UL << TIM_CCER_CC3E_Pos)                 /*!< 0x00000100 */
+#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            /*!<Capture/Compare 3 output enable */
+#define TIM_CCER_CC3P_Pos         (9U)
+#define TIM_CCER_CC3P_Msk         (0x1UL << TIM_CCER_CC3P_Pos)                 /*!< 0x00000200 */
+#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            /*!<Capture/Compare 3 output Polarity */
+#define TIM_CCER_CC3NE_Pos        (10U)
+#define TIM_CCER_CC3NE_Msk        (0x1UL << TIM_CCER_CC3NE_Pos)                /*!< 0x00000400 */
+#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           /*!<Capture/Compare 3 Complementary output enable */
+#define TIM_CCER_CC3NP_Pos        (11U)
+#define TIM_CCER_CC3NP_Msk        (0x1UL << TIM_CCER_CC3NP_Pos)                /*!< 0x00000800 */
+#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           /*!<Capture/Compare 3 Complementary output Polarity */
+#define TIM_CCER_CC4E_Pos         (12U)
+#define TIM_CCER_CC4E_Msk         (0x1UL << TIM_CCER_CC4E_Pos)                 /*!< 0x00001000 */
+#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            /*!<Capture/Compare 4 output enable */
+#define TIM_CCER_CC4P_Pos         (13U)
+#define TIM_CCER_CC4P_Msk         (0x1UL << TIM_CCER_CC4P_Pos)                 /*!< 0x00002000 */
+#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            /*!<Capture/Compare 4 output Polarity */
+#define TIM_CCER_CC4NP_Pos        (15U)
+#define TIM_CCER_CC4NP_Msk        (0x1UL << TIM_CCER_CC4NP_Pos)                /*!< 0x00008000 */
+#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           /*!<Capture/Compare 4 Complementary output Polarity */
+#define TIM_CCER_CC5E_Pos         (16U)
+#define TIM_CCER_CC5E_Msk         (0x1UL << TIM_CCER_CC5E_Pos)                 /*!< 0x00010000 */
+#define TIM_CCER_CC5E             TIM_CCER_CC5E_Msk                            /*!<Capture/Compare 5 output enable */
+#define TIM_CCER_CC5P_Pos         (17U)
+#define TIM_CCER_CC5P_Msk         (0x1UL << TIM_CCER_CC5P_Pos)                 /*!< 0x00020000 */
+#define TIM_CCER_CC5P             TIM_CCER_CC5P_Msk                            /*!<Capture/Compare 5 output Polarity */
+#define TIM_CCER_CC6E_Pos         (20U)
+#define TIM_CCER_CC6E_Msk         (0x1UL << TIM_CCER_CC6E_Pos)                 /*!< 0x00100000 */
+#define TIM_CCER_CC6E             TIM_CCER_CC6E_Msk                            /*!<Capture/Compare 6 output enable */
+#define TIM_CCER_CC6P_Pos         (21U)
+#define TIM_CCER_CC6P_Msk         (0x1UL << TIM_CCER_CC6P_Pos)                 /*!< 0x00200000 */
+#define TIM_CCER_CC6P             TIM_CCER_CC6P_Msk                            /*!<Capture/Compare 6 output Polarity */
+
+/*******************  Bit definition for TIM_CNT register  ********************/
+#define TIM_CNT_CNT_Pos           (0U)
+#define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              /*!<Counter Value */
+#define TIM_CNT_UIFCPY_Pos        (31U)
+#define TIM_CNT_UIFCPY_Msk        (0x1UL << TIM_CNT_UIFCPY_Pos)                /*!< 0x80000000 */
+#define TIM_CNT_UIFCPY            TIM_CNT_UIFCPY_Msk                           /*!<Update interrupt flag copy (if UIFREMAP=1) */
+
+/*******************  Bit definition for TIM_PSC register  ********************/
+#define TIM_PSC_PSC_Pos           (0U)
+#define TIM_PSC_PSC_Msk           (0xFFFFUL << TIM_PSC_PSC_Pos)                /*!< 0x0000FFFF */
+#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              /*!<Prescaler Value */
+
+/*******************  Bit definition for TIM_ARR register  ********************/
+#define TIM_ARR_ARR_Pos           (0U)
+#define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              /*!<Actual auto-reload Value */
+
+/*******************  Bit definition for TIM_RCR register  ********************/
+#define TIM_RCR_REP_Pos           (0U)
+#define TIM_RCR_REP_Msk           (0xFFFFUL << TIM_RCR_REP_Pos)                /*!< 0x0000FFFF */
+#define TIM_RCR_REP               TIM_RCR_REP_Msk                              /*!<Repetition Counter Value */
+
+/*******************  Bit definition for TIM_CCR1 register  *******************/
+#define TIM_CCR1_CCR1_Pos         (0U)
+#define TIM_CCR1_CCR1_Msk         (0xFFFFUL << TIM_CCR1_CCR1_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            /*!<Capture/Compare 1 Value */
+
+/*******************  Bit definition for TIM_CCR2 register  *******************/
+#define TIM_CCR2_CCR2_Pos         (0U)
+#define TIM_CCR2_CCR2_Msk         (0xFFFFUL << TIM_CCR2_CCR2_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            /*!<Capture/Compare 2 Value */
+
+/*******************  Bit definition for TIM_CCR3 register  *******************/
+#define TIM_CCR3_CCR3_Pos         (0U)
+#define TIM_CCR3_CCR3_Msk         (0xFFFFUL << TIM_CCR3_CCR3_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            /*!<Capture/Compare 3 Value */
+
+/*******************  Bit definition for TIM_CCR4 register  *******************/
+#define TIM_CCR4_CCR4_Pos         (0U)
+#define TIM_CCR4_CCR4_Msk         (0xFFFFUL << TIM_CCR4_CCR4_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            /*!<Capture/Compare 4 Value */
+
+/*******************  Bit definition for TIM_CCR5 register  *******************/
+#define TIM_CCR5_CCR5_Pos         (0U)
+#define TIM_CCR5_CCR5_Msk         (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)          /*!< 0xFFFFFFFF */
+#define TIM_CCR5_CCR5             TIM_CCR5_CCR5_Msk                            /*!<Capture/Compare 5 Value */
+#define TIM_CCR5_GC5C1_Pos        (29U)
+#define TIM_CCR5_GC5C1_Msk        (0x1UL << TIM_CCR5_GC5C1_Pos)                /*!< 0x20000000 */
+#define TIM_CCR5_GC5C1            TIM_CCR5_GC5C1_Msk                           /*!<Group Channel 5 and Channel 1 */
+#define TIM_CCR5_GC5C2_Pos        (30U)
+#define TIM_CCR5_GC5C2_Msk        (0x1UL << TIM_CCR5_GC5C2_Pos)                /*!< 0x40000000 */
+#define TIM_CCR5_GC5C2            TIM_CCR5_GC5C2_Msk                           /*!<Group Channel 5 and Channel 2 */
+#define TIM_CCR5_GC5C3_Pos        (31U)
+#define TIM_CCR5_GC5C3_Msk        (0x1UL << TIM_CCR5_GC5C3_Pos)                /*!< 0x80000000 */
+#define TIM_CCR5_GC5C3            TIM_CCR5_GC5C3_Msk                           /*!<Group Channel 5 and Channel 3 */
+
+/*******************  Bit definition for TIM_CCR6 register  *******************/
+#define TIM_CCR6_CCR6_Pos         (0U)
+#define TIM_CCR6_CCR6_Msk         (0xFFFFUL << TIM_CCR6_CCR6_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR6_CCR6             TIM_CCR6_CCR6_Msk                            /*!<Capture/Compare 6 Value */
+
+/*******************  Bit definition for TIM_BDTR register  *******************/
+#define TIM_BDTR_DTG_Pos          (0U)
+#define TIM_BDTR_DTG_Msk          (0xFFUL << TIM_BDTR_DTG_Pos)                 /*!< 0x000000FF */
+#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
+#define TIM_BDTR_DTG_0            (0x01UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000001 */
+#define TIM_BDTR_DTG_1            (0x02UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000002 */
+#define TIM_BDTR_DTG_2            (0x04UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000004 */
+#define TIM_BDTR_DTG_3            (0x08UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000008 */
+#define TIM_BDTR_DTG_4            (0x10UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000010 */
+#define TIM_BDTR_DTG_5            (0x20UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000020 */
+#define TIM_BDTR_DTG_6            (0x40UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000040 */
+#define TIM_BDTR_DTG_7            (0x80UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000080 */
+
+#define TIM_BDTR_LOCK_Pos         (8U)
+#define TIM_BDTR_LOCK_Msk         (0x3UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000300 */
+#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            /*!<LOCK[1:0] bits (Lock Configuration) */
+#define TIM_BDTR_LOCK_0           (0x1UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000100 */
+#define TIM_BDTR_LOCK_1           (0x2UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000200 */
+
+#define TIM_BDTR_OSSI_Pos         (10U)
+#define TIM_BDTR_OSSI_Msk         (0x1UL << TIM_BDTR_OSSI_Pos)                 /*!< 0x00000400 */
+#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            /*!<Off-State Selection for Idle mode */
+#define TIM_BDTR_OSSR_Pos         (11U)
+#define TIM_BDTR_OSSR_Msk         (0x1UL << TIM_BDTR_OSSR_Pos)                 /*!< 0x00000800 */
+#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            /*!<Off-State Selection for Run mode */
+#define TIM_BDTR_BKE_Pos          (12U)
+#define TIM_BDTR_BKE_Msk          (0x1UL << TIM_BDTR_BKE_Pos)                  /*!< 0x00001000 */
+#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             /*!<Break enable for Break 1 */
+#define TIM_BDTR_BKP_Pos          (13U)
+#define TIM_BDTR_BKP_Msk          (0x1UL << TIM_BDTR_BKP_Pos)                  /*!< 0x00002000 */
+#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             /*!<Break Polarity for Break 1 */
+#define TIM_BDTR_AOE_Pos          (14U)
+#define TIM_BDTR_AOE_Msk          (0x1UL << TIM_BDTR_AOE_Pos)                  /*!< 0x00004000 */
+#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             /*!<Automatic Output enable */
+#define TIM_BDTR_MOE_Pos          (15U)
+#define TIM_BDTR_MOE_Msk          (0x1UL << TIM_BDTR_MOE_Pos)                  /*!< 0x00008000 */
+#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             /*!<Main Output enable */
+
+#define TIM_BDTR_BKF_Pos          (16U)
+#define TIM_BDTR_BKF_Msk          (0xFUL << TIM_BDTR_BKF_Pos)                  /*!< 0x000F0000 */
+#define TIM_BDTR_BKF              TIM_BDTR_BKF_Msk                             /*!<Break Filter for Break 1 */
+#define TIM_BDTR_BK2F_Pos         (20U)
+#define TIM_BDTR_BK2F_Msk         (0xFUL << TIM_BDTR_BK2F_Pos)                 /*!< 0x00F00000 */
+#define TIM_BDTR_BK2F             TIM_BDTR_BK2F_Msk                            /*!<Break Filter for Break 2 */
+
+#define TIM_BDTR_BK2E_Pos         (24U)
+#define TIM_BDTR_BK2E_Msk         (0x1UL << TIM_BDTR_BK2E_Pos)                 /*!< 0x01000000 */
+#define TIM_BDTR_BK2E             TIM_BDTR_BK2E_Msk                            /*!<Break enable for Break 2 */
+#define TIM_BDTR_BK2P_Pos         (25U)
+#define TIM_BDTR_BK2P_Msk         (0x1UL << TIM_BDTR_BK2P_Pos)                 /*!< 0x02000000 */
+#define TIM_BDTR_BK2P             TIM_BDTR_BK2P_Msk                            /*!<Break Polarity for Break 2 */
+
+#define TIM_BDTR_BKDSRM_Pos       (26U)
+#define TIM_BDTR_BKDSRM_Msk       (0x1UL << TIM_BDTR_BKDSRM_Pos)               /*!< 0x04000000 */
+#define TIM_BDTR_BKDSRM           TIM_BDTR_BKDSRM_Msk                          /*!<Break disarming/re-arming */
+#define TIM_BDTR_BK2DSRM_Pos      (27U)
+#define TIM_BDTR_BK2DSRM_Msk      (0x1UL << TIM_BDTR_BK2DSRM_Pos)              /*!< 0x08000000 */
+#define TIM_BDTR_BK2DSRM          TIM_BDTR_BK2DSRM_Msk                         /*!<Break2 disarming/re-arming */
+
+#define TIM_BDTR_BKBID_Pos        (28U)
+#define TIM_BDTR_BKBID_Msk        (0x1UL << TIM_BDTR_BKBID_Pos)                /*!< 0x10000000 */
+#define TIM_BDTR_BKBID            TIM_BDTR_BKBID_Msk                           /*!<Break BIDirectional */
+#define TIM_BDTR_BK2BID_Pos       (29U)
+#define TIM_BDTR_BK2BID_Msk       (0x1UL << TIM_BDTR_BK2BID_Pos)               /*!< 0x20000000 */
+#define TIM_BDTR_BK2BID           TIM_BDTR_BK2BID_Msk                          /*!<Break2 BIDirectional */
+
+/*******************  Bit definition for TIM_DCR register  ********************/
+#define TIM_DCR_DBA_Pos           (0U)
+#define TIM_DCR_DBA_Msk           (0x1FUL << TIM_DCR_DBA_Pos)                  /*!< 0x0000001F */
+#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              /*!<DBA[4:0] bits (DMA Base Address) */
+#define TIM_DCR_DBA_0             (0x01UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000001 */
+#define TIM_DCR_DBA_1             (0x02UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000002 */
+#define TIM_DCR_DBA_2             (0x04UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000004 */
+#define TIM_DCR_DBA_3             (0x08UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000008 */
+#define TIM_DCR_DBA_4             (0x10UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000010 */
+
+#define TIM_DCR_DBL_Pos           (8U)
+#define TIM_DCR_DBL_Msk           (0x1FUL << TIM_DCR_DBL_Pos)                  /*!< 0x00001F00 */
+#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              /*!<DBL[4:0] bits (DMA Burst Length) */
+#define TIM_DCR_DBL_0             (0x01UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000100 */
+#define TIM_DCR_DBL_1             (0x02UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000200 */
+#define TIM_DCR_DBL_2             (0x04UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000400 */
+#define TIM_DCR_DBL_3             (0x08UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000800 */
+#define TIM_DCR_DBL_4             (0x10UL << TIM_DCR_DBL_Pos)                  /*!< 0x00001000 */
+
+/*******************  Bit definition for TIM_DMAR register  *******************/
+#define TIM_DMAR_DMAB_Pos         (0U)
+#define TIM_DMAR_DMAB_Msk         (0xFFFFUL << TIM_DMAR_DMAB_Pos)              /*!< 0x0000FFFF */
+#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            /*!<DMA register for burst accesses */
+
+/*******************  Bit definition for TIM1_OR1 register  *******************/
+#define TIM1_OR1_OCREF_CLR_Pos     (0U)
+#define TIM1_OR1_OCREF_CLR_Msk     (0x1UL << TIM1_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM1_OR1_OCREF_CLR         TIM1_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM1_AF1 register  *******************/
+#define TIM1_AF1_BKINE_Pos        (0U)
+#define TIM1_AF1_BKINE_Msk        (0x1UL << TIM1_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM1_AF1_BKINE            TIM1_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM1_AF1_BKCMP1E_Pos      (1U)
+#define TIM1_AF1_BKCMP1E_Msk      (0x1UL << TIM1_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM1_AF1_BKCMP1E          TIM1_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM1_AF1_BKCMP2E_Pos      (2U)
+#define TIM1_AF1_BKCMP2E_Msk      (0x1UL << TIM1_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM1_AF1_BKCMP2E          TIM1_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM1_AF1_BKINP_Pos        (9U)
+#define TIM1_AF1_BKINP_Msk        (0x1UL << TIM1_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM1_AF1_BKINP            TIM1_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM1_AF1_BKCMP1P_Pos      (10U)
+#define TIM1_AF1_BKCMP1P_Msk      (0x1UL << TIM1_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM1_AF1_BKCMP1P          TIM1_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM1_AF1_BKCMP2P_Pos      (11U)
+#define TIM1_AF1_BKCMP2P_Msk      (0x1UL << TIM1_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM1_AF1_BKCMP2P          TIM1_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+#define TIM1_AF1_ETRSEL_Pos       (14U)
+#define TIM1_AF1_ETRSEL_Msk       (0xFUL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM1_AF1_ETRSEL           TIM1_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM1 ETR source selection) */
+#define TIM1_AF1_ETRSEL_0         (0x1UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM1_AF1_ETRSEL_1         (0x2UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM1_AF1_ETRSEL_2         (0x4UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM1_AF1_ETRSEL_3         (0x8UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM1_AF2 register  *******************/
+#define TIM1_AF2_BK2INE_Pos       (0U)
+#define TIM1_AF2_BK2INE_Msk       (0x1UL << TIM1_AF2_BK2INE_Pos)               /*!< 0x00000001 */
+#define TIM1_AF2_BK2INE           TIM1_AF2_BK2INE_Msk                          /*!<BRK2 BKIN2 input enable */
+#define TIM1_AF2_BK2CMP1E_Pos     (1U)
+#define TIM1_AF2_BK2CMP1E_Msk     (0x1UL << TIM1_AF2_BK2CMP1E_Pos)             /*!< 0x00000002 */
+#define TIM1_AF2_BK2CMP1E         TIM1_AF2_BK2CMP1E_Msk                        /*!<BRK2 COMP1 enable */
+#define TIM1_AF2_BK2CMP2E_Pos     (2U)
+#define TIM1_AF2_BK2CMP2E_Msk     (0x1UL << TIM1_AF2_BK2CMP2E_Pos)             /*!< 0x00000004 */
+#define TIM1_AF2_BK2CMP2E         TIM1_AF2_BK2CMP2E_Msk                        /*!<BRK2 COMP2 enable */
+#define TIM1_AF2_BK2INP_Pos       (9U)
+#define TIM1_AF2_BK2INP_Msk       (0x1UL << TIM1_AF2_BK2INP_Pos)               /*!< 0x00000200 */
+#define TIM1_AF2_BK2INP           TIM1_AF2_BK2INP_Msk                          /*!<BRK2 BKIN2 input polarity */
+#define TIM1_AF2_BK2CMP1P_Pos     (10U)
+#define TIM1_AF2_BK2CMP1P_Msk     (0x1UL << TIM1_AF2_BK2CMP1P_Pos)             /*!< 0x00000400 */
+#define TIM1_AF2_BK2CMP1P         TIM1_AF2_BK2CMP1P_Msk                        /*!<BRK2 COMP1 input polarity */
+#define TIM1_AF2_BK2CMP2P_Pos     (11U)
+#define TIM1_AF2_BK2CMP2P_Msk     (0x1UL << TIM1_AF2_BK2CMP2P_Pos)             /*!< 0x00000800 */
+#define TIM1_AF2_BK2CMP2P         TIM1_AF2_BK2CMP2P_Msk                        /*!<BRK2 COMP2 input polarity */
+
+
+/*******************  Bit definition for TIM3_OR1 register  *******************/
+#define TIM3_OR1_OCREF_CLR_Pos     (0U)
+#define TIM3_OR1_OCREF_CLR_Msk     (0x1UL << TIM3_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM3_OR1_OCREF_CLR         TIM3_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM3_AF1 register  *******************/
+#define TIM3_AF1_ETRSEL_Pos       (14U)
+#define TIM3_AF1_ETRSEL_Msk       (0xFUL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM3_AF1_ETRSEL           TIM3_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM3 ETR source selection) */
+#define TIM3_AF1_ETRSEL_0         (0x1UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM3_AF1_ETRSEL_1         (0x2UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM3_AF1_ETRSEL_2         (0x4UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM3_AF1_ETRSEL_3         (0x8UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM14_AF1 register  *******************/
+#define TIM14_AF1_ETRSEL_Pos      (14U)
+#define TIM14_AF1_ETRSEL_Msk      (0xFUL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x0003C000 */
+#define TIM14_AF1_ETRSEL          TIM14_AF1_ETRSEL_Msk                         /*!<ETRSEL[3:0] bits (TIM14 ETR source selection) */
+#define TIM14_AF1_ETRSEL_0        (0x1UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00004000 */
+#define TIM14_AF1_ETRSEL_1        (0x2UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00008000 */
+#define TIM14_AF1_ETRSEL_2        (0x4UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00010000 */
+#define TIM14_AF1_ETRSEL_3        (0x8UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00020000 */
+
+
+/*******************  Bit definition for TIM16_AF1 register  ******************/
+#define TIM16_AF1_BKINE_Pos      (0U)
+#define TIM16_AF1_BKINE_Msk      (0x1UL << TIM16_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM16_AF1_BKINE          TIM16_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM16_AF1_BKCMP1E_Pos    (1U)
+#define TIM16_AF1_BKCMP1E_Msk    (0x1UL << TIM16_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM16_AF1_BKCMP1E        TIM16_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM16_AF1_BKCMP2E_Pos    (2U)
+#define TIM16_AF1_BKCMP2E_Msk    (0x1UL << TIM16_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM16_AF1_BKCMP2E        TIM16_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM16_AF1_BKINP_Pos      (9U)
+#define TIM16_AF1_BKINP_Msk      (0x1UL << TIM16_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM16_AF1_BKINP          TIM16_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM16_AF1_BKCMP1P_Pos    (10U)
+#define TIM16_AF1_BKCMP1P_Msk    (0x1UL << TIM16_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM16_AF1_BKCMP1P        TIM16_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM16_AF1_BKCMP2P_Pos    (11U)
+#define TIM16_AF1_BKCMP2P_Msk    (0x1UL << TIM16_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM16_AF1_BKCMP2P        TIM16_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM17_AF1 register  ******************/
+#define TIM17_AF1_BKINE_Pos      (0U)
+#define TIM17_AF1_BKINE_Msk      (0x1UL << TIM17_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM17_AF1_BKINE          TIM17_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM17_AF1_BKCMP1E_Pos    (1U)
+#define TIM17_AF1_BKCMP1E_Msk    (0x1UL << TIM17_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM17_AF1_BKCMP1E        TIM17_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM17_AF1_BKCMP2E_Pos    (2U)
+#define TIM17_AF1_BKCMP2E_Msk    (0x1UL << TIM17_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM17_AF1_BKCMP2E        TIM17_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM17_AF1_BKINP_Pos      (9U)
+#define TIM17_AF1_BKINP_Msk      (0x1UL << TIM17_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM17_AF1_BKINP          TIM17_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM17_AF1_BKCMP1P_Pos    (10U)
+#define TIM17_AF1_BKCMP1P_Msk    (0x1UL << TIM17_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM17_AF1_BKCMP1P        TIM17_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM17_AF1_BKCMP2P_Pos    (11U)
+#define TIM17_AF1_BKCMP2P_Msk    (0x1UL << TIM17_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM17_AF1_BKCMP2P        TIM17_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM_TISEL register  *********************/
+#define TIM_TISEL_TI1SEL_Pos      (0U)
+#define TIM_TISEL_TI1SEL_Msk      (0xFUL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x0000000F */
+#define TIM_TISEL_TI1SEL          TIM_TISEL_TI1SEL_Msk                         /*!<TI1SEL[3:0] bits (TIM TI1 SEL)*/
+#define TIM_TISEL_TI1SEL_0        (0x1UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000001 */
+#define TIM_TISEL_TI1SEL_1        (0x2UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000002 */
+#define TIM_TISEL_TI1SEL_2        (0x4UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000004 */
+#define TIM_TISEL_TI1SEL_3        (0x8UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000008 */
+
+#define TIM_TISEL_TI2SEL_Pos      (8U)
+#define TIM_TISEL_TI2SEL_Msk      (0xFUL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000F00 */
+#define TIM_TISEL_TI2SEL          TIM_TISEL_TI2SEL_Msk                         /*!<TI2SEL[3:0] bits (TIM TI2 SEL)*/
+#define TIM_TISEL_TI2SEL_0        (0x1UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000100 */
+#define TIM_TISEL_TI2SEL_1        (0x2UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000200 */
+#define TIM_TISEL_TI2SEL_2        (0x4UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000400 */
+#define TIM_TISEL_TI2SEL_3        (0x8UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000800 */
+
+#define TIM_TISEL_TI3SEL_Pos      (16U)
+#define TIM_TISEL_TI3SEL_Msk      (0xFUL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x000F0000 */
+#define TIM_TISEL_TI3SEL          TIM_TISEL_TI3SEL_Msk                         /*!<TI3SEL[3:0] bits (TIM TI3 SEL)*/
+#define TIM_TISEL_TI3SEL_0        (0x1UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00010000 */
+#define TIM_TISEL_TI3SEL_1        (0x2UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00020000 */
+#define TIM_TISEL_TI3SEL_2        (0x4UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00040000 */
+#define TIM_TISEL_TI3SEL_3        (0x8UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00080000 */
+
+#define TIM_TISEL_TI4SEL_Pos      (24U)
+#define TIM_TISEL_TI4SEL_Msk      (0xFUL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x0F000000 */
+#define TIM_TISEL_TI4SEL          TIM_TISEL_TI4SEL_Msk                         /*!<TI4SEL[3:0] bits (TIM TI4 SEL)*/
+#define TIM_TISEL_TI4SEL_0        (0x1UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x01000000 */
+#define TIM_TISEL_TI4SEL_1        (0x2UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x02000000 */
+#define TIM_TISEL_TI4SEL_2        (0x4UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x04000000 */
+#define TIM_TISEL_TI4SEL_3        (0x8UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x08000000 */
+
+
+
+/******************************************************************************/
+/*                                                                            */
+/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for USART_CR1 register  *******************/
+#define USART_CR1_UE_Pos             (0U)
+#define USART_CR1_UE_Msk             (0x1UL << USART_CR1_UE_Pos)               /*!< 0x00000001 */
+#define USART_CR1_UE                 USART_CR1_UE_Msk                          /*!< USART Enable */
+#define USART_CR1_UESM_Pos           (1U)
+#define USART_CR1_UESM_Msk           (0x1UL << USART_CR1_UESM_Pos)             /*!< 0x00000002 */
+#define USART_CR1_UESM               USART_CR1_UESM_Msk                        /*!< USART Enable in STOP Mode */
+#define USART_CR1_RE_Pos             (2U)
+#define USART_CR1_RE_Msk             (0x1UL << USART_CR1_RE_Pos)               /*!< 0x00000004 */
+#define USART_CR1_RE                 USART_CR1_RE_Msk                          /*!< Receiver Enable */
+#define USART_CR1_TE_Pos             (3U)
+#define USART_CR1_TE_Msk             (0x1UL << USART_CR1_TE_Pos)               /*!< 0x00000008 */
+#define USART_CR1_TE                 USART_CR1_TE_Msk                          /*!< Transmitter Enable */
+#define USART_CR1_IDLEIE_Pos         (4U)
+#define USART_CR1_IDLEIE_Msk         (0x1UL << USART_CR1_IDLEIE_Pos)           /*!< 0x00000010 */
+#define USART_CR1_IDLEIE             USART_CR1_IDLEIE_Msk                      /*!< IDLE Interrupt Enable */
+#define USART_CR1_RXNEIE_RXFNEIE_Pos   (5U)
+#define USART_CR1_RXNEIE_RXFNEIE_Msk   (0x1UL << USART_CR1_RXNEIE_RXFNEIE_Pos) /*!< 0x00000020 */
+#define USART_CR1_RXNEIE_RXFNEIE       USART_CR1_RXNEIE_RXFNEIE_Msk            /*!< RXNE/RXFIFO not empty Interrupt Enable */
+#define USART_CR1_TCIE_Pos           (6U)
+#define USART_CR1_TCIE_Msk           (0x1UL << USART_CR1_TCIE_Pos)             /*!< 0x00000040 */
+#define USART_CR1_TCIE               USART_CR1_TCIE_Msk                        /*!< Transmission Complete Interrupt Enable */
+#define USART_CR1_TXEIE_TXFNFIE_Pos  (7U)
+#define USART_CR1_TXEIE_TXFNFIE_Msk   (0x1UL << USART_CR1_TXEIE_TXFNFIE_Pos)   /*!< 0x00000080 */
+#define USART_CR1_TXEIE_TXFNFIE       USART_CR1_TXEIE_TXFNFIE_Msk              /*!< TXE/TXFIFO not full Interrupt Enable */
+#define USART_CR1_PEIE_Pos           (8U)
+#define USART_CR1_PEIE_Msk           (0x1UL << USART_CR1_PEIE_Pos)             /*!< 0x00000100 */
+#define USART_CR1_PEIE               USART_CR1_PEIE_Msk                        /*!< PE Interrupt Enable */
+#define USART_CR1_PS_Pos             (9U)
+#define USART_CR1_PS_Msk             (0x1UL << USART_CR1_PS_Pos)               /*!< 0x00000200 */
+#define USART_CR1_PS                 USART_CR1_PS_Msk                          /*!< Parity Selection */
+#define USART_CR1_PCE_Pos            (10U)
+#define USART_CR1_PCE_Msk            (0x1UL << USART_CR1_PCE_Pos)              /*!< 0x00000400 */
+#define USART_CR1_PCE                USART_CR1_PCE_Msk                         /*!< Parity Control Enable */
+#define USART_CR1_WAKE_Pos           (11U)
+#define USART_CR1_WAKE_Msk           (0x1UL << USART_CR1_WAKE_Pos)             /*!< 0x00000800 */
+#define USART_CR1_WAKE               USART_CR1_WAKE_Msk                        /*!< Receiver Wakeup method */
+#define USART_CR1_M_Pos              (12U)
+#define USART_CR1_M_Msk              (0x10001UL << USART_CR1_M_Pos)            /*!< 0x10001000 */
+#define USART_CR1_M                  USART_CR1_M_Msk                           /*!< Word length */
+#define USART_CR1_M0_Pos             (12U)
+#define USART_CR1_M0_Msk             (0x1UL << USART_CR1_M0_Pos)               /*!< 0x00001000 */
+#define USART_CR1_M0                 USART_CR1_M0_Msk                          /*!< Word length - Bit 0 */
+#define USART_CR1_MME_Pos            (13U)
+#define USART_CR1_MME_Msk            (0x1UL << USART_CR1_MME_Pos)              /*!< 0x00002000 */
+#define USART_CR1_MME                USART_CR1_MME_Msk                         /*!< Mute Mode Enable */
+#define USART_CR1_CMIE_Pos           (14U)
+#define USART_CR1_CMIE_Msk           (0x1UL << USART_CR1_CMIE_Pos)             /*!< 0x00004000 */
+#define USART_CR1_CMIE               USART_CR1_CMIE_Msk                        /*!< Character match interrupt enable */
+#define USART_CR1_OVER8_Pos          (15U)
+#define USART_CR1_OVER8_Msk          (0x1UL << USART_CR1_OVER8_Pos)            /*!< 0x00008000 */
+#define USART_CR1_OVER8              USART_CR1_OVER8_Msk                       /*!< Oversampling by 8-bit or 16-bit mode */
+#define USART_CR1_DEDT_Pos           (16U)
+#define USART_CR1_DEDT_Msk           (0x1FUL << USART_CR1_DEDT_Pos)            /*!< 0x001F0000 */
+#define USART_CR1_DEDT               USART_CR1_DEDT_Msk                        /*!< DEDT[4:0] bits (Driver Enable Deassertion Time) */
+#define USART_CR1_DEDT_0             (0x01UL << USART_CR1_DEDT_Pos)            /*!< 0x00010000 */
+#define USART_CR1_DEDT_1             (0x02UL << USART_CR1_DEDT_Pos)            /*!< 0x00020000 */
+#define USART_CR1_DEDT_2             (0x04UL << USART_CR1_DEDT_Pos)            /*!< 0x00040000 */
+#define USART_CR1_DEDT_3             (0x08UL << USART_CR1_DEDT_Pos)            /*!< 0x00080000 */
+#define USART_CR1_DEDT_4             (0x10UL << USART_CR1_DEDT_Pos)            /*!< 0x00100000 */
+#define USART_CR1_DEAT_Pos           (21U)
+#define USART_CR1_DEAT_Msk           (0x1FUL << USART_CR1_DEAT_Pos)            /*!< 0x03E00000 */
+#define USART_CR1_DEAT               USART_CR1_DEAT_Msk                        /*!< DEAT[4:0] bits (Driver Enable Assertion Time) */
+#define USART_CR1_DEAT_0             (0x01UL << USART_CR1_DEAT_Pos)            /*!< 0x00200000 */
+#define USART_CR1_DEAT_1             (0x02UL << USART_CR1_DEAT_Pos)            /*!< 0x00400000 */
+#define USART_CR1_DEAT_2             (0x04UL << USART_CR1_DEAT_Pos)            /*!< 0x00800000 */
+#define USART_CR1_DEAT_3             (0x08UL << USART_CR1_DEAT_Pos)            /*!< 0x01000000 */
+#define USART_CR1_DEAT_4             (0x10UL << USART_CR1_DEAT_Pos)            /*!< 0x02000000 */
+#define USART_CR1_RTOIE_Pos          (26U)
+#define USART_CR1_RTOIE_Msk          (0x1UL << USART_CR1_RTOIE_Pos)            /*!< 0x04000000 */
+#define USART_CR1_RTOIE              USART_CR1_RTOIE_Msk                       /*!< Receive Time Out interrupt enable */
+#define USART_CR1_EOBIE_Pos          (27U)
+#define USART_CR1_EOBIE_Msk          (0x1UL << USART_CR1_EOBIE_Pos)            /*!< 0x08000000 */
+#define USART_CR1_EOBIE              USART_CR1_EOBIE_Msk                       /*!< End of Block interrupt enable */
+#define USART_CR1_M1_Pos             (28U)
+#define USART_CR1_M1_Msk             (0x1UL << USART_CR1_M1_Pos)               /*!< 0x10000000 */
+#define USART_CR1_M1                 USART_CR1_M1_Msk                          /*!< Word length - Bit 1 */
+#define USART_CR1_FIFOEN_Pos         (29U)
+#define USART_CR1_FIFOEN_Msk         (0x1UL << USART_CR1_FIFOEN_Pos)           /*!< 0x20000000 */
+#define USART_CR1_FIFOEN             USART_CR1_FIFOEN_Msk                      /*!< FIFO mode enable */
+#define USART_CR1_TXFEIE_Pos         (30U)
+#define USART_CR1_TXFEIE_Msk         (0x1UL << USART_CR1_TXFEIE_Pos)           /*!< 0x40000000 */
+#define USART_CR1_TXFEIE             USART_CR1_TXFEIE_Msk                      /*!< TXFIFO empty interrupt enable */
+#define USART_CR1_RXFFIE_Pos         (31U)
+#define USART_CR1_RXFFIE_Msk         (0x1UL << USART_CR1_RXFFIE_Pos)           /*!< 0x80000000 */
+#define USART_CR1_RXFFIE             USART_CR1_RXFFIE_Msk                      /*!< RXFIFO Full interrupt enable */
+
+/******************  Bit definition for USART_CR2 register  *******************/
+#define USART_CR2_SLVEN_Pos          (0U)
+#define USART_CR2_SLVEN_Msk          (0x1UL << USART_CR2_SLVEN_Pos)            /*!< 0x00000001 */
+#define USART_CR2_SLVEN              USART_CR2_SLVEN_Msk                       /*!< Synchronous Slave mode enable */
+#define USART_CR2_DIS_NSS_Pos        (3U)
+#define USART_CR2_DIS_NSS_Msk        (0x1UL << USART_CR2_DIS_NSS_Pos)          /*!< 0x00000008 */
+#define USART_CR2_DIS_NSS            USART_CR2_DIS_NSS_Msk                     /*!< NSS input pin disable for SPI slave selection */
+#define USART_CR2_ADDM7_Pos          (4U)
+#define USART_CR2_ADDM7_Msk          (0x1UL << USART_CR2_ADDM7_Pos)            /*!< 0x00000010 */
+#define USART_CR2_ADDM7              USART_CR2_ADDM7_Msk                       /*!< 7-bit or 4-bit Address Detection */
+#define USART_CR2_LBDL_Pos           (5U)
+#define USART_CR2_LBDL_Msk           (0x1UL << USART_CR2_LBDL_Pos)             /*!< 0x00000020 */
+#define USART_CR2_LBDL               USART_CR2_LBDL_Msk                        /*!< LIN Break Detection Length */
+#define USART_CR2_LBDIE_Pos          (6U)
+#define USART_CR2_LBDIE_Msk          (0x1UL << USART_CR2_LBDIE_Pos)            /*!< 0x00000040 */
+#define USART_CR2_LBDIE              USART_CR2_LBDIE_Msk                       /*!< LIN Break Detection Interrupt Enable */
+#define USART_CR2_LBCL_Pos           (8U)
+#define USART_CR2_LBCL_Msk           (0x1UL << USART_CR2_LBCL_Pos)             /*!< 0x00000100 */
+#define USART_CR2_LBCL               USART_CR2_LBCL_Msk                        /*!< Last Bit Clock pulse */
+#define USART_CR2_CPHA_Pos           (9U)
+#define USART_CR2_CPHA_Msk           (0x1UL << USART_CR2_CPHA_Pos)             /*!< 0x00000200 */
+#define USART_CR2_CPHA               USART_CR2_CPHA_Msk                        /*!< Clock Phase */
+#define USART_CR2_CPOL_Pos           (10U)
+#define USART_CR2_CPOL_Msk           (0x1UL << USART_CR2_CPOL_Pos)             /*!< 0x00000400 */
+#define USART_CR2_CPOL               USART_CR2_CPOL_Msk                        /*!< Clock Polarity */
+#define USART_CR2_CLKEN_Pos          (11U)
+#define USART_CR2_CLKEN_Msk          (0x1UL << USART_CR2_CLKEN_Pos)            /*!< 0x00000800 */
+#define USART_CR2_CLKEN              USART_CR2_CLKEN_Msk                       /*!< Clock Enable */
+#define USART_CR2_STOP_Pos           (12U)
+#define USART_CR2_STOP_Msk           (0x3UL << USART_CR2_STOP_Pos)             /*!< 0x00003000 */
+#define USART_CR2_STOP               USART_CR2_STOP_Msk                        /*!< STOP[1:0] bits (STOP bits) */
+#define USART_CR2_STOP_0             (0x1UL << USART_CR2_STOP_Pos)             /*!< 0x00001000 */
+#define USART_CR2_STOP_1             (0x2UL << USART_CR2_STOP_Pos)             /*!< 0x00002000 */
+#define USART_CR2_LINEN_Pos          (14U)
+#define USART_CR2_LINEN_Msk          (0x1UL << USART_CR2_LINEN_Pos)            /*!< 0x00004000 */
+#define USART_CR2_LINEN              USART_CR2_LINEN_Msk                       /*!< LIN mode enable */
+#define USART_CR2_SWAP_Pos           (15U)
+#define USART_CR2_SWAP_Msk           (0x1UL << USART_CR2_SWAP_Pos)             /*!< 0x00008000 */
+#define USART_CR2_SWAP               USART_CR2_SWAP_Msk                        /*!< SWAP TX/RX pins */
+#define USART_CR2_RXINV_Pos          (16U)
+#define USART_CR2_RXINV_Msk          (0x1UL << USART_CR2_RXINV_Pos)            /*!< 0x00010000 */
+#define USART_CR2_RXINV              USART_CR2_RXINV_Msk                       /*!< RX pin active level inversion */
+#define USART_CR2_TXINV_Pos          (17U)
+#define USART_CR2_TXINV_Msk          (0x1UL << USART_CR2_TXINV_Pos)            /*!< 0x00020000 */
+#define USART_CR2_TXINV              USART_CR2_TXINV_Msk                       /*!< TX pin active level inversion */
+#define USART_CR2_DATAINV_Pos        (18U)
+#define USART_CR2_DATAINV_Msk        (0x1UL << USART_CR2_DATAINV_Pos)          /*!< 0x00040000 */
+#define USART_CR2_DATAINV            USART_CR2_DATAINV_Msk                     /*!< Binary data inversion */
+#define USART_CR2_MSBFIRST_Pos       (19U)
+#define USART_CR2_MSBFIRST_Msk       (0x1UL << USART_CR2_MSBFIRST_Pos)         /*!< 0x00080000 */
+#define USART_CR2_MSBFIRST           USART_CR2_MSBFIRST_Msk                    /*!< Most Significant Bit First */
+#define USART_CR2_ABREN_Pos          (20U)
+#define USART_CR2_ABREN_Msk          (0x1UL << USART_CR2_ABREN_Pos)            /*!< 0x00100000 */
+#define USART_CR2_ABREN              USART_CR2_ABREN_Msk                       /*!< Auto Baud-Rate Enable*/
+#define USART_CR2_ABRMODE_Pos        (21U)
+#define USART_CR2_ABRMODE_Msk        (0x3UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00600000 */
+#define USART_CR2_ABRMODE            USART_CR2_ABRMODE_Msk                     /*!< ABRMOD[1:0] bits (Auto Baud-Rate Mode) */
+#define USART_CR2_ABRMODE_0          (0x1UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00200000 */
+#define USART_CR2_ABRMODE_1          (0x2UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00400000 */
+#define USART_CR2_RTOEN_Pos          (23U)
+#define USART_CR2_RTOEN_Msk          (0x1UL << USART_CR2_RTOEN_Pos)            /*!< 0x00800000 */
+#define USART_CR2_RTOEN              USART_CR2_RTOEN_Msk                       /*!< Receiver Time-Out enable */
+#define USART_CR2_ADD_Pos            (24U)
+#define USART_CR2_ADD_Msk            (0xFFUL << USART_CR2_ADD_Pos)             /*!< 0xFF000000 */
+#define USART_CR2_ADD                USART_CR2_ADD_Msk                         /*!< Address of the USART node */
+
+/******************  Bit definition for USART_CR3 register  *******************/
+#define USART_CR3_EIE_Pos            (0U)
+#define USART_CR3_EIE_Msk            (0x1UL << USART_CR3_EIE_Pos)              /*!< 0x00000001 */
+#define USART_CR3_EIE                USART_CR3_EIE_Msk                         /*!< Error Interrupt Enable */
+#define USART_CR3_IREN_Pos           (1U)
+#define USART_CR3_IREN_Msk           (0x1UL << USART_CR3_IREN_Pos)             /*!< 0x00000002 */
+#define USART_CR3_IREN               USART_CR3_IREN_Msk                        /*!< IrDA mode Enable */
+#define USART_CR3_IRLP_Pos           (2U)
+#define USART_CR3_IRLP_Msk           (0x1UL << USART_CR3_IRLP_Pos)             /*!< 0x00000004 */
+#define USART_CR3_IRLP               USART_CR3_IRLP_Msk                        /*!< IrDA Low-Power */
+#define USART_CR3_HDSEL_Pos          (3U)
+#define USART_CR3_HDSEL_Msk          (0x1UL << USART_CR3_HDSEL_Pos)            /*!< 0x00000008 */
+#define USART_CR3_HDSEL              USART_CR3_HDSEL_Msk                       /*!< Half-Duplex Selection */
+#define USART_CR3_NACK_Pos           (4U)
+#define USART_CR3_NACK_Msk           (0x1UL << USART_CR3_NACK_Pos)             /*!< 0x00000010 */
+#define USART_CR3_NACK               USART_CR3_NACK_Msk                        /*!< SmartCard NACK enable */
+#define USART_CR3_SCEN_Pos           (5U)
+#define USART_CR3_SCEN_Msk           (0x1UL << USART_CR3_SCEN_Pos)             /*!< 0x00000020 */
+#define USART_CR3_SCEN               USART_CR3_SCEN_Msk                        /*!< SmartCard mode enable */
+#define USART_CR3_DMAR_Pos           (6U)
+#define USART_CR3_DMAR_Msk           (0x1UL << USART_CR3_DMAR_Pos)             /*!< 0x00000040 */
+#define USART_CR3_DMAR               USART_CR3_DMAR_Msk                        /*!< DMA Enable Receiver */
+#define USART_CR3_DMAT_Pos           (7U)
+#define USART_CR3_DMAT_Msk           (0x1UL << USART_CR3_DMAT_Pos)             /*!< 0x00000080 */
+#define USART_CR3_DMAT               USART_CR3_DMAT_Msk                        /*!< DMA Enable Transmitter */
+#define USART_CR3_RTSE_Pos           (8U)
+#define USART_CR3_RTSE_Msk           (0x1UL << USART_CR3_RTSE_Pos)             /*!< 0x00000100 */
+#define USART_CR3_RTSE               USART_CR3_RTSE_Msk                        /*!< RTS Enable */
+#define USART_CR3_CTSE_Pos           (9U)
+#define USART_CR3_CTSE_Msk           (0x1UL << USART_CR3_CTSE_Pos)             /*!< 0x00000200 */
+#define USART_CR3_CTSE               USART_CR3_CTSE_Msk                        /*!< CTS Enable */
+#define USART_CR3_CTSIE_Pos          (10U)
+#define USART_CR3_CTSIE_Msk          (0x1UL << USART_CR3_CTSIE_Pos)            /*!< 0x00000400 */
+#define USART_CR3_CTSIE              USART_CR3_CTSIE_Msk                       /*!< CTS Interrupt Enable */
+#define USART_CR3_ONEBIT_Pos         (11U)
+#define USART_CR3_ONEBIT_Msk         (0x1UL << USART_CR3_ONEBIT_Pos)           /*!< 0x00000800 */
+#define USART_CR3_ONEBIT             USART_CR3_ONEBIT_Msk                      /*!< One sample bit method enable */
+#define USART_CR3_OVRDIS_Pos         (12U)
+#define USART_CR3_OVRDIS_Msk         (0x1UL << USART_CR3_OVRDIS_Pos)           /*!< 0x00001000 */
+#define USART_CR3_OVRDIS             USART_CR3_OVRDIS_Msk                      /*!< Overrun Disable */
+#define USART_CR3_DDRE_Pos           (13U)
+#define USART_CR3_DDRE_Msk           (0x1UL << USART_CR3_DDRE_Pos)             /*!< 0x00002000 */
+#define USART_CR3_DDRE               USART_CR3_DDRE_Msk                        /*!< DMA Disable on Reception Error */
+#define USART_CR3_DEM_Pos            (14U)
+#define USART_CR3_DEM_Msk            (0x1UL << USART_CR3_DEM_Pos)              /*!< 0x00004000 */
+#define USART_CR3_DEM                USART_CR3_DEM_Msk                         /*!< Driver Enable Mode */
+#define USART_CR3_DEP_Pos            (15U)
+#define USART_CR3_DEP_Msk            (0x1UL << USART_CR3_DEP_Pos)              /*!< 0x00008000 */
+#define USART_CR3_DEP                USART_CR3_DEP_Msk                         /*!< Driver Enable Polarity Selection */
+#define USART_CR3_SCARCNT_Pos        (17U)
+#define USART_CR3_SCARCNT_Msk        (0x7UL << USART_CR3_SCARCNT_Pos)          /*!< 0x000E0000 */
+#define USART_CR3_SCARCNT            USART_CR3_SCARCNT_Msk                     /*!< SCARCNT[2:0] bits (SmartCard Auto-Retry Count) */
+#define USART_CR3_SCARCNT_0          (0x1UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00020000 */
+#define USART_CR3_SCARCNT_1          (0x2UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00040000 */
+#define USART_CR3_SCARCNT_2          (0x4UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00080000 */
+#define USART_CR3_WUS_Pos            (20U)
+#define USART_CR3_WUS_Msk            (0x3UL << USART_CR3_WUS_Pos)              /*!< 0x00300000 */
+#define USART_CR3_WUS                USART_CR3_WUS_Msk                         /*!< WUS[1:0] bits (Wake UP Interrupt Flag Selection) */
+#define USART_CR3_WUS_0              (0x1UL << USART_CR3_WUS_Pos)              /*!< 0x00100000 */
+#define USART_CR3_WUS_1              (0x2UL << USART_CR3_WUS_Pos)              /*!< 0x00200000 */
+#define USART_CR3_WUFIE_Pos          (22U)
+#define USART_CR3_WUFIE_Msk          (0x1UL << USART_CR3_WUFIE_Pos)            /*!< 0x00400000 */
+#define USART_CR3_WUFIE              USART_CR3_WUFIE_Msk                       /*!< Wake Up Interrupt Enable */
+#define USART_CR3_TXFTIE_Pos         (23U)
+#define USART_CR3_TXFTIE_Msk         (0x1UL << USART_CR3_TXFTIE_Pos)           /*!< 0x00800000 */
+#define USART_CR3_TXFTIE             USART_CR3_TXFTIE_Msk                      /*!< TXFIFO threshold interrupt enable */
+#define USART_CR3_TCBGTIE_Pos        (24U)
+#define USART_CR3_TCBGTIE_Msk        (0x1UL << USART_CR3_TCBGTIE_Pos)          /*!< 0x01000000 */
+#define USART_CR3_TCBGTIE            USART_CR3_TCBGTIE_Msk                     /*!< Transmission Complete Before Guard Time Interrupt Enable */
+#define USART_CR3_RXFTCFG_Pos        (25U)
+#define USART_CR3_RXFTCFG_Msk        (0x7UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x0E000000 */
+#define USART_CR3_RXFTCFG            USART_CR3_RXFTCFG_Msk                     /*!< RXFIFO FIFO threshold configuration */
+#define USART_CR3_RXFTCFG_0          (0x1UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x02000000 */
+#define USART_CR3_RXFTCFG_1          (0x2UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x04000000 */
+#define USART_CR3_RXFTCFG_2          (0x4UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x08000000 */
+#define USART_CR3_RXFTIE_Pos         (28U)
+#define USART_CR3_RXFTIE_Msk         (0x1UL << USART_CR3_RXFTIE_Pos)           /*!< 0x10000000 */
+#define USART_CR3_RXFTIE             USART_CR3_RXFTIE_Msk                      /*!< RXFIFO threshold interrupt enable */
+#define USART_CR3_TXFTCFG_Pos        (29U)
+#define USART_CR3_TXFTCFG_Msk        (0x7UL << USART_CR3_TXFTCFG_Pos)          /*!< 0xE0000000 */
+#define USART_CR3_TXFTCFG            USART_CR3_TXFTCFG_Msk                     /*!< TXFIFO threshold configuration */
+#define USART_CR3_TXFTCFG_0          (0x1UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x20000000 */
+#define USART_CR3_TXFTCFG_1          (0x2UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x40000000 */
+#define USART_CR3_TXFTCFG_2          (0x4UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x80000000 */
+
+/******************  Bit definition for USART_BRR register  *******************/
+#define USART_BRR_BRR                ((uint16_t)0xFFFF)                        /*!< USART  Baud rate register [15:0] */
+
+/******************  Bit definition for USART_GTPR register  ******************/
+#define USART_GTPR_PSC_Pos           (0U)
+#define USART_GTPR_PSC_Msk           (0xFFUL << USART_GTPR_PSC_Pos)            /*!< 0x000000FF */
+#define USART_GTPR_PSC               USART_GTPR_PSC_Msk                        /*!< PSC[7:0] bits (Prescaler value) */
+#define USART_GTPR_GT_Pos            (8U)
+#define USART_GTPR_GT_Msk            (0xFFUL << USART_GTPR_GT_Pos)             /*!< 0x0000FF00 */
+#define USART_GTPR_GT                USART_GTPR_GT_Msk                         /*!< GT[7:0] bits (Guard time value) */
+
+/*******************  Bit definition for USART_RTOR register  *****************/
+#define USART_RTOR_RTO_Pos           (0U)
+#define USART_RTOR_RTO_Msk           (0xFFFFFFUL << USART_RTOR_RTO_Pos)        /*!< 0x00FFFFFF */
+#define USART_RTOR_RTO               USART_RTOR_RTO_Msk                        /*!< Receiver Time Out Value */
+#define USART_RTOR_BLEN_Pos          (24U)
+#define USART_RTOR_BLEN_Msk          (0xFFUL << USART_RTOR_BLEN_Pos)           /*!< 0xFF000000 */
+#define USART_RTOR_BLEN              USART_RTOR_BLEN_Msk                       /*!< Block Length */
+
+/*******************  Bit definition for USART_RQR register  ******************/
+#define USART_RQR_ABRRQ        ((uint16_t)0x0001)                              /*!< Auto-Baud Rate Request */
+#define USART_RQR_SBKRQ        ((uint16_t)0x0002)                              /*!< Send Break Request */
+#define USART_RQR_MMRQ         ((uint16_t)0x0004)                              /*!< Mute Mode Request */
+#define USART_RQR_RXFRQ        ((uint16_t)0x0008)                              /*!< Receive Data flush Request */
+#define USART_RQR_TXFRQ        ((uint16_t)0x0010)                              /*!< Transmit data flush Request */
+
+/*******************  Bit definition for USART_ISR register  ******************/
+#define USART_ISR_PE_Pos             (0U)
+#define USART_ISR_PE_Msk             (0x1UL << USART_ISR_PE_Pos)               /*!< 0x00000001 */
+#define USART_ISR_PE                 USART_ISR_PE_Msk                          /*!< Parity Error */
+#define USART_ISR_FE_Pos             (1U)
+#define USART_ISR_FE_Msk             (0x1UL << USART_ISR_FE_Pos)               /*!< 0x00000002 */
+#define USART_ISR_FE                 USART_ISR_FE_Msk                          /*!< Framing Error */
+#define USART_ISR_NE_Pos             (2U)
+#define USART_ISR_NE_Msk             (0x1UL << USART_ISR_NE_Pos)               /*!< 0x00000004 */
+#define USART_ISR_NE                 USART_ISR_NE_Msk                          /*!< Noise detected Flag */
+#define USART_ISR_ORE_Pos            (3U)
+#define USART_ISR_ORE_Msk            (0x1UL << USART_ISR_ORE_Pos)              /*!< 0x00000008 */
+#define USART_ISR_ORE                USART_ISR_ORE_Msk                         /*!< OverRun Error */
+#define USART_ISR_IDLE_Pos           (4U)
+#define USART_ISR_IDLE_Msk           (0x1UL << USART_ISR_IDLE_Pos)             /*!< 0x00000010 */
+#define USART_ISR_IDLE               USART_ISR_IDLE_Msk                        /*!< IDLE line detected */
+#define USART_ISR_RXNE_RXFNE_Pos     (5U)
+#define USART_ISR_RXNE_RXFNE_Msk     (0x1UL << USART_ISR_RXNE_RXFNE_Pos)       /*!< 0x00000020 */
+#define USART_ISR_RXNE_RXFNE         USART_ISR_RXNE_RXFNE_Msk                  /*!< Read Data Register Not Empty/RXFIFO Not Empty */
+#define USART_ISR_TC_Pos             (6U)
+#define USART_ISR_TC_Msk             (0x1UL << USART_ISR_TC_Pos)               /*!< 0x00000040 */
+#define USART_ISR_TC                 USART_ISR_TC_Msk                          /*!< Transmission Complete */
+#define USART_ISR_TXE_TXFNF_Pos      (7U)
+#define USART_ISR_TXE_TXFNF_Msk      (0x1UL << USART_ISR_TXE_TXFNF_Pos)        /*!< 0x00000080 */
+#define USART_ISR_TXE_TXFNF          USART_ISR_TXE_TXFNF_Msk                   /*!< Transmit Data Register Empty/TXFIFO Not Full */
+#define USART_ISR_LBDF_Pos           (8U)
+#define USART_ISR_LBDF_Msk           (0x1UL << USART_ISR_LBDF_Pos)             /*!< 0x00000100 */
+#define USART_ISR_LBDF               USART_ISR_LBDF_Msk                        /*!< LIN Break Detection Flag */
+#define USART_ISR_CTSIF_Pos          (9U)
+#define USART_ISR_CTSIF_Msk          (0x1UL << USART_ISR_CTSIF_Pos)            /*!< 0x00000200 */
+#define USART_ISR_CTSIF              USART_ISR_CTSIF_Msk                       /*!< CTS interrupt flag */
+#define USART_ISR_CTS_Pos            (10U)
+#define USART_ISR_CTS_Msk            (0x1UL << USART_ISR_CTS_Pos)              /*!< 0x00000400 */
+#define USART_ISR_CTS                USART_ISR_CTS_Msk                         /*!< CTS flag */
+#define USART_ISR_RTOF_Pos           (11U)
+#define USART_ISR_RTOF_Msk           (0x1UL << USART_ISR_RTOF_Pos)             /*!< 0x00000800 */
+#define USART_ISR_RTOF               USART_ISR_RTOF_Msk                        /*!< Receiver Time Out */
+#define USART_ISR_EOBF_Pos           (12U)
+#define USART_ISR_EOBF_Msk           (0x1UL << USART_ISR_EOBF_Pos)             /*!< 0x00001000 */
+#define USART_ISR_EOBF               USART_ISR_EOBF_Msk                        /*!< End Of Block Flag */
+#define USART_ISR_UDR_Pos            (13U)
+#define USART_ISR_UDR_Msk            (0x1UL << USART_ISR_UDR_Pos)              /*!< 0x00002000 */
+#define USART_ISR_UDR                 USART_ISR_UDR_Msk                        /*!< SPI Slave Underrun Error Flag */
+#define USART_ISR_ABRE_Pos           (14U)
+#define USART_ISR_ABRE_Msk           (0x1UL << USART_ISR_ABRE_Pos)             /*!< 0x00004000 */
+#define USART_ISR_ABRE               USART_ISR_ABRE_Msk                        /*!< Auto-Baud Rate Error */
+#define USART_ISR_ABRF_Pos           (15U)
+#define USART_ISR_ABRF_Msk           (0x1UL << USART_ISR_ABRF_Pos)             /*!< 0x00008000 */
+#define USART_ISR_ABRF               USART_ISR_ABRF_Msk                        /*!< Auto-Baud Rate Flag */
+#define USART_ISR_BUSY_Pos           (16U)
+#define USART_ISR_BUSY_Msk           (0x1UL << USART_ISR_BUSY_Pos)             /*!< 0x00010000 */
+#define USART_ISR_BUSY               USART_ISR_BUSY_Msk                        /*!< Busy Flag */
+#define USART_ISR_CMF_Pos            (17U)
+#define USART_ISR_CMF_Msk            (0x1UL << USART_ISR_CMF_Pos)              /*!< 0x00020000 */
+#define USART_ISR_CMF                USART_ISR_CMF_Msk                         /*!< Character Match Flag */
+#define USART_ISR_SBKF_Pos           (18U)
+#define USART_ISR_SBKF_Msk           (0x1UL << USART_ISR_SBKF_Pos)             /*!< 0x00040000 */
+#define USART_ISR_SBKF               USART_ISR_SBKF_Msk                        /*!< Send Break Flag */
+#define USART_ISR_RWU_Pos            (19U)
+#define USART_ISR_RWU_Msk            (0x1UL << USART_ISR_RWU_Pos)              /*!< 0x00080000 */
+#define USART_ISR_RWU                USART_ISR_RWU_Msk                         /*!< Receive Wake Up from mute mode Flag */
+#define USART_ISR_WUF_Pos            (20U)
+#define USART_ISR_WUF_Msk            (0x1UL << USART_ISR_WUF_Pos)              /*!< 0x00100000 */
+#define USART_ISR_WUF                USART_ISR_WUF_Msk                         /*!< Wake Up from stop mode Flag */
+#define USART_ISR_TEACK_Pos          (21U)
+#define USART_ISR_TEACK_Msk          (0x1UL << USART_ISR_TEACK_Pos)            /*!< 0x00200000 */
+#define USART_ISR_TEACK              USART_ISR_TEACK_Msk                       /*!< Transmit Enable Acknowledge Flag */
+#define USART_ISR_REACK_Pos          (22U)
+#define USART_ISR_REACK_Msk          (0x1UL << USART_ISR_REACK_Pos)            /*!< 0x00400000 */
+#define USART_ISR_REACK              USART_ISR_REACK_Msk                       /*!< Receive Enable Acknowledge Flag */
+#define USART_ISR_TXFE_Pos           (23U)
+#define USART_ISR_TXFE_Msk           (0x1UL << USART_ISR_TXFE_Pos)             /*!< 0x00800000 */
+#define USART_ISR_TXFE               USART_ISR_TXFE_Msk                        /*!< TXFIFO Empty Flag */
+#define USART_ISR_RXFF_Pos           (24U)
+#define USART_ISR_RXFF_Msk           (0x1UL << USART_ISR_RXFF_Pos)             /*!< 0x01000000 */
+#define USART_ISR_RXFF               USART_ISR_RXFF_Msk                        /*!< RXFIFO Full Flag */
+#define USART_ISR_TCBGT_Pos          (25U)
+#define USART_ISR_TCBGT_Msk          (0x1UL << USART_ISR_TCBGT_Pos)            /*!< 0x02000000 */
+#define USART_ISR_TCBGT              USART_ISR_TCBGT_Msk                       /*!< Transmission Complete Before Guard Time Completion Flag */
+#define USART_ISR_RXFT_Pos           (26U)
+#define USART_ISR_RXFT_Msk           (0x1UL << USART_ISR_RXFT_Pos)             /*!< 0x04000000 */
+#define USART_ISR_RXFT               USART_ISR_RXFT_Msk                        /*!< RXFIFO Threshold Flag */
+#define USART_ISR_TXFT_Pos           (27U)
+#define USART_ISR_TXFT_Msk           (0x1UL << USART_ISR_TXFT_Pos)             /*!< 0x08000000 */
+#define USART_ISR_TXFT               USART_ISR_TXFT_Msk                        /*!< TXFIFO Threshold Flag */
+
+/*******************  Bit definition for USART_ICR register  ******************/
+#define USART_ICR_PECF_Pos           (0U)
+#define USART_ICR_PECF_Msk           (0x1UL << USART_ICR_PECF_Pos)             /*!< 0x00000001 */
+#define USART_ICR_PECF               USART_ICR_PECF_Msk                        /*!< Parity Error Clear Flag */
+#define USART_ICR_FECF_Pos           (1U)
+#define USART_ICR_FECF_Msk           (0x1UL << USART_ICR_FECF_Pos)             /*!< 0x00000002 */
+#define USART_ICR_FECF               USART_ICR_FECF_Msk                        /*!< Framing Error Clear Flag */
+#define USART_ICR_NECF_Pos           (2U)
+#define USART_ICR_NECF_Msk           (0x1UL << USART_ICR_NECF_Pos)             /*!< 0x00000004 */
+#define USART_ICR_NECF               USART_ICR_NECF_Msk                        /*!< Noise Error detected Clear Flag */
+#define USART_ICR_ORECF_Pos          (3U)
+#define USART_ICR_ORECF_Msk          (0x1UL << USART_ICR_ORECF_Pos)            /*!< 0x00000008 */
+#define USART_ICR_ORECF              USART_ICR_ORECF_Msk                       /*!< OverRun Error Clear Flag */
+#define USART_ICR_IDLECF_Pos         (4U)
+#define USART_ICR_IDLECF_Msk         (0x1UL << USART_ICR_IDLECF_Pos)           /*!< 0x00000010 */
+#define USART_ICR_IDLECF             USART_ICR_IDLECF_Msk                      /*!< IDLE line detected Clear Flag */
+#define USART_ICR_TXFECF_Pos         (5U)
+#define USART_ICR_TXFECF_Msk         (0x1UL << USART_ICR_TXFECF_Pos)           /*!< 0x00000020 */
+#define USART_ICR_TXFECF             USART_ICR_TXFECF_Msk                      /*!< TXFIFO Empty Clear Flag */
+#define USART_ICR_TCCF_Pos           (6U)
+#define USART_ICR_TCCF_Msk           (0x1UL << USART_ICR_TCCF_Pos)             /*!< 0x00000040 */
+#define USART_ICR_TCCF               USART_ICR_TCCF_Msk                        /*!< Transmission Complete Clear Flag */
+#define USART_ICR_TCBGTCF_Pos        (7U)
+#define USART_ICR_TCBGTCF_Msk        (0x1UL << USART_ICR_TCBGTCF_Pos)          /*!< 0x00000080 */
+#define USART_ICR_TCBGTCF            USART_ICR_TCBGTCF_Msk                     /*!< Transmission Complete Before Guard Time Clear Flag */
+#define USART_ICR_LBDCF_Pos          (8U)
+#define USART_ICR_LBDCF_Msk          (0x1UL << USART_ICR_LBDCF_Pos)            /*!< 0x00000100 */
+#define USART_ICR_LBDCF              USART_ICR_LBDCF_Msk                       /*!< LIN Break Detection Clear Flag */
+#define USART_ICR_CTSCF_Pos          (9U)
+#define USART_ICR_CTSCF_Msk          (0x1UL << USART_ICR_CTSCF_Pos)            /*!< 0x00000200 */
+#define USART_ICR_CTSCF              USART_ICR_CTSCF_Msk                       /*!< CTS Interrupt Clear Flag */
+#define USART_ICR_RTOCF_Pos          (11U)
+#define USART_ICR_RTOCF_Msk          (0x1UL << USART_ICR_RTOCF_Pos)            /*!< 0x00000800 */
+#define USART_ICR_RTOCF              USART_ICR_RTOCF_Msk                       /*!< Receiver Time Out Clear Flag */
+#define USART_ICR_EOBCF_Pos          (12U)
+#define USART_ICR_EOBCF_Msk          (0x1UL << USART_ICR_EOBCF_Pos)            /*!< 0x00001000 */
+#define USART_ICR_EOBCF              USART_ICR_EOBCF_Msk                       /*!< End Of Block Clear Flag */
+#define USART_ICR_UDRCF_Pos          (13U)
+#define USART_ICR_UDRCF_Msk          (0x1UL << USART_ICR_UDRCF_Pos)            /*!< 0x00002000 */
+#define USART_ICR_UDRCF              USART_ICR_UDRCF_Msk                       /*!< SPI Slave Underrun Clear Flag */
+#define USART_ICR_CMCF_Pos           (17U)
+#define USART_ICR_CMCF_Msk           (0x1UL << USART_ICR_CMCF_Pos)             /*!< 0x00020000 */
+#define USART_ICR_CMCF               USART_ICR_CMCF_Msk                        /*!< Character Match Clear Flag */
+#define USART_ICR_WUCF_Pos           (20U)
+#define USART_ICR_WUCF_Msk           (0x1UL << USART_ICR_WUCF_Pos)             /*!< 0x00100000 */
+#define USART_ICR_WUCF               USART_ICR_WUCF_Msk                        /*!< Wake Up from stop mode Clear Flag */
+
+/*******************  Bit definition for USART_RDR register  ******************/
+#define USART_RDR_RDR_Pos             (0U)
+#define USART_RDR_RDR_Msk             (0x1FFUL << USART_RDR_RDR_Pos)           /*!< 0x000001FF */
+#define USART_RDR_RDR                 USART_RDR_RDR_Msk                        /*!< RDR[8:0] bits (Receive Data value) */
+
+/*******************  Bit definition for USART_TDR register  ******************/
+#define USART_TDR_TDR_Pos             (0U)
+#define USART_TDR_TDR_Msk             (0x1FFUL << USART_TDR_TDR_Pos)           /*!< 0x000001FF */
+#define USART_TDR_TDR                 USART_TDR_TDR_Msk                        /*!< TDR[8:0] bits (Transmit Data value) */
+
+/*******************  Bit definition for USART_PRESC register  ****************/
+#define USART_PRESC_PRESCALER_Pos    (0U)
+#define USART_PRESC_PRESCALER_Msk    (0xFUL << USART_PRESC_PRESCALER_Pos)      /*!< 0x0000000F */
+#define USART_PRESC_PRESCALER        USART_PRESC_PRESCALER_Msk                 /*!< PRESCALER[3:0] bits (Clock prescaler) */
+#define USART_PRESC_PRESCALER_0      (0x1UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000001 */
+#define USART_PRESC_PRESCALER_1      (0x2UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000002 */
+#define USART_PRESC_PRESCALER_2      (0x4UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000004 */
+#define USART_PRESC_PRESCALER_3      (0x8UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000008 */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                            Window WATCHDOG                                 */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for WWDG_CR register  ********************/
+#define WWDG_CR_T_Pos           (0U)
+#define WWDG_CR_T_Msk           (0x7FUL << WWDG_CR_T_Pos)                      /*!< 0x0000007F */
+#define WWDG_CR_T               WWDG_CR_T_Msk                                  /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
+#define WWDG_CR_T_0             (0x01UL << WWDG_CR_T_Pos)                      /*!< 0x00000001 */
+#define WWDG_CR_T_1             (0x02UL << WWDG_CR_T_Pos)                      /*!< 0x00000002 */
+#define WWDG_CR_T_2             (0x04UL << WWDG_CR_T_Pos)                      /*!< 0x00000004 */
+#define WWDG_CR_T_3             (0x08UL << WWDG_CR_T_Pos)                      /*!< 0x00000008 */
+#define WWDG_CR_T_4             (0x10UL << WWDG_CR_T_Pos)                      /*!< 0x00000010 */
+#define WWDG_CR_T_5             (0x20UL << WWDG_CR_T_Pos)                      /*!< 0x00000020 */
+#define WWDG_CR_T_6             (0x40UL << WWDG_CR_T_Pos)                      /*!< 0x00000040 */
+
+#define WWDG_CR_WDGA_Pos        (7U)
+#define WWDG_CR_WDGA_Msk        (0x1UL << WWDG_CR_WDGA_Pos)                    /*!< 0x00000080 */
+#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               /*!<Activation bit */
+
+/*******************  Bit definition for WWDG_CFR register  *******************/
+#define WWDG_CFR_W_Pos          (0U)
+#define WWDG_CFR_W_Msk          (0x7FUL << WWDG_CFR_W_Pos)                     /*!< 0x0000007F */
+#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 /*!<W[6:0] bits (7-bit window value) */
+#define WWDG_CFR_W_0            (0x01UL << WWDG_CFR_W_Pos)                     /*!< 0x00000001 */
+#define WWDG_CFR_W_1            (0x02UL << WWDG_CFR_W_Pos)                     /*!< 0x00000002 */
+#define WWDG_CFR_W_2            (0x04UL << WWDG_CFR_W_Pos)                     /*!< 0x00000004 */
+#define WWDG_CFR_W_3            (0x08UL << WWDG_CFR_W_Pos)                     /*!< 0x00000008 */
+#define WWDG_CFR_W_4            (0x10UL << WWDG_CFR_W_Pos)                     /*!< 0x00000010 */
+#define WWDG_CFR_W_5            (0x20UL << WWDG_CFR_W_Pos)                     /*!< 0x00000020 */
+#define WWDG_CFR_W_6            (0x40UL << WWDG_CFR_W_Pos)                     /*!< 0x00000040 */
+
+#define WWDG_CFR_WDGTB_Pos      (11U)
+#define WWDG_CFR_WDGTB_Msk      (0x7UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00003800 */
+#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             /*!<WDGTB[2:0] bits (Timer Base) */
+#define WWDG_CFR_WDGTB_0        (0x1UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00000800 */
+#define WWDG_CFR_WDGTB_1        (0x2UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00001000 */
+#define WWDG_CFR_WDGTB_2        (0x4UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00002000 */
+
+#define WWDG_CFR_EWI_Pos        (9U)
+#define WWDG_CFR_EWI_Msk        (0x1UL << WWDG_CFR_EWI_Pos)                    /*!< 0x00000200 */
+#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               /*!<Early Wakeup Interrupt */
+
+/*******************  Bit definition for WWDG_SR register  ********************/
+#define WWDG_SR_EWIF_Pos        (0U)
+#define WWDG_SR_EWIF_Msk        (0x1UL << WWDG_SR_EWIF_Pos)                    /*!< 0x00000001 */
+#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               /*!<Early Wakeup Interrupt Flag */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                Debug MCU                                   */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for DBG_IDCODE register  *************/
+#define DBG_IDCODE_DEV_ID_Pos                          (0U)
+#define DBG_IDCODE_DEV_ID_Msk                          (0xFFFUL << DBG_IDCODE_DEV_ID_Pos)  /*!< 0x00000FFF */
+#define DBG_IDCODE_DEV_ID                              DBG_IDCODE_DEV_ID_Msk
+#define DBG_IDCODE_REV_ID_Pos                          (16U)
+#define DBG_IDCODE_REV_ID_Msk                          (0xFFFFUL << DBG_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
+#define DBG_IDCODE_REV_ID                              DBG_IDCODE_REV_ID_Msk
+
+/********************  Bit definition for DBG_CR register  *****************/
+#define DBG_CR_DBG_STOP_Pos                            (1U)
+#define DBG_CR_DBG_STOP_Msk                            (0x1UL << DBG_CR_DBG_STOP_Pos)      /*!< 0x00000002 */
+#define DBG_CR_DBG_STOP                                DBG_CR_DBG_STOP_Msk
+#define DBG_CR_DBG_STANDBY_Pos                         (2U)
+#define DBG_CR_DBG_STANDBY_Msk                         (0x1UL << DBG_CR_DBG_STANDBY_Pos)   /*!< 0x00000004 */
+#define DBG_CR_DBG_STANDBY                             DBG_CR_DBG_STANDBY_Msk
+
+
+/********************  Bit definition for DBG_APB_FZ1 register  ***********/
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Pos                  (1U)
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */
+#define DBG_APB_FZ1_DBG_TIM3_STOP                      DBG_APB_FZ1_DBG_TIM3_STOP_Msk
+#define DBG_APB_FZ1_DBG_RTC_STOP_Pos                   (10U)
+#define DBG_APB_FZ1_DBG_RTC_STOP_Msk                   (0x1UL << DBG_APB_FZ1_DBG_RTC_STOP_Pos)  /*!< 0x00000400 */
+#define DBG_APB_FZ1_DBG_RTC_STOP                       DBG_APB_FZ1_DBG_RTC_STOP_Msk
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Pos                  (11U)
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */
+#define DBG_APB_FZ1_DBG_WWDG_STOP                      DBG_APB_FZ1_DBG_WWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Pos                  (12U)
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */
+#define DBG_APB_FZ1_DBG_IWDG_STOP                      DBG_APB_FZ1_DBG_IWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos    (21U)
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk    (0x1UL << DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos) /*!< 0x00200000 */
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP        DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk
+
+/********************  Bit definition for DBG_APB_FZ2 register  ************/
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Pos                  (11U)
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Msk                  (0x1UL << DBG_APB_FZ2_DBG_TIM1_STOP_Pos)  /*!< 0x00000800 */
+#define DBG_APB_FZ2_DBG_TIM1_STOP                      DBG_APB_FZ2_DBG_TIM1_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Pos                 (15U)
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM14_STOP_Pos) /*!< 0x00008000 */
+#define DBG_APB_FZ2_DBG_TIM14_STOP                     DBG_APB_FZ2_DBG_TIM14_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Pos                 (17U)
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM16_STOP_Pos) /*!< 0x00020000 */
+#define DBG_APB_FZ2_DBG_TIM16_STOP                     DBG_APB_FZ2_DBG_TIM16_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Pos                 (18U)
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM17_STOP_Pos) /*!< 0x00040000 */
+#define DBG_APB_FZ2_DBG_TIM17_STOP                     DBG_APB_FZ2_DBG_TIM17_STOP_Msk
+
+
+/** @addtogroup Exported_macros
+  * @{
+  */
+
+/******************************* ADC Instances ********************************/
+#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
+
+#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)
+
+
+
+
+/******************************* CRC Instances ********************************/
+#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
+
+
+/******************************** DMA Instances *******************************/
+#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \
+                                       ((INSTANCE) == DMA1_Channel2) || \
+                                       ((INSTANCE) == DMA1_Channel3) || \
+                                       ((INSTANCE) == DMA1_Channel4) || \
+                                       ((INSTANCE) == DMA1_Channel5))
+/******************************** DMAMUX Instances ****************************/
+#define IS_DMAMUX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DMAMUX1)
+
+#define IS_DMAMUX_REQUEST_GEN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMAMUX1_RequestGenerator0) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator1) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator2) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator3))
+
+/******************************* GPIO Instances *******************************/
+#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                        ((INSTANCE) == GPIOB) || \
+                                        ((INSTANCE) == GPIOC) || \
+                                        ((INSTANCE) == GPIOD) || \
+                                        ((INSTANCE) == GPIOF))
+/******************************* GPIO AF Instances ****************************/
+#define IS_GPIO_AF_INSTANCE(INSTANCE)   IS_GPIO_ALL_INSTANCE(INSTANCE)
+
+/**************************** GPIO Lock Instances *****************************/
+#define IS_GPIO_LOCK_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                         ((INSTANCE) == GPIOB) || \
+                                         ((INSTANCE) == GPIOC))
+
+/******************************** I2C Instances *******************************/
+#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
+                                       ((INSTANCE) == I2C2))
+
+
+/****************************** RTC Instances *********************************/
+#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)
+
+/****************************** SMBUS Instances *******************************/
+#define IS_SMBUS_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))
+
+/****************************** WAKEUP_FROMSTOP Instances *******************************/
+#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))
+
+/******************************** SPI Instances *******************************/
+#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
+                                       ((INSTANCE) == SPI2))
+
+/******************************** SPI Instances *******************************/
+#define IS_I2S_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == SPI1)
+
+
+/****************** TIM Instances : All supported instances *******************/
+#define IS_TIM_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 32 bits counter ****************/
+#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) (0)
+
+/****************** TIM Instances : supporting the break function *************/
+#define IS_TIM_BREAK_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \
+                                            ((INSTANCE) == TIM16)   || \
+                                            ((INSTANCE) == TIM17))
+
+/************** TIM Instances : supporting Break source selection *************/
+#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                               ((INSTANCE) == TIM16)  || \
+                                               ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 2 break inputs *****************/
+#define IS_TIM_BKIN2_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/************* TIM Instances : at least 1 capture/compare channel *************/
+#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : at least 2 capture/compare channels *************/
+#define IS_TIM_CC2_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3))
+
+/************ TIM Instances : at least 3 capture/compare channels *************/
+#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3))
+
+/************ TIM Instances : at least 4 capture/compare channels *************/
+#define IS_TIM_CC4_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : at least 5 capture/compare channels *******/
+#define IS_TIM_CC5_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : at least 6 capture/compare channels *******/
+#define IS_TIM_CC6_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.COMDE) *******/
+#define IS_TIM_CCDMA_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : DMA requests generation (TIMx_DIER.UDE) ***/
+#define IS_TIM_DMA_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.CCxDE) *******/
+#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM14)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************** TIM Instances : DMA burst feature ***********************/
+#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************* TIM Instances : output(s) available **********************/
+#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
+    ((((INSTANCE) == TIM1) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4) ||          \
+      ((CHANNEL) == TIM_CHANNEL_5) ||          \
+      ((CHANNEL) == TIM_CHANNEL_6)))           \
+     ||                                        \
+     (((INSTANCE) == TIM3) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM14) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM16) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM17) &&                 \
+      (((CHANNEL) == TIM_CHANNEL_1))))
+/****************** TIM Instances : supporting complementary output(s) ********/
+#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
+   ((((INSTANCE) == TIM1) &&                    \
+     (((CHANNEL) == TIM_CHANNEL_1) ||           \
+      ((CHANNEL) == TIM_CHANNEL_2) ||           \
+      ((CHANNEL) == TIM_CHANNEL_3)))            \
+    ||                                          \
+    (((INSTANCE) == TIM16) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1))              \
+    ||                                          \
+    (((INSTANCE) == TIM17) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1)))
+
+/****************** TIM Instances : supporting clock division *****************/
+#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)    || \
+                                                    ((INSTANCE) == TIM3)    || \
+                                                    ((INSTANCE) == TIM14)   || \
+                                                    ((INSTANCE) == TIM16)   || \
+                                                    ((INSTANCE) == TIM17))
+
+/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/
+#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/
+#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting combined 3-phase PWM mode ******/
+#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : supporting commutation event generation ***/
+#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                     ((INSTANCE) == TIM16)  || \
+                                                     ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting counting mode selection ********/
+#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting encoder interface **************/
+#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                      ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting Hall sensor interface **********/
+#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                         ((INSTANCE) == TIM3))
+
+/**************** TIM Instances : external trigger input available ************/
+#define IS_TIM_ETR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM3))
+
+/************* TIM Instances : supporting ETR source selection ***************/
+#define IS_TIM_ETRSEL_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                             ((INSTANCE) == TIM3))
+
+/****** TIM Instances : Master mode available (TIMx_CR2.MMS available )********/
+#define IS_TIM_MASTER_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM3))
+
+/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
+#define IS_TIM_SLAVE_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting OCxREF clear *******************/
+#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \
+                                                       ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting bitfield OCCS in SMCR register *******************/
+#define IS_TIM_OCCS_INSTANCE(INSTANCE)                (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : remapping capability **********************/
+#define IS_TIM_REMAP_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : supporting repetition counter *************/
+#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM16) || \
+                                                       ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/
+#define IS_TIM_TRGO2_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************* TIM Instances : Timer input XOR function *****************/
+#define IS_TIM_XOR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM3))
+
+/******************* TIM Instances : Timer input selection ********************/
+#define IS_TIM_TISEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : Advanced timers  ********************************/
+#define IS_TIM_ADVANCED_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************** UART Instances : Asynchronous mode **********************/
+#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                    ((INSTANCE) == USART2))
+
+/******************** USART Instances : Synchronous mode **********************/
+#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                     ((INSTANCE) == USART2))
+/****************** UART Instances : Hardware Flow control ********************/
+#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                           ((INSTANCE) == USART2))
+
+/********************* USART Instances : Smard card mode ***********************/
+#define IS_SMARTCARD_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
+/****************** UART Instances : Auto Baud Rate detection ****************/
+#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
+/******************** UART Instances : Half-Duplex mode **********************/
+#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                 ((INSTANCE) == USART2))
+
+/******************** UART Instances : LIN mode **********************/
+#define IS_UART_LIN_INSTANCE(INSTANCE)   ((INSTANCE) == USART1)
+/******************** UART Instances : Wake-up from Stop mode **********************/
+#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)   ((INSTANCE) == USART1)
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \
+                                                      ((INSTANCE) == USART2))
+
+/****************** UART Instances : SPI Slave selection mode ***************/
+#define IS_UART_SPI_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                              ((INSTANCE) == USART2))
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_FIFO_INSTANCE(INSTANCE)     ((INSTANCE) == USART1)
+
+/*********************** UART Instances : IRDA mode ***************************/
+#define IS_IRDA_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
+
+#define IS_LPUART_INSTANCE(INSTANCE)    (0U)
+
+/****************************** IWDG Instances ********************************/
+#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)
+
+/****************************** WWDG Instances ********************************/
+#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)
+
+
+/**
+  * @}
+  */
+
+ /**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* STM32G030xx_H */
+
+/**
+  * @}
+  */
+
+  /**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g031xx.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g031xx.h
new file mode 100644
index 0000000..846cb1d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g031xx.h
@@ -0,0 +1,7876 @@
+/**
+  ******************************************************************************
+  * @file    stm32g031xx.h
+  * @author  MCD Application Team
+  * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer Header File.
+  *          This file contains all the peripheral register's definitions, bits
+  *          definitions and memory mapping for stm32g031xx devices.
+  *
+  *          This file contains:
+  *           - Data structures and the address mapping for all peripherals
+  *           - Peripheral's registers declarations and bits definition
+  *           - Macros to access peripheral's registers hardware
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+/** @addtogroup CMSIS_Device
+  * @{
+  */
+
+/** @addtogroup stm32g031xx
+  * @{
+  */
+
+#ifndef STM32G031xx_H
+#define STM32G031xx_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif /* __cplusplus */
+
+/** @addtogroup Configuration_section_for_CMSIS
+  * @{
+  */
+
+/**
+  * @brief Configuration of the Cortex-M0+ Processor and Core Peripherals
+   */
+#define __CM0PLUS_REV             0U /*!< Core Revision r0p0                            */
+#define __MPU_PRESENT             1U /*!< STM32G0xx  provides an MPU                    */
+#define __VTOR_PRESENT            1U /*!< Vector  Table  Register supported             */
+#define __NVIC_PRIO_BITS          2U /*!< STM32G0xx uses 2 Bits for the Priority Levels */
+#define __Vendor_SysTickConfig    0U /*!< Set to 1 if different SysTick Config is used  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_interrupt_number_definition
+  * @{
+  */
+
+/**
+ * @brief stm32g031xx Interrupt Number Definition, according to the selected device
+ *        in @ref Library_configuration_section
+ */
+
+/*!< Interrupt Number Definition */
+typedef enum
+{
+/******  Cortex-M0+ Processor Exceptions Numbers ***************************************************************/
+  NonMaskableInt_IRQn         = -14,    /*!< 2 Non Maskable Interrupt                                          */
+  HardFault_IRQn              = -13,    /*!< 3 Cortex-M Hard Fault Interrupt                                   */
+  SVC_IRQn                    = -5,     /*!< 11 Cortex-M SV Call Interrupt                                     */
+  PendSV_IRQn                 = -2,     /*!< 14 Cortex-M Pend SV Interrupt                                     */
+  SysTick_IRQn                = -1,     /*!< 15 Cortex-M System Tick Interrupt                                 */
+/******  STM32G0xxxx specific Interrupt Numbers ****************************************************************/
+  WWDG_IRQn                   = 0,      /*!< Window WatchDog Interrupt                                         */
+  PVD_IRQn                    = 1,      /*!< PVD through EXTI line 16                                          */
+  RTC_TAMP_IRQn               = 2,      /*!< RTC interrupt through the EXTI line 19 & 21                       */
+  FLASH_IRQn                  = 3,      /*!< FLASH global Interrupt                                            */
+  RCC_IRQn                    = 4,      /*!< RCC global Interrupt                                              */
+  EXTI0_1_IRQn                = 5,      /*!< EXTI 0 and 1 Interrupts                                           */
+  EXTI2_3_IRQn                = 6,      /*!< EXTI Line 2 and 3 Interrupts                                      */
+  EXTI4_15_IRQn               = 7,      /*!< EXTI Line 4 to 15 Interrupts                                      */
+  DMA1_Channel1_IRQn          = 9,      /*!< DMA1 Channel 1 Interrupt                                          */
+  DMA1_Channel2_3_IRQn        = 10,     /*!< DMA1 Channel 2 and Channel 3 Interrupts                           */
+  DMA1_Ch4_5_DMAMUX1_OVR_IRQn = 11,     /*!< DMA1 Channel 4 to Channel 5 and DMAMUX1 Overrun Interrupts        */
+  ADC1_IRQn                   = 12,     /*!< ADC1 Interrupts                                                   */
+  TIM1_BRK_UP_TRG_COM_IRQn    = 13,     /*!< TIM1 Break, Update, Trigger and Commutation Interrupts            */
+  TIM1_CC_IRQn                = 14,     /*!< TIM1 Capture Compare Interrupt                                    */
+  TIM2_IRQn                   = 15,     /*!< TIM2 Interrupt                                                    */
+  TIM3_IRQn                   = 16,     /*!< TIM3 global Interrupt                                             */
+  LPTIM1_IRQn                 = 17,     /*!< LPTIM1 global Interrupts                                          */
+  LPTIM2_IRQn                 = 18,     /*!< LPTIM2 global Interrupt                                           */
+  TIM14_IRQn                  = 19,     /*!< TIM14 global Interrupt                                            */
+  TIM16_IRQn                  = 21,     /*!< TIM16 global Interrupt                                            */
+  TIM17_IRQn                  = 22,     /*!< TIM17 global Interrupt                                            */
+  I2C1_IRQn                   = 23,     /*!< I2C1 Interrupt  (combined with EXTI 23)                           */
+  I2C2_IRQn                   = 24,     /*!< I2C2 Interrupt                                                    */
+  SPI1_IRQn                   = 25,     /*!< SPI1/I2S1 Interrupt                                               */
+  SPI2_IRQn                   = 26,     /*!< SPI2 Interrupt                                                    */
+  USART1_IRQn                 = 27,     /*!< USART1 Interrupt                                                  */
+  USART2_IRQn                 = 28,     /*!< USART2 Interrupt                                                  */
+  LPUART1_IRQn                = 29,     /*!< LPUART1 globlal Interrupts (combined with EXTI 28)                 */
+} IRQn_Type;
+
+/**
+  * @}
+  */
+
+#include "core_cm0plus.h"               /* Cortex-M0+ processor and core peripherals */
+#include "system_stm32g0xx.h"
+#include <stdint.h>
+
+/** @addtogroup Peripheral_registers_structures
+  * @{
+  */
+
+/**
+  * @brief Analog to Digital Converter
+  */
+typedef struct
+{
+  __IO uint32_t ISR;          /*!< ADC interrupt and status register,             Address offset: 0x00 */
+  __IO uint32_t IER;          /*!< ADC interrupt enable register,                 Address offset: 0x04 */
+  __IO uint32_t CR;           /*!< ADC control register,                          Address offset: 0x08 */
+  __IO uint32_t CFGR1;        /*!< ADC configuration register 1,                  Address offset: 0x0C */
+  __IO uint32_t CFGR2;        /*!< ADC configuration register 2,                  Address offset: 0x10 */
+  __IO uint32_t SMPR;         /*!< ADC sampling time register,                    Address offset: 0x14 */
+       uint32_t RESERVED1;    /*!< Reserved,                                                      0x18 */
+       uint32_t RESERVED2;    /*!< Reserved,                                                      0x1C */
+  __IO uint32_t TR1;          /*!< ADC analog watchdog 1 threshold register,      Address offset: 0x20 */
+  __IO uint32_t TR2;          /*!< ADC analog watchdog 2 threshold register,      Address offset: 0x24 */
+  __IO uint32_t CHSELR;       /*!< ADC group regular sequencer register,          Address offset: 0x28 */
+  __IO uint32_t TR3;          /*!< ADC analog watchdog 3 threshold register,      Address offset: 0x2C */
+       uint32_t RESERVED3[4]; /*!< Reserved,                                               0x30 - 0x3C */
+  __IO uint32_t DR;           /*!< ADC group regular data register,               Address offset: 0x40 */
+       uint32_t RESERVED4[23];/*!< Reserved,                                               0x44 - 0x9C */
+  __IO uint32_t AWD2CR;       /*!< ADC analog watchdog 2 configuration register,  Address offset: 0xA0 */
+  __IO uint32_t AWD3CR;       /*!< ADC analog watchdog 3 configuration register,  Address offset: 0xA4 */
+       uint32_t RESERVED5[3]; /*!< Reserved,                                               0xA8 - 0xB0 */
+  __IO uint32_t CALFACT;      /*!< ADC Calibration factor register,               Address offset: 0xB4 */
+} ADC_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t CCR;          /*!< ADC common configuration register,             Address offset: ADC1 base address + 0x308 */
+} ADC_Common_TypeDef;
+
+
+
+
+/**
+  * @brief CRC calculation unit
+  */
+typedef struct
+{
+  __IO uint32_t DR;             /*!< CRC Data register,                         Address offset: 0x00 */
+  __IO uint32_t IDR;            /*!< CRC Independent data register,             Address offset: 0x04 */
+  __IO uint32_t CR;             /*!< CRC Control register,                      Address offset: 0x08 */
+       uint32_t RESERVED1;      /*!< Reserved,                                                  0x0C */
+  __IO uint32_t INIT;           /*!< Initial CRC value register,                Address offset: 0x10 */
+  __IO uint32_t POL;            /*!< CRC polynomial register,                   Address offset: 0x14 */
+} CRC_TypeDef;
+
+
+/**
+  * @brief Debug MCU
+  */
+typedef struct
+{
+  __IO uint32_t IDCODE;      /*!< MCU device ID code,              Address offset: 0x00 */
+  __IO uint32_t CR;          /*!< Debug configuration register,    Address offset: 0x04 */
+  __IO uint32_t APBFZ1;      /*!< Debug APB freeze register 1,     Address offset: 0x08 */
+  __IO uint32_t APBFZ2;      /*!< Debug APB freeze register 2,     Address offset: 0x0C */
+} DBG_TypeDef;
+
+/**
+  * @brief DMA Controller
+  */
+typedef struct
+{
+  __IO uint32_t CCR;         /*!< DMA channel x configuration register        */
+  __IO uint32_t CNDTR;       /*!< DMA channel x number of data register       */
+  __IO uint32_t CPAR;        /*!< DMA channel x peripheral address register   */
+  __IO uint32_t CMAR;        /*!< DMA channel x memory address register       */
+} DMA_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t ISR;         /*!< DMA interrupt status register,                 Address offset: 0x00 */
+  __IO uint32_t IFCR;        /*!< DMA interrupt flag clear register,             Address offset: 0x04 */
+} DMA_TypeDef;
+
+/**
+  * @brief DMA Multiplexer
+  */
+typedef struct
+{
+  __IO uint32_t   CCR;       /*!< DMA Multiplexer Channel x Control Register    Address offset: 0x0004 * (channel x) */
+}DMAMUX_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   CSR;       /*!< DMA Channel Status Register                    Address offset: 0x0080   */
+  __IO uint32_t   CFR;       /*!< DMA Channel Clear Flag Register                Address offset: 0x0084   */
+}DMAMUX_ChannelStatus_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGCR;        /*!< DMA Request Generator x Control Register     Address offset: 0x0100 + 0x0004 * (Req Gen x) */
+}DMAMUX_RequestGen_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGSR;        /*!< DMA Request Generator Status Register        Address offset: 0x0140   */
+  __IO uint32_t   RGCFR;       /*!< DMA Request Generator Clear Flag Register    Address offset: 0x0144   */
+}DMAMUX_RequestGenStatus_TypeDef;
+
+/**
+  * @brief Asynch Interrupt/Event Controller (EXTI)
+  */
+typedef struct
+{
+  __IO uint32_t RTSR1;          /*!< EXTI Rising Trigger Selection Register 1,        Address offset:   0x00 */
+  __IO uint32_t FTSR1;          /*!< EXTI Falling Trigger Selection Register 1,       Address offset:   0x04 */
+  __IO uint32_t SWIER1;         /*!< EXTI Software Interrupt event Register 1,        Address offset:   0x08 */
+  __IO uint32_t RPR1;           /*!< EXTI Rising Pending Register 1,                  Address offset:   0x0C */
+  __IO uint32_t FPR1;           /*!< EXTI Falling Pending Register 1,                 Address offset:   0x10 */
+       uint32_t RESERVED1[3];   /*!< Reserved 1,                                                0x14 -- 0x1C */
+       uint32_t RESERVED2[5];   /*!< Reserved 2,                                                0x20 -- 0x30 */
+       uint32_t RESERVED3[11];  /*!< Reserved 3,                                                0x34 -- 0x5C */
+  __IO uint32_t EXTICR[4];      /*!< EXTI External Interrupt Configuration Register,            0x60 -- 0x6C */
+       uint32_t RESERVED4[4];   /*!< Reserved 4,                                                0x70 -- 0x7C */
+  __IO uint32_t IMR1;           /*!< EXTI Interrupt Mask Register 1,                  Address offset:   0x80 */
+  __IO uint32_t EMR1;           /*!< EXTI Event Mask Register 1,                      Address offset:   0x84 */
+} EXTI_TypeDef;
+
+/**
+  * @brief FLASH Registers
+  */
+typedef struct
+{
+  __IO uint32_t ACR;          /*!< FLASH Access Control register,                     Address offset: 0x00 */
+       uint32_t RESERVED1;    /*!< Reserved1,                                         Address offset: 0x04 */
+  __IO uint32_t KEYR;         /*!< FLASH Key register,                                Address offset: 0x08 */
+  __IO uint32_t OPTKEYR;      /*!< FLASH Option Key register,                         Address offset: 0x0C */
+  __IO uint32_t SR;           /*!< FLASH Status register,                             Address offset: 0x10 */
+  __IO uint32_t CR;           /*!< FLASH Control register,                            Address offset: 0x14 */
+  __IO uint32_t ECCR;         /*!< FLASH ECC register,                                Address offset: 0x18 */
+       uint32_t RESERVED2;    /*!< Reserved2,                                         Address offset: 0x1C */
+  __IO uint32_t OPTR;         /*!< FLASH Option register,                             Address offset: 0x20 */
+  __IO uint32_t PCROP1ASR;    /*!< FLASH Bank PCROP area A Start address register,    Address offset: 0x24 */
+  __IO uint32_t PCROP1AER;    /*!< FLASH Bank PCROP area A End address register,      Address offset: 0x28 */
+  __IO uint32_t WRP1AR;       /*!< FLASH Bank WRP area A address register,            Address offset: 0x2C */
+  __IO uint32_t WRP1BR;       /*!< FLASH Bank WRP area B address register,            Address offset: 0x30 */
+  __IO uint32_t PCROP1BSR;    /*!< FLASH Bank PCROP area B Start address register,    Address offset: 0x34 */
+  __IO uint32_t PCROP1BER;    /*!< FLASH Bank PCROP area B End address register,      Address offset: 0x38 */
+       uint32_t RESERVED8[17];/*!< Reserved8,                                         Address offset: 0x3C--0x7C */
+  __IO uint32_t SECR;         /*!< FLASH security register ,                          Address offset: 0x80 */
+} FLASH_TypeDef;
+
+/**
+  * @brief General Purpose I/O
+  */
+typedef struct
+{
+  __IO uint32_t MODER;       /*!< GPIO port mode register,               Address offset: 0x00      */
+  __IO uint32_t OTYPER;      /*!< GPIO port output type register,        Address offset: 0x04      */
+  __IO uint32_t OSPEEDR;     /*!< GPIO port output speed register,       Address offset: 0x08      */
+  __IO uint32_t PUPDR;       /*!< GPIO port pull-up/pull-down register,  Address offset: 0x0C      */
+  __IO uint32_t IDR;         /*!< GPIO port input data register,         Address offset: 0x10      */
+  __IO uint32_t ODR;         /*!< GPIO port output data register,        Address offset: 0x14      */
+  __IO uint32_t BSRR;        /*!< GPIO port bit set/reset  register,     Address offset: 0x18      */
+  __IO uint32_t LCKR;        /*!< GPIO port configuration lock register, Address offset: 0x1C      */
+  __IO uint32_t AFR[2];      /*!< GPIO alternate function registers,     Address offset: 0x20-0x24 */
+  __IO uint32_t BRR;         /*!< GPIO Bit Reset register,               Address offset: 0x28      */
+} GPIO_TypeDef;
+
+
+/**
+  * @brief Inter-integrated Circuit Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< I2C Control register 1,            Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< I2C Control register 2,            Address offset: 0x04 */
+  __IO uint32_t OAR1;        /*!< I2C Own address 1 register,        Address offset: 0x08 */
+  __IO uint32_t OAR2;        /*!< I2C Own address 2 register,        Address offset: 0x0C */
+  __IO uint32_t TIMINGR;     /*!< I2C Timing register,               Address offset: 0x10 */
+  __IO uint32_t TIMEOUTR;    /*!< I2C Timeout register,              Address offset: 0x14 */
+  __IO uint32_t ISR;         /*!< I2C Interrupt and status register, Address offset: 0x18 */
+  __IO uint32_t ICR;         /*!< I2C Interrupt clear register,      Address offset: 0x1C */
+  __IO uint32_t PECR;        /*!< I2C PEC register,                  Address offset: 0x20 */
+  __IO uint32_t RXDR;        /*!< I2C Receive data register,         Address offset: 0x24 */
+  __IO uint32_t TXDR;        /*!< I2C Transmit data register,        Address offset: 0x28 */
+} I2C_TypeDef;
+
+/**
+  * @brief Independent WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t KR;          /*!< IWDG Key register,       Address offset: 0x00 */
+  __IO uint32_t PR;          /*!< IWDG Prescaler register, Address offset: 0x04 */
+  __IO uint32_t RLR;         /*!< IWDG Reload register,    Address offset: 0x08 */
+  __IO uint32_t SR;          /*!< IWDG Status register,    Address offset: 0x0C */
+  __IO uint32_t WINR;        /*!< IWDG Window register,    Address offset: 0x10 */
+} IWDG_TypeDef;
+
+/**
+  * @brief LPTIMER
+  */
+typedef struct
+{
+  __IO uint32_t ISR;              /*!< LPTIM Interrupt and Status register,                Address offset: 0x00 */
+  __IO uint32_t ICR;              /*!< LPTIM Interrupt Clear register,                     Address offset: 0x04 */
+  __IO uint32_t IER;              /*!< LPTIM Interrupt Enable register,                    Address offset: 0x08 */
+  __IO uint32_t CFGR;             /*!< LPTIM Configuration register,                       Address offset: 0x0C */
+  __IO uint32_t CR;               /*!< LPTIM Control register,                             Address offset: 0x10 */
+  __IO uint32_t CMP;              /*!< LPTIM Compare register,                             Address offset: 0x14 */
+  __IO uint32_t ARR;              /*!< LPTIM Autoreload register,                          Address offset: 0x18 */
+  __IO uint32_t CNT;              /*!< LPTIM Counter register,                             Address offset: 0x1C */
+  __IO uint32_t RESERVED1;        /*!< Reserved1,                                          Address offset: 0x20 */
+  __IO uint32_t CFGR2;            /*!< LPTIM Option register,                              Address offset: 0x24 */
+} LPTIM_TypeDef;
+
+
+/**
+  * @brief Power Control
+  */
+typedef struct
+{
+  __IO uint32_t CR1;          /*!< PWR Power Control Register 1,                     Address offset: 0x00 */
+  __IO uint32_t CR2;          /*!< PWR Power Control Register 2,                     Address offset: 0x04 */
+  __IO uint32_t CR3;          /*!< PWR Power Control Register 3,                     Address offset: 0x08 */
+  __IO uint32_t CR4;          /*!< PWR Power Control Register 4,                     Address offset: 0x0C */
+  __IO uint32_t SR1;          /*!< PWR Power Status Register 1,                      Address offset: 0x10 */
+  __IO uint32_t SR2;          /*!< PWR Power Status Register 2,                      Address offset: 0x14 */
+  __IO uint32_t SCR;          /*!< PWR Power Status Clear Register,                  Address offset: 0x18 */
+       uint32_t RESERVED1;    /*!< Reserved,                                         Address offset: 0x1C */
+  __IO uint32_t PUCRA;        /*!< PWR Pull-Up Control Register of port A,           Address offset: 0x20 */
+  __IO uint32_t PDCRA;        /*!< PWR Pull-Down Control Register of port A,         Address offset: 0x24 */
+  __IO uint32_t PUCRB;        /*!< PWR Pull-Up Control Register of port B,           Address offset: 0x28 */
+  __IO uint32_t PDCRB;        /*!< PWR Pull-Down Control Register of port B,         Address offset: 0x2C */
+  __IO uint32_t PUCRC;        /*!< PWR Pull-Up Control Register of port C,           Address offset: 0x30 */
+  __IO uint32_t PDCRC;        /*!< PWR Pull-Down Control Register of port C,         Address offset: 0x34 */
+  __IO uint32_t PUCRD;        /*!< PWR Pull-Up Control Register of port D,           Address offset: 0x38 */
+  __IO uint32_t PDCRD;        /*!< PWR Pull-Down Control Register of port D,         Address offset: 0x3C */
+       uint32_t RESERVED2;    /*!< Reserved,                                         Address offset: 0x40 */
+       uint32_t RESERVED3;    /*!< Reserved,                                         Address offset: 0x44 */
+  __IO uint32_t PUCRF;        /*!< PWR Pull-Up Control Register of port F,           Address offset: 0x48 */
+  __IO uint32_t PDCRF;        /*!< PWR Pull-Down Control Register of port F,         Address offset: 0x4C */
+} PWR_TypeDef;
+
+/**
+  * @brief Reset and Clock Control
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< RCC Clock Sources Control Register,                                     Address offset: 0x00 */
+  __IO uint32_t ICSCR;       /*!< RCC Internal Clock Sources Calibration Register,                        Address offset: 0x04 */
+  __IO uint32_t CFGR;        /*!< RCC Regulated Domain Clocks Configuration Register,                     Address offset: 0x08 */
+  __IO uint32_t PLLCFGR;     /*!< RCC System PLL configuration Register,                                  Address offset: 0x0C */
+  __IO uint32_t RESERVED0;   /*!< Reserved,                                                               Address offset: 0x10 */
+  __IO uint32_t RESERVED1;   /*!< Reserved,                                                               Address offset: 0x14 */
+  __IO uint32_t CIER;        /*!< RCC Clock Interrupt Enable Register,                                    Address offset: 0x18 */
+  __IO uint32_t CIFR;        /*!< RCC Clock Interrupt Flag Register,                                      Address offset: 0x1C */
+  __IO uint32_t CICR;        /*!< RCC Clock Interrupt Clear Register,                                     Address offset: 0x20 */
+  __IO uint32_t IOPRSTR;     /*!< RCC IO port reset register,                                             Address offset: 0x24 */
+  __IO uint32_t AHBRSTR;     /*!< RCC AHB peripherals reset register,                                     Address offset: 0x28 */
+  __IO uint32_t APBRSTR1;    /*!< RCC APB peripherals reset register 1,                                   Address offset: 0x2C */
+  __IO uint32_t APBRSTR2;    /*!< RCC APB peripherals reset register 2,                                   Address offset: 0x30 */
+  __IO uint32_t IOPENR;      /*!< RCC IO port enable register,                                            Address offset: 0x34 */
+  __IO uint32_t AHBENR;      /*!< RCC AHB peripherals clock enable register,                              Address offset: 0x38 */
+  __IO uint32_t APBENR1;     /*!< RCC APB peripherals clock enable register1,                             Address offset: 0x3C */
+  __IO uint32_t APBENR2;     /*!< RCC APB peripherals clock enable register2,                             Address offset: 0x40 */
+  __IO uint32_t IOPSMENR;    /*!< RCC IO port clocks enable in sleep mode register,                       Address offset: 0x44 */
+  __IO uint32_t AHBSMENR;    /*!< RCC AHB peripheral clocks enable in sleep mode register,                Address offset: 0x48 */
+  __IO uint32_t APBSMENR1;   /*!< RCC APB peripheral clocks enable in sleep mode register1,               Address offset: 0x4C */
+  __IO uint32_t APBSMENR2;   /*!< RCC APB peripheral clocks enable in sleep mode register2,               Address offset: 0x50 */
+  __IO uint32_t CCIPR;       /*!< RCC Peripherals Independent Clocks Configuration Register,              Address offset: 0x54 */
+  __IO uint32_t RESERVED2;   /*!< Reserved,                                                               Address offset: 0x58 */
+  __IO uint32_t BDCR;        /*!< RCC Backup Domain Control Register,                                     Address offset: 0x5C */
+  __IO uint32_t CSR;         /*!< RCC Unregulated Domain Clock Control and Status Register,               Address offset: 0x60 */
+} RCC_TypeDef;
+
+/**
+  * @brief Real-Time Clock
+  */
+typedef struct
+{
+  __IO uint32_t TR;          /*!< RTC time register,                                         Address offset: 0x00 */
+  __IO uint32_t DR;          /*!< RTC date register,                                         Address offset: 0x04 */
+  __IO uint32_t SSR;         /*!< RTC sub second register,                                   Address offset: 0x08 */
+  __IO uint32_t ICSR;        /*!< RTC initialization control and status register,            Address offset: 0x0C */
+  __IO uint32_t PRER;        /*!< RTC prescaler register,                                    Address offset: 0x10 */
+  __IO uint32_t WUTR;        /*!< RTC wakeup timer register,                                 Address offset: 0x14 */
+  __IO uint32_t CR;          /*!< RTC control register,                                      Address offset: 0x18 */
+       uint32_t RESERVED0;   /*!< Reserved                                                   Address offset: 0x1C */
+       uint32_t RESERVED1;   /*!< Reserved                                                   Address offset: 0x20 */
+  __IO uint32_t WPR;         /*!< RTC write protection register,                             Address offset: 0x24 */
+  __IO uint32_t CALR;        /*!< RTC calibration register,                                  Address offset: 0x28 */
+  __IO uint32_t SHIFTR;      /*!< RTC shift control register,                                Address offset: 0x2C */
+  __IO uint32_t TSTR;        /*!< RTC time stamp time register,                              Address offset: 0x30 */
+  __IO uint32_t TSDR;        /*!< RTC time stamp date register,                              Address offset: 0x34 */
+  __IO uint32_t TSSSR;       /*!< RTC time-stamp sub second register,                        Address offset: 0x38 */
+       uint32_t RESERVED2;   /*!< Reserved                                                   Address offset: 0x1C */
+  __IO uint32_t ALRMAR;      /*!< RTC alarm A register,                                      Address offset: 0x40 */
+  __IO uint32_t ALRMASSR;    /*!< RTC alarm A sub second register,                           Address offset: 0x44 */
+  __IO uint32_t ALRMBR;      /*!< RTC alarm B register,                                      Address offset: 0x48 */
+  __IO uint32_t ALRMBSSR;    /*!< RTC alarm B sub second register,                           Address offset: 0x4C */
+  __IO uint32_t SR;          /*!< RTC Status register,                                       Address offset: 0x50 */
+  __IO uint32_t MISR;        /*!< RTC Masked Interrupt Status register,                      Address offset: 0x54 */
+       uint32_t RESERVED3;   /*!< Reserved                                                   Address offset: 0x58 */
+  __IO uint32_t SCR;         /*!< RTC Status Clear register,                                 Address offset: 0x5C */
+  __IO uint32_t OR;          /*!< RTC option register,                                       Address offset: 0x60 */
+} RTC_TypeDef;
+
+/**
+  * @brief Tamper and backup registers
+  */
+typedef struct
+{
+  __IO uint32_t CR1;            /*!< TAMP configuration register 1,                             Address offset: 0x00 */
+  __IO uint32_t CR2;            /*!< TAMP configuration register 2,                             Address offset: 0x04 */
+       uint32_t RESERVED0;      /*!< Reserved                                                   Address offset: 0x08 */
+  __IO uint32_t FLTCR;          /*!< Reserved                                                   Address offset: 0x0C */
+       uint32_t RESERVED1[7];   /*!< Reserved                                                   Address offset: 0x10 -- 0x28 */
+  __IO uint32_t IER;            /*!< TAMP Interrupt enable register,                            Address offset: 0x2C */
+  __IO uint32_t SR;             /*!< TAMP Status register,                                      Address offset: 0x30 */
+  __IO uint32_t MISR;           /*!< TAMP Masked Interrupt Status register,                     Address offset: 0x34 */
+       uint32_t RESERVED2;      /*!< Reserved                                                   Address offset: 0x38 */
+  __IO uint32_t SCR;            /*!< TAMP Status clear register,                                Address offset: 0x3C */
+       uint32_t RESERVED3[48];  /*!< Reserved                                                   Address offset: 0x54 -- 0xFC */
+  __IO uint32_t BKP0R;          /*!< TAMP backup register 0,                                    Address offset: 0x100 */
+  __IO uint32_t BKP1R;          /*!< TAMP backup register 1,                                    Address offset: 0x104 */
+  __IO uint32_t BKP2R;          /*!< TAMP backup register 2,                                    Address offset: 0x108 */
+  __IO uint32_t BKP3R;          /*!< TAMP backup register 3,                                    Address offset: 0x10C */
+  __IO uint32_t BKP4R;          /*!< TAMP backup register 4,                                    Address offset: 0x110 */
+} TAMP_TypeDef;
+
+  /**
+  * @brief Serial Peripheral Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;      /*!< SPI Control register 1 (not used in I2S mode),       Address offset: 0x00 */
+  __IO uint32_t CR2;      /*!< SPI Control register 2,                              Address offset: 0x04 */
+  __IO uint32_t SR;       /*!< SPI Status register,                                 Address offset: 0x08 */
+  __IO uint32_t DR;       /*!< SPI data register,                                   Address offset: 0x0C */
+  __IO uint32_t CRCPR;    /*!< SPI CRC polynomial register (not used in I2S mode),  Address offset: 0x10 */
+  __IO uint32_t RXCRCR;   /*!< SPI Rx CRC register (not used in I2S mode),          Address offset: 0x14 */
+  __IO uint32_t TXCRCR;   /*!< SPI Tx CRC register (not used in I2S mode),          Address offset: 0x18 */
+  __IO uint32_t I2SCFGR;  /*!< SPI_I2S configuration register,                      Address offset: 0x1C */
+  __IO uint32_t I2SPR;    /*!< SPI_I2S prescaler register,                          Address offset: 0x20 */
+} SPI_TypeDef;
+
+/**
+  * @brief System configuration controller
+  */
+typedef struct
+{
+  __IO uint32_t CFGR1;          /*!< SYSCFG configuration register 1,                   Address offset: 0x00 */
+       uint32_t RESERVED0[5];   /*!< Reserved,                                                   0x04 --0x14 */
+  __IO uint32_t CFGR2;          /*!< SYSCFG configuration register 2,                   Address offset: 0x18 */
+       uint32_t RESERVED1[25];  /*!< Reserved                                                           0x1C */
+  __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register,             Address offset: 0x80 */
+} SYSCFG_TypeDef;
+
+/**
+  * @brief TIM
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< TIM control register 1,                   Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< TIM control register 2,                   Address offset: 0x04 */
+  __IO uint32_t SMCR;        /*!< TIM slave mode control register,          Address offset: 0x08 */
+  __IO uint32_t DIER;        /*!< TIM DMA/interrupt enable register,        Address offset: 0x0C */
+  __IO uint32_t SR;          /*!< TIM status register,                      Address offset: 0x10 */
+  __IO uint32_t EGR;         /*!< TIM event generation register,            Address offset: 0x14 */
+  __IO uint32_t CCMR1;       /*!< TIM capture/compare mode register 1,      Address offset: 0x18 */
+  __IO uint32_t CCMR2;       /*!< TIM capture/compare mode register 2,      Address offset: 0x1C */
+  __IO uint32_t CCER;        /*!< TIM capture/compare enable register,      Address offset: 0x20 */
+  __IO uint32_t CNT;         /*!< TIM counter register,                     Address offset: 0x24 */
+  __IO uint32_t PSC;         /*!< TIM prescaler register,                   Address offset: 0x28 */
+  __IO uint32_t ARR;         /*!< TIM auto-reload register,                 Address offset: 0x2C */
+  __IO uint32_t RCR;         /*!< TIM repetition counter register,          Address offset: 0x30 */
+  __IO uint32_t CCR1;        /*!< TIM capture/compare register 1,           Address offset: 0x34 */
+  __IO uint32_t CCR2;        /*!< TIM capture/compare register 2,           Address offset: 0x38 */
+  __IO uint32_t CCR3;        /*!< TIM capture/compare register 3,           Address offset: 0x3C */
+  __IO uint32_t CCR4;        /*!< TIM capture/compare register 4,           Address offset: 0x40 */
+  __IO uint32_t BDTR;        /*!< TIM break and dead-time register,         Address offset: 0x44 */
+  __IO uint32_t DCR;         /*!< TIM DMA control register,                 Address offset: 0x48 */
+  __IO uint32_t DMAR;        /*!< TIM DMA address for full transfer,        Address offset: 0x4C */
+  __IO uint32_t OR1;         /*!< TIM option register,                      Address offset: 0x50 */
+  __IO uint32_t CCMR3;       /*!< TIM capture/compare mode register 3,      Address offset: 0x54 */
+  __IO uint32_t CCR5;        /*!< TIM capture/compare register5,            Address offset: 0x58 */
+  __IO uint32_t CCR6;        /*!< TIM capture/compare register6,            Address offset: 0x5C */
+  __IO uint32_t AF1;         /*!< TIM alternate function register 1,        Address offset: 0x60 */
+  __IO uint32_t AF2;         /*!< TIM alternate function register 2,        Address offset: 0x64 */
+  __IO uint32_t TISEL;       /*!< TIM Input Selection register,             Address offset: 0x68 */
+} TIM_TypeDef;
+
+/**
+  * @brief Universal Synchronous Asynchronous Receiver Transmitter
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< USART Control register 1,                 Address offset: 0x00  */
+  __IO uint32_t CR2;         /*!< USART Control register 2,                 Address offset: 0x04  */
+  __IO uint32_t CR3;         /*!< USART Control register 3,                 Address offset: 0x08  */
+  __IO uint32_t BRR;         /*!< USART Baud rate register,                 Address offset: 0x0C  */
+  __IO uint32_t GTPR;        /*!< USART Guard time and prescaler register,  Address offset: 0x10  */
+  __IO uint32_t RTOR;        /*!< USART Receiver Time Out register,         Address offset: 0x14  */
+  __IO uint32_t RQR;         /*!< USART Request register,                   Address offset: 0x18  */
+  __IO uint32_t ISR;         /*!< USART Interrupt and status register,      Address offset: 0x1C  */
+  __IO uint32_t ICR;         /*!< USART Interrupt flag Clear register,      Address offset: 0x20  */
+  __IO uint32_t RDR;         /*!< USART Receive Data register,              Address offset: 0x24  */
+  __IO uint32_t TDR;         /*!< USART Transmit Data register,             Address offset: 0x28  */
+  __IO uint32_t PRESC;       /*!< USART Prescaler register,                 Address offset: 0x2C  */
+} USART_TypeDef;
+
+/**
+  * @brief VREFBUF
+  */
+typedef struct
+{
+  __IO uint32_t CSR;         /*!< VREFBUF control and status register,         Address offset: 0x00 */
+  __IO uint32_t CCR;         /*!< VREFBUF calibration and control register,    Address offset: 0x04 */
+} VREFBUF_TypeDef;
+
+/**
+  * @brief Window WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< WWDG Control register,       Address offset: 0x00 */
+  __IO uint32_t CFR;         /*!< WWDG Configuration register, Address offset: 0x04 */
+  __IO uint32_t SR;          /*!< WWDG Status register,        Address offset: 0x08 */
+} WWDG_TypeDef;
+
+
+
+/** @addtogroup Peripheral_memory_map
+  * @{
+  */
+#define FLASH_BASE            (0x08000000UL)  /*!< FLASH base address */
+#define SRAM_BASE             (0x20000000UL)  /*!< SRAM base address */
+#define PERIPH_BASE           (0x40000000UL)  /*!< Peripheral base address */
+#define IOPORT_BASE           (0x50000000UL)  /*!< IOPORT base address */
+#define SRAM_SIZE_MAX         (0x00002000UL)  /*!< maximum SRAM size (up to 8 KBytes) */
+
+#define FLASH_SIZE            (((*((uint32_t *)FLASHSIZE_BASE)) & (0x007FU)) << 10U)
+
+/*!< Peripheral memory map */
+#define APBPERIPH_BASE        (PERIPH_BASE)
+#define AHBPERIPH_BASE        (PERIPH_BASE + 0x00020000UL)
+
+/*!< APB peripherals */
+
+#define TIM2_BASE             (APBPERIPH_BASE + 0UL)
+#define TIM3_BASE             (APBPERIPH_BASE + 0x00000400UL)
+#define TIM14_BASE            (APBPERIPH_BASE + 0x00002000UL)
+#define RTC_BASE              (APBPERIPH_BASE + 0x00002800UL)
+#define WWDG_BASE             (APBPERIPH_BASE + 0x00002C00UL)
+#define IWDG_BASE             (APBPERIPH_BASE + 0x00003000UL)
+#define SPI2_BASE             (APBPERIPH_BASE + 0x00003800UL)
+#define USART2_BASE           (APBPERIPH_BASE + 0x00004400UL)
+#define I2C1_BASE             (APBPERIPH_BASE + 0x00005400UL)
+#define I2C2_BASE             (APBPERIPH_BASE + 0x00005800UL)
+#define PWR_BASE              (APBPERIPH_BASE + 0x00007000UL)
+#define LPTIM1_BASE           (APBPERIPH_BASE + 0x00007C00UL)
+#define LPUART1_BASE          (APBPERIPH_BASE + 0x00008000UL)
+#define LPTIM2_BASE           (APBPERIPH_BASE + 0x00009400UL)
+#define TAMP_BASE             (APBPERIPH_BASE + 0x0000B000UL)
+#define SYSCFG_BASE           (APBPERIPH_BASE + 0x00010000UL)
+#define VREFBUF_BASE          (APBPERIPH_BASE + 0x00010030UL)
+#define ADC1_BASE             (APBPERIPH_BASE + 0x00012400UL)
+#define ADC1_COMMON_BASE      (APBPERIPH_BASE + 0x00012708UL)
+#define ADC_BASE              (ADC1_COMMON_BASE) /* Kept for legacy purpose */
+#define TIM1_BASE             (APBPERIPH_BASE + 0x00012C00UL)
+#define SPI1_BASE             (APBPERIPH_BASE + 0x00013000UL)
+#define USART1_BASE           (APBPERIPH_BASE + 0x00013800UL)
+#define TIM16_BASE            (APBPERIPH_BASE + 0x00014400UL)
+#define TIM17_BASE            (APBPERIPH_BASE + 0x00014800UL)
+#define DBG_BASE              (APBPERIPH_BASE + 0x00015800UL)
+
+
+/*!< AHB peripherals */
+#define DMA1_BASE             (AHBPERIPH_BASE)
+#define DMAMUX1_BASE          (AHBPERIPH_BASE + 0x00000800UL)
+#define RCC_BASE              (AHBPERIPH_BASE + 0x00001000UL)
+#define EXTI_BASE             (AHBPERIPH_BASE + 0x00001800UL)
+#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x00002000UL)
+#define CRC_BASE              (AHBPERIPH_BASE + 0x00003000UL)
+
+
+#define DMA1_Channel1_BASE    (DMA1_BASE + 0x00000008UL)
+#define DMA1_Channel2_BASE    (DMA1_BASE + 0x0000001CUL)
+#define DMA1_Channel3_BASE    (DMA1_BASE + 0x00000030UL)
+#define DMA1_Channel4_BASE    (DMA1_BASE + 0x00000044UL)
+#define DMA1_Channel5_BASE    (DMA1_BASE + 0x00000058UL)
+
+#define DMAMUX1_Channel0_BASE    (DMAMUX1_BASE)
+#define DMAMUX1_Channel1_BASE    (DMAMUX1_BASE + 0x00000004UL)
+#define DMAMUX1_Channel2_BASE    (DMAMUX1_BASE + 0x00000008UL)
+#define DMAMUX1_Channel3_BASE    (DMAMUX1_BASE + 0x0000000CUL)
+#define DMAMUX1_Channel4_BASE    (DMAMUX1_BASE + 0x00000010UL)
+
+#define DMAMUX1_RequestGenerator0_BASE  (DMAMUX1_BASE + 0x00000100UL)
+#define DMAMUX1_RequestGenerator1_BASE  (DMAMUX1_BASE + 0x00000104UL)
+#define DMAMUX1_RequestGenerator2_BASE  (DMAMUX1_BASE + 0x00000108UL)
+#define DMAMUX1_RequestGenerator3_BASE  (DMAMUX1_BASE + 0x0000010CUL)
+
+#define DMAMUX1_ChannelStatus_BASE      (DMAMUX1_BASE + 0x00000080UL)
+#define DMAMUX1_RequestGenStatus_BASE   (DMAMUX1_BASE + 0x00000140UL)
+
+/*!< IOPORT */
+#define GPIOA_BASE            (IOPORT_BASE + 0x00000000UL)
+#define GPIOB_BASE            (IOPORT_BASE + 0x00000400UL)
+#define GPIOC_BASE            (IOPORT_BASE + 0x00000800UL)
+#define GPIOD_BASE            (IOPORT_BASE + 0x00000C00UL)
+#define GPIOF_BASE            (IOPORT_BASE + 0x00001400UL)
+
+/*!< Device Electronic Signature */
+#define PACKAGE_BASE          (0x1FFF7500UL)        /*!< Package data register base address     */
+#define UID_BASE              (0x1FFF7590UL)        /*!< Unique device ID register base address */
+#define FLASHSIZE_BASE        (0x1FFF75E0UL)        /*!< Flash size data register base address  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_declaration
+  * @{
+  */
+#define TIM2                ((TIM_TypeDef *) TIM2_BASE)
+#define TIM3                ((TIM_TypeDef *) TIM3_BASE)
+#define TIM14               ((TIM_TypeDef *) TIM14_BASE)
+#define RTC                 ((RTC_TypeDef *) RTC_BASE)
+#define TAMP                ((TAMP_TypeDef *) TAMP_BASE)
+#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)
+#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)
+#define SPI2                ((SPI_TypeDef *) SPI2_BASE)
+#define USART2              ((USART_TypeDef *) USART2_BASE)
+#define I2C1                ((I2C_TypeDef *) I2C1_BASE)
+#define I2C2                ((I2C_TypeDef *) I2C2_BASE)
+#define LPTIM1              ((LPTIM_TypeDef *) LPTIM1_BASE)
+#define PWR                 ((PWR_TypeDef *) PWR_BASE)
+#define RCC                 ((RCC_TypeDef *) RCC_BASE)
+#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)
+#define LPUART1             ((USART_TypeDef *) LPUART1_BASE)
+#define LPTIM2              ((LPTIM_TypeDef *) LPTIM2_BASE)
+#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)
+#define VREFBUF             ((VREFBUF_TypeDef *) VREFBUF_BASE)
+#define TIM1                ((TIM_TypeDef *) TIM1_BASE)
+#define SPI1                ((SPI_TypeDef *) SPI1_BASE)
+#define USART1              ((USART_TypeDef *) USART1_BASE)
+#define TIM16               ((TIM_TypeDef *) TIM16_BASE)
+#define TIM17               ((TIM_TypeDef *) TIM17_BASE)
+#define DMA1                ((DMA_TypeDef *) DMA1_BASE)
+#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)
+#define CRC                 ((CRC_TypeDef *) CRC_BASE)
+#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)
+#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)
+#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)
+#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)
+#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)
+#define ADC1                ((ADC_TypeDef *) ADC1_BASE)
+#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC1_COMMON_BASE)
+#define ADC                 (ADC1_COMMON) /* Kept for legacy purpose */
+
+
+
+#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
+#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
+#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
+#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
+#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
+#define DMAMUX1                ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE)
+#define DMAMUX1_Channel0       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE)
+#define DMAMUX1_Channel1       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE)
+#define DMAMUX1_Channel2       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE)
+#define DMAMUX1_Channel3       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE)
+#define DMAMUX1_Channel4       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE)
+
+#define DMAMUX1_RequestGenerator0  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE)
+#define DMAMUX1_RequestGenerator1  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE)
+#define DMAMUX1_RequestGenerator2  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE)
+#define DMAMUX1_RequestGenerator3  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE)
+
+#define DMAMUX1_ChannelStatus      ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE)
+#define DMAMUX1_RequestGenStatus   ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE)
+
+#define DBG              ((DBG_TypeDef *) DBG_BASE)
+
+/**
+  * @}
+  */
+
+/** @addtogroup Exported_constants
+  * @{
+  */
+
+  /** @addtogroup Hardware_Constant_Definition
+    * @{
+    */
+#define LSI_STARTUP_TIME 130U /*!< LSI Maximum startup time in us */
+
+  /**
+    * @}
+    */
+
+  /** @addtogroup Peripheral_Registers_Bits_Definition
+  * @{
+  */
+
+/******************************************************************************/
+/*                         Peripheral Registers Bits Definition               */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Analog to Digital Converter (ADC)                     */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for ADC_ISR register  *******************/
+#define ADC_ISR_ADRDY_Pos              (0U)
+#define ADC_ISR_ADRDY_Msk              (0x1UL << ADC_ISR_ADRDY_Pos)            /*!< 0x00000001 */
+#define ADC_ISR_ADRDY                  ADC_ISR_ADRDY_Msk                       /*!< ADC ready flag */
+#define ADC_ISR_EOSMP_Pos              (1U)
+#define ADC_ISR_EOSMP_Msk              (0x1UL << ADC_ISR_EOSMP_Pos)            /*!< 0x00000002 */
+#define ADC_ISR_EOSMP                  ADC_ISR_EOSMP_Msk                       /*!< ADC group regular end of sampling flag */
+#define ADC_ISR_EOC_Pos                (2U)
+#define ADC_ISR_EOC_Msk                (0x1UL << ADC_ISR_EOC_Pos)              /*!< 0x00000004 */
+#define ADC_ISR_EOC                    ADC_ISR_EOC_Msk                         /*!< ADC group regular end of unitary conversion flag */
+#define ADC_ISR_EOS_Pos                (3U)
+#define ADC_ISR_EOS_Msk                (0x1UL << ADC_ISR_EOS_Pos)              /*!< 0x00000008 */
+#define ADC_ISR_EOS                    ADC_ISR_EOS_Msk                         /*!< ADC group regular end of sequence conversions flag */
+#define ADC_ISR_OVR_Pos                (4U)
+#define ADC_ISR_OVR_Msk                (0x1UL << ADC_ISR_OVR_Pos)              /*!< 0x00000010 */
+#define ADC_ISR_OVR                    ADC_ISR_OVR_Msk                         /*!< ADC group regular overrun flag */
+#define ADC_ISR_AWD1_Pos               (7U)
+#define ADC_ISR_AWD1_Msk               (0x1UL << ADC_ISR_AWD1_Pos)             /*!< 0x00000080 */
+#define ADC_ISR_AWD1                   ADC_ISR_AWD1_Msk                        /*!< ADC analog watchdog 1 flag */
+#define ADC_ISR_AWD2_Pos               (8U)
+#define ADC_ISR_AWD2_Msk               (0x1UL << ADC_ISR_AWD2_Pos)             /*!< 0x00000100 */
+#define ADC_ISR_AWD2                   ADC_ISR_AWD2_Msk                        /*!< ADC analog watchdog 2 flag */
+#define ADC_ISR_AWD3_Pos               (9U)
+#define ADC_ISR_AWD3_Msk               (0x1UL << ADC_ISR_AWD3_Pos)             /*!< 0x00000200 */
+#define ADC_ISR_AWD3                   ADC_ISR_AWD3_Msk                        /*!< ADC analog watchdog 3 flag */
+#define ADC_ISR_EOCAL_Pos              (11U)
+#define ADC_ISR_EOCAL_Msk              (0x1UL << ADC_ISR_EOCAL_Pos)            /*!< 0x00000800 */
+#define ADC_ISR_EOCAL                  ADC_ISR_EOCAL_Msk                       /*!< ADC end of calibration flag */
+#define ADC_ISR_CCRDY_Pos              (13U)
+#define ADC_ISR_CCRDY_Msk              (0x1UL << ADC_ISR_CCRDY_Pos)            /*!< 0x00002000 */
+#define ADC_ISR_CCRDY                  ADC_ISR_CCRDY_Msk                       /*!< ADC channel configuration ready flag */
+
+/* Legacy defines */
+#define ADC_ISR_EOSEQ           (ADC_ISR_EOS)
+
+/********************  Bit definition for ADC_IER register  *******************/
+#define ADC_IER_ADRDYIE_Pos            (0U)
+#define ADC_IER_ADRDYIE_Msk            (0x1UL << ADC_IER_ADRDYIE_Pos)          /*!< 0x00000001 */
+#define ADC_IER_ADRDYIE                ADC_IER_ADRDYIE_Msk                     /*!< ADC ready interrupt */
+#define ADC_IER_EOSMPIE_Pos            (1U)
+#define ADC_IER_EOSMPIE_Msk            (0x1UL << ADC_IER_EOSMPIE_Pos)          /*!< 0x00000002 */
+#define ADC_IER_EOSMPIE                ADC_IER_EOSMPIE_Msk                     /*!< ADC group regular end of sampling interrupt */
+#define ADC_IER_EOCIE_Pos              (2U)
+#define ADC_IER_EOCIE_Msk              (0x1UL << ADC_IER_EOCIE_Pos)            /*!< 0x00000004 */
+#define ADC_IER_EOCIE                  ADC_IER_EOCIE_Msk                       /*!< ADC group regular end of unitary conversion interrupt */
+#define ADC_IER_EOSIE_Pos              (3U)
+#define ADC_IER_EOSIE_Msk              (0x1UL << ADC_IER_EOSIE_Pos)            /*!< 0x00000008 */
+#define ADC_IER_EOSIE                  ADC_IER_EOSIE_Msk                       /*!< ADC group regular end of sequence conversions interrupt */
+#define ADC_IER_OVRIE_Pos              (4U)
+#define ADC_IER_OVRIE_Msk              (0x1UL << ADC_IER_OVRIE_Pos)            /*!< 0x00000010 */
+#define ADC_IER_OVRIE                  ADC_IER_OVRIE_Msk                       /*!< ADC group regular overrun interrupt */
+#define ADC_IER_AWD1IE_Pos             (7U)
+#define ADC_IER_AWD1IE_Msk             (0x1UL << ADC_IER_AWD1IE_Pos)           /*!< 0x00000080 */
+#define ADC_IER_AWD1IE                 ADC_IER_AWD1IE_Msk                      /*!< ADC analog watchdog 1 interrupt */
+#define ADC_IER_AWD2IE_Pos             (8U)
+#define ADC_IER_AWD2IE_Msk             (0x1UL << ADC_IER_AWD2IE_Pos)           /*!< 0x00000100 */
+#define ADC_IER_AWD2IE                 ADC_IER_AWD2IE_Msk                      /*!< ADC analog watchdog 2 interrupt */
+#define ADC_IER_AWD3IE_Pos             (9U)
+#define ADC_IER_AWD3IE_Msk             (0x1UL << ADC_IER_AWD3IE_Pos)           /*!< 0x00000200 */
+#define ADC_IER_AWD3IE                 ADC_IER_AWD3IE_Msk                      /*!< ADC analog watchdog 3 interrupt */
+#define ADC_IER_EOCALIE_Pos            (11U)
+#define ADC_IER_EOCALIE_Msk            (0x1UL << ADC_IER_EOCALIE_Pos)          /*!< 0x00000800 */
+#define ADC_IER_EOCALIE                ADC_IER_EOCALIE_Msk                     /*!< ADC end of calibration interrupt */
+#define ADC_IER_CCRDYIE_Pos            (13U)
+#define ADC_IER_CCRDYIE_Msk            (0x1UL << ADC_IER_CCRDYIE_Pos)          /*!< 0x00002000 */
+#define ADC_IER_CCRDYIE                ADC_IER_CCRDYIE_Msk                     /*!< ADC channel configuration ready interrupt */
+
+/* Legacy defines */
+#define ADC_IER_EOSEQIE           (ADC_IER_EOSIE)
+
+/********************  Bit definition for ADC_CR register  ********************/
+#define ADC_CR_ADEN_Pos                (0U)
+#define ADC_CR_ADEN_Msk                (0x1UL << ADC_CR_ADEN_Pos)              /*!< 0x00000001 */
+#define ADC_CR_ADEN                    ADC_CR_ADEN_Msk                         /*!< ADC enable */
+#define ADC_CR_ADDIS_Pos               (1U)
+#define ADC_CR_ADDIS_Msk               (0x1UL << ADC_CR_ADDIS_Pos)             /*!< 0x00000002 */
+#define ADC_CR_ADDIS                   ADC_CR_ADDIS_Msk                        /*!< ADC disable */
+#define ADC_CR_ADSTART_Pos             (2U)
+#define ADC_CR_ADSTART_Msk             (0x1UL << ADC_CR_ADSTART_Pos)           /*!< 0x00000004 */
+#define ADC_CR_ADSTART                 ADC_CR_ADSTART_Msk                      /*!< ADC group regular conversion start */
+#define ADC_CR_ADSTP_Pos               (4U)
+#define ADC_CR_ADSTP_Msk               (0x1UL << ADC_CR_ADSTP_Pos)             /*!< 0x00000010 */
+#define ADC_CR_ADSTP                   ADC_CR_ADSTP_Msk                        /*!< ADC group regular conversion stop */
+#define ADC_CR_ADVREGEN_Pos            (28U)
+#define ADC_CR_ADVREGEN_Msk            (0x1UL << ADC_CR_ADVREGEN_Pos)          /*!< 0x10000000 */
+#define ADC_CR_ADVREGEN                ADC_CR_ADVREGEN_Msk                     /*!< ADC voltage regulator enable */
+#define ADC_CR_ADCAL_Pos               (31U)
+#define ADC_CR_ADCAL_Msk               (0x1UL << ADC_CR_ADCAL_Pos)             /*!< 0x80000000 */
+#define ADC_CR_ADCAL                   ADC_CR_ADCAL_Msk                        /*!< ADC calibration */
+
+/********************  Bit definition for ADC_CFGR1 register  *****************/
+#define ADC_CFGR1_DMAEN_Pos            (0U)
+#define ADC_CFGR1_DMAEN_Msk            (0x1UL << ADC_CFGR1_DMAEN_Pos)          /*!< 0x00000001 */
+#define ADC_CFGR1_DMAEN                ADC_CFGR1_DMAEN_Msk                     /*!< ADC DMA transfer enable */
+#define ADC_CFGR1_DMACFG_Pos           (1U)
+#define ADC_CFGR1_DMACFG_Msk           (0x1UL << ADC_CFGR1_DMACFG_Pos)         /*!< 0x00000002 */
+#define ADC_CFGR1_DMACFG               ADC_CFGR1_DMACFG_Msk                    /*!< ADC DMA transfer configuration */
+
+#define ADC_CFGR1_SCANDIR_Pos          (2U)
+#define ADC_CFGR1_SCANDIR_Msk          (0x1UL << ADC_CFGR1_SCANDIR_Pos)        /*!< 0x00000004 */
+#define ADC_CFGR1_SCANDIR              ADC_CFGR1_SCANDIR_Msk                   /*!< ADC group regular sequencer scan direction */
+
+#define ADC_CFGR1_RES_Pos              (3U)
+#define ADC_CFGR1_RES_Msk              (0x3UL << ADC_CFGR1_RES_Pos)            /*!< 0x00000018 */
+#define ADC_CFGR1_RES                  ADC_CFGR1_RES_Msk                       /*!< ADC data resolution */
+#define ADC_CFGR1_RES_0                (0x1U << ADC_CFGR1_RES_Pos)             /*!< 0x00000008 */
+#define ADC_CFGR1_RES_1                (0x2U << ADC_CFGR1_RES_Pos)             /*!< 0x00000010 */
+
+#define ADC_CFGR1_ALIGN_Pos            (5U)
+#define ADC_CFGR1_ALIGN_Msk            (0x1UL << ADC_CFGR1_ALIGN_Pos)          /*!< 0x00000020 */
+#define ADC_CFGR1_ALIGN                ADC_CFGR1_ALIGN_Msk                     /*!< ADC data alignment */
+
+#define ADC_CFGR1_EXTSEL_Pos           (6U)
+#define ADC_CFGR1_EXTSEL_Msk           (0x7UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x000001C0 */
+#define ADC_CFGR1_EXTSEL               ADC_CFGR1_EXTSEL_Msk                    /*!< ADC group regular external trigger source */
+#define ADC_CFGR1_EXTSEL_0             (0x1UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000040 */
+#define ADC_CFGR1_EXTSEL_1             (0x2UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000080 */
+#define ADC_CFGR1_EXTSEL_2             (0x4UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000100 */
+
+#define ADC_CFGR1_EXTEN_Pos            (10U)
+#define ADC_CFGR1_EXTEN_Msk            (0x3UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000C00 */
+#define ADC_CFGR1_EXTEN                ADC_CFGR1_EXTEN_Msk                     /*!< ADC group regular external trigger polarity */
+#define ADC_CFGR1_EXTEN_0              (0x1UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000400 */
+#define ADC_CFGR1_EXTEN_1              (0x2UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000800 */
+
+#define ADC_CFGR1_OVRMOD_Pos           (12U)
+#define ADC_CFGR1_OVRMOD_Msk           (0x1UL << ADC_CFGR1_OVRMOD_Pos)         /*!< 0x00001000 */
+#define ADC_CFGR1_OVRMOD               ADC_CFGR1_OVRMOD_Msk                    /*!< ADC group regular overrun configuration */
+#define ADC_CFGR1_CONT_Pos             (13U)
+#define ADC_CFGR1_CONT_Msk             (0x1UL << ADC_CFGR1_CONT_Pos)           /*!< 0x00002000 */
+#define ADC_CFGR1_CONT                 ADC_CFGR1_CONT_Msk                      /*!< ADC group regular continuous conversion mode */
+#define ADC_CFGR1_WAIT_Pos             (14U)
+#define ADC_CFGR1_WAIT_Msk             (0x1UL << ADC_CFGR1_WAIT_Pos)           /*!< 0x00004000 */
+#define ADC_CFGR1_WAIT                 ADC_CFGR1_WAIT_Msk                      /*!< ADC low power auto wait */
+#define ADC_CFGR1_AUTOFF_Pos           (15U)
+#define ADC_CFGR1_AUTOFF_Msk           (0x1UL << ADC_CFGR1_AUTOFF_Pos)         /*!< 0x00008000 */
+#define ADC_CFGR1_AUTOFF               ADC_CFGR1_AUTOFF_Msk                    /*!< ADC low power auto power off */
+#define ADC_CFGR1_DISCEN_Pos           (16U)
+#define ADC_CFGR1_DISCEN_Msk           (0x1UL << ADC_CFGR1_DISCEN_Pos)         /*!< 0x00010000 */
+#define ADC_CFGR1_DISCEN               ADC_CFGR1_DISCEN_Msk                    /*!< ADC group regular sequencer discontinuous mode */
+#define ADC_CFGR1_CHSELRMOD_Pos        (21U)
+#define ADC_CFGR1_CHSELRMOD_Msk        (0x1UL << ADC_CFGR1_CHSELRMOD_Pos)      /*!< 0x00200000 */
+#define ADC_CFGR1_CHSELRMOD            ADC_CFGR1_CHSELRMOD_Msk                 /*!< ADC group regular sequencer mode */
+
+#define ADC_CFGR1_AWD1SGL_Pos          (22U)
+#define ADC_CFGR1_AWD1SGL_Msk          (0x1UL << ADC_CFGR1_AWD1SGL_Pos)        /*!< 0x00400000 */
+#define ADC_CFGR1_AWD1SGL              ADC_CFGR1_AWD1SGL_Msk                   /*!< ADC analog watchdog 1 monitoring a single channel or all channels */
+#define ADC_CFGR1_AWD1EN_Pos           (23U)
+#define ADC_CFGR1_AWD1EN_Msk           (0x1UL << ADC_CFGR1_AWD1EN_Pos)         /*!< 0x00800000 */
+#define ADC_CFGR1_AWD1EN               ADC_CFGR1_AWD1EN_Msk                    /*!< ADC analog watchdog 1 enable on scope ADC group regular */
+
+#define ADC_CFGR1_AWD1CH_Pos           (26U)
+#define ADC_CFGR1_AWD1CH_Msk           (0x1FUL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x7C000000 */
+#define ADC_CFGR1_AWD1CH               ADC_CFGR1_AWD1CH_Msk                    /*!< ADC analog watchdog 1 monitored channel selection */
+#define ADC_CFGR1_AWD1CH_0             (0x01UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x04000000 */
+#define ADC_CFGR1_AWD1CH_1             (0x02UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x08000000 */
+#define ADC_CFGR1_AWD1CH_2             (0x04UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x10000000 */
+#define ADC_CFGR1_AWD1CH_3             (0x08UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x20000000 */
+#define ADC_CFGR1_AWD1CH_4             (0x10UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x40000000 */
+
+/* Legacy defines */
+#define ADC_CFGR1_AUTDLY          (ADC_CFGR1_WAIT)
+
+/********************  Bit definition for ADC_CFGR2 register  *****************/
+#define ADC_CFGR2_OVSE_Pos             (0U)
+#define ADC_CFGR2_OVSE_Msk             (0x1UL << ADC_CFGR2_OVSE_Pos)           /*!< 0x00000001 */
+#define ADC_CFGR2_OVSE                 ADC_CFGR2_OVSE_Msk                      /*!< ADC oversampler enable on scope ADC group regular */
+
+#define ADC_CFGR2_OVSR_Pos             (2U)
+#define ADC_CFGR2_OVSR_Msk             (0x7UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x0000001C */
+#define ADC_CFGR2_OVSR                 ADC_CFGR2_OVSR_Msk                      /*!< ADC oversampling ratio */
+#define ADC_CFGR2_OVSR_0               (0x1UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000004 */
+#define ADC_CFGR2_OVSR_1               (0x2UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000008 */
+#define ADC_CFGR2_OVSR_2               (0x4UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000010 */
+
+#define ADC_CFGR2_OVSS_Pos             (5U)
+#define ADC_CFGR2_OVSS_Msk             (0xFUL << ADC_CFGR2_OVSS_Pos)           /*!< 0x000001E0 */
+#define ADC_CFGR2_OVSS                 ADC_CFGR2_OVSS_Msk                      /*!< ADC oversampling shift */
+#define ADC_CFGR2_OVSS_0               (0x1UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000020 */
+#define ADC_CFGR2_OVSS_1               (0x2UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000040 */
+#define ADC_CFGR2_OVSS_2               (0x4UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000080 */
+#define ADC_CFGR2_OVSS_3               (0x8UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000100 */
+
+#define ADC_CFGR2_TOVS_Pos             (9U)
+#define ADC_CFGR2_TOVS_Msk             (0x1UL << ADC_CFGR2_TOVS_Pos)           /*!< 0x00000200 */
+#define ADC_CFGR2_TOVS                 ADC_CFGR2_TOVS_Msk                      /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */
+
+#define ADC_CFGR2_LFTRIG_Pos           (29U)
+#define ADC_CFGR2_LFTRIG_Msk           (0x1UL << ADC_CFGR2_LFTRIG_Pos)         /*!< 0x20000000 */
+#define ADC_CFGR2_LFTRIG               ADC_CFGR2_LFTRIG_Msk                    /*!< ADC low frequency trigger mode */
+
+#define ADC_CFGR2_CKMODE_Pos           (30U)
+#define ADC_CFGR2_CKMODE_Msk           (0x3UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0xC0000000 */
+#define ADC_CFGR2_CKMODE               ADC_CFGR2_CKMODE_Msk                    /*!< ADC clock source and prescaler (prescaler only for clock source synchronous) */
+#define ADC_CFGR2_CKMODE_1             (0x2UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x80000000 */
+#define ADC_CFGR2_CKMODE_0             (0x1UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x40000000 */
+
+/********************  Bit definition for ADC_SMPR register  ******************/
+#define ADC_SMPR_SMP1_Pos              (0U)
+#define ADC_SMPR_SMP1_Msk              (0x7UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000007 */
+#define ADC_SMPR_SMP1                  ADC_SMPR_SMP1_Msk                       /*!< ADC group of channels sampling time 1 */
+#define ADC_SMPR_SMP1_0                (0x1UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000001 */
+#define ADC_SMPR_SMP1_1                (0x2UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000002 */
+#define ADC_SMPR_SMP1_2                (0x4UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000004 */
+
+#define ADC_SMPR_SMP2_Pos              (4U)
+#define ADC_SMPR_SMP2_Msk              (0x7UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000070 */
+#define ADC_SMPR_SMP2                  ADC_SMPR_SMP2_Msk                       /*!< ADC group of channels sampling time 2 */
+#define ADC_SMPR_SMP2_0                (0x1UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000010 */
+#define ADC_SMPR_SMP2_1                (0x2UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000020 */
+#define ADC_SMPR_SMP2_2                (0x4UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000040 */
+
+#define ADC_SMPR_SMPSEL_Pos            (8U)
+#define ADC_SMPR_SMPSEL_Msk            (0x7FFFFUL << ADC_SMPR_SMPSEL_Pos)      /*!< 0x07FFFF00 */
+#define ADC_SMPR_SMPSEL                ADC_SMPR_SMPSEL_Msk                     /*!< ADC all channels sampling time selection */
+#define ADC_SMPR_SMPSEL0_Pos           (8U)
+#define ADC_SMPR_SMPSEL0_Msk           (0x1UL << ADC_SMPR_SMPSEL0_Pos)         /*!< 0x00000100 */
+#define ADC_SMPR_SMPSEL0               ADC_SMPR_SMPSEL0_Msk                    /*!< ADC channel 0 sampling time selection */
+#define ADC_SMPR_SMPSEL1_Pos           (9U)
+#define ADC_SMPR_SMPSEL1_Msk           (0x1UL << ADC_SMPR_SMPSEL1_Pos)         /*!< 0x00000200 */
+#define ADC_SMPR_SMPSEL1               ADC_SMPR_SMPSEL1_Msk                    /*!< ADC channel 1 sampling time selection */
+#define ADC_SMPR_SMPSEL2_Pos           (10U)
+#define ADC_SMPR_SMPSEL2_Msk           (0x1UL << ADC_SMPR_SMPSEL2_Pos)         /*!< 0x00000400 */
+#define ADC_SMPR_SMPSEL2               ADC_SMPR_SMPSEL2_Msk                    /*!< ADC channel 2 sampling time selection */
+#define ADC_SMPR_SMPSEL3_Pos           (11U)
+#define ADC_SMPR_SMPSEL3_Msk           (0x1UL << ADC_SMPR_SMPSEL3_Pos)         /*!< 0x00000800 */
+#define ADC_SMPR_SMPSEL3               ADC_SMPR_SMPSEL3_Msk                    /*!< ADC channel 3 sampling time selection */
+#define ADC_SMPR_SMPSEL4_Pos           (12U)
+#define ADC_SMPR_SMPSEL4_Msk           (0x1UL << ADC_SMPR_SMPSEL4_Pos)         /*!< 0x00001000 */
+#define ADC_SMPR_SMPSEL4               ADC_SMPR_SMPSEL4_Msk                    /*!< ADC channel 4 sampling time selection */
+#define ADC_SMPR_SMPSEL5_Pos           (13U)
+#define ADC_SMPR_SMPSEL5_Msk           (0x1UL << ADC_SMPR_SMPSEL5_Pos)         /*!< 0x00002000 */
+#define ADC_SMPR_SMPSEL5               ADC_SMPR_SMPSEL5_Msk                    /*!< ADC channel 5 sampling time selection */
+#define ADC_SMPR_SMPSEL6_Pos           (14U)
+#define ADC_SMPR_SMPSEL6_Msk           (0x1UL << ADC_SMPR_SMPSEL6_Pos)         /*!< 0x00004000 */
+#define ADC_SMPR_SMPSEL6               ADC_SMPR_SMPSEL6_Msk                    /*!< ADC channel 6 sampling time selection */
+#define ADC_SMPR_SMPSEL7_Pos           (15U)
+#define ADC_SMPR_SMPSEL7_Msk           (0x1UL << ADC_SMPR_SMPSEL7_Pos)         /*!< 0x00008000 */
+#define ADC_SMPR_SMPSEL7               ADC_SMPR_SMPSEL7_Msk                    /*!< ADC channel 7 sampling time selection */
+#define ADC_SMPR_SMPSEL8_Pos           (16U)
+#define ADC_SMPR_SMPSEL8_Msk           (0x1UL << ADC_SMPR_SMPSEL8_Pos)         /*!< 0x00010000 */
+#define ADC_SMPR_SMPSEL8               ADC_SMPR_SMPSEL8_Msk                    /*!< ADC channel 8 sampling time selection */
+#define ADC_SMPR_SMPSEL9_Pos           (17U)
+#define ADC_SMPR_SMPSEL9_Msk           (0x1UL << ADC_SMPR_SMPSEL9_Pos)         /*!< 0x00020000 */
+#define ADC_SMPR_SMPSEL9               ADC_SMPR_SMPSEL9_Msk                    /*!< ADC channel 9 sampling time selection */
+#define ADC_SMPR_SMPSEL10_Pos          (18U)
+#define ADC_SMPR_SMPSEL10_Msk          (0x1UL << ADC_SMPR_SMPSEL10_Pos)        /*!< 0x00040000 */
+#define ADC_SMPR_SMPSEL10              ADC_SMPR_SMPSEL10_Msk                   /*!< ADC channel 10 sampling time selection */
+#define ADC_SMPR_SMPSEL11_Pos          (19U)
+#define ADC_SMPR_SMPSEL11_Msk          (0x1UL << ADC_SMPR_SMPSEL11_Pos)        /*!< 0x00080000 */
+#define ADC_SMPR_SMPSEL11              ADC_SMPR_SMPSEL11_Msk                   /*!< ADC channel 11 sampling time selection */
+#define ADC_SMPR_SMPSEL12_Pos          (20U)
+#define ADC_SMPR_SMPSEL12_Msk          (0x1UL << ADC_SMPR_SMPSEL12_Pos)        /*!< 0x00100000 */
+#define ADC_SMPR_SMPSEL12              ADC_SMPR_SMPSEL12_Msk                   /*!< ADC channel 12 sampling time selection */
+#define ADC_SMPR_SMPSEL13_Pos          (21U)
+#define ADC_SMPR_SMPSEL13_Msk          (0x1UL << ADC_SMPR_SMPSEL13_Pos)        /*!< 0x00200000 */
+#define ADC_SMPR_SMPSEL13              ADC_SMPR_SMPSEL13_Msk                   /*!< ADC channel 13 sampling time selection */
+#define ADC_SMPR_SMPSEL14_Pos          (22U)
+#define ADC_SMPR_SMPSEL14_Msk          (0x1UL << ADC_SMPR_SMPSEL14_Pos)        /*!< 0x00400000 */
+#define ADC_SMPR_SMPSEL14              ADC_SMPR_SMPSEL14_Msk                   /*!< ADC channel 14 sampling time selection */
+#define ADC_SMPR_SMPSEL15_Pos          (23U)
+#define ADC_SMPR_SMPSEL15_Msk          (0x1UL << ADC_SMPR_SMPSEL15_Pos)        /*!< 0x00800000 */
+#define ADC_SMPR_SMPSEL15              ADC_SMPR_SMPSEL15_Msk                   /*!< ADC channel 15 sampling time selection */
+#define ADC_SMPR_SMPSEL16_Pos          (24U)
+#define ADC_SMPR_SMPSEL16_Msk          (0x1UL << ADC_SMPR_SMPSEL16_Pos)        /*!< 0x01000000 */
+#define ADC_SMPR_SMPSEL16              ADC_SMPR_SMPSEL16_Msk                   /*!< ADC channel 16 sampling time selection */
+#define ADC_SMPR_SMPSEL17_Pos          (25U)
+#define ADC_SMPR_SMPSEL17_Msk          (0x1UL << ADC_SMPR_SMPSEL17_Pos)        /*!< 0x02000000 */
+#define ADC_SMPR_SMPSEL17              ADC_SMPR_SMPSEL17_Msk                   /*!< ADC channel 17 sampling time selection */
+#define ADC_SMPR_SMPSEL18_Pos          (26U)
+#define ADC_SMPR_SMPSEL18_Msk          (0x1UL << ADC_SMPR_SMPSEL18_Pos)        /*!< 0x04000000 */
+#define ADC_SMPR_SMPSEL18              ADC_SMPR_SMPSEL18_Msk                   /*!< ADC channel 18 sampling time selection */
+
+/********************  Bit definition for ADC_TR1 register  *******************/
+#define ADC_TR1_LT1_Pos                (0U)
+#define ADC_TR1_LT1_Msk                (0xFFFUL << ADC_TR1_LT1_Pos)            /*!< 0x00000FFF */
+#define ADC_TR1_LT1                    ADC_TR1_LT1_Msk                         /*!< ADC analog watchdog 1 threshold low */
+#define ADC_TR1_LT1_0                  (0x001UL << ADC_TR1_LT1_Pos)            /*!< 0x00000001 */
+#define ADC_TR1_LT1_1                  (0x002UL << ADC_TR1_LT1_Pos)            /*!< 0x00000002 */
+#define ADC_TR1_LT1_2                  (0x004UL << ADC_TR1_LT1_Pos)            /*!< 0x00000004 */
+#define ADC_TR1_LT1_3                  (0x008UL << ADC_TR1_LT1_Pos)            /*!< 0x00000008 */
+#define ADC_TR1_LT1_4                  (0x010UL << ADC_TR1_LT1_Pos)            /*!< 0x00000010 */
+#define ADC_TR1_LT1_5                  (0x020UL << ADC_TR1_LT1_Pos)            /*!< 0x00000020 */
+#define ADC_TR1_LT1_6                  (0x040UL << ADC_TR1_LT1_Pos)            /*!< 0x00000040 */
+#define ADC_TR1_LT1_7                  (0x080UL << ADC_TR1_LT1_Pos)            /*!< 0x00000080 */
+#define ADC_TR1_LT1_8                  (0x100UL << ADC_TR1_LT1_Pos)            /*!< 0x00000100 */
+#define ADC_TR1_LT1_9                  (0x200UL << ADC_TR1_LT1_Pos)            /*!< 0x00000200 */
+#define ADC_TR1_LT1_10                 (0x400UL << ADC_TR1_LT1_Pos)            /*!< 0x00000400 */
+#define ADC_TR1_LT1_11                 (0x800UL << ADC_TR1_LT1_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR1_HT1_Pos                (16U)
+#define ADC_TR1_HT1_Msk                (0xFFFUL << ADC_TR1_HT1_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR1_HT1                    ADC_TR1_HT1_Msk                         /*!< ADC Analog watchdog 1 threshold high */
+#define ADC_TR1_HT1_0                  (0x001UL << ADC_TR1_HT1_Pos)            /*!< 0x00010000 */
+#define ADC_TR1_HT1_1                  (0x002UL << ADC_TR1_HT1_Pos)            /*!< 0x00020000 */
+#define ADC_TR1_HT1_2                  (0x004UL << ADC_TR1_HT1_Pos)            /*!< 0x00040000 */
+#define ADC_TR1_HT1_3                  (0x008UL << ADC_TR1_HT1_Pos)            /*!< 0x00080000 */
+#define ADC_TR1_HT1_4                  (0x010UL << ADC_TR1_HT1_Pos)            /*!< 0x00100000 */
+#define ADC_TR1_HT1_5                  (0x020UL << ADC_TR1_HT1_Pos)            /*!< 0x00200000 */
+#define ADC_TR1_HT1_6                  (0x040UL << ADC_TR1_HT1_Pos)            /*!< 0x00400000 */
+#define ADC_TR1_HT1_7                  (0x080UL << ADC_TR1_HT1_Pos)            /*!< 0x00800000 */
+#define ADC_TR1_HT1_8                  (0x100UL << ADC_TR1_HT1_Pos)            /*!< 0x01000000 */
+#define ADC_TR1_HT1_9                  (0x200UL << ADC_TR1_HT1_Pos)            /*!< 0x02000000 */
+#define ADC_TR1_HT1_10                 (0x400UL << ADC_TR1_HT1_Pos)            /*!< 0x04000000 */
+#define ADC_TR1_HT1_11                 (0x800UL << ADC_TR1_HT1_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_TR2 register  *******************/
+#define ADC_TR2_LT2_Pos                (0U)
+#define ADC_TR2_LT2_Msk                (0xFFFUL << ADC_TR2_LT2_Pos)            /*!< 0x00000FFF */
+#define ADC_TR2_LT2                    ADC_TR2_LT2_Msk                         /*!< ADC analog watchdog 2 threshold low */
+#define ADC_TR2_LT2_0                  (0x001UL << ADC_TR2_LT2_Pos)            /*!< 0x00000001 */
+#define ADC_TR2_LT2_1                  (0x002UL << ADC_TR2_LT2_Pos)            /*!< 0x00000002 */
+#define ADC_TR2_LT2_2                  (0x004UL << ADC_TR2_LT2_Pos)            /*!< 0x00000004 */
+#define ADC_TR2_LT2_3                  (0x008UL << ADC_TR2_LT2_Pos)            /*!< 0x00000008 */
+#define ADC_TR2_LT2_4                  (0x010UL << ADC_TR2_LT2_Pos)            /*!< 0x00000010 */
+#define ADC_TR2_LT2_5                  (0x020UL << ADC_TR2_LT2_Pos)            /*!< 0x00000020 */
+#define ADC_TR2_LT2_6                  (0x040UL << ADC_TR2_LT2_Pos)            /*!< 0x00000040 */
+#define ADC_TR2_LT2_7                  (0x080UL << ADC_TR2_LT2_Pos)            /*!< 0x00000080 */
+#define ADC_TR2_LT2_8                  (0x100UL << ADC_TR2_LT2_Pos)            /*!< 0x00000100 */
+#define ADC_TR2_LT2_9                  (0x200UL << ADC_TR2_LT2_Pos)            /*!< 0x00000200 */
+#define ADC_TR2_LT2_10                 (0x400UL << ADC_TR2_LT2_Pos)            /*!< 0x00000400 */
+#define ADC_TR2_LT2_11                 (0x800UL << ADC_TR2_LT2_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR2_HT2_Pos                (16U)
+#define ADC_TR2_HT2_Msk                (0xFFFUL << ADC_TR2_HT2_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR2_HT2                    ADC_TR2_HT2_Msk                         /*!< ADC analog watchdog 2 threshold high */
+#define ADC_TR2_HT2_0                  (0x001UL << ADC_TR2_HT2_Pos)            /*!< 0x00010000 */
+#define ADC_TR2_HT2_1                  (0x002UL << ADC_TR2_HT2_Pos)            /*!< 0x00020000 */
+#define ADC_TR2_HT2_2                  (0x004UL << ADC_TR2_HT2_Pos)            /*!< 0x00040000 */
+#define ADC_TR2_HT2_3                  (0x008UL << ADC_TR2_HT2_Pos)            /*!< 0x00080000 */
+#define ADC_TR2_HT2_4                  (0x010UL << ADC_TR2_HT2_Pos)            /*!< 0x00100000 */
+#define ADC_TR2_HT2_5                  (0x020UL << ADC_TR2_HT2_Pos)            /*!< 0x00200000 */
+#define ADC_TR2_HT2_6                  (0x040UL << ADC_TR2_HT2_Pos)            /*!< 0x00400000 */
+#define ADC_TR2_HT2_7                  (0x080UL << ADC_TR2_HT2_Pos)            /*!< 0x00800000 */
+#define ADC_TR2_HT2_8                  (0x100UL << ADC_TR2_HT2_Pos)            /*!< 0x01000000 */
+#define ADC_TR2_HT2_9                  (0x200UL << ADC_TR2_HT2_Pos)            /*!< 0x02000000 */
+#define ADC_TR2_HT2_10                 (0x400UL << ADC_TR2_HT2_Pos)            /*!< 0x04000000 */
+#define ADC_TR2_HT2_11                 (0x800UL << ADC_TR2_HT2_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_CHSELR register  ****************/
+#define ADC_CHSELR_CHSEL_Pos           (0U)
+#define ADC_CHSELR_CHSEL_Msk           (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos)     /*!< 0x0007FFFF */
+#define ADC_CHSELR_CHSEL               ADC_CHSELR_CHSEL_Msk                    /*!< ADC group regular sequencer channels, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL18_Pos         (18U)
+#define ADC_CHSELR_CHSEL18_Msk         (0x1UL << ADC_CHSELR_CHSEL18_Pos)       /*!< 0x00040000 */
+#define ADC_CHSELR_CHSEL18             ADC_CHSELR_CHSEL18_Msk                  /*!< ADC group regular sequencer channel 18, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL17_Pos         (17U)
+#define ADC_CHSELR_CHSEL17_Msk         (0x1UL << ADC_CHSELR_CHSEL17_Pos)       /*!< 0x00020000 */
+#define ADC_CHSELR_CHSEL17             ADC_CHSELR_CHSEL17_Msk                  /*!< ADC group regular sequencer channel 17, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL16_Pos         (16U)
+#define ADC_CHSELR_CHSEL16_Msk         (0x1UL << ADC_CHSELR_CHSEL16_Pos)       /*!< 0x00010000 */
+#define ADC_CHSELR_CHSEL16             ADC_CHSELR_CHSEL16_Msk                  /*!< ADC group regular sequencer channel 16, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL15_Pos         (15U)
+#define ADC_CHSELR_CHSEL15_Msk         (0x1UL << ADC_CHSELR_CHSEL15_Pos)       /*!< 0x00008000 */
+#define ADC_CHSELR_CHSEL15             ADC_CHSELR_CHSEL15_Msk                  /*!< ADC group regular sequencer channel 15, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL14_Pos         (14U)
+#define ADC_CHSELR_CHSEL14_Msk         (0x1UL << ADC_CHSELR_CHSEL14_Pos)       /*!< 0x00004000 */
+#define ADC_CHSELR_CHSEL14             ADC_CHSELR_CHSEL14_Msk                  /*!< ADC group regular sequencer channel 14, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL13_Pos         (13U)
+#define ADC_CHSELR_CHSEL13_Msk         (0x1UL << ADC_CHSELR_CHSEL13_Pos)       /*!< 0x00002000 */
+#define ADC_CHSELR_CHSEL13             ADC_CHSELR_CHSEL13_Msk                  /*!< ADC group regular sequencer channel 13, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL12_Pos         (12U)
+#define ADC_CHSELR_CHSEL12_Msk         (0x1UL << ADC_CHSELR_CHSEL12_Pos)       /*!< 0x00001000 */
+#define ADC_CHSELR_CHSEL12             ADC_CHSELR_CHSEL12_Msk                  /*!< ADC group regular sequencer channel 12, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL11_Pos         (11U)
+#define ADC_CHSELR_CHSEL11_Msk         (0x1UL << ADC_CHSELR_CHSEL11_Pos)       /*!< 0x00000800 */
+#define ADC_CHSELR_CHSEL11             ADC_CHSELR_CHSEL11_Msk                  /*!< ADC group regular sequencer channel 11, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL10_Pos         (10U)
+#define ADC_CHSELR_CHSEL10_Msk         (0x1UL << ADC_CHSELR_CHSEL10_Pos)       /*!< 0x00000400 */
+#define ADC_CHSELR_CHSEL10             ADC_CHSELR_CHSEL10_Msk                  /*!< ADC group regular sequencer channel 10, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL9_Pos          (9U)
+#define ADC_CHSELR_CHSEL9_Msk          (0x1UL << ADC_CHSELR_CHSEL9_Pos)        /*!< 0x00000200 */
+#define ADC_CHSELR_CHSEL9              ADC_CHSELR_CHSEL9_Msk                   /*!< ADC group regular sequencer channel 9, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL8_Pos          (8U)
+#define ADC_CHSELR_CHSEL8_Msk          (0x1UL << ADC_CHSELR_CHSEL8_Pos)        /*!< 0x00000100 */
+#define ADC_CHSELR_CHSEL8              ADC_CHSELR_CHSEL8_Msk                   /*!< ADC group regular sequencer channel 8, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL7_Pos          (7U)
+#define ADC_CHSELR_CHSEL7_Msk          (0x1UL << ADC_CHSELR_CHSEL7_Pos)        /*!< 0x00000080 */
+#define ADC_CHSELR_CHSEL7              ADC_CHSELR_CHSEL7_Msk                   /*!< ADC group regular sequencer channel 7, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL6_Pos          (6U)
+#define ADC_CHSELR_CHSEL6_Msk          (0x1UL << ADC_CHSELR_CHSEL6_Pos)        /*!< 0x00000040 */
+#define ADC_CHSELR_CHSEL6              ADC_CHSELR_CHSEL6_Msk                   /*!< ADC group regular sequencer channel 6, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL5_Pos          (5U)
+#define ADC_CHSELR_CHSEL5_Msk          (0x1UL << ADC_CHSELR_CHSEL5_Pos)        /*!< 0x00000020 */
+#define ADC_CHSELR_CHSEL5              ADC_CHSELR_CHSEL5_Msk                   /*!< ADC group regular sequencer channel 5, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL4_Pos          (4U)
+#define ADC_CHSELR_CHSEL4_Msk          (0x1UL << ADC_CHSELR_CHSEL4_Pos)        /*!< 0x00000010 */
+#define ADC_CHSELR_CHSEL4              ADC_CHSELR_CHSEL4_Msk                   /*!< ADC group regular sequencer channel 4, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL3_Pos          (3U)
+#define ADC_CHSELR_CHSEL3_Msk          (0x1UL << ADC_CHSELR_CHSEL3_Pos)        /*!< 0x00000008 */
+#define ADC_CHSELR_CHSEL3              ADC_CHSELR_CHSEL3_Msk                   /*!< ADC group regular sequencer channel 3, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL2_Pos          (2U)
+#define ADC_CHSELR_CHSEL2_Msk          (0x1UL << ADC_CHSELR_CHSEL2_Pos)        /*!< 0x00000004 */
+#define ADC_CHSELR_CHSEL2              ADC_CHSELR_CHSEL2_Msk                   /*!< ADC group regular sequencer channel 2, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL1_Pos          (1U)
+#define ADC_CHSELR_CHSEL1_Msk          (0x1UL << ADC_CHSELR_CHSEL1_Pos)        /*!< 0x00000002 */
+#define ADC_CHSELR_CHSEL1              ADC_CHSELR_CHSEL1_Msk                   /*!< ADC group regular sequencer channel 1, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL0_Pos          (0U)
+#define ADC_CHSELR_CHSEL0_Msk          (0x1UL << ADC_CHSELR_CHSEL0_Pos)        /*!< 0x00000001 */
+#define ADC_CHSELR_CHSEL0              ADC_CHSELR_CHSEL0_Msk                   /*!< ADC group regular sequencer channel 0, available when ADC_CFGR1_CHSELRMOD is reset */
+
+#define ADC_CHSELR_SQ_ALL_Pos          (0U)
+#define ADC_CHSELR_SQ_ALL_Msk          (0xFFFFFFFFUL << ADC_CHSELR_SQ_ALL_Pos) /*!< 0xFFFFFFFF */
+#define ADC_CHSELR_SQ_ALL              ADC_CHSELR_SQ_ALL_Msk                   /*!< ADC group regular sequencer all ranks, available when ADC_CFGR1_CHSELRMOD is set */
+
+#define ADC_CHSELR_SQ8_Pos             (28U)
+#define ADC_CHSELR_SQ8_Msk             (0xFUL << ADC_CHSELR_SQ8_Pos)           /*!< 0xF0000000 */
+#define ADC_CHSELR_SQ8                 ADC_CHSELR_SQ8_Msk                      /*!< ADC group regular sequencer rank 8, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ8_0               (0x1UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x10000000 */
+#define ADC_CHSELR_SQ8_1               (0x2UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x20000000 */
+#define ADC_CHSELR_SQ8_2               (0x4UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x40000000 */
+#define ADC_CHSELR_SQ8_3               (0x8UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x80000000 */
+
+#define ADC_CHSELR_SQ7_Pos             (24U)
+#define ADC_CHSELR_SQ7_Msk             (0xFUL << ADC_CHSELR_SQ7_Pos)           /*!< 0x0F000000 */
+#define ADC_CHSELR_SQ7                 ADC_CHSELR_SQ7_Msk                      /*!< ADC group regular sequencer rank 7, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ7_0               (0x1UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x01000000 */
+#define ADC_CHSELR_SQ7_1               (0x2UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x02000000 */
+#define ADC_CHSELR_SQ7_2               (0x4UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x04000000 */
+#define ADC_CHSELR_SQ7_3               (0x8UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x08000000 */
+
+#define ADC_CHSELR_SQ6_Pos             (20U)
+#define ADC_CHSELR_SQ6_Msk             (0xFUL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00F00000 */
+#define ADC_CHSELR_SQ6                 ADC_CHSELR_SQ6_Msk                      /*!< ADC group regular sequencer rank 6, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ6_0               (0x1UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00100000 */
+#define ADC_CHSELR_SQ6_1               (0x2UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00200000 */
+#define ADC_CHSELR_SQ6_2               (0x4UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00400000 */
+#define ADC_CHSELR_SQ6_3               (0x8UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00800000 */
+
+#define ADC_CHSELR_SQ5_Pos             (16U)
+#define ADC_CHSELR_SQ5_Msk             (0xFUL << ADC_CHSELR_SQ5_Pos)           /*!< 0x000F0000 */
+#define ADC_CHSELR_SQ5                 ADC_CHSELR_SQ5_Msk                      /*!< ADC group regular sequencer rank 5, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ5_0               (0x1UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00010000 */
+#define ADC_CHSELR_SQ5_1               (0x2UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00020000 */
+#define ADC_CHSELR_SQ5_2               (0x4UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00040000 */
+#define ADC_CHSELR_SQ5_3               (0x8UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00080000 */
+
+#define ADC_CHSELR_SQ4_Pos             (12U)
+#define ADC_CHSELR_SQ4_Msk             (0xFUL << ADC_CHSELR_SQ4_Pos)           /*!< 0x0000F000 */
+#define ADC_CHSELR_SQ4                 ADC_CHSELR_SQ4_Msk                      /*!< ADC group regular sequencer rank 4, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ4_0               (0x1UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00001000 */
+#define ADC_CHSELR_SQ4_1               (0x2UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00002000 */
+#define ADC_CHSELR_SQ4_2               (0x4UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00004000 */
+#define ADC_CHSELR_SQ4_3               (0x8UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00008000 */
+
+#define ADC_CHSELR_SQ3_Pos             (8U)
+#define ADC_CHSELR_SQ3_Msk             (0xFUL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000F00 */
+#define ADC_CHSELR_SQ3                 ADC_CHSELR_SQ3_Msk                      /*!< ADC group regular sequencer rank 3, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ3_0               (0x1UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000100 */
+#define ADC_CHSELR_SQ3_1               (0x2UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000200 */
+#define ADC_CHSELR_SQ3_2               (0x4UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000400 */
+#define ADC_CHSELR_SQ3_3               (0x8UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000800 */
+
+#define ADC_CHSELR_SQ2_Pos             (4U)
+#define ADC_CHSELR_SQ2_Msk             (0xFUL << ADC_CHSELR_SQ2_Pos)           /*!< 0x000000F0 */
+#define ADC_CHSELR_SQ2                 ADC_CHSELR_SQ2_Msk                      /*!< ADC group regular sequencer rank 2, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ2_0               (0x1UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000010 */
+#define ADC_CHSELR_SQ2_1               (0x2UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000020 */
+#define ADC_CHSELR_SQ2_2               (0x4UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000040 */
+#define ADC_CHSELR_SQ2_3               (0x8UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000080 */
+
+#define ADC_CHSELR_SQ1_Pos             (0U)
+#define ADC_CHSELR_SQ1_Msk             (0xFUL << ADC_CHSELR_SQ1_Pos)           /*!< 0x0000000F */
+#define ADC_CHSELR_SQ1                 ADC_CHSELR_SQ1_Msk                      /*!< ADC group regular sequencer rank 1, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ1_0               (0x1UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000001 */
+#define ADC_CHSELR_SQ1_1               (0x2UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000002 */
+#define ADC_CHSELR_SQ1_2               (0x4UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000004 */
+#define ADC_CHSELR_SQ1_3               (0x8UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000008 */
+
+/********************  Bit definition for ADC_TR3 register  *******************/
+#define ADC_TR3_LT3_Pos                (0U)
+#define ADC_TR3_LT3_Msk                (0xFFFUL << ADC_TR3_LT3_Pos)            /*!< 0x00000FFF */
+#define ADC_TR3_LT3                    ADC_TR3_LT3_Msk                         /*!< ADC analog watchdog 3 threshold low */
+#define ADC_TR3_LT3_0                  (0x001UL << ADC_TR3_LT3_Pos)            /*!< 0x00000001 */
+#define ADC_TR3_LT3_1                  (0x002UL << ADC_TR3_LT3_Pos)            /*!< 0x00000002 */
+#define ADC_TR3_LT3_2                  (0x004UL << ADC_TR3_LT3_Pos)            /*!< 0x00000004 */
+#define ADC_TR3_LT3_3                  (0x008UL << ADC_TR3_LT3_Pos)            /*!< 0x00000008 */
+#define ADC_TR3_LT3_4                  (0x010UL << ADC_TR3_LT3_Pos)            /*!< 0x00000010 */
+#define ADC_TR3_LT3_5                  (0x020UL << ADC_TR3_LT3_Pos)            /*!< 0x00000020 */
+#define ADC_TR3_LT3_6                  (0x040UL << ADC_TR3_LT3_Pos)            /*!< 0x00000040 */
+#define ADC_TR3_LT3_7                  (0x080UL << ADC_TR3_LT3_Pos)            /*!< 0x00000080 */
+#define ADC_TR3_LT3_8                  (0x100UL << ADC_TR3_LT3_Pos)            /*!< 0x00000100 */
+#define ADC_TR3_LT3_9                  (0x200UL << ADC_TR3_LT3_Pos)            /*!< 0x00000200 */
+#define ADC_TR3_LT3_10                 (0x400UL << ADC_TR3_LT3_Pos)            /*!< 0x00000400 */
+#define ADC_TR3_LT3_11                 (0x800UL << ADC_TR3_LT3_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR3_HT3_Pos                (16U)
+#define ADC_TR3_HT3_Msk                (0xFFFUL << ADC_TR3_HT3_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR3_HT3                    ADC_TR3_HT3_Msk                         /*!< ADC analog watchdog 3 threshold high */
+#define ADC_TR3_HT3_0                  (0x001UL << ADC_TR3_HT3_Pos)            /*!< 0x00010000 */
+#define ADC_TR3_HT3_1                  (0x002UL << ADC_TR3_HT3_Pos)            /*!< 0x00020000 */
+#define ADC_TR3_HT3_2                  (0x004UL << ADC_TR3_HT3_Pos)            /*!< 0x00040000 */
+#define ADC_TR3_HT3_3                  (0x008UL << ADC_TR3_HT3_Pos)            /*!< 0x00080000 */
+#define ADC_TR3_HT3_4                  (0x010UL << ADC_TR3_HT3_Pos)            /*!< 0x00100000 */
+#define ADC_TR3_HT3_5                  (0x020UL << ADC_TR3_HT3_Pos)            /*!< 0x00200000 */
+#define ADC_TR3_HT3_6                  (0x040UL << ADC_TR3_HT3_Pos)            /*!< 0x00400000 */
+#define ADC_TR3_HT3_7                  (0x080UL << ADC_TR3_HT3_Pos)            /*!< 0x00800000 */
+#define ADC_TR3_HT3_8                  (0x100UL << ADC_TR3_HT3_Pos)            /*!< 0x01000000 */
+#define ADC_TR3_HT3_9                  (0x200UL << ADC_TR3_HT3_Pos)            /*!< 0x02000000 */
+#define ADC_TR3_HT3_10                 (0x400UL << ADC_TR3_HT3_Pos)            /*!< 0x04000000 */
+#define ADC_TR3_HT3_11                 (0x800UL << ADC_TR3_HT3_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_DR register  ********************/
+#define ADC_DR_DATA_Pos                (0U)
+#define ADC_DR_DATA_Msk                (0xFFFFUL << ADC_DR_DATA_Pos)           /*!< 0x0000FFFF */
+#define ADC_DR_DATA                    ADC_DR_DATA_Msk                         /*!< ADC group regular conversion data */
+#define ADC_DR_DATA_0                  (0x0001UL << ADC_DR_DATA_Pos)           /*!< 0x00000001 */
+#define ADC_DR_DATA_1                  (0x0002UL << ADC_DR_DATA_Pos)           /*!< 0x00000002 */
+#define ADC_DR_DATA_2                  (0x0004UL << ADC_DR_DATA_Pos)           /*!< 0x00000004 */
+#define ADC_DR_DATA_3                  (0x0008UL << ADC_DR_DATA_Pos)           /*!< 0x00000008 */
+#define ADC_DR_DATA_4                  (0x0010UL << ADC_DR_DATA_Pos)           /*!< 0x00000010 */
+#define ADC_DR_DATA_5                  (0x0020UL << ADC_DR_DATA_Pos)           /*!< 0x00000020 */
+#define ADC_DR_DATA_6                  (0x0040UL << ADC_DR_DATA_Pos)           /*!< 0x00000040 */
+#define ADC_DR_DATA_7                  (0x0080UL << ADC_DR_DATA_Pos)           /*!< 0x00000080 */
+#define ADC_DR_DATA_8                  (0x0100UL << ADC_DR_DATA_Pos)           /*!< 0x00000100 */
+#define ADC_DR_DATA_9                  (0x0200UL << ADC_DR_DATA_Pos)           /*!< 0x00000200 */
+#define ADC_DR_DATA_10                 (0x0400UL << ADC_DR_DATA_Pos)           /*!< 0x00000400 */
+#define ADC_DR_DATA_11                 (0x0800UL << ADC_DR_DATA_Pos)           /*!< 0x00000800 */
+#define ADC_DR_DATA_12                 (0x1000UL << ADC_DR_DATA_Pos)           /*!< 0x00001000 */
+#define ADC_DR_DATA_13                 (0x2000UL << ADC_DR_DATA_Pos)           /*!< 0x00002000 */
+#define ADC_DR_DATA_14                 (0x4000UL << ADC_DR_DATA_Pos)           /*!< 0x00004000 */
+#define ADC_DR_DATA_15                 (0x8000UL << ADC_DR_DATA_Pos)           /*!< 0x00008000 */
+
+/********************  Bit definition for ADC_AWD2CR register  ****************/
+#define ADC_AWD2CR_AWD2CH_Pos          (0U)
+#define ADC_AWD2CR_AWD2CH_Msk          (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD2CR_AWD2CH              ADC_AWD2CR_AWD2CH_Msk                   /*!< ADC analog watchdog 2 monitored channel selection */
+#define ADC_AWD2CR_AWD2CH_0            (0x00001UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD2CR_AWD2CH_1            (0x00002UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD2CR_AWD2CH_2            (0x00004UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD2CR_AWD2CH_3            (0x00008UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD2CR_AWD2CH_4            (0x00010UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD2CR_AWD2CH_5            (0x00020UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD2CR_AWD2CH_6            (0x00040UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD2CR_AWD2CH_7            (0x00080UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD2CR_AWD2CH_8            (0x00100UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD2CR_AWD2CH_9            (0x00200UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD2CR_AWD2CH_10           (0x00400UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD2CR_AWD2CH_11           (0x00800UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD2CR_AWD2CH_12           (0x01000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD2CR_AWD2CH_13           (0x02000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD2CR_AWD2CH_14           (0x04000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD2CR_AWD2CH_15           (0x08000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD2CR_AWD2CH_16           (0x10000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD2CR_AWD2CH_17           (0x20000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD2CR_AWD2CH_18           (0x40000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_AWD3CR register  ****************/
+#define ADC_AWD3CR_AWD3CH_Pos          (0U)
+#define ADC_AWD3CR_AWD3CH_Msk          (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD3CR_AWD3CH              ADC_AWD3CR_AWD3CH_Msk                   /*!< ADC analog watchdog 3 monitored channel selection */
+#define ADC_AWD3CR_AWD3CH_0            (0x00001UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD3CR_AWD3CH_1            (0x00002UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD3CR_AWD3CH_2            (0x00004UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD3CR_AWD3CH_3            (0x00008UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD3CR_AWD3CH_4            (0x00010UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD3CR_AWD3CH_5            (0x00020UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD3CR_AWD3CH_6            (0x00040UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD3CR_AWD3CH_7            (0x00080UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD3CR_AWD3CH_8            (0x00100UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD3CR_AWD3CH_9            (0x00200UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD3CR_AWD3CH_10           (0x00400UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD3CR_AWD3CH_11           (0x00800UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD3CR_AWD3CH_12           (0x01000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD3CR_AWD3CH_13           (0x02000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD3CR_AWD3CH_14           (0x04000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD3CR_AWD3CH_15           (0x08000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD3CR_AWD3CH_16           (0x10000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD3CR_AWD3CH_17           (0x20000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD3CR_AWD3CH_18           (0x40000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_CALFACT register  ***************/
+#define ADC_CALFACT_CALFACT_Pos        (0U)
+#define ADC_CALFACT_CALFACT_Msk        (0x7FUL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x0000007F */
+#define ADC_CALFACT_CALFACT            ADC_CALFACT_CALFACT_Msk                 /*!< ADC calibration factor in single-ended mode */
+#define ADC_CALFACT_CALFACT_0          (0x01UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000001 */
+#define ADC_CALFACT_CALFACT_1          (0x02UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000002 */
+#define ADC_CALFACT_CALFACT_2          (0x04UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000004 */
+#define ADC_CALFACT_CALFACT_3          (0x08UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000008 */
+#define ADC_CALFACT_CALFACT_4          (0x10UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000010 */
+#define ADC_CALFACT_CALFACT_5          (0x20UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000020 */
+#define ADC_CALFACT_CALFACT_6          (0x40UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000040 */
+
+/*************************  ADC Common registers  *****************************/
+/********************  Bit definition for ADC_CCR register  *******************/
+#define ADC_CCR_PRESC_Pos              (18U)
+#define ADC_CCR_PRESC_Msk              (0xFUL << ADC_CCR_PRESC_Pos)            /*!< 0x003C0000 */
+#define ADC_CCR_PRESC                  ADC_CCR_PRESC_Msk                       /*!< ADC common clock prescaler, only for clock source asynchronous */
+#define ADC_CCR_PRESC_0                (0x1UL << ADC_CCR_PRESC_Pos)            /*!< 0x00040000 */
+#define ADC_CCR_PRESC_1                (0x2UL << ADC_CCR_PRESC_Pos)            /*!< 0x00080000 */
+#define ADC_CCR_PRESC_2                (0x4UL << ADC_CCR_PRESC_Pos)            /*!< 0x00100000 */
+#define ADC_CCR_PRESC_3                (0x8UL << ADC_CCR_PRESC_Pos)            /*!< 0x00200000 */
+
+#define ADC_CCR_VREFEN_Pos             (22U)
+#define ADC_CCR_VREFEN_Msk             (0x1UL << ADC_CCR_VREFEN_Pos)           /*!< 0x00400000 */
+#define ADC_CCR_VREFEN                 ADC_CCR_VREFEN_Msk                      /*!< ADC internal path to VrefInt enable */
+#define ADC_CCR_TSEN_Pos               (23U)
+#define ADC_CCR_TSEN_Msk               (0x1UL << ADC_CCR_TSEN_Pos)             /*!< 0x00800000 */
+#define ADC_CCR_TSEN                   ADC_CCR_TSEN_Msk                        /*!< ADC internal path to temperature sensor enable */
+#define ADC_CCR_VBATEN_Pos             (24U)
+#define ADC_CCR_VBATEN_Msk             (0x1UL << ADC_CCR_VBATEN_Pos)           /*!< 0x01000000 */
+#define ADC_CCR_VBATEN                 ADC_CCR_VBATEN_Msk                      /*!< ADC internal path to battery voltage enable */
+
+/* Legacy */
+#define ADC_CCR_LFMEN_Pos              (25U)
+#define ADC_CCR_LFMEN_Msk              (0x1UL << ADC_CCR_LFMEN_Pos)            /*!< 0x02000000 */
+#define ADC_CCR_LFMEN                  ADC_CCR_LFMEN_Msk                       /*!< Legacy feature, useless on STM32G0 (ADC common clock low frequency mode is automatically managed by ADC peripheral on STM32G0) */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                          CRC calculation unit                              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for CRC_DR register  *********************/
+#define CRC_DR_DR_Pos            (0U)
+#define CRC_DR_DR_Msk            (0xFFFFFFFFUL << CRC_DR_DR_Pos)                /*!< 0xFFFFFFFF */
+#define CRC_DR_DR                CRC_DR_DR_Msk                                  /*!< Data register bits */
+
+/*******************  Bit definition for CRC_IDR register  ********************/
+#define CRC_IDR_IDR_Pos          (0U)
+#define CRC_IDR_IDR_Msk          (0xFFFFFFFFUL << CRC_IDR_IDR_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_IDR_IDR              CRC_IDR_IDR_Msk                                /*!< General-purpose 32-bits data register bits */
+
+/********************  Bit definition for CRC_CR register  ********************/
+#define CRC_CR_RESET_Pos         (0U)
+#define CRC_CR_RESET_Msk         (0x1UL << CRC_CR_RESET_Pos)                    /*!< 0x00000001 */
+#define CRC_CR_RESET             CRC_CR_RESET_Msk                               /*!< RESET the CRC computation unit bit */
+#define CRC_CR_POLYSIZE_Pos      (3U)
+#define CRC_CR_POLYSIZE_Msk      (0x3UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000018 */
+#define CRC_CR_POLYSIZE          CRC_CR_POLYSIZE_Msk                            /*!< Polynomial size bits */
+#define CRC_CR_POLYSIZE_0        (0x1UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000008 */
+#define CRC_CR_POLYSIZE_1        (0x2UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000010 */
+#define CRC_CR_REV_IN_Pos        (5U)
+#define CRC_CR_REV_IN_Msk        (0x3UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000060 */
+#define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                              /*!< REV_IN Reverse Input Data bits */
+#define CRC_CR_REV_IN_0          (0x1UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000020 */
+#define CRC_CR_REV_IN_1          (0x2UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000040 */
+#define CRC_CR_REV_OUT_Pos       (7U)
+#define CRC_CR_REV_OUT_Msk       (0x1UL << CRC_CR_REV_OUT_Pos)                  /*!< 0x00000080 */
+#define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                             /*!< REV_OUT Reverse Output Data bits */
+
+/*******************  Bit definition for CRC_INIT register  *******************/
+#define CRC_INIT_INIT_Pos        (0U)
+#define CRC_INIT_INIT_Msk        (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)            /*!< 0xFFFFFFFF */
+#define CRC_INIT_INIT            CRC_INIT_INIT_Msk                              /*!< Initial CRC value bits */
+
+/*******************  Bit definition for CRC_POL register  ********************/
+#define CRC_POL_POL_Pos          (0U)
+#define CRC_POL_POL_Msk          (0xFFFFFFFFUL << CRC_POL_POL_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_POL_POL              CRC_POL_POL_Msk                                /*!< Coefficients of the polynomial */
+
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 Debug MCU                                  */
+/*                                                                            */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                           DMA Controller (DMA)                             */
+/*                                                                            */
+/******************************************************************************/
+
+/*******************  Bit definition for DMA_ISR register  ********************/
+#define DMA_ISR_GIF1_Pos       (0U)
+#define DMA_ISR_GIF1_Msk       (0x1UL << DMA_ISR_GIF1_Pos)                     /*!< 0x00000001 */
+#define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                /*!< Channel 1 Global interrupt flag */
+#define DMA_ISR_TCIF1_Pos      (1U)
+#define DMA_ISR_TCIF1_Msk      (0x1UL << DMA_ISR_TCIF1_Pos)                    /*!< 0x00000002 */
+#define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               /*!< Channel 1 Transfer Complete flag */
+#define DMA_ISR_HTIF1_Pos      (2U)
+#define DMA_ISR_HTIF1_Msk      (0x1UL << DMA_ISR_HTIF1_Pos)                    /*!< 0x00000004 */
+#define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               /*!< Channel 1 Half Transfer flag */
+#define DMA_ISR_TEIF1_Pos      (3U)
+#define DMA_ISR_TEIF1_Msk      (0x1UL << DMA_ISR_TEIF1_Pos)                    /*!< 0x00000008 */
+#define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               /*!< Channel 1 Transfer Error flag */
+#define DMA_ISR_GIF2_Pos       (4U)
+#define DMA_ISR_GIF2_Msk       (0x1UL << DMA_ISR_GIF2_Pos)                     /*!< 0x00000010 */
+#define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                /*!< Channel 2 Global interrupt flag */
+#define DMA_ISR_TCIF2_Pos      (5U)
+#define DMA_ISR_TCIF2_Msk      (0x1UL << DMA_ISR_TCIF2_Pos)                    /*!< 0x00000020 */
+#define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               /*!< Channel 2 Transfer Complete flag */
+#define DMA_ISR_HTIF2_Pos      (6U)
+#define DMA_ISR_HTIF2_Msk      (0x1UL << DMA_ISR_HTIF2_Pos)                    /*!< 0x00000040 */
+#define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               /*!< Channel 2 Half Transfer flag */
+#define DMA_ISR_TEIF2_Pos      (7U)
+#define DMA_ISR_TEIF2_Msk      (0x1UL << DMA_ISR_TEIF2_Pos)                    /*!< 0x00000080 */
+#define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               /*!< Channel 2 Transfer Error flag */
+#define DMA_ISR_GIF3_Pos       (8U)
+#define DMA_ISR_GIF3_Msk       (0x1UL << DMA_ISR_GIF3_Pos)                     /*!< 0x00000100 */
+#define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                /*!< Channel 3 Global interrupt flag */
+#define DMA_ISR_TCIF3_Pos      (9U)
+#define DMA_ISR_TCIF3_Msk      (0x1UL << DMA_ISR_TCIF3_Pos)                    /*!< 0x00000200 */
+#define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               /*!< Channel 3 Transfer Complete flag */
+#define DMA_ISR_HTIF3_Pos      (10U)
+#define DMA_ISR_HTIF3_Msk      (0x1UL << DMA_ISR_HTIF3_Pos)                    /*!< 0x00000400 */
+#define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               /*!< Channel 3 Half Transfer flag */
+#define DMA_ISR_TEIF3_Pos      (11U)
+#define DMA_ISR_TEIF3_Msk      (0x1UL << DMA_ISR_TEIF3_Pos)                    /*!< 0x00000800 */
+#define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               /*!< Channel 3 Transfer Error flag */
+#define DMA_ISR_GIF4_Pos       (12U)
+#define DMA_ISR_GIF4_Msk       (0x1UL << DMA_ISR_GIF4_Pos)                     /*!< 0x00001000 */
+#define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                /*!< Channel 4 Global interrupt flag */
+#define DMA_ISR_TCIF4_Pos      (13U)
+#define DMA_ISR_TCIF4_Msk      (0x1UL << DMA_ISR_TCIF4_Pos)                    /*!< 0x00002000 */
+#define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               /*!< Channel 4 Transfer Complete flag */
+#define DMA_ISR_HTIF4_Pos      (14U)
+#define DMA_ISR_HTIF4_Msk      (0x1UL << DMA_ISR_HTIF4_Pos)                    /*!< 0x00004000 */
+#define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               /*!< Channel 4 Half Transfer flag */
+#define DMA_ISR_TEIF4_Pos      (15U)
+#define DMA_ISR_TEIF4_Msk      (0x1UL << DMA_ISR_TEIF4_Pos)                    /*!< 0x00008000 */
+#define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               /*!< Channel 4 Transfer Error flag */
+#define DMA_ISR_GIF5_Pos       (16U)
+#define DMA_ISR_GIF5_Msk       (0x1UL << DMA_ISR_GIF5_Pos)                     /*!< 0x00010000 */
+#define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                /*!< Channel 5 Global interrupt flag */
+#define DMA_ISR_TCIF5_Pos      (17U)
+#define DMA_ISR_TCIF5_Msk      (0x1UL << DMA_ISR_TCIF5_Pos)                    /*!< 0x00020000 */
+#define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               /*!< Channel 5 Transfer Complete flag */
+#define DMA_ISR_HTIF5_Pos      (18U)
+#define DMA_ISR_HTIF5_Msk      (0x1UL << DMA_ISR_HTIF5_Pos)                    /*!< 0x00040000 */
+#define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               /*!< Channel 5 Half Transfer flag */
+#define DMA_ISR_TEIF5_Pos      (19U)
+#define DMA_ISR_TEIF5_Msk      (0x1UL << DMA_ISR_TEIF5_Pos)                    /*!< 0x00080000 */
+#define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               /*!< Channel 5 Transfer Error flag */
+#define DMA_ISR_GIF6_Pos       (20U)
+#define DMA_ISR_GIF6_Msk       (0x1UL << DMA_ISR_GIF6_Pos)                     /*!< 0x00100000 */
+#define DMA_ISR_GIF6           DMA_ISR_GIF6_Msk                                /*!< Channel 6 Global interrupt flag */
+#define DMA_ISR_TCIF6_Pos      (21U)
+#define DMA_ISR_TCIF6_Msk      (0x1UL << DMA_ISR_TCIF6_Pos)                    /*!< 0x00200000 */
+#define DMA_ISR_TCIF6          DMA_ISR_TCIF6_Msk                               /*!< Channel 6 Transfer Complete flag */
+#define DMA_ISR_HTIF6_Pos      (22U)
+#define DMA_ISR_HTIF6_Msk      (0x1UL << DMA_ISR_HTIF6_Pos)                    /*!< 0x00400000 */
+#define DMA_ISR_HTIF6          DMA_ISR_HTIF6_Msk                               /*!< Channel 6 Half Transfer flag */
+#define DMA_ISR_TEIF6_Pos      (23U)
+#define DMA_ISR_TEIF6_Msk      (0x1UL << DMA_ISR_TEIF6_Pos)                    /*!< 0x00800000 */
+#define DMA_ISR_TEIF6          DMA_ISR_TEIF6_Msk                               /*!< Channel 6 Transfer Error flag */
+#define DMA_ISR_GIF7_Pos       (24U)
+#define DMA_ISR_GIF7_Msk       (0x1UL << DMA_ISR_GIF7_Pos)                     /*!< 0x01000000 */
+#define DMA_ISR_GIF7           DMA_ISR_GIF7_Msk                                /*!< Channel 7 Global interrupt flag */
+#define DMA_ISR_TCIF7_Pos      (25U)
+#define DMA_ISR_TCIF7_Msk      (0x1UL << DMA_ISR_TCIF7_Pos)                    /*!< 0x02000000 */
+#define DMA_ISR_TCIF7          DMA_ISR_TCIF7_Msk                               /*!< Channel 7 Transfer Complete flag */
+#define DMA_ISR_HTIF7_Pos      (26U)
+#define DMA_ISR_HTIF7_Msk      (0x1UL << DMA_ISR_HTIF7_Pos)                    /*!< 0x04000000 */
+#define DMA_ISR_HTIF7          DMA_ISR_HTIF7_Msk                               /*!< Channel 7 Half Transfer flag */
+#define DMA_ISR_TEIF7_Pos      (27U)
+#define DMA_ISR_TEIF7_Msk      (0x1UL << DMA_ISR_TEIF7_Pos)                    /*!< 0x08000000 */
+#define DMA_ISR_TEIF7          DMA_ISR_TEIF7_Msk                               /*!< Channel 7 Transfer Error flag */
+
+/*******************  Bit definition for DMA_IFCR register  *******************/
+#define DMA_IFCR_CGIF1_Pos     (0U)
+#define DMA_IFCR_CGIF1_Msk     (0x1UL << DMA_IFCR_CGIF1_Pos)                   /*!< 0x00000001 */
+#define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              /*!< Channel 1 Global interrupt clearr */
+#define DMA_IFCR_CTCIF1_Pos    (1U)
+#define DMA_IFCR_CTCIF1_Msk    (0x1UL << DMA_IFCR_CTCIF1_Pos)                  /*!< 0x00000002 */
+#define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             /*!< Channel 1 Transfer Complete clear */
+#define DMA_IFCR_CHTIF1_Pos    (2U)
+#define DMA_IFCR_CHTIF1_Msk    (0x1UL << DMA_IFCR_CHTIF1_Pos)                  /*!< 0x00000004 */
+#define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             /*!< Channel 1 Half Transfer clear */
+#define DMA_IFCR_CTEIF1_Pos    (3U)
+#define DMA_IFCR_CTEIF1_Msk    (0x1UL << DMA_IFCR_CTEIF1_Pos)                  /*!< 0x00000008 */
+#define DMA_IFCR_CTEIF1        DMA_IFCR_CTEIF1_Msk                             /*!< Channel 1 Transfer Error clear */
+#define DMA_IFCR_CGIF2_Pos     (4U)
+#define DMA_IFCR_CGIF2_Msk     (0x1UL << DMA_IFCR_CGIF2_Pos)                   /*!< 0x00000010 */
+#define DMA_IFCR_CGIF2         DMA_IFCR_CGIF2_Msk                              /*!< Channel 2 Global interrupt clear */
+#define DMA_IFCR_CTCIF2_Pos    (5U)
+#define DMA_IFCR_CTCIF2_Msk    (0x1UL << DMA_IFCR_CTCIF2_Pos)                  /*!< 0x00000020 */
+#define DMA_IFCR_CTCIF2        DMA_IFCR_CTCIF2_Msk                             /*!< Channel 2 Transfer Complete clear */
+#define DMA_IFCR_CHTIF2_Pos    (6U)
+#define DMA_IFCR_CHTIF2_Msk    (0x1UL << DMA_IFCR_CHTIF2_Pos)                  /*!< 0x00000040 */
+#define DMA_IFCR_CHTIF2        DMA_IFCR_CHTIF2_Msk                             /*!< Channel 2 Half Transfer clear */
+#define DMA_IFCR_CTEIF2_Pos    (7U)
+#define DMA_IFCR_CTEIF2_Msk    (0x1UL << DMA_IFCR_CTEIF2_Pos)                  /*!< 0x00000080 */
+#define DMA_IFCR_CTEIF2        DMA_IFCR_CTEIF2_Msk                             /*!< Channel 2 Transfer Error clear */
+#define DMA_IFCR_CGIF3_Pos     (8U)
+#define DMA_IFCR_CGIF3_Msk     (0x1UL << DMA_IFCR_CGIF3_Pos)                   /*!< 0x00000100 */
+#define DMA_IFCR_CGIF3         DMA_IFCR_CGIF3_Msk                              /*!< Channel 3 Global interrupt clear */
+#define DMA_IFCR_CTCIF3_Pos    (9U)
+#define DMA_IFCR_CTCIF3_Msk    (0x1UL << DMA_IFCR_CTCIF3_Pos)                  /*!< 0x00000200 */
+#define DMA_IFCR_CTCIF3        DMA_IFCR_CTCIF3_Msk                             /*!< Channel 3 Transfer Complete clear */
+#define DMA_IFCR_CHTIF3_Pos    (10U)
+#define DMA_IFCR_CHTIF3_Msk    (0x1UL << DMA_IFCR_CHTIF3_Pos)                  /*!< 0x00000400 */
+#define DMA_IFCR_CHTIF3        DMA_IFCR_CHTIF3_Msk                             /*!< Channel 3 Half Transfer clear */
+#define DMA_IFCR_CTEIF3_Pos    (11U)
+#define DMA_IFCR_CTEIF3_Msk    (0x1UL << DMA_IFCR_CTEIF3_Pos)                  /*!< 0x00000800 */
+#define DMA_IFCR_CTEIF3        DMA_IFCR_CTEIF3_Msk                             /*!< Channel 3 Transfer Error clear */
+#define DMA_IFCR_CGIF4_Pos     (12U)
+#define DMA_IFCR_CGIF4_Msk     (0x1UL << DMA_IFCR_CGIF4_Pos)                   /*!< 0x00001000 */
+#define DMA_IFCR_CGIF4         DMA_IFCR_CGIF4_Msk                              /*!< Channel 4 Global interrupt clear */
+#define DMA_IFCR_CTCIF4_Pos    (13U)
+#define DMA_IFCR_CTCIF4_Msk    (0x1UL << DMA_IFCR_CTCIF4_Pos)                  /*!< 0x00002000 */
+#define DMA_IFCR_CTCIF4        DMA_IFCR_CTCIF4_Msk                             /*!< Channel 4 Transfer Complete clear */
+#define DMA_IFCR_CHTIF4_Pos    (14U)
+#define DMA_IFCR_CHTIF4_Msk    (0x1UL << DMA_IFCR_CHTIF4_Pos)                  /*!< 0x00004000 */
+#define DMA_IFCR_CHTIF4        DMA_IFCR_CHTIF4_Msk                             /*!< Channel 4 Half Transfer clear */
+#define DMA_IFCR_CTEIF4_Pos    (15U)
+#define DMA_IFCR_CTEIF4_Msk    (0x1UL << DMA_IFCR_CTEIF4_Pos)                  /*!< 0x00008000 */
+#define DMA_IFCR_CTEIF4        DMA_IFCR_CTEIF4_Msk                             /*!< Channel 4 Transfer Error clear */
+#define DMA_IFCR_CGIF5_Pos     (16U)
+#define DMA_IFCR_CGIF5_Msk     (0x1UL << DMA_IFCR_CGIF5_Pos)                   /*!< 0x00010000 */
+#define DMA_IFCR_CGIF5         DMA_IFCR_CGIF5_Msk                              /*!< Channel 5 Global interrupt clear */
+#define DMA_IFCR_CTCIF5_Pos    (17U)
+#define DMA_IFCR_CTCIF5_Msk    (0x1UL << DMA_IFCR_CTCIF5_Pos)                  /*!< 0x00020000 */
+#define DMA_IFCR_CTCIF5        DMA_IFCR_CTCIF5_Msk                             /*!< Channel 5 Transfer Complete clear */
+#define DMA_IFCR_CHTIF5_Pos    (18U)
+#define DMA_IFCR_CHTIF5_Msk    (0x1UL << DMA_IFCR_CHTIF5_Pos)                  /*!< 0x00040000 */
+#define DMA_IFCR_CHTIF5        DMA_IFCR_CHTIF5_Msk                             /*!< Channel 5 Half Transfer clear */
+#define DMA_IFCR_CTEIF5_Pos    (19U)
+#define DMA_IFCR_CTEIF5_Msk    (0x1UL << DMA_IFCR_CTEIF5_Pos)                  /*!< 0x00080000 */
+#define DMA_IFCR_CTEIF5        DMA_IFCR_CTEIF5_Msk                             /*!< Channel 5 Transfer Error clear */
+#define DMA_IFCR_CGIF6_Pos     (20U)
+#define DMA_IFCR_CGIF6_Msk     (0x1UL << DMA_IFCR_CGIF6_Pos)                   /*!< 0x00100000 */
+#define DMA_IFCR_CGIF6         DMA_IFCR_CGIF6_Msk                              /*!< Channel 6 Global interrupt clear */
+#define DMA_IFCR_CTCIF6_Pos    (21U)
+#define DMA_IFCR_CTCIF6_Msk    (0x1UL << DMA_IFCR_CTCIF6_Pos)                  /*!< 0x00200000 */
+#define DMA_IFCR_CTCIF6        DMA_IFCR_CTCIF6_Msk                             /*!< Channel 6 Transfer Complete clear */
+#define DMA_IFCR_CHTIF6_Pos    (22U)
+#define DMA_IFCR_CHTIF6_Msk    (0x1UL << DMA_IFCR_CHTIF6_Pos)                  /*!< 0x00400000 */
+#define DMA_IFCR_CHTIF6        DMA_IFCR_CHTIF6_Msk                             /*!< Channel 6 Half Transfer clear */
+#define DMA_IFCR_CTEIF6_Pos    (23U)
+#define DMA_IFCR_CTEIF6_Msk    (0x1UL << DMA_IFCR_CTEIF6_Pos)                  /*!< 0x00800000 */
+#define DMA_IFCR_CTEIF6        DMA_IFCR_CTEIF6_Msk                             /*!< Channel 6 Transfer Error clear */
+#define DMA_IFCR_CGIF7_Pos     (24U)
+#define DMA_IFCR_CGIF7_Msk     (0x1UL << DMA_IFCR_CGIF7_Pos)                   /*!< 0x01000000 */
+#define DMA_IFCR_CGIF7         DMA_IFCR_CGIF7_Msk                              /*!< Channel 7 Global interrupt clear */
+#define DMA_IFCR_CTCIF7_Pos    (25U)
+#define DMA_IFCR_CTCIF7_Msk    (0x1UL << DMA_IFCR_CTCIF7_Pos)                  /*!< 0x02000000 */
+#define DMA_IFCR_CTCIF7        DMA_IFCR_CTCIF7_Msk                             /*!< Channel 7 Transfer Complete clear */
+#define DMA_IFCR_CHTIF7_Pos    (26U)
+#define DMA_IFCR_CHTIF7_Msk    (0x1UL << DMA_IFCR_CHTIF7_Pos)                  /*!< 0x04000000 */
+#define DMA_IFCR_CHTIF7        DMA_IFCR_CHTIF7_Msk                             /*!< Channel 7 Half Transfer clear */
+#define DMA_IFCR_CTEIF7_Pos    (27U)
+#define DMA_IFCR_CTEIF7_Msk    (0x1UL << DMA_IFCR_CTEIF7_Pos)                  /*!< 0x08000000 */
+#define DMA_IFCR_CTEIF7        DMA_IFCR_CTEIF7_Msk                             /*!< Channel 7 Transfer Error clear */
+
+/*******************  Bit definition for DMA_CCR register  ********************/
+#define DMA_CCR_EN_Pos         (0U)
+#define DMA_CCR_EN_Msk         (0x1UL << DMA_CCR_EN_Pos)                       /*!< 0x00000001 */
+#define DMA_CCR_EN             DMA_CCR_EN_Msk                                  /*!< Channel enable                      */
+#define DMA_CCR_TCIE_Pos       (1U)
+#define DMA_CCR_TCIE_Msk       (0x1UL << DMA_CCR_TCIE_Pos)                     /*!< 0x00000002 */
+#define DMA_CCR_TCIE           DMA_CCR_TCIE_Msk                                /*!< Transfer complete interrupt enable  */
+#define DMA_CCR_HTIE_Pos       (2U)
+#define DMA_CCR_HTIE_Msk       (0x1UL << DMA_CCR_HTIE_Pos)                     /*!< 0x00000004 */
+#define DMA_CCR_HTIE           DMA_CCR_HTIE_Msk                                /*!< Half Transfer interrupt enable      */
+#define DMA_CCR_TEIE_Pos       (3U)
+#define DMA_CCR_TEIE_Msk       (0x1UL << DMA_CCR_TEIE_Pos)                     /*!< 0x00000008 */
+#define DMA_CCR_TEIE           DMA_CCR_TEIE_Msk                                /*!< Transfer error interrupt enable     */
+#define DMA_CCR_DIR_Pos        (4U)
+#define DMA_CCR_DIR_Msk        (0x1UL << DMA_CCR_DIR_Pos)                      /*!< 0x00000010 */
+#define DMA_CCR_DIR            DMA_CCR_DIR_Msk                                 /*!< Data transfer direction             */
+#define DMA_CCR_CIRC_Pos       (5U)
+#define DMA_CCR_CIRC_Msk       (0x1UL << DMA_CCR_CIRC_Pos)                     /*!< 0x00000020 */
+#define DMA_CCR_CIRC           DMA_CCR_CIRC_Msk                                /*!< Circular mode                       */
+#define DMA_CCR_PINC_Pos       (6U)
+#define DMA_CCR_PINC_Msk       (0x1UL << DMA_CCR_PINC_Pos)                     /*!< 0x00000040 */
+#define DMA_CCR_PINC           DMA_CCR_PINC_Msk                                /*!< Peripheral increment mode           */
+#define DMA_CCR_MINC_Pos       (7U)
+#define DMA_CCR_MINC_Msk       (0x1UL << DMA_CCR_MINC_Pos)                     /*!< 0x00000080 */
+#define DMA_CCR_MINC           DMA_CCR_MINC_Msk                                /*!< Memory increment mode               */
+
+#define DMA_CCR_PSIZE_Pos      (8U)
+#define DMA_CCR_PSIZE_Msk      (0x3UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000300 */
+#define DMA_CCR_PSIZE          DMA_CCR_PSIZE_Msk                               /*!< PSIZE[1:0] bits (Peripheral size)   */
+#define DMA_CCR_PSIZE_0        (0x1UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000100 */
+#define DMA_CCR_PSIZE_1        (0x2UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000200 */
+
+#define DMA_CCR_MSIZE_Pos      (10U)
+#define DMA_CCR_MSIZE_Msk      (0x3UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000C00 */
+#define DMA_CCR_MSIZE          DMA_CCR_MSIZE_Msk                               /*!< MSIZE[1:0] bits (Memory size)       */
+#define DMA_CCR_MSIZE_0        (0x1UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000400 */
+#define DMA_CCR_MSIZE_1        (0x2UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000800 */
+
+#define DMA_CCR_PL_Pos         (12U)
+#define DMA_CCR_PL_Msk         (0x3UL << DMA_CCR_PL_Pos)                       /*!< 0x00003000 */
+#define DMA_CCR_PL             DMA_CCR_PL_Msk                                  /*!< PL[1:0] bits(Channel Priority level)*/
+#define DMA_CCR_PL_0           (0x1UL << DMA_CCR_PL_Pos)                       /*!< 0x00001000 */
+#define DMA_CCR_PL_1           (0x2UL << DMA_CCR_PL_Pos)                        /*!< 0x00002000 */
+
+#define DMA_CCR_MEM2MEM_Pos    (14U)
+#define DMA_CCR_MEM2MEM_Msk    (0x1UL << DMA_CCR_MEM2MEM_Pos)                  /*!< 0x00004000 */
+#define DMA_CCR_MEM2MEM        DMA_CCR_MEM2MEM_Msk                             /*!< Memory to memory mode               */
+
+/******************  Bit definition for DMA_CNDTR register  *******************/
+#define DMA_CNDTR_NDT_Pos      (0U)
+#define DMA_CNDTR_NDT_Msk      (0xFFFFUL << DMA_CNDTR_NDT_Pos)                 /*!< 0x0000FFFF */
+#define DMA_CNDTR_NDT          DMA_CNDTR_NDT_Msk                               /*!< Number of data to Transfer          */
+
+/******************  Bit definition for DMA_CPAR register  ********************/
+#define DMA_CPAR_PA_Pos        (0U)
+#define DMA_CPAR_PA_Msk        (0xFFFFFFFFUL << DMA_CPAR_PA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CPAR_PA            DMA_CPAR_PA_Msk                                 /*!< Peripheral Address                  */
+
+/******************  Bit definition for DMA_CMAR register  ********************/
+#define DMA_CMAR_MA_Pos        (0U)
+#define DMA_CMAR_MA_Msk        (0xFFFFFFFFUL << DMA_CMAR_MA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CMAR_MA            DMA_CMAR_MA_Msk                                 /*!< Memory Address                      */
+
+/******************************************************************************/
+/*                                                                            */
+/*                             DMAMUX Controller                              */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for DMAMUX_CxCR register  **************/
+#define DMAMUX_CxCR_DMAREQ_ID_Pos              (0U)
+#define DMAMUX_CxCR_DMAREQ_ID_Msk              (0x3FUL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x0000003F */
+#define DMAMUX_CxCR_DMAREQ_ID                  DMAMUX_CxCR_DMAREQ_ID_Msk             /*!< DMA Request ID   */
+#define DMAMUX_CxCR_DMAREQ_ID_0                (0x01UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_CxCR_DMAREQ_ID_1                (0x02UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_CxCR_DMAREQ_ID_2                (0x04UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_CxCR_DMAREQ_ID_3                (0x08UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_CxCR_DMAREQ_ID_4                (0x10UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_CxCR_DMAREQ_ID_5                (0x20UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000020 */
+#define DMAMUX_CxCR_DMAREQ_ID_6                (0x40UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000040 */
+#define DMAMUX_CxCR_SOIE_Pos                   (8U)
+#define DMAMUX_CxCR_SOIE_Msk                   (0x1UL << DMAMUX_CxCR_SOIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_CxCR_SOIE                       DMAMUX_CxCR_SOIE_Msk             /*!< Synchro overrun interrupt enable     */
+#define DMAMUX_CxCR_EGE_Pos                    (9U)
+#define DMAMUX_CxCR_EGE_Msk                    (0x1UL << DMAMUX_CxCR_EGE_Pos)   /*!< 0x00000200 */
+#define DMAMUX_CxCR_EGE                        DMAMUX_CxCR_EGE_Msk              /*!< Event generation interrupt enable    */
+#define DMAMUX_CxCR_SE_Pos                     (16U)
+#define DMAMUX_CxCR_SE_Msk                     (0x1UL << DMAMUX_CxCR_SE_Pos)    /*!< 0x00010000 */
+#define DMAMUX_CxCR_SE                         DMAMUX_CxCR_SE_Msk               /*!< Synchronization enable               */
+#define DMAMUX_CxCR_SPOL_Pos                   (17U)
+#define DMAMUX_CxCR_SPOL_Msk                   (0x3UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00060000 */
+#define DMAMUX_CxCR_SPOL                       DMAMUX_CxCR_SPOL_Msk             /*!< Synchronization polarity             */
+#define DMAMUX_CxCR_SPOL_0                     (0x1UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00020000 */
+#define DMAMUX_CxCR_SPOL_1                     (0x2UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00040000 */
+#define DMAMUX_CxCR_NBREQ_Pos                  (19U)
+#define DMAMUX_CxCR_NBREQ_Msk                  (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_CxCR_NBREQ                      DMAMUX_CxCR_NBREQ_Msk             /*!< Number of request                    */
+#define DMAMUX_CxCR_NBREQ_0                    (0x01UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_CxCR_NBREQ_1                    (0x02UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_CxCR_NBREQ_2                    (0x04UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_CxCR_NBREQ_3                    (0x08UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_CxCR_NBREQ_4                    (0x10UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00800000 */
+#define DMAMUX_CxCR_SYNC_ID_Pos                (24U)
+#define DMAMUX_CxCR_SYNC_ID_Msk                (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x1F000000 */
+#define DMAMUX_CxCR_SYNC_ID                    DMAMUX_CxCR_SYNC_ID_Msk             /*!< Synchronization ID                   */
+#define DMAMUX_CxCR_SYNC_ID_0                  (0x01UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x01000000 */
+#define DMAMUX_CxCR_SYNC_ID_1                  (0x02UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x02000000 */
+#define DMAMUX_CxCR_SYNC_ID_2                  (0x04UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x04000000 */
+#define DMAMUX_CxCR_SYNC_ID_3                  (0x08UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x08000000 */
+#define DMAMUX_CxCR_SYNC_ID_4                  (0x10UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x10000000 */
+
+/*******************  Bits definition for DMAMUX_CSR register  **************/
+#define DMAMUX_CSR_SOF0_Pos                    (0U)
+#define DMAMUX_CSR_SOF0_Msk                    (0x1UL << DMAMUX_CSR_SOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CSR_SOF0                        DMAMUX_CSR_SOF0_Msk             /*!< Synchronization Overrun Flag 0       */
+#define DMAMUX_CSR_SOF1_Pos                    (1U)
+#define DMAMUX_CSR_SOF1_Msk                    (0x1UL << DMAMUX_CSR_SOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CSR_SOF1                        DMAMUX_CSR_SOF1_Msk             /*!< Synchronization Overrun Flag 1       */
+#define DMAMUX_CSR_SOF2_Pos                    (2U)
+#define DMAMUX_CSR_SOF2_Msk                    (0x1UL << DMAMUX_CSR_SOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CSR_SOF2                        DMAMUX_CSR_SOF2_Msk             /*!< Synchronization Overrun Flag 2       */
+#define DMAMUX_CSR_SOF3_Pos                    (3U)
+#define DMAMUX_CSR_SOF3_Msk                    (0x1UL << DMAMUX_CSR_SOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CSR_SOF3                        DMAMUX_CSR_SOF3_Msk             /*!< Synchronization Overrun Flag 3       */
+#define DMAMUX_CSR_SOF4_Pos                    (4U)
+#define DMAMUX_CSR_SOF4_Msk                    (0x1UL << DMAMUX_CSR_SOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CSR_SOF4                        DMAMUX_CSR_SOF4_Msk             /*!< Synchronization Overrun Flag 4       */
+#define DMAMUX_CSR_SOF5_Pos                    (5U)
+#define DMAMUX_CSR_SOF5_Msk                    (0x1UL << DMAMUX_CSR_SOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CSR_SOF5                        DMAMUX_CSR_SOF5_Msk             /*!< Synchronization Overrun Flag 5       */
+#define DMAMUX_CSR_SOF6_Pos                    (6U)
+#define DMAMUX_CSR_SOF6_Msk                    (0x1UL << DMAMUX_CSR_SOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CSR_SOF6                        DMAMUX_CSR_SOF6_Msk             /*!< Synchronization Overrun Flag 6       */
+
+/********************  Bits definition for DMAMUX_CFR register  **************/
+#define DMAMUX_CFR_CSOF0_Pos                   (0U)
+#define DMAMUX_CFR_CSOF0_Msk                   (0x1UL << DMAMUX_CFR_CSOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CFR_CSOF0                       DMAMUX_CFR_CSOF0_Msk             /*!< Clear Overrun Flag 0                 */
+#define DMAMUX_CFR_CSOF1_Pos                   (1U)
+#define DMAMUX_CFR_CSOF1_Msk                   (0x1UL << DMAMUX_CFR_CSOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CFR_CSOF1                       DMAMUX_CFR_CSOF1_Msk             /*!< Clear Overrun Flag 1                 */
+#define DMAMUX_CFR_CSOF2_Pos                   (2U)
+#define DMAMUX_CFR_CSOF2_Msk                   (0x1UL << DMAMUX_CFR_CSOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CFR_CSOF2                       DMAMUX_CFR_CSOF2_Msk             /*!< Clear Overrun Flag 2                 */
+#define DMAMUX_CFR_CSOF3_Pos                   (3U)
+#define DMAMUX_CFR_CSOF3_Msk                   (0x1UL << DMAMUX_CFR_CSOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CFR_CSOF3                       DMAMUX_CFR_CSOF3_Msk             /*!< Clear Overrun Flag 3                 */
+#define DMAMUX_CFR_CSOF4_Pos                   (4U)
+#define DMAMUX_CFR_CSOF4_Msk                   (0x1UL << DMAMUX_CFR_CSOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CFR_CSOF4                       DMAMUX_CFR_CSOF4_Msk             /*!< Clear Overrun Flag 4                 */
+#define DMAMUX_CFR_CSOF5_Pos                   (5U)
+#define DMAMUX_CFR_CSOF5_Msk                   (0x1UL << DMAMUX_CFR_CSOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CFR_CSOF5                       DMAMUX_CFR_CSOF5_Msk             /*!< Clear Overrun Flag 5                 */
+#define DMAMUX_CFR_CSOF6_Pos                   (6U)
+#define DMAMUX_CFR_CSOF6_Msk                   (0x1UL << DMAMUX_CFR_CSOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CFR_CSOF6                       DMAMUX_CFR_CSOF6_Msk             /*!< Clear Overrun Flag 6                 */
+
+/********************  Bits definition for DMAMUX_RGxCR register  ************/
+#define DMAMUX_RGxCR_SIG_ID_Pos                (0U)
+#define DMAMUX_RGxCR_SIG_ID_Msk                (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x0000001F */
+#define DMAMUX_RGxCR_SIG_ID                    DMAMUX_RGxCR_SIG_ID_Msk             /*!< Signal ID                         */
+#define DMAMUX_RGxCR_SIG_ID_0                  (0x01UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGxCR_SIG_ID_1                  (0x02UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGxCR_SIG_ID_2                  (0x04UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGxCR_SIG_ID_3                  (0x08UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGxCR_SIG_ID_4                  (0x10UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_RGxCR_OIE_Pos                   (8U)
+#define DMAMUX_RGxCR_OIE_Msk                   (0x1UL << DMAMUX_RGxCR_OIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_RGxCR_OIE                       DMAMUX_RGxCR_OIE_Msk             /*!< Overrun interrupt enable             */
+#define DMAMUX_RGxCR_GE_Pos                    (16U)
+#define DMAMUX_RGxCR_GE_Msk                    (0x1UL << DMAMUX_RGxCR_GE_Pos)   /*!< 0x00010000 */
+#define DMAMUX_RGxCR_GE                        DMAMUX_RGxCR_GE_Msk              /*!< Generation enable                    */
+#define DMAMUX_RGxCR_GPOL_Pos                  (17U)
+#define DMAMUX_RGxCR_GPOL_Msk                  (0x3UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00060000 */
+#define DMAMUX_RGxCR_GPOL                      DMAMUX_RGxCR_GPOL_Msk            /*!< Generation polarity                  */
+#define DMAMUX_RGxCR_GPOL_0                    (0x1UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00020000 */
+#define DMAMUX_RGxCR_GPOL_1                    (0x2UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00040000 */
+#define DMAMUX_RGxCR_GNBREQ_Pos                (19U)
+#define DMAMUX_RGxCR_GNBREQ_Msk                (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_RGxCR_GNBREQ                    DMAMUX_RGxCR_GNBREQ_Msk             /*!< Number of request                 */
+#define DMAMUX_RGxCR_GNBREQ_0                  (0x01UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_RGxCR_GNBREQ_1                  (0x02UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_RGxCR_GNBREQ_2                  (0x04UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_RGxCR_GNBREQ_3                  (0x08UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_RGxCR_GNBREQ_4                  (0x10UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00800000 */
+
+/********************  Bits definition for DMAMUX_RGSR register  **************/
+#define DMAMUX_RGSR_OF0_Pos                    (0U)
+#define DMAMUX_RGSR_OF0_Msk                    (0x1UL << DMAMUX_RGSR_OF0_Pos)   /*!< 0x00000001 */
+#define DMAMUX_RGSR_OF0                        DMAMUX_RGSR_OF0_Msk              /*!< Overrun flag 0                       */
+#define DMAMUX_RGSR_OF1_Pos                    (1U)
+#define DMAMUX_RGSR_OF1_Msk                    (0x1UL << DMAMUX_RGSR_OF1_Pos)   /*!< 0x00000002 */
+#define DMAMUX_RGSR_OF1                        DMAMUX_RGSR_OF1_Msk              /*!< Overrun flag 1                       */
+#define DMAMUX_RGSR_OF2_Pos                    (2U)
+#define DMAMUX_RGSR_OF2_Msk                    (0x1UL << DMAMUX_RGSR_OF2_Pos)   /*!< 0x00000004 */
+#define DMAMUX_RGSR_OF2                        DMAMUX_RGSR_OF2_Msk              /*!< Overrun flag 2                       */
+#define DMAMUX_RGSR_OF3_Pos                    (3U)
+#define DMAMUX_RGSR_OF3_Msk                    (0x1UL << DMAMUX_RGSR_OF3_Pos)   /*!< 0x00000008 */
+#define DMAMUX_RGSR_OF3                        DMAMUX_RGSR_OF3_Msk              /*!< Overrun flag 3                       */
+
+/********************  Bits definition for DMAMUX_RGCFR register  **************/
+#define DMAMUX_RGCFR_COF0_Pos                  (0U)
+#define DMAMUX_RGCFR_COF0_Msk                  (0x1UL << DMAMUX_RGCFR_COF0_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGCFR_COF0                      DMAMUX_RGCFR_COF0_Msk            /*!< Clear Overrun flag 0                 */
+#define DMAMUX_RGCFR_COF1_Pos                  (1U)
+#define DMAMUX_RGCFR_COF1_Msk                  (0x1UL << DMAMUX_RGCFR_COF1_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGCFR_COF1                      DMAMUX_RGCFR_COF1_Msk            /*!< Clear Overrun flag 1                 */
+#define DMAMUX_RGCFR_COF2_Pos                  (2U)
+#define DMAMUX_RGCFR_COF2_Msk                  (0x1UL << DMAMUX_RGCFR_COF2_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGCFR_COF2                      DMAMUX_RGCFR_COF2_Msk            /*!< Clear Overrun flag 2                 */
+#define DMAMUX_RGCFR_COF3_Pos                  (3U)
+#define DMAMUX_RGCFR_COF3_Msk                  (0x1UL << DMAMUX_RGCFR_COF3_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGCFR_COF3                      DMAMUX_RGCFR_COF3_Msk            /*!< Clear Overrun flag 3                 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                    External Interrupt/Event Controller                     */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for EXTI_RTSR1 register  ******************/
+#define EXTI_RTSR1_RT0_Pos           (0U)
+#define EXTI_RTSR1_RT0_Msk           (0x1UL << EXTI_RTSR1_RT0_Pos)             /*!< 0x00000001 */
+#define EXTI_RTSR1_RT0               EXTI_RTSR1_RT0_Msk                        /*!< Rising trigger configuration for input line 0 */
+#define EXTI_RTSR1_RT1_Pos           (1U)
+#define EXTI_RTSR1_RT1_Msk           (0x1UL << EXTI_RTSR1_RT1_Pos)             /*!< 0x00000002 */
+#define EXTI_RTSR1_RT1               EXTI_RTSR1_RT1_Msk                        /*!< Rising trigger configuration for input line 1 */
+#define EXTI_RTSR1_RT2_Pos           (2U)
+#define EXTI_RTSR1_RT2_Msk           (0x1UL << EXTI_RTSR1_RT2_Pos)             /*!< 0x00000004 */
+#define EXTI_RTSR1_RT2               EXTI_RTSR1_RT2_Msk                        /*!< Rising trigger configuration for input line 2 */
+#define EXTI_RTSR1_RT3_Pos           (3U)
+#define EXTI_RTSR1_RT3_Msk           (0x1UL << EXTI_RTSR1_RT3_Pos)             /*!< 0x00000008 */
+#define EXTI_RTSR1_RT3               EXTI_RTSR1_RT3_Msk                        /*!< Rising trigger configuration for input line 3 */
+#define EXTI_RTSR1_RT4_Pos           (4U)
+#define EXTI_RTSR1_RT4_Msk           (0x1UL << EXTI_RTSR1_RT4_Pos)             /*!< 0x00000010 */
+#define EXTI_RTSR1_RT4               EXTI_RTSR1_RT4_Msk                        /*!< Rising trigger configuration for input line 4 */
+#define EXTI_RTSR1_RT5_Pos           (5U)
+#define EXTI_RTSR1_RT5_Msk           (0x1UL << EXTI_RTSR1_RT5_Pos)             /*!< 0x00000020 */
+#define EXTI_RTSR1_RT5               EXTI_RTSR1_RT5_Msk                        /*!< Rising trigger configuration for input line 5 */
+#define EXTI_RTSR1_RT6_Pos           (6U)
+#define EXTI_RTSR1_RT6_Msk           (0x1UL << EXTI_RTSR1_RT6_Pos)             /*!< 0x00000040 */
+#define EXTI_RTSR1_RT6               EXTI_RTSR1_RT6_Msk                        /*!< Rising trigger configuration for input line 6 */
+#define EXTI_RTSR1_RT7_Pos           (7U)
+#define EXTI_RTSR1_RT7_Msk           (0x1UL << EXTI_RTSR1_RT7_Pos)             /*!< 0x00000080 */
+#define EXTI_RTSR1_RT7               EXTI_RTSR1_RT7_Msk                        /*!< Rising trigger configuration for input line 7 */
+#define EXTI_RTSR1_RT8_Pos           (8U)
+#define EXTI_RTSR1_RT8_Msk           (0x1UL << EXTI_RTSR1_RT8_Pos)             /*!< 0x00000100 */
+#define EXTI_RTSR1_RT8               EXTI_RTSR1_RT8_Msk                        /*!< Rising trigger configuration for input line 8 */
+#define EXTI_RTSR1_RT9_Pos           (9U)
+#define EXTI_RTSR1_RT9_Msk           (0x1UL << EXTI_RTSR1_RT9_Pos)             /*!< 0x00000200 */
+#define EXTI_RTSR1_RT9               EXTI_RTSR1_RT9_Msk                        /*!< Rising trigger configuration for input line 9 */
+#define EXTI_RTSR1_RT10_Pos          (10U)
+#define EXTI_RTSR1_RT10_Msk          (0x1UL << EXTI_RTSR1_RT10_Pos)            /*!< 0x00000400 */
+#define EXTI_RTSR1_RT10              EXTI_RTSR1_RT10_Msk                       /*!< Rising trigger configuration for input line 10 */
+#define EXTI_RTSR1_RT11_Pos          (11U)
+#define EXTI_RTSR1_RT11_Msk          (0x1UL << EXTI_RTSR1_RT11_Pos)            /*!< 0x00000800 */
+#define EXTI_RTSR1_RT11              EXTI_RTSR1_RT11_Msk                       /*!< Rising trigger configuration for input line 11 */
+#define EXTI_RTSR1_RT12_Pos          (12U)
+#define EXTI_RTSR1_RT12_Msk          (0x1UL << EXTI_RTSR1_RT12_Pos)            /*!< 0x00001000 */
+#define EXTI_RTSR1_RT12              EXTI_RTSR1_RT12_Msk                       /*!< Rising trigger configuration for input line 12 */
+#define EXTI_RTSR1_RT13_Pos          (13U)
+#define EXTI_RTSR1_RT13_Msk          (0x1UL << EXTI_RTSR1_RT13_Pos)            /*!< 0x00002000 */
+#define EXTI_RTSR1_RT13              EXTI_RTSR1_RT13_Msk                       /*!< Rising trigger configuration for input line 13 */
+#define EXTI_RTSR1_RT14_Pos          (14U)
+#define EXTI_RTSR1_RT14_Msk          (0x1UL << EXTI_RTSR1_RT14_Pos)            /*!< 0x00004000 */
+#define EXTI_RTSR1_RT14              EXTI_RTSR1_RT14_Msk                       /*!< Rising trigger configuration for input line 14 */
+#define EXTI_RTSR1_RT15_Pos          (15U)
+#define EXTI_RTSR1_RT15_Msk          (0x1UL << EXTI_RTSR1_RT15_Pos)            /*!< 0x00008000 */
+#define EXTI_RTSR1_RT15              EXTI_RTSR1_RT15_Msk                       /*!< Rising trigger configuration for input line 15 */
+#define EXTI_RTSR1_RT16_Pos          (16U)
+#define EXTI_RTSR1_RT16_Msk          (0x1UL << EXTI_RTSR1_RT16_Pos)            /*!< 0x00010000 */
+#define EXTI_RTSR1_RT16              EXTI_RTSR1_RT16_Msk                       /*!< Rising trigger configuration for input line 16 */
+
+/******************  Bit definition for EXTI_FTSR1 register  ******************/
+#define EXTI_FTSR1_FT0_Pos           (0U)
+#define EXTI_FTSR1_FT0_Msk           (0x1UL << EXTI_FTSR1_FT0_Pos)             /*!< 0x00000001 */
+#define EXTI_FTSR1_FT0               EXTI_FTSR1_FT0_Msk                        /*!< Falling trigger configuration for input line 0 */
+#define EXTI_FTSR1_FT1_Pos           (1U)
+#define EXTI_FTSR1_FT1_Msk           (0x1UL << EXTI_FTSR1_FT1_Pos)             /*!< 0x00000002 */
+#define EXTI_FTSR1_FT1               EXTI_FTSR1_FT1_Msk                        /*!< Falling trigger configuration for input line 1 */
+#define EXTI_FTSR1_FT2_Pos           (2U)
+#define EXTI_FTSR1_FT2_Msk           (0x1UL << EXTI_FTSR1_FT2_Pos)             /*!< 0x00000004 */
+#define EXTI_FTSR1_FT2               EXTI_FTSR1_FT2_Msk                        /*!< Falling trigger configuration for input line 2 */
+#define EXTI_FTSR1_FT3_Pos           (3U)
+#define EXTI_FTSR1_FT3_Msk           (0x1UL << EXTI_FTSR1_FT3_Pos)             /*!< 0x00000008 */
+#define EXTI_FTSR1_FT3               EXTI_FTSR1_FT3_Msk                        /*!< Falling trigger configuration for input line 3 */
+#define EXTI_FTSR1_FT4_Pos           (4U)
+#define EXTI_FTSR1_FT4_Msk           (0x1UL << EXTI_FTSR1_FT4_Pos)             /*!< 0x00000010 */
+#define EXTI_FTSR1_FT4               EXTI_FTSR1_FT4_Msk                        /*!< Falling trigger configuration for input line 4 */
+#define EXTI_FTSR1_FT5_Pos           (5U)
+#define EXTI_FTSR1_FT5_Msk           (0x1UL << EXTI_FTSR1_FT5_Pos)             /*!< 0x00000020 */
+#define EXTI_FTSR1_FT5               EXTI_FTSR1_FT5_Msk                        /*!< Falling trigger configuration for input line 5 */
+#define EXTI_FTSR1_FT6_Pos           (6U)
+#define EXTI_FTSR1_FT6_Msk           (0x1UL << EXTI_FTSR1_FT6_Pos)             /*!< 0x00000040 */
+#define EXTI_FTSR1_FT6               EXTI_FTSR1_FT6_Msk                        /*!< Falling trigger configuration for input line 6 */
+#define EXTI_FTSR1_FT7_Pos           (7U)
+#define EXTI_FTSR1_FT7_Msk           (0x1UL << EXTI_FTSR1_FT7_Pos)             /*!< 0x00000080 */
+#define EXTI_FTSR1_FT7               EXTI_FTSR1_FT7_Msk                        /*!< Falling trigger configuration for input line 7 */
+#define EXTI_FTSR1_FT8_Pos           (8U)
+#define EXTI_FTSR1_FT8_Msk           (0x1UL << EXTI_FTSR1_FT8_Pos)             /*!< 0x00000100 */
+#define EXTI_FTSR1_FT8               EXTI_FTSR1_FT8_Msk                        /*!< Falling trigger configuration for input line 8 */
+#define EXTI_FTSR1_FT9_Pos           (9U)
+#define EXTI_FTSR1_FT9_Msk           (0x1UL << EXTI_FTSR1_FT9_Pos)             /*!< 0x00000200 */
+#define EXTI_FTSR1_FT9               EXTI_FTSR1_FT9_Msk                        /*!< Falling trigger configuration for input line 9 */
+#define EXTI_FTSR1_FT10_Pos          (10U)
+#define EXTI_FTSR1_FT10_Msk          (0x1UL << EXTI_FTSR1_FT10_Pos)            /*!< 0x00000400 */
+#define EXTI_FTSR1_FT10              EXTI_FTSR1_FT10_Msk                       /*!< Falling trigger configuration for input line 10 */
+#define EXTI_FTSR1_FT11_Pos          (11U)
+#define EXTI_FTSR1_FT11_Msk          (0x1UL << EXTI_FTSR1_FT11_Pos)            /*!< 0x00000800 */
+#define EXTI_FTSR1_FT11              EXTI_FTSR1_FT11_Msk                       /*!< Falling trigger configuration for input line 11 */
+#define EXTI_FTSR1_FT12_Pos          (12U)
+#define EXTI_FTSR1_FT12_Msk          (0x1UL << EXTI_FTSR1_FT12_Pos)            /*!< 0x00001000 */
+#define EXTI_FTSR1_FT12              EXTI_FTSR1_FT12_Msk                       /*!< Falling trigger configuration for input line 12 */
+#define EXTI_FTSR1_FT13_Pos          (13U)
+#define EXTI_FTSR1_FT13_Msk          (0x1UL << EXTI_FTSR1_FT13_Pos)            /*!< 0x00002000 */
+#define EXTI_FTSR1_FT13              EXTI_FTSR1_FT13_Msk                       /*!< Falling trigger configuration for input line 13 */
+#define EXTI_FTSR1_FT14_Pos          (14U)
+#define EXTI_FTSR1_FT14_Msk          (0x1UL << EXTI_FTSR1_FT14_Pos)            /*!< 0x00004000 */
+#define EXTI_FTSR1_FT14              EXTI_FTSR1_FT14_Msk                       /*!< Falling trigger configuration for input line 14 */
+#define EXTI_FTSR1_FT15_Pos          (15U)
+#define EXTI_FTSR1_FT15_Msk          (0x1UL << EXTI_FTSR1_FT15_Pos)            /*!< 0x00008000 */
+#define EXTI_FTSR1_FT15              EXTI_FTSR1_FT15_Msk                       /*!< Falling trigger configuration for input line 15 */
+#define EXTI_FTSR1_FT16_Pos          (16U)
+#define EXTI_FTSR1_FT16_Msk          (0x1UL << EXTI_FTSR1_FT16_Pos)            /*!< 0x00010000 */
+#define EXTI_FTSR1_FT16              EXTI_FTSR1_FT16_Msk                       /*!< Falling trigger configuration for input line 16 */
+
+/******************  Bit definition for EXTI_SWIER1 register  *****************/
+#define EXTI_SWIER1_SWI0_Pos         (0U)
+#define EXTI_SWIER1_SWI0_Msk         (0x1UL << EXTI_SWIER1_SWI0_Pos)           /*!< 0x00000001 */
+#define EXTI_SWIER1_SWI0             EXTI_SWIER1_SWI0_Msk                      /*!< Software Interrupt on line 0 */
+#define EXTI_SWIER1_SWI1_Pos         (1U)
+#define EXTI_SWIER1_SWI1_Msk         (0x1UL << EXTI_SWIER1_SWI1_Pos)           /*!< 0x00000002 */
+#define EXTI_SWIER1_SWI1             EXTI_SWIER1_SWI1_Msk                      /*!< Software Interrupt on line 1 */
+#define EXTI_SWIER1_SWI2_Pos         (2U)
+#define EXTI_SWIER1_SWI2_Msk         (0x1UL << EXTI_SWIER1_SWI2_Pos)           /*!< 0x00000004 */
+#define EXTI_SWIER1_SWI2             EXTI_SWIER1_SWI2_Msk                      /*!< Software Interrupt on line 2 */
+#define EXTI_SWIER1_SWI3_Pos         (3U)
+#define EXTI_SWIER1_SWI3_Msk         (0x1UL << EXTI_SWIER1_SWI3_Pos)           /*!< 0x00000008 */
+#define EXTI_SWIER1_SWI3             EXTI_SWIER1_SWI3_Msk                      /*!< Software Interrupt on line 3 */
+#define EXTI_SWIER1_SWI4_Pos         (4U)
+#define EXTI_SWIER1_SWI4_Msk         (0x1UL << EXTI_SWIER1_SWI4_Pos)           /*!< 0x00000010 */
+#define EXTI_SWIER1_SWI4             EXTI_SWIER1_SWI4_Msk                      /*!< Software Interrupt on line 4 */
+#define EXTI_SWIER1_SWI5_Pos         (5U)
+#define EXTI_SWIER1_SWI5_Msk         (0x1UL << EXTI_SWIER1_SWI5_Pos)           /*!< 0x00000020 */
+#define EXTI_SWIER1_SWI5             EXTI_SWIER1_SWI5_Msk                      /*!< Software Interrupt on line 5 */
+#define EXTI_SWIER1_SWI6_Pos         (6U)
+#define EXTI_SWIER1_SWI6_Msk         (0x1UL << EXTI_SWIER1_SWI6_Pos)           /*!< 0x00000040 */
+#define EXTI_SWIER1_SWI6             EXTI_SWIER1_SWI6_Msk                      /*!< Software Interrupt on line 6 */
+#define EXTI_SWIER1_SWI7_Pos         (7U)
+#define EXTI_SWIER1_SWI7_Msk         (0x1UL << EXTI_SWIER1_SWI7_Pos)           /*!< 0x00000080 */
+#define EXTI_SWIER1_SWI7             EXTI_SWIER1_SWI7_Msk                      /*!< Software Interrupt on line 7 */
+#define EXTI_SWIER1_SWI8_Pos         (8U)
+#define EXTI_SWIER1_SWI8_Msk         (0x1UL << EXTI_SWIER1_SWI8_Pos)           /*!< 0x00000100 */
+#define EXTI_SWIER1_SWI8             EXTI_SWIER1_SWI8_Msk                      /*!< Software Interrupt on line 8 */
+#define EXTI_SWIER1_SWI9_Pos         (9U)
+#define EXTI_SWIER1_SWI9_Msk         (0x1UL << EXTI_SWIER1_SWI9_Pos)           /*!< 0x00000200 */
+#define EXTI_SWIER1_SWI9             EXTI_SWIER1_SWI9_Msk                      /*!< Software Interrupt on line 9 */
+#define EXTI_SWIER1_SWI10_Pos        (10U)
+#define EXTI_SWIER1_SWI10_Msk        (0x1UL << EXTI_SWIER1_SWI10_Pos)          /*!< 0x00000400 */
+#define EXTI_SWIER1_SWI10            EXTI_SWIER1_SWI10_Msk                     /*!< Software Interrupt on line 10 */
+#define EXTI_SWIER1_SWI11_Pos        (11U)
+#define EXTI_SWIER1_SWI11_Msk        (0x1UL << EXTI_SWIER1_SWI11_Pos)          /*!< 0x00000800 */
+#define EXTI_SWIER1_SWI11            EXTI_SWIER1_SWI11_Msk                     /*!< Software Interrupt on line 11 */
+#define EXTI_SWIER1_SWI12_Pos        (12U)
+#define EXTI_SWIER1_SWI12_Msk        (0x1UL << EXTI_SWIER1_SWI12_Pos)          /*!< 0x00001000 */
+#define EXTI_SWIER1_SWI12            EXTI_SWIER1_SWI12_Msk                     /*!< Software Interrupt on line 12 */
+#define EXTI_SWIER1_SWI13_Pos        (13U)
+#define EXTI_SWIER1_SWI13_Msk        (0x1UL << EXTI_SWIER1_SWI13_Pos)          /*!< 0x00002000 */
+#define EXTI_SWIER1_SWI13            EXTI_SWIER1_SWI13_Msk                     /*!< Software Interrupt on line 13 */
+#define EXTI_SWIER1_SWI14_Pos        (14U)
+#define EXTI_SWIER1_SWI14_Msk        (0x1UL << EXTI_SWIER1_SWI14_Pos)          /*!< 0x00004000 */
+#define EXTI_SWIER1_SWI14            EXTI_SWIER1_SWI14_Msk                     /*!< Software Interrupt on line 14 */
+#define EXTI_SWIER1_SWI15_Pos        (15U)
+#define EXTI_SWIER1_SWI15_Msk        (0x1UL << EXTI_SWIER1_SWI15_Pos)          /*!< 0x00008000 */
+#define EXTI_SWIER1_SWI15            EXTI_SWIER1_SWI15_Msk                     /*!< Software Interrupt on line 15 */
+#define EXTI_SWIER1_SWI16_Pos        (16U)
+#define EXTI_SWIER1_SWI16_Msk        (0x1UL << EXTI_SWIER1_SWI16_Pos)          /*!< 0x00010000 */
+#define EXTI_SWIER1_SWI16            EXTI_SWIER1_SWI16_Msk                     /*!< Software Interrupt on line 16 */
+
+/*******************  Bit definition for EXTI_RPR1 register  ******************/
+#define EXTI_RPR1_RPIF0_Pos          (0U)
+#define EXTI_RPR1_RPIF0_Msk          (0x1UL << EXTI_RPR1_RPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_RPR1_RPIF0              EXTI_RPR1_RPIF0_Msk                       /*!< Rising Pending Interrupt Flag on line 0 */
+#define EXTI_RPR1_RPIF1_Pos          (1U)
+#define EXTI_RPR1_RPIF1_Msk          (0x1UL << EXTI_RPR1_RPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_RPR1_RPIF1              EXTI_RPR1_RPIF1_Msk                       /*!< Rising Pending Interrupt Flag on line 1 */
+#define EXTI_RPR1_RPIF2_Pos          (2U)
+#define EXTI_RPR1_RPIF2_Msk          (0x1UL << EXTI_RPR1_RPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_RPR1_RPIF2              EXTI_RPR1_RPIF2_Msk                       /*!< Rising Pending Interrupt Flag on line 2 */
+#define EXTI_RPR1_RPIF3_Pos          (3U)
+#define EXTI_RPR1_RPIF3_Msk          (0x1UL << EXTI_RPR1_RPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_RPR1_RPIF3              EXTI_RPR1_RPIF3_Msk                       /*!< Rising Pending Interrupt Flag on line 3 */
+#define EXTI_RPR1_RPIF4_Pos          (4U)
+#define EXTI_RPR1_RPIF4_Msk          (0x1UL << EXTI_RPR1_RPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_RPR1_RPIF4              EXTI_RPR1_RPIF4_Msk                       /*!< Rising Pending Interrupt Flag on line 4 */
+#define EXTI_RPR1_RPIF5_Pos          (5U)
+#define EXTI_RPR1_RPIF5_Msk          (0x1UL << EXTI_RPR1_RPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_RPR1_RPIF5              EXTI_RPR1_RPIF5_Msk                       /*!< Rising Pending Interrupt Flag on line 5 */
+#define EXTI_RPR1_RPIF6_Pos          (6U)
+#define EXTI_RPR1_RPIF6_Msk          (0x1UL << EXTI_RPR1_RPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_RPR1_RPIF6              EXTI_RPR1_RPIF6_Msk                       /*!< Rising Pending Interrupt Flag on line 6 */
+#define EXTI_RPR1_RPIF7_Pos          (7U)
+#define EXTI_RPR1_RPIF7_Msk          (0x1UL << EXTI_RPR1_RPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_RPR1_RPIF7              EXTI_RPR1_RPIF7_Msk                       /*!< Rising Pending Interrupt Flag on line 7 */
+#define EXTI_RPR1_RPIF8_Pos          (8U)
+#define EXTI_RPR1_RPIF8_Msk          (0x1UL << EXTI_RPR1_RPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_RPR1_RPIF8              EXTI_RPR1_RPIF8_Msk                       /*!< Rising Pending Interrupt Flag on line 8 */
+#define EXTI_RPR1_RPIF9_Pos          (9U)
+#define EXTI_RPR1_RPIF9_Msk          (0x1UL << EXTI_RPR1_RPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_RPR1_RPIF9              EXTI_RPR1_RPIF9_Msk                       /*!< Rising Pending Interrupt Flag on line 9 */
+#define EXTI_RPR1_RPIF10_Pos         (10U)
+#define EXTI_RPR1_RPIF10_Msk         (0x1UL << EXTI_RPR1_RPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_RPR1_RPIF10             EXTI_RPR1_RPIF10_Msk                      /*!< Rising Pending Interrupt Flag on line 10 */
+#define EXTI_RPR1_RPIF11_Pos         (11U)
+#define EXTI_RPR1_RPIF11_Msk         (0x1UL << EXTI_RPR1_RPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_RPR1_RPIF11             EXTI_RPR1_RPIF11_Msk                      /*!< Rising Pending Interrupt Flag on line 11 */
+#define EXTI_RPR1_RPIF12_Pos         (12U)
+#define EXTI_RPR1_RPIF12_Msk         (0x1UL << EXTI_RPR1_RPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_RPR1_RPIF12             EXTI_RPR1_RPIF12_Msk                      /*!< Rising Pending Interrupt Flag on line 12 */
+#define EXTI_RPR1_RPIF13_Pos         (13U)
+#define EXTI_RPR1_RPIF13_Msk         (0x1UL << EXTI_RPR1_RPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_RPR1_RPIF13             EXTI_RPR1_RPIF13_Msk                      /*!< Rising Pending Interrupt Flag on line 13 */
+#define EXTI_RPR1_RPIF14_Pos         (14U)
+#define EXTI_RPR1_RPIF14_Msk         (0x1UL << EXTI_RPR1_RPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_RPR1_RPIF14             EXTI_RPR1_RPIF14_Msk                      /*!< Rising Pending Interrupt Flag on line 14 */
+#define EXTI_RPR1_RPIF15_Pos         (15U)
+#define EXTI_RPR1_RPIF15_Msk         (0x1UL << EXTI_RPR1_RPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_RPR1_RPIF15             EXTI_RPR1_RPIF15_Msk                      /*!< Rising Pending Interrupt Flag on line 15 */
+#define EXTI_RPR1_RPIF16_Pos         (16U)
+#define EXTI_RPR1_RPIF16_Msk         (0x1UL << EXTI_RPR1_RPIF16_Pos)           /*!< 0x00010000 */
+#define EXTI_RPR1_RPIF16             EXTI_RPR1_RPIF16_Msk                      /*!< Rising Pending Interrupt Flag on line 16 */
+
+/*******************  Bit definition for EXTI_FPR1 register  ******************/
+#define EXTI_FPR1_FPIF0_Pos          (0U)
+#define EXTI_FPR1_FPIF0_Msk          (0x1UL << EXTI_FPR1_FPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_FPR1_FPIF0              EXTI_FPR1_FPIF0_Msk                       /*!< Falling Pending Interrupt Flag on line 0 */
+#define EXTI_FPR1_FPIF1_Pos          (1U)
+#define EXTI_FPR1_FPIF1_Msk          (0x1UL << EXTI_FPR1_FPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_FPR1_FPIF1              EXTI_FPR1_FPIF1_Msk                       /*!< Falling Pending Interrupt Flag on line 1 */
+#define EXTI_FPR1_FPIF2_Pos          (2U)
+#define EXTI_FPR1_FPIF2_Msk          (0x1UL << EXTI_FPR1_FPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_FPR1_FPIF2              EXTI_FPR1_FPIF2_Msk                       /*!< Falling Pending Interrupt Flag on line 2 */
+#define EXTI_FPR1_FPIF3_Pos          (3U)
+#define EXTI_FPR1_FPIF3_Msk          (0x1UL << EXTI_FPR1_FPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_FPR1_FPIF3              EXTI_FPR1_FPIF3_Msk                       /*!< Falling Pending Interrupt Flag on line 3 */
+#define EXTI_FPR1_FPIF4_Pos          (4U)
+#define EXTI_FPR1_FPIF4_Msk          (0x1UL << EXTI_FPR1_FPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_FPR1_FPIF4              EXTI_FPR1_FPIF4_Msk                       /*!< Falling Pending Interrupt Flag on line 4 */
+#define EXTI_FPR1_FPIF5_Pos          (5U)
+#define EXTI_FPR1_FPIF5_Msk          (0x1UL << EXTI_FPR1_FPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_FPR1_FPIF5              EXTI_FPR1_FPIF5_Msk                       /*!< Falling Pending Interrupt Flag on line 5 */
+#define EXTI_FPR1_FPIF6_Pos          (6U)
+#define EXTI_FPR1_FPIF6_Msk          (0x1UL << EXTI_FPR1_FPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_FPR1_FPIF6              EXTI_FPR1_FPIF6_Msk                       /*!< Falling Pending Interrupt Flag on line 6 */
+#define EXTI_FPR1_FPIF7_Pos          (7U)
+#define EXTI_FPR1_FPIF7_Msk          (0x1UL << EXTI_FPR1_FPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_FPR1_FPIF7              EXTI_FPR1_FPIF7_Msk                       /*!< Falling Pending Interrupt Flag on line 7 */
+#define EXTI_FPR1_FPIF8_Pos          (8U)
+#define EXTI_FPR1_FPIF8_Msk          (0x1UL << EXTI_FPR1_FPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_FPR1_FPIF8              EXTI_FPR1_FPIF8_Msk                       /*!< Falling Pending Interrupt Flag on line 8 */
+#define EXTI_FPR1_FPIF9_Pos          (9U)
+#define EXTI_FPR1_FPIF9_Msk          (0x1UL << EXTI_FPR1_FPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_FPR1_FPIF9              EXTI_FPR1_FPIF9_Msk                       /*!< Falling Pending Interrupt Flag on line 9 */
+#define EXTI_FPR1_FPIF10_Pos         (10U)
+#define EXTI_FPR1_FPIF10_Msk         (0x1UL << EXTI_FPR1_FPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_FPR1_FPIF10             EXTI_FPR1_FPIF10_Msk                      /*!< Falling Pending Interrupt Flag on line 10 */
+#define EXTI_FPR1_FPIF11_Pos         (11U)
+#define EXTI_FPR1_FPIF11_Msk         (0x1UL << EXTI_FPR1_FPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_FPR1_FPIF11             EXTI_FPR1_FPIF11_Msk                      /*!< Falling Pending Interrupt Flag on line 11 */
+#define EXTI_FPR1_FPIF12_Pos         (12U)
+#define EXTI_FPR1_FPIF12_Msk         (0x1UL << EXTI_FPR1_FPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_FPR1_FPIF12             EXTI_FPR1_FPIF12_Msk                      /*!< Falling Pending Interrupt Flag on line 12 */
+#define EXTI_FPR1_FPIF13_Pos         (13U)
+#define EXTI_FPR1_FPIF13_Msk         (0x1UL << EXTI_FPR1_FPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_FPR1_FPIF13             EXTI_FPR1_FPIF13_Msk                      /*!< Falling Pending Interrupt Flag on line 13 */
+#define EXTI_FPR1_FPIF14_Pos         (14U)
+#define EXTI_FPR1_FPIF14_Msk         (0x1UL << EXTI_FPR1_FPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_FPR1_FPIF14             EXTI_FPR1_FPIF14_Msk                      /*!< Falling Pending Interrupt Flag on line 14 */
+#define EXTI_FPR1_FPIF15_Pos         (15U)
+#define EXTI_FPR1_FPIF15_Msk         (0x1UL << EXTI_FPR1_FPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_FPR1_FPIF15             EXTI_FPR1_FPIF15_Msk                      /*!< Falling Pending Interrupt Flag on line 15 */
+#define EXTI_FPR1_FPIF16_Pos         (16U)
+#define EXTI_FPR1_FPIF16_Msk         (0x1UL << EXTI_FPR1_FPIF16_Pos)           /*!< 0x00010000 */
+#define EXTI_FPR1_FPIF16             EXTI_FPR1_FPIF16_Msk                      /*!< Falling Pending Interrupt Flag on line 16 */
+
+/*****************  Bit definition for EXTI_EXTICR1 register  **************/
+#define EXTI_EXTICR1_EXTI0_Pos       (0U)
+#define EXTI_EXTICR1_EXTI0_Msk       (0x7UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR1_EXTI0           EXTI_EXTICR1_EXTI0_Msk                    /*!< EXTI 0 configuration */
+#define EXTI_EXTICR1_EXTI0_0         (0x1UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR1_EXTI0_1         (0x2UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR1_EXTI0_2         (0x4UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR1_EXTI1_Pos       (8U)
+#define EXTI_EXTICR1_EXTI1_Msk       (0x7UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR1_EXTI1           EXTI_EXTICR1_EXTI1_Msk                    /*!< EXTI 1 configuration */
+#define EXTI_EXTICR1_EXTI1_0         (0x1UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR1_EXTI1_1         (0x2UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR1_EXTI1_2         (0x4UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR1_EXTI2_Pos       (16U)
+#define EXTI_EXTICR1_EXTI2_Msk       (0x7UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR1_EXTI2           EXTI_EXTICR1_EXTI2_Msk                    /*!< EXTI 2 configuration */
+#define EXTI_EXTICR1_EXTI2_0         (0x1UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR1_EXTI2_1         (0x2UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR1_EXTI2_2         (0x4UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR1_EXTI3_Pos       (24U)
+#define EXTI_EXTICR1_EXTI3_Msk       (0x7UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR1_EXTI3           EXTI_EXTICR1_EXTI3_Msk                    /*!< EXTI 3 configuration */
+#define EXTI_EXTICR1_EXTI3_0         (0x1UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR1_EXTI3_1         (0x2UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR1_EXTI3_2         (0x4UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR2 register  **************/
+#define EXTI_EXTICR2_EXTI4_Pos       (0U)
+#define EXTI_EXTICR2_EXTI4_Msk       (0x7UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR2_EXTI4           EXTI_EXTICR2_EXTI4_Msk                    /*!< EXTI 4 configuration */
+#define EXTI_EXTICR2_EXTI4_0         (0x1UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR2_EXTI4_1         (0x2UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR2_EXTI4_2         (0x4UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR2_EXTI5_Pos       (8U)
+#define EXTI_EXTICR2_EXTI5_Msk       (0x7UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR2_EXTI5           EXTI_EXTICR2_EXTI5_Msk                    /*!< EXTI 5 configuration */
+#define EXTI_EXTICR2_EXTI5_0         (0x1UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR2_EXTI5_1         (0x2UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR2_EXTI5_2         (0x4UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR2_EXTI6_Pos       (16U)
+#define EXTI_EXTICR2_EXTI6_Msk       (0x7UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR2_EXTI6           EXTI_EXTICR2_EXTI6_Msk                    /*!< EXTI 6 configuration */
+#define EXTI_EXTICR2_EXTI6_0         (0x1UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR2_EXTI6_1         (0x2UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR2_EXTI6_2         (0x4UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR2_EXTI7_Pos       (24U)
+#define EXTI_EXTICR2_EXTI7_Msk       (0x7UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR2_EXTI7           EXTI_EXTICR2_EXTI7_Msk                    /*!< EXTI 7 configuration */
+#define EXTI_EXTICR2_EXTI7_0         (0x1UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR2_EXTI7_1         (0x2UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR2_EXTI7_2         (0x4UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR3 register  **************/
+#define EXTI_EXTICR3_EXTI8_Pos       (0U)
+#define EXTI_EXTICR3_EXTI8_Msk       (0x7UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR3_EXTI8           EXTI_EXTICR3_EXTI8_Msk                    /*!< EXTI 8 configuration */
+#define EXTI_EXTICR3_EXTI8_0         (0x1UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR3_EXTI8_1         (0x2UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR3_EXTI8_2         (0x4UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR3_EXTI9_Pos       (8U)
+#define EXTI_EXTICR3_EXTI9_Msk       (0x7UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR3_EXTI9           EXTI_EXTICR3_EXTI9_Msk                    /*!< EXTI 9 configuration */
+#define EXTI_EXTICR3_EXTI9_0         (0x1UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR3_EXTI9_1         (0x2UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR3_EXTI9_2         (0x4UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR3_EXTI10_Pos      (16U)
+#define EXTI_EXTICR3_EXTI10_Msk      (0x7UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR3_EXTI10          EXTI_EXTICR3_EXTI10_Msk                   /*!< EXTI 10 configuration */
+#define EXTI_EXTICR3_EXTI10_0        (0x1UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR3_EXTI10_1        (0x2UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR3_EXTI10_2        (0x4UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR3_EXTI11_Pos      (24U)
+#define EXTI_EXTICR3_EXTI11_Msk      (0x7UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR3_EXTI11          EXTI_EXTICR3_EXTI11_Msk                   /*!< EXTI 11 configuration */
+#define EXTI_EXTICR3_EXTI11_0        (0x1UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR3_EXTI11_1        (0x2UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR3_EXTI11_2        (0x4UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR4 register  **************/
+#define EXTI_EXTICR4_EXTI12_Pos      (0U)
+#define EXTI_EXTICR4_EXTI12_Msk      (0x7UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000007 */
+#define EXTI_EXTICR4_EXTI12          EXTI_EXTICR4_EXTI12_Msk                   /*!< EXTI 12 configuration */
+#define EXTI_EXTICR4_EXTI12_0        (0x1UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000001 */
+#define EXTI_EXTICR4_EXTI12_1        (0x2UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000002 */
+#define EXTI_EXTICR4_EXTI12_2        (0x4UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000004 */
+#define EXTI_EXTICR4_EXTI13_Pos      (8U)
+#define EXTI_EXTICR4_EXTI13_Msk      (0x7UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000700 */
+#define EXTI_EXTICR4_EXTI13          EXTI_EXTICR4_EXTI13_Msk                   /*!< EXTI 13 configuration */
+#define EXTI_EXTICR4_EXTI13_0        (0x1UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000100 */
+#define EXTI_EXTICR4_EXTI13_1        (0x2UL << EXTI_EXTICR4_EXTI13_Pos)       /*!< 0x00000200 */
+#define EXTI_EXTICR4_EXTI13_2        (0x4UL << EXTI_EXTICR4_EXTI13_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR4_EXTI14_Pos      (16U)
+#define EXTI_EXTICR4_EXTI14_Msk      (0x7UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR4_EXTI14          EXTI_EXTICR4_EXTI14_Msk                   /*!< EXTI 14 configuration */
+#define EXTI_EXTICR4_EXTI14_0        (0x1UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR4_EXTI14_1        (0x2UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR4_EXTI14_2        (0x4UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR4_EXTI15_Pos      (24U)
+#define EXTI_EXTICR4_EXTI15_Msk      (0x7UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR4_EXTI15          EXTI_EXTICR4_EXTI15_Msk                   /*!< EXTI 15 configuration */
+#define EXTI_EXTICR4_EXTI15_0        (0x1UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR4_EXTI15_1        (0x2UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR4_EXTI15_2        (0x4UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x04000000 */
+
+/*******************  Bit definition for EXTI_IMR1 register  ******************/
+#define EXTI_IMR1_IM0_Pos            (0U)
+#define EXTI_IMR1_IM0_Msk            (0x1UL << EXTI_IMR1_IM0_Pos)              /*!< 0x00000001 */
+#define EXTI_IMR1_IM0                EXTI_IMR1_IM0_Msk                         /*!< Interrupt Mask on line 0 */
+#define EXTI_IMR1_IM1_Pos            (1U)
+#define EXTI_IMR1_IM1_Msk            (0x1UL << EXTI_IMR1_IM1_Pos)              /*!< 0x00000002 */
+#define EXTI_IMR1_IM1                EXTI_IMR1_IM1_Msk                         /*!< Interrupt Mask on line 1 */
+#define EXTI_IMR1_IM2_Pos            (2U)
+#define EXTI_IMR1_IM2_Msk            (0x1UL << EXTI_IMR1_IM2_Pos)              /*!< 0x00000004 */
+#define EXTI_IMR1_IM2                EXTI_IMR1_IM2_Msk                         /*!< Interrupt Mask on line 2 */
+#define EXTI_IMR1_IM3_Pos            (3U)
+#define EXTI_IMR1_IM3_Msk            (0x1UL << EXTI_IMR1_IM3_Pos)              /*!< 0x00000008 */
+#define EXTI_IMR1_IM3                EXTI_IMR1_IM3_Msk                         /*!< Interrupt Mask on line 3 */
+#define EXTI_IMR1_IM4_Pos            (4U)
+#define EXTI_IMR1_IM4_Msk            (0x1UL << EXTI_IMR1_IM4_Pos)              /*!< 0x00000010 */
+#define EXTI_IMR1_IM4                EXTI_IMR1_IM4_Msk                         /*!< Interrupt Mask on line 4 */
+#define EXTI_IMR1_IM5_Pos            (5U)
+#define EXTI_IMR1_IM5_Msk            (0x1UL << EXTI_IMR1_IM5_Pos)              /*!< 0x00000020 */
+#define EXTI_IMR1_IM5                EXTI_IMR1_IM5_Msk                         /*!< Interrupt Mask on line 5 */
+#define EXTI_IMR1_IM6_Pos            (6U)
+#define EXTI_IMR1_IM6_Msk            (0x1UL << EXTI_IMR1_IM6_Pos)              /*!< 0x00000040 */
+#define EXTI_IMR1_IM6                EXTI_IMR1_IM6_Msk                         /*!< Interrupt Mask on line 6 */
+#define EXTI_IMR1_IM7_Pos            (7U)
+#define EXTI_IMR1_IM7_Msk            (0x1UL << EXTI_IMR1_IM7_Pos)              /*!< 0x00000080 */
+#define EXTI_IMR1_IM7                EXTI_IMR1_IM7_Msk                         /*!< Interrupt Mask on line 7 */
+#define EXTI_IMR1_IM8_Pos            (8U)
+#define EXTI_IMR1_IM8_Msk            (0x1UL << EXTI_IMR1_IM8_Pos)              /*!< 0x00000100 */
+#define EXTI_IMR1_IM8                EXTI_IMR1_IM8_Msk                         /*!< Interrupt Mask on line 8 */
+#define EXTI_IMR1_IM9_Pos            (9U)
+#define EXTI_IMR1_IM9_Msk            (0x1UL << EXTI_IMR1_IM9_Pos)              /*!< 0x00000200 */
+#define EXTI_IMR1_IM9                EXTI_IMR1_IM9_Msk                         /*!< Interrupt Mask on line 9 */
+#define EXTI_IMR1_IM10_Pos           (10U)
+#define EXTI_IMR1_IM10_Msk           (0x1UL << EXTI_IMR1_IM10_Pos)             /*!< 0x00000400 */
+#define EXTI_IMR1_IM10               EXTI_IMR1_IM10_Msk                        /*!< Interrupt Mask on line 10 */
+#define EXTI_IMR1_IM11_Pos           (11U)
+#define EXTI_IMR1_IM11_Msk           (0x1UL << EXTI_IMR1_IM11_Pos)             /*!< 0x00000800 */
+#define EXTI_IMR1_IM11               EXTI_IMR1_IM11_Msk                        /*!< Interrupt Mask on line 11 */
+#define EXTI_IMR1_IM12_Pos           (12U)
+#define EXTI_IMR1_IM12_Msk           (0x1UL << EXTI_IMR1_IM12_Pos)             /*!< 0x00001000 */
+#define EXTI_IMR1_IM12               EXTI_IMR1_IM12_Msk                        /*!< Interrupt Mask on line 12 */
+#define EXTI_IMR1_IM13_Pos           (13U)
+#define EXTI_IMR1_IM13_Msk           (0x1UL << EXTI_IMR1_IM13_Pos)             /*!< 0x00002000 */
+#define EXTI_IMR1_IM13               EXTI_IMR1_IM13_Msk                        /*!< Interrupt Mask on line 13 */
+#define EXTI_IMR1_IM14_Pos           (14U)
+#define EXTI_IMR1_IM14_Msk           (0x1UL << EXTI_IMR1_IM14_Pos)             /*!< 0x00004000 */
+#define EXTI_IMR1_IM14               EXTI_IMR1_IM14_Msk                        /*!< Interrupt Mask on line 14 */
+#define EXTI_IMR1_IM15_Pos           (15U)
+#define EXTI_IMR1_IM15_Msk           (0x1UL << EXTI_IMR1_IM15_Pos)             /*!< 0x00008000 */
+#define EXTI_IMR1_IM15               EXTI_IMR1_IM15_Msk                        /*!< Interrupt Mask on line 15 */
+#define EXTI_IMR1_IM16_Pos           (16U)
+#define EXTI_IMR1_IM16_Msk           (0x1UL << EXTI_IMR1_IM16_Pos)             /*!< 0x00010000 */
+#define EXTI_IMR1_IM16               EXTI_IMR1_IM16_Msk                        /*!< Interrupt Mask on line 16 */
+#define EXTI_IMR1_IM19_Pos           (19U)
+#define EXTI_IMR1_IM19_Msk           (0x1UL << EXTI_IMR1_IM19_Pos)             /*!< 0x00080000 */
+#define EXTI_IMR1_IM19               EXTI_IMR1_IM19_Msk                        /*!< Interrupt Mask on line 19 */
+#define EXTI_IMR1_IM21_Pos           (21U)
+#define EXTI_IMR1_IM21_Msk           (0x1UL << EXTI_IMR1_IM21_Pos)             /*!< 0x00200000 */
+#define EXTI_IMR1_IM21               EXTI_IMR1_IM21_Msk                        /*!< Interrupt Mask on line 21 */
+#define EXTI_IMR1_IM23_Pos           (23U)
+#define EXTI_IMR1_IM23_Msk           (0x1UL << EXTI_IMR1_IM23_Pos)             /*!< 0x00800000 */
+#define EXTI_IMR1_IM23               EXTI_IMR1_IM23_Msk                        /*!< Interrupt Mask on line 23 */
+#define EXTI_IMR1_IM25_Pos           (25U)
+#define EXTI_IMR1_IM25_Msk           (0x1UL << EXTI_IMR1_IM25_Pos)             /*!< 0x02000000 */
+#define EXTI_IMR1_IM25               EXTI_IMR1_IM25_Msk                        /*!< Interrupt Mask on line 25 */
+#define EXTI_IMR1_IM28_Pos           (28U)
+#define EXTI_IMR1_IM28_Msk           (0x1UL << EXTI_IMR1_IM28_Pos)             /*!< 0x10000000 */
+#define EXTI_IMR1_IM28               EXTI_IMR1_IM28_Msk                        /*!< Interrupt Mask on line 28 */
+#define EXTI_IMR1_IM29_Pos           (29U)
+#define EXTI_IMR1_IM29_Msk           (0x1UL << EXTI_IMR1_IM29_Pos)             /*!< 0x20000000 */
+#define EXTI_IMR1_IM29               EXTI_IMR1_IM29_Msk                        /*!< Interrupt Mask on line 29 */
+#define EXTI_IMR1_IM30_Pos           (30U)
+#define EXTI_IMR1_IM30_Msk           (0x1UL << EXTI_IMR1_IM30_Pos)             /*!< 0x40000000 */
+#define EXTI_IMR1_IM30               EXTI_IMR1_IM30_Msk                        /*!< Interrupt Mask on line 30 */
+#define EXTI_IMR1_IM31_Pos           (31U)
+#define EXTI_IMR1_IM31_Msk           (0x1UL << EXTI_IMR1_IM31_Pos)              /*!< 0x80000000 */
+#define EXTI_IMR1_IM31               EXTI_IMR1_IM31_Msk                        /*!< Interrupt Mask on line 31 */
+#define EXTI_IMR1_IM_Pos             (0U)
+#define EXTI_IMR1_IM_Msk             (0xF2A9FFFFUL << EXTI_IMR1_IM_Pos)        /*!< 0xF2A9FFFF */
+#define EXTI_IMR1_IM                 EXTI_IMR1_IM_Msk                          /*!< Interrupt Mask All */
+
+
+/*******************  Bit definition for EXTI_EMR1 register  ******************/
+#define EXTI_EMR1_EM0_Pos            (0U)
+#define EXTI_EMR1_EM0_Msk            (0x1UL << EXTI_EMR1_EM0_Pos)              /*!< 0x00000001 */
+#define EXTI_EMR1_EM0                EXTI_EMR1_EM0_Msk                         /*!< Event Mask on line 0 */
+#define EXTI_EMR1_EM1_Pos            (1U)
+#define EXTI_EMR1_EM1_Msk            (0x1UL << EXTI_EMR1_EM1_Pos)              /*!< 0x00000002 */
+#define EXTI_EMR1_EM1                EXTI_EMR1_EM1_Msk                         /*!< Event Mask on line 1 */
+#define EXTI_EMR1_EM2_Pos            (2U)
+#define EXTI_EMR1_EM2_Msk            (0x1UL << EXTI_EMR1_EM2_Pos)              /*!< 0x00000004 */
+#define EXTI_EMR1_EM2                EXTI_EMR1_EM2_Msk                         /*!< Event Mask on line 2 */
+#define EXTI_EMR1_EM3_Pos            (3U)
+#define EXTI_EMR1_EM3_Msk            (0x1UL << EXTI_EMR1_EM3_Pos)              /*!< 0x00000008 */
+#define EXTI_EMR1_EM3                EXTI_EMR1_EM3_Msk                         /*!< Event Mask on line 3 */
+#define EXTI_EMR1_EM4_Pos            (4U)
+#define EXTI_EMR1_EM4_Msk            (0x1UL << EXTI_EMR1_EM4_Pos)              /*!< 0x00000010 */
+#define EXTI_EMR1_EM4                EXTI_EMR1_EM4_Msk                         /*!< Event Mask on line 4 */
+#define EXTI_EMR1_EM5_Pos            (5U)
+#define EXTI_EMR1_EM5_Msk            (0x1UL << EXTI_EMR1_EM5_Pos)              /*!< 0x00000020 */
+#define EXTI_EMR1_EM5                EXTI_EMR1_EM5_Msk                         /*!< Event Mask on line 5 */
+#define EXTI_EMR1_EM6_Pos            (6U)
+#define EXTI_EMR1_EM6_Msk            (0x1UL << EXTI_EMR1_EM6_Pos)              /*!< 0x00000040 */
+#define EXTI_EMR1_EM6                EXTI_EMR1_EM6_Msk                         /*!< Event Mask on line 6 */
+#define EXTI_EMR1_EM7_Pos            (7U)
+#define EXTI_EMR1_EM7_Msk            (0x1UL << EXTI_EMR1_EM7_Pos)              /*!< 0x00000080 */
+#define EXTI_EMR1_EM7                EXTI_EMR1_EM7_Msk                         /*!< Event Mask on line 7 */
+#define EXTI_EMR1_EM8_Pos            (8U)
+#define EXTI_EMR1_EM8_Msk            (0x1UL << EXTI_EMR1_EM8_Pos)              /*!< 0x00000100 */
+#define EXTI_EMR1_EM8                EXTI_EMR1_EM8_Msk                         /*!< Event Mask on line 8 */
+#define EXTI_EMR1_EM9_Pos            (9U)
+#define EXTI_EMR1_EM9_Msk            (0x1UL << EXTI_EMR1_EM9_Pos)              /*!< 0x00000200 */
+#define EXTI_EMR1_EM9                EXTI_EMR1_EM9_Msk                         /*!< Event Mask on line 9 */
+#define EXTI_EMR1_EM10_Pos           (10U)
+#define EXTI_EMR1_EM10_Msk           (0x1UL << EXTI_EMR1_EM10_Pos)             /*!< 0x00000400 */
+#define EXTI_EMR1_EM10               EXTI_EMR1_EM10_Msk                        /*!< Event Mask on line 10 */
+#define EXTI_EMR1_EM11_Pos           (11U)
+#define EXTI_EMR1_EM11_Msk           (0x1UL << EXTI_EMR1_EM11_Pos)             /*!< 0x00000800 */
+#define EXTI_EMR1_EM11               EXTI_EMR1_EM11_Msk                        /*!< Event Mask on line 11 */
+#define EXTI_EMR1_EM12_Pos           (12U)
+#define EXTI_EMR1_EM12_Msk           (0x1UL << EXTI_EMR1_EM12_Pos)             /*!< 0x00001000 */
+#define EXTI_EMR1_EM12               EXTI_EMR1_EM12_Msk                        /*!< Event Mask on line 12 */
+#define EXTI_EMR1_EM13_Pos           (13U)
+#define EXTI_EMR1_EM13_Msk           (0x1UL << EXTI_EMR1_EM13_Pos)             /*!< 0x00002000 */
+#define EXTI_EMR1_EM13               EXTI_EMR1_EM13_Msk                        /*!< Event Mask on line 13 */
+#define EXTI_EMR1_EM14_Pos           (14U)
+#define EXTI_EMR1_EM14_Msk           (0x1UL << EXTI_EMR1_EM14_Pos)             /*!< 0x00004000 */
+#define EXTI_EMR1_EM14               EXTI_EMR1_EM14_Msk                        /*!< Event Mask on line 14 */
+#define EXTI_EMR1_EM15_Pos           (15U)
+#define EXTI_EMR1_EM15_Msk           (0x1UL << EXTI_EMR1_EM15_Pos)             /*!< 0x00008000 */
+#define EXTI_EMR1_EM15               EXTI_EMR1_EM15_Msk                        /*!< Event Mask on line 15 */
+#define EXTI_EMR1_EM16_Pos           (16U)
+#define EXTI_EMR1_EM16_Msk           (0x1UL << EXTI_EMR1_EM16_Pos)             /*!< 0x00010000 */
+#define EXTI_EMR1_EM16               EXTI_EMR1_EM16_Msk                        /*!< Event Mask on line 16 */
+#define EXTI_EMR1_EM19_Pos           (19U)
+#define EXTI_EMR1_EM19_Msk           (0x1UL << EXTI_EMR1_EM19_Pos)             /*!< 0x00080000 */
+#define EXTI_EMR1_EM19               EXTI_EMR1_EM19_Msk                        /*!< Event Mask on line 19 */
+#define EXTI_EMR1_EM21_Pos           (21U)
+#define EXTI_EMR1_EM21_Msk           (0x1UL << EXTI_EMR1_EM21_Pos)             /*!< 0x00200000 */
+#define EXTI_EMR1_EM21               EXTI_EMR1_EM21_Msk                        /*!< Event Mask on line 21 */
+#define EXTI_EMR1_EM23_Pos           (23U)
+#define EXTI_EMR1_EM23_Msk           (0x1UL << EXTI_EMR1_EM23_Pos)             /*!< 0x00800000 */
+#define EXTI_EMR1_EM23               EXTI_EMR1_EM23_Msk                        /*!< Event Mask on line 23 */
+#define EXTI_EMR1_EM25_Pos           (25U)
+#define EXTI_EMR1_EM25_Msk           (0x1UL << EXTI_EMR1_EM25_Pos)             /*!< 0x02000000 */
+#define EXTI_EMR1_EM25               EXTI_EMR1_EM25_Msk                        /*!< Event Mask on line 25 */
+#define EXTI_EMR1_EM28_Pos           (28U)
+#define EXTI_EMR1_EM28_Msk           (0x1UL << EXTI_EMR1_EM28_Pos)             /*!< 0x10000000 */
+#define EXTI_EMR1_EM28               EXTI_EMR1_EM28_Msk                        /*!< Event Mask on line 28 */
+#define EXTI_EMR1_EM29_Pos           (29U)
+#define EXTI_EMR1_EM29_Msk           (0x1UL << EXTI_EMR1_EM29_Pos)             /*!< 0x20000000 */
+#define EXTI_EMR1_EM29               EXTI_EMR1_EM29_Msk                        /*!< Event Mask on line 29 */
+#define EXTI_EMR1_EM30_Pos           (30U)
+#define EXTI_EMR1_EM30_Msk           (0x1UL << EXTI_EMR1_EM30_Pos)             /*!< 0x40000000 */
+#define EXTI_EMR1_EM30               EXTI_EMR1_EM30_Msk                        /*!< Event Mask on line 30 */
+#define EXTI_EMR1_EM31_Pos           (31U)
+#define EXTI_EMR1_EM31_Msk           (0x1UL << EXTI_EMR1_EM31_Pos)             /*!< 0x80000000 */
+#define EXTI_EMR1_EM31               EXTI_EMR1_EM31_Msk                        /*!< Event Mask on line 31 */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    FLASH                                   */
+/*                                                                            */
+/******************************************************************************/
+#define GPIO_NRST_CONFIG_SUPPORT         /*!< GPIO feature available only on specific devices: Configure NRST pin */
+#define FLASH_SECURABLE_MEMORY_SUPPORT   /*!< Flash feature available only on specific devices: allow to secure memory */
+#define FLASH_PCROP_SUPPORT              /*!< Flash feature available only on specific devices: proprietary code read protection areas selected by option */
+
+/*******************  Bits definition for FLASH_ACR register  *****************/
+#define FLASH_ACR_LATENCY_Pos                  (0U)
+#define FLASH_ACR_LATENCY_Msk                  (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */
+#define FLASH_ACR_LATENCY                      FLASH_ACR_LATENCY_Msk
+#define FLASH_ACR_LATENCY_0                    (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */
+#define FLASH_ACR_LATENCY_1                    (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */
+#define FLASH_ACR_LATENCY_2                    (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */
+#define FLASH_ACR_PRFTEN_Pos                   (8U)
+#define FLASH_ACR_PRFTEN_Msk                   (0x1UL << FLASH_ACR_PRFTEN_Pos)  /*!< 0x00000100 */
+#define FLASH_ACR_PRFTEN                       FLASH_ACR_PRFTEN_Msk
+#define FLASH_ACR_ICEN_Pos                     (9U)
+#define FLASH_ACR_ICEN_Msk                     (0x1UL << FLASH_ACR_ICEN_Pos)    /*!< 0x00000200 */
+#define FLASH_ACR_ICEN                         FLASH_ACR_ICEN_Msk
+#define FLASH_ACR_ICRST_Pos                    (11U)
+#define FLASH_ACR_ICRST_Msk                    (0x1UL << FLASH_ACR_ICRST_Pos)   /*!< 0x00000800 */
+#define FLASH_ACR_ICRST                        FLASH_ACR_ICRST_Msk
+#define FLASH_ACR_PROGEMPTY_Pos                (16U)
+#define FLASH_ACR_PROGEMPTY_Msk                (0x1UL << FLASH_ACR_PROGEMPTY_Pos) /*!< 0x00010000 */
+#define FLASH_ACR_PROGEMPTY                    FLASH_ACR_PROGEMPTY_Msk
+#define FLASH_ACR_DBG_SWEN_Pos                 (18U)
+#define FLASH_ACR_DBG_SWEN_Msk                 (0x1UL << FLASH_ACR_DBG_SWEN_Pos) /*!< 0x00040000 */
+#define FLASH_ACR_DBG_SWEN                     FLASH_ACR_DBG_SWEN_Msk
+
+/*******************  Bits definition for FLASH_SR register  ******************/
+#define FLASH_SR_EOP_Pos                       (0U)
+#define FLASH_SR_EOP_Msk                       (0x1UL << FLASH_SR_EOP_Pos)      /*!< 0x00000001 */
+#define FLASH_SR_EOP                           FLASH_SR_EOP_Msk
+#define FLASH_SR_OPERR_Pos                     (1U)
+#define FLASH_SR_OPERR_Msk                     (0x1UL << FLASH_SR_OPERR_Pos)    /*!< 0x00000002 */
+#define FLASH_SR_OPERR                         FLASH_SR_OPERR_Msk
+#define FLASH_SR_PROGERR_Pos                   (3U)
+#define FLASH_SR_PROGERR_Msk                   (0x1UL << FLASH_SR_PROGERR_Pos)  /*!< 0x00000008 */
+#define FLASH_SR_PROGERR                       FLASH_SR_PROGERR_Msk
+#define FLASH_SR_WRPERR_Pos                    (4U)
+#define FLASH_SR_WRPERR_Msk                    (0x1UL << FLASH_SR_WRPERR_Pos)   /*!< 0x00000010 */
+#define FLASH_SR_WRPERR                        FLASH_SR_WRPERR_Msk
+#define FLASH_SR_PGAERR_Pos                    (5U)
+#define FLASH_SR_PGAERR_Msk                    (0x1UL << FLASH_SR_PGAERR_Pos)   /*!< 0x00000020 */
+#define FLASH_SR_PGAERR                        FLASH_SR_PGAERR_Msk
+#define FLASH_SR_SIZERR_Pos                    (6U)
+#define FLASH_SR_SIZERR_Msk                    (0x1UL << FLASH_SR_SIZERR_Pos)   /*!< 0x00000040 */
+#define FLASH_SR_SIZERR                        FLASH_SR_SIZERR_Msk
+#define FLASH_SR_PGSERR_Pos                    (7U)
+#define FLASH_SR_PGSERR_Msk                    (0x1UL << FLASH_SR_PGSERR_Pos)   /*!< 0x00000080 */
+#define FLASH_SR_PGSERR                        FLASH_SR_PGSERR_Msk
+#define FLASH_SR_MISERR_Pos                    (8U)
+#define FLASH_SR_MISERR_Msk                    (0x1UL << FLASH_SR_MISERR_Pos)   /*!< 0x00000100 */
+#define FLASH_SR_MISERR                        FLASH_SR_MISERR_Msk
+#define FLASH_SR_FASTERR_Pos                   (9U)
+#define FLASH_SR_FASTERR_Msk                   (0x1UL << FLASH_SR_FASTERR_Pos)  /*!< 0x00000200 */
+#define FLASH_SR_FASTERR                       FLASH_SR_FASTERR_Msk
+#define FLASH_SR_RDERR_Pos                     (14U)
+#define FLASH_SR_RDERR_Msk                     (0x1UL << FLASH_SR_RDERR_Pos)    /*!< 0x00004000 */
+#define FLASH_SR_RDERR                         FLASH_SR_RDERR_Msk
+#define FLASH_SR_OPTVERR_Pos                   (15U)
+#define FLASH_SR_OPTVERR_Msk                   (0x1UL << FLASH_SR_OPTVERR_Pos)  /*!< 0x00008000 */
+#define FLASH_SR_OPTVERR                       FLASH_SR_OPTVERR_Msk
+#define FLASH_SR_BSY1_Pos                      (16U)
+#define FLASH_SR_BSY1_Msk                      (0x1UL << FLASH_SR_BSY1_Pos)     /*!< 0x00010000 */
+#define FLASH_SR_BSY1                          FLASH_SR_BSY1_Msk
+#define FLASH_SR_CFGBSY_Pos                    (18U)
+#define FLASH_SR_CFGBSY_Msk                    (0x1UL << FLASH_SR_CFGBSY_Pos)   /*!< 0x00040000 */
+#define FLASH_SR_CFGBSY                        FLASH_SR_CFGBSY_Msk
+
+/*******************  Bits definition for FLASH_CR register  ******************/
+#define FLASH_CR_PG_Pos                        (0U)
+#define FLASH_CR_PG_Msk                        (0x1UL << FLASH_CR_PG_Pos)         /*!< 0x00000001 */
+#define FLASH_CR_PG                            FLASH_CR_PG_Msk
+#define FLASH_CR_PER_Pos                       (1U)
+#define FLASH_CR_PER_Msk                       (0x1UL << FLASH_CR_PER_Pos)        /*!< 0x00000002 */
+#define FLASH_CR_PER                           FLASH_CR_PER_Msk
+#define FLASH_CR_MER1_Pos                      (2U)
+#define FLASH_CR_MER1_Msk                      (0x1UL << FLASH_CR_MER1_Pos)       /*!< 0x00000004 */
+#define FLASH_CR_MER1                          FLASH_CR_MER1_Msk
+#define FLASH_CR_PNB_Pos                       (3U)
+#define FLASH_CR_PNB_Msk                       (0x1FUL << FLASH_CR_PNB_Pos)       /*!< 0x000000F8 */
+#define FLASH_CR_PNB                           FLASH_CR_PNB_Msk
+#define FLASH_CR_STRT_Pos                      (16U)
+#define FLASH_CR_STRT_Msk                      (0x1UL << FLASH_CR_STRT_Pos)       /*!< 0x00010000 */
+#define FLASH_CR_STRT                          FLASH_CR_STRT_Msk
+#define FLASH_CR_OPTSTRT_Pos                   (17U)
+#define FLASH_CR_OPTSTRT_Msk                   (0x1UL << FLASH_CR_OPTSTRT_Pos)    /*!< 0x00020000 */
+#define FLASH_CR_OPTSTRT                       FLASH_CR_OPTSTRT_Msk
+#define FLASH_CR_FSTPG_Pos                     (18U)
+#define FLASH_CR_FSTPG_Msk                     (0x1UL << FLASH_CR_FSTPG_Pos)      /*!< 0x00040000 */
+#define FLASH_CR_FSTPG                         FLASH_CR_FSTPG_Msk
+#define FLASH_CR_EOPIE_Pos                     (24U)
+#define FLASH_CR_EOPIE_Msk                     (0x1UL << FLASH_CR_EOPIE_Pos)      /*!< 0x01000000 */
+#define FLASH_CR_EOPIE                         FLASH_CR_EOPIE_Msk
+#define FLASH_CR_ERRIE_Pos                     (25U)
+#define FLASH_CR_ERRIE_Msk                     (0x1UL << FLASH_CR_ERRIE_Pos)      /*!< 0x02000000 */
+#define FLASH_CR_ERRIE                         FLASH_CR_ERRIE_Msk
+#define FLASH_CR_RDERRIE_Pos                   (26U)
+#define FLASH_CR_RDERRIE_Msk                   (0x1UL << FLASH_CR_RDERRIE_Pos)    /*!< 0x04000000 */
+#define FLASH_CR_RDERRIE                       FLASH_CR_RDERRIE_Msk
+#define FLASH_CR_OBL_LAUNCH_Pos                (27U)
+#define FLASH_CR_OBL_LAUNCH_Msk                (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */
+#define FLASH_CR_OBL_LAUNCH                    FLASH_CR_OBL_LAUNCH_Msk
+#define FLASH_CR_SEC_PROT_Pos                  (28U)
+#define FLASH_CR_SEC_PROT_Msk                  (0x1UL << FLASH_CR_SEC_PROT_Pos)   /*!< 0x10000000 */
+#define FLASH_CR_SEC_PROT                      FLASH_CR_SEC_PROT_Msk
+#define FLASH_CR_OPTLOCK_Pos                   (30U)
+#define FLASH_CR_OPTLOCK_Msk                   (0x1UL << FLASH_CR_OPTLOCK_Pos)    /*!< 0x40000000 */
+#define FLASH_CR_OPTLOCK                       FLASH_CR_OPTLOCK_Msk
+#define FLASH_CR_LOCK_Pos                      (31U)
+#define FLASH_CR_LOCK_Msk                      (0x1UL << FLASH_CR_LOCK_Pos)       /*!< 0x80000000 */
+#define FLASH_CR_LOCK                          FLASH_CR_LOCK_Msk
+
+/*******************  Bits definition for FLASH_ECCR register  ****************/
+#define FLASH_ECCR_ADDR_ECC_Pos                (0U)
+#define FLASH_ECCR_ADDR_ECC_Msk                (0x3FFFUL << FLASH_ECCR_ADDR_ECC_Pos)  /*!< 0x00003FFF */
+#define FLASH_ECCR_ADDR_ECC                    FLASH_ECCR_ADDR_ECC_Msk
+#define FLASH_ECCR_SYSF_ECC_Pos                (20U)
+#define FLASH_ECCR_SYSF_ECC_Msk                (0x1UL << FLASH_ECCR_SYSF_ECC_Pos)     /*!< 0x00100000 */
+#define FLASH_ECCR_SYSF_ECC                    FLASH_ECCR_SYSF_ECC_Msk
+#define FLASH_ECCR_ECCCIE_Pos                  (24U)
+#define FLASH_ECCR_ECCCIE_Msk                  (0x1UL << FLASH_ECCR_ECCCIE_Pos)       /*!< 0x01000000 */
+#define FLASH_ECCR_ECCCIE                      FLASH_ECCR_ECCCIE_Msk
+#define FLASH_ECCR_ECCC_Pos                    (30U)
+#define FLASH_ECCR_ECCC_Msk                    (0x1UL << FLASH_ECCR_ECCC_Pos)         /*!< 0x40000000 */
+#define FLASH_ECCR_ECCC                        FLASH_ECCR_ECCC_Msk
+#define FLASH_ECCR_ECCD_Pos                    (31U)
+#define FLASH_ECCR_ECCD_Msk                    (0x1UL << FLASH_ECCR_ECCD_Pos)         /*!< 0x80000000 */
+#define FLASH_ECCR_ECCD                        FLASH_ECCR_ECCD_Msk
+
+/*******************  Bits definition for FLASH_OPTR register  ****************/
+#define FLASH_OPTR_RDP_Pos                     (0U)
+#define FLASH_OPTR_RDP_Msk                     (0xFFUL << FLASH_OPTR_RDP_Pos)             /*!< 0x000000FF */
+#define FLASH_OPTR_RDP                         FLASH_OPTR_RDP_Msk
+#define FLASH_OPTR_BOR_EN_Pos                  (8U)
+#define FLASH_OPTR_BOR_EN_Msk                  (0x1UL << FLASH_OPTR_BOR_EN_Pos)           /*!< 0x00000100 */
+#define FLASH_OPTR_BOR_EN                      FLASH_OPTR_BOR_EN_Msk
+#define FLASH_OPTR_BORR_LEV_Pos                (9U)
+#define FLASH_OPTR_BORR_LEV_Msk                (0x3UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000600 */
+#define FLASH_OPTR_BORR_LEV                    FLASH_OPTR_BORR_LEV_Msk
+#define FLASH_OPTR_BORR_LEV_0                  (0x1UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000200 */
+#define FLASH_OPTR_BORR_LEV_1                  (0x2UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000400 */
+#define FLASH_OPTR_BORF_LEV_Pos                (11U)
+#define FLASH_OPTR_BORF_LEV_Msk                (0x3UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00001800 */
+#define FLASH_OPTR_BORF_LEV                    FLASH_OPTR_BORF_LEV_Msk
+#define FLASH_OPTR_BORF_LEV_0                  (0x1UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00000800 */
+#define FLASH_OPTR_BORF_LEV_1                  (0x2UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00001000 */
+#define FLASH_OPTR_nRST_STOP_Pos               (13U)
+#define FLASH_OPTR_nRST_STOP_Msk               (0x1UL << FLASH_OPTR_nRST_STOP_Pos)        /*!< 0x00002000 */
+#define FLASH_OPTR_nRST_STOP                   FLASH_OPTR_nRST_STOP_Msk
+#define FLASH_OPTR_nRST_STDBY_Pos              (14U)
+#define FLASH_OPTR_nRST_STDBY_Msk              (0x1UL << FLASH_OPTR_nRST_STDBY_Pos)       /*!< 0x00004000 */
+#define FLASH_OPTR_nRST_STDBY                  FLASH_OPTR_nRST_STDBY_Msk
+#define FLASH_OPTR_nRST_SHDW_Pos               (15U)
+#define FLASH_OPTR_nRST_SHDW_Msk               (0x1UL << FLASH_OPTR_nRST_SHDW_Pos)        /*!< 0x00008000 */
+#define FLASH_OPTR_nRST_SHDW                   FLASH_OPTR_nRST_SHDW_Msk
+#define FLASH_OPTR_IWDG_SW_Pos                 (16U)
+#define FLASH_OPTR_IWDG_SW_Msk                 (0x1UL << FLASH_OPTR_IWDG_SW_Pos)          /*!< 0x00010000 */
+#define FLASH_OPTR_IWDG_SW                     FLASH_OPTR_IWDG_SW_Msk
+#define FLASH_OPTR_IWDG_STOP_Pos               (17U)
+#define FLASH_OPTR_IWDG_STOP_Msk               (0x1UL << FLASH_OPTR_IWDG_STOP_Pos)        /*!< 0x00020000 */
+#define FLASH_OPTR_IWDG_STOP                   FLASH_OPTR_IWDG_STOP_Msk
+#define FLASH_OPTR_IWDG_STDBY_Pos              (18U)
+#define FLASH_OPTR_IWDG_STDBY_Msk              (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos)       /*!< 0x00040000 */
+#define FLASH_OPTR_IWDG_STDBY                  FLASH_OPTR_IWDG_STDBY_Msk
+#define FLASH_OPTR_WWDG_SW_Pos                 (19U)
+#define FLASH_OPTR_WWDG_SW_Msk                 (0x1UL << FLASH_OPTR_WWDG_SW_Pos)          /*!< 0x00080000 */
+#define FLASH_OPTR_WWDG_SW                     FLASH_OPTR_WWDG_SW_Msk
+#define FLASH_OPTR_RAM_PARITY_CHECK_Pos        (22U)
+#define FLASH_OPTR_RAM_PARITY_CHECK_Msk        (0x1UL << FLASH_OPTR_RAM_PARITY_CHECK_Pos) /*!< 0x00400000 */
+#define FLASH_OPTR_RAM_PARITY_CHECK            FLASH_OPTR_RAM_PARITY_CHECK_Msk
+#define FLASH_OPTR_nBOOT_SEL_Pos               (24U)
+#define FLASH_OPTR_nBOOT_SEL_Msk               (0x1UL << FLASH_OPTR_nBOOT_SEL_Pos)        /*!< 0x01000000 */
+#define FLASH_OPTR_nBOOT_SEL                   FLASH_OPTR_nBOOT_SEL_Msk
+#define FLASH_OPTR_nBOOT1_Pos                  (25U)
+#define FLASH_OPTR_nBOOT1_Msk                  (0x1UL << FLASH_OPTR_nBOOT1_Pos)           /*!< 0x02000000 */
+#define FLASH_OPTR_nBOOT1                      FLASH_OPTR_nBOOT1_Msk
+#define FLASH_OPTR_nBOOT0_Pos                  (26U)
+#define FLASH_OPTR_nBOOT0_Msk                  (0x1UL << FLASH_OPTR_nBOOT0_Pos)           /*!< 0x04000000 */
+#define FLASH_OPTR_nBOOT0                      FLASH_OPTR_nBOOT0_Msk
+#define FLASH_OPTR_NRST_MODE_Pos               (27U)
+#define FLASH_OPTR_NRST_MODE_Msk               (0x3UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x18000000 */
+#define FLASH_OPTR_NRST_MODE                   FLASH_OPTR_NRST_MODE_Msk
+#define FLASH_OPTR_NRST_MODE_0                 (0x1UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x08000000 */
+#define FLASH_OPTR_NRST_MODE_1                 (0x2UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x10000000 */
+#define FLASH_OPTR_IRHEN_Pos                   (29U)
+#define FLASH_OPTR_IRHEN_Msk                   (0x1UL << FLASH_OPTR_IRHEN_Pos)            /*!< 0x20000000 */
+#define FLASH_OPTR_IRHEN                       FLASH_OPTR_IRHEN_Msk
+
+/******************  Bits definition for FLASH_PCROP1ASR register  ************/
+#define FLASH_PCROP1ASR_PCROP1A_STRT_Pos       (0U)
+#define FLASH_PCROP1ASR_PCROP1A_STRT_Msk       (0x7FUL << FLASH_PCROP1ASR_PCROP1A_STRT_Pos)   /*!< 0x0000007F */
+#define FLASH_PCROP1ASR_PCROP1A_STRT           FLASH_PCROP1ASR_PCROP1A_STRT_Msk
+
+/******************  Bits definition for FLASH_PCROP1AER register  ************/
+#define FLASH_PCROP1AER_PCROP1A_END_Pos        (0U)
+#define FLASH_PCROP1AER_PCROP1A_END_Msk        (0x7FUL << FLASH_PCROP1AER_PCROP1A_END_Pos)    /*!< 0x0000007F */
+#define FLASH_PCROP1AER_PCROP1A_END            FLASH_PCROP1AER_PCROP1A_END_Msk
+#define FLASH_PCROP1AER_PCROP_RDP_Pos          (31U)
+#define FLASH_PCROP1AER_PCROP_RDP_Msk          (0x1UL << FLASH_PCROP1AER_PCROP_RDP_Pos)       /*!< 0x80000000 */
+#define FLASH_PCROP1AER_PCROP_RDP              FLASH_PCROP1AER_PCROP_RDP_Msk
+
+/******************  Bits definition for FLASH_WRP1AR register  ***************/
+#define FLASH_WRP1AR_WRP1A_STRT_Pos            (0U)
+#define FLASH_WRP1AR_WRP1A_STRT_Msk            (0x1FUL << FLASH_WRP1AR_WRP1A_STRT_Pos) /*!< 0x0000001F */
+#define FLASH_WRP1AR_WRP1A_STRT                FLASH_WRP1AR_WRP1A_STRT_Msk
+#define FLASH_WRP1AR_WRP1A_END_Pos             (16U)
+#define FLASH_WRP1AR_WRP1A_END_Msk             (0x1FUL << FLASH_WRP1AR_WRP1A_END_Pos) /*!< 0x001F0000 */
+#define FLASH_WRP1AR_WRP1A_END                 FLASH_WRP1AR_WRP1A_END_Msk
+
+/******************  Bits definition for FLASH_WRP1BR register  ***************/
+#define FLASH_WRP1BR_WRP1B_STRT_Pos            (0U)
+#define FLASH_WRP1BR_WRP1B_STRT_Msk            (0x1FUL << FLASH_WRP1BR_WRP1B_STRT_Pos) /*!< 0x0000001F */
+#define FLASH_WRP1BR_WRP1B_STRT                FLASH_WRP1BR_WRP1B_STRT_Msk
+#define FLASH_WRP1BR_WRP1B_END_Pos             (16U)
+#define FLASH_WRP1BR_WRP1B_END_Msk             (0x1FUL << FLASH_WRP1BR_WRP1B_END_Pos) /*!< 0x001F0000 */
+#define FLASH_WRP1BR_WRP1B_END                 FLASH_WRP1BR_WRP1B_END_Msk
+
+/******************  Bits definition for FLASH_PCROP1BSR register  ************/
+#define FLASH_PCROP1BSR_PCROP1B_STRT_Pos       (0U)
+#define FLASH_PCROP1BSR_PCROP1B_STRT_Msk       (0x7FUL << FLASH_PCROP1BSR_PCROP1B_STRT_Pos)   /*!< 0x0000007F */
+#define FLASH_PCROP1BSR_PCROP1B_STRT           FLASH_PCROP1BSR_PCROP1B_STRT_Msk
+
+/******************  Bits definition for FLASH_PCROP1BER register  ************/
+#define FLASH_PCROP1BER_PCROP1B_END_Pos        (0U)
+#define FLASH_PCROP1BER_PCROP1B_END_Msk        (0x7FUL << FLASH_PCROP1BER_PCROP1B_END_Pos)    /*!< 0x0000007F */
+#define FLASH_PCROP1BER_PCROP1B_END            FLASH_PCROP1BER_PCROP1B_END_Msk
+
+
+/******************  Bits definition for FLASH_SECR register  *****************/
+#define FLASH_SECR_SEC_SIZE_Pos                (0U)
+#define FLASH_SECR_SEC_SIZE_Msk                (0x3FUL << FLASH_SECR_SEC_SIZE_Pos) /*!< 0x0000003F */
+#define FLASH_SECR_SEC_SIZE                    FLASH_SECR_SEC_SIZE_Msk
+#define FLASH_SECR_BOOT_LOCK_Pos               (16U)
+#define FLASH_SECR_BOOT_LOCK_Msk               (0x1UL << FLASH_SECR_BOOT_LOCK_Pos) /*!< 0x00010000 */
+#define FLASH_SECR_BOOT_LOCK                   FLASH_SECR_BOOT_LOCK_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                            General Purpose I/O                             */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bits definition for GPIO_MODER register  *****************/
+#define GPIO_MODER_MODE0_Pos           (0U)
+#define GPIO_MODER_MODE0_Msk           (0x3UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000003 */
+#define GPIO_MODER_MODE0               GPIO_MODER_MODE0_Msk
+#define GPIO_MODER_MODE0_0             (0x1UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000001 */
+#define GPIO_MODER_MODE0_1             (0x2UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000002 */
+#define GPIO_MODER_MODE1_Pos           (2U)
+#define GPIO_MODER_MODE1_Msk           (0x3UL << GPIO_MODER_MODE1_Pos)          /*!< 0x0000000C */
+#define GPIO_MODER_MODE1               GPIO_MODER_MODE1_Msk
+#define GPIO_MODER_MODE1_0             (0x1UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000004 */
+#define GPIO_MODER_MODE1_1             (0x2UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000008 */
+#define GPIO_MODER_MODE2_Pos           (4U)
+#define GPIO_MODER_MODE2_Msk           (0x3UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000030 */
+#define GPIO_MODER_MODE2               GPIO_MODER_MODE2_Msk
+#define GPIO_MODER_MODE2_0             (0x1UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000010 */
+#define GPIO_MODER_MODE2_1             (0x2UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000020 */
+#define GPIO_MODER_MODE3_Pos           (6U)
+#define GPIO_MODER_MODE3_Msk           (0x3UL << GPIO_MODER_MODE3_Pos)          /*!< 0x000000C0 */
+#define GPIO_MODER_MODE3               GPIO_MODER_MODE3_Msk
+#define GPIO_MODER_MODE3_0             (0x1UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000040 */
+#define GPIO_MODER_MODE3_1             (0x2UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000080 */
+#define GPIO_MODER_MODE4_Pos           (8U)
+#define GPIO_MODER_MODE4_Msk           (0x3UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000300 */
+#define GPIO_MODER_MODE4               GPIO_MODER_MODE4_Msk
+#define GPIO_MODER_MODE4_0             (0x1UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000100 */
+#define GPIO_MODER_MODE4_1             (0x2UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000200 */
+#define GPIO_MODER_MODE5_Pos           (10U)
+#define GPIO_MODER_MODE5_Msk           (0x3UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000C00 */
+#define GPIO_MODER_MODE5               GPIO_MODER_MODE5_Msk
+#define GPIO_MODER_MODE5_0             (0x1UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000400 */
+#define GPIO_MODER_MODE5_1             (0x2UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000800 */
+#define GPIO_MODER_MODE6_Pos           (12U)
+#define GPIO_MODER_MODE6_Msk           (0x3UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00003000 */
+#define GPIO_MODER_MODE6               GPIO_MODER_MODE6_Msk
+#define GPIO_MODER_MODE6_0             (0x1UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00001000 */
+#define GPIO_MODER_MODE6_1             (0x2UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00002000 */
+#define GPIO_MODER_MODE7_Pos           (14U)
+#define GPIO_MODER_MODE7_Msk           (0x3UL << GPIO_MODER_MODE7_Pos)          /*!< 0x0000C000 */
+#define GPIO_MODER_MODE7               GPIO_MODER_MODE7_Msk
+#define GPIO_MODER_MODE7_0             (0x1UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00004000 */
+#define GPIO_MODER_MODE7_1             (0x2UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00008000 */
+#define GPIO_MODER_MODE8_Pos           (16U)
+#define GPIO_MODER_MODE8_Msk           (0x3UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00030000 */
+#define GPIO_MODER_MODE8               GPIO_MODER_MODE8_Msk
+#define GPIO_MODER_MODE8_0             (0x1UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00010000 */
+#define GPIO_MODER_MODE8_1             (0x2UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00020000 */
+#define GPIO_MODER_MODE9_Pos           (18U)
+#define GPIO_MODER_MODE9_Msk           (0x3UL << GPIO_MODER_MODE9_Pos)          /*!< 0x000C0000 */
+#define GPIO_MODER_MODE9               GPIO_MODER_MODE9_Msk
+#define GPIO_MODER_MODE9_0             (0x1UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00040000 */
+#define GPIO_MODER_MODE9_1             (0x2UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00080000 */
+#define GPIO_MODER_MODE10_Pos          (20U)
+#define GPIO_MODER_MODE10_Msk          (0x3UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00300000 */
+#define GPIO_MODER_MODE10              GPIO_MODER_MODE10_Msk
+#define GPIO_MODER_MODE10_0            (0x1UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00100000 */
+#define GPIO_MODER_MODE10_1            (0x2UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00200000 */
+#define GPIO_MODER_MODE11_Pos          (22U)
+#define GPIO_MODER_MODE11_Msk          (0x3UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00C00000 */
+#define GPIO_MODER_MODE11              GPIO_MODER_MODE11_Msk
+#define GPIO_MODER_MODE11_0            (0x1UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00400000 */
+#define GPIO_MODER_MODE11_1            (0x2UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00800000 */
+#define GPIO_MODER_MODE12_Pos          (24U)
+#define GPIO_MODER_MODE12_Msk          (0x3UL << GPIO_MODER_MODE12_Pos)         /*!< 0x03000000 */
+#define GPIO_MODER_MODE12              GPIO_MODER_MODE12_Msk
+#define GPIO_MODER_MODE12_0            (0x1UL << GPIO_MODER_MODE12_Pos)         /*!< 0x01000000 */
+#define GPIO_MODER_MODE12_1            (0x2UL << GPIO_MODER_MODE12_Pos)         /*!< 0x02000000 */
+#define GPIO_MODER_MODE13_Pos          (26U)
+#define GPIO_MODER_MODE13_Msk          (0x3UL << GPIO_MODER_MODE13_Pos)         /*!< 0x0C000000 */
+#define GPIO_MODER_MODE13              GPIO_MODER_MODE13_Msk
+#define GPIO_MODER_MODE13_0            (0x1UL << GPIO_MODER_MODE13_Pos)         /*!< 0x04000000 */
+#define GPIO_MODER_MODE13_1            (0x2UL << GPIO_MODER_MODE13_Pos)         /*!< 0x08000000 */
+#define GPIO_MODER_MODE14_Pos          (28U)
+#define GPIO_MODER_MODE14_Msk          (0x3UL << GPIO_MODER_MODE14_Pos)         /*!< 0x30000000 */
+#define GPIO_MODER_MODE14              GPIO_MODER_MODE14_Msk
+#define GPIO_MODER_MODE14_0            (0x1UL << GPIO_MODER_MODE14_Pos)         /*!< 0x10000000 */
+#define GPIO_MODER_MODE14_1            (0x2UL << GPIO_MODER_MODE14_Pos)         /*!< 0x20000000 */
+#define GPIO_MODER_MODE15_Pos          (30U)
+#define GPIO_MODER_MODE15_Msk          (0x3UL << GPIO_MODER_MODE15_Pos)         /*!< 0xC0000000 */
+#define GPIO_MODER_MODE15              GPIO_MODER_MODE15_Msk
+#define GPIO_MODER_MODE15_0            (0x1UL << GPIO_MODER_MODE15_Pos)         /*!< 0x40000000 */
+#define GPIO_MODER_MODE15_1            (0x2UL << GPIO_MODER_MODE15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_OTYPER register  ****************/
+#define GPIO_OTYPER_OT0_Pos            (0U)
+#define GPIO_OTYPER_OT0_Msk            (0x1UL << GPIO_OTYPER_OT0_Pos)           /*!< 0x00000001 */
+#define GPIO_OTYPER_OT0                GPIO_OTYPER_OT0_Msk
+#define GPIO_OTYPER_OT1_Pos            (1U)
+#define GPIO_OTYPER_OT1_Msk            (0x1UL << GPIO_OTYPER_OT1_Pos)           /*!< 0x00000002 */
+#define GPIO_OTYPER_OT1                GPIO_OTYPER_OT1_Msk
+#define GPIO_OTYPER_OT2_Pos            (2U)
+#define GPIO_OTYPER_OT2_Msk            (0x1UL << GPIO_OTYPER_OT2_Pos)           /*!< 0x00000004 */
+#define GPIO_OTYPER_OT2                GPIO_OTYPER_OT2_Msk
+#define GPIO_OTYPER_OT3_Pos            (3U)
+#define GPIO_OTYPER_OT3_Msk            (0x1UL << GPIO_OTYPER_OT3_Pos)           /*!< 0x00000008 */
+#define GPIO_OTYPER_OT3                GPIO_OTYPER_OT3_Msk
+#define GPIO_OTYPER_OT4_Pos            (4U)
+#define GPIO_OTYPER_OT4_Msk            (0x1UL << GPIO_OTYPER_OT4_Pos)           /*!< 0x00000010 */
+#define GPIO_OTYPER_OT4                GPIO_OTYPER_OT4_Msk
+#define GPIO_OTYPER_OT5_Pos            (5U)
+#define GPIO_OTYPER_OT5_Msk            (0x1UL << GPIO_OTYPER_OT5_Pos)           /*!< 0x00000020 */
+#define GPIO_OTYPER_OT5                GPIO_OTYPER_OT5_Msk
+#define GPIO_OTYPER_OT6_Pos            (6U)
+#define GPIO_OTYPER_OT6_Msk            (0x1UL << GPIO_OTYPER_OT6_Pos)           /*!< 0x00000040 */
+#define GPIO_OTYPER_OT6                GPIO_OTYPER_OT6_Msk
+#define GPIO_OTYPER_OT7_Pos            (7U)
+#define GPIO_OTYPER_OT7_Msk            (0x1UL << GPIO_OTYPER_OT7_Pos)           /*!< 0x00000080 */
+#define GPIO_OTYPER_OT7                GPIO_OTYPER_OT7_Msk
+#define GPIO_OTYPER_OT8_Pos            (8U)
+#define GPIO_OTYPER_OT8_Msk            (0x1UL << GPIO_OTYPER_OT8_Pos)           /*!< 0x00000100 */
+#define GPIO_OTYPER_OT8                GPIO_OTYPER_OT8_Msk
+#define GPIO_OTYPER_OT9_Pos            (9U)
+#define GPIO_OTYPER_OT9_Msk            (0x1UL << GPIO_OTYPER_OT9_Pos)           /*!< 0x00000200 */
+#define GPIO_OTYPER_OT9                GPIO_OTYPER_OT9_Msk
+#define GPIO_OTYPER_OT10_Pos           (10U)
+#define GPIO_OTYPER_OT10_Msk           (0x1UL << GPIO_OTYPER_OT10_Pos)          /*!< 0x00000400 */
+#define GPIO_OTYPER_OT10               GPIO_OTYPER_OT10_Msk
+#define GPIO_OTYPER_OT11_Pos           (11U)
+#define GPIO_OTYPER_OT11_Msk           (0x1UL << GPIO_OTYPER_OT11_Pos)          /*!< 0x00000800 */
+#define GPIO_OTYPER_OT11               GPIO_OTYPER_OT11_Msk
+#define GPIO_OTYPER_OT12_Pos           (12U)
+#define GPIO_OTYPER_OT12_Msk           (0x1UL << GPIO_OTYPER_OT12_Pos)          /*!< 0x00001000 */
+#define GPIO_OTYPER_OT12               GPIO_OTYPER_OT12_Msk
+#define GPIO_OTYPER_OT13_Pos           (13U)
+#define GPIO_OTYPER_OT13_Msk           (0x1UL << GPIO_OTYPER_OT13_Pos)          /*!< 0x00002000 */
+#define GPIO_OTYPER_OT13               GPIO_OTYPER_OT13_Msk
+#define GPIO_OTYPER_OT14_Pos           (14U)
+#define GPIO_OTYPER_OT14_Msk           (0x1UL << GPIO_OTYPER_OT14_Pos)          /*!< 0x00004000 */
+#define GPIO_OTYPER_OT14               GPIO_OTYPER_OT14_Msk
+#define GPIO_OTYPER_OT15_Pos           (15U)
+#define GPIO_OTYPER_OT15_Msk           (0x1UL << GPIO_OTYPER_OT15_Pos)          /*!< 0x00008000 */
+#define GPIO_OTYPER_OT15               GPIO_OTYPER_OT15_Msk
+
+/******************  Bits definition for GPIO_OSPEEDR register  ***************/
+#define GPIO_OSPEEDR_OSPEED0_Pos       (0U)
+#define GPIO_OSPEEDR_OSPEED0_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000003 */
+#define GPIO_OSPEEDR_OSPEED0           GPIO_OSPEEDR_OSPEED0_Msk
+#define GPIO_OSPEEDR_OSPEED0_0         (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000001 */
+#define GPIO_OSPEEDR_OSPEED0_1         (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000002 */
+#define GPIO_OSPEEDR_OSPEED1_Pos       (2U)
+#define GPIO_OSPEEDR_OSPEED1_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x0000000C */
+#define GPIO_OSPEEDR_OSPEED1           GPIO_OSPEEDR_OSPEED1_Msk
+#define GPIO_OSPEEDR_OSPEED1_0         (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000004 */
+#define GPIO_OSPEEDR_OSPEED1_1         (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000008 */
+#define GPIO_OSPEEDR_OSPEED2_Pos       (4U)
+#define GPIO_OSPEEDR_OSPEED2_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000030 */
+#define GPIO_OSPEEDR_OSPEED2           GPIO_OSPEEDR_OSPEED2_Msk
+#define GPIO_OSPEEDR_OSPEED2_0         (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000010 */
+#define GPIO_OSPEEDR_OSPEED2_1         (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000020 */
+#define GPIO_OSPEEDR_OSPEED3_Pos       (6U)
+#define GPIO_OSPEEDR_OSPEED3_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x000000C0 */
+#define GPIO_OSPEEDR_OSPEED3           GPIO_OSPEEDR_OSPEED3_Msk
+#define GPIO_OSPEEDR_OSPEED3_0         (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000040 */
+#define GPIO_OSPEEDR_OSPEED3_1         (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000080 */
+#define GPIO_OSPEEDR_OSPEED4_Pos       (8U)
+#define GPIO_OSPEEDR_OSPEED4_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000300 */
+#define GPIO_OSPEEDR_OSPEED4           GPIO_OSPEEDR_OSPEED4_Msk
+#define GPIO_OSPEEDR_OSPEED4_0         (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000100 */
+#define GPIO_OSPEEDR_OSPEED4_1         (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000200 */
+#define GPIO_OSPEEDR_OSPEED5_Pos       (10U)
+#define GPIO_OSPEEDR_OSPEED5_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000C00 */
+#define GPIO_OSPEEDR_OSPEED5           GPIO_OSPEEDR_OSPEED5_Msk
+#define GPIO_OSPEEDR_OSPEED5_0         (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000400 */
+#define GPIO_OSPEEDR_OSPEED5_1         (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000800 */
+#define GPIO_OSPEEDR_OSPEED6_Pos       (12U)
+#define GPIO_OSPEEDR_OSPEED6_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00003000 */
+#define GPIO_OSPEEDR_OSPEED6           GPIO_OSPEEDR_OSPEED6_Msk
+#define GPIO_OSPEEDR_OSPEED6_0         (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00001000 */
+#define GPIO_OSPEEDR_OSPEED6_1         (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00002000 */
+#define GPIO_OSPEEDR_OSPEED7_Pos       (14U)
+#define GPIO_OSPEEDR_OSPEED7_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x0000C000 */
+#define GPIO_OSPEEDR_OSPEED7           GPIO_OSPEEDR_OSPEED7_Msk
+#define GPIO_OSPEEDR_OSPEED7_0         (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00004000 */
+#define GPIO_OSPEEDR_OSPEED7_1         (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00008000 */
+#define GPIO_OSPEEDR_OSPEED8_Pos       (16U)
+#define GPIO_OSPEEDR_OSPEED8_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00030000 */
+#define GPIO_OSPEEDR_OSPEED8           GPIO_OSPEEDR_OSPEED8_Msk
+#define GPIO_OSPEEDR_OSPEED8_0         (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00010000 */
+#define GPIO_OSPEEDR_OSPEED8_1         (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00020000 */
+#define GPIO_OSPEEDR_OSPEED9_Pos       (18U)
+#define GPIO_OSPEEDR_OSPEED9_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x000C0000 */
+#define GPIO_OSPEEDR_OSPEED9           GPIO_OSPEEDR_OSPEED9_Msk
+#define GPIO_OSPEEDR_OSPEED9_0         (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00040000 */
+#define GPIO_OSPEEDR_OSPEED9_1         (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00080000 */
+#define GPIO_OSPEEDR_OSPEED10_Pos      (20U)
+#define GPIO_OSPEEDR_OSPEED10_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00300000 */
+#define GPIO_OSPEEDR_OSPEED10          GPIO_OSPEEDR_OSPEED10_Msk
+#define GPIO_OSPEEDR_OSPEED10_0        (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00100000 */
+#define GPIO_OSPEEDR_OSPEED10_1        (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00200000 */
+#define GPIO_OSPEEDR_OSPEED11_Pos      (22U)
+#define GPIO_OSPEEDR_OSPEED11_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00C00000 */
+#define GPIO_OSPEEDR_OSPEED11          GPIO_OSPEEDR_OSPEED11_Msk
+#define GPIO_OSPEEDR_OSPEED11_0        (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00400000 */
+#define GPIO_OSPEEDR_OSPEED11_1        (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00800000 */
+#define GPIO_OSPEEDR_OSPEED12_Pos      (24U)
+#define GPIO_OSPEEDR_OSPEED12_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x03000000 */
+#define GPIO_OSPEEDR_OSPEED12          GPIO_OSPEEDR_OSPEED12_Msk
+#define GPIO_OSPEEDR_OSPEED12_0        (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x01000000 */
+#define GPIO_OSPEEDR_OSPEED12_1        (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x02000000 */
+#define GPIO_OSPEEDR_OSPEED13_Pos      (26U)
+#define GPIO_OSPEEDR_OSPEED13_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x0C000000 */
+#define GPIO_OSPEEDR_OSPEED13          GPIO_OSPEEDR_OSPEED13_Msk
+#define GPIO_OSPEEDR_OSPEED13_0        (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x04000000 */
+#define GPIO_OSPEEDR_OSPEED13_1        (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x08000000 */
+#define GPIO_OSPEEDR_OSPEED14_Pos      (28U)
+#define GPIO_OSPEEDR_OSPEED14_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x30000000 */
+#define GPIO_OSPEEDR_OSPEED14          GPIO_OSPEEDR_OSPEED14_Msk
+#define GPIO_OSPEEDR_OSPEED14_0        (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x10000000 */
+#define GPIO_OSPEEDR_OSPEED14_1        (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x20000000 */
+#define GPIO_OSPEEDR_OSPEED15_Pos      (30U)
+#define GPIO_OSPEEDR_OSPEED15_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0xC0000000 */
+#define GPIO_OSPEEDR_OSPEED15          GPIO_OSPEEDR_OSPEED15_Msk
+#define GPIO_OSPEEDR_OSPEED15_0        (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x40000000 */
+#define GPIO_OSPEEDR_OSPEED15_1        (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_PUPDR register  *****************/
+#define GPIO_PUPDR_PUPD0_Pos           (0U)
+#define GPIO_PUPDR_PUPD0_Msk           (0x3UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000003 */
+#define GPIO_PUPDR_PUPD0               GPIO_PUPDR_PUPD0_Msk
+#define GPIO_PUPDR_PUPD0_0             (0x1UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000001 */
+#define GPIO_PUPDR_PUPD0_1             (0x2UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000002 */
+#define GPIO_PUPDR_PUPD1_Pos           (2U)
+#define GPIO_PUPDR_PUPD1_Msk           (0x3UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x0000000C */
+#define GPIO_PUPDR_PUPD1               GPIO_PUPDR_PUPD1_Msk
+#define GPIO_PUPDR_PUPD1_0             (0x1UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000004 */
+#define GPIO_PUPDR_PUPD1_1             (0x2UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000008 */
+#define GPIO_PUPDR_PUPD2_Pos           (4U)
+#define GPIO_PUPDR_PUPD2_Msk           (0x3UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000030 */
+#define GPIO_PUPDR_PUPD2               GPIO_PUPDR_PUPD2_Msk
+#define GPIO_PUPDR_PUPD2_0             (0x1UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000010 */
+#define GPIO_PUPDR_PUPD2_1             (0x2UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000020 */
+#define GPIO_PUPDR_PUPD3_Pos           (6U)
+#define GPIO_PUPDR_PUPD3_Msk           (0x3UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x000000C0 */
+#define GPIO_PUPDR_PUPD3               GPIO_PUPDR_PUPD3_Msk
+#define GPIO_PUPDR_PUPD3_0             (0x1UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000040 */
+#define GPIO_PUPDR_PUPD3_1             (0x2UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000080 */
+#define GPIO_PUPDR_PUPD4_Pos           (8U)
+#define GPIO_PUPDR_PUPD4_Msk           (0x3UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000300 */
+#define GPIO_PUPDR_PUPD4               GPIO_PUPDR_PUPD4_Msk
+#define GPIO_PUPDR_PUPD4_0             (0x1UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000100 */
+#define GPIO_PUPDR_PUPD4_1             (0x2UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000200 */
+#define GPIO_PUPDR_PUPD5_Pos           (10U)
+#define GPIO_PUPDR_PUPD5_Msk           (0x3UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000C00 */
+#define GPIO_PUPDR_PUPD5               GPIO_PUPDR_PUPD5_Msk
+#define GPIO_PUPDR_PUPD5_0             (0x1UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000400 */
+#define GPIO_PUPDR_PUPD5_1             (0x2UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000800 */
+#define GPIO_PUPDR_PUPD6_Pos           (12U)
+#define GPIO_PUPDR_PUPD6_Msk           (0x3UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00003000 */
+#define GPIO_PUPDR_PUPD6               GPIO_PUPDR_PUPD6_Msk
+#define GPIO_PUPDR_PUPD6_0             (0x1UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00001000 */
+#define GPIO_PUPDR_PUPD6_1             (0x2UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00002000 */
+#define GPIO_PUPDR_PUPD7_Pos           (14U)
+#define GPIO_PUPDR_PUPD7_Msk           (0x3UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x0000C000 */
+#define GPIO_PUPDR_PUPD7               GPIO_PUPDR_PUPD7_Msk
+#define GPIO_PUPDR_PUPD7_0             (0x1UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00004000 */
+#define GPIO_PUPDR_PUPD7_1             (0x2UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00008000 */
+#define GPIO_PUPDR_PUPD8_Pos           (16U)
+#define GPIO_PUPDR_PUPD8_Msk           (0x3UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00030000 */
+#define GPIO_PUPDR_PUPD8               GPIO_PUPDR_PUPD8_Msk
+#define GPIO_PUPDR_PUPD8_0             (0x1UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00010000 */
+#define GPIO_PUPDR_PUPD8_1             (0x2UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00020000 */
+#define GPIO_PUPDR_PUPD9_Pos           (18U)
+#define GPIO_PUPDR_PUPD9_Msk           (0x3UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x000C0000 */
+#define GPIO_PUPDR_PUPD9               GPIO_PUPDR_PUPD9_Msk
+#define GPIO_PUPDR_PUPD9_0             (0x1UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00040000 */
+#define GPIO_PUPDR_PUPD9_1             (0x2UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00080000 */
+#define GPIO_PUPDR_PUPD10_Pos          (20U)
+#define GPIO_PUPDR_PUPD10_Msk          (0x3UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00300000 */
+#define GPIO_PUPDR_PUPD10              GPIO_PUPDR_PUPD10_Msk
+#define GPIO_PUPDR_PUPD10_0            (0x1UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00100000 */
+#define GPIO_PUPDR_PUPD10_1            (0x2UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00200000 */
+#define GPIO_PUPDR_PUPD11_Pos          (22U)
+#define GPIO_PUPDR_PUPD11_Msk          (0x3UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00C00000 */
+#define GPIO_PUPDR_PUPD11              GPIO_PUPDR_PUPD11_Msk
+#define GPIO_PUPDR_PUPD11_0            (0x1UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00400000 */
+#define GPIO_PUPDR_PUPD11_1            (0x2UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00800000 */
+#define GPIO_PUPDR_PUPD12_Pos          (24U)
+#define GPIO_PUPDR_PUPD12_Msk          (0x3UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x03000000 */
+#define GPIO_PUPDR_PUPD12              GPIO_PUPDR_PUPD12_Msk
+#define GPIO_PUPDR_PUPD12_0            (0x1UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x01000000 */
+#define GPIO_PUPDR_PUPD12_1            (0x2UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x02000000 */
+#define GPIO_PUPDR_PUPD13_Pos          (26U)
+#define GPIO_PUPDR_PUPD13_Msk          (0x3UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x0C000000 */
+#define GPIO_PUPDR_PUPD13              GPIO_PUPDR_PUPD13_Msk
+#define GPIO_PUPDR_PUPD13_0            (0x1UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x04000000 */
+#define GPIO_PUPDR_PUPD13_1            (0x2UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x08000000 */
+#define GPIO_PUPDR_PUPD14_Pos          (28U)
+#define GPIO_PUPDR_PUPD14_Msk          (0x3UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x30000000 */
+#define GPIO_PUPDR_PUPD14              GPIO_PUPDR_PUPD14_Msk
+#define GPIO_PUPDR_PUPD14_0            (0x1UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x10000000 */
+#define GPIO_PUPDR_PUPD14_1            (0x2UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x20000000 */
+#define GPIO_PUPDR_PUPD15_Pos          (30U)
+#define GPIO_PUPDR_PUPD15_Msk          (0x3UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0xC0000000 */
+#define GPIO_PUPDR_PUPD15              GPIO_PUPDR_PUPD15_Msk
+#define GPIO_PUPDR_PUPD15_0            (0x1UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x40000000 */
+#define GPIO_PUPDR_PUPD15_1            (0x2UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_IDR register  *******************/
+#define GPIO_IDR_ID0_Pos               (0U)
+#define GPIO_IDR_ID0_Msk               (0x1UL << GPIO_IDR_ID0_Pos)              /*!< 0x00000001 */
+#define GPIO_IDR_ID0                   GPIO_IDR_ID0_Msk
+#define GPIO_IDR_ID1_Pos               (1U)
+#define GPIO_IDR_ID1_Msk               (0x1UL << GPIO_IDR_ID1_Pos)              /*!< 0x00000002 */
+#define GPIO_IDR_ID1                   GPIO_IDR_ID1_Msk
+#define GPIO_IDR_ID2_Pos               (2U)
+#define GPIO_IDR_ID2_Msk               (0x1UL << GPIO_IDR_ID2_Pos)              /*!< 0x00000004 */
+#define GPIO_IDR_ID2                   GPIO_IDR_ID2_Msk
+#define GPIO_IDR_ID3_Pos               (3U)
+#define GPIO_IDR_ID3_Msk               (0x1UL << GPIO_IDR_ID3_Pos)              /*!< 0x00000008 */
+#define GPIO_IDR_ID3                   GPIO_IDR_ID3_Msk
+#define GPIO_IDR_ID4_Pos               (4U)
+#define GPIO_IDR_ID4_Msk               (0x1UL << GPIO_IDR_ID4_Pos)              /*!< 0x00000010 */
+#define GPIO_IDR_ID4                   GPIO_IDR_ID4_Msk
+#define GPIO_IDR_ID5_Pos               (5U)
+#define GPIO_IDR_ID5_Msk               (0x1UL << GPIO_IDR_ID5_Pos)              /*!< 0x00000020 */
+#define GPIO_IDR_ID5                   GPIO_IDR_ID5_Msk
+#define GPIO_IDR_ID6_Pos               (6U)
+#define GPIO_IDR_ID6_Msk               (0x1UL << GPIO_IDR_ID6_Pos)              /*!< 0x00000040 */
+#define GPIO_IDR_ID6                   GPIO_IDR_ID6_Msk
+#define GPIO_IDR_ID7_Pos               (7U)
+#define GPIO_IDR_ID7_Msk               (0x1UL << GPIO_IDR_ID7_Pos)              /*!< 0x00000080 */
+#define GPIO_IDR_ID7                   GPIO_IDR_ID7_Msk
+#define GPIO_IDR_ID8_Pos               (8U)
+#define GPIO_IDR_ID8_Msk               (0x1UL << GPIO_IDR_ID8_Pos)              /*!< 0x00000100 */
+#define GPIO_IDR_ID8                   GPIO_IDR_ID8_Msk
+#define GPIO_IDR_ID9_Pos               (9U)
+#define GPIO_IDR_ID9_Msk               (0x1UL << GPIO_IDR_ID9_Pos)              /*!< 0x00000200 */
+#define GPIO_IDR_ID9                   GPIO_IDR_ID9_Msk
+#define GPIO_IDR_ID10_Pos              (10U)
+#define GPIO_IDR_ID10_Msk              (0x1UL << GPIO_IDR_ID10_Pos)             /*!< 0x00000400 */
+#define GPIO_IDR_ID10                  GPIO_IDR_ID10_Msk
+#define GPIO_IDR_ID11_Pos              (11U)
+#define GPIO_IDR_ID11_Msk              (0x1UL << GPIO_IDR_ID11_Pos)             /*!< 0x00000800 */
+#define GPIO_IDR_ID11                  GPIO_IDR_ID11_Msk
+#define GPIO_IDR_ID12_Pos              (12U)
+#define GPIO_IDR_ID12_Msk              (0x1UL << GPIO_IDR_ID12_Pos)             /*!< 0x00001000 */
+#define GPIO_IDR_ID12                  GPIO_IDR_ID12_Msk
+#define GPIO_IDR_ID13_Pos              (13U)
+#define GPIO_IDR_ID13_Msk              (0x1UL << GPIO_IDR_ID13_Pos)             /*!< 0x00002000 */
+#define GPIO_IDR_ID13                  GPIO_IDR_ID13_Msk
+#define GPIO_IDR_ID14_Pos              (14U)
+#define GPIO_IDR_ID14_Msk              (0x1UL << GPIO_IDR_ID14_Pos)             /*!< 0x00004000 */
+#define GPIO_IDR_ID14                  GPIO_IDR_ID14_Msk
+#define GPIO_IDR_ID15_Pos              (15U)
+#define GPIO_IDR_ID15_Msk              (0x1UL << GPIO_IDR_ID15_Pos)             /*!< 0x00008000 */
+#define GPIO_IDR_ID15                  GPIO_IDR_ID15_Msk
+
+/******************  Bits definition for GPIO_ODR register  *******************/
+#define GPIO_ODR_OD0_Pos               (0U)
+#define GPIO_ODR_OD0_Msk               (0x1UL << GPIO_ODR_OD0_Pos)              /*!< 0x00000001 */
+#define GPIO_ODR_OD0                   GPIO_ODR_OD0_Msk
+#define GPIO_ODR_OD1_Pos               (1U)
+#define GPIO_ODR_OD1_Msk               (0x1UL << GPIO_ODR_OD1_Pos)              /*!< 0x00000002 */
+#define GPIO_ODR_OD1                   GPIO_ODR_OD1_Msk
+#define GPIO_ODR_OD2_Pos               (2U)
+#define GPIO_ODR_OD2_Msk               (0x1UL << GPIO_ODR_OD2_Pos)              /*!< 0x00000004 */
+#define GPIO_ODR_OD2                   GPIO_ODR_OD2_Msk
+#define GPIO_ODR_OD3_Pos               (3U)
+#define GPIO_ODR_OD3_Msk               (0x1UL << GPIO_ODR_OD3_Pos)              /*!< 0x00000008 */
+#define GPIO_ODR_OD3                   GPIO_ODR_OD3_Msk
+#define GPIO_ODR_OD4_Pos               (4U)
+#define GPIO_ODR_OD4_Msk               (0x1UL << GPIO_ODR_OD4_Pos)              /*!< 0x00000010 */
+#define GPIO_ODR_OD4                   GPIO_ODR_OD4_Msk
+#define GPIO_ODR_OD5_Pos               (5U)
+#define GPIO_ODR_OD5_Msk               (0x1UL << GPIO_ODR_OD5_Pos)              /*!< 0x00000020 */
+#define GPIO_ODR_OD5                   GPIO_ODR_OD5_Msk
+#define GPIO_ODR_OD6_Pos               (6U)
+#define GPIO_ODR_OD6_Msk               (0x1UL << GPIO_ODR_OD6_Pos)              /*!< 0x00000040 */
+#define GPIO_ODR_OD6                   GPIO_ODR_OD6_Msk
+#define GPIO_ODR_OD7_Pos               (7U)
+#define GPIO_ODR_OD7_Msk               (0x1UL << GPIO_ODR_OD7_Pos)              /*!< 0x00000080 */
+#define GPIO_ODR_OD7                   GPIO_ODR_OD7_Msk
+#define GPIO_ODR_OD8_Pos               (8U)
+#define GPIO_ODR_OD8_Msk               (0x1UL << GPIO_ODR_OD8_Pos)              /*!< 0x00000100 */
+#define GPIO_ODR_OD8                   GPIO_ODR_OD8_Msk
+#define GPIO_ODR_OD9_Pos               (9U)
+#define GPIO_ODR_OD9_Msk               (0x1UL << GPIO_ODR_OD9_Pos)              /*!< 0x00000200 */
+#define GPIO_ODR_OD9                   GPIO_ODR_OD9_Msk
+#define GPIO_ODR_OD10_Pos              (10U)
+#define GPIO_ODR_OD10_Msk              (0x1UL << GPIO_ODR_OD10_Pos)             /*!< 0x00000400 */
+#define GPIO_ODR_OD10                  GPIO_ODR_OD10_Msk
+#define GPIO_ODR_OD11_Pos              (11U)
+#define GPIO_ODR_OD11_Msk              (0x1UL << GPIO_ODR_OD11_Pos)             /*!< 0x00000800 */
+#define GPIO_ODR_OD11                  GPIO_ODR_OD11_Msk
+#define GPIO_ODR_OD12_Pos              (12U)
+#define GPIO_ODR_OD12_Msk              (0x1UL << GPIO_ODR_OD12_Pos)             /*!< 0x00001000 */
+#define GPIO_ODR_OD12                  GPIO_ODR_OD12_Msk
+#define GPIO_ODR_OD13_Pos              (13U)
+#define GPIO_ODR_OD13_Msk              (0x1UL << GPIO_ODR_OD13_Pos)             /*!< 0x00002000 */
+#define GPIO_ODR_OD13                  GPIO_ODR_OD13_Msk
+#define GPIO_ODR_OD14_Pos              (14U)
+#define GPIO_ODR_OD14_Msk              (0x1UL << GPIO_ODR_OD14_Pos)             /*!< 0x00004000 */
+#define GPIO_ODR_OD14                  GPIO_ODR_OD14_Msk
+#define GPIO_ODR_OD15_Pos              (15U)
+#define GPIO_ODR_OD15_Msk              (0x1UL << GPIO_ODR_OD15_Pos)             /*!< 0x00008000 */
+#define GPIO_ODR_OD15                  GPIO_ODR_OD15_Msk
+
+/******************  Bits definition for GPIO_BSRR register  ******************/
+#define GPIO_BSRR_BS0_Pos              (0U)
+#define GPIO_BSRR_BS0_Msk              (0x1UL << GPIO_BSRR_BS0_Pos)             /*!< 0x00000001 */
+#define GPIO_BSRR_BS0                  GPIO_BSRR_BS0_Msk
+#define GPIO_BSRR_BS1_Pos              (1U)
+#define GPIO_BSRR_BS1_Msk              (0x1UL << GPIO_BSRR_BS1_Pos)             /*!< 0x00000002 */
+#define GPIO_BSRR_BS1                  GPIO_BSRR_BS1_Msk
+#define GPIO_BSRR_BS2_Pos              (2U)
+#define GPIO_BSRR_BS2_Msk              (0x1UL << GPIO_BSRR_BS2_Pos)             /*!< 0x00000004 */
+#define GPIO_BSRR_BS2                  GPIO_BSRR_BS2_Msk
+#define GPIO_BSRR_BS3_Pos              (3U)
+#define GPIO_BSRR_BS3_Msk              (0x1UL << GPIO_BSRR_BS3_Pos)             /*!< 0x00000008 */
+#define GPIO_BSRR_BS3                  GPIO_BSRR_BS3_Msk
+#define GPIO_BSRR_BS4_Pos              (4U)
+#define GPIO_BSRR_BS4_Msk              (0x1UL << GPIO_BSRR_BS4_Pos)             /*!< 0x00000010 */
+#define GPIO_BSRR_BS4                  GPIO_BSRR_BS4_Msk
+#define GPIO_BSRR_BS5_Pos              (5U)
+#define GPIO_BSRR_BS5_Msk              (0x1UL << GPIO_BSRR_BS5_Pos)             /*!< 0x00000020 */
+#define GPIO_BSRR_BS5                  GPIO_BSRR_BS5_Msk
+#define GPIO_BSRR_BS6_Pos              (6U)
+#define GPIO_BSRR_BS6_Msk              (0x1UL << GPIO_BSRR_BS6_Pos)             /*!< 0x00000040 */
+#define GPIO_BSRR_BS6                  GPIO_BSRR_BS6_Msk
+#define GPIO_BSRR_BS7_Pos              (7U)
+#define GPIO_BSRR_BS7_Msk              (0x1UL << GPIO_BSRR_BS7_Pos)             /*!< 0x00000080 */
+#define GPIO_BSRR_BS7                  GPIO_BSRR_BS7_Msk
+#define GPIO_BSRR_BS8_Pos              (8U)
+#define GPIO_BSRR_BS8_Msk              (0x1UL << GPIO_BSRR_BS8_Pos)             /*!< 0x00000100 */
+#define GPIO_BSRR_BS8                  GPIO_BSRR_BS8_Msk
+#define GPIO_BSRR_BS9_Pos              (9U)
+#define GPIO_BSRR_BS9_Msk              (0x1UL << GPIO_BSRR_BS9_Pos)             /*!< 0x00000200 */
+#define GPIO_BSRR_BS9                  GPIO_BSRR_BS9_Msk
+#define GPIO_BSRR_BS10_Pos             (10U)
+#define GPIO_BSRR_BS10_Msk             (0x1UL << GPIO_BSRR_BS10_Pos)            /*!< 0x00000400 */
+#define GPIO_BSRR_BS10                 GPIO_BSRR_BS10_Msk
+#define GPIO_BSRR_BS11_Pos             (11U)
+#define GPIO_BSRR_BS11_Msk             (0x1UL << GPIO_BSRR_BS11_Pos)            /*!< 0x00000800 */
+#define GPIO_BSRR_BS11                 GPIO_BSRR_BS11_Msk
+#define GPIO_BSRR_BS12_Pos             (12U)
+#define GPIO_BSRR_BS12_Msk             (0x1UL << GPIO_BSRR_BS12_Pos)            /*!< 0x00001000 */
+#define GPIO_BSRR_BS12                 GPIO_BSRR_BS12_Msk
+#define GPIO_BSRR_BS13_Pos             (13U)
+#define GPIO_BSRR_BS13_Msk             (0x1UL << GPIO_BSRR_BS13_Pos)            /*!< 0x00002000 */
+#define GPIO_BSRR_BS13                 GPIO_BSRR_BS13_Msk
+#define GPIO_BSRR_BS14_Pos             (14U)
+#define GPIO_BSRR_BS14_Msk             (0x1UL << GPIO_BSRR_BS14_Pos)            /*!< 0x00004000 */
+#define GPIO_BSRR_BS14                 GPIO_BSRR_BS14_Msk
+#define GPIO_BSRR_BS15_Pos             (15U)
+#define GPIO_BSRR_BS15_Msk             (0x1UL << GPIO_BSRR_BS15_Pos)            /*!< 0x00008000 */
+#define GPIO_BSRR_BS15                 GPIO_BSRR_BS15_Msk
+#define GPIO_BSRR_BR0_Pos              (16U)
+#define GPIO_BSRR_BR0_Msk              (0x1UL << GPIO_BSRR_BR0_Pos)             /*!< 0x00010000 */
+#define GPIO_BSRR_BR0                  GPIO_BSRR_BR0_Msk
+#define GPIO_BSRR_BR1_Pos              (17U)
+#define GPIO_BSRR_BR1_Msk              (0x1UL << GPIO_BSRR_BR1_Pos)             /*!< 0x00020000 */
+#define GPIO_BSRR_BR1                  GPIO_BSRR_BR1_Msk
+#define GPIO_BSRR_BR2_Pos              (18U)
+#define GPIO_BSRR_BR2_Msk              (0x1UL << GPIO_BSRR_BR2_Pos)             /*!< 0x00040000 */
+#define GPIO_BSRR_BR2                  GPIO_BSRR_BR2_Msk
+#define GPIO_BSRR_BR3_Pos              (19U)
+#define GPIO_BSRR_BR3_Msk              (0x1UL << GPIO_BSRR_BR3_Pos)             /*!< 0x00080000 */
+#define GPIO_BSRR_BR3                  GPIO_BSRR_BR3_Msk
+#define GPIO_BSRR_BR4_Pos              (20U)
+#define GPIO_BSRR_BR4_Msk              (0x1UL << GPIO_BSRR_BR4_Pos)             /*!< 0x00100000 */
+#define GPIO_BSRR_BR4                  GPIO_BSRR_BR4_Msk
+#define GPIO_BSRR_BR5_Pos              (21U)
+#define GPIO_BSRR_BR5_Msk              (0x1UL << GPIO_BSRR_BR5_Pos)             /*!< 0x00200000 */
+#define GPIO_BSRR_BR5                  GPIO_BSRR_BR5_Msk
+#define GPIO_BSRR_BR6_Pos              (22U)
+#define GPIO_BSRR_BR6_Msk              (0x1UL << GPIO_BSRR_BR6_Pos)             /*!< 0x00400000 */
+#define GPIO_BSRR_BR6                  GPIO_BSRR_BR6_Msk
+#define GPIO_BSRR_BR7_Pos              (23U)
+#define GPIO_BSRR_BR7_Msk              (0x1UL << GPIO_BSRR_BR7_Pos)             /*!< 0x00800000 */
+#define GPIO_BSRR_BR7                  GPIO_BSRR_BR7_Msk
+#define GPIO_BSRR_BR8_Pos              (24U)
+#define GPIO_BSRR_BR8_Msk              (0x1UL << GPIO_BSRR_BR8_Pos)             /*!< 0x01000000 */
+#define GPIO_BSRR_BR8                  GPIO_BSRR_BR8_Msk
+#define GPIO_BSRR_BR9_Pos              (25U)
+#define GPIO_BSRR_BR9_Msk              (0x1UL << GPIO_BSRR_BR9_Pos)             /*!< 0x02000000 */
+#define GPIO_BSRR_BR9                  GPIO_BSRR_BR9_Msk
+#define GPIO_BSRR_BR10_Pos             (26U)
+#define GPIO_BSRR_BR10_Msk             (0x1UL << GPIO_BSRR_BR10_Pos)            /*!< 0x04000000 */
+#define GPIO_BSRR_BR10                 GPIO_BSRR_BR10_Msk
+#define GPIO_BSRR_BR11_Pos             (27U)
+#define GPIO_BSRR_BR11_Msk             (0x1UL << GPIO_BSRR_BR11_Pos)            /*!< 0x08000000 */
+#define GPIO_BSRR_BR11                 GPIO_BSRR_BR11_Msk
+#define GPIO_BSRR_BR12_Pos             (28U)
+#define GPIO_BSRR_BR12_Msk             (0x1UL << GPIO_BSRR_BR12_Pos)            /*!< 0x10000000 */
+#define GPIO_BSRR_BR12                 GPIO_BSRR_BR12_Msk
+#define GPIO_BSRR_BR13_Pos             (29U)
+#define GPIO_BSRR_BR13_Msk             (0x1UL << GPIO_BSRR_BR13_Pos)            /*!< 0x20000000 */
+#define GPIO_BSRR_BR13                 GPIO_BSRR_BR13_Msk
+#define GPIO_BSRR_BR14_Pos             (30U)
+#define GPIO_BSRR_BR14_Msk             (0x1UL << GPIO_BSRR_BR14_Pos)            /*!< 0x40000000 */
+#define GPIO_BSRR_BR14                 GPIO_BSRR_BR14_Msk
+#define GPIO_BSRR_BR15_Pos             (31U)
+#define GPIO_BSRR_BR15_Msk             (0x1UL << GPIO_BSRR_BR15_Pos)            /*!< 0x80000000 */
+#define GPIO_BSRR_BR15                 GPIO_BSRR_BR15_Msk
+
+/****************** Bit definition for GPIO_LCKR register *********************/
+#define GPIO_LCKR_LCK0_Pos             (0U)
+#define GPIO_LCKR_LCK0_Msk             (0x1UL << GPIO_LCKR_LCK0_Pos)            /*!< 0x00000001 */
+#define GPIO_LCKR_LCK0                 GPIO_LCKR_LCK0_Msk
+#define GPIO_LCKR_LCK1_Pos             (1U)
+#define GPIO_LCKR_LCK1_Msk             (0x1UL << GPIO_LCKR_LCK1_Pos)            /*!< 0x00000002 */
+#define GPIO_LCKR_LCK1                 GPIO_LCKR_LCK1_Msk
+#define GPIO_LCKR_LCK2_Pos             (2U)
+#define GPIO_LCKR_LCK2_Msk             (0x1UL << GPIO_LCKR_LCK2_Pos)            /*!< 0x00000004 */
+#define GPIO_LCKR_LCK2                 GPIO_LCKR_LCK2_Msk
+#define GPIO_LCKR_LCK3_Pos             (3U)
+#define GPIO_LCKR_LCK3_Msk             (0x1UL << GPIO_LCKR_LCK3_Pos)            /*!< 0x00000008 */
+#define GPIO_LCKR_LCK3                 GPIO_LCKR_LCK3_Msk
+#define GPIO_LCKR_LCK4_Pos             (4U)
+#define GPIO_LCKR_LCK4_Msk             (0x1UL << GPIO_LCKR_LCK4_Pos)            /*!< 0x00000010 */
+#define GPIO_LCKR_LCK4                 GPIO_LCKR_LCK4_Msk
+#define GPIO_LCKR_LCK5_Pos             (5U)
+#define GPIO_LCKR_LCK5_Msk             (0x1UL << GPIO_LCKR_LCK5_Pos)            /*!< 0x00000020 */
+#define GPIO_LCKR_LCK5                 GPIO_LCKR_LCK5_Msk
+#define GPIO_LCKR_LCK6_Pos             (6U)
+#define GPIO_LCKR_LCK6_Msk             (0x1UL << GPIO_LCKR_LCK6_Pos)            /*!< 0x00000040 */
+#define GPIO_LCKR_LCK6                 GPIO_LCKR_LCK6_Msk
+#define GPIO_LCKR_LCK7_Pos             (7U)
+#define GPIO_LCKR_LCK7_Msk             (0x1UL << GPIO_LCKR_LCK7_Pos)            /*!< 0x00000080 */
+#define GPIO_LCKR_LCK7                 GPIO_LCKR_LCK7_Msk
+#define GPIO_LCKR_LCK8_Pos             (8U)
+#define GPIO_LCKR_LCK8_Msk             (0x1UL << GPIO_LCKR_LCK8_Pos)            /*!< 0x00000100 */
+#define GPIO_LCKR_LCK8                 GPIO_LCKR_LCK8_Msk
+#define GPIO_LCKR_LCK9_Pos             (9U)
+#define GPIO_LCKR_LCK9_Msk             (0x1UL << GPIO_LCKR_LCK9_Pos)            /*!< 0x00000200 */
+#define GPIO_LCKR_LCK9                 GPIO_LCKR_LCK9_Msk
+#define GPIO_LCKR_LCK10_Pos            (10U)
+#define GPIO_LCKR_LCK10_Msk            (0x1UL << GPIO_LCKR_LCK10_Pos)           /*!< 0x00000400 */
+#define GPIO_LCKR_LCK10                GPIO_LCKR_LCK10_Msk
+#define GPIO_LCKR_LCK11_Pos            (11U)
+#define GPIO_LCKR_LCK11_Msk            (0x1UL << GPIO_LCKR_LCK11_Pos)           /*!< 0x00000800 */
+#define GPIO_LCKR_LCK11                GPIO_LCKR_LCK11_Msk
+#define GPIO_LCKR_LCK12_Pos            (12U)
+#define GPIO_LCKR_LCK12_Msk            (0x1UL << GPIO_LCKR_LCK12_Pos)           /*!< 0x00001000 */
+#define GPIO_LCKR_LCK12                GPIO_LCKR_LCK12_Msk
+#define GPIO_LCKR_LCK13_Pos            (13U)
+#define GPIO_LCKR_LCK13_Msk            (0x1UL << GPIO_LCKR_LCK13_Pos)           /*!< 0x00002000 */
+#define GPIO_LCKR_LCK13                GPIO_LCKR_LCK13_Msk
+#define GPIO_LCKR_LCK14_Pos            (14U)
+#define GPIO_LCKR_LCK14_Msk            (0x1UL << GPIO_LCKR_LCK14_Pos)           /*!< 0x00004000 */
+#define GPIO_LCKR_LCK14                GPIO_LCKR_LCK14_Msk
+#define GPIO_LCKR_LCK15_Pos            (15U)
+#define GPIO_LCKR_LCK15_Msk            (0x1UL << GPIO_LCKR_LCK15_Pos)           /*!< 0x00008000 */
+#define GPIO_LCKR_LCK15                GPIO_LCKR_LCK15_Msk
+#define GPIO_LCKR_LCKK_Pos             (16U)
+#define GPIO_LCKR_LCKK_Msk             (0x1UL << GPIO_LCKR_LCKK_Pos)            /*!< 0x00010000 */
+#define GPIO_LCKR_LCKK                 GPIO_LCKR_LCKK_Msk
+
+/****************** Bit definition for GPIO_AFRL register *********************/
+#define GPIO_AFRL_AFSEL0_Pos           (0U)
+#define GPIO_AFRL_AFSEL0_Msk           (0xFUL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRL_AFSEL0               GPIO_AFRL_AFSEL0_Msk
+#define GPIO_AFRL_AFSEL0_0             (0x1UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRL_AFSEL0_1             (0x2UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRL_AFSEL0_2             (0x4UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRL_AFSEL0_3             (0x8UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRL_AFSEL1_Pos           (4U)
+#define GPIO_AFRL_AFSEL1_Msk           (0xFUL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRL_AFSEL1               GPIO_AFRL_AFSEL1_Msk
+#define GPIO_AFRL_AFSEL1_0             (0x1UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRL_AFSEL1_1             (0x2UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRL_AFSEL1_2             (0x4UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRL_AFSEL1_3             (0x8UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRL_AFSEL2_Pos           (8U)
+#define GPIO_AFRL_AFSEL2_Msk           (0xFUL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000F00 */
+#define GPIO_AFRL_AFSEL2               GPIO_AFRL_AFSEL2_Msk
+#define GPIO_AFRL_AFSEL2_0             (0x1UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000100 */
+#define GPIO_AFRL_AFSEL2_1             (0x2UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000200 */
+#define GPIO_AFRL_AFSEL2_2             (0x4UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000400 */
+#define GPIO_AFRL_AFSEL2_3             (0x8UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000800 */
+#define GPIO_AFRL_AFSEL3_Pos           (12U)
+#define GPIO_AFRL_AFSEL3_Msk           (0xFUL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x0000F000 */
+#define GPIO_AFRL_AFSEL3               GPIO_AFRL_AFSEL3_Msk
+#define GPIO_AFRL_AFSEL3_0             (0x1UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00001000 */
+#define GPIO_AFRL_AFSEL3_1             (0x2UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00002000 */
+#define GPIO_AFRL_AFSEL3_2             (0x4UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00004000 */
+#define GPIO_AFRL_AFSEL3_3             (0x8UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00008000 */
+#define GPIO_AFRL_AFSEL4_Pos           (16U)
+#define GPIO_AFRL_AFSEL4_Msk           (0xFUL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x000F0000 */
+#define GPIO_AFRL_AFSEL4               GPIO_AFRL_AFSEL4_Msk
+#define GPIO_AFRL_AFSEL4_0             (0x1UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00010000 */
+#define GPIO_AFRL_AFSEL4_1             (0x2UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00020000 */
+#define GPIO_AFRL_AFSEL4_2             (0x4UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00040000 */
+#define GPIO_AFRL_AFSEL4_3             (0x8UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00080000 */
+#define GPIO_AFRL_AFSEL5_Pos           (20U)
+#define GPIO_AFRL_AFSEL5_Msk           (0xFUL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00F00000 */
+#define GPIO_AFRL_AFSEL5               GPIO_AFRL_AFSEL5_Msk
+#define GPIO_AFRL_AFSEL5_0             (0x1UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00100000 */
+#define GPIO_AFRL_AFSEL5_1             (0x2UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00200000 */
+#define GPIO_AFRL_AFSEL5_2             (0x4UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00400000 */
+#define GPIO_AFRL_AFSEL5_3             (0x8UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00800000 */
+#define GPIO_AFRL_AFSEL6_Pos           (24U)
+#define GPIO_AFRL_AFSEL6_Msk           (0xFUL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x0F000000 */
+#define GPIO_AFRL_AFSEL6               GPIO_AFRL_AFSEL6_Msk
+#define GPIO_AFRL_AFSEL6_0             (0x1UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x01000000 */
+#define GPIO_AFRL_AFSEL6_1             (0x2UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x02000000 */
+#define GPIO_AFRL_AFSEL6_2             (0x4UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x04000000 */
+#define GPIO_AFRL_AFSEL6_3             (0x8UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x08000000 */
+#define GPIO_AFRL_AFSEL7_Pos           (28U)
+#define GPIO_AFRL_AFSEL7_Msk           (0xFUL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0xF0000000 */
+#define GPIO_AFRL_AFSEL7               GPIO_AFRL_AFSEL7_Msk
+#define GPIO_AFRL_AFSEL7_0             (0x1UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x10000000 */
+#define GPIO_AFRL_AFSEL7_1             (0x2UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x20000000 */
+#define GPIO_AFRL_AFSEL7_2             (0x4UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x40000000 */
+#define GPIO_AFRL_AFSEL7_3             (0x8UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x80000000 */
+
+/****************** Bit definition for GPIO_AFRH register *********************/
+#define GPIO_AFRH_AFSEL8_Pos           (0U)
+#define GPIO_AFRH_AFSEL8_Msk           (0xFUL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRH_AFSEL8               GPIO_AFRH_AFSEL8_Msk
+#define GPIO_AFRH_AFSEL8_0             (0x1UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRH_AFSEL8_1             (0x2UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRH_AFSEL8_2             (0x4UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRH_AFSEL8_3             (0x8UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRH_AFSEL9_Pos           (4U)
+#define GPIO_AFRH_AFSEL9_Msk           (0xFUL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRH_AFSEL9               GPIO_AFRH_AFSEL9_Msk
+#define GPIO_AFRH_AFSEL9_0             (0x1UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRH_AFSEL9_1             (0x2UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRH_AFSEL9_2             (0x4UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRH_AFSEL9_3             (0x8UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRH_AFSEL10_Pos          (8U)
+#define GPIO_AFRH_AFSEL10_Msk          (0xFUL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000F00 */
+#define GPIO_AFRH_AFSEL10              GPIO_AFRH_AFSEL10_Msk
+#define GPIO_AFRH_AFSEL10_0            (0x1UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000100 */
+#define GPIO_AFRH_AFSEL10_1            (0x2UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000200 */
+#define GPIO_AFRH_AFSEL10_2            (0x4UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000400 */
+#define GPIO_AFRH_AFSEL10_3            (0x8UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000800 */
+#define GPIO_AFRH_AFSEL11_Pos          (12U)
+#define GPIO_AFRH_AFSEL11_Msk          (0xFUL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x0000F000 */
+#define GPIO_AFRH_AFSEL11              GPIO_AFRH_AFSEL11_Msk
+#define GPIO_AFRH_AFSEL11_0            (0x1UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00001000 */
+#define GPIO_AFRH_AFSEL11_1            (0x2UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00002000 */
+#define GPIO_AFRH_AFSEL11_2            (0x4UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00004000 */
+#define GPIO_AFRH_AFSEL11_3            (0x8UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00008000 */
+#define GPIO_AFRH_AFSEL12_Pos          (16U)
+#define GPIO_AFRH_AFSEL12_Msk          (0xFUL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x000F0000 */
+#define GPIO_AFRH_AFSEL12              GPIO_AFRH_AFSEL12_Msk
+#define GPIO_AFRH_AFSEL12_0            (0x1UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00010000 */
+#define GPIO_AFRH_AFSEL12_1            (0x2UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00020000 */
+#define GPIO_AFRH_AFSEL12_2            (0x4UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00040000 */
+#define GPIO_AFRH_AFSEL12_3            (0x8UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00080000 */
+#define GPIO_AFRH_AFSEL13_Pos          (20U)
+#define GPIO_AFRH_AFSEL13_Msk          (0xFUL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00F00000 */
+#define GPIO_AFRH_AFSEL13              GPIO_AFRH_AFSEL13_Msk
+#define GPIO_AFRH_AFSEL13_0            (0x1UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00100000 */
+#define GPIO_AFRH_AFSEL13_1            (0x2UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00200000 */
+#define GPIO_AFRH_AFSEL13_2            (0x4UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00400000 */
+#define GPIO_AFRH_AFSEL13_3            (0x8UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00800000 */
+#define GPIO_AFRH_AFSEL14_Pos          (24U)
+#define GPIO_AFRH_AFSEL14_Msk          (0xFUL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x0F000000 */
+#define GPIO_AFRH_AFSEL14              GPIO_AFRH_AFSEL14_Msk
+#define GPIO_AFRH_AFSEL14_0            (0x1UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x01000000 */
+#define GPIO_AFRH_AFSEL14_1            (0x2UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x02000000 */
+#define GPIO_AFRH_AFSEL14_2            (0x4UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x04000000 */
+#define GPIO_AFRH_AFSEL14_3            (0x8UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x08000000 */
+#define GPIO_AFRH_AFSEL15_Pos          (28U)
+#define GPIO_AFRH_AFSEL15_Msk          (0xFUL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0xF0000000 */
+#define GPIO_AFRH_AFSEL15              GPIO_AFRH_AFSEL15_Msk
+#define GPIO_AFRH_AFSEL15_0            (0x1UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x10000000 */
+#define GPIO_AFRH_AFSEL15_1            (0x2UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x20000000 */
+#define GPIO_AFRH_AFSEL15_2            (0x4UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x40000000 */
+#define GPIO_AFRH_AFSEL15_3            (0x8UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_BRR register  ******************/
+#define GPIO_BRR_BR0_Pos               (0U)
+#define GPIO_BRR_BR0_Msk               (0x1UL << GPIO_BRR_BR0_Pos)              /*!< 0x00000001 */
+#define GPIO_BRR_BR0                   GPIO_BRR_BR0_Msk
+#define GPIO_BRR_BR1_Pos               (1U)
+#define GPIO_BRR_BR1_Msk               (0x1UL << GPIO_BRR_BR1_Pos)              /*!< 0x00000002 */
+#define GPIO_BRR_BR1                   GPIO_BRR_BR1_Msk
+#define GPIO_BRR_BR2_Pos               (2U)
+#define GPIO_BRR_BR2_Msk               (0x1UL << GPIO_BRR_BR2_Pos)              /*!< 0x00000004 */
+#define GPIO_BRR_BR2                   GPIO_BRR_BR2_Msk
+#define GPIO_BRR_BR3_Pos               (3U)
+#define GPIO_BRR_BR3_Msk               (0x1UL << GPIO_BRR_BR3_Pos)              /*!< 0x00000008 */
+#define GPIO_BRR_BR3                   GPIO_BRR_BR3_Msk
+#define GPIO_BRR_BR4_Pos               (4U)
+#define GPIO_BRR_BR4_Msk               (0x1UL << GPIO_BRR_BR4_Pos)              /*!< 0x00000010 */
+#define GPIO_BRR_BR4                   GPIO_BRR_BR4_Msk
+#define GPIO_BRR_BR5_Pos               (5U)
+#define GPIO_BRR_BR5_Msk               (0x1UL << GPIO_BRR_BR5_Pos)              /*!< 0x00000020 */
+#define GPIO_BRR_BR5                   GPIO_BRR_BR5_Msk
+#define GPIO_BRR_BR6_Pos               (6U)
+#define GPIO_BRR_BR6_Msk               (0x1UL << GPIO_BRR_BR6_Pos)              /*!< 0x00000040 */
+#define GPIO_BRR_BR6                   GPIO_BRR_BR6_Msk
+#define GPIO_BRR_BR7_Pos               (7U)
+#define GPIO_BRR_BR7_Msk               (0x1UL << GPIO_BRR_BR7_Pos)              /*!< 0x00000080 */
+#define GPIO_BRR_BR7                   GPIO_BRR_BR7_Msk
+#define GPIO_BRR_BR8_Pos               (8U)
+#define GPIO_BRR_BR8_Msk               (0x1UL << GPIO_BRR_BR8_Pos)              /*!< 0x00000100 */
+#define GPIO_BRR_BR8                   GPIO_BRR_BR8_Msk
+#define GPIO_BRR_BR9_Pos               (9U)
+#define GPIO_BRR_BR9_Msk               (0x1UL << GPIO_BRR_BR9_Pos)              /*!< 0x00000200 */
+#define GPIO_BRR_BR9                   GPIO_BRR_BR9_Msk
+#define GPIO_BRR_BR10_Pos              (10U)
+#define GPIO_BRR_BR10_Msk              (0x1UL << GPIO_BRR_BR10_Pos)             /*!< 0x00000400 */
+#define GPIO_BRR_BR10                  GPIO_BRR_BR10_Msk
+#define GPIO_BRR_BR11_Pos              (11U)
+#define GPIO_BRR_BR11_Msk              (0x1UL << GPIO_BRR_BR11_Pos)             /*!< 0x00000800 */
+#define GPIO_BRR_BR11                  GPIO_BRR_BR11_Msk
+#define GPIO_BRR_BR12_Pos              (12U)
+#define GPIO_BRR_BR12_Msk              (0x1UL << GPIO_BRR_BR12_Pos)             /*!< 0x00001000 */
+#define GPIO_BRR_BR12                  GPIO_BRR_BR12_Msk
+#define GPIO_BRR_BR13_Pos              (13U)
+#define GPIO_BRR_BR13_Msk              (0x1UL << GPIO_BRR_BR13_Pos)             /*!< 0x00002000 */
+#define GPIO_BRR_BR13                  GPIO_BRR_BR13_Msk
+#define GPIO_BRR_BR14_Pos              (14U)
+#define GPIO_BRR_BR14_Msk              (0x1UL << GPIO_BRR_BR14_Pos)             /*!< 0x00004000 */
+#define GPIO_BRR_BR14                  GPIO_BRR_BR14_Msk
+#define GPIO_BRR_BR15_Pos              (15U)
+#define GPIO_BRR_BR15_Msk              (0x1UL << GPIO_BRR_BR15_Pos)             /*!< 0x00008000 */
+#define GPIO_BRR_BR15                  GPIO_BRR_BR15_Msk
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Inter-integrated Circuit Interface (I2C)              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for I2C_CR1 register  *******************/
+#define I2C_CR1_PE_Pos               (0U)
+#define I2C_CR1_PE_Msk               (0x1UL << I2C_CR1_PE_Pos)                 /*!< 0x00000001 */
+#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            /*!< Peripheral enable */
+#define I2C_CR1_TXIE_Pos             (1U)
+#define I2C_CR1_TXIE_Msk             (0x1UL << I2C_CR1_TXIE_Pos)               /*!< 0x00000002 */
+#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          /*!< TX interrupt enable */
+#define I2C_CR1_RXIE_Pos             (2U)
+#define I2C_CR1_RXIE_Msk             (0x1UL << I2C_CR1_RXIE_Pos)               /*!< 0x00000004 */
+#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          /*!< RX interrupt enable */
+#define I2C_CR1_ADDRIE_Pos           (3U)
+#define I2C_CR1_ADDRIE_Msk           (0x1UL << I2C_CR1_ADDRIE_Pos)             /*!< 0x00000008 */
+#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        /*!< Address match interrupt enable */
+#define I2C_CR1_NACKIE_Pos           (4U)
+#define I2C_CR1_NACKIE_Msk           (0x1UL << I2C_CR1_NACKIE_Pos)             /*!< 0x00000010 */
+#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        /*!< NACK received interrupt enable */
+#define I2C_CR1_STOPIE_Pos           (5U)
+#define I2C_CR1_STOPIE_Msk           (0x1UL << I2C_CR1_STOPIE_Pos)             /*!< 0x00000020 */
+#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        /*!< STOP detection interrupt enable */
+#define I2C_CR1_TCIE_Pos             (6U)
+#define I2C_CR1_TCIE_Msk             (0x1UL << I2C_CR1_TCIE_Pos)               /*!< 0x00000040 */
+#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          /*!< Transfer complete interrupt enable */
+#define I2C_CR1_ERRIE_Pos            (7U)
+#define I2C_CR1_ERRIE_Msk            (0x1UL << I2C_CR1_ERRIE_Pos)              /*!< 0x00000080 */
+#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         /*!< Errors interrupt enable */
+#define I2C_CR1_DNF_Pos              (8U)
+#define I2C_CR1_DNF_Msk              (0xFUL << I2C_CR1_DNF_Pos)                /*!< 0x00000F00 */
+#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           /*!< Digital noise filter */
+#define I2C_CR1_ANFOFF_Pos           (12U)
+#define I2C_CR1_ANFOFF_Msk           (0x1UL << I2C_CR1_ANFOFF_Pos)             /*!< 0x00001000 */
+#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        /*!< Analog noise filter OFF */
+#define I2C_CR1_SWRST_Pos            (13U)
+#define I2C_CR1_SWRST_Msk            (0x1UL << I2C_CR1_SWRST_Pos)              /*!< 0x00002000 */
+#define I2C_CR1_SWRST                I2C_CR1_SWRST_Msk                         /*!< Software reset */
+#define I2C_CR1_TXDMAEN_Pos          (14U)
+#define I2C_CR1_TXDMAEN_Msk          (0x1UL << I2C_CR1_TXDMAEN_Pos)            /*!< 0x00004000 */
+#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       /*!< DMA transmission requests enable */
+#define I2C_CR1_RXDMAEN_Pos          (15U)
+#define I2C_CR1_RXDMAEN_Msk          (0x1UL << I2C_CR1_RXDMAEN_Pos)            /*!< 0x00008000 */
+#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       /*!< DMA reception requests enable */
+#define I2C_CR1_SBC_Pos              (16U)
+#define I2C_CR1_SBC_Msk              (0x1UL << I2C_CR1_SBC_Pos)                /*!< 0x00010000 */
+#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           /*!< Slave byte control */
+#define I2C_CR1_NOSTRETCH_Pos        (17U)
+#define I2C_CR1_NOSTRETCH_Msk        (0x1UL << I2C_CR1_NOSTRETCH_Pos)          /*!< 0x00020000 */
+#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     /*!< Clock stretching disable */
+#define I2C_CR1_WUPEN_Pos            (18U)
+#define I2C_CR1_WUPEN_Msk            (0x1UL << I2C_CR1_WUPEN_Pos)              /*!< 0x00040000 */
+#define I2C_CR1_WUPEN                I2C_CR1_WUPEN_Msk                         /*!< Wakeup from STOP enable */
+#define I2C_CR1_GCEN_Pos             (19U)
+#define I2C_CR1_GCEN_Msk             (0x1UL << I2C_CR1_GCEN_Pos)               /*!< 0x00080000 */
+#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          /*!< General call enable */
+#define I2C_CR1_SMBHEN_Pos           (20U)
+#define I2C_CR1_SMBHEN_Msk           (0x1UL << I2C_CR1_SMBHEN_Pos)             /*!< 0x00100000 */
+#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        /*!< SMBus host address enable */
+#define I2C_CR1_SMBDEN_Pos           (21U)
+#define I2C_CR1_SMBDEN_Msk           (0x1UL << I2C_CR1_SMBDEN_Pos)             /*!< 0x00200000 */
+#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        /*!< SMBus device default address enable */
+#define I2C_CR1_ALERTEN_Pos          (22U)
+#define I2C_CR1_ALERTEN_Msk          (0x1UL << I2C_CR1_ALERTEN_Pos)            /*!< 0x00400000 */
+#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       /*!< SMBus alert enable */
+#define I2C_CR1_PECEN_Pos            (23U)
+#define I2C_CR1_PECEN_Msk            (0x1UL << I2C_CR1_PECEN_Pos)              /*!< 0x00800000 */
+#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         /*!< PEC enable */
+
+/******************  Bit definition for I2C_CR2 register  ********************/
+#define I2C_CR2_SADD_Pos             (0U)
+#define I2C_CR2_SADD_Msk             (0x3FFUL << I2C_CR2_SADD_Pos)             /*!< 0x000003FF */
+#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          /*!< Slave address (master mode) */
+#define I2C_CR2_RD_WRN_Pos           (10U)
+#define I2C_CR2_RD_WRN_Msk           (0x1UL << I2C_CR2_RD_WRN_Pos)             /*!< 0x00000400 */
+#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        /*!< Transfer direction (master mode) */
+#define I2C_CR2_ADD10_Pos            (11U)
+#define I2C_CR2_ADD10_Msk            (0x1UL << I2C_CR2_ADD10_Pos)              /*!< 0x00000800 */
+#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         /*!< 10-bit addressing mode (master mode) */
+#define I2C_CR2_HEAD10R_Pos          (12U)
+#define I2C_CR2_HEAD10R_Msk          (0x1UL << I2C_CR2_HEAD10R_Pos)            /*!< 0x00001000 */
+#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       /*!< 10-bit address header only read direction (master mode) */
+#define I2C_CR2_START_Pos            (13U)
+#define I2C_CR2_START_Msk            (0x1UL << I2C_CR2_START_Pos)              /*!< 0x00002000 */
+#define I2C_CR2_START                I2C_CR2_START_Msk                         /*!< START generation */
+#define I2C_CR2_STOP_Pos             (14U)
+#define I2C_CR2_STOP_Msk             (0x1UL << I2C_CR2_STOP_Pos)               /*!< 0x00004000 */
+#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          /*!< STOP generation (master mode) */
+#define I2C_CR2_NACK_Pos             (15U)
+#define I2C_CR2_NACK_Msk             (0x1UL << I2C_CR2_NACK_Pos)               /*!< 0x00008000 */
+#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          /*!< NACK generation (slave mode) */
+#define I2C_CR2_NBYTES_Pos           (16U)
+#define I2C_CR2_NBYTES_Msk           (0xFFUL << I2C_CR2_NBYTES_Pos)            /*!< 0x00FF0000 */
+#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        /*!< Number of bytes */
+#define I2C_CR2_RELOAD_Pos           (24U)
+#define I2C_CR2_RELOAD_Msk           (0x1UL << I2C_CR2_RELOAD_Pos)             /*!< 0x01000000 */
+#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        /*!< NBYTES reload mode */
+#define I2C_CR2_AUTOEND_Pos          (25U)
+#define I2C_CR2_AUTOEND_Msk          (0x1UL << I2C_CR2_AUTOEND_Pos)            /*!< 0x02000000 */
+#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       /*!< Automatic end mode (master mode) */
+#define I2C_CR2_PECBYTE_Pos          (26U)
+#define I2C_CR2_PECBYTE_Msk          (0x1UL << I2C_CR2_PECBYTE_Pos)            /*!< 0x04000000 */
+#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       /*!< Packet error checking byte */
+
+/*******************  Bit definition for I2C_OAR1 register  ******************/
+#define I2C_OAR1_OA1_Pos             (0U)
+#define I2C_OAR1_OA1_Msk             (0x3FFUL << I2C_OAR1_OA1_Pos)             /*!< 0x000003FF */
+#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          /*!< Interface own address 1 */
+#define I2C_OAR1_OA1MODE_Pos         (10U)
+#define I2C_OAR1_OA1MODE_Msk         (0x1UL << I2C_OAR1_OA1MODE_Pos)           /*!< 0x00000400 */
+#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      /*!< Own address 1 10-bit mode */
+#define I2C_OAR1_OA1EN_Pos           (15U)
+#define I2C_OAR1_OA1EN_Msk           (0x1UL << I2C_OAR1_OA1EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        /*!< Own address 1 enable */
+
+/*******************  Bit definition for I2C_OAR2 register  ******************/
+#define I2C_OAR2_OA2_Pos             (1U)
+#define I2C_OAR2_OA2_Msk             (0x7FUL << I2C_OAR2_OA2_Pos)              /*!< 0x000000FE */
+#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          /*!< Interface own address 2 */
+#define I2C_OAR2_OA2MSK_Pos          (8U)
+#define I2C_OAR2_OA2MSK_Msk          (0x7UL << I2C_OAR2_OA2MSK_Pos)            /*!< 0x00000700 */
+#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       /*!< Own address 2 masks */
+#define I2C_OAR2_OA2NOMASK           (0U)                                      /*!< No mask                                        */
+#define I2C_OAR2_OA2MASK01_Pos       (8U)
+#define I2C_OAR2_OA2MASK01_Msk       (0x1UL << I2C_OAR2_OA2MASK01_Pos)         /*!< 0x00000100 */
+#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    /*!< OA2[1] is masked, Only OA2[7:2] are compared   */
+#define I2C_OAR2_OA2MASK02_Pos       (9U)
+#define I2C_OAR2_OA2MASK02_Msk       (0x1UL << I2C_OAR2_OA2MASK02_Pos)         /*!< 0x00000200 */
+#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */
+#define I2C_OAR2_OA2MASK03_Pos       (8U)
+#define I2C_OAR2_OA2MASK03_Msk       (0x3UL << I2C_OAR2_OA2MASK03_Pos)         /*!< 0x00000300 */
+#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */
+#define I2C_OAR2_OA2MASK04_Pos       (10U)
+#define I2C_OAR2_OA2MASK04_Msk       (0x1UL << I2C_OAR2_OA2MASK04_Pos)         /*!< 0x00000400 */
+#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */
+#define I2C_OAR2_OA2MASK05_Pos       (8U)
+#define I2C_OAR2_OA2MASK05_Msk       (0x5UL << I2C_OAR2_OA2MASK05_Pos)         /*!< 0x00000500 */
+#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */
+#define I2C_OAR2_OA2MASK06_Pos       (9U)
+#define I2C_OAR2_OA2MASK06_Msk       (0x3UL << I2C_OAR2_OA2MASK06_Pos)         /*!< 0x00000600 */
+#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    /*!< OA2[6:1] is masked, Only OA2[7] are compared   */
+#define I2C_OAR2_OA2MASK07_Pos       (8U)
+#define I2C_OAR2_OA2MASK07_Msk       (0x7UL << I2C_OAR2_OA2MASK07_Pos)         /*!< 0x00000700 */
+#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    /*!< OA2[7:1] is masked, No comparison is done      */
+#define I2C_OAR2_OA2EN_Pos           (15U)
+#define I2C_OAR2_OA2EN_Msk           (0x1UL << I2C_OAR2_OA2EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        /*!< Own address 2 enable */
+
+/*******************  Bit definition for I2C_TIMINGR register *******************/
+#define I2C_TIMINGR_SCLL_Pos         (0U)
+#define I2C_TIMINGR_SCLL_Msk         (0xFFUL << I2C_TIMINGR_SCLL_Pos)          /*!< 0x000000FF */
+#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      /*!< SCL low period (master mode) */
+#define I2C_TIMINGR_SCLH_Pos         (8U)
+#define I2C_TIMINGR_SCLH_Msk         (0xFFUL << I2C_TIMINGR_SCLH_Pos)          /*!< 0x0000FF00 */
+#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      /*!< SCL high period (master mode) */
+#define I2C_TIMINGR_SDADEL_Pos       (16U)
+#define I2C_TIMINGR_SDADEL_Msk       (0xFUL << I2C_TIMINGR_SDADEL_Pos)         /*!< 0x000F0000 */
+#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    /*!< Data hold time */
+#define I2C_TIMINGR_SCLDEL_Pos       (20U)
+#define I2C_TIMINGR_SCLDEL_Msk       (0xFUL << I2C_TIMINGR_SCLDEL_Pos)         /*!< 0x00F00000 */
+#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    /*!< Data setup time */
+#define I2C_TIMINGR_PRESC_Pos        (28U)
+#define I2C_TIMINGR_PRESC_Msk        (0xFUL << I2C_TIMINGR_PRESC_Pos)          /*!< 0xF0000000 */
+#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     /*!< Timings prescaler */
+
+/******************* Bit definition for I2C_TIMEOUTR register *******************/
+#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)
+#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)    /*!< 0x00000FFF */
+#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 /*!< Bus timeout A */
+#define I2C_TIMEOUTR_TIDLE_Pos       (12U)
+#define I2C_TIMEOUTR_TIDLE_Msk       (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)         /*!< 0x00001000 */
+#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    /*!< Idle clock timeout detection */
+#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)
+#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)      /*!< 0x00008000 */
+#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 /*!< Clock timeout enable */
+#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)
+#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)    /*!< 0x0FFF0000 */
+#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 /*!< Bus timeout B*/
+#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)
+#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)        /*!< 0x80000000 */
+#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   /*!< Extended clock timeout enable */
+
+/******************  Bit definition for I2C_ISR register  *********************/
+#define I2C_ISR_TXE_Pos              (0U)
+#define I2C_ISR_TXE_Msk              (0x1UL << I2C_ISR_TXE_Pos)                /*!< 0x00000001 */
+#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           /*!< Transmit data register empty */
+#define I2C_ISR_TXIS_Pos             (1U)
+#define I2C_ISR_TXIS_Msk             (0x1UL << I2C_ISR_TXIS_Pos)               /*!< 0x00000002 */
+#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          /*!< Transmit interrupt status */
+#define I2C_ISR_RXNE_Pos             (2U)
+#define I2C_ISR_RXNE_Msk             (0x1UL << I2C_ISR_RXNE_Pos)               /*!< 0x00000004 */
+#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          /*!< Receive data register not empty */
+#define I2C_ISR_ADDR_Pos             (3U)
+#define I2C_ISR_ADDR_Msk             (0x1UL << I2C_ISR_ADDR_Pos)               /*!< 0x00000008 */
+#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          /*!< Address matched (slave mode)*/
+#define I2C_ISR_NACKF_Pos            (4U)
+#define I2C_ISR_NACKF_Msk            (0x1UL << I2C_ISR_NACKF_Pos)              /*!< 0x00000010 */
+#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         /*!< NACK received flag */
+#define I2C_ISR_STOPF_Pos            (5U)
+#define I2C_ISR_STOPF_Msk            (0x1UL << I2C_ISR_STOPF_Pos)              /*!< 0x00000020 */
+#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         /*!< STOP detection flag */
+#define I2C_ISR_TC_Pos               (6U)
+#define I2C_ISR_TC_Msk               (0x1UL << I2C_ISR_TC_Pos)                 /*!< 0x00000040 */
+#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            /*!< Transfer complete (master mode) */
+#define I2C_ISR_TCR_Pos              (7U)
+#define I2C_ISR_TCR_Msk              (0x1UL << I2C_ISR_TCR_Pos)                /*!< 0x00000080 */
+#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           /*!< Transfer complete reload */
+#define I2C_ISR_BERR_Pos             (8U)
+#define I2C_ISR_BERR_Msk             (0x1UL << I2C_ISR_BERR_Pos)               /*!< 0x00000100 */
+#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          /*!< Bus error */
+#define I2C_ISR_ARLO_Pos             (9U)
+#define I2C_ISR_ARLO_Msk             (0x1UL << I2C_ISR_ARLO_Pos)               /*!< 0x00000200 */
+#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          /*!< Arbitration lost */
+#define I2C_ISR_OVR_Pos              (10U)
+#define I2C_ISR_OVR_Msk              (0x1UL << I2C_ISR_OVR_Pos)                /*!< 0x00000400 */
+#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           /*!< Overrun/Underrun */
+#define I2C_ISR_PECERR_Pos           (11U)
+#define I2C_ISR_PECERR_Msk           (0x1UL << I2C_ISR_PECERR_Pos)             /*!< 0x00000800 */
+#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        /*!< PEC error in reception */
+#define I2C_ISR_TIMEOUT_Pos          (12U)
+#define I2C_ISR_TIMEOUT_Msk          (0x1UL << I2C_ISR_TIMEOUT_Pos)            /*!< 0x00001000 */
+#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       /*!< Timeout or Tlow detection flag */
+#define I2C_ISR_ALERT_Pos            (13U)
+#define I2C_ISR_ALERT_Msk            (0x1UL << I2C_ISR_ALERT_Pos)              /*!< 0x00002000 */
+#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         /*!< SMBus alert */
+#define I2C_ISR_BUSY_Pos             (15U)
+#define I2C_ISR_BUSY_Msk             (0x1UL << I2C_ISR_BUSY_Pos)               /*!< 0x00008000 */
+#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          /*!< Bus busy */
+#define I2C_ISR_DIR_Pos              (16U)
+#define I2C_ISR_DIR_Msk              (0x1UL << I2C_ISR_DIR_Pos)                /*!< 0x00010000 */
+#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           /*!< Transfer direction (slave mode) */
+#define I2C_ISR_ADDCODE_Pos          (17U)
+#define I2C_ISR_ADDCODE_Msk          (0x7FUL << I2C_ISR_ADDCODE_Pos)           /*!< 0x00FE0000 */
+#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       /*!< Address match code (slave mode) */
+
+/******************  Bit definition for I2C_ICR register  *********************/
+#define I2C_ICR_ADDRCF_Pos           (3U)
+#define I2C_ICR_ADDRCF_Msk           (0x1UL << I2C_ICR_ADDRCF_Pos)             /*!< 0x00000008 */
+#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        /*!< Address matched clear flag */
+#define I2C_ICR_NACKCF_Pos           (4U)
+#define I2C_ICR_NACKCF_Msk           (0x1UL << I2C_ICR_NACKCF_Pos)             /*!< 0x00000010 */
+#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        /*!< NACK clear flag */
+#define I2C_ICR_STOPCF_Pos           (5U)
+#define I2C_ICR_STOPCF_Msk           (0x1UL << I2C_ICR_STOPCF_Pos)             /*!< 0x00000020 */
+#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        /*!< STOP detection clear flag */
+#define I2C_ICR_BERRCF_Pos           (8U)
+#define I2C_ICR_BERRCF_Msk           (0x1UL << I2C_ICR_BERRCF_Pos)             /*!< 0x00000100 */
+#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        /*!< Bus error clear flag */
+#define I2C_ICR_ARLOCF_Pos           (9U)
+#define I2C_ICR_ARLOCF_Msk           (0x1UL << I2C_ICR_ARLOCF_Pos)             /*!< 0x00000200 */
+#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        /*!< Arbitration lost clear flag */
+#define I2C_ICR_OVRCF_Pos            (10U)
+#define I2C_ICR_OVRCF_Msk            (0x1UL << I2C_ICR_OVRCF_Pos)              /*!< 0x00000400 */
+#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         /*!< Overrun/Underrun clear flag */
+#define I2C_ICR_PECCF_Pos            (11U)
+#define I2C_ICR_PECCF_Msk            (0x1UL << I2C_ICR_PECCF_Pos)              /*!< 0x00000800 */
+#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         /*!< PAC error clear flag */
+#define I2C_ICR_TIMOUTCF_Pos         (12U)
+#define I2C_ICR_TIMOUTCF_Msk         (0x1UL << I2C_ICR_TIMOUTCF_Pos)           /*!< 0x00001000 */
+#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      /*!< Timeout clear flag */
+#define I2C_ICR_ALERTCF_Pos          (13U)
+#define I2C_ICR_ALERTCF_Msk          (0x1UL << I2C_ICR_ALERTCF_Pos)            /*!< 0x00002000 */
+#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       /*!< Alert clear flag */
+
+/******************  Bit definition for I2C_PECR register  *********************/
+#define I2C_PECR_PEC_Pos             (0U)
+#define I2C_PECR_PEC_Msk             (0xFFUL << I2C_PECR_PEC_Pos)              /*!< 0x000000FF */
+#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          /*!< PEC register */
+
+/******************  Bit definition for I2C_RXDR register  *********************/
+#define I2C_RXDR_RXDATA_Pos          (0U)
+#define I2C_RXDR_RXDATA_Msk          (0xFFUL << I2C_RXDR_RXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       /*!< 8-bit receive data */
+
+/******************  Bit definition for I2C_TXDR register  *********************/
+#define I2C_TXDR_TXDATA_Pos          (0U)
+#define I2C_TXDR_TXDATA_Msk          (0xFFUL << I2C_TXDR_TXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       /*!< 8-bit transmit data */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Independent WATCHDOG (IWDG)                         */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_KR_KEY_Pos      (0U)
+#define IWDG_KR_KEY_Msk      (0xFFFFUL << IWDG_KR_KEY_Pos)                     /*!< 0x0000FFFF */
+#define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   /*!<Key value (write only, read 0000h)  */
+
+/*******************  Bit definition for IWDG_PR register  ********************/
+#define IWDG_PR_PR_Pos       (0U)
+#define IWDG_PR_PR_Msk       (0x7UL << IWDG_PR_PR_Pos)                         /*!< 0x00000007 */
+#define IWDG_PR_PR           IWDG_PR_PR_Msk                                    /*!<PR[2:0] (Prescaler divider)         */
+#define IWDG_PR_PR_0         (0x1UL << IWDG_PR_PR_Pos)                         /*!< 0x00000001 */
+#define IWDG_PR_PR_1         (0x2UL << IWDG_PR_PR_Pos)                         /*!< 0x00000002 */
+#define IWDG_PR_PR_2         (0x4UL << IWDG_PR_PR_Pos)                         /*!< 0x00000004 */
+
+/*******************  Bit definition for IWDG_RLR register  *******************/
+#define IWDG_RLR_RL_Pos      (0U)
+#define IWDG_RLR_RL_Msk      (0xFFFUL << IWDG_RLR_RL_Pos)                      /*!< 0x00000FFF */
+#define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   /*!<Watchdog counter reload value        */
+
+/*******************  Bit definition for IWDG_SR register  ********************/
+#define IWDG_SR_PVU_Pos      (0U)
+#define IWDG_SR_PVU_Msk      (0x1UL << IWDG_SR_PVU_Pos)                        /*!< 0x00000001 */
+#define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   /*!< Watchdog prescaler value update */
+#define IWDG_SR_RVU_Pos      (1U)
+#define IWDG_SR_RVU_Msk      (0x1UL << IWDG_SR_RVU_Pos)                        /*!< 0x00000002 */
+#define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   /*!< Watchdog counter reload value update */
+#define IWDG_SR_WVU_Pos      (2U)
+#define IWDG_SR_WVU_Msk      (0x1UL << IWDG_SR_WVU_Pos)                        /*!< 0x00000004 */
+#define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   /*!< Watchdog counter window value update */
+
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_WINR_WIN_Pos    (0U)
+#define IWDG_WINR_WIN_Msk    (0xFFFUL << IWDG_WINR_WIN_Pos)                    /*!< 0x00000FFF */
+#define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 /*!< Watchdog counter window value */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Power Control                                       */
+/*                                                                            */
+/******************************************************************************/
+#define PWR_PVD_SUPPORT                       /*!< PWR feature available only on specific devices: Power Voltage Detection feature */
+#define PWR_BOR_SUPPORT                       /*!< PWR feature available only on specific devices: Brown-Out Reset feature         */
+#define PWR_SHDW_SUPPORT                      /*!< PWR feature available only on specific devices: Shutdown mode */
+
+/********************  Bit definition for PWR_CR1 register  ********************/
+#define PWR_CR1_LPMS_Pos          (0U)
+#define PWR_CR1_LPMS_Msk          (0x7UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000007 */
+#define PWR_CR1_LPMS              PWR_CR1_LPMS_Msk                             /*!< Low Power Mode Selection */
+#define PWR_CR1_LPMS_0            (0x1UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000001 */
+#define PWR_CR1_LPMS_1            (0x2UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000002 */
+#define PWR_CR1_LPMS_2            (0x4UL << PWR_CR1_LPMS_Pos)                   /*!< 0x00000004 */
+#define PWR_CR1_FPD_STOP_Pos      (3U)
+#define PWR_CR1_FPD_STOP_Msk      (0x1UL << PWR_CR1_FPD_STOP_Pos)              /*!< 0x00000008 */
+#define PWR_CR1_FPD_STOP          PWR_CR1_FPD_STOP_Msk                         /*!< Flash power down mode during stop */
+#define PWR_CR1_FPD_LPRUN_Pos     (4U)
+#define PWR_CR1_FPD_LPRUN_Msk     (0x1UL << PWR_CR1_FPD_LPRUN_Pos)             /*!< 0x00000010 */
+#define PWR_CR1_FPD_LPRUN         PWR_CR1_FPD_LPRUN_Msk                        /*!< Flash power down mode during run */
+#define PWR_CR1_FPD_LPSLP_Pos     (5U)
+#define PWR_CR1_FPD_LPSLP_Msk     (0x1UL << PWR_CR1_FPD_LPSLP_Pos)             /*!< 0x00000020 */
+#define PWR_CR1_FPD_LPSLP         PWR_CR1_FPD_LPSLP_Msk                        /*!< Flash power down mode during sleep */
+#define PWR_CR1_DBP_Pos           (8U)
+#define PWR_CR1_DBP_Msk           (0x1UL << PWR_CR1_DBP_Pos)                   /*!< 0x00000100 */
+#define PWR_CR1_DBP               PWR_CR1_DBP_Msk                              /*!< Disable Backup Domain write protection */
+#define PWR_CR1_VOS_Pos           (9U)
+#define PWR_CR1_VOS_Msk           (0x3UL << PWR_CR1_VOS_Pos)                   /*!< 0x00000600 */
+#define PWR_CR1_VOS               PWR_CR1_VOS_Msk                              /*!< Voltage scaling */
+#define PWR_CR1_VOS_0             (0x1UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 0 */
+#define PWR_CR1_VOS_1             (0x2UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 1 */
+#define PWR_CR1_LPR_Pos           (14U)
+#define PWR_CR1_LPR_Msk           (0x1UL << PWR_CR1_LPR_Pos)                   /*!< 0x00004000 */
+#define PWR_CR1_LPR               PWR_CR1_LPR_Msk                              /*!< Regulator Low-Power Run mode */
+
+/********************  Bit definition for PWR_CR2 register  ********************/
+#define PWR_CR2_PVDE_Pos          (0U)
+#define PWR_CR2_PVDE_Msk          (0x1UL << PWR_CR2_PVDE_Pos)                  /*!< 0x00000001 */
+#define PWR_CR2_PVDE              PWR_CR2_PVDE_Msk                             /*!< Programmable Voltage Detector Enable */
+#define PWR_CR2_PVDFT_Pos         (1U)
+#define PWR_CR2_PVDFT_Msk         (0x7UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x0000000E */
+#define PWR_CR2_PVDFT             PWR_CR2_PVDFT_Msk                            /*!< PVD Falling Threshold Selection bit field */
+#define PWR_CR2_PVDFT_0           (0x1UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000002 */
+#define PWR_CR2_PVDFT_1           (0x2UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000004 */
+#define PWR_CR2_PVDFT_2           (0x4UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000008 */
+#define PWR_CR2_PVDRT_Pos         (4U)
+#define PWR_CR2_PVDRT_Msk         (0x7UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000070 */
+#define PWR_CR2_PVDRT             PWR_CR2_PVDRT_Msk                            /*!< PVD Rising Threshold Selection bit field */
+#define PWR_CR2_PVDRT_0           (0x1UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000010 */
+#define PWR_CR2_PVDRT_1           (0x2UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000020 */
+#define PWR_CR2_PVDRT_2           (0x4UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000040 */
+
+/********************  Bit definition for PWR_CR3 register  ********************/
+#define PWR_CR3_EWUP_Pos          (0U)
+#define PWR_CR3_EWUP_Msk          (0x2BUL << PWR_CR3_EWUP_Pos)                 /*!< 0x0000002B */
+#define PWR_CR3_EWUP              PWR_CR3_EWUP_Msk                             /*!< Enable all Wake-Up Pins  */
+#define PWR_CR3_EWUP1_Pos         (0U)
+#define PWR_CR3_EWUP1_Msk         (0x1UL << PWR_CR3_EWUP1_Pos)                 /*!< 0x00000001 */
+#define PWR_CR3_EWUP1             PWR_CR3_EWUP1_Msk                            /*!< Enable WKUP pin 1 */
+#define PWR_CR3_EWUP2_Pos         (1U)
+#define PWR_CR3_EWUP2_Msk         (0x1UL << PWR_CR3_EWUP2_Pos)                 /*!< 0x00000002 */
+#define PWR_CR3_EWUP2             PWR_CR3_EWUP2_Msk                            /*!< Enable WKUP pin 2 */
+#define PWR_CR3_EWUP4_Pos         (3U)
+#define PWR_CR3_EWUP4_Msk         (0x1UL << PWR_CR3_EWUP4_Pos)                 /*!< 0x00000008 */
+#define PWR_CR3_EWUP4             PWR_CR3_EWUP4_Msk                            /*!< Enable WKUP pin 4 */
+#define PWR_CR3_EWUP6_Pos         (5U)
+#define PWR_CR3_EWUP6_Msk         (0x1UL << PWR_CR3_EWUP6_Pos)                 /*!< 0x00000020 */
+#define PWR_CR3_EWUP6             PWR_CR3_EWUP6_Msk                            /*!< Enable WKUP pin 6 */
+#define PWR_CR3_RRS_Pos           (8U)
+#define PWR_CR3_RRS_Msk           (0x1UL << PWR_CR3_RRS_Pos)                   /*!< 0x00000100 */
+#define PWR_CR3_RRS               PWR_CR3_RRS_Msk                              /*!< RAM retention in Standby mode */
+#define PWR_CR3_ENB_ULP_Pos       (9U)
+#define PWR_CR3_ENB_ULP_Msk       (0x1UL << PWR_CR3_ENB_ULP_Pos)               /*!< 0x00000200 */
+#define PWR_CR3_ENB_ULP           PWR_CR3_ENB_ULP_Msk                          /*!< Enable sampling resistor bridge in the LPMU_RESET block */
+#define PWR_CR3_APC_Pos           (10U)
+#define PWR_CR3_APC_Msk           (0x1UL << PWR_CR3_APC_Pos)                   /*!< 0x00000400 */
+#define PWR_CR3_APC               PWR_CR3_APC_Msk                              /*!< Apply pull-up and pull-down configuration */
+#define PWR_CR3_EIWUL_Pos         (15U)
+#define PWR_CR3_EIWUL_Msk         (0x1UL << PWR_CR3_EIWUL_Pos)                 /*!< 0x00008000 */
+#define PWR_CR3_EIWUL             PWR_CR3_EIWUL_Msk                            /*!< Enable Internal Wake-up line */
+
+/********************  Bit definition for PWR_CR4 register  ********************/
+#define PWR_CR4_WP_Pos            (0U)
+#define PWR_CR4_WP_Msk            (0x2BUL << PWR_CR4_WP_Pos)                   /*!< 0x0000002B */
+#define PWR_CR4_WP                PWR_CR4_WP_Msk                               /*!< all Wake-Up Pin polarity */
+#define PWR_CR4_WP1_Pos           (0U)
+#define PWR_CR4_WP1_Msk           (0x1UL << PWR_CR4_WP1_Pos)                   /*!< 0x00000001 */
+#define PWR_CR4_WP1               PWR_CR4_WP1_Msk                              /*!< Wake-Up Pin 1 polarity */
+#define PWR_CR4_WP2_Pos           (1U)
+#define PWR_CR4_WP2_Msk           (0x1UL << PWR_CR4_WP2_Pos)                   /*!< 0x00000002 */
+#define PWR_CR4_WP2               PWR_CR4_WP2_Msk                              /*!< Wake-Up Pin 2 polarity */
+#define PWR_CR4_WP4_Pos           (3U)
+#define PWR_CR4_WP4_Msk           (0x1UL << PWR_CR4_WP4_Pos)                   /*!< 0x00000008 */
+#define PWR_CR4_WP4               PWR_CR4_WP4_Msk                              /*!< Wake-Up Pin 4 polarity */
+#define PWR_CR4_WP6_Pos           (5U)
+#define PWR_CR4_WP6_Msk           (0x1UL << PWR_CR4_WP6_Pos)                   /*!< 0x00000020 */
+#define PWR_CR4_WP6               PWR_CR4_WP6_Msk                              /*!< Wake-Up Pin 6 polarity */
+#define PWR_CR4_VBE_Pos           (8U)
+#define PWR_CR4_VBE_Msk           (0x1UL << PWR_CR4_VBE_Pos)                   /*!< 0x00000100 */
+#define PWR_CR4_VBE               PWR_CR4_VBE_Msk                              /*!< VBAT Battery charging Enable  */
+#define PWR_CR4_VBRS_Pos          (9U)
+#define PWR_CR4_VBRS_Msk          (0x1UL << PWR_CR4_VBRS_Pos)                  /*!< 0x00000200 */
+#define PWR_CR4_VBRS              PWR_CR4_VBRS_Msk                             /*!< VBAT Battery charging Resistor Selection */
+
+/********************  Bit definition for PWR_SR1 register  ********************/
+#define PWR_SR1_WUF_Pos           (0U)
+#define PWR_SR1_WUF_Msk           (0x2BUL << PWR_SR1_WUF_Pos)                  /*!< 0x0000002B */
+#define PWR_SR1_WUF               PWR_SR1_WUF_Msk                              /*!< Wakeup Flags  */
+#define PWR_SR1_WUF1_Pos          (0U)
+#define PWR_SR1_WUF1_Msk          (0x1UL << PWR_SR1_WUF1_Pos)                  /*!< 0x00000001 */
+#define PWR_SR1_WUF1              PWR_SR1_WUF1_Msk                             /*!< Wakeup Flag 1 */
+#define PWR_SR1_WUF2_Pos          (1U)
+#define PWR_SR1_WUF2_Msk          (0x1UL << PWR_SR1_WUF2_Pos)                  /*!< 0x00000002 */
+#define PWR_SR1_WUF2              PWR_SR1_WUF2_Msk                             /*!< Wakeup Flag 2 */
+#define PWR_SR1_WUF4_Pos          (3U)
+#define PWR_SR1_WUF4_Msk          (0x1UL << PWR_SR1_WUF4_Pos)                  /*!< 0x00000008 */
+#define PWR_SR1_WUF4              PWR_SR1_WUF4_Msk                             /*!< Wakeup Flag 4 */
+#define PWR_SR1_WUF6_Pos          (5U)
+#define PWR_SR1_WUF6_Msk          (0x1UL << PWR_SR1_WUF6_Pos)                  /*!< 0x00000020 */
+#define PWR_SR1_WUF6              PWR_SR1_WUF6_Msk                             /*!< Wakeup Flag 6 */
+#define PWR_SR1_SBF_Pos           (8U)
+#define PWR_SR1_SBF_Msk           (0x1UL << PWR_SR1_SBF_Pos)                   /*!< 0x00000100 */
+#define PWR_SR1_SBF               PWR_SR1_SBF_Msk                              /*!< Standby Flag  */
+#define PWR_SR1_WUFI_Pos          (15U)
+#define PWR_SR1_WUFI_Msk          (0x1UL << PWR_SR1_WUFI_Pos)                  /*!< 0x00008000 */
+#define PWR_SR1_WUFI              PWR_SR1_WUFI_Msk                             /*!< Wakeup Flag Internal */
+
+/********************  Bit definition for PWR_SR2 register  ********************/
+#define PWR_SR2_FLASH_RDY_Pos     (7U)
+#define PWR_SR2_FLASH_RDY_Msk     (0x1UL << PWR_SR2_FLASH_RDY_Pos)             /*!< 0x00000080 */
+#define PWR_SR2_FLASH_RDY         PWR_SR2_FLASH_RDY_Msk                        /*!< Flash Ready */
+#define PWR_SR2_REGLPS_Pos        (8U)
+#define PWR_SR2_REGLPS_Msk        (0x1UL << PWR_SR2_REGLPS_Pos)                /*!< 0x00000100 */
+#define PWR_SR2_REGLPS            PWR_SR2_REGLPS_Msk                           /*!< Regulator Low Power started */
+#define PWR_SR2_REGLPF_Pos        (9U)
+#define PWR_SR2_REGLPF_Msk        (0x1UL << PWR_SR2_REGLPF_Pos)                /*!< 0x00000200 */
+#define PWR_SR2_REGLPF            PWR_SR2_REGLPF_Msk                           /*!< Regulator Low Power flag    */
+#define PWR_SR2_VOSF_Pos          (10U)
+#define PWR_SR2_VOSF_Msk          (0x1UL << PWR_SR2_VOSF_Pos)                  /*!< 0x00000400 */
+#define PWR_SR2_VOSF              PWR_SR2_VOSF_Msk                             /*!< Voltage Scaling Flag */
+#define PWR_SR2_PVDO_Pos          (11U)
+#define PWR_SR2_PVDO_Msk          (0x1UL << PWR_SR2_PVDO_Pos)                  /*!< 0x00000800 */
+#define PWR_SR2_PVDO              PWR_SR2_PVDO_Msk                             /*!< Power voltage detector output */
+
+/********************  Bit definition for PWR_SCR register  ********************/
+#define PWR_SCR_CWUF_Pos          (0U)
+#define PWR_SCR_CWUF_Msk          (0x2BUL << PWR_SCR_CWUF_Pos)                 /*!< 0x0000002B */
+#define PWR_SCR_CWUF              PWR_SCR_CWUF_Msk                             /*!< Clear Wake-up Flags  */
+#define PWR_SCR_CWUF1_Pos         (0U)
+#define PWR_SCR_CWUF1_Msk         (0x1UL << PWR_SCR_CWUF1_Pos)                 /*!< 0x00000001 */
+#define PWR_SCR_CWUF1             PWR_SCR_CWUF1_Msk                            /*!< Clear Wake-up Flag 1 */
+#define PWR_SCR_CWUF2_Pos         (1U)
+#define PWR_SCR_CWUF2_Msk         (0x1UL << PWR_SCR_CWUF2_Pos)                 /*!< 0x00000002 */
+#define PWR_SCR_CWUF2             PWR_SCR_CWUF2_Msk                            /*!< Clear Wake-up Flag 2 */
+#define PWR_SCR_CWUF4_Pos         (3U)
+#define PWR_SCR_CWUF4_Msk         (0x1UL << PWR_SCR_CWUF4_Pos)                 /*!< 0x00000008 */
+#define PWR_SCR_CWUF4             PWR_SCR_CWUF4_Msk                            /*!< Clear Wake-up Flag 4 */
+#define PWR_SCR_CWUF6_Pos         (5U)
+#define PWR_SCR_CWUF6_Msk         (0x1UL << PWR_SCR_CWUF6_Pos)                 /*!< 0x00000020 */
+#define PWR_SCR_CWUF6             PWR_SCR_CWUF6_Msk                            /*!< Clear Wake-up Flag 6 */
+#define PWR_SCR_CSBF_Pos          (8U)
+#define PWR_SCR_CSBF_Msk          (0x1UL << PWR_SCR_CSBF_Pos)                  /*!< 0x00000100 */
+#define PWR_SCR_CSBF              PWR_SCR_CSBF_Msk                             /*!< Clear Standby Flag  */
+
+/********************  Bit definition for PWR_PUCRA register  *****************/
+#define PWR_PUCRA_PU0_Pos         (0U)
+#define PWR_PUCRA_PU0_Msk         (0x1UL << PWR_PUCRA_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRA_PU0             PWR_PUCRA_PU0_Msk                            /*!< Pin PA0 Pull-Up set */
+#define PWR_PUCRA_PU1_Pos         (1U)
+#define PWR_PUCRA_PU1_Msk         (0x1UL << PWR_PUCRA_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRA_PU1             PWR_PUCRA_PU1_Msk                            /*!< Pin PA1 Pull-Up set */
+#define PWR_PUCRA_PU2_Pos         (2U)
+#define PWR_PUCRA_PU2_Msk         (0x1UL << PWR_PUCRA_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRA_PU2             PWR_PUCRA_PU2_Msk                            /*!< Pin PA2 Pull-Up set */
+#define PWR_PUCRA_PU3_Pos         (3U)
+#define PWR_PUCRA_PU3_Msk         (0x1UL << PWR_PUCRA_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRA_PU3             PWR_PUCRA_PU3_Msk                            /*!< Pin PA3 Pull-Up set */
+#define PWR_PUCRA_PU4_Pos         (4U)
+#define PWR_PUCRA_PU4_Msk         (0x1UL << PWR_PUCRA_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRA_PU4             PWR_PUCRA_PU4_Msk                            /*!< Pin PA4 Pull-Up set */
+#define PWR_PUCRA_PU5_Pos         (5U)
+#define PWR_PUCRA_PU5_Msk         (0x1UL << PWR_PUCRA_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRA_PU5             PWR_PUCRA_PU5_Msk                            /*!< Pin PA5 Pull-Up set */
+#define PWR_PUCRA_PU6_Pos         (6U)
+#define PWR_PUCRA_PU6_Msk         (0x1UL << PWR_PUCRA_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRA_PU6             PWR_PUCRA_PU6_Msk                            /*!< Pin PA6 Pull-Up set */
+#define PWR_PUCRA_PU7_Pos         (7U)
+#define PWR_PUCRA_PU7_Msk         (0x1UL << PWR_PUCRA_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRA_PU7             PWR_PUCRA_PU7_Msk                            /*!< Pin PA7 Pull-Up set */
+#define PWR_PUCRA_PU8_Pos         (8U)
+#define PWR_PUCRA_PU8_Msk         (0x1UL << PWR_PUCRA_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRA_PU8             PWR_PUCRA_PU8_Msk                            /*!< Pin PA8 Pull-Up set */
+#define PWR_PUCRA_PU9_Pos         (9U)
+#define PWR_PUCRA_PU9_Msk         (0x1UL << PWR_PUCRA_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRA_PU9             PWR_PUCRA_PU9_Msk                            /*!< Pin PA9 Pull-Up set */
+#define PWR_PUCRA_PU10_Pos        (10U)
+#define PWR_PUCRA_PU10_Msk        (0x1UL << PWR_PUCRA_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRA_PU10            PWR_PUCRA_PU10_Msk                           /*!< Pin PA10 Pull-Up set */
+#define PWR_PUCRA_PU11_Pos        (11U)
+#define PWR_PUCRA_PU11_Msk        (0x1UL << PWR_PUCRA_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRA_PU11            PWR_PUCRA_PU11_Msk                           /*!< Pin PA11 Pull-Up set */
+#define PWR_PUCRA_PU12_Pos        (12U)
+#define PWR_PUCRA_PU12_Msk        (0x1UL << PWR_PUCRA_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRA_PU12            PWR_PUCRA_PU12_Msk                           /*!< Pin PA12 Pull-Up set */
+#define PWR_PUCRA_PU13_Pos        (13U)
+#define PWR_PUCRA_PU13_Msk        (0x1UL << PWR_PUCRA_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRA_PU13            PWR_PUCRA_PU13_Msk                           /*!< Pin PA13 Pull-Up set */
+#define PWR_PUCRA_PU14_Pos        (14U)
+#define PWR_PUCRA_PU14_Msk        (0x1UL << PWR_PUCRA_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRA_PU14            PWR_PUCRA_PU14_Msk                           /*!< Pin PA14 Pull-Up set */
+#define PWR_PUCRA_PU15_Pos        (15U)
+#define PWR_PUCRA_PU15_Msk        (0x1UL << PWR_PUCRA_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRA_PU15            PWR_PUCRA_PU15_Msk                           /*!< Pin PA15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRA register  *****************/
+#define PWR_PDCRA_PD0_Pos         (0U)
+#define PWR_PDCRA_PD0_Msk         (0x1UL << PWR_PDCRA_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRA_PD0             PWR_PDCRA_PD0_Msk                            /*!< Pin PA0 Pull-Down set */
+#define PWR_PDCRA_PD1_Pos         (1U)
+#define PWR_PDCRA_PD1_Msk         (0x1UL << PWR_PDCRA_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRA_PD1             PWR_PDCRA_PD1_Msk                            /*!< Pin PA1 Pull-Down set */
+#define PWR_PDCRA_PD2_Pos         (2U)
+#define PWR_PDCRA_PD2_Msk         (0x1UL << PWR_PDCRA_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRA_PD2             PWR_PDCRA_PD2_Msk                            /*!< Pin PA2 Pull-Down set */
+#define PWR_PDCRA_PD3_Pos         (3U)
+#define PWR_PDCRA_PD3_Msk         (0x1UL << PWR_PDCRA_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRA_PD3             PWR_PDCRA_PD3_Msk                            /*!< Pin PA3 Pull-Down set */
+#define PWR_PDCRA_PD4_Pos         (4U)
+#define PWR_PDCRA_PD4_Msk         (0x1UL << PWR_PDCRA_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRA_PD4             PWR_PDCRA_PD4_Msk                            /*!< Pin PA4 Pull-Down set */
+#define PWR_PDCRA_PD5_Pos         (5U)
+#define PWR_PDCRA_PD5_Msk         (0x1UL << PWR_PDCRA_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRA_PD5             PWR_PDCRA_PD5_Msk                            /*!< Pin PA5 Pull-Down set */
+#define PWR_PDCRA_PD6_Pos         (6U)
+#define PWR_PDCRA_PD6_Msk         (0x1UL << PWR_PDCRA_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRA_PD6             PWR_PDCRA_PD6_Msk                            /*!< Pin PA6 Pull-Down set */
+#define PWR_PDCRA_PD7_Pos         (7U)
+#define PWR_PDCRA_PD7_Msk         (0x1UL << PWR_PDCRA_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRA_PD7             PWR_PDCRA_PD7_Msk                            /*!< Pin PA7 Pull-Down set */
+#define PWR_PDCRA_PD8_Pos         (8U)
+#define PWR_PDCRA_PD8_Msk         (0x1UL << PWR_PDCRA_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRA_PD8             PWR_PDCRA_PD8_Msk                            /*!< Pin PA8 Pull-Down set */
+#define PWR_PDCRA_PD9_Pos         (9U)
+#define PWR_PDCRA_PD9_Msk         (0x1UL << PWR_PDCRA_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRA_PD9             PWR_PDCRA_PD9_Msk                            /*!< Pin PA9 Pull-Down set */
+#define PWR_PDCRA_PD10_Pos        (10U)
+#define PWR_PDCRA_PD10_Msk        (0x1UL << PWR_PDCRA_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRA_PD10            PWR_PDCRA_PD10_Msk                           /*!< Pin PA10 Pull-Down set */
+#define PWR_PDCRA_PD11_Pos        (11U)
+#define PWR_PDCRA_PD11_Msk        (0x1UL << PWR_PDCRA_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRA_PD11            PWR_PDCRA_PD11_Msk                           /*!< Pin PA11 Pull-Down set */
+#define PWR_PDCRA_PD12_Pos        (12U)
+#define PWR_PDCRA_PD12_Msk        (0x1UL << PWR_PDCRA_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRA_PD12            PWR_PDCRA_PD12_Msk                           /*!< Pin PA12 Pull-Down set */
+#define PWR_PDCRA_PD13_Pos        (13U)
+#define PWR_PDCRA_PD13_Msk        (0x1UL << PWR_PDCRA_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRA_PD13            PWR_PDCRA_PD13_Msk                           /*!< Pin PA13 Pull-Down set */
+#define PWR_PDCRA_PD14_Pos        (14U)
+#define PWR_PDCRA_PD14_Msk        (0x1UL << PWR_PDCRA_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRA_PD14            PWR_PDCRA_PD14_Msk                           /*!< Pin PA14 Pull-Down set */
+#define PWR_PDCRA_PD15_Pos        (15U)
+#define PWR_PDCRA_PD15_Msk        (0x1UL << PWR_PDCRA_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRA_PD15            PWR_PDCRA_PD15_Msk                           /*!< Pin PA15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRB register  *****************/
+#define PWR_PUCRB_PU0_Pos         (0U)
+#define PWR_PUCRB_PU0_Msk         (0x1UL << PWR_PUCRB_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRB_PU0             PWR_PUCRB_PU0_Msk                            /*!< Pin PB0 Pull-Up set */
+#define PWR_PUCRB_PU1_Pos         (1U)
+#define PWR_PUCRB_PU1_Msk         (0x1UL << PWR_PUCRB_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRB_PU1             PWR_PUCRB_PU1_Msk                            /*!< Pin PB1 Pull-Up set */
+#define PWR_PUCRB_PU2_Pos         (2U)
+#define PWR_PUCRB_PU2_Msk         (0x1UL << PWR_PUCRB_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRB_PU2             PWR_PUCRB_PU2_Msk                            /*!< Pin PB2 Pull-Up set */
+#define PWR_PUCRB_PU3_Pos         (3U)
+#define PWR_PUCRB_PU3_Msk         (0x1UL << PWR_PUCRB_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRB_PU3             PWR_PUCRB_PU3_Msk                            /*!< Pin PB3 Pull-Up set */
+#define PWR_PUCRB_PU4_Pos         (4U)
+#define PWR_PUCRB_PU4_Msk         (0x1UL << PWR_PUCRB_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRB_PU4             PWR_PUCRB_PU4_Msk                            /*!< Pin PB4 Pull-Up set */
+#define PWR_PUCRB_PU5_Pos         (5U)
+#define PWR_PUCRB_PU5_Msk         (0x1UL << PWR_PUCRB_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRB_PU5             PWR_PUCRB_PU5_Msk                            /*!< Pin PB5 Pull-Up set */
+#define PWR_PUCRB_PU6_Pos         (6U)
+#define PWR_PUCRB_PU6_Msk         (0x1UL << PWR_PUCRB_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRB_PU6             PWR_PUCRB_PU6_Msk                            /*!< Pin PB6 Pull-Up set */
+#define PWR_PUCRB_PU7_Pos         (7U)
+#define PWR_PUCRB_PU7_Msk         (0x1UL << PWR_PUCRB_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRB_PU7             PWR_PUCRB_PU7_Msk                            /*!< Pin PB7 Pull-Up set */
+#define PWR_PUCRB_PU8_Pos         (8U)
+#define PWR_PUCRB_PU8_Msk         (0x1UL << PWR_PUCRB_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRB_PU8             PWR_PUCRB_PU8_Msk                            /*!< Pin PB8 Pull-Up set */
+#define PWR_PUCRB_PU9_Pos         (9U)
+#define PWR_PUCRB_PU9_Msk         (0x1UL << PWR_PUCRB_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRB_PU9             PWR_PUCRB_PU9_Msk                            /*!< Pin PB9 Pull-Up set */
+#define PWR_PUCRB_PU10_Pos        (10U)
+#define PWR_PUCRB_PU10_Msk        (0x1UL << PWR_PUCRB_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRB_PU10            PWR_PUCRB_PU10_Msk                           /*!< Pin PB10 Pull-Up set */
+#define PWR_PUCRB_PU11_Pos        (11U)
+#define PWR_PUCRB_PU11_Msk        (0x1UL << PWR_PUCRB_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRB_PU11            PWR_PUCRB_PU11_Msk                           /*!< Pin PB11 Pull-Up set */
+#define PWR_PUCRB_PU12_Pos        (12U)
+#define PWR_PUCRB_PU12_Msk        (0x1UL << PWR_PUCRB_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRB_PU12            PWR_PUCRB_PU12_Msk                           /*!< Pin PB12 Pull-Up set */
+#define PWR_PUCRB_PU13_Pos        (13U)
+#define PWR_PUCRB_PU13_Msk        (0x1UL << PWR_PUCRB_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRB_PU13            PWR_PUCRB_PU13_Msk                           /*!< Pin PB13 Pull-Up set */
+#define PWR_PUCRB_PU14_Pos        (14U)
+#define PWR_PUCRB_PU14_Msk        (0x1UL << PWR_PUCRB_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRB_PU14            PWR_PUCRB_PU14_Msk                           /*!< Pin PB14 Pull-Up set */
+#define PWR_PUCRB_PU15_Pos        (15U)
+#define PWR_PUCRB_PU15_Msk        (0x1UL << PWR_PUCRB_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRB_PU15            PWR_PUCRB_PU15_Msk                           /*!< Pin PB15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRB register  *****************/
+#define PWR_PDCRB_PD0_Pos         (0U)
+#define PWR_PDCRB_PD0_Msk         (0x1UL << PWR_PDCRB_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRB_PD0             PWR_PDCRB_PD0_Msk                            /*!< Pin PB0 Pull-Down set */
+#define PWR_PDCRB_PD1_Pos         (1U)
+#define PWR_PDCRB_PD1_Msk         (0x1UL << PWR_PDCRB_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRB_PD1             PWR_PDCRB_PD1_Msk                            /*!< Pin PB1 Pull-Down set */
+#define PWR_PDCRB_PD2_Pos         (2U)
+#define PWR_PDCRB_PD2_Msk         (0x1UL << PWR_PDCRB_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRB_PD2             PWR_PDCRB_PD2_Msk                            /*!< Pin PB2 Pull-Down set */
+#define PWR_PDCRB_PD3_Pos         (3U)
+#define PWR_PDCRB_PD3_Msk         (0x1UL << PWR_PDCRB_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRB_PD3             PWR_PDCRB_PD3_Msk                            /*!< Pin PB3 Pull-Down set */
+#define PWR_PDCRB_PD4_Pos         (4U)
+#define PWR_PDCRB_PD4_Msk         (0x1UL << PWR_PDCRB_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRB_PD4             PWR_PDCRB_PD4_Msk                            /*!< Pin PB4 Pull-Down set */
+#define PWR_PDCRB_PD5_Pos         (5U)
+#define PWR_PDCRB_PD5_Msk         (0x1UL << PWR_PDCRB_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRB_PD5             PWR_PDCRB_PD5_Msk                            /*!< Pin PB5 Pull-Down set */
+#define PWR_PDCRB_PD6_Pos         (6U)
+#define PWR_PDCRB_PD6_Msk         (0x1UL << PWR_PDCRB_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRB_PD6             PWR_PDCRB_PD6_Msk                            /*!< Pin PB6 Pull-Down set */
+#define PWR_PDCRB_PD7_Pos         (7U)
+#define PWR_PDCRB_PD7_Msk         (0x1UL << PWR_PDCRB_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRB_PD7             PWR_PDCRB_PD7_Msk                            /*!< Pin PB7 Pull-Down set */
+#define PWR_PDCRB_PD8_Pos         (8U)
+#define PWR_PDCRB_PD8_Msk         (0x1UL << PWR_PDCRB_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRB_PD8             PWR_PDCRB_PD8_Msk                            /*!< Pin PB8 Pull-Down set */
+#define PWR_PDCRB_PD9_Pos         (9U)
+#define PWR_PDCRB_PD9_Msk         (0x1UL << PWR_PDCRB_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRB_PD9             PWR_PDCRB_PD9_Msk                            /*!< Pin PB9 Pull-Down set */
+#define PWR_PDCRB_PD10_Pos        (10U)
+#define PWR_PDCRB_PD10_Msk        (0x1UL << PWR_PDCRB_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRB_PD10            PWR_PDCRB_PD10_Msk                           /*!< Pin PB10 Pull-Down set */
+#define PWR_PDCRB_PD11_Pos        (11U)
+#define PWR_PDCRB_PD11_Msk        (0x1UL << PWR_PDCRB_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRB_PD11            PWR_PDCRB_PD11_Msk                           /*!< Pin PB11 Pull-Down set */
+#define PWR_PDCRB_PD12_Pos        (12U)
+#define PWR_PDCRB_PD12_Msk        (0x1UL << PWR_PDCRB_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRB_PD12            PWR_PDCRB_PD12_Msk                           /*!< Pin PB12 Pull-Down set */
+#define PWR_PDCRB_PD13_Pos        (13U)
+#define PWR_PDCRB_PD13_Msk        (0x1UL << PWR_PDCRB_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRB_PD13            PWR_PDCRB_PD13_Msk                           /*!< Pin PB13 Pull-Down set */
+#define PWR_PDCRB_PD14_Pos        (14U)
+#define PWR_PDCRB_PD14_Msk        (0x1UL << PWR_PDCRB_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRB_PD14            PWR_PDCRB_PD14_Msk                           /*!< Pin PB14 Pull-Down set */
+#define PWR_PDCRB_PD15_Pos        (15U)
+#define PWR_PDCRB_PD15_Msk        (0x1UL << PWR_PDCRB_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRB_PD15            PWR_PDCRB_PD15_Msk                           /*!< Pin PB15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRC register  *****************/
+#define PWR_PUCRC_PU6_Pos         (6U)
+#define PWR_PUCRC_PU6_Msk         (0x1UL << PWR_PUCRC_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRC_PU6             PWR_PUCRC_PU6_Msk                            /*!< Pin PC6 Pull-Up set */
+#define PWR_PUCRC_PU7_Pos         (7U)
+#define PWR_PUCRC_PU7_Msk         (0x1UL << PWR_PUCRC_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRC_PU7             PWR_PUCRC_PU7_Msk                            /*!< Pin PC7 Pull-Up set */
+#define PWR_PUCRC_PU13_Pos        (13U)
+#define PWR_PUCRC_PU13_Msk        (0x1UL << PWR_PUCRC_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRC_PU13            PWR_PUCRC_PU13_Msk                           /*!< Pin PC13 Pull-Up set */
+#define PWR_PUCRC_PU14_Pos        (14U)
+#define PWR_PUCRC_PU14_Msk        (0x1UL << PWR_PUCRC_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRC_PU14            PWR_PUCRC_PU14_Msk                           /*!< Pin PC14 Pull-Up set */
+#define PWR_PUCRC_PU15_Pos        (15U)
+#define PWR_PUCRC_PU15_Msk        (0x1UL << PWR_PUCRC_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRC_PU15            PWR_PUCRC_PU15_Msk                           /*!< Pin PC15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRC register  *****************/
+#define PWR_PDCRC_PD6_Pos         (6U)
+#define PWR_PDCRC_PD6_Msk         (0x1UL << PWR_PDCRC_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRC_PD6             PWR_PDCRC_PD6_Msk                            /*!< Pin PC6 Pull-Down set */
+#define PWR_PDCRC_PD7_Pos         (7U)
+#define PWR_PDCRC_PD7_Msk         (0x1UL << PWR_PDCRC_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRC_PD7             PWR_PDCRC_PD7_Msk                            /*!< Pin PC7 Pull-Down set */
+#define PWR_PDCRC_PD13_Pos        (13U)
+#define PWR_PDCRC_PD13_Msk        (0x1UL << PWR_PDCRC_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRC_PD13            PWR_PDCRC_PD13_Msk                           /*!< Pin PC13 Pull-Down set */
+#define PWR_PDCRC_PD14_Pos        (14U)
+#define PWR_PDCRC_PD14_Msk        (0x1UL << PWR_PDCRC_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRC_PD14            PWR_PDCRC_PD14_Msk                           /*!< Pin PC14 Pull-Down set */
+#define PWR_PDCRC_PD15_Pos        (15U)
+#define PWR_PDCRC_PD15_Msk        (0x1UL << PWR_PDCRC_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRC_PD15            PWR_PDCRC_PD15_Msk                           /*!< Pin PC15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRD register  *****************/
+#define PWR_PUCRD_PU0_Pos         (0U)
+#define PWR_PUCRD_PU0_Msk         (0x1UL << PWR_PUCRD_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRD_PU0             PWR_PUCRD_PU0_Msk                            /*!< Pin PD0 Pull-Up set */
+#define PWR_PUCRD_PU1_Pos         (1U)
+#define PWR_PUCRD_PU1_Msk         (0x1UL << PWR_PUCRD_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRD_PU1             PWR_PUCRD_PU1_Msk                            /*!< Pin PD1 Pull-Up set */
+#define PWR_PUCRD_PU2_Pos         (2U)
+#define PWR_PUCRD_PU2_Msk         (0x1UL << PWR_PUCRD_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRD_PU2             PWR_PUCRD_PU2_Msk                            /*!< Pin PD2 Pull-Up set */
+#define PWR_PUCRD_PU3_Pos         (3U)
+#define PWR_PUCRD_PU3_Msk         (0x1UL << PWR_PUCRD_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRD_PU3             PWR_PUCRD_PU3_Msk                            /*!< Pin PD3 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRD register  *****************/
+#define PWR_PDCRD_PD0_Pos         (0U)
+#define PWR_PDCRD_PD0_Msk         (0x1UL << PWR_PDCRD_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRD_PD0             PWR_PDCRD_PD0_Msk                            /*!< Pin PD0 Pull-Down set */
+#define PWR_PDCRD_PD1_Pos         (1U)
+#define PWR_PDCRD_PD1_Msk         (0x1UL << PWR_PDCRD_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRD_PD1             PWR_PDCRD_PD1_Msk                            /*!< Pin PD1 Pull-Down set */
+#define PWR_PDCRD_PD2_Pos         (2U)
+#define PWR_PDCRD_PD2_Msk         (0x1UL << PWR_PDCRD_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRD_PD2             PWR_PDCRD_PD2_Msk                            /*!< Pin PD2 Pull-Down set */
+#define PWR_PDCRD_PD3_Pos         (3U)
+#define PWR_PDCRD_PD3_Msk         (0x1UL << PWR_PDCRD_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRD_PD3             PWR_PDCRD_PD3_Msk                            /*!< Pin PD3 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRF register  *****************/
+#define PWR_PUCRF_PU0_Pos         (0U)
+#define PWR_PUCRF_PU0_Msk         (0x1UL << PWR_PUCRF_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRF_PU0             PWR_PUCRF_PU0_Msk                            /*!< Pin PF0 Pull-Up set */
+#define PWR_PUCRF_PU1_Pos         (1U)
+#define PWR_PUCRF_PU1_Msk         (0x1UL << PWR_PUCRF_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRF_PU1             PWR_PUCRF_PU1_Msk                            /*!< Pin PF1 Pull-Up set */
+#define PWR_PUCRF_PU2_Pos         (2U)
+#define PWR_PUCRF_PU2_Msk         (0x1UL << PWR_PUCRF_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRF_PU2             PWR_PUCRF_PU2_Msk                            /*!< Pin PF2 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRF register  *****************/
+#define PWR_PDCRF_PD0_Pos         (0U)
+#define PWR_PDCRF_PD0_Msk         (0x1UL << PWR_PDCRF_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRF_PD0             PWR_PDCRF_PD0_Msk                            /*!< Pin PF0 Pull-Down set */
+#define PWR_PDCRF_PD1_Pos         (1U)
+#define PWR_PDCRF_PD1_Msk         (0x1UL << PWR_PDCRF_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRF_PD1             PWR_PDCRF_PD1_Msk                            /*!< Pin PF1 Pull-Down set */
+#define PWR_PDCRF_PD2_Pos         (2U)
+#define PWR_PDCRF_PD2_Msk         (0x1UL << PWR_PDCRF_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRF_PD2             PWR_PDCRF_PD2_Msk                            /*!< Pin PF2 Pull-Down set */
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Reset and Clock Control                          */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions  (not present on all devices in the STM32G0 series)
+*/
+#define RCC_PLLQ_SUPPORT
+
+/********************  Bit definition for RCC_CR register  *****************/
+#define RCC_CR_HSION_Pos                 (8U)
+#define RCC_CR_HSION_Msk                 (0x1UL << RCC_CR_HSION_Pos)           /*!< 0x00000100 */
+#define RCC_CR_HSION                     RCC_CR_HSION_Msk                      /*!< Internal High Speed clock enable */
+#define RCC_CR_HSIKERON_Pos              (9U)
+#define RCC_CR_HSIKERON_Msk              (0x1UL << RCC_CR_HSIKERON_Pos)        /*!< 0x00000200 */
+#define RCC_CR_HSIKERON                  RCC_CR_HSIKERON_Msk                   /*!< Internal High Speed clock enable for some IPs Kernel */
+#define RCC_CR_HSIRDY_Pos                (10U)
+#define RCC_CR_HSIRDY_Msk                (0x1UL << RCC_CR_HSIRDY_Pos)          /*!< 0x00000400 */
+#define RCC_CR_HSIRDY                    RCC_CR_HSIRDY_Msk                     /*!< Internal High Speed clock ready flag */
+#define RCC_CR_HSIDIV_Pos                (11U)
+#define RCC_CR_HSIDIV_Msk                (0x7UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00003800 */
+#define RCC_CR_HSIDIV                    RCC_CR_HSIDIV_Msk                     /*!< HSIDIV[13:11] Internal High Speed clock division factor */
+#define RCC_CR_HSIDIV_0                  (0x1UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00000800 */
+#define RCC_CR_HSIDIV_1                  (0x2UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00001000 */
+#define RCC_CR_HSIDIV_2                  (0x4UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00002000 */
+#define RCC_CR_HSEON_Pos                 (16U)
+#define RCC_CR_HSEON_Msk                 (0x1UL << RCC_CR_HSEON_Pos)           /*!< 0x00010000 */
+#define RCC_CR_HSEON                     RCC_CR_HSEON_Msk                      /*!< External High Speed clock enable */
+#define RCC_CR_HSERDY_Pos                (17U)
+#define RCC_CR_HSERDY_Msk                (0x1UL << RCC_CR_HSERDY_Pos)          /*!< 0x00020000 */
+#define RCC_CR_HSERDY                    RCC_CR_HSERDY_Msk                     /*!< External High Speed clock ready */
+#define RCC_CR_HSEBYP_Pos                (18U)
+#define RCC_CR_HSEBYP_Msk                (0x1UL << RCC_CR_HSEBYP_Pos)          /*!< 0x00040000 */
+#define RCC_CR_HSEBYP                    RCC_CR_HSEBYP_Msk                     /*!< External High Speed clock Bypass */
+#define RCC_CR_CSSON_Pos                 (19U)
+#define RCC_CR_CSSON_Msk                 (0x1UL << RCC_CR_CSSON_Pos)           /*!< 0x00080000 */
+#define RCC_CR_CSSON                     RCC_CR_CSSON_Msk                      /*!< HSE Clock Security System enable */
+
+#define RCC_CR_PLLON_Pos                 (24U)
+#define RCC_CR_PLLON_Msk                 (0x1UL << RCC_CR_PLLON_Pos)           /*!< 0x01000000 */
+#define RCC_CR_PLLON                     RCC_CR_PLLON_Msk                      /*!< System PLL clock enable */
+#define RCC_CR_PLLRDY_Pos                (25U)
+#define RCC_CR_PLLRDY_Msk                (0x1UL << RCC_CR_PLLRDY_Pos)          /*!< 0x02000000 */
+#define RCC_CR_PLLRDY                    RCC_CR_PLLRDY_Msk                     /*!< System PLL clock ready */
+
+/********************  Bit definition for RCC_ICSCR register  ***************/
+/*!< HSICAL configuration */
+#define RCC_ICSCR_HSICAL_Pos             (0U)
+#define RCC_ICSCR_HSICAL_Msk             (0xFFUL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x000000FF */
+#define RCC_ICSCR_HSICAL                 RCC_ICSCR_HSICAL_Msk                  /*!< HSICAL[7:0] bits */
+#define RCC_ICSCR_HSICAL_0               (0x01UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000001 */
+#define RCC_ICSCR_HSICAL_1               (0x02UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000002 */
+#define RCC_ICSCR_HSICAL_2               (0x04UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000004 */
+#define RCC_ICSCR_HSICAL_3               (0x08UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000008 */
+#define RCC_ICSCR_HSICAL_4               (0x10UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000010 */
+#define RCC_ICSCR_HSICAL_5               (0x20UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000020 */
+#define RCC_ICSCR_HSICAL_6               (0x40UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000040 */
+#define RCC_ICSCR_HSICAL_7               (0x80UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000080 */
+
+/*!< HSITRIM configuration */
+#define RCC_ICSCR_HSITRIM_Pos            (8U)
+#define RCC_ICSCR_HSITRIM_Msk            (0x7FUL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00007F00 */
+#define RCC_ICSCR_HSITRIM                RCC_ICSCR_HSITRIM_Msk                 /*!< HSITRIM[14:8] bits */
+#define RCC_ICSCR_HSITRIM_0              (0x01UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000100 */
+#define RCC_ICSCR_HSITRIM_1              (0x02UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000200 */
+#define RCC_ICSCR_HSITRIM_2              (0x04UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000400 */
+#define RCC_ICSCR_HSITRIM_3              (0x08UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000800 */
+#define RCC_ICSCR_HSITRIM_4              (0x10UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00001000 */
+#define RCC_ICSCR_HSITRIM_5              (0x20UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00002000 */
+#define RCC_ICSCR_HSITRIM_6              (0x40UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00004000 */
+
+/********************  Bit definition for RCC_CFGR register  ***************/
+/*!< SW configuration */
+#define RCC_CFGR_SW_Pos                (0U)
+#define RCC_CFGR_SW_Msk                (0x7UL << RCC_CFGR_SW_Pos)              /*!< 0x00000007 */
+#define RCC_CFGR_SW                    RCC_CFGR_SW_Msk                         /*!< SW[2:0] bits (System clock Switch) */
+#define RCC_CFGR_SW_0                  (0x1UL << RCC_CFGR_SW_Pos)              /*!< 0x00000001 */
+#define RCC_CFGR_SW_1                  (0x2UL << RCC_CFGR_SW_Pos)              /*!< 0x00000002 */
+#define RCC_CFGR_SW_2                  (0x4UL << RCC_CFGR_SW_Pos)              /*!< 0x00000004 */
+
+/*!< SWS configuration */
+#define RCC_CFGR_SWS_Pos               (3U)
+#define RCC_CFGR_SWS_Msk               (0x7UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000038 */
+#define RCC_CFGR_SWS                   RCC_CFGR_SWS_Msk                        /*!< SWS[2:0] bits (System Clock Switch Status) */
+#define RCC_CFGR_SWS_0                 (0x1UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000008 */
+#define RCC_CFGR_SWS_1                 (0x2UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000010 */
+#define RCC_CFGR_SWS_2                 (0x4UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000020 */
+
+/*!< HPRE configuration */
+#define RCC_CFGR_HPRE_Pos              (8U)
+#define RCC_CFGR_HPRE_Msk              (0xFUL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000F00 */
+#define RCC_CFGR_HPRE                  RCC_CFGR_HPRE_Msk                       /*!< HPRE[3:0] bits (AHB prescaler) */
+#define RCC_CFGR_HPRE_0                (0x1UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000100 */
+#define RCC_CFGR_HPRE_1                (0x2UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000200 */
+#define RCC_CFGR_HPRE_2                (0x4UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000400 */
+#define RCC_CFGR_HPRE_3                (0x8UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000800 */
+
+/*!< PPRE configuration */
+#define RCC_CFGR_PPRE_Pos              (12U)
+#define RCC_CFGR_PPRE_Msk              (0x7UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00007000 */
+#define RCC_CFGR_PPRE                  RCC_CFGR_PPRE_Msk                       /*!< PRE1[2:0] bits (APB prescaler) */
+#define RCC_CFGR_PPRE_0                (0x1UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00001000 */
+#define RCC_CFGR_PPRE_1                (0x2UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00002000 */
+#define RCC_CFGR_PPRE_2                (0x4UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00004000 */
+
+
+/*!< MCOSEL configuration */
+#define RCC_CFGR_MCOSEL_Pos            (24U)
+#define RCC_CFGR_MCOSEL_Msk            (0x7UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x07000000 */
+#define RCC_CFGR_MCOSEL                RCC_CFGR_MCOSEL_Msk                     /*!< MCOSEL [2:0] bits (Clock output selection) */
+#define RCC_CFGR_MCOSEL_0              (0x1UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x01000000 */
+#define RCC_CFGR_MCOSEL_1              (0x2UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x02000000 */
+#define RCC_CFGR_MCOSEL_2              (0x4UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x04000000 */
+
+/*!< MCO Prescaler configuration */
+#define RCC_CFGR_MCOPRE_Pos            (28U)
+#define RCC_CFGR_MCOPRE_Msk            (0x7UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x70000000 */
+#define RCC_CFGR_MCOPRE                RCC_CFGR_MCOPRE_Msk                     /*!< MCO prescaler [2:0] */
+#define RCC_CFGR_MCOPRE_0              (0x1UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x10000000 */
+#define RCC_CFGR_MCOPRE_1              (0x2UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x20000000 */
+#define RCC_CFGR_MCOPRE_2              (0x4UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x40000000 */
+
+/********************  Bit definition for RCC_PLLCFGR register  ***************/
+#define RCC_PLLCFGR_PLLSRC_Pos           (0U)
+#define RCC_PLLCFGR_PLLSRC_Msk           (0x3UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC               RCC_PLLCFGR_PLLSRC_Msk
+#define RCC_PLLCFGR_PLLSRC_0             (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000001 */
+#define RCC_PLLCFGR_PLLSRC_1             (0x2UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000002 */
+
+#define RCC_PLLCFGR_PLLSRC_NONE          (0x00000000UL)                        /*!< No clock sent to PLL      */
+#define RCC_PLLCFGR_PLLSRC_HSI_Pos       (1U)
+#define RCC_PLLCFGR_PLLSRC_HSI_Msk       (0x1UL << RCC_PLLCFGR_PLLSRC_HSI_Pos) /*!< 0x00000002 */
+#define RCC_PLLCFGR_PLLSRC_HSI           RCC_PLLCFGR_PLLSRC_HSI_Msk            /*!< HSI source clock selected */
+#define RCC_PLLCFGR_PLLSRC_HSE_Pos       (0U)
+#define RCC_PLLCFGR_PLLSRC_HSE_Msk       (0x3UL << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC_HSE           RCC_PLLCFGR_PLLSRC_HSE_Msk            /*!< HSE source clock selected */
+
+#define RCC_PLLCFGR_PLLM_Pos             (4U)
+#define RCC_PLLCFGR_PLLM_Msk             (0x7UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000070 */
+#define RCC_PLLCFGR_PLLM                 RCC_PLLCFGR_PLLM_Msk
+#define RCC_PLLCFGR_PLLM_0               (0x1UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000010 */
+#define RCC_PLLCFGR_PLLM_1               (0x2UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000020 */
+#define RCC_PLLCFGR_PLLM_2               (0x4UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000040 */
+
+#define RCC_PLLCFGR_PLLN_Pos             (8U)
+#define RCC_PLLCFGR_PLLN_Msk             (0x7FUL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00007F00 */
+#define RCC_PLLCFGR_PLLN                 RCC_PLLCFGR_PLLN_Msk
+#define RCC_PLLCFGR_PLLN_0               (0x01UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000100 */
+#define RCC_PLLCFGR_PLLN_1               (0x02UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000200 */
+#define RCC_PLLCFGR_PLLN_2               (0x04UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000400 */
+#define RCC_PLLCFGR_PLLN_3               (0x08UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000800 */
+#define RCC_PLLCFGR_PLLN_4               (0x10UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00001000 */
+#define RCC_PLLCFGR_PLLN_5               (0x20UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00002000 */
+#define RCC_PLLCFGR_PLLN_6               (0x40UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00004000 */
+
+#define RCC_PLLCFGR_PLLPEN_Pos           (16U)
+#define RCC_PLLCFGR_PLLPEN_Msk           (0x1UL << RCC_PLLCFGR_PLLPEN_Pos)     /*!< 0x00010000 */
+#define RCC_PLLCFGR_PLLPEN               RCC_PLLCFGR_PLLPEN_Msk
+
+#define RCC_PLLCFGR_PLLP_Pos              (17U)
+#define RCC_PLLCFGR_PLLP_Msk              (0x1FUL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x003E0000 */
+#define RCC_PLLCFGR_PLLP                  RCC_PLLCFGR_PLLP_Msk
+#define RCC_PLLCFGR_PLLP_0                (0x01UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00020000 */
+#define RCC_PLLCFGR_PLLP_1                (0x02UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00040000 */
+#define RCC_PLLCFGR_PLLP_2                (0x04UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00080000 */
+#define RCC_PLLCFGR_PLLP_3                (0x08UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00100000 */
+#define RCC_PLLCFGR_PLLP_4                (0x10UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00200000 */
+
+#define RCC_PLLCFGR_PLLQEN_Pos           (24U)
+#define RCC_PLLCFGR_PLLQEN_Msk           (0x1UL << RCC_PLLCFGR_PLLQEN_Pos)     /*!< 0x01000000 */
+#define RCC_PLLCFGR_PLLQEN               RCC_PLLCFGR_PLLQEN_Msk
+
+#define RCC_PLLCFGR_PLLQ_Pos             (25U)
+#define RCC_PLLCFGR_PLLQ_Msk             (0x7UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x0E000000 */
+#define RCC_PLLCFGR_PLLQ                 RCC_PLLCFGR_PLLQ_Msk
+#define RCC_PLLCFGR_PLLQ_0               (0x1UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x02000000 */
+#define RCC_PLLCFGR_PLLQ_1               (0x2UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x04000000 */
+#define RCC_PLLCFGR_PLLQ_2               (0x4UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x08000000 */
+
+#define RCC_PLLCFGR_PLLREN_Pos           (28U)
+#define RCC_PLLCFGR_PLLREN_Msk           (0x1UL << RCC_PLLCFGR_PLLREN_Pos)     /*!< 0x10000000 */
+#define RCC_PLLCFGR_PLLREN               RCC_PLLCFGR_PLLREN_Msk
+
+#define RCC_PLLCFGR_PLLR_Pos             (29U)
+#define RCC_PLLCFGR_PLLR_Msk             (0x7UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0xE0000000 */
+#define RCC_PLLCFGR_PLLR                 RCC_PLLCFGR_PLLR_Msk
+#define RCC_PLLCFGR_PLLR_0               (0x1UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x20000000 */
+#define RCC_PLLCFGR_PLLR_1               (0x2UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x40000000 */
+#define RCC_PLLCFGR_PLLR_2               (0x4UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_CIER register  ******************/
+#define RCC_CIER_LSIRDYIE_Pos            (0U)
+#define RCC_CIER_LSIRDYIE_Msk            (0x1UL << RCC_CIER_LSIRDYIE_Pos)      /*!< 0x00000001 */
+#define RCC_CIER_LSIRDYIE                RCC_CIER_LSIRDYIE_Msk
+#define RCC_CIER_LSERDYIE_Pos            (1U)
+#define RCC_CIER_LSERDYIE_Msk            (0x1UL << RCC_CIER_LSERDYIE_Pos)      /*!< 0x00000002 */
+#define RCC_CIER_LSERDYIE                RCC_CIER_LSERDYIE_Msk
+#define RCC_CIER_HSIRDYIE_Pos            (3U)
+#define RCC_CIER_HSIRDYIE_Msk            (0x1UL << RCC_CIER_HSIRDYIE_Pos)      /*!< 0x00000008 */
+#define RCC_CIER_HSIRDYIE                RCC_CIER_HSIRDYIE_Msk
+#define RCC_CIER_HSERDYIE_Pos            (4U)
+#define RCC_CIER_HSERDYIE_Msk            (0x1UL << RCC_CIER_HSERDYIE_Pos)      /*!< 0x00000010 */
+#define RCC_CIER_HSERDYIE                RCC_CIER_HSERDYIE_Msk
+#define RCC_CIER_PLLRDYIE_Pos            (5U)
+#define RCC_CIER_PLLRDYIE_Msk            (0x1UL << RCC_CIER_PLLRDYIE_Pos)      /*!< 0x00000020 */
+#define RCC_CIER_PLLRDYIE                RCC_CIER_PLLRDYIE_Msk
+
+/********************  Bit definition for RCC_CIFR register  ******************/
+#define RCC_CIFR_LSIRDYF_Pos             (0U)
+#define RCC_CIFR_LSIRDYF_Msk             (0x1UL << RCC_CIFR_LSIRDYF_Pos)       /*!< 0x00000001 */
+#define RCC_CIFR_LSIRDYF                 RCC_CIFR_LSIRDYF_Msk
+#define RCC_CIFR_LSERDYF_Pos             (1U)
+#define RCC_CIFR_LSERDYF_Msk             (0x1UL << RCC_CIFR_LSERDYF_Pos)       /*!< 0x00000002 */
+#define RCC_CIFR_LSERDYF                 RCC_CIFR_LSERDYF_Msk
+#define RCC_CIFR_HSIRDYF_Pos             (3U)
+#define RCC_CIFR_HSIRDYF_Msk             (0x1UL << RCC_CIFR_HSIRDYF_Pos)       /*!< 0x00000008 */
+#define RCC_CIFR_HSIRDYF                 RCC_CIFR_HSIRDYF_Msk
+#define RCC_CIFR_HSERDYF_Pos             (4U)
+#define RCC_CIFR_HSERDYF_Msk             (0x1UL << RCC_CIFR_HSERDYF_Pos)       /*!< 0x00000010 */
+#define RCC_CIFR_HSERDYF                 RCC_CIFR_HSERDYF_Msk
+#define RCC_CIFR_PLLRDYF_Pos             (5U)
+#define RCC_CIFR_PLLRDYF_Msk             (0x1UL << RCC_CIFR_PLLRDYF_Pos)       /*!< 0x00000020 */
+#define RCC_CIFR_PLLRDYF                 RCC_CIFR_PLLRDYF_Msk
+#define RCC_CIFR_CSSF_Pos                (8U)
+#define RCC_CIFR_CSSF_Msk                (0x1UL << RCC_CIFR_CSSF_Pos)          /*!< 0x00000100 */
+#define RCC_CIFR_CSSF                    RCC_CIFR_CSSF_Msk
+#define RCC_CIFR_LSECSSF_Pos             (9U)
+#define RCC_CIFR_LSECSSF_Msk             (0x1UL << RCC_CIFR_LSECSSF_Pos)       /*!< 0x00000200 */
+#define RCC_CIFR_LSECSSF                 RCC_CIFR_LSECSSF_Msk
+
+/********************  Bit definition for RCC_CICR register  ******************/
+#define RCC_CICR_LSIRDYC_Pos             (0U)
+#define RCC_CICR_LSIRDYC_Msk             (0x1UL << RCC_CICR_LSIRDYC_Pos)       /*!< 0x00000001 */
+#define RCC_CICR_LSIRDYC                 RCC_CICR_LSIRDYC_Msk
+#define RCC_CICR_LSERDYC_Pos             (1U)
+#define RCC_CICR_LSERDYC_Msk             (0x1UL << RCC_CICR_LSERDYC_Pos)       /*!< 0x00000002 */
+#define RCC_CICR_LSERDYC                 RCC_CICR_LSERDYC_Msk
+#define RCC_CICR_HSIRDYC_Pos             (3U)
+#define RCC_CICR_HSIRDYC_Msk             (0x1UL << RCC_CICR_HSIRDYC_Pos)       /*!< 0x00000008 */
+#define RCC_CICR_HSIRDYC                 RCC_CICR_HSIRDYC_Msk
+#define RCC_CICR_HSERDYC_Pos             (4U)
+#define RCC_CICR_HSERDYC_Msk             (0x1UL << RCC_CICR_HSERDYC_Pos)       /*!< 0x00000010 */
+#define RCC_CICR_HSERDYC                 RCC_CICR_HSERDYC_Msk
+#define RCC_CICR_PLLRDYC_Pos             (5U)
+#define RCC_CICR_PLLRDYC_Msk             (0x1UL << RCC_CICR_PLLRDYC_Pos)       /*!< 0x00000020 */
+#define RCC_CICR_PLLRDYC                 RCC_CICR_PLLRDYC_Msk
+#define RCC_CICR_CSSC_Pos                (8U)
+#define RCC_CICR_CSSC_Msk                (0x1UL << RCC_CICR_CSSC_Pos)          /*!< 0x00000100 */
+#define RCC_CICR_CSSC                    RCC_CICR_CSSC_Msk
+#define RCC_CICR_LSECSSC_Pos             (9U)
+#define RCC_CICR_LSECSSC_Msk             (0x1UL << RCC_CICR_LSECSSC_Pos)       /*!< 0x00000200 */
+#define RCC_CICR_LSECSSC                 RCC_CICR_LSECSSC_Msk
+
+/********************  Bit definition for RCC_IOPRSTR register  ****************/
+#define RCC_IOPRSTR_GPIOARST_Pos         (0U)
+#define RCC_IOPRSTR_GPIOARST_Msk         (0x1UL << RCC_IOPRSTR_GPIOARST_Pos)   /*!< 0x00000001 */
+#define RCC_IOPRSTR_GPIOARST             RCC_IOPRSTR_GPIOARST_Msk
+#define RCC_IOPRSTR_GPIOBRST_Pos         (1U)
+#define RCC_IOPRSTR_GPIOBRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOBRST_Pos)   /*!< 0x00000002 */
+#define RCC_IOPRSTR_GPIOBRST             RCC_IOPRSTR_GPIOBRST_Msk
+#define RCC_IOPRSTR_GPIOCRST_Pos         (2U)
+#define RCC_IOPRSTR_GPIOCRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOCRST_Pos)   /*!< 0x00000004 */
+#define RCC_IOPRSTR_GPIOCRST             RCC_IOPRSTR_GPIOCRST_Msk
+#define RCC_IOPRSTR_GPIODRST_Pos         (3U)
+#define RCC_IOPRSTR_GPIODRST_Msk         (0x1UL << RCC_IOPRSTR_GPIODRST_Pos)   /*!< 0x00000008 */
+#define RCC_IOPRSTR_GPIODRST             RCC_IOPRSTR_GPIODRST_Msk
+#define RCC_IOPRSTR_GPIOFRST_Pos         (5U)
+#define RCC_IOPRSTR_GPIOFRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOFRST_Pos)   /*!< 0x00000020 */
+#define RCC_IOPRSTR_GPIOFRST             RCC_IOPRSTR_GPIOFRST_Msk
+
+/********************  Bit definition for RCC_AHBRSTR register  ***************/
+#define RCC_AHBRSTR_DMA1RST_Pos          (0U)
+#define RCC_AHBRSTR_DMA1RST_Msk          (0x1UL << RCC_AHBRSTR_DMA1RST_Pos)    /*!< 0x00000001 */
+#define RCC_AHBRSTR_DMA1RST              RCC_AHBRSTR_DMA1RST_Msk
+#define RCC_AHBRSTR_FLASHRST_Pos         (8U)
+#define RCC_AHBRSTR_FLASHRST_Msk         (0x1UL << RCC_AHBRSTR_FLASHRST_Pos)   /*!< 0x00000100 */
+#define RCC_AHBRSTR_FLASHRST             RCC_AHBRSTR_FLASHRST_Msk
+#define RCC_AHBRSTR_CRCRST_Pos           (12U)
+#define RCC_AHBRSTR_CRCRST_Msk           (0x1UL << RCC_AHBRSTR_CRCRST_Pos)     /*!< 0x00001000 */
+#define RCC_AHBRSTR_CRCRST               RCC_AHBRSTR_CRCRST_Msk
+
+/********************  Bit definition for RCC_APBRSTR1 register  **************/
+#define RCC_APBRSTR1_TIM2RST_Pos         (0U)
+#define RCC_APBRSTR1_TIM2RST_Msk         (0x1UL << RCC_APBRSTR1_TIM2RST_Pos)   /*!< 0x00000001 */
+#define RCC_APBRSTR1_TIM2RST             RCC_APBRSTR1_TIM2RST_Msk
+#define RCC_APBRSTR1_TIM3RST_Pos         (1U)
+#define RCC_APBRSTR1_TIM3RST_Msk         (0x1UL << RCC_APBRSTR1_TIM3RST_Pos)   /*!< 0x00000002 */
+#define RCC_APBRSTR1_TIM3RST             RCC_APBRSTR1_TIM3RST_Msk
+#define RCC_APBRSTR1_SPI2RST_Pos         (14U)
+#define RCC_APBRSTR1_SPI2RST_Msk         (0x1UL << RCC_APBRSTR1_SPI2RST_Pos)   /*!< 0x00004000 */
+#define RCC_APBRSTR1_SPI2RST             RCC_APBRSTR1_SPI2RST_Msk
+#define RCC_APBRSTR1_USART2RST_Pos       (17U)
+#define RCC_APBRSTR1_USART2RST_Msk       (0x1UL << RCC_APBRSTR1_USART2RST_Pos) /*!< 0x00020000 */
+#define RCC_APBRSTR1_USART2RST           RCC_APBRSTR1_USART2RST_Msk
+#define RCC_APBRSTR1_LPUART1RST_Pos      (20U)
+#define RCC_APBRSTR1_LPUART1RST_Msk      (0x1UL << RCC_APBRSTR1_LPUART1RST_Pos) /*!< 0x00100000 */
+#define RCC_APBRSTR1_LPUART1RST          RCC_APBRSTR1_LPUART1RST_Msk
+#define RCC_APBRSTR1_I2C1RST_Pos         (21U)
+#define RCC_APBRSTR1_I2C1RST_Msk         (0x1UL << RCC_APBRSTR1_I2C1RST_Pos)    /*!< 0x00200000 */
+#define RCC_APBRSTR1_I2C1RST             RCC_APBRSTR1_I2C1RST_Msk
+#define RCC_APBRSTR1_I2C2RST_Pos         (22U)
+#define RCC_APBRSTR1_I2C2RST_Msk         (0x1UL << RCC_APBRSTR1_I2C2RST_Pos)    /*!< 0x00400000 */
+#define RCC_APBRSTR1_I2C2RST             RCC_APBRSTR1_I2C2RST_Msk
+#define RCC_APBRSTR1_DBGRST_Pos          (27U)
+#define RCC_APBRSTR1_DBGRST_Msk          (0x1UL << RCC_APBRSTR1_DBGRST_Pos)     /*!< 0x08000000 */
+#define RCC_APBRSTR1_DBGRST              RCC_APBRSTR1_DBGRST_Msk
+#define RCC_APBRSTR1_PWRRST_Pos          (28U)
+#define RCC_APBRSTR1_PWRRST_Msk          (0x1UL << RCC_APBRSTR1_PWRRST_Pos)     /*!< 0x10000000 */
+#define RCC_APBRSTR1_PWRRST              RCC_APBRSTR1_PWRRST_Msk
+#define RCC_APBRSTR1_LPTIM2RST_Pos       (30U)
+#define RCC_APBRSTR1_LPTIM2RST_Msk       (0x1UL << RCC_APBRSTR1_LPTIM2RST_Pos)  /*!< 0x40000000 */
+#define RCC_APBRSTR1_LPTIM2RST           RCC_APBRSTR1_LPTIM2RST_Msk
+#define RCC_APBRSTR1_LPTIM1RST_Pos       (31U)
+#define RCC_APBRSTR1_LPTIM1RST_Msk       (0x1UL << RCC_APBRSTR1_LPTIM1RST_Pos)  /*!< 0x80000000 */
+#define RCC_APBRSTR1_LPTIM1RST           RCC_APBRSTR1_LPTIM1RST_Msk
+
+/********************  Bit definition for RCC_APBRSTR2 register  **************/
+#define RCC_APBRSTR2_SYSCFGRST_Pos       (0U)
+#define RCC_APBRSTR2_SYSCFGRST_Msk       (0x1UL << RCC_APBRSTR2_SYSCFGRST_Pos)  /*!< 0x00000001 */
+#define RCC_APBRSTR2_SYSCFGRST           RCC_APBRSTR2_SYSCFGRST_Msk
+#define RCC_APBRSTR2_TIM1RST_Pos         (11U)
+#define RCC_APBRSTR2_TIM1RST_Msk         (0x1UL << RCC_APBRSTR2_TIM1RST_Pos)    /*!< 0x00000800 */
+#define RCC_APBRSTR2_TIM1RST             RCC_APBRSTR2_TIM1RST_Msk
+#define RCC_APBRSTR2_SPI1RST_Pos         (12U)
+#define RCC_APBRSTR2_SPI1RST_Msk         (0x1UL << RCC_APBRSTR2_SPI1RST_Pos)    /*!< 0x00001000 */
+#define RCC_APBRSTR2_SPI1RST             RCC_APBRSTR2_SPI1RST_Msk
+#define RCC_APBRSTR2_USART1RST_Pos       (14U)
+#define RCC_APBRSTR2_USART1RST_Msk       (0x1UL << RCC_APBRSTR2_USART1RST_Pos)  /*!< 0x00004000 */
+#define RCC_APBRSTR2_USART1RST           RCC_APBRSTR2_USART1RST_Msk
+#define RCC_APBRSTR2_TIM14RST_Pos        (15U)
+#define RCC_APBRSTR2_TIM14RST_Msk        (0x1UL << RCC_APBRSTR2_TIM14RST_Pos)   /*!< 0x00008000 */
+#define RCC_APBRSTR2_TIM14RST            RCC_APBRSTR2_TIM14RST_Msk
+#define RCC_APBRSTR2_TIM16RST_Pos        (17U)
+#define RCC_APBRSTR2_TIM16RST_Msk        (0x1UL << RCC_APBRSTR2_TIM16RST_Pos)   /*!< 0x00020000 */
+#define RCC_APBRSTR2_TIM16RST            RCC_APBRSTR2_TIM16RST_Msk
+#define RCC_APBRSTR2_TIM17RST_Pos        (18U)
+#define RCC_APBRSTR2_TIM17RST_Msk        (0x1UL << RCC_APBRSTR2_TIM17RST_Pos)   /*!< 0x00040000 */
+#define RCC_APBRSTR2_TIM17RST            RCC_APBRSTR2_TIM17RST_Msk
+#define RCC_APBRSTR2_ADCRST_Pos          (20U)
+#define RCC_APBRSTR2_ADCRST_Msk          (0x1UL << RCC_APBRSTR2_ADCRST_Pos)     /*!< 0x00100000 */
+#define RCC_APBRSTR2_ADCRST              RCC_APBRSTR2_ADCRST_Msk
+
+/********************  Bit definition for RCC_IOPENR register  ****************/
+#define RCC_IOPENR_GPIOAEN_Pos           (0U)
+#define RCC_IOPENR_GPIOAEN_Msk           (0x1UL << RCC_IOPENR_GPIOAEN_Pos)      /*!< 0x00000001 */
+#define RCC_IOPENR_GPIOAEN               RCC_IOPENR_GPIOAEN_Msk
+#define RCC_IOPENR_GPIOBEN_Pos           (1U)
+#define RCC_IOPENR_GPIOBEN_Msk           (0x1UL << RCC_IOPENR_GPIOBEN_Pos)      /*!< 0x00000002 */
+#define RCC_IOPENR_GPIOBEN               RCC_IOPENR_GPIOBEN_Msk
+#define RCC_IOPENR_GPIOCEN_Pos           (2U)
+#define RCC_IOPENR_GPIOCEN_Msk           (0x1UL << RCC_IOPENR_GPIOCEN_Pos)      /*!< 0x00000004 */
+#define RCC_IOPENR_GPIOCEN               RCC_IOPENR_GPIOCEN_Msk
+#define RCC_IOPENR_GPIODEN_Pos           (3U)
+#define RCC_IOPENR_GPIODEN_Msk           (0x1UL << RCC_IOPENR_GPIODEN_Pos)      /*!< 0x00000008 */
+#define RCC_IOPENR_GPIODEN               RCC_IOPENR_GPIODEN_Msk
+#define RCC_IOPENR_GPIOFEN_Pos           (5U)
+#define RCC_IOPENR_GPIOFEN_Msk           (0x1UL << RCC_IOPENR_GPIOFEN_Pos)      /*!< 0x00000020 */
+#define RCC_IOPENR_GPIOFEN               RCC_IOPENR_GPIOFEN_Msk
+
+/********************  Bit definition for RCC_AHBENR register  ****************/
+#define RCC_AHBENR_DMA1EN_Pos            (0U)
+#define RCC_AHBENR_DMA1EN_Msk            (0x1UL << RCC_AHBENR_DMA1EN_Pos)       /*!< 0x00000001 */
+#define RCC_AHBENR_DMA1EN                RCC_AHBENR_DMA1EN_Msk
+#define RCC_AHBENR_FLASHEN_Pos           (8U)
+#define RCC_AHBENR_FLASHEN_Msk           (0x1UL << RCC_AHBENR_FLASHEN_Pos)      /*!< 0x00000100 */
+#define RCC_AHBENR_FLASHEN               RCC_AHBENR_FLASHEN_Msk
+#define RCC_AHBENR_CRCEN_Pos             (12U)
+#define RCC_AHBENR_CRCEN_Msk             (0x1UL << RCC_AHBENR_CRCEN_Pos)        /*!< 0x00001000 */
+#define RCC_AHBENR_CRCEN                 RCC_AHBENR_CRCEN_Msk
+
+/********************  Bit definition for RCC_APBENR1 register  ***************/
+#define RCC_APBENR1_TIM2EN_Pos           (0U)
+#define RCC_APBENR1_TIM2EN_Msk           (0x1UL << RCC_APBENR1_TIM2EN_Pos)      /*!< 0x00000001 */
+#define RCC_APBENR1_TIM2EN               RCC_APBENR1_TIM2EN_Msk
+#define RCC_APBENR1_TIM3EN_Pos           (1U)
+#define RCC_APBENR1_TIM3EN_Msk           (0x1UL << RCC_APBENR1_TIM3EN_Pos)      /*!< 0x00000002 */
+#define RCC_APBENR1_TIM3EN               RCC_APBENR1_TIM3EN_Msk
+#define RCC_APBENR1_RTCAPBEN_Pos         (10U)
+#define RCC_APBENR1_RTCAPBEN_Msk         (0x1UL << RCC_APBENR1_RTCAPBEN_Pos)    /*!< 0x00000400 */
+#define RCC_APBENR1_RTCAPBEN             RCC_APBENR1_RTCAPBEN_Msk
+#define RCC_APBENR1_WWDGEN_Pos           (11U)
+#define RCC_APBENR1_WWDGEN_Msk           (0x1UL << RCC_APBENR1_WWDGEN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR1_WWDGEN               RCC_APBENR1_WWDGEN_Msk
+#define RCC_APBENR1_SPI2EN_Pos           (14U)
+#define RCC_APBENR1_SPI2EN_Msk           (0x1UL << RCC_APBENR1_SPI2EN_Pos)      /*!< 0x00004000 */
+#define RCC_APBENR1_SPI2EN               RCC_APBENR1_SPI2EN_Msk
+#define RCC_APBENR1_USART2EN_Pos         (17U)
+#define RCC_APBENR1_USART2EN_Msk         (0x1UL << RCC_APBENR1_USART2EN_Pos)    /*!< 0x00020000 */
+#define RCC_APBENR1_USART2EN             RCC_APBENR1_USART2EN_Msk
+#define RCC_APBENR1_LPUART1EN_Pos        (20U)
+#define RCC_APBENR1_LPUART1EN_Msk        (0x1UL << RCC_APBENR1_LPUART1EN_Pos)   /*!< 0x00100000 */
+#define RCC_APBENR1_LPUART1EN            RCC_APBENR1_LPUART1EN_Msk
+#define RCC_APBENR1_I2C1EN_Pos           (21U)
+#define RCC_APBENR1_I2C1EN_Msk           (0x1UL << RCC_APBENR1_I2C1EN_Pos)      /*!< 0x00200000 */
+#define RCC_APBENR1_I2C1EN               RCC_APBENR1_I2C1EN_Msk
+#define RCC_APBENR1_I2C2EN_Pos           (22U)
+#define RCC_APBENR1_I2C2EN_Msk           (0x1UL << RCC_APBENR1_I2C2EN_Pos)      /*!< 0x00400000 */
+#define RCC_APBENR1_I2C2EN               RCC_APBENR1_I2C2EN_Msk
+#define RCC_APBENR1_DBGEN_Pos            (27U)
+#define RCC_APBENR1_DBGEN_Msk            (0x1UL << RCC_APBENR1_DBGEN_Pos)       /*!< 0x08000000 */
+#define RCC_APBENR1_DBGEN                RCC_APBENR1_DBGEN_Msk
+#define RCC_APBENR1_PWREN_Pos            (28U)
+#define RCC_APBENR1_PWREN_Msk            (0x1UL << RCC_APBENR1_PWREN_Pos)       /*!< 0x10000000 */
+#define RCC_APBENR1_PWREN                RCC_APBENR1_PWREN_Msk
+#define RCC_APBENR1_LPTIM2EN_Pos         (30U)
+#define RCC_APBENR1_LPTIM2EN_Msk         (0x1UL << RCC_APBENR1_LPTIM2EN_Pos)    /*!< 0x40000000 */
+#define RCC_APBENR1_LPTIM2EN             RCC_APBENR1_LPTIM2EN_Msk
+#define RCC_APBENR1_LPTIM1EN_Pos         (31U)
+#define RCC_APBENR1_LPTIM1EN_Msk         (0x1UL << RCC_APBENR1_LPTIM1EN_Pos)    /*!< 0x80000000 */
+#define RCC_APBENR1_LPTIM1EN             RCC_APBENR1_LPTIM1EN_Msk
+
+/********************  Bit definition for RCC_APBENR2 register  **************/
+#define RCC_APBENR2_SYSCFGEN_Pos         (0U)
+#define RCC_APBENR2_SYSCFGEN_Msk         (0x1UL << RCC_APBENR2_SYSCFGEN_Pos)    /*!< 0x00000001 */
+#define RCC_APBENR2_SYSCFGEN             RCC_APBENR2_SYSCFGEN_Msk
+#define RCC_APBENR2_TIM1EN_Pos           (11U)
+#define RCC_APBENR2_TIM1EN_Msk           (0x1UL << RCC_APBENR2_TIM1EN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR2_TIM1EN               RCC_APBENR2_TIM1EN_Msk
+#define RCC_APBENR2_SPI1EN_Pos           (12U)
+#define RCC_APBENR2_SPI1EN_Msk           (0x1UL << RCC_APBENR2_SPI1EN_Pos)      /*!< 0x00001000 */
+#define RCC_APBENR2_SPI1EN               RCC_APBENR2_SPI1EN_Msk
+#define RCC_APBENR2_USART1EN_Pos         (14U)
+#define RCC_APBENR2_USART1EN_Msk         (0x1UL << RCC_APBENR2_USART1EN_Pos)    /*!< 0x00004000 */
+#define RCC_APBENR2_USART1EN             RCC_APBENR2_USART1EN_Msk
+#define RCC_APBENR2_TIM14EN_Pos          (15U)
+#define RCC_APBENR2_TIM14EN_Msk          (0x1UL << RCC_APBENR2_TIM14EN_Pos)     /*!< 0x00008000 */
+#define RCC_APBENR2_TIM14EN              RCC_APBENR2_TIM14EN_Msk
+#define RCC_APBENR2_TIM16EN_Pos          (17U)
+#define RCC_APBENR2_TIM16EN_Msk          (0x1UL << RCC_APBENR2_TIM16EN_Pos)     /*!< 0x00020000 */
+#define RCC_APBENR2_TIM16EN              RCC_APBENR2_TIM16EN_Msk
+#define RCC_APBENR2_TIM17EN_Pos          (18U)
+#define RCC_APBENR2_TIM17EN_Msk          (0x1UL << RCC_APBENR2_TIM17EN_Pos)     /*!< 0x00040000 */
+#define RCC_APBENR2_TIM17EN              RCC_APBENR2_TIM17EN_Msk
+#define RCC_APBENR2_ADCEN_Pos            (20U)
+#define RCC_APBENR2_ADCEN_Msk            (0x1UL << RCC_APBENR2_ADCEN_Pos)       /*!< 0x00100000 */
+#define RCC_APBENR2_ADCEN                RCC_APBENR2_ADCEN_Msk
+
+/********************  Bit definition for RCC_IOPSMENR register  *************/
+#define RCC_IOPSMENR_GPIOASMEN_Pos       (0U)
+#define RCC_IOPSMENR_GPIOASMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOASMEN_Pos)  /*!< 0x00000001 */
+#define RCC_IOPSMENR_GPIOASMEN           RCC_IOPSMENR_GPIOASMEN_Msk
+#define RCC_IOPSMENR_GPIOBSMEN_Pos       (1U)
+#define RCC_IOPSMENR_GPIOBSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOBSMEN_Pos)  /*!< 0x00000002 */
+#define RCC_IOPSMENR_GPIOBSMEN           RCC_IOPSMENR_GPIOBSMEN_Msk
+#define RCC_IOPSMENR_GPIOCSMEN_Pos       (2U)
+#define RCC_IOPSMENR_GPIOCSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOCSMEN_Pos)  /*!< 0x00000004 */
+#define RCC_IOPSMENR_GPIOCSMEN           RCC_IOPSMENR_GPIOCSMEN_Msk
+#define RCC_IOPSMENR_GPIODSMEN_Pos       (3U)
+#define RCC_IOPSMENR_GPIODSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIODSMEN_Pos)  /*!< 0x00000008 */
+#define RCC_IOPSMENR_GPIODSMEN           RCC_IOPSMENR_GPIODSMEN_Msk
+#define RCC_IOPSMENR_GPIOFSMEN_Pos       (5U)
+#define RCC_IOPSMENR_GPIOFSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOFSMEN_Pos)  /*!< 0x00000020 */
+#define RCC_IOPSMENR_GPIOFSMEN           RCC_IOPSMENR_GPIOFSMEN_Msk
+
+/********************  Bit definition for RCC_AHBSMENR register  *************/
+#define RCC_AHBSMENR_DMA1SMEN_Pos        (0U)
+#define RCC_AHBSMENR_DMA1SMEN_Msk        (0x1UL << RCC_AHBSMENR_DMA1SMEN_Pos)   /*!< 0x00000001 */
+#define RCC_AHBSMENR_DMA1SMEN            RCC_AHBSMENR_DMA1SMEN_Msk
+#define RCC_AHBSMENR_FLASHSMEN_Pos       (8U)
+#define RCC_AHBSMENR_FLASHSMEN_Msk       (0x1UL << RCC_AHBSMENR_FLASHSMEN_Pos)  /*!< 0x00000100 */
+#define RCC_AHBSMENR_FLASHSMEN           RCC_AHBSMENR_FLASHSMEN_Msk
+#define RCC_AHBSMENR_SRAMSMEN_Pos        (9U)
+#define RCC_AHBSMENR_SRAMSMEN_Msk        (0x1UL << RCC_AHBSMENR_SRAMSMEN_Pos)   /*!< 0x00000200 */
+#define RCC_AHBSMENR_SRAMSMEN            RCC_AHBSMENR_SRAMSMEN_Msk
+#define RCC_AHBSMENR_CRCSMEN_Pos         (12U)
+#define RCC_AHBSMENR_CRCSMEN_Msk         (0x1UL << RCC_AHBSMENR_CRCSMEN_Pos)    /*!< 0x00001000 */
+#define RCC_AHBSMENR_CRCSMEN             RCC_AHBSMENR_CRCSMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR1 register  *************/
+#define RCC_APBSMENR1_TIM2SMEN_Pos       (0U)
+#define RCC_APBSMENR1_TIM2SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM2SMEN_Pos)  /*!< 0x00000001 */
+#define RCC_APBSMENR1_TIM2SMEN           RCC_APBSMENR1_TIM2SMEN_Msk
+#define RCC_APBSMENR1_TIM3SMEN_Pos       (1U)
+#define RCC_APBSMENR1_TIM3SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM3SMEN_Pos)  /*!< 0x00000002 */
+#define RCC_APBSMENR1_TIM3SMEN           RCC_APBSMENR1_TIM3SMEN_Msk
+#define RCC_APBSMENR1_RTCAPBSMEN_Pos     (10U)
+#define RCC_APBSMENR1_RTCAPBSMEN_Msk     (0x1UL << RCC_APBSMENR1_RTCAPBSMEN_Pos) /*!< 0x00000400 */
+#define RCC_APBSMENR1_RTCAPBSMEN         RCC_APBSMENR1_RTCAPBSMEN_Msk
+#define RCC_APBSMENR1_WWDGSMEN_Pos       (11U)
+#define RCC_APBSMENR1_WWDGSMEN_Msk       (0x1UL << RCC_APBSMENR1_WWDGSMEN_Pos)   /*!< 0x00000800 */
+#define RCC_APBSMENR1_WWDGSMEN           RCC_APBSMENR1_WWDGSMEN_Msk
+#define RCC_APBSMENR1_SPI2SMEN_Pos       (14U)
+#define RCC_APBSMENR1_SPI2SMEN_Msk       (0x1UL << RCC_APBSMENR1_SPI2SMEN_Pos)   /*!< 0x00004000 */
+#define RCC_APBSMENR1_SPI2SMEN           RCC_APBSMENR1_SPI2SMEN_Msk
+#define RCC_APBSMENR1_USART2SMEN_Pos     (17U)
+#define RCC_APBSMENR1_USART2SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART2SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR1_USART2SMEN         RCC_APBSMENR1_USART2SMEN_Msk
+#define RCC_APBSMENR1_LPUART1SMEN_Pos    (20U)
+#define RCC_APBSMENR1_LPUART1SMEN_Msk    (0x1UL << RCC_APBSMENR1_LPUART1SMEN_Pos) /*!< 0x00100000 */
+#define RCC_APBSMENR1_LPUART1SMEN        RCC_APBSMENR1_LPUART1SMEN_Msk
+#define RCC_APBSMENR1_I2C1SMEN_Pos       (21U)
+#define RCC_APBSMENR1_I2C1SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C1SMEN_Pos)   /*!< 0x00200000 */
+#define RCC_APBSMENR1_I2C1SMEN           RCC_APBSMENR1_I2C1SMEN_Msk
+#define RCC_APBSMENR1_I2C2SMEN_Pos       (22U)
+#define RCC_APBSMENR1_I2C2SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C2SMEN_Pos)   /*!< 0x00400000 */
+#define RCC_APBSMENR1_I2C2SMEN           RCC_APBSMENR1_I2C2SMEN_Msk
+#define RCC_APBSMENR1_DBGSMEN_Pos        (27U)
+#define RCC_APBSMENR1_DBGSMEN_Msk        (0x1UL << RCC_APBSMENR1_DBGSMEN_Pos)    /*!< 0x08000000 */
+#define RCC_APBSMENR1_DBGSMEN            RCC_APBSMENR1_DBGSMEN_Msk
+#define RCC_APBSMENR1_PWRSMEN_Pos        (28U)
+#define RCC_APBSMENR1_PWRSMEN_Msk        (0x1UL << RCC_APBSMENR1_PWRSMEN_Pos)    /*!< 0x10000000 */
+#define RCC_APBSMENR1_PWRSMEN            RCC_APBSMENR1_PWRSMEN_Msk
+#define RCC_APBSMENR1_LPTIM2SMEN_Pos     (30U)
+#define RCC_APBSMENR1_LPTIM2SMEN_Msk     (0x1UL << RCC_APBSMENR1_LPTIM2SMEN_Pos) /*!< 0x40000000 */
+#define RCC_APBSMENR1_LPTIM2SMEN         RCC_APBSMENR1_LPTIM2SMEN_Msk
+#define RCC_APBSMENR1_LPTIM1SMEN_Pos     (31U)
+#define RCC_APBSMENR1_LPTIM1SMEN_Msk     (0x1UL << RCC_APBSMENR1_LPTIM1SMEN_Pos) /*!< 0x80000000 */
+#define RCC_APBSMENR1_LPTIM1SMEN         RCC_APBSMENR1_LPTIM1SMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR2 register  *************/
+#define RCC_APBSMENR2_SYSCFGSMEN_Pos     (0U)
+#define RCC_APBSMENR2_SYSCFGSMEN_Msk     (0x1UL << RCC_APBSMENR2_SYSCFGSMEN_Pos) /*!< 0x00000001 */
+#define RCC_APBSMENR2_SYSCFGSMEN         RCC_APBSMENR2_SYSCFGSMEN_Msk
+#define RCC_APBSMENR2_TIM1SMEN_Pos       (11U)
+#define RCC_APBSMENR2_TIM1SMEN_Msk       (0x1UL << RCC_APBSMENR2_TIM1SMEN_Pos)  /*!< 0x00000800 */
+#define RCC_APBSMENR2_TIM1SMEN           RCC_APBSMENR2_TIM1SMEN_Msk
+#define RCC_APBSMENR2_SPI1SMEN_Pos       (12U)
+#define RCC_APBSMENR2_SPI1SMEN_Msk       (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos)  /*!< 0x00001000 */
+#define RCC_APBSMENR2_SPI1SMEN           RCC_APBSMENR2_SPI1SMEN_Msk
+#define RCC_APBSMENR2_USART1SMEN_Pos     (14U)
+#define RCC_APBSMENR2_USART1SMEN_Msk     (0x1UL << RCC_APBSMENR2_USART1SMEN_Pos) /*!< 0x00004000 */
+#define RCC_APBSMENR2_USART1SMEN         RCC_APBSMENR2_USART1SMEN_Msk
+#define RCC_APBSMENR2_TIM14SMEN_Pos      (15U)
+#define RCC_APBSMENR2_TIM14SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM14SMEN_Pos) /*!< 0x00008000 */
+#define RCC_APBSMENR2_TIM14SMEN          RCC_APBSMENR2_TIM14SMEN_Msk
+#define RCC_APBSMENR2_TIM16SMEN_Pos      (17U)
+#define RCC_APBSMENR2_TIM16SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM16SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR2_TIM16SMEN          RCC_APBSMENR2_TIM16SMEN_Msk
+#define RCC_APBSMENR2_TIM17SMEN_Pos      (18U)
+#define RCC_APBSMENR2_TIM17SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM17SMEN_Pos) /*!< 0x00040000 */
+#define RCC_APBSMENR2_TIM17SMEN          RCC_APBSMENR2_TIM17SMEN_Msk
+#define RCC_APBSMENR2_ADCSMEN_Pos        (20U)
+#define RCC_APBSMENR2_ADCSMEN_Msk        (0x1UL << RCC_APBSMENR2_ADCSMEN_Pos)   /*!< 0x00100000 */
+#define RCC_APBSMENR2_ADCSMEN            RCC_APBSMENR2_ADCSMEN_Msk
+
+/********************  Bit definition for RCC_CCIPR register  ******************/
+#define RCC_CCIPR_USART1SEL_Pos          (0U)
+#define RCC_CCIPR_USART1SEL_Msk          (0x3UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000003 */
+#define RCC_CCIPR_USART1SEL              RCC_CCIPR_USART1SEL_Msk
+#define RCC_CCIPR_USART1SEL_0            (0x1UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000001 */
+#define RCC_CCIPR_USART1SEL_1            (0x2UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000002 */
+
+
+
+#define RCC_CCIPR_LPUART1SEL_Pos         (10U)
+#define RCC_CCIPR_LPUART1SEL_Msk         (0x3UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000C00 */
+#define RCC_CCIPR_LPUART1SEL             RCC_CCIPR_LPUART1SEL_Msk
+#define RCC_CCIPR_LPUART1SEL_0           (0x1UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000400 */
+#define RCC_CCIPR_LPUART1SEL_1           (0x2UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000800 */
+
+#define RCC_CCIPR_I2C1SEL_Pos            (12U)
+#define RCC_CCIPR_I2C1SEL_Msk            (0x3UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00003000 */
+#define RCC_CCIPR_I2C1SEL                RCC_CCIPR_I2C1SEL_Msk
+#define RCC_CCIPR_I2C1SEL_0              (0x1UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00001000 */
+#define RCC_CCIPR_I2C1SEL_1              (0x2UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00002000 */
+
+#define RCC_CCIPR_I2S1SEL_Pos            (14U)
+#define RCC_CCIPR_I2S1SEL_Msk            (0x3UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x0000C000 */
+#define RCC_CCIPR_I2S1SEL                RCC_CCIPR_I2S1SEL_Msk
+#define RCC_CCIPR_I2S1SEL_0              (0x1UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x00004000 */
+#define RCC_CCIPR_I2S1SEL_1              (0x2UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x00008000 */
+
+#define RCC_CCIPR_LPTIM1SEL_Pos          (18U)
+#define RCC_CCIPR_LPTIM1SEL_Msk          (0x3UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x000C0000 */
+#define RCC_CCIPR_LPTIM1SEL              RCC_CCIPR_LPTIM1SEL_Msk
+#define RCC_CCIPR_LPTIM1SEL_0            (0x1UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x00040000 */
+#define RCC_CCIPR_LPTIM1SEL_1            (0x2UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x00080000 */
+
+#define RCC_CCIPR_LPTIM2SEL_Pos          (20U)
+#define RCC_CCIPR_LPTIM2SEL_Msk          (0x3UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00300000 */
+#define RCC_CCIPR_LPTIM2SEL              RCC_CCIPR_LPTIM2SEL_Msk
+#define RCC_CCIPR_LPTIM2SEL_0            (0x1UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00100000 */
+#define RCC_CCIPR_LPTIM2SEL_1            (0x2UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00200000 */
+
+#define RCC_CCIPR_TIM1SEL_Pos            (22U)
+#define RCC_CCIPR_TIM1SEL_Msk            (0x1UL << RCC_CCIPR_TIM1SEL_Pos)       /*!< 0x00400000 */
+#define RCC_CCIPR_TIM1SEL                RCC_CCIPR_TIM1SEL_Msk
+
+
+
+#define RCC_CCIPR_ADCSEL_Pos             (30U)
+#define RCC_CCIPR_ADCSEL_Msk             (0x3UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0xC0000000 */
+#define RCC_CCIPR_ADCSEL                 RCC_CCIPR_ADCSEL_Msk
+#define RCC_CCIPR_ADCSEL_0               (0x1UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x40000000 */
+#define RCC_CCIPR_ADCSEL_1               (0x2UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_BDCR register  ******************/
+#define RCC_BDCR_LSEON_Pos               (0U)
+#define RCC_BDCR_LSEON_Msk               (0x1UL << RCC_BDCR_LSEON_Pos)          /*!< 0x00000001 */
+#define RCC_BDCR_LSEON                   RCC_BDCR_LSEON_Msk
+#define RCC_BDCR_LSERDY_Pos              (1U)
+#define RCC_BDCR_LSERDY_Msk              (0x1UL << RCC_BDCR_LSERDY_Pos)         /*!< 0x00000002 */
+#define RCC_BDCR_LSERDY                  RCC_BDCR_LSERDY_Msk
+#define RCC_BDCR_LSEBYP_Pos              (2U)
+#define RCC_BDCR_LSEBYP_Msk              (0x1UL << RCC_BDCR_LSEBYP_Pos)         /*!< 0x00000004 */
+#define RCC_BDCR_LSEBYP                  RCC_BDCR_LSEBYP_Msk
+
+#define RCC_BDCR_LSEDRV_Pos              (3U)
+#define RCC_BDCR_LSEDRV_Msk              (0x3UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000018 */
+#define RCC_BDCR_LSEDRV                  RCC_BDCR_LSEDRV_Msk
+#define RCC_BDCR_LSEDRV_0                (0x1UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000008 */
+#define RCC_BDCR_LSEDRV_1                (0x2UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000010 */
+
+#define RCC_BDCR_LSECSSON_Pos            (5U)
+#define RCC_BDCR_LSECSSON_Msk            (0x1UL << RCC_BDCR_LSECSSON_Pos)       /*!< 0x00000020 */
+#define RCC_BDCR_LSECSSON                RCC_BDCR_LSECSSON_Msk
+#define RCC_BDCR_LSECSSD_Pos             (6U)
+#define RCC_BDCR_LSECSSD_Msk             (0x1UL << RCC_BDCR_LSECSSD_Pos)        /*!< 0x00000040 */
+#define RCC_BDCR_LSECSSD                 RCC_BDCR_LSECSSD_Msk
+
+#define RCC_BDCR_RTCSEL_Pos              (8U)
+#define RCC_BDCR_RTCSEL_Msk              (0x3UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000300 */
+#define RCC_BDCR_RTCSEL                  RCC_BDCR_RTCSEL_Msk
+#define RCC_BDCR_RTCSEL_0                (0x1UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000100 */
+#define RCC_BDCR_RTCSEL_1                (0x2UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000200 */
+
+#define RCC_BDCR_RTCEN_Pos               (15U)
+#define RCC_BDCR_RTCEN_Msk               (0x1UL << RCC_BDCR_RTCEN_Pos)          /*!< 0x00008000 */
+#define RCC_BDCR_RTCEN                   RCC_BDCR_RTCEN_Msk
+#define RCC_BDCR_BDRST_Pos               (16U)
+#define RCC_BDCR_BDRST_Msk               (0x1UL << RCC_BDCR_BDRST_Pos)          /*!< 0x00010000 */
+#define RCC_BDCR_BDRST                   RCC_BDCR_BDRST_Msk
+
+#define RCC_BDCR_LSCOEN_Pos              (24U)
+#define RCC_BDCR_LSCOEN_Msk              (0x1UL << RCC_BDCR_LSCOEN_Pos)         /*!< 0x01000000 */
+#define RCC_BDCR_LSCOEN                  RCC_BDCR_LSCOEN_Msk
+#define RCC_BDCR_LSCOSEL_Pos             (25U)
+#define RCC_BDCR_LSCOSEL_Msk             (0x1UL << RCC_BDCR_LSCOSEL_Pos)        /*!< 0x02000000 */
+#define RCC_BDCR_LSCOSEL                 RCC_BDCR_LSCOSEL_Msk
+
+/********************  Bit definition for RCC_CSR register  *******************/
+#define RCC_CSR_LSION_Pos                (0U)
+#define RCC_CSR_LSION_Msk                (0x1UL << RCC_CSR_LSION_Pos)           /*!< 0x00000001 */
+#define RCC_CSR_LSION                    RCC_CSR_LSION_Msk
+#define RCC_CSR_LSIRDY_Pos               (1U)
+#define RCC_CSR_LSIRDY_Msk               (0x1UL << RCC_CSR_LSIRDY_Pos)          /*!< 0x00000002 */
+#define RCC_CSR_LSIRDY                   RCC_CSR_LSIRDY_Msk
+
+#define RCC_CSR_RMVF_Pos                 (23U)
+#define RCC_CSR_RMVF_Msk                 (0x1UL << RCC_CSR_RMVF_Pos)            /*!< 0x00800000 */
+#define RCC_CSR_RMVF                     RCC_CSR_RMVF_Msk
+#define RCC_CSR_OBLRSTF_Pos              (25U)
+#define RCC_CSR_OBLRSTF_Msk              (0x1UL << RCC_CSR_OBLRSTF_Pos)         /*!< 0x02000000 */
+#define RCC_CSR_OBLRSTF                  RCC_CSR_OBLRSTF_Msk
+#define RCC_CSR_PINRSTF_Pos              (26U)
+#define RCC_CSR_PINRSTF_Msk              (0x1UL << RCC_CSR_PINRSTF_Pos)         /*!< 0x04000000 */
+#define RCC_CSR_PINRSTF                  RCC_CSR_PINRSTF_Msk
+#define RCC_CSR_PWRRSTF_Pos              (27U)
+#define RCC_CSR_PWRRSTF_Msk              (0x1UL << RCC_CSR_PWRRSTF_Pos)         /*!< 0x08000000 */
+#define RCC_CSR_PWRRSTF                  RCC_CSR_PWRRSTF_Msk
+#define RCC_CSR_SFTRSTF_Pos              (28U)
+#define RCC_CSR_SFTRSTF_Msk              (0x1UL << RCC_CSR_SFTRSTF_Pos)         /*!< 0x10000000 */
+#define RCC_CSR_SFTRSTF                  RCC_CSR_SFTRSTF_Msk
+#define RCC_CSR_IWDGRSTF_Pos             (29U)
+#define RCC_CSR_IWDGRSTF_Msk             (0x1UL << RCC_CSR_IWDGRSTF_Pos)        /*!< 0x20000000 */
+#define RCC_CSR_IWDGRSTF                 RCC_CSR_IWDGRSTF_Msk
+#define RCC_CSR_WWDGRSTF_Pos             (30U)
+#define RCC_CSR_WWDGRSTF_Msk             (0x1UL << RCC_CSR_WWDGRSTF_Pos)        /*!< 0x40000000 */
+#define RCC_CSR_WWDGRSTF                 RCC_CSR_WWDGRSTF_Msk
+#define RCC_CSR_LPWRRSTF_Pos             (31U)
+#define RCC_CSR_LPWRRSTF_Msk             (0x1UL << RCC_CSR_LPWRRSTF_Pos)        /*!< 0x80000000 */
+#define RCC_CSR_LPWRRSTF                 RCC_CSR_LPWRRSTF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Real-Time Clock (RTC)                            */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions
+*/
+#define RTC_WAKEUP_SUPPORT
+#define RTC_BACKUP_SUPPORT
+
+/********************  Bits definition for RTC_TR register  *******************/
+#define RTC_TR_PM_Pos                (22U)
+#define RTC_TR_PM_Msk                (0x1UL << RTC_TR_PM_Pos)                   /*!< 0x00400000 */
+#define RTC_TR_PM                    RTC_TR_PM_Msk
+#define RTC_TR_HT_Pos                (20U)
+#define RTC_TR_HT_Msk                (0x3UL << RTC_TR_HT_Pos)                   /*!< 0x00300000 */
+#define RTC_TR_HT                    RTC_TR_HT_Msk
+#define RTC_TR_HT_0                  (0x1UL << RTC_TR_HT_Pos)                   /*!< 0x00100000 */
+#define RTC_TR_HT_1                  (0x2UL << RTC_TR_HT_Pos)                   /*!< 0x00200000 */
+#define RTC_TR_HU_Pos                (16U)
+#define RTC_TR_HU_Msk                (0xFUL << RTC_TR_HU_Pos)                   /*!< 0x000F0000 */
+#define RTC_TR_HU                    RTC_TR_HU_Msk
+#define RTC_TR_HU_0                  (0x1UL << RTC_TR_HU_Pos)                   /*!< 0x00010000 */
+#define RTC_TR_HU_1                  (0x2UL << RTC_TR_HU_Pos)                   /*!< 0x00020000 */
+#define RTC_TR_HU_2                  (0x4UL << RTC_TR_HU_Pos)                   /*!< 0x00040000 */
+#define RTC_TR_HU_3                  (0x8UL << RTC_TR_HU_Pos)                   /*!< 0x00080000 */
+#define RTC_TR_MNT_Pos               (12U)
+#define RTC_TR_MNT_Msk               (0x7UL << RTC_TR_MNT_Pos)                  /*!< 0x00007000 */
+#define RTC_TR_MNT                   RTC_TR_MNT_Msk
+#define RTC_TR_MNT_0                 (0x1UL << RTC_TR_MNT_Pos)                  /*!< 0x00001000 */
+#define RTC_TR_MNT_1                 (0x2UL << RTC_TR_MNT_Pos)                  /*!< 0x00002000 */
+#define RTC_TR_MNT_2                 (0x4UL << RTC_TR_MNT_Pos)                  /*!< 0x00004000 */
+#define RTC_TR_MNU_Pos               (8U)
+#define RTC_TR_MNU_Msk               (0xFUL << RTC_TR_MNU_Pos)                  /*!< 0x00000F00 */
+#define RTC_TR_MNU                   RTC_TR_MNU_Msk
+#define RTC_TR_MNU_0                 (0x1UL << RTC_TR_MNU_Pos)                  /*!< 0x00000100 */
+#define RTC_TR_MNU_1                 (0x2UL << RTC_TR_MNU_Pos)                  /*!< 0x00000200 */
+#define RTC_TR_MNU_2                 (0x4UL << RTC_TR_MNU_Pos)                  /*!< 0x00000400 */
+#define RTC_TR_MNU_3                 (0x8UL << RTC_TR_MNU_Pos)                  /*!< 0x00000800 */
+#define RTC_TR_ST_Pos                (4U)
+#define RTC_TR_ST_Msk                (0x7UL << RTC_TR_ST_Pos)                   /*!< 0x00000070 */
+#define RTC_TR_ST                    RTC_TR_ST_Msk
+#define RTC_TR_ST_0                  (0x1UL << RTC_TR_ST_Pos)                   /*!< 0x00000010 */
+#define RTC_TR_ST_1                  (0x2UL << RTC_TR_ST_Pos)                   /*!< 0x00000020 */
+#define RTC_TR_ST_2                  (0x4UL << RTC_TR_ST_Pos)                   /*!< 0x00000040 */
+#define RTC_TR_SU_Pos                (0U)
+#define RTC_TR_SU_Msk                (0xFUL << RTC_TR_SU_Pos)                   /*!< 0x0000000F */
+#define RTC_TR_SU                    RTC_TR_SU_Msk
+#define RTC_TR_SU_0                  (0x1UL << RTC_TR_SU_Pos)                   /*!< 0x00000001 */
+#define RTC_TR_SU_1                  (0x2UL << RTC_TR_SU_Pos)                   /*!< 0x00000002 */
+#define RTC_TR_SU_2                  (0x4UL << RTC_TR_SU_Pos)                   /*!< 0x00000004 */
+#define RTC_TR_SU_3                  (0x8UL << RTC_TR_SU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_DR register  *******************/
+#define RTC_DR_YT_Pos                (20U)
+#define RTC_DR_YT_Msk                (0xFUL << RTC_DR_YT_Pos)                   /*!< 0x00F00000 */
+#define RTC_DR_YT                    RTC_DR_YT_Msk
+#define RTC_DR_YT_0                  (0x1UL << RTC_DR_YT_Pos)                   /*!< 0x00100000 */
+#define RTC_DR_YT_1                  (0x2UL << RTC_DR_YT_Pos)                   /*!< 0x00200000 */
+#define RTC_DR_YT_2                  (0x4UL << RTC_DR_YT_Pos)                   /*!< 0x00400000 */
+#define RTC_DR_YT_3                  (0x8UL << RTC_DR_YT_Pos)                   /*!< 0x00800000 */
+#define RTC_DR_YU_Pos                (16U)
+#define RTC_DR_YU_Msk                (0xFUL << RTC_DR_YU_Pos)                   /*!< 0x000F0000 */
+#define RTC_DR_YU                    RTC_DR_YU_Msk
+#define RTC_DR_YU_0                  (0x1UL << RTC_DR_YU_Pos)                   /*!< 0x00010000 */
+#define RTC_DR_YU_1                  (0x2UL << RTC_DR_YU_Pos)                   /*!< 0x00020000 */
+#define RTC_DR_YU_2                  (0x4UL << RTC_DR_YU_Pos)                   /*!< 0x00040000 */
+#define RTC_DR_YU_3                  (0x8UL << RTC_DR_YU_Pos)                   /*!< 0x00080000 */
+#define RTC_DR_WDU_Pos               (13U)
+#define RTC_DR_WDU_Msk               (0x7UL << RTC_DR_WDU_Pos)                  /*!< 0x0000E000 */
+#define RTC_DR_WDU                   RTC_DR_WDU_Msk
+#define RTC_DR_WDU_0                 (0x1UL << RTC_DR_WDU_Pos)                  /*!< 0x00002000 */
+#define RTC_DR_WDU_1                 (0x2UL << RTC_DR_WDU_Pos)                  /*!< 0x00004000 */
+#define RTC_DR_WDU_2                 (0x4UL << RTC_DR_WDU_Pos)                  /*!< 0x00008000 */
+#define RTC_DR_MT_Pos                (12U)
+#define RTC_DR_MT_Msk                (0x1UL << RTC_DR_MT_Pos)                   /*!< 0x00001000 */
+#define RTC_DR_MT                    RTC_DR_MT_Msk
+#define RTC_DR_MU_Pos                (8U)
+#define RTC_DR_MU_Msk                (0xFUL << RTC_DR_MU_Pos)                   /*!< 0x00000F00 */
+#define RTC_DR_MU                    RTC_DR_MU_Msk
+#define RTC_DR_MU_0                  (0x1UL << RTC_DR_MU_Pos)                   /*!< 0x00000100 */
+#define RTC_DR_MU_1                  (0x2UL << RTC_DR_MU_Pos)                   /*!< 0x00000200 */
+#define RTC_DR_MU_2                  (0x4UL << RTC_DR_MU_Pos)                   /*!< 0x00000400 */
+#define RTC_DR_MU_3                  (0x8UL << RTC_DR_MU_Pos)                   /*!< 0x00000800 */
+#define RTC_DR_DT_Pos                (4U)
+#define RTC_DR_DT_Msk                (0x3UL << RTC_DR_DT_Pos)                   /*!< 0x00000030 */
+#define RTC_DR_DT                    RTC_DR_DT_Msk
+#define RTC_DR_DT_0                  (0x1UL << RTC_DR_DT_Pos)                   /*!< 0x00000010 */
+#define RTC_DR_DT_1                  (0x2UL << RTC_DR_DT_Pos)                   /*!< 0x00000020 */
+#define RTC_DR_DU_Pos                (0U)
+#define RTC_DR_DU_Msk                (0xFUL << RTC_DR_DU_Pos)                   /*!< 0x0000000F */
+#define RTC_DR_DU                    RTC_DR_DU_Msk
+#define RTC_DR_DU_0                  (0x1UL << RTC_DR_DU_Pos)                   /*!< 0x00000001 */
+#define RTC_DR_DU_1                  (0x2UL << RTC_DR_DU_Pos)                   /*!< 0x00000002 */
+#define RTC_DR_DU_2                  (0x4UL << RTC_DR_DU_Pos)                   /*!< 0x00000004 */
+#define RTC_DR_DU_3                  (0x8UL << RTC_DR_DU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_SSR register  ******************/
+#define RTC_SSR_SS_Pos               (0U)
+#define RTC_SSR_SS_Msk               (0xFFFFUL << RTC_SSR_SS_Pos)               /*!< 0x0000FFFF */
+#define RTC_SSR_SS                   RTC_SSR_SS_Msk
+
+/********************  Bits definition for RTC_ICSR register  ******************/
+#define RTC_ICSR_RECALPF_Pos         (16U)
+#define RTC_ICSR_RECALPF_Msk         (0x1UL << RTC_ICSR_RECALPF_Pos)            /*!< 0x00010000 */
+#define RTC_ICSR_RECALPF             RTC_ICSR_RECALPF_Msk
+#define RTC_ICSR_INIT_Pos            (7U)
+#define RTC_ICSR_INIT_Msk            (0x1UL << RTC_ICSR_INIT_Pos)               /*!< 0x00000080 */
+#define RTC_ICSR_INIT                RTC_ICSR_INIT_Msk
+#define RTC_ICSR_INITF_Pos           (6U)
+#define RTC_ICSR_INITF_Msk           (0x1UL << RTC_ICSR_INITF_Pos)              /*!< 0x00000040 */
+#define RTC_ICSR_INITF               RTC_ICSR_INITF_Msk
+#define RTC_ICSR_RSF_Pos             (5U)
+#define RTC_ICSR_RSF_Msk             (0x1UL << RTC_ICSR_RSF_Pos)                /*!< 0x00000020 */
+#define RTC_ICSR_RSF                 RTC_ICSR_RSF_Msk
+#define RTC_ICSR_INITS_Pos           (4U)
+#define RTC_ICSR_INITS_Msk           (0x1UL << RTC_ICSR_INITS_Pos)              /*!< 0x00000010 */
+#define RTC_ICSR_INITS               RTC_ICSR_INITS_Msk
+#define RTC_ICSR_SHPF_Pos            (3U)
+#define RTC_ICSR_SHPF_Msk            (0x1UL << RTC_ICSR_SHPF_Pos)               /*!< 0x00000008 */
+#define RTC_ICSR_SHPF                RTC_ICSR_SHPF_Msk
+#define RTC_ICSR_WUTWF_Pos           (2U)
+#define RTC_ICSR_WUTWF_Msk           (0x1UL << RTC_ICSR_WUTWF_Pos)              /*!< 0x00000004 */
+#define RTC_ICSR_WUTWF               RTC_ICSR_WUTWF_Msk                         /*!< Wakeup timer write flag > */
+#define RTC_ICSR_ALRBWF_Pos          (1U)
+#define RTC_ICSR_ALRBWF_Msk          (0x1UL << RTC_ICSR_ALRBWF_Pos)             /*!< 0x00000002 */
+#define RTC_ICSR_ALRBWF              RTC_ICSR_ALRBWF_Msk
+#define RTC_ICSR_ALRAWF_Pos          (0U)
+#define RTC_ICSR_ALRAWF_Msk          (0x1UL << RTC_ICSR_ALRAWF_Pos)             /*!< 0x00000001 */
+#define RTC_ICSR_ALRAWF              RTC_ICSR_ALRAWF_Msk
+
+/********************  Bits definition for RTC_PRER register  *****************/
+#define RTC_PRER_PREDIV_A_Pos        (16U)
+#define RTC_PRER_PREDIV_A_Msk        (0x7FUL << RTC_PRER_PREDIV_A_Pos)          /*!< 0x007F0000 */
+#define RTC_PRER_PREDIV_A            RTC_PRER_PREDIV_A_Msk
+#define RTC_PRER_PREDIV_S_Pos        (0U)
+#define RTC_PRER_PREDIV_S_Msk        (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00007FFF */
+#define RTC_PRER_PREDIV_S            RTC_PRER_PREDIV_S_Msk
+
+/********************  Bits definition for RTC_WUTR register  *****************/
+#define RTC_WUTR_WUT_Pos             (0U)
+#define RTC_WUTR_WUT_Msk             (0xFFFFUL << RTC_WUTR_WUT_Pos)            /*!< 0x0000FFFF */
+#define RTC_WUTR_WUT                 RTC_WUTR_WUT_Msk                          /*!< Wakeup auto-reload value bits > */
+
+/********************  Bits definition for RTC_CR register  *******************/
+#define RTC_CR_OUT2EN_Pos            (31U)
+#define RTC_CR_OUT2EN_Msk            (0x1UL << RTC_CR_OUT2EN_Pos)              /*!< 0x80000000 */
+#define RTC_CR_OUT2EN                RTC_CR_OUT2EN_Msk                         /*!< RTC_OUT2 output enable */
+#define RTC_CR_TAMPALRM_TYPE_Pos     (30U)
+#define RTC_CR_TAMPALRM_TYPE_Msk     (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos)       /*!< 0x40000000 */
+#define RTC_CR_TAMPALRM_TYPE         RTC_CR_TAMPALRM_TYPE_Msk                  /*!< TAMPALARM output type  */
+#define RTC_CR_TAMPALRM_PU_Pos       (29U)
+#define RTC_CR_TAMPALRM_PU_Msk       (0x1UL << RTC_CR_TAMPALRM_PU_Pos)         /*!< 0x20000000 */
+#define RTC_CR_TAMPALRM_PU           RTC_CR_TAMPALRM_PU_Msk                    /*!< TAMPALARM output pull-up config */
+#define RTC_CR_TAMPOE_Pos            (26U)
+#define RTC_CR_TAMPOE_Msk            (0x1UL << RTC_CR_TAMPOE_Pos)              /*!< 0x04000000 */
+#define RTC_CR_TAMPOE                RTC_CR_TAMPOE_Msk                         /*!< Tamper detection output enable on TAMPALARM  */
+#define RTC_CR_TAMPTS_Pos            (25U)
+#define RTC_CR_TAMPTS_Msk            (0x1UL << RTC_CR_TAMPTS_Pos)              /*!< 0x02000000 */
+#define RTC_CR_TAMPTS                RTC_CR_TAMPTS_Msk                         /*!< Activate timestamp on tamper detection event  */
+#define RTC_CR_ITSE_Pos              (24U)
+#define RTC_CR_ITSE_Msk              (0x1UL << RTC_CR_ITSE_Pos)                /*!< 0x01000000 */
+#define RTC_CR_ITSE                  RTC_CR_ITSE_Msk                           /*!< Timestamp on internal event enable  */
+#define RTC_CR_COE_Pos               (23U)
+#define RTC_CR_COE_Msk               (0x1UL << RTC_CR_COE_Pos)                 /*!< 0x00800000 */
+#define RTC_CR_COE                   RTC_CR_COE_Msk
+#define RTC_CR_OSEL_Pos              (21U)
+#define RTC_CR_OSEL_Msk              (0x3UL << RTC_CR_OSEL_Pos)                 /*!< 0x00600000 */
+#define RTC_CR_OSEL                  RTC_CR_OSEL_Msk
+#define RTC_CR_OSEL_0                (0x1UL << RTC_CR_OSEL_Pos)                 /*!< 0x00200000 */
+#define RTC_CR_OSEL_1                (0x2UL << RTC_CR_OSEL_Pos)                 /*!< 0x00400000 */
+#define RTC_CR_POL_Pos               (20U)
+#define RTC_CR_POL_Msk               (0x1UL << RTC_CR_POL_Pos)                  /*!< 0x00100000 */
+#define RTC_CR_POL                   RTC_CR_POL_Msk
+#define RTC_CR_COSEL_Pos             (19U)
+#define RTC_CR_COSEL_Msk             (0x1UL << RTC_CR_COSEL_Pos)                /*!< 0x00080000 */
+#define RTC_CR_COSEL                 RTC_CR_COSEL_Msk
+#define RTC_CR_BKP_Pos               (18U)
+#define RTC_CR_BKP_Msk               (0x1UL << RTC_CR_BKP_Pos)                  /*!< 0x00040000 */
+#define RTC_CR_BKP                   RTC_CR_BKP_Msk
+#define RTC_CR_SUB1H_Pos             (17U)
+#define RTC_CR_SUB1H_Msk             (0x1UL << RTC_CR_SUB1H_Pos)                /*!< 0x00020000 */
+#define RTC_CR_SUB1H                 RTC_CR_SUB1H_Msk
+#define RTC_CR_ADD1H_Pos             (16U)
+#define RTC_CR_ADD1H_Msk             (0x1UL << RTC_CR_ADD1H_Pos)                /*!< 0x00010000 */
+#define RTC_CR_ADD1H                 RTC_CR_ADD1H_Msk
+#define RTC_CR_TSIE_Pos              (15U)
+#define RTC_CR_TSIE_Msk              (0x1UL << RTC_CR_TSIE_Pos)                /*!< 0x00008000 */
+#define RTC_CR_TSIE                  RTC_CR_TSIE_Msk                           /*!< Timestamp interrupt enable > */
+#define RTC_CR_WUTIE_Pos             (14U)
+#define RTC_CR_WUTIE_Msk             (0x1UL << RTC_CR_WUTIE_Pos)               /*!< 0x00004000 */
+#define RTC_CR_WUTIE                 RTC_CR_WUTIE_Msk                          /*!< Wakeup timer interrupt enable > */
+#define RTC_CR_ALRBIE_Pos            (13U)
+#define RTC_CR_ALRBIE_Msk            (0x1UL << RTC_CR_ALRBIE_Pos)              /*!< 0x00002000 */
+#define RTC_CR_ALRBIE                RTC_CR_ALRBIE_Msk
+#define RTC_CR_ALRAIE_Pos            (12U)
+#define RTC_CR_ALRAIE_Msk            (0x1UL << RTC_CR_ALRAIE_Pos)              /*!< 0x00001000 */
+#define RTC_CR_ALRAIE                RTC_CR_ALRAIE_Msk
+#define RTC_CR_TSE_Pos               (11U)
+#define RTC_CR_TSE_Msk               (0x1UL << RTC_CR_TSE_Pos)                 /*!< 0x00000800 */
+#define RTC_CR_TSE                   RTC_CR_TSE_Msk                            /*!< timestamp enable > */
+#define RTC_CR_WUTE_Pos              (10U)
+#define RTC_CR_WUTE_Msk              (0x1UL << RTC_CR_WUTE_Pos)                /*!< 0x00000400 */
+#define RTC_CR_WUTE                  RTC_CR_WUTE_Msk                           /*!< Wakeup timer enable > */
+#define RTC_CR_ALRBE_Pos             (9U)
+#define RTC_CR_ALRBE_Msk             (0x1UL << RTC_CR_ALRBE_Pos)               /*!< 0x00000200 */
+#define RTC_CR_ALRBE                 RTC_CR_ALRBE_Msk
+#define RTC_CR_ALRAE_Pos             (8U)
+#define RTC_CR_ALRAE_Msk             (0x1UL << RTC_CR_ALRAE_Pos)                /*!< 0x00000100 */
+#define RTC_CR_ALRAE                 RTC_CR_ALRAE_Msk
+#define RTC_CR_FMT_Pos               (6U)
+#define RTC_CR_FMT_Msk               (0x1UL << RTC_CR_FMT_Pos)                  /*!< 0x00000040 */
+#define RTC_CR_FMT                   RTC_CR_FMT_Msk
+#define RTC_CR_BYPSHAD_Pos           (5U)
+#define RTC_CR_BYPSHAD_Msk           (0x1UL << RTC_CR_BYPSHAD_Pos)              /*!< 0x00000020 */
+#define RTC_CR_BYPSHAD               RTC_CR_BYPSHAD_Msk
+#define RTC_CR_REFCKON_Pos           (4U)
+#define RTC_CR_REFCKON_Msk           (0x1UL << RTC_CR_REFCKON_Pos)              /*!< 0x00000010 */
+#define RTC_CR_REFCKON               RTC_CR_REFCKON_Msk
+#define RTC_CR_TSEDGE_Pos            (3U)
+#define RTC_CR_TSEDGE_Msk            (0x1UL << RTC_CR_TSEDGE_Pos)              /*!< 0x00000008 */
+#define RTC_CR_TSEDGE                RTC_CR_TSEDGE_Msk                         /*!< Timestamp event active edge > */
+#define RTC_CR_WUCKSEL_Pos           (0U)
+#define RTC_CR_WUCKSEL_Msk           (0x7UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000007 */
+#define RTC_CR_WUCKSEL               RTC_CR_WUCKSEL_Msk                        /*!< Wakeup clock selection > */
+#define RTC_CR_WUCKSEL_0             (0x1UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000001 */
+#define RTC_CR_WUCKSEL_1             (0x2UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000002 */
+#define RTC_CR_WUCKSEL_2             (0x4UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000004 */
+
+/********************  Bits definition for RTC_WPR register  ******************/
+#define RTC_WPR_KEY_Pos              (0U)
+#define RTC_WPR_KEY_Msk              (0xFFUL << RTC_WPR_KEY_Pos)                /*!< 0x000000FF */
+#define RTC_WPR_KEY                  RTC_WPR_KEY_Msk
+
+/********************  Bits definition for RTC_CALR register  *****************/
+#define RTC_CALR_CALP_Pos            (15U)
+#define RTC_CALR_CALP_Msk            (0x1UL << RTC_CALR_CALP_Pos)               /*!< 0x00008000 */
+#define RTC_CALR_CALP                RTC_CALR_CALP_Msk
+#define RTC_CALR_CALW8_Pos           (14U)
+#define RTC_CALR_CALW8_Msk           (0x1UL << RTC_CALR_CALW8_Pos)              /*!< 0x00004000 */
+#define RTC_CALR_CALW8               RTC_CALR_CALW8_Msk
+#define RTC_CALR_CALW16_Pos          (13U)
+#define RTC_CALR_CALW16_Msk          (0x1UL << RTC_CALR_CALW16_Pos)             /*!< 0x00002000 */
+#define RTC_CALR_CALW16              RTC_CALR_CALW16_Msk
+#define RTC_CALR_CALM_Pos            (0U)
+#define RTC_CALR_CALM_Msk            (0x1FFUL << RTC_CALR_CALM_Pos)             /*!< 0x000001FF */
+#define RTC_CALR_CALM                RTC_CALR_CALM_Msk
+#define RTC_CALR_CALM_0              (0x001UL << RTC_CALR_CALM_Pos)             /*!< 0x00000001 */
+#define RTC_CALR_CALM_1              (0x002UL << RTC_CALR_CALM_Pos)             /*!< 0x00000002 */
+#define RTC_CALR_CALM_2              (0x004UL << RTC_CALR_CALM_Pos)             /*!< 0x00000004 */
+#define RTC_CALR_CALM_3              (0x008UL << RTC_CALR_CALM_Pos)             /*!< 0x00000008 */
+#define RTC_CALR_CALM_4              (0x010UL << RTC_CALR_CALM_Pos)             /*!< 0x00000010 */
+#define RTC_CALR_CALM_5              (0x020UL << RTC_CALR_CALM_Pos)             /*!< 0x00000020 */
+#define RTC_CALR_CALM_6              (0x040UL << RTC_CALR_CALM_Pos)             /*!< 0x00000040 */
+#define RTC_CALR_CALM_7              (0x080UL << RTC_CALR_CALM_Pos)             /*!< 0x00000080 */
+#define RTC_CALR_CALM_8              (0x100UL << RTC_CALR_CALM_Pos)             /*!< 0x00000100 */
+
+/********************  Bits definition for RTC_SHIFTR register  ***************/
+#define RTC_SHIFTR_SUBFS_Pos         (0U)
+#define RTC_SHIFTR_SUBFS_Msk         (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00007FFF */
+#define RTC_SHIFTR_SUBFS             RTC_SHIFTR_SUBFS_Msk
+#define RTC_SHIFTR_ADD1S_Pos         (31U)
+#define RTC_SHIFTR_ADD1S_Msk         (0x1UL << RTC_SHIFTR_ADD1S_Pos)            /*!< 0x80000000 */
+#define RTC_SHIFTR_ADD1S             RTC_SHIFTR_ADD1S_Msk
+
+/********************  Bits definition for RTC_TSTR register  *****************/
+#define RTC_TSTR_PM_Pos              (22U)
+#define RTC_TSTR_PM_Msk              (0x1UL << RTC_TSTR_PM_Pos)                /*!< 0x00400000 */
+#define RTC_TSTR_PM                  RTC_TSTR_PM_Msk                           /*!< AM-PM notation > */
+#define RTC_TSTR_HT_Pos              (20U)
+#define RTC_TSTR_HT_Msk              (0x3UL << RTC_TSTR_HT_Pos)                /*!< 0x00300000 */
+#define RTC_TSTR_HT                  RTC_TSTR_HT_Msk
+#define RTC_TSTR_HT_0                (0x1UL << RTC_TSTR_HT_Pos)                /*!< 0x00100000 */
+#define RTC_TSTR_HT_1                (0x2UL << RTC_TSTR_HT_Pos)                /*!< 0x00200000 */
+#define RTC_TSTR_HU_Pos              (16U)
+#define RTC_TSTR_HU_Msk              (0xFUL << RTC_TSTR_HU_Pos)                /*!< 0x000F0000 */
+#define RTC_TSTR_HU                  RTC_TSTR_HU_Msk
+#define RTC_TSTR_HU_0                (0x1UL << RTC_TSTR_HU_Pos)                /*!< 0x00010000 */
+#define RTC_TSTR_HU_1                (0x2UL << RTC_TSTR_HU_Pos)                /*!< 0x00020000 */
+#define RTC_TSTR_HU_2                (0x4UL << RTC_TSTR_HU_Pos)                /*!< 0x00040000 */
+#define RTC_TSTR_HU_3                (0x8UL << RTC_TSTR_HU_Pos)                /*!< 0x00080000 */
+#define RTC_TSTR_MNT_Pos             (12U)
+#define RTC_TSTR_MNT_Msk             (0x7UL << RTC_TSTR_MNT_Pos)               /*!< 0x00007000 */
+#define RTC_TSTR_MNT                 RTC_TSTR_MNT_Msk
+#define RTC_TSTR_MNT_0               (0x1UL << RTC_TSTR_MNT_Pos)               /*!< 0x00001000 */
+#define RTC_TSTR_MNT_1               (0x2UL << RTC_TSTR_MNT_Pos)               /*!< 0x00002000 */
+#define RTC_TSTR_MNT_2               (0x4UL << RTC_TSTR_MNT_Pos)                /*!< 0x00004000 */
+#define RTC_TSTR_MNU_Pos             (8U)
+#define RTC_TSTR_MNU_Msk             (0xFUL << RTC_TSTR_MNU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSTR_MNU                 RTC_TSTR_MNU_Msk
+#define RTC_TSTR_MNU_0               (0x1UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000100 */
+#define RTC_TSTR_MNU_1               (0x2UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000200 */
+#define RTC_TSTR_MNU_2               (0x4UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000400 */
+#define RTC_TSTR_MNU_3               (0x8UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000800 */
+#define RTC_TSTR_ST_Pos              (4U)
+#define RTC_TSTR_ST_Msk              (0x7UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000070 */
+#define RTC_TSTR_ST                  RTC_TSTR_ST_Msk
+#define RTC_TSTR_ST_0                (0x1UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000010 */
+#define RTC_TSTR_ST_1                (0x2UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000020 */
+#define RTC_TSTR_ST_2                (0x4UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000040 */
+#define RTC_TSTR_SU_Pos              (0U)
+#define RTC_TSTR_SU_Msk              (0xFUL << RTC_TSTR_SU_Pos)                 /*!< 0x0000000F */
+#define RTC_TSTR_SU                  RTC_TSTR_SU_Msk
+#define RTC_TSTR_SU_0                (0x1UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000001 */
+#define RTC_TSTR_SU_1                (0x2UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000002 */
+#define RTC_TSTR_SU_2                (0x4UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000004 */
+#define RTC_TSTR_SU_3                (0x8UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSDR register  *****************/
+#define RTC_TSDR_WDU_Pos             (13U)
+#define RTC_TSDR_WDU_Msk             (0x7UL << RTC_TSDR_WDU_Pos)               /*!< 0x0000E000 */
+#define RTC_TSDR_WDU                 RTC_TSDR_WDU_Msk                          /*!< Week day units > */
+#define RTC_TSDR_WDU_0               (0x1UL << RTC_TSDR_WDU_Pos)               /*!< 0x00002000 */
+#define RTC_TSDR_WDU_1               (0x2UL << RTC_TSDR_WDU_Pos)               /*!< 0x00004000 */
+#define RTC_TSDR_WDU_2               (0x4UL << RTC_TSDR_WDU_Pos)               /*!< 0x00008000 */
+#define RTC_TSDR_MT_Pos              (12U)
+#define RTC_TSDR_MT_Msk              (0x1UL << RTC_TSDR_MT_Pos)                /*!< 0x00001000 */
+#define RTC_TSDR_MT                  RTC_TSDR_MT_Msk
+#define RTC_TSDR_MU_Pos              (8U)
+#define RTC_TSDR_MU_Msk              (0xFUL << RTC_TSDR_MU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSDR_MU                  RTC_TSDR_MU_Msk
+#define RTC_TSDR_MU_0                (0x1UL << RTC_TSDR_MU_Pos)                /*!< 0x00000100 */
+#define RTC_TSDR_MU_1                (0x2UL << RTC_TSDR_MU_Pos)                /*!< 0x00000200 */
+#define RTC_TSDR_MU_2                (0x4UL << RTC_TSDR_MU_Pos)                /*!< 0x00000400 */
+#define RTC_TSDR_MU_3                (0x8UL << RTC_TSDR_MU_Pos)                /*!< 0x00000800 */
+#define RTC_TSDR_DT_Pos              (4U)
+#define RTC_TSDR_DT_Msk              (0x3UL << RTC_TSDR_DT_Pos)                /*!< 0x00000030 */
+#define RTC_TSDR_DT                  RTC_TSDR_DT_Msk
+#define RTC_TSDR_DT_0                (0x1UL << RTC_TSDR_DT_Pos)                /*!< 0x00000010 */
+#define RTC_TSDR_DT_1                (0x2UL << RTC_TSDR_DT_Pos)                /*!< 0x00000020 */
+#define RTC_TSDR_DU_Pos              (0U)
+#define RTC_TSDR_DU_Msk              (0xFUL << RTC_TSDR_DU_Pos)                /*!< 0x0000000F */
+#define RTC_TSDR_DU                  RTC_TSDR_DU_Msk
+#define RTC_TSDR_DU_0                (0x1UL << RTC_TSDR_DU_Pos)                /*!< 0x00000001 */
+#define RTC_TSDR_DU_1                (0x2UL << RTC_TSDR_DU_Pos)                /*!< 0x00000002 */
+#define RTC_TSDR_DU_2                (0x4UL << RTC_TSDR_DU_Pos)                /*!< 0x00000004 */
+#define RTC_TSDR_DU_3                (0x8UL << RTC_TSDR_DU_Pos)                /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSSSR register  ****************/
+#define RTC_TSSSR_SS_Pos             (0U)
+#define RTC_TSSSR_SS_Msk             (0xFFFFUL << RTC_TSSSR_SS_Pos)            /*!< 0x0000FFFF */
+#define RTC_TSSSR_SS                 RTC_TSSSR_SS_Msk                          /*!< Sub second value > */
+
+/********************  Bits definition for RTC_ALRMAR register  ***************/
+#define RTC_ALRMAR_MSK4_Pos          (31U)
+#define RTC_ALRMAR_MSK4_Msk          (0x1UL << RTC_ALRMAR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMAR_MSK4              RTC_ALRMAR_MSK4_Msk
+#define RTC_ALRMAR_WDSEL_Pos         (30U)
+#define RTC_ALRMAR_WDSEL_Msk         (0x1UL << RTC_ALRMAR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMAR_WDSEL             RTC_ALRMAR_WDSEL_Msk
+#define RTC_ALRMAR_DT_Pos            (28U)
+#define RTC_ALRMAR_DT_Msk            (0x3UL << RTC_ALRMAR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMAR_DT                RTC_ALRMAR_DT_Msk
+#define RTC_ALRMAR_DT_0              (0x1UL << RTC_ALRMAR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMAR_DT_1              (0x2UL << RTC_ALRMAR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMAR_DU_Pos            (24U)
+#define RTC_ALRMAR_DU_Msk            (0xFUL << RTC_ALRMAR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMAR_DU                RTC_ALRMAR_DU_Msk
+#define RTC_ALRMAR_DU_0              (0x1UL << RTC_ALRMAR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMAR_DU_1              (0x2UL << RTC_ALRMAR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMAR_DU_2              (0x4UL << RTC_ALRMAR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMAR_DU_3              (0x8UL << RTC_ALRMAR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMAR_MSK3_Pos          (23U)
+#define RTC_ALRMAR_MSK3_Msk          (0x1UL << RTC_ALRMAR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMAR_MSK3              RTC_ALRMAR_MSK3_Msk
+#define RTC_ALRMAR_PM_Pos            (22U)
+#define RTC_ALRMAR_PM_Msk            (0x1UL << RTC_ALRMAR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMAR_PM                RTC_ALRMAR_PM_Msk
+#define RTC_ALRMAR_HT_Pos            (20U)
+#define RTC_ALRMAR_HT_Msk            (0x3UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMAR_HT                RTC_ALRMAR_HT_Msk
+#define RTC_ALRMAR_HT_0              (0x1UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMAR_HT_1              (0x2UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMAR_HU_Pos            (16U)
+#define RTC_ALRMAR_HU_Msk            (0xFUL << RTC_ALRMAR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMAR_HU                RTC_ALRMAR_HU_Msk
+#define RTC_ALRMAR_HU_0              (0x1UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMAR_HU_1              (0x2UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMAR_HU_2              (0x4UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMAR_HU_3              (0x8UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMAR_MSK2_Pos          (15U)
+#define RTC_ALRMAR_MSK2_Msk          (0x1UL << RTC_ALRMAR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMAR_MSK2              RTC_ALRMAR_MSK2_Msk
+#define RTC_ALRMAR_MNT_Pos           (12U)
+#define RTC_ALRMAR_MNT_Msk           (0x7UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMAR_MNT               RTC_ALRMAR_MNT_Msk
+#define RTC_ALRMAR_MNT_0             (0x1UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMAR_MNT_1             (0x2UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMAR_MNT_2             (0x4UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMAR_MNU_Pos           (8U)
+#define RTC_ALRMAR_MNU_Msk           (0xFUL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMAR_MNU               RTC_ALRMAR_MNU_Msk
+#define RTC_ALRMAR_MNU_0             (0x1UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMAR_MNU_1             (0x2UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMAR_MNU_2             (0x4UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMAR_MNU_3             (0x8UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMAR_MSK1_Pos          (7U)
+#define RTC_ALRMAR_MSK1_Msk          (0x1UL << RTC_ALRMAR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMAR_MSK1              RTC_ALRMAR_MSK1_Msk
+#define RTC_ALRMAR_ST_Pos            (4U)
+#define RTC_ALRMAR_ST_Msk            (0x7UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMAR_ST                RTC_ALRMAR_ST_Msk
+#define RTC_ALRMAR_ST_0              (0x1UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMAR_ST_1              (0x2UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMAR_ST_2              (0x4UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMAR_SU_Pos            (0U)
+#define RTC_ALRMAR_SU_Msk            (0xFUL << RTC_ALRMAR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMAR_SU                RTC_ALRMAR_SU_Msk
+#define RTC_ALRMAR_SU_0              (0x1UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMAR_SU_1              (0x2UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMAR_SU_2              (0x4UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMAR_SU_3              (0x8UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMASSR_MASKSS_Pos      (24U)
+#define RTC_ALRMASSR_MASKSS_Msk      (0xFUL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMASSR_MASKSS          RTC_ALRMASSR_MASKSS_Msk
+#define RTC_ALRMASSR_MASKSS_0        (0x1UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMASSR_MASKSS_1        (0x2UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMASSR_MASKSS_2        (0x4UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMASSR_MASKSS_3        (0x8UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMASSR_SS_Pos          (0U)
+#define RTC_ALRMASSR_SS_Msk          (0x7FFFUL << RTC_ALRMASSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMASSR_SS              RTC_ALRMASSR_SS_Msk
+
+/********************  Bits definition for RTC_ALRMBR register  ***************/
+#define RTC_ALRMBR_MSK4_Pos          (31U)
+#define RTC_ALRMBR_MSK4_Msk          (0x1UL << RTC_ALRMBR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMBR_MSK4              RTC_ALRMBR_MSK4_Msk
+#define RTC_ALRMBR_WDSEL_Pos         (30U)
+#define RTC_ALRMBR_WDSEL_Msk         (0x1UL << RTC_ALRMBR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMBR_WDSEL             RTC_ALRMBR_WDSEL_Msk
+#define RTC_ALRMBR_DT_Pos            (28U)
+#define RTC_ALRMBR_DT_Msk            (0x3UL << RTC_ALRMBR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMBR_DT                RTC_ALRMBR_DT_Msk
+#define RTC_ALRMBR_DT_0              (0x1UL << RTC_ALRMBR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMBR_DT_1              (0x2UL << RTC_ALRMBR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMBR_DU_Pos            (24U)
+#define RTC_ALRMBR_DU_Msk            (0xFUL << RTC_ALRMBR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMBR_DU                RTC_ALRMBR_DU_Msk
+#define RTC_ALRMBR_DU_0              (0x1UL << RTC_ALRMBR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMBR_DU_1              (0x2UL << RTC_ALRMBR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMBR_DU_2              (0x4UL << RTC_ALRMBR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMBR_DU_3              (0x8UL << RTC_ALRMBR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMBR_MSK3_Pos          (23U)
+#define RTC_ALRMBR_MSK3_Msk          (0x1UL << RTC_ALRMBR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMBR_MSK3              RTC_ALRMBR_MSK3_Msk
+#define RTC_ALRMBR_PM_Pos            (22U)
+#define RTC_ALRMBR_PM_Msk            (0x1UL << RTC_ALRMBR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMBR_PM                RTC_ALRMBR_PM_Msk
+#define RTC_ALRMBR_HT_Pos            (20U)
+#define RTC_ALRMBR_HT_Msk            (0x3UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMBR_HT                RTC_ALRMBR_HT_Msk
+#define RTC_ALRMBR_HT_0              (0x1UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMBR_HT_1              (0x2UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMBR_HU_Pos            (16U)
+#define RTC_ALRMBR_HU_Msk            (0xFUL << RTC_ALRMBR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMBR_HU                RTC_ALRMBR_HU_Msk
+#define RTC_ALRMBR_HU_0              (0x1UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMBR_HU_1              (0x2UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMBR_HU_2              (0x4UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMBR_HU_3              (0x8UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMBR_MSK2_Pos          (15U)
+#define RTC_ALRMBR_MSK2_Msk          (0x1UL << RTC_ALRMBR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMBR_MSK2              RTC_ALRMBR_MSK2_Msk
+#define RTC_ALRMBR_MNT_Pos           (12U)
+#define RTC_ALRMBR_MNT_Msk           (0x7UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMBR_MNT               RTC_ALRMBR_MNT_Msk
+#define RTC_ALRMBR_MNT_0             (0x1UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMBR_MNT_1             (0x2UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMBR_MNT_2             (0x4UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMBR_MNU_Pos           (8U)
+#define RTC_ALRMBR_MNU_Msk           (0xFUL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMBR_MNU               RTC_ALRMBR_MNU_Msk
+#define RTC_ALRMBR_MNU_0             (0x1UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMBR_MNU_1             (0x2UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMBR_MNU_2             (0x4UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMBR_MNU_3             (0x8UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMBR_MSK1_Pos          (7U)
+#define RTC_ALRMBR_MSK1_Msk          (0x1UL << RTC_ALRMBR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMBR_MSK1              RTC_ALRMBR_MSK1_Msk
+#define RTC_ALRMBR_ST_Pos            (4U)
+#define RTC_ALRMBR_ST_Msk            (0x7UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMBR_ST                RTC_ALRMBR_ST_Msk
+#define RTC_ALRMBR_ST_0              (0x1UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMBR_ST_1              (0x2UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMBR_ST_2              (0x4UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMBR_SU_Pos            (0U)
+#define RTC_ALRMBR_SU_Msk            (0xFUL << RTC_ALRMBR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMBR_SU                RTC_ALRMBR_SU_Msk
+#define RTC_ALRMBR_SU_0              (0x1UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMBR_SU_1              (0x2UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMBR_SU_2              (0x4UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMBR_SU_3              (0x8UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMBSSR_MASKSS_Pos      (24U)
+#define RTC_ALRMBSSR_MASKSS_Msk      (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMBSSR_MASKSS          RTC_ALRMBSSR_MASKSS_Msk
+#define RTC_ALRMBSSR_MASKSS_0        (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMBSSR_MASKSS_1        (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMBSSR_MASKSS_2        (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMBSSR_MASKSS_3        (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMBSSR_SS_Pos          (0U)
+#define RTC_ALRMBSSR_SS_Msk          (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMBSSR_SS              RTC_ALRMBSSR_SS_Msk
+
+/********************  Bits definition for RTC_SR register  *******************/
+#define RTC_SR_ITSF_Pos              (5U)
+#define RTC_SR_ITSF_Msk              (0x1UL << RTC_SR_ITSF_Pos)                /*!< 0x00000020 */
+#define RTC_SR_ITSF                  RTC_SR_ITSF_Msk
+#define RTC_SR_TSOVF_Pos             (4U)
+#define RTC_SR_TSOVF_Msk             (0x1UL << RTC_SR_TSOVF_Pos)               /*!< 0x00000010 */
+#define RTC_SR_TSOVF                 RTC_SR_TSOVF_Msk                          /*!< Timestamp overflow flag > */
+#define RTC_SR_TSF_Pos               (3U)
+#define RTC_SR_TSF_Msk               (0x1UL << RTC_SR_TSF_Pos)                 /*!< 0x00000008 */
+#define RTC_SR_TSF                   RTC_SR_TSF_Msk                            /*!< Timestamp flag > */
+#define RTC_SR_WUTF_Pos              (2U)
+#define RTC_SR_WUTF_Msk              (0x1UL << RTC_SR_WUTF_Pos)                /*!< 0x00000004 */
+#define RTC_SR_WUTF                  RTC_SR_WUTF_Msk                           /*!< Wakeup timer flag > */
+#define RTC_SR_ALRBF_Pos             (1U)
+#define RTC_SR_ALRBF_Msk             (0x1UL << RTC_SR_ALRBF_Pos)               /*!< 0x00000002 */
+#define RTC_SR_ALRBF                 RTC_SR_ALRBF_Msk
+#define RTC_SR_ALRAF_Pos             (0U)
+#define RTC_SR_ALRAF_Msk             (0x1UL << RTC_SR_ALRAF_Pos)               /*!< 0x00000001 */
+#define RTC_SR_ALRAF                 RTC_SR_ALRAF_Msk
+
+/********************  Bits definition for RTC_MISR register  *****************/
+#define RTC_MISR_ITSMF_Pos           (5U)
+#define RTC_MISR_ITSMF_Msk           (0x1UL << RTC_MISR_ITSMF_Pos)             /*!< 0x00000020 */
+#define RTC_MISR_ITSMF               RTC_MISR_ITSMF_Msk
+#define RTC_MISR_TSOVMF_Pos          (4U)
+#define RTC_MISR_TSOVMF_Msk          (0x1UL << RTC_MISR_TSOVMF_Pos)            /*!< 0x00000010 */
+#define RTC_MISR_TSOVMF              RTC_MISR_TSOVMF_Msk                       /*!< Timestamp overflow masked flag > */
+#define RTC_MISR_TSMF_Pos            (3U)
+#define RTC_MISR_TSMF_Msk            (0x1UL << RTC_MISR_TSMF_Pos)              /*!< 0x00000008 */
+#define RTC_MISR_TSMF                RTC_MISR_TSMF_Msk                         /*!< Timestamp masked flag > */
+#define RTC_MISR_WUTMF_Pos           (2U)
+#define RTC_MISR_WUTMF_Msk           (0x1UL << RTC_MISR_WUTMF_Pos)             /*!< 0x00000004 */
+#define RTC_MISR_WUTMF               RTC_MISR_WUTMF_Msk                        /*!< Wakeup timer masked flag > */
+#define RTC_MISR_ALRBMF_Pos          (1U)
+#define RTC_MISR_ALRBMF_Msk          (0x1UL << RTC_MISR_ALRBMF_Pos)            /*!< 0x00000002 */
+#define RTC_MISR_ALRBMF              RTC_MISR_ALRBMF_Msk
+#define RTC_MISR_ALRAMF_Pos          (0U)
+#define RTC_MISR_ALRAMF_Msk          (0x1UL << RTC_MISR_ALRAMF_Pos)            /*!< 0x00000001 */
+#define RTC_MISR_ALRAMF              RTC_MISR_ALRAMF_Msk
+
+/********************  Bits definition for RTC_SCR register  ******************/
+#define RTC_SCR_CITSF_Pos            (5U)
+#define RTC_SCR_CITSF_Msk            (0x1UL << RTC_SCR_CITSF_Pos)              /*!< 0x00000020 */
+#define RTC_SCR_CITSF                RTC_SCR_CITSF_Msk
+#define RTC_SCR_CTSOVF_Pos           (4U)
+#define RTC_SCR_CTSOVF_Msk           (0x1UL << RTC_SCR_CTSOVF_Pos)             /*!< 0x00000010 */
+#define RTC_SCR_CTSOVF               RTC_SCR_CTSOVF_Msk                        /*!< Clear timestamp overflow flag > */
+#define RTC_SCR_CTSF_Pos             (3U)
+#define RTC_SCR_CTSF_Msk             (0x1UL << RTC_SCR_CTSF_Pos)               /*!< 0x00000008 */
+#define RTC_SCR_CTSF                 RTC_SCR_CTSF_Msk                          /*!< Clear timestamp flag > */
+#define RTC_SCR_CWUTF_Pos            (2U)
+#define RTC_SCR_CWUTF_Msk            (0x1UL << RTC_SCR_CWUTF_Pos)              /*!< 0x00000004 */
+#define RTC_SCR_CWUTF                RTC_SCR_CWUTF_Msk                         /*!< Clear wakeup timer flag > */
+#define RTC_SCR_CALRBF_Pos           (1U)
+#define RTC_SCR_CALRBF_Msk           (0x1UL << RTC_SCR_CALRBF_Pos)             /*!< 0x00000002 */
+#define RTC_SCR_CALRBF               RTC_SCR_CALRBF_Msk
+#define RTC_SCR_CALRAF_Pos           (0U)
+#define RTC_SCR_CALRAF_Msk           (0x1UL << RTC_SCR_CALRAF_Pos)             /*!< 0x00000001 */
+#define RTC_SCR_CALRAF               RTC_SCR_CALRAF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                     Tamper and backup register (TAMP)                      */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for TAMP_CR1 register  *****************/
+#define TAMP_CR1_TAMP1E_Pos          (0U)
+#define TAMP_CR1_TAMP1E_Msk          (0x1UL << TAMP_CR1_TAMP1E_Pos)             /*!< 0x00000001 */
+#define TAMP_CR1_TAMP1E              TAMP_CR1_TAMP1E_Msk
+#define TAMP_CR1_TAMP2E_Pos          (1U)
+#define TAMP_CR1_TAMP2E_Msk          (0x1UL << TAMP_CR1_TAMP2E_Pos)             /*!< 0x00000002 */
+#define TAMP_CR1_TAMP2E              TAMP_CR1_TAMP2E_Msk
+#define TAMP_CR1_ITAMP3E_Pos         (18U)
+#define TAMP_CR1_ITAMP3E_Msk         (0x1UL << TAMP_CR1_ITAMP3E_Pos)            /*!< 0x00040000 */
+#define TAMP_CR1_ITAMP3E             TAMP_CR1_ITAMP3E_Msk
+#define TAMP_CR1_ITAMP4E_Pos         (19U)
+#define TAMP_CR1_ITAMP4E_Msk         (0x1UL << TAMP_CR1_ITAMP4E_Pos)            /*!< 0x00080000 */
+#define TAMP_CR1_ITAMP4E             TAMP_CR1_ITAMP4E_Msk
+#define TAMP_CR1_ITAMP5E_Pos         (20U)
+#define TAMP_CR1_ITAMP5E_Msk         (0x1UL << TAMP_CR1_ITAMP5E_Pos)            /*!< 0x00100000 */
+#define TAMP_CR1_ITAMP5E             TAMP_CR1_ITAMP5E_Msk
+#define TAMP_CR1_ITAMP6E_Pos         (21U)
+#define TAMP_CR1_ITAMP6E_Msk         (0x1UL << TAMP_CR1_ITAMP6E_Pos)            /*!< 0x00200000 */
+#define TAMP_CR1_ITAMP6E             TAMP_CR1_ITAMP6E_Msk
+
+/********************  Bits definition for TAMP_CR2 register  *****************/
+#define TAMP_CR2_TAMP1NOERASE_Pos    (0U)
+#define TAMP_CR2_TAMP1NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos)       /*!< 0x00000001 */
+#define TAMP_CR2_TAMP1NOERASE        TAMP_CR2_TAMP1NOERASE_Msk
+#define TAMP_CR2_TAMP2NOERASE_Pos    (1U)
+#define TAMP_CR2_TAMP2NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos)       /*!< 0x00000002 */
+#define TAMP_CR2_TAMP2NOERASE        TAMP_CR2_TAMP2NOERASE_Msk
+#define TAMP_CR2_TAMP1MSK_Pos        (16U)
+#define TAMP_CR2_TAMP1MSK_Msk        (0x1UL << TAMP_CR2_TAMP1MSK_Pos)           /*!< 0x00010000 */
+#define TAMP_CR2_TAMP1MSK            TAMP_CR2_TAMP1MSK_Msk
+#define TAMP_CR2_TAMP2MSK_Pos        (17U)
+#define TAMP_CR2_TAMP2MSK_Msk        (0x1UL << TAMP_CR2_TAMP2MSK_Pos)           /*!< 0x00020000 */
+#define TAMP_CR2_TAMP2MSK            TAMP_CR2_TAMP2MSK_Msk
+#define TAMP_CR2_TAMP1TRG_Pos        (24U)
+#define TAMP_CR2_TAMP1TRG_Msk        (0x1UL << TAMP_CR2_TAMP1TRG_Pos)           /*!< 0x01000000 */
+#define TAMP_CR2_TAMP1TRG            TAMP_CR2_TAMP1TRG_Msk
+#define TAMP_CR2_TAMP2TRG_Pos        (25U)
+#define TAMP_CR2_TAMP2TRG_Msk        (0x1UL << TAMP_CR2_TAMP2TRG_Pos)           /*!< 0x02000000 */
+#define TAMP_CR2_TAMP2TRG            TAMP_CR2_TAMP2TRG_Msk
+
+/********************  Bits definition for TAMP_FLTCR register  ***************/
+#define TAMP_FLTCR_TAMPFREQ_0        0x00000001U
+#define TAMP_FLTCR_TAMPFREQ_1        0x00000002U
+#define TAMP_FLTCR_TAMPFREQ_2        0x00000004U
+#define TAMP_FLTCR_TAMPFREQ_Pos      (0U)
+#define TAMP_FLTCR_TAMPFREQ_Msk      (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos)         /*!< 0x00000007 */
+#define TAMP_FLTCR_TAMPFREQ          TAMP_FLTCR_TAMPFREQ_Msk
+#define TAMP_FLTCR_TAMPFLT_0         0x00000008U
+#define TAMP_FLTCR_TAMPFLT_1         0x00000010U
+#define TAMP_FLTCR_TAMPFLT_Pos       (3U)
+#define TAMP_FLTCR_TAMPFLT_Msk       (0x3UL << TAMP_FLTCR_TAMPFLT_Pos)          /*!< 0x00000018 */
+#define TAMP_FLTCR_TAMPFLT           TAMP_FLTCR_TAMPFLT_Msk
+#define TAMP_FLTCR_TAMPPRCH_0        0x00000020U
+#define TAMP_FLTCR_TAMPPRCH_1        0x00000040U
+#define TAMP_FLTCR_TAMPPRCH_Pos      (5U)
+#define TAMP_FLTCR_TAMPPRCH_Msk      (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos)         /*!< 0x00000060 */
+#define TAMP_FLTCR_TAMPPRCH          TAMP_FLTCR_TAMPPRCH_Msk
+#define TAMP_FLTCR_TAMPPUDIS_Pos     (7U)
+#define TAMP_FLTCR_TAMPPUDIS_Msk     (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos)        /*!< 0x00000080 */
+#define TAMP_FLTCR_TAMPPUDIS         TAMP_FLTCR_TAMPPUDIS_Msk
+
+/********************  Bits definition for TAMP_IER register  *****************/
+#define TAMP_IER_TAMP1IE_Pos         (0U)
+#define TAMP_IER_TAMP1IE_Msk         (0x1UL << TAMP_IER_TAMP1IE_Pos)            /*!< 0x00000001 */
+#define TAMP_IER_TAMP1IE             TAMP_IER_TAMP1IE_Msk
+#define TAMP_IER_TAMP2IE_Pos         (1U)
+#define TAMP_IER_TAMP2IE_Msk         (0x1UL << TAMP_IER_TAMP2IE_Pos)            /*!< 0x00000002 */
+#define TAMP_IER_TAMP2IE             TAMP_IER_TAMP2IE_Msk
+#define TAMP_IER_ITAMP3IE_Pos        (18U)
+#define TAMP_IER_ITAMP3IE_Msk        (0x1UL << TAMP_IER_ITAMP3IE_Pos)           /*!< 0x00040000 */
+#define TAMP_IER_ITAMP3IE            TAMP_IER_ITAMP3IE_Msk
+#define TAMP_IER_ITAMP4IE_Pos        (19U)
+#define TAMP_IER_ITAMP4IE_Msk        (0x1UL << TAMP_IER_ITAMP4IE_Pos)           /*!< 0x00080000 */
+#define TAMP_IER_ITAMP4IE            TAMP_IER_ITAMP4IE_Msk
+#define TAMP_IER_ITAMP5IE_Pos        (20U)
+#define TAMP_IER_ITAMP5IE_Msk        (0x1UL << TAMP_IER_ITAMP5IE_Pos)           /*!< 0x00100000 */
+#define TAMP_IER_ITAMP5IE            TAMP_IER_ITAMP5IE_Msk
+#define TAMP_IER_ITAMP6IE_Pos        (21U)
+#define TAMP_IER_ITAMP6IE_Msk        (0x1UL << TAMP_IER_ITAMP6IE_Pos)           /*!< 0x00200000 */
+#define TAMP_IER_ITAMP6IE            TAMP_IER_ITAMP6IE_Msk
+
+/********************  Bits definition for TAMP_SR register  ******************/
+#define TAMP_SR_TAMP1F_Pos           (0U)
+#define TAMP_SR_TAMP1F_Msk           (0x1UL << TAMP_SR_TAMP1F_Pos)              /*!< 0x00000001 */
+#define TAMP_SR_TAMP1F               TAMP_SR_TAMP1F_Msk
+#define TAMP_SR_TAMP2F_Pos           (1U)
+#define TAMP_SR_TAMP2F_Msk           (0x1UL << TAMP_SR_TAMP2F_Pos)              /*!< 0x00000002 */
+#define TAMP_SR_TAMP2F               TAMP_SR_TAMP2F_Msk
+#define TAMP_SR_ITAMP3F_Pos          (18U)
+#define TAMP_SR_ITAMP3F_Msk          (0x1UL << TAMP_SR_ITAMP3F_Pos)             /*!< 0x00040000 */
+#define TAMP_SR_ITAMP3F              TAMP_SR_ITAMP3F_Msk
+#define TAMP_SR_ITAMP4F_Pos          (19U)
+#define TAMP_SR_ITAMP4F_Msk          (0x1UL << TAMP_SR_ITAMP4F_Pos)             /*!< 0x00080000 */
+#define TAMP_SR_ITAMP4F              TAMP_SR_ITAMP4F_Msk
+#define TAMP_SR_ITAMP5F_Pos          (20U)
+#define TAMP_SR_ITAMP5F_Msk          (0x1UL << TAMP_SR_ITAMP5F_Pos)             /*!< 0x00100000 */
+#define TAMP_SR_ITAMP5F              TAMP_SR_ITAMP5F_Msk
+#define TAMP_SR_ITAMP6F_Pos          (21U)
+#define TAMP_SR_ITAMP6F_Msk          (0x1UL << TAMP_SR_ITAMP6F_Pos)             /*!< 0x00200000 */
+#define TAMP_SR_ITAMP6F              TAMP_SR_ITAMP6F_Msk
+
+/********************  Bits definition for TAMP_MISR register  ****************/
+#define TAMP_MISR_TAMP1MF_Pos        (0U)
+#define TAMP_MISR_TAMP1MF_Msk        (0x1UL << TAMP_MISR_TAMP1MF_Pos)           /*!< 0x00000001 */
+#define TAMP_MISR_TAMP1MF            TAMP_MISR_TAMP1MF_Msk
+#define TAMP_MISR_TAMP2MF_Pos        (1U)
+#define TAMP_MISR_TAMP2MF_Msk        (0x1UL << TAMP_MISR_TAMP2MF_Pos)           /*!< 0x00000002 */
+#define TAMP_MISR_TAMP2MF            TAMP_MISR_TAMP2MF_Msk
+#define TAMP_MISR_ITAMP3MF_Pos       (18U)
+#define TAMP_MISR_ITAMP3MF_Msk       (0x1UL << TAMP_MISR_ITAMP3MF_Pos)          /*!< 0x00040000 */
+#define TAMP_MISR_ITAMP3MF           TAMP_MISR_ITAMP3MF_Msk
+#define TAMP_MISR_ITAMP4MF_Pos       (19U)
+#define TAMP_MISR_ITAMP4MF_Msk       (0x1UL << TAMP_MISR_ITAMP4MF_Pos)          /*!< 0x00080000 */
+#define TAMP_MISR_ITAMP4MF           TAMP_MISR_ITAMP4MF_Msk
+#define TAMP_MISR_ITAMP5MF_Pos       (20U)
+#define TAMP_MISR_ITAMP5MF_Msk       (0x1UL << TAMP_MISR_ITAMP5MF_Pos)          /*!< 0x00100000 */
+#define TAMP_MISR_ITAMP5MF           TAMP_MISR_ITAMP5MF_Msk
+#define TAMP_MISR_ITAMP6MF_Pos       (21U)
+#define TAMP_MISR_ITAMP6MF_Msk       (0x1UL << TAMP_MISR_ITAMP6MF_Pos)          /*!< 0x00200000 */
+#define TAMP_MISR_ITAMP6MF           TAMP_MISR_ITAMP6MF_Msk
+
+/********************  Bits definition for TAMP_SCR register  *****************/
+#define TAMP_SCR_CTAMP1F_Pos         (0U)
+#define TAMP_SCR_CTAMP1F_Msk         (0x1UL << TAMP_SCR_CTAMP1F_Pos)            /*!< 0x00000001 */
+#define TAMP_SCR_CTAMP1F             TAMP_SCR_CTAMP1F_Msk
+#define TAMP_SCR_CTAMP2F_Pos         (1U)
+#define TAMP_SCR_CTAMP2F_Msk         (0x1UL << TAMP_SCR_CTAMP2F_Pos)            /*!< 0x00000002 */
+#define TAMP_SCR_CTAMP2F             TAMP_SCR_CTAMP2F_Msk
+#define TAMP_SCR_CITAMP3F_Pos        (18U)
+#define TAMP_SCR_CITAMP3F_Msk        (0x1UL << TAMP_SCR_CITAMP3F_Pos)           /*!< 0x00040000 */
+#define TAMP_SCR_CITAMP3F            TAMP_SCR_CITAMP3F_Msk
+#define TAMP_SCR_CITAMP4F_Pos        (19U)
+#define TAMP_SCR_CITAMP4F_Msk        (0x1UL << TAMP_SCR_CITAMP4F_Pos)           /*!< 0x00080000 */
+#define TAMP_SCR_CITAMP4F            TAMP_SCR_CITAMP4F_Msk
+#define TAMP_SCR_CITAMP5F_Pos        (20U)
+#define TAMP_SCR_CITAMP5F_Msk        (0x1UL << TAMP_SCR_CITAMP5F_Pos)           /*!< 0x00100000 */
+#define TAMP_SCR_CITAMP5F            TAMP_SCR_CITAMP5F_Msk
+#define TAMP_SCR_CITAMP6F_Pos        (21U)
+#define TAMP_SCR_CITAMP6F_Msk        (0x1UL << TAMP_SCR_CITAMP6F_Pos)           /*!< 0x00200000 */
+#define TAMP_SCR_CITAMP6F            TAMP_SCR_CITAMP6F_Msk
+
+/********************  Bits definition for TAMP_BKP0R register  ***************/
+#define TAMP_BKP0R_Pos               (0U)
+#define TAMP_BKP0R_Msk               (0xFFFFFFFFUL << TAMP_BKP0R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP0R                   TAMP_BKP0R_Msk
+
+/********************  Bits definition for TAMP_BKP1R register  ***************/
+#define TAMP_BKP1R_Pos               (0U)
+#define TAMP_BKP1R_Msk               (0xFFFFFFFFUL << TAMP_BKP1R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP1R                   TAMP_BKP1R_Msk
+
+/********************  Bits definition for TAMP_BKP2R register  ***************/
+#define TAMP_BKP2R_Pos               (0U)
+#define TAMP_BKP2R_Msk               (0xFFFFFFFFUL << TAMP_BKP2R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP2R                   TAMP_BKP2R_Msk
+
+/********************  Bits definition for TAMP_BKP3R register  ***************/
+#define TAMP_BKP3R_Pos               (0U)
+#define TAMP_BKP3R_Msk               (0xFFFFFFFFUL << TAMP_BKP3R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP3R                   TAMP_BKP3R_Msk
+
+/********************  Bits definition for TAMP_BKP4R register  ***************/
+#define TAMP_BKP4R_Pos               (0U)
+#define TAMP_BKP4R_Msk               (0xFFFFFFFFUL << TAMP_BKP4R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP4R                   TAMP_BKP4R_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Serial Peripheral Interface (SPI)                   */
+/*                                                                            */
+/******************************************************************************/
+/*
+ * @brief Specific device feature definitions (not present on all devices in the STM32G0 series)
+ */
+#define SPI_I2S_SUPPORT                       /*!< I2S support */
+
+/*******************  Bit definition for SPI_CR1 register  ********************/
+#define SPI_CR1_CPHA_Pos            (0U)
+#define SPI_CR1_CPHA_Msk            (0x1UL << SPI_CR1_CPHA_Pos)                /*!< 0x00000001 */
+#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           /*!<Clock Phase      */
+#define SPI_CR1_CPOL_Pos            (1U)
+#define SPI_CR1_CPOL_Msk            (0x1UL << SPI_CR1_CPOL_Pos)                /*!< 0x00000002 */
+#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           /*!<Clock Polarity   */
+#define SPI_CR1_MSTR_Pos            (2U)
+#define SPI_CR1_MSTR_Msk            (0x1UL << SPI_CR1_MSTR_Pos)                /*!< 0x00000004 */
+#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           /*!<Master Selection */
+
+#define SPI_CR1_BR_Pos              (3U)
+#define SPI_CR1_BR_Msk              (0x7UL << SPI_CR1_BR_Pos)                  /*!< 0x00000038 */
+#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             /*!<BR[2:0] bits (Baud Rate Control) */
+#define SPI_CR1_BR_0                (0x1UL << SPI_CR1_BR_Pos)                  /*!< 0x00000008 */
+#define SPI_CR1_BR_1                (0x2UL << SPI_CR1_BR_Pos)                  /*!< 0x00000010 */
+#define SPI_CR1_BR_2                (0x4UL << SPI_CR1_BR_Pos)                  /*!< 0x00000020 */
+
+#define SPI_CR1_SPE_Pos             (6U)
+#define SPI_CR1_SPE_Msk             (0x1UL << SPI_CR1_SPE_Pos)                 /*!< 0x00000040 */
+#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            /*!<SPI Enable                          */
+#define SPI_CR1_LSBFIRST_Pos        (7U)
+#define SPI_CR1_LSBFIRST_Msk        (0x1UL << SPI_CR1_LSBFIRST_Pos)            /*!< 0x00000080 */
+#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       /*!<Frame Format                        */
+#define SPI_CR1_SSI_Pos             (8U)
+#define SPI_CR1_SSI_Msk             (0x1UL << SPI_CR1_SSI_Pos)                 /*!< 0x00000100 */
+#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            /*!<Internal slave select               */
+#define SPI_CR1_SSM_Pos             (9U)
+#define SPI_CR1_SSM_Msk             (0x1UL << SPI_CR1_SSM_Pos)                 /*!< 0x00000200 */
+#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            /*!<Software slave management           */
+#define SPI_CR1_RXONLY_Pos          (10U)
+#define SPI_CR1_RXONLY_Msk          (0x1UL << SPI_CR1_RXONLY_Pos)              /*!< 0x00000400 */
+#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         /*!<Receive only                        */
+#define SPI_CR1_CRCL_Pos            (11U)
+#define SPI_CR1_CRCL_Msk            (0x1UL << SPI_CR1_CRCL_Pos)                /*!< 0x00000800 */
+#define SPI_CR1_CRCL                SPI_CR1_CRCL_Msk                           /*!< CRC Length */
+#define SPI_CR1_CRCNEXT_Pos         (12U)
+#define SPI_CR1_CRCNEXT_Msk         (0x1UL << SPI_CR1_CRCNEXT_Pos)             /*!< 0x00001000 */
+#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        /*!<Transmit CRC next                   */
+#define SPI_CR1_CRCEN_Pos           (13U)
+#define SPI_CR1_CRCEN_Msk           (0x1UL << SPI_CR1_CRCEN_Pos)               /*!< 0x00002000 */
+#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          /*!<Hardware CRC calculation enable     */
+#define SPI_CR1_BIDIOE_Pos          (14U)
+#define SPI_CR1_BIDIOE_Msk          (0x1UL << SPI_CR1_BIDIOE_Pos)              /*!< 0x00004000 */
+#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         /*!<Output enable in bidirectional mode */
+#define SPI_CR1_BIDIMODE_Pos        (15U)
+#define SPI_CR1_BIDIMODE_Msk        (0x1UL << SPI_CR1_BIDIMODE_Pos)            /*!< 0x00008000 */
+#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       /*!<Bidirectional data mode enable      */
+
+/*******************  Bit definition for SPI_CR2 register  ********************/
+#define SPI_CR2_RXDMAEN_Pos         (0U)
+#define SPI_CR2_RXDMAEN_Msk         (0x1UL << SPI_CR2_RXDMAEN_Pos)             /*!< 0x00000001 */
+#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        /*!< Rx Buffer DMA Enable */
+#define SPI_CR2_TXDMAEN_Pos         (1U)
+#define SPI_CR2_TXDMAEN_Msk         (0x1UL << SPI_CR2_TXDMAEN_Pos)             /*!< 0x00000002 */
+#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        /*!< Tx Buffer DMA Enable */
+#define SPI_CR2_SSOE_Pos            (2U)
+#define SPI_CR2_SSOE_Msk            (0x1UL << SPI_CR2_SSOE_Pos)                /*!< 0x00000004 */
+#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           /*!< SS Output Enable */
+#define SPI_CR2_NSSP_Pos            (3U)
+#define SPI_CR2_NSSP_Msk            (0x1UL << SPI_CR2_NSSP_Pos)                /*!< 0x00000008 */
+#define SPI_CR2_NSSP                SPI_CR2_NSSP_Msk                           /*!< NSS pulse management Enable */
+#define SPI_CR2_FRF_Pos             (4U)
+#define SPI_CR2_FRF_Msk             (0x1UL << SPI_CR2_FRF_Pos)                 /*!< 0x00000010 */
+#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            /*!< Frame Format Enable */
+#define SPI_CR2_ERRIE_Pos           (5U)
+#define SPI_CR2_ERRIE_Msk           (0x1UL << SPI_CR2_ERRIE_Pos)               /*!< 0x00000020 */
+#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          /*!< Error Interrupt Enable */
+#define SPI_CR2_RXNEIE_Pos          (6U)
+#define SPI_CR2_RXNEIE_Msk          (0x1UL << SPI_CR2_RXNEIE_Pos)              /*!< 0x00000040 */
+#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         /*!< RX buffer Not Empty Interrupt Enable */
+#define SPI_CR2_TXEIE_Pos           (7U)
+#define SPI_CR2_TXEIE_Msk           (0x1UL << SPI_CR2_TXEIE_Pos)               /*!< 0x00000080 */
+#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          /*!< Tx buffer Empty Interrupt Enable */
+#define SPI_CR2_DS_Pos              (8U)
+#define SPI_CR2_DS_Msk              (0xFUL << SPI_CR2_DS_Pos)                  /*!< 0x00000F00 */
+#define SPI_CR2_DS                  SPI_CR2_DS_Msk                             /*!< DS[3:0] Data Size */
+#define SPI_CR2_DS_0                (0x1UL << SPI_CR2_DS_Pos)                  /*!< 0x00000100 */
+#define SPI_CR2_DS_1                (0x2UL << SPI_CR2_DS_Pos)                  /*!< 0x00000200 */
+#define SPI_CR2_DS_2                (0x4UL << SPI_CR2_DS_Pos)                  /*!< 0x00000400 */
+#define SPI_CR2_DS_3                (0x8UL << SPI_CR2_DS_Pos)                  /*!< 0x00000800 */
+#define SPI_CR2_FRXTH_Pos           (12U)
+#define SPI_CR2_FRXTH_Msk           (0x1UL << SPI_CR2_FRXTH_Pos)               /*!< 0x00001000 */
+#define SPI_CR2_FRXTH               SPI_CR2_FRXTH_Msk                          /*!< FIFO reception Threshold */
+#define SPI_CR2_LDMARX_Pos          (13U)
+#define SPI_CR2_LDMARX_Msk          (0x1UL << SPI_CR2_LDMARX_Pos)              /*!< 0x00002000 */
+#define SPI_CR2_LDMARX              SPI_CR2_LDMARX_Msk                         /*!< Last DMA transfer for reception */
+#define SPI_CR2_LDMATX_Pos          (14U)
+#define SPI_CR2_LDMATX_Msk          (0x1UL << SPI_CR2_LDMATX_Pos)              /*!< 0x00004000 */
+#define SPI_CR2_LDMATX              SPI_CR2_LDMATX_Msk                         /*!< Last DMA transfer for transmission */
+
+/********************  Bit definition for SPI_SR register  ********************/
+#define SPI_SR_RXNE_Pos             (0U)
+#define SPI_SR_RXNE_Msk             (0x1UL << SPI_SR_RXNE_Pos)                 /*!< 0x00000001 */
+#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            /*!< Receive buffer Not Empty */
+#define SPI_SR_TXE_Pos              (1U)
+#define SPI_SR_TXE_Msk              (0x1UL << SPI_SR_TXE_Pos)                  /*!< 0x00000002 */
+#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             /*!< Transmit buffer Empty */
+#define SPI_SR_CHSIDE_Pos           (2U)
+#define SPI_SR_CHSIDE_Msk           (0x1UL << SPI_SR_CHSIDE_Pos)               /*!< 0x00000004 */
+#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          /*!< Channel side */
+#define SPI_SR_UDR_Pos              (3U)
+#define SPI_SR_UDR_Msk              (0x1UL << SPI_SR_UDR_Pos)                  /*!< 0x00000008 */
+#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             /*!< Underrun flag */
+#define SPI_SR_CRCERR_Pos           (4U)
+#define SPI_SR_CRCERR_Msk           (0x1UL << SPI_SR_CRCERR_Pos)               /*!< 0x00000010 */
+#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          /*!< CRC Error flag */
+#define SPI_SR_MODF_Pos             (5U)
+#define SPI_SR_MODF_Msk             (0x1UL << SPI_SR_MODF_Pos)                 /*!< 0x00000020 */
+#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            /*!< Mode fault */
+#define SPI_SR_OVR_Pos              (6U)
+#define SPI_SR_OVR_Msk              (0x1UL << SPI_SR_OVR_Pos)                  /*!< 0x00000040 */
+#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             /*!< Overrun flag */
+#define SPI_SR_BSY_Pos              (7U)
+#define SPI_SR_BSY_Msk              (0x1UL << SPI_SR_BSY_Pos)                  /*!< 0x00000080 */
+#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             /*!< Busy flag */
+#define SPI_SR_FRE_Pos              (8U)
+#define SPI_SR_FRE_Msk              (0x1UL << SPI_SR_FRE_Pos)                  /*!< 0x00000100 */
+#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             /*!< TI frame format error */
+#define SPI_SR_FRLVL_Pos            (9U)
+#define SPI_SR_FRLVL_Msk            (0x3UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000600 */
+#define SPI_SR_FRLVL                SPI_SR_FRLVL_Msk                           /*!< FIFO Reception Level */
+#define SPI_SR_FRLVL_0              (0x1UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000200 */
+#define SPI_SR_FRLVL_1              (0x2UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000400 */
+#define SPI_SR_FTLVL_Pos            (11U)
+#define SPI_SR_FTLVL_Msk            (0x3UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001800 */
+#define SPI_SR_FTLVL                SPI_SR_FTLVL_Msk                           /*!< FIFO Transmission Level */
+#define SPI_SR_FTLVL_0              (0x1UL << SPI_SR_FTLVL_Pos)                /*!< 0x00000800 */
+#define SPI_SR_FTLVL_1              (0x2UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001000 */
+
+/********************  Bit definition for SPI_DR register  ********************/
+#define SPI_DR_DR_Pos               (0U)
+#define SPI_DR_DR_Msk               (0xFFFFUL << SPI_DR_DR_Pos)                /*!< 0x0000FFFF */
+#define SPI_DR_DR                   SPI_DR_DR_Msk                              /*!<Data Register           */
+
+/*******************  Bit definition for SPI_CRCPR register  ******************/
+#define SPI_CRCPR_CRCPOLY_Pos       (0U)
+#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)        /*!< 0x0000FFFF */
+#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      /*!<CRC polynomial register */
+
+/******************  Bit definition for SPI_RXCRCR register  ******************/
+#define SPI_RXCRCR_RXCRC_Pos        (0U)
+#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       /*!<Rx CRC Register         */
+
+/******************  Bit definition for SPI_TXCRCR register  ******************/
+#define SPI_TXCRCR_TXCRC_Pos        (0U)
+#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       /*!<Tx CRC Register         */
+
+/******************  Bit definition for SPI_I2SCFGR register  *****************/
+#define SPI_I2SCFGR_CHLEN_Pos       (0U)
+#define SPI_I2SCFGR_CHLEN_Msk       (0x1UL << SPI_I2SCFGR_CHLEN_Pos)           /*!< 0x00000001 */
+#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      /*!<Channel length (number of bits per audio channel) */
+#define SPI_I2SCFGR_DATLEN_Pos      (1U)
+#define SPI_I2SCFGR_DATLEN_Msk      (0x3UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000006 */
+#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     /*!<DATLEN[1:0] bits (Data length to be transferred) */
+#define SPI_I2SCFGR_DATLEN_0        (0x1UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000002 */
+#define SPI_I2SCFGR_DATLEN_1        (0x2UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000004 */
+#define SPI_I2SCFGR_CKPOL_Pos       (3U)
+#define SPI_I2SCFGR_CKPOL_Msk       (0x1UL << SPI_I2SCFGR_CKPOL_Pos)           /*!< 0x00000008 */
+#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      /*!<steady state clock polarity */
+#define SPI_I2SCFGR_I2SSTD_Pos      (4U)
+#define SPI_I2SCFGR_I2SSTD_Msk      (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000030 */
+#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     /*!<I2SSTD[1:0] bits (I2S standard selection) */
+#define SPI_I2SCFGR_I2SSTD_0        (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000010 */
+#define SPI_I2SCFGR_I2SSTD_1        (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000020 */
+#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)
+#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)         /*!< 0x00000080 */
+#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    /*!<PCM frame synchronization */
+#define SPI_I2SCFGR_I2SCFG_Pos      (8U)
+#define SPI_I2SCFGR_I2SCFG_Msk      (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000300 */
+#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     /*!<I2SCFG[1:0] bits (I2S configuration mode) */
+#define SPI_I2SCFGR_I2SCFG_0        (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000100 */
+#define SPI_I2SCFGR_I2SCFG_1        (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000200 */
+#define SPI_I2SCFGR_I2SE_Pos        (10U)
+#define SPI_I2SCFGR_I2SE_Msk        (0x1UL << SPI_I2SCFGR_I2SE_Pos)            /*!< 0x00000400 */
+#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       /*!<I2S Enable */
+#define SPI_I2SCFGR_I2SMOD_Pos      (11U)
+#define SPI_I2SCFGR_I2SMOD_Msk      (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)          /*!< 0x00000800 */
+#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     /*!<I2S mode selection */
+#define SPI_I2SCFGR_ASTRTEN_Pos     (12U)
+#define SPI_I2SCFGR_ASTRTEN_Msk     (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)         /*!< 0x00001000 */
+#define SPI_I2SCFGR_ASTRTEN         SPI_I2SCFGR_ASTRTEN_Msk                    /*!<Asynchronous start enable */
+
+/******************  Bit definition for SPI_I2SPR register  *******************/
+#define SPI_I2SPR_I2SDIV_Pos        (0U)
+#define SPI_I2SPR_I2SDIV_Msk        (0xFFUL << SPI_I2SPR_I2SDIV_Pos)           /*!< 0x000000FF */
+#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       /*!<I2S Linear prescaler */
+#define SPI_I2SPR_ODD_Pos           (8U)
+#define SPI_I2SPR_ODD_Msk           (0x1UL << SPI_I2SPR_ODD_Pos)               /*!< 0x00000100 */
+#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          /*!<Odd factor for the prescaler */
+#define SPI_I2SPR_MCKOE_Pos         (9U)
+#define SPI_I2SPR_MCKOE_Msk         (0x1UL << SPI_I2SPR_MCKOE_Pos)             /*!< 0x00000200 */
+#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        /*!<Master Clock Output Enable */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 SYSCFG                                     */
+/*                                                                            */
+/******************************************************************************/
+#define SYSCFG_CDEN_SUPPORT
+/*****************  Bit definition for SYSCFG_CFGR1 register  ****************/
+#define SYSCFG_CFGR1_MEM_MODE_Pos             (0U)
+#define SYSCFG_CFGR1_MEM_MODE_Msk             (0x3UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000003 */
+#define SYSCFG_CFGR1_MEM_MODE                 SYSCFG_CFGR1_MEM_MODE_Msk            /*!< SYSCFG_Memory Remap Config */
+#define SYSCFG_CFGR1_MEM_MODE_0               (0x1UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000001 */
+#define SYSCFG_CFGR1_MEM_MODE_1               (0x2UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000002 */
+#define SYSCFG_CFGR1_PA11_RMP_Pos             (3U)
+#define SYSCFG_CFGR1_PA11_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA11_RMP_Pos) /*!< 0x00000008 */
+#define SYSCFG_CFGR1_PA11_RMP                 SYSCFG_CFGR1_PA11_RMP_Msk            /*!< PA11 Remap */
+#define SYSCFG_CFGR1_PA12_RMP_Pos             (4U)
+#define SYSCFG_CFGR1_PA12_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA12_RMP_Pos) /*!< 0x00000010 */
+#define SYSCFG_CFGR1_PA12_RMP                 SYSCFG_CFGR1_PA12_RMP_Msk            /*!< PA12 Remap */
+#define SYSCFG_CFGR1_IR_POL_Pos               (5U)
+#define SYSCFG_CFGR1_IR_POL_Msk               (0x1UL << SYSCFG_CFGR1_IR_POL_Pos) /*!< 0x00000020 */
+#define SYSCFG_CFGR1_IR_POL                   SYSCFG_CFGR1_IR_POL_Msk            /*!< IROut Polarity Selection */
+#define SYSCFG_CFGR1_IR_MOD_Pos               (6U)
+#define SYSCFG_CFGR1_IR_MOD_Msk               (0x3UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x000000C0 */
+#define SYSCFG_CFGR1_IR_MOD                   SYSCFG_CFGR1_IR_MOD_Msk            /*!< IRDA Modulation Envelope signal source selection */
+#define SYSCFG_CFGR1_IR_MOD_0                 (0x1UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000040 */
+#define SYSCFG_CFGR1_IR_MOD_1                 (0x2UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000080 */
+#define SYSCFG_CFGR1_BOOSTEN_Pos              (8U)
+#define SYSCFG_CFGR1_BOOSTEN_Msk              (0x1UL << SYSCFG_CFGR1_BOOSTEN_Pos) /*!< 0x00000100 */
+#define SYSCFG_CFGR1_BOOSTEN                  SYSCFG_CFGR1_BOOSTEN_Msk            /*!< I/O analog switch voltage booster enable */
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Pos          (16U)
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB6_FMP_Pos)  /*!< 0x00010000 */
+#define SYSCFG_CFGR1_I2C_PB6_FMP              SYSCFG_CFGR1_I2C_PB6_FMP_Msk             /*!< I2C PB6 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Pos          (17U)
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB7_FMP_Pos)  /*!< 0x00020000 */
+#define SYSCFG_CFGR1_I2C_PB7_FMP              SYSCFG_CFGR1_I2C_PB7_FMP_Msk             /*!< I2C PB7 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Pos          (18U)
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB8_FMP_Pos)  /*!< 0x00040000 */
+#define SYSCFG_CFGR1_I2C_PB8_FMP              SYSCFG_CFGR1_I2C_PB8_FMP_Msk             /*!< I2C PB8 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Pos          (19U)
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB9_FMP_Pos)  /*!< 0x00080000 */
+#define SYSCFG_CFGR1_I2C_PB9_FMP              SYSCFG_CFGR1_I2C_PB9_FMP_Msk             /*!< I2C PB9 Fast mode plus */
+#define SYSCFG_CFGR1_I2C1_FMP_Pos             (20U)
+#define SYSCFG_CFGR1_I2C1_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C1_FMP_Pos)     /*!< 0x00100000 */
+#define SYSCFG_CFGR1_I2C1_FMP                 SYSCFG_CFGR1_I2C1_FMP_Msk                /*!< Enable Fast Mode Plus on PB10, PB11, PF6 and PF7  */
+#define SYSCFG_CFGR1_I2C2_FMP_Pos             (21U)
+#define SYSCFG_CFGR1_I2C2_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C2_FMP_Pos)     /*!< 0x00200000 */
+#define SYSCFG_CFGR1_I2C2_FMP                 SYSCFG_CFGR1_I2C2_FMP_Msk                /*!< Enable I2C2 Fast mode plus  */
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Pos          (22U)
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PA9_FMP_Pos)  /*!< 0x00400000 */
+#define SYSCFG_CFGR1_I2C_PA9_FMP              SYSCFG_CFGR1_I2C_PA9_FMP_Msk             /*!< Enable Fast Mode Plus on PA9  */
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Pos         (23U)
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Msk         (0x1UL << SYSCFG_CFGR1_I2C_PA10_FMP_Pos) /*!< 0x00800000 */
+#define SYSCFG_CFGR1_I2C_PA10_FMP             SYSCFG_CFGR1_I2C_PA10_FMP_Msk            /*!< Enable Fast Mode Plus on PA10 */
+
+/******************  Bit definition for SYSCFG_CFGR2 register  ****************/
+#define SYSCFG_CFGR2_CLL_Pos                  (0U)
+#define SYSCFG_CFGR2_CLL_Msk                  (0x1UL << SYSCFG_CFGR2_CLL_Pos)   /*!< 0x00000001 */
+#define SYSCFG_CFGR2_CLL                      SYSCFG_CFGR2_CLL_Msk              /*!< Enables and locks the LOCKUP (Hardfault) output of CortexM0 with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_SPL_Pos                  (1U)
+#define SYSCFG_CFGR2_SPL_Msk                  (0x1UL << SYSCFG_CFGR2_SPL_Pos)   /*!< 0x00000002 */
+#define SYSCFG_CFGR2_SPL                      SYSCFG_CFGR2_SPL_Msk              /*!< Enables and locks the SRAM_PARITY error signal with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_PVDL_Pos                 (2U)
+#define SYSCFG_CFGR2_PVDL_Msk                 (0x1UL << SYSCFG_CFGR2_PVDL_Pos)  /*!< 0x00000004 */
+#define SYSCFG_CFGR2_PVDL                     SYSCFG_CFGR2_PVDL_Msk             /*!< Enables and locks the PVD connection with Timer1 Break Input and also the PVD_EN and PVDSEL[2:0] bits of the Power Control Interface */
+#define SYSCFG_CFGR2_ECCL_Pos                 (3U)
+#define SYSCFG_CFGR2_ECCL_Msk                 (0x1UL << SYSCFG_CFGR2_ECCL_Pos)  /*!< 0x00000008 */
+#define SYSCFG_CFGR2_ECCL                     SYSCFG_CFGR2_ECCL_Msk             /*!< ECCL */
+#define SYSCFG_CFGR2_SPF_Pos                  (8U)
+#define SYSCFG_CFGR2_SPF_Msk                  (0x1UL << SYSCFG_CFGR2_SPF_Pos)   /*!< 0x00000100 */
+#define SYSCFG_CFGR2_SPF                      SYSCFG_CFGR2_SPF_Msk              /*!< SRAM Parity error flag */
+#define SYSCFG_CFGR2_SRAM_PE                  SYSCFG_CFGR2_SPF                  /*!< SRAM Parity error flag (define maintained for legacy purpose) */
+
+#define SYSCFG_CFGR2_PA1_CDEN_Pos             (16U)
+#define SYSCFG_CFGR2_PA1_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA1_CDEN_Pos)   /* 0x00010000 */
+#define SYSCFG_CFGR2_PA1_CDEN                 SYSCFG_CFGR2_PA1_CDEN_Msk              /*!< PA[1] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA3_CDEN_Pos             (17U)
+#define SYSCFG_CFGR2_PA3_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA3_CDEN_Pos)   /* 0x00020000 */
+#define SYSCFG_CFGR2_PA3_CDEN                 SYSCFG_CFGR2_PA3_CDEN_Msk              /*!< PA[3] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA5_CDEN_Pos             (18U)
+#define SYSCFG_CFGR2_PA5_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA5_CDEN_Pos)   /* 0x00040000 */
+#define SYSCFG_CFGR2_PA5_CDEN                 SYSCFG_CFGR2_PA5_CDEN_Msk              /*!< PA[5] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA6_CDEN_Pos             (19U)
+#define SYSCFG_CFGR2_PA6_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA6_CDEN_Pos)   /* 0x00080000 */
+#define SYSCFG_CFGR2_PA6_CDEN                 SYSCFG_CFGR2_PA6_CDEN_Msk              /*!< PA[6] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA13_CDEN_Pos            (20U)
+#define SYSCFG_CFGR2_PA13_CDEN_Msk            (0x1UL << SYSCFG_CFGR2_PA13_CDEN_Pos)  /* 0x00100000 */
+#define SYSCFG_CFGR2_PA13_CDEN                 SYSCFG_CFGR2_PA13_CDEN_Msk            /*!< PA[13] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB0_CDEN_Pos             (21U)
+#define SYSCFG_CFGR2_PB0_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB0_CDEN_Pos)   /* 0x00200000 */
+#define SYSCFG_CFGR2_PB0_CDEN                 SYSCFG_CFGR2_PB0_CDEN_Msk              /*!< PB[0] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB1_CDEN_Pos             (22U)
+#define SYSCFG_CFGR2_PB1_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB1_CDEN_Pos)   /* 0x00400000 */
+#define SYSCFG_CFGR2_PB1_CDEN                 SYSCFG_CFGR2_PB1_CDEN_Msk              /*!< PB[1] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB2_CDEN_Pos             (23U)
+#define SYSCFG_CFGR2_PB2_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB2_CDEN_Pos)   /* 0x00800000 */
+#define SYSCFG_CFGR2_PB2_CDEN                 SYSCFG_CFGR2_PB2_CDEN_Msk              /*!< PB[2] Clamping Diode Enable */
+/*****************  Bit definition for SYSCFG_ITLINEx ISR Wrapper register  ****************/
+#define SYSCFG_ITLINE0_SR_EWDG_Pos            (0U)
+#define SYSCFG_ITLINE0_SR_EWDG_Msk            (0x1UL << SYSCFG_ITLINE0_SR_EWDG_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE0_SR_EWDG                SYSCFG_ITLINE0_SR_EWDG_Msk       /*!< EWDG interrupt */
+#define SYSCFG_ITLINE1_SR_PVDOUT_Pos          (0U)
+#define SYSCFG_ITLINE1_SR_PVDOUT_Msk          (0x1UL << SYSCFG_ITLINE1_SR_PVDOUT_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE1_SR_PVDOUT              SYSCFG_ITLINE1_SR_PVDOUT_Msk     /*!< Power voltage detection -> exti[16] Interrupt */
+#define SYSCFG_ITLINE2_SR_TAMPER_Pos          (0U)
+#define SYSCFG_ITLINE2_SR_TAMPER_Msk          (0x1UL << SYSCFG_ITLINE2_SR_TAMPER_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE2_SR_TAMPER              SYSCFG_ITLINE2_SR_TAMPER_Msk     /*!< TAMPER -> exti[21] interrupt */
+#define SYSCFG_ITLINE2_SR_RTC_Pos             (1U)
+#define SYSCFG_ITLINE2_SR_RTC_Msk             (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE2_SR_RTC                 SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos       (0U)
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC           SYSCFG_ITLINE3_SR_FLASH_ECC_Msk  /*!< Flash ITF ECC interrupt */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos       (1U)
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF           SYSCFG_ITLINE3_SR_FLASH_ITF_Msk  /*!< FLASH ITF interrupt */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos        (0U)
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk        (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL            SYSCFG_ITLINE4_SR_CLK_CTRL_Msk   /*!< RCC interrupt */
+#define SYSCFG_ITLINE5_SR_EXTI0_Pos           (0U)
+#define SYSCFG_ITLINE5_SR_EXTI0_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE5_SR_EXTI0               SYSCFG_ITLINE5_SR_EXTI0_Msk      /*!< External Interrupt 0 */
+#define SYSCFG_ITLINE5_SR_EXTI1_Pos           (1U)
+#define SYSCFG_ITLINE5_SR_EXTI1_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE5_SR_EXTI1               SYSCFG_ITLINE5_SR_EXTI1_Msk      /*!< External Interrupt 1 */
+#define SYSCFG_ITLINE6_SR_EXTI2_Pos           (0U)
+#define SYSCFG_ITLINE6_SR_EXTI2_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE6_SR_EXTI2               SYSCFG_ITLINE6_SR_EXTI2_Msk      /*!< External Interrupt 2 */
+#define SYSCFG_ITLINE6_SR_EXTI3_Pos           (1U)
+#define SYSCFG_ITLINE6_SR_EXTI3_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE6_SR_EXTI3               SYSCFG_ITLINE6_SR_EXTI3_Msk      /*!< External Interrupt 3 */
+#define SYSCFG_ITLINE7_SR_EXTI4_Pos           (0U)
+#define SYSCFG_ITLINE7_SR_EXTI4_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE7_SR_EXTI4               SYSCFG_ITLINE7_SR_EXTI4_Msk      /*!< External Interrupt 4 */
+#define SYSCFG_ITLINE7_SR_EXTI5_Pos           (1U)
+#define SYSCFG_ITLINE7_SR_EXTI5_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE7_SR_EXTI5               SYSCFG_ITLINE7_SR_EXTI5_Msk      /*!< External Interrupt 5 */
+#define SYSCFG_ITLINE7_SR_EXTI6_Pos           (2U)
+#define SYSCFG_ITLINE7_SR_EXTI6_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE7_SR_EXTI6               SYSCFG_ITLINE7_SR_EXTI6_Msk      /*!< External Interrupt 6 */
+#define SYSCFG_ITLINE7_SR_EXTI7_Pos           (3U)
+#define SYSCFG_ITLINE7_SR_EXTI7_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE7_SR_EXTI7               SYSCFG_ITLINE7_SR_EXTI7_Msk      /*!< External Interrupt 7 */
+#define SYSCFG_ITLINE7_SR_EXTI8_Pos           (4U)
+#define SYSCFG_ITLINE7_SR_EXTI8_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE7_SR_EXTI8               SYSCFG_ITLINE7_SR_EXTI8_Msk      /*!< External Interrupt 8 */
+#define SYSCFG_ITLINE7_SR_EXTI9_Pos           (5U)
+#define SYSCFG_ITLINE7_SR_EXTI9_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */
+#define SYSCFG_ITLINE7_SR_EXTI9               SYSCFG_ITLINE7_SR_EXTI9_Msk      /*!< External Interrupt 9 */
+#define SYSCFG_ITLINE7_SR_EXTI10_Pos          (6U)
+#define SYSCFG_ITLINE7_SR_EXTI10_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */
+#define SYSCFG_ITLINE7_SR_EXTI10              SYSCFG_ITLINE7_SR_EXTI10_Msk     /*!< External Interrupt 10 */
+#define SYSCFG_ITLINE7_SR_EXTI11_Pos          (7U)
+#define SYSCFG_ITLINE7_SR_EXTI11_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */
+#define SYSCFG_ITLINE7_SR_EXTI11              SYSCFG_ITLINE7_SR_EXTI11_Msk     /*!< External Interrupt 11 */
+#define SYSCFG_ITLINE7_SR_EXTI12_Pos          (8U)
+#define SYSCFG_ITLINE7_SR_EXTI12_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */
+#define SYSCFG_ITLINE7_SR_EXTI12              SYSCFG_ITLINE7_SR_EXTI12_Msk     /*!< External Interrupt 12 */
+#define SYSCFG_ITLINE7_SR_EXTI13_Pos          (9U)
+#define SYSCFG_ITLINE7_SR_EXTI13_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */
+#define SYSCFG_ITLINE7_SR_EXTI13              SYSCFG_ITLINE7_SR_EXTI13_Msk     /*!< External Interrupt 13 */
+#define SYSCFG_ITLINE7_SR_EXTI14_Pos          (10U)
+#define SYSCFG_ITLINE7_SR_EXTI14_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */
+#define SYSCFG_ITLINE7_SR_EXTI14              SYSCFG_ITLINE7_SR_EXTI14_Msk     /*!< External Interrupt 14 */
+#define SYSCFG_ITLINE7_SR_EXTI15_Pos          (11U)
+#define SYSCFG_ITLINE7_SR_EXTI15_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */
+#define SYSCFG_ITLINE7_SR_EXTI15              SYSCFG_ITLINE7_SR_EXTI15_Msk     /*!< External Interrupt 15 */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos        (0U)
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk        (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1            SYSCFG_ITLINE9_SR_DMA1_CH1_Msk   /*!< DMA1 Channel 1 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos       (0U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2           SYSCFG_ITLINE10_SR_DMA1_CH2_Msk  /*!< DMA1 Channel 2 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos       (1U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3           SYSCFG_ITLINE10_SR_DMA1_CH3_Msk  /*!< DMA2 Channel 3 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos        (0U)
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk        (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE11_SR_DMAMUX1            SYSCFG_ITLINE11_SR_DMAMUX1_Msk    /*!< DMAMUX Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos       (1U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4           SYSCFG_ITLINE11_SR_DMA1_CH4_Msk  /*!< DMA1 Channel 4 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos       (2U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5           SYSCFG_ITLINE11_SR_DMA1_CH5_Msk  /*!< DMA1 Channel 5 Interrupt */
+#define SYSCFG_ITLINE12_SR_ADC_Pos            (0U)
+#define SYSCFG_ITLINE12_SR_ADC_Msk            (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE12_SR_ADC                SYSCFG_ITLINE12_SR_ADC_Msk       /*!< ADC Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos       (0U)
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU           SYSCFG_ITLINE13_SR_TIM1_CCU_Msk  /*!< TIM1 CCU Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos       (1U)
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG           SYSCFG_ITLINE13_SR_TIM1_TRG_Msk  /*!< TIM1 TRG Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos       (2U)
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD           SYSCFG_ITLINE13_SR_TIM1_UPD_Msk  /*!< TIM1 UPD Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos       (3U)
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK           SYSCFG_ITLINE13_SR_TIM1_BRK_Msk  /*!< TIM1 BRK Interrupt */
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos        (0U)
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk        (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE14_SR_TIM1_CC            SYSCFG_ITLINE14_SR_TIM1_CC_Msk   /*!< TIM1 CC Interrupt */
+#define SYSCFG_ITLINE15_SR_TIM2_GLB_Pos       (0U)
+#define SYSCFG_ITLINE15_SR_TIM2_GLB_Msk       (0x1UL << SYSCFG_ITLINE15_SR_TIM2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE15_SR_TIM2_GLB           SYSCFG_ITLINE15_SR_TIM2_GLB_Msk  /*!< TIM2 GLB Interrupt */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos       (0U)
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk       (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB           SYSCFG_ITLINE16_SR_TIM3_GLB_Msk  /*!< TIM3 GLB Interrupt */
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos     (2U)
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk     (0x1UL << SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB         SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk /*!< LPTIM1 -> exti[29] Interrupt */
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos     (1U)
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk     (0x1UL << SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB         SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk /*!< LPTIM2 -> exti[30] Interrupt */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos      (0U)
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk      (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB          SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos      (0U)
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk      (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB          SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos      (0U)
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk      (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB          SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos       (0U)
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk       (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB           SYSCFG_ITLINE23_SR_I2C1_GLB_Msk  /*!< I2C1 GLB Interrupt -> exti[23] */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos       (0U)
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk       (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB           SYSCFG_ITLINE24_SR_I2C2_GLB_Msk  /*!< I2C2 GLB Interrupt  -> exti[22]*/
+#define SYSCFG_ITLINE25_SR_SPI1_Pos           (0U)
+#define SYSCFG_ITLINE25_SR_SPI1_Msk           (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE25_SR_SPI1               SYSCFG_ITLINE25_SR_SPI1_Msk      /*!< SPI1 Interrupt */
+#define SYSCFG_ITLINE26_SR_SPI2_Pos           (0U)
+#define SYSCFG_ITLINE26_SR_SPI2_Msk           (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE26_SR_SPI2               SYSCFG_ITLINE26_SR_SPI2_Msk      /*!< SPI2  Interrupt */
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos     (0U)
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk     (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE27_SR_USART1_GLB         SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos     (0U)
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk     (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE28_SR_USART2_GLB         SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos    (2U)
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk    (0x1UL << SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB        SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk /*!< LPUART1 GLB Interrupt -> exti[28] */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    TIM                                     */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for TIM_CR1 register  ********************/
+#define TIM_CR1_CEN_Pos           (0U)
+#define TIM_CR1_CEN_Msk           (0x1UL << TIM_CR1_CEN_Pos)                   /*!< 0x00000001 */
+#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              /*!<Counter enable */
+#define TIM_CR1_UDIS_Pos          (1U)
+#define TIM_CR1_UDIS_Msk          (0x1UL << TIM_CR1_UDIS_Pos)                  /*!< 0x00000002 */
+#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             /*!<Update disable */
+#define TIM_CR1_URS_Pos           (2U)
+#define TIM_CR1_URS_Msk           (0x1UL << TIM_CR1_URS_Pos)                   /*!< 0x00000004 */
+#define TIM_CR1_URS               TIM_CR1_URS_Msk                              /*!<Update request source */
+#define TIM_CR1_OPM_Pos           (3U)
+#define TIM_CR1_OPM_Msk           (0x1UL << TIM_CR1_OPM_Pos)                   /*!< 0x00000008 */
+#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              /*!<One pulse mode */
+#define TIM_CR1_DIR_Pos           (4U)
+#define TIM_CR1_DIR_Msk           (0x1UL << TIM_CR1_DIR_Pos)                   /*!< 0x00000010 */
+#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              /*!<Direction */
+
+#define TIM_CR1_CMS_Pos           (5U)
+#define TIM_CR1_CMS_Msk           (0x3UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000060 */
+#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              /*!<CMS[1:0] bits (Center-aligned mode selection) */
+#define TIM_CR1_CMS_0             (0x1UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR1_CMS_1             (0x2UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR1_ARPE_Pos          (7U)
+#define TIM_CR1_ARPE_Msk          (0x1UL << TIM_CR1_ARPE_Pos)                  /*!< 0x00000080 */
+#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             /*!<Auto-reload preload enable */
+
+#define TIM_CR1_CKD_Pos           (8U)
+#define TIM_CR1_CKD_Msk           (0x3UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000300 */
+#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              /*!<CKD[1:0] bits (clock division) */
+#define TIM_CR1_CKD_0             (0x1UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000100 */
+#define TIM_CR1_CKD_1             (0x2UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000200 */
+
+#define TIM_CR1_UIFREMAP_Pos      (11U)
+#define TIM_CR1_UIFREMAP_Msk      (0x1UL << TIM_CR1_UIFREMAP_Pos)              /*!< 0x00000800 */
+#define TIM_CR1_UIFREMAP          TIM_CR1_UIFREMAP_Msk                         /*!<Update interrupt flag remap */
+
+/*******************  Bit definition for TIM_CR2 register  ********************/
+#define TIM_CR2_CCPC_Pos          (0U)
+#define TIM_CR2_CCPC_Msk          (0x1UL << TIM_CR2_CCPC_Pos)                  /*!< 0x00000001 */
+#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             /*!<Capture/Compare Preloaded Control */
+#define TIM_CR2_CCUS_Pos          (2U)
+#define TIM_CR2_CCUS_Msk          (0x1UL << TIM_CR2_CCUS_Pos)                  /*!< 0x00000004 */
+#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             /*!<Capture/Compare Control Update Selection */
+#define TIM_CR2_CCDS_Pos          (3U)
+#define TIM_CR2_CCDS_Msk          (0x1UL << TIM_CR2_CCDS_Pos)                  /*!< 0x00000008 */
+#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             /*!<Capture/Compare DMA Selection */
+
+#define TIM_CR2_MMS_Pos           (4U)
+#define TIM_CR2_MMS_Msk           (0x7UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000070 */
+#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS_0             (0x1UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000010 */
+#define TIM_CR2_MMS_1             (0x2UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR2_MMS_2             (0x4UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR2_TI1S_Pos          (7U)
+#define TIM_CR2_TI1S_Msk          (0x1UL << TIM_CR2_TI1S_Pos)                  /*!< 0x00000080 */
+#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             /*!<TI1 Selection */
+#define TIM_CR2_OIS1_Pos          (8U)
+#define TIM_CR2_OIS1_Msk          (0x1UL << TIM_CR2_OIS1_Pos)                  /*!< 0x00000100 */
+#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             /*!<Output Idle state 1 (OC1 output) */
+#define TIM_CR2_OIS1N_Pos         (9U)
+#define TIM_CR2_OIS1N_Msk         (0x1UL << TIM_CR2_OIS1N_Pos)                 /*!< 0x00000200 */
+#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            /*!<Output Idle state 1 (OC1N output) */
+#define TIM_CR2_OIS2_Pos          (10U)
+#define TIM_CR2_OIS2_Msk          (0x1UL << TIM_CR2_OIS2_Pos)                  /*!< 0x00000400 */
+#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             /*!<Output Idle state 2 (OC2 output) */
+#define TIM_CR2_OIS2N_Pos         (11U)
+#define TIM_CR2_OIS2N_Msk         (0x1UL << TIM_CR2_OIS2N_Pos)                 /*!< 0x00000800 */
+#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            /*!<Output Idle state 2 (OC2N output) */
+#define TIM_CR2_OIS3_Pos          (12U)
+#define TIM_CR2_OIS3_Msk          (0x1UL << TIM_CR2_OIS3_Pos)                  /*!< 0x00001000 */
+#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             /*!<Output Idle state 3 (OC3 output) */
+#define TIM_CR2_OIS3N_Pos         (13U)
+#define TIM_CR2_OIS3N_Msk         (0x1UL << TIM_CR2_OIS3N_Pos)                 /*!< 0x00002000 */
+#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            /*!<Output Idle state 3 (OC3N output) */
+#define TIM_CR2_OIS4_Pos          (14U)
+#define TIM_CR2_OIS4_Msk          (0x1UL << TIM_CR2_OIS4_Pos)                  /*!< 0x00004000 */
+#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             /*!<Output Idle state 4 (OC4 output) */
+#define TIM_CR2_OIS5_Pos          (16U)
+#define TIM_CR2_OIS5_Msk          (0x1UL << TIM_CR2_OIS5_Pos)                  /*!< 0x00010000 */
+#define TIM_CR2_OIS5              TIM_CR2_OIS5_Msk                             /*!<Output Idle state 5 (OC5 output) */
+#define TIM_CR2_OIS6_Pos          (18U)
+#define TIM_CR2_OIS6_Msk          (0x1UL << TIM_CR2_OIS6_Pos)                  /*!< 0x00040000 */
+#define TIM_CR2_OIS6              TIM_CR2_OIS6_Msk                             /*!<Output Idle state 6 (OC6 output) */
+
+#define TIM_CR2_MMS2_Pos          (20U)
+#define TIM_CR2_MMS2_Msk          (0xFUL << TIM_CR2_MMS2_Pos)                  /*!< 0x00F00000 */
+#define TIM_CR2_MMS2              TIM_CR2_MMS2_Msk                             /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS2_0            (0x1UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00100000 */
+#define TIM_CR2_MMS2_1            (0x2UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00200000 */
+#define TIM_CR2_MMS2_2            (0x4UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00400000 */
+#define TIM_CR2_MMS2_3            (0x8UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00800000 */
+
+/*******************  Bit definition for TIM_SMCR register  *******************/
+#define TIM_SMCR_SMS_Pos          (0U)
+#define TIM_SMCR_SMS_Msk          (0x10007UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010007 */
+#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             /*!<SMS[2:0] bits (Slave mode selection) */
+#define TIM_SMCR_SMS_0            (0x00001UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000001 */
+#define TIM_SMCR_SMS_1            (0x00002UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000002 */
+#define TIM_SMCR_SMS_2            (0x00004UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000004 */
+#define TIM_SMCR_SMS_3            (0x10000UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010000 */
+
+#define TIM_SMCR_OCCS_Pos         (3U)
+#define TIM_SMCR_OCCS_Msk         (0x1UL << TIM_SMCR_OCCS_Pos)                 /*!< 0x00000008 */
+#define TIM_SMCR_OCCS             TIM_SMCR_OCCS_Msk                            /*!< OCREF clear selection */
+
+#define TIM_SMCR_TS_Pos           (4U)
+#define TIM_SMCR_TS_Msk           (0x30007UL << TIM_SMCR_TS_Pos)               /*!< 0x00300070 */
+#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              /*!<TS[2:0] bits (Trigger selection) */
+#define TIM_SMCR_TS_0             (0x00001UL << TIM_SMCR_TS_Pos)               /*!< 0x00000010 */
+#define TIM_SMCR_TS_1             (0x00002UL << TIM_SMCR_TS_Pos)               /*!< 0x00000020 */
+#define TIM_SMCR_TS_2             (0x00004UL << TIM_SMCR_TS_Pos)               /*!< 0x00000040 */
+#define TIM_SMCR_TS_3             (0x10000UL << TIM_SMCR_TS_Pos)               /*!< 0x00100000 */
+#define TIM_SMCR_TS_4             (0x20000UL << TIM_SMCR_TS_Pos)               /*!< 0x00200000 */
+
+#define TIM_SMCR_MSM_Pos          (7U)
+#define TIM_SMCR_MSM_Msk          (0x1UL << TIM_SMCR_MSM_Pos)                  /*!< 0x00000080 */
+#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             /*!<Master/slave mode */
+
+#define TIM_SMCR_ETF_Pos          (8U)
+#define TIM_SMCR_ETF_Msk          (0xFUL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000F00 */
+#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             /*!<ETF[3:0] bits (External trigger filter) */
+#define TIM_SMCR_ETF_0            (0x1UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000100 */
+#define TIM_SMCR_ETF_1            (0x2UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000200 */
+#define TIM_SMCR_ETF_2            (0x4UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000400 */
+#define TIM_SMCR_ETF_3            (0x8UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000800 */
+
+#define TIM_SMCR_ETPS_Pos         (12U)
+#define TIM_SMCR_ETPS_Msk         (0x3UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00003000 */
+#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            /*!<ETPS[1:0] bits (External trigger prescaler) */
+#define TIM_SMCR_ETPS_0           (0x1UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00001000 */
+#define TIM_SMCR_ETPS_1           (0x2UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00002000 */
+
+#define TIM_SMCR_ECE_Pos          (14U)
+#define TIM_SMCR_ECE_Msk          (0x1UL << TIM_SMCR_ECE_Pos)                  /*!< 0x00004000 */
+#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             /*!<External clock enable */
+#define TIM_SMCR_ETP_Pos          (15U)
+#define TIM_SMCR_ETP_Msk          (0x1UL << TIM_SMCR_ETP_Pos)                  /*!< 0x00008000 */
+#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             /*!<External trigger polarity */
+
+/*******************  Bit definition for TIM_DIER register  *******************/
+#define TIM_DIER_UIE_Pos          (0U)
+#define TIM_DIER_UIE_Msk          (0x1UL << TIM_DIER_UIE_Pos)                  /*!< 0x00000001 */
+#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             /*!<Update interrupt enable */
+#define TIM_DIER_CC1IE_Pos        (1U)
+#define TIM_DIER_CC1IE_Msk        (0x1UL << TIM_DIER_CC1IE_Pos)                /*!< 0x00000002 */
+#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           /*!<Capture/Compare 1 interrupt enable */
+#define TIM_DIER_CC2IE_Pos        (2U)
+#define TIM_DIER_CC2IE_Msk        (0x1UL << TIM_DIER_CC2IE_Pos)                /*!< 0x00000004 */
+#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           /*!<Capture/Compare 2 interrupt enable */
+#define TIM_DIER_CC3IE_Pos        (3U)
+#define TIM_DIER_CC3IE_Msk        (0x1UL << TIM_DIER_CC3IE_Pos)                /*!< 0x00000008 */
+#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           /*!<Capture/Compare 3 interrupt enable */
+#define TIM_DIER_CC4IE_Pos        (4U)
+#define TIM_DIER_CC4IE_Msk        (0x1UL << TIM_DIER_CC4IE_Pos)                /*!< 0x00000010 */
+#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           /*!<Capture/Compare 4 interrupt enable */
+#define TIM_DIER_COMIE_Pos        (5U)
+#define TIM_DIER_COMIE_Msk        (0x1UL << TIM_DIER_COMIE_Pos)                /*!< 0x00000020 */
+#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           /*!<COM interrupt enable */
+#define TIM_DIER_TIE_Pos          (6U)
+#define TIM_DIER_TIE_Msk          (0x1UL << TIM_DIER_TIE_Pos)                  /*!< 0x00000040 */
+#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             /*!<Trigger interrupt enable */
+#define TIM_DIER_BIE_Pos          (7U)
+#define TIM_DIER_BIE_Msk          (0x1UL << TIM_DIER_BIE_Pos)                  /*!< 0x00000080 */
+#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             /*!<Break interrupt enable */
+#define TIM_DIER_UDE_Pos          (8U)
+#define TIM_DIER_UDE_Msk          (0x1UL << TIM_DIER_UDE_Pos)                  /*!< 0x00000100 */
+#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             /*!<Update DMA request enable */
+#define TIM_DIER_CC1DE_Pos        (9U)
+#define TIM_DIER_CC1DE_Msk        (0x1UL << TIM_DIER_CC1DE_Pos)                /*!< 0x00000200 */
+#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           /*!<Capture/Compare 1 DMA request enable */
+#define TIM_DIER_CC2DE_Pos        (10U)
+#define TIM_DIER_CC2DE_Msk        (0x1UL << TIM_DIER_CC2DE_Pos)                /*!< 0x00000400 */
+#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           /*!<Capture/Compare 2 DMA request enable */
+#define TIM_DIER_CC3DE_Pos        (11U)
+#define TIM_DIER_CC3DE_Msk        (0x1UL << TIM_DIER_CC3DE_Pos)                /*!< 0x00000800 */
+#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           /*!<Capture/Compare 3 DMA request enable */
+#define TIM_DIER_CC4DE_Pos        (12U)
+#define TIM_DIER_CC4DE_Msk        (0x1UL << TIM_DIER_CC4DE_Pos)                /*!< 0x00001000 */
+#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           /*!<Capture/Compare 4 DMA request enable */
+#define TIM_DIER_COMDE_Pos        (13U)
+#define TIM_DIER_COMDE_Msk        (0x1UL << TIM_DIER_COMDE_Pos)                /*!< 0x00002000 */
+#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           /*!<COM DMA request enable */
+#define TIM_DIER_TDE_Pos          (14U)
+#define TIM_DIER_TDE_Msk          (0x1UL << TIM_DIER_TDE_Pos)                  /*!< 0x00004000 */
+#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             /*!<Trigger DMA request enable */
+
+/********************  Bit definition for TIM_SR register  ********************/
+#define TIM_SR_UIF_Pos            (0U)
+#define TIM_SR_UIF_Msk            (0x1UL << TIM_SR_UIF_Pos)                    /*!< 0x00000001 */
+#define TIM_SR_UIF                TIM_SR_UIF_Msk                               /*!<Update interrupt Flag */
+#define TIM_SR_CC1IF_Pos          (1U)
+#define TIM_SR_CC1IF_Msk          (0x1UL << TIM_SR_CC1IF_Pos)                  /*!< 0x00000002 */
+#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             /*!<Capture/Compare 1 interrupt Flag */
+#define TIM_SR_CC2IF_Pos          (2U)
+#define TIM_SR_CC2IF_Msk          (0x1UL << TIM_SR_CC2IF_Pos)                  /*!< 0x00000004 */
+#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             /*!<Capture/Compare 2 interrupt Flag */
+#define TIM_SR_CC3IF_Pos          (3U)
+#define TIM_SR_CC3IF_Msk          (0x1UL << TIM_SR_CC3IF_Pos)                  /*!< 0x00000008 */
+#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             /*!<Capture/Compare 3 interrupt Flag */
+#define TIM_SR_CC4IF_Pos          (4U)
+#define TIM_SR_CC4IF_Msk          (0x1UL << TIM_SR_CC4IF_Pos)                  /*!< 0x00000010 */
+#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             /*!<Capture/Compare 4 interrupt Flag */
+#define TIM_SR_COMIF_Pos          (5U)
+#define TIM_SR_COMIF_Msk          (0x1UL << TIM_SR_COMIF_Pos)                  /*!< 0x00000020 */
+#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             /*!<COM interrupt Flag */
+#define TIM_SR_TIF_Pos            (6U)
+#define TIM_SR_TIF_Msk            (0x1UL << TIM_SR_TIF_Pos)                    /*!< 0x00000040 */
+#define TIM_SR_TIF                TIM_SR_TIF_Msk                               /*!<Trigger interrupt Flag */
+#define TIM_SR_BIF_Pos            (7U)
+#define TIM_SR_BIF_Msk            (0x1UL << TIM_SR_BIF_Pos)                    /*!< 0x00000080 */
+#define TIM_SR_BIF                TIM_SR_BIF_Msk                               /*!<Break interrupt Flag */
+#define TIM_SR_B2IF_Pos           (8U)
+#define TIM_SR_B2IF_Msk           (0x1UL << TIM_SR_B2IF_Pos)                   /*!< 0x00000100 */
+#define TIM_SR_B2IF               TIM_SR_B2IF_Msk                              /*!<Break 2 interrupt Flag */
+#define TIM_SR_CC1OF_Pos          (9U)
+#define TIM_SR_CC1OF_Msk          (0x1UL << TIM_SR_CC1OF_Pos)                  /*!< 0x00000200 */
+#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             /*!<Capture/Compare 1 Overcapture Flag */
+#define TIM_SR_CC2OF_Pos          (10U)
+#define TIM_SR_CC2OF_Msk          (0x1UL << TIM_SR_CC2OF_Pos)                  /*!< 0x00000400 */
+#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             /*!<Capture/Compare 2 Overcapture Flag */
+#define TIM_SR_CC3OF_Pos          (11U)
+#define TIM_SR_CC3OF_Msk          (0x1UL << TIM_SR_CC3OF_Pos)                  /*!< 0x00000800 */
+#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             /*!<Capture/Compare 3 Overcapture Flag */
+#define TIM_SR_CC4OF_Pos          (12U)
+#define TIM_SR_CC4OF_Msk          (0x1UL << TIM_SR_CC4OF_Pos)                  /*!< 0x00001000 */
+#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             /*!<Capture/Compare 4 Overcapture Flag */
+#define TIM_SR_SBIF_Pos           (13U)
+#define TIM_SR_SBIF_Msk           (0x1UL << TIM_SR_SBIF_Pos)                   /*!< 0x00002000 */
+#define TIM_SR_SBIF               TIM_SR_SBIF_Msk                              /*!<System Break interrupt Flag */
+#define TIM_SR_CC5IF_Pos          (16U)
+#define TIM_SR_CC5IF_Msk          (0x1UL << TIM_SR_CC5IF_Pos)                  /*!< 0x00010000 */
+#define TIM_SR_CC5IF              TIM_SR_CC5IF_Msk                             /*!<Capture/Compare 5 interrupt Flag */
+#define TIM_SR_CC6IF_Pos          (17U)
+#define TIM_SR_CC6IF_Msk          (0x1UL << TIM_SR_CC6IF_Pos)                  /*!< 0x00020000 */
+#define TIM_SR_CC6IF              TIM_SR_CC6IF_Msk                             /*!<Capture/Compare 6 interrupt Flag */
+
+
+/*******************  Bit definition for TIM_EGR register  ********************/
+#define TIM_EGR_UG_Pos            (0U)
+#define TIM_EGR_UG_Msk            (0x1UL << TIM_EGR_UG_Pos)                    /*!< 0x00000001 */
+#define TIM_EGR_UG                TIM_EGR_UG_Msk                               /*!<Update Generation */
+#define TIM_EGR_CC1G_Pos          (1U)
+#define TIM_EGR_CC1G_Msk          (0x1UL << TIM_EGR_CC1G_Pos)                  /*!< 0x00000002 */
+#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             /*!<Capture/Compare 1 Generation */
+#define TIM_EGR_CC2G_Pos          (2U)
+#define TIM_EGR_CC2G_Msk          (0x1UL << TIM_EGR_CC2G_Pos)                  /*!< 0x00000004 */
+#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             /*!<Capture/Compare 2 Generation */
+#define TIM_EGR_CC3G_Pos          (3U)
+#define TIM_EGR_CC3G_Msk          (0x1UL << TIM_EGR_CC3G_Pos)                  /*!< 0x00000008 */
+#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             /*!<Capture/Compare 3 Generation */
+#define TIM_EGR_CC4G_Pos          (4U)
+#define TIM_EGR_CC4G_Msk          (0x1UL << TIM_EGR_CC4G_Pos)                  /*!< 0x00000010 */
+#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             /*!<Capture/Compare 4 Generation */
+#define TIM_EGR_COMG_Pos          (5U)
+#define TIM_EGR_COMG_Msk          (0x1UL << TIM_EGR_COMG_Pos)                  /*!< 0x00000020 */
+#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             /*!<Capture/Compare Control Update Generation */
+#define TIM_EGR_TG_Pos            (6U)
+#define TIM_EGR_TG_Msk            (0x1UL << TIM_EGR_TG_Pos)                    /*!< 0x00000040 */
+#define TIM_EGR_TG                TIM_EGR_TG_Msk                               /*!<Trigger Generation */
+#define TIM_EGR_BG_Pos            (7U)
+#define TIM_EGR_BG_Msk            (0x1UL << TIM_EGR_BG_Pos)                    /*!< 0x00000080 */
+#define TIM_EGR_BG                TIM_EGR_BG_Msk                               /*!<Break Generation */
+#define TIM_EGR_B2G_Pos           (8U)
+#define TIM_EGR_B2G_Msk           (0x1UL << TIM_EGR_B2G_Pos)                   /*!< 0x00000100 */
+#define TIM_EGR_B2G               TIM_EGR_B2G_Msk                              /*!<Break 2 Generation */
+
+
+/******************  Bit definition for TIM_CCMR1 register  *******************/
+#define TIM_CCMR1_CC1S_Pos        (0U)
+#define TIM_CCMR1_CC1S_Msk        (0x3UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
+#define TIM_CCMR1_CC1S_0          (0x1UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR1_CC1S_1          (0x2UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR1_OC1FE_Pos       (2U)
+#define TIM_CCMR1_OC1FE_Msk       (0x1UL << TIM_CCMR1_OC1FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          /*!<Output Compare 1 Fast enable */
+#define TIM_CCMR1_OC1PE_Pos       (3U)
+#define TIM_CCMR1_OC1PE_Msk       (0x1UL << TIM_CCMR1_OC1PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          /*!<Output Compare 1 Preload enable */
+
+#define TIM_CCMR1_OC1M_Pos        (4U)
+#define TIM_CCMR1_OC1M_Msk        (0x1007UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
+#define TIM_CCMR1_OC1M_0          (0x0001UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR1_OC1M_1          (0x0002UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR1_OC1M_2          (0x0004UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR1_OC1M_3          (0x1000UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR1_OC1CE_Pos       (7U)
+#define TIM_CCMR1_OC1CE_Msk       (0x1UL << TIM_CCMR1_OC1CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          /*!<Output Compare 1 Clear Enable */
+
+#define TIM_CCMR1_CC2S_Pos        (8U)
+#define TIM_CCMR1_CC2S_Msk        (0x3UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
+#define TIM_CCMR1_CC2S_0          (0x1UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR1_CC2S_1          (0x2UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR1_OC2FE_Pos       (10U)
+#define TIM_CCMR1_OC2FE_Msk       (0x1UL << TIM_CCMR1_OC2FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          /*!<Output Compare 2 Fast enable */
+#define TIM_CCMR1_OC2PE_Pos       (11U)
+#define TIM_CCMR1_OC2PE_Msk       (0x1UL << TIM_CCMR1_OC2PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          /*!<Output Compare 2 Preload enable */
+
+#define TIM_CCMR1_OC2M_Pos        (12U)
+#define TIM_CCMR1_OC2M_Msk        (0x1007UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
+#define TIM_CCMR1_OC2M_0          (0x0001UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR1_OC2M_1          (0x0002UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR1_OC2M_2          (0x0004UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR1_OC2M_3          (0x1000UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR1_OC2CE_Pos       (15U)
+#define TIM_CCMR1_OC2CE_Msk       (0x1UL << TIM_CCMR1_OC2CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          /*!<Output Compare 2 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR1_IC1PSC_Pos      (2U)
+#define TIM_CCMR1_IC1PSC_Msk      (0x3UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
+#define TIM_CCMR1_IC1PSC_0        (0x1UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR1_IC1PSC_1        (0x2UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR1_IC1F_Pos        (4U)
+#define TIM_CCMR1_IC1F_Msk        (0xFUL << TIM_CCMR1_IC1F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
+#define TIM_CCMR1_IC1F_0          (0x1UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR1_IC1F_1          (0x2UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR1_IC1F_2          (0x4UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR1_IC1F_3          (0x8UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR1_IC2PSC_Pos      (10U)
+#define TIM_CCMR1_IC2PSC_Msk      (0x3UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
+#define TIM_CCMR1_IC2PSC_0        (0x1UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR1_IC2PSC_1        (0x2UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR1_IC2F_Pos        (12U)
+#define TIM_CCMR1_IC2F_Msk        (0xFUL << TIM_CCMR1_IC2F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
+#define TIM_CCMR1_IC2F_0          (0x1UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR1_IC2F_1          (0x2UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR1_IC2F_2          (0x4UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR1_IC2F_3          (0x8UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR2 register  *******************/
+#define TIM_CCMR2_CC3S_Pos        (0U)
+#define TIM_CCMR2_CC3S_Msk        (0x3UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
+#define TIM_CCMR2_CC3S_0          (0x1UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR2_CC3S_1          (0x2UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR2_OC3FE_Pos       (2U)
+#define TIM_CCMR2_OC3FE_Msk       (0x1UL << TIM_CCMR2_OC3FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          /*!<Output Compare 3 Fast enable */
+#define TIM_CCMR2_OC3PE_Pos       (3U)
+#define TIM_CCMR2_OC3PE_Msk       (0x1UL << TIM_CCMR2_OC3PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          /*!<Output Compare 3 Preload enable */
+
+#define TIM_CCMR2_OC3M_Pos        (4U)
+#define TIM_CCMR2_OC3M_Msk        (0x1007UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
+#define TIM_CCMR2_OC3M_0          (0x0001UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR2_OC3M_1          (0x0002UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR2_OC3M_2          (0x0004UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR2_OC3M_3          (0x1000UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR2_OC3CE_Pos       (7U)
+#define TIM_CCMR2_OC3CE_Msk       (0x1UL << TIM_CCMR2_OC3CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          /*!<Output Compare 3 Clear Enable */
+
+#define TIM_CCMR2_CC4S_Pos        (8U)
+#define TIM_CCMR2_CC4S_Msk        (0x3UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
+#define TIM_CCMR2_CC4S_0          (0x1UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR2_CC4S_1          (0x2UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR2_OC4FE_Pos       (10U)
+#define TIM_CCMR2_OC4FE_Msk       (0x1UL << TIM_CCMR2_OC4FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          /*!<Output Compare 4 Fast enable */
+#define TIM_CCMR2_OC4PE_Pos       (11U)
+#define TIM_CCMR2_OC4PE_Msk       (0x1UL << TIM_CCMR2_OC4PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          /*!<Output Compare 4 Preload enable */
+
+#define TIM_CCMR2_OC4M_Pos        (12U)
+#define TIM_CCMR2_OC4M_Msk        (0x1007UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
+#define TIM_CCMR2_OC4M_0          (0x0001UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR2_OC4M_1          (0x0002UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR2_OC4M_2          (0x0004UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR2_OC4M_3          (0x1000UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR2_OC4CE_Pos       (15U)
+#define TIM_CCMR2_OC4CE_Msk       (0x1UL << TIM_CCMR2_OC4CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          /*!<Output Compare 4 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR2_IC3PSC_Pos      (2U)
+#define TIM_CCMR2_IC3PSC_Msk      (0x3UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
+#define TIM_CCMR2_IC3PSC_0        (0x1UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR2_IC3PSC_1        (0x2UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR2_IC3F_Pos        (4U)
+#define TIM_CCMR2_IC3F_Msk        (0xFUL << TIM_CCMR2_IC3F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
+#define TIM_CCMR2_IC3F_0          (0x1UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR2_IC3F_1          (0x2UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR2_IC3F_2          (0x4UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR2_IC3F_3          (0x8UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR2_IC4PSC_Pos      (10U)
+#define TIM_CCMR2_IC4PSC_Msk      (0x3UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
+#define TIM_CCMR2_IC4PSC_0        (0x1UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR2_IC4PSC_1        (0x2UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR2_IC4F_Pos        (12U)
+#define TIM_CCMR2_IC4F_Msk        (0xFUL << TIM_CCMR2_IC4F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
+#define TIM_CCMR2_IC4F_0          (0x1UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR2_IC4F_1          (0x2UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR2_IC4F_2          (0x4UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR2_IC4F_3          (0x8UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR3 register  *******************/
+#define TIM_CCMR3_OC5FE_Pos       (2U)
+#define TIM_CCMR3_OC5FE_Msk       (0x1UL << TIM_CCMR3_OC5FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR3_OC5FE           TIM_CCMR3_OC5FE_Msk                          /*!<Output Compare 5 Fast enable */
+#define TIM_CCMR3_OC5PE_Pos       (3U)
+#define TIM_CCMR3_OC5PE_Msk       (0x1UL << TIM_CCMR3_OC5PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR3_OC5PE           TIM_CCMR3_OC5PE_Msk                          /*!<Output Compare 5 Preload enable */
+
+#define TIM_CCMR3_OC5M_Pos        (4U)
+#define TIM_CCMR3_OC5M_Msk        (0x1007UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR3_OC5M            TIM_CCMR3_OC5M_Msk                           /*!<OC5M[3:0] bits (Output Compare 5 Mode) */
+#define TIM_CCMR3_OC5M_0          (0x0001UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR3_OC5M_1          (0x0002UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR3_OC5M_2          (0x0004UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR3_OC5M_3          (0x1000UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR3_OC5CE_Pos       (7U)
+#define TIM_CCMR3_OC5CE_Msk       (0x1UL << TIM_CCMR3_OC5CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR3_OC5CE           TIM_CCMR3_OC5CE_Msk                          /*!<Output Compare 5 Clear Enable */
+
+#define TIM_CCMR3_OC6FE_Pos       (10U)
+#define TIM_CCMR3_OC6FE_Msk       (0x1UL << TIM_CCMR3_OC6FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR3_OC6FE           TIM_CCMR3_OC6FE_Msk                          /*!<Output Compare 6 Fast enable */
+#define TIM_CCMR3_OC6PE_Pos       (11U)
+#define TIM_CCMR3_OC6PE_Msk       (0x1UL << TIM_CCMR3_OC6PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR3_OC6PE           TIM_CCMR3_OC6PE_Msk                          /*!<Output Compare 6 Preload enable */
+
+#define TIM_CCMR3_OC6M_Pos        (12U)
+#define TIM_CCMR3_OC6M_Msk        (0x1007UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR3_OC6M            TIM_CCMR3_OC6M_Msk                           /*!<OC6M[3:0] bits (Output Compare 6 Mode) */
+#define TIM_CCMR3_OC6M_0          (0x0001UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR3_OC6M_1          (0x0002UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR3_OC6M_2          (0x0004UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR3_OC6M_3          (0x1000UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR3_OC6CE_Pos       (15U)
+#define TIM_CCMR3_OC6CE_Msk       (0x1UL << TIM_CCMR3_OC6CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR3_OC6CE           TIM_CCMR3_OC6CE_Msk                          /*!<Output Compare 6 Clear Enable */
+
+/*******************  Bit definition for TIM_CCER register  *******************/
+#define TIM_CCER_CC1E_Pos         (0U)
+#define TIM_CCER_CC1E_Msk         (0x1UL << TIM_CCER_CC1E_Pos)                 /*!< 0x00000001 */
+#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            /*!<Capture/Compare 1 output enable */
+#define TIM_CCER_CC1P_Pos         (1U)
+#define TIM_CCER_CC1P_Msk         (0x1UL << TIM_CCER_CC1P_Pos)                 /*!< 0x00000002 */
+#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            /*!<Capture/Compare 1 output Polarity */
+#define TIM_CCER_CC1NE_Pos        (2U)
+#define TIM_CCER_CC1NE_Msk        (0x1UL << TIM_CCER_CC1NE_Pos)                /*!< 0x00000004 */
+#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           /*!<Capture/Compare 1 Complementary output enable */
+#define TIM_CCER_CC1NP_Pos        (3U)
+#define TIM_CCER_CC1NP_Msk        (0x1UL << TIM_CCER_CC1NP_Pos)                /*!< 0x00000008 */
+#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           /*!<Capture/Compare 1 Complementary output Polarity */
+#define TIM_CCER_CC2E_Pos         (4U)
+#define TIM_CCER_CC2E_Msk         (0x1UL << TIM_CCER_CC2E_Pos)                 /*!< 0x00000010 */
+#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            /*!<Capture/Compare 2 output enable */
+#define TIM_CCER_CC2P_Pos         (5U)
+#define TIM_CCER_CC2P_Msk         (0x1UL << TIM_CCER_CC2P_Pos)                 /*!< 0x00000020 */
+#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            /*!<Capture/Compare 2 output Polarity */
+#define TIM_CCER_CC2NE_Pos        (6U)
+#define TIM_CCER_CC2NE_Msk        (0x1UL << TIM_CCER_CC2NE_Pos)                /*!< 0x00000040 */
+#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           /*!<Capture/Compare 2 Complementary output enable */
+#define TIM_CCER_CC2NP_Pos        (7U)
+#define TIM_CCER_CC2NP_Msk        (0x1UL << TIM_CCER_CC2NP_Pos)                /*!< 0x00000080 */
+#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           /*!<Capture/Compare 2 Complementary output Polarity */
+#define TIM_CCER_CC3E_Pos         (8U)
+#define TIM_CCER_CC3E_Msk         (0x1UL << TIM_CCER_CC3E_Pos)                 /*!< 0x00000100 */
+#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            /*!<Capture/Compare 3 output enable */
+#define TIM_CCER_CC3P_Pos         (9U)
+#define TIM_CCER_CC3P_Msk         (0x1UL << TIM_CCER_CC3P_Pos)                 /*!< 0x00000200 */
+#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            /*!<Capture/Compare 3 output Polarity */
+#define TIM_CCER_CC3NE_Pos        (10U)
+#define TIM_CCER_CC3NE_Msk        (0x1UL << TIM_CCER_CC3NE_Pos)                /*!< 0x00000400 */
+#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           /*!<Capture/Compare 3 Complementary output enable */
+#define TIM_CCER_CC3NP_Pos        (11U)
+#define TIM_CCER_CC3NP_Msk        (0x1UL << TIM_CCER_CC3NP_Pos)                /*!< 0x00000800 */
+#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           /*!<Capture/Compare 3 Complementary output Polarity */
+#define TIM_CCER_CC4E_Pos         (12U)
+#define TIM_CCER_CC4E_Msk         (0x1UL << TIM_CCER_CC4E_Pos)                 /*!< 0x00001000 */
+#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            /*!<Capture/Compare 4 output enable */
+#define TIM_CCER_CC4P_Pos         (13U)
+#define TIM_CCER_CC4P_Msk         (0x1UL << TIM_CCER_CC4P_Pos)                 /*!< 0x00002000 */
+#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            /*!<Capture/Compare 4 output Polarity */
+#define TIM_CCER_CC4NP_Pos        (15U)
+#define TIM_CCER_CC4NP_Msk        (0x1UL << TIM_CCER_CC4NP_Pos)                /*!< 0x00008000 */
+#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           /*!<Capture/Compare 4 Complementary output Polarity */
+#define TIM_CCER_CC5E_Pos         (16U)
+#define TIM_CCER_CC5E_Msk         (0x1UL << TIM_CCER_CC5E_Pos)                 /*!< 0x00010000 */
+#define TIM_CCER_CC5E             TIM_CCER_CC5E_Msk                            /*!<Capture/Compare 5 output enable */
+#define TIM_CCER_CC5P_Pos         (17U)
+#define TIM_CCER_CC5P_Msk         (0x1UL << TIM_CCER_CC5P_Pos)                 /*!< 0x00020000 */
+#define TIM_CCER_CC5P             TIM_CCER_CC5P_Msk                            /*!<Capture/Compare 5 output Polarity */
+#define TIM_CCER_CC6E_Pos         (20U)
+#define TIM_CCER_CC6E_Msk         (0x1UL << TIM_CCER_CC6E_Pos)                 /*!< 0x00100000 */
+#define TIM_CCER_CC6E             TIM_CCER_CC6E_Msk                            /*!<Capture/Compare 6 output enable */
+#define TIM_CCER_CC6P_Pos         (21U)
+#define TIM_CCER_CC6P_Msk         (0x1UL << TIM_CCER_CC6P_Pos)                 /*!< 0x00200000 */
+#define TIM_CCER_CC6P             TIM_CCER_CC6P_Msk                            /*!<Capture/Compare 6 output Polarity */
+
+/*******************  Bit definition for TIM_CNT register  ********************/
+#define TIM_CNT_CNT_Pos           (0U)
+#define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              /*!<Counter Value */
+#define TIM_CNT_UIFCPY_Pos        (31U)
+#define TIM_CNT_UIFCPY_Msk        (0x1UL << TIM_CNT_UIFCPY_Pos)                /*!< 0x80000000 */
+#define TIM_CNT_UIFCPY            TIM_CNT_UIFCPY_Msk                           /*!<Update interrupt flag copy (if UIFREMAP=1) */
+
+/*******************  Bit definition for TIM_PSC register  ********************/
+#define TIM_PSC_PSC_Pos           (0U)
+#define TIM_PSC_PSC_Msk           (0xFFFFUL << TIM_PSC_PSC_Pos)                /*!< 0x0000FFFF */
+#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              /*!<Prescaler Value */
+
+/*******************  Bit definition for TIM_ARR register  ********************/
+#define TIM_ARR_ARR_Pos           (0U)
+#define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              /*!<Actual auto-reload Value */
+
+/*******************  Bit definition for TIM_RCR register  ********************/
+#define TIM_RCR_REP_Pos           (0U)
+#define TIM_RCR_REP_Msk           (0xFFFFUL << TIM_RCR_REP_Pos)                /*!< 0x0000FFFF */
+#define TIM_RCR_REP               TIM_RCR_REP_Msk                              /*!<Repetition Counter Value */
+
+/*******************  Bit definition for TIM_CCR1 register  *******************/
+#define TIM_CCR1_CCR1_Pos         (0U)
+#define TIM_CCR1_CCR1_Msk         (0xFFFFUL << TIM_CCR1_CCR1_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            /*!<Capture/Compare 1 Value */
+
+/*******************  Bit definition for TIM_CCR2 register  *******************/
+#define TIM_CCR2_CCR2_Pos         (0U)
+#define TIM_CCR2_CCR2_Msk         (0xFFFFUL << TIM_CCR2_CCR2_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            /*!<Capture/Compare 2 Value */
+
+/*******************  Bit definition for TIM_CCR3 register  *******************/
+#define TIM_CCR3_CCR3_Pos         (0U)
+#define TIM_CCR3_CCR3_Msk         (0xFFFFUL << TIM_CCR3_CCR3_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            /*!<Capture/Compare 3 Value */
+
+/*******************  Bit definition for TIM_CCR4 register  *******************/
+#define TIM_CCR4_CCR4_Pos         (0U)
+#define TIM_CCR4_CCR4_Msk         (0xFFFFUL << TIM_CCR4_CCR4_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            /*!<Capture/Compare 4 Value */
+
+/*******************  Bit definition for TIM_CCR5 register  *******************/
+#define TIM_CCR5_CCR5_Pos         (0U)
+#define TIM_CCR5_CCR5_Msk         (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)          /*!< 0xFFFFFFFF */
+#define TIM_CCR5_CCR5             TIM_CCR5_CCR5_Msk                            /*!<Capture/Compare 5 Value */
+#define TIM_CCR5_GC5C1_Pos        (29U)
+#define TIM_CCR5_GC5C1_Msk        (0x1UL << TIM_CCR5_GC5C1_Pos)                /*!< 0x20000000 */
+#define TIM_CCR5_GC5C1            TIM_CCR5_GC5C1_Msk                           /*!<Group Channel 5 and Channel 1 */
+#define TIM_CCR5_GC5C2_Pos        (30U)
+#define TIM_CCR5_GC5C2_Msk        (0x1UL << TIM_CCR5_GC5C2_Pos)                /*!< 0x40000000 */
+#define TIM_CCR5_GC5C2            TIM_CCR5_GC5C2_Msk                           /*!<Group Channel 5 and Channel 2 */
+#define TIM_CCR5_GC5C3_Pos        (31U)
+#define TIM_CCR5_GC5C3_Msk        (0x1UL << TIM_CCR5_GC5C3_Pos)                /*!< 0x80000000 */
+#define TIM_CCR5_GC5C3            TIM_CCR5_GC5C3_Msk                           /*!<Group Channel 5 and Channel 3 */
+
+/*******************  Bit definition for TIM_CCR6 register  *******************/
+#define TIM_CCR6_CCR6_Pos         (0U)
+#define TIM_CCR6_CCR6_Msk         (0xFFFFUL << TIM_CCR6_CCR6_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR6_CCR6             TIM_CCR6_CCR6_Msk                            /*!<Capture/Compare 6 Value */
+
+/*******************  Bit definition for TIM_BDTR register  *******************/
+#define TIM_BDTR_DTG_Pos          (0U)
+#define TIM_BDTR_DTG_Msk          (0xFFUL << TIM_BDTR_DTG_Pos)                 /*!< 0x000000FF */
+#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
+#define TIM_BDTR_DTG_0            (0x01UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000001 */
+#define TIM_BDTR_DTG_1            (0x02UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000002 */
+#define TIM_BDTR_DTG_2            (0x04UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000004 */
+#define TIM_BDTR_DTG_3            (0x08UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000008 */
+#define TIM_BDTR_DTG_4            (0x10UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000010 */
+#define TIM_BDTR_DTG_5            (0x20UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000020 */
+#define TIM_BDTR_DTG_6            (0x40UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000040 */
+#define TIM_BDTR_DTG_7            (0x80UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000080 */
+
+#define TIM_BDTR_LOCK_Pos         (8U)
+#define TIM_BDTR_LOCK_Msk         (0x3UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000300 */
+#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            /*!<LOCK[1:0] bits (Lock Configuration) */
+#define TIM_BDTR_LOCK_0           (0x1UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000100 */
+#define TIM_BDTR_LOCK_1           (0x2UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000200 */
+
+#define TIM_BDTR_OSSI_Pos         (10U)
+#define TIM_BDTR_OSSI_Msk         (0x1UL << TIM_BDTR_OSSI_Pos)                 /*!< 0x00000400 */
+#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            /*!<Off-State Selection for Idle mode */
+#define TIM_BDTR_OSSR_Pos         (11U)
+#define TIM_BDTR_OSSR_Msk         (0x1UL << TIM_BDTR_OSSR_Pos)                 /*!< 0x00000800 */
+#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            /*!<Off-State Selection for Run mode */
+#define TIM_BDTR_BKE_Pos          (12U)
+#define TIM_BDTR_BKE_Msk          (0x1UL << TIM_BDTR_BKE_Pos)                  /*!< 0x00001000 */
+#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             /*!<Break enable for Break 1 */
+#define TIM_BDTR_BKP_Pos          (13U)
+#define TIM_BDTR_BKP_Msk          (0x1UL << TIM_BDTR_BKP_Pos)                  /*!< 0x00002000 */
+#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             /*!<Break Polarity for Break 1 */
+#define TIM_BDTR_AOE_Pos          (14U)
+#define TIM_BDTR_AOE_Msk          (0x1UL << TIM_BDTR_AOE_Pos)                  /*!< 0x00004000 */
+#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             /*!<Automatic Output enable */
+#define TIM_BDTR_MOE_Pos          (15U)
+#define TIM_BDTR_MOE_Msk          (0x1UL << TIM_BDTR_MOE_Pos)                  /*!< 0x00008000 */
+#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             /*!<Main Output enable */
+
+#define TIM_BDTR_BKF_Pos          (16U)
+#define TIM_BDTR_BKF_Msk          (0xFUL << TIM_BDTR_BKF_Pos)                  /*!< 0x000F0000 */
+#define TIM_BDTR_BKF              TIM_BDTR_BKF_Msk                             /*!<Break Filter for Break 1 */
+#define TIM_BDTR_BK2F_Pos         (20U)
+#define TIM_BDTR_BK2F_Msk         (0xFUL << TIM_BDTR_BK2F_Pos)                 /*!< 0x00F00000 */
+#define TIM_BDTR_BK2F             TIM_BDTR_BK2F_Msk                            /*!<Break Filter for Break 2 */
+
+#define TIM_BDTR_BK2E_Pos         (24U)
+#define TIM_BDTR_BK2E_Msk         (0x1UL << TIM_BDTR_BK2E_Pos)                 /*!< 0x01000000 */
+#define TIM_BDTR_BK2E             TIM_BDTR_BK2E_Msk                            /*!<Break enable for Break 2 */
+#define TIM_BDTR_BK2P_Pos         (25U)
+#define TIM_BDTR_BK2P_Msk         (0x1UL << TIM_BDTR_BK2P_Pos)                 /*!< 0x02000000 */
+#define TIM_BDTR_BK2P             TIM_BDTR_BK2P_Msk                            /*!<Break Polarity for Break 2 */
+
+#define TIM_BDTR_BKDSRM_Pos       (26U)
+#define TIM_BDTR_BKDSRM_Msk       (0x1UL << TIM_BDTR_BKDSRM_Pos)               /*!< 0x04000000 */
+#define TIM_BDTR_BKDSRM           TIM_BDTR_BKDSRM_Msk                          /*!<Break disarming/re-arming */
+#define TIM_BDTR_BK2DSRM_Pos      (27U)
+#define TIM_BDTR_BK2DSRM_Msk      (0x1UL << TIM_BDTR_BK2DSRM_Pos)              /*!< 0x08000000 */
+#define TIM_BDTR_BK2DSRM          TIM_BDTR_BK2DSRM_Msk                         /*!<Break2 disarming/re-arming */
+
+#define TIM_BDTR_BKBID_Pos        (28U)
+#define TIM_BDTR_BKBID_Msk        (0x1UL << TIM_BDTR_BKBID_Pos)                /*!< 0x10000000 */
+#define TIM_BDTR_BKBID            TIM_BDTR_BKBID_Msk                           /*!<Break BIDirectional */
+#define TIM_BDTR_BK2BID_Pos       (29U)
+#define TIM_BDTR_BK2BID_Msk       (0x1UL << TIM_BDTR_BK2BID_Pos)               /*!< 0x20000000 */
+#define TIM_BDTR_BK2BID           TIM_BDTR_BK2BID_Msk                          /*!<Break2 BIDirectional */
+
+/*******************  Bit definition for TIM_DCR register  ********************/
+#define TIM_DCR_DBA_Pos           (0U)
+#define TIM_DCR_DBA_Msk           (0x1FUL << TIM_DCR_DBA_Pos)                  /*!< 0x0000001F */
+#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              /*!<DBA[4:0] bits (DMA Base Address) */
+#define TIM_DCR_DBA_0             (0x01UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000001 */
+#define TIM_DCR_DBA_1             (0x02UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000002 */
+#define TIM_DCR_DBA_2             (0x04UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000004 */
+#define TIM_DCR_DBA_3             (0x08UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000008 */
+#define TIM_DCR_DBA_4             (0x10UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000010 */
+
+#define TIM_DCR_DBL_Pos           (8U)
+#define TIM_DCR_DBL_Msk           (0x1FUL << TIM_DCR_DBL_Pos)                  /*!< 0x00001F00 */
+#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              /*!<DBL[4:0] bits (DMA Burst Length) */
+#define TIM_DCR_DBL_0             (0x01UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000100 */
+#define TIM_DCR_DBL_1             (0x02UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000200 */
+#define TIM_DCR_DBL_2             (0x04UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000400 */
+#define TIM_DCR_DBL_3             (0x08UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000800 */
+#define TIM_DCR_DBL_4             (0x10UL << TIM_DCR_DBL_Pos)                  /*!< 0x00001000 */
+
+/*******************  Bit definition for TIM_DMAR register  *******************/
+#define TIM_DMAR_DMAB_Pos         (0U)
+#define TIM_DMAR_DMAB_Msk         (0xFFFFUL << TIM_DMAR_DMAB_Pos)              /*!< 0x0000FFFF */
+#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            /*!<DMA register for burst accesses */
+
+/*******************  Bit definition for TIM1_OR1 register  *******************/
+#define TIM1_OR1_OCREF_CLR_Pos     (0U)
+#define TIM1_OR1_OCREF_CLR_Msk     (0x1UL << TIM1_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM1_OR1_OCREF_CLR         TIM1_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM1_AF1 register  *******************/
+#define TIM1_AF1_BKINE_Pos        (0U)
+#define TIM1_AF1_BKINE_Msk        (0x1UL << TIM1_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM1_AF1_BKINE            TIM1_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM1_AF1_BKCMP1E_Pos      (1U)
+#define TIM1_AF1_BKCMP1E_Msk      (0x1UL << TIM1_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM1_AF1_BKCMP1E          TIM1_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM1_AF1_BKCMP2E_Pos      (2U)
+#define TIM1_AF1_BKCMP2E_Msk      (0x1UL << TIM1_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM1_AF1_BKCMP2E          TIM1_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM1_AF1_BKINP_Pos        (9U)
+#define TIM1_AF1_BKINP_Msk        (0x1UL << TIM1_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM1_AF1_BKINP            TIM1_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM1_AF1_BKCMP1P_Pos      (10U)
+#define TIM1_AF1_BKCMP1P_Msk      (0x1UL << TIM1_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM1_AF1_BKCMP1P          TIM1_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM1_AF1_BKCMP2P_Pos      (11U)
+#define TIM1_AF1_BKCMP2P_Msk      (0x1UL << TIM1_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM1_AF1_BKCMP2P          TIM1_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+#define TIM1_AF1_ETRSEL_Pos       (14U)
+#define TIM1_AF1_ETRSEL_Msk       (0xFUL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM1_AF1_ETRSEL           TIM1_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM1 ETR source selection) */
+#define TIM1_AF1_ETRSEL_0         (0x1UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM1_AF1_ETRSEL_1         (0x2UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM1_AF1_ETRSEL_2         (0x4UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM1_AF1_ETRSEL_3         (0x8UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM1_AF2 register  *******************/
+#define TIM1_AF2_BK2INE_Pos       (0U)
+#define TIM1_AF2_BK2INE_Msk       (0x1UL << TIM1_AF2_BK2INE_Pos)               /*!< 0x00000001 */
+#define TIM1_AF2_BK2INE           TIM1_AF2_BK2INE_Msk                          /*!<BRK2 BKIN2 input enable */
+#define TIM1_AF2_BK2CMP1E_Pos     (1U)
+#define TIM1_AF2_BK2CMP1E_Msk     (0x1UL << TIM1_AF2_BK2CMP1E_Pos)             /*!< 0x00000002 */
+#define TIM1_AF2_BK2CMP1E         TIM1_AF2_BK2CMP1E_Msk                        /*!<BRK2 COMP1 enable */
+#define TIM1_AF2_BK2CMP2E_Pos     (2U)
+#define TIM1_AF2_BK2CMP2E_Msk     (0x1UL << TIM1_AF2_BK2CMP2E_Pos)             /*!< 0x00000004 */
+#define TIM1_AF2_BK2CMP2E         TIM1_AF2_BK2CMP2E_Msk                        /*!<BRK2 COMP2 enable */
+#define TIM1_AF2_BK2INP_Pos       (9U)
+#define TIM1_AF2_BK2INP_Msk       (0x1UL << TIM1_AF2_BK2INP_Pos)               /*!< 0x00000200 */
+#define TIM1_AF2_BK2INP           TIM1_AF2_BK2INP_Msk                          /*!<BRK2 BKIN2 input polarity */
+#define TIM1_AF2_BK2CMP1P_Pos     (10U)
+#define TIM1_AF2_BK2CMP1P_Msk     (0x1UL << TIM1_AF2_BK2CMP1P_Pos)             /*!< 0x00000400 */
+#define TIM1_AF2_BK2CMP1P         TIM1_AF2_BK2CMP1P_Msk                        /*!<BRK2 COMP1 input polarity */
+#define TIM1_AF2_BK2CMP2P_Pos     (11U)
+#define TIM1_AF2_BK2CMP2P_Msk     (0x1UL << TIM1_AF2_BK2CMP2P_Pos)             /*!< 0x00000800 */
+#define TIM1_AF2_BK2CMP2P         TIM1_AF2_BK2CMP2P_Msk                        /*!<BRK2 COMP2 input polarity */
+
+/*******************  Bit definition for TIM2_OR1 register  *******************/
+#define TIM2_OR1_OCREF_CLR_Pos     (0U)
+#define TIM2_OR1_OCREF_CLR_Msk     (0x1UL << TIM2_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM2_OR1_OCREF_CLR         TIM2_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM2_AF1 register  *******************/
+#define TIM2_AF1_ETRSEL_Pos       (14U)
+#define TIM2_AF1_ETRSEL_Msk       (0xFUL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM2_AF1_ETRSEL           TIM2_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM2 ETR source selection) */
+#define TIM2_AF1_ETRSEL_0         (0x1UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM2_AF1_ETRSEL_1         (0x2UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM2_AF1_ETRSEL_2         (0x4UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM2_AF1_ETRSEL_3         (0x8UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM3_OR1 register  *******************/
+#define TIM3_OR1_OCREF_CLR_Pos     (0U)
+#define TIM3_OR1_OCREF_CLR_Msk     (0x1UL << TIM3_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM3_OR1_OCREF_CLR         TIM3_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM3_AF1 register  *******************/
+#define TIM3_AF1_ETRSEL_Pos       (14U)
+#define TIM3_AF1_ETRSEL_Msk       (0xFUL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM3_AF1_ETRSEL           TIM3_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM3 ETR source selection) */
+#define TIM3_AF1_ETRSEL_0         (0x1UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM3_AF1_ETRSEL_1         (0x2UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM3_AF1_ETRSEL_2         (0x4UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM3_AF1_ETRSEL_3         (0x8UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM14_AF1 register  *******************/
+#define TIM14_AF1_ETRSEL_Pos      (14U)
+#define TIM14_AF1_ETRSEL_Msk      (0xFUL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x0003C000 */
+#define TIM14_AF1_ETRSEL          TIM14_AF1_ETRSEL_Msk                         /*!<ETRSEL[3:0] bits (TIM14 ETR source selection) */
+#define TIM14_AF1_ETRSEL_0        (0x1UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00004000 */
+#define TIM14_AF1_ETRSEL_1        (0x2UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00008000 */
+#define TIM14_AF1_ETRSEL_2        (0x4UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00010000 */
+#define TIM14_AF1_ETRSEL_3        (0x8UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00020000 */
+
+
+/*******************  Bit definition for TIM16_AF1 register  ******************/
+#define TIM16_AF1_BKINE_Pos      (0U)
+#define TIM16_AF1_BKINE_Msk      (0x1UL << TIM16_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM16_AF1_BKINE          TIM16_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM16_AF1_BKCMP1E_Pos    (1U)
+#define TIM16_AF1_BKCMP1E_Msk    (0x1UL << TIM16_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM16_AF1_BKCMP1E        TIM16_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM16_AF1_BKCMP2E_Pos    (2U)
+#define TIM16_AF1_BKCMP2E_Msk    (0x1UL << TIM16_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM16_AF1_BKCMP2E        TIM16_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM16_AF1_BKINP_Pos      (9U)
+#define TIM16_AF1_BKINP_Msk      (0x1UL << TIM16_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM16_AF1_BKINP          TIM16_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM16_AF1_BKCMP1P_Pos    (10U)
+#define TIM16_AF1_BKCMP1P_Msk    (0x1UL << TIM16_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM16_AF1_BKCMP1P        TIM16_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM16_AF1_BKCMP2P_Pos    (11U)
+#define TIM16_AF1_BKCMP2P_Msk    (0x1UL << TIM16_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM16_AF1_BKCMP2P        TIM16_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM17_AF1 register  ******************/
+#define TIM17_AF1_BKINE_Pos      (0U)
+#define TIM17_AF1_BKINE_Msk      (0x1UL << TIM17_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM17_AF1_BKINE          TIM17_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM17_AF1_BKCMP1E_Pos    (1U)
+#define TIM17_AF1_BKCMP1E_Msk    (0x1UL << TIM17_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM17_AF1_BKCMP1E        TIM17_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM17_AF1_BKCMP2E_Pos    (2U)
+#define TIM17_AF1_BKCMP2E_Msk    (0x1UL << TIM17_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM17_AF1_BKCMP2E        TIM17_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM17_AF1_BKINP_Pos      (9U)
+#define TIM17_AF1_BKINP_Msk      (0x1UL << TIM17_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM17_AF1_BKINP          TIM17_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM17_AF1_BKCMP1P_Pos    (10U)
+#define TIM17_AF1_BKCMP1P_Msk    (0x1UL << TIM17_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM17_AF1_BKCMP1P        TIM17_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM17_AF1_BKCMP2P_Pos    (11U)
+#define TIM17_AF1_BKCMP2P_Msk    (0x1UL << TIM17_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM17_AF1_BKCMP2P        TIM17_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM_TISEL register  *********************/
+#define TIM_TISEL_TI1SEL_Pos      (0U)
+#define TIM_TISEL_TI1SEL_Msk      (0xFUL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x0000000F */
+#define TIM_TISEL_TI1SEL          TIM_TISEL_TI1SEL_Msk                         /*!<TI1SEL[3:0] bits (TIM TI1 SEL)*/
+#define TIM_TISEL_TI1SEL_0        (0x1UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000001 */
+#define TIM_TISEL_TI1SEL_1        (0x2UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000002 */
+#define TIM_TISEL_TI1SEL_2        (0x4UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000004 */
+#define TIM_TISEL_TI1SEL_3        (0x8UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000008 */
+
+#define TIM_TISEL_TI2SEL_Pos      (8U)
+#define TIM_TISEL_TI2SEL_Msk      (0xFUL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000F00 */
+#define TIM_TISEL_TI2SEL          TIM_TISEL_TI2SEL_Msk                         /*!<TI2SEL[3:0] bits (TIM TI2 SEL)*/
+#define TIM_TISEL_TI2SEL_0        (0x1UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000100 */
+#define TIM_TISEL_TI2SEL_1        (0x2UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000200 */
+#define TIM_TISEL_TI2SEL_2        (0x4UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000400 */
+#define TIM_TISEL_TI2SEL_3        (0x8UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000800 */
+
+#define TIM_TISEL_TI3SEL_Pos      (16U)
+#define TIM_TISEL_TI3SEL_Msk      (0xFUL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x000F0000 */
+#define TIM_TISEL_TI3SEL          TIM_TISEL_TI3SEL_Msk                         /*!<TI3SEL[3:0] bits (TIM TI3 SEL)*/
+#define TIM_TISEL_TI3SEL_0        (0x1UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00010000 */
+#define TIM_TISEL_TI3SEL_1        (0x2UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00020000 */
+#define TIM_TISEL_TI3SEL_2        (0x4UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00040000 */
+#define TIM_TISEL_TI3SEL_3        (0x8UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00080000 */
+
+#define TIM_TISEL_TI4SEL_Pos      (24U)
+#define TIM_TISEL_TI4SEL_Msk      (0xFUL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x0F000000 */
+#define TIM_TISEL_TI4SEL          TIM_TISEL_TI4SEL_Msk                         /*!<TI4SEL[3:0] bits (TIM TI4 SEL)*/
+#define TIM_TISEL_TI4SEL_0        (0x1UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x01000000 */
+#define TIM_TISEL_TI4SEL_1        (0x2UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x02000000 */
+#define TIM_TISEL_TI4SEL_2        (0x4UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x04000000 */
+#define TIM_TISEL_TI4SEL_3        (0x8UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x08000000 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                         Low Power Timer (LPTIM)                            */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for LPTIM_ISR register  *******************/
+#define LPTIM_ISR_CMPM_Pos          (0U)
+#define LPTIM_ISR_CMPM_Msk          (0x1UL << LPTIM_ISR_CMPM_Pos)              /*!< 0x00000001 */
+#define LPTIM_ISR_CMPM              LPTIM_ISR_CMPM_Msk                         /*!< Compare match */
+#define LPTIM_ISR_ARRM_Pos          (1U)
+#define LPTIM_ISR_ARRM_Msk          (0x1UL << LPTIM_ISR_ARRM_Pos)              /*!< 0x00000002 */
+#define LPTIM_ISR_ARRM              LPTIM_ISR_ARRM_Msk                         /*!< Autoreload match */
+#define LPTIM_ISR_EXTTRIG_Pos       (2U)
+#define LPTIM_ISR_EXTTRIG_Msk       (0x1UL << LPTIM_ISR_EXTTRIG_Pos)           /*!< 0x00000004 */
+#define LPTIM_ISR_EXTTRIG           LPTIM_ISR_EXTTRIG_Msk                      /*!< External trigger edge event */
+#define LPTIM_ISR_CMPOK_Pos         (3U)
+#define LPTIM_ISR_CMPOK_Msk         (0x1UL << LPTIM_ISR_CMPOK_Pos)             /*!< 0x00000008 */
+#define LPTIM_ISR_CMPOK             LPTIM_ISR_CMPOK_Msk                        /*!< Compare register update OK */
+#define LPTIM_ISR_ARROK_Pos         (4U)
+#define LPTIM_ISR_ARROK_Msk         (0x1UL << LPTIM_ISR_ARROK_Pos)             /*!< 0x00000010 */
+#define LPTIM_ISR_ARROK             LPTIM_ISR_ARROK_Msk                        /*!< Autoreload register update OK */
+#define LPTIM_ISR_UP_Pos            (5U)
+#define LPTIM_ISR_UP_Msk            (0x1UL << LPTIM_ISR_UP_Pos)                /*!< 0x00000020 */
+#define LPTIM_ISR_UP                LPTIM_ISR_UP_Msk                           /*!< Counter direction change down to up */
+#define LPTIM_ISR_DOWN_Pos          (6U)
+#define LPTIM_ISR_DOWN_Msk          (0x1UL << LPTIM_ISR_DOWN_Pos)              /*!< 0x00000040 */
+#define LPTIM_ISR_DOWN              LPTIM_ISR_DOWN_Msk                         /*!< Counter direction change up to down */
+
+/******************  Bit definition for LPTIM_ICR register  *******************/
+#define LPTIM_ICR_CMPMCF_Pos        (0U)
+#define LPTIM_ICR_CMPMCF_Msk        (0x1UL << LPTIM_ICR_CMPMCF_Pos)            /*!< 0x00000001 */
+#define LPTIM_ICR_CMPMCF            LPTIM_ICR_CMPMCF_Msk                       /*!< Compare match Clear Flag */
+#define LPTIM_ICR_ARRMCF_Pos        (1U)
+#define LPTIM_ICR_ARRMCF_Msk        (0x1UL << LPTIM_ICR_ARRMCF_Pos)            /*!< 0x00000002 */
+#define LPTIM_ICR_ARRMCF            LPTIM_ICR_ARRMCF_Msk                       /*!< Autoreload match Clear Flag */
+#define LPTIM_ICR_EXTTRIGCF_Pos     (2U)
+#define LPTIM_ICR_EXTTRIGCF_Msk     (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos)         /*!< 0x00000004 */
+#define LPTIM_ICR_EXTTRIGCF         LPTIM_ICR_EXTTRIGCF_Msk                    /*!< External trigger edge event Clear Flag */
+#define LPTIM_ICR_CMPOKCF_Pos       (3U)
+#define LPTIM_ICR_CMPOKCF_Msk       (0x1UL << LPTIM_ICR_CMPOKCF_Pos)           /*!< 0x00000008 */
+#define LPTIM_ICR_CMPOKCF           LPTIM_ICR_CMPOKCF_Msk                      /*!< Compare register update OK Clear Flag */
+#define LPTIM_ICR_ARROKCF_Pos       (4U)
+#define LPTIM_ICR_ARROKCF_Msk       (0x1UL << LPTIM_ICR_ARROKCF_Pos)           /*!< 0x00000010 */
+#define LPTIM_ICR_ARROKCF           LPTIM_ICR_ARROKCF_Msk                      /*!< Autoreload register update OK Clear Flag */
+#define LPTIM_ICR_UPCF_Pos          (5U)
+#define LPTIM_ICR_UPCF_Msk          (0x1UL << LPTIM_ICR_UPCF_Pos)              /*!< 0x00000020 */
+#define LPTIM_ICR_UPCF              LPTIM_ICR_UPCF_Msk                         /*!< Counter direction change down to up Clear Flag */
+#define LPTIM_ICR_DOWNCF_Pos        (6U)
+#define LPTIM_ICR_DOWNCF_Msk        (0x1UL << LPTIM_ICR_DOWNCF_Pos)            /*!< 0x00000040 */
+#define LPTIM_ICR_DOWNCF            LPTIM_ICR_DOWNCF_Msk                       /*!< Counter direction change up to down Clear Flag */
+
+/******************  Bit definition for LPTIM_IER register ********************/
+#define LPTIM_IER_CMPMIE_Pos        (0U)
+#define LPTIM_IER_CMPMIE_Msk        (0x1UL << LPTIM_IER_CMPMIE_Pos)            /*!< 0x00000001 */
+#define LPTIM_IER_CMPMIE            LPTIM_IER_CMPMIE_Msk                       /*!< Compare match Interrupt Enable */
+#define LPTIM_IER_ARRMIE_Pos        (1U)
+#define LPTIM_IER_ARRMIE_Msk        (0x1UL << LPTIM_IER_ARRMIE_Pos)            /*!< 0x00000002 */
+#define LPTIM_IER_ARRMIE            LPTIM_IER_ARRMIE_Msk                       /*!< Autoreload match Interrupt Enable */
+#define LPTIM_IER_EXTTRIGIE_Pos     (2U)
+#define LPTIM_IER_EXTTRIGIE_Msk     (0x1UL << LPTIM_IER_EXTTRIGIE_Pos)         /*!< 0x00000004 */
+#define LPTIM_IER_EXTTRIGIE         LPTIM_IER_EXTTRIGIE_Msk                    /*!< External trigger edge event Interrupt Enable */
+#define LPTIM_IER_CMPOKIE_Pos       (3U)
+#define LPTIM_IER_CMPOKIE_Msk       (0x1UL << LPTIM_IER_CMPOKIE_Pos)           /*!< 0x00000008 */
+#define LPTIM_IER_CMPOKIE           LPTIM_IER_CMPOKIE_Msk                      /*!< Compare register update OK Interrupt Enable */
+#define LPTIM_IER_ARROKIE_Pos       (4U)
+#define LPTIM_IER_ARROKIE_Msk       (0x1UL << LPTIM_IER_ARROKIE_Pos)           /*!< 0x00000010 */
+#define LPTIM_IER_ARROKIE           LPTIM_IER_ARROKIE_Msk                      /*!< Autoreload register update OK Interrupt Enable */
+#define LPTIM_IER_UPIE_Pos          (5U)
+#define LPTIM_IER_UPIE_Msk          (0x1UL << LPTIM_IER_UPIE_Pos)              /*!< 0x00000020 */
+#define LPTIM_IER_UPIE              LPTIM_IER_UPIE_Msk                         /*!< Counter direction change down to up Interrupt Enable */
+#define LPTIM_IER_DOWNIE_Pos        (6U)
+#define LPTIM_IER_DOWNIE_Msk        (0x1UL << LPTIM_IER_DOWNIE_Pos)            /*!< 0x00000040 */
+#define LPTIM_IER_DOWNIE            LPTIM_IER_DOWNIE_Msk                       /*!< Counter direction change up to down Interrupt Enable */
+
+/******************  Bit definition for LPTIM_CFGR register *******************/
+#define LPTIM_CFGR_CKSEL_Pos        (0U)
+#define LPTIM_CFGR_CKSEL_Msk        (0x1UL << LPTIM_CFGR_CKSEL_Pos)            /*!< 0x00000001 */
+#define LPTIM_CFGR_CKSEL            LPTIM_CFGR_CKSEL_Msk                       /*!< Clock selector */
+
+#define LPTIM_CFGR_CKPOL_Pos        (1U)
+#define LPTIM_CFGR_CKPOL_Msk        (0x3UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000006 */
+#define LPTIM_CFGR_CKPOL            LPTIM_CFGR_CKPOL_Msk                       /*!< CKPOL[1:0] bits (Clock polarity) */
+#define LPTIM_CFGR_CKPOL_0          (0x1UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000002 */
+#define LPTIM_CFGR_CKPOL_1          (0x2UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000004 */
+
+#define LPTIM_CFGR_CKFLT_Pos        (3U)
+#define LPTIM_CFGR_CKFLT_Msk        (0x3UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000018 */
+#define LPTIM_CFGR_CKFLT            LPTIM_CFGR_CKFLT_Msk                       /*!< CKFLT[1:0] bits (Configurable digital filter for external clock) */
+#define LPTIM_CFGR_CKFLT_0          (0x1UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000008 */
+#define LPTIM_CFGR_CKFLT_1          (0x2UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000010 */
+
+#define LPTIM_CFGR_TRGFLT_Pos       (6U)
+#define LPTIM_CFGR_TRGFLT_Msk       (0x3UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x000000C0 */
+#define LPTIM_CFGR_TRGFLT           LPTIM_CFGR_TRGFLT_Msk                      /*!< TRGFLT[1:0] bits (Configurable digital filter for trigger) */
+#define LPTIM_CFGR_TRGFLT_0         (0x1UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x00000040 */
+#define LPTIM_CFGR_TRGFLT_1         (0x2UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x00000080 */
+
+#define LPTIM_CFGR_PRESC_Pos        (9U)
+#define LPTIM_CFGR_PRESC_Msk        (0x7UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000E00 */
+#define LPTIM_CFGR_PRESC            LPTIM_CFGR_PRESC_Msk                       /*!< PRESC[2:0] bits (Clock prescaler) */
+#define LPTIM_CFGR_PRESC_0          (0x1UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000200 */
+#define LPTIM_CFGR_PRESC_1          (0x2UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000400 */
+#define LPTIM_CFGR_PRESC_2          (0x4UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000800 */
+
+#define LPTIM_CFGR_TRIGSEL_Pos      (13U)
+#define LPTIM_CFGR_TRIGSEL_Msk      (0x7UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x0000E000 */
+#define LPTIM_CFGR_TRIGSEL          LPTIM_CFGR_TRIGSEL_Msk                     /*!< TRIGSEL[2:0]] bits (Trigger selector) */
+#define LPTIM_CFGR_TRIGSEL_0        (0x1UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00002000 */
+#define LPTIM_CFGR_TRIGSEL_1        (0x2UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00004000 */
+#define LPTIM_CFGR_TRIGSEL_2        (0x4UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00008000 */
+
+#define LPTIM_CFGR_TRIGEN_Pos       (17U)
+#define LPTIM_CFGR_TRIGEN_Msk       (0x3UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00060000 */
+#define LPTIM_CFGR_TRIGEN           LPTIM_CFGR_TRIGEN_Msk                      /*!< TRIGEN[1:0] bits (Trigger enable and polarity) */
+#define LPTIM_CFGR_TRIGEN_0         (0x1UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00020000 */
+#define LPTIM_CFGR_TRIGEN_1         (0x2UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00040000 */
+
+#define LPTIM_CFGR_TIMOUT_Pos       (19U)
+#define LPTIM_CFGR_TIMOUT_Msk       (0x1UL << LPTIM_CFGR_TIMOUT_Pos)           /*!< 0x00080000 */
+#define LPTIM_CFGR_TIMOUT           LPTIM_CFGR_TIMOUT_Msk                      /*!< Timeout enable */
+#define LPTIM_CFGR_WAVE_Pos         (20U)
+#define LPTIM_CFGR_WAVE_Msk         (0x1UL << LPTIM_CFGR_WAVE_Pos)             /*!< 0x00100000 */
+#define LPTIM_CFGR_WAVE             LPTIM_CFGR_WAVE_Msk                        /*!< Waveform shape */
+#define LPTIM_CFGR_WAVPOL_Pos       (21U)
+#define LPTIM_CFGR_WAVPOL_Msk       (0x1UL << LPTIM_CFGR_WAVPOL_Pos)           /*!< 0x00200000 */
+#define LPTIM_CFGR_WAVPOL           LPTIM_CFGR_WAVPOL_Msk                      /*!< Waveform shape polarity */
+#define LPTIM_CFGR_PRELOAD_Pos      (22U)
+#define LPTIM_CFGR_PRELOAD_Msk      (0x1UL << LPTIM_CFGR_PRELOAD_Pos)          /*!< 0x00400000 */
+#define LPTIM_CFGR_PRELOAD          LPTIM_CFGR_PRELOAD_Msk                     /*!< Reg update mode */
+#define LPTIM_CFGR_COUNTMODE_Pos    (23U)
+#define LPTIM_CFGR_COUNTMODE_Msk    (0x1UL << LPTIM_CFGR_COUNTMODE_Pos)        /*!< 0x00800000 */
+#define LPTIM_CFGR_COUNTMODE        LPTIM_CFGR_COUNTMODE_Msk                   /*!< Counter mode enable */
+#define LPTIM_CFGR_ENC_Pos          (24U)
+#define LPTIM_CFGR_ENC_Msk          (0x1UL << LPTIM_CFGR_ENC_Pos)              /*!< 0x01000000 */
+#define LPTIM_CFGR_ENC              LPTIM_CFGR_ENC_Msk                         /*!< Encoder mode enable */
+
+/******************  Bit definition for LPTIM_CR register  ********************/
+#define LPTIM_CR_ENABLE_Pos         (0U)
+#define LPTIM_CR_ENABLE_Msk         (0x1UL << LPTIM_CR_ENABLE_Pos)             /*!< 0x00000001 */
+#define LPTIM_CR_ENABLE             LPTIM_CR_ENABLE_Msk                        /*!< LPTIMer enable */
+#define LPTIM_CR_SNGSTRT_Pos        (1U)
+#define LPTIM_CR_SNGSTRT_Msk        (0x1UL << LPTIM_CR_SNGSTRT_Pos)            /*!< 0x00000002 */
+#define LPTIM_CR_SNGSTRT            LPTIM_CR_SNGSTRT_Msk                       /*!< Timer start in single mode */
+#define LPTIM_CR_CNTSTRT_Pos        (2U)
+#define LPTIM_CR_CNTSTRT_Msk        (0x1UL << LPTIM_CR_CNTSTRT_Pos)            /*!< 0x00000004 */
+#define LPTIM_CR_CNTSTRT            LPTIM_CR_CNTSTRT_Msk                       /*!< Timer start in continuous mode */
+#define LPTIM_CR_COUNTRST_Pos       (3U)
+#define LPTIM_CR_COUNTRST_Msk       (0x1UL << LPTIM_CR_COUNTRST_Pos)           /*!< 0x00000008 */
+#define LPTIM_CR_COUNTRST           LPTIM_CR_COUNTRST_Msk                      /*!< Counter reset */
+#define LPTIM_CR_RSTARE_Pos         (4U)
+#define LPTIM_CR_RSTARE_Msk         (0x1UL << LPTIM_CR_RSTARE_Pos)             /*!< 0x00000010 */
+#define LPTIM_CR_RSTARE             LPTIM_CR_RSTARE_Msk                        /*!< Reset after read enable */
+
+/******************  Bit definition for LPTIM_CMP register  *******************/
+#define LPTIM_CMP_CMP_Pos           (0U)
+#define LPTIM_CMP_CMP_Msk           (0xFFFFUL << LPTIM_CMP_CMP_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_CMP_CMP               LPTIM_CMP_CMP_Msk                          /*!< Compare register */
+
+/******************  Bit definition for LPTIM_ARR register  *******************/
+#define LPTIM_ARR_ARR_Pos           (0U)
+#define LPTIM_ARR_ARR_Msk           (0xFFFFUL << LPTIM_ARR_ARR_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_ARR_ARR               LPTIM_ARR_ARR_Msk                          /*!< Auto reload register */
+
+/******************  Bit definition for LPTIM_CNT register  *******************/
+#define LPTIM_CNT_CNT_Pos           (0U)
+#define LPTIM_CNT_CNT_Msk           (0xFFFFUL << LPTIM_CNT_CNT_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_CNT_CNT               LPTIM_CNT_CNT_Msk                          /*!< Counter register */
+
+/******************  Bit definition for LPTIM_CFGR2 register  *******************/
+#define LPTIM_CFGR2_IN1SEL_Pos      (0U)
+#define LPTIM_CFGR2_IN1SEL_Msk      (0xFUL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x0000000F */
+#define LPTIM_CFGR2_IN1SEL          LPTIM_CFGR2_IN1SEL_Msk                     /*!< CFGR2[3:0] bits (INPUT1 selection) */
+#define LPTIM_CFGR2_IN1SEL_0        (0x1UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000001 */
+#define LPTIM_CFGR2_IN1SEL_1        (0x2UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000002 */
+#define LPTIM_CFGR2_IN1SEL_2        (0x4UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000004 */
+#define LPTIM_CFGR2_IN1SEL_3        (0x8UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000008 */
+
+#define LPTIM_CFGR2_IN2SEL_Pos      (4U)
+#define LPTIM_CFGR2_IN2SEL_Msk      (0xFUL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x000000F0 */
+#define LPTIM_CFGR2_IN2SEL          LPTIM_CFGR2_IN2SEL_Msk                     /*!< CFGR2[7:4] bits (INPUT2 selection) */
+#define LPTIM_CFGR2_IN2SEL_0        (0x1UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000010 */
+#define LPTIM_CFGR2_IN2SEL_1        (0x2UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000020 */
+#define LPTIM_CFGR2_IN2SEL_2        (0x4UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000040 */
+#define LPTIM_CFGR2_IN2SEL_3        (0x8UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000080 */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for USART_CR1 register  *******************/
+#define USART_CR1_UE_Pos             (0U)
+#define USART_CR1_UE_Msk             (0x1UL << USART_CR1_UE_Pos)               /*!< 0x00000001 */
+#define USART_CR1_UE                 USART_CR1_UE_Msk                          /*!< USART Enable */
+#define USART_CR1_UESM_Pos           (1U)
+#define USART_CR1_UESM_Msk           (0x1UL << USART_CR1_UESM_Pos)             /*!< 0x00000002 */
+#define USART_CR1_UESM               USART_CR1_UESM_Msk                        /*!< USART Enable in STOP Mode */
+#define USART_CR1_RE_Pos             (2U)
+#define USART_CR1_RE_Msk             (0x1UL << USART_CR1_RE_Pos)               /*!< 0x00000004 */
+#define USART_CR1_RE                 USART_CR1_RE_Msk                          /*!< Receiver Enable */
+#define USART_CR1_TE_Pos             (3U)
+#define USART_CR1_TE_Msk             (0x1UL << USART_CR1_TE_Pos)               /*!< 0x00000008 */
+#define USART_CR1_TE                 USART_CR1_TE_Msk                          /*!< Transmitter Enable */
+#define USART_CR1_IDLEIE_Pos         (4U)
+#define USART_CR1_IDLEIE_Msk         (0x1UL << USART_CR1_IDLEIE_Pos)           /*!< 0x00000010 */
+#define USART_CR1_IDLEIE             USART_CR1_IDLEIE_Msk                      /*!< IDLE Interrupt Enable */
+#define USART_CR1_RXNEIE_RXFNEIE_Pos   (5U)
+#define USART_CR1_RXNEIE_RXFNEIE_Msk   (0x1UL << USART_CR1_RXNEIE_RXFNEIE_Pos) /*!< 0x00000020 */
+#define USART_CR1_RXNEIE_RXFNEIE       USART_CR1_RXNEIE_RXFNEIE_Msk            /*!< RXNE/RXFIFO not empty Interrupt Enable */
+#define USART_CR1_TCIE_Pos           (6U)
+#define USART_CR1_TCIE_Msk           (0x1UL << USART_CR1_TCIE_Pos)             /*!< 0x00000040 */
+#define USART_CR1_TCIE               USART_CR1_TCIE_Msk                        /*!< Transmission Complete Interrupt Enable */
+#define USART_CR1_TXEIE_TXFNFIE_Pos  (7U)
+#define USART_CR1_TXEIE_TXFNFIE_Msk   (0x1UL << USART_CR1_TXEIE_TXFNFIE_Pos)   /*!< 0x00000080 */
+#define USART_CR1_TXEIE_TXFNFIE       USART_CR1_TXEIE_TXFNFIE_Msk              /*!< TXE/TXFIFO not full Interrupt Enable */
+#define USART_CR1_PEIE_Pos           (8U)
+#define USART_CR1_PEIE_Msk           (0x1UL << USART_CR1_PEIE_Pos)             /*!< 0x00000100 */
+#define USART_CR1_PEIE               USART_CR1_PEIE_Msk                        /*!< PE Interrupt Enable */
+#define USART_CR1_PS_Pos             (9U)
+#define USART_CR1_PS_Msk             (0x1UL << USART_CR1_PS_Pos)               /*!< 0x00000200 */
+#define USART_CR1_PS                 USART_CR1_PS_Msk                          /*!< Parity Selection */
+#define USART_CR1_PCE_Pos            (10U)
+#define USART_CR1_PCE_Msk            (0x1UL << USART_CR1_PCE_Pos)              /*!< 0x00000400 */
+#define USART_CR1_PCE                USART_CR1_PCE_Msk                         /*!< Parity Control Enable */
+#define USART_CR1_WAKE_Pos           (11U)
+#define USART_CR1_WAKE_Msk           (0x1UL << USART_CR1_WAKE_Pos)             /*!< 0x00000800 */
+#define USART_CR1_WAKE               USART_CR1_WAKE_Msk                        /*!< Receiver Wakeup method */
+#define USART_CR1_M_Pos              (12U)
+#define USART_CR1_M_Msk              (0x10001UL << USART_CR1_M_Pos)            /*!< 0x10001000 */
+#define USART_CR1_M                  USART_CR1_M_Msk                           /*!< Word length */
+#define USART_CR1_M0_Pos             (12U)
+#define USART_CR1_M0_Msk             (0x1UL << USART_CR1_M0_Pos)               /*!< 0x00001000 */
+#define USART_CR1_M0                 USART_CR1_M0_Msk                          /*!< Word length - Bit 0 */
+#define USART_CR1_MME_Pos            (13U)
+#define USART_CR1_MME_Msk            (0x1UL << USART_CR1_MME_Pos)              /*!< 0x00002000 */
+#define USART_CR1_MME                USART_CR1_MME_Msk                         /*!< Mute Mode Enable */
+#define USART_CR1_CMIE_Pos           (14U)
+#define USART_CR1_CMIE_Msk           (0x1UL << USART_CR1_CMIE_Pos)             /*!< 0x00004000 */
+#define USART_CR1_CMIE               USART_CR1_CMIE_Msk                        /*!< Character match interrupt enable */
+#define USART_CR1_OVER8_Pos          (15U)
+#define USART_CR1_OVER8_Msk          (0x1UL << USART_CR1_OVER8_Pos)            /*!< 0x00008000 */
+#define USART_CR1_OVER8              USART_CR1_OVER8_Msk                       /*!< Oversampling by 8-bit or 16-bit mode */
+#define USART_CR1_DEDT_Pos           (16U)
+#define USART_CR1_DEDT_Msk           (0x1FUL << USART_CR1_DEDT_Pos)            /*!< 0x001F0000 */
+#define USART_CR1_DEDT               USART_CR1_DEDT_Msk                        /*!< DEDT[4:0] bits (Driver Enable Deassertion Time) */
+#define USART_CR1_DEDT_0             (0x01UL << USART_CR1_DEDT_Pos)            /*!< 0x00010000 */
+#define USART_CR1_DEDT_1             (0x02UL << USART_CR1_DEDT_Pos)            /*!< 0x00020000 */
+#define USART_CR1_DEDT_2             (0x04UL << USART_CR1_DEDT_Pos)            /*!< 0x00040000 */
+#define USART_CR1_DEDT_3             (0x08UL << USART_CR1_DEDT_Pos)            /*!< 0x00080000 */
+#define USART_CR1_DEDT_4             (0x10UL << USART_CR1_DEDT_Pos)            /*!< 0x00100000 */
+#define USART_CR1_DEAT_Pos           (21U)
+#define USART_CR1_DEAT_Msk           (0x1FUL << USART_CR1_DEAT_Pos)            /*!< 0x03E00000 */
+#define USART_CR1_DEAT               USART_CR1_DEAT_Msk                        /*!< DEAT[4:0] bits (Driver Enable Assertion Time) */
+#define USART_CR1_DEAT_0             (0x01UL << USART_CR1_DEAT_Pos)            /*!< 0x00200000 */
+#define USART_CR1_DEAT_1             (0x02UL << USART_CR1_DEAT_Pos)            /*!< 0x00400000 */
+#define USART_CR1_DEAT_2             (0x04UL << USART_CR1_DEAT_Pos)            /*!< 0x00800000 */
+#define USART_CR1_DEAT_3             (0x08UL << USART_CR1_DEAT_Pos)            /*!< 0x01000000 */
+#define USART_CR1_DEAT_4             (0x10UL << USART_CR1_DEAT_Pos)            /*!< 0x02000000 */
+#define USART_CR1_RTOIE_Pos          (26U)
+#define USART_CR1_RTOIE_Msk          (0x1UL << USART_CR1_RTOIE_Pos)            /*!< 0x04000000 */
+#define USART_CR1_RTOIE              USART_CR1_RTOIE_Msk                       /*!< Receive Time Out interrupt enable */
+#define USART_CR1_EOBIE_Pos          (27U)
+#define USART_CR1_EOBIE_Msk          (0x1UL << USART_CR1_EOBIE_Pos)            /*!< 0x08000000 */
+#define USART_CR1_EOBIE              USART_CR1_EOBIE_Msk                       /*!< End of Block interrupt enable */
+#define USART_CR1_M1_Pos             (28U)
+#define USART_CR1_M1_Msk             (0x1UL << USART_CR1_M1_Pos)               /*!< 0x10000000 */
+#define USART_CR1_M1                 USART_CR1_M1_Msk                          /*!< Word length - Bit 1 */
+#define USART_CR1_FIFOEN_Pos         (29U)
+#define USART_CR1_FIFOEN_Msk         (0x1UL << USART_CR1_FIFOEN_Pos)           /*!< 0x20000000 */
+#define USART_CR1_FIFOEN             USART_CR1_FIFOEN_Msk                      /*!< FIFO mode enable */
+#define USART_CR1_TXFEIE_Pos         (30U)
+#define USART_CR1_TXFEIE_Msk         (0x1UL << USART_CR1_TXFEIE_Pos)           /*!< 0x40000000 */
+#define USART_CR1_TXFEIE             USART_CR1_TXFEIE_Msk                      /*!< TXFIFO empty interrupt enable */
+#define USART_CR1_RXFFIE_Pos         (31U)
+#define USART_CR1_RXFFIE_Msk         (0x1UL << USART_CR1_RXFFIE_Pos)           /*!< 0x80000000 */
+#define USART_CR1_RXFFIE             USART_CR1_RXFFIE_Msk                      /*!< RXFIFO Full interrupt enable */
+
+/******************  Bit definition for USART_CR2 register  *******************/
+#define USART_CR2_SLVEN_Pos          (0U)
+#define USART_CR2_SLVEN_Msk          (0x1UL << USART_CR2_SLVEN_Pos)            /*!< 0x00000001 */
+#define USART_CR2_SLVEN              USART_CR2_SLVEN_Msk                       /*!< Synchronous Slave mode enable */
+#define USART_CR2_DIS_NSS_Pos        (3U)
+#define USART_CR2_DIS_NSS_Msk        (0x1UL << USART_CR2_DIS_NSS_Pos)          /*!< 0x00000008 */
+#define USART_CR2_DIS_NSS            USART_CR2_DIS_NSS_Msk                     /*!< NSS input pin disable for SPI slave selection */
+#define USART_CR2_ADDM7_Pos          (4U)
+#define USART_CR2_ADDM7_Msk          (0x1UL << USART_CR2_ADDM7_Pos)            /*!< 0x00000010 */
+#define USART_CR2_ADDM7              USART_CR2_ADDM7_Msk                       /*!< 7-bit or 4-bit Address Detection */
+#define USART_CR2_LBDL_Pos           (5U)
+#define USART_CR2_LBDL_Msk           (0x1UL << USART_CR2_LBDL_Pos)             /*!< 0x00000020 */
+#define USART_CR2_LBDL               USART_CR2_LBDL_Msk                        /*!< LIN Break Detection Length */
+#define USART_CR2_LBDIE_Pos          (6U)
+#define USART_CR2_LBDIE_Msk          (0x1UL << USART_CR2_LBDIE_Pos)            /*!< 0x00000040 */
+#define USART_CR2_LBDIE              USART_CR2_LBDIE_Msk                       /*!< LIN Break Detection Interrupt Enable */
+#define USART_CR2_LBCL_Pos           (8U)
+#define USART_CR2_LBCL_Msk           (0x1UL << USART_CR2_LBCL_Pos)             /*!< 0x00000100 */
+#define USART_CR2_LBCL               USART_CR2_LBCL_Msk                        /*!< Last Bit Clock pulse */
+#define USART_CR2_CPHA_Pos           (9U)
+#define USART_CR2_CPHA_Msk           (0x1UL << USART_CR2_CPHA_Pos)             /*!< 0x00000200 */
+#define USART_CR2_CPHA               USART_CR2_CPHA_Msk                        /*!< Clock Phase */
+#define USART_CR2_CPOL_Pos           (10U)
+#define USART_CR2_CPOL_Msk           (0x1UL << USART_CR2_CPOL_Pos)             /*!< 0x00000400 */
+#define USART_CR2_CPOL               USART_CR2_CPOL_Msk                        /*!< Clock Polarity */
+#define USART_CR2_CLKEN_Pos          (11U)
+#define USART_CR2_CLKEN_Msk          (0x1UL << USART_CR2_CLKEN_Pos)            /*!< 0x00000800 */
+#define USART_CR2_CLKEN              USART_CR2_CLKEN_Msk                       /*!< Clock Enable */
+#define USART_CR2_STOP_Pos           (12U)
+#define USART_CR2_STOP_Msk           (0x3UL << USART_CR2_STOP_Pos)             /*!< 0x00003000 */
+#define USART_CR2_STOP               USART_CR2_STOP_Msk                        /*!< STOP[1:0] bits (STOP bits) */
+#define USART_CR2_STOP_0             (0x1UL << USART_CR2_STOP_Pos)             /*!< 0x00001000 */
+#define USART_CR2_STOP_1             (0x2UL << USART_CR2_STOP_Pos)             /*!< 0x00002000 */
+#define USART_CR2_LINEN_Pos          (14U)
+#define USART_CR2_LINEN_Msk          (0x1UL << USART_CR2_LINEN_Pos)            /*!< 0x00004000 */
+#define USART_CR2_LINEN              USART_CR2_LINEN_Msk                       /*!< LIN mode enable */
+#define USART_CR2_SWAP_Pos           (15U)
+#define USART_CR2_SWAP_Msk           (0x1UL << USART_CR2_SWAP_Pos)             /*!< 0x00008000 */
+#define USART_CR2_SWAP               USART_CR2_SWAP_Msk                        /*!< SWAP TX/RX pins */
+#define USART_CR2_RXINV_Pos          (16U)
+#define USART_CR2_RXINV_Msk          (0x1UL << USART_CR2_RXINV_Pos)            /*!< 0x00010000 */
+#define USART_CR2_RXINV              USART_CR2_RXINV_Msk                       /*!< RX pin active level inversion */
+#define USART_CR2_TXINV_Pos          (17U)
+#define USART_CR2_TXINV_Msk          (0x1UL << USART_CR2_TXINV_Pos)            /*!< 0x00020000 */
+#define USART_CR2_TXINV              USART_CR2_TXINV_Msk                       /*!< TX pin active level inversion */
+#define USART_CR2_DATAINV_Pos        (18U)
+#define USART_CR2_DATAINV_Msk        (0x1UL << USART_CR2_DATAINV_Pos)          /*!< 0x00040000 */
+#define USART_CR2_DATAINV            USART_CR2_DATAINV_Msk                     /*!< Binary data inversion */
+#define USART_CR2_MSBFIRST_Pos       (19U)
+#define USART_CR2_MSBFIRST_Msk       (0x1UL << USART_CR2_MSBFIRST_Pos)         /*!< 0x00080000 */
+#define USART_CR2_MSBFIRST           USART_CR2_MSBFIRST_Msk                    /*!< Most Significant Bit First */
+#define USART_CR2_ABREN_Pos          (20U)
+#define USART_CR2_ABREN_Msk          (0x1UL << USART_CR2_ABREN_Pos)            /*!< 0x00100000 */
+#define USART_CR2_ABREN              USART_CR2_ABREN_Msk                       /*!< Auto Baud-Rate Enable*/
+#define USART_CR2_ABRMODE_Pos        (21U)
+#define USART_CR2_ABRMODE_Msk        (0x3UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00600000 */
+#define USART_CR2_ABRMODE            USART_CR2_ABRMODE_Msk                     /*!< ABRMOD[1:0] bits (Auto Baud-Rate Mode) */
+#define USART_CR2_ABRMODE_0          (0x1UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00200000 */
+#define USART_CR2_ABRMODE_1          (0x2UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00400000 */
+#define USART_CR2_RTOEN_Pos          (23U)
+#define USART_CR2_RTOEN_Msk          (0x1UL << USART_CR2_RTOEN_Pos)            /*!< 0x00800000 */
+#define USART_CR2_RTOEN              USART_CR2_RTOEN_Msk                       /*!< Receiver Time-Out enable */
+#define USART_CR2_ADD_Pos            (24U)
+#define USART_CR2_ADD_Msk            (0xFFUL << USART_CR2_ADD_Pos)             /*!< 0xFF000000 */
+#define USART_CR2_ADD                USART_CR2_ADD_Msk                         /*!< Address of the USART node */
+
+/******************  Bit definition for USART_CR3 register  *******************/
+#define USART_CR3_EIE_Pos            (0U)
+#define USART_CR3_EIE_Msk            (0x1UL << USART_CR3_EIE_Pos)              /*!< 0x00000001 */
+#define USART_CR3_EIE                USART_CR3_EIE_Msk                         /*!< Error Interrupt Enable */
+#define USART_CR3_IREN_Pos           (1U)
+#define USART_CR3_IREN_Msk           (0x1UL << USART_CR3_IREN_Pos)             /*!< 0x00000002 */
+#define USART_CR3_IREN               USART_CR3_IREN_Msk                        /*!< IrDA mode Enable */
+#define USART_CR3_IRLP_Pos           (2U)
+#define USART_CR3_IRLP_Msk           (0x1UL << USART_CR3_IRLP_Pos)             /*!< 0x00000004 */
+#define USART_CR3_IRLP               USART_CR3_IRLP_Msk                        /*!< IrDA Low-Power */
+#define USART_CR3_HDSEL_Pos          (3U)
+#define USART_CR3_HDSEL_Msk          (0x1UL << USART_CR3_HDSEL_Pos)            /*!< 0x00000008 */
+#define USART_CR3_HDSEL              USART_CR3_HDSEL_Msk                       /*!< Half-Duplex Selection */
+#define USART_CR3_NACK_Pos           (4U)
+#define USART_CR3_NACK_Msk           (0x1UL << USART_CR3_NACK_Pos)             /*!< 0x00000010 */
+#define USART_CR3_NACK               USART_CR3_NACK_Msk                        /*!< SmartCard NACK enable */
+#define USART_CR3_SCEN_Pos           (5U)
+#define USART_CR3_SCEN_Msk           (0x1UL << USART_CR3_SCEN_Pos)             /*!< 0x00000020 */
+#define USART_CR3_SCEN               USART_CR3_SCEN_Msk                        /*!< SmartCard mode enable */
+#define USART_CR3_DMAR_Pos           (6U)
+#define USART_CR3_DMAR_Msk           (0x1UL << USART_CR3_DMAR_Pos)             /*!< 0x00000040 */
+#define USART_CR3_DMAR               USART_CR3_DMAR_Msk                        /*!< DMA Enable Receiver */
+#define USART_CR3_DMAT_Pos           (7U)
+#define USART_CR3_DMAT_Msk           (0x1UL << USART_CR3_DMAT_Pos)             /*!< 0x00000080 */
+#define USART_CR3_DMAT               USART_CR3_DMAT_Msk                        /*!< DMA Enable Transmitter */
+#define USART_CR3_RTSE_Pos           (8U)
+#define USART_CR3_RTSE_Msk           (0x1UL << USART_CR3_RTSE_Pos)             /*!< 0x00000100 */
+#define USART_CR3_RTSE               USART_CR3_RTSE_Msk                        /*!< RTS Enable */
+#define USART_CR3_CTSE_Pos           (9U)
+#define USART_CR3_CTSE_Msk           (0x1UL << USART_CR3_CTSE_Pos)             /*!< 0x00000200 */
+#define USART_CR3_CTSE               USART_CR3_CTSE_Msk                        /*!< CTS Enable */
+#define USART_CR3_CTSIE_Pos          (10U)
+#define USART_CR3_CTSIE_Msk          (0x1UL << USART_CR3_CTSIE_Pos)            /*!< 0x00000400 */
+#define USART_CR3_CTSIE              USART_CR3_CTSIE_Msk                       /*!< CTS Interrupt Enable */
+#define USART_CR3_ONEBIT_Pos         (11U)
+#define USART_CR3_ONEBIT_Msk         (0x1UL << USART_CR3_ONEBIT_Pos)           /*!< 0x00000800 */
+#define USART_CR3_ONEBIT             USART_CR3_ONEBIT_Msk                      /*!< One sample bit method enable */
+#define USART_CR3_OVRDIS_Pos         (12U)
+#define USART_CR3_OVRDIS_Msk         (0x1UL << USART_CR3_OVRDIS_Pos)           /*!< 0x00001000 */
+#define USART_CR3_OVRDIS             USART_CR3_OVRDIS_Msk                      /*!< Overrun Disable */
+#define USART_CR3_DDRE_Pos           (13U)
+#define USART_CR3_DDRE_Msk           (0x1UL << USART_CR3_DDRE_Pos)             /*!< 0x00002000 */
+#define USART_CR3_DDRE               USART_CR3_DDRE_Msk                        /*!< DMA Disable on Reception Error */
+#define USART_CR3_DEM_Pos            (14U)
+#define USART_CR3_DEM_Msk            (0x1UL << USART_CR3_DEM_Pos)              /*!< 0x00004000 */
+#define USART_CR3_DEM                USART_CR3_DEM_Msk                         /*!< Driver Enable Mode */
+#define USART_CR3_DEP_Pos            (15U)
+#define USART_CR3_DEP_Msk            (0x1UL << USART_CR3_DEP_Pos)              /*!< 0x00008000 */
+#define USART_CR3_DEP                USART_CR3_DEP_Msk                         /*!< Driver Enable Polarity Selection */
+#define USART_CR3_SCARCNT_Pos        (17U)
+#define USART_CR3_SCARCNT_Msk        (0x7UL << USART_CR3_SCARCNT_Pos)          /*!< 0x000E0000 */
+#define USART_CR3_SCARCNT            USART_CR3_SCARCNT_Msk                     /*!< SCARCNT[2:0] bits (SmartCard Auto-Retry Count) */
+#define USART_CR3_SCARCNT_0          (0x1UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00020000 */
+#define USART_CR3_SCARCNT_1          (0x2UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00040000 */
+#define USART_CR3_SCARCNT_2          (0x4UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00080000 */
+#define USART_CR3_WUS_Pos            (20U)
+#define USART_CR3_WUS_Msk            (0x3UL << USART_CR3_WUS_Pos)              /*!< 0x00300000 */
+#define USART_CR3_WUS                USART_CR3_WUS_Msk                         /*!< WUS[1:0] bits (Wake UP Interrupt Flag Selection) */
+#define USART_CR3_WUS_0              (0x1UL << USART_CR3_WUS_Pos)              /*!< 0x00100000 */
+#define USART_CR3_WUS_1              (0x2UL << USART_CR3_WUS_Pos)              /*!< 0x00200000 */
+#define USART_CR3_WUFIE_Pos          (22U)
+#define USART_CR3_WUFIE_Msk          (0x1UL << USART_CR3_WUFIE_Pos)            /*!< 0x00400000 */
+#define USART_CR3_WUFIE              USART_CR3_WUFIE_Msk                       /*!< Wake Up Interrupt Enable */
+#define USART_CR3_TXFTIE_Pos         (23U)
+#define USART_CR3_TXFTIE_Msk         (0x1UL << USART_CR3_TXFTIE_Pos)           /*!< 0x00800000 */
+#define USART_CR3_TXFTIE             USART_CR3_TXFTIE_Msk                      /*!< TXFIFO threshold interrupt enable */
+#define USART_CR3_TCBGTIE_Pos        (24U)
+#define USART_CR3_TCBGTIE_Msk        (0x1UL << USART_CR3_TCBGTIE_Pos)          /*!< 0x01000000 */
+#define USART_CR3_TCBGTIE            USART_CR3_TCBGTIE_Msk                     /*!< Transmission Complete Before Guard Time Interrupt Enable */
+#define USART_CR3_RXFTCFG_Pos        (25U)
+#define USART_CR3_RXFTCFG_Msk        (0x7UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x0E000000 */
+#define USART_CR3_RXFTCFG            USART_CR3_RXFTCFG_Msk                     /*!< RXFIFO FIFO threshold configuration */
+#define USART_CR3_RXFTCFG_0          (0x1UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x02000000 */
+#define USART_CR3_RXFTCFG_1          (0x2UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x04000000 */
+#define USART_CR3_RXFTCFG_2          (0x4UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x08000000 */
+#define USART_CR3_RXFTIE_Pos         (28U)
+#define USART_CR3_RXFTIE_Msk         (0x1UL << USART_CR3_RXFTIE_Pos)           /*!< 0x10000000 */
+#define USART_CR3_RXFTIE             USART_CR3_RXFTIE_Msk                      /*!< RXFIFO threshold interrupt enable */
+#define USART_CR3_TXFTCFG_Pos        (29U)
+#define USART_CR3_TXFTCFG_Msk        (0x7UL << USART_CR3_TXFTCFG_Pos)          /*!< 0xE0000000 */
+#define USART_CR3_TXFTCFG            USART_CR3_TXFTCFG_Msk                     /*!< TXFIFO threshold configuration */
+#define USART_CR3_TXFTCFG_0          (0x1UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x20000000 */
+#define USART_CR3_TXFTCFG_1          (0x2UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x40000000 */
+#define USART_CR3_TXFTCFG_2          (0x4UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x80000000 */
+
+/******************  Bit definition for USART_BRR register  *******************/
+#define USART_BRR_LPUART_Pos         (0U)
+#define USART_BRR_LPUART_Msk         (0xFFFFFUL << USART_BRR_LPUART_Pos)       /*!< 0x000FFFFF */
+#define USART_BRR_LPUART             USART_BRR_LPUART_Msk                      /*!< LPUART Baud rate register [19:0] */
+#define USART_BRR_BRR                ((uint16_t)0xFFFF)                        /*!< USART  Baud rate register [15:0] */
+
+/******************  Bit definition for USART_GTPR register  ******************/
+#define USART_GTPR_PSC_Pos           (0U)
+#define USART_GTPR_PSC_Msk           (0xFFUL << USART_GTPR_PSC_Pos)            /*!< 0x000000FF */
+#define USART_GTPR_PSC               USART_GTPR_PSC_Msk                        /*!< PSC[7:0] bits (Prescaler value) */
+#define USART_GTPR_GT_Pos            (8U)
+#define USART_GTPR_GT_Msk            (0xFFUL << USART_GTPR_GT_Pos)             /*!< 0x0000FF00 */
+#define USART_GTPR_GT                USART_GTPR_GT_Msk                         /*!< GT[7:0] bits (Guard time value) */
+
+/*******************  Bit definition for USART_RTOR register  *****************/
+#define USART_RTOR_RTO_Pos           (0U)
+#define USART_RTOR_RTO_Msk           (0xFFFFFFUL << USART_RTOR_RTO_Pos)        /*!< 0x00FFFFFF */
+#define USART_RTOR_RTO               USART_RTOR_RTO_Msk                        /*!< Receiver Time Out Value */
+#define USART_RTOR_BLEN_Pos          (24U)
+#define USART_RTOR_BLEN_Msk          (0xFFUL << USART_RTOR_BLEN_Pos)           /*!< 0xFF000000 */
+#define USART_RTOR_BLEN              USART_RTOR_BLEN_Msk                       /*!< Block Length */
+
+/*******************  Bit definition for USART_RQR register  ******************/
+#define USART_RQR_ABRRQ        ((uint16_t)0x0001)                              /*!< Auto-Baud Rate Request */
+#define USART_RQR_SBKRQ        ((uint16_t)0x0002)                              /*!< Send Break Request */
+#define USART_RQR_MMRQ         ((uint16_t)0x0004)                              /*!< Mute Mode Request */
+#define USART_RQR_RXFRQ        ((uint16_t)0x0008)                              /*!< Receive Data flush Request */
+#define USART_RQR_TXFRQ        ((uint16_t)0x0010)                              /*!< Transmit data flush Request */
+
+/*******************  Bit definition for USART_ISR register  ******************/
+#define USART_ISR_PE_Pos             (0U)
+#define USART_ISR_PE_Msk             (0x1UL << USART_ISR_PE_Pos)               /*!< 0x00000001 */
+#define USART_ISR_PE                 USART_ISR_PE_Msk                          /*!< Parity Error */
+#define USART_ISR_FE_Pos             (1U)
+#define USART_ISR_FE_Msk             (0x1UL << USART_ISR_FE_Pos)               /*!< 0x00000002 */
+#define USART_ISR_FE                 USART_ISR_FE_Msk                          /*!< Framing Error */
+#define USART_ISR_NE_Pos             (2U)
+#define USART_ISR_NE_Msk             (0x1UL << USART_ISR_NE_Pos)               /*!< 0x00000004 */
+#define USART_ISR_NE                 USART_ISR_NE_Msk                          /*!< Noise detected Flag */
+#define USART_ISR_ORE_Pos            (3U)
+#define USART_ISR_ORE_Msk            (0x1UL << USART_ISR_ORE_Pos)              /*!< 0x00000008 */
+#define USART_ISR_ORE                USART_ISR_ORE_Msk                         /*!< OverRun Error */
+#define USART_ISR_IDLE_Pos           (4U)
+#define USART_ISR_IDLE_Msk           (0x1UL << USART_ISR_IDLE_Pos)             /*!< 0x00000010 */
+#define USART_ISR_IDLE               USART_ISR_IDLE_Msk                        /*!< IDLE line detected */
+#define USART_ISR_RXNE_RXFNE_Pos     (5U)
+#define USART_ISR_RXNE_RXFNE_Msk     (0x1UL << USART_ISR_RXNE_RXFNE_Pos)       /*!< 0x00000020 */
+#define USART_ISR_RXNE_RXFNE         USART_ISR_RXNE_RXFNE_Msk                  /*!< Read Data Register Not Empty/RXFIFO Not Empty */
+#define USART_ISR_TC_Pos             (6U)
+#define USART_ISR_TC_Msk             (0x1UL << USART_ISR_TC_Pos)               /*!< 0x00000040 */
+#define USART_ISR_TC                 USART_ISR_TC_Msk                          /*!< Transmission Complete */
+#define USART_ISR_TXE_TXFNF_Pos      (7U)
+#define USART_ISR_TXE_TXFNF_Msk      (0x1UL << USART_ISR_TXE_TXFNF_Pos)        /*!< 0x00000080 */
+#define USART_ISR_TXE_TXFNF          USART_ISR_TXE_TXFNF_Msk                   /*!< Transmit Data Register Empty/TXFIFO Not Full */
+#define USART_ISR_LBDF_Pos           (8U)
+#define USART_ISR_LBDF_Msk           (0x1UL << USART_ISR_LBDF_Pos)             /*!< 0x00000100 */
+#define USART_ISR_LBDF               USART_ISR_LBDF_Msk                        /*!< LIN Break Detection Flag */
+#define USART_ISR_CTSIF_Pos          (9U)
+#define USART_ISR_CTSIF_Msk          (0x1UL << USART_ISR_CTSIF_Pos)            /*!< 0x00000200 */
+#define USART_ISR_CTSIF              USART_ISR_CTSIF_Msk                       /*!< CTS interrupt flag */
+#define USART_ISR_CTS_Pos            (10U)
+#define USART_ISR_CTS_Msk            (0x1UL << USART_ISR_CTS_Pos)              /*!< 0x00000400 */
+#define USART_ISR_CTS                USART_ISR_CTS_Msk                         /*!< CTS flag */
+#define USART_ISR_RTOF_Pos           (11U)
+#define USART_ISR_RTOF_Msk           (0x1UL << USART_ISR_RTOF_Pos)             /*!< 0x00000800 */
+#define USART_ISR_RTOF               USART_ISR_RTOF_Msk                        /*!< Receiver Time Out */
+#define USART_ISR_EOBF_Pos           (12U)
+#define USART_ISR_EOBF_Msk           (0x1UL << USART_ISR_EOBF_Pos)             /*!< 0x00001000 */
+#define USART_ISR_EOBF               USART_ISR_EOBF_Msk                        /*!< End Of Block Flag */
+#define USART_ISR_UDR_Pos            (13U)
+#define USART_ISR_UDR_Msk            (0x1UL << USART_ISR_UDR_Pos)              /*!< 0x00002000 */
+#define USART_ISR_UDR                 USART_ISR_UDR_Msk                        /*!< SPI Slave Underrun Error Flag */
+#define USART_ISR_ABRE_Pos           (14U)
+#define USART_ISR_ABRE_Msk           (0x1UL << USART_ISR_ABRE_Pos)             /*!< 0x00004000 */
+#define USART_ISR_ABRE               USART_ISR_ABRE_Msk                        /*!< Auto-Baud Rate Error */
+#define USART_ISR_ABRF_Pos           (15U)
+#define USART_ISR_ABRF_Msk           (0x1UL << USART_ISR_ABRF_Pos)             /*!< 0x00008000 */
+#define USART_ISR_ABRF               USART_ISR_ABRF_Msk                        /*!< Auto-Baud Rate Flag */
+#define USART_ISR_BUSY_Pos           (16U)
+#define USART_ISR_BUSY_Msk           (0x1UL << USART_ISR_BUSY_Pos)             /*!< 0x00010000 */
+#define USART_ISR_BUSY               USART_ISR_BUSY_Msk                        /*!< Busy Flag */
+#define USART_ISR_CMF_Pos            (17U)
+#define USART_ISR_CMF_Msk            (0x1UL << USART_ISR_CMF_Pos)              /*!< 0x00020000 */
+#define USART_ISR_CMF                USART_ISR_CMF_Msk                         /*!< Character Match Flag */
+#define USART_ISR_SBKF_Pos           (18U)
+#define USART_ISR_SBKF_Msk           (0x1UL << USART_ISR_SBKF_Pos)             /*!< 0x00040000 */
+#define USART_ISR_SBKF               USART_ISR_SBKF_Msk                        /*!< Send Break Flag */
+#define USART_ISR_RWU_Pos            (19U)
+#define USART_ISR_RWU_Msk            (0x1UL << USART_ISR_RWU_Pos)              /*!< 0x00080000 */
+#define USART_ISR_RWU                USART_ISR_RWU_Msk                         /*!< Receive Wake Up from mute mode Flag */
+#define USART_ISR_WUF_Pos            (20U)
+#define USART_ISR_WUF_Msk            (0x1UL << USART_ISR_WUF_Pos)              /*!< 0x00100000 */
+#define USART_ISR_WUF                USART_ISR_WUF_Msk                         /*!< Wake Up from stop mode Flag */
+#define USART_ISR_TEACK_Pos          (21U)
+#define USART_ISR_TEACK_Msk          (0x1UL << USART_ISR_TEACK_Pos)            /*!< 0x00200000 */
+#define USART_ISR_TEACK              USART_ISR_TEACK_Msk                       /*!< Transmit Enable Acknowledge Flag */
+#define USART_ISR_REACK_Pos          (22U)
+#define USART_ISR_REACK_Msk          (0x1UL << USART_ISR_REACK_Pos)            /*!< 0x00400000 */
+#define USART_ISR_REACK              USART_ISR_REACK_Msk                       /*!< Receive Enable Acknowledge Flag */
+#define USART_ISR_TXFE_Pos           (23U)
+#define USART_ISR_TXFE_Msk           (0x1UL << USART_ISR_TXFE_Pos)             /*!< 0x00800000 */
+#define USART_ISR_TXFE               USART_ISR_TXFE_Msk                        /*!< TXFIFO Empty Flag */
+#define USART_ISR_RXFF_Pos           (24U)
+#define USART_ISR_RXFF_Msk           (0x1UL << USART_ISR_RXFF_Pos)             /*!< 0x01000000 */
+#define USART_ISR_RXFF               USART_ISR_RXFF_Msk                        /*!< RXFIFO Full Flag */
+#define USART_ISR_TCBGT_Pos          (25U)
+#define USART_ISR_TCBGT_Msk          (0x1UL << USART_ISR_TCBGT_Pos)            /*!< 0x02000000 */
+#define USART_ISR_TCBGT              USART_ISR_TCBGT_Msk                       /*!< Transmission Complete Before Guard Time Completion Flag */
+#define USART_ISR_RXFT_Pos           (26U)
+#define USART_ISR_RXFT_Msk           (0x1UL << USART_ISR_RXFT_Pos)             /*!< 0x04000000 */
+#define USART_ISR_RXFT               USART_ISR_RXFT_Msk                        /*!< RXFIFO Threshold Flag */
+#define USART_ISR_TXFT_Pos           (27U)
+#define USART_ISR_TXFT_Msk           (0x1UL << USART_ISR_TXFT_Pos)             /*!< 0x08000000 */
+#define USART_ISR_TXFT               USART_ISR_TXFT_Msk                        /*!< TXFIFO Threshold Flag */
+
+/*******************  Bit definition for USART_ICR register  ******************/
+#define USART_ICR_PECF_Pos           (0U)
+#define USART_ICR_PECF_Msk           (0x1UL << USART_ICR_PECF_Pos)             /*!< 0x00000001 */
+#define USART_ICR_PECF               USART_ICR_PECF_Msk                        /*!< Parity Error Clear Flag */
+#define USART_ICR_FECF_Pos           (1U)
+#define USART_ICR_FECF_Msk           (0x1UL << USART_ICR_FECF_Pos)             /*!< 0x00000002 */
+#define USART_ICR_FECF               USART_ICR_FECF_Msk                        /*!< Framing Error Clear Flag */
+#define USART_ICR_NECF_Pos           (2U)
+#define USART_ICR_NECF_Msk           (0x1UL << USART_ICR_NECF_Pos)             /*!< 0x00000004 */
+#define USART_ICR_NECF               USART_ICR_NECF_Msk                        /*!< Noise Error detected Clear Flag */
+#define USART_ICR_ORECF_Pos          (3U)
+#define USART_ICR_ORECF_Msk          (0x1UL << USART_ICR_ORECF_Pos)            /*!< 0x00000008 */
+#define USART_ICR_ORECF              USART_ICR_ORECF_Msk                       /*!< OverRun Error Clear Flag */
+#define USART_ICR_IDLECF_Pos         (4U)
+#define USART_ICR_IDLECF_Msk         (0x1UL << USART_ICR_IDLECF_Pos)           /*!< 0x00000010 */
+#define USART_ICR_IDLECF             USART_ICR_IDLECF_Msk                      /*!< IDLE line detected Clear Flag */
+#define USART_ICR_TXFECF_Pos         (5U)
+#define USART_ICR_TXFECF_Msk         (0x1UL << USART_ICR_TXFECF_Pos)           /*!< 0x00000020 */
+#define USART_ICR_TXFECF             USART_ICR_TXFECF_Msk                      /*!< TXFIFO Empty Clear Flag */
+#define USART_ICR_TCCF_Pos           (6U)
+#define USART_ICR_TCCF_Msk           (0x1UL << USART_ICR_TCCF_Pos)             /*!< 0x00000040 */
+#define USART_ICR_TCCF               USART_ICR_TCCF_Msk                        /*!< Transmission Complete Clear Flag */
+#define USART_ICR_TCBGTCF_Pos        (7U)
+#define USART_ICR_TCBGTCF_Msk        (0x1UL << USART_ICR_TCBGTCF_Pos)          /*!< 0x00000080 */
+#define USART_ICR_TCBGTCF            USART_ICR_TCBGTCF_Msk                     /*!< Transmission Complete Before Guard Time Clear Flag */
+#define USART_ICR_LBDCF_Pos          (8U)
+#define USART_ICR_LBDCF_Msk          (0x1UL << USART_ICR_LBDCF_Pos)            /*!< 0x00000100 */
+#define USART_ICR_LBDCF              USART_ICR_LBDCF_Msk                       /*!< LIN Break Detection Clear Flag */
+#define USART_ICR_CTSCF_Pos          (9U)
+#define USART_ICR_CTSCF_Msk          (0x1UL << USART_ICR_CTSCF_Pos)            /*!< 0x00000200 */
+#define USART_ICR_CTSCF              USART_ICR_CTSCF_Msk                       /*!< CTS Interrupt Clear Flag */
+#define USART_ICR_RTOCF_Pos          (11U)
+#define USART_ICR_RTOCF_Msk          (0x1UL << USART_ICR_RTOCF_Pos)            /*!< 0x00000800 */
+#define USART_ICR_RTOCF              USART_ICR_RTOCF_Msk                       /*!< Receiver Time Out Clear Flag */
+#define USART_ICR_EOBCF_Pos          (12U)
+#define USART_ICR_EOBCF_Msk          (0x1UL << USART_ICR_EOBCF_Pos)            /*!< 0x00001000 */
+#define USART_ICR_EOBCF              USART_ICR_EOBCF_Msk                       /*!< End Of Block Clear Flag */
+#define USART_ICR_UDRCF_Pos          (13U)
+#define USART_ICR_UDRCF_Msk          (0x1UL << USART_ICR_UDRCF_Pos)            /*!< 0x00002000 */
+#define USART_ICR_UDRCF              USART_ICR_UDRCF_Msk                       /*!< SPI Slave Underrun Clear Flag */
+#define USART_ICR_CMCF_Pos           (17U)
+#define USART_ICR_CMCF_Msk           (0x1UL << USART_ICR_CMCF_Pos)             /*!< 0x00020000 */
+#define USART_ICR_CMCF               USART_ICR_CMCF_Msk                        /*!< Character Match Clear Flag */
+#define USART_ICR_WUCF_Pos           (20U)
+#define USART_ICR_WUCF_Msk           (0x1UL << USART_ICR_WUCF_Pos)             /*!< 0x00100000 */
+#define USART_ICR_WUCF               USART_ICR_WUCF_Msk                        /*!< Wake Up from stop mode Clear Flag */
+
+/*******************  Bit definition for USART_RDR register  ******************/
+#define USART_RDR_RDR_Pos             (0U)
+#define USART_RDR_RDR_Msk             (0x1FFUL << USART_RDR_RDR_Pos)           /*!< 0x000001FF */
+#define USART_RDR_RDR                 USART_RDR_RDR_Msk                        /*!< RDR[8:0] bits (Receive Data value) */
+
+/*******************  Bit definition for USART_TDR register  ******************/
+#define USART_TDR_TDR_Pos             (0U)
+#define USART_TDR_TDR_Msk             (0x1FFUL << USART_TDR_TDR_Pos)           /*!< 0x000001FF */
+#define USART_TDR_TDR                 USART_TDR_TDR_Msk                        /*!< TDR[8:0] bits (Transmit Data value) */
+
+/*******************  Bit definition for USART_PRESC register  ****************/
+#define USART_PRESC_PRESCALER_Pos    (0U)
+#define USART_PRESC_PRESCALER_Msk    (0xFUL << USART_PRESC_PRESCALER_Pos)      /*!< 0x0000000F */
+#define USART_PRESC_PRESCALER        USART_PRESC_PRESCALER_Msk                 /*!< PRESCALER[3:0] bits (Clock prescaler) */
+#define USART_PRESC_PRESCALER_0      (0x1UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000001 */
+#define USART_PRESC_PRESCALER_1      (0x2UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000002 */
+#define USART_PRESC_PRESCALER_2      (0x4UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000004 */
+#define USART_PRESC_PRESCALER_3      (0x8UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000008 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 VREFBUF                                    */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for VREFBUF_CSR register  ****************/
+#define VREFBUF_CSR_ENVR_Pos    (0U)
+#define VREFBUF_CSR_ENVR_Msk    (0x1UL << VREFBUF_CSR_ENVR_Pos)                /*!< 0x00000001 */
+#define VREFBUF_CSR_ENVR        VREFBUF_CSR_ENVR_Msk                           /*!<Voltage reference buffer enable */
+#define VREFBUF_CSR_HIZ_Pos     (1U)
+#define VREFBUF_CSR_HIZ_Msk     (0x1UL << VREFBUF_CSR_HIZ_Pos)                 /*!< 0x00000002 */
+#define VREFBUF_CSR_HIZ         VREFBUF_CSR_HIZ_Msk                            /*!<High impedance mode             */
+#define VREFBUF_CSR_VRS_Pos     (2U)
+#define VREFBUF_CSR_VRS_Msk     (0x1UL << VREFBUF_CSR_VRS_Pos)                 /*!< 0x00000004 */
+#define VREFBUF_CSR_VRS         VREFBUF_CSR_VRS_Msk                            /*!<Voltage reference scale         */
+#define VREFBUF_CSR_VRR_Pos     (3U)
+#define VREFBUF_CSR_VRR_Msk     (0x1UL << VREFBUF_CSR_VRR_Pos)                 /*!< 0x00000008 */
+#define VREFBUF_CSR_VRR         VREFBUF_CSR_VRR_Msk                            /*!<Voltage reference buffer ready  */
+
+/*******************  Bit definition for VREFBUF_CCR register  ******************/
+#define VREFBUF_CCR_TRIM_Pos    (0U)
+#define VREFBUF_CCR_TRIM_Msk    (0x3FUL << VREFBUF_CCR_TRIM_Pos)               /*!< 0x0000003F */
+#define VREFBUF_CCR_TRIM        VREFBUF_CCR_TRIM_Msk                           /*!<TRIM[5:0] bits (Trimming code)  */
+
+/******************************************************************************/
+/*                                                                            */
+/*                            Window WATCHDOG                                 */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for WWDG_CR register  ********************/
+#define WWDG_CR_T_Pos           (0U)
+#define WWDG_CR_T_Msk           (0x7FUL << WWDG_CR_T_Pos)                      /*!< 0x0000007F */
+#define WWDG_CR_T               WWDG_CR_T_Msk                                  /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
+#define WWDG_CR_T_0             (0x01UL << WWDG_CR_T_Pos)                      /*!< 0x00000001 */
+#define WWDG_CR_T_1             (0x02UL << WWDG_CR_T_Pos)                      /*!< 0x00000002 */
+#define WWDG_CR_T_2             (0x04UL << WWDG_CR_T_Pos)                      /*!< 0x00000004 */
+#define WWDG_CR_T_3             (0x08UL << WWDG_CR_T_Pos)                      /*!< 0x00000008 */
+#define WWDG_CR_T_4             (0x10UL << WWDG_CR_T_Pos)                      /*!< 0x00000010 */
+#define WWDG_CR_T_5             (0x20UL << WWDG_CR_T_Pos)                      /*!< 0x00000020 */
+#define WWDG_CR_T_6             (0x40UL << WWDG_CR_T_Pos)                      /*!< 0x00000040 */
+
+#define WWDG_CR_WDGA_Pos        (7U)
+#define WWDG_CR_WDGA_Msk        (0x1UL << WWDG_CR_WDGA_Pos)                    /*!< 0x00000080 */
+#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               /*!<Activation bit */
+
+/*******************  Bit definition for WWDG_CFR register  *******************/
+#define WWDG_CFR_W_Pos          (0U)
+#define WWDG_CFR_W_Msk          (0x7FUL << WWDG_CFR_W_Pos)                     /*!< 0x0000007F */
+#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 /*!<W[6:0] bits (7-bit window value) */
+#define WWDG_CFR_W_0            (0x01UL << WWDG_CFR_W_Pos)                     /*!< 0x00000001 */
+#define WWDG_CFR_W_1            (0x02UL << WWDG_CFR_W_Pos)                     /*!< 0x00000002 */
+#define WWDG_CFR_W_2            (0x04UL << WWDG_CFR_W_Pos)                     /*!< 0x00000004 */
+#define WWDG_CFR_W_3            (0x08UL << WWDG_CFR_W_Pos)                     /*!< 0x00000008 */
+#define WWDG_CFR_W_4            (0x10UL << WWDG_CFR_W_Pos)                     /*!< 0x00000010 */
+#define WWDG_CFR_W_5            (0x20UL << WWDG_CFR_W_Pos)                     /*!< 0x00000020 */
+#define WWDG_CFR_W_6            (0x40UL << WWDG_CFR_W_Pos)                     /*!< 0x00000040 */
+
+#define WWDG_CFR_WDGTB_Pos      (11U)
+#define WWDG_CFR_WDGTB_Msk      (0x7UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00003800 */
+#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             /*!<WDGTB[2:0] bits (Timer Base) */
+#define WWDG_CFR_WDGTB_0        (0x1UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00000800 */
+#define WWDG_CFR_WDGTB_1        (0x2UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00001000 */
+#define WWDG_CFR_WDGTB_2        (0x4UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00002000 */
+
+#define WWDG_CFR_EWI_Pos        (9U)
+#define WWDG_CFR_EWI_Msk        (0x1UL << WWDG_CFR_EWI_Pos)                    /*!< 0x00000200 */
+#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               /*!<Early Wakeup Interrupt */
+
+/*******************  Bit definition for WWDG_SR register  ********************/
+#define WWDG_SR_EWIF_Pos        (0U)
+#define WWDG_SR_EWIF_Msk        (0x1UL << WWDG_SR_EWIF_Pos)                    /*!< 0x00000001 */
+#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               /*!<Early Wakeup Interrupt Flag */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                Debug MCU                                   */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for DBG_IDCODE register  *************/
+#define DBG_IDCODE_DEV_ID_Pos                          (0U)
+#define DBG_IDCODE_DEV_ID_Msk                          (0xFFFUL << DBG_IDCODE_DEV_ID_Pos)  /*!< 0x00000FFF */
+#define DBG_IDCODE_DEV_ID                              DBG_IDCODE_DEV_ID_Msk
+#define DBG_IDCODE_REV_ID_Pos                          (16U)
+#define DBG_IDCODE_REV_ID_Msk                          (0xFFFFUL << DBG_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
+#define DBG_IDCODE_REV_ID                              DBG_IDCODE_REV_ID_Msk
+
+/********************  Bit definition for DBG_CR register  *****************/
+#define DBG_CR_DBG_STOP_Pos                            (1U)
+#define DBG_CR_DBG_STOP_Msk                            (0x1UL << DBG_CR_DBG_STOP_Pos)      /*!< 0x00000002 */
+#define DBG_CR_DBG_STOP                                DBG_CR_DBG_STOP_Msk
+#define DBG_CR_DBG_STANDBY_Pos                         (2U)
+#define DBG_CR_DBG_STANDBY_Msk                         (0x1UL << DBG_CR_DBG_STANDBY_Pos)   /*!< 0x00000004 */
+#define DBG_CR_DBG_STANDBY                             DBG_CR_DBG_STANDBY_Msk
+
+
+/********************  Bit definition for DBG_APB_FZ1 register  ***********/
+#define DBG_APB_FZ1_DBG_TIM2_STOP_Pos                  (0U)
+#define DBG_APB_FZ1_DBG_TIM2_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */
+#define DBG_APB_FZ1_DBG_TIM2_STOP                      DBG_APB_FZ1_DBG_TIM2_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Pos                  (1U)
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */
+#define DBG_APB_FZ1_DBG_TIM3_STOP                      DBG_APB_FZ1_DBG_TIM3_STOP_Msk
+#define DBG_APB_FZ1_DBG_RTC_STOP_Pos                   (10U)
+#define DBG_APB_FZ1_DBG_RTC_STOP_Msk                   (0x1UL << DBG_APB_FZ1_DBG_RTC_STOP_Pos)  /*!< 0x00000400 */
+#define DBG_APB_FZ1_DBG_RTC_STOP                       DBG_APB_FZ1_DBG_RTC_STOP_Msk
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Pos                  (11U)
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */
+#define DBG_APB_FZ1_DBG_WWDG_STOP                      DBG_APB_FZ1_DBG_WWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Pos                  (12U)
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */
+#define DBG_APB_FZ1_DBG_IWDG_STOP                      DBG_APB_FZ1_DBG_IWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos    (21U)
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk    (0x1UL << DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos) /*!< 0x00200000 */
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP        DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP_Pos                (30U)
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP_Msk                (0x1UL << DBG_APB_FZ1_DBG_LPTIM2_STOP_Pos) /*!< 0x40000000 */
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP                    DBG_APB_FZ1_DBG_LPTIM2_STOP_Msk
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP_Pos                (31U)
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP_Msk                (0x1UL << DBG_APB_FZ1_DBG_LPTIM1_STOP_Pos) /*!< 0x80000000 */
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP                    DBG_APB_FZ1_DBG_LPTIM1_STOP_Msk
+
+/********************  Bit definition for DBG_APB_FZ2 register  ************/
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Pos                  (11U)
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Msk                  (0x1UL << DBG_APB_FZ2_DBG_TIM1_STOP_Pos)  /*!< 0x00000800 */
+#define DBG_APB_FZ2_DBG_TIM1_STOP                      DBG_APB_FZ2_DBG_TIM1_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Pos                 (15U)
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM14_STOP_Pos) /*!< 0x00008000 */
+#define DBG_APB_FZ2_DBG_TIM14_STOP                     DBG_APB_FZ2_DBG_TIM14_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Pos                 (17U)
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM16_STOP_Pos) /*!< 0x00020000 */
+#define DBG_APB_FZ2_DBG_TIM16_STOP                     DBG_APB_FZ2_DBG_TIM16_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Pos                 (18U)
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM17_STOP_Pos) /*!< 0x00040000 */
+#define DBG_APB_FZ2_DBG_TIM17_STOP                     DBG_APB_FZ2_DBG_TIM17_STOP_Msk
+
+
+/** @addtogroup Exported_macros
+  * @{
+  */
+
+/******************************* ADC Instances ********************************/
+#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
+
+#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)
+
+
+
+
+/******************************* CRC Instances ********************************/
+#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
+
+
+/******************************** DMA Instances *******************************/
+#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \
+                                       ((INSTANCE) == DMA1_Channel2) || \
+                                       ((INSTANCE) == DMA1_Channel3) || \
+                                       ((INSTANCE) == DMA1_Channel4) || \
+                                       ((INSTANCE) == DMA1_Channel5))
+/******************************** DMAMUX Instances ****************************/
+#define IS_DMAMUX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DMAMUX1)
+
+#define IS_DMAMUX_REQUEST_GEN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMAMUX1_RequestGenerator0) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator1) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator2) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator3))
+
+/******************************* GPIO Instances *******************************/
+#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                        ((INSTANCE) == GPIOB) || \
+                                        ((INSTANCE) == GPIOC) || \
+                                        ((INSTANCE) == GPIOD) || \
+                                        ((INSTANCE) == GPIOF))
+/******************************* GPIO AF Instances ****************************/
+#define IS_GPIO_AF_INSTANCE(INSTANCE)   IS_GPIO_ALL_INSTANCE(INSTANCE)
+
+/**************************** GPIO Lock Instances *****************************/
+#define IS_GPIO_LOCK_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                         ((INSTANCE) == GPIOB) || \
+                                         ((INSTANCE) == GPIOC))
+
+/******************************** I2C Instances *******************************/
+#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
+                                       ((INSTANCE) == I2C2))
+
+
+/****************************** RTC Instances *********************************/
+#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)
+
+/****************************** SMBUS Instances *******************************/
+#define IS_SMBUS_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))
+
+/****************************** WAKEUP_FROMSTOP Instances *******************************/
+#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))
+
+/******************************** SPI Instances *******************************/
+#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
+                                       ((INSTANCE) == SPI2))
+
+/******************************** SPI Instances *******************************/
+#define IS_I2S_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == SPI1)
+
+/****************** LPTIM Instances : All supported instances *****************/
+#define IS_LPTIM_INSTANCE(INSTANCE)     (((INSTANCE) == LPTIM1) || \
+                                         ((INSTANCE) == LPTIM2))
+
+/****************** LPTIM Instances : All supported instances *****************/
+#define IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)
+
+/****************** TIM Instances : All supported instances *******************/
+#define IS_TIM_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 32 bits counter ****************/
+#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) ((INSTANCE) == TIM2)
+
+/****************** TIM Instances : supporting the break function *************/
+#define IS_TIM_BREAK_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \
+                                            ((INSTANCE) == TIM16)   || \
+                                            ((INSTANCE) == TIM17))
+
+/************** TIM Instances : supporting Break source selection *************/
+#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                               ((INSTANCE) == TIM16)  || \
+                                               ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 2 break inputs *****************/
+#define IS_TIM_BKIN2_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/************* TIM Instances : at least 1 capture/compare channel *************/
+#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : at least 2 capture/compare channels *************/
+#define IS_TIM_CC2_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3))
+
+/************ TIM Instances : at least 3 capture/compare channels *************/
+#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3))
+
+/************ TIM Instances : at least 4 capture/compare channels *************/
+#define IS_TIM_CC4_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : at least 5 capture/compare channels *******/
+#define IS_TIM_CC5_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : at least 6 capture/compare channels *******/
+#define IS_TIM_CC6_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.COMDE) *******/
+#define IS_TIM_CCDMA_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : DMA requests generation (TIMx_DIER.UDE) ***/
+#define IS_TIM_DMA_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.CCxDE) *******/
+#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM14)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************** TIM Instances : DMA burst feature ***********************/
+#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************* TIM Instances : output(s) available **********************/
+#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
+    ((((INSTANCE) == TIM1) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4) ||          \
+      ((CHANNEL) == TIM_CHANNEL_5) ||          \
+      ((CHANNEL) == TIM_CHANNEL_6)))           \
+     ||                                        \
+     (((INSTANCE) == TIM2) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM3) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM14) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM16) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM17) &&                 \
+      (((CHANNEL) == TIM_CHANNEL_1))))
+
+/****************** TIM Instances : supporting complementary output(s) ********/
+#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
+   ((((INSTANCE) == TIM1) &&                    \
+     (((CHANNEL) == TIM_CHANNEL_1) ||           \
+      ((CHANNEL) == TIM_CHANNEL_2) ||           \
+      ((CHANNEL) == TIM_CHANNEL_3)))            \
+    ||                                          \
+    (((INSTANCE) == TIM16) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1))              \
+    ||                                          \
+    (((INSTANCE) == TIM17) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1)))
+
+/****************** TIM Instances : supporting clock division *****************/
+#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)    || \
+                                                    ((INSTANCE) == TIM2)    || \
+                                                    ((INSTANCE) == TIM3)    || \
+                                                    ((INSTANCE) == TIM14)   || \
+                                                    ((INSTANCE) == TIM16)   || \
+                                                    ((INSTANCE) == TIM17))
+
+/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/
+#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/
+#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting combined 3-phase PWM mode ******/
+#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : supporting commutation event generation ***/
+#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                     ((INSTANCE) == TIM16)  || \
+                                                     ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting counting mode selection ********/
+#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting encoder interface **************/
+#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                      ((INSTANCE) == TIM2)  || \
+                                                      ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting Hall sensor interface **********/
+#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                         ((INSTANCE) == TIM2)   || \
+                                                         ((INSTANCE) == TIM3))
+
+/**************** TIM Instances : external trigger input available ************/
+#define IS_TIM_ETR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3))
+
+/************* TIM Instances : supporting ETR source selection ***************/
+#define IS_TIM_ETRSEL_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                             ((INSTANCE) == TIM2)  || \
+                                             ((INSTANCE) == TIM3))
+
+/****** TIM Instances : Master mode available (TIMx_CR2.MMS available )********/
+#define IS_TIM_MASTER_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3))
+
+/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
+#define IS_TIM_SLAVE_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting OCxREF clear *******************/
+#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \
+                                                       ((INSTANCE) == TIM2) || \
+                                                       ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting bitfield OCCS in SMCR register *******************/
+#define IS_TIM_OCCS_INSTANCE(INSTANCE)                (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM2)  || \
+                                                       ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : remapping capability **********************/
+#define IS_TIM_REMAP_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting repetition counter *************/
+#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM16) || \
+                                                       ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/
+#define IS_TIM_TRGO2_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************* TIM Instances : Timer input XOR function *****************/
+#define IS_TIM_XOR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3))
+
+/******************* TIM Instances : Timer input selection ********************/
+#define IS_TIM_TISEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : Advanced timers  ********************************/
+#define IS_TIM_ADVANCED_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************** UART Instances : Asynchronous mode **********************/
+#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                    ((INSTANCE) == USART2))
+
+/******************** USART Instances : Synchronous mode **********************/
+#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                     ((INSTANCE) == USART2))
+/****************** UART Instances : Hardware Flow control ********************/
+#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                           ((INSTANCE) == USART2) || \
+                                           ((INSTANCE) == LPUART1))
+
+/********************* USART Instances : Smard card mode ***********************/
+#define IS_SMARTCARD_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
+/****************** UART Instances : Auto Baud Rate detection ****************/
+#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
+/******************** UART Instances : Half-Duplex mode **********************/
+#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                 ((INSTANCE) == USART2) || \
+                                                 ((INSTANCE) == LPUART1))
+
+/******************** UART Instances : LIN mode **********************/
+#define IS_UART_LIN_INSTANCE(INSTANCE)   ((INSTANCE) == USART1)
+/******************** UART Instances : Wake-up from Stop mode **********************/
+#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                      ((INSTANCE) == LPUART1))
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \
+                                                      ((INSTANCE) == USART2) || \
+                                                      ((INSTANCE) == LPUART1))
+
+/****************** UART Instances : SPI Slave selection mode ***************/
+#define IS_UART_SPI_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                              ((INSTANCE) == USART2))
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_FIFO_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \
+                                             ((INSTANCE) == LPUART1))
+
+/*********************** UART Instances : IRDA mode ***************************/
+#define IS_IRDA_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
+
+/******************** LPUART Instance *****************************************/
+#define IS_LPUART_INSTANCE(INSTANCE)    ((INSTANCE) == LPUART1)
+
+/****************************** IWDG Instances ********************************/
+#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)
+
+/****************************** WWDG Instances ********************************/
+#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)
+
+
+/**
+  * @}
+  */
+
+ /**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* STM32G031xx_H */
+
+/**
+  * @}
+  */
+
+  /**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g041xx.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g041xx.h
new file mode 100644
index 0000000..8d27d3e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g041xx.h
@@ -0,0 +1,8184 @@
+/**
+  ******************************************************************************
+  * @file    stm32g041xx.h
+  * @author  MCD Application Team
+  * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer Header File.
+  *          This file contains all the peripheral register's definitions, bits
+  *          definitions and memory mapping for stm32g041xx devices.
+  *
+  *          This file contains:
+  *           - Data structures and the address mapping for all peripherals
+  *           - Peripheral's registers declarations and bits definition
+  *           - Macros to access peripheral's registers hardware
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+/** @addtogroup CMSIS_Device
+  * @{
+  */
+
+/** @addtogroup stm32g041xx
+  * @{
+  */
+
+#ifndef STM32G041xx_H
+#define STM32G041xx_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif /* __cplusplus */
+
+/** @addtogroup Configuration_section_for_CMSIS
+  * @{
+  */
+
+/**
+  * @brief Configuration of the Cortex-M0+ Processor and Core Peripherals
+   */
+#define __CM0PLUS_REV             0U /*!< Core Revision r0p0                            */
+#define __MPU_PRESENT             1U /*!< STM32G0xx  provides an MPU                    */
+#define __VTOR_PRESENT            1U /*!< Vector  Table  Register supported             */
+#define __NVIC_PRIO_BITS          2U /*!< STM32G0xx uses 2 Bits for the Priority Levels */
+#define __Vendor_SysTickConfig    0U /*!< Set to 1 if different SysTick Config is used  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_interrupt_number_definition
+  * @{
+  */
+
+/**
+ * @brief stm32g041xx Interrupt Number Definition, according to the selected device
+ *        in @ref Library_configuration_section
+ */
+
+/*!< Interrupt Number Definition */
+typedef enum
+{
+/******  Cortex-M0+ Processor Exceptions Numbers ***************************************************************/
+  NonMaskableInt_IRQn         = -14,    /*!< 2 Non Maskable Interrupt                                          */
+  HardFault_IRQn              = -13,    /*!< 3 Cortex-M Hard Fault Interrupt                                   */
+  SVC_IRQn                    = -5,     /*!< 11 Cortex-M SV Call Interrupt                                     */
+  PendSV_IRQn                 = -2,     /*!< 14 Cortex-M Pend SV Interrupt                                     */
+  SysTick_IRQn                = -1,     /*!< 15 Cortex-M System Tick Interrupt                                 */
+/******  STM32G0xxxx specific Interrupt Numbers ****************************************************************/
+  WWDG_IRQn                   = 0,      /*!< Window WatchDog Interrupt                                         */
+  PVD_IRQn                    = 1,      /*!< PVD through EXTI line 16                                          */
+  RTC_TAMP_IRQn               = 2,      /*!< RTC interrupt through the EXTI line 19 & 21                       */
+  FLASH_IRQn                  = 3,      /*!< FLASH global Interrupt                                            */
+  RCC_IRQn                    = 4,      /*!< RCC global Interrupt                                              */
+  EXTI0_1_IRQn                = 5,      /*!< EXTI 0 and 1 Interrupts                                           */
+  EXTI2_3_IRQn                = 6,      /*!< EXTI Line 2 and 3 Interrupts                                      */
+  EXTI4_15_IRQn               = 7,      /*!< EXTI Line 4 to 15 Interrupts                                      */
+  DMA1_Channel1_IRQn          = 9,      /*!< DMA1 Channel 1 Interrupt                                          */
+  DMA1_Channel2_3_IRQn        = 10,     /*!< DMA1 Channel 2 and Channel 3 Interrupts                           */
+  DMA1_Ch4_5_DMAMUX1_OVR_IRQn = 11,     /*!< DMA1 Channel 4 to Channel 5 and DMAMUX1 Overrun Interrupts        */
+  ADC1_IRQn                   = 12,     /*!< ADC1 Interrupts                                                   */
+  TIM1_BRK_UP_TRG_COM_IRQn    = 13,     /*!< TIM1 Break, Update, Trigger and Commutation Interrupts            */
+  TIM1_CC_IRQn                = 14,     /*!< TIM1 Capture Compare Interrupt                                    */
+  TIM2_IRQn                   = 15,     /*!< TIM2 Interrupt                                                    */
+  TIM3_IRQn                   = 16,     /*!< TIM3 global Interrupt                                             */
+  LPTIM1_IRQn                 = 17,     /*!< LPTIM1 global Interrupts                                          */
+  LPTIM2_IRQn                 = 18,     /*!< LPTIM2 global Interrupt                                           */
+  TIM14_IRQn                  = 19,     /*!< TIM14 global Interrupt                                            */
+  TIM16_IRQn                  = 21,     /*!< TIM16 global Interrupt                                            */
+  TIM17_IRQn                  = 22,     /*!< TIM17 global Interrupt                                            */
+  I2C1_IRQn                   = 23,     /*!< I2C1 Interrupt  (combined with EXTI 23)                           */
+  I2C2_IRQn                   = 24,     /*!< I2C2 Interrupt                                                    */
+  SPI1_IRQn                   = 25,     /*!< SPI1/I2S1 Interrupt                                               */
+  SPI2_IRQn                   = 26,     /*!< SPI2 Interrupt                                                    */
+  USART1_IRQn                 = 27,     /*!< USART1 Interrupt                                                  */
+  USART2_IRQn                 = 28,     /*!< USART2 Interrupt                                                  */
+  LPUART1_IRQn                = 29,     /*!< LPUART1 globlal Interrupts (combined with EXTI 28)                 */
+  AES_RNG_IRQn                = 31,     /*!< AES & RNG Interrupt                                                */
+} IRQn_Type;
+
+/**
+  * @}
+  */
+
+#include "core_cm0plus.h"               /* Cortex-M0+ processor and core peripherals */
+#include "system_stm32g0xx.h"
+#include <stdint.h>
+
+/** @addtogroup Peripheral_registers_structures
+  * @{
+  */
+
+/**
+  * @brief Analog to Digital Converter
+  */
+typedef struct
+{
+  __IO uint32_t ISR;          /*!< ADC interrupt and status register,             Address offset: 0x00 */
+  __IO uint32_t IER;          /*!< ADC interrupt enable register,                 Address offset: 0x04 */
+  __IO uint32_t CR;           /*!< ADC control register,                          Address offset: 0x08 */
+  __IO uint32_t CFGR1;        /*!< ADC configuration register 1,                  Address offset: 0x0C */
+  __IO uint32_t CFGR2;        /*!< ADC configuration register 2,                  Address offset: 0x10 */
+  __IO uint32_t SMPR;         /*!< ADC sampling time register,                    Address offset: 0x14 */
+       uint32_t RESERVED1;    /*!< Reserved,                                                      0x18 */
+       uint32_t RESERVED2;    /*!< Reserved,                                                      0x1C */
+  __IO uint32_t TR1;          /*!< ADC analog watchdog 1 threshold register,      Address offset: 0x20 */
+  __IO uint32_t TR2;          /*!< ADC analog watchdog 2 threshold register,      Address offset: 0x24 */
+  __IO uint32_t CHSELR;       /*!< ADC group regular sequencer register,          Address offset: 0x28 */
+  __IO uint32_t TR3;          /*!< ADC analog watchdog 3 threshold register,      Address offset: 0x2C */
+       uint32_t RESERVED3[4]; /*!< Reserved,                                               0x30 - 0x3C */
+  __IO uint32_t DR;           /*!< ADC group regular data register,               Address offset: 0x40 */
+       uint32_t RESERVED4[23];/*!< Reserved,                                               0x44 - 0x9C */
+  __IO uint32_t AWD2CR;       /*!< ADC analog watchdog 2 configuration register,  Address offset: 0xA0 */
+  __IO uint32_t AWD3CR;       /*!< ADC analog watchdog 3 configuration register,  Address offset: 0xA4 */
+       uint32_t RESERVED5[3]; /*!< Reserved,                                               0xA8 - 0xB0 */
+  __IO uint32_t CALFACT;      /*!< ADC Calibration factor register,               Address offset: 0xB4 */
+} ADC_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t CCR;          /*!< ADC common configuration register,             Address offset: ADC1 base address + 0x308 */
+} ADC_Common_TypeDef;
+
+
+
+
+/**
+  * @brief CRC calculation unit
+  */
+typedef struct
+{
+  __IO uint32_t DR;             /*!< CRC Data register,                         Address offset: 0x00 */
+  __IO uint32_t IDR;            /*!< CRC Independent data register,             Address offset: 0x04 */
+  __IO uint32_t CR;             /*!< CRC Control register,                      Address offset: 0x08 */
+       uint32_t RESERVED1;      /*!< Reserved,                                                  0x0C */
+  __IO uint32_t INIT;           /*!< Initial CRC value register,                Address offset: 0x10 */
+  __IO uint32_t POL;            /*!< CRC polynomial register,                   Address offset: 0x14 */
+} CRC_TypeDef;
+
+
+/**
+  * @brief Debug MCU
+  */
+typedef struct
+{
+  __IO uint32_t IDCODE;      /*!< MCU device ID code,              Address offset: 0x00 */
+  __IO uint32_t CR;          /*!< Debug configuration register,    Address offset: 0x04 */
+  __IO uint32_t APBFZ1;      /*!< Debug APB freeze register 1,     Address offset: 0x08 */
+  __IO uint32_t APBFZ2;      /*!< Debug APB freeze register 2,     Address offset: 0x0C */
+} DBG_TypeDef;
+
+/**
+  * @brief DMA Controller
+  */
+typedef struct
+{
+  __IO uint32_t CCR;         /*!< DMA channel x configuration register        */
+  __IO uint32_t CNDTR;       /*!< DMA channel x number of data register       */
+  __IO uint32_t CPAR;        /*!< DMA channel x peripheral address register   */
+  __IO uint32_t CMAR;        /*!< DMA channel x memory address register       */
+} DMA_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t ISR;         /*!< DMA interrupt status register,                 Address offset: 0x00 */
+  __IO uint32_t IFCR;        /*!< DMA interrupt flag clear register,             Address offset: 0x04 */
+} DMA_TypeDef;
+
+/**
+  * @brief DMA Multiplexer
+  */
+typedef struct
+{
+  __IO uint32_t   CCR;       /*!< DMA Multiplexer Channel x Control Register    Address offset: 0x0004 * (channel x) */
+}DMAMUX_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   CSR;       /*!< DMA Channel Status Register                    Address offset: 0x0080   */
+  __IO uint32_t   CFR;       /*!< DMA Channel Clear Flag Register                Address offset: 0x0084   */
+}DMAMUX_ChannelStatus_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGCR;        /*!< DMA Request Generator x Control Register     Address offset: 0x0100 + 0x0004 * (Req Gen x) */
+}DMAMUX_RequestGen_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGSR;        /*!< DMA Request Generator Status Register        Address offset: 0x0140   */
+  __IO uint32_t   RGCFR;       /*!< DMA Request Generator Clear Flag Register    Address offset: 0x0144   */
+}DMAMUX_RequestGenStatus_TypeDef;
+
+/**
+  * @brief Asynch Interrupt/Event Controller (EXTI)
+  */
+typedef struct
+{
+  __IO uint32_t RTSR1;          /*!< EXTI Rising Trigger Selection Register 1,        Address offset:   0x00 */
+  __IO uint32_t FTSR1;          /*!< EXTI Falling Trigger Selection Register 1,       Address offset:   0x04 */
+  __IO uint32_t SWIER1;         /*!< EXTI Software Interrupt event Register 1,        Address offset:   0x08 */
+  __IO uint32_t RPR1;           /*!< EXTI Rising Pending Register 1,                  Address offset:   0x0C */
+  __IO uint32_t FPR1;           /*!< EXTI Falling Pending Register 1,                 Address offset:   0x10 */
+       uint32_t RESERVED1[3];   /*!< Reserved 1,                                                0x14 -- 0x1C */
+       uint32_t RESERVED2[5];   /*!< Reserved 2,                                                0x20 -- 0x30 */
+       uint32_t RESERVED3[11];  /*!< Reserved 3,                                                0x34 -- 0x5C */
+  __IO uint32_t EXTICR[4];      /*!< EXTI External Interrupt Configuration Register,            0x60 -- 0x6C */
+       uint32_t RESERVED4[4];   /*!< Reserved 4,                                                0x70 -- 0x7C */
+  __IO uint32_t IMR1;           /*!< EXTI Interrupt Mask Register 1,                  Address offset:   0x80 */
+  __IO uint32_t EMR1;           /*!< EXTI Event Mask Register 1,                      Address offset:   0x84 */
+} EXTI_TypeDef;
+
+/**
+  * @brief FLASH Registers
+  */
+typedef struct
+{
+  __IO uint32_t ACR;          /*!< FLASH Access Control register,                     Address offset: 0x00 */
+       uint32_t RESERVED1;    /*!< Reserved1,                                         Address offset: 0x04 */
+  __IO uint32_t KEYR;         /*!< FLASH Key register,                                Address offset: 0x08 */
+  __IO uint32_t OPTKEYR;      /*!< FLASH Option Key register,                         Address offset: 0x0C */
+  __IO uint32_t SR;           /*!< FLASH Status register,                             Address offset: 0x10 */
+  __IO uint32_t CR;           /*!< FLASH Control register,                            Address offset: 0x14 */
+  __IO uint32_t ECCR;         /*!< FLASH ECC register,                                Address offset: 0x18 */
+       uint32_t RESERVED2;    /*!< Reserved2,                                         Address offset: 0x1C */
+  __IO uint32_t OPTR;         /*!< FLASH Option register,                             Address offset: 0x20 */
+  __IO uint32_t PCROP1ASR;    /*!< FLASH Bank PCROP area A Start address register,    Address offset: 0x24 */
+  __IO uint32_t PCROP1AER;    /*!< FLASH Bank PCROP area A End address register,      Address offset: 0x28 */
+  __IO uint32_t WRP1AR;       /*!< FLASH Bank WRP area A address register,            Address offset: 0x2C */
+  __IO uint32_t WRP1BR;       /*!< FLASH Bank WRP area B address register,            Address offset: 0x30 */
+  __IO uint32_t PCROP1BSR;    /*!< FLASH Bank PCROP area B Start address register,    Address offset: 0x34 */
+  __IO uint32_t PCROP1BER;    /*!< FLASH Bank PCROP area B End address register,      Address offset: 0x38 */
+       uint32_t RESERVED8[17];/*!< Reserved8,                                         Address offset: 0x3C--0x7C */
+  __IO uint32_t SECR;         /*!< FLASH security register ,                          Address offset: 0x80 */
+} FLASH_TypeDef;
+
+/**
+  * @brief General Purpose I/O
+  */
+typedef struct
+{
+  __IO uint32_t MODER;       /*!< GPIO port mode register,               Address offset: 0x00      */
+  __IO uint32_t OTYPER;      /*!< GPIO port output type register,        Address offset: 0x04      */
+  __IO uint32_t OSPEEDR;     /*!< GPIO port output speed register,       Address offset: 0x08      */
+  __IO uint32_t PUPDR;       /*!< GPIO port pull-up/pull-down register,  Address offset: 0x0C      */
+  __IO uint32_t IDR;         /*!< GPIO port input data register,         Address offset: 0x10      */
+  __IO uint32_t ODR;         /*!< GPIO port output data register,        Address offset: 0x14      */
+  __IO uint32_t BSRR;        /*!< GPIO port bit set/reset  register,     Address offset: 0x18      */
+  __IO uint32_t LCKR;        /*!< GPIO port configuration lock register, Address offset: 0x1C      */
+  __IO uint32_t AFR[2];      /*!< GPIO alternate function registers,     Address offset: 0x20-0x24 */
+  __IO uint32_t BRR;         /*!< GPIO Bit Reset register,               Address offset: 0x28      */
+} GPIO_TypeDef;
+
+
+/**
+  * @brief Inter-integrated Circuit Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< I2C Control register 1,            Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< I2C Control register 2,            Address offset: 0x04 */
+  __IO uint32_t OAR1;        /*!< I2C Own address 1 register,        Address offset: 0x08 */
+  __IO uint32_t OAR2;        /*!< I2C Own address 2 register,        Address offset: 0x0C */
+  __IO uint32_t TIMINGR;     /*!< I2C Timing register,               Address offset: 0x10 */
+  __IO uint32_t TIMEOUTR;    /*!< I2C Timeout register,              Address offset: 0x14 */
+  __IO uint32_t ISR;         /*!< I2C Interrupt and status register, Address offset: 0x18 */
+  __IO uint32_t ICR;         /*!< I2C Interrupt clear register,      Address offset: 0x1C */
+  __IO uint32_t PECR;        /*!< I2C PEC register,                  Address offset: 0x20 */
+  __IO uint32_t RXDR;        /*!< I2C Receive data register,         Address offset: 0x24 */
+  __IO uint32_t TXDR;        /*!< I2C Transmit data register,        Address offset: 0x28 */
+} I2C_TypeDef;
+
+/**
+  * @brief Independent WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t KR;          /*!< IWDG Key register,       Address offset: 0x00 */
+  __IO uint32_t PR;          /*!< IWDG Prescaler register, Address offset: 0x04 */
+  __IO uint32_t RLR;         /*!< IWDG Reload register,    Address offset: 0x08 */
+  __IO uint32_t SR;          /*!< IWDG Status register,    Address offset: 0x0C */
+  __IO uint32_t WINR;        /*!< IWDG Window register,    Address offset: 0x10 */
+} IWDG_TypeDef;
+
+/**
+  * @brief LPTIMER
+  */
+typedef struct
+{
+  __IO uint32_t ISR;              /*!< LPTIM Interrupt and Status register,                Address offset: 0x00 */
+  __IO uint32_t ICR;              /*!< LPTIM Interrupt Clear register,                     Address offset: 0x04 */
+  __IO uint32_t IER;              /*!< LPTIM Interrupt Enable register,                    Address offset: 0x08 */
+  __IO uint32_t CFGR;             /*!< LPTIM Configuration register,                       Address offset: 0x0C */
+  __IO uint32_t CR;               /*!< LPTIM Control register,                             Address offset: 0x10 */
+  __IO uint32_t CMP;              /*!< LPTIM Compare register,                             Address offset: 0x14 */
+  __IO uint32_t ARR;              /*!< LPTIM Autoreload register,                          Address offset: 0x18 */
+  __IO uint32_t CNT;              /*!< LPTIM Counter register,                             Address offset: 0x1C */
+  __IO uint32_t RESERVED1;        /*!< Reserved1,                                          Address offset: 0x20 */
+  __IO uint32_t CFGR2;            /*!< LPTIM Option register,                              Address offset: 0x24 */
+} LPTIM_TypeDef;
+
+
+/**
+  * @brief Power Control
+  */
+typedef struct
+{
+  __IO uint32_t CR1;          /*!< PWR Power Control Register 1,                     Address offset: 0x00 */
+  __IO uint32_t CR2;          /*!< PWR Power Control Register 2,                     Address offset: 0x04 */
+  __IO uint32_t CR3;          /*!< PWR Power Control Register 3,                     Address offset: 0x08 */
+  __IO uint32_t CR4;          /*!< PWR Power Control Register 4,                     Address offset: 0x0C */
+  __IO uint32_t SR1;          /*!< PWR Power Status Register 1,                      Address offset: 0x10 */
+  __IO uint32_t SR2;          /*!< PWR Power Status Register 2,                      Address offset: 0x14 */
+  __IO uint32_t SCR;          /*!< PWR Power Status Clear Register,                  Address offset: 0x18 */
+       uint32_t RESERVED1;    /*!< Reserved,                                         Address offset: 0x1C */
+  __IO uint32_t PUCRA;        /*!< PWR Pull-Up Control Register of port A,           Address offset: 0x20 */
+  __IO uint32_t PDCRA;        /*!< PWR Pull-Down Control Register of port A,         Address offset: 0x24 */
+  __IO uint32_t PUCRB;        /*!< PWR Pull-Up Control Register of port B,           Address offset: 0x28 */
+  __IO uint32_t PDCRB;        /*!< PWR Pull-Down Control Register of port B,         Address offset: 0x2C */
+  __IO uint32_t PUCRC;        /*!< PWR Pull-Up Control Register of port C,           Address offset: 0x30 */
+  __IO uint32_t PDCRC;        /*!< PWR Pull-Down Control Register of port C,         Address offset: 0x34 */
+  __IO uint32_t PUCRD;        /*!< PWR Pull-Up Control Register of port D,           Address offset: 0x38 */
+  __IO uint32_t PDCRD;        /*!< PWR Pull-Down Control Register of port D,         Address offset: 0x3C */
+       uint32_t RESERVED2;    /*!< Reserved,                                         Address offset: 0x40 */
+       uint32_t RESERVED3;    /*!< Reserved,                                         Address offset: 0x44 */
+  __IO uint32_t PUCRF;        /*!< PWR Pull-Up Control Register of port F,           Address offset: 0x48 */
+  __IO uint32_t PDCRF;        /*!< PWR Pull-Down Control Register of port F,         Address offset: 0x4C */
+} PWR_TypeDef;
+
+/**
+  * @brief Reset and Clock Control
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< RCC Clock Sources Control Register,                                     Address offset: 0x00 */
+  __IO uint32_t ICSCR;       /*!< RCC Internal Clock Sources Calibration Register,                        Address offset: 0x04 */
+  __IO uint32_t CFGR;        /*!< RCC Regulated Domain Clocks Configuration Register,                     Address offset: 0x08 */
+  __IO uint32_t PLLCFGR;     /*!< RCC System PLL configuration Register,                                  Address offset: 0x0C */
+  __IO uint32_t RESERVED0;   /*!< Reserved,                                                               Address offset: 0x10 */
+  __IO uint32_t RESERVED1;   /*!< Reserved,                                                               Address offset: 0x14 */
+  __IO uint32_t CIER;        /*!< RCC Clock Interrupt Enable Register,                                    Address offset: 0x18 */
+  __IO uint32_t CIFR;        /*!< RCC Clock Interrupt Flag Register,                                      Address offset: 0x1C */
+  __IO uint32_t CICR;        /*!< RCC Clock Interrupt Clear Register,                                     Address offset: 0x20 */
+  __IO uint32_t IOPRSTR;     /*!< RCC IO port reset register,                                             Address offset: 0x24 */
+  __IO uint32_t AHBRSTR;     /*!< RCC AHB peripherals reset register,                                     Address offset: 0x28 */
+  __IO uint32_t APBRSTR1;    /*!< RCC APB peripherals reset register 1,                                   Address offset: 0x2C */
+  __IO uint32_t APBRSTR2;    /*!< RCC APB peripherals reset register 2,                                   Address offset: 0x30 */
+  __IO uint32_t IOPENR;      /*!< RCC IO port enable register,                                            Address offset: 0x34 */
+  __IO uint32_t AHBENR;      /*!< RCC AHB peripherals clock enable register,                              Address offset: 0x38 */
+  __IO uint32_t APBENR1;     /*!< RCC APB peripherals clock enable register1,                             Address offset: 0x3C */
+  __IO uint32_t APBENR2;     /*!< RCC APB peripherals clock enable register2,                             Address offset: 0x40 */
+  __IO uint32_t IOPSMENR;    /*!< RCC IO port clocks enable in sleep mode register,                       Address offset: 0x44 */
+  __IO uint32_t AHBSMENR;    /*!< RCC AHB peripheral clocks enable in sleep mode register,                Address offset: 0x48 */
+  __IO uint32_t APBSMENR1;   /*!< RCC APB peripheral clocks enable in sleep mode register1,               Address offset: 0x4C */
+  __IO uint32_t APBSMENR2;   /*!< RCC APB peripheral clocks enable in sleep mode register2,               Address offset: 0x50 */
+  __IO uint32_t CCIPR;       /*!< RCC Peripherals Independent Clocks Configuration Register,              Address offset: 0x54 */
+  __IO uint32_t RESERVED2;   /*!< Reserved,                                                               Address offset: 0x58 */
+  __IO uint32_t BDCR;        /*!< RCC Backup Domain Control Register,                                     Address offset: 0x5C */
+  __IO uint32_t CSR;         /*!< RCC Unregulated Domain Clock Control and Status Register,               Address offset: 0x60 */
+} RCC_TypeDef;
+
+/**
+  * @brief Real-Time Clock
+  */
+typedef struct
+{
+  __IO uint32_t TR;          /*!< RTC time register,                                         Address offset: 0x00 */
+  __IO uint32_t DR;          /*!< RTC date register,                                         Address offset: 0x04 */
+  __IO uint32_t SSR;         /*!< RTC sub second register,                                   Address offset: 0x08 */
+  __IO uint32_t ICSR;        /*!< RTC initialization control and status register,            Address offset: 0x0C */
+  __IO uint32_t PRER;        /*!< RTC prescaler register,                                    Address offset: 0x10 */
+  __IO uint32_t WUTR;        /*!< RTC wakeup timer register,                                 Address offset: 0x14 */
+  __IO uint32_t CR;          /*!< RTC control register,                                      Address offset: 0x18 */
+       uint32_t RESERVED0;   /*!< Reserved                                                   Address offset: 0x1C */
+       uint32_t RESERVED1;   /*!< Reserved                                                   Address offset: 0x20 */
+  __IO uint32_t WPR;         /*!< RTC write protection register,                             Address offset: 0x24 */
+  __IO uint32_t CALR;        /*!< RTC calibration register,                                  Address offset: 0x28 */
+  __IO uint32_t SHIFTR;      /*!< RTC shift control register,                                Address offset: 0x2C */
+  __IO uint32_t TSTR;        /*!< RTC time stamp time register,                              Address offset: 0x30 */
+  __IO uint32_t TSDR;        /*!< RTC time stamp date register,                              Address offset: 0x34 */
+  __IO uint32_t TSSSR;       /*!< RTC time-stamp sub second register,                        Address offset: 0x38 */
+       uint32_t RESERVED2;   /*!< Reserved                                                   Address offset: 0x1C */
+  __IO uint32_t ALRMAR;      /*!< RTC alarm A register,                                      Address offset: 0x40 */
+  __IO uint32_t ALRMASSR;    /*!< RTC alarm A sub second register,                           Address offset: 0x44 */
+  __IO uint32_t ALRMBR;      /*!< RTC alarm B register,                                      Address offset: 0x48 */
+  __IO uint32_t ALRMBSSR;    /*!< RTC alarm B sub second register,                           Address offset: 0x4C */
+  __IO uint32_t SR;          /*!< RTC Status register,                                       Address offset: 0x50 */
+  __IO uint32_t MISR;        /*!< RTC Masked Interrupt Status register,                      Address offset: 0x54 */
+       uint32_t RESERVED3;   /*!< Reserved                                                   Address offset: 0x58 */
+  __IO uint32_t SCR;         /*!< RTC Status Clear register,                                 Address offset: 0x5C */
+  __IO uint32_t OR;          /*!< RTC option register,                                       Address offset: 0x60 */
+} RTC_TypeDef;
+
+/**
+  * @brief Tamper and backup registers
+  */
+typedef struct
+{
+  __IO uint32_t CR1;            /*!< TAMP configuration register 1,                             Address offset: 0x00 */
+  __IO uint32_t CR2;            /*!< TAMP configuration register 2,                             Address offset: 0x04 */
+       uint32_t RESERVED0;      /*!< Reserved                                                   Address offset: 0x08 */
+  __IO uint32_t FLTCR;          /*!< Reserved                                                   Address offset: 0x0C */
+       uint32_t RESERVED1[7];   /*!< Reserved                                                   Address offset: 0x10 -- 0x28 */
+  __IO uint32_t IER;            /*!< TAMP Interrupt enable register,                            Address offset: 0x2C */
+  __IO uint32_t SR;             /*!< TAMP Status register,                                      Address offset: 0x30 */
+  __IO uint32_t MISR;           /*!< TAMP Masked Interrupt Status register,                     Address offset: 0x34 */
+       uint32_t RESERVED2;      /*!< Reserved                                                   Address offset: 0x38 */
+  __IO uint32_t SCR;            /*!< TAMP Status clear register,                                Address offset: 0x3C */
+       uint32_t RESERVED3[48];  /*!< Reserved                                                   Address offset: 0x54 -- 0xFC */
+  __IO uint32_t BKP0R;          /*!< TAMP backup register 0,                                    Address offset: 0x100 */
+  __IO uint32_t BKP1R;          /*!< TAMP backup register 1,                                    Address offset: 0x104 */
+  __IO uint32_t BKP2R;          /*!< TAMP backup register 2,                                    Address offset: 0x108 */
+  __IO uint32_t BKP3R;          /*!< TAMP backup register 3,                                    Address offset: 0x10C */
+  __IO uint32_t BKP4R;          /*!< TAMP backup register 4,                                    Address offset: 0x110 */
+} TAMP_TypeDef;
+
+  /**
+  * @brief Serial Peripheral Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;      /*!< SPI Control register 1 (not used in I2S mode),       Address offset: 0x00 */
+  __IO uint32_t CR2;      /*!< SPI Control register 2,                              Address offset: 0x04 */
+  __IO uint32_t SR;       /*!< SPI Status register,                                 Address offset: 0x08 */
+  __IO uint32_t DR;       /*!< SPI data register,                                   Address offset: 0x0C */
+  __IO uint32_t CRCPR;    /*!< SPI CRC polynomial register (not used in I2S mode),  Address offset: 0x10 */
+  __IO uint32_t RXCRCR;   /*!< SPI Rx CRC register (not used in I2S mode),          Address offset: 0x14 */
+  __IO uint32_t TXCRCR;   /*!< SPI Tx CRC register (not used in I2S mode),          Address offset: 0x18 */
+  __IO uint32_t I2SCFGR;  /*!< SPI_I2S configuration register,                      Address offset: 0x1C */
+  __IO uint32_t I2SPR;    /*!< SPI_I2S prescaler register,                          Address offset: 0x20 */
+} SPI_TypeDef;
+
+/**
+  * @brief System configuration controller
+  */
+typedef struct
+{
+  __IO uint32_t CFGR1;          /*!< SYSCFG configuration register 1,                   Address offset: 0x00 */
+       uint32_t RESERVED0[5];   /*!< Reserved,                                                   0x04 --0x14 */
+  __IO uint32_t CFGR2;          /*!< SYSCFG configuration register 2,                   Address offset: 0x18 */
+       uint32_t RESERVED1[25];  /*!< Reserved                                                           0x1C */
+  __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register,             Address offset: 0x80 */
+} SYSCFG_TypeDef;
+
+/**
+  * @brief TIM
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< TIM control register 1,                   Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< TIM control register 2,                   Address offset: 0x04 */
+  __IO uint32_t SMCR;        /*!< TIM slave mode control register,          Address offset: 0x08 */
+  __IO uint32_t DIER;        /*!< TIM DMA/interrupt enable register,        Address offset: 0x0C */
+  __IO uint32_t SR;          /*!< TIM status register,                      Address offset: 0x10 */
+  __IO uint32_t EGR;         /*!< TIM event generation register,            Address offset: 0x14 */
+  __IO uint32_t CCMR1;       /*!< TIM capture/compare mode register 1,      Address offset: 0x18 */
+  __IO uint32_t CCMR2;       /*!< TIM capture/compare mode register 2,      Address offset: 0x1C */
+  __IO uint32_t CCER;        /*!< TIM capture/compare enable register,      Address offset: 0x20 */
+  __IO uint32_t CNT;         /*!< TIM counter register,                     Address offset: 0x24 */
+  __IO uint32_t PSC;         /*!< TIM prescaler register,                   Address offset: 0x28 */
+  __IO uint32_t ARR;         /*!< TIM auto-reload register,                 Address offset: 0x2C */
+  __IO uint32_t RCR;         /*!< TIM repetition counter register,          Address offset: 0x30 */
+  __IO uint32_t CCR1;        /*!< TIM capture/compare register 1,           Address offset: 0x34 */
+  __IO uint32_t CCR2;        /*!< TIM capture/compare register 2,           Address offset: 0x38 */
+  __IO uint32_t CCR3;        /*!< TIM capture/compare register 3,           Address offset: 0x3C */
+  __IO uint32_t CCR4;        /*!< TIM capture/compare register 4,           Address offset: 0x40 */
+  __IO uint32_t BDTR;        /*!< TIM break and dead-time register,         Address offset: 0x44 */
+  __IO uint32_t DCR;         /*!< TIM DMA control register,                 Address offset: 0x48 */
+  __IO uint32_t DMAR;        /*!< TIM DMA address for full transfer,        Address offset: 0x4C */
+  __IO uint32_t OR1;         /*!< TIM option register,                      Address offset: 0x50 */
+  __IO uint32_t CCMR3;       /*!< TIM capture/compare mode register 3,      Address offset: 0x54 */
+  __IO uint32_t CCR5;        /*!< TIM capture/compare register5,            Address offset: 0x58 */
+  __IO uint32_t CCR6;        /*!< TIM capture/compare register6,            Address offset: 0x5C */
+  __IO uint32_t AF1;         /*!< TIM alternate function register 1,        Address offset: 0x60 */
+  __IO uint32_t AF2;         /*!< TIM alternate function register 2,        Address offset: 0x64 */
+  __IO uint32_t TISEL;       /*!< TIM Input Selection register,             Address offset: 0x68 */
+} TIM_TypeDef;
+
+/**
+  * @brief Universal Synchronous Asynchronous Receiver Transmitter
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< USART Control register 1,                 Address offset: 0x00  */
+  __IO uint32_t CR2;         /*!< USART Control register 2,                 Address offset: 0x04  */
+  __IO uint32_t CR3;         /*!< USART Control register 3,                 Address offset: 0x08  */
+  __IO uint32_t BRR;         /*!< USART Baud rate register,                 Address offset: 0x0C  */
+  __IO uint32_t GTPR;        /*!< USART Guard time and prescaler register,  Address offset: 0x10  */
+  __IO uint32_t RTOR;        /*!< USART Receiver Time Out register,         Address offset: 0x14  */
+  __IO uint32_t RQR;         /*!< USART Request register,                   Address offset: 0x18  */
+  __IO uint32_t ISR;         /*!< USART Interrupt and status register,      Address offset: 0x1C  */
+  __IO uint32_t ICR;         /*!< USART Interrupt flag Clear register,      Address offset: 0x20  */
+  __IO uint32_t RDR;         /*!< USART Receive Data register,              Address offset: 0x24  */
+  __IO uint32_t TDR;         /*!< USART Transmit Data register,             Address offset: 0x28  */
+  __IO uint32_t PRESC;       /*!< USART Prescaler register,                 Address offset: 0x2C  */
+} USART_TypeDef;
+
+/**
+  * @brief VREFBUF
+  */
+typedef struct
+{
+  __IO uint32_t CSR;         /*!< VREFBUF control and status register,         Address offset: 0x00 */
+  __IO uint32_t CCR;         /*!< VREFBUF calibration and control register,    Address offset: 0x04 */
+} VREFBUF_TypeDef;
+
+/**
+  * @brief Window WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< WWDG Control register,       Address offset: 0x00 */
+  __IO uint32_t CFR;         /*!< WWDG Configuration register, Address offset: 0x04 */
+  __IO uint32_t SR;          /*!< WWDG Status register,        Address offset: 0x08 */
+} WWDG_TypeDef;
+
+/**
+  * @brief AES hardware accelerator
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< AES control register,                        Address offset: 0x00 */
+  __IO uint32_t SR;          /*!< AES status register,                         Address offset: 0x04 */
+  __IO uint32_t DINR;        /*!< AES data input register,                     Address offset: 0x08 */
+  __IO uint32_t DOUTR;       /*!< AES data output register,                    Address offset: 0x0C */
+  __IO uint32_t KEYR0;       /*!< AES key register 0,                          Address offset: 0x10 */
+  __IO uint32_t KEYR1;       /*!< AES key register 1,                          Address offset: 0x14 */
+  __IO uint32_t KEYR2;       /*!< AES key register 2,                          Address offset: 0x18 */
+  __IO uint32_t KEYR3;       /*!< AES key register 3,                          Address offset: 0x1C */
+  __IO uint32_t IVR0;        /*!< AES initialization vector register 0,        Address offset: 0x20 */
+  __IO uint32_t IVR1;        /*!< AES initialization vector register 1,        Address offset: 0x24 */
+  __IO uint32_t IVR2;        /*!< AES initialization vector register 2,        Address offset: 0x28 */
+  __IO uint32_t IVR3;        /*!< AES initialization vector register 3,        Address offset: 0x2C */
+  __IO uint32_t KEYR4;       /*!< AES key register 4,                          Address offset: 0x30 */
+  __IO uint32_t KEYR5;       /*!< AES key register 5,                          Address offset: 0x34 */
+  __IO uint32_t KEYR6;       /*!< AES key register 6,                          Address offset: 0x38 */
+  __IO uint32_t KEYR7;       /*!< AES key register 7,                          Address offset: 0x3C */
+  __IO uint32_t SUSP0R;      /*!< AES Suspend register 0,                      Address offset: 0x40 */
+  __IO uint32_t SUSP1R;      /*!< AES Suspend register 1,                      Address offset: 0x44 */
+  __IO uint32_t SUSP2R;      /*!< AES Suspend register 2,                      Address offset: 0x48 */
+  __IO uint32_t SUSP3R;      /*!< AES Suspend register 3,                      Address offset: 0x4C */
+  __IO uint32_t SUSP4R;      /*!< AES Suspend register 4,                      Address offset: 0x50 */
+  __IO uint32_t SUSP5R;      /*!< AES Suspend register 5,                      Address offset: 0x54 */
+  __IO uint32_t SUSP6R;      /*!< AES Suspend register 6,                      Address offset: 0x58 */
+  __IO uint32_t SUSP7R;      /*!< AES Suspend register 7,                      Address offset: 0x5C */
+} AES_TypeDef;
+
+/**
+  * @brief RNG
+  */
+typedef struct
+{
+  __IO uint32_t CR;  /*!< RNG control register, Address offset: 0x00 */
+  __IO uint32_t SR;  /*!< RNG status register,  Address offset: 0x04 */
+  __IO uint32_t DR;  /*!< RNG data register,    Address offset: 0x08 */
+} RNG_TypeDef;
+
+
+
+/** @addtogroup Peripheral_memory_map
+  * @{
+  */
+#define FLASH_BASE            (0x08000000UL)  /*!< FLASH base address */
+#define SRAM_BASE             (0x20000000UL)  /*!< SRAM base address */
+#define PERIPH_BASE           (0x40000000UL)  /*!< Peripheral base address */
+#define IOPORT_BASE           (0x50000000UL)  /*!< IOPORT base address */
+#define SRAM_SIZE_MAX         (0x00002000UL)  /*!< maximum SRAM size (up to 8 KBytes) */
+
+#define FLASH_SIZE            (((*((uint32_t *)FLASHSIZE_BASE)) & (0x007FU)) << 10U)
+
+/*!< Peripheral memory map */
+#define APBPERIPH_BASE        (PERIPH_BASE)
+#define AHBPERIPH_BASE        (PERIPH_BASE + 0x00020000UL)
+
+/*!< APB peripherals */
+
+#define TIM2_BASE             (APBPERIPH_BASE + 0UL)
+#define TIM3_BASE             (APBPERIPH_BASE + 0x00000400UL)
+#define TIM14_BASE            (APBPERIPH_BASE + 0x00002000UL)
+#define RTC_BASE              (APBPERIPH_BASE + 0x00002800UL)
+#define WWDG_BASE             (APBPERIPH_BASE + 0x00002C00UL)
+#define IWDG_BASE             (APBPERIPH_BASE + 0x00003000UL)
+#define SPI2_BASE             (APBPERIPH_BASE + 0x00003800UL)
+#define USART2_BASE           (APBPERIPH_BASE + 0x00004400UL)
+#define I2C1_BASE             (APBPERIPH_BASE + 0x00005400UL)
+#define I2C2_BASE             (APBPERIPH_BASE + 0x00005800UL)
+#define PWR_BASE              (APBPERIPH_BASE + 0x00007000UL)
+#define LPTIM1_BASE           (APBPERIPH_BASE + 0x00007C00UL)
+#define LPUART1_BASE          (APBPERIPH_BASE + 0x00008000UL)
+#define LPTIM2_BASE           (APBPERIPH_BASE + 0x00009400UL)
+#define TAMP_BASE             (APBPERIPH_BASE + 0x0000B000UL)
+#define SYSCFG_BASE           (APBPERIPH_BASE + 0x00010000UL)
+#define VREFBUF_BASE          (APBPERIPH_BASE + 0x00010030UL)
+#define ADC1_BASE             (APBPERIPH_BASE + 0x00012400UL)
+#define ADC1_COMMON_BASE      (APBPERIPH_BASE + 0x00012708UL)
+#define ADC_BASE              (ADC1_COMMON_BASE) /* Kept for legacy purpose */
+#define TIM1_BASE             (APBPERIPH_BASE + 0x00012C00UL)
+#define SPI1_BASE             (APBPERIPH_BASE + 0x00013000UL)
+#define USART1_BASE           (APBPERIPH_BASE + 0x00013800UL)
+#define TIM16_BASE            (APBPERIPH_BASE + 0x00014400UL)
+#define TIM17_BASE            (APBPERIPH_BASE + 0x00014800UL)
+#define DBG_BASE              (APBPERIPH_BASE + 0x00015800UL)
+
+
+/*!< AHB peripherals */
+#define DMA1_BASE             (AHBPERIPH_BASE)
+#define DMAMUX1_BASE          (AHBPERIPH_BASE + 0x00000800UL)
+#define RCC_BASE              (AHBPERIPH_BASE + 0x00001000UL)
+#define EXTI_BASE             (AHBPERIPH_BASE + 0x00001800UL)
+#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x00002000UL)
+#define CRC_BASE              (AHBPERIPH_BASE + 0x00003000UL)
+
+#define RNG_BASE              (AHBPERIPH_BASE + 0x00005000UL)
+#define AES_BASE              (AHBPERIPH_BASE + 0x00006000UL)
+
+#define DMA1_Channel1_BASE    (DMA1_BASE + 0x00000008UL)
+#define DMA1_Channel2_BASE    (DMA1_BASE + 0x0000001CUL)
+#define DMA1_Channel3_BASE    (DMA1_BASE + 0x00000030UL)
+#define DMA1_Channel4_BASE    (DMA1_BASE + 0x00000044UL)
+#define DMA1_Channel5_BASE    (DMA1_BASE + 0x00000058UL)
+
+#define DMAMUX1_Channel0_BASE    (DMAMUX1_BASE)
+#define DMAMUX1_Channel1_BASE    (DMAMUX1_BASE + 0x00000004UL)
+#define DMAMUX1_Channel2_BASE    (DMAMUX1_BASE + 0x00000008UL)
+#define DMAMUX1_Channel3_BASE    (DMAMUX1_BASE + 0x0000000CUL)
+#define DMAMUX1_Channel4_BASE    (DMAMUX1_BASE + 0x00000010UL)
+
+#define DMAMUX1_RequestGenerator0_BASE  (DMAMUX1_BASE + 0x00000100UL)
+#define DMAMUX1_RequestGenerator1_BASE  (DMAMUX1_BASE + 0x00000104UL)
+#define DMAMUX1_RequestGenerator2_BASE  (DMAMUX1_BASE + 0x00000108UL)
+#define DMAMUX1_RequestGenerator3_BASE  (DMAMUX1_BASE + 0x0000010CUL)
+
+#define DMAMUX1_ChannelStatus_BASE      (DMAMUX1_BASE + 0x00000080UL)
+#define DMAMUX1_RequestGenStatus_BASE   (DMAMUX1_BASE + 0x00000140UL)
+
+/*!< IOPORT */
+#define GPIOA_BASE            (IOPORT_BASE + 0x00000000UL)
+#define GPIOB_BASE            (IOPORT_BASE + 0x00000400UL)
+#define GPIOC_BASE            (IOPORT_BASE + 0x00000800UL)
+#define GPIOD_BASE            (IOPORT_BASE + 0x00000C00UL)
+#define GPIOF_BASE            (IOPORT_BASE + 0x00001400UL)
+
+/*!< Device Electronic Signature */
+#define PACKAGE_BASE          (0x1FFF7500UL)        /*!< Package data register base address     */
+#define UID_BASE              (0x1FFF7590UL)        /*!< Unique device ID register base address */
+#define FLASHSIZE_BASE        (0x1FFF75E0UL)        /*!< Flash size data register base address  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_declaration
+  * @{
+  */
+#define TIM2                ((TIM_TypeDef *) TIM2_BASE)
+#define TIM3                ((TIM_TypeDef *) TIM3_BASE)
+#define TIM14               ((TIM_TypeDef *) TIM14_BASE)
+#define RTC                 ((RTC_TypeDef *) RTC_BASE)
+#define TAMP                ((TAMP_TypeDef *) TAMP_BASE)
+#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)
+#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)
+#define SPI2                ((SPI_TypeDef *) SPI2_BASE)
+#define USART2              ((USART_TypeDef *) USART2_BASE)
+#define I2C1                ((I2C_TypeDef *) I2C1_BASE)
+#define I2C2                ((I2C_TypeDef *) I2C2_BASE)
+#define LPTIM1              ((LPTIM_TypeDef *) LPTIM1_BASE)
+#define PWR                 ((PWR_TypeDef *) PWR_BASE)
+#define RCC                 ((RCC_TypeDef *) RCC_BASE)
+#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)
+#define LPUART1             ((USART_TypeDef *) LPUART1_BASE)
+#define LPTIM2              ((LPTIM_TypeDef *) LPTIM2_BASE)
+#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)
+#define VREFBUF             ((VREFBUF_TypeDef *) VREFBUF_BASE)
+#define TIM1                ((TIM_TypeDef *) TIM1_BASE)
+#define SPI1                ((SPI_TypeDef *) SPI1_BASE)
+#define USART1              ((USART_TypeDef *) USART1_BASE)
+#define TIM16               ((TIM_TypeDef *) TIM16_BASE)
+#define TIM17               ((TIM_TypeDef *) TIM17_BASE)
+#define DMA1                ((DMA_TypeDef *) DMA1_BASE)
+#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)
+#define CRC                 ((CRC_TypeDef *) CRC_BASE)
+#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)
+#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)
+#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)
+#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)
+#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)
+#define ADC1                ((ADC_TypeDef *) ADC1_BASE)
+#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC1_COMMON_BASE)
+#define ADC                 (ADC1_COMMON) /* Kept for legacy purpose */
+
+#define AES                 ((AES_TypeDef *) AES_BASE)
+#define AES1                ((AES_TypeDef *) AES_BASE)
+#define RNG                 ((RNG_TypeDef *) RNG_BASE)
+
+
+#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
+#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
+#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
+#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
+#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
+#define DMAMUX1                ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE)
+#define DMAMUX1_Channel0       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE)
+#define DMAMUX1_Channel1       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE)
+#define DMAMUX1_Channel2       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE)
+#define DMAMUX1_Channel3       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE)
+#define DMAMUX1_Channel4       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE)
+
+#define DMAMUX1_RequestGenerator0  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE)
+#define DMAMUX1_RequestGenerator1  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE)
+#define DMAMUX1_RequestGenerator2  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE)
+#define DMAMUX1_RequestGenerator3  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE)
+
+#define DMAMUX1_ChannelStatus      ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE)
+#define DMAMUX1_RequestGenStatus   ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE)
+
+#define DBG              ((DBG_TypeDef *) DBG_BASE)
+
+/**
+  * @}
+  */
+
+/** @addtogroup Exported_constants
+  * @{
+  */
+
+  /** @addtogroup Hardware_Constant_Definition
+    * @{
+    */
+#define LSI_STARTUP_TIME 130U /*!< LSI Maximum startup time in us */
+
+  /**
+    * @}
+    */
+
+  /** @addtogroup Peripheral_Registers_Bits_Definition
+  * @{
+  */
+
+/******************************************************************************/
+/*                         Peripheral Registers Bits Definition               */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Analog to Digital Converter (ADC)                     */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for ADC_ISR register  *******************/
+#define ADC_ISR_ADRDY_Pos              (0U)
+#define ADC_ISR_ADRDY_Msk              (0x1UL << ADC_ISR_ADRDY_Pos)            /*!< 0x00000001 */
+#define ADC_ISR_ADRDY                  ADC_ISR_ADRDY_Msk                       /*!< ADC ready flag */
+#define ADC_ISR_EOSMP_Pos              (1U)
+#define ADC_ISR_EOSMP_Msk              (0x1UL << ADC_ISR_EOSMP_Pos)            /*!< 0x00000002 */
+#define ADC_ISR_EOSMP                  ADC_ISR_EOSMP_Msk                       /*!< ADC group regular end of sampling flag */
+#define ADC_ISR_EOC_Pos                (2U)
+#define ADC_ISR_EOC_Msk                (0x1UL << ADC_ISR_EOC_Pos)              /*!< 0x00000004 */
+#define ADC_ISR_EOC                    ADC_ISR_EOC_Msk                         /*!< ADC group regular end of unitary conversion flag */
+#define ADC_ISR_EOS_Pos                (3U)
+#define ADC_ISR_EOS_Msk                (0x1UL << ADC_ISR_EOS_Pos)              /*!< 0x00000008 */
+#define ADC_ISR_EOS                    ADC_ISR_EOS_Msk                         /*!< ADC group regular end of sequence conversions flag */
+#define ADC_ISR_OVR_Pos                (4U)
+#define ADC_ISR_OVR_Msk                (0x1UL << ADC_ISR_OVR_Pos)              /*!< 0x00000010 */
+#define ADC_ISR_OVR                    ADC_ISR_OVR_Msk                         /*!< ADC group regular overrun flag */
+#define ADC_ISR_AWD1_Pos               (7U)
+#define ADC_ISR_AWD1_Msk               (0x1UL << ADC_ISR_AWD1_Pos)             /*!< 0x00000080 */
+#define ADC_ISR_AWD1                   ADC_ISR_AWD1_Msk                        /*!< ADC analog watchdog 1 flag */
+#define ADC_ISR_AWD2_Pos               (8U)
+#define ADC_ISR_AWD2_Msk               (0x1UL << ADC_ISR_AWD2_Pos)             /*!< 0x00000100 */
+#define ADC_ISR_AWD2                   ADC_ISR_AWD2_Msk                        /*!< ADC analog watchdog 2 flag */
+#define ADC_ISR_AWD3_Pos               (9U)
+#define ADC_ISR_AWD3_Msk               (0x1UL << ADC_ISR_AWD3_Pos)             /*!< 0x00000200 */
+#define ADC_ISR_AWD3                   ADC_ISR_AWD3_Msk                        /*!< ADC analog watchdog 3 flag */
+#define ADC_ISR_EOCAL_Pos              (11U)
+#define ADC_ISR_EOCAL_Msk              (0x1UL << ADC_ISR_EOCAL_Pos)            /*!< 0x00000800 */
+#define ADC_ISR_EOCAL                  ADC_ISR_EOCAL_Msk                       /*!< ADC end of calibration flag */
+#define ADC_ISR_CCRDY_Pos              (13U)
+#define ADC_ISR_CCRDY_Msk              (0x1UL << ADC_ISR_CCRDY_Pos)            /*!< 0x00002000 */
+#define ADC_ISR_CCRDY                  ADC_ISR_CCRDY_Msk                       /*!< ADC channel configuration ready flag */
+
+/* Legacy defines */
+#define ADC_ISR_EOSEQ           (ADC_ISR_EOS)
+
+/********************  Bit definition for ADC_IER register  *******************/
+#define ADC_IER_ADRDYIE_Pos            (0U)
+#define ADC_IER_ADRDYIE_Msk            (0x1UL << ADC_IER_ADRDYIE_Pos)          /*!< 0x00000001 */
+#define ADC_IER_ADRDYIE                ADC_IER_ADRDYIE_Msk                     /*!< ADC ready interrupt */
+#define ADC_IER_EOSMPIE_Pos            (1U)
+#define ADC_IER_EOSMPIE_Msk            (0x1UL << ADC_IER_EOSMPIE_Pos)          /*!< 0x00000002 */
+#define ADC_IER_EOSMPIE                ADC_IER_EOSMPIE_Msk                     /*!< ADC group regular end of sampling interrupt */
+#define ADC_IER_EOCIE_Pos              (2U)
+#define ADC_IER_EOCIE_Msk              (0x1UL << ADC_IER_EOCIE_Pos)            /*!< 0x00000004 */
+#define ADC_IER_EOCIE                  ADC_IER_EOCIE_Msk                       /*!< ADC group regular end of unitary conversion interrupt */
+#define ADC_IER_EOSIE_Pos              (3U)
+#define ADC_IER_EOSIE_Msk              (0x1UL << ADC_IER_EOSIE_Pos)            /*!< 0x00000008 */
+#define ADC_IER_EOSIE                  ADC_IER_EOSIE_Msk                       /*!< ADC group regular end of sequence conversions interrupt */
+#define ADC_IER_OVRIE_Pos              (4U)
+#define ADC_IER_OVRIE_Msk              (0x1UL << ADC_IER_OVRIE_Pos)            /*!< 0x00000010 */
+#define ADC_IER_OVRIE                  ADC_IER_OVRIE_Msk                       /*!< ADC group regular overrun interrupt */
+#define ADC_IER_AWD1IE_Pos             (7U)
+#define ADC_IER_AWD1IE_Msk             (0x1UL << ADC_IER_AWD1IE_Pos)           /*!< 0x00000080 */
+#define ADC_IER_AWD1IE                 ADC_IER_AWD1IE_Msk                      /*!< ADC analog watchdog 1 interrupt */
+#define ADC_IER_AWD2IE_Pos             (8U)
+#define ADC_IER_AWD2IE_Msk             (0x1UL << ADC_IER_AWD2IE_Pos)           /*!< 0x00000100 */
+#define ADC_IER_AWD2IE                 ADC_IER_AWD2IE_Msk                      /*!< ADC analog watchdog 2 interrupt */
+#define ADC_IER_AWD3IE_Pos             (9U)
+#define ADC_IER_AWD3IE_Msk             (0x1UL << ADC_IER_AWD3IE_Pos)           /*!< 0x00000200 */
+#define ADC_IER_AWD3IE                 ADC_IER_AWD3IE_Msk                      /*!< ADC analog watchdog 3 interrupt */
+#define ADC_IER_EOCALIE_Pos            (11U)
+#define ADC_IER_EOCALIE_Msk            (0x1UL << ADC_IER_EOCALIE_Pos)          /*!< 0x00000800 */
+#define ADC_IER_EOCALIE                ADC_IER_EOCALIE_Msk                     /*!< ADC end of calibration interrupt */
+#define ADC_IER_CCRDYIE_Pos            (13U)
+#define ADC_IER_CCRDYIE_Msk            (0x1UL << ADC_IER_CCRDYIE_Pos)          /*!< 0x00002000 */
+#define ADC_IER_CCRDYIE                ADC_IER_CCRDYIE_Msk                     /*!< ADC channel configuration ready interrupt */
+
+/* Legacy defines */
+#define ADC_IER_EOSEQIE           (ADC_IER_EOSIE)
+
+/********************  Bit definition for ADC_CR register  ********************/
+#define ADC_CR_ADEN_Pos                (0U)
+#define ADC_CR_ADEN_Msk                (0x1UL << ADC_CR_ADEN_Pos)              /*!< 0x00000001 */
+#define ADC_CR_ADEN                    ADC_CR_ADEN_Msk                         /*!< ADC enable */
+#define ADC_CR_ADDIS_Pos               (1U)
+#define ADC_CR_ADDIS_Msk               (0x1UL << ADC_CR_ADDIS_Pos)             /*!< 0x00000002 */
+#define ADC_CR_ADDIS                   ADC_CR_ADDIS_Msk                        /*!< ADC disable */
+#define ADC_CR_ADSTART_Pos             (2U)
+#define ADC_CR_ADSTART_Msk             (0x1UL << ADC_CR_ADSTART_Pos)           /*!< 0x00000004 */
+#define ADC_CR_ADSTART                 ADC_CR_ADSTART_Msk                      /*!< ADC group regular conversion start */
+#define ADC_CR_ADSTP_Pos               (4U)
+#define ADC_CR_ADSTP_Msk               (0x1UL << ADC_CR_ADSTP_Pos)             /*!< 0x00000010 */
+#define ADC_CR_ADSTP                   ADC_CR_ADSTP_Msk                        /*!< ADC group regular conversion stop */
+#define ADC_CR_ADVREGEN_Pos            (28U)
+#define ADC_CR_ADVREGEN_Msk            (0x1UL << ADC_CR_ADVREGEN_Pos)          /*!< 0x10000000 */
+#define ADC_CR_ADVREGEN                ADC_CR_ADVREGEN_Msk                     /*!< ADC voltage regulator enable */
+#define ADC_CR_ADCAL_Pos               (31U)
+#define ADC_CR_ADCAL_Msk               (0x1UL << ADC_CR_ADCAL_Pos)             /*!< 0x80000000 */
+#define ADC_CR_ADCAL                   ADC_CR_ADCAL_Msk                        /*!< ADC calibration */
+
+/********************  Bit definition for ADC_CFGR1 register  *****************/
+#define ADC_CFGR1_DMAEN_Pos            (0U)
+#define ADC_CFGR1_DMAEN_Msk            (0x1UL << ADC_CFGR1_DMAEN_Pos)          /*!< 0x00000001 */
+#define ADC_CFGR1_DMAEN                ADC_CFGR1_DMAEN_Msk                     /*!< ADC DMA transfer enable */
+#define ADC_CFGR1_DMACFG_Pos           (1U)
+#define ADC_CFGR1_DMACFG_Msk           (0x1UL << ADC_CFGR1_DMACFG_Pos)         /*!< 0x00000002 */
+#define ADC_CFGR1_DMACFG               ADC_CFGR1_DMACFG_Msk                    /*!< ADC DMA transfer configuration */
+
+#define ADC_CFGR1_SCANDIR_Pos          (2U)
+#define ADC_CFGR1_SCANDIR_Msk          (0x1UL << ADC_CFGR1_SCANDIR_Pos)        /*!< 0x00000004 */
+#define ADC_CFGR1_SCANDIR              ADC_CFGR1_SCANDIR_Msk                   /*!< ADC group regular sequencer scan direction */
+
+#define ADC_CFGR1_RES_Pos              (3U)
+#define ADC_CFGR1_RES_Msk              (0x3UL << ADC_CFGR1_RES_Pos)            /*!< 0x00000018 */
+#define ADC_CFGR1_RES                  ADC_CFGR1_RES_Msk                       /*!< ADC data resolution */
+#define ADC_CFGR1_RES_0                (0x1U << ADC_CFGR1_RES_Pos)             /*!< 0x00000008 */
+#define ADC_CFGR1_RES_1                (0x2U << ADC_CFGR1_RES_Pos)             /*!< 0x00000010 */
+
+#define ADC_CFGR1_ALIGN_Pos            (5U)
+#define ADC_CFGR1_ALIGN_Msk            (0x1UL << ADC_CFGR1_ALIGN_Pos)          /*!< 0x00000020 */
+#define ADC_CFGR1_ALIGN                ADC_CFGR1_ALIGN_Msk                     /*!< ADC data alignment */
+
+#define ADC_CFGR1_EXTSEL_Pos           (6U)
+#define ADC_CFGR1_EXTSEL_Msk           (0x7UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x000001C0 */
+#define ADC_CFGR1_EXTSEL               ADC_CFGR1_EXTSEL_Msk                    /*!< ADC group regular external trigger source */
+#define ADC_CFGR1_EXTSEL_0             (0x1UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000040 */
+#define ADC_CFGR1_EXTSEL_1             (0x2UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000080 */
+#define ADC_CFGR1_EXTSEL_2             (0x4UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000100 */
+
+#define ADC_CFGR1_EXTEN_Pos            (10U)
+#define ADC_CFGR1_EXTEN_Msk            (0x3UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000C00 */
+#define ADC_CFGR1_EXTEN                ADC_CFGR1_EXTEN_Msk                     /*!< ADC group regular external trigger polarity */
+#define ADC_CFGR1_EXTEN_0              (0x1UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000400 */
+#define ADC_CFGR1_EXTEN_1              (0x2UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000800 */
+
+#define ADC_CFGR1_OVRMOD_Pos           (12U)
+#define ADC_CFGR1_OVRMOD_Msk           (0x1UL << ADC_CFGR1_OVRMOD_Pos)         /*!< 0x00001000 */
+#define ADC_CFGR1_OVRMOD               ADC_CFGR1_OVRMOD_Msk                    /*!< ADC group regular overrun configuration */
+#define ADC_CFGR1_CONT_Pos             (13U)
+#define ADC_CFGR1_CONT_Msk             (0x1UL << ADC_CFGR1_CONT_Pos)           /*!< 0x00002000 */
+#define ADC_CFGR1_CONT                 ADC_CFGR1_CONT_Msk                      /*!< ADC group regular continuous conversion mode */
+#define ADC_CFGR1_WAIT_Pos             (14U)
+#define ADC_CFGR1_WAIT_Msk             (0x1UL << ADC_CFGR1_WAIT_Pos)           /*!< 0x00004000 */
+#define ADC_CFGR1_WAIT                 ADC_CFGR1_WAIT_Msk                      /*!< ADC low power auto wait */
+#define ADC_CFGR1_AUTOFF_Pos           (15U)
+#define ADC_CFGR1_AUTOFF_Msk           (0x1UL << ADC_CFGR1_AUTOFF_Pos)         /*!< 0x00008000 */
+#define ADC_CFGR1_AUTOFF               ADC_CFGR1_AUTOFF_Msk                    /*!< ADC low power auto power off */
+#define ADC_CFGR1_DISCEN_Pos           (16U)
+#define ADC_CFGR1_DISCEN_Msk           (0x1UL << ADC_CFGR1_DISCEN_Pos)         /*!< 0x00010000 */
+#define ADC_CFGR1_DISCEN               ADC_CFGR1_DISCEN_Msk                    /*!< ADC group regular sequencer discontinuous mode */
+#define ADC_CFGR1_CHSELRMOD_Pos        (21U)
+#define ADC_CFGR1_CHSELRMOD_Msk        (0x1UL << ADC_CFGR1_CHSELRMOD_Pos)      /*!< 0x00200000 */
+#define ADC_CFGR1_CHSELRMOD            ADC_CFGR1_CHSELRMOD_Msk                 /*!< ADC group regular sequencer mode */
+
+#define ADC_CFGR1_AWD1SGL_Pos          (22U)
+#define ADC_CFGR1_AWD1SGL_Msk          (0x1UL << ADC_CFGR1_AWD1SGL_Pos)        /*!< 0x00400000 */
+#define ADC_CFGR1_AWD1SGL              ADC_CFGR1_AWD1SGL_Msk                   /*!< ADC analog watchdog 1 monitoring a single channel or all channels */
+#define ADC_CFGR1_AWD1EN_Pos           (23U)
+#define ADC_CFGR1_AWD1EN_Msk           (0x1UL << ADC_CFGR1_AWD1EN_Pos)         /*!< 0x00800000 */
+#define ADC_CFGR1_AWD1EN               ADC_CFGR1_AWD1EN_Msk                    /*!< ADC analog watchdog 1 enable on scope ADC group regular */
+
+#define ADC_CFGR1_AWD1CH_Pos           (26U)
+#define ADC_CFGR1_AWD1CH_Msk           (0x1FUL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x7C000000 */
+#define ADC_CFGR1_AWD1CH               ADC_CFGR1_AWD1CH_Msk                    /*!< ADC analog watchdog 1 monitored channel selection */
+#define ADC_CFGR1_AWD1CH_0             (0x01UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x04000000 */
+#define ADC_CFGR1_AWD1CH_1             (0x02UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x08000000 */
+#define ADC_CFGR1_AWD1CH_2             (0x04UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x10000000 */
+#define ADC_CFGR1_AWD1CH_3             (0x08UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x20000000 */
+#define ADC_CFGR1_AWD1CH_4             (0x10UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x40000000 */
+
+/* Legacy defines */
+#define ADC_CFGR1_AUTDLY          (ADC_CFGR1_WAIT)
+
+/********************  Bit definition for ADC_CFGR2 register  *****************/
+#define ADC_CFGR2_OVSE_Pos             (0U)
+#define ADC_CFGR2_OVSE_Msk             (0x1UL << ADC_CFGR2_OVSE_Pos)           /*!< 0x00000001 */
+#define ADC_CFGR2_OVSE                 ADC_CFGR2_OVSE_Msk                      /*!< ADC oversampler enable on scope ADC group regular */
+
+#define ADC_CFGR2_OVSR_Pos             (2U)
+#define ADC_CFGR2_OVSR_Msk             (0x7UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x0000001C */
+#define ADC_CFGR2_OVSR                 ADC_CFGR2_OVSR_Msk                      /*!< ADC oversampling ratio */
+#define ADC_CFGR2_OVSR_0               (0x1UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000004 */
+#define ADC_CFGR2_OVSR_1               (0x2UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000008 */
+#define ADC_CFGR2_OVSR_2               (0x4UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000010 */
+
+#define ADC_CFGR2_OVSS_Pos             (5U)
+#define ADC_CFGR2_OVSS_Msk             (0xFUL << ADC_CFGR2_OVSS_Pos)           /*!< 0x000001E0 */
+#define ADC_CFGR2_OVSS                 ADC_CFGR2_OVSS_Msk                      /*!< ADC oversampling shift */
+#define ADC_CFGR2_OVSS_0               (0x1UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000020 */
+#define ADC_CFGR2_OVSS_1               (0x2UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000040 */
+#define ADC_CFGR2_OVSS_2               (0x4UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000080 */
+#define ADC_CFGR2_OVSS_3               (0x8UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000100 */
+
+#define ADC_CFGR2_TOVS_Pos             (9U)
+#define ADC_CFGR2_TOVS_Msk             (0x1UL << ADC_CFGR2_TOVS_Pos)           /*!< 0x00000200 */
+#define ADC_CFGR2_TOVS                 ADC_CFGR2_TOVS_Msk                      /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */
+
+#define ADC_CFGR2_LFTRIG_Pos           (29U)
+#define ADC_CFGR2_LFTRIG_Msk           (0x1UL << ADC_CFGR2_LFTRIG_Pos)         /*!< 0x20000000 */
+#define ADC_CFGR2_LFTRIG               ADC_CFGR2_LFTRIG_Msk                    /*!< ADC low frequency trigger mode */
+
+#define ADC_CFGR2_CKMODE_Pos           (30U)
+#define ADC_CFGR2_CKMODE_Msk           (0x3UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0xC0000000 */
+#define ADC_CFGR2_CKMODE               ADC_CFGR2_CKMODE_Msk                    /*!< ADC clock source and prescaler (prescaler only for clock source synchronous) */
+#define ADC_CFGR2_CKMODE_1             (0x2UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x80000000 */
+#define ADC_CFGR2_CKMODE_0             (0x1UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x40000000 */
+
+/********************  Bit definition for ADC_SMPR register  ******************/
+#define ADC_SMPR_SMP1_Pos              (0U)
+#define ADC_SMPR_SMP1_Msk              (0x7UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000007 */
+#define ADC_SMPR_SMP1                  ADC_SMPR_SMP1_Msk                       /*!< ADC group of channels sampling time 1 */
+#define ADC_SMPR_SMP1_0                (0x1UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000001 */
+#define ADC_SMPR_SMP1_1                (0x2UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000002 */
+#define ADC_SMPR_SMP1_2                (0x4UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000004 */
+
+#define ADC_SMPR_SMP2_Pos              (4U)
+#define ADC_SMPR_SMP2_Msk              (0x7UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000070 */
+#define ADC_SMPR_SMP2                  ADC_SMPR_SMP2_Msk                       /*!< ADC group of channels sampling time 2 */
+#define ADC_SMPR_SMP2_0                (0x1UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000010 */
+#define ADC_SMPR_SMP2_1                (0x2UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000020 */
+#define ADC_SMPR_SMP2_2                (0x4UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000040 */
+
+#define ADC_SMPR_SMPSEL_Pos            (8U)
+#define ADC_SMPR_SMPSEL_Msk            (0x7FFFFUL << ADC_SMPR_SMPSEL_Pos)      /*!< 0x07FFFF00 */
+#define ADC_SMPR_SMPSEL                ADC_SMPR_SMPSEL_Msk                     /*!< ADC all channels sampling time selection */
+#define ADC_SMPR_SMPSEL0_Pos           (8U)
+#define ADC_SMPR_SMPSEL0_Msk           (0x1UL << ADC_SMPR_SMPSEL0_Pos)         /*!< 0x00000100 */
+#define ADC_SMPR_SMPSEL0               ADC_SMPR_SMPSEL0_Msk                    /*!< ADC channel 0 sampling time selection */
+#define ADC_SMPR_SMPSEL1_Pos           (9U)
+#define ADC_SMPR_SMPSEL1_Msk           (0x1UL << ADC_SMPR_SMPSEL1_Pos)         /*!< 0x00000200 */
+#define ADC_SMPR_SMPSEL1               ADC_SMPR_SMPSEL1_Msk                    /*!< ADC channel 1 sampling time selection */
+#define ADC_SMPR_SMPSEL2_Pos           (10U)
+#define ADC_SMPR_SMPSEL2_Msk           (0x1UL << ADC_SMPR_SMPSEL2_Pos)         /*!< 0x00000400 */
+#define ADC_SMPR_SMPSEL2               ADC_SMPR_SMPSEL2_Msk                    /*!< ADC channel 2 sampling time selection */
+#define ADC_SMPR_SMPSEL3_Pos           (11U)
+#define ADC_SMPR_SMPSEL3_Msk           (0x1UL << ADC_SMPR_SMPSEL3_Pos)         /*!< 0x00000800 */
+#define ADC_SMPR_SMPSEL3               ADC_SMPR_SMPSEL3_Msk                    /*!< ADC channel 3 sampling time selection */
+#define ADC_SMPR_SMPSEL4_Pos           (12U)
+#define ADC_SMPR_SMPSEL4_Msk           (0x1UL << ADC_SMPR_SMPSEL4_Pos)         /*!< 0x00001000 */
+#define ADC_SMPR_SMPSEL4               ADC_SMPR_SMPSEL4_Msk                    /*!< ADC channel 4 sampling time selection */
+#define ADC_SMPR_SMPSEL5_Pos           (13U)
+#define ADC_SMPR_SMPSEL5_Msk           (0x1UL << ADC_SMPR_SMPSEL5_Pos)         /*!< 0x00002000 */
+#define ADC_SMPR_SMPSEL5               ADC_SMPR_SMPSEL5_Msk                    /*!< ADC channel 5 sampling time selection */
+#define ADC_SMPR_SMPSEL6_Pos           (14U)
+#define ADC_SMPR_SMPSEL6_Msk           (0x1UL << ADC_SMPR_SMPSEL6_Pos)         /*!< 0x00004000 */
+#define ADC_SMPR_SMPSEL6               ADC_SMPR_SMPSEL6_Msk                    /*!< ADC channel 6 sampling time selection */
+#define ADC_SMPR_SMPSEL7_Pos           (15U)
+#define ADC_SMPR_SMPSEL7_Msk           (0x1UL << ADC_SMPR_SMPSEL7_Pos)         /*!< 0x00008000 */
+#define ADC_SMPR_SMPSEL7               ADC_SMPR_SMPSEL7_Msk                    /*!< ADC channel 7 sampling time selection */
+#define ADC_SMPR_SMPSEL8_Pos           (16U)
+#define ADC_SMPR_SMPSEL8_Msk           (0x1UL << ADC_SMPR_SMPSEL8_Pos)         /*!< 0x00010000 */
+#define ADC_SMPR_SMPSEL8               ADC_SMPR_SMPSEL8_Msk                    /*!< ADC channel 8 sampling time selection */
+#define ADC_SMPR_SMPSEL9_Pos           (17U)
+#define ADC_SMPR_SMPSEL9_Msk           (0x1UL << ADC_SMPR_SMPSEL9_Pos)         /*!< 0x00020000 */
+#define ADC_SMPR_SMPSEL9               ADC_SMPR_SMPSEL9_Msk                    /*!< ADC channel 9 sampling time selection */
+#define ADC_SMPR_SMPSEL10_Pos          (18U)
+#define ADC_SMPR_SMPSEL10_Msk          (0x1UL << ADC_SMPR_SMPSEL10_Pos)        /*!< 0x00040000 */
+#define ADC_SMPR_SMPSEL10              ADC_SMPR_SMPSEL10_Msk                   /*!< ADC channel 10 sampling time selection */
+#define ADC_SMPR_SMPSEL11_Pos          (19U)
+#define ADC_SMPR_SMPSEL11_Msk          (0x1UL << ADC_SMPR_SMPSEL11_Pos)        /*!< 0x00080000 */
+#define ADC_SMPR_SMPSEL11              ADC_SMPR_SMPSEL11_Msk                   /*!< ADC channel 11 sampling time selection */
+#define ADC_SMPR_SMPSEL12_Pos          (20U)
+#define ADC_SMPR_SMPSEL12_Msk          (0x1UL << ADC_SMPR_SMPSEL12_Pos)        /*!< 0x00100000 */
+#define ADC_SMPR_SMPSEL12              ADC_SMPR_SMPSEL12_Msk                   /*!< ADC channel 12 sampling time selection */
+#define ADC_SMPR_SMPSEL13_Pos          (21U)
+#define ADC_SMPR_SMPSEL13_Msk          (0x1UL << ADC_SMPR_SMPSEL13_Pos)        /*!< 0x00200000 */
+#define ADC_SMPR_SMPSEL13              ADC_SMPR_SMPSEL13_Msk                   /*!< ADC channel 13 sampling time selection */
+#define ADC_SMPR_SMPSEL14_Pos          (22U)
+#define ADC_SMPR_SMPSEL14_Msk          (0x1UL << ADC_SMPR_SMPSEL14_Pos)        /*!< 0x00400000 */
+#define ADC_SMPR_SMPSEL14              ADC_SMPR_SMPSEL14_Msk                   /*!< ADC channel 14 sampling time selection */
+#define ADC_SMPR_SMPSEL15_Pos          (23U)
+#define ADC_SMPR_SMPSEL15_Msk          (0x1UL << ADC_SMPR_SMPSEL15_Pos)        /*!< 0x00800000 */
+#define ADC_SMPR_SMPSEL15              ADC_SMPR_SMPSEL15_Msk                   /*!< ADC channel 15 sampling time selection */
+#define ADC_SMPR_SMPSEL16_Pos          (24U)
+#define ADC_SMPR_SMPSEL16_Msk          (0x1UL << ADC_SMPR_SMPSEL16_Pos)        /*!< 0x01000000 */
+#define ADC_SMPR_SMPSEL16              ADC_SMPR_SMPSEL16_Msk                   /*!< ADC channel 16 sampling time selection */
+#define ADC_SMPR_SMPSEL17_Pos          (25U)
+#define ADC_SMPR_SMPSEL17_Msk          (0x1UL << ADC_SMPR_SMPSEL17_Pos)        /*!< 0x02000000 */
+#define ADC_SMPR_SMPSEL17              ADC_SMPR_SMPSEL17_Msk                   /*!< ADC channel 17 sampling time selection */
+#define ADC_SMPR_SMPSEL18_Pos          (26U)
+#define ADC_SMPR_SMPSEL18_Msk          (0x1UL << ADC_SMPR_SMPSEL18_Pos)        /*!< 0x04000000 */
+#define ADC_SMPR_SMPSEL18              ADC_SMPR_SMPSEL18_Msk                   /*!< ADC channel 18 sampling time selection */
+
+/********************  Bit definition for ADC_TR1 register  *******************/
+#define ADC_TR1_LT1_Pos                (0U)
+#define ADC_TR1_LT1_Msk                (0xFFFUL << ADC_TR1_LT1_Pos)            /*!< 0x00000FFF */
+#define ADC_TR1_LT1                    ADC_TR1_LT1_Msk                         /*!< ADC analog watchdog 1 threshold low */
+#define ADC_TR1_LT1_0                  (0x001UL << ADC_TR1_LT1_Pos)            /*!< 0x00000001 */
+#define ADC_TR1_LT1_1                  (0x002UL << ADC_TR1_LT1_Pos)            /*!< 0x00000002 */
+#define ADC_TR1_LT1_2                  (0x004UL << ADC_TR1_LT1_Pos)            /*!< 0x00000004 */
+#define ADC_TR1_LT1_3                  (0x008UL << ADC_TR1_LT1_Pos)            /*!< 0x00000008 */
+#define ADC_TR1_LT1_4                  (0x010UL << ADC_TR1_LT1_Pos)            /*!< 0x00000010 */
+#define ADC_TR1_LT1_5                  (0x020UL << ADC_TR1_LT1_Pos)            /*!< 0x00000020 */
+#define ADC_TR1_LT1_6                  (0x040UL << ADC_TR1_LT1_Pos)            /*!< 0x00000040 */
+#define ADC_TR1_LT1_7                  (0x080UL << ADC_TR1_LT1_Pos)            /*!< 0x00000080 */
+#define ADC_TR1_LT1_8                  (0x100UL << ADC_TR1_LT1_Pos)            /*!< 0x00000100 */
+#define ADC_TR1_LT1_9                  (0x200UL << ADC_TR1_LT1_Pos)            /*!< 0x00000200 */
+#define ADC_TR1_LT1_10                 (0x400UL << ADC_TR1_LT1_Pos)            /*!< 0x00000400 */
+#define ADC_TR1_LT1_11                 (0x800UL << ADC_TR1_LT1_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR1_HT1_Pos                (16U)
+#define ADC_TR1_HT1_Msk                (0xFFFUL << ADC_TR1_HT1_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR1_HT1                    ADC_TR1_HT1_Msk                         /*!< ADC Analog watchdog 1 threshold high */
+#define ADC_TR1_HT1_0                  (0x001UL << ADC_TR1_HT1_Pos)            /*!< 0x00010000 */
+#define ADC_TR1_HT1_1                  (0x002UL << ADC_TR1_HT1_Pos)            /*!< 0x00020000 */
+#define ADC_TR1_HT1_2                  (0x004UL << ADC_TR1_HT1_Pos)            /*!< 0x00040000 */
+#define ADC_TR1_HT1_3                  (0x008UL << ADC_TR1_HT1_Pos)            /*!< 0x00080000 */
+#define ADC_TR1_HT1_4                  (0x010UL << ADC_TR1_HT1_Pos)            /*!< 0x00100000 */
+#define ADC_TR1_HT1_5                  (0x020UL << ADC_TR1_HT1_Pos)            /*!< 0x00200000 */
+#define ADC_TR1_HT1_6                  (0x040UL << ADC_TR1_HT1_Pos)            /*!< 0x00400000 */
+#define ADC_TR1_HT1_7                  (0x080UL << ADC_TR1_HT1_Pos)            /*!< 0x00800000 */
+#define ADC_TR1_HT1_8                  (0x100UL << ADC_TR1_HT1_Pos)            /*!< 0x01000000 */
+#define ADC_TR1_HT1_9                  (0x200UL << ADC_TR1_HT1_Pos)            /*!< 0x02000000 */
+#define ADC_TR1_HT1_10                 (0x400UL << ADC_TR1_HT1_Pos)            /*!< 0x04000000 */
+#define ADC_TR1_HT1_11                 (0x800UL << ADC_TR1_HT1_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_TR2 register  *******************/
+#define ADC_TR2_LT2_Pos                (0U)
+#define ADC_TR2_LT2_Msk                (0xFFFUL << ADC_TR2_LT2_Pos)            /*!< 0x00000FFF */
+#define ADC_TR2_LT2                    ADC_TR2_LT2_Msk                         /*!< ADC analog watchdog 2 threshold low */
+#define ADC_TR2_LT2_0                  (0x001UL << ADC_TR2_LT2_Pos)            /*!< 0x00000001 */
+#define ADC_TR2_LT2_1                  (0x002UL << ADC_TR2_LT2_Pos)            /*!< 0x00000002 */
+#define ADC_TR2_LT2_2                  (0x004UL << ADC_TR2_LT2_Pos)            /*!< 0x00000004 */
+#define ADC_TR2_LT2_3                  (0x008UL << ADC_TR2_LT2_Pos)            /*!< 0x00000008 */
+#define ADC_TR2_LT2_4                  (0x010UL << ADC_TR2_LT2_Pos)            /*!< 0x00000010 */
+#define ADC_TR2_LT2_5                  (0x020UL << ADC_TR2_LT2_Pos)            /*!< 0x00000020 */
+#define ADC_TR2_LT2_6                  (0x040UL << ADC_TR2_LT2_Pos)            /*!< 0x00000040 */
+#define ADC_TR2_LT2_7                  (0x080UL << ADC_TR2_LT2_Pos)            /*!< 0x00000080 */
+#define ADC_TR2_LT2_8                  (0x100UL << ADC_TR2_LT2_Pos)            /*!< 0x00000100 */
+#define ADC_TR2_LT2_9                  (0x200UL << ADC_TR2_LT2_Pos)            /*!< 0x00000200 */
+#define ADC_TR2_LT2_10                 (0x400UL << ADC_TR2_LT2_Pos)            /*!< 0x00000400 */
+#define ADC_TR2_LT2_11                 (0x800UL << ADC_TR2_LT2_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR2_HT2_Pos                (16U)
+#define ADC_TR2_HT2_Msk                (0xFFFUL << ADC_TR2_HT2_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR2_HT2                    ADC_TR2_HT2_Msk                         /*!< ADC analog watchdog 2 threshold high */
+#define ADC_TR2_HT2_0                  (0x001UL << ADC_TR2_HT2_Pos)            /*!< 0x00010000 */
+#define ADC_TR2_HT2_1                  (0x002UL << ADC_TR2_HT2_Pos)            /*!< 0x00020000 */
+#define ADC_TR2_HT2_2                  (0x004UL << ADC_TR2_HT2_Pos)            /*!< 0x00040000 */
+#define ADC_TR2_HT2_3                  (0x008UL << ADC_TR2_HT2_Pos)            /*!< 0x00080000 */
+#define ADC_TR2_HT2_4                  (0x010UL << ADC_TR2_HT2_Pos)            /*!< 0x00100000 */
+#define ADC_TR2_HT2_5                  (0x020UL << ADC_TR2_HT2_Pos)            /*!< 0x00200000 */
+#define ADC_TR2_HT2_6                  (0x040UL << ADC_TR2_HT2_Pos)            /*!< 0x00400000 */
+#define ADC_TR2_HT2_7                  (0x080UL << ADC_TR2_HT2_Pos)            /*!< 0x00800000 */
+#define ADC_TR2_HT2_8                  (0x100UL << ADC_TR2_HT2_Pos)            /*!< 0x01000000 */
+#define ADC_TR2_HT2_9                  (0x200UL << ADC_TR2_HT2_Pos)            /*!< 0x02000000 */
+#define ADC_TR2_HT2_10                 (0x400UL << ADC_TR2_HT2_Pos)            /*!< 0x04000000 */
+#define ADC_TR2_HT2_11                 (0x800UL << ADC_TR2_HT2_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_CHSELR register  ****************/
+#define ADC_CHSELR_CHSEL_Pos           (0U)
+#define ADC_CHSELR_CHSEL_Msk           (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos)     /*!< 0x0007FFFF */
+#define ADC_CHSELR_CHSEL               ADC_CHSELR_CHSEL_Msk                    /*!< ADC group regular sequencer channels, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL18_Pos         (18U)
+#define ADC_CHSELR_CHSEL18_Msk         (0x1UL << ADC_CHSELR_CHSEL18_Pos)       /*!< 0x00040000 */
+#define ADC_CHSELR_CHSEL18             ADC_CHSELR_CHSEL18_Msk                  /*!< ADC group regular sequencer channel 18, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL17_Pos         (17U)
+#define ADC_CHSELR_CHSEL17_Msk         (0x1UL << ADC_CHSELR_CHSEL17_Pos)       /*!< 0x00020000 */
+#define ADC_CHSELR_CHSEL17             ADC_CHSELR_CHSEL17_Msk                  /*!< ADC group regular sequencer channel 17, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL16_Pos         (16U)
+#define ADC_CHSELR_CHSEL16_Msk         (0x1UL << ADC_CHSELR_CHSEL16_Pos)       /*!< 0x00010000 */
+#define ADC_CHSELR_CHSEL16             ADC_CHSELR_CHSEL16_Msk                  /*!< ADC group regular sequencer channel 16, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL15_Pos         (15U)
+#define ADC_CHSELR_CHSEL15_Msk         (0x1UL << ADC_CHSELR_CHSEL15_Pos)       /*!< 0x00008000 */
+#define ADC_CHSELR_CHSEL15             ADC_CHSELR_CHSEL15_Msk                  /*!< ADC group regular sequencer channel 15, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL14_Pos         (14U)
+#define ADC_CHSELR_CHSEL14_Msk         (0x1UL << ADC_CHSELR_CHSEL14_Pos)       /*!< 0x00004000 */
+#define ADC_CHSELR_CHSEL14             ADC_CHSELR_CHSEL14_Msk                  /*!< ADC group regular sequencer channel 14, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL13_Pos         (13U)
+#define ADC_CHSELR_CHSEL13_Msk         (0x1UL << ADC_CHSELR_CHSEL13_Pos)       /*!< 0x00002000 */
+#define ADC_CHSELR_CHSEL13             ADC_CHSELR_CHSEL13_Msk                  /*!< ADC group regular sequencer channel 13, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL12_Pos         (12U)
+#define ADC_CHSELR_CHSEL12_Msk         (0x1UL << ADC_CHSELR_CHSEL12_Pos)       /*!< 0x00001000 */
+#define ADC_CHSELR_CHSEL12             ADC_CHSELR_CHSEL12_Msk                  /*!< ADC group regular sequencer channel 12, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL11_Pos         (11U)
+#define ADC_CHSELR_CHSEL11_Msk         (0x1UL << ADC_CHSELR_CHSEL11_Pos)       /*!< 0x00000800 */
+#define ADC_CHSELR_CHSEL11             ADC_CHSELR_CHSEL11_Msk                  /*!< ADC group regular sequencer channel 11, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL10_Pos         (10U)
+#define ADC_CHSELR_CHSEL10_Msk         (0x1UL << ADC_CHSELR_CHSEL10_Pos)       /*!< 0x00000400 */
+#define ADC_CHSELR_CHSEL10             ADC_CHSELR_CHSEL10_Msk                  /*!< ADC group regular sequencer channel 10, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL9_Pos          (9U)
+#define ADC_CHSELR_CHSEL9_Msk          (0x1UL << ADC_CHSELR_CHSEL9_Pos)        /*!< 0x00000200 */
+#define ADC_CHSELR_CHSEL9              ADC_CHSELR_CHSEL9_Msk                   /*!< ADC group regular sequencer channel 9, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL8_Pos          (8U)
+#define ADC_CHSELR_CHSEL8_Msk          (0x1UL << ADC_CHSELR_CHSEL8_Pos)        /*!< 0x00000100 */
+#define ADC_CHSELR_CHSEL8              ADC_CHSELR_CHSEL8_Msk                   /*!< ADC group regular sequencer channel 8, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL7_Pos          (7U)
+#define ADC_CHSELR_CHSEL7_Msk          (0x1UL << ADC_CHSELR_CHSEL7_Pos)        /*!< 0x00000080 */
+#define ADC_CHSELR_CHSEL7              ADC_CHSELR_CHSEL7_Msk                   /*!< ADC group regular sequencer channel 7, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL6_Pos          (6U)
+#define ADC_CHSELR_CHSEL6_Msk          (0x1UL << ADC_CHSELR_CHSEL6_Pos)        /*!< 0x00000040 */
+#define ADC_CHSELR_CHSEL6              ADC_CHSELR_CHSEL6_Msk                   /*!< ADC group regular sequencer channel 6, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL5_Pos          (5U)
+#define ADC_CHSELR_CHSEL5_Msk          (0x1UL << ADC_CHSELR_CHSEL5_Pos)        /*!< 0x00000020 */
+#define ADC_CHSELR_CHSEL5              ADC_CHSELR_CHSEL5_Msk                   /*!< ADC group regular sequencer channel 5, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL4_Pos          (4U)
+#define ADC_CHSELR_CHSEL4_Msk          (0x1UL << ADC_CHSELR_CHSEL4_Pos)        /*!< 0x00000010 */
+#define ADC_CHSELR_CHSEL4              ADC_CHSELR_CHSEL4_Msk                   /*!< ADC group regular sequencer channel 4, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL3_Pos          (3U)
+#define ADC_CHSELR_CHSEL3_Msk          (0x1UL << ADC_CHSELR_CHSEL3_Pos)        /*!< 0x00000008 */
+#define ADC_CHSELR_CHSEL3              ADC_CHSELR_CHSEL3_Msk                   /*!< ADC group regular sequencer channel 3, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL2_Pos          (2U)
+#define ADC_CHSELR_CHSEL2_Msk          (0x1UL << ADC_CHSELR_CHSEL2_Pos)        /*!< 0x00000004 */
+#define ADC_CHSELR_CHSEL2              ADC_CHSELR_CHSEL2_Msk                   /*!< ADC group regular sequencer channel 2, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL1_Pos          (1U)
+#define ADC_CHSELR_CHSEL1_Msk          (0x1UL << ADC_CHSELR_CHSEL1_Pos)        /*!< 0x00000002 */
+#define ADC_CHSELR_CHSEL1              ADC_CHSELR_CHSEL1_Msk                   /*!< ADC group regular sequencer channel 1, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL0_Pos          (0U)
+#define ADC_CHSELR_CHSEL0_Msk          (0x1UL << ADC_CHSELR_CHSEL0_Pos)        /*!< 0x00000001 */
+#define ADC_CHSELR_CHSEL0              ADC_CHSELR_CHSEL0_Msk                   /*!< ADC group regular sequencer channel 0, available when ADC_CFGR1_CHSELRMOD is reset */
+
+#define ADC_CHSELR_SQ_ALL_Pos          (0U)
+#define ADC_CHSELR_SQ_ALL_Msk          (0xFFFFFFFFUL << ADC_CHSELR_SQ_ALL_Pos) /*!< 0xFFFFFFFF */
+#define ADC_CHSELR_SQ_ALL              ADC_CHSELR_SQ_ALL_Msk                   /*!< ADC group regular sequencer all ranks, available when ADC_CFGR1_CHSELRMOD is set */
+
+#define ADC_CHSELR_SQ8_Pos             (28U)
+#define ADC_CHSELR_SQ8_Msk             (0xFUL << ADC_CHSELR_SQ8_Pos)           /*!< 0xF0000000 */
+#define ADC_CHSELR_SQ8                 ADC_CHSELR_SQ8_Msk                      /*!< ADC group regular sequencer rank 8, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ8_0               (0x1UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x10000000 */
+#define ADC_CHSELR_SQ8_1               (0x2UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x20000000 */
+#define ADC_CHSELR_SQ8_2               (0x4UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x40000000 */
+#define ADC_CHSELR_SQ8_3               (0x8UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x80000000 */
+
+#define ADC_CHSELR_SQ7_Pos             (24U)
+#define ADC_CHSELR_SQ7_Msk             (0xFUL << ADC_CHSELR_SQ7_Pos)           /*!< 0x0F000000 */
+#define ADC_CHSELR_SQ7                 ADC_CHSELR_SQ7_Msk                      /*!< ADC group regular sequencer rank 7, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ7_0               (0x1UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x01000000 */
+#define ADC_CHSELR_SQ7_1               (0x2UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x02000000 */
+#define ADC_CHSELR_SQ7_2               (0x4UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x04000000 */
+#define ADC_CHSELR_SQ7_3               (0x8UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x08000000 */
+
+#define ADC_CHSELR_SQ6_Pos             (20U)
+#define ADC_CHSELR_SQ6_Msk             (0xFUL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00F00000 */
+#define ADC_CHSELR_SQ6                 ADC_CHSELR_SQ6_Msk                      /*!< ADC group regular sequencer rank 6, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ6_0               (0x1UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00100000 */
+#define ADC_CHSELR_SQ6_1               (0x2UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00200000 */
+#define ADC_CHSELR_SQ6_2               (0x4UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00400000 */
+#define ADC_CHSELR_SQ6_3               (0x8UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00800000 */
+
+#define ADC_CHSELR_SQ5_Pos             (16U)
+#define ADC_CHSELR_SQ5_Msk             (0xFUL << ADC_CHSELR_SQ5_Pos)           /*!< 0x000F0000 */
+#define ADC_CHSELR_SQ5                 ADC_CHSELR_SQ5_Msk                      /*!< ADC group regular sequencer rank 5, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ5_0               (0x1UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00010000 */
+#define ADC_CHSELR_SQ5_1               (0x2UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00020000 */
+#define ADC_CHSELR_SQ5_2               (0x4UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00040000 */
+#define ADC_CHSELR_SQ5_3               (0x8UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00080000 */
+
+#define ADC_CHSELR_SQ4_Pos             (12U)
+#define ADC_CHSELR_SQ4_Msk             (0xFUL << ADC_CHSELR_SQ4_Pos)           /*!< 0x0000F000 */
+#define ADC_CHSELR_SQ4                 ADC_CHSELR_SQ4_Msk                      /*!< ADC group regular sequencer rank 4, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ4_0               (0x1UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00001000 */
+#define ADC_CHSELR_SQ4_1               (0x2UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00002000 */
+#define ADC_CHSELR_SQ4_2               (0x4UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00004000 */
+#define ADC_CHSELR_SQ4_3               (0x8UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00008000 */
+
+#define ADC_CHSELR_SQ3_Pos             (8U)
+#define ADC_CHSELR_SQ3_Msk             (0xFUL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000F00 */
+#define ADC_CHSELR_SQ3                 ADC_CHSELR_SQ3_Msk                      /*!< ADC group regular sequencer rank 3, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ3_0               (0x1UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000100 */
+#define ADC_CHSELR_SQ3_1               (0x2UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000200 */
+#define ADC_CHSELR_SQ3_2               (0x4UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000400 */
+#define ADC_CHSELR_SQ3_3               (0x8UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000800 */
+
+#define ADC_CHSELR_SQ2_Pos             (4U)
+#define ADC_CHSELR_SQ2_Msk             (0xFUL << ADC_CHSELR_SQ2_Pos)           /*!< 0x000000F0 */
+#define ADC_CHSELR_SQ2                 ADC_CHSELR_SQ2_Msk                      /*!< ADC group regular sequencer rank 2, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ2_0               (0x1UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000010 */
+#define ADC_CHSELR_SQ2_1               (0x2UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000020 */
+#define ADC_CHSELR_SQ2_2               (0x4UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000040 */
+#define ADC_CHSELR_SQ2_3               (0x8UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000080 */
+
+#define ADC_CHSELR_SQ1_Pos             (0U)
+#define ADC_CHSELR_SQ1_Msk             (0xFUL << ADC_CHSELR_SQ1_Pos)           /*!< 0x0000000F */
+#define ADC_CHSELR_SQ1                 ADC_CHSELR_SQ1_Msk                      /*!< ADC group regular sequencer rank 1, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ1_0               (0x1UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000001 */
+#define ADC_CHSELR_SQ1_1               (0x2UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000002 */
+#define ADC_CHSELR_SQ1_2               (0x4UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000004 */
+#define ADC_CHSELR_SQ1_3               (0x8UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000008 */
+
+/********************  Bit definition for ADC_TR3 register  *******************/
+#define ADC_TR3_LT3_Pos                (0U)
+#define ADC_TR3_LT3_Msk                (0xFFFUL << ADC_TR3_LT3_Pos)            /*!< 0x00000FFF */
+#define ADC_TR3_LT3                    ADC_TR3_LT3_Msk                         /*!< ADC analog watchdog 3 threshold low */
+#define ADC_TR3_LT3_0                  (0x001UL << ADC_TR3_LT3_Pos)            /*!< 0x00000001 */
+#define ADC_TR3_LT3_1                  (0x002UL << ADC_TR3_LT3_Pos)            /*!< 0x00000002 */
+#define ADC_TR3_LT3_2                  (0x004UL << ADC_TR3_LT3_Pos)            /*!< 0x00000004 */
+#define ADC_TR3_LT3_3                  (0x008UL << ADC_TR3_LT3_Pos)            /*!< 0x00000008 */
+#define ADC_TR3_LT3_4                  (0x010UL << ADC_TR3_LT3_Pos)            /*!< 0x00000010 */
+#define ADC_TR3_LT3_5                  (0x020UL << ADC_TR3_LT3_Pos)            /*!< 0x00000020 */
+#define ADC_TR3_LT3_6                  (0x040UL << ADC_TR3_LT3_Pos)            /*!< 0x00000040 */
+#define ADC_TR3_LT3_7                  (0x080UL << ADC_TR3_LT3_Pos)            /*!< 0x00000080 */
+#define ADC_TR3_LT3_8                  (0x100UL << ADC_TR3_LT3_Pos)            /*!< 0x00000100 */
+#define ADC_TR3_LT3_9                  (0x200UL << ADC_TR3_LT3_Pos)            /*!< 0x00000200 */
+#define ADC_TR3_LT3_10                 (0x400UL << ADC_TR3_LT3_Pos)            /*!< 0x00000400 */
+#define ADC_TR3_LT3_11                 (0x800UL << ADC_TR3_LT3_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR3_HT3_Pos                (16U)
+#define ADC_TR3_HT3_Msk                (0xFFFUL << ADC_TR3_HT3_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR3_HT3                    ADC_TR3_HT3_Msk                         /*!< ADC analog watchdog 3 threshold high */
+#define ADC_TR3_HT3_0                  (0x001UL << ADC_TR3_HT3_Pos)            /*!< 0x00010000 */
+#define ADC_TR3_HT3_1                  (0x002UL << ADC_TR3_HT3_Pos)            /*!< 0x00020000 */
+#define ADC_TR3_HT3_2                  (0x004UL << ADC_TR3_HT3_Pos)            /*!< 0x00040000 */
+#define ADC_TR3_HT3_3                  (0x008UL << ADC_TR3_HT3_Pos)            /*!< 0x00080000 */
+#define ADC_TR3_HT3_4                  (0x010UL << ADC_TR3_HT3_Pos)            /*!< 0x00100000 */
+#define ADC_TR3_HT3_5                  (0x020UL << ADC_TR3_HT3_Pos)            /*!< 0x00200000 */
+#define ADC_TR3_HT3_6                  (0x040UL << ADC_TR3_HT3_Pos)            /*!< 0x00400000 */
+#define ADC_TR3_HT3_7                  (0x080UL << ADC_TR3_HT3_Pos)            /*!< 0x00800000 */
+#define ADC_TR3_HT3_8                  (0x100UL << ADC_TR3_HT3_Pos)            /*!< 0x01000000 */
+#define ADC_TR3_HT3_9                  (0x200UL << ADC_TR3_HT3_Pos)            /*!< 0x02000000 */
+#define ADC_TR3_HT3_10                 (0x400UL << ADC_TR3_HT3_Pos)            /*!< 0x04000000 */
+#define ADC_TR3_HT3_11                 (0x800UL << ADC_TR3_HT3_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_DR register  ********************/
+#define ADC_DR_DATA_Pos                (0U)
+#define ADC_DR_DATA_Msk                (0xFFFFUL << ADC_DR_DATA_Pos)           /*!< 0x0000FFFF */
+#define ADC_DR_DATA                    ADC_DR_DATA_Msk                         /*!< ADC group regular conversion data */
+#define ADC_DR_DATA_0                  (0x0001UL << ADC_DR_DATA_Pos)           /*!< 0x00000001 */
+#define ADC_DR_DATA_1                  (0x0002UL << ADC_DR_DATA_Pos)           /*!< 0x00000002 */
+#define ADC_DR_DATA_2                  (0x0004UL << ADC_DR_DATA_Pos)           /*!< 0x00000004 */
+#define ADC_DR_DATA_3                  (0x0008UL << ADC_DR_DATA_Pos)           /*!< 0x00000008 */
+#define ADC_DR_DATA_4                  (0x0010UL << ADC_DR_DATA_Pos)           /*!< 0x00000010 */
+#define ADC_DR_DATA_5                  (0x0020UL << ADC_DR_DATA_Pos)           /*!< 0x00000020 */
+#define ADC_DR_DATA_6                  (0x0040UL << ADC_DR_DATA_Pos)           /*!< 0x00000040 */
+#define ADC_DR_DATA_7                  (0x0080UL << ADC_DR_DATA_Pos)           /*!< 0x00000080 */
+#define ADC_DR_DATA_8                  (0x0100UL << ADC_DR_DATA_Pos)           /*!< 0x00000100 */
+#define ADC_DR_DATA_9                  (0x0200UL << ADC_DR_DATA_Pos)           /*!< 0x00000200 */
+#define ADC_DR_DATA_10                 (0x0400UL << ADC_DR_DATA_Pos)           /*!< 0x00000400 */
+#define ADC_DR_DATA_11                 (0x0800UL << ADC_DR_DATA_Pos)           /*!< 0x00000800 */
+#define ADC_DR_DATA_12                 (0x1000UL << ADC_DR_DATA_Pos)           /*!< 0x00001000 */
+#define ADC_DR_DATA_13                 (0x2000UL << ADC_DR_DATA_Pos)           /*!< 0x00002000 */
+#define ADC_DR_DATA_14                 (0x4000UL << ADC_DR_DATA_Pos)           /*!< 0x00004000 */
+#define ADC_DR_DATA_15                 (0x8000UL << ADC_DR_DATA_Pos)           /*!< 0x00008000 */
+
+/********************  Bit definition for ADC_AWD2CR register  ****************/
+#define ADC_AWD2CR_AWD2CH_Pos          (0U)
+#define ADC_AWD2CR_AWD2CH_Msk          (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD2CR_AWD2CH              ADC_AWD2CR_AWD2CH_Msk                   /*!< ADC analog watchdog 2 monitored channel selection */
+#define ADC_AWD2CR_AWD2CH_0            (0x00001UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD2CR_AWD2CH_1            (0x00002UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD2CR_AWD2CH_2            (0x00004UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD2CR_AWD2CH_3            (0x00008UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD2CR_AWD2CH_4            (0x00010UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD2CR_AWD2CH_5            (0x00020UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD2CR_AWD2CH_6            (0x00040UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD2CR_AWD2CH_7            (0x00080UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD2CR_AWD2CH_8            (0x00100UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD2CR_AWD2CH_9            (0x00200UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD2CR_AWD2CH_10           (0x00400UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD2CR_AWD2CH_11           (0x00800UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD2CR_AWD2CH_12           (0x01000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD2CR_AWD2CH_13           (0x02000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD2CR_AWD2CH_14           (0x04000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD2CR_AWD2CH_15           (0x08000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD2CR_AWD2CH_16           (0x10000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD2CR_AWD2CH_17           (0x20000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD2CR_AWD2CH_18           (0x40000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_AWD3CR register  ****************/
+#define ADC_AWD3CR_AWD3CH_Pos          (0U)
+#define ADC_AWD3CR_AWD3CH_Msk          (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD3CR_AWD3CH              ADC_AWD3CR_AWD3CH_Msk                   /*!< ADC analog watchdog 3 monitored channel selection */
+#define ADC_AWD3CR_AWD3CH_0            (0x00001UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD3CR_AWD3CH_1            (0x00002UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD3CR_AWD3CH_2            (0x00004UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD3CR_AWD3CH_3            (0x00008UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD3CR_AWD3CH_4            (0x00010UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD3CR_AWD3CH_5            (0x00020UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD3CR_AWD3CH_6            (0x00040UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD3CR_AWD3CH_7            (0x00080UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD3CR_AWD3CH_8            (0x00100UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD3CR_AWD3CH_9            (0x00200UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD3CR_AWD3CH_10           (0x00400UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD3CR_AWD3CH_11           (0x00800UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD3CR_AWD3CH_12           (0x01000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD3CR_AWD3CH_13           (0x02000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD3CR_AWD3CH_14           (0x04000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD3CR_AWD3CH_15           (0x08000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD3CR_AWD3CH_16           (0x10000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD3CR_AWD3CH_17           (0x20000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD3CR_AWD3CH_18           (0x40000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_CALFACT register  ***************/
+#define ADC_CALFACT_CALFACT_Pos        (0U)
+#define ADC_CALFACT_CALFACT_Msk        (0x7FUL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x0000007F */
+#define ADC_CALFACT_CALFACT            ADC_CALFACT_CALFACT_Msk                 /*!< ADC calibration factor in single-ended mode */
+#define ADC_CALFACT_CALFACT_0          (0x01UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000001 */
+#define ADC_CALFACT_CALFACT_1          (0x02UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000002 */
+#define ADC_CALFACT_CALFACT_2          (0x04UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000004 */
+#define ADC_CALFACT_CALFACT_3          (0x08UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000008 */
+#define ADC_CALFACT_CALFACT_4          (0x10UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000010 */
+#define ADC_CALFACT_CALFACT_5          (0x20UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000020 */
+#define ADC_CALFACT_CALFACT_6          (0x40UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000040 */
+
+/*************************  ADC Common registers  *****************************/
+/********************  Bit definition for ADC_CCR register  *******************/
+#define ADC_CCR_PRESC_Pos              (18U)
+#define ADC_CCR_PRESC_Msk              (0xFUL << ADC_CCR_PRESC_Pos)            /*!< 0x003C0000 */
+#define ADC_CCR_PRESC                  ADC_CCR_PRESC_Msk                       /*!< ADC common clock prescaler, only for clock source asynchronous */
+#define ADC_CCR_PRESC_0                (0x1UL << ADC_CCR_PRESC_Pos)            /*!< 0x00040000 */
+#define ADC_CCR_PRESC_1                (0x2UL << ADC_CCR_PRESC_Pos)            /*!< 0x00080000 */
+#define ADC_CCR_PRESC_2                (0x4UL << ADC_CCR_PRESC_Pos)            /*!< 0x00100000 */
+#define ADC_CCR_PRESC_3                (0x8UL << ADC_CCR_PRESC_Pos)            /*!< 0x00200000 */
+
+#define ADC_CCR_VREFEN_Pos             (22U)
+#define ADC_CCR_VREFEN_Msk             (0x1UL << ADC_CCR_VREFEN_Pos)           /*!< 0x00400000 */
+#define ADC_CCR_VREFEN                 ADC_CCR_VREFEN_Msk                      /*!< ADC internal path to VrefInt enable */
+#define ADC_CCR_TSEN_Pos               (23U)
+#define ADC_CCR_TSEN_Msk               (0x1UL << ADC_CCR_TSEN_Pos)             /*!< 0x00800000 */
+#define ADC_CCR_TSEN                   ADC_CCR_TSEN_Msk                        /*!< ADC internal path to temperature sensor enable */
+#define ADC_CCR_VBATEN_Pos             (24U)
+#define ADC_CCR_VBATEN_Msk             (0x1UL << ADC_CCR_VBATEN_Pos)           /*!< 0x01000000 */
+#define ADC_CCR_VBATEN                 ADC_CCR_VBATEN_Msk                      /*!< ADC internal path to battery voltage enable */
+
+/* Legacy */
+#define ADC_CCR_LFMEN_Pos              (25U)
+#define ADC_CCR_LFMEN_Msk              (0x1UL << ADC_CCR_LFMEN_Pos)            /*!< 0x02000000 */
+#define ADC_CCR_LFMEN                  ADC_CCR_LFMEN_Msk                       /*!< Legacy feature, useless on STM32G0 (ADC common clock low frequency mode is automatically managed by ADC peripheral on STM32G0) */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                          CRC calculation unit                              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for CRC_DR register  *********************/
+#define CRC_DR_DR_Pos            (0U)
+#define CRC_DR_DR_Msk            (0xFFFFFFFFUL << CRC_DR_DR_Pos)                /*!< 0xFFFFFFFF */
+#define CRC_DR_DR                CRC_DR_DR_Msk                                  /*!< Data register bits */
+
+/*******************  Bit definition for CRC_IDR register  ********************/
+#define CRC_IDR_IDR_Pos          (0U)
+#define CRC_IDR_IDR_Msk          (0xFFFFFFFFUL << CRC_IDR_IDR_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_IDR_IDR              CRC_IDR_IDR_Msk                                /*!< General-purpose 32-bits data register bits */
+
+/********************  Bit definition for CRC_CR register  ********************/
+#define CRC_CR_RESET_Pos         (0U)
+#define CRC_CR_RESET_Msk         (0x1UL << CRC_CR_RESET_Pos)                    /*!< 0x00000001 */
+#define CRC_CR_RESET             CRC_CR_RESET_Msk                               /*!< RESET the CRC computation unit bit */
+#define CRC_CR_POLYSIZE_Pos      (3U)
+#define CRC_CR_POLYSIZE_Msk      (0x3UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000018 */
+#define CRC_CR_POLYSIZE          CRC_CR_POLYSIZE_Msk                            /*!< Polynomial size bits */
+#define CRC_CR_POLYSIZE_0        (0x1UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000008 */
+#define CRC_CR_POLYSIZE_1        (0x2UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000010 */
+#define CRC_CR_REV_IN_Pos        (5U)
+#define CRC_CR_REV_IN_Msk        (0x3UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000060 */
+#define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                              /*!< REV_IN Reverse Input Data bits */
+#define CRC_CR_REV_IN_0          (0x1UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000020 */
+#define CRC_CR_REV_IN_1          (0x2UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000040 */
+#define CRC_CR_REV_OUT_Pos       (7U)
+#define CRC_CR_REV_OUT_Msk       (0x1UL << CRC_CR_REV_OUT_Pos)                  /*!< 0x00000080 */
+#define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                             /*!< REV_OUT Reverse Output Data bits */
+
+/*******************  Bit definition for CRC_INIT register  *******************/
+#define CRC_INIT_INIT_Pos        (0U)
+#define CRC_INIT_INIT_Msk        (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)            /*!< 0xFFFFFFFF */
+#define CRC_INIT_INIT            CRC_INIT_INIT_Msk                              /*!< Initial CRC value bits */
+
+/*******************  Bit definition for CRC_POL register  ********************/
+#define CRC_POL_POL_Pos          (0U)
+#define CRC_POL_POL_Msk          (0xFFFFFFFFUL << CRC_POL_POL_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_POL_POL              CRC_POL_POL_Msk                                /*!< Coefficients of the polynomial */
+
+/******************************************************************************/
+/*                                                                            */
+/*                       Advanced Encryption Standard (AES)                   */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for AES_CR register  *********************/
+#define AES_CR_EN_Pos            (0U)
+#define AES_CR_EN_Msk            (0x1UL << AES_CR_EN_Pos)                       /*!< 0x00000001 */
+#define AES_CR_EN                AES_CR_EN_Msk                                  /*!< AES Enable */
+#define AES_CR_DATATYPE_Pos      (1U)
+#define AES_CR_DATATYPE_Msk      (0x3UL << AES_CR_DATATYPE_Pos)                 /*!< 0x00000006 */
+#define AES_CR_DATATYPE          AES_CR_DATATYPE_Msk                            /*!< Data type selection */
+#define AES_CR_DATATYPE_0        (0x1UL << AES_CR_DATATYPE_Pos)                 /*!< 0x00000002 */
+#define AES_CR_DATATYPE_1        (0x2UL << AES_CR_DATATYPE_Pos)                 /*!< 0x00000004 */
+
+#define AES_CR_MODE_Pos          (3U)
+#define AES_CR_MODE_Msk          (0x3UL << AES_CR_MODE_Pos)                     /*!< 0x00000018 */
+#define AES_CR_MODE              AES_CR_MODE_Msk                                /*!< AES Mode Of Operation */
+#define AES_CR_MODE_0            (0x1UL << AES_CR_MODE_Pos)                     /*!< 0x00000008 */
+#define AES_CR_MODE_1            (0x2UL << AES_CR_MODE_Pos)                     /*!< 0x00000010 */
+
+#define AES_CR_CHMOD_Pos         (5U)
+#define AES_CR_CHMOD_Msk         (0x803UL << AES_CR_CHMOD_Pos)                  /*!< 0x00010060 */
+#define AES_CR_CHMOD             AES_CR_CHMOD_Msk                               /*!< AES Chaining Mode */
+#define AES_CR_CHMOD_0           (0x001UL << AES_CR_CHMOD_Pos)                  /*!< 0x00000020 */
+#define AES_CR_CHMOD_1           (0x002UL << AES_CR_CHMOD_Pos)                  /*!< 0x00000040 */
+#define AES_CR_CHMOD_2           (0x800UL << AES_CR_CHMOD_Pos)                  /*!< 0x00010000 */
+
+#define AES_CR_CCFC_Pos          (7U)
+#define AES_CR_CCFC_Msk          (0x1UL << AES_CR_CCFC_Pos)                     /*!< 0x00000080 */
+#define AES_CR_CCFC              AES_CR_CCFC_Msk                                /*!< Computation Complete Flag Clear */
+#define AES_CR_ERRC_Pos          (8U)
+#define AES_CR_ERRC_Msk          (0x1UL << AES_CR_ERRC_Pos)                     /*!< 0x00000100 */
+#define AES_CR_ERRC              AES_CR_ERRC_Msk                                /*!< Error Clear */
+#define AES_CR_CCFIE_Pos         (9U)
+#define AES_CR_CCFIE_Msk         (0x1UL << AES_CR_CCFIE_Pos)                    /*!< 0x00000200 */
+#define AES_CR_CCFIE             AES_CR_CCFIE_Msk                               /*!< Computation Complete Flag Interrupt Enable */
+#define AES_CR_ERRIE_Pos         (10U)
+#define AES_CR_ERRIE_Msk         (0x1UL << AES_CR_ERRIE_Pos)                    /*!< 0x00000400 */
+#define AES_CR_ERRIE             AES_CR_ERRIE_Msk                               /*!< Error Interrupt Enable */
+#define AES_CR_DMAINEN_Pos       (11U)
+#define AES_CR_DMAINEN_Msk       (0x1UL << AES_CR_DMAINEN_Pos)                  /*!< 0x00000800 */
+#define AES_CR_DMAINEN           AES_CR_DMAINEN_Msk                             /*!< Enable data input phase DMA management  */
+#define AES_CR_DMAOUTEN_Pos      (12U)
+#define AES_CR_DMAOUTEN_Msk      (0x1UL << AES_CR_DMAOUTEN_Pos)                 /*!< 0x00001000 */
+#define AES_CR_DMAOUTEN          AES_CR_DMAOUTEN_Msk                            /*!< Enable data output phase DMA management */
+
+#define AES_CR_NPBLB_Pos         (20U)
+#define AES_CR_NPBLB_Msk         (0xFUL << AES_CR_NPBLB_Pos)                    /*!< 0x00F00000 */
+#define AES_CR_NPBLB             AES_CR_NPBLB_Msk                               /*!< Number of padding bytes in last block of payload. */
+#define AES_CR_NPBLB_0           (0x1UL << AES_CR_NPBLB_Pos)                    /*!< 0x00100000 */
+#define AES_CR_NPBLB_1           (0x2UL << AES_CR_NPBLB_Pos)                    /*!< 0x00200000 */
+#define AES_CR_NPBLB_2           (0x4UL << AES_CR_NPBLB_Pos)                    /*!< 0x00400000 */
+#define AES_CR_NPBLB_3           (0x8UL << AES_CR_NPBLB_Pos)                    /*!< 0x00800000 */
+
+#define AES_CR_GCMPH_Pos         (13U)
+#define AES_CR_GCMPH_Msk         (0x3UL << AES_CR_GCMPH_Pos)                    /*!< 0x00006000 */
+#define AES_CR_GCMPH             AES_CR_GCMPH_Msk                               /*!< GCM Phase */
+#define AES_CR_GCMPH_0           (0x1UL << AES_CR_GCMPH_Pos)                    /*!< 0x00002000 */
+#define AES_CR_GCMPH_1           (0x2UL << AES_CR_GCMPH_Pos)                    /*!< 0x00004000 */
+
+#define AES_CR_KEYSIZE_Pos       (18U)
+#define AES_CR_KEYSIZE_Msk       (0x1UL << AES_CR_KEYSIZE_Pos)                  /*!< 0x00040000 */
+#define AES_CR_KEYSIZE           AES_CR_KEYSIZE_Msk                             /*!< Key size selection */
+
+/*******************  Bit definition for AES_SR register  *********************/
+#define AES_SR_CCF_Pos           (0U)
+#define AES_SR_CCF_Msk           (0x1UL << AES_SR_CCF_Pos)                      /*!< 0x00000001 */
+#define AES_SR_CCF               AES_SR_CCF_Msk                                 /*!< Computation Complete Flag */
+#define AES_SR_RDERR_Pos         (1U)
+#define AES_SR_RDERR_Msk         (0x1UL << AES_SR_RDERR_Pos)                    /*!< 0x00000002 */
+#define AES_SR_RDERR             AES_SR_RDERR_Msk                               /*!< Read Error Flag */
+#define AES_SR_WRERR_Pos         (2U)
+#define AES_SR_WRERR_Msk         (0x1UL << AES_SR_WRERR_Pos)                    /*!< 0x00000004 */
+#define AES_SR_WRERR             AES_SR_WRERR_Msk                               /*!< Write Error Flag */
+#define AES_SR_BUSY_Pos          (3U)
+#define AES_SR_BUSY_Msk          (0x1UL << AES_SR_BUSY_Pos)                     /*!< 0x00000008 */
+#define AES_SR_BUSY              AES_SR_BUSY_Msk                                /*!< Busy Flag */
+
+/*******************  Bit definition for AES_DINR register  *******************/
+#define AES_DINR_Pos             (0U)
+#define AES_DINR_Msk             (0xFFFFFFFFUL << AES_DINR_Pos)                 /*!< 0xFFFFFFFF */
+#define AES_DINR                 AES_DINR_Msk                                   /*!< AES Data Input Register */
+
+/*******************  Bit definition for AES_DOUTR register  ******************/
+#define AES_DOUTR_Pos            (0U)
+#define AES_DOUTR_Msk            (0xFFFFFFFFUL << AES_DOUTR_Pos)                /*!< 0xFFFFFFFF */
+#define AES_DOUTR                AES_DOUTR_Msk                                  /*!< AES Data Output Register */
+
+/*******************  Bit definition for AES_KEYR0 register  ******************/
+#define AES_KEYR0_Pos            (0U)
+#define AES_KEYR0_Msk            (0xFFFFFFFFUL << AES_KEYR0_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR0                AES_KEYR0_Msk                                  /*!< AES Key Register 0 */
+
+/*******************  Bit definition for AES_KEYR1 register  ******************/
+#define AES_KEYR1_Pos            (0U)
+#define AES_KEYR1_Msk            (0xFFFFFFFFUL << AES_KEYR1_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR1                AES_KEYR1_Msk                                  /*!< AES Key Register 1 */
+
+/*******************  Bit definition for AES_KEYR2 register  ******************/
+#define AES_KEYR2_Pos            (0U)
+#define AES_KEYR2_Msk            (0xFFFFFFFFUL << AES_KEYR2_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR2                AES_KEYR2_Msk                                  /*!< AES Key Register 2 */
+
+/*******************  Bit definition for AES_KEYR3 register  ******************/
+#define AES_KEYR3_Pos            (0U)
+#define AES_KEYR3_Msk            (0xFFFFFFFFUL << AES_KEYR3_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR3                AES_KEYR3_Msk                                  /*!< AES Key Register 3 */
+
+/*******************  Bit definition for AES_KEYR4 register  ******************/
+#define AES_KEYR4_Pos            (0U)
+#define AES_KEYR4_Msk            (0xFFFFFFFFUL << AES_KEYR4_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR4                AES_KEYR4_Msk                                  /*!< AES Key Register 4 */
+
+/*******************  Bit definition for AES_KEYR5 register  ******************/
+#define AES_KEYR5_Pos            (0U)
+#define AES_KEYR5_Msk            (0xFFFFFFFFUL << AES_KEYR5_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR5                AES_KEYR5_Msk                                  /*!< AES Key Register 5 */
+
+/*******************  Bit definition for AES_KEYR6 register  ******************/
+#define AES_KEYR6_Pos            (0U)
+#define AES_KEYR6_Msk            (0xFFFFFFFFUL << AES_KEYR6_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR6                AES_KEYR6_Msk                                  /*!< AES Key Register 6 */
+
+/*******************  Bit definition for AES_KEYR7 register  ******************/
+#define AES_KEYR7_Pos            (0U)
+#define AES_KEYR7_Msk            (0xFFFFFFFFUL << AES_KEYR7_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR7                AES_KEYR7_Msk                                  /*!< AES Key Register 7 */
+
+/*******************  Bit definition for AES_IVR0 register   ******************/
+#define AES_IVR0_Pos             (0U)
+#define AES_IVR0_Msk             (0xFFFFFFFFUL << AES_IVR0_Pos)                 /*!< 0xFFFFFFFF */
+#define AES_IVR0                 AES_IVR0_Msk                                   /*!< AES Initialization Vector Register 0 */
+
+/*******************  Bit definition for AES_IVR1 register   ******************/
+#define AES_IVR1_Pos             (0U)
+#define AES_IVR1_Msk             (0xFFFFFFFFUL << AES_IVR1_Pos)                 /*!< 0xFFFFFFFF */
+#define AES_IVR1                 AES_IVR1_Msk                                   /*!< AES Initialization Vector Register 1 */
+
+/*******************  Bit definition for AES_IVR2 register   ******************/
+#define AES_IVR2_Pos             (0U)
+#define AES_IVR2_Msk             (0xFFFFFFFFUL << AES_IVR2_Pos)                /*!< 0xFFFFFFFF */
+#define AES_IVR2                 AES_IVR2_Msk                                  /*!< AES Initialization Vector Register 2 */
+
+/*******************  Bit definition for AES_IVR3 register   ******************/
+#define AES_IVR3_Pos             (0U)
+#define AES_IVR3_Msk             (0xFFFFFFFFUL << AES_IVR3_Pos)                /*!< 0xFFFFFFFF */
+#define AES_IVR3                 AES_IVR3_Msk                                  /*!< AES Initialization Vector Register 3 */
+
+/*******************  Bit definition for AES_SUSP0R register  ******************/
+#define AES_SUSP0R_Pos           (0U)
+#define AES_SUSP0R_Msk           (0xFFFFFFFFUL << AES_SUSP0R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP0R               AES_SUSP0R_Msk                                /*!< AES Suspend registers 0 */
+
+/*******************  Bit definition for AES_SUSP1R register  ******************/
+#define AES_SUSP1R_Pos           (0U)
+#define AES_SUSP1R_Msk           (0xFFFFFFFFUL << AES_SUSP1R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP1R               AES_SUSP1R_Msk                                /*!< AES Suspend registers 1 */
+
+/*******************  Bit definition for AES_SUSP2R register  ******************/
+#define AES_SUSP2R_Pos           (0U)
+#define AES_SUSP2R_Msk           (0xFFFFFFFFUL << AES_SUSP2R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP2R               AES_SUSP2R_Msk                                /*!< AES Suspend registers 2 */
+
+/*******************  Bit definition for AES_SUSP3R register  ******************/
+#define AES_SUSP3R_Pos           (0U)
+#define AES_SUSP3R_Msk           (0xFFFFFFFFUL << AES_SUSP3R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP3R               AES_SUSP3R_Msk                                /*!< AES Suspend registers 3 */
+
+/*******************  Bit definition for AES_SUSP4R register  ******************/
+#define AES_SUSP4R_Pos           (0U)
+#define AES_SUSP4R_Msk           (0xFFFFFFFFUL << AES_SUSP4R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP4R               AES_SUSP4R_Msk                                /*!< AES Suspend registers 4 */
+
+/*******************  Bit definition for AES_SUSP5R register  ******************/
+#define AES_SUSP5R_Pos           (0U)
+#define AES_SUSP5R_Msk           (0xFFFFFFFFUL << AES_SUSP5R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP5R               AES_SUSP5R_Msk                                /*!< AES Suspend registers 5 */
+
+/*******************  Bit definition for AES_SUSP6R register  ******************/
+#define AES_SUSP6R_Pos           (0U)
+#define AES_SUSP6R_Msk           (0xFFFFFFFFUL << AES_SUSP6R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP6R               AES_SUSP6R_Msk                                /*!< AES Suspend registers 6 */
+
+/*******************  Bit definition for AES_SUSP7R register  ******************/
+#define AES_SUSP7R_Pos           (0U)
+#define AES_SUSP7R_Msk           (0xFFFFFFFFUL << AES_SUSP7R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP7R               AES_SUSP7R_Msk                                /*!< AES Suspend registers 7 */
+
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 Debug MCU                                  */
+/*                                                                            */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                           DMA Controller (DMA)                             */
+/*                                                                            */
+/******************************************************************************/
+
+/*******************  Bit definition for DMA_ISR register  ********************/
+#define DMA_ISR_GIF1_Pos       (0U)
+#define DMA_ISR_GIF1_Msk       (0x1UL << DMA_ISR_GIF1_Pos)                     /*!< 0x00000001 */
+#define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                /*!< Channel 1 Global interrupt flag */
+#define DMA_ISR_TCIF1_Pos      (1U)
+#define DMA_ISR_TCIF1_Msk      (0x1UL << DMA_ISR_TCIF1_Pos)                    /*!< 0x00000002 */
+#define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               /*!< Channel 1 Transfer Complete flag */
+#define DMA_ISR_HTIF1_Pos      (2U)
+#define DMA_ISR_HTIF1_Msk      (0x1UL << DMA_ISR_HTIF1_Pos)                    /*!< 0x00000004 */
+#define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               /*!< Channel 1 Half Transfer flag */
+#define DMA_ISR_TEIF1_Pos      (3U)
+#define DMA_ISR_TEIF1_Msk      (0x1UL << DMA_ISR_TEIF1_Pos)                    /*!< 0x00000008 */
+#define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               /*!< Channel 1 Transfer Error flag */
+#define DMA_ISR_GIF2_Pos       (4U)
+#define DMA_ISR_GIF2_Msk       (0x1UL << DMA_ISR_GIF2_Pos)                     /*!< 0x00000010 */
+#define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                /*!< Channel 2 Global interrupt flag */
+#define DMA_ISR_TCIF2_Pos      (5U)
+#define DMA_ISR_TCIF2_Msk      (0x1UL << DMA_ISR_TCIF2_Pos)                    /*!< 0x00000020 */
+#define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               /*!< Channel 2 Transfer Complete flag */
+#define DMA_ISR_HTIF2_Pos      (6U)
+#define DMA_ISR_HTIF2_Msk      (0x1UL << DMA_ISR_HTIF2_Pos)                    /*!< 0x00000040 */
+#define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               /*!< Channel 2 Half Transfer flag */
+#define DMA_ISR_TEIF2_Pos      (7U)
+#define DMA_ISR_TEIF2_Msk      (0x1UL << DMA_ISR_TEIF2_Pos)                    /*!< 0x00000080 */
+#define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               /*!< Channel 2 Transfer Error flag */
+#define DMA_ISR_GIF3_Pos       (8U)
+#define DMA_ISR_GIF3_Msk       (0x1UL << DMA_ISR_GIF3_Pos)                     /*!< 0x00000100 */
+#define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                /*!< Channel 3 Global interrupt flag */
+#define DMA_ISR_TCIF3_Pos      (9U)
+#define DMA_ISR_TCIF3_Msk      (0x1UL << DMA_ISR_TCIF3_Pos)                    /*!< 0x00000200 */
+#define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               /*!< Channel 3 Transfer Complete flag */
+#define DMA_ISR_HTIF3_Pos      (10U)
+#define DMA_ISR_HTIF3_Msk      (0x1UL << DMA_ISR_HTIF3_Pos)                    /*!< 0x00000400 */
+#define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               /*!< Channel 3 Half Transfer flag */
+#define DMA_ISR_TEIF3_Pos      (11U)
+#define DMA_ISR_TEIF3_Msk      (0x1UL << DMA_ISR_TEIF3_Pos)                    /*!< 0x00000800 */
+#define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               /*!< Channel 3 Transfer Error flag */
+#define DMA_ISR_GIF4_Pos       (12U)
+#define DMA_ISR_GIF4_Msk       (0x1UL << DMA_ISR_GIF4_Pos)                     /*!< 0x00001000 */
+#define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                /*!< Channel 4 Global interrupt flag */
+#define DMA_ISR_TCIF4_Pos      (13U)
+#define DMA_ISR_TCIF4_Msk      (0x1UL << DMA_ISR_TCIF4_Pos)                    /*!< 0x00002000 */
+#define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               /*!< Channel 4 Transfer Complete flag */
+#define DMA_ISR_HTIF4_Pos      (14U)
+#define DMA_ISR_HTIF4_Msk      (0x1UL << DMA_ISR_HTIF4_Pos)                    /*!< 0x00004000 */
+#define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               /*!< Channel 4 Half Transfer flag */
+#define DMA_ISR_TEIF4_Pos      (15U)
+#define DMA_ISR_TEIF4_Msk      (0x1UL << DMA_ISR_TEIF4_Pos)                    /*!< 0x00008000 */
+#define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               /*!< Channel 4 Transfer Error flag */
+#define DMA_ISR_GIF5_Pos       (16U)
+#define DMA_ISR_GIF5_Msk       (0x1UL << DMA_ISR_GIF5_Pos)                     /*!< 0x00010000 */
+#define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                /*!< Channel 5 Global interrupt flag */
+#define DMA_ISR_TCIF5_Pos      (17U)
+#define DMA_ISR_TCIF5_Msk      (0x1UL << DMA_ISR_TCIF5_Pos)                    /*!< 0x00020000 */
+#define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               /*!< Channel 5 Transfer Complete flag */
+#define DMA_ISR_HTIF5_Pos      (18U)
+#define DMA_ISR_HTIF5_Msk      (0x1UL << DMA_ISR_HTIF5_Pos)                    /*!< 0x00040000 */
+#define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               /*!< Channel 5 Half Transfer flag */
+#define DMA_ISR_TEIF5_Pos      (19U)
+#define DMA_ISR_TEIF5_Msk      (0x1UL << DMA_ISR_TEIF5_Pos)                    /*!< 0x00080000 */
+#define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               /*!< Channel 5 Transfer Error flag */
+#define DMA_ISR_GIF6_Pos       (20U)
+#define DMA_ISR_GIF6_Msk       (0x1UL << DMA_ISR_GIF6_Pos)                     /*!< 0x00100000 */
+#define DMA_ISR_GIF6           DMA_ISR_GIF6_Msk                                /*!< Channel 6 Global interrupt flag */
+#define DMA_ISR_TCIF6_Pos      (21U)
+#define DMA_ISR_TCIF6_Msk      (0x1UL << DMA_ISR_TCIF6_Pos)                    /*!< 0x00200000 */
+#define DMA_ISR_TCIF6          DMA_ISR_TCIF6_Msk                               /*!< Channel 6 Transfer Complete flag */
+#define DMA_ISR_HTIF6_Pos      (22U)
+#define DMA_ISR_HTIF6_Msk      (0x1UL << DMA_ISR_HTIF6_Pos)                    /*!< 0x00400000 */
+#define DMA_ISR_HTIF6          DMA_ISR_HTIF6_Msk                               /*!< Channel 6 Half Transfer flag */
+#define DMA_ISR_TEIF6_Pos      (23U)
+#define DMA_ISR_TEIF6_Msk      (0x1UL << DMA_ISR_TEIF6_Pos)                    /*!< 0x00800000 */
+#define DMA_ISR_TEIF6          DMA_ISR_TEIF6_Msk                               /*!< Channel 6 Transfer Error flag */
+#define DMA_ISR_GIF7_Pos       (24U)
+#define DMA_ISR_GIF7_Msk       (0x1UL << DMA_ISR_GIF7_Pos)                     /*!< 0x01000000 */
+#define DMA_ISR_GIF7           DMA_ISR_GIF7_Msk                                /*!< Channel 7 Global interrupt flag */
+#define DMA_ISR_TCIF7_Pos      (25U)
+#define DMA_ISR_TCIF7_Msk      (0x1UL << DMA_ISR_TCIF7_Pos)                    /*!< 0x02000000 */
+#define DMA_ISR_TCIF7          DMA_ISR_TCIF7_Msk                               /*!< Channel 7 Transfer Complete flag */
+#define DMA_ISR_HTIF7_Pos      (26U)
+#define DMA_ISR_HTIF7_Msk      (0x1UL << DMA_ISR_HTIF7_Pos)                    /*!< 0x04000000 */
+#define DMA_ISR_HTIF7          DMA_ISR_HTIF7_Msk                               /*!< Channel 7 Half Transfer flag */
+#define DMA_ISR_TEIF7_Pos      (27U)
+#define DMA_ISR_TEIF7_Msk      (0x1UL << DMA_ISR_TEIF7_Pos)                    /*!< 0x08000000 */
+#define DMA_ISR_TEIF7          DMA_ISR_TEIF7_Msk                               /*!< Channel 7 Transfer Error flag */
+
+/*******************  Bit definition for DMA_IFCR register  *******************/
+#define DMA_IFCR_CGIF1_Pos     (0U)
+#define DMA_IFCR_CGIF1_Msk     (0x1UL << DMA_IFCR_CGIF1_Pos)                   /*!< 0x00000001 */
+#define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              /*!< Channel 1 Global interrupt clearr */
+#define DMA_IFCR_CTCIF1_Pos    (1U)
+#define DMA_IFCR_CTCIF1_Msk    (0x1UL << DMA_IFCR_CTCIF1_Pos)                  /*!< 0x00000002 */
+#define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             /*!< Channel 1 Transfer Complete clear */
+#define DMA_IFCR_CHTIF1_Pos    (2U)
+#define DMA_IFCR_CHTIF1_Msk    (0x1UL << DMA_IFCR_CHTIF1_Pos)                  /*!< 0x00000004 */
+#define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             /*!< Channel 1 Half Transfer clear */
+#define DMA_IFCR_CTEIF1_Pos    (3U)
+#define DMA_IFCR_CTEIF1_Msk    (0x1UL << DMA_IFCR_CTEIF1_Pos)                  /*!< 0x00000008 */
+#define DMA_IFCR_CTEIF1        DMA_IFCR_CTEIF1_Msk                             /*!< Channel 1 Transfer Error clear */
+#define DMA_IFCR_CGIF2_Pos     (4U)
+#define DMA_IFCR_CGIF2_Msk     (0x1UL << DMA_IFCR_CGIF2_Pos)                   /*!< 0x00000010 */
+#define DMA_IFCR_CGIF2         DMA_IFCR_CGIF2_Msk                              /*!< Channel 2 Global interrupt clear */
+#define DMA_IFCR_CTCIF2_Pos    (5U)
+#define DMA_IFCR_CTCIF2_Msk    (0x1UL << DMA_IFCR_CTCIF2_Pos)                  /*!< 0x00000020 */
+#define DMA_IFCR_CTCIF2        DMA_IFCR_CTCIF2_Msk                             /*!< Channel 2 Transfer Complete clear */
+#define DMA_IFCR_CHTIF2_Pos    (6U)
+#define DMA_IFCR_CHTIF2_Msk    (0x1UL << DMA_IFCR_CHTIF2_Pos)                  /*!< 0x00000040 */
+#define DMA_IFCR_CHTIF2        DMA_IFCR_CHTIF2_Msk                             /*!< Channel 2 Half Transfer clear */
+#define DMA_IFCR_CTEIF2_Pos    (7U)
+#define DMA_IFCR_CTEIF2_Msk    (0x1UL << DMA_IFCR_CTEIF2_Pos)                  /*!< 0x00000080 */
+#define DMA_IFCR_CTEIF2        DMA_IFCR_CTEIF2_Msk                             /*!< Channel 2 Transfer Error clear */
+#define DMA_IFCR_CGIF3_Pos     (8U)
+#define DMA_IFCR_CGIF3_Msk     (0x1UL << DMA_IFCR_CGIF3_Pos)                   /*!< 0x00000100 */
+#define DMA_IFCR_CGIF3         DMA_IFCR_CGIF3_Msk                              /*!< Channel 3 Global interrupt clear */
+#define DMA_IFCR_CTCIF3_Pos    (9U)
+#define DMA_IFCR_CTCIF3_Msk    (0x1UL << DMA_IFCR_CTCIF3_Pos)                  /*!< 0x00000200 */
+#define DMA_IFCR_CTCIF3        DMA_IFCR_CTCIF3_Msk                             /*!< Channel 3 Transfer Complete clear */
+#define DMA_IFCR_CHTIF3_Pos    (10U)
+#define DMA_IFCR_CHTIF3_Msk    (0x1UL << DMA_IFCR_CHTIF3_Pos)                  /*!< 0x00000400 */
+#define DMA_IFCR_CHTIF3        DMA_IFCR_CHTIF3_Msk                             /*!< Channel 3 Half Transfer clear */
+#define DMA_IFCR_CTEIF3_Pos    (11U)
+#define DMA_IFCR_CTEIF3_Msk    (0x1UL << DMA_IFCR_CTEIF3_Pos)                  /*!< 0x00000800 */
+#define DMA_IFCR_CTEIF3        DMA_IFCR_CTEIF3_Msk                             /*!< Channel 3 Transfer Error clear */
+#define DMA_IFCR_CGIF4_Pos     (12U)
+#define DMA_IFCR_CGIF4_Msk     (0x1UL << DMA_IFCR_CGIF4_Pos)                   /*!< 0x00001000 */
+#define DMA_IFCR_CGIF4         DMA_IFCR_CGIF4_Msk                              /*!< Channel 4 Global interrupt clear */
+#define DMA_IFCR_CTCIF4_Pos    (13U)
+#define DMA_IFCR_CTCIF4_Msk    (0x1UL << DMA_IFCR_CTCIF4_Pos)                  /*!< 0x00002000 */
+#define DMA_IFCR_CTCIF4        DMA_IFCR_CTCIF4_Msk                             /*!< Channel 4 Transfer Complete clear */
+#define DMA_IFCR_CHTIF4_Pos    (14U)
+#define DMA_IFCR_CHTIF4_Msk    (0x1UL << DMA_IFCR_CHTIF4_Pos)                  /*!< 0x00004000 */
+#define DMA_IFCR_CHTIF4        DMA_IFCR_CHTIF4_Msk                             /*!< Channel 4 Half Transfer clear */
+#define DMA_IFCR_CTEIF4_Pos    (15U)
+#define DMA_IFCR_CTEIF4_Msk    (0x1UL << DMA_IFCR_CTEIF4_Pos)                  /*!< 0x00008000 */
+#define DMA_IFCR_CTEIF4        DMA_IFCR_CTEIF4_Msk                             /*!< Channel 4 Transfer Error clear */
+#define DMA_IFCR_CGIF5_Pos     (16U)
+#define DMA_IFCR_CGIF5_Msk     (0x1UL << DMA_IFCR_CGIF5_Pos)                   /*!< 0x00010000 */
+#define DMA_IFCR_CGIF5         DMA_IFCR_CGIF5_Msk                              /*!< Channel 5 Global interrupt clear */
+#define DMA_IFCR_CTCIF5_Pos    (17U)
+#define DMA_IFCR_CTCIF5_Msk    (0x1UL << DMA_IFCR_CTCIF5_Pos)                  /*!< 0x00020000 */
+#define DMA_IFCR_CTCIF5        DMA_IFCR_CTCIF5_Msk                             /*!< Channel 5 Transfer Complete clear */
+#define DMA_IFCR_CHTIF5_Pos    (18U)
+#define DMA_IFCR_CHTIF5_Msk    (0x1UL << DMA_IFCR_CHTIF5_Pos)                  /*!< 0x00040000 */
+#define DMA_IFCR_CHTIF5        DMA_IFCR_CHTIF5_Msk                             /*!< Channel 5 Half Transfer clear */
+#define DMA_IFCR_CTEIF5_Pos    (19U)
+#define DMA_IFCR_CTEIF5_Msk    (0x1UL << DMA_IFCR_CTEIF5_Pos)                  /*!< 0x00080000 */
+#define DMA_IFCR_CTEIF5        DMA_IFCR_CTEIF5_Msk                             /*!< Channel 5 Transfer Error clear */
+#define DMA_IFCR_CGIF6_Pos     (20U)
+#define DMA_IFCR_CGIF6_Msk     (0x1UL << DMA_IFCR_CGIF6_Pos)                   /*!< 0x00100000 */
+#define DMA_IFCR_CGIF6         DMA_IFCR_CGIF6_Msk                              /*!< Channel 6 Global interrupt clear */
+#define DMA_IFCR_CTCIF6_Pos    (21U)
+#define DMA_IFCR_CTCIF6_Msk    (0x1UL << DMA_IFCR_CTCIF6_Pos)                  /*!< 0x00200000 */
+#define DMA_IFCR_CTCIF6        DMA_IFCR_CTCIF6_Msk                             /*!< Channel 6 Transfer Complete clear */
+#define DMA_IFCR_CHTIF6_Pos    (22U)
+#define DMA_IFCR_CHTIF6_Msk    (0x1UL << DMA_IFCR_CHTIF6_Pos)                  /*!< 0x00400000 */
+#define DMA_IFCR_CHTIF6        DMA_IFCR_CHTIF6_Msk                             /*!< Channel 6 Half Transfer clear */
+#define DMA_IFCR_CTEIF6_Pos    (23U)
+#define DMA_IFCR_CTEIF6_Msk    (0x1UL << DMA_IFCR_CTEIF6_Pos)                  /*!< 0x00800000 */
+#define DMA_IFCR_CTEIF6        DMA_IFCR_CTEIF6_Msk                             /*!< Channel 6 Transfer Error clear */
+#define DMA_IFCR_CGIF7_Pos     (24U)
+#define DMA_IFCR_CGIF7_Msk     (0x1UL << DMA_IFCR_CGIF7_Pos)                   /*!< 0x01000000 */
+#define DMA_IFCR_CGIF7         DMA_IFCR_CGIF7_Msk                              /*!< Channel 7 Global interrupt clear */
+#define DMA_IFCR_CTCIF7_Pos    (25U)
+#define DMA_IFCR_CTCIF7_Msk    (0x1UL << DMA_IFCR_CTCIF7_Pos)                  /*!< 0x02000000 */
+#define DMA_IFCR_CTCIF7        DMA_IFCR_CTCIF7_Msk                             /*!< Channel 7 Transfer Complete clear */
+#define DMA_IFCR_CHTIF7_Pos    (26U)
+#define DMA_IFCR_CHTIF7_Msk    (0x1UL << DMA_IFCR_CHTIF7_Pos)                  /*!< 0x04000000 */
+#define DMA_IFCR_CHTIF7        DMA_IFCR_CHTIF7_Msk                             /*!< Channel 7 Half Transfer clear */
+#define DMA_IFCR_CTEIF7_Pos    (27U)
+#define DMA_IFCR_CTEIF7_Msk    (0x1UL << DMA_IFCR_CTEIF7_Pos)                  /*!< 0x08000000 */
+#define DMA_IFCR_CTEIF7        DMA_IFCR_CTEIF7_Msk                             /*!< Channel 7 Transfer Error clear */
+
+/*******************  Bit definition for DMA_CCR register  ********************/
+#define DMA_CCR_EN_Pos         (0U)
+#define DMA_CCR_EN_Msk         (0x1UL << DMA_CCR_EN_Pos)                       /*!< 0x00000001 */
+#define DMA_CCR_EN             DMA_CCR_EN_Msk                                  /*!< Channel enable                      */
+#define DMA_CCR_TCIE_Pos       (1U)
+#define DMA_CCR_TCIE_Msk       (0x1UL << DMA_CCR_TCIE_Pos)                     /*!< 0x00000002 */
+#define DMA_CCR_TCIE           DMA_CCR_TCIE_Msk                                /*!< Transfer complete interrupt enable  */
+#define DMA_CCR_HTIE_Pos       (2U)
+#define DMA_CCR_HTIE_Msk       (0x1UL << DMA_CCR_HTIE_Pos)                     /*!< 0x00000004 */
+#define DMA_CCR_HTIE           DMA_CCR_HTIE_Msk                                /*!< Half Transfer interrupt enable      */
+#define DMA_CCR_TEIE_Pos       (3U)
+#define DMA_CCR_TEIE_Msk       (0x1UL << DMA_CCR_TEIE_Pos)                     /*!< 0x00000008 */
+#define DMA_CCR_TEIE           DMA_CCR_TEIE_Msk                                /*!< Transfer error interrupt enable     */
+#define DMA_CCR_DIR_Pos        (4U)
+#define DMA_CCR_DIR_Msk        (0x1UL << DMA_CCR_DIR_Pos)                      /*!< 0x00000010 */
+#define DMA_CCR_DIR            DMA_CCR_DIR_Msk                                 /*!< Data transfer direction             */
+#define DMA_CCR_CIRC_Pos       (5U)
+#define DMA_CCR_CIRC_Msk       (0x1UL << DMA_CCR_CIRC_Pos)                     /*!< 0x00000020 */
+#define DMA_CCR_CIRC           DMA_CCR_CIRC_Msk                                /*!< Circular mode                       */
+#define DMA_CCR_PINC_Pos       (6U)
+#define DMA_CCR_PINC_Msk       (0x1UL << DMA_CCR_PINC_Pos)                     /*!< 0x00000040 */
+#define DMA_CCR_PINC           DMA_CCR_PINC_Msk                                /*!< Peripheral increment mode           */
+#define DMA_CCR_MINC_Pos       (7U)
+#define DMA_CCR_MINC_Msk       (0x1UL << DMA_CCR_MINC_Pos)                     /*!< 0x00000080 */
+#define DMA_CCR_MINC           DMA_CCR_MINC_Msk                                /*!< Memory increment mode               */
+
+#define DMA_CCR_PSIZE_Pos      (8U)
+#define DMA_CCR_PSIZE_Msk      (0x3UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000300 */
+#define DMA_CCR_PSIZE          DMA_CCR_PSIZE_Msk                               /*!< PSIZE[1:0] bits (Peripheral size)   */
+#define DMA_CCR_PSIZE_0        (0x1UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000100 */
+#define DMA_CCR_PSIZE_1        (0x2UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000200 */
+
+#define DMA_CCR_MSIZE_Pos      (10U)
+#define DMA_CCR_MSIZE_Msk      (0x3UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000C00 */
+#define DMA_CCR_MSIZE          DMA_CCR_MSIZE_Msk                               /*!< MSIZE[1:0] bits (Memory size)       */
+#define DMA_CCR_MSIZE_0        (0x1UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000400 */
+#define DMA_CCR_MSIZE_1        (0x2UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000800 */
+
+#define DMA_CCR_PL_Pos         (12U)
+#define DMA_CCR_PL_Msk         (0x3UL << DMA_CCR_PL_Pos)                       /*!< 0x00003000 */
+#define DMA_CCR_PL             DMA_CCR_PL_Msk                                  /*!< PL[1:0] bits(Channel Priority level)*/
+#define DMA_CCR_PL_0           (0x1UL << DMA_CCR_PL_Pos)                       /*!< 0x00001000 */
+#define DMA_CCR_PL_1           (0x2UL << DMA_CCR_PL_Pos)                        /*!< 0x00002000 */
+
+#define DMA_CCR_MEM2MEM_Pos    (14U)
+#define DMA_CCR_MEM2MEM_Msk    (0x1UL << DMA_CCR_MEM2MEM_Pos)                  /*!< 0x00004000 */
+#define DMA_CCR_MEM2MEM        DMA_CCR_MEM2MEM_Msk                             /*!< Memory to memory mode               */
+
+/******************  Bit definition for DMA_CNDTR register  *******************/
+#define DMA_CNDTR_NDT_Pos      (0U)
+#define DMA_CNDTR_NDT_Msk      (0xFFFFUL << DMA_CNDTR_NDT_Pos)                 /*!< 0x0000FFFF */
+#define DMA_CNDTR_NDT          DMA_CNDTR_NDT_Msk                               /*!< Number of data to Transfer          */
+
+/******************  Bit definition for DMA_CPAR register  ********************/
+#define DMA_CPAR_PA_Pos        (0U)
+#define DMA_CPAR_PA_Msk        (0xFFFFFFFFUL << DMA_CPAR_PA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CPAR_PA            DMA_CPAR_PA_Msk                                 /*!< Peripheral Address                  */
+
+/******************  Bit definition for DMA_CMAR register  ********************/
+#define DMA_CMAR_MA_Pos        (0U)
+#define DMA_CMAR_MA_Msk        (0xFFFFFFFFUL << DMA_CMAR_MA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CMAR_MA            DMA_CMAR_MA_Msk                                 /*!< Memory Address                      */
+
+/******************************************************************************/
+/*                                                                            */
+/*                             DMAMUX Controller                              */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for DMAMUX_CxCR register  **************/
+#define DMAMUX_CxCR_DMAREQ_ID_Pos              (0U)
+#define DMAMUX_CxCR_DMAREQ_ID_Msk              (0x3FUL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x0000003F */
+#define DMAMUX_CxCR_DMAREQ_ID                  DMAMUX_CxCR_DMAREQ_ID_Msk             /*!< DMA Request ID   */
+#define DMAMUX_CxCR_DMAREQ_ID_0                (0x01UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_CxCR_DMAREQ_ID_1                (0x02UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_CxCR_DMAREQ_ID_2                (0x04UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_CxCR_DMAREQ_ID_3                (0x08UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_CxCR_DMAREQ_ID_4                (0x10UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_CxCR_DMAREQ_ID_5                (0x20UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000020 */
+#define DMAMUX_CxCR_DMAREQ_ID_6                (0x40UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000040 */
+#define DMAMUX_CxCR_SOIE_Pos                   (8U)
+#define DMAMUX_CxCR_SOIE_Msk                   (0x1UL << DMAMUX_CxCR_SOIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_CxCR_SOIE                       DMAMUX_CxCR_SOIE_Msk             /*!< Synchro overrun interrupt enable     */
+#define DMAMUX_CxCR_EGE_Pos                    (9U)
+#define DMAMUX_CxCR_EGE_Msk                    (0x1UL << DMAMUX_CxCR_EGE_Pos)   /*!< 0x00000200 */
+#define DMAMUX_CxCR_EGE                        DMAMUX_CxCR_EGE_Msk              /*!< Event generation interrupt enable    */
+#define DMAMUX_CxCR_SE_Pos                     (16U)
+#define DMAMUX_CxCR_SE_Msk                     (0x1UL << DMAMUX_CxCR_SE_Pos)    /*!< 0x00010000 */
+#define DMAMUX_CxCR_SE                         DMAMUX_CxCR_SE_Msk               /*!< Synchronization enable               */
+#define DMAMUX_CxCR_SPOL_Pos                   (17U)
+#define DMAMUX_CxCR_SPOL_Msk                   (0x3UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00060000 */
+#define DMAMUX_CxCR_SPOL                       DMAMUX_CxCR_SPOL_Msk             /*!< Synchronization polarity             */
+#define DMAMUX_CxCR_SPOL_0                     (0x1UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00020000 */
+#define DMAMUX_CxCR_SPOL_1                     (0x2UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00040000 */
+#define DMAMUX_CxCR_NBREQ_Pos                  (19U)
+#define DMAMUX_CxCR_NBREQ_Msk                  (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_CxCR_NBREQ                      DMAMUX_CxCR_NBREQ_Msk             /*!< Number of request                    */
+#define DMAMUX_CxCR_NBREQ_0                    (0x01UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_CxCR_NBREQ_1                    (0x02UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_CxCR_NBREQ_2                    (0x04UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_CxCR_NBREQ_3                    (0x08UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_CxCR_NBREQ_4                    (0x10UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00800000 */
+#define DMAMUX_CxCR_SYNC_ID_Pos                (24U)
+#define DMAMUX_CxCR_SYNC_ID_Msk                (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x1F000000 */
+#define DMAMUX_CxCR_SYNC_ID                    DMAMUX_CxCR_SYNC_ID_Msk             /*!< Synchronization ID                   */
+#define DMAMUX_CxCR_SYNC_ID_0                  (0x01UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x01000000 */
+#define DMAMUX_CxCR_SYNC_ID_1                  (0x02UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x02000000 */
+#define DMAMUX_CxCR_SYNC_ID_2                  (0x04UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x04000000 */
+#define DMAMUX_CxCR_SYNC_ID_3                  (0x08UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x08000000 */
+#define DMAMUX_CxCR_SYNC_ID_4                  (0x10UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x10000000 */
+
+/*******************  Bits definition for DMAMUX_CSR register  **************/
+#define DMAMUX_CSR_SOF0_Pos                    (0U)
+#define DMAMUX_CSR_SOF0_Msk                    (0x1UL << DMAMUX_CSR_SOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CSR_SOF0                        DMAMUX_CSR_SOF0_Msk             /*!< Synchronization Overrun Flag 0       */
+#define DMAMUX_CSR_SOF1_Pos                    (1U)
+#define DMAMUX_CSR_SOF1_Msk                    (0x1UL << DMAMUX_CSR_SOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CSR_SOF1                        DMAMUX_CSR_SOF1_Msk             /*!< Synchronization Overrun Flag 1       */
+#define DMAMUX_CSR_SOF2_Pos                    (2U)
+#define DMAMUX_CSR_SOF2_Msk                    (0x1UL << DMAMUX_CSR_SOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CSR_SOF2                        DMAMUX_CSR_SOF2_Msk             /*!< Synchronization Overrun Flag 2       */
+#define DMAMUX_CSR_SOF3_Pos                    (3U)
+#define DMAMUX_CSR_SOF3_Msk                    (0x1UL << DMAMUX_CSR_SOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CSR_SOF3                        DMAMUX_CSR_SOF3_Msk             /*!< Synchronization Overrun Flag 3       */
+#define DMAMUX_CSR_SOF4_Pos                    (4U)
+#define DMAMUX_CSR_SOF4_Msk                    (0x1UL << DMAMUX_CSR_SOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CSR_SOF4                        DMAMUX_CSR_SOF4_Msk             /*!< Synchronization Overrun Flag 4       */
+#define DMAMUX_CSR_SOF5_Pos                    (5U)
+#define DMAMUX_CSR_SOF5_Msk                    (0x1UL << DMAMUX_CSR_SOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CSR_SOF5                        DMAMUX_CSR_SOF5_Msk             /*!< Synchronization Overrun Flag 5       */
+#define DMAMUX_CSR_SOF6_Pos                    (6U)
+#define DMAMUX_CSR_SOF6_Msk                    (0x1UL << DMAMUX_CSR_SOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CSR_SOF6                        DMAMUX_CSR_SOF6_Msk             /*!< Synchronization Overrun Flag 6       */
+
+/********************  Bits definition for DMAMUX_CFR register  **************/
+#define DMAMUX_CFR_CSOF0_Pos                   (0U)
+#define DMAMUX_CFR_CSOF0_Msk                   (0x1UL << DMAMUX_CFR_CSOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CFR_CSOF0                       DMAMUX_CFR_CSOF0_Msk             /*!< Clear Overrun Flag 0                 */
+#define DMAMUX_CFR_CSOF1_Pos                   (1U)
+#define DMAMUX_CFR_CSOF1_Msk                   (0x1UL << DMAMUX_CFR_CSOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CFR_CSOF1                       DMAMUX_CFR_CSOF1_Msk             /*!< Clear Overrun Flag 1                 */
+#define DMAMUX_CFR_CSOF2_Pos                   (2U)
+#define DMAMUX_CFR_CSOF2_Msk                   (0x1UL << DMAMUX_CFR_CSOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CFR_CSOF2                       DMAMUX_CFR_CSOF2_Msk             /*!< Clear Overrun Flag 2                 */
+#define DMAMUX_CFR_CSOF3_Pos                   (3U)
+#define DMAMUX_CFR_CSOF3_Msk                   (0x1UL << DMAMUX_CFR_CSOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CFR_CSOF3                       DMAMUX_CFR_CSOF3_Msk             /*!< Clear Overrun Flag 3                 */
+#define DMAMUX_CFR_CSOF4_Pos                   (4U)
+#define DMAMUX_CFR_CSOF4_Msk                   (0x1UL << DMAMUX_CFR_CSOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CFR_CSOF4                       DMAMUX_CFR_CSOF4_Msk             /*!< Clear Overrun Flag 4                 */
+#define DMAMUX_CFR_CSOF5_Pos                   (5U)
+#define DMAMUX_CFR_CSOF5_Msk                   (0x1UL << DMAMUX_CFR_CSOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CFR_CSOF5                       DMAMUX_CFR_CSOF5_Msk             /*!< Clear Overrun Flag 5                 */
+#define DMAMUX_CFR_CSOF6_Pos                   (6U)
+#define DMAMUX_CFR_CSOF6_Msk                   (0x1UL << DMAMUX_CFR_CSOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CFR_CSOF6                       DMAMUX_CFR_CSOF6_Msk             /*!< Clear Overrun Flag 6                 */
+
+/********************  Bits definition for DMAMUX_RGxCR register  ************/
+#define DMAMUX_RGxCR_SIG_ID_Pos                (0U)
+#define DMAMUX_RGxCR_SIG_ID_Msk                (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x0000001F */
+#define DMAMUX_RGxCR_SIG_ID                    DMAMUX_RGxCR_SIG_ID_Msk             /*!< Signal ID                         */
+#define DMAMUX_RGxCR_SIG_ID_0                  (0x01UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGxCR_SIG_ID_1                  (0x02UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGxCR_SIG_ID_2                  (0x04UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGxCR_SIG_ID_3                  (0x08UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGxCR_SIG_ID_4                  (0x10UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_RGxCR_OIE_Pos                   (8U)
+#define DMAMUX_RGxCR_OIE_Msk                   (0x1UL << DMAMUX_RGxCR_OIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_RGxCR_OIE                       DMAMUX_RGxCR_OIE_Msk             /*!< Overrun interrupt enable             */
+#define DMAMUX_RGxCR_GE_Pos                    (16U)
+#define DMAMUX_RGxCR_GE_Msk                    (0x1UL << DMAMUX_RGxCR_GE_Pos)   /*!< 0x00010000 */
+#define DMAMUX_RGxCR_GE                        DMAMUX_RGxCR_GE_Msk              /*!< Generation enable                    */
+#define DMAMUX_RGxCR_GPOL_Pos                  (17U)
+#define DMAMUX_RGxCR_GPOL_Msk                  (0x3UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00060000 */
+#define DMAMUX_RGxCR_GPOL                      DMAMUX_RGxCR_GPOL_Msk            /*!< Generation polarity                  */
+#define DMAMUX_RGxCR_GPOL_0                    (0x1UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00020000 */
+#define DMAMUX_RGxCR_GPOL_1                    (0x2UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00040000 */
+#define DMAMUX_RGxCR_GNBREQ_Pos                (19U)
+#define DMAMUX_RGxCR_GNBREQ_Msk                (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_RGxCR_GNBREQ                    DMAMUX_RGxCR_GNBREQ_Msk             /*!< Number of request                 */
+#define DMAMUX_RGxCR_GNBREQ_0                  (0x01UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_RGxCR_GNBREQ_1                  (0x02UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_RGxCR_GNBREQ_2                  (0x04UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_RGxCR_GNBREQ_3                  (0x08UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_RGxCR_GNBREQ_4                  (0x10UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00800000 */
+
+/********************  Bits definition for DMAMUX_RGSR register  **************/
+#define DMAMUX_RGSR_OF0_Pos                    (0U)
+#define DMAMUX_RGSR_OF0_Msk                    (0x1UL << DMAMUX_RGSR_OF0_Pos)   /*!< 0x00000001 */
+#define DMAMUX_RGSR_OF0                        DMAMUX_RGSR_OF0_Msk              /*!< Overrun flag 0                       */
+#define DMAMUX_RGSR_OF1_Pos                    (1U)
+#define DMAMUX_RGSR_OF1_Msk                    (0x1UL << DMAMUX_RGSR_OF1_Pos)   /*!< 0x00000002 */
+#define DMAMUX_RGSR_OF1                        DMAMUX_RGSR_OF1_Msk              /*!< Overrun flag 1                       */
+#define DMAMUX_RGSR_OF2_Pos                    (2U)
+#define DMAMUX_RGSR_OF2_Msk                    (0x1UL << DMAMUX_RGSR_OF2_Pos)   /*!< 0x00000004 */
+#define DMAMUX_RGSR_OF2                        DMAMUX_RGSR_OF2_Msk              /*!< Overrun flag 2                       */
+#define DMAMUX_RGSR_OF3_Pos                    (3U)
+#define DMAMUX_RGSR_OF3_Msk                    (0x1UL << DMAMUX_RGSR_OF3_Pos)   /*!< 0x00000008 */
+#define DMAMUX_RGSR_OF3                        DMAMUX_RGSR_OF3_Msk              /*!< Overrun flag 3                       */
+
+/********************  Bits definition for DMAMUX_RGCFR register  **************/
+#define DMAMUX_RGCFR_COF0_Pos                  (0U)
+#define DMAMUX_RGCFR_COF0_Msk                  (0x1UL << DMAMUX_RGCFR_COF0_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGCFR_COF0                      DMAMUX_RGCFR_COF0_Msk            /*!< Clear Overrun flag 0                 */
+#define DMAMUX_RGCFR_COF1_Pos                  (1U)
+#define DMAMUX_RGCFR_COF1_Msk                  (0x1UL << DMAMUX_RGCFR_COF1_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGCFR_COF1                      DMAMUX_RGCFR_COF1_Msk            /*!< Clear Overrun flag 1                 */
+#define DMAMUX_RGCFR_COF2_Pos                  (2U)
+#define DMAMUX_RGCFR_COF2_Msk                  (0x1UL << DMAMUX_RGCFR_COF2_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGCFR_COF2                      DMAMUX_RGCFR_COF2_Msk            /*!< Clear Overrun flag 2                 */
+#define DMAMUX_RGCFR_COF3_Pos                  (3U)
+#define DMAMUX_RGCFR_COF3_Msk                  (0x1UL << DMAMUX_RGCFR_COF3_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGCFR_COF3                      DMAMUX_RGCFR_COF3_Msk            /*!< Clear Overrun flag 3                 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                    External Interrupt/Event Controller                     */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for EXTI_RTSR1 register  ******************/
+#define EXTI_RTSR1_RT0_Pos           (0U)
+#define EXTI_RTSR1_RT0_Msk           (0x1UL << EXTI_RTSR1_RT0_Pos)             /*!< 0x00000001 */
+#define EXTI_RTSR1_RT0               EXTI_RTSR1_RT0_Msk                        /*!< Rising trigger configuration for input line 0 */
+#define EXTI_RTSR1_RT1_Pos           (1U)
+#define EXTI_RTSR1_RT1_Msk           (0x1UL << EXTI_RTSR1_RT1_Pos)             /*!< 0x00000002 */
+#define EXTI_RTSR1_RT1               EXTI_RTSR1_RT1_Msk                        /*!< Rising trigger configuration for input line 1 */
+#define EXTI_RTSR1_RT2_Pos           (2U)
+#define EXTI_RTSR1_RT2_Msk           (0x1UL << EXTI_RTSR1_RT2_Pos)             /*!< 0x00000004 */
+#define EXTI_RTSR1_RT2               EXTI_RTSR1_RT2_Msk                        /*!< Rising trigger configuration for input line 2 */
+#define EXTI_RTSR1_RT3_Pos           (3U)
+#define EXTI_RTSR1_RT3_Msk           (0x1UL << EXTI_RTSR1_RT3_Pos)             /*!< 0x00000008 */
+#define EXTI_RTSR1_RT3               EXTI_RTSR1_RT3_Msk                        /*!< Rising trigger configuration for input line 3 */
+#define EXTI_RTSR1_RT4_Pos           (4U)
+#define EXTI_RTSR1_RT4_Msk           (0x1UL << EXTI_RTSR1_RT4_Pos)             /*!< 0x00000010 */
+#define EXTI_RTSR1_RT4               EXTI_RTSR1_RT4_Msk                        /*!< Rising trigger configuration for input line 4 */
+#define EXTI_RTSR1_RT5_Pos           (5U)
+#define EXTI_RTSR1_RT5_Msk           (0x1UL << EXTI_RTSR1_RT5_Pos)             /*!< 0x00000020 */
+#define EXTI_RTSR1_RT5               EXTI_RTSR1_RT5_Msk                        /*!< Rising trigger configuration for input line 5 */
+#define EXTI_RTSR1_RT6_Pos           (6U)
+#define EXTI_RTSR1_RT6_Msk           (0x1UL << EXTI_RTSR1_RT6_Pos)             /*!< 0x00000040 */
+#define EXTI_RTSR1_RT6               EXTI_RTSR1_RT6_Msk                        /*!< Rising trigger configuration for input line 6 */
+#define EXTI_RTSR1_RT7_Pos           (7U)
+#define EXTI_RTSR1_RT7_Msk           (0x1UL << EXTI_RTSR1_RT7_Pos)             /*!< 0x00000080 */
+#define EXTI_RTSR1_RT7               EXTI_RTSR1_RT7_Msk                        /*!< Rising trigger configuration for input line 7 */
+#define EXTI_RTSR1_RT8_Pos           (8U)
+#define EXTI_RTSR1_RT8_Msk           (0x1UL << EXTI_RTSR1_RT8_Pos)             /*!< 0x00000100 */
+#define EXTI_RTSR1_RT8               EXTI_RTSR1_RT8_Msk                        /*!< Rising trigger configuration for input line 8 */
+#define EXTI_RTSR1_RT9_Pos           (9U)
+#define EXTI_RTSR1_RT9_Msk           (0x1UL << EXTI_RTSR1_RT9_Pos)             /*!< 0x00000200 */
+#define EXTI_RTSR1_RT9               EXTI_RTSR1_RT9_Msk                        /*!< Rising trigger configuration for input line 9 */
+#define EXTI_RTSR1_RT10_Pos          (10U)
+#define EXTI_RTSR1_RT10_Msk          (0x1UL << EXTI_RTSR1_RT10_Pos)            /*!< 0x00000400 */
+#define EXTI_RTSR1_RT10              EXTI_RTSR1_RT10_Msk                       /*!< Rising trigger configuration for input line 10 */
+#define EXTI_RTSR1_RT11_Pos          (11U)
+#define EXTI_RTSR1_RT11_Msk          (0x1UL << EXTI_RTSR1_RT11_Pos)            /*!< 0x00000800 */
+#define EXTI_RTSR1_RT11              EXTI_RTSR1_RT11_Msk                       /*!< Rising trigger configuration for input line 11 */
+#define EXTI_RTSR1_RT12_Pos          (12U)
+#define EXTI_RTSR1_RT12_Msk          (0x1UL << EXTI_RTSR1_RT12_Pos)            /*!< 0x00001000 */
+#define EXTI_RTSR1_RT12              EXTI_RTSR1_RT12_Msk                       /*!< Rising trigger configuration for input line 12 */
+#define EXTI_RTSR1_RT13_Pos          (13U)
+#define EXTI_RTSR1_RT13_Msk          (0x1UL << EXTI_RTSR1_RT13_Pos)            /*!< 0x00002000 */
+#define EXTI_RTSR1_RT13              EXTI_RTSR1_RT13_Msk                       /*!< Rising trigger configuration for input line 13 */
+#define EXTI_RTSR1_RT14_Pos          (14U)
+#define EXTI_RTSR1_RT14_Msk          (0x1UL << EXTI_RTSR1_RT14_Pos)            /*!< 0x00004000 */
+#define EXTI_RTSR1_RT14              EXTI_RTSR1_RT14_Msk                       /*!< Rising trigger configuration for input line 14 */
+#define EXTI_RTSR1_RT15_Pos          (15U)
+#define EXTI_RTSR1_RT15_Msk          (0x1UL << EXTI_RTSR1_RT15_Pos)            /*!< 0x00008000 */
+#define EXTI_RTSR1_RT15              EXTI_RTSR1_RT15_Msk                       /*!< Rising trigger configuration for input line 15 */
+#define EXTI_RTSR1_RT16_Pos          (16U)
+#define EXTI_RTSR1_RT16_Msk          (0x1UL << EXTI_RTSR1_RT16_Pos)            /*!< 0x00010000 */
+#define EXTI_RTSR1_RT16              EXTI_RTSR1_RT16_Msk                       /*!< Rising trigger configuration for input line 16 */
+
+/******************  Bit definition for EXTI_FTSR1 register  ******************/
+#define EXTI_FTSR1_FT0_Pos           (0U)
+#define EXTI_FTSR1_FT0_Msk           (0x1UL << EXTI_FTSR1_FT0_Pos)             /*!< 0x00000001 */
+#define EXTI_FTSR1_FT0               EXTI_FTSR1_FT0_Msk                        /*!< Falling trigger configuration for input line 0 */
+#define EXTI_FTSR1_FT1_Pos           (1U)
+#define EXTI_FTSR1_FT1_Msk           (0x1UL << EXTI_FTSR1_FT1_Pos)             /*!< 0x00000002 */
+#define EXTI_FTSR1_FT1               EXTI_FTSR1_FT1_Msk                        /*!< Falling trigger configuration for input line 1 */
+#define EXTI_FTSR1_FT2_Pos           (2U)
+#define EXTI_FTSR1_FT2_Msk           (0x1UL << EXTI_FTSR1_FT2_Pos)             /*!< 0x00000004 */
+#define EXTI_FTSR1_FT2               EXTI_FTSR1_FT2_Msk                        /*!< Falling trigger configuration for input line 2 */
+#define EXTI_FTSR1_FT3_Pos           (3U)
+#define EXTI_FTSR1_FT3_Msk           (0x1UL << EXTI_FTSR1_FT3_Pos)             /*!< 0x00000008 */
+#define EXTI_FTSR1_FT3               EXTI_FTSR1_FT3_Msk                        /*!< Falling trigger configuration for input line 3 */
+#define EXTI_FTSR1_FT4_Pos           (4U)
+#define EXTI_FTSR1_FT4_Msk           (0x1UL << EXTI_FTSR1_FT4_Pos)             /*!< 0x00000010 */
+#define EXTI_FTSR1_FT4               EXTI_FTSR1_FT4_Msk                        /*!< Falling trigger configuration for input line 4 */
+#define EXTI_FTSR1_FT5_Pos           (5U)
+#define EXTI_FTSR1_FT5_Msk           (0x1UL << EXTI_FTSR1_FT5_Pos)             /*!< 0x00000020 */
+#define EXTI_FTSR1_FT5               EXTI_FTSR1_FT5_Msk                        /*!< Falling trigger configuration for input line 5 */
+#define EXTI_FTSR1_FT6_Pos           (6U)
+#define EXTI_FTSR1_FT6_Msk           (0x1UL << EXTI_FTSR1_FT6_Pos)             /*!< 0x00000040 */
+#define EXTI_FTSR1_FT6               EXTI_FTSR1_FT6_Msk                        /*!< Falling trigger configuration for input line 6 */
+#define EXTI_FTSR1_FT7_Pos           (7U)
+#define EXTI_FTSR1_FT7_Msk           (0x1UL << EXTI_FTSR1_FT7_Pos)             /*!< 0x00000080 */
+#define EXTI_FTSR1_FT7               EXTI_FTSR1_FT7_Msk                        /*!< Falling trigger configuration for input line 7 */
+#define EXTI_FTSR1_FT8_Pos           (8U)
+#define EXTI_FTSR1_FT8_Msk           (0x1UL << EXTI_FTSR1_FT8_Pos)             /*!< 0x00000100 */
+#define EXTI_FTSR1_FT8               EXTI_FTSR1_FT8_Msk                        /*!< Falling trigger configuration for input line 8 */
+#define EXTI_FTSR1_FT9_Pos           (9U)
+#define EXTI_FTSR1_FT9_Msk           (0x1UL << EXTI_FTSR1_FT9_Pos)             /*!< 0x00000200 */
+#define EXTI_FTSR1_FT9               EXTI_FTSR1_FT9_Msk                        /*!< Falling trigger configuration for input line 9 */
+#define EXTI_FTSR1_FT10_Pos          (10U)
+#define EXTI_FTSR1_FT10_Msk          (0x1UL << EXTI_FTSR1_FT10_Pos)            /*!< 0x00000400 */
+#define EXTI_FTSR1_FT10              EXTI_FTSR1_FT10_Msk                       /*!< Falling trigger configuration for input line 10 */
+#define EXTI_FTSR1_FT11_Pos          (11U)
+#define EXTI_FTSR1_FT11_Msk          (0x1UL << EXTI_FTSR1_FT11_Pos)            /*!< 0x00000800 */
+#define EXTI_FTSR1_FT11              EXTI_FTSR1_FT11_Msk                       /*!< Falling trigger configuration for input line 11 */
+#define EXTI_FTSR1_FT12_Pos          (12U)
+#define EXTI_FTSR1_FT12_Msk          (0x1UL << EXTI_FTSR1_FT12_Pos)            /*!< 0x00001000 */
+#define EXTI_FTSR1_FT12              EXTI_FTSR1_FT12_Msk                       /*!< Falling trigger configuration for input line 12 */
+#define EXTI_FTSR1_FT13_Pos          (13U)
+#define EXTI_FTSR1_FT13_Msk          (0x1UL << EXTI_FTSR1_FT13_Pos)            /*!< 0x00002000 */
+#define EXTI_FTSR1_FT13              EXTI_FTSR1_FT13_Msk                       /*!< Falling trigger configuration for input line 13 */
+#define EXTI_FTSR1_FT14_Pos          (14U)
+#define EXTI_FTSR1_FT14_Msk          (0x1UL << EXTI_FTSR1_FT14_Pos)            /*!< 0x00004000 */
+#define EXTI_FTSR1_FT14              EXTI_FTSR1_FT14_Msk                       /*!< Falling trigger configuration for input line 14 */
+#define EXTI_FTSR1_FT15_Pos          (15U)
+#define EXTI_FTSR1_FT15_Msk          (0x1UL << EXTI_FTSR1_FT15_Pos)            /*!< 0x00008000 */
+#define EXTI_FTSR1_FT15              EXTI_FTSR1_FT15_Msk                       /*!< Falling trigger configuration for input line 15 */
+#define EXTI_FTSR1_FT16_Pos          (16U)
+#define EXTI_FTSR1_FT16_Msk          (0x1UL << EXTI_FTSR1_FT16_Pos)            /*!< 0x00010000 */
+#define EXTI_FTSR1_FT16              EXTI_FTSR1_FT16_Msk                       /*!< Falling trigger configuration for input line 16 */
+
+/******************  Bit definition for EXTI_SWIER1 register  *****************/
+#define EXTI_SWIER1_SWI0_Pos         (0U)
+#define EXTI_SWIER1_SWI0_Msk         (0x1UL << EXTI_SWIER1_SWI0_Pos)           /*!< 0x00000001 */
+#define EXTI_SWIER1_SWI0             EXTI_SWIER1_SWI0_Msk                      /*!< Software Interrupt on line 0 */
+#define EXTI_SWIER1_SWI1_Pos         (1U)
+#define EXTI_SWIER1_SWI1_Msk         (0x1UL << EXTI_SWIER1_SWI1_Pos)           /*!< 0x00000002 */
+#define EXTI_SWIER1_SWI1             EXTI_SWIER1_SWI1_Msk                      /*!< Software Interrupt on line 1 */
+#define EXTI_SWIER1_SWI2_Pos         (2U)
+#define EXTI_SWIER1_SWI2_Msk         (0x1UL << EXTI_SWIER1_SWI2_Pos)           /*!< 0x00000004 */
+#define EXTI_SWIER1_SWI2             EXTI_SWIER1_SWI2_Msk                      /*!< Software Interrupt on line 2 */
+#define EXTI_SWIER1_SWI3_Pos         (3U)
+#define EXTI_SWIER1_SWI3_Msk         (0x1UL << EXTI_SWIER1_SWI3_Pos)           /*!< 0x00000008 */
+#define EXTI_SWIER1_SWI3             EXTI_SWIER1_SWI3_Msk                      /*!< Software Interrupt on line 3 */
+#define EXTI_SWIER1_SWI4_Pos         (4U)
+#define EXTI_SWIER1_SWI4_Msk         (0x1UL << EXTI_SWIER1_SWI4_Pos)           /*!< 0x00000010 */
+#define EXTI_SWIER1_SWI4             EXTI_SWIER1_SWI4_Msk                      /*!< Software Interrupt on line 4 */
+#define EXTI_SWIER1_SWI5_Pos         (5U)
+#define EXTI_SWIER1_SWI5_Msk         (0x1UL << EXTI_SWIER1_SWI5_Pos)           /*!< 0x00000020 */
+#define EXTI_SWIER1_SWI5             EXTI_SWIER1_SWI5_Msk                      /*!< Software Interrupt on line 5 */
+#define EXTI_SWIER1_SWI6_Pos         (6U)
+#define EXTI_SWIER1_SWI6_Msk         (0x1UL << EXTI_SWIER1_SWI6_Pos)           /*!< 0x00000040 */
+#define EXTI_SWIER1_SWI6             EXTI_SWIER1_SWI6_Msk                      /*!< Software Interrupt on line 6 */
+#define EXTI_SWIER1_SWI7_Pos         (7U)
+#define EXTI_SWIER1_SWI7_Msk         (0x1UL << EXTI_SWIER1_SWI7_Pos)           /*!< 0x00000080 */
+#define EXTI_SWIER1_SWI7             EXTI_SWIER1_SWI7_Msk                      /*!< Software Interrupt on line 7 */
+#define EXTI_SWIER1_SWI8_Pos         (8U)
+#define EXTI_SWIER1_SWI8_Msk         (0x1UL << EXTI_SWIER1_SWI8_Pos)           /*!< 0x00000100 */
+#define EXTI_SWIER1_SWI8             EXTI_SWIER1_SWI8_Msk                      /*!< Software Interrupt on line 8 */
+#define EXTI_SWIER1_SWI9_Pos         (9U)
+#define EXTI_SWIER1_SWI9_Msk         (0x1UL << EXTI_SWIER1_SWI9_Pos)           /*!< 0x00000200 */
+#define EXTI_SWIER1_SWI9             EXTI_SWIER1_SWI9_Msk                      /*!< Software Interrupt on line 9 */
+#define EXTI_SWIER1_SWI10_Pos        (10U)
+#define EXTI_SWIER1_SWI10_Msk        (0x1UL << EXTI_SWIER1_SWI10_Pos)          /*!< 0x00000400 */
+#define EXTI_SWIER1_SWI10            EXTI_SWIER1_SWI10_Msk                     /*!< Software Interrupt on line 10 */
+#define EXTI_SWIER1_SWI11_Pos        (11U)
+#define EXTI_SWIER1_SWI11_Msk        (0x1UL << EXTI_SWIER1_SWI11_Pos)          /*!< 0x00000800 */
+#define EXTI_SWIER1_SWI11            EXTI_SWIER1_SWI11_Msk                     /*!< Software Interrupt on line 11 */
+#define EXTI_SWIER1_SWI12_Pos        (12U)
+#define EXTI_SWIER1_SWI12_Msk        (0x1UL << EXTI_SWIER1_SWI12_Pos)          /*!< 0x00001000 */
+#define EXTI_SWIER1_SWI12            EXTI_SWIER1_SWI12_Msk                     /*!< Software Interrupt on line 12 */
+#define EXTI_SWIER1_SWI13_Pos        (13U)
+#define EXTI_SWIER1_SWI13_Msk        (0x1UL << EXTI_SWIER1_SWI13_Pos)          /*!< 0x00002000 */
+#define EXTI_SWIER1_SWI13            EXTI_SWIER1_SWI13_Msk                     /*!< Software Interrupt on line 13 */
+#define EXTI_SWIER1_SWI14_Pos        (14U)
+#define EXTI_SWIER1_SWI14_Msk        (0x1UL << EXTI_SWIER1_SWI14_Pos)          /*!< 0x00004000 */
+#define EXTI_SWIER1_SWI14            EXTI_SWIER1_SWI14_Msk                     /*!< Software Interrupt on line 14 */
+#define EXTI_SWIER1_SWI15_Pos        (15U)
+#define EXTI_SWIER1_SWI15_Msk        (0x1UL << EXTI_SWIER1_SWI15_Pos)          /*!< 0x00008000 */
+#define EXTI_SWIER1_SWI15            EXTI_SWIER1_SWI15_Msk                     /*!< Software Interrupt on line 15 */
+#define EXTI_SWIER1_SWI16_Pos        (16U)
+#define EXTI_SWIER1_SWI16_Msk        (0x1UL << EXTI_SWIER1_SWI16_Pos)          /*!< 0x00010000 */
+#define EXTI_SWIER1_SWI16            EXTI_SWIER1_SWI16_Msk                     /*!< Software Interrupt on line 16 */
+
+/*******************  Bit definition for EXTI_RPR1 register  ******************/
+#define EXTI_RPR1_RPIF0_Pos          (0U)
+#define EXTI_RPR1_RPIF0_Msk          (0x1UL << EXTI_RPR1_RPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_RPR1_RPIF0              EXTI_RPR1_RPIF0_Msk                       /*!< Rising Pending Interrupt Flag on line 0 */
+#define EXTI_RPR1_RPIF1_Pos          (1U)
+#define EXTI_RPR1_RPIF1_Msk          (0x1UL << EXTI_RPR1_RPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_RPR1_RPIF1              EXTI_RPR1_RPIF1_Msk                       /*!< Rising Pending Interrupt Flag on line 1 */
+#define EXTI_RPR1_RPIF2_Pos          (2U)
+#define EXTI_RPR1_RPIF2_Msk          (0x1UL << EXTI_RPR1_RPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_RPR1_RPIF2              EXTI_RPR1_RPIF2_Msk                       /*!< Rising Pending Interrupt Flag on line 2 */
+#define EXTI_RPR1_RPIF3_Pos          (3U)
+#define EXTI_RPR1_RPIF3_Msk          (0x1UL << EXTI_RPR1_RPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_RPR1_RPIF3              EXTI_RPR1_RPIF3_Msk                       /*!< Rising Pending Interrupt Flag on line 3 */
+#define EXTI_RPR1_RPIF4_Pos          (4U)
+#define EXTI_RPR1_RPIF4_Msk          (0x1UL << EXTI_RPR1_RPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_RPR1_RPIF4              EXTI_RPR1_RPIF4_Msk                       /*!< Rising Pending Interrupt Flag on line 4 */
+#define EXTI_RPR1_RPIF5_Pos          (5U)
+#define EXTI_RPR1_RPIF5_Msk          (0x1UL << EXTI_RPR1_RPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_RPR1_RPIF5              EXTI_RPR1_RPIF5_Msk                       /*!< Rising Pending Interrupt Flag on line 5 */
+#define EXTI_RPR1_RPIF6_Pos          (6U)
+#define EXTI_RPR1_RPIF6_Msk          (0x1UL << EXTI_RPR1_RPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_RPR1_RPIF6              EXTI_RPR1_RPIF6_Msk                       /*!< Rising Pending Interrupt Flag on line 6 */
+#define EXTI_RPR1_RPIF7_Pos          (7U)
+#define EXTI_RPR1_RPIF7_Msk          (0x1UL << EXTI_RPR1_RPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_RPR1_RPIF7              EXTI_RPR1_RPIF7_Msk                       /*!< Rising Pending Interrupt Flag on line 7 */
+#define EXTI_RPR1_RPIF8_Pos          (8U)
+#define EXTI_RPR1_RPIF8_Msk          (0x1UL << EXTI_RPR1_RPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_RPR1_RPIF8              EXTI_RPR1_RPIF8_Msk                       /*!< Rising Pending Interrupt Flag on line 8 */
+#define EXTI_RPR1_RPIF9_Pos          (9U)
+#define EXTI_RPR1_RPIF9_Msk          (0x1UL << EXTI_RPR1_RPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_RPR1_RPIF9              EXTI_RPR1_RPIF9_Msk                       /*!< Rising Pending Interrupt Flag on line 9 */
+#define EXTI_RPR1_RPIF10_Pos         (10U)
+#define EXTI_RPR1_RPIF10_Msk         (0x1UL << EXTI_RPR1_RPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_RPR1_RPIF10             EXTI_RPR1_RPIF10_Msk                      /*!< Rising Pending Interrupt Flag on line 10 */
+#define EXTI_RPR1_RPIF11_Pos         (11U)
+#define EXTI_RPR1_RPIF11_Msk         (0x1UL << EXTI_RPR1_RPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_RPR1_RPIF11             EXTI_RPR1_RPIF11_Msk                      /*!< Rising Pending Interrupt Flag on line 11 */
+#define EXTI_RPR1_RPIF12_Pos         (12U)
+#define EXTI_RPR1_RPIF12_Msk         (0x1UL << EXTI_RPR1_RPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_RPR1_RPIF12             EXTI_RPR1_RPIF12_Msk                      /*!< Rising Pending Interrupt Flag on line 12 */
+#define EXTI_RPR1_RPIF13_Pos         (13U)
+#define EXTI_RPR1_RPIF13_Msk         (0x1UL << EXTI_RPR1_RPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_RPR1_RPIF13             EXTI_RPR1_RPIF13_Msk                      /*!< Rising Pending Interrupt Flag on line 13 */
+#define EXTI_RPR1_RPIF14_Pos         (14U)
+#define EXTI_RPR1_RPIF14_Msk         (0x1UL << EXTI_RPR1_RPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_RPR1_RPIF14             EXTI_RPR1_RPIF14_Msk                      /*!< Rising Pending Interrupt Flag on line 14 */
+#define EXTI_RPR1_RPIF15_Pos         (15U)
+#define EXTI_RPR1_RPIF15_Msk         (0x1UL << EXTI_RPR1_RPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_RPR1_RPIF15             EXTI_RPR1_RPIF15_Msk                      /*!< Rising Pending Interrupt Flag on line 15 */
+#define EXTI_RPR1_RPIF16_Pos         (16U)
+#define EXTI_RPR1_RPIF16_Msk         (0x1UL << EXTI_RPR1_RPIF16_Pos)           /*!< 0x00010000 */
+#define EXTI_RPR1_RPIF16             EXTI_RPR1_RPIF16_Msk                      /*!< Rising Pending Interrupt Flag on line 16 */
+
+/*******************  Bit definition for EXTI_FPR1 register  ******************/
+#define EXTI_FPR1_FPIF0_Pos          (0U)
+#define EXTI_FPR1_FPIF0_Msk          (0x1UL << EXTI_FPR1_FPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_FPR1_FPIF0              EXTI_FPR1_FPIF0_Msk                       /*!< Falling Pending Interrupt Flag on line 0 */
+#define EXTI_FPR1_FPIF1_Pos          (1U)
+#define EXTI_FPR1_FPIF1_Msk          (0x1UL << EXTI_FPR1_FPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_FPR1_FPIF1              EXTI_FPR1_FPIF1_Msk                       /*!< Falling Pending Interrupt Flag on line 1 */
+#define EXTI_FPR1_FPIF2_Pos          (2U)
+#define EXTI_FPR1_FPIF2_Msk          (0x1UL << EXTI_FPR1_FPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_FPR1_FPIF2              EXTI_FPR1_FPIF2_Msk                       /*!< Falling Pending Interrupt Flag on line 2 */
+#define EXTI_FPR1_FPIF3_Pos          (3U)
+#define EXTI_FPR1_FPIF3_Msk          (0x1UL << EXTI_FPR1_FPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_FPR1_FPIF3              EXTI_FPR1_FPIF3_Msk                       /*!< Falling Pending Interrupt Flag on line 3 */
+#define EXTI_FPR1_FPIF4_Pos          (4U)
+#define EXTI_FPR1_FPIF4_Msk          (0x1UL << EXTI_FPR1_FPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_FPR1_FPIF4              EXTI_FPR1_FPIF4_Msk                       /*!< Falling Pending Interrupt Flag on line 4 */
+#define EXTI_FPR1_FPIF5_Pos          (5U)
+#define EXTI_FPR1_FPIF5_Msk          (0x1UL << EXTI_FPR1_FPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_FPR1_FPIF5              EXTI_FPR1_FPIF5_Msk                       /*!< Falling Pending Interrupt Flag on line 5 */
+#define EXTI_FPR1_FPIF6_Pos          (6U)
+#define EXTI_FPR1_FPIF6_Msk          (0x1UL << EXTI_FPR1_FPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_FPR1_FPIF6              EXTI_FPR1_FPIF6_Msk                       /*!< Falling Pending Interrupt Flag on line 6 */
+#define EXTI_FPR1_FPIF7_Pos          (7U)
+#define EXTI_FPR1_FPIF7_Msk          (0x1UL << EXTI_FPR1_FPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_FPR1_FPIF7              EXTI_FPR1_FPIF7_Msk                       /*!< Falling Pending Interrupt Flag on line 7 */
+#define EXTI_FPR1_FPIF8_Pos          (8U)
+#define EXTI_FPR1_FPIF8_Msk          (0x1UL << EXTI_FPR1_FPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_FPR1_FPIF8              EXTI_FPR1_FPIF8_Msk                       /*!< Falling Pending Interrupt Flag on line 8 */
+#define EXTI_FPR1_FPIF9_Pos          (9U)
+#define EXTI_FPR1_FPIF9_Msk          (0x1UL << EXTI_FPR1_FPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_FPR1_FPIF9              EXTI_FPR1_FPIF9_Msk                       /*!< Falling Pending Interrupt Flag on line 9 */
+#define EXTI_FPR1_FPIF10_Pos         (10U)
+#define EXTI_FPR1_FPIF10_Msk         (0x1UL << EXTI_FPR1_FPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_FPR1_FPIF10             EXTI_FPR1_FPIF10_Msk                      /*!< Falling Pending Interrupt Flag on line 10 */
+#define EXTI_FPR1_FPIF11_Pos         (11U)
+#define EXTI_FPR1_FPIF11_Msk         (0x1UL << EXTI_FPR1_FPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_FPR1_FPIF11             EXTI_FPR1_FPIF11_Msk                      /*!< Falling Pending Interrupt Flag on line 11 */
+#define EXTI_FPR1_FPIF12_Pos         (12U)
+#define EXTI_FPR1_FPIF12_Msk         (0x1UL << EXTI_FPR1_FPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_FPR1_FPIF12             EXTI_FPR1_FPIF12_Msk                      /*!< Falling Pending Interrupt Flag on line 12 */
+#define EXTI_FPR1_FPIF13_Pos         (13U)
+#define EXTI_FPR1_FPIF13_Msk         (0x1UL << EXTI_FPR1_FPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_FPR1_FPIF13             EXTI_FPR1_FPIF13_Msk                      /*!< Falling Pending Interrupt Flag on line 13 */
+#define EXTI_FPR1_FPIF14_Pos         (14U)
+#define EXTI_FPR1_FPIF14_Msk         (0x1UL << EXTI_FPR1_FPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_FPR1_FPIF14             EXTI_FPR1_FPIF14_Msk                      /*!< Falling Pending Interrupt Flag on line 14 */
+#define EXTI_FPR1_FPIF15_Pos         (15U)
+#define EXTI_FPR1_FPIF15_Msk         (0x1UL << EXTI_FPR1_FPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_FPR1_FPIF15             EXTI_FPR1_FPIF15_Msk                      /*!< Falling Pending Interrupt Flag on line 15 */
+#define EXTI_FPR1_FPIF16_Pos         (16U)
+#define EXTI_FPR1_FPIF16_Msk         (0x1UL << EXTI_FPR1_FPIF16_Pos)           /*!< 0x00010000 */
+#define EXTI_FPR1_FPIF16             EXTI_FPR1_FPIF16_Msk                      /*!< Falling Pending Interrupt Flag on line 16 */
+
+/*****************  Bit definition for EXTI_EXTICR1 register  **************/
+#define EXTI_EXTICR1_EXTI0_Pos       (0U)
+#define EXTI_EXTICR1_EXTI0_Msk       (0x7UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR1_EXTI0           EXTI_EXTICR1_EXTI0_Msk                    /*!< EXTI 0 configuration */
+#define EXTI_EXTICR1_EXTI0_0         (0x1UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR1_EXTI0_1         (0x2UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR1_EXTI0_2         (0x4UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR1_EXTI1_Pos       (8U)
+#define EXTI_EXTICR1_EXTI1_Msk       (0x7UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR1_EXTI1           EXTI_EXTICR1_EXTI1_Msk                    /*!< EXTI 1 configuration */
+#define EXTI_EXTICR1_EXTI1_0         (0x1UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR1_EXTI1_1         (0x2UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR1_EXTI1_2         (0x4UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR1_EXTI2_Pos       (16U)
+#define EXTI_EXTICR1_EXTI2_Msk       (0x7UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR1_EXTI2           EXTI_EXTICR1_EXTI2_Msk                    /*!< EXTI 2 configuration */
+#define EXTI_EXTICR1_EXTI2_0         (0x1UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR1_EXTI2_1         (0x2UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR1_EXTI2_2         (0x4UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR1_EXTI3_Pos       (24U)
+#define EXTI_EXTICR1_EXTI3_Msk       (0x7UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR1_EXTI3           EXTI_EXTICR1_EXTI3_Msk                    /*!< EXTI 3 configuration */
+#define EXTI_EXTICR1_EXTI3_0         (0x1UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR1_EXTI3_1         (0x2UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR1_EXTI3_2         (0x4UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR2 register  **************/
+#define EXTI_EXTICR2_EXTI4_Pos       (0U)
+#define EXTI_EXTICR2_EXTI4_Msk       (0x7UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR2_EXTI4           EXTI_EXTICR2_EXTI4_Msk                    /*!< EXTI 4 configuration */
+#define EXTI_EXTICR2_EXTI4_0         (0x1UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR2_EXTI4_1         (0x2UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR2_EXTI4_2         (0x4UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR2_EXTI5_Pos       (8U)
+#define EXTI_EXTICR2_EXTI5_Msk       (0x7UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR2_EXTI5           EXTI_EXTICR2_EXTI5_Msk                    /*!< EXTI 5 configuration */
+#define EXTI_EXTICR2_EXTI5_0         (0x1UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR2_EXTI5_1         (0x2UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR2_EXTI5_2         (0x4UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR2_EXTI6_Pos       (16U)
+#define EXTI_EXTICR2_EXTI6_Msk       (0x7UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR2_EXTI6           EXTI_EXTICR2_EXTI6_Msk                    /*!< EXTI 6 configuration */
+#define EXTI_EXTICR2_EXTI6_0         (0x1UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR2_EXTI6_1         (0x2UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR2_EXTI6_2         (0x4UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR2_EXTI7_Pos       (24U)
+#define EXTI_EXTICR2_EXTI7_Msk       (0x7UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR2_EXTI7           EXTI_EXTICR2_EXTI7_Msk                    /*!< EXTI 7 configuration */
+#define EXTI_EXTICR2_EXTI7_0         (0x1UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR2_EXTI7_1         (0x2UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR2_EXTI7_2         (0x4UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR3 register  **************/
+#define EXTI_EXTICR3_EXTI8_Pos       (0U)
+#define EXTI_EXTICR3_EXTI8_Msk       (0x7UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR3_EXTI8           EXTI_EXTICR3_EXTI8_Msk                    /*!< EXTI 8 configuration */
+#define EXTI_EXTICR3_EXTI8_0         (0x1UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR3_EXTI8_1         (0x2UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR3_EXTI8_2         (0x4UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR3_EXTI9_Pos       (8U)
+#define EXTI_EXTICR3_EXTI9_Msk       (0x7UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR3_EXTI9           EXTI_EXTICR3_EXTI9_Msk                    /*!< EXTI 9 configuration */
+#define EXTI_EXTICR3_EXTI9_0         (0x1UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR3_EXTI9_1         (0x2UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR3_EXTI9_2         (0x4UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR3_EXTI10_Pos      (16U)
+#define EXTI_EXTICR3_EXTI10_Msk      (0x7UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR3_EXTI10          EXTI_EXTICR3_EXTI10_Msk                   /*!< EXTI 10 configuration */
+#define EXTI_EXTICR3_EXTI10_0        (0x1UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR3_EXTI10_1        (0x2UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR3_EXTI10_2        (0x4UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR3_EXTI11_Pos      (24U)
+#define EXTI_EXTICR3_EXTI11_Msk      (0x7UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR3_EXTI11          EXTI_EXTICR3_EXTI11_Msk                   /*!< EXTI 11 configuration */
+#define EXTI_EXTICR3_EXTI11_0        (0x1UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR3_EXTI11_1        (0x2UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR3_EXTI11_2        (0x4UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR4 register  **************/
+#define EXTI_EXTICR4_EXTI12_Pos      (0U)
+#define EXTI_EXTICR4_EXTI12_Msk      (0x7UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000007 */
+#define EXTI_EXTICR4_EXTI12          EXTI_EXTICR4_EXTI12_Msk                   /*!< EXTI 12 configuration */
+#define EXTI_EXTICR4_EXTI12_0        (0x1UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000001 */
+#define EXTI_EXTICR4_EXTI12_1        (0x2UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000002 */
+#define EXTI_EXTICR4_EXTI12_2        (0x4UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000004 */
+#define EXTI_EXTICR4_EXTI13_Pos      (8U)
+#define EXTI_EXTICR4_EXTI13_Msk      (0x7UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000700 */
+#define EXTI_EXTICR4_EXTI13          EXTI_EXTICR4_EXTI13_Msk                   /*!< EXTI 13 configuration */
+#define EXTI_EXTICR4_EXTI13_0        (0x1UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000100 */
+#define EXTI_EXTICR4_EXTI13_1        (0x2UL << EXTI_EXTICR4_EXTI13_Pos)       /*!< 0x00000200 */
+#define EXTI_EXTICR4_EXTI13_2        (0x4UL << EXTI_EXTICR4_EXTI13_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR4_EXTI14_Pos      (16U)
+#define EXTI_EXTICR4_EXTI14_Msk      (0x7UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR4_EXTI14          EXTI_EXTICR4_EXTI14_Msk                   /*!< EXTI 14 configuration */
+#define EXTI_EXTICR4_EXTI14_0        (0x1UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR4_EXTI14_1        (0x2UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR4_EXTI14_2        (0x4UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR4_EXTI15_Pos      (24U)
+#define EXTI_EXTICR4_EXTI15_Msk      (0x7UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR4_EXTI15          EXTI_EXTICR4_EXTI15_Msk                   /*!< EXTI 15 configuration */
+#define EXTI_EXTICR4_EXTI15_0        (0x1UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR4_EXTI15_1        (0x2UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR4_EXTI15_2        (0x4UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x04000000 */
+
+/*******************  Bit definition for EXTI_IMR1 register  ******************/
+#define EXTI_IMR1_IM0_Pos            (0U)
+#define EXTI_IMR1_IM0_Msk            (0x1UL << EXTI_IMR1_IM0_Pos)              /*!< 0x00000001 */
+#define EXTI_IMR1_IM0                EXTI_IMR1_IM0_Msk                         /*!< Interrupt Mask on line 0 */
+#define EXTI_IMR1_IM1_Pos            (1U)
+#define EXTI_IMR1_IM1_Msk            (0x1UL << EXTI_IMR1_IM1_Pos)              /*!< 0x00000002 */
+#define EXTI_IMR1_IM1                EXTI_IMR1_IM1_Msk                         /*!< Interrupt Mask on line 1 */
+#define EXTI_IMR1_IM2_Pos            (2U)
+#define EXTI_IMR1_IM2_Msk            (0x1UL << EXTI_IMR1_IM2_Pos)              /*!< 0x00000004 */
+#define EXTI_IMR1_IM2                EXTI_IMR1_IM2_Msk                         /*!< Interrupt Mask on line 2 */
+#define EXTI_IMR1_IM3_Pos            (3U)
+#define EXTI_IMR1_IM3_Msk            (0x1UL << EXTI_IMR1_IM3_Pos)              /*!< 0x00000008 */
+#define EXTI_IMR1_IM3                EXTI_IMR1_IM3_Msk                         /*!< Interrupt Mask on line 3 */
+#define EXTI_IMR1_IM4_Pos            (4U)
+#define EXTI_IMR1_IM4_Msk            (0x1UL << EXTI_IMR1_IM4_Pos)              /*!< 0x00000010 */
+#define EXTI_IMR1_IM4                EXTI_IMR1_IM4_Msk                         /*!< Interrupt Mask on line 4 */
+#define EXTI_IMR1_IM5_Pos            (5U)
+#define EXTI_IMR1_IM5_Msk            (0x1UL << EXTI_IMR1_IM5_Pos)              /*!< 0x00000020 */
+#define EXTI_IMR1_IM5                EXTI_IMR1_IM5_Msk                         /*!< Interrupt Mask on line 5 */
+#define EXTI_IMR1_IM6_Pos            (6U)
+#define EXTI_IMR1_IM6_Msk            (0x1UL << EXTI_IMR1_IM6_Pos)              /*!< 0x00000040 */
+#define EXTI_IMR1_IM6                EXTI_IMR1_IM6_Msk                         /*!< Interrupt Mask on line 6 */
+#define EXTI_IMR1_IM7_Pos            (7U)
+#define EXTI_IMR1_IM7_Msk            (0x1UL << EXTI_IMR1_IM7_Pos)              /*!< 0x00000080 */
+#define EXTI_IMR1_IM7                EXTI_IMR1_IM7_Msk                         /*!< Interrupt Mask on line 7 */
+#define EXTI_IMR1_IM8_Pos            (8U)
+#define EXTI_IMR1_IM8_Msk            (0x1UL << EXTI_IMR1_IM8_Pos)              /*!< 0x00000100 */
+#define EXTI_IMR1_IM8                EXTI_IMR1_IM8_Msk                         /*!< Interrupt Mask on line 8 */
+#define EXTI_IMR1_IM9_Pos            (9U)
+#define EXTI_IMR1_IM9_Msk            (0x1UL << EXTI_IMR1_IM9_Pos)              /*!< 0x00000200 */
+#define EXTI_IMR1_IM9                EXTI_IMR1_IM9_Msk                         /*!< Interrupt Mask on line 9 */
+#define EXTI_IMR1_IM10_Pos           (10U)
+#define EXTI_IMR1_IM10_Msk           (0x1UL << EXTI_IMR1_IM10_Pos)             /*!< 0x00000400 */
+#define EXTI_IMR1_IM10               EXTI_IMR1_IM10_Msk                        /*!< Interrupt Mask on line 10 */
+#define EXTI_IMR1_IM11_Pos           (11U)
+#define EXTI_IMR1_IM11_Msk           (0x1UL << EXTI_IMR1_IM11_Pos)             /*!< 0x00000800 */
+#define EXTI_IMR1_IM11               EXTI_IMR1_IM11_Msk                        /*!< Interrupt Mask on line 11 */
+#define EXTI_IMR1_IM12_Pos           (12U)
+#define EXTI_IMR1_IM12_Msk           (0x1UL << EXTI_IMR1_IM12_Pos)             /*!< 0x00001000 */
+#define EXTI_IMR1_IM12               EXTI_IMR1_IM12_Msk                        /*!< Interrupt Mask on line 12 */
+#define EXTI_IMR1_IM13_Pos           (13U)
+#define EXTI_IMR1_IM13_Msk           (0x1UL << EXTI_IMR1_IM13_Pos)             /*!< 0x00002000 */
+#define EXTI_IMR1_IM13               EXTI_IMR1_IM13_Msk                        /*!< Interrupt Mask on line 13 */
+#define EXTI_IMR1_IM14_Pos           (14U)
+#define EXTI_IMR1_IM14_Msk           (0x1UL << EXTI_IMR1_IM14_Pos)             /*!< 0x00004000 */
+#define EXTI_IMR1_IM14               EXTI_IMR1_IM14_Msk                        /*!< Interrupt Mask on line 14 */
+#define EXTI_IMR1_IM15_Pos           (15U)
+#define EXTI_IMR1_IM15_Msk           (0x1UL << EXTI_IMR1_IM15_Pos)             /*!< 0x00008000 */
+#define EXTI_IMR1_IM15               EXTI_IMR1_IM15_Msk                        /*!< Interrupt Mask on line 15 */
+#define EXTI_IMR1_IM16_Pos           (16U)
+#define EXTI_IMR1_IM16_Msk           (0x1UL << EXTI_IMR1_IM16_Pos)             /*!< 0x00010000 */
+#define EXTI_IMR1_IM16               EXTI_IMR1_IM16_Msk                        /*!< Interrupt Mask on line 16 */
+#define EXTI_IMR1_IM19_Pos           (19U)
+#define EXTI_IMR1_IM19_Msk           (0x1UL << EXTI_IMR1_IM19_Pos)             /*!< 0x00080000 */
+#define EXTI_IMR1_IM19               EXTI_IMR1_IM19_Msk                        /*!< Interrupt Mask on line 19 */
+#define EXTI_IMR1_IM21_Pos           (21U)
+#define EXTI_IMR1_IM21_Msk           (0x1UL << EXTI_IMR1_IM21_Pos)             /*!< 0x00200000 */
+#define EXTI_IMR1_IM21               EXTI_IMR1_IM21_Msk                        /*!< Interrupt Mask on line 21 */
+#define EXTI_IMR1_IM23_Pos           (23U)
+#define EXTI_IMR1_IM23_Msk           (0x1UL << EXTI_IMR1_IM23_Pos)             /*!< 0x00800000 */
+#define EXTI_IMR1_IM23               EXTI_IMR1_IM23_Msk                        /*!< Interrupt Mask on line 23 */
+#define EXTI_IMR1_IM25_Pos           (25U)
+#define EXTI_IMR1_IM25_Msk           (0x1UL << EXTI_IMR1_IM25_Pos)             /*!< 0x02000000 */
+#define EXTI_IMR1_IM25               EXTI_IMR1_IM25_Msk                        /*!< Interrupt Mask on line 25 */
+#define EXTI_IMR1_IM28_Pos           (28U)
+#define EXTI_IMR1_IM28_Msk           (0x1UL << EXTI_IMR1_IM28_Pos)             /*!< 0x10000000 */
+#define EXTI_IMR1_IM28               EXTI_IMR1_IM28_Msk                        /*!< Interrupt Mask on line 28 */
+#define EXTI_IMR1_IM29_Pos           (29U)
+#define EXTI_IMR1_IM29_Msk           (0x1UL << EXTI_IMR1_IM29_Pos)             /*!< 0x20000000 */
+#define EXTI_IMR1_IM29               EXTI_IMR1_IM29_Msk                        /*!< Interrupt Mask on line 29 */
+#define EXTI_IMR1_IM30_Pos           (30U)
+#define EXTI_IMR1_IM30_Msk           (0x1UL << EXTI_IMR1_IM30_Pos)             /*!< 0x40000000 */
+#define EXTI_IMR1_IM30               EXTI_IMR1_IM30_Msk                        /*!< Interrupt Mask on line 30 */
+#define EXTI_IMR1_IM31_Pos           (31U)
+#define EXTI_IMR1_IM31_Msk           (0x1UL << EXTI_IMR1_IM31_Pos)              /*!< 0x80000000 */
+#define EXTI_IMR1_IM31               EXTI_IMR1_IM31_Msk                        /*!< Interrupt Mask on line 31 */
+#define EXTI_IMR1_IM_Pos             (0U)
+#define EXTI_IMR1_IM_Msk             (0xF2A9FFFFUL << EXTI_IMR1_IM_Pos)        /*!< 0xF2A9FFFF */
+#define EXTI_IMR1_IM                 EXTI_IMR1_IM_Msk                          /*!< Interrupt Mask All */
+
+
+/*******************  Bit definition for EXTI_EMR1 register  ******************/
+#define EXTI_EMR1_EM0_Pos            (0U)
+#define EXTI_EMR1_EM0_Msk            (0x1UL << EXTI_EMR1_EM0_Pos)              /*!< 0x00000001 */
+#define EXTI_EMR1_EM0                EXTI_EMR1_EM0_Msk                         /*!< Event Mask on line 0 */
+#define EXTI_EMR1_EM1_Pos            (1U)
+#define EXTI_EMR1_EM1_Msk            (0x1UL << EXTI_EMR1_EM1_Pos)              /*!< 0x00000002 */
+#define EXTI_EMR1_EM1                EXTI_EMR1_EM1_Msk                         /*!< Event Mask on line 1 */
+#define EXTI_EMR1_EM2_Pos            (2U)
+#define EXTI_EMR1_EM2_Msk            (0x1UL << EXTI_EMR1_EM2_Pos)              /*!< 0x00000004 */
+#define EXTI_EMR1_EM2                EXTI_EMR1_EM2_Msk                         /*!< Event Mask on line 2 */
+#define EXTI_EMR1_EM3_Pos            (3U)
+#define EXTI_EMR1_EM3_Msk            (0x1UL << EXTI_EMR1_EM3_Pos)              /*!< 0x00000008 */
+#define EXTI_EMR1_EM3                EXTI_EMR1_EM3_Msk                         /*!< Event Mask on line 3 */
+#define EXTI_EMR1_EM4_Pos            (4U)
+#define EXTI_EMR1_EM4_Msk            (0x1UL << EXTI_EMR1_EM4_Pos)              /*!< 0x00000010 */
+#define EXTI_EMR1_EM4                EXTI_EMR1_EM4_Msk                         /*!< Event Mask on line 4 */
+#define EXTI_EMR1_EM5_Pos            (5U)
+#define EXTI_EMR1_EM5_Msk            (0x1UL << EXTI_EMR1_EM5_Pos)              /*!< 0x00000020 */
+#define EXTI_EMR1_EM5                EXTI_EMR1_EM5_Msk                         /*!< Event Mask on line 5 */
+#define EXTI_EMR1_EM6_Pos            (6U)
+#define EXTI_EMR1_EM6_Msk            (0x1UL << EXTI_EMR1_EM6_Pos)              /*!< 0x00000040 */
+#define EXTI_EMR1_EM6                EXTI_EMR1_EM6_Msk                         /*!< Event Mask on line 6 */
+#define EXTI_EMR1_EM7_Pos            (7U)
+#define EXTI_EMR1_EM7_Msk            (0x1UL << EXTI_EMR1_EM7_Pos)              /*!< 0x00000080 */
+#define EXTI_EMR1_EM7                EXTI_EMR1_EM7_Msk                         /*!< Event Mask on line 7 */
+#define EXTI_EMR1_EM8_Pos            (8U)
+#define EXTI_EMR1_EM8_Msk            (0x1UL << EXTI_EMR1_EM8_Pos)              /*!< 0x00000100 */
+#define EXTI_EMR1_EM8                EXTI_EMR1_EM8_Msk                         /*!< Event Mask on line 8 */
+#define EXTI_EMR1_EM9_Pos            (9U)
+#define EXTI_EMR1_EM9_Msk            (0x1UL << EXTI_EMR1_EM9_Pos)              /*!< 0x00000200 */
+#define EXTI_EMR1_EM9                EXTI_EMR1_EM9_Msk                         /*!< Event Mask on line 9 */
+#define EXTI_EMR1_EM10_Pos           (10U)
+#define EXTI_EMR1_EM10_Msk           (0x1UL << EXTI_EMR1_EM10_Pos)             /*!< 0x00000400 */
+#define EXTI_EMR1_EM10               EXTI_EMR1_EM10_Msk                        /*!< Event Mask on line 10 */
+#define EXTI_EMR1_EM11_Pos           (11U)
+#define EXTI_EMR1_EM11_Msk           (0x1UL << EXTI_EMR1_EM11_Pos)             /*!< 0x00000800 */
+#define EXTI_EMR1_EM11               EXTI_EMR1_EM11_Msk                        /*!< Event Mask on line 11 */
+#define EXTI_EMR1_EM12_Pos           (12U)
+#define EXTI_EMR1_EM12_Msk           (0x1UL << EXTI_EMR1_EM12_Pos)             /*!< 0x00001000 */
+#define EXTI_EMR1_EM12               EXTI_EMR1_EM12_Msk                        /*!< Event Mask on line 12 */
+#define EXTI_EMR1_EM13_Pos           (13U)
+#define EXTI_EMR1_EM13_Msk           (0x1UL << EXTI_EMR1_EM13_Pos)             /*!< 0x00002000 */
+#define EXTI_EMR1_EM13               EXTI_EMR1_EM13_Msk                        /*!< Event Mask on line 13 */
+#define EXTI_EMR1_EM14_Pos           (14U)
+#define EXTI_EMR1_EM14_Msk           (0x1UL << EXTI_EMR1_EM14_Pos)             /*!< 0x00004000 */
+#define EXTI_EMR1_EM14               EXTI_EMR1_EM14_Msk                        /*!< Event Mask on line 14 */
+#define EXTI_EMR1_EM15_Pos           (15U)
+#define EXTI_EMR1_EM15_Msk           (0x1UL << EXTI_EMR1_EM15_Pos)             /*!< 0x00008000 */
+#define EXTI_EMR1_EM15               EXTI_EMR1_EM15_Msk                        /*!< Event Mask on line 15 */
+#define EXTI_EMR1_EM16_Pos           (16U)
+#define EXTI_EMR1_EM16_Msk           (0x1UL << EXTI_EMR1_EM16_Pos)             /*!< 0x00010000 */
+#define EXTI_EMR1_EM16               EXTI_EMR1_EM16_Msk                        /*!< Event Mask on line 16 */
+#define EXTI_EMR1_EM19_Pos           (19U)
+#define EXTI_EMR1_EM19_Msk           (0x1UL << EXTI_EMR1_EM19_Pos)             /*!< 0x00080000 */
+#define EXTI_EMR1_EM19               EXTI_EMR1_EM19_Msk                        /*!< Event Mask on line 19 */
+#define EXTI_EMR1_EM21_Pos           (21U)
+#define EXTI_EMR1_EM21_Msk           (0x1UL << EXTI_EMR1_EM21_Pos)             /*!< 0x00200000 */
+#define EXTI_EMR1_EM21               EXTI_EMR1_EM21_Msk                        /*!< Event Mask on line 21 */
+#define EXTI_EMR1_EM23_Pos           (23U)
+#define EXTI_EMR1_EM23_Msk           (0x1UL << EXTI_EMR1_EM23_Pos)             /*!< 0x00800000 */
+#define EXTI_EMR1_EM23               EXTI_EMR1_EM23_Msk                        /*!< Event Mask on line 23 */
+#define EXTI_EMR1_EM25_Pos           (25U)
+#define EXTI_EMR1_EM25_Msk           (0x1UL << EXTI_EMR1_EM25_Pos)             /*!< 0x02000000 */
+#define EXTI_EMR1_EM25               EXTI_EMR1_EM25_Msk                        /*!< Event Mask on line 25 */
+#define EXTI_EMR1_EM28_Pos           (28U)
+#define EXTI_EMR1_EM28_Msk           (0x1UL << EXTI_EMR1_EM28_Pos)             /*!< 0x10000000 */
+#define EXTI_EMR1_EM28               EXTI_EMR1_EM28_Msk                        /*!< Event Mask on line 28 */
+#define EXTI_EMR1_EM29_Pos           (29U)
+#define EXTI_EMR1_EM29_Msk           (0x1UL << EXTI_EMR1_EM29_Pos)             /*!< 0x20000000 */
+#define EXTI_EMR1_EM29               EXTI_EMR1_EM29_Msk                        /*!< Event Mask on line 29 */
+#define EXTI_EMR1_EM30_Pos           (30U)
+#define EXTI_EMR1_EM30_Msk           (0x1UL << EXTI_EMR1_EM30_Pos)             /*!< 0x40000000 */
+#define EXTI_EMR1_EM30               EXTI_EMR1_EM30_Msk                        /*!< Event Mask on line 30 */
+#define EXTI_EMR1_EM31_Pos           (31U)
+#define EXTI_EMR1_EM31_Msk           (0x1UL << EXTI_EMR1_EM31_Pos)             /*!< 0x80000000 */
+#define EXTI_EMR1_EM31               EXTI_EMR1_EM31_Msk                        /*!< Event Mask on line 31 */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    FLASH                                   */
+/*                                                                            */
+/******************************************************************************/
+#define GPIO_NRST_CONFIG_SUPPORT         /*!< GPIO feature available only on specific devices: Configure NRST pin */
+#define FLASH_SECURABLE_MEMORY_SUPPORT   /*!< Flash feature available only on specific devices: allow to secure memory */
+#define FLASH_PCROP_SUPPORT              /*!< Flash feature available only on specific devices: proprietary code read protection areas selected by option */
+
+/*******************  Bits definition for FLASH_ACR register  *****************/
+#define FLASH_ACR_LATENCY_Pos                  (0U)
+#define FLASH_ACR_LATENCY_Msk                  (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */
+#define FLASH_ACR_LATENCY                      FLASH_ACR_LATENCY_Msk
+#define FLASH_ACR_LATENCY_0                    (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */
+#define FLASH_ACR_LATENCY_1                    (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */
+#define FLASH_ACR_LATENCY_2                    (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */
+#define FLASH_ACR_PRFTEN_Pos                   (8U)
+#define FLASH_ACR_PRFTEN_Msk                   (0x1UL << FLASH_ACR_PRFTEN_Pos)  /*!< 0x00000100 */
+#define FLASH_ACR_PRFTEN                       FLASH_ACR_PRFTEN_Msk
+#define FLASH_ACR_ICEN_Pos                     (9U)
+#define FLASH_ACR_ICEN_Msk                     (0x1UL << FLASH_ACR_ICEN_Pos)    /*!< 0x00000200 */
+#define FLASH_ACR_ICEN                         FLASH_ACR_ICEN_Msk
+#define FLASH_ACR_ICRST_Pos                    (11U)
+#define FLASH_ACR_ICRST_Msk                    (0x1UL << FLASH_ACR_ICRST_Pos)   /*!< 0x00000800 */
+#define FLASH_ACR_ICRST                        FLASH_ACR_ICRST_Msk
+#define FLASH_ACR_PROGEMPTY_Pos                (16U)
+#define FLASH_ACR_PROGEMPTY_Msk                (0x1UL << FLASH_ACR_PROGEMPTY_Pos) /*!< 0x00010000 */
+#define FLASH_ACR_PROGEMPTY                    FLASH_ACR_PROGEMPTY_Msk
+#define FLASH_ACR_DBG_SWEN_Pos                 (18U)
+#define FLASH_ACR_DBG_SWEN_Msk                 (0x1UL << FLASH_ACR_DBG_SWEN_Pos) /*!< 0x00040000 */
+#define FLASH_ACR_DBG_SWEN                     FLASH_ACR_DBG_SWEN_Msk
+
+/*******************  Bits definition for FLASH_SR register  ******************/
+#define FLASH_SR_EOP_Pos                       (0U)
+#define FLASH_SR_EOP_Msk                       (0x1UL << FLASH_SR_EOP_Pos)      /*!< 0x00000001 */
+#define FLASH_SR_EOP                           FLASH_SR_EOP_Msk
+#define FLASH_SR_OPERR_Pos                     (1U)
+#define FLASH_SR_OPERR_Msk                     (0x1UL << FLASH_SR_OPERR_Pos)    /*!< 0x00000002 */
+#define FLASH_SR_OPERR                         FLASH_SR_OPERR_Msk
+#define FLASH_SR_PROGERR_Pos                   (3U)
+#define FLASH_SR_PROGERR_Msk                   (0x1UL << FLASH_SR_PROGERR_Pos)  /*!< 0x00000008 */
+#define FLASH_SR_PROGERR                       FLASH_SR_PROGERR_Msk
+#define FLASH_SR_WRPERR_Pos                    (4U)
+#define FLASH_SR_WRPERR_Msk                    (0x1UL << FLASH_SR_WRPERR_Pos)   /*!< 0x00000010 */
+#define FLASH_SR_WRPERR                        FLASH_SR_WRPERR_Msk
+#define FLASH_SR_PGAERR_Pos                    (5U)
+#define FLASH_SR_PGAERR_Msk                    (0x1UL << FLASH_SR_PGAERR_Pos)   /*!< 0x00000020 */
+#define FLASH_SR_PGAERR                        FLASH_SR_PGAERR_Msk
+#define FLASH_SR_SIZERR_Pos                    (6U)
+#define FLASH_SR_SIZERR_Msk                    (0x1UL << FLASH_SR_SIZERR_Pos)   /*!< 0x00000040 */
+#define FLASH_SR_SIZERR                        FLASH_SR_SIZERR_Msk
+#define FLASH_SR_PGSERR_Pos                    (7U)
+#define FLASH_SR_PGSERR_Msk                    (0x1UL << FLASH_SR_PGSERR_Pos)   /*!< 0x00000080 */
+#define FLASH_SR_PGSERR                        FLASH_SR_PGSERR_Msk
+#define FLASH_SR_MISERR_Pos                    (8U)
+#define FLASH_SR_MISERR_Msk                    (0x1UL << FLASH_SR_MISERR_Pos)   /*!< 0x00000100 */
+#define FLASH_SR_MISERR                        FLASH_SR_MISERR_Msk
+#define FLASH_SR_FASTERR_Pos                   (9U)
+#define FLASH_SR_FASTERR_Msk                   (0x1UL << FLASH_SR_FASTERR_Pos)  /*!< 0x00000200 */
+#define FLASH_SR_FASTERR                       FLASH_SR_FASTERR_Msk
+#define FLASH_SR_RDERR_Pos                     (14U)
+#define FLASH_SR_RDERR_Msk                     (0x1UL << FLASH_SR_RDERR_Pos)    /*!< 0x00004000 */
+#define FLASH_SR_RDERR                         FLASH_SR_RDERR_Msk
+#define FLASH_SR_OPTVERR_Pos                   (15U)
+#define FLASH_SR_OPTVERR_Msk                   (0x1UL << FLASH_SR_OPTVERR_Pos)  /*!< 0x00008000 */
+#define FLASH_SR_OPTVERR                       FLASH_SR_OPTVERR_Msk
+#define FLASH_SR_BSY1_Pos                      (16U)
+#define FLASH_SR_BSY1_Msk                      (0x1UL << FLASH_SR_BSY1_Pos)     /*!< 0x00010000 */
+#define FLASH_SR_BSY1                          FLASH_SR_BSY1_Msk
+#define FLASH_SR_CFGBSY_Pos                    (18U)
+#define FLASH_SR_CFGBSY_Msk                    (0x1UL << FLASH_SR_CFGBSY_Pos)   /*!< 0x00040000 */
+#define FLASH_SR_CFGBSY                        FLASH_SR_CFGBSY_Msk
+
+/*******************  Bits definition for FLASH_CR register  ******************/
+#define FLASH_CR_PG_Pos                        (0U)
+#define FLASH_CR_PG_Msk                        (0x1UL << FLASH_CR_PG_Pos)         /*!< 0x00000001 */
+#define FLASH_CR_PG                            FLASH_CR_PG_Msk
+#define FLASH_CR_PER_Pos                       (1U)
+#define FLASH_CR_PER_Msk                       (0x1UL << FLASH_CR_PER_Pos)        /*!< 0x00000002 */
+#define FLASH_CR_PER                           FLASH_CR_PER_Msk
+#define FLASH_CR_MER1_Pos                      (2U)
+#define FLASH_CR_MER1_Msk                      (0x1UL << FLASH_CR_MER1_Pos)       /*!< 0x00000004 */
+#define FLASH_CR_MER1                          FLASH_CR_MER1_Msk
+#define FLASH_CR_PNB_Pos                       (3U)
+#define FLASH_CR_PNB_Msk                       (0x1FUL << FLASH_CR_PNB_Pos)       /*!< 0x000000F8 */
+#define FLASH_CR_PNB                           FLASH_CR_PNB_Msk
+#define FLASH_CR_STRT_Pos                      (16U)
+#define FLASH_CR_STRT_Msk                      (0x1UL << FLASH_CR_STRT_Pos)       /*!< 0x00010000 */
+#define FLASH_CR_STRT                          FLASH_CR_STRT_Msk
+#define FLASH_CR_OPTSTRT_Pos                   (17U)
+#define FLASH_CR_OPTSTRT_Msk                   (0x1UL << FLASH_CR_OPTSTRT_Pos)    /*!< 0x00020000 */
+#define FLASH_CR_OPTSTRT                       FLASH_CR_OPTSTRT_Msk
+#define FLASH_CR_FSTPG_Pos                     (18U)
+#define FLASH_CR_FSTPG_Msk                     (0x1UL << FLASH_CR_FSTPG_Pos)      /*!< 0x00040000 */
+#define FLASH_CR_FSTPG                         FLASH_CR_FSTPG_Msk
+#define FLASH_CR_EOPIE_Pos                     (24U)
+#define FLASH_CR_EOPIE_Msk                     (0x1UL << FLASH_CR_EOPIE_Pos)      /*!< 0x01000000 */
+#define FLASH_CR_EOPIE                         FLASH_CR_EOPIE_Msk
+#define FLASH_CR_ERRIE_Pos                     (25U)
+#define FLASH_CR_ERRIE_Msk                     (0x1UL << FLASH_CR_ERRIE_Pos)      /*!< 0x02000000 */
+#define FLASH_CR_ERRIE                         FLASH_CR_ERRIE_Msk
+#define FLASH_CR_RDERRIE_Pos                   (26U)
+#define FLASH_CR_RDERRIE_Msk                   (0x1UL << FLASH_CR_RDERRIE_Pos)    /*!< 0x04000000 */
+#define FLASH_CR_RDERRIE                       FLASH_CR_RDERRIE_Msk
+#define FLASH_CR_OBL_LAUNCH_Pos                (27U)
+#define FLASH_CR_OBL_LAUNCH_Msk                (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */
+#define FLASH_CR_OBL_LAUNCH                    FLASH_CR_OBL_LAUNCH_Msk
+#define FLASH_CR_SEC_PROT_Pos                  (28U)
+#define FLASH_CR_SEC_PROT_Msk                  (0x1UL << FLASH_CR_SEC_PROT_Pos)   /*!< 0x10000000 */
+#define FLASH_CR_SEC_PROT                      FLASH_CR_SEC_PROT_Msk
+#define FLASH_CR_OPTLOCK_Pos                   (30U)
+#define FLASH_CR_OPTLOCK_Msk                   (0x1UL << FLASH_CR_OPTLOCK_Pos)    /*!< 0x40000000 */
+#define FLASH_CR_OPTLOCK                       FLASH_CR_OPTLOCK_Msk
+#define FLASH_CR_LOCK_Pos                      (31U)
+#define FLASH_CR_LOCK_Msk                      (0x1UL << FLASH_CR_LOCK_Pos)       /*!< 0x80000000 */
+#define FLASH_CR_LOCK                          FLASH_CR_LOCK_Msk
+
+/*******************  Bits definition for FLASH_ECCR register  ****************/
+#define FLASH_ECCR_ADDR_ECC_Pos                (0U)
+#define FLASH_ECCR_ADDR_ECC_Msk                (0x3FFFUL << FLASH_ECCR_ADDR_ECC_Pos)  /*!< 0x00003FFF */
+#define FLASH_ECCR_ADDR_ECC                    FLASH_ECCR_ADDR_ECC_Msk
+#define FLASH_ECCR_SYSF_ECC_Pos                (20U)
+#define FLASH_ECCR_SYSF_ECC_Msk                (0x1UL << FLASH_ECCR_SYSF_ECC_Pos)     /*!< 0x00100000 */
+#define FLASH_ECCR_SYSF_ECC                    FLASH_ECCR_SYSF_ECC_Msk
+#define FLASH_ECCR_ECCCIE_Pos                  (24U)
+#define FLASH_ECCR_ECCCIE_Msk                  (0x1UL << FLASH_ECCR_ECCCIE_Pos)       /*!< 0x01000000 */
+#define FLASH_ECCR_ECCCIE                      FLASH_ECCR_ECCCIE_Msk
+#define FLASH_ECCR_ECCC_Pos                    (30U)
+#define FLASH_ECCR_ECCC_Msk                    (0x1UL << FLASH_ECCR_ECCC_Pos)         /*!< 0x40000000 */
+#define FLASH_ECCR_ECCC                        FLASH_ECCR_ECCC_Msk
+#define FLASH_ECCR_ECCD_Pos                    (31U)
+#define FLASH_ECCR_ECCD_Msk                    (0x1UL << FLASH_ECCR_ECCD_Pos)         /*!< 0x80000000 */
+#define FLASH_ECCR_ECCD                        FLASH_ECCR_ECCD_Msk
+
+/*******************  Bits definition for FLASH_OPTR register  ****************/
+#define FLASH_OPTR_RDP_Pos                     (0U)
+#define FLASH_OPTR_RDP_Msk                     (0xFFUL << FLASH_OPTR_RDP_Pos)             /*!< 0x000000FF */
+#define FLASH_OPTR_RDP                         FLASH_OPTR_RDP_Msk
+#define FLASH_OPTR_BOR_EN_Pos                  (8U)
+#define FLASH_OPTR_BOR_EN_Msk                  (0x1UL << FLASH_OPTR_BOR_EN_Pos)           /*!< 0x00000100 */
+#define FLASH_OPTR_BOR_EN                      FLASH_OPTR_BOR_EN_Msk
+#define FLASH_OPTR_BORR_LEV_Pos                (9U)
+#define FLASH_OPTR_BORR_LEV_Msk                (0x3UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000600 */
+#define FLASH_OPTR_BORR_LEV                    FLASH_OPTR_BORR_LEV_Msk
+#define FLASH_OPTR_BORR_LEV_0                  (0x1UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000200 */
+#define FLASH_OPTR_BORR_LEV_1                  (0x2UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000400 */
+#define FLASH_OPTR_BORF_LEV_Pos                (11U)
+#define FLASH_OPTR_BORF_LEV_Msk                (0x3UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00001800 */
+#define FLASH_OPTR_BORF_LEV                    FLASH_OPTR_BORF_LEV_Msk
+#define FLASH_OPTR_BORF_LEV_0                  (0x1UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00000800 */
+#define FLASH_OPTR_BORF_LEV_1                  (0x2UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00001000 */
+#define FLASH_OPTR_nRST_STOP_Pos               (13U)
+#define FLASH_OPTR_nRST_STOP_Msk               (0x1UL << FLASH_OPTR_nRST_STOP_Pos)        /*!< 0x00002000 */
+#define FLASH_OPTR_nRST_STOP                   FLASH_OPTR_nRST_STOP_Msk
+#define FLASH_OPTR_nRST_STDBY_Pos              (14U)
+#define FLASH_OPTR_nRST_STDBY_Msk              (0x1UL << FLASH_OPTR_nRST_STDBY_Pos)       /*!< 0x00004000 */
+#define FLASH_OPTR_nRST_STDBY                  FLASH_OPTR_nRST_STDBY_Msk
+#define FLASH_OPTR_nRST_SHDW_Pos               (15U)
+#define FLASH_OPTR_nRST_SHDW_Msk               (0x1UL << FLASH_OPTR_nRST_SHDW_Pos)        /*!< 0x00008000 */
+#define FLASH_OPTR_nRST_SHDW                   FLASH_OPTR_nRST_SHDW_Msk
+#define FLASH_OPTR_IWDG_SW_Pos                 (16U)
+#define FLASH_OPTR_IWDG_SW_Msk                 (0x1UL << FLASH_OPTR_IWDG_SW_Pos)          /*!< 0x00010000 */
+#define FLASH_OPTR_IWDG_SW                     FLASH_OPTR_IWDG_SW_Msk
+#define FLASH_OPTR_IWDG_STOP_Pos               (17U)
+#define FLASH_OPTR_IWDG_STOP_Msk               (0x1UL << FLASH_OPTR_IWDG_STOP_Pos)        /*!< 0x00020000 */
+#define FLASH_OPTR_IWDG_STOP                   FLASH_OPTR_IWDG_STOP_Msk
+#define FLASH_OPTR_IWDG_STDBY_Pos              (18U)
+#define FLASH_OPTR_IWDG_STDBY_Msk              (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos)       /*!< 0x00040000 */
+#define FLASH_OPTR_IWDG_STDBY                  FLASH_OPTR_IWDG_STDBY_Msk
+#define FLASH_OPTR_WWDG_SW_Pos                 (19U)
+#define FLASH_OPTR_WWDG_SW_Msk                 (0x1UL << FLASH_OPTR_WWDG_SW_Pos)          /*!< 0x00080000 */
+#define FLASH_OPTR_WWDG_SW                     FLASH_OPTR_WWDG_SW_Msk
+#define FLASH_OPTR_RAM_PARITY_CHECK_Pos        (22U)
+#define FLASH_OPTR_RAM_PARITY_CHECK_Msk        (0x1UL << FLASH_OPTR_RAM_PARITY_CHECK_Pos) /*!< 0x00400000 */
+#define FLASH_OPTR_RAM_PARITY_CHECK            FLASH_OPTR_RAM_PARITY_CHECK_Msk
+#define FLASH_OPTR_nBOOT_SEL_Pos               (24U)
+#define FLASH_OPTR_nBOOT_SEL_Msk               (0x1UL << FLASH_OPTR_nBOOT_SEL_Pos)        /*!< 0x01000000 */
+#define FLASH_OPTR_nBOOT_SEL                   FLASH_OPTR_nBOOT_SEL_Msk
+#define FLASH_OPTR_nBOOT1_Pos                  (25U)
+#define FLASH_OPTR_nBOOT1_Msk                  (0x1UL << FLASH_OPTR_nBOOT1_Pos)           /*!< 0x02000000 */
+#define FLASH_OPTR_nBOOT1                      FLASH_OPTR_nBOOT1_Msk
+#define FLASH_OPTR_nBOOT0_Pos                  (26U)
+#define FLASH_OPTR_nBOOT0_Msk                  (0x1UL << FLASH_OPTR_nBOOT0_Pos)           /*!< 0x04000000 */
+#define FLASH_OPTR_nBOOT0                      FLASH_OPTR_nBOOT0_Msk
+#define FLASH_OPTR_NRST_MODE_Pos               (27U)
+#define FLASH_OPTR_NRST_MODE_Msk               (0x3UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x18000000 */
+#define FLASH_OPTR_NRST_MODE                   FLASH_OPTR_NRST_MODE_Msk
+#define FLASH_OPTR_NRST_MODE_0                 (0x1UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x08000000 */
+#define FLASH_OPTR_NRST_MODE_1                 (0x2UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x10000000 */
+#define FLASH_OPTR_IRHEN_Pos                   (29U)
+#define FLASH_OPTR_IRHEN_Msk                   (0x1UL << FLASH_OPTR_IRHEN_Pos)            /*!< 0x20000000 */
+#define FLASH_OPTR_IRHEN                       FLASH_OPTR_IRHEN_Msk
+
+/******************  Bits definition for FLASH_PCROP1ASR register  ************/
+#define FLASH_PCROP1ASR_PCROP1A_STRT_Pos       (0U)
+#define FLASH_PCROP1ASR_PCROP1A_STRT_Msk       (0x7FUL << FLASH_PCROP1ASR_PCROP1A_STRT_Pos)   /*!< 0x0000007F */
+#define FLASH_PCROP1ASR_PCROP1A_STRT           FLASH_PCROP1ASR_PCROP1A_STRT_Msk
+
+/******************  Bits definition for FLASH_PCROP1AER register  ************/
+#define FLASH_PCROP1AER_PCROP1A_END_Pos        (0U)
+#define FLASH_PCROP1AER_PCROP1A_END_Msk        (0x7FUL << FLASH_PCROP1AER_PCROP1A_END_Pos)    /*!< 0x0000007F */
+#define FLASH_PCROP1AER_PCROP1A_END            FLASH_PCROP1AER_PCROP1A_END_Msk
+#define FLASH_PCROP1AER_PCROP_RDP_Pos          (31U)
+#define FLASH_PCROP1AER_PCROP_RDP_Msk          (0x1UL << FLASH_PCROP1AER_PCROP_RDP_Pos)       /*!< 0x80000000 */
+#define FLASH_PCROP1AER_PCROP_RDP              FLASH_PCROP1AER_PCROP_RDP_Msk
+
+/******************  Bits definition for FLASH_WRP1AR register  ***************/
+#define FLASH_WRP1AR_WRP1A_STRT_Pos            (0U)
+#define FLASH_WRP1AR_WRP1A_STRT_Msk            (0x1FUL << FLASH_WRP1AR_WRP1A_STRT_Pos) /*!< 0x0000001F */
+#define FLASH_WRP1AR_WRP1A_STRT                FLASH_WRP1AR_WRP1A_STRT_Msk
+#define FLASH_WRP1AR_WRP1A_END_Pos             (16U)
+#define FLASH_WRP1AR_WRP1A_END_Msk             (0x1FUL << FLASH_WRP1AR_WRP1A_END_Pos) /*!< 0x001F0000 */
+#define FLASH_WRP1AR_WRP1A_END                 FLASH_WRP1AR_WRP1A_END_Msk
+
+/******************  Bits definition for FLASH_WRP1BR register  ***************/
+#define FLASH_WRP1BR_WRP1B_STRT_Pos            (0U)
+#define FLASH_WRP1BR_WRP1B_STRT_Msk            (0x1FUL << FLASH_WRP1BR_WRP1B_STRT_Pos) /*!< 0x0000001F */
+#define FLASH_WRP1BR_WRP1B_STRT                FLASH_WRP1BR_WRP1B_STRT_Msk
+#define FLASH_WRP1BR_WRP1B_END_Pos             (16U)
+#define FLASH_WRP1BR_WRP1B_END_Msk             (0x1FUL << FLASH_WRP1BR_WRP1B_END_Pos) /*!< 0x001F0000 */
+#define FLASH_WRP1BR_WRP1B_END                 FLASH_WRP1BR_WRP1B_END_Msk
+
+/******************  Bits definition for FLASH_PCROP1BSR register  ************/
+#define FLASH_PCROP1BSR_PCROP1B_STRT_Pos       (0U)
+#define FLASH_PCROP1BSR_PCROP1B_STRT_Msk       (0x7FUL << FLASH_PCROP1BSR_PCROP1B_STRT_Pos)   /*!< 0x0000007F */
+#define FLASH_PCROP1BSR_PCROP1B_STRT           FLASH_PCROP1BSR_PCROP1B_STRT_Msk
+
+/******************  Bits definition for FLASH_PCROP1BER register  ************/
+#define FLASH_PCROP1BER_PCROP1B_END_Pos        (0U)
+#define FLASH_PCROP1BER_PCROP1B_END_Msk        (0x7FUL << FLASH_PCROP1BER_PCROP1B_END_Pos)    /*!< 0x0000007F */
+#define FLASH_PCROP1BER_PCROP1B_END            FLASH_PCROP1BER_PCROP1B_END_Msk
+
+
+/******************  Bits definition for FLASH_SECR register  *****************/
+#define FLASH_SECR_SEC_SIZE_Pos                (0U)
+#define FLASH_SECR_SEC_SIZE_Msk                (0x3FUL << FLASH_SECR_SEC_SIZE_Pos) /*!< 0x0000003F */
+#define FLASH_SECR_SEC_SIZE                    FLASH_SECR_SEC_SIZE_Msk
+#define FLASH_SECR_BOOT_LOCK_Pos               (16U)
+#define FLASH_SECR_BOOT_LOCK_Msk               (0x1UL << FLASH_SECR_BOOT_LOCK_Pos) /*!< 0x00010000 */
+#define FLASH_SECR_BOOT_LOCK                   FLASH_SECR_BOOT_LOCK_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                            General Purpose I/O                             */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bits definition for GPIO_MODER register  *****************/
+#define GPIO_MODER_MODE0_Pos           (0U)
+#define GPIO_MODER_MODE0_Msk           (0x3UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000003 */
+#define GPIO_MODER_MODE0               GPIO_MODER_MODE0_Msk
+#define GPIO_MODER_MODE0_0             (0x1UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000001 */
+#define GPIO_MODER_MODE0_1             (0x2UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000002 */
+#define GPIO_MODER_MODE1_Pos           (2U)
+#define GPIO_MODER_MODE1_Msk           (0x3UL << GPIO_MODER_MODE1_Pos)          /*!< 0x0000000C */
+#define GPIO_MODER_MODE1               GPIO_MODER_MODE1_Msk
+#define GPIO_MODER_MODE1_0             (0x1UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000004 */
+#define GPIO_MODER_MODE1_1             (0x2UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000008 */
+#define GPIO_MODER_MODE2_Pos           (4U)
+#define GPIO_MODER_MODE2_Msk           (0x3UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000030 */
+#define GPIO_MODER_MODE2               GPIO_MODER_MODE2_Msk
+#define GPIO_MODER_MODE2_0             (0x1UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000010 */
+#define GPIO_MODER_MODE2_1             (0x2UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000020 */
+#define GPIO_MODER_MODE3_Pos           (6U)
+#define GPIO_MODER_MODE3_Msk           (0x3UL << GPIO_MODER_MODE3_Pos)          /*!< 0x000000C0 */
+#define GPIO_MODER_MODE3               GPIO_MODER_MODE3_Msk
+#define GPIO_MODER_MODE3_0             (0x1UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000040 */
+#define GPIO_MODER_MODE3_1             (0x2UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000080 */
+#define GPIO_MODER_MODE4_Pos           (8U)
+#define GPIO_MODER_MODE4_Msk           (0x3UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000300 */
+#define GPIO_MODER_MODE4               GPIO_MODER_MODE4_Msk
+#define GPIO_MODER_MODE4_0             (0x1UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000100 */
+#define GPIO_MODER_MODE4_1             (0x2UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000200 */
+#define GPIO_MODER_MODE5_Pos           (10U)
+#define GPIO_MODER_MODE5_Msk           (0x3UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000C00 */
+#define GPIO_MODER_MODE5               GPIO_MODER_MODE5_Msk
+#define GPIO_MODER_MODE5_0             (0x1UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000400 */
+#define GPIO_MODER_MODE5_1             (0x2UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000800 */
+#define GPIO_MODER_MODE6_Pos           (12U)
+#define GPIO_MODER_MODE6_Msk           (0x3UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00003000 */
+#define GPIO_MODER_MODE6               GPIO_MODER_MODE6_Msk
+#define GPIO_MODER_MODE6_0             (0x1UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00001000 */
+#define GPIO_MODER_MODE6_1             (0x2UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00002000 */
+#define GPIO_MODER_MODE7_Pos           (14U)
+#define GPIO_MODER_MODE7_Msk           (0x3UL << GPIO_MODER_MODE7_Pos)          /*!< 0x0000C000 */
+#define GPIO_MODER_MODE7               GPIO_MODER_MODE7_Msk
+#define GPIO_MODER_MODE7_0             (0x1UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00004000 */
+#define GPIO_MODER_MODE7_1             (0x2UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00008000 */
+#define GPIO_MODER_MODE8_Pos           (16U)
+#define GPIO_MODER_MODE8_Msk           (0x3UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00030000 */
+#define GPIO_MODER_MODE8               GPIO_MODER_MODE8_Msk
+#define GPIO_MODER_MODE8_0             (0x1UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00010000 */
+#define GPIO_MODER_MODE8_1             (0x2UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00020000 */
+#define GPIO_MODER_MODE9_Pos           (18U)
+#define GPIO_MODER_MODE9_Msk           (0x3UL << GPIO_MODER_MODE9_Pos)          /*!< 0x000C0000 */
+#define GPIO_MODER_MODE9               GPIO_MODER_MODE9_Msk
+#define GPIO_MODER_MODE9_0             (0x1UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00040000 */
+#define GPIO_MODER_MODE9_1             (0x2UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00080000 */
+#define GPIO_MODER_MODE10_Pos          (20U)
+#define GPIO_MODER_MODE10_Msk          (0x3UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00300000 */
+#define GPIO_MODER_MODE10              GPIO_MODER_MODE10_Msk
+#define GPIO_MODER_MODE10_0            (0x1UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00100000 */
+#define GPIO_MODER_MODE10_1            (0x2UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00200000 */
+#define GPIO_MODER_MODE11_Pos          (22U)
+#define GPIO_MODER_MODE11_Msk          (0x3UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00C00000 */
+#define GPIO_MODER_MODE11              GPIO_MODER_MODE11_Msk
+#define GPIO_MODER_MODE11_0            (0x1UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00400000 */
+#define GPIO_MODER_MODE11_1            (0x2UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00800000 */
+#define GPIO_MODER_MODE12_Pos          (24U)
+#define GPIO_MODER_MODE12_Msk          (0x3UL << GPIO_MODER_MODE12_Pos)         /*!< 0x03000000 */
+#define GPIO_MODER_MODE12              GPIO_MODER_MODE12_Msk
+#define GPIO_MODER_MODE12_0            (0x1UL << GPIO_MODER_MODE12_Pos)         /*!< 0x01000000 */
+#define GPIO_MODER_MODE12_1            (0x2UL << GPIO_MODER_MODE12_Pos)         /*!< 0x02000000 */
+#define GPIO_MODER_MODE13_Pos          (26U)
+#define GPIO_MODER_MODE13_Msk          (0x3UL << GPIO_MODER_MODE13_Pos)         /*!< 0x0C000000 */
+#define GPIO_MODER_MODE13              GPIO_MODER_MODE13_Msk
+#define GPIO_MODER_MODE13_0            (0x1UL << GPIO_MODER_MODE13_Pos)         /*!< 0x04000000 */
+#define GPIO_MODER_MODE13_1            (0x2UL << GPIO_MODER_MODE13_Pos)         /*!< 0x08000000 */
+#define GPIO_MODER_MODE14_Pos          (28U)
+#define GPIO_MODER_MODE14_Msk          (0x3UL << GPIO_MODER_MODE14_Pos)         /*!< 0x30000000 */
+#define GPIO_MODER_MODE14              GPIO_MODER_MODE14_Msk
+#define GPIO_MODER_MODE14_0            (0x1UL << GPIO_MODER_MODE14_Pos)         /*!< 0x10000000 */
+#define GPIO_MODER_MODE14_1            (0x2UL << GPIO_MODER_MODE14_Pos)         /*!< 0x20000000 */
+#define GPIO_MODER_MODE15_Pos          (30U)
+#define GPIO_MODER_MODE15_Msk          (0x3UL << GPIO_MODER_MODE15_Pos)         /*!< 0xC0000000 */
+#define GPIO_MODER_MODE15              GPIO_MODER_MODE15_Msk
+#define GPIO_MODER_MODE15_0            (0x1UL << GPIO_MODER_MODE15_Pos)         /*!< 0x40000000 */
+#define GPIO_MODER_MODE15_1            (0x2UL << GPIO_MODER_MODE15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_OTYPER register  ****************/
+#define GPIO_OTYPER_OT0_Pos            (0U)
+#define GPIO_OTYPER_OT0_Msk            (0x1UL << GPIO_OTYPER_OT0_Pos)           /*!< 0x00000001 */
+#define GPIO_OTYPER_OT0                GPIO_OTYPER_OT0_Msk
+#define GPIO_OTYPER_OT1_Pos            (1U)
+#define GPIO_OTYPER_OT1_Msk            (0x1UL << GPIO_OTYPER_OT1_Pos)           /*!< 0x00000002 */
+#define GPIO_OTYPER_OT1                GPIO_OTYPER_OT1_Msk
+#define GPIO_OTYPER_OT2_Pos            (2U)
+#define GPIO_OTYPER_OT2_Msk            (0x1UL << GPIO_OTYPER_OT2_Pos)           /*!< 0x00000004 */
+#define GPIO_OTYPER_OT2                GPIO_OTYPER_OT2_Msk
+#define GPIO_OTYPER_OT3_Pos            (3U)
+#define GPIO_OTYPER_OT3_Msk            (0x1UL << GPIO_OTYPER_OT3_Pos)           /*!< 0x00000008 */
+#define GPIO_OTYPER_OT3                GPIO_OTYPER_OT3_Msk
+#define GPIO_OTYPER_OT4_Pos            (4U)
+#define GPIO_OTYPER_OT4_Msk            (0x1UL << GPIO_OTYPER_OT4_Pos)           /*!< 0x00000010 */
+#define GPIO_OTYPER_OT4                GPIO_OTYPER_OT4_Msk
+#define GPIO_OTYPER_OT5_Pos            (5U)
+#define GPIO_OTYPER_OT5_Msk            (0x1UL << GPIO_OTYPER_OT5_Pos)           /*!< 0x00000020 */
+#define GPIO_OTYPER_OT5                GPIO_OTYPER_OT5_Msk
+#define GPIO_OTYPER_OT6_Pos            (6U)
+#define GPIO_OTYPER_OT6_Msk            (0x1UL << GPIO_OTYPER_OT6_Pos)           /*!< 0x00000040 */
+#define GPIO_OTYPER_OT6                GPIO_OTYPER_OT6_Msk
+#define GPIO_OTYPER_OT7_Pos            (7U)
+#define GPIO_OTYPER_OT7_Msk            (0x1UL << GPIO_OTYPER_OT7_Pos)           /*!< 0x00000080 */
+#define GPIO_OTYPER_OT7                GPIO_OTYPER_OT7_Msk
+#define GPIO_OTYPER_OT8_Pos            (8U)
+#define GPIO_OTYPER_OT8_Msk            (0x1UL << GPIO_OTYPER_OT8_Pos)           /*!< 0x00000100 */
+#define GPIO_OTYPER_OT8                GPIO_OTYPER_OT8_Msk
+#define GPIO_OTYPER_OT9_Pos            (9U)
+#define GPIO_OTYPER_OT9_Msk            (0x1UL << GPIO_OTYPER_OT9_Pos)           /*!< 0x00000200 */
+#define GPIO_OTYPER_OT9                GPIO_OTYPER_OT9_Msk
+#define GPIO_OTYPER_OT10_Pos           (10U)
+#define GPIO_OTYPER_OT10_Msk           (0x1UL << GPIO_OTYPER_OT10_Pos)          /*!< 0x00000400 */
+#define GPIO_OTYPER_OT10               GPIO_OTYPER_OT10_Msk
+#define GPIO_OTYPER_OT11_Pos           (11U)
+#define GPIO_OTYPER_OT11_Msk           (0x1UL << GPIO_OTYPER_OT11_Pos)          /*!< 0x00000800 */
+#define GPIO_OTYPER_OT11               GPIO_OTYPER_OT11_Msk
+#define GPIO_OTYPER_OT12_Pos           (12U)
+#define GPIO_OTYPER_OT12_Msk           (0x1UL << GPIO_OTYPER_OT12_Pos)          /*!< 0x00001000 */
+#define GPIO_OTYPER_OT12               GPIO_OTYPER_OT12_Msk
+#define GPIO_OTYPER_OT13_Pos           (13U)
+#define GPIO_OTYPER_OT13_Msk           (0x1UL << GPIO_OTYPER_OT13_Pos)          /*!< 0x00002000 */
+#define GPIO_OTYPER_OT13               GPIO_OTYPER_OT13_Msk
+#define GPIO_OTYPER_OT14_Pos           (14U)
+#define GPIO_OTYPER_OT14_Msk           (0x1UL << GPIO_OTYPER_OT14_Pos)          /*!< 0x00004000 */
+#define GPIO_OTYPER_OT14               GPIO_OTYPER_OT14_Msk
+#define GPIO_OTYPER_OT15_Pos           (15U)
+#define GPIO_OTYPER_OT15_Msk           (0x1UL << GPIO_OTYPER_OT15_Pos)          /*!< 0x00008000 */
+#define GPIO_OTYPER_OT15               GPIO_OTYPER_OT15_Msk
+
+/******************  Bits definition for GPIO_OSPEEDR register  ***************/
+#define GPIO_OSPEEDR_OSPEED0_Pos       (0U)
+#define GPIO_OSPEEDR_OSPEED0_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000003 */
+#define GPIO_OSPEEDR_OSPEED0           GPIO_OSPEEDR_OSPEED0_Msk
+#define GPIO_OSPEEDR_OSPEED0_0         (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000001 */
+#define GPIO_OSPEEDR_OSPEED0_1         (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000002 */
+#define GPIO_OSPEEDR_OSPEED1_Pos       (2U)
+#define GPIO_OSPEEDR_OSPEED1_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x0000000C */
+#define GPIO_OSPEEDR_OSPEED1           GPIO_OSPEEDR_OSPEED1_Msk
+#define GPIO_OSPEEDR_OSPEED1_0         (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000004 */
+#define GPIO_OSPEEDR_OSPEED1_1         (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000008 */
+#define GPIO_OSPEEDR_OSPEED2_Pos       (4U)
+#define GPIO_OSPEEDR_OSPEED2_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000030 */
+#define GPIO_OSPEEDR_OSPEED2           GPIO_OSPEEDR_OSPEED2_Msk
+#define GPIO_OSPEEDR_OSPEED2_0         (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000010 */
+#define GPIO_OSPEEDR_OSPEED2_1         (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000020 */
+#define GPIO_OSPEEDR_OSPEED3_Pos       (6U)
+#define GPIO_OSPEEDR_OSPEED3_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x000000C0 */
+#define GPIO_OSPEEDR_OSPEED3           GPIO_OSPEEDR_OSPEED3_Msk
+#define GPIO_OSPEEDR_OSPEED3_0         (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000040 */
+#define GPIO_OSPEEDR_OSPEED3_1         (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000080 */
+#define GPIO_OSPEEDR_OSPEED4_Pos       (8U)
+#define GPIO_OSPEEDR_OSPEED4_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000300 */
+#define GPIO_OSPEEDR_OSPEED4           GPIO_OSPEEDR_OSPEED4_Msk
+#define GPIO_OSPEEDR_OSPEED4_0         (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000100 */
+#define GPIO_OSPEEDR_OSPEED4_1         (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000200 */
+#define GPIO_OSPEEDR_OSPEED5_Pos       (10U)
+#define GPIO_OSPEEDR_OSPEED5_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000C00 */
+#define GPIO_OSPEEDR_OSPEED5           GPIO_OSPEEDR_OSPEED5_Msk
+#define GPIO_OSPEEDR_OSPEED5_0         (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000400 */
+#define GPIO_OSPEEDR_OSPEED5_1         (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000800 */
+#define GPIO_OSPEEDR_OSPEED6_Pos       (12U)
+#define GPIO_OSPEEDR_OSPEED6_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00003000 */
+#define GPIO_OSPEEDR_OSPEED6           GPIO_OSPEEDR_OSPEED6_Msk
+#define GPIO_OSPEEDR_OSPEED6_0         (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00001000 */
+#define GPIO_OSPEEDR_OSPEED6_1         (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00002000 */
+#define GPIO_OSPEEDR_OSPEED7_Pos       (14U)
+#define GPIO_OSPEEDR_OSPEED7_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x0000C000 */
+#define GPIO_OSPEEDR_OSPEED7           GPIO_OSPEEDR_OSPEED7_Msk
+#define GPIO_OSPEEDR_OSPEED7_0         (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00004000 */
+#define GPIO_OSPEEDR_OSPEED7_1         (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00008000 */
+#define GPIO_OSPEEDR_OSPEED8_Pos       (16U)
+#define GPIO_OSPEEDR_OSPEED8_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00030000 */
+#define GPIO_OSPEEDR_OSPEED8           GPIO_OSPEEDR_OSPEED8_Msk
+#define GPIO_OSPEEDR_OSPEED8_0         (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00010000 */
+#define GPIO_OSPEEDR_OSPEED8_1         (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00020000 */
+#define GPIO_OSPEEDR_OSPEED9_Pos       (18U)
+#define GPIO_OSPEEDR_OSPEED9_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x000C0000 */
+#define GPIO_OSPEEDR_OSPEED9           GPIO_OSPEEDR_OSPEED9_Msk
+#define GPIO_OSPEEDR_OSPEED9_0         (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00040000 */
+#define GPIO_OSPEEDR_OSPEED9_1         (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00080000 */
+#define GPIO_OSPEEDR_OSPEED10_Pos      (20U)
+#define GPIO_OSPEEDR_OSPEED10_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00300000 */
+#define GPIO_OSPEEDR_OSPEED10          GPIO_OSPEEDR_OSPEED10_Msk
+#define GPIO_OSPEEDR_OSPEED10_0        (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00100000 */
+#define GPIO_OSPEEDR_OSPEED10_1        (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00200000 */
+#define GPIO_OSPEEDR_OSPEED11_Pos      (22U)
+#define GPIO_OSPEEDR_OSPEED11_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00C00000 */
+#define GPIO_OSPEEDR_OSPEED11          GPIO_OSPEEDR_OSPEED11_Msk
+#define GPIO_OSPEEDR_OSPEED11_0        (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00400000 */
+#define GPIO_OSPEEDR_OSPEED11_1        (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00800000 */
+#define GPIO_OSPEEDR_OSPEED12_Pos      (24U)
+#define GPIO_OSPEEDR_OSPEED12_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x03000000 */
+#define GPIO_OSPEEDR_OSPEED12          GPIO_OSPEEDR_OSPEED12_Msk
+#define GPIO_OSPEEDR_OSPEED12_0        (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x01000000 */
+#define GPIO_OSPEEDR_OSPEED12_1        (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x02000000 */
+#define GPIO_OSPEEDR_OSPEED13_Pos      (26U)
+#define GPIO_OSPEEDR_OSPEED13_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x0C000000 */
+#define GPIO_OSPEEDR_OSPEED13          GPIO_OSPEEDR_OSPEED13_Msk
+#define GPIO_OSPEEDR_OSPEED13_0        (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x04000000 */
+#define GPIO_OSPEEDR_OSPEED13_1        (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x08000000 */
+#define GPIO_OSPEEDR_OSPEED14_Pos      (28U)
+#define GPIO_OSPEEDR_OSPEED14_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x30000000 */
+#define GPIO_OSPEEDR_OSPEED14          GPIO_OSPEEDR_OSPEED14_Msk
+#define GPIO_OSPEEDR_OSPEED14_0        (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x10000000 */
+#define GPIO_OSPEEDR_OSPEED14_1        (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x20000000 */
+#define GPIO_OSPEEDR_OSPEED15_Pos      (30U)
+#define GPIO_OSPEEDR_OSPEED15_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0xC0000000 */
+#define GPIO_OSPEEDR_OSPEED15          GPIO_OSPEEDR_OSPEED15_Msk
+#define GPIO_OSPEEDR_OSPEED15_0        (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x40000000 */
+#define GPIO_OSPEEDR_OSPEED15_1        (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_PUPDR register  *****************/
+#define GPIO_PUPDR_PUPD0_Pos           (0U)
+#define GPIO_PUPDR_PUPD0_Msk           (0x3UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000003 */
+#define GPIO_PUPDR_PUPD0               GPIO_PUPDR_PUPD0_Msk
+#define GPIO_PUPDR_PUPD0_0             (0x1UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000001 */
+#define GPIO_PUPDR_PUPD0_1             (0x2UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000002 */
+#define GPIO_PUPDR_PUPD1_Pos           (2U)
+#define GPIO_PUPDR_PUPD1_Msk           (0x3UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x0000000C */
+#define GPIO_PUPDR_PUPD1               GPIO_PUPDR_PUPD1_Msk
+#define GPIO_PUPDR_PUPD1_0             (0x1UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000004 */
+#define GPIO_PUPDR_PUPD1_1             (0x2UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000008 */
+#define GPIO_PUPDR_PUPD2_Pos           (4U)
+#define GPIO_PUPDR_PUPD2_Msk           (0x3UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000030 */
+#define GPIO_PUPDR_PUPD2               GPIO_PUPDR_PUPD2_Msk
+#define GPIO_PUPDR_PUPD2_0             (0x1UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000010 */
+#define GPIO_PUPDR_PUPD2_1             (0x2UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000020 */
+#define GPIO_PUPDR_PUPD3_Pos           (6U)
+#define GPIO_PUPDR_PUPD3_Msk           (0x3UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x000000C0 */
+#define GPIO_PUPDR_PUPD3               GPIO_PUPDR_PUPD3_Msk
+#define GPIO_PUPDR_PUPD3_0             (0x1UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000040 */
+#define GPIO_PUPDR_PUPD3_1             (0x2UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000080 */
+#define GPIO_PUPDR_PUPD4_Pos           (8U)
+#define GPIO_PUPDR_PUPD4_Msk           (0x3UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000300 */
+#define GPIO_PUPDR_PUPD4               GPIO_PUPDR_PUPD4_Msk
+#define GPIO_PUPDR_PUPD4_0             (0x1UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000100 */
+#define GPIO_PUPDR_PUPD4_1             (0x2UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000200 */
+#define GPIO_PUPDR_PUPD5_Pos           (10U)
+#define GPIO_PUPDR_PUPD5_Msk           (0x3UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000C00 */
+#define GPIO_PUPDR_PUPD5               GPIO_PUPDR_PUPD5_Msk
+#define GPIO_PUPDR_PUPD5_0             (0x1UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000400 */
+#define GPIO_PUPDR_PUPD5_1             (0x2UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000800 */
+#define GPIO_PUPDR_PUPD6_Pos           (12U)
+#define GPIO_PUPDR_PUPD6_Msk           (0x3UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00003000 */
+#define GPIO_PUPDR_PUPD6               GPIO_PUPDR_PUPD6_Msk
+#define GPIO_PUPDR_PUPD6_0             (0x1UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00001000 */
+#define GPIO_PUPDR_PUPD6_1             (0x2UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00002000 */
+#define GPIO_PUPDR_PUPD7_Pos           (14U)
+#define GPIO_PUPDR_PUPD7_Msk           (0x3UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x0000C000 */
+#define GPIO_PUPDR_PUPD7               GPIO_PUPDR_PUPD7_Msk
+#define GPIO_PUPDR_PUPD7_0             (0x1UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00004000 */
+#define GPIO_PUPDR_PUPD7_1             (0x2UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00008000 */
+#define GPIO_PUPDR_PUPD8_Pos           (16U)
+#define GPIO_PUPDR_PUPD8_Msk           (0x3UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00030000 */
+#define GPIO_PUPDR_PUPD8               GPIO_PUPDR_PUPD8_Msk
+#define GPIO_PUPDR_PUPD8_0             (0x1UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00010000 */
+#define GPIO_PUPDR_PUPD8_1             (0x2UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00020000 */
+#define GPIO_PUPDR_PUPD9_Pos           (18U)
+#define GPIO_PUPDR_PUPD9_Msk           (0x3UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x000C0000 */
+#define GPIO_PUPDR_PUPD9               GPIO_PUPDR_PUPD9_Msk
+#define GPIO_PUPDR_PUPD9_0             (0x1UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00040000 */
+#define GPIO_PUPDR_PUPD9_1             (0x2UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00080000 */
+#define GPIO_PUPDR_PUPD10_Pos          (20U)
+#define GPIO_PUPDR_PUPD10_Msk          (0x3UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00300000 */
+#define GPIO_PUPDR_PUPD10              GPIO_PUPDR_PUPD10_Msk
+#define GPIO_PUPDR_PUPD10_0            (0x1UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00100000 */
+#define GPIO_PUPDR_PUPD10_1            (0x2UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00200000 */
+#define GPIO_PUPDR_PUPD11_Pos          (22U)
+#define GPIO_PUPDR_PUPD11_Msk          (0x3UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00C00000 */
+#define GPIO_PUPDR_PUPD11              GPIO_PUPDR_PUPD11_Msk
+#define GPIO_PUPDR_PUPD11_0            (0x1UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00400000 */
+#define GPIO_PUPDR_PUPD11_1            (0x2UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00800000 */
+#define GPIO_PUPDR_PUPD12_Pos          (24U)
+#define GPIO_PUPDR_PUPD12_Msk          (0x3UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x03000000 */
+#define GPIO_PUPDR_PUPD12              GPIO_PUPDR_PUPD12_Msk
+#define GPIO_PUPDR_PUPD12_0            (0x1UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x01000000 */
+#define GPIO_PUPDR_PUPD12_1            (0x2UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x02000000 */
+#define GPIO_PUPDR_PUPD13_Pos          (26U)
+#define GPIO_PUPDR_PUPD13_Msk          (0x3UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x0C000000 */
+#define GPIO_PUPDR_PUPD13              GPIO_PUPDR_PUPD13_Msk
+#define GPIO_PUPDR_PUPD13_0            (0x1UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x04000000 */
+#define GPIO_PUPDR_PUPD13_1            (0x2UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x08000000 */
+#define GPIO_PUPDR_PUPD14_Pos          (28U)
+#define GPIO_PUPDR_PUPD14_Msk          (0x3UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x30000000 */
+#define GPIO_PUPDR_PUPD14              GPIO_PUPDR_PUPD14_Msk
+#define GPIO_PUPDR_PUPD14_0            (0x1UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x10000000 */
+#define GPIO_PUPDR_PUPD14_1            (0x2UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x20000000 */
+#define GPIO_PUPDR_PUPD15_Pos          (30U)
+#define GPIO_PUPDR_PUPD15_Msk          (0x3UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0xC0000000 */
+#define GPIO_PUPDR_PUPD15              GPIO_PUPDR_PUPD15_Msk
+#define GPIO_PUPDR_PUPD15_0            (0x1UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x40000000 */
+#define GPIO_PUPDR_PUPD15_1            (0x2UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_IDR register  *******************/
+#define GPIO_IDR_ID0_Pos               (0U)
+#define GPIO_IDR_ID0_Msk               (0x1UL << GPIO_IDR_ID0_Pos)              /*!< 0x00000001 */
+#define GPIO_IDR_ID0                   GPIO_IDR_ID0_Msk
+#define GPIO_IDR_ID1_Pos               (1U)
+#define GPIO_IDR_ID1_Msk               (0x1UL << GPIO_IDR_ID1_Pos)              /*!< 0x00000002 */
+#define GPIO_IDR_ID1                   GPIO_IDR_ID1_Msk
+#define GPIO_IDR_ID2_Pos               (2U)
+#define GPIO_IDR_ID2_Msk               (0x1UL << GPIO_IDR_ID2_Pos)              /*!< 0x00000004 */
+#define GPIO_IDR_ID2                   GPIO_IDR_ID2_Msk
+#define GPIO_IDR_ID3_Pos               (3U)
+#define GPIO_IDR_ID3_Msk               (0x1UL << GPIO_IDR_ID3_Pos)              /*!< 0x00000008 */
+#define GPIO_IDR_ID3                   GPIO_IDR_ID3_Msk
+#define GPIO_IDR_ID4_Pos               (4U)
+#define GPIO_IDR_ID4_Msk               (0x1UL << GPIO_IDR_ID4_Pos)              /*!< 0x00000010 */
+#define GPIO_IDR_ID4                   GPIO_IDR_ID4_Msk
+#define GPIO_IDR_ID5_Pos               (5U)
+#define GPIO_IDR_ID5_Msk               (0x1UL << GPIO_IDR_ID5_Pos)              /*!< 0x00000020 */
+#define GPIO_IDR_ID5                   GPIO_IDR_ID5_Msk
+#define GPIO_IDR_ID6_Pos               (6U)
+#define GPIO_IDR_ID6_Msk               (0x1UL << GPIO_IDR_ID6_Pos)              /*!< 0x00000040 */
+#define GPIO_IDR_ID6                   GPIO_IDR_ID6_Msk
+#define GPIO_IDR_ID7_Pos               (7U)
+#define GPIO_IDR_ID7_Msk               (0x1UL << GPIO_IDR_ID7_Pos)              /*!< 0x00000080 */
+#define GPIO_IDR_ID7                   GPIO_IDR_ID7_Msk
+#define GPIO_IDR_ID8_Pos               (8U)
+#define GPIO_IDR_ID8_Msk               (0x1UL << GPIO_IDR_ID8_Pos)              /*!< 0x00000100 */
+#define GPIO_IDR_ID8                   GPIO_IDR_ID8_Msk
+#define GPIO_IDR_ID9_Pos               (9U)
+#define GPIO_IDR_ID9_Msk               (0x1UL << GPIO_IDR_ID9_Pos)              /*!< 0x00000200 */
+#define GPIO_IDR_ID9                   GPIO_IDR_ID9_Msk
+#define GPIO_IDR_ID10_Pos              (10U)
+#define GPIO_IDR_ID10_Msk              (0x1UL << GPIO_IDR_ID10_Pos)             /*!< 0x00000400 */
+#define GPIO_IDR_ID10                  GPIO_IDR_ID10_Msk
+#define GPIO_IDR_ID11_Pos              (11U)
+#define GPIO_IDR_ID11_Msk              (0x1UL << GPIO_IDR_ID11_Pos)             /*!< 0x00000800 */
+#define GPIO_IDR_ID11                  GPIO_IDR_ID11_Msk
+#define GPIO_IDR_ID12_Pos              (12U)
+#define GPIO_IDR_ID12_Msk              (0x1UL << GPIO_IDR_ID12_Pos)             /*!< 0x00001000 */
+#define GPIO_IDR_ID12                  GPIO_IDR_ID12_Msk
+#define GPIO_IDR_ID13_Pos              (13U)
+#define GPIO_IDR_ID13_Msk              (0x1UL << GPIO_IDR_ID13_Pos)             /*!< 0x00002000 */
+#define GPIO_IDR_ID13                  GPIO_IDR_ID13_Msk
+#define GPIO_IDR_ID14_Pos              (14U)
+#define GPIO_IDR_ID14_Msk              (0x1UL << GPIO_IDR_ID14_Pos)             /*!< 0x00004000 */
+#define GPIO_IDR_ID14                  GPIO_IDR_ID14_Msk
+#define GPIO_IDR_ID15_Pos              (15U)
+#define GPIO_IDR_ID15_Msk              (0x1UL << GPIO_IDR_ID15_Pos)             /*!< 0x00008000 */
+#define GPIO_IDR_ID15                  GPIO_IDR_ID15_Msk
+
+/******************  Bits definition for GPIO_ODR register  *******************/
+#define GPIO_ODR_OD0_Pos               (0U)
+#define GPIO_ODR_OD0_Msk               (0x1UL << GPIO_ODR_OD0_Pos)              /*!< 0x00000001 */
+#define GPIO_ODR_OD0                   GPIO_ODR_OD0_Msk
+#define GPIO_ODR_OD1_Pos               (1U)
+#define GPIO_ODR_OD1_Msk               (0x1UL << GPIO_ODR_OD1_Pos)              /*!< 0x00000002 */
+#define GPIO_ODR_OD1                   GPIO_ODR_OD1_Msk
+#define GPIO_ODR_OD2_Pos               (2U)
+#define GPIO_ODR_OD2_Msk               (0x1UL << GPIO_ODR_OD2_Pos)              /*!< 0x00000004 */
+#define GPIO_ODR_OD2                   GPIO_ODR_OD2_Msk
+#define GPIO_ODR_OD3_Pos               (3U)
+#define GPIO_ODR_OD3_Msk               (0x1UL << GPIO_ODR_OD3_Pos)              /*!< 0x00000008 */
+#define GPIO_ODR_OD3                   GPIO_ODR_OD3_Msk
+#define GPIO_ODR_OD4_Pos               (4U)
+#define GPIO_ODR_OD4_Msk               (0x1UL << GPIO_ODR_OD4_Pos)              /*!< 0x00000010 */
+#define GPIO_ODR_OD4                   GPIO_ODR_OD4_Msk
+#define GPIO_ODR_OD5_Pos               (5U)
+#define GPIO_ODR_OD5_Msk               (0x1UL << GPIO_ODR_OD5_Pos)              /*!< 0x00000020 */
+#define GPIO_ODR_OD5                   GPIO_ODR_OD5_Msk
+#define GPIO_ODR_OD6_Pos               (6U)
+#define GPIO_ODR_OD6_Msk               (0x1UL << GPIO_ODR_OD6_Pos)              /*!< 0x00000040 */
+#define GPIO_ODR_OD6                   GPIO_ODR_OD6_Msk
+#define GPIO_ODR_OD7_Pos               (7U)
+#define GPIO_ODR_OD7_Msk               (0x1UL << GPIO_ODR_OD7_Pos)              /*!< 0x00000080 */
+#define GPIO_ODR_OD7                   GPIO_ODR_OD7_Msk
+#define GPIO_ODR_OD8_Pos               (8U)
+#define GPIO_ODR_OD8_Msk               (0x1UL << GPIO_ODR_OD8_Pos)              /*!< 0x00000100 */
+#define GPIO_ODR_OD8                   GPIO_ODR_OD8_Msk
+#define GPIO_ODR_OD9_Pos               (9U)
+#define GPIO_ODR_OD9_Msk               (0x1UL << GPIO_ODR_OD9_Pos)              /*!< 0x00000200 */
+#define GPIO_ODR_OD9                   GPIO_ODR_OD9_Msk
+#define GPIO_ODR_OD10_Pos              (10U)
+#define GPIO_ODR_OD10_Msk              (0x1UL << GPIO_ODR_OD10_Pos)             /*!< 0x00000400 */
+#define GPIO_ODR_OD10                  GPIO_ODR_OD10_Msk
+#define GPIO_ODR_OD11_Pos              (11U)
+#define GPIO_ODR_OD11_Msk              (0x1UL << GPIO_ODR_OD11_Pos)             /*!< 0x00000800 */
+#define GPIO_ODR_OD11                  GPIO_ODR_OD11_Msk
+#define GPIO_ODR_OD12_Pos              (12U)
+#define GPIO_ODR_OD12_Msk              (0x1UL << GPIO_ODR_OD12_Pos)             /*!< 0x00001000 */
+#define GPIO_ODR_OD12                  GPIO_ODR_OD12_Msk
+#define GPIO_ODR_OD13_Pos              (13U)
+#define GPIO_ODR_OD13_Msk              (0x1UL << GPIO_ODR_OD13_Pos)             /*!< 0x00002000 */
+#define GPIO_ODR_OD13                  GPIO_ODR_OD13_Msk
+#define GPIO_ODR_OD14_Pos              (14U)
+#define GPIO_ODR_OD14_Msk              (0x1UL << GPIO_ODR_OD14_Pos)             /*!< 0x00004000 */
+#define GPIO_ODR_OD14                  GPIO_ODR_OD14_Msk
+#define GPIO_ODR_OD15_Pos              (15U)
+#define GPIO_ODR_OD15_Msk              (0x1UL << GPIO_ODR_OD15_Pos)             /*!< 0x00008000 */
+#define GPIO_ODR_OD15                  GPIO_ODR_OD15_Msk
+
+/******************  Bits definition for GPIO_BSRR register  ******************/
+#define GPIO_BSRR_BS0_Pos              (0U)
+#define GPIO_BSRR_BS0_Msk              (0x1UL << GPIO_BSRR_BS0_Pos)             /*!< 0x00000001 */
+#define GPIO_BSRR_BS0                  GPIO_BSRR_BS0_Msk
+#define GPIO_BSRR_BS1_Pos              (1U)
+#define GPIO_BSRR_BS1_Msk              (0x1UL << GPIO_BSRR_BS1_Pos)             /*!< 0x00000002 */
+#define GPIO_BSRR_BS1                  GPIO_BSRR_BS1_Msk
+#define GPIO_BSRR_BS2_Pos              (2U)
+#define GPIO_BSRR_BS2_Msk              (0x1UL << GPIO_BSRR_BS2_Pos)             /*!< 0x00000004 */
+#define GPIO_BSRR_BS2                  GPIO_BSRR_BS2_Msk
+#define GPIO_BSRR_BS3_Pos              (3U)
+#define GPIO_BSRR_BS3_Msk              (0x1UL << GPIO_BSRR_BS3_Pos)             /*!< 0x00000008 */
+#define GPIO_BSRR_BS3                  GPIO_BSRR_BS3_Msk
+#define GPIO_BSRR_BS4_Pos              (4U)
+#define GPIO_BSRR_BS4_Msk              (0x1UL << GPIO_BSRR_BS4_Pos)             /*!< 0x00000010 */
+#define GPIO_BSRR_BS4                  GPIO_BSRR_BS4_Msk
+#define GPIO_BSRR_BS5_Pos              (5U)
+#define GPIO_BSRR_BS5_Msk              (0x1UL << GPIO_BSRR_BS5_Pos)             /*!< 0x00000020 */
+#define GPIO_BSRR_BS5                  GPIO_BSRR_BS5_Msk
+#define GPIO_BSRR_BS6_Pos              (6U)
+#define GPIO_BSRR_BS6_Msk              (0x1UL << GPIO_BSRR_BS6_Pos)             /*!< 0x00000040 */
+#define GPIO_BSRR_BS6                  GPIO_BSRR_BS6_Msk
+#define GPIO_BSRR_BS7_Pos              (7U)
+#define GPIO_BSRR_BS7_Msk              (0x1UL << GPIO_BSRR_BS7_Pos)             /*!< 0x00000080 */
+#define GPIO_BSRR_BS7                  GPIO_BSRR_BS7_Msk
+#define GPIO_BSRR_BS8_Pos              (8U)
+#define GPIO_BSRR_BS8_Msk              (0x1UL << GPIO_BSRR_BS8_Pos)             /*!< 0x00000100 */
+#define GPIO_BSRR_BS8                  GPIO_BSRR_BS8_Msk
+#define GPIO_BSRR_BS9_Pos              (9U)
+#define GPIO_BSRR_BS9_Msk              (0x1UL << GPIO_BSRR_BS9_Pos)             /*!< 0x00000200 */
+#define GPIO_BSRR_BS9                  GPIO_BSRR_BS9_Msk
+#define GPIO_BSRR_BS10_Pos             (10U)
+#define GPIO_BSRR_BS10_Msk             (0x1UL << GPIO_BSRR_BS10_Pos)            /*!< 0x00000400 */
+#define GPIO_BSRR_BS10                 GPIO_BSRR_BS10_Msk
+#define GPIO_BSRR_BS11_Pos             (11U)
+#define GPIO_BSRR_BS11_Msk             (0x1UL << GPIO_BSRR_BS11_Pos)            /*!< 0x00000800 */
+#define GPIO_BSRR_BS11                 GPIO_BSRR_BS11_Msk
+#define GPIO_BSRR_BS12_Pos             (12U)
+#define GPIO_BSRR_BS12_Msk             (0x1UL << GPIO_BSRR_BS12_Pos)            /*!< 0x00001000 */
+#define GPIO_BSRR_BS12                 GPIO_BSRR_BS12_Msk
+#define GPIO_BSRR_BS13_Pos             (13U)
+#define GPIO_BSRR_BS13_Msk             (0x1UL << GPIO_BSRR_BS13_Pos)            /*!< 0x00002000 */
+#define GPIO_BSRR_BS13                 GPIO_BSRR_BS13_Msk
+#define GPIO_BSRR_BS14_Pos             (14U)
+#define GPIO_BSRR_BS14_Msk             (0x1UL << GPIO_BSRR_BS14_Pos)            /*!< 0x00004000 */
+#define GPIO_BSRR_BS14                 GPIO_BSRR_BS14_Msk
+#define GPIO_BSRR_BS15_Pos             (15U)
+#define GPIO_BSRR_BS15_Msk             (0x1UL << GPIO_BSRR_BS15_Pos)            /*!< 0x00008000 */
+#define GPIO_BSRR_BS15                 GPIO_BSRR_BS15_Msk
+#define GPIO_BSRR_BR0_Pos              (16U)
+#define GPIO_BSRR_BR0_Msk              (0x1UL << GPIO_BSRR_BR0_Pos)             /*!< 0x00010000 */
+#define GPIO_BSRR_BR0                  GPIO_BSRR_BR0_Msk
+#define GPIO_BSRR_BR1_Pos              (17U)
+#define GPIO_BSRR_BR1_Msk              (0x1UL << GPIO_BSRR_BR1_Pos)             /*!< 0x00020000 */
+#define GPIO_BSRR_BR1                  GPIO_BSRR_BR1_Msk
+#define GPIO_BSRR_BR2_Pos              (18U)
+#define GPIO_BSRR_BR2_Msk              (0x1UL << GPIO_BSRR_BR2_Pos)             /*!< 0x00040000 */
+#define GPIO_BSRR_BR2                  GPIO_BSRR_BR2_Msk
+#define GPIO_BSRR_BR3_Pos              (19U)
+#define GPIO_BSRR_BR3_Msk              (0x1UL << GPIO_BSRR_BR3_Pos)             /*!< 0x00080000 */
+#define GPIO_BSRR_BR3                  GPIO_BSRR_BR3_Msk
+#define GPIO_BSRR_BR4_Pos              (20U)
+#define GPIO_BSRR_BR4_Msk              (0x1UL << GPIO_BSRR_BR4_Pos)             /*!< 0x00100000 */
+#define GPIO_BSRR_BR4                  GPIO_BSRR_BR4_Msk
+#define GPIO_BSRR_BR5_Pos              (21U)
+#define GPIO_BSRR_BR5_Msk              (0x1UL << GPIO_BSRR_BR5_Pos)             /*!< 0x00200000 */
+#define GPIO_BSRR_BR5                  GPIO_BSRR_BR5_Msk
+#define GPIO_BSRR_BR6_Pos              (22U)
+#define GPIO_BSRR_BR6_Msk              (0x1UL << GPIO_BSRR_BR6_Pos)             /*!< 0x00400000 */
+#define GPIO_BSRR_BR6                  GPIO_BSRR_BR6_Msk
+#define GPIO_BSRR_BR7_Pos              (23U)
+#define GPIO_BSRR_BR7_Msk              (0x1UL << GPIO_BSRR_BR7_Pos)             /*!< 0x00800000 */
+#define GPIO_BSRR_BR7                  GPIO_BSRR_BR7_Msk
+#define GPIO_BSRR_BR8_Pos              (24U)
+#define GPIO_BSRR_BR8_Msk              (0x1UL << GPIO_BSRR_BR8_Pos)             /*!< 0x01000000 */
+#define GPIO_BSRR_BR8                  GPIO_BSRR_BR8_Msk
+#define GPIO_BSRR_BR9_Pos              (25U)
+#define GPIO_BSRR_BR9_Msk              (0x1UL << GPIO_BSRR_BR9_Pos)             /*!< 0x02000000 */
+#define GPIO_BSRR_BR9                  GPIO_BSRR_BR9_Msk
+#define GPIO_BSRR_BR10_Pos             (26U)
+#define GPIO_BSRR_BR10_Msk             (0x1UL << GPIO_BSRR_BR10_Pos)            /*!< 0x04000000 */
+#define GPIO_BSRR_BR10                 GPIO_BSRR_BR10_Msk
+#define GPIO_BSRR_BR11_Pos             (27U)
+#define GPIO_BSRR_BR11_Msk             (0x1UL << GPIO_BSRR_BR11_Pos)            /*!< 0x08000000 */
+#define GPIO_BSRR_BR11                 GPIO_BSRR_BR11_Msk
+#define GPIO_BSRR_BR12_Pos             (28U)
+#define GPIO_BSRR_BR12_Msk             (0x1UL << GPIO_BSRR_BR12_Pos)            /*!< 0x10000000 */
+#define GPIO_BSRR_BR12                 GPIO_BSRR_BR12_Msk
+#define GPIO_BSRR_BR13_Pos             (29U)
+#define GPIO_BSRR_BR13_Msk             (0x1UL << GPIO_BSRR_BR13_Pos)            /*!< 0x20000000 */
+#define GPIO_BSRR_BR13                 GPIO_BSRR_BR13_Msk
+#define GPIO_BSRR_BR14_Pos             (30U)
+#define GPIO_BSRR_BR14_Msk             (0x1UL << GPIO_BSRR_BR14_Pos)            /*!< 0x40000000 */
+#define GPIO_BSRR_BR14                 GPIO_BSRR_BR14_Msk
+#define GPIO_BSRR_BR15_Pos             (31U)
+#define GPIO_BSRR_BR15_Msk             (0x1UL << GPIO_BSRR_BR15_Pos)            /*!< 0x80000000 */
+#define GPIO_BSRR_BR15                 GPIO_BSRR_BR15_Msk
+
+/****************** Bit definition for GPIO_LCKR register *********************/
+#define GPIO_LCKR_LCK0_Pos             (0U)
+#define GPIO_LCKR_LCK0_Msk             (0x1UL << GPIO_LCKR_LCK0_Pos)            /*!< 0x00000001 */
+#define GPIO_LCKR_LCK0                 GPIO_LCKR_LCK0_Msk
+#define GPIO_LCKR_LCK1_Pos             (1U)
+#define GPIO_LCKR_LCK1_Msk             (0x1UL << GPIO_LCKR_LCK1_Pos)            /*!< 0x00000002 */
+#define GPIO_LCKR_LCK1                 GPIO_LCKR_LCK1_Msk
+#define GPIO_LCKR_LCK2_Pos             (2U)
+#define GPIO_LCKR_LCK2_Msk             (0x1UL << GPIO_LCKR_LCK2_Pos)            /*!< 0x00000004 */
+#define GPIO_LCKR_LCK2                 GPIO_LCKR_LCK2_Msk
+#define GPIO_LCKR_LCK3_Pos             (3U)
+#define GPIO_LCKR_LCK3_Msk             (0x1UL << GPIO_LCKR_LCK3_Pos)            /*!< 0x00000008 */
+#define GPIO_LCKR_LCK3                 GPIO_LCKR_LCK3_Msk
+#define GPIO_LCKR_LCK4_Pos             (4U)
+#define GPIO_LCKR_LCK4_Msk             (0x1UL << GPIO_LCKR_LCK4_Pos)            /*!< 0x00000010 */
+#define GPIO_LCKR_LCK4                 GPIO_LCKR_LCK4_Msk
+#define GPIO_LCKR_LCK5_Pos             (5U)
+#define GPIO_LCKR_LCK5_Msk             (0x1UL << GPIO_LCKR_LCK5_Pos)            /*!< 0x00000020 */
+#define GPIO_LCKR_LCK5                 GPIO_LCKR_LCK5_Msk
+#define GPIO_LCKR_LCK6_Pos             (6U)
+#define GPIO_LCKR_LCK6_Msk             (0x1UL << GPIO_LCKR_LCK6_Pos)            /*!< 0x00000040 */
+#define GPIO_LCKR_LCK6                 GPIO_LCKR_LCK6_Msk
+#define GPIO_LCKR_LCK7_Pos             (7U)
+#define GPIO_LCKR_LCK7_Msk             (0x1UL << GPIO_LCKR_LCK7_Pos)            /*!< 0x00000080 */
+#define GPIO_LCKR_LCK7                 GPIO_LCKR_LCK7_Msk
+#define GPIO_LCKR_LCK8_Pos             (8U)
+#define GPIO_LCKR_LCK8_Msk             (0x1UL << GPIO_LCKR_LCK8_Pos)            /*!< 0x00000100 */
+#define GPIO_LCKR_LCK8                 GPIO_LCKR_LCK8_Msk
+#define GPIO_LCKR_LCK9_Pos             (9U)
+#define GPIO_LCKR_LCK9_Msk             (0x1UL << GPIO_LCKR_LCK9_Pos)            /*!< 0x00000200 */
+#define GPIO_LCKR_LCK9                 GPIO_LCKR_LCK9_Msk
+#define GPIO_LCKR_LCK10_Pos            (10U)
+#define GPIO_LCKR_LCK10_Msk            (0x1UL << GPIO_LCKR_LCK10_Pos)           /*!< 0x00000400 */
+#define GPIO_LCKR_LCK10                GPIO_LCKR_LCK10_Msk
+#define GPIO_LCKR_LCK11_Pos            (11U)
+#define GPIO_LCKR_LCK11_Msk            (0x1UL << GPIO_LCKR_LCK11_Pos)           /*!< 0x00000800 */
+#define GPIO_LCKR_LCK11                GPIO_LCKR_LCK11_Msk
+#define GPIO_LCKR_LCK12_Pos            (12U)
+#define GPIO_LCKR_LCK12_Msk            (0x1UL << GPIO_LCKR_LCK12_Pos)           /*!< 0x00001000 */
+#define GPIO_LCKR_LCK12                GPIO_LCKR_LCK12_Msk
+#define GPIO_LCKR_LCK13_Pos            (13U)
+#define GPIO_LCKR_LCK13_Msk            (0x1UL << GPIO_LCKR_LCK13_Pos)           /*!< 0x00002000 */
+#define GPIO_LCKR_LCK13                GPIO_LCKR_LCK13_Msk
+#define GPIO_LCKR_LCK14_Pos            (14U)
+#define GPIO_LCKR_LCK14_Msk            (0x1UL << GPIO_LCKR_LCK14_Pos)           /*!< 0x00004000 */
+#define GPIO_LCKR_LCK14                GPIO_LCKR_LCK14_Msk
+#define GPIO_LCKR_LCK15_Pos            (15U)
+#define GPIO_LCKR_LCK15_Msk            (0x1UL << GPIO_LCKR_LCK15_Pos)           /*!< 0x00008000 */
+#define GPIO_LCKR_LCK15                GPIO_LCKR_LCK15_Msk
+#define GPIO_LCKR_LCKK_Pos             (16U)
+#define GPIO_LCKR_LCKK_Msk             (0x1UL << GPIO_LCKR_LCKK_Pos)            /*!< 0x00010000 */
+#define GPIO_LCKR_LCKK                 GPIO_LCKR_LCKK_Msk
+
+/****************** Bit definition for GPIO_AFRL register *********************/
+#define GPIO_AFRL_AFSEL0_Pos           (0U)
+#define GPIO_AFRL_AFSEL0_Msk           (0xFUL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRL_AFSEL0               GPIO_AFRL_AFSEL0_Msk
+#define GPIO_AFRL_AFSEL0_0             (0x1UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRL_AFSEL0_1             (0x2UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRL_AFSEL0_2             (0x4UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRL_AFSEL0_3             (0x8UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRL_AFSEL1_Pos           (4U)
+#define GPIO_AFRL_AFSEL1_Msk           (0xFUL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRL_AFSEL1               GPIO_AFRL_AFSEL1_Msk
+#define GPIO_AFRL_AFSEL1_0             (0x1UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRL_AFSEL1_1             (0x2UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRL_AFSEL1_2             (0x4UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRL_AFSEL1_3             (0x8UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRL_AFSEL2_Pos           (8U)
+#define GPIO_AFRL_AFSEL2_Msk           (0xFUL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000F00 */
+#define GPIO_AFRL_AFSEL2               GPIO_AFRL_AFSEL2_Msk
+#define GPIO_AFRL_AFSEL2_0             (0x1UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000100 */
+#define GPIO_AFRL_AFSEL2_1             (0x2UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000200 */
+#define GPIO_AFRL_AFSEL2_2             (0x4UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000400 */
+#define GPIO_AFRL_AFSEL2_3             (0x8UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000800 */
+#define GPIO_AFRL_AFSEL3_Pos           (12U)
+#define GPIO_AFRL_AFSEL3_Msk           (0xFUL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x0000F000 */
+#define GPIO_AFRL_AFSEL3               GPIO_AFRL_AFSEL3_Msk
+#define GPIO_AFRL_AFSEL3_0             (0x1UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00001000 */
+#define GPIO_AFRL_AFSEL3_1             (0x2UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00002000 */
+#define GPIO_AFRL_AFSEL3_2             (0x4UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00004000 */
+#define GPIO_AFRL_AFSEL3_3             (0x8UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00008000 */
+#define GPIO_AFRL_AFSEL4_Pos           (16U)
+#define GPIO_AFRL_AFSEL4_Msk           (0xFUL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x000F0000 */
+#define GPIO_AFRL_AFSEL4               GPIO_AFRL_AFSEL4_Msk
+#define GPIO_AFRL_AFSEL4_0             (0x1UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00010000 */
+#define GPIO_AFRL_AFSEL4_1             (0x2UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00020000 */
+#define GPIO_AFRL_AFSEL4_2             (0x4UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00040000 */
+#define GPIO_AFRL_AFSEL4_3             (0x8UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00080000 */
+#define GPIO_AFRL_AFSEL5_Pos           (20U)
+#define GPIO_AFRL_AFSEL5_Msk           (0xFUL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00F00000 */
+#define GPIO_AFRL_AFSEL5               GPIO_AFRL_AFSEL5_Msk
+#define GPIO_AFRL_AFSEL5_0             (0x1UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00100000 */
+#define GPIO_AFRL_AFSEL5_1             (0x2UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00200000 */
+#define GPIO_AFRL_AFSEL5_2             (0x4UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00400000 */
+#define GPIO_AFRL_AFSEL5_3             (0x8UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00800000 */
+#define GPIO_AFRL_AFSEL6_Pos           (24U)
+#define GPIO_AFRL_AFSEL6_Msk           (0xFUL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x0F000000 */
+#define GPIO_AFRL_AFSEL6               GPIO_AFRL_AFSEL6_Msk
+#define GPIO_AFRL_AFSEL6_0             (0x1UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x01000000 */
+#define GPIO_AFRL_AFSEL6_1             (0x2UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x02000000 */
+#define GPIO_AFRL_AFSEL6_2             (0x4UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x04000000 */
+#define GPIO_AFRL_AFSEL6_3             (0x8UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x08000000 */
+#define GPIO_AFRL_AFSEL7_Pos           (28U)
+#define GPIO_AFRL_AFSEL7_Msk           (0xFUL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0xF0000000 */
+#define GPIO_AFRL_AFSEL7               GPIO_AFRL_AFSEL7_Msk
+#define GPIO_AFRL_AFSEL7_0             (0x1UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x10000000 */
+#define GPIO_AFRL_AFSEL7_1             (0x2UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x20000000 */
+#define GPIO_AFRL_AFSEL7_2             (0x4UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x40000000 */
+#define GPIO_AFRL_AFSEL7_3             (0x8UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x80000000 */
+
+/****************** Bit definition for GPIO_AFRH register *********************/
+#define GPIO_AFRH_AFSEL8_Pos           (0U)
+#define GPIO_AFRH_AFSEL8_Msk           (0xFUL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRH_AFSEL8               GPIO_AFRH_AFSEL8_Msk
+#define GPIO_AFRH_AFSEL8_0             (0x1UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRH_AFSEL8_1             (0x2UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRH_AFSEL8_2             (0x4UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRH_AFSEL8_3             (0x8UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRH_AFSEL9_Pos           (4U)
+#define GPIO_AFRH_AFSEL9_Msk           (0xFUL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRH_AFSEL9               GPIO_AFRH_AFSEL9_Msk
+#define GPIO_AFRH_AFSEL9_0             (0x1UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRH_AFSEL9_1             (0x2UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRH_AFSEL9_2             (0x4UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRH_AFSEL9_3             (0x8UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRH_AFSEL10_Pos          (8U)
+#define GPIO_AFRH_AFSEL10_Msk          (0xFUL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000F00 */
+#define GPIO_AFRH_AFSEL10              GPIO_AFRH_AFSEL10_Msk
+#define GPIO_AFRH_AFSEL10_0            (0x1UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000100 */
+#define GPIO_AFRH_AFSEL10_1            (0x2UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000200 */
+#define GPIO_AFRH_AFSEL10_2            (0x4UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000400 */
+#define GPIO_AFRH_AFSEL10_3            (0x8UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000800 */
+#define GPIO_AFRH_AFSEL11_Pos          (12U)
+#define GPIO_AFRH_AFSEL11_Msk          (0xFUL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x0000F000 */
+#define GPIO_AFRH_AFSEL11              GPIO_AFRH_AFSEL11_Msk
+#define GPIO_AFRH_AFSEL11_0            (0x1UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00001000 */
+#define GPIO_AFRH_AFSEL11_1            (0x2UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00002000 */
+#define GPIO_AFRH_AFSEL11_2            (0x4UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00004000 */
+#define GPIO_AFRH_AFSEL11_3            (0x8UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00008000 */
+#define GPIO_AFRH_AFSEL12_Pos          (16U)
+#define GPIO_AFRH_AFSEL12_Msk          (0xFUL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x000F0000 */
+#define GPIO_AFRH_AFSEL12              GPIO_AFRH_AFSEL12_Msk
+#define GPIO_AFRH_AFSEL12_0            (0x1UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00010000 */
+#define GPIO_AFRH_AFSEL12_1            (0x2UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00020000 */
+#define GPIO_AFRH_AFSEL12_2            (0x4UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00040000 */
+#define GPIO_AFRH_AFSEL12_3            (0x8UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00080000 */
+#define GPIO_AFRH_AFSEL13_Pos          (20U)
+#define GPIO_AFRH_AFSEL13_Msk          (0xFUL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00F00000 */
+#define GPIO_AFRH_AFSEL13              GPIO_AFRH_AFSEL13_Msk
+#define GPIO_AFRH_AFSEL13_0            (0x1UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00100000 */
+#define GPIO_AFRH_AFSEL13_1            (0x2UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00200000 */
+#define GPIO_AFRH_AFSEL13_2            (0x4UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00400000 */
+#define GPIO_AFRH_AFSEL13_3            (0x8UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00800000 */
+#define GPIO_AFRH_AFSEL14_Pos          (24U)
+#define GPIO_AFRH_AFSEL14_Msk          (0xFUL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x0F000000 */
+#define GPIO_AFRH_AFSEL14              GPIO_AFRH_AFSEL14_Msk
+#define GPIO_AFRH_AFSEL14_0            (0x1UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x01000000 */
+#define GPIO_AFRH_AFSEL14_1            (0x2UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x02000000 */
+#define GPIO_AFRH_AFSEL14_2            (0x4UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x04000000 */
+#define GPIO_AFRH_AFSEL14_3            (0x8UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x08000000 */
+#define GPIO_AFRH_AFSEL15_Pos          (28U)
+#define GPIO_AFRH_AFSEL15_Msk          (0xFUL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0xF0000000 */
+#define GPIO_AFRH_AFSEL15              GPIO_AFRH_AFSEL15_Msk
+#define GPIO_AFRH_AFSEL15_0            (0x1UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x10000000 */
+#define GPIO_AFRH_AFSEL15_1            (0x2UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x20000000 */
+#define GPIO_AFRH_AFSEL15_2            (0x4UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x40000000 */
+#define GPIO_AFRH_AFSEL15_3            (0x8UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_BRR register  ******************/
+#define GPIO_BRR_BR0_Pos               (0U)
+#define GPIO_BRR_BR0_Msk               (0x1UL << GPIO_BRR_BR0_Pos)              /*!< 0x00000001 */
+#define GPIO_BRR_BR0                   GPIO_BRR_BR0_Msk
+#define GPIO_BRR_BR1_Pos               (1U)
+#define GPIO_BRR_BR1_Msk               (0x1UL << GPIO_BRR_BR1_Pos)              /*!< 0x00000002 */
+#define GPIO_BRR_BR1                   GPIO_BRR_BR1_Msk
+#define GPIO_BRR_BR2_Pos               (2U)
+#define GPIO_BRR_BR2_Msk               (0x1UL << GPIO_BRR_BR2_Pos)              /*!< 0x00000004 */
+#define GPIO_BRR_BR2                   GPIO_BRR_BR2_Msk
+#define GPIO_BRR_BR3_Pos               (3U)
+#define GPIO_BRR_BR3_Msk               (0x1UL << GPIO_BRR_BR3_Pos)              /*!< 0x00000008 */
+#define GPIO_BRR_BR3                   GPIO_BRR_BR3_Msk
+#define GPIO_BRR_BR4_Pos               (4U)
+#define GPIO_BRR_BR4_Msk               (0x1UL << GPIO_BRR_BR4_Pos)              /*!< 0x00000010 */
+#define GPIO_BRR_BR4                   GPIO_BRR_BR4_Msk
+#define GPIO_BRR_BR5_Pos               (5U)
+#define GPIO_BRR_BR5_Msk               (0x1UL << GPIO_BRR_BR5_Pos)              /*!< 0x00000020 */
+#define GPIO_BRR_BR5                   GPIO_BRR_BR5_Msk
+#define GPIO_BRR_BR6_Pos               (6U)
+#define GPIO_BRR_BR6_Msk               (0x1UL << GPIO_BRR_BR6_Pos)              /*!< 0x00000040 */
+#define GPIO_BRR_BR6                   GPIO_BRR_BR6_Msk
+#define GPIO_BRR_BR7_Pos               (7U)
+#define GPIO_BRR_BR7_Msk               (0x1UL << GPIO_BRR_BR7_Pos)              /*!< 0x00000080 */
+#define GPIO_BRR_BR7                   GPIO_BRR_BR7_Msk
+#define GPIO_BRR_BR8_Pos               (8U)
+#define GPIO_BRR_BR8_Msk               (0x1UL << GPIO_BRR_BR8_Pos)              /*!< 0x00000100 */
+#define GPIO_BRR_BR8                   GPIO_BRR_BR8_Msk
+#define GPIO_BRR_BR9_Pos               (9U)
+#define GPIO_BRR_BR9_Msk               (0x1UL << GPIO_BRR_BR9_Pos)              /*!< 0x00000200 */
+#define GPIO_BRR_BR9                   GPIO_BRR_BR9_Msk
+#define GPIO_BRR_BR10_Pos              (10U)
+#define GPIO_BRR_BR10_Msk              (0x1UL << GPIO_BRR_BR10_Pos)             /*!< 0x00000400 */
+#define GPIO_BRR_BR10                  GPIO_BRR_BR10_Msk
+#define GPIO_BRR_BR11_Pos              (11U)
+#define GPIO_BRR_BR11_Msk              (0x1UL << GPIO_BRR_BR11_Pos)             /*!< 0x00000800 */
+#define GPIO_BRR_BR11                  GPIO_BRR_BR11_Msk
+#define GPIO_BRR_BR12_Pos              (12U)
+#define GPIO_BRR_BR12_Msk              (0x1UL << GPIO_BRR_BR12_Pos)             /*!< 0x00001000 */
+#define GPIO_BRR_BR12                  GPIO_BRR_BR12_Msk
+#define GPIO_BRR_BR13_Pos              (13U)
+#define GPIO_BRR_BR13_Msk              (0x1UL << GPIO_BRR_BR13_Pos)             /*!< 0x00002000 */
+#define GPIO_BRR_BR13                  GPIO_BRR_BR13_Msk
+#define GPIO_BRR_BR14_Pos              (14U)
+#define GPIO_BRR_BR14_Msk              (0x1UL << GPIO_BRR_BR14_Pos)             /*!< 0x00004000 */
+#define GPIO_BRR_BR14                  GPIO_BRR_BR14_Msk
+#define GPIO_BRR_BR15_Pos              (15U)
+#define GPIO_BRR_BR15_Msk              (0x1UL << GPIO_BRR_BR15_Pos)             /*!< 0x00008000 */
+#define GPIO_BRR_BR15                  GPIO_BRR_BR15_Msk
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Inter-integrated Circuit Interface (I2C)              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for I2C_CR1 register  *******************/
+#define I2C_CR1_PE_Pos               (0U)
+#define I2C_CR1_PE_Msk               (0x1UL << I2C_CR1_PE_Pos)                 /*!< 0x00000001 */
+#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            /*!< Peripheral enable */
+#define I2C_CR1_TXIE_Pos             (1U)
+#define I2C_CR1_TXIE_Msk             (0x1UL << I2C_CR1_TXIE_Pos)               /*!< 0x00000002 */
+#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          /*!< TX interrupt enable */
+#define I2C_CR1_RXIE_Pos             (2U)
+#define I2C_CR1_RXIE_Msk             (0x1UL << I2C_CR1_RXIE_Pos)               /*!< 0x00000004 */
+#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          /*!< RX interrupt enable */
+#define I2C_CR1_ADDRIE_Pos           (3U)
+#define I2C_CR1_ADDRIE_Msk           (0x1UL << I2C_CR1_ADDRIE_Pos)             /*!< 0x00000008 */
+#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        /*!< Address match interrupt enable */
+#define I2C_CR1_NACKIE_Pos           (4U)
+#define I2C_CR1_NACKIE_Msk           (0x1UL << I2C_CR1_NACKIE_Pos)             /*!< 0x00000010 */
+#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        /*!< NACK received interrupt enable */
+#define I2C_CR1_STOPIE_Pos           (5U)
+#define I2C_CR1_STOPIE_Msk           (0x1UL << I2C_CR1_STOPIE_Pos)             /*!< 0x00000020 */
+#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        /*!< STOP detection interrupt enable */
+#define I2C_CR1_TCIE_Pos             (6U)
+#define I2C_CR1_TCIE_Msk             (0x1UL << I2C_CR1_TCIE_Pos)               /*!< 0x00000040 */
+#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          /*!< Transfer complete interrupt enable */
+#define I2C_CR1_ERRIE_Pos            (7U)
+#define I2C_CR1_ERRIE_Msk            (0x1UL << I2C_CR1_ERRIE_Pos)              /*!< 0x00000080 */
+#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         /*!< Errors interrupt enable */
+#define I2C_CR1_DNF_Pos              (8U)
+#define I2C_CR1_DNF_Msk              (0xFUL << I2C_CR1_DNF_Pos)                /*!< 0x00000F00 */
+#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           /*!< Digital noise filter */
+#define I2C_CR1_ANFOFF_Pos           (12U)
+#define I2C_CR1_ANFOFF_Msk           (0x1UL << I2C_CR1_ANFOFF_Pos)             /*!< 0x00001000 */
+#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        /*!< Analog noise filter OFF */
+#define I2C_CR1_SWRST_Pos            (13U)
+#define I2C_CR1_SWRST_Msk            (0x1UL << I2C_CR1_SWRST_Pos)              /*!< 0x00002000 */
+#define I2C_CR1_SWRST                I2C_CR1_SWRST_Msk                         /*!< Software reset */
+#define I2C_CR1_TXDMAEN_Pos          (14U)
+#define I2C_CR1_TXDMAEN_Msk          (0x1UL << I2C_CR1_TXDMAEN_Pos)            /*!< 0x00004000 */
+#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       /*!< DMA transmission requests enable */
+#define I2C_CR1_RXDMAEN_Pos          (15U)
+#define I2C_CR1_RXDMAEN_Msk          (0x1UL << I2C_CR1_RXDMAEN_Pos)            /*!< 0x00008000 */
+#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       /*!< DMA reception requests enable */
+#define I2C_CR1_SBC_Pos              (16U)
+#define I2C_CR1_SBC_Msk              (0x1UL << I2C_CR1_SBC_Pos)                /*!< 0x00010000 */
+#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           /*!< Slave byte control */
+#define I2C_CR1_NOSTRETCH_Pos        (17U)
+#define I2C_CR1_NOSTRETCH_Msk        (0x1UL << I2C_CR1_NOSTRETCH_Pos)          /*!< 0x00020000 */
+#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     /*!< Clock stretching disable */
+#define I2C_CR1_WUPEN_Pos            (18U)
+#define I2C_CR1_WUPEN_Msk            (0x1UL << I2C_CR1_WUPEN_Pos)              /*!< 0x00040000 */
+#define I2C_CR1_WUPEN                I2C_CR1_WUPEN_Msk                         /*!< Wakeup from STOP enable */
+#define I2C_CR1_GCEN_Pos             (19U)
+#define I2C_CR1_GCEN_Msk             (0x1UL << I2C_CR1_GCEN_Pos)               /*!< 0x00080000 */
+#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          /*!< General call enable */
+#define I2C_CR1_SMBHEN_Pos           (20U)
+#define I2C_CR1_SMBHEN_Msk           (0x1UL << I2C_CR1_SMBHEN_Pos)             /*!< 0x00100000 */
+#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        /*!< SMBus host address enable */
+#define I2C_CR1_SMBDEN_Pos           (21U)
+#define I2C_CR1_SMBDEN_Msk           (0x1UL << I2C_CR1_SMBDEN_Pos)             /*!< 0x00200000 */
+#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        /*!< SMBus device default address enable */
+#define I2C_CR1_ALERTEN_Pos          (22U)
+#define I2C_CR1_ALERTEN_Msk          (0x1UL << I2C_CR1_ALERTEN_Pos)            /*!< 0x00400000 */
+#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       /*!< SMBus alert enable */
+#define I2C_CR1_PECEN_Pos            (23U)
+#define I2C_CR1_PECEN_Msk            (0x1UL << I2C_CR1_PECEN_Pos)              /*!< 0x00800000 */
+#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         /*!< PEC enable */
+
+/******************  Bit definition for I2C_CR2 register  ********************/
+#define I2C_CR2_SADD_Pos             (0U)
+#define I2C_CR2_SADD_Msk             (0x3FFUL << I2C_CR2_SADD_Pos)             /*!< 0x000003FF */
+#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          /*!< Slave address (master mode) */
+#define I2C_CR2_RD_WRN_Pos           (10U)
+#define I2C_CR2_RD_WRN_Msk           (0x1UL << I2C_CR2_RD_WRN_Pos)             /*!< 0x00000400 */
+#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        /*!< Transfer direction (master mode) */
+#define I2C_CR2_ADD10_Pos            (11U)
+#define I2C_CR2_ADD10_Msk            (0x1UL << I2C_CR2_ADD10_Pos)              /*!< 0x00000800 */
+#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         /*!< 10-bit addressing mode (master mode) */
+#define I2C_CR2_HEAD10R_Pos          (12U)
+#define I2C_CR2_HEAD10R_Msk          (0x1UL << I2C_CR2_HEAD10R_Pos)            /*!< 0x00001000 */
+#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       /*!< 10-bit address header only read direction (master mode) */
+#define I2C_CR2_START_Pos            (13U)
+#define I2C_CR2_START_Msk            (0x1UL << I2C_CR2_START_Pos)              /*!< 0x00002000 */
+#define I2C_CR2_START                I2C_CR2_START_Msk                         /*!< START generation */
+#define I2C_CR2_STOP_Pos             (14U)
+#define I2C_CR2_STOP_Msk             (0x1UL << I2C_CR2_STOP_Pos)               /*!< 0x00004000 */
+#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          /*!< STOP generation (master mode) */
+#define I2C_CR2_NACK_Pos             (15U)
+#define I2C_CR2_NACK_Msk             (0x1UL << I2C_CR2_NACK_Pos)               /*!< 0x00008000 */
+#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          /*!< NACK generation (slave mode) */
+#define I2C_CR2_NBYTES_Pos           (16U)
+#define I2C_CR2_NBYTES_Msk           (0xFFUL << I2C_CR2_NBYTES_Pos)            /*!< 0x00FF0000 */
+#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        /*!< Number of bytes */
+#define I2C_CR2_RELOAD_Pos           (24U)
+#define I2C_CR2_RELOAD_Msk           (0x1UL << I2C_CR2_RELOAD_Pos)             /*!< 0x01000000 */
+#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        /*!< NBYTES reload mode */
+#define I2C_CR2_AUTOEND_Pos          (25U)
+#define I2C_CR2_AUTOEND_Msk          (0x1UL << I2C_CR2_AUTOEND_Pos)            /*!< 0x02000000 */
+#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       /*!< Automatic end mode (master mode) */
+#define I2C_CR2_PECBYTE_Pos          (26U)
+#define I2C_CR2_PECBYTE_Msk          (0x1UL << I2C_CR2_PECBYTE_Pos)            /*!< 0x04000000 */
+#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       /*!< Packet error checking byte */
+
+/*******************  Bit definition for I2C_OAR1 register  ******************/
+#define I2C_OAR1_OA1_Pos             (0U)
+#define I2C_OAR1_OA1_Msk             (0x3FFUL << I2C_OAR1_OA1_Pos)             /*!< 0x000003FF */
+#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          /*!< Interface own address 1 */
+#define I2C_OAR1_OA1MODE_Pos         (10U)
+#define I2C_OAR1_OA1MODE_Msk         (0x1UL << I2C_OAR1_OA1MODE_Pos)           /*!< 0x00000400 */
+#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      /*!< Own address 1 10-bit mode */
+#define I2C_OAR1_OA1EN_Pos           (15U)
+#define I2C_OAR1_OA1EN_Msk           (0x1UL << I2C_OAR1_OA1EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        /*!< Own address 1 enable */
+
+/*******************  Bit definition for I2C_OAR2 register  ******************/
+#define I2C_OAR2_OA2_Pos             (1U)
+#define I2C_OAR2_OA2_Msk             (0x7FUL << I2C_OAR2_OA2_Pos)              /*!< 0x000000FE */
+#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          /*!< Interface own address 2 */
+#define I2C_OAR2_OA2MSK_Pos          (8U)
+#define I2C_OAR2_OA2MSK_Msk          (0x7UL << I2C_OAR2_OA2MSK_Pos)            /*!< 0x00000700 */
+#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       /*!< Own address 2 masks */
+#define I2C_OAR2_OA2NOMASK           (0U)                                      /*!< No mask                                        */
+#define I2C_OAR2_OA2MASK01_Pos       (8U)
+#define I2C_OAR2_OA2MASK01_Msk       (0x1UL << I2C_OAR2_OA2MASK01_Pos)         /*!< 0x00000100 */
+#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    /*!< OA2[1] is masked, Only OA2[7:2] are compared   */
+#define I2C_OAR2_OA2MASK02_Pos       (9U)
+#define I2C_OAR2_OA2MASK02_Msk       (0x1UL << I2C_OAR2_OA2MASK02_Pos)         /*!< 0x00000200 */
+#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */
+#define I2C_OAR2_OA2MASK03_Pos       (8U)
+#define I2C_OAR2_OA2MASK03_Msk       (0x3UL << I2C_OAR2_OA2MASK03_Pos)         /*!< 0x00000300 */
+#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */
+#define I2C_OAR2_OA2MASK04_Pos       (10U)
+#define I2C_OAR2_OA2MASK04_Msk       (0x1UL << I2C_OAR2_OA2MASK04_Pos)         /*!< 0x00000400 */
+#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */
+#define I2C_OAR2_OA2MASK05_Pos       (8U)
+#define I2C_OAR2_OA2MASK05_Msk       (0x5UL << I2C_OAR2_OA2MASK05_Pos)         /*!< 0x00000500 */
+#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */
+#define I2C_OAR2_OA2MASK06_Pos       (9U)
+#define I2C_OAR2_OA2MASK06_Msk       (0x3UL << I2C_OAR2_OA2MASK06_Pos)         /*!< 0x00000600 */
+#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    /*!< OA2[6:1] is masked, Only OA2[7] are compared   */
+#define I2C_OAR2_OA2MASK07_Pos       (8U)
+#define I2C_OAR2_OA2MASK07_Msk       (0x7UL << I2C_OAR2_OA2MASK07_Pos)         /*!< 0x00000700 */
+#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    /*!< OA2[7:1] is masked, No comparison is done      */
+#define I2C_OAR2_OA2EN_Pos           (15U)
+#define I2C_OAR2_OA2EN_Msk           (0x1UL << I2C_OAR2_OA2EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        /*!< Own address 2 enable */
+
+/*******************  Bit definition for I2C_TIMINGR register *******************/
+#define I2C_TIMINGR_SCLL_Pos         (0U)
+#define I2C_TIMINGR_SCLL_Msk         (0xFFUL << I2C_TIMINGR_SCLL_Pos)          /*!< 0x000000FF */
+#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      /*!< SCL low period (master mode) */
+#define I2C_TIMINGR_SCLH_Pos         (8U)
+#define I2C_TIMINGR_SCLH_Msk         (0xFFUL << I2C_TIMINGR_SCLH_Pos)          /*!< 0x0000FF00 */
+#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      /*!< SCL high period (master mode) */
+#define I2C_TIMINGR_SDADEL_Pos       (16U)
+#define I2C_TIMINGR_SDADEL_Msk       (0xFUL << I2C_TIMINGR_SDADEL_Pos)         /*!< 0x000F0000 */
+#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    /*!< Data hold time */
+#define I2C_TIMINGR_SCLDEL_Pos       (20U)
+#define I2C_TIMINGR_SCLDEL_Msk       (0xFUL << I2C_TIMINGR_SCLDEL_Pos)         /*!< 0x00F00000 */
+#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    /*!< Data setup time */
+#define I2C_TIMINGR_PRESC_Pos        (28U)
+#define I2C_TIMINGR_PRESC_Msk        (0xFUL << I2C_TIMINGR_PRESC_Pos)          /*!< 0xF0000000 */
+#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     /*!< Timings prescaler */
+
+/******************* Bit definition for I2C_TIMEOUTR register *******************/
+#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)
+#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)    /*!< 0x00000FFF */
+#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 /*!< Bus timeout A */
+#define I2C_TIMEOUTR_TIDLE_Pos       (12U)
+#define I2C_TIMEOUTR_TIDLE_Msk       (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)         /*!< 0x00001000 */
+#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    /*!< Idle clock timeout detection */
+#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)
+#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)      /*!< 0x00008000 */
+#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 /*!< Clock timeout enable */
+#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)
+#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)    /*!< 0x0FFF0000 */
+#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 /*!< Bus timeout B*/
+#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)
+#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)        /*!< 0x80000000 */
+#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   /*!< Extended clock timeout enable */
+
+/******************  Bit definition for I2C_ISR register  *********************/
+#define I2C_ISR_TXE_Pos              (0U)
+#define I2C_ISR_TXE_Msk              (0x1UL << I2C_ISR_TXE_Pos)                /*!< 0x00000001 */
+#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           /*!< Transmit data register empty */
+#define I2C_ISR_TXIS_Pos             (1U)
+#define I2C_ISR_TXIS_Msk             (0x1UL << I2C_ISR_TXIS_Pos)               /*!< 0x00000002 */
+#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          /*!< Transmit interrupt status */
+#define I2C_ISR_RXNE_Pos             (2U)
+#define I2C_ISR_RXNE_Msk             (0x1UL << I2C_ISR_RXNE_Pos)               /*!< 0x00000004 */
+#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          /*!< Receive data register not empty */
+#define I2C_ISR_ADDR_Pos             (3U)
+#define I2C_ISR_ADDR_Msk             (0x1UL << I2C_ISR_ADDR_Pos)               /*!< 0x00000008 */
+#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          /*!< Address matched (slave mode)*/
+#define I2C_ISR_NACKF_Pos            (4U)
+#define I2C_ISR_NACKF_Msk            (0x1UL << I2C_ISR_NACKF_Pos)              /*!< 0x00000010 */
+#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         /*!< NACK received flag */
+#define I2C_ISR_STOPF_Pos            (5U)
+#define I2C_ISR_STOPF_Msk            (0x1UL << I2C_ISR_STOPF_Pos)              /*!< 0x00000020 */
+#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         /*!< STOP detection flag */
+#define I2C_ISR_TC_Pos               (6U)
+#define I2C_ISR_TC_Msk               (0x1UL << I2C_ISR_TC_Pos)                 /*!< 0x00000040 */
+#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            /*!< Transfer complete (master mode) */
+#define I2C_ISR_TCR_Pos              (7U)
+#define I2C_ISR_TCR_Msk              (0x1UL << I2C_ISR_TCR_Pos)                /*!< 0x00000080 */
+#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           /*!< Transfer complete reload */
+#define I2C_ISR_BERR_Pos             (8U)
+#define I2C_ISR_BERR_Msk             (0x1UL << I2C_ISR_BERR_Pos)               /*!< 0x00000100 */
+#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          /*!< Bus error */
+#define I2C_ISR_ARLO_Pos             (9U)
+#define I2C_ISR_ARLO_Msk             (0x1UL << I2C_ISR_ARLO_Pos)               /*!< 0x00000200 */
+#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          /*!< Arbitration lost */
+#define I2C_ISR_OVR_Pos              (10U)
+#define I2C_ISR_OVR_Msk              (0x1UL << I2C_ISR_OVR_Pos)                /*!< 0x00000400 */
+#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           /*!< Overrun/Underrun */
+#define I2C_ISR_PECERR_Pos           (11U)
+#define I2C_ISR_PECERR_Msk           (0x1UL << I2C_ISR_PECERR_Pos)             /*!< 0x00000800 */
+#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        /*!< PEC error in reception */
+#define I2C_ISR_TIMEOUT_Pos          (12U)
+#define I2C_ISR_TIMEOUT_Msk          (0x1UL << I2C_ISR_TIMEOUT_Pos)            /*!< 0x00001000 */
+#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       /*!< Timeout or Tlow detection flag */
+#define I2C_ISR_ALERT_Pos            (13U)
+#define I2C_ISR_ALERT_Msk            (0x1UL << I2C_ISR_ALERT_Pos)              /*!< 0x00002000 */
+#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         /*!< SMBus alert */
+#define I2C_ISR_BUSY_Pos             (15U)
+#define I2C_ISR_BUSY_Msk             (0x1UL << I2C_ISR_BUSY_Pos)               /*!< 0x00008000 */
+#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          /*!< Bus busy */
+#define I2C_ISR_DIR_Pos              (16U)
+#define I2C_ISR_DIR_Msk              (0x1UL << I2C_ISR_DIR_Pos)                /*!< 0x00010000 */
+#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           /*!< Transfer direction (slave mode) */
+#define I2C_ISR_ADDCODE_Pos          (17U)
+#define I2C_ISR_ADDCODE_Msk          (0x7FUL << I2C_ISR_ADDCODE_Pos)           /*!< 0x00FE0000 */
+#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       /*!< Address match code (slave mode) */
+
+/******************  Bit definition for I2C_ICR register  *********************/
+#define I2C_ICR_ADDRCF_Pos           (3U)
+#define I2C_ICR_ADDRCF_Msk           (0x1UL << I2C_ICR_ADDRCF_Pos)             /*!< 0x00000008 */
+#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        /*!< Address matched clear flag */
+#define I2C_ICR_NACKCF_Pos           (4U)
+#define I2C_ICR_NACKCF_Msk           (0x1UL << I2C_ICR_NACKCF_Pos)             /*!< 0x00000010 */
+#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        /*!< NACK clear flag */
+#define I2C_ICR_STOPCF_Pos           (5U)
+#define I2C_ICR_STOPCF_Msk           (0x1UL << I2C_ICR_STOPCF_Pos)             /*!< 0x00000020 */
+#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        /*!< STOP detection clear flag */
+#define I2C_ICR_BERRCF_Pos           (8U)
+#define I2C_ICR_BERRCF_Msk           (0x1UL << I2C_ICR_BERRCF_Pos)             /*!< 0x00000100 */
+#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        /*!< Bus error clear flag */
+#define I2C_ICR_ARLOCF_Pos           (9U)
+#define I2C_ICR_ARLOCF_Msk           (0x1UL << I2C_ICR_ARLOCF_Pos)             /*!< 0x00000200 */
+#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        /*!< Arbitration lost clear flag */
+#define I2C_ICR_OVRCF_Pos            (10U)
+#define I2C_ICR_OVRCF_Msk            (0x1UL << I2C_ICR_OVRCF_Pos)              /*!< 0x00000400 */
+#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         /*!< Overrun/Underrun clear flag */
+#define I2C_ICR_PECCF_Pos            (11U)
+#define I2C_ICR_PECCF_Msk            (0x1UL << I2C_ICR_PECCF_Pos)              /*!< 0x00000800 */
+#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         /*!< PAC error clear flag */
+#define I2C_ICR_TIMOUTCF_Pos         (12U)
+#define I2C_ICR_TIMOUTCF_Msk         (0x1UL << I2C_ICR_TIMOUTCF_Pos)           /*!< 0x00001000 */
+#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      /*!< Timeout clear flag */
+#define I2C_ICR_ALERTCF_Pos          (13U)
+#define I2C_ICR_ALERTCF_Msk          (0x1UL << I2C_ICR_ALERTCF_Pos)            /*!< 0x00002000 */
+#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       /*!< Alert clear flag */
+
+/******************  Bit definition for I2C_PECR register  *********************/
+#define I2C_PECR_PEC_Pos             (0U)
+#define I2C_PECR_PEC_Msk             (0xFFUL << I2C_PECR_PEC_Pos)              /*!< 0x000000FF */
+#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          /*!< PEC register */
+
+/******************  Bit definition for I2C_RXDR register  *********************/
+#define I2C_RXDR_RXDATA_Pos          (0U)
+#define I2C_RXDR_RXDATA_Msk          (0xFFUL << I2C_RXDR_RXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       /*!< 8-bit receive data */
+
+/******************  Bit definition for I2C_TXDR register  *********************/
+#define I2C_TXDR_TXDATA_Pos          (0U)
+#define I2C_TXDR_TXDATA_Msk          (0xFFUL << I2C_TXDR_TXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       /*!< 8-bit transmit data */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Independent WATCHDOG (IWDG)                         */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_KR_KEY_Pos      (0U)
+#define IWDG_KR_KEY_Msk      (0xFFFFUL << IWDG_KR_KEY_Pos)                     /*!< 0x0000FFFF */
+#define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   /*!<Key value (write only, read 0000h)  */
+
+/*******************  Bit definition for IWDG_PR register  ********************/
+#define IWDG_PR_PR_Pos       (0U)
+#define IWDG_PR_PR_Msk       (0x7UL << IWDG_PR_PR_Pos)                         /*!< 0x00000007 */
+#define IWDG_PR_PR           IWDG_PR_PR_Msk                                    /*!<PR[2:0] (Prescaler divider)         */
+#define IWDG_PR_PR_0         (0x1UL << IWDG_PR_PR_Pos)                         /*!< 0x00000001 */
+#define IWDG_PR_PR_1         (0x2UL << IWDG_PR_PR_Pos)                         /*!< 0x00000002 */
+#define IWDG_PR_PR_2         (0x4UL << IWDG_PR_PR_Pos)                         /*!< 0x00000004 */
+
+/*******************  Bit definition for IWDG_RLR register  *******************/
+#define IWDG_RLR_RL_Pos      (0U)
+#define IWDG_RLR_RL_Msk      (0xFFFUL << IWDG_RLR_RL_Pos)                      /*!< 0x00000FFF */
+#define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   /*!<Watchdog counter reload value        */
+
+/*******************  Bit definition for IWDG_SR register  ********************/
+#define IWDG_SR_PVU_Pos      (0U)
+#define IWDG_SR_PVU_Msk      (0x1UL << IWDG_SR_PVU_Pos)                        /*!< 0x00000001 */
+#define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   /*!< Watchdog prescaler value update */
+#define IWDG_SR_RVU_Pos      (1U)
+#define IWDG_SR_RVU_Msk      (0x1UL << IWDG_SR_RVU_Pos)                        /*!< 0x00000002 */
+#define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   /*!< Watchdog counter reload value update */
+#define IWDG_SR_WVU_Pos      (2U)
+#define IWDG_SR_WVU_Msk      (0x1UL << IWDG_SR_WVU_Pos)                        /*!< 0x00000004 */
+#define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   /*!< Watchdog counter window value update */
+
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_WINR_WIN_Pos    (0U)
+#define IWDG_WINR_WIN_Msk    (0xFFFUL << IWDG_WINR_WIN_Pos)                    /*!< 0x00000FFF */
+#define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 /*!< Watchdog counter window value */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Power Control                                       */
+/*                                                                            */
+/******************************************************************************/
+#define PWR_PVD_SUPPORT                       /*!< PWR feature available only on specific devices: Power Voltage Detection feature */
+#define PWR_BOR_SUPPORT                       /*!< PWR feature available only on specific devices: Brown-Out Reset feature         */
+#define PWR_SHDW_SUPPORT                      /*!< PWR feature available only on specific devices: Shutdown mode */
+
+/********************  Bit definition for PWR_CR1 register  ********************/
+#define PWR_CR1_LPMS_Pos          (0U)
+#define PWR_CR1_LPMS_Msk          (0x7UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000007 */
+#define PWR_CR1_LPMS              PWR_CR1_LPMS_Msk                             /*!< Low Power Mode Selection */
+#define PWR_CR1_LPMS_0            (0x1UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000001 */
+#define PWR_CR1_LPMS_1            (0x2UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000002 */
+#define PWR_CR1_LPMS_2            (0x4UL << PWR_CR1_LPMS_Pos)                   /*!< 0x00000004 */
+#define PWR_CR1_FPD_STOP_Pos      (3U)
+#define PWR_CR1_FPD_STOP_Msk      (0x1UL << PWR_CR1_FPD_STOP_Pos)              /*!< 0x00000008 */
+#define PWR_CR1_FPD_STOP          PWR_CR1_FPD_STOP_Msk                         /*!< Flash power down mode during stop */
+#define PWR_CR1_FPD_LPRUN_Pos     (4U)
+#define PWR_CR1_FPD_LPRUN_Msk     (0x1UL << PWR_CR1_FPD_LPRUN_Pos)             /*!< 0x00000010 */
+#define PWR_CR1_FPD_LPRUN         PWR_CR1_FPD_LPRUN_Msk                        /*!< Flash power down mode during run */
+#define PWR_CR1_FPD_LPSLP_Pos     (5U)
+#define PWR_CR1_FPD_LPSLP_Msk     (0x1UL << PWR_CR1_FPD_LPSLP_Pos)             /*!< 0x00000020 */
+#define PWR_CR1_FPD_LPSLP         PWR_CR1_FPD_LPSLP_Msk                        /*!< Flash power down mode during sleep */
+#define PWR_CR1_DBP_Pos           (8U)
+#define PWR_CR1_DBP_Msk           (0x1UL << PWR_CR1_DBP_Pos)                   /*!< 0x00000100 */
+#define PWR_CR1_DBP               PWR_CR1_DBP_Msk                              /*!< Disable Backup Domain write protection */
+#define PWR_CR1_VOS_Pos           (9U)
+#define PWR_CR1_VOS_Msk           (0x3UL << PWR_CR1_VOS_Pos)                   /*!< 0x00000600 */
+#define PWR_CR1_VOS               PWR_CR1_VOS_Msk                              /*!< Voltage scaling */
+#define PWR_CR1_VOS_0             (0x1UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 0 */
+#define PWR_CR1_VOS_1             (0x2UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 1 */
+#define PWR_CR1_LPR_Pos           (14U)
+#define PWR_CR1_LPR_Msk           (0x1UL << PWR_CR1_LPR_Pos)                   /*!< 0x00004000 */
+#define PWR_CR1_LPR               PWR_CR1_LPR_Msk                              /*!< Regulator Low-Power Run mode */
+
+/********************  Bit definition for PWR_CR2 register  ********************/
+#define PWR_CR2_PVDE_Pos          (0U)
+#define PWR_CR2_PVDE_Msk          (0x1UL << PWR_CR2_PVDE_Pos)                  /*!< 0x00000001 */
+#define PWR_CR2_PVDE              PWR_CR2_PVDE_Msk                             /*!< Programmable Voltage Detector Enable */
+#define PWR_CR2_PVDFT_Pos         (1U)
+#define PWR_CR2_PVDFT_Msk         (0x7UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x0000000E */
+#define PWR_CR2_PVDFT             PWR_CR2_PVDFT_Msk                            /*!< PVD Falling Threshold Selection bit field */
+#define PWR_CR2_PVDFT_0           (0x1UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000002 */
+#define PWR_CR2_PVDFT_1           (0x2UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000004 */
+#define PWR_CR2_PVDFT_2           (0x4UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000008 */
+#define PWR_CR2_PVDRT_Pos         (4U)
+#define PWR_CR2_PVDRT_Msk         (0x7UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000070 */
+#define PWR_CR2_PVDRT             PWR_CR2_PVDRT_Msk                            /*!< PVD Rising Threshold Selection bit field */
+#define PWR_CR2_PVDRT_0           (0x1UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000010 */
+#define PWR_CR2_PVDRT_1           (0x2UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000020 */
+#define PWR_CR2_PVDRT_2           (0x4UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000040 */
+
+/********************  Bit definition for PWR_CR3 register  ********************/
+#define PWR_CR3_EWUP_Pos          (0U)
+#define PWR_CR3_EWUP_Msk          (0x2BUL << PWR_CR3_EWUP_Pos)                 /*!< 0x0000002B */
+#define PWR_CR3_EWUP              PWR_CR3_EWUP_Msk                             /*!< Enable all Wake-Up Pins  */
+#define PWR_CR3_EWUP1_Pos         (0U)
+#define PWR_CR3_EWUP1_Msk         (0x1UL << PWR_CR3_EWUP1_Pos)                 /*!< 0x00000001 */
+#define PWR_CR3_EWUP1             PWR_CR3_EWUP1_Msk                            /*!< Enable WKUP pin 1 */
+#define PWR_CR3_EWUP2_Pos         (1U)
+#define PWR_CR3_EWUP2_Msk         (0x1UL << PWR_CR3_EWUP2_Pos)                 /*!< 0x00000002 */
+#define PWR_CR3_EWUP2             PWR_CR3_EWUP2_Msk                            /*!< Enable WKUP pin 2 */
+#define PWR_CR3_EWUP4_Pos         (3U)
+#define PWR_CR3_EWUP4_Msk         (0x1UL << PWR_CR3_EWUP4_Pos)                 /*!< 0x00000008 */
+#define PWR_CR3_EWUP4             PWR_CR3_EWUP4_Msk                            /*!< Enable WKUP pin 4 */
+#define PWR_CR3_EWUP6_Pos         (5U)
+#define PWR_CR3_EWUP6_Msk         (0x1UL << PWR_CR3_EWUP6_Pos)                 /*!< 0x00000020 */
+#define PWR_CR3_EWUP6             PWR_CR3_EWUP6_Msk                            /*!< Enable WKUP pin 6 */
+#define PWR_CR3_RRS_Pos           (8U)
+#define PWR_CR3_RRS_Msk           (0x1UL << PWR_CR3_RRS_Pos)                   /*!< 0x00000100 */
+#define PWR_CR3_RRS               PWR_CR3_RRS_Msk                              /*!< RAM retention in Standby mode */
+#define PWR_CR3_ENB_ULP_Pos       (9U)
+#define PWR_CR3_ENB_ULP_Msk       (0x1UL << PWR_CR3_ENB_ULP_Pos)               /*!< 0x00000200 */
+#define PWR_CR3_ENB_ULP           PWR_CR3_ENB_ULP_Msk                          /*!< Enable sampling resistor bridge in the LPMU_RESET block */
+#define PWR_CR3_APC_Pos           (10U)
+#define PWR_CR3_APC_Msk           (0x1UL << PWR_CR3_APC_Pos)                   /*!< 0x00000400 */
+#define PWR_CR3_APC               PWR_CR3_APC_Msk                              /*!< Apply pull-up and pull-down configuration */
+#define PWR_CR3_EIWUL_Pos         (15U)
+#define PWR_CR3_EIWUL_Msk         (0x1UL << PWR_CR3_EIWUL_Pos)                 /*!< 0x00008000 */
+#define PWR_CR3_EIWUL             PWR_CR3_EIWUL_Msk                            /*!< Enable Internal Wake-up line */
+
+/********************  Bit definition for PWR_CR4 register  ********************/
+#define PWR_CR4_WP_Pos            (0U)
+#define PWR_CR4_WP_Msk            (0x2BUL << PWR_CR4_WP_Pos)                   /*!< 0x0000002B */
+#define PWR_CR4_WP                PWR_CR4_WP_Msk                               /*!< all Wake-Up Pin polarity */
+#define PWR_CR4_WP1_Pos           (0U)
+#define PWR_CR4_WP1_Msk           (0x1UL << PWR_CR4_WP1_Pos)                   /*!< 0x00000001 */
+#define PWR_CR4_WP1               PWR_CR4_WP1_Msk                              /*!< Wake-Up Pin 1 polarity */
+#define PWR_CR4_WP2_Pos           (1U)
+#define PWR_CR4_WP2_Msk           (0x1UL << PWR_CR4_WP2_Pos)                   /*!< 0x00000002 */
+#define PWR_CR4_WP2               PWR_CR4_WP2_Msk                              /*!< Wake-Up Pin 2 polarity */
+#define PWR_CR4_WP4_Pos           (3U)
+#define PWR_CR4_WP4_Msk           (0x1UL << PWR_CR4_WP4_Pos)                   /*!< 0x00000008 */
+#define PWR_CR4_WP4               PWR_CR4_WP4_Msk                              /*!< Wake-Up Pin 4 polarity */
+#define PWR_CR4_WP6_Pos           (5U)
+#define PWR_CR4_WP6_Msk           (0x1UL << PWR_CR4_WP6_Pos)                   /*!< 0x00000020 */
+#define PWR_CR4_WP6               PWR_CR4_WP6_Msk                              /*!< Wake-Up Pin 6 polarity */
+#define PWR_CR4_VBE_Pos           (8U)
+#define PWR_CR4_VBE_Msk           (0x1UL << PWR_CR4_VBE_Pos)                   /*!< 0x00000100 */
+#define PWR_CR4_VBE               PWR_CR4_VBE_Msk                              /*!< VBAT Battery charging Enable  */
+#define PWR_CR4_VBRS_Pos          (9U)
+#define PWR_CR4_VBRS_Msk          (0x1UL << PWR_CR4_VBRS_Pos)                  /*!< 0x00000200 */
+#define PWR_CR4_VBRS              PWR_CR4_VBRS_Msk                             /*!< VBAT Battery charging Resistor Selection */
+
+/********************  Bit definition for PWR_SR1 register  ********************/
+#define PWR_SR1_WUF_Pos           (0U)
+#define PWR_SR1_WUF_Msk           (0x2BUL << PWR_SR1_WUF_Pos)                  /*!< 0x0000002B */
+#define PWR_SR1_WUF               PWR_SR1_WUF_Msk                              /*!< Wakeup Flags  */
+#define PWR_SR1_WUF1_Pos          (0U)
+#define PWR_SR1_WUF1_Msk          (0x1UL << PWR_SR1_WUF1_Pos)                  /*!< 0x00000001 */
+#define PWR_SR1_WUF1              PWR_SR1_WUF1_Msk                             /*!< Wakeup Flag 1 */
+#define PWR_SR1_WUF2_Pos          (1U)
+#define PWR_SR1_WUF2_Msk          (0x1UL << PWR_SR1_WUF2_Pos)                  /*!< 0x00000002 */
+#define PWR_SR1_WUF2              PWR_SR1_WUF2_Msk                             /*!< Wakeup Flag 2 */
+#define PWR_SR1_WUF4_Pos          (3U)
+#define PWR_SR1_WUF4_Msk          (0x1UL << PWR_SR1_WUF4_Pos)                  /*!< 0x00000008 */
+#define PWR_SR1_WUF4              PWR_SR1_WUF4_Msk                             /*!< Wakeup Flag 4 */
+#define PWR_SR1_WUF6_Pos          (5U)
+#define PWR_SR1_WUF6_Msk          (0x1UL << PWR_SR1_WUF6_Pos)                  /*!< 0x00000020 */
+#define PWR_SR1_WUF6              PWR_SR1_WUF6_Msk                             /*!< Wakeup Flag 6 */
+#define PWR_SR1_SBF_Pos           (8U)
+#define PWR_SR1_SBF_Msk           (0x1UL << PWR_SR1_SBF_Pos)                   /*!< 0x00000100 */
+#define PWR_SR1_SBF               PWR_SR1_SBF_Msk                              /*!< Standby Flag  */
+#define PWR_SR1_WUFI_Pos          (15U)
+#define PWR_SR1_WUFI_Msk          (0x1UL << PWR_SR1_WUFI_Pos)                  /*!< 0x00008000 */
+#define PWR_SR1_WUFI              PWR_SR1_WUFI_Msk                             /*!< Wakeup Flag Internal */
+
+/********************  Bit definition for PWR_SR2 register  ********************/
+#define PWR_SR2_FLASH_RDY_Pos     (7U)
+#define PWR_SR2_FLASH_RDY_Msk     (0x1UL << PWR_SR2_FLASH_RDY_Pos)             /*!< 0x00000080 */
+#define PWR_SR2_FLASH_RDY         PWR_SR2_FLASH_RDY_Msk                        /*!< Flash Ready */
+#define PWR_SR2_REGLPS_Pos        (8U)
+#define PWR_SR2_REGLPS_Msk        (0x1UL << PWR_SR2_REGLPS_Pos)                /*!< 0x00000100 */
+#define PWR_SR2_REGLPS            PWR_SR2_REGLPS_Msk                           /*!< Regulator Low Power started */
+#define PWR_SR2_REGLPF_Pos        (9U)
+#define PWR_SR2_REGLPF_Msk        (0x1UL << PWR_SR2_REGLPF_Pos)                /*!< 0x00000200 */
+#define PWR_SR2_REGLPF            PWR_SR2_REGLPF_Msk                           /*!< Regulator Low Power flag    */
+#define PWR_SR2_VOSF_Pos          (10U)
+#define PWR_SR2_VOSF_Msk          (0x1UL << PWR_SR2_VOSF_Pos)                  /*!< 0x00000400 */
+#define PWR_SR2_VOSF              PWR_SR2_VOSF_Msk                             /*!< Voltage Scaling Flag */
+#define PWR_SR2_PVDO_Pos          (11U)
+#define PWR_SR2_PVDO_Msk          (0x1UL << PWR_SR2_PVDO_Pos)                  /*!< 0x00000800 */
+#define PWR_SR2_PVDO              PWR_SR2_PVDO_Msk                             /*!< Power voltage detector output */
+
+/********************  Bit definition for PWR_SCR register  ********************/
+#define PWR_SCR_CWUF_Pos          (0U)
+#define PWR_SCR_CWUF_Msk          (0x2BUL << PWR_SCR_CWUF_Pos)                 /*!< 0x0000002B */
+#define PWR_SCR_CWUF              PWR_SCR_CWUF_Msk                             /*!< Clear Wake-up Flags  */
+#define PWR_SCR_CWUF1_Pos         (0U)
+#define PWR_SCR_CWUF1_Msk         (0x1UL << PWR_SCR_CWUF1_Pos)                 /*!< 0x00000001 */
+#define PWR_SCR_CWUF1             PWR_SCR_CWUF1_Msk                            /*!< Clear Wake-up Flag 1 */
+#define PWR_SCR_CWUF2_Pos         (1U)
+#define PWR_SCR_CWUF2_Msk         (0x1UL << PWR_SCR_CWUF2_Pos)                 /*!< 0x00000002 */
+#define PWR_SCR_CWUF2             PWR_SCR_CWUF2_Msk                            /*!< Clear Wake-up Flag 2 */
+#define PWR_SCR_CWUF4_Pos         (3U)
+#define PWR_SCR_CWUF4_Msk         (0x1UL << PWR_SCR_CWUF4_Pos)                 /*!< 0x00000008 */
+#define PWR_SCR_CWUF4             PWR_SCR_CWUF4_Msk                            /*!< Clear Wake-up Flag 4 */
+#define PWR_SCR_CWUF6_Pos         (5U)
+#define PWR_SCR_CWUF6_Msk         (0x1UL << PWR_SCR_CWUF6_Pos)                 /*!< 0x00000020 */
+#define PWR_SCR_CWUF6             PWR_SCR_CWUF6_Msk                            /*!< Clear Wake-up Flag 6 */
+#define PWR_SCR_CSBF_Pos          (8U)
+#define PWR_SCR_CSBF_Msk          (0x1UL << PWR_SCR_CSBF_Pos)                  /*!< 0x00000100 */
+#define PWR_SCR_CSBF              PWR_SCR_CSBF_Msk                             /*!< Clear Standby Flag  */
+
+/********************  Bit definition for PWR_PUCRA register  *****************/
+#define PWR_PUCRA_PU0_Pos         (0U)
+#define PWR_PUCRA_PU0_Msk         (0x1UL << PWR_PUCRA_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRA_PU0             PWR_PUCRA_PU0_Msk                            /*!< Pin PA0 Pull-Up set */
+#define PWR_PUCRA_PU1_Pos         (1U)
+#define PWR_PUCRA_PU1_Msk         (0x1UL << PWR_PUCRA_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRA_PU1             PWR_PUCRA_PU1_Msk                            /*!< Pin PA1 Pull-Up set */
+#define PWR_PUCRA_PU2_Pos         (2U)
+#define PWR_PUCRA_PU2_Msk         (0x1UL << PWR_PUCRA_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRA_PU2             PWR_PUCRA_PU2_Msk                            /*!< Pin PA2 Pull-Up set */
+#define PWR_PUCRA_PU3_Pos         (3U)
+#define PWR_PUCRA_PU3_Msk         (0x1UL << PWR_PUCRA_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRA_PU3             PWR_PUCRA_PU3_Msk                            /*!< Pin PA3 Pull-Up set */
+#define PWR_PUCRA_PU4_Pos         (4U)
+#define PWR_PUCRA_PU4_Msk         (0x1UL << PWR_PUCRA_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRA_PU4             PWR_PUCRA_PU4_Msk                            /*!< Pin PA4 Pull-Up set */
+#define PWR_PUCRA_PU5_Pos         (5U)
+#define PWR_PUCRA_PU5_Msk         (0x1UL << PWR_PUCRA_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRA_PU5             PWR_PUCRA_PU5_Msk                            /*!< Pin PA5 Pull-Up set */
+#define PWR_PUCRA_PU6_Pos         (6U)
+#define PWR_PUCRA_PU6_Msk         (0x1UL << PWR_PUCRA_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRA_PU6             PWR_PUCRA_PU6_Msk                            /*!< Pin PA6 Pull-Up set */
+#define PWR_PUCRA_PU7_Pos         (7U)
+#define PWR_PUCRA_PU7_Msk         (0x1UL << PWR_PUCRA_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRA_PU7             PWR_PUCRA_PU7_Msk                            /*!< Pin PA7 Pull-Up set */
+#define PWR_PUCRA_PU8_Pos         (8U)
+#define PWR_PUCRA_PU8_Msk         (0x1UL << PWR_PUCRA_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRA_PU8             PWR_PUCRA_PU8_Msk                            /*!< Pin PA8 Pull-Up set */
+#define PWR_PUCRA_PU9_Pos         (9U)
+#define PWR_PUCRA_PU9_Msk         (0x1UL << PWR_PUCRA_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRA_PU9             PWR_PUCRA_PU9_Msk                            /*!< Pin PA9 Pull-Up set */
+#define PWR_PUCRA_PU10_Pos        (10U)
+#define PWR_PUCRA_PU10_Msk        (0x1UL << PWR_PUCRA_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRA_PU10            PWR_PUCRA_PU10_Msk                           /*!< Pin PA10 Pull-Up set */
+#define PWR_PUCRA_PU11_Pos        (11U)
+#define PWR_PUCRA_PU11_Msk        (0x1UL << PWR_PUCRA_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRA_PU11            PWR_PUCRA_PU11_Msk                           /*!< Pin PA11 Pull-Up set */
+#define PWR_PUCRA_PU12_Pos        (12U)
+#define PWR_PUCRA_PU12_Msk        (0x1UL << PWR_PUCRA_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRA_PU12            PWR_PUCRA_PU12_Msk                           /*!< Pin PA12 Pull-Up set */
+#define PWR_PUCRA_PU13_Pos        (13U)
+#define PWR_PUCRA_PU13_Msk        (0x1UL << PWR_PUCRA_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRA_PU13            PWR_PUCRA_PU13_Msk                           /*!< Pin PA13 Pull-Up set */
+#define PWR_PUCRA_PU14_Pos        (14U)
+#define PWR_PUCRA_PU14_Msk        (0x1UL << PWR_PUCRA_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRA_PU14            PWR_PUCRA_PU14_Msk                           /*!< Pin PA14 Pull-Up set */
+#define PWR_PUCRA_PU15_Pos        (15U)
+#define PWR_PUCRA_PU15_Msk        (0x1UL << PWR_PUCRA_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRA_PU15            PWR_PUCRA_PU15_Msk                           /*!< Pin PA15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRA register  *****************/
+#define PWR_PDCRA_PD0_Pos         (0U)
+#define PWR_PDCRA_PD0_Msk         (0x1UL << PWR_PDCRA_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRA_PD0             PWR_PDCRA_PD0_Msk                            /*!< Pin PA0 Pull-Down set */
+#define PWR_PDCRA_PD1_Pos         (1U)
+#define PWR_PDCRA_PD1_Msk         (0x1UL << PWR_PDCRA_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRA_PD1             PWR_PDCRA_PD1_Msk                            /*!< Pin PA1 Pull-Down set */
+#define PWR_PDCRA_PD2_Pos         (2U)
+#define PWR_PDCRA_PD2_Msk         (0x1UL << PWR_PDCRA_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRA_PD2             PWR_PDCRA_PD2_Msk                            /*!< Pin PA2 Pull-Down set */
+#define PWR_PDCRA_PD3_Pos         (3U)
+#define PWR_PDCRA_PD3_Msk         (0x1UL << PWR_PDCRA_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRA_PD3             PWR_PDCRA_PD3_Msk                            /*!< Pin PA3 Pull-Down set */
+#define PWR_PDCRA_PD4_Pos         (4U)
+#define PWR_PDCRA_PD4_Msk         (0x1UL << PWR_PDCRA_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRA_PD4             PWR_PDCRA_PD4_Msk                            /*!< Pin PA4 Pull-Down set */
+#define PWR_PDCRA_PD5_Pos         (5U)
+#define PWR_PDCRA_PD5_Msk         (0x1UL << PWR_PDCRA_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRA_PD5             PWR_PDCRA_PD5_Msk                            /*!< Pin PA5 Pull-Down set */
+#define PWR_PDCRA_PD6_Pos         (6U)
+#define PWR_PDCRA_PD6_Msk         (0x1UL << PWR_PDCRA_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRA_PD6             PWR_PDCRA_PD6_Msk                            /*!< Pin PA6 Pull-Down set */
+#define PWR_PDCRA_PD7_Pos         (7U)
+#define PWR_PDCRA_PD7_Msk         (0x1UL << PWR_PDCRA_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRA_PD7             PWR_PDCRA_PD7_Msk                            /*!< Pin PA7 Pull-Down set */
+#define PWR_PDCRA_PD8_Pos         (8U)
+#define PWR_PDCRA_PD8_Msk         (0x1UL << PWR_PDCRA_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRA_PD8             PWR_PDCRA_PD8_Msk                            /*!< Pin PA8 Pull-Down set */
+#define PWR_PDCRA_PD9_Pos         (9U)
+#define PWR_PDCRA_PD9_Msk         (0x1UL << PWR_PDCRA_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRA_PD9             PWR_PDCRA_PD9_Msk                            /*!< Pin PA9 Pull-Down set */
+#define PWR_PDCRA_PD10_Pos        (10U)
+#define PWR_PDCRA_PD10_Msk        (0x1UL << PWR_PDCRA_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRA_PD10            PWR_PDCRA_PD10_Msk                           /*!< Pin PA10 Pull-Down set */
+#define PWR_PDCRA_PD11_Pos        (11U)
+#define PWR_PDCRA_PD11_Msk        (0x1UL << PWR_PDCRA_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRA_PD11            PWR_PDCRA_PD11_Msk                           /*!< Pin PA11 Pull-Down set */
+#define PWR_PDCRA_PD12_Pos        (12U)
+#define PWR_PDCRA_PD12_Msk        (0x1UL << PWR_PDCRA_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRA_PD12            PWR_PDCRA_PD12_Msk                           /*!< Pin PA12 Pull-Down set */
+#define PWR_PDCRA_PD13_Pos        (13U)
+#define PWR_PDCRA_PD13_Msk        (0x1UL << PWR_PDCRA_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRA_PD13            PWR_PDCRA_PD13_Msk                           /*!< Pin PA13 Pull-Down set */
+#define PWR_PDCRA_PD14_Pos        (14U)
+#define PWR_PDCRA_PD14_Msk        (0x1UL << PWR_PDCRA_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRA_PD14            PWR_PDCRA_PD14_Msk                           /*!< Pin PA14 Pull-Down set */
+#define PWR_PDCRA_PD15_Pos        (15U)
+#define PWR_PDCRA_PD15_Msk        (0x1UL << PWR_PDCRA_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRA_PD15            PWR_PDCRA_PD15_Msk                           /*!< Pin PA15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRB register  *****************/
+#define PWR_PUCRB_PU0_Pos         (0U)
+#define PWR_PUCRB_PU0_Msk         (0x1UL << PWR_PUCRB_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRB_PU0             PWR_PUCRB_PU0_Msk                            /*!< Pin PB0 Pull-Up set */
+#define PWR_PUCRB_PU1_Pos         (1U)
+#define PWR_PUCRB_PU1_Msk         (0x1UL << PWR_PUCRB_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRB_PU1             PWR_PUCRB_PU1_Msk                            /*!< Pin PB1 Pull-Up set */
+#define PWR_PUCRB_PU2_Pos         (2U)
+#define PWR_PUCRB_PU2_Msk         (0x1UL << PWR_PUCRB_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRB_PU2             PWR_PUCRB_PU2_Msk                            /*!< Pin PB2 Pull-Up set */
+#define PWR_PUCRB_PU3_Pos         (3U)
+#define PWR_PUCRB_PU3_Msk         (0x1UL << PWR_PUCRB_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRB_PU3             PWR_PUCRB_PU3_Msk                            /*!< Pin PB3 Pull-Up set */
+#define PWR_PUCRB_PU4_Pos         (4U)
+#define PWR_PUCRB_PU4_Msk         (0x1UL << PWR_PUCRB_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRB_PU4             PWR_PUCRB_PU4_Msk                            /*!< Pin PB4 Pull-Up set */
+#define PWR_PUCRB_PU5_Pos         (5U)
+#define PWR_PUCRB_PU5_Msk         (0x1UL << PWR_PUCRB_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRB_PU5             PWR_PUCRB_PU5_Msk                            /*!< Pin PB5 Pull-Up set */
+#define PWR_PUCRB_PU6_Pos         (6U)
+#define PWR_PUCRB_PU6_Msk         (0x1UL << PWR_PUCRB_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRB_PU6             PWR_PUCRB_PU6_Msk                            /*!< Pin PB6 Pull-Up set */
+#define PWR_PUCRB_PU7_Pos         (7U)
+#define PWR_PUCRB_PU7_Msk         (0x1UL << PWR_PUCRB_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRB_PU7             PWR_PUCRB_PU7_Msk                            /*!< Pin PB7 Pull-Up set */
+#define PWR_PUCRB_PU8_Pos         (8U)
+#define PWR_PUCRB_PU8_Msk         (0x1UL << PWR_PUCRB_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRB_PU8             PWR_PUCRB_PU8_Msk                            /*!< Pin PB8 Pull-Up set */
+#define PWR_PUCRB_PU9_Pos         (9U)
+#define PWR_PUCRB_PU9_Msk         (0x1UL << PWR_PUCRB_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRB_PU9             PWR_PUCRB_PU9_Msk                            /*!< Pin PB9 Pull-Up set */
+#define PWR_PUCRB_PU10_Pos        (10U)
+#define PWR_PUCRB_PU10_Msk        (0x1UL << PWR_PUCRB_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRB_PU10            PWR_PUCRB_PU10_Msk                           /*!< Pin PB10 Pull-Up set */
+#define PWR_PUCRB_PU11_Pos        (11U)
+#define PWR_PUCRB_PU11_Msk        (0x1UL << PWR_PUCRB_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRB_PU11            PWR_PUCRB_PU11_Msk                           /*!< Pin PB11 Pull-Up set */
+#define PWR_PUCRB_PU12_Pos        (12U)
+#define PWR_PUCRB_PU12_Msk        (0x1UL << PWR_PUCRB_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRB_PU12            PWR_PUCRB_PU12_Msk                           /*!< Pin PB12 Pull-Up set */
+#define PWR_PUCRB_PU13_Pos        (13U)
+#define PWR_PUCRB_PU13_Msk        (0x1UL << PWR_PUCRB_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRB_PU13            PWR_PUCRB_PU13_Msk                           /*!< Pin PB13 Pull-Up set */
+#define PWR_PUCRB_PU14_Pos        (14U)
+#define PWR_PUCRB_PU14_Msk        (0x1UL << PWR_PUCRB_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRB_PU14            PWR_PUCRB_PU14_Msk                           /*!< Pin PB14 Pull-Up set */
+#define PWR_PUCRB_PU15_Pos        (15U)
+#define PWR_PUCRB_PU15_Msk        (0x1UL << PWR_PUCRB_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRB_PU15            PWR_PUCRB_PU15_Msk                           /*!< Pin PB15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRB register  *****************/
+#define PWR_PDCRB_PD0_Pos         (0U)
+#define PWR_PDCRB_PD0_Msk         (0x1UL << PWR_PDCRB_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRB_PD0             PWR_PDCRB_PD0_Msk                            /*!< Pin PB0 Pull-Down set */
+#define PWR_PDCRB_PD1_Pos         (1U)
+#define PWR_PDCRB_PD1_Msk         (0x1UL << PWR_PDCRB_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRB_PD1             PWR_PDCRB_PD1_Msk                            /*!< Pin PB1 Pull-Down set */
+#define PWR_PDCRB_PD2_Pos         (2U)
+#define PWR_PDCRB_PD2_Msk         (0x1UL << PWR_PDCRB_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRB_PD2             PWR_PDCRB_PD2_Msk                            /*!< Pin PB2 Pull-Down set */
+#define PWR_PDCRB_PD3_Pos         (3U)
+#define PWR_PDCRB_PD3_Msk         (0x1UL << PWR_PDCRB_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRB_PD3             PWR_PDCRB_PD3_Msk                            /*!< Pin PB3 Pull-Down set */
+#define PWR_PDCRB_PD4_Pos         (4U)
+#define PWR_PDCRB_PD4_Msk         (0x1UL << PWR_PDCRB_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRB_PD4             PWR_PDCRB_PD4_Msk                            /*!< Pin PB4 Pull-Down set */
+#define PWR_PDCRB_PD5_Pos         (5U)
+#define PWR_PDCRB_PD5_Msk         (0x1UL << PWR_PDCRB_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRB_PD5             PWR_PDCRB_PD5_Msk                            /*!< Pin PB5 Pull-Down set */
+#define PWR_PDCRB_PD6_Pos         (6U)
+#define PWR_PDCRB_PD6_Msk         (0x1UL << PWR_PDCRB_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRB_PD6             PWR_PDCRB_PD6_Msk                            /*!< Pin PB6 Pull-Down set */
+#define PWR_PDCRB_PD7_Pos         (7U)
+#define PWR_PDCRB_PD7_Msk         (0x1UL << PWR_PDCRB_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRB_PD7             PWR_PDCRB_PD7_Msk                            /*!< Pin PB7 Pull-Down set */
+#define PWR_PDCRB_PD8_Pos         (8U)
+#define PWR_PDCRB_PD8_Msk         (0x1UL << PWR_PDCRB_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRB_PD8             PWR_PDCRB_PD8_Msk                            /*!< Pin PB8 Pull-Down set */
+#define PWR_PDCRB_PD9_Pos         (9U)
+#define PWR_PDCRB_PD9_Msk         (0x1UL << PWR_PDCRB_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRB_PD9             PWR_PDCRB_PD9_Msk                            /*!< Pin PB9 Pull-Down set */
+#define PWR_PDCRB_PD10_Pos        (10U)
+#define PWR_PDCRB_PD10_Msk        (0x1UL << PWR_PDCRB_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRB_PD10            PWR_PDCRB_PD10_Msk                           /*!< Pin PB10 Pull-Down set */
+#define PWR_PDCRB_PD11_Pos        (11U)
+#define PWR_PDCRB_PD11_Msk        (0x1UL << PWR_PDCRB_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRB_PD11            PWR_PDCRB_PD11_Msk                           /*!< Pin PB11 Pull-Down set */
+#define PWR_PDCRB_PD12_Pos        (12U)
+#define PWR_PDCRB_PD12_Msk        (0x1UL << PWR_PDCRB_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRB_PD12            PWR_PDCRB_PD12_Msk                           /*!< Pin PB12 Pull-Down set */
+#define PWR_PDCRB_PD13_Pos        (13U)
+#define PWR_PDCRB_PD13_Msk        (0x1UL << PWR_PDCRB_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRB_PD13            PWR_PDCRB_PD13_Msk                           /*!< Pin PB13 Pull-Down set */
+#define PWR_PDCRB_PD14_Pos        (14U)
+#define PWR_PDCRB_PD14_Msk        (0x1UL << PWR_PDCRB_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRB_PD14            PWR_PDCRB_PD14_Msk                           /*!< Pin PB14 Pull-Down set */
+#define PWR_PDCRB_PD15_Pos        (15U)
+#define PWR_PDCRB_PD15_Msk        (0x1UL << PWR_PDCRB_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRB_PD15            PWR_PDCRB_PD15_Msk                           /*!< Pin PB15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRC register  *****************/
+#define PWR_PUCRC_PU6_Pos         (6U)
+#define PWR_PUCRC_PU6_Msk         (0x1UL << PWR_PUCRC_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRC_PU6             PWR_PUCRC_PU6_Msk                            /*!< Pin PC6 Pull-Up set */
+#define PWR_PUCRC_PU7_Pos         (7U)
+#define PWR_PUCRC_PU7_Msk         (0x1UL << PWR_PUCRC_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRC_PU7             PWR_PUCRC_PU7_Msk                            /*!< Pin PC7 Pull-Up set */
+#define PWR_PUCRC_PU13_Pos        (13U)
+#define PWR_PUCRC_PU13_Msk        (0x1UL << PWR_PUCRC_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRC_PU13            PWR_PUCRC_PU13_Msk                           /*!< Pin PC13 Pull-Up set */
+#define PWR_PUCRC_PU14_Pos        (14U)
+#define PWR_PUCRC_PU14_Msk        (0x1UL << PWR_PUCRC_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRC_PU14            PWR_PUCRC_PU14_Msk                           /*!< Pin PC14 Pull-Up set */
+#define PWR_PUCRC_PU15_Pos        (15U)
+#define PWR_PUCRC_PU15_Msk        (0x1UL << PWR_PUCRC_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRC_PU15            PWR_PUCRC_PU15_Msk                           /*!< Pin PC15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRC register  *****************/
+#define PWR_PDCRC_PD6_Pos         (6U)
+#define PWR_PDCRC_PD6_Msk         (0x1UL << PWR_PDCRC_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRC_PD6             PWR_PDCRC_PD6_Msk                            /*!< Pin PC6 Pull-Down set */
+#define PWR_PDCRC_PD7_Pos         (7U)
+#define PWR_PDCRC_PD7_Msk         (0x1UL << PWR_PDCRC_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRC_PD7             PWR_PDCRC_PD7_Msk                            /*!< Pin PC7 Pull-Down set */
+#define PWR_PDCRC_PD13_Pos        (13U)
+#define PWR_PDCRC_PD13_Msk        (0x1UL << PWR_PDCRC_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRC_PD13            PWR_PDCRC_PD13_Msk                           /*!< Pin PC13 Pull-Down set */
+#define PWR_PDCRC_PD14_Pos        (14U)
+#define PWR_PDCRC_PD14_Msk        (0x1UL << PWR_PDCRC_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRC_PD14            PWR_PDCRC_PD14_Msk                           /*!< Pin PC14 Pull-Down set */
+#define PWR_PDCRC_PD15_Pos        (15U)
+#define PWR_PDCRC_PD15_Msk        (0x1UL << PWR_PDCRC_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRC_PD15            PWR_PDCRC_PD15_Msk                           /*!< Pin PC15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRD register  *****************/
+#define PWR_PUCRD_PU0_Pos         (0U)
+#define PWR_PUCRD_PU0_Msk         (0x1UL << PWR_PUCRD_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRD_PU0             PWR_PUCRD_PU0_Msk                            /*!< Pin PD0 Pull-Up set */
+#define PWR_PUCRD_PU1_Pos         (1U)
+#define PWR_PUCRD_PU1_Msk         (0x1UL << PWR_PUCRD_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRD_PU1             PWR_PUCRD_PU1_Msk                            /*!< Pin PD1 Pull-Up set */
+#define PWR_PUCRD_PU2_Pos         (2U)
+#define PWR_PUCRD_PU2_Msk         (0x1UL << PWR_PUCRD_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRD_PU2             PWR_PUCRD_PU2_Msk                            /*!< Pin PD2 Pull-Up set */
+#define PWR_PUCRD_PU3_Pos         (3U)
+#define PWR_PUCRD_PU3_Msk         (0x1UL << PWR_PUCRD_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRD_PU3             PWR_PUCRD_PU3_Msk                            /*!< Pin PD3 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRD register  *****************/
+#define PWR_PDCRD_PD0_Pos         (0U)
+#define PWR_PDCRD_PD0_Msk         (0x1UL << PWR_PDCRD_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRD_PD0             PWR_PDCRD_PD0_Msk                            /*!< Pin PD0 Pull-Down set */
+#define PWR_PDCRD_PD1_Pos         (1U)
+#define PWR_PDCRD_PD1_Msk         (0x1UL << PWR_PDCRD_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRD_PD1             PWR_PDCRD_PD1_Msk                            /*!< Pin PD1 Pull-Down set */
+#define PWR_PDCRD_PD2_Pos         (2U)
+#define PWR_PDCRD_PD2_Msk         (0x1UL << PWR_PDCRD_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRD_PD2             PWR_PDCRD_PD2_Msk                            /*!< Pin PD2 Pull-Down set */
+#define PWR_PDCRD_PD3_Pos         (3U)
+#define PWR_PDCRD_PD3_Msk         (0x1UL << PWR_PDCRD_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRD_PD3             PWR_PDCRD_PD3_Msk                            /*!< Pin PD3 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRF register  *****************/
+#define PWR_PUCRF_PU0_Pos         (0U)
+#define PWR_PUCRF_PU0_Msk         (0x1UL << PWR_PUCRF_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRF_PU0             PWR_PUCRF_PU0_Msk                            /*!< Pin PF0 Pull-Up set */
+#define PWR_PUCRF_PU1_Pos         (1U)
+#define PWR_PUCRF_PU1_Msk         (0x1UL << PWR_PUCRF_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRF_PU1             PWR_PUCRF_PU1_Msk                            /*!< Pin PF1 Pull-Up set */
+#define PWR_PUCRF_PU2_Pos         (2U)
+#define PWR_PUCRF_PU2_Msk         (0x1UL << PWR_PUCRF_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRF_PU2             PWR_PUCRF_PU2_Msk                            /*!< Pin PF2 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRF register  *****************/
+#define PWR_PDCRF_PD0_Pos         (0U)
+#define PWR_PDCRF_PD0_Msk         (0x1UL << PWR_PDCRF_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRF_PD0             PWR_PDCRF_PD0_Msk                            /*!< Pin PF0 Pull-Down set */
+#define PWR_PDCRF_PD1_Pos         (1U)
+#define PWR_PDCRF_PD1_Msk         (0x1UL << PWR_PDCRF_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRF_PD1             PWR_PDCRF_PD1_Msk                            /*!< Pin PF1 Pull-Down set */
+#define PWR_PDCRF_PD2_Pos         (2U)
+#define PWR_PDCRF_PD2_Msk         (0x1UL << PWR_PDCRF_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRF_PD2             PWR_PDCRF_PD2_Msk                            /*!< Pin PF2 Pull-Down set */
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Reset and Clock Control                          */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions  (not present on all devices in the STM32G0 series)
+*/
+#define RCC_PLLQ_SUPPORT
+
+/********************  Bit definition for RCC_CR register  *****************/
+#define RCC_CR_HSION_Pos                 (8U)
+#define RCC_CR_HSION_Msk                 (0x1UL << RCC_CR_HSION_Pos)           /*!< 0x00000100 */
+#define RCC_CR_HSION                     RCC_CR_HSION_Msk                      /*!< Internal High Speed clock enable */
+#define RCC_CR_HSIKERON_Pos              (9U)
+#define RCC_CR_HSIKERON_Msk              (0x1UL << RCC_CR_HSIKERON_Pos)        /*!< 0x00000200 */
+#define RCC_CR_HSIKERON                  RCC_CR_HSIKERON_Msk                   /*!< Internal High Speed clock enable for some IPs Kernel */
+#define RCC_CR_HSIRDY_Pos                (10U)
+#define RCC_CR_HSIRDY_Msk                (0x1UL << RCC_CR_HSIRDY_Pos)          /*!< 0x00000400 */
+#define RCC_CR_HSIRDY                    RCC_CR_HSIRDY_Msk                     /*!< Internal High Speed clock ready flag */
+#define RCC_CR_HSIDIV_Pos                (11U)
+#define RCC_CR_HSIDIV_Msk                (0x7UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00003800 */
+#define RCC_CR_HSIDIV                    RCC_CR_HSIDIV_Msk                     /*!< HSIDIV[13:11] Internal High Speed clock division factor */
+#define RCC_CR_HSIDIV_0                  (0x1UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00000800 */
+#define RCC_CR_HSIDIV_1                  (0x2UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00001000 */
+#define RCC_CR_HSIDIV_2                  (0x4UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00002000 */
+#define RCC_CR_HSEON_Pos                 (16U)
+#define RCC_CR_HSEON_Msk                 (0x1UL << RCC_CR_HSEON_Pos)           /*!< 0x00010000 */
+#define RCC_CR_HSEON                     RCC_CR_HSEON_Msk                      /*!< External High Speed clock enable */
+#define RCC_CR_HSERDY_Pos                (17U)
+#define RCC_CR_HSERDY_Msk                (0x1UL << RCC_CR_HSERDY_Pos)          /*!< 0x00020000 */
+#define RCC_CR_HSERDY                    RCC_CR_HSERDY_Msk                     /*!< External High Speed clock ready */
+#define RCC_CR_HSEBYP_Pos                (18U)
+#define RCC_CR_HSEBYP_Msk                (0x1UL << RCC_CR_HSEBYP_Pos)          /*!< 0x00040000 */
+#define RCC_CR_HSEBYP                    RCC_CR_HSEBYP_Msk                     /*!< External High Speed clock Bypass */
+#define RCC_CR_CSSON_Pos                 (19U)
+#define RCC_CR_CSSON_Msk                 (0x1UL << RCC_CR_CSSON_Pos)           /*!< 0x00080000 */
+#define RCC_CR_CSSON                     RCC_CR_CSSON_Msk                      /*!< HSE Clock Security System enable */
+
+#define RCC_CR_PLLON_Pos                 (24U)
+#define RCC_CR_PLLON_Msk                 (0x1UL << RCC_CR_PLLON_Pos)           /*!< 0x01000000 */
+#define RCC_CR_PLLON                     RCC_CR_PLLON_Msk                      /*!< System PLL clock enable */
+#define RCC_CR_PLLRDY_Pos                (25U)
+#define RCC_CR_PLLRDY_Msk                (0x1UL << RCC_CR_PLLRDY_Pos)          /*!< 0x02000000 */
+#define RCC_CR_PLLRDY                    RCC_CR_PLLRDY_Msk                     /*!< System PLL clock ready */
+
+/********************  Bit definition for RCC_ICSCR register  ***************/
+/*!< HSICAL configuration */
+#define RCC_ICSCR_HSICAL_Pos             (0U)
+#define RCC_ICSCR_HSICAL_Msk             (0xFFUL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x000000FF */
+#define RCC_ICSCR_HSICAL                 RCC_ICSCR_HSICAL_Msk                  /*!< HSICAL[7:0] bits */
+#define RCC_ICSCR_HSICAL_0               (0x01UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000001 */
+#define RCC_ICSCR_HSICAL_1               (0x02UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000002 */
+#define RCC_ICSCR_HSICAL_2               (0x04UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000004 */
+#define RCC_ICSCR_HSICAL_3               (0x08UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000008 */
+#define RCC_ICSCR_HSICAL_4               (0x10UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000010 */
+#define RCC_ICSCR_HSICAL_5               (0x20UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000020 */
+#define RCC_ICSCR_HSICAL_6               (0x40UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000040 */
+#define RCC_ICSCR_HSICAL_7               (0x80UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000080 */
+
+/*!< HSITRIM configuration */
+#define RCC_ICSCR_HSITRIM_Pos            (8U)
+#define RCC_ICSCR_HSITRIM_Msk            (0x7FUL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00007F00 */
+#define RCC_ICSCR_HSITRIM                RCC_ICSCR_HSITRIM_Msk                 /*!< HSITRIM[14:8] bits */
+#define RCC_ICSCR_HSITRIM_0              (0x01UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000100 */
+#define RCC_ICSCR_HSITRIM_1              (0x02UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000200 */
+#define RCC_ICSCR_HSITRIM_2              (0x04UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000400 */
+#define RCC_ICSCR_HSITRIM_3              (0x08UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000800 */
+#define RCC_ICSCR_HSITRIM_4              (0x10UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00001000 */
+#define RCC_ICSCR_HSITRIM_5              (0x20UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00002000 */
+#define RCC_ICSCR_HSITRIM_6              (0x40UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00004000 */
+
+/********************  Bit definition for RCC_CFGR register  ***************/
+/*!< SW configuration */
+#define RCC_CFGR_SW_Pos                (0U)
+#define RCC_CFGR_SW_Msk                (0x7UL << RCC_CFGR_SW_Pos)              /*!< 0x00000007 */
+#define RCC_CFGR_SW                    RCC_CFGR_SW_Msk                         /*!< SW[2:0] bits (System clock Switch) */
+#define RCC_CFGR_SW_0                  (0x1UL << RCC_CFGR_SW_Pos)              /*!< 0x00000001 */
+#define RCC_CFGR_SW_1                  (0x2UL << RCC_CFGR_SW_Pos)              /*!< 0x00000002 */
+#define RCC_CFGR_SW_2                  (0x4UL << RCC_CFGR_SW_Pos)              /*!< 0x00000004 */
+
+/*!< SWS configuration */
+#define RCC_CFGR_SWS_Pos               (3U)
+#define RCC_CFGR_SWS_Msk               (0x7UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000038 */
+#define RCC_CFGR_SWS                   RCC_CFGR_SWS_Msk                        /*!< SWS[2:0] bits (System Clock Switch Status) */
+#define RCC_CFGR_SWS_0                 (0x1UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000008 */
+#define RCC_CFGR_SWS_1                 (0x2UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000010 */
+#define RCC_CFGR_SWS_2                 (0x4UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000020 */
+
+/*!< HPRE configuration */
+#define RCC_CFGR_HPRE_Pos              (8U)
+#define RCC_CFGR_HPRE_Msk              (0xFUL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000F00 */
+#define RCC_CFGR_HPRE                  RCC_CFGR_HPRE_Msk                       /*!< HPRE[3:0] bits (AHB prescaler) */
+#define RCC_CFGR_HPRE_0                (0x1UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000100 */
+#define RCC_CFGR_HPRE_1                (0x2UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000200 */
+#define RCC_CFGR_HPRE_2                (0x4UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000400 */
+#define RCC_CFGR_HPRE_3                (0x8UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000800 */
+
+/*!< PPRE configuration */
+#define RCC_CFGR_PPRE_Pos              (12U)
+#define RCC_CFGR_PPRE_Msk              (0x7UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00007000 */
+#define RCC_CFGR_PPRE                  RCC_CFGR_PPRE_Msk                       /*!< PRE1[2:0] bits (APB prescaler) */
+#define RCC_CFGR_PPRE_0                (0x1UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00001000 */
+#define RCC_CFGR_PPRE_1                (0x2UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00002000 */
+#define RCC_CFGR_PPRE_2                (0x4UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00004000 */
+
+
+/*!< MCOSEL configuration */
+#define RCC_CFGR_MCOSEL_Pos            (24U)
+#define RCC_CFGR_MCOSEL_Msk            (0x7UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x07000000 */
+#define RCC_CFGR_MCOSEL                RCC_CFGR_MCOSEL_Msk                     /*!< MCOSEL [2:0] bits (Clock output selection) */
+#define RCC_CFGR_MCOSEL_0              (0x1UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x01000000 */
+#define RCC_CFGR_MCOSEL_1              (0x2UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x02000000 */
+#define RCC_CFGR_MCOSEL_2              (0x4UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x04000000 */
+
+/*!< MCO Prescaler configuration */
+#define RCC_CFGR_MCOPRE_Pos            (28U)
+#define RCC_CFGR_MCOPRE_Msk            (0x7UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x70000000 */
+#define RCC_CFGR_MCOPRE                RCC_CFGR_MCOPRE_Msk                     /*!< MCO prescaler [2:0] */
+#define RCC_CFGR_MCOPRE_0              (0x1UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x10000000 */
+#define RCC_CFGR_MCOPRE_1              (0x2UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x20000000 */
+#define RCC_CFGR_MCOPRE_2              (0x4UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x40000000 */
+
+/********************  Bit definition for RCC_PLLCFGR register  ***************/
+#define RCC_PLLCFGR_PLLSRC_Pos           (0U)
+#define RCC_PLLCFGR_PLLSRC_Msk           (0x3UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC               RCC_PLLCFGR_PLLSRC_Msk
+#define RCC_PLLCFGR_PLLSRC_0             (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000001 */
+#define RCC_PLLCFGR_PLLSRC_1             (0x2UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000002 */
+
+#define RCC_PLLCFGR_PLLSRC_NONE          (0x00000000UL)                        /*!< No clock sent to PLL      */
+#define RCC_PLLCFGR_PLLSRC_HSI_Pos       (1U)
+#define RCC_PLLCFGR_PLLSRC_HSI_Msk       (0x1UL << RCC_PLLCFGR_PLLSRC_HSI_Pos) /*!< 0x00000002 */
+#define RCC_PLLCFGR_PLLSRC_HSI           RCC_PLLCFGR_PLLSRC_HSI_Msk            /*!< HSI source clock selected */
+#define RCC_PLLCFGR_PLLSRC_HSE_Pos       (0U)
+#define RCC_PLLCFGR_PLLSRC_HSE_Msk       (0x3UL << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC_HSE           RCC_PLLCFGR_PLLSRC_HSE_Msk            /*!< HSE source clock selected */
+
+#define RCC_PLLCFGR_PLLM_Pos             (4U)
+#define RCC_PLLCFGR_PLLM_Msk             (0x7UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000070 */
+#define RCC_PLLCFGR_PLLM                 RCC_PLLCFGR_PLLM_Msk
+#define RCC_PLLCFGR_PLLM_0               (0x1UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000010 */
+#define RCC_PLLCFGR_PLLM_1               (0x2UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000020 */
+#define RCC_PLLCFGR_PLLM_2               (0x4UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000040 */
+
+#define RCC_PLLCFGR_PLLN_Pos             (8U)
+#define RCC_PLLCFGR_PLLN_Msk             (0x7FUL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00007F00 */
+#define RCC_PLLCFGR_PLLN                 RCC_PLLCFGR_PLLN_Msk
+#define RCC_PLLCFGR_PLLN_0               (0x01UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000100 */
+#define RCC_PLLCFGR_PLLN_1               (0x02UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000200 */
+#define RCC_PLLCFGR_PLLN_2               (0x04UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000400 */
+#define RCC_PLLCFGR_PLLN_3               (0x08UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000800 */
+#define RCC_PLLCFGR_PLLN_4               (0x10UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00001000 */
+#define RCC_PLLCFGR_PLLN_5               (0x20UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00002000 */
+#define RCC_PLLCFGR_PLLN_6               (0x40UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00004000 */
+
+#define RCC_PLLCFGR_PLLPEN_Pos           (16U)
+#define RCC_PLLCFGR_PLLPEN_Msk           (0x1UL << RCC_PLLCFGR_PLLPEN_Pos)     /*!< 0x00010000 */
+#define RCC_PLLCFGR_PLLPEN               RCC_PLLCFGR_PLLPEN_Msk
+
+#define RCC_PLLCFGR_PLLP_Pos              (17U)
+#define RCC_PLLCFGR_PLLP_Msk              (0x1FUL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x003E0000 */
+#define RCC_PLLCFGR_PLLP                  RCC_PLLCFGR_PLLP_Msk
+#define RCC_PLLCFGR_PLLP_0                (0x01UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00020000 */
+#define RCC_PLLCFGR_PLLP_1                (0x02UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00040000 */
+#define RCC_PLLCFGR_PLLP_2                (0x04UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00080000 */
+#define RCC_PLLCFGR_PLLP_3                (0x08UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00100000 */
+#define RCC_PLLCFGR_PLLP_4                (0x10UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00200000 */
+
+#define RCC_PLLCFGR_PLLQEN_Pos           (24U)
+#define RCC_PLLCFGR_PLLQEN_Msk           (0x1UL << RCC_PLLCFGR_PLLQEN_Pos)     /*!< 0x01000000 */
+#define RCC_PLLCFGR_PLLQEN               RCC_PLLCFGR_PLLQEN_Msk
+
+#define RCC_PLLCFGR_PLLQ_Pos             (25U)
+#define RCC_PLLCFGR_PLLQ_Msk             (0x7UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x0E000000 */
+#define RCC_PLLCFGR_PLLQ                 RCC_PLLCFGR_PLLQ_Msk
+#define RCC_PLLCFGR_PLLQ_0               (0x1UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x02000000 */
+#define RCC_PLLCFGR_PLLQ_1               (0x2UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x04000000 */
+#define RCC_PLLCFGR_PLLQ_2               (0x4UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x08000000 */
+
+#define RCC_PLLCFGR_PLLREN_Pos           (28U)
+#define RCC_PLLCFGR_PLLREN_Msk           (0x1UL << RCC_PLLCFGR_PLLREN_Pos)     /*!< 0x10000000 */
+#define RCC_PLLCFGR_PLLREN               RCC_PLLCFGR_PLLREN_Msk
+
+#define RCC_PLLCFGR_PLLR_Pos             (29U)
+#define RCC_PLLCFGR_PLLR_Msk             (0x7UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0xE0000000 */
+#define RCC_PLLCFGR_PLLR                 RCC_PLLCFGR_PLLR_Msk
+#define RCC_PLLCFGR_PLLR_0               (0x1UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x20000000 */
+#define RCC_PLLCFGR_PLLR_1               (0x2UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x40000000 */
+#define RCC_PLLCFGR_PLLR_2               (0x4UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_CIER register  ******************/
+#define RCC_CIER_LSIRDYIE_Pos            (0U)
+#define RCC_CIER_LSIRDYIE_Msk            (0x1UL << RCC_CIER_LSIRDYIE_Pos)      /*!< 0x00000001 */
+#define RCC_CIER_LSIRDYIE                RCC_CIER_LSIRDYIE_Msk
+#define RCC_CIER_LSERDYIE_Pos            (1U)
+#define RCC_CIER_LSERDYIE_Msk            (0x1UL << RCC_CIER_LSERDYIE_Pos)      /*!< 0x00000002 */
+#define RCC_CIER_LSERDYIE                RCC_CIER_LSERDYIE_Msk
+#define RCC_CIER_HSIRDYIE_Pos            (3U)
+#define RCC_CIER_HSIRDYIE_Msk            (0x1UL << RCC_CIER_HSIRDYIE_Pos)      /*!< 0x00000008 */
+#define RCC_CIER_HSIRDYIE                RCC_CIER_HSIRDYIE_Msk
+#define RCC_CIER_HSERDYIE_Pos            (4U)
+#define RCC_CIER_HSERDYIE_Msk            (0x1UL << RCC_CIER_HSERDYIE_Pos)      /*!< 0x00000010 */
+#define RCC_CIER_HSERDYIE                RCC_CIER_HSERDYIE_Msk
+#define RCC_CIER_PLLRDYIE_Pos            (5U)
+#define RCC_CIER_PLLRDYIE_Msk            (0x1UL << RCC_CIER_PLLRDYIE_Pos)      /*!< 0x00000020 */
+#define RCC_CIER_PLLRDYIE                RCC_CIER_PLLRDYIE_Msk
+
+/********************  Bit definition for RCC_CIFR register  ******************/
+#define RCC_CIFR_LSIRDYF_Pos             (0U)
+#define RCC_CIFR_LSIRDYF_Msk             (0x1UL << RCC_CIFR_LSIRDYF_Pos)       /*!< 0x00000001 */
+#define RCC_CIFR_LSIRDYF                 RCC_CIFR_LSIRDYF_Msk
+#define RCC_CIFR_LSERDYF_Pos             (1U)
+#define RCC_CIFR_LSERDYF_Msk             (0x1UL << RCC_CIFR_LSERDYF_Pos)       /*!< 0x00000002 */
+#define RCC_CIFR_LSERDYF                 RCC_CIFR_LSERDYF_Msk
+#define RCC_CIFR_HSIRDYF_Pos             (3U)
+#define RCC_CIFR_HSIRDYF_Msk             (0x1UL << RCC_CIFR_HSIRDYF_Pos)       /*!< 0x00000008 */
+#define RCC_CIFR_HSIRDYF                 RCC_CIFR_HSIRDYF_Msk
+#define RCC_CIFR_HSERDYF_Pos             (4U)
+#define RCC_CIFR_HSERDYF_Msk             (0x1UL << RCC_CIFR_HSERDYF_Pos)       /*!< 0x00000010 */
+#define RCC_CIFR_HSERDYF                 RCC_CIFR_HSERDYF_Msk
+#define RCC_CIFR_PLLRDYF_Pos             (5U)
+#define RCC_CIFR_PLLRDYF_Msk             (0x1UL << RCC_CIFR_PLLRDYF_Pos)       /*!< 0x00000020 */
+#define RCC_CIFR_PLLRDYF                 RCC_CIFR_PLLRDYF_Msk
+#define RCC_CIFR_CSSF_Pos                (8U)
+#define RCC_CIFR_CSSF_Msk                (0x1UL << RCC_CIFR_CSSF_Pos)          /*!< 0x00000100 */
+#define RCC_CIFR_CSSF                    RCC_CIFR_CSSF_Msk
+#define RCC_CIFR_LSECSSF_Pos             (9U)
+#define RCC_CIFR_LSECSSF_Msk             (0x1UL << RCC_CIFR_LSECSSF_Pos)       /*!< 0x00000200 */
+#define RCC_CIFR_LSECSSF                 RCC_CIFR_LSECSSF_Msk
+
+/********************  Bit definition for RCC_CICR register  ******************/
+#define RCC_CICR_LSIRDYC_Pos             (0U)
+#define RCC_CICR_LSIRDYC_Msk             (0x1UL << RCC_CICR_LSIRDYC_Pos)       /*!< 0x00000001 */
+#define RCC_CICR_LSIRDYC                 RCC_CICR_LSIRDYC_Msk
+#define RCC_CICR_LSERDYC_Pos             (1U)
+#define RCC_CICR_LSERDYC_Msk             (0x1UL << RCC_CICR_LSERDYC_Pos)       /*!< 0x00000002 */
+#define RCC_CICR_LSERDYC                 RCC_CICR_LSERDYC_Msk
+#define RCC_CICR_HSIRDYC_Pos             (3U)
+#define RCC_CICR_HSIRDYC_Msk             (0x1UL << RCC_CICR_HSIRDYC_Pos)       /*!< 0x00000008 */
+#define RCC_CICR_HSIRDYC                 RCC_CICR_HSIRDYC_Msk
+#define RCC_CICR_HSERDYC_Pos             (4U)
+#define RCC_CICR_HSERDYC_Msk             (0x1UL << RCC_CICR_HSERDYC_Pos)       /*!< 0x00000010 */
+#define RCC_CICR_HSERDYC                 RCC_CICR_HSERDYC_Msk
+#define RCC_CICR_PLLRDYC_Pos             (5U)
+#define RCC_CICR_PLLRDYC_Msk             (0x1UL << RCC_CICR_PLLRDYC_Pos)       /*!< 0x00000020 */
+#define RCC_CICR_PLLRDYC                 RCC_CICR_PLLRDYC_Msk
+#define RCC_CICR_CSSC_Pos                (8U)
+#define RCC_CICR_CSSC_Msk                (0x1UL << RCC_CICR_CSSC_Pos)          /*!< 0x00000100 */
+#define RCC_CICR_CSSC                    RCC_CICR_CSSC_Msk
+#define RCC_CICR_LSECSSC_Pos             (9U)
+#define RCC_CICR_LSECSSC_Msk             (0x1UL << RCC_CICR_LSECSSC_Pos)       /*!< 0x00000200 */
+#define RCC_CICR_LSECSSC                 RCC_CICR_LSECSSC_Msk
+
+/********************  Bit definition for RCC_IOPRSTR register  ****************/
+#define RCC_IOPRSTR_GPIOARST_Pos         (0U)
+#define RCC_IOPRSTR_GPIOARST_Msk         (0x1UL << RCC_IOPRSTR_GPIOARST_Pos)   /*!< 0x00000001 */
+#define RCC_IOPRSTR_GPIOARST             RCC_IOPRSTR_GPIOARST_Msk
+#define RCC_IOPRSTR_GPIOBRST_Pos         (1U)
+#define RCC_IOPRSTR_GPIOBRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOBRST_Pos)   /*!< 0x00000002 */
+#define RCC_IOPRSTR_GPIOBRST             RCC_IOPRSTR_GPIOBRST_Msk
+#define RCC_IOPRSTR_GPIOCRST_Pos         (2U)
+#define RCC_IOPRSTR_GPIOCRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOCRST_Pos)   /*!< 0x00000004 */
+#define RCC_IOPRSTR_GPIOCRST             RCC_IOPRSTR_GPIOCRST_Msk
+#define RCC_IOPRSTR_GPIODRST_Pos         (3U)
+#define RCC_IOPRSTR_GPIODRST_Msk         (0x1UL << RCC_IOPRSTR_GPIODRST_Pos)   /*!< 0x00000008 */
+#define RCC_IOPRSTR_GPIODRST             RCC_IOPRSTR_GPIODRST_Msk
+#define RCC_IOPRSTR_GPIOFRST_Pos         (5U)
+#define RCC_IOPRSTR_GPIOFRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOFRST_Pos)   /*!< 0x00000020 */
+#define RCC_IOPRSTR_GPIOFRST             RCC_IOPRSTR_GPIOFRST_Msk
+
+/********************  Bit definition for RCC_AHBRSTR register  ***************/
+#define RCC_AHBRSTR_DMA1RST_Pos          (0U)
+#define RCC_AHBRSTR_DMA1RST_Msk          (0x1UL << RCC_AHBRSTR_DMA1RST_Pos)    /*!< 0x00000001 */
+#define RCC_AHBRSTR_DMA1RST              RCC_AHBRSTR_DMA1RST_Msk
+#define RCC_AHBRSTR_FLASHRST_Pos         (8U)
+#define RCC_AHBRSTR_FLASHRST_Msk         (0x1UL << RCC_AHBRSTR_FLASHRST_Pos)   /*!< 0x00000100 */
+#define RCC_AHBRSTR_FLASHRST             RCC_AHBRSTR_FLASHRST_Msk
+#define RCC_AHBRSTR_CRCRST_Pos           (12U)
+#define RCC_AHBRSTR_CRCRST_Msk           (0x1UL << RCC_AHBRSTR_CRCRST_Pos)     /*!< 0x00001000 */
+#define RCC_AHBRSTR_CRCRST               RCC_AHBRSTR_CRCRST_Msk
+#define RCC_AHBRSTR_AESRST_Pos           (16U)
+#define RCC_AHBRSTR_AESRST_Msk           (0x1UL << RCC_AHBRSTR_AESRST_Pos)     /*!< 0x00010000 */
+#define RCC_AHBRSTR_AESRST               RCC_AHBRSTR_AESRST_Msk
+#define RCC_AHBRSTR_RNGRST_Pos           (18U)
+#define RCC_AHBRSTR_RNGRST_Msk           (0x1UL << RCC_AHBRSTR_RNGRST_Pos)     /*!< 0x00040000 */
+#define RCC_AHBRSTR_RNGRST               RCC_AHBRSTR_RNGRST_Msk
+
+/********************  Bit definition for RCC_APBRSTR1 register  **************/
+#define RCC_APBRSTR1_TIM2RST_Pos         (0U)
+#define RCC_APBRSTR1_TIM2RST_Msk         (0x1UL << RCC_APBRSTR1_TIM2RST_Pos)   /*!< 0x00000001 */
+#define RCC_APBRSTR1_TIM2RST             RCC_APBRSTR1_TIM2RST_Msk
+#define RCC_APBRSTR1_TIM3RST_Pos         (1U)
+#define RCC_APBRSTR1_TIM3RST_Msk         (0x1UL << RCC_APBRSTR1_TIM3RST_Pos)   /*!< 0x00000002 */
+#define RCC_APBRSTR1_TIM3RST             RCC_APBRSTR1_TIM3RST_Msk
+#define RCC_APBRSTR1_SPI2RST_Pos         (14U)
+#define RCC_APBRSTR1_SPI2RST_Msk         (0x1UL << RCC_APBRSTR1_SPI2RST_Pos)   /*!< 0x00004000 */
+#define RCC_APBRSTR1_SPI2RST             RCC_APBRSTR1_SPI2RST_Msk
+#define RCC_APBRSTR1_USART2RST_Pos       (17U)
+#define RCC_APBRSTR1_USART2RST_Msk       (0x1UL << RCC_APBRSTR1_USART2RST_Pos) /*!< 0x00020000 */
+#define RCC_APBRSTR1_USART2RST           RCC_APBRSTR1_USART2RST_Msk
+#define RCC_APBRSTR1_LPUART1RST_Pos      (20U)
+#define RCC_APBRSTR1_LPUART1RST_Msk      (0x1UL << RCC_APBRSTR1_LPUART1RST_Pos) /*!< 0x00100000 */
+#define RCC_APBRSTR1_LPUART1RST          RCC_APBRSTR1_LPUART1RST_Msk
+#define RCC_APBRSTR1_I2C1RST_Pos         (21U)
+#define RCC_APBRSTR1_I2C1RST_Msk         (0x1UL << RCC_APBRSTR1_I2C1RST_Pos)    /*!< 0x00200000 */
+#define RCC_APBRSTR1_I2C1RST             RCC_APBRSTR1_I2C1RST_Msk
+#define RCC_APBRSTR1_I2C2RST_Pos         (22U)
+#define RCC_APBRSTR1_I2C2RST_Msk         (0x1UL << RCC_APBRSTR1_I2C2RST_Pos)    /*!< 0x00400000 */
+#define RCC_APBRSTR1_I2C2RST             RCC_APBRSTR1_I2C2RST_Msk
+#define RCC_APBRSTR1_DBGRST_Pos          (27U)
+#define RCC_APBRSTR1_DBGRST_Msk          (0x1UL << RCC_APBRSTR1_DBGRST_Pos)     /*!< 0x08000000 */
+#define RCC_APBRSTR1_DBGRST              RCC_APBRSTR1_DBGRST_Msk
+#define RCC_APBRSTR1_PWRRST_Pos          (28U)
+#define RCC_APBRSTR1_PWRRST_Msk          (0x1UL << RCC_APBRSTR1_PWRRST_Pos)     /*!< 0x10000000 */
+#define RCC_APBRSTR1_PWRRST              RCC_APBRSTR1_PWRRST_Msk
+#define RCC_APBRSTR1_LPTIM2RST_Pos       (30U)
+#define RCC_APBRSTR1_LPTIM2RST_Msk       (0x1UL << RCC_APBRSTR1_LPTIM2RST_Pos)  /*!< 0x40000000 */
+#define RCC_APBRSTR1_LPTIM2RST           RCC_APBRSTR1_LPTIM2RST_Msk
+#define RCC_APBRSTR1_LPTIM1RST_Pos       (31U)
+#define RCC_APBRSTR1_LPTIM1RST_Msk       (0x1UL << RCC_APBRSTR1_LPTIM1RST_Pos)  /*!< 0x80000000 */
+#define RCC_APBRSTR1_LPTIM1RST           RCC_APBRSTR1_LPTIM1RST_Msk
+
+/********************  Bit definition for RCC_APBRSTR2 register  **************/
+#define RCC_APBRSTR2_SYSCFGRST_Pos       (0U)
+#define RCC_APBRSTR2_SYSCFGRST_Msk       (0x1UL << RCC_APBRSTR2_SYSCFGRST_Pos)  /*!< 0x00000001 */
+#define RCC_APBRSTR2_SYSCFGRST           RCC_APBRSTR2_SYSCFGRST_Msk
+#define RCC_APBRSTR2_TIM1RST_Pos         (11U)
+#define RCC_APBRSTR2_TIM1RST_Msk         (0x1UL << RCC_APBRSTR2_TIM1RST_Pos)    /*!< 0x00000800 */
+#define RCC_APBRSTR2_TIM1RST             RCC_APBRSTR2_TIM1RST_Msk
+#define RCC_APBRSTR2_SPI1RST_Pos         (12U)
+#define RCC_APBRSTR2_SPI1RST_Msk         (0x1UL << RCC_APBRSTR2_SPI1RST_Pos)    /*!< 0x00001000 */
+#define RCC_APBRSTR2_SPI1RST             RCC_APBRSTR2_SPI1RST_Msk
+#define RCC_APBRSTR2_USART1RST_Pos       (14U)
+#define RCC_APBRSTR2_USART1RST_Msk       (0x1UL << RCC_APBRSTR2_USART1RST_Pos)  /*!< 0x00004000 */
+#define RCC_APBRSTR2_USART1RST           RCC_APBRSTR2_USART1RST_Msk
+#define RCC_APBRSTR2_TIM14RST_Pos        (15U)
+#define RCC_APBRSTR2_TIM14RST_Msk        (0x1UL << RCC_APBRSTR2_TIM14RST_Pos)   /*!< 0x00008000 */
+#define RCC_APBRSTR2_TIM14RST            RCC_APBRSTR2_TIM14RST_Msk
+#define RCC_APBRSTR2_TIM16RST_Pos        (17U)
+#define RCC_APBRSTR2_TIM16RST_Msk        (0x1UL << RCC_APBRSTR2_TIM16RST_Pos)   /*!< 0x00020000 */
+#define RCC_APBRSTR2_TIM16RST            RCC_APBRSTR2_TIM16RST_Msk
+#define RCC_APBRSTR2_TIM17RST_Pos        (18U)
+#define RCC_APBRSTR2_TIM17RST_Msk        (0x1UL << RCC_APBRSTR2_TIM17RST_Pos)   /*!< 0x00040000 */
+#define RCC_APBRSTR2_TIM17RST            RCC_APBRSTR2_TIM17RST_Msk
+#define RCC_APBRSTR2_ADCRST_Pos          (20U)
+#define RCC_APBRSTR2_ADCRST_Msk          (0x1UL << RCC_APBRSTR2_ADCRST_Pos)     /*!< 0x00100000 */
+#define RCC_APBRSTR2_ADCRST              RCC_APBRSTR2_ADCRST_Msk
+
+/********************  Bit definition for RCC_IOPENR register  ****************/
+#define RCC_IOPENR_GPIOAEN_Pos           (0U)
+#define RCC_IOPENR_GPIOAEN_Msk           (0x1UL << RCC_IOPENR_GPIOAEN_Pos)      /*!< 0x00000001 */
+#define RCC_IOPENR_GPIOAEN               RCC_IOPENR_GPIOAEN_Msk
+#define RCC_IOPENR_GPIOBEN_Pos           (1U)
+#define RCC_IOPENR_GPIOBEN_Msk           (0x1UL << RCC_IOPENR_GPIOBEN_Pos)      /*!< 0x00000002 */
+#define RCC_IOPENR_GPIOBEN               RCC_IOPENR_GPIOBEN_Msk
+#define RCC_IOPENR_GPIOCEN_Pos           (2U)
+#define RCC_IOPENR_GPIOCEN_Msk           (0x1UL << RCC_IOPENR_GPIOCEN_Pos)      /*!< 0x00000004 */
+#define RCC_IOPENR_GPIOCEN               RCC_IOPENR_GPIOCEN_Msk
+#define RCC_IOPENR_GPIODEN_Pos           (3U)
+#define RCC_IOPENR_GPIODEN_Msk           (0x1UL << RCC_IOPENR_GPIODEN_Pos)      /*!< 0x00000008 */
+#define RCC_IOPENR_GPIODEN               RCC_IOPENR_GPIODEN_Msk
+#define RCC_IOPENR_GPIOFEN_Pos           (5U)
+#define RCC_IOPENR_GPIOFEN_Msk           (0x1UL << RCC_IOPENR_GPIOFEN_Pos)      /*!< 0x00000020 */
+#define RCC_IOPENR_GPIOFEN               RCC_IOPENR_GPIOFEN_Msk
+
+/********************  Bit definition for RCC_AHBENR register  ****************/
+#define RCC_AHBENR_DMA1EN_Pos            (0U)
+#define RCC_AHBENR_DMA1EN_Msk            (0x1UL << RCC_AHBENR_DMA1EN_Pos)       /*!< 0x00000001 */
+#define RCC_AHBENR_DMA1EN                RCC_AHBENR_DMA1EN_Msk
+#define RCC_AHBENR_FLASHEN_Pos           (8U)
+#define RCC_AHBENR_FLASHEN_Msk           (0x1UL << RCC_AHBENR_FLASHEN_Pos)      /*!< 0x00000100 */
+#define RCC_AHBENR_FLASHEN               RCC_AHBENR_FLASHEN_Msk
+#define RCC_AHBENR_CRCEN_Pos             (12U)
+#define RCC_AHBENR_CRCEN_Msk             (0x1UL << RCC_AHBENR_CRCEN_Pos)        /*!< 0x00001000 */
+#define RCC_AHBENR_CRCEN                 RCC_AHBENR_CRCEN_Msk
+#define RCC_AHBENR_AESEN_Pos             (16U)
+#define RCC_AHBENR_AESEN_Msk             (0x1UL << RCC_AHBENR_AESEN_Pos)        /*!< 0x00010000 */
+#define RCC_AHBENR_AESEN                 RCC_AHBENR_AESEN_Msk
+#define RCC_AHBENR_RNGEN_Pos             (18U)
+#define RCC_AHBENR_RNGEN_Msk             (0x1UL << RCC_AHBENR_RNGEN_Pos)        /*!< 0x00040000 */
+#define RCC_AHBENR_RNGEN                 RCC_AHBENR_RNGEN_Msk
+
+/********************  Bit definition for RCC_APBENR1 register  ***************/
+#define RCC_APBENR1_TIM2EN_Pos           (0U)
+#define RCC_APBENR1_TIM2EN_Msk           (0x1UL << RCC_APBENR1_TIM2EN_Pos)      /*!< 0x00000001 */
+#define RCC_APBENR1_TIM2EN               RCC_APBENR1_TIM2EN_Msk
+#define RCC_APBENR1_TIM3EN_Pos           (1U)
+#define RCC_APBENR1_TIM3EN_Msk           (0x1UL << RCC_APBENR1_TIM3EN_Pos)      /*!< 0x00000002 */
+#define RCC_APBENR1_TIM3EN               RCC_APBENR1_TIM3EN_Msk
+#define RCC_APBENR1_RTCAPBEN_Pos         (10U)
+#define RCC_APBENR1_RTCAPBEN_Msk         (0x1UL << RCC_APBENR1_RTCAPBEN_Pos)    /*!< 0x00000400 */
+#define RCC_APBENR1_RTCAPBEN             RCC_APBENR1_RTCAPBEN_Msk
+#define RCC_APBENR1_WWDGEN_Pos           (11U)
+#define RCC_APBENR1_WWDGEN_Msk           (0x1UL << RCC_APBENR1_WWDGEN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR1_WWDGEN               RCC_APBENR1_WWDGEN_Msk
+#define RCC_APBENR1_SPI2EN_Pos           (14U)
+#define RCC_APBENR1_SPI2EN_Msk           (0x1UL << RCC_APBENR1_SPI2EN_Pos)      /*!< 0x00004000 */
+#define RCC_APBENR1_SPI2EN               RCC_APBENR1_SPI2EN_Msk
+#define RCC_APBENR1_USART2EN_Pos         (17U)
+#define RCC_APBENR1_USART2EN_Msk         (0x1UL << RCC_APBENR1_USART2EN_Pos)    /*!< 0x00020000 */
+#define RCC_APBENR1_USART2EN             RCC_APBENR1_USART2EN_Msk
+#define RCC_APBENR1_LPUART1EN_Pos        (20U)
+#define RCC_APBENR1_LPUART1EN_Msk        (0x1UL << RCC_APBENR1_LPUART1EN_Pos)   /*!< 0x00100000 */
+#define RCC_APBENR1_LPUART1EN            RCC_APBENR1_LPUART1EN_Msk
+#define RCC_APBENR1_I2C1EN_Pos           (21U)
+#define RCC_APBENR1_I2C1EN_Msk           (0x1UL << RCC_APBENR1_I2C1EN_Pos)      /*!< 0x00200000 */
+#define RCC_APBENR1_I2C1EN               RCC_APBENR1_I2C1EN_Msk
+#define RCC_APBENR1_I2C2EN_Pos           (22U)
+#define RCC_APBENR1_I2C2EN_Msk           (0x1UL << RCC_APBENR1_I2C2EN_Pos)      /*!< 0x00400000 */
+#define RCC_APBENR1_I2C2EN               RCC_APBENR1_I2C2EN_Msk
+#define RCC_APBENR1_DBGEN_Pos            (27U)
+#define RCC_APBENR1_DBGEN_Msk            (0x1UL << RCC_APBENR1_DBGEN_Pos)       /*!< 0x08000000 */
+#define RCC_APBENR1_DBGEN                RCC_APBENR1_DBGEN_Msk
+#define RCC_APBENR1_PWREN_Pos            (28U)
+#define RCC_APBENR1_PWREN_Msk            (0x1UL << RCC_APBENR1_PWREN_Pos)       /*!< 0x10000000 */
+#define RCC_APBENR1_PWREN                RCC_APBENR1_PWREN_Msk
+#define RCC_APBENR1_LPTIM2EN_Pos         (30U)
+#define RCC_APBENR1_LPTIM2EN_Msk         (0x1UL << RCC_APBENR1_LPTIM2EN_Pos)    /*!< 0x40000000 */
+#define RCC_APBENR1_LPTIM2EN             RCC_APBENR1_LPTIM2EN_Msk
+#define RCC_APBENR1_LPTIM1EN_Pos         (31U)
+#define RCC_APBENR1_LPTIM1EN_Msk         (0x1UL << RCC_APBENR1_LPTIM1EN_Pos)    /*!< 0x80000000 */
+#define RCC_APBENR1_LPTIM1EN             RCC_APBENR1_LPTIM1EN_Msk
+
+/********************  Bit definition for RCC_APBENR2 register  **************/
+#define RCC_APBENR2_SYSCFGEN_Pos         (0U)
+#define RCC_APBENR2_SYSCFGEN_Msk         (0x1UL << RCC_APBENR2_SYSCFGEN_Pos)    /*!< 0x00000001 */
+#define RCC_APBENR2_SYSCFGEN             RCC_APBENR2_SYSCFGEN_Msk
+#define RCC_APBENR2_TIM1EN_Pos           (11U)
+#define RCC_APBENR2_TIM1EN_Msk           (0x1UL << RCC_APBENR2_TIM1EN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR2_TIM1EN               RCC_APBENR2_TIM1EN_Msk
+#define RCC_APBENR2_SPI1EN_Pos           (12U)
+#define RCC_APBENR2_SPI1EN_Msk           (0x1UL << RCC_APBENR2_SPI1EN_Pos)      /*!< 0x00001000 */
+#define RCC_APBENR2_SPI1EN               RCC_APBENR2_SPI1EN_Msk
+#define RCC_APBENR2_USART1EN_Pos         (14U)
+#define RCC_APBENR2_USART1EN_Msk         (0x1UL << RCC_APBENR2_USART1EN_Pos)    /*!< 0x00004000 */
+#define RCC_APBENR2_USART1EN             RCC_APBENR2_USART1EN_Msk
+#define RCC_APBENR2_TIM14EN_Pos          (15U)
+#define RCC_APBENR2_TIM14EN_Msk          (0x1UL << RCC_APBENR2_TIM14EN_Pos)     /*!< 0x00008000 */
+#define RCC_APBENR2_TIM14EN              RCC_APBENR2_TIM14EN_Msk
+#define RCC_APBENR2_TIM16EN_Pos          (17U)
+#define RCC_APBENR2_TIM16EN_Msk          (0x1UL << RCC_APBENR2_TIM16EN_Pos)     /*!< 0x00020000 */
+#define RCC_APBENR2_TIM16EN              RCC_APBENR2_TIM16EN_Msk
+#define RCC_APBENR2_TIM17EN_Pos          (18U)
+#define RCC_APBENR2_TIM17EN_Msk          (0x1UL << RCC_APBENR2_TIM17EN_Pos)     /*!< 0x00040000 */
+#define RCC_APBENR2_TIM17EN              RCC_APBENR2_TIM17EN_Msk
+#define RCC_APBENR2_ADCEN_Pos            (20U)
+#define RCC_APBENR2_ADCEN_Msk            (0x1UL << RCC_APBENR2_ADCEN_Pos)       /*!< 0x00100000 */
+#define RCC_APBENR2_ADCEN                RCC_APBENR2_ADCEN_Msk
+
+/********************  Bit definition for RCC_IOPSMENR register  *************/
+#define RCC_IOPSMENR_GPIOASMEN_Pos       (0U)
+#define RCC_IOPSMENR_GPIOASMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOASMEN_Pos)  /*!< 0x00000001 */
+#define RCC_IOPSMENR_GPIOASMEN           RCC_IOPSMENR_GPIOASMEN_Msk
+#define RCC_IOPSMENR_GPIOBSMEN_Pos       (1U)
+#define RCC_IOPSMENR_GPIOBSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOBSMEN_Pos)  /*!< 0x00000002 */
+#define RCC_IOPSMENR_GPIOBSMEN           RCC_IOPSMENR_GPIOBSMEN_Msk
+#define RCC_IOPSMENR_GPIOCSMEN_Pos       (2U)
+#define RCC_IOPSMENR_GPIOCSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOCSMEN_Pos)  /*!< 0x00000004 */
+#define RCC_IOPSMENR_GPIOCSMEN           RCC_IOPSMENR_GPIOCSMEN_Msk
+#define RCC_IOPSMENR_GPIODSMEN_Pos       (3U)
+#define RCC_IOPSMENR_GPIODSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIODSMEN_Pos)  /*!< 0x00000008 */
+#define RCC_IOPSMENR_GPIODSMEN           RCC_IOPSMENR_GPIODSMEN_Msk
+#define RCC_IOPSMENR_GPIOFSMEN_Pos       (5U)
+#define RCC_IOPSMENR_GPIOFSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOFSMEN_Pos)  /*!< 0x00000020 */
+#define RCC_IOPSMENR_GPIOFSMEN           RCC_IOPSMENR_GPIOFSMEN_Msk
+
+/********************  Bit definition for RCC_AHBSMENR register  *************/
+#define RCC_AHBSMENR_DMA1SMEN_Pos        (0U)
+#define RCC_AHBSMENR_DMA1SMEN_Msk        (0x1UL << RCC_AHBSMENR_DMA1SMEN_Pos)   /*!< 0x00000001 */
+#define RCC_AHBSMENR_DMA1SMEN            RCC_AHBSMENR_DMA1SMEN_Msk
+#define RCC_AHBSMENR_FLASHSMEN_Pos       (8U)
+#define RCC_AHBSMENR_FLASHSMEN_Msk       (0x1UL << RCC_AHBSMENR_FLASHSMEN_Pos)  /*!< 0x00000100 */
+#define RCC_AHBSMENR_FLASHSMEN           RCC_AHBSMENR_FLASHSMEN_Msk
+#define RCC_AHBSMENR_SRAMSMEN_Pos        (9U)
+#define RCC_AHBSMENR_SRAMSMEN_Msk        (0x1UL << RCC_AHBSMENR_SRAMSMEN_Pos)   /*!< 0x00000200 */
+#define RCC_AHBSMENR_SRAMSMEN            RCC_AHBSMENR_SRAMSMEN_Msk
+#define RCC_AHBSMENR_CRCSMEN_Pos         (12U)
+#define RCC_AHBSMENR_CRCSMEN_Msk         (0x1UL << RCC_AHBSMENR_CRCSMEN_Pos)    /*!< 0x00001000 */
+#define RCC_AHBSMENR_CRCSMEN             RCC_AHBSMENR_CRCSMEN_Msk
+#define RCC_AHBSMENR_AESSMEN_Pos         (16U)
+#define RCC_AHBSMENR_AESSMEN_Msk         (0x1UL << RCC_AHBSMENR_AESSMEN_Pos)    /*!< 0x00010000 */
+#define RCC_AHBSMENR_AESSMEN             RCC_AHBSMENR_AESSMEN_Msk
+#define RCC_AHBSMENR_RNGSMEN_Pos         (18U)
+#define RCC_AHBSMENR_RNGSMEN_Msk         (0x1UL << RCC_AHBSMENR_RNGSMEN_Pos)    /*!< 0x00040000 */
+#define RCC_AHBSMENR_RNGSMEN             RCC_AHBSMENR_RNGSMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR1 register  *************/
+#define RCC_APBSMENR1_TIM2SMEN_Pos       (0U)
+#define RCC_APBSMENR1_TIM2SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM2SMEN_Pos)  /*!< 0x00000001 */
+#define RCC_APBSMENR1_TIM2SMEN           RCC_APBSMENR1_TIM2SMEN_Msk
+#define RCC_APBSMENR1_TIM3SMEN_Pos       (1U)
+#define RCC_APBSMENR1_TIM3SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM3SMEN_Pos)  /*!< 0x00000002 */
+#define RCC_APBSMENR1_TIM3SMEN           RCC_APBSMENR1_TIM3SMEN_Msk
+#define RCC_APBSMENR1_RTCAPBSMEN_Pos     (10U)
+#define RCC_APBSMENR1_RTCAPBSMEN_Msk     (0x1UL << RCC_APBSMENR1_RTCAPBSMEN_Pos) /*!< 0x00000400 */
+#define RCC_APBSMENR1_RTCAPBSMEN         RCC_APBSMENR1_RTCAPBSMEN_Msk
+#define RCC_APBSMENR1_WWDGSMEN_Pos       (11U)
+#define RCC_APBSMENR1_WWDGSMEN_Msk       (0x1UL << RCC_APBSMENR1_WWDGSMEN_Pos)   /*!< 0x00000800 */
+#define RCC_APBSMENR1_WWDGSMEN           RCC_APBSMENR1_WWDGSMEN_Msk
+#define RCC_APBSMENR1_SPI2SMEN_Pos       (14U)
+#define RCC_APBSMENR1_SPI2SMEN_Msk       (0x1UL << RCC_APBSMENR1_SPI2SMEN_Pos)   /*!< 0x00004000 */
+#define RCC_APBSMENR1_SPI2SMEN           RCC_APBSMENR1_SPI2SMEN_Msk
+#define RCC_APBSMENR1_USART2SMEN_Pos     (17U)
+#define RCC_APBSMENR1_USART2SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART2SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR1_USART2SMEN         RCC_APBSMENR1_USART2SMEN_Msk
+#define RCC_APBSMENR1_LPUART1SMEN_Pos    (20U)
+#define RCC_APBSMENR1_LPUART1SMEN_Msk    (0x1UL << RCC_APBSMENR1_LPUART1SMEN_Pos) /*!< 0x00100000 */
+#define RCC_APBSMENR1_LPUART1SMEN        RCC_APBSMENR1_LPUART1SMEN_Msk
+#define RCC_APBSMENR1_I2C1SMEN_Pos       (21U)
+#define RCC_APBSMENR1_I2C1SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C1SMEN_Pos)   /*!< 0x00200000 */
+#define RCC_APBSMENR1_I2C1SMEN           RCC_APBSMENR1_I2C1SMEN_Msk
+#define RCC_APBSMENR1_I2C2SMEN_Pos       (22U)
+#define RCC_APBSMENR1_I2C2SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C2SMEN_Pos)   /*!< 0x00400000 */
+#define RCC_APBSMENR1_I2C2SMEN           RCC_APBSMENR1_I2C2SMEN_Msk
+#define RCC_APBSMENR1_DBGSMEN_Pos        (27U)
+#define RCC_APBSMENR1_DBGSMEN_Msk        (0x1UL << RCC_APBSMENR1_DBGSMEN_Pos)    /*!< 0x08000000 */
+#define RCC_APBSMENR1_DBGSMEN            RCC_APBSMENR1_DBGSMEN_Msk
+#define RCC_APBSMENR1_PWRSMEN_Pos        (28U)
+#define RCC_APBSMENR1_PWRSMEN_Msk        (0x1UL << RCC_APBSMENR1_PWRSMEN_Pos)    /*!< 0x10000000 */
+#define RCC_APBSMENR1_PWRSMEN            RCC_APBSMENR1_PWRSMEN_Msk
+#define RCC_APBSMENR1_LPTIM2SMEN_Pos     (30U)
+#define RCC_APBSMENR1_LPTIM2SMEN_Msk     (0x1UL << RCC_APBSMENR1_LPTIM2SMEN_Pos) /*!< 0x40000000 */
+#define RCC_APBSMENR1_LPTIM2SMEN         RCC_APBSMENR1_LPTIM2SMEN_Msk
+#define RCC_APBSMENR1_LPTIM1SMEN_Pos     (31U)
+#define RCC_APBSMENR1_LPTIM1SMEN_Msk     (0x1UL << RCC_APBSMENR1_LPTIM1SMEN_Pos) /*!< 0x80000000 */
+#define RCC_APBSMENR1_LPTIM1SMEN         RCC_APBSMENR1_LPTIM1SMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR2 register  *************/
+#define RCC_APBSMENR2_SYSCFGSMEN_Pos     (0U)
+#define RCC_APBSMENR2_SYSCFGSMEN_Msk     (0x1UL << RCC_APBSMENR2_SYSCFGSMEN_Pos) /*!< 0x00000001 */
+#define RCC_APBSMENR2_SYSCFGSMEN         RCC_APBSMENR2_SYSCFGSMEN_Msk
+#define RCC_APBSMENR2_TIM1SMEN_Pos       (11U)
+#define RCC_APBSMENR2_TIM1SMEN_Msk       (0x1UL << RCC_APBSMENR2_TIM1SMEN_Pos)  /*!< 0x00000800 */
+#define RCC_APBSMENR2_TIM1SMEN           RCC_APBSMENR2_TIM1SMEN_Msk
+#define RCC_APBSMENR2_SPI1SMEN_Pos       (12U)
+#define RCC_APBSMENR2_SPI1SMEN_Msk       (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos)  /*!< 0x00001000 */
+#define RCC_APBSMENR2_SPI1SMEN           RCC_APBSMENR2_SPI1SMEN_Msk
+#define RCC_APBSMENR2_USART1SMEN_Pos     (14U)
+#define RCC_APBSMENR2_USART1SMEN_Msk     (0x1UL << RCC_APBSMENR2_USART1SMEN_Pos) /*!< 0x00004000 */
+#define RCC_APBSMENR2_USART1SMEN         RCC_APBSMENR2_USART1SMEN_Msk
+#define RCC_APBSMENR2_TIM14SMEN_Pos      (15U)
+#define RCC_APBSMENR2_TIM14SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM14SMEN_Pos) /*!< 0x00008000 */
+#define RCC_APBSMENR2_TIM14SMEN          RCC_APBSMENR2_TIM14SMEN_Msk
+#define RCC_APBSMENR2_TIM16SMEN_Pos      (17U)
+#define RCC_APBSMENR2_TIM16SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM16SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR2_TIM16SMEN          RCC_APBSMENR2_TIM16SMEN_Msk
+#define RCC_APBSMENR2_TIM17SMEN_Pos      (18U)
+#define RCC_APBSMENR2_TIM17SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM17SMEN_Pos) /*!< 0x00040000 */
+#define RCC_APBSMENR2_TIM17SMEN          RCC_APBSMENR2_TIM17SMEN_Msk
+#define RCC_APBSMENR2_ADCSMEN_Pos        (20U)
+#define RCC_APBSMENR2_ADCSMEN_Msk        (0x1UL << RCC_APBSMENR2_ADCSMEN_Pos)   /*!< 0x00100000 */
+#define RCC_APBSMENR2_ADCSMEN            RCC_APBSMENR2_ADCSMEN_Msk
+
+/********************  Bit definition for RCC_CCIPR register  ******************/
+#define RCC_CCIPR_USART1SEL_Pos          (0U)
+#define RCC_CCIPR_USART1SEL_Msk          (0x3UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000003 */
+#define RCC_CCIPR_USART1SEL              RCC_CCIPR_USART1SEL_Msk
+#define RCC_CCIPR_USART1SEL_0            (0x1UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000001 */
+#define RCC_CCIPR_USART1SEL_1            (0x2UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000002 */
+
+
+
+#define RCC_CCIPR_LPUART1SEL_Pos         (10U)
+#define RCC_CCIPR_LPUART1SEL_Msk         (0x3UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000C00 */
+#define RCC_CCIPR_LPUART1SEL             RCC_CCIPR_LPUART1SEL_Msk
+#define RCC_CCIPR_LPUART1SEL_0           (0x1UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000400 */
+#define RCC_CCIPR_LPUART1SEL_1           (0x2UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000800 */
+
+#define RCC_CCIPR_I2C1SEL_Pos            (12U)
+#define RCC_CCIPR_I2C1SEL_Msk            (0x3UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00003000 */
+#define RCC_CCIPR_I2C1SEL                RCC_CCIPR_I2C1SEL_Msk
+#define RCC_CCIPR_I2C1SEL_0              (0x1UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00001000 */
+#define RCC_CCIPR_I2C1SEL_1              (0x2UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00002000 */
+
+#define RCC_CCIPR_I2S1SEL_Pos            (14U)
+#define RCC_CCIPR_I2S1SEL_Msk            (0x3UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x0000C000 */
+#define RCC_CCIPR_I2S1SEL                RCC_CCIPR_I2S1SEL_Msk
+#define RCC_CCIPR_I2S1SEL_0              (0x1UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x00004000 */
+#define RCC_CCIPR_I2S1SEL_1              (0x2UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x00008000 */
+
+#define RCC_CCIPR_LPTIM1SEL_Pos          (18U)
+#define RCC_CCIPR_LPTIM1SEL_Msk          (0x3UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x000C0000 */
+#define RCC_CCIPR_LPTIM1SEL              RCC_CCIPR_LPTIM1SEL_Msk
+#define RCC_CCIPR_LPTIM1SEL_0            (0x1UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x00040000 */
+#define RCC_CCIPR_LPTIM1SEL_1            (0x2UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x00080000 */
+
+#define RCC_CCIPR_LPTIM2SEL_Pos          (20U)
+#define RCC_CCIPR_LPTIM2SEL_Msk          (0x3UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00300000 */
+#define RCC_CCIPR_LPTIM2SEL              RCC_CCIPR_LPTIM2SEL_Msk
+#define RCC_CCIPR_LPTIM2SEL_0            (0x1UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00100000 */
+#define RCC_CCIPR_LPTIM2SEL_1            (0x2UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00200000 */
+
+#define RCC_CCIPR_TIM1SEL_Pos            (22U)
+#define RCC_CCIPR_TIM1SEL_Msk            (0x1UL << RCC_CCIPR_TIM1SEL_Pos)       /*!< 0x00400000 */
+#define RCC_CCIPR_TIM1SEL                RCC_CCIPR_TIM1SEL_Msk
+
+
+#define RCC_CCIPR_RNGSEL_Pos             (26U)
+#define RCC_CCIPR_RNGSEL_Msk             (0x3UL << RCC_CCIPR_RNGSEL_Pos)        /*!< 0x0C000000 */
+#define RCC_CCIPR_RNGSEL                 RCC_CCIPR_RNGSEL_Msk
+#define RCC_CCIPR_RNGSEL_0               (0x1UL << RCC_CCIPR_RNGSEL_Pos)        /*!< 0x04000000 */
+#define RCC_CCIPR_RNGSEL_1               (0x2UL << RCC_CCIPR_RNGSEL_Pos)        /*!< 0x08000000 */
+
+#define RCC_CCIPR_RNGDIV_Pos             (28U)
+#define RCC_CCIPR_RNGDIV_Msk             (0x3UL << RCC_CCIPR_RNGDIV_Pos)        /*!< 0x30000000 */
+#define RCC_CCIPR_RNGDIV                 RCC_CCIPR_RNGDIV_Msk
+#define RCC_CCIPR_RNGDIV_0               (0x1UL << RCC_CCIPR_RNGDIV_Pos)        /*!< 0x10000000 */
+#define RCC_CCIPR_RNGDIV_1               (0x2UL << RCC_CCIPR_RNGDIV_Pos)        /*!< 0x20000000 */
+
+#define RCC_CCIPR_ADCSEL_Pos             (30U)
+#define RCC_CCIPR_ADCSEL_Msk             (0x3UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0xC0000000 */
+#define RCC_CCIPR_ADCSEL                 RCC_CCIPR_ADCSEL_Msk
+#define RCC_CCIPR_ADCSEL_0               (0x1UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x40000000 */
+#define RCC_CCIPR_ADCSEL_1               (0x2UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_BDCR register  ******************/
+#define RCC_BDCR_LSEON_Pos               (0U)
+#define RCC_BDCR_LSEON_Msk               (0x1UL << RCC_BDCR_LSEON_Pos)          /*!< 0x00000001 */
+#define RCC_BDCR_LSEON                   RCC_BDCR_LSEON_Msk
+#define RCC_BDCR_LSERDY_Pos              (1U)
+#define RCC_BDCR_LSERDY_Msk              (0x1UL << RCC_BDCR_LSERDY_Pos)         /*!< 0x00000002 */
+#define RCC_BDCR_LSERDY                  RCC_BDCR_LSERDY_Msk
+#define RCC_BDCR_LSEBYP_Pos              (2U)
+#define RCC_BDCR_LSEBYP_Msk              (0x1UL << RCC_BDCR_LSEBYP_Pos)         /*!< 0x00000004 */
+#define RCC_BDCR_LSEBYP                  RCC_BDCR_LSEBYP_Msk
+
+#define RCC_BDCR_LSEDRV_Pos              (3U)
+#define RCC_BDCR_LSEDRV_Msk              (0x3UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000018 */
+#define RCC_BDCR_LSEDRV                  RCC_BDCR_LSEDRV_Msk
+#define RCC_BDCR_LSEDRV_0                (0x1UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000008 */
+#define RCC_BDCR_LSEDRV_1                (0x2UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000010 */
+
+#define RCC_BDCR_LSECSSON_Pos            (5U)
+#define RCC_BDCR_LSECSSON_Msk            (0x1UL << RCC_BDCR_LSECSSON_Pos)       /*!< 0x00000020 */
+#define RCC_BDCR_LSECSSON                RCC_BDCR_LSECSSON_Msk
+#define RCC_BDCR_LSECSSD_Pos             (6U)
+#define RCC_BDCR_LSECSSD_Msk             (0x1UL << RCC_BDCR_LSECSSD_Pos)        /*!< 0x00000040 */
+#define RCC_BDCR_LSECSSD                 RCC_BDCR_LSECSSD_Msk
+
+#define RCC_BDCR_RTCSEL_Pos              (8U)
+#define RCC_BDCR_RTCSEL_Msk              (0x3UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000300 */
+#define RCC_BDCR_RTCSEL                  RCC_BDCR_RTCSEL_Msk
+#define RCC_BDCR_RTCSEL_0                (0x1UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000100 */
+#define RCC_BDCR_RTCSEL_1                (0x2UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000200 */
+
+#define RCC_BDCR_RTCEN_Pos               (15U)
+#define RCC_BDCR_RTCEN_Msk               (0x1UL << RCC_BDCR_RTCEN_Pos)          /*!< 0x00008000 */
+#define RCC_BDCR_RTCEN                   RCC_BDCR_RTCEN_Msk
+#define RCC_BDCR_BDRST_Pos               (16U)
+#define RCC_BDCR_BDRST_Msk               (0x1UL << RCC_BDCR_BDRST_Pos)          /*!< 0x00010000 */
+#define RCC_BDCR_BDRST                   RCC_BDCR_BDRST_Msk
+
+#define RCC_BDCR_LSCOEN_Pos              (24U)
+#define RCC_BDCR_LSCOEN_Msk              (0x1UL << RCC_BDCR_LSCOEN_Pos)         /*!< 0x01000000 */
+#define RCC_BDCR_LSCOEN                  RCC_BDCR_LSCOEN_Msk
+#define RCC_BDCR_LSCOSEL_Pos             (25U)
+#define RCC_BDCR_LSCOSEL_Msk             (0x1UL << RCC_BDCR_LSCOSEL_Pos)        /*!< 0x02000000 */
+#define RCC_BDCR_LSCOSEL                 RCC_BDCR_LSCOSEL_Msk
+
+/********************  Bit definition for RCC_CSR register  *******************/
+#define RCC_CSR_LSION_Pos                (0U)
+#define RCC_CSR_LSION_Msk                (0x1UL << RCC_CSR_LSION_Pos)           /*!< 0x00000001 */
+#define RCC_CSR_LSION                    RCC_CSR_LSION_Msk
+#define RCC_CSR_LSIRDY_Pos               (1U)
+#define RCC_CSR_LSIRDY_Msk               (0x1UL << RCC_CSR_LSIRDY_Pos)          /*!< 0x00000002 */
+#define RCC_CSR_LSIRDY                   RCC_CSR_LSIRDY_Msk
+
+#define RCC_CSR_RMVF_Pos                 (23U)
+#define RCC_CSR_RMVF_Msk                 (0x1UL << RCC_CSR_RMVF_Pos)            /*!< 0x00800000 */
+#define RCC_CSR_RMVF                     RCC_CSR_RMVF_Msk
+#define RCC_CSR_OBLRSTF_Pos              (25U)
+#define RCC_CSR_OBLRSTF_Msk              (0x1UL << RCC_CSR_OBLRSTF_Pos)         /*!< 0x02000000 */
+#define RCC_CSR_OBLRSTF                  RCC_CSR_OBLRSTF_Msk
+#define RCC_CSR_PINRSTF_Pos              (26U)
+#define RCC_CSR_PINRSTF_Msk              (0x1UL << RCC_CSR_PINRSTF_Pos)         /*!< 0x04000000 */
+#define RCC_CSR_PINRSTF                  RCC_CSR_PINRSTF_Msk
+#define RCC_CSR_PWRRSTF_Pos              (27U)
+#define RCC_CSR_PWRRSTF_Msk              (0x1UL << RCC_CSR_PWRRSTF_Pos)         /*!< 0x08000000 */
+#define RCC_CSR_PWRRSTF                  RCC_CSR_PWRRSTF_Msk
+#define RCC_CSR_SFTRSTF_Pos              (28U)
+#define RCC_CSR_SFTRSTF_Msk              (0x1UL << RCC_CSR_SFTRSTF_Pos)         /*!< 0x10000000 */
+#define RCC_CSR_SFTRSTF                  RCC_CSR_SFTRSTF_Msk
+#define RCC_CSR_IWDGRSTF_Pos             (29U)
+#define RCC_CSR_IWDGRSTF_Msk             (0x1UL << RCC_CSR_IWDGRSTF_Pos)        /*!< 0x20000000 */
+#define RCC_CSR_IWDGRSTF                 RCC_CSR_IWDGRSTF_Msk
+#define RCC_CSR_WWDGRSTF_Pos             (30U)
+#define RCC_CSR_WWDGRSTF_Msk             (0x1UL << RCC_CSR_WWDGRSTF_Pos)        /*!< 0x40000000 */
+#define RCC_CSR_WWDGRSTF                 RCC_CSR_WWDGRSTF_Msk
+#define RCC_CSR_LPWRRSTF_Pos             (31U)
+#define RCC_CSR_LPWRRSTF_Msk             (0x1UL << RCC_CSR_LPWRRSTF_Pos)        /*!< 0x80000000 */
+#define RCC_CSR_LPWRRSTF                 RCC_CSR_LPWRRSTF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    RNG                                     */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for RNG_CR register  *******************/
+#define RNG_CR_RNGEN_Pos    (2U)
+#define RNG_CR_RNGEN_Msk    (0x1UL << RNG_CR_RNGEN_Pos)                         /*!< 0x00000004 */
+#define RNG_CR_RNGEN        RNG_CR_RNGEN_Msk
+#define RNG_CR_IE_Pos       (3U)
+#define RNG_CR_IE_Msk       (0x1UL << RNG_CR_IE_Pos)                            /*!< 0x00000008 */
+#define RNG_CR_IE           RNG_CR_IE_Msk
+#define RNG_CR_CED_Pos      (5U)
+#define RNG_CR_CED_Msk      (0x1UL << RNG_CR_CED_Pos)                           /*!< 0x00000020 */
+#define RNG_CR_CED          RNG_CR_CED_Msk
+
+/********************  Bits definition for RNG_SR register  *******************/
+#define RNG_SR_DRDY_Pos     (0U)
+#define RNG_SR_DRDY_Msk     (0x1UL << RNG_SR_DRDY_Pos)                          /*!< 0x00000001 */
+#define RNG_SR_DRDY         RNG_SR_DRDY_Msk
+#define RNG_SR_CECS_Pos     (1U)
+#define RNG_SR_CECS_Msk     (0x1UL << RNG_SR_CECS_Pos)                          /*!< 0x00000002 */
+#define RNG_SR_CECS         RNG_SR_CECS_Msk
+#define RNG_SR_SECS_Pos     (2U)
+#define RNG_SR_SECS_Msk     (0x1UL << RNG_SR_SECS_Pos)                          /*!< 0x00000004 */
+#define RNG_SR_SECS         RNG_SR_SECS_Msk
+#define RNG_SR_CEIS_Pos     (5U)
+#define RNG_SR_CEIS_Msk     (0x1UL << RNG_SR_CEIS_Pos)                          /*!< 0x00000020 */
+#define RNG_SR_CEIS         RNG_SR_CEIS_Msk
+#define RNG_SR_SEIS_Pos     (6U)
+#define RNG_SR_SEIS_Msk     (0x1UL << RNG_SR_SEIS_Pos)                          /*!< 0x00000040 */
+#define RNG_SR_SEIS         RNG_SR_SEIS_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Real-Time Clock (RTC)                            */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions
+*/
+#define RTC_WAKEUP_SUPPORT
+#define RTC_BACKUP_SUPPORT
+
+/********************  Bits definition for RTC_TR register  *******************/
+#define RTC_TR_PM_Pos                (22U)
+#define RTC_TR_PM_Msk                (0x1UL << RTC_TR_PM_Pos)                   /*!< 0x00400000 */
+#define RTC_TR_PM                    RTC_TR_PM_Msk
+#define RTC_TR_HT_Pos                (20U)
+#define RTC_TR_HT_Msk                (0x3UL << RTC_TR_HT_Pos)                   /*!< 0x00300000 */
+#define RTC_TR_HT                    RTC_TR_HT_Msk
+#define RTC_TR_HT_0                  (0x1UL << RTC_TR_HT_Pos)                   /*!< 0x00100000 */
+#define RTC_TR_HT_1                  (0x2UL << RTC_TR_HT_Pos)                   /*!< 0x00200000 */
+#define RTC_TR_HU_Pos                (16U)
+#define RTC_TR_HU_Msk                (0xFUL << RTC_TR_HU_Pos)                   /*!< 0x000F0000 */
+#define RTC_TR_HU                    RTC_TR_HU_Msk
+#define RTC_TR_HU_0                  (0x1UL << RTC_TR_HU_Pos)                   /*!< 0x00010000 */
+#define RTC_TR_HU_1                  (0x2UL << RTC_TR_HU_Pos)                   /*!< 0x00020000 */
+#define RTC_TR_HU_2                  (0x4UL << RTC_TR_HU_Pos)                   /*!< 0x00040000 */
+#define RTC_TR_HU_3                  (0x8UL << RTC_TR_HU_Pos)                   /*!< 0x00080000 */
+#define RTC_TR_MNT_Pos               (12U)
+#define RTC_TR_MNT_Msk               (0x7UL << RTC_TR_MNT_Pos)                  /*!< 0x00007000 */
+#define RTC_TR_MNT                   RTC_TR_MNT_Msk
+#define RTC_TR_MNT_0                 (0x1UL << RTC_TR_MNT_Pos)                  /*!< 0x00001000 */
+#define RTC_TR_MNT_1                 (0x2UL << RTC_TR_MNT_Pos)                  /*!< 0x00002000 */
+#define RTC_TR_MNT_2                 (0x4UL << RTC_TR_MNT_Pos)                  /*!< 0x00004000 */
+#define RTC_TR_MNU_Pos               (8U)
+#define RTC_TR_MNU_Msk               (0xFUL << RTC_TR_MNU_Pos)                  /*!< 0x00000F00 */
+#define RTC_TR_MNU                   RTC_TR_MNU_Msk
+#define RTC_TR_MNU_0                 (0x1UL << RTC_TR_MNU_Pos)                  /*!< 0x00000100 */
+#define RTC_TR_MNU_1                 (0x2UL << RTC_TR_MNU_Pos)                  /*!< 0x00000200 */
+#define RTC_TR_MNU_2                 (0x4UL << RTC_TR_MNU_Pos)                  /*!< 0x00000400 */
+#define RTC_TR_MNU_3                 (0x8UL << RTC_TR_MNU_Pos)                  /*!< 0x00000800 */
+#define RTC_TR_ST_Pos                (4U)
+#define RTC_TR_ST_Msk                (0x7UL << RTC_TR_ST_Pos)                   /*!< 0x00000070 */
+#define RTC_TR_ST                    RTC_TR_ST_Msk
+#define RTC_TR_ST_0                  (0x1UL << RTC_TR_ST_Pos)                   /*!< 0x00000010 */
+#define RTC_TR_ST_1                  (0x2UL << RTC_TR_ST_Pos)                   /*!< 0x00000020 */
+#define RTC_TR_ST_2                  (0x4UL << RTC_TR_ST_Pos)                   /*!< 0x00000040 */
+#define RTC_TR_SU_Pos                (0U)
+#define RTC_TR_SU_Msk                (0xFUL << RTC_TR_SU_Pos)                   /*!< 0x0000000F */
+#define RTC_TR_SU                    RTC_TR_SU_Msk
+#define RTC_TR_SU_0                  (0x1UL << RTC_TR_SU_Pos)                   /*!< 0x00000001 */
+#define RTC_TR_SU_1                  (0x2UL << RTC_TR_SU_Pos)                   /*!< 0x00000002 */
+#define RTC_TR_SU_2                  (0x4UL << RTC_TR_SU_Pos)                   /*!< 0x00000004 */
+#define RTC_TR_SU_3                  (0x8UL << RTC_TR_SU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_DR register  *******************/
+#define RTC_DR_YT_Pos                (20U)
+#define RTC_DR_YT_Msk                (0xFUL << RTC_DR_YT_Pos)                   /*!< 0x00F00000 */
+#define RTC_DR_YT                    RTC_DR_YT_Msk
+#define RTC_DR_YT_0                  (0x1UL << RTC_DR_YT_Pos)                   /*!< 0x00100000 */
+#define RTC_DR_YT_1                  (0x2UL << RTC_DR_YT_Pos)                   /*!< 0x00200000 */
+#define RTC_DR_YT_2                  (0x4UL << RTC_DR_YT_Pos)                   /*!< 0x00400000 */
+#define RTC_DR_YT_3                  (0x8UL << RTC_DR_YT_Pos)                   /*!< 0x00800000 */
+#define RTC_DR_YU_Pos                (16U)
+#define RTC_DR_YU_Msk                (0xFUL << RTC_DR_YU_Pos)                   /*!< 0x000F0000 */
+#define RTC_DR_YU                    RTC_DR_YU_Msk
+#define RTC_DR_YU_0                  (0x1UL << RTC_DR_YU_Pos)                   /*!< 0x00010000 */
+#define RTC_DR_YU_1                  (0x2UL << RTC_DR_YU_Pos)                   /*!< 0x00020000 */
+#define RTC_DR_YU_2                  (0x4UL << RTC_DR_YU_Pos)                   /*!< 0x00040000 */
+#define RTC_DR_YU_3                  (0x8UL << RTC_DR_YU_Pos)                   /*!< 0x00080000 */
+#define RTC_DR_WDU_Pos               (13U)
+#define RTC_DR_WDU_Msk               (0x7UL << RTC_DR_WDU_Pos)                  /*!< 0x0000E000 */
+#define RTC_DR_WDU                   RTC_DR_WDU_Msk
+#define RTC_DR_WDU_0                 (0x1UL << RTC_DR_WDU_Pos)                  /*!< 0x00002000 */
+#define RTC_DR_WDU_1                 (0x2UL << RTC_DR_WDU_Pos)                  /*!< 0x00004000 */
+#define RTC_DR_WDU_2                 (0x4UL << RTC_DR_WDU_Pos)                  /*!< 0x00008000 */
+#define RTC_DR_MT_Pos                (12U)
+#define RTC_DR_MT_Msk                (0x1UL << RTC_DR_MT_Pos)                   /*!< 0x00001000 */
+#define RTC_DR_MT                    RTC_DR_MT_Msk
+#define RTC_DR_MU_Pos                (8U)
+#define RTC_DR_MU_Msk                (0xFUL << RTC_DR_MU_Pos)                   /*!< 0x00000F00 */
+#define RTC_DR_MU                    RTC_DR_MU_Msk
+#define RTC_DR_MU_0                  (0x1UL << RTC_DR_MU_Pos)                   /*!< 0x00000100 */
+#define RTC_DR_MU_1                  (0x2UL << RTC_DR_MU_Pos)                   /*!< 0x00000200 */
+#define RTC_DR_MU_2                  (0x4UL << RTC_DR_MU_Pos)                   /*!< 0x00000400 */
+#define RTC_DR_MU_3                  (0x8UL << RTC_DR_MU_Pos)                   /*!< 0x00000800 */
+#define RTC_DR_DT_Pos                (4U)
+#define RTC_DR_DT_Msk                (0x3UL << RTC_DR_DT_Pos)                   /*!< 0x00000030 */
+#define RTC_DR_DT                    RTC_DR_DT_Msk
+#define RTC_DR_DT_0                  (0x1UL << RTC_DR_DT_Pos)                   /*!< 0x00000010 */
+#define RTC_DR_DT_1                  (0x2UL << RTC_DR_DT_Pos)                   /*!< 0x00000020 */
+#define RTC_DR_DU_Pos                (0U)
+#define RTC_DR_DU_Msk                (0xFUL << RTC_DR_DU_Pos)                   /*!< 0x0000000F */
+#define RTC_DR_DU                    RTC_DR_DU_Msk
+#define RTC_DR_DU_0                  (0x1UL << RTC_DR_DU_Pos)                   /*!< 0x00000001 */
+#define RTC_DR_DU_1                  (0x2UL << RTC_DR_DU_Pos)                   /*!< 0x00000002 */
+#define RTC_DR_DU_2                  (0x4UL << RTC_DR_DU_Pos)                   /*!< 0x00000004 */
+#define RTC_DR_DU_3                  (0x8UL << RTC_DR_DU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_SSR register  ******************/
+#define RTC_SSR_SS_Pos               (0U)
+#define RTC_SSR_SS_Msk               (0xFFFFUL << RTC_SSR_SS_Pos)               /*!< 0x0000FFFF */
+#define RTC_SSR_SS                   RTC_SSR_SS_Msk
+
+/********************  Bits definition for RTC_ICSR register  ******************/
+#define RTC_ICSR_RECALPF_Pos         (16U)
+#define RTC_ICSR_RECALPF_Msk         (0x1UL << RTC_ICSR_RECALPF_Pos)            /*!< 0x00010000 */
+#define RTC_ICSR_RECALPF             RTC_ICSR_RECALPF_Msk
+#define RTC_ICSR_INIT_Pos            (7U)
+#define RTC_ICSR_INIT_Msk            (0x1UL << RTC_ICSR_INIT_Pos)               /*!< 0x00000080 */
+#define RTC_ICSR_INIT                RTC_ICSR_INIT_Msk
+#define RTC_ICSR_INITF_Pos           (6U)
+#define RTC_ICSR_INITF_Msk           (0x1UL << RTC_ICSR_INITF_Pos)              /*!< 0x00000040 */
+#define RTC_ICSR_INITF               RTC_ICSR_INITF_Msk
+#define RTC_ICSR_RSF_Pos             (5U)
+#define RTC_ICSR_RSF_Msk             (0x1UL << RTC_ICSR_RSF_Pos)                /*!< 0x00000020 */
+#define RTC_ICSR_RSF                 RTC_ICSR_RSF_Msk
+#define RTC_ICSR_INITS_Pos           (4U)
+#define RTC_ICSR_INITS_Msk           (0x1UL << RTC_ICSR_INITS_Pos)              /*!< 0x00000010 */
+#define RTC_ICSR_INITS               RTC_ICSR_INITS_Msk
+#define RTC_ICSR_SHPF_Pos            (3U)
+#define RTC_ICSR_SHPF_Msk            (0x1UL << RTC_ICSR_SHPF_Pos)               /*!< 0x00000008 */
+#define RTC_ICSR_SHPF                RTC_ICSR_SHPF_Msk
+#define RTC_ICSR_WUTWF_Pos           (2U)
+#define RTC_ICSR_WUTWF_Msk           (0x1UL << RTC_ICSR_WUTWF_Pos)              /*!< 0x00000004 */
+#define RTC_ICSR_WUTWF               RTC_ICSR_WUTWF_Msk                         /*!< Wakeup timer write flag > */
+#define RTC_ICSR_ALRBWF_Pos          (1U)
+#define RTC_ICSR_ALRBWF_Msk          (0x1UL << RTC_ICSR_ALRBWF_Pos)             /*!< 0x00000002 */
+#define RTC_ICSR_ALRBWF              RTC_ICSR_ALRBWF_Msk
+#define RTC_ICSR_ALRAWF_Pos          (0U)
+#define RTC_ICSR_ALRAWF_Msk          (0x1UL << RTC_ICSR_ALRAWF_Pos)             /*!< 0x00000001 */
+#define RTC_ICSR_ALRAWF              RTC_ICSR_ALRAWF_Msk
+
+/********************  Bits definition for RTC_PRER register  *****************/
+#define RTC_PRER_PREDIV_A_Pos        (16U)
+#define RTC_PRER_PREDIV_A_Msk        (0x7FUL << RTC_PRER_PREDIV_A_Pos)          /*!< 0x007F0000 */
+#define RTC_PRER_PREDIV_A            RTC_PRER_PREDIV_A_Msk
+#define RTC_PRER_PREDIV_S_Pos        (0U)
+#define RTC_PRER_PREDIV_S_Msk        (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00007FFF */
+#define RTC_PRER_PREDIV_S            RTC_PRER_PREDIV_S_Msk
+
+/********************  Bits definition for RTC_WUTR register  *****************/
+#define RTC_WUTR_WUT_Pos             (0U)
+#define RTC_WUTR_WUT_Msk             (0xFFFFUL << RTC_WUTR_WUT_Pos)            /*!< 0x0000FFFF */
+#define RTC_WUTR_WUT                 RTC_WUTR_WUT_Msk                          /*!< Wakeup auto-reload value bits > */
+
+/********************  Bits definition for RTC_CR register  *******************/
+#define RTC_CR_OUT2EN_Pos            (31U)
+#define RTC_CR_OUT2EN_Msk            (0x1UL << RTC_CR_OUT2EN_Pos)              /*!< 0x80000000 */
+#define RTC_CR_OUT2EN                RTC_CR_OUT2EN_Msk                         /*!< RTC_OUT2 output enable */
+#define RTC_CR_TAMPALRM_TYPE_Pos     (30U)
+#define RTC_CR_TAMPALRM_TYPE_Msk     (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos)       /*!< 0x40000000 */
+#define RTC_CR_TAMPALRM_TYPE         RTC_CR_TAMPALRM_TYPE_Msk                  /*!< TAMPALARM output type  */
+#define RTC_CR_TAMPALRM_PU_Pos       (29U)
+#define RTC_CR_TAMPALRM_PU_Msk       (0x1UL << RTC_CR_TAMPALRM_PU_Pos)         /*!< 0x20000000 */
+#define RTC_CR_TAMPALRM_PU           RTC_CR_TAMPALRM_PU_Msk                    /*!< TAMPALARM output pull-up config */
+#define RTC_CR_TAMPOE_Pos            (26U)
+#define RTC_CR_TAMPOE_Msk            (0x1UL << RTC_CR_TAMPOE_Pos)              /*!< 0x04000000 */
+#define RTC_CR_TAMPOE                RTC_CR_TAMPOE_Msk                         /*!< Tamper detection output enable on TAMPALARM  */
+#define RTC_CR_TAMPTS_Pos            (25U)
+#define RTC_CR_TAMPTS_Msk            (0x1UL << RTC_CR_TAMPTS_Pos)              /*!< 0x02000000 */
+#define RTC_CR_TAMPTS                RTC_CR_TAMPTS_Msk                         /*!< Activate timestamp on tamper detection event  */
+#define RTC_CR_ITSE_Pos              (24U)
+#define RTC_CR_ITSE_Msk              (0x1UL << RTC_CR_ITSE_Pos)                /*!< 0x01000000 */
+#define RTC_CR_ITSE                  RTC_CR_ITSE_Msk                           /*!< Timestamp on internal event enable  */
+#define RTC_CR_COE_Pos               (23U)
+#define RTC_CR_COE_Msk               (0x1UL << RTC_CR_COE_Pos)                 /*!< 0x00800000 */
+#define RTC_CR_COE                   RTC_CR_COE_Msk
+#define RTC_CR_OSEL_Pos              (21U)
+#define RTC_CR_OSEL_Msk              (0x3UL << RTC_CR_OSEL_Pos)                 /*!< 0x00600000 */
+#define RTC_CR_OSEL                  RTC_CR_OSEL_Msk
+#define RTC_CR_OSEL_0                (0x1UL << RTC_CR_OSEL_Pos)                 /*!< 0x00200000 */
+#define RTC_CR_OSEL_1                (0x2UL << RTC_CR_OSEL_Pos)                 /*!< 0x00400000 */
+#define RTC_CR_POL_Pos               (20U)
+#define RTC_CR_POL_Msk               (0x1UL << RTC_CR_POL_Pos)                  /*!< 0x00100000 */
+#define RTC_CR_POL                   RTC_CR_POL_Msk
+#define RTC_CR_COSEL_Pos             (19U)
+#define RTC_CR_COSEL_Msk             (0x1UL << RTC_CR_COSEL_Pos)                /*!< 0x00080000 */
+#define RTC_CR_COSEL                 RTC_CR_COSEL_Msk
+#define RTC_CR_BKP_Pos               (18U)
+#define RTC_CR_BKP_Msk               (0x1UL << RTC_CR_BKP_Pos)                  /*!< 0x00040000 */
+#define RTC_CR_BKP                   RTC_CR_BKP_Msk
+#define RTC_CR_SUB1H_Pos             (17U)
+#define RTC_CR_SUB1H_Msk             (0x1UL << RTC_CR_SUB1H_Pos)                /*!< 0x00020000 */
+#define RTC_CR_SUB1H                 RTC_CR_SUB1H_Msk
+#define RTC_CR_ADD1H_Pos             (16U)
+#define RTC_CR_ADD1H_Msk             (0x1UL << RTC_CR_ADD1H_Pos)                /*!< 0x00010000 */
+#define RTC_CR_ADD1H                 RTC_CR_ADD1H_Msk
+#define RTC_CR_TSIE_Pos              (15U)
+#define RTC_CR_TSIE_Msk              (0x1UL << RTC_CR_TSIE_Pos)                /*!< 0x00008000 */
+#define RTC_CR_TSIE                  RTC_CR_TSIE_Msk                           /*!< Timestamp interrupt enable > */
+#define RTC_CR_WUTIE_Pos             (14U)
+#define RTC_CR_WUTIE_Msk             (0x1UL << RTC_CR_WUTIE_Pos)               /*!< 0x00004000 */
+#define RTC_CR_WUTIE                 RTC_CR_WUTIE_Msk                          /*!< Wakeup timer interrupt enable > */
+#define RTC_CR_ALRBIE_Pos            (13U)
+#define RTC_CR_ALRBIE_Msk            (0x1UL << RTC_CR_ALRBIE_Pos)              /*!< 0x00002000 */
+#define RTC_CR_ALRBIE                RTC_CR_ALRBIE_Msk
+#define RTC_CR_ALRAIE_Pos            (12U)
+#define RTC_CR_ALRAIE_Msk            (0x1UL << RTC_CR_ALRAIE_Pos)              /*!< 0x00001000 */
+#define RTC_CR_ALRAIE                RTC_CR_ALRAIE_Msk
+#define RTC_CR_TSE_Pos               (11U)
+#define RTC_CR_TSE_Msk               (0x1UL << RTC_CR_TSE_Pos)                 /*!< 0x00000800 */
+#define RTC_CR_TSE                   RTC_CR_TSE_Msk                            /*!< timestamp enable > */
+#define RTC_CR_WUTE_Pos              (10U)
+#define RTC_CR_WUTE_Msk              (0x1UL << RTC_CR_WUTE_Pos)                /*!< 0x00000400 */
+#define RTC_CR_WUTE                  RTC_CR_WUTE_Msk                           /*!< Wakeup timer enable > */
+#define RTC_CR_ALRBE_Pos             (9U)
+#define RTC_CR_ALRBE_Msk             (0x1UL << RTC_CR_ALRBE_Pos)               /*!< 0x00000200 */
+#define RTC_CR_ALRBE                 RTC_CR_ALRBE_Msk
+#define RTC_CR_ALRAE_Pos             (8U)
+#define RTC_CR_ALRAE_Msk             (0x1UL << RTC_CR_ALRAE_Pos)                /*!< 0x00000100 */
+#define RTC_CR_ALRAE                 RTC_CR_ALRAE_Msk
+#define RTC_CR_FMT_Pos               (6U)
+#define RTC_CR_FMT_Msk               (0x1UL << RTC_CR_FMT_Pos)                  /*!< 0x00000040 */
+#define RTC_CR_FMT                   RTC_CR_FMT_Msk
+#define RTC_CR_BYPSHAD_Pos           (5U)
+#define RTC_CR_BYPSHAD_Msk           (0x1UL << RTC_CR_BYPSHAD_Pos)              /*!< 0x00000020 */
+#define RTC_CR_BYPSHAD               RTC_CR_BYPSHAD_Msk
+#define RTC_CR_REFCKON_Pos           (4U)
+#define RTC_CR_REFCKON_Msk           (0x1UL << RTC_CR_REFCKON_Pos)              /*!< 0x00000010 */
+#define RTC_CR_REFCKON               RTC_CR_REFCKON_Msk
+#define RTC_CR_TSEDGE_Pos            (3U)
+#define RTC_CR_TSEDGE_Msk            (0x1UL << RTC_CR_TSEDGE_Pos)              /*!< 0x00000008 */
+#define RTC_CR_TSEDGE                RTC_CR_TSEDGE_Msk                         /*!< Timestamp event active edge > */
+#define RTC_CR_WUCKSEL_Pos           (0U)
+#define RTC_CR_WUCKSEL_Msk           (0x7UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000007 */
+#define RTC_CR_WUCKSEL               RTC_CR_WUCKSEL_Msk                        /*!< Wakeup clock selection > */
+#define RTC_CR_WUCKSEL_0             (0x1UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000001 */
+#define RTC_CR_WUCKSEL_1             (0x2UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000002 */
+#define RTC_CR_WUCKSEL_2             (0x4UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000004 */
+
+/********************  Bits definition for RTC_WPR register  ******************/
+#define RTC_WPR_KEY_Pos              (0U)
+#define RTC_WPR_KEY_Msk              (0xFFUL << RTC_WPR_KEY_Pos)                /*!< 0x000000FF */
+#define RTC_WPR_KEY                  RTC_WPR_KEY_Msk
+
+/********************  Bits definition for RTC_CALR register  *****************/
+#define RTC_CALR_CALP_Pos            (15U)
+#define RTC_CALR_CALP_Msk            (0x1UL << RTC_CALR_CALP_Pos)               /*!< 0x00008000 */
+#define RTC_CALR_CALP                RTC_CALR_CALP_Msk
+#define RTC_CALR_CALW8_Pos           (14U)
+#define RTC_CALR_CALW8_Msk           (0x1UL << RTC_CALR_CALW8_Pos)              /*!< 0x00004000 */
+#define RTC_CALR_CALW8               RTC_CALR_CALW8_Msk
+#define RTC_CALR_CALW16_Pos          (13U)
+#define RTC_CALR_CALW16_Msk          (0x1UL << RTC_CALR_CALW16_Pos)             /*!< 0x00002000 */
+#define RTC_CALR_CALW16              RTC_CALR_CALW16_Msk
+#define RTC_CALR_CALM_Pos            (0U)
+#define RTC_CALR_CALM_Msk            (0x1FFUL << RTC_CALR_CALM_Pos)             /*!< 0x000001FF */
+#define RTC_CALR_CALM                RTC_CALR_CALM_Msk
+#define RTC_CALR_CALM_0              (0x001UL << RTC_CALR_CALM_Pos)             /*!< 0x00000001 */
+#define RTC_CALR_CALM_1              (0x002UL << RTC_CALR_CALM_Pos)             /*!< 0x00000002 */
+#define RTC_CALR_CALM_2              (0x004UL << RTC_CALR_CALM_Pos)             /*!< 0x00000004 */
+#define RTC_CALR_CALM_3              (0x008UL << RTC_CALR_CALM_Pos)             /*!< 0x00000008 */
+#define RTC_CALR_CALM_4              (0x010UL << RTC_CALR_CALM_Pos)             /*!< 0x00000010 */
+#define RTC_CALR_CALM_5              (0x020UL << RTC_CALR_CALM_Pos)             /*!< 0x00000020 */
+#define RTC_CALR_CALM_6              (0x040UL << RTC_CALR_CALM_Pos)             /*!< 0x00000040 */
+#define RTC_CALR_CALM_7              (0x080UL << RTC_CALR_CALM_Pos)             /*!< 0x00000080 */
+#define RTC_CALR_CALM_8              (0x100UL << RTC_CALR_CALM_Pos)             /*!< 0x00000100 */
+
+/********************  Bits definition for RTC_SHIFTR register  ***************/
+#define RTC_SHIFTR_SUBFS_Pos         (0U)
+#define RTC_SHIFTR_SUBFS_Msk         (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00007FFF */
+#define RTC_SHIFTR_SUBFS             RTC_SHIFTR_SUBFS_Msk
+#define RTC_SHIFTR_ADD1S_Pos         (31U)
+#define RTC_SHIFTR_ADD1S_Msk         (0x1UL << RTC_SHIFTR_ADD1S_Pos)            /*!< 0x80000000 */
+#define RTC_SHIFTR_ADD1S             RTC_SHIFTR_ADD1S_Msk
+
+/********************  Bits definition for RTC_TSTR register  *****************/
+#define RTC_TSTR_PM_Pos              (22U)
+#define RTC_TSTR_PM_Msk              (0x1UL << RTC_TSTR_PM_Pos)                /*!< 0x00400000 */
+#define RTC_TSTR_PM                  RTC_TSTR_PM_Msk                           /*!< AM-PM notation > */
+#define RTC_TSTR_HT_Pos              (20U)
+#define RTC_TSTR_HT_Msk              (0x3UL << RTC_TSTR_HT_Pos)                /*!< 0x00300000 */
+#define RTC_TSTR_HT                  RTC_TSTR_HT_Msk
+#define RTC_TSTR_HT_0                (0x1UL << RTC_TSTR_HT_Pos)                /*!< 0x00100000 */
+#define RTC_TSTR_HT_1                (0x2UL << RTC_TSTR_HT_Pos)                /*!< 0x00200000 */
+#define RTC_TSTR_HU_Pos              (16U)
+#define RTC_TSTR_HU_Msk              (0xFUL << RTC_TSTR_HU_Pos)                /*!< 0x000F0000 */
+#define RTC_TSTR_HU                  RTC_TSTR_HU_Msk
+#define RTC_TSTR_HU_0                (0x1UL << RTC_TSTR_HU_Pos)                /*!< 0x00010000 */
+#define RTC_TSTR_HU_1                (0x2UL << RTC_TSTR_HU_Pos)                /*!< 0x00020000 */
+#define RTC_TSTR_HU_2                (0x4UL << RTC_TSTR_HU_Pos)                /*!< 0x00040000 */
+#define RTC_TSTR_HU_3                (0x8UL << RTC_TSTR_HU_Pos)                /*!< 0x00080000 */
+#define RTC_TSTR_MNT_Pos             (12U)
+#define RTC_TSTR_MNT_Msk             (0x7UL << RTC_TSTR_MNT_Pos)               /*!< 0x00007000 */
+#define RTC_TSTR_MNT                 RTC_TSTR_MNT_Msk
+#define RTC_TSTR_MNT_0               (0x1UL << RTC_TSTR_MNT_Pos)               /*!< 0x00001000 */
+#define RTC_TSTR_MNT_1               (0x2UL << RTC_TSTR_MNT_Pos)               /*!< 0x00002000 */
+#define RTC_TSTR_MNT_2               (0x4UL << RTC_TSTR_MNT_Pos)                /*!< 0x00004000 */
+#define RTC_TSTR_MNU_Pos             (8U)
+#define RTC_TSTR_MNU_Msk             (0xFUL << RTC_TSTR_MNU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSTR_MNU                 RTC_TSTR_MNU_Msk
+#define RTC_TSTR_MNU_0               (0x1UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000100 */
+#define RTC_TSTR_MNU_1               (0x2UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000200 */
+#define RTC_TSTR_MNU_2               (0x4UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000400 */
+#define RTC_TSTR_MNU_3               (0x8UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000800 */
+#define RTC_TSTR_ST_Pos              (4U)
+#define RTC_TSTR_ST_Msk              (0x7UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000070 */
+#define RTC_TSTR_ST                  RTC_TSTR_ST_Msk
+#define RTC_TSTR_ST_0                (0x1UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000010 */
+#define RTC_TSTR_ST_1                (0x2UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000020 */
+#define RTC_TSTR_ST_2                (0x4UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000040 */
+#define RTC_TSTR_SU_Pos              (0U)
+#define RTC_TSTR_SU_Msk              (0xFUL << RTC_TSTR_SU_Pos)                 /*!< 0x0000000F */
+#define RTC_TSTR_SU                  RTC_TSTR_SU_Msk
+#define RTC_TSTR_SU_0                (0x1UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000001 */
+#define RTC_TSTR_SU_1                (0x2UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000002 */
+#define RTC_TSTR_SU_2                (0x4UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000004 */
+#define RTC_TSTR_SU_3                (0x8UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSDR register  *****************/
+#define RTC_TSDR_WDU_Pos             (13U)
+#define RTC_TSDR_WDU_Msk             (0x7UL << RTC_TSDR_WDU_Pos)               /*!< 0x0000E000 */
+#define RTC_TSDR_WDU                 RTC_TSDR_WDU_Msk                          /*!< Week day units > */
+#define RTC_TSDR_WDU_0               (0x1UL << RTC_TSDR_WDU_Pos)               /*!< 0x00002000 */
+#define RTC_TSDR_WDU_1               (0x2UL << RTC_TSDR_WDU_Pos)               /*!< 0x00004000 */
+#define RTC_TSDR_WDU_2               (0x4UL << RTC_TSDR_WDU_Pos)               /*!< 0x00008000 */
+#define RTC_TSDR_MT_Pos              (12U)
+#define RTC_TSDR_MT_Msk              (0x1UL << RTC_TSDR_MT_Pos)                /*!< 0x00001000 */
+#define RTC_TSDR_MT                  RTC_TSDR_MT_Msk
+#define RTC_TSDR_MU_Pos              (8U)
+#define RTC_TSDR_MU_Msk              (0xFUL << RTC_TSDR_MU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSDR_MU                  RTC_TSDR_MU_Msk
+#define RTC_TSDR_MU_0                (0x1UL << RTC_TSDR_MU_Pos)                /*!< 0x00000100 */
+#define RTC_TSDR_MU_1                (0x2UL << RTC_TSDR_MU_Pos)                /*!< 0x00000200 */
+#define RTC_TSDR_MU_2                (0x4UL << RTC_TSDR_MU_Pos)                /*!< 0x00000400 */
+#define RTC_TSDR_MU_3                (0x8UL << RTC_TSDR_MU_Pos)                /*!< 0x00000800 */
+#define RTC_TSDR_DT_Pos              (4U)
+#define RTC_TSDR_DT_Msk              (0x3UL << RTC_TSDR_DT_Pos)                /*!< 0x00000030 */
+#define RTC_TSDR_DT                  RTC_TSDR_DT_Msk
+#define RTC_TSDR_DT_0                (0x1UL << RTC_TSDR_DT_Pos)                /*!< 0x00000010 */
+#define RTC_TSDR_DT_1                (0x2UL << RTC_TSDR_DT_Pos)                /*!< 0x00000020 */
+#define RTC_TSDR_DU_Pos              (0U)
+#define RTC_TSDR_DU_Msk              (0xFUL << RTC_TSDR_DU_Pos)                /*!< 0x0000000F */
+#define RTC_TSDR_DU                  RTC_TSDR_DU_Msk
+#define RTC_TSDR_DU_0                (0x1UL << RTC_TSDR_DU_Pos)                /*!< 0x00000001 */
+#define RTC_TSDR_DU_1                (0x2UL << RTC_TSDR_DU_Pos)                /*!< 0x00000002 */
+#define RTC_TSDR_DU_2                (0x4UL << RTC_TSDR_DU_Pos)                /*!< 0x00000004 */
+#define RTC_TSDR_DU_3                (0x8UL << RTC_TSDR_DU_Pos)                /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSSSR register  ****************/
+#define RTC_TSSSR_SS_Pos             (0U)
+#define RTC_TSSSR_SS_Msk             (0xFFFFUL << RTC_TSSSR_SS_Pos)            /*!< 0x0000FFFF */
+#define RTC_TSSSR_SS                 RTC_TSSSR_SS_Msk                          /*!< Sub second value > */
+
+/********************  Bits definition for RTC_ALRMAR register  ***************/
+#define RTC_ALRMAR_MSK4_Pos          (31U)
+#define RTC_ALRMAR_MSK4_Msk          (0x1UL << RTC_ALRMAR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMAR_MSK4              RTC_ALRMAR_MSK4_Msk
+#define RTC_ALRMAR_WDSEL_Pos         (30U)
+#define RTC_ALRMAR_WDSEL_Msk         (0x1UL << RTC_ALRMAR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMAR_WDSEL             RTC_ALRMAR_WDSEL_Msk
+#define RTC_ALRMAR_DT_Pos            (28U)
+#define RTC_ALRMAR_DT_Msk            (0x3UL << RTC_ALRMAR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMAR_DT                RTC_ALRMAR_DT_Msk
+#define RTC_ALRMAR_DT_0              (0x1UL << RTC_ALRMAR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMAR_DT_1              (0x2UL << RTC_ALRMAR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMAR_DU_Pos            (24U)
+#define RTC_ALRMAR_DU_Msk            (0xFUL << RTC_ALRMAR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMAR_DU                RTC_ALRMAR_DU_Msk
+#define RTC_ALRMAR_DU_0              (0x1UL << RTC_ALRMAR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMAR_DU_1              (0x2UL << RTC_ALRMAR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMAR_DU_2              (0x4UL << RTC_ALRMAR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMAR_DU_3              (0x8UL << RTC_ALRMAR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMAR_MSK3_Pos          (23U)
+#define RTC_ALRMAR_MSK3_Msk          (0x1UL << RTC_ALRMAR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMAR_MSK3              RTC_ALRMAR_MSK3_Msk
+#define RTC_ALRMAR_PM_Pos            (22U)
+#define RTC_ALRMAR_PM_Msk            (0x1UL << RTC_ALRMAR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMAR_PM                RTC_ALRMAR_PM_Msk
+#define RTC_ALRMAR_HT_Pos            (20U)
+#define RTC_ALRMAR_HT_Msk            (0x3UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMAR_HT                RTC_ALRMAR_HT_Msk
+#define RTC_ALRMAR_HT_0              (0x1UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMAR_HT_1              (0x2UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMAR_HU_Pos            (16U)
+#define RTC_ALRMAR_HU_Msk            (0xFUL << RTC_ALRMAR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMAR_HU                RTC_ALRMAR_HU_Msk
+#define RTC_ALRMAR_HU_0              (0x1UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMAR_HU_1              (0x2UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMAR_HU_2              (0x4UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMAR_HU_3              (0x8UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMAR_MSK2_Pos          (15U)
+#define RTC_ALRMAR_MSK2_Msk          (0x1UL << RTC_ALRMAR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMAR_MSK2              RTC_ALRMAR_MSK2_Msk
+#define RTC_ALRMAR_MNT_Pos           (12U)
+#define RTC_ALRMAR_MNT_Msk           (0x7UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMAR_MNT               RTC_ALRMAR_MNT_Msk
+#define RTC_ALRMAR_MNT_0             (0x1UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMAR_MNT_1             (0x2UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMAR_MNT_2             (0x4UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMAR_MNU_Pos           (8U)
+#define RTC_ALRMAR_MNU_Msk           (0xFUL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMAR_MNU               RTC_ALRMAR_MNU_Msk
+#define RTC_ALRMAR_MNU_0             (0x1UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMAR_MNU_1             (0x2UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMAR_MNU_2             (0x4UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMAR_MNU_3             (0x8UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMAR_MSK1_Pos          (7U)
+#define RTC_ALRMAR_MSK1_Msk          (0x1UL << RTC_ALRMAR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMAR_MSK1              RTC_ALRMAR_MSK1_Msk
+#define RTC_ALRMAR_ST_Pos            (4U)
+#define RTC_ALRMAR_ST_Msk            (0x7UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMAR_ST                RTC_ALRMAR_ST_Msk
+#define RTC_ALRMAR_ST_0              (0x1UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMAR_ST_1              (0x2UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMAR_ST_2              (0x4UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMAR_SU_Pos            (0U)
+#define RTC_ALRMAR_SU_Msk            (0xFUL << RTC_ALRMAR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMAR_SU                RTC_ALRMAR_SU_Msk
+#define RTC_ALRMAR_SU_0              (0x1UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMAR_SU_1              (0x2UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMAR_SU_2              (0x4UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMAR_SU_3              (0x8UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMASSR_MASKSS_Pos      (24U)
+#define RTC_ALRMASSR_MASKSS_Msk      (0xFUL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMASSR_MASKSS          RTC_ALRMASSR_MASKSS_Msk
+#define RTC_ALRMASSR_MASKSS_0        (0x1UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMASSR_MASKSS_1        (0x2UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMASSR_MASKSS_2        (0x4UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMASSR_MASKSS_3        (0x8UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMASSR_SS_Pos          (0U)
+#define RTC_ALRMASSR_SS_Msk          (0x7FFFUL << RTC_ALRMASSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMASSR_SS              RTC_ALRMASSR_SS_Msk
+
+/********************  Bits definition for RTC_ALRMBR register  ***************/
+#define RTC_ALRMBR_MSK4_Pos          (31U)
+#define RTC_ALRMBR_MSK4_Msk          (0x1UL << RTC_ALRMBR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMBR_MSK4              RTC_ALRMBR_MSK4_Msk
+#define RTC_ALRMBR_WDSEL_Pos         (30U)
+#define RTC_ALRMBR_WDSEL_Msk         (0x1UL << RTC_ALRMBR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMBR_WDSEL             RTC_ALRMBR_WDSEL_Msk
+#define RTC_ALRMBR_DT_Pos            (28U)
+#define RTC_ALRMBR_DT_Msk            (0x3UL << RTC_ALRMBR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMBR_DT                RTC_ALRMBR_DT_Msk
+#define RTC_ALRMBR_DT_0              (0x1UL << RTC_ALRMBR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMBR_DT_1              (0x2UL << RTC_ALRMBR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMBR_DU_Pos            (24U)
+#define RTC_ALRMBR_DU_Msk            (0xFUL << RTC_ALRMBR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMBR_DU                RTC_ALRMBR_DU_Msk
+#define RTC_ALRMBR_DU_0              (0x1UL << RTC_ALRMBR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMBR_DU_1              (0x2UL << RTC_ALRMBR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMBR_DU_2              (0x4UL << RTC_ALRMBR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMBR_DU_3              (0x8UL << RTC_ALRMBR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMBR_MSK3_Pos          (23U)
+#define RTC_ALRMBR_MSK3_Msk          (0x1UL << RTC_ALRMBR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMBR_MSK3              RTC_ALRMBR_MSK3_Msk
+#define RTC_ALRMBR_PM_Pos            (22U)
+#define RTC_ALRMBR_PM_Msk            (0x1UL << RTC_ALRMBR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMBR_PM                RTC_ALRMBR_PM_Msk
+#define RTC_ALRMBR_HT_Pos            (20U)
+#define RTC_ALRMBR_HT_Msk            (0x3UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMBR_HT                RTC_ALRMBR_HT_Msk
+#define RTC_ALRMBR_HT_0              (0x1UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMBR_HT_1              (0x2UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMBR_HU_Pos            (16U)
+#define RTC_ALRMBR_HU_Msk            (0xFUL << RTC_ALRMBR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMBR_HU                RTC_ALRMBR_HU_Msk
+#define RTC_ALRMBR_HU_0              (0x1UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMBR_HU_1              (0x2UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMBR_HU_2              (0x4UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMBR_HU_3              (0x8UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMBR_MSK2_Pos          (15U)
+#define RTC_ALRMBR_MSK2_Msk          (0x1UL << RTC_ALRMBR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMBR_MSK2              RTC_ALRMBR_MSK2_Msk
+#define RTC_ALRMBR_MNT_Pos           (12U)
+#define RTC_ALRMBR_MNT_Msk           (0x7UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMBR_MNT               RTC_ALRMBR_MNT_Msk
+#define RTC_ALRMBR_MNT_0             (0x1UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMBR_MNT_1             (0x2UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMBR_MNT_2             (0x4UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMBR_MNU_Pos           (8U)
+#define RTC_ALRMBR_MNU_Msk           (0xFUL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMBR_MNU               RTC_ALRMBR_MNU_Msk
+#define RTC_ALRMBR_MNU_0             (0x1UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMBR_MNU_1             (0x2UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMBR_MNU_2             (0x4UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMBR_MNU_3             (0x8UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMBR_MSK1_Pos          (7U)
+#define RTC_ALRMBR_MSK1_Msk          (0x1UL << RTC_ALRMBR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMBR_MSK1              RTC_ALRMBR_MSK1_Msk
+#define RTC_ALRMBR_ST_Pos            (4U)
+#define RTC_ALRMBR_ST_Msk            (0x7UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMBR_ST                RTC_ALRMBR_ST_Msk
+#define RTC_ALRMBR_ST_0              (0x1UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMBR_ST_1              (0x2UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMBR_ST_2              (0x4UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMBR_SU_Pos            (0U)
+#define RTC_ALRMBR_SU_Msk            (0xFUL << RTC_ALRMBR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMBR_SU                RTC_ALRMBR_SU_Msk
+#define RTC_ALRMBR_SU_0              (0x1UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMBR_SU_1              (0x2UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMBR_SU_2              (0x4UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMBR_SU_3              (0x8UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMBSSR_MASKSS_Pos      (24U)
+#define RTC_ALRMBSSR_MASKSS_Msk      (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMBSSR_MASKSS          RTC_ALRMBSSR_MASKSS_Msk
+#define RTC_ALRMBSSR_MASKSS_0        (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMBSSR_MASKSS_1        (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMBSSR_MASKSS_2        (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMBSSR_MASKSS_3        (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMBSSR_SS_Pos          (0U)
+#define RTC_ALRMBSSR_SS_Msk          (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMBSSR_SS              RTC_ALRMBSSR_SS_Msk
+
+/********************  Bits definition for RTC_SR register  *******************/
+#define RTC_SR_ITSF_Pos              (5U)
+#define RTC_SR_ITSF_Msk              (0x1UL << RTC_SR_ITSF_Pos)                /*!< 0x00000020 */
+#define RTC_SR_ITSF                  RTC_SR_ITSF_Msk
+#define RTC_SR_TSOVF_Pos             (4U)
+#define RTC_SR_TSOVF_Msk             (0x1UL << RTC_SR_TSOVF_Pos)               /*!< 0x00000010 */
+#define RTC_SR_TSOVF                 RTC_SR_TSOVF_Msk                          /*!< Timestamp overflow flag > */
+#define RTC_SR_TSF_Pos               (3U)
+#define RTC_SR_TSF_Msk               (0x1UL << RTC_SR_TSF_Pos)                 /*!< 0x00000008 */
+#define RTC_SR_TSF                   RTC_SR_TSF_Msk                            /*!< Timestamp flag > */
+#define RTC_SR_WUTF_Pos              (2U)
+#define RTC_SR_WUTF_Msk              (0x1UL << RTC_SR_WUTF_Pos)                /*!< 0x00000004 */
+#define RTC_SR_WUTF                  RTC_SR_WUTF_Msk                           /*!< Wakeup timer flag > */
+#define RTC_SR_ALRBF_Pos             (1U)
+#define RTC_SR_ALRBF_Msk             (0x1UL << RTC_SR_ALRBF_Pos)               /*!< 0x00000002 */
+#define RTC_SR_ALRBF                 RTC_SR_ALRBF_Msk
+#define RTC_SR_ALRAF_Pos             (0U)
+#define RTC_SR_ALRAF_Msk             (0x1UL << RTC_SR_ALRAF_Pos)               /*!< 0x00000001 */
+#define RTC_SR_ALRAF                 RTC_SR_ALRAF_Msk
+
+/********************  Bits definition for RTC_MISR register  *****************/
+#define RTC_MISR_ITSMF_Pos           (5U)
+#define RTC_MISR_ITSMF_Msk           (0x1UL << RTC_MISR_ITSMF_Pos)             /*!< 0x00000020 */
+#define RTC_MISR_ITSMF               RTC_MISR_ITSMF_Msk
+#define RTC_MISR_TSOVMF_Pos          (4U)
+#define RTC_MISR_TSOVMF_Msk          (0x1UL << RTC_MISR_TSOVMF_Pos)            /*!< 0x00000010 */
+#define RTC_MISR_TSOVMF              RTC_MISR_TSOVMF_Msk                       /*!< Timestamp overflow masked flag > */
+#define RTC_MISR_TSMF_Pos            (3U)
+#define RTC_MISR_TSMF_Msk            (0x1UL << RTC_MISR_TSMF_Pos)              /*!< 0x00000008 */
+#define RTC_MISR_TSMF                RTC_MISR_TSMF_Msk                         /*!< Timestamp masked flag > */
+#define RTC_MISR_WUTMF_Pos           (2U)
+#define RTC_MISR_WUTMF_Msk           (0x1UL << RTC_MISR_WUTMF_Pos)             /*!< 0x00000004 */
+#define RTC_MISR_WUTMF               RTC_MISR_WUTMF_Msk                        /*!< Wakeup timer masked flag > */
+#define RTC_MISR_ALRBMF_Pos          (1U)
+#define RTC_MISR_ALRBMF_Msk          (0x1UL << RTC_MISR_ALRBMF_Pos)            /*!< 0x00000002 */
+#define RTC_MISR_ALRBMF              RTC_MISR_ALRBMF_Msk
+#define RTC_MISR_ALRAMF_Pos          (0U)
+#define RTC_MISR_ALRAMF_Msk          (0x1UL << RTC_MISR_ALRAMF_Pos)            /*!< 0x00000001 */
+#define RTC_MISR_ALRAMF              RTC_MISR_ALRAMF_Msk
+
+/********************  Bits definition for RTC_SCR register  ******************/
+#define RTC_SCR_CITSF_Pos            (5U)
+#define RTC_SCR_CITSF_Msk            (0x1UL << RTC_SCR_CITSF_Pos)              /*!< 0x00000020 */
+#define RTC_SCR_CITSF                RTC_SCR_CITSF_Msk
+#define RTC_SCR_CTSOVF_Pos           (4U)
+#define RTC_SCR_CTSOVF_Msk           (0x1UL << RTC_SCR_CTSOVF_Pos)             /*!< 0x00000010 */
+#define RTC_SCR_CTSOVF               RTC_SCR_CTSOVF_Msk                        /*!< Clear timestamp overflow flag > */
+#define RTC_SCR_CTSF_Pos             (3U)
+#define RTC_SCR_CTSF_Msk             (0x1UL << RTC_SCR_CTSF_Pos)               /*!< 0x00000008 */
+#define RTC_SCR_CTSF                 RTC_SCR_CTSF_Msk                          /*!< Clear timestamp flag > */
+#define RTC_SCR_CWUTF_Pos            (2U)
+#define RTC_SCR_CWUTF_Msk            (0x1UL << RTC_SCR_CWUTF_Pos)              /*!< 0x00000004 */
+#define RTC_SCR_CWUTF                RTC_SCR_CWUTF_Msk                         /*!< Clear wakeup timer flag > */
+#define RTC_SCR_CALRBF_Pos           (1U)
+#define RTC_SCR_CALRBF_Msk           (0x1UL << RTC_SCR_CALRBF_Pos)             /*!< 0x00000002 */
+#define RTC_SCR_CALRBF               RTC_SCR_CALRBF_Msk
+#define RTC_SCR_CALRAF_Pos           (0U)
+#define RTC_SCR_CALRAF_Msk           (0x1UL << RTC_SCR_CALRAF_Pos)             /*!< 0x00000001 */
+#define RTC_SCR_CALRAF               RTC_SCR_CALRAF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                     Tamper and backup register (TAMP)                      */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for TAMP_CR1 register  *****************/
+#define TAMP_CR1_TAMP1E_Pos          (0U)
+#define TAMP_CR1_TAMP1E_Msk          (0x1UL << TAMP_CR1_TAMP1E_Pos)             /*!< 0x00000001 */
+#define TAMP_CR1_TAMP1E              TAMP_CR1_TAMP1E_Msk
+#define TAMP_CR1_TAMP2E_Pos          (1U)
+#define TAMP_CR1_TAMP2E_Msk          (0x1UL << TAMP_CR1_TAMP2E_Pos)             /*!< 0x00000002 */
+#define TAMP_CR1_TAMP2E              TAMP_CR1_TAMP2E_Msk
+#define TAMP_CR1_ITAMP3E_Pos         (18U)
+#define TAMP_CR1_ITAMP3E_Msk         (0x1UL << TAMP_CR1_ITAMP3E_Pos)            /*!< 0x00040000 */
+#define TAMP_CR1_ITAMP3E             TAMP_CR1_ITAMP3E_Msk
+#define TAMP_CR1_ITAMP4E_Pos         (19U)
+#define TAMP_CR1_ITAMP4E_Msk         (0x1UL << TAMP_CR1_ITAMP4E_Pos)            /*!< 0x00080000 */
+#define TAMP_CR1_ITAMP4E             TAMP_CR1_ITAMP4E_Msk
+#define TAMP_CR1_ITAMP5E_Pos         (20U)
+#define TAMP_CR1_ITAMP5E_Msk         (0x1UL << TAMP_CR1_ITAMP5E_Pos)            /*!< 0x00100000 */
+#define TAMP_CR1_ITAMP5E             TAMP_CR1_ITAMP5E_Msk
+#define TAMP_CR1_ITAMP6E_Pos         (21U)
+#define TAMP_CR1_ITAMP6E_Msk         (0x1UL << TAMP_CR1_ITAMP6E_Pos)            /*!< 0x00200000 */
+#define TAMP_CR1_ITAMP6E             TAMP_CR1_ITAMP6E_Msk
+
+/********************  Bits definition for TAMP_CR2 register  *****************/
+#define TAMP_CR2_TAMP1NOERASE_Pos    (0U)
+#define TAMP_CR2_TAMP1NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos)       /*!< 0x00000001 */
+#define TAMP_CR2_TAMP1NOERASE        TAMP_CR2_TAMP1NOERASE_Msk
+#define TAMP_CR2_TAMP2NOERASE_Pos    (1U)
+#define TAMP_CR2_TAMP2NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos)       /*!< 0x00000002 */
+#define TAMP_CR2_TAMP2NOERASE        TAMP_CR2_TAMP2NOERASE_Msk
+#define TAMP_CR2_TAMP1MSK_Pos        (16U)
+#define TAMP_CR2_TAMP1MSK_Msk        (0x1UL << TAMP_CR2_TAMP1MSK_Pos)           /*!< 0x00010000 */
+#define TAMP_CR2_TAMP1MSK            TAMP_CR2_TAMP1MSK_Msk
+#define TAMP_CR2_TAMP2MSK_Pos        (17U)
+#define TAMP_CR2_TAMP2MSK_Msk        (0x1UL << TAMP_CR2_TAMP2MSK_Pos)           /*!< 0x00020000 */
+#define TAMP_CR2_TAMP2MSK            TAMP_CR2_TAMP2MSK_Msk
+#define TAMP_CR2_TAMP1TRG_Pos        (24U)
+#define TAMP_CR2_TAMP1TRG_Msk        (0x1UL << TAMP_CR2_TAMP1TRG_Pos)           /*!< 0x01000000 */
+#define TAMP_CR2_TAMP1TRG            TAMP_CR2_TAMP1TRG_Msk
+#define TAMP_CR2_TAMP2TRG_Pos        (25U)
+#define TAMP_CR2_TAMP2TRG_Msk        (0x1UL << TAMP_CR2_TAMP2TRG_Pos)           /*!< 0x02000000 */
+#define TAMP_CR2_TAMP2TRG            TAMP_CR2_TAMP2TRG_Msk
+
+/********************  Bits definition for TAMP_FLTCR register  ***************/
+#define TAMP_FLTCR_TAMPFREQ_0        0x00000001U
+#define TAMP_FLTCR_TAMPFREQ_1        0x00000002U
+#define TAMP_FLTCR_TAMPFREQ_2        0x00000004U
+#define TAMP_FLTCR_TAMPFREQ_Pos      (0U)
+#define TAMP_FLTCR_TAMPFREQ_Msk      (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos)         /*!< 0x00000007 */
+#define TAMP_FLTCR_TAMPFREQ          TAMP_FLTCR_TAMPFREQ_Msk
+#define TAMP_FLTCR_TAMPFLT_0         0x00000008U
+#define TAMP_FLTCR_TAMPFLT_1         0x00000010U
+#define TAMP_FLTCR_TAMPFLT_Pos       (3U)
+#define TAMP_FLTCR_TAMPFLT_Msk       (0x3UL << TAMP_FLTCR_TAMPFLT_Pos)          /*!< 0x00000018 */
+#define TAMP_FLTCR_TAMPFLT           TAMP_FLTCR_TAMPFLT_Msk
+#define TAMP_FLTCR_TAMPPRCH_0        0x00000020U
+#define TAMP_FLTCR_TAMPPRCH_1        0x00000040U
+#define TAMP_FLTCR_TAMPPRCH_Pos      (5U)
+#define TAMP_FLTCR_TAMPPRCH_Msk      (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos)         /*!< 0x00000060 */
+#define TAMP_FLTCR_TAMPPRCH          TAMP_FLTCR_TAMPPRCH_Msk
+#define TAMP_FLTCR_TAMPPUDIS_Pos     (7U)
+#define TAMP_FLTCR_TAMPPUDIS_Msk     (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos)        /*!< 0x00000080 */
+#define TAMP_FLTCR_TAMPPUDIS         TAMP_FLTCR_TAMPPUDIS_Msk
+
+/********************  Bits definition for TAMP_IER register  *****************/
+#define TAMP_IER_TAMP1IE_Pos         (0U)
+#define TAMP_IER_TAMP1IE_Msk         (0x1UL << TAMP_IER_TAMP1IE_Pos)            /*!< 0x00000001 */
+#define TAMP_IER_TAMP1IE             TAMP_IER_TAMP1IE_Msk
+#define TAMP_IER_TAMP2IE_Pos         (1U)
+#define TAMP_IER_TAMP2IE_Msk         (0x1UL << TAMP_IER_TAMP2IE_Pos)            /*!< 0x00000002 */
+#define TAMP_IER_TAMP2IE             TAMP_IER_TAMP2IE_Msk
+#define TAMP_IER_ITAMP3IE_Pos        (18U)
+#define TAMP_IER_ITAMP3IE_Msk        (0x1UL << TAMP_IER_ITAMP3IE_Pos)           /*!< 0x00040000 */
+#define TAMP_IER_ITAMP3IE            TAMP_IER_ITAMP3IE_Msk
+#define TAMP_IER_ITAMP4IE_Pos        (19U)
+#define TAMP_IER_ITAMP4IE_Msk        (0x1UL << TAMP_IER_ITAMP4IE_Pos)           /*!< 0x00080000 */
+#define TAMP_IER_ITAMP4IE            TAMP_IER_ITAMP4IE_Msk
+#define TAMP_IER_ITAMP5IE_Pos        (20U)
+#define TAMP_IER_ITAMP5IE_Msk        (0x1UL << TAMP_IER_ITAMP5IE_Pos)           /*!< 0x00100000 */
+#define TAMP_IER_ITAMP5IE            TAMP_IER_ITAMP5IE_Msk
+#define TAMP_IER_ITAMP6IE_Pos        (21U)
+#define TAMP_IER_ITAMP6IE_Msk        (0x1UL << TAMP_IER_ITAMP6IE_Pos)           /*!< 0x00200000 */
+#define TAMP_IER_ITAMP6IE            TAMP_IER_ITAMP6IE_Msk
+
+/********************  Bits definition for TAMP_SR register  ******************/
+#define TAMP_SR_TAMP1F_Pos           (0U)
+#define TAMP_SR_TAMP1F_Msk           (0x1UL << TAMP_SR_TAMP1F_Pos)              /*!< 0x00000001 */
+#define TAMP_SR_TAMP1F               TAMP_SR_TAMP1F_Msk
+#define TAMP_SR_TAMP2F_Pos           (1U)
+#define TAMP_SR_TAMP2F_Msk           (0x1UL << TAMP_SR_TAMP2F_Pos)              /*!< 0x00000002 */
+#define TAMP_SR_TAMP2F               TAMP_SR_TAMP2F_Msk
+#define TAMP_SR_ITAMP3F_Pos          (18U)
+#define TAMP_SR_ITAMP3F_Msk          (0x1UL << TAMP_SR_ITAMP3F_Pos)             /*!< 0x00040000 */
+#define TAMP_SR_ITAMP3F              TAMP_SR_ITAMP3F_Msk
+#define TAMP_SR_ITAMP4F_Pos          (19U)
+#define TAMP_SR_ITAMP4F_Msk          (0x1UL << TAMP_SR_ITAMP4F_Pos)             /*!< 0x00080000 */
+#define TAMP_SR_ITAMP4F              TAMP_SR_ITAMP4F_Msk
+#define TAMP_SR_ITAMP5F_Pos          (20U)
+#define TAMP_SR_ITAMP5F_Msk          (0x1UL << TAMP_SR_ITAMP5F_Pos)             /*!< 0x00100000 */
+#define TAMP_SR_ITAMP5F              TAMP_SR_ITAMP5F_Msk
+#define TAMP_SR_ITAMP6F_Pos          (21U)
+#define TAMP_SR_ITAMP6F_Msk          (0x1UL << TAMP_SR_ITAMP6F_Pos)             /*!< 0x00200000 */
+#define TAMP_SR_ITAMP6F              TAMP_SR_ITAMP6F_Msk
+
+/********************  Bits definition for TAMP_MISR register  ****************/
+#define TAMP_MISR_TAMP1MF_Pos        (0U)
+#define TAMP_MISR_TAMP1MF_Msk        (0x1UL << TAMP_MISR_TAMP1MF_Pos)           /*!< 0x00000001 */
+#define TAMP_MISR_TAMP1MF            TAMP_MISR_TAMP1MF_Msk
+#define TAMP_MISR_TAMP2MF_Pos        (1U)
+#define TAMP_MISR_TAMP2MF_Msk        (0x1UL << TAMP_MISR_TAMP2MF_Pos)           /*!< 0x00000002 */
+#define TAMP_MISR_TAMP2MF            TAMP_MISR_TAMP2MF_Msk
+#define TAMP_MISR_ITAMP3MF_Pos       (18U)
+#define TAMP_MISR_ITAMP3MF_Msk       (0x1UL << TAMP_MISR_ITAMP3MF_Pos)          /*!< 0x00040000 */
+#define TAMP_MISR_ITAMP3MF           TAMP_MISR_ITAMP3MF_Msk
+#define TAMP_MISR_ITAMP4MF_Pos       (19U)
+#define TAMP_MISR_ITAMP4MF_Msk       (0x1UL << TAMP_MISR_ITAMP4MF_Pos)          /*!< 0x00080000 */
+#define TAMP_MISR_ITAMP4MF           TAMP_MISR_ITAMP4MF_Msk
+#define TAMP_MISR_ITAMP5MF_Pos       (20U)
+#define TAMP_MISR_ITAMP5MF_Msk       (0x1UL << TAMP_MISR_ITAMP5MF_Pos)          /*!< 0x00100000 */
+#define TAMP_MISR_ITAMP5MF           TAMP_MISR_ITAMP5MF_Msk
+#define TAMP_MISR_ITAMP6MF_Pos       (21U)
+#define TAMP_MISR_ITAMP6MF_Msk       (0x1UL << TAMP_MISR_ITAMP6MF_Pos)          /*!< 0x00200000 */
+#define TAMP_MISR_ITAMP6MF           TAMP_MISR_ITAMP6MF_Msk
+
+/********************  Bits definition for TAMP_SCR register  *****************/
+#define TAMP_SCR_CTAMP1F_Pos         (0U)
+#define TAMP_SCR_CTAMP1F_Msk         (0x1UL << TAMP_SCR_CTAMP1F_Pos)            /*!< 0x00000001 */
+#define TAMP_SCR_CTAMP1F             TAMP_SCR_CTAMP1F_Msk
+#define TAMP_SCR_CTAMP2F_Pos         (1U)
+#define TAMP_SCR_CTAMP2F_Msk         (0x1UL << TAMP_SCR_CTAMP2F_Pos)            /*!< 0x00000002 */
+#define TAMP_SCR_CTAMP2F             TAMP_SCR_CTAMP2F_Msk
+#define TAMP_SCR_CITAMP3F_Pos        (18U)
+#define TAMP_SCR_CITAMP3F_Msk        (0x1UL << TAMP_SCR_CITAMP3F_Pos)           /*!< 0x00040000 */
+#define TAMP_SCR_CITAMP3F            TAMP_SCR_CITAMP3F_Msk
+#define TAMP_SCR_CITAMP4F_Pos        (19U)
+#define TAMP_SCR_CITAMP4F_Msk        (0x1UL << TAMP_SCR_CITAMP4F_Pos)           /*!< 0x00080000 */
+#define TAMP_SCR_CITAMP4F            TAMP_SCR_CITAMP4F_Msk
+#define TAMP_SCR_CITAMP5F_Pos        (20U)
+#define TAMP_SCR_CITAMP5F_Msk        (0x1UL << TAMP_SCR_CITAMP5F_Pos)           /*!< 0x00100000 */
+#define TAMP_SCR_CITAMP5F            TAMP_SCR_CITAMP5F_Msk
+#define TAMP_SCR_CITAMP6F_Pos        (21U)
+#define TAMP_SCR_CITAMP6F_Msk        (0x1UL << TAMP_SCR_CITAMP6F_Pos)           /*!< 0x00200000 */
+#define TAMP_SCR_CITAMP6F            TAMP_SCR_CITAMP6F_Msk
+
+/********************  Bits definition for TAMP_BKP0R register  ***************/
+#define TAMP_BKP0R_Pos               (0U)
+#define TAMP_BKP0R_Msk               (0xFFFFFFFFUL << TAMP_BKP0R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP0R                   TAMP_BKP0R_Msk
+
+/********************  Bits definition for TAMP_BKP1R register  ***************/
+#define TAMP_BKP1R_Pos               (0U)
+#define TAMP_BKP1R_Msk               (0xFFFFFFFFUL << TAMP_BKP1R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP1R                   TAMP_BKP1R_Msk
+
+/********************  Bits definition for TAMP_BKP2R register  ***************/
+#define TAMP_BKP2R_Pos               (0U)
+#define TAMP_BKP2R_Msk               (0xFFFFFFFFUL << TAMP_BKP2R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP2R                   TAMP_BKP2R_Msk
+
+/********************  Bits definition for TAMP_BKP3R register  ***************/
+#define TAMP_BKP3R_Pos               (0U)
+#define TAMP_BKP3R_Msk               (0xFFFFFFFFUL << TAMP_BKP3R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP3R                   TAMP_BKP3R_Msk
+
+/********************  Bits definition for TAMP_BKP4R register  ***************/
+#define TAMP_BKP4R_Pos               (0U)
+#define TAMP_BKP4R_Msk               (0xFFFFFFFFUL << TAMP_BKP4R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP4R                   TAMP_BKP4R_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Serial Peripheral Interface (SPI)                   */
+/*                                                                            */
+/******************************************************************************/
+/*
+ * @brief Specific device feature definitions (not present on all devices in the STM32G0 series)
+ */
+#define SPI_I2S_SUPPORT                       /*!< I2S support */
+
+/*******************  Bit definition for SPI_CR1 register  ********************/
+#define SPI_CR1_CPHA_Pos            (0U)
+#define SPI_CR1_CPHA_Msk            (0x1UL << SPI_CR1_CPHA_Pos)                /*!< 0x00000001 */
+#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           /*!<Clock Phase      */
+#define SPI_CR1_CPOL_Pos            (1U)
+#define SPI_CR1_CPOL_Msk            (0x1UL << SPI_CR1_CPOL_Pos)                /*!< 0x00000002 */
+#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           /*!<Clock Polarity   */
+#define SPI_CR1_MSTR_Pos            (2U)
+#define SPI_CR1_MSTR_Msk            (0x1UL << SPI_CR1_MSTR_Pos)                /*!< 0x00000004 */
+#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           /*!<Master Selection */
+
+#define SPI_CR1_BR_Pos              (3U)
+#define SPI_CR1_BR_Msk              (0x7UL << SPI_CR1_BR_Pos)                  /*!< 0x00000038 */
+#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             /*!<BR[2:0] bits (Baud Rate Control) */
+#define SPI_CR1_BR_0                (0x1UL << SPI_CR1_BR_Pos)                  /*!< 0x00000008 */
+#define SPI_CR1_BR_1                (0x2UL << SPI_CR1_BR_Pos)                  /*!< 0x00000010 */
+#define SPI_CR1_BR_2                (0x4UL << SPI_CR1_BR_Pos)                  /*!< 0x00000020 */
+
+#define SPI_CR1_SPE_Pos             (6U)
+#define SPI_CR1_SPE_Msk             (0x1UL << SPI_CR1_SPE_Pos)                 /*!< 0x00000040 */
+#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            /*!<SPI Enable                          */
+#define SPI_CR1_LSBFIRST_Pos        (7U)
+#define SPI_CR1_LSBFIRST_Msk        (0x1UL << SPI_CR1_LSBFIRST_Pos)            /*!< 0x00000080 */
+#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       /*!<Frame Format                        */
+#define SPI_CR1_SSI_Pos             (8U)
+#define SPI_CR1_SSI_Msk             (0x1UL << SPI_CR1_SSI_Pos)                 /*!< 0x00000100 */
+#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            /*!<Internal slave select               */
+#define SPI_CR1_SSM_Pos             (9U)
+#define SPI_CR1_SSM_Msk             (0x1UL << SPI_CR1_SSM_Pos)                 /*!< 0x00000200 */
+#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            /*!<Software slave management           */
+#define SPI_CR1_RXONLY_Pos          (10U)
+#define SPI_CR1_RXONLY_Msk          (0x1UL << SPI_CR1_RXONLY_Pos)              /*!< 0x00000400 */
+#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         /*!<Receive only                        */
+#define SPI_CR1_CRCL_Pos            (11U)
+#define SPI_CR1_CRCL_Msk            (0x1UL << SPI_CR1_CRCL_Pos)                /*!< 0x00000800 */
+#define SPI_CR1_CRCL                SPI_CR1_CRCL_Msk                           /*!< CRC Length */
+#define SPI_CR1_CRCNEXT_Pos         (12U)
+#define SPI_CR1_CRCNEXT_Msk         (0x1UL << SPI_CR1_CRCNEXT_Pos)             /*!< 0x00001000 */
+#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        /*!<Transmit CRC next                   */
+#define SPI_CR1_CRCEN_Pos           (13U)
+#define SPI_CR1_CRCEN_Msk           (0x1UL << SPI_CR1_CRCEN_Pos)               /*!< 0x00002000 */
+#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          /*!<Hardware CRC calculation enable     */
+#define SPI_CR1_BIDIOE_Pos          (14U)
+#define SPI_CR1_BIDIOE_Msk          (0x1UL << SPI_CR1_BIDIOE_Pos)              /*!< 0x00004000 */
+#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         /*!<Output enable in bidirectional mode */
+#define SPI_CR1_BIDIMODE_Pos        (15U)
+#define SPI_CR1_BIDIMODE_Msk        (0x1UL << SPI_CR1_BIDIMODE_Pos)            /*!< 0x00008000 */
+#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       /*!<Bidirectional data mode enable      */
+
+/*******************  Bit definition for SPI_CR2 register  ********************/
+#define SPI_CR2_RXDMAEN_Pos         (0U)
+#define SPI_CR2_RXDMAEN_Msk         (0x1UL << SPI_CR2_RXDMAEN_Pos)             /*!< 0x00000001 */
+#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        /*!< Rx Buffer DMA Enable */
+#define SPI_CR2_TXDMAEN_Pos         (1U)
+#define SPI_CR2_TXDMAEN_Msk         (0x1UL << SPI_CR2_TXDMAEN_Pos)             /*!< 0x00000002 */
+#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        /*!< Tx Buffer DMA Enable */
+#define SPI_CR2_SSOE_Pos            (2U)
+#define SPI_CR2_SSOE_Msk            (0x1UL << SPI_CR2_SSOE_Pos)                /*!< 0x00000004 */
+#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           /*!< SS Output Enable */
+#define SPI_CR2_NSSP_Pos            (3U)
+#define SPI_CR2_NSSP_Msk            (0x1UL << SPI_CR2_NSSP_Pos)                /*!< 0x00000008 */
+#define SPI_CR2_NSSP                SPI_CR2_NSSP_Msk                           /*!< NSS pulse management Enable */
+#define SPI_CR2_FRF_Pos             (4U)
+#define SPI_CR2_FRF_Msk             (0x1UL << SPI_CR2_FRF_Pos)                 /*!< 0x00000010 */
+#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            /*!< Frame Format Enable */
+#define SPI_CR2_ERRIE_Pos           (5U)
+#define SPI_CR2_ERRIE_Msk           (0x1UL << SPI_CR2_ERRIE_Pos)               /*!< 0x00000020 */
+#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          /*!< Error Interrupt Enable */
+#define SPI_CR2_RXNEIE_Pos          (6U)
+#define SPI_CR2_RXNEIE_Msk          (0x1UL << SPI_CR2_RXNEIE_Pos)              /*!< 0x00000040 */
+#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         /*!< RX buffer Not Empty Interrupt Enable */
+#define SPI_CR2_TXEIE_Pos           (7U)
+#define SPI_CR2_TXEIE_Msk           (0x1UL << SPI_CR2_TXEIE_Pos)               /*!< 0x00000080 */
+#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          /*!< Tx buffer Empty Interrupt Enable */
+#define SPI_CR2_DS_Pos              (8U)
+#define SPI_CR2_DS_Msk              (0xFUL << SPI_CR2_DS_Pos)                  /*!< 0x00000F00 */
+#define SPI_CR2_DS                  SPI_CR2_DS_Msk                             /*!< DS[3:0] Data Size */
+#define SPI_CR2_DS_0                (0x1UL << SPI_CR2_DS_Pos)                  /*!< 0x00000100 */
+#define SPI_CR2_DS_1                (0x2UL << SPI_CR2_DS_Pos)                  /*!< 0x00000200 */
+#define SPI_CR2_DS_2                (0x4UL << SPI_CR2_DS_Pos)                  /*!< 0x00000400 */
+#define SPI_CR2_DS_3                (0x8UL << SPI_CR2_DS_Pos)                  /*!< 0x00000800 */
+#define SPI_CR2_FRXTH_Pos           (12U)
+#define SPI_CR2_FRXTH_Msk           (0x1UL << SPI_CR2_FRXTH_Pos)               /*!< 0x00001000 */
+#define SPI_CR2_FRXTH               SPI_CR2_FRXTH_Msk                          /*!< FIFO reception Threshold */
+#define SPI_CR2_LDMARX_Pos          (13U)
+#define SPI_CR2_LDMARX_Msk          (0x1UL << SPI_CR2_LDMARX_Pos)              /*!< 0x00002000 */
+#define SPI_CR2_LDMARX              SPI_CR2_LDMARX_Msk                         /*!< Last DMA transfer for reception */
+#define SPI_CR2_LDMATX_Pos          (14U)
+#define SPI_CR2_LDMATX_Msk          (0x1UL << SPI_CR2_LDMATX_Pos)              /*!< 0x00004000 */
+#define SPI_CR2_LDMATX              SPI_CR2_LDMATX_Msk                         /*!< Last DMA transfer for transmission */
+
+/********************  Bit definition for SPI_SR register  ********************/
+#define SPI_SR_RXNE_Pos             (0U)
+#define SPI_SR_RXNE_Msk             (0x1UL << SPI_SR_RXNE_Pos)                 /*!< 0x00000001 */
+#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            /*!< Receive buffer Not Empty */
+#define SPI_SR_TXE_Pos              (1U)
+#define SPI_SR_TXE_Msk              (0x1UL << SPI_SR_TXE_Pos)                  /*!< 0x00000002 */
+#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             /*!< Transmit buffer Empty */
+#define SPI_SR_CHSIDE_Pos           (2U)
+#define SPI_SR_CHSIDE_Msk           (0x1UL << SPI_SR_CHSIDE_Pos)               /*!< 0x00000004 */
+#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          /*!< Channel side */
+#define SPI_SR_UDR_Pos              (3U)
+#define SPI_SR_UDR_Msk              (0x1UL << SPI_SR_UDR_Pos)                  /*!< 0x00000008 */
+#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             /*!< Underrun flag */
+#define SPI_SR_CRCERR_Pos           (4U)
+#define SPI_SR_CRCERR_Msk           (0x1UL << SPI_SR_CRCERR_Pos)               /*!< 0x00000010 */
+#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          /*!< CRC Error flag */
+#define SPI_SR_MODF_Pos             (5U)
+#define SPI_SR_MODF_Msk             (0x1UL << SPI_SR_MODF_Pos)                 /*!< 0x00000020 */
+#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            /*!< Mode fault */
+#define SPI_SR_OVR_Pos              (6U)
+#define SPI_SR_OVR_Msk              (0x1UL << SPI_SR_OVR_Pos)                  /*!< 0x00000040 */
+#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             /*!< Overrun flag */
+#define SPI_SR_BSY_Pos              (7U)
+#define SPI_SR_BSY_Msk              (0x1UL << SPI_SR_BSY_Pos)                  /*!< 0x00000080 */
+#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             /*!< Busy flag */
+#define SPI_SR_FRE_Pos              (8U)
+#define SPI_SR_FRE_Msk              (0x1UL << SPI_SR_FRE_Pos)                  /*!< 0x00000100 */
+#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             /*!< TI frame format error */
+#define SPI_SR_FRLVL_Pos            (9U)
+#define SPI_SR_FRLVL_Msk            (0x3UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000600 */
+#define SPI_SR_FRLVL                SPI_SR_FRLVL_Msk                           /*!< FIFO Reception Level */
+#define SPI_SR_FRLVL_0              (0x1UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000200 */
+#define SPI_SR_FRLVL_1              (0x2UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000400 */
+#define SPI_SR_FTLVL_Pos            (11U)
+#define SPI_SR_FTLVL_Msk            (0x3UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001800 */
+#define SPI_SR_FTLVL                SPI_SR_FTLVL_Msk                           /*!< FIFO Transmission Level */
+#define SPI_SR_FTLVL_0              (0x1UL << SPI_SR_FTLVL_Pos)                /*!< 0x00000800 */
+#define SPI_SR_FTLVL_1              (0x2UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001000 */
+
+/********************  Bit definition for SPI_DR register  ********************/
+#define SPI_DR_DR_Pos               (0U)
+#define SPI_DR_DR_Msk               (0xFFFFUL << SPI_DR_DR_Pos)                /*!< 0x0000FFFF */
+#define SPI_DR_DR                   SPI_DR_DR_Msk                              /*!<Data Register           */
+
+/*******************  Bit definition for SPI_CRCPR register  ******************/
+#define SPI_CRCPR_CRCPOLY_Pos       (0U)
+#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)        /*!< 0x0000FFFF */
+#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      /*!<CRC polynomial register */
+
+/******************  Bit definition for SPI_RXCRCR register  ******************/
+#define SPI_RXCRCR_RXCRC_Pos        (0U)
+#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       /*!<Rx CRC Register         */
+
+/******************  Bit definition for SPI_TXCRCR register  ******************/
+#define SPI_TXCRCR_TXCRC_Pos        (0U)
+#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       /*!<Tx CRC Register         */
+
+/******************  Bit definition for SPI_I2SCFGR register  *****************/
+#define SPI_I2SCFGR_CHLEN_Pos       (0U)
+#define SPI_I2SCFGR_CHLEN_Msk       (0x1UL << SPI_I2SCFGR_CHLEN_Pos)           /*!< 0x00000001 */
+#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      /*!<Channel length (number of bits per audio channel) */
+#define SPI_I2SCFGR_DATLEN_Pos      (1U)
+#define SPI_I2SCFGR_DATLEN_Msk      (0x3UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000006 */
+#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     /*!<DATLEN[1:0] bits (Data length to be transferred) */
+#define SPI_I2SCFGR_DATLEN_0        (0x1UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000002 */
+#define SPI_I2SCFGR_DATLEN_1        (0x2UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000004 */
+#define SPI_I2SCFGR_CKPOL_Pos       (3U)
+#define SPI_I2SCFGR_CKPOL_Msk       (0x1UL << SPI_I2SCFGR_CKPOL_Pos)           /*!< 0x00000008 */
+#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      /*!<steady state clock polarity */
+#define SPI_I2SCFGR_I2SSTD_Pos      (4U)
+#define SPI_I2SCFGR_I2SSTD_Msk      (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000030 */
+#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     /*!<I2SSTD[1:0] bits (I2S standard selection) */
+#define SPI_I2SCFGR_I2SSTD_0        (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000010 */
+#define SPI_I2SCFGR_I2SSTD_1        (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000020 */
+#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)
+#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)         /*!< 0x00000080 */
+#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    /*!<PCM frame synchronization */
+#define SPI_I2SCFGR_I2SCFG_Pos      (8U)
+#define SPI_I2SCFGR_I2SCFG_Msk      (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000300 */
+#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     /*!<I2SCFG[1:0] bits (I2S configuration mode) */
+#define SPI_I2SCFGR_I2SCFG_0        (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000100 */
+#define SPI_I2SCFGR_I2SCFG_1        (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000200 */
+#define SPI_I2SCFGR_I2SE_Pos        (10U)
+#define SPI_I2SCFGR_I2SE_Msk        (0x1UL << SPI_I2SCFGR_I2SE_Pos)            /*!< 0x00000400 */
+#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       /*!<I2S Enable */
+#define SPI_I2SCFGR_I2SMOD_Pos      (11U)
+#define SPI_I2SCFGR_I2SMOD_Msk      (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)          /*!< 0x00000800 */
+#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     /*!<I2S mode selection */
+#define SPI_I2SCFGR_ASTRTEN_Pos     (12U)
+#define SPI_I2SCFGR_ASTRTEN_Msk     (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)         /*!< 0x00001000 */
+#define SPI_I2SCFGR_ASTRTEN         SPI_I2SCFGR_ASTRTEN_Msk                    /*!<Asynchronous start enable */
+
+/******************  Bit definition for SPI_I2SPR register  *******************/
+#define SPI_I2SPR_I2SDIV_Pos        (0U)
+#define SPI_I2SPR_I2SDIV_Msk        (0xFFUL << SPI_I2SPR_I2SDIV_Pos)           /*!< 0x000000FF */
+#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       /*!<I2S Linear prescaler */
+#define SPI_I2SPR_ODD_Pos           (8U)
+#define SPI_I2SPR_ODD_Msk           (0x1UL << SPI_I2SPR_ODD_Pos)               /*!< 0x00000100 */
+#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          /*!<Odd factor for the prescaler */
+#define SPI_I2SPR_MCKOE_Pos         (9U)
+#define SPI_I2SPR_MCKOE_Msk         (0x1UL << SPI_I2SPR_MCKOE_Pos)             /*!< 0x00000200 */
+#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        /*!<Master Clock Output Enable */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 SYSCFG                                     */
+/*                                                                            */
+/******************************************************************************/
+#define SYSCFG_CDEN_SUPPORT
+/*****************  Bit definition for SYSCFG_CFGR1 register  ****************/
+#define SYSCFG_CFGR1_MEM_MODE_Pos             (0U)
+#define SYSCFG_CFGR1_MEM_MODE_Msk             (0x3UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000003 */
+#define SYSCFG_CFGR1_MEM_MODE                 SYSCFG_CFGR1_MEM_MODE_Msk            /*!< SYSCFG_Memory Remap Config */
+#define SYSCFG_CFGR1_MEM_MODE_0               (0x1UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000001 */
+#define SYSCFG_CFGR1_MEM_MODE_1               (0x2UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000002 */
+#define SYSCFG_CFGR1_PA11_RMP_Pos             (3U)
+#define SYSCFG_CFGR1_PA11_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA11_RMP_Pos) /*!< 0x00000008 */
+#define SYSCFG_CFGR1_PA11_RMP                 SYSCFG_CFGR1_PA11_RMP_Msk            /*!< PA11 Remap */
+#define SYSCFG_CFGR1_PA12_RMP_Pos             (4U)
+#define SYSCFG_CFGR1_PA12_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA12_RMP_Pos) /*!< 0x00000010 */
+#define SYSCFG_CFGR1_PA12_RMP                 SYSCFG_CFGR1_PA12_RMP_Msk            /*!< PA12 Remap */
+#define SYSCFG_CFGR1_IR_POL_Pos               (5U)
+#define SYSCFG_CFGR1_IR_POL_Msk               (0x1UL << SYSCFG_CFGR1_IR_POL_Pos) /*!< 0x00000020 */
+#define SYSCFG_CFGR1_IR_POL                   SYSCFG_CFGR1_IR_POL_Msk            /*!< IROut Polarity Selection */
+#define SYSCFG_CFGR1_IR_MOD_Pos               (6U)
+#define SYSCFG_CFGR1_IR_MOD_Msk               (0x3UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x000000C0 */
+#define SYSCFG_CFGR1_IR_MOD                   SYSCFG_CFGR1_IR_MOD_Msk            /*!< IRDA Modulation Envelope signal source selection */
+#define SYSCFG_CFGR1_IR_MOD_0                 (0x1UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000040 */
+#define SYSCFG_CFGR1_IR_MOD_1                 (0x2UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000080 */
+#define SYSCFG_CFGR1_BOOSTEN_Pos              (8U)
+#define SYSCFG_CFGR1_BOOSTEN_Msk              (0x1UL << SYSCFG_CFGR1_BOOSTEN_Pos) /*!< 0x00000100 */
+#define SYSCFG_CFGR1_BOOSTEN                  SYSCFG_CFGR1_BOOSTEN_Msk            /*!< I/O analog switch voltage booster enable */
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Pos          (16U)
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB6_FMP_Pos)  /*!< 0x00010000 */
+#define SYSCFG_CFGR1_I2C_PB6_FMP              SYSCFG_CFGR1_I2C_PB6_FMP_Msk             /*!< I2C PB6 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Pos          (17U)
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB7_FMP_Pos)  /*!< 0x00020000 */
+#define SYSCFG_CFGR1_I2C_PB7_FMP              SYSCFG_CFGR1_I2C_PB7_FMP_Msk             /*!< I2C PB7 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Pos          (18U)
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB8_FMP_Pos)  /*!< 0x00040000 */
+#define SYSCFG_CFGR1_I2C_PB8_FMP              SYSCFG_CFGR1_I2C_PB8_FMP_Msk             /*!< I2C PB8 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Pos          (19U)
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB9_FMP_Pos)  /*!< 0x00080000 */
+#define SYSCFG_CFGR1_I2C_PB9_FMP              SYSCFG_CFGR1_I2C_PB9_FMP_Msk             /*!< I2C PB9 Fast mode plus */
+#define SYSCFG_CFGR1_I2C1_FMP_Pos             (20U)
+#define SYSCFG_CFGR1_I2C1_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C1_FMP_Pos)     /*!< 0x00100000 */
+#define SYSCFG_CFGR1_I2C1_FMP                 SYSCFG_CFGR1_I2C1_FMP_Msk                /*!< Enable Fast Mode Plus on PB10, PB11, PF6 and PF7  */
+#define SYSCFG_CFGR1_I2C2_FMP_Pos             (21U)
+#define SYSCFG_CFGR1_I2C2_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C2_FMP_Pos)     /*!< 0x00200000 */
+#define SYSCFG_CFGR1_I2C2_FMP                 SYSCFG_CFGR1_I2C2_FMP_Msk                /*!< Enable I2C2 Fast mode plus  */
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Pos          (22U)
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PA9_FMP_Pos)  /*!< 0x00400000 */
+#define SYSCFG_CFGR1_I2C_PA9_FMP              SYSCFG_CFGR1_I2C_PA9_FMP_Msk             /*!< Enable Fast Mode Plus on PA9  */
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Pos         (23U)
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Msk         (0x1UL << SYSCFG_CFGR1_I2C_PA10_FMP_Pos) /*!< 0x00800000 */
+#define SYSCFG_CFGR1_I2C_PA10_FMP             SYSCFG_CFGR1_I2C_PA10_FMP_Msk            /*!< Enable Fast Mode Plus on PA10 */
+
+/******************  Bit definition for SYSCFG_CFGR2 register  ****************/
+#define SYSCFG_CFGR2_CLL_Pos                  (0U)
+#define SYSCFG_CFGR2_CLL_Msk                  (0x1UL << SYSCFG_CFGR2_CLL_Pos)   /*!< 0x00000001 */
+#define SYSCFG_CFGR2_CLL                      SYSCFG_CFGR2_CLL_Msk              /*!< Enables and locks the LOCKUP (Hardfault) output of CortexM0 with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_SPL_Pos                  (1U)
+#define SYSCFG_CFGR2_SPL_Msk                  (0x1UL << SYSCFG_CFGR2_SPL_Pos)   /*!< 0x00000002 */
+#define SYSCFG_CFGR2_SPL                      SYSCFG_CFGR2_SPL_Msk              /*!< Enables and locks the SRAM_PARITY error signal with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_PVDL_Pos                 (2U)
+#define SYSCFG_CFGR2_PVDL_Msk                 (0x1UL << SYSCFG_CFGR2_PVDL_Pos)  /*!< 0x00000004 */
+#define SYSCFG_CFGR2_PVDL                     SYSCFG_CFGR2_PVDL_Msk             /*!< Enables and locks the PVD connection with Timer1 Break Input and also the PVD_EN and PVDSEL[2:0] bits of the Power Control Interface */
+#define SYSCFG_CFGR2_ECCL_Pos                 (3U)
+#define SYSCFG_CFGR2_ECCL_Msk                 (0x1UL << SYSCFG_CFGR2_ECCL_Pos)  /*!< 0x00000008 */
+#define SYSCFG_CFGR2_ECCL                     SYSCFG_CFGR2_ECCL_Msk             /*!< ECCL */
+#define SYSCFG_CFGR2_SPF_Pos                  (8U)
+#define SYSCFG_CFGR2_SPF_Msk                  (0x1UL << SYSCFG_CFGR2_SPF_Pos)   /*!< 0x00000100 */
+#define SYSCFG_CFGR2_SPF                      SYSCFG_CFGR2_SPF_Msk              /*!< SRAM Parity error flag */
+#define SYSCFG_CFGR2_SRAM_PE                  SYSCFG_CFGR2_SPF                  /*!< SRAM Parity error flag (define maintained for legacy purpose) */
+
+#define SYSCFG_CFGR2_PA1_CDEN_Pos             (16U)
+#define SYSCFG_CFGR2_PA1_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA1_CDEN_Pos)   /* 0x00010000 */
+#define SYSCFG_CFGR2_PA1_CDEN                 SYSCFG_CFGR2_PA1_CDEN_Msk              /*!< PA[1] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA3_CDEN_Pos             (17U)
+#define SYSCFG_CFGR2_PA3_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA3_CDEN_Pos)   /* 0x00020000 */
+#define SYSCFG_CFGR2_PA3_CDEN                 SYSCFG_CFGR2_PA3_CDEN_Msk              /*!< PA[3] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA5_CDEN_Pos             (18U)
+#define SYSCFG_CFGR2_PA5_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA5_CDEN_Pos)   /* 0x00040000 */
+#define SYSCFG_CFGR2_PA5_CDEN                 SYSCFG_CFGR2_PA5_CDEN_Msk              /*!< PA[5] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA6_CDEN_Pos             (19U)
+#define SYSCFG_CFGR2_PA6_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA6_CDEN_Pos)   /* 0x00080000 */
+#define SYSCFG_CFGR2_PA6_CDEN                 SYSCFG_CFGR2_PA6_CDEN_Msk              /*!< PA[6] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA13_CDEN_Pos            (20U)
+#define SYSCFG_CFGR2_PA13_CDEN_Msk            (0x1UL << SYSCFG_CFGR2_PA13_CDEN_Pos)  /* 0x00100000 */
+#define SYSCFG_CFGR2_PA13_CDEN                 SYSCFG_CFGR2_PA13_CDEN_Msk            /*!< PA[13] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB0_CDEN_Pos             (21U)
+#define SYSCFG_CFGR2_PB0_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB0_CDEN_Pos)   /* 0x00200000 */
+#define SYSCFG_CFGR2_PB0_CDEN                 SYSCFG_CFGR2_PB0_CDEN_Msk              /*!< PB[0] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB1_CDEN_Pos             (22U)
+#define SYSCFG_CFGR2_PB1_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB1_CDEN_Pos)   /* 0x00400000 */
+#define SYSCFG_CFGR2_PB1_CDEN                 SYSCFG_CFGR2_PB1_CDEN_Msk              /*!< PB[1] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB2_CDEN_Pos             (23U)
+#define SYSCFG_CFGR2_PB2_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB2_CDEN_Pos)   /* 0x00800000 */
+#define SYSCFG_CFGR2_PB2_CDEN                 SYSCFG_CFGR2_PB2_CDEN_Msk              /*!< PB[2] Clamping Diode Enable */
+/*****************  Bit definition for SYSCFG_ITLINEx ISR Wrapper register  ****************/
+#define SYSCFG_ITLINE0_SR_EWDG_Pos            (0U)
+#define SYSCFG_ITLINE0_SR_EWDG_Msk            (0x1UL << SYSCFG_ITLINE0_SR_EWDG_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE0_SR_EWDG                SYSCFG_ITLINE0_SR_EWDG_Msk       /*!< EWDG interrupt */
+#define SYSCFG_ITLINE1_SR_PVDOUT_Pos          (0U)
+#define SYSCFG_ITLINE1_SR_PVDOUT_Msk          (0x1UL << SYSCFG_ITLINE1_SR_PVDOUT_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE1_SR_PVDOUT              SYSCFG_ITLINE1_SR_PVDOUT_Msk     /*!< Power voltage detection -> exti[16] Interrupt */
+#define SYSCFG_ITLINE2_SR_TAMPER_Pos          (0U)
+#define SYSCFG_ITLINE2_SR_TAMPER_Msk          (0x1UL << SYSCFG_ITLINE2_SR_TAMPER_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE2_SR_TAMPER              SYSCFG_ITLINE2_SR_TAMPER_Msk     /*!< TAMPER -> exti[21] interrupt */
+#define SYSCFG_ITLINE2_SR_RTC_Pos             (1U)
+#define SYSCFG_ITLINE2_SR_RTC_Msk             (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE2_SR_RTC                 SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos       (0U)
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC           SYSCFG_ITLINE3_SR_FLASH_ECC_Msk  /*!< Flash ITF ECC interrupt */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos       (1U)
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF           SYSCFG_ITLINE3_SR_FLASH_ITF_Msk  /*!< FLASH ITF interrupt */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos        (0U)
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk        (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL            SYSCFG_ITLINE4_SR_CLK_CTRL_Msk   /*!< RCC interrupt */
+#define SYSCFG_ITLINE5_SR_EXTI0_Pos           (0U)
+#define SYSCFG_ITLINE5_SR_EXTI0_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE5_SR_EXTI0               SYSCFG_ITLINE5_SR_EXTI0_Msk      /*!< External Interrupt 0 */
+#define SYSCFG_ITLINE5_SR_EXTI1_Pos           (1U)
+#define SYSCFG_ITLINE5_SR_EXTI1_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE5_SR_EXTI1               SYSCFG_ITLINE5_SR_EXTI1_Msk      /*!< External Interrupt 1 */
+#define SYSCFG_ITLINE6_SR_EXTI2_Pos           (0U)
+#define SYSCFG_ITLINE6_SR_EXTI2_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE6_SR_EXTI2               SYSCFG_ITLINE6_SR_EXTI2_Msk      /*!< External Interrupt 2 */
+#define SYSCFG_ITLINE6_SR_EXTI3_Pos           (1U)
+#define SYSCFG_ITLINE6_SR_EXTI3_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE6_SR_EXTI3               SYSCFG_ITLINE6_SR_EXTI3_Msk      /*!< External Interrupt 3 */
+#define SYSCFG_ITLINE7_SR_EXTI4_Pos           (0U)
+#define SYSCFG_ITLINE7_SR_EXTI4_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE7_SR_EXTI4               SYSCFG_ITLINE7_SR_EXTI4_Msk      /*!< External Interrupt 4 */
+#define SYSCFG_ITLINE7_SR_EXTI5_Pos           (1U)
+#define SYSCFG_ITLINE7_SR_EXTI5_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE7_SR_EXTI5               SYSCFG_ITLINE7_SR_EXTI5_Msk      /*!< External Interrupt 5 */
+#define SYSCFG_ITLINE7_SR_EXTI6_Pos           (2U)
+#define SYSCFG_ITLINE7_SR_EXTI6_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE7_SR_EXTI6               SYSCFG_ITLINE7_SR_EXTI6_Msk      /*!< External Interrupt 6 */
+#define SYSCFG_ITLINE7_SR_EXTI7_Pos           (3U)
+#define SYSCFG_ITLINE7_SR_EXTI7_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE7_SR_EXTI7               SYSCFG_ITLINE7_SR_EXTI7_Msk      /*!< External Interrupt 7 */
+#define SYSCFG_ITLINE7_SR_EXTI8_Pos           (4U)
+#define SYSCFG_ITLINE7_SR_EXTI8_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE7_SR_EXTI8               SYSCFG_ITLINE7_SR_EXTI8_Msk      /*!< External Interrupt 8 */
+#define SYSCFG_ITLINE7_SR_EXTI9_Pos           (5U)
+#define SYSCFG_ITLINE7_SR_EXTI9_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */
+#define SYSCFG_ITLINE7_SR_EXTI9               SYSCFG_ITLINE7_SR_EXTI9_Msk      /*!< External Interrupt 9 */
+#define SYSCFG_ITLINE7_SR_EXTI10_Pos          (6U)
+#define SYSCFG_ITLINE7_SR_EXTI10_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */
+#define SYSCFG_ITLINE7_SR_EXTI10              SYSCFG_ITLINE7_SR_EXTI10_Msk     /*!< External Interrupt 10 */
+#define SYSCFG_ITLINE7_SR_EXTI11_Pos          (7U)
+#define SYSCFG_ITLINE7_SR_EXTI11_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */
+#define SYSCFG_ITLINE7_SR_EXTI11              SYSCFG_ITLINE7_SR_EXTI11_Msk     /*!< External Interrupt 11 */
+#define SYSCFG_ITLINE7_SR_EXTI12_Pos          (8U)
+#define SYSCFG_ITLINE7_SR_EXTI12_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */
+#define SYSCFG_ITLINE7_SR_EXTI12              SYSCFG_ITLINE7_SR_EXTI12_Msk     /*!< External Interrupt 12 */
+#define SYSCFG_ITLINE7_SR_EXTI13_Pos          (9U)
+#define SYSCFG_ITLINE7_SR_EXTI13_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */
+#define SYSCFG_ITLINE7_SR_EXTI13              SYSCFG_ITLINE7_SR_EXTI13_Msk     /*!< External Interrupt 13 */
+#define SYSCFG_ITLINE7_SR_EXTI14_Pos          (10U)
+#define SYSCFG_ITLINE7_SR_EXTI14_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */
+#define SYSCFG_ITLINE7_SR_EXTI14              SYSCFG_ITLINE7_SR_EXTI14_Msk     /*!< External Interrupt 14 */
+#define SYSCFG_ITLINE7_SR_EXTI15_Pos          (11U)
+#define SYSCFG_ITLINE7_SR_EXTI15_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */
+#define SYSCFG_ITLINE7_SR_EXTI15              SYSCFG_ITLINE7_SR_EXTI15_Msk     /*!< External Interrupt 15 */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos        (0U)
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk        (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1            SYSCFG_ITLINE9_SR_DMA1_CH1_Msk   /*!< DMA1 Channel 1 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos       (0U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2           SYSCFG_ITLINE10_SR_DMA1_CH2_Msk  /*!< DMA1 Channel 2 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos       (1U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3           SYSCFG_ITLINE10_SR_DMA1_CH3_Msk  /*!< DMA2 Channel 3 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos        (0U)
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk        (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE11_SR_DMAMUX1            SYSCFG_ITLINE11_SR_DMAMUX1_Msk    /*!< DMAMUX Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos       (1U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4           SYSCFG_ITLINE11_SR_DMA1_CH4_Msk  /*!< DMA1 Channel 4 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos       (2U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5           SYSCFG_ITLINE11_SR_DMA1_CH5_Msk  /*!< DMA1 Channel 5 Interrupt */
+#define SYSCFG_ITLINE12_SR_ADC_Pos            (0U)
+#define SYSCFG_ITLINE12_SR_ADC_Msk            (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE12_SR_ADC                SYSCFG_ITLINE12_SR_ADC_Msk       /*!< ADC Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos       (0U)
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU           SYSCFG_ITLINE13_SR_TIM1_CCU_Msk  /*!< TIM1 CCU Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos       (1U)
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG           SYSCFG_ITLINE13_SR_TIM1_TRG_Msk  /*!< TIM1 TRG Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos       (2U)
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD           SYSCFG_ITLINE13_SR_TIM1_UPD_Msk  /*!< TIM1 UPD Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos       (3U)
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK           SYSCFG_ITLINE13_SR_TIM1_BRK_Msk  /*!< TIM1 BRK Interrupt */
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos        (0U)
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk        (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE14_SR_TIM1_CC            SYSCFG_ITLINE14_SR_TIM1_CC_Msk   /*!< TIM1 CC Interrupt */
+#define SYSCFG_ITLINE15_SR_TIM2_GLB_Pos       (0U)
+#define SYSCFG_ITLINE15_SR_TIM2_GLB_Msk       (0x1UL << SYSCFG_ITLINE15_SR_TIM2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE15_SR_TIM2_GLB           SYSCFG_ITLINE15_SR_TIM2_GLB_Msk  /*!< TIM2 GLB Interrupt */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos       (0U)
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk       (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB           SYSCFG_ITLINE16_SR_TIM3_GLB_Msk  /*!< TIM3 GLB Interrupt */
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos     (2U)
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk     (0x1UL << SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB         SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk /*!< LPTIM1 -> exti[29] Interrupt */
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos     (1U)
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk     (0x1UL << SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB         SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk /*!< LPTIM2 -> exti[30] Interrupt */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos      (0U)
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk      (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB          SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos      (0U)
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk      (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB          SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos      (0U)
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk      (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB          SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos       (0U)
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk       (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB           SYSCFG_ITLINE23_SR_I2C1_GLB_Msk  /*!< I2C1 GLB Interrupt -> exti[23] */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos       (0U)
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk       (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB           SYSCFG_ITLINE24_SR_I2C2_GLB_Msk  /*!< I2C2 GLB Interrupt  -> exti[22]*/
+#define SYSCFG_ITLINE25_SR_SPI1_Pos           (0U)
+#define SYSCFG_ITLINE25_SR_SPI1_Msk           (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE25_SR_SPI1               SYSCFG_ITLINE25_SR_SPI1_Msk      /*!< SPI1 Interrupt */
+#define SYSCFG_ITLINE26_SR_SPI2_Pos           (0U)
+#define SYSCFG_ITLINE26_SR_SPI2_Msk           (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE26_SR_SPI2               SYSCFG_ITLINE26_SR_SPI2_Msk      /*!< SPI2  Interrupt */
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos     (0U)
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk     (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE27_SR_USART1_GLB         SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos     (0U)
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk     (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE28_SR_USART2_GLB         SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos    (2U)
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk    (0x1UL << SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB        SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk /*!< LPUART1 GLB Interrupt -> exti[28] */
+#define SYSCFG_ITLINE31_SR_RNG_Pos            (0U)
+#define SYSCFG_ITLINE31_SR_RNG_Msk            (0x1UL << SYSCFG_ITLINE31_SR_RNG_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE31_SR_RNG                SYSCFG_ITLINE31_SR_RNG_Msk       /*!< RNG Interrupt */
+#define SYSCFG_ITLINE31_SR_AES_Pos            (1U)
+#define SYSCFG_ITLINE31_SR_AES_Msk            (0x1UL << SYSCFG_ITLINE31_SR_AES_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE31_SR_AES                SYSCFG_ITLINE31_SR_AES_Msk       /*!< AES Interrupt */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    TIM                                     */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for TIM_CR1 register  ********************/
+#define TIM_CR1_CEN_Pos           (0U)
+#define TIM_CR1_CEN_Msk           (0x1UL << TIM_CR1_CEN_Pos)                   /*!< 0x00000001 */
+#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              /*!<Counter enable */
+#define TIM_CR1_UDIS_Pos          (1U)
+#define TIM_CR1_UDIS_Msk          (0x1UL << TIM_CR1_UDIS_Pos)                  /*!< 0x00000002 */
+#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             /*!<Update disable */
+#define TIM_CR1_URS_Pos           (2U)
+#define TIM_CR1_URS_Msk           (0x1UL << TIM_CR1_URS_Pos)                   /*!< 0x00000004 */
+#define TIM_CR1_URS               TIM_CR1_URS_Msk                              /*!<Update request source */
+#define TIM_CR1_OPM_Pos           (3U)
+#define TIM_CR1_OPM_Msk           (0x1UL << TIM_CR1_OPM_Pos)                   /*!< 0x00000008 */
+#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              /*!<One pulse mode */
+#define TIM_CR1_DIR_Pos           (4U)
+#define TIM_CR1_DIR_Msk           (0x1UL << TIM_CR1_DIR_Pos)                   /*!< 0x00000010 */
+#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              /*!<Direction */
+
+#define TIM_CR1_CMS_Pos           (5U)
+#define TIM_CR1_CMS_Msk           (0x3UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000060 */
+#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              /*!<CMS[1:0] bits (Center-aligned mode selection) */
+#define TIM_CR1_CMS_0             (0x1UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR1_CMS_1             (0x2UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR1_ARPE_Pos          (7U)
+#define TIM_CR1_ARPE_Msk          (0x1UL << TIM_CR1_ARPE_Pos)                  /*!< 0x00000080 */
+#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             /*!<Auto-reload preload enable */
+
+#define TIM_CR1_CKD_Pos           (8U)
+#define TIM_CR1_CKD_Msk           (0x3UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000300 */
+#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              /*!<CKD[1:0] bits (clock division) */
+#define TIM_CR1_CKD_0             (0x1UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000100 */
+#define TIM_CR1_CKD_1             (0x2UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000200 */
+
+#define TIM_CR1_UIFREMAP_Pos      (11U)
+#define TIM_CR1_UIFREMAP_Msk      (0x1UL << TIM_CR1_UIFREMAP_Pos)              /*!< 0x00000800 */
+#define TIM_CR1_UIFREMAP          TIM_CR1_UIFREMAP_Msk                         /*!<Update interrupt flag remap */
+
+/*******************  Bit definition for TIM_CR2 register  ********************/
+#define TIM_CR2_CCPC_Pos          (0U)
+#define TIM_CR2_CCPC_Msk          (0x1UL << TIM_CR2_CCPC_Pos)                  /*!< 0x00000001 */
+#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             /*!<Capture/Compare Preloaded Control */
+#define TIM_CR2_CCUS_Pos          (2U)
+#define TIM_CR2_CCUS_Msk          (0x1UL << TIM_CR2_CCUS_Pos)                  /*!< 0x00000004 */
+#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             /*!<Capture/Compare Control Update Selection */
+#define TIM_CR2_CCDS_Pos          (3U)
+#define TIM_CR2_CCDS_Msk          (0x1UL << TIM_CR2_CCDS_Pos)                  /*!< 0x00000008 */
+#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             /*!<Capture/Compare DMA Selection */
+
+#define TIM_CR2_MMS_Pos           (4U)
+#define TIM_CR2_MMS_Msk           (0x7UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000070 */
+#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS_0             (0x1UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000010 */
+#define TIM_CR2_MMS_1             (0x2UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR2_MMS_2             (0x4UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR2_TI1S_Pos          (7U)
+#define TIM_CR2_TI1S_Msk          (0x1UL << TIM_CR2_TI1S_Pos)                  /*!< 0x00000080 */
+#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             /*!<TI1 Selection */
+#define TIM_CR2_OIS1_Pos          (8U)
+#define TIM_CR2_OIS1_Msk          (0x1UL << TIM_CR2_OIS1_Pos)                  /*!< 0x00000100 */
+#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             /*!<Output Idle state 1 (OC1 output) */
+#define TIM_CR2_OIS1N_Pos         (9U)
+#define TIM_CR2_OIS1N_Msk         (0x1UL << TIM_CR2_OIS1N_Pos)                 /*!< 0x00000200 */
+#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            /*!<Output Idle state 1 (OC1N output) */
+#define TIM_CR2_OIS2_Pos          (10U)
+#define TIM_CR2_OIS2_Msk          (0x1UL << TIM_CR2_OIS2_Pos)                  /*!< 0x00000400 */
+#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             /*!<Output Idle state 2 (OC2 output) */
+#define TIM_CR2_OIS2N_Pos         (11U)
+#define TIM_CR2_OIS2N_Msk         (0x1UL << TIM_CR2_OIS2N_Pos)                 /*!< 0x00000800 */
+#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            /*!<Output Idle state 2 (OC2N output) */
+#define TIM_CR2_OIS3_Pos          (12U)
+#define TIM_CR2_OIS3_Msk          (0x1UL << TIM_CR2_OIS3_Pos)                  /*!< 0x00001000 */
+#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             /*!<Output Idle state 3 (OC3 output) */
+#define TIM_CR2_OIS3N_Pos         (13U)
+#define TIM_CR2_OIS3N_Msk         (0x1UL << TIM_CR2_OIS3N_Pos)                 /*!< 0x00002000 */
+#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            /*!<Output Idle state 3 (OC3N output) */
+#define TIM_CR2_OIS4_Pos          (14U)
+#define TIM_CR2_OIS4_Msk          (0x1UL << TIM_CR2_OIS4_Pos)                  /*!< 0x00004000 */
+#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             /*!<Output Idle state 4 (OC4 output) */
+#define TIM_CR2_OIS5_Pos          (16U)
+#define TIM_CR2_OIS5_Msk          (0x1UL << TIM_CR2_OIS5_Pos)                  /*!< 0x00010000 */
+#define TIM_CR2_OIS5              TIM_CR2_OIS5_Msk                             /*!<Output Idle state 5 (OC5 output) */
+#define TIM_CR2_OIS6_Pos          (18U)
+#define TIM_CR2_OIS6_Msk          (0x1UL << TIM_CR2_OIS6_Pos)                  /*!< 0x00040000 */
+#define TIM_CR2_OIS6              TIM_CR2_OIS6_Msk                             /*!<Output Idle state 6 (OC6 output) */
+
+#define TIM_CR2_MMS2_Pos          (20U)
+#define TIM_CR2_MMS2_Msk          (0xFUL << TIM_CR2_MMS2_Pos)                  /*!< 0x00F00000 */
+#define TIM_CR2_MMS2              TIM_CR2_MMS2_Msk                             /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS2_0            (0x1UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00100000 */
+#define TIM_CR2_MMS2_1            (0x2UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00200000 */
+#define TIM_CR2_MMS2_2            (0x4UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00400000 */
+#define TIM_CR2_MMS2_3            (0x8UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00800000 */
+
+/*******************  Bit definition for TIM_SMCR register  *******************/
+#define TIM_SMCR_SMS_Pos          (0U)
+#define TIM_SMCR_SMS_Msk          (0x10007UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010007 */
+#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             /*!<SMS[2:0] bits (Slave mode selection) */
+#define TIM_SMCR_SMS_0            (0x00001UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000001 */
+#define TIM_SMCR_SMS_1            (0x00002UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000002 */
+#define TIM_SMCR_SMS_2            (0x00004UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000004 */
+#define TIM_SMCR_SMS_3            (0x10000UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010000 */
+
+#define TIM_SMCR_OCCS_Pos         (3U)
+#define TIM_SMCR_OCCS_Msk         (0x1UL << TIM_SMCR_OCCS_Pos)                 /*!< 0x00000008 */
+#define TIM_SMCR_OCCS             TIM_SMCR_OCCS_Msk                            /*!< OCREF clear selection */
+
+#define TIM_SMCR_TS_Pos           (4U)
+#define TIM_SMCR_TS_Msk           (0x30007UL << TIM_SMCR_TS_Pos)               /*!< 0x00300070 */
+#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              /*!<TS[2:0] bits (Trigger selection) */
+#define TIM_SMCR_TS_0             (0x00001UL << TIM_SMCR_TS_Pos)               /*!< 0x00000010 */
+#define TIM_SMCR_TS_1             (0x00002UL << TIM_SMCR_TS_Pos)               /*!< 0x00000020 */
+#define TIM_SMCR_TS_2             (0x00004UL << TIM_SMCR_TS_Pos)               /*!< 0x00000040 */
+#define TIM_SMCR_TS_3             (0x10000UL << TIM_SMCR_TS_Pos)               /*!< 0x00100000 */
+#define TIM_SMCR_TS_4             (0x20000UL << TIM_SMCR_TS_Pos)               /*!< 0x00200000 */
+
+#define TIM_SMCR_MSM_Pos          (7U)
+#define TIM_SMCR_MSM_Msk          (0x1UL << TIM_SMCR_MSM_Pos)                  /*!< 0x00000080 */
+#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             /*!<Master/slave mode */
+
+#define TIM_SMCR_ETF_Pos          (8U)
+#define TIM_SMCR_ETF_Msk          (0xFUL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000F00 */
+#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             /*!<ETF[3:0] bits (External trigger filter) */
+#define TIM_SMCR_ETF_0            (0x1UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000100 */
+#define TIM_SMCR_ETF_1            (0x2UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000200 */
+#define TIM_SMCR_ETF_2            (0x4UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000400 */
+#define TIM_SMCR_ETF_3            (0x8UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000800 */
+
+#define TIM_SMCR_ETPS_Pos         (12U)
+#define TIM_SMCR_ETPS_Msk         (0x3UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00003000 */
+#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            /*!<ETPS[1:0] bits (External trigger prescaler) */
+#define TIM_SMCR_ETPS_0           (0x1UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00001000 */
+#define TIM_SMCR_ETPS_1           (0x2UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00002000 */
+
+#define TIM_SMCR_ECE_Pos          (14U)
+#define TIM_SMCR_ECE_Msk          (0x1UL << TIM_SMCR_ECE_Pos)                  /*!< 0x00004000 */
+#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             /*!<External clock enable */
+#define TIM_SMCR_ETP_Pos          (15U)
+#define TIM_SMCR_ETP_Msk          (0x1UL << TIM_SMCR_ETP_Pos)                  /*!< 0x00008000 */
+#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             /*!<External trigger polarity */
+
+/*******************  Bit definition for TIM_DIER register  *******************/
+#define TIM_DIER_UIE_Pos          (0U)
+#define TIM_DIER_UIE_Msk          (0x1UL << TIM_DIER_UIE_Pos)                  /*!< 0x00000001 */
+#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             /*!<Update interrupt enable */
+#define TIM_DIER_CC1IE_Pos        (1U)
+#define TIM_DIER_CC1IE_Msk        (0x1UL << TIM_DIER_CC1IE_Pos)                /*!< 0x00000002 */
+#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           /*!<Capture/Compare 1 interrupt enable */
+#define TIM_DIER_CC2IE_Pos        (2U)
+#define TIM_DIER_CC2IE_Msk        (0x1UL << TIM_DIER_CC2IE_Pos)                /*!< 0x00000004 */
+#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           /*!<Capture/Compare 2 interrupt enable */
+#define TIM_DIER_CC3IE_Pos        (3U)
+#define TIM_DIER_CC3IE_Msk        (0x1UL << TIM_DIER_CC3IE_Pos)                /*!< 0x00000008 */
+#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           /*!<Capture/Compare 3 interrupt enable */
+#define TIM_DIER_CC4IE_Pos        (4U)
+#define TIM_DIER_CC4IE_Msk        (0x1UL << TIM_DIER_CC4IE_Pos)                /*!< 0x00000010 */
+#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           /*!<Capture/Compare 4 interrupt enable */
+#define TIM_DIER_COMIE_Pos        (5U)
+#define TIM_DIER_COMIE_Msk        (0x1UL << TIM_DIER_COMIE_Pos)                /*!< 0x00000020 */
+#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           /*!<COM interrupt enable */
+#define TIM_DIER_TIE_Pos          (6U)
+#define TIM_DIER_TIE_Msk          (0x1UL << TIM_DIER_TIE_Pos)                  /*!< 0x00000040 */
+#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             /*!<Trigger interrupt enable */
+#define TIM_DIER_BIE_Pos          (7U)
+#define TIM_DIER_BIE_Msk          (0x1UL << TIM_DIER_BIE_Pos)                  /*!< 0x00000080 */
+#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             /*!<Break interrupt enable */
+#define TIM_DIER_UDE_Pos          (8U)
+#define TIM_DIER_UDE_Msk          (0x1UL << TIM_DIER_UDE_Pos)                  /*!< 0x00000100 */
+#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             /*!<Update DMA request enable */
+#define TIM_DIER_CC1DE_Pos        (9U)
+#define TIM_DIER_CC1DE_Msk        (0x1UL << TIM_DIER_CC1DE_Pos)                /*!< 0x00000200 */
+#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           /*!<Capture/Compare 1 DMA request enable */
+#define TIM_DIER_CC2DE_Pos        (10U)
+#define TIM_DIER_CC2DE_Msk        (0x1UL << TIM_DIER_CC2DE_Pos)                /*!< 0x00000400 */
+#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           /*!<Capture/Compare 2 DMA request enable */
+#define TIM_DIER_CC3DE_Pos        (11U)
+#define TIM_DIER_CC3DE_Msk        (0x1UL << TIM_DIER_CC3DE_Pos)                /*!< 0x00000800 */
+#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           /*!<Capture/Compare 3 DMA request enable */
+#define TIM_DIER_CC4DE_Pos        (12U)
+#define TIM_DIER_CC4DE_Msk        (0x1UL << TIM_DIER_CC4DE_Pos)                /*!< 0x00001000 */
+#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           /*!<Capture/Compare 4 DMA request enable */
+#define TIM_DIER_COMDE_Pos        (13U)
+#define TIM_DIER_COMDE_Msk        (0x1UL << TIM_DIER_COMDE_Pos)                /*!< 0x00002000 */
+#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           /*!<COM DMA request enable */
+#define TIM_DIER_TDE_Pos          (14U)
+#define TIM_DIER_TDE_Msk          (0x1UL << TIM_DIER_TDE_Pos)                  /*!< 0x00004000 */
+#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             /*!<Trigger DMA request enable */
+
+/********************  Bit definition for TIM_SR register  ********************/
+#define TIM_SR_UIF_Pos            (0U)
+#define TIM_SR_UIF_Msk            (0x1UL << TIM_SR_UIF_Pos)                    /*!< 0x00000001 */
+#define TIM_SR_UIF                TIM_SR_UIF_Msk                               /*!<Update interrupt Flag */
+#define TIM_SR_CC1IF_Pos          (1U)
+#define TIM_SR_CC1IF_Msk          (0x1UL << TIM_SR_CC1IF_Pos)                  /*!< 0x00000002 */
+#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             /*!<Capture/Compare 1 interrupt Flag */
+#define TIM_SR_CC2IF_Pos          (2U)
+#define TIM_SR_CC2IF_Msk          (0x1UL << TIM_SR_CC2IF_Pos)                  /*!< 0x00000004 */
+#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             /*!<Capture/Compare 2 interrupt Flag */
+#define TIM_SR_CC3IF_Pos          (3U)
+#define TIM_SR_CC3IF_Msk          (0x1UL << TIM_SR_CC3IF_Pos)                  /*!< 0x00000008 */
+#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             /*!<Capture/Compare 3 interrupt Flag */
+#define TIM_SR_CC4IF_Pos          (4U)
+#define TIM_SR_CC4IF_Msk          (0x1UL << TIM_SR_CC4IF_Pos)                  /*!< 0x00000010 */
+#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             /*!<Capture/Compare 4 interrupt Flag */
+#define TIM_SR_COMIF_Pos          (5U)
+#define TIM_SR_COMIF_Msk          (0x1UL << TIM_SR_COMIF_Pos)                  /*!< 0x00000020 */
+#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             /*!<COM interrupt Flag */
+#define TIM_SR_TIF_Pos            (6U)
+#define TIM_SR_TIF_Msk            (0x1UL << TIM_SR_TIF_Pos)                    /*!< 0x00000040 */
+#define TIM_SR_TIF                TIM_SR_TIF_Msk                               /*!<Trigger interrupt Flag */
+#define TIM_SR_BIF_Pos            (7U)
+#define TIM_SR_BIF_Msk            (0x1UL << TIM_SR_BIF_Pos)                    /*!< 0x00000080 */
+#define TIM_SR_BIF                TIM_SR_BIF_Msk                               /*!<Break interrupt Flag */
+#define TIM_SR_B2IF_Pos           (8U)
+#define TIM_SR_B2IF_Msk           (0x1UL << TIM_SR_B2IF_Pos)                   /*!< 0x00000100 */
+#define TIM_SR_B2IF               TIM_SR_B2IF_Msk                              /*!<Break 2 interrupt Flag */
+#define TIM_SR_CC1OF_Pos          (9U)
+#define TIM_SR_CC1OF_Msk          (0x1UL << TIM_SR_CC1OF_Pos)                  /*!< 0x00000200 */
+#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             /*!<Capture/Compare 1 Overcapture Flag */
+#define TIM_SR_CC2OF_Pos          (10U)
+#define TIM_SR_CC2OF_Msk          (0x1UL << TIM_SR_CC2OF_Pos)                  /*!< 0x00000400 */
+#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             /*!<Capture/Compare 2 Overcapture Flag */
+#define TIM_SR_CC3OF_Pos          (11U)
+#define TIM_SR_CC3OF_Msk          (0x1UL << TIM_SR_CC3OF_Pos)                  /*!< 0x00000800 */
+#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             /*!<Capture/Compare 3 Overcapture Flag */
+#define TIM_SR_CC4OF_Pos          (12U)
+#define TIM_SR_CC4OF_Msk          (0x1UL << TIM_SR_CC4OF_Pos)                  /*!< 0x00001000 */
+#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             /*!<Capture/Compare 4 Overcapture Flag */
+#define TIM_SR_SBIF_Pos           (13U)
+#define TIM_SR_SBIF_Msk           (0x1UL << TIM_SR_SBIF_Pos)                   /*!< 0x00002000 */
+#define TIM_SR_SBIF               TIM_SR_SBIF_Msk                              /*!<System Break interrupt Flag */
+#define TIM_SR_CC5IF_Pos          (16U)
+#define TIM_SR_CC5IF_Msk          (0x1UL << TIM_SR_CC5IF_Pos)                  /*!< 0x00010000 */
+#define TIM_SR_CC5IF              TIM_SR_CC5IF_Msk                             /*!<Capture/Compare 5 interrupt Flag */
+#define TIM_SR_CC6IF_Pos          (17U)
+#define TIM_SR_CC6IF_Msk          (0x1UL << TIM_SR_CC6IF_Pos)                  /*!< 0x00020000 */
+#define TIM_SR_CC6IF              TIM_SR_CC6IF_Msk                             /*!<Capture/Compare 6 interrupt Flag */
+
+
+/*******************  Bit definition for TIM_EGR register  ********************/
+#define TIM_EGR_UG_Pos            (0U)
+#define TIM_EGR_UG_Msk            (0x1UL << TIM_EGR_UG_Pos)                    /*!< 0x00000001 */
+#define TIM_EGR_UG                TIM_EGR_UG_Msk                               /*!<Update Generation */
+#define TIM_EGR_CC1G_Pos          (1U)
+#define TIM_EGR_CC1G_Msk          (0x1UL << TIM_EGR_CC1G_Pos)                  /*!< 0x00000002 */
+#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             /*!<Capture/Compare 1 Generation */
+#define TIM_EGR_CC2G_Pos          (2U)
+#define TIM_EGR_CC2G_Msk          (0x1UL << TIM_EGR_CC2G_Pos)                  /*!< 0x00000004 */
+#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             /*!<Capture/Compare 2 Generation */
+#define TIM_EGR_CC3G_Pos          (3U)
+#define TIM_EGR_CC3G_Msk          (0x1UL << TIM_EGR_CC3G_Pos)                  /*!< 0x00000008 */
+#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             /*!<Capture/Compare 3 Generation */
+#define TIM_EGR_CC4G_Pos          (4U)
+#define TIM_EGR_CC4G_Msk          (0x1UL << TIM_EGR_CC4G_Pos)                  /*!< 0x00000010 */
+#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             /*!<Capture/Compare 4 Generation */
+#define TIM_EGR_COMG_Pos          (5U)
+#define TIM_EGR_COMG_Msk          (0x1UL << TIM_EGR_COMG_Pos)                  /*!< 0x00000020 */
+#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             /*!<Capture/Compare Control Update Generation */
+#define TIM_EGR_TG_Pos            (6U)
+#define TIM_EGR_TG_Msk            (0x1UL << TIM_EGR_TG_Pos)                    /*!< 0x00000040 */
+#define TIM_EGR_TG                TIM_EGR_TG_Msk                               /*!<Trigger Generation */
+#define TIM_EGR_BG_Pos            (7U)
+#define TIM_EGR_BG_Msk            (0x1UL << TIM_EGR_BG_Pos)                    /*!< 0x00000080 */
+#define TIM_EGR_BG                TIM_EGR_BG_Msk                               /*!<Break Generation */
+#define TIM_EGR_B2G_Pos           (8U)
+#define TIM_EGR_B2G_Msk           (0x1UL << TIM_EGR_B2G_Pos)                   /*!< 0x00000100 */
+#define TIM_EGR_B2G               TIM_EGR_B2G_Msk                              /*!<Break 2 Generation */
+
+
+/******************  Bit definition for TIM_CCMR1 register  *******************/
+#define TIM_CCMR1_CC1S_Pos        (0U)
+#define TIM_CCMR1_CC1S_Msk        (0x3UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
+#define TIM_CCMR1_CC1S_0          (0x1UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR1_CC1S_1          (0x2UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR1_OC1FE_Pos       (2U)
+#define TIM_CCMR1_OC1FE_Msk       (0x1UL << TIM_CCMR1_OC1FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          /*!<Output Compare 1 Fast enable */
+#define TIM_CCMR1_OC1PE_Pos       (3U)
+#define TIM_CCMR1_OC1PE_Msk       (0x1UL << TIM_CCMR1_OC1PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          /*!<Output Compare 1 Preload enable */
+
+#define TIM_CCMR1_OC1M_Pos        (4U)
+#define TIM_CCMR1_OC1M_Msk        (0x1007UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
+#define TIM_CCMR1_OC1M_0          (0x0001UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR1_OC1M_1          (0x0002UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR1_OC1M_2          (0x0004UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR1_OC1M_3          (0x1000UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR1_OC1CE_Pos       (7U)
+#define TIM_CCMR1_OC1CE_Msk       (0x1UL << TIM_CCMR1_OC1CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          /*!<Output Compare 1 Clear Enable */
+
+#define TIM_CCMR1_CC2S_Pos        (8U)
+#define TIM_CCMR1_CC2S_Msk        (0x3UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
+#define TIM_CCMR1_CC2S_0          (0x1UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR1_CC2S_1          (0x2UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR1_OC2FE_Pos       (10U)
+#define TIM_CCMR1_OC2FE_Msk       (0x1UL << TIM_CCMR1_OC2FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          /*!<Output Compare 2 Fast enable */
+#define TIM_CCMR1_OC2PE_Pos       (11U)
+#define TIM_CCMR1_OC2PE_Msk       (0x1UL << TIM_CCMR1_OC2PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          /*!<Output Compare 2 Preload enable */
+
+#define TIM_CCMR1_OC2M_Pos        (12U)
+#define TIM_CCMR1_OC2M_Msk        (0x1007UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
+#define TIM_CCMR1_OC2M_0          (0x0001UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR1_OC2M_1          (0x0002UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR1_OC2M_2          (0x0004UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR1_OC2M_3          (0x1000UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR1_OC2CE_Pos       (15U)
+#define TIM_CCMR1_OC2CE_Msk       (0x1UL << TIM_CCMR1_OC2CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          /*!<Output Compare 2 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR1_IC1PSC_Pos      (2U)
+#define TIM_CCMR1_IC1PSC_Msk      (0x3UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
+#define TIM_CCMR1_IC1PSC_0        (0x1UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR1_IC1PSC_1        (0x2UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR1_IC1F_Pos        (4U)
+#define TIM_CCMR1_IC1F_Msk        (0xFUL << TIM_CCMR1_IC1F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
+#define TIM_CCMR1_IC1F_0          (0x1UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR1_IC1F_1          (0x2UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR1_IC1F_2          (0x4UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR1_IC1F_3          (0x8UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR1_IC2PSC_Pos      (10U)
+#define TIM_CCMR1_IC2PSC_Msk      (0x3UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
+#define TIM_CCMR1_IC2PSC_0        (0x1UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR1_IC2PSC_1        (0x2UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR1_IC2F_Pos        (12U)
+#define TIM_CCMR1_IC2F_Msk        (0xFUL << TIM_CCMR1_IC2F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
+#define TIM_CCMR1_IC2F_0          (0x1UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR1_IC2F_1          (0x2UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR1_IC2F_2          (0x4UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR1_IC2F_3          (0x8UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR2 register  *******************/
+#define TIM_CCMR2_CC3S_Pos        (0U)
+#define TIM_CCMR2_CC3S_Msk        (0x3UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
+#define TIM_CCMR2_CC3S_0          (0x1UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR2_CC3S_1          (0x2UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR2_OC3FE_Pos       (2U)
+#define TIM_CCMR2_OC3FE_Msk       (0x1UL << TIM_CCMR2_OC3FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          /*!<Output Compare 3 Fast enable */
+#define TIM_CCMR2_OC3PE_Pos       (3U)
+#define TIM_CCMR2_OC3PE_Msk       (0x1UL << TIM_CCMR2_OC3PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          /*!<Output Compare 3 Preload enable */
+
+#define TIM_CCMR2_OC3M_Pos        (4U)
+#define TIM_CCMR2_OC3M_Msk        (0x1007UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
+#define TIM_CCMR2_OC3M_0          (0x0001UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR2_OC3M_1          (0x0002UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR2_OC3M_2          (0x0004UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR2_OC3M_3          (0x1000UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR2_OC3CE_Pos       (7U)
+#define TIM_CCMR2_OC3CE_Msk       (0x1UL << TIM_CCMR2_OC3CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          /*!<Output Compare 3 Clear Enable */
+
+#define TIM_CCMR2_CC4S_Pos        (8U)
+#define TIM_CCMR2_CC4S_Msk        (0x3UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
+#define TIM_CCMR2_CC4S_0          (0x1UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR2_CC4S_1          (0x2UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR2_OC4FE_Pos       (10U)
+#define TIM_CCMR2_OC4FE_Msk       (0x1UL << TIM_CCMR2_OC4FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          /*!<Output Compare 4 Fast enable */
+#define TIM_CCMR2_OC4PE_Pos       (11U)
+#define TIM_CCMR2_OC4PE_Msk       (0x1UL << TIM_CCMR2_OC4PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          /*!<Output Compare 4 Preload enable */
+
+#define TIM_CCMR2_OC4M_Pos        (12U)
+#define TIM_CCMR2_OC4M_Msk        (0x1007UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
+#define TIM_CCMR2_OC4M_0          (0x0001UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR2_OC4M_1          (0x0002UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR2_OC4M_2          (0x0004UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR2_OC4M_3          (0x1000UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR2_OC4CE_Pos       (15U)
+#define TIM_CCMR2_OC4CE_Msk       (0x1UL << TIM_CCMR2_OC4CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          /*!<Output Compare 4 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR2_IC3PSC_Pos      (2U)
+#define TIM_CCMR2_IC3PSC_Msk      (0x3UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
+#define TIM_CCMR2_IC3PSC_0        (0x1UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR2_IC3PSC_1        (0x2UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR2_IC3F_Pos        (4U)
+#define TIM_CCMR2_IC3F_Msk        (0xFUL << TIM_CCMR2_IC3F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
+#define TIM_CCMR2_IC3F_0          (0x1UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR2_IC3F_1          (0x2UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR2_IC3F_2          (0x4UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR2_IC3F_3          (0x8UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR2_IC4PSC_Pos      (10U)
+#define TIM_CCMR2_IC4PSC_Msk      (0x3UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
+#define TIM_CCMR2_IC4PSC_0        (0x1UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR2_IC4PSC_1        (0x2UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR2_IC4F_Pos        (12U)
+#define TIM_CCMR2_IC4F_Msk        (0xFUL << TIM_CCMR2_IC4F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
+#define TIM_CCMR2_IC4F_0          (0x1UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR2_IC4F_1          (0x2UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR2_IC4F_2          (0x4UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR2_IC4F_3          (0x8UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR3 register  *******************/
+#define TIM_CCMR3_OC5FE_Pos       (2U)
+#define TIM_CCMR3_OC5FE_Msk       (0x1UL << TIM_CCMR3_OC5FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR3_OC5FE           TIM_CCMR3_OC5FE_Msk                          /*!<Output Compare 5 Fast enable */
+#define TIM_CCMR3_OC5PE_Pos       (3U)
+#define TIM_CCMR3_OC5PE_Msk       (0x1UL << TIM_CCMR3_OC5PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR3_OC5PE           TIM_CCMR3_OC5PE_Msk                          /*!<Output Compare 5 Preload enable */
+
+#define TIM_CCMR3_OC5M_Pos        (4U)
+#define TIM_CCMR3_OC5M_Msk        (0x1007UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR3_OC5M            TIM_CCMR3_OC5M_Msk                           /*!<OC5M[3:0] bits (Output Compare 5 Mode) */
+#define TIM_CCMR3_OC5M_0          (0x0001UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR3_OC5M_1          (0x0002UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR3_OC5M_2          (0x0004UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR3_OC5M_3          (0x1000UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR3_OC5CE_Pos       (7U)
+#define TIM_CCMR3_OC5CE_Msk       (0x1UL << TIM_CCMR3_OC5CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR3_OC5CE           TIM_CCMR3_OC5CE_Msk                          /*!<Output Compare 5 Clear Enable */
+
+#define TIM_CCMR3_OC6FE_Pos       (10U)
+#define TIM_CCMR3_OC6FE_Msk       (0x1UL << TIM_CCMR3_OC6FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR3_OC6FE           TIM_CCMR3_OC6FE_Msk                          /*!<Output Compare 6 Fast enable */
+#define TIM_CCMR3_OC6PE_Pos       (11U)
+#define TIM_CCMR3_OC6PE_Msk       (0x1UL << TIM_CCMR3_OC6PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR3_OC6PE           TIM_CCMR3_OC6PE_Msk                          /*!<Output Compare 6 Preload enable */
+
+#define TIM_CCMR3_OC6M_Pos        (12U)
+#define TIM_CCMR3_OC6M_Msk        (0x1007UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR3_OC6M            TIM_CCMR3_OC6M_Msk                           /*!<OC6M[3:0] bits (Output Compare 6 Mode) */
+#define TIM_CCMR3_OC6M_0          (0x0001UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR3_OC6M_1          (0x0002UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR3_OC6M_2          (0x0004UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR3_OC6M_3          (0x1000UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR3_OC6CE_Pos       (15U)
+#define TIM_CCMR3_OC6CE_Msk       (0x1UL << TIM_CCMR3_OC6CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR3_OC6CE           TIM_CCMR3_OC6CE_Msk                          /*!<Output Compare 6 Clear Enable */
+
+/*******************  Bit definition for TIM_CCER register  *******************/
+#define TIM_CCER_CC1E_Pos         (0U)
+#define TIM_CCER_CC1E_Msk         (0x1UL << TIM_CCER_CC1E_Pos)                 /*!< 0x00000001 */
+#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            /*!<Capture/Compare 1 output enable */
+#define TIM_CCER_CC1P_Pos         (1U)
+#define TIM_CCER_CC1P_Msk         (0x1UL << TIM_CCER_CC1P_Pos)                 /*!< 0x00000002 */
+#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            /*!<Capture/Compare 1 output Polarity */
+#define TIM_CCER_CC1NE_Pos        (2U)
+#define TIM_CCER_CC1NE_Msk        (0x1UL << TIM_CCER_CC1NE_Pos)                /*!< 0x00000004 */
+#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           /*!<Capture/Compare 1 Complementary output enable */
+#define TIM_CCER_CC1NP_Pos        (3U)
+#define TIM_CCER_CC1NP_Msk        (0x1UL << TIM_CCER_CC1NP_Pos)                /*!< 0x00000008 */
+#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           /*!<Capture/Compare 1 Complementary output Polarity */
+#define TIM_CCER_CC2E_Pos         (4U)
+#define TIM_CCER_CC2E_Msk         (0x1UL << TIM_CCER_CC2E_Pos)                 /*!< 0x00000010 */
+#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            /*!<Capture/Compare 2 output enable */
+#define TIM_CCER_CC2P_Pos         (5U)
+#define TIM_CCER_CC2P_Msk         (0x1UL << TIM_CCER_CC2P_Pos)                 /*!< 0x00000020 */
+#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            /*!<Capture/Compare 2 output Polarity */
+#define TIM_CCER_CC2NE_Pos        (6U)
+#define TIM_CCER_CC2NE_Msk        (0x1UL << TIM_CCER_CC2NE_Pos)                /*!< 0x00000040 */
+#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           /*!<Capture/Compare 2 Complementary output enable */
+#define TIM_CCER_CC2NP_Pos        (7U)
+#define TIM_CCER_CC2NP_Msk        (0x1UL << TIM_CCER_CC2NP_Pos)                /*!< 0x00000080 */
+#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           /*!<Capture/Compare 2 Complementary output Polarity */
+#define TIM_CCER_CC3E_Pos         (8U)
+#define TIM_CCER_CC3E_Msk         (0x1UL << TIM_CCER_CC3E_Pos)                 /*!< 0x00000100 */
+#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            /*!<Capture/Compare 3 output enable */
+#define TIM_CCER_CC3P_Pos         (9U)
+#define TIM_CCER_CC3P_Msk         (0x1UL << TIM_CCER_CC3P_Pos)                 /*!< 0x00000200 */
+#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            /*!<Capture/Compare 3 output Polarity */
+#define TIM_CCER_CC3NE_Pos        (10U)
+#define TIM_CCER_CC3NE_Msk        (0x1UL << TIM_CCER_CC3NE_Pos)                /*!< 0x00000400 */
+#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           /*!<Capture/Compare 3 Complementary output enable */
+#define TIM_CCER_CC3NP_Pos        (11U)
+#define TIM_CCER_CC3NP_Msk        (0x1UL << TIM_CCER_CC3NP_Pos)                /*!< 0x00000800 */
+#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           /*!<Capture/Compare 3 Complementary output Polarity */
+#define TIM_CCER_CC4E_Pos         (12U)
+#define TIM_CCER_CC4E_Msk         (0x1UL << TIM_CCER_CC4E_Pos)                 /*!< 0x00001000 */
+#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            /*!<Capture/Compare 4 output enable */
+#define TIM_CCER_CC4P_Pos         (13U)
+#define TIM_CCER_CC4P_Msk         (0x1UL << TIM_CCER_CC4P_Pos)                 /*!< 0x00002000 */
+#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            /*!<Capture/Compare 4 output Polarity */
+#define TIM_CCER_CC4NP_Pos        (15U)
+#define TIM_CCER_CC4NP_Msk        (0x1UL << TIM_CCER_CC4NP_Pos)                /*!< 0x00008000 */
+#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           /*!<Capture/Compare 4 Complementary output Polarity */
+#define TIM_CCER_CC5E_Pos         (16U)
+#define TIM_CCER_CC5E_Msk         (0x1UL << TIM_CCER_CC5E_Pos)                 /*!< 0x00010000 */
+#define TIM_CCER_CC5E             TIM_CCER_CC5E_Msk                            /*!<Capture/Compare 5 output enable */
+#define TIM_CCER_CC5P_Pos         (17U)
+#define TIM_CCER_CC5P_Msk         (0x1UL << TIM_CCER_CC5P_Pos)                 /*!< 0x00020000 */
+#define TIM_CCER_CC5P             TIM_CCER_CC5P_Msk                            /*!<Capture/Compare 5 output Polarity */
+#define TIM_CCER_CC6E_Pos         (20U)
+#define TIM_CCER_CC6E_Msk         (0x1UL << TIM_CCER_CC6E_Pos)                 /*!< 0x00100000 */
+#define TIM_CCER_CC6E             TIM_CCER_CC6E_Msk                            /*!<Capture/Compare 6 output enable */
+#define TIM_CCER_CC6P_Pos         (21U)
+#define TIM_CCER_CC6P_Msk         (0x1UL << TIM_CCER_CC6P_Pos)                 /*!< 0x00200000 */
+#define TIM_CCER_CC6P             TIM_CCER_CC6P_Msk                            /*!<Capture/Compare 6 output Polarity */
+
+/*******************  Bit definition for TIM_CNT register  ********************/
+#define TIM_CNT_CNT_Pos           (0U)
+#define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              /*!<Counter Value */
+#define TIM_CNT_UIFCPY_Pos        (31U)
+#define TIM_CNT_UIFCPY_Msk        (0x1UL << TIM_CNT_UIFCPY_Pos)                /*!< 0x80000000 */
+#define TIM_CNT_UIFCPY            TIM_CNT_UIFCPY_Msk                           /*!<Update interrupt flag copy (if UIFREMAP=1) */
+
+/*******************  Bit definition for TIM_PSC register  ********************/
+#define TIM_PSC_PSC_Pos           (0U)
+#define TIM_PSC_PSC_Msk           (0xFFFFUL << TIM_PSC_PSC_Pos)                /*!< 0x0000FFFF */
+#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              /*!<Prescaler Value */
+
+/*******************  Bit definition for TIM_ARR register  ********************/
+#define TIM_ARR_ARR_Pos           (0U)
+#define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              /*!<Actual auto-reload Value */
+
+/*******************  Bit definition for TIM_RCR register  ********************/
+#define TIM_RCR_REP_Pos           (0U)
+#define TIM_RCR_REP_Msk           (0xFFFFUL << TIM_RCR_REP_Pos)                /*!< 0x0000FFFF */
+#define TIM_RCR_REP               TIM_RCR_REP_Msk                              /*!<Repetition Counter Value */
+
+/*******************  Bit definition for TIM_CCR1 register  *******************/
+#define TIM_CCR1_CCR1_Pos         (0U)
+#define TIM_CCR1_CCR1_Msk         (0xFFFFUL << TIM_CCR1_CCR1_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            /*!<Capture/Compare 1 Value */
+
+/*******************  Bit definition for TIM_CCR2 register  *******************/
+#define TIM_CCR2_CCR2_Pos         (0U)
+#define TIM_CCR2_CCR2_Msk         (0xFFFFUL << TIM_CCR2_CCR2_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            /*!<Capture/Compare 2 Value */
+
+/*******************  Bit definition for TIM_CCR3 register  *******************/
+#define TIM_CCR3_CCR3_Pos         (0U)
+#define TIM_CCR3_CCR3_Msk         (0xFFFFUL << TIM_CCR3_CCR3_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            /*!<Capture/Compare 3 Value */
+
+/*******************  Bit definition for TIM_CCR4 register  *******************/
+#define TIM_CCR4_CCR4_Pos         (0U)
+#define TIM_CCR4_CCR4_Msk         (0xFFFFUL << TIM_CCR4_CCR4_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            /*!<Capture/Compare 4 Value */
+
+/*******************  Bit definition for TIM_CCR5 register  *******************/
+#define TIM_CCR5_CCR5_Pos         (0U)
+#define TIM_CCR5_CCR5_Msk         (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)          /*!< 0xFFFFFFFF */
+#define TIM_CCR5_CCR5             TIM_CCR5_CCR5_Msk                            /*!<Capture/Compare 5 Value */
+#define TIM_CCR5_GC5C1_Pos        (29U)
+#define TIM_CCR5_GC5C1_Msk        (0x1UL << TIM_CCR5_GC5C1_Pos)                /*!< 0x20000000 */
+#define TIM_CCR5_GC5C1            TIM_CCR5_GC5C1_Msk                           /*!<Group Channel 5 and Channel 1 */
+#define TIM_CCR5_GC5C2_Pos        (30U)
+#define TIM_CCR5_GC5C2_Msk        (0x1UL << TIM_CCR5_GC5C2_Pos)                /*!< 0x40000000 */
+#define TIM_CCR5_GC5C2            TIM_CCR5_GC5C2_Msk                           /*!<Group Channel 5 and Channel 2 */
+#define TIM_CCR5_GC5C3_Pos        (31U)
+#define TIM_CCR5_GC5C3_Msk        (0x1UL << TIM_CCR5_GC5C3_Pos)                /*!< 0x80000000 */
+#define TIM_CCR5_GC5C3            TIM_CCR5_GC5C3_Msk                           /*!<Group Channel 5 and Channel 3 */
+
+/*******************  Bit definition for TIM_CCR6 register  *******************/
+#define TIM_CCR6_CCR6_Pos         (0U)
+#define TIM_CCR6_CCR6_Msk         (0xFFFFUL << TIM_CCR6_CCR6_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR6_CCR6             TIM_CCR6_CCR6_Msk                            /*!<Capture/Compare 6 Value */
+
+/*******************  Bit definition for TIM_BDTR register  *******************/
+#define TIM_BDTR_DTG_Pos          (0U)
+#define TIM_BDTR_DTG_Msk          (0xFFUL << TIM_BDTR_DTG_Pos)                 /*!< 0x000000FF */
+#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
+#define TIM_BDTR_DTG_0            (0x01UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000001 */
+#define TIM_BDTR_DTG_1            (0x02UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000002 */
+#define TIM_BDTR_DTG_2            (0x04UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000004 */
+#define TIM_BDTR_DTG_3            (0x08UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000008 */
+#define TIM_BDTR_DTG_4            (0x10UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000010 */
+#define TIM_BDTR_DTG_5            (0x20UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000020 */
+#define TIM_BDTR_DTG_6            (0x40UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000040 */
+#define TIM_BDTR_DTG_7            (0x80UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000080 */
+
+#define TIM_BDTR_LOCK_Pos         (8U)
+#define TIM_BDTR_LOCK_Msk         (0x3UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000300 */
+#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            /*!<LOCK[1:0] bits (Lock Configuration) */
+#define TIM_BDTR_LOCK_0           (0x1UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000100 */
+#define TIM_BDTR_LOCK_1           (0x2UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000200 */
+
+#define TIM_BDTR_OSSI_Pos         (10U)
+#define TIM_BDTR_OSSI_Msk         (0x1UL << TIM_BDTR_OSSI_Pos)                 /*!< 0x00000400 */
+#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            /*!<Off-State Selection for Idle mode */
+#define TIM_BDTR_OSSR_Pos         (11U)
+#define TIM_BDTR_OSSR_Msk         (0x1UL << TIM_BDTR_OSSR_Pos)                 /*!< 0x00000800 */
+#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            /*!<Off-State Selection for Run mode */
+#define TIM_BDTR_BKE_Pos          (12U)
+#define TIM_BDTR_BKE_Msk          (0x1UL << TIM_BDTR_BKE_Pos)                  /*!< 0x00001000 */
+#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             /*!<Break enable for Break 1 */
+#define TIM_BDTR_BKP_Pos          (13U)
+#define TIM_BDTR_BKP_Msk          (0x1UL << TIM_BDTR_BKP_Pos)                  /*!< 0x00002000 */
+#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             /*!<Break Polarity for Break 1 */
+#define TIM_BDTR_AOE_Pos          (14U)
+#define TIM_BDTR_AOE_Msk          (0x1UL << TIM_BDTR_AOE_Pos)                  /*!< 0x00004000 */
+#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             /*!<Automatic Output enable */
+#define TIM_BDTR_MOE_Pos          (15U)
+#define TIM_BDTR_MOE_Msk          (0x1UL << TIM_BDTR_MOE_Pos)                  /*!< 0x00008000 */
+#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             /*!<Main Output enable */
+
+#define TIM_BDTR_BKF_Pos          (16U)
+#define TIM_BDTR_BKF_Msk          (0xFUL << TIM_BDTR_BKF_Pos)                  /*!< 0x000F0000 */
+#define TIM_BDTR_BKF              TIM_BDTR_BKF_Msk                             /*!<Break Filter for Break 1 */
+#define TIM_BDTR_BK2F_Pos         (20U)
+#define TIM_BDTR_BK2F_Msk         (0xFUL << TIM_BDTR_BK2F_Pos)                 /*!< 0x00F00000 */
+#define TIM_BDTR_BK2F             TIM_BDTR_BK2F_Msk                            /*!<Break Filter for Break 2 */
+
+#define TIM_BDTR_BK2E_Pos         (24U)
+#define TIM_BDTR_BK2E_Msk         (0x1UL << TIM_BDTR_BK2E_Pos)                 /*!< 0x01000000 */
+#define TIM_BDTR_BK2E             TIM_BDTR_BK2E_Msk                            /*!<Break enable for Break 2 */
+#define TIM_BDTR_BK2P_Pos         (25U)
+#define TIM_BDTR_BK2P_Msk         (0x1UL << TIM_BDTR_BK2P_Pos)                 /*!< 0x02000000 */
+#define TIM_BDTR_BK2P             TIM_BDTR_BK2P_Msk                            /*!<Break Polarity for Break 2 */
+
+#define TIM_BDTR_BKDSRM_Pos       (26U)
+#define TIM_BDTR_BKDSRM_Msk       (0x1UL << TIM_BDTR_BKDSRM_Pos)               /*!< 0x04000000 */
+#define TIM_BDTR_BKDSRM           TIM_BDTR_BKDSRM_Msk                          /*!<Break disarming/re-arming */
+#define TIM_BDTR_BK2DSRM_Pos      (27U)
+#define TIM_BDTR_BK2DSRM_Msk      (0x1UL << TIM_BDTR_BK2DSRM_Pos)              /*!< 0x08000000 */
+#define TIM_BDTR_BK2DSRM          TIM_BDTR_BK2DSRM_Msk                         /*!<Break2 disarming/re-arming */
+
+#define TIM_BDTR_BKBID_Pos        (28U)
+#define TIM_BDTR_BKBID_Msk        (0x1UL << TIM_BDTR_BKBID_Pos)                /*!< 0x10000000 */
+#define TIM_BDTR_BKBID            TIM_BDTR_BKBID_Msk                           /*!<Break BIDirectional */
+#define TIM_BDTR_BK2BID_Pos       (29U)
+#define TIM_BDTR_BK2BID_Msk       (0x1UL << TIM_BDTR_BK2BID_Pos)               /*!< 0x20000000 */
+#define TIM_BDTR_BK2BID           TIM_BDTR_BK2BID_Msk                          /*!<Break2 BIDirectional */
+
+/*******************  Bit definition for TIM_DCR register  ********************/
+#define TIM_DCR_DBA_Pos           (0U)
+#define TIM_DCR_DBA_Msk           (0x1FUL << TIM_DCR_DBA_Pos)                  /*!< 0x0000001F */
+#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              /*!<DBA[4:0] bits (DMA Base Address) */
+#define TIM_DCR_DBA_0             (0x01UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000001 */
+#define TIM_DCR_DBA_1             (0x02UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000002 */
+#define TIM_DCR_DBA_2             (0x04UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000004 */
+#define TIM_DCR_DBA_3             (0x08UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000008 */
+#define TIM_DCR_DBA_4             (0x10UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000010 */
+
+#define TIM_DCR_DBL_Pos           (8U)
+#define TIM_DCR_DBL_Msk           (0x1FUL << TIM_DCR_DBL_Pos)                  /*!< 0x00001F00 */
+#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              /*!<DBL[4:0] bits (DMA Burst Length) */
+#define TIM_DCR_DBL_0             (0x01UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000100 */
+#define TIM_DCR_DBL_1             (0x02UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000200 */
+#define TIM_DCR_DBL_2             (0x04UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000400 */
+#define TIM_DCR_DBL_3             (0x08UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000800 */
+#define TIM_DCR_DBL_4             (0x10UL << TIM_DCR_DBL_Pos)                  /*!< 0x00001000 */
+
+/*******************  Bit definition for TIM_DMAR register  *******************/
+#define TIM_DMAR_DMAB_Pos         (0U)
+#define TIM_DMAR_DMAB_Msk         (0xFFFFUL << TIM_DMAR_DMAB_Pos)              /*!< 0x0000FFFF */
+#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            /*!<DMA register for burst accesses */
+
+/*******************  Bit definition for TIM1_OR1 register  *******************/
+#define TIM1_OR1_OCREF_CLR_Pos     (0U)
+#define TIM1_OR1_OCREF_CLR_Msk     (0x1UL << TIM1_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM1_OR1_OCREF_CLR         TIM1_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM1_AF1 register  *******************/
+#define TIM1_AF1_BKINE_Pos        (0U)
+#define TIM1_AF1_BKINE_Msk        (0x1UL << TIM1_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM1_AF1_BKINE            TIM1_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM1_AF1_BKCMP1E_Pos      (1U)
+#define TIM1_AF1_BKCMP1E_Msk      (0x1UL << TIM1_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM1_AF1_BKCMP1E          TIM1_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM1_AF1_BKCMP2E_Pos      (2U)
+#define TIM1_AF1_BKCMP2E_Msk      (0x1UL << TIM1_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM1_AF1_BKCMP2E          TIM1_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM1_AF1_BKINP_Pos        (9U)
+#define TIM1_AF1_BKINP_Msk        (0x1UL << TIM1_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM1_AF1_BKINP            TIM1_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM1_AF1_BKCMP1P_Pos      (10U)
+#define TIM1_AF1_BKCMP1P_Msk      (0x1UL << TIM1_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM1_AF1_BKCMP1P          TIM1_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM1_AF1_BKCMP2P_Pos      (11U)
+#define TIM1_AF1_BKCMP2P_Msk      (0x1UL << TIM1_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM1_AF1_BKCMP2P          TIM1_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+#define TIM1_AF1_ETRSEL_Pos       (14U)
+#define TIM1_AF1_ETRSEL_Msk       (0xFUL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM1_AF1_ETRSEL           TIM1_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM1 ETR source selection) */
+#define TIM1_AF1_ETRSEL_0         (0x1UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM1_AF1_ETRSEL_1         (0x2UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM1_AF1_ETRSEL_2         (0x4UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM1_AF1_ETRSEL_3         (0x8UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM1_AF2 register  *******************/
+#define TIM1_AF2_BK2INE_Pos       (0U)
+#define TIM1_AF2_BK2INE_Msk       (0x1UL << TIM1_AF2_BK2INE_Pos)               /*!< 0x00000001 */
+#define TIM1_AF2_BK2INE           TIM1_AF2_BK2INE_Msk                          /*!<BRK2 BKIN2 input enable */
+#define TIM1_AF2_BK2CMP1E_Pos     (1U)
+#define TIM1_AF2_BK2CMP1E_Msk     (0x1UL << TIM1_AF2_BK2CMP1E_Pos)             /*!< 0x00000002 */
+#define TIM1_AF2_BK2CMP1E         TIM1_AF2_BK2CMP1E_Msk                        /*!<BRK2 COMP1 enable */
+#define TIM1_AF2_BK2CMP2E_Pos     (2U)
+#define TIM1_AF2_BK2CMP2E_Msk     (0x1UL << TIM1_AF2_BK2CMP2E_Pos)             /*!< 0x00000004 */
+#define TIM1_AF2_BK2CMP2E         TIM1_AF2_BK2CMP2E_Msk                        /*!<BRK2 COMP2 enable */
+#define TIM1_AF2_BK2INP_Pos       (9U)
+#define TIM1_AF2_BK2INP_Msk       (0x1UL << TIM1_AF2_BK2INP_Pos)               /*!< 0x00000200 */
+#define TIM1_AF2_BK2INP           TIM1_AF2_BK2INP_Msk                          /*!<BRK2 BKIN2 input polarity */
+#define TIM1_AF2_BK2CMP1P_Pos     (10U)
+#define TIM1_AF2_BK2CMP1P_Msk     (0x1UL << TIM1_AF2_BK2CMP1P_Pos)             /*!< 0x00000400 */
+#define TIM1_AF2_BK2CMP1P         TIM1_AF2_BK2CMP1P_Msk                        /*!<BRK2 COMP1 input polarity */
+#define TIM1_AF2_BK2CMP2P_Pos     (11U)
+#define TIM1_AF2_BK2CMP2P_Msk     (0x1UL << TIM1_AF2_BK2CMP2P_Pos)             /*!< 0x00000800 */
+#define TIM1_AF2_BK2CMP2P         TIM1_AF2_BK2CMP2P_Msk                        /*!<BRK2 COMP2 input polarity */
+
+/*******************  Bit definition for TIM2_OR1 register  *******************/
+#define TIM2_OR1_OCREF_CLR_Pos     (0U)
+#define TIM2_OR1_OCREF_CLR_Msk     (0x1UL << TIM2_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM2_OR1_OCREF_CLR         TIM2_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM2_AF1 register  *******************/
+#define TIM2_AF1_ETRSEL_Pos       (14U)
+#define TIM2_AF1_ETRSEL_Msk       (0xFUL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM2_AF1_ETRSEL           TIM2_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM2 ETR source selection) */
+#define TIM2_AF1_ETRSEL_0         (0x1UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM2_AF1_ETRSEL_1         (0x2UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM2_AF1_ETRSEL_2         (0x4UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM2_AF1_ETRSEL_3         (0x8UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM3_OR1 register  *******************/
+#define TIM3_OR1_OCREF_CLR_Pos     (0U)
+#define TIM3_OR1_OCREF_CLR_Msk     (0x1UL << TIM3_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM3_OR1_OCREF_CLR         TIM3_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM3_AF1 register  *******************/
+#define TIM3_AF1_ETRSEL_Pos       (14U)
+#define TIM3_AF1_ETRSEL_Msk       (0xFUL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM3_AF1_ETRSEL           TIM3_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM3 ETR source selection) */
+#define TIM3_AF1_ETRSEL_0         (0x1UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM3_AF1_ETRSEL_1         (0x2UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM3_AF1_ETRSEL_2         (0x4UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM3_AF1_ETRSEL_3         (0x8UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM14_AF1 register  *******************/
+#define TIM14_AF1_ETRSEL_Pos      (14U)
+#define TIM14_AF1_ETRSEL_Msk      (0xFUL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x0003C000 */
+#define TIM14_AF1_ETRSEL          TIM14_AF1_ETRSEL_Msk                         /*!<ETRSEL[3:0] bits (TIM14 ETR source selection) */
+#define TIM14_AF1_ETRSEL_0        (0x1UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00004000 */
+#define TIM14_AF1_ETRSEL_1        (0x2UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00008000 */
+#define TIM14_AF1_ETRSEL_2        (0x4UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00010000 */
+#define TIM14_AF1_ETRSEL_3        (0x8UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00020000 */
+
+
+/*******************  Bit definition for TIM16_AF1 register  ******************/
+#define TIM16_AF1_BKINE_Pos      (0U)
+#define TIM16_AF1_BKINE_Msk      (0x1UL << TIM16_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM16_AF1_BKINE          TIM16_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM16_AF1_BKCMP1E_Pos    (1U)
+#define TIM16_AF1_BKCMP1E_Msk    (0x1UL << TIM16_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM16_AF1_BKCMP1E        TIM16_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM16_AF1_BKCMP2E_Pos    (2U)
+#define TIM16_AF1_BKCMP2E_Msk    (0x1UL << TIM16_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM16_AF1_BKCMP2E        TIM16_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM16_AF1_BKINP_Pos      (9U)
+#define TIM16_AF1_BKINP_Msk      (0x1UL << TIM16_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM16_AF1_BKINP          TIM16_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM16_AF1_BKCMP1P_Pos    (10U)
+#define TIM16_AF1_BKCMP1P_Msk    (0x1UL << TIM16_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM16_AF1_BKCMP1P        TIM16_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM16_AF1_BKCMP2P_Pos    (11U)
+#define TIM16_AF1_BKCMP2P_Msk    (0x1UL << TIM16_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM16_AF1_BKCMP2P        TIM16_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM17_AF1 register  ******************/
+#define TIM17_AF1_BKINE_Pos      (0U)
+#define TIM17_AF1_BKINE_Msk      (0x1UL << TIM17_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM17_AF1_BKINE          TIM17_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM17_AF1_BKCMP1E_Pos    (1U)
+#define TIM17_AF1_BKCMP1E_Msk    (0x1UL << TIM17_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM17_AF1_BKCMP1E        TIM17_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM17_AF1_BKCMP2E_Pos    (2U)
+#define TIM17_AF1_BKCMP2E_Msk    (0x1UL << TIM17_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM17_AF1_BKCMP2E        TIM17_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM17_AF1_BKINP_Pos      (9U)
+#define TIM17_AF1_BKINP_Msk      (0x1UL << TIM17_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM17_AF1_BKINP          TIM17_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM17_AF1_BKCMP1P_Pos    (10U)
+#define TIM17_AF1_BKCMP1P_Msk    (0x1UL << TIM17_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM17_AF1_BKCMP1P        TIM17_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM17_AF1_BKCMP2P_Pos    (11U)
+#define TIM17_AF1_BKCMP2P_Msk    (0x1UL << TIM17_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM17_AF1_BKCMP2P        TIM17_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM_TISEL register  *********************/
+#define TIM_TISEL_TI1SEL_Pos      (0U)
+#define TIM_TISEL_TI1SEL_Msk      (0xFUL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x0000000F */
+#define TIM_TISEL_TI1SEL          TIM_TISEL_TI1SEL_Msk                         /*!<TI1SEL[3:0] bits (TIM TI1 SEL)*/
+#define TIM_TISEL_TI1SEL_0        (0x1UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000001 */
+#define TIM_TISEL_TI1SEL_1        (0x2UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000002 */
+#define TIM_TISEL_TI1SEL_2        (0x4UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000004 */
+#define TIM_TISEL_TI1SEL_3        (0x8UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000008 */
+
+#define TIM_TISEL_TI2SEL_Pos      (8U)
+#define TIM_TISEL_TI2SEL_Msk      (0xFUL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000F00 */
+#define TIM_TISEL_TI2SEL          TIM_TISEL_TI2SEL_Msk                         /*!<TI2SEL[3:0] bits (TIM TI2 SEL)*/
+#define TIM_TISEL_TI2SEL_0        (0x1UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000100 */
+#define TIM_TISEL_TI2SEL_1        (0x2UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000200 */
+#define TIM_TISEL_TI2SEL_2        (0x4UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000400 */
+#define TIM_TISEL_TI2SEL_3        (0x8UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000800 */
+
+#define TIM_TISEL_TI3SEL_Pos      (16U)
+#define TIM_TISEL_TI3SEL_Msk      (0xFUL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x000F0000 */
+#define TIM_TISEL_TI3SEL          TIM_TISEL_TI3SEL_Msk                         /*!<TI3SEL[3:0] bits (TIM TI3 SEL)*/
+#define TIM_TISEL_TI3SEL_0        (0x1UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00010000 */
+#define TIM_TISEL_TI3SEL_1        (0x2UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00020000 */
+#define TIM_TISEL_TI3SEL_2        (0x4UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00040000 */
+#define TIM_TISEL_TI3SEL_3        (0x8UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00080000 */
+
+#define TIM_TISEL_TI4SEL_Pos      (24U)
+#define TIM_TISEL_TI4SEL_Msk      (0xFUL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x0F000000 */
+#define TIM_TISEL_TI4SEL          TIM_TISEL_TI4SEL_Msk                         /*!<TI4SEL[3:0] bits (TIM TI4 SEL)*/
+#define TIM_TISEL_TI4SEL_0        (0x1UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x01000000 */
+#define TIM_TISEL_TI4SEL_1        (0x2UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x02000000 */
+#define TIM_TISEL_TI4SEL_2        (0x4UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x04000000 */
+#define TIM_TISEL_TI4SEL_3        (0x8UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x08000000 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                         Low Power Timer (LPTIM)                            */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for LPTIM_ISR register  *******************/
+#define LPTIM_ISR_CMPM_Pos          (0U)
+#define LPTIM_ISR_CMPM_Msk          (0x1UL << LPTIM_ISR_CMPM_Pos)              /*!< 0x00000001 */
+#define LPTIM_ISR_CMPM              LPTIM_ISR_CMPM_Msk                         /*!< Compare match */
+#define LPTIM_ISR_ARRM_Pos          (1U)
+#define LPTIM_ISR_ARRM_Msk          (0x1UL << LPTIM_ISR_ARRM_Pos)              /*!< 0x00000002 */
+#define LPTIM_ISR_ARRM              LPTIM_ISR_ARRM_Msk                         /*!< Autoreload match */
+#define LPTIM_ISR_EXTTRIG_Pos       (2U)
+#define LPTIM_ISR_EXTTRIG_Msk       (0x1UL << LPTIM_ISR_EXTTRIG_Pos)           /*!< 0x00000004 */
+#define LPTIM_ISR_EXTTRIG           LPTIM_ISR_EXTTRIG_Msk                      /*!< External trigger edge event */
+#define LPTIM_ISR_CMPOK_Pos         (3U)
+#define LPTIM_ISR_CMPOK_Msk         (0x1UL << LPTIM_ISR_CMPOK_Pos)             /*!< 0x00000008 */
+#define LPTIM_ISR_CMPOK             LPTIM_ISR_CMPOK_Msk                        /*!< Compare register update OK */
+#define LPTIM_ISR_ARROK_Pos         (4U)
+#define LPTIM_ISR_ARROK_Msk         (0x1UL << LPTIM_ISR_ARROK_Pos)             /*!< 0x00000010 */
+#define LPTIM_ISR_ARROK             LPTIM_ISR_ARROK_Msk                        /*!< Autoreload register update OK */
+#define LPTIM_ISR_UP_Pos            (5U)
+#define LPTIM_ISR_UP_Msk            (0x1UL << LPTIM_ISR_UP_Pos)                /*!< 0x00000020 */
+#define LPTIM_ISR_UP                LPTIM_ISR_UP_Msk                           /*!< Counter direction change down to up */
+#define LPTIM_ISR_DOWN_Pos          (6U)
+#define LPTIM_ISR_DOWN_Msk          (0x1UL << LPTIM_ISR_DOWN_Pos)              /*!< 0x00000040 */
+#define LPTIM_ISR_DOWN              LPTIM_ISR_DOWN_Msk                         /*!< Counter direction change up to down */
+
+/******************  Bit definition for LPTIM_ICR register  *******************/
+#define LPTIM_ICR_CMPMCF_Pos        (0U)
+#define LPTIM_ICR_CMPMCF_Msk        (0x1UL << LPTIM_ICR_CMPMCF_Pos)            /*!< 0x00000001 */
+#define LPTIM_ICR_CMPMCF            LPTIM_ICR_CMPMCF_Msk                       /*!< Compare match Clear Flag */
+#define LPTIM_ICR_ARRMCF_Pos        (1U)
+#define LPTIM_ICR_ARRMCF_Msk        (0x1UL << LPTIM_ICR_ARRMCF_Pos)            /*!< 0x00000002 */
+#define LPTIM_ICR_ARRMCF            LPTIM_ICR_ARRMCF_Msk                       /*!< Autoreload match Clear Flag */
+#define LPTIM_ICR_EXTTRIGCF_Pos     (2U)
+#define LPTIM_ICR_EXTTRIGCF_Msk     (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos)         /*!< 0x00000004 */
+#define LPTIM_ICR_EXTTRIGCF         LPTIM_ICR_EXTTRIGCF_Msk                    /*!< External trigger edge event Clear Flag */
+#define LPTIM_ICR_CMPOKCF_Pos       (3U)
+#define LPTIM_ICR_CMPOKCF_Msk       (0x1UL << LPTIM_ICR_CMPOKCF_Pos)           /*!< 0x00000008 */
+#define LPTIM_ICR_CMPOKCF           LPTIM_ICR_CMPOKCF_Msk                      /*!< Compare register update OK Clear Flag */
+#define LPTIM_ICR_ARROKCF_Pos       (4U)
+#define LPTIM_ICR_ARROKCF_Msk       (0x1UL << LPTIM_ICR_ARROKCF_Pos)           /*!< 0x00000010 */
+#define LPTIM_ICR_ARROKCF           LPTIM_ICR_ARROKCF_Msk                      /*!< Autoreload register update OK Clear Flag */
+#define LPTIM_ICR_UPCF_Pos          (5U)
+#define LPTIM_ICR_UPCF_Msk          (0x1UL << LPTIM_ICR_UPCF_Pos)              /*!< 0x00000020 */
+#define LPTIM_ICR_UPCF              LPTIM_ICR_UPCF_Msk                         /*!< Counter direction change down to up Clear Flag */
+#define LPTIM_ICR_DOWNCF_Pos        (6U)
+#define LPTIM_ICR_DOWNCF_Msk        (0x1UL << LPTIM_ICR_DOWNCF_Pos)            /*!< 0x00000040 */
+#define LPTIM_ICR_DOWNCF            LPTIM_ICR_DOWNCF_Msk                       /*!< Counter direction change up to down Clear Flag */
+
+/******************  Bit definition for LPTIM_IER register ********************/
+#define LPTIM_IER_CMPMIE_Pos        (0U)
+#define LPTIM_IER_CMPMIE_Msk        (0x1UL << LPTIM_IER_CMPMIE_Pos)            /*!< 0x00000001 */
+#define LPTIM_IER_CMPMIE            LPTIM_IER_CMPMIE_Msk                       /*!< Compare match Interrupt Enable */
+#define LPTIM_IER_ARRMIE_Pos        (1U)
+#define LPTIM_IER_ARRMIE_Msk        (0x1UL << LPTIM_IER_ARRMIE_Pos)            /*!< 0x00000002 */
+#define LPTIM_IER_ARRMIE            LPTIM_IER_ARRMIE_Msk                       /*!< Autoreload match Interrupt Enable */
+#define LPTIM_IER_EXTTRIGIE_Pos     (2U)
+#define LPTIM_IER_EXTTRIGIE_Msk     (0x1UL << LPTIM_IER_EXTTRIGIE_Pos)         /*!< 0x00000004 */
+#define LPTIM_IER_EXTTRIGIE         LPTIM_IER_EXTTRIGIE_Msk                    /*!< External trigger edge event Interrupt Enable */
+#define LPTIM_IER_CMPOKIE_Pos       (3U)
+#define LPTIM_IER_CMPOKIE_Msk       (0x1UL << LPTIM_IER_CMPOKIE_Pos)           /*!< 0x00000008 */
+#define LPTIM_IER_CMPOKIE           LPTIM_IER_CMPOKIE_Msk                      /*!< Compare register update OK Interrupt Enable */
+#define LPTIM_IER_ARROKIE_Pos       (4U)
+#define LPTIM_IER_ARROKIE_Msk       (0x1UL << LPTIM_IER_ARROKIE_Pos)           /*!< 0x00000010 */
+#define LPTIM_IER_ARROKIE           LPTIM_IER_ARROKIE_Msk                      /*!< Autoreload register update OK Interrupt Enable */
+#define LPTIM_IER_UPIE_Pos          (5U)
+#define LPTIM_IER_UPIE_Msk          (0x1UL << LPTIM_IER_UPIE_Pos)              /*!< 0x00000020 */
+#define LPTIM_IER_UPIE              LPTIM_IER_UPIE_Msk                         /*!< Counter direction change down to up Interrupt Enable */
+#define LPTIM_IER_DOWNIE_Pos        (6U)
+#define LPTIM_IER_DOWNIE_Msk        (0x1UL << LPTIM_IER_DOWNIE_Pos)            /*!< 0x00000040 */
+#define LPTIM_IER_DOWNIE            LPTIM_IER_DOWNIE_Msk                       /*!< Counter direction change up to down Interrupt Enable */
+
+/******************  Bit definition for LPTIM_CFGR register *******************/
+#define LPTIM_CFGR_CKSEL_Pos        (0U)
+#define LPTIM_CFGR_CKSEL_Msk        (0x1UL << LPTIM_CFGR_CKSEL_Pos)            /*!< 0x00000001 */
+#define LPTIM_CFGR_CKSEL            LPTIM_CFGR_CKSEL_Msk                       /*!< Clock selector */
+
+#define LPTIM_CFGR_CKPOL_Pos        (1U)
+#define LPTIM_CFGR_CKPOL_Msk        (0x3UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000006 */
+#define LPTIM_CFGR_CKPOL            LPTIM_CFGR_CKPOL_Msk                       /*!< CKPOL[1:0] bits (Clock polarity) */
+#define LPTIM_CFGR_CKPOL_0          (0x1UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000002 */
+#define LPTIM_CFGR_CKPOL_1          (0x2UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000004 */
+
+#define LPTIM_CFGR_CKFLT_Pos        (3U)
+#define LPTIM_CFGR_CKFLT_Msk        (0x3UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000018 */
+#define LPTIM_CFGR_CKFLT            LPTIM_CFGR_CKFLT_Msk                       /*!< CKFLT[1:0] bits (Configurable digital filter for external clock) */
+#define LPTIM_CFGR_CKFLT_0          (0x1UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000008 */
+#define LPTIM_CFGR_CKFLT_1          (0x2UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000010 */
+
+#define LPTIM_CFGR_TRGFLT_Pos       (6U)
+#define LPTIM_CFGR_TRGFLT_Msk       (0x3UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x000000C0 */
+#define LPTIM_CFGR_TRGFLT           LPTIM_CFGR_TRGFLT_Msk                      /*!< TRGFLT[1:0] bits (Configurable digital filter for trigger) */
+#define LPTIM_CFGR_TRGFLT_0         (0x1UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x00000040 */
+#define LPTIM_CFGR_TRGFLT_1         (0x2UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x00000080 */
+
+#define LPTIM_CFGR_PRESC_Pos        (9U)
+#define LPTIM_CFGR_PRESC_Msk        (0x7UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000E00 */
+#define LPTIM_CFGR_PRESC            LPTIM_CFGR_PRESC_Msk                       /*!< PRESC[2:0] bits (Clock prescaler) */
+#define LPTIM_CFGR_PRESC_0          (0x1UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000200 */
+#define LPTIM_CFGR_PRESC_1          (0x2UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000400 */
+#define LPTIM_CFGR_PRESC_2          (0x4UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000800 */
+
+#define LPTIM_CFGR_TRIGSEL_Pos      (13U)
+#define LPTIM_CFGR_TRIGSEL_Msk      (0x7UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x0000E000 */
+#define LPTIM_CFGR_TRIGSEL          LPTIM_CFGR_TRIGSEL_Msk                     /*!< TRIGSEL[2:0]] bits (Trigger selector) */
+#define LPTIM_CFGR_TRIGSEL_0        (0x1UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00002000 */
+#define LPTIM_CFGR_TRIGSEL_1        (0x2UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00004000 */
+#define LPTIM_CFGR_TRIGSEL_2        (0x4UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00008000 */
+
+#define LPTIM_CFGR_TRIGEN_Pos       (17U)
+#define LPTIM_CFGR_TRIGEN_Msk       (0x3UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00060000 */
+#define LPTIM_CFGR_TRIGEN           LPTIM_CFGR_TRIGEN_Msk                      /*!< TRIGEN[1:0] bits (Trigger enable and polarity) */
+#define LPTIM_CFGR_TRIGEN_0         (0x1UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00020000 */
+#define LPTIM_CFGR_TRIGEN_1         (0x2UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00040000 */
+
+#define LPTIM_CFGR_TIMOUT_Pos       (19U)
+#define LPTIM_CFGR_TIMOUT_Msk       (0x1UL << LPTIM_CFGR_TIMOUT_Pos)           /*!< 0x00080000 */
+#define LPTIM_CFGR_TIMOUT           LPTIM_CFGR_TIMOUT_Msk                      /*!< Timeout enable */
+#define LPTIM_CFGR_WAVE_Pos         (20U)
+#define LPTIM_CFGR_WAVE_Msk         (0x1UL << LPTIM_CFGR_WAVE_Pos)             /*!< 0x00100000 */
+#define LPTIM_CFGR_WAVE             LPTIM_CFGR_WAVE_Msk                        /*!< Waveform shape */
+#define LPTIM_CFGR_WAVPOL_Pos       (21U)
+#define LPTIM_CFGR_WAVPOL_Msk       (0x1UL << LPTIM_CFGR_WAVPOL_Pos)           /*!< 0x00200000 */
+#define LPTIM_CFGR_WAVPOL           LPTIM_CFGR_WAVPOL_Msk                      /*!< Waveform shape polarity */
+#define LPTIM_CFGR_PRELOAD_Pos      (22U)
+#define LPTIM_CFGR_PRELOAD_Msk      (0x1UL << LPTIM_CFGR_PRELOAD_Pos)          /*!< 0x00400000 */
+#define LPTIM_CFGR_PRELOAD          LPTIM_CFGR_PRELOAD_Msk                     /*!< Reg update mode */
+#define LPTIM_CFGR_COUNTMODE_Pos    (23U)
+#define LPTIM_CFGR_COUNTMODE_Msk    (0x1UL << LPTIM_CFGR_COUNTMODE_Pos)        /*!< 0x00800000 */
+#define LPTIM_CFGR_COUNTMODE        LPTIM_CFGR_COUNTMODE_Msk                   /*!< Counter mode enable */
+#define LPTIM_CFGR_ENC_Pos          (24U)
+#define LPTIM_CFGR_ENC_Msk          (0x1UL << LPTIM_CFGR_ENC_Pos)              /*!< 0x01000000 */
+#define LPTIM_CFGR_ENC              LPTIM_CFGR_ENC_Msk                         /*!< Encoder mode enable */
+
+/******************  Bit definition for LPTIM_CR register  ********************/
+#define LPTIM_CR_ENABLE_Pos         (0U)
+#define LPTIM_CR_ENABLE_Msk         (0x1UL << LPTIM_CR_ENABLE_Pos)             /*!< 0x00000001 */
+#define LPTIM_CR_ENABLE             LPTIM_CR_ENABLE_Msk                        /*!< LPTIMer enable */
+#define LPTIM_CR_SNGSTRT_Pos        (1U)
+#define LPTIM_CR_SNGSTRT_Msk        (0x1UL << LPTIM_CR_SNGSTRT_Pos)            /*!< 0x00000002 */
+#define LPTIM_CR_SNGSTRT            LPTIM_CR_SNGSTRT_Msk                       /*!< Timer start in single mode */
+#define LPTIM_CR_CNTSTRT_Pos        (2U)
+#define LPTIM_CR_CNTSTRT_Msk        (0x1UL << LPTIM_CR_CNTSTRT_Pos)            /*!< 0x00000004 */
+#define LPTIM_CR_CNTSTRT            LPTIM_CR_CNTSTRT_Msk                       /*!< Timer start in continuous mode */
+#define LPTIM_CR_COUNTRST_Pos       (3U)
+#define LPTIM_CR_COUNTRST_Msk       (0x1UL << LPTIM_CR_COUNTRST_Pos)           /*!< 0x00000008 */
+#define LPTIM_CR_COUNTRST           LPTIM_CR_COUNTRST_Msk                      /*!< Counter reset */
+#define LPTIM_CR_RSTARE_Pos         (4U)
+#define LPTIM_CR_RSTARE_Msk         (0x1UL << LPTIM_CR_RSTARE_Pos)             /*!< 0x00000010 */
+#define LPTIM_CR_RSTARE             LPTIM_CR_RSTARE_Msk                        /*!< Reset after read enable */
+
+/******************  Bit definition for LPTIM_CMP register  *******************/
+#define LPTIM_CMP_CMP_Pos           (0U)
+#define LPTIM_CMP_CMP_Msk           (0xFFFFUL << LPTIM_CMP_CMP_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_CMP_CMP               LPTIM_CMP_CMP_Msk                          /*!< Compare register */
+
+/******************  Bit definition for LPTIM_ARR register  *******************/
+#define LPTIM_ARR_ARR_Pos           (0U)
+#define LPTIM_ARR_ARR_Msk           (0xFFFFUL << LPTIM_ARR_ARR_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_ARR_ARR               LPTIM_ARR_ARR_Msk                          /*!< Auto reload register */
+
+/******************  Bit definition for LPTIM_CNT register  *******************/
+#define LPTIM_CNT_CNT_Pos           (0U)
+#define LPTIM_CNT_CNT_Msk           (0xFFFFUL << LPTIM_CNT_CNT_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_CNT_CNT               LPTIM_CNT_CNT_Msk                          /*!< Counter register */
+
+/******************  Bit definition for LPTIM_CFGR2 register  *******************/
+#define LPTIM_CFGR2_IN1SEL_Pos      (0U)
+#define LPTIM_CFGR2_IN1SEL_Msk      (0xFUL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x0000000F */
+#define LPTIM_CFGR2_IN1SEL          LPTIM_CFGR2_IN1SEL_Msk                     /*!< CFGR2[3:0] bits (INPUT1 selection) */
+#define LPTIM_CFGR2_IN1SEL_0        (0x1UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000001 */
+#define LPTIM_CFGR2_IN1SEL_1        (0x2UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000002 */
+#define LPTIM_CFGR2_IN1SEL_2        (0x4UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000004 */
+#define LPTIM_CFGR2_IN1SEL_3        (0x8UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000008 */
+
+#define LPTIM_CFGR2_IN2SEL_Pos      (4U)
+#define LPTIM_CFGR2_IN2SEL_Msk      (0xFUL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x000000F0 */
+#define LPTIM_CFGR2_IN2SEL          LPTIM_CFGR2_IN2SEL_Msk                     /*!< CFGR2[7:4] bits (INPUT2 selection) */
+#define LPTIM_CFGR2_IN2SEL_0        (0x1UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000010 */
+#define LPTIM_CFGR2_IN2SEL_1        (0x2UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000020 */
+#define LPTIM_CFGR2_IN2SEL_2        (0x4UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000040 */
+#define LPTIM_CFGR2_IN2SEL_3        (0x8UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000080 */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for USART_CR1 register  *******************/
+#define USART_CR1_UE_Pos             (0U)
+#define USART_CR1_UE_Msk             (0x1UL << USART_CR1_UE_Pos)               /*!< 0x00000001 */
+#define USART_CR1_UE                 USART_CR1_UE_Msk                          /*!< USART Enable */
+#define USART_CR1_UESM_Pos           (1U)
+#define USART_CR1_UESM_Msk           (0x1UL << USART_CR1_UESM_Pos)             /*!< 0x00000002 */
+#define USART_CR1_UESM               USART_CR1_UESM_Msk                        /*!< USART Enable in STOP Mode */
+#define USART_CR1_RE_Pos             (2U)
+#define USART_CR1_RE_Msk             (0x1UL << USART_CR1_RE_Pos)               /*!< 0x00000004 */
+#define USART_CR1_RE                 USART_CR1_RE_Msk                          /*!< Receiver Enable */
+#define USART_CR1_TE_Pos             (3U)
+#define USART_CR1_TE_Msk             (0x1UL << USART_CR1_TE_Pos)               /*!< 0x00000008 */
+#define USART_CR1_TE                 USART_CR1_TE_Msk                          /*!< Transmitter Enable */
+#define USART_CR1_IDLEIE_Pos         (4U)
+#define USART_CR1_IDLEIE_Msk         (0x1UL << USART_CR1_IDLEIE_Pos)           /*!< 0x00000010 */
+#define USART_CR1_IDLEIE             USART_CR1_IDLEIE_Msk                      /*!< IDLE Interrupt Enable */
+#define USART_CR1_RXNEIE_RXFNEIE_Pos   (5U)
+#define USART_CR1_RXNEIE_RXFNEIE_Msk   (0x1UL << USART_CR1_RXNEIE_RXFNEIE_Pos) /*!< 0x00000020 */
+#define USART_CR1_RXNEIE_RXFNEIE       USART_CR1_RXNEIE_RXFNEIE_Msk            /*!< RXNE/RXFIFO not empty Interrupt Enable */
+#define USART_CR1_TCIE_Pos           (6U)
+#define USART_CR1_TCIE_Msk           (0x1UL << USART_CR1_TCIE_Pos)             /*!< 0x00000040 */
+#define USART_CR1_TCIE               USART_CR1_TCIE_Msk                        /*!< Transmission Complete Interrupt Enable */
+#define USART_CR1_TXEIE_TXFNFIE_Pos  (7U)
+#define USART_CR1_TXEIE_TXFNFIE_Msk   (0x1UL << USART_CR1_TXEIE_TXFNFIE_Pos)   /*!< 0x00000080 */
+#define USART_CR1_TXEIE_TXFNFIE       USART_CR1_TXEIE_TXFNFIE_Msk              /*!< TXE/TXFIFO not full Interrupt Enable */
+#define USART_CR1_PEIE_Pos           (8U)
+#define USART_CR1_PEIE_Msk           (0x1UL << USART_CR1_PEIE_Pos)             /*!< 0x00000100 */
+#define USART_CR1_PEIE               USART_CR1_PEIE_Msk                        /*!< PE Interrupt Enable */
+#define USART_CR1_PS_Pos             (9U)
+#define USART_CR1_PS_Msk             (0x1UL << USART_CR1_PS_Pos)               /*!< 0x00000200 */
+#define USART_CR1_PS                 USART_CR1_PS_Msk                          /*!< Parity Selection */
+#define USART_CR1_PCE_Pos            (10U)
+#define USART_CR1_PCE_Msk            (0x1UL << USART_CR1_PCE_Pos)              /*!< 0x00000400 */
+#define USART_CR1_PCE                USART_CR1_PCE_Msk                         /*!< Parity Control Enable */
+#define USART_CR1_WAKE_Pos           (11U)
+#define USART_CR1_WAKE_Msk           (0x1UL << USART_CR1_WAKE_Pos)             /*!< 0x00000800 */
+#define USART_CR1_WAKE               USART_CR1_WAKE_Msk                        /*!< Receiver Wakeup method */
+#define USART_CR1_M_Pos              (12U)
+#define USART_CR1_M_Msk              (0x10001UL << USART_CR1_M_Pos)            /*!< 0x10001000 */
+#define USART_CR1_M                  USART_CR1_M_Msk                           /*!< Word length */
+#define USART_CR1_M0_Pos             (12U)
+#define USART_CR1_M0_Msk             (0x1UL << USART_CR1_M0_Pos)               /*!< 0x00001000 */
+#define USART_CR1_M0                 USART_CR1_M0_Msk                          /*!< Word length - Bit 0 */
+#define USART_CR1_MME_Pos            (13U)
+#define USART_CR1_MME_Msk            (0x1UL << USART_CR1_MME_Pos)              /*!< 0x00002000 */
+#define USART_CR1_MME                USART_CR1_MME_Msk                         /*!< Mute Mode Enable */
+#define USART_CR1_CMIE_Pos           (14U)
+#define USART_CR1_CMIE_Msk           (0x1UL << USART_CR1_CMIE_Pos)             /*!< 0x00004000 */
+#define USART_CR1_CMIE               USART_CR1_CMIE_Msk                        /*!< Character match interrupt enable */
+#define USART_CR1_OVER8_Pos          (15U)
+#define USART_CR1_OVER8_Msk          (0x1UL << USART_CR1_OVER8_Pos)            /*!< 0x00008000 */
+#define USART_CR1_OVER8              USART_CR1_OVER8_Msk                       /*!< Oversampling by 8-bit or 16-bit mode */
+#define USART_CR1_DEDT_Pos           (16U)
+#define USART_CR1_DEDT_Msk           (0x1FUL << USART_CR1_DEDT_Pos)            /*!< 0x001F0000 */
+#define USART_CR1_DEDT               USART_CR1_DEDT_Msk                        /*!< DEDT[4:0] bits (Driver Enable Deassertion Time) */
+#define USART_CR1_DEDT_0             (0x01UL << USART_CR1_DEDT_Pos)            /*!< 0x00010000 */
+#define USART_CR1_DEDT_1             (0x02UL << USART_CR1_DEDT_Pos)            /*!< 0x00020000 */
+#define USART_CR1_DEDT_2             (0x04UL << USART_CR1_DEDT_Pos)            /*!< 0x00040000 */
+#define USART_CR1_DEDT_3             (0x08UL << USART_CR1_DEDT_Pos)            /*!< 0x00080000 */
+#define USART_CR1_DEDT_4             (0x10UL << USART_CR1_DEDT_Pos)            /*!< 0x00100000 */
+#define USART_CR1_DEAT_Pos           (21U)
+#define USART_CR1_DEAT_Msk           (0x1FUL << USART_CR1_DEAT_Pos)            /*!< 0x03E00000 */
+#define USART_CR1_DEAT               USART_CR1_DEAT_Msk                        /*!< DEAT[4:0] bits (Driver Enable Assertion Time) */
+#define USART_CR1_DEAT_0             (0x01UL << USART_CR1_DEAT_Pos)            /*!< 0x00200000 */
+#define USART_CR1_DEAT_1             (0x02UL << USART_CR1_DEAT_Pos)            /*!< 0x00400000 */
+#define USART_CR1_DEAT_2             (0x04UL << USART_CR1_DEAT_Pos)            /*!< 0x00800000 */
+#define USART_CR1_DEAT_3             (0x08UL << USART_CR1_DEAT_Pos)            /*!< 0x01000000 */
+#define USART_CR1_DEAT_4             (0x10UL << USART_CR1_DEAT_Pos)            /*!< 0x02000000 */
+#define USART_CR1_RTOIE_Pos          (26U)
+#define USART_CR1_RTOIE_Msk          (0x1UL << USART_CR1_RTOIE_Pos)            /*!< 0x04000000 */
+#define USART_CR1_RTOIE              USART_CR1_RTOIE_Msk                       /*!< Receive Time Out interrupt enable */
+#define USART_CR1_EOBIE_Pos          (27U)
+#define USART_CR1_EOBIE_Msk          (0x1UL << USART_CR1_EOBIE_Pos)            /*!< 0x08000000 */
+#define USART_CR1_EOBIE              USART_CR1_EOBIE_Msk                       /*!< End of Block interrupt enable */
+#define USART_CR1_M1_Pos             (28U)
+#define USART_CR1_M1_Msk             (0x1UL << USART_CR1_M1_Pos)               /*!< 0x10000000 */
+#define USART_CR1_M1                 USART_CR1_M1_Msk                          /*!< Word length - Bit 1 */
+#define USART_CR1_FIFOEN_Pos         (29U)
+#define USART_CR1_FIFOEN_Msk         (0x1UL << USART_CR1_FIFOEN_Pos)           /*!< 0x20000000 */
+#define USART_CR1_FIFOEN             USART_CR1_FIFOEN_Msk                      /*!< FIFO mode enable */
+#define USART_CR1_TXFEIE_Pos         (30U)
+#define USART_CR1_TXFEIE_Msk         (0x1UL << USART_CR1_TXFEIE_Pos)           /*!< 0x40000000 */
+#define USART_CR1_TXFEIE             USART_CR1_TXFEIE_Msk                      /*!< TXFIFO empty interrupt enable */
+#define USART_CR1_RXFFIE_Pos         (31U)
+#define USART_CR1_RXFFIE_Msk         (0x1UL << USART_CR1_RXFFIE_Pos)           /*!< 0x80000000 */
+#define USART_CR1_RXFFIE             USART_CR1_RXFFIE_Msk                      /*!< RXFIFO Full interrupt enable */
+
+/******************  Bit definition for USART_CR2 register  *******************/
+#define USART_CR2_SLVEN_Pos          (0U)
+#define USART_CR2_SLVEN_Msk          (0x1UL << USART_CR2_SLVEN_Pos)            /*!< 0x00000001 */
+#define USART_CR2_SLVEN              USART_CR2_SLVEN_Msk                       /*!< Synchronous Slave mode enable */
+#define USART_CR2_DIS_NSS_Pos        (3U)
+#define USART_CR2_DIS_NSS_Msk        (0x1UL << USART_CR2_DIS_NSS_Pos)          /*!< 0x00000008 */
+#define USART_CR2_DIS_NSS            USART_CR2_DIS_NSS_Msk                     /*!< NSS input pin disable for SPI slave selection */
+#define USART_CR2_ADDM7_Pos          (4U)
+#define USART_CR2_ADDM7_Msk          (0x1UL << USART_CR2_ADDM7_Pos)            /*!< 0x00000010 */
+#define USART_CR2_ADDM7              USART_CR2_ADDM7_Msk                       /*!< 7-bit or 4-bit Address Detection */
+#define USART_CR2_LBDL_Pos           (5U)
+#define USART_CR2_LBDL_Msk           (0x1UL << USART_CR2_LBDL_Pos)             /*!< 0x00000020 */
+#define USART_CR2_LBDL               USART_CR2_LBDL_Msk                        /*!< LIN Break Detection Length */
+#define USART_CR2_LBDIE_Pos          (6U)
+#define USART_CR2_LBDIE_Msk          (0x1UL << USART_CR2_LBDIE_Pos)            /*!< 0x00000040 */
+#define USART_CR2_LBDIE              USART_CR2_LBDIE_Msk                       /*!< LIN Break Detection Interrupt Enable */
+#define USART_CR2_LBCL_Pos           (8U)
+#define USART_CR2_LBCL_Msk           (0x1UL << USART_CR2_LBCL_Pos)             /*!< 0x00000100 */
+#define USART_CR2_LBCL               USART_CR2_LBCL_Msk                        /*!< Last Bit Clock pulse */
+#define USART_CR2_CPHA_Pos           (9U)
+#define USART_CR2_CPHA_Msk           (0x1UL << USART_CR2_CPHA_Pos)             /*!< 0x00000200 */
+#define USART_CR2_CPHA               USART_CR2_CPHA_Msk                        /*!< Clock Phase */
+#define USART_CR2_CPOL_Pos           (10U)
+#define USART_CR2_CPOL_Msk           (0x1UL << USART_CR2_CPOL_Pos)             /*!< 0x00000400 */
+#define USART_CR2_CPOL               USART_CR2_CPOL_Msk                        /*!< Clock Polarity */
+#define USART_CR2_CLKEN_Pos          (11U)
+#define USART_CR2_CLKEN_Msk          (0x1UL << USART_CR2_CLKEN_Pos)            /*!< 0x00000800 */
+#define USART_CR2_CLKEN              USART_CR2_CLKEN_Msk                       /*!< Clock Enable */
+#define USART_CR2_STOP_Pos           (12U)
+#define USART_CR2_STOP_Msk           (0x3UL << USART_CR2_STOP_Pos)             /*!< 0x00003000 */
+#define USART_CR2_STOP               USART_CR2_STOP_Msk                        /*!< STOP[1:0] bits (STOP bits) */
+#define USART_CR2_STOP_0             (0x1UL << USART_CR2_STOP_Pos)             /*!< 0x00001000 */
+#define USART_CR2_STOP_1             (0x2UL << USART_CR2_STOP_Pos)             /*!< 0x00002000 */
+#define USART_CR2_LINEN_Pos          (14U)
+#define USART_CR2_LINEN_Msk          (0x1UL << USART_CR2_LINEN_Pos)            /*!< 0x00004000 */
+#define USART_CR2_LINEN              USART_CR2_LINEN_Msk                       /*!< LIN mode enable */
+#define USART_CR2_SWAP_Pos           (15U)
+#define USART_CR2_SWAP_Msk           (0x1UL << USART_CR2_SWAP_Pos)             /*!< 0x00008000 */
+#define USART_CR2_SWAP               USART_CR2_SWAP_Msk                        /*!< SWAP TX/RX pins */
+#define USART_CR2_RXINV_Pos          (16U)
+#define USART_CR2_RXINV_Msk          (0x1UL << USART_CR2_RXINV_Pos)            /*!< 0x00010000 */
+#define USART_CR2_RXINV              USART_CR2_RXINV_Msk                       /*!< RX pin active level inversion */
+#define USART_CR2_TXINV_Pos          (17U)
+#define USART_CR2_TXINV_Msk          (0x1UL << USART_CR2_TXINV_Pos)            /*!< 0x00020000 */
+#define USART_CR2_TXINV              USART_CR2_TXINV_Msk                       /*!< TX pin active level inversion */
+#define USART_CR2_DATAINV_Pos        (18U)
+#define USART_CR2_DATAINV_Msk        (0x1UL << USART_CR2_DATAINV_Pos)          /*!< 0x00040000 */
+#define USART_CR2_DATAINV            USART_CR2_DATAINV_Msk                     /*!< Binary data inversion */
+#define USART_CR2_MSBFIRST_Pos       (19U)
+#define USART_CR2_MSBFIRST_Msk       (0x1UL << USART_CR2_MSBFIRST_Pos)         /*!< 0x00080000 */
+#define USART_CR2_MSBFIRST           USART_CR2_MSBFIRST_Msk                    /*!< Most Significant Bit First */
+#define USART_CR2_ABREN_Pos          (20U)
+#define USART_CR2_ABREN_Msk          (0x1UL << USART_CR2_ABREN_Pos)            /*!< 0x00100000 */
+#define USART_CR2_ABREN              USART_CR2_ABREN_Msk                       /*!< Auto Baud-Rate Enable*/
+#define USART_CR2_ABRMODE_Pos        (21U)
+#define USART_CR2_ABRMODE_Msk        (0x3UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00600000 */
+#define USART_CR2_ABRMODE            USART_CR2_ABRMODE_Msk                     /*!< ABRMOD[1:0] bits (Auto Baud-Rate Mode) */
+#define USART_CR2_ABRMODE_0          (0x1UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00200000 */
+#define USART_CR2_ABRMODE_1          (0x2UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00400000 */
+#define USART_CR2_RTOEN_Pos          (23U)
+#define USART_CR2_RTOEN_Msk          (0x1UL << USART_CR2_RTOEN_Pos)            /*!< 0x00800000 */
+#define USART_CR2_RTOEN              USART_CR2_RTOEN_Msk                       /*!< Receiver Time-Out enable */
+#define USART_CR2_ADD_Pos            (24U)
+#define USART_CR2_ADD_Msk            (0xFFUL << USART_CR2_ADD_Pos)             /*!< 0xFF000000 */
+#define USART_CR2_ADD                USART_CR2_ADD_Msk                         /*!< Address of the USART node */
+
+/******************  Bit definition for USART_CR3 register  *******************/
+#define USART_CR3_EIE_Pos            (0U)
+#define USART_CR3_EIE_Msk            (0x1UL << USART_CR3_EIE_Pos)              /*!< 0x00000001 */
+#define USART_CR3_EIE                USART_CR3_EIE_Msk                         /*!< Error Interrupt Enable */
+#define USART_CR3_IREN_Pos           (1U)
+#define USART_CR3_IREN_Msk           (0x1UL << USART_CR3_IREN_Pos)             /*!< 0x00000002 */
+#define USART_CR3_IREN               USART_CR3_IREN_Msk                        /*!< IrDA mode Enable */
+#define USART_CR3_IRLP_Pos           (2U)
+#define USART_CR3_IRLP_Msk           (0x1UL << USART_CR3_IRLP_Pos)             /*!< 0x00000004 */
+#define USART_CR3_IRLP               USART_CR3_IRLP_Msk                        /*!< IrDA Low-Power */
+#define USART_CR3_HDSEL_Pos          (3U)
+#define USART_CR3_HDSEL_Msk          (0x1UL << USART_CR3_HDSEL_Pos)            /*!< 0x00000008 */
+#define USART_CR3_HDSEL              USART_CR3_HDSEL_Msk                       /*!< Half-Duplex Selection */
+#define USART_CR3_NACK_Pos           (4U)
+#define USART_CR3_NACK_Msk           (0x1UL << USART_CR3_NACK_Pos)             /*!< 0x00000010 */
+#define USART_CR3_NACK               USART_CR3_NACK_Msk                        /*!< SmartCard NACK enable */
+#define USART_CR3_SCEN_Pos           (5U)
+#define USART_CR3_SCEN_Msk           (0x1UL << USART_CR3_SCEN_Pos)             /*!< 0x00000020 */
+#define USART_CR3_SCEN               USART_CR3_SCEN_Msk                        /*!< SmartCard mode enable */
+#define USART_CR3_DMAR_Pos           (6U)
+#define USART_CR3_DMAR_Msk           (0x1UL << USART_CR3_DMAR_Pos)             /*!< 0x00000040 */
+#define USART_CR3_DMAR               USART_CR3_DMAR_Msk                        /*!< DMA Enable Receiver */
+#define USART_CR3_DMAT_Pos           (7U)
+#define USART_CR3_DMAT_Msk           (0x1UL << USART_CR3_DMAT_Pos)             /*!< 0x00000080 */
+#define USART_CR3_DMAT               USART_CR3_DMAT_Msk                        /*!< DMA Enable Transmitter */
+#define USART_CR3_RTSE_Pos           (8U)
+#define USART_CR3_RTSE_Msk           (0x1UL << USART_CR3_RTSE_Pos)             /*!< 0x00000100 */
+#define USART_CR3_RTSE               USART_CR3_RTSE_Msk                        /*!< RTS Enable */
+#define USART_CR3_CTSE_Pos           (9U)
+#define USART_CR3_CTSE_Msk           (0x1UL << USART_CR3_CTSE_Pos)             /*!< 0x00000200 */
+#define USART_CR3_CTSE               USART_CR3_CTSE_Msk                        /*!< CTS Enable */
+#define USART_CR3_CTSIE_Pos          (10U)
+#define USART_CR3_CTSIE_Msk          (0x1UL << USART_CR3_CTSIE_Pos)            /*!< 0x00000400 */
+#define USART_CR3_CTSIE              USART_CR3_CTSIE_Msk                       /*!< CTS Interrupt Enable */
+#define USART_CR3_ONEBIT_Pos         (11U)
+#define USART_CR3_ONEBIT_Msk         (0x1UL << USART_CR3_ONEBIT_Pos)           /*!< 0x00000800 */
+#define USART_CR3_ONEBIT             USART_CR3_ONEBIT_Msk                      /*!< One sample bit method enable */
+#define USART_CR3_OVRDIS_Pos         (12U)
+#define USART_CR3_OVRDIS_Msk         (0x1UL << USART_CR3_OVRDIS_Pos)           /*!< 0x00001000 */
+#define USART_CR3_OVRDIS             USART_CR3_OVRDIS_Msk                      /*!< Overrun Disable */
+#define USART_CR3_DDRE_Pos           (13U)
+#define USART_CR3_DDRE_Msk           (0x1UL << USART_CR3_DDRE_Pos)             /*!< 0x00002000 */
+#define USART_CR3_DDRE               USART_CR3_DDRE_Msk                        /*!< DMA Disable on Reception Error */
+#define USART_CR3_DEM_Pos            (14U)
+#define USART_CR3_DEM_Msk            (0x1UL << USART_CR3_DEM_Pos)              /*!< 0x00004000 */
+#define USART_CR3_DEM                USART_CR3_DEM_Msk                         /*!< Driver Enable Mode */
+#define USART_CR3_DEP_Pos            (15U)
+#define USART_CR3_DEP_Msk            (0x1UL << USART_CR3_DEP_Pos)              /*!< 0x00008000 */
+#define USART_CR3_DEP                USART_CR3_DEP_Msk                         /*!< Driver Enable Polarity Selection */
+#define USART_CR3_SCARCNT_Pos        (17U)
+#define USART_CR3_SCARCNT_Msk        (0x7UL << USART_CR3_SCARCNT_Pos)          /*!< 0x000E0000 */
+#define USART_CR3_SCARCNT            USART_CR3_SCARCNT_Msk                     /*!< SCARCNT[2:0] bits (SmartCard Auto-Retry Count) */
+#define USART_CR3_SCARCNT_0          (0x1UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00020000 */
+#define USART_CR3_SCARCNT_1          (0x2UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00040000 */
+#define USART_CR3_SCARCNT_2          (0x4UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00080000 */
+#define USART_CR3_WUS_Pos            (20U)
+#define USART_CR3_WUS_Msk            (0x3UL << USART_CR3_WUS_Pos)              /*!< 0x00300000 */
+#define USART_CR3_WUS                USART_CR3_WUS_Msk                         /*!< WUS[1:0] bits (Wake UP Interrupt Flag Selection) */
+#define USART_CR3_WUS_0              (0x1UL << USART_CR3_WUS_Pos)              /*!< 0x00100000 */
+#define USART_CR3_WUS_1              (0x2UL << USART_CR3_WUS_Pos)              /*!< 0x00200000 */
+#define USART_CR3_WUFIE_Pos          (22U)
+#define USART_CR3_WUFIE_Msk          (0x1UL << USART_CR3_WUFIE_Pos)            /*!< 0x00400000 */
+#define USART_CR3_WUFIE              USART_CR3_WUFIE_Msk                       /*!< Wake Up Interrupt Enable */
+#define USART_CR3_TXFTIE_Pos         (23U)
+#define USART_CR3_TXFTIE_Msk         (0x1UL << USART_CR3_TXFTIE_Pos)           /*!< 0x00800000 */
+#define USART_CR3_TXFTIE             USART_CR3_TXFTIE_Msk                      /*!< TXFIFO threshold interrupt enable */
+#define USART_CR3_TCBGTIE_Pos        (24U)
+#define USART_CR3_TCBGTIE_Msk        (0x1UL << USART_CR3_TCBGTIE_Pos)          /*!< 0x01000000 */
+#define USART_CR3_TCBGTIE            USART_CR3_TCBGTIE_Msk                     /*!< Transmission Complete Before Guard Time Interrupt Enable */
+#define USART_CR3_RXFTCFG_Pos        (25U)
+#define USART_CR3_RXFTCFG_Msk        (0x7UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x0E000000 */
+#define USART_CR3_RXFTCFG            USART_CR3_RXFTCFG_Msk                     /*!< RXFIFO FIFO threshold configuration */
+#define USART_CR3_RXFTCFG_0          (0x1UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x02000000 */
+#define USART_CR3_RXFTCFG_1          (0x2UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x04000000 */
+#define USART_CR3_RXFTCFG_2          (0x4UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x08000000 */
+#define USART_CR3_RXFTIE_Pos         (28U)
+#define USART_CR3_RXFTIE_Msk         (0x1UL << USART_CR3_RXFTIE_Pos)           /*!< 0x10000000 */
+#define USART_CR3_RXFTIE             USART_CR3_RXFTIE_Msk                      /*!< RXFIFO threshold interrupt enable */
+#define USART_CR3_TXFTCFG_Pos        (29U)
+#define USART_CR3_TXFTCFG_Msk        (0x7UL << USART_CR3_TXFTCFG_Pos)          /*!< 0xE0000000 */
+#define USART_CR3_TXFTCFG            USART_CR3_TXFTCFG_Msk                     /*!< TXFIFO threshold configuration */
+#define USART_CR3_TXFTCFG_0          (0x1UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x20000000 */
+#define USART_CR3_TXFTCFG_1          (0x2UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x40000000 */
+#define USART_CR3_TXFTCFG_2          (0x4UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x80000000 */
+
+/******************  Bit definition for USART_BRR register  *******************/
+#define USART_BRR_LPUART_Pos         (0U)
+#define USART_BRR_LPUART_Msk         (0xFFFFFUL << USART_BRR_LPUART_Pos)       /*!< 0x000FFFFF */
+#define USART_BRR_LPUART             USART_BRR_LPUART_Msk                      /*!< LPUART Baud rate register [19:0] */
+#define USART_BRR_BRR                ((uint16_t)0xFFFF)                        /*!< USART  Baud rate register [15:0] */
+
+/******************  Bit definition for USART_GTPR register  ******************/
+#define USART_GTPR_PSC_Pos           (0U)
+#define USART_GTPR_PSC_Msk           (0xFFUL << USART_GTPR_PSC_Pos)            /*!< 0x000000FF */
+#define USART_GTPR_PSC               USART_GTPR_PSC_Msk                        /*!< PSC[7:0] bits (Prescaler value) */
+#define USART_GTPR_GT_Pos            (8U)
+#define USART_GTPR_GT_Msk            (0xFFUL << USART_GTPR_GT_Pos)             /*!< 0x0000FF00 */
+#define USART_GTPR_GT                USART_GTPR_GT_Msk                         /*!< GT[7:0] bits (Guard time value) */
+
+/*******************  Bit definition for USART_RTOR register  *****************/
+#define USART_RTOR_RTO_Pos           (0U)
+#define USART_RTOR_RTO_Msk           (0xFFFFFFUL << USART_RTOR_RTO_Pos)        /*!< 0x00FFFFFF */
+#define USART_RTOR_RTO               USART_RTOR_RTO_Msk                        /*!< Receiver Time Out Value */
+#define USART_RTOR_BLEN_Pos          (24U)
+#define USART_RTOR_BLEN_Msk          (0xFFUL << USART_RTOR_BLEN_Pos)           /*!< 0xFF000000 */
+#define USART_RTOR_BLEN              USART_RTOR_BLEN_Msk                       /*!< Block Length */
+
+/*******************  Bit definition for USART_RQR register  ******************/
+#define USART_RQR_ABRRQ        ((uint16_t)0x0001)                              /*!< Auto-Baud Rate Request */
+#define USART_RQR_SBKRQ        ((uint16_t)0x0002)                              /*!< Send Break Request */
+#define USART_RQR_MMRQ         ((uint16_t)0x0004)                              /*!< Mute Mode Request */
+#define USART_RQR_RXFRQ        ((uint16_t)0x0008)                              /*!< Receive Data flush Request */
+#define USART_RQR_TXFRQ        ((uint16_t)0x0010)                              /*!< Transmit data flush Request */
+
+/*******************  Bit definition for USART_ISR register  ******************/
+#define USART_ISR_PE_Pos             (0U)
+#define USART_ISR_PE_Msk             (0x1UL << USART_ISR_PE_Pos)               /*!< 0x00000001 */
+#define USART_ISR_PE                 USART_ISR_PE_Msk                          /*!< Parity Error */
+#define USART_ISR_FE_Pos             (1U)
+#define USART_ISR_FE_Msk             (0x1UL << USART_ISR_FE_Pos)               /*!< 0x00000002 */
+#define USART_ISR_FE                 USART_ISR_FE_Msk                          /*!< Framing Error */
+#define USART_ISR_NE_Pos             (2U)
+#define USART_ISR_NE_Msk             (0x1UL << USART_ISR_NE_Pos)               /*!< 0x00000004 */
+#define USART_ISR_NE                 USART_ISR_NE_Msk                          /*!< Noise detected Flag */
+#define USART_ISR_ORE_Pos            (3U)
+#define USART_ISR_ORE_Msk            (0x1UL << USART_ISR_ORE_Pos)              /*!< 0x00000008 */
+#define USART_ISR_ORE                USART_ISR_ORE_Msk                         /*!< OverRun Error */
+#define USART_ISR_IDLE_Pos           (4U)
+#define USART_ISR_IDLE_Msk           (0x1UL << USART_ISR_IDLE_Pos)             /*!< 0x00000010 */
+#define USART_ISR_IDLE               USART_ISR_IDLE_Msk                        /*!< IDLE line detected */
+#define USART_ISR_RXNE_RXFNE_Pos     (5U)
+#define USART_ISR_RXNE_RXFNE_Msk     (0x1UL << USART_ISR_RXNE_RXFNE_Pos)       /*!< 0x00000020 */
+#define USART_ISR_RXNE_RXFNE         USART_ISR_RXNE_RXFNE_Msk                  /*!< Read Data Register Not Empty/RXFIFO Not Empty */
+#define USART_ISR_TC_Pos             (6U)
+#define USART_ISR_TC_Msk             (0x1UL << USART_ISR_TC_Pos)               /*!< 0x00000040 */
+#define USART_ISR_TC                 USART_ISR_TC_Msk                          /*!< Transmission Complete */
+#define USART_ISR_TXE_TXFNF_Pos      (7U)
+#define USART_ISR_TXE_TXFNF_Msk      (0x1UL << USART_ISR_TXE_TXFNF_Pos)        /*!< 0x00000080 */
+#define USART_ISR_TXE_TXFNF          USART_ISR_TXE_TXFNF_Msk                   /*!< Transmit Data Register Empty/TXFIFO Not Full */
+#define USART_ISR_LBDF_Pos           (8U)
+#define USART_ISR_LBDF_Msk           (0x1UL << USART_ISR_LBDF_Pos)             /*!< 0x00000100 */
+#define USART_ISR_LBDF               USART_ISR_LBDF_Msk                        /*!< LIN Break Detection Flag */
+#define USART_ISR_CTSIF_Pos          (9U)
+#define USART_ISR_CTSIF_Msk          (0x1UL << USART_ISR_CTSIF_Pos)            /*!< 0x00000200 */
+#define USART_ISR_CTSIF              USART_ISR_CTSIF_Msk                       /*!< CTS interrupt flag */
+#define USART_ISR_CTS_Pos            (10U)
+#define USART_ISR_CTS_Msk            (0x1UL << USART_ISR_CTS_Pos)              /*!< 0x00000400 */
+#define USART_ISR_CTS                USART_ISR_CTS_Msk                         /*!< CTS flag */
+#define USART_ISR_RTOF_Pos           (11U)
+#define USART_ISR_RTOF_Msk           (0x1UL << USART_ISR_RTOF_Pos)             /*!< 0x00000800 */
+#define USART_ISR_RTOF               USART_ISR_RTOF_Msk                        /*!< Receiver Time Out */
+#define USART_ISR_EOBF_Pos           (12U)
+#define USART_ISR_EOBF_Msk           (0x1UL << USART_ISR_EOBF_Pos)             /*!< 0x00001000 */
+#define USART_ISR_EOBF               USART_ISR_EOBF_Msk                        /*!< End Of Block Flag */
+#define USART_ISR_UDR_Pos            (13U)
+#define USART_ISR_UDR_Msk            (0x1UL << USART_ISR_UDR_Pos)              /*!< 0x00002000 */
+#define USART_ISR_UDR                 USART_ISR_UDR_Msk                        /*!< SPI Slave Underrun Error Flag */
+#define USART_ISR_ABRE_Pos           (14U)
+#define USART_ISR_ABRE_Msk           (0x1UL << USART_ISR_ABRE_Pos)             /*!< 0x00004000 */
+#define USART_ISR_ABRE               USART_ISR_ABRE_Msk                        /*!< Auto-Baud Rate Error */
+#define USART_ISR_ABRF_Pos           (15U)
+#define USART_ISR_ABRF_Msk           (0x1UL << USART_ISR_ABRF_Pos)             /*!< 0x00008000 */
+#define USART_ISR_ABRF               USART_ISR_ABRF_Msk                        /*!< Auto-Baud Rate Flag */
+#define USART_ISR_BUSY_Pos           (16U)
+#define USART_ISR_BUSY_Msk           (0x1UL << USART_ISR_BUSY_Pos)             /*!< 0x00010000 */
+#define USART_ISR_BUSY               USART_ISR_BUSY_Msk                        /*!< Busy Flag */
+#define USART_ISR_CMF_Pos            (17U)
+#define USART_ISR_CMF_Msk            (0x1UL << USART_ISR_CMF_Pos)              /*!< 0x00020000 */
+#define USART_ISR_CMF                USART_ISR_CMF_Msk                         /*!< Character Match Flag */
+#define USART_ISR_SBKF_Pos           (18U)
+#define USART_ISR_SBKF_Msk           (0x1UL << USART_ISR_SBKF_Pos)             /*!< 0x00040000 */
+#define USART_ISR_SBKF               USART_ISR_SBKF_Msk                        /*!< Send Break Flag */
+#define USART_ISR_RWU_Pos            (19U)
+#define USART_ISR_RWU_Msk            (0x1UL << USART_ISR_RWU_Pos)              /*!< 0x00080000 */
+#define USART_ISR_RWU                USART_ISR_RWU_Msk                         /*!< Receive Wake Up from mute mode Flag */
+#define USART_ISR_WUF_Pos            (20U)
+#define USART_ISR_WUF_Msk            (0x1UL << USART_ISR_WUF_Pos)              /*!< 0x00100000 */
+#define USART_ISR_WUF                USART_ISR_WUF_Msk                         /*!< Wake Up from stop mode Flag */
+#define USART_ISR_TEACK_Pos          (21U)
+#define USART_ISR_TEACK_Msk          (0x1UL << USART_ISR_TEACK_Pos)            /*!< 0x00200000 */
+#define USART_ISR_TEACK              USART_ISR_TEACK_Msk                       /*!< Transmit Enable Acknowledge Flag */
+#define USART_ISR_REACK_Pos          (22U)
+#define USART_ISR_REACK_Msk          (0x1UL << USART_ISR_REACK_Pos)            /*!< 0x00400000 */
+#define USART_ISR_REACK              USART_ISR_REACK_Msk                       /*!< Receive Enable Acknowledge Flag */
+#define USART_ISR_TXFE_Pos           (23U)
+#define USART_ISR_TXFE_Msk           (0x1UL << USART_ISR_TXFE_Pos)             /*!< 0x00800000 */
+#define USART_ISR_TXFE               USART_ISR_TXFE_Msk                        /*!< TXFIFO Empty Flag */
+#define USART_ISR_RXFF_Pos           (24U)
+#define USART_ISR_RXFF_Msk           (0x1UL << USART_ISR_RXFF_Pos)             /*!< 0x01000000 */
+#define USART_ISR_RXFF               USART_ISR_RXFF_Msk                        /*!< RXFIFO Full Flag */
+#define USART_ISR_TCBGT_Pos          (25U)
+#define USART_ISR_TCBGT_Msk          (0x1UL << USART_ISR_TCBGT_Pos)            /*!< 0x02000000 */
+#define USART_ISR_TCBGT              USART_ISR_TCBGT_Msk                       /*!< Transmission Complete Before Guard Time Completion Flag */
+#define USART_ISR_RXFT_Pos           (26U)
+#define USART_ISR_RXFT_Msk           (0x1UL << USART_ISR_RXFT_Pos)             /*!< 0x04000000 */
+#define USART_ISR_RXFT               USART_ISR_RXFT_Msk                        /*!< RXFIFO Threshold Flag */
+#define USART_ISR_TXFT_Pos           (27U)
+#define USART_ISR_TXFT_Msk           (0x1UL << USART_ISR_TXFT_Pos)             /*!< 0x08000000 */
+#define USART_ISR_TXFT               USART_ISR_TXFT_Msk                        /*!< TXFIFO Threshold Flag */
+
+/*******************  Bit definition for USART_ICR register  ******************/
+#define USART_ICR_PECF_Pos           (0U)
+#define USART_ICR_PECF_Msk           (0x1UL << USART_ICR_PECF_Pos)             /*!< 0x00000001 */
+#define USART_ICR_PECF               USART_ICR_PECF_Msk                        /*!< Parity Error Clear Flag */
+#define USART_ICR_FECF_Pos           (1U)
+#define USART_ICR_FECF_Msk           (0x1UL << USART_ICR_FECF_Pos)             /*!< 0x00000002 */
+#define USART_ICR_FECF               USART_ICR_FECF_Msk                        /*!< Framing Error Clear Flag */
+#define USART_ICR_NECF_Pos           (2U)
+#define USART_ICR_NECF_Msk           (0x1UL << USART_ICR_NECF_Pos)             /*!< 0x00000004 */
+#define USART_ICR_NECF               USART_ICR_NECF_Msk                        /*!< Noise Error detected Clear Flag */
+#define USART_ICR_ORECF_Pos          (3U)
+#define USART_ICR_ORECF_Msk          (0x1UL << USART_ICR_ORECF_Pos)            /*!< 0x00000008 */
+#define USART_ICR_ORECF              USART_ICR_ORECF_Msk                       /*!< OverRun Error Clear Flag */
+#define USART_ICR_IDLECF_Pos         (4U)
+#define USART_ICR_IDLECF_Msk         (0x1UL << USART_ICR_IDLECF_Pos)           /*!< 0x00000010 */
+#define USART_ICR_IDLECF             USART_ICR_IDLECF_Msk                      /*!< IDLE line detected Clear Flag */
+#define USART_ICR_TXFECF_Pos         (5U)
+#define USART_ICR_TXFECF_Msk         (0x1UL << USART_ICR_TXFECF_Pos)           /*!< 0x00000020 */
+#define USART_ICR_TXFECF             USART_ICR_TXFECF_Msk                      /*!< TXFIFO Empty Clear Flag */
+#define USART_ICR_TCCF_Pos           (6U)
+#define USART_ICR_TCCF_Msk           (0x1UL << USART_ICR_TCCF_Pos)             /*!< 0x00000040 */
+#define USART_ICR_TCCF               USART_ICR_TCCF_Msk                        /*!< Transmission Complete Clear Flag */
+#define USART_ICR_TCBGTCF_Pos        (7U)
+#define USART_ICR_TCBGTCF_Msk        (0x1UL << USART_ICR_TCBGTCF_Pos)          /*!< 0x00000080 */
+#define USART_ICR_TCBGTCF            USART_ICR_TCBGTCF_Msk                     /*!< Transmission Complete Before Guard Time Clear Flag */
+#define USART_ICR_LBDCF_Pos          (8U)
+#define USART_ICR_LBDCF_Msk          (0x1UL << USART_ICR_LBDCF_Pos)            /*!< 0x00000100 */
+#define USART_ICR_LBDCF              USART_ICR_LBDCF_Msk                       /*!< LIN Break Detection Clear Flag */
+#define USART_ICR_CTSCF_Pos          (9U)
+#define USART_ICR_CTSCF_Msk          (0x1UL << USART_ICR_CTSCF_Pos)            /*!< 0x00000200 */
+#define USART_ICR_CTSCF              USART_ICR_CTSCF_Msk                       /*!< CTS Interrupt Clear Flag */
+#define USART_ICR_RTOCF_Pos          (11U)
+#define USART_ICR_RTOCF_Msk          (0x1UL << USART_ICR_RTOCF_Pos)            /*!< 0x00000800 */
+#define USART_ICR_RTOCF              USART_ICR_RTOCF_Msk                       /*!< Receiver Time Out Clear Flag */
+#define USART_ICR_EOBCF_Pos          (12U)
+#define USART_ICR_EOBCF_Msk          (0x1UL << USART_ICR_EOBCF_Pos)            /*!< 0x00001000 */
+#define USART_ICR_EOBCF              USART_ICR_EOBCF_Msk                       /*!< End Of Block Clear Flag */
+#define USART_ICR_UDRCF_Pos          (13U)
+#define USART_ICR_UDRCF_Msk          (0x1UL << USART_ICR_UDRCF_Pos)            /*!< 0x00002000 */
+#define USART_ICR_UDRCF              USART_ICR_UDRCF_Msk                       /*!< SPI Slave Underrun Clear Flag */
+#define USART_ICR_CMCF_Pos           (17U)
+#define USART_ICR_CMCF_Msk           (0x1UL << USART_ICR_CMCF_Pos)             /*!< 0x00020000 */
+#define USART_ICR_CMCF               USART_ICR_CMCF_Msk                        /*!< Character Match Clear Flag */
+#define USART_ICR_WUCF_Pos           (20U)
+#define USART_ICR_WUCF_Msk           (0x1UL << USART_ICR_WUCF_Pos)             /*!< 0x00100000 */
+#define USART_ICR_WUCF               USART_ICR_WUCF_Msk                        /*!< Wake Up from stop mode Clear Flag */
+
+/*******************  Bit definition for USART_RDR register  ******************/
+#define USART_RDR_RDR_Pos             (0U)
+#define USART_RDR_RDR_Msk             (0x1FFUL << USART_RDR_RDR_Pos)           /*!< 0x000001FF */
+#define USART_RDR_RDR                 USART_RDR_RDR_Msk                        /*!< RDR[8:0] bits (Receive Data value) */
+
+/*******************  Bit definition for USART_TDR register  ******************/
+#define USART_TDR_TDR_Pos             (0U)
+#define USART_TDR_TDR_Msk             (0x1FFUL << USART_TDR_TDR_Pos)           /*!< 0x000001FF */
+#define USART_TDR_TDR                 USART_TDR_TDR_Msk                        /*!< TDR[8:0] bits (Transmit Data value) */
+
+/*******************  Bit definition for USART_PRESC register  ****************/
+#define USART_PRESC_PRESCALER_Pos    (0U)
+#define USART_PRESC_PRESCALER_Msk    (0xFUL << USART_PRESC_PRESCALER_Pos)      /*!< 0x0000000F */
+#define USART_PRESC_PRESCALER        USART_PRESC_PRESCALER_Msk                 /*!< PRESCALER[3:0] bits (Clock prescaler) */
+#define USART_PRESC_PRESCALER_0      (0x1UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000001 */
+#define USART_PRESC_PRESCALER_1      (0x2UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000002 */
+#define USART_PRESC_PRESCALER_2      (0x4UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000004 */
+#define USART_PRESC_PRESCALER_3      (0x8UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000008 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 VREFBUF                                    */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for VREFBUF_CSR register  ****************/
+#define VREFBUF_CSR_ENVR_Pos    (0U)
+#define VREFBUF_CSR_ENVR_Msk    (0x1UL << VREFBUF_CSR_ENVR_Pos)                /*!< 0x00000001 */
+#define VREFBUF_CSR_ENVR        VREFBUF_CSR_ENVR_Msk                           /*!<Voltage reference buffer enable */
+#define VREFBUF_CSR_HIZ_Pos     (1U)
+#define VREFBUF_CSR_HIZ_Msk     (0x1UL << VREFBUF_CSR_HIZ_Pos)                 /*!< 0x00000002 */
+#define VREFBUF_CSR_HIZ         VREFBUF_CSR_HIZ_Msk                            /*!<High impedance mode             */
+#define VREFBUF_CSR_VRS_Pos     (2U)
+#define VREFBUF_CSR_VRS_Msk     (0x1UL << VREFBUF_CSR_VRS_Pos)                 /*!< 0x00000004 */
+#define VREFBUF_CSR_VRS         VREFBUF_CSR_VRS_Msk                            /*!<Voltage reference scale         */
+#define VREFBUF_CSR_VRR_Pos     (3U)
+#define VREFBUF_CSR_VRR_Msk     (0x1UL << VREFBUF_CSR_VRR_Pos)                 /*!< 0x00000008 */
+#define VREFBUF_CSR_VRR         VREFBUF_CSR_VRR_Msk                            /*!<Voltage reference buffer ready  */
+
+/*******************  Bit definition for VREFBUF_CCR register  ******************/
+#define VREFBUF_CCR_TRIM_Pos    (0U)
+#define VREFBUF_CCR_TRIM_Msk    (0x3FUL << VREFBUF_CCR_TRIM_Pos)               /*!< 0x0000003F */
+#define VREFBUF_CCR_TRIM        VREFBUF_CCR_TRIM_Msk                           /*!<TRIM[5:0] bits (Trimming code)  */
+
+/******************************************************************************/
+/*                                                                            */
+/*                            Window WATCHDOG                                 */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for WWDG_CR register  ********************/
+#define WWDG_CR_T_Pos           (0U)
+#define WWDG_CR_T_Msk           (0x7FUL << WWDG_CR_T_Pos)                      /*!< 0x0000007F */
+#define WWDG_CR_T               WWDG_CR_T_Msk                                  /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
+#define WWDG_CR_T_0             (0x01UL << WWDG_CR_T_Pos)                      /*!< 0x00000001 */
+#define WWDG_CR_T_1             (0x02UL << WWDG_CR_T_Pos)                      /*!< 0x00000002 */
+#define WWDG_CR_T_2             (0x04UL << WWDG_CR_T_Pos)                      /*!< 0x00000004 */
+#define WWDG_CR_T_3             (0x08UL << WWDG_CR_T_Pos)                      /*!< 0x00000008 */
+#define WWDG_CR_T_4             (0x10UL << WWDG_CR_T_Pos)                      /*!< 0x00000010 */
+#define WWDG_CR_T_5             (0x20UL << WWDG_CR_T_Pos)                      /*!< 0x00000020 */
+#define WWDG_CR_T_6             (0x40UL << WWDG_CR_T_Pos)                      /*!< 0x00000040 */
+
+#define WWDG_CR_WDGA_Pos        (7U)
+#define WWDG_CR_WDGA_Msk        (0x1UL << WWDG_CR_WDGA_Pos)                    /*!< 0x00000080 */
+#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               /*!<Activation bit */
+
+/*******************  Bit definition for WWDG_CFR register  *******************/
+#define WWDG_CFR_W_Pos          (0U)
+#define WWDG_CFR_W_Msk          (0x7FUL << WWDG_CFR_W_Pos)                     /*!< 0x0000007F */
+#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 /*!<W[6:0] bits (7-bit window value) */
+#define WWDG_CFR_W_0            (0x01UL << WWDG_CFR_W_Pos)                     /*!< 0x00000001 */
+#define WWDG_CFR_W_1            (0x02UL << WWDG_CFR_W_Pos)                     /*!< 0x00000002 */
+#define WWDG_CFR_W_2            (0x04UL << WWDG_CFR_W_Pos)                     /*!< 0x00000004 */
+#define WWDG_CFR_W_3            (0x08UL << WWDG_CFR_W_Pos)                     /*!< 0x00000008 */
+#define WWDG_CFR_W_4            (0x10UL << WWDG_CFR_W_Pos)                     /*!< 0x00000010 */
+#define WWDG_CFR_W_5            (0x20UL << WWDG_CFR_W_Pos)                     /*!< 0x00000020 */
+#define WWDG_CFR_W_6            (0x40UL << WWDG_CFR_W_Pos)                     /*!< 0x00000040 */
+
+#define WWDG_CFR_WDGTB_Pos      (11U)
+#define WWDG_CFR_WDGTB_Msk      (0x7UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00003800 */
+#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             /*!<WDGTB[2:0] bits (Timer Base) */
+#define WWDG_CFR_WDGTB_0        (0x1UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00000800 */
+#define WWDG_CFR_WDGTB_1        (0x2UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00001000 */
+#define WWDG_CFR_WDGTB_2        (0x4UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00002000 */
+
+#define WWDG_CFR_EWI_Pos        (9U)
+#define WWDG_CFR_EWI_Msk        (0x1UL << WWDG_CFR_EWI_Pos)                    /*!< 0x00000200 */
+#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               /*!<Early Wakeup Interrupt */
+
+/*******************  Bit definition for WWDG_SR register  ********************/
+#define WWDG_SR_EWIF_Pos        (0U)
+#define WWDG_SR_EWIF_Msk        (0x1UL << WWDG_SR_EWIF_Pos)                    /*!< 0x00000001 */
+#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               /*!<Early Wakeup Interrupt Flag */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                Debug MCU                                   */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for DBG_IDCODE register  *************/
+#define DBG_IDCODE_DEV_ID_Pos                          (0U)
+#define DBG_IDCODE_DEV_ID_Msk                          (0xFFFUL << DBG_IDCODE_DEV_ID_Pos)  /*!< 0x00000FFF */
+#define DBG_IDCODE_DEV_ID                              DBG_IDCODE_DEV_ID_Msk
+#define DBG_IDCODE_REV_ID_Pos                          (16U)
+#define DBG_IDCODE_REV_ID_Msk                          (0xFFFFUL << DBG_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
+#define DBG_IDCODE_REV_ID                              DBG_IDCODE_REV_ID_Msk
+
+/********************  Bit definition for DBG_CR register  *****************/
+#define DBG_CR_DBG_STOP_Pos                            (1U)
+#define DBG_CR_DBG_STOP_Msk                            (0x1UL << DBG_CR_DBG_STOP_Pos)      /*!< 0x00000002 */
+#define DBG_CR_DBG_STOP                                DBG_CR_DBG_STOP_Msk
+#define DBG_CR_DBG_STANDBY_Pos                         (2U)
+#define DBG_CR_DBG_STANDBY_Msk                         (0x1UL << DBG_CR_DBG_STANDBY_Pos)   /*!< 0x00000004 */
+#define DBG_CR_DBG_STANDBY                             DBG_CR_DBG_STANDBY_Msk
+
+
+/********************  Bit definition for DBG_APB_FZ1 register  ***********/
+#define DBG_APB_FZ1_DBG_TIM2_STOP_Pos                  (0U)
+#define DBG_APB_FZ1_DBG_TIM2_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */
+#define DBG_APB_FZ1_DBG_TIM2_STOP                      DBG_APB_FZ1_DBG_TIM2_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Pos                  (1U)
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */
+#define DBG_APB_FZ1_DBG_TIM3_STOP                      DBG_APB_FZ1_DBG_TIM3_STOP_Msk
+#define DBG_APB_FZ1_DBG_RTC_STOP_Pos                   (10U)
+#define DBG_APB_FZ1_DBG_RTC_STOP_Msk                   (0x1UL << DBG_APB_FZ1_DBG_RTC_STOP_Pos)  /*!< 0x00000400 */
+#define DBG_APB_FZ1_DBG_RTC_STOP                       DBG_APB_FZ1_DBG_RTC_STOP_Msk
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Pos                  (11U)
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */
+#define DBG_APB_FZ1_DBG_WWDG_STOP                      DBG_APB_FZ1_DBG_WWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Pos                  (12U)
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */
+#define DBG_APB_FZ1_DBG_IWDG_STOP                      DBG_APB_FZ1_DBG_IWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos    (21U)
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk    (0x1UL << DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos) /*!< 0x00200000 */
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP        DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP_Pos                (30U)
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP_Msk                (0x1UL << DBG_APB_FZ1_DBG_LPTIM2_STOP_Pos) /*!< 0x40000000 */
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP                    DBG_APB_FZ1_DBG_LPTIM2_STOP_Msk
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP_Pos                (31U)
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP_Msk                (0x1UL << DBG_APB_FZ1_DBG_LPTIM1_STOP_Pos) /*!< 0x80000000 */
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP                    DBG_APB_FZ1_DBG_LPTIM1_STOP_Msk
+
+/********************  Bit definition for DBG_APB_FZ2 register  ************/
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Pos                  (11U)
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Msk                  (0x1UL << DBG_APB_FZ2_DBG_TIM1_STOP_Pos)  /*!< 0x00000800 */
+#define DBG_APB_FZ2_DBG_TIM1_STOP                      DBG_APB_FZ2_DBG_TIM1_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Pos                 (15U)
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM14_STOP_Pos) /*!< 0x00008000 */
+#define DBG_APB_FZ2_DBG_TIM14_STOP                     DBG_APB_FZ2_DBG_TIM14_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Pos                 (17U)
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM16_STOP_Pos) /*!< 0x00020000 */
+#define DBG_APB_FZ2_DBG_TIM16_STOP                     DBG_APB_FZ2_DBG_TIM16_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Pos                 (18U)
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM17_STOP_Pos) /*!< 0x00040000 */
+#define DBG_APB_FZ2_DBG_TIM17_STOP                     DBG_APB_FZ2_DBG_TIM17_STOP_Msk
+
+
+/** @addtogroup Exported_macros
+  * @{
+  */
+
+/******************************* ADC Instances ********************************/
+#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
+
+#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)
+
+/******************************* AES Instances ********************************/
+#define IS_AES_ALL_INSTANCE(INSTANCE) ((INSTANCE) == AES)
+
+
+
+/******************************* CRC Instances ********************************/
+#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
+
+
+/******************************** DMA Instances *******************************/
+#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \
+                                       ((INSTANCE) == DMA1_Channel2) || \
+                                       ((INSTANCE) == DMA1_Channel3) || \
+                                       ((INSTANCE) == DMA1_Channel4) || \
+                                       ((INSTANCE) == DMA1_Channel5))
+/******************************** DMAMUX Instances ****************************/
+#define IS_DMAMUX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DMAMUX1)
+
+#define IS_DMAMUX_REQUEST_GEN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMAMUX1_RequestGenerator0) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator1) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator2) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator3))
+
+/******************************* GPIO Instances *******************************/
+#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                        ((INSTANCE) == GPIOB) || \
+                                        ((INSTANCE) == GPIOC) || \
+                                        ((INSTANCE) == GPIOD) || \
+                                        ((INSTANCE) == GPIOF))
+/******************************* GPIO AF Instances ****************************/
+#define IS_GPIO_AF_INSTANCE(INSTANCE)   IS_GPIO_ALL_INSTANCE(INSTANCE)
+
+/**************************** GPIO Lock Instances *****************************/
+#define IS_GPIO_LOCK_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                         ((INSTANCE) == GPIOB) || \
+                                         ((INSTANCE) == GPIOC))
+
+/******************************** I2C Instances *******************************/
+#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
+                                       ((INSTANCE) == I2C2))
+
+/******************************* RNG Instances ********************************/
+#define IS_RNG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RNG)
+
+/****************************** RTC Instances *********************************/
+#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)
+
+/****************************** SMBUS Instances *******************************/
+#define IS_SMBUS_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))
+
+/****************************** WAKEUP_FROMSTOP Instances *******************************/
+#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))
+
+/******************************** SPI Instances *******************************/
+#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
+                                       ((INSTANCE) == SPI2))
+
+/******************************** SPI Instances *******************************/
+#define IS_I2S_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == SPI1)
+
+/****************** LPTIM Instances : All supported instances *****************/
+#define IS_LPTIM_INSTANCE(INSTANCE)     (((INSTANCE) == LPTIM1) || \
+                                         ((INSTANCE) == LPTIM2))
+
+/****************** LPTIM Instances : All supported instances *****************/
+#define IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)
+
+/****************** TIM Instances : All supported instances *******************/
+#define IS_TIM_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 32 bits counter ****************/
+#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) ((INSTANCE) == TIM2)
+
+/****************** TIM Instances : supporting the break function *************/
+#define IS_TIM_BREAK_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \
+                                            ((INSTANCE) == TIM16)   || \
+                                            ((INSTANCE) == TIM17))
+
+/************** TIM Instances : supporting Break source selection *************/
+#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                               ((INSTANCE) == TIM16)  || \
+                                               ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 2 break inputs *****************/
+#define IS_TIM_BKIN2_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/************* TIM Instances : at least 1 capture/compare channel *************/
+#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : at least 2 capture/compare channels *************/
+#define IS_TIM_CC2_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3))
+
+/************ TIM Instances : at least 3 capture/compare channels *************/
+#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3))
+
+/************ TIM Instances : at least 4 capture/compare channels *************/
+#define IS_TIM_CC4_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : at least 5 capture/compare channels *******/
+#define IS_TIM_CC5_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : at least 6 capture/compare channels *******/
+#define IS_TIM_CC6_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.COMDE) *******/
+#define IS_TIM_CCDMA_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : DMA requests generation (TIMx_DIER.UDE) ***/
+#define IS_TIM_DMA_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.CCxDE) *******/
+#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM14)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************** TIM Instances : DMA burst feature ***********************/
+#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************* TIM Instances : output(s) available **********************/
+#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
+    ((((INSTANCE) == TIM1) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4) ||          \
+      ((CHANNEL) == TIM_CHANNEL_5) ||          \
+      ((CHANNEL) == TIM_CHANNEL_6)))           \
+     ||                                        \
+     (((INSTANCE) == TIM2) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM3) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM14) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM16) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM17) &&                 \
+      (((CHANNEL) == TIM_CHANNEL_1))))
+
+/****************** TIM Instances : supporting complementary output(s) ********/
+#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
+   ((((INSTANCE) == TIM1) &&                    \
+     (((CHANNEL) == TIM_CHANNEL_1) ||           \
+      ((CHANNEL) == TIM_CHANNEL_2) ||           \
+      ((CHANNEL) == TIM_CHANNEL_3)))            \
+    ||                                          \
+    (((INSTANCE) == TIM16) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1))              \
+    ||                                          \
+    (((INSTANCE) == TIM17) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1)))
+
+/****************** TIM Instances : supporting clock division *****************/
+#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)    || \
+                                                    ((INSTANCE) == TIM2)    || \
+                                                    ((INSTANCE) == TIM3)    || \
+                                                    ((INSTANCE) == TIM14)   || \
+                                                    ((INSTANCE) == TIM16)   || \
+                                                    ((INSTANCE) == TIM17))
+
+/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/
+#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/
+#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting combined 3-phase PWM mode ******/
+#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : supporting commutation event generation ***/
+#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                     ((INSTANCE) == TIM16)  || \
+                                                     ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting counting mode selection ********/
+#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting encoder interface **************/
+#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                      ((INSTANCE) == TIM2)  || \
+                                                      ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting Hall sensor interface **********/
+#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                         ((INSTANCE) == TIM2)   || \
+                                                         ((INSTANCE) == TIM3))
+
+/**************** TIM Instances : external trigger input available ************/
+#define IS_TIM_ETR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3))
+
+/************* TIM Instances : supporting ETR source selection ***************/
+#define IS_TIM_ETRSEL_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                             ((INSTANCE) == TIM2)  || \
+                                             ((INSTANCE) == TIM3))
+
+/****** TIM Instances : Master mode available (TIMx_CR2.MMS available )********/
+#define IS_TIM_MASTER_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3))
+
+/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
+#define IS_TIM_SLAVE_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting OCxREF clear *******************/
+#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \
+                                                       ((INSTANCE) == TIM2) || \
+                                                       ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting bitfield OCCS in SMCR register *******************/
+#define IS_TIM_OCCS_INSTANCE(INSTANCE)                (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM2)  || \
+                                                       ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : remapping capability **********************/
+#define IS_TIM_REMAP_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting repetition counter *************/
+#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM16) || \
+                                                       ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/
+#define IS_TIM_TRGO2_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************* TIM Instances : Timer input XOR function *****************/
+#define IS_TIM_XOR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3))
+
+/******************* TIM Instances : Timer input selection ********************/
+#define IS_TIM_TISEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : Advanced timers  ********************************/
+#define IS_TIM_ADVANCED_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************** UART Instances : Asynchronous mode **********************/
+#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                    ((INSTANCE) == USART2))
+
+/******************** USART Instances : Synchronous mode **********************/
+#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                     ((INSTANCE) == USART2))
+/****************** UART Instances : Hardware Flow control ********************/
+#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                           ((INSTANCE) == USART2) || \
+                                           ((INSTANCE) == LPUART1))
+
+/********************* USART Instances : Smard card mode ***********************/
+#define IS_SMARTCARD_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
+/****************** UART Instances : Auto Baud Rate detection ****************/
+#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
+/******************** UART Instances : Half-Duplex mode **********************/
+#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                 ((INSTANCE) == USART2) || \
+                                                 ((INSTANCE) == LPUART1))
+
+/******************** UART Instances : LIN mode **********************/
+#define IS_UART_LIN_INSTANCE(INSTANCE)   ((INSTANCE) == USART1)
+/******************** UART Instances : Wake-up from Stop mode **********************/
+#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                      ((INSTANCE) == LPUART1))
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \
+                                                      ((INSTANCE) == USART2) || \
+                                                      ((INSTANCE) == LPUART1))
+
+/****************** UART Instances : SPI Slave selection mode ***************/
+#define IS_UART_SPI_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                              ((INSTANCE) == USART2))
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_FIFO_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \
+                                             ((INSTANCE) == LPUART1))
+
+/*********************** UART Instances : IRDA mode ***************************/
+#define IS_IRDA_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
+
+/******************** LPUART Instance *****************************************/
+#define IS_LPUART_INSTANCE(INSTANCE)    ((INSTANCE) == LPUART1)
+
+/****************************** IWDG Instances ********************************/
+#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)
+
+/****************************** WWDG Instances ********************************/
+#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)
+
+
+/**
+  * @}
+  */
+
+ /**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* STM32G041xx_H */
+
+/**
+  * @}
+  */
+
+  /**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g050xx.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g050xx.h
new file mode 100644
index 0000000..73e63a1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g050xx.h
@@ -0,0 +1,7459 @@
+/**
+  ******************************************************************************
+  * @file    stm32g050xx.h
+  * @author  MCD Application Team
+  * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer Header File.
+  *          This file contains all the peripheral register's definitions, bits
+  *          definitions and memory mapping for stm32g050xx devices.
+  *
+  *          This file contains:
+  *           - Data structures and the address mapping for all peripherals
+  *           - Peripheral's registers declarations and bits definition
+  *           - Macros to access peripheral's registers hardware
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+/** @addtogroup CMSIS_Device
+  * @{
+  */
+
+/** @addtogroup stm32g050xx
+  * @{
+  */
+
+#ifndef STM32G050xx_H
+#define STM32G050xx_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif /* __cplusplus */
+
+/** @addtogroup Configuration_section_for_CMSIS
+  * @{
+  */
+
+/**
+  * @brief Configuration of the Cortex-M0+ Processor and Core Peripherals
+   */
+#define __CM0PLUS_REV             0U /*!< Core Revision r0p0                            */
+#define __MPU_PRESENT             1U /*!< STM32G0xx  provides an MPU                    */
+#define __VTOR_PRESENT            1U /*!< Vector  Table  Register supported             */
+#define __NVIC_PRIO_BITS          2U /*!< STM32G0xx uses 2 Bits for the Priority Levels */
+#define __Vendor_SysTickConfig    0U /*!< Set to 1 if different SysTick Config is used  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_interrupt_number_definition
+  * @{
+  */
+
+/**
+ * @brief stm32g050xx Interrupt Number Definition, according to the selected device
+ *        in @ref Library_configuration_section
+ */
+
+/*!< Interrupt Number Definition */
+typedef enum
+{
+/******  Cortex-M0+ Processor Exceptions Numbers ***************************************************************/
+  NonMaskableInt_IRQn         = -14,    /*!< 2 Non Maskable Interrupt                                          */
+  HardFault_IRQn              = -13,    /*!< 3 Cortex-M Hard Fault Interrupt                                   */
+  SVC_IRQn                    = -5,     /*!< 11 Cortex-M SV Call Interrupt                                     */
+  PendSV_IRQn                 = -2,     /*!< 14 Cortex-M Pend SV Interrupt                                     */
+  SysTick_IRQn                = -1,     /*!< 15 Cortex-M System Tick Interrupt                                 */
+/******  STM32G0xxxx specific Interrupt Numbers ****************************************************************/
+  WWDG_IRQn                   = 0,      /*!< Window WatchDog Interrupt                                         */
+  RTC_TAMP_IRQn               = 2,      /*!< RTC interrupt through the EXTI line 19 & 21                       */
+  FLASH_IRQn                  = 3,      /*!< FLASH global Interrupt                                            */
+  RCC_IRQn                    = 4,      /*!< RCC global Interrupt                                              */
+  EXTI0_1_IRQn                = 5,      /*!< EXTI 0 and 1 Interrupts                                           */
+  EXTI2_3_IRQn                = 6,      /*!< EXTI Line 2 and 3 Interrupts                                      */
+  EXTI4_15_IRQn               = 7,      /*!< EXTI Line 4 to 15 Interrupts                                      */
+  DMA1_Channel1_IRQn          = 9,      /*!< DMA1 Channel 1 Interrupt                                          */
+  DMA1_Channel2_3_IRQn        = 10,     /*!< DMA1 Channel 2 and Channel 3 Interrupts                           */
+  DMA1_Ch4_7_DMAMUX1_OVR_IRQn = 11,     /*!< DMA1 Channel 4 to Channel 7 and DMAMUX1 Overrun Interrupts        */
+  ADC1_IRQn                   = 12,     /*!< ADC1 Interrupts                                                   */
+  TIM1_BRK_UP_TRG_COM_IRQn    = 13,     /*!< TIM1 Break, Update, Trigger and Commutation Interrupts            */
+  TIM1_CC_IRQn                = 14,     /*!< TIM1 Capture Compare Interrupt                                    */
+  TIM3_IRQn                   = 16,     /*!< TIM3 global Interrupt                                             */
+  TIM6_IRQn                   = 17,     /*!< TIM6 global Interrupts                                            */
+  TIM7_IRQn                   = 18,     /*!< TIM7 global Interrupt                                             */
+  TIM14_IRQn                  = 19,     /*!< TIM14 global Interrupt                                            */
+  TIM15_IRQn                  = 20,     /*!< TIM15 global Interrupt                                            */
+  TIM16_IRQn                  = 21,     /*!< TIM16 global Interrupt                                            */
+  TIM17_IRQn                  = 22,     /*!< TIM17 global Interrupt                                            */
+  I2C1_IRQn                   = 23,     /*!< I2C1 Interrupt  (combined with EXTI 23)                           */
+  I2C2_IRQn                   = 24,     /*!< I2C2 Interrupt                                                    */
+  SPI1_IRQn                   = 25,     /*!< SPI1/I2S1 Interrupt                                               */
+  SPI2_IRQn                   = 26,     /*!< SPI2 Interrupt                                                    */
+  USART1_IRQn                 = 27,     /*!< USART1 Interrupt                                                  */
+  USART2_IRQn                 = 28,     /*!< USART2 Interrupt                                                  */
+} IRQn_Type;
+
+/**
+  * @}
+  */
+
+#include "core_cm0plus.h"               /* Cortex-M0+ processor and core peripherals */
+#include "system_stm32g0xx.h"
+#include <stdint.h>
+
+/** @addtogroup Peripheral_registers_structures
+  * @{
+  */
+
+/**
+  * @brief Analog to Digital Converter
+  */
+typedef struct
+{
+  __IO uint32_t ISR;          /*!< ADC interrupt and status register,             Address offset: 0x00 */
+  __IO uint32_t IER;          /*!< ADC interrupt enable register,                 Address offset: 0x04 */
+  __IO uint32_t CR;           /*!< ADC control register,                          Address offset: 0x08 */
+  __IO uint32_t CFGR1;        /*!< ADC configuration register 1,                  Address offset: 0x0C */
+  __IO uint32_t CFGR2;        /*!< ADC configuration register 2,                  Address offset: 0x10 */
+  __IO uint32_t SMPR;         /*!< ADC sampling time register,                    Address offset: 0x14 */
+       uint32_t RESERVED1;    /*!< Reserved,                                                      0x18 */
+       uint32_t RESERVED2;    /*!< Reserved,                                                      0x1C */
+  __IO uint32_t TR1;          /*!< ADC analog watchdog 1 threshold register,      Address offset: 0x20 */
+  __IO uint32_t TR2;          /*!< ADC analog watchdog 2 threshold register,      Address offset: 0x24 */
+  __IO uint32_t CHSELR;       /*!< ADC group regular sequencer register,          Address offset: 0x28 */
+  __IO uint32_t TR3;          /*!< ADC analog watchdog 3 threshold register,      Address offset: 0x2C */
+       uint32_t RESERVED3[4]; /*!< Reserved,                                               0x30 - 0x3C */
+  __IO uint32_t DR;           /*!< ADC group regular data register,               Address offset: 0x40 */
+       uint32_t RESERVED4[23];/*!< Reserved,                                               0x44 - 0x9C */
+  __IO uint32_t AWD2CR;       /*!< ADC analog watchdog 2 configuration register,  Address offset: 0xA0 */
+  __IO uint32_t AWD3CR;       /*!< ADC analog watchdog 3 configuration register,  Address offset: 0xA4 */
+       uint32_t RESERVED5[3]; /*!< Reserved,                                               0xA8 - 0xB0 */
+  __IO uint32_t CALFACT;      /*!< ADC Calibration factor register,               Address offset: 0xB4 */
+} ADC_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t CCR;          /*!< ADC common configuration register,             Address offset: ADC1 base address + 0x308 */
+} ADC_Common_TypeDef;
+
+
+
+
+/**
+  * @brief CRC calculation unit
+  */
+typedef struct
+{
+  __IO uint32_t DR;             /*!< CRC Data register,                         Address offset: 0x00 */
+  __IO uint32_t IDR;            /*!< CRC Independent data register,             Address offset: 0x04 */
+  __IO uint32_t CR;             /*!< CRC Control register,                      Address offset: 0x08 */
+       uint32_t RESERVED1;      /*!< Reserved,                                                  0x0C */
+  __IO uint32_t INIT;           /*!< Initial CRC value register,                Address offset: 0x10 */
+  __IO uint32_t POL;            /*!< CRC polynomial register,                   Address offset: 0x14 */
+} CRC_TypeDef;
+
+
+/**
+  * @brief Debug MCU
+  */
+typedef struct
+{
+  __IO uint32_t IDCODE;      /*!< MCU device ID code,              Address offset: 0x00 */
+  __IO uint32_t CR;          /*!< Debug configuration register,    Address offset: 0x04 */
+  __IO uint32_t APBFZ1;      /*!< Debug APB freeze register 1,     Address offset: 0x08 */
+  __IO uint32_t APBFZ2;      /*!< Debug APB freeze register 2,     Address offset: 0x0C */
+} DBG_TypeDef;
+
+/**
+  * @brief DMA Controller
+  */
+typedef struct
+{
+  __IO uint32_t CCR;         /*!< DMA channel x configuration register        */
+  __IO uint32_t CNDTR;       /*!< DMA channel x number of data register       */
+  __IO uint32_t CPAR;        /*!< DMA channel x peripheral address register   */
+  __IO uint32_t CMAR;        /*!< DMA channel x memory address register       */
+} DMA_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t ISR;         /*!< DMA interrupt status register,                 Address offset: 0x00 */
+  __IO uint32_t IFCR;        /*!< DMA interrupt flag clear register,             Address offset: 0x04 */
+} DMA_TypeDef;
+
+/**
+  * @brief DMA Multiplexer
+  */
+typedef struct
+{
+  __IO uint32_t   CCR;       /*!< DMA Multiplexer Channel x Control Register    Address offset: 0x0004 * (channel x) */
+}DMAMUX_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   CSR;       /*!< DMA Channel Status Register                    Address offset: 0x0080   */
+  __IO uint32_t   CFR;       /*!< DMA Channel Clear Flag Register                Address offset: 0x0084   */
+}DMAMUX_ChannelStatus_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGCR;        /*!< DMA Request Generator x Control Register     Address offset: 0x0100 + 0x0004 * (Req Gen x) */
+}DMAMUX_RequestGen_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGSR;        /*!< DMA Request Generator Status Register        Address offset: 0x0140   */
+  __IO uint32_t   RGCFR;       /*!< DMA Request Generator Clear Flag Register    Address offset: 0x0144   */
+}DMAMUX_RequestGenStatus_TypeDef;
+
+/**
+  * @brief Asynch Interrupt/Event Controller (EXTI)
+  */
+typedef struct
+{
+  __IO uint32_t RTSR1;          /*!< EXTI Rising Trigger Selection Register 1,        Address offset:   0x00 */
+  __IO uint32_t FTSR1;          /*!< EXTI Falling Trigger Selection Register 1,       Address offset:   0x04 */
+  __IO uint32_t SWIER1;         /*!< EXTI Software Interrupt event Register 1,        Address offset:   0x08 */
+  __IO uint32_t RPR1;           /*!< EXTI Rising Pending Register 1,                  Address offset:   0x0C */
+  __IO uint32_t FPR1;           /*!< EXTI Falling Pending Register 1,                 Address offset:   0x10 */
+       uint32_t RESERVED1[3];   /*!< Reserved 1,                                                0x14 -- 0x1C */
+       uint32_t RESERVED2[5];   /*!< Reserved 2,                                                0x20 -- 0x30 */
+       uint32_t RESERVED3[11];  /*!< Reserved 3,                                                0x34 -- 0x5C */
+  __IO uint32_t EXTICR[4];      /*!< EXTI External Interrupt Configuration Register,            0x60 -- 0x6C */
+       uint32_t RESERVED4[4];   /*!< Reserved 4,                                                0x70 -- 0x7C */
+  __IO uint32_t IMR1;           /*!< EXTI Interrupt Mask Register 1,                  Address offset:   0x80 */
+  __IO uint32_t EMR1;           /*!< EXTI Event Mask Register 1,                      Address offset:   0x84 */
+} EXTI_TypeDef;
+
+/**
+  * @brief FLASH Registers
+  */
+typedef struct
+{
+  __IO uint32_t ACR;          /*!< FLASH Access Control register,                     Address offset: 0x00 */
+       uint32_t RESERVED1;    /*!< Reserved1,                                         Address offset: 0x04 */
+  __IO uint32_t KEYR;         /*!< FLASH Key register,                                Address offset: 0x08 */
+  __IO uint32_t OPTKEYR;      /*!< FLASH Option Key register,                         Address offset: 0x0C */
+  __IO uint32_t SR;           /*!< FLASH Status register,                             Address offset: 0x10 */
+  __IO uint32_t CR;           /*!< FLASH Control register,                            Address offset: 0x14 */
+  __IO uint32_t ECCR;         /*!< FLASH ECC register,                                Address offset: 0x18 */
+       uint32_t RESERVED2;    /*!< Reserved2,                                         Address offset: 0x1C */
+  __IO uint32_t OPTR;         /*!< FLASH Option register,                             Address offset: 0x20 */
+  __IO uint32_t PCROP1ASR;    /*!< FLASH Bank PCROP area A Start address register,    Address offset: 0x24 */
+  __IO uint32_t PCROP1AER;    /*!< FLASH Bank PCROP area A End address register,      Address offset: 0x28 */
+  __IO uint32_t WRP1AR;       /*!< FLASH Bank WRP area A address register,            Address offset: 0x2C */
+  __IO uint32_t WRP1BR;       /*!< FLASH Bank WRP area B address register,            Address offset: 0x30 */
+  __IO uint32_t PCROP1BSR;    /*!< FLASH Bank PCROP area B Start address register,    Address offset: 0x34 */
+  __IO uint32_t PCROP1BER;    /*!< FLASH Bank PCROP area B End address register,      Address offset: 0x38 */
+} FLASH_TypeDef;
+
+/**
+  * @brief General Purpose I/O
+  */
+typedef struct
+{
+  __IO uint32_t MODER;       /*!< GPIO port mode register,               Address offset: 0x00      */
+  __IO uint32_t OTYPER;      /*!< GPIO port output type register,        Address offset: 0x04      */
+  __IO uint32_t OSPEEDR;     /*!< GPIO port output speed register,       Address offset: 0x08      */
+  __IO uint32_t PUPDR;       /*!< GPIO port pull-up/pull-down register,  Address offset: 0x0C      */
+  __IO uint32_t IDR;         /*!< GPIO port input data register,         Address offset: 0x10      */
+  __IO uint32_t ODR;         /*!< GPIO port output data register,        Address offset: 0x14      */
+  __IO uint32_t BSRR;        /*!< GPIO port bit set/reset  register,     Address offset: 0x18      */
+  __IO uint32_t LCKR;        /*!< GPIO port configuration lock register, Address offset: 0x1C      */
+  __IO uint32_t AFR[2];      /*!< GPIO alternate function registers,     Address offset: 0x20-0x24 */
+  __IO uint32_t BRR;         /*!< GPIO Bit Reset register,               Address offset: 0x28      */
+} GPIO_TypeDef;
+
+
+/**
+  * @brief Inter-integrated Circuit Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< I2C Control register 1,            Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< I2C Control register 2,            Address offset: 0x04 */
+  __IO uint32_t OAR1;        /*!< I2C Own address 1 register,        Address offset: 0x08 */
+  __IO uint32_t OAR2;        /*!< I2C Own address 2 register,        Address offset: 0x0C */
+  __IO uint32_t TIMINGR;     /*!< I2C Timing register,               Address offset: 0x10 */
+  __IO uint32_t TIMEOUTR;    /*!< I2C Timeout register,              Address offset: 0x14 */
+  __IO uint32_t ISR;         /*!< I2C Interrupt and status register, Address offset: 0x18 */
+  __IO uint32_t ICR;         /*!< I2C Interrupt clear register,      Address offset: 0x1C */
+  __IO uint32_t PECR;        /*!< I2C PEC register,                  Address offset: 0x20 */
+  __IO uint32_t RXDR;        /*!< I2C Receive data register,         Address offset: 0x24 */
+  __IO uint32_t TXDR;        /*!< I2C Transmit data register,        Address offset: 0x28 */
+} I2C_TypeDef;
+
+/**
+  * @brief Independent WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t KR;          /*!< IWDG Key register,       Address offset: 0x00 */
+  __IO uint32_t PR;          /*!< IWDG Prescaler register, Address offset: 0x04 */
+  __IO uint32_t RLR;         /*!< IWDG Reload register,    Address offset: 0x08 */
+  __IO uint32_t SR;          /*!< IWDG Status register,    Address offset: 0x0C */
+  __IO uint32_t WINR;        /*!< IWDG Window register,    Address offset: 0x10 */
+} IWDG_TypeDef;
+
+
+
+/**
+  * @brief Power Control
+  */
+typedef struct
+{
+  __IO uint32_t CR1;          /*!< PWR Power Control Register 1,                     Address offset: 0x00 */
+       uint32_t RESERVED0;    /*!< Reserved,                                         Address offset: 0x04 */
+  __IO uint32_t CR3;          /*!< PWR Power Control Register 3,                     Address offset: 0x08 */
+  __IO uint32_t CR4;          /*!< PWR Power Control Register 4,                     Address offset: 0x0C */
+  __IO uint32_t SR1;          /*!< PWR Power Status Register 1,                      Address offset: 0x10 */
+  __IO uint32_t SR2;          /*!< PWR Power Status Register 2,                      Address offset: 0x14 */
+  __IO uint32_t SCR;          /*!< PWR Power Status Clear Register,                  Address offset: 0x18 */
+       uint32_t RESERVED1;    /*!< Reserved,                                         Address offset: 0x1C */
+  __IO uint32_t PUCRA;        /*!< PWR Pull-Up Control Register of port A,           Address offset: 0x20 */
+  __IO uint32_t PDCRA;        /*!< PWR Pull-Down Control Register of port A,         Address offset: 0x24 */
+  __IO uint32_t PUCRB;        /*!< PWR Pull-Up Control Register of port B,           Address offset: 0x28 */
+  __IO uint32_t PDCRB;        /*!< PWR Pull-Down Control Register of port B,         Address offset: 0x2C */
+  __IO uint32_t PUCRC;        /*!< PWR Pull-Up Control Register of port C,           Address offset: 0x30 */
+  __IO uint32_t PDCRC;        /*!< PWR Pull-Down Control Register of port C,         Address offset: 0x34 */
+  __IO uint32_t PUCRD;        /*!< PWR Pull-Up Control Register of port D,           Address offset: 0x38 */
+  __IO uint32_t PDCRD;        /*!< PWR Pull-Down Control Register of port D,         Address offset: 0x3C */
+       uint32_t RESERVED2;    /*!< Reserved,                                         Address offset: 0x40 */
+       uint32_t RESERVED3;    /*!< Reserved,                                         Address offset: 0x44 */
+  __IO uint32_t PUCRF;        /*!< PWR Pull-Up Control Register of port F,           Address offset: 0x48 */
+  __IO uint32_t PDCRF;        /*!< PWR Pull-Down Control Register of port F,         Address offset: 0x4C */
+} PWR_TypeDef;
+
+/**
+  * @brief Reset and Clock Control
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< RCC Clock Sources Control Register,                                     Address offset: 0x00 */
+  __IO uint32_t ICSCR;       /*!< RCC Internal Clock Sources Calibration Register,                        Address offset: 0x04 */
+  __IO uint32_t CFGR;        /*!< RCC Regulated Domain Clocks Configuration Register,                     Address offset: 0x08 */
+  __IO uint32_t PLLCFGR;     /*!< RCC System PLL configuration Register,                                  Address offset: 0x0C */
+  __IO uint32_t RESERVED0;   /*!< Reserved,                                                               Address offset: 0x10 */
+  __IO uint32_t RESERVED1;   /*!< Reserved,                                                               Address offset: 0x14 */
+  __IO uint32_t CIER;        /*!< RCC Clock Interrupt Enable Register,                                    Address offset: 0x18 */
+  __IO uint32_t CIFR;        /*!< RCC Clock Interrupt Flag Register,                                      Address offset: 0x1C */
+  __IO uint32_t CICR;        /*!< RCC Clock Interrupt Clear Register,                                     Address offset: 0x20 */
+  __IO uint32_t IOPRSTR;     /*!< RCC IO port reset register,                                             Address offset: 0x24 */
+  __IO uint32_t AHBRSTR;     /*!< RCC AHB peripherals reset register,                                     Address offset: 0x28 */
+  __IO uint32_t APBRSTR1;    /*!< RCC APB peripherals reset register 1,                                   Address offset: 0x2C */
+  __IO uint32_t APBRSTR2;    /*!< RCC APB peripherals reset register 2,                                   Address offset: 0x30 */
+  __IO uint32_t IOPENR;      /*!< RCC IO port enable register,                                            Address offset: 0x34 */
+  __IO uint32_t AHBENR;      /*!< RCC AHB peripherals clock enable register,                              Address offset: 0x38 */
+  __IO uint32_t APBENR1;     /*!< RCC APB peripherals clock enable register1,                             Address offset: 0x3C */
+  __IO uint32_t APBENR2;     /*!< RCC APB peripherals clock enable register2,                             Address offset: 0x40 */
+  __IO uint32_t IOPSMENR;    /*!< RCC IO port clocks enable in sleep mode register,                       Address offset: 0x44 */
+  __IO uint32_t AHBSMENR;    /*!< RCC AHB peripheral clocks enable in sleep mode register,                Address offset: 0x48 */
+  __IO uint32_t APBSMENR1;   /*!< RCC APB peripheral clocks enable in sleep mode register1,               Address offset: 0x4C */
+  __IO uint32_t APBSMENR2;   /*!< RCC APB peripheral clocks enable in sleep mode register2,               Address offset: 0x50 */
+  __IO uint32_t CCIPR;       /*!< RCC Peripherals Independent Clocks Configuration Register,              Address offset: 0x54 */
+  __IO uint32_t RESERVED2;   /*!< Reserved,                                                               Address offset: 0x58 */
+  __IO uint32_t BDCR;        /*!< RCC Backup Domain Control Register,                                     Address offset: 0x5C */
+  __IO uint32_t CSR;         /*!< RCC Unregulated Domain Clock Control and Status Register,               Address offset: 0x60 */
+} RCC_TypeDef;
+
+/**
+  * @brief Real-Time Clock
+  */
+typedef struct
+{
+  __IO uint32_t TR;          /*!< RTC time register,                                         Address offset: 0x00 */
+  __IO uint32_t DR;          /*!< RTC date register,                                         Address offset: 0x04 */
+  __IO uint32_t SSR;         /*!< RTC sub second register,                                   Address offset: 0x08 */
+  __IO uint32_t ICSR;        /*!< RTC initialization control and status register,            Address offset: 0x0C */
+  __IO uint32_t PRER;        /*!< RTC prescaler register,                                    Address offset: 0x10 */
+  __IO uint32_t WUTR;        /*!< RTC wakeup timer register,                                 Address offset: 0x14 */
+  __IO uint32_t CR;          /*!< RTC control register,                                      Address offset: 0x18 */
+       uint32_t RESERVED0;   /*!< Reserved                                                   Address offset: 0x1C */
+       uint32_t RESERVED1;   /*!< Reserved                                                   Address offset: 0x20 */
+  __IO uint32_t WPR;         /*!< RTC write protection register,                             Address offset: 0x24 */
+  __IO uint32_t CALR;        /*!< RTC calibration register,                                  Address offset: 0x28 */
+  __IO uint32_t SHIFTR;      /*!< RTC shift control register,                                Address offset: 0x2C */
+  __IO uint32_t TSTR;        /*!< RTC time stamp time register,                              Address offset: 0x30 */
+  __IO uint32_t TSDR;        /*!< RTC time stamp date register,                              Address offset: 0x34 */
+  __IO uint32_t TSSSR;       /*!< RTC time-stamp sub second register,                        Address offset: 0x38 */
+       uint32_t RESERVED2;   /*!< Reserved                                                   Address offset: 0x1C */
+  __IO uint32_t ALRMAR;      /*!< RTC alarm A register,                                      Address offset: 0x40 */
+  __IO uint32_t ALRMASSR;    /*!< RTC alarm A sub second register,                           Address offset: 0x44 */
+  __IO uint32_t ALRMBR;      /*!< RTC alarm B register,                                      Address offset: 0x48 */
+  __IO uint32_t ALRMBSSR;    /*!< RTC alarm B sub second register,                           Address offset: 0x4C */
+  __IO uint32_t SR;          /*!< RTC Status register,                                       Address offset: 0x50 */
+  __IO uint32_t MISR;        /*!< RTC Masked Interrupt Status register,                      Address offset: 0x54 */
+       uint32_t RESERVED3;   /*!< Reserved                                                   Address offset: 0x58 */
+  __IO uint32_t SCR;         /*!< RTC Status Clear register,                                 Address offset: 0x5C */
+  __IO uint32_t OR;          /*!< RTC option register,                                       Address offset: 0x60 */
+} RTC_TypeDef;
+
+/**
+  * @brief Tamper and backup registers
+  */
+typedef struct
+{
+  __IO uint32_t CR1;            /*!< TAMP configuration register 1,                             Address offset: 0x00 */
+  __IO uint32_t CR2;            /*!< TAMP configuration register 2,                             Address offset: 0x04 */
+       uint32_t RESERVED0;      /*!< Reserved                                                   Address offset: 0x08 */
+  __IO uint32_t FLTCR;          /*!< Reserved                                                   Address offset: 0x0C */
+       uint32_t RESERVED1[7];   /*!< Reserved                                                   Address offset: 0x10 -- 0x28 */
+  __IO uint32_t IER;            /*!< TAMP Interrupt enable register,                            Address offset: 0x2C */
+  __IO uint32_t SR;             /*!< TAMP Status register,                                      Address offset: 0x30 */
+  __IO uint32_t MISR;           /*!< TAMP Masked Interrupt Status register,                     Address offset: 0x34 */
+       uint32_t RESERVED2;      /*!< Reserved                                                   Address offset: 0x38 */
+  __IO uint32_t SCR;            /*!< TAMP Status clear register,                                Address offset: 0x3C */
+       uint32_t RESERVED3[48];  /*!< Reserved                                                   Address offset: 0x54 -- 0xFC */
+  __IO uint32_t BKP0R;          /*!< TAMP backup register 0,                                    Address offset: 0x100 */
+  __IO uint32_t BKP1R;          /*!< TAMP backup register 1,                                    Address offset: 0x104 */
+  __IO uint32_t BKP2R;          /*!< TAMP backup register 2,                                    Address offset: 0x108 */
+  __IO uint32_t BKP3R;          /*!< TAMP backup register 3,                                    Address offset: 0x10C */
+  __IO uint32_t BKP4R;          /*!< TAMP backup register 4,                                    Address offset: 0x110 */
+} TAMP_TypeDef;
+
+  /**
+  * @brief Serial Peripheral Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;      /*!< SPI Control register 1 (not used in I2S mode),       Address offset: 0x00 */
+  __IO uint32_t CR2;      /*!< SPI Control register 2,                              Address offset: 0x04 */
+  __IO uint32_t SR;       /*!< SPI Status register,                                 Address offset: 0x08 */
+  __IO uint32_t DR;       /*!< SPI data register,                                   Address offset: 0x0C */
+  __IO uint32_t CRCPR;    /*!< SPI CRC polynomial register (not used in I2S mode),  Address offset: 0x10 */
+  __IO uint32_t RXCRCR;   /*!< SPI Rx CRC register (not used in I2S mode),          Address offset: 0x14 */
+  __IO uint32_t TXCRCR;   /*!< SPI Tx CRC register (not used in I2S mode),          Address offset: 0x18 */
+  __IO uint32_t I2SCFGR;  /*!< SPI_I2S configuration register,                      Address offset: 0x1C */
+  __IO uint32_t I2SPR;    /*!< SPI_I2S prescaler register,                          Address offset: 0x20 */
+} SPI_TypeDef;
+
+/**
+  * @brief System configuration controller
+  */
+typedef struct
+{
+  __IO uint32_t CFGR1;          /*!< SYSCFG configuration register 1,                   Address offset: 0x00 */
+       uint32_t RESERVED0[5];   /*!< Reserved,                                                   0x04 --0x14 */
+  __IO uint32_t CFGR2;          /*!< SYSCFG configuration register 2,                   Address offset: 0x18 */
+       uint32_t RESERVED1[25];  /*!< Reserved                                                           0x1C */
+  __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register,             Address offset: 0x80 */
+} SYSCFG_TypeDef;
+
+/**
+  * @brief TIM
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< TIM control register 1,                   Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< TIM control register 2,                   Address offset: 0x04 */
+  __IO uint32_t SMCR;        /*!< TIM slave mode control register,          Address offset: 0x08 */
+  __IO uint32_t DIER;        /*!< TIM DMA/interrupt enable register,        Address offset: 0x0C */
+  __IO uint32_t SR;          /*!< TIM status register,                      Address offset: 0x10 */
+  __IO uint32_t EGR;         /*!< TIM event generation register,            Address offset: 0x14 */
+  __IO uint32_t CCMR1;       /*!< TIM capture/compare mode register 1,      Address offset: 0x18 */
+  __IO uint32_t CCMR2;       /*!< TIM capture/compare mode register 2,      Address offset: 0x1C */
+  __IO uint32_t CCER;        /*!< TIM capture/compare enable register,      Address offset: 0x20 */
+  __IO uint32_t CNT;         /*!< TIM counter register,                     Address offset: 0x24 */
+  __IO uint32_t PSC;         /*!< TIM prescaler register,                   Address offset: 0x28 */
+  __IO uint32_t ARR;         /*!< TIM auto-reload register,                 Address offset: 0x2C */
+  __IO uint32_t RCR;         /*!< TIM repetition counter register,          Address offset: 0x30 */
+  __IO uint32_t CCR1;        /*!< TIM capture/compare register 1,           Address offset: 0x34 */
+  __IO uint32_t CCR2;        /*!< TIM capture/compare register 2,           Address offset: 0x38 */
+  __IO uint32_t CCR3;        /*!< TIM capture/compare register 3,           Address offset: 0x3C */
+  __IO uint32_t CCR4;        /*!< TIM capture/compare register 4,           Address offset: 0x40 */
+  __IO uint32_t BDTR;        /*!< TIM break and dead-time register,         Address offset: 0x44 */
+  __IO uint32_t DCR;         /*!< TIM DMA control register,                 Address offset: 0x48 */
+  __IO uint32_t DMAR;        /*!< TIM DMA address for full transfer,        Address offset: 0x4C */
+  __IO uint32_t OR1;         /*!< TIM option register,                      Address offset: 0x50 */
+  __IO uint32_t CCMR3;       /*!< TIM capture/compare mode register 3,      Address offset: 0x54 */
+  __IO uint32_t CCR5;        /*!< TIM capture/compare register5,            Address offset: 0x58 */
+  __IO uint32_t CCR6;        /*!< TIM capture/compare register6,            Address offset: 0x5C */
+  __IO uint32_t AF1;         /*!< TIM alternate function register 1,        Address offset: 0x60 */
+  __IO uint32_t AF2;         /*!< TIM alternate function register 2,        Address offset: 0x64 */
+  __IO uint32_t TISEL;       /*!< TIM Input Selection register,             Address offset: 0x68 */
+} TIM_TypeDef;
+
+/**
+  * @brief Universal Synchronous Asynchronous Receiver Transmitter
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< USART Control register 1,                 Address offset: 0x00  */
+  __IO uint32_t CR2;         /*!< USART Control register 2,                 Address offset: 0x04  */
+  __IO uint32_t CR3;         /*!< USART Control register 3,                 Address offset: 0x08  */
+  __IO uint32_t BRR;         /*!< USART Baud rate register,                 Address offset: 0x0C  */
+  __IO uint32_t GTPR;        /*!< USART Guard time and prescaler register,  Address offset: 0x10  */
+  __IO uint32_t RTOR;        /*!< USART Receiver Time Out register,         Address offset: 0x14  */
+  __IO uint32_t RQR;         /*!< USART Request register,                   Address offset: 0x18  */
+  __IO uint32_t ISR;         /*!< USART Interrupt and status register,      Address offset: 0x1C  */
+  __IO uint32_t ICR;         /*!< USART Interrupt flag Clear register,      Address offset: 0x20  */
+  __IO uint32_t RDR;         /*!< USART Receive Data register,              Address offset: 0x24  */
+  __IO uint32_t TDR;         /*!< USART Transmit Data register,             Address offset: 0x28  */
+  __IO uint32_t PRESC;       /*!< USART Prescaler register,                 Address offset: 0x2C  */
+} USART_TypeDef;
+
+
+/**
+  * @brief Window WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< WWDG Control register,       Address offset: 0x00 */
+  __IO uint32_t CFR;         /*!< WWDG Configuration register, Address offset: 0x04 */
+  __IO uint32_t SR;          /*!< WWDG Status register,        Address offset: 0x08 */
+} WWDG_TypeDef;
+
+
+
+/** @addtogroup Peripheral_memory_map
+  * @{
+  */
+#define FLASH_BASE            (0x08000000UL)  /*!< FLASH base address */
+#define SRAM_BASE             (0x20000000UL)  /*!< SRAM base address */
+#define PERIPH_BASE           (0x40000000UL)  /*!< Peripheral base address */
+#define IOPORT_BASE           (0x50000000UL)  /*!< IOPORT base address */
+#define SRAM_SIZE_MAX         (0x00004000UL)  /*!< maximum SRAM size (up to 16 KBytes) */
+
+#define FLASH_SIZE            (((*((uint32_t *)FLASHSIZE_BASE)) & (0x007FU)) << 10U)
+
+/*!< Peripheral memory map */
+#define APBPERIPH_BASE        (PERIPH_BASE)
+#define AHBPERIPH_BASE        (PERIPH_BASE + 0x00020000UL)
+
+/*!< APB peripherals */
+
+#define TIM3_BASE             (APBPERIPH_BASE + 0x00000400UL)
+#define TIM6_BASE             (APBPERIPH_BASE + 0x00001000UL)
+#define TIM7_BASE             (APBPERIPH_BASE + 0x00001400UL)
+#define TIM14_BASE            (APBPERIPH_BASE + 0x00002000UL)
+#define RTC_BASE              (APBPERIPH_BASE + 0x00002800UL)
+#define WWDG_BASE             (APBPERIPH_BASE + 0x00002C00UL)
+#define IWDG_BASE             (APBPERIPH_BASE + 0x00003000UL)
+#define SPI2_BASE             (APBPERIPH_BASE + 0x00003800UL)
+#define USART2_BASE           (APBPERIPH_BASE + 0x00004400UL)
+#define I2C1_BASE             (APBPERIPH_BASE + 0x00005400UL)
+#define I2C2_BASE             (APBPERIPH_BASE + 0x00005800UL)
+#define PWR_BASE              (APBPERIPH_BASE + 0x00007000UL)
+#define TAMP_BASE             (APBPERIPH_BASE + 0x0000B000UL)
+#define SYSCFG_BASE           (APBPERIPH_BASE + 0x00010000UL)
+#define ADC1_BASE             (APBPERIPH_BASE + 0x00012400UL)
+#define ADC1_COMMON_BASE      (APBPERIPH_BASE + 0x00012708UL)
+#define ADC_BASE              (ADC1_COMMON_BASE) /* Kept for legacy purpose */
+#define TIM1_BASE             (APBPERIPH_BASE + 0x00012C00UL)
+#define SPI1_BASE             (APBPERIPH_BASE + 0x00013000UL)
+#define USART1_BASE           (APBPERIPH_BASE + 0x00013800UL)
+#define TIM15_BASE            (APBPERIPH_BASE + 0x00014000UL)
+#define TIM16_BASE            (APBPERIPH_BASE + 0x00014400UL)
+#define TIM17_BASE            (APBPERIPH_BASE + 0x00014800UL)
+#define DBG_BASE              (APBPERIPH_BASE + 0x00015800UL)
+
+
+/*!< AHB peripherals */
+#define DMA1_BASE             (AHBPERIPH_BASE)
+#define DMAMUX1_BASE          (AHBPERIPH_BASE + 0x00000800UL)
+#define RCC_BASE              (AHBPERIPH_BASE + 0x00001000UL)
+#define EXTI_BASE             (AHBPERIPH_BASE + 0x00001800UL)
+#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x00002000UL)
+#define CRC_BASE              (AHBPERIPH_BASE + 0x00003000UL)
+
+
+#define DMA1_Channel1_BASE    (DMA1_BASE + 0x00000008UL)
+#define DMA1_Channel2_BASE    (DMA1_BASE + 0x0000001CUL)
+#define DMA1_Channel3_BASE    (DMA1_BASE + 0x00000030UL)
+#define DMA1_Channel4_BASE    (DMA1_BASE + 0x00000044UL)
+#define DMA1_Channel5_BASE    (DMA1_BASE + 0x00000058UL)
+#define DMA1_Channel6_BASE    (DMA1_BASE + 0x0000006CUL)
+#define DMA1_Channel7_BASE    (DMA1_BASE + 0x00000080UL)
+
+#define DMAMUX1_Channel0_BASE    (DMAMUX1_BASE)
+#define DMAMUX1_Channel1_BASE    (DMAMUX1_BASE + 0x00000004UL)
+#define DMAMUX1_Channel2_BASE    (DMAMUX1_BASE + 0x00000008UL)
+#define DMAMUX1_Channel3_BASE    (DMAMUX1_BASE + 0x0000000CUL)
+#define DMAMUX1_Channel4_BASE    (DMAMUX1_BASE + 0x00000010UL)
+#define DMAMUX1_Channel5_BASE    (DMAMUX1_BASE + 0x00000014UL)
+#define DMAMUX1_Channel6_BASE    (DMAMUX1_BASE + 0x00000018UL)
+
+#define DMAMUX1_RequestGenerator0_BASE  (DMAMUX1_BASE + 0x00000100UL)
+#define DMAMUX1_RequestGenerator1_BASE  (DMAMUX1_BASE + 0x00000104UL)
+#define DMAMUX1_RequestGenerator2_BASE  (DMAMUX1_BASE + 0x00000108UL)
+#define DMAMUX1_RequestGenerator3_BASE  (DMAMUX1_BASE + 0x0000010CUL)
+
+#define DMAMUX1_ChannelStatus_BASE      (DMAMUX1_BASE + 0x00000080UL)
+#define DMAMUX1_RequestGenStatus_BASE   (DMAMUX1_BASE + 0x00000140UL)
+
+/*!< IOPORT */
+#define GPIOA_BASE            (IOPORT_BASE + 0x00000000UL)
+#define GPIOB_BASE            (IOPORT_BASE + 0x00000400UL)
+#define GPIOC_BASE            (IOPORT_BASE + 0x00000800UL)
+#define GPIOD_BASE            (IOPORT_BASE + 0x00000C00UL)
+#define GPIOF_BASE            (IOPORT_BASE + 0x00001400UL)
+
+/*!< Device Electronic Signature */
+#define PACKAGE_BASE          (0x1FFF7500UL)        /*!< Package data register base address     */
+#define UID_BASE              (0x1FFF7590UL)        /*!< Unique device ID register base address */
+#define FLASHSIZE_BASE        (0x1FFF75E0UL)        /*!< Flash size data register base address  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_declaration
+  * @{
+  */
+#define TIM3                ((TIM_TypeDef *) TIM3_BASE)
+#define TIM6                ((TIM_TypeDef *) TIM6_BASE)
+#define TIM7                ((TIM_TypeDef *) TIM7_BASE)
+#define TIM14               ((TIM_TypeDef *) TIM14_BASE)
+#define RTC                 ((RTC_TypeDef *) RTC_BASE)
+#define TAMP                ((TAMP_TypeDef *) TAMP_BASE)
+#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)
+#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)
+#define SPI2                ((SPI_TypeDef *) SPI2_BASE)
+#define USART2              ((USART_TypeDef *) USART2_BASE)
+#define I2C1                ((I2C_TypeDef *) I2C1_BASE)
+#define I2C2                ((I2C_TypeDef *) I2C2_BASE)
+#define PWR                 ((PWR_TypeDef *) PWR_BASE)
+#define RCC                 ((RCC_TypeDef *) RCC_BASE)
+#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)
+#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)
+#define TIM1                ((TIM_TypeDef *) TIM1_BASE)
+#define SPI1                ((SPI_TypeDef *) SPI1_BASE)
+#define USART1              ((USART_TypeDef *) USART1_BASE)
+#define TIM15               ((TIM_TypeDef *) TIM15_BASE)
+#define TIM16               ((TIM_TypeDef *) TIM16_BASE)
+#define TIM17               ((TIM_TypeDef *) TIM17_BASE)
+#define DMA1                ((DMA_TypeDef *) DMA1_BASE)
+#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)
+#define CRC                 ((CRC_TypeDef *) CRC_BASE)
+#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)
+#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)
+#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)
+#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)
+#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)
+#define ADC1                ((ADC_TypeDef *) ADC1_BASE)
+#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC1_COMMON_BASE)
+#define ADC                 (ADC1_COMMON) /* Kept for legacy purpose */
+
+
+
+#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
+#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
+#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
+#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
+#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
+#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
+#define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
+#define DMAMUX1                ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE)
+#define DMAMUX1_Channel0       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE)
+#define DMAMUX1_Channel1       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE)
+#define DMAMUX1_Channel2       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE)
+#define DMAMUX1_Channel3       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE)
+#define DMAMUX1_Channel4       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE)
+#define DMAMUX1_Channel5       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE)
+#define DMAMUX1_Channel6       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE)
+
+#define DMAMUX1_RequestGenerator0  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE)
+#define DMAMUX1_RequestGenerator1  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE)
+#define DMAMUX1_RequestGenerator2  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE)
+#define DMAMUX1_RequestGenerator3  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE)
+
+#define DMAMUX1_ChannelStatus      ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE)
+#define DMAMUX1_RequestGenStatus   ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE)
+
+#define DBG              ((DBG_TypeDef *) DBG_BASE)
+
+/**
+  * @}
+  */
+
+/** @addtogroup Exported_constants
+  * @{
+  */
+
+  /** @addtogroup Hardware_Constant_Definition
+    * @{
+    */
+#define LSI_STARTUP_TIME 130U /*!< LSI Maximum startup time in us */
+
+  /**
+    * @}
+    */
+
+  /** @addtogroup Peripheral_Registers_Bits_Definition
+  * @{
+  */
+
+/******************************************************************************/
+/*                         Peripheral Registers Bits Definition               */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Analog to Digital Converter (ADC)                     */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for ADC_ISR register  *******************/
+#define ADC_ISR_ADRDY_Pos              (0U)
+#define ADC_ISR_ADRDY_Msk              (0x1UL << ADC_ISR_ADRDY_Pos)            /*!< 0x00000001 */
+#define ADC_ISR_ADRDY                  ADC_ISR_ADRDY_Msk                       /*!< ADC ready flag */
+#define ADC_ISR_EOSMP_Pos              (1U)
+#define ADC_ISR_EOSMP_Msk              (0x1UL << ADC_ISR_EOSMP_Pos)            /*!< 0x00000002 */
+#define ADC_ISR_EOSMP                  ADC_ISR_EOSMP_Msk                       /*!< ADC group regular end of sampling flag */
+#define ADC_ISR_EOC_Pos                (2U)
+#define ADC_ISR_EOC_Msk                (0x1UL << ADC_ISR_EOC_Pos)              /*!< 0x00000004 */
+#define ADC_ISR_EOC                    ADC_ISR_EOC_Msk                         /*!< ADC group regular end of unitary conversion flag */
+#define ADC_ISR_EOS_Pos                (3U)
+#define ADC_ISR_EOS_Msk                (0x1UL << ADC_ISR_EOS_Pos)              /*!< 0x00000008 */
+#define ADC_ISR_EOS                    ADC_ISR_EOS_Msk                         /*!< ADC group regular end of sequence conversions flag */
+#define ADC_ISR_OVR_Pos                (4U)
+#define ADC_ISR_OVR_Msk                (0x1UL << ADC_ISR_OVR_Pos)              /*!< 0x00000010 */
+#define ADC_ISR_OVR                    ADC_ISR_OVR_Msk                         /*!< ADC group regular overrun flag */
+#define ADC_ISR_AWD1_Pos               (7U)
+#define ADC_ISR_AWD1_Msk               (0x1UL << ADC_ISR_AWD1_Pos)             /*!< 0x00000080 */
+#define ADC_ISR_AWD1                   ADC_ISR_AWD1_Msk                        /*!< ADC analog watchdog 1 flag */
+#define ADC_ISR_AWD2_Pos               (8U)
+#define ADC_ISR_AWD2_Msk               (0x1UL << ADC_ISR_AWD2_Pos)             /*!< 0x00000100 */
+#define ADC_ISR_AWD2                   ADC_ISR_AWD2_Msk                        /*!< ADC analog watchdog 2 flag */
+#define ADC_ISR_AWD3_Pos               (9U)
+#define ADC_ISR_AWD3_Msk               (0x1UL << ADC_ISR_AWD3_Pos)             /*!< 0x00000200 */
+#define ADC_ISR_AWD3                   ADC_ISR_AWD3_Msk                        /*!< ADC analog watchdog 3 flag */
+#define ADC_ISR_EOCAL_Pos              (11U)
+#define ADC_ISR_EOCAL_Msk              (0x1UL << ADC_ISR_EOCAL_Pos)            /*!< 0x00000800 */
+#define ADC_ISR_EOCAL                  ADC_ISR_EOCAL_Msk                       /*!< ADC end of calibration flag */
+#define ADC_ISR_CCRDY_Pos              (13U)
+#define ADC_ISR_CCRDY_Msk              (0x1UL << ADC_ISR_CCRDY_Pos)            /*!< 0x00002000 */
+#define ADC_ISR_CCRDY                  ADC_ISR_CCRDY_Msk                       /*!< ADC channel configuration ready flag */
+
+/* Legacy defines */
+#define ADC_ISR_EOSEQ           (ADC_ISR_EOS)
+
+/********************  Bit definition for ADC_IER register  *******************/
+#define ADC_IER_ADRDYIE_Pos            (0U)
+#define ADC_IER_ADRDYIE_Msk            (0x1UL << ADC_IER_ADRDYIE_Pos)          /*!< 0x00000001 */
+#define ADC_IER_ADRDYIE                ADC_IER_ADRDYIE_Msk                     /*!< ADC ready interrupt */
+#define ADC_IER_EOSMPIE_Pos            (1U)
+#define ADC_IER_EOSMPIE_Msk            (0x1UL << ADC_IER_EOSMPIE_Pos)          /*!< 0x00000002 */
+#define ADC_IER_EOSMPIE                ADC_IER_EOSMPIE_Msk                     /*!< ADC group regular end of sampling interrupt */
+#define ADC_IER_EOCIE_Pos              (2U)
+#define ADC_IER_EOCIE_Msk              (0x1UL << ADC_IER_EOCIE_Pos)            /*!< 0x00000004 */
+#define ADC_IER_EOCIE                  ADC_IER_EOCIE_Msk                       /*!< ADC group regular end of unitary conversion interrupt */
+#define ADC_IER_EOSIE_Pos              (3U)
+#define ADC_IER_EOSIE_Msk              (0x1UL << ADC_IER_EOSIE_Pos)            /*!< 0x00000008 */
+#define ADC_IER_EOSIE                  ADC_IER_EOSIE_Msk                       /*!< ADC group regular end of sequence conversions interrupt */
+#define ADC_IER_OVRIE_Pos              (4U)
+#define ADC_IER_OVRIE_Msk              (0x1UL << ADC_IER_OVRIE_Pos)            /*!< 0x00000010 */
+#define ADC_IER_OVRIE                  ADC_IER_OVRIE_Msk                       /*!< ADC group regular overrun interrupt */
+#define ADC_IER_AWD1IE_Pos             (7U)
+#define ADC_IER_AWD1IE_Msk             (0x1UL << ADC_IER_AWD1IE_Pos)           /*!< 0x00000080 */
+#define ADC_IER_AWD1IE                 ADC_IER_AWD1IE_Msk                      /*!< ADC analog watchdog 1 interrupt */
+#define ADC_IER_AWD2IE_Pos             (8U)
+#define ADC_IER_AWD2IE_Msk             (0x1UL << ADC_IER_AWD2IE_Pos)           /*!< 0x00000100 */
+#define ADC_IER_AWD2IE                 ADC_IER_AWD2IE_Msk                      /*!< ADC analog watchdog 2 interrupt */
+#define ADC_IER_AWD3IE_Pos             (9U)
+#define ADC_IER_AWD3IE_Msk             (0x1UL << ADC_IER_AWD3IE_Pos)           /*!< 0x00000200 */
+#define ADC_IER_AWD3IE                 ADC_IER_AWD3IE_Msk                      /*!< ADC analog watchdog 3 interrupt */
+#define ADC_IER_EOCALIE_Pos            (11U)
+#define ADC_IER_EOCALIE_Msk            (0x1UL << ADC_IER_EOCALIE_Pos)          /*!< 0x00000800 */
+#define ADC_IER_EOCALIE                ADC_IER_EOCALIE_Msk                     /*!< ADC end of calibration interrupt */
+#define ADC_IER_CCRDYIE_Pos            (13U)
+#define ADC_IER_CCRDYIE_Msk            (0x1UL << ADC_IER_CCRDYIE_Pos)          /*!< 0x00002000 */
+#define ADC_IER_CCRDYIE                ADC_IER_CCRDYIE_Msk                     /*!< ADC channel configuration ready interrupt */
+
+/* Legacy defines */
+#define ADC_IER_EOSEQIE           (ADC_IER_EOSIE)
+
+/********************  Bit definition for ADC_CR register  ********************/
+#define ADC_CR_ADEN_Pos                (0U)
+#define ADC_CR_ADEN_Msk                (0x1UL << ADC_CR_ADEN_Pos)              /*!< 0x00000001 */
+#define ADC_CR_ADEN                    ADC_CR_ADEN_Msk                         /*!< ADC enable */
+#define ADC_CR_ADDIS_Pos               (1U)
+#define ADC_CR_ADDIS_Msk               (0x1UL << ADC_CR_ADDIS_Pos)             /*!< 0x00000002 */
+#define ADC_CR_ADDIS                   ADC_CR_ADDIS_Msk                        /*!< ADC disable */
+#define ADC_CR_ADSTART_Pos             (2U)
+#define ADC_CR_ADSTART_Msk             (0x1UL << ADC_CR_ADSTART_Pos)           /*!< 0x00000004 */
+#define ADC_CR_ADSTART                 ADC_CR_ADSTART_Msk                      /*!< ADC group regular conversion start */
+#define ADC_CR_ADSTP_Pos               (4U)
+#define ADC_CR_ADSTP_Msk               (0x1UL << ADC_CR_ADSTP_Pos)             /*!< 0x00000010 */
+#define ADC_CR_ADSTP                   ADC_CR_ADSTP_Msk                        /*!< ADC group regular conversion stop */
+#define ADC_CR_ADVREGEN_Pos            (28U)
+#define ADC_CR_ADVREGEN_Msk            (0x1UL << ADC_CR_ADVREGEN_Pos)          /*!< 0x10000000 */
+#define ADC_CR_ADVREGEN                ADC_CR_ADVREGEN_Msk                     /*!< ADC voltage regulator enable */
+#define ADC_CR_ADCAL_Pos               (31U)
+#define ADC_CR_ADCAL_Msk               (0x1UL << ADC_CR_ADCAL_Pos)             /*!< 0x80000000 */
+#define ADC_CR_ADCAL                   ADC_CR_ADCAL_Msk                        /*!< ADC calibration */
+
+/********************  Bit definition for ADC_CFGR1 register  *****************/
+#define ADC_CFGR1_DMAEN_Pos            (0U)
+#define ADC_CFGR1_DMAEN_Msk            (0x1UL << ADC_CFGR1_DMAEN_Pos)          /*!< 0x00000001 */
+#define ADC_CFGR1_DMAEN                ADC_CFGR1_DMAEN_Msk                     /*!< ADC DMA transfer enable */
+#define ADC_CFGR1_DMACFG_Pos           (1U)
+#define ADC_CFGR1_DMACFG_Msk           (0x1UL << ADC_CFGR1_DMACFG_Pos)         /*!< 0x00000002 */
+#define ADC_CFGR1_DMACFG               ADC_CFGR1_DMACFG_Msk                    /*!< ADC DMA transfer configuration */
+
+#define ADC_CFGR1_SCANDIR_Pos          (2U)
+#define ADC_CFGR1_SCANDIR_Msk          (0x1UL << ADC_CFGR1_SCANDIR_Pos)        /*!< 0x00000004 */
+#define ADC_CFGR1_SCANDIR              ADC_CFGR1_SCANDIR_Msk                   /*!< ADC group regular sequencer scan direction */
+
+#define ADC_CFGR1_RES_Pos              (3U)
+#define ADC_CFGR1_RES_Msk              (0x3UL << ADC_CFGR1_RES_Pos)            /*!< 0x00000018 */
+#define ADC_CFGR1_RES                  ADC_CFGR1_RES_Msk                       /*!< ADC data resolution */
+#define ADC_CFGR1_RES_0                (0x1U << ADC_CFGR1_RES_Pos)             /*!< 0x00000008 */
+#define ADC_CFGR1_RES_1                (0x2U << ADC_CFGR1_RES_Pos)             /*!< 0x00000010 */
+
+#define ADC_CFGR1_ALIGN_Pos            (5U)
+#define ADC_CFGR1_ALIGN_Msk            (0x1UL << ADC_CFGR1_ALIGN_Pos)          /*!< 0x00000020 */
+#define ADC_CFGR1_ALIGN                ADC_CFGR1_ALIGN_Msk                     /*!< ADC data alignment */
+
+#define ADC_CFGR1_EXTSEL_Pos           (6U)
+#define ADC_CFGR1_EXTSEL_Msk           (0x7UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x000001C0 */
+#define ADC_CFGR1_EXTSEL               ADC_CFGR1_EXTSEL_Msk                    /*!< ADC group regular external trigger source */
+#define ADC_CFGR1_EXTSEL_0             (0x1UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000040 */
+#define ADC_CFGR1_EXTSEL_1             (0x2UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000080 */
+#define ADC_CFGR1_EXTSEL_2             (0x4UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000100 */
+
+#define ADC_CFGR1_EXTEN_Pos            (10U)
+#define ADC_CFGR1_EXTEN_Msk            (0x3UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000C00 */
+#define ADC_CFGR1_EXTEN                ADC_CFGR1_EXTEN_Msk                     /*!< ADC group regular external trigger polarity */
+#define ADC_CFGR1_EXTEN_0              (0x1UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000400 */
+#define ADC_CFGR1_EXTEN_1              (0x2UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000800 */
+
+#define ADC_CFGR1_OVRMOD_Pos           (12U)
+#define ADC_CFGR1_OVRMOD_Msk           (0x1UL << ADC_CFGR1_OVRMOD_Pos)         /*!< 0x00001000 */
+#define ADC_CFGR1_OVRMOD               ADC_CFGR1_OVRMOD_Msk                    /*!< ADC group regular overrun configuration */
+#define ADC_CFGR1_CONT_Pos             (13U)
+#define ADC_CFGR1_CONT_Msk             (0x1UL << ADC_CFGR1_CONT_Pos)           /*!< 0x00002000 */
+#define ADC_CFGR1_CONT                 ADC_CFGR1_CONT_Msk                      /*!< ADC group regular continuous conversion mode */
+#define ADC_CFGR1_WAIT_Pos             (14U)
+#define ADC_CFGR1_WAIT_Msk             (0x1UL << ADC_CFGR1_WAIT_Pos)           /*!< 0x00004000 */
+#define ADC_CFGR1_WAIT                 ADC_CFGR1_WAIT_Msk                      /*!< ADC low power auto wait */
+#define ADC_CFGR1_AUTOFF_Pos           (15U)
+#define ADC_CFGR1_AUTOFF_Msk           (0x1UL << ADC_CFGR1_AUTOFF_Pos)         /*!< 0x00008000 */
+#define ADC_CFGR1_AUTOFF               ADC_CFGR1_AUTOFF_Msk                    /*!< ADC low power auto power off */
+#define ADC_CFGR1_DISCEN_Pos           (16U)
+#define ADC_CFGR1_DISCEN_Msk           (0x1UL << ADC_CFGR1_DISCEN_Pos)         /*!< 0x00010000 */
+#define ADC_CFGR1_DISCEN               ADC_CFGR1_DISCEN_Msk                    /*!< ADC group regular sequencer discontinuous mode */
+#define ADC_CFGR1_CHSELRMOD_Pos        (21U)
+#define ADC_CFGR1_CHSELRMOD_Msk        (0x1UL << ADC_CFGR1_CHSELRMOD_Pos)      /*!< 0x00200000 */
+#define ADC_CFGR1_CHSELRMOD            ADC_CFGR1_CHSELRMOD_Msk                 /*!< ADC group regular sequencer mode */
+
+#define ADC_CFGR1_AWD1SGL_Pos          (22U)
+#define ADC_CFGR1_AWD1SGL_Msk          (0x1UL << ADC_CFGR1_AWD1SGL_Pos)        /*!< 0x00400000 */
+#define ADC_CFGR1_AWD1SGL              ADC_CFGR1_AWD1SGL_Msk                   /*!< ADC analog watchdog 1 monitoring a single channel or all channels */
+#define ADC_CFGR1_AWD1EN_Pos           (23U)
+#define ADC_CFGR1_AWD1EN_Msk           (0x1UL << ADC_CFGR1_AWD1EN_Pos)         /*!< 0x00800000 */
+#define ADC_CFGR1_AWD1EN               ADC_CFGR1_AWD1EN_Msk                    /*!< ADC analog watchdog 1 enable on scope ADC group regular */
+
+#define ADC_CFGR1_AWD1CH_Pos           (26U)
+#define ADC_CFGR1_AWD1CH_Msk           (0x1FUL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x7C000000 */
+#define ADC_CFGR1_AWD1CH               ADC_CFGR1_AWD1CH_Msk                    /*!< ADC analog watchdog 1 monitored channel selection */
+#define ADC_CFGR1_AWD1CH_0             (0x01UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x04000000 */
+#define ADC_CFGR1_AWD1CH_1             (0x02UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x08000000 */
+#define ADC_CFGR1_AWD1CH_2             (0x04UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x10000000 */
+#define ADC_CFGR1_AWD1CH_3             (0x08UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x20000000 */
+#define ADC_CFGR1_AWD1CH_4             (0x10UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x40000000 */
+
+/* Legacy defines */
+#define ADC_CFGR1_AUTDLY          (ADC_CFGR1_WAIT)
+
+/********************  Bit definition for ADC_CFGR2 register  *****************/
+#define ADC_CFGR2_OVSE_Pos             (0U)
+#define ADC_CFGR2_OVSE_Msk             (0x1UL << ADC_CFGR2_OVSE_Pos)           /*!< 0x00000001 */
+#define ADC_CFGR2_OVSE                 ADC_CFGR2_OVSE_Msk                      /*!< ADC oversampler enable on scope ADC group regular */
+
+#define ADC_CFGR2_OVSR_Pos             (2U)
+#define ADC_CFGR2_OVSR_Msk             (0x7UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x0000001C */
+#define ADC_CFGR2_OVSR                 ADC_CFGR2_OVSR_Msk                      /*!< ADC oversampling ratio */
+#define ADC_CFGR2_OVSR_0               (0x1UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000004 */
+#define ADC_CFGR2_OVSR_1               (0x2UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000008 */
+#define ADC_CFGR2_OVSR_2               (0x4UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000010 */
+
+#define ADC_CFGR2_OVSS_Pos             (5U)
+#define ADC_CFGR2_OVSS_Msk             (0xFUL << ADC_CFGR2_OVSS_Pos)           /*!< 0x000001E0 */
+#define ADC_CFGR2_OVSS                 ADC_CFGR2_OVSS_Msk                      /*!< ADC oversampling shift */
+#define ADC_CFGR2_OVSS_0               (0x1UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000020 */
+#define ADC_CFGR2_OVSS_1               (0x2UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000040 */
+#define ADC_CFGR2_OVSS_2               (0x4UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000080 */
+#define ADC_CFGR2_OVSS_3               (0x8UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000100 */
+
+#define ADC_CFGR2_TOVS_Pos             (9U)
+#define ADC_CFGR2_TOVS_Msk             (0x1UL << ADC_CFGR2_TOVS_Pos)           /*!< 0x00000200 */
+#define ADC_CFGR2_TOVS                 ADC_CFGR2_TOVS_Msk                      /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */
+
+#define ADC_CFGR2_LFTRIG_Pos           (29U)
+#define ADC_CFGR2_LFTRIG_Msk           (0x1UL << ADC_CFGR2_LFTRIG_Pos)         /*!< 0x20000000 */
+#define ADC_CFGR2_LFTRIG               ADC_CFGR2_LFTRIG_Msk                    /*!< ADC low frequency trigger mode */
+
+#define ADC_CFGR2_CKMODE_Pos           (30U)
+#define ADC_CFGR2_CKMODE_Msk           (0x3UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0xC0000000 */
+#define ADC_CFGR2_CKMODE               ADC_CFGR2_CKMODE_Msk                    /*!< ADC clock source and prescaler (prescaler only for clock source synchronous) */
+#define ADC_CFGR2_CKMODE_1             (0x2UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x80000000 */
+#define ADC_CFGR2_CKMODE_0             (0x1UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x40000000 */
+
+/********************  Bit definition for ADC_SMPR register  ******************/
+#define ADC_SMPR_SMP1_Pos              (0U)
+#define ADC_SMPR_SMP1_Msk              (0x7UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000007 */
+#define ADC_SMPR_SMP1                  ADC_SMPR_SMP1_Msk                       /*!< ADC group of channels sampling time 1 */
+#define ADC_SMPR_SMP1_0                (0x1UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000001 */
+#define ADC_SMPR_SMP1_1                (0x2UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000002 */
+#define ADC_SMPR_SMP1_2                (0x4UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000004 */
+
+#define ADC_SMPR_SMP2_Pos              (4U)
+#define ADC_SMPR_SMP2_Msk              (0x7UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000070 */
+#define ADC_SMPR_SMP2                  ADC_SMPR_SMP2_Msk                       /*!< ADC group of channels sampling time 2 */
+#define ADC_SMPR_SMP2_0                (0x1UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000010 */
+#define ADC_SMPR_SMP2_1                (0x2UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000020 */
+#define ADC_SMPR_SMP2_2                (0x4UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000040 */
+
+#define ADC_SMPR_SMPSEL_Pos            (8U)
+#define ADC_SMPR_SMPSEL_Msk            (0x7FFFFUL << ADC_SMPR_SMPSEL_Pos)      /*!< 0x07FFFF00 */
+#define ADC_SMPR_SMPSEL                ADC_SMPR_SMPSEL_Msk                     /*!< ADC all channels sampling time selection */
+#define ADC_SMPR_SMPSEL0_Pos           (8U)
+#define ADC_SMPR_SMPSEL0_Msk           (0x1UL << ADC_SMPR_SMPSEL0_Pos)         /*!< 0x00000100 */
+#define ADC_SMPR_SMPSEL0               ADC_SMPR_SMPSEL0_Msk                    /*!< ADC channel 0 sampling time selection */
+#define ADC_SMPR_SMPSEL1_Pos           (9U)
+#define ADC_SMPR_SMPSEL1_Msk           (0x1UL << ADC_SMPR_SMPSEL1_Pos)         /*!< 0x00000200 */
+#define ADC_SMPR_SMPSEL1               ADC_SMPR_SMPSEL1_Msk                    /*!< ADC channel 1 sampling time selection */
+#define ADC_SMPR_SMPSEL2_Pos           (10U)
+#define ADC_SMPR_SMPSEL2_Msk           (0x1UL << ADC_SMPR_SMPSEL2_Pos)         /*!< 0x00000400 */
+#define ADC_SMPR_SMPSEL2               ADC_SMPR_SMPSEL2_Msk                    /*!< ADC channel 2 sampling time selection */
+#define ADC_SMPR_SMPSEL3_Pos           (11U)
+#define ADC_SMPR_SMPSEL3_Msk           (0x1UL << ADC_SMPR_SMPSEL3_Pos)         /*!< 0x00000800 */
+#define ADC_SMPR_SMPSEL3               ADC_SMPR_SMPSEL3_Msk                    /*!< ADC channel 3 sampling time selection */
+#define ADC_SMPR_SMPSEL4_Pos           (12U)
+#define ADC_SMPR_SMPSEL4_Msk           (0x1UL << ADC_SMPR_SMPSEL4_Pos)         /*!< 0x00001000 */
+#define ADC_SMPR_SMPSEL4               ADC_SMPR_SMPSEL4_Msk                    /*!< ADC channel 4 sampling time selection */
+#define ADC_SMPR_SMPSEL5_Pos           (13U)
+#define ADC_SMPR_SMPSEL5_Msk           (0x1UL << ADC_SMPR_SMPSEL5_Pos)         /*!< 0x00002000 */
+#define ADC_SMPR_SMPSEL5               ADC_SMPR_SMPSEL5_Msk                    /*!< ADC channel 5 sampling time selection */
+#define ADC_SMPR_SMPSEL6_Pos           (14U)
+#define ADC_SMPR_SMPSEL6_Msk           (0x1UL << ADC_SMPR_SMPSEL6_Pos)         /*!< 0x00004000 */
+#define ADC_SMPR_SMPSEL6               ADC_SMPR_SMPSEL6_Msk                    /*!< ADC channel 6 sampling time selection */
+#define ADC_SMPR_SMPSEL7_Pos           (15U)
+#define ADC_SMPR_SMPSEL7_Msk           (0x1UL << ADC_SMPR_SMPSEL7_Pos)         /*!< 0x00008000 */
+#define ADC_SMPR_SMPSEL7               ADC_SMPR_SMPSEL7_Msk                    /*!< ADC channel 7 sampling time selection */
+#define ADC_SMPR_SMPSEL8_Pos           (16U)
+#define ADC_SMPR_SMPSEL8_Msk           (0x1UL << ADC_SMPR_SMPSEL8_Pos)         /*!< 0x00010000 */
+#define ADC_SMPR_SMPSEL8               ADC_SMPR_SMPSEL8_Msk                    /*!< ADC channel 8 sampling time selection */
+#define ADC_SMPR_SMPSEL9_Pos           (17U)
+#define ADC_SMPR_SMPSEL9_Msk           (0x1UL << ADC_SMPR_SMPSEL9_Pos)         /*!< 0x00020000 */
+#define ADC_SMPR_SMPSEL9               ADC_SMPR_SMPSEL9_Msk                    /*!< ADC channel 9 sampling time selection */
+#define ADC_SMPR_SMPSEL10_Pos          (18U)
+#define ADC_SMPR_SMPSEL10_Msk          (0x1UL << ADC_SMPR_SMPSEL10_Pos)        /*!< 0x00040000 */
+#define ADC_SMPR_SMPSEL10              ADC_SMPR_SMPSEL10_Msk                   /*!< ADC channel 10 sampling time selection */
+#define ADC_SMPR_SMPSEL11_Pos          (19U)
+#define ADC_SMPR_SMPSEL11_Msk          (0x1UL << ADC_SMPR_SMPSEL11_Pos)        /*!< 0x00080000 */
+#define ADC_SMPR_SMPSEL11              ADC_SMPR_SMPSEL11_Msk                   /*!< ADC channel 11 sampling time selection */
+#define ADC_SMPR_SMPSEL12_Pos          (20U)
+#define ADC_SMPR_SMPSEL12_Msk          (0x1UL << ADC_SMPR_SMPSEL12_Pos)        /*!< 0x00100000 */
+#define ADC_SMPR_SMPSEL12              ADC_SMPR_SMPSEL12_Msk                   /*!< ADC channel 12 sampling time selection */
+#define ADC_SMPR_SMPSEL13_Pos          (21U)
+#define ADC_SMPR_SMPSEL13_Msk          (0x1UL << ADC_SMPR_SMPSEL13_Pos)        /*!< 0x00200000 */
+#define ADC_SMPR_SMPSEL13              ADC_SMPR_SMPSEL13_Msk                   /*!< ADC channel 13 sampling time selection */
+#define ADC_SMPR_SMPSEL14_Pos          (22U)
+#define ADC_SMPR_SMPSEL14_Msk          (0x1UL << ADC_SMPR_SMPSEL14_Pos)        /*!< 0x00400000 */
+#define ADC_SMPR_SMPSEL14              ADC_SMPR_SMPSEL14_Msk                   /*!< ADC channel 14 sampling time selection */
+#define ADC_SMPR_SMPSEL15_Pos          (23U)
+#define ADC_SMPR_SMPSEL15_Msk          (0x1UL << ADC_SMPR_SMPSEL15_Pos)        /*!< 0x00800000 */
+#define ADC_SMPR_SMPSEL15              ADC_SMPR_SMPSEL15_Msk                   /*!< ADC channel 15 sampling time selection */
+#define ADC_SMPR_SMPSEL16_Pos          (24U)
+#define ADC_SMPR_SMPSEL16_Msk          (0x1UL << ADC_SMPR_SMPSEL16_Pos)        /*!< 0x01000000 */
+#define ADC_SMPR_SMPSEL16              ADC_SMPR_SMPSEL16_Msk                   /*!< ADC channel 16 sampling time selection */
+#define ADC_SMPR_SMPSEL17_Pos          (25U)
+#define ADC_SMPR_SMPSEL17_Msk          (0x1UL << ADC_SMPR_SMPSEL17_Pos)        /*!< 0x02000000 */
+#define ADC_SMPR_SMPSEL17              ADC_SMPR_SMPSEL17_Msk                   /*!< ADC channel 17 sampling time selection */
+#define ADC_SMPR_SMPSEL18_Pos          (26U)
+#define ADC_SMPR_SMPSEL18_Msk          (0x1UL << ADC_SMPR_SMPSEL18_Pos)        /*!< 0x04000000 */
+#define ADC_SMPR_SMPSEL18              ADC_SMPR_SMPSEL18_Msk                   /*!< ADC channel 18 sampling time selection */
+
+/********************  Bit definition for ADC_TR1 register  *******************/
+#define ADC_TR1_LT1_Pos                (0U)
+#define ADC_TR1_LT1_Msk                (0xFFFUL << ADC_TR1_LT1_Pos)            /*!< 0x00000FFF */
+#define ADC_TR1_LT1                    ADC_TR1_LT1_Msk                         /*!< ADC analog watchdog 1 threshold low */
+#define ADC_TR1_LT1_0                  (0x001UL << ADC_TR1_LT1_Pos)            /*!< 0x00000001 */
+#define ADC_TR1_LT1_1                  (0x002UL << ADC_TR1_LT1_Pos)            /*!< 0x00000002 */
+#define ADC_TR1_LT1_2                  (0x004UL << ADC_TR1_LT1_Pos)            /*!< 0x00000004 */
+#define ADC_TR1_LT1_3                  (0x008UL << ADC_TR1_LT1_Pos)            /*!< 0x00000008 */
+#define ADC_TR1_LT1_4                  (0x010UL << ADC_TR1_LT1_Pos)            /*!< 0x00000010 */
+#define ADC_TR1_LT1_5                  (0x020UL << ADC_TR1_LT1_Pos)            /*!< 0x00000020 */
+#define ADC_TR1_LT1_6                  (0x040UL << ADC_TR1_LT1_Pos)            /*!< 0x00000040 */
+#define ADC_TR1_LT1_7                  (0x080UL << ADC_TR1_LT1_Pos)            /*!< 0x00000080 */
+#define ADC_TR1_LT1_8                  (0x100UL << ADC_TR1_LT1_Pos)            /*!< 0x00000100 */
+#define ADC_TR1_LT1_9                  (0x200UL << ADC_TR1_LT1_Pos)            /*!< 0x00000200 */
+#define ADC_TR1_LT1_10                 (0x400UL << ADC_TR1_LT1_Pos)            /*!< 0x00000400 */
+#define ADC_TR1_LT1_11                 (0x800UL << ADC_TR1_LT1_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR1_HT1_Pos                (16U)
+#define ADC_TR1_HT1_Msk                (0xFFFUL << ADC_TR1_HT1_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR1_HT1                    ADC_TR1_HT1_Msk                         /*!< ADC Analog watchdog 1 threshold high */
+#define ADC_TR1_HT1_0                  (0x001UL << ADC_TR1_HT1_Pos)            /*!< 0x00010000 */
+#define ADC_TR1_HT1_1                  (0x002UL << ADC_TR1_HT1_Pos)            /*!< 0x00020000 */
+#define ADC_TR1_HT1_2                  (0x004UL << ADC_TR1_HT1_Pos)            /*!< 0x00040000 */
+#define ADC_TR1_HT1_3                  (0x008UL << ADC_TR1_HT1_Pos)            /*!< 0x00080000 */
+#define ADC_TR1_HT1_4                  (0x010UL << ADC_TR1_HT1_Pos)            /*!< 0x00100000 */
+#define ADC_TR1_HT1_5                  (0x020UL << ADC_TR1_HT1_Pos)            /*!< 0x00200000 */
+#define ADC_TR1_HT1_6                  (0x040UL << ADC_TR1_HT1_Pos)            /*!< 0x00400000 */
+#define ADC_TR1_HT1_7                  (0x080UL << ADC_TR1_HT1_Pos)            /*!< 0x00800000 */
+#define ADC_TR1_HT1_8                  (0x100UL << ADC_TR1_HT1_Pos)            /*!< 0x01000000 */
+#define ADC_TR1_HT1_9                  (0x200UL << ADC_TR1_HT1_Pos)            /*!< 0x02000000 */
+#define ADC_TR1_HT1_10                 (0x400UL << ADC_TR1_HT1_Pos)            /*!< 0x04000000 */
+#define ADC_TR1_HT1_11                 (0x800UL << ADC_TR1_HT1_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_TR2 register  *******************/
+#define ADC_TR2_LT2_Pos                (0U)
+#define ADC_TR2_LT2_Msk                (0xFFFUL << ADC_TR2_LT2_Pos)            /*!< 0x00000FFF */
+#define ADC_TR2_LT2                    ADC_TR2_LT2_Msk                         /*!< ADC analog watchdog 2 threshold low */
+#define ADC_TR2_LT2_0                  (0x001UL << ADC_TR2_LT2_Pos)            /*!< 0x00000001 */
+#define ADC_TR2_LT2_1                  (0x002UL << ADC_TR2_LT2_Pos)            /*!< 0x00000002 */
+#define ADC_TR2_LT2_2                  (0x004UL << ADC_TR2_LT2_Pos)            /*!< 0x00000004 */
+#define ADC_TR2_LT2_3                  (0x008UL << ADC_TR2_LT2_Pos)            /*!< 0x00000008 */
+#define ADC_TR2_LT2_4                  (0x010UL << ADC_TR2_LT2_Pos)            /*!< 0x00000010 */
+#define ADC_TR2_LT2_5                  (0x020UL << ADC_TR2_LT2_Pos)            /*!< 0x00000020 */
+#define ADC_TR2_LT2_6                  (0x040UL << ADC_TR2_LT2_Pos)            /*!< 0x00000040 */
+#define ADC_TR2_LT2_7                  (0x080UL << ADC_TR2_LT2_Pos)            /*!< 0x00000080 */
+#define ADC_TR2_LT2_8                  (0x100UL << ADC_TR2_LT2_Pos)            /*!< 0x00000100 */
+#define ADC_TR2_LT2_9                  (0x200UL << ADC_TR2_LT2_Pos)            /*!< 0x00000200 */
+#define ADC_TR2_LT2_10                 (0x400UL << ADC_TR2_LT2_Pos)            /*!< 0x00000400 */
+#define ADC_TR2_LT2_11                 (0x800UL << ADC_TR2_LT2_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR2_HT2_Pos                (16U)
+#define ADC_TR2_HT2_Msk                (0xFFFUL << ADC_TR2_HT2_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR2_HT2                    ADC_TR2_HT2_Msk                         /*!< ADC analog watchdog 2 threshold high */
+#define ADC_TR2_HT2_0                  (0x001UL << ADC_TR2_HT2_Pos)            /*!< 0x00010000 */
+#define ADC_TR2_HT2_1                  (0x002UL << ADC_TR2_HT2_Pos)            /*!< 0x00020000 */
+#define ADC_TR2_HT2_2                  (0x004UL << ADC_TR2_HT2_Pos)            /*!< 0x00040000 */
+#define ADC_TR2_HT2_3                  (0x008UL << ADC_TR2_HT2_Pos)            /*!< 0x00080000 */
+#define ADC_TR2_HT2_4                  (0x010UL << ADC_TR2_HT2_Pos)            /*!< 0x00100000 */
+#define ADC_TR2_HT2_5                  (0x020UL << ADC_TR2_HT2_Pos)            /*!< 0x00200000 */
+#define ADC_TR2_HT2_6                  (0x040UL << ADC_TR2_HT2_Pos)            /*!< 0x00400000 */
+#define ADC_TR2_HT2_7                  (0x080UL << ADC_TR2_HT2_Pos)            /*!< 0x00800000 */
+#define ADC_TR2_HT2_8                  (0x100UL << ADC_TR2_HT2_Pos)            /*!< 0x01000000 */
+#define ADC_TR2_HT2_9                  (0x200UL << ADC_TR2_HT2_Pos)            /*!< 0x02000000 */
+#define ADC_TR2_HT2_10                 (0x400UL << ADC_TR2_HT2_Pos)            /*!< 0x04000000 */
+#define ADC_TR2_HT2_11                 (0x800UL << ADC_TR2_HT2_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_CHSELR register  ****************/
+#define ADC_CHSELR_CHSEL_Pos           (0U)
+#define ADC_CHSELR_CHSEL_Msk           (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos)     /*!< 0x0007FFFF */
+#define ADC_CHSELR_CHSEL               ADC_CHSELR_CHSEL_Msk                    /*!< ADC group regular sequencer channels, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL18_Pos         (18U)
+#define ADC_CHSELR_CHSEL18_Msk         (0x1UL << ADC_CHSELR_CHSEL18_Pos)       /*!< 0x00040000 */
+#define ADC_CHSELR_CHSEL18             ADC_CHSELR_CHSEL18_Msk                  /*!< ADC group regular sequencer channel 18, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL17_Pos         (17U)
+#define ADC_CHSELR_CHSEL17_Msk         (0x1UL << ADC_CHSELR_CHSEL17_Pos)       /*!< 0x00020000 */
+#define ADC_CHSELR_CHSEL17             ADC_CHSELR_CHSEL17_Msk                  /*!< ADC group regular sequencer channel 17, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL16_Pos         (16U)
+#define ADC_CHSELR_CHSEL16_Msk         (0x1UL << ADC_CHSELR_CHSEL16_Pos)       /*!< 0x00010000 */
+#define ADC_CHSELR_CHSEL16             ADC_CHSELR_CHSEL16_Msk                  /*!< ADC group regular sequencer channel 16, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL15_Pos         (15U)
+#define ADC_CHSELR_CHSEL15_Msk         (0x1UL << ADC_CHSELR_CHSEL15_Pos)       /*!< 0x00008000 */
+#define ADC_CHSELR_CHSEL15             ADC_CHSELR_CHSEL15_Msk                  /*!< ADC group regular sequencer channel 15, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL14_Pos         (14U)
+#define ADC_CHSELR_CHSEL14_Msk         (0x1UL << ADC_CHSELR_CHSEL14_Pos)       /*!< 0x00004000 */
+#define ADC_CHSELR_CHSEL14             ADC_CHSELR_CHSEL14_Msk                  /*!< ADC group regular sequencer channel 14, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL13_Pos         (13U)
+#define ADC_CHSELR_CHSEL13_Msk         (0x1UL << ADC_CHSELR_CHSEL13_Pos)       /*!< 0x00002000 */
+#define ADC_CHSELR_CHSEL13             ADC_CHSELR_CHSEL13_Msk                  /*!< ADC group regular sequencer channel 13, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL12_Pos         (12U)
+#define ADC_CHSELR_CHSEL12_Msk         (0x1UL << ADC_CHSELR_CHSEL12_Pos)       /*!< 0x00001000 */
+#define ADC_CHSELR_CHSEL12             ADC_CHSELR_CHSEL12_Msk                  /*!< ADC group regular sequencer channel 12, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL11_Pos         (11U)
+#define ADC_CHSELR_CHSEL11_Msk         (0x1UL << ADC_CHSELR_CHSEL11_Pos)       /*!< 0x00000800 */
+#define ADC_CHSELR_CHSEL11             ADC_CHSELR_CHSEL11_Msk                  /*!< ADC group regular sequencer channel 11, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL10_Pos         (10U)
+#define ADC_CHSELR_CHSEL10_Msk         (0x1UL << ADC_CHSELR_CHSEL10_Pos)       /*!< 0x00000400 */
+#define ADC_CHSELR_CHSEL10             ADC_CHSELR_CHSEL10_Msk                  /*!< ADC group regular sequencer channel 10, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL9_Pos          (9U)
+#define ADC_CHSELR_CHSEL9_Msk          (0x1UL << ADC_CHSELR_CHSEL9_Pos)        /*!< 0x00000200 */
+#define ADC_CHSELR_CHSEL9              ADC_CHSELR_CHSEL9_Msk                   /*!< ADC group regular sequencer channel 9, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL8_Pos          (8U)
+#define ADC_CHSELR_CHSEL8_Msk          (0x1UL << ADC_CHSELR_CHSEL8_Pos)        /*!< 0x00000100 */
+#define ADC_CHSELR_CHSEL8              ADC_CHSELR_CHSEL8_Msk                   /*!< ADC group regular sequencer channel 8, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL7_Pos          (7U)
+#define ADC_CHSELR_CHSEL7_Msk          (0x1UL << ADC_CHSELR_CHSEL7_Pos)        /*!< 0x00000080 */
+#define ADC_CHSELR_CHSEL7              ADC_CHSELR_CHSEL7_Msk                   /*!< ADC group regular sequencer channel 7, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL6_Pos          (6U)
+#define ADC_CHSELR_CHSEL6_Msk          (0x1UL << ADC_CHSELR_CHSEL6_Pos)        /*!< 0x00000040 */
+#define ADC_CHSELR_CHSEL6              ADC_CHSELR_CHSEL6_Msk                   /*!< ADC group regular sequencer channel 6, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL5_Pos          (5U)
+#define ADC_CHSELR_CHSEL5_Msk          (0x1UL << ADC_CHSELR_CHSEL5_Pos)        /*!< 0x00000020 */
+#define ADC_CHSELR_CHSEL5              ADC_CHSELR_CHSEL5_Msk                   /*!< ADC group regular sequencer channel 5, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL4_Pos          (4U)
+#define ADC_CHSELR_CHSEL4_Msk          (0x1UL << ADC_CHSELR_CHSEL4_Pos)        /*!< 0x00000010 */
+#define ADC_CHSELR_CHSEL4              ADC_CHSELR_CHSEL4_Msk                   /*!< ADC group regular sequencer channel 4, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL3_Pos          (3U)
+#define ADC_CHSELR_CHSEL3_Msk          (0x1UL << ADC_CHSELR_CHSEL3_Pos)        /*!< 0x00000008 */
+#define ADC_CHSELR_CHSEL3              ADC_CHSELR_CHSEL3_Msk                   /*!< ADC group regular sequencer channel 3, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL2_Pos          (2U)
+#define ADC_CHSELR_CHSEL2_Msk          (0x1UL << ADC_CHSELR_CHSEL2_Pos)        /*!< 0x00000004 */
+#define ADC_CHSELR_CHSEL2              ADC_CHSELR_CHSEL2_Msk                   /*!< ADC group regular sequencer channel 2, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL1_Pos          (1U)
+#define ADC_CHSELR_CHSEL1_Msk          (0x1UL << ADC_CHSELR_CHSEL1_Pos)        /*!< 0x00000002 */
+#define ADC_CHSELR_CHSEL1              ADC_CHSELR_CHSEL1_Msk                   /*!< ADC group regular sequencer channel 1, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL0_Pos          (0U)
+#define ADC_CHSELR_CHSEL0_Msk          (0x1UL << ADC_CHSELR_CHSEL0_Pos)        /*!< 0x00000001 */
+#define ADC_CHSELR_CHSEL0              ADC_CHSELR_CHSEL0_Msk                   /*!< ADC group regular sequencer channel 0, available when ADC_CFGR1_CHSELRMOD is reset */
+
+#define ADC_CHSELR_SQ_ALL_Pos          (0U)
+#define ADC_CHSELR_SQ_ALL_Msk          (0xFFFFFFFFUL << ADC_CHSELR_SQ_ALL_Pos) /*!< 0xFFFFFFFF */
+#define ADC_CHSELR_SQ_ALL              ADC_CHSELR_SQ_ALL_Msk                   /*!< ADC group regular sequencer all ranks, available when ADC_CFGR1_CHSELRMOD is set */
+
+#define ADC_CHSELR_SQ8_Pos             (28U)
+#define ADC_CHSELR_SQ8_Msk             (0xFUL << ADC_CHSELR_SQ8_Pos)           /*!< 0xF0000000 */
+#define ADC_CHSELR_SQ8                 ADC_CHSELR_SQ8_Msk                      /*!< ADC group regular sequencer rank 8, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ8_0               (0x1UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x10000000 */
+#define ADC_CHSELR_SQ8_1               (0x2UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x20000000 */
+#define ADC_CHSELR_SQ8_2               (0x4UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x40000000 */
+#define ADC_CHSELR_SQ8_3               (0x8UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x80000000 */
+
+#define ADC_CHSELR_SQ7_Pos             (24U)
+#define ADC_CHSELR_SQ7_Msk             (0xFUL << ADC_CHSELR_SQ7_Pos)           /*!< 0x0F000000 */
+#define ADC_CHSELR_SQ7                 ADC_CHSELR_SQ7_Msk                      /*!< ADC group regular sequencer rank 7, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ7_0               (0x1UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x01000000 */
+#define ADC_CHSELR_SQ7_1               (0x2UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x02000000 */
+#define ADC_CHSELR_SQ7_2               (0x4UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x04000000 */
+#define ADC_CHSELR_SQ7_3               (0x8UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x08000000 */
+
+#define ADC_CHSELR_SQ6_Pos             (20U)
+#define ADC_CHSELR_SQ6_Msk             (0xFUL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00F00000 */
+#define ADC_CHSELR_SQ6                 ADC_CHSELR_SQ6_Msk                      /*!< ADC group regular sequencer rank 6, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ6_0               (0x1UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00100000 */
+#define ADC_CHSELR_SQ6_1               (0x2UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00200000 */
+#define ADC_CHSELR_SQ6_2               (0x4UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00400000 */
+#define ADC_CHSELR_SQ6_3               (0x8UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00800000 */
+
+#define ADC_CHSELR_SQ5_Pos             (16U)
+#define ADC_CHSELR_SQ5_Msk             (0xFUL << ADC_CHSELR_SQ5_Pos)           /*!< 0x000F0000 */
+#define ADC_CHSELR_SQ5                 ADC_CHSELR_SQ5_Msk                      /*!< ADC group regular sequencer rank 5, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ5_0               (0x1UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00010000 */
+#define ADC_CHSELR_SQ5_1               (0x2UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00020000 */
+#define ADC_CHSELR_SQ5_2               (0x4UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00040000 */
+#define ADC_CHSELR_SQ5_3               (0x8UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00080000 */
+
+#define ADC_CHSELR_SQ4_Pos             (12U)
+#define ADC_CHSELR_SQ4_Msk             (0xFUL << ADC_CHSELR_SQ4_Pos)           /*!< 0x0000F000 */
+#define ADC_CHSELR_SQ4                 ADC_CHSELR_SQ4_Msk                      /*!< ADC group regular sequencer rank 4, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ4_0               (0x1UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00001000 */
+#define ADC_CHSELR_SQ4_1               (0x2UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00002000 */
+#define ADC_CHSELR_SQ4_2               (0x4UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00004000 */
+#define ADC_CHSELR_SQ4_3               (0x8UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00008000 */
+
+#define ADC_CHSELR_SQ3_Pos             (8U)
+#define ADC_CHSELR_SQ3_Msk             (0xFUL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000F00 */
+#define ADC_CHSELR_SQ3                 ADC_CHSELR_SQ3_Msk                      /*!< ADC group regular sequencer rank 3, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ3_0               (0x1UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000100 */
+#define ADC_CHSELR_SQ3_1               (0x2UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000200 */
+#define ADC_CHSELR_SQ3_2               (0x4UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000400 */
+#define ADC_CHSELR_SQ3_3               (0x8UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000800 */
+
+#define ADC_CHSELR_SQ2_Pos             (4U)
+#define ADC_CHSELR_SQ2_Msk             (0xFUL << ADC_CHSELR_SQ2_Pos)           /*!< 0x000000F0 */
+#define ADC_CHSELR_SQ2                 ADC_CHSELR_SQ2_Msk                      /*!< ADC group regular sequencer rank 2, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ2_0               (0x1UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000010 */
+#define ADC_CHSELR_SQ2_1               (0x2UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000020 */
+#define ADC_CHSELR_SQ2_2               (0x4UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000040 */
+#define ADC_CHSELR_SQ2_3               (0x8UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000080 */
+
+#define ADC_CHSELR_SQ1_Pos             (0U)
+#define ADC_CHSELR_SQ1_Msk             (0xFUL << ADC_CHSELR_SQ1_Pos)           /*!< 0x0000000F */
+#define ADC_CHSELR_SQ1                 ADC_CHSELR_SQ1_Msk                      /*!< ADC group regular sequencer rank 1, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ1_0               (0x1UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000001 */
+#define ADC_CHSELR_SQ1_1               (0x2UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000002 */
+#define ADC_CHSELR_SQ1_2               (0x4UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000004 */
+#define ADC_CHSELR_SQ1_3               (0x8UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000008 */
+
+/********************  Bit definition for ADC_TR3 register  *******************/
+#define ADC_TR3_LT3_Pos                (0U)
+#define ADC_TR3_LT3_Msk                (0xFFFUL << ADC_TR3_LT3_Pos)            /*!< 0x00000FFF */
+#define ADC_TR3_LT3                    ADC_TR3_LT3_Msk                         /*!< ADC analog watchdog 3 threshold low */
+#define ADC_TR3_LT3_0                  (0x001UL << ADC_TR3_LT3_Pos)            /*!< 0x00000001 */
+#define ADC_TR3_LT3_1                  (0x002UL << ADC_TR3_LT3_Pos)            /*!< 0x00000002 */
+#define ADC_TR3_LT3_2                  (0x004UL << ADC_TR3_LT3_Pos)            /*!< 0x00000004 */
+#define ADC_TR3_LT3_3                  (0x008UL << ADC_TR3_LT3_Pos)            /*!< 0x00000008 */
+#define ADC_TR3_LT3_4                  (0x010UL << ADC_TR3_LT3_Pos)            /*!< 0x00000010 */
+#define ADC_TR3_LT3_5                  (0x020UL << ADC_TR3_LT3_Pos)            /*!< 0x00000020 */
+#define ADC_TR3_LT3_6                  (0x040UL << ADC_TR3_LT3_Pos)            /*!< 0x00000040 */
+#define ADC_TR3_LT3_7                  (0x080UL << ADC_TR3_LT3_Pos)            /*!< 0x00000080 */
+#define ADC_TR3_LT3_8                  (0x100UL << ADC_TR3_LT3_Pos)            /*!< 0x00000100 */
+#define ADC_TR3_LT3_9                  (0x200UL << ADC_TR3_LT3_Pos)            /*!< 0x00000200 */
+#define ADC_TR3_LT3_10                 (0x400UL << ADC_TR3_LT3_Pos)            /*!< 0x00000400 */
+#define ADC_TR3_LT3_11                 (0x800UL << ADC_TR3_LT3_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR3_HT3_Pos                (16U)
+#define ADC_TR3_HT3_Msk                (0xFFFUL << ADC_TR3_HT3_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR3_HT3                    ADC_TR3_HT3_Msk                         /*!< ADC analog watchdog 3 threshold high */
+#define ADC_TR3_HT3_0                  (0x001UL << ADC_TR3_HT3_Pos)            /*!< 0x00010000 */
+#define ADC_TR3_HT3_1                  (0x002UL << ADC_TR3_HT3_Pos)            /*!< 0x00020000 */
+#define ADC_TR3_HT3_2                  (0x004UL << ADC_TR3_HT3_Pos)            /*!< 0x00040000 */
+#define ADC_TR3_HT3_3                  (0x008UL << ADC_TR3_HT3_Pos)            /*!< 0x00080000 */
+#define ADC_TR3_HT3_4                  (0x010UL << ADC_TR3_HT3_Pos)            /*!< 0x00100000 */
+#define ADC_TR3_HT3_5                  (0x020UL << ADC_TR3_HT3_Pos)            /*!< 0x00200000 */
+#define ADC_TR3_HT3_6                  (0x040UL << ADC_TR3_HT3_Pos)            /*!< 0x00400000 */
+#define ADC_TR3_HT3_7                  (0x080UL << ADC_TR3_HT3_Pos)            /*!< 0x00800000 */
+#define ADC_TR3_HT3_8                  (0x100UL << ADC_TR3_HT3_Pos)            /*!< 0x01000000 */
+#define ADC_TR3_HT3_9                  (0x200UL << ADC_TR3_HT3_Pos)            /*!< 0x02000000 */
+#define ADC_TR3_HT3_10                 (0x400UL << ADC_TR3_HT3_Pos)            /*!< 0x04000000 */
+#define ADC_TR3_HT3_11                 (0x800UL << ADC_TR3_HT3_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_DR register  ********************/
+#define ADC_DR_DATA_Pos                (0U)
+#define ADC_DR_DATA_Msk                (0xFFFFUL << ADC_DR_DATA_Pos)           /*!< 0x0000FFFF */
+#define ADC_DR_DATA                    ADC_DR_DATA_Msk                         /*!< ADC group regular conversion data */
+#define ADC_DR_DATA_0                  (0x0001UL << ADC_DR_DATA_Pos)           /*!< 0x00000001 */
+#define ADC_DR_DATA_1                  (0x0002UL << ADC_DR_DATA_Pos)           /*!< 0x00000002 */
+#define ADC_DR_DATA_2                  (0x0004UL << ADC_DR_DATA_Pos)           /*!< 0x00000004 */
+#define ADC_DR_DATA_3                  (0x0008UL << ADC_DR_DATA_Pos)           /*!< 0x00000008 */
+#define ADC_DR_DATA_4                  (0x0010UL << ADC_DR_DATA_Pos)           /*!< 0x00000010 */
+#define ADC_DR_DATA_5                  (0x0020UL << ADC_DR_DATA_Pos)           /*!< 0x00000020 */
+#define ADC_DR_DATA_6                  (0x0040UL << ADC_DR_DATA_Pos)           /*!< 0x00000040 */
+#define ADC_DR_DATA_7                  (0x0080UL << ADC_DR_DATA_Pos)           /*!< 0x00000080 */
+#define ADC_DR_DATA_8                  (0x0100UL << ADC_DR_DATA_Pos)           /*!< 0x00000100 */
+#define ADC_DR_DATA_9                  (0x0200UL << ADC_DR_DATA_Pos)           /*!< 0x00000200 */
+#define ADC_DR_DATA_10                 (0x0400UL << ADC_DR_DATA_Pos)           /*!< 0x00000400 */
+#define ADC_DR_DATA_11                 (0x0800UL << ADC_DR_DATA_Pos)           /*!< 0x00000800 */
+#define ADC_DR_DATA_12                 (0x1000UL << ADC_DR_DATA_Pos)           /*!< 0x00001000 */
+#define ADC_DR_DATA_13                 (0x2000UL << ADC_DR_DATA_Pos)           /*!< 0x00002000 */
+#define ADC_DR_DATA_14                 (0x4000UL << ADC_DR_DATA_Pos)           /*!< 0x00004000 */
+#define ADC_DR_DATA_15                 (0x8000UL << ADC_DR_DATA_Pos)           /*!< 0x00008000 */
+
+/********************  Bit definition for ADC_AWD2CR register  ****************/
+#define ADC_AWD2CR_AWD2CH_Pos          (0U)
+#define ADC_AWD2CR_AWD2CH_Msk          (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD2CR_AWD2CH              ADC_AWD2CR_AWD2CH_Msk                   /*!< ADC analog watchdog 2 monitored channel selection */
+#define ADC_AWD2CR_AWD2CH_0            (0x00001UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD2CR_AWD2CH_1            (0x00002UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD2CR_AWD2CH_2            (0x00004UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD2CR_AWD2CH_3            (0x00008UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD2CR_AWD2CH_4            (0x00010UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD2CR_AWD2CH_5            (0x00020UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD2CR_AWD2CH_6            (0x00040UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD2CR_AWD2CH_7            (0x00080UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD2CR_AWD2CH_8            (0x00100UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD2CR_AWD2CH_9            (0x00200UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD2CR_AWD2CH_10           (0x00400UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD2CR_AWD2CH_11           (0x00800UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD2CR_AWD2CH_12           (0x01000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD2CR_AWD2CH_13           (0x02000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD2CR_AWD2CH_14           (0x04000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD2CR_AWD2CH_15           (0x08000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD2CR_AWD2CH_16           (0x10000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD2CR_AWD2CH_17           (0x20000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD2CR_AWD2CH_18           (0x40000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_AWD3CR register  ****************/
+#define ADC_AWD3CR_AWD3CH_Pos          (0U)
+#define ADC_AWD3CR_AWD3CH_Msk          (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD3CR_AWD3CH              ADC_AWD3CR_AWD3CH_Msk                   /*!< ADC analog watchdog 3 monitored channel selection */
+#define ADC_AWD3CR_AWD3CH_0            (0x00001UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD3CR_AWD3CH_1            (0x00002UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD3CR_AWD3CH_2            (0x00004UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD3CR_AWD3CH_3            (0x00008UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD3CR_AWD3CH_4            (0x00010UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD3CR_AWD3CH_5            (0x00020UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD3CR_AWD3CH_6            (0x00040UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD3CR_AWD3CH_7            (0x00080UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD3CR_AWD3CH_8            (0x00100UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD3CR_AWD3CH_9            (0x00200UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD3CR_AWD3CH_10           (0x00400UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD3CR_AWD3CH_11           (0x00800UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD3CR_AWD3CH_12           (0x01000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD3CR_AWD3CH_13           (0x02000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD3CR_AWD3CH_14           (0x04000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD3CR_AWD3CH_15           (0x08000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD3CR_AWD3CH_16           (0x10000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD3CR_AWD3CH_17           (0x20000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD3CR_AWD3CH_18           (0x40000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_CALFACT register  ***************/
+#define ADC_CALFACT_CALFACT_Pos        (0U)
+#define ADC_CALFACT_CALFACT_Msk        (0x7FUL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x0000007F */
+#define ADC_CALFACT_CALFACT            ADC_CALFACT_CALFACT_Msk                 /*!< ADC calibration factor in single-ended mode */
+#define ADC_CALFACT_CALFACT_0          (0x01UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000001 */
+#define ADC_CALFACT_CALFACT_1          (0x02UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000002 */
+#define ADC_CALFACT_CALFACT_2          (0x04UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000004 */
+#define ADC_CALFACT_CALFACT_3          (0x08UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000008 */
+#define ADC_CALFACT_CALFACT_4          (0x10UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000010 */
+#define ADC_CALFACT_CALFACT_5          (0x20UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000020 */
+#define ADC_CALFACT_CALFACT_6          (0x40UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000040 */
+
+/*************************  ADC Common registers  *****************************/
+/********************  Bit definition for ADC_CCR register  *******************/
+#define ADC_CCR_PRESC_Pos              (18U)
+#define ADC_CCR_PRESC_Msk              (0xFUL << ADC_CCR_PRESC_Pos)            /*!< 0x003C0000 */
+#define ADC_CCR_PRESC                  ADC_CCR_PRESC_Msk                       /*!< ADC common clock prescaler, only for clock source asynchronous */
+#define ADC_CCR_PRESC_0                (0x1UL << ADC_CCR_PRESC_Pos)            /*!< 0x00040000 */
+#define ADC_CCR_PRESC_1                (0x2UL << ADC_CCR_PRESC_Pos)            /*!< 0x00080000 */
+#define ADC_CCR_PRESC_2                (0x4UL << ADC_CCR_PRESC_Pos)            /*!< 0x00100000 */
+#define ADC_CCR_PRESC_3                (0x8UL << ADC_CCR_PRESC_Pos)            /*!< 0x00200000 */
+
+#define ADC_CCR_VREFEN_Pos             (22U)
+#define ADC_CCR_VREFEN_Msk             (0x1UL << ADC_CCR_VREFEN_Pos)           /*!< 0x00400000 */
+#define ADC_CCR_VREFEN                 ADC_CCR_VREFEN_Msk                      /*!< ADC internal path to VrefInt enable */
+#define ADC_CCR_TSEN_Pos               (23U)
+#define ADC_CCR_TSEN_Msk               (0x1UL << ADC_CCR_TSEN_Pos)             /*!< 0x00800000 */
+#define ADC_CCR_TSEN                   ADC_CCR_TSEN_Msk                        /*!< ADC internal path to temperature sensor enable */
+#define ADC_CCR_VBATEN_Pos             (24U)
+#define ADC_CCR_VBATEN_Msk             (0x1UL << ADC_CCR_VBATEN_Pos)           /*!< 0x01000000 */
+#define ADC_CCR_VBATEN                 ADC_CCR_VBATEN_Msk                      /*!< ADC internal path to battery voltage enable */
+
+/* Legacy */
+#define ADC_CCR_LFMEN_Pos              (25U)
+#define ADC_CCR_LFMEN_Msk              (0x1UL << ADC_CCR_LFMEN_Pos)            /*!< 0x02000000 */
+#define ADC_CCR_LFMEN                  ADC_CCR_LFMEN_Msk                       /*!< Legacy feature, useless on STM32G0 (ADC common clock low frequency mode is automatically managed by ADC peripheral on STM32G0) */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                          CRC calculation unit                              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for CRC_DR register  *********************/
+#define CRC_DR_DR_Pos            (0U)
+#define CRC_DR_DR_Msk            (0xFFFFFFFFUL << CRC_DR_DR_Pos)                /*!< 0xFFFFFFFF */
+#define CRC_DR_DR                CRC_DR_DR_Msk                                  /*!< Data register bits */
+
+/*******************  Bit definition for CRC_IDR register  ********************/
+#define CRC_IDR_IDR_Pos          (0U)
+#define CRC_IDR_IDR_Msk          (0xFFFFFFFFUL << CRC_IDR_IDR_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_IDR_IDR              CRC_IDR_IDR_Msk                                /*!< General-purpose 32-bits data register bits */
+
+/********************  Bit definition for CRC_CR register  ********************/
+#define CRC_CR_RESET_Pos         (0U)
+#define CRC_CR_RESET_Msk         (0x1UL << CRC_CR_RESET_Pos)                    /*!< 0x00000001 */
+#define CRC_CR_RESET             CRC_CR_RESET_Msk                               /*!< RESET the CRC computation unit bit */
+#define CRC_CR_POLYSIZE_Pos      (3U)
+#define CRC_CR_POLYSIZE_Msk      (0x3UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000018 */
+#define CRC_CR_POLYSIZE          CRC_CR_POLYSIZE_Msk                            /*!< Polynomial size bits */
+#define CRC_CR_POLYSIZE_0        (0x1UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000008 */
+#define CRC_CR_POLYSIZE_1        (0x2UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000010 */
+#define CRC_CR_REV_IN_Pos        (5U)
+#define CRC_CR_REV_IN_Msk        (0x3UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000060 */
+#define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                              /*!< REV_IN Reverse Input Data bits */
+#define CRC_CR_REV_IN_0          (0x1UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000020 */
+#define CRC_CR_REV_IN_1          (0x2UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000040 */
+#define CRC_CR_REV_OUT_Pos       (7U)
+#define CRC_CR_REV_OUT_Msk       (0x1UL << CRC_CR_REV_OUT_Pos)                  /*!< 0x00000080 */
+#define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                             /*!< REV_OUT Reverse Output Data bits */
+
+/*******************  Bit definition for CRC_INIT register  *******************/
+#define CRC_INIT_INIT_Pos        (0U)
+#define CRC_INIT_INIT_Msk        (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)            /*!< 0xFFFFFFFF */
+#define CRC_INIT_INIT            CRC_INIT_INIT_Msk                              /*!< Initial CRC value bits */
+
+/*******************  Bit definition for CRC_POL register  ********************/
+#define CRC_POL_POL_Pos          (0U)
+#define CRC_POL_POL_Msk          (0xFFFFFFFFUL << CRC_POL_POL_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_POL_POL              CRC_POL_POL_Msk                                /*!< Coefficients of the polynomial */
+
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 Debug MCU                                  */
+/*                                                                            */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                           DMA Controller (DMA)                             */
+/*                                                                            */
+/******************************************************************************/
+
+/*******************  Bit definition for DMA_ISR register  ********************/
+#define DMA_ISR_GIF1_Pos       (0U)
+#define DMA_ISR_GIF1_Msk       (0x1UL << DMA_ISR_GIF1_Pos)                     /*!< 0x00000001 */
+#define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                /*!< Channel 1 Global interrupt flag */
+#define DMA_ISR_TCIF1_Pos      (1U)
+#define DMA_ISR_TCIF1_Msk      (0x1UL << DMA_ISR_TCIF1_Pos)                    /*!< 0x00000002 */
+#define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               /*!< Channel 1 Transfer Complete flag */
+#define DMA_ISR_HTIF1_Pos      (2U)
+#define DMA_ISR_HTIF1_Msk      (0x1UL << DMA_ISR_HTIF1_Pos)                    /*!< 0x00000004 */
+#define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               /*!< Channel 1 Half Transfer flag */
+#define DMA_ISR_TEIF1_Pos      (3U)
+#define DMA_ISR_TEIF1_Msk      (0x1UL << DMA_ISR_TEIF1_Pos)                    /*!< 0x00000008 */
+#define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               /*!< Channel 1 Transfer Error flag */
+#define DMA_ISR_GIF2_Pos       (4U)
+#define DMA_ISR_GIF2_Msk       (0x1UL << DMA_ISR_GIF2_Pos)                     /*!< 0x00000010 */
+#define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                /*!< Channel 2 Global interrupt flag */
+#define DMA_ISR_TCIF2_Pos      (5U)
+#define DMA_ISR_TCIF2_Msk      (0x1UL << DMA_ISR_TCIF2_Pos)                    /*!< 0x00000020 */
+#define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               /*!< Channel 2 Transfer Complete flag */
+#define DMA_ISR_HTIF2_Pos      (6U)
+#define DMA_ISR_HTIF2_Msk      (0x1UL << DMA_ISR_HTIF2_Pos)                    /*!< 0x00000040 */
+#define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               /*!< Channel 2 Half Transfer flag */
+#define DMA_ISR_TEIF2_Pos      (7U)
+#define DMA_ISR_TEIF2_Msk      (0x1UL << DMA_ISR_TEIF2_Pos)                    /*!< 0x00000080 */
+#define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               /*!< Channel 2 Transfer Error flag */
+#define DMA_ISR_GIF3_Pos       (8U)
+#define DMA_ISR_GIF3_Msk       (0x1UL << DMA_ISR_GIF3_Pos)                     /*!< 0x00000100 */
+#define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                /*!< Channel 3 Global interrupt flag */
+#define DMA_ISR_TCIF3_Pos      (9U)
+#define DMA_ISR_TCIF3_Msk      (0x1UL << DMA_ISR_TCIF3_Pos)                    /*!< 0x00000200 */
+#define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               /*!< Channel 3 Transfer Complete flag */
+#define DMA_ISR_HTIF3_Pos      (10U)
+#define DMA_ISR_HTIF3_Msk      (0x1UL << DMA_ISR_HTIF3_Pos)                    /*!< 0x00000400 */
+#define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               /*!< Channel 3 Half Transfer flag */
+#define DMA_ISR_TEIF3_Pos      (11U)
+#define DMA_ISR_TEIF3_Msk      (0x1UL << DMA_ISR_TEIF3_Pos)                    /*!< 0x00000800 */
+#define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               /*!< Channel 3 Transfer Error flag */
+#define DMA_ISR_GIF4_Pos       (12U)
+#define DMA_ISR_GIF4_Msk       (0x1UL << DMA_ISR_GIF4_Pos)                     /*!< 0x00001000 */
+#define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                /*!< Channel 4 Global interrupt flag */
+#define DMA_ISR_TCIF4_Pos      (13U)
+#define DMA_ISR_TCIF4_Msk      (0x1UL << DMA_ISR_TCIF4_Pos)                    /*!< 0x00002000 */
+#define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               /*!< Channel 4 Transfer Complete flag */
+#define DMA_ISR_HTIF4_Pos      (14U)
+#define DMA_ISR_HTIF4_Msk      (0x1UL << DMA_ISR_HTIF4_Pos)                    /*!< 0x00004000 */
+#define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               /*!< Channel 4 Half Transfer flag */
+#define DMA_ISR_TEIF4_Pos      (15U)
+#define DMA_ISR_TEIF4_Msk      (0x1UL << DMA_ISR_TEIF4_Pos)                    /*!< 0x00008000 */
+#define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               /*!< Channel 4 Transfer Error flag */
+#define DMA_ISR_GIF5_Pos       (16U)
+#define DMA_ISR_GIF5_Msk       (0x1UL << DMA_ISR_GIF5_Pos)                     /*!< 0x00010000 */
+#define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                /*!< Channel 5 Global interrupt flag */
+#define DMA_ISR_TCIF5_Pos      (17U)
+#define DMA_ISR_TCIF5_Msk      (0x1UL << DMA_ISR_TCIF5_Pos)                    /*!< 0x00020000 */
+#define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               /*!< Channel 5 Transfer Complete flag */
+#define DMA_ISR_HTIF5_Pos      (18U)
+#define DMA_ISR_HTIF5_Msk      (0x1UL << DMA_ISR_HTIF5_Pos)                    /*!< 0x00040000 */
+#define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               /*!< Channel 5 Half Transfer flag */
+#define DMA_ISR_TEIF5_Pos      (19U)
+#define DMA_ISR_TEIF5_Msk      (0x1UL << DMA_ISR_TEIF5_Pos)                    /*!< 0x00080000 */
+#define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               /*!< Channel 5 Transfer Error flag */
+#define DMA_ISR_GIF6_Pos       (20U)
+#define DMA_ISR_GIF6_Msk       (0x1UL << DMA_ISR_GIF6_Pos)                     /*!< 0x00100000 */
+#define DMA_ISR_GIF6           DMA_ISR_GIF6_Msk                                /*!< Channel 6 Global interrupt flag */
+#define DMA_ISR_TCIF6_Pos      (21U)
+#define DMA_ISR_TCIF6_Msk      (0x1UL << DMA_ISR_TCIF6_Pos)                    /*!< 0x00200000 */
+#define DMA_ISR_TCIF6          DMA_ISR_TCIF6_Msk                               /*!< Channel 6 Transfer Complete flag */
+#define DMA_ISR_HTIF6_Pos      (22U)
+#define DMA_ISR_HTIF6_Msk      (0x1UL << DMA_ISR_HTIF6_Pos)                    /*!< 0x00400000 */
+#define DMA_ISR_HTIF6          DMA_ISR_HTIF6_Msk                               /*!< Channel 6 Half Transfer flag */
+#define DMA_ISR_TEIF6_Pos      (23U)
+#define DMA_ISR_TEIF6_Msk      (0x1UL << DMA_ISR_TEIF6_Pos)                    /*!< 0x00800000 */
+#define DMA_ISR_TEIF6          DMA_ISR_TEIF6_Msk                               /*!< Channel 6 Transfer Error flag */
+#define DMA_ISR_GIF7_Pos       (24U)
+#define DMA_ISR_GIF7_Msk       (0x1UL << DMA_ISR_GIF7_Pos)                     /*!< 0x01000000 */
+#define DMA_ISR_GIF7           DMA_ISR_GIF7_Msk                                /*!< Channel 7 Global interrupt flag */
+#define DMA_ISR_TCIF7_Pos      (25U)
+#define DMA_ISR_TCIF7_Msk      (0x1UL << DMA_ISR_TCIF7_Pos)                    /*!< 0x02000000 */
+#define DMA_ISR_TCIF7          DMA_ISR_TCIF7_Msk                               /*!< Channel 7 Transfer Complete flag */
+#define DMA_ISR_HTIF7_Pos      (26U)
+#define DMA_ISR_HTIF7_Msk      (0x1UL << DMA_ISR_HTIF7_Pos)                    /*!< 0x04000000 */
+#define DMA_ISR_HTIF7          DMA_ISR_HTIF7_Msk                               /*!< Channel 7 Half Transfer flag */
+#define DMA_ISR_TEIF7_Pos      (27U)
+#define DMA_ISR_TEIF7_Msk      (0x1UL << DMA_ISR_TEIF7_Pos)                    /*!< 0x08000000 */
+#define DMA_ISR_TEIF7          DMA_ISR_TEIF7_Msk                               /*!< Channel 7 Transfer Error flag */
+
+/*******************  Bit definition for DMA_IFCR register  *******************/
+#define DMA_IFCR_CGIF1_Pos     (0U)
+#define DMA_IFCR_CGIF1_Msk     (0x1UL << DMA_IFCR_CGIF1_Pos)                   /*!< 0x00000001 */
+#define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              /*!< Channel 1 Global interrupt clearr */
+#define DMA_IFCR_CTCIF1_Pos    (1U)
+#define DMA_IFCR_CTCIF1_Msk    (0x1UL << DMA_IFCR_CTCIF1_Pos)                  /*!< 0x00000002 */
+#define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             /*!< Channel 1 Transfer Complete clear */
+#define DMA_IFCR_CHTIF1_Pos    (2U)
+#define DMA_IFCR_CHTIF1_Msk    (0x1UL << DMA_IFCR_CHTIF1_Pos)                  /*!< 0x00000004 */
+#define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             /*!< Channel 1 Half Transfer clear */
+#define DMA_IFCR_CTEIF1_Pos    (3U)
+#define DMA_IFCR_CTEIF1_Msk    (0x1UL << DMA_IFCR_CTEIF1_Pos)                  /*!< 0x00000008 */
+#define DMA_IFCR_CTEIF1        DMA_IFCR_CTEIF1_Msk                             /*!< Channel 1 Transfer Error clear */
+#define DMA_IFCR_CGIF2_Pos     (4U)
+#define DMA_IFCR_CGIF2_Msk     (0x1UL << DMA_IFCR_CGIF2_Pos)                   /*!< 0x00000010 */
+#define DMA_IFCR_CGIF2         DMA_IFCR_CGIF2_Msk                              /*!< Channel 2 Global interrupt clear */
+#define DMA_IFCR_CTCIF2_Pos    (5U)
+#define DMA_IFCR_CTCIF2_Msk    (0x1UL << DMA_IFCR_CTCIF2_Pos)                  /*!< 0x00000020 */
+#define DMA_IFCR_CTCIF2        DMA_IFCR_CTCIF2_Msk                             /*!< Channel 2 Transfer Complete clear */
+#define DMA_IFCR_CHTIF2_Pos    (6U)
+#define DMA_IFCR_CHTIF2_Msk    (0x1UL << DMA_IFCR_CHTIF2_Pos)                  /*!< 0x00000040 */
+#define DMA_IFCR_CHTIF2        DMA_IFCR_CHTIF2_Msk                             /*!< Channel 2 Half Transfer clear */
+#define DMA_IFCR_CTEIF2_Pos    (7U)
+#define DMA_IFCR_CTEIF2_Msk    (0x1UL << DMA_IFCR_CTEIF2_Pos)                  /*!< 0x00000080 */
+#define DMA_IFCR_CTEIF2        DMA_IFCR_CTEIF2_Msk                             /*!< Channel 2 Transfer Error clear */
+#define DMA_IFCR_CGIF3_Pos     (8U)
+#define DMA_IFCR_CGIF3_Msk     (0x1UL << DMA_IFCR_CGIF3_Pos)                   /*!< 0x00000100 */
+#define DMA_IFCR_CGIF3         DMA_IFCR_CGIF3_Msk                              /*!< Channel 3 Global interrupt clear */
+#define DMA_IFCR_CTCIF3_Pos    (9U)
+#define DMA_IFCR_CTCIF3_Msk    (0x1UL << DMA_IFCR_CTCIF3_Pos)                  /*!< 0x00000200 */
+#define DMA_IFCR_CTCIF3        DMA_IFCR_CTCIF3_Msk                             /*!< Channel 3 Transfer Complete clear */
+#define DMA_IFCR_CHTIF3_Pos    (10U)
+#define DMA_IFCR_CHTIF3_Msk    (0x1UL << DMA_IFCR_CHTIF3_Pos)                  /*!< 0x00000400 */
+#define DMA_IFCR_CHTIF3        DMA_IFCR_CHTIF3_Msk                             /*!< Channel 3 Half Transfer clear */
+#define DMA_IFCR_CTEIF3_Pos    (11U)
+#define DMA_IFCR_CTEIF3_Msk    (0x1UL << DMA_IFCR_CTEIF3_Pos)                  /*!< 0x00000800 */
+#define DMA_IFCR_CTEIF3        DMA_IFCR_CTEIF3_Msk                             /*!< Channel 3 Transfer Error clear */
+#define DMA_IFCR_CGIF4_Pos     (12U)
+#define DMA_IFCR_CGIF4_Msk     (0x1UL << DMA_IFCR_CGIF4_Pos)                   /*!< 0x00001000 */
+#define DMA_IFCR_CGIF4         DMA_IFCR_CGIF4_Msk                              /*!< Channel 4 Global interrupt clear */
+#define DMA_IFCR_CTCIF4_Pos    (13U)
+#define DMA_IFCR_CTCIF4_Msk    (0x1UL << DMA_IFCR_CTCIF4_Pos)                  /*!< 0x00002000 */
+#define DMA_IFCR_CTCIF4        DMA_IFCR_CTCIF4_Msk                             /*!< Channel 4 Transfer Complete clear */
+#define DMA_IFCR_CHTIF4_Pos    (14U)
+#define DMA_IFCR_CHTIF4_Msk    (0x1UL << DMA_IFCR_CHTIF4_Pos)                  /*!< 0x00004000 */
+#define DMA_IFCR_CHTIF4        DMA_IFCR_CHTIF4_Msk                             /*!< Channel 4 Half Transfer clear */
+#define DMA_IFCR_CTEIF4_Pos    (15U)
+#define DMA_IFCR_CTEIF4_Msk    (0x1UL << DMA_IFCR_CTEIF4_Pos)                  /*!< 0x00008000 */
+#define DMA_IFCR_CTEIF4        DMA_IFCR_CTEIF4_Msk                             /*!< Channel 4 Transfer Error clear */
+#define DMA_IFCR_CGIF5_Pos     (16U)
+#define DMA_IFCR_CGIF5_Msk     (0x1UL << DMA_IFCR_CGIF5_Pos)                   /*!< 0x00010000 */
+#define DMA_IFCR_CGIF5         DMA_IFCR_CGIF5_Msk                              /*!< Channel 5 Global interrupt clear */
+#define DMA_IFCR_CTCIF5_Pos    (17U)
+#define DMA_IFCR_CTCIF5_Msk    (0x1UL << DMA_IFCR_CTCIF5_Pos)                  /*!< 0x00020000 */
+#define DMA_IFCR_CTCIF5        DMA_IFCR_CTCIF5_Msk                             /*!< Channel 5 Transfer Complete clear */
+#define DMA_IFCR_CHTIF5_Pos    (18U)
+#define DMA_IFCR_CHTIF5_Msk    (0x1UL << DMA_IFCR_CHTIF5_Pos)                  /*!< 0x00040000 */
+#define DMA_IFCR_CHTIF5        DMA_IFCR_CHTIF5_Msk                             /*!< Channel 5 Half Transfer clear */
+#define DMA_IFCR_CTEIF5_Pos    (19U)
+#define DMA_IFCR_CTEIF5_Msk    (0x1UL << DMA_IFCR_CTEIF5_Pos)                  /*!< 0x00080000 */
+#define DMA_IFCR_CTEIF5        DMA_IFCR_CTEIF5_Msk                             /*!< Channel 5 Transfer Error clear */
+#define DMA_IFCR_CGIF6_Pos     (20U)
+#define DMA_IFCR_CGIF6_Msk     (0x1UL << DMA_IFCR_CGIF6_Pos)                   /*!< 0x00100000 */
+#define DMA_IFCR_CGIF6         DMA_IFCR_CGIF6_Msk                              /*!< Channel 6 Global interrupt clear */
+#define DMA_IFCR_CTCIF6_Pos    (21U)
+#define DMA_IFCR_CTCIF6_Msk    (0x1UL << DMA_IFCR_CTCIF6_Pos)                  /*!< 0x00200000 */
+#define DMA_IFCR_CTCIF6        DMA_IFCR_CTCIF6_Msk                             /*!< Channel 6 Transfer Complete clear */
+#define DMA_IFCR_CHTIF6_Pos    (22U)
+#define DMA_IFCR_CHTIF6_Msk    (0x1UL << DMA_IFCR_CHTIF6_Pos)                  /*!< 0x00400000 */
+#define DMA_IFCR_CHTIF6        DMA_IFCR_CHTIF6_Msk                             /*!< Channel 6 Half Transfer clear */
+#define DMA_IFCR_CTEIF6_Pos    (23U)
+#define DMA_IFCR_CTEIF6_Msk    (0x1UL << DMA_IFCR_CTEIF6_Pos)                  /*!< 0x00800000 */
+#define DMA_IFCR_CTEIF6        DMA_IFCR_CTEIF6_Msk                             /*!< Channel 6 Transfer Error clear */
+#define DMA_IFCR_CGIF7_Pos     (24U)
+#define DMA_IFCR_CGIF7_Msk     (0x1UL << DMA_IFCR_CGIF7_Pos)                   /*!< 0x01000000 */
+#define DMA_IFCR_CGIF7         DMA_IFCR_CGIF7_Msk                              /*!< Channel 7 Global interrupt clear */
+#define DMA_IFCR_CTCIF7_Pos    (25U)
+#define DMA_IFCR_CTCIF7_Msk    (0x1UL << DMA_IFCR_CTCIF7_Pos)                  /*!< 0x02000000 */
+#define DMA_IFCR_CTCIF7        DMA_IFCR_CTCIF7_Msk                             /*!< Channel 7 Transfer Complete clear */
+#define DMA_IFCR_CHTIF7_Pos    (26U)
+#define DMA_IFCR_CHTIF7_Msk    (0x1UL << DMA_IFCR_CHTIF7_Pos)                  /*!< 0x04000000 */
+#define DMA_IFCR_CHTIF7        DMA_IFCR_CHTIF7_Msk                             /*!< Channel 7 Half Transfer clear */
+#define DMA_IFCR_CTEIF7_Pos    (27U)
+#define DMA_IFCR_CTEIF7_Msk    (0x1UL << DMA_IFCR_CTEIF7_Pos)                  /*!< 0x08000000 */
+#define DMA_IFCR_CTEIF7        DMA_IFCR_CTEIF7_Msk                             /*!< Channel 7 Transfer Error clear */
+
+/*******************  Bit definition for DMA_CCR register  ********************/
+#define DMA_CCR_EN_Pos         (0U)
+#define DMA_CCR_EN_Msk         (0x1UL << DMA_CCR_EN_Pos)                       /*!< 0x00000001 */
+#define DMA_CCR_EN             DMA_CCR_EN_Msk                                  /*!< Channel enable                      */
+#define DMA_CCR_TCIE_Pos       (1U)
+#define DMA_CCR_TCIE_Msk       (0x1UL << DMA_CCR_TCIE_Pos)                     /*!< 0x00000002 */
+#define DMA_CCR_TCIE           DMA_CCR_TCIE_Msk                                /*!< Transfer complete interrupt enable  */
+#define DMA_CCR_HTIE_Pos       (2U)
+#define DMA_CCR_HTIE_Msk       (0x1UL << DMA_CCR_HTIE_Pos)                     /*!< 0x00000004 */
+#define DMA_CCR_HTIE           DMA_CCR_HTIE_Msk                                /*!< Half Transfer interrupt enable      */
+#define DMA_CCR_TEIE_Pos       (3U)
+#define DMA_CCR_TEIE_Msk       (0x1UL << DMA_CCR_TEIE_Pos)                     /*!< 0x00000008 */
+#define DMA_CCR_TEIE           DMA_CCR_TEIE_Msk                                /*!< Transfer error interrupt enable     */
+#define DMA_CCR_DIR_Pos        (4U)
+#define DMA_CCR_DIR_Msk        (0x1UL << DMA_CCR_DIR_Pos)                      /*!< 0x00000010 */
+#define DMA_CCR_DIR            DMA_CCR_DIR_Msk                                 /*!< Data transfer direction             */
+#define DMA_CCR_CIRC_Pos       (5U)
+#define DMA_CCR_CIRC_Msk       (0x1UL << DMA_CCR_CIRC_Pos)                     /*!< 0x00000020 */
+#define DMA_CCR_CIRC           DMA_CCR_CIRC_Msk                                /*!< Circular mode                       */
+#define DMA_CCR_PINC_Pos       (6U)
+#define DMA_CCR_PINC_Msk       (0x1UL << DMA_CCR_PINC_Pos)                     /*!< 0x00000040 */
+#define DMA_CCR_PINC           DMA_CCR_PINC_Msk                                /*!< Peripheral increment mode           */
+#define DMA_CCR_MINC_Pos       (7U)
+#define DMA_CCR_MINC_Msk       (0x1UL << DMA_CCR_MINC_Pos)                     /*!< 0x00000080 */
+#define DMA_CCR_MINC           DMA_CCR_MINC_Msk                                /*!< Memory increment mode               */
+
+#define DMA_CCR_PSIZE_Pos      (8U)
+#define DMA_CCR_PSIZE_Msk      (0x3UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000300 */
+#define DMA_CCR_PSIZE          DMA_CCR_PSIZE_Msk                               /*!< PSIZE[1:0] bits (Peripheral size)   */
+#define DMA_CCR_PSIZE_0        (0x1UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000100 */
+#define DMA_CCR_PSIZE_1        (0x2UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000200 */
+
+#define DMA_CCR_MSIZE_Pos      (10U)
+#define DMA_CCR_MSIZE_Msk      (0x3UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000C00 */
+#define DMA_CCR_MSIZE          DMA_CCR_MSIZE_Msk                               /*!< MSIZE[1:0] bits (Memory size)       */
+#define DMA_CCR_MSIZE_0        (0x1UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000400 */
+#define DMA_CCR_MSIZE_1        (0x2UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000800 */
+
+#define DMA_CCR_PL_Pos         (12U)
+#define DMA_CCR_PL_Msk         (0x3UL << DMA_CCR_PL_Pos)                       /*!< 0x00003000 */
+#define DMA_CCR_PL             DMA_CCR_PL_Msk                                  /*!< PL[1:0] bits(Channel Priority level)*/
+#define DMA_CCR_PL_0           (0x1UL << DMA_CCR_PL_Pos)                       /*!< 0x00001000 */
+#define DMA_CCR_PL_1           (0x2UL << DMA_CCR_PL_Pos)                        /*!< 0x00002000 */
+
+#define DMA_CCR_MEM2MEM_Pos    (14U)
+#define DMA_CCR_MEM2MEM_Msk    (0x1UL << DMA_CCR_MEM2MEM_Pos)                  /*!< 0x00004000 */
+#define DMA_CCR_MEM2MEM        DMA_CCR_MEM2MEM_Msk                             /*!< Memory to memory mode               */
+
+/******************  Bit definition for DMA_CNDTR register  *******************/
+#define DMA_CNDTR_NDT_Pos      (0U)
+#define DMA_CNDTR_NDT_Msk      (0xFFFFUL << DMA_CNDTR_NDT_Pos)                 /*!< 0x0000FFFF */
+#define DMA_CNDTR_NDT          DMA_CNDTR_NDT_Msk                               /*!< Number of data to Transfer          */
+
+/******************  Bit definition for DMA_CPAR register  ********************/
+#define DMA_CPAR_PA_Pos        (0U)
+#define DMA_CPAR_PA_Msk        (0xFFFFFFFFUL << DMA_CPAR_PA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CPAR_PA            DMA_CPAR_PA_Msk                                 /*!< Peripheral Address                  */
+
+/******************  Bit definition for DMA_CMAR register  ********************/
+#define DMA_CMAR_MA_Pos        (0U)
+#define DMA_CMAR_MA_Msk        (0xFFFFFFFFUL << DMA_CMAR_MA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CMAR_MA            DMA_CMAR_MA_Msk                                 /*!< Memory Address                      */
+
+/******************************************************************************/
+/*                                                                            */
+/*                             DMAMUX Controller                              */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for DMAMUX_CxCR register  **************/
+#define DMAMUX_CxCR_DMAREQ_ID_Pos              (0U)
+#define DMAMUX_CxCR_DMAREQ_ID_Msk              (0x3FUL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x0000003F */
+#define DMAMUX_CxCR_DMAREQ_ID                  DMAMUX_CxCR_DMAREQ_ID_Msk             /*!< DMA Request ID   */
+#define DMAMUX_CxCR_DMAREQ_ID_0                (0x01UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_CxCR_DMAREQ_ID_1                (0x02UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_CxCR_DMAREQ_ID_2                (0x04UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_CxCR_DMAREQ_ID_3                (0x08UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_CxCR_DMAREQ_ID_4                (0x10UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_CxCR_DMAREQ_ID_5                (0x20UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000020 */
+#define DMAMUX_CxCR_DMAREQ_ID_6                (0x40UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000040 */
+#define DMAMUX_CxCR_SOIE_Pos                   (8U)
+#define DMAMUX_CxCR_SOIE_Msk                   (0x1UL << DMAMUX_CxCR_SOIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_CxCR_SOIE                       DMAMUX_CxCR_SOIE_Msk             /*!< Synchro overrun interrupt enable     */
+#define DMAMUX_CxCR_EGE_Pos                    (9U)
+#define DMAMUX_CxCR_EGE_Msk                    (0x1UL << DMAMUX_CxCR_EGE_Pos)   /*!< 0x00000200 */
+#define DMAMUX_CxCR_EGE                        DMAMUX_CxCR_EGE_Msk              /*!< Event generation interrupt enable    */
+#define DMAMUX_CxCR_SE_Pos                     (16U)
+#define DMAMUX_CxCR_SE_Msk                     (0x1UL << DMAMUX_CxCR_SE_Pos)    /*!< 0x00010000 */
+#define DMAMUX_CxCR_SE                         DMAMUX_CxCR_SE_Msk               /*!< Synchronization enable               */
+#define DMAMUX_CxCR_SPOL_Pos                   (17U)
+#define DMAMUX_CxCR_SPOL_Msk                   (0x3UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00060000 */
+#define DMAMUX_CxCR_SPOL                       DMAMUX_CxCR_SPOL_Msk             /*!< Synchronization polarity             */
+#define DMAMUX_CxCR_SPOL_0                     (0x1UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00020000 */
+#define DMAMUX_CxCR_SPOL_1                     (0x2UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00040000 */
+#define DMAMUX_CxCR_NBREQ_Pos                  (19U)
+#define DMAMUX_CxCR_NBREQ_Msk                  (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_CxCR_NBREQ                      DMAMUX_CxCR_NBREQ_Msk             /*!< Number of request                    */
+#define DMAMUX_CxCR_NBREQ_0                    (0x01UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_CxCR_NBREQ_1                    (0x02UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_CxCR_NBREQ_2                    (0x04UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_CxCR_NBREQ_3                    (0x08UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_CxCR_NBREQ_4                    (0x10UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00800000 */
+#define DMAMUX_CxCR_SYNC_ID_Pos                (24U)
+#define DMAMUX_CxCR_SYNC_ID_Msk                (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x1F000000 */
+#define DMAMUX_CxCR_SYNC_ID                    DMAMUX_CxCR_SYNC_ID_Msk             /*!< Synchronization ID                   */
+#define DMAMUX_CxCR_SYNC_ID_0                  (0x01UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x01000000 */
+#define DMAMUX_CxCR_SYNC_ID_1                  (0x02UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x02000000 */
+#define DMAMUX_CxCR_SYNC_ID_2                  (0x04UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x04000000 */
+#define DMAMUX_CxCR_SYNC_ID_3                  (0x08UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x08000000 */
+#define DMAMUX_CxCR_SYNC_ID_4                  (0x10UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x10000000 */
+
+/*******************  Bits definition for DMAMUX_CSR register  **************/
+#define DMAMUX_CSR_SOF0_Pos                    (0U)
+#define DMAMUX_CSR_SOF0_Msk                    (0x1UL << DMAMUX_CSR_SOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CSR_SOF0                        DMAMUX_CSR_SOF0_Msk             /*!< Synchronization Overrun Flag 0       */
+#define DMAMUX_CSR_SOF1_Pos                    (1U)
+#define DMAMUX_CSR_SOF1_Msk                    (0x1UL << DMAMUX_CSR_SOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CSR_SOF1                        DMAMUX_CSR_SOF1_Msk             /*!< Synchronization Overrun Flag 1       */
+#define DMAMUX_CSR_SOF2_Pos                    (2U)
+#define DMAMUX_CSR_SOF2_Msk                    (0x1UL << DMAMUX_CSR_SOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CSR_SOF2                        DMAMUX_CSR_SOF2_Msk             /*!< Synchronization Overrun Flag 2       */
+#define DMAMUX_CSR_SOF3_Pos                    (3U)
+#define DMAMUX_CSR_SOF3_Msk                    (0x1UL << DMAMUX_CSR_SOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CSR_SOF3                        DMAMUX_CSR_SOF3_Msk             /*!< Synchronization Overrun Flag 3       */
+#define DMAMUX_CSR_SOF4_Pos                    (4U)
+#define DMAMUX_CSR_SOF4_Msk                    (0x1UL << DMAMUX_CSR_SOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CSR_SOF4                        DMAMUX_CSR_SOF4_Msk             /*!< Synchronization Overrun Flag 4       */
+#define DMAMUX_CSR_SOF5_Pos                    (5U)
+#define DMAMUX_CSR_SOF5_Msk                    (0x1UL << DMAMUX_CSR_SOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CSR_SOF5                        DMAMUX_CSR_SOF5_Msk             /*!< Synchronization Overrun Flag 5       */
+#define DMAMUX_CSR_SOF6_Pos                    (6U)
+#define DMAMUX_CSR_SOF6_Msk                    (0x1UL << DMAMUX_CSR_SOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CSR_SOF6                        DMAMUX_CSR_SOF6_Msk             /*!< Synchronization Overrun Flag 6       */
+
+/********************  Bits definition for DMAMUX_CFR register  **************/
+#define DMAMUX_CFR_CSOF0_Pos                   (0U)
+#define DMAMUX_CFR_CSOF0_Msk                   (0x1UL << DMAMUX_CFR_CSOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CFR_CSOF0                       DMAMUX_CFR_CSOF0_Msk             /*!< Clear Overrun Flag 0                 */
+#define DMAMUX_CFR_CSOF1_Pos                   (1U)
+#define DMAMUX_CFR_CSOF1_Msk                   (0x1UL << DMAMUX_CFR_CSOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CFR_CSOF1                       DMAMUX_CFR_CSOF1_Msk             /*!< Clear Overrun Flag 1                 */
+#define DMAMUX_CFR_CSOF2_Pos                   (2U)
+#define DMAMUX_CFR_CSOF2_Msk                   (0x1UL << DMAMUX_CFR_CSOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CFR_CSOF2                       DMAMUX_CFR_CSOF2_Msk             /*!< Clear Overrun Flag 2                 */
+#define DMAMUX_CFR_CSOF3_Pos                   (3U)
+#define DMAMUX_CFR_CSOF3_Msk                   (0x1UL << DMAMUX_CFR_CSOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CFR_CSOF3                       DMAMUX_CFR_CSOF3_Msk             /*!< Clear Overrun Flag 3                 */
+#define DMAMUX_CFR_CSOF4_Pos                   (4U)
+#define DMAMUX_CFR_CSOF4_Msk                   (0x1UL << DMAMUX_CFR_CSOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CFR_CSOF4                       DMAMUX_CFR_CSOF4_Msk             /*!< Clear Overrun Flag 4                 */
+#define DMAMUX_CFR_CSOF5_Pos                   (5U)
+#define DMAMUX_CFR_CSOF5_Msk                   (0x1UL << DMAMUX_CFR_CSOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CFR_CSOF5                       DMAMUX_CFR_CSOF5_Msk             /*!< Clear Overrun Flag 5                 */
+#define DMAMUX_CFR_CSOF6_Pos                   (6U)
+#define DMAMUX_CFR_CSOF6_Msk                   (0x1UL << DMAMUX_CFR_CSOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CFR_CSOF6                       DMAMUX_CFR_CSOF6_Msk             /*!< Clear Overrun Flag 6                 */
+
+/********************  Bits definition for DMAMUX_RGxCR register  ************/
+#define DMAMUX_RGxCR_SIG_ID_Pos                (0U)
+#define DMAMUX_RGxCR_SIG_ID_Msk                (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x0000001F */
+#define DMAMUX_RGxCR_SIG_ID                    DMAMUX_RGxCR_SIG_ID_Msk             /*!< Signal ID                         */
+#define DMAMUX_RGxCR_SIG_ID_0                  (0x01UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGxCR_SIG_ID_1                  (0x02UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGxCR_SIG_ID_2                  (0x04UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGxCR_SIG_ID_3                  (0x08UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGxCR_SIG_ID_4                  (0x10UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_RGxCR_OIE_Pos                   (8U)
+#define DMAMUX_RGxCR_OIE_Msk                   (0x1UL << DMAMUX_RGxCR_OIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_RGxCR_OIE                       DMAMUX_RGxCR_OIE_Msk             /*!< Overrun interrupt enable             */
+#define DMAMUX_RGxCR_GE_Pos                    (16U)
+#define DMAMUX_RGxCR_GE_Msk                    (0x1UL << DMAMUX_RGxCR_GE_Pos)   /*!< 0x00010000 */
+#define DMAMUX_RGxCR_GE                        DMAMUX_RGxCR_GE_Msk              /*!< Generation enable                    */
+#define DMAMUX_RGxCR_GPOL_Pos                  (17U)
+#define DMAMUX_RGxCR_GPOL_Msk                  (0x3UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00060000 */
+#define DMAMUX_RGxCR_GPOL                      DMAMUX_RGxCR_GPOL_Msk            /*!< Generation polarity                  */
+#define DMAMUX_RGxCR_GPOL_0                    (0x1UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00020000 */
+#define DMAMUX_RGxCR_GPOL_1                    (0x2UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00040000 */
+#define DMAMUX_RGxCR_GNBREQ_Pos                (19U)
+#define DMAMUX_RGxCR_GNBREQ_Msk                (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_RGxCR_GNBREQ                    DMAMUX_RGxCR_GNBREQ_Msk             /*!< Number of request                 */
+#define DMAMUX_RGxCR_GNBREQ_0                  (0x01UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_RGxCR_GNBREQ_1                  (0x02UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_RGxCR_GNBREQ_2                  (0x04UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_RGxCR_GNBREQ_3                  (0x08UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_RGxCR_GNBREQ_4                  (0x10UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00800000 */
+
+/********************  Bits definition for DMAMUX_RGSR register  **************/
+#define DMAMUX_RGSR_OF0_Pos                    (0U)
+#define DMAMUX_RGSR_OF0_Msk                    (0x1UL << DMAMUX_RGSR_OF0_Pos)   /*!< 0x00000001 */
+#define DMAMUX_RGSR_OF0                        DMAMUX_RGSR_OF0_Msk              /*!< Overrun flag 0                       */
+#define DMAMUX_RGSR_OF1_Pos                    (1U)
+#define DMAMUX_RGSR_OF1_Msk                    (0x1UL << DMAMUX_RGSR_OF1_Pos)   /*!< 0x00000002 */
+#define DMAMUX_RGSR_OF1                        DMAMUX_RGSR_OF1_Msk              /*!< Overrun flag 1                       */
+#define DMAMUX_RGSR_OF2_Pos                    (2U)
+#define DMAMUX_RGSR_OF2_Msk                    (0x1UL << DMAMUX_RGSR_OF2_Pos)   /*!< 0x00000004 */
+#define DMAMUX_RGSR_OF2                        DMAMUX_RGSR_OF2_Msk              /*!< Overrun flag 2                       */
+#define DMAMUX_RGSR_OF3_Pos                    (3U)
+#define DMAMUX_RGSR_OF3_Msk                    (0x1UL << DMAMUX_RGSR_OF3_Pos)   /*!< 0x00000008 */
+#define DMAMUX_RGSR_OF3                        DMAMUX_RGSR_OF3_Msk              /*!< Overrun flag 3                       */
+
+/********************  Bits definition for DMAMUX_RGCFR register  **************/
+#define DMAMUX_RGCFR_COF0_Pos                  (0U)
+#define DMAMUX_RGCFR_COF0_Msk                  (0x1UL << DMAMUX_RGCFR_COF0_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGCFR_COF0                      DMAMUX_RGCFR_COF0_Msk            /*!< Clear Overrun flag 0                 */
+#define DMAMUX_RGCFR_COF1_Pos                  (1U)
+#define DMAMUX_RGCFR_COF1_Msk                  (0x1UL << DMAMUX_RGCFR_COF1_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGCFR_COF1                      DMAMUX_RGCFR_COF1_Msk            /*!< Clear Overrun flag 1                 */
+#define DMAMUX_RGCFR_COF2_Pos                  (2U)
+#define DMAMUX_RGCFR_COF2_Msk                  (0x1UL << DMAMUX_RGCFR_COF2_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGCFR_COF2                      DMAMUX_RGCFR_COF2_Msk            /*!< Clear Overrun flag 2                 */
+#define DMAMUX_RGCFR_COF3_Pos                  (3U)
+#define DMAMUX_RGCFR_COF3_Msk                  (0x1UL << DMAMUX_RGCFR_COF3_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGCFR_COF3                      DMAMUX_RGCFR_COF3_Msk            /*!< Clear Overrun flag 3                 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                    External Interrupt/Event Controller                     */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for EXTI_RTSR1 register  ******************/
+#define EXTI_RTSR1_RT0_Pos           (0U)
+#define EXTI_RTSR1_RT0_Msk           (0x1UL << EXTI_RTSR1_RT0_Pos)             /*!< 0x00000001 */
+#define EXTI_RTSR1_RT0               EXTI_RTSR1_RT0_Msk                        /*!< Rising trigger configuration for input line 0 */
+#define EXTI_RTSR1_RT1_Pos           (1U)
+#define EXTI_RTSR1_RT1_Msk           (0x1UL << EXTI_RTSR1_RT1_Pos)             /*!< 0x00000002 */
+#define EXTI_RTSR1_RT1               EXTI_RTSR1_RT1_Msk                        /*!< Rising trigger configuration for input line 1 */
+#define EXTI_RTSR1_RT2_Pos           (2U)
+#define EXTI_RTSR1_RT2_Msk           (0x1UL << EXTI_RTSR1_RT2_Pos)             /*!< 0x00000004 */
+#define EXTI_RTSR1_RT2               EXTI_RTSR1_RT2_Msk                        /*!< Rising trigger configuration for input line 2 */
+#define EXTI_RTSR1_RT3_Pos           (3U)
+#define EXTI_RTSR1_RT3_Msk           (0x1UL << EXTI_RTSR1_RT3_Pos)             /*!< 0x00000008 */
+#define EXTI_RTSR1_RT3               EXTI_RTSR1_RT3_Msk                        /*!< Rising trigger configuration for input line 3 */
+#define EXTI_RTSR1_RT4_Pos           (4U)
+#define EXTI_RTSR1_RT4_Msk           (0x1UL << EXTI_RTSR1_RT4_Pos)             /*!< 0x00000010 */
+#define EXTI_RTSR1_RT4               EXTI_RTSR1_RT4_Msk                        /*!< Rising trigger configuration for input line 4 */
+#define EXTI_RTSR1_RT5_Pos           (5U)
+#define EXTI_RTSR1_RT5_Msk           (0x1UL << EXTI_RTSR1_RT5_Pos)             /*!< 0x00000020 */
+#define EXTI_RTSR1_RT5               EXTI_RTSR1_RT5_Msk                        /*!< Rising trigger configuration for input line 5 */
+#define EXTI_RTSR1_RT6_Pos           (6U)
+#define EXTI_RTSR1_RT6_Msk           (0x1UL << EXTI_RTSR1_RT6_Pos)             /*!< 0x00000040 */
+#define EXTI_RTSR1_RT6               EXTI_RTSR1_RT6_Msk                        /*!< Rising trigger configuration for input line 6 */
+#define EXTI_RTSR1_RT7_Pos           (7U)
+#define EXTI_RTSR1_RT7_Msk           (0x1UL << EXTI_RTSR1_RT7_Pos)             /*!< 0x00000080 */
+#define EXTI_RTSR1_RT7               EXTI_RTSR1_RT7_Msk                        /*!< Rising trigger configuration for input line 7 */
+#define EXTI_RTSR1_RT8_Pos           (8U)
+#define EXTI_RTSR1_RT8_Msk           (0x1UL << EXTI_RTSR1_RT8_Pos)             /*!< 0x00000100 */
+#define EXTI_RTSR1_RT8               EXTI_RTSR1_RT8_Msk                        /*!< Rising trigger configuration for input line 8 */
+#define EXTI_RTSR1_RT9_Pos           (9U)
+#define EXTI_RTSR1_RT9_Msk           (0x1UL << EXTI_RTSR1_RT9_Pos)             /*!< 0x00000200 */
+#define EXTI_RTSR1_RT9               EXTI_RTSR1_RT9_Msk                        /*!< Rising trigger configuration for input line 9 */
+#define EXTI_RTSR1_RT10_Pos          (10U)
+#define EXTI_RTSR1_RT10_Msk          (0x1UL << EXTI_RTSR1_RT10_Pos)            /*!< 0x00000400 */
+#define EXTI_RTSR1_RT10              EXTI_RTSR1_RT10_Msk                       /*!< Rising trigger configuration for input line 10 */
+#define EXTI_RTSR1_RT11_Pos          (11U)
+#define EXTI_RTSR1_RT11_Msk          (0x1UL << EXTI_RTSR1_RT11_Pos)            /*!< 0x00000800 */
+#define EXTI_RTSR1_RT11              EXTI_RTSR1_RT11_Msk                       /*!< Rising trigger configuration for input line 11 */
+#define EXTI_RTSR1_RT12_Pos          (12U)
+#define EXTI_RTSR1_RT12_Msk          (0x1UL << EXTI_RTSR1_RT12_Pos)            /*!< 0x00001000 */
+#define EXTI_RTSR1_RT12              EXTI_RTSR1_RT12_Msk                       /*!< Rising trigger configuration for input line 12 */
+#define EXTI_RTSR1_RT13_Pos          (13U)
+#define EXTI_RTSR1_RT13_Msk          (0x1UL << EXTI_RTSR1_RT13_Pos)            /*!< 0x00002000 */
+#define EXTI_RTSR1_RT13              EXTI_RTSR1_RT13_Msk                       /*!< Rising trigger configuration for input line 13 */
+#define EXTI_RTSR1_RT14_Pos          (14U)
+#define EXTI_RTSR1_RT14_Msk          (0x1UL << EXTI_RTSR1_RT14_Pos)            /*!< 0x00004000 */
+#define EXTI_RTSR1_RT14              EXTI_RTSR1_RT14_Msk                       /*!< Rising trigger configuration for input line 14 */
+#define EXTI_RTSR1_RT15_Pos          (15U)
+#define EXTI_RTSR1_RT15_Msk          (0x1UL << EXTI_RTSR1_RT15_Pos)            /*!< 0x00008000 */
+#define EXTI_RTSR1_RT15              EXTI_RTSR1_RT15_Msk                       /*!< Rising trigger configuration for input line 15 */
+
+/******************  Bit definition for EXTI_FTSR1 register  ******************/
+#define EXTI_FTSR1_FT0_Pos           (0U)
+#define EXTI_FTSR1_FT0_Msk           (0x1UL << EXTI_FTSR1_FT0_Pos)             /*!< 0x00000001 */
+#define EXTI_FTSR1_FT0               EXTI_FTSR1_FT0_Msk                        /*!< Falling trigger configuration for input line 0 */
+#define EXTI_FTSR1_FT1_Pos           (1U)
+#define EXTI_FTSR1_FT1_Msk           (0x1UL << EXTI_FTSR1_FT1_Pos)             /*!< 0x00000002 */
+#define EXTI_FTSR1_FT1               EXTI_FTSR1_FT1_Msk                        /*!< Falling trigger configuration for input line 1 */
+#define EXTI_FTSR1_FT2_Pos           (2U)
+#define EXTI_FTSR1_FT2_Msk           (0x1UL << EXTI_FTSR1_FT2_Pos)             /*!< 0x00000004 */
+#define EXTI_FTSR1_FT2               EXTI_FTSR1_FT2_Msk                        /*!< Falling trigger configuration for input line 2 */
+#define EXTI_FTSR1_FT3_Pos           (3U)
+#define EXTI_FTSR1_FT3_Msk           (0x1UL << EXTI_FTSR1_FT3_Pos)             /*!< 0x00000008 */
+#define EXTI_FTSR1_FT3               EXTI_FTSR1_FT3_Msk                        /*!< Falling trigger configuration for input line 3 */
+#define EXTI_FTSR1_FT4_Pos           (4U)
+#define EXTI_FTSR1_FT4_Msk           (0x1UL << EXTI_FTSR1_FT4_Pos)             /*!< 0x00000010 */
+#define EXTI_FTSR1_FT4               EXTI_FTSR1_FT4_Msk                        /*!< Falling trigger configuration for input line 4 */
+#define EXTI_FTSR1_FT5_Pos           (5U)
+#define EXTI_FTSR1_FT5_Msk           (0x1UL << EXTI_FTSR1_FT5_Pos)             /*!< 0x00000020 */
+#define EXTI_FTSR1_FT5               EXTI_FTSR1_FT5_Msk                        /*!< Falling trigger configuration for input line 5 */
+#define EXTI_FTSR1_FT6_Pos           (6U)
+#define EXTI_FTSR1_FT6_Msk           (0x1UL << EXTI_FTSR1_FT6_Pos)             /*!< 0x00000040 */
+#define EXTI_FTSR1_FT6               EXTI_FTSR1_FT6_Msk                        /*!< Falling trigger configuration for input line 6 */
+#define EXTI_FTSR1_FT7_Pos           (7U)
+#define EXTI_FTSR1_FT7_Msk           (0x1UL << EXTI_FTSR1_FT7_Pos)             /*!< 0x00000080 */
+#define EXTI_FTSR1_FT7               EXTI_FTSR1_FT7_Msk                        /*!< Falling trigger configuration for input line 7 */
+#define EXTI_FTSR1_FT8_Pos           (8U)
+#define EXTI_FTSR1_FT8_Msk           (0x1UL << EXTI_FTSR1_FT8_Pos)             /*!< 0x00000100 */
+#define EXTI_FTSR1_FT8               EXTI_FTSR1_FT8_Msk                        /*!< Falling trigger configuration for input line 8 */
+#define EXTI_FTSR1_FT9_Pos           (9U)
+#define EXTI_FTSR1_FT9_Msk           (0x1UL << EXTI_FTSR1_FT9_Pos)             /*!< 0x00000200 */
+#define EXTI_FTSR1_FT9               EXTI_FTSR1_FT9_Msk                        /*!< Falling trigger configuration for input line 9 */
+#define EXTI_FTSR1_FT10_Pos          (10U)
+#define EXTI_FTSR1_FT10_Msk          (0x1UL << EXTI_FTSR1_FT10_Pos)            /*!< 0x00000400 */
+#define EXTI_FTSR1_FT10              EXTI_FTSR1_FT10_Msk                       /*!< Falling trigger configuration for input line 10 */
+#define EXTI_FTSR1_FT11_Pos          (11U)
+#define EXTI_FTSR1_FT11_Msk          (0x1UL << EXTI_FTSR1_FT11_Pos)            /*!< 0x00000800 */
+#define EXTI_FTSR1_FT11              EXTI_FTSR1_FT11_Msk                       /*!< Falling trigger configuration for input line 11 */
+#define EXTI_FTSR1_FT12_Pos          (12U)
+#define EXTI_FTSR1_FT12_Msk          (0x1UL << EXTI_FTSR1_FT12_Pos)            /*!< 0x00001000 */
+#define EXTI_FTSR1_FT12              EXTI_FTSR1_FT12_Msk                       /*!< Falling trigger configuration for input line 12 */
+#define EXTI_FTSR1_FT13_Pos          (13U)
+#define EXTI_FTSR1_FT13_Msk          (0x1UL << EXTI_FTSR1_FT13_Pos)            /*!< 0x00002000 */
+#define EXTI_FTSR1_FT13              EXTI_FTSR1_FT13_Msk                       /*!< Falling trigger configuration for input line 13 */
+#define EXTI_FTSR1_FT14_Pos          (14U)
+#define EXTI_FTSR1_FT14_Msk          (0x1UL << EXTI_FTSR1_FT14_Pos)            /*!< 0x00004000 */
+#define EXTI_FTSR1_FT14              EXTI_FTSR1_FT14_Msk                       /*!< Falling trigger configuration for input line 14 */
+#define EXTI_FTSR1_FT15_Pos          (15U)
+#define EXTI_FTSR1_FT15_Msk          (0x1UL << EXTI_FTSR1_FT15_Pos)            /*!< 0x00008000 */
+#define EXTI_FTSR1_FT15              EXTI_FTSR1_FT15_Msk                       /*!< Falling trigger configuration for input line 15 */
+
+/******************  Bit definition for EXTI_SWIER1 register  *****************/
+#define EXTI_SWIER1_SWI0_Pos         (0U)
+#define EXTI_SWIER1_SWI0_Msk         (0x1UL << EXTI_SWIER1_SWI0_Pos)           /*!< 0x00000001 */
+#define EXTI_SWIER1_SWI0             EXTI_SWIER1_SWI0_Msk                      /*!< Software Interrupt on line 0 */
+#define EXTI_SWIER1_SWI1_Pos         (1U)
+#define EXTI_SWIER1_SWI1_Msk         (0x1UL << EXTI_SWIER1_SWI1_Pos)           /*!< 0x00000002 */
+#define EXTI_SWIER1_SWI1             EXTI_SWIER1_SWI1_Msk                      /*!< Software Interrupt on line 1 */
+#define EXTI_SWIER1_SWI2_Pos         (2U)
+#define EXTI_SWIER1_SWI2_Msk         (0x1UL << EXTI_SWIER1_SWI2_Pos)           /*!< 0x00000004 */
+#define EXTI_SWIER1_SWI2             EXTI_SWIER1_SWI2_Msk                      /*!< Software Interrupt on line 2 */
+#define EXTI_SWIER1_SWI3_Pos         (3U)
+#define EXTI_SWIER1_SWI3_Msk         (0x1UL << EXTI_SWIER1_SWI3_Pos)           /*!< 0x00000008 */
+#define EXTI_SWIER1_SWI3             EXTI_SWIER1_SWI3_Msk                      /*!< Software Interrupt on line 3 */
+#define EXTI_SWIER1_SWI4_Pos         (4U)
+#define EXTI_SWIER1_SWI4_Msk         (0x1UL << EXTI_SWIER1_SWI4_Pos)           /*!< 0x00000010 */
+#define EXTI_SWIER1_SWI4             EXTI_SWIER1_SWI4_Msk                      /*!< Software Interrupt on line 4 */
+#define EXTI_SWIER1_SWI5_Pos         (5U)
+#define EXTI_SWIER1_SWI5_Msk         (0x1UL << EXTI_SWIER1_SWI5_Pos)           /*!< 0x00000020 */
+#define EXTI_SWIER1_SWI5             EXTI_SWIER1_SWI5_Msk                      /*!< Software Interrupt on line 5 */
+#define EXTI_SWIER1_SWI6_Pos         (6U)
+#define EXTI_SWIER1_SWI6_Msk         (0x1UL << EXTI_SWIER1_SWI6_Pos)           /*!< 0x00000040 */
+#define EXTI_SWIER1_SWI6             EXTI_SWIER1_SWI6_Msk                      /*!< Software Interrupt on line 6 */
+#define EXTI_SWIER1_SWI7_Pos         (7U)
+#define EXTI_SWIER1_SWI7_Msk         (0x1UL << EXTI_SWIER1_SWI7_Pos)           /*!< 0x00000080 */
+#define EXTI_SWIER1_SWI7             EXTI_SWIER1_SWI7_Msk                      /*!< Software Interrupt on line 7 */
+#define EXTI_SWIER1_SWI8_Pos         (8U)
+#define EXTI_SWIER1_SWI8_Msk         (0x1UL << EXTI_SWIER1_SWI8_Pos)           /*!< 0x00000100 */
+#define EXTI_SWIER1_SWI8             EXTI_SWIER1_SWI8_Msk                      /*!< Software Interrupt on line 8 */
+#define EXTI_SWIER1_SWI9_Pos         (9U)
+#define EXTI_SWIER1_SWI9_Msk         (0x1UL << EXTI_SWIER1_SWI9_Pos)           /*!< 0x00000200 */
+#define EXTI_SWIER1_SWI9             EXTI_SWIER1_SWI9_Msk                      /*!< Software Interrupt on line 9 */
+#define EXTI_SWIER1_SWI10_Pos        (10U)
+#define EXTI_SWIER1_SWI10_Msk        (0x1UL << EXTI_SWIER1_SWI10_Pos)          /*!< 0x00000400 */
+#define EXTI_SWIER1_SWI10            EXTI_SWIER1_SWI10_Msk                     /*!< Software Interrupt on line 10 */
+#define EXTI_SWIER1_SWI11_Pos        (11U)
+#define EXTI_SWIER1_SWI11_Msk        (0x1UL << EXTI_SWIER1_SWI11_Pos)          /*!< 0x00000800 */
+#define EXTI_SWIER1_SWI11            EXTI_SWIER1_SWI11_Msk                     /*!< Software Interrupt on line 11 */
+#define EXTI_SWIER1_SWI12_Pos        (12U)
+#define EXTI_SWIER1_SWI12_Msk        (0x1UL << EXTI_SWIER1_SWI12_Pos)          /*!< 0x00001000 */
+#define EXTI_SWIER1_SWI12            EXTI_SWIER1_SWI12_Msk                     /*!< Software Interrupt on line 12 */
+#define EXTI_SWIER1_SWI13_Pos        (13U)
+#define EXTI_SWIER1_SWI13_Msk        (0x1UL << EXTI_SWIER1_SWI13_Pos)          /*!< 0x00002000 */
+#define EXTI_SWIER1_SWI13            EXTI_SWIER1_SWI13_Msk                     /*!< Software Interrupt on line 13 */
+#define EXTI_SWIER1_SWI14_Pos        (14U)
+#define EXTI_SWIER1_SWI14_Msk        (0x1UL << EXTI_SWIER1_SWI14_Pos)          /*!< 0x00004000 */
+#define EXTI_SWIER1_SWI14            EXTI_SWIER1_SWI14_Msk                     /*!< Software Interrupt on line 14 */
+#define EXTI_SWIER1_SWI15_Pos        (15U)
+#define EXTI_SWIER1_SWI15_Msk        (0x1UL << EXTI_SWIER1_SWI15_Pos)          /*!< 0x00008000 */
+#define EXTI_SWIER1_SWI15            EXTI_SWIER1_SWI15_Msk                     /*!< Software Interrupt on line 15 */
+
+/*******************  Bit definition for EXTI_RPR1 register  ******************/
+#define EXTI_RPR1_RPIF0_Pos          (0U)
+#define EXTI_RPR1_RPIF0_Msk          (0x1UL << EXTI_RPR1_RPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_RPR1_RPIF0              EXTI_RPR1_RPIF0_Msk                       /*!< Rising Pending Interrupt Flag on line 0 */
+#define EXTI_RPR1_RPIF1_Pos          (1U)
+#define EXTI_RPR1_RPIF1_Msk          (0x1UL << EXTI_RPR1_RPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_RPR1_RPIF1              EXTI_RPR1_RPIF1_Msk                       /*!< Rising Pending Interrupt Flag on line 1 */
+#define EXTI_RPR1_RPIF2_Pos          (2U)
+#define EXTI_RPR1_RPIF2_Msk          (0x1UL << EXTI_RPR1_RPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_RPR1_RPIF2              EXTI_RPR1_RPIF2_Msk                       /*!< Rising Pending Interrupt Flag on line 2 */
+#define EXTI_RPR1_RPIF3_Pos          (3U)
+#define EXTI_RPR1_RPIF3_Msk          (0x1UL << EXTI_RPR1_RPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_RPR1_RPIF3              EXTI_RPR1_RPIF3_Msk                       /*!< Rising Pending Interrupt Flag on line 3 */
+#define EXTI_RPR1_RPIF4_Pos          (4U)
+#define EXTI_RPR1_RPIF4_Msk          (0x1UL << EXTI_RPR1_RPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_RPR1_RPIF4              EXTI_RPR1_RPIF4_Msk                       /*!< Rising Pending Interrupt Flag on line 4 */
+#define EXTI_RPR1_RPIF5_Pos          (5U)
+#define EXTI_RPR1_RPIF5_Msk          (0x1UL << EXTI_RPR1_RPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_RPR1_RPIF5              EXTI_RPR1_RPIF5_Msk                       /*!< Rising Pending Interrupt Flag on line 5 */
+#define EXTI_RPR1_RPIF6_Pos          (6U)
+#define EXTI_RPR1_RPIF6_Msk          (0x1UL << EXTI_RPR1_RPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_RPR1_RPIF6              EXTI_RPR1_RPIF6_Msk                       /*!< Rising Pending Interrupt Flag on line 6 */
+#define EXTI_RPR1_RPIF7_Pos          (7U)
+#define EXTI_RPR1_RPIF7_Msk          (0x1UL << EXTI_RPR1_RPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_RPR1_RPIF7              EXTI_RPR1_RPIF7_Msk                       /*!< Rising Pending Interrupt Flag on line 7 */
+#define EXTI_RPR1_RPIF8_Pos          (8U)
+#define EXTI_RPR1_RPIF8_Msk          (0x1UL << EXTI_RPR1_RPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_RPR1_RPIF8              EXTI_RPR1_RPIF8_Msk                       /*!< Rising Pending Interrupt Flag on line 8 */
+#define EXTI_RPR1_RPIF9_Pos          (9U)
+#define EXTI_RPR1_RPIF9_Msk          (0x1UL << EXTI_RPR1_RPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_RPR1_RPIF9              EXTI_RPR1_RPIF9_Msk                       /*!< Rising Pending Interrupt Flag on line 9 */
+#define EXTI_RPR1_RPIF10_Pos         (10U)
+#define EXTI_RPR1_RPIF10_Msk         (0x1UL << EXTI_RPR1_RPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_RPR1_RPIF10             EXTI_RPR1_RPIF10_Msk                      /*!< Rising Pending Interrupt Flag on line 10 */
+#define EXTI_RPR1_RPIF11_Pos         (11U)
+#define EXTI_RPR1_RPIF11_Msk         (0x1UL << EXTI_RPR1_RPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_RPR1_RPIF11             EXTI_RPR1_RPIF11_Msk                      /*!< Rising Pending Interrupt Flag on line 11 */
+#define EXTI_RPR1_RPIF12_Pos         (12U)
+#define EXTI_RPR1_RPIF12_Msk         (0x1UL << EXTI_RPR1_RPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_RPR1_RPIF12             EXTI_RPR1_RPIF12_Msk                      /*!< Rising Pending Interrupt Flag on line 12 */
+#define EXTI_RPR1_RPIF13_Pos         (13U)
+#define EXTI_RPR1_RPIF13_Msk         (0x1UL << EXTI_RPR1_RPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_RPR1_RPIF13             EXTI_RPR1_RPIF13_Msk                      /*!< Rising Pending Interrupt Flag on line 13 */
+#define EXTI_RPR1_RPIF14_Pos         (14U)
+#define EXTI_RPR1_RPIF14_Msk         (0x1UL << EXTI_RPR1_RPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_RPR1_RPIF14             EXTI_RPR1_RPIF14_Msk                      /*!< Rising Pending Interrupt Flag on line 14 */
+#define EXTI_RPR1_RPIF15_Pos         (15U)
+#define EXTI_RPR1_RPIF15_Msk         (0x1UL << EXTI_RPR1_RPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_RPR1_RPIF15             EXTI_RPR1_RPIF15_Msk                      /*!< Rising Pending Interrupt Flag on line 15 */
+
+/*******************  Bit definition for EXTI_FPR1 register  ******************/
+#define EXTI_FPR1_FPIF0_Pos          (0U)
+#define EXTI_FPR1_FPIF0_Msk          (0x1UL << EXTI_FPR1_FPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_FPR1_FPIF0              EXTI_FPR1_FPIF0_Msk                       /*!< Falling Pending Interrupt Flag on line 0 */
+#define EXTI_FPR1_FPIF1_Pos          (1U)
+#define EXTI_FPR1_FPIF1_Msk          (0x1UL << EXTI_FPR1_FPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_FPR1_FPIF1              EXTI_FPR1_FPIF1_Msk                       /*!< Falling Pending Interrupt Flag on line 1 */
+#define EXTI_FPR1_FPIF2_Pos          (2U)
+#define EXTI_FPR1_FPIF2_Msk          (0x1UL << EXTI_FPR1_FPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_FPR1_FPIF2              EXTI_FPR1_FPIF2_Msk                       /*!< Falling Pending Interrupt Flag on line 2 */
+#define EXTI_FPR1_FPIF3_Pos          (3U)
+#define EXTI_FPR1_FPIF3_Msk          (0x1UL << EXTI_FPR1_FPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_FPR1_FPIF3              EXTI_FPR1_FPIF3_Msk                       /*!< Falling Pending Interrupt Flag on line 3 */
+#define EXTI_FPR1_FPIF4_Pos          (4U)
+#define EXTI_FPR1_FPIF4_Msk          (0x1UL << EXTI_FPR1_FPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_FPR1_FPIF4              EXTI_FPR1_FPIF4_Msk                       /*!< Falling Pending Interrupt Flag on line 4 */
+#define EXTI_FPR1_FPIF5_Pos          (5U)
+#define EXTI_FPR1_FPIF5_Msk          (0x1UL << EXTI_FPR1_FPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_FPR1_FPIF5              EXTI_FPR1_FPIF5_Msk                       /*!< Falling Pending Interrupt Flag on line 5 */
+#define EXTI_FPR1_FPIF6_Pos          (6U)
+#define EXTI_FPR1_FPIF6_Msk          (0x1UL << EXTI_FPR1_FPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_FPR1_FPIF6              EXTI_FPR1_FPIF6_Msk                       /*!< Falling Pending Interrupt Flag on line 6 */
+#define EXTI_FPR1_FPIF7_Pos          (7U)
+#define EXTI_FPR1_FPIF7_Msk          (0x1UL << EXTI_FPR1_FPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_FPR1_FPIF7              EXTI_FPR1_FPIF7_Msk                       /*!< Falling Pending Interrupt Flag on line 7 */
+#define EXTI_FPR1_FPIF8_Pos          (8U)
+#define EXTI_FPR1_FPIF8_Msk          (0x1UL << EXTI_FPR1_FPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_FPR1_FPIF8              EXTI_FPR1_FPIF8_Msk                       /*!< Falling Pending Interrupt Flag on line 8 */
+#define EXTI_FPR1_FPIF9_Pos          (9U)
+#define EXTI_FPR1_FPIF9_Msk          (0x1UL << EXTI_FPR1_FPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_FPR1_FPIF9              EXTI_FPR1_FPIF9_Msk                       /*!< Falling Pending Interrupt Flag on line 9 */
+#define EXTI_FPR1_FPIF10_Pos         (10U)
+#define EXTI_FPR1_FPIF10_Msk         (0x1UL << EXTI_FPR1_FPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_FPR1_FPIF10             EXTI_FPR1_FPIF10_Msk                      /*!< Falling Pending Interrupt Flag on line 10 */
+#define EXTI_FPR1_FPIF11_Pos         (11U)
+#define EXTI_FPR1_FPIF11_Msk         (0x1UL << EXTI_FPR1_FPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_FPR1_FPIF11             EXTI_FPR1_FPIF11_Msk                      /*!< Falling Pending Interrupt Flag on line 11 */
+#define EXTI_FPR1_FPIF12_Pos         (12U)
+#define EXTI_FPR1_FPIF12_Msk         (0x1UL << EXTI_FPR1_FPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_FPR1_FPIF12             EXTI_FPR1_FPIF12_Msk                      /*!< Falling Pending Interrupt Flag on line 12 */
+#define EXTI_FPR1_FPIF13_Pos         (13U)
+#define EXTI_FPR1_FPIF13_Msk         (0x1UL << EXTI_FPR1_FPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_FPR1_FPIF13             EXTI_FPR1_FPIF13_Msk                      /*!< Falling Pending Interrupt Flag on line 13 */
+#define EXTI_FPR1_FPIF14_Pos         (14U)
+#define EXTI_FPR1_FPIF14_Msk         (0x1UL << EXTI_FPR1_FPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_FPR1_FPIF14             EXTI_FPR1_FPIF14_Msk                      /*!< Falling Pending Interrupt Flag on line 14 */
+#define EXTI_FPR1_FPIF15_Pos         (15U)
+#define EXTI_FPR1_FPIF15_Msk         (0x1UL << EXTI_FPR1_FPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_FPR1_FPIF15             EXTI_FPR1_FPIF15_Msk                      /*!< Falling Pending Interrupt Flag on line 15 */
+
+/*****************  Bit definition for EXTI_EXTICR1 register  **************/
+#define EXTI_EXTICR1_EXTI0_Pos       (0U)
+#define EXTI_EXTICR1_EXTI0_Msk       (0x7UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR1_EXTI0           EXTI_EXTICR1_EXTI0_Msk                    /*!< EXTI 0 configuration */
+#define EXTI_EXTICR1_EXTI0_0         (0x1UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR1_EXTI0_1         (0x2UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR1_EXTI0_2         (0x4UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR1_EXTI1_Pos       (8U)
+#define EXTI_EXTICR1_EXTI1_Msk       (0x7UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR1_EXTI1           EXTI_EXTICR1_EXTI1_Msk                    /*!< EXTI 1 configuration */
+#define EXTI_EXTICR1_EXTI1_0         (0x1UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR1_EXTI1_1         (0x2UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR1_EXTI1_2         (0x4UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR1_EXTI2_Pos       (16U)
+#define EXTI_EXTICR1_EXTI2_Msk       (0x7UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR1_EXTI2           EXTI_EXTICR1_EXTI2_Msk                    /*!< EXTI 2 configuration */
+#define EXTI_EXTICR1_EXTI2_0         (0x1UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR1_EXTI2_1         (0x2UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR1_EXTI2_2         (0x4UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR1_EXTI3_Pos       (24U)
+#define EXTI_EXTICR1_EXTI3_Msk       (0x7UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR1_EXTI3           EXTI_EXTICR1_EXTI3_Msk                    /*!< EXTI 3 configuration */
+#define EXTI_EXTICR1_EXTI3_0         (0x1UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR1_EXTI3_1         (0x2UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR1_EXTI3_2         (0x4UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR2 register  **************/
+#define EXTI_EXTICR2_EXTI4_Pos       (0U)
+#define EXTI_EXTICR2_EXTI4_Msk       (0x7UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR2_EXTI4           EXTI_EXTICR2_EXTI4_Msk                    /*!< EXTI 4 configuration */
+#define EXTI_EXTICR2_EXTI4_0         (0x1UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR2_EXTI4_1         (0x2UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR2_EXTI4_2         (0x4UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR2_EXTI5_Pos       (8U)
+#define EXTI_EXTICR2_EXTI5_Msk       (0x7UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR2_EXTI5           EXTI_EXTICR2_EXTI5_Msk                    /*!< EXTI 5 configuration */
+#define EXTI_EXTICR2_EXTI5_0         (0x1UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR2_EXTI5_1         (0x2UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR2_EXTI5_2         (0x4UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR2_EXTI6_Pos       (16U)
+#define EXTI_EXTICR2_EXTI6_Msk       (0x7UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR2_EXTI6           EXTI_EXTICR2_EXTI6_Msk                    /*!< EXTI 6 configuration */
+#define EXTI_EXTICR2_EXTI6_0         (0x1UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR2_EXTI6_1         (0x2UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR2_EXTI6_2         (0x4UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR2_EXTI7_Pos       (24U)
+#define EXTI_EXTICR2_EXTI7_Msk       (0x7UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR2_EXTI7           EXTI_EXTICR2_EXTI7_Msk                    /*!< EXTI 7 configuration */
+#define EXTI_EXTICR2_EXTI7_0         (0x1UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR2_EXTI7_1         (0x2UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR2_EXTI7_2         (0x4UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR3 register  **************/
+#define EXTI_EXTICR3_EXTI8_Pos       (0U)
+#define EXTI_EXTICR3_EXTI8_Msk       (0x7UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR3_EXTI8           EXTI_EXTICR3_EXTI8_Msk                    /*!< EXTI 8 configuration */
+#define EXTI_EXTICR3_EXTI8_0         (0x1UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR3_EXTI8_1         (0x2UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR3_EXTI8_2         (0x4UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR3_EXTI9_Pos       (8U)
+#define EXTI_EXTICR3_EXTI9_Msk       (0x7UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR3_EXTI9           EXTI_EXTICR3_EXTI9_Msk                    /*!< EXTI 9 configuration */
+#define EXTI_EXTICR3_EXTI9_0         (0x1UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR3_EXTI9_1         (0x2UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR3_EXTI9_2         (0x4UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR3_EXTI10_Pos      (16U)
+#define EXTI_EXTICR3_EXTI10_Msk      (0x7UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR3_EXTI10          EXTI_EXTICR3_EXTI10_Msk                   /*!< EXTI 10 configuration */
+#define EXTI_EXTICR3_EXTI10_0        (0x1UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR3_EXTI10_1        (0x2UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR3_EXTI10_2        (0x4UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR3_EXTI11_Pos      (24U)
+#define EXTI_EXTICR3_EXTI11_Msk      (0x7UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR3_EXTI11          EXTI_EXTICR3_EXTI11_Msk                   /*!< EXTI 11 configuration */
+#define EXTI_EXTICR3_EXTI11_0        (0x1UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR3_EXTI11_1        (0x2UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR3_EXTI11_2        (0x4UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR4 register  **************/
+#define EXTI_EXTICR4_EXTI12_Pos      (0U)
+#define EXTI_EXTICR4_EXTI12_Msk      (0x7UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000007 */
+#define EXTI_EXTICR4_EXTI12          EXTI_EXTICR4_EXTI12_Msk                   /*!< EXTI 12 configuration */
+#define EXTI_EXTICR4_EXTI12_0        (0x1UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000001 */
+#define EXTI_EXTICR4_EXTI12_1        (0x2UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000002 */
+#define EXTI_EXTICR4_EXTI12_2        (0x4UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000004 */
+#define EXTI_EXTICR4_EXTI13_Pos      (8U)
+#define EXTI_EXTICR4_EXTI13_Msk      (0x7UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000700 */
+#define EXTI_EXTICR4_EXTI13          EXTI_EXTICR4_EXTI13_Msk                   /*!< EXTI 13 configuration */
+#define EXTI_EXTICR4_EXTI13_0        (0x1UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000100 */
+#define EXTI_EXTICR4_EXTI13_1        (0x2UL << EXTI_EXTICR4_EXTI13_Pos)       /*!< 0x00000200 */
+#define EXTI_EXTICR4_EXTI13_2        (0x4UL << EXTI_EXTICR4_EXTI13_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR4_EXTI14_Pos      (16U)
+#define EXTI_EXTICR4_EXTI14_Msk      (0x7UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR4_EXTI14          EXTI_EXTICR4_EXTI14_Msk                   /*!< EXTI 14 configuration */
+#define EXTI_EXTICR4_EXTI14_0        (0x1UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR4_EXTI14_1        (0x2UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR4_EXTI14_2        (0x4UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR4_EXTI15_Pos      (24U)
+#define EXTI_EXTICR4_EXTI15_Msk      (0x7UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR4_EXTI15          EXTI_EXTICR4_EXTI15_Msk                   /*!< EXTI 15 configuration */
+#define EXTI_EXTICR4_EXTI15_0        (0x1UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR4_EXTI15_1        (0x2UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR4_EXTI15_2        (0x4UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x04000000 */
+
+/*******************  Bit definition for EXTI_IMR1 register  ******************/
+#define EXTI_IMR1_IM0_Pos            (0U)
+#define EXTI_IMR1_IM0_Msk            (0x1UL << EXTI_IMR1_IM0_Pos)              /*!< 0x00000001 */
+#define EXTI_IMR1_IM0                EXTI_IMR1_IM0_Msk                         /*!< Interrupt Mask on line 0 */
+#define EXTI_IMR1_IM1_Pos            (1U)
+#define EXTI_IMR1_IM1_Msk            (0x1UL << EXTI_IMR1_IM1_Pos)              /*!< 0x00000002 */
+#define EXTI_IMR1_IM1                EXTI_IMR1_IM1_Msk                         /*!< Interrupt Mask on line 1 */
+#define EXTI_IMR1_IM2_Pos            (2U)
+#define EXTI_IMR1_IM2_Msk            (0x1UL << EXTI_IMR1_IM2_Pos)              /*!< 0x00000004 */
+#define EXTI_IMR1_IM2                EXTI_IMR1_IM2_Msk                         /*!< Interrupt Mask on line 2 */
+#define EXTI_IMR1_IM3_Pos            (3U)
+#define EXTI_IMR1_IM3_Msk            (0x1UL << EXTI_IMR1_IM3_Pos)              /*!< 0x00000008 */
+#define EXTI_IMR1_IM3                EXTI_IMR1_IM3_Msk                         /*!< Interrupt Mask on line 3 */
+#define EXTI_IMR1_IM4_Pos            (4U)
+#define EXTI_IMR1_IM4_Msk            (0x1UL << EXTI_IMR1_IM4_Pos)              /*!< 0x00000010 */
+#define EXTI_IMR1_IM4                EXTI_IMR1_IM4_Msk                         /*!< Interrupt Mask on line 4 */
+#define EXTI_IMR1_IM5_Pos            (5U)
+#define EXTI_IMR1_IM5_Msk            (0x1UL << EXTI_IMR1_IM5_Pos)              /*!< 0x00000020 */
+#define EXTI_IMR1_IM5                EXTI_IMR1_IM5_Msk                         /*!< Interrupt Mask on line 5 */
+#define EXTI_IMR1_IM6_Pos            (6U)
+#define EXTI_IMR1_IM6_Msk            (0x1UL << EXTI_IMR1_IM6_Pos)              /*!< 0x00000040 */
+#define EXTI_IMR1_IM6                EXTI_IMR1_IM6_Msk                         /*!< Interrupt Mask on line 6 */
+#define EXTI_IMR1_IM7_Pos            (7U)
+#define EXTI_IMR1_IM7_Msk            (0x1UL << EXTI_IMR1_IM7_Pos)              /*!< 0x00000080 */
+#define EXTI_IMR1_IM7                EXTI_IMR1_IM7_Msk                         /*!< Interrupt Mask on line 7 */
+#define EXTI_IMR1_IM8_Pos            (8U)
+#define EXTI_IMR1_IM8_Msk            (0x1UL << EXTI_IMR1_IM8_Pos)              /*!< 0x00000100 */
+#define EXTI_IMR1_IM8                EXTI_IMR1_IM8_Msk                         /*!< Interrupt Mask on line 8 */
+#define EXTI_IMR1_IM9_Pos            (9U)
+#define EXTI_IMR1_IM9_Msk            (0x1UL << EXTI_IMR1_IM9_Pos)              /*!< 0x00000200 */
+#define EXTI_IMR1_IM9                EXTI_IMR1_IM9_Msk                         /*!< Interrupt Mask on line 9 */
+#define EXTI_IMR1_IM10_Pos           (10U)
+#define EXTI_IMR1_IM10_Msk           (0x1UL << EXTI_IMR1_IM10_Pos)             /*!< 0x00000400 */
+#define EXTI_IMR1_IM10               EXTI_IMR1_IM10_Msk                        /*!< Interrupt Mask on line 10 */
+#define EXTI_IMR1_IM11_Pos           (11U)
+#define EXTI_IMR1_IM11_Msk           (0x1UL << EXTI_IMR1_IM11_Pos)             /*!< 0x00000800 */
+#define EXTI_IMR1_IM11               EXTI_IMR1_IM11_Msk                        /*!< Interrupt Mask on line 11 */
+#define EXTI_IMR1_IM12_Pos           (12U)
+#define EXTI_IMR1_IM12_Msk           (0x1UL << EXTI_IMR1_IM12_Pos)             /*!< 0x00001000 */
+#define EXTI_IMR1_IM12               EXTI_IMR1_IM12_Msk                        /*!< Interrupt Mask on line 12 */
+#define EXTI_IMR1_IM13_Pos           (13U)
+#define EXTI_IMR1_IM13_Msk           (0x1UL << EXTI_IMR1_IM13_Pos)             /*!< 0x00002000 */
+#define EXTI_IMR1_IM13               EXTI_IMR1_IM13_Msk                        /*!< Interrupt Mask on line 13 */
+#define EXTI_IMR1_IM14_Pos           (14U)
+#define EXTI_IMR1_IM14_Msk           (0x1UL << EXTI_IMR1_IM14_Pos)             /*!< 0x00004000 */
+#define EXTI_IMR1_IM14               EXTI_IMR1_IM14_Msk                        /*!< Interrupt Mask on line 14 */
+#define EXTI_IMR1_IM15_Pos           (15U)
+#define EXTI_IMR1_IM15_Msk           (0x1UL << EXTI_IMR1_IM15_Pos)             /*!< 0x00008000 */
+#define EXTI_IMR1_IM15               EXTI_IMR1_IM15_Msk                        /*!< Interrupt Mask on line 15 */
+#define EXTI_IMR1_IM19_Pos           (19U)
+#define EXTI_IMR1_IM19_Msk           (0x1UL << EXTI_IMR1_IM19_Pos)             /*!< 0x00080000 */
+#define EXTI_IMR1_IM19               EXTI_IMR1_IM19_Msk                        /*!< Interrupt Mask on line 19 */
+#define EXTI_IMR1_IM21_Pos           (21U)
+#define EXTI_IMR1_IM21_Msk           (0x1UL << EXTI_IMR1_IM21_Pos)             /*!< 0x00200000 */
+#define EXTI_IMR1_IM21               EXTI_IMR1_IM21_Msk                        /*!< Interrupt Mask on line 21 */
+#define EXTI_IMR1_IM23_Pos           (23U)
+#define EXTI_IMR1_IM23_Msk           (0x1UL << EXTI_IMR1_IM23_Pos)             /*!< 0x00800000 */
+#define EXTI_IMR1_IM23               EXTI_IMR1_IM23_Msk                        /*!< Interrupt Mask on line 23 */
+#define EXTI_IMR1_IM25_Pos           (25U)
+#define EXTI_IMR1_IM25_Msk           (0x1UL << EXTI_IMR1_IM25_Pos)             /*!< 0x02000000 */
+#define EXTI_IMR1_IM25               EXTI_IMR1_IM25_Msk                        /*!< Interrupt Mask on line 25 */
+#define EXTI_IMR1_IM31_Pos           (31U)
+#define EXTI_IMR1_IM31_Msk           (0x1UL << EXTI_IMR1_IM31_Pos)              /*!< 0x80000000 */
+#define EXTI_IMR1_IM31               EXTI_IMR1_IM31_Msk                        /*!< Interrupt Mask on line 31 */
+#define EXTI_IMR1_IM_Pos             (0U)
+#define EXTI_IMR1_IM_Msk             (0x82A8FFFFUL << EXTI_IMR1_IM_Pos)        /*!< 0x82A8FFFF */
+#define EXTI_IMR1_IM                 EXTI_IMR1_IM_Msk                          /*!< Interrupt Mask All */
+
+
+/*******************  Bit definition for EXTI_EMR1 register  ******************/
+#define EXTI_EMR1_EM0_Pos            (0U)
+#define EXTI_EMR1_EM0_Msk            (0x1UL << EXTI_EMR1_EM0_Pos)              /*!< 0x00000001 */
+#define EXTI_EMR1_EM0                EXTI_EMR1_EM0_Msk                         /*!< Event Mask on line 0 */
+#define EXTI_EMR1_EM1_Pos            (1U)
+#define EXTI_EMR1_EM1_Msk            (0x1UL << EXTI_EMR1_EM1_Pos)              /*!< 0x00000002 */
+#define EXTI_EMR1_EM1                EXTI_EMR1_EM1_Msk                         /*!< Event Mask on line 1 */
+#define EXTI_EMR1_EM2_Pos            (2U)
+#define EXTI_EMR1_EM2_Msk            (0x1UL << EXTI_EMR1_EM2_Pos)              /*!< 0x00000004 */
+#define EXTI_EMR1_EM2                EXTI_EMR1_EM2_Msk                         /*!< Event Mask on line 2 */
+#define EXTI_EMR1_EM3_Pos            (3U)
+#define EXTI_EMR1_EM3_Msk            (0x1UL << EXTI_EMR1_EM3_Pos)              /*!< 0x00000008 */
+#define EXTI_EMR1_EM3                EXTI_EMR1_EM3_Msk                         /*!< Event Mask on line 3 */
+#define EXTI_EMR1_EM4_Pos            (4U)
+#define EXTI_EMR1_EM4_Msk            (0x1UL << EXTI_EMR1_EM4_Pos)              /*!< 0x00000010 */
+#define EXTI_EMR1_EM4                EXTI_EMR1_EM4_Msk                         /*!< Event Mask on line 4 */
+#define EXTI_EMR1_EM5_Pos            (5U)
+#define EXTI_EMR1_EM5_Msk            (0x1UL << EXTI_EMR1_EM5_Pos)              /*!< 0x00000020 */
+#define EXTI_EMR1_EM5                EXTI_EMR1_EM5_Msk                         /*!< Event Mask on line 5 */
+#define EXTI_EMR1_EM6_Pos            (6U)
+#define EXTI_EMR1_EM6_Msk            (0x1UL << EXTI_EMR1_EM6_Pos)              /*!< 0x00000040 */
+#define EXTI_EMR1_EM6                EXTI_EMR1_EM6_Msk                         /*!< Event Mask on line 6 */
+#define EXTI_EMR1_EM7_Pos            (7U)
+#define EXTI_EMR1_EM7_Msk            (0x1UL << EXTI_EMR1_EM7_Pos)              /*!< 0x00000080 */
+#define EXTI_EMR1_EM7                EXTI_EMR1_EM7_Msk                         /*!< Event Mask on line 7 */
+#define EXTI_EMR1_EM8_Pos            (8U)
+#define EXTI_EMR1_EM8_Msk            (0x1UL << EXTI_EMR1_EM8_Pos)              /*!< 0x00000100 */
+#define EXTI_EMR1_EM8                EXTI_EMR1_EM8_Msk                         /*!< Event Mask on line 8 */
+#define EXTI_EMR1_EM9_Pos            (9U)
+#define EXTI_EMR1_EM9_Msk            (0x1UL << EXTI_EMR1_EM9_Pos)              /*!< 0x00000200 */
+#define EXTI_EMR1_EM9                EXTI_EMR1_EM9_Msk                         /*!< Event Mask on line 9 */
+#define EXTI_EMR1_EM10_Pos           (10U)
+#define EXTI_EMR1_EM10_Msk           (0x1UL << EXTI_EMR1_EM10_Pos)             /*!< 0x00000400 */
+#define EXTI_EMR1_EM10               EXTI_EMR1_EM10_Msk                        /*!< Event Mask on line 10 */
+#define EXTI_EMR1_EM11_Pos           (11U)
+#define EXTI_EMR1_EM11_Msk           (0x1UL << EXTI_EMR1_EM11_Pos)             /*!< 0x00000800 */
+#define EXTI_EMR1_EM11               EXTI_EMR1_EM11_Msk                        /*!< Event Mask on line 11 */
+#define EXTI_EMR1_EM12_Pos           (12U)
+#define EXTI_EMR1_EM12_Msk           (0x1UL << EXTI_EMR1_EM12_Pos)             /*!< 0x00001000 */
+#define EXTI_EMR1_EM12               EXTI_EMR1_EM12_Msk                        /*!< Event Mask on line 12 */
+#define EXTI_EMR1_EM13_Pos           (13U)
+#define EXTI_EMR1_EM13_Msk           (0x1UL << EXTI_EMR1_EM13_Pos)             /*!< 0x00002000 */
+#define EXTI_EMR1_EM13               EXTI_EMR1_EM13_Msk                        /*!< Event Mask on line 13 */
+#define EXTI_EMR1_EM14_Pos           (14U)
+#define EXTI_EMR1_EM14_Msk           (0x1UL << EXTI_EMR1_EM14_Pos)             /*!< 0x00004000 */
+#define EXTI_EMR1_EM14               EXTI_EMR1_EM14_Msk                        /*!< Event Mask on line 14 */
+#define EXTI_EMR1_EM15_Pos           (15U)
+#define EXTI_EMR1_EM15_Msk           (0x1UL << EXTI_EMR1_EM15_Pos)             /*!< 0x00008000 */
+#define EXTI_EMR1_EM15               EXTI_EMR1_EM15_Msk                        /*!< Event Mask on line 15 */
+#define EXTI_EMR1_EM19_Pos           (19U)
+#define EXTI_EMR1_EM19_Msk           (0x1UL << EXTI_EMR1_EM19_Pos)             /*!< 0x00080000 */
+#define EXTI_EMR1_EM19               EXTI_EMR1_EM19_Msk                        /*!< Event Mask on line 19 */
+#define EXTI_EMR1_EM21_Pos           (21U)
+#define EXTI_EMR1_EM21_Msk           (0x1UL << EXTI_EMR1_EM21_Pos)             /*!< 0x00200000 */
+#define EXTI_EMR1_EM21               EXTI_EMR1_EM21_Msk                        /*!< Event Mask on line 21 */
+#define EXTI_EMR1_EM23_Pos           (23U)
+#define EXTI_EMR1_EM23_Msk           (0x1UL << EXTI_EMR1_EM23_Pos)             /*!< 0x00800000 */
+#define EXTI_EMR1_EM23               EXTI_EMR1_EM23_Msk                        /*!< Event Mask on line 23 */
+#define EXTI_EMR1_EM25_Pos           (25U)
+#define EXTI_EMR1_EM25_Msk           (0x1UL << EXTI_EMR1_EM25_Pos)             /*!< 0x02000000 */
+#define EXTI_EMR1_EM25               EXTI_EMR1_EM25_Msk                        /*!< Event Mask on line 25 */
+#define EXTI_EMR1_EM31_Pos           (31U)
+#define EXTI_EMR1_EM31_Msk           (0x1UL << EXTI_EMR1_EM31_Pos)             /*!< 0x80000000 */
+#define EXTI_EMR1_EM31               EXTI_EMR1_EM31_Msk                        /*!< Event Mask on line 31 */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    FLASH                                   */
+/*                                                                            */
+/******************************************************************************/
+/* Note: No specific macro feature on this device */
+
+/*******************  Bits definition for FLASH_ACR register  *****************/
+#define FLASH_ACR_LATENCY_Pos                  (0U)
+#define FLASH_ACR_LATENCY_Msk                  (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */
+#define FLASH_ACR_LATENCY                      FLASH_ACR_LATENCY_Msk
+#define FLASH_ACR_LATENCY_0                    (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */
+#define FLASH_ACR_LATENCY_1                    (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */
+#define FLASH_ACR_LATENCY_2                    (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */
+#define FLASH_ACR_PRFTEN_Pos                   (8U)
+#define FLASH_ACR_PRFTEN_Msk                   (0x1UL << FLASH_ACR_PRFTEN_Pos)  /*!< 0x00000100 */
+#define FLASH_ACR_PRFTEN                       FLASH_ACR_PRFTEN_Msk
+#define FLASH_ACR_ICEN_Pos                     (9U)
+#define FLASH_ACR_ICEN_Msk                     (0x1UL << FLASH_ACR_ICEN_Pos)    /*!< 0x00000200 */
+#define FLASH_ACR_ICEN                         FLASH_ACR_ICEN_Msk
+#define FLASH_ACR_ICRST_Pos                    (11U)
+#define FLASH_ACR_ICRST_Msk                    (0x1UL << FLASH_ACR_ICRST_Pos)   /*!< 0x00000800 */
+#define FLASH_ACR_ICRST                        FLASH_ACR_ICRST_Msk
+#define FLASH_ACR_PROGEMPTY_Pos                (16U)
+#define FLASH_ACR_PROGEMPTY_Msk                (0x1UL << FLASH_ACR_PROGEMPTY_Pos) /*!< 0x00010000 */
+#define FLASH_ACR_PROGEMPTY                    FLASH_ACR_PROGEMPTY_Msk
+
+/*******************  Bits definition for FLASH_SR register  ******************/
+#define FLASH_SR_EOP_Pos                       (0U)
+#define FLASH_SR_EOP_Msk                       (0x1UL << FLASH_SR_EOP_Pos)      /*!< 0x00000001 */
+#define FLASH_SR_EOP                           FLASH_SR_EOP_Msk
+#define FLASH_SR_OPERR_Pos                     (1U)
+#define FLASH_SR_OPERR_Msk                     (0x1UL << FLASH_SR_OPERR_Pos)    /*!< 0x00000002 */
+#define FLASH_SR_OPERR                         FLASH_SR_OPERR_Msk
+#define FLASH_SR_PROGERR_Pos                   (3U)
+#define FLASH_SR_PROGERR_Msk                   (0x1UL << FLASH_SR_PROGERR_Pos)  /*!< 0x00000008 */
+#define FLASH_SR_PROGERR                       FLASH_SR_PROGERR_Msk
+#define FLASH_SR_WRPERR_Pos                    (4U)
+#define FLASH_SR_WRPERR_Msk                    (0x1UL << FLASH_SR_WRPERR_Pos)   /*!< 0x00000010 */
+#define FLASH_SR_WRPERR                        FLASH_SR_WRPERR_Msk
+#define FLASH_SR_PGAERR_Pos                    (5U)
+#define FLASH_SR_PGAERR_Msk                    (0x1UL << FLASH_SR_PGAERR_Pos)   /*!< 0x00000020 */
+#define FLASH_SR_PGAERR                        FLASH_SR_PGAERR_Msk
+#define FLASH_SR_SIZERR_Pos                    (6U)
+#define FLASH_SR_SIZERR_Msk                    (0x1UL << FLASH_SR_SIZERR_Pos)   /*!< 0x00000040 */
+#define FLASH_SR_SIZERR                        FLASH_SR_SIZERR_Msk
+#define FLASH_SR_PGSERR_Pos                    (7U)
+#define FLASH_SR_PGSERR_Msk                    (0x1UL << FLASH_SR_PGSERR_Pos)   /*!< 0x00000080 */
+#define FLASH_SR_PGSERR                        FLASH_SR_PGSERR_Msk
+#define FLASH_SR_MISERR_Pos                    (8U)
+#define FLASH_SR_MISERR_Msk                    (0x1UL << FLASH_SR_MISERR_Pos)   /*!< 0x00000100 */
+#define FLASH_SR_MISERR                        FLASH_SR_MISERR_Msk
+#define FLASH_SR_FASTERR_Pos                   (9U)
+#define FLASH_SR_FASTERR_Msk                   (0x1UL << FLASH_SR_FASTERR_Pos)  /*!< 0x00000200 */
+#define FLASH_SR_FASTERR                       FLASH_SR_FASTERR_Msk
+#define FLASH_SR_OPTVERR_Pos                   (15U)
+#define FLASH_SR_OPTVERR_Msk                   (0x1UL << FLASH_SR_OPTVERR_Pos)  /*!< 0x00008000 */
+#define FLASH_SR_OPTVERR                       FLASH_SR_OPTVERR_Msk
+#define FLASH_SR_BSY1_Pos                      (16U)
+#define FLASH_SR_BSY1_Msk                      (0x1UL << FLASH_SR_BSY1_Pos)     /*!< 0x00010000 */
+#define FLASH_SR_BSY1                          FLASH_SR_BSY1_Msk
+#define FLASH_SR_CFGBSY_Pos                    (18U)
+#define FLASH_SR_CFGBSY_Msk                    (0x1UL << FLASH_SR_CFGBSY_Pos)   /*!< 0x00040000 */
+#define FLASH_SR_CFGBSY                        FLASH_SR_CFGBSY_Msk
+
+/*******************  Bits definition for FLASH_CR register  ******************/
+#define FLASH_CR_PG_Pos                        (0U)
+#define FLASH_CR_PG_Msk                        (0x1UL << FLASH_CR_PG_Pos)         /*!< 0x00000001 */
+#define FLASH_CR_PG                            FLASH_CR_PG_Msk
+#define FLASH_CR_PER_Pos                       (1U)
+#define FLASH_CR_PER_Msk                       (0x1UL << FLASH_CR_PER_Pos)        /*!< 0x00000002 */
+#define FLASH_CR_PER                           FLASH_CR_PER_Msk
+#define FLASH_CR_MER1_Pos                      (2U)
+#define FLASH_CR_MER1_Msk                      (0x1UL << FLASH_CR_MER1_Pos)       /*!< 0x00000004 */
+#define FLASH_CR_MER1                          FLASH_CR_MER1_Msk
+#define FLASH_CR_PNB_Pos                       (3U)
+#define FLASH_CR_PNB_Msk                       (0x1FUL << FLASH_CR_PNB_Pos)       /*!< 0x000000F8 */
+#define FLASH_CR_PNB                           FLASH_CR_PNB_Msk
+#define FLASH_CR_STRT_Pos                      (16U)
+#define FLASH_CR_STRT_Msk                      (0x1UL << FLASH_CR_STRT_Pos)       /*!< 0x00010000 */
+#define FLASH_CR_STRT                          FLASH_CR_STRT_Msk
+#define FLASH_CR_OPTSTRT_Pos                   (17U)
+#define FLASH_CR_OPTSTRT_Msk                   (0x1UL << FLASH_CR_OPTSTRT_Pos)    /*!< 0x00020000 */
+#define FLASH_CR_OPTSTRT                       FLASH_CR_OPTSTRT_Msk
+#define FLASH_CR_FSTPG_Pos                     (18U)
+#define FLASH_CR_FSTPG_Msk                     (0x1UL << FLASH_CR_FSTPG_Pos)      /*!< 0x00040000 */
+#define FLASH_CR_FSTPG                         FLASH_CR_FSTPG_Msk
+#define FLASH_CR_EOPIE_Pos                     (24U)
+#define FLASH_CR_EOPIE_Msk                     (0x1UL << FLASH_CR_EOPIE_Pos)      /*!< 0x01000000 */
+#define FLASH_CR_EOPIE                         FLASH_CR_EOPIE_Msk
+#define FLASH_CR_ERRIE_Pos                     (25U)
+#define FLASH_CR_ERRIE_Msk                     (0x1UL << FLASH_CR_ERRIE_Pos)      /*!< 0x02000000 */
+#define FLASH_CR_ERRIE                         FLASH_CR_ERRIE_Msk
+#define FLASH_CR_OBL_LAUNCH_Pos                (27U)
+#define FLASH_CR_OBL_LAUNCH_Msk                (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */
+#define FLASH_CR_OBL_LAUNCH                    FLASH_CR_OBL_LAUNCH_Msk
+#define FLASH_CR_OPTLOCK_Pos                   (30U)
+#define FLASH_CR_OPTLOCK_Msk                   (0x1UL << FLASH_CR_OPTLOCK_Pos)    /*!< 0x40000000 */
+#define FLASH_CR_OPTLOCK                       FLASH_CR_OPTLOCK_Msk
+#define FLASH_CR_LOCK_Pos                      (31U)
+#define FLASH_CR_LOCK_Msk                      (0x1UL << FLASH_CR_LOCK_Pos)       /*!< 0x80000000 */
+#define FLASH_CR_LOCK                          FLASH_CR_LOCK_Msk
+
+/*******************  Bits definition for FLASH_ECCR register  ****************/
+#define FLASH_ECCR_ADDR_ECC_Pos                (0U)
+#define FLASH_ECCR_ADDR_ECC_Msk                (0x3FFFUL << FLASH_ECCR_ADDR_ECC_Pos)  /*!< 0x00003FFF */
+#define FLASH_ECCR_ADDR_ECC                    FLASH_ECCR_ADDR_ECC_Msk
+#define FLASH_ECCR_SYSF_ECC_Pos                (20U)
+#define FLASH_ECCR_SYSF_ECC_Msk                (0x1UL << FLASH_ECCR_SYSF_ECC_Pos)     /*!< 0x00100000 */
+#define FLASH_ECCR_SYSF_ECC                    FLASH_ECCR_SYSF_ECC_Msk
+#define FLASH_ECCR_ECCCIE_Pos                  (24U)
+#define FLASH_ECCR_ECCCIE_Msk                  (0x1UL << FLASH_ECCR_ECCCIE_Pos)       /*!< 0x01000000 */
+#define FLASH_ECCR_ECCCIE                      FLASH_ECCR_ECCCIE_Msk
+#define FLASH_ECCR_ECCC_Pos                    (30U)
+#define FLASH_ECCR_ECCC_Msk                    (0x1UL << FLASH_ECCR_ECCC_Pos)         /*!< 0x40000000 */
+#define FLASH_ECCR_ECCC                        FLASH_ECCR_ECCC_Msk
+#define FLASH_ECCR_ECCD_Pos                    (31U)
+#define FLASH_ECCR_ECCD_Msk                    (0x1UL << FLASH_ECCR_ECCD_Pos)         /*!< 0x80000000 */
+#define FLASH_ECCR_ECCD                        FLASH_ECCR_ECCD_Msk
+
+/*******************  Bits definition for FLASH_OPTR register  ****************/
+#define FLASH_OPTR_RDP_Pos                     (0U)
+#define FLASH_OPTR_RDP_Msk                     (0xFFUL << FLASH_OPTR_RDP_Pos)             /*!< 0x000000FF */
+#define FLASH_OPTR_RDP                         FLASH_OPTR_RDP_Msk
+#define FLASH_OPTR_nRST_STOP_Pos               (13U)
+#define FLASH_OPTR_nRST_STOP_Msk               (0x1UL << FLASH_OPTR_nRST_STOP_Pos)        /*!< 0x00002000 */
+#define FLASH_OPTR_nRST_STOP                   FLASH_OPTR_nRST_STOP_Msk
+#define FLASH_OPTR_nRST_STDBY_Pos              (14U)
+#define FLASH_OPTR_nRST_STDBY_Msk              (0x1UL << FLASH_OPTR_nRST_STDBY_Pos)       /*!< 0x00004000 */
+#define FLASH_OPTR_nRST_STDBY                  FLASH_OPTR_nRST_STDBY_Msk
+#define FLASH_OPTR_IWDG_SW_Pos                 (16U)
+#define FLASH_OPTR_IWDG_SW_Msk                 (0x1UL << FLASH_OPTR_IWDG_SW_Pos)          /*!< 0x00010000 */
+#define FLASH_OPTR_IWDG_SW                     FLASH_OPTR_IWDG_SW_Msk
+#define FLASH_OPTR_IWDG_STOP_Pos               (17U)
+#define FLASH_OPTR_IWDG_STOP_Msk               (0x1UL << FLASH_OPTR_IWDG_STOP_Pos)        /*!< 0x00020000 */
+#define FLASH_OPTR_IWDG_STOP                   FLASH_OPTR_IWDG_STOP_Msk
+#define FLASH_OPTR_IWDG_STDBY_Pos              (18U)
+#define FLASH_OPTR_IWDG_STDBY_Msk              (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos)       /*!< 0x00040000 */
+#define FLASH_OPTR_IWDG_STDBY                  FLASH_OPTR_IWDG_STDBY_Msk
+#define FLASH_OPTR_WWDG_SW_Pos                 (19U)
+#define FLASH_OPTR_WWDG_SW_Msk                 (0x1UL << FLASH_OPTR_WWDG_SW_Pos)          /*!< 0x00080000 */
+#define FLASH_OPTR_WWDG_SW                     FLASH_OPTR_WWDG_SW_Msk
+#define FLASH_OPTR_RAM_PARITY_CHECK_Pos        (22U)
+#define FLASH_OPTR_RAM_PARITY_CHECK_Msk        (0x1UL << FLASH_OPTR_RAM_PARITY_CHECK_Pos) /*!< 0x00400000 */
+#define FLASH_OPTR_RAM_PARITY_CHECK            FLASH_OPTR_RAM_PARITY_CHECK_Msk
+#define FLASH_OPTR_nBOOT_SEL_Pos               (24U)
+#define FLASH_OPTR_nBOOT_SEL_Msk               (0x1UL << FLASH_OPTR_nBOOT_SEL_Pos)        /*!< 0x01000000 */
+#define FLASH_OPTR_nBOOT_SEL                   FLASH_OPTR_nBOOT_SEL_Msk
+#define FLASH_OPTR_nBOOT1_Pos                  (25U)
+#define FLASH_OPTR_nBOOT1_Msk                  (0x1UL << FLASH_OPTR_nBOOT1_Pos)           /*!< 0x02000000 */
+#define FLASH_OPTR_nBOOT1                      FLASH_OPTR_nBOOT1_Msk
+#define FLASH_OPTR_nBOOT0_Pos                  (26U)
+#define FLASH_OPTR_nBOOT0_Msk                  (0x1UL << FLASH_OPTR_nBOOT0_Pos)           /*!< 0x04000000 */
+#define FLASH_OPTR_nBOOT0                      FLASH_OPTR_nBOOT0_Msk
+
+/******************  Bits definition for FLASH_WRP1AR register  ***************/
+#define FLASH_WRP1AR_WRP1A_STRT_Pos            (0U)
+#define FLASH_WRP1AR_WRP1A_STRT_Msk            (0x1FUL << FLASH_WRP1AR_WRP1A_STRT_Pos) /*!< 0x0000001F */
+#define FLASH_WRP1AR_WRP1A_STRT                FLASH_WRP1AR_WRP1A_STRT_Msk
+#define FLASH_WRP1AR_WRP1A_END_Pos             (16U)
+#define FLASH_WRP1AR_WRP1A_END_Msk             (0x1FUL << FLASH_WRP1AR_WRP1A_END_Pos) /*!< 0x001F0000 */
+#define FLASH_WRP1AR_WRP1A_END                 FLASH_WRP1AR_WRP1A_END_Msk
+
+/******************  Bits definition for FLASH_WRP1BR register  ***************/
+#define FLASH_WRP1BR_WRP1B_STRT_Pos            (0U)
+#define FLASH_WRP1BR_WRP1B_STRT_Msk            (0x1FUL << FLASH_WRP1BR_WRP1B_STRT_Pos) /*!< 0x0000001F */
+#define FLASH_WRP1BR_WRP1B_STRT                FLASH_WRP1BR_WRP1B_STRT_Msk
+#define FLASH_WRP1BR_WRP1B_END_Pos             (16U)
+#define FLASH_WRP1BR_WRP1B_END_Msk             (0x1FUL << FLASH_WRP1BR_WRP1B_END_Pos) /*!< 0x001F0000 */
+#define FLASH_WRP1BR_WRP1B_END                 FLASH_WRP1BR_WRP1B_END_Msk
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                            General Purpose I/O                             */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bits definition for GPIO_MODER register  *****************/
+#define GPIO_MODER_MODE0_Pos           (0U)
+#define GPIO_MODER_MODE0_Msk           (0x3UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000003 */
+#define GPIO_MODER_MODE0               GPIO_MODER_MODE0_Msk
+#define GPIO_MODER_MODE0_0             (0x1UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000001 */
+#define GPIO_MODER_MODE0_1             (0x2UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000002 */
+#define GPIO_MODER_MODE1_Pos           (2U)
+#define GPIO_MODER_MODE1_Msk           (0x3UL << GPIO_MODER_MODE1_Pos)          /*!< 0x0000000C */
+#define GPIO_MODER_MODE1               GPIO_MODER_MODE1_Msk
+#define GPIO_MODER_MODE1_0             (0x1UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000004 */
+#define GPIO_MODER_MODE1_1             (0x2UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000008 */
+#define GPIO_MODER_MODE2_Pos           (4U)
+#define GPIO_MODER_MODE2_Msk           (0x3UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000030 */
+#define GPIO_MODER_MODE2               GPIO_MODER_MODE2_Msk
+#define GPIO_MODER_MODE2_0             (0x1UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000010 */
+#define GPIO_MODER_MODE2_1             (0x2UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000020 */
+#define GPIO_MODER_MODE3_Pos           (6U)
+#define GPIO_MODER_MODE3_Msk           (0x3UL << GPIO_MODER_MODE3_Pos)          /*!< 0x000000C0 */
+#define GPIO_MODER_MODE3               GPIO_MODER_MODE3_Msk
+#define GPIO_MODER_MODE3_0             (0x1UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000040 */
+#define GPIO_MODER_MODE3_1             (0x2UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000080 */
+#define GPIO_MODER_MODE4_Pos           (8U)
+#define GPIO_MODER_MODE4_Msk           (0x3UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000300 */
+#define GPIO_MODER_MODE4               GPIO_MODER_MODE4_Msk
+#define GPIO_MODER_MODE4_0             (0x1UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000100 */
+#define GPIO_MODER_MODE4_1             (0x2UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000200 */
+#define GPIO_MODER_MODE5_Pos           (10U)
+#define GPIO_MODER_MODE5_Msk           (0x3UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000C00 */
+#define GPIO_MODER_MODE5               GPIO_MODER_MODE5_Msk
+#define GPIO_MODER_MODE5_0             (0x1UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000400 */
+#define GPIO_MODER_MODE5_1             (0x2UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000800 */
+#define GPIO_MODER_MODE6_Pos           (12U)
+#define GPIO_MODER_MODE6_Msk           (0x3UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00003000 */
+#define GPIO_MODER_MODE6               GPIO_MODER_MODE6_Msk
+#define GPIO_MODER_MODE6_0             (0x1UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00001000 */
+#define GPIO_MODER_MODE6_1             (0x2UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00002000 */
+#define GPIO_MODER_MODE7_Pos           (14U)
+#define GPIO_MODER_MODE7_Msk           (0x3UL << GPIO_MODER_MODE7_Pos)          /*!< 0x0000C000 */
+#define GPIO_MODER_MODE7               GPIO_MODER_MODE7_Msk
+#define GPIO_MODER_MODE7_0             (0x1UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00004000 */
+#define GPIO_MODER_MODE7_1             (0x2UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00008000 */
+#define GPIO_MODER_MODE8_Pos           (16U)
+#define GPIO_MODER_MODE8_Msk           (0x3UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00030000 */
+#define GPIO_MODER_MODE8               GPIO_MODER_MODE8_Msk
+#define GPIO_MODER_MODE8_0             (0x1UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00010000 */
+#define GPIO_MODER_MODE8_1             (0x2UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00020000 */
+#define GPIO_MODER_MODE9_Pos           (18U)
+#define GPIO_MODER_MODE9_Msk           (0x3UL << GPIO_MODER_MODE9_Pos)          /*!< 0x000C0000 */
+#define GPIO_MODER_MODE9               GPIO_MODER_MODE9_Msk
+#define GPIO_MODER_MODE9_0             (0x1UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00040000 */
+#define GPIO_MODER_MODE9_1             (0x2UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00080000 */
+#define GPIO_MODER_MODE10_Pos          (20U)
+#define GPIO_MODER_MODE10_Msk          (0x3UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00300000 */
+#define GPIO_MODER_MODE10              GPIO_MODER_MODE10_Msk
+#define GPIO_MODER_MODE10_0            (0x1UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00100000 */
+#define GPIO_MODER_MODE10_1            (0x2UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00200000 */
+#define GPIO_MODER_MODE11_Pos          (22U)
+#define GPIO_MODER_MODE11_Msk          (0x3UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00C00000 */
+#define GPIO_MODER_MODE11              GPIO_MODER_MODE11_Msk
+#define GPIO_MODER_MODE11_0            (0x1UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00400000 */
+#define GPIO_MODER_MODE11_1            (0x2UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00800000 */
+#define GPIO_MODER_MODE12_Pos          (24U)
+#define GPIO_MODER_MODE12_Msk          (0x3UL << GPIO_MODER_MODE12_Pos)         /*!< 0x03000000 */
+#define GPIO_MODER_MODE12              GPIO_MODER_MODE12_Msk
+#define GPIO_MODER_MODE12_0            (0x1UL << GPIO_MODER_MODE12_Pos)         /*!< 0x01000000 */
+#define GPIO_MODER_MODE12_1            (0x2UL << GPIO_MODER_MODE12_Pos)         /*!< 0x02000000 */
+#define GPIO_MODER_MODE13_Pos          (26U)
+#define GPIO_MODER_MODE13_Msk          (0x3UL << GPIO_MODER_MODE13_Pos)         /*!< 0x0C000000 */
+#define GPIO_MODER_MODE13              GPIO_MODER_MODE13_Msk
+#define GPIO_MODER_MODE13_0            (0x1UL << GPIO_MODER_MODE13_Pos)         /*!< 0x04000000 */
+#define GPIO_MODER_MODE13_1            (0x2UL << GPIO_MODER_MODE13_Pos)         /*!< 0x08000000 */
+#define GPIO_MODER_MODE14_Pos          (28U)
+#define GPIO_MODER_MODE14_Msk          (0x3UL << GPIO_MODER_MODE14_Pos)         /*!< 0x30000000 */
+#define GPIO_MODER_MODE14              GPIO_MODER_MODE14_Msk
+#define GPIO_MODER_MODE14_0            (0x1UL << GPIO_MODER_MODE14_Pos)         /*!< 0x10000000 */
+#define GPIO_MODER_MODE14_1            (0x2UL << GPIO_MODER_MODE14_Pos)         /*!< 0x20000000 */
+#define GPIO_MODER_MODE15_Pos          (30U)
+#define GPIO_MODER_MODE15_Msk          (0x3UL << GPIO_MODER_MODE15_Pos)         /*!< 0xC0000000 */
+#define GPIO_MODER_MODE15              GPIO_MODER_MODE15_Msk
+#define GPIO_MODER_MODE15_0            (0x1UL << GPIO_MODER_MODE15_Pos)         /*!< 0x40000000 */
+#define GPIO_MODER_MODE15_1            (0x2UL << GPIO_MODER_MODE15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_OTYPER register  ****************/
+#define GPIO_OTYPER_OT0_Pos            (0U)
+#define GPIO_OTYPER_OT0_Msk            (0x1UL << GPIO_OTYPER_OT0_Pos)           /*!< 0x00000001 */
+#define GPIO_OTYPER_OT0                GPIO_OTYPER_OT0_Msk
+#define GPIO_OTYPER_OT1_Pos            (1U)
+#define GPIO_OTYPER_OT1_Msk            (0x1UL << GPIO_OTYPER_OT1_Pos)           /*!< 0x00000002 */
+#define GPIO_OTYPER_OT1                GPIO_OTYPER_OT1_Msk
+#define GPIO_OTYPER_OT2_Pos            (2U)
+#define GPIO_OTYPER_OT2_Msk            (0x1UL << GPIO_OTYPER_OT2_Pos)           /*!< 0x00000004 */
+#define GPIO_OTYPER_OT2                GPIO_OTYPER_OT2_Msk
+#define GPIO_OTYPER_OT3_Pos            (3U)
+#define GPIO_OTYPER_OT3_Msk            (0x1UL << GPIO_OTYPER_OT3_Pos)           /*!< 0x00000008 */
+#define GPIO_OTYPER_OT3                GPIO_OTYPER_OT3_Msk
+#define GPIO_OTYPER_OT4_Pos            (4U)
+#define GPIO_OTYPER_OT4_Msk            (0x1UL << GPIO_OTYPER_OT4_Pos)           /*!< 0x00000010 */
+#define GPIO_OTYPER_OT4                GPIO_OTYPER_OT4_Msk
+#define GPIO_OTYPER_OT5_Pos            (5U)
+#define GPIO_OTYPER_OT5_Msk            (0x1UL << GPIO_OTYPER_OT5_Pos)           /*!< 0x00000020 */
+#define GPIO_OTYPER_OT5                GPIO_OTYPER_OT5_Msk
+#define GPIO_OTYPER_OT6_Pos            (6U)
+#define GPIO_OTYPER_OT6_Msk            (0x1UL << GPIO_OTYPER_OT6_Pos)           /*!< 0x00000040 */
+#define GPIO_OTYPER_OT6                GPIO_OTYPER_OT6_Msk
+#define GPIO_OTYPER_OT7_Pos            (7U)
+#define GPIO_OTYPER_OT7_Msk            (0x1UL << GPIO_OTYPER_OT7_Pos)           /*!< 0x00000080 */
+#define GPIO_OTYPER_OT7                GPIO_OTYPER_OT7_Msk
+#define GPIO_OTYPER_OT8_Pos            (8U)
+#define GPIO_OTYPER_OT8_Msk            (0x1UL << GPIO_OTYPER_OT8_Pos)           /*!< 0x00000100 */
+#define GPIO_OTYPER_OT8                GPIO_OTYPER_OT8_Msk
+#define GPIO_OTYPER_OT9_Pos            (9U)
+#define GPIO_OTYPER_OT9_Msk            (0x1UL << GPIO_OTYPER_OT9_Pos)           /*!< 0x00000200 */
+#define GPIO_OTYPER_OT9                GPIO_OTYPER_OT9_Msk
+#define GPIO_OTYPER_OT10_Pos           (10U)
+#define GPIO_OTYPER_OT10_Msk           (0x1UL << GPIO_OTYPER_OT10_Pos)          /*!< 0x00000400 */
+#define GPIO_OTYPER_OT10               GPIO_OTYPER_OT10_Msk
+#define GPIO_OTYPER_OT11_Pos           (11U)
+#define GPIO_OTYPER_OT11_Msk           (0x1UL << GPIO_OTYPER_OT11_Pos)          /*!< 0x00000800 */
+#define GPIO_OTYPER_OT11               GPIO_OTYPER_OT11_Msk
+#define GPIO_OTYPER_OT12_Pos           (12U)
+#define GPIO_OTYPER_OT12_Msk           (0x1UL << GPIO_OTYPER_OT12_Pos)          /*!< 0x00001000 */
+#define GPIO_OTYPER_OT12               GPIO_OTYPER_OT12_Msk
+#define GPIO_OTYPER_OT13_Pos           (13U)
+#define GPIO_OTYPER_OT13_Msk           (0x1UL << GPIO_OTYPER_OT13_Pos)          /*!< 0x00002000 */
+#define GPIO_OTYPER_OT13               GPIO_OTYPER_OT13_Msk
+#define GPIO_OTYPER_OT14_Pos           (14U)
+#define GPIO_OTYPER_OT14_Msk           (0x1UL << GPIO_OTYPER_OT14_Pos)          /*!< 0x00004000 */
+#define GPIO_OTYPER_OT14               GPIO_OTYPER_OT14_Msk
+#define GPIO_OTYPER_OT15_Pos           (15U)
+#define GPIO_OTYPER_OT15_Msk           (0x1UL << GPIO_OTYPER_OT15_Pos)          /*!< 0x00008000 */
+#define GPIO_OTYPER_OT15               GPIO_OTYPER_OT15_Msk
+
+/******************  Bits definition for GPIO_OSPEEDR register  ***************/
+#define GPIO_OSPEEDR_OSPEED0_Pos       (0U)
+#define GPIO_OSPEEDR_OSPEED0_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000003 */
+#define GPIO_OSPEEDR_OSPEED0           GPIO_OSPEEDR_OSPEED0_Msk
+#define GPIO_OSPEEDR_OSPEED0_0         (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000001 */
+#define GPIO_OSPEEDR_OSPEED0_1         (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000002 */
+#define GPIO_OSPEEDR_OSPEED1_Pos       (2U)
+#define GPIO_OSPEEDR_OSPEED1_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x0000000C */
+#define GPIO_OSPEEDR_OSPEED1           GPIO_OSPEEDR_OSPEED1_Msk
+#define GPIO_OSPEEDR_OSPEED1_0         (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000004 */
+#define GPIO_OSPEEDR_OSPEED1_1         (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000008 */
+#define GPIO_OSPEEDR_OSPEED2_Pos       (4U)
+#define GPIO_OSPEEDR_OSPEED2_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000030 */
+#define GPIO_OSPEEDR_OSPEED2           GPIO_OSPEEDR_OSPEED2_Msk
+#define GPIO_OSPEEDR_OSPEED2_0         (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000010 */
+#define GPIO_OSPEEDR_OSPEED2_1         (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000020 */
+#define GPIO_OSPEEDR_OSPEED3_Pos       (6U)
+#define GPIO_OSPEEDR_OSPEED3_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x000000C0 */
+#define GPIO_OSPEEDR_OSPEED3           GPIO_OSPEEDR_OSPEED3_Msk
+#define GPIO_OSPEEDR_OSPEED3_0         (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000040 */
+#define GPIO_OSPEEDR_OSPEED3_1         (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000080 */
+#define GPIO_OSPEEDR_OSPEED4_Pos       (8U)
+#define GPIO_OSPEEDR_OSPEED4_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000300 */
+#define GPIO_OSPEEDR_OSPEED4           GPIO_OSPEEDR_OSPEED4_Msk
+#define GPIO_OSPEEDR_OSPEED4_0         (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000100 */
+#define GPIO_OSPEEDR_OSPEED4_1         (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000200 */
+#define GPIO_OSPEEDR_OSPEED5_Pos       (10U)
+#define GPIO_OSPEEDR_OSPEED5_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000C00 */
+#define GPIO_OSPEEDR_OSPEED5           GPIO_OSPEEDR_OSPEED5_Msk
+#define GPIO_OSPEEDR_OSPEED5_0         (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000400 */
+#define GPIO_OSPEEDR_OSPEED5_1         (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000800 */
+#define GPIO_OSPEEDR_OSPEED6_Pos       (12U)
+#define GPIO_OSPEEDR_OSPEED6_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00003000 */
+#define GPIO_OSPEEDR_OSPEED6           GPIO_OSPEEDR_OSPEED6_Msk
+#define GPIO_OSPEEDR_OSPEED6_0         (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00001000 */
+#define GPIO_OSPEEDR_OSPEED6_1         (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00002000 */
+#define GPIO_OSPEEDR_OSPEED7_Pos       (14U)
+#define GPIO_OSPEEDR_OSPEED7_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x0000C000 */
+#define GPIO_OSPEEDR_OSPEED7           GPIO_OSPEEDR_OSPEED7_Msk
+#define GPIO_OSPEEDR_OSPEED7_0         (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00004000 */
+#define GPIO_OSPEEDR_OSPEED7_1         (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00008000 */
+#define GPIO_OSPEEDR_OSPEED8_Pos       (16U)
+#define GPIO_OSPEEDR_OSPEED8_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00030000 */
+#define GPIO_OSPEEDR_OSPEED8           GPIO_OSPEEDR_OSPEED8_Msk
+#define GPIO_OSPEEDR_OSPEED8_0         (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00010000 */
+#define GPIO_OSPEEDR_OSPEED8_1         (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00020000 */
+#define GPIO_OSPEEDR_OSPEED9_Pos       (18U)
+#define GPIO_OSPEEDR_OSPEED9_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x000C0000 */
+#define GPIO_OSPEEDR_OSPEED9           GPIO_OSPEEDR_OSPEED9_Msk
+#define GPIO_OSPEEDR_OSPEED9_0         (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00040000 */
+#define GPIO_OSPEEDR_OSPEED9_1         (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00080000 */
+#define GPIO_OSPEEDR_OSPEED10_Pos      (20U)
+#define GPIO_OSPEEDR_OSPEED10_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00300000 */
+#define GPIO_OSPEEDR_OSPEED10          GPIO_OSPEEDR_OSPEED10_Msk
+#define GPIO_OSPEEDR_OSPEED10_0        (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00100000 */
+#define GPIO_OSPEEDR_OSPEED10_1        (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00200000 */
+#define GPIO_OSPEEDR_OSPEED11_Pos      (22U)
+#define GPIO_OSPEEDR_OSPEED11_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00C00000 */
+#define GPIO_OSPEEDR_OSPEED11          GPIO_OSPEEDR_OSPEED11_Msk
+#define GPIO_OSPEEDR_OSPEED11_0        (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00400000 */
+#define GPIO_OSPEEDR_OSPEED11_1        (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00800000 */
+#define GPIO_OSPEEDR_OSPEED12_Pos      (24U)
+#define GPIO_OSPEEDR_OSPEED12_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x03000000 */
+#define GPIO_OSPEEDR_OSPEED12          GPIO_OSPEEDR_OSPEED12_Msk
+#define GPIO_OSPEEDR_OSPEED12_0        (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x01000000 */
+#define GPIO_OSPEEDR_OSPEED12_1        (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x02000000 */
+#define GPIO_OSPEEDR_OSPEED13_Pos      (26U)
+#define GPIO_OSPEEDR_OSPEED13_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x0C000000 */
+#define GPIO_OSPEEDR_OSPEED13          GPIO_OSPEEDR_OSPEED13_Msk
+#define GPIO_OSPEEDR_OSPEED13_0        (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x04000000 */
+#define GPIO_OSPEEDR_OSPEED13_1        (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x08000000 */
+#define GPIO_OSPEEDR_OSPEED14_Pos      (28U)
+#define GPIO_OSPEEDR_OSPEED14_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x30000000 */
+#define GPIO_OSPEEDR_OSPEED14          GPIO_OSPEEDR_OSPEED14_Msk
+#define GPIO_OSPEEDR_OSPEED14_0        (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x10000000 */
+#define GPIO_OSPEEDR_OSPEED14_1        (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x20000000 */
+#define GPIO_OSPEEDR_OSPEED15_Pos      (30U)
+#define GPIO_OSPEEDR_OSPEED15_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0xC0000000 */
+#define GPIO_OSPEEDR_OSPEED15          GPIO_OSPEEDR_OSPEED15_Msk
+#define GPIO_OSPEEDR_OSPEED15_0        (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x40000000 */
+#define GPIO_OSPEEDR_OSPEED15_1        (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_PUPDR register  *****************/
+#define GPIO_PUPDR_PUPD0_Pos           (0U)
+#define GPIO_PUPDR_PUPD0_Msk           (0x3UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000003 */
+#define GPIO_PUPDR_PUPD0               GPIO_PUPDR_PUPD0_Msk
+#define GPIO_PUPDR_PUPD0_0             (0x1UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000001 */
+#define GPIO_PUPDR_PUPD0_1             (0x2UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000002 */
+#define GPIO_PUPDR_PUPD1_Pos           (2U)
+#define GPIO_PUPDR_PUPD1_Msk           (0x3UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x0000000C */
+#define GPIO_PUPDR_PUPD1               GPIO_PUPDR_PUPD1_Msk
+#define GPIO_PUPDR_PUPD1_0             (0x1UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000004 */
+#define GPIO_PUPDR_PUPD1_1             (0x2UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000008 */
+#define GPIO_PUPDR_PUPD2_Pos           (4U)
+#define GPIO_PUPDR_PUPD2_Msk           (0x3UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000030 */
+#define GPIO_PUPDR_PUPD2               GPIO_PUPDR_PUPD2_Msk
+#define GPIO_PUPDR_PUPD2_0             (0x1UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000010 */
+#define GPIO_PUPDR_PUPD2_1             (0x2UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000020 */
+#define GPIO_PUPDR_PUPD3_Pos           (6U)
+#define GPIO_PUPDR_PUPD3_Msk           (0x3UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x000000C0 */
+#define GPIO_PUPDR_PUPD3               GPIO_PUPDR_PUPD3_Msk
+#define GPIO_PUPDR_PUPD3_0             (0x1UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000040 */
+#define GPIO_PUPDR_PUPD3_1             (0x2UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000080 */
+#define GPIO_PUPDR_PUPD4_Pos           (8U)
+#define GPIO_PUPDR_PUPD4_Msk           (0x3UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000300 */
+#define GPIO_PUPDR_PUPD4               GPIO_PUPDR_PUPD4_Msk
+#define GPIO_PUPDR_PUPD4_0             (0x1UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000100 */
+#define GPIO_PUPDR_PUPD4_1             (0x2UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000200 */
+#define GPIO_PUPDR_PUPD5_Pos           (10U)
+#define GPIO_PUPDR_PUPD5_Msk           (0x3UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000C00 */
+#define GPIO_PUPDR_PUPD5               GPIO_PUPDR_PUPD5_Msk
+#define GPIO_PUPDR_PUPD5_0             (0x1UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000400 */
+#define GPIO_PUPDR_PUPD5_1             (0x2UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000800 */
+#define GPIO_PUPDR_PUPD6_Pos           (12U)
+#define GPIO_PUPDR_PUPD6_Msk           (0x3UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00003000 */
+#define GPIO_PUPDR_PUPD6               GPIO_PUPDR_PUPD6_Msk
+#define GPIO_PUPDR_PUPD6_0             (0x1UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00001000 */
+#define GPIO_PUPDR_PUPD6_1             (0x2UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00002000 */
+#define GPIO_PUPDR_PUPD7_Pos           (14U)
+#define GPIO_PUPDR_PUPD7_Msk           (0x3UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x0000C000 */
+#define GPIO_PUPDR_PUPD7               GPIO_PUPDR_PUPD7_Msk
+#define GPIO_PUPDR_PUPD7_0             (0x1UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00004000 */
+#define GPIO_PUPDR_PUPD7_1             (0x2UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00008000 */
+#define GPIO_PUPDR_PUPD8_Pos           (16U)
+#define GPIO_PUPDR_PUPD8_Msk           (0x3UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00030000 */
+#define GPIO_PUPDR_PUPD8               GPIO_PUPDR_PUPD8_Msk
+#define GPIO_PUPDR_PUPD8_0             (0x1UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00010000 */
+#define GPIO_PUPDR_PUPD8_1             (0x2UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00020000 */
+#define GPIO_PUPDR_PUPD9_Pos           (18U)
+#define GPIO_PUPDR_PUPD9_Msk           (0x3UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x000C0000 */
+#define GPIO_PUPDR_PUPD9               GPIO_PUPDR_PUPD9_Msk
+#define GPIO_PUPDR_PUPD9_0             (0x1UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00040000 */
+#define GPIO_PUPDR_PUPD9_1             (0x2UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00080000 */
+#define GPIO_PUPDR_PUPD10_Pos          (20U)
+#define GPIO_PUPDR_PUPD10_Msk          (0x3UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00300000 */
+#define GPIO_PUPDR_PUPD10              GPIO_PUPDR_PUPD10_Msk
+#define GPIO_PUPDR_PUPD10_0            (0x1UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00100000 */
+#define GPIO_PUPDR_PUPD10_1            (0x2UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00200000 */
+#define GPIO_PUPDR_PUPD11_Pos          (22U)
+#define GPIO_PUPDR_PUPD11_Msk          (0x3UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00C00000 */
+#define GPIO_PUPDR_PUPD11              GPIO_PUPDR_PUPD11_Msk
+#define GPIO_PUPDR_PUPD11_0            (0x1UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00400000 */
+#define GPIO_PUPDR_PUPD11_1            (0x2UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00800000 */
+#define GPIO_PUPDR_PUPD12_Pos          (24U)
+#define GPIO_PUPDR_PUPD12_Msk          (0x3UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x03000000 */
+#define GPIO_PUPDR_PUPD12              GPIO_PUPDR_PUPD12_Msk
+#define GPIO_PUPDR_PUPD12_0            (0x1UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x01000000 */
+#define GPIO_PUPDR_PUPD12_1            (0x2UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x02000000 */
+#define GPIO_PUPDR_PUPD13_Pos          (26U)
+#define GPIO_PUPDR_PUPD13_Msk          (0x3UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x0C000000 */
+#define GPIO_PUPDR_PUPD13              GPIO_PUPDR_PUPD13_Msk
+#define GPIO_PUPDR_PUPD13_0            (0x1UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x04000000 */
+#define GPIO_PUPDR_PUPD13_1            (0x2UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x08000000 */
+#define GPIO_PUPDR_PUPD14_Pos          (28U)
+#define GPIO_PUPDR_PUPD14_Msk          (0x3UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x30000000 */
+#define GPIO_PUPDR_PUPD14              GPIO_PUPDR_PUPD14_Msk
+#define GPIO_PUPDR_PUPD14_0            (0x1UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x10000000 */
+#define GPIO_PUPDR_PUPD14_1            (0x2UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x20000000 */
+#define GPIO_PUPDR_PUPD15_Pos          (30U)
+#define GPIO_PUPDR_PUPD15_Msk          (0x3UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0xC0000000 */
+#define GPIO_PUPDR_PUPD15              GPIO_PUPDR_PUPD15_Msk
+#define GPIO_PUPDR_PUPD15_0            (0x1UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x40000000 */
+#define GPIO_PUPDR_PUPD15_1            (0x2UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_IDR register  *******************/
+#define GPIO_IDR_ID0_Pos               (0U)
+#define GPIO_IDR_ID0_Msk               (0x1UL << GPIO_IDR_ID0_Pos)              /*!< 0x00000001 */
+#define GPIO_IDR_ID0                   GPIO_IDR_ID0_Msk
+#define GPIO_IDR_ID1_Pos               (1U)
+#define GPIO_IDR_ID1_Msk               (0x1UL << GPIO_IDR_ID1_Pos)              /*!< 0x00000002 */
+#define GPIO_IDR_ID1                   GPIO_IDR_ID1_Msk
+#define GPIO_IDR_ID2_Pos               (2U)
+#define GPIO_IDR_ID2_Msk               (0x1UL << GPIO_IDR_ID2_Pos)              /*!< 0x00000004 */
+#define GPIO_IDR_ID2                   GPIO_IDR_ID2_Msk
+#define GPIO_IDR_ID3_Pos               (3U)
+#define GPIO_IDR_ID3_Msk               (0x1UL << GPIO_IDR_ID3_Pos)              /*!< 0x00000008 */
+#define GPIO_IDR_ID3                   GPIO_IDR_ID3_Msk
+#define GPIO_IDR_ID4_Pos               (4U)
+#define GPIO_IDR_ID4_Msk               (0x1UL << GPIO_IDR_ID4_Pos)              /*!< 0x00000010 */
+#define GPIO_IDR_ID4                   GPIO_IDR_ID4_Msk
+#define GPIO_IDR_ID5_Pos               (5U)
+#define GPIO_IDR_ID5_Msk               (0x1UL << GPIO_IDR_ID5_Pos)              /*!< 0x00000020 */
+#define GPIO_IDR_ID5                   GPIO_IDR_ID5_Msk
+#define GPIO_IDR_ID6_Pos               (6U)
+#define GPIO_IDR_ID6_Msk               (0x1UL << GPIO_IDR_ID6_Pos)              /*!< 0x00000040 */
+#define GPIO_IDR_ID6                   GPIO_IDR_ID6_Msk
+#define GPIO_IDR_ID7_Pos               (7U)
+#define GPIO_IDR_ID7_Msk               (0x1UL << GPIO_IDR_ID7_Pos)              /*!< 0x00000080 */
+#define GPIO_IDR_ID7                   GPIO_IDR_ID7_Msk
+#define GPIO_IDR_ID8_Pos               (8U)
+#define GPIO_IDR_ID8_Msk               (0x1UL << GPIO_IDR_ID8_Pos)              /*!< 0x00000100 */
+#define GPIO_IDR_ID8                   GPIO_IDR_ID8_Msk
+#define GPIO_IDR_ID9_Pos               (9U)
+#define GPIO_IDR_ID9_Msk               (0x1UL << GPIO_IDR_ID9_Pos)              /*!< 0x00000200 */
+#define GPIO_IDR_ID9                   GPIO_IDR_ID9_Msk
+#define GPIO_IDR_ID10_Pos              (10U)
+#define GPIO_IDR_ID10_Msk              (0x1UL << GPIO_IDR_ID10_Pos)             /*!< 0x00000400 */
+#define GPIO_IDR_ID10                  GPIO_IDR_ID10_Msk
+#define GPIO_IDR_ID11_Pos              (11U)
+#define GPIO_IDR_ID11_Msk              (0x1UL << GPIO_IDR_ID11_Pos)             /*!< 0x00000800 */
+#define GPIO_IDR_ID11                  GPIO_IDR_ID11_Msk
+#define GPIO_IDR_ID12_Pos              (12U)
+#define GPIO_IDR_ID12_Msk              (0x1UL << GPIO_IDR_ID12_Pos)             /*!< 0x00001000 */
+#define GPIO_IDR_ID12                  GPIO_IDR_ID12_Msk
+#define GPIO_IDR_ID13_Pos              (13U)
+#define GPIO_IDR_ID13_Msk              (0x1UL << GPIO_IDR_ID13_Pos)             /*!< 0x00002000 */
+#define GPIO_IDR_ID13                  GPIO_IDR_ID13_Msk
+#define GPIO_IDR_ID14_Pos              (14U)
+#define GPIO_IDR_ID14_Msk              (0x1UL << GPIO_IDR_ID14_Pos)             /*!< 0x00004000 */
+#define GPIO_IDR_ID14                  GPIO_IDR_ID14_Msk
+#define GPIO_IDR_ID15_Pos              (15U)
+#define GPIO_IDR_ID15_Msk              (0x1UL << GPIO_IDR_ID15_Pos)             /*!< 0x00008000 */
+#define GPIO_IDR_ID15                  GPIO_IDR_ID15_Msk
+
+/******************  Bits definition for GPIO_ODR register  *******************/
+#define GPIO_ODR_OD0_Pos               (0U)
+#define GPIO_ODR_OD0_Msk               (0x1UL << GPIO_ODR_OD0_Pos)              /*!< 0x00000001 */
+#define GPIO_ODR_OD0                   GPIO_ODR_OD0_Msk
+#define GPIO_ODR_OD1_Pos               (1U)
+#define GPIO_ODR_OD1_Msk               (0x1UL << GPIO_ODR_OD1_Pos)              /*!< 0x00000002 */
+#define GPIO_ODR_OD1                   GPIO_ODR_OD1_Msk
+#define GPIO_ODR_OD2_Pos               (2U)
+#define GPIO_ODR_OD2_Msk               (0x1UL << GPIO_ODR_OD2_Pos)              /*!< 0x00000004 */
+#define GPIO_ODR_OD2                   GPIO_ODR_OD2_Msk
+#define GPIO_ODR_OD3_Pos               (3U)
+#define GPIO_ODR_OD3_Msk               (0x1UL << GPIO_ODR_OD3_Pos)              /*!< 0x00000008 */
+#define GPIO_ODR_OD3                   GPIO_ODR_OD3_Msk
+#define GPIO_ODR_OD4_Pos               (4U)
+#define GPIO_ODR_OD4_Msk               (0x1UL << GPIO_ODR_OD4_Pos)              /*!< 0x00000010 */
+#define GPIO_ODR_OD4                   GPIO_ODR_OD4_Msk
+#define GPIO_ODR_OD5_Pos               (5U)
+#define GPIO_ODR_OD5_Msk               (0x1UL << GPIO_ODR_OD5_Pos)              /*!< 0x00000020 */
+#define GPIO_ODR_OD5                   GPIO_ODR_OD5_Msk
+#define GPIO_ODR_OD6_Pos               (6U)
+#define GPIO_ODR_OD6_Msk               (0x1UL << GPIO_ODR_OD6_Pos)              /*!< 0x00000040 */
+#define GPIO_ODR_OD6                   GPIO_ODR_OD6_Msk
+#define GPIO_ODR_OD7_Pos               (7U)
+#define GPIO_ODR_OD7_Msk               (0x1UL << GPIO_ODR_OD7_Pos)              /*!< 0x00000080 */
+#define GPIO_ODR_OD7                   GPIO_ODR_OD7_Msk
+#define GPIO_ODR_OD8_Pos               (8U)
+#define GPIO_ODR_OD8_Msk               (0x1UL << GPIO_ODR_OD8_Pos)              /*!< 0x00000100 */
+#define GPIO_ODR_OD8                   GPIO_ODR_OD8_Msk
+#define GPIO_ODR_OD9_Pos               (9U)
+#define GPIO_ODR_OD9_Msk               (0x1UL << GPIO_ODR_OD9_Pos)              /*!< 0x00000200 */
+#define GPIO_ODR_OD9                   GPIO_ODR_OD9_Msk
+#define GPIO_ODR_OD10_Pos              (10U)
+#define GPIO_ODR_OD10_Msk              (0x1UL << GPIO_ODR_OD10_Pos)             /*!< 0x00000400 */
+#define GPIO_ODR_OD10                  GPIO_ODR_OD10_Msk
+#define GPIO_ODR_OD11_Pos              (11U)
+#define GPIO_ODR_OD11_Msk              (0x1UL << GPIO_ODR_OD11_Pos)             /*!< 0x00000800 */
+#define GPIO_ODR_OD11                  GPIO_ODR_OD11_Msk
+#define GPIO_ODR_OD12_Pos              (12U)
+#define GPIO_ODR_OD12_Msk              (0x1UL << GPIO_ODR_OD12_Pos)             /*!< 0x00001000 */
+#define GPIO_ODR_OD12                  GPIO_ODR_OD12_Msk
+#define GPIO_ODR_OD13_Pos              (13U)
+#define GPIO_ODR_OD13_Msk              (0x1UL << GPIO_ODR_OD13_Pos)             /*!< 0x00002000 */
+#define GPIO_ODR_OD13                  GPIO_ODR_OD13_Msk
+#define GPIO_ODR_OD14_Pos              (14U)
+#define GPIO_ODR_OD14_Msk              (0x1UL << GPIO_ODR_OD14_Pos)             /*!< 0x00004000 */
+#define GPIO_ODR_OD14                  GPIO_ODR_OD14_Msk
+#define GPIO_ODR_OD15_Pos              (15U)
+#define GPIO_ODR_OD15_Msk              (0x1UL << GPIO_ODR_OD15_Pos)             /*!< 0x00008000 */
+#define GPIO_ODR_OD15                  GPIO_ODR_OD15_Msk
+
+/******************  Bits definition for GPIO_BSRR register  ******************/
+#define GPIO_BSRR_BS0_Pos              (0U)
+#define GPIO_BSRR_BS0_Msk              (0x1UL << GPIO_BSRR_BS0_Pos)             /*!< 0x00000001 */
+#define GPIO_BSRR_BS0                  GPIO_BSRR_BS0_Msk
+#define GPIO_BSRR_BS1_Pos              (1U)
+#define GPIO_BSRR_BS1_Msk              (0x1UL << GPIO_BSRR_BS1_Pos)             /*!< 0x00000002 */
+#define GPIO_BSRR_BS1                  GPIO_BSRR_BS1_Msk
+#define GPIO_BSRR_BS2_Pos              (2U)
+#define GPIO_BSRR_BS2_Msk              (0x1UL << GPIO_BSRR_BS2_Pos)             /*!< 0x00000004 */
+#define GPIO_BSRR_BS2                  GPIO_BSRR_BS2_Msk
+#define GPIO_BSRR_BS3_Pos              (3U)
+#define GPIO_BSRR_BS3_Msk              (0x1UL << GPIO_BSRR_BS3_Pos)             /*!< 0x00000008 */
+#define GPIO_BSRR_BS3                  GPIO_BSRR_BS3_Msk
+#define GPIO_BSRR_BS4_Pos              (4U)
+#define GPIO_BSRR_BS4_Msk              (0x1UL << GPIO_BSRR_BS4_Pos)             /*!< 0x00000010 */
+#define GPIO_BSRR_BS4                  GPIO_BSRR_BS4_Msk
+#define GPIO_BSRR_BS5_Pos              (5U)
+#define GPIO_BSRR_BS5_Msk              (0x1UL << GPIO_BSRR_BS5_Pos)             /*!< 0x00000020 */
+#define GPIO_BSRR_BS5                  GPIO_BSRR_BS5_Msk
+#define GPIO_BSRR_BS6_Pos              (6U)
+#define GPIO_BSRR_BS6_Msk              (0x1UL << GPIO_BSRR_BS6_Pos)             /*!< 0x00000040 */
+#define GPIO_BSRR_BS6                  GPIO_BSRR_BS6_Msk
+#define GPIO_BSRR_BS7_Pos              (7U)
+#define GPIO_BSRR_BS7_Msk              (0x1UL << GPIO_BSRR_BS7_Pos)             /*!< 0x00000080 */
+#define GPIO_BSRR_BS7                  GPIO_BSRR_BS7_Msk
+#define GPIO_BSRR_BS8_Pos              (8U)
+#define GPIO_BSRR_BS8_Msk              (0x1UL << GPIO_BSRR_BS8_Pos)             /*!< 0x00000100 */
+#define GPIO_BSRR_BS8                  GPIO_BSRR_BS8_Msk
+#define GPIO_BSRR_BS9_Pos              (9U)
+#define GPIO_BSRR_BS9_Msk              (0x1UL << GPIO_BSRR_BS9_Pos)             /*!< 0x00000200 */
+#define GPIO_BSRR_BS9                  GPIO_BSRR_BS9_Msk
+#define GPIO_BSRR_BS10_Pos             (10U)
+#define GPIO_BSRR_BS10_Msk             (0x1UL << GPIO_BSRR_BS10_Pos)            /*!< 0x00000400 */
+#define GPIO_BSRR_BS10                 GPIO_BSRR_BS10_Msk
+#define GPIO_BSRR_BS11_Pos             (11U)
+#define GPIO_BSRR_BS11_Msk             (0x1UL << GPIO_BSRR_BS11_Pos)            /*!< 0x00000800 */
+#define GPIO_BSRR_BS11                 GPIO_BSRR_BS11_Msk
+#define GPIO_BSRR_BS12_Pos             (12U)
+#define GPIO_BSRR_BS12_Msk             (0x1UL << GPIO_BSRR_BS12_Pos)            /*!< 0x00001000 */
+#define GPIO_BSRR_BS12                 GPIO_BSRR_BS12_Msk
+#define GPIO_BSRR_BS13_Pos             (13U)
+#define GPIO_BSRR_BS13_Msk             (0x1UL << GPIO_BSRR_BS13_Pos)            /*!< 0x00002000 */
+#define GPIO_BSRR_BS13                 GPIO_BSRR_BS13_Msk
+#define GPIO_BSRR_BS14_Pos             (14U)
+#define GPIO_BSRR_BS14_Msk             (0x1UL << GPIO_BSRR_BS14_Pos)            /*!< 0x00004000 */
+#define GPIO_BSRR_BS14                 GPIO_BSRR_BS14_Msk
+#define GPIO_BSRR_BS15_Pos             (15U)
+#define GPIO_BSRR_BS15_Msk             (0x1UL << GPIO_BSRR_BS15_Pos)            /*!< 0x00008000 */
+#define GPIO_BSRR_BS15                 GPIO_BSRR_BS15_Msk
+#define GPIO_BSRR_BR0_Pos              (16U)
+#define GPIO_BSRR_BR0_Msk              (0x1UL << GPIO_BSRR_BR0_Pos)             /*!< 0x00010000 */
+#define GPIO_BSRR_BR0                  GPIO_BSRR_BR0_Msk
+#define GPIO_BSRR_BR1_Pos              (17U)
+#define GPIO_BSRR_BR1_Msk              (0x1UL << GPIO_BSRR_BR1_Pos)             /*!< 0x00020000 */
+#define GPIO_BSRR_BR1                  GPIO_BSRR_BR1_Msk
+#define GPIO_BSRR_BR2_Pos              (18U)
+#define GPIO_BSRR_BR2_Msk              (0x1UL << GPIO_BSRR_BR2_Pos)             /*!< 0x00040000 */
+#define GPIO_BSRR_BR2                  GPIO_BSRR_BR2_Msk
+#define GPIO_BSRR_BR3_Pos              (19U)
+#define GPIO_BSRR_BR3_Msk              (0x1UL << GPIO_BSRR_BR3_Pos)             /*!< 0x00080000 */
+#define GPIO_BSRR_BR3                  GPIO_BSRR_BR3_Msk
+#define GPIO_BSRR_BR4_Pos              (20U)
+#define GPIO_BSRR_BR4_Msk              (0x1UL << GPIO_BSRR_BR4_Pos)             /*!< 0x00100000 */
+#define GPIO_BSRR_BR4                  GPIO_BSRR_BR4_Msk
+#define GPIO_BSRR_BR5_Pos              (21U)
+#define GPIO_BSRR_BR5_Msk              (0x1UL << GPIO_BSRR_BR5_Pos)             /*!< 0x00200000 */
+#define GPIO_BSRR_BR5                  GPIO_BSRR_BR5_Msk
+#define GPIO_BSRR_BR6_Pos              (22U)
+#define GPIO_BSRR_BR6_Msk              (0x1UL << GPIO_BSRR_BR6_Pos)             /*!< 0x00400000 */
+#define GPIO_BSRR_BR6                  GPIO_BSRR_BR6_Msk
+#define GPIO_BSRR_BR7_Pos              (23U)
+#define GPIO_BSRR_BR7_Msk              (0x1UL << GPIO_BSRR_BR7_Pos)             /*!< 0x00800000 */
+#define GPIO_BSRR_BR7                  GPIO_BSRR_BR7_Msk
+#define GPIO_BSRR_BR8_Pos              (24U)
+#define GPIO_BSRR_BR8_Msk              (0x1UL << GPIO_BSRR_BR8_Pos)             /*!< 0x01000000 */
+#define GPIO_BSRR_BR8                  GPIO_BSRR_BR8_Msk
+#define GPIO_BSRR_BR9_Pos              (25U)
+#define GPIO_BSRR_BR9_Msk              (0x1UL << GPIO_BSRR_BR9_Pos)             /*!< 0x02000000 */
+#define GPIO_BSRR_BR9                  GPIO_BSRR_BR9_Msk
+#define GPIO_BSRR_BR10_Pos             (26U)
+#define GPIO_BSRR_BR10_Msk             (0x1UL << GPIO_BSRR_BR10_Pos)            /*!< 0x04000000 */
+#define GPIO_BSRR_BR10                 GPIO_BSRR_BR10_Msk
+#define GPIO_BSRR_BR11_Pos             (27U)
+#define GPIO_BSRR_BR11_Msk             (0x1UL << GPIO_BSRR_BR11_Pos)            /*!< 0x08000000 */
+#define GPIO_BSRR_BR11                 GPIO_BSRR_BR11_Msk
+#define GPIO_BSRR_BR12_Pos             (28U)
+#define GPIO_BSRR_BR12_Msk             (0x1UL << GPIO_BSRR_BR12_Pos)            /*!< 0x10000000 */
+#define GPIO_BSRR_BR12                 GPIO_BSRR_BR12_Msk
+#define GPIO_BSRR_BR13_Pos             (29U)
+#define GPIO_BSRR_BR13_Msk             (0x1UL << GPIO_BSRR_BR13_Pos)            /*!< 0x20000000 */
+#define GPIO_BSRR_BR13                 GPIO_BSRR_BR13_Msk
+#define GPIO_BSRR_BR14_Pos             (30U)
+#define GPIO_BSRR_BR14_Msk             (0x1UL << GPIO_BSRR_BR14_Pos)            /*!< 0x40000000 */
+#define GPIO_BSRR_BR14                 GPIO_BSRR_BR14_Msk
+#define GPIO_BSRR_BR15_Pos             (31U)
+#define GPIO_BSRR_BR15_Msk             (0x1UL << GPIO_BSRR_BR15_Pos)            /*!< 0x80000000 */
+#define GPIO_BSRR_BR15                 GPIO_BSRR_BR15_Msk
+
+/****************** Bit definition for GPIO_LCKR register *********************/
+#define GPIO_LCKR_LCK0_Pos             (0U)
+#define GPIO_LCKR_LCK0_Msk             (0x1UL << GPIO_LCKR_LCK0_Pos)            /*!< 0x00000001 */
+#define GPIO_LCKR_LCK0                 GPIO_LCKR_LCK0_Msk
+#define GPIO_LCKR_LCK1_Pos             (1U)
+#define GPIO_LCKR_LCK1_Msk             (0x1UL << GPIO_LCKR_LCK1_Pos)            /*!< 0x00000002 */
+#define GPIO_LCKR_LCK1                 GPIO_LCKR_LCK1_Msk
+#define GPIO_LCKR_LCK2_Pos             (2U)
+#define GPIO_LCKR_LCK2_Msk             (0x1UL << GPIO_LCKR_LCK2_Pos)            /*!< 0x00000004 */
+#define GPIO_LCKR_LCK2                 GPIO_LCKR_LCK2_Msk
+#define GPIO_LCKR_LCK3_Pos             (3U)
+#define GPIO_LCKR_LCK3_Msk             (0x1UL << GPIO_LCKR_LCK3_Pos)            /*!< 0x00000008 */
+#define GPIO_LCKR_LCK3                 GPIO_LCKR_LCK3_Msk
+#define GPIO_LCKR_LCK4_Pos             (4U)
+#define GPIO_LCKR_LCK4_Msk             (0x1UL << GPIO_LCKR_LCK4_Pos)            /*!< 0x00000010 */
+#define GPIO_LCKR_LCK4                 GPIO_LCKR_LCK4_Msk
+#define GPIO_LCKR_LCK5_Pos             (5U)
+#define GPIO_LCKR_LCK5_Msk             (0x1UL << GPIO_LCKR_LCK5_Pos)            /*!< 0x00000020 */
+#define GPIO_LCKR_LCK5                 GPIO_LCKR_LCK5_Msk
+#define GPIO_LCKR_LCK6_Pos             (6U)
+#define GPIO_LCKR_LCK6_Msk             (0x1UL << GPIO_LCKR_LCK6_Pos)            /*!< 0x00000040 */
+#define GPIO_LCKR_LCK6                 GPIO_LCKR_LCK6_Msk
+#define GPIO_LCKR_LCK7_Pos             (7U)
+#define GPIO_LCKR_LCK7_Msk             (0x1UL << GPIO_LCKR_LCK7_Pos)            /*!< 0x00000080 */
+#define GPIO_LCKR_LCK7                 GPIO_LCKR_LCK7_Msk
+#define GPIO_LCKR_LCK8_Pos             (8U)
+#define GPIO_LCKR_LCK8_Msk             (0x1UL << GPIO_LCKR_LCK8_Pos)            /*!< 0x00000100 */
+#define GPIO_LCKR_LCK8                 GPIO_LCKR_LCK8_Msk
+#define GPIO_LCKR_LCK9_Pos             (9U)
+#define GPIO_LCKR_LCK9_Msk             (0x1UL << GPIO_LCKR_LCK9_Pos)            /*!< 0x00000200 */
+#define GPIO_LCKR_LCK9                 GPIO_LCKR_LCK9_Msk
+#define GPIO_LCKR_LCK10_Pos            (10U)
+#define GPIO_LCKR_LCK10_Msk            (0x1UL << GPIO_LCKR_LCK10_Pos)           /*!< 0x00000400 */
+#define GPIO_LCKR_LCK10                GPIO_LCKR_LCK10_Msk
+#define GPIO_LCKR_LCK11_Pos            (11U)
+#define GPIO_LCKR_LCK11_Msk            (0x1UL << GPIO_LCKR_LCK11_Pos)           /*!< 0x00000800 */
+#define GPIO_LCKR_LCK11                GPIO_LCKR_LCK11_Msk
+#define GPIO_LCKR_LCK12_Pos            (12U)
+#define GPIO_LCKR_LCK12_Msk            (0x1UL << GPIO_LCKR_LCK12_Pos)           /*!< 0x00001000 */
+#define GPIO_LCKR_LCK12                GPIO_LCKR_LCK12_Msk
+#define GPIO_LCKR_LCK13_Pos            (13U)
+#define GPIO_LCKR_LCK13_Msk            (0x1UL << GPIO_LCKR_LCK13_Pos)           /*!< 0x00002000 */
+#define GPIO_LCKR_LCK13                GPIO_LCKR_LCK13_Msk
+#define GPIO_LCKR_LCK14_Pos            (14U)
+#define GPIO_LCKR_LCK14_Msk            (0x1UL << GPIO_LCKR_LCK14_Pos)           /*!< 0x00004000 */
+#define GPIO_LCKR_LCK14                GPIO_LCKR_LCK14_Msk
+#define GPIO_LCKR_LCK15_Pos            (15U)
+#define GPIO_LCKR_LCK15_Msk            (0x1UL << GPIO_LCKR_LCK15_Pos)           /*!< 0x00008000 */
+#define GPIO_LCKR_LCK15                GPIO_LCKR_LCK15_Msk
+#define GPIO_LCKR_LCKK_Pos             (16U)
+#define GPIO_LCKR_LCKK_Msk             (0x1UL << GPIO_LCKR_LCKK_Pos)            /*!< 0x00010000 */
+#define GPIO_LCKR_LCKK                 GPIO_LCKR_LCKK_Msk
+
+/****************** Bit definition for GPIO_AFRL register *********************/
+#define GPIO_AFRL_AFSEL0_Pos           (0U)
+#define GPIO_AFRL_AFSEL0_Msk           (0xFUL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRL_AFSEL0               GPIO_AFRL_AFSEL0_Msk
+#define GPIO_AFRL_AFSEL0_0             (0x1UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRL_AFSEL0_1             (0x2UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRL_AFSEL0_2             (0x4UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRL_AFSEL0_3             (0x8UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRL_AFSEL1_Pos           (4U)
+#define GPIO_AFRL_AFSEL1_Msk           (0xFUL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRL_AFSEL1               GPIO_AFRL_AFSEL1_Msk
+#define GPIO_AFRL_AFSEL1_0             (0x1UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRL_AFSEL1_1             (0x2UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRL_AFSEL1_2             (0x4UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRL_AFSEL1_3             (0x8UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRL_AFSEL2_Pos           (8U)
+#define GPIO_AFRL_AFSEL2_Msk           (0xFUL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000F00 */
+#define GPIO_AFRL_AFSEL2               GPIO_AFRL_AFSEL2_Msk
+#define GPIO_AFRL_AFSEL2_0             (0x1UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000100 */
+#define GPIO_AFRL_AFSEL2_1             (0x2UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000200 */
+#define GPIO_AFRL_AFSEL2_2             (0x4UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000400 */
+#define GPIO_AFRL_AFSEL2_3             (0x8UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000800 */
+#define GPIO_AFRL_AFSEL3_Pos           (12U)
+#define GPIO_AFRL_AFSEL3_Msk           (0xFUL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x0000F000 */
+#define GPIO_AFRL_AFSEL3               GPIO_AFRL_AFSEL3_Msk
+#define GPIO_AFRL_AFSEL3_0             (0x1UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00001000 */
+#define GPIO_AFRL_AFSEL3_1             (0x2UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00002000 */
+#define GPIO_AFRL_AFSEL3_2             (0x4UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00004000 */
+#define GPIO_AFRL_AFSEL3_3             (0x8UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00008000 */
+#define GPIO_AFRL_AFSEL4_Pos           (16U)
+#define GPIO_AFRL_AFSEL4_Msk           (0xFUL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x000F0000 */
+#define GPIO_AFRL_AFSEL4               GPIO_AFRL_AFSEL4_Msk
+#define GPIO_AFRL_AFSEL4_0             (0x1UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00010000 */
+#define GPIO_AFRL_AFSEL4_1             (0x2UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00020000 */
+#define GPIO_AFRL_AFSEL4_2             (0x4UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00040000 */
+#define GPIO_AFRL_AFSEL4_3             (0x8UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00080000 */
+#define GPIO_AFRL_AFSEL5_Pos           (20U)
+#define GPIO_AFRL_AFSEL5_Msk           (0xFUL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00F00000 */
+#define GPIO_AFRL_AFSEL5               GPIO_AFRL_AFSEL5_Msk
+#define GPIO_AFRL_AFSEL5_0             (0x1UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00100000 */
+#define GPIO_AFRL_AFSEL5_1             (0x2UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00200000 */
+#define GPIO_AFRL_AFSEL5_2             (0x4UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00400000 */
+#define GPIO_AFRL_AFSEL5_3             (0x8UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00800000 */
+#define GPIO_AFRL_AFSEL6_Pos           (24U)
+#define GPIO_AFRL_AFSEL6_Msk           (0xFUL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x0F000000 */
+#define GPIO_AFRL_AFSEL6               GPIO_AFRL_AFSEL6_Msk
+#define GPIO_AFRL_AFSEL6_0             (0x1UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x01000000 */
+#define GPIO_AFRL_AFSEL6_1             (0x2UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x02000000 */
+#define GPIO_AFRL_AFSEL6_2             (0x4UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x04000000 */
+#define GPIO_AFRL_AFSEL6_3             (0x8UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x08000000 */
+#define GPIO_AFRL_AFSEL7_Pos           (28U)
+#define GPIO_AFRL_AFSEL7_Msk           (0xFUL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0xF0000000 */
+#define GPIO_AFRL_AFSEL7               GPIO_AFRL_AFSEL7_Msk
+#define GPIO_AFRL_AFSEL7_0             (0x1UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x10000000 */
+#define GPIO_AFRL_AFSEL7_1             (0x2UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x20000000 */
+#define GPIO_AFRL_AFSEL7_2             (0x4UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x40000000 */
+#define GPIO_AFRL_AFSEL7_3             (0x8UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x80000000 */
+
+/****************** Bit definition for GPIO_AFRH register *********************/
+#define GPIO_AFRH_AFSEL8_Pos           (0U)
+#define GPIO_AFRH_AFSEL8_Msk           (0xFUL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRH_AFSEL8               GPIO_AFRH_AFSEL8_Msk
+#define GPIO_AFRH_AFSEL8_0             (0x1UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRH_AFSEL8_1             (0x2UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRH_AFSEL8_2             (0x4UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRH_AFSEL8_3             (0x8UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRH_AFSEL9_Pos           (4U)
+#define GPIO_AFRH_AFSEL9_Msk           (0xFUL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRH_AFSEL9               GPIO_AFRH_AFSEL9_Msk
+#define GPIO_AFRH_AFSEL9_0             (0x1UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRH_AFSEL9_1             (0x2UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRH_AFSEL9_2             (0x4UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRH_AFSEL9_3             (0x8UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRH_AFSEL10_Pos          (8U)
+#define GPIO_AFRH_AFSEL10_Msk          (0xFUL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000F00 */
+#define GPIO_AFRH_AFSEL10              GPIO_AFRH_AFSEL10_Msk
+#define GPIO_AFRH_AFSEL10_0            (0x1UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000100 */
+#define GPIO_AFRH_AFSEL10_1            (0x2UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000200 */
+#define GPIO_AFRH_AFSEL10_2            (0x4UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000400 */
+#define GPIO_AFRH_AFSEL10_3            (0x8UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000800 */
+#define GPIO_AFRH_AFSEL11_Pos          (12U)
+#define GPIO_AFRH_AFSEL11_Msk          (0xFUL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x0000F000 */
+#define GPIO_AFRH_AFSEL11              GPIO_AFRH_AFSEL11_Msk
+#define GPIO_AFRH_AFSEL11_0            (0x1UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00001000 */
+#define GPIO_AFRH_AFSEL11_1            (0x2UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00002000 */
+#define GPIO_AFRH_AFSEL11_2            (0x4UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00004000 */
+#define GPIO_AFRH_AFSEL11_3            (0x8UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00008000 */
+#define GPIO_AFRH_AFSEL12_Pos          (16U)
+#define GPIO_AFRH_AFSEL12_Msk          (0xFUL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x000F0000 */
+#define GPIO_AFRH_AFSEL12              GPIO_AFRH_AFSEL12_Msk
+#define GPIO_AFRH_AFSEL12_0            (0x1UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00010000 */
+#define GPIO_AFRH_AFSEL12_1            (0x2UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00020000 */
+#define GPIO_AFRH_AFSEL12_2            (0x4UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00040000 */
+#define GPIO_AFRH_AFSEL12_3            (0x8UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00080000 */
+#define GPIO_AFRH_AFSEL13_Pos          (20U)
+#define GPIO_AFRH_AFSEL13_Msk          (0xFUL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00F00000 */
+#define GPIO_AFRH_AFSEL13              GPIO_AFRH_AFSEL13_Msk
+#define GPIO_AFRH_AFSEL13_0            (0x1UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00100000 */
+#define GPIO_AFRH_AFSEL13_1            (0x2UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00200000 */
+#define GPIO_AFRH_AFSEL13_2            (0x4UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00400000 */
+#define GPIO_AFRH_AFSEL13_3            (0x8UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00800000 */
+#define GPIO_AFRH_AFSEL14_Pos          (24U)
+#define GPIO_AFRH_AFSEL14_Msk          (0xFUL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x0F000000 */
+#define GPIO_AFRH_AFSEL14              GPIO_AFRH_AFSEL14_Msk
+#define GPIO_AFRH_AFSEL14_0            (0x1UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x01000000 */
+#define GPIO_AFRH_AFSEL14_1            (0x2UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x02000000 */
+#define GPIO_AFRH_AFSEL14_2            (0x4UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x04000000 */
+#define GPIO_AFRH_AFSEL14_3            (0x8UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x08000000 */
+#define GPIO_AFRH_AFSEL15_Pos          (28U)
+#define GPIO_AFRH_AFSEL15_Msk          (0xFUL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0xF0000000 */
+#define GPIO_AFRH_AFSEL15              GPIO_AFRH_AFSEL15_Msk
+#define GPIO_AFRH_AFSEL15_0            (0x1UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x10000000 */
+#define GPIO_AFRH_AFSEL15_1            (0x2UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x20000000 */
+#define GPIO_AFRH_AFSEL15_2            (0x4UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x40000000 */
+#define GPIO_AFRH_AFSEL15_3            (0x8UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_BRR register  ******************/
+#define GPIO_BRR_BR0_Pos               (0U)
+#define GPIO_BRR_BR0_Msk               (0x1UL << GPIO_BRR_BR0_Pos)              /*!< 0x00000001 */
+#define GPIO_BRR_BR0                   GPIO_BRR_BR0_Msk
+#define GPIO_BRR_BR1_Pos               (1U)
+#define GPIO_BRR_BR1_Msk               (0x1UL << GPIO_BRR_BR1_Pos)              /*!< 0x00000002 */
+#define GPIO_BRR_BR1                   GPIO_BRR_BR1_Msk
+#define GPIO_BRR_BR2_Pos               (2U)
+#define GPIO_BRR_BR2_Msk               (0x1UL << GPIO_BRR_BR2_Pos)              /*!< 0x00000004 */
+#define GPIO_BRR_BR2                   GPIO_BRR_BR2_Msk
+#define GPIO_BRR_BR3_Pos               (3U)
+#define GPIO_BRR_BR3_Msk               (0x1UL << GPIO_BRR_BR3_Pos)              /*!< 0x00000008 */
+#define GPIO_BRR_BR3                   GPIO_BRR_BR3_Msk
+#define GPIO_BRR_BR4_Pos               (4U)
+#define GPIO_BRR_BR4_Msk               (0x1UL << GPIO_BRR_BR4_Pos)              /*!< 0x00000010 */
+#define GPIO_BRR_BR4                   GPIO_BRR_BR4_Msk
+#define GPIO_BRR_BR5_Pos               (5U)
+#define GPIO_BRR_BR5_Msk               (0x1UL << GPIO_BRR_BR5_Pos)              /*!< 0x00000020 */
+#define GPIO_BRR_BR5                   GPIO_BRR_BR5_Msk
+#define GPIO_BRR_BR6_Pos               (6U)
+#define GPIO_BRR_BR6_Msk               (0x1UL << GPIO_BRR_BR6_Pos)              /*!< 0x00000040 */
+#define GPIO_BRR_BR6                   GPIO_BRR_BR6_Msk
+#define GPIO_BRR_BR7_Pos               (7U)
+#define GPIO_BRR_BR7_Msk               (0x1UL << GPIO_BRR_BR7_Pos)              /*!< 0x00000080 */
+#define GPIO_BRR_BR7                   GPIO_BRR_BR7_Msk
+#define GPIO_BRR_BR8_Pos               (8U)
+#define GPIO_BRR_BR8_Msk               (0x1UL << GPIO_BRR_BR8_Pos)              /*!< 0x00000100 */
+#define GPIO_BRR_BR8                   GPIO_BRR_BR8_Msk
+#define GPIO_BRR_BR9_Pos               (9U)
+#define GPIO_BRR_BR9_Msk               (0x1UL << GPIO_BRR_BR9_Pos)              /*!< 0x00000200 */
+#define GPIO_BRR_BR9                   GPIO_BRR_BR9_Msk
+#define GPIO_BRR_BR10_Pos              (10U)
+#define GPIO_BRR_BR10_Msk              (0x1UL << GPIO_BRR_BR10_Pos)             /*!< 0x00000400 */
+#define GPIO_BRR_BR10                  GPIO_BRR_BR10_Msk
+#define GPIO_BRR_BR11_Pos              (11U)
+#define GPIO_BRR_BR11_Msk              (0x1UL << GPIO_BRR_BR11_Pos)             /*!< 0x00000800 */
+#define GPIO_BRR_BR11                  GPIO_BRR_BR11_Msk
+#define GPIO_BRR_BR12_Pos              (12U)
+#define GPIO_BRR_BR12_Msk              (0x1UL << GPIO_BRR_BR12_Pos)             /*!< 0x00001000 */
+#define GPIO_BRR_BR12                  GPIO_BRR_BR12_Msk
+#define GPIO_BRR_BR13_Pos              (13U)
+#define GPIO_BRR_BR13_Msk              (0x1UL << GPIO_BRR_BR13_Pos)             /*!< 0x00002000 */
+#define GPIO_BRR_BR13                  GPIO_BRR_BR13_Msk
+#define GPIO_BRR_BR14_Pos              (14U)
+#define GPIO_BRR_BR14_Msk              (0x1UL << GPIO_BRR_BR14_Pos)             /*!< 0x00004000 */
+#define GPIO_BRR_BR14                  GPIO_BRR_BR14_Msk
+#define GPIO_BRR_BR15_Pos              (15U)
+#define GPIO_BRR_BR15_Msk              (0x1UL << GPIO_BRR_BR15_Pos)             /*!< 0x00008000 */
+#define GPIO_BRR_BR15                  GPIO_BRR_BR15_Msk
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Inter-integrated Circuit Interface (I2C)              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for I2C_CR1 register  *******************/
+#define I2C_CR1_PE_Pos               (0U)
+#define I2C_CR1_PE_Msk               (0x1UL << I2C_CR1_PE_Pos)                 /*!< 0x00000001 */
+#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            /*!< Peripheral enable */
+#define I2C_CR1_TXIE_Pos             (1U)
+#define I2C_CR1_TXIE_Msk             (0x1UL << I2C_CR1_TXIE_Pos)               /*!< 0x00000002 */
+#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          /*!< TX interrupt enable */
+#define I2C_CR1_RXIE_Pos             (2U)
+#define I2C_CR1_RXIE_Msk             (0x1UL << I2C_CR1_RXIE_Pos)               /*!< 0x00000004 */
+#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          /*!< RX interrupt enable */
+#define I2C_CR1_ADDRIE_Pos           (3U)
+#define I2C_CR1_ADDRIE_Msk           (0x1UL << I2C_CR1_ADDRIE_Pos)             /*!< 0x00000008 */
+#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        /*!< Address match interrupt enable */
+#define I2C_CR1_NACKIE_Pos           (4U)
+#define I2C_CR1_NACKIE_Msk           (0x1UL << I2C_CR1_NACKIE_Pos)             /*!< 0x00000010 */
+#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        /*!< NACK received interrupt enable */
+#define I2C_CR1_STOPIE_Pos           (5U)
+#define I2C_CR1_STOPIE_Msk           (0x1UL << I2C_CR1_STOPIE_Pos)             /*!< 0x00000020 */
+#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        /*!< STOP detection interrupt enable */
+#define I2C_CR1_TCIE_Pos             (6U)
+#define I2C_CR1_TCIE_Msk             (0x1UL << I2C_CR1_TCIE_Pos)               /*!< 0x00000040 */
+#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          /*!< Transfer complete interrupt enable */
+#define I2C_CR1_ERRIE_Pos            (7U)
+#define I2C_CR1_ERRIE_Msk            (0x1UL << I2C_CR1_ERRIE_Pos)              /*!< 0x00000080 */
+#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         /*!< Errors interrupt enable */
+#define I2C_CR1_DNF_Pos              (8U)
+#define I2C_CR1_DNF_Msk              (0xFUL << I2C_CR1_DNF_Pos)                /*!< 0x00000F00 */
+#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           /*!< Digital noise filter */
+#define I2C_CR1_ANFOFF_Pos           (12U)
+#define I2C_CR1_ANFOFF_Msk           (0x1UL << I2C_CR1_ANFOFF_Pos)             /*!< 0x00001000 */
+#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        /*!< Analog noise filter OFF */
+#define I2C_CR1_SWRST_Pos            (13U)
+#define I2C_CR1_SWRST_Msk            (0x1UL << I2C_CR1_SWRST_Pos)              /*!< 0x00002000 */
+#define I2C_CR1_SWRST                I2C_CR1_SWRST_Msk                         /*!< Software reset */
+#define I2C_CR1_TXDMAEN_Pos          (14U)
+#define I2C_CR1_TXDMAEN_Msk          (0x1UL << I2C_CR1_TXDMAEN_Pos)            /*!< 0x00004000 */
+#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       /*!< DMA transmission requests enable */
+#define I2C_CR1_RXDMAEN_Pos          (15U)
+#define I2C_CR1_RXDMAEN_Msk          (0x1UL << I2C_CR1_RXDMAEN_Pos)            /*!< 0x00008000 */
+#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       /*!< DMA reception requests enable */
+#define I2C_CR1_SBC_Pos              (16U)
+#define I2C_CR1_SBC_Msk              (0x1UL << I2C_CR1_SBC_Pos)                /*!< 0x00010000 */
+#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           /*!< Slave byte control */
+#define I2C_CR1_NOSTRETCH_Pos        (17U)
+#define I2C_CR1_NOSTRETCH_Msk        (0x1UL << I2C_CR1_NOSTRETCH_Pos)          /*!< 0x00020000 */
+#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     /*!< Clock stretching disable */
+#define I2C_CR1_WUPEN_Pos            (18U)
+#define I2C_CR1_WUPEN_Msk            (0x1UL << I2C_CR1_WUPEN_Pos)              /*!< 0x00040000 */
+#define I2C_CR1_WUPEN                I2C_CR1_WUPEN_Msk                         /*!< Wakeup from STOP enable */
+#define I2C_CR1_GCEN_Pos             (19U)
+#define I2C_CR1_GCEN_Msk             (0x1UL << I2C_CR1_GCEN_Pos)               /*!< 0x00080000 */
+#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          /*!< General call enable */
+#define I2C_CR1_SMBHEN_Pos           (20U)
+#define I2C_CR1_SMBHEN_Msk           (0x1UL << I2C_CR1_SMBHEN_Pos)             /*!< 0x00100000 */
+#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        /*!< SMBus host address enable */
+#define I2C_CR1_SMBDEN_Pos           (21U)
+#define I2C_CR1_SMBDEN_Msk           (0x1UL << I2C_CR1_SMBDEN_Pos)             /*!< 0x00200000 */
+#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        /*!< SMBus device default address enable */
+#define I2C_CR1_ALERTEN_Pos          (22U)
+#define I2C_CR1_ALERTEN_Msk          (0x1UL << I2C_CR1_ALERTEN_Pos)            /*!< 0x00400000 */
+#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       /*!< SMBus alert enable */
+#define I2C_CR1_PECEN_Pos            (23U)
+#define I2C_CR1_PECEN_Msk            (0x1UL << I2C_CR1_PECEN_Pos)              /*!< 0x00800000 */
+#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         /*!< PEC enable */
+
+/******************  Bit definition for I2C_CR2 register  ********************/
+#define I2C_CR2_SADD_Pos             (0U)
+#define I2C_CR2_SADD_Msk             (0x3FFUL << I2C_CR2_SADD_Pos)             /*!< 0x000003FF */
+#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          /*!< Slave address (master mode) */
+#define I2C_CR2_RD_WRN_Pos           (10U)
+#define I2C_CR2_RD_WRN_Msk           (0x1UL << I2C_CR2_RD_WRN_Pos)             /*!< 0x00000400 */
+#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        /*!< Transfer direction (master mode) */
+#define I2C_CR2_ADD10_Pos            (11U)
+#define I2C_CR2_ADD10_Msk            (0x1UL << I2C_CR2_ADD10_Pos)              /*!< 0x00000800 */
+#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         /*!< 10-bit addressing mode (master mode) */
+#define I2C_CR2_HEAD10R_Pos          (12U)
+#define I2C_CR2_HEAD10R_Msk          (0x1UL << I2C_CR2_HEAD10R_Pos)            /*!< 0x00001000 */
+#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       /*!< 10-bit address header only read direction (master mode) */
+#define I2C_CR2_START_Pos            (13U)
+#define I2C_CR2_START_Msk            (0x1UL << I2C_CR2_START_Pos)              /*!< 0x00002000 */
+#define I2C_CR2_START                I2C_CR2_START_Msk                         /*!< START generation */
+#define I2C_CR2_STOP_Pos             (14U)
+#define I2C_CR2_STOP_Msk             (0x1UL << I2C_CR2_STOP_Pos)               /*!< 0x00004000 */
+#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          /*!< STOP generation (master mode) */
+#define I2C_CR2_NACK_Pos             (15U)
+#define I2C_CR2_NACK_Msk             (0x1UL << I2C_CR2_NACK_Pos)               /*!< 0x00008000 */
+#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          /*!< NACK generation (slave mode) */
+#define I2C_CR2_NBYTES_Pos           (16U)
+#define I2C_CR2_NBYTES_Msk           (0xFFUL << I2C_CR2_NBYTES_Pos)            /*!< 0x00FF0000 */
+#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        /*!< Number of bytes */
+#define I2C_CR2_RELOAD_Pos           (24U)
+#define I2C_CR2_RELOAD_Msk           (0x1UL << I2C_CR2_RELOAD_Pos)             /*!< 0x01000000 */
+#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        /*!< NBYTES reload mode */
+#define I2C_CR2_AUTOEND_Pos          (25U)
+#define I2C_CR2_AUTOEND_Msk          (0x1UL << I2C_CR2_AUTOEND_Pos)            /*!< 0x02000000 */
+#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       /*!< Automatic end mode (master mode) */
+#define I2C_CR2_PECBYTE_Pos          (26U)
+#define I2C_CR2_PECBYTE_Msk          (0x1UL << I2C_CR2_PECBYTE_Pos)            /*!< 0x04000000 */
+#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       /*!< Packet error checking byte */
+
+/*******************  Bit definition for I2C_OAR1 register  ******************/
+#define I2C_OAR1_OA1_Pos             (0U)
+#define I2C_OAR1_OA1_Msk             (0x3FFUL << I2C_OAR1_OA1_Pos)             /*!< 0x000003FF */
+#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          /*!< Interface own address 1 */
+#define I2C_OAR1_OA1MODE_Pos         (10U)
+#define I2C_OAR1_OA1MODE_Msk         (0x1UL << I2C_OAR1_OA1MODE_Pos)           /*!< 0x00000400 */
+#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      /*!< Own address 1 10-bit mode */
+#define I2C_OAR1_OA1EN_Pos           (15U)
+#define I2C_OAR1_OA1EN_Msk           (0x1UL << I2C_OAR1_OA1EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        /*!< Own address 1 enable */
+
+/*******************  Bit definition for I2C_OAR2 register  ******************/
+#define I2C_OAR2_OA2_Pos             (1U)
+#define I2C_OAR2_OA2_Msk             (0x7FUL << I2C_OAR2_OA2_Pos)              /*!< 0x000000FE */
+#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          /*!< Interface own address 2 */
+#define I2C_OAR2_OA2MSK_Pos          (8U)
+#define I2C_OAR2_OA2MSK_Msk          (0x7UL << I2C_OAR2_OA2MSK_Pos)            /*!< 0x00000700 */
+#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       /*!< Own address 2 masks */
+#define I2C_OAR2_OA2NOMASK           (0U)                                      /*!< No mask                                        */
+#define I2C_OAR2_OA2MASK01_Pos       (8U)
+#define I2C_OAR2_OA2MASK01_Msk       (0x1UL << I2C_OAR2_OA2MASK01_Pos)         /*!< 0x00000100 */
+#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    /*!< OA2[1] is masked, Only OA2[7:2] are compared   */
+#define I2C_OAR2_OA2MASK02_Pos       (9U)
+#define I2C_OAR2_OA2MASK02_Msk       (0x1UL << I2C_OAR2_OA2MASK02_Pos)         /*!< 0x00000200 */
+#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */
+#define I2C_OAR2_OA2MASK03_Pos       (8U)
+#define I2C_OAR2_OA2MASK03_Msk       (0x3UL << I2C_OAR2_OA2MASK03_Pos)         /*!< 0x00000300 */
+#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */
+#define I2C_OAR2_OA2MASK04_Pos       (10U)
+#define I2C_OAR2_OA2MASK04_Msk       (0x1UL << I2C_OAR2_OA2MASK04_Pos)         /*!< 0x00000400 */
+#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */
+#define I2C_OAR2_OA2MASK05_Pos       (8U)
+#define I2C_OAR2_OA2MASK05_Msk       (0x5UL << I2C_OAR2_OA2MASK05_Pos)         /*!< 0x00000500 */
+#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */
+#define I2C_OAR2_OA2MASK06_Pos       (9U)
+#define I2C_OAR2_OA2MASK06_Msk       (0x3UL << I2C_OAR2_OA2MASK06_Pos)         /*!< 0x00000600 */
+#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    /*!< OA2[6:1] is masked, Only OA2[7] are compared   */
+#define I2C_OAR2_OA2MASK07_Pos       (8U)
+#define I2C_OAR2_OA2MASK07_Msk       (0x7UL << I2C_OAR2_OA2MASK07_Pos)         /*!< 0x00000700 */
+#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    /*!< OA2[7:1] is masked, No comparison is done      */
+#define I2C_OAR2_OA2EN_Pos           (15U)
+#define I2C_OAR2_OA2EN_Msk           (0x1UL << I2C_OAR2_OA2EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        /*!< Own address 2 enable */
+
+/*******************  Bit definition for I2C_TIMINGR register *******************/
+#define I2C_TIMINGR_SCLL_Pos         (0U)
+#define I2C_TIMINGR_SCLL_Msk         (0xFFUL << I2C_TIMINGR_SCLL_Pos)          /*!< 0x000000FF */
+#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      /*!< SCL low period (master mode) */
+#define I2C_TIMINGR_SCLH_Pos         (8U)
+#define I2C_TIMINGR_SCLH_Msk         (0xFFUL << I2C_TIMINGR_SCLH_Pos)          /*!< 0x0000FF00 */
+#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      /*!< SCL high period (master mode) */
+#define I2C_TIMINGR_SDADEL_Pos       (16U)
+#define I2C_TIMINGR_SDADEL_Msk       (0xFUL << I2C_TIMINGR_SDADEL_Pos)         /*!< 0x000F0000 */
+#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    /*!< Data hold time */
+#define I2C_TIMINGR_SCLDEL_Pos       (20U)
+#define I2C_TIMINGR_SCLDEL_Msk       (0xFUL << I2C_TIMINGR_SCLDEL_Pos)         /*!< 0x00F00000 */
+#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    /*!< Data setup time */
+#define I2C_TIMINGR_PRESC_Pos        (28U)
+#define I2C_TIMINGR_PRESC_Msk        (0xFUL << I2C_TIMINGR_PRESC_Pos)          /*!< 0xF0000000 */
+#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     /*!< Timings prescaler */
+
+/******************* Bit definition for I2C_TIMEOUTR register *******************/
+#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)
+#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)    /*!< 0x00000FFF */
+#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 /*!< Bus timeout A */
+#define I2C_TIMEOUTR_TIDLE_Pos       (12U)
+#define I2C_TIMEOUTR_TIDLE_Msk       (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)         /*!< 0x00001000 */
+#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    /*!< Idle clock timeout detection */
+#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)
+#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)      /*!< 0x00008000 */
+#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 /*!< Clock timeout enable */
+#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)
+#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)    /*!< 0x0FFF0000 */
+#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 /*!< Bus timeout B*/
+#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)
+#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)        /*!< 0x80000000 */
+#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   /*!< Extended clock timeout enable */
+
+/******************  Bit definition for I2C_ISR register  *********************/
+#define I2C_ISR_TXE_Pos              (0U)
+#define I2C_ISR_TXE_Msk              (0x1UL << I2C_ISR_TXE_Pos)                /*!< 0x00000001 */
+#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           /*!< Transmit data register empty */
+#define I2C_ISR_TXIS_Pos             (1U)
+#define I2C_ISR_TXIS_Msk             (0x1UL << I2C_ISR_TXIS_Pos)               /*!< 0x00000002 */
+#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          /*!< Transmit interrupt status */
+#define I2C_ISR_RXNE_Pos             (2U)
+#define I2C_ISR_RXNE_Msk             (0x1UL << I2C_ISR_RXNE_Pos)               /*!< 0x00000004 */
+#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          /*!< Receive data register not empty */
+#define I2C_ISR_ADDR_Pos             (3U)
+#define I2C_ISR_ADDR_Msk             (0x1UL << I2C_ISR_ADDR_Pos)               /*!< 0x00000008 */
+#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          /*!< Address matched (slave mode)*/
+#define I2C_ISR_NACKF_Pos            (4U)
+#define I2C_ISR_NACKF_Msk            (0x1UL << I2C_ISR_NACKF_Pos)              /*!< 0x00000010 */
+#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         /*!< NACK received flag */
+#define I2C_ISR_STOPF_Pos            (5U)
+#define I2C_ISR_STOPF_Msk            (0x1UL << I2C_ISR_STOPF_Pos)              /*!< 0x00000020 */
+#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         /*!< STOP detection flag */
+#define I2C_ISR_TC_Pos               (6U)
+#define I2C_ISR_TC_Msk               (0x1UL << I2C_ISR_TC_Pos)                 /*!< 0x00000040 */
+#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            /*!< Transfer complete (master mode) */
+#define I2C_ISR_TCR_Pos              (7U)
+#define I2C_ISR_TCR_Msk              (0x1UL << I2C_ISR_TCR_Pos)                /*!< 0x00000080 */
+#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           /*!< Transfer complete reload */
+#define I2C_ISR_BERR_Pos             (8U)
+#define I2C_ISR_BERR_Msk             (0x1UL << I2C_ISR_BERR_Pos)               /*!< 0x00000100 */
+#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          /*!< Bus error */
+#define I2C_ISR_ARLO_Pos             (9U)
+#define I2C_ISR_ARLO_Msk             (0x1UL << I2C_ISR_ARLO_Pos)               /*!< 0x00000200 */
+#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          /*!< Arbitration lost */
+#define I2C_ISR_OVR_Pos              (10U)
+#define I2C_ISR_OVR_Msk              (0x1UL << I2C_ISR_OVR_Pos)                /*!< 0x00000400 */
+#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           /*!< Overrun/Underrun */
+#define I2C_ISR_PECERR_Pos           (11U)
+#define I2C_ISR_PECERR_Msk           (0x1UL << I2C_ISR_PECERR_Pos)             /*!< 0x00000800 */
+#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        /*!< PEC error in reception */
+#define I2C_ISR_TIMEOUT_Pos          (12U)
+#define I2C_ISR_TIMEOUT_Msk          (0x1UL << I2C_ISR_TIMEOUT_Pos)            /*!< 0x00001000 */
+#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       /*!< Timeout or Tlow detection flag */
+#define I2C_ISR_ALERT_Pos            (13U)
+#define I2C_ISR_ALERT_Msk            (0x1UL << I2C_ISR_ALERT_Pos)              /*!< 0x00002000 */
+#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         /*!< SMBus alert */
+#define I2C_ISR_BUSY_Pos             (15U)
+#define I2C_ISR_BUSY_Msk             (0x1UL << I2C_ISR_BUSY_Pos)               /*!< 0x00008000 */
+#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          /*!< Bus busy */
+#define I2C_ISR_DIR_Pos              (16U)
+#define I2C_ISR_DIR_Msk              (0x1UL << I2C_ISR_DIR_Pos)                /*!< 0x00010000 */
+#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           /*!< Transfer direction (slave mode) */
+#define I2C_ISR_ADDCODE_Pos          (17U)
+#define I2C_ISR_ADDCODE_Msk          (0x7FUL << I2C_ISR_ADDCODE_Pos)           /*!< 0x00FE0000 */
+#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       /*!< Address match code (slave mode) */
+
+/******************  Bit definition for I2C_ICR register  *********************/
+#define I2C_ICR_ADDRCF_Pos           (3U)
+#define I2C_ICR_ADDRCF_Msk           (0x1UL << I2C_ICR_ADDRCF_Pos)             /*!< 0x00000008 */
+#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        /*!< Address matched clear flag */
+#define I2C_ICR_NACKCF_Pos           (4U)
+#define I2C_ICR_NACKCF_Msk           (0x1UL << I2C_ICR_NACKCF_Pos)             /*!< 0x00000010 */
+#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        /*!< NACK clear flag */
+#define I2C_ICR_STOPCF_Pos           (5U)
+#define I2C_ICR_STOPCF_Msk           (0x1UL << I2C_ICR_STOPCF_Pos)             /*!< 0x00000020 */
+#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        /*!< STOP detection clear flag */
+#define I2C_ICR_BERRCF_Pos           (8U)
+#define I2C_ICR_BERRCF_Msk           (0x1UL << I2C_ICR_BERRCF_Pos)             /*!< 0x00000100 */
+#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        /*!< Bus error clear flag */
+#define I2C_ICR_ARLOCF_Pos           (9U)
+#define I2C_ICR_ARLOCF_Msk           (0x1UL << I2C_ICR_ARLOCF_Pos)             /*!< 0x00000200 */
+#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        /*!< Arbitration lost clear flag */
+#define I2C_ICR_OVRCF_Pos            (10U)
+#define I2C_ICR_OVRCF_Msk            (0x1UL << I2C_ICR_OVRCF_Pos)              /*!< 0x00000400 */
+#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         /*!< Overrun/Underrun clear flag */
+#define I2C_ICR_PECCF_Pos            (11U)
+#define I2C_ICR_PECCF_Msk            (0x1UL << I2C_ICR_PECCF_Pos)              /*!< 0x00000800 */
+#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         /*!< PAC error clear flag */
+#define I2C_ICR_TIMOUTCF_Pos         (12U)
+#define I2C_ICR_TIMOUTCF_Msk         (0x1UL << I2C_ICR_TIMOUTCF_Pos)           /*!< 0x00001000 */
+#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      /*!< Timeout clear flag */
+#define I2C_ICR_ALERTCF_Pos          (13U)
+#define I2C_ICR_ALERTCF_Msk          (0x1UL << I2C_ICR_ALERTCF_Pos)            /*!< 0x00002000 */
+#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       /*!< Alert clear flag */
+
+/******************  Bit definition for I2C_PECR register  *********************/
+#define I2C_PECR_PEC_Pos             (0U)
+#define I2C_PECR_PEC_Msk             (0xFFUL << I2C_PECR_PEC_Pos)              /*!< 0x000000FF */
+#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          /*!< PEC register */
+
+/******************  Bit definition for I2C_RXDR register  *********************/
+#define I2C_RXDR_RXDATA_Pos          (0U)
+#define I2C_RXDR_RXDATA_Msk          (0xFFUL << I2C_RXDR_RXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       /*!< 8-bit receive data */
+
+/******************  Bit definition for I2C_TXDR register  *********************/
+#define I2C_TXDR_TXDATA_Pos          (0U)
+#define I2C_TXDR_TXDATA_Msk          (0xFFUL << I2C_TXDR_TXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       /*!< 8-bit transmit data */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Independent WATCHDOG (IWDG)                         */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_KR_KEY_Pos      (0U)
+#define IWDG_KR_KEY_Msk      (0xFFFFUL << IWDG_KR_KEY_Pos)                     /*!< 0x0000FFFF */
+#define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   /*!<Key value (write only, read 0000h)  */
+
+/*******************  Bit definition for IWDG_PR register  ********************/
+#define IWDG_PR_PR_Pos       (0U)
+#define IWDG_PR_PR_Msk       (0x7UL << IWDG_PR_PR_Pos)                         /*!< 0x00000007 */
+#define IWDG_PR_PR           IWDG_PR_PR_Msk                                    /*!<PR[2:0] (Prescaler divider)         */
+#define IWDG_PR_PR_0         (0x1UL << IWDG_PR_PR_Pos)                         /*!< 0x00000001 */
+#define IWDG_PR_PR_1         (0x2UL << IWDG_PR_PR_Pos)                         /*!< 0x00000002 */
+#define IWDG_PR_PR_2         (0x4UL << IWDG_PR_PR_Pos)                         /*!< 0x00000004 */
+
+/*******************  Bit definition for IWDG_RLR register  *******************/
+#define IWDG_RLR_RL_Pos      (0U)
+#define IWDG_RLR_RL_Msk      (0xFFFUL << IWDG_RLR_RL_Pos)                      /*!< 0x00000FFF */
+#define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   /*!<Watchdog counter reload value        */
+
+/*******************  Bit definition for IWDG_SR register  ********************/
+#define IWDG_SR_PVU_Pos      (0U)
+#define IWDG_SR_PVU_Msk      (0x1UL << IWDG_SR_PVU_Pos)                        /*!< 0x00000001 */
+#define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   /*!< Watchdog prescaler value update */
+#define IWDG_SR_RVU_Pos      (1U)
+#define IWDG_SR_RVU_Msk      (0x1UL << IWDG_SR_RVU_Pos)                        /*!< 0x00000002 */
+#define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   /*!< Watchdog counter reload value update */
+#define IWDG_SR_WVU_Pos      (2U)
+#define IWDG_SR_WVU_Msk      (0x1UL << IWDG_SR_WVU_Pos)                        /*!< 0x00000004 */
+#define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   /*!< Watchdog counter window value update */
+
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_WINR_WIN_Pos    (0U)
+#define IWDG_WINR_WIN_Msk    (0xFFFUL << IWDG_WINR_WIN_Pos)                    /*!< 0x00000FFF */
+#define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 /*!< Watchdog counter window value */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Power Control                                       */
+/*                                                                            */
+/******************************************************************************/
+/* Note: No specific macro feature on this device */
+
+/********************  Bit definition for PWR_CR1 register  ********************/
+#define PWR_CR1_LPMS_Pos          (0U)
+#define PWR_CR1_LPMS_Msk          (0x7UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000007 */
+#define PWR_CR1_LPMS              PWR_CR1_LPMS_Msk                             /*!< Low Power Mode Selection */
+#define PWR_CR1_LPMS_0            (0x1UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000001 */
+#define PWR_CR1_LPMS_1            (0x2UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000002 */
+#define PWR_CR1_FPD_STOP_Pos      (3U)
+#define PWR_CR1_FPD_STOP_Msk      (0x1UL << PWR_CR1_FPD_STOP_Pos)              /*!< 0x00000008 */
+#define PWR_CR1_FPD_STOP          PWR_CR1_FPD_STOP_Msk                         /*!< Flash power down mode during stop */
+#define PWR_CR1_FPD_LPRUN_Pos     (4U)
+#define PWR_CR1_FPD_LPRUN_Msk     (0x1UL << PWR_CR1_FPD_LPRUN_Pos)             /*!< 0x00000010 */
+#define PWR_CR1_FPD_LPRUN         PWR_CR1_FPD_LPRUN_Msk                        /*!< Flash power down mode during run */
+#define PWR_CR1_FPD_LPSLP_Pos     (5U)
+#define PWR_CR1_FPD_LPSLP_Msk     (0x1UL << PWR_CR1_FPD_LPSLP_Pos)             /*!< 0x00000020 */
+#define PWR_CR1_FPD_LPSLP         PWR_CR1_FPD_LPSLP_Msk                        /*!< Flash power down mode during sleep */
+#define PWR_CR1_DBP_Pos           (8U)
+#define PWR_CR1_DBP_Msk           (0x1UL << PWR_CR1_DBP_Pos)                   /*!< 0x00000100 */
+#define PWR_CR1_DBP               PWR_CR1_DBP_Msk                              /*!< Disable Backup Domain write protection */
+#define PWR_CR1_VOS_Pos           (9U)
+#define PWR_CR1_VOS_Msk           (0x3UL << PWR_CR1_VOS_Pos)                   /*!< 0x00000600 */
+#define PWR_CR1_VOS               PWR_CR1_VOS_Msk                              /*!< Voltage scaling */
+#define PWR_CR1_VOS_0             (0x1UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 0 */
+#define PWR_CR1_VOS_1             (0x2UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 1 */
+#define PWR_CR1_LPR_Pos           (14U)
+#define PWR_CR1_LPR_Msk           (0x1UL << PWR_CR1_LPR_Pos)                   /*!< 0x00004000 */
+#define PWR_CR1_LPR               PWR_CR1_LPR_Msk                              /*!< Regulator Low-Power Run mode */
+
+
+/********************  Bit definition for PWR_CR3 register  ********************/
+#define PWR_CR3_EWUP_Pos          (0U)
+#define PWR_CR3_EWUP_Msk          (0x2BUL << PWR_CR3_EWUP_Pos)                 /*!< 0x0000002B */
+#define PWR_CR3_EWUP              PWR_CR3_EWUP_Msk                             /*!< Enable all Wake-Up Pins  */
+#define PWR_CR3_EWUP1_Pos         (0U)
+#define PWR_CR3_EWUP1_Msk         (0x1UL << PWR_CR3_EWUP1_Pos)                 /*!< 0x00000001 */
+#define PWR_CR3_EWUP1             PWR_CR3_EWUP1_Msk                            /*!< Enable WKUP pin 1 */
+#define PWR_CR3_EWUP2_Pos         (1U)
+#define PWR_CR3_EWUP2_Msk         (0x1UL << PWR_CR3_EWUP2_Pos)                 /*!< 0x00000002 */
+#define PWR_CR3_EWUP2             PWR_CR3_EWUP2_Msk                            /*!< Enable WKUP pin 2 */
+#define PWR_CR3_EWUP4_Pos         (3U)
+#define PWR_CR3_EWUP4_Msk         (0x1UL << PWR_CR3_EWUP4_Pos)                 /*!< 0x00000008 */
+#define PWR_CR3_EWUP4             PWR_CR3_EWUP4_Msk                            /*!< Enable WKUP pin 4 */
+#define PWR_CR3_EWUP6_Pos         (5U)
+#define PWR_CR3_EWUP6_Msk         (0x1UL << PWR_CR3_EWUP6_Pos)                 /*!< 0x00000020 */
+#define PWR_CR3_EWUP6             PWR_CR3_EWUP6_Msk                            /*!< Enable WKUP pin 6 */
+#define PWR_CR3_APC_Pos           (10U)
+#define PWR_CR3_APC_Msk           (0x1UL << PWR_CR3_APC_Pos)                   /*!< 0x00000400 */
+#define PWR_CR3_APC               PWR_CR3_APC_Msk                              /*!< Apply pull-up and pull-down configuration */
+#define PWR_CR3_EIWUL_Pos         (15U)
+#define PWR_CR3_EIWUL_Msk         (0x1UL << PWR_CR3_EIWUL_Pos)                 /*!< 0x00008000 */
+#define PWR_CR3_EIWUL             PWR_CR3_EIWUL_Msk                            /*!< Enable Internal Wake-up line */
+
+/********************  Bit definition for PWR_CR4 register  ********************/
+#define PWR_CR4_WP_Pos            (0U)
+#define PWR_CR4_WP_Msk            (0x2BUL << PWR_CR4_WP_Pos)                   /*!< 0x0000002B */
+#define PWR_CR4_WP                PWR_CR4_WP_Msk                               /*!< all Wake-Up Pin polarity */
+#define PWR_CR4_WP1_Pos           (0U)
+#define PWR_CR4_WP1_Msk           (0x1UL << PWR_CR4_WP1_Pos)                   /*!< 0x00000001 */
+#define PWR_CR4_WP1               PWR_CR4_WP1_Msk                              /*!< Wake-Up Pin 1 polarity */
+#define PWR_CR4_WP2_Pos           (1U)
+#define PWR_CR4_WP2_Msk           (0x1UL << PWR_CR4_WP2_Pos)                   /*!< 0x00000002 */
+#define PWR_CR4_WP2               PWR_CR4_WP2_Msk                              /*!< Wake-Up Pin 2 polarity */
+#define PWR_CR4_WP4_Pos           (3U)
+#define PWR_CR4_WP4_Msk           (0x1UL << PWR_CR4_WP4_Pos)                   /*!< 0x00000008 */
+#define PWR_CR4_WP4               PWR_CR4_WP4_Msk                              /*!< Wake-Up Pin 4 polarity */
+#define PWR_CR4_WP6_Pos           (5U)
+#define PWR_CR4_WP6_Msk           (0x1UL << PWR_CR4_WP6_Pos)                   /*!< 0x00000020 */
+#define PWR_CR4_WP6               PWR_CR4_WP6_Msk                              /*!< Wake-Up Pin 6 polarity */
+#define PWR_CR4_VBE_Pos           (8U)
+#define PWR_CR4_VBE_Msk           (0x1UL << PWR_CR4_VBE_Pos)                   /*!< 0x00000100 */
+#define PWR_CR4_VBE               PWR_CR4_VBE_Msk                              /*!< VBAT Battery charging Enable  */
+#define PWR_CR4_VBRS_Pos          (9U)
+#define PWR_CR4_VBRS_Msk          (0x1UL << PWR_CR4_VBRS_Pos)                  /*!< 0x00000200 */
+#define PWR_CR4_VBRS              PWR_CR4_VBRS_Msk                             /*!< VBAT Battery charging Resistor Selection */
+
+/********************  Bit definition for PWR_SR1 register  ********************/
+#define PWR_SR1_WUF_Pos           (0U)
+#define PWR_SR1_WUF_Msk           (0x2BUL << PWR_SR1_WUF_Pos)                  /*!< 0x0000002B */
+#define PWR_SR1_WUF               PWR_SR1_WUF_Msk                              /*!< Wakeup Flags  */
+#define PWR_SR1_WUF1_Pos          (0U)
+#define PWR_SR1_WUF1_Msk          (0x1UL << PWR_SR1_WUF1_Pos)                  /*!< 0x00000001 */
+#define PWR_SR1_WUF1              PWR_SR1_WUF1_Msk                             /*!< Wakeup Flag 1 */
+#define PWR_SR1_WUF2_Pos          (1U)
+#define PWR_SR1_WUF2_Msk          (0x1UL << PWR_SR1_WUF2_Pos)                  /*!< 0x00000002 */
+#define PWR_SR1_WUF2              PWR_SR1_WUF2_Msk                             /*!< Wakeup Flag 2 */
+#define PWR_SR1_WUF4_Pos          (3U)
+#define PWR_SR1_WUF4_Msk          (0x1UL << PWR_SR1_WUF4_Pos)                  /*!< 0x00000008 */
+#define PWR_SR1_WUF4              PWR_SR1_WUF4_Msk                             /*!< Wakeup Flag 4 */
+#define PWR_SR1_WUF6_Pos          (5U)
+#define PWR_SR1_WUF6_Msk          (0x1UL << PWR_SR1_WUF6_Pos)                  /*!< 0x00000020 */
+#define PWR_SR1_WUF6              PWR_SR1_WUF6_Msk                             /*!< Wakeup Flag 6 */
+#define PWR_SR1_SBF_Pos           (8U)
+#define PWR_SR1_SBF_Msk           (0x1UL << PWR_SR1_SBF_Pos)                   /*!< 0x00000100 */
+#define PWR_SR1_SBF               PWR_SR1_SBF_Msk                              /*!< Standby Flag  */
+#define PWR_SR1_WUFI_Pos          (15U)
+#define PWR_SR1_WUFI_Msk          (0x1UL << PWR_SR1_WUFI_Pos)                  /*!< 0x00008000 */
+#define PWR_SR1_WUFI              PWR_SR1_WUFI_Msk                             /*!< Wakeup Flag Internal */
+
+/********************  Bit definition for PWR_SR2 register  ********************/
+#define PWR_SR2_FLASH_RDY_Pos     (7U)
+#define PWR_SR2_FLASH_RDY_Msk     (0x1UL << PWR_SR2_FLASH_RDY_Pos)             /*!< 0x00000080 */
+#define PWR_SR2_FLASH_RDY         PWR_SR2_FLASH_RDY_Msk                        /*!< Flash Ready */
+#define PWR_SR2_REGLPS_Pos        (8U)
+#define PWR_SR2_REGLPS_Msk        (0x1UL << PWR_SR2_REGLPS_Pos)                /*!< 0x00000100 */
+#define PWR_SR2_REGLPS            PWR_SR2_REGLPS_Msk                           /*!< Regulator Low Power started */
+#define PWR_SR2_REGLPF_Pos        (9U)
+#define PWR_SR2_REGLPF_Msk        (0x1UL << PWR_SR2_REGLPF_Pos)                /*!< 0x00000200 */
+#define PWR_SR2_REGLPF            PWR_SR2_REGLPF_Msk                           /*!< Regulator Low Power flag    */
+#define PWR_SR2_VOSF_Pos          (10U)
+#define PWR_SR2_VOSF_Msk          (0x1UL << PWR_SR2_VOSF_Pos)                  /*!< 0x00000400 */
+#define PWR_SR2_VOSF              PWR_SR2_VOSF_Msk                             /*!< Voltage Scaling Flag */
+
+/********************  Bit definition for PWR_SCR register  ********************/
+#define PWR_SCR_CWUF_Pos          (0U)
+#define PWR_SCR_CWUF_Msk          (0x2BUL << PWR_SCR_CWUF_Pos)                 /*!< 0x0000002B */
+#define PWR_SCR_CWUF              PWR_SCR_CWUF_Msk                             /*!< Clear Wake-up Flags  */
+#define PWR_SCR_CWUF1_Pos         (0U)
+#define PWR_SCR_CWUF1_Msk         (0x1UL << PWR_SCR_CWUF1_Pos)                 /*!< 0x00000001 */
+#define PWR_SCR_CWUF1             PWR_SCR_CWUF1_Msk                            /*!< Clear Wake-up Flag 1 */
+#define PWR_SCR_CWUF2_Pos         (1U)
+#define PWR_SCR_CWUF2_Msk         (0x1UL << PWR_SCR_CWUF2_Pos)                 /*!< 0x00000002 */
+#define PWR_SCR_CWUF2             PWR_SCR_CWUF2_Msk                            /*!< Clear Wake-up Flag 2 */
+#define PWR_SCR_CWUF4_Pos         (3U)
+#define PWR_SCR_CWUF4_Msk         (0x1UL << PWR_SCR_CWUF4_Pos)                 /*!< 0x00000008 */
+#define PWR_SCR_CWUF4             PWR_SCR_CWUF4_Msk                            /*!< Clear Wake-up Flag 4 */
+#define PWR_SCR_CWUF6_Pos         (5U)
+#define PWR_SCR_CWUF6_Msk         (0x1UL << PWR_SCR_CWUF6_Pos)                 /*!< 0x00000020 */
+#define PWR_SCR_CWUF6             PWR_SCR_CWUF6_Msk                            /*!< Clear Wake-up Flag 6 */
+#define PWR_SCR_CSBF_Pos          (8U)
+#define PWR_SCR_CSBF_Msk          (0x1UL << PWR_SCR_CSBF_Pos)                  /*!< 0x00000100 */
+#define PWR_SCR_CSBF              PWR_SCR_CSBF_Msk                             /*!< Clear Standby Flag  */
+
+/********************  Bit definition for PWR_PUCRA register  *****************/
+#define PWR_PUCRA_PU0_Pos         (0U)
+#define PWR_PUCRA_PU0_Msk         (0x1UL << PWR_PUCRA_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRA_PU0             PWR_PUCRA_PU0_Msk                            /*!< Pin PA0 Pull-Up set */
+#define PWR_PUCRA_PU1_Pos         (1U)
+#define PWR_PUCRA_PU1_Msk         (0x1UL << PWR_PUCRA_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRA_PU1             PWR_PUCRA_PU1_Msk                            /*!< Pin PA1 Pull-Up set */
+#define PWR_PUCRA_PU2_Pos         (2U)
+#define PWR_PUCRA_PU2_Msk         (0x1UL << PWR_PUCRA_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRA_PU2             PWR_PUCRA_PU2_Msk                            /*!< Pin PA2 Pull-Up set */
+#define PWR_PUCRA_PU3_Pos         (3U)
+#define PWR_PUCRA_PU3_Msk         (0x1UL << PWR_PUCRA_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRA_PU3             PWR_PUCRA_PU3_Msk                            /*!< Pin PA3 Pull-Up set */
+#define PWR_PUCRA_PU4_Pos         (4U)
+#define PWR_PUCRA_PU4_Msk         (0x1UL << PWR_PUCRA_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRA_PU4             PWR_PUCRA_PU4_Msk                            /*!< Pin PA4 Pull-Up set */
+#define PWR_PUCRA_PU5_Pos         (5U)
+#define PWR_PUCRA_PU5_Msk         (0x1UL << PWR_PUCRA_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRA_PU5             PWR_PUCRA_PU5_Msk                            /*!< Pin PA5 Pull-Up set */
+#define PWR_PUCRA_PU6_Pos         (6U)
+#define PWR_PUCRA_PU6_Msk         (0x1UL << PWR_PUCRA_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRA_PU6             PWR_PUCRA_PU6_Msk                            /*!< Pin PA6 Pull-Up set */
+#define PWR_PUCRA_PU7_Pos         (7U)
+#define PWR_PUCRA_PU7_Msk         (0x1UL << PWR_PUCRA_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRA_PU7             PWR_PUCRA_PU7_Msk                            /*!< Pin PA7 Pull-Up set */
+#define PWR_PUCRA_PU8_Pos         (8U)
+#define PWR_PUCRA_PU8_Msk         (0x1UL << PWR_PUCRA_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRA_PU8             PWR_PUCRA_PU8_Msk                            /*!< Pin PA8 Pull-Up set */
+#define PWR_PUCRA_PU9_Pos         (9U)
+#define PWR_PUCRA_PU9_Msk         (0x1UL << PWR_PUCRA_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRA_PU9             PWR_PUCRA_PU9_Msk                            /*!< Pin PA9 Pull-Up set */
+#define PWR_PUCRA_PU10_Pos        (10U)
+#define PWR_PUCRA_PU10_Msk        (0x1UL << PWR_PUCRA_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRA_PU10            PWR_PUCRA_PU10_Msk                           /*!< Pin PA10 Pull-Up set */
+#define PWR_PUCRA_PU11_Pos        (11U)
+#define PWR_PUCRA_PU11_Msk        (0x1UL << PWR_PUCRA_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRA_PU11            PWR_PUCRA_PU11_Msk                           /*!< Pin PA11 Pull-Up set */
+#define PWR_PUCRA_PU12_Pos        (12U)
+#define PWR_PUCRA_PU12_Msk        (0x1UL << PWR_PUCRA_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRA_PU12            PWR_PUCRA_PU12_Msk                           /*!< Pin PA12 Pull-Up set */
+#define PWR_PUCRA_PU13_Pos        (13U)
+#define PWR_PUCRA_PU13_Msk        (0x1UL << PWR_PUCRA_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRA_PU13            PWR_PUCRA_PU13_Msk                           /*!< Pin PA13 Pull-Up set */
+#define PWR_PUCRA_PU14_Pos        (14U)
+#define PWR_PUCRA_PU14_Msk        (0x1UL << PWR_PUCRA_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRA_PU14            PWR_PUCRA_PU14_Msk                           /*!< Pin PA14 Pull-Up set */
+#define PWR_PUCRA_PU15_Pos        (15U)
+#define PWR_PUCRA_PU15_Msk        (0x1UL << PWR_PUCRA_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRA_PU15            PWR_PUCRA_PU15_Msk                           /*!< Pin PA15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRA register  *****************/
+#define PWR_PDCRA_PD0_Pos         (0U)
+#define PWR_PDCRA_PD0_Msk         (0x1UL << PWR_PDCRA_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRA_PD0             PWR_PDCRA_PD0_Msk                            /*!< Pin PA0 Pull-Down set */
+#define PWR_PDCRA_PD1_Pos         (1U)
+#define PWR_PDCRA_PD1_Msk         (0x1UL << PWR_PDCRA_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRA_PD1             PWR_PDCRA_PD1_Msk                            /*!< Pin PA1 Pull-Down set */
+#define PWR_PDCRA_PD2_Pos         (2U)
+#define PWR_PDCRA_PD2_Msk         (0x1UL << PWR_PDCRA_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRA_PD2             PWR_PDCRA_PD2_Msk                            /*!< Pin PA2 Pull-Down set */
+#define PWR_PDCRA_PD3_Pos         (3U)
+#define PWR_PDCRA_PD3_Msk         (0x1UL << PWR_PDCRA_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRA_PD3             PWR_PDCRA_PD3_Msk                            /*!< Pin PA3 Pull-Down set */
+#define PWR_PDCRA_PD4_Pos         (4U)
+#define PWR_PDCRA_PD4_Msk         (0x1UL << PWR_PDCRA_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRA_PD4             PWR_PDCRA_PD4_Msk                            /*!< Pin PA4 Pull-Down set */
+#define PWR_PDCRA_PD5_Pos         (5U)
+#define PWR_PDCRA_PD5_Msk         (0x1UL << PWR_PDCRA_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRA_PD5             PWR_PDCRA_PD5_Msk                            /*!< Pin PA5 Pull-Down set */
+#define PWR_PDCRA_PD6_Pos         (6U)
+#define PWR_PDCRA_PD6_Msk         (0x1UL << PWR_PDCRA_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRA_PD6             PWR_PDCRA_PD6_Msk                            /*!< Pin PA6 Pull-Down set */
+#define PWR_PDCRA_PD7_Pos         (7U)
+#define PWR_PDCRA_PD7_Msk         (0x1UL << PWR_PDCRA_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRA_PD7             PWR_PDCRA_PD7_Msk                            /*!< Pin PA7 Pull-Down set */
+#define PWR_PDCRA_PD8_Pos         (8U)
+#define PWR_PDCRA_PD8_Msk         (0x1UL << PWR_PDCRA_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRA_PD8             PWR_PDCRA_PD8_Msk                            /*!< Pin PA8 Pull-Down set */
+#define PWR_PDCRA_PD9_Pos         (9U)
+#define PWR_PDCRA_PD9_Msk         (0x1UL << PWR_PDCRA_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRA_PD9             PWR_PDCRA_PD9_Msk                            /*!< Pin PA9 Pull-Down set */
+#define PWR_PDCRA_PD10_Pos        (10U)
+#define PWR_PDCRA_PD10_Msk        (0x1UL << PWR_PDCRA_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRA_PD10            PWR_PDCRA_PD10_Msk                           /*!< Pin PA10 Pull-Down set */
+#define PWR_PDCRA_PD11_Pos        (11U)
+#define PWR_PDCRA_PD11_Msk        (0x1UL << PWR_PDCRA_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRA_PD11            PWR_PDCRA_PD11_Msk                           /*!< Pin PA11 Pull-Down set */
+#define PWR_PDCRA_PD12_Pos        (12U)
+#define PWR_PDCRA_PD12_Msk        (0x1UL << PWR_PDCRA_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRA_PD12            PWR_PDCRA_PD12_Msk                           /*!< Pin PA12 Pull-Down set */
+#define PWR_PDCRA_PD13_Pos        (13U)
+#define PWR_PDCRA_PD13_Msk        (0x1UL << PWR_PDCRA_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRA_PD13            PWR_PDCRA_PD13_Msk                           /*!< Pin PA13 Pull-Down set */
+#define PWR_PDCRA_PD14_Pos        (14U)
+#define PWR_PDCRA_PD14_Msk        (0x1UL << PWR_PDCRA_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRA_PD14            PWR_PDCRA_PD14_Msk                           /*!< Pin PA14 Pull-Down set */
+#define PWR_PDCRA_PD15_Pos        (15U)
+#define PWR_PDCRA_PD15_Msk        (0x1UL << PWR_PDCRA_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRA_PD15            PWR_PDCRA_PD15_Msk                           /*!< Pin PA15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRB register  *****************/
+#define PWR_PUCRB_PU0_Pos         (0U)
+#define PWR_PUCRB_PU0_Msk         (0x1UL << PWR_PUCRB_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRB_PU0             PWR_PUCRB_PU0_Msk                            /*!< Pin PB0 Pull-Up set */
+#define PWR_PUCRB_PU1_Pos         (1U)
+#define PWR_PUCRB_PU1_Msk         (0x1UL << PWR_PUCRB_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRB_PU1             PWR_PUCRB_PU1_Msk                            /*!< Pin PB1 Pull-Up set */
+#define PWR_PUCRB_PU2_Pos         (2U)
+#define PWR_PUCRB_PU2_Msk         (0x1UL << PWR_PUCRB_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRB_PU2             PWR_PUCRB_PU2_Msk                            /*!< Pin PB2 Pull-Up set */
+#define PWR_PUCRB_PU3_Pos         (3U)
+#define PWR_PUCRB_PU3_Msk         (0x1UL << PWR_PUCRB_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRB_PU3             PWR_PUCRB_PU3_Msk                            /*!< Pin PB3 Pull-Up set */
+#define PWR_PUCRB_PU4_Pos         (4U)
+#define PWR_PUCRB_PU4_Msk         (0x1UL << PWR_PUCRB_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRB_PU4             PWR_PUCRB_PU4_Msk                            /*!< Pin PB4 Pull-Up set */
+#define PWR_PUCRB_PU5_Pos         (5U)
+#define PWR_PUCRB_PU5_Msk         (0x1UL << PWR_PUCRB_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRB_PU5             PWR_PUCRB_PU5_Msk                            /*!< Pin PB5 Pull-Up set */
+#define PWR_PUCRB_PU6_Pos         (6U)
+#define PWR_PUCRB_PU6_Msk         (0x1UL << PWR_PUCRB_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRB_PU6             PWR_PUCRB_PU6_Msk                            /*!< Pin PB6 Pull-Up set */
+#define PWR_PUCRB_PU7_Pos         (7U)
+#define PWR_PUCRB_PU7_Msk         (0x1UL << PWR_PUCRB_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRB_PU7             PWR_PUCRB_PU7_Msk                            /*!< Pin PB7 Pull-Up set */
+#define PWR_PUCRB_PU8_Pos         (8U)
+#define PWR_PUCRB_PU8_Msk         (0x1UL << PWR_PUCRB_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRB_PU8             PWR_PUCRB_PU8_Msk                            /*!< Pin PB8 Pull-Up set */
+#define PWR_PUCRB_PU9_Pos         (9U)
+#define PWR_PUCRB_PU9_Msk         (0x1UL << PWR_PUCRB_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRB_PU9             PWR_PUCRB_PU9_Msk                            /*!< Pin PB9 Pull-Up set */
+#define PWR_PUCRB_PU10_Pos        (10U)
+#define PWR_PUCRB_PU10_Msk        (0x1UL << PWR_PUCRB_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRB_PU10            PWR_PUCRB_PU10_Msk                           /*!< Pin PB10 Pull-Up set */
+#define PWR_PUCRB_PU11_Pos        (11U)
+#define PWR_PUCRB_PU11_Msk        (0x1UL << PWR_PUCRB_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRB_PU11            PWR_PUCRB_PU11_Msk                           /*!< Pin PB11 Pull-Up set */
+#define PWR_PUCRB_PU12_Pos        (12U)
+#define PWR_PUCRB_PU12_Msk        (0x1UL << PWR_PUCRB_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRB_PU12            PWR_PUCRB_PU12_Msk                           /*!< Pin PB12 Pull-Up set */
+#define PWR_PUCRB_PU13_Pos        (13U)
+#define PWR_PUCRB_PU13_Msk        (0x1UL << PWR_PUCRB_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRB_PU13            PWR_PUCRB_PU13_Msk                           /*!< Pin PB13 Pull-Up set */
+#define PWR_PUCRB_PU14_Pos        (14U)
+#define PWR_PUCRB_PU14_Msk        (0x1UL << PWR_PUCRB_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRB_PU14            PWR_PUCRB_PU14_Msk                           /*!< Pin PB14 Pull-Up set */
+#define PWR_PUCRB_PU15_Pos        (15U)
+#define PWR_PUCRB_PU15_Msk        (0x1UL << PWR_PUCRB_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRB_PU15            PWR_PUCRB_PU15_Msk                           /*!< Pin PB15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRB register  *****************/
+#define PWR_PDCRB_PD0_Pos         (0U)
+#define PWR_PDCRB_PD0_Msk         (0x1UL << PWR_PDCRB_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRB_PD0             PWR_PDCRB_PD0_Msk                            /*!< Pin PB0 Pull-Down set */
+#define PWR_PDCRB_PD1_Pos         (1U)
+#define PWR_PDCRB_PD1_Msk         (0x1UL << PWR_PDCRB_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRB_PD1             PWR_PDCRB_PD1_Msk                            /*!< Pin PB1 Pull-Down set */
+#define PWR_PDCRB_PD2_Pos         (2U)
+#define PWR_PDCRB_PD2_Msk         (0x1UL << PWR_PDCRB_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRB_PD2             PWR_PDCRB_PD2_Msk                            /*!< Pin PB2 Pull-Down set */
+#define PWR_PDCRB_PD3_Pos         (3U)
+#define PWR_PDCRB_PD3_Msk         (0x1UL << PWR_PDCRB_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRB_PD3             PWR_PDCRB_PD3_Msk                            /*!< Pin PB3 Pull-Down set */
+#define PWR_PDCRB_PD4_Pos         (4U)
+#define PWR_PDCRB_PD4_Msk         (0x1UL << PWR_PDCRB_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRB_PD4             PWR_PDCRB_PD4_Msk                            /*!< Pin PB4 Pull-Down set */
+#define PWR_PDCRB_PD5_Pos         (5U)
+#define PWR_PDCRB_PD5_Msk         (0x1UL << PWR_PDCRB_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRB_PD5             PWR_PDCRB_PD5_Msk                            /*!< Pin PB5 Pull-Down set */
+#define PWR_PDCRB_PD6_Pos         (6U)
+#define PWR_PDCRB_PD6_Msk         (0x1UL << PWR_PDCRB_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRB_PD6             PWR_PDCRB_PD6_Msk                            /*!< Pin PB6 Pull-Down set */
+#define PWR_PDCRB_PD7_Pos         (7U)
+#define PWR_PDCRB_PD7_Msk         (0x1UL << PWR_PDCRB_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRB_PD7             PWR_PDCRB_PD7_Msk                            /*!< Pin PB7 Pull-Down set */
+#define PWR_PDCRB_PD8_Pos         (8U)
+#define PWR_PDCRB_PD8_Msk         (0x1UL << PWR_PDCRB_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRB_PD8             PWR_PDCRB_PD8_Msk                            /*!< Pin PB8 Pull-Down set */
+#define PWR_PDCRB_PD9_Pos         (9U)
+#define PWR_PDCRB_PD9_Msk         (0x1UL << PWR_PDCRB_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRB_PD9             PWR_PDCRB_PD9_Msk                            /*!< Pin PB9 Pull-Down set */
+#define PWR_PDCRB_PD10_Pos        (10U)
+#define PWR_PDCRB_PD10_Msk        (0x1UL << PWR_PDCRB_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRB_PD10            PWR_PDCRB_PD10_Msk                           /*!< Pin PB10 Pull-Down set */
+#define PWR_PDCRB_PD11_Pos        (11U)
+#define PWR_PDCRB_PD11_Msk        (0x1UL << PWR_PDCRB_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRB_PD11            PWR_PDCRB_PD11_Msk                           /*!< Pin PB11 Pull-Down set */
+#define PWR_PDCRB_PD12_Pos        (12U)
+#define PWR_PDCRB_PD12_Msk        (0x1UL << PWR_PDCRB_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRB_PD12            PWR_PDCRB_PD12_Msk                           /*!< Pin PB12 Pull-Down set */
+#define PWR_PDCRB_PD13_Pos        (13U)
+#define PWR_PDCRB_PD13_Msk        (0x1UL << PWR_PDCRB_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRB_PD13            PWR_PDCRB_PD13_Msk                           /*!< Pin PB13 Pull-Down set */
+#define PWR_PDCRB_PD14_Pos        (14U)
+#define PWR_PDCRB_PD14_Msk        (0x1UL << PWR_PDCRB_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRB_PD14            PWR_PDCRB_PD14_Msk                           /*!< Pin PB14 Pull-Down set */
+#define PWR_PDCRB_PD15_Pos        (15U)
+#define PWR_PDCRB_PD15_Msk        (0x1UL << PWR_PDCRB_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRB_PD15            PWR_PDCRB_PD15_Msk                           /*!< Pin PB15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRC register  *****************/
+#define PWR_PUCRC_PU6_Pos         (6U)
+#define PWR_PUCRC_PU6_Msk         (0x1UL << PWR_PUCRC_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRC_PU6             PWR_PUCRC_PU6_Msk                            /*!< Pin PC6 Pull-Up set */
+#define PWR_PUCRC_PU7_Pos         (7U)
+#define PWR_PUCRC_PU7_Msk         (0x1UL << PWR_PUCRC_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRC_PU7             PWR_PUCRC_PU7_Msk                            /*!< Pin PC7 Pull-Up set */
+#define PWR_PUCRC_PU13_Pos        (13U)
+#define PWR_PUCRC_PU13_Msk        (0x1UL << PWR_PUCRC_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRC_PU13            PWR_PUCRC_PU13_Msk                           /*!< Pin PC13 Pull-Up set */
+#define PWR_PUCRC_PU14_Pos        (14U)
+#define PWR_PUCRC_PU14_Msk        (0x1UL << PWR_PUCRC_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRC_PU14            PWR_PUCRC_PU14_Msk                           /*!< Pin PC14 Pull-Up set */
+#define PWR_PUCRC_PU15_Pos        (15U)
+#define PWR_PUCRC_PU15_Msk        (0x1UL << PWR_PUCRC_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRC_PU15            PWR_PUCRC_PU15_Msk                           /*!< Pin PC15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRC register  *****************/
+#define PWR_PDCRC_PD6_Pos         (6U)
+#define PWR_PDCRC_PD6_Msk         (0x1UL << PWR_PDCRC_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRC_PD6             PWR_PDCRC_PD6_Msk                            /*!< Pin PC6 Pull-Down set */
+#define PWR_PDCRC_PD7_Pos         (7U)
+#define PWR_PDCRC_PD7_Msk         (0x1UL << PWR_PDCRC_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRC_PD7             PWR_PDCRC_PD7_Msk                            /*!< Pin PC7 Pull-Down set */
+#define PWR_PDCRC_PD13_Pos        (13U)
+#define PWR_PDCRC_PD13_Msk        (0x1UL << PWR_PDCRC_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRC_PD13            PWR_PDCRC_PD13_Msk                           /*!< Pin PC13 Pull-Down set */
+#define PWR_PDCRC_PD14_Pos        (14U)
+#define PWR_PDCRC_PD14_Msk        (0x1UL << PWR_PDCRC_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRC_PD14            PWR_PDCRC_PD14_Msk                           /*!< Pin PC14 Pull-Down set */
+#define PWR_PDCRC_PD15_Pos        (15U)
+#define PWR_PDCRC_PD15_Msk        (0x1UL << PWR_PDCRC_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRC_PD15            PWR_PDCRC_PD15_Msk                           /*!< Pin PC15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRD register  *****************/
+#define PWR_PUCRD_PU0_Pos         (0U)
+#define PWR_PUCRD_PU0_Msk         (0x1UL << PWR_PUCRD_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRD_PU0             PWR_PUCRD_PU0_Msk                            /*!< Pin PD0 Pull-Up set */
+#define PWR_PUCRD_PU1_Pos         (1U)
+#define PWR_PUCRD_PU1_Msk         (0x1UL << PWR_PUCRD_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRD_PU1             PWR_PUCRD_PU1_Msk                            /*!< Pin PD1 Pull-Up set */
+#define PWR_PUCRD_PU2_Pos         (2U)
+#define PWR_PUCRD_PU2_Msk         (0x1UL << PWR_PUCRD_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRD_PU2             PWR_PUCRD_PU2_Msk                            /*!< Pin PD2 Pull-Up set */
+#define PWR_PUCRD_PU3_Pos         (3U)
+#define PWR_PUCRD_PU3_Msk         (0x1UL << PWR_PUCRD_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRD_PU3             PWR_PUCRD_PU3_Msk                            /*!< Pin PD3 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRD register  *****************/
+#define PWR_PDCRD_PD0_Pos         (0U)
+#define PWR_PDCRD_PD0_Msk         (0x1UL << PWR_PDCRD_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRD_PD0             PWR_PDCRD_PD0_Msk                            /*!< Pin PD0 Pull-Down set */
+#define PWR_PDCRD_PD1_Pos         (1U)
+#define PWR_PDCRD_PD1_Msk         (0x1UL << PWR_PDCRD_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRD_PD1             PWR_PDCRD_PD1_Msk                            /*!< Pin PD1 Pull-Down set */
+#define PWR_PDCRD_PD2_Pos         (2U)
+#define PWR_PDCRD_PD2_Msk         (0x1UL << PWR_PDCRD_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRD_PD2             PWR_PDCRD_PD2_Msk                            /*!< Pin PD2 Pull-Down set */
+#define PWR_PDCRD_PD3_Pos         (3U)
+#define PWR_PDCRD_PD3_Msk         (0x1UL << PWR_PDCRD_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRD_PD3             PWR_PDCRD_PD3_Msk                            /*!< Pin PD3 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRF register  *****************/
+#define PWR_PUCRF_PU0_Pos         (0U)
+#define PWR_PUCRF_PU0_Msk         (0x1UL << PWR_PUCRF_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRF_PU0             PWR_PUCRF_PU0_Msk                            /*!< Pin PF0 Pull-Up set */
+#define PWR_PUCRF_PU1_Pos         (1U)
+#define PWR_PUCRF_PU1_Msk         (0x1UL << PWR_PUCRF_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRF_PU1             PWR_PUCRF_PU1_Msk                            /*!< Pin PF1 Pull-Up set */
+#define PWR_PUCRF_PU2_Pos         (2U)
+#define PWR_PUCRF_PU2_Msk         (0x1UL << PWR_PUCRF_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRF_PU2             PWR_PUCRF_PU2_Msk                            /*!< Pin PF2 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRF register  *****************/
+#define PWR_PDCRF_PD0_Pos         (0U)
+#define PWR_PDCRF_PD0_Msk         (0x1UL << PWR_PDCRF_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRF_PD0             PWR_PDCRF_PD0_Msk                            /*!< Pin PF0 Pull-Down set */
+#define PWR_PDCRF_PD1_Pos         (1U)
+#define PWR_PDCRF_PD1_Msk         (0x1UL << PWR_PDCRF_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRF_PD1             PWR_PDCRF_PD1_Msk                            /*!< Pin PF1 Pull-Down set */
+#define PWR_PDCRF_PD2_Pos         (2U)
+#define PWR_PDCRF_PD2_Msk         (0x1UL << PWR_PDCRF_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRF_PD2             PWR_PDCRF_PD2_Msk                            /*!< Pin PF2 Pull-Down set */
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Reset and Clock Control                          */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions  (not present on all devices in the STM32G0 series)
+*/
+
+/********************  Bit definition for RCC_CR register  *****************/
+#define RCC_CR_HSION_Pos                 (8U)
+#define RCC_CR_HSION_Msk                 (0x1UL << RCC_CR_HSION_Pos)           /*!< 0x00000100 */
+#define RCC_CR_HSION                     RCC_CR_HSION_Msk                      /*!< Internal High Speed clock enable */
+#define RCC_CR_HSIKERON_Pos              (9U)
+#define RCC_CR_HSIKERON_Msk              (0x1UL << RCC_CR_HSIKERON_Pos)        /*!< 0x00000200 */
+#define RCC_CR_HSIKERON                  RCC_CR_HSIKERON_Msk                   /*!< Internal High Speed clock enable for some IPs Kernel */
+#define RCC_CR_HSIRDY_Pos                (10U)
+#define RCC_CR_HSIRDY_Msk                (0x1UL << RCC_CR_HSIRDY_Pos)          /*!< 0x00000400 */
+#define RCC_CR_HSIRDY                    RCC_CR_HSIRDY_Msk                     /*!< Internal High Speed clock ready flag */
+#define RCC_CR_HSIDIV_Pos                (11U)
+#define RCC_CR_HSIDIV_Msk                (0x7UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00003800 */
+#define RCC_CR_HSIDIV                    RCC_CR_HSIDIV_Msk                     /*!< HSIDIV[13:11] Internal High Speed clock division factor */
+#define RCC_CR_HSIDIV_0                  (0x1UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00000800 */
+#define RCC_CR_HSIDIV_1                  (0x2UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00001000 */
+#define RCC_CR_HSIDIV_2                  (0x4UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00002000 */
+#define RCC_CR_HSEON_Pos                 (16U)
+#define RCC_CR_HSEON_Msk                 (0x1UL << RCC_CR_HSEON_Pos)           /*!< 0x00010000 */
+#define RCC_CR_HSEON                     RCC_CR_HSEON_Msk                      /*!< External High Speed clock enable */
+#define RCC_CR_HSERDY_Pos                (17U)
+#define RCC_CR_HSERDY_Msk                (0x1UL << RCC_CR_HSERDY_Pos)          /*!< 0x00020000 */
+#define RCC_CR_HSERDY                    RCC_CR_HSERDY_Msk                     /*!< External High Speed clock ready */
+#define RCC_CR_HSEBYP_Pos                (18U)
+#define RCC_CR_HSEBYP_Msk                (0x1UL << RCC_CR_HSEBYP_Pos)          /*!< 0x00040000 */
+#define RCC_CR_HSEBYP                    RCC_CR_HSEBYP_Msk                     /*!< External High Speed clock Bypass */
+#define RCC_CR_CSSON_Pos                 (19U)
+#define RCC_CR_CSSON_Msk                 (0x1UL << RCC_CR_CSSON_Pos)           /*!< 0x00080000 */
+#define RCC_CR_CSSON                     RCC_CR_CSSON_Msk                      /*!< HSE Clock Security System enable */
+
+#define RCC_CR_PLLON_Pos                 (24U)
+#define RCC_CR_PLLON_Msk                 (0x1UL << RCC_CR_PLLON_Pos)           /*!< 0x01000000 */
+#define RCC_CR_PLLON                     RCC_CR_PLLON_Msk                      /*!< System PLL clock enable */
+#define RCC_CR_PLLRDY_Pos                (25U)
+#define RCC_CR_PLLRDY_Msk                (0x1UL << RCC_CR_PLLRDY_Pos)          /*!< 0x02000000 */
+#define RCC_CR_PLLRDY                    RCC_CR_PLLRDY_Msk                     /*!< System PLL clock ready */
+
+/********************  Bit definition for RCC_ICSCR register  ***************/
+/*!< HSICAL configuration */
+#define RCC_ICSCR_HSICAL_Pos             (0U)
+#define RCC_ICSCR_HSICAL_Msk             (0xFFUL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x000000FF */
+#define RCC_ICSCR_HSICAL                 RCC_ICSCR_HSICAL_Msk                  /*!< HSICAL[7:0] bits */
+#define RCC_ICSCR_HSICAL_0               (0x01UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000001 */
+#define RCC_ICSCR_HSICAL_1               (0x02UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000002 */
+#define RCC_ICSCR_HSICAL_2               (0x04UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000004 */
+#define RCC_ICSCR_HSICAL_3               (0x08UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000008 */
+#define RCC_ICSCR_HSICAL_4               (0x10UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000010 */
+#define RCC_ICSCR_HSICAL_5               (0x20UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000020 */
+#define RCC_ICSCR_HSICAL_6               (0x40UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000040 */
+#define RCC_ICSCR_HSICAL_7               (0x80UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000080 */
+
+/*!< HSITRIM configuration */
+#define RCC_ICSCR_HSITRIM_Pos            (8U)
+#define RCC_ICSCR_HSITRIM_Msk            (0x7FUL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00007F00 */
+#define RCC_ICSCR_HSITRIM                RCC_ICSCR_HSITRIM_Msk                 /*!< HSITRIM[14:8] bits */
+#define RCC_ICSCR_HSITRIM_0              (0x01UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000100 */
+#define RCC_ICSCR_HSITRIM_1              (0x02UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000200 */
+#define RCC_ICSCR_HSITRIM_2              (0x04UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000400 */
+#define RCC_ICSCR_HSITRIM_3              (0x08UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000800 */
+#define RCC_ICSCR_HSITRIM_4              (0x10UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00001000 */
+#define RCC_ICSCR_HSITRIM_5              (0x20UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00002000 */
+#define RCC_ICSCR_HSITRIM_6              (0x40UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00004000 */
+
+/********************  Bit definition for RCC_CFGR register  ***************/
+/*!< SW configuration */
+#define RCC_CFGR_SW_Pos                (0U)
+#define RCC_CFGR_SW_Msk                (0x7UL << RCC_CFGR_SW_Pos)              /*!< 0x00000007 */
+#define RCC_CFGR_SW                    RCC_CFGR_SW_Msk                         /*!< SW[2:0] bits (System clock Switch) */
+#define RCC_CFGR_SW_0                  (0x1UL << RCC_CFGR_SW_Pos)              /*!< 0x00000001 */
+#define RCC_CFGR_SW_1                  (0x2UL << RCC_CFGR_SW_Pos)              /*!< 0x00000002 */
+#define RCC_CFGR_SW_2                  (0x4UL << RCC_CFGR_SW_Pos)              /*!< 0x00000004 */
+
+/*!< SWS configuration */
+#define RCC_CFGR_SWS_Pos               (3U)
+#define RCC_CFGR_SWS_Msk               (0x7UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000038 */
+#define RCC_CFGR_SWS                   RCC_CFGR_SWS_Msk                        /*!< SWS[2:0] bits (System Clock Switch Status) */
+#define RCC_CFGR_SWS_0                 (0x1UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000008 */
+#define RCC_CFGR_SWS_1                 (0x2UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000010 */
+#define RCC_CFGR_SWS_2                 (0x4UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000020 */
+
+/*!< HPRE configuration */
+#define RCC_CFGR_HPRE_Pos              (8U)
+#define RCC_CFGR_HPRE_Msk              (0xFUL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000F00 */
+#define RCC_CFGR_HPRE                  RCC_CFGR_HPRE_Msk                       /*!< HPRE[3:0] bits (AHB prescaler) */
+#define RCC_CFGR_HPRE_0                (0x1UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000100 */
+#define RCC_CFGR_HPRE_1                (0x2UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000200 */
+#define RCC_CFGR_HPRE_2                (0x4UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000400 */
+#define RCC_CFGR_HPRE_3                (0x8UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000800 */
+
+/*!< PPRE configuration */
+#define RCC_CFGR_PPRE_Pos              (12U)
+#define RCC_CFGR_PPRE_Msk              (0x7UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00007000 */
+#define RCC_CFGR_PPRE                  RCC_CFGR_PPRE_Msk                       /*!< PRE1[2:0] bits (APB prescaler) */
+#define RCC_CFGR_PPRE_0                (0x1UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00001000 */
+#define RCC_CFGR_PPRE_1                (0x2UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00002000 */
+#define RCC_CFGR_PPRE_2                (0x4UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00004000 */
+
+
+/*!< MCOSEL configuration */
+#define RCC_CFGR_MCOSEL_Pos            (24U)
+#define RCC_CFGR_MCOSEL_Msk            (0x7UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x07000000 */
+#define RCC_CFGR_MCOSEL                RCC_CFGR_MCOSEL_Msk                     /*!< MCOSEL [2:0] bits (Clock output selection) */
+#define RCC_CFGR_MCOSEL_0              (0x1UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x01000000 */
+#define RCC_CFGR_MCOSEL_1              (0x2UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x02000000 */
+#define RCC_CFGR_MCOSEL_2              (0x4UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x04000000 */
+
+/*!< MCO Prescaler configuration */
+#define RCC_CFGR_MCOPRE_Pos            (28U)
+#define RCC_CFGR_MCOPRE_Msk            (0x7UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x70000000 */
+#define RCC_CFGR_MCOPRE                RCC_CFGR_MCOPRE_Msk                     /*!< MCO prescaler [2:0] */
+#define RCC_CFGR_MCOPRE_0              (0x1UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x10000000 */
+#define RCC_CFGR_MCOPRE_1              (0x2UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x20000000 */
+#define RCC_CFGR_MCOPRE_2              (0x4UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x40000000 */
+
+/********************  Bit definition for RCC_PLLCFGR register  ***************/
+#define RCC_PLLCFGR_PLLSRC_Pos           (0U)
+#define RCC_PLLCFGR_PLLSRC_Msk           (0x3UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC               RCC_PLLCFGR_PLLSRC_Msk
+#define RCC_PLLCFGR_PLLSRC_0             (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000001 */
+#define RCC_PLLCFGR_PLLSRC_1             (0x2UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000002 */
+
+#define RCC_PLLCFGR_PLLSRC_NONE          (0x00000000UL)                        /*!< No clock sent to PLL      */
+#define RCC_PLLCFGR_PLLSRC_HSI_Pos       (1U)
+#define RCC_PLLCFGR_PLLSRC_HSI_Msk       (0x1UL << RCC_PLLCFGR_PLLSRC_HSI_Pos) /*!< 0x00000002 */
+#define RCC_PLLCFGR_PLLSRC_HSI           RCC_PLLCFGR_PLLSRC_HSI_Msk            /*!< HSI source clock selected */
+#define RCC_PLLCFGR_PLLSRC_HSE_Pos       (0U)
+#define RCC_PLLCFGR_PLLSRC_HSE_Msk       (0x3UL << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC_HSE           RCC_PLLCFGR_PLLSRC_HSE_Msk            /*!< HSE source clock selected */
+
+#define RCC_PLLCFGR_PLLM_Pos             (4U)
+#define RCC_PLLCFGR_PLLM_Msk             (0x7UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000070 */
+#define RCC_PLLCFGR_PLLM                 RCC_PLLCFGR_PLLM_Msk
+#define RCC_PLLCFGR_PLLM_0               (0x1UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000010 */
+#define RCC_PLLCFGR_PLLM_1               (0x2UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000020 */
+#define RCC_PLLCFGR_PLLM_2               (0x4UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000040 */
+
+#define RCC_PLLCFGR_PLLN_Pos             (8U)
+#define RCC_PLLCFGR_PLLN_Msk             (0x7FUL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00007F00 */
+#define RCC_PLLCFGR_PLLN                 RCC_PLLCFGR_PLLN_Msk
+#define RCC_PLLCFGR_PLLN_0               (0x01UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000100 */
+#define RCC_PLLCFGR_PLLN_1               (0x02UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000200 */
+#define RCC_PLLCFGR_PLLN_2               (0x04UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000400 */
+#define RCC_PLLCFGR_PLLN_3               (0x08UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000800 */
+#define RCC_PLLCFGR_PLLN_4               (0x10UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00001000 */
+#define RCC_PLLCFGR_PLLN_5               (0x20UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00002000 */
+#define RCC_PLLCFGR_PLLN_6               (0x40UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00004000 */
+
+#define RCC_PLLCFGR_PLLPEN_Pos           (16U)
+#define RCC_PLLCFGR_PLLPEN_Msk           (0x1UL << RCC_PLLCFGR_PLLPEN_Pos)     /*!< 0x00010000 */
+#define RCC_PLLCFGR_PLLPEN               RCC_PLLCFGR_PLLPEN_Msk
+
+#define RCC_PLLCFGR_PLLP_Pos              (17U)
+#define RCC_PLLCFGR_PLLP_Msk              (0x1FUL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x003E0000 */
+#define RCC_PLLCFGR_PLLP                  RCC_PLLCFGR_PLLP_Msk
+#define RCC_PLLCFGR_PLLP_0                (0x01UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00020000 */
+#define RCC_PLLCFGR_PLLP_1                (0x02UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00040000 */
+#define RCC_PLLCFGR_PLLP_2                (0x04UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00080000 */
+#define RCC_PLLCFGR_PLLP_3                (0x08UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00100000 */
+#define RCC_PLLCFGR_PLLP_4                (0x10UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00200000 */
+
+
+#define RCC_PLLCFGR_PLLREN_Pos           (28U)
+#define RCC_PLLCFGR_PLLREN_Msk           (0x1UL << RCC_PLLCFGR_PLLREN_Pos)     /*!< 0x10000000 */
+#define RCC_PLLCFGR_PLLREN               RCC_PLLCFGR_PLLREN_Msk
+
+#define RCC_PLLCFGR_PLLR_Pos             (29U)
+#define RCC_PLLCFGR_PLLR_Msk             (0x7UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0xE0000000 */
+#define RCC_PLLCFGR_PLLR                 RCC_PLLCFGR_PLLR_Msk
+#define RCC_PLLCFGR_PLLR_0               (0x1UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x20000000 */
+#define RCC_PLLCFGR_PLLR_1               (0x2UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x40000000 */
+#define RCC_PLLCFGR_PLLR_2               (0x4UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_CIER register  ******************/
+#define RCC_CIER_LSIRDYIE_Pos            (0U)
+#define RCC_CIER_LSIRDYIE_Msk            (0x1UL << RCC_CIER_LSIRDYIE_Pos)      /*!< 0x00000001 */
+#define RCC_CIER_LSIRDYIE                RCC_CIER_LSIRDYIE_Msk
+#define RCC_CIER_LSERDYIE_Pos            (1U)
+#define RCC_CIER_LSERDYIE_Msk            (0x1UL << RCC_CIER_LSERDYIE_Pos)      /*!< 0x00000002 */
+#define RCC_CIER_LSERDYIE                RCC_CIER_LSERDYIE_Msk
+#define RCC_CIER_HSIRDYIE_Pos            (3U)
+#define RCC_CIER_HSIRDYIE_Msk            (0x1UL << RCC_CIER_HSIRDYIE_Pos)      /*!< 0x00000008 */
+#define RCC_CIER_HSIRDYIE                RCC_CIER_HSIRDYIE_Msk
+#define RCC_CIER_HSERDYIE_Pos            (4U)
+#define RCC_CIER_HSERDYIE_Msk            (0x1UL << RCC_CIER_HSERDYIE_Pos)      /*!< 0x00000010 */
+#define RCC_CIER_HSERDYIE                RCC_CIER_HSERDYIE_Msk
+#define RCC_CIER_PLLRDYIE_Pos            (5U)
+#define RCC_CIER_PLLRDYIE_Msk            (0x1UL << RCC_CIER_PLLRDYIE_Pos)      /*!< 0x00000020 */
+#define RCC_CIER_PLLRDYIE                RCC_CIER_PLLRDYIE_Msk
+
+/********************  Bit definition for RCC_CIFR register  ******************/
+#define RCC_CIFR_LSIRDYF_Pos             (0U)
+#define RCC_CIFR_LSIRDYF_Msk             (0x1UL << RCC_CIFR_LSIRDYF_Pos)       /*!< 0x00000001 */
+#define RCC_CIFR_LSIRDYF                 RCC_CIFR_LSIRDYF_Msk
+#define RCC_CIFR_LSERDYF_Pos             (1U)
+#define RCC_CIFR_LSERDYF_Msk             (0x1UL << RCC_CIFR_LSERDYF_Pos)       /*!< 0x00000002 */
+#define RCC_CIFR_LSERDYF                 RCC_CIFR_LSERDYF_Msk
+#define RCC_CIFR_HSIRDYF_Pos             (3U)
+#define RCC_CIFR_HSIRDYF_Msk             (0x1UL << RCC_CIFR_HSIRDYF_Pos)       /*!< 0x00000008 */
+#define RCC_CIFR_HSIRDYF                 RCC_CIFR_HSIRDYF_Msk
+#define RCC_CIFR_HSERDYF_Pos             (4U)
+#define RCC_CIFR_HSERDYF_Msk             (0x1UL << RCC_CIFR_HSERDYF_Pos)       /*!< 0x00000010 */
+#define RCC_CIFR_HSERDYF                 RCC_CIFR_HSERDYF_Msk
+#define RCC_CIFR_PLLRDYF_Pos             (5U)
+#define RCC_CIFR_PLLRDYF_Msk             (0x1UL << RCC_CIFR_PLLRDYF_Pos)       /*!< 0x00000020 */
+#define RCC_CIFR_PLLRDYF                 RCC_CIFR_PLLRDYF_Msk
+#define RCC_CIFR_CSSF_Pos                (8U)
+#define RCC_CIFR_CSSF_Msk                (0x1UL << RCC_CIFR_CSSF_Pos)          /*!< 0x00000100 */
+#define RCC_CIFR_CSSF                    RCC_CIFR_CSSF_Msk
+#define RCC_CIFR_LSECSSF_Pos             (9U)
+#define RCC_CIFR_LSECSSF_Msk             (0x1UL << RCC_CIFR_LSECSSF_Pos)       /*!< 0x00000200 */
+#define RCC_CIFR_LSECSSF                 RCC_CIFR_LSECSSF_Msk
+
+/********************  Bit definition for RCC_CICR register  ******************/
+#define RCC_CICR_LSIRDYC_Pos             (0U)
+#define RCC_CICR_LSIRDYC_Msk             (0x1UL << RCC_CICR_LSIRDYC_Pos)       /*!< 0x00000001 */
+#define RCC_CICR_LSIRDYC                 RCC_CICR_LSIRDYC_Msk
+#define RCC_CICR_LSERDYC_Pos             (1U)
+#define RCC_CICR_LSERDYC_Msk             (0x1UL << RCC_CICR_LSERDYC_Pos)       /*!< 0x00000002 */
+#define RCC_CICR_LSERDYC                 RCC_CICR_LSERDYC_Msk
+#define RCC_CICR_HSIRDYC_Pos             (3U)
+#define RCC_CICR_HSIRDYC_Msk             (0x1UL << RCC_CICR_HSIRDYC_Pos)       /*!< 0x00000008 */
+#define RCC_CICR_HSIRDYC                 RCC_CICR_HSIRDYC_Msk
+#define RCC_CICR_HSERDYC_Pos             (4U)
+#define RCC_CICR_HSERDYC_Msk             (0x1UL << RCC_CICR_HSERDYC_Pos)       /*!< 0x00000010 */
+#define RCC_CICR_HSERDYC                 RCC_CICR_HSERDYC_Msk
+#define RCC_CICR_PLLRDYC_Pos             (5U)
+#define RCC_CICR_PLLRDYC_Msk             (0x1UL << RCC_CICR_PLLRDYC_Pos)       /*!< 0x00000020 */
+#define RCC_CICR_PLLRDYC                 RCC_CICR_PLLRDYC_Msk
+#define RCC_CICR_CSSC_Pos                (8U)
+#define RCC_CICR_CSSC_Msk                (0x1UL << RCC_CICR_CSSC_Pos)          /*!< 0x00000100 */
+#define RCC_CICR_CSSC                    RCC_CICR_CSSC_Msk
+#define RCC_CICR_LSECSSC_Pos             (9U)
+#define RCC_CICR_LSECSSC_Msk             (0x1UL << RCC_CICR_LSECSSC_Pos)       /*!< 0x00000200 */
+#define RCC_CICR_LSECSSC                 RCC_CICR_LSECSSC_Msk
+
+/********************  Bit definition for RCC_IOPRSTR register  ****************/
+#define RCC_IOPRSTR_GPIOARST_Pos         (0U)
+#define RCC_IOPRSTR_GPIOARST_Msk         (0x1UL << RCC_IOPRSTR_GPIOARST_Pos)   /*!< 0x00000001 */
+#define RCC_IOPRSTR_GPIOARST             RCC_IOPRSTR_GPIOARST_Msk
+#define RCC_IOPRSTR_GPIOBRST_Pos         (1U)
+#define RCC_IOPRSTR_GPIOBRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOBRST_Pos)   /*!< 0x00000002 */
+#define RCC_IOPRSTR_GPIOBRST             RCC_IOPRSTR_GPIOBRST_Msk
+#define RCC_IOPRSTR_GPIOCRST_Pos         (2U)
+#define RCC_IOPRSTR_GPIOCRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOCRST_Pos)   /*!< 0x00000004 */
+#define RCC_IOPRSTR_GPIOCRST             RCC_IOPRSTR_GPIOCRST_Msk
+#define RCC_IOPRSTR_GPIODRST_Pos         (3U)
+#define RCC_IOPRSTR_GPIODRST_Msk         (0x1UL << RCC_IOPRSTR_GPIODRST_Pos)   /*!< 0x00000008 */
+#define RCC_IOPRSTR_GPIODRST             RCC_IOPRSTR_GPIODRST_Msk
+#define RCC_IOPRSTR_GPIOFRST_Pos         (5U)
+#define RCC_IOPRSTR_GPIOFRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOFRST_Pos)   /*!< 0x00000020 */
+#define RCC_IOPRSTR_GPIOFRST             RCC_IOPRSTR_GPIOFRST_Msk
+
+/********************  Bit definition for RCC_AHBRSTR register  ***************/
+#define RCC_AHBRSTR_DMA1RST_Pos          (0U)
+#define RCC_AHBRSTR_DMA1RST_Msk          (0x1UL << RCC_AHBRSTR_DMA1RST_Pos)    /*!< 0x00000001 */
+#define RCC_AHBRSTR_DMA1RST              RCC_AHBRSTR_DMA1RST_Msk
+#define RCC_AHBRSTR_FLASHRST_Pos         (8U)
+#define RCC_AHBRSTR_FLASHRST_Msk         (0x1UL << RCC_AHBRSTR_FLASHRST_Pos)   /*!< 0x00000100 */
+#define RCC_AHBRSTR_FLASHRST             RCC_AHBRSTR_FLASHRST_Msk
+#define RCC_AHBRSTR_CRCRST_Pos           (12U)
+#define RCC_AHBRSTR_CRCRST_Msk           (0x1UL << RCC_AHBRSTR_CRCRST_Pos)     /*!< 0x00001000 */
+#define RCC_AHBRSTR_CRCRST               RCC_AHBRSTR_CRCRST_Msk
+
+/********************  Bit definition for RCC_APBRSTR1 register  **************/
+#define RCC_APBRSTR1_TIM3RST_Pos         (1U)
+#define RCC_APBRSTR1_TIM3RST_Msk         (0x1UL << RCC_APBRSTR1_TIM3RST_Pos)   /*!< 0x00000002 */
+#define RCC_APBRSTR1_TIM3RST             RCC_APBRSTR1_TIM3RST_Msk
+#define RCC_APBRSTR1_TIM6RST_Pos         (4U)
+#define RCC_APBRSTR1_TIM6RST_Msk         (0x1UL << RCC_APBRSTR1_TIM6RST_Pos)   /*!< 0x00000010 */
+#define RCC_APBRSTR1_TIM6RST             RCC_APBRSTR1_TIM6RST_Msk
+#define RCC_APBRSTR1_TIM7RST_Pos         (5U)
+#define RCC_APBRSTR1_TIM7RST_Msk         (0x1UL << RCC_APBRSTR1_TIM7RST_Pos)   /*!< 0x00000020 */
+#define RCC_APBRSTR1_TIM7RST             RCC_APBRSTR1_TIM7RST_Msk
+#define RCC_APBRSTR1_SPI2RST_Pos         (14U)
+#define RCC_APBRSTR1_SPI2RST_Msk         (0x1UL << RCC_APBRSTR1_SPI2RST_Pos)   /*!< 0x00004000 */
+#define RCC_APBRSTR1_SPI2RST             RCC_APBRSTR1_SPI2RST_Msk
+#define RCC_APBRSTR1_USART2RST_Pos       (17U)
+#define RCC_APBRSTR1_USART2RST_Msk       (0x1UL << RCC_APBRSTR1_USART2RST_Pos) /*!< 0x00020000 */
+#define RCC_APBRSTR1_USART2RST           RCC_APBRSTR1_USART2RST_Msk
+#define RCC_APBRSTR1_I2C1RST_Pos         (21U)
+#define RCC_APBRSTR1_I2C1RST_Msk         (0x1UL << RCC_APBRSTR1_I2C1RST_Pos)    /*!< 0x00200000 */
+#define RCC_APBRSTR1_I2C1RST             RCC_APBRSTR1_I2C1RST_Msk
+#define RCC_APBRSTR1_I2C2RST_Pos         (22U)
+#define RCC_APBRSTR1_I2C2RST_Msk         (0x1UL << RCC_APBRSTR1_I2C2RST_Pos)    /*!< 0x00400000 */
+#define RCC_APBRSTR1_I2C2RST             RCC_APBRSTR1_I2C2RST_Msk
+#define RCC_APBRSTR1_DBGRST_Pos          (27U)
+#define RCC_APBRSTR1_DBGRST_Msk          (0x1UL << RCC_APBRSTR1_DBGRST_Pos)     /*!< 0x08000000 */
+#define RCC_APBRSTR1_DBGRST              RCC_APBRSTR1_DBGRST_Msk
+#define RCC_APBRSTR1_PWRRST_Pos          (28U)
+#define RCC_APBRSTR1_PWRRST_Msk          (0x1UL << RCC_APBRSTR1_PWRRST_Pos)     /*!< 0x10000000 */
+#define RCC_APBRSTR1_PWRRST              RCC_APBRSTR1_PWRRST_Msk
+
+/********************  Bit definition for RCC_APBRSTR2 register  **************/
+#define RCC_APBRSTR2_SYSCFGRST_Pos       (0U)
+#define RCC_APBRSTR2_SYSCFGRST_Msk       (0x1UL << RCC_APBRSTR2_SYSCFGRST_Pos)  /*!< 0x00000001 */
+#define RCC_APBRSTR2_SYSCFGRST           RCC_APBRSTR2_SYSCFGRST_Msk
+#define RCC_APBRSTR2_TIM1RST_Pos         (11U)
+#define RCC_APBRSTR2_TIM1RST_Msk         (0x1UL << RCC_APBRSTR2_TIM1RST_Pos)    /*!< 0x00000800 */
+#define RCC_APBRSTR2_TIM1RST             RCC_APBRSTR2_TIM1RST_Msk
+#define RCC_APBRSTR2_SPI1RST_Pos         (12U)
+#define RCC_APBRSTR2_SPI1RST_Msk         (0x1UL << RCC_APBRSTR2_SPI1RST_Pos)    /*!< 0x00001000 */
+#define RCC_APBRSTR2_SPI1RST             RCC_APBRSTR2_SPI1RST_Msk
+#define RCC_APBRSTR2_USART1RST_Pos       (14U)
+#define RCC_APBRSTR2_USART1RST_Msk       (0x1UL << RCC_APBRSTR2_USART1RST_Pos)  /*!< 0x00004000 */
+#define RCC_APBRSTR2_USART1RST           RCC_APBRSTR2_USART1RST_Msk
+#define RCC_APBRSTR2_TIM14RST_Pos        (15U)
+#define RCC_APBRSTR2_TIM14RST_Msk        (0x1UL << RCC_APBRSTR2_TIM14RST_Pos)   /*!< 0x00008000 */
+#define RCC_APBRSTR2_TIM14RST            RCC_APBRSTR2_TIM14RST_Msk
+#define RCC_APBRSTR2_TIM15RST_Pos        (16U)
+#define RCC_APBRSTR2_TIM15RST_Msk        (0x1UL << RCC_APBRSTR2_TIM15RST_Pos)   /*!< 0x00010000 */
+#define RCC_APBRSTR2_TIM15RST            RCC_APBRSTR2_TIM15RST_Msk
+#define RCC_APBRSTR2_TIM16RST_Pos        (17U)
+#define RCC_APBRSTR2_TIM16RST_Msk        (0x1UL << RCC_APBRSTR2_TIM16RST_Pos)   /*!< 0x00020000 */
+#define RCC_APBRSTR2_TIM16RST            RCC_APBRSTR2_TIM16RST_Msk
+#define RCC_APBRSTR2_TIM17RST_Pos        (18U)
+#define RCC_APBRSTR2_TIM17RST_Msk        (0x1UL << RCC_APBRSTR2_TIM17RST_Pos)   /*!< 0x00040000 */
+#define RCC_APBRSTR2_TIM17RST            RCC_APBRSTR2_TIM17RST_Msk
+#define RCC_APBRSTR2_ADCRST_Pos          (20U)
+#define RCC_APBRSTR2_ADCRST_Msk          (0x1UL << RCC_APBRSTR2_ADCRST_Pos)     /*!< 0x00100000 */
+#define RCC_APBRSTR2_ADCRST              RCC_APBRSTR2_ADCRST_Msk
+
+/********************  Bit definition for RCC_IOPENR register  ****************/
+#define RCC_IOPENR_GPIOAEN_Pos           (0U)
+#define RCC_IOPENR_GPIOAEN_Msk           (0x1UL << RCC_IOPENR_GPIOAEN_Pos)      /*!< 0x00000001 */
+#define RCC_IOPENR_GPIOAEN               RCC_IOPENR_GPIOAEN_Msk
+#define RCC_IOPENR_GPIOBEN_Pos           (1U)
+#define RCC_IOPENR_GPIOBEN_Msk           (0x1UL << RCC_IOPENR_GPIOBEN_Pos)      /*!< 0x00000002 */
+#define RCC_IOPENR_GPIOBEN               RCC_IOPENR_GPIOBEN_Msk
+#define RCC_IOPENR_GPIOCEN_Pos           (2U)
+#define RCC_IOPENR_GPIOCEN_Msk           (0x1UL << RCC_IOPENR_GPIOCEN_Pos)      /*!< 0x00000004 */
+#define RCC_IOPENR_GPIOCEN               RCC_IOPENR_GPIOCEN_Msk
+#define RCC_IOPENR_GPIODEN_Pos           (3U)
+#define RCC_IOPENR_GPIODEN_Msk           (0x1UL << RCC_IOPENR_GPIODEN_Pos)      /*!< 0x00000008 */
+#define RCC_IOPENR_GPIODEN               RCC_IOPENR_GPIODEN_Msk
+#define RCC_IOPENR_GPIOFEN_Pos           (5U)
+#define RCC_IOPENR_GPIOFEN_Msk           (0x1UL << RCC_IOPENR_GPIOFEN_Pos)      /*!< 0x00000020 */
+#define RCC_IOPENR_GPIOFEN               RCC_IOPENR_GPIOFEN_Msk
+
+/********************  Bit definition for RCC_AHBENR register  ****************/
+#define RCC_AHBENR_DMA1EN_Pos            (0U)
+#define RCC_AHBENR_DMA1EN_Msk            (0x1UL << RCC_AHBENR_DMA1EN_Pos)       /*!< 0x00000001 */
+#define RCC_AHBENR_DMA1EN                RCC_AHBENR_DMA1EN_Msk
+#define RCC_AHBENR_FLASHEN_Pos           (8U)
+#define RCC_AHBENR_FLASHEN_Msk           (0x1UL << RCC_AHBENR_FLASHEN_Pos)      /*!< 0x00000100 */
+#define RCC_AHBENR_FLASHEN               RCC_AHBENR_FLASHEN_Msk
+#define RCC_AHBENR_CRCEN_Pos             (12U)
+#define RCC_AHBENR_CRCEN_Msk             (0x1UL << RCC_AHBENR_CRCEN_Pos)        /*!< 0x00001000 */
+#define RCC_AHBENR_CRCEN                 RCC_AHBENR_CRCEN_Msk
+
+/********************  Bit definition for RCC_APBENR1 register  ***************/
+#define RCC_APBENR1_TIM3EN_Pos           (1U)
+#define RCC_APBENR1_TIM3EN_Msk           (0x1UL << RCC_APBENR1_TIM3EN_Pos)      /*!< 0x00000002 */
+#define RCC_APBENR1_TIM3EN               RCC_APBENR1_TIM3EN_Msk
+#define RCC_APBENR1_TIM6EN_Pos           (4U)
+#define RCC_APBENR1_TIM6EN_Msk           (0x1UL << RCC_APBENR1_TIM6EN_Pos)      /*!< 0x00000010 */
+#define RCC_APBENR1_TIM6EN               RCC_APBENR1_TIM6EN_Msk
+#define RCC_APBENR1_TIM7EN_Pos           (5U)
+#define RCC_APBENR1_TIM7EN_Msk           (0x1UL << RCC_APBENR1_TIM7EN_Pos)      /*!< 0x00000020 */
+#define RCC_APBENR1_TIM7EN               RCC_APBENR1_TIM7EN_Msk
+#define RCC_APBENR1_RTCAPBEN_Pos         (10U)
+#define RCC_APBENR1_RTCAPBEN_Msk         (0x1UL << RCC_APBENR1_RTCAPBEN_Pos)    /*!< 0x00000400 */
+#define RCC_APBENR1_RTCAPBEN             RCC_APBENR1_RTCAPBEN_Msk
+#define RCC_APBENR1_WWDGEN_Pos           (11U)
+#define RCC_APBENR1_WWDGEN_Msk           (0x1UL << RCC_APBENR1_WWDGEN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR1_WWDGEN               RCC_APBENR1_WWDGEN_Msk
+#define RCC_APBENR1_SPI2EN_Pos           (14U)
+#define RCC_APBENR1_SPI2EN_Msk           (0x1UL << RCC_APBENR1_SPI2EN_Pos)      /*!< 0x00004000 */
+#define RCC_APBENR1_SPI2EN               RCC_APBENR1_SPI2EN_Msk
+#define RCC_APBENR1_USART2EN_Pos         (17U)
+#define RCC_APBENR1_USART2EN_Msk         (0x1UL << RCC_APBENR1_USART2EN_Pos)    /*!< 0x00020000 */
+#define RCC_APBENR1_USART2EN             RCC_APBENR1_USART2EN_Msk
+#define RCC_APBENR1_I2C1EN_Pos           (21U)
+#define RCC_APBENR1_I2C1EN_Msk           (0x1UL << RCC_APBENR1_I2C1EN_Pos)      /*!< 0x00200000 */
+#define RCC_APBENR1_I2C1EN               RCC_APBENR1_I2C1EN_Msk
+#define RCC_APBENR1_I2C2EN_Pos           (22U)
+#define RCC_APBENR1_I2C2EN_Msk           (0x1UL << RCC_APBENR1_I2C2EN_Pos)      /*!< 0x00400000 */
+#define RCC_APBENR1_I2C2EN               RCC_APBENR1_I2C2EN_Msk
+#define RCC_APBENR1_DBGEN_Pos            (27U)
+#define RCC_APBENR1_DBGEN_Msk            (0x1UL << RCC_APBENR1_DBGEN_Pos)       /*!< 0x08000000 */
+#define RCC_APBENR1_DBGEN                RCC_APBENR1_DBGEN_Msk
+#define RCC_APBENR1_PWREN_Pos            (28U)
+#define RCC_APBENR1_PWREN_Msk            (0x1UL << RCC_APBENR1_PWREN_Pos)       /*!< 0x10000000 */
+#define RCC_APBENR1_PWREN                RCC_APBENR1_PWREN_Msk
+
+/********************  Bit definition for RCC_APBENR2 register  **************/
+#define RCC_APBENR2_SYSCFGEN_Pos         (0U)
+#define RCC_APBENR2_SYSCFGEN_Msk         (0x1UL << RCC_APBENR2_SYSCFGEN_Pos)    /*!< 0x00000001 */
+#define RCC_APBENR2_SYSCFGEN             RCC_APBENR2_SYSCFGEN_Msk
+#define RCC_APBENR2_TIM1EN_Pos           (11U)
+#define RCC_APBENR2_TIM1EN_Msk           (0x1UL << RCC_APBENR2_TIM1EN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR2_TIM1EN               RCC_APBENR2_TIM1EN_Msk
+#define RCC_APBENR2_SPI1EN_Pos           (12U)
+#define RCC_APBENR2_SPI1EN_Msk           (0x1UL << RCC_APBENR2_SPI1EN_Pos)      /*!< 0x00001000 */
+#define RCC_APBENR2_SPI1EN               RCC_APBENR2_SPI1EN_Msk
+#define RCC_APBENR2_USART1EN_Pos         (14U)
+#define RCC_APBENR2_USART1EN_Msk         (0x1UL << RCC_APBENR2_USART1EN_Pos)    /*!< 0x00004000 */
+#define RCC_APBENR2_USART1EN             RCC_APBENR2_USART1EN_Msk
+#define RCC_APBENR2_TIM14EN_Pos          (15U)
+#define RCC_APBENR2_TIM14EN_Msk          (0x1UL << RCC_APBENR2_TIM14EN_Pos)     /*!< 0x00008000 */
+#define RCC_APBENR2_TIM14EN              RCC_APBENR2_TIM14EN_Msk
+#define RCC_APBENR2_TIM15EN_Pos          (16U)
+#define RCC_APBENR2_TIM15EN_Msk          (0x1UL << RCC_APBENR2_TIM15EN_Pos)     /*!< 0x00010000 */
+#define RCC_APBENR2_TIM15EN              RCC_APBENR2_TIM15EN_Msk
+#define RCC_APBENR2_TIM16EN_Pos          (17U)
+#define RCC_APBENR2_TIM16EN_Msk          (0x1UL << RCC_APBENR2_TIM16EN_Pos)     /*!< 0x00020000 */
+#define RCC_APBENR2_TIM16EN              RCC_APBENR2_TIM16EN_Msk
+#define RCC_APBENR2_TIM17EN_Pos          (18U)
+#define RCC_APBENR2_TIM17EN_Msk          (0x1UL << RCC_APBENR2_TIM17EN_Pos)     /*!< 0x00040000 */
+#define RCC_APBENR2_TIM17EN              RCC_APBENR2_TIM17EN_Msk
+#define RCC_APBENR2_ADCEN_Pos            (20U)
+#define RCC_APBENR2_ADCEN_Msk            (0x1UL << RCC_APBENR2_ADCEN_Pos)       /*!< 0x00100000 */
+#define RCC_APBENR2_ADCEN                RCC_APBENR2_ADCEN_Msk
+
+/********************  Bit definition for RCC_IOPSMENR register  *************/
+#define RCC_IOPSMENR_GPIOASMEN_Pos       (0U)
+#define RCC_IOPSMENR_GPIOASMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOASMEN_Pos)  /*!< 0x00000001 */
+#define RCC_IOPSMENR_GPIOASMEN           RCC_IOPSMENR_GPIOASMEN_Msk
+#define RCC_IOPSMENR_GPIOBSMEN_Pos       (1U)
+#define RCC_IOPSMENR_GPIOBSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOBSMEN_Pos)  /*!< 0x00000002 */
+#define RCC_IOPSMENR_GPIOBSMEN           RCC_IOPSMENR_GPIOBSMEN_Msk
+#define RCC_IOPSMENR_GPIOCSMEN_Pos       (2U)
+#define RCC_IOPSMENR_GPIOCSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOCSMEN_Pos)  /*!< 0x00000004 */
+#define RCC_IOPSMENR_GPIOCSMEN           RCC_IOPSMENR_GPIOCSMEN_Msk
+#define RCC_IOPSMENR_GPIODSMEN_Pos       (3U)
+#define RCC_IOPSMENR_GPIODSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIODSMEN_Pos)  /*!< 0x00000008 */
+#define RCC_IOPSMENR_GPIODSMEN           RCC_IOPSMENR_GPIODSMEN_Msk
+#define RCC_IOPSMENR_GPIOFSMEN_Pos       (5U)
+#define RCC_IOPSMENR_GPIOFSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOFSMEN_Pos)  /*!< 0x00000020 */
+#define RCC_IOPSMENR_GPIOFSMEN           RCC_IOPSMENR_GPIOFSMEN_Msk
+
+/********************  Bit definition for RCC_AHBSMENR register  *************/
+#define RCC_AHBSMENR_DMA1SMEN_Pos        (0U)
+#define RCC_AHBSMENR_DMA1SMEN_Msk        (0x1UL << RCC_AHBSMENR_DMA1SMEN_Pos)   /*!< 0x00000001 */
+#define RCC_AHBSMENR_DMA1SMEN            RCC_AHBSMENR_DMA1SMEN_Msk
+#define RCC_AHBSMENR_FLASHSMEN_Pos       (8U)
+#define RCC_AHBSMENR_FLASHSMEN_Msk       (0x1UL << RCC_AHBSMENR_FLASHSMEN_Pos)  /*!< 0x00000100 */
+#define RCC_AHBSMENR_FLASHSMEN           RCC_AHBSMENR_FLASHSMEN_Msk
+#define RCC_AHBSMENR_SRAMSMEN_Pos        (9U)
+#define RCC_AHBSMENR_SRAMSMEN_Msk        (0x1UL << RCC_AHBSMENR_SRAMSMEN_Pos)   /*!< 0x00000200 */
+#define RCC_AHBSMENR_SRAMSMEN            RCC_AHBSMENR_SRAMSMEN_Msk
+#define RCC_AHBSMENR_CRCSMEN_Pos         (12U)
+#define RCC_AHBSMENR_CRCSMEN_Msk         (0x1UL << RCC_AHBSMENR_CRCSMEN_Pos)    /*!< 0x00001000 */
+#define RCC_AHBSMENR_CRCSMEN             RCC_AHBSMENR_CRCSMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR1 register  *************/
+#define RCC_APBSMENR1_TIM3SMEN_Pos       (1U)
+#define RCC_APBSMENR1_TIM3SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM3SMEN_Pos)  /*!< 0x00000002 */
+#define RCC_APBSMENR1_TIM3SMEN           RCC_APBSMENR1_TIM3SMEN_Msk
+#define RCC_APBSMENR1_TIM6SMEN_Pos       (4U)
+#define RCC_APBSMENR1_TIM6SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM6SMEN_Pos)  /*!< 0x00000010 */
+#define RCC_APBSMENR1_TIM6SMEN           RCC_APBSMENR1_TIM6SMEN_Msk
+#define RCC_APBSMENR1_TIM7SMEN_Pos       (5U)
+#define RCC_APBSMENR1_TIM7SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM7SMEN_Pos)  /*!< 0x00000020 */
+#define RCC_APBSMENR1_TIM7SMEN           RCC_APBSMENR1_TIM7SMEN_Msk
+#define RCC_APBSMENR1_RTCAPBSMEN_Pos     (10U)
+#define RCC_APBSMENR1_RTCAPBSMEN_Msk     (0x1UL << RCC_APBSMENR1_RTCAPBSMEN_Pos) /*!< 0x00000400 */
+#define RCC_APBSMENR1_RTCAPBSMEN         RCC_APBSMENR1_RTCAPBSMEN_Msk
+#define RCC_APBSMENR1_WWDGSMEN_Pos       (11U)
+#define RCC_APBSMENR1_WWDGSMEN_Msk       (0x1UL << RCC_APBSMENR1_WWDGSMEN_Pos)   /*!< 0x00000800 */
+#define RCC_APBSMENR1_WWDGSMEN           RCC_APBSMENR1_WWDGSMEN_Msk
+#define RCC_APBSMENR1_SPI2SMEN_Pos       (14U)
+#define RCC_APBSMENR1_SPI2SMEN_Msk       (0x1UL << RCC_APBSMENR1_SPI2SMEN_Pos)   /*!< 0x00004000 */
+#define RCC_APBSMENR1_SPI2SMEN           RCC_APBSMENR1_SPI2SMEN_Msk
+#define RCC_APBSMENR1_USART2SMEN_Pos     (17U)
+#define RCC_APBSMENR1_USART2SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART2SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR1_USART2SMEN         RCC_APBSMENR1_USART2SMEN_Msk
+#define RCC_APBSMENR1_I2C1SMEN_Pos       (21U)
+#define RCC_APBSMENR1_I2C1SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C1SMEN_Pos)   /*!< 0x00200000 */
+#define RCC_APBSMENR1_I2C1SMEN           RCC_APBSMENR1_I2C1SMEN_Msk
+#define RCC_APBSMENR1_I2C2SMEN_Pos       (22U)
+#define RCC_APBSMENR1_I2C2SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C2SMEN_Pos)   /*!< 0x00400000 */
+#define RCC_APBSMENR1_I2C2SMEN           RCC_APBSMENR1_I2C2SMEN_Msk
+#define RCC_APBSMENR1_DBGSMEN_Pos        (27U)
+#define RCC_APBSMENR1_DBGSMEN_Msk        (0x1UL << RCC_APBSMENR1_DBGSMEN_Pos)    /*!< 0x08000000 */
+#define RCC_APBSMENR1_DBGSMEN            RCC_APBSMENR1_DBGSMEN_Msk
+#define RCC_APBSMENR1_PWRSMEN_Pos        (28U)
+#define RCC_APBSMENR1_PWRSMEN_Msk        (0x1UL << RCC_APBSMENR1_PWRSMEN_Pos)    /*!< 0x10000000 */
+#define RCC_APBSMENR1_PWRSMEN            RCC_APBSMENR1_PWRSMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR2 register  *************/
+#define RCC_APBSMENR2_SYSCFGSMEN_Pos     (0U)
+#define RCC_APBSMENR2_SYSCFGSMEN_Msk     (0x1UL << RCC_APBSMENR2_SYSCFGSMEN_Pos) /*!< 0x00000001 */
+#define RCC_APBSMENR2_SYSCFGSMEN         RCC_APBSMENR2_SYSCFGSMEN_Msk
+#define RCC_APBSMENR2_TIM1SMEN_Pos       (11U)
+#define RCC_APBSMENR2_TIM1SMEN_Msk       (0x1UL << RCC_APBSMENR2_TIM1SMEN_Pos)  /*!< 0x00000800 */
+#define RCC_APBSMENR2_TIM1SMEN           RCC_APBSMENR2_TIM1SMEN_Msk
+#define RCC_APBSMENR2_SPI1SMEN_Pos       (12U)
+#define RCC_APBSMENR2_SPI1SMEN_Msk       (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos)  /*!< 0x00001000 */
+#define RCC_APBSMENR2_SPI1SMEN           RCC_APBSMENR2_SPI1SMEN_Msk
+#define RCC_APBSMENR2_USART1SMEN_Pos     (14U)
+#define RCC_APBSMENR2_USART1SMEN_Msk     (0x1UL << RCC_APBSMENR2_USART1SMEN_Pos) /*!< 0x00004000 */
+#define RCC_APBSMENR2_USART1SMEN         RCC_APBSMENR2_USART1SMEN_Msk
+#define RCC_APBSMENR2_TIM14SMEN_Pos      (15U)
+#define RCC_APBSMENR2_TIM14SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM14SMEN_Pos) /*!< 0x00008000 */
+#define RCC_APBSMENR2_TIM14SMEN          RCC_APBSMENR2_TIM14SMEN_Msk
+#define RCC_APBSMENR2_TIM15SMEN_Pos      (16U)
+#define RCC_APBSMENR2_TIM15SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM15SMEN_Pos) /*!< 0x00010000 */
+#define RCC_APBSMENR2_TIM15SMEN          RCC_APBSMENR2_TIM15SMEN_Msk
+#define RCC_APBSMENR2_TIM16SMEN_Pos      (17U)
+#define RCC_APBSMENR2_TIM16SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM16SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR2_TIM16SMEN          RCC_APBSMENR2_TIM16SMEN_Msk
+#define RCC_APBSMENR2_TIM17SMEN_Pos      (18U)
+#define RCC_APBSMENR2_TIM17SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM17SMEN_Pos) /*!< 0x00040000 */
+#define RCC_APBSMENR2_TIM17SMEN          RCC_APBSMENR2_TIM17SMEN_Msk
+#define RCC_APBSMENR2_ADCSMEN_Pos        (20U)
+#define RCC_APBSMENR2_ADCSMEN_Msk        (0x1UL << RCC_APBSMENR2_ADCSMEN_Pos)   /*!< 0x00100000 */
+#define RCC_APBSMENR2_ADCSMEN            RCC_APBSMENR2_ADCSMEN_Msk
+
+/********************  Bit definition for RCC_CCIPR register  ******************/
+#define RCC_CCIPR_USART1SEL_Pos          (0U)
+#define RCC_CCIPR_USART1SEL_Msk          (0x3UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000003 */
+#define RCC_CCIPR_USART1SEL              RCC_CCIPR_USART1SEL_Msk
+#define RCC_CCIPR_USART1SEL_0            (0x1UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000001 */
+#define RCC_CCIPR_USART1SEL_1            (0x2UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000002 */
+
+
+
+
+#define RCC_CCIPR_I2C1SEL_Pos            (12U)
+#define RCC_CCIPR_I2C1SEL_Msk            (0x3UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00003000 */
+#define RCC_CCIPR_I2C1SEL                RCC_CCIPR_I2C1SEL_Msk
+#define RCC_CCIPR_I2C1SEL_0              (0x1UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00001000 */
+#define RCC_CCIPR_I2C1SEL_1              (0x2UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00002000 */
+
+#define RCC_CCIPR_I2S1SEL_Pos            (14U)
+#define RCC_CCIPR_I2S1SEL_Msk            (0x3UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x0000C000 */
+#define RCC_CCIPR_I2S1SEL                RCC_CCIPR_I2S1SEL_Msk
+#define RCC_CCIPR_I2S1SEL_0              (0x1UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x00004000 */
+#define RCC_CCIPR_I2S1SEL_1              (0x2UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x00008000 */
+
+
+
+
+#define RCC_CCIPR_ADCSEL_Pos             (30U)
+#define RCC_CCIPR_ADCSEL_Msk             (0x3UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0xC0000000 */
+#define RCC_CCIPR_ADCSEL                 RCC_CCIPR_ADCSEL_Msk
+#define RCC_CCIPR_ADCSEL_0               (0x1UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x40000000 */
+#define RCC_CCIPR_ADCSEL_1               (0x2UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_BDCR register  ******************/
+#define RCC_BDCR_LSEON_Pos               (0U)
+#define RCC_BDCR_LSEON_Msk               (0x1UL << RCC_BDCR_LSEON_Pos)          /*!< 0x00000001 */
+#define RCC_BDCR_LSEON                   RCC_BDCR_LSEON_Msk
+#define RCC_BDCR_LSERDY_Pos              (1U)
+#define RCC_BDCR_LSERDY_Msk              (0x1UL << RCC_BDCR_LSERDY_Pos)         /*!< 0x00000002 */
+#define RCC_BDCR_LSERDY                  RCC_BDCR_LSERDY_Msk
+#define RCC_BDCR_LSEBYP_Pos              (2U)
+#define RCC_BDCR_LSEBYP_Msk              (0x1UL << RCC_BDCR_LSEBYP_Pos)         /*!< 0x00000004 */
+#define RCC_BDCR_LSEBYP                  RCC_BDCR_LSEBYP_Msk
+
+#define RCC_BDCR_LSEDRV_Pos              (3U)
+#define RCC_BDCR_LSEDRV_Msk              (0x3UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000018 */
+#define RCC_BDCR_LSEDRV                  RCC_BDCR_LSEDRV_Msk
+#define RCC_BDCR_LSEDRV_0                (0x1UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000008 */
+#define RCC_BDCR_LSEDRV_1                (0x2UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000010 */
+
+#define RCC_BDCR_LSECSSON_Pos            (5U)
+#define RCC_BDCR_LSECSSON_Msk            (0x1UL << RCC_BDCR_LSECSSON_Pos)       /*!< 0x00000020 */
+#define RCC_BDCR_LSECSSON                RCC_BDCR_LSECSSON_Msk
+#define RCC_BDCR_LSECSSD_Pos             (6U)
+#define RCC_BDCR_LSECSSD_Msk             (0x1UL << RCC_BDCR_LSECSSD_Pos)        /*!< 0x00000040 */
+#define RCC_BDCR_LSECSSD                 RCC_BDCR_LSECSSD_Msk
+
+#define RCC_BDCR_RTCSEL_Pos              (8U)
+#define RCC_BDCR_RTCSEL_Msk              (0x3UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000300 */
+#define RCC_BDCR_RTCSEL                  RCC_BDCR_RTCSEL_Msk
+#define RCC_BDCR_RTCSEL_0                (0x1UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000100 */
+#define RCC_BDCR_RTCSEL_1                (0x2UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000200 */
+
+#define RCC_BDCR_RTCEN_Pos               (15U)
+#define RCC_BDCR_RTCEN_Msk               (0x1UL << RCC_BDCR_RTCEN_Pos)          /*!< 0x00008000 */
+#define RCC_BDCR_RTCEN                   RCC_BDCR_RTCEN_Msk
+#define RCC_BDCR_BDRST_Pos               (16U)
+#define RCC_BDCR_BDRST_Msk               (0x1UL << RCC_BDCR_BDRST_Pos)          /*!< 0x00010000 */
+#define RCC_BDCR_BDRST                   RCC_BDCR_BDRST_Msk
+
+#define RCC_BDCR_LSCOEN_Pos              (24U)
+#define RCC_BDCR_LSCOEN_Msk              (0x1UL << RCC_BDCR_LSCOEN_Pos)         /*!< 0x01000000 */
+#define RCC_BDCR_LSCOEN                  RCC_BDCR_LSCOEN_Msk
+#define RCC_BDCR_LSCOSEL_Pos             (25U)
+#define RCC_BDCR_LSCOSEL_Msk             (0x1UL << RCC_BDCR_LSCOSEL_Pos)        /*!< 0x02000000 */
+#define RCC_BDCR_LSCOSEL                 RCC_BDCR_LSCOSEL_Msk
+
+/********************  Bit definition for RCC_CSR register  *******************/
+#define RCC_CSR_LSION_Pos                (0U)
+#define RCC_CSR_LSION_Msk                (0x1UL << RCC_CSR_LSION_Pos)           /*!< 0x00000001 */
+#define RCC_CSR_LSION                    RCC_CSR_LSION_Msk
+#define RCC_CSR_LSIRDY_Pos               (1U)
+#define RCC_CSR_LSIRDY_Msk               (0x1UL << RCC_CSR_LSIRDY_Pos)          /*!< 0x00000002 */
+#define RCC_CSR_LSIRDY                   RCC_CSR_LSIRDY_Msk
+
+#define RCC_CSR_RMVF_Pos                 (23U)
+#define RCC_CSR_RMVF_Msk                 (0x1UL << RCC_CSR_RMVF_Pos)            /*!< 0x00800000 */
+#define RCC_CSR_RMVF                     RCC_CSR_RMVF_Msk
+#define RCC_CSR_OBLRSTF_Pos              (25U)
+#define RCC_CSR_OBLRSTF_Msk              (0x1UL << RCC_CSR_OBLRSTF_Pos)         /*!< 0x02000000 */
+#define RCC_CSR_OBLRSTF                  RCC_CSR_OBLRSTF_Msk
+#define RCC_CSR_PINRSTF_Pos              (26U)
+#define RCC_CSR_PINRSTF_Msk              (0x1UL << RCC_CSR_PINRSTF_Pos)         /*!< 0x04000000 */
+#define RCC_CSR_PINRSTF                  RCC_CSR_PINRSTF_Msk
+#define RCC_CSR_PWRRSTF_Pos              (27U)
+#define RCC_CSR_PWRRSTF_Msk              (0x1UL << RCC_CSR_PWRRSTF_Pos)         /*!< 0x08000000 */
+#define RCC_CSR_PWRRSTF                  RCC_CSR_PWRRSTF_Msk
+#define RCC_CSR_SFTRSTF_Pos              (28U)
+#define RCC_CSR_SFTRSTF_Msk              (0x1UL << RCC_CSR_SFTRSTF_Pos)         /*!< 0x10000000 */
+#define RCC_CSR_SFTRSTF                  RCC_CSR_SFTRSTF_Msk
+#define RCC_CSR_IWDGRSTF_Pos             (29U)
+#define RCC_CSR_IWDGRSTF_Msk             (0x1UL << RCC_CSR_IWDGRSTF_Pos)        /*!< 0x20000000 */
+#define RCC_CSR_IWDGRSTF                 RCC_CSR_IWDGRSTF_Msk
+#define RCC_CSR_WWDGRSTF_Pos             (30U)
+#define RCC_CSR_WWDGRSTF_Msk             (0x1UL << RCC_CSR_WWDGRSTF_Pos)        /*!< 0x40000000 */
+#define RCC_CSR_WWDGRSTF                 RCC_CSR_WWDGRSTF_Msk
+#define RCC_CSR_LPWRRSTF_Pos             (31U)
+#define RCC_CSR_LPWRRSTF_Msk             (0x1UL << RCC_CSR_LPWRRSTF_Pos)        /*!< 0x80000000 */
+#define RCC_CSR_LPWRRSTF                 RCC_CSR_LPWRRSTF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Real-Time Clock (RTC)                            */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions
+*/
+#define RTC_WAKEUP_SUPPORT
+#define RTC_BACKUP_SUPPORT
+
+/********************  Bits definition for RTC_TR register  *******************/
+#define RTC_TR_PM_Pos                (22U)
+#define RTC_TR_PM_Msk                (0x1UL << RTC_TR_PM_Pos)                   /*!< 0x00400000 */
+#define RTC_TR_PM                    RTC_TR_PM_Msk
+#define RTC_TR_HT_Pos                (20U)
+#define RTC_TR_HT_Msk                (0x3UL << RTC_TR_HT_Pos)                   /*!< 0x00300000 */
+#define RTC_TR_HT                    RTC_TR_HT_Msk
+#define RTC_TR_HT_0                  (0x1UL << RTC_TR_HT_Pos)                   /*!< 0x00100000 */
+#define RTC_TR_HT_1                  (0x2UL << RTC_TR_HT_Pos)                   /*!< 0x00200000 */
+#define RTC_TR_HU_Pos                (16U)
+#define RTC_TR_HU_Msk                (0xFUL << RTC_TR_HU_Pos)                   /*!< 0x000F0000 */
+#define RTC_TR_HU                    RTC_TR_HU_Msk
+#define RTC_TR_HU_0                  (0x1UL << RTC_TR_HU_Pos)                   /*!< 0x00010000 */
+#define RTC_TR_HU_1                  (0x2UL << RTC_TR_HU_Pos)                   /*!< 0x00020000 */
+#define RTC_TR_HU_2                  (0x4UL << RTC_TR_HU_Pos)                   /*!< 0x00040000 */
+#define RTC_TR_HU_3                  (0x8UL << RTC_TR_HU_Pos)                   /*!< 0x00080000 */
+#define RTC_TR_MNT_Pos               (12U)
+#define RTC_TR_MNT_Msk               (0x7UL << RTC_TR_MNT_Pos)                  /*!< 0x00007000 */
+#define RTC_TR_MNT                   RTC_TR_MNT_Msk
+#define RTC_TR_MNT_0                 (0x1UL << RTC_TR_MNT_Pos)                  /*!< 0x00001000 */
+#define RTC_TR_MNT_1                 (0x2UL << RTC_TR_MNT_Pos)                  /*!< 0x00002000 */
+#define RTC_TR_MNT_2                 (0x4UL << RTC_TR_MNT_Pos)                  /*!< 0x00004000 */
+#define RTC_TR_MNU_Pos               (8U)
+#define RTC_TR_MNU_Msk               (0xFUL << RTC_TR_MNU_Pos)                  /*!< 0x00000F00 */
+#define RTC_TR_MNU                   RTC_TR_MNU_Msk
+#define RTC_TR_MNU_0                 (0x1UL << RTC_TR_MNU_Pos)                  /*!< 0x00000100 */
+#define RTC_TR_MNU_1                 (0x2UL << RTC_TR_MNU_Pos)                  /*!< 0x00000200 */
+#define RTC_TR_MNU_2                 (0x4UL << RTC_TR_MNU_Pos)                  /*!< 0x00000400 */
+#define RTC_TR_MNU_3                 (0x8UL << RTC_TR_MNU_Pos)                  /*!< 0x00000800 */
+#define RTC_TR_ST_Pos                (4U)
+#define RTC_TR_ST_Msk                (0x7UL << RTC_TR_ST_Pos)                   /*!< 0x00000070 */
+#define RTC_TR_ST                    RTC_TR_ST_Msk
+#define RTC_TR_ST_0                  (0x1UL << RTC_TR_ST_Pos)                   /*!< 0x00000010 */
+#define RTC_TR_ST_1                  (0x2UL << RTC_TR_ST_Pos)                   /*!< 0x00000020 */
+#define RTC_TR_ST_2                  (0x4UL << RTC_TR_ST_Pos)                   /*!< 0x00000040 */
+#define RTC_TR_SU_Pos                (0U)
+#define RTC_TR_SU_Msk                (0xFUL << RTC_TR_SU_Pos)                   /*!< 0x0000000F */
+#define RTC_TR_SU                    RTC_TR_SU_Msk
+#define RTC_TR_SU_0                  (0x1UL << RTC_TR_SU_Pos)                   /*!< 0x00000001 */
+#define RTC_TR_SU_1                  (0x2UL << RTC_TR_SU_Pos)                   /*!< 0x00000002 */
+#define RTC_TR_SU_2                  (0x4UL << RTC_TR_SU_Pos)                   /*!< 0x00000004 */
+#define RTC_TR_SU_3                  (0x8UL << RTC_TR_SU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_DR register  *******************/
+#define RTC_DR_YT_Pos                (20U)
+#define RTC_DR_YT_Msk                (0xFUL << RTC_DR_YT_Pos)                   /*!< 0x00F00000 */
+#define RTC_DR_YT                    RTC_DR_YT_Msk
+#define RTC_DR_YT_0                  (0x1UL << RTC_DR_YT_Pos)                   /*!< 0x00100000 */
+#define RTC_DR_YT_1                  (0x2UL << RTC_DR_YT_Pos)                   /*!< 0x00200000 */
+#define RTC_DR_YT_2                  (0x4UL << RTC_DR_YT_Pos)                   /*!< 0x00400000 */
+#define RTC_DR_YT_3                  (0x8UL << RTC_DR_YT_Pos)                   /*!< 0x00800000 */
+#define RTC_DR_YU_Pos                (16U)
+#define RTC_DR_YU_Msk                (0xFUL << RTC_DR_YU_Pos)                   /*!< 0x000F0000 */
+#define RTC_DR_YU                    RTC_DR_YU_Msk
+#define RTC_DR_YU_0                  (0x1UL << RTC_DR_YU_Pos)                   /*!< 0x00010000 */
+#define RTC_DR_YU_1                  (0x2UL << RTC_DR_YU_Pos)                   /*!< 0x00020000 */
+#define RTC_DR_YU_2                  (0x4UL << RTC_DR_YU_Pos)                   /*!< 0x00040000 */
+#define RTC_DR_YU_3                  (0x8UL << RTC_DR_YU_Pos)                   /*!< 0x00080000 */
+#define RTC_DR_WDU_Pos               (13U)
+#define RTC_DR_WDU_Msk               (0x7UL << RTC_DR_WDU_Pos)                  /*!< 0x0000E000 */
+#define RTC_DR_WDU                   RTC_DR_WDU_Msk
+#define RTC_DR_WDU_0                 (0x1UL << RTC_DR_WDU_Pos)                  /*!< 0x00002000 */
+#define RTC_DR_WDU_1                 (0x2UL << RTC_DR_WDU_Pos)                  /*!< 0x00004000 */
+#define RTC_DR_WDU_2                 (0x4UL << RTC_DR_WDU_Pos)                  /*!< 0x00008000 */
+#define RTC_DR_MT_Pos                (12U)
+#define RTC_DR_MT_Msk                (0x1UL << RTC_DR_MT_Pos)                   /*!< 0x00001000 */
+#define RTC_DR_MT                    RTC_DR_MT_Msk
+#define RTC_DR_MU_Pos                (8U)
+#define RTC_DR_MU_Msk                (0xFUL << RTC_DR_MU_Pos)                   /*!< 0x00000F00 */
+#define RTC_DR_MU                    RTC_DR_MU_Msk
+#define RTC_DR_MU_0                  (0x1UL << RTC_DR_MU_Pos)                   /*!< 0x00000100 */
+#define RTC_DR_MU_1                  (0x2UL << RTC_DR_MU_Pos)                   /*!< 0x00000200 */
+#define RTC_DR_MU_2                  (0x4UL << RTC_DR_MU_Pos)                   /*!< 0x00000400 */
+#define RTC_DR_MU_3                  (0x8UL << RTC_DR_MU_Pos)                   /*!< 0x00000800 */
+#define RTC_DR_DT_Pos                (4U)
+#define RTC_DR_DT_Msk                (0x3UL << RTC_DR_DT_Pos)                   /*!< 0x00000030 */
+#define RTC_DR_DT                    RTC_DR_DT_Msk
+#define RTC_DR_DT_0                  (0x1UL << RTC_DR_DT_Pos)                   /*!< 0x00000010 */
+#define RTC_DR_DT_1                  (0x2UL << RTC_DR_DT_Pos)                   /*!< 0x00000020 */
+#define RTC_DR_DU_Pos                (0U)
+#define RTC_DR_DU_Msk                (0xFUL << RTC_DR_DU_Pos)                   /*!< 0x0000000F */
+#define RTC_DR_DU                    RTC_DR_DU_Msk
+#define RTC_DR_DU_0                  (0x1UL << RTC_DR_DU_Pos)                   /*!< 0x00000001 */
+#define RTC_DR_DU_1                  (0x2UL << RTC_DR_DU_Pos)                   /*!< 0x00000002 */
+#define RTC_DR_DU_2                  (0x4UL << RTC_DR_DU_Pos)                   /*!< 0x00000004 */
+#define RTC_DR_DU_3                  (0x8UL << RTC_DR_DU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_SSR register  ******************/
+#define RTC_SSR_SS_Pos               (0U)
+#define RTC_SSR_SS_Msk               (0xFFFFUL << RTC_SSR_SS_Pos)               /*!< 0x0000FFFF */
+#define RTC_SSR_SS                   RTC_SSR_SS_Msk
+
+/********************  Bits definition for RTC_ICSR register  ******************/
+#define RTC_ICSR_RECALPF_Pos         (16U)
+#define RTC_ICSR_RECALPF_Msk         (0x1UL << RTC_ICSR_RECALPF_Pos)            /*!< 0x00010000 */
+#define RTC_ICSR_RECALPF             RTC_ICSR_RECALPF_Msk
+#define RTC_ICSR_INIT_Pos            (7U)
+#define RTC_ICSR_INIT_Msk            (0x1UL << RTC_ICSR_INIT_Pos)               /*!< 0x00000080 */
+#define RTC_ICSR_INIT                RTC_ICSR_INIT_Msk
+#define RTC_ICSR_INITF_Pos           (6U)
+#define RTC_ICSR_INITF_Msk           (0x1UL << RTC_ICSR_INITF_Pos)              /*!< 0x00000040 */
+#define RTC_ICSR_INITF               RTC_ICSR_INITF_Msk
+#define RTC_ICSR_RSF_Pos             (5U)
+#define RTC_ICSR_RSF_Msk             (0x1UL << RTC_ICSR_RSF_Pos)                /*!< 0x00000020 */
+#define RTC_ICSR_RSF                 RTC_ICSR_RSF_Msk
+#define RTC_ICSR_INITS_Pos           (4U)
+#define RTC_ICSR_INITS_Msk           (0x1UL << RTC_ICSR_INITS_Pos)              /*!< 0x00000010 */
+#define RTC_ICSR_INITS               RTC_ICSR_INITS_Msk
+#define RTC_ICSR_SHPF_Pos            (3U)
+#define RTC_ICSR_SHPF_Msk            (0x1UL << RTC_ICSR_SHPF_Pos)               /*!< 0x00000008 */
+#define RTC_ICSR_SHPF                RTC_ICSR_SHPF_Msk
+#define RTC_ICSR_WUTWF_Pos           (2U)
+#define RTC_ICSR_WUTWF_Msk           (0x1UL << RTC_ICSR_WUTWF_Pos)              /*!< 0x00000004 */
+#define RTC_ICSR_WUTWF               RTC_ICSR_WUTWF_Msk                         /*!< Wakeup timer write flag > */
+#define RTC_ICSR_ALRBWF_Pos          (1U)
+#define RTC_ICSR_ALRBWF_Msk          (0x1UL << RTC_ICSR_ALRBWF_Pos)             /*!< 0x00000002 */
+#define RTC_ICSR_ALRBWF              RTC_ICSR_ALRBWF_Msk
+#define RTC_ICSR_ALRAWF_Pos          (0U)
+#define RTC_ICSR_ALRAWF_Msk          (0x1UL << RTC_ICSR_ALRAWF_Pos)             /*!< 0x00000001 */
+#define RTC_ICSR_ALRAWF              RTC_ICSR_ALRAWF_Msk
+
+/********************  Bits definition for RTC_PRER register  *****************/
+#define RTC_PRER_PREDIV_A_Pos        (16U)
+#define RTC_PRER_PREDIV_A_Msk        (0x7FUL << RTC_PRER_PREDIV_A_Pos)          /*!< 0x007F0000 */
+#define RTC_PRER_PREDIV_A            RTC_PRER_PREDIV_A_Msk
+#define RTC_PRER_PREDIV_S_Pos        (0U)
+#define RTC_PRER_PREDIV_S_Msk        (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00007FFF */
+#define RTC_PRER_PREDIV_S            RTC_PRER_PREDIV_S_Msk
+
+/********************  Bits definition for RTC_WUTR register  *****************/
+#define RTC_WUTR_WUT_Pos             (0U)
+#define RTC_WUTR_WUT_Msk             (0xFFFFUL << RTC_WUTR_WUT_Pos)            /*!< 0x0000FFFF */
+#define RTC_WUTR_WUT                 RTC_WUTR_WUT_Msk                          /*!< Wakeup auto-reload value bits > */
+
+/********************  Bits definition for RTC_CR register  *******************/
+#define RTC_CR_OUT2EN_Pos            (31U)
+#define RTC_CR_OUT2EN_Msk            (0x1UL << RTC_CR_OUT2EN_Pos)              /*!< 0x80000000 */
+#define RTC_CR_OUT2EN                RTC_CR_OUT2EN_Msk                         /*!< RTC_OUT2 output enable */
+#define RTC_CR_TAMPALRM_TYPE_Pos     (30U)
+#define RTC_CR_TAMPALRM_TYPE_Msk     (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos)       /*!< 0x40000000 */
+#define RTC_CR_TAMPALRM_TYPE         RTC_CR_TAMPALRM_TYPE_Msk                  /*!< TAMPALARM output type  */
+#define RTC_CR_TAMPALRM_PU_Pos       (29U)
+#define RTC_CR_TAMPALRM_PU_Msk       (0x1UL << RTC_CR_TAMPALRM_PU_Pos)         /*!< 0x20000000 */
+#define RTC_CR_TAMPALRM_PU           RTC_CR_TAMPALRM_PU_Msk                    /*!< TAMPALARM output pull-up config */
+#define RTC_CR_TAMPOE_Pos            (26U)
+#define RTC_CR_TAMPOE_Msk            (0x1UL << RTC_CR_TAMPOE_Pos)              /*!< 0x04000000 */
+#define RTC_CR_TAMPOE                RTC_CR_TAMPOE_Msk                         /*!< Tamper detection output enable on TAMPALARM  */
+#define RTC_CR_TAMPTS_Pos            (25U)
+#define RTC_CR_TAMPTS_Msk            (0x1UL << RTC_CR_TAMPTS_Pos)              /*!< 0x02000000 */
+#define RTC_CR_TAMPTS                RTC_CR_TAMPTS_Msk                         /*!< Activate timestamp on tamper detection event  */
+#define RTC_CR_ITSE_Pos              (24U)
+#define RTC_CR_ITSE_Msk              (0x1UL << RTC_CR_ITSE_Pos)                /*!< 0x01000000 */
+#define RTC_CR_ITSE                  RTC_CR_ITSE_Msk                           /*!< Timestamp on internal event enable  */
+#define RTC_CR_COE_Pos               (23U)
+#define RTC_CR_COE_Msk               (0x1UL << RTC_CR_COE_Pos)                 /*!< 0x00800000 */
+#define RTC_CR_COE                   RTC_CR_COE_Msk
+#define RTC_CR_OSEL_Pos              (21U)
+#define RTC_CR_OSEL_Msk              (0x3UL << RTC_CR_OSEL_Pos)                 /*!< 0x00600000 */
+#define RTC_CR_OSEL                  RTC_CR_OSEL_Msk
+#define RTC_CR_OSEL_0                (0x1UL << RTC_CR_OSEL_Pos)                 /*!< 0x00200000 */
+#define RTC_CR_OSEL_1                (0x2UL << RTC_CR_OSEL_Pos)                 /*!< 0x00400000 */
+#define RTC_CR_POL_Pos               (20U)
+#define RTC_CR_POL_Msk               (0x1UL << RTC_CR_POL_Pos)                  /*!< 0x00100000 */
+#define RTC_CR_POL                   RTC_CR_POL_Msk
+#define RTC_CR_COSEL_Pos             (19U)
+#define RTC_CR_COSEL_Msk             (0x1UL << RTC_CR_COSEL_Pos)                /*!< 0x00080000 */
+#define RTC_CR_COSEL                 RTC_CR_COSEL_Msk
+#define RTC_CR_BKP_Pos               (18U)
+#define RTC_CR_BKP_Msk               (0x1UL << RTC_CR_BKP_Pos)                  /*!< 0x00040000 */
+#define RTC_CR_BKP                   RTC_CR_BKP_Msk
+#define RTC_CR_SUB1H_Pos             (17U)
+#define RTC_CR_SUB1H_Msk             (0x1UL << RTC_CR_SUB1H_Pos)                /*!< 0x00020000 */
+#define RTC_CR_SUB1H                 RTC_CR_SUB1H_Msk
+#define RTC_CR_ADD1H_Pos             (16U)
+#define RTC_CR_ADD1H_Msk             (0x1UL << RTC_CR_ADD1H_Pos)                /*!< 0x00010000 */
+#define RTC_CR_ADD1H                 RTC_CR_ADD1H_Msk
+#define RTC_CR_TSIE_Pos              (15U)
+#define RTC_CR_TSIE_Msk              (0x1UL << RTC_CR_TSIE_Pos)                /*!< 0x00008000 */
+#define RTC_CR_TSIE                  RTC_CR_TSIE_Msk                           /*!< Timestamp interrupt enable > */
+#define RTC_CR_WUTIE_Pos             (14U)
+#define RTC_CR_WUTIE_Msk             (0x1UL << RTC_CR_WUTIE_Pos)               /*!< 0x00004000 */
+#define RTC_CR_WUTIE                 RTC_CR_WUTIE_Msk                          /*!< Wakeup timer interrupt enable > */
+#define RTC_CR_ALRBIE_Pos            (13U)
+#define RTC_CR_ALRBIE_Msk            (0x1UL << RTC_CR_ALRBIE_Pos)              /*!< 0x00002000 */
+#define RTC_CR_ALRBIE                RTC_CR_ALRBIE_Msk
+#define RTC_CR_ALRAIE_Pos            (12U)
+#define RTC_CR_ALRAIE_Msk            (0x1UL << RTC_CR_ALRAIE_Pos)              /*!< 0x00001000 */
+#define RTC_CR_ALRAIE                RTC_CR_ALRAIE_Msk
+#define RTC_CR_TSE_Pos               (11U)
+#define RTC_CR_TSE_Msk               (0x1UL << RTC_CR_TSE_Pos)                 /*!< 0x00000800 */
+#define RTC_CR_TSE                   RTC_CR_TSE_Msk                            /*!< timestamp enable > */
+#define RTC_CR_WUTE_Pos              (10U)
+#define RTC_CR_WUTE_Msk              (0x1UL << RTC_CR_WUTE_Pos)                /*!< 0x00000400 */
+#define RTC_CR_WUTE                  RTC_CR_WUTE_Msk                           /*!< Wakeup timer enable > */
+#define RTC_CR_ALRBE_Pos             (9U)
+#define RTC_CR_ALRBE_Msk             (0x1UL << RTC_CR_ALRBE_Pos)               /*!< 0x00000200 */
+#define RTC_CR_ALRBE                 RTC_CR_ALRBE_Msk
+#define RTC_CR_ALRAE_Pos             (8U)
+#define RTC_CR_ALRAE_Msk             (0x1UL << RTC_CR_ALRAE_Pos)                /*!< 0x00000100 */
+#define RTC_CR_ALRAE                 RTC_CR_ALRAE_Msk
+#define RTC_CR_FMT_Pos               (6U)
+#define RTC_CR_FMT_Msk               (0x1UL << RTC_CR_FMT_Pos)                  /*!< 0x00000040 */
+#define RTC_CR_FMT                   RTC_CR_FMT_Msk
+#define RTC_CR_BYPSHAD_Pos           (5U)
+#define RTC_CR_BYPSHAD_Msk           (0x1UL << RTC_CR_BYPSHAD_Pos)              /*!< 0x00000020 */
+#define RTC_CR_BYPSHAD               RTC_CR_BYPSHAD_Msk
+#define RTC_CR_REFCKON_Pos           (4U)
+#define RTC_CR_REFCKON_Msk           (0x1UL << RTC_CR_REFCKON_Pos)              /*!< 0x00000010 */
+#define RTC_CR_REFCKON               RTC_CR_REFCKON_Msk
+#define RTC_CR_TSEDGE_Pos            (3U)
+#define RTC_CR_TSEDGE_Msk            (0x1UL << RTC_CR_TSEDGE_Pos)              /*!< 0x00000008 */
+#define RTC_CR_TSEDGE                RTC_CR_TSEDGE_Msk                         /*!< Timestamp event active edge > */
+#define RTC_CR_WUCKSEL_Pos           (0U)
+#define RTC_CR_WUCKSEL_Msk           (0x7UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000007 */
+#define RTC_CR_WUCKSEL               RTC_CR_WUCKSEL_Msk                        /*!< Wakeup clock selection > */
+#define RTC_CR_WUCKSEL_0             (0x1UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000001 */
+#define RTC_CR_WUCKSEL_1             (0x2UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000002 */
+#define RTC_CR_WUCKSEL_2             (0x4UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000004 */
+
+/********************  Bits definition for RTC_WPR register  ******************/
+#define RTC_WPR_KEY_Pos              (0U)
+#define RTC_WPR_KEY_Msk              (0xFFUL << RTC_WPR_KEY_Pos)                /*!< 0x000000FF */
+#define RTC_WPR_KEY                  RTC_WPR_KEY_Msk
+
+/********************  Bits definition for RTC_CALR register  *****************/
+#define RTC_CALR_CALP_Pos            (15U)
+#define RTC_CALR_CALP_Msk            (0x1UL << RTC_CALR_CALP_Pos)               /*!< 0x00008000 */
+#define RTC_CALR_CALP                RTC_CALR_CALP_Msk
+#define RTC_CALR_CALW8_Pos           (14U)
+#define RTC_CALR_CALW8_Msk           (0x1UL << RTC_CALR_CALW8_Pos)              /*!< 0x00004000 */
+#define RTC_CALR_CALW8               RTC_CALR_CALW8_Msk
+#define RTC_CALR_CALW16_Pos          (13U)
+#define RTC_CALR_CALW16_Msk          (0x1UL << RTC_CALR_CALW16_Pos)             /*!< 0x00002000 */
+#define RTC_CALR_CALW16              RTC_CALR_CALW16_Msk
+#define RTC_CALR_CALM_Pos            (0U)
+#define RTC_CALR_CALM_Msk            (0x1FFUL << RTC_CALR_CALM_Pos)             /*!< 0x000001FF */
+#define RTC_CALR_CALM                RTC_CALR_CALM_Msk
+#define RTC_CALR_CALM_0              (0x001UL << RTC_CALR_CALM_Pos)             /*!< 0x00000001 */
+#define RTC_CALR_CALM_1              (0x002UL << RTC_CALR_CALM_Pos)             /*!< 0x00000002 */
+#define RTC_CALR_CALM_2              (0x004UL << RTC_CALR_CALM_Pos)             /*!< 0x00000004 */
+#define RTC_CALR_CALM_3              (0x008UL << RTC_CALR_CALM_Pos)             /*!< 0x00000008 */
+#define RTC_CALR_CALM_4              (0x010UL << RTC_CALR_CALM_Pos)             /*!< 0x00000010 */
+#define RTC_CALR_CALM_5              (0x020UL << RTC_CALR_CALM_Pos)             /*!< 0x00000020 */
+#define RTC_CALR_CALM_6              (0x040UL << RTC_CALR_CALM_Pos)             /*!< 0x00000040 */
+#define RTC_CALR_CALM_7              (0x080UL << RTC_CALR_CALM_Pos)             /*!< 0x00000080 */
+#define RTC_CALR_CALM_8              (0x100UL << RTC_CALR_CALM_Pos)             /*!< 0x00000100 */
+
+/********************  Bits definition for RTC_SHIFTR register  ***************/
+#define RTC_SHIFTR_SUBFS_Pos         (0U)
+#define RTC_SHIFTR_SUBFS_Msk         (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00007FFF */
+#define RTC_SHIFTR_SUBFS             RTC_SHIFTR_SUBFS_Msk
+#define RTC_SHIFTR_ADD1S_Pos         (31U)
+#define RTC_SHIFTR_ADD1S_Msk         (0x1UL << RTC_SHIFTR_ADD1S_Pos)            /*!< 0x80000000 */
+#define RTC_SHIFTR_ADD1S             RTC_SHIFTR_ADD1S_Msk
+
+/********************  Bits definition for RTC_TSTR register  *****************/
+#define RTC_TSTR_PM_Pos              (22U)
+#define RTC_TSTR_PM_Msk              (0x1UL << RTC_TSTR_PM_Pos)                /*!< 0x00400000 */
+#define RTC_TSTR_PM                  RTC_TSTR_PM_Msk                           /*!< AM-PM notation > */
+#define RTC_TSTR_HT_Pos              (20U)
+#define RTC_TSTR_HT_Msk              (0x3UL << RTC_TSTR_HT_Pos)                /*!< 0x00300000 */
+#define RTC_TSTR_HT                  RTC_TSTR_HT_Msk
+#define RTC_TSTR_HT_0                (0x1UL << RTC_TSTR_HT_Pos)                /*!< 0x00100000 */
+#define RTC_TSTR_HT_1                (0x2UL << RTC_TSTR_HT_Pos)                /*!< 0x00200000 */
+#define RTC_TSTR_HU_Pos              (16U)
+#define RTC_TSTR_HU_Msk              (0xFUL << RTC_TSTR_HU_Pos)                /*!< 0x000F0000 */
+#define RTC_TSTR_HU                  RTC_TSTR_HU_Msk
+#define RTC_TSTR_HU_0                (0x1UL << RTC_TSTR_HU_Pos)                /*!< 0x00010000 */
+#define RTC_TSTR_HU_1                (0x2UL << RTC_TSTR_HU_Pos)                /*!< 0x00020000 */
+#define RTC_TSTR_HU_2                (0x4UL << RTC_TSTR_HU_Pos)                /*!< 0x00040000 */
+#define RTC_TSTR_HU_3                (0x8UL << RTC_TSTR_HU_Pos)                /*!< 0x00080000 */
+#define RTC_TSTR_MNT_Pos             (12U)
+#define RTC_TSTR_MNT_Msk             (0x7UL << RTC_TSTR_MNT_Pos)               /*!< 0x00007000 */
+#define RTC_TSTR_MNT                 RTC_TSTR_MNT_Msk
+#define RTC_TSTR_MNT_0               (0x1UL << RTC_TSTR_MNT_Pos)               /*!< 0x00001000 */
+#define RTC_TSTR_MNT_1               (0x2UL << RTC_TSTR_MNT_Pos)               /*!< 0x00002000 */
+#define RTC_TSTR_MNT_2               (0x4UL << RTC_TSTR_MNT_Pos)                /*!< 0x00004000 */
+#define RTC_TSTR_MNU_Pos             (8U)
+#define RTC_TSTR_MNU_Msk             (0xFUL << RTC_TSTR_MNU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSTR_MNU                 RTC_TSTR_MNU_Msk
+#define RTC_TSTR_MNU_0               (0x1UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000100 */
+#define RTC_TSTR_MNU_1               (0x2UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000200 */
+#define RTC_TSTR_MNU_2               (0x4UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000400 */
+#define RTC_TSTR_MNU_3               (0x8UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000800 */
+#define RTC_TSTR_ST_Pos              (4U)
+#define RTC_TSTR_ST_Msk              (0x7UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000070 */
+#define RTC_TSTR_ST                  RTC_TSTR_ST_Msk
+#define RTC_TSTR_ST_0                (0x1UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000010 */
+#define RTC_TSTR_ST_1                (0x2UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000020 */
+#define RTC_TSTR_ST_2                (0x4UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000040 */
+#define RTC_TSTR_SU_Pos              (0U)
+#define RTC_TSTR_SU_Msk              (0xFUL << RTC_TSTR_SU_Pos)                 /*!< 0x0000000F */
+#define RTC_TSTR_SU                  RTC_TSTR_SU_Msk
+#define RTC_TSTR_SU_0                (0x1UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000001 */
+#define RTC_TSTR_SU_1                (0x2UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000002 */
+#define RTC_TSTR_SU_2                (0x4UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000004 */
+#define RTC_TSTR_SU_3                (0x8UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSDR register  *****************/
+#define RTC_TSDR_WDU_Pos             (13U)
+#define RTC_TSDR_WDU_Msk             (0x7UL << RTC_TSDR_WDU_Pos)               /*!< 0x0000E000 */
+#define RTC_TSDR_WDU                 RTC_TSDR_WDU_Msk                          /*!< Week day units > */
+#define RTC_TSDR_WDU_0               (0x1UL << RTC_TSDR_WDU_Pos)               /*!< 0x00002000 */
+#define RTC_TSDR_WDU_1               (0x2UL << RTC_TSDR_WDU_Pos)               /*!< 0x00004000 */
+#define RTC_TSDR_WDU_2               (0x4UL << RTC_TSDR_WDU_Pos)               /*!< 0x00008000 */
+#define RTC_TSDR_MT_Pos              (12U)
+#define RTC_TSDR_MT_Msk              (0x1UL << RTC_TSDR_MT_Pos)                /*!< 0x00001000 */
+#define RTC_TSDR_MT                  RTC_TSDR_MT_Msk
+#define RTC_TSDR_MU_Pos              (8U)
+#define RTC_TSDR_MU_Msk              (0xFUL << RTC_TSDR_MU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSDR_MU                  RTC_TSDR_MU_Msk
+#define RTC_TSDR_MU_0                (0x1UL << RTC_TSDR_MU_Pos)                /*!< 0x00000100 */
+#define RTC_TSDR_MU_1                (0x2UL << RTC_TSDR_MU_Pos)                /*!< 0x00000200 */
+#define RTC_TSDR_MU_2                (0x4UL << RTC_TSDR_MU_Pos)                /*!< 0x00000400 */
+#define RTC_TSDR_MU_3                (0x8UL << RTC_TSDR_MU_Pos)                /*!< 0x00000800 */
+#define RTC_TSDR_DT_Pos              (4U)
+#define RTC_TSDR_DT_Msk              (0x3UL << RTC_TSDR_DT_Pos)                /*!< 0x00000030 */
+#define RTC_TSDR_DT                  RTC_TSDR_DT_Msk
+#define RTC_TSDR_DT_0                (0x1UL << RTC_TSDR_DT_Pos)                /*!< 0x00000010 */
+#define RTC_TSDR_DT_1                (0x2UL << RTC_TSDR_DT_Pos)                /*!< 0x00000020 */
+#define RTC_TSDR_DU_Pos              (0U)
+#define RTC_TSDR_DU_Msk              (0xFUL << RTC_TSDR_DU_Pos)                /*!< 0x0000000F */
+#define RTC_TSDR_DU                  RTC_TSDR_DU_Msk
+#define RTC_TSDR_DU_0                (0x1UL << RTC_TSDR_DU_Pos)                /*!< 0x00000001 */
+#define RTC_TSDR_DU_1                (0x2UL << RTC_TSDR_DU_Pos)                /*!< 0x00000002 */
+#define RTC_TSDR_DU_2                (0x4UL << RTC_TSDR_DU_Pos)                /*!< 0x00000004 */
+#define RTC_TSDR_DU_3                (0x8UL << RTC_TSDR_DU_Pos)                /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSSSR register  ****************/
+#define RTC_TSSSR_SS_Pos             (0U)
+#define RTC_TSSSR_SS_Msk             (0xFFFFUL << RTC_TSSSR_SS_Pos)            /*!< 0x0000FFFF */
+#define RTC_TSSSR_SS                 RTC_TSSSR_SS_Msk                          /*!< Sub second value > */
+
+/********************  Bits definition for RTC_ALRMAR register  ***************/
+#define RTC_ALRMAR_MSK4_Pos          (31U)
+#define RTC_ALRMAR_MSK4_Msk          (0x1UL << RTC_ALRMAR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMAR_MSK4              RTC_ALRMAR_MSK4_Msk
+#define RTC_ALRMAR_WDSEL_Pos         (30U)
+#define RTC_ALRMAR_WDSEL_Msk         (0x1UL << RTC_ALRMAR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMAR_WDSEL             RTC_ALRMAR_WDSEL_Msk
+#define RTC_ALRMAR_DT_Pos            (28U)
+#define RTC_ALRMAR_DT_Msk            (0x3UL << RTC_ALRMAR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMAR_DT                RTC_ALRMAR_DT_Msk
+#define RTC_ALRMAR_DT_0              (0x1UL << RTC_ALRMAR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMAR_DT_1              (0x2UL << RTC_ALRMAR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMAR_DU_Pos            (24U)
+#define RTC_ALRMAR_DU_Msk            (0xFUL << RTC_ALRMAR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMAR_DU                RTC_ALRMAR_DU_Msk
+#define RTC_ALRMAR_DU_0              (0x1UL << RTC_ALRMAR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMAR_DU_1              (0x2UL << RTC_ALRMAR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMAR_DU_2              (0x4UL << RTC_ALRMAR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMAR_DU_3              (0x8UL << RTC_ALRMAR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMAR_MSK3_Pos          (23U)
+#define RTC_ALRMAR_MSK3_Msk          (0x1UL << RTC_ALRMAR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMAR_MSK3              RTC_ALRMAR_MSK3_Msk
+#define RTC_ALRMAR_PM_Pos            (22U)
+#define RTC_ALRMAR_PM_Msk            (0x1UL << RTC_ALRMAR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMAR_PM                RTC_ALRMAR_PM_Msk
+#define RTC_ALRMAR_HT_Pos            (20U)
+#define RTC_ALRMAR_HT_Msk            (0x3UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMAR_HT                RTC_ALRMAR_HT_Msk
+#define RTC_ALRMAR_HT_0              (0x1UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMAR_HT_1              (0x2UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMAR_HU_Pos            (16U)
+#define RTC_ALRMAR_HU_Msk            (0xFUL << RTC_ALRMAR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMAR_HU                RTC_ALRMAR_HU_Msk
+#define RTC_ALRMAR_HU_0              (0x1UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMAR_HU_1              (0x2UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMAR_HU_2              (0x4UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMAR_HU_3              (0x8UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMAR_MSK2_Pos          (15U)
+#define RTC_ALRMAR_MSK2_Msk          (0x1UL << RTC_ALRMAR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMAR_MSK2              RTC_ALRMAR_MSK2_Msk
+#define RTC_ALRMAR_MNT_Pos           (12U)
+#define RTC_ALRMAR_MNT_Msk           (0x7UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMAR_MNT               RTC_ALRMAR_MNT_Msk
+#define RTC_ALRMAR_MNT_0             (0x1UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMAR_MNT_1             (0x2UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMAR_MNT_2             (0x4UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMAR_MNU_Pos           (8U)
+#define RTC_ALRMAR_MNU_Msk           (0xFUL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMAR_MNU               RTC_ALRMAR_MNU_Msk
+#define RTC_ALRMAR_MNU_0             (0x1UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMAR_MNU_1             (0x2UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMAR_MNU_2             (0x4UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMAR_MNU_3             (0x8UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMAR_MSK1_Pos          (7U)
+#define RTC_ALRMAR_MSK1_Msk          (0x1UL << RTC_ALRMAR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMAR_MSK1              RTC_ALRMAR_MSK1_Msk
+#define RTC_ALRMAR_ST_Pos            (4U)
+#define RTC_ALRMAR_ST_Msk            (0x7UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMAR_ST                RTC_ALRMAR_ST_Msk
+#define RTC_ALRMAR_ST_0              (0x1UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMAR_ST_1              (0x2UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMAR_ST_2              (0x4UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMAR_SU_Pos            (0U)
+#define RTC_ALRMAR_SU_Msk            (0xFUL << RTC_ALRMAR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMAR_SU                RTC_ALRMAR_SU_Msk
+#define RTC_ALRMAR_SU_0              (0x1UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMAR_SU_1              (0x2UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMAR_SU_2              (0x4UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMAR_SU_3              (0x8UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMASSR_MASKSS_Pos      (24U)
+#define RTC_ALRMASSR_MASKSS_Msk      (0xFUL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMASSR_MASKSS          RTC_ALRMASSR_MASKSS_Msk
+#define RTC_ALRMASSR_MASKSS_0        (0x1UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMASSR_MASKSS_1        (0x2UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMASSR_MASKSS_2        (0x4UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMASSR_MASKSS_3        (0x8UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMASSR_SS_Pos          (0U)
+#define RTC_ALRMASSR_SS_Msk          (0x7FFFUL << RTC_ALRMASSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMASSR_SS              RTC_ALRMASSR_SS_Msk
+
+/********************  Bits definition for RTC_ALRMBR register  ***************/
+#define RTC_ALRMBR_MSK4_Pos          (31U)
+#define RTC_ALRMBR_MSK4_Msk          (0x1UL << RTC_ALRMBR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMBR_MSK4              RTC_ALRMBR_MSK4_Msk
+#define RTC_ALRMBR_WDSEL_Pos         (30U)
+#define RTC_ALRMBR_WDSEL_Msk         (0x1UL << RTC_ALRMBR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMBR_WDSEL             RTC_ALRMBR_WDSEL_Msk
+#define RTC_ALRMBR_DT_Pos            (28U)
+#define RTC_ALRMBR_DT_Msk            (0x3UL << RTC_ALRMBR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMBR_DT                RTC_ALRMBR_DT_Msk
+#define RTC_ALRMBR_DT_0              (0x1UL << RTC_ALRMBR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMBR_DT_1              (0x2UL << RTC_ALRMBR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMBR_DU_Pos            (24U)
+#define RTC_ALRMBR_DU_Msk            (0xFUL << RTC_ALRMBR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMBR_DU                RTC_ALRMBR_DU_Msk
+#define RTC_ALRMBR_DU_0              (0x1UL << RTC_ALRMBR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMBR_DU_1              (0x2UL << RTC_ALRMBR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMBR_DU_2              (0x4UL << RTC_ALRMBR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMBR_DU_3              (0x8UL << RTC_ALRMBR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMBR_MSK3_Pos          (23U)
+#define RTC_ALRMBR_MSK3_Msk          (0x1UL << RTC_ALRMBR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMBR_MSK3              RTC_ALRMBR_MSK3_Msk
+#define RTC_ALRMBR_PM_Pos            (22U)
+#define RTC_ALRMBR_PM_Msk            (0x1UL << RTC_ALRMBR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMBR_PM                RTC_ALRMBR_PM_Msk
+#define RTC_ALRMBR_HT_Pos            (20U)
+#define RTC_ALRMBR_HT_Msk            (0x3UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMBR_HT                RTC_ALRMBR_HT_Msk
+#define RTC_ALRMBR_HT_0              (0x1UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMBR_HT_1              (0x2UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMBR_HU_Pos            (16U)
+#define RTC_ALRMBR_HU_Msk            (0xFUL << RTC_ALRMBR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMBR_HU                RTC_ALRMBR_HU_Msk
+#define RTC_ALRMBR_HU_0              (0x1UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMBR_HU_1              (0x2UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMBR_HU_2              (0x4UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMBR_HU_3              (0x8UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMBR_MSK2_Pos          (15U)
+#define RTC_ALRMBR_MSK2_Msk          (0x1UL << RTC_ALRMBR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMBR_MSK2              RTC_ALRMBR_MSK2_Msk
+#define RTC_ALRMBR_MNT_Pos           (12U)
+#define RTC_ALRMBR_MNT_Msk           (0x7UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMBR_MNT               RTC_ALRMBR_MNT_Msk
+#define RTC_ALRMBR_MNT_0             (0x1UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMBR_MNT_1             (0x2UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMBR_MNT_2             (0x4UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMBR_MNU_Pos           (8U)
+#define RTC_ALRMBR_MNU_Msk           (0xFUL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMBR_MNU               RTC_ALRMBR_MNU_Msk
+#define RTC_ALRMBR_MNU_0             (0x1UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMBR_MNU_1             (0x2UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMBR_MNU_2             (0x4UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMBR_MNU_3             (0x8UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMBR_MSK1_Pos          (7U)
+#define RTC_ALRMBR_MSK1_Msk          (0x1UL << RTC_ALRMBR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMBR_MSK1              RTC_ALRMBR_MSK1_Msk
+#define RTC_ALRMBR_ST_Pos            (4U)
+#define RTC_ALRMBR_ST_Msk            (0x7UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMBR_ST                RTC_ALRMBR_ST_Msk
+#define RTC_ALRMBR_ST_0              (0x1UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMBR_ST_1              (0x2UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMBR_ST_2              (0x4UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMBR_SU_Pos            (0U)
+#define RTC_ALRMBR_SU_Msk            (0xFUL << RTC_ALRMBR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMBR_SU                RTC_ALRMBR_SU_Msk
+#define RTC_ALRMBR_SU_0              (0x1UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMBR_SU_1              (0x2UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMBR_SU_2              (0x4UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMBR_SU_3              (0x8UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMBSSR_MASKSS_Pos      (24U)
+#define RTC_ALRMBSSR_MASKSS_Msk      (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMBSSR_MASKSS          RTC_ALRMBSSR_MASKSS_Msk
+#define RTC_ALRMBSSR_MASKSS_0        (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMBSSR_MASKSS_1        (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMBSSR_MASKSS_2        (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMBSSR_MASKSS_3        (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMBSSR_SS_Pos          (0U)
+#define RTC_ALRMBSSR_SS_Msk          (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMBSSR_SS              RTC_ALRMBSSR_SS_Msk
+
+/********************  Bits definition for RTC_SR register  *******************/
+#define RTC_SR_ITSF_Pos              (5U)
+#define RTC_SR_ITSF_Msk              (0x1UL << RTC_SR_ITSF_Pos)                /*!< 0x00000020 */
+#define RTC_SR_ITSF                  RTC_SR_ITSF_Msk
+#define RTC_SR_TSOVF_Pos             (4U)
+#define RTC_SR_TSOVF_Msk             (0x1UL << RTC_SR_TSOVF_Pos)               /*!< 0x00000010 */
+#define RTC_SR_TSOVF                 RTC_SR_TSOVF_Msk                          /*!< Timestamp overflow flag > */
+#define RTC_SR_TSF_Pos               (3U)
+#define RTC_SR_TSF_Msk               (0x1UL << RTC_SR_TSF_Pos)                 /*!< 0x00000008 */
+#define RTC_SR_TSF                   RTC_SR_TSF_Msk                            /*!< Timestamp flag > */
+#define RTC_SR_WUTF_Pos              (2U)
+#define RTC_SR_WUTF_Msk              (0x1UL << RTC_SR_WUTF_Pos)                /*!< 0x00000004 */
+#define RTC_SR_WUTF                  RTC_SR_WUTF_Msk                           /*!< Wakeup timer flag > */
+#define RTC_SR_ALRBF_Pos             (1U)
+#define RTC_SR_ALRBF_Msk             (0x1UL << RTC_SR_ALRBF_Pos)               /*!< 0x00000002 */
+#define RTC_SR_ALRBF                 RTC_SR_ALRBF_Msk
+#define RTC_SR_ALRAF_Pos             (0U)
+#define RTC_SR_ALRAF_Msk             (0x1UL << RTC_SR_ALRAF_Pos)               /*!< 0x00000001 */
+#define RTC_SR_ALRAF                 RTC_SR_ALRAF_Msk
+
+/********************  Bits definition for RTC_MISR register  *****************/
+#define RTC_MISR_ITSMF_Pos           (5U)
+#define RTC_MISR_ITSMF_Msk           (0x1UL << RTC_MISR_ITSMF_Pos)             /*!< 0x00000020 */
+#define RTC_MISR_ITSMF               RTC_MISR_ITSMF_Msk
+#define RTC_MISR_TSOVMF_Pos          (4U)
+#define RTC_MISR_TSOVMF_Msk          (0x1UL << RTC_MISR_TSOVMF_Pos)            /*!< 0x00000010 */
+#define RTC_MISR_TSOVMF              RTC_MISR_TSOVMF_Msk                       /*!< Timestamp overflow masked flag > */
+#define RTC_MISR_TSMF_Pos            (3U)
+#define RTC_MISR_TSMF_Msk            (0x1UL << RTC_MISR_TSMF_Pos)              /*!< 0x00000008 */
+#define RTC_MISR_TSMF                RTC_MISR_TSMF_Msk                         /*!< Timestamp masked flag > */
+#define RTC_MISR_WUTMF_Pos           (2U)
+#define RTC_MISR_WUTMF_Msk           (0x1UL << RTC_MISR_WUTMF_Pos)             /*!< 0x00000004 */
+#define RTC_MISR_WUTMF               RTC_MISR_WUTMF_Msk                        /*!< Wakeup timer masked flag > */
+#define RTC_MISR_ALRBMF_Pos          (1U)
+#define RTC_MISR_ALRBMF_Msk          (0x1UL << RTC_MISR_ALRBMF_Pos)            /*!< 0x00000002 */
+#define RTC_MISR_ALRBMF              RTC_MISR_ALRBMF_Msk
+#define RTC_MISR_ALRAMF_Pos          (0U)
+#define RTC_MISR_ALRAMF_Msk          (0x1UL << RTC_MISR_ALRAMF_Pos)            /*!< 0x00000001 */
+#define RTC_MISR_ALRAMF              RTC_MISR_ALRAMF_Msk
+
+/********************  Bits definition for RTC_SCR register  ******************/
+#define RTC_SCR_CITSF_Pos            (5U)
+#define RTC_SCR_CITSF_Msk            (0x1UL << RTC_SCR_CITSF_Pos)              /*!< 0x00000020 */
+#define RTC_SCR_CITSF                RTC_SCR_CITSF_Msk
+#define RTC_SCR_CTSOVF_Pos           (4U)
+#define RTC_SCR_CTSOVF_Msk           (0x1UL << RTC_SCR_CTSOVF_Pos)             /*!< 0x00000010 */
+#define RTC_SCR_CTSOVF               RTC_SCR_CTSOVF_Msk                        /*!< Clear timestamp overflow flag > */
+#define RTC_SCR_CTSF_Pos             (3U)
+#define RTC_SCR_CTSF_Msk             (0x1UL << RTC_SCR_CTSF_Pos)               /*!< 0x00000008 */
+#define RTC_SCR_CTSF                 RTC_SCR_CTSF_Msk                          /*!< Clear timestamp flag > */
+#define RTC_SCR_CWUTF_Pos            (2U)
+#define RTC_SCR_CWUTF_Msk            (0x1UL << RTC_SCR_CWUTF_Pos)              /*!< 0x00000004 */
+#define RTC_SCR_CWUTF                RTC_SCR_CWUTF_Msk                         /*!< Clear wakeup timer flag > */
+#define RTC_SCR_CALRBF_Pos           (1U)
+#define RTC_SCR_CALRBF_Msk           (0x1UL << RTC_SCR_CALRBF_Pos)             /*!< 0x00000002 */
+#define RTC_SCR_CALRBF               RTC_SCR_CALRBF_Msk
+#define RTC_SCR_CALRAF_Pos           (0U)
+#define RTC_SCR_CALRAF_Msk           (0x1UL << RTC_SCR_CALRAF_Pos)             /*!< 0x00000001 */
+#define RTC_SCR_CALRAF               RTC_SCR_CALRAF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                     Tamper and backup register (TAMP)                      */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for TAMP_CR1 register  *****************/
+#define TAMP_CR1_TAMP1E_Pos          (0U)
+#define TAMP_CR1_TAMP1E_Msk          (0x1UL << TAMP_CR1_TAMP1E_Pos)             /*!< 0x00000001 */
+#define TAMP_CR1_TAMP1E              TAMP_CR1_TAMP1E_Msk
+#define TAMP_CR1_TAMP2E_Pos          (1U)
+#define TAMP_CR1_TAMP2E_Msk          (0x1UL << TAMP_CR1_TAMP2E_Pos)             /*!< 0x00000002 */
+#define TAMP_CR1_TAMP2E              TAMP_CR1_TAMP2E_Msk
+#define TAMP_CR1_ITAMP3E_Pos         (18U)
+#define TAMP_CR1_ITAMP3E_Msk         (0x1UL << TAMP_CR1_ITAMP3E_Pos)            /*!< 0x00040000 */
+#define TAMP_CR1_ITAMP3E             TAMP_CR1_ITAMP3E_Msk
+#define TAMP_CR1_ITAMP4E_Pos         (19U)
+#define TAMP_CR1_ITAMP4E_Msk         (0x1UL << TAMP_CR1_ITAMP4E_Pos)            /*!< 0x00080000 */
+#define TAMP_CR1_ITAMP4E             TAMP_CR1_ITAMP4E_Msk
+#define TAMP_CR1_ITAMP5E_Pos         (20U)
+#define TAMP_CR1_ITAMP5E_Msk         (0x1UL << TAMP_CR1_ITAMP5E_Pos)            /*!< 0x00100000 */
+#define TAMP_CR1_ITAMP5E             TAMP_CR1_ITAMP5E_Msk
+#define TAMP_CR1_ITAMP6E_Pos         (21U)
+#define TAMP_CR1_ITAMP6E_Msk         (0x1UL << TAMP_CR1_ITAMP6E_Pos)            /*!< 0x00200000 */
+#define TAMP_CR1_ITAMP6E             TAMP_CR1_ITAMP6E_Msk
+
+/********************  Bits definition for TAMP_CR2 register  *****************/
+#define TAMP_CR2_TAMP1NOERASE_Pos    (0U)
+#define TAMP_CR2_TAMP1NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos)       /*!< 0x00000001 */
+#define TAMP_CR2_TAMP1NOERASE        TAMP_CR2_TAMP1NOERASE_Msk
+#define TAMP_CR2_TAMP2NOERASE_Pos    (1U)
+#define TAMP_CR2_TAMP2NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos)       /*!< 0x00000002 */
+#define TAMP_CR2_TAMP2NOERASE        TAMP_CR2_TAMP2NOERASE_Msk
+#define TAMP_CR2_TAMP1MSK_Pos        (16U)
+#define TAMP_CR2_TAMP1MSK_Msk        (0x1UL << TAMP_CR2_TAMP1MSK_Pos)           /*!< 0x00010000 */
+#define TAMP_CR2_TAMP1MSK            TAMP_CR2_TAMP1MSK_Msk
+#define TAMP_CR2_TAMP2MSK_Pos        (17U)
+#define TAMP_CR2_TAMP2MSK_Msk        (0x1UL << TAMP_CR2_TAMP2MSK_Pos)           /*!< 0x00020000 */
+#define TAMP_CR2_TAMP2MSK            TAMP_CR2_TAMP2MSK_Msk
+#define TAMP_CR2_TAMP1TRG_Pos        (24U)
+#define TAMP_CR2_TAMP1TRG_Msk        (0x1UL << TAMP_CR2_TAMP1TRG_Pos)           /*!< 0x01000000 */
+#define TAMP_CR2_TAMP1TRG            TAMP_CR2_TAMP1TRG_Msk
+#define TAMP_CR2_TAMP2TRG_Pos        (25U)
+#define TAMP_CR2_TAMP2TRG_Msk        (0x1UL << TAMP_CR2_TAMP2TRG_Pos)           /*!< 0x02000000 */
+#define TAMP_CR2_TAMP2TRG            TAMP_CR2_TAMP2TRG_Msk
+
+/********************  Bits definition for TAMP_FLTCR register  ***************/
+#define TAMP_FLTCR_TAMPFREQ_0        0x00000001U
+#define TAMP_FLTCR_TAMPFREQ_1        0x00000002U
+#define TAMP_FLTCR_TAMPFREQ_2        0x00000004U
+#define TAMP_FLTCR_TAMPFREQ_Pos      (0U)
+#define TAMP_FLTCR_TAMPFREQ_Msk      (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos)         /*!< 0x00000007 */
+#define TAMP_FLTCR_TAMPFREQ          TAMP_FLTCR_TAMPFREQ_Msk
+#define TAMP_FLTCR_TAMPFLT_0         0x00000008U
+#define TAMP_FLTCR_TAMPFLT_1         0x00000010U
+#define TAMP_FLTCR_TAMPFLT_Pos       (3U)
+#define TAMP_FLTCR_TAMPFLT_Msk       (0x3UL << TAMP_FLTCR_TAMPFLT_Pos)          /*!< 0x00000018 */
+#define TAMP_FLTCR_TAMPFLT           TAMP_FLTCR_TAMPFLT_Msk
+#define TAMP_FLTCR_TAMPPRCH_0        0x00000020U
+#define TAMP_FLTCR_TAMPPRCH_1        0x00000040U
+#define TAMP_FLTCR_TAMPPRCH_Pos      (5U)
+#define TAMP_FLTCR_TAMPPRCH_Msk      (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos)         /*!< 0x00000060 */
+#define TAMP_FLTCR_TAMPPRCH          TAMP_FLTCR_TAMPPRCH_Msk
+#define TAMP_FLTCR_TAMPPUDIS_Pos     (7U)
+#define TAMP_FLTCR_TAMPPUDIS_Msk     (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos)        /*!< 0x00000080 */
+#define TAMP_FLTCR_TAMPPUDIS         TAMP_FLTCR_TAMPPUDIS_Msk
+
+/********************  Bits definition for TAMP_IER register  *****************/
+#define TAMP_IER_TAMP1IE_Pos         (0U)
+#define TAMP_IER_TAMP1IE_Msk         (0x1UL << TAMP_IER_TAMP1IE_Pos)            /*!< 0x00000001 */
+#define TAMP_IER_TAMP1IE             TAMP_IER_TAMP1IE_Msk
+#define TAMP_IER_TAMP2IE_Pos         (1U)
+#define TAMP_IER_TAMP2IE_Msk         (0x1UL << TAMP_IER_TAMP2IE_Pos)            /*!< 0x00000002 */
+#define TAMP_IER_TAMP2IE             TAMP_IER_TAMP2IE_Msk
+#define TAMP_IER_ITAMP3IE_Pos        (18U)
+#define TAMP_IER_ITAMP3IE_Msk        (0x1UL << TAMP_IER_ITAMP3IE_Pos)           /*!< 0x00040000 */
+#define TAMP_IER_ITAMP3IE            TAMP_IER_ITAMP3IE_Msk
+#define TAMP_IER_ITAMP4IE_Pos        (19U)
+#define TAMP_IER_ITAMP4IE_Msk        (0x1UL << TAMP_IER_ITAMP4IE_Pos)           /*!< 0x00080000 */
+#define TAMP_IER_ITAMP4IE            TAMP_IER_ITAMP4IE_Msk
+#define TAMP_IER_ITAMP5IE_Pos        (20U)
+#define TAMP_IER_ITAMP5IE_Msk        (0x1UL << TAMP_IER_ITAMP5IE_Pos)           /*!< 0x00100000 */
+#define TAMP_IER_ITAMP5IE            TAMP_IER_ITAMP5IE_Msk
+#define TAMP_IER_ITAMP6IE_Pos        (21U)
+#define TAMP_IER_ITAMP6IE_Msk        (0x1UL << TAMP_IER_ITAMP6IE_Pos)           /*!< 0x00200000 */
+#define TAMP_IER_ITAMP6IE            TAMP_IER_ITAMP6IE_Msk
+
+/********************  Bits definition for TAMP_SR register  ******************/
+#define TAMP_SR_TAMP1F_Pos           (0U)
+#define TAMP_SR_TAMP1F_Msk           (0x1UL << TAMP_SR_TAMP1F_Pos)              /*!< 0x00000001 */
+#define TAMP_SR_TAMP1F               TAMP_SR_TAMP1F_Msk
+#define TAMP_SR_TAMP2F_Pos           (1U)
+#define TAMP_SR_TAMP2F_Msk           (0x1UL << TAMP_SR_TAMP2F_Pos)              /*!< 0x00000002 */
+#define TAMP_SR_TAMP2F               TAMP_SR_TAMP2F_Msk
+#define TAMP_SR_ITAMP3F_Pos          (18U)
+#define TAMP_SR_ITAMP3F_Msk          (0x1UL << TAMP_SR_ITAMP3F_Pos)             /*!< 0x00040000 */
+#define TAMP_SR_ITAMP3F              TAMP_SR_ITAMP3F_Msk
+#define TAMP_SR_ITAMP4F_Pos          (19U)
+#define TAMP_SR_ITAMP4F_Msk          (0x1UL << TAMP_SR_ITAMP4F_Pos)             /*!< 0x00080000 */
+#define TAMP_SR_ITAMP4F              TAMP_SR_ITAMP4F_Msk
+#define TAMP_SR_ITAMP5F_Pos          (20U)
+#define TAMP_SR_ITAMP5F_Msk          (0x1UL << TAMP_SR_ITAMP5F_Pos)             /*!< 0x00100000 */
+#define TAMP_SR_ITAMP5F              TAMP_SR_ITAMP5F_Msk
+#define TAMP_SR_ITAMP6F_Pos          (21U)
+#define TAMP_SR_ITAMP6F_Msk          (0x1UL << TAMP_SR_ITAMP6F_Pos)             /*!< 0x00200000 */
+#define TAMP_SR_ITAMP6F              TAMP_SR_ITAMP6F_Msk
+
+/********************  Bits definition for TAMP_MISR register  ****************/
+#define TAMP_MISR_TAMP1MF_Pos        (0U)
+#define TAMP_MISR_TAMP1MF_Msk        (0x1UL << TAMP_MISR_TAMP1MF_Pos)           /*!< 0x00000001 */
+#define TAMP_MISR_TAMP1MF            TAMP_MISR_TAMP1MF_Msk
+#define TAMP_MISR_TAMP2MF_Pos        (1U)
+#define TAMP_MISR_TAMP2MF_Msk        (0x1UL << TAMP_MISR_TAMP2MF_Pos)           /*!< 0x00000002 */
+#define TAMP_MISR_TAMP2MF            TAMP_MISR_TAMP2MF_Msk
+#define TAMP_MISR_ITAMP3MF_Pos       (18U)
+#define TAMP_MISR_ITAMP3MF_Msk       (0x1UL << TAMP_MISR_ITAMP3MF_Pos)          /*!< 0x00040000 */
+#define TAMP_MISR_ITAMP3MF           TAMP_MISR_ITAMP3MF_Msk
+#define TAMP_MISR_ITAMP4MF_Pos       (19U)
+#define TAMP_MISR_ITAMP4MF_Msk       (0x1UL << TAMP_MISR_ITAMP4MF_Pos)          /*!< 0x00080000 */
+#define TAMP_MISR_ITAMP4MF           TAMP_MISR_ITAMP4MF_Msk
+#define TAMP_MISR_ITAMP5MF_Pos       (20U)
+#define TAMP_MISR_ITAMP5MF_Msk       (0x1UL << TAMP_MISR_ITAMP5MF_Pos)          /*!< 0x00100000 */
+#define TAMP_MISR_ITAMP5MF           TAMP_MISR_ITAMP5MF_Msk
+#define TAMP_MISR_ITAMP6MF_Pos       (21U)
+#define TAMP_MISR_ITAMP6MF_Msk       (0x1UL << TAMP_MISR_ITAMP6MF_Pos)          /*!< 0x00200000 */
+#define TAMP_MISR_ITAMP6MF           TAMP_MISR_ITAMP6MF_Msk
+
+/********************  Bits definition for TAMP_SCR register  *****************/
+#define TAMP_SCR_CTAMP1F_Pos         (0U)
+#define TAMP_SCR_CTAMP1F_Msk         (0x1UL << TAMP_SCR_CTAMP1F_Pos)            /*!< 0x00000001 */
+#define TAMP_SCR_CTAMP1F             TAMP_SCR_CTAMP1F_Msk
+#define TAMP_SCR_CTAMP2F_Pos         (1U)
+#define TAMP_SCR_CTAMP2F_Msk         (0x1UL << TAMP_SCR_CTAMP2F_Pos)            /*!< 0x00000002 */
+#define TAMP_SCR_CTAMP2F             TAMP_SCR_CTAMP2F_Msk
+#define TAMP_SCR_CITAMP3F_Pos        (18U)
+#define TAMP_SCR_CITAMP3F_Msk        (0x1UL << TAMP_SCR_CITAMP3F_Pos)           /*!< 0x00040000 */
+#define TAMP_SCR_CITAMP3F            TAMP_SCR_CITAMP3F_Msk
+#define TAMP_SCR_CITAMP4F_Pos        (19U)
+#define TAMP_SCR_CITAMP4F_Msk        (0x1UL << TAMP_SCR_CITAMP4F_Pos)           /*!< 0x00080000 */
+#define TAMP_SCR_CITAMP4F            TAMP_SCR_CITAMP4F_Msk
+#define TAMP_SCR_CITAMP5F_Pos        (20U)
+#define TAMP_SCR_CITAMP5F_Msk        (0x1UL << TAMP_SCR_CITAMP5F_Pos)           /*!< 0x00100000 */
+#define TAMP_SCR_CITAMP5F            TAMP_SCR_CITAMP5F_Msk
+#define TAMP_SCR_CITAMP6F_Pos        (21U)
+#define TAMP_SCR_CITAMP6F_Msk        (0x1UL << TAMP_SCR_CITAMP6F_Pos)           /*!< 0x00200000 */
+#define TAMP_SCR_CITAMP6F            TAMP_SCR_CITAMP6F_Msk
+
+/********************  Bits definition for TAMP_BKP0R register  ***************/
+#define TAMP_BKP0R_Pos               (0U)
+#define TAMP_BKP0R_Msk               (0xFFFFFFFFUL << TAMP_BKP0R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP0R                   TAMP_BKP0R_Msk
+
+/********************  Bits definition for TAMP_BKP1R register  ***************/
+#define TAMP_BKP1R_Pos               (0U)
+#define TAMP_BKP1R_Msk               (0xFFFFFFFFUL << TAMP_BKP1R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP1R                   TAMP_BKP1R_Msk
+
+/********************  Bits definition for TAMP_BKP2R register  ***************/
+#define TAMP_BKP2R_Pos               (0U)
+#define TAMP_BKP2R_Msk               (0xFFFFFFFFUL << TAMP_BKP2R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP2R                   TAMP_BKP2R_Msk
+
+/********************  Bits definition for TAMP_BKP3R register  ***************/
+#define TAMP_BKP3R_Pos               (0U)
+#define TAMP_BKP3R_Msk               (0xFFFFFFFFUL << TAMP_BKP3R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP3R                   TAMP_BKP3R_Msk
+
+/********************  Bits definition for TAMP_BKP4R register  ***************/
+#define TAMP_BKP4R_Pos               (0U)
+#define TAMP_BKP4R_Msk               (0xFFFFFFFFUL << TAMP_BKP4R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP4R                   TAMP_BKP4R_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Serial Peripheral Interface (SPI)                   */
+/*                                                                            */
+/******************************************************************************/
+/*
+ * @brief Specific device feature definitions (not present on all devices in the STM32G0 series)
+ */
+#define SPI_I2S_SUPPORT                       /*!< I2S support */
+
+/*******************  Bit definition for SPI_CR1 register  ********************/
+#define SPI_CR1_CPHA_Pos            (0U)
+#define SPI_CR1_CPHA_Msk            (0x1UL << SPI_CR1_CPHA_Pos)                /*!< 0x00000001 */
+#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           /*!<Clock Phase      */
+#define SPI_CR1_CPOL_Pos            (1U)
+#define SPI_CR1_CPOL_Msk            (0x1UL << SPI_CR1_CPOL_Pos)                /*!< 0x00000002 */
+#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           /*!<Clock Polarity   */
+#define SPI_CR1_MSTR_Pos            (2U)
+#define SPI_CR1_MSTR_Msk            (0x1UL << SPI_CR1_MSTR_Pos)                /*!< 0x00000004 */
+#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           /*!<Master Selection */
+
+#define SPI_CR1_BR_Pos              (3U)
+#define SPI_CR1_BR_Msk              (0x7UL << SPI_CR1_BR_Pos)                  /*!< 0x00000038 */
+#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             /*!<BR[2:0] bits (Baud Rate Control) */
+#define SPI_CR1_BR_0                (0x1UL << SPI_CR1_BR_Pos)                  /*!< 0x00000008 */
+#define SPI_CR1_BR_1                (0x2UL << SPI_CR1_BR_Pos)                  /*!< 0x00000010 */
+#define SPI_CR1_BR_2                (0x4UL << SPI_CR1_BR_Pos)                  /*!< 0x00000020 */
+
+#define SPI_CR1_SPE_Pos             (6U)
+#define SPI_CR1_SPE_Msk             (0x1UL << SPI_CR1_SPE_Pos)                 /*!< 0x00000040 */
+#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            /*!<SPI Enable                          */
+#define SPI_CR1_LSBFIRST_Pos        (7U)
+#define SPI_CR1_LSBFIRST_Msk        (0x1UL << SPI_CR1_LSBFIRST_Pos)            /*!< 0x00000080 */
+#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       /*!<Frame Format                        */
+#define SPI_CR1_SSI_Pos             (8U)
+#define SPI_CR1_SSI_Msk             (0x1UL << SPI_CR1_SSI_Pos)                 /*!< 0x00000100 */
+#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            /*!<Internal slave select               */
+#define SPI_CR1_SSM_Pos             (9U)
+#define SPI_CR1_SSM_Msk             (0x1UL << SPI_CR1_SSM_Pos)                 /*!< 0x00000200 */
+#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            /*!<Software slave management           */
+#define SPI_CR1_RXONLY_Pos          (10U)
+#define SPI_CR1_RXONLY_Msk          (0x1UL << SPI_CR1_RXONLY_Pos)              /*!< 0x00000400 */
+#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         /*!<Receive only                        */
+#define SPI_CR1_CRCL_Pos            (11U)
+#define SPI_CR1_CRCL_Msk            (0x1UL << SPI_CR1_CRCL_Pos)                /*!< 0x00000800 */
+#define SPI_CR1_CRCL                SPI_CR1_CRCL_Msk                           /*!< CRC Length */
+#define SPI_CR1_CRCNEXT_Pos         (12U)
+#define SPI_CR1_CRCNEXT_Msk         (0x1UL << SPI_CR1_CRCNEXT_Pos)             /*!< 0x00001000 */
+#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        /*!<Transmit CRC next                   */
+#define SPI_CR1_CRCEN_Pos           (13U)
+#define SPI_CR1_CRCEN_Msk           (0x1UL << SPI_CR1_CRCEN_Pos)               /*!< 0x00002000 */
+#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          /*!<Hardware CRC calculation enable     */
+#define SPI_CR1_BIDIOE_Pos          (14U)
+#define SPI_CR1_BIDIOE_Msk          (0x1UL << SPI_CR1_BIDIOE_Pos)              /*!< 0x00004000 */
+#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         /*!<Output enable in bidirectional mode */
+#define SPI_CR1_BIDIMODE_Pos        (15U)
+#define SPI_CR1_BIDIMODE_Msk        (0x1UL << SPI_CR1_BIDIMODE_Pos)            /*!< 0x00008000 */
+#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       /*!<Bidirectional data mode enable      */
+
+/*******************  Bit definition for SPI_CR2 register  ********************/
+#define SPI_CR2_RXDMAEN_Pos         (0U)
+#define SPI_CR2_RXDMAEN_Msk         (0x1UL << SPI_CR2_RXDMAEN_Pos)             /*!< 0x00000001 */
+#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        /*!< Rx Buffer DMA Enable */
+#define SPI_CR2_TXDMAEN_Pos         (1U)
+#define SPI_CR2_TXDMAEN_Msk         (0x1UL << SPI_CR2_TXDMAEN_Pos)             /*!< 0x00000002 */
+#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        /*!< Tx Buffer DMA Enable */
+#define SPI_CR2_SSOE_Pos            (2U)
+#define SPI_CR2_SSOE_Msk            (0x1UL << SPI_CR2_SSOE_Pos)                /*!< 0x00000004 */
+#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           /*!< SS Output Enable */
+#define SPI_CR2_NSSP_Pos            (3U)
+#define SPI_CR2_NSSP_Msk            (0x1UL << SPI_CR2_NSSP_Pos)                /*!< 0x00000008 */
+#define SPI_CR2_NSSP                SPI_CR2_NSSP_Msk                           /*!< NSS pulse management Enable */
+#define SPI_CR2_FRF_Pos             (4U)
+#define SPI_CR2_FRF_Msk             (0x1UL << SPI_CR2_FRF_Pos)                 /*!< 0x00000010 */
+#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            /*!< Frame Format Enable */
+#define SPI_CR2_ERRIE_Pos           (5U)
+#define SPI_CR2_ERRIE_Msk           (0x1UL << SPI_CR2_ERRIE_Pos)               /*!< 0x00000020 */
+#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          /*!< Error Interrupt Enable */
+#define SPI_CR2_RXNEIE_Pos          (6U)
+#define SPI_CR2_RXNEIE_Msk          (0x1UL << SPI_CR2_RXNEIE_Pos)              /*!< 0x00000040 */
+#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         /*!< RX buffer Not Empty Interrupt Enable */
+#define SPI_CR2_TXEIE_Pos           (7U)
+#define SPI_CR2_TXEIE_Msk           (0x1UL << SPI_CR2_TXEIE_Pos)               /*!< 0x00000080 */
+#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          /*!< Tx buffer Empty Interrupt Enable */
+#define SPI_CR2_DS_Pos              (8U)
+#define SPI_CR2_DS_Msk              (0xFUL << SPI_CR2_DS_Pos)                  /*!< 0x00000F00 */
+#define SPI_CR2_DS                  SPI_CR2_DS_Msk                             /*!< DS[3:0] Data Size */
+#define SPI_CR2_DS_0                (0x1UL << SPI_CR2_DS_Pos)                  /*!< 0x00000100 */
+#define SPI_CR2_DS_1                (0x2UL << SPI_CR2_DS_Pos)                  /*!< 0x00000200 */
+#define SPI_CR2_DS_2                (0x4UL << SPI_CR2_DS_Pos)                  /*!< 0x00000400 */
+#define SPI_CR2_DS_3                (0x8UL << SPI_CR2_DS_Pos)                  /*!< 0x00000800 */
+#define SPI_CR2_FRXTH_Pos           (12U)
+#define SPI_CR2_FRXTH_Msk           (0x1UL << SPI_CR2_FRXTH_Pos)               /*!< 0x00001000 */
+#define SPI_CR2_FRXTH               SPI_CR2_FRXTH_Msk                          /*!< FIFO reception Threshold */
+#define SPI_CR2_LDMARX_Pos          (13U)
+#define SPI_CR2_LDMARX_Msk          (0x1UL << SPI_CR2_LDMARX_Pos)              /*!< 0x00002000 */
+#define SPI_CR2_LDMARX              SPI_CR2_LDMARX_Msk                         /*!< Last DMA transfer for reception */
+#define SPI_CR2_LDMATX_Pos          (14U)
+#define SPI_CR2_LDMATX_Msk          (0x1UL << SPI_CR2_LDMATX_Pos)              /*!< 0x00004000 */
+#define SPI_CR2_LDMATX              SPI_CR2_LDMATX_Msk                         /*!< Last DMA transfer for transmission */
+
+/********************  Bit definition for SPI_SR register  ********************/
+#define SPI_SR_RXNE_Pos             (0U)
+#define SPI_SR_RXNE_Msk             (0x1UL << SPI_SR_RXNE_Pos)                 /*!< 0x00000001 */
+#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            /*!< Receive buffer Not Empty */
+#define SPI_SR_TXE_Pos              (1U)
+#define SPI_SR_TXE_Msk              (0x1UL << SPI_SR_TXE_Pos)                  /*!< 0x00000002 */
+#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             /*!< Transmit buffer Empty */
+#define SPI_SR_CHSIDE_Pos           (2U)
+#define SPI_SR_CHSIDE_Msk           (0x1UL << SPI_SR_CHSIDE_Pos)               /*!< 0x00000004 */
+#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          /*!< Channel side */
+#define SPI_SR_UDR_Pos              (3U)
+#define SPI_SR_UDR_Msk              (0x1UL << SPI_SR_UDR_Pos)                  /*!< 0x00000008 */
+#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             /*!< Underrun flag */
+#define SPI_SR_CRCERR_Pos           (4U)
+#define SPI_SR_CRCERR_Msk           (0x1UL << SPI_SR_CRCERR_Pos)               /*!< 0x00000010 */
+#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          /*!< CRC Error flag */
+#define SPI_SR_MODF_Pos             (5U)
+#define SPI_SR_MODF_Msk             (0x1UL << SPI_SR_MODF_Pos)                 /*!< 0x00000020 */
+#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            /*!< Mode fault */
+#define SPI_SR_OVR_Pos              (6U)
+#define SPI_SR_OVR_Msk              (0x1UL << SPI_SR_OVR_Pos)                  /*!< 0x00000040 */
+#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             /*!< Overrun flag */
+#define SPI_SR_BSY_Pos              (7U)
+#define SPI_SR_BSY_Msk              (0x1UL << SPI_SR_BSY_Pos)                  /*!< 0x00000080 */
+#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             /*!< Busy flag */
+#define SPI_SR_FRE_Pos              (8U)
+#define SPI_SR_FRE_Msk              (0x1UL << SPI_SR_FRE_Pos)                  /*!< 0x00000100 */
+#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             /*!< TI frame format error */
+#define SPI_SR_FRLVL_Pos            (9U)
+#define SPI_SR_FRLVL_Msk            (0x3UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000600 */
+#define SPI_SR_FRLVL                SPI_SR_FRLVL_Msk                           /*!< FIFO Reception Level */
+#define SPI_SR_FRLVL_0              (0x1UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000200 */
+#define SPI_SR_FRLVL_1              (0x2UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000400 */
+#define SPI_SR_FTLVL_Pos            (11U)
+#define SPI_SR_FTLVL_Msk            (0x3UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001800 */
+#define SPI_SR_FTLVL                SPI_SR_FTLVL_Msk                           /*!< FIFO Transmission Level */
+#define SPI_SR_FTLVL_0              (0x1UL << SPI_SR_FTLVL_Pos)                /*!< 0x00000800 */
+#define SPI_SR_FTLVL_1              (0x2UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001000 */
+
+/********************  Bit definition for SPI_DR register  ********************/
+#define SPI_DR_DR_Pos               (0U)
+#define SPI_DR_DR_Msk               (0xFFFFUL << SPI_DR_DR_Pos)                /*!< 0x0000FFFF */
+#define SPI_DR_DR                   SPI_DR_DR_Msk                              /*!<Data Register           */
+
+/*******************  Bit definition for SPI_CRCPR register  ******************/
+#define SPI_CRCPR_CRCPOLY_Pos       (0U)
+#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)        /*!< 0x0000FFFF */
+#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      /*!<CRC polynomial register */
+
+/******************  Bit definition for SPI_RXCRCR register  ******************/
+#define SPI_RXCRCR_RXCRC_Pos        (0U)
+#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       /*!<Rx CRC Register         */
+
+/******************  Bit definition for SPI_TXCRCR register  ******************/
+#define SPI_TXCRCR_TXCRC_Pos        (0U)
+#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       /*!<Tx CRC Register         */
+
+/******************  Bit definition for SPI_I2SCFGR register  *****************/
+#define SPI_I2SCFGR_CHLEN_Pos       (0U)
+#define SPI_I2SCFGR_CHLEN_Msk       (0x1UL << SPI_I2SCFGR_CHLEN_Pos)           /*!< 0x00000001 */
+#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      /*!<Channel length (number of bits per audio channel) */
+#define SPI_I2SCFGR_DATLEN_Pos      (1U)
+#define SPI_I2SCFGR_DATLEN_Msk      (0x3UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000006 */
+#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     /*!<DATLEN[1:0] bits (Data length to be transferred) */
+#define SPI_I2SCFGR_DATLEN_0        (0x1UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000002 */
+#define SPI_I2SCFGR_DATLEN_1        (0x2UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000004 */
+#define SPI_I2SCFGR_CKPOL_Pos       (3U)
+#define SPI_I2SCFGR_CKPOL_Msk       (0x1UL << SPI_I2SCFGR_CKPOL_Pos)           /*!< 0x00000008 */
+#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      /*!<steady state clock polarity */
+#define SPI_I2SCFGR_I2SSTD_Pos      (4U)
+#define SPI_I2SCFGR_I2SSTD_Msk      (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000030 */
+#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     /*!<I2SSTD[1:0] bits (I2S standard selection) */
+#define SPI_I2SCFGR_I2SSTD_0        (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000010 */
+#define SPI_I2SCFGR_I2SSTD_1        (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000020 */
+#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)
+#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)         /*!< 0x00000080 */
+#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    /*!<PCM frame synchronization */
+#define SPI_I2SCFGR_I2SCFG_Pos      (8U)
+#define SPI_I2SCFGR_I2SCFG_Msk      (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000300 */
+#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     /*!<I2SCFG[1:0] bits (I2S configuration mode) */
+#define SPI_I2SCFGR_I2SCFG_0        (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000100 */
+#define SPI_I2SCFGR_I2SCFG_1        (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000200 */
+#define SPI_I2SCFGR_I2SE_Pos        (10U)
+#define SPI_I2SCFGR_I2SE_Msk        (0x1UL << SPI_I2SCFGR_I2SE_Pos)            /*!< 0x00000400 */
+#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       /*!<I2S Enable */
+#define SPI_I2SCFGR_I2SMOD_Pos      (11U)
+#define SPI_I2SCFGR_I2SMOD_Msk      (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)          /*!< 0x00000800 */
+#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     /*!<I2S mode selection */
+#define SPI_I2SCFGR_ASTRTEN_Pos     (12U)
+#define SPI_I2SCFGR_ASTRTEN_Msk     (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)         /*!< 0x00001000 */
+#define SPI_I2SCFGR_ASTRTEN         SPI_I2SCFGR_ASTRTEN_Msk                    /*!<Asynchronous start enable */
+
+/******************  Bit definition for SPI_I2SPR register  *******************/
+#define SPI_I2SPR_I2SDIV_Pos        (0U)
+#define SPI_I2SPR_I2SDIV_Msk        (0xFFUL << SPI_I2SPR_I2SDIV_Pos)           /*!< 0x000000FF */
+#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       /*!<I2S Linear prescaler */
+#define SPI_I2SPR_ODD_Pos           (8U)
+#define SPI_I2SPR_ODD_Msk           (0x1UL << SPI_I2SPR_ODD_Pos)               /*!< 0x00000100 */
+#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          /*!<Odd factor for the prescaler */
+#define SPI_I2SPR_MCKOE_Pos         (9U)
+#define SPI_I2SPR_MCKOE_Msk         (0x1UL << SPI_I2SPR_MCKOE_Pos)             /*!< 0x00000200 */
+#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        /*!<Master Clock Output Enable */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 SYSCFG                                     */
+/*                                                                            */
+/******************************************************************************/
+#define SYSCFG_CDEN_SUPPORT
+/*****************  Bit definition for SYSCFG_CFGR1 register  ****************/
+#define SYSCFG_CFGR1_MEM_MODE_Pos             (0U)
+#define SYSCFG_CFGR1_MEM_MODE_Msk             (0x3UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000003 */
+#define SYSCFG_CFGR1_MEM_MODE                 SYSCFG_CFGR1_MEM_MODE_Msk            /*!< SYSCFG_Memory Remap Config */
+#define SYSCFG_CFGR1_MEM_MODE_0               (0x1UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000001 */
+#define SYSCFG_CFGR1_MEM_MODE_1               (0x2UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000002 */
+#define SYSCFG_CFGR1_PA11_RMP_Pos             (3U)
+#define SYSCFG_CFGR1_PA11_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA11_RMP_Pos) /*!< 0x00000008 */
+#define SYSCFG_CFGR1_PA11_RMP                 SYSCFG_CFGR1_PA11_RMP_Msk            /*!< PA11 Remap */
+#define SYSCFG_CFGR1_PA12_RMP_Pos             (4U)
+#define SYSCFG_CFGR1_PA12_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA12_RMP_Pos) /*!< 0x00000010 */
+#define SYSCFG_CFGR1_PA12_RMP                 SYSCFG_CFGR1_PA12_RMP_Msk            /*!< PA12 Remap */
+#define SYSCFG_CFGR1_IR_POL_Pos               (5U)
+#define SYSCFG_CFGR1_IR_POL_Msk               (0x1UL << SYSCFG_CFGR1_IR_POL_Pos) /*!< 0x00000020 */
+#define SYSCFG_CFGR1_IR_POL                   SYSCFG_CFGR1_IR_POL_Msk            /*!< IROut Polarity Selection */
+#define SYSCFG_CFGR1_IR_MOD_Pos               (6U)
+#define SYSCFG_CFGR1_IR_MOD_Msk               (0x3UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x000000C0 */
+#define SYSCFG_CFGR1_IR_MOD                   SYSCFG_CFGR1_IR_MOD_Msk            /*!< IRDA Modulation Envelope signal source selection */
+#define SYSCFG_CFGR1_IR_MOD_0                 (0x1UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000040 */
+#define SYSCFG_CFGR1_IR_MOD_1                 (0x2UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000080 */
+#define SYSCFG_CFGR1_BOOSTEN_Pos              (8U)
+#define SYSCFG_CFGR1_BOOSTEN_Msk              (0x1UL << SYSCFG_CFGR1_BOOSTEN_Pos) /*!< 0x00000100 */
+#define SYSCFG_CFGR1_BOOSTEN                  SYSCFG_CFGR1_BOOSTEN_Msk            /*!< I/O analog switch voltage booster enable */
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Pos          (16U)
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB6_FMP_Pos)  /*!< 0x00010000 */
+#define SYSCFG_CFGR1_I2C_PB6_FMP              SYSCFG_CFGR1_I2C_PB6_FMP_Msk             /*!< I2C PB6 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Pos          (17U)
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB7_FMP_Pos)  /*!< 0x00020000 */
+#define SYSCFG_CFGR1_I2C_PB7_FMP              SYSCFG_CFGR1_I2C_PB7_FMP_Msk             /*!< I2C PB7 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Pos          (18U)
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB8_FMP_Pos)  /*!< 0x00040000 */
+#define SYSCFG_CFGR1_I2C_PB8_FMP              SYSCFG_CFGR1_I2C_PB8_FMP_Msk             /*!< I2C PB8 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Pos          (19U)
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB9_FMP_Pos)  /*!< 0x00080000 */
+#define SYSCFG_CFGR1_I2C_PB9_FMP              SYSCFG_CFGR1_I2C_PB9_FMP_Msk             /*!< I2C PB9 Fast mode plus */
+#define SYSCFG_CFGR1_I2C1_FMP_Pos             (20U)
+#define SYSCFG_CFGR1_I2C1_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C1_FMP_Pos)     /*!< 0x00100000 */
+#define SYSCFG_CFGR1_I2C1_FMP                 SYSCFG_CFGR1_I2C1_FMP_Msk                /*!< Enable Fast Mode Plus on PB10, PB11, PF6 and PF7  */
+#define SYSCFG_CFGR1_I2C2_FMP_Pos             (21U)
+#define SYSCFG_CFGR1_I2C2_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C2_FMP_Pos)     /*!< 0x00200000 */
+#define SYSCFG_CFGR1_I2C2_FMP                 SYSCFG_CFGR1_I2C2_FMP_Msk                /*!< Enable I2C2 Fast mode plus  */
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Pos          (22U)
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PA9_FMP_Pos)  /*!< 0x00400000 */
+#define SYSCFG_CFGR1_I2C_PA9_FMP              SYSCFG_CFGR1_I2C_PA9_FMP_Msk             /*!< Enable Fast Mode Plus on PA9  */
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Pos         (23U)
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Msk         (0x1UL << SYSCFG_CFGR1_I2C_PA10_FMP_Pos) /*!< 0x00800000 */
+#define SYSCFG_CFGR1_I2C_PA10_FMP             SYSCFG_CFGR1_I2C_PA10_FMP_Msk            /*!< Enable Fast Mode Plus on PA10 */
+
+/******************  Bit definition for SYSCFG_CFGR2 register  ****************/
+#define SYSCFG_CFGR2_CLL_Pos                  (0U)
+#define SYSCFG_CFGR2_CLL_Msk                  (0x1UL << SYSCFG_CFGR2_CLL_Pos)   /*!< 0x00000001 */
+#define SYSCFG_CFGR2_CLL                      SYSCFG_CFGR2_CLL_Msk              /*!< Enables and locks the LOCKUP (Hardfault) output of CortexM0 with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_SPL_Pos                  (1U)
+#define SYSCFG_CFGR2_SPL_Msk                  (0x1UL << SYSCFG_CFGR2_SPL_Pos)   /*!< 0x00000002 */
+#define SYSCFG_CFGR2_SPL                      SYSCFG_CFGR2_SPL_Msk              /*!< Enables and locks the SRAM_PARITY error signal with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_ECCL_Pos                 (3U)
+#define SYSCFG_CFGR2_ECCL_Msk                 (0x1UL << SYSCFG_CFGR2_ECCL_Pos)  /*!< 0x00000008 */
+#define SYSCFG_CFGR2_ECCL                     SYSCFG_CFGR2_ECCL_Msk             /*!< ECCL */
+#define SYSCFG_CFGR2_SPF_Pos                  (8U)
+#define SYSCFG_CFGR2_SPF_Msk                  (0x1UL << SYSCFG_CFGR2_SPF_Pos)   /*!< 0x00000100 */
+#define SYSCFG_CFGR2_SPF                      SYSCFG_CFGR2_SPF_Msk              /*!< SRAM Parity error flag */
+#define SYSCFG_CFGR2_SRAM_PE                  SYSCFG_CFGR2_SPF                  /*!< SRAM Parity error flag (define maintained for legacy purpose) */
+
+#define SYSCFG_CFGR2_PA1_CDEN_Pos             (16U)
+#define SYSCFG_CFGR2_PA1_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA1_CDEN_Pos)   /* 0x00010000 */
+#define SYSCFG_CFGR2_PA1_CDEN                 SYSCFG_CFGR2_PA1_CDEN_Msk              /*!< PA[1] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA3_CDEN_Pos             (17U)
+#define SYSCFG_CFGR2_PA3_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA3_CDEN_Pos)   /* 0x00020000 */
+#define SYSCFG_CFGR2_PA3_CDEN                 SYSCFG_CFGR2_PA3_CDEN_Msk              /*!< PA[3] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA5_CDEN_Pos             (18U)
+#define SYSCFG_CFGR2_PA5_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA5_CDEN_Pos)   /* 0x00040000 */
+#define SYSCFG_CFGR2_PA5_CDEN                 SYSCFG_CFGR2_PA5_CDEN_Msk              /*!< PA[5] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA6_CDEN_Pos             (19U)
+#define SYSCFG_CFGR2_PA6_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA6_CDEN_Pos)   /* 0x00080000 */
+#define SYSCFG_CFGR2_PA6_CDEN                 SYSCFG_CFGR2_PA6_CDEN_Msk              /*!< PA[6] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA13_CDEN_Pos            (20U)
+#define SYSCFG_CFGR2_PA13_CDEN_Msk            (0x1UL << SYSCFG_CFGR2_PA13_CDEN_Pos)  /* 0x00100000 */
+#define SYSCFG_CFGR2_PA13_CDEN                 SYSCFG_CFGR2_PA13_CDEN_Msk            /*!< PA[13] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB0_CDEN_Pos             (21U)
+#define SYSCFG_CFGR2_PB0_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB0_CDEN_Pos)   /* 0x00200000 */
+#define SYSCFG_CFGR2_PB0_CDEN                 SYSCFG_CFGR2_PB0_CDEN_Msk              /*!< PB[0] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB1_CDEN_Pos             (22U)
+#define SYSCFG_CFGR2_PB1_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB1_CDEN_Pos)   /* 0x00400000 */
+#define SYSCFG_CFGR2_PB1_CDEN                 SYSCFG_CFGR2_PB1_CDEN_Msk              /*!< PB[1] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB2_CDEN_Pos             (23U)
+#define SYSCFG_CFGR2_PB2_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB2_CDEN_Pos)   /* 0x00800000 */
+#define SYSCFG_CFGR2_PB2_CDEN                 SYSCFG_CFGR2_PB2_CDEN_Msk              /*!< PB[2] Clamping Diode Enable */
+/*****************  Bit definition for SYSCFG_ITLINEx ISR Wrapper register  ****************/
+#define SYSCFG_ITLINE0_SR_EWDG_Pos            (0U)
+#define SYSCFG_ITLINE0_SR_EWDG_Msk            (0x1UL << SYSCFG_ITLINE0_SR_EWDG_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE0_SR_EWDG                SYSCFG_ITLINE0_SR_EWDG_Msk       /*!< EWDG interrupt */
+#define SYSCFG_ITLINE2_SR_TAMPER_Pos          (0U)
+#define SYSCFG_ITLINE2_SR_TAMPER_Msk          (0x1UL << SYSCFG_ITLINE2_SR_TAMPER_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE2_SR_TAMPER              SYSCFG_ITLINE2_SR_TAMPER_Msk     /*!< TAMPER -> exti[21] interrupt */
+#define SYSCFG_ITLINE2_SR_RTC_Pos             (1U)
+#define SYSCFG_ITLINE2_SR_RTC_Msk             (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE2_SR_RTC                 SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos       (0U)
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC           SYSCFG_ITLINE3_SR_FLASH_ECC_Msk  /*!< Flash ITF ECC interrupt */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos       (1U)
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF           SYSCFG_ITLINE3_SR_FLASH_ITF_Msk  /*!< FLASH ITF interrupt */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos        (0U)
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk        (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL            SYSCFG_ITLINE4_SR_CLK_CTRL_Msk   /*!< RCC interrupt */
+#define SYSCFG_ITLINE5_SR_EXTI0_Pos           (0U)
+#define SYSCFG_ITLINE5_SR_EXTI0_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE5_SR_EXTI0               SYSCFG_ITLINE5_SR_EXTI0_Msk      /*!< External Interrupt 0 */
+#define SYSCFG_ITLINE5_SR_EXTI1_Pos           (1U)
+#define SYSCFG_ITLINE5_SR_EXTI1_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE5_SR_EXTI1               SYSCFG_ITLINE5_SR_EXTI1_Msk      /*!< External Interrupt 1 */
+#define SYSCFG_ITLINE6_SR_EXTI2_Pos           (0U)
+#define SYSCFG_ITLINE6_SR_EXTI2_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE6_SR_EXTI2               SYSCFG_ITLINE6_SR_EXTI2_Msk      /*!< External Interrupt 2 */
+#define SYSCFG_ITLINE6_SR_EXTI3_Pos           (1U)
+#define SYSCFG_ITLINE6_SR_EXTI3_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE6_SR_EXTI3               SYSCFG_ITLINE6_SR_EXTI3_Msk      /*!< External Interrupt 3 */
+#define SYSCFG_ITLINE7_SR_EXTI4_Pos           (0U)
+#define SYSCFG_ITLINE7_SR_EXTI4_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE7_SR_EXTI4               SYSCFG_ITLINE7_SR_EXTI4_Msk      /*!< External Interrupt 4 */
+#define SYSCFG_ITLINE7_SR_EXTI5_Pos           (1U)
+#define SYSCFG_ITLINE7_SR_EXTI5_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE7_SR_EXTI5               SYSCFG_ITLINE7_SR_EXTI5_Msk      /*!< External Interrupt 5 */
+#define SYSCFG_ITLINE7_SR_EXTI6_Pos           (2U)
+#define SYSCFG_ITLINE7_SR_EXTI6_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE7_SR_EXTI6               SYSCFG_ITLINE7_SR_EXTI6_Msk      /*!< External Interrupt 6 */
+#define SYSCFG_ITLINE7_SR_EXTI7_Pos           (3U)
+#define SYSCFG_ITLINE7_SR_EXTI7_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE7_SR_EXTI7               SYSCFG_ITLINE7_SR_EXTI7_Msk      /*!< External Interrupt 7 */
+#define SYSCFG_ITLINE7_SR_EXTI8_Pos           (4U)
+#define SYSCFG_ITLINE7_SR_EXTI8_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE7_SR_EXTI8               SYSCFG_ITLINE7_SR_EXTI8_Msk      /*!< External Interrupt 8 */
+#define SYSCFG_ITLINE7_SR_EXTI9_Pos           (5U)
+#define SYSCFG_ITLINE7_SR_EXTI9_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */
+#define SYSCFG_ITLINE7_SR_EXTI9               SYSCFG_ITLINE7_SR_EXTI9_Msk      /*!< External Interrupt 9 */
+#define SYSCFG_ITLINE7_SR_EXTI10_Pos          (6U)
+#define SYSCFG_ITLINE7_SR_EXTI10_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */
+#define SYSCFG_ITLINE7_SR_EXTI10              SYSCFG_ITLINE7_SR_EXTI10_Msk     /*!< External Interrupt 10 */
+#define SYSCFG_ITLINE7_SR_EXTI11_Pos          (7U)
+#define SYSCFG_ITLINE7_SR_EXTI11_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */
+#define SYSCFG_ITLINE7_SR_EXTI11              SYSCFG_ITLINE7_SR_EXTI11_Msk     /*!< External Interrupt 11 */
+#define SYSCFG_ITLINE7_SR_EXTI12_Pos          (8U)
+#define SYSCFG_ITLINE7_SR_EXTI12_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */
+#define SYSCFG_ITLINE7_SR_EXTI12              SYSCFG_ITLINE7_SR_EXTI12_Msk     /*!< External Interrupt 12 */
+#define SYSCFG_ITLINE7_SR_EXTI13_Pos          (9U)
+#define SYSCFG_ITLINE7_SR_EXTI13_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */
+#define SYSCFG_ITLINE7_SR_EXTI13              SYSCFG_ITLINE7_SR_EXTI13_Msk     /*!< External Interrupt 13 */
+#define SYSCFG_ITLINE7_SR_EXTI14_Pos          (10U)
+#define SYSCFG_ITLINE7_SR_EXTI14_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */
+#define SYSCFG_ITLINE7_SR_EXTI14              SYSCFG_ITLINE7_SR_EXTI14_Msk     /*!< External Interrupt 14 */
+#define SYSCFG_ITLINE7_SR_EXTI15_Pos          (11U)
+#define SYSCFG_ITLINE7_SR_EXTI15_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */
+#define SYSCFG_ITLINE7_SR_EXTI15              SYSCFG_ITLINE7_SR_EXTI15_Msk     /*!< External Interrupt 15 */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos        (0U)
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk        (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1            SYSCFG_ITLINE9_SR_DMA1_CH1_Msk   /*!< DMA1 Channel 1 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos       (0U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2           SYSCFG_ITLINE10_SR_DMA1_CH2_Msk  /*!< DMA1 Channel 2 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos       (1U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3           SYSCFG_ITLINE10_SR_DMA1_CH3_Msk  /*!< DMA2 Channel 3 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos        (0U)
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk        (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE11_SR_DMAMUX1            SYSCFG_ITLINE11_SR_DMAMUX1_Msk    /*!< DMAMUX Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos       (1U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4           SYSCFG_ITLINE11_SR_DMA1_CH4_Msk  /*!< DMA1 Channel 4 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos       (2U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5           SYSCFG_ITLINE11_SR_DMA1_CH5_Msk  /*!< DMA1 Channel 5 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH6_Pos       (3U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH6_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH6_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH6           SYSCFG_ITLINE11_SR_DMA1_CH6_Msk  /*!< DMA1 Channel 6 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH7_Pos       (4U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH7_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH7_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH7           SYSCFG_ITLINE11_SR_DMA1_CH7_Msk  /*!< DMA1 Channel 7 Interrupt */
+#define SYSCFG_ITLINE12_SR_ADC_Pos            (0U)
+#define SYSCFG_ITLINE12_SR_ADC_Msk            (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE12_SR_ADC                SYSCFG_ITLINE12_SR_ADC_Msk       /*!< ADC Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos       (0U)
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU           SYSCFG_ITLINE13_SR_TIM1_CCU_Msk  /*!< TIM1 CCU Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos       (1U)
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG           SYSCFG_ITLINE13_SR_TIM1_TRG_Msk  /*!< TIM1 TRG Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos       (2U)
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD           SYSCFG_ITLINE13_SR_TIM1_UPD_Msk  /*!< TIM1 UPD Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos       (3U)
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK           SYSCFG_ITLINE13_SR_TIM1_BRK_Msk  /*!< TIM1 BRK Interrupt */
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos        (0U)
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk        (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE14_SR_TIM1_CC            SYSCFG_ITLINE14_SR_TIM1_CC_Msk   /*!< TIM1 CC Interrupt */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos       (0U)
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk       (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB           SYSCFG_ITLINE16_SR_TIM3_GLB_Msk  /*!< TIM3 GLB Interrupt */
+#define SYSCFG_ITLINE17_SR_TIM6_GLB_Pos       (0U)
+#define SYSCFG_ITLINE17_SR_TIM6_GLB_Msk       (0x1UL << SYSCFG_ITLINE17_SR_TIM6_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE17_SR_TIM6_GLB           SYSCFG_ITLINE17_SR_TIM6_GLB_Msk  /*!< TIM6 GLB Interrupt */
+#define SYSCFG_ITLINE18_SR_TIM7_GLB_Pos       (0U)
+#define SYSCFG_ITLINE18_SR_TIM7_GLB_Msk       (0x1UL << SYSCFG_ITLINE18_SR_TIM7_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE18_SR_TIM7_GLB           SYSCFG_ITLINE18_SR_TIM7_GLB_Msk  /*!< TIM7 GLB Interrupt */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos      (0U)
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk      (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB          SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */
+#define SYSCFG_ITLINE20_SR_TIM15_GLB_Pos      (0U)
+#define SYSCFG_ITLINE20_SR_TIM15_GLB_Msk      (0x1UL << SYSCFG_ITLINE20_SR_TIM15_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE20_SR_TIM15_GLB          SYSCFG_ITLINE20_SR_TIM15_GLB_Msk /*!< TIM15 GLB Interrupt */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos      (0U)
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk      (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB          SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos      (0U)
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk      (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB          SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos       (0U)
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk       (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB           SYSCFG_ITLINE23_SR_I2C1_GLB_Msk  /*!< I2C1 GLB Interrupt -> exti[23] */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos       (0U)
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk       (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB           SYSCFG_ITLINE24_SR_I2C2_GLB_Msk  /*!< I2C2 GLB Interrupt  -> exti[22]*/
+#define SYSCFG_ITLINE25_SR_SPI1_Pos           (0U)
+#define SYSCFG_ITLINE25_SR_SPI1_Msk           (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE25_SR_SPI1               SYSCFG_ITLINE25_SR_SPI1_Msk      /*!< SPI1 Interrupt */
+#define SYSCFG_ITLINE26_SR_SPI2_Pos           (0U)
+#define SYSCFG_ITLINE26_SR_SPI2_Msk           (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE26_SR_SPI2               SYSCFG_ITLINE26_SR_SPI2_Msk      /*!< SPI2  Interrupt */
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos     (0U)
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk     (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE27_SR_USART1_GLB         SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos     (0U)
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk     (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE28_SR_USART2_GLB         SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    TIM                                     */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for TIM_CR1 register  ********************/
+#define TIM_CR1_CEN_Pos           (0U)
+#define TIM_CR1_CEN_Msk           (0x1UL << TIM_CR1_CEN_Pos)                   /*!< 0x00000001 */
+#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              /*!<Counter enable */
+#define TIM_CR1_UDIS_Pos          (1U)
+#define TIM_CR1_UDIS_Msk          (0x1UL << TIM_CR1_UDIS_Pos)                  /*!< 0x00000002 */
+#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             /*!<Update disable */
+#define TIM_CR1_URS_Pos           (2U)
+#define TIM_CR1_URS_Msk           (0x1UL << TIM_CR1_URS_Pos)                   /*!< 0x00000004 */
+#define TIM_CR1_URS               TIM_CR1_URS_Msk                              /*!<Update request source */
+#define TIM_CR1_OPM_Pos           (3U)
+#define TIM_CR1_OPM_Msk           (0x1UL << TIM_CR1_OPM_Pos)                   /*!< 0x00000008 */
+#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              /*!<One pulse mode */
+#define TIM_CR1_DIR_Pos           (4U)
+#define TIM_CR1_DIR_Msk           (0x1UL << TIM_CR1_DIR_Pos)                   /*!< 0x00000010 */
+#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              /*!<Direction */
+
+#define TIM_CR1_CMS_Pos           (5U)
+#define TIM_CR1_CMS_Msk           (0x3UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000060 */
+#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              /*!<CMS[1:0] bits (Center-aligned mode selection) */
+#define TIM_CR1_CMS_0             (0x1UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR1_CMS_1             (0x2UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR1_ARPE_Pos          (7U)
+#define TIM_CR1_ARPE_Msk          (0x1UL << TIM_CR1_ARPE_Pos)                  /*!< 0x00000080 */
+#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             /*!<Auto-reload preload enable */
+
+#define TIM_CR1_CKD_Pos           (8U)
+#define TIM_CR1_CKD_Msk           (0x3UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000300 */
+#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              /*!<CKD[1:0] bits (clock division) */
+#define TIM_CR1_CKD_0             (0x1UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000100 */
+#define TIM_CR1_CKD_1             (0x2UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000200 */
+
+#define TIM_CR1_UIFREMAP_Pos      (11U)
+#define TIM_CR1_UIFREMAP_Msk      (0x1UL << TIM_CR1_UIFREMAP_Pos)              /*!< 0x00000800 */
+#define TIM_CR1_UIFREMAP          TIM_CR1_UIFREMAP_Msk                         /*!<Update interrupt flag remap */
+
+/*******************  Bit definition for TIM_CR2 register  ********************/
+#define TIM_CR2_CCPC_Pos          (0U)
+#define TIM_CR2_CCPC_Msk          (0x1UL << TIM_CR2_CCPC_Pos)                  /*!< 0x00000001 */
+#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             /*!<Capture/Compare Preloaded Control */
+#define TIM_CR2_CCUS_Pos          (2U)
+#define TIM_CR2_CCUS_Msk          (0x1UL << TIM_CR2_CCUS_Pos)                  /*!< 0x00000004 */
+#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             /*!<Capture/Compare Control Update Selection */
+#define TIM_CR2_CCDS_Pos          (3U)
+#define TIM_CR2_CCDS_Msk          (0x1UL << TIM_CR2_CCDS_Pos)                  /*!< 0x00000008 */
+#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             /*!<Capture/Compare DMA Selection */
+
+#define TIM_CR2_MMS_Pos           (4U)
+#define TIM_CR2_MMS_Msk           (0x7UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000070 */
+#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS_0             (0x1UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000010 */
+#define TIM_CR2_MMS_1             (0x2UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR2_MMS_2             (0x4UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR2_TI1S_Pos          (7U)
+#define TIM_CR2_TI1S_Msk          (0x1UL << TIM_CR2_TI1S_Pos)                  /*!< 0x00000080 */
+#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             /*!<TI1 Selection */
+#define TIM_CR2_OIS1_Pos          (8U)
+#define TIM_CR2_OIS1_Msk          (0x1UL << TIM_CR2_OIS1_Pos)                  /*!< 0x00000100 */
+#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             /*!<Output Idle state 1 (OC1 output) */
+#define TIM_CR2_OIS1N_Pos         (9U)
+#define TIM_CR2_OIS1N_Msk         (0x1UL << TIM_CR2_OIS1N_Pos)                 /*!< 0x00000200 */
+#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            /*!<Output Idle state 1 (OC1N output) */
+#define TIM_CR2_OIS2_Pos          (10U)
+#define TIM_CR2_OIS2_Msk          (0x1UL << TIM_CR2_OIS2_Pos)                  /*!< 0x00000400 */
+#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             /*!<Output Idle state 2 (OC2 output) */
+#define TIM_CR2_OIS2N_Pos         (11U)
+#define TIM_CR2_OIS2N_Msk         (0x1UL << TIM_CR2_OIS2N_Pos)                 /*!< 0x00000800 */
+#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            /*!<Output Idle state 2 (OC2N output) */
+#define TIM_CR2_OIS3_Pos          (12U)
+#define TIM_CR2_OIS3_Msk          (0x1UL << TIM_CR2_OIS3_Pos)                  /*!< 0x00001000 */
+#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             /*!<Output Idle state 3 (OC3 output) */
+#define TIM_CR2_OIS3N_Pos         (13U)
+#define TIM_CR2_OIS3N_Msk         (0x1UL << TIM_CR2_OIS3N_Pos)                 /*!< 0x00002000 */
+#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            /*!<Output Idle state 3 (OC3N output) */
+#define TIM_CR2_OIS4_Pos          (14U)
+#define TIM_CR2_OIS4_Msk          (0x1UL << TIM_CR2_OIS4_Pos)                  /*!< 0x00004000 */
+#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             /*!<Output Idle state 4 (OC4 output) */
+#define TIM_CR2_OIS5_Pos          (16U)
+#define TIM_CR2_OIS5_Msk          (0x1UL << TIM_CR2_OIS5_Pos)                  /*!< 0x00010000 */
+#define TIM_CR2_OIS5              TIM_CR2_OIS5_Msk                             /*!<Output Idle state 5 (OC5 output) */
+#define TIM_CR2_OIS6_Pos          (18U)
+#define TIM_CR2_OIS6_Msk          (0x1UL << TIM_CR2_OIS6_Pos)                  /*!< 0x00040000 */
+#define TIM_CR2_OIS6              TIM_CR2_OIS6_Msk                             /*!<Output Idle state 6 (OC6 output) */
+
+#define TIM_CR2_MMS2_Pos          (20U)
+#define TIM_CR2_MMS2_Msk          (0xFUL << TIM_CR2_MMS2_Pos)                  /*!< 0x00F00000 */
+#define TIM_CR2_MMS2              TIM_CR2_MMS2_Msk                             /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS2_0            (0x1UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00100000 */
+#define TIM_CR2_MMS2_1            (0x2UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00200000 */
+#define TIM_CR2_MMS2_2            (0x4UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00400000 */
+#define TIM_CR2_MMS2_3            (0x8UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00800000 */
+
+/*******************  Bit definition for TIM_SMCR register  *******************/
+#define TIM_SMCR_SMS_Pos          (0U)
+#define TIM_SMCR_SMS_Msk          (0x10007UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010007 */
+#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             /*!<SMS[2:0] bits (Slave mode selection) */
+#define TIM_SMCR_SMS_0            (0x00001UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000001 */
+#define TIM_SMCR_SMS_1            (0x00002UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000002 */
+#define TIM_SMCR_SMS_2            (0x00004UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000004 */
+#define TIM_SMCR_SMS_3            (0x10000UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010000 */
+
+#define TIM_SMCR_OCCS_Pos         (3U)
+#define TIM_SMCR_OCCS_Msk         (0x1UL << TIM_SMCR_OCCS_Pos)                 /*!< 0x00000008 */
+#define TIM_SMCR_OCCS             TIM_SMCR_OCCS_Msk                            /*!< OCREF clear selection */
+
+#define TIM_SMCR_TS_Pos           (4U)
+#define TIM_SMCR_TS_Msk           (0x30007UL << TIM_SMCR_TS_Pos)               /*!< 0x00300070 */
+#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              /*!<TS[2:0] bits (Trigger selection) */
+#define TIM_SMCR_TS_0             (0x00001UL << TIM_SMCR_TS_Pos)               /*!< 0x00000010 */
+#define TIM_SMCR_TS_1             (0x00002UL << TIM_SMCR_TS_Pos)               /*!< 0x00000020 */
+#define TIM_SMCR_TS_2             (0x00004UL << TIM_SMCR_TS_Pos)               /*!< 0x00000040 */
+#define TIM_SMCR_TS_3             (0x10000UL << TIM_SMCR_TS_Pos)               /*!< 0x00100000 */
+#define TIM_SMCR_TS_4             (0x20000UL << TIM_SMCR_TS_Pos)               /*!< 0x00200000 */
+
+#define TIM_SMCR_MSM_Pos          (7U)
+#define TIM_SMCR_MSM_Msk          (0x1UL << TIM_SMCR_MSM_Pos)                  /*!< 0x00000080 */
+#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             /*!<Master/slave mode */
+
+#define TIM_SMCR_ETF_Pos          (8U)
+#define TIM_SMCR_ETF_Msk          (0xFUL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000F00 */
+#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             /*!<ETF[3:0] bits (External trigger filter) */
+#define TIM_SMCR_ETF_0            (0x1UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000100 */
+#define TIM_SMCR_ETF_1            (0x2UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000200 */
+#define TIM_SMCR_ETF_2            (0x4UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000400 */
+#define TIM_SMCR_ETF_3            (0x8UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000800 */
+
+#define TIM_SMCR_ETPS_Pos         (12U)
+#define TIM_SMCR_ETPS_Msk         (0x3UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00003000 */
+#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            /*!<ETPS[1:0] bits (External trigger prescaler) */
+#define TIM_SMCR_ETPS_0           (0x1UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00001000 */
+#define TIM_SMCR_ETPS_1           (0x2UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00002000 */
+
+#define TIM_SMCR_ECE_Pos          (14U)
+#define TIM_SMCR_ECE_Msk          (0x1UL << TIM_SMCR_ECE_Pos)                  /*!< 0x00004000 */
+#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             /*!<External clock enable */
+#define TIM_SMCR_ETP_Pos          (15U)
+#define TIM_SMCR_ETP_Msk          (0x1UL << TIM_SMCR_ETP_Pos)                  /*!< 0x00008000 */
+#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             /*!<External trigger polarity */
+
+/*******************  Bit definition for TIM_DIER register  *******************/
+#define TIM_DIER_UIE_Pos          (0U)
+#define TIM_DIER_UIE_Msk          (0x1UL << TIM_DIER_UIE_Pos)                  /*!< 0x00000001 */
+#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             /*!<Update interrupt enable */
+#define TIM_DIER_CC1IE_Pos        (1U)
+#define TIM_DIER_CC1IE_Msk        (0x1UL << TIM_DIER_CC1IE_Pos)                /*!< 0x00000002 */
+#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           /*!<Capture/Compare 1 interrupt enable */
+#define TIM_DIER_CC2IE_Pos        (2U)
+#define TIM_DIER_CC2IE_Msk        (0x1UL << TIM_DIER_CC2IE_Pos)                /*!< 0x00000004 */
+#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           /*!<Capture/Compare 2 interrupt enable */
+#define TIM_DIER_CC3IE_Pos        (3U)
+#define TIM_DIER_CC3IE_Msk        (0x1UL << TIM_DIER_CC3IE_Pos)                /*!< 0x00000008 */
+#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           /*!<Capture/Compare 3 interrupt enable */
+#define TIM_DIER_CC4IE_Pos        (4U)
+#define TIM_DIER_CC4IE_Msk        (0x1UL << TIM_DIER_CC4IE_Pos)                /*!< 0x00000010 */
+#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           /*!<Capture/Compare 4 interrupt enable */
+#define TIM_DIER_COMIE_Pos        (5U)
+#define TIM_DIER_COMIE_Msk        (0x1UL << TIM_DIER_COMIE_Pos)                /*!< 0x00000020 */
+#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           /*!<COM interrupt enable */
+#define TIM_DIER_TIE_Pos          (6U)
+#define TIM_DIER_TIE_Msk          (0x1UL << TIM_DIER_TIE_Pos)                  /*!< 0x00000040 */
+#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             /*!<Trigger interrupt enable */
+#define TIM_DIER_BIE_Pos          (7U)
+#define TIM_DIER_BIE_Msk          (0x1UL << TIM_DIER_BIE_Pos)                  /*!< 0x00000080 */
+#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             /*!<Break interrupt enable */
+#define TIM_DIER_UDE_Pos          (8U)
+#define TIM_DIER_UDE_Msk          (0x1UL << TIM_DIER_UDE_Pos)                  /*!< 0x00000100 */
+#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             /*!<Update DMA request enable */
+#define TIM_DIER_CC1DE_Pos        (9U)
+#define TIM_DIER_CC1DE_Msk        (0x1UL << TIM_DIER_CC1DE_Pos)                /*!< 0x00000200 */
+#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           /*!<Capture/Compare 1 DMA request enable */
+#define TIM_DIER_CC2DE_Pos        (10U)
+#define TIM_DIER_CC2DE_Msk        (0x1UL << TIM_DIER_CC2DE_Pos)                /*!< 0x00000400 */
+#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           /*!<Capture/Compare 2 DMA request enable */
+#define TIM_DIER_CC3DE_Pos        (11U)
+#define TIM_DIER_CC3DE_Msk        (0x1UL << TIM_DIER_CC3DE_Pos)                /*!< 0x00000800 */
+#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           /*!<Capture/Compare 3 DMA request enable */
+#define TIM_DIER_CC4DE_Pos        (12U)
+#define TIM_DIER_CC4DE_Msk        (0x1UL << TIM_DIER_CC4DE_Pos)                /*!< 0x00001000 */
+#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           /*!<Capture/Compare 4 DMA request enable */
+#define TIM_DIER_COMDE_Pos        (13U)
+#define TIM_DIER_COMDE_Msk        (0x1UL << TIM_DIER_COMDE_Pos)                /*!< 0x00002000 */
+#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           /*!<COM DMA request enable */
+#define TIM_DIER_TDE_Pos          (14U)
+#define TIM_DIER_TDE_Msk          (0x1UL << TIM_DIER_TDE_Pos)                  /*!< 0x00004000 */
+#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             /*!<Trigger DMA request enable */
+
+/********************  Bit definition for TIM_SR register  ********************/
+#define TIM_SR_UIF_Pos            (0U)
+#define TIM_SR_UIF_Msk            (0x1UL << TIM_SR_UIF_Pos)                    /*!< 0x00000001 */
+#define TIM_SR_UIF                TIM_SR_UIF_Msk                               /*!<Update interrupt Flag */
+#define TIM_SR_CC1IF_Pos          (1U)
+#define TIM_SR_CC1IF_Msk          (0x1UL << TIM_SR_CC1IF_Pos)                  /*!< 0x00000002 */
+#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             /*!<Capture/Compare 1 interrupt Flag */
+#define TIM_SR_CC2IF_Pos          (2U)
+#define TIM_SR_CC2IF_Msk          (0x1UL << TIM_SR_CC2IF_Pos)                  /*!< 0x00000004 */
+#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             /*!<Capture/Compare 2 interrupt Flag */
+#define TIM_SR_CC3IF_Pos          (3U)
+#define TIM_SR_CC3IF_Msk          (0x1UL << TIM_SR_CC3IF_Pos)                  /*!< 0x00000008 */
+#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             /*!<Capture/Compare 3 interrupt Flag */
+#define TIM_SR_CC4IF_Pos          (4U)
+#define TIM_SR_CC4IF_Msk          (0x1UL << TIM_SR_CC4IF_Pos)                  /*!< 0x00000010 */
+#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             /*!<Capture/Compare 4 interrupt Flag */
+#define TIM_SR_COMIF_Pos          (5U)
+#define TIM_SR_COMIF_Msk          (0x1UL << TIM_SR_COMIF_Pos)                  /*!< 0x00000020 */
+#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             /*!<COM interrupt Flag */
+#define TIM_SR_TIF_Pos            (6U)
+#define TIM_SR_TIF_Msk            (0x1UL << TIM_SR_TIF_Pos)                    /*!< 0x00000040 */
+#define TIM_SR_TIF                TIM_SR_TIF_Msk                               /*!<Trigger interrupt Flag */
+#define TIM_SR_BIF_Pos            (7U)
+#define TIM_SR_BIF_Msk            (0x1UL << TIM_SR_BIF_Pos)                    /*!< 0x00000080 */
+#define TIM_SR_BIF                TIM_SR_BIF_Msk                               /*!<Break interrupt Flag */
+#define TIM_SR_B2IF_Pos           (8U)
+#define TIM_SR_B2IF_Msk           (0x1UL << TIM_SR_B2IF_Pos)                   /*!< 0x00000100 */
+#define TIM_SR_B2IF               TIM_SR_B2IF_Msk                              /*!<Break 2 interrupt Flag */
+#define TIM_SR_CC1OF_Pos          (9U)
+#define TIM_SR_CC1OF_Msk          (0x1UL << TIM_SR_CC1OF_Pos)                  /*!< 0x00000200 */
+#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             /*!<Capture/Compare 1 Overcapture Flag */
+#define TIM_SR_CC2OF_Pos          (10U)
+#define TIM_SR_CC2OF_Msk          (0x1UL << TIM_SR_CC2OF_Pos)                  /*!< 0x00000400 */
+#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             /*!<Capture/Compare 2 Overcapture Flag */
+#define TIM_SR_CC3OF_Pos          (11U)
+#define TIM_SR_CC3OF_Msk          (0x1UL << TIM_SR_CC3OF_Pos)                  /*!< 0x00000800 */
+#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             /*!<Capture/Compare 3 Overcapture Flag */
+#define TIM_SR_CC4OF_Pos          (12U)
+#define TIM_SR_CC4OF_Msk          (0x1UL << TIM_SR_CC4OF_Pos)                  /*!< 0x00001000 */
+#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             /*!<Capture/Compare 4 Overcapture Flag */
+#define TIM_SR_SBIF_Pos           (13U)
+#define TIM_SR_SBIF_Msk           (0x1UL << TIM_SR_SBIF_Pos)                   /*!< 0x00002000 */
+#define TIM_SR_SBIF               TIM_SR_SBIF_Msk                              /*!<System Break interrupt Flag */
+#define TIM_SR_CC5IF_Pos          (16U)
+#define TIM_SR_CC5IF_Msk          (0x1UL << TIM_SR_CC5IF_Pos)                  /*!< 0x00010000 */
+#define TIM_SR_CC5IF              TIM_SR_CC5IF_Msk                             /*!<Capture/Compare 5 interrupt Flag */
+#define TIM_SR_CC6IF_Pos          (17U)
+#define TIM_SR_CC6IF_Msk          (0x1UL << TIM_SR_CC6IF_Pos)                  /*!< 0x00020000 */
+#define TIM_SR_CC6IF              TIM_SR_CC6IF_Msk                             /*!<Capture/Compare 6 interrupt Flag */
+
+
+/*******************  Bit definition for TIM_EGR register  ********************/
+#define TIM_EGR_UG_Pos            (0U)
+#define TIM_EGR_UG_Msk            (0x1UL << TIM_EGR_UG_Pos)                    /*!< 0x00000001 */
+#define TIM_EGR_UG                TIM_EGR_UG_Msk                               /*!<Update Generation */
+#define TIM_EGR_CC1G_Pos          (1U)
+#define TIM_EGR_CC1G_Msk          (0x1UL << TIM_EGR_CC1G_Pos)                  /*!< 0x00000002 */
+#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             /*!<Capture/Compare 1 Generation */
+#define TIM_EGR_CC2G_Pos          (2U)
+#define TIM_EGR_CC2G_Msk          (0x1UL << TIM_EGR_CC2G_Pos)                  /*!< 0x00000004 */
+#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             /*!<Capture/Compare 2 Generation */
+#define TIM_EGR_CC3G_Pos          (3U)
+#define TIM_EGR_CC3G_Msk          (0x1UL << TIM_EGR_CC3G_Pos)                  /*!< 0x00000008 */
+#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             /*!<Capture/Compare 3 Generation */
+#define TIM_EGR_CC4G_Pos          (4U)
+#define TIM_EGR_CC4G_Msk          (0x1UL << TIM_EGR_CC4G_Pos)                  /*!< 0x00000010 */
+#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             /*!<Capture/Compare 4 Generation */
+#define TIM_EGR_COMG_Pos          (5U)
+#define TIM_EGR_COMG_Msk          (0x1UL << TIM_EGR_COMG_Pos)                  /*!< 0x00000020 */
+#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             /*!<Capture/Compare Control Update Generation */
+#define TIM_EGR_TG_Pos            (6U)
+#define TIM_EGR_TG_Msk            (0x1UL << TIM_EGR_TG_Pos)                    /*!< 0x00000040 */
+#define TIM_EGR_TG                TIM_EGR_TG_Msk                               /*!<Trigger Generation */
+#define TIM_EGR_BG_Pos            (7U)
+#define TIM_EGR_BG_Msk            (0x1UL << TIM_EGR_BG_Pos)                    /*!< 0x00000080 */
+#define TIM_EGR_BG                TIM_EGR_BG_Msk                               /*!<Break Generation */
+#define TIM_EGR_B2G_Pos           (8U)
+#define TIM_EGR_B2G_Msk           (0x1UL << TIM_EGR_B2G_Pos)                   /*!< 0x00000100 */
+#define TIM_EGR_B2G               TIM_EGR_B2G_Msk                              /*!<Break 2 Generation */
+
+
+/******************  Bit definition for TIM_CCMR1 register  *******************/
+#define TIM_CCMR1_CC1S_Pos        (0U)
+#define TIM_CCMR1_CC1S_Msk        (0x3UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
+#define TIM_CCMR1_CC1S_0          (0x1UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR1_CC1S_1          (0x2UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR1_OC1FE_Pos       (2U)
+#define TIM_CCMR1_OC1FE_Msk       (0x1UL << TIM_CCMR1_OC1FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          /*!<Output Compare 1 Fast enable */
+#define TIM_CCMR1_OC1PE_Pos       (3U)
+#define TIM_CCMR1_OC1PE_Msk       (0x1UL << TIM_CCMR1_OC1PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          /*!<Output Compare 1 Preload enable */
+
+#define TIM_CCMR1_OC1M_Pos        (4U)
+#define TIM_CCMR1_OC1M_Msk        (0x1007UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
+#define TIM_CCMR1_OC1M_0          (0x0001UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR1_OC1M_1          (0x0002UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR1_OC1M_2          (0x0004UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR1_OC1M_3          (0x1000UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR1_OC1CE_Pos       (7U)
+#define TIM_CCMR1_OC1CE_Msk       (0x1UL << TIM_CCMR1_OC1CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          /*!<Output Compare 1 Clear Enable */
+
+#define TIM_CCMR1_CC2S_Pos        (8U)
+#define TIM_CCMR1_CC2S_Msk        (0x3UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
+#define TIM_CCMR1_CC2S_0          (0x1UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR1_CC2S_1          (0x2UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR1_OC2FE_Pos       (10U)
+#define TIM_CCMR1_OC2FE_Msk       (0x1UL << TIM_CCMR1_OC2FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          /*!<Output Compare 2 Fast enable */
+#define TIM_CCMR1_OC2PE_Pos       (11U)
+#define TIM_CCMR1_OC2PE_Msk       (0x1UL << TIM_CCMR1_OC2PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          /*!<Output Compare 2 Preload enable */
+
+#define TIM_CCMR1_OC2M_Pos        (12U)
+#define TIM_CCMR1_OC2M_Msk        (0x1007UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
+#define TIM_CCMR1_OC2M_0          (0x0001UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR1_OC2M_1          (0x0002UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR1_OC2M_2          (0x0004UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR1_OC2M_3          (0x1000UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR1_OC2CE_Pos       (15U)
+#define TIM_CCMR1_OC2CE_Msk       (0x1UL << TIM_CCMR1_OC2CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          /*!<Output Compare 2 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR1_IC1PSC_Pos      (2U)
+#define TIM_CCMR1_IC1PSC_Msk      (0x3UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
+#define TIM_CCMR1_IC1PSC_0        (0x1UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR1_IC1PSC_1        (0x2UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR1_IC1F_Pos        (4U)
+#define TIM_CCMR1_IC1F_Msk        (0xFUL << TIM_CCMR1_IC1F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
+#define TIM_CCMR1_IC1F_0          (0x1UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR1_IC1F_1          (0x2UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR1_IC1F_2          (0x4UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR1_IC1F_3          (0x8UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR1_IC2PSC_Pos      (10U)
+#define TIM_CCMR1_IC2PSC_Msk      (0x3UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
+#define TIM_CCMR1_IC2PSC_0        (0x1UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR1_IC2PSC_1        (0x2UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR1_IC2F_Pos        (12U)
+#define TIM_CCMR1_IC2F_Msk        (0xFUL << TIM_CCMR1_IC2F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
+#define TIM_CCMR1_IC2F_0          (0x1UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR1_IC2F_1          (0x2UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR1_IC2F_2          (0x4UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR1_IC2F_3          (0x8UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR2 register  *******************/
+#define TIM_CCMR2_CC3S_Pos        (0U)
+#define TIM_CCMR2_CC3S_Msk        (0x3UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
+#define TIM_CCMR2_CC3S_0          (0x1UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR2_CC3S_1          (0x2UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR2_OC3FE_Pos       (2U)
+#define TIM_CCMR2_OC3FE_Msk       (0x1UL << TIM_CCMR2_OC3FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          /*!<Output Compare 3 Fast enable */
+#define TIM_CCMR2_OC3PE_Pos       (3U)
+#define TIM_CCMR2_OC3PE_Msk       (0x1UL << TIM_CCMR2_OC3PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          /*!<Output Compare 3 Preload enable */
+
+#define TIM_CCMR2_OC3M_Pos        (4U)
+#define TIM_CCMR2_OC3M_Msk        (0x1007UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
+#define TIM_CCMR2_OC3M_0          (0x0001UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR2_OC3M_1          (0x0002UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR2_OC3M_2          (0x0004UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR2_OC3M_3          (0x1000UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR2_OC3CE_Pos       (7U)
+#define TIM_CCMR2_OC3CE_Msk       (0x1UL << TIM_CCMR2_OC3CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          /*!<Output Compare 3 Clear Enable */
+
+#define TIM_CCMR2_CC4S_Pos        (8U)
+#define TIM_CCMR2_CC4S_Msk        (0x3UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
+#define TIM_CCMR2_CC4S_0          (0x1UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR2_CC4S_1          (0x2UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR2_OC4FE_Pos       (10U)
+#define TIM_CCMR2_OC4FE_Msk       (0x1UL << TIM_CCMR2_OC4FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          /*!<Output Compare 4 Fast enable */
+#define TIM_CCMR2_OC4PE_Pos       (11U)
+#define TIM_CCMR2_OC4PE_Msk       (0x1UL << TIM_CCMR2_OC4PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          /*!<Output Compare 4 Preload enable */
+
+#define TIM_CCMR2_OC4M_Pos        (12U)
+#define TIM_CCMR2_OC4M_Msk        (0x1007UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
+#define TIM_CCMR2_OC4M_0          (0x0001UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR2_OC4M_1          (0x0002UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR2_OC4M_2          (0x0004UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR2_OC4M_3          (0x1000UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR2_OC4CE_Pos       (15U)
+#define TIM_CCMR2_OC4CE_Msk       (0x1UL << TIM_CCMR2_OC4CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          /*!<Output Compare 4 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR2_IC3PSC_Pos      (2U)
+#define TIM_CCMR2_IC3PSC_Msk      (0x3UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
+#define TIM_CCMR2_IC3PSC_0        (0x1UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR2_IC3PSC_1        (0x2UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR2_IC3F_Pos        (4U)
+#define TIM_CCMR2_IC3F_Msk        (0xFUL << TIM_CCMR2_IC3F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
+#define TIM_CCMR2_IC3F_0          (0x1UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR2_IC3F_1          (0x2UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR2_IC3F_2          (0x4UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR2_IC3F_3          (0x8UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR2_IC4PSC_Pos      (10U)
+#define TIM_CCMR2_IC4PSC_Msk      (0x3UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
+#define TIM_CCMR2_IC4PSC_0        (0x1UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR2_IC4PSC_1        (0x2UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR2_IC4F_Pos        (12U)
+#define TIM_CCMR2_IC4F_Msk        (0xFUL << TIM_CCMR2_IC4F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
+#define TIM_CCMR2_IC4F_0          (0x1UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR2_IC4F_1          (0x2UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR2_IC4F_2          (0x4UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR2_IC4F_3          (0x8UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR3 register  *******************/
+#define TIM_CCMR3_OC5FE_Pos       (2U)
+#define TIM_CCMR3_OC5FE_Msk       (0x1UL << TIM_CCMR3_OC5FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR3_OC5FE           TIM_CCMR3_OC5FE_Msk                          /*!<Output Compare 5 Fast enable */
+#define TIM_CCMR3_OC5PE_Pos       (3U)
+#define TIM_CCMR3_OC5PE_Msk       (0x1UL << TIM_CCMR3_OC5PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR3_OC5PE           TIM_CCMR3_OC5PE_Msk                          /*!<Output Compare 5 Preload enable */
+
+#define TIM_CCMR3_OC5M_Pos        (4U)
+#define TIM_CCMR3_OC5M_Msk        (0x1007UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR3_OC5M            TIM_CCMR3_OC5M_Msk                           /*!<OC5M[3:0] bits (Output Compare 5 Mode) */
+#define TIM_CCMR3_OC5M_0          (0x0001UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR3_OC5M_1          (0x0002UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR3_OC5M_2          (0x0004UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR3_OC5M_3          (0x1000UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR3_OC5CE_Pos       (7U)
+#define TIM_CCMR3_OC5CE_Msk       (0x1UL << TIM_CCMR3_OC5CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR3_OC5CE           TIM_CCMR3_OC5CE_Msk                          /*!<Output Compare 5 Clear Enable */
+
+#define TIM_CCMR3_OC6FE_Pos       (10U)
+#define TIM_CCMR3_OC6FE_Msk       (0x1UL << TIM_CCMR3_OC6FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR3_OC6FE           TIM_CCMR3_OC6FE_Msk                          /*!<Output Compare 6 Fast enable */
+#define TIM_CCMR3_OC6PE_Pos       (11U)
+#define TIM_CCMR3_OC6PE_Msk       (0x1UL << TIM_CCMR3_OC6PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR3_OC6PE           TIM_CCMR3_OC6PE_Msk                          /*!<Output Compare 6 Preload enable */
+
+#define TIM_CCMR3_OC6M_Pos        (12U)
+#define TIM_CCMR3_OC6M_Msk        (0x1007UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR3_OC6M            TIM_CCMR3_OC6M_Msk                           /*!<OC6M[3:0] bits (Output Compare 6 Mode) */
+#define TIM_CCMR3_OC6M_0          (0x0001UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR3_OC6M_1          (0x0002UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR3_OC6M_2          (0x0004UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR3_OC6M_3          (0x1000UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR3_OC6CE_Pos       (15U)
+#define TIM_CCMR3_OC6CE_Msk       (0x1UL << TIM_CCMR3_OC6CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR3_OC6CE           TIM_CCMR3_OC6CE_Msk                          /*!<Output Compare 6 Clear Enable */
+
+/*******************  Bit definition for TIM_CCER register  *******************/
+#define TIM_CCER_CC1E_Pos         (0U)
+#define TIM_CCER_CC1E_Msk         (0x1UL << TIM_CCER_CC1E_Pos)                 /*!< 0x00000001 */
+#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            /*!<Capture/Compare 1 output enable */
+#define TIM_CCER_CC1P_Pos         (1U)
+#define TIM_CCER_CC1P_Msk         (0x1UL << TIM_CCER_CC1P_Pos)                 /*!< 0x00000002 */
+#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            /*!<Capture/Compare 1 output Polarity */
+#define TIM_CCER_CC1NE_Pos        (2U)
+#define TIM_CCER_CC1NE_Msk        (0x1UL << TIM_CCER_CC1NE_Pos)                /*!< 0x00000004 */
+#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           /*!<Capture/Compare 1 Complementary output enable */
+#define TIM_CCER_CC1NP_Pos        (3U)
+#define TIM_CCER_CC1NP_Msk        (0x1UL << TIM_CCER_CC1NP_Pos)                /*!< 0x00000008 */
+#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           /*!<Capture/Compare 1 Complementary output Polarity */
+#define TIM_CCER_CC2E_Pos         (4U)
+#define TIM_CCER_CC2E_Msk         (0x1UL << TIM_CCER_CC2E_Pos)                 /*!< 0x00000010 */
+#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            /*!<Capture/Compare 2 output enable */
+#define TIM_CCER_CC2P_Pos         (5U)
+#define TIM_CCER_CC2P_Msk         (0x1UL << TIM_CCER_CC2P_Pos)                 /*!< 0x00000020 */
+#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            /*!<Capture/Compare 2 output Polarity */
+#define TIM_CCER_CC2NE_Pos        (6U)
+#define TIM_CCER_CC2NE_Msk        (0x1UL << TIM_CCER_CC2NE_Pos)                /*!< 0x00000040 */
+#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           /*!<Capture/Compare 2 Complementary output enable */
+#define TIM_CCER_CC2NP_Pos        (7U)
+#define TIM_CCER_CC2NP_Msk        (0x1UL << TIM_CCER_CC2NP_Pos)                /*!< 0x00000080 */
+#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           /*!<Capture/Compare 2 Complementary output Polarity */
+#define TIM_CCER_CC3E_Pos         (8U)
+#define TIM_CCER_CC3E_Msk         (0x1UL << TIM_CCER_CC3E_Pos)                 /*!< 0x00000100 */
+#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            /*!<Capture/Compare 3 output enable */
+#define TIM_CCER_CC3P_Pos         (9U)
+#define TIM_CCER_CC3P_Msk         (0x1UL << TIM_CCER_CC3P_Pos)                 /*!< 0x00000200 */
+#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            /*!<Capture/Compare 3 output Polarity */
+#define TIM_CCER_CC3NE_Pos        (10U)
+#define TIM_CCER_CC3NE_Msk        (0x1UL << TIM_CCER_CC3NE_Pos)                /*!< 0x00000400 */
+#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           /*!<Capture/Compare 3 Complementary output enable */
+#define TIM_CCER_CC3NP_Pos        (11U)
+#define TIM_CCER_CC3NP_Msk        (0x1UL << TIM_CCER_CC3NP_Pos)                /*!< 0x00000800 */
+#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           /*!<Capture/Compare 3 Complementary output Polarity */
+#define TIM_CCER_CC4E_Pos         (12U)
+#define TIM_CCER_CC4E_Msk         (0x1UL << TIM_CCER_CC4E_Pos)                 /*!< 0x00001000 */
+#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            /*!<Capture/Compare 4 output enable */
+#define TIM_CCER_CC4P_Pos         (13U)
+#define TIM_CCER_CC4P_Msk         (0x1UL << TIM_CCER_CC4P_Pos)                 /*!< 0x00002000 */
+#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            /*!<Capture/Compare 4 output Polarity */
+#define TIM_CCER_CC4NP_Pos        (15U)
+#define TIM_CCER_CC4NP_Msk        (0x1UL << TIM_CCER_CC4NP_Pos)                /*!< 0x00008000 */
+#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           /*!<Capture/Compare 4 Complementary output Polarity */
+#define TIM_CCER_CC5E_Pos         (16U)
+#define TIM_CCER_CC5E_Msk         (0x1UL << TIM_CCER_CC5E_Pos)                 /*!< 0x00010000 */
+#define TIM_CCER_CC5E             TIM_CCER_CC5E_Msk                            /*!<Capture/Compare 5 output enable */
+#define TIM_CCER_CC5P_Pos         (17U)
+#define TIM_CCER_CC5P_Msk         (0x1UL << TIM_CCER_CC5P_Pos)                 /*!< 0x00020000 */
+#define TIM_CCER_CC5P             TIM_CCER_CC5P_Msk                            /*!<Capture/Compare 5 output Polarity */
+#define TIM_CCER_CC6E_Pos         (20U)
+#define TIM_CCER_CC6E_Msk         (0x1UL << TIM_CCER_CC6E_Pos)                 /*!< 0x00100000 */
+#define TIM_CCER_CC6E             TIM_CCER_CC6E_Msk                            /*!<Capture/Compare 6 output enable */
+#define TIM_CCER_CC6P_Pos         (21U)
+#define TIM_CCER_CC6P_Msk         (0x1UL << TIM_CCER_CC6P_Pos)                 /*!< 0x00200000 */
+#define TIM_CCER_CC6P             TIM_CCER_CC6P_Msk                            /*!<Capture/Compare 6 output Polarity */
+
+/*******************  Bit definition for TIM_CNT register  ********************/
+#define TIM_CNT_CNT_Pos           (0U)
+#define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              /*!<Counter Value */
+#define TIM_CNT_UIFCPY_Pos        (31U)
+#define TIM_CNT_UIFCPY_Msk        (0x1UL << TIM_CNT_UIFCPY_Pos)                /*!< 0x80000000 */
+#define TIM_CNT_UIFCPY            TIM_CNT_UIFCPY_Msk                           /*!<Update interrupt flag copy (if UIFREMAP=1) */
+
+/*******************  Bit definition for TIM_PSC register  ********************/
+#define TIM_PSC_PSC_Pos           (0U)
+#define TIM_PSC_PSC_Msk           (0xFFFFUL << TIM_PSC_PSC_Pos)                /*!< 0x0000FFFF */
+#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              /*!<Prescaler Value */
+
+/*******************  Bit definition for TIM_ARR register  ********************/
+#define TIM_ARR_ARR_Pos           (0U)
+#define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              /*!<Actual auto-reload Value */
+
+/*******************  Bit definition for TIM_RCR register  ********************/
+#define TIM_RCR_REP_Pos           (0U)
+#define TIM_RCR_REP_Msk           (0xFFFFUL << TIM_RCR_REP_Pos)                /*!< 0x0000FFFF */
+#define TIM_RCR_REP               TIM_RCR_REP_Msk                              /*!<Repetition Counter Value */
+
+/*******************  Bit definition for TIM_CCR1 register  *******************/
+#define TIM_CCR1_CCR1_Pos         (0U)
+#define TIM_CCR1_CCR1_Msk         (0xFFFFUL << TIM_CCR1_CCR1_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            /*!<Capture/Compare 1 Value */
+
+/*******************  Bit definition for TIM_CCR2 register  *******************/
+#define TIM_CCR2_CCR2_Pos         (0U)
+#define TIM_CCR2_CCR2_Msk         (0xFFFFUL << TIM_CCR2_CCR2_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            /*!<Capture/Compare 2 Value */
+
+/*******************  Bit definition for TIM_CCR3 register  *******************/
+#define TIM_CCR3_CCR3_Pos         (0U)
+#define TIM_CCR3_CCR3_Msk         (0xFFFFUL << TIM_CCR3_CCR3_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            /*!<Capture/Compare 3 Value */
+
+/*******************  Bit definition for TIM_CCR4 register  *******************/
+#define TIM_CCR4_CCR4_Pos         (0U)
+#define TIM_CCR4_CCR4_Msk         (0xFFFFUL << TIM_CCR4_CCR4_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            /*!<Capture/Compare 4 Value */
+
+/*******************  Bit definition for TIM_CCR5 register  *******************/
+#define TIM_CCR5_CCR5_Pos         (0U)
+#define TIM_CCR5_CCR5_Msk         (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)          /*!< 0xFFFFFFFF */
+#define TIM_CCR5_CCR5             TIM_CCR5_CCR5_Msk                            /*!<Capture/Compare 5 Value */
+#define TIM_CCR5_GC5C1_Pos        (29U)
+#define TIM_CCR5_GC5C1_Msk        (0x1UL << TIM_CCR5_GC5C1_Pos)                /*!< 0x20000000 */
+#define TIM_CCR5_GC5C1            TIM_CCR5_GC5C1_Msk                           /*!<Group Channel 5 and Channel 1 */
+#define TIM_CCR5_GC5C2_Pos        (30U)
+#define TIM_CCR5_GC5C2_Msk        (0x1UL << TIM_CCR5_GC5C2_Pos)                /*!< 0x40000000 */
+#define TIM_CCR5_GC5C2            TIM_CCR5_GC5C2_Msk                           /*!<Group Channel 5 and Channel 2 */
+#define TIM_CCR5_GC5C3_Pos        (31U)
+#define TIM_CCR5_GC5C3_Msk        (0x1UL << TIM_CCR5_GC5C3_Pos)                /*!< 0x80000000 */
+#define TIM_CCR5_GC5C3            TIM_CCR5_GC5C3_Msk                           /*!<Group Channel 5 and Channel 3 */
+
+/*******************  Bit definition for TIM_CCR6 register  *******************/
+#define TIM_CCR6_CCR6_Pos         (0U)
+#define TIM_CCR6_CCR6_Msk         (0xFFFFUL << TIM_CCR6_CCR6_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR6_CCR6             TIM_CCR6_CCR6_Msk                            /*!<Capture/Compare 6 Value */
+
+/*******************  Bit definition for TIM_BDTR register  *******************/
+#define TIM_BDTR_DTG_Pos          (0U)
+#define TIM_BDTR_DTG_Msk          (0xFFUL << TIM_BDTR_DTG_Pos)                 /*!< 0x000000FF */
+#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
+#define TIM_BDTR_DTG_0            (0x01UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000001 */
+#define TIM_BDTR_DTG_1            (0x02UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000002 */
+#define TIM_BDTR_DTG_2            (0x04UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000004 */
+#define TIM_BDTR_DTG_3            (0x08UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000008 */
+#define TIM_BDTR_DTG_4            (0x10UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000010 */
+#define TIM_BDTR_DTG_5            (0x20UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000020 */
+#define TIM_BDTR_DTG_6            (0x40UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000040 */
+#define TIM_BDTR_DTG_7            (0x80UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000080 */
+
+#define TIM_BDTR_LOCK_Pos         (8U)
+#define TIM_BDTR_LOCK_Msk         (0x3UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000300 */
+#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            /*!<LOCK[1:0] bits (Lock Configuration) */
+#define TIM_BDTR_LOCK_0           (0x1UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000100 */
+#define TIM_BDTR_LOCK_1           (0x2UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000200 */
+
+#define TIM_BDTR_OSSI_Pos         (10U)
+#define TIM_BDTR_OSSI_Msk         (0x1UL << TIM_BDTR_OSSI_Pos)                 /*!< 0x00000400 */
+#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            /*!<Off-State Selection for Idle mode */
+#define TIM_BDTR_OSSR_Pos         (11U)
+#define TIM_BDTR_OSSR_Msk         (0x1UL << TIM_BDTR_OSSR_Pos)                 /*!< 0x00000800 */
+#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            /*!<Off-State Selection for Run mode */
+#define TIM_BDTR_BKE_Pos          (12U)
+#define TIM_BDTR_BKE_Msk          (0x1UL << TIM_BDTR_BKE_Pos)                  /*!< 0x00001000 */
+#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             /*!<Break enable for Break 1 */
+#define TIM_BDTR_BKP_Pos          (13U)
+#define TIM_BDTR_BKP_Msk          (0x1UL << TIM_BDTR_BKP_Pos)                  /*!< 0x00002000 */
+#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             /*!<Break Polarity for Break 1 */
+#define TIM_BDTR_AOE_Pos          (14U)
+#define TIM_BDTR_AOE_Msk          (0x1UL << TIM_BDTR_AOE_Pos)                  /*!< 0x00004000 */
+#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             /*!<Automatic Output enable */
+#define TIM_BDTR_MOE_Pos          (15U)
+#define TIM_BDTR_MOE_Msk          (0x1UL << TIM_BDTR_MOE_Pos)                  /*!< 0x00008000 */
+#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             /*!<Main Output enable */
+
+#define TIM_BDTR_BKF_Pos          (16U)
+#define TIM_BDTR_BKF_Msk          (0xFUL << TIM_BDTR_BKF_Pos)                  /*!< 0x000F0000 */
+#define TIM_BDTR_BKF              TIM_BDTR_BKF_Msk                             /*!<Break Filter for Break 1 */
+#define TIM_BDTR_BK2F_Pos         (20U)
+#define TIM_BDTR_BK2F_Msk         (0xFUL << TIM_BDTR_BK2F_Pos)                 /*!< 0x00F00000 */
+#define TIM_BDTR_BK2F             TIM_BDTR_BK2F_Msk                            /*!<Break Filter for Break 2 */
+
+#define TIM_BDTR_BK2E_Pos         (24U)
+#define TIM_BDTR_BK2E_Msk         (0x1UL << TIM_BDTR_BK2E_Pos)                 /*!< 0x01000000 */
+#define TIM_BDTR_BK2E             TIM_BDTR_BK2E_Msk                            /*!<Break enable for Break 2 */
+#define TIM_BDTR_BK2P_Pos         (25U)
+#define TIM_BDTR_BK2P_Msk         (0x1UL << TIM_BDTR_BK2P_Pos)                 /*!< 0x02000000 */
+#define TIM_BDTR_BK2P             TIM_BDTR_BK2P_Msk                            /*!<Break Polarity for Break 2 */
+
+#define TIM_BDTR_BKDSRM_Pos       (26U)
+#define TIM_BDTR_BKDSRM_Msk       (0x1UL << TIM_BDTR_BKDSRM_Pos)               /*!< 0x04000000 */
+#define TIM_BDTR_BKDSRM           TIM_BDTR_BKDSRM_Msk                          /*!<Break disarming/re-arming */
+#define TIM_BDTR_BK2DSRM_Pos      (27U)
+#define TIM_BDTR_BK2DSRM_Msk      (0x1UL << TIM_BDTR_BK2DSRM_Pos)              /*!< 0x08000000 */
+#define TIM_BDTR_BK2DSRM          TIM_BDTR_BK2DSRM_Msk                         /*!<Break2 disarming/re-arming */
+
+#define TIM_BDTR_BKBID_Pos        (28U)
+#define TIM_BDTR_BKBID_Msk        (0x1UL << TIM_BDTR_BKBID_Pos)                /*!< 0x10000000 */
+#define TIM_BDTR_BKBID            TIM_BDTR_BKBID_Msk                           /*!<Break BIDirectional */
+#define TIM_BDTR_BK2BID_Pos       (29U)
+#define TIM_BDTR_BK2BID_Msk       (0x1UL << TIM_BDTR_BK2BID_Pos)               /*!< 0x20000000 */
+#define TIM_BDTR_BK2BID           TIM_BDTR_BK2BID_Msk                          /*!<Break2 BIDirectional */
+
+/*******************  Bit definition for TIM_DCR register  ********************/
+#define TIM_DCR_DBA_Pos           (0U)
+#define TIM_DCR_DBA_Msk           (0x1FUL << TIM_DCR_DBA_Pos)                  /*!< 0x0000001F */
+#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              /*!<DBA[4:0] bits (DMA Base Address) */
+#define TIM_DCR_DBA_0             (0x01UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000001 */
+#define TIM_DCR_DBA_1             (0x02UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000002 */
+#define TIM_DCR_DBA_2             (0x04UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000004 */
+#define TIM_DCR_DBA_3             (0x08UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000008 */
+#define TIM_DCR_DBA_4             (0x10UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000010 */
+
+#define TIM_DCR_DBL_Pos           (8U)
+#define TIM_DCR_DBL_Msk           (0x1FUL << TIM_DCR_DBL_Pos)                  /*!< 0x00001F00 */
+#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              /*!<DBL[4:0] bits (DMA Burst Length) */
+#define TIM_DCR_DBL_0             (0x01UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000100 */
+#define TIM_DCR_DBL_1             (0x02UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000200 */
+#define TIM_DCR_DBL_2             (0x04UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000400 */
+#define TIM_DCR_DBL_3             (0x08UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000800 */
+#define TIM_DCR_DBL_4             (0x10UL << TIM_DCR_DBL_Pos)                  /*!< 0x00001000 */
+
+/*******************  Bit definition for TIM_DMAR register  *******************/
+#define TIM_DMAR_DMAB_Pos         (0U)
+#define TIM_DMAR_DMAB_Msk         (0xFFFFUL << TIM_DMAR_DMAB_Pos)              /*!< 0x0000FFFF */
+#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            /*!<DMA register for burst accesses */
+
+/*******************  Bit definition for TIM1_OR1 register  *******************/
+#define TIM1_OR1_OCREF_CLR_Pos     (0U)
+#define TIM1_OR1_OCREF_CLR_Msk     (0x1UL << TIM1_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM1_OR1_OCREF_CLR         TIM1_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM1_AF1 register  *******************/
+#define TIM1_AF1_BKINE_Pos        (0U)
+#define TIM1_AF1_BKINE_Msk        (0x1UL << TIM1_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM1_AF1_BKINE            TIM1_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM1_AF1_BKCMP1E_Pos      (1U)
+#define TIM1_AF1_BKCMP1E_Msk      (0x1UL << TIM1_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM1_AF1_BKCMP1E          TIM1_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM1_AF1_BKCMP2E_Pos      (2U)
+#define TIM1_AF1_BKCMP2E_Msk      (0x1UL << TIM1_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM1_AF1_BKCMP2E          TIM1_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM1_AF1_BKINP_Pos        (9U)
+#define TIM1_AF1_BKINP_Msk        (0x1UL << TIM1_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM1_AF1_BKINP            TIM1_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM1_AF1_BKCMP1P_Pos      (10U)
+#define TIM1_AF1_BKCMP1P_Msk      (0x1UL << TIM1_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM1_AF1_BKCMP1P          TIM1_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM1_AF1_BKCMP2P_Pos      (11U)
+#define TIM1_AF1_BKCMP2P_Msk      (0x1UL << TIM1_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM1_AF1_BKCMP2P          TIM1_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+#define TIM1_AF1_ETRSEL_Pos       (14U)
+#define TIM1_AF1_ETRSEL_Msk       (0xFUL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM1_AF1_ETRSEL           TIM1_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM1 ETR source selection) */
+#define TIM1_AF1_ETRSEL_0         (0x1UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM1_AF1_ETRSEL_1         (0x2UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM1_AF1_ETRSEL_2         (0x4UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM1_AF1_ETRSEL_3         (0x8UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM1_AF2 register  *******************/
+#define TIM1_AF2_BK2INE_Pos       (0U)
+#define TIM1_AF2_BK2INE_Msk       (0x1UL << TIM1_AF2_BK2INE_Pos)               /*!< 0x00000001 */
+#define TIM1_AF2_BK2INE           TIM1_AF2_BK2INE_Msk                          /*!<BRK2 BKIN2 input enable */
+#define TIM1_AF2_BK2CMP1E_Pos     (1U)
+#define TIM1_AF2_BK2CMP1E_Msk     (0x1UL << TIM1_AF2_BK2CMP1E_Pos)             /*!< 0x00000002 */
+#define TIM1_AF2_BK2CMP1E         TIM1_AF2_BK2CMP1E_Msk                        /*!<BRK2 COMP1 enable */
+#define TIM1_AF2_BK2CMP2E_Pos     (2U)
+#define TIM1_AF2_BK2CMP2E_Msk     (0x1UL << TIM1_AF2_BK2CMP2E_Pos)             /*!< 0x00000004 */
+#define TIM1_AF2_BK2CMP2E         TIM1_AF2_BK2CMP2E_Msk                        /*!<BRK2 COMP2 enable */
+#define TIM1_AF2_BK2INP_Pos       (9U)
+#define TIM1_AF2_BK2INP_Msk       (0x1UL << TIM1_AF2_BK2INP_Pos)               /*!< 0x00000200 */
+#define TIM1_AF2_BK2INP           TIM1_AF2_BK2INP_Msk                          /*!<BRK2 BKIN2 input polarity */
+#define TIM1_AF2_BK2CMP1P_Pos     (10U)
+#define TIM1_AF2_BK2CMP1P_Msk     (0x1UL << TIM1_AF2_BK2CMP1P_Pos)             /*!< 0x00000400 */
+#define TIM1_AF2_BK2CMP1P         TIM1_AF2_BK2CMP1P_Msk                        /*!<BRK2 COMP1 input polarity */
+#define TIM1_AF2_BK2CMP2P_Pos     (11U)
+#define TIM1_AF2_BK2CMP2P_Msk     (0x1UL << TIM1_AF2_BK2CMP2P_Pos)             /*!< 0x00000800 */
+#define TIM1_AF2_BK2CMP2P         TIM1_AF2_BK2CMP2P_Msk                        /*!<BRK2 COMP2 input polarity */
+
+
+/*******************  Bit definition for TIM3_OR1 register  *******************/
+#define TIM3_OR1_OCREF_CLR_Pos     (0U)
+#define TIM3_OR1_OCREF_CLR_Msk     (0x1UL << TIM3_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM3_OR1_OCREF_CLR         TIM3_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM3_AF1 register  *******************/
+#define TIM3_AF1_ETRSEL_Pos       (14U)
+#define TIM3_AF1_ETRSEL_Msk       (0xFUL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM3_AF1_ETRSEL           TIM3_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM3 ETR source selection) */
+#define TIM3_AF1_ETRSEL_0         (0x1UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM3_AF1_ETRSEL_1         (0x2UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM3_AF1_ETRSEL_2         (0x4UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM3_AF1_ETRSEL_3         (0x8UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM14_AF1 register  *******************/
+#define TIM14_AF1_ETRSEL_Pos      (14U)
+#define TIM14_AF1_ETRSEL_Msk      (0xFUL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x0003C000 */
+#define TIM14_AF1_ETRSEL          TIM14_AF1_ETRSEL_Msk                         /*!<ETRSEL[3:0] bits (TIM14 ETR source selection) */
+#define TIM14_AF1_ETRSEL_0        (0x1UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00004000 */
+#define TIM14_AF1_ETRSEL_1        (0x2UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00008000 */
+#define TIM14_AF1_ETRSEL_2        (0x4UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00010000 */
+#define TIM14_AF1_ETRSEL_3        (0x8UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM15_AF1 register  ******************/
+#define TIM15_AF1_BKINE_Pos      (0U)
+#define TIM15_AF1_BKINE_Msk      (0x1UL << TIM15_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM15_AF1_BKINE          TIM15_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM15_AF1_BKCMP1E_Pos    (1U)
+#define TIM15_AF1_BKCMP1E_Msk    (0x1UL << TIM15_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM15_AF1_BKCMP1E        TIM15_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM15_AF1_BKCMP2E_Pos    (2U)
+#define TIM15_AF1_BKCMP2E_Msk    (0x1UL << TIM15_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM15_AF1_BKCMP2E        TIM15_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM15_AF1_BKINP_Pos      (9U)
+#define TIM15_AF1_BKINP_Msk      (0x1UL << TIM15_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM15_AF1_BKINP          TIM15_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM15_AF1_BKCMP1P_Pos    (10U)
+#define TIM15_AF1_BKCMP1P_Msk    (0x1UL << TIM15_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM15_AF1_BKCMP1P        TIM15_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM15_AF1_BKCMP2P_Pos    (11U)
+#define TIM15_AF1_BKCMP2P_Msk    (0x1UL << TIM15_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM15_AF1_BKCMP2P        TIM15_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM16_AF1 register  ******************/
+#define TIM16_AF1_BKINE_Pos      (0U)
+#define TIM16_AF1_BKINE_Msk      (0x1UL << TIM16_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM16_AF1_BKINE          TIM16_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM16_AF1_BKCMP1E_Pos    (1U)
+#define TIM16_AF1_BKCMP1E_Msk    (0x1UL << TIM16_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM16_AF1_BKCMP1E        TIM16_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM16_AF1_BKCMP2E_Pos    (2U)
+#define TIM16_AF1_BKCMP2E_Msk    (0x1UL << TIM16_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM16_AF1_BKCMP2E        TIM16_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM16_AF1_BKINP_Pos      (9U)
+#define TIM16_AF1_BKINP_Msk      (0x1UL << TIM16_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM16_AF1_BKINP          TIM16_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM16_AF1_BKCMP1P_Pos    (10U)
+#define TIM16_AF1_BKCMP1P_Msk    (0x1UL << TIM16_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM16_AF1_BKCMP1P        TIM16_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM16_AF1_BKCMP2P_Pos    (11U)
+#define TIM16_AF1_BKCMP2P_Msk    (0x1UL << TIM16_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM16_AF1_BKCMP2P        TIM16_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM17_AF1 register  ******************/
+#define TIM17_AF1_BKINE_Pos      (0U)
+#define TIM17_AF1_BKINE_Msk      (0x1UL << TIM17_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM17_AF1_BKINE          TIM17_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM17_AF1_BKCMP1E_Pos    (1U)
+#define TIM17_AF1_BKCMP1E_Msk    (0x1UL << TIM17_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM17_AF1_BKCMP1E        TIM17_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM17_AF1_BKCMP2E_Pos    (2U)
+#define TIM17_AF1_BKCMP2E_Msk    (0x1UL << TIM17_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM17_AF1_BKCMP2E        TIM17_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM17_AF1_BKINP_Pos      (9U)
+#define TIM17_AF1_BKINP_Msk      (0x1UL << TIM17_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM17_AF1_BKINP          TIM17_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM17_AF1_BKCMP1P_Pos    (10U)
+#define TIM17_AF1_BKCMP1P_Msk    (0x1UL << TIM17_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM17_AF1_BKCMP1P        TIM17_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM17_AF1_BKCMP2P_Pos    (11U)
+#define TIM17_AF1_BKCMP2P_Msk    (0x1UL << TIM17_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM17_AF1_BKCMP2P        TIM17_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM_TISEL register  *********************/
+#define TIM_TISEL_TI1SEL_Pos      (0U)
+#define TIM_TISEL_TI1SEL_Msk      (0xFUL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x0000000F */
+#define TIM_TISEL_TI1SEL          TIM_TISEL_TI1SEL_Msk                         /*!<TI1SEL[3:0] bits (TIM TI1 SEL)*/
+#define TIM_TISEL_TI1SEL_0        (0x1UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000001 */
+#define TIM_TISEL_TI1SEL_1        (0x2UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000002 */
+#define TIM_TISEL_TI1SEL_2        (0x4UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000004 */
+#define TIM_TISEL_TI1SEL_3        (0x8UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000008 */
+
+#define TIM_TISEL_TI2SEL_Pos      (8U)
+#define TIM_TISEL_TI2SEL_Msk      (0xFUL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000F00 */
+#define TIM_TISEL_TI2SEL          TIM_TISEL_TI2SEL_Msk                         /*!<TI2SEL[3:0] bits (TIM TI2 SEL)*/
+#define TIM_TISEL_TI2SEL_0        (0x1UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000100 */
+#define TIM_TISEL_TI2SEL_1        (0x2UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000200 */
+#define TIM_TISEL_TI2SEL_2        (0x4UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000400 */
+#define TIM_TISEL_TI2SEL_3        (0x8UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000800 */
+
+#define TIM_TISEL_TI3SEL_Pos      (16U)
+#define TIM_TISEL_TI3SEL_Msk      (0xFUL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x000F0000 */
+#define TIM_TISEL_TI3SEL          TIM_TISEL_TI3SEL_Msk                         /*!<TI3SEL[3:0] bits (TIM TI3 SEL)*/
+#define TIM_TISEL_TI3SEL_0        (0x1UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00010000 */
+#define TIM_TISEL_TI3SEL_1        (0x2UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00020000 */
+#define TIM_TISEL_TI3SEL_2        (0x4UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00040000 */
+#define TIM_TISEL_TI3SEL_3        (0x8UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00080000 */
+
+#define TIM_TISEL_TI4SEL_Pos      (24U)
+#define TIM_TISEL_TI4SEL_Msk      (0xFUL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x0F000000 */
+#define TIM_TISEL_TI4SEL          TIM_TISEL_TI4SEL_Msk                         /*!<TI4SEL[3:0] bits (TIM TI4 SEL)*/
+#define TIM_TISEL_TI4SEL_0        (0x1UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x01000000 */
+#define TIM_TISEL_TI4SEL_1        (0x2UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x02000000 */
+#define TIM_TISEL_TI4SEL_2        (0x4UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x04000000 */
+#define TIM_TISEL_TI4SEL_3        (0x8UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x08000000 */
+
+
+
+/******************************************************************************/
+/*                                                                            */
+/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for USART_CR1 register  *******************/
+#define USART_CR1_UE_Pos             (0U)
+#define USART_CR1_UE_Msk             (0x1UL << USART_CR1_UE_Pos)               /*!< 0x00000001 */
+#define USART_CR1_UE                 USART_CR1_UE_Msk                          /*!< USART Enable */
+#define USART_CR1_UESM_Pos           (1U)
+#define USART_CR1_UESM_Msk           (0x1UL << USART_CR1_UESM_Pos)             /*!< 0x00000002 */
+#define USART_CR1_UESM               USART_CR1_UESM_Msk                        /*!< USART Enable in STOP Mode */
+#define USART_CR1_RE_Pos             (2U)
+#define USART_CR1_RE_Msk             (0x1UL << USART_CR1_RE_Pos)               /*!< 0x00000004 */
+#define USART_CR1_RE                 USART_CR1_RE_Msk                          /*!< Receiver Enable */
+#define USART_CR1_TE_Pos             (3U)
+#define USART_CR1_TE_Msk             (0x1UL << USART_CR1_TE_Pos)               /*!< 0x00000008 */
+#define USART_CR1_TE                 USART_CR1_TE_Msk                          /*!< Transmitter Enable */
+#define USART_CR1_IDLEIE_Pos         (4U)
+#define USART_CR1_IDLEIE_Msk         (0x1UL << USART_CR1_IDLEIE_Pos)           /*!< 0x00000010 */
+#define USART_CR1_IDLEIE             USART_CR1_IDLEIE_Msk                      /*!< IDLE Interrupt Enable */
+#define USART_CR1_RXNEIE_RXFNEIE_Pos   (5U)
+#define USART_CR1_RXNEIE_RXFNEIE_Msk   (0x1UL << USART_CR1_RXNEIE_RXFNEIE_Pos) /*!< 0x00000020 */
+#define USART_CR1_RXNEIE_RXFNEIE       USART_CR1_RXNEIE_RXFNEIE_Msk            /*!< RXNE/RXFIFO not empty Interrupt Enable */
+#define USART_CR1_TCIE_Pos           (6U)
+#define USART_CR1_TCIE_Msk           (0x1UL << USART_CR1_TCIE_Pos)             /*!< 0x00000040 */
+#define USART_CR1_TCIE               USART_CR1_TCIE_Msk                        /*!< Transmission Complete Interrupt Enable */
+#define USART_CR1_TXEIE_TXFNFIE_Pos  (7U)
+#define USART_CR1_TXEIE_TXFNFIE_Msk   (0x1UL << USART_CR1_TXEIE_TXFNFIE_Pos)   /*!< 0x00000080 */
+#define USART_CR1_TXEIE_TXFNFIE       USART_CR1_TXEIE_TXFNFIE_Msk              /*!< TXE/TXFIFO not full Interrupt Enable */
+#define USART_CR1_PEIE_Pos           (8U)
+#define USART_CR1_PEIE_Msk           (0x1UL << USART_CR1_PEIE_Pos)             /*!< 0x00000100 */
+#define USART_CR1_PEIE               USART_CR1_PEIE_Msk                        /*!< PE Interrupt Enable */
+#define USART_CR1_PS_Pos             (9U)
+#define USART_CR1_PS_Msk             (0x1UL << USART_CR1_PS_Pos)               /*!< 0x00000200 */
+#define USART_CR1_PS                 USART_CR1_PS_Msk                          /*!< Parity Selection */
+#define USART_CR1_PCE_Pos            (10U)
+#define USART_CR1_PCE_Msk            (0x1UL << USART_CR1_PCE_Pos)              /*!< 0x00000400 */
+#define USART_CR1_PCE                USART_CR1_PCE_Msk                         /*!< Parity Control Enable */
+#define USART_CR1_WAKE_Pos           (11U)
+#define USART_CR1_WAKE_Msk           (0x1UL << USART_CR1_WAKE_Pos)             /*!< 0x00000800 */
+#define USART_CR1_WAKE               USART_CR1_WAKE_Msk                        /*!< Receiver Wakeup method */
+#define USART_CR1_M_Pos              (12U)
+#define USART_CR1_M_Msk              (0x10001UL << USART_CR1_M_Pos)            /*!< 0x10001000 */
+#define USART_CR1_M                  USART_CR1_M_Msk                           /*!< Word length */
+#define USART_CR1_M0_Pos             (12U)
+#define USART_CR1_M0_Msk             (0x1UL << USART_CR1_M0_Pos)               /*!< 0x00001000 */
+#define USART_CR1_M0                 USART_CR1_M0_Msk                          /*!< Word length - Bit 0 */
+#define USART_CR1_MME_Pos            (13U)
+#define USART_CR1_MME_Msk            (0x1UL << USART_CR1_MME_Pos)              /*!< 0x00002000 */
+#define USART_CR1_MME                USART_CR1_MME_Msk                         /*!< Mute Mode Enable */
+#define USART_CR1_CMIE_Pos           (14U)
+#define USART_CR1_CMIE_Msk           (0x1UL << USART_CR1_CMIE_Pos)             /*!< 0x00004000 */
+#define USART_CR1_CMIE               USART_CR1_CMIE_Msk                        /*!< Character match interrupt enable */
+#define USART_CR1_OVER8_Pos          (15U)
+#define USART_CR1_OVER8_Msk          (0x1UL << USART_CR1_OVER8_Pos)            /*!< 0x00008000 */
+#define USART_CR1_OVER8              USART_CR1_OVER8_Msk                       /*!< Oversampling by 8-bit or 16-bit mode */
+#define USART_CR1_DEDT_Pos           (16U)
+#define USART_CR1_DEDT_Msk           (0x1FUL << USART_CR1_DEDT_Pos)            /*!< 0x001F0000 */
+#define USART_CR1_DEDT               USART_CR1_DEDT_Msk                        /*!< DEDT[4:0] bits (Driver Enable Deassertion Time) */
+#define USART_CR1_DEDT_0             (0x01UL << USART_CR1_DEDT_Pos)            /*!< 0x00010000 */
+#define USART_CR1_DEDT_1             (0x02UL << USART_CR1_DEDT_Pos)            /*!< 0x00020000 */
+#define USART_CR1_DEDT_2             (0x04UL << USART_CR1_DEDT_Pos)            /*!< 0x00040000 */
+#define USART_CR1_DEDT_3             (0x08UL << USART_CR1_DEDT_Pos)            /*!< 0x00080000 */
+#define USART_CR1_DEDT_4             (0x10UL << USART_CR1_DEDT_Pos)            /*!< 0x00100000 */
+#define USART_CR1_DEAT_Pos           (21U)
+#define USART_CR1_DEAT_Msk           (0x1FUL << USART_CR1_DEAT_Pos)            /*!< 0x03E00000 */
+#define USART_CR1_DEAT               USART_CR1_DEAT_Msk                        /*!< DEAT[4:0] bits (Driver Enable Assertion Time) */
+#define USART_CR1_DEAT_0             (0x01UL << USART_CR1_DEAT_Pos)            /*!< 0x00200000 */
+#define USART_CR1_DEAT_1             (0x02UL << USART_CR1_DEAT_Pos)            /*!< 0x00400000 */
+#define USART_CR1_DEAT_2             (0x04UL << USART_CR1_DEAT_Pos)            /*!< 0x00800000 */
+#define USART_CR1_DEAT_3             (0x08UL << USART_CR1_DEAT_Pos)            /*!< 0x01000000 */
+#define USART_CR1_DEAT_4             (0x10UL << USART_CR1_DEAT_Pos)            /*!< 0x02000000 */
+#define USART_CR1_RTOIE_Pos          (26U)
+#define USART_CR1_RTOIE_Msk          (0x1UL << USART_CR1_RTOIE_Pos)            /*!< 0x04000000 */
+#define USART_CR1_RTOIE              USART_CR1_RTOIE_Msk                       /*!< Receive Time Out interrupt enable */
+#define USART_CR1_EOBIE_Pos          (27U)
+#define USART_CR1_EOBIE_Msk          (0x1UL << USART_CR1_EOBIE_Pos)            /*!< 0x08000000 */
+#define USART_CR1_EOBIE              USART_CR1_EOBIE_Msk                       /*!< End of Block interrupt enable */
+#define USART_CR1_M1_Pos             (28U)
+#define USART_CR1_M1_Msk             (0x1UL << USART_CR1_M1_Pos)               /*!< 0x10000000 */
+#define USART_CR1_M1                 USART_CR1_M1_Msk                          /*!< Word length - Bit 1 */
+#define USART_CR1_FIFOEN_Pos         (29U)
+#define USART_CR1_FIFOEN_Msk         (0x1UL << USART_CR1_FIFOEN_Pos)           /*!< 0x20000000 */
+#define USART_CR1_FIFOEN             USART_CR1_FIFOEN_Msk                      /*!< FIFO mode enable */
+#define USART_CR1_TXFEIE_Pos         (30U)
+#define USART_CR1_TXFEIE_Msk         (0x1UL << USART_CR1_TXFEIE_Pos)           /*!< 0x40000000 */
+#define USART_CR1_TXFEIE             USART_CR1_TXFEIE_Msk                      /*!< TXFIFO empty interrupt enable */
+#define USART_CR1_RXFFIE_Pos         (31U)
+#define USART_CR1_RXFFIE_Msk         (0x1UL << USART_CR1_RXFFIE_Pos)           /*!< 0x80000000 */
+#define USART_CR1_RXFFIE             USART_CR1_RXFFIE_Msk                      /*!< RXFIFO Full interrupt enable */
+
+/******************  Bit definition for USART_CR2 register  *******************/
+#define USART_CR2_SLVEN_Pos          (0U)
+#define USART_CR2_SLVEN_Msk          (0x1UL << USART_CR2_SLVEN_Pos)            /*!< 0x00000001 */
+#define USART_CR2_SLVEN              USART_CR2_SLVEN_Msk                       /*!< Synchronous Slave mode enable */
+#define USART_CR2_DIS_NSS_Pos        (3U)
+#define USART_CR2_DIS_NSS_Msk        (0x1UL << USART_CR2_DIS_NSS_Pos)          /*!< 0x00000008 */
+#define USART_CR2_DIS_NSS            USART_CR2_DIS_NSS_Msk                     /*!< NSS input pin disable for SPI slave selection */
+#define USART_CR2_ADDM7_Pos          (4U)
+#define USART_CR2_ADDM7_Msk          (0x1UL << USART_CR2_ADDM7_Pos)            /*!< 0x00000010 */
+#define USART_CR2_ADDM7              USART_CR2_ADDM7_Msk                       /*!< 7-bit or 4-bit Address Detection */
+#define USART_CR2_LBDL_Pos           (5U)
+#define USART_CR2_LBDL_Msk           (0x1UL << USART_CR2_LBDL_Pos)             /*!< 0x00000020 */
+#define USART_CR2_LBDL               USART_CR2_LBDL_Msk                        /*!< LIN Break Detection Length */
+#define USART_CR2_LBDIE_Pos          (6U)
+#define USART_CR2_LBDIE_Msk          (0x1UL << USART_CR2_LBDIE_Pos)            /*!< 0x00000040 */
+#define USART_CR2_LBDIE              USART_CR2_LBDIE_Msk                       /*!< LIN Break Detection Interrupt Enable */
+#define USART_CR2_LBCL_Pos           (8U)
+#define USART_CR2_LBCL_Msk           (0x1UL << USART_CR2_LBCL_Pos)             /*!< 0x00000100 */
+#define USART_CR2_LBCL               USART_CR2_LBCL_Msk                        /*!< Last Bit Clock pulse */
+#define USART_CR2_CPHA_Pos           (9U)
+#define USART_CR2_CPHA_Msk           (0x1UL << USART_CR2_CPHA_Pos)             /*!< 0x00000200 */
+#define USART_CR2_CPHA               USART_CR2_CPHA_Msk                        /*!< Clock Phase */
+#define USART_CR2_CPOL_Pos           (10U)
+#define USART_CR2_CPOL_Msk           (0x1UL << USART_CR2_CPOL_Pos)             /*!< 0x00000400 */
+#define USART_CR2_CPOL               USART_CR2_CPOL_Msk                        /*!< Clock Polarity */
+#define USART_CR2_CLKEN_Pos          (11U)
+#define USART_CR2_CLKEN_Msk          (0x1UL << USART_CR2_CLKEN_Pos)            /*!< 0x00000800 */
+#define USART_CR2_CLKEN              USART_CR2_CLKEN_Msk                       /*!< Clock Enable */
+#define USART_CR2_STOP_Pos           (12U)
+#define USART_CR2_STOP_Msk           (0x3UL << USART_CR2_STOP_Pos)             /*!< 0x00003000 */
+#define USART_CR2_STOP               USART_CR2_STOP_Msk                        /*!< STOP[1:0] bits (STOP bits) */
+#define USART_CR2_STOP_0             (0x1UL << USART_CR2_STOP_Pos)             /*!< 0x00001000 */
+#define USART_CR2_STOP_1             (0x2UL << USART_CR2_STOP_Pos)             /*!< 0x00002000 */
+#define USART_CR2_LINEN_Pos          (14U)
+#define USART_CR2_LINEN_Msk          (0x1UL << USART_CR2_LINEN_Pos)            /*!< 0x00004000 */
+#define USART_CR2_LINEN              USART_CR2_LINEN_Msk                       /*!< LIN mode enable */
+#define USART_CR2_SWAP_Pos           (15U)
+#define USART_CR2_SWAP_Msk           (0x1UL << USART_CR2_SWAP_Pos)             /*!< 0x00008000 */
+#define USART_CR2_SWAP               USART_CR2_SWAP_Msk                        /*!< SWAP TX/RX pins */
+#define USART_CR2_RXINV_Pos          (16U)
+#define USART_CR2_RXINV_Msk          (0x1UL << USART_CR2_RXINV_Pos)            /*!< 0x00010000 */
+#define USART_CR2_RXINV              USART_CR2_RXINV_Msk                       /*!< RX pin active level inversion */
+#define USART_CR2_TXINV_Pos          (17U)
+#define USART_CR2_TXINV_Msk          (0x1UL << USART_CR2_TXINV_Pos)            /*!< 0x00020000 */
+#define USART_CR2_TXINV              USART_CR2_TXINV_Msk                       /*!< TX pin active level inversion */
+#define USART_CR2_DATAINV_Pos        (18U)
+#define USART_CR2_DATAINV_Msk        (0x1UL << USART_CR2_DATAINV_Pos)          /*!< 0x00040000 */
+#define USART_CR2_DATAINV            USART_CR2_DATAINV_Msk                     /*!< Binary data inversion */
+#define USART_CR2_MSBFIRST_Pos       (19U)
+#define USART_CR2_MSBFIRST_Msk       (0x1UL << USART_CR2_MSBFIRST_Pos)         /*!< 0x00080000 */
+#define USART_CR2_MSBFIRST           USART_CR2_MSBFIRST_Msk                    /*!< Most Significant Bit First */
+#define USART_CR2_ABREN_Pos          (20U)
+#define USART_CR2_ABREN_Msk          (0x1UL << USART_CR2_ABREN_Pos)            /*!< 0x00100000 */
+#define USART_CR2_ABREN              USART_CR2_ABREN_Msk                       /*!< Auto Baud-Rate Enable*/
+#define USART_CR2_ABRMODE_Pos        (21U)
+#define USART_CR2_ABRMODE_Msk        (0x3UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00600000 */
+#define USART_CR2_ABRMODE            USART_CR2_ABRMODE_Msk                     /*!< ABRMOD[1:0] bits (Auto Baud-Rate Mode) */
+#define USART_CR2_ABRMODE_0          (0x1UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00200000 */
+#define USART_CR2_ABRMODE_1          (0x2UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00400000 */
+#define USART_CR2_RTOEN_Pos          (23U)
+#define USART_CR2_RTOEN_Msk          (0x1UL << USART_CR2_RTOEN_Pos)            /*!< 0x00800000 */
+#define USART_CR2_RTOEN              USART_CR2_RTOEN_Msk                       /*!< Receiver Time-Out enable */
+#define USART_CR2_ADD_Pos            (24U)
+#define USART_CR2_ADD_Msk            (0xFFUL << USART_CR2_ADD_Pos)             /*!< 0xFF000000 */
+#define USART_CR2_ADD                USART_CR2_ADD_Msk                         /*!< Address of the USART node */
+
+/******************  Bit definition for USART_CR3 register  *******************/
+#define USART_CR3_EIE_Pos            (0U)
+#define USART_CR3_EIE_Msk            (0x1UL << USART_CR3_EIE_Pos)              /*!< 0x00000001 */
+#define USART_CR3_EIE                USART_CR3_EIE_Msk                         /*!< Error Interrupt Enable */
+#define USART_CR3_IREN_Pos           (1U)
+#define USART_CR3_IREN_Msk           (0x1UL << USART_CR3_IREN_Pos)             /*!< 0x00000002 */
+#define USART_CR3_IREN               USART_CR3_IREN_Msk                        /*!< IrDA mode Enable */
+#define USART_CR3_IRLP_Pos           (2U)
+#define USART_CR3_IRLP_Msk           (0x1UL << USART_CR3_IRLP_Pos)             /*!< 0x00000004 */
+#define USART_CR3_IRLP               USART_CR3_IRLP_Msk                        /*!< IrDA Low-Power */
+#define USART_CR3_HDSEL_Pos          (3U)
+#define USART_CR3_HDSEL_Msk          (0x1UL << USART_CR3_HDSEL_Pos)            /*!< 0x00000008 */
+#define USART_CR3_HDSEL              USART_CR3_HDSEL_Msk                       /*!< Half-Duplex Selection */
+#define USART_CR3_NACK_Pos           (4U)
+#define USART_CR3_NACK_Msk           (0x1UL << USART_CR3_NACK_Pos)             /*!< 0x00000010 */
+#define USART_CR3_NACK               USART_CR3_NACK_Msk                        /*!< SmartCard NACK enable */
+#define USART_CR3_SCEN_Pos           (5U)
+#define USART_CR3_SCEN_Msk           (0x1UL << USART_CR3_SCEN_Pos)             /*!< 0x00000020 */
+#define USART_CR3_SCEN               USART_CR3_SCEN_Msk                        /*!< SmartCard mode enable */
+#define USART_CR3_DMAR_Pos           (6U)
+#define USART_CR3_DMAR_Msk           (0x1UL << USART_CR3_DMAR_Pos)             /*!< 0x00000040 */
+#define USART_CR3_DMAR               USART_CR3_DMAR_Msk                        /*!< DMA Enable Receiver */
+#define USART_CR3_DMAT_Pos           (7U)
+#define USART_CR3_DMAT_Msk           (0x1UL << USART_CR3_DMAT_Pos)             /*!< 0x00000080 */
+#define USART_CR3_DMAT               USART_CR3_DMAT_Msk                        /*!< DMA Enable Transmitter */
+#define USART_CR3_RTSE_Pos           (8U)
+#define USART_CR3_RTSE_Msk           (0x1UL << USART_CR3_RTSE_Pos)             /*!< 0x00000100 */
+#define USART_CR3_RTSE               USART_CR3_RTSE_Msk                        /*!< RTS Enable */
+#define USART_CR3_CTSE_Pos           (9U)
+#define USART_CR3_CTSE_Msk           (0x1UL << USART_CR3_CTSE_Pos)             /*!< 0x00000200 */
+#define USART_CR3_CTSE               USART_CR3_CTSE_Msk                        /*!< CTS Enable */
+#define USART_CR3_CTSIE_Pos          (10U)
+#define USART_CR3_CTSIE_Msk          (0x1UL << USART_CR3_CTSIE_Pos)            /*!< 0x00000400 */
+#define USART_CR3_CTSIE              USART_CR3_CTSIE_Msk                       /*!< CTS Interrupt Enable */
+#define USART_CR3_ONEBIT_Pos         (11U)
+#define USART_CR3_ONEBIT_Msk         (0x1UL << USART_CR3_ONEBIT_Pos)           /*!< 0x00000800 */
+#define USART_CR3_ONEBIT             USART_CR3_ONEBIT_Msk                      /*!< One sample bit method enable */
+#define USART_CR3_OVRDIS_Pos         (12U)
+#define USART_CR3_OVRDIS_Msk         (0x1UL << USART_CR3_OVRDIS_Pos)           /*!< 0x00001000 */
+#define USART_CR3_OVRDIS             USART_CR3_OVRDIS_Msk                      /*!< Overrun Disable */
+#define USART_CR3_DDRE_Pos           (13U)
+#define USART_CR3_DDRE_Msk           (0x1UL << USART_CR3_DDRE_Pos)             /*!< 0x00002000 */
+#define USART_CR3_DDRE               USART_CR3_DDRE_Msk                        /*!< DMA Disable on Reception Error */
+#define USART_CR3_DEM_Pos            (14U)
+#define USART_CR3_DEM_Msk            (0x1UL << USART_CR3_DEM_Pos)              /*!< 0x00004000 */
+#define USART_CR3_DEM                USART_CR3_DEM_Msk                         /*!< Driver Enable Mode */
+#define USART_CR3_DEP_Pos            (15U)
+#define USART_CR3_DEP_Msk            (0x1UL << USART_CR3_DEP_Pos)              /*!< 0x00008000 */
+#define USART_CR3_DEP                USART_CR3_DEP_Msk                         /*!< Driver Enable Polarity Selection */
+#define USART_CR3_SCARCNT_Pos        (17U)
+#define USART_CR3_SCARCNT_Msk        (0x7UL << USART_CR3_SCARCNT_Pos)          /*!< 0x000E0000 */
+#define USART_CR3_SCARCNT            USART_CR3_SCARCNT_Msk                     /*!< SCARCNT[2:0] bits (SmartCard Auto-Retry Count) */
+#define USART_CR3_SCARCNT_0          (0x1UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00020000 */
+#define USART_CR3_SCARCNT_1          (0x2UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00040000 */
+#define USART_CR3_SCARCNT_2          (0x4UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00080000 */
+#define USART_CR3_WUS_Pos            (20U)
+#define USART_CR3_WUS_Msk            (0x3UL << USART_CR3_WUS_Pos)              /*!< 0x00300000 */
+#define USART_CR3_WUS                USART_CR3_WUS_Msk                         /*!< WUS[1:0] bits (Wake UP Interrupt Flag Selection) */
+#define USART_CR3_WUS_0              (0x1UL << USART_CR3_WUS_Pos)              /*!< 0x00100000 */
+#define USART_CR3_WUS_1              (0x2UL << USART_CR3_WUS_Pos)              /*!< 0x00200000 */
+#define USART_CR3_WUFIE_Pos          (22U)
+#define USART_CR3_WUFIE_Msk          (0x1UL << USART_CR3_WUFIE_Pos)            /*!< 0x00400000 */
+#define USART_CR3_WUFIE              USART_CR3_WUFIE_Msk                       /*!< Wake Up Interrupt Enable */
+#define USART_CR3_TXFTIE_Pos         (23U)
+#define USART_CR3_TXFTIE_Msk         (0x1UL << USART_CR3_TXFTIE_Pos)           /*!< 0x00800000 */
+#define USART_CR3_TXFTIE             USART_CR3_TXFTIE_Msk                      /*!< TXFIFO threshold interrupt enable */
+#define USART_CR3_TCBGTIE_Pos        (24U)
+#define USART_CR3_TCBGTIE_Msk        (0x1UL << USART_CR3_TCBGTIE_Pos)          /*!< 0x01000000 */
+#define USART_CR3_TCBGTIE            USART_CR3_TCBGTIE_Msk                     /*!< Transmission Complete Before Guard Time Interrupt Enable */
+#define USART_CR3_RXFTCFG_Pos        (25U)
+#define USART_CR3_RXFTCFG_Msk        (0x7UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x0E000000 */
+#define USART_CR3_RXFTCFG            USART_CR3_RXFTCFG_Msk                     /*!< RXFIFO FIFO threshold configuration */
+#define USART_CR3_RXFTCFG_0          (0x1UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x02000000 */
+#define USART_CR3_RXFTCFG_1          (0x2UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x04000000 */
+#define USART_CR3_RXFTCFG_2          (0x4UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x08000000 */
+#define USART_CR3_RXFTIE_Pos         (28U)
+#define USART_CR3_RXFTIE_Msk         (0x1UL << USART_CR3_RXFTIE_Pos)           /*!< 0x10000000 */
+#define USART_CR3_RXFTIE             USART_CR3_RXFTIE_Msk                      /*!< RXFIFO threshold interrupt enable */
+#define USART_CR3_TXFTCFG_Pos        (29U)
+#define USART_CR3_TXFTCFG_Msk        (0x7UL << USART_CR3_TXFTCFG_Pos)          /*!< 0xE0000000 */
+#define USART_CR3_TXFTCFG            USART_CR3_TXFTCFG_Msk                     /*!< TXFIFO threshold configuration */
+#define USART_CR3_TXFTCFG_0          (0x1UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x20000000 */
+#define USART_CR3_TXFTCFG_1          (0x2UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x40000000 */
+#define USART_CR3_TXFTCFG_2          (0x4UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x80000000 */
+
+/******************  Bit definition for USART_BRR register  *******************/
+#define USART_BRR_BRR                ((uint16_t)0xFFFF)                        /*!< USART  Baud rate register [15:0] */
+
+/******************  Bit definition for USART_GTPR register  ******************/
+#define USART_GTPR_PSC_Pos           (0U)
+#define USART_GTPR_PSC_Msk           (0xFFUL << USART_GTPR_PSC_Pos)            /*!< 0x000000FF */
+#define USART_GTPR_PSC               USART_GTPR_PSC_Msk                        /*!< PSC[7:0] bits (Prescaler value) */
+#define USART_GTPR_GT_Pos            (8U)
+#define USART_GTPR_GT_Msk            (0xFFUL << USART_GTPR_GT_Pos)             /*!< 0x0000FF00 */
+#define USART_GTPR_GT                USART_GTPR_GT_Msk                         /*!< GT[7:0] bits (Guard time value) */
+
+/*******************  Bit definition for USART_RTOR register  *****************/
+#define USART_RTOR_RTO_Pos           (0U)
+#define USART_RTOR_RTO_Msk           (0xFFFFFFUL << USART_RTOR_RTO_Pos)        /*!< 0x00FFFFFF */
+#define USART_RTOR_RTO               USART_RTOR_RTO_Msk                        /*!< Receiver Time Out Value */
+#define USART_RTOR_BLEN_Pos          (24U)
+#define USART_RTOR_BLEN_Msk          (0xFFUL << USART_RTOR_BLEN_Pos)           /*!< 0xFF000000 */
+#define USART_RTOR_BLEN              USART_RTOR_BLEN_Msk                       /*!< Block Length */
+
+/*******************  Bit definition for USART_RQR register  ******************/
+#define USART_RQR_ABRRQ        ((uint16_t)0x0001)                              /*!< Auto-Baud Rate Request */
+#define USART_RQR_SBKRQ        ((uint16_t)0x0002)                              /*!< Send Break Request */
+#define USART_RQR_MMRQ         ((uint16_t)0x0004)                              /*!< Mute Mode Request */
+#define USART_RQR_RXFRQ        ((uint16_t)0x0008)                              /*!< Receive Data flush Request */
+#define USART_RQR_TXFRQ        ((uint16_t)0x0010)                              /*!< Transmit data flush Request */
+
+/*******************  Bit definition for USART_ISR register  ******************/
+#define USART_ISR_PE_Pos             (0U)
+#define USART_ISR_PE_Msk             (0x1UL << USART_ISR_PE_Pos)               /*!< 0x00000001 */
+#define USART_ISR_PE                 USART_ISR_PE_Msk                          /*!< Parity Error */
+#define USART_ISR_FE_Pos             (1U)
+#define USART_ISR_FE_Msk             (0x1UL << USART_ISR_FE_Pos)               /*!< 0x00000002 */
+#define USART_ISR_FE                 USART_ISR_FE_Msk                          /*!< Framing Error */
+#define USART_ISR_NE_Pos             (2U)
+#define USART_ISR_NE_Msk             (0x1UL << USART_ISR_NE_Pos)               /*!< 0x00000004 */
+#define USART_ISR_NE                 USART_ISR_NE_Msk                          /*!< Noise detected Flag */
+#define USART_ISR_ORE_Pos            (3U)
+#define USART_ISR_ORE_Msk            (0x1UL << USART_ISR_ORE_Pos)              /*!< 0x00000008 */
+#define USART_ISR_ORE                USART_ISR_ORE_Msk                         /*!< OverRun Error */
+#define USART_ISR_IDLE_Pos           (4U)
+#define USART_ISR_IDLE_Msk           (0x1UL << USART_ISR_IDLE_Pos)             /*!< 0x00000010 */
+#define USART_ISR_IDLE               USART_ISR_IDLE_Msk                        /*!< IDLE line detected */
+#define USART_ISR_RXNE_RXFNE_Pos     (5U)
+#define USART_ISR_RXNE_RXFNE_Msk     (0x1UL << USART_ISR_RXNE_RXFNE_Pos)       /*!< 0x00000020 */
+#define USART_ISR_RXNE_RXFNE         USART_ISR_RXNE_RXFNE_Msk                  /*!< Read Data Register Not Empty/RXFIFO Not Empty */
+#define USART_ISR_TC_Pos             (6U)
+#define USART_ISR_TC_Msk             (0x1UL << USART_ISR_TC_Pos)               /*!< 0x00000040 */
+#define USART_ISR_TC                 USART_ISR_TC_Msk                          /*!< Transmission Complete */
+#define USART_ISR_TXE_TXFNF_Pos      (7U)
+#define USART_ISR_TXE_TXFNF_Msk      (0x1UL << USART_ISR_TXE_TXFNF_Pos)        /*!< 0x00000080 */
+#define USART_ISR_TXE_TXFNF          USART_ISR_TXE_TXFNF_Msk                   /*!< Transmit Data Register Empty/TXFIFO Not Full */
+#define USART_ISR_LBDF_Pos           (8U)
+#define USART_ISR_LBDF_Msk           (0x1UL << USART_ISR_LBDF_Pos)             /*!< 0x00000100 */
+#define USART_ISR_LBDF               USART_ISR_LBDF_Msk                        /*!< LIN Break Detection Flag */
+#define USART_ISR_CTSIF_Pos          (9U)
+#define USART_ISR_CTSIF_Msk          (0x1UL << USART_ISR_CTSIF_Pos)            /*!< 0x00000200 */
+#define USART_ISR_CTSIF              USART_ISR_CTSIF_Msk                       /*!< CTS interrupt flag */
+#define USART_ISR_CTS_Pos            (10U)
+#define USART_ISR_CTS_Msk            (0x1UL << USART_ISR_CTS_Pos)              /*!< 0x00000400 */
+#define USART_ISR_CTS                USART_ISR_CTS_Msk                         /*!< CTS flag */
+#define USART_ISR_RTOF_Pos           (11U)
+#define USART_ISR_RTOF_Msk           (0x1UL << USART_ISR_RTOF_Pos)             /*!< 0x00000800 */
+#define USART_ISR_RTOF               USART_ISR_RTOF_Msk                        /*!< Receiver Time Out */
+#define USART_ISR_EOBF_Pos           (12U)
+#define USART_ISR_EOBF_Msk           (0x1UL << USART_ISR_EOBF_Pos)             /*!< 0x00001000 */
+#define USART_ISR_EOBF               USART_ISR_EOBF_Msk                        /*!< End Of Block Flag */
+#define USART_ISR_UDR_Pos            (13U)
+#define USART_ISR_UDR_Msk            (0x1UL << USART_ISR_UDR_Pos)              /*!< 0x00002000 */
+#define USART_ISR_UDR                 USART_ISR_UDR_Msk                        /*!< SPI Slave Underrun Error Flag */
+#define USART_ISR_ABRE_Pos           (14U)
+#define USART_ISR_ABRE_Msk           (0x1UL << USART_ISR_ABRE_Pos)             /*!< 0x00004000 */
+#define USART_ISR_ABRE               USART_ISR_ABRE_Msk                        /*!< Auto-Baud Rate Error */
+#define USART_ISR_ABRF_Pos           (15U)
+#define USART_ISR_ABRF_Msk           (0x1UL << USART_ISR_ABRF_Pos)             /*!< 0x00008000 */
+#define USART_ISR_ABRF               USART_ISR_ABRF_Msk                        /*!< Auto-Baud Rate Flag */
+#define USART_ISR_BUSY_Pos           (16U)
+#define USART_ISR_BUSY_Msk           (0x1UL << USART_ISR_BUSY_Pos)             /*!< 0x00010000 */
+#define USART_ISR_BUSY               USART_ISR_BUSY_Msk                        /*!< Busy Flag */
+#define USART_ISR_CMF_Pos            (17U)
+#define USART_ISR_CMF_Msk            (0x1UL << USART_ISR_CMF_Pos)              /*!< 0x00020000 */
+#define USART_ISR_CMF                USART_ISR_CMF_Msk                         /*!< Character Match Flag */
+#define USART_ISR_SBKF_Pos           (18U)
+#define USART_ISR_SBKF_Msk           (0x1UL << USART_ISR_SBKF_Pos)             /*!< 0x00040000 */
+#define USART_ISR_SBKF               USART_ISR_SBKF_Msk                        /*!< Send Break Flag */
+#define USART_ISR_RWU_Pos            (19U)
+#define USART_ISR_RWU_Msk            (0x1UL << USART_ISR_RWU_Pos)              /*!< 0x00080000 */
+#define USART_ISR_RWU                USART_ISR_RWU_Msk                         /*!< Receive Wake Up from mute mode Flag */
+#define USART_ISR_WUF_Pos            (20U)
+#define USART_ISR_WUF_Msk            (0x1UL << USART_ISR_WUF_Pos)              /*!< 0x00100000 */
+#define USART_ISR_WUF                USART_ISR_WUF_Msk                         /*!< Wake Up from stop mode Flag */
+#define USART_ISR_TEACK_Pos          (21U)
+#define USART_ISR_TEACK_Msk          (0x1UL << USART_ISR_TEACK_Pos)            /*!< 0x00200000 */
+#define USART_ISR_TEACK              USART_ISR_TEACK_Msk                       /*!< Transmit Enable Acknowledge Flag */
+#define USART_ISR_REACK_Pos          (22U)
+#define USART_ISR_REACK_Msk          (0x1UL << USART_ISR_REACK_Pos)            /*!< 0x00400000 */
+#define USART_ISR_REACK              USART_ISR_REACK_Msk                       /*!< Receive Enable Acknowledge Flag */
+#define USART_ISR_TXFE_Pos           (23U)
+#define USART_ISR_TXFE_Msk           (0x1UL << USART_ISR_TXFE_Pos)             /*!< 0x00800000 */
+#define USART_ISR_TXFE               USART_ISR_TXFE_Msk                        /*!< TXFIFO Empty Flag */
+#define USART_ISR_RXFF_Pos           (24U)
+#define USART_ISR_RXFF_Msk           (0x1UL << USART_ISR_RXFF_Pos)             /*!< 0x01000000 */
+#define USART_ISR_RXFF               USART_ISR_RXFF_Msk                        /*!< RXFIFO Full Flag */
+#define USART_ISR_TCBGT_Pos          (25U)
+#define USART_ISR_TCBGT_Msk          (0x1UL << USART_ISR_TCBGT_Pos)            /*!< 0x02000000 */
+#define USART_ISR_TCBGT              USART_ISR_TCBGT_Msk                       /*!< Transmission Complete Before Guard Time Completion Flag */
+#define USART_ISR_RXFT_Pos           (26U)
+#define USART_ISR_RXFT_Msk           (0x1UL << USART_ISR_RXFT_Pos)             /*!< 0x04000000 */
+#define USART_ISR_RXFT               USART_ISR_RXFT_Msk                        /*!< RXFIFO Threshold Flag */
+#define USART_ISR_TXFT_Pos           (27U)
+#define USART_ISR_TXFT_Msk           (0x1UL << USART_ISR_TXFT_Pos)             /*!< 0x08000000 */
+#define USART_ISR_TXFT               USART_ISR_TXFT_Msk                        /*!< TXFIFO Threshold Flag */
+
+/*******************  Bit definition for USART_ICR register  ******************/
+#define USART_ICR_PECF_Pos           (0U)
+#define USART_ICR_PECF_Msk           (0x1UL << USART_ICR_PECF_Pos)             /*!< 0x00000001 */
+#define USART_ICR_PECF               USART_ICR_PECF_Msk                        /*!< Parity Error Clear Flag */
+#define USART_ICR_FECF_Pos           (1U)
+#define USART_ICR_FECF_Msk           (0x1UL << USART_ICR_FECF_Pos)             /*!< 0x00000002 */
+#define USART_ICR_FECF               USART_ICR_FECF_Msk                        /*!< Framing Error Clear Flag */
+#define USART_ICR_NECF_Pos           (2U)
+#define USART_ICR_NECF_Msk           (0x1UL << USART_ICR_NECF_Pos)             /*!< 0x00000004 */
+#define USART_ICR_NECF               USART_ICR_NECF_Msk                        /*!< Noise Error detected Clear Flag */
+#define USART_ICR_ORECF_Pos          (3U)
+#define USART_ICR_ORECF_Msk          (0x1UL << USART_ICR_ORECF_Pos)            /*!< 0x00000008 */
+#define USART_ICR_ORECF              USART_ICR_ORECF_Msk                       /*!< OverRun Error Clear Flag */
+#define USART_ICR_IDLECF_Pos         (4U)
+#define USART_ICR_IDLECF_Msk         (0x1UL << USART_ICR_IDLECF_Pos)           /*!< 0x00000010 */
+#define USART_ICR_IDLECF             USART_ICR_IDLECF_Msk                      /*!< IDLE line detected Clear Flag */
+#define USART_ICR_TXFECF_Pos         (5U)
+#define USART_ICR_TXFECF_Msk         (0x1UL << USART_ICR_TXFECF_Pos)           /*!< 0x00000020 */
+#define USART_ICR_TXFECF             USART_ICR_TXFECF_Msk                      /*!< TXFIFO Empty Clear Flag */
+#define USART_ICR_TCCF_Pos           (6U)
+#define USART_ICR_TCCF_Msk           (0x1UL << USART_ICR_TCCF_Pos)             /*!< 0x00000040 */
+#define USART_ICR_TCCF               USART_ICR_TCCF_Msk                        /*!< Transmission Complete Clear Flag */
+#define USART_ICR_TCBGTCF_Pos        (7U)
+#define USART_ICR_TCBGTCF_Msk        (0x1UL << USART_ICR_TCBGTCF_Pos)          /*!< 0x00000080 */
+#define USART_ICR_TCBGTCF            USART_ICR_TCBGTCF_Msk                     /*!< Transmission Complete Before Guard Time Clear Flag */
+#define USART_ICR_LBDCF_Pos          (8U)
+#define USART_ICR_LBDCF_Msk          (0x1UL << USART_ICR_LBDCF_Pos)            /*!< 0x00000100 */
+#define USART_ICR_LBDCF              USART_ICR_LBDCF_Msk                       /*!< LIN Break Detection Clear Flag */
+#define USART_ICR_CTSCF_Pos          (9U)
+#define USART_ICR_CTSCF_Msk          (0x1UL << USART_ICR_CTSCF_Pos)            /*!< 0x00000200 */
+#define USART_ICR_CTSCF              USART_ICR_CTSCF_Msk                       /*!< CTS Interrupt Clear Flag */
+#define USART_ICR_RTOCF_Pos          (11U)
+#define USART_ICR_RTOCF_Msk          (0x1UL << USART_ICR_RTOCF_Pos)            /*!< 0x00000800 */
+#define USART_ICR_RTOCF              USART_ICR_RTOCF_Msk                       /*!< Receiver Time Out Clear Flag */
+#define USART_ICR_EOBCF_Pos          (12U)
+#define USART_ICR_EOBCF_Msk          (0x1UL << USART_ICR_EOBCF_Pos)            /*!< 0x00001000 */
+#define USART_ICR_EOBCF              USART_ICR_EOBCF_Msk                       /*!< End Of Block Clear Flag */
+#define USART_ICR_UDRCF_Pos          (13U)
+#define USART_ICR_UDRCF_Msk          (0x1UL << USART_ICR_UDRCF_Pos)            /*!< 0x00002000 */
+#define USART_ICR_UDRCF              USART_ICR_UDRCF_Msk                       /*!< SPI Slave Underrun Clear Flag */
+#define USART_ICR_CMCF_Pos           (17U)
+#define USART_ICR_CMCF_Msk           (0x1UL << USART_ICR_CMCF_Pos)             /*!< 0x00020000 */
+#define USART_ICR_CMCF               USART_ICR_CMCF_Msk                        /*!< Character Match Clear Flag */
+#define USART_ICR_WUCF_Pos           (20U)
+#define USART_ICR_WUCF_Msk           (0x1UL << USART_ICR_WUCF_Pos)             /*!< 0x00100000 */
+#define USART_ICR_WUCF               USART_ICR_WUCF_Msk                        /*!< Wake Up from stop mode Clear Flag */
+
+/*******************  Bit definition for USART_RDR register  ******************/
+#define USART_RDR_RDR_Pos             (0U)
+#define USART_RDR_RDR_Msk             (0x1FFUL << USART_RDR_RDR_Pos)           /*!< 0x000001FF */
+#define USART_RDR_RDR                 USART_RDR_RDR_Msk                        /*!< RDR[8:0] bits (Receive Data value) */
+
+/*******************  Bit definition for USART_TDR register  ******************/
+#define USART_TDR_TDR_Pos             (0U)
+#define USART_TDR_TDR_Msk             (0x1FFUL << USART_TDR_TDR_Pos)           /*!< 0x000001FF */
+#define USART_TDR_TDR                 USART_TDR_TDR_Msk                        /*!< TDR[8:0] bits (Transmit Data value) */
+
+/*******************  Bit definition for USART_PRESC register  ****************/
+#define USART_PRESC_PRESCALER_Pos    (0U)
+#define USART_PRESC_PRESCALER_Msk    (0xFUL << USART_PRESC_PRESCALER_Pos)      /*!< 0x0000000F */
+#define USART_PRESC_PRESCALER        USART_PRESC_PRESCALER_Msk                 /*!< PRESCALER[3:0] bits (Clock prescaler) */
+#define USART_PRESC_PRESCALER_0      (0x1UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000001 */
+#define USART_PRESC_PRESCALER_1      (0x2UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000002 */
+#define USART_PRESC_PRESCALER_2      (0x4UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000004 */
+#define USART_PRESC_PRESCALER_3      (0x8UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000008 */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                            Window WATCHDOG                                 */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for WWDG_CR register  ********************/
+#define WWDG_CR_T_Pos           (0U)
+#define WWDG_CR_T_Msk           (0x7FUL << WWDG_CR_T_Pos)                      /*!< 0x0000007F */
+#define WWDG_CR_T               WWDG_CR_T_Msk                                  /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
+#define WWDG_CR_T_0             (0x01UL << WWDG_CR_T_Pos)                      /*!< 0x00000001 */
+#define WWDG_CR_T_1             (0x02UL << WWDG_CR_T_Pos)                      /*!< 0x00000002 */
+#define WWDG_CR_T_2             (0x04UL << WWDG_CR_T_Pos)                      /*!< 0x00000004 */
+#define WWDG_CR_T_3             (0x08UL << WWDG_CR_T_Pos)                      /*!< 0x00000008 */
+#define WWDG_CR_T_4             (0x10UL << WWDG_CR_T_Pos)                      /*!< 0x00000010 */
+#define WWDG_CR_T_5             (0x20UL << WWDG_CR_T_Pos)                      /*!< 0x00000020 */
+#define WWDG_CR_T_6             (0x40UL << WWDG_CR_T_Pos)                      /*!< 0x00000040 */
+
+#define WWDG_CR_WDGA_Pos        (7U)
+#define WWDG_CR_WDGA_Msk        (0x1UL << WWDG_CR_WDGA_Pos)                    /*!< 0x00000080 */
+#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               /*!<Activation bit */
+
+/*******************  Bit definition for WWDG_CFR register  *******************/
+#define WWDG_CFR_W_Pos          (0U)
+#define WWDG_CFR_W_Msk          (0x7FUL << WWDG_CFR_W_Pos)                     /*!< 0x0000007F */
+#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 /*!<W[6:0] bits (7-bit window value) */
+#define WWDG_CFR_W_0            (0x01UL << WWDG_CFR_W_Pos)                     /*!< 0x00000001 */
+#define WWDG_CFR_W_1            (0x02UL << WWDG_CFR_W_Pos)                     /*!< 0x00000002 */
+#define WWDG_CFR_W_2            (0x04UL << WWDG_CFR_W_Pos)                     /*!< 0x00000004 */
+#define WWDG_CFR_W_3            (0x08UL << WWDG_CFR_W_Pos)                     /*!< 0x00000008 */
+#define WWDG_CFR_W_4            (0x10UL << WWDG_CFR_W_Pos)                     /*!< 0x00000010 */
+#define WWDG_CFR_W_5            (0x20UL << WWDG_CFR_W_Pos)                     /*!< 0x00000020 */
+#define WWDG_CFR_W_6            (0x40UL << WWDG_CFR_W_Pos)                     /*!< 0x00000040 */
+
+#define WWDG_CFR_WDGTB_Pos      (11U)
+#define WWDG_CFR_WDGTB_Msk      (0x7UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00003800 */
+#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             /*!<WDGTB[2:0] bits (Timer Base) */
+#define WWDG_CFR_WDGTB_0        (0x1UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00000800 */
+#define WWDG_CFR_WDGTB_1        (0x2UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00001000 */
+#define WWDG_CFR_WDGTB_2        (0x4UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00002000 */
+
+#define WWDG_CFR_EWI_Pos        (9U)
+#define WWDG_CFR_EWI_Msk        (0x1UL << WWDG_CFR_EWI_Pos)                    /*!< 0x00000200 */
+#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               /*!<Early Wakeup Interrupt */
+
+/*******************  Bit definition for WWDG_SR register  ********************/
+#define WWDG_SR_EWIF_Pos        (0U)
+#define WWDG_SR_EWIF_Msk        (0x1UL << WWDG_SR_EWIF_Pos)                    /*!< 0x00000001 */
+#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               /*!<Early Wakeup Interrupt Flag */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                Debug MCU                                   */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for DBG_IDCODE register  *************/
+#define DBG_IDCODE_DEV_ID_Pos                          (0U)
+#define DBG_IDCODE_DEV_ID_Msk                          (0xFFFUL << DBG_IDCODE_DEV_ID_Pos)  /*!< 0x00000FFF */
+#define DBG_IDCODE_DEV_ID                              DBG_IDCODE_DEV_ID_Msk
+#define DBG_IDCODE_REV_ID_Pos                          (16U)
+#define DBG_IDCODE_REV_ID_Msk                          (0xFFFFUL << DBG_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
+#define DBG_IDCODE_REV_ID                              DBG_IDCODE_REV_ID_Msk
+
+/********************  Bit definition for DBG_CR register  *****************/
+#define DBG_CR_DBG_STOP_Pos                            (1U)
+#define DBG_CR_DBG_STOP_Msk                            (0x1UL << DBG_CR_DBG_STOP_Pos)      /*!< 0x00000002 */
+#define DBG_CR_DBG_STOP                                DBG_CR_DBG_STOP_Msk
+#define DBG_CR_DBG_STANDBY_Pos                         (2U)
+#define DBG_CR_DBG_STANDBY_Msk                         (0x1UL << DBG_CR_DBG_STANDBY_Pos)   /*!< 0x00000004 */
+#define DBG_CR_DBG_STANDBY                             DBG_CR_DBG_STANDBY_Msk
+
+
+/********************  Bit definition for DBG_APB_FZ1 register  ***********/
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Pos                  (1U)
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */
+#define DBG_APB_FZ1_DBG_TIM3_STOP                      DBG_APB_FZ1_DBG_TIM3_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM6_STOP_Pos                  (4U)
+#define DBG_APB_FZ1_DBG_TIM6_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM6_STOP_Pos) /*!< 0x00000010 */
+#define DBG_APB_FZ1_DBG_TIM6_STOP                      DBG_APB_FZ1_DBG_TIM6_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM7_STOP_Pos                  (5U)
+#define DBG_APB_FZ1_DBG_TIM7_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM7_STOP_Pos) /*!< 0x00000020 */
+#define DBG_APB_FZ1_DBG_TIM7_STOP                      DBG_APB_FZ1_DBG_TIM7_STOP_Msk
+#define DBG_APB_FZ1_DBG_RTC_STOP_Pos                   (10U)
+#define DBG_APB_FZ1_DBG_RTC_STOP_Msk                   (0x1UL << DBG_APB_FZ1_DBG_RTC_STOP_Pos)  /*!< 0x00000400 */
+#define DBG_APB_FZ1_DBG_RTC_STOP                       DBG_APB_FZ1_DBG_RTC_STOP_Msk
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Pos                  (11U)
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */
+#define DBG_APB_FZ1_DBG_WWDG_STOP                      DBG_APB_FZ1_DBG_WWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Pos                  (12U)
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */
+#define DBG_APB_FZ1_DBG_IWDG_STOP                      DBG_APB_FZ1_DBG_IWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos    (21U)
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk    (0x1UL << DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos) /*!< 0x00200000 */
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP        DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk
+
+/********************  Bit definition for DBG_APB_FZ2 register  ************/
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Pos                  (11U)
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Msk                  (0x1UL << DBG_APB_FZ2_DBG_TIM1_STOP_Pos)  /*!< 0x00000800 */
+#define DBG_APB_FZ2_DBG_TIM1_STOP                      DBG_APB_FZ2_DBG_TIM1_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Pos                 (15U)
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM14_STOP_Pos) /*!< 0x00008000 */
+#define DBG_APB_FZ2_DBG_TIM14_STOP                     DBG_APB_FZ2_DBG_TIM14_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM15_STOP_Pos                 (16U)
+#define DBG_APB_FZ2_DBG_TIM15_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM15_STOP_Pos) /*!< 0x00010000 */
+#define DBG_APB_FZ2_DBG_TIM15_STOP                     DBG_APB_FZ2_DBG_TIM15_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Pos                 (17U)
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM16_STOP_Pos) /*!< 0x00020000 */
+#define DBG_APB_FZ2_DBG_TIM16_STOP                     DBG_APB_FZ2_DBG_TIM16_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Pos                 (18U)
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM17_STOP_Pos) /*!< 0x00040000 */
+#define DBG_APB_FZ2_DBG_TIM17_STOP                     DBG_APB_FZ2_DBG_TIM17_STOP_Msk
+
+
+/** @addtogroup Exported_macros
+  * @{
+  */
+
+/******************************* ADC Instances ********************************/
+#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
+
+#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)
+
+
+
+
+/******************************* CRC Instances ********************************/
+#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
+
+
+/******************************** DMA Instances *******************************/
+#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \
+                                       ((INSTANCE) == DMA1_Channel2) || \
+                                       ((INSTANCE) == DMA1_Channel3) || \
+                                       ((INSTANCE) == DMA1_Channel4) || \
+                                       ((INSTANCE) == DMA1_Channel5) || \
+                                       ((INSTANCE) == DMA1_Channel6) || \
+                                       ((INSTANCE) == DMA1_Channel7))
+
+/******************************** DMAMUX Instances ****************************/
+#define IS_DMAMUX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DMAMUX1)
+
+#define IS_DMAMUX_REQUEST_GEN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMAMUX1_RequestGenerator0) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator1) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator2) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator3))
+
+/******************************* GPIO Instances *******************************/
+#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                        ((INSTANCE) == GPIOB) || \
+                                        ((INSTANCE) == GPIOC) || \
+                                        ((INSTANCE) == GPIOD) || \
+                                        ((INSTANCE) == GPIOF))
+/******************************* GPIO AF Instances ****************************/
+#define IS_GPIO_AF_INSTANCE(INSTANCE)   IS_GPIO_ALL_INSTANCE(INSTANCE)
+
+/**************************** GPIO Lock Instances *****************************/
+#define IS_GPIO_LOCK_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                         ((INSTANCE) == GPIOB) || \
+                                         ((INSTANCE) == GPIOC))
+
+/******************************** I2C Instances *******************************/
+#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
+                                       ((INSTANCE) == I2C2))
+
+
+/****************************** RTC Instances *********************************/
+#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)
+
+/****************************** SMBUS Instances *******************************/
+#define IS_SMBUS_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))
+
+/****************************** WAKEUP_FROMSTOP Instances *******************************/
+#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))
+
+/******************************** SPI Instances *******************************/
+#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
+                                       ((INSTANCE) == SPI2))
+
+/******************************** SPI Instances *******************************/
+#define IS_I2S_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == SPI1)
+
+
+/****************** TIM Instances : All supported instances *******************/
+#define IS_TIM_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM6)   || \
+                                         ((INSTANCE) == TIM7)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 32 bits counter ****************/
+#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) (0)
+
+/****************** TIM Instances : supporting the break function *************/
+#define IS_TIM_BREAK_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \
+                                            ((INSTANCE) == TIM15)   || \
+                                            ((INSTANCE) == TIM16)   || \
+                                            ((INSTANCE) == TIM17))
+
+/************** TIM Instances : supporting Break source selection *************/
+#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                               ((INSTANCE) == TIM15)  || \
+                                               ((INSTANCE) == TIM16)  || \
+                                               ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 2 break inputs *****************/
+#define IS_TIM_BKIN2_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/************* TIM Instances : at least 1 capture/compare channel *************/
+#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : at least 2 capture/compare channels *************/
+#define IS_TIM_CC2_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM15))
+
+/************ TIM Instances : at least 3 capture/compare channels *************/
+#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3))
+
+/************ TIM Instances : at least 4 capture/compare channels *************/
+#define IS_TIM_CC4_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : at least 5 capture/compare channels *******/
+#define IS_TIM_CC5_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : at least 6 capture/compare channels *******/
+#define IS_TIM_CC6_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.COMDE) *******/
+#define IS_TIM_CCDMA_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : DMA requests generation (TIMx_DIER.UDE) ***/
+#define IS_TIM_DMA_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM6)   || \
+                                            ((INSTANCE) == TIM7)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.CCxDE) *******/
+#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM14)  || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************** TIM Instances : DMA burst feature ***********************/
+#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************* TIM Instances : output(s) available **********************/
+#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
+    ((((INSTANCE) == TIM1) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4) ||          \
+      ((CHANNEL) == TIM_CHANNEL_5) ||          \
+      ((CHANNEL) == TIM_CHANNEL_6)))           \
+     ||                                        \
+     (((INSTANCE) == TIM3) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM14) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM15) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2)))           \
+     ||                                        \
+     (((INSTANCE) == TIM16) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM17) &&                 \
+      (((CHANNEL) == TIM_CHANNEL_1))))
+
+/****************** TIM Instances : supporting complementary output(s) ********/
+#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
+   ((((INSTANCE) == TIM1) &&                    \
+     (((CHANNEL) == TIM_CHANNEL_1) ||           \
+      ((CHANNEL) == TIM_CHANNEL_2) ||           \
+      ((CHANNEL) == TIM_CHANNEL_3)))            \
+    ||                                          \
+    (((INSTANCE) == TIM15) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1))              \
+    ||                                          \
+    (((INSTANCE) == TIM16) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1))              \
+    ||                                          \
+    (((INSTANCE) == TIM17) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1)))
+
+/****************** TIM Instances : supporting clock division *****************/
+#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)    || \
+                                                    ((INSTANCE) == TIM3)    || \
+                                                    ((INSTANCE) == TIM14)   || \
+                                                    ((INSTANCE) == TIM15)   || \
+                                                    ((INSTANCE) == TIM16)   || \
+                                                    ((INSTANCE) == TIM17))
+
+/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/
+#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/
+#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting combined 3-phase PWM mode ******/
+#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : supporting commutation event generation ***/
+#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                     ((INSTANCE) == TIM15)  || \
+                                                     ((INSTANCE) == TIM16)  || \
+                                                     ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting counting mode selection ********/
+#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting encoder interface **************/
+#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                      ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting Hall sensor interface **********/
+#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                         ((INSTANCE) == TIM3))
+
+/**************** TIM Instances : external trigger input available ************/
+#define IS_TIM_ETR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM3))
+
+/************* TIM Instances : supporting ETR source selection ***************/
+#define IS_TIM_ETRSEL_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                             ((INSTANCE) == TIM3))
+
+/****** TIM Instances : Master mode available (TIMx_CR2.MMS available )********/
+#define IS_TIM_MASTER_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM6)  || \
+                                            ((INSTANCE) == TIM7)  || \
+                                            ((INSTANCE) == TIM15))
+
+/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
+#define IS_TIM_SLAVE_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting OCxREF clear *******************/
+#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \
+                                                       ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting bitfield OCCS in SMCR register *******************/
+#define IS_TIM_OCCS_INSTANCE(INSTANCE)                (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : remapping capability **********************/
+#define IS_TIM_REMAP_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : supporting repetition counter *************/
+#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM15) || \
+                                                       ((INSTANCE) == TIM16) || \
+                                                       ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/
+#define IS_TIM_TRGO2_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************* TIM Instances : Timer input XOR function *****************/
+#define IS_TIM_XOR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM15))
+
+/******************* TIM Instances : Timer input selection ********************/
+#define IS_TIM_TISEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : Advanced timers  ********************************/
+#define IS_TIM_ADVANCED_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************** UART Instances : Asynchronous mode **********************/
+#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                    ((INSTANCE) == USART2))
+
+/******************** USART Instances : Synchronous mode **********************/
+#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                     ((INSTANCE) == USART2))
+/****************** UART Instances : Hardware Flow control ********************/
+#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                           ((INSTANCE) == USART2))
+
+/********************* USART Instances : Smard card mode ***********************/
+#define IS_SMARTCARD_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
+/****************** UART Instances : Auto Baud Rate detection ****************/
+#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
+/******************** UART Instances : Half-Duplex mode **********************/
+#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                 ((INSTANCE) == USART2))
+
+/******************** UART Instances : LIN mode **********************/
+#define IS_UART_LIN_INSTANCE(INSTANCE)   ((INSTANCE) == USART1)
+/******************** UART Instances : Wake-up from Stop mode **********************/
+#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)   ((INSTANCE) == USART1)
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \
+                                                      ((INSTANCE) == USART2))
+
+/****************** UART Instances : SPI Slave selection mode ***************/
+#define IS_UART_SPI_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                              ((INSTANCE) == USART2))
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_FIFO_INSTANCE(INSTANCE)     ((INSTANCE) == USART1)
+
+/*********************** UART Instances : IRDA mode ***************************/
+#define IS_IRDA_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
+
+#define IS_LPUART_INSTANCE(INSTANCE)    (0U)
+
+/****************************** IWDG Instances ********************************/
+#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)
+
+/****************************** WWDG Instances ********************************/
+#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)
+
+
+/**
+  * @}
+  */
+
+ /**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* STM32G050xx_H */
+
+/**
+  * @}
+  */
+
+  /**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g051xx.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g051xx.h
new file mode 100644
index 0000000..ed85d2b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g051xx.h
@@ -0,0 +1,8411 @@
+/**
+  ******************************************************************************
+  * @file    stm32g051xx.h
+  * @author  MCD Application Team
+  * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer Header File.
+  *          This file contains all the peripheral register's definitions, bits
+  *          definitions and memory mapping for stm32g051xx devices.
+  *
+  *          This file contains:
+  *           - Data structures and the address mapping for all peripherals
+  *           - Peripheral's registers declarations and bits definition
+  *           - Macros to access peripheral's registers hardware
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+/** @addtogroup CMSIS_Device
+  * @{
+  */
+
+/** @addtogroup stm32g051xx
+  * @{
+  */
+
+#ifndef STM32G051xx_H
+#define STM32G051xx_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif /* __cplusplus */
+
+/** @addtogroup Configuration_section_for_CMSIS
+  * @{
+  */
+
+/**
+  * @brief Configuration of the Cortex-M0+ Processor and Core Peripherals
+   */
+#define __CM0PLUS_REV             0U /*!< Core Revision r0p0                            */
+#define __MPU_PRESENT             1U /*!< STM32G0xx  provides an MPU                    */
+#define __VTOR_PRESENT            1U /*!< Vector  Table  Register supported             */
+#define __NVIC_PRIO_BITS          2U /*!< STM32G0xx uses 2 Bits for the Priority Levels */
+#define __Vendor_SysTickConfig    0U /*!< Set to 1 if different SysTick Config is used  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_interrupt_number_definition
+  * @{
+  */
+
+/**
+ * @brief stm32g051xx Interrupt Number Definition, according to the selected device
+ *        in @ref Library_configuration_section
+ */
+
+/*!< Interrupt Number Definition */
+typedef enum
+{
+/******  Cortex-M0+ Processor Exceptions Numbers ***************************************************************/
+  NonMaskableInt_IRQn         = -14,    /*!< 2 Non Maskable Interrupt                                          */
+  HardFault_IRQn              = -13,    /*!< 3 Cortex-M Hard Fault Interrupt                                   */
+  SVC_IRQn                    = -5,     /*!< 11 Cortex-M SV Call Interrupt                                     */
+  PendSV_IRQn                 = -2,     /*!< 14 Cortex-M Pend SV Interrupt                                     */
+  SysTick_IRQn                = -1,     /*!< 15 Cortex-M System Tick Interrupt                                 */
+/******  STM32G0xxxx specific Interrupt Numbers ****************************************************************/
+  WWDG_IRQn                   = 0,      /*!< Window WatchDog Interrupt                                         */
+  PVD_IRQn                    = 1,      /*!< PVD through EXTI line 16                                          */
+  RTC_TAMP_IRQn               = 2,      /*!< RTC interrupt through the EXTI line 19 & 21                       */
+  FLASH_IRQn                  = 3,      /*!< FLASH global Interrupt                                            */
+  RCC_IRQn                    = 4,      /*!< RCC global Interrupt                                              */
+  EXTI0_1_IRQn                = 5,      /*!< EXTI 0 and 1 Interrupts                                           */
+  EXTI2_3_IRQn                = 6,      /*!< EXTI Line 2 and 3 Interrupts                                      */
+  EXTI4_15_IRQn               = 7,      /*!< EXTI Line 4 to 15 Interrupts                                      */
+  DMA1_Channel1_IRQn          = 9,      /*!< DMA1 Channel 1 Interrupt                                          */
+  DMA1_Channel2_3_IRQn        = 10,     /*!< DMA1 Channel 2 and Channel 3 Interrupts                           */
+  DMA1_Ch4_7_DMAMUX1_OVR_IRQn = 11,     /*!< DMA1 Channel 4 to Channel 7 and DMAMUX1 Overrun Interrupts        */
+  ADC1_COMP_IRQn              = 12,     /*!< ADC1, COMP1 and COMP2 Interrupts (combined with EXTI 17 & 18)     */
+  TIM1_BRK_UP_TRG_COM_IRQn    = 13,     /*!< TIM1 Break, Update, Trigger and Commutation Interrupts            */
+  TIM1_CC_IRQn                = 14,     /*!< TIM1 Capture Compare Interrupt                                    */
+  TIM2_IRQn                   = 15,     /*!< TIM2 Interrupt                                                    */
+  TIM3_IRQn                   = 16,     /*!< TIM3 global Interrupt                                             */
+  TIM6_DAC_LPTIM1_IRQn        = 17,     /*!< TIM6, DAC and LPTIM1 global Interrupts                            */
+  TIM7_LPTIM2_IRQn            = 18,     /*!< TIM7 and LPTIM2 global Interrupt                                  */
+  TIM14_IRQn                  = 19,     /*!< TIM14 global Interrupt                                            */
+  TIM15_IRQn                  = 20,     /*!< TIM15 global Interrupt                                            */
+  TIM16_IRQn                  = 21,     /*!< TIM16 global Interrupt                                            */
+  TIM17_IRQn                  = 22,     /*!< TIM17 global Interrupt                                            */
+  I2C1_IRQn                   = 23,     /*!< I2C1 Interrupt  (combined with EXTI 23)                           */
+  I2C2_IRQn                   = 24,     /*!< I2C2 Interrupt                                                    */
+  SPI1_IRQn                   = 25,     /*!< SPI1/I2S1 Interrupt                                               */
+  SPI2_IRQn                   = 26,     /*!< SPI2 Interrupt                                                    */
+  USART1_IRQn                 = 27,     /*!< USART1 Interrupt                                                  */
+  USART2_IRQn                 = 28,     /*!< USART2 Interrupt                                                  */
+  LPUART1_IRQn                = 29,     /*!< LPUART1 globlal Interrupts (combined with EXTI 28)                 */
+} IRQn_Type;
+
+/**
+  * @}
+  */
+
+#include "core_cm0plus.h"               /* Cortex-M0+ processor and core peripherals */
+#include "system_stm32g0xx.h"
+#include <stdint.h>
+
+/** @addtogroup Peripheral_registers_structures
+  * @{
+  */
+
+/**
+  * @brief Analog to Digital Converter
+  */
+typedef struct
+{
+  __IO uint32_t ISR;          /*!< ADC interrupt and status register,             Address offset: 0x00 */
+  __IO uint32_t IER;          /*!< ADC interrupt enable register,                 Address offset: 0x04 */
+  __IO uint32_t CR;           /*!< ADC control register,                          Address offset: 0x08 */
+  __IO uint32_t CFGR1;        /*!< ADC configuration register 1,                  Address offset: 0x0C */
+  __IO uint32_t CFGR2;        /*!< ADC configuration register 2,                  Address offset: 0x10 */
+  __IO uint32_t SMPR;         /*!< ADC sampling time register,                    Address offset: 0x14 */
+       uint32_t RESERVED1;    /*!< Reserved,                                                      0x18 */
+       uint32_t RESERVED2;    /*!< Reserved,                                                      0x1C */
+  __IO uint32_t TR1;          /*!< ADC analog watchdog 1 threshold register,      Address offset: 0x20 */
+  __IO uint32_t TR2;          /*!< ADC analog watchdog 2 threshold register,      Address offset: 0x24 */
+  __IO uint32_t CHSELR;       /*!< ADC group regular sequencer register,          Address offset: 0x28 */
+  __IO uint32_t TR3;          /*!< ADC analog watchdog 3 threshold register,      Address offset: 0x2C */
+       uint32_t RESERVED3[4]; /*!< Reserved,                                               0x30 - 0x3C */
+  __IO uint32_t DR;           /*!< ADC group regular data register,               Address offset: 0x40 */
+       uint32_t RESERVED4[23];/*!< Reserved,                                               0x44 - 0x9C */
+  __IO uint32_t AWD2CR;       /*!< ADC analog watchdog 2 configuration register,  Address offset: 0xA0 */
+  __IO uint32_t AWD3CR;       /*!< ADC analog watchdog 3 configuration register,  Address offset: 0xA4 */
+       uint32_t RESERVED5[3]; /*!< Reserved,                                               0xA8 - 0xB0 */
+  __IO uint32_t CALFACT;      /*!< ADC Calibration factor register,               Address offset: 0xB4 */
+} ADC_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t CCR;          /*!< ADC common configuration register,             Address offset: ADC1 base address + 0x308 */
+} ADC_Common_TypeDef;
+
+
+
+/**
+  * @brief Comparator
+  */
+typedef struct
+{
+  __IO uint32_t CSR;         /*!< COMP control and status register,                                                 Address offset: 0x00 */
+} COMP_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t CSR_ODD;    /*!< COMP control and status register located in register of comparator instance odd, used for bits common to several COMP instances, Address offset: 0x00 */
+  __IO uint32_t CSR_EVEN;   /*!< COMP control and status register located in register of comparator instance even, used for bits common to several COMP instances, Address offset: 0x04 */
+} COMP_Common_TypeDef;
+
+/**
+  * @brief CRC calculation unit
+  */
+typedef struct
+{
+  __IO uint32_t DR;             /*!< CRC Data register,                         Address offset: 0x00 */
+  __IO uint32_t IDR;            /*!< CRC Independent data register,             Address offset: 0x04 */
+  __IO uint32_t CR;             /*!< CRC Control register,                      Address offset: 0x08 */
+       uint32_t RESERVED1;      /*!< Reserved,                                                  0x0C */
+  __IO uint32_t INIT;           /*!< Initial CRC value register,                Address offset: 0x10 */
+  __IO uint32_t POL;            /*!< CRC polynomial register,                   Address offset: 0x14 */
+} CRC_TypeDef;
+
+/**
+  * @brief Digital to Analog Converter
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< DAC control register,                                    Address offset: 0x00 */
+  __IO uint32_t SWTRIGR;     /*!< DAC software trigger register,                           Address offset: 0x04 */
+  __IO uint32_t DHR12R1;     /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
+  __IO uint32_t DHR12L1;     /*!< DAC channel1 12-bit left aligned data holding register,  Address offset: 0x0C */
+  __IO uint32_t DHR8R1;      /*!< DAC channel1 8-bit right aligned data holding register,  Address offset: 0x10 */
+  __IO uint32_t DHR12R2;     /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */
+  __IO uint32_t DHR12L2;     /*!< DAC channel2 12-bit left aligned data holding register,  Address offset: 0x18 */
+  __IO uint32_t DHR8R2;      /*!< DAC channel2 8-bit right-aligned data holding register,  Address offset: 0x1C */
+  __IO uint32_t DHR12RD;     /*!< Dual DAC 12-bit right-aligned data holding register,     Address offset: 0x20 */
+  __IO uint32_t DHR12LD;     /*!< DUAL DAC 12-bit left aligned data holding register,      Address offset: 0x24 */
+  __IO uint32_t DHR8RD;      /*!< DUAL DAC 8-bit right aligned data holding register,      Address offset: 0x28 */
+  __IO uint32_t DOR1;        /*!< DAC channel1 data output register,                       Address offset: 0x2C */
+  __IO uint32_t DOR2;        /*!< DAC channel2 data output register,                       Address offset: 0x30 */
+  __IO uint32_t SR;          /*!< DAC status register,                                     Address offset: 0x34 */
+  __IO uint32_t CCR;         /*!< DAC calibration control register,                        Address offset: 0x38 */
+  __IO uint32_t MCR;         /*!< DAC mode control register,                               Address offset: 0x3C */
+  __IO uint32_t SHSR1;       /*!< DAC Sample and Hold sample time register 1,              Address offset: 0x40 */
+  __IO uint32_t SHSR2;       /*!< DAC Sample and Hold sample time register 2,              Address offset: 0x44 */
+  __IO uint32_t SHHR;        /*!< DAC Sample and Hold hold time register,                  Address offset: 0x48 */
+  __IO uint32_t SHRR;        /*!< DAC Sample and Hold refresh time register,               Address offset: 0x4C */
+} DAC_TypeDef;
+
+/**
+  * @brief Debug MCU
+  */
+typedef struct
+{
+  __IO uint32_t IDCODE;      /*!< MCU device ID code,              Address offset: 0x00 */
+  __IO uint32_t CR;          /*!< Debug configuration register,    Address offset: 0x04 */
+  __IO uint32_t APBFZ1;      /*!< Debug APB freeze register 1,     Address offset: 0x08 */
+  __IO uint32_t APBFZ2;      /*!< Debug APB freeze register 2,     Address offset: 0x0C */
+} DBG_TypeDef;
+
+/**
+  * @brief DMA Controller
+  */
+typedef struct
+{
+  __IO uint32_t CCR;         /*!< DMA channel x configuration register        */
+  __IO uint32_t CNDTR;       /*!< DMA channel x number of data register       */
+  __IO uint32_t CPAR;        /*!< DMA channel x peripheral address register   */
+  __IO uint32_t CMAR;        /*!< DMA channel x memory address register       */
+} DMA_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t ISR;         /*!< DMA interrupt status register,                 Address offset: 0x00 */
+  __IO uint32_t IFCR;        /*!< DMA interrupt flag clear register,             Address offset: 0x04 */
+} DMA_TypeDef;
+
+/**
+  * @brief DMA Multiplexer
+  */
+typedef struct
+{
+  __IO uint32_t   CCR;       /*!< DMA Multiplexer Channel x Control Register    Address offset: 0x0004 * (channel x) */
+}DMAMUX_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   CSR;       /*!< DMA Channel Status Register                    Address offset: 0x0080   */
+  __IO uint32_t   CFR;       /*!< DMA Channel Clear Flag Register                Address offset: 0x0084   */
+}DMAMUX_ChannelStatus_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGCR;        /*!< DMA Request Generator x Control Register     Address offset: 0x0100 + 0x0004 * (Req Gen x) */
+}DMAMUX_RequestGen_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGSR;        /*!< DMA Request Generator Status Register        Address offset: 0x0140   */
+  __IO uint32_t   RGCFR;       /*!< DMA Request Generator Clear Flag Register    Address offset: 0x0144   */
+}DMAMUX_RequestGenStatus_TypeDef;
+
+/**
+  * @brief Asynch Interrupt/Event Controller (EXTI)
+  */
+typedef struct
+{
+  __IO uint32_t RTSR1;          /*!< EXTI Rising Trigger Selection Register 1,        Address offset:   0x00 */
+  __IO uint32_t FTSR1;          /*!< EXTI Falling Trigger Selection Register 1,       Address offset:   0x04 */
+  __IO uint32_t SWIER1;         /*!< EXTI Software Interrupt event Register 1,        Address offset:   0x08 */
+  __IO uint32_t RPR1;           /*!< EXTI Rising Pending Register 1,                  Address offset:   0x0C */
+  __IO uint32_t FPR1;           /*!< EXTI Falling Pending Register 1,                 Address offset:   0x10 */
+       uint32_t RESERVED1[3];   /*!< Reserved 1,                                                0x14 -- 0x1C */
+       uint32_t RESERVED2[5];   /*!< Reserved 2,                                                0x20 -- 0x30 */
+       uint32_t RESERVED3[11];  /*!< Reserved 3,                                                0x34 -- 0x5C */
+  __IO uint32_t EXTICR[4];      /*!< EXTI External Interrupt Configuration Register,            0x60 -- 0x6C */
+       uint32_t RESERVED4[4];   /*!< Reserved 4,                                                0x70 -- 0x7C */
+  __IO uint32_t IMR1;           /*!< EXTI Interrupt Mask Register 1,                  Address offset:   0x80 */
+  __IO uint32_t EMR1;           /*!< EXTI Event Mask Register 1,                      Address offset:   0x84 */
+} EXTI_TypeDef;
+
+/**
+  * @brief FLASH Registers
+  */
+typedef struct
+{
+  __IO uint32_t ACR;          /*!< FLASH Access Control register,                     Address offset: 0x00 */
+       uint32_t RESERVED1;    /*!< Reserved1,                                         Address offset: 0x04 */
+  __IO uint32_t KEYR;         /*!< FLASH Key register,                                Address offset: 0x08 */
+  __IO uint32_t OPTKEYR;      /*!< FLASH Option Key register,                         Address offset: 0x0C */
+  __IO uint32_t SR;           /*!< FLASH Status register,                             Address offset: 0x10 */
+  __IO uint32_t CR;           /*!< FLASH Control register,                            Address offset: 0x14 */
+  __IO uint32_t ECCR;         /*!< FLASH ECC register,                                Address offset: 0x18 */
+       uint32_t RESERVED2;    /*!< Reserved2,                                         Address offset: 0x1C */
+  __IO uint32_t OPTR;         /*!< FLASH Option register,                             Address offset: 0x20 */
+  __IO uint32_t PCROP1ASR;    /*!< FLASH Bank PCROP area A Start address register,    Address offset: 0x24 */
+  __IO uint32_t PCROP1AER;    /*!< FLASH Bank PCROP area A End address register,      Address offset: 0x28 */
+  __IO uint32_t WRP1AR;       /*!< FLASH Bank WRP area A address register,            Address offset: 0x2C */
+  __IO uint32_t WRP1BR;       /*!< FLASH Bank WRP area B address register,            Address offset: 0x30 */
+  __IO uint32_t PCROP1BSR;    /*!< FLASH Bank PCROP area B Start address register,    Address offset: 0x34 */
+  __IO uint32_t PCROP1BER;    /*!< FLASH Bank PCROP area B End address register,      Address offset: 0x38 */
+       uint32_t RESERVED8[17];/*!< Reserved8,                                         Address offset: 0x3C--0x7C */
+  __IO uint32_t SECR;         /*!< FLASH security register ,                          Address offset: 0x80 */
+} FLASH_TypeDef;
+
+/**
+  * @brief General Purpose I/O
+  */
+typedef struct
+{
+  __IO uint32_t MODER;       /*!< GPIO port mode register,               Address offset: 0x00      */
+  __IO uint32_t OTYPER;      /*!< GPIO port output type register,        Address offset: 0x04      */
+  __IO uint32_t OSPEEDR;     /*!< GPIO port output speed register,       Address offset: 0x08      */
+  __IO uint32_t PUPDR;       /*!< GPIO port pull-up/pull-down register,  Address offset: 0x0C      */
+  __IO uint32_t IDR;         /*!< GPIO port input data register,         Address offset: 0x10      */
+  __IO uint32_t ODR;         /*!< GPIO port output data register,        Address offset: 0x14      */
+  __IO uint32_t BSRR;        /*!< GPIO port bit set/reset  register,     Address offset: 0x18      */
+  __IO uint32_t LCKR;        /*!< GPIO port configuration lock register, Address offset: 0x1C      */
+  __IO uint32_t AFR[2];      /*!< GPIO alternate function registers,     Address offset: 0x20-0x24 */
+  __IO uint32_t BRR;         /*!< GPIO Bit Reset register,               Address offset: 0x28      */
+} GPIO_TypeDef;
+
+
+/**
+  * @brief Inter-integrated Circuit Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< I2C Control register 1,            Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< I2C Control register 2,            Address offset: 0x04 */
+  __IO uint32_t OAR1;        /*!< I2C Own address 1 register,        Address offset: 0x08 */
+  __IO uint32_t OAR2;        /*!< I2C Own address 2 register,        Address offset: 0x0C */
+  __IO uint32_t TIMINGR;     /*!< I2C Timing register,               Address offset: 0x10 */
+  __IO uint32_t TIMEOUTR;    /*!< I2C Timeout register,              Address offset: 0x14 */
+  __IO uint32_t ISR;         /*!< I2C Interrupt and status register, Address offset: 0x18 */
+  __IO uint32_t ICR;         /*!< I2C Interrupt clear register,      Address offset: 0x1C */
+  __IO uint32_t PECR;        /*!< I2C PEC register,                  Address offset: 0x20 */
+  __IO uint32_t RXDR;        /*!< I2C Receive data register,         Address offset: 0x24 */
+  __IO uint32_t TXDR;        /*!< I2C Transmit data register,        Address offset: 0x28 */
+} I2C_TypeDef;
+
+/**
+  * @brief Independent WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t KR;          /*!< IWDG Key register,       Address offset: 0x00 */
+  __IO uint32_t PR;          /*!< IWDG Prescaler register, Address offset: 0x04 */
+  __IO uint32_t RLR;         /*!< IWDG Reload register,    Address offset: 0x08 */
+  __IO uint32_t SR;          /*!< IWDG Status register,    Address offset: 0x0C */
+  __IO uint32_t WINR;        /*!< IWDG Window register,    Address offset: 0x10 */
+} IWDG_TypeDef;
+
+/**
+  * @brief LPTIMER
+  */
+typedef struct
+{
+  __IO uint32_t ISR;              /*!< LPTIM Interrupt and Status register,                Address offset: 0x00 */
+  __IO uint32_t ICR;              /*!< LPTIM Interrupt Clear register,                     Address offset: 0x04 */
+  __IO uint32_t IER;              /*!< LPTIM Interrupt Enable register,                    Address offset: 0x08 */
+  __IO uint32_t CFGR;             /*!< LPTIM Configuration register,                       Address offset: 0x0C */
+  __IO uint32_t CR;               /*!< LPTIM Control register,                             Address offset: 0x10 */
+  __IO uint32_t CMP;              /*!< LPTIM Compare register,                             Address offset: 0x14 */
+  __IO uint32_t ARR;              /*!< LPTIM Autoreload register,                          Address offset: 0x18 */
+  __IO uint32_t CNT;              /*!< LPTIM Counter register,                             Address offset: 0x1C */
+  __IO uint32_t RESERVED1;        /*!< Reserved1,                                          Address offset: 0x20 */
+  __IO uint32_t CFGR2;            /*!< LPTIM Option register,                              Address offset: 0x24 */
+} LPTIM_TypeDef;
+
+
+/**
+  * @brief Power Control
+  */
+typedef struct
+{
+  __IO uint32_t CR1;          /*!< PWR Power Control Register 1,                     Address offset: 0x00 */
+  __IO uint32_t CR2;          /*!< PWR Power Control Register 2,                     Address offset: 0x04 */
+  __IO uint32_t CR3;          /*!< PWR Power Control Register 3,                     Address offset: 0x08 */
+  __IO uint32_t CR4;          /*!< PWR Power Control Register 4,                     Address offset: 0x0C */
+  __IO uint32_t SR1;          /*!< PWR Power Status Register 1,                      Address offset: 0x10 */
+  __IO uint32_t SR2;          /*!< PWR Power Status Register 2,                      Address offset: 0x14 */
+  __IO uint32_t SCR;          /*!< PWR Power Status Clear Register,                  Address offset: 0x18 */
+       uint32_t RESERVED1;    /*!< Reserved,                                         Address offset: 0x1C */
+  __IO uint32_t PUCRA;        /*!< PWR Pull-Up Control Register of port A,           Address offset: 0x20 */
+  __IO uint32_t PDCRA;        /*!< PWR Pull-Down Control Register of port A,         Address offset: 0x24 */
+  __IO uint32_t PUCRB;        /*!< PWR Pull-Up Control Register of port B,           Address offset: 0x28 */
+  __IO uint32_t PDCRB;        /*!< PWR Pull-Down Control Register of port B,         Address offset: 0x2C */
+  __IO uint32_t PUCRC;        /*!< PWR Pull-Up Control Register of port C,           Address offset: 0x30 */
+  __IO uint32_t PDCRC;        /*!< PWR Pull-Down Control Register of port C,         Address offset: 0x34 */
+  __IO uint32_t PUCRD;        /*!< PWR Pull-Up Control Register of port D,           Address offset: 0x38 */
+  __IO uint32_t PDCRD;        /*!< PWR Pull-Down Control Register of port D,         Address offset: 0x3C */
+       uint32_t RESERVED2;    /*!< Reserved,                                         Address offset: 0x40 */
+       uint32_t RESERVED3;    /*!< Reserved,                                         Address offset: 0x44 */
+  __IO uint32_t PUCRF;        /*!< PWR Pull-Up Control Register of port F,           Address offset: 0x48 */
+  __IO uint32_t PDCRF;        /*!< PWR Pull-Down Control Register of port F,         Address offset: 0x4C */
+} PWR_TypeDef;
+
+/**
+  * @brief Reset and Clock Control
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< RCC Clock Sources Control Register,                                     Address offset: 0x00 */
+  __IO uint32_t ICSCR;       /*!< RCC Internal Clock Sources Calibration Register,                        Address offset: 0x04 */
+  __IO uint32_t CFGR;        /*!< RCC Regulated Domain Clocks Configuration Register,                     Address offset: 0x08 */
+  __IO uint32_t PLLCFGR;     /*!< RCC System PLL configuration Register,                                  Address offset: 0x0C */
+  __IO uint32_t RESERVED0;   /*!< Reserved,                                                               Address offset: 0x10 */
+  __IO uint32_t RESERVED1;   /*!< Reserved,                                                               Address offset: 0x14 */
+  __IO uint32_t CIER;        /*!< RCC Clock Interrupt Enable Register,                                    Address offset: 0x18 */
+  __IO uint32_t CIFR;        /*!< RCC Clock Interrupt Flag Register,                                      Address offset: 0x1C */
+  __IO uint32_t CICR;        /*!< RCC Clock Interrupt Clear Register,                                     Address offset: 0x20 */
+  __IO uint32_t IOPRSTR;     /*!< RCC IO port reset register,                                             Address offset: 0x24 */
+  __IO uint32_t AHBRSTR;     /*!< RCC AHB peripherals reset register,                                     Address offset: 0x28 */
+  __IO uint32_t APBRSTR1;    /*!< RCC APB peripherals reset register 1,                                   Address offset: 0x2C */
+  __IO uint32_t APBRSTR2;    /*!< RCC APB peripherals reset register 2,                                   Address offset: 0x30 */
+  __IO uint32_t IOPENR;      /*!< RCC IO port enable register,                                            Address offset: 0x34 */
+  __IO uint32_t AHBENR;      /*!< RCC AHB peripherals clock enable register,                              Address offset: 0x38 */
+  __IO uint32_t APBENR1;     /*!< RCC APB peripherals clock enable register1,                             Address offset: 0x3C */
+  __IO uint32_t APBENR2;     /*!< RCC APB peripherals clock enable register2,                             Address offset: 0x40 */
+  __IO uint32_t IOPSMENR;    /*!< RCC IO port clocks enable in sleep mode register,                       Address offset: 0x44 */
+  __IO uint32_t AHBSMENR;    /*!< RCC AHB peripheral clocks enable in sleep mode register,                Address offset: 0x48 */
+  __IO uint32_t APBSMENR1;   /*!< RCC APB peripheral clocks enable in sleep mode register1,               Address offset: 0x4C */
+  __IO uint32_t APBSMENR2;   /*!< RCC APB peripheral clocks enable in sleep mode register2,               Address offset: 0x50 */
+  __IO uint32_t CCIPR;       /*!< RCC Peripherals Independent Clocks Configuration Register,              Address offset: 0x54 */
+  __IO uint32_t RESERVED2;   /*!< Reserved,                                                               Address offset: 0x58 */
+  __IO uint32_t BDCR;        /*!< RCC Backup Domain Control Register,                                     Address offset: 0x5C */
+  __IO uint32_t CSR;         /*!< RCC Unregulated Domain Clock Control and Status Register,               Address offset: 0x60 */
+} RCC_TypeDef;
+
+/**
+  * @brief Real-Time Clock
+  */
+typedef struct
+{
+  __IO uint32_t TR;          /*!< RTC time register,                                         Address offset: 0x00 */
+  __IO uint32_t DR;          /*!< RTC date register,                                         Address offset: 0x04 */
+  __IO uint32_t SSR;         /*!< RTC sub second register,                                   Address offset: 0x08 */
+  __IO uint32_t ICSR;        /*!< RTC initialization control and status register,            Address offset: 0x0C */
+  __IO uint32_t PRER;        /*!< RTC prescaler register,                                    Address offset: 0x10 */
+  __IO uint32_t WUTR;        /*!< RTC wakeup timer register,                                 Address offset: 0x14 */
+  __IO uint32_t CR;          /*!< RTC control register,                                      Address offset: 0x18 */
+       uint32_t RESERVED0;   /*!< Reserved                                                   Address offset: 0x1C */
+       uint32_t RESERVED1;   /*!< Reserved                                                   Address offset: 0x20 */
+  __IO uint32_t WPR;         /*!< RTC write protection register,                             Address offset: 0x24 */
+  __IO uint32_t CALR;        /*!< RTC calibration register,                                  Address offset: 0x28 */
+  __IO uint32_t SHIFTR;      /*!< RTC shift control register,                                Address offset: 0x2C */
+  __IO uint32_t TSTR;        /*!< RTC time stamp time register,                              Address offset: 0x30 */
+  __IO uint32_t TSDR;        /*!< RTC time stamp date register,                              Address offset: 0x34 */
+  __IO uint32_t TSSSR;       /*!< RTC time-stamp sub second register,                        Address offset: 0x38 */
+       uint32_t RESERVED2;   /*!< Reserved                                                   Address offset: 0x1C */
+  __IO uint32_t ALRMAR;      /*!< RTC alarm A register,                                      Address offset: 0x40 */
+  __IO uint32_t ALRMASSR;    /*!< RTC alarm A sub second register,                           Address offset: 0x44 */
+  __IO uint32_t ALRMBR;      /*!< RTC alarm B register,                                      Address offset: 0x48 */
+  __IO uint32_t ALRMBSSR;    /*!< RTC alarm B sub second register,                           Address offset: 0x4C */
+  __IO uint32_t SR;          /*!< RTC Status register,                                       Address offset: 0x50 */
+  __IO uint32_t MISR;        /*!< RTC Masked Interrupt Status register,                      Address offset: 0x54 */
+       uint32_t RESERVED3;   /*!< Reserved                                                   Address offset: 0x58 */
+  __IO uint32_t SCR;         /*!< RTC Status Clear register,                                 Address offset: 0x5C */
+  __IO uint32_t OR;          /*!< RTC option register,                                       Address offset: 0x60 */
+} RTC_TypeDef;
+
+/**
+  * @brief Tamper and backup registers
+  */
+typedef struct
+{
+  __IO uint32_t CR1;            /*!< TAMP configuration register 1,                             Address offset: 0x00 */
+  __IO uint32_t CR2;            /*!< TAMP configuration register 2,                             Address offset: 0x04 */
+       uint32_t RESERVED0;      /*!< Reserved                                                   Address offset: 0x08 */
+  __IO uint32_t FLTCR;          /*!< Reserved                                                   Address offset: 0x0C */
+       uint32_t RESERVED1[7];   /*!< Reserved                                                   Address offset: 0x10 -- 0x28 */
+  __IO uint32_t IER;            /*!< TAMP Interrupt enable register,                            Address offset: 0x2C */
+  __IO uint32_t SR;             /*!< TAMP Status register,                                      Address offset: 0x30 */
+  __IO uint32_t MISR;           /*!< TAMP Masked Interrupt Status register,                     Address offset: 0x34 */
+       uint32_t RESERVED2;      /*!< Reserved                                                   Address offset: 0x38 */
+  __IO uint32_t SCR;            /*!< TAMP Status clear register,                                Address offset: 0x3C */
+       uint32_t RESERVED3[48];  /*!< Reserved                                                   Address offset: 0x54 -- 0xFC */
+  __IO uint32_t BKP0R;          /*!< TAMP backup register 0,                                    Address offset: 0x100 */
+  __IO uint32_t BKP1R;          /*!< TAMP backup register 1,                                    Address offset: 0x104 */
+  __IO uint32_t BKP2R;          /*!< TAMP backup register 2,                                    Address offset: 0x108 */
+  __IO uint32_t BKP3R;          /*!< TAMP backup register 3,                                    Address offset: 0x10C */
+  __IO uint32_t BKP4R;          /*!< TAMP backup register 4,                                    Address offset: 0x110 */
+} TAMP_TypeDef;
+
+  /**
+  * @brief Serial Peripheral Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;      /*!< SPI Control register 1 (not used in I2S mode),       Address offset: 0x00 */
+  __IO uint32_t CR2;      /*!< SPI Control register 2,                              Address offset: 0x04 */
+  __IO uint32_t SR;       /*!< SPI Status register,                                 Address offset: 0x08 */
+  __IO uint32_t DR;       /*!< SPI data register,                                   Address offset: 0x0C */
+  __IO uint32_t CRCPR;    /*!< SPI CRC polynomial register (not used in I2S mode),  Address offset: 0x10 */
+  __IO uint32_t RXCRCR;   /*!< SPI Rx CRC register (not used in I2S mode),          Address offset: 0x14 */
+  __IO uint32_t TXCRCR;   /*!< SPI Tx CRC register (not used in I2S mode),          Address offset: 0x18 */
+  __IO uint32_t I2SCFGR;  /*!< SPI_I2S configuration register,                      Address offset: 0x1C */
+  __IO uint32_t I2SPR;    /*!< SPI_I2S prescaler register,                          Address offset: 0x20 */
+} SPI_TypeDef;
+
+/**
+  * @brief System configuration controller
+  */
+typedef struct
+{
+  __IO uint32_t CFGR1;          /*!< SYSCFG configuration register 1,                   Address offset: 0x00 */
+       uint32_t RESERVED0[5];   /*!< Reserved,                                                   0x04 --0x14 */
+  __IO uint32_t CFGR2;          /*!< SYSCFG configuration register 2,                   Address offset: 0x18 */
+       uint32_t RESERVED1[25];  /*!< Reserved                                                           0x1C */
+  __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register,             Address offset: 0x80 */
+} SYSCFG_TypeDef;
+
+/**
+  * @brief TIM
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< TIM control register 1,                   Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< TIM control register 2,                   Address offset: 0x04 */
+  __IO uint32_t SMCR;        /*!< TIM slave mode control register,          Address offset: 0x08 */
+  __IO uint32_t DIER;        /*!< TIM DMA/interrupt enable register,        Address offset: 0x0C */
+  __IO uint32_t SR;          /*!< TIM status register,                      Address offset: 0x10 */
+  __IO uint32_t EGR;         /*!< TIM event generation register,            Address offset: 0x14 */
+  __IO uint32_t CCMR1;       /*!< TIM capture/compare mode register 1,      Address offset: 0x18 */
+  __IO uint32_t CCMR2;       /*!< TIM capture/compare mode register 2,      Address offset: 0x1C */
+  __IO uint32_t CCER;        /*!< TIM capture/compare enable register,      Address offset: 0x20 */
+  __IO uint32_t CNT;         /*!< TIM counter register,                     Address offset: 0x24 */
+  __IO uint32_t PSC;         /*!< TIM prescaler register,                   Address offset: 0x28 */
+  __IO uint32_t ARR;         /*!< TIM auto-reload register,                 Address offset: 0x2C */
+  __IO uint32_t RCR;         /*!< TIM repetition counter register,          Address offset: 0x30 */
+  __IO uint32_t CCR1;        /*!< TIM capture/compare register 1,           Address offset: 0x34 */
+  __IO uint32_t CCR2;        /*!< TIM capture/compare register 2,           Address offset: 0x38 */
+  __IO uint32_t CCR3;        /*!< TIM capture/compare register 3,           Address offset: 0x3C */
+  __IO uint32_t CCR4;        /*!< TIM capture/compare register 4,           Address offset: 0x40 */
+  __IO uint32_t BDTR;        /*!< TIM break and dead-time register,         Address offset: 0x44 */
+  __IO uint32_t DCR;         /*!< TIM DMA control register,                 Address offset: 0x48 */
+  __IO uint32_t DMAR;        /*!< TIM DMA address for full transfer,        Address offset: 0x4C */
+  __IO uint32_t OR1;         /*!< TIM option register,                      Address offset: 0x50 */
+  __IO uint32_t CCMR3;       /*!< TIM capture/compare mode register 3,      Address offset: 0x54 */
+  __IO uint32_t CCR5;        /*!< TIM capture/compare register5,            Address offset: 0x58 */
+  __IO uint32_t CCR6;        /*!< TIM capture/compare register6,            Address offset: 0x5C */
+  __IO uint32_t AF1;         /*!< TIM alternate function register 1,        Address offset: 0x60 */
+  __IO uint32_t AF2;         /*!< TIM alternate function register 2,        Address offset: 0x64 */
+  __IO uint32_t TISEL;       /*!< TIM Input Selection register,             Address offset: 0x68 */
+} TIM_TypeDef;
+
+/**
+  * @brief Universal Synchronous Asynchronous Receiver Transmitter
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< USART Control register 1,                 Address offset: 0x00  */
+  __IO uint32_t CR2;         /*!< USART Control register 2,                 Address offset: 0x04  */
+  __IO uint32_t CR3;         /*!< USART Control register 3,                 Address offset: 0x08  */
+  __IO uint32_t BRR;         /*!< USART Baud rate register,                 Address offset: 0x0C  */
+  __IO uint32_t GTPR;        /*!< USART Guard time and prescaler register,  Address offset: 0x10  */
+  __IO uint32_t RTOR;        /*!< USART Receiver Time Out register,         Address offset: 0x14  */
+  __IO uint32_t RQR;         /*!< USART Request register,                   Address offset: 0x18  */
+  __IO uint32_t ISR;         /*!< USART Interrupt and status register,      Address offset: 0x1C  */
+  __IO uint32_t ICR;         /*!< USART Interrupt flag Clear register,      Address offset: 0x20  */
+  __IO uint32_t RDR;         /*!< USART Receive Data register,              Address offset: 0x24  */
+  __IO uint32_t TDR;         /*!< USART Transmit Data register,             Address offset: 0x28  */
+  __IO uint32_t PRESC;       /*!< USART Prescaler register,                 Address offset: 0x2C  */
+} USART_TypeDef;
+
+/**
+  * @brief VREFBUF
+  */
+typedef struct
+{
+  __IO uint32_t CSR;         /*!< VREFBUF control and status register,         Address offset: 0x00 */
+  __IO uint32_t CCR;         /*!< VREFBUF calibration and control register,    Address offset: 0x04 */
+} VREFBUF_TypeDef;
+
+/**
+  * @brief Window WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< WWDG Control register,       Address offset: 0x00 */
+  __IO uint32_t CFR;         /*!< WWDG Configuration register, Address offset: 0x04 */
+  __IO uint32_t SR;          /*!< WWDG Status register,        Address offset: 0x08 */
+} WWDG_TypeDef;
+
+
+
+/** @addtogroup Peripheral_memory_map
+  * @{
+  */
+#define FLASH_BASE            (0x08000000UL)  /*!< FLASH base address */
+#define SRAM_BASE             (0x20000000UL)  /*!< SRAM base address */
+#define PERIPH_BASE           (0x40000000UL)  /*!< Peripheral base address */
+#define IOPORT_BASE           (0x50000000UL)  /*!< IOPORT base address */
+#define SRAM_SIZE_MAX         (0x00004000UL)  /*!< maximum SRAM size (up to 16 KBytes) */
+
+#define FLASH_SIZE            (((*((uint32_t *)FLASHSIZE_BASE)) & (0x007FU)) << 10U)
+
+/*!< Peripheral memory map */
+#define APBPERIPH_BASE        (PERIPH_BASE)
+#define AHBPERIPH_BASE        (PERIPH_BASE + 0x00020000UL)
+
+/*!< APB peripherals */
+
+#define TIM2_BASE             (APBPERIPH_BASE + 0UL)
+#define TIM3_BASE             (APBPERIPH_BASE + 0x00000400UL)
+#define TIM6_BASE             (APBPERIPH_BASE + 0x00001000UL)
+#define TIM7_BASE             (APBPERIPH_BASE + 0x00001400UL)
+#define TIM14_BASE            (APBPERIPH_BASE + 0x00002000UL)
+#define RTC_BASE              (APBPERIPH_BASE + 0x00002800UL)
+#define WWDG_BASE             (APBPERIPH_BASE + 0x00002C00UL)
+#define IWDG_BASE             (APBPERIPH_BASE + 0x00003000UL)
+#define SPI2_BASE             (APBPERIPH_BASE + 0x00003800UL)
+#define USART2_BASE           (APBPERIPH_BASE + 0x00004400UL)
+#define I2C1_BASE             (APBPERIPH_BASE + 0x00005400UL)
+#define I2C2_BASE             (APBPERIPH_BASE + 0x00005800UL)
+#define PWR_BASE              (APBPERIPH_BASE + 0x00007000UL)
+#define DAC1_BASE             (APBPERIPH_BASE + 0x00007400UL)
+#define DAC_BASE              (APBPERIPH_BASE + 0x00007400UL) /* Kept for legacy purpose */
+#define LPTIM1_BASE           (APBPERIPH_BASE + 0x00007C00UL)
+#define LPUART1_BASE          (APBPERIPH_BASE + 0x00008000UL)
+#define LPTIM2_BASE           (APBPERIPH_BASE + 0x00009400UL)
+#define TAMP_BASE             (APBPERIPH_BASE + 0x0000B000UL)
+#define SYSCFG_BASE           (APBPERIPH_BASE + 0x00010000UL)
+#define VREFBUF_BASE          (APBPERIPH_BASE + 0x00010030UL)
+#define COMP1_BASE            (SYSCFG_BASE + 0x0200UL)
+#define COMP2_BASE            (SYSCFG_BASE + 0x0204UL)
+#define ADC1_BASE             (APBPERIPH_BASE + 0x00012400UL)
+#define ADC1_COMMON_BASE      (APBPERIPH_BASE + 0x00012708UL)
+#define ADC_BASE              (ADC1_COMMON_BASE) /* Kept for legacy purpose */
+#define TIM1_BASE             (APBPERIPH_BASE + 0x00012C00UL)
+#define SPI1_BASE             (APBPERIPH_BASE + 0x00013000UL)
+#define USART1_BASE           (APBPERIPH_BASE + 0x00013800UL)
+#define TIM15_BASE            (APBPERIPH_BASE + 0x00014000UL)
+#define TIM16_BASE            (APBPERIPH_BASE + 0x00014400UL)
+#define TIM17_BASE            (APBPERIPH_BASE + 0x00014800UL)
+#define DBG_BASE              (APBPERIPH_BASE + 0x00015800UL)
+
+
+/*!< AHB peripherals */
+#define DMA1_BASE             (AHBPERIPH_BASE)
+#define DMAMUX1_BASE          (AHBPERIPH_BASE + 0x00000800UL)
+#define RCC_BASE              (AHBPERIPH_BASE + 0x00001000UL)
+#define EXTI_BASE             (AHBPERIPH_BASE + 0x00001800UL)
+#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x00002000UL)
+#define CRC_BASE              (AHBPERIPH_BASE + 0x00003000UL)
+
+
+#define DMA1_Channel1_BASE    (DMA1_BASE + 0x00000008UL)
+#define DMA1_Channel2_BASE    (DMA1_BASE + 0x0000001CUL)
+#define DMA1_Channel3_BASE    (DMA1_BASE + 0x00000030UL)
+#define DMA1_Channel4_BASE    (DMA1_BASE + 0x00000044UL)
+#define DMA1_Channel5_BASE    (DMA1_BASE + 0x00000058UL)
+#define DMA1_Channel6_BASE    (DMA1_BASE + 0x0000006CUL)
+#define DMA1_Channel7_BASE    (DMA1_BASE + 0x00000080UL)
+
+#define DMAMUX1_Channel0_BASE    (DMAMUX1_BASE)
+#define DMAMUX1_Channel1_BASE    (DMAMUX1_BASE + 0x00000004UL)
+#define DMAMUX1_Channel2_BASE    (DMAMUX1_BASE + 0x00000008UL)
+#define DMAMUX1_Channel3_BASE    (DMAMUX1_BASE + 0x0000000CUL)
+#define DMAMUX1_Channel4_BASE    (DMAMUX1_BASE + 0x00000010UL)
+#define DMAMUX1_Channel5_BASE    (DMAMUX1_BASE + 0x00000014UL)
+#define DMAMUX1_Channel6_BASE    (DMAMUX1_BASE + 0x00000018UL)
+
+#define DMAMUX1_RequestGenerator0_BASE  (DMAMUX1_BASE + 0x00000100UL)
+#define DMAMUX1_RequestGenerator1_BASE  (DMAMUX1_BASE + 0x00000104UL)
+#define DMAMUX1_RequestGenerator2_BASE  (DMAMUX1_BASE + 0x00000108UL)
+#define DMAMUX1_RequestGenerator3_BASE  (DMAMUX1_BASE + 0x0000010CUL)
+
+#define DMAMUX1_ChannelStatus_BASE      (DMAMUX1_BASE + 0x00000080UL)
+#define DMAMUX1_RequestGenStatus_BASE   (DMAMUX1_BASE + 0x00000140UL)
+
+/*!< IOPORT */
+#define GPIOA_BASE            (IOPORT_BASE + 0x00000000UL)
+#define GPIOB_BASE            (IOPORT_BASE + 0x00000400UL)
+#define GPIOC_BASE            (IOPORT_BASE + 0x00000800UL)
+#define GPIOD_BASE            (IOPORT_BASE + 0x00000C00UL)
+#define GPIOF_BASE            (IOPORT_BASE + 0x00001400UL)
+
+/*!< Device Electronic Signature */
+#define PACKAGE_BASE          (0x1FFF7500UL)        /*!< Package data register base address     */
+#define UID_BASE              (0x1FFF7590UL)        /*!< Unique device ID register base address */
+#define FLASHSIZE_BASE        (0x1FFF75E0UL)        /*!< Flash size data register base address  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_declaration
+  * @{
+  */
+#define TIM2                ((TIM_TypeDef *) TIM2_BASE)
+#define TIM3                ((TIM_TypeDef *) TIM3_BASE)
+#define TIM6                ((TIM_TypeDef *) TIM6_BASE)
+#define TIM7                ((TIM_TypeDef *) TIM7_BASE)
+#define TIM14               ((TIM_TypeDef *) TIM14_BASE)
+#define RTC                 ((RTC_TypeDef *) RTC_BASE)
+#define TAMP                ((TAMP_TypeDef *) TAMP_BASE)
+#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)
+#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)
+#define SPI2                ((SPI_TypeDef *) SPI2_BASE)
+#define USART2              ((USART_TypeDef *) USART2_BASE)
+#define I2C1                ((I2C_TypeDef *) I2C1_BASE)
+#define I2C2                ((I2C_TypeDef *) I2C2_BASE)
+#define LPTIM1              ((LPTIM_TypeDef *) LPTIM1_BASE)
+#define PWR                 ((PWR_TypeDef *) PWR_BASE)
+#define RCC                 ((RCC_TypeDef *) RCC_BASE)
+#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)
+#define DAC1                ((DAC_TypeDef *) DAC1_BASE)
+#define DAC                 ((DAC_TypeDef *) DAC_BASE) /* Kept for legacy purpose */
+#define LPUART1             ((USART_TypeDef *) LPUART1_BASE)
+#define LPTIM2              ((LPTIM_TypeDef *) LPTIM2_BASE)
+#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)
+#define VREFBUF             ((VREFBUF_TypeDef *) VREFBUF_BASE)
+#define COMP1               ((COMP_TypeDef *) COMP1_BASE)
+#define COMP2               ((COMP_TypeDef *) COMP2_BASE)
+#define COMP12_COMMON       ((COMP_Common_TypeDef *) COMP1_BASE)
+#define TIM1                ((TIM_TypeDef *) TIM1_BASE)
+#define SPI1                ((SPI_TypeDef *) SPI1_BASE)
+#define USART1              ((USART_TypeDef *) USART1_BASE)
+#define TIM15               ((TIM_TypeDef *) TIM15_BASE)
+#define TIM16               ((TIM_TypeDef *) TIM16_BASE)
+#define TIM17               ((TIM_TypeDef *) TIM17_BASE)
+#define DMA1                ((DMA_TypeDef *) DMA1_BASE)
+#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)
+#define CRC                 ((CRC_TypeDef *) CRC_BASE)
+#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)
+#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)
+#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)
+#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)
+#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)
+#define ADC1                ((ADC_TypeDef *) ADC1_BASE)
+#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC1_COMMON_BASE)
+#define ADC                 (ADC1_COMMON) /* Kept for legacy purpose */
+
+
+
+#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
+#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
+#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
+#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
+#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
+#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
+#define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
+#define DMAMUX1                ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE)
+#define DMAMUX1_Channel0       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE)
+#define DMAMUX1_Channel1       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE)
+#define DMAMUX1_Channel2       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE)
+#define DMAMUX1_Channel3       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE)
+#define DMAMUX1_Channel4       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE)
+#define DMAMUX1_Channel5       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE)
+#define DMAMUX1_Channel6       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE)
+
+#define DMAMUX1_RequestGenerator0  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE)
+#define DMAMUX1_RequestGenerator1  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE)
+#define DMAMUX1_RequestGenerator2  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE)
+#define DMAMUX1_RequestGenerator3  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE)
+
+#define DMAMUX1_ChannelStatus      ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE)
+#define DMAMUX1_RequestGenStatus   ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE)
+
+#define DBG              ((DBG_TypeDef *) DBG_BASE)
+
+/**
+  * @}
+  */
+
+/** @addtogroup Exported_constants
+  * @{
+  */
+
+  /** @addtogroup Hardware_Constant_Definition
+    * @{
+    */
+#define LSI_STARTUP_TIME 130U /*!< LSI Maximum startup time in us */
+
+  /**
+    * @}
+    */
+
+  /** @addtogroup Peripheral_Registers_Bits_Definition
+  * @{
+  */
+
+/******************************************************************************/
+/*                         Peripheral Registers Bits Definition               */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Analog to Digital Converter (ADC)                     */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for ADC_ISR register  *******************/
+#define ADC_ISR_ADRDY_Pos              (0U)
+#define ADC_ISR_ADRDY_Msk              (0x1UL << ADC_ISR_ADRDY_Pos)            /*!< 0x00000001 */
+#define ADC_ISR_ADRDY                  ADC_ISR_ADRDY_Msk                       /*!< ADC ready flag */
+#define ADC_ISR_EOSMP_Pos              (1U)
+#define ADC_ISR_EOSMP_Msk              (0x1UL << ADC_ISR_EOSMP_Pos)            /*!< 0x00000002 */
+#define ADC_ISR_EOSMP                  ADC_ISR_EOSMP_Msk                       /*!< ADC group regular end of sampling flag */
+#define ADC_ISR_EOC_Pos                (2U)
+#define ADC_ISR_EOC_Msk                (0x1UL << ADC_ISR_EOC_Pos)              /*!< 0x00000004 */
+#define ADC_ISR_EOC                    ADC_ISR_EOC_Msk                         /*!< ADC group regular end of unitary conversion flag */
+#define ADC_ISR_EOS_Pos                (3U)
+#define ADC_ISR_EOS_Msk                (0x1UL << ADC_ISR_EOS_Pos)              /*!< 0x00000008 */
+#define ADC_ISR_EOS                    ADC_ISR_EOS_Msk                         /*!< ADC group regular end of sequence conversions flag */
+#define ADC_ISR_OVR_Pos                (4U)
+#define ADC_ISR_OVR_Msk                (0x1UL << ADC_ISR_OVR_Pos)              /*!< 0x00000010 */
+#define ADC_ISR_OVR                    ADC_ISR_OVR_Msk                         /*!< ADC group regular overrun flag */
+#define ADC_ISR_AWD1_Pos               (7U)
+#define ADC_ISR_AWD1_Msk               (0x1UL << ADC_ISR_AWD1_Pos)             /*!< 0x00000080 */
+#define ADC_ISR_AWD1                   ADC_ISR_AWD1_Msk                        /*!< ADC analog watchdog 1 flag */
+#define ADC_ISR_AWD2_Pos               (8U)
+#define ADC_ISR_AWD2_Msk               (0x1UL << ADC_ISR_AWD2_Pos)             /*!< 0x00000100 */
+#define ADC_ISR_AWD2                   ADC_ISR_AWD2_Msk                        /*!< ADC analog watchdog 2 flag */
+#define ADC_ISR_AWD3_Pos               (9U)
+#define ADC_ISR_AWD3_Msk               (0x1UL << ADC_ISR_AWD3_Pos)             /*!< 0x00000200 */
+#define ADC_ISR_AWD3                   ADC_ISR_AWD3_Msk                        /*!< ADC analog watchdog 3 flag */
+#define ADC_ISR_EOCAL_Pos              (11U)
+#define ADC_ISR_EOCAL_Msk              (0x1UL << ADC_ISR_EOCAL_Pos)            /*!< 0x00000800 */
+#define ADC_ISR_EOCAL                  ADC_ISR_EOCAL_Msk                       /*!< ADC end of calibration flag */
+#define ADC_ISR_CCRDY_Pos              (13U)
+#define ADC_ISR_CCRDY_Msk              (0x1UL << ADC_ISR_CCRDY_Pos)            /*!< 0x00002000 */
+#define ADC_ISR_CCRDY                  ADC_ISR_CCRDY_Msk                       /*!< ADC channel configuration ready flag */
+
+/* Legacy defines */
+#define ADC_ISR_EOSEQ           (ADC_ISR_EOS)
+
+/********************  Bit definition for ADC_IER register  *******************/
+#define ADC_IER_ADRDYIE_Pos            (0U)
+#define ADC_IER_ADRDYIE_Msk            (0x1UL << ADC_IER_ADRDYIE_Pos)          /*!< 0x00000001 */
+#define ADC_IER_ADRDYIE                ADC_IER_ADRDYIE_Msk                     /*!< ADC ready interrupt */
+#define ADC_IER_EOSMPIE_Pos            (1U)
+#define ADC_IER_EOSMPIE_Msk            (0x1UL << ADC_IER_EOSMPIE_Pos)          /*!< 0x00000002 */
+#define ADC_IER_EOSMPIE                ADC_IER_EOSMPIE_Msk                     /*!< ADC group regular end of sampling interrupt */
+#define ADC_IER_EOCIE_Pos              (2U)
+#define ADC_IER_EOCIE_Msk              (0x1UL << ADC_IER_EOCIE_Pos)            /*!< 0x00000004 */
+#define ADC_IER_EOCIE                  ADC_IER_EOCIE_Msk                       /*!< ADC group regular end of unitary conversion interrupt */
+#define ADC_IER_EOSIE_Pos              (3U)
+#define ADC_IER_EOSIE_Msk              (0x1UL << ADC_IER_EOSIE_Pos)            /*!< 0x00000008 */
+#define ADC_IER_EOSIE                  ADC_IER_EOSIE_Msk                       /*!< ADC group regular end of sequence conversions interrupt */
+#define ADC_IER_OVRIE_Pos              (4U)
+#define ADC_IER_OVRIE_Msk              (0x1UL << ADC_IER_OVRIE_Pos)            /*!< 0x00000010 */
+#define ADC_IER_OVRIE                  ADC_IER_OVRIE_Msk                       /*!< ADC group regular overrun interrupt */
+#define ADC_IER_AWD1IE_Pos             (7U)
+#define ADC_IER_AWD1IE_Msk             (0x1UL << ADC_IER_AWD1IE_Pos)           /*!< 0x00000080 */
+#define ADC_IER_AWD1IE                 ADC_IER_AWD1IE_Msk                      /*!< ADC analog watchdog 1 interrupt */
+#define ADC_IER_AWD2IE_Pos             (8U)
+#define ADC_IER_AWD2IE_Msk             (0x1UL << ADC_IER_AWD2IE_Pos)           /*!< 0x00000100 */
+#define ADC_IER_AWD2IE                 ADC_IER_AWD2IE_Msk                      /*!< ADC analog watchdog 2 interrupt */
+#define ADC_IER_AWD3IE_Pos             (9U)
+#define ADC_IER_AWD3IE_Msk             (0x1UL << ADC_IER_AWD3IE_Pos)           /*!< 0x00000200 */
+#define ADC_IER_AWD3IE                 ADC_IER_AWD3IE_Msk                      /*!< ADC analog watchdog 3 interrupt */
+#define ADC_IER_EOCALIE_Pos            (11U)
+#define ADC_IER_EOCALIE_Msk            (0x1UL << ADC_IER_EOCALIE_Pos)          /*!< 0x00000800 */
+#define ADC_IER_EOCALIE                ADC_IER_EOCALIE_Msk                     /*!< ADC end of calibration interrupt */
+#define ADC_IER_CCRDYIE_Pos            (13U)
+#define ADC_IER_CCRDYIE_Msk            (0x1UL << ADC_IER_CCRDYIE_Pos)          /*!< 0x00002000 */
+#define ADC_IER_CCRDYIE                ADC_IER_CCRDYIE_Msk                     /*!< ADC channel configuration ready interrupt */
+
+/* Legacy defines */
+#define ADC_IER_EOSEQIE           (ADC_IER_EOSIE)
+
+/********************  Bit definition for ADC_CR register  ********************/
+#define ADC_CR_ADEN_Pos                (0U)
+#define ADC_CR_ADEN_Msk                (0x1UL << ADC_CR_ADEN_Pos)              /*!< 0x00000001 */
+#define ADC_CR_ADEN                    ADC_CR_ADEN_Msk                         /*!< ADC enable */
+#define ADC_CR_ADDIS_Pos               (1U)
+#define ADC_CR_ADDIS_Msk               (0x1UL << ADC_CR_ADDIS_Pos)             /*!< 0x00000002 */
+#define ADC_CR_ADDIS                   ADC_CR_ADDIS_Msk                        /*!< ADC disable */
+#define ADC_CR_ADSTART_Pos             (2U)
+#define ADC_CR_ADSTART_Msk             (0x1UL << ADC_CR_ADSTART_Pos)           /*!< 0x00000004 */
+#define ADC_CR_ADSTART                 ADC_CR_ADSTART_Msk                      /*!< ADC group regular conversion start */
+#define ADC_CR_ADSTP_Pos               (4U)
+#define ADC_CR_ADSTP_Msk               (0x1UL << ADC_CR_ADSTP_Pos)             /*!< 0x00000010 */
+#define ADC_CR_ADSTP                   ADC_CR_ADSTP_Msk                        /*!< ADC group regular conversion stop */
+#define ADC_CR_ADVREGEN_Pos            (28U)
+#define ADC_CR_ADVREGEN_Msk            (0x1UL << ADC_CR_ADVREGEN_Pos)          /*!< 0x10000000 */
+#define ADC_CR_ADVREGEN                ADC_CR_ADVREGEN_Msk                     /*!< ADC voltage regulator enable */
+#define ADC_CR_ADCAL_Pos               (31U)
+#define ADC_CR_ADCAL_Msk               (0x1UL << ADC_CR_ADCAL_Pos)             /*!< 0x80000000 */
+#define ADC_CR_ADCAL                   ADC_CR_ADCAL_Msk                        /*!< ADC calibration */
+
+/********************  Bit definition for ADC_CFGR1 register  *****************/
+#define ADC_CFGR1_DMAEN_Pos            (0U)
+#define ADC_CFGR1_DMAEN_Msk            (0x1UL << ADC_CFGR1_DMAEN_Pos)          /*!< 0x00000001 */
+#define ADC_CFGR1_DMAEN                ADC_CFGR1_DMAEN_Msk                     /*!< ADC DMA transfer enable */
+#define ADC_CFGR1_DMACFG_Pos           (1U)
+#define ADC_CFGR1_DMACFG_Msk           (0x1UL << ADC_CFGR1_DMACFG_Pos)         /*!< 0x00000002 */
+#define ADC_CFGR1_DMACFG               ADC_CFGR1_DMACFG_Msk                    /*!< ADC DMA transfer configuration */
+
+#define ADC_CFGR1_SCANDIR_Pos          (2U)
+#define ADC_CFGR1_SCANDIR_Msk          (0x1UL << ADC_CFGR1_SCANDIR_Pos)        /*!< 0x00000004 */
+#define ADC_CFGR1_SCANDIR              ADC_CFGR1_SCANDIR_Msk                   /*!< ADC group regular sequencer scan direction */
+
+#define ADC_CFGR1_RES_Pos              (3U)
+#define ADC_CFGR1_RES_Msk              (0x3UL << ADC_CFGR1_RES_Pos)            /*!< 0x00000018 */
+#define ADC_CFGR1_RES                  ADC_CFGR1_RES_Msk                       /*!< ADC data resolution */
+#define ADC_CFGR1_RES_0                (0x1U << ADC_CFGR1_RES_Pos)             /*!< 0x00000008 */
+#define ADC_CFGR1_RES_1                (0x2U << ADC_CFGR1_RES_Pos)             /*!< 0x00000010 */
+
+#define ADC_CFGR1_ALIGN_Pos            (5U)
+#define ADC_CFGR1_ALIGN_Msk            (0x1UL << ADC_CFGR1_ALIGN_Pos)          /*!< 0x00000020 */
+#define ADC_CFGR1_ALIGN                ADC_CFGR1_ALIGN_Msk                     /*!< ADC data alignment */
+
+#define ADC_CFGR1_EXTSEL_Pos           (6U)
+#define ADC_CFGR1_EXTSEL_Msk           (0x7UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x000001C0 */
+#define ADC_CFGR1_EXTSEL               ADC_CFGR1_EXTSEL_Msk                    /*!< ADC group regular external trigger source */
+#define ADC_CFGR1_EXTSEL_0             (0x1UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000040 */
+#define ADC_CFGR1_EXTSEL_1             (0x2UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000080 */
+#define ADC_CFGR1_EXTSEL_2             (0x4UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000100 */
+
+#define ADC_CFGR1_EXTEN_Pos            (10U)
+#define ADC_CFGR1_EXTEN_Msk            (0x3UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000C00 */
+#define ADC_CFGR1_EXTEN                ADC_CFGR1_EXTEN_Msk                     /*!< ADC group regular external trigger polarity */
+#define ADC_CFGR1_EXTEN_0              (0x1UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000400 */
+#define ADC_CFGR1_EXTEN_1              (0x2UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000800 */
+
+#define ADC_CFGR1_OVRMOD_Pos           (12U)
+#define ADC_CFGR1_OVRMOD_Msk           (0x1UL << ADC_CFGR1_OVRMOD_Pos)         /*!< 0x00001000 */
+#define ADC_CFGR1_OVRMOD               ADC_CFGR1_OVRMOD_Msk                    /*!< ADC group regular overrun configuration */
+#define ADC_CFGR1_CONT_Pos             (13U)
+#define ADC_CFGR1_CONT_Msk             (0x1UL << ADC_CFGR1_CONT_Pos)           /*!< 0x00002000 */
+#define ADC_CFGR1_CONT                 ADC_CFGR1_CONT_Msk                      /*!< ADC group regular continuous conversion mode */
+#define ADC_CFGR1_WAIT_Pos             (14U)
+#define ADC_CFGR1_WAIT_Msk             (0x1UL << ADC_CFGR1_WAIT_Pos)           /*!< 0x00004000 */
+#define ADC_CFGR1_WAIT                 ADC_CFGR1_WAIT_Msk                      /*!< ADC low power auto wait */
+#define ADC_CFGR1_AUTOFF_Pos           (15U)
+#define ADC_CFGR1_AUTOFF_Msk           (0x1UL << ADC_CFGR1_AUTOFF_Pos)         /*!< 0x00008000 */
+#define ADC_CFGR1_AUTOFF               ADC_CFGR1_AUTOFF_Msk                    /*!< ADC low power auto power off */
+#define ADC_CFGR1_DISCEN_Pos           (16U)
+#define ADC_CFGR1_DISCEN_Msk           (0x1UL << ADC_CFGR1_DISCEN_Pos)         /*!< 0x00010000 */
+#define ADC_CFGR1_DISCEN               ADC_CFGR1_DISCEN_Msk                    /*!< ADC group regular sequencer discontinuous mode */
+#define ADC_CFGR1_CHSELRMOD_Pos        (21U)
+#define ADC_CFGR1_CHSELRMOD_Msk        (0x1UL << ADC_CFGR1_CHSELRMOD_Pos)      /*!< 0x00200000 */
+#define ADC_CFGR1_CHSELRMOD            ADC_CFGR1_CHSELRMOD_Msk                 /*!< ADC group regular sequencer mode */
+
+#define ADC_CFGR1_AWD1SGL_Pos          (22U)
+#define ADC_CFGR1_AWD1SGL_Msk          (0x1UL << ADC_CFGR1_AWD1SGL_Pos)        /*!< 0x00400000 */
+#define ADC_CFGR1_AWD1SGL              ADC_CFGR1_AWD1SGL_Msk                   /*!< ADC analog watchdog 1 monitoring a single channel or all channels */
+#define ADC_CFGR1_AWD1EN_Pos           (23U)
+#define ADC_CFGR1_AWD1EN_Msk           (0x1UL << ADC_CFGR1_AWD1EN_Pos)         /*!< 0x00800000 */
+#define ADC_CFGR1_AWD1EN               ADC_CFGR1_AWD1EN_Msk                    /*!< ADC analog watchdog 1 enable on scope ADC group regular */
+
+#define ADC_CFGR1_AWD1CH_Pos           (26U)
+#define ADC_CFGR1_AWD1CH_Msk           (0x1FUL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x7C000000 */
+#define ADC_CFGR1_AWD1CH               ADC_CFGR1_AWD1CH_Msk                    /*!< ADC analog watchdog 1 monitored channel selection */
+#define ADC_CFGR1_AWD1CH_0             (0x01UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x04000000 */
+#define ADC_CFGR1_AWD1CH_1             (0x02UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x08000000 */
+#define ADC_CFGR1_AWD1CH_2             (0x04UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x10000000 */
+#define ADC_CFGR1_AWD1CH_3             (0x08UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x20000000 */
+#define ADC_CFGR1_AWD1CH_4             (0x10UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x40000000 */
+
+/* Legacy defines */
+#define ADC_CFGR1_AUTDLY          (ADC_CFGR1_WAIT)
+
+/********************  Bit definition for ADC_CFGR2 register  *****************/
+#define ADC_CFGR2_OVSE_Pos             (0U)
+#define ADC_CFGR2_OVSE_Msk             (0x1UL << ADC_CFGR2_OVSE_Pos)           /*!< 0x00000001 */
+#define ADC_CFGR2_OVSE                 ADC_CFGR2_OVSE_Msk                      /*!< ADC oversampler enable on scope ADC group regular */
+
+#define ADC_CFGR2_OVSR_Pos             (2U)
+#define ADC_CFGR2_OVSR_Msk             (0x7UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x0000001C */
+#define ADC_CFGR2_OVSR                 ADC_CFGR2_OVSR_Msk                      /*!< ADC oversampling ratio */
+#define ADC_CFGR2_OVSR_0               (0x1UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000004 */
+#define ADC_CFGR2_OVSR_1               (0x2UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000008 */
+#define ADC_CFGR2_OVSR_2               (0x4UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000010 */
+
+#define ADC_CFGR2_OVSS_Pos             (5U)
+#define ADC_CFGR2_OVSS_Msk             (0xFUL << ADC_CFGR2_OVSS_Pos)           /*!< 0x000001E0 */
+#define ADC_CFGR2_OVSS                 ADC_CFGR2_OVSS_Msk                      /*!< ADC oversampling shift */
+#define ADC_CFGR2_OVSS_0               (0x1UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000020 */
+#define ADC_CFGR2_OVSS_1               (0x2UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000040 */
+#define ADC_CFGR2_OVSS_2               (0x4UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000080 */
+#define ADC_CFGR2_OVSS_3               (0x8UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000100 */
+
+#define ADC_CFGR2_TOVS_Pos             (9U)
+#define ADC_CFGR2_TOVS_Msk             (0x1UL << ADC_CFGR2_TOVS_Pos)           /*!< 0x00000200 */
+#define ADC_CFGR2_TOVS                 ADC_CFGR2_TOVS_Msk                      /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */
+
+#define ADC_CFGR2_LFTRIG_Pos           (29U)
+#define ADC_CFGR2_LFTRIG_Msk           (0x1UL << ADC_CFGR2_LFTRIG_Pos)         /*!< 0x20000000 */
+#define ADC_CFGR2_LFTRIG               ADC_CFGR2_LFTRIG_Msk                    /*!< ADC low frequency trigger mode */
+
+#define ADC_CFGR2_CKMODE_Pos           (30U)
+#define ADC_CFGR2_CKMODE_Msk           (0x3UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0xC0000000 */
+#define ADC_CFGR2_CKMODE               ADC_CFGR2_CKMODE_Msk                    /*!< ADC clock source and prescaler (prescaler only for clock source synchronous) */
+#define ADC_CFGR2_CKMODE_1             (0x2UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x80000000 */
+#define ADC_CFGR2_CKMODE_0             (0x1UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x40000000 */
+
+/********************  Bit definition for ADC_SMPR register  ******************/
+#define ADC_SMPR_SMP1_Pos              (0U)
+#define ADC_SMPR_SMP1_Msk              (0x7UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000007 */
+#define ADC_SMPR_SMP1                  ADC_SMPR_SMP1_Msk                       /*!< ADC group of channels sampling time 1 */
+#define ADC_SMPR_SMP1_0                (0x1UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000001 */
+#define ADC_SMPR_SMP1_1                (0x2UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000002 */
+#define ADC_SMPR_SMP1_2                (0x4UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000004 */
+
+#define ADC_SMPR_SMP2_Pos              (4U)
+#define ADC_SMPR_SMP2_Msk              (0x7UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000070 */
+#define ADC_SMPR_SMP2                  ADC_SMPR_SMP2_Msk                       /*!< ADC group of channels sampling time 2 */
+#define ADC_SMPR_SMP2_0                (0x1UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000010 */
+#define ADC_SMPR_SMP2_1                (0x2UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000020 */
+#define ADC_SMPR_SMP2_2                (0x4UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000040 */
+
+#define ADC_SMPR_SMPSEL_Pos            (8U)
+#define ADC_SMPR_SMPSEL_Msk            (0x7FFFFUL << ADC_SMPR_SMPSEL_Pos)      /*!< 0x07FFFF00 */
+#define ADC_SMPR_SMPSEL                ADC_SMPR_SMPSEL_Msk                     /*!< ADC all channels sampling time selection */
+#define ADC_SMPR_SMPSEL0_Pos           (8U)
+#define ADC_SMPR_SMPSEL0_Msk           (0x1UL << ADC_SMPR_SMPSEL0_Pos)         /*!< 0x00000100 */
+#define ADC_SMPR_SMPSEL0               ADC_SMPR_SMPSEL0_Msk                    /*!< ADC channel 0 sampling time selection */
+#define ADC_SMPR_SMPSEL1_Pos           (9U)
+#define ADC_SMPR_SMPSEL1_Msk           (0x1UL << ADC_SMPR_SMPSEL1_Pos)         /*!< 0x00000200 */
+#define ADC_SMPR_SMPSEL1               ADC_SMPR_SMPSEL1_Msk                    /*!< ADC channel 1 sampling time selection */
+#define ADC_SMPR_SMPSEL2_Pos           (10U)
+#define ADC_SMPR_SMPSEL2_Msk           (0x1UL << ADC_SMPR_SMPSEL2_Pos)         /*!< 0x00000400 */
+#define ADC_SMPR_SMPSEL2               ADC_SMPR_SMPSEL2_Msk                    /*!< ADC channel 2 sampling time selection */
+#define ADC_SMPR_SMPSEL3_Pos           (11U)
+#define ADC_SMPR_SMPSEL3_Msk           (0x1UL << ADC_SMPR_SMPSEL3_Pos)         /*!< 0x00000800 */
+#define ADC_SMPR_SMPSEL3               ADC_SMPR_SMPSEL3_Msk                    /*!< ADC channel 3 sampling time selection */
+#define ADC_SMPR_SMPSEL4_Pos           (12U)
+#define ADC_SMPR_SMPSEL4_Msk           (0x1UL << ADC_SMPR_SMPSEL4_Pos)         /*!< 0x00001000 */
+#define ADC_SMPR_SMPSEL4               ADC_SMPR_SMPSEL4_Msk                    /*!< ADC channel 4 sampling time selection */
+#define ADC_SMPR_SMPSEL5_Pos           (13U)
+#define ADC_SMPR_SMPSEL5_Msk           (0x1UL << ADC_SMPR_SMPSEL5_Pos)         /*!< 0x00002000 */
+#define ADC_SMPR_SMPSEL5               ADC_SMPR_SMPSEL5_Msk                    /*!< ADC channel 5 sampling time selection */
+#define ADC_SMPR_SMPSEL6_Pos           (14U)
+#define ADC_SMPR_SMPSEL6_Msk           (0x1UL << ADC_SMPR_SMPSEL6_Pos)         /*!< 0x00004000 */
+#define ADC_SMPR_SMPSEL6               ADC_SMPR_SMPSEL6_Msk                    /*!< ADC channel 6 sampling time selection */
+#define ADC_SMPR_SMPSEL7_Pos           (15U)
+#define ADC_SMPR_SMPSEL7_Msk           (0x1UL << ADC_SMPR_SMPSEL7_Pos)         /*!< 0x00008000 */
+#define ADC_SMPR_SMPSEL7               ADC_SMPR_SMPSEL7_Msk                    /*!< ADC channel 7 sampling time selection */
+#define ADC_SMPR_SMPSEL8_Pos           (16U)
+#define ADC_SMPR_SMPSEL8_Msk           (0x1UL << ADC_SMPR_SMPSEL8_Pos)         /*!< 0x00010000 */
+#define ADC_SMPR_SMPSEL8               ADC_SMPR_SMPSEL8_Msk                    /*!< ADC channel 8 sampling time selection */
+#define ADC_SMPR_SMPSEL9_Pos           (17U)
+#define ADC_SMPR_SMPSEL9_Msk           (0x1UL << ADC_SMPR_SMPSEL9_Pos)         /*!< 0x00020000 */
+#define ADC_SMPR_SMPSEL9               ADC_SMPR_SMPSEL9_Msk                    /*!< ADC channel 9 sampling time selection */
+#define ADC_SMPR_SMPSEL10_Pos          (18U)
+#define ADC_SMPR_SMPSEL10_Msk          (0x1UL << ADC_SMPR_SMPSEL10_Pos)        /*!< 0x00040000 */
+#define ADC_SMPR_SMPSEL10              ADC_SMPR_SMPSEL10_Msk                   /*!< ADC channel 10 sampling time selection */
+#define ADC_SMPR_SMPSEL11_Pos          (19U)
+#define ADC_SMPR_SMPSEL11_Msk          (0x1UL << ADC_SMPR_SMPSEL11_Pos)        /*!< 0x00080000 */
+#define ADC_SMPR_SMPSEL11              ADC_SMPR_SMPSEL11_Msk                   /*!< ADC channel 11 sampling time selection */
+#define ADC_SMPR_SMPSEL12_Pos          (20U)
+#define ADC_SMPR_SMPSEL12_Msk          (0x1UL << ADC_SMPR_SMPSEL12_Pos)        /*!< 0x00100000 */
+#define ADC_SMPR_SMPSEL12              ADC_SMPR_SMPSEL12_Msk                   /*!< ADC channel 12 sampling time selection */
+#define ADC_SMPR_SMPSEL13_Pos          (21U)
+#define ADC_SMPR_SMPSEL13_Msk          (0x1UL << ADC_SMPR_SMPSEL13_Pos)        /*!< 0x00200000 */
+#define ADC_SMPR_SMPSEL13              ADC_SMPR_SMPSEL13_Msk                   /*!< ADC channel 13 sampling time selection */
+#define ADC_SMPR_SMPSEL14_Pos          (22U)
+#define ADC_SMPR_SMPSEL14_Msk          (0x1UL << ADC_SMPR_SMPSEL14_Pos)        /*!< 0x00400000 */
+#define ADC_SMPR_SMPSEL14              ADC_SMPR_SMPSEL14_Msk                   /*!< ADC channel 14 sampling time selection */
+#define ADC_SMPR_SMPSEL15_Pos          (23U)
+#define ADC_SMPR_SMPSEL15_Msk          (0x1UL << ADC_SMPR_SMPSEL15_Pos)        /*!< 0x00800000 */
+#define ADC_SMPR_SMPSEL15              ADC_SMPR_SMPSEL15_Msk                   /*!< ADC channel 15 sampling time selection */
+#define ADC_SMPR_SMPSEL16_Pos          (24U)
+#define ADC_SMPR_SMPSEL16_Msk          (0x1UL << ADC_SMPR_SMPSEL16_Pos)        /*!< 0x01000000 */
+#define ADC_SMPR_SMPSEL16              ADC_SMPR_SMPSEL16_Msk                   /*!< ADC channel 16 sampling time selection */
+#define ADC_SMPR_SMPSEL17_Pos          (25U)
+#define ADC_SMPR_SMPSEL17_Msk          (0x1UL << ADC_SMPR_SMPSEL17_Pos)        /*!< 0x02000000 */
+#define ADC_SMPR_SMPSEL17              ADC_SMPR_SMPSEL17_Msk                   /*!< ADC channel 17 sampling time selection */
+#define ADC_SMPR_SMPSEL18_Pos          (26U)
+#define ADC_SMPR_SMPSEL18_Msk          (0x1UL << ADC_SMPR_SMPSEL18_Pos)        /*!< 0x04000000 */
+#define ADC_SMPR_SMPSEL18              ADC_SMPR_SMPSEL18_Msk                   /*!< ADC channel 18 sampling time selection */
+
+/********************  Bit definition for ADC_TR1 register  *******************/
+#define ADC_TR1_LT1_Pos                (0U)
+#define ADC_TR1_LT1_Msk                (0xFFFUL << ADC_TR1_LT1_Pos)            /*!< 0x00000FFF */
+#define ADC_TR1_LT1                    ADC_TR1_LT1_Msk                         /*!< ADC analog watchdog 1 threshold low */
+#define ADC_TR1_LT1_0                  (0x001UL << ADC_TR1_LT1_Pos)            /*!< 0x00000001 */
+#define ADC_TR1_LT1_1                  (0x002UL << ADC_TR1_LT1_Pos)            /*!< 0x00000002 */
+#define ADC_TR1_LT1_2                  (0x004UL << ADC_TR1_LT1_Pos)            /*!< 0x00000004 */
+#define ADC_TR1_LT1_3                  (0x008UL << ADC_TR1_LT1_Pos)            /*!< 0x00000008 */
+#define ADC_TR1_LT1_4                  (0x010UL << ADC_TR1_LT1_Pos)            /*!< 0x00000010 */
+#define ADC_TR1_LT1_5                  (0x020UL << ADC_TR1_LT1_Pos)            /*!< 0x00000020 */
+#define ADC_TR1_LT1_6                  (0x040UL << ADC_TR1_LT1_Pos)            /*!< 0x00000040 */
+#define ADC_TR1_LT1_7                  (0x080UL << ADC_TR1_LT1_Pos)            /*!< 0x00000080 */
+#define ADC_TR1_LT1_8                  (0x100UL << ADC_TR1_LT1_Pos)            /*!< 0x00000100 */
+#define ADC_TR1_LT1_9                  (0x200UL << ADC_TR1_LT1_Pos)            /*!< 0x00000200 */
+#define ADC_TR1_LT1_10                 (0x400UL << ADC_TR1_LT1_Pos)            /*!< 0x00000400 */
+#define ADC_TR1_LT1_11                 (0x800UL << ADC_TR1_LT1_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR1_HT1_Pos                (16U)
+#define ADC_TR1_HT1_Msk                (0xFFFUL << ADC_TR1_HT1_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR1_HT1                    ADC_TR1_HT1_Msk                         /*!< ADC Analog watchdog 1 threshold high */
+#define ADC_TR1_HT1_0                  (0x001UL << ADC_TR1_HT1_Pos)            /*!< 0x00010000 */
+#define ADC_TR1_HT1_1                  (0x002UL << ADC_TR1_HT1_Pos)            /*!< 0x00020000 */
+#define ADC_TR1_HT1_2                  (0x004UL << ADC_TR1_HT1_Pos)            /*!< 0x00040000 */
+#define ADC_TR1_HT1_3                  (0x008UL << ADC_TR1_HT1_Pos)            /*!< 0x00080000 */
+#define ADC_TR1_HT1_4                  (0x010UL << ADC_TR1_HT1_Pos)            /*!< 0x00100000 */
+#define ADC_TR1_HT1_5                  (0x020UL << ADC_TR1_HT1_Pos)            /*!< 0x00200000 */
+#define ADC_TR1_HT1_6                  (0x040UL << ADC_TR1_HT1_Pos)            /*!< 0x00400000 */
+#define ADC_TR1_HT1_7                  (0x080UL << ADC_TR1_HT1_Pos)            /*!< 0x00800000 */
+#define ADC_TR1_HT1_8                  (0x100UL << ADC_TR1_HT1_Pos)            /*!< 0x01000000 */
+#define ADC_TR1_HT1_9                  (0x200UL << ADC_TR1_HT1_Pos)            /*!< 0x02000000 */
+#define ADC_TR1_HT1_10                 (0x400UL << ADC_TR1_HT1_Pos)            /*!< 0x04000000 */
+#define ADC_TR1_HT1_11                 (0x800UL << ADC_TR1_HT1_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_TR2 register  *******************/
+#define ADC_TR2_LT2_Pos                (0U)
+#define ADC_TR2_LT2_Msk                (0xFFFUL << ADC_TR2_LT2_Pos)            /*!< 0x00000FFF */
+#define ADC_TR2_LT2                    ADC_TR2_LT2_Msk                         /*!< ADC analog watchdog 2 threshold low */
+#define ADC_TR2_LT2_0                  (0x001UL << ADC_TR2_LT2_Pos)            /*!< 0x00000001 */
+#define ADC_TR2_LT2_1                  (0x002UL << ADC_TR2_LT2_Pos)            /*!< 0x00000002 */
+#define ADC_TR2_LT2_2                  (0x004UL << ADC_TR2_LT2_Pos)            /*!< 0x00000004 */
+#define ADC_TR2_LT2_3                  (0x008UL << ADC_TR2_LT2_Pos)            /*!< 0x00000008 */
+#define ADC_TR2_LT2_4                  (0x010UL << ADC_TR2_LT2_Pos)            /*!< 0x00000010 */
+#define ADC_TR2_LT2_5                  (0x020UL << ADC_TR2_LT2_Pos)            /*!< 0x00000020 */
+#define ADC_TR2_LT2_6                  (0x040UL << ADC_TR2_LT2_Pos)            /*!< 0x00000040 */
+#define ADC_TR2_LT2_7                  (0x080UL << ADC_TR2_LT2_Pos)            /*!< 0x00000080 */
+#define ADC_TR2_LT2_8                  (0x100UL << ADC_TR2_LT2_Pos)            /*!< 0x00000100 */
+#define ADC_TR2_LT2_9                  (0x200UL << ADC_TR2_LT2_Pos)            /*!< 0x00000200 */
+#define ADC_TR2_LT2_10                 (0x400UL << ADC_TR2_LT2_Pos)            /*!< 0x00000400 */
+#define ADC_TR2_LT2_11                 (0x800UL << ADC_TR2_LT2_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR2_HT2_Pos                (16U)
+#define ADC_TR2_HT2_Msk                (0xFFFUL << ADC_TR2_HT2_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR2_HT2                    ADC_TR2_HT2_Msk                         /*!< ADC analog watchdog 2 threshold high */
+#define ADC_TR2_HT2_0                  (0x001UL << ADC_TR2_HT2_Pos)            /*!< 0x00010000 */
+#define ADC_TR2_HT2_1                  (0x002UL << ADC_TR2_HT2_Pos)            /*!< 0x00020000 */
+#define ADC_TR2_HT2_2                  (0x004UL << ADC_TR2_HT2_Pos)            /*!< 0x00040000 */
+#define ADC_TR2_HT2_3                  (0x008UL << ADC_TR2_HT2_Pos)            /*!< 0x00080000 */
+#define ADC_TR2_HT2_4                  (0x010UL << ADC_TR2_HT2_Pos)            /*!< 0x00100000 */
+#define ADC_TR2_HT2_5                  (0x020UL << ADC_TR2_HT2_Pos)            /*!< 0x00200000 */
+#define ADC_TR2_HT2_6                  (0x040UL << ADC_TR2_HT2_Pos)            /*!< 0x00400000 */
+#define ADC_TR2_HT2_7                  (0x080UL << ADC_TR2_HT2_Pos)            /*!< 0x00800000 */
+#define ADC_TR2_HT2_8                  (0x100UL << ADC_TR2_HT2_Pos)            /*!< 0x01000000 */
+#define ADC_TR2_HT2_9                  (0x200UL << ADC_TR2_HT2_Pos)            /*!< 0x02000000 */
+#define ADC_TR2_HT2_10                 (0x400UL << ADC_TR2_HT2_Pos)            /*!< 0x04000000 */
+#define ADC_TR2_HT2_11                 (0x800UL << ADC_TR2_HT2_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_CHSELR register  ****************/
+#define ADC_CHSELR_CHSEL_Pos           (0U)
+#define ADC_CHSELR_CHSEL_Msk           (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos)     /*!< 0x0007FFFF */
+#define ADC_CHSELR_CHSEL               ADC_CHSELR_CHSEL_Msk                    /*!< ADC group regular sequencer channels, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL18_Pos         (18U)
+#define ADC_CHSELR_CHSEL18_Msk         (0x1UL << ADC_CHSELR_CHSEL18_Pos)       /*!< 0x00040000 */
+#define ADC_CHSELR_CHSEL18             ADC_CHSELR_CHSEL18_Msk                  /*!< ADC group regular sequencer channel 18, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL17_Pos         (17U)
+#define ADC_CHSELR_CHSEL17_Msk         (0x1UL << ADC_CHSELR_CHSEL17_Pos)       /*!< 0x00020000 */
+#define ADC_CHSELR_CHSEL17             ADC_CHSELR_CHSEL17_Msk                  /*!< ADC group regular sequencer channel 17, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL16_Pos         (16U)
+#define ADC_CHSELR_CHSEL16_Msk         (0x1UL << ADC_CHSELR_CHSEL16_Pos)       /*!< 0x00010000 */
+#define ADC_CHSELR_CHSEL16             ADC_CHSELR_CHSEL16_Msk                  /*!< ADC group regular sequencer channel 16, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL15_Pos         (15U)
+#define ADC_CHSELR_CHSEL15_Msk         (0x1UL << ADC_CHSELR_CHSEL15_Pos)       /*!< 0x00008000 */
+#define ADC_CHSELR_CHSEL15             ADC_CHSELR_CHSEL15_Msk                  /*!< ADC group regular sequencer channel 15, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL14_Pos         (14U)
+#define ADC_CHSELR_CHSEL14_Msk         (0x1UL << ADC_CHSELR_CHSEL14_Pos)       /*!< 0x00004000 */
+#define ADC_CHSELR_CHSEL14             ADC_CHSELR_CHSEL14_Msk                  /*!< ADC group regular sequencer channel 14, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL13_Pos         (13U)
+#define ADC_CHSELR_CHSEL13_Msk         (0x1UL << ADC_CHSELR_CHSEL13_Pos)       /*!< 0x00002000 */
+#define ADC_CHSELR_CHSEL13             ADC_CHSELR_CHSEL13_Msk                  /*!< ADC group regular sequencer channel 13, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL12_Pos         (12U)
+#define ADC_CHSELR_CHSEL12_Msk         (0x1UL << ADC_CHSELR_CHSEL12_Pos)       /*!< 0x00001000 */
+#define ADC_CHSELR_CHSEL12             ADC_CHSELR_CHSEL12_Msk                  /*!< ADC group regular sequencer channel 12, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL11_Pos         (11U)
+#define ADC_CHSELR_CHSEL11_Msk         (0x1UL << ADC_CHSELR_CHSEL11_Pos)       /*!< 0x00000800 */
+#define ADC_CHSELR_CHSEL11             ADC_CHSELR_CHSEL11_Msk                  /*!< ADC group regular sequencer channel 11, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL10_Pos         (10U)
+#define ADC_CHSELR_CHSEL10_Msk         (0x1UL << ADC_CHSELR_CHSEL10_Pos)       /*!< 0x00000400 */
+#define ADC_CHSELR_CHSEL10             ADC_CHSELR_CHSEL10_Msk                  /*!< ADC group regular sequencer channel 10, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL9_Pos          (9U)
+#define ADC_CHSELR_CHSEL9_Msk          (0x1UL << ADC_CHSELR_CHSEL9_Pos)        /*!< 0x00000200 */
+#define ADC_CHSELR_CHSEL9              ADC_CHSELR_CHSEL9_Msk                   /*!< ADC group regular sequencer channel 9, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL8_Pos          (8U)
+#define ADC_CHSELR_CHSEL8_Msk          (0x1UL << ADC_CHSELR_CHSEL8_Pos)        /*!< 0x00000100 */
+#define ADC_CHSELR_CHSEL8              ADC_CHSELR_CHSEL8_Msk                   /*!< ADC group regular sequencer channel 8, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL7_Pos          (7U)
+#define ADC_CHSELR_CHSEL7_Msk          (0x1UL << ADC_CHSELR_CHSEL7_Pos)        /*!< 0x00000080 */
+#define ADC_CHSELR_CHSEL7              ADC_CHSELR_CHSEL7_Msk                   /*!< ADC group regular sequencer channel 7, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL6_Pos          (6U)
+#define ADC_CHSELR_CHSEL6_Msk          (0x1UL << ADC_CHSELR_CHSEL6_Pos)        /*!< 0x00000040 */
+#define ADC_CHSELR_CHSEL6              ADC_CHSELR_CHSEL6_Msk                   /*!< ADC group regular sequencer channel 6, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL5_Pos          (5U)
+#define ADC_CHSELR_CHSEL5_Msk          (0x1UL << ADC_CHSELR_CHSEL5_Pos)        /*!< 0x00000020 */
+#define ADC_CHSELR_CHSEL5              ADC_CHSELR_CHSEL5_Msk                   /*!< ADC group regular sequencer channel 5, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL4_Pos          (4U)
+#define ADC_CHSELR_CHSEL4_Msk          (0x1UL << ADC_CHSELR_CHSEL4_Pos)        /*!< 0x00000010 */
+#define ADC_CHSELR_CHSEL4              ADC_CHSELR_CHSEL4_Msk                   /*!< ADC group regular sequencer channel 4, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL3_Pos          (3U)
+#define ADC_CHSELR_CHSEL3_Msk          (0x1UL << ADC_CHSELR_CHSEL3_Pos)        /*!< 0x00000008 */
+#define ADC_CHSELR_CHSEL3              ADC_CHSELR_CHSEL3_Msk                   /*!< ADC group regular sequencer channel 3, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL2_Pos          (2U)
+#define ADC_CHSELR_CHSEL2_Msk          (0x1UL << ADC_CHSELR_CHSEL2_Pos)        /*!< 0x00000004 */
+#define ADC_CHSELR_CHSEL2              ADC_CHSELR_CHSEL2_Msk                   /*!< ADC group regular sequencer channel 2, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL1_Pos          (1U)
+#define ADC_CHSELR_CHSEL1_Msk          (0x1UL << ADC_CHSELR_CHSEL1_Pos)        /*!< 0x00000002 */
+#define ADC_CHSELR_CHSEL1              ADC_CHSELR_CHSEL1_Msk                   /*!< ADC group regular sequencer channel 1, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL0_Pos          (0U)
+#define ADC_CHSELR_CHSEL0_Msk          (0x1UL << ADC_CHSELR_CHSEL0_Pos)        /*!< 0x00000001 */
+#define ADC_CHSELR_CHSEL0              ADC_CHSELR_CHSEL0_Msk                   /*!< ADC group regular sequencer channel 0, available when ADC_CFGR1_CHSELRMOD is reset */
+
+#define ADC_CHSELR_SQ_ALL_Pos          (0U)
+#define ADC_CHSELR_SQ_ALL_Msk          (0xFFFFFFFFUL << ADC_CHSELR_SQ_ALL_Pos) /*!< 0xFFFFFFFF */
+#define ADC_CHSELR_SQ_ALL              ADC_CHSELR_SQ_ALL_Msk                   /*!< ADC group regular sequencer all ranks, available when ADC_CFGR1_CHSELRMOD is set */
+
+#define ADC_CHSELR_SQ8_Pos             (28U)
+#define ADC_CHSELR_SQ8_Msk             (0xFUL << ADC_CHSELR_SQ8_Pos)           /*!< 0xF0000000 */
+#define ADC_CHSELR_SQ8                 ADC_CHSELR_SQ8_Msk                      /*!< ADC group regular sequencer rank 8, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ8_0               (0x1UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x10000000 */
+#define ADC_CHSELR_SQ8_1               (0x2UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x20000000 */
+#define ADC_CHSELR_SQ8_2               (0x4UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x40000000 */
+#define ADC_CHSELR_SQ8_3               (0x8UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x80000000 */
+
+#define ADC_CHSELR_SQ7_Pos             (24U)
+#define ADC_CHSELR_SQ7_Msk             (0xFUL << ADC_CHSELR_SQ7_Pos)           /*!< 0x0F000000 */
+#define ADC_CHSELR_SQ7                 ADC_CHSELR_SQ7_Msk                      /*!< ADC group regular sequencer rank 7, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ7_0               (0x1UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x01000000 */
+#define ADC_CHSELR_SQ7_1               (0x2UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x02000000 */
+#define ADC_CHSELR_SQ7_2               (0x4UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x04000000 */
+#define ADC_CHSELR_SQ7_3               (0x8UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x08000000 */
+
+#define ADC_CHSELR_SQ6_Pos             (20U)
+#define ADC_CHSELR_SQ6_Msk             (0xFUL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00F00000 */
+#define ADC_CHSELR_SQ6                 ADC_CHSELR_SQ6_Msk                      /*!< ADC group regular sequencer rank 6, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ6_0               (0x1UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00100000 */
+#define ADC_CHSELR_SQ6_1               (0x2UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00200000 */
+#define ADC_CHSELR_SQ6_2               (0x4UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00400000 */
+#define ADC_CHSELR_SQ6_3               (0x8UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00800000 */
+
+#define ADC_CHSELR_SQ5_Pos             (16U)
+#define ADC_CHSELR_SQ5_Msk             (0xFUL << ADC_CHSELR_SQ5_Pos)           /*!< 0x000F0000 */
+#define ADC_CHSELR_SQ5                 ADC_CHSELR_SQ5_Msk                      /*!< ADC group regular sequencer rank 5, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ5_0               (0x1UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00010000 */
+#define ADC_CHSELR_SQ5_1               (0x2UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00020000 */
+#define ADC_CHSELR_SQ5_2               (0x4UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00040000 */
+#define ADC_CHSELR_SQ5_3               (0x8UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00080000 */
+
+#define ADC_CHSELR_SQ4_Pos             (12U)
+#define ADC_CHSELR_SQ4_Msk             (0xFUL << ADC_CHSELR_SQ4_Pos)           /*!< 0x0000F000 */
+#define ADC_CHSELR_SQ4                 ADC_CHSELR_SQ4_Msk                      /*!< ADC group regular sequencer rank 4, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ4_0               (0x1UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00001000 */
+#define ADC_CHSELR_SQ4_1               (0x2UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00002000 */
+#define ADC_CHSELR_SQ4_2               (0x4UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00004000 */
+#define ADC_CHSELR_SQ4_3               (0x8UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00008000 */
+
+#define ADC_CHSELR_SQ3_Pos             (8U)
+#define ADC_CHSELR_SQ3_Msk             (0xFUL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000F00 */
+#define ADC_CHSELR_SQ3                 ADC_CHSELR_SQ3_Msk                      /*!< ADC group regular sequencer rank 3, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ3_0               (0x1UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000100 */
+#define ADC_CHSELR_SQ3_1               (0x2UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000200 */
+#define ADC_CHSELR_SQ3_2               (0x4UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000400 */
+#define ADC_CHSELR_SQ3_3               (0x8UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000800 */
+
+#define ADC_CHSELR_SQ2_Pos             (4U)
+#define ADC_CHSELR_SQ2_Msk             (0xFUL << ADC_CHSELR_SQ2_Pos)           /*!< 0x000000F0 */
+#define ADC_CHSELR_SQ2                 ADC_CHSELR_SQ2_Msk                      /*!< ADC group regular sequencer rank 2, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ2_0               (0x1UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000010 */
+#define ADC_CHSELR_SQ2_1               (0x2UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000020 */
+#define ADC_CHSELR_SQ2_2               (0x4UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000040 */
+#define ADC_CHSELR_SQ2_3               (0x8UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000080 */
+
+#define ADC_CHSELR_SQ1_Pos             (0U)
+#define ADC_CHSELR_SQ1_Msk             (0xFUL << ADC_CHSELR_SQ1_Pos)           /*!< 0x0000000F */
+#define ADC_CHSELR_SQ1                 ADC_CHSELR_SQ1_Msk                      /*!< ADC group regular sequencer rank 1, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ1_0               (0x1UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000001 */
+#define ADC_CHSELR_SQ1_1               (0x2UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000002 */
+#define ADC_CHSELR_SQ1_2               (0x4UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000004 */
+#define ADC_CHSELR_SQ1_3               (0x8UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000008 */
+
+/********************  Bit definition for ADC_TR3 register  *******************/
+#define ADC_TR3_LT3_Pos                (0U)
+#define ADC_TR3_LT3_Msk                (0xFFFUL << ADC_TR3_LT3_Pos)            /*!< 0x00000FFF */
+#define ADC_TR3_LT3                    ADC_TR3_LT3_Msk                         /*!< ADC analog watchdog 3 threshold low */
+#define ADC_TR3_LT3_0                  (0x001UL << ADC_TR3_LT3_Pos)            /*!< 0x00000001 */
+#define ADC_TR3_LT3_1                  (0x002UL << ADC_TR3_LT3_Pos)            /*!< 0x00000002 */
+#define ADC_TR3_LT3_2                  (0x004UL << ADC_TR3_LT3_Pos)            /*!< 0x00000004 */
+#define ADC_TR3_LT3_3                  (0x008UL << ADC_TR3_LT3_Pos)            /*!< 0x00000008 */
+#define ADC_TR3_LT3_4                  (0x010UL << ADC_TR3_LT3_Pos)            /*!< 0x00000010 */
+#define ADC_TR3_LT3_5                  (0x020UL << ADC_TR3_LT3_Pos)            /*!< 0x00000020 */
+#define ADC_TR3_LT3_6                  (0x040UL << ADC_TR3_LT3_Pos)            /*!< 0x00000040 */
+#define ADC_TR3_LT3_7                  (0x080UL << ADC_TR3_LT3_Pos)            /*!< 0x00000080 */
+#define ADC_TR3_LT3_8                  (0x100UL << ADC_TR3_LT3_Pos)            /*!< 0x00000100 */
+#define ADC_TR3_LT3_9                  (0x200UL << ADC_TR3_LT3_Pos)            /*!< 0x00000200 */
+#define ADC_TR3_LT3_10                 (0x400UL << ADC_TR3_LT3_Pos)            /*!< 0x00000400 */
+#define ADC_TR3_LT3_11                 (0x800UL << ADC_TR3_LT3_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR3_HT3_Pos                (16U)
+#define ADC_TR3_HT3_Msk                (0xFFFUL << ADC_TR3_HT3_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR3_HT3                    ADC_TR3_HT3_Msk                         /*!< ADC analog watchdog 3 threshold high */
+#define ADC_TR3_HT3_0                  (0x001UL << ADC_TR3_HT3_Pos)            /*!< 0x00010000 */
+#define ADC_TR3_HT3_1                  (0x002UL << ADC_TR3_HT3_Pos)            /*!< 0x00020000 */
+#define ADC_TR3_HT3_2                  (0x004UL << ADC_TR3_HT3_Pos)            /*!< 0x00040000 */
+#define ADC_TR3_HT3_3                  (0x008UL << ADC_TR3_HT3_Pos)            /*!< 0x00080000 */
+#define ADC_TR3_HT3_4                  (0x010UL << ADC_TR3_HT3_Pos)            /*!< 0x00100000 */
+#define ADC_TR3_HT3_5                  (0x020UL << ADC_TR3_HT3_Pos)            /*!< 0x00200000 */
+#define ADC_TR3_HT3_6                  (0x040UL << ADC_TR3_HT3_Pos)            /*!< 0x00400000 */
+#define ADC_TR3_HT3_7                  (0x080UL << ADC_TR3_HT3_Pos)            /*!< 0x00800000 */
+#define ADC_TR3_HT3_8                  (0x100UL << ADC_TR3_HT3_Pos)            /*!< 0x01000000 */
+#define ADC_TR3_HT3_9                  (0x200UL << ADC_TR3_HT3_Pos)            /*!< 0x02000000 */
+#define ADC_TR3_HT3_10                 (0x400UL << ADC_TR3_HT3_Pos)            /*!< 0x04000000 */
+#define ADC_TR3_HT3_11                 (0x800UL << ADC_TR3_HT3_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_DR register  ********************/
+#define ADC_DR_DATA_Pos                (0U)
+#define ADC_DR_DATA_Msk                (0xFFFFUL << ADC_DR_DATA_Pos)           /*!< 0x0000FFFF */
+#define ADC_DR_DATA                    ADC_DR_DATA_Msk                         /*!< ADC group regular conversion data */
+#define ADC_DR_DATA_0                  (0x0001UL << ADC_DR_DATA_Pos)           /*!< 0x00000001 */
+#define ADC_DR_DATA_1                  (0x0002UL << ADC_DR_DATA_Pos)           /*!< 0x00000002 */
+#define ADC_DR_DATA_2                  (0x0004UL << ADC_DR_DATA_Pos)           /*!< 0x00000004 */
+#define ADC_DR_DATA_3                  (0x0008UL << ADC_DR_DATA_Pos)           /*!< 0x00000008 */
+#define ADC_DR_DATA_4                  (0x0010UL << ADC_DR_DATA_Pos)           /*!< 0x00000010 */
+#define ADC_DR_DATA_5                  (0x0020UL << ADC_DR_DATA_Pos)           /*!< 0x00000020 */
+#define ADC_DR_DATA_6                  (0x0040UL << ADC_DR_DATA_Pos)           /*!< 0x00000040 */
+#define ADC_DR_DATA_7                  (0x0080UL << ADC_DR_DATA_Pos)           /*!< 0x00000080 */
+#define ADC_DR_DATA_8                  (0x0100UL << ADC_DR_DATA_Pos)           /*!< 0x00000100 */
+#define ADC_DR_DATA_9                  (0x0200UL << ADC_DR_DATA_Pos)           /*!< 0x00000200 */
+#define ADC_DR_DATA_10                 (0x0400UL << ADC_DR_DATA_Pos)           /*!< 0x00000400 */
+#define ADC_DR_DATA_11                 (0x0800UL << ADC_DR_DATA_Pos)           /*!< 0x00000800 */
+#define ADC_DR_DATA_12                 (0x1000UL << ADC_DR_DATA_Pos)           /*!< 0x00001000 */
+#define ADC_DR_DATA_13                 (0x2000UL << ADC_DR_DATA_Pos)           /*!< 0x00002000 */
+#define ADC_DR_DATA_14                 (0x4000UL << ADC_DR_DATA_Pos)           /*!< 0x00004000 */
+#define ADC_DR_DATA_15                 (0x8000UL << ADC_DR_DATA_Pos)           /*!< 0x00008000 */
+
+/********************  Bit definition for ADC_AWD2CR register  ****************/
+#define ADC_AWD2CR_AWD2CH_Pos          (0U)
+#define ADC_AWD2CR_AWD2CH_Msk          (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD2CR_AWD2CH              ADC_AWD2CR_AWD2CH_Msk                   /*!< ADC analog watchdog 2 monitored channel selection */
+#define ADC_AWD2CR_AWD2CH_0            (0x00001UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD2CR_AWD2CH_1            (0x00002UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD2CR_AWD2CH_2            (0x00004UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD2CR_AWD2CH_3            (0x00008UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD2CR_AWD2CH_4            (0x00010UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD2CR_AWD2CH_5            (0x00020UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD2CR_AWD2CH_6            (0x00040UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD2CR_AWD2CH_7            (0x00080UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD2CR_AWD2CH_8            (0x00100UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD2CR_AWD2CH_9            (0x00200UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD2CR_AWD2CH_10           (0x00400UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD2CR_AWD2CH_11           (0x00800UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD2CR_AWD2CH_12           (0x01000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD2CR_AWD2CH_13           (0x02000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD2CR_AWD2CH_14           (0x04000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD2CR_AWD2CH_15           (0x08000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD2CR_AWD2CH_16           (0x10000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD2CR_AWD2CH_17           (0x20000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD2CR_AWD2CH_18           (0x40000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_AWD3CR register  ****************/
+#define ADC_AWD3CR_AWD3CH_Pos          (0U)
+#define ADC_AWD3CR_AWD3CH_Msk          (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD3CR_AWD3CH              ADC_AWD3CR_AWD3CH_Msk                   /*!< ADC analog watchdog 3 monitored channel selection */
+#define ADC_AWD3CR_AWD3CH_0            (0x00001UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD3CR_AWD3CH_1            (0x00002UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD3CR_AWD3CH_2            (0x00004UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD3CR_AWD3CH_3            (0x00008UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD3CR_AWD3CH_4            (0x00010UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD3CR_AWD3CH_5            (0x00020UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD3CR_AWD3CH_6            (0x00040UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD3CR_AWD3CH_7            (0x00080UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD3CR_AWD3CH_8            (0x00100UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD3CR_AWD3CH_9            (0x00200UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD3CR_AWD3CH_10           (0x00400UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD3CR_AWD3CH_11           (0x00800UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD3CR_AWD3CH_12           (0x01000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD3CR_AWD3CH_13           (0x02000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD3CR_AWD3CH_14           (0x04000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD3CR_AWD3CH_15           (0x08000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD3CR_AWD3CH_16           (0x10000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD3CR_AWD3CH_17           (0x20000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD3CR_AWD3CH_18           (0x40000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_CALFACT register  ***************/
+#define ADC_CALFACT_CALFACT_Pos        (0U)
+#define ADC_CALFACT_CALFACT_Msk        (0x7FUL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x0000007F */
+#define ADC_CALFACT_CALFACT            ADC_CALFACT_CALFACT_Msk                 /*!< ADC calibration factor in single-ended mode */
+#define ADC_CALFACT_CALFACT_0          (0x01UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000001 */
+#define ADC_CALFACT_CALFACT_1          (0x02UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000002 */
+#define ADC_CALFACT_CALFACT_2          (0x04UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000004 */
+#define ADC_CALFACT_CALFACT_3          (0x08UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000008 */
+#define ADC_CALFACT_CALFACT_4          (0x10UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000010 */
+#define ADC_CALFACT_CALFACT_5          (0x20UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000020 */
+#define ADC_CALFACT_CALFACT_6          (0x40UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000040 */
+
+/*************************  ADC Common registers  *****************************/
+/********************  Bit definition for ADC_CCR register  *******************/
+#define ADC_CCR_PRESC_Pos              (18U)
+#define ADC_CCR_PRESC_Msk              (0xFUL << ADC_CCR_PRESC_Pos)            /*!< 0x003C0000 */
+#define ADC_CCR_PRESC                  ADC_CCR_PRESC_Msk                       /*!< ADC common clock prescaler, only for clock source asynchronous */
+#define ADC_CCR_PRESC_0                (0x1UL << ADC_CCR_PRESC_Pos)            /*!< 0x00040000 */
+#define ADC_CCR_PRESC_1                (0x2UL << ADC_CCR_PRESC_Pos)            /*!< 0x00080000 */
+#define ADC_CCR_PRESC_2                (0x4UL << ADC_CCR_PRESC_Pos)            /*!< 0x00100000 */
+#define ADC_CCR_PRESC_3                (0x8UL << ADC_CCR_PRESC_Pos)            /*!< 0x00200000 */
+
+#define ADC_CCR_VREFEN_Pos             (22U)
+#define ADC_CCR_VREFEN_Msk             (0x1UL << ADC_CCR_VREFEN_Pos)           /*!< 0x00400000 */
+#define ADC_CCR_VREFEN                 ADC_CCR_VREFEN_Msk                      /*!< ADC internal path to VrefInt enable */
+#define ADC_CCR_TSEN_Pos               (23U)
+#define ADC_CCR_TSEN_Msk               (0x1UL << ADC_CCR_TSEN_Pos)             /*!< 0x00800000 */
+#define ADC_CCR_TSEN                   ADC_CCR_TSEN_Msk                        /*!< ADC internal path to temperature sensor enable */
+#define ADC_CCR_VBATEN_Pos             (24U)
+#define ADC_CCR_VBATEN_Msk             (0x1UL << ADC_CCR_VBATEN_Pos)           /*!< 0x01000000 */
+#define ADC_CCR_VBATEN                 ADC_CCR_VBATEN_Msk                      /*!< ADC internal path to battery voltage enable */
+
+/* Legacy */
+#define ADC_CCR_LFMEN_Pos              (25U)
+#define ADC_CCR_LFMEN_Msk              (0x1UL << ADC_CCR_LFMEN_Pos)            /*!< 0x02000000 */
+#define ADC_CCR_LFMEN                  ADC_CCR_LFMEN_Msk                       /*!< Legacy feature, useless on STM32G0 (ADC common clock low frequency mode is automatically managed by ADC peripheral on STM32G0) */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                          CRC calculation unit                              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for CRC_DR register  *********************/
+#define CRC_DR_DR_Pos            (0U)
+#define CRC_DR_DR_Msk            (0xFFFFFFFFUL << CRC_DR_DR_Pos)                /*!< 0xFFFFFFFF */
+#define CRC_DR_DR                CRC_DR_DR_Msk                                  /*!< Data register bits */
+
+/*******************  Bit definition for CRC_IDR register  ********************/
+#define CRC_IDR_IDR_Pos          (0U)
+#define CRC_IDR_IDR_Msk          (0xFFFFFFFFUL << CRC_IDR_IDR_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_IDR_IDR              CRC_IDR_IDR_Msk                                /*!< General-purpose 32-bits data register bits */
+
+/********************  Bit definition for CRC_CR register  ********************/
+#define CRC_CR_RESET_Pos         (0U)
+#define CRC_CR_RESET_Msk         (0x1UL << CRC_CR_RESET_Pos)                    /*!< 0x00000001 */
+#define CRC_CR_RESET             CRC_CR_RESET_Msk                               /*!< RESET the CRC computation unit bit */
+#define CRC_CR_POLYSIZE_Pos      (3U)
+#define CRC_CR_POLYSIZE_Msk      (0x3UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000018 */
+#define CRC_CR_POLYSIZE          CRC_CR_POLYSIZE_Msk                            /*!< Polynomial size bits */
+#define CRC_CR_POLYSIZE_0        (0x1UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000008 */
+#define CRC_CR_POLYSIZE_1        (0x2UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000010 */
+#define CRC_CR_REV_IN_Pos        (5U)
+#define CRC_CR_REV_IN_Msk        (0x3UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000060 */
+#define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                              /*!< REV_IN Reverse Input Data bits */
+#define CRC_CR_REV_IN_0          (0x1UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000020 */
+#define CRC_CR_REV_IN_1          (0x2UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000040 */
+#define CRC_CR_REV_OUT_Pos       (7U)
+#define CRC_CR_REV_OUT_Msk       (0x1UL << CRC_CR_REV_OUT_Pos)                  /*!< 0x00000080 */
+#define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                             /*!< REV_OUT Reverse Output Data bits */
+
+/*******************  Bit definition for CRC_INIT register  *******************/
+#define CRC_INIT_INIT_Pos        (0U)
+#define CRC_INIT_INIT_Msk        (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)            /*!< 0xFFFFFFFF */
+#define CRC_INIT_INIT            CRC_INIT_INIT_Msk                              /*!< Initial CRC value bits */
+
+/*******************  Bit definition for CRC_POL register  ********************/
+#define CRC_POL_POL_Pos          (0U)
+#define CRC_POL_POL_Msk          (0xFFFFFFFFUL << CRC_POL_POL_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_POL_POL              CRC_POL_POL_Msk                                /*!< Coefficients of the polynomial */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Digital to Analog Converter                           */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions
+*/
+#define DAC_ADDITIONAL_TRIGGERS_SUPPORT
+
+/********************  Bit definition for DAC_CR register  ********************/
+#define DAC_CR_EN1_Pos              (0U)
+#define DAC_CR_EN1_Msk              (0x1UL << DAC_CR_EN1_Pos)                  /*!< 0x00000001 */
+#define DAC_CR_EN1                  DAC_CR_EN1_Msk                             /*!<DAC channel1 enable */
+#define DAC_CR_TEN1_Pos             (1U)
+#define DAC_CR_TEN1_Msk             (0x1UL << DAC_CR_TEN1_Pos)                 /*!< 0x00000002 */
+#define DAC_CR_TEN1                 DAC_CR_TEN1_Msk                            /*!<DAC channel1 Trigger enable */
+
+#define DAC_CR_TSEL1_Pos            (2U)
+#define DAC_CR_TSEL1_Msk            (0xFUL << DAC_CR_TSEL1_Pos)                /*!< 0x0000003C */
+#define DAC_CR_TSEL1                DAC_CR_TSEL1_Msk                           /*!<TSEL1[3:0] (DAC channel1 Trigger selection) */
+#define DAC_CR_TSEL1_0              (0x1UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000004 */
+#define DAC_CR_TSEL1_1              (0x2UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000008 */
+#define DAC_CR_TSEL1_2              (0x4UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000010 */
+#define DAC_CR_TSEL1_3              (0x8UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000020 */
+
+#define DAC_CR_WAVE1_Pos            (6U)
+#define DAC_CR_WAVE1_Msk            (0x3UL << DAC_CR_WAVE1_Pos)                /*!< 0x000000C0 */
+#define DAC_CR_WAVE1                DAC_CR_WAVE1_Msk                           /*!<WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */
+#define DAC_CR_WAVE1_0              (0x1UL << DAC_CR_WAVE1_Pos)                /*!< 0x00000040 */
+#define DAC_CR_WAVE1_1              (0x2UL << DAC_CR_WAVE1_Pos)                /*!< 0x00000080 */
+
+#define DAC_CR_MAMP1_Pos            (8U)
+#define DAC_CR_MAMP1_Msk            (0xFUL << DAC_CR_MAMP1_Pos)                /*!< 0x00000F00 */
+#define DAC_CR_MAMP1                DAC_CR_MAMP1_Msk                           /*!<MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
+#define DAC_CR_MAMP1_0              (0x1UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000100 */
+#define DAC_CR_MAMP1_1              (0x2UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000200 */
+#define DAC_CR_MAMP1_2              (0x4UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000400 */
+#define DAC_CR_MAMP1_3              (0x8UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000800 */
+
+#define DAC_CR_DMAEN1_Pos           (12U)
+#define DAC_CR_DMAEN1_Msk           (0x1UL << DAC_CR_DMAEN1_Pos)               /*!< 0x00001000 */
+#define DAC_CR_DMAEN1               DAC_CR_DMAEN1_Msk                          /*!<DAC channel1 DMA enable */
+#define DAC_CR_DMAUDRIE1_Pos        (13U)
+#define DAC_CR_DMAUDRIE1_Msk        (0x1UL << DAC_CR_DMAUDRIE1_Pos)            /*!< 0x00002000 */
+#define DAC_CR_DMAUDRIE1            DAC_CR_DMAUDRIE1_Msk                       /*!<DAC channel 1 DMA underrun interrupt enable  >*/
+#define DAC_CR_CEN1_Pos             (14U)
+#define DAC_CR_CEN1_Msk             (0x1UL << DAC_CR_CEN1_Pos)                 /*!< 0x00004000 */
+#define DAC_CR_CEN1                 DAC_CR_CEN1_Msk                            /*!<DAC channel 1 calibration enable >*/
+
+#define DAC_CR_EN2_Pos              (16U)
+#define DAC_CR_EN2_Msk              (0x1UL << DAC_CR_EN2_Pos)                  /*!< 0x00010000 */
+#define DAC_CR_EN2                  DAC_CR_EN2_Msk                             /*!<DAC channel2 enable */
+#define DAC_CR_TEN2_Pos             (17U)
+#define DAC_CR_TEN2_Msk             (0x1UL << DAC_CR_TEN2_Pos)                 /*!< 0x00020000 */
+#define DAC_CR_TEN2                 DAC_CR_TEN2_Msk                            /*!<DAC channel2 Trigger enable */
+
+#define DAC_CR_TSEL2_Pos            (18U)
+#define DAC_CR_TSEL2_Msk            (0xFUL << DAC_CR_TSEL2_Pos)                /*!< 0x003C0000 */
+#define DAC_CR_TSEL2                DAC_CR_TSEL2_Msk                           /*!<TSEL2[2:0] (DAC channel2 Trigger selection) */
+#define DAC_CR_TSEL2_0              (0x1UL << DAC_CR_TSEL2_Pos)                /*!< 0x00040000 */
+#define DAC_CR_TSEL2_1              (0x2UL << DAC_CR_TSEL2_Pos)                /*!< 0x00080000 */
+#define DAC_CR_TSEL2_2              (0x4UL << DAC_CR_TSEL2_Pos)                /*!< 0x00100000 */
+#define DAC_CR_TSEL2_3              (0x8UL << DAC_CR_TSEL2_Pos)                /*!< 0x00200000 */
+
+#define DAC_CR_WAVE2_Pos            (22U)
+#define DAC_CR_WAVE2_Msk            (0x3UL << DAC_CR_WAVE2_Pos)                /*!< 0x00C00000 */
+#define DAC_CR_WAVE2                DAC_CR_WAVE2_Msk                           /*!<WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
+#define DAC_CR_WAVE2_0              (0x1UL << DAC_CR_WAVE2_Pos)                /*!< 0x00400000 */
+#define DAC_CR_WAVE2_1              (0x2UL << DAC_CR_WAVE2_Pos)                /*!< 0x00800000 */
+
+#define DAC_CR_MAMP2_Pos            (24U)
+#define DAC_CR_MAMP2_Msk            (0xFUL << DAC_CR_MAMP2_Pos)                /*!< 0x0F000000 */
+#define DAC_CR_MAMP2                DAC_CR_MAMP2_Msk                           /*!<MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
+#define DAC_CR_MAMP2_0              (0x1UL << DAC_CR_MAMP2_Pos)                /*!< 0x01000000 */
+#define DAC_CR_MAMP2_1              (0x2UL << DAC_CR_MAMP2_Pos)                /*!< 0x02000000 */
+#define DAC_CR_MAMP2_2              (0x4UL << DAC_CR_MAMP2_Pos)                /*!< 0x04000000 */
+#define DAC_CR_MAMP2_3              (0x8UL << DAC_CR_MAMP2_Pos)                /*!< 0x08000000 */
+
+#define DAC_CR_DMAEN2_Pos           (28U)
+#define DAC_CR_DMAEN2_Msk           (0x1UL << DAC_CR_DMAEN2_Pos)               /*!< 0x10000000 */
+#define DAC_CR_DMAEN2               DAC_CR_DMAEN2_Msk                          /*!<DAC channel2 DMA enabled */
+#define DAC_CR_DMAUDRIE2_Pos        (29U)
+#define DAC_CR_DMAUDRIE2_Msk        (0x1UL << DAC_CR_DMAUDRIE2_Pos)            /*!< 0x20000000 */
+#define DAC_CR_DMAUDRIE2            DAC_CR_DMAUDRIE2_Msk                       /*!<DAC channel2 DMA underrun interrupt enable  >*/
+#define DAC_CR_CEN2_Pos             (30U)
+#define DAC_CR_CEN2_Msk             (0x1UL << DAC_CR_CEN2_Pos)                 /*!< 0x40000000 */
+#define DAC_CR_CEN2                 DAC_CR_CEN2_Msk                            /*!<DAC channel2 calibration enable >*/
+
+/*****************  Bit definition for DAC_SWTRIGR register  ******************/
+#define DAC_SWTRIGR_SWTRIG1_Pos     (0U)
+#define DAC_SWTRIGR_SWTRIG1_Msk     (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)         /*!< 0x00000001 */
+#define DAC_SWTRIGR_SWTRIG1         DAC_SWTRIGR_SWTRIG1_Msk                    /*!<DAC channel1 software trigger */
+#define DAC_SWTRIGR_SWTRIG2_Pos     (1U)
+#define DAC_SWTRIGR_SWTRIG2_Msk     (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)         /*!< 0x00000002 */
+#define DAC_SWTRIGR_SWTRIG2         DAC_SWTRIGR_SWTRIG2_Msk                    /*!<DAC channel2 software trigger */
+
+/*****************  Bit definition for DAC_DHR12R1 register  ******************/
+#define DAC_DHR12R1_DACC1DHR_Pos    (0U)
+#define DAC_DHR12R1_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)      /*!< 0x00000FFF */
+#define DAC_DHR12R1_DACC1DHR        DAC_DHR12R1_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12L1 register  ******************/
+#define DAC_DHR12L1_DACC1DHR_Pos    (4U)
+#define DAC_DHR12L1_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)      /*!< 0x0000FFF0 */
+#define DAC_DHR12L1_DACC1DHR        DAC_DHR12L1_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Left aligned data */
+
+/******************  Bit definition for DAC_DHR8R1 register  ******************/
+#define DAC_DHR8R1_DACC1DHR_Pos     (0U)
+#define DAC_DHR8R1_DACC1DHR_Msk     (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)        /*!< 0x000000FF */
+#define DAC_DHR8R1_DACC1DHR         DAC_DHR8R1_DACC1DHR_Msk                    /*!<DAC channel1 8-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12R2 register  ******************/
+#define DAC_DHR12R2_DACC2DHR_Pos    (0U)
+#define DAC_DHR12R2_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)      /*!< 0x00000FFF */
+#define DAC_DHR12R2_DACC2DHR        DAC_DHR12R2_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12L2 register  ******************/
+#define DAC_DHR12L2_DACC2DHR_Pos    (4U)
+#define DAC_DHR12L2_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)      /*!< 0x0000FFF0 */
+#define DAC_DHR12L2_DACC2DHR        DAC_DHR12L2_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Left aligned data */
+
+/******************  Bit definition for DAC_DHR8R2 register  ******************/
+#define DAC_DHR8R2_DACC2DHR_Pos     (0U)
+#define DAC_DHR8R2_DACC2DHR_Msk     (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)        /*!< 0x000000FF */
+#define DAC_DHR8R2_DACC2DHR         DAC_DHR8R2_DACC2DHR_Msk                    /*!<DAC channel2 8-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12RD register  ******************/
+#define DAC_DHR12RD_DACC1DHR_Pos    (0U)
+#define DAC_DHR12RD_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)      /*!< 0x00000FFF */
+#define DAC_DHR12RD_DACC1DHR        DAC_DHR12RD_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Right aligned data */
+#define DAC_DHR12RD_DACC2DHR_Pos    (16U)
+#define DAC_DHR12RD_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)      /*!< 0x0FFF0000 */
+#define DAC_DHR12RD_DACC2DHR        DAC_DHR12RD_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12LD register  ******************/
+#define DAC_DHR12LD_DACC1DHR_Pos    (4U)
+#define DAC_DHR12LD_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)      /*!< 0x0000FFF0 */
+#define DAC_DHR12LD_DACC1DHR        DAC_DHR12LD_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Left aligned data */
+#define DAC_DHR12LD_DACC2DHR_Pos    (20U)
+#define DAC_DHR12LD_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)      /*!< 0xFFF00000 */
+#define DAC_DHR12LD_DACC2DHR        DAC_DHR12LD_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Left aligned data */
+
+/******************  Bit definition for DAC_DHR8RD register  ******************/
+#define DAC_DHR8RD_DACC1DHR_Pos     (0U)
+#define DAC_DHR8RD_DACC1DHR_Msk     (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)        /*!< 0x000000FF */
+#define DAC_DHR8RD_DACC1DHR         DAC_DHR8RD_DACC1DHR_Msk                    /*!<DAC channel1 8-bit Right aligned data */
+#define DAC_DHR8RD_DACC2DHR_Pos     (8U)
+#define DAC_DHR8RD_DACC2DHR_Msk     (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)        /*!< 0x0000FF00 */
+#define DAC_DHR8RD_DACC2DHR         DAC_DHR8RD_DACC2DHR_Msk                    /*!<DAC channel2 8-bit Right aligned data */
+
+/*******************  Bit definition for DAC_DOR1 register  *******************/
+#define DAC_DOR1_DACC1DOR_Pos       (0U)
+#define DAC_DOR1_DACC1DOR_Msk       (0xFFFUL << DAC_DOR1_DACC1DOR_Pos)         /*!< 0x00000FFF */
+#define DAC_DOR1_DACC1DOR           DAC_DOR1_DACC1DOR_Msk                      /*!<DAC channel1 data output */
+
+/*******************  Bit definition for DAC_DOR2 register  *******************/
+#define DAC_DOR2_DACC2DOR_Pos       (0U)
+#define DAC_DOR2_DACC2DOR_Msk       (0xFFFUL << DAC_DOR2_DACC2DOR_Pos)         /*!< 0x00000FFF */
+#define DAC_DOR2_DACC2DOR           DAC_DOR2_DACC2DOR_Msk                      /*!<DAC channel2 data output */
+
+/********************  Bit definition for DAC_SR register  ********************/
+#define DAC_SR_DMAUDR1_Pos          (13U)
+#define DAC_SR_DMAUDR1_Msk          (0x1UL << DAC_SR_DMAUDR1_Pos)              /*!< 0x00002000 */
+#define DAC_SR_DMAUDR1              DAC_SR_DMAUDR1_Msk                         /*!<DAC channel1 DMA underrun flag */
+#define DAC_SR_CAL_FLAG1_Pos        (14U)
+#define DAC_SR_CAL_FLAG1_Msk        (0x1UL << DAC_SR_CAL_FLAG1_Pos)            /*!< 0x00004000 */
+#define DAC_SR_CAL_FLAG1            DAC_SR_CAL_FLAG1_Msk                       /*!<DAC channel1 calibration offset status */
+#define DAC_SR_BWST1_Pos            (15U)
+#define DAC_SR_BWST1_Msk            (0x1UL << DAC_SR_BWST1_Pos)                /*!< 0x00008000 */
+#define DAC_SR_BWST1                DAC_SR_BWST1_Msk                           /*!<DAC channel1 busy writing sample time flag */
+
+#define DAC_SR_DMAUDR2_Pos          (29U)
+#define DAC_SR_DMAUDR2_Msk          (0x1UL << DAC_SR_DMAUDR2_Pos)              /*!< 0x20000000 */
+#define DAC_SR_DMAUDR2              DAC_SR_DMAUDR2_Msk                         /*!<DAC channel2 DMA underrun flag */
+#define DAC_SR_CAL_FLAG2_Pos        (30U)
+#define DAC_SR_CAL_FLAG2_Msk        (0x1UL << DAC_SR_CAL_FLAG2_Pos)            /*!< 0x40000000 */
+#define DAC_SR_CAL_FLAG2            DAC_SR_CAL_FLAG2_Msk                       /*!<DAC channel2 calibration offset status */
+#define DAC_SR_BWST2_Pos            (31U)
+#define DAC_SR_BWST2_Msk            (0x1UL << DAC_SR_BWST2_Pos)                /*!< 0x80000000 */
+#define DAC_SR_BWST2                DAC_SR_BWST2_Msk                           /*!<DAC channel2 busy writing sample time flag */
+
+/*******************  Bit definition for DAC_CCR register  ********************/
+#define DAC_CCR_OTRIM1_Pos          (0U)
+#define DAC_CCR_OTRIM1_Msk          (0x1FUL << DAC_CCR_OTRIM1_Pos)             /*!< 0x0000001F */
+#define DAC_CCR_OTRIM1              DAC_CCR_OTRIM1_Msk                         /*!<DAC channel1 offset trimming value */
+#define DAC_CCR_OTRIM2_Pos          (16U)
+#define DAC_CCR_OTRIM2_Msk          (0x1FUL << DAC_CCR_OTRIM2_Pos)             /*!< 0x001F0000 */
+#define DAC_CCR_OTRIM2              DAC_CCR_OTRIM2_Msk                         /*!<DAC channel2 offset trimming value */
+
+/*******************  Bit definition for DAC_MCR register  *******************/
+#define DAC_MCR_MODE1_Pos           (0U)
+#define DAC_MCR_MODE1_Msk           (0x7UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000007 */
+#define DAC_MCR_MODE1               DAC_MCR_MODE1_Msk                          /*!<MODE1[2:0] (DAC channel1 mode) */
+#define DAC_MCR_MODE1_0             (0x1UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000001 */
+#define DAC_MCR_MODE1_1             (0x2UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000002 */
+#define DAC_MCR_MODE1_2             (0x4UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000004 */
+
+#define DAC_MCR_MODE2_Pos           (16U)
+#define DAC_MCR_MODE2_Msk           (0x7UL << DAC_MCR_MODE2_Pos)               /*!< 0x00070000 */
+#define DAC_MCR_MODE2               DAC_MCR_MODE2_Msk                          /*!<MODE2[2:0] (DAC channel2 mode) */
+#define DAC_MCR_MODE2_0             (0x1UL << DAC_MCR_MODE2_Pos)               /*!< 0x00010000 */
+#define DAC_MCR_MODE2_1             (0x2UL << DAC_MCR_MODE2_Pos)               /*!< 0x00020000 */
+#define DAC_MCR_MODE2_2             (0x4UL << DAC_MCR_MODE2_Pos)               /*!< 0x00040000 */
+
+/******************  Bit definition for DAC_SHSR1 register  ******************/
+#define DAC_SHSR1_TSAMPLE1_Pos      (0U)
+#define DAC_SHSR1_TSAMPLE1_Msk      (0x3FFUL << DAC_SHSR1_TSAMPLE1_Pos)        /*!< 0x000003FF */
+#define DAC_SHSR1_TSAMPLE1          DAC_SHSR1_TSAMPLE1_Msk                     /*!<DAC channel1 sample time */
+
+/******************  Bit definition for DAC_SHSR2 register  ******************/
+#define DAC_SHSR2_TSAMPLE2_Pos      (0U)
+#define DAC_SHSR2_TSAMPLE2_Msk      (0x3FFUL << DAC_SHSR2_TSAMPLE2_Pos)        /*!< 0x000003FF */
+#define DAC_SHSR2_TSAMPLE2          DAC_SHSR2_TSAMPLE2_Msk                     /*!<DAC channel2 sample time */
+
+/******************  Bit definition for DAC_SHHR register  ******************/
+#define DAC_SHHR_THOLD1_Pos         (0U)
+#define DAC_SHHR_THOLD1_Msk         (0x3FFUL << DAC_SHHR_THOLD1_Pos)           /*!< 0x000003FF */
+#define DAC_SHHR_THOLD1             DAC_SHHR_THOLD1_Msk                        /*!<DAC channel1 hold time */
+#define DAC_SHHR_THOLD2_Pos         (16U)
+#define DAC_SHHR_THOLD2_Msk         (0x3FFUL << DAC_SHHR_THOLD2_Pos)           /*!< 0x03FF0000 */
+#define DAC_SHHR_THOLD2             DAC_SHHR_THOLD2_Msk                        /*!<DAC channel2 hold time */
+
+/******************  Bit definition for DAC_SHRR register  ******************/
+#define DAC_SHRR_TREFRESH1_Pos      (0U)
+#define DAC_SHRR_TREFRESH1_Msk      (0xFFUL << DAC_SHRR_TREFRESH1_Pos)         /*!< 0x000000FF */
+#define DAC_SHRR_TREFRESH1          DAC_SHRR_TREFRESH1_Msk                     /*!<DAC channel1 refresh time */
+#define DAC_SHRR_TREFRESH2_Pos      (16U)
+#define DAC_SHRR_TREFRESH2_Msk      (0xFFUL << DAC_SHRR_TREFRESH2_Pos)         /*!< 0x00FF0000 */
+#define DAC_SHRR_TREFRESH2          DAC_SHRR_TREFRESH2_Msk                     /*!<DAC channel2 refresh time */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 Debug MCU                                  */
+/*                                                                            */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                           DMA Controller (DMA)                             */
+/*                                                                            */
+/******************************************************************************/
+
+/*******************  Bit definition for DMA_ISR register  ********************/
+#define DMA_ISR_GIF1_Pos       (0U)
+#define DMA_ISR_GIF1_Msk       (0x1UL << DMA_ISR_GIF1_Pos)                     /*!< 0x00000001 */
+#define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                /*!< Channel 1 Global interrupt flag */
+#define DMA_ISR_TCIF1_Pos      (1U)
+#define DMA_ISR_TCIF1_Msk      (0x1UL << DMA_ISR_TCIF1_Pos)                    /*!< 0x00000002 */
+#define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               /*!< Channel 1 Transfer Complete flag */
+#define DMA_ISR_HTIF1_Pos      (2U)
+#define DMA_ISR_HTIF1_Msk      (0x1UL << DMA_ISR_HTIF1_Pos)                    /*!< 0x00000004 */
+#define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               /*!< Channel 1 Half Transfer flag */
+#define DMA_ISR_TEIF1_Pos      (3U)
+#define DMA_ISR_TEIF1_Msk      (0x1UL << DMA_ISR_TEIF1_Pos)                    /*!< 0x00000008 */
+#define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               /*!< Channel 1 Transfer Error flag */
+#define DMA_ISR_GIF2_Pos       (4U)
+#define DMA_ISR_GIF2_Msk       (0x1UL << DMA_ISR_GIF2_Pos)                     /*!< 0x00000010 */
+#define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                /*!< Channel 2 Global interrupt flag */
+#define DMA_ISR_TCIF2_Pos      (5U)
+#define DMA_ISR_TCIF2_Msk      (0x1UL << DMA_ISR_TCIF2_Pos)                    /*!< 0x00000020 */
+#define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               /*!< Channel 2 Transfer Complete flag */
+#define DMA_ISR_HTIF2_Pos      (6U)
+#define DMA_ISR_HTIF2_Msk      (0x1UL << DMA_ISR_HTIF2_Pos)                    /*!< 0x00000040 */
+#define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               /*!< Channel 2 Half Transfer flag */
+#define DMA_ISR_TEIF2_Pos      (7U)
+#define DMA_ISR_TEIF2_Msk      (0x1UL << DMA_ISR_TEIF2_Pos)                    /*!< 0x00000080 */
+#define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               /*!< Channel 2 Transfer Error flag */
+#define DMA_ISR_GIF3_Pos       (8U)
+#define DMA_ISR_GIF3_Msk       (0x1UL << DMA_ISR_GIF3_Pos)                     /*!< 0x00000100 */
+#define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                /*!< Channel 3 Global interrupt flag */
+#define DMA_ISR_TCIF3_Pos      (9U)
+#define DMA_ISR_TCIF3_Msk      (0x1UL << DMA_ISR_TCIF3_Pos)                    /*!< 0x00000200 */
+#define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               /*!< Channel 3 Transfer Complete flag */
+#define DMA_ISR_HTIF3_Pos      (10U)
+#define DMA_ISR_HTIF3_Msk      (0x1UL << DMA_ISR_HTIF3_Pos)                    /*!< 0x00000400 */
+#define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               /*!< Channel 3 Half Transfer flag */
+#define DMA_ISR_TEIF3_Pos      (11U)
+#define DMA_ISR_TEIF3_Msk      (0x1UL << DMA_ISR_TEIF3_Pos)                    /*!< 0x00000800 */
+#define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               /*!< Channel 3 Transfer Error flag */
+#define DMA_ISR_GIF4_Pos       (12U)
+#define DMA_ISR_GIF4_Msk       (0x1UL << DMA_ISR_GIF4_Pos)                     /*!< 0x00001000 */
+#define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                /*!< Channel 4 Global interrupt flag */
+#define DMA_ISR_TCIF4_Pos      (13U)
+#define DMA_ISR_TCIF4_Msk      (0x1UL << DMA_ISR_TCIF4_Pos)                    /*!< 0x00002000 */
+#define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               /*!< Channel 4 Transfer Complete flag */
+#define DMA_ISR_HTIF4_Pos      (14U)
+#define DMA_ISR_HTIF4_Msk      (0x1UL << DMA_ISR_HTIF4_Pos)                    /*!< 0x00004000 */
+#define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               /*!< Channel 4 Half Transfer flag */
+#define DMA_ISR_TEIF4_Pos      (15U)
+#define DMA_ISR_TEIF4_Msk      (0x1UL << DMA_ISR_TEIF4_Pos)                    /*!< 0x00008000 */
+#define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               /*!< Channel 4 Transfer Error flag */
+#define DMA_ISR_GIF5_Pos       (16U)
+#define DMA_ISR_GIF5_Msk       (0x1UL << DMA_ISR_GIF5_Pos)                     /*!< 0x00010000 */
+#define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                /*!< Channel 5 Global interrupt flag */
+#define DMA_ISR_TCIF5_Pos      (17U)
+#define DMA_ISR_TCIF5_Msk      (0x1UL << DMA_ISR_TCIF5_Pos)                    /*!< 0x00020000 */
+#define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               /*!< Channel 5 Transfer Complete flag */
+#define DMA_ISR_HTIF5_Pos      (18U)
+#define DMA_ISR_HTIF5_Msk      (0x1UL << DMA_ISR_HTIF5_Pos)                    /*!< 0x00040000 */
+#define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               /*!< Channel 5 Half Transfer flag */
+#define DMA_ISR_TEIF5_Pos      (19U)
+#define DMA_ISR_TEIF5_Msk      (0x1UL << DMA_ISR_TEIF5_Pos)                    /*!< 0x00080000 */
+#define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               /*!< Channel 5 Transfer Error flag */
+#define DMA_ISR_GIF6_Pos       (20U)
+#define DMA_ISR_GIF6_Msk       (0x1UL << DMA_ISR_GIF6_Pos)                     /*!< 0x00100000 */
+#define DMA_ISR_GIF6           DMA_ISR_GIF6_Msk                                /*!< Channel 6 Global interrupt flag */
+#define DMA_ISR_TCIF6_Pos      (21U)
+#define DMA_ISR_TCIF6_Msk      (0x1UL << DMA_ISR_TCIF6_Pos)                    /*!< 0x00200000 */
+#define DMA_ISR_TCIF6          DMA_ISR_TCIF6_Msk                               /*!< Channel 6 Transfer Complete flag */
+#define DMA_ISR_HTIF6_Pos      (22U)
+#define DMA_ISR_HTIF6_Msk      (0x1UL << DMA_ISR_HTIF6_Pos)                    /*!< 0x00400000 */
+#define DMA_ISR_HTIF6          DMA_ISR_HTIF6_Msk                               /*!< Channel 6 Half Transfer flag */
+#define DMA_ISR_TEIF6_Pos      (23U)
+#define DMA_ISR_TEIF6_Msk      (0x1UL << DMA_ISR_TEIF6_Pos)                    /*!< 0x00800000 */
+#define DMA_ISR_TEIF6          DMA_ISR_TEIF6_Msk                               /*!< Channel 6 Transfer Error flag */
+#define DMA_ISR_GIF7_Pos       (24U)
+#define DMA_ISR_GIF7_Msk       (0x1UL << DMA_ISR_GIF7_Pos)                     /*!< 0x01000000 */
+#define DMA_ISR_GIF7           DMA_ISR_GIF7_Msk                                /*!< Channel 7 Global interrupt flag */
+#define DMA_ISR_TCIF7_Pos      (25U)
+#define DMA_ISR_TCIF7_Msk      (0x1UL << DMA_ISR_TCIF7_Pos)                    /*!< 0x02000000 */
+#define DMA_ISR_TCIF7          DMA_ISR_TCIF7_Msk                               /*!< Channel 7 Transfer Complete flag */
+#define DMA_ISR_HTIF7_Pos      (26U)
+#define DMA_ISR_HTIF7_Msk      (0x1UL << DMA_ISR_HTIF7_Pos)                    /*!< 0x04000000 */
+#define DMA_ISR_HTIF7          DMA_ISR_HTIF7_Msk                               /*!< Channel 7 Half Transfer flag */
+#define DMA_ISR_TEIF7_Pos      (27U)
+#define DMA_ISR_TEIF7_Msk      (0x1UL << DMA_ISR_TEIF7_Pos)                    /*!< 0x08000000 */
+#define DMA_ISR_TEIF7          DMA_ISR_TEIF7_Msk                               /*!< Channel 7 Transfer Error flag */
+
+/*******************  Bit definition for DMA_IFCR register  *******************/
+#define DMA_IFCR_CGIF1_Pos     (0U)
+#define DMA_IFCR_CGIF1_Msk     (0x1UL << DMA_IFCR_CGIF1_Pos)                   /*!< 0x00000001 */
+#define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              /*!< Channel 1 Global interrupt clearr */
+#define DMA_IFCR_CTCIF1_Pos    (1U)
+#define DMA_IFCR_CTCIF1_Msk    (0x1UL << DMA_IFCR_CTCIF1_Pos)                  /*!< 0x00000002 */
+#define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             /*!< Channel 1 Transfer Complete clear */
+#define DMA_IFCR_CHTIF1_Pos    (2U)
+#define DMA_IFCR_CHTIF1_Msk    (0x1UL << DMA_IFCR_CHTIF1_Pos)                  /*!< 0x00000004 */
+#define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             /*!< Channel 1 Half Transfer clear */
+#define DMA_IFCR_CTEIF1_Pos    (3U)
+#define DMA_IFCR_CTEIF1_Msk    (0x1UL << DMA_IFCR_CTEIF1_Pos)                  /*!< 0x00000008 */
+#define DMA_IFCR_CTEIF1        DMA_IFCR_CTEIF1_Msk                             /*!< Channel 1 Transfer Error clear */
+#define DMA_IFCR_CGIF2_Pos     (4U)
+#define DMA_IFCR_CGIF2_Msk     (0x1UL << DMA_IFCR_CGIF2_Pos)                   /*!< 0x00000010 */
+#define DMA_IFCR_CGIF2         DMA_IFCR_CGIF2_Msk                              /*!< Channel 2 Global interrupt clear */
+#define DMA_IFCR_CTCIF2_Pos    (5U)
+#define DMA_IFCR_CTCIF2_Msk    (0x1UL << DMA_IFCR_CTCIF2_Pos)                  /*!< 0x00000020 */
+#define DMA_IFCR_CTCIF2        DMA_IFCR_CTCIF2_Msk                             /*!< Channel 2 Transfer Complete clear */
+#define DMA_IFCR_CHTIF2_Pos    (6U)
+#define DMA_IFCR_CHTIF2_Msk    (0x1UL << DMA_IFCR_CHTIF2_Pos)                  /*!< 0x00000040 */
+#define DMA_IFCR_CHTIF2        DMA_IFCR_CHTIF2_Msk                             /*!< Channel 2 Half Transfer clear */
+#define DMA_IFCR_CTEIF2_Pos    (7U)
+#define DMA_IFCR_CTEIF2_Msk    (0x1UL << DMA_IFCR_CTEIF2_Pos)                  /*!< 0x00000080 */
+#define DMA_IFCR_CTEIF2        DMA_IFCR_CTEIF2_Msk                             /*!< Channel 2 Transfer Error clear */
+#define DMA_IFCR_CGIF3_Pos     (8U)
+#define DMA_IFCR_CGIF3_Msk     (0x1UL << DMA_IFCR_CGIF3_Pos)                   /*!< 0x00000100 */
+#define DMA_IFCR_CGIF3         DMA_IFCR_CGIF3_Msk                              /*!< Channel 3 Global interrupt clear */
+#define DMA_IFCR_CTCIF3_Pos    (9U)
+#define DMA_IFCR_CTCIF3_Msk    (0x1UL << DMA_IFCR_CTCIF3_Pos)                  /*!< 0x00000200 */
+#define DMA_IFCR_CTCIF3        DMA_IFCR_CTCIF3_Msk                             /*!< Channel 3 Transfer Complete clear */
+#define DMA_IFCR_CHTIF3_Pos    (10U)
+#define DMA_IFCR_CHTIF3_Msk    (0x1UL << DMA_IFCR_CHTIF3_Pos)                  /*!< 0x00000400 */
+#define DMA_IFCR_CHTIF3        DMA_IFCR_CHTIF3_Msk                             /*!< Channel 3 Half Transfer clear */
+#define DMA_IFCR_CTEIF3_Pos    (11U)
+#define DMA_IFCR_CTEIF3_Msk    (0x1UL << DMA_IFCR_CTEIF3_Pos)                  /*!< 0x00000800 */
+#define DMA_IFCR_CTEIF3        DMA_IFCR_CTEIF3_Msk                             /*!< Channel 3 Transfer Error clear */
+#define DMA_IFCR_CGIF4_Pos     (12U)
+#define DMA_IFCR_CGIF4_Msk     (0x1UL << DMA_IFCR_CGIF4_Pos)                   /*!< 0x00001000 */
+#define DMA_IFCR_CGIF4         DMA_IFCR_CGIF4_Msk                              /*!< Channel 4 Global interrupt clear */
+#define DMA_IFCR_CTCIF4_Pos    (13U)
+#define DMA_IFCR_CTCIF4_Msk    (0x1UL << DMA_IFCR_CTCIF4_Pos)                  /*!< 0x00002000 */
+#define DMA_IFCR_CTCIF4        DMA_IFCR_CTCIF4_Msk                             /*!< Channel 4 Transfer Complete clear */
+#define DMA_IFCR_CHTIF4_Pos    (14U)
+#define DMA_IFCR_CHTIF4_Msk    (0x1UL << DMA_IFCR_CHTIF4_Pos)                  /*!< 0x00004000 */
+#define DMA_IFCR_CHTIF4        DMA_IFCR_CHTIF4_Msk                             /*!< Channel 4 Half Transfer clear */
+#define DMA_IFCR_CTEIF4_Pos    (15U)
+#define DMA_IFCR_CTEIF4_Msk    (0x1UL << DMA_IFCR_CTEIF4_Pos)                  /*!< 0x00008000 */
+#define DMA_IFCR_CTEIF4        DMA_IFCR_CTEIF4_Msk                             /*!< Channel 4 Transfer Error clear */
+#define DMA_IFCR_CGIF5_Pos     (16U)
+#define DMA_IFCR_CGIF5_Msk     (0x1UL << DMA_IFCR_CGIF5_Pos)                   /*!< 0x00010000 */
+#define DMA_IFCR_CGIF5         DMA_IFCR_CGIF5_Msk                              /*!< Channel 5 Global interrupt clear */
+#define DMA_IFCR_CTCIF5_Pos    (17U)
+#define DMA_IFCR_CTCIF5_Msk    (0x1UL << DMA_IFCR_CTCIF5_Pos)                  /*!< 0x00020000 */
+#define DMA_IFCR_CTCIF5        DMA_IFCR_CTCIF5_Msk                             /*!< Channel 5 Transfer Complete clear */
+#define DMA_IFCR_CHTIF5_Pos    (18U)
+#define DMA_IFCR_CHTIF5_Msk    (0x1UL << DMA_IFCR_CHTIF5_Pos)                  /*!< 0x00040000 */
+#define DMA_IFCR_CHTIF5        DMA_IFCR_CHTIF5_Msk                             /*!< Channel 5 Half Transfer clear */
+#define DMA_IFCR_CTEIF5_Pos    (19U)
+#define DMA_IFCR_CTEIF5_Msk    (0x1UL << DMA_IFCR_CTEIF5_Pos)                  /*!< 0x00080000 */
+#define DMA_IFCR_CTEIF5        DMA_IFCR_CTEIF5_Msk                             /*!< Channel 5 Transfer Error clear */
+#define DMA_IFCR_CGIF6_Pos     (20U)
+#define DMA_IFCR_CGIF6_Msk     (0x1UL << DMA_IFCR_CGIF6_Pos)                   /*!< 0x00100000 */
+#define DMA_IFCR_CGIF6         DMA_IFCR_CGIF6_Msk                              /*!< Channel 6 Global interrupt clear */
+#define DMA_IFCR_CTCIF6_Pos    (21U)
+#define DMA_IFCR_CTCIF6_Msk    (0x1UL << DMA_IFCR_CTCIF6_Pos)                  /*!< 0x00200000 */
+#define DMA_IFCR_CTCIF6        DMA_IFCR_CTCIF6_Msk                             /*!< Channel 6 Transfer Complete clear */
+#define DMA_IFCR_CHTIF6_Pos    (22U)
+#define DMA_IFCR_CHTIF6_Msk    (0x1UL << DMA_IFCR_CHTIF6_Pos)                  /*!< 0x00400000 */
+#define DMA_IFCR_CHTIF6        DMA_IFCR_CHTIF6_Msk                             /*!< Channel 6 Half Transfer clear */
+#define DMA_IFCR_CTEIF6_Pos    (23U)
+#define DMA_IFCR_CTEIF6_Msk    (0x1UL << DMA_IFCR_CTEIF6_Pos)                  /*!< 0x00800000 */
+#define DMA_IFCR_CTEIF6        DMA_IFCR_CTEIF6_Msk                             /*!< Channel 6 Transfer Error clear */
+#define DMA_IFCR_CGIF7_Pos     (24U)
+#define DMA_IFCR_CGIF7_Msk     (0x1UL << DMA_IFCR_CGIF7_Pos)                   /*!< 0x01000000 */
+#define DMA_IFCR_CGIF7         DMA_IFCR_CGIF7_Msk                              /*!< Channel 7 Global interrupt clear */
+#define DMA_IFCR_CTCIF7_Pos    (25U)
+#define DMA_IFCR_CTCIF7_Msk    (0x1UL << DMA_IFCR_CTCIF7_Pos)                  /*!< 0x02000000 */
+#define DMA_IFCR_CTCIF7        DMA_IFCR_CTCIF7_Msk                             /*!< Channel 7 Transfer Complete clear */
+#define DMA_IFCR_CHTIF7_Pos    (26U)
+#define DMA_IFCR_CHTIF7_Msk    (0x1UL << DMA_IFCR_CHTIF7_Pos)                  /*!< 0x04000000 */
+#define DMA_IFCR_CHTIF7        DMA_IFCR_CHTIF7_Msk                             /*!< Channel 7 Half Transfer clear */
+#define DMA_IFCR_CTEIF7_Pos    (27U)
+#define DMA_IFCR_CTEIF7_Msk    (0x1UL << DMA_IFCR_CTEIF7_Pos)                  /*!< 0x08000000 */
+#define DMA_IFCR_CTEIF7        DMA_IFCR_CTEIF7_Msk                             /*!< Channel 7 Transfer Error clear */
+
+/*******************  Bit definition for DMA_CCR register  ********************/
+#define DMA_CCR_EN_Pos         (0U)
+#define DMA_CCR_EN_Msk         (0x1UL << DMA_CCR_EN_Pos)                       /*!< 0x00000001 */
+#define DMA_CCR_EN             DMA_CCR_EN_Msk                                  /*!< Channel enable                      */
+#define DMA_CCR_TCIE_Pos       (1U)
+#define DMA_CCR_TCIE_Msk       (0x1UL << DMA_CCR_TCIE_Pos)                     /*!< 0x00000002 */
+#define DMA_CCR_TCIE           DMA_CCR_TCIE_Msk                                /*!< Transfer complete interrupt enable  */
+#define DMA_CCR_HTIE_Pos       (2U)
+#define DMA_CCR_HTIE_Msk       (0x1UL << DMA_CCR_HTIE_Pos)                     /*!< 0x00000004 */
+#define DMA_CCR_HTIE           DMA_CCR_HTIE_Msk                                /*!< Half Transfer interrupt enable      */
+#define DMA_CCR_TEIE_Pos       (3U)
+#define DMA_CCR_TEIE_Msk       (0x1UL << DMA_CCR_TEIE_Pos)                     /*!< 0x00000008 */
+#define DMA_CCR_TEIE           DMA_CCR_TEIE_Msk                                /*!< Transfer error interrupt enable     */
+#define DMA_CCR_DIR_Pos        (4U)
+#define DMA_CCR_DIR_Msk        (0x1UL << DMA_CCR_DIR_Pos)                      /*!< 0x00000010 */
+#define DMA_CCR_DIR            DMA_CCR_DIR_Msk                                 /*!< Data transfer direction             */
+#define DMA_CCR_CIRC_Pos       (5U)
+#define DMA_CCR_CIRC_Msk       (0x1UL << DMA_CCR_CIRC_Pos)                     /*!< 0x00000020 */
+#define DMA_CCR_CIRC           DMA_CCR_CIRC_Msk                                /*!< Circular mode                       */
+#define DMA_CCR_PINC_Pos       (6U)
+#define DMA_CCR_PINC_Msk       (0x1UL << DMA_CCR_PINC_Pos)                     /*!< 0x00000040 */
+#define DMA_CCR_PINC           DMA_CCR_PINC_Msk                                /*!< Peripheral increment mode           */
+#define DMA_CCR_MINC_Pos       (7U)
+#define DMA_CCR_MINC_Msk       (0x1UL << DMA_CCR_MINC_Pos)                     /*!< 0x00000080 */
+#define DMA_CCR_MINC           DMA_CCR_MINC_Msk                                /*!< Memory increment mode               */
+
+#define DMA_CCR_PSIZE_Pos      (8U)
+#define DMA_CCR_PSIZE_Msk      (0x3UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000300 */
+#define DMA_CCR_PSIZE          DMA_CCR_PSIZE_Msk                               /*!< PSIZE[1:0] bits (Peripheral size)   */
+#define DMA_CCR_PSIZE_0        (0x1UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000100 */
+#define DMA_CCR_PSIZE_1        (0x2UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000200 */
+
+#define DMA_CCR_MSIZE_Pos      (10U)
+#define DMA_CCR_MSIZE_Msk      (0x3UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000C00 */
+#define DMA_CCR_MSIZE          DMA_CCR_MSIZE_Msk                               /*!< MSIZE[1:0] bits (Memory size)       */
+#define DMA_CCR_MSIZE_0        (0x1UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000400 */
+#define DMA_CCR_MSIZE_1        (0x2UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000800 */
+
+#define DMA_CCR_PL_Pos         (12U)
+#define DMA_CCR_PL_Msk         (0x3UL << DMA_CCR_PL_Pos)                       /*!< 0x00003000 */
+#define DMA_CCR_PL             DMA_CCR_PL_Msk                                  /*!< PL[1:0] bits(Channel Priority level)*/
+#define DMA_CCR_PL_0           (0x1UL << DMA_CCR_PL_Pos)                       /*!< 0x00001000 */
+#define DMA_CCR_PL_1           (0x2UL << DMA_CCR_PL_Pos)                        /*!< 0x00002000 */
+
+#define DMA_CCR_MEM2MEM_Pos    (14U)
+#define DMA_CCR_MEM2MEM_Msk    (0x1UL << DMA_CCR_MEM2MEM_Pos)                  /*!< 0x00004000 */
+#define DMA_CCR_MEM2MEM        DMA_CCR_MEM2MEM_Msk                             /*!< Memory to memory mode               */
+
+/******************  Bit definition for DMA_CNDTR register  *******************/
+#define DMA_CNDTR_NDT_Pos      (0U)
+#define DMA_CNDTR_NDT_Msk      (0xFFFFUL << DMA_CNDTR_NDT_Pos)                 /*!< 0x0000FFFF */
+#define DMA_CNDTR_NDT          DMA_CNDTR_NDT_Msk                               /*!< Number of data to Transfer          */
+
+/******************  Bit definition for DMA_CPAR register  ********************/
+#define DMA_CPAR_PA_Pos        (0U)
+#define DMA_CPAR_PA_Msk        (0xFFFFFFFFUL << DMA_CPAR_PA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CPAR_PA            DMA_CPAR_PA_Msk                                 /*!< Peripheral Address                  */
+
+/******************  Bit definition for DMA_CMAR register  ********************/
+#define DMA_CMAR_MA_Pos        (0U)
+#define DMA_CMAR_MA_Msk        (0xFFFFFFFFUL << DMA_CMAR_MA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CMAR_MA            DMA_CMAR_MA_Msk                                 /*!< Memory Address                      */
+
+/******************************************************************************/
+/*                                                                            */
+/*                             DMAMUX Controller                              */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for DMAMUX_CxCR register  **************/
+#define DMAMUX_CxCR_DMAREQ_ID_Pos              (0U)
+#define DMAMUX_CxCR_DMAREQ_ID_Msk              (0x3FUL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x0000003F */
+#define DMAMUX_CxCR_DMAREQ_ID                  DMAMUX_CxCR_DMAREQ_ID_Msk             /*!< DMA Request ID   */
+#define DMAMUX_CxCR_DMAREQ_ID_0                (0x01UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_CxCR_DMAREQ_ID_1                (0x02UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_CxCR_DMAREQ_ID_2                (0x04UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_CxCR_DMAREQ_ID_3                (0x08UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_CxCR_DMAREQ_ID_4                (0x10UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_CxCR_DMAREQ_ID_5                (0x20UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000020 */
+#define DMAMUX_CxCR_DMAREQ_ID_6                (0x40UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000040 */
+#define DMAMUX_CxCR_SOIE_Pos                   (8U)
+#define DMAMUX_CxCR_SOIE_Msk                   (0x1UL << DMAMUX_CxCR_SOIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_CxCR_SOIE                       DMAMUX_CxCR_SOIE_Msk             /*!< Synchro overrun interrupt enable     */
+#define DMAMUX_CxCR_EGE_Pos                    (9U)
+#define DMAMUX_CxCR_EGE_Msk                    (0x1UL << DMAMUX_CxCR_EGE_Pos)   /*!< 0x00000200 */
+#define DMAMUX_CxCR_EGE                        DMAMUX_CxCR_EGE_Msk              /*!< Event generation interrupt enable    */
+#define DMAMUX_CxCR_SE_Pos                     (16U)
+#define DMAMUX_CxCR_SE_Msk                     (0x1UL << DMAMUX_CxCR_SE_Pos)    /*!< 0x00010000 */
+#define DMAMUX_CxCR_SE                         DMAMUX_CxCR_SE_Msk               /*!< Synchronization enable               */
+#define DMAMUX_CxCR_SPOL_Pos                   (17U)
+#define DMAMUX_CxCR_SPOL_Msk                   (0x3UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00060000 */
+#define DMAMUX_CxCR_SPOL                       DMAMUX_CxCR_SPOL_Msk             /*!< Synchronization polarity             */
+#define DMAMUX_CxCR_SPOL_0                     (0x1UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00020000 */
+#define DMAMUX_CxCR_SPOL_1                     (0x2UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00040000 */
+#define DMAMUX_CxCR_NBREQ_Pos                  (19U)
+#define DMAMUX_CxCR_NBREQ_Msk                  (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_CxCR_NBREQ                      DMAMUX_CxCR_NBREQ_Msk             /*!< Number of request                    */
+#define DMAMUX_CxCR_NBREQ_0                    (0x01UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_CxCR_NBREQ_1                    (0x02UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_CxCR_NBREQ_2                    (0x04UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_CxCR_NBREQ_3                    (0x08UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_CxCR_NBREQ_4                    (0x10UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00800000 */
+#define DMAMUX_CxCR_SYNC_ID_Pos                (24U)
+#define DMAMUX_CxCR_SYNC_ID_Msk                (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x1F000000 */
+#define DMAMUX_CxCR_SYNC_ID                    DMAMUX_CxCR_SYNC_ID_Msk             /*!< Synchronization ID                   */
+#define DMAMUX_CxCR_SYNC_ID_0                  (0x01UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x01000000 */
+#define DMAMUX_CxCR_SYNC_ID_1                  (0x02UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x02000000 */
+#define DMAMUX_CxCR_SYNC_ID_2                  (0x04UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x04000000 */
+#define DMAMUX_CxCR_SYNC_ID_3                  (0x08UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x08000000 */
+#define DMAMUX_CxCR_SYNC_ID_4                  (0x10UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x10000000 */
+
+/*******************  Bits definition for DMAMUX_CSR register  **************/
+#define DMAMUX_CSR_SOF0_Pos                    (0U)
+#define DMAMUX_CSR_SOF0_Msk                    (0x1UL << DMAMUX_CSR_SOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CSR_SOF0                        DMAMUX_CSR_SOF0_Msk             /*!< Synchronization Overrun Flag 0       */
+#define DMAMUX_CSR_SOF1_Pos                    (1U)
+#define DMAMUX_CSR_SOF1_Msk                    (0x1UL << DMAMUX_CSR_SOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CSR_SOF1                        DMAMUX_CSR_SOF1_Msk             /*!< Synchronization Overrun Flag 1       */
+#define DMAMUX_CSR_SOF2_Pos                    (2U)
+#define DMAMUX_CSR_SOF2_Msk                    (0x1UL << DMAMUX_CSR_SOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CSR_SOF2                        DMAMUX_CSR_SOF2_Msk             /*!< Synchronization Overrun Flag 2       */
+#define DMAMUX_CSR_SOF3_Pos                    (3U)
+#define DMAMUX_CSR_SOF3_Msk                    (0x1UL << DMAMUX_CSR_SOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CSR_SOF3                        DMAMUX_CSR_SOF3_Msk             /*!< Synchronization Overrun Flag 3       */
+#define DMAMUX_CSR_SOF4_Pos                    (4U)
+#define DMAMUX_CSR_SOF4_Msk                    (0x1UL << DMAMUX_CSR_SOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CSR_SOF4                        DMAMUX_CSR_SOF4_Msk             /*!< Synchronization Overrun Flag 4       */
+#define DMAMUX_CSR_SOF5_Pos                    (5U)
+#define DMAMUX_CSR_SOF5_Msk                    (0x1UL << DMAMUX_CSR_SOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CSR_SOF5                        DMAMUX_CSR_SOF5_Msk             /*!< Synchronization Overrun Flag 5       */
+#define DMAMUX_CSR_SOF6_Pos                    (6U)
+#define DMAMUX_CSR_SOF6_Msk                    (0x1UL << DMAMUX_CSR_SOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CSR_SOF6                        DMAMUX_CSR_SOF6_Msk             /*!< Synchronization Overrun Flag 6       */
+
+/********************  Bits definition for DMAMUX_CFR register  **************/
+#define DMAMUX_CFR_CSOF0_Pos                   (0U)
+#define DMAMUX_CFR_CSOF0_Msk                   (0x1UL << DMAMUX_CFR_CSOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CFR_CSOF0                       DMAMUX_CFR_CSOF0_Msk             /*!< Clear Overrun Flag 0                 */
+#define DMAMUX_CFR_CSOF1_Pos                   (1U)
+#define DMAMUX_CFR_CSOF1_Msk                   (0x1UL << DMAMUX_CFR_CSOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CFR_CSOF1                       DMAMUX_CFR_CSOF1_Msk             /*!< Clear Overrun Flag 1                 */
+#define DMAMUX_CFR_CSOF2_Pos                   (2U)
+#define DMAMUX_CFR_CSOF2_Msk                   (0x1UL << DMAMUX_CFR_CSOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CFR_CSOF2                       DMAMUX_CFR_CSOF2_Msk             /*!< Clear Overrun Flag 2                 */
+#define DMAMUX_CFR_CSOF3_Pos                   (3U)
+#define DMAMUX_CFR_CSOF3_Msk                   (0x1UL << DMAMUX_CFR_CSOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CFR_CSOF3                       DMAMUX_CFR_CSOF3_Msk             /*!< Clear Overrun Flag 3                 */
+#define DMAMUX_CFR_CSOF4_Pos                   (4U)
+#define DMAMUX_CFR_CSOF4_Msk                   (0x1UL << DMAMUX_CFR_CSOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CFR_CSOF4                       DMAMUX_CFR_CSOF4_Msk             /*!< Clear Overrun Flag 4                 */
+#define DMAMUX_CFR_CSOF5_Pos                   (5U)
+#define DMAMUX_CFR_CSOF5_Msk                   (0x1UL << DMAMUX_CFR_CSOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CFR_CSOF5                       DMAMUX_CFR_CSOF5_Msk             /*!< Clear Overrun Flag 5                 */
+#define DMAMUX_CFR_CSOF6_Pos                   (6U)
+#define DMAMUX_CFR_CSOF6_Msk                   (0x1UL << DMAMUX_CFR_CSOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CFR_CSOF6                       DMAMUX_CFR_CSOF6_Msk             /*!< Clear Overrun Flag 6                 */
+
+/********************  Bits definition for DMAMUX_RGxCR register  ************/
+#define DMAMUX_RGxCR_SIG_ID_Pos                (0U)
+#define DMAMUX_RGxCR_SIG_ID_Msk                (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x0000001F */
+#define DMAMUX_RGxCR_SIG_ID                    DMAMUX_RGxCR_SIG_ID_Msk             /*!< Signal ID                         */
+#define DMAMUX_RGxCR_SIG_ID_0                  (0x01UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGxCR_SIG_ID_1                  (0x02UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGxCR_SIG_ID_2                  (0x04UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGxCR_SIG_ID_3                  (0x08UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGxCR_SIG_ID_4                  (0x10UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_RGxCR_OIE_Pos                   (8U)
+#define DMAMUX_RGxCR_OIE_Msk                   (0x1UL << DMAMUX_RGxCR_OIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_RGxCR_OIE                       DMAMUX_RGxCR_OIE_Msk             /*!< Overrun interrupt enable             */
+#define DMAMUX_RGxCR_GE_Pos                    (16U)
+#define DMAMUX_RGxCR_GE_Msk                    (0x1UL << DMAMUX_RGxCR_GE_Pos)   /*!< 0x00010000 */
+#define DMAMUX_RGxCR_GE                        DMAMUX_RGxCR_GE_Msk              /*!< Generation enable                    */
+#define DMAMUX_RGxCR_GPOL_Pos                  (17U)
+#define DMAMUX_RGxCR_GPOL_Msk                  (0x3UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00060000 */
+#define DMAMUX_RGxCR_GPOL                      DMAMUX_RGxCR_GPOL_Msk            /*!< Generation polarity                  */
+#define DMAMUX_RGxCR_GPOL_0                    (0x1UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00020000 */
+#define DMAMUX_RGxCR_GPOL_1                    (0x2UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00040000 */
+#define DMAMUX_RGxCR_GNBREQ_Pos                (19U)
+#define DMAMUX_RGxCR_GNBREQ_Msk                (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_RGxCR_GNBREQ                    DMAMUX_RGxCR_GNBREQ_Msk             /*!< Number of request                 */
+#define DMAMUX_RGxCR_GNBREQ_0                  (0x01UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_RGxCR_GNBREQ_1                  (0x02UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_RGxCR_GNBREQ_2                  (0x04UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_RGxCR_GNBREQ_3                  (0x08UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_RGxCR_GNBREQ_4                  (0x10UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00800000 */
+
+/********************  Bits definition for DMAMUX_RGSR register  **************/
+#define DMAMUX_RGSR_OF0_Pos                    (0U)
+#define DMAMUX_RGSR_OF0_Msk                    (0x1UL << DMAMUX_RGSR_OF0_Pos)   /*!< 0x00000001 */
+#define DMAMUX_RGSR_OF0                        DMAMUX_RGSR_OF0_Msk              /*!< Overrun flag 0                       */
+#define DMAMUX_RGSR_OF1_Pos                    (1U)
+#define DMAMUX_RGSR_OF1_Msk                    (0x1UL << DMAMUX_RGSR_OF1_Pos)   /*!< 0x00000002 */
+#define DMAMUX_RGSR_OF1                        DMAMUX_RGSR_OF1_Msk              /*!< Overrun flag 1                       */
+#define DMAMUX_RGSR_OF2_Pos                    (2U)
+#define DMAMUX_RGSR_OF2_Msk                    (0x1UL << DMAMUX_RGSR_OF2_Pos)   /*!< 0x00000004 */
+#define DMAMUX_RGSR_OF2                        DMAMUX_RGSR_OF2_Msk              /*!< Overrun flag 2                       */
+#define DMAMUX_RGSR_OF3_Pos                    (3U)
+#define DMAMUX_RGSR_OF3_Msk                    (0x1UL << DMAMUX_RGSR_OF3_Pos)   /*!< 0x00000008 */
+#define DMAMUX_RGSR_OF3                        DMAMUX_RGSR_OF3_Msk              /*!< Overrun flag 3                       */
+
+/********************  Bits definition for DMAMUX_RGCFR register  **************/
+#define DMAMUX_RGCFR_COF0_Pos                  (0U)
+#define DMAMUX_RGCFR_COF0_Msk                  (0x1UL << DMAMUX_RGCFR_COF0_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGCFR_COF0                      DMAMUX_RGCFR_COF0_Msk            /*!< Clear Overrun flag 0                 */
+#define DMAMUX_RGCFR_COF1_Pos                  (1U)
+#define DMAMUX_RGCFR_COF1_Msk                  (0x1UL << DMAMUX_RGCFR_COF1_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGCFR_COF1                      DMAMUX_RGCFR_COF1_Msk            /*!< Clear Overrun flag 1                 */
+#define DMAMUX_RGCFR_COF2_Pos                  (2U)
+#define DMAMUX_RGCFR_COF2_Msk                  (0x1UL << DMAMUX_RGCFR_COF2_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGCFR_COF2                      DMAMUX_RGCFR_COF2_Msk            /*!< Clear Overrun flag 2                 */
+#define DMAMUX_RGCFR_COF3_Pos                  (3U)
+#define DMAMUX_RGCFR_COF3_Msk                  (0x1UL << DMAMUX_RGCFR_COF3_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGCFR_COF3                      DMAMUX_RGCFR_COF3_Msk            /*!< Clear Overrun flag 3                 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                    External Interrupt/Event Controller                     */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for EXTI_RTSR1 register  ******************/
+#define EXTI_RTSR1_RT0_Pos           (0U)
+#define EXTI_RTSR1_RT0_Msk           (0x1UL << EXTI_RTSR1_RT0_Pos)             /*!< 0x00000001 */
+#define EXTI_RTSR1_RT0               EXTI_RTSR1_RT0_Msk                        /*!< Rising trigger configuration for input line 0 */
+#define EXTI_RTSR1_RT1_Pos           (1U)
+#define EXTI_RTSR1_RT1_Msk           (0x1UL << EXTI_RTSR1_RT1_Pos)             /*!< 0x00000002 */
+#define EXTI_RTSR1_RT1               EXTI_RTSR1_RT1_Msk                        /*!< Rising trigger configuration for input line 1 */
+#define EXTI_RTSR1_RT2_Pos           (2U)
+#define EXTI_RTSR1_RT2_Msk           (0x1UL << EXTI_RTSR1_RT2_Pos)             /*!< 0x00000004 */
+#define EXTI_RTSR1_RT2               EXTI_RTSR1_RT2_Msk                        /*!< Rising trigger configuration for input line 2 */
+#define EXTI_RTSR1_RT3_Pos           (3U)
+#define EXTI_RTSR1_RT3_Msk           (0x1UL << EXTI_RTSR1_RT3_Pos)             /*!< 0x00000008 */
+#define EXTI_RTSR1_RT3               EXTI_RTSR1_RT3_Msk                        /*!< Rising trigger configuration for input line 3 */
+#define EXTI_RTSR1_RT4_Pos           (4U)
+#define EXTI_RTSR1_RT4_Msk           (0x1UL << EXTI_RTSR1_RT4_Pos)             /*!< 0x00000010 */
+#define EXTI_RTSR1_RT4               EXTI_RTSR1_RT4_Msk                        /*!< Rising trigger configuration for input line 4 */
+#define EXTI_RTSR1_RT5_Pos           (5U)
+#define EXTI_RTSR1_RT5_Msk           (0x1UL << EXTI_RTSR1_RT5_Pos)             /*!< 0x00000020 */
+#define EXTI_RTSR1_RT5               EXTI_RTSR1_RT5_Msk                        /*!< Rising trigger configuration for input line 5 */
+#define EXTI_RTSR1_RT6_Pos           (6U)
+#define EXTI_RTSR1_RT6_Msk           (0x1UL << EXTI_RTSR1_RT6_Pos)             /*!< 0x00000040 */
+#define EXTI_RTSR1_RT6               EXTI_RTSR1_RT6_Msk                        /*!< Rising trigger configuration for input line 6 */
+#define EXTI_RTSR1_RT7_Pos           (7U)
+#define EXTI_RTSR1_RT7_Msk           (0x1UL << EXTI_RTSR1_RT7_Pos)             /*!< 0x00000080 */
+#define EXTI_RTSR1_RT7               EXTI_RTSR1_RT7_Msk                        /*!< Rising trigger configuration for input line 7 */
+#define EXTI_RTSR1_RT8_Pos           (8U)
+#define EXTI_RTSR1_RT8_Msk           (0x1UL << EXTI_RTSR1_RT8_Pos)             /*!< 0x00000100 */
+#define EXTI_RTSR1_RT8               EXTI_RTSR1_RT8_Msk                        /*!< Rising trigger configuration for input line 8 */
+#define EXTI_RTSR1_RT9_Pos           (9U)
+#define EXTI_RTSR1_RT9_Msk           (0x1UL << EXTI_RTSR1_RT9_Pos)             /*!< 0x00000200 */
+#define EXTI_RTSR1_RT9               EXTI_RTSR1_RT9_Msk                        /*!< Rising trigger configuration for input line 9 */
+#define EXTI_RTSR1_RT10_Pos          (10U)
+#define EXTI_RTSR1_RT10_Msk          (0x1UL << EXTI_RTSR1_RT10_Pos)            /*!< 0x00000400 */
+#define EXTI_RTSR1_RT10              EXTI_RTSR1_RT10_Msk                       /*!< Rising trigger configuration for input line 10 */
+#define EXTI_RTSR1_RT11_Pos          (11U)
+#define EXTI_RTSR1_RT11_Msk          (0x1UL << EXTI_RTSR1_RT11_Pos)            /*!< 0x00000800 */
+#define EXTI_RTSR1_RT11              EXTI_RTSR1_RT11_Msk                       /*!< Rising trigger configuration for input line 11 */
+#define EXTI_RTSR1_RT12_Pos          (12U)
+#define EXTI_RTSR1_RT12_Msk          (0x1UL << EXTI_RTSR1_RT12_Pos)            /*!< 0x00001000 */
+#define EXTI_RTSR1_RT12              EXTI_RTSR1_RT12_Msk                       /*!< Rising trigger configuration for input line 12 */
+#define EXTI_RTSR1_RT13_Pos          (13U)
+#define EXTI_RTSR1_RT13_Msk          (0x1UL << EXTI_RTSR1_RT13_Pos)            /*!< 0x00002000 */
+#define EXTI_RTSR1_RT13              EXTI_RTSR1_RT13_Msk                       /*!< Rising trigger configuration for input line 13 */
+#define EXTI_RTSR1_RT14_Pos          (14U)
+#define EXTI_RTSR1_RT14_Msk          (0x1UL << EXTI_RTSR1_RT14_Pos)            /*!< 0x00004000 */
+#define EXTI_RTSR1_RT14              EXTI_RTSR1_RT14_Msk                       /*!< Rising trigger configuration for input line 14 */
+#define EXTI_RTSR1_RT15_Pos          (15U)
+#define EXTI_RTSR1_RT15_Msk          (0x1UL << EXTI_RTSR1_RT15_Pos)            /*!< 0x00008000 */
+#define EXTI_RTSR1_RT15              EXTI_RTSR1_RT15_Msk                       /*!< Rising trigger configuration for input line 15 */
+#define EXTI_RTSR1_RT16_Pos          (16U)
+#define EXTI_RTSR1_RT16_Msk          (0x1UL << EXTI_RTSR1_RT16_Pos)            /*!< 0x00010000 */
+#define EXTI_RTSR1_RT16              EXTI_RTSR1_RT16_Msk                       /*!< Rising trigger configuration for input line 16 */
+#define EXTI_RTSR1_RT17_Pos          (17U)
+#define EXTI_RTSR1_RT17_Msk          (0x1UL << EXTI_RTSR1_RT17_Pos)            /*!< 0x00020000 */
+#define EXTI_RTSR1_RT17              EXTI_RTSR1_RT17_Msk                       /*!< Rising trigger configuration for input line 17 */
+#define EXTI_RTSR1_RT18_Pos          (18U)
+#define EXTI_RTSR1_RT18_Msk          (0x1UL << EXTI_RTSR1_RT18_Pos)            /*!< 0x00040000 */
+#define EXTI_RTSR1_RT18              EXTI_RTSR1_RT18_Msk                       /*!< Rising trigger configuration for input line 18 */
+
+/******************  Bit definition for EXTI_FTSR1 register  ******************/
+#define EXTI_FTSR1_FT0_Pos           (0U)
+#define EXTI_FTSR1_FT0_Msk           (0x1UL << EXTI_FTSR1_FT0_Pos)             /*!< 0x00000001 */
+#define EXTI_FTSR1_FT0               EXTI_FTSR1_FT0_Msk                        /*!< Falling trigger configuration for input line 0 */
+#define EXTI_FTSR1_FT1_Pos           (1U)
+#define EXTI_FTSR1_FT1_Msk           (0x1UL << EXTI_FTSR1_FT1_Pos)             /*!< 0x00000002 */
+#define EXTI_FTSR1_FT1               EXTI_FTSR1_FT1_Msk                        /*!< Falling trigger configuration for input line 1 */
+#define EXTI_FTSR1_FT2_Pos           (2U)
+#define EXTI_FTSR1_FT2_Msk           (0x1UL << EXTI_FTSR1_FT2_Pos)             /*!< 0x00000004 */
+#define EXTI_FTSR1_FT2               EXTI_FTSR1_FT2_Msk                        /*!< Falling trigger configuration for input line 2 */
+#define EXTI_FTSR1_FT3_Pos           (3U)
+#define EXTI_FTSR1_FT3_Msk           (0x1UL << EXTI_FTSR1_FT3_Pos)             /*!< 0x00000008 */
+#define EXTI_FTSR1_FT3               EXTI_FTSR1_FT3_Msk                        /*!< Falling trigger configuration for input line 3 */
+#define EXTI_FTSR1_FT4_Pos           (4U)
+#define EXTI_FTSR1_FT4_Msk           (0x1UL << EXTI_FTSR1_FT4_Pos)             /*!< 0x00000010 */
+#define EXTI_FTSR1_FT4               EXTI_FTSR1_FT4_Msk                        /*!< Falling trigger configuration for input line 4 */
+#define EXTI_FTSR1_FT5_Pos           (5U)
+#define EXTI_FTSR1_FT5_Msk           (0x1UL << EXTI_FTSR1_FT5_Pos)             /*!< 0x00000020 */
+#define EXTI_FTSR1_FT5               EXTI_FTSR1_FT5_Msk                        /*!< Falling trigger configuration for input line 5 */
+#define EXTI_FTSR1_FT6_Pos           (6U)
+#define EXTI_FTSR1_FT6_Msk           (0x1UL << EXTI_FTSR1_FT6_Pos)             /*!< 0x00000040 */
+#define EXTI_FTSR1_FT6               EXTI_FTSR1_FT6_Msk                        /*!< Falling trigger configuration for input line 6 */
+#define EXTI_FTSR1_FT7_Pos           (7U)
+#define EXTI_FTSR1_FT7_Msk           (0x1UL << EXTI_FTSR1_FT7_Pos)             /*!< 0x00000080 */
+#define EXTI_FTSR1_FT7               EXTI_FTSR1_FT7_Msk                        /*!< Falling trigger configuration for input line 7 */
+#define EXTI_FTSR1_FT8_Pos           (8U)
+#define EXTI_FTSR1_FT8_Msk           (0x1UL << EXTI_FTSR1_FT8_Pos)             /*!< 0x00000100 */
+#define EXTI_FTSR1_FT8               EXTI_FTSR1_FT8_Msk                        /*!< Falling trigger configuration for input line 8 */
+#define EXTI_FTSR1_FT9_Pos           (9U)
+#define EXTI_FTSR1_FT9_Msk           (0x1UL << EXTI_FTSR1_FT9_Pos)             /*!< 0x00000200 */
+#define EXTI_FTSR1_FT9               EXTI_FTSR1_FT9_Msk                        /*!< Falling trigger configuration for input line 9 */
+#define EXTI_FTSR1_FT10_Pos          (10U)
+#define EXTI_FTSR1_FT10_Msk          (0x1UL << EXTI_FTSR1_FT10_Pos)            /*!< 0x00000400 */
+#define EXTI_FTSR1_FT10              EXTI_FTSR1_FT10_Msk                       /*!< Falling trigger configuration for input line 10 */
+#define EXTI_FTSR1_FT11_Pos          (11U)
+#define EXTI_FTSR1_FT11_Msk          (0x1UL << EXTI_FTSR1_FT11_Pos)            /*!< 0x00000800 */
+#define EXTI_FTSR1_FT11              EXTI_FTSR1_FT11_Msk                       /*!< Falling trigger configuration for input line 11 */
+#define EXTI_FTSR1_FT12_Pos          (12U)
+#define EXTI_FTSR1_FT12_Msk          (0x1UL << EXTI_FTSR1_FT12_Pos)            /*!< 0x00001000 */
+#define EXTI_FTSR1_FT12              EXTI_FTSR1_FT12_Msk                       /*!< Falling trigger configuration for input line 12 */
+#define EXTI_FTSR1_FT13_Pos          (13U)
+#define EXTI_FTSR1_FT13_Msk          (0x1UL << EXTI_FTSR1_FT13_Pos)            /*!< 0x00002000 */
+#define EXTI_FTSR1_FT13              EXTI_FTSR1_FT13_Msk                       /*!< Falling trigger configuration for input line 13 */
+#define EXTI_FTSR1_FT14_Pos          (14U)
+#define EXTI_FTSR1_FT14_Msk          (0x1UL << EXTI_FTSR1_FT14_Pos)            /*!< 0x00004000 */
+#define EXTI_FTSR1_FT14              EXTI_FTSR1_FT14_Msk                       /*!< Falling trigger configuration for input line 14 */
+#define EXTI_FTSR1_FT15_Pos          (15U)
+#define EXTI_FTSR1_FT15_Msk          (0x1UL << EXTI_FTSR1_FT15_Pos)            /*!< 0x00008000 */
+#define EXTI_FTSR1_FT15              EXTI_FTSR1_FT15_Msk                       /*!< Falling trigger configuration for input line 15 */
+#define EXTI_FTSR1_FT16_Pos          (16U)
+#define EXTI_FTSR1_FT16_Msk          (0x1UL << EXTI_FTSR1_FT16_Pos)            /*!< 0x00010000 */
+#define EXTI_FTSR1_FT16              EXTI_FTSR1_FT16_Msk                       /*!< Falling trigger configuration for input line 16 */
+#define EXTI_FTSR1_FT17_Pos          (17U)
+#define EXTI_FTSR1_FT17_Msk          (0x1UL << EXTI_FTSR1_FT17_Pos)            /*!< 0x00020000 */
+#define EXTI_FTSR1_FT17              EXTI_FTSR1_FT17_Msk                       /*!< Falling trigger configuration for input line 17 */
+#define EXTI_FTSR1_FT18_Pos          (18U)
+#define EXTI_FTSR1_FT18_Msk          (0x1UL << EXTI_FTSR1_FT18_Pos)            /*!< 0x00040000 */
+#define EXTI_FTSR1_FT18              EXTI_FTSR1_FT18_Msk                       /*!< Falling trigger configuration for input line 18 */
+
+/******************  Bit definition for EXTI_SWIER1 register  *****************/
+#define EXTI_SWIER1_SWI0_Pos         (0U)
+#define EXTI_SWIER1_SWI0_Msk         (0x1UL << EXTI_SWIER1_SWI0_Pos)           /*!< 0x00000001 */
+#define EXTI_SWIER1_SWI0             EXTI_SWIER1_SWI0_Msk                      /*!< Software Interrupt on line 0 */
+#define EXTI_SWIER1_SWI1_Pos         (1U)
+#define EXTI_SWIER1_SWI1_Msk         (0x1UL << EXTI_SWIER1_SWI1_Pos)           /*!< 0x00000002 */
+#define EXTI_SWIER1_SWI1             EXTI_SWIER1_SWI1_Msk                      /*!< Software Interrupt on line 1 */
+#define EXTI_SWIER1_SWI2_Pos         (2U)
+#define EXTI_SWIER1_SWI2_Msk         (0x1UL << EXTI_SWIER1_SWI2_Pos)           /*!< 0x00000004 */
+#define EXTI_SWIER1_SWI2             EXTI_SWIER1_SWI2_Msk                      /*!< Software Interrupt on line 2 */
+#define EXTI_SWIER1_SWI3_Pos         (3U)
+#define EXTI_SWIER1_SWI3_Msk         (0x1UL << EXTI_SWIER1_SWI3_Pos)           /*!< 0x00000008 */
+#define EXTI_SWIER1_SWI3             EXTI_SWIER1_SWI3_Msk                      /*!< Software Interrupt on line 3 */
+#define EXTI_SWIER1_SWI4_Pos         (4U)
+#define EXTI_SWIER1_SWI4_Msk         (0x1UL << EXTI_SWIER1_SWI4_Pos)           /*!< 0x00000010 */
+#define EXTI_SWIER1_SWI4             EXTI_SWIER1_SWI4_Msk                      /*!< Software Interrupt on line 4 */
+#define EXTI_SWIER1_SWI5_Pos         (5U)
+#define EXTI_SWIER1_SWI5_Msk         (0x1UL << EXTI_SWIER1_SWI5_Pos)           /*!< 0x00000020 */
+#define EXTI_SWIER1_SWI5             EXTI_SWIER1_SWI5_Msk                      /*!< Software Interrupt on line 5 */
+#define EXTI_SWIER1_SWI6_Pos         (6U)
+#define EXTI_SWIER1_SWI6_Msk         (0x1UL << EXTI_SWIER1_SWI6_Pos)           /*!< 0x00000040 */
+#define EXTI_SWIER1_SWI6             EXTI_SWIER1_SWI6_Msk                      /*!< Software Interrupt on line 6 */
+#define EXTI_SWIER1_SWI7_Pos         (7U)
+#define EXTI_SWIER1_SWI7_Msk         (0x1UL << EXTI_SWIER1_SWI7_Pos)           /*!< 0x00000080 */
+#define EXTI_SWIER1_SWI7             EXTI_SWIER1_SWI7_Msk                      /*!< Software Interrupt on line 7 */
+#define EXTI_SWIER1_SWI8_Pos         (8U)
+#define EXTI_SWIER1_SWI8_Msk         (0x1UL << EXTI_SWIER1_SWI8_Pos)           /*!< 0x00000100 */
+#define EXTI_SWIER1_SWI8             EXTI_SWIER1_SWI8_Msk                      /*!< Software Interrupt on line 8 */
+#define EXTI_SWIER1_SWI9_Pos         (9U)
+#define EXTI_SWIER1_SWI9_Msk         (0x1UL << EXTI_SWIER1_SWI9_Pos)           /*!< 0x00000200 */
+#define EXTI_SWIER1_SWI9             EXTI_SWIER1_SWI9_Msk                      /*!< Software Interrupt on line 9 */
+#define EXTI_SWIER1_SWI10_Pos        (10U)
+#define EXTI_SWIER1_SWI10_Msk        (0x1UL << EXTI_SWIER1_SWI10_Pos)          /*!< 0x00000400 */
+#define EXTI_SWIER1_SWI10            EXTI_SWIER1_SWI10_Msk                     /*!< Software Interrupt on line 10 */
+#define EXTI_SWIER1_SWI11_Pos        (11U)
+#define EXTI_SWIER1_SWI11_Msk        (0x1UL << EXTI_SWIER1_SWI11_Pos)          /*!< 0x00000800 */
+#define EXTI_SWIER1_SWI11            EXTI_SWIER1_SWI11_Msk                     /*!< Software Interrupt on line 11 */
+#define EXTI_SWIER1_SWI12_Pos        (12U)
+#define EXTI_SWIER1_SWI12_Msk        (0x1UL << EXTI_SWIER1_SWI12_Pos)          /*!< 0x00001000 */
+#define EXTI_SWIER1_SWI12            EXTI_SWIER1_SWI12_Msk                     /*!< Software Interrupt on line 12 */
+#define EXTI_SWIER1_SWI13_Pos        (13U)
+#define EXTI_SWIER1_SWI13_Msk        (0x1UL << EXTI_SWIER1_SWI13_Pos)          /*!< 0x00002000 */
+#define EXTI_SWIER1_SWI13            EXTI_SWIER1_SWI13_Msk                     /*!< Software Interrupt on line 13 */
+#define EXTI_SWIER1_SWI14_Pos        (14U)
+#define EXTI_SWIER1_SWI14_Msk        (0x1UL << EXTI_SWIER1_SWI14_Pos)          /*!< 0x00004000 */
+#define EXTI_SWIER1_SWI14            EXTI_SWIER1_SWI14_Msk                     /*!< Software Interrupt on line 14 */
+#define EXTI_SWIER1_SWI15_Pos        (15U)
+#define EXTI_SWIER1_SWI15_Msk        (0x1UL << EXTI_SWIER1_SWI15_Pos)          /*!< 0x00008000 */
+#define EXTI_SWIER1_SWI15            EXTI_SWIER1_SWI15_Msk                     /*!< Software Interrupt on line 15 */
+#define EXTI_SWIER1_SWI16_Pos        (16U)
+#define EXTI_SWIER1_SWI16_Msk        (0x1UL << EXTI_SWIER1_SWI16_Pos)          /*!< 0x00010000 */
+#define EXTI_SWIER1_SWI16            EXTI_SWIER1_SWI16_Msk                     /*!< Software Interrupt on line 16 */
+#define EXTI_SWIER1_SWI17_Pos        (17U)
+#define EXTI_SWIER1_SWI17_Msk        (0x1UL << EXTI_SWIER1_SWI17_Pos)          /*!< 0x00020000 */
+#define EXTI_SWIER1_SWI17            EXTI_SWIER1_SWI17_Msk                     /*!< Software Interrupt on line 17 */
+#define EXTI_SWIER1_SWI18_Pos        (18U)
+#define EXTI_SWIER1_SWI18_Msk        (0x1UL << EXTI_SWIER1_SWI18_Pos)          /*!< 0x00040000 */
+#define EXTI_SWIER1_SWI18            EXTI_SWIER1_SWI18_Msk                     /*!< Software Interrupt on line 18 */
+
+/*******************  Bit definition for EXTI_RPR1 register  ******************/
+#define EXTI_RPR1_RPIF0_Pos          (0U)
+#define EXTI_RPR1_RPIF0_Msk          (0x1UL << EXTI_RPR1_RPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_RPR1_RPIF0              EXTI_RPR1_RPIF0_Msk                       /*!< Rising Pending Interrupt Flag on line 0 */
+#define EXTI_RPR1_RPIF1_Pos          (1U)
+#define EXTI_RPR1_RPIF1_Msk          (0x1UL << EXTI_RPR1_RPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_RPR1_RPIF1              EXTI_RPR1_RPIF1_Msk                       /*!< Rising Pending Interrupt Flag on line 1 */
+#define EXTI_RPR1_RPIF2_Pos          (2U)
+#define EXTI_RPR1_RPIF2_Msk          (0x1UL << EXTI_RPR1_RPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_RPR1_RPIF2              EXTI_RPR1_RPIF2_Msk                       /*!< Rising Pending Interrupt Flag on line 2 */
+#define EXTI_RPR1_RPIF3_Pos          (3U)
+#define EXTI_RPR1_RPIF3_Msk          (0x1UL << EXTI_RPR1_RPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_RPR1_RPIF3              EXTI_RPR1_RPIF3_Msk                       /*!< Rising Pending Interrupt Flag on line 3 */
+#define EXTI_RPR1_RPIF4_Pos          (4U)
+#define EXTI_RPR1_RPIF4_Msk          (0x1UL << EXTI_RPR1_RPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_RPR1_RPIF4              EXTI_RPR1_RPIF4_Msk                       /*!< Rising Pending Interrupt Flag on line 4 */
+#define EXTI_RPR1_RPIF5_Pos          (5U)
+#define EXTI_RPR1_RPIF5_Msk          (0x1UL << EXTI_RPR1_RPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_RPR1_RPIF5              EXTI_RPR1_RPIF5_Msk                       /*!< Rising Pending Interrupt Flag on line 5 */
+#define EXTI_RPR1_RPIF6_Pos          (6U)
+#define EXTI_RPR1_RPIF6_Msk          (0x1UL << EXTI_RPR1_RPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_RPR1_RPIF6              EXTI_RPR1_RPIF6_Msk                       /*!< Rising Pending Interrupt Flag on line 6 */
+#define EXTI_RPR1_RPIF7_Pos          (7U)
+#define EXTI_RPR1_RPIF7_Msk          (0x1UL << EXTI_RPR1_RPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_RPR1_RPIF7              EXTI_RPR1_RPIF7_Msk                       /*!< Rising Pending Interrupt Flag on line 7 */
+#define EXTI_RPR1_RPIF8_Pos          (8U)
+#define EXTI_RPR1_RPIF8_Msk          (0x1UL << EXTI_RPR1_RPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_RPR1_RPIF8              EXTI_RPR1_RPIF8_Msk                       /*!< Rising Pending Interrupt Flag on line 8 */
+#define EXTI_RPR1_RPIF9_Pos          (9U)
+#define EXTI_RPR1_RPIF9_Msk          (0x1UL << EXTI_RPR1_RPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_RPR1_RPIF9              EXTI_RPR1_RPIF9_Msk                       /*!< Rising Pending Interrupt Flag on line 9 */
+#define EXTI_RPR1_RPIF10_Pos         (10U)
+#define EXTI_RPR1_RPIF10_Msk         (0x1UL << EXTI_RPR1_RPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_RPR1_RPIF10             EXTI_RPR1_RPIF10_Msk                      /*!< Rising Pending Interrupt Flag on line 10 */
+#define EXTI_RPR1_RPIF11_Pos         (11U)
+#define EXTI_RPR1_RPIF11_Msk         (0x1UL << EXTI_RPR1_RPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_RPR1_RPIF11             EXTI_RPR1_RPIF11_Msk                      /*!< Rising Pending Interrupt Flag on line 11 */
+#define EXTI_RPR1_RPIF12_Pos         (12U)
+#define EXTI_RPR1_RPIF12_Msk         (0x1UL << EXTI_RPR1_RPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_RPR1_RPIF12             EXTI_RPR1_RPIF12_Msk                      /*!< Rising Pending Interrupt Flag on line 12 */
+#define EXTI_RPR1_RPIF13_Pos         (13U)
+#define EXTI_RPR1_RPIF13_Msk         (0x1UL << EXTI_RPR1_RPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_RPR1_RPIF13             EXTI_RPR1_RPIF13_Msk                      /*!< Rising Pending Interrupt Flag on line 13 */
+#define EXTI_RPR1_RPIF14_Pos         (14U)
+#define EXTI_RPR1_RPIF14_Msk         (0x1UL << EXTI_RPR1_RPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_RPR1_RPIF14             EXTI_RPR1_RPIF14_Msk                      /*!< Rising Pending Interrupt Flag on line 14 */
+#define EXTI_RPR1_RPIF15_Pos         (15U)
+#define EXTI_RPR1_RPIF15_Msk         (0x1UL << EXTI_RPR1_RPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_RPR1_RPIF15             EXTI_RPR1_RPIF15_Msk                      /*!< Rising Pending Interrupt Flag on line 15 */
+#define EXTI_RPR1_RPIF16_Pos         (16U)
+#define EXTI_RPR1_RPIF16_Msk         (0x1UL << EXTI_RPR1_RPIF16_Pos)           /*!< 0x00010000 */
+#define EXTI_RPR1_RPIF16             EXTI_RPR1_RPIF16_Msk                      /*!< Rising Pending Interrupt Flag on line 16 */
+#define EXTI_RPR1_RPIF17_Pos         (17U)
+#define EXTI_RPR1_RPIF17_Msk         (0x1UL << EXTI_RPR1_RPIF17_Pos)           /*!< 0x00020000 */
+#define EXTI_RPR1_RPIF17             EXTI_RPR1_RPIF17_Msk                      /*!< Rising Pending Interrupt Flag on line 17 */
+#define EXTI_RPR1_RPIF18_Pos         (18U)
+#define EXTI_RPR1_RPIF18_Msk         (0x1UL << EXTI_RPR1_RPIF18_Pos)           /*!< 0x00040000 */
+#define EXTI_RPR1_RPIF18             EXTI_RPR1_RPIF18_Msk                      /*!< Rising Pending Interrupt Flag on line 18 */
+
+/*******************  Bit definition for EXTI_FPR1 register  ******************/
+#define EXTI_FPR1_FPIF0_Pos          (0U)
+#define EXTI_FPR1_FPIF0_Msk          (0x1UL << EXTI_FPR1_FPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_FPR1_FPIF0              EXTI_FPR1_FPIF0_Msk                       /*!< Falling Pending Interrupt Flag on line 0 */
+#define EXTI_FPR1_FPIF1_Pos          (1U)
+#define EXTI_FPR1_FPIF1_Msk          (0x1UL << EXTI_FPR1_FPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_FPR1_FPIF1              EXTI_FPR1_FPIF1_Msk                       /*!< Falling Pending Interrupt Flag on line 1 */
+#define EXTI_FPR1_FPIF2_Pos          (2U)
+#define EXTI_FPR1_FPIF2_Msk          (0x1UL << EXTI_FPR1_FPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_FPR1_FPIF2              EXTI_FPR1_FPIF2_Msk                       /*!< Falling Pending Interrupt Flag on line 2 */
+#define EXTI_FPR1_FPIF3_Pos          (3U)
+#define EXTI_FPR1_FPIF3_Msk          (0x1UL << EXTI_FPR1_FPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_FPR1_FPIF3              EXTI_FPR1_FPIF3_Msk                       /*!< Falling Pending Interrupt Flag on line 3 */
+#define EXTI_FPR1_FPIF4_Pos          (4U)
+#define EXTI_FPR1_FPIF4_Msk          (0x1UL << EXTI_FPR1_FPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_FPR1_FPIF4              EXTI_FPR1_FPIF4_Msk                       /*!< Falling Pending Interrupt Flag on line 4 */
+#define EXTI_FPR1_FPIF5_Pos          (5U)
+#define EXTI_FPR1_FPIF5_Msk          (0x1UL << EXTI_FPR1_FPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_FPR1_FPIF5              EXTI_FPR1_FPIF5_Msk                       /*!< Falling Pending Interrupt Flag on line 5 */
+#define EXTI_FPR1_FPIF6_Pos          (6U)
+#define EXTI_FPR1_FPIF6_Msk          (0x1UL << EXTI_FPR1_FPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_FPR1_FPIF6              EXTI_FPR1_FPIF6_Msk                       /*!< Falling Pending Interrupt Flag on line 6 */
+#define EXTI_FPR1_FPIF7_Pos          (7U)
+#define EXTI_FPR1_FPIF7_Msk          (0x1UL << EXTI_FPR1_FPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_FPR1_FPIF7              EXTI_FPR1_FPIF7_Msk                       /*!< Falling Pending Interrupt Flag on line 7 */
+#define EXTI_FPR1_FPIF8_Pos          (8U)
+#define EXTI_FPR1_FPIF8_Msk          (0x1UL << EXTI_FPR1_FPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_FPR1_FPIF8              EXTI_FPR1_FPIF8_Msk                       /*!< Falling Pending Interrupt Flag on line 8 */
+#define EXTI_FPR1_FPIF9_Pos          (9U)
+#define EXTI_FPR1_FPIF9_Msk          (0x1UL << EXTI_FPR1_FPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_FPR1_FPIF9              EXTI_FPR1_FPIF9_Msk                       /*!< Falling Pending Interrupt Flag on line 9 */
+#define EXTI_FPR1_FPIF10_Pos         (10U)
+#define EXTI_FPR1_FPIF10_Msk         (0x1UL << EXTI_FPR1_FPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_FPR1_FPIF10             EXTI_FPR1_FPIF10_Msk                      /*!< Falling Pending Interrupt Flag on line 10 */
+#define EXTI_FPR1_FPIF11_Pos         (11U)
+#define EXTI_FPR1_FPIF11_Msk         (0x1UL << EXTI_FPR1_FPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_FPR1_FPIF11             EXTI_FPR1_FPIF11_Msk                      /*!< Falling Pending Interrupt Flag on line 11 */
+#define EXTI_FPR1_FPIF12_Pos         (12U)
+#define EXTI_FPR1_FPIF12_Msk         (0x1UL << EXTI_FPR1_FPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_FPR1_FPIF12             EXTI_FPR1_FPIF12_Msk                      /*!< Falling Pending Interrupt Flag on line 12 */
+#define EXTI_FPR1_FPIF13_Pos         (13U)
+#define EXTI_FPR1_FPIF13_Msk         (0x1UL << EXTI_FPR1_FPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_FPR1_FPIF13             EXTI_FPR1_FPIF13_Msk                      /*!< Falling Pending Interrupt Flag on line 13 */
+#define EXTI_FPR1_FPIF14_Pos         (14U)
+#define EXTI_FPR1_FPIF14_Msk         (0x1UL << EXTI_FPR1_FPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_FPR1_FPIF14             EXTI_FPR1_FPIF14_Msk                      /*!< Falling Pending Interrupt Flag on line 14 */
+#define EXTI_FPR1_FPIF15_Pos         (15U)
+#define EXTI_FPR1_FPIF15_Msk         (0x1UL << EXTI_FPR1_FPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_FPR1_FPIF15             EXTI_FPR1_FPIF15_Msk                      /*!< Falling Pending Interrupt Flag on line 15 */
+#define EXTI_FPR1_FPIF16_Pos         (16U)
+#define EXTI_FPR1_FPIF16_Msk         (0x1UL << EXTI_FPR1_FPIF16_Pos)           /*!< 0x00010000 */
+#define EXTI_FPR1_FPIF16             EXTI_FPR1_FPIF16_Msk                      /*!< Falling Pending Interrupt Flag on line 16 */
+#define EXTI_FPR1_FPIF17_Pos         (17U)
+#define EXTI_FPR1_FPIF17_Msk         (0x1UL << EXTI_FPR1_FPIF17_Pos)           /*!< 0x00020000 */
+#define EXTI_FPR1_FPIF17             EXTI_FPR1_FPIF17_Msk                      /*!< Falling Pending Interrupt Flag on line 17 */
+#define EXTI_FPR1_FPIF18_Pos         (18U)
+#define EXTI_FPR1_FPIF18_Msk         (0x1UL << EXTI_FPR1_FPIF18_Pos)           /*!< 0x00040000 */
+#define EXTI_FPR1_FPIF18             EXTI_FPR1_FPIF18_Msk                      /*!< Falling Pending Interrupt Flag on line 18 */
+
+/*****************  Bit definition for EXTI_EXTICR1 register  **************/
+#define EXTI_EXTICR1_EXTI0_Pos       (0U)
+#define EXTI_EXTICR1_EXTI0_Msk       (0x7UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR1_EXTI0           EXTI_EXTICR1_EXTI0_Msk                    /*!< EXTI 0 configuration */
+#define EXTI_EXTICR1_EXTI0_0         (0x1UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR1_EXTI0_1         (0x2UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR1_EXTI0_2         (0x4UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR1_EXTI1_Pos       (8U)
+#define EXTI_EXTICR1_EXTI1_Msk       (0x7UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR1_EXTI1           EXTI_EXTICR1_EXTI1_Msk                    /*!< EXTI 1 configuration */
+#define EXTI_EXTICR1_EXTI1_0         (0x1UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR1_EXTI1_1         (0x2UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR1_EXTI1_2         (0x4UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR1_EXTI2_Pos       (16U)
+#define EXTI_EXTICR1_EXTI2_Msk       (0x7UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR1_EXTI2           EXTI_EXTICR1_EXTI2_Msk                    /*!< EXTI 2 configuration */
+#define EXTI_EXTICR1_EXTI2_0         (0x1UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR1_EXTI2_1         (0x2UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR1_EXTI2_2         (0x4UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR1_EXTI3_Pos       (24U)
+#define EXTI_EXTICR1_EXTI3_Msk       (0x7UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR1_EXTI3           EXTI_EXTICR1_EXTI3_Msk                    /*!< EXTI 3 configuration */
+#define EXTI_EXTICR1_EXTI3_0         (0x1UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR1_EXTI3_1         (0x2UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR1_EXTI3_2         (0x4UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR2 register  **************/
+#define EXTI_EXTICR2_EXTI4_Pos       (0U)
+#define EXTI_EXTICR2_EXTI4_Msk       (0x7UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR2_EXTI4           EXTI_EXTICR2_EXTI4_Msk                    /*!< EXTI 4 configuration */
+#define EXTI_EXTICR2_EXTI4_0         (0x1UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR2_EXTI4_1         (0x2UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR2_EXTI4_2         (0x4UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR2_EXTI5_Pos       (8U)
+#define EXTI_EXTICR2_EXTI5_Msk       (0x7UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR2_EXTI5           EXTI_EXTICR2_EXTI5_Msk                    /*!< EXTI 5 configuration */
+#define EXTI_EXTICR2_EXTI5_0         (0x1UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR2_EXTI5_1         (0x2UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR2_EXTI5_2         (0x4UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR2_EXTI6_Pos       (16U)
+#define EXTI_EXTICR2_EXTI6_Msk       (0x7UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR2_EXTI6           EXTI_EXTICR2_EXTI6_Msk                    /*!< EXTI 6 configuration */
+#define EXTI_EXTICR2_EXTI6_0         (0x1UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR2_EXTI6_1         (0x2UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR2_EXTI6_2         (0x4UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR2_EXTI7_Pos       (24U)
+#define EXTI_EXTICR2_EXTI7_Msk       (0x7UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR2_EXTI7           EXTI_EXTICR2_EXTI7_Msk                    /*!< EXTI 7 configuration */
+#define EXTI_EXTICR2_EXTI7_0         (0x1UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR2_EXTI7_1         (0x2UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR2_EXTI7_2         (0x4UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR3 register  **************/
+#define EXTI_EXTICR3_EXTI8_Pos       (0U)
+#define EXTI_EXTICR3_EXTI8_Msk       (0x7UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR3_EXTI8           EXTI_EXTICR3_EXTI8_Msk                    /*!< EXTI 8 configuration */
+#define EXTI_EXTICR3_EXTI8_0         (0x1UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR3_EXTI8_1         (0x2UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR3_EXTI8_2         (0x4UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR3_EXTI9_Pos       (8U)
+#define EXTI_EXTICR3_EXTI9_Msk       (0x7UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR3_EXTI9           EXTI_EXTICR3_EXTI9_Msk                    /*!< EXTI 9 configuration */
+#define EXTI_EXTICR3_EXTI9_0         (0x1UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR3_EXTI9_1         (0x2UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR3_EXTI9_2         (0x4UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR3_EXTI10_Pos      (16U)
+#define EXTI_EXTICR3_EXTI10_Msk      (0x7UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR3_EXTI10          EXTI_EXTICR3_EXTI10_Msk                   /*!< EXTI 10 configuration */
+#define EXTI_EXTICR3_EXTI10_0        (0x1UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR3_EXTI10_1        (0x2UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR3_EXTI10_2        (0x4UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR3_EXTI11_Pos      (24U)
+#define EXTI_EXTICR3_EXTI11_Msk      (0x7UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR3_EXTI11          EXTI_EXTICR3_EXTI11_Msk                   /*!< EXTI 11 configuration */
+#define EXTI_EXTICR3_EXTI11_0        (0x1UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR3_EXTI11_1        (0x2UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR3_EXTI11_2        (0x4UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR4 register  **************/
+#define EXTI_EXTICR4_EXTI12_Pos      (0U)
+#define EXTI_EXTICR4_EXTI12_Msk      (0x7UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000007 */
+#define EXTI_EXTICR4_EXTI12          EXTI_EXTICR4_EXTI12_Msk                   /*!< EXTI 12 configuration */
+#define EXTI_EXTICR4_EXTI12_0        (0x1UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000001 */
+#define EXTI_EXTICR4_EXTI12_1        (0x2UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000002 */
+#define EXTI_EXTICR4_EXTI12_2        (0x4UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000004 */
+#define EXTI_EXTICR4_EXTI13_Pos      (8U)
+#define EXTI_EXTICR4_EXTI13_Msk      (0x7UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000700 */
+#define EXTI_EXTICR4_EXTI13          EXTI_EXTICR4_EXTI13_Msk                   /*!< EXTI 13 configuration */
+#define EXTI_EXTICR4_EXTI13_0        (0x1UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000100 */
+#define EXTI_EXTICR4_EXTI13_1        (0x2UL << EXTI_EXTICR4_EXTI13_Pos)       /*!< 0x00000200 */
+#define EXTI_EXTICR4_EXTI13_2        (0x4UL << EXTI_EXTICR4_EXTI13_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR4_EXTI14_Pos      (16U)
+#define EXTI_EXTICR4_EXTI14_Msk      (0x7UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR4_EXTI14          EXTI_EXTICR4_EXTI14_Msk                   /*!< EXTI 14 configuration */
+#define EXTI_EXTICR4_EXTI14_0        (0x1UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR4_EXTI14_1        (0x2UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR4_EXTI14_2        (0x4UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR4_EXTI15_Pos      (24U)
+#define EXTI_EXTICR4_EXTI15_Msk      (0x7UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR4_EXTI15          EXTI_EXTICR4_EXTI15_Msk                   /*!< EXTI 15 configuration */
+#define EXTI_EXTICR4_EXTI15_0        (0x1UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR4_EXTI15_1        (0x2UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR4_EXTI15_2        (0x4UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x04000000 */
+
+/*******************  Bit definition for EXTI_IMR1 register  ******************/
+#define EXTI_IMR1_IM0_Pos            (0U)
+#define EXTI_IMR1_IM0_Msk            (0x1UL << EXTI_IMR1_IM0_Pos)              /*!< 0x00000001 */
+#define EXTI_IMR1_IM0                EXTI_IMR1_IM0_Msk                         /*!< Interrupt Mask on line 0 */
+#define EXTI_IMR1_IM1_Pos            (1U)
+#define EXTI_IMR1_IM1_Msk            (0x1UL << EXTI_IMR1_IM1_Pos)              /*!< 0x00000002 */
+#define EXTI_IMR1_IM1                EXTI_IMR1_IM1_Msk                         /*!< Interrupt Mask on line 1 */
+#define EXTI_IMR1_IM2_Pos            (2U)
+#define EXTI_IMR1_IM2_Msk            (0x1UL << EXTI_IMR1_IM2_Pos)              /*!< 0x00000004 */
+#define EXTI_IMR1_IM2                EXTI_IMR1_IM2_Msk                         /*!< Interrupt Mask on line 2 */
+#define EXTI_IMR1_IM3_Pos            (3U)
+#define EXTI_IMR1_IM3_Msk            (0x1UL << EXTI_IMR1_IM3_Pos)              /*!< 0x00000008 */
+#define EXTI_IMR1_IM3                EXTI_IMR1_IM3_Msk                         /*!< Interrupt Mask on line 3 */
+#define EXTI_IMR1_IM4_Pos            (4U)
+#define EXTI_IMR1_IM4_Msk            (0x1UL << EXTI_IMR1_IM4_Pos)              /*!< 0x00000010 */
+#define EXTI_IMR1_IM4                EXTI_IMR1_IM4_Msk                         /*!< Interrupt Mask on line 4 */
+#define EXTI_IMR1_IM5_Pos            (5U)
+#define EXTI_IMR1_IM5_Msk            (0x1UL << EXTI_IMR1_IM5_Pos)              /*!< 0x00000020 */
+#define EXTI_IMR1_IM5                EXTI_IMR1_IM5_Msk                         /*!< Interrupt Mask on line 5 */
+#define EXTI_IMR1_IM6_Pos            (6U)
+#define EXTI_IMR1_IM6_Msk            (0x1UL << EXTI_IMR1_IM6_Pos)              /*!< 0x00000040 */
+#define EXTI_IMR1_IM6                EXTI_IMR1_IM6_Msk                         /*!< Interrupt Mask on line 6 */
+#define EXTI_IMR1_IM7_Pos            (7U)
+#define EXTI_IMR1_IM7_Msk            (0x1UL << EXTI_IMR1_IM7_Pos)              /*!< 0x00000080 */
+#define EXTI_IMR1_IM7                EXTI_IMR1_IM7_Msk                         /*!< Interrupt Mask on line 7 */
+#define EXTI_IMR1_IM8_Pos            (8U)
+#define EXTI_IMR1_IM8_Msk            (0x1UL << EXTI_IMR1_IM8_Pos)              /*!< 0x00000100 */
+#define EXTI_IMR1_IM8                EXTI_IMR1_IM8_Msk                         /*!< Interrupt Mask on line 8 */
+#define EXTI_IMR1_IM9_Pos            (9U)
+#define EXTI_IMR1_IM9_Msk            (0x1UL << EXTI_IMR1_IM9_Pos)              /*!< 0x00000200 */
+#define EXTI_IMR1_IM9                EXTI_IMR1_IM9_Msk                         /*!< Interrupt Mask on line 9 */
+#define EXTI_IMR1_IM10_Pos           (10U)
+#define EXTI_IMR1_IM10_Msk           (0x1UL << EXTI_IMR1_IM10_Pos)             /*!< 0x00000400 */
+#define EXTI_IMR1_IM10               EXTI_IMR1_IM10_Msk                        /*!< Interrupt Mask on line 10 */
+#define EXTI_IMR1_IM11_Pos           (11U)
+#define EXTI_IMR1_IM11_Msk           (0x1UL << EXTI_IMR1_IM11_Pos)             /*!< 0x00000800 */
+#define EXTI_IMR1_IM11               EXTI_IMR1_IM11_Msk                        /*!< Interrupt Mask on line 11 */
+#define EXTI_IMR1_IM12_Pos           (12U)
+#define EXTI_IMR1_IM12_Msk           (0x1UL << EXTI_IMR1_IM12_Pos)             /*!< 0x00001000 */
+#define EXTI_IMR1_IM12               EXTI_IMR1_IM12_Msk                        /*!< Interrupt Mask on line 12 */
+#define EXTI_IMR1_IM13_Pos           (13U)
+#define EXTI_IMR1_IM13_Msk           (0x1UL << EXTI_IMR1_IM13_Pos)             /*!< 0x00002000 */
+#define EXTI_IMR1_IM13               EXTI_IMR1_IM13_Msk                        /*!< Interrupt Mask on line 13 */
+#define EXTI_IMR1_IM14_Pos           (14U)
+#define EXTI_IMR1_IM14_Msk           (0x1UL << EXTI_IMR1_IM14_Pos)             /*!< 0x00004000 */
+#define EXTI_IMR1_IM14               EXTI_IMR1_IM14_Msk                        /*!< Interrupt Mask on line 14 */
+#define EXTI_IMR1_IM15_Pos           (15U)
+#define EXTI_IMR1_IM15_Msk           (0x1UL << EXTI_IMR1_IM15_Pos)             /*!< 0x00008000 */
+#define EXTI_IMR1_IM15               EXTI_IMR1_IM15_Msk                        /*!< Interrupt Mask on line 15 */
+#define EXTI_IMR1_IM16_Pos           (16U)
+#define EXTI_IMR1_IM16_Msk           (0x1UL << EXTI_IMR1_IM16_Pos)             /*!< 0x00010000 */
+#define EXTI_IMR1_IM16               EXTI_IMR1_IM16_Msk                        /*!< Interrupt Mask on line 16 */
+#define EXTI_IMR1_IM17_Pos           (17U)
+#define EXTI_IMR1_IM17_Msk           (0x1UL << EXTI_IMR1_IM17_Pos)             /*!< 0x00020000 */
+#define EXTI_IMR1_IM17               EXTI_IMR1_IM17_Msk                        /*!< Interrupt Mask on line 17 */
+#define EXTI_IMR1_IM18_Pos           (18U)
+#define EXTI_IMR1_IM18_Msk           (0x1UL << EXTI_IMR1_IM18_Pos)             /*!< 0x00040000 */
+#define EXTI_IMR1_IM18               EXTI_IMR1_IM18_Msk                        /*!< Interrupt Mask on line 18 */
+#define EXTI_IMR1_IM19_Pos           (19U)
+#define EXTI_IMR1_IM19_Msk           (0x1UL << EXTI_IMR1_IM19_Pos)             /*!< 0x00080000 */
+#define EXTI_IMR1_IM19               EXTI_IMR1_IM19_Msk                        /*!< Interrupt Mask on line 19 */
+#define EXTI_IMR1_IM21_Pos           (21U)
+#define EXTI_IMR1_IM21_Msk           (0x1UL << EXTI_IMR1_IM21_Pos)             /*!< 0x00200000 */
+#define EXTI_IMR1_IM21               EXTI_IMR1_IM21_Msk                        /*!< Interrupt Mask on line 21 */
+#define EXTI_IMR1_IM23_Pos           (23U)
+#define EXTI_IMR1_IM23_Msk           (0x1UL << EXTI_IMR1_IM23_Pos)             /*!< 0x00800000 */
+#define EXTI_IMR1_IM23               EXTI_IMR1_IM23_Msk                        /*!< Interrupt Mask on line 23 */
+#define EXTI_IMR1_IM25_Pos           (25U)
+#define EXTI_IMR1_IM25_Msk           (0x1UL << EXTI_IMR1_IM25_Pos)             /*!< 0x02000000 */
+#define EXTI_IMR1_IM25               EXTI_IMR1_IM25_Msk                        /*!< Interrupt Mask on line 25 */
+#define EXTI_IMR1_IM28_Pos           (28U)
+#define EXTI_IMR1_IM28_Msk           (0x1UL << EXTI_IMR1_IM28_Pos)             /*!< 0x10000000 */
+#define EXTI_IMR1_IM28               EXTI_IMR1_IM28_Msk                        /*!< Interrupt Mask on line 28 */
+#define EXTI_IMR1_IM29_Pos           (29U)
+#define EXTI_IMR1_IM29_Msk           (0x1UL << EXTI_IMR1_IM29_Pos)             /*!< 0x20000000 */
+#define EXTI_IMR1_IM29               EXTI_IMR1_IM29_Msk                        /*!< Interrupt Mask on line 29 */
+#define EXTI_IMR1_IM30_Pos           (30U)
+#define EXTI_IMR1_IM30_Msk           (0x1UL << EXTI_IMR1_IM30_Pos)             /*!< 0x40000000 */
+#define EXTI_IMR1_IM30               EXTI_IMR1_IM30_Msk                        /*!< Interrupt Mask on line 30 */
+#define EXTI_IMR1_IM31_Pos           (31U)
+#define EXTI_IMR1_IM31_Msk           (0x1UL << EXTI_IMR1_IM31_Pos)              /*!< 0x80000000 */
+#define EXTI_IMR1_IM31               EXTI_IMR1_IM31_Msk                        /*!< Interrupt Mask on line 31 */
+#define EXTI_IMR1_IM_Pos             (0U)
+#define EXTI_IMR1_IM_Msk             (0xF2AFFFFFUL << EXTI_IMR1_IM_Pos)        /*!< 0xF6AFFFFF */
+#define EXTI_IMR1_IM                 EXTI_IMR1_IM_Msk                          /*!< Interrupt Mask All */
+
+
+/*******************  Bit definition for EXTI_EMR1 register  ******************/
+#define EXTI_EMR1_EM0_Pos            (0U)
+#define EXTI_EMR1_EM0_Msk            (0x1UL << EXTI_EMR1_EM0_Pos)              /*!< 0x00000001 */
+#define EXTI_EMR1_EM0                EXTI_EMR1_EM0_Msk                         /*!< Event Mask on line 0 */
+#define EXTI_EMR1_EM1_Pos            (1U)
+#define EXTI_EMR1_EM1_Msk            (0x1UL << EXTI_EMR1_EM1_Pos)              /*!< 0x00000002 */
+#define EXTI_EMR1_EM1                EXTI_EMR1_EM1_Msk                         /*!< Event Mask on line 1 */
+#define EXTI_EMR1_EM2_Pos            (2U)
+#define EXTI_EMR1_EM2_Msk            (0x1UL << EXTI_EMR1_EM2_Pos)              /*!< 0x00000004 */
+#define EXTI_EMR1_EM2                EXTI_EMR1_EM2_Msk                         /*!< Event Mask on line 2 */
+#define EXTI_EMR1_EM3_Pos            (3U)
+#define EXTI_EMR1_EM3_Msk            (0x1UL << EXTI_EMR1_EM3_Pos)              /*!< 0x00000008 */
+#define EXTI_EMR1_EM3                EXTI_EMR1_EM3_Msk                         /*!< Event Mask on line 3 */
+#define EXTI_EMR1_EM4_Pos            (4U)
+#define EXTI_EMR1_EM4_Msk            (0x1UL << EXTI_EMR1_EM4_Pos)              /*!< 0x00000010 */
+#define EXTI_EMR1_EM4                EXTI_EMR1_EM4_Msk                         /*!< Event Mask on line 4 */
+#define EXTI_EMR1_EM5_Pos            (5U)
+#define EXTI_EMR1_EM5_Msk            (0x1UL << EXTI_EMR1_EM5_Pos)              /*!< 0x00000020 */
+#define EXTI_EMR1_EM5                EXTI_EMR1_EM5_Msk                         /*!< Event Mask on line 5 */
+#define EXTI_EMR1_EM6_Pos            (6U)
+#define EXTI_EMR1_EM6_Msk            (0x1UL << EXTI_EMR1_EM6_Pos)              /*!< 0x00000040 */
+#define EXTI_EMR1_EM6                EXTI_EMR1_EM6_Msk                         /*!< Event Mask on line 6 */
+#define EXTI_EMR1_EM7_Pos            (7U)
+#define EXTI_EMR1_EM7_Msk            (0x1UL << EXTI_EMR1_EM7_Pos)              /*!< 0x00000080 */
+#define EXTI_EMR1_EM7                EXTI_EMR1_EM7_Msk                         /*!< Event Mask on line 7 */
+#define EXTI_EMR1_EM8_Pos            (8U)
+#define EXTI_EMR1_EM8_Msk            (0x1UL << EXTI_EMR1_EM8_Pos)              /*!< 0x00000100 */
+#define EXTI_EMR1_EM8                EXTI_EMR1_EM8_Msk                         /*!< Event Mask on line 8 */
+#define EXTI_EMR1_EM9_Pos            (9U)
+#define EXTI_EMR1_EM9_Msk            (0x1UL << EXTI_EMR1_EM9_Pos)              /*!< 0x00000200 */
+#define EXTI_EMR1_EM9                EXTI_EMR1_EM9_Msk                         /*!< Event Mask on line 9 */
+#define EXTI_EMR1_EM10_Pos           (10U)
+#define EXTI_EMR1_EM10_Msk           (0x1UL << EXTI_EMR1_EM10_Pos)             /*!< 0x00000400 */
+#define EXTI_EMR1_EM10               EXTI_EMR1_EM10_Msk                        /*!< Event Mask on line 10 */
+#define EXTI_EMR1_EM11_Pos           (11U)
+#define EXTI_EMR1_EM11_Msk           (0x1UL << EXTI_EMR1_EM11_Pos)             /*!< 0x00000800 */
+#define EXTI_EMR1_EM11               EXTI_EMR1_EM11_Msk                        /*!< Event Mask on line 11 */
+#define EXTI_EMR1_EM12_Pos           (12U)
+#define EXTI_EMR1_EM12_Msk           (0x1UL << EXTI_EMR1_EM12_Pos)             /*!< 0x00001000 */
+#define EXTI_EMR1_EM12               EXTI_EMR1_EM12_Msk                        /*!< Event Mask on line 12 */
+#define EXTI_EMR1_EM13_Pos           (13U)
+#define EXTI_EMR1_EM13_Msk           (0x1UL << EXTI_EMR1_EM13_Pos)             /*!< 0x00002000 */
+#define EXTI_EMR1_EM13               EXTI_EMR1_EM13_Msk                        /*!< Event Mask on line 13 */
+#define EXTI_EMR1_EM14_Pos           (14U)
+#define EXTI_EMR1_EM14_Msk           (0x1UL << EXTI_EMR1_EM14_Pos)             /*!< 0x00004000 */
+#define EXTI_EMR1_EM14               EXTI_EMR1_EM14_Msk                        /*!< Event Mask on line 14 */
+#define EXTI_EMR1_EM15_Pos           (15U)
+#define EXTI_EMR1_EM15_Msk           (0x1UL << EXTI_EMR1_EM15_Pos)             /*!< 0x00008000 */
+#define EXTI_EMR1_EM15               EXTI_EMR1_EM15_Msk                        /*!< Event Mask on line 15 */
+#define EXTI_EMR1_EM16_Pos           (16U)
+#define EXTI_EMR1_EM16_Msk           (0x1UL << EXTI_EMR1_EM16_Pos)             /*!< 0x00010000 */
+#define EXTI_EMR1_EM16               EXTI_EMR1_EM16_Msk                        /*!< Event Mask on line 16 */
+#define EXTI_EMR1_EM17_Pos           (17U)
+#define EXTI_EMR1_EM17_Msk           (0x1UL << EXTI_EMR1_EM17_Pos)             /*!< 0x00020000 */
+#define EXTI_EMR1_EM17               EXTI_EMR1_EM17_Msk                        /*!< Event Mask on line 17 */
+#define EXTI_EMR1_EM18_Pos           (18U)
+#define EXTI_EMR1_EM18_Msk           (0x1UL << EXTI_EMR1_EM18_Pos)             /*!< 0x00040000 */
+#define EXTI_EMR1_EM18               EXTI_EMR1_EM18_Msk                        /*!< Event Mask on line 18 */
+#define EXTI_EMR1_EM19_Pos           (19U)
+#define EXTI_EMR1_EM19_Msk           (0x1UL << EXTI_EMR1_EM19_Pos)             /*!< 0x00080000 */
+#define EXTI_EMR1_EM19               EXTI_EMR1_EM19_Msk                        /*!< Event Mask on line 19 */
+#define EXTI_EMR1_EM21_Pos           (21U)
+#define EXTI_EMR1_EM21_Msk           (0x1UL << EXTI_EMR1_EM21_Pos)             /*!< 0x00200000 */
+#define EXTI_EMR1_EM21               EXTI_EMR1_EM21_Msk                        /*!< Event Mask on line 21 */
+#define EXTI_EMR1_EM23_Pos           (23U)
+#define EXTI_EMR1_EM23_Msk           (0x1UL << EXTI_EMR1_EM23_Pos)             /*!< 0x00800000 */
+#define EXTI_EMR1_EM23               EXTI_EMR1_EM23_Msk                        /*!< Event Mask on line 23 */
+#define EXTI_EMR1_EM25_Pos           (25U)
+#define EXTI_EMR1_EM25_Msk           (0x1UL << EXTI_EMR1_EM25_Pos)             /*!< 0x02000000 */
+#define EXTI_EMR1_EM25               EXTI_EMR1_EM25_Msk                        /*!< Event Mask on line 25 */
+#define EXTI_EMR1_EM28_Pos           (28U)
+#define EXTI_EMR1_EM28_Msk           (0x1UL << EXTI_EMR1_EM28_Pos)             /*!< 0x10000000 */
+#define EXTI_EMR1_EM28               EXTI_EMR1_EM28_Msk                        /*!< Event Mask on line 28 */
+#define EXTI_EMR1_EM29_Pos           (29U)
+#define EXTI_EMR1_EM29_Msk           (0x1UL << EXTI_EMR1_EM29_Pos)             /*!< 0x20000000 */
+#define EXTI_EMR1_EM29               EXTI_EMR1_EM29_Msk                        /*!< Event Mask on line 29 */
+#define EXTI_EMR1_EM30_Pos           (30U)
+#define EXTI_EMR1_EM30_Msk           (0x1UL << EXTI_EMR1_EM30_Pos)             /*!< 0x40000000 */
+#define EXTI_EMR1_EM30               EXTI_EMR1_EM30_Msk                        /*!< Event Mask on line 30 */
+#define EXTI_EMR1_EM31_Pos           (31U)
+#define EXTI_EMR1_EM31_Msk           (0x1UL << EXTI_EMR1_EM31_Pos)             /*!< 0x80000000 */
+#define EXTI_EMR1_EM31               EXTI_EMR1_EM31_Msk                        /*!< Event Mask on line 31 */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    FLASH                                   */
+/*                                                                            */
+/******************************************************************************/
+#define GPIO_NRST_CONFIG_SUPPORT         /*!< GPIO feature available only on specific devices: Configure NRST pin */
+#define FLASH_SECURABLE_MEMORY_SUPPORT   /*!< Flash feature available only on specific devices: allow to secure memory */
+#define FLASH_PCROP_SUPPORT              /*!< Flash feature available only on specific devices: proprietary code read protection areas selected by option */
+
+/*******************  Bits definition for FLASH_ACR register  *****************/
+#define FLASH_ACR_LATENCY_Pos                  (0U)
+#define FLASH_ACR_LATENCY_Msk                  (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */
+#define FLASH_ACR_LATENCY                      FLASH_ACR_LATENCY_Msk
+#define FLASH_ACR_LATENCY_0                    (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */
+#define FLASH_ACR_LATENCY_1                    (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */
+#define FLASH_ACR_LATENCY_2                    (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */
+#define FLASH_ACR_PRFTEN_Pos                   (8U)
+#define FLASH_ACR_PRFTEN_Msk                   (0x1UL << FLASH_ACR_PRFTEN_Pos)  /*!< 0x00000100 */
+#define FLASH_ACR_PRFTEN                       FLASH_ACR_PRFTEN_Msk
+#define FLASH_ACR_ICEN_Pos                     (9U)
+#define FLASH_ACR_ICEN_Msk                     (0x1UL << FLASH_ACR_ICEN_Pos)    /*!< 0x00000200 */
+#define FLASH_ACR_ICEN                         FLASH_ACR_ICEN_Msk
+#define FLASH_ACR_ICRST_Pos                    (11U)
+#define FLASH_ACR_ICRST_Msk                    (0x1UL << FLASH_ACR_ICRST_Pos)   /*!< 0x00000800 */
+#define FLASH_ACR_ICRST                        FLASH_ACR_ICRST_Msk
+#define FLASH_ACR_PROGEMPTY_Pos                (16U)
+#define FLASH_ACR_PROGEMPTY_Msk                (0x1UL << FLASH_ACR_PROGEMPTY_Pos) /*!< 0x00010000 */
+#define FLASH_ACR_PROGEMPTY                    FLASH_ACR_PROGEMPTY_Msk
+#define FLASH_ACR_DBG_SWEN_Pos                 (18U)
+#define FLASH_ACR_DBG_SWEN_Msk                 (0x1UL << FLASH_ACR_DBG_SWEN_Pos) /*!< 0x00040000 */
+#define FLASH_ACR_DBG_SWEN                     FLASH_ACR_DBG_SWEN_Msk
+
+/*******************  Bits definition for FLASH_SR register  ******************/
+#define FLASH_SR_EOP_Pos                       (0U)
+#define FLASH_SR_EOP_Msk                       (0x1UL << FLASH_SR_EOP_Pos)      /*!< 0x00000001 */
+#define FLASH_SR_EOP                           FLASH_SR_EOP_Msk
+#define FLASH_SR_OPERR_Pos                     (1U)
+#define FLASH_SR_OPERR_Msk                     (0x1UL << FLASH_SR_OPERR_Pos)    /*!< 0x00000002 */
+#define FLASH_SR_OPERR                         FLASH_SR_OPERR_Msk
+#define FLASH_SR_PROGERR_Pos                   (3U)
+#define FLASH_SR_PROGERR_Msk                   (0x1UL << FLASH_SR_PROGERR_Pos)  /*!< 0x00000008 */
+#define FLASH_SR_PROGERR                       FLASH_SR_PROGERR_Msk
+#define FLASH_SR_WRPERR_Pos                    (4U)
+#define FLASH_SR_WRPERR_Msk                    (0x1UL << FLASH_SR_WRPERR_Pos)   /*!< 0x00000010 */
+#define FLASH_SR_WRPERR                        FLASH_SR_WRPERR_Msk
+#define FLASH_SR_PGAERR_Pos                    (5U)
+#define FLASH_SR_PGAERR_Msk                    (0x1UL << FLASH_SR_PGAERR_Pos)   /*!< 0x00000020 */
+#define FLASH_SR_PGAERR                        FLASH_SR_PGAERR_Msk
+#define FLASH_SR_SIZERR_Pos                    (6U)
+#define FLASH_SR_SIZERR_Msk                    (0x1UL << FLASH_SR_SIZERR_Pos)   /*!< 0x00000040 */
+#define FLASH_SR_SIZERR                        FLASH_SR_SIZERR_Msk
+#define FLASH_SR_PGSERR_Pos                    (7U)
+#define FLASH_SR_PGSERR_Msk                    (0x1UL << FLASH_SR_PGSERR_Pos)   /*!< 0x00000080 */
+#define FLASH_SR_PGSERR                        FLASH_SR_PGSERR_Msk
+#define FLASH_SR_MISERR_Pos                    (8U)
+#define FLASH_SR_MISERR_Msk                    (0x1UL << FLASH_SR_MISERR_Pos)   /*!< 0x00000100 */
+#define FLASH_SR_MISERR                        FLASH_SR_MISERR_Msk
+#define FLASH_SR_FASTERR_Pos                   (9U)
+#define FLASH_SR_FASTERR_Msk                   (0x1UL << FLASH_SR_FASTERR_Pos)  /*!< 0x00000200 */
+#define FLASH_SR_FASTERR                       FLASH_SR_FASTERR_Msk
+#define FLASH_SR_RDERR_Pos                     (14U)
+#define FLASH_SR_RDERR_Msk                     (0x1UL << FLASH_SR_RDERR_Pos)    /*!< 0x00004000 */
+#define FLASH_SR_RDERR                         FLASH_SR_RDERR_Msk
+#define FLASH_SR_OPTVERR_Pos                   (15U)
+#define FLASH_SR_OPTVERR_Msk                   (0x1UL << FLASH_SR_OPTVERR_Pos)  /*!< 0x00008000 */
+#define FLASH_SR_OPTVERR                       FLASH_SR_OPTVERR_Msk
+#define FLASH_SR_BSY1_Pos                      (16U)
+#define FLASH_SR_BSY1_Msk                      (0x1UL << FLASH_SR_BSY1_Pos)     /*!< 0x00010000 */
+#define FLASH_SR_BSY1                          FLASH_SR_BSY1_Msk
+#define FLASH_SR_CFGBSY_Pos                    (18U)
+#define FLASH_SR_CFGBSY_Msk                    (0x1UL << FLASH_SR_CFGBSY_Pos)   /*!< 0x00040000 */
+#define FLASH_SR_CFGBSY                        FLASH_SR_CFGBSY_Msk
+
+/*******************  Bits definition for FLASH_CR register  ******************/
+#define FLASH_CR_PG_Pos                        (0U)
+#define FLASH_CR_PG_Msk                        (0x1UL << FLASH_CR_PG_Pos)         /*!< 0x00000001 */
+#define FLASH_CR_PG                            FLASH_CR_PG_Msk
+#define FLASH_CR_PER_Pos                       (1U)
+#define FLASH_CR_PER_Msk                       (0x1UL << FLASH_CR_PER_Pos)        /*!< 0x00000002 */
+#define FLASH_CR_PER                           FLASH_CR_PER_Msk
+#define FLASH_CR_MER1_Pos                      (2U)
+#define FLASH_CR_MER1_Msk                      (0x1UL << FLASH_CR_MER1_Pos)       /*!< 0x00000004 */
+#define FLASH_CR_MER1                          FLASH_CR_MER1_Msk
+#define FLASH_CR_PNB_Pos                       (3U)
+#define FLASH_CR_PNB_Msk                       (0x1FUL << FLASH_CR_PNB_Pos)       /*!< 0x000000F8 */
+#define FLASH_CR_PNB                           FLASH_CR_PNB_Msk
+#define FLASH_CR_STRT_Pos                      (16U)
+#define FLASH_CR_STRT_Msk                      (0x1UL << FLASH_CR_STRT_Pos)       /*!< 0x00010000 */
+#define FLASH_CR_STRT                          FLASH_CR_STRT_Msk
+#define FLASH_CR_OPTSTRT_Pos                   (17U)
+#define FLASH_CR_OPTSTRT_Msk                   (0x1UL << FLASH_CR_OPTSTRT_Pos)    /*!< 0x00020000 */
+#define FLASH_CR_OPTSTRT                       FLASH_CR_OPTSTRT_Msk
+#define FLASH_CR_FSTPG_Pos                     (18U)
+#define FLASH_CR_FSTPG_Msk                     (0x1UL << FLASH_CR_FSTPG_Pos)      /*!< 0x00040000 */
+#define FLASH_CR_FSTPG                         FLASH_CR_FSTPG_Msk
+#define FLASH_CR_EOPIE_Pos                     (24U)
+#define FLASH_CR_EOPIE_Msk                     (0x1UL << FLASH_CR_EOPIE_Pos)      /*!< 0x01000000 */
+#define FLASH_CR_EOPIE                         FLASH_CR_EOPIE_Msk
+#define FLASH_CR_ERRIE_Pos                     (25U)
+#define FLASH_CR_ERRIE_Msk                     (0x1UL << FLASH_CR_ERRIE_Pos)      /*!< 0x02000000 */
+#define FLASH_CR_ERRIE                         FLASH_CR_ERRIE_Msk
+#define FLASH_CR_RDERRIE_Pos                   (26U)
+#define FLASH_CR_RDERRIE_Msk                   (0x1UL << FLASH_CR_RDERRIE_Pos)    /*!< 0x04000000 */
+#define FLASH_CR_RDERRIE                       FLASH_CR_RDERRIE_Msk
+#define FLASH_CR_OBL_LAUNCH_Pos                (27U)
+#define FLASH_CR_OBL_LAUNCH_Msk                (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */
+#define FLASH_CR_OBL_LAUNCH                    FLASH_CR_OBL_LAUNCH_Msk
+#define FLASH_CR_SEC_PROT_Pos                  (28U)
+#define FLASH_CR_SEC_PROT_Msk                  (0x1UL << FLASH_CR_SEC_PROT_Pos)   /*!< 0x10000000 */
+#define FLASH_CR_SEC_PROT                      FLASH_CR_SEC_PROT_Msk
+#define FLASH_CR_OPTLOCK_Pos                   (30U)
+#define FLASH_CR_OPTLOCK_Msk                   (0x1UL << FLASH_CR_OPTLOCK_Pos)    /*!< 0x40000000 */
+#define FLASH_CR_OPTLOCK                       FLASH_CR_OPTLOCK_Msk
+#define FLASH_CR_LOCK_Pos                      (31U)
+#define FLASH_CR_LOCK_Msk                      (0x1UL << FLASH_CR_LOCK_Pos)       /*!< 0x80000000 */
+#define FLASH_CR_LOCK                          FLASH_CR_LOCK_Msk
+
+/*******************  Bits definition for FLASH_ECCR register  ****************/
+#define FLASH_ECCR_ADDR_ECC_Pos                (0U)
+#define FLASH_ECCR_ADDR_ECC_Msk                (0x3FFFUL << FLASH_ECCR_ADDR_ECC_Pos)  /*!< 0x00003FFF */
+#define FLASH_ECCR_ADDR_ECC                    FLASH_ECCR_ADDR_ECC_Msk
+#define FLASH_ECCR_SYSF_ECC_Pos                (20U)
+#define FLASH_ECCR_SYSF_ECC_Msk                (0x1UL << FLASH_ECCR_SYSF_ECC_Pos)     /*!< 0x00100000 */
+#define FLASH_ECCR_SYSF_ECC                    FLASH_ECCR_SYSF_ECC_Msk
+#define FLASH_ECCR_ECCCIE_Pos                  (24U)
+#define FLASH_ECCR_ECCCIE_Msk                  (0x1UL << FLASH_ECCR_ECCCIE_Pos)       /*!< 0x01000000 */
+#define FLASH_ECCR_ECCCIE                      FLASH_ECCR_ECCCIE_Msk
+#define FLASH_ECCR_ECCC_Pos                    (30U)
+#define FLASH_ECCR_ECCC_Msk                    (0x1UL << FLASH_ECCR_ECCC_Pos)         /*!< 0x40000000 */
+#define FLASH_ECCR_ECCC                        FLASH_ECCR_ECCC_Msk
+#define FLASH_ECCR_ECCD_Pos                    (31U)
+#define FLASH_ECCR_ECCD_Msk                    (0x1UL << FLASH_ECCR_ECCD_Pos)         /*!< 0x80000000 */
+#define FLASH_ECCR_ECCD                        FLASH_ECCR_ECCD_Msk
+
+/*******************  Bits definition for FLASH_OPTR register  ****************/
+#define FLASH_OPTR_RDP_Pos                     (0U)
+#define FLASH_OPTR_RDP_Msk                     (0xFFUL << FLASH_OPTR_RDP_Pos)             /*!< 0x000000FF */
+#define FLASH_OPTR_RDP                         FLASH_OPTR_RDP_Msk
+#define FLASH_OPTR_BOR_EN_Pos                  (8U)
+#define FLASH_OPTR_BOR_EN_Msk                  (0x1UL << FLASH_OPTR_BOR_EN_Pos)           /*!< 0x00000100 */
+#define FLASH_OPTR_BOR_EN                      FLASH_OPTR_BOR_EN_Msk
+#define FLASH_OPTR_BORR_LEV_Pos                (9U)
+#define FLASH_OPTR_BORR_LEV_Msk                (0x3UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000600 */
+#define FLASH_OPTR_BORR_LEV                    FLASH_OPTR_BORR_LEV_Msk
+#define FLASH_OPTR_BORR_LEV_0                  (0x1UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000200 */
+#define FLASH_OPTR_BORR_LEV_1                  (0x2UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000400 */
+#define FLASH_OPTR_BORF_LEV_Pos                (11U)
+#define FLASH_OPTR_BORF_LEV_Msk                (0x3UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00001800 */
+#define FLASH_OPTR_BORF_LEV                    FLASH_OPTR_BORF_LEV_Msk
+#define FLASH_OPTR_BORF_LEV_0                  (0x1UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00000800 */
+#define FLASH_OPTR_BORF_LEV_1                  (0x2UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00001000 */
+#define FLASH_OPTR_nRST_STOP_Pos               (13U)
+#define FLASH_OPTR_nRST_STOP_Msk               (0x1UL << FLASH_OPTR_nRST_STOP_Pos)        /*!< 0x00002000 */
+#define FLASH_OPTR_nRST_STOP                   FLASH_OPTR_nRST_STOP_Msk
+#define FLASH_OPTR_nRST_STDBY_Pos              (14U)
+#define FLASH_OPTR_nRST_STDBY_Msk              (0x1UL << FLASH_OPTR_nRST_STDBY_Pos)       /*!< 0x00004000 */
+#define FLASH_OPTR_nRST_STDBY                  FLASH_OPTR_nRST_STDBY_Msk
+#define FLASH_OPTR_nRST_SHDW_Pos               (15U)
+#define FLASH_OPTR_nRST_SHDW_Msk               (0x1UL << FLASH_OPTR_nRST_SHDW_Pos)        /*!< 0x00008000 */
+#define FLASH_OPTR_nRST_SHDW                   FLASH_OPTR_nRST_SHDW_Msk
+#define FLASH_OPTR_IWDG_SW_Pos                 (16U)
+#define FLASH_OPTR_IWDG_SW_Msk                 (0x1UL << FLASH_OPTR_IWDG_SW_Pos)          /*!< 0x00010000 */
+#define FLASH_OPTR_IWDG_SW                     FLASH_OPTR_IWDG_SW_Msk
+#define FLASH_OPTR_IWDG_STOP_Pos               (17U)
+#define FLASH_OPTR_IWDG_STOP_Msk               (0x1UL << FLASH_OPTR_IWDG_STOP_Pos)        /*!< 0x00020000 */
+#define FLASH_OPTR_IWDG_STOP                   FLASH_OPTR_IWDG_STOP_Msk
+#define FLASH_OPTR_IWDG_STDBY_Pos              (18U)
+#define FLASH_OPTR_IWDG_STDBY_Msk              (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos)       /*!< 0x00040000 */
+#define FLASH_OPTR_IWDG_STDBY                  FLASH_OPTR_IWDG_STDBY_Msk
+#define FLASH_OPTR_WWDG_SW_Pos                 (19U)
+#define FLASH_OPTR_WWDG_SW_Msk                 (0x1UL << FLASH_OPTR_WWDG_SW_Pos)          /*!< 0x00080000 */
+#define FLASH_OPTR_WWDG_SW                     FLASH_OPTR_WWDG_SW_Msk
+#define FLASH_OPTR_RAM_PARITY_CHECK_Pos        (22U)
+#define FLASH_OPTR_RAM_PARITY_CHECK_Msk        (0x1UL << FLASH_OPTR_RAM_PARITY_CHECK_Pos) /*!< 0x00400000 */
+#define FLASH_OPTR_RAM_PARITY_CHECK            FLASH_OPTR_RAM_PARITY_CHECK_Msk
+#define FLASH_OPTR_nBOOT_SEL_Pos               (24U)
+#define FLASH_OPTR_nBOOT_SEL_Msk               (0x1UL << FLASH_OPTR_nBOOT_SEL_Pos)        /*!< 0x01000000 */
+#define FLASH_OPTR_nBOOT_SEL                   FLASH_OPTR_nBOOT_SEL_Msk
+#define FLASH_OPTR_nBOOT1_Pos                  (25U)
+#define FLASH_OPTR_nBOOT1_Msk                  (0x1UL << FLASH_OPTR_nBOOT1_Pos)           /*!< 0x02000000 */
+#define FLASH_OPTR_nBOOT1                      FLASH_OPTR_nBOOT1_Msk
+#define FLASH_OPTR_nBOOT0_Pos                  (26U)
+#define FLASH_OPTR_nBOOT0_Msk                  (0x1UL << FLASH_OPTR_nBOOT0_Pos)           /*!< 0x04000000 */
+#define FLASH_OPTR_nBOOT0                      FLASH_OPTR_nBOOT0_Msk
+#define FLASH_OPTR_NRST_MODE_Pos               (27U)
+#define FLASH_OPTR_NRST_MODE_Msk               (0x3UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x18000000 */
+#define FLASH_OPTR_NRST_MODE                   FLASH_OPTR_NRST_MODE_Msk
+#define FLASH_OPTR_NRST_MODE_0                 (0x1UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x08000000 */
+#define FLASH_OPTR_NRST_MODE_1                 (0x2UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x10000000 */
+#define FLASH_OPTR_IRHEN_Pos                   (29U)
+#define FLASH_OPTR_IRHEN_Msk                   (0x1UL << FLASH_OPTR_IRHEN_Pos)            /*!< 0x20000000 */
+#define FLASH_OPTR_IRHEN                       FLASH_OPTR_IRHEN_Msk
+
+/******************  Bits definition for FLASH_PCROP1ASR register  ************/
+#define FLASH_PCROP1ASR_PCROP1A_STRT_Pos       (0U)
+#define FLASH_PCROP1ASR_PCROP1A_STRT_Msk       (0x7FUL << FLASH_PCROP1ASR_PCROP1A_STRT_Pos)   /*!< 0x0000007F */
+#define FLASH_PCROP1ASR_PCROP1A_STRT           FLASH_PCROP1ASR_PCROP1A_STRT_Msk
+
+/******************  Bits definition for FLASH_PCROP1AER register  ************/
+#define FLASH_PCROP1AER_PCROP1A_END_Pos        (0U)
+#define FLASH_PCROP1AER_PCROP1A_END_Msk        (0x7FUL << FLASH_PCROP1AER_PCROP1A_END_Pos)    /*!< 0x0000007F */
+#define FLASH_PCROP1AER_PCROP1A_END            FLASH_PCROP1AER_PCROP1A_END_Msk
+#define FLASH_PCROP1AER_PCROP_RDP_Pos          (31U)
+#define FLASH_PCROP1AER_PCROP_RDP_Msk          (0x1UL << FLASH_PCROP1AER_PCROP_RDP_Pos)       /*!< 0x80000000 */
+#define FLASH_PCROP1AER_PCROP_RDP              FLASH_PCROP1AER_PCROP_RDP_Msk
+
+/******************  Bits definition for FLASH_WRP1AR register  ***************/
+#define FLASH_WRP1AR_WRP1A_STRT_Pos            (0U)
+#define FLASH_WRP1AR_WRP1A_STRT_Msk            (0x1FUL << FLASH_WRP1AR_WRP1A_STRT_Pos) /*!< 0x0000001F */
+#define FLASH_WRP1AR_WRP1A_STRT                FLASH_WRP1AR_WRP1A_STRT_Msk
+#define FLASH_WRP1AR_WRP1A_END_Pos             (16U)
+#define FLASH_WRP1AR_WRP1A_END_Msk             (0x1FUL << FLASH_WRP1AR_WRP1A_END_Pos) /*!< 0x001F0000 */
+#define FLASH_WRP1AR_WRP1A_END                 FLASH_WRP1AR_WRP1A_END_Msk
+
+/******************  Bits definition for FLASH_WRP1BR register  ***************/
+#define FLASH_WRP1BR_WRP1B_STRT_Pos            (0U)
+#define FLASH_WRP1BR_WRP1B_STRT_Msk            (0x1FUL << FLASH_WRP1BR_WRP1B_STRT_Pos) /*!< 0x0000001F */
+#define FLASH_WRP1BR_WRP1B_STRT                FLASH_WRP1BR_WRP1B_STRT_Msk
+#define FLASH_WRP1BR_WRP1B_END_Pos             (16U)
+#define FLASH_WRP1BR_WRP1B_END_Msk             (0x1FUL << FLASH_WRP1BR_WRP1B_END_Pos) /*!< 0x001F0000 */
+#define FLASH_WRP1BR_WRP1B_END                 FLASH_WRP1BR_WRP1B_END_Msk
+
+/******************  Bits definition for FLASH_PCROP1BSR register  ************/
+#define FLASH_PCROP1BSR_PCROP1B_STRT_Pos       (0U)
+#define FLASH_PCROP1BSR_PCROP1B_STRT_Msk       (0x7FUL << FLASH_PCROP1BSR_PCROP1B_STRT_Pos)   /*!< 0x0000007F */
+#define FLASH_PCROP1BSR_PCROP1B_STRT           FLASH_PCROP1BSR_PCROP1B_STRT_Msk
+
+/******************  Bits definition for FLASH_PCROP1BER register  ************/
+#define FLASH_PCROP1BER_PCROP1B_END_Pos        (0U)
+#define FLASH_PCROP1BER_PCROP1B_END_Msk        (0x7FUL << FLASH_PCROP1BER_PCROP1B_END_Pos)    /*!< 0x0000007F */
+#define FLASH_PCROP1BER_PCROP1B_END            FLASH_PCROP1BER_PCROP1B_END_Msk
+
+
+/******************  Bits definition for FLASH_SECR register  *****************/
+#define FLASH_SECR_SEC_SIZE_Pos                (0U)
+#define FLASH_SECR_SEC_SIZE_Msk                (0x3FUL << FLASH_SECR_SEC_SIZE_Pos) /*!< 0x0000003F */
+#define FLASH_SECR_SEC_SIZE                    FLASH_SECR_SEC_SIZE_Msk
+#define FLASH_SECR_BOOT_LOCK_Pos               (16U)
+#define FLASH_SECR_BOOT_LOCK_Msk               (0x1UL << FLASH_SECR_BOOT_LOCK_Pos) /*!< 0x00010000 */
+#define FLASH_SECR_BOOT_LOCK                   FLASH_SECR_BOOT_LOCK_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                            General Purpose I/O                             */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bits definition for GPIO_MODER register  *****************/
+#define GPIO_MODER_MODE0_Pos           (0U)
+#define GPIO_MODER_MODE0_Msk           (0x3UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000003 */
+#define GPIO_MODER_MODE0               GPIO_MODER_MODE0_Msk
+#define GPIO_MODER_MODE0_0             (0x1UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000001 */
+#define GPIO_MODER_MODE0_1             (0x2UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000002 */
+#define GPIO_MODER_MODE1_Pos           (2U)
+#define GPIO_MODER_MODE1_Msk           (0x3UL << GPIO_MODER_MODE1_Pos)          /*!< 0x0000000C */
+#define GPIO_MODER_MODE1               GPIO_MODER_MODE1_Msk
+#define GPIO_MODER_MODE1_0             (0x1UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000004 */
+#define GPIO_MODER_MODE1_1             (0x2UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000008 */
+#define GPIO_MODER_MODE2_Pos           (4U)
+#define GPIO_MODER_MODE2_Msk           (0x3UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000030 */
+#define GPIO_MODER_MODE2               GPIO_MODER_MODE2_Msk
+#define GPIO_MODER_MODE2_0             (0x1UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000010 */
+#define GPIO_MODER_MODE2_1             (0x2UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000020 */
+#define GPIO_MODER_MODE3_Pos           (6U)
+#define GPIO_MODER_MODE3_Msk           (0x3UL << GPIO_MODER_MODE3_Pos)          /*!< 0x000000C0 */
+#define GPIO_MODER_MODE3               GPIO_MODER_MODE3_Msk
+#define GPIO_MODER_MODE3_0             (0x1UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000040 */
+#define GPIO_MODER_MODE3_1             (0x2UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000080 */
+#define GPIO_MODER_MODE4_Pos           (8U)
+#define GPIO_MODER_MODE4_Msk           (0x3UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000300 */
+#define GPIO_MODER_MODE4               GPIO_MODER_MODE4_Msk
+#define GPIO_MODER_MODE4_0             (0x1UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000100 */
+#define GPIO_MODER_MODE4_1             (0x2UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000200 */
+#define GPIO_MODER_MODE5_Pos           (10U)
+#define GPIO_MODER_MODE5_Msk           (0x3UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000C00 */
+#define GPIO_MODER_MODE5               GPIO_MODER_MODE5_Msk
+#define GPIO_MODER_MODE5_0             (0x1UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000400 */
+#define GPIO_MODER_MODE5_1             (0x2UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000800 */
+#define GPIO_MODER_MODE6_Pos           (12U)
+#define GPIO_MODER_MODE6_Msk           (0x3UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00003000 */
+#define GPIO_MODER_MODE6               GPIO_MODER_MODE6_Msk
+#define GPIO_MODER_MODE6_0             (0x1UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00001000 */
+#define GPIO_MODER_MODE6_1             (0x2UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00002000 */
+#define GPIO_MODER_MODE7_Pos           (14U)
+#define GPIO_MODER_MODE7_Msk           (0x3UL << GPIO_MODER_MODE7_Pos)          /*!< 0x0000C000 */
+#define GPIO_MODER_MODE7               GPIO_MODER_MODE7_Msk
+#define GPIO_MODER_MODE7_0             (0x1UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00004000 */
+#define GPIO_MODER_MODE7_1             (0x2UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00008000 */
+#define GPIO_MODER_MODE8_Pos           (16U)
+#define GPIO_MODER_MODE8_Msk           (0x3UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00030000 */
+#define GPIO_MODER_MODE8               GPIO_MODER_MODE8_Msk
+#define GPIO_MODER_MODE8_0             (0x1UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00010000 */
+#define GPIO_MODER_MODE8_1             (0x2UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00020000 */
+#define GPIO_MODER_MODE9_Pos           (18U)
+#define GPIO_MODER_MODE9_Msk           (0x3UL << GPIO_MODER_MODE9_Pos)          /*!< 0x000C0000 */
+#define GPIO_MODER_MODE9               GPIO_MODER_MODE9_Msk
+#define GPIO_MODER_MODE9_0             (0x1UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00040000 */
+#define GPIO_MODER_MODE9_1             (0x2UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00080000 */
+#define GPIO_MODER_MODE10_Pos          (20U)
+#define GPIO_MODER_MODE10_Msk          (0x3UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00300000 */
+#define GPIO_MODER_MODE10              GPIO_MODER_MODE10_Msk
+#define GPIO_MODER_MODE10_0            (0x1UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00100000 */
+#define GPIO_MODER_MODE10_1            (0x2UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00200000 */
+#define GPIO_MODER_MODE11_Pos          (22U)
+#define GPIO_MODER_MODE11_Msk          (0x3UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00C00000 */
+#define GPIO_MODER_MODE11              GPIO_MODER_MODE11_Msk
+#define GPIO_MODER_MODE11_0            (0x1UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00400000 */
+#define GPIO_MODER_MODE11_1            (0x2UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00800000 */
+#define GPIO_MODER_MODE12_Pos          (24U)
+#define GPIO_MODER_MODE12_Msk          (0x3UL << GPIO_MODER_MODE12_Pos)         /*!< 0x03000000 */
+#define GPIO_MODER_MODE12              GPIO_MODER_MODE12_Msk
+#define GPIO_MODER_MODE12_0            (0x1UL << GPIO_MODER_MODE12_Pos)         /*!< 0x01000000 */
+#define GPIO_MODER_MODE12_1            (0x2UL << GPIO_MODER_MODE12_Pos)         /*!< 0x02000000 */
+#define GPIO_MODER_MODE13_Pos          (26U)
+#define GPIO_MODER_MODE13_Msk          (0x3UL << GPIO_MODER_MODE13_Pos)         /*!< 0x0C000000 */
+#define GPIO_MODER_MODE13              GPIO_MODER_MODE13_Msk
+#define GPIO_MODER_MODE13_0            (0x1UL << GPIO_MODER_MODE13_Pos)         /*!< 0x04000000 */
+#define GPIO_MODER_MODE13_1            (0x2UL << GPIO_MODER_MODE13_Pos)         /*!< 0x08000000 */
+#define GPIO_MODER_MODE14_Pos          (28U)
+#define GPIO_MODER_MODE14_Msk          (0x3UL << GPIO_MODER_MODE14_Pos)         /*!< 0x30000000 */
+#define GPIO_MODER_MODE14              GPIO_MODER_MODE14_Msk
+#define GPIO_MODER_MODE14_0            (0x1UL << GPIO_MODER_MODE14_Pos)         /*!< 0x10000000 */
+#define GPIO_MODER_MODE14_1            (0x2UL << GPIO_MODER_MODE14_Pos)         /*!< 0x20000000 */
+#define GPIO_MODER_MODE15_Pos          (30U)
+#define GPIO_MODER_MODE15_Msk          (0x3UL << GPIO_MODER_MODE15_Pos)         /*!< 0xC0000000 */
+#define GPIO_MODER_MODE15              GPIO_MODER_MODE15_Msk
+#define GPIO_MODER_MODE15_0            (0x1UL << GPIO_MODER_MODE15_Pos)         /*!< 0x40000000 */
+#define GPIO_MODER_MODE15_1            (0x2UL << GPIO_MODER_MODE15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_OTYPER register  ****************/
+#define GPIO_OTYPER_OT0_Pos            (0U)
+#define GPIO_OTYPER_OT0_Msk            (0x1UL << GPIO_OTYPER_OT0_Pos)           /*!< 0x00000001 */
+#define GPIO_OTYPER_OT0                GPIO_OTYPER_OT0_Msk
+#define GPIO_OTYPER_OT1_Pos            (1U)
+#define GPIO_OTYPER_OT1_Msk            (0x1UL << GPIO_OTYPER_OT1_Pos)           /*!< 0x00000002 */
+#define GPIO_OTYPER_OT1                GPIO_OTYPER_OT1_Msk
+#define GPIO_OTYPER_OT2_Pos            (2U)
+#define GPIO_OTYPER_OT2_Msk            (0x1UL << GPIO_OTYPER_OT2_Pos)           /*!< 0x00000004 */
+#define GPIO_OTYPER_OT2                GPIO_OTYPER_OT2_Msk
+#define GPIO_OTYPER_OT3_Pos            (3U)
+#define GPIO_OTYPER_OT3_Msk            (0x1UL << GPIO_OTYPER_OT3_Pos)           /*!< 0x00000008 */
+#define GPIO_OTYPER_OT3                GPIO_OTYPER_OT3_Msk
+#define GPIO_OTYPER_OT4_Pos            (4U)
+#define GPIO_OTYPER_OT4_Msk            (0x1UL << GPIO_OTYPER_OT4_Pos)           /*!< 0x00000010 */
+#define GPIO_OTYPER_OT4                GPIO_OTYPER_OT4_Msk
+#define GPIO_OTYPER_OT5_Pos            (5U)
+#define GPIO_OTYPER_OT5_Msk            (0x1UL << GPIO_OTYPER_OT5_Pos)           /*!< 0x00000020 */
+#define GPIO_OTYPER_OT5                GPIO_OTYPER_OT5_Msk
+#define GPIO_OTYPER_OT6_Pos            (6U)
+#define GPIO_OTYPER_OT6_Msk            (0x1UL << GPIO_OTYPER_OT6_Pos)           /*!< 0x00000040 */
+#define GPIO_OTYPER_OT6                GPIO_OTYPER_OT6_Msk
+#define GPIO_OTYPER_OT7_Pos            (7U)
+#define GPIO_OTYPER_OT7_Msk            (0x1UL << GPIO_OTYPER_OT7_Pos)           /*!< 0x00000080 */
+#define GPIO_OTYPER_OT7                GPIO_OTYPER_OT7_Msk
+#define GPIO_OTYPER_OT8_Pos            (8U)
+#define GPIO_OTYPER_OT8_Msk            (0x1UL << GPIO_OTYPER_OT8_Pos)           /*!< 0x00000100 */
+#define GPIO_OTYPER_OT8                GPIO_OTYPER_OT8_Msk
+#define GPIO_OTYPER_OT9_Pos            (9U)
+#define GPIO_OTYPER_OT9_Msk            (0x1UL << GPIO_OTYPER_OT9_Pos)           /*!< 0x00000200 */
+#define GPIO_OTYPER_OT9                GPIO_OTYPER_OT9_Msk
+#define GPIO_OTYPER_OT10_Pos           (10U)
+#define GPIO_OTYPER_OT10_Msk           (0x1UL << GPIO_OTYPER_OT10_Pos)          /*!< 0x00000400 */
+#define GPIO_OTYPER_OT10               GPIO_OTYPER_OT10_Msk
+#define GPIO_OTYPER_OT11_Pos           (11U)
+#define GPIO_OTYPER_OT11_Msk           (0x1UL << GPIO_OTYPER_OT11_Pos)          /*!< 0x00000800 */
+#define GPIO_OTYPER_OT11               GPIO_OTYPER_OT11_Msk
+#define GPIO_OTYPER_OT12_Pos           (12U)
+#define GPIO_OTYPER_OT12_Msk           (0x1UL << GPIO_OTYPER_OT12_Pos)          /*!< 0x00001000 */
+#define GPIO_OTYPER_OT12               GPIO_OTYPER_OT12_Msk
+#define GPIO_OTYPER_OT13_Pos           (13U)
+#define GPIO_OTYPER_OT13_Msk           (0x1UL << GPIO_OTYPER_OT13_Pos)          /*!< 0x00002000 */
+#define GPIO_OTYPER_OT13               GPIO_OTYPER_OT13_Msk
+#define GPIO_OTYPER_OT14_Pos           (14U)
+#define GPIO_OTYPER_OT14_Msk           (0x1UL << GPIO_OTYPER_OT14_Pos)          /*!< 0x00004000 */
+#define GPIO_OTYPER_OT14               GPIO_OTYPER_OT14_Msk
+#define GPIO_OTYPER_OT15_Pos           (15U)
+#define GPIO_OTYPER_OT15_Msk           (0x1UL << GPIO_OTYPER_OT15_Pos)          /*!< 0x00008000 */
+#define GPIO_OTYPER_OT15               GPIO_OTYPER_OT15_Msk
+
+/******************  Bits definition for GPIO_OSPEEDR register  ***************/
+#define GPIO_OSPEEDR_OSPEED0_Pos       (0U)
+#define GPIO_OSPEEDR_OSPEED0_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000003 */
+#define GPIO_OSPEEDR_OSPEED0           GPIO_OSPEEDR_OSPEED0_Msk
+#define GPIO_OSPEEDR_OSPEED0_0         (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000001 */
+#define GPIO_OSPEEDR_OSPEED0_1         (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000002 */
+#define GPIO_OSPEEDR_OSPEED1_Pos       (2U)
+#define GPIO_OSPEEDR_OSPEED1_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x0000000C */
+#define GPIO_OSPEEDR_OSPEED1           GPIO_OSPEEDR_OSPEED1_Msk
+#define GPIO_OSPEEDR_OSPEED1_0         (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000004 */
+#define GPIO_OSPEEDR_OSPEED1_1         (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000008 */
+#define GPIO_OSPEEDR_OSPEED2_Pos       (4U)
+#define GPIO_OSPEEDR_OSPEED2_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000030 */
+#define GPIO_OSPEEDR_OSPEED2           GPIO_OSPEEDR_OSPEED2_Msk
+#define GPIO_OSPEEDR_OSPEED2_0         (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000010 */
+#define GPIO_OSPEEDR_OSPEED2_1         (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000020 */
+#define GPIO_OSPEEDR_OSPEED3_Pos       (6U)
+#define GPIO_OSPEEDR_OSPEED3_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x000000C0 */
+#define GPIO_OSPEEDR_OSPEED3           GPIO_OSPEEDR_OSPEED3_Msk
+#define GPIO_OSPEEDR_OSPEED3_0         (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000040 */
+#define GPIO_OSPEEDR_OSPEED3_1         (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000080 */
+#define GPIO_OSPEEDR_OSPEED4_Pos       (8U)
+#define GPIO_OSPEEDR_OSPEED4_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000300 */
+#define GPIO_OSPEEDR_OSPEED4           GPIO_OSPEEDR_OSPEED4_Msk
+#define GPIO_OSPEEDR_OSPEED4_0         (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000100 */
+#define GPIO_OSPEEDR_OSPEED4_1         (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000200 */
+#define GPIO_OSPEEDR_OSPEED5_Pos       (10U)
+#define GPIO_OSPEEDR_OSPEED5_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000C00 */
+#define GPIO_OSPEEDR_OSPEED5           GPIO_OSPEEDR_OSPEED5_Msk
+#define GPIO_OSPEEDR_OSPEED5_0         (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000400 */
+#define GPIO_OSPEEDR_OSPEED5_1         (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000800 */
+#define GPIO_OSPEEDR_OSPEED6_Pos       (12U)
+#define GPIO_OSPEEDR_OSPEED6_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00003000 */
+#define GPIO_OSPEEDR_OSPEED6           GPIO_OSPEEDR_OSPEED6_Msk
+#define GPIO_OSPEEDR_OSPEED6_0         (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00001000 */
+#define GPIO_OSPEEDR_OSPEED6_1         (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00002000 */
+#define GPIO_OSPEEDR_OSPEED7_Pos       (14U)
+#define GPIO_OSPEEDR_OSPEED7_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x0000C000 */
+#define GPIO_OSPEEDR_OSPEED7           GPIO_OSPEEDR_OSPEED7_Msk
+#define GPIO_OSPEEDR_OSPEED7_0         (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00004000 */
+#define GPIO_OSPEEDR_OSPEED7_1         (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00008000 */
+#define GPIO_OSPEEDR_OSPEED8_Pos       (16U)
+#define GPIO_OSPEEDR_OSPEED8_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00030000 */
+#define GPIO_OSPEEDR_OSPEED8           GPIO_OSPEEDR_OSPEED8_Msk
+#define GPIO_OSPEEDR_OSPEED8_0         (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00010000 */
+#define GPIO_OSPEEDR_OSPEED8_1         (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00020000 */
+#define GPIO_OSPEEDR_OSPEED9_Pos       (18U)
+#define GPIO_OSPEEDR_OSPEED9_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x000C0000 */
+#define GPIO_OSPEEDR_OSPEED9           GPIO_OSPEEDR_OSPEED9_Msk
+#define GPIO_OSPEEDR_OSPEED9_0         (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00040000 */
+#define GPIO_OSPEEDR_OSPEED9_1         (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00080000 */
+#define GPIO_OSPEEDR_OSPEED10_Pos      (20U)
+#define GPIO_OSPEEDR_OSPEED10_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00300000 */
+#define GPIO_OSPEEDR_OSPEED10          GPIO_OSPEEDR_OSPEED10_Msk
+#define GPIO_OSPEEDR_OSPEED10_0        (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00100000 */
+#define GPIO_OSPEEDR_OSPEED10_1        (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00200000 */
+#define GPIO_OSPEEDR_OSPEED11_Pos      (22U)
+#define GPIO_OSPEEDR_OSPEED11_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00C00000 */
+#define GPIO_OSPEEDR_OSPEED11          GPIO_OSPEEDR_OSPEED11_Msk
+#define GPIO_OSPEEDR_OSPEED11_0        (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00400000 */
+#define GPIO_OSPEEDR_OSPEED11_1        (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00800000 */
+#define GPIO_OSPEEDR_OSPEED12_Pos      (24U)
+#define GPIO_OSPEEDR_OSPEED12_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x03000000 */
+#define GPIO_OSPEEDR_OSPEED12          GPIO_OSPEEDR_OSPEED12_Msk
+#define GPIO_OSPEEDR_OSPEED12_0        (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x01000000 */
+#define GPIO_OSPEEDR_OSPEED12_1        (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x02000000 */
+#define GPIO_OSPEEDR_OSPEED13_Pos      (26U)
+#define GPIO_OSPEEDR_OSPEED13_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x0C000000 */
+#define GPIO_OSPEEDR_OSPEED13          GPIO_OSPEEDR_OSPEED13_Msk
+#define GPIO_OSPEEDR_OSPEED13_0        (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x04000000 */
+#define GPIO_OSPEEDR_OSPEED13_1        (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x08000000 */
+#define GPIO_OSPEEDR_OSPEED14_Pos      (28U)
+#define GPIO_OSPEEDR_OSPEED14_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x30000000 */
+#define GPIO_OSPEEDR_OSPEED14          GPIO_OSPEEDR_OSPEED14_Msk
+#define GPIO_OSPEEDR_OSPEED14_0        (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x10000000 */
+#define GPIO_OSPEEDR_OSPEED14_1        (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x20000000 */
+#define GPIO_OSPEEDR_OSPEED15_Pos      (30U)
+#define GPIO_OSPEEDR_OSPEED15_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0xC0000000 */
+#define GPIO_OSPEEDR_OSPEED15          GPIO_OSPEEDR_OSPEED15_Msk
+#define GPIO_OSPEEDR_OSPEED15_0        (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x40000000 */
+#define GPIO_OSPEEDR_OSPEED15_1        (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_PUPDR register  *****************/
+#define GPIO_PUPDR_PUPD0_Pos           (0U)
+#define GPIO_PUPDR_PUPD0_Msk           (0x3UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000003 */
+#define GPIO_PUPDR_PUPD0               GPIO_PUPDR_PUPD0_Msk
+#define GPIO_PUPDR_PUPD0_0             (0x1UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000001 */
+#define GPIO_PUPDR_PUPD0_1             (0x2UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000002 */
+#define GPIO_PUPDR_PUPD1_Pos           (2U)
+#define GPIO_PUPDR_PUPD1_Msk           (0x3UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x0000000C */
+#define GPIO_PUPDR_PUPD1               GPIO_PUPDR_PUPD1_Msk
+#define GPIO_PUPDR_PUPD1_0             (0x1UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000004 */
+#define GPIO_PUPDR_PUPD1_1             (0x2UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000008 */
+#define GPIO_PUPDR_PUPD2_Pos           (4U)
+#define GPIO_PUPDR_PUPD2_Msk           (0x3UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000030 */
+#define GPIO_PUPDR_PUPD2               GPIO_PUPDR_PUPD2_Msk
+#define GPIO_PUPDR_PUPD2_0             (0x1UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000010 */
+#define GPIO_PUPDR_PUPD2_1             (0x2UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000020 */
+#define GPIO_PUPDR_PUPD3_Pos           (6U)
+#define GPIO_PUPDR_PUPD3_Msk           (0x3UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x000000C0 */
+#define GPIO_PUPDR_PUPD3               GPIO_PUPDR_PUPD3_Msk
+#define GPIO_PUPDR_PUPD3_0             (0x1UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000040 */
+#define GPIO_PUPDR_PUPD3_1             (0x2UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000080 */
+#define GPIO_PUPDR_PUPD4_Pos           (8U)
+#define GPIO_PUPDR_PUPD4_Msk           (0x3UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000300 */
+#define GPIO_PUPDR_PUPD4               GPIO_PUPDR_PUPD4_Msk
+#define GPIO_PUPDR_PUPD4_0             (0x1UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000100 */
+#define GPIO_PUPDR_PUPD4_1             (0x2UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000200 */
+#define GPIO_PUPDR_PUPD5_Pos           (10U)
+#define GPIO_PUPDR_PUPD5_Msk           (0x3UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000C00 */
+#define GPIO_PUPDR_PUPD5               GPIO_PUPDR_PUPD5_Msk
+#define GPIO_PUPDR_PUPD5_0             (0x1UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000400 */
+#define GPIO_PUPDR_PUPD5_1             (0x2UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000800 */
+#define GPIO_PUPDR_PUPD6_Pos           (12U)
+#define GPIO_PUPDR_PUPD6_Msk           (0x3UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00003000 */
+#define GPIO_PUPDR_PUPD6               GPIO_PUPDR_PUPD6_Msk
+#define GPIO_PUPDR_PUPD6_0             (0x1UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00001000 */
+#define GPIO_PUPDR_PUPD6_1             (0x2UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00002000 */
+#define GPIO_PUPDR_PUPD7_Pos           (14U)
+#define GPIO_PUPDR_PUPD7_Msk           (0x3UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x0000C000 */
+#define GPIO_PUPDR_PUPD7               GPIO_PUPDR_PUPD7_Msk
+#define GPIO_PUPDR_PUPD7_0             (0x1UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00004000 */
+#define GPIO_PUPDR_PUPD7_1             (0x2UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00008000 */
+#define GPIO_PUPDR_PUPD8_Pos           (16U)
+#define GPIO_PUPDR_PUPD8_Msk           (0x3UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00030000 */
+#define GPIO_PUPDR_PUPD8               GPIO_PUPDR_PUPD8_Msk
+#define GPIO_PUPDR_PUPD8_0             (0x1UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00010000 */
+#define GPIO_PUPDR_PUPD8_1             (0x2UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00020000 */
+#define GPIO_PUPDR_PUPD9_Pos           (18U)
+#define GPIO_PUPDR_PUPD9_Msk           (0x3UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x000C0000 */
+#define GPIO_PUPDR_PUPD9               GPIO_PUPDR_PUPD9_Msk
+#define GPIO_PUPDR_PUPD9_0             (0x1UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00040000 */
+#define GPIO_PUPDR_PUPD9_1             (0x2UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00080000 */
+#define GPIO_PUPDR_PUPD10_Pos          (20U)
+#define GPIO_PUPDR_PUPD10_Msk          (0x3UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00300000 */
+#define GPIO_PUPDR_PUPD10              GPIO_PUPDR_PUPD10_Msk
+#define GPIO_PUPDR_PUPD10_0            (0x1UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00100000 */
+#define GPIO_PUPDR_PUPD10_1            (0x2UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00200000 */
+#define GPIO_PUPDR_PUPD11_Pos          (22U)
+#define GPIO_PUPDR_PUPD11_Msk          (0x3UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00C00000 */
+#define GPIO_PUPDR_PUPD11              GPIO_PUPDR_PUPD11_Msk
+#define GPIO_PUPDR_PUPD11_0            (0x1UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00400000 */
+#define GPIO_PUPDR_PUPD11_1            (0x2UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00800000 */
+#define GPIO_PUPDR_PUPD12_Pos          (24U)
+#define GPIO_PUPDR_PUPD12_Msk          (0x3UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x03000000 */
+#define GPIO_PUPDR_PUPD12              GPIO_PUPDR_PUPD12_Msk
+#define GPIO_PUPDR_PUPD12_0            (0x1UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x01000000 */
+#define GPIO_PUPDR_PUPD12_1            (0x2UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x02000000 */
+#define GPIO_PUPDR_PUPD13_Pos          (26U)
+#define GPIO_PUPDR_PUPD13_Msk          (0x3UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x0C000000 */
+#define GPIO_PUPDR_PUPD13              GPIO_PUPDR_PUPD13_Msk
+#define GPIO_PUPDR_PUPD13_0            (0x1UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x04000000 */
+#define GPIO_PUPDR_PUPD13_1            (0x2UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x08000000 */
+#define GPIO_PUPDR_PUPD14_Pos          (28U)
+#define GPIO_PUPDR_PUPD14_Msk          (0x3UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x30000000 */
+#define GPIO_PUPDR_PUPD14              GPIO_PUPDR_PUPD14_Msk
+#define GPIO_PUPDR_PUPD14_0            (0x1UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x10000000 */
+#define GPIO_PUPDR_PUPD14_1            (0x2UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x20000000 */
+#define GPIO_PUPDR_PUPD15_Pos          (30U)
+#define GPIO_PUPDR_PUPD15_Msk          (0x3UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0xC0000000 */
+#define GPIO_PUPDR_PUPD15              GPIO_PUPDR_PUPD15_Msk
+#define GPIO_PUPDR_PUPD15_0            (0x1UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x40000000 */
+#define GPIO_PUPDR_PUPD15_1            (0x2UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_IDR register  *******************/
+#define GPIO_IDR_ID0_Pos               (0U)
+#define GPIO_IDR_ID0_Msk               (0x1UL << GPIO_IDR_ID0_Pos)              /*!< 0x00000001 */
+#define GPIO_IDR_ID0                   GPIO_IDR_ID0_Msk
+#define GPIO_IDR_ID1_Pos               (1U)
+#define GPIO_IDR_ID1_Msk               (0x1UL << GPIO_IDR_ID1_Pos)              /*!< 0x00000002 */
+#define GPIO_IDR_ID1                   GPIO_IDR_ID1_Msk
+#define GPIO_IDR_ID2_Pos               (2U)
+#define GPIO_IDR_ID2_Msk               (0x1UL << GPIO_IDR_ID2_Pos)              /*!< 0x00000004 */
+#define GPIO_IDR_ID2                   GPIO_IDR_ID2_Msk
+#define GPIO_IDR_ID3_Pos               (3U)
+#define GPIO_IDR_ID3_Msk               (0x1UL << GPIO_IDR_ID3_Pos)              /*!< 0x00000008 */
+#define GPIO_IDR_ID3                   GPIO_IDR_ID3_Msk
+#define GPIO_IDR_ID4_Pos               (4U)
+#define GPIO_IDR_ID4_Msk               (0x1UL << GPIO_IDR_ID4_Pos)              /*!< 0x00000010 */
+#define GPIO_IDR_ID4                   GPIO_IDR_ID4_Msk
+#define GPIO_IDR_ID5_Pos               (5U)
+#define GPIO_IDR_ID5_Msk               (0x1UL << GPIO_IDR_ID5_Pos)              /*!< 0x00000020 */
+#define GPIO_IDR_ID5                   GPIO_IDR_ID5_Msk
+#define GPIO_IDR_ID6_Pos               (6U)
+#define GPIO_IDR_ID6_Msk               (0x1UL << GPIO_IDR_ID6_Pos)              /*!< 0x00000040 */
+#define GPIO_IDR_ID6                   GPIO_IDR_ID6_Msk
+#define GPIO_IDR_ID7_Pos               (7U)
+#define GPIO_IDR_ID7_Msk               (0x1UL << GPIO_IDR_ID7_Pos)              /*!< 0x00000080 */
+#define GPIO_IDR_ID7                   GPIO_IDR_ID7_Msk
+#define GPIO_IDR_ID8_Pos               (8U)
+#define GPIO_IDR_ID8_Msk               (0x1UL << GPIO_IDR_ID8_Pos)              /*!< 0x00000100 */
+#define GPIO_IDR_ID8                   GPIO_IDR_ID8_Msk
+#define GPIO_IDR_ID9_Pos               (9U)
+#define GPIO_IDR_ID9_Msk               (0x1UL << GPIO_IDR_ID9_Pos)              /*!< 0x00000200 */
+#define GPIO_IDR_ID9                   GPIO_IDR_ID9_Msk
+#define GPIO_IDR_ID10_Pos              (10U)
+#define GPIO_IDR_ID10_Msk              (0x1UL << GPIO_IDR_ID10_Pos)             /*!< 0x00000400 */
+#define GPIO_IDR_ID10                  GPIO_IDR_ID10_Msk
+#define GPIO_IDR_ID11_Pos              (11U)
+#define GPIO_IDR_ID11_Msk              (0x1UL << GPIO_IDR_ID11_Pos)             /*!< 0x00000800 */
+#define GPIO_IDR_ID11                  GPIO_IDR_ID11_Msk
+#define GPIO_IDR_ID12_Pos              (12U)
+#define GPIO_IDR_ID12_Msk              (0x1UL << GPIO_IDR_ID12_Pos)             /*!< 0x00001000 */
+#define GPIO_IDR_ID12                  GPIO_IDR_ID12_Msk
+#define GPIO_IDR_ID13_Pos              (13U)
+#define GPIO_IDR_ID13_Msk              (0x1UL << GPIO_IDR_ID13_Pos)             /*!< 0x00002000 */
+#define GPIO_IDR_ID13                  GPIO_IDR_ID13_Msk
+#define GPIO_IDR_ID14_Pos              (14U)
+#define GPIO_IDR_ID14_Msk              (0x1UL << GPIO_IDR_ID14_Pos)             /*!< 0x00004000 */
+#define GPIO_IDR_ID14                  GPIO_IDR_ID14_Msk
+#define GPIO_IDR_ID15_Pos              (15U)
+#define GPIO_IDR_ID15_Msk              (0x1UL << GPIO_IDR_ID15_Pos)             /*!< 0x00008000 */
+#define GPIO_IDR_ID15                  GPIO_IDR_ID15_Msk
+
+/******************  Bits definition for GPIO_ODR register  *******************/
+#define GPIO_ODR_OD0_Pos               (0U)
+#define GPIO_ODR_OD0_Msk               (0x1UL << GPIO_ODR_OD0_Pos)              /*!< 0x00000001 */
+#define GPIO_ODR_OD0                   GPIO_ODR_OD0_Msk
+#define GPIO_ODR_OD1_Pos               (1U)
+#define GPIO_ODR_OD1_Msk               (0x1UL << GPIO_ODR_OD1_Pos)              /*!< 0x00000002 */
+#define GPIO_ODR_OD1                   GPIO_ODR_OD1_Msk
+#define GPIO_ODR_OD2_Pos               (2U)
+#define GPIO_ODR_OD2_Msk               (0x1UL << GPIO_ODR_OD2_Pos)              /*!< 0x00000004 */
+#define GPIO_ODR_OD2                   GPIO_ODR_OD2_Msk
+#define GPIO_ODR_OD3_Pos               (3U)
+#define GPIO_ODR_OD3_Msk               (0x1UL << GPIO_ODR_OD3_Pos)              /*!< 0x00000008 */
+#define GPIO_ODR_OD3                   GPIO_ODR_OD3_Msk
+#define GPIO_ODR_OD4_Pos               (4U)
+#define GPIO_ODR_OD4_Msk               (0x1UL << GPIO_ODR_OD4_Pos)              /*!< 0x00000010 */
+#define GPIO_ODR_OD4                   GPIO_ODR_OD4_Msk
+#define GPIO_ODR_OD5_Pos               (5U)
+#define GPIO_ODR_OD5_Msk               (0x1UL << GPIO_ODR_OD5_Pos)              /*!< 0x00000020 */
+#define GPIO_ODR_OD5                   GPIO_ODR_OD5_Msk
+#define GPIO_ODR_OD6_Pos               (6U)
+#define GPIO_ODR_OD6_Msk               (0x1UL << GPIO_ODR_OD6_Pos)              /*!< 0x00000040 */
+#define GPIO_ODR_OD6                   GPIO_ODR_OD6_Msk
+#define GPIO_ODR_OD7_Pos               (7U)
+#define GPIO_ODR_OD7_Msk               (0x1UL << GPIO_ODR_OD7_Pos)              /*!< 0x00000080 */
+#define GPIO_ODR_OD7                   GPIO_ODR_OD7_Msk
+#define GPIO_ODR_OD8_Pos               (8U)
+#define GPIO_ODR_OD8_Msk               (0x1UL << GPIO_ODR_OD8_Pos)              /*!< 0x00000100 */
+#define GPIO_ODR_OD8                   GPIO_ODR_OD8_Msk
+#define GPIO_ODR_OD9_Pos               (9U)
+#define GPIO_ODR_OD9_Msk               (0x1UL << GPIO_ODR_OD9_Pos)              /*!< 0x00000200 */
+#define GPIO_ODR_OD9                   GPIO_ODR_OD9_Msk
+#define GPIO_ODR_OD10_Pos              (10U)
+#define GPIO_ODR_OD10_Msk              (0x1UL << GPIO_ODR_OD10_Pos)             /*!< 0x00000400 */
+#define GPIO_ODR_OD10                  GPIO_ODR_OD10_Msk
+#define GPIO_ODR_OD11_Pos              (11U)
+#define GPIO_ODR_OD11_Msk              (0x1UL << GPIO_ODR_OD11_Pos)             /*!< 0x00000800 */
+#define GPIO_ODR_OD11                  GPIO_ODR_OD11_Msk
+#define GPIO_ODR_OD12_Pos              (12U)
+#define GPIO_ODR_OD12_Msk              (0x1UL << GPIO_ODR_OD12_Pos)             /*!< 0x00001000 */
+#define GPIO_ODR_OD12                  GPIO_ODR_OD12_Msk
+#define GPIO_ODR_OD13_Pos              (13U)
+#define GPIO_ODR_OD13_Msk              (0x1UL << GPIO_ODR_OD13_Pos)             /*!< 0x00002000 */
+#define GPIO_ODR_OD13                  GPIO_ODR_OD13_Msk
+#define GPIO_ODR_OD14_Pos              (14U)
+#define GPIO_ODR_OD14_Msk              (0x1UL << GPIO_ODR_OD14_Pos)             /*!< 0x00004000 */
+#define GPIO_ODR_OD14                  GPIO_ODR_OD14_Msk
+#define GPIO_ODR_OD15_Pos              (15U)
+#define GPIO_ODR_OD15_Msk              (0x1UL << GPIO_ODR_OD15_Pos)             /*!< 0x00008000 */
+#define GPIO_ODR_OD15                  GPIO_ODR_OD15_Msk
+
+/******************  Bits definition for GPIO_BSRR register  ******************/
+#define GPIO_BSRR_BS0_Pos              (0U)
+#define GPIO_BSRR_BS0_Msk              (0x1UL << GPIO_BSRR_BS0_Pos)             /*!< 0x00000001 */
+#define GPIO_BSRR_BS0                  GPIO_BSRR_BS0_Msk
+#define GPIO_BSRR_BS1_Pos              (1U)
+#define GPIO_BSRR_BS1_Msk              (0x1UL << GPIO_BSRR_BS1_Pos)             /*!< 0x00000002 */
+#define GPIO_BSRR_BS1                  GPIO_BSRR_BS1_Msk
+#define GPIO_BSRR_BS2_Pos              (2U)
+#define GPIO_BSRR_BS2_Msk              (0x1UL << GPIO_BSRR_BS2_Pos)             /*!< 0x00000004 */
+#define GPIO_BSRR_BS2                  GPIO_BSRR_BS2_Msk
+#define GPIO_BSRR_BS3_Pos              (3U)
+#define GPIO_BSRR_BS3_Msk              (0x1UL << GPIO_BSRR_BS3_Pos)             /*!< 0x00000008 */
+#define GPIO_BSRR_BS3                  GPIO_BSRR_BS3_Msk
+#define GPIO_BSRR_BS4_Pos              (4U)
+#define GPIO_BSRR_BS4_Msk              (0x1UL << GPIO_BSRR_BS4_Pos)             /*!< 0x00000010 */
+#define GPIO_BSRR_BS4                  GPIO_BSRR_BS4_Msk
+#define GPIO_BSRR_BS5_Pos              (5U)
+#define GPIO_BSRR_BS5_Msk              (0x1UL << GPIO_BSRR_BS5_Pos)             /*!< 0x00000020 */
+#define GPIO_BSRR_BS5                  GPIO_BSRR_BS5_Msk
+#define GPIO_BSRR_BS6_Pos              (6U)
+#define GPIO_BSRR_BS6_Msk              (0x1UL << GPIO_BSRR_BS6_Pos)             /*!< 0x00000040 */
+#define GPIO_BSRR_BS6                  GPIO_BSRR_BS6_Msk
+#define GPIO_BSRR_BS7_Pos              (7U)
+#define GPIO_BSRR_BS7_Msk              (0x1UL << GPIO_BSRR_BS7_Pos)             /*!< 0x00000080 */
+#define GPIO_BSRR_BS7                  GPIO_BSRR_BS7_Msk
+#define GPIO_BSRR_BS8_Pos              (8U)
+#define GPIO_BSRR_BS8_Msk              (0x1UL << GPIO_BSRR_BS8_Pos)             /*!< 0x00000100 */
+#define GPIO_BSRR_BS8                  GPIO_BSRR_BS8_Msk
+#define GPIO_BSRR_BS9_Pos              (9U)
+#define GPIO_BSRR_BS9_Msk              (0x1UL << GPIO_BSRR_BS9_Pos)             /*!< 0x00000200 */
+#define GPIO_BSRR_BS9                  GPIO_BSRR_BS9_Msk
+#define GPIO_BSRR_BS10_Pos             (10U)
+#define GPIO_BSRR_BS10_Msk             (0x1UL << GPIO_BSRR_BS10_Pos)            /*!< 0x00000400 */
+#define GPIO_BSRR_BS10                 GPIO_BSRR_BS10_Msk
+#define GPIO_BSRR_BS11_Pos             (11U)
+#define GPIO_BSRR_BS11_Msk             (0x1UL << GPIO_BSRR_BS11_Pos)            /*!< 0x00000800 */
+#define GPIO_BSRR_BS11                 GPIO_BSRR_BS11_Msk
+#define GPIO_BSRR_BS12_Pos             (12U)
+#define GPIO_BSRR_BS12_Msk             (0x1UL << GPIO_BSRR_BS12_Pos)            /*!< 0x00001000 */
+#define GPIO_BSRR_BS12                 GPIO_BSRR_BS12_Msk
+#define GPIO_BSRR_BS13_Pos             (13U)
+#define GPIO_BSRR_BS13_Msk             (0x1UL << GPIO_BSRR_BS13_Pos)            /*!< 0x00002000 */
+#define GPIO_BSRR_BS13                 GPIO_BSRR_BS13_Msk
+#define GPIO_BSRR_BS14_Pos             (14U)
+#define GPIO_BSRR_BS14_Msk             (0x1UL << GPIO_BSRR_BS14_Pos)            /*!< 0x00004000 */
+#define GPIO_BSRR_BS14                 GPIO_BSRR_BS14_Msk
+#define GPIO_BSRR_BS15_Pos             (15U)
+#define GPIO_BSRR_BS15_Msk             (0x1UL << GPIO_BSRR_BS15_Pos)            /*!< 0x00008000 */
+#define GPIO_BSRR_BS15                 GPIO_BSRR_BS15_Msk
+#define GPIO_BSRR_BR0_Pos              (16U)
+#define GPIO_BSRR_BR0_Msk              (0x1UL << GPIO_BSRR_BR0_Pos)             /*!< 0x00010000 */
+#define GPIO_BSRR_BR0                  GPIO_BSRR_BR0_Msk
+#define GPIO_BSRR_BR1_Pos              (17U)
+#define GPIO_BSRR_BR1_Msk              (0x1UL << GPIO_BSRR_BR1_Pos)             /*!< 0x00020000 */
+#define GPIO_BSRR_BR1                  GPIO_BSRR_BR1_Msk
+#define GPIO_BSRR_BR2_Pos              (18U)
+#define GPIO_BSRR_BR2_Msk              (0x1UL << GPIO_BSRR_BR2_Pos)             /*!< 0x00040000 */
+#define GPIO_BSRR_BR2                  GPIO_BSRR_BR2_Msk
+#define GPIO_BSRR_BR3_Pos              (19U)
+#define GPIO_BSRR_BR3_Msk              (0x1UL << GPIO_BSRR_BR3_Pos)             /*!< 0x00080000 */
+#define GPIO_BSRR_BR3                  GPIO_BSRR_BR3_Msk
+#define GPIO_BSRR_BR4_Pos              (20U)
+#define GPIO_BSRR_BR4_Msk              (0x1UL << GPIO_BSRR_BR4_Pos)             /*!< 0x00100000 */
+#define GPIO_BSRR_BR4                  GPIO_BSRR_BR4_Msk
+#define GPIO_BSRR_BR5_Pos              (21U)
+#define GPIO_BSRR_BR5_Msk              (0x1UL << GPIO_BSRR_BR5_Pos)             /*!< 0x00200000 */
+#define GPIO_BSRR_BR5                  GPIO_BSRR_BR5_Msk
+#define GPIO_BSRR_BR6_Pos              (22U)
+#define GPIO_BSRR_BR6_Msk              (0x1UL << GPIO_BSRR_BR6_Pos)             /*!< 0x00400000 */
+#define GPIO_BSRR_BR6                  GPIO_BSRR_BR6_Msk
+#define GPIO_BSRR_BR7_Pos              (23U)
+#define GPIO_BSRR_BR7_Msk              (0x1UL << GPIO_BSRR_BR7_Pos)             /*!< 0x00800000 */
+#define GPIO_BSRR_BR7                  GPIO_BSRR_BR7_Msk
+#define GPIO_BSRR_BR8_Pos              (24U)
+#define GPIO_BSRR_BR8_Msk              (0x1UL << GPIO_BSRR_BR8_Pos)             /*!< 0x01000000 */
+#define GPIO_BSRR_BR8                  GPIO_BSRR_BR8_Msk
+#define GPIO_BSRR_BR9_Pos              (25U)
+#define GPIO_BSRR_BR9_Msk              (0x1UL << GPIO_BSRR_BR9_Pos)             /*!< 0x02000000 */
+#define GPIO_BSRR_BR9                  GPIO_BSRR_BR9_Msk
+#define GPIO_BSRR_BR10_Pos             (26U)
+#define GPIO_BSRR_BR10_Msk             (0x1UL << GPIO_BSRR_BR10_Pos)            /*!< 0x04000000 */
+#define GPIO_BSRR_BR10                 GPIO_BSRR_BR10_Msk
+#define GPIO_BSRR_BR11_Pos             (27U)
+#define GPIO_BSRR_BR11_Msk             (0x1UL << GPIO_BSRR_BR11_Pos)            /*!< 0x08000000 */
+#define GPIO_BSRR_BR11                 GPIO_BSRR_BR11_Msk
+#define GPIO_BSRR_BR12_Pos             (28U)
+#define GPIO_BSRR_BR12_Msk             (0x1UL << GPIO_BSRR_BR12_Pos)            /*!< 0x10000000 */
+#define GPIO_BSRR_BR12                 GPIO_BSRR_BR12_Msk
+#define GPIO_BSRR_BR13_Pos             (29U)
+#define GPIO_BSRR_BR13_Msk             (0x1UL << GPIO_BSRR_BR13_Pos)            /*!< 0x20000000 */
+#define GPIO_BSRR_BR13                 GPIO_BSRR_BR13_Msk
+#define GPIO_BSRR_BR14_Pos             (30U)
+#define GPIO_BSRR_BR14_Msk             (0x1UL << GPIO_BSRR_BR14_Pos)            /*!< 0x40000000 */
+#define GPIO_BSRR_BR14                 GPIO_BSRR_BR14_Msk
+#define GPIO_BSRR_BR15_Pos             (31U)
+#define GPIO_BSRR_BR15_Msk             (0x1UL << GPIO_BSRR_BR15_Pos)            /*!< 0x80000000 */
+#define GPIO_BSRR_BR15                 GPIO_BSRR_BR15_Msk
+
+/****************** Bit definition for GPIO_LCKR register *********************/
+#define GPIO_LCKR_LCK0_Pos             (0U)
+#define GPIO_LCKR_LCK0_Msk             (0x1UL << GPIO_LCKR_LCK0_Pos)            /*!< 0x00000001 */
+#define GPIO_LCKR_LCK0                 GPIO_LCKR_LCK0_Msk
+#define GPIO_LCKR_LCK1_Pos             (1U)
+#define GPIO_LCKR_LCK1_Msk             (0x1UL << GPIO_LCKR_LCK1_Pos)            /*!< 0x00000002 */
+#define GPIO_LCKR_LCK1                 GPIO_LCKR_LCK1_Msk
+#define GPIO_LCKR_LCK2_Pos             (2U)
+#define GPIO_LCKR_LCK2_Msk             (0x1UL << GPIO_LCKR_LCK2_Pos)            /*!< 0x00000004 */
+#define GPIO_LCKR_LCK2                 GPIO_LCKR_LCK2_Msk
+#define GPIO_LCKR_LCK3_Pos             (3U)
+#define GPIO_LCKR_LCK3_Msk             (0x1UL << GPIO_LCKR_LCK3_Pos)            /*!< 0x00000008 */
+#define GPIO_LCKR_LCK3                 GPIO_LCKR_LCK3_Msk
+#define GPIO_LCKR_LCK4_Pos             (4U)
+#define GPIO_LCKR_LCK4_Msk             (0x1UL << GPIO_LCKR_LCK4_Pos)            /*!< 0x00000010 */
+#define GPIO_LCKR_LCK4                 GPIO_LCKR_LCK4_Msk
+#define GPIO_LCKR_LCK5_Pos             (5U)
+#define GPIO_LCKR_LCK5_Msk             (0x1UL << GPIO_LCKR_LCK5_Pos)            /*!< 0x00000020 */
+#define GPIO_LCKR_LCK5                 GPIO_LCKR_LCK5_Msk
+#define GPIO_LCKR_LCK6_Pos             (6U)
+#define GPIO_LCKR_LCK6_Msk             (0x1UL << GPIO_LCKR_LCK6_Pos)            /*!< 0x00000040 */
+#define GPIO_LCKR_LCK6                 GPIO_LCKR_LCK6_Msk
+#define GPIO_LCKR_LCK7_Pos             (7U)
+#define GPIO_LCKR_LCK7_Msk             (0x1UL << GPIO_LCKR_LCK7_Pos)            /*!< 0x00000080 */
+#define GPIO_LCKR_LCK7                 GPIO_LCKR_LCK7_Msk
+#define GPIO_LCKR_LCK8_Pos             (8U)
+#define GPIO_LCKR_LCK8_Msk             (0x1UL << GPIO_LCKR_LCK8_Pos)            /*!< 0x00000100 */
+#define GPIO_LCKR_LCK8                 GPIO_LCKR_LCK8_Msk
+#define GPIO_LCKR_LCK9_Pos             (9U)
+#define GPIO_LCKR_LCK9_Msk             (0x1UL << GPIO_LCKR_LCK9_Pos)            /*!< 0x00000200 */
+#define GPIO_LCKR_LCK9                 GPIO_LCKR_LCK9_Msk
+#define GPIO_LCKR_LCK10_Pos            (10U)
+#define GPIO_LCKR_LCK10_Msk            (0x1UL << GPIO_LCKR_LCK10_Pos)           /*!< 0x00000400 */
+#define GPIO_LCKR_LCK10                GPIO_LCKR_LCK10_Msk
+#define GPIO_LCKR_LCK11_Pos            (11U)
+#define GPIO_LCKR_LCK11_Msk            (0x1UL << GPIO_LCKR_LCK11_Pos)           /*!< 0x00000800 */
+#define GPIO_LCKR_LCK11                GPIO_LCKR_LCK11_Msk
+#define GPIO_LCKR_LCK12_Pos            (12U)
+#define GPIO_LCKR_LCK12_Msk            (0x1UL << GPIO_LCKR_LCK12_Pos)           /*!< 0x00001000 */
+#define GPIO_LCKR_LCK12                GPIO_LCKR_LCK12_Msk
+#define GPIO_LCKR_LCK13_Pos            (13U)
+#define GPIO_LCKR_LCK13_Msk            (0x1UL << GPIO_LCKR_LCK13_Pos)           /*!< 0x00002000 */
+#define GPIO_LCKR_LCK13                GPIO_LCKR_LCK13_Msk
+#define GPIO_LCKR_LCK14_Pos            (14U)
+#define GPIO_LCKR_LCK14_Msk            (0x1UL << GPIO_LCKR_LCK14_Pos)           /*!< 0x00004000 */
+#define GPIO_LCKR_LCK14                GPIO_LCKR_LCK14_Msk
+#define GPIO_LCKR_LCK15_Pos            (15U)
+#define GPIO_LCKR_LCK15_Msk            (0x1UL << GPIO_LCKR_LCK15_Pos)           /*!< 0x00008000 */
+#define GPIO_LCKR_LCK15                GPIO_LCKR_LCK15_Msk
+#define GPIO_LCKR_LCKK_Pos             (16U)
+#define GPIO_LCKR_LCKK_Msk             (0x1UL << GPIO_LCKR_LCKK_Pos)            /*!< 0x00010000 */
+#define GPIO_LCKR_LCKK                 GPIO_LCKR_LCKK_Msk
+
+/****************** Bit definition for GPIO_AFRL register *********************/
+#define GPIO_AFRL_AFSEL0_Pos           (0U)
+#define GPIO_AFRL_AFSEL0_Msk           (0xFUL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRL_AFSEL0               GPIO_AFRL_AFSEL0_Msk
+#define GPIO_AFRL_AFSEL0_0             (0x1UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRL_AFSEL0_1             (0x2UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRL_AFSEL0_2             (0x4UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRL_AFSEL0_3             (0x8UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRL_AFSEL1_Pos           (4U)
+#define GPIO_AFRL_AFSEL1_Msk           (0xFUL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRL_AFSEL1               GPIO_AFRL_AFSEL1_Msk
+#define GPIO_AFRL_AFSEL1_0             (0x1UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRL_AFSEL1_1             (0x2UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRL_AFSEL1_2             (0x4UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRL_AFSEL1_3             (0x8UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRL_AFSEL2_Pos           (8U)
+#define GPIO_AFRL_AFSEL2_Msk           (0xFUL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000F00 */
+#define GPIO_AFRL_AFSEL2               GPIO_AFRL_AFSEL2_Msk
+#define GPIO_AFRL_AFSEL2_0             (0x1UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000100 */
+#define GPIO_AFRL_AFSEL2_1             (0x2UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000200 */
+#define GPIO_AFRL_AFSEL2_2             (0x4UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000400 */
+#define GPIO_AFRL_AFSEL2_3             (0x8UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000800 */
+#define GPIO_AFRL_AFSEL3_Pos           (12U)
+#define GPIO_AFRL_AFSEL3_Msk           (0xFUL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x0000F000 */
+#define GPIO_AFRL_AFSEL3               GPIO_AFRL_AFSEL3_Msk
+#define GPIO_AFRL_AFSEL3_0             (0x1UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00001000 */
+#define GPIO_AFRL_AFSEL3_1             (0x2UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00002000 */
+#define GPIO_AFRL_AFSEL3_2             (0x4UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00004000 */
+#define GPIO_AFRL_AFSEL3_3             (0x8UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00008000 */
+#define GPIO_AFRL_AFSEL4_Pos           (16U)
+#define GPIO_AFRL_AFSEL4_Msk           (0xFUL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x000F0000 */
+#define GPIO_AFRL_AFSEL4               GPIO_AFRL_AFSEL4_Msk
+#define GPIO_AFRL_AFSEL4_0             (0x1UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00010000 */
+#define GPIO_AFRL_AFSEL4_1             (0x2UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00020000 */
+#define GPIO_AFRL_AFSEL4_2             (0x4UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00040000 */
+#define GPIO_AFRL_AFSEL4_3             (0x8UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00080000 */
+#define GPIO_AFRL_AFSEL5_Pos           (20U)
+#define GPIO_AFRL_AFSEL5_Msk           (0xFUL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00F00000 */
+#define GPIO_AFRL_AFSEL5               GPIO_AFRL_AFSEL5_Msk
+#define GPIO_AFRL_AFSEL5_0             (0x1UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00100000 */
+#define GPIO_AFRL_AFSEL5_1             (0x2UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00200000 */
+#define GPIO_AFRL_AFSEL5_2             (0x4UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00400000 */
+#define GPIO_AFRL_AFSEL5_3             (0x8UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00800000 */
+#define GPIO_AFRL_AFSEL6_Pos           (24U)
+#define GPIO_AFRL_AFSEL6_Msk           (0xFUL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x0F000000 */
+#define GPIO_AFRL_AFSEL6               GPIO_AFRL_AFSEL6_Msk
+#define GPIO_AFRL_AFSEL6_0             (0x1UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x01000000 */
+#define GPIO_AFRL_AFSEL6_1             (0x2UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x02000000 */
+#define GPIO_AFRL_AFSEL6_2             (0x4UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x04000000 */
+#define GPIO_AFRL_AFSEL6_3             (0x8UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x08000000 */
+#define GPIO_AFRL_AFSEL7_Pos           (28U)
+#define GPIO_AFRL_AFSEL7_Msk           (0xFUL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0xF0000000 */
+#define GPIO_AFRL_AFSEL7               GPIO_AFRL_AFSEL7_Msk
+#define GPIO_AFRL_AFSEL7_0             (0x1UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x10000000 */
+#define GPIO_AFRL_AFSEL7_1             (0x2UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x20000000 */
+#define GPIO_AFRL_AFSEL7_2             (0x4UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x40000000 */
+#define GPIO_AFRL_AFSEL7_3             (0x8UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x80000000 */
+
+/****************** Bit definition for GPIO_AFRH register *********************/
+#define GPIO_AFRH_AFSEL8_Pos           (0U)
+#define GPIO_AFRH_AFSEL8_Msk           (0xFUL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRH_AFSEL8               GPIO_AFRH_AFSEL8_Msk
+#define GPIO_AFRH_AFSEL8_0             (0x1UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRH_AFSEL8_1             (0x2UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRH_AFSEL8_2             (0x4UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRH_AFSEL8_3             (0x8UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRH_AFSEL9_Pos           (4U)
+#define GPIO_AFRH_AFSEL9_Msk           (0xFUL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRH_AFSEL9               GPIO_AFRH_AFSEL9_Msk
+#define GPIO_AFRH_AFSEL9_0             (0x1UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRH_AFSEL9_1             (0x2UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRH_AFSEL9_2             (0x4UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRH_AFSEL9_3             (0x8UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRH_AFSEL10_Pos          (8U)
+#define GPIO_AFRH_AFSEL10_Msk          (0xFUL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000F00 */
+#define GPIO_AFRH_AFSEL10              GPIO_AFRH_AFSEL10_Msk
+#define GPIO_AFRH_AFSEL10_0            (0x1UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000100 */
+#define GPIO_AFRH_AFSEL10_1            (0x2UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000200 */
+#define GPIO_AFRH_AFSEL10_2            (0x4UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000400 */
+#define GPIO_AFRH_AFSEL10_3            (0x8UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000800 */
+#define GPIO_AFRH_AFSEL11_Pos          (12U)
+#define GPIO_AFRH_AFSEL11_Msk          (0xFUL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x0000F000 */
+#define GPIO_AFRH_AFSEL11              GPIO_AFRH_AFSEL11_Msk
+#define GPIO_AFRH_AFSEL11_0            (0x1UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00001000 */
+#define GPIO_AFRH_AFSEL11_1            (0x2UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00002000 */
+#define GPIO_AFRH_AFSEL11_2            (0x4UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00004000 */
+#define GPIO_AFRH_AFSEL11_3            (0x8UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00008000 */
+#define GPIO_AFRH_AFSEL12_Pos          (16U)
+#define GPIO_AFRH_AFSEL12_Msk          (0xFUL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x000F0000 */
+#define GPIO_AFRH_AFSEL12              GPIO_AFRH_AFSEL12_Msk
+#define GPIO_AFRH_AFSEL12_0            (0x1UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00010000 */
+#define GPIO_AFRH_AFSEL12_1            (0x2UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00020000 */
+#define GPIO_AFRH_AFSEL12_2            (0x4UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00040000 */
+#define GPIO_AFRH_AFSEL12_3            (0x8UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00080000 */
+#define GPIO_AFRH_AFSEL13_Pos          (20U)
+#define GPIO_AFRH_AFSEL13_Msk          (0xFUL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00F00000 */
+#define GPIO_AFRH_AFSEL13              GPIO_AFRH_AFSEL13_Msk
+#define GPIO_AFRH_AFSEL13_0            (0x1UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00100000 */
+#define GPIO_AFRH_AFSEL13_1            (0x2UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00200000 */
+#define GPIO_AFRH_AFSEL13_2            (0x4UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00400000 */
+#define GPIO_AFRH_AFSEL13_3            (0x8UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00800000 */
+#define GPIO_AFRH_AFSEL14_Pos          (24U)
+#define GPIO_AFRH_AFSEL14_Msk          (0xFUL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x0F000000 */
+#define GPIO_AFRH_AFSEL14              GPIO_AFRH_AFSEL14_Msk
+#define GPIO_AFRH_AFSEL14_0            (0x1UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x01000000 */
+#define GPIO_AFRH_AFSEL14_1            (0x2UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x02000000 */
+#define GPIO_AFRH_AFSEL14_2            (0x4UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x04000000 */
+#define GPIO_AFRH_AFSEL14_3            (0x8UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x08000000 */
+#define GPIO_AFRH_AFSEL15_Pos          (28U)
+#define GPIO_AFRH_AFSEL15_Msk          (0xFUL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0xF0000000 */
+#define GPIO_AFRH_AFSEL15              GPIO_AFRH_AFSEL15_Msk
+#define GPIO_AFRH_AFSEL15_0            (0x1UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x10000000 */
+#define GPIO_AFRH_AFSEL15_1            (0x2UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x20000000 */
+#define GPIO_AFRH_AFSEL15_2            (0x4UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x40000000 */
+#define GPIO_AFRH_AFSEL15_3            (0x8UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_BRR register  ******************/
+#define GPIO_BRR_BR0_Pos               (0U)
+#define GPIO_BRR_BR0_Msk               (0x1UL << GPIO_BRR_BR0_Pos)              /*!< 0x00000001 */
+#define GPIO_BRR_BR0                   GPIO_BRR_BR0_Msk
+#define GPIO_BRR_BR1_Pos               (1U)
+#define GPIO_BRR_BR1_Msk               (0x1UL << GPIO_BRR_BR1_Pos)              /*!< 0x00000002 */
+#define GPIO_BRR_BR1                   GPIO_BRR_BR1_Msk
+#define GPIO_BRR_BR2_Pos               (2U)
+#define GPIO_BRR_BR2_Msk               (0x1UL << GPIO_BRR_BR2_Pos)              /*!< 0x00000004 */
+#define GPIO_BRR_BR2                   GPIO_BRR_BR2_Msk
+#define GPIO_BRR_BR3_Pos               (3U)
+#define GPIO_BRR_BR3_Msk               (0x1UL << GPIO_BRR_BR3_Pos)              /*!< 0x00000008 */
+#define GPIO_BRR_BR3                   GPIO_BRR_BR3_Msk
+#define GPIO_BRR_BR4_Pos               (4U)
+#define GPIO_BRR_BR4_Msk               (0x1UL << GPIO_BRR_BR4_Pos)              /*!< 0x00000010 */
+#define GPIO_BRR_BR4                   GPIO_BRR_BR4_Msk
+#define GPIO_BRR_BR5_Pos               (5U)
+#define GPIO_BRR_BR5_Msk               (0x1UL << GPIO_BRR_BR5_Pos)              /*!< 0x00000020 */
+#define GPIO_BRR_BR5                   GPIO_BRR_BR5_Msk
+#define GPIO_BRR_BR6_Pos               (6U)
+#define GPIO_BRR_BR6_Msk               (0x1UL << GPIO_BRR_BR6_Pos)              /*!< 0x00000040 */
+#define GPIO_BRR_BR6                   GPIO_BRR_BR6_Msk
+#define GPIO_BRR_BR7_Pos               (7U)
+#define GPIO_BRR_BR7_Msk               (0x1UL << GPIO_BRR_BR7_Pos)              /*!< 0x00000080 */
+#define GPIO_BRR_BR7                   GPIO_BRR_BR7_Msk
+#define GPIO_BRR_BR8_Pos               (8U)
+#define GPIO_BRR_BR8_Msk               (0x1UL << GPIO_BRR_BR8_Pos)              /*!< 0x00000100 */
+#define GPIO_BRR_BR8                   GPIO_BRR_BR8_Msk
+#define GPIO_BRR_BR9_Pos               (9U)
+#define GPIO_BRR_BR9_Msk               (0x1UL << GPIO_BRR_BR9_Pos)              /*!< 0x00000200 */
+#define GPIO_BRR_BR9                   GPIO_BRR_BR9_Msk
+#define GPIO_BRR_BR10_Pos              (10U)
+#define GPIO_BRR_BR10_Msk              (0x1UL << GPIO_BRR_BR10_Pos)             /*!< 0x00000400 */
+#define GPIO_BRR_BR10                  GPIO_BRR_BR10_Msk
+#define GPIO_BRR_BR11_Pos              (11U)
+#define GPIO_BRR_BR11_Msk              (0x1UL << GPIO_BRR_BR11_Pos)             /*!< 0x00000800 */
+#define GPIO_BRR_BR11                  GPIO_BRR_BR11_Msk
+#define GPIO_BRR_BR12_Pos              (12U)
+#define GPIO_BRR_BR12_Msk              (0x1UL << GPIO_BRR_BR12_Pos)             /*!< 0x00001000 */
+#define GPIO_BRR_BR12                  GPIO_BRR_BR12_Msk
+#define GPIO_BRR_BR13_Pos              (13U)
+#define GPIO_BRR_BR13_Msk              (0x1UL << GPIO_BRR_BR13_Pos)             /*!< 0x00002000 */
+#define GPIO_BRR_BR13                  GPIO_BRR_BR13_Msk
+#define GPIO_BRR_BR14_Pos              (14U)
+#define GPIO_BRR_BR14_Msk              (0x1UL << GPIO_BRR_BR14_Pos)             /*!< 0x00004000 */
+#define GPIO_BRR_BR14                  GPIO_BRR_BR14_Msk
+#define GPIO_BRR_BR15_Pos              (15U)
+#define GPIO_BRR_BR15_Msk              (0x1UL << GPIO_BRR_BR15_Pos)             /*!< 0x00008000 */
+#define GPIO_BRR_BR15                  GPIO_BRR_BR15_Msk
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Inter-integrated Circuit Interface (I2C)              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for I2C_CR1 register  *******************/
+#define I2C_CR1_PE_Pos               (0U)
+#define I2C_CR1_PE_Msk               (0x1UL << I2C_CR1_PE_Pos)                 /*!< 0x00000001 */
+#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            /*!< Peripheral enable */
+#define I2C_CR1_TXIE_Pos             (1U)
+#define I2C_CR1_TXIE_Msk             (0x1UL << I2C_CR1_TXIE_Pos)               /*!< 0x00000002 */
+#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          /*!< TX interrupt enable */
+#define I2C_CR1_RXIE_Pos             (2U)
+#define I2C_CR1_RXIE_Msk             (0x1UL << I2C_CR1_RXIE_Pos)               /*!< 0x00000004 */
+#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          /*!< RX interrupt enable */
+#define I2C_CR1_ADDRIE_Pos           (3U)
+#define I2C_CR1_ADDRIE_Msk           (0x1UL << I2C_CR1_ADDRIE_Pos)             /*!< 0x00000008 */
+#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        /*!< Address match interrupt enable */
+#define I2C_CR1_NACKIE_Pos           (4U)
+#define I2C_CR1_NACKIE_Msk           (0x1UL << I2C_CR1_NACKIE_Pos)             /*!< 0x00000010 */
+#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        /*!< NACK received interrupt enable */
+#define I2C_CR1_STOPIE_Pos           (5U)
+#define I2C_CR1_STOPIE_Msk           (0x1UL << I2C_CR1_STOPIE_Pos)             /*!< 0x00000020 */
+#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        /*!< STOP detection interrupt enable */
+#define I2C_CR1_TCIE_Pos             (6U)
+#define I2C_CR1_TCIE_Msk             (0x1UL << I2C_CR1_TCIE_Pos)               /*!< 0x00000040 */
+#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          /*!< Transfer complete interrupt enable */
+#define I2C_CR1_ERRIE_Pos            (7U)
+#define I2C_CR1_ERRIE_Msk            (0x1UL << I2C_CR1_ERRIE_Pos)              /*!< 0x00000080 */
+#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         /*!< Errors interrupt enable */
+#define I2C_CR1_DNF_Pos              (8U)
+#define I2C_CR1_DNF_Msk              (0xFUL << I2C_CR1_DNF_Pos)                /*!< 0x00000F00 */
+#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           /*!< Digital noise filter */
+#define I2C_CR1_ANFOFF_Pos           (12U)
+#define I2C_CR1_ANFOFF_Msk           (0x1UL << I2C_CR1_ANFOFF_Pos)             /*!< 0x00001000 */
+#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        /*!< Analog noise filter OFF */
+#define I2C_CR1_SWRST_Pos            (13U)
+#define I2C_CR1_SWRST_Msk            (0x1UL << I2C_CR1_SWRST_Pos)              /*!< 0x00002000 */
+#define I2C_CR1_SWRST                I2C_CR1_SWRST_Msk                         /*!< Software reset */
+#define I2C_CR1_TXDMAEN_Pos          (14U)
+#define I2C_CR1_TXDMAEN_Msk          (0x1UL << I2C_CR1_TXDMAEN_Pos)            /*!< 0x00004000 */
+#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       /*!< DMA transmission requests enable */
+#define I2C_CR1_RXDMAEN_Pos          (15U)
+#define I2C_CR1_RXDMAEN_Msk          (0x1UL << I2C_CR1_RXDMAEN_Pos)            /*!< 0x00008000 */
+#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       /*!< DMA reception requests enable */
+#define I2C_CR1_SBC_Pos              (16U)
+#define I2C_CR1_SBC_Msk              (0x1UL << I2C_CR1_SBC_Pos)                /*!< 0x00010000 */
+#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           /*!< Slave byte control */
+#define I2C_CR1_NOSTRETCH_Pos        (17U)
+#define I2C_CR1_NOSTRETCH_Msk        (0x1UL << I2C_CR1_NOSTRETCH_Pos)          /*!< 0x00020000 */
+#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     /*!< Clock stretching disable */
+#define I2C_CR1_WUPEN_Pos            (18U)
+#define I2C_CR1_WUPEN_Msk            (0x1UL << I2C_CR1_WUPEN_Pos)              /*!< 0x00040000 */
+#define I2C_CR1_WUPEN                I2C_CR1_WUPEN_Msk                         /*!< Wakeup from STOP enable */
+#define I2C_CR1_GCEN_Pos             (19U)
+#define I2C_CR1_GCEN_Msk             (0x1UL << I2C_CR1_GCEN_Pos)               /*!< 0x00080000 */
+#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          /*!< General call enable */
+#define I2C_CR1_SMBHEN_Pos           (20U)
+#define I2C_CR1_SMBHEN_Msk           (0x1UL << I2C_CR1_SMBHEN_Pos)             /*!< 0x00100000 */
+#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        /*!< SMBus host address enable */
+#define I2C_CR1_SMBDEN_Pos           (21U)
+#define I2C_CR1_SMBDEN_Msk           (0x1UL << I2C_CR1_SMBDEN_Pos)             /*!< 0x00200000 */
+#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        /*!< SMBus device default address enable */
+#define I2C_CR1_ALERTEN_Pos          (22U)
+#define I2C_CR1_ALERTEN_Msk          (0x1UL << I2C_CR1_ALERTEN_Pos)            /*!< 0x00400000 */
+#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       /*!< SMBus alert enable */
+#define I2C_CR1_PECEN_Pos            (23U)
+#define I2C_CR1_PECEN_Msk            (0x1UL << I2C_CR1_PECEN_Pos)              /*!< 0x00800000 */
+#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         /*!< PEC enable */
+
+/******************  Bit definition for I2C_CR2 register  ********************/
+#define I2C_CR2_SADD_Pos             (0U)
+#define I2C_CR2_SADD_Msk             (0x3FFUL << I2C_CR2_SADD_Pos)             /*!< 0x000003FF */
+#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          /*!< Slave address (master mode) */
+#define I2C_CR2_RD_WRN_Pos           (10U)
+#define I2C_CR2_RD_WRN_Msk           (0x1UL << I2C_CR2_RD_WRN_Pos)             /*!< 0x00000400 */
+#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        /*!< Transfer direction (master mode) */
+#define I2C_CR2_ADD10_Pos            (11U)
+#define I2C_CR2_ADD10_Msk            (0x1UL << I2C_CR2_ADD10_Pos)              /*!< 0x00000800 */
+#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         /*!< 10-bit addressing mode (master mode) */
+#define I2C_CR2_HEAD10R_Pos          (12U)
+#define I2C_CR2_HEAD10R_Msk          (0x1UL << I2C_CR2_HEAD10R_Pos)            /*!< 0x00001000 */
+#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       /*!< 10-bit address header only read direction (master mode) */
+#define I2C_CR2_START_Pos            (13U)
+#define I2C_CR2_START_Msk            (0x1UL << I2C_CR2_START_Pos)              /*!< 0x00002000 */
+#define I2C_CR2_START                I2C_CR2_START_Msk                         /*!< START generation */
+#define I2C_CR2_STOP_Pos             (14U)
+#define I2C_CR2_STOP_Msk             (0x1UL << I2C_CR2_STOP_Pos)               /*!< 0x00004000 */
+#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          /*!< STOP generation (master mode) */
+#define I2C_CR2_NACK_Pos             (15U)
+#define I2C_CR2_NACK_Msk             (0x1UL << I2C_CR2_NACK_Pos)               /*!< 0x00008000 */
+#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          /*!< NACK generation (slave mode) */
+#define I2C_CR2_NBYTES_Pos           (16U)
+#define I2C_CR2_NBYTES_Msk           (0xFFUL << I2C_CR2_NBYTES_Pos)            /*!< 0x00FF0000 */
+#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        /*!< Number of bytes */
+#define I2C_CR2_RELOAD_Pos           (24U)
+#define I2C_CR2_RELOAD_Msk           (0x1UL << I2C_CR2_RELOAD_Pos)             /*!< 0x01000000 */
+#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        /*!< NBYTES reload mode */
+#define I2C_CR2_AUTOEND_Pos          (25U)
+#define I2C_CR2_AUTOEND_Msk          (0x1UL << I2C_CR2_AUTOEND_Pos)            /*!< 0x02000000 */
+#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       /*!< Automatic end mode (master mode) */
+#define I2C_CR2_PECBYTE_Pos          (26U)
+#define I2C_CR2_PECBYTE_Msk          (0x1UL << I2C_CR2_PECBYTE_Pos)            /*!< 0x04000000 */
+#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       /*!< Packet error checking byte */
+
+/*******************  Bit definition for I2C_OAR1 register  ******************/
+#define I2C_OAR1_OA1_Pos             (0U)
+#define I2C_OAR1_OA1_Msk             (0x3FFUL << I2C_OAR1_OA1_Pos)             /*!< 0x000003FF */
+#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          /*!< Interface own address 1 */
+#define I2C_OAR1_OA1MODE_Pos         (10U)
+#define I2C_OAR1_OA1MODE_Msk         (0x1UL << I2C_OAR1_OA1MODE_Pos)           /*!< 0x00000400 */
+#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      /*!< Own address 1 10-bit mode */
+#define I2C_OAR1_OA1EN_Pos           (15U)
+#define I2C_OAR1_OA1EN_Msk           (0x1UL << I2C_OAR1_OA1EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        /*!< Own address 1 enable */
+
+/*******************  Bit definition for I2C_OAR2 register  ******************/
+#define I2C_OAR2_OA2_Pos             (1U)
+#define I2C_OAR2_OA2_Msk             (0x7FUL << I2C_OAR2_OA2_Pos)              /*!< 0x000000FE */
+#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          /*!< Interface own address 2 */
+#define I2C_OAR2_OA2MSK_Pos          (8U)
+#define I2C_OAR2_OA2MSK_Msk          (0x7UL << I2C_OAR2_OA2MSK_Pos)            /*!< 0x00000700 */
+#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       /*!< Own address 2 masks */
+#define I2C_OAR2_OA2NOMASK           (0U)                                      /*!< No mask                                        */
+#define I2C_OAR2_OA2MASK01_Pos       (8U)
+#define I2C_OAR2_OA2MASK01_Msk       (0x1UL << I2C_OAR2_OA2MASK01_Pos)         /*!< 0x00000100 */
+#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    /*!< OA2[1] is masked, Only OA2[7:2] are compared   */
+#define I2C_OAR2_OA2MASK02_Pos       (9U)
+#define I2C_OAR2_OA2MASK02_Msk       (0x1UL << I2C_OAR2_OA2MASK02_Pos)         /*!< 0x00000200 */
+#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */
+#define I2C_OAR2_OA2MASK03_Pos       (8U)
+#define I2C_OAR2_OA2MASK03_Msk       (0x3UL << I2C_OAR2_OA2MASK03_Pos)         /*!< 0x00000300 */
+#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */
+#define I2C_OAR2_OA2MASK04_Pos       (10U)
+#define I2C_OAR2_OA2MASK04_Msk       (0x1UL << I2C_OAR2_OA2MASK04_Pos)         /*!< 0x00000400 */
+#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */
+#define I2C_OAR2_OA2MASK05_Pos       (8U)
+#define I2C_OAR2_OA2MASK05_Msk       (0x5UL << I2C_OAR2_OA2MASK05_Pos)         /*!< 0x00000500 */
+#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */
+#define I2C_OAR2_OA2MASK06_Pos       (9U)
+#define I2C_OAR2_OA2MASK06_Msk       (0x3UL << I2C_OAR2_OA2MASK06_Pos)         /*!< 0x00000600 */
+#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    /*!< OA2[6:1] is masked, Only OA2[7] are compared   */
+#define I2C_OAR2_OA2MASK07_Pos       (8U)
+#define I2C_OAR2_OA2MASK07_Msk       (0x7UL << I2C_OAR2_OA2MASK07_Pos)         /*!< 0x00000700 */
+#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    /*!< OA2[7:1] is masked, No comparison is done      */
+#define I2C_OAR2_OA2EN_Pos           (15U)
+#define I2C_OAR2_OA2EN_Msk           (0x1UL << I2C_OAR2_OA2EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        /*!< Own address 2 enable */
+
+/*******************  Bit definition for I2C_TIMINGR register *******************/
+#define I2C_TIMINGR_SCLL_Pos         (0U)
+#define I2C_TIMINGR_SCLL_Msk         (0xFFUL << I2C_TIMINGR_SCLL_Pos)          /*!< 0x000000FF */
+#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      /*!< SCL low period (master mode) */
+#define I2C_TIMINGR_SCLH_Pos         (8U)
+#define I2C_TIMINGR_SCLH_Msk         (0xFFUL << I2C_TIMINGR_SCLH_Pos)          /*!< 0x0000FF00 */
+#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      /*!< SCL high period (master mode) */
+#define I2C_TIMINGR_SDADEL_Pos       (16U)
+#define I2C_TIMINGR_SDADEL_Msk       (0xFUL << I2C_TIMINGR_SDADEL_Pos)         /*!< 0x000F0000 */
+#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    /*!< Data hold time */
+#define I2C_TIMINGR_SCLDEL_Pos       (20U)
+#define I2C_TIMINGR_SCLDEL_Msk       (0xFUL << I2C_TIMINGR_SCLDEL_Pos)         /*!< 0x00F00000 */
+#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    /*!< Data setup time */
+#define I2C_TIMINGR_PRESC_Pos        (28U)
+#define I2C_TIMINGR_PRESC_Msk        (0xFUL << I2C_TIMINGR_PRESC_Pos)          /*!< 0xF0000000 */
+#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     /*!< Timings prescaler */
+
+/******************* Bit definition for I2C_TIMEOUTR register *******************/
+#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)
+#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)    /*!< 0x00000FFF */
+#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 /*!< Bus timeout A */
+#define I2C_TIMEOUTR_TIDLE_Pos       (12U)
+#define I2C_TIMEOUTR_TIDLE_Msk       (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)         /*!< 0x00001000 */
+#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    /*!< Idle clock timeout detection */
+#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)
+#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)      /*!< 0x00008000 */
+#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 /*!< Clock timeout enable */
+#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)
+#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)    /*!< 0x0FFF0000 */
+#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 /*!< Bus timeout B*/
+#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)
+#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)        /*!< 0x80000000 */
+#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   /*!< Extended clock timeout enable */
+
+/******************  Bit definition for I2C_ISR register  *********************/
+#define I2C_ISR_TXE_Pos              (0U)
+#define I2C_ISR_TXE_Msk              (0x1UL << I2C_ISR_TXE_Pos)                /*!< 0x00000001 */
+#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           /*!< Transmit data register empty */
+#define I2C_ISR_TXIS_Pos             (1U)
+#define I2C_ISR_TXIS_Msk             (0x1UL << I2C_ISR_TXIS_Pos)               /*!< 0x00000002 */
+#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          /*!< Transmit interrupt status */
+#define I2C_ISR_RXNE_Pos             (2U)
+#define I2C_ISR_RXNE_Msk             (0x1UL << I2C_ISR_RXNE_Pos)               /*!< 0x00000004 */
+#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          /*!< Receive data register not empty */
+#define I2C_ISR_ADDR_Pos             (3U)
+#define I2C_ISR_ADDR_Msk             (0x1UL << I2C_ISR_ADDR_Pos)               /*!< 0x00000008 */
+#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          /*!< Address matched (slave mode)*/
+#define I2C_ISR_NACKF_Pos            (4U)
+#define I2C_ISR_NACKF_Msk            (0x1UL << I2C_ISR_NACKF_Pos)              /*!< 0x00000010 */
+#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         /*!< NACK received flag */
+#define I2C_ISR_STOPF_Pos            (5U)
+#define I2C_ISR_STOPF_Msk            (0x1UL << I2C_ISR_STOPF_Pos)              /*!< 0x00000020 */
+#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         /*!< STOP detection flag */
+#define I2C_ISR_TC_Pos               (6U)
+#define I2C_ISR_TC_Msk               (0x1UL << I2C_ISR_TC_Pos)                 /*!< 0x00000040 */
+#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            /*!< Transfer complete (master mode) */
+#define I2C_ISR_TCR_Pos              (7U)
+#define I2C_ISR_TCR_Msk              (0x1UL << I2C_ISR_TCR_Pos)                /*!< 0x00000080 */
+#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           /*!< Transfer complete reload */
+#define I2C_ISR_BERR_Pos             (8U)
+#define I2C_ISR_BERR_Msk             (0x1UL << I2C_ISR_BERR_Pos)               /*!< 0x00000100 */
+#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          /*!< Bus error */
+#define I2C_ISR_ARLO_Pos             (9U)
+#define I2C_ISR_ARLO_Msk             (0x1UL << I2C_ISR_ARLO_Pos)               /*!< 0x00000200 */
+#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          /*!< Arbitration lost */
+#define I2C_ISR_OVR_Pos              (10U)
+#define I2C_ISR_OVR_Msk              (0x1UL << I2C_ISR_OVR_Pos)                /*!< 0x00000400 */
+#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           /*!< Overrun/Underrun */
+#define I2C_ISR_PECERR_Pos           (11U)
+#define I2C_ISR_PECERR_Msk           (0x1UL << I2C_ISR_PECERR_Pos)             /*!< 0x00000800 */
+#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        /*!< PEC error in reception */
+#define I2C_ISR_TIMEOUT_Pos          (12U)
+#define I2C_ISR_TIMEOUT_Msk          (0x1UL << I2C_ISR_TIMEOUT_Pos)            /*!< 0x00001000 */
+#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       /*!< Timeout or Tlow detection flag */
+#define I2C_ISR_ALERT_Pos            (13U)
+#define I2C_ISR_ALERT_Msk            (0x1UL << I2C_ISR_ALERT_Pos)              /*!< 0x00002000 */
+#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         /*!< SMBus alert */
+#define I2C_ISR_BUSY_Pos             (15U)
+#define I2C_ISR_BUSY_Msk             (0x1UL << I2C_ISR_BUSY_Pos)               /*!< 0x00008000 */
+#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          /*!< Bus busy */
+#define I2C_ISR_DIR_Pos              (16U)
+#define I2C_ISR_DIR_Msk              (0x1UL << I2C_ISR_DIR_Pos)                /*!< 0x00010000 */
+#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           /*!< Transfer direction (slave mode) */
+#define I2C_ISR_ADDCODE_Pos          (17U)
+#define I2C_ISR_ADDCODE_Msk          (0x7FUL << I2C_ISR_ADDCODE_Pos)           /*!< 0x00FE0000 */
+#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       /*!< Address match code (slave mode) */
+
+/******************  Bit definition for I2C_ICR register  *********************/
+#define I2C_ICR_ADDRCF_Pos           (3U)
+#define I2C_ICR_ADDRCF_Msk           (0x1UL << I2C_ICR_ADDRCF_Pos)             /*!< 0x00000008 */
+#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        /*!< Address matched clear flag */
+#define I2C_ICR_NACKCF_Pos           (4U)
+#define I2C_ICR_NACKCF_Msk           (0x1UL << I2C_ICR_NACKCF_Pos)             /*!< 0x00000010 */
+#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        /*!< NACK clear flag */
+#define I2C_ICR_STOPCF_Pos           (5U)
+#define I2C_ICR_STOPCF_Msk           (0x1UL << I2C_ICR_STOPCF_Pos)             /*!< 0x00000020 */
+#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        /*!< STOP detection clear flag */
+#define I2C_ICR_BERRCF_Pos           (8U)
+#define I2C_ICR_BERRCF_Msk           (0x1UL << I2C_ICR_BERRCF_Pos)             /*!< 0x00000100 */
+#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        /*!< Bus error clear flag */
+#define I2C_ICR_ARLOCF_Pos           (9U)
+#define I2C_ICR_ARLOCF_Msk           (0x1UL << I2C_ICR_ARLOCF_Pos)             /*!< 0x00000200 */
+#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        /*!< Arbitration lost clear flag */
+#define I2C_ICR_OVRCF_Pos            (10U)
+#define I2C_ICR_OVRCF_Msk            (0x1UL << I2C_ICR_OVRCF_Pos)              /*!< 0x00000400 */
+#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         /*!< Overrun/Underrun clear flag */
+#define I2C_ICR_PECCF_Pos            (11U)
+#define I2C_ICR_PECCF_Msk            (0x1UL << I2C_ICR_PECCF_Pos)              /*!< 0x00000800 */
+#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         /*!< PAC error clear flag */
+#define I2C_ICR_TIMOUTCF_Pos         (12U)
+#define I2C_ICR_TIMOUTCF_Msk         (0x1UL << I2C_ICR_TIMOUTCF_Pos)           /*!< 0x00001000 */
+#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      /*!< Timeout clear flag */
+#define I2C_ICR_ALERTCF_Pos          (13U)
+#define I2C_ICR_ALERTCF_Msk          (0x1UL << I2C_ICR_ALERTCF_Pos)            /*!< 0x00002000 */
+#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       /*!< Alert clear flag */
+
+/******************  Bit definition for I2C_PECR register  *********************/
+#define I2C_PECR_PEC_Pos             (0U)
+#define I2C_PECR_PEC_Msk             (0xFFUL << I2C_PECR_PEC_Pos)              /*!< 0x000000FF */
+#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          /*!< PEC register */
+
+/******************  Bit definition for I2C_RXDR register  *********************/
+#define I2C_RXDR_RXDATA_Pos          (0U)
+#define I2C_RXDR_RXDATA_Msk          (0xFFUL << I2C_RXDR_RXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       /*!< 8-bit receive data */
+
+/******************  Bit definition for I2C_TXDR register  *********************/
+#define I2C_TXDR_TXDATA_Pos          (0U)
+#define I2C_TXDR_TXDATA_Msk          (0xFFUL << I2C_TXDR_TXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       /*!< 8-bit transmit data */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Independent WATCHDOG (IWDG)                         */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_KR_KEY_Pos      (0U)
+#define IWDG_KR_KEY_Msk      (0xFFFFUL << IWDG_KR_KEY_Pos)                     /*!< 0x0000FFFF */
+#define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   /*!<Key value (write only, read 0000h)  */
+
+/*******************  Bit definition for IWDG_PR register  ********************/
+#define IWDG_PR_PR_Pos       (0U)
+#define IWDG_PR_PR_Msk       (0x7UL << IWDG_PR_PR_Pos)                         /*!< 0x00000007 */
+#define IWDG_PR_PR           IWDG_PR_PR_Msk                                    /*!<PR[2:0] (Prescaler divider)         */
+#define IWDG_PR_PR_0         (0x1UL << IWDG_PR_PR_Pos)                         /*!< 0x00000001 */
+#define IWDG_PR_PR_1         (0x2UL << IWDG_PR_PR_Pos)                         /*!< 0x00000002 */
+#define IWDG_PR_PR_2         (0x4UL << IWDG_PR_PR_Pos)                         /*!< 0x00000004 */
+
+/*******************  Bit definition for IWDG_RLR register  *******************/
+#define IWDG_RLR_RL_Pos      (0U)
+#define IWDG_RLR_RL_Msk      (0xFFFUL << IWDG_RLR_RL_Pos)                      /*!< 0x00000FFF */
+#define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   /*!<Watchdog counter reload value        */
+
+/*******************  Bit definition for IWDG_SR register  ********************/
+#define IWDG_SR_PVU_Pos      (0U)
+#define IWDG_SR_PVU_Msk      (0x1UL << IWDG_SR_PVU_Pos)                        /*!< 0x00000001 */
+#define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   /*!< Watchdog prescaler value update */
+#define IWDG_SR_RVU_Pos      (1U)
+#define IWDG_SR_RVU_Msk      (0x1UL << IWDG_SR_RVU_Pos)                        /*!< 0x00000002 */
+#define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   /*!< Watchdog counter reload value update */
+#define IWDG_SR_WVU_Pos      (2U)
+#define IWDG_SR_WVU_Msk      (0x1UL << IWDG_SR_WVU_Pos)                        /*!< 0x00000004 */
+#define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   /*!< Watchdog counter window value update */
+
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_WINR_WIN_Pos    (0U)
+#define IWDG_WINR_WIN_Msk    (0xFFFUL << IWDG_WINR_WIN_Pos)                    /*!< 0x00000FFF */
+#define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 /*!< Watchdog counter window value */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Power Control                                       */
+/*                                                                            */
+/******************************************************************************/
+#define PWR_PVD_SUPPORT                       /*!< PWR feature available only on specific devices: Power Voltage Detection feature */
+#define PWR_BOR_SUPPORT                       /*!< PWR feature available only on specific devices: Brown-Out Reset feature         */
+#define PWR_SHDW_SUPPORT                      /*!< PWR feature available only on specific devices: Shutdown mode */
+
+/********************  Bit definition for PWR_CR1 register  ********************/
+#define PWR_CR1_LPMS_Pos          (0U)
+#define PWR_CR1_LPMS_Msk          (0x7UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000007 */
+#define PWR_CR1_LPMS              PWR_CR1_LPMS_Msk                             /*!< Low Power Mode Selection */
+#define PWR_CR1_LPMS_0            (0x1UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000001 */
+#define PWR_CR1_LPMS_1            (0x2UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000002 */
+#define PWR_CR1_LPMS_2            (0x4UL << PWR_CR1_LPMS_Pos)                   /*!< 0x00000004 */
+#define PWR_CR1_FPD_STOP_Pos      (3U)
+#define PWR_CR1_FPD_STOP_Msk      (0x1UL << PWR_CR1_FPD_STOP_Pos)              /*!< 0x00000008 */
+#define PWR_CR1_FPD_STOP          PWR_CR1_FPD_STOP_Msk                         /*!< Flash power down mode during stop */
+#define PWR_CR1_FPD_LPRUN_Pos     (4U)
+#define PWR_CR1_FPD_LPRUN_Msk     (0x1UL << PWR_CR1_FPD_LPRUN_Pos)             /*!< 0x00000010 */
+#define PWR_CR1_FPD_LPRUN         PWR_CR1_FPD_LPRUN_Msk                        /*!< Flash power down mode during run */
+#define PWR_CR1_FPD_LPSLP_Pos     (5U)
+#define PWR_CR1_FPD_LPSLP_Msk     (0x1UL << PWR_CR1_FPD_LPSLP_Pos)             /*!< 0x00000020 */
+#define PWR_CR1_FPD_LPSLP         PWR_CR1_FPD_LPSLP_Msk                        /*!< Flash power down mode during sleep */
+#define PWR_CR1_DBP_Pos           (8U)
+#define PWR_CR1_DBP_Msk           (0x1UL << PWR_CR1_DBP_Pos)                   /*!< 0x00000100 */
+#define PWR_CR1_DBP               PWR_CR1_DBP_Msk                              /*!< Disable Backup Domain write protection */
+#define PWR_CR1_VOS_Pos           (9U)
+#define PWR_CR1_VOS_Msk           (0x3UL << PWR_CR1_VOS_Pos)                   /*!< 0x00000600 */
+#define PWR_CR1_VOS               PWR_CR1_VOS_Msk                              /*!< Voltage scaling */
+#define PWR_CR1_VOS_0             (0x1UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 0 */
+#define PWR_CR1_VOS_1             (0x2UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 1 */
+#define PWR_CR1_LPR_Pos           (14U)
+#define PWR_CR1_LPR_Msk           (0x1UL << PWR_CR1_LPR_Pos)                   /*!< 0x00004000 */
+#define PWR_CR1_LPR               PWR_CR1_LPR_Msk                              /*!< Regulator Low-Power Run mode */
+
+/********************  Bit definition for PWR_CR2 register  ********************/
+#define PWR_CR2_PVDE_Pos          (0U)
+#define PWR_CR2_PVDE_Msk          (0x1UL << PWR_CR2_PVDE_Pos)                  /*!< 0x00000001 */
+#define PWR_CR2_PVDE              PWR_CR2_PVDE_Msk                             /*!< Programmable Voltage Detector Enable */
+#define PWR_CR2_PVDFT_Pos         (1U)
+#define PWR_CR2_PVDFT_Msk         (0x7UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x0000000E */
+#define PWR_CR2_PVDFT             PWR_CR2_PVDFT_Msk                            /*!< PVD Falling Threshold Selection bit field */
+#define PWR_CR2_PVDFT_0           (0x1UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000002 */
+#define PWR_CR2_PVDFT_1           (0x2UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000004 */
+#define PWR_CR2_PVDFT_2           (0x4UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000008 */
+#define PWR_CR2_PVDRT_Pos         (4U)
+#define PWR_CR2_PVDRT_Msk         (0x7UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000070 */
+#define PWR_CR2_PVDRT             PWR_CR2_PVDRT_Msk                            /*!< PVD Rising Threshold Selection bit field */
+#define PWR_CR2_PVDRT_0           (0x1UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000010 */
+#define PWR_CR2_PVDRT_1           (0x2UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000020 */
+#define PWR_CR2_PVDRT_2           (0x4UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000040 */
+
+/********************  Bit definition for PWR_CR3 register  ********************/
+#define PWR_CR3_EWUP_Pos          (0U)
+#define PWR_CR3_EWUP_Msk          (0x2BUL << PWR_CR3_EWUP_Pos)                 /*!< 0x0000002B */
+#define PWR_CR3_EWUP              PWR_CR3_EWUP_Msk                             /*!< Enable all Wake-Up Pins  */
+#define PWR_CR3_EWUP1_Pos         (0U)
+#define PWR_CR3_EWUP1_Msk         (0x1UL << PWR_CR3_EWUP1_Pos)                 /*!< 0x00000001 */
+#define PWR_CR3_EWUP1             PWR_CR3_EWUP1_Msk                            /*!< Enable WKUP pin 1 */
+#define PWR_CR3_EWUP2_Pos         (1U)
+#define PWR_CR3_EWUP2_Msk         (0x1UL << PWR_CR3_EWUP2_Pos)                 /*!< 0x00000002 */
+#define PWR_CR3_EWUP2             PWR_CR3_EWUP2_Msk                            /*!< Enable WKUP pin 2 */
+#define PWR_CR3_EWUP4_Pos         (3U)
+#define PWR_CR3_EWUP4_Msk         (0x1UL << PWR_CR3_EWUP4_Pos)                 /*!< 0x00000008 */
+#define PWR_CR3_EWUP4             PWR_CR3_EWUP4_Msk                            /*!< Enable WKUP pin 4 */
+#define PWR_CR3_EWUP6_Pos         (5U)
+#define PWR_CR3_EWUP6_Msk         (0x1UL << PWR_CR3_EWUP6_Pos)                 /*!< 0x00000020 */
+#define PWR_CR3_EWUP6             PWR_CR3_EWUP6_Msk                            /*!< Enable WKUP pin 6 */
+#define PWR_CR3_RRS_Pos           (8U)
+#define PWR_CR3_RRS_Msk           (0x1UL << PWR_CR3_RRS_Pos)                   /*!< 0x00000100 */
+#define PWR_CR3_RRS               PWR_CR3_RRS_Msk                              /*!< RAM retention in Standby mode */
+#define PWR_CR3_ENB_ULP_Pos       (9U)
+#define PWR_CR3_ENB_ULP_Msk       (0x1UL << PWR_CR3_ENB_ULP_Pos)               /*!< 0x00000200 */
+#define PWR_CR3_ENB_ULP           PWR_CR3_ENB_ULP_Msk                          /*!< Enable sampling resistor bridge in the LPMU_RESET block */
+#define PWR_CR3_APC_Pos           (10U)
+#define PWR_CR3_APC_Msk           (0x1UL << PWR_CR3_APC_Pos)                   /*!< 0x00000400 */
+#define PWR_CR3_APC               PWR_CR3_APC_Msk                              /*!< Apply pull-up and pull-down configuration */
+#define PWR_CR3_EIWUL_Pos         (15U)
+#define PWR_CR3_EIWUL_Msk         (0x1UL << PWR_CR3_EIWUL_Pos)                 /*!< 0x00008000 */
+#define PWR_CR3_EIWUL             PWR_CR3_EIWUL_Msk                            /*!< Enable Internal Wake-up line */
+
+/********************  Bit definition for PWR_CR4 register  ********************/
+#define PWR_CR4_WP_Pos            (0U)
+#define PWR_CR4_WP_Msk            (0x2BUL << PWR_CR4_WP_Pos)                   /*!< 0x0000002B */
+#define PWR_CR4_WP                PWR_CR4_WP_Msk                               /*!< all Wake-Up Pin polarity */
+#define PWR_CR4_WP1_Pos           (0U)
+#define PWR_CR4_WP1_Msk           (0x1UL << PWR_CR4_WP1_Pos)                   /*!< 0x00000001 */
+#define PWR_CR4_WP1               PWR_CR4_WP1_Msk                              /*!< Wake-Up Pin 1 polarity */
+#define PWR_CR4_WP2_Pos           (1U)
+#define PWR_CR4_WP2_Msk           (0x1UL << PWR_CR4_WP2_Pos)                   /*!< 0x00000002 */
+#define PWR_CR4_WP2               PWR_CR4_WP2_Msk                              /*!< Wake-Up Pin 2 polarity */
+#define PWR_CR4_WP4_Pos           (3U)
+#define PWR_CR4_WP4_Msk           (0x1UL << PWR_CR4_WP4_Pos)                   /*!< 0x00000008 */
+#define PWR_CR4_WP4               PWR_CR4_WP4_Msk                              /*!< Wake-Up Pin 4 polarity */
+#define PWR_CR4_WP6_Pos           (5U)
+#define PWR_CR4_WP6_Msk           (0x1UL << PWR_CR4_WP6_Pos)                   /*!< 0x00000020 */
+#define PWR_CR4_WP6               PWR_CR4_WP6_Msk                              /*!< Wake-Up Pin 6 polarity */
+#define PWR_CR4_VBE_Pos           (8U)
+#define PWR_CR4_VBE_Msk           (0x1UL << PWR_CR4_VBE_Pos)                   /*!< 0x00000100 */
+#define PWR_CR4_VBE               PWR_CR4_VBE_Msk                              /*!< VBAT Battery charging Enable  */
+#define PWR_CR4_VBRS_Pos          (9U)
+#define PWR_CR4_VBRS_Msk          (0x1UL << PWR_CR4_VBRS_Pos)                  /*!< 0x00000200 */
+#define PWR_CR4_VBRS              PWR_CR4_VBRS_Msk                             /*!< VBAT Battery charging Resistor Selection */
+
+/********************  Bit definition for PWR_SR1 register  ********************/
+#define PWR_SR1_WUF_Pos           (0U)
+#define PWR_SR1_WUF_Msk           (0x2BUL << PWR_SR1_WUF_Pos)                  /*!< 0x0000002B */
+#define PWR_SR1_WUF               PWR_SR1_WUF_Msk                              /*!< Wakeup Flags  */
+#define PWR_SR1_WUF1_Pos          (0U)
+#define PWR_SR1_WUF1_Msk          (0x1UL << PWR_SR1_WUF1_Pos)                  /*!< 0x00000001 */
+#define PWR_SR1_WUF1              PWR_SR1_WUF1_Msk                             /*!< Wakeup Flag 1 */
+#define PWR_SR1_WUF2_Pos          (1U)
+#define PWR_SR1_WUF2_Msk          (0x1UL << PWR_SR1_WUF2_Pos)                  /*!< 0x00000002 */
+#define PWR_SR1_WUF2              PWR_SR1_WUF2_Msk                             /*!< Wakeup Flag 2 */
+#define PWR_SR1_WUF4_Pos          (3U)
+#define PWR_SR1_WUF4_Msk          (0x1UL << PWR_SR1_WUF4_Pos)                  /*!< 0x00000008 */
+#define PWR_SR1_WUF4              PWR_SR1_WUF4_Msk                             /*!< Wakeup Flag 4 */
+#define PWR_SR1_WUF6_Pos          (5U)
+#define PWR_SR1_WUF6_Msk          (0x1UL << PWR_SR1_WUF6_Pos)                  /*!< 0x00000020 */
+#define PWR_SR1_WUF6              PWR_SR1_WUF6_Msk                             /*!< Wakeup Flag 6 */
+#define PWR_SR1_SBF_Pos           (8U)
+#define PWR_SR1_SBF_Msk           (0x1UL << PWR_SR1_SBF_Pos)                   /*!< 0x00000100 */
+#define PWR_SR1_SBF               PWR_SR1_SBF_Msk                              /*!< Standby Flag  */
+#define PWR_SR1_WUFI_Pos          (15U)
+#define PWR_SR1_WUFI_Msk          (0x1UL << PWR_SR1_WUFI_Pos)                  /*!< 0x00008000 */
+#define PWR_SR1_WUFI              PWR_SR1_WUFI_Msk                             /*!< Wakeup Flag Internal */
+
+/********************  Bit definition for PWR_SR2 register  ********************/
+#define PWR_SR2_FLASH_RDY_Pos     (7U)
+#define PWR_SR2_FLASH_RDY_Msk     (0x1UL << PWR_SR2_FLASH_RDY_Pos)             /*!< 0x00000080 */
+#define PWR_SR2_FLASH_RDY         PWR_SR2_FLASH_RDY_Msk                        /*!< Flash Ready */
+#define PWR_SR2_REGLPS_Pos        (8U)
+#define PWR_SR2_REGLPS_Msk        (0x1UL << PWR_SR2_REGLPS_Pos)                /*!< 0x00000100 */
+#define PWR_SR2_REGLPS            PWR_SR2_REGLPS_Msk                           /*!< Regulator Low Power started */
+#define PWR_SR2_REGLPF_Pos        (9U)
+#define PWR_SR2_REGLPF_Msk        (0x1UL << PWR_SR2_REGLPF_Pos)                /*!< 0x00000200 */
+#define PWR_SR2_REGLPF            PWR_SR2_REGLPF_Msk                           /*!< Regulator Low Power flag    */
+#define PWR_SR2_VOSF_Pos          (10U)
+#define PWR_SR2_VOSF_Msk          (0x1UL << PWR_SR2_VOSF_Pos)                  /*!< 0x00000400 */
+#define PWR_SR2_VOSF              PWR_SR2_VOSF_Msk                             /*!< Voltage Scaling Flag */
+#define PWR_SR2_PVDO_Pos          (11U)
+#define PWR_SR2_PVDO_Msk          (0x1UL << PWR_SR2_PVDO_Pos)                  /*!< 0x00000800 */
+#define PWR_SR2_PVDO              PWR_SR2_PVDO_Msk                             /*!< Power voltage detector output */
+
+/********************  Bit definition for PWR_SCR register  ********************/
+#define PWR_SCR_CWUF_Pos          (0U)
+#define PWR_SCR_CWUF_Msk          (0x2BUL << PWR_SCR_CWUF_Pos)                 /*!< 0x0000002B */
+#define PWR_SCR_CWUF              PWR_SCR_CWUF_Msk                             /*!< Clear Wake-up Flags  */
+#define PWR_SCR_CWUF1_Pos         (0U)
+#define PWR_SCR_CWUF1_Msk         (0x1UL << PWR_SCR_CWUF1_Pos)                 /*!< 0x00000001 */
+#define PWR_SCR_CWUF1             PWR_SCR_CWUF1_Msk                            /*!< Clear Wake-up Flag 1 */
+#define PWR_SCR_CWUF2_Pos         (1U)
+#define PWR_SCR_CWUF2_Msk         (0x1UL << PWR_SCR_CWUF2_Pos)                 /*!< 0x00000002 */
+#define PWR_SCR_CWUF2             PWR_SCR_CWUF2_Msk                            /*!< Clear Wake-up Flag 2 */
+#define PWR_SCR_CWUF4_Pos         (3U)
+#define PWR_SCR_CWUF4_Msk         (0x1UL << PWR_SCR_CWUF4_Pos)                 /*!< 0x00000008 */
+#define PWR_SCR_CWUF4             PWR_SCR_CWUF4_Msk                            /*!< Clear Wake-up Flag 4 */
+#define PWR_SCR_CWUF6_Pos         (5U)
+#define PWR_SCR_CWUF6_Msk         (0x1UL << PWR_SCR_CWUF6_Pos)                 /*!< 0x00000020 */
+#define PWR_SCR_CWUF6             PWR_SCR_CWUF6_Msk                            /*!< Clear Wake-up Flag 6 */
+#define PWR_SCR_CSBF_Pos          (8U)
+#define PWR_SCR_CSBF_Msk          (0x1UL << PWR_SCR_CSBF_Pos)                  /*!< 0x00000100 */
+#define PWR_SCR_CSBF              PWR_SCR_CSBF_Msk                             /*!< Clear Standby Flag  */
+
+/********************  Bit definition for PWR_PUCRA register  *****************/
+#define PWR_PUCRA_PU0_Pos         (0U)
+#define PWR_PUCRA_PU0_Msk         (0x1UL << PWR_PUCRA_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRA_PU0             PWR_PUCRA_PU0_Msk                            /*!< Pin PA0 Pull-Up set */
+#define PWR_PUCRA_PU1_Pos         (1U)
+#define PWR_PUCRA_PU1_Msk         (0x1UL << PWR_PUCRA_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRA_PU1             PWR_PUCRA_PU1_Msk                            /*!< Pin PA1 Pull-Up set */
+#define PWR_PUCRA_PU2_Pos         (2U)
+#define PWR_PUCRA_PU2_Msk         (0x1UL << PWR_PUCRA_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRA_PU2             PWR_PUCRA_PU2_Msk                            /*!< Pin PA2 Pull-Up set */
+#define PWR_PUCRA_PU3_Pos         (3U)
+#define PWR_PUCRA_PU3_Msk         (0x1UL << PWR_PUCRA_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRA_PU3             PWR_PUCRA_PU3_Msk                            /*!< Pin PA3 Pull-Up set */
+#define PWR_PUCRA_PU4_Pos         (4U)
+#define PWR_PUCRA_PU4_Msk         (0x1UL << PWR_PUCRA_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRA_PU4             PWR_PUCRA_PU4_Msk                            /*!< Pin PA4 Pull-Up set */
+#define PWR_PUCRA_PU5_Pos         (5U)
+#define PWR_PUCRA_PU5_Msk         (0x1UL << PWR_PUCRA_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRA_PU5             PWR_PUCRA_PU5_Msk                            /*!< Pin PA5 Pull-Up set */
+#define PWR_PUCRA_PU6_Pos         (6U)
+#define PWR_PUCRA_PU6_Msk         (0x1UL << PWR_PUCRA_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRA_PU6             PWR_PUCRA_PU6_Msk                            /*!< Pin PA6 Pull-Up set */
+#define PWR_PUCRA_PU7_Pos         (7U)
+#define PWR_PUCRA_PU7_Msk         (0x1UL << PWR_PUCRA_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRA_PU7             PWR_PUCRA_PU7_Msk                            /*!< Pin PA7 Pull-Up set */
+#define PWR_PUCRA_PU8_Pos         (8U)
+#define PWR_PUCRA_PU8_Msk         (0x1UL << PWR_PUCRA_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRA_PU8             PWR_PUCRA_PU8_Msk                            /*!< Pin PA8 Pull-Up set */
+#define PWR_PUCRA_PU9_Pos         (9U)
+#define PWR_PUCRA_PU9_Msk         (0x1UL << PWR_PUCRA_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRA_PU9             PWR_PUCRA_PU9_Msk                            /*!< Pin PA9 Pull-Up set */
+#define PWR_PUCRA_PU10_Pos        (10U)
+#define PWR_PUCRA_PU10_Msk        (0x1UL << PWR_PUCRA_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRA_PU10            PWR_PUCRA_PU10_Msk                           /*!< Pin PA10 Pull-Up set */
+#define PWR_PUCRA_PU11_Pos        (11U)
+#define PWR_PUCRA_PU11_Msk        (0x1UL << PWR_PUCRA_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRA_PU11            PWR_PUCRA_PU11_Msk                           /*!< Pin PA11 Pull-Up set */
+#define PWR_PUCRA_PU12_Pos        (12U)
+#define PWR_PUCRA_PU12_Msk        (0x1UL << PWR_PUCRA_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRA_PU12            PWR_PUCRA_PU12_Msk                           /*!< Pin PA12 Pull-Up set */
+#define PWR_PUCRA_PU13_Pos        (13U)
+#define PWR_PUCRA_PU13_Msk        (0x1UL << PWR_PUCRA_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRA_PU13            PWR_PUCRA_PU13_Msk                           /*!< Pin PA13 Pull-Up set */
+#define PWR_PUCRA_PU14_Pos        (14U)
+#define PWR_PUCRA_PU14_Msk        (0x1UL << PWR_PUCRA_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRA_PU14            PWR_PUCRA_PU14_Msk                           /*!< Pin PA14 Pull-Up set */
+#define PWR_PUCRA_PU15_Pos        (15U)
+#define PWR_PUCRA_PU15_Msk        (0x1UL << PWR_PUCRA_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRA_PU15            PWR_PUCRA_PU15_Msk                           /*!< Pin PA15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRA register  *****************/
+#define PWR_PDCRA_PD0_Pos         (0U)
+#define PWR_PDCRA_PD0_Msk         (0x1UL << PWR_PDCRA_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRA_PD0             PWR_PDCRA_PD0_Msk                            /*!< Pin PA0 Pull-Down set */
+#define PWR_PDCRA_PD1_Pos         (1U)
+#define PWR_PDCRA_PD1_Msk         (0x1UL << PWR_PDCRA_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRA_PD1             PWR_PDCRA_PD1_Msk                            /*!< Pin PA1 Pull-Down set */
+#define PWR_PDCRA_PD2_Pos         (2U)
+#define PWR_PDCRA_PD2_Msk         (0x1UL << PWR_PDCRA_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRA_PD2             PWR_PDCRA_PD2_Msk                            /*!< Pin PA2 Pull-Down set */
+#define PWR_PDCRA_PD3_Pos         (3U)
+#define PWR_PDCRA_PD3_Msk         (0x1UL << PWR_PDCRA_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRA_PD3             PWR_PDCRA_PD3_Msk                            /*!< Pin PA3 Pull-Down set */
+#define PWR_PDCRA_PD4_Pos         (4U)
+#define PWR_PDCRA_PD4_Msk         (0x1UL << PWR_PDCRA_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRA_PD4             PWR_PDCRA_PD4_Msk                            /*!< Pin PA4 Pull-Down set */
+#define PWR_PDCRA_PD5_Pos         (5U)
+#define PWR_PDCRA_PD5_Msk         (0x1UL << PWR_PDCRA_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRA_PD5             PWR_PDCRA_PD5_Msk                            /*!< Pin PA5 Pull-Down set */
+#define PWR_PDCRA_PD6_Pos         (6U)
+#define PWR_PDCRA_PD6_Msk         (0x1UL << PWR_PDCRA_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRA_PD6             PWR_PDCRA_PD6_Msk                            /*!< Pin PA6 Pull-Down set */
+#define PWR_PDCRA_PD7_Pos         (7U)
+#define PWR_PDCRA_PD7_Msk         (0x1UL << PWR_PDCRA_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRA_PD7             PWR_PDCRA_PD7_Msk                            /*!< Pin PA7 Pull-Down set */
+#define PWR_PDCRA_PD8_Pos         (8U)
+#define PWR_PDCRA_PD8_Msk         (0x1UL << PWR_PDCRA_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRA_PD8             PWR_PDCRA_PD8_Msk                            /*!< Pin PA8 Pull-Down set */
+#define PWR_PDCRA_PD9_Pos         (9U)
+#define PWR_PDCRA_PD9_Msk         (0x1UL << PWR_PDCRA_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRA_PD9             PWR_PDCRA_PD9_Msk                            /*!< Pin PA9 Pull-Down set */
+#define PWR_PDCRA_PD10_Pos        (10U)
+#define PWR_PDCRA_PD10_Msk        (0x1UL << PWR_PDCRA_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRA_PD10            PWR_PDCRA_PD10_Msk                           /*!< Pin PA10 Pull-Down set */
+#define PWR_PDCRA_PD11_Pos        (11U)
+#define PWR_PDCRA_PD11_Msk        (0x1UL << PWR_PDCRA_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRA_PD11            PWR_PDCRA_PD11_Msk                           /*!< Pin PA11 Pull-Down set */
+#define PWR_PDCRA_PD12_Pos        (12U)
+#define PWR_PDCRA_PD12_Msk        (0x1UL << PWR_PDCRA_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRA_PD12            PWR_PDCRA_PD12_Msk                           /*!< Pin PA12 Pull-Down set */
+#define PWR_PDCRA_PD13_Pos        (13U)
+#define PWR_PDCRA_PD13_Msk        (0x1UL << PWR_PDCRA_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRA_PD13            PWR_PDCRA_PD13_Msk                           /*!< Pin PA13 Pull-Down set */
+#define PWR_PDCRA_PD14_Pos        (14U)
+#define PWR_PDCRA_PD14_Msk        (0x1UL << PWR_PDCRA_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRA_PD14            PWR_PDCRA_PD14_Msk                           /*!< Pin PA14 Pull-Down set */
+#define PWR_PDCRA_PD15_Pos        (15U)
+#define PWR_PDCRA_PD15_Msk        (0x1UL << PWR_PDCRA_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRA_PD15            PWR_PDCRA_PD15_Msk                           /*!< Pin PA15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRB register  *****************/
+#define PWR_PUCRB_PU0_Pos         (0U)
+#define PWR_PUCRB_PU0_Msk         (0x1UL << PWR_PUCRB_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRB_PU0             PWR_PUCRB_PU0_Msk                            /*!< Pin PB0 Pull-Up set */
+#define PWR_PUCRB_PU1_Pos         (1U)
+#define PWR_PUCRB_PU1_Msk         (0x1UL << PWR_PUCRB_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRB_PU1             PWR_PUCRB_PU1_Msk                            /*!< Pin PB1 Pull-Up set */
+#define PWR_PUCRB_PU2_Pos         (2U)
+#define PWR_PUCRB_PU2_Msk         (0x1UL << PWR_PUCRB_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRB_PU2             PWR_PUCRB_PU2_Msk                            /*!< Pin PB2 Pull-Up set */
+#define PWR_PUCRB_PU3_Pos         (3U)
+#define PWR_PUCRB_PU3_Msk         (0x1UL << PWR_PUCRB_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRB_PU3             PWR_PUCRB_PU3_Msk                            /*!< Pin PB3 Pull-Up set */
+#define PWR_PUCRB_PU4_Pos         (4U)
+#define PWR_PUCRB_PU4_Msk         (0x1UL << PWR_PUCRB_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRB_PU4             PWR_PUCRB_PU4_Msk                            /*!< Pin PB4 Pull-Up set */
+#define PWR_PUCRB_PU5_Pos         (5U)
+#define PWR_PUCRB_PU5_Msk         (0x1UL << PWR_PUCRB_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRB_PU5             PWR_PUCRB_PU5_Msk                            /*!< Pin PB5 Pull-Up set */
+#define PWR_PUCRB_PU6_Pos         (6U)
+#define PWR_PUCRB_PU6_Msk         (0x1UL << PWR_PUCRB_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRB_PU6             PWR_PUCRB_PU6_Msk                            /*!< Pin PB6 Pull-Up set */
+#define PWR_PUCRB_PU7_Pos         (7U)
+#define PWR_PUCRB_PU7_Msk         (0x1UL << PWR_PUCRB_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRB_PU7             PWR_PUCRB_PU7_Msk                            /*!< Pin PB7 Pull-Up set */
+#define PWR_PUCRB_PU8_Pos         (8U)
+#define PWR_PUCRB_PU8_Msk         (0x1UL << PWR_PUCRB_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRB_PU8             PWR_PUCRB_PU8_Msk                            /*!< Pin PB8 Pull-Up set */
+#define PWR_PUCRB_PU9_Pos         (9U)
+#define PWR_PUCRB_PU9_Msk         (0x1UL << PWR_PUCRB_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRB_PU9             PWR_PUCRB_PU9_Msk                            /*!< Pin PB9 Pull-Up set */
+#define PWR_PUCRB_PU10_Pos        (10U)
+#define PWR_PUCRB_PU10_Msk        (0x1UL << PWR_PUCRB_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRB_PU10            PWR_PUCRB_PU10_Msk                           /*!< Pin PB10 Pull-Up set */
+#define PWR_PUCRB_PU11_Pos        (11U)
+#define PWR_PUCRB_PU11_Msk        (0x1UL << PWR_PUCRB_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRB_PU11            PWR_PUCRB_PU11_Msk                           /*!< Pin PB11 Pull-Up set */
+#define PWR_PUCRB_PU12_Pos        (12U)
+#define PWR_PUCRB_PU12_Msk        (0x1UL << PWR_PUCRB_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRB_PU12            PWR_PUCRB_PU12_Msk                           /*!< Pin PB12 Pull-Up set */
+#define PWR_PUCRB_PU13_Pos        (13U)
+#define PWR_PUCRB_PU13_Msk        (0x1UL << PWR_PUCRB_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRB_PU13            PWR_PUCRB_PU13_Msk                           /*!< Pin PB13 Pull-Up set */
+#define PWR_PUCRB_PU14_Pos        (14U)
+#define PWR_PUCRB_PU14_Msk        (0x1UL << PWR_PUCRB_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRB_PU14            PWR_PUCRB_PU14_Msk                           /*!< Pin PB14 Pull-Up set */
+#define PWR_PUCRB_PU15_Pos        (15U)
+#define PWR_PUCRB_PU15_Msk        (0x1UL << PWR_PUCRB_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRB_PU15            PWR_PUCRB_PU15_Msk                           /*!< Pin PB15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRB register  *****************/
+#define PWR_PDCRB_PD0_Pos         (0U)
+#define PWR_PDCRB_PD0_Msk         (0x1UL << PWR_PDCRB_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRB_PD0             PWR_PDCRB_PD0_Msk                            /*!< Pin PB0 Pull-Down set */
+#define PWR_PDCRB_PD1_Pos         (1U)
+#define PWR_PDCRB_PD1_Msk         (0x1UL << PWR_PDCRB_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRB_PD1             PWR_PDCRB_PD1_Msk                            /*!< Pin PB1 Pull-Down set */
+#define PWR_PDCRB_PD2_Pos         (2U)
+#define PWR_PDCRB_PD2_Msk         (0x1UL << PWR_PDCRB_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRB_PD2             PWR_PDCRB_PD2_Msk                            /*!< Pin PB2 Pull-Down set */
+#define PWR_PDCRB_PD3_Pos         (3U)
+#define PWR_PDCRB_PD3_Msk         (0x1UL << PWR_PDCRB_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRB_PD3             PWR_PDCRB_PD3_Msk                            /*!< Pin PB3 Pull-Down set */
+#define PWR_PDCRB_PD4_Pos         (4U)
+#define PWR_PDCRB_PD4_Msk         (0x1UL << PWR_PDCRB_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRB_PD4             PWR_PDCRB_PD4_Msk                            /*!< Pin PB4 Pull-Down set */
+#define PWR_PDCRB_PD5_Pos         (5U)
+#define PWR_PDCRB_PD5_Msk         (0x1UL << PWR_PDCRB_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRB_PD5             PWR_PDCRB_PD5_Msk                            /*!< Pin PB5 Pull-Down set */
+#define PWR_PDCRB_PD6_Pos         (6U)
+#define PWR_PDCRB_PD6_Msk         (0x1UL << PWR_PDCRB_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRB_PD6             PWR_PDCRB_PD6_Msk                            /*!< Pin PB6 Pull-Down set */
+#define PWR_PDCRB_PD7_Pos         (7U)
+#define PWR_PDCRB_PD7_Msk         (0x1UL << PWR_PDCRB_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRB_PD7             PWR_PDCRB_PD7_Msk                            /*!< Pin PB7 Pull-Down set */
+#define PWR_PDCRB_PD8_Pos         (8U)
+#define PWR_PDCRB_PD8_Msk         (0x1UL << PWR_PDCRB_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRB_PD8             PWR_PDCRB_PD8_Msk                            /*!< Pin PB8 Pull-Down set */
+#define PWR_PDCRB_PD9_Pos         (9U)
+#define PWR_PDCRB_PD9_Msk         (0x1UL << PWR_PDCRB_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRB_PD9             PWR_PDCRB_PD9_Msk                            /*!< Pin PB9 Pull-Down set */
+#define PWR_PDCRB_PD10_Pos        (10U)
+#define PWR_PDCRB_PD10_Msk        (0x1UL << PWR_PDCRB_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRB_PD10            PWR_PDCRB_PD10_Msk                           /*!< Pin PB10 Pull-Down set */
+#define PWR_PDCRB_PD11_Pos        (11U)
+#define PWR_PDCRB_PD11_Msk        (0x1UL << PWR_PDCRB_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRB_PD11            PWR_PDCRB_PD11_Msk                           /*!< Pin PB11 Pull-Down set */
+#define PWR_PDCRB_PD12_Pos        (12U)
+#define PWR_PDCRB_PD12_Msk        (0x1UL << PWR_PDCRB_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRB_PD12            PWR_PDCRB_PD12_Msk                           /*!< Pin PB12 Pull-Down set */
+#define PWR_PDCRB_PD13_Pos        (13U)
+#define PWR_PDCRB_PD13_Msk        (0x1UL << PWR_PDCRB_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRB_PD13            PWR_PDCRB_PD13_Msk                           /*!< Pin PB13 Pull-Down set */
+#define PWR_PDCRB_PD14_Pos        (14U)
+#define PWR_PDCRB_PD14_Msk        (0x1UL << PWR_PDCRB_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRB_PD14            PWR_PDCRB_PD14_Msk                           /*!< Pin PB14 Pull-Down set */
+#define PWR_PDCRB_PD15_Pos        (15U)
+#define PWR_PDCRB_PD15_Msk        (0x1UL << PWR_PDCRB_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRB_PD15            PWR_PDCRB_PD15_Msk                           /*!< Pin PB15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRC register  *****************/
+#define PWR_PUCRC_PU6_Pos         (6U)
+#define PWR_PUCRC_PU6_Msk         (0x1UL << PWR_PUCRC_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRC_PU6             PWR_PUCRC_PU6_Msk                            /*!< Pin PC6 Pull-Up set */
+#define PWR_PUCRC_PU7_Pos         (7U)
+#define PWR_PUCRC_PU7_Msk         (0x1UL << PWR_PUCRC_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRC_PU7             PWR_PUCRC_PU7_Msk                            /*!< Pin PC7 Pull-Up set */
+#define PWR_PUCRC_PU13_Pos        (13U)
+#define PWR_PUCRC_PU13_Msk        (0x1UL << PWR_PUCRC_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRC_PU13            PWR_PUCRC_PU13_Msk                           /*!< Pin PC13 Pull-Up set */
+#define PWR_PUCRC_PU14_Pos        (14U)
+#define PWR_PUCRC_PU14_Msk        (0x1UL << PWR_PUCRC_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRC_PU14            PWR_PUCRC_PU14_Msk                           /*!< Pin PC14 Pull-Up set */
+#define PWR_PUCRC_PU15_Pos        (15U)
+#define PWR_PUCRC_PU15_Msk        (0x1UL << PWR_PUCRC_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRC_PU15            PWR_PUCRC_PU15_Msk                           /*!< Pin PC15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRC register  *****************/
+#define PWR_PDCRC_PD6_Pos         (6U)
+#define PWR_PDCRC_PD6_Msk         (0x1UL << PWR_PDCRC_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRC_PD6             PWR_PDCRC_PD6_Msk                            /*!< Pin PC6 Pull-Down set */
+#define PWR_PDCRC_PD7_Pos         (7U)
+#define PWR_PDCRC_PD7_Msk         (0x1UL << PWR_PDCRC_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRC_PD7             PWR_PDCRC_PD7_Msk                            /*!< Pin PC7 Pull-Down set */
+#define PWR_PDCRC_PD13_Pos        (13U)
+#define PWR_PDCRC_PD13_Msk        (0x1UL << PWR_PDCRC_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRC_PD13            PWR_PDCRC_PD13_Msk                           /*!< Pin PC13 Pull-Down set */
+#define PWR_PDCRC_PD14_Pos        (14U)
+#define PWR_PDCRC_PD14_Msk        (0x1UL << PWR_PDCRC_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRC_PD14            PWR_PDCRC_PD14_Msk                           /*!< Pin PC14 Pull-Down set */
+#define PWR_PDCRC_PD15_Pos        (15U)
+#define PWR_PDCRC_PD15_Msk        (0x1UL << PWR_PDCRC_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRC_PD15            PWR_PDCRC_PD15_Msk                           /*!< Pin PC15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRD register  *****************/
+#define PWR_PUCRD_PU0_Pos         (0U)
+#define PWR_PUCRD_PU0_Msk         (0x1UL << PWR_PUCRD_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRD_PU0             PWR_PUCRD_PU0_Msk                            /*!< Pin PD0 Pull-Up set */
+#define PWR_PUCRD_PU1_Pos         (1U)
+#define PWR_PUCRD_PU1_Msk         (0x1UL << PWR_PUCRD_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRD_PU1             PWR_PUCRD_PU1_Msk                            /*!< Pin PD1 Pull-Up set */
+#define PWR_PUCRD_PU2_Pos         (2U)
+#define PWR_PUCRD_PU2_Msk         (0x1UL << PWR_PUCRD_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRD_PU2             PWR_PUCRD_PU2_Msk                            /*!< Pin PD2 Pull-Up set */
+#define PWR_PUCRD_PU3_Pos         (3U)
+#define PWR_PUCRD_PU3_Msk         (0x1UL << PWR_PUCRD_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRD_PU3             PWR_PUCRD_PU3_Msk                            /*!< Pin PD3 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRD register  *****************/
+#define PWR_PDCRD_PD0_Pos         (0U)
+#define PWR_PDCRD_PD0_Msk         (0x1UL << PWR_PDCRD_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRD_PD0             PWR_PDCRD_PD0_Msk                            /*!< Pin PD0 Pull-Down set */
+#define PWR_PDCRD_PD1_Pos         (1U)
+#define PWR_PDCRD_PD1_Msk         (0x1UL << PWR_PDCRD_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRD_PD1             PWR_PDCRD_PD1_Msk                            /*!< Pin PD1 Pull-Down set */
+#define PWR_PDCRD_PD2_Pos         (2U)
+#define PWR_PDCRD_PD2_Msk         (0x1UL << PWR_PDCRD_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRD_PD2             PWR_PDCRD_PD2_Msk                            /*!< Pin PD2 Pull-Down set */
+#define PWR_PDCRD_PD3_Pos         (3U)
+#define PWR_PDCRD_PD3_Msk         (0x1UL << PWR_PDCRD_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRD_PD3             PWR_PDCRD_PD3_Msk                            /*!< Pin PD3 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRF register  *****************/
+#define PWR_PUCRF_PU0_Pos         (0U)
+#define PWR_PUCRF_PU0_Msk         (0x1UL << PWR_PUCRF_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRF_PU0             PWR_PUCRF_PU0_Msk                            /*!< Pin PF0 Pull-Up set */
+#define PWR_PUCRF_PU1_Pos         (1U)
+#define PWR_PUCRF_PU1_Msk         (0x1UL << PWR_PUCRF_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRF_PU1             PWR_PUCRF_PU1_Msk                            /*!< Pin PF1 Pull-Up set */
+#define PWR_PUCRF_PU2_Pos         (2U)
+#define PWR_PUCRF_PU2_Msk         (0x1UL << PWR_PUCRF_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRF_PU2             PWR_PUCRF_PU2_Msk                            /*!< Pin PF2 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRF register  *****************/
+#define PWR_PDCRF_PD0_Pos         (0U)
+#define PWR_PDCRF_PD0_Msk         (0x1UL << PWR_PDCRF_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRF_PD0             PWR_PDCRF_PD0_Msk                            /*!< Pin PF0 Pull-Down set */
+#define PWR_PDCRF_PD1_Pos         (1U)
+#define PWR_PDCRF_PD1_Msk         (0x1UL << PWR_PDCRF_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRF_PD1             PWR_PDCRF_PD1_Msk                            /*!< Pin PF1 Pull-Down set */
+#define PWR_PDCRF_PD2_Pos         (2U)
+#define PWR_PDCRF_PD2_Msk         (0x1UL << PWR_PDCRF_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRF_PD2             PWR_PDCRF_PD2_Msk                            /*!< Pin PF2 Pull-Down set */
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Reset and Clock Control                          */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions  (not present on all devices in the STM32G0 series)
+*/
+#define RCC_PLLQ_SUPPORT
+
+/********************  Bit definition for RCC_CR register  *****************/
+#define RCC_CR_HSION_Pos                 (8U)
+#define RCC_CR_HSION_Msk                 (0x1UL << RCC_CR_HSION_Pos)           /*!< 0x00000100 */
+#define RCC_CR_HSION                     RCC_CR_HSION_Msk                      /*!< Internal High Speed clock enable */
+#define RCC_CR_HSIKERON_Pos              (9U)
+#define RCC_CR_HSIKERON_Msk              (0x1UL << RCC_CR_HSIKERON_Pos)        /*!< 0x00000200 */
+#define RCC_CR_HSIKERON                  RCC_CR_HSIKERON_Msk                   /*!< Internal High Speed clock enable for some IPs Kernel */
+#define RCC_CR_HSIRDY_Pos                (10U)
+#define RCC_CR_HSIRDY_Msk                (0x1UL << RCC_CR_HSIRDY_Pos)          /*!< 0x00000400 */
+#define RCC_CR_HSIRDY                    RCC_CR_HSIRDY_Msk                     /*!< Internal High Speed clock ready flag */
+#define RCC_CR_HSIDIV_Pos                (11U)
+#define RCC_CR_HSIDIV_Msk                (0x7UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00003800 */
+#define RCC_CR_HSIDIV                    RCC_CR_HSIDIV_Msk                     /*!< HSIDIV[13:11] Internal High Speed clock division factor */
+#define RCC_CR_HSIDIV_0                  (0x1UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00000800 */
+#define RCC_CR_HSIDIV_1                  (0x2UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00001000 */
+#define RCC_CR_HSIDIV_2                  (0x4UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00002000 */
+#define RCC_CR_HSEON_Pos                 (16U)
+#define RCC_CR_HSEON_Msk                 (0x1UL << RCC_CR_HSEON_Pos)           /*!< 0x00010000 */
+#define RCC_CR_HSEON                     RCC_CR_HSEON_Msk                      /*!< External High Speed clock enable */
+#define RCC_CR_HSERDY_Pos                (17U)
+#define RCC_CR_HSERDY_Msk                (0x1UL << RCC_CR_HSERDY_Pos)          /*!< 0x00020000 */
+#define RCC_CR_HSERDY                    RCC_CR_HSERDY_Msk                     /*!< External High Speed clock ready */
+#define RCC_CR_HSEBYP_Pos                (18U)
+#define RCC_CR_HSEBYP_Msk                (0x1UL << RCC_CR_HSEBYP_Pos)          /*!< 0x00040000 */
+#define RCC_CR_HSEBYP                    RCC_CR_HSEBYP_Msk                     /*!< External High Speed clock Bypass */
+#define RCC_CR_CSSON_Pos                 (19U)
+#define RCC_CR_CSSON_Msk                 (0x1UL << RCC_CR_CSSON_Pos)           /*!< 0x00080000 */
+#define RCC_CR_CSSON                     RCC_CR_CSSON_Msk                      /*!< HSE Clock Security System enable */
+
+#define RCC_CR_PLLON_Pos                 (24U)
+#define RCC_CR_PLLON_Msk                 (0x1UL << RCC_CR_PLLON_Pos)           /*!< 0x01000000 */
+#define RCC_CR_PLLON                     RCC_CR_PLLON_Msk                      /*!< System PLL clock enable */
+#define RCC_CR_PLLRDY_Pos                (25U)
+#define RCC_CR_PLLRDY_Msk                (0x1UL << RCC_CR_PLLRDY_Pos)          /*!< 0x02000000 */
+#define RCC_CR_PLLRDY                    RCC_CR_PLLRDY_Msk                     /*!< System PLL clock ready */
+
+/********************  Bit definition for RCC_ICSCR register  ***************/
+/*!< HSICAL configuration */
+#define RCC_ICSCR_HSICAL_Pos             (0U)
+#define RCC_ICSCR_HSICAL_Msk             (0xFFUL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x000000FF */
+#define RCC_ICSCR_HSICAL                 RCC_ICSCR_HSICAL_Msk                  /*!< HSICAL[7:0] bits */
+#define RCC_ICSCR_HSICAL_0               (0x01UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000001 */
+#define RCC_ICSCR_HSICAL_1               (0x02UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000002 */
+#define RCC_ICSCR_HSICAL_2               (0x04UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000004 */
+#define RCC_ICSCR_HSICAL_3               (0x08UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000008 */
+#define RCC_ICSCR_HSICAL_4               (0x10UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000010 */
+#define RCC_ICSCR_HSICAL_5               (0x20UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000020 */
+#define RCC_ICSCR_HSICAL_6               (0x40UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000040 */
+#define RCC_ICSCR_HSICAL_7               (0x80UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000080 */
+
+/*!< HSITRIM configuration */
+#define RCC_ICSCR_HSITRIM_Pos            (8U)
+#define RCC_ICSCR_HSITRIM_Msk            (0x7FUL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00007F00 */
+#define RCC_ICSCR_HSITRIM                RCC_ICSCR_HSITRIM_Msk                 /*!< HSITRIM[14:8] bits */
+#define RCC_ICSCR_HSITRIM_0              (0x01UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000100 */
+#define RCC_ICSCR_HSITRIM_1              (0x02UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000200 */
+#define RCC_ICSCR_HSITRIM_2              (0x04UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000400 */
+#define RCC_ICSCR_HSITRIM_3              (0x08UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000800 */
+#define RCC_ICSCR_HSITRIM_4              (0x10UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00001000 */
+#define RCC_ICSCR_HSITRIM_5              (0x20UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00002000 */
+#define RCC_ICSCR_HSITRIM_6              (0x40UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00004000 */
+
+/********************  Bit definition for RCC_CFGR register  ***************/
+/*!< SW configuration */
+#define RCC_CFGR_SW_Pos                (0U)
+#define RCC_CFGR_SW_Msk                (0x7UL << RCC_CFGR_SW_Pos)              /*!< 0x00000007 */
+#define RCC_CFGR_SW                    RCC_CFGR_SW_Msk                         /*!< SW[2:0] bits (System clock Switch) */
+#define RCC_CFGR_SW_0                  (0x1UL << RCC_CFGR_SW_Pos)              /*!< 0x00000001 */
+#define RCC_CFGR_SW_1                  (0x2UL << RCC_CFGR_SW_Pos)              /*!< 0x00000002 */
+#define RCC_CFGR_SW_2                  (0x4UL << RCC_CFGR_SW_Pos)              /*!< 0x00000004 */
+
+/*!< SWS configuration */
+#define RCC_CFGR_SWS_Pos               (3U)
+#define RCC_CFGR_SWS_Msk               (0x7UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000038 */
+#define RCC_CFGR_SWS                   RCC_CFGR_SWS_Msk                        /*!< SWS[2:0] bits (System Clock Switch Status) */
+#define RCC_CFGR_SWS_0                 (0x1UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000008 */
+#define RCC_CFGR_SWS_1                 (0x2UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000010 */
+#define RCC_CFGR_SWS_2                 (0x4UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000020 */
+
+/*!< HPRE configuration */
+#define RCC_CFGR_HPRE_Pos              (8U)
+#define RCC_CFGR_HPRE_Msk              (0xFUL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000F00 */
+#define RCC_CFGR_HPRE                  RCC_CFGR_HPRE_Msk                       /*!< HPRE[3:0] bits (AHB prescaler) */
+#define RCC_CFGR_HPRE_0                (0x1UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000100 */
+#define RCC_CFGR_HPRE_1                (0x2UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000200 */
+#define RCC_CFGR_HPRE_2                (0x4UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000400 */
+#define RCC_CFGR_HPRE_3                (0x8UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000800 */
+
+/*!< PPRE configuration */
+#define RCC_CFGR_PPRE_Pos              (12U)
+#define RCC_CFGR_PPRE_Msk              (0x7UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00007000 */
+#define RCC_CFGR_PPRE                  RCC_CFGR_PPRE_Msk                       /*!< PRE1[2:0] bits (APB prescaler) */
+#define RCC_CFGR_PPRE_0                (0x1UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00001000 */
+#define RCC_CFGR_PPRE_1                (0x2UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00002000 */
+#define RCC_CFGR_PPRE_2                (0x4UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00004000 */
+
+
+/*!< MCOSEL configuration */
+#define RCC_CFGR_MCOSEL_Pos            (24U)
+#define RCC_CFGR_MCOSEL_Msk            (0x7UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x07000000 */
+#define RCC_CFGR_MCOSEL                RCC_CFGR_MCOSEL_Msk                     /*!< MCOSEL [2:0] bits (Clock output selection) */
+#define RCC_CFGR_MCOSEL_0              (0x1UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x01000000 */
+#define RCC_CFGR_MCOSEL_1              (0x2UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x02000000 */
+#define RCC_CFGR_MCOSEL_2              (0x4UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x04000000 */
+
+/*!< MCO Prescaler configuration */
+#define RCC_CFGR_MCOPRE_Pos            (28U)
+#define RCC_CFGR_MCOPRE_Msk            (0x7UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x70000000 */
+#define RCC_CFGR_MCOPRE                RCC_CFGR_MCOPRE_Msk                     /*!< MCO prescaler [2:0] */
+#define RCC_CFGR_MCOPRE_0              (0x1UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x10000000 */
+#define RCC_CFGR_MCOPRE_1              (0x2UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x20000000 */
+#define RCC_CFGR_MCOPRE_2              (0x4UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x40000000 */
+
+/********************  Bit definition for RCC_PLLCFGR register  ***************/
+#define RCC_PLLCFGR_PLLSRC_Pos           (0U)
+#define RCC_PLLCFGR_PLLSRC_Msk           (0x3UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC               RCC_PLLCFGR_PLLSRC_Msk
+#define RCC_PLLCFGR_PLLSRC_0             (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000001 */
+#define RCC_PLLCFGR_PLLSRC_1             (0x2UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000002 */
+
+#define RCC_PLLCFGR_PLLSRC_NONE          (0x00000000UL)                        /*!< No clock sent to PLL      */
+#define RCC_PLLCFGR_PLLSRC_HSI_Pos       (1U)
+#define RCC_PLLCFGR_PLLSRC_HSI_Msk       (0x1UL << RCC_PLLCFGR_PLLSRC_HSI_Pos) /*!< 0x00000002 */
+#define RCC_PLLCFGR_PLLSRC_HSI           RCC_PLLCFGR_PLLSRC_HSI_Msk            /*!< HSI source clock selected */
+#define RCC_PLLCFGR_PLLSRC_HSE_Pos       (0U)
+#define RCC_PLLCFGR_PLLSRC_HSE_Msk       (0x3UL << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC_HSE           RCC_PLLCFGR_PLLSRC_HSE_Msk            /*!< HSE source clock selected */
+
+#define RCC_PLLCFGR_PLLM_Pos             (4U)
+#define RCC_PLLCFGR_PLLM_Msk             (0x7UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000070 */
+#define RCC_PLLCFGR_PLLM                 RCC_PLLCFGR_PLLM_Msk
+#define RCC_PLLCFGR_PLLM_0               (0x1UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000010 */
+#define RCC_PLLCFGR_PLLM_1               (0x2UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000020 */
+#define RCC_PLLCFGR_PLLM_2               (0x4UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000040 */
+
+#define RCC_PLLCFGR_PLLN_Pos             (8U)
+#define RCC_PLLCFGR_PLLN_Msk             (0x7FUL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00007F00 */
+#define RCC_PLLCFGR_PLLN                 RCC_PLLCFGR_PLLN_Msk
+#define RCC_PLLCFGR_PLLN_0               (0x01UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000100 */
+#define RCC_PLLCFGR_PLLN_1               (0x02UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000200 */
+#define RCC_PLLCFGR_PLLN_2               (0x04UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000400 */
+#define RCC_PLLCFGR_PLLN_3               (0x08UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000800 */
+#define RCC_PLLCFGR_PLLN_4               (0x10UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00001000 */
+#define RCC_PLLCFGR_PLLN_5               (0x20UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00002000 */
+#define RCC_PLLCFGR_PLLN_6               (0x40UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00004000 */
+
+#define RCC_PLLCFGR_PLLPEN_Pos           (16U)
+#define RCC_PLLCFGR_PLLPEN_Msk           (0x1UL << RCC_PLLCFGR_PLLPEN_Pos)     /*!< 0x00010000 */
+#define RCC_PLLCFGR_PLLPEN               RCC_PLLCFGR_PLLPEN_Msk
+
+#define RCC_PLLCFGR_PLLP_Pos              (17U)
+#define RCC_PLLCFGR_PLLP_Msk              (0x1FUL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x003E0000 */
+#define RCC_PLLCFGR_PLLP                  RCC_PLLCFGR_PLLP_Msk
+#define RCC_PLLCFGR_PLLP_0                (0x01UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00020000 */
+#define RCC_PLLCFGR_PLLP_1                (0x02UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00040000 */
+#define RCC_PLLCFGR_PLLP_2                (0x04UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00080000 */
+#define RCC_PLLCFGR_PLLP_3                (0x08UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00100000 */
+#define RCC_PLLCFGR_PLLP_4                (0x10UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00200000 */
+
+#define RCC_PLLCFGR_PLLQEN_Pos           (24U)
+#define RCC_PLLCFGR_PLLQEN_Msk           (0x1UL << RCC_PLLCFGR_PLLQEN_Pos)     /*!< 0x01000000 */
+#define RCC_PLLCFGR_PLLQEN               RCC_PLLCFGR_PLLQEN_Msk
+
+#define RCC_PLLCFGR_PLLQ_Pos             (25U)
+#define RCC_PLLCFGR_PLLQ_Msk             (0x7UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x0E000000 */
+#define RCC_PLLCFGR_PLLQ                 RCC_PLLCFGR_PLLQ_Msk
+#define RCC_PLLCFGR_PLLQ_0               (0x1UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x02000000 */
+#define RCC_PLLCFGR_PLLQ_1               (0x2UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x04000000 */
+#define RCC_PLLCFGR_PLLQ_2               (0x4UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x08000000 */
+
+#define RCC_PLLCFGR_PLLREN_Pos           (28U)
+#define RCC_PLLCFGR_PLLREN_Msk           (0x1UL << RCC_PLLCFGR_PLLREN_Pos)     /*!< 0x10000000 */
+#define RCC_PLLCFGR_PLLREN               RCC_PLLCFGR_PLLREN_Msk
+
+#define RCC_PLLCFGR_PLLR_Pos             (29U)
+#define RCC_PLLCFGR_PLLR_Msk             (0x7UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0xE0000000 */
+#define RCC_PLLCFGR_PLLR                 RCC_PLLCFGR_PLLR_Msk
+#define RCC_PLLCFGR_PLLR_0               (0x1UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x20000000 */
+#define RCC_PLLCFGR_PLLR_1               (0x2UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x40000000 */
+#define RCC_PLLCFGR_PLLR_2               (0x4UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_CIER register  ******************/
+#define RCC_CIER_LSIRDYIE_Pos            (0U)
+#define RCC_CIER_LSIRDYIE_Msk            (0x1UL << RCC_CIER_LSIRDYIE_Pos)      /*!< 0x00000001 */
+#define RCC_CIER_LSIRDYIE                RCC_CIER_LSIRDYIE_Msk
+#define RCC_CIER_LSERDYIE_Pos            (1U)
+#define RCC_CIER_LSERDYIE_Msk            (0x1UL << RCC_CIER_LSERDYIE_Pos)      /*!< 0x00000002 */
+#define RCC_CIER_LSERDYIE                RCC_CIER_LSERDYIE_Msk
+#define RCC_CIER_HSIRDYIE_Pos            (3U)
+#define RCC_CIER_HSIRDYIE_Msk            (0x1UL << RCC_CIER_HSIRDYIE_Pos)      /*!< 0x00000008 */
+#define RCC_CIER_HSIRDYIE                RCC_CIER_HSIRDYIE_Msk
+#define RCC_CIER_HSERDYIE_Pos            (4U)
+#define RCC_CIER_HSERDYIE_Msk            (0x1UL << RCC_CIER_HSERDYIE_Pos)      /*!< 0x00000010 */
+#define RCC_CIER_HSERDYIE                RCC_CIER_HSERDYIE_Msk
+#define RCC_CIER_PLLRDYIE_Pos            (5U)
+#define RCC_CIER_PLLRDYIE_Msk            (0x1UL << RCC_CIER_PLLRDYIE_Pos)      /*!< 0x00000020 */
+#define RCC_CIER_PLLRDYIE                RCC_CIER_PLLRDYIE_Msk
+
+/********************  Bit definition for RCC_CIFR register  ******************/
+#define RCC_CIFR_LSIRDYF_Pos             (0U)
+#define RCC_CIFR_LSIRDYF_Msk             (0x1UL << RCC_CIFR_LSIRDYF_Pos)       /*!< 0x00000001 */
+#define RCC_CIFR_LSIRDYF                 RCC_CIFR_LSIRDYF_Msk
+#define RCC_CIFR_LSERDYF_Pos             (1U)
+#define RCC_CIFR_LSERDYF_Msk             (0x1UL << RCC_CIFR_LSERDYF_Pos)       /*!< 0x00000002 */
+#define RCC_CIFR_LSERDYF                 RCC_CIFR_LSERDYF_Msk
+#define RCC_CIFR_HSIRDYF_Pos             (3U)
+#define RCC_CIFR_HSIRDYF_Msk             (0x1UL << RCC_CIFR_HSIRDYF_Pos)       /*!< 0x00000008 */
+#define RCC_CIFR_HSIRDYF                 RCC_CIFR_HSIRDYF_Msk
+#define RCC_CIFR_HSERDYF_Pos             (4U)
+#define RCC_CIFR_HSERDYF_Msk             (0x1UL << RCC_CIFR_HSERDYF_Pos)       /*!< 0x00000010 */
+#define RCC_CIFR_HSERDYF                 RCC_CIFR_HSERDYF_Msk
+#define RCC_CIFR_PLLRDYF_Pos             (5U)
+#define RCC_CIFR_PLLRDYF_Msk             (0x1UL << RCC_CIFR_PLLRDYF_Pos)       /*!< 0x00000020 */
+#define RCC_CIFR_PLLRDYF                 RCC_CIFR_PLLRDYF_Msk
+#define RCC_CIFR_CSSF_Pos                (8U)
+#define RCC_CIFR_CSSF_Msk                (0x1UL << RCC_CIFR_CSSF_Pos)          /*!< 0x00000100 */
+#define RCC_CIFR_CSSF                    RCC_CIFR_CSSF_Msk
+#define RCC_CIFR_LSECSSF_Pos             (9U)
+#define RCC_CIFR_LSECSSF_Msk             (0x1UL << RCC_CIFR_LSECSSF_Pos)       /*!< 0x00000200 */
+#define RCC_CIFR_LSECSSF                 RCC_CIFR_LSECSSF_Msk
+
+/********************  Bit definition for RCC_CICR register  ******************/
+#define RCC_CICR_LSIRDYC_Pos             (0U)
+#define RCC_CICR_LSIRDYC_Msk             (0x1UL << RCC_CICR_LSIRDYC_Pos)       /*!< 0x00000001 */
+#define RCC_CICR_LSIRDYC                 RCC_CICR_LSIRDYC_Msk
+#define RCC_CICR_LSERDYC_Pos             (1U)
+#define RCC_CICR_LSERDYC_Msk             (0x1UL << RCC_CICR_LSERDYC_Pos)       /*!< 0x00000002 */
+#define RCC_CICR_LSERDYC                 RCC_CICR_LSERDYC_Msk
+#define RCC_CICR_HSIRDYC_Pos             (3U)
+#define RCC_CICR_HSIRDYC_Msk             (0x1UL << RCC_CICR_HSIRDYC_Pos)       /*!< 0x00000008 */
+#define RCC_CICR_HSIRDYC                 RCC_CICR_HSIRDYC_Msk
+#define RCC_CICR_HSERDYC_Pos             (4U)
+#define RCC_CICR_HSERDYC_Msk             (0x1UL << RCC_CICR_HSERDYC_Pos)       /*!< 0x00000010 */
+#define RCC_CICR_HSERDYC                 RCC_CICR_HSERDYC_Msk
+#define RCC_CICR_PLLRDYC_Pos             (5U)
+#define RCC_CICR_PLLRDYC_Msk             (0x1UL << RCC_CICR_PLLRDYC_Pos)       /*!< 0x00000020 */
+#define RCC_CICR_PLLRDYC                 RCC_CICR_PLLRDYC_Msk
+#define RCC_CICR_CSSC_Pos                (8U)
+#define RCC_CICR_CSSC_Msk                (0x1UL << RCC_CICR_CSSC_Pos)          /*!< 0x00000100 */
+#define RCC_CICR_CSSC                    RCC_CICR_CSSC_Msk
+#define RCC_CICR_LSECSSC_Pos             (9U)
+#define RCC_CICR_LSECSSC_Msk             (0x1UL << RCC_CICR_LSECSSC_Pos)       /*!< 0x00000200 */
+#define RCC_CICR_LSECSSC                 RCC_CICR_LSECSSC_Msk
+
+/********************  Bit definition for RCC_IOPRSTR register  ****************/
+#define RCC_IOPRSTR_GPIOARST_Pos         (0U)
+#define RCC_IOPRSTR_GPIOARST_Msk         (0x1UL << RCC_IOPRSTR_GPIOARST_Pos)   /*!< 0x00000001 */
+#define RCC_IOPRSTR_GPIOARST             RCC_IOPRSTR_GPIOARST_Msk
+#define RCC_IOPRSTR_GPIOBRST_Pos         (1U)
+#define RCC_IOPRSTR_GPIOBRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOBRST_Pos)   /*!< 0x00000002 */
+#define RCC_IOPRSTR_GPIOBRST             RCC_IOPRSTR_GPIOBRST_Msk
+#define RCC_IOPRSTR_GPIOCRST_Pos         (2U)
+#define RCC_IOPRSTR_GPIOCRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOCRST_Pos)   /*!< 0x00000004 */
+#define RCC_IOPRSTR_GPIOCRST             RCC_IOPRSTR_GPIOCRST_Msk
+#define RCC_IOPRSTR_GPIODRST_Pos         (3U)
+#define RCC_IOPRSTR_GPIODRST_Msk         (0x1UL << RCC_IOPRSTR_GPIODRST_Pos)   /*!< 0x00000008 */
+#define RCC_IOPRSTR_GPIODRST             RCC_IOPRSTR_GPIODRST_Msk
+#define RCC_IOPRSTR_GPIOFRST_Pos         (5U)
+#define RCC_IOPRSTR_GPIOFRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOFRST_Pos)   /*!< 0x00000020 */
+#define RCC_IOPRSTR_GPIOFRST             RCC_IOPRSTR_GPIOFRST_Msk
+
+/********************  Bit definition for RCC_AHBRSTR register  ***************/
+#define RCC_AHBRSTR_DMA1RST_Pos          (0U)
+#define RCC_AHBRSTR_DMA1RST_Msk          (0x1UL << RCC_AHBRSTR_DMA1RST_Pos)    /*!< 0x00000001 */
+#define RCC_AHBRSTR_DMA1RST              RCC_AHBRSTR_DMA1RST_Msk
+#define RCC_AHBRSTR_FLASHRST_Pos         (8U)
+#define RCC_AHBRSTR_FLASHRST_Msk         (0x1UL << RCC_AHBRSTR_FLASHRST_Pos)   /*!< 0x00000100 */
+#define RCC_AHBRSTR_FLASHRST             RCC_AHBRSTR_FLASHRST_Msk
+#define RCC_AHBRSTR_CRCRST_Pos           (12U)
+#define RCC_AHBRSTR_CRCRST_Msk           (0x1UL << RCC_AHBRSTR_CRCRST_Pos)     /*!< 0x00001000 */
+#define RCC_AHBRSTR_CRCRST               RCC_AHBRSTR_CRCRST_Msk
+
+/********************  Bit definition for RCC_APBRSTR1 register  **************/
+#define RCC_APBRSTR1_TIM2RST_Pos         (0U)
+#define RCC_APBRSTR1_TIM2RST_Msk         (0x1UL << RCC_APBRSTR1_TIM2RST_Pos)   /*!< 0x00000001 */
+#define RCC_APBRSTR1_TIM2RST             RCC_APBRSTR1_TIM2RST_Msk
+#define RCC_APBRSTR1_TIM3RST_Pos         (1U)
+#define RCC_APBRSTR1_TIM3RST_Msk         (0x1UL << RCC_APBRSTR1_TIM3RST_Pos)   /*!< 0x00000002 */
+#define RCC_APBRSTR1_TIM3RST             RCC_APBRSTR1_TIM3RST_Msk
+#define RCC_APBRSTR1_TIM6RST_Pos         (4U)
+#define RCC_APBRSTR1_TIM6RST_Msk         (0x1UL << RCC_APBRSTR1_TIM6RST_Pos)   /*!< 0x00000010 */
+#define RCC_APBRSTR1_TIM6RST             RCC_APBRSTR1_TIM6RST_Msk
+#define RCC_APBRSTR1_TIM7RST_Pos         (5U)
+#define RCC_APBRSTR1_TIM7RST_Msk         (0x1UL << RCC_APBRSTR1_TIM7RST_Pos)   /*!< 0x00000020 */
+#define RCC_APBRSTR1_TIM7RST             RCC_APBRSTR1_TIM7RST_Msk
+#define RCC_APBRSTR1_SPI2RST_Pos         (14U)
+#define RCC_APBRSTR1_SPI2RST_Msk         (0x1UL << RCC_APBRSTR1_SPI2RST_Pos)   /*!< 0x00004000 */
+#define RCC_APBRSTR1_SPI2RST             RCC_APBRSTR1_SPI2RST_Msk
+#define RCC_APBRSTR1_USART2RST_Pos       (17U)
+#define RCC_APBRSTR1_USART2RST_Msk       (0x1UL << RCC_APBRSTR1_USART2RST_Pos) /*!< 0x00020000 */
+#define RCC_APBRSTR1_USART2RST           RCC_APBRSTR1_USART2RST_Msk
+#define RCC_APBRSTR1_LPUART1RST_Pos      (20U)
+#define RCC_APBRSTR1_LPUART1RST_Msk      (0x1UL << RCC_APBRSTR1_LPUART1RST_Pos) /*!< 0x00100000 */
+#define RCC_APBRSTR1_LPUART1RST          RCC_APBRSTR1_LPUART1RST_Msk
+#define RCC_APBRSTR1_I2C1RST_Pos         (21U)
+#define RCC_APBRSTR1_I2C1RST_Msk         (0x1UL << RCC_APBRSTR1_I2C1RST_Pos)    /*!< 0x00200000 */
+#define RCC_APBRSTR1_I2C1RST             RCC_APBRSTR1_I2C1RST_Msk
+#define RCC_APBRSTR1_I2C2RST_Pos         (22U)
+#define RCC_APBRSTR1_I2C2RST_Msk         (0x1UL << RCC_APBRSTR1_I2C2RST_Pos)    /*!< 0x00400000 */
+#define RCC_APBRSTR1_I2C2RST             RCC_APBRSTR1_I2C2RST_Msk
+#define RCC_APBRSTR1_DBGRST_Pos          (27U)
+#define RCC_APBRSTR1_DBGRST_Msk          (0x1UL << RCC_APBRSTR1_DBGRST_Pos)     /*!< 0x08000000 */
+#define RCC_APBRSTR1_DBGRST              RCC_APBRSTR1_DBGRST_Msk
+#define RCC_APBRSTR1_PWRRST_Pos          (28U)
+#define RCC_APBRSTR1_PWRRST_Msk          (0x1UL << RCC_APBRSTR1_PWRRST_Pos)     /*!< 0x10000000 */
+#define RCC_APBRSTR1_PWRRST              RCC_APBRSTR1_PWRRST_Msk
+#define RCC_APBRSTR1_DAC1RST_Pos         (29U)
+#define RCC_APBRSTR1_DAC1RST_Msk         (0x1UL << RCC_APBRSTR1_DAC1RST_Pos)    /*!< 0x20000000 */
+#define RCC_APBRSTR1_DAC1RST             RCC_APBRSTR1_DAC1RST_Msk
+#define RCC_APBRSTR1_LPTIM2RST_Pos       (30U)
+#define RCC_APBRSTR1_LPTIM2RST_Msk       (0x1UL << RCC_APBRSTR1_LPTIM2RST_Pos)  /*!< 0x40000000 */
+#define RCC_APBRSTR1_LPTIM2RST           RCC_APBRSTR1_LPTIM2RST_Msk
+#define RCC_APBRSTR1_LPTIM1RST_Pos       (31U)
+#define RCC_APBRSTR1_LPTIM1RST_Msk       (0x1UL << RCC_APBRSTR1_LPTIM1RST_Pos)  /*!< 0x80000000 */
+#define RCC_APBRSTR1_LPTIM1RST           RCC_APBRSTR1_LPTIM1RST_Msk
+
+/********************  Bit definition for RCC_APBRSTR2 register  **************/
+#define RCC_APBRSTR2_SYSCFGRST_Pos       (0U)
+#define RCC_APBRSTR2_SYSCFGRST_Msk       (0x1UL << RCC_APBRSTR2_SYSCFGRST_Pos)  /*!< 0x00000001 */
+#define RCC_APBRSTR2_SYSCFGRST           RCC_APBRSTR2_SYSCFGRST_Msk
+#define RCC_APBRSTR2_TIM1RST_Pos         (11U)
+#define RCC_APBRSTR2_TIM1RST_Msk         (0x1UL << RCC_APBRSTR2_TIM1RST_Pos)    /*!< 0x00000800 */
+#define RCC_APBRSTR2_TIM1RST             RCC_APBRSTR2_TIM1RST_Msk
+#define RCC_APBRSTR2_SPI1RST_Pos         (12U)
+#define RCC_APBRSTR2_SPI1RST_Msk         (0x1UL << RCC_APBRSTR2_SPI1RST_Pos)    /*!< 0x00001000 */
+#define RCC_APBRSTR2_SPI1RST             RCC_APBRSTR2_SPI1RST_Msk
+#define RCC_APBRSTR2_USART1RST_Pos       (14U)
+#define RCC_APBRSTR2_USART1RST_Msk       (0x1UL << RCC_APBRSTR2_USART1RST_Pos)  /*!< 0x00004000 */
+#define RCC_APBRSTR2_USART1RST           RCC_APBRSTR2_USART1RST_Msk
+#define RCC_APBRSTR2_TIM14RST_Pos        (15U)
+#define RCC_APBRSTR2_TIM14RST_Msk        (0x1UL << RCC_APBRSTR2_TIM14RST_Pos)   /*!< 0x00008000 */
+#define RCC_APBRSTR2_TIM14RST            RCC_APBRSTR2_TIM14RST_Msk
+#define RCC_APBRSTR2_TIM15RST_Pos        (16U)
+#define RCC_APBRSTR2_TIM15RST_Msk        (0x1UL << RCC_APBRSTR2_TIM15RST_Pos)   /*!< 0x00010000 */
+#define RCC_APBRSTR2_TIM15RST            RCC_APBRSTR2_TIM15RST_Msk
+#define RCC_APBRSTR2_TIM16RST_Pos        (17U)
+#define RCC_APBRSTR2_TIM16RST_Msk        (0x1UL << RCC_APBRSTR2_TIM16RST_Pos)   /*!< 0x00020000 */
+#define RCC_APBRSTR2_TIM16RST            RCC_APBRSTR2_TIM16RST_Msk
+#define RCC_APBRSTR2_TIM17RST_Pos        (18U)
+#define RCC_APBRSTR2_TIM17RST_Msk        (0x1UL << RCC_APBRSTR2_TIM17RST_Pos)   /*!< 0x00040000 */
+#define RCC_APBRSTR2_TIM17RST            RCC_APBRSTR2_TIM17RST_Msk
+#define RCC_APBRSTR2_ADCRST_Pos          (20U)
+#define RCC_APBRSTR2_ADCRST_Msk          (0x1UL << RCC_APBRSTR2_ADCRST_Pos)     /*!< 0x00100000 */
+#define RCC_APBRSTR2_ADCRST              RCC_APBRSTR2_ADCRST_Msk
+
+/********************  Bit definition for RCC_IOPENR register  ****************/
+#define RCC_IOPENR_GPIOAEN_Pos           (0U)
+#define RCC_IOPENR_GPIOAEN_Msk           (0x1UL << RCC_IOPENR_GPIOAEN_Pos)      /*!< 0x00000001 */
+#define RCC_IOPENR_GPIOAEN               RCC_IOPENR_GPIOAEN_Msk
+#define RCC_IOPENR_GPIOBEN_Pos           (1U)
+#define RCC_IOPENR_GPIOBEN_Msk           (0x1UL << RCC_IOPENR_GPIOBEN_Pos)      /*!< 0x00000002 */
+#define RCC_IOPENR_GPIOBEN               RCC_IOPENR_GPIOBEN_Msk
+#define RCC_IOPENR_GPIOCEN_Pos           (2U)
+#define RCC_IOPENR_GPIOCEN_Msk           (0x1UL << RCC_IOPENR_GPIOCEN_Pos)      /*!< 0x00000004 */
+#define RCC_IOPENR_GPIOCEN               RCC_IOPENR_GPIOCEN_Msk
+#define RCC_IOPENR_GPIODEN_Pos           (3U)
+#define RCC_IOPENR_GPIODEN_Msk           (0x1UL << RCC_IOPENR_GPIODEN_Pos)      /*!< 0x00000008 */
+#define RCC_IOPENR_GPIODEN               RCC_IOPENR_GPIODEN_Msk
+#define RCC_IOPENR_GPIOFEN_Pos           (5U)
+#define RCC_IOPENR_GPIOFEN_Msk           (0x1UL << RCC_IOPENR_GPIOFEN_Pos)      /*!< 0x00000020 */
+#define RCC_IOPENR_GPIOFEN               RCC_IOPENR_GPIOFEN_Msk
+
+/********************  Bit definition for RCC_AHBENR register  ****************/
+#define RCC_AHBENR_DMA1EN_Pos            (0U)
+#define RCC_AHBENR_DMA1EN_Msk            (0x1UL << RCC_AHBENR_DMA1EN_Pos)       /*!< 0x00000001 */
+#define RCC_AHBENR_DMA1EN                RCC_AHBENR_DMA1EN_Msk
+#define RCC_AHBENR_FLASHEN_Pos           (8U)
+#define RCC_AHBENR_FLASHEN_Msk           (0x1UL << RCC_AHBENR_FLASHEN_Pos)      /*!< 0x00000100 */
+#define RCC_AHBENR_FLASHEN               RCC_AHBENR_FLASHEN_Msk
+#define RCC_AHBENR_CRCEN_Pos             (12U)
+#define RCC_AHBENR_CRCEN_Msk             (0x1UL << RCC_AHBENR_CRCEN_Pos)        /*!< 0x00001000 */
+#define RCC_AHBENR_CRCEN                 RCC_AHBENR_CRCEN_Msk
+
+/********************  Bit definition for RCC_APBENR1 register  ***************/
+#define RCC_APBENR1_TIM2EN_Pos           (0U)
+#define RCC_APBENR1_TIM2EN_Msk           (0x1UL << RCC_APBENR1_TIM2EN_Pos)      /*!< 0x00000001 */
+#define RCC_APBENR1_TIM2EN               RCC_APBENR1_TIM2EN_Msk
+#define RCC_APBENR1_TIM3EN_Pos           (1U)
+#define RCC_APBENR1_TIM3EN_Msk           (0x1UL << RCC_APBENR1_TIM3EN_Pos)      /*!< 0x00000002 */
+#define RCC_APBENR1_TIM3EN               RCC_APBENR1_TIM3EN_Msk
+#define RCC_APBENR1_TIM6EN_Pos           (4U)
+#define RCC_APBENR1_TIM6EN_Msk           (0x1UL << RCC_APBENR1_TIM6EN_Pos)      /*!< 0x00000010 */
+#define RCC_APBENR1_TIM6EN               RCC_APBENR1_TIM6EN_Msk
+#define RCC_APBENR1_TIM7EN_Pos           (5U)
+#define RCC_APBENR1_TIM7EN_Msk           (0x1UL << RCC_APBENR1_TIM7EN_Pos)      /*!< 0x00000020 */
+#define RCC_APBENR1_TIM7EN               RCC_APBENR1_TIM7EN_Msk
+#define RCC_APBENR1_RTCAPBEN_Pos         (10U)
+#define RCC_APBENR1_RTCAPBEN_Msk         (0x1UL << RCC_APBENR1_RTCAPBEN_Pos)    /*!< 0x00000400 */
+#define RCC_APBENR1_RTCAPBEN             RCC_APBENR1_RTCAPBEN_Msk
+#define RCC_APBENR1_WWDGEN_Pos           (11U)
+#define RCC_APBENR1_WWDGEN_Msk           (0x1UL << RCC_APBENR1_WWDGEN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR1_WWDGEN               RCC_APBENR1_WWDGEN_Msk
+#define RCC_APBENR1_SPI2EN_Pos           (14U)
+#define RCC_APBENR1_SPI2EN_Msk           (0x1UL << RCC_APBENR1_SPI2EN_Pos)      /*!< 0x00004000 */
+#define RCC_APBENR1_SPI2EN               RCC_APBENR1_SPI2EN_Msk
+#define RCC_APBENR1_USART2EN_Pos         (17U)
+#define RCC_APBENR1_USART2EN_Msk         (0x1UL << RCC_APBENR1_USART2EN_Pos)    /*!< 0x00020000 */
+#define RCC_APBENR1_USART2EN             RCC_APBENR1_USART2EN_Msk
+#define RCC_APBENR1_LPUART1EN_Pos        (20U)
+#define RCC_APBENR1_LPUART1EN_Msk        (0x1UL << RCC_APBENR1_LPUART1EN_Pos)   /*!< 0x00100000 */
+#define RCC_APBENR1_LPUART1EN            RCC_APBENR1_LPUART1EN_Msk
+#define RCC_APBENR1_I2C1EN_Pos           (21U)
+#define RCC_APBENR1_I2C1EN_Msk           (0x1UL << RCC_APBENR1_I2C1EN_Pos)      /*!< 0x00200000 */
+#define RCC_APBENR1_I2C1EN               RCC_APBENR1_I2C1EN_Msk
+#define RCC_APBENR1_I2C2EN_Pos           (22U)
+#define RCC_APBENR1_I2C2EN_Msk           (0x1UL << RCC_APBENR1_I2C2EN_Pos)      /*!< 0x00400000 */
+#define RCC_APBENR1_I2C2EN               RCC_APBENR1_I2C2EN_Msk
+#define RCC_APBENR1_DBGEN_Pos            (27U)
+#define RCC_APBENR1_DBGEN_Msk            (0x1UL << RCC_APBENR1_DBGEN_Pos)       /*!< 0x08000000 */
+#define RCC_APBENR1_DBGEN                RCC_APBENR1_DBGEN_Msk
+#define RCC_APBENR1_PWREN_Pos            (28U)
+#define RCC_APBENR1_PWREN_Msk            (0x1UL << RCC_APBENR1_PWREN_Pos)       /*!< 0x10000000 */
+#define RCC_APBENR1_PWREN                RCC_APBENR1_PWREN_Msk
+#define RCC_APBENR1_DAC1EN_Pos           (29U)
+#define RCC_APBENR1_DAC1EN_Msk           (0x1UL << RCC_APBENR1_DAC1EN_Pos)      /*!< 0x20000000 */
+#define RCC_APBENR1_DAC1EN               RCC_APBENR1_DAC1EN_Msk
+#define RCC_APBENR1_LPTIM2EN_Pos         (30U)
+#define RCC_APBENR1_LPTIM2EN_Msk         (0x1UL << RCC_APBENR1_LPTIM2EN_Pos)    /*!< 0x40000000 */
+#define RCC_APBENR1_LPTIM2EN             RCC_APBENR1_LPTIM2EN_Msk
+#define RCC_APBENR1_LPTIM1EN_Pos         (31U)
+#define RCC_APBENR1_LPTIM1EN_Msk         (0x1UL << RCC_APBENR1_LPTIM1EN_Pos)    /*!< 0x80000000 */
+#define RCC_APBENR1_LPTIM1EN             RCC_APBENR1_LPTIM1EN_Msk
+
+/********************  Bit definition for RCC_APBENR2 register  **************/
+#define RCC_APBENR2_SYSCFGEN_Pos         (0U)
+#define RCC_APBENR2_SYSCFGEN_Msk         (0x1UL << RCC_APBENR2_SYSCFGEN_Pos)    /*!< 0x00000001 */
+#define RCC_APBENR2_SYSCFGEN             RCC_APBENR2_SYSCFGEN_Msk
+#define RCC_APBENR2_TIM1EN_Pos           (11U)
+#define RCC_APBENR2_TIM1EN_Msk           (0x1UL << RCC_APBENR2_TIM1EN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR2_TIM1EN               RCC_APBENR2_TIM1EN_Msk
+#define RCC_APBENR2_SPI1EN_Pos           (12U)
+#define RCC_APBENR2_SPI1EN_Msk           (0x1UL << RCC_APBENR2_SPI1EN_Pos)      /*!< 0x00001000 */
+#define RCC_APBENR2_SPI1EN               RCC_APBENR2_SPI1EN_Msk
+#define RCC_APBENR2_USART1EN_Pos         (14U)
+#define RCC_APBENR2_USART1EN_Msk         (0x1UL << RCC_APBENR2_USART1EN_Pos)    /*!< 0x00004000 */
+#define RCC_APBENR2_USART1EN             RCC_APBENR2_USART1EN_Msk
+#define RCC_APBENR2_TIM14EN_Pos          (15U)
+#define RCC_APBENR2_TIM14EN_Msk          (0x1UL << RCC_APBENR2_TIM14EN_Pos)     /*!< 0x00008000 */
+#define RCC_APBENR2_TIM14EN              RCC_APBENR2_TIM14EN_Msk
+#define RCC_APBENR2_TIM15EN_Pos          (16U)
+#define RCC_APBENR2_TIM15EN_Msk          (0x1UL << RCC_APBENR2_TIM15EN_Pos)     /*!< 0x00010000 */
+#define RCC_APBENR2_TIM15EN              RCC_APBENR2_TIM15EN_Msk
+#define RCC_APBENR2_TIM16EN_Pos          (17U)
+#define RCC_APBENR2_TIM16EN_Msk          (0x1UL << RCC_APBENR2_TIM16EN_Pos)     /*!< 0x00020000 */
+#define RCC_APBENR2_TIM16EN              RCC_APBENR2_TIM16EN_Msk
+#define RCC_APBENR2_TIM17EN_Pos          (18U)
+#define RCC_APBENR2_TIM17EN_Msk          (0x1UL << RCC_APBENR2_TIM17EN_Pos)     /*!< 0x00040000 */
+#define RCC_APBENR2_TIM17EN              RCC_APBENR2_TIM17EN_Msk
+#define RCC_APBENR2_ADCEN_Pos            (20U)
+#define RCC_APBENR2_ADCEN_Msk            (0x1UL << RCC_APBENR2_ADCEN_Pos)       /*!< 0x00100000 */
+#define RCC_APBENR2_ADCEN                RCC_APBENR2_ADCEN_Msk
+
+/********************  Bit definition for RCC_IOPSMENR register  *************/
+#define RCC_IOPSMENR_GPIOASMEN_Pos       (0U)
+#define RCC_IOPSMENR_GPIOASMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOASMEN_Pos)  /*!< 0x00000001 */
+#define RCC_IOPSMENR_GPIOASMEN           RCC_IOPSMENR_GPIOASMEN_Msk
+#define RCC_IOPSMENR_GPIOBSMEN_Pos       (1U)
+#define RCC_IOPSMENR_GPIOBSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOBSMEN_Pos)  /*!< 0x00000002 */
+#define RCC_IOPSMENR_GPIOBSMEN           RCC_IOPSMENR_GPIOBSMEN_Msk
+#define RCC_IOPSMENR_GPIOCSMEN_Pos       (2U)
+#define RCC_IOPSMENR_GPIOCSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOCSMEN_Pos)  /*!< 0x00000004 */
+#define RCC_IOPSMENR_GPIOCSMEN           RCC_IOPSMENR_GPIOCSMEN_Msk
+#define RCC_IOPSMENR_GPIODSMEN_Pos       (3U)
+#define RCC_IOPSMENR_GPIODSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIODSMEN_Pos)  /*!< 0x00000008 */
+#define RCC_IOPSMENR_GPIODSMEN           RCC_IOPSMENR_GPIODSMEN_Msk
+#define RCC_IOPSMENR_GPIOFSMEN_Pos       (5U)
+#define RCC_IOPSMENR_GPIOFSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOFSMEN_Pos)  /*!< 0x00000020 */
+#define RCC_IOPSMENR_GPIOFSMEN           RCC_IOPSMENR_GPIOFSMEN_Msk
+
+/********************  Bit definition for RCC_AHBSMENR register  *************/
+#define RCC_AHBSMENR_DMA1SMEN_Pos        (0U)
+#define RCC_AHBSMENR_DMA1SMEN_Msk        (0x1UL << RCC_AHBSMENR_DMA1SMEN_Pos)   /*!< 0x00000001 */
+#define RCC_AHBSMENR_DMA1SMEN            RCC_AHBSMENR_DMA1SMEN_Msk
+#define RCC_AHBSMENR_FLASHSMEN_Pos       (8U)
+#define RCC_AHBSMENR_FLASHSMEN_Msk       (0x1UL << RCC_AHBSMENR_FLASHSMEN_Pos)  /*!< 0x00000100 */
+#define RCC_AHBSMENR_FLASHSMEN           RCC_AHBSMENR_FLASHSMEN_Msk
+#define RCC_AHBSMENR_SRAMSMEN_Pos        (9U)
+#define RCC_AHBSMENR_SRAMSMEN_Msk        (0x1UL << RCC_AHBSMENR_SRAMSMEN_Pos)   /*!< 0x00000200 */
+#define RCC_AHBSMENR_SRAMSMEN            RCC_AHBSMENR_SRAMSMEN_Msk
+#define RCC_AHBSMENR_CRCSMEN_Pos         (12U)
+#define RCC_AHBSMENR_CRCSMEN_Msk         (0x1UL << RCC_AHBSMENR_CRCSMEN_Pos)    /*!< 0x00001000 */
+#define RCC_AHBSMENR_CRCSMEN             RCC_AHBSMENR_CRCSMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR1 register  *************/
+#define RCC_APBSMENR1_TIM2SMEN_Pos       (0U)
+#define RCC_APBSMENR1_TIM2SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM2SMEN_Pos)  /*!< 0x00000001 */
+#define RCC_APBSMENR1_TIM2SMEN           RCC_APBSMENR1_TIM2SMEN_Msk
+#define RCC_APBSMENR1_TIM3SMEN_Pos       (1U)
+#define RCC_APBSMENR1_TIM3SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM3SMEN_Pos)  /*!< 0x00000002 */
+#define RCC_APBSMENR1_TIM3SMEN           RCC_APBSMENR1_TIM3SMEN_Msk
+#define RCC_APBSMENR1_TIM6SMEN_Pos       (4U)
+#define RCC_APBSMENR1_TIM6SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM6SMEN_Pos)  /*!< 0x00000010 */
+#define RCC_APBSMENR1_TIM6SMEN           RCC_APBSMENR1_TIM6SMEN_Msk
+#define RCC_APBSMENR1_TIM7SMEN_Pos       (5U)
+#define RCC_APBSMENR1_TIM7SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM7SMEN_Pos)  /*!< 0x00000020 */
+#define RCC_APBSMENR1_TIM7SMEN           RCC_APBSMENR1_TIM7SMEN_Msk
+#define RCC_APBSMENR1_RTCAPBSMEN_Pos     (10U)
+#define RCC_APBSMENR1_RTCAPBSMEN_Msk     (0x1UL << RCC_APBSMENR1_RTCAPBSMEN_Pos) /*!< 0x00000400 */
+#define RCC_APBSMENR1_RTCAPBSMEN         RCC_APBSMENR1_RTCAPBSMEN_Msk
+#define RCC_APBSMENR1_WWDGSMEN_Pos       (11U)
+#define RCC_APBSMENR1_WWDGSMEN_Msk       (0x1UL << RCC_APBSMENR1_WWDGSMEN_Pos)   /*!< 0x00000800 */
+#define RCC_APBSMENR1_WWDGSMEN           RCC_APBSMENR1_WWDGSMEN_Msk
+#define RCC_APBSMENR1_SPI2SMEN_Pos       (14U)
+#define RCC_APBSMENR1_SPI2SMEN_Msk       (0x1UL << RCC_APBSMENR1_SPI2SMEN_Pos)   /*!< 0x00004000 */
+#define RCC_APBSMENR1_SPI2SMEN           RCC_APBSMENR1_SPI2SMEN_Msk
+#define RCC_APBSMENR1_USART2SMEN_Pos     (17U)
+#define RCC_APBSMENR1_USART2SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART2SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR1_USART2SMEN         RCC_APBSMENR1_USART2SMEN_Msk
+#define RCC_APBSMENR1_LPUART1SMEN_Pos    (20U)
+#define RCC_APBSMENR1_LPUART1SMEN_Msk    (0x1UL << RCC_APBSMENR1_LPUART1SMEN_Pos) /*!< 0x00100000 */
+#define RCC_APBSMENR1_LPUART1SMEN        RCC_APBSMENR1_LPUART1SMEN_Msk
+#define RCC_APBSMENR1_I2C1SMEN_Pos       (21U)
+#define RCC_APBSMENR1_I2C1SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C1SMEN_Pos)   /*!< 0x00200000 */
+#define RCC_APBSMENR1_I2C1SMEN           RCC_APBSMENR1_I2C1SMEN_Msk
+#define RCC_APBSMENR1_I2C2SMEN_Pos       (22U)
+#define RCC_APBSMENR1_I2C2SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C2SMEN_Pos)   /*!< 0x00400000 */
+#define RCC_APBSMENR1_I2C2SMEN           RCC_APBSMENR1_I2C2SMEN_Msk
+#define RCC_APBSMENR1_DBGSMEN_Pos        (27U)
+#define RCC_APBSMENR1_DBGSMEN_Msk        (0x1UL << RCC_APBSMENR1_DBGSMEN_Pos)    /*!< 0x08000000 */
+#define RCC_APBSMENR1_DBGSMEN            RCC_APBSMENR1_DBGSMEN_Msk
+#define RCC_APBSMENR1_PWRSMEN_Pos        (28U)
+#define RCC_APBSMENR1_PWRSMEN_Msk        (0x1UL << RCC_APBSMENR1_PWRSMEN_Pos)    /*!< 0x10000000 */
+#define RCC_APBSMENR1_PWRSMEN            RCC_APBSMENR1_PWRSMEN_Msk
+#define RCC_APBSMENR1_DAC1SMEN_Pos       (29U)
+#define RCC_APBSMENR1_DAC1SMEN_Msk       (0x1UL << RCC_APBSMENR1_DAC1SMEN_Pos)   /*!< 0x20000000 */
+#define RCC_APBSMENR1_DAC1SMEN           RCC_APBSMENR1_DAC1SMEN_Msk
+#define RCC_APBSMENR1_LPTIM2SMEN_Pos     (30U)
+#define RCC_APBSMENR1_LPTIM2SMEN_Msk     (0x1UL << RCC_APBSMENR1_LPTIM2SMEN_Pos) /*!< 0x40000000 */
+#define RCC_APBSMENR1_LPTIM2SMEN         RCC_APBSMENR1_LPTIM2SMEN_Msk
+#define RCC_APBSMENR1_LPTIM1SMEN_Pos     (31U)
+#define RCC_APBSMENR1_LPTIM1SMEN_Msk     (0x1UL << RCC_APBSMENR1_LPTIM1SMEN_Pos) /*!< 0x80000000 */
+#define RCC_APBSMENR1_LPTIM1SMEN         RCC_APBSMENR1_LPTIM1SMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR2 register  *************/
+#define RCC_APBSMENR2_SYSCFGSMEN_Pos     (0U)
+#define RCC_APBSMENR2_SYSCFGSMEN_Msk     (0x1UL << RCC_APBSMENR2_SYSCFGSMEN_Pos) /*!< 0x00000001 */
+#define RCC_APBSMENR2_SYSCFGSMEN         RCC_APBSMENR2_SYSCFGSMEN_Msk
+#define RCC_APBSMENR2_TIM1SMEN_Pos       (11U)
+#define RCC_APBSMENR2_TIM1SMEN_Msk       (0x1UL << RCC_APBSMENR2_TIM1SMEN_Pos)  /*!< 0x00000800 */
+#define RCC_APBSMENR2_TIM1SMEN           RCC_APBSMENR2_TIM1SMEN_Msk
+#define RCC_APBSMENR2_SPI1SMEN_Pos       (12U)
+#define RCC_APBSMENR2_SPI1SMEN_Msk       (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos)  /*!< 0x00001000 */
+#define RCC_APBSMENR2_SPI1SMEN           RCC_APBSMENR2_SPI1SMEN_Msk
+#define RCC_APBSMENR2_USART1SMEN_Pos     (14U)
+#define RCC_APBSMENR2_USART1SMEN_Msk     (0x1UL << RCC_APBSMENR2_USART1SMEN_Pos) /*!< 0x00004000 */
+#define RCC_APBSMENR2_USART1SMEN         RCC_APBSMENR2_USART1SMEN_Msk
+#define RCC_APBSMENR2_TIM14SMEN_Pos      (15U)
+#define RCC_APBSMENR2_TIM14SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM14SMEN_Pos) /*!< 0x00008000 */
+#define RCC_APBSMENR2_TIM14SMEN          RCC_APBSMENR2_TIM14SMEN_Msk
+#define RCC_APBSMENR2_TIM15SMEN_Pos      (16U)
+#define RCC_APBSMENR2_TIM15SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM15SMEN_Pos) /*!< 0x00010000 */
+#define RCC_APBSMENR2_TIM15SMEN          RCC_APBSMENR2_TIM15SMEN_Msk
+#define RCC_APBSMENR2_TIM16SMEN_Pos      (17U)
+#define RCC_APBSMENR2_TIM16SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM16SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR2_TIM16SMEN          RCC_APBSMENR2_TIM16SMEN_Msk
+#define RCC_APBSMENR2_TIM17SMEN_Pos      (18U)
+#define RCC_APBSMENR2_TIM17SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM17SMEN_Pos) /*!< 0x00040000 */
+#define RCC_APBSMENR2_TIM17SMEN          RCC_APBSMENR2_TIM17SMEN_Msk
+#define RCC_APBSMENR2_ADCSMEN_Pos        (20U)
+#define RCC_APBSMENR2_ADCSMEN_Msk        (0x1UL << RCC_APBSMENR2_ADCSMEN_Pos)   /*!< 0x00100000 */
+#define RCC_APBSMENR2_ADCSMEN            RCC_APBSMENR2_ADCSMEN_Msk
+
+/********************  Bit definition for RCC_CCIPR register  ******************/
+#define RCC_CCIPR_USART1SEL_Pos          (0U)
+#define RCC_CCIPR_USART1SEL_Msk          (0x3UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000003 */
+#define RCC_CCIPR_USART1SEL              RCC_CCIPR_USART1SEL_Msk
+#define RCC_CCIPR_USART1SEL_0            (0x1UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000001 */
+#define RCC_CCIPR_USART1SEL_1            (0x2UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000002 */
+
+
+
+#define RCC_CCIPR_LPUART1SEL_Pos         (10U)
+#define RCC_CCIPR_LPUART1SEL_Msk         (0x3UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000C00 */
+#define RCC_CCIPR_LPUART1SEL             RCC_CCIPR_LPUART1SEL_Msk
+#define RCC_CCIPR_LPUART1SEL_0           (0x1UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000400 */
+#define RCC_CCIPR_LPUART1SEL_1           (0x2UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000800 */
+
+#define RCC_CCIPR_I2C1SEL_Pos            (12U)
+#define RCC_CCIPR_I2C1SEL_Msk            (0x3UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00003000 */
+#define RCC_CCIPR_I2C1SEL                RCC_CCIPR_I2C1SEL_Msk
+#define RCC_CCIPR_I2C1SEL_0              (0x1UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00001000 */
+#define RCC_CCIPR_I2C1SEL_1              (0x2UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00002000 */
+
+#define RCC_CCIPR_I2S1SEL_Pos            (14U)
+#define RCC_CCIPR_I2S1SEL_Msk            (0x3UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x0000C000 */
+#define RCC_CCIPR_I2S1SEL                RCC_CCIPR_I2S1SEL_Msk
+#define RCC_CCIPR_I2S1SEL_0              (0x1UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x00004000 */
+#define RCC_CCIPR_I2S1SEL_1              (0x2UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x00008000 */
+
+#define RCC_CCIPR_LPTIM1SEL_Pos          (18U)
+#define RCC_CCIPR_LPTIM1SEL_Msk          (0x3UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x000C0000 */
+#define RCC_CCIPR_LPTIM1SEL              RCC_CCIPR_LPTIM1SEL_Msk
+#define RCC_CCIPR_LPTIM1SEL_0            (0x1UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x00040000 */
+#define RCC_CCIPR_LPTIM1SEL_1            (0x2UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x00080000 */
+
+#define RCC_CCIPR_LPTIM2SEL_Pos          (20U)
+#define RCC_CCIPR_LPTIM2SEL_Msk          (0x3UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00300000 */
+#define RCC_CCIPR_LPTIM2SEL              RCC_CCIPR_LPTIM2SEL_Msk
+#define RCC_CCIPR_LPTIM2SEL_0            (0x1UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00100000 */
+#define RCC_CCIPR_LPTIM2SEL_1            (0x2UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00200000 */
+
+#define RCC_CCIPR_TIM1SEL_Pos            (22U)
+#define RCC_CCIPR_TIM1SEL_Msk            (0x1UL << RCC_CCIPR_TIM1SEL_Pos)       /*!< 0x00400000 */
+#define RCC_CCIPR_TIM1SEL                RCC_CCIPR_TIM1SEL_Msk
+
+#define RCC_CCIPR_TIM15SEL_Pos           (24U)
+#define RCC_CCIPR_TIM15SEL_Msk           (0x1UL << RCC_CCIPR_TIM15SEL_Pos)      /*!< 0x01000000 */
+#define RCC_CCIPR_TIM15SEL               RCC_CCIPR_TIM15SEL_Msk
+
+
+#define RCC_CCIPR_ADCSEL_Pos             (30U)
+#define RCC_CCIPR_ADCSEL_Msk             (0x3UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0xC0000000 */
+#define RCC_CCIPR_ADCSEL                 RCC_CCIPR_ADCSEL_Msk
+#define RCC_CCIPR_ADCSEL_0               (0x1UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x40000000 */
+#define RCC_CCIPR_ADCSEL_1               (0x2UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_BDCR register  ******************/
+#define RCC_BDCR_LSEON_Pos               (0U)
+#define RCC_BDCR_LSEON_Msk               (0x1UL << RCC_BDCR_LSEON_Pos)          /*!< 0x00000001 */
+#define RCC_BDCR_LSEON                   RCC_BDCR_LSEON_Msk
+#define RCC_BDCR_LSERDY_Pos              (1U)
+#define RCC_BDCR_LSERDY_Msk              (0x1UL << RCC_BDCR_LSERDY_Pos)         /*!< 0x00000002 */
+#define RCC_BDCR_LSERDY                  RCC_BDCR_LSERDY_Msk
+#define RCC_BDCR_LSEBYP_Pos              (2U)
+#define RCC_BDCR_LSEBYP_Msk              (0x1UL << RCC_BDCR_LSEBYP_Pos)         /*!< 0x00000004 */
+#define RCC_BDCR_LSEBYP                  RCC_BDCR_LSEBYP_Msk
+
+#define RCC_BDCR_LSEDRV_Pos              (3U)
+#define RCC_BDCR_LSEDRV_Msk              (0x3UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000018 */
+#define RCC_BDCR_LSEDRV                  RCC_BDCR_LSEDRV_Msk
+#define RCC_BDCR_LSEDRV_0                (0x1UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000008 */
+#define RCC_BDCR_LSEDRV_1                (0x2UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000010 */
+
+#define RCC_BDCR_LSECSSON_Pos            (5U)
+#define RCC_BDCR_LSECSSON_Msk            (0x1UL << RCC_BDCR_LSECSSON_Pos)       /*!< 0x00000020 */
+#define RCC_BDCR_LSECSSON                RCC_BDCR_LSECSSON_Msk
+#define RCC_BDCR_LSECSSD_Pos             (6U)
+#define RCC_BDCR_LSECSSD_Msk             (0x1UL << RCC_BDCR_LSECSSD_Pos)        /*!< 0x00000040 */
+#define RCC_BDCR_LSECSSD                 RCC_BDCR_LSECSSD_Msk
+
+#define RCC_BDCR_RTCSEL_Pos              (8U)
+#define RCC_BDCR_RTCSEL_Msk              (0x3UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000300 */
+#define RCC_BDCR_RTCSEL                  RCC_BDCR_RTCSEL_Msk
+#define RCC_BDCR_RTCSEL_0                (0x1UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000100 */
+#define RCC_BDCR_RTCSEL_1                (0x2UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000200 */
+
+#define RCC_BDCR_RTCEN_Pos               (15U)
+#define RCC_BDCR_RTCEN_Msk               (0x1UL << RCC_BDCR_RTCEN_Pos)          /*!< 0x00008000 */
+#define RCC_BDCR_RTCEN                   RCC_BDCR_RTCEN_Msk
+#define RCC_BDCR_BDRST_Pos               (16U)
+#define RCC_BDCR_BDRST_Msk               (0x1UL << RCC_BDCR_BDRST_Pos)          /*!< 0x00010000 */
+#define RCC_BDCR_BDRST                   RCC_BDCR_BDRST_Msk
+
+#define RCC_BDCR_LSCOEN_Pos              (24U)
+#define RCC_BDCR_LSCOEN_Msk              (0x1UL << RCC_BDCR_LSCOEN_Pos)         /*!< 0x01000000 */
+#define RCC_BDCR_LSCOEN                  RCC_BDCR_LSCOEN_Msk
+#define RCC_BDCR_LSCOSEL_Pos             (25U)
+#define RCC_BDCR_LSCOSEL_Msk             (0x1UL << RCC_BDCR_LSCOSEL_Pos)        /*!< 0x02000000 */
+#define RCC_BDCR_LSCOSEL                 RCC_BDCR_LSCOSEL_Msk
+
+/********************  Bit definition for RCC_CSR register  *******************/
+#define RCC_CSR_LSION_Pos                (0U)
+#define RCC_CSR_LSION_Msk                (0x1UL << RCC_CSR_LSION_Pos)           /*!< 0x00000001 */
+#define RCC_CSR_LSION                    RCC_CSR_LSION_Msk
+#define RCC_CSR_LSIRDY_Pos               (1U)
+#define RCC_CSR_LSIRDY_Msk               (0x1UL << RCC_CSR_LSIRDY_Pos)          /*!< 0x00000002 */
+#define RCC_CSR_LSIRDY                   RCC_CSR_LSIRDY_Msk
+
+#define RCC_CSR_RMVF_Pos                 (23U)
+#define RCC_CSR_RMVF_Msk                 (0x1UL << RCC_CSR_RMVF_Pos)            /*!< 0x00800000 */
+#define RCC_CSR_RMVF                     RCC_CSR_RMVF_Msk
+#define RCC_CSR_OBLRSTF_Pos              (25U)
+#define RCC_CSR_OBLRSTF_Msk              (0x1UL << RCC_CSR_OBLRSTF_Pos)         /*!< 0x02000000 */
+#define RCC_CSR_OBLRSTF                  RCC_CSR_OBLRSTF_Msk
+#define RCC_CSR_PINRSTF_Pos              (26U)
+#define RCC_CSR_PINRSTF_Msk              (0x1UL << RCC_CSR_PINRSTF_Pos)         /*!< 0x04000000 */
+#define RCC_CSR_PINRSTF                  RCC_CSR_PINRSTF_Msk
+#define RCC_CSR_PWRRSTF_Pos              (27U)
+#define RCC_CSR_PWRRSTF_Msk              (0x1UL << RCC_CSR_PWRRSTF_Pos)         /*!< 0x08000000 */
+#define RCC_CSR_PWRRSTF                  RCC_CSR_PWRRSTF_Msk
+#define RCC_CSR_SFTRSTF_Pos              (28U)
+#define RCC_CSR_SFTRSTF_Msk              (0x1UL << RCC_CSR_SFTRSTF_Pos)         /*!< 0x10000000 */
+#define RCC_CSR_SFTRSTF                  RCC_CSR_SFTRSTF_Msk
+#define RCC_CSR_IWDGRSTF_Pos             (29U)
+#define RCC_CSR_IWDGRSTF_Msk             (0x1UL << RCC_CSR_IWDGRSTF_Pos)        /*!< 0x20000000 */
+#define RCC_CSR_IWDGRSTF                 RCC_CSR_IWDGRSTF_Msk
+#define RCC_CSR_WWDGRSTF_Pos             (30U)
+#define RCC_CSR_WWDGRSTF_Msk             (0x1UL << RCC_CSR_WWDGRSTF_Pos)        /*!< 0x40000000 */
+#define RCC_CSR_WWDGRSTF                 RCC_CSR_WWDGRSTF_Msk
+#define RCC_CSR_LPWRRSTF_Pos             (31U)
+#define RCC_CSR_LPWRRSTF_Msk             (0x1UL << RCC_CSR_LPWRRSTF_Pos)        /*!< 0x80000000 */
+#define RCC_CSR_LPWRRSTF                 RCC_CSR_LPWRRSTF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Real-Time Clock (RTC)                            */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions
+*/
+#define RTC_WAKEUP_SUPPORT
+#define RTC_BACKUP_SUPPORT
+
+/********************  Bits definition for RTC_TR register  *******************/
+#define RTC_TR_PM_Pos                (22U)
+#define RTC_TR_PM_Msk                (0x1UL << RTC_TR_PM_Pos)                   /*!< 0x00400000 */
+#define RTC_TR_PM                    RTC_TR_PM_Msk
+#define RTC_TR_HT_Pos                (20U)
+#define RTC_TR_HT_Msk                (0x3UL << RTC_TR_HT_Pos)                   /*!< 0x00300000 */
+#define RTC_TR_HT                    RTC_TR_HT_Msk
+#define RTC_TR_HT_0                  (0x1UL << RTC_TR_HT_Pos)                   /*!< 0x00100000 */
+#define RTC_TR_HT_1                  (0x2UL << RTC_TR_HT_Pos)                   /*!< 0x00200000 */
+#define RTC_TR_HU_Pos                (16U)
+#define RTC_TR_HU_Msk                (0xFUL << RTC_TR_HU_Pos)                   /*!< 0x000F0000 */
+#define RTC_TR_HU                    RTC_TR_HU_Msk
+#define RTC_TR_HU_0                  (0x1UL << RTC_TR_HU_Pos)                   /*!< 0x00010000 */
+#define RTC_TR_HU_1                  (0x2UL << RTC_TR_HU_Pos)                   /*!< 0x00020000 */
+#define RTC_TR_HU_2                  (0x4UL << RTC_TR_HU_Pos)                   /*!< 0x00040000 */
+#define RTC_TR_HU_3                  (0x8UL << RTC_TR_HU_Pos)                   /*!< 0x00080000 */
+#define RTC_TR_MNT_Pos               (12U)
+#define RTC_TR_MNT_Msk               (0x7UL << RTC_TR_MNT_Pos)                  /*!< 0x00007000 */
+#define RTC_TR_MNT                   RTC_TR_MNT_Msk
+#define RTC_TR_MNT_0                 (0x1UL << RTC_TR_MNT_Pos)                  /*!< 0x00001000 */
+#define RTC_TR_MNT_1                 (0x2UL << RTC_TR_MNT_Pos)                  /*!< 0x00002000 */
+#define RTC_TR_MNT_2                 (0x4UL << RTC_TR_MNT_Pos)                  /*!< 0x00004000 */
+#define RTC_TR_MNU_Pos               (8U)
+#define RTC_TR_MNU_Msk               (0xFUL << RTC_TR_MNU_Pos)                  /*!< 0x00000F00 */
+#define RTC_TR_MNU                   RTC_TR_MNU_Msk
+#define RTC_TR_MNU_0                 (0x1UL << RTC_TR_MNU_Pos)                  /*!< 0x00000100 */
+#define RTC_TR_MNU_1                 (0x2UL << RTC_TR_MNU_Pos)                  /*!< 0x00000200 */
+#define RTC_TR_MNU_2                 (0x4UL << RTC_TR_MNU_Pos)                  /*!< 0x00000400 */
+#define RTC_TR_MNU_3                 (0x8UL << RTC_TR_MNU_Pos)                  /*!< 0x00000800 */
+#define RTC_TR_ST_Pos                (4U)
+#define RTC_TR_ST_Msk                (0x7UL << RTC_TR_ST_Pos)                   /*!< 0x00000070 */
+#define RTC_TR_ST                    RTC_TR_ST_Msk
+#define RTC_TR_ST_0                  (0x1UL << RTC_TR_ST_Pos)                   /*!< 0x00000010 */
+#define RTC_TR_ST_1                  (0x2UL << RTC_TR_ST_Pos)                   /*!< 0x00000020 */
+#define RTC_TR_ST_2                  (0x4UL << RTC_TR_ST_Pos)                   /*!< 0x00000040 */
+#define RTC_TR_SU_Pos                (0U)
+#define RTC_TR_SU_Msk                (0xFUL << RTC_TR_SU_Pos)                   /*!< 0x0000000F */
+#define RTC_TR_SU                    RTC_TR_SU_Msk
+#define RTC_TR_SU_0                  (0x1UL << RTC_TR_SU_Pos)                   /*!< 0x00000001 */
+#define RTC_TR_SU_1                  (0x2UL << RTC_TR_SU_Pos)                   /*!< 0x00000002 */
+#define RTC_TR_SU_2                  (0x4UL << RTC_TR_SU_Pos)                   /*!< 0x00000004 */
+#define RTC_TR_SU_3                  (0x8UL << RTC_TR_SU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_DR register  *******************/
+#define RTC_DR_YT_Pos                (20U)
+#define RTC_DR_YT_Msk                (0xFUL << RTC_DR_YT_Pos)                   /*!< 0x00F00000 */
+#define RTC_DR_YT                    RTC_DR_YT_Msk
+#define RTC_DR_YT_0                  (0x1UL << RTC_DR_YT_Pos)                   /*!< 0x00100000 */
+#define RTC_DR_YT_1                  (0x2UL << RTC_DR_YT_Pos)                   /*!< 0x00200000 */
+#define RTC_DR_YT_2                  (0x4UL << RTC_DR_YT_Pos)                   /*!< 0x00400000 */
+#define RTC_DR_YT_3                  (0x8UL << RTC_DR_YT_Pos)                   /*!< 0x00800000 */
+#define RTC_DR_YU_Pos                (16U)
+#define RTC_DR_YU_Msk                (0xFUL << RTC_DR_YU_Pos)                   /*!< 0x000F0000 */
+#define RTC_DR_YU                    RTC_DR_YU_Msk
+#define RTC_DR_YU_0                  (0x1UL << RTC_DR_YU_Pos)                   /*!< 0x00010000 */
+#define RTC_DR_YU_1                  (0x2UL << RTC_DR_YU_Pos)                   /*!< 0x00020000 */
+#define RTC_DR_YU_2                  (0x4UL << RTC_DR_YU_Pos)                   /*!< 0x00040000 */
+#define RTC_DR_YU_3                  (0x8UL << RTC_DR_YU_Pos)                   /*!< 0x00080000 */
+#define RTC_DR_WDU_Pos               (13U)
+#define RTC_DR_WDU_Msk               (0x7UL << RTC_DR_WDU_Pos)                  /*!< 0x0000E000 */
+#define RTC_DR_WDU                   RTC_DR_WDU_Msk
+#define RTC_DR_WDU_0                 (0x1UL << RTC_DR_WDU_Pos)                  /*!< 0x00002000 */
+#define RTC_DR_WDU_1                 (0x2UL << RTC_DR_WDU_Pos)                  /*!< 0x00004000 */
+#define RTC_DR_WDU_2                 (0x4UL << RTC_DR_WDU_Pos)                  /*!< 0x00008000 */
+#define RTC_DR_MT_Pos                (12U)
+#define RTC_DR_MT_Msk                (0x1UL << RTC_DR_MT_Pos)                   /*!< 0x00001000 */
+#define RTC_DR_MT                    RTC_DR_MT_Msk
+#define RTC_DR_MU_Pos                (8U)
+#define RTC_DR_MU_Msk                (0xFUL << RTC_DR_MU_Pos)                   /*!< 0x00000F00 */
+#define RTC_DR_MU                    RTC_DR_MU_Msk
+#define RTC_DR_MU_0                  (0x1UL << RTC_DR_MU_Pos)                   /*!< 0x00000100 */
+#define RTC_DR_MU_1                  (0x2UL << RTC_DR_MU_Pos)                   /*!< 0x00000200 */
+#define RTC_DR_MU_2                  (0x4UL << RTC_DR_MU_Pos)                   /*!< 0x00000400 */
+#define RTC_DR_MU_3                  (0x8UL << RTC_DR_MU_Pos)                   /*!< 0x00000800 */
+#define RTC_DR_DT_Pos                (4U)
+#define RTC_DR_DT_Msk                (0x3UL << RTC_DR_DT_Pos)                   /*!< 0x00000030 */
+#define RTC_DR_DT                    RTC_DR_DT_Msk
+#define RTC_DR_DT_0                  (0x1UL << RTC_DR_DT_Pos)                   /*!< 0x00000010 */
+#define RTC_DR_DT_1                  (0x2UL << RTC_DR_DT_Pos)                   /*!< 0x00000020 */
+#define RTC_DR_DU_Pos                (0U)
+#define RTC_DR_DU_Msk                (0xFUL << RTC_DR_DU_Pos)                   /*!< 0x0000000F */
+#define RTC_DR_DU                    RTC_DR_DU_Msk
+#define RTC_DR_DU_0                  (0x1UL << RTC_DR_DU_Pos)                   /*!< 0x00000001 */
+#define RTC_DR_DU_1                  (0x2UL << RTC_DR_DU_Pos)                   /*!< 0x00000002 */
+#define RTC_DR_DU_2                  (0x4UL << RTC_DR_DU_Pos)                   /*!< 0x00000004 */
+#define RTC_DR_DU_3                  (0x8UL << RTC_DR_DU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_SSR register  ******************/
+#define RTC_SSR_SS_Pos               (0U)
+#define RTC_SSR_SS_Msk               (0xFFFFUL << RTC_SSR_SS_Pos)               /*!< 0x0000FFFF */
+#define RTC_SSR_SS                   RTC_SSR_SS_Msk
+
+/********************  Bits definition for RTC_ICSR register  ******************/
+#define RTC_ICSR_RECALPF_Pos         (16U)
+#define RTC_ICSR_RECALPF_Msk         (0x1UL << RTC_ICSR_RECALPF_Pos)            /*!< 0x00010000 */
+#define RTC_ICSR_RECALPF             RTC_ICSR_RECALPF_Msk
+#define RTC_ICSR_INIT_Pos            (7U)
+#define RTC_ICSR_INIT_Msk            (0x1UL << RTC_ICSR_INIT_Pos)               /*!< 0x00000080 */
+#define RTC_ICSR_INIT                RTC_ICSR_INIT_Msk
+#define RTC_ICSR_INITF_Pos           (6U)
+#define RTC_ICSR_INITF_Msk           (0x1UL << RTC_ICSR_INITF_Pos)              /*!< 0x00000040 */
+#define RTC_ICSR_INITF               RTC_ICSR_INITF_Msk
+#define RTC_ICSR_RSF_Pos             (5U)
+#define RTC_ICSR_RSF_Msk             (0x1UL << RTC_ICSR_RSF_Pos)                /*!< 0x00000020 */
+#define RTC_ICSR_RSF                 RTC_ICSR_RSF_Msk
+#define RTC_ICSR_INITS_Pos           (4U)
+#define RTC_ICSR_INITS_Msk           (0x1UL << RTC_ICSR_INITS_Pos)              /*!< 0x00000010 */
+#define RTC_ICSR_INITS               RTC_ICSR_INITS_Msk
+#define RTC_ICSR_SHPF_Pos            (3U)
+#define RTC_ICSR_SHPF_Msk            (0x1UL << RTC_ICSR_SHPF_Pos)               /*!< 0x00000008 */
+#define RTC_ICSR_SHPF                RTC_ICSR_SHPF_Msk
+#define RTC_ICSR_WUTWF_Pos           (2U)
+#define RTC_ICSR_WUTWF_Msk           (0x1UL << RTC_ICSR_WUTWF_Pos)              /*!< 0x00000004 */
+#define RTC_ICSR_WUTWF               RTC_ICSR_WUTWF_Msk                         /*!< Wakeup timer write flag > */
+#define RTC_ICSR_ALRBWF_Pos          (1U)
+#define RTC_ICSR_ALRBWF_Msk          (0x1UL << RTC_ICSR_ALRBWF_Pos)             /*!< 0x00000002 */
+#define RTC_ICSR_ALRBWF              RTC_ICSR_ALRBWF_Msk
+#define RTC_ICSR_ALRAWF_Pos          (0U)
+#define RTC_ICSR_ALRAWF_Msk          (0x1UL << RTC_ICSR_ALRAWF_Pos)             /*!< 0x00000001 */
+#define RTC_ICSR_ALRAWF              RTC_ICSR_ALRAWF_Msk
+
+/********************  Bits definition for RTC_PRER register  *****************/
+#define RTC_PRER_PREDIV_A_Pos        (16U)
+#define RTC_PRER_PREDIV_A_Msk        (0x7FUL << RTC_PRER_PREDIV_A_Pos)          /*!< 0x007F0000 */
+#define RTC_PRER_PREDIV_A            RTC_PRER_PREDIV_A_Msk
+#define RTC_PRER_PREDIV_S_Pos        (0U)
+#define RTC_PRER_PREDIV_S_Msk        (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00007FFF */
+#define RTC_PRER_PREDIV_S            RTC_PRER_PREDIV_S_Msk
+
+/********************  Bits definition for RTC_WUTR register  *****************/
+#define RTC_WUTR_WUT_Pos             (0U)
+#define RTC_WUTR_WUT_Msk             (0xFFFFUL << RTC_WUTR_WUT_Pos)            /*!< 0x0000FFFF */
+#define RTC_WUTR_WUT                 RTC_WUTR_WUT_Msk                          /*!< Wakeup auto-reload value bits > */
+
+/********************  Bits definition for RTC_CR register  *******************/
+#define RTC_CR_OUT2EN_Pos            (31U)
+#define RTC_CR_OUT2EN_Msk            (0x1UL << RTC_CR_OUT2EN_Pos)              /*!< 0x80000000 */
+#define RTC_CR_OUT2EN                RTC_CR_OUT2EN_Msk                         /*!< RTC_OUT2 output enable */
+#define RTC_CR_TAMPALRM_TYPE_Pos     (30U)
+#define RTC_CR_TAMPALRM_TYPE_Msk     (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos)       /*!< 0x40000000 */
+#define RTC_CR_TAMPALRM_TYPE         RTC_CR_TAMPALRM_TYPE_Msk                  /*!< TAMPALARM output type  */
+#define RTC_CR_TAMPALRM_PU_Pos       (29U)
+#define RTC_CR_TAMPALRM_PU_Msk       (0x1UL << RTC_CR_TAMPALRM_PU_Pos)         /*!< 0x20000000 */
+#define RTC_CR_TAMPALRM_PU           RTC_CR_TAMPALRM_PU_Msk                    /*!< TAMPALARM output pull-up config */
+#define RTC_CR_TAMPOE_Pos            (26U)
+#define RTC_CR_TAMPOE_Msk            (0x1UL << RTC_CR_TAMPOE_Pos)              /*!< 0x04000000 */
+#define RTC_CR_TAMPOE                RTC_CR_TAMPOE_Msk                         /*!< Tamper detection output enable on TAMPALARM  */
+#define RTC_CR_TAMPTS_Pos            (25U)
+#define RTC_CR_TAMPTS_Msk            (0x1UL << RTC_CR_TAMPTS_Pos)              /*!< 0x02000000 */
+#define RTC_CR_TAMPTS                RTC_CR_TAMPTS_Msk                         /*!< Activate timestamp on tamper detection event  */
+#define RTC_CR_ITSE_Pos              (24U)
+#define RTC_CR_ITSE_Msk              (0x1UL << RTC_CR_ITSE_Pos)                /*!< 0x01000000 */
+#define RTC_CR_ITSE                  RTC_CR_ITSE_Msk                           /*!< Timestamp on internal event enable  */
+#define RTC_CR_COE_Pos               (23U)
+#define RTC_CR_COE_Msk               (0x1UL << RTC_CR_COE_Pos)                 /*!< 0x00800000 */
+#define RTC_CR_COE                   RTC_CR_COE_Msk
+#define RTC_CR_OSEL_Pos              (21U)
+#define RTC_CR_OSEL_Msk              (0x3UL << RTC_CR_OSEL_Pos)                 /*!< 0x00600000 */
+#define RTC_CR_OSEL                  RTC_CR_OSEL_Msk
+#define RTC_CR_OSEL_0                (0x1UL << RTC_CR_OSEL_Pos)                 /*!< 0x00200000 */
+#define RTC_CR_OSEL_1                (0x2UL << RTC_CR_OSEL_Pos)                 /*!< 0x00400000 */
+#define RTC_CR_POL_Pos               (20U)
+#define RTC_CR_POL_Msk               (0x1UL << RTC_CR_POL_Pos)                  /*!< 0x00100000 */
+#define RTC_CR_POL                   RTC_CR_POL_Msk
+#define RTC_CR_COSEL_Pos             (19U)
+#define RTC_CR_COSEL_Msk             (0x1UL << RTC_CR_COSEL_Pos)                /*!< 0x00080000 */
+#define RTC_CR_COSEL                 RTC_CR_COSEL_Msk
+#define RTC_CR_BKP_Pos               (18U)
+#define RTC_CR_BKP_Msk               (0x1UL << RTC_CR_BKP_Pos)                  /*!< 0x00040000 */
+#define RTC_CR_BKP                   RTC_CR_BKP_Msk
+#define RTC_CR_SUB1H_Pos             (17U)
+#define RTC_CR_SUB1H_Msk             (0x1UL << RTC_CR_SUB1H_Pos)                /*!< 0x00020000 */
+#define RTC_CR_SUB1H                 RTC_CR_SUB1H_Msk
+#define RTC_CR_ADD1H_Pos             (16U)
+#define RTC_CR_ADD1H_Msk             (0x1UL << RTC_CR_ADD1H_Pos)                /*!< 0x00010000 */
+#define RTC_CR_ADD1H                 RTC_CR_ADD1H_Msk
+#define RTC_CR_TSIE_Pos              (15U)
+#define RTC_CR_TSIE_Msk              (0x1UL << RTC_CR_TSIE_Pos)                /*!< 0x00008000 */
+#define RTC_CR_TSIE                  RTC_CR_TSIE_Msk                           /*!< Timestamp interrupt enable > */
+#define RTC_CR_WUTIE_Pos             (14U)
+#define RTC_CR_WUTIE_Msk             (0x1UL << RTC_CR_WUTIE_Pos)               /*!< 0x00004000 */
+#define RTC_CR_WUTIE                 RTC_CR_WUTIE_Msk                          /*!< Wakeup timer interrupt enable > */
+#define RTC_CR_ALRBIE_Pos            (13U)
+#define RTC_CR_ALRBIE_Msk            (0x1UL << RTC_CR_ALRBIE_Pos)              /*!< 0x00002000 */
+#define RTC_CR_ALRBIE                RTC_CR_ALRBIE_Msk
+#define RTC_CR_ALRAIE_Pos            (12U)
+#define RTC_CR_ALRAIE_Msk            (0x1UL << RTC_CR_ALRAIE_Pos)              /*!< 0x00001000 */
+#define RTC_CR_ALRAIE                RTC_CR_ALRAIE_Msk
+#define RTC_CR_TSE_Pos               (11U)
+#define RTC_CR_TSE_Msk               (0x1UL << RTC_CR_TSE_Pos)                 /*!< 0x00000800 */
+#define RTC_CR_TSE                   RTC_CR_TSE_Msk                            /*!< timestamp enable > */
+#define RTC_CR_WUTE_Pos              (10U)
+#define RTC_CR_WUTE_Msk              (0x1UL << RTC_CR_WUTE_Pos)                /*!< 0x00000400 */
+#define RTC_CR_WUTE                  RTC_CR_WUTE_Msk                           /*!< Wakeup timer enable > */
+#define RTC_CR_ALRBE_Pos             (9U)
+#define RTC_CR_ALRBE_Msk             (0x1UL << RTC_CR_ALRBE_Pos)               /*!< 0x00000200 */
+#define RTC_CR_ALRBE                 RTC_CR_ALRBE_Msk
+#define RTC_CR_ALRAE_Pos             (8U)
+#define RTC_CR_ALRAE_Msk             (0x1UL << RTC_CR_ALRAE_Pos)                /*!< 0x00000100 */
+#define RTC_CR_ALRAE                 RTC_CR_ALRAE_Msk
+#define RTC_CR_FMT_Pos               (6U)
+#define RTC_CR_FMT_Msk               (0x1UL << RTC_CR_FMT_Pos)                  /*!< 0x00000040 */
+#define RTC_CR_FMT                   RTC_CR_FMT_Msk
+#define RTC_CR_BYPSHAD_Pos           (5U)
+#define RTC_CR_BYPSHAD_Msk           (0x1UL << RTC_CR_BYPSHAD_Pos)              /*!< 0x00000020 */
+#define RTC_CR_BYPSHAD               RTC_CR_BYPSHAD_Msk
+#define RTC_CR_REFCKON_Pos           (4U)
+#define RTC_CR_REFCKON_Msk           (0x1UL << RTC_CR_REFCKON_Pos)              /*!< 0x00000010 */
+#define RTC_CR_REFCKON               RTC_CR_REFCKON_Msk
+#define RTC_CR_TSEDGE_Pos            (3U)
+#define RTC_CR_TSEDGE_Msk            (0x1UL << RTC_CR_TSEDGE_Pos)              /*!< 0x00000008 */
+#define RTC_CR_TSEDGE                RTC_CR_TSEDGE_Msk                         /*!< Timestamp event active edge > */
+#define RTC_CR_WUCKSEL_Pos           (0U)
+#define RTC_CR_WUCKSEL_Msk           (0x7UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000007 */
+#define RTC_CR_WUCKSEL               RTC_CR_WUCKSEL_Msk                        /*!< Wakeup clock selection > */
+#define RTC_CR_WUCKSEL_0             (0x1UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000001 */
+#define RTC_CR_WUCKSEL_1             (0x2UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000002 */
+#define RTC_CR_WUCKSEL_2             (0x4UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000004 */
+
+/********************  Bits definition for RTC_WPR register  ******************/
+#define RTC_WPR_KEY_Pos              (0U)
+#define RTC_WPR_KEY_Msk              (0xFFUL << RTC_WPR_KEY_Pos)                /*!< 0x000000FF */
+#define RTC_WPR_KEY                  RTC_WPR_KEY_Msk
+
+/********************  Bits definition for RTC_CALR register  *****************/
+#define RTC_CALR_CALP_Pos            (15U)
+#define RTC_CALR_CALP_Msk            (0x1UL << RTC_CALR_CALP_Pos)               /*!< 0x00008000 */
+#define RTC_CALR_CALP                RTC_CALR_CALP_Msk
+#define RTC_CALR_CALW8_Pos           (14U)
+#define RTC_CALR_CALW8_Msk           (0x1UL << RTC_CALR_CALW8_Pos)              /*!< 0x00004000 */
+#define RTC_CALR_CALW8               RTC_CALR_CALW8_Msk
+#define RTC_CALR_CALW16_Pos          (13U)
+#define RTC_CALR_CALW16_Msk          (0x1UL << RTC_CALR_CALW16_Pos)             /*!< 0x00002000 */
+#define RTC_CALR_CALW16              RTC_CALR_CALW16_Msk
+#define RTC_CALR_CALM_Pos            (0U)
+#define RTC_CALR_CALM_Msk            (0x1FFUL << RTC_CALR_CALM_Pos)             /*!< 0x000001FF */
+#define RTC_CALR_CALM                RTC_CALR_CALM_Msk
+#define RTC_CALR_CALM_0              (0x001UL << RTC_CALR_CALM_Pos)             /*!< 0x00000001 */
+#define RTC_CALR_CALM_1              (0x002UL << RTC_CALR_CALM_Pos)             /*!< 0x00000002 */
+#define RTC_CALR_CALM_2              (0x004UL << RTC_CALR_CALM_Pos)             /*!< 0x00000004 */
+#define RTC_CALR_CALM_3              (0x008UL << RTC_CALR_CALM_Pos)             /*!< 0x00000008 */
+#define RTC_CALR_CALM_4              (0x010UL << RTC_CALR_CALM_Pos)             /*!< 0x00000010 */
+#define RTC_CALR_CALM_5              (0x020UL << RTC_CALR_CALM_Pos)             /*!< 0x00000020 */
+#define RTC_CALR_CALM_6              (0x040UL << RTC_CALR_CALM_Pos)             /*!< 0x00000040 */
+#define RTC_CALR_CALM_7              (0x080UL << RTC_CALR_CALM_Pos)             /*!< 0x00000080 */
+#define RTC_CALR_CALM_8              (0x100UL << RTC_CALR_CALM_Pos)             /*!< 0x00000100 */
+
+/********************  Bits definition for RTC_SHIFTR register  ***************/
+#define RTC_SHIFTR_SUBFS_Pos         (0U)
+#define RTC_SHIFTR_SUBFS_Msk         (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00007FFF */
+#define RTC_SHIFTR_SUBFS             RTC_SHIFTR_SUBFS_Msk
+#define RTC_SHIFTR_ADD1S_Pos         (31U)
+#define RTC_SHIFTR_ADD1S_Msk         (0x1UL << RTC_SHIFTR_ADD1S_Pos)            /*!< 0x80000000 */
+#define RTC_SHIFTR_ADD1S             RTC_SHIFTR_ADD1S_Msk
+
+/********************  Bits definition for RTC_TSTR register  *****************/
+#define RTC_TSTR_PM_Pos              (22U)
+#define RTC_TSTR_PM_Msk              (0x1UL << RTC_TSTR_PM_Pos)                /*!< 0x00400000 */
+#define RTC_TSTR_PM                  RTC_TSTR_PM_Msk                           /*!< AM-PM notation > */
+#define RTC_TSTR_HT_Pos              (20U)
+#define RTC_TSTR_HT_Msk              (0x3UL << RTC_TSTR_HT_Pos)                /*!< 0x00300000 */
+#define RTC_TSTR_HT                  RTC_TSTR_HT_Msk
+#define RTC_TSTR_HT_0                (0x1UL << RTC_TSTR_HT_Pos)                /*!< 0x00100000 */
+#define RTC_TSTR_HT_1                (0x2UL << RTC_TSTR_HT_Pos)                /*!< 0x00200000 */
+#define RTC_TSTR_HU_Pos              (16U)
+#define RTC_TSTR_HU_Msk              (0xFUL << RTC_TSTR_HU_Pos)                /*!< 0x000F0000 */
+#define RTC_TSTR_HU                  RTC_TSTR_HU_Msk
+#define RTC_TSTR_HU_0                (0x1UL << RTC_TSTR_HU_Pos)                /*!< 0x00010000 */
+#define RTC_TSTR_HU_1                (0x2UL << RTC_TSTR_HU_Pos)                /*!< 0x00020000 */
+#define RTC_TSTR_HU_2                (0x4UL << RTC_TSTR_HU_Pos)                /*!< 0x00040000 */
+#define RTC_TSTR_HU_3                (0x8UL << RTC_TSTR_HU_Pos)                /*!< 0x00080000 */
+#define RTC_TSTR_MNT_Pos             (12U)
+#define RTC_TSTR_MNT_Msk             (0x7UL << RTC_TSTR_MNT_Pos)               /*!< 0x00007000 */
+#define RTC_TSTR_MNT                 RTC_TSTR_MNT_Msk
+#define RTC_TSTR_MNT_0               (0x1UL << RTC_TSTR_MNT_Pos)               /*!< 0x00001000 */
+#define RTC_TSTR_MNT_1               (0x2UL << RTC_TSTR_MNT_Pos)               /*!< 0x00002000 */
+#define RTC_TSTR_MNT_2               (0x4UL << RTC_TSTR_MNT_Pos)                /*!< 0x00004000 */
+#define RTC_TSTR_MNU_Pos             (8U)
+#define RTC_TSTR_MNU_Msk             (0xFUL << RTC_TSTR_MNU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSTR_MNU                 RTC_TSTR_MNU_Msk
+#define RTC_TSTR_MNU_0               (0x1UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000100 */
+#define RTC_TSTR_MNU_1               (0x2UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000200 */
+#define RTC_TSTR_MNU_2               (0x4UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000400 */
+#define RTC_TSTR_MNU_3               (0x8UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000800 */
+#define RTC_TSTR_ST_Pos              (4U)
+#define RTC_TSTR_ST_Msk              (0x7UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000070 */
+#define RTC_TSTR_ST                  RTC_TSTR_ST_Msk
+#define RTC_TSTR_ST_0                (0x1UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000010 */
+#define RTC_TSTR_ST_1                (0x2UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000020 */
+#define RTC_TSTR_ST_2                (0x4UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000040 */
+#define RTC_TSTR_SU_Pos              (0U)
+#define RTC_TSTR_SU_Msk              (0xFUL << RTC_TSTR_SU_Pos)                 /*!< 0x0000000F */
+#define RTC_TSTR_SU                  RTC_TSTR_SU_Msk
+#define RTC_TSTR_SU_0                (0x1UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000001 */
+#define RTC_TSTR_SU_1                (0x2UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000002 */
+#define RTC_TSTR_SU_2                (0x4UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000004 */
+#define RTC_TSTR_SU_3                (0x8UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSDR register  *****************/
+#define RTC_TSDR_WDU_Pos             (13U)
+#define RTC_TSDR_WDU_Msk             (0x7UL << RTC_TSDR_WDU_Pos)               /*!< 0x0000E000 */
+#define RTC_TSDR_WDU                 RTC_TSDR_WDU_Msk                          /*!< Week day units > */
+#define RTC_TSDR_WDU_0               (0x1UL << RTC_TSDR_WDU_Pos)               /*!< 0x00002000 */
+#define RTC_TSDR_WDU_1               (0x2UL << RTC_TSDR_WDU_Pos)               /*!< 0x00004000 */
+#define RTC_TSDR_WDU_2               (0x4UL << RTC_TSDR_WDU_Pos)               /*!< 0x00008000 */
+#define RTC_TSDR_MT_Pos              (12U)
+#define RTC_TSDR_MT_Msk              (0x1UL << RTC_TSDR_MT_Pos)                /*!< 0x00001000 */
+#define RTC_TSDR_MT                  RTC_TSDR_MT_Msk
+#define RTC_TSDR_MU_Pos              (8U)
+#define RTC_TSDR_MU_Msk              (0xFUL << RTC_TSDR_MU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSDR_MU                  RTC_TSDR_MU_Msk
+#define RTC_TSDR_MU_0                (0x1UL << RTC_TSDR_MU_Pos)                /*!< 0x00000100 */
+#define RTC_TSDR_MU_1                (0x2UL << RTC_TSDR_MU_Pos)                /*!< 0x00000200 */
+#define RTC_TSDR_MU_2                (0x4UL << RTC_TSDR_MU_Pos)                /*!< 0x00000400 */
+#define RTC_TSDR_MU_3                (0x8UL << RTC_TSDR_MU_Pos)                /*!< 0x00000800 */
+#define RTC_TSDR_DT_Pos              (4U)
+#define RTC_TSDR_DT_Msk              (0x3UL << RTC_TSDR_DT_Pos)                /*!< 0x00000030 */
+#define RTC_TSDR_DT                  RTC_TSDR_DT_Msk
+#define RTC_TSDR_DT_0                (0x1UL << RTC_TSDR_DT_Pos)                /*!< 0x00000010 */
+#define RTC_TSDR_DT_1                (0x2UL << RTC_TSDR_DT_Pos)                /*!< 0x00000020 */
+#define RTC_TSDR_DU_Pos              (0U)
+#define RTC_TSDR_DU_Msk              (0xFUL << RTC_TSDR_DU_Pos)                /*!< 0x0000000F */
+#define RTC_TSDR_DU                  RTC_TSDR_DU_Msk
+#define RTC_TSDR_DU_0                (0x1UL << RTC_TSDR_DU_Pos)                /*!< 0x00000001 */
+#define RTC_TSDR_DU_1                (0x2UL << RTC_TSDR_DU_Pos)                /*!< 0x00000002 */
+#define RTC_TSDR_DU_2                (0x4UL << RTC_TSDR_DU_Pos)                /*!< 0x00000004 */
+#define RTC_TSDR_DU_3                (0x8UL << RTC_TSDR_DU_Pos)                /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSSSR register  ****************/
+#define RTC_TSSSR_SS_Pos             (0U)
+#define RTC_TSSSR_SS_Msk             (0xFFFFUL << RTC_TSSSR_SS_Pos)            /*!< 0x0000FFFF */
+#define RTC_TSSSR_SS                 RTC_TSSSR_SS_Msk                          /*!< Sub second value > */
+
+/********************  Bits definition for RTC_ALRMAR register  ***************/
+#define RTC_ALRMAR_MSK4_Pos          (31U)
+#define RTC_ALRMAR_MSK4_Msk          (0x1UL << RTC_ALRMAR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMAR_MSK4              RTC_ALRMAR_MSK4_Msk
+#define RTC_ALRMAR_WDSEL_Pos         (30U)
+#define RTC_ALRMAR_WDSEL_Msk         (0x1UL << RTC_ALRMAR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMAR_WDSEL             RTC_ALRMAR_WDSEL_Msk
+#define RTC_ALRMAR_DT_Pos            (28U)
+#define RTC_ALRMAR_DT_Msk            (0x3UL << RTC_ALRMAR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMAR_DT                RTC_ALRMAR_DT_Msk
+#define RTC_ALRMAR_DT_0              (0x1UL << RTC_ALRMAR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMAR_DT_1              (0x2UL << RTC_ALRMAR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMAR_DU_Pos            (24U)
+#define RTC_ALRMAR_DU_Msk            (0xFUL << RTC_ALRMAR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMAR_DU                RTC_ALRMAR_DU_Msk
+#define RTC_ALRMAR_DU_0              (0x1UL << RTC_ALRMAR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMAR_DU_1              (0x2UL << RTC_ALRMAR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMAR_DU_2              (0x4UL << RTC_ALRMAR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMAR_DU_3              (0x8UL << RTC_ALRMAR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMAR_MSK3_Pos          (23U)
+#define RTC_ALRMAR_MSK3_Msk          (0x1UL << RTC_ALRMAR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMAR_MSK3              RTC_ALRMAR_MSK3_Msk
+#define RTC_ALRMAR_PM_Pos            (22U)
+#define RTC_ALRMAR_PM_Msk            (0x1UL << RTC_ALRMAR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMAR_PM                RTC_ALRMAR_PM_Msk
+#define RTC_ALRMAR_HT_Pos            (20U)
+#define RTC_ALRMAR_HT_Msk            (0x3UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMAR_HT                RTC_ALRMAR_HT_Msk
+#define RTC_ALRMAR_HT_0              (0x1UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMAR_HT_1              (0x2UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMAR_HU_Pos            (16U)
+#define RTC_ALRMAR_HU_Msk            (0xFUL << RTC_ALRMAR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMAR_HU                RTC_ALRMAR_HU_Msk
+#define RTC_ALRMAR_HU_0              (0x1UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMAR_HU_1              (0x2UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMAR_HU_2              (0x4UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMAR_HU_3              (0x8UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMAR_MSK2_Pos          (15U)
+#define RTC_ALRMAR_MSK2_Msk          (0x1UL << RTC_ALRMAR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMAR_MSK2              RTC_ALRMAR_MSK2_Msk
+#define RTC_ALRMAR_MNT_Pos           (12U)
+#define RTC_ALRMAR_MNT_Msk           (0x7UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMAR_MNT               RTC_ALRMAR_MNT_Msk
+#define RTC_ALRMAR_MNT_0             (0x1UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMAR_MNT_1             (0x2UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMAR_MNT_2             (0x4UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMAR_MNU_Pos           (8U)
+#define RTC_ALRMAR_MNU_Msk           (0xFUL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMAR_MNU               RTC_ALRMAR_MNU_Msk
+#define RTC_ALRMAR_MNU_0             (0x1UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMAR_MNU_1             (0x2UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMAR_MNU_2             (0x4UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMAR_MNU_3             (0x8UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMAR_MSK1_Pos          (7U)
+#define RTC_ALRMAR_MSK1_Msk          (0x1UL << RTC_ALRMAR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMAR_MSK1              RTC_ALRMAR_MSK1_Msk
+#define RTC_ALRMAR_ST_Pos            (4U)
+#define RTC_ALRMAR_ST_Msk            (0x7UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMAR_ST                RTC_ALRMAR_ST_Msk
+#define RTC_ALRMAR_ST_0              (0x1UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMAR_ST_1              (0x2UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMAR_ST_2              (0x4UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMAR_SU_Pos            (0U)
+#define RTC_ALRMAR_SU_Msk            (0xFUL << RTC_ALRMAR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMAR_SU                RTC_ALRMAR_SU_Msk
+#define RTC_ALRMAR_SU_0              (0x1UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMAR_SU_1              (0x2UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMAR_SU_2              (0x4UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMAR_SU_3              (0x8UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMASSR_MASKSS_Pos      (24U)
+#define RTC_ALRMASSR_MASKSS_Msk      (0xFUL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMASSR_MASKSS          RTC_ALRMASSR_MASKSS_Msk
+#define RTC_ALRMASSR_MASKSS_0        (0x1UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMASSR_MASKSS_1        (0x2UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMASSR_MASKSS_2        (0x4UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMASSR_MASKSS_3        (0x8UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMASSR_SS_Pos          (0U)
+#define RTC_ALRMASSR_SS_Msk          (0x7FFFUL << RTC_ALRMASSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMASSR_SS              RTC_ALRMASSR_SS_Msk
+
+/********************  Bits definition for RTC_ALRMBR register  ***************/
+#define RTC_ALRMBR_MSK4_Pos          (31U)
+#define RTC_ALRMBR_MSK4_Msk          (0x1UL << RTC_ALRMBR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMBR_MSK4              RTC_ALRMBR_MSK4_Msk
+#define RTC_ALRMBR_WDSEL_Pos         (30U)
+#define RTC_ALRMBR_WDSEL_Msk         (0x1UL << RTC_ALRMBR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMBR_WDSEL             RTC_ALRMBR_WDSEL_Msk
+#define RTC_ALRMBR_DT_Pos            (28U)
+#define RTC_ALRMBR_DT_Msk            (0x3UL << RTC_ALRMBR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMBR_DT                RTC_ALRMBR_DT_Msk
+#define RTC_ALRMBR_DT_0              (0x1UL << RTC_ALRMBR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMBR_DT_1              (0x2UL << RTC_ALRMBR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMBR_DU_Pos            (24U)
+#define RTC_ALRMBR_DU_Msk            (0xFUL << RTC_ALRMBR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMBR_DU                RTC_ALRMBR_DU_Msk
+#define RTC_ALRMBR_DU_0              (0x1UL << RTC_ALRMBR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMBR_DU_1              (0x2UL << RTC_ALRMBR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMBR_DU_2              (0x4UL << RTC_ALRMBR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMBR_DU_3              (0x8UL << RTC_ALRMBR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMBR_MSK3_Pos          (23U)
+#define RTC_ALRMBR_MSK3_Msk          (0x1UL << RTC_ALRMBR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMBR_MSK3              RTC_ALRMBR_MSK3_Msk
+#define RTC_ALRMBR_PM_Pos            (22U)
+#define RTC_ALRMBR_PM_Msk            (0x1UL << RTC_ALRMBR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMBR_PM                RTC_ALRMBR_PM_Msk
+#define RTC_ALRMBR_HT_Pos            (20U)
+#define RTC_ALRMBR_HT_Msk            (0x3UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMBR_HT                RTC_ALRMBR_HT_Msk
+#define RTC_ALRMBR_HT_0              (0x1UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMBR_HT_1              (0x2UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMBR_HU_Pos            (16U)
+#define RTC_ALRMBR_HU_Msk            (0xFUL << RTC_ALRMBR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMBR_HU                RTC_ALRMBR_HU_Msk
+#define RTC_ALRMBR_HU_0              (0x1UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMBR_HU_1              (0x2UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMBR_HU_2              (0x4UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMBR_HU_3              (0x8UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMBR_MSK2_Pos          (15U)
+#define RTC_ALRMBR_MSK2_Msk          (0x1UL << RTC_ALRMBR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMBR_MSK2              RTC_ALRMBR_MSK2_Msk
+#define RTC_ALRMBR_MNT_Pos           (12U)
+#define RTC_ALRMBR_MNT_Msk           (0x7UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMBR_MNT               RTC_ALRMBR_MNT_Msk
+#define RTC_ALRMBR_MNT_0             (0x1UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMBR_MNT_1             (0x2UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMBR_MNT_2             (0x4UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMBR_MNU_Pos           (8U)
+#define RTC_ALRMBR_MNU_Msk           (0xFUL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMBR_MNU               RTC_ALRMBR_MNU_Msk
+#define RTC_ALRMBR_MNU_0             (0x1UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMBR_MNU_1             (0x2UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMBR_MNU_2             (0x4UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMBR_MNU_3             (0x8UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMBR_MSK1_Pos          (7U)
+#define RTC_ALRMBR_MSK1_Msk          (0x1UL << RTC_ALRMBR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMBR_MSK1              RTC_ALRMBR_MSK1_Msk
+#define RTC_ALRMBR_ST_Pos            (4U)
+#define RTC_ALRMBR_ST_Msk            (0x7UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMBR_ST                RTC_ALRMBR_ST_Msk
+#define RTC_ALRMBR_ST_0              (0x1UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMBR_ST_1              (0x2UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMBR_ST_2              (0x4UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMBR_SU_Pos            (0U)
+#define RTC_ALRMBR_SU_Msk            (0xFUL << RTC_ALRMBR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMBR_SU                RTC_ALRMBR_SU_Msk
+#define RTC_ALRMBR_SU_0              (0x1UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMBR_SU_1              (0x2UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMBR_SU_2              (0x4UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMBR_SU_3              (0x8UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMBSSR_MASKSS_Pos      (24U)
+#define RTC_ALRMBSSR_MASKSS_Msk      (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMBSSR_MASKSS          RTC_ALRMBSSR_MASKSS_Msk
+#define RTC_ALRMBSSR_MASKSS_0        (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMBSSR_MASKSS_1        (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMBSSR_MASKSS_2        (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMBSSR_MASKSS_3        (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMBSSR_SS_Pos          (0U)
+#define RTC_ALRMBSSR_SS_Msk          (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMBSSR_SS              RTC_ALRMBSSR_SS_Msk
+
+/********************  Bits definition for RTC_SR register  *******************/
+#define RTC_SR_ITSF_Pos              (5U)
+#define RTC_SR_ITSF_Msk              (0x1UL << RTC_SR_ITSF_Pos)                /*!< 0x00000020 */
+#define RTC_SR_ITSF                  RTC_SR_ITSF_Msk
+#define RTC_SR_TSOVF_Pos             (4U)
+#define RTC_SR_TSOVF_Msk             (0x1UL << RTC_SR_TSOVF_Pos)               /*!< 0x00000010 */
+#define RTC_SR_TSOVF                 RTC_SR_TSOVF_Msk                          /*!< Timestamp overflow flag > */
+#define RTC_SR_TSF_Pos               (3U)
+#define RTC_SR_TSF_Msk               (0x1UL << RTC_SR_TSF_Pos)                 /*!< 0x00000008 */
+#define RTC_SR_TSF                   RTC_SR_TSF_Msk                            /*!< Timestamp flag > */
+#define RTC_SR_WUTF_Pos              (2U)
+#define RTC_SR_WUTF_Msk              (0x1UL << RTC_SR_WUTF_Pos)                /*!< 0x00000004 */
+#define RTC_SR_WUTF                  RTC_SR_WUTF_Msk                           /*!< Wakeup timer flag > */
+#define RTC_SR_ALRBF_Pos             (1U)
+#define RTC_SR_ALRBF_Msk             (0x1UL << RTC_SR_ALRBF_Pos)               /*!< 0x00000002 */
+#define RTC_SR_ALRBF                 RTC_SR_ALRBF_Msk
+#define RTC_SR_ALRAF_Pos             (0U)
+#define RTC_SR_ALRAF_Msk             (0x1UL << RTC_SR_ALRAF_Pos)               /*!< 0x00000001 */
+#define RTC_SR_ALRAF                 RTC_SR_ALRAF_Msk
+
+/********************  Bits definition for RTC_MISR register  *****************/
+#define RTC_MISR_ITSMF_Pos           (5U)
+#define RTC_MISR_ITSMF_Msk           (0x1UL << RTC_MISR_ITSMF_Pos)             /*!< 0x00000020 */
+#define RTC_MISR_ITSMF               RTC_MISR_ITSMF_Msk
+#define RTC_MISR_TSOVMF_Pos          (4U)
+#define RTC_MISR_TSOVMF_Msk          (0x1UL << RTC_MISR_TSOVMF_Pos)            /*!< 0x00000010 */
+#define RTC_MISR_TSOVMF              RTC_MISR_TSOVMF_Msk                       /*!< Timestamp overflow masked flag > */
+#define RTC_MISR_TSMF_Pos            (3U)
+#define RTC_MISR_TSMF_Msk            (0x1UL << RTC_MISR_TSMF_Pos)              /*!< 0x00000008 */
+#define RTC_MISR_TSMF                RTC_MISR_TSMF_Msk                         /*!< Timestamp masked flag > */
+#define RTC_MISR_WUTMF_Pos           (2U)
+#define RTC_MISR_WUTMF_Msk           (0x1UL << RTC_MISR_WUTMF_Pos)             /*!< 0x00000004 */
+#define RTC_MISR_WUTMF               RTC_MISR_WUTMF_Msk                        /*!< Wakeup timer masked flag > */
+#define RTC_MISR_ALRBMF_Pos          (1U)
+#define RTC_MISR_ALRBMF_Msk          (0x1UL << RTC_MISR_ALRBMF_Pos)            /*!< 0x00000002 */
+#define RTC_MISR_ALRBMF              RTC_MISR_ALRBMF_Msk
+#define RTC_MISR_ALRAMF_Pos          (0U)
+#define RTC_MISR_ALRAMF_Msk          (0x1UL << RTC_MISR_ALRAMF_Pos)            /*!< 0x00000001 */
+#define RTC_MISR_ALRAMF              RTC_MISR_ALRAMF_Msk
+
+/********************  Bits definition for RTC_SCR register  ******************/
+#define RTC_SCR_CITSF_Pos            (5U)
+#define RTC_SCR_CITSF_Msk            (0x1UL << RTC_SCR_CITSF_Pos)              /*!< 0x00000020 */
+#define RTC_SCR_CITSF                RTC_SCR_CITSF_Msk
+#define RTC_SCR_CTSOVF_Pos           (4U)
+#define RTC_SCR_CTSOVF_Msk           (0x1UL << RTC_SCR_CTSOVF_Pos)             /*!< 0x00000010 */
+#define RTC_SCR_CTSOVF               RTC_SCR_CTSOVF_Msk                        /*!< Clear timestamp overflow flag > */
+#define RTC_SCR_CTSF_Pos             (3U)
+#define RTC_SCR_CTSF_Msk             (0x1UL << RTC_SCR_CTSF_Pos)               /*!< 0x00000008 */
+#define RTC_SCR_CTSF                 RTC_SCR_CTSF_Msk                          /*!< Clear timestamp flag > */
+#define RTC_SCR_CWUTF_Pos            (2U)
+#define RTC_SCR_CWUTF_Msk            (0x1UL << RTC_SCR_CWUTF_Pos)              /*!< 0x00000004 */
+#define RTC_SCR_CWUTF                RTC_SCR_CWUTF_Msk                         /*!< Clear wakeup timer flag > */
+#define RTC_SCR_CALRBF_Pos           (1U)
+#define RTC_SCR_CALRBF_Msk           (0x1UL << RTC_SCR_CALRBF_Pos)             /*!< 0x00000002 */
+#define RTC_SCR_CALRBF               RTC_SCR_CALRBF_Msk
+#define RTC_SCR_CALRAF_Pos           (0U)
+#define RTC_SCR_CALRAF_Msk           (0x1UL << RTC_SCR_CALRAF_Pos)             /*!< 0x00000001 */
+#define RTC_SCR_CALRAF               RTC_SCR_CALRAF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                     Tamper and backup register (TAMP)                      */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for TAMP_CR1 register  *****************/
+#define TAMP_CR1_TAMP1E_Pos          (0U)
+#define TAMP_CR1_TAMP1E_Msk          (0x1UL << TAMP_CR1_TAMP1E_Pos)             /*!< 0x00000001 */
+#define TAMP_CR1_TAMP1E              TAMP_CR1_TAMP1E_Msk
+#define TAMP_CR1_TAMP2E_Pos          (1U)
+#define TAMP_CR1_TAMP2E_Msk          (0x1UL << TAMP_CR1_TAMP2E_Pos)             /*!< 0x00000002 */
+#define TAMP_CR1_TAMP2E              TAMP_CR1_TAMP2E_Msk
+#define TAMP_CR1_ITAMP3E_Pos         (18U)
+#define TAMP_CR1_ITAMP3E_Msk         (0x1UL << TAMP_CR1_ITAMP3E_Pos)            /*!< 0x00040000 */
+#define TAMP_CR1_ITAMP3E             TAMP_CR1_ITAMP3E_Msk
+#define TAMP_CR1_ITAMP4E_Pos         (19U)
+#define TAMP_CR1_ITAMP4E_Msk         (0x1UL << TAMP_CR1_ITAMP4E_Pos)            /*!< 0x00080000 */
+#define TAMP_CR1_ITAMP4E             TAMP_CR1_ITAMP4E_Msk
+#define TAMP_CR1_ITAMP5E_Pos         (20U)
+#define TAMP_CR1_ITAMP5E_Msk         (0x1UL << TAMP_CR1_ITAMP5E_Pos)            /*!< 0x00100000 */
+#define TAMP_CR1_ITAMP5E             TAMP_CR1_ITAMP5E_Msk
+#define TAMP_CR1_ITAMP6E_Pos         (21U)
+#define TAMP_CR1_ITAMP6E_Msk         (0x1UL << TAMP_CR1_ITAMP6E_Pos)            /*!< 0x00200000 */
+#define TAMP_CR1_ITAMP6E             TAMP_CR1_ITAMP6E_Msk
+
+/********************  Bits definition for TAMP_CR2 register  *****************/
+#define TAMP_CR2_TAMP1NOERASE_Pos    (0U)
+#define TAMP_CR2_TAMP1NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos)       /*!< 0x00000001 */
+#define TAMP_CR2_TAMP1NOERASE        TAMP_CR2_TAMP1NOERASE_Msk
+#define TAMP_CR2_TAMP2NOERASE_Pos    (1U)
+#define TAMP_CR2_TAMP2NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos)       /*!< 0x00000002 */
+#define TAMP_CR2_TAMP2NOERASE        TAMP_CR2_TAMP2NOERASE_Msk
+#define TAMP_CR2_TAMP1MSK_Pos        (16U)
+#define TAMP_CR2_TAMP1MSK_Msk        (0x1UL << TAMP_CR2_TAMP1MSK_Pos)           /*!< 0x00010000 */
+#define TAMP_CR2_TAMP1MSK            TAMP_CR2_TAMP1MSK_Msk
+#define TAMP_CR2_TAMP2MSK_Pos        (17U)
+#define TAMP_CR2_TAMP2MSK_Msk        (0x1UL << TAMP_CR2_TAMP2MSK_Pos)           /*!< 0x00020000 */
+#define TAMP_CR2_TAMP2MSK            TAMP_CR2_TAMP2MSK_Msk
+#define TAMP_CR2_TAMP1TRG_Pos        (24U)
+#define TAMP_CR2_TAMP1TRG_Msk        (0x1UL << TAMP_CR2_TAMP1TRG_Pos)           /*!< 0x01000000 */
+#define TAMP_CR2_TAMP1TRG            TAMP_CR2_TAMP1TRG_Msk
+#define TAMP_CR2_TAMP2TRG_Pos        (25U)
+#define TAMP_CR2_TAMP2TRG_Msk        (0x1UL << TAMP_CR2_TAMP2TRG_Pos)           /*!< 0x02000000 */
+#define TAMP_CR2_TAMP2TRG            TAMP_CR2_TAMP2TRG_Msk
+
+/********************  Bits definition for TAMP_FLTCR register  ***************/
+#define TAMP_FLTCR_TAMPFREQ_0        0x00000001U
+#define TAMP_FLTCR_TAMPFREQ_1        0x00000002U
+#define TAMP_FLTCR_TAMPFREQ_2        0x00000004U
+#define TAMP_FLTCR_TAMPFREQ_Pos      (0U)
+#define TAMP_FLTCR_TAMPFREQ_Msk      (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos)         /*!< 0x00000007 */
+#define TAMP_FLTCR_TAMPFREQ          TAMP_FLTCR_TAMPFREQ_Msk
+#define TAMP_FLTCR_TAMPFLT_0         0x00000008U
+#define TAMP_FLTCR_TAMPFLT_1         0x00000010U
+#define TAMP_FLTCR_TAMPFLT_Pos       (3U)
+#define TAMP_FLTCR_TAMPFLT_Msk       (0x3UL << TAMP_FLTCR_TAMPFLT_Pos)          /*!< 0x00000018 */
+#define TAMP_FLTCR_TAMPFLT           TAMP_FLTCR_TAMPFLT_Msk
+#define TAMP_FLTCR_TAMPPRCH_0        0x00000020U
+#define TAMP_FLTCR_TAMPPRCH_1        0x00000040U
+#define TAMP_FLTCR_TAMPPRCH_Pos      (5U)
+#define TAMP_FLTCR_TAMPPRCH_Msk      (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos)         /*!< 0x00000060 */
+#define TAMP_FLTCR_TAMPPRCH          TAMP_FLTCR_TAMPPRCH_Msk
+#define TAMP_FLTCR_TAMPPUDIS_Pos     (7U)
+#define TAMP_FLTCR_TAMPPUDIS_Msk     (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos)        /*!< 0x00000080 */
+#define TAMP_FLTCR_TAMPPUDIS         TAMP_FLTCR_TAMPPUDIS_Msk
+
+/********************  Bits definition for TAMP_IER register  *****************/
+#define TAMP_IER_TAMP1IE_Pos         (0U)
+#define TAMP_IER_TAMP1IE_Msk         (0x1UL << TAMP_IER_TAMP1IE_Pos)            /*!< 0x00000001 */
+#define TAMP_IER_TAMP1IE             TAMP_IER_TAMP1IE_Msk
+#define TAMP_IER_TAMP2IE_Pos         (1U)
+#define TAMP_IER_TAMP2IE_Msk         (0x1UL << TAMP_IER_TAMP2IE_Pos)            /*!< 0x00000002 */
+#define TAMP_IER_TAMP2IE             TAMP_IER_TAMP2IE_Msk
+#define TAMP_IER_ITAMP3IE_Pos        (18U)
+#define TAMP_IER_ITAMP3IE_Msk        (0x1UL << TAMP_IER_ITAMP3IE_Pos)           /*!< 0x00040000 */
+#define TAMP_IER_ITAMP3IE            TAMP_IER_ITAMP3IE_Msk
+#define TAMP_IER_ITAMP4IE_Pos        (19U)
+#define TAMP_IER_ITAMP4IE_Msk        (0x1UL << TAMP_IER_ITAMP4IE_Pos)           /*!< 0x00080000 */
+#define TAMP_IER_ITAMP4IE            TAMP_IER_ITAMP4IE_Msk
+#define TAMP_IER_ITAMP5IE_Pos        (20U)
+#define TAMP_IER_ITAMP5IE_Msk        (0x1UL << TAMP_IER_ITAMP5IE_Pos)           /*!< 0x00100000 */
+#define TAMP_IER_ITAMP5IE            TAMP_IER_ITAMP5IE_Msk
+#define TAMP_IER_ITAMP6IE_Pos        (21U)
+#define TAMP_IER_ITAMP6IE_Msk        (0x1UL << TAMP_IER_ITAMP6IE_Pos)           /*!< 0x00200000 */
+#define TAMP_IER_ITAMP6IE            TAMP_IER_ITAMP6IE_Msk
+
+/********************  Bits definition for TAMP_SR register  ******************/
+#define TAMP_SR_TAMP1F_Pos           (0U)
+#define TAMP_SR_TAMP1F_Msk           (0x1UL << TAMP_SR_TAMP1F_Pos)              /*!< 0x00000001 */
+#define TAMP_SR_TAMP1F               TAMP_SR_TAMP1F_Msk
+#define TAMP_SR_TAMP2F_Pos           (1U)
+#define TAMP_SR_TAMP2F_Msk           (0x1UL << TAMP_SR_TAMP2F_Pos)              /*!< 0x00000002 */
+#define TAMP_SR_TAMP2F               TAMP_SR_TAMP2F_Msk
+#define TAMP_SR_ITAMP3F_Pos          (18U)
+#define TAMP_SR_ITAMP3F_Msk          (0x1UL << TAMP_SR_ITAMP3F_Pos)             /*!< 0x00040000 */
+#define TAMP_SR_ITAMP3F              TAMP_SR_ITAMP3F_Msk
+#define TAMP_SR_ITAMP4F_Pos          (19U)
+#define TAMP_SR_ITAMP4F_Msk          (0x1UL << TAMP_SR_ITAMP4F_Pos)             /*!< 0x00080000 */
+#define TAMP_SR_ITAMP4F              TAMP_SR_ITAMP4F_Msk
+#define TAMP_SR_ITAMP5F_Pos          (20U)
+#define TAMP_SR_ITAMP5F_Msk          (0x1UL << TAMP_SR_ITAMP5F_Pos)             /*!< 0x00100000 */
+#define TAMP_SR_ITAMP5F              TAMP_SR_ITAMP5F_Msk
+#define TAMP_SR_ITAMP6F_Pos          (21U)
+#define TAMP_SR_ITAMP6F_Msk          (0x1UL << TAMP_SR_ITAMP6F_Pos)             /*!< 0x00200000 */
+#define TAMP_SR_ITAMP6F              TAMP_SR_ITAMP6F_Msk
+
+/********************  Bits definition for TAMP_MISR register  ****************/
+#define TAMP_MISR_TAMP1MF_Pos        (0U)
+#define TAMP_MISR_TAMP1MF_Msk        (0x1UL << TAMP_MISR_TAMP1MF_Pos)           /*!< 0x00000001 */
+#define TAMP_MISR_TAMP1MF            TAMP_MISR_TAMP1MF_Msk
+#define TAMP_MISR_TAMP2MF_Pos        (1U)
+#define TAMP_MISR_TAMP2MF_Msk        (0x1UL << TAMP_MISR_TAMP2MF_Pos)           /*!< 0x00000002 */
+#define TAMP_MISR_TAMP2MF            TAMP_MISR_TAMP2MF_Msk
+#define TAMP_MISR_ITAMP3MF_Pos       (18U)
+#define TAMP_MISR_ITAMP3MF_Msk       (0x1UL << TAMP_MISR_ITAMP3MF_Pos)          /*!< 0x00040000 */
+#define TAMP_MISR_ITAMP3MF           TAMP_MISR_ITAMP3MF_Msk
+#define TAMP_MISR_ITAMP4MF_Pos       (19U)
+#define TAMP_MISR_ITAMP4MF_Msk       (0x1UL << TAMP_MISR_ITAMP4MF_Pos)          /*!< 0x00080000 */
+#define TAMP_MISR_ITAMP4MF           TAMP_MISR_ITAMP4MF_Msk
+#define TAMP_MISR_ITAMP5MF_Pos       (20U)
+#define TAMP_MISR_ITAMP5MF_Msk       (0x1UL << TAMP_MISR_ITAMP5MF_Pos)          /*!< 0x00100000 */
+#define TAMP_MISR_ITAMP5MF           TAMP_MISR_ITAMP5MF_Msk
+#define TAMP_MISR_ITAMP6MF_Pos       (21U)
+#define TAMP_MISR_ITAMP6MF_Msk       (0x1UL << TAMP_MISR_ITAMP6MF_Pos)          /*!< 0x00200000 */
+#define TAMP_MISR_ITAMP6MF           TAMP_MISR_ITAMP6MF_Msk
+
+/********************  Bits definition for TAMP_SCR register  *****************/
+#define TAMP_SCR_CTAMP1F_Pos         (0U)
+#define TAMP_SCR_CTAMP1F_Msk         (0x1UL << TAMP_SCR_CTAMP1F_Pos)            /*!< 0x00000001 */
+#define TAMP_SCR_CTAMP1F             TAMP_SCR_CTAMP1F_Msk
+#define TAMP_SCR_CTAMP2F_Pos         (1U)
+#define TAMP_SCR_CTAMP2F_Msk         (0x1UL << TAMP_SCR_CTAMP2F_Pos)            /*!< 0x00000002 */
+#define TAMP_SCR_CTAMP2F             TAMP_SCR_CTAMP2F_Msk
+#define TAMP_SCR_CITAMP3F_Pos        (18U)
+#define TAMP_SCR_CITAMP3F_Msk        (0x1UL << TAMP_SCR_CITAMP3F_Pos)           /*!< 0x00040000 */
+#define TAMP_SCR_CITAMP3F            TAMP_SCR_CITAMP3F_Msk
+#define TAMP_SCR_CITAMP4F_Pos        (19U)
+#define TAMP_SCR_CITAMP4F_Msk        (0x1UL << TAMP_SCR_CITAMP4F_Pos)           /*!< 0x00080000 */
+#define TAMP_SCR_CITAMP4F            TAMP_SCR_CITAMP4F_Msk
+#define TAMP_SCR_CITAMP5F_Pos        (20U)
+#define TAMP_SCR_CITAMP5F_Msk        (0x1UL << TAMP_SCR_CITAMP5F_Pos)           /*!< 0x00100000 */
+#define TAMP_SCR_CITAMP5F            TAMP_SCR_CITAMP5F_Msk
+#define TAMP_SCR_CITAMP6F_Pos        (21U)
+#define TAMP_SCR_CITAMP6F_Msk        (0x1UL << TAMP_SCR_CITAMP6F_Pos)           /*!< 0x00200000 */
+#define TAMP_SCR_CITAMP6F            TAMP_SCR_CITAMP6F_Msk
+
+/********************  Bits definition for TAMP_BKP0R register  ***************/
+#define TAMP_BKP0R_Pos               (0U)
+#define TAMP_BKP0R_Msk               (0xFFFFFFFFUL << TAMP_BKP0R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP0R                   TAMP_BKP0R_Msk
+
+/********************  Bits definition for TAMP_BKP1R register  ***************/
+#define TAMP_BKP1R_Pos               (0U)
+#define TAMP_BKP1R_Msk               (0xFFFFFFFFUL << TAMP_BKP1R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP1R                   TAMP_BKP1R_Msk
+
+/********************  Bits definition for TAMP_BKP2R register  ***************/
+#define TAMP_BKP2R_Pos               (0U)
+#define TAMP_BKP2R_Msk               (0xFFFFFFFFUL << TAMP_BKP2R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP2R                   TAMP_BKP2R_Msk
+
+/********************  Bits definition for TAMP_BKP3R register  ***************/
+#define TAMP_BKP3R_Pos               (0U)
+#define TAMP_BKP3R_Msk               (0xFFFFFFFFUL << TAMP_BKP3R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP3R                   TAMP_BKP3R_Msk
+
+/********************  Bits definition for TAMP_BKP4R register  ***************/
+#define TAMP_BKP4R_Pos               (0U)
+#define TAMP_BKP4R_Msk               (0xFFFFFFFFUL << TAMP_BKP4R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP4R                   TAMP_BKP4R_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Serial Peripheral Interface (SPI)                   */
+/*                                                                            */
+/******************************************************************************/
+/*
+ * @brief Specific device feature definitions (not present on all devices in the STM32G0 series)
+ */
+#define SPI_I2S_SUPPORT                       /*!< I2S support */
+
+/*******************  Bit definition for SPI_CR1 register  ********************/
+#define SPI_CR1_CPHA_Pos            (0U)
+#define SPI_CR1_CPHA_Msk            (0x1UL << SPI_CR1_CPHA_Pos)                /*!< 0x00000001 */
+#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           /*!<Clock Phase      */
+#define SPI_CR1_CPOL_Pos            (1U)
+#define SPI_CR1_CPOL_Msk            (0x1UL << SPI_CR1_CPOL_Pos)                /*!< 0x00000002 */
+#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           /*!<Clock Polarity   */
+#define SPI_CR1_MSTR_Pos            (2U)
+#define SPI_CR1_MSTR_Msk            (0x1UL << SPI_CR1_MSTR_Pos)                /*!< 0x00000004 */
+#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           /*!<Master Selection */
+
+#define SPI_CR1_BR_Pos              (3U)
+#define SPI_CR1_BR_Msk              (0x7UL << SPI_CR1_BR_Pos)                  /*!< 0x00000038 */
+#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             /*!<BR[2:0] bits (Baud Rate Control) */
+#define SPI_CR1_BR_0                (0x1UL << SPI_CR1_BR_Pos)                  /*!< 0x00000008 */
+#define SPI_CR1_BR_1                (0x2UL << SPI_CR1_BR_Pos)                  /*!< 0x00000010 */
+#define SPI_CR1_BR_2                (0x4UL << SPI_CR1_BR_Pos)                  /*!< 0x00000020 */
+
+#define SPI_CR1_SPE_Pos             (6U)
+#define SPI_CR1_SPE_Msk             (0x1UL << SPI_CR1_SPE_Pos)                 /*!< 0x00000040 */
+#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            /*!<SPI Enable                          */
+#define SPI_CR1_LSBFIRST_Pos        (7U)
+#define SPI_CR1_LSBFIRST_Msk        (0x1UL << SPI_CR1_LSBFIRST_Pos)            /*!< 0x00000080 */
+#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       /*!<Frame Format                        */
+#define SPI_CR1_SSI_Pos             (8U)
+#define SPI_CR1_SSI_Msk             (0x1UL << SPI_CR1_SSI_Pos)                 /*!< 0x00000100 */
+#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            /*!<Internal slave select               */
+#define SPI_CR1_SSM_Pos             (9U)
+#define SPI_CR1_SSM_Msk             (0x1UL << SPI_CR1_SSM_Pos)                 /*!< 0x00000200 */
+#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            /*!<Software slave management           */
+#define SPI_CR1_RXONLY_Pos          (10U)
+#define SPI_CR1_RXONLY_Msk          (0x1UL << SPI_CR1_RXONLY_Pos)              /*!< 0x00000400 */
+#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         /*!<Receive only                        */
+#define SPI_CR1_CRCL_Pos            (11U)
+#define SPI_CR1_CRCL_Msk            (0x1UL << SPI_CR1_CRCL_Pos)                /*!< 0x00000800 */
+#define SPI_CR1_CRCL                SPI_CR1_CRCL_Msk                           /*!< CRC Length */
+#define SPI_CR1_CRCNEXT_Pos         (12U)
+#define SPI_CR1_CRCNEXT_Msk         (0x1UL << SPI_CR1_CRCNEXT_Pos)             /*!< 0x00001000 */
+#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        /*!<Transmit CRC next                   */
+#define SPI_CR1_CRCEN_Pos           (13U)
+#define SPI_CR1_CRCEN_Msk           (0x1UL << SPI_CR1_CRCEN_Pos)               /*!< 0x00002000 */
+#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          /*!<Hardware CRC calculation enable     */
+#define SPI_CR1_BIDIOE_Pos          (14U)
+#define SPI_CR1_BIDIOE_Msk          (0x1UL << SPI_CR1_BIDIOE_Pos)              /*!< 0x00004000 */
+#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         /*!<Output enable in bidirectional mode */
+#define SPI_CR1_BIDIMODE_Pos        (15U)
+#define SPI_CR1_BIDIMODE_Msk        (0x1UL << SPI_CR1_BIDIMODE_Pos)            /*!< 0x00008000 */
+#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       /*!<Bidirectional data mode enable      */
+
+/*******************  Bit definition for SPI_CR2 register  ********************/
+#define SPI_CR2_RXDMAEN_Pos         (0U)
+#define SPI_CR2_RXDMAEN_Msk         (0x1UL << SPI_CR2_RXDMAEN_Pos)             /*!< 0x00000001 */
+#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        /*!< Rx Buffer DMA Enable */
+#define SPI_CR2_TXDMAEN_Pos         (1U)
+#define SPI_CR2_TXDMAEN_Msk         (0x1UL << SPI_CR2_TXDMAEN_Pos)             /*!< 0x00000002 */
+#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        /*!< Tx Buffer DMA Enable */
+#define SPI_CR2_SSOE_Pos            (2U)
+#define SPI_CR2_SSOE_Msk            (0x1UL << SPI_CR2_SSOE_Pos)                /*!< 0x00000004 */
+#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           /*!< SS Output Enable */
+#define SPI_CR2_NSSP_Pos            (3U)
+#define SPI_CR2_NSSP_Msk            (0x1UL << SPI_CR2_NSSP_Pos)                /*!< 0x00000008 */
+#define SPI_CR2_NSSP                SPI_CR2_NSSP_Msk                           /*!< NSS pulse management Enable */
+#define SPI_CR2_FRF_Pos             (4U)
+#define SPI_CR2_FRF_Msk             (0x1UL << SPI_CR2_FRF_Pos)                 /*!< 0x00000010 */
+#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            /*!< Frame Format Enable */
+#define SPI_CR2_ERRIE_Pos           (5U)
+#define SPI_CR2_ERRIE_Msk           (0x1UL << SPI_CR2_ERRIE_Pos)               /*!< 0x00000020 */
+#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          /*!< Error Interrupt Enable */
+#define SPI_CR2_RXNEIE_Pos          (6U)
+#define SPI_CR2_RXNEIE_Msk          (0x1UL << SPI_CR2_RXNEIE_Pos)              /*!< 0x00000040 */
+#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         /*!< RX buffer Not Empty Interrupt Enable */
+#define SPI_CR2_TXEIE_Pos           (7U)
+#define SPI_CR2_TXEIE_Msk           (0x1UL << SPI_CR2_TXEIE_Pos)               /*!< 0x00000080 */
+#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          /*!< Tx buffer Empty Interrupt Enable */
+#define SPI_CR2_DS_Pos              (8U)
+#define SPI_CR2_DS_Msk              (0xFUL << SPI_CR2_DS_Pos)                  /*!< 0x00000F00 */
+#define SPI_CR2_DS                  SPI_CR2_DS_Msk                             /*!< DS[3:0] Data Size */
+#define SPI_CR2_DS_0                (0x1UL << SPI_CR2_DS_Pos)                  /*!< 0x00000100 */
+#define SPI_CR2_DS_1                (0x2UL << SPI_CR2_DS_Pos)                  /*!< 0x00000200 */
+#define SPI_CR2_DS_2                (0x4UL << SPI_CR2_DS_Pos)                  /*!< 0x00000400 */
+#define SPI_CR2_DS_3                (0x8UL << SPI_CR2_DS_Pos)                  /*!< 0x00000800 */
+#define SPI_CR2_FRXTH_Pos           (12U)
+#define SPI_CR2_FRXTH_Msk           (0x1UL << SPI_CR2_FRXTH_Pos)               /*!< 0x00001000 */
+#define SPI_CR2_FRXTH               SPI_CR2_FRXTH_Msk                          /*!< FIFO reception Threshold */
+#define SPI_CR2_LDMARX_Pos          (13U)
+#define SPI_CR2_LDMARX_Msk          (0x1UL << SPI_CR2_LDMARX_Pos)              /*!< 0x00002000 */
+#define SPI_CR2_LDMARX              SPI_CR2_LDMARX_Msk                         /*!< Last DMA transfer for reception */
+#define SPI_CR2_LDMATX_Pos          (14U)
+#define SPI_CR2_LDMATX_Msk          (0x1UL << SPI_CR2_LDMATX_Pos)              /*!< 0x00004000 */
+#define SPI_CR2_LDMATX              SPI_CR2_LDMATX_Msk                         /*!< Last DMA transfer for transmission */
+
+/********************  Bit definition for SPI_SR register  ********************/
+#define SPI_SR_RXNE_Pos             (0U)
+#define SPI_SR_RXNE_Msk             (0x1UL << SPI_SR_RXNE_Pos)                 /*!< 0x00000001 */
+#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            /*!< Receive buffer Not Empty */
+#define SPI_SR_TXE_Pos              (1U)
+#define SPI_SR_TXE_Msk              (0x1UL << SPI_SR_TXE_Pos)                  /*!< 0x00000002 */
+#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             /*!< Transmit buffer Empty */
+#define SPI_SR_CHSIDE_Pos           (2U)
+#define SPI_SR_CHSIDE_Msk           (0x1UL << SPI_SR_CHSIDE_Pos)               /*!< 0x00000004 */
+#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          /*!< Channel side */
+#define SPI_SR_UDR_Pos              (3U)
+#define SPI_SR_UDR_Msk              (0x1UL << SPI_SR_UDR_Pos)                  /*!< 0x00000008 */
+#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             /*!< Underrun flag */
+#define SPI_SR_CRCERR_Pos           (4U)
+#define SPI_SR_CRCERR_Msk           (0x1UL << SPI_SR_CRCERR_Pos)               /*!< 0x00000010 */
+#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          /*!< CRC Error flag */
+#define SPI_SR_MODF_Pos             (5U)
+#define SPI_SR_MODF_Msk             (0x1UL << SPI_SR_MODF_Pos)                 /*!< 0x00000020 */
+#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            /*!< Mode fault */
+#define SPI_SR_OVR_Pos              (6U)
+#define SPI_SR_OVR_Msk              (0x1UL << SPI_SR_OVR_Pos)                  /*!< 0x00000040 */
+#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             /*!< Overrun flag */
+#define SPI_SR_BSY_Pos              (7U)
+#define SPI_SR_BSY_Msk              (0x1UL << SPI_SR_BSY_Pos)                  /*!< 0x00000080 */
+#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             /*!< Busy flag */
+#define SPI_SR_FRE_Pos              (8U)
+#define SPI_SR_FRE_Msk              (0x1UL << SPI_SR_FRE_Pos)                  /*!< 0x00000100 */
+#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             /*!< TI frame format error */
+#define SPI_SR_FRLVL_Pos            (9U)
+#define SPI_SR_FRLVL_Msk            (0x3UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000600 */
+#define SPI_SR_FRLVL                SPI_SR_FRLVL_Msk                           /*!< FIFO Reception Level */
+#define SPI_SR_FRLVL_0              (0x1UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000200 */
+#define SPI_SR_FRLVL_1              (0x2UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000400 */
+#define SPI_SR_FTLVL_Pos            (11U)
+#define SPI_SR_FTLVL_Msk            (0x3UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001800 */
+#define SPI_SR_FTLVL                SPI_SR_FTLVL_Msk                           /*!< FIFO Transmission Level */
+#define SPI_SR_FTLVL_0              (0x1UL << SPI_SR_FTLVL_Pos)                /*!< 0x00000800 */
+#define SPI_SR_FTLVL_1              (0x2UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001000 */
+
+/********************  Bit definition for SPI_DR register  ********************/
+#define SPI_DR_DR_Pos               (0U)
+#define SPI_DR_DR_Msk               (0xFFFFUL << SPI_DR_DR_Pos)                /*!< 0x0000FFFF */
+#define SPI_DR_DR                   SPI_DR_DR_Msk                              /*!<Data Register           */
+
+/*******************  Bit definition for SPI_CRCPR register  ******************/
+#define SPI_CRCPR_CRCPOLY_Pos       (0U)
+#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)        /*!< 0x0000FFFF */
+#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      /*!<CRC polynomial register */
+
+/******************  Bit definition for SPI_RXCRCR register  ******************/
+#define SPI_RXCRCR_RXCRC_Pos        (0U)
+#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       /*!<Rx CRC Register         */
+
+/******************  Bit definition for SPI_TXCRCR register  ******************/
+#define SPI_TXCRCR_TXCRC_Pos        (0U)
+#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       /*!<Tx CRC Register         */
+
+/******************  Bit definition for SPI_I2SCFGR register  *****************/
+#define SPI_I2SCFGR_CHLEN_Pos       (0U)
+#define SPI_I2SCFGR_CHLEN_Msk       (0x1UL << SPI_I2SCFGR_CHLEN_Pos)           /*!< 0x00000001 */
+#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      /*!<Channel length (number of bits per audio channel) */
+#define SPI_I2SCFGR_DATLEN_Pos      (1U)
+#define SPI_I2SCFGR_DATLEN_Msk      (0x3UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000006 */
+#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     /*!<DATLEN[1:0] bits (Data length to be transferred) */
+#define SPI_I2SCFGR_DATLEN_0        (0x1UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000002 */
+#define SPI_I2SCFGR_DATLEN_1        (0x2UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000004 */
+#define SPI_I2SCFGR_CKPOL_Pos       (3U)
+#define SPI_I2SCFGR_CKPOL_Msk       (0x1UL << SPI_I2SCFGR_CKPOL_Pos)           /*!< 0x00000008 */
+#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      /*!<steady state clock polarity */
+#define SPI_I2SCFGR_I2SSTD_Pos      (4U)
+#define SPI_I2SCFGR_I2SSTD_Msk      (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000030 */
+#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     /*!<I2SSTD[1:0] bits (I2S standard selection) */
+#define SPI_I2SCFGR_I2SSTD_0        (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000010 */
+#define SPI_I2SCFGR_I2SSTD_1        (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000020 */
+#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)
+#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)         /*!< 0x00000080 */
+#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    /*!<PCM frame synchronization */
+#define SPI_I2SCFGR_I2SCFG_Pos      (8U)
+#define SPI_I2SCFGR_I2SCFG_Msk      (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000300 */
+#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     /*!<I2SCFG[1:0] bits (I2S configuration mode) */
+#define SPI_I2SCFGR_I2SCFG_0        (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000100 */
+#define SPI_I2SCFGR_I2SCFG_1        (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000200 */
+#define SPI_I2SCFGR_I2SE_Pos        (10U)
+#define SPI_I2SCFGR_I2SE_Msk        (0x1UL << SPI_I2SCFGR_I2SE_Pos)            /*!< 0x00000400 */
+#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       /*!<I2S Enable */
+#define SPI_I2SCFGR_I2SMOD_Pos      (11U)
+#define SPI_I2SCFGR_I2SMOD_Msk      (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)          /*!< 0x00000800 */
+#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     /*!<I2S mode selection */
+#define SPI_I2SCFGR_ASTRTEN_Pos     (12U)
+#define SPI_I2SCFGR_ASTRTEN_Msk     (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)         /*!< 0x00001000 */
+#define SPI_I2SCFGR_ASTRTEN         SPI_I2SCFGR_ASTRTEN_Msk                    /*!<Asynchronous start enable */
+
+/******************  Bit definition for SPI_I2SPR register  *******************/
+#define SPI_I2SPR_I2SDIV_Pos        (0U)
+#define SPI_I2SPR_I2SDIV_Msk        (0xFFUL << SPI_I2SPR_I2SDIV_Pos)           /*!< 0x000000FF */
+#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       /*!<I2S Linear prescaler */
+#define SPI_I2SPR_ODD_Pos           (8U)
+#define SPI_I2SPR_ODD_Msk           (0x1UL << SPI_I2SPR_ODD_Pos)               /*!< 0x00000100 */
+#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          /*!<Odd factor for the prescaler */
+#define SPI_I2SPR_MCKOE_Pos         (9U)
+#define SPI_I2SPR_MCKOE_Msk         (0x1UL << SPI_I2SPR_MCKOE_Pos)             /*!< 0x00000200 */
+#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        /*!<Master Clock Output Enable */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 SYSCFG                                     */
+/*                                                                            */
+/******************************************************************************/
+#define SYSCFG_CDEN_SUPPORT
+/*****************  Bit definition for SYSCFG_CFGR1 register  ****************/
+#define SYSCFG_CFGR1_MEM_MODE_Pos             (0U)
+#define SYSCFG_CFGR1_MEM_MODE_Msk             (0x3UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000003 */
+#define SYSCFG_CFGR1_MEM_MODE                 SYSCFG_CFGR1_MEM_MODE_Msk            /*!< SYSCFG_Memory Remap Config */
+#define SYSCFG_CFGR1_MEM_MODE_0               (0x1UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000001 */
+#define SYSCFG_CFGR1_MEM_MODE_1               (0x2UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000002 */
+#define SYSCFG_CFGR1_PA11_RMP_Pos             (3U)
+#define SYSCFG_CFGR1_PA11_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA11_RMP_Pos) /*!< 0x00000008 */
+#define SYSCFG_CFGR1_PA11_RMP                 SYSCFG_CFGR1_PA11_RMP_Msk            /*!< PA11 Remap */
+#define SYSCFG_CFGR1_PA12_RMP_Pos             (4U)
+#define SYSCFG_CFGR1_PA12_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA12_RMP_Pos) /*!< 0x00000010 */
+#define SYSCFG_CFGR1_PA12_RMP                 SYSCFG_CFGR1_PA12_RMP_Msk            /*!< PA12 Remap */
+#define SYSCFG_CFGR1_IR_POL_Pos               (5U)
+#define SYSCFG_CFGR1_IR_POL_Msk               (0x1UL << SYSCFG_CFGR1_IR_POL_Pos) /*!< 0x00000020 */
+#define SYSCFG_CFGR1_IR_POL                   SYSCFG_CFGR1_IR_POL_Msk            /*!< IROut Polarity Selection */
+#define SYSCFG_CFGR1_IR_MOD_Pos               (6U)
+#define SYSCFG_CFGR1_IR_MOD_Msk               (0x3UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x000000C0 */
+#define SYSCFG_CFGR1_IR_MOD                   SYSCFG_CFGR1_IR_MOD_Msk            /*!< IRDA Modulation Envelope signal source selection */
+#define SYSCFG_CFGR1_IR_MOD_0                 (0x1UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000040 */
+#define SYSCFG_CFGR1_IR_MOD_1                 (0x2UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000080 */
+#define SYSCFG_CFGR1_BOOSTEN_Pos              (8U)
+#define SYSCFG_CFGR1_BOOSTEN_Msk              (0x1UL << SYSCFG_CFGR1_BOOSTEN_Pos) /*!< 0x00000100 */
+#define SYSCFG_CFGR1_BOOSTEN                  SYSCFG_CFGR1_BOOSTEN_Msk            /*!< I/O analog switch voltage booster enable */
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Pos          (16U)
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB6_FMP_Pos)  /*!< 0x00010000 */
+#define SYSCFG_CFGR1_I2C_PB6_FMP              SYSCFG_CFGR1_I2C_PB6_FMP_Msk             /*!< I2C PB6 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Pos          (17U)
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB7_FMP_Pos)  /*!< 0x00020000 */
+#define SYSCFG_CFGR1_I2C_PB7_FMP              SYSCFG_CFGR1_I2C_PB7_FMP_Msk             /*!< I2C PB7 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Pos          (18U)
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB8_FMP_Pos)  /*!< 0x00040000 */
+#define SYSCFG_CFGR1_I2C_PB8_FMP              SYSCFG_CFGR1_I2C_PB8_FMP_Msk             /*!< I2C PB8 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Pos          (19U)
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB9_FMP_Pos)  /*!< 0x00080000 */
+#define SYSCFG_CFGR1_I2C_PB9_FMP              SYSCFG_CFGR1_I2C_PB9_FMP_Msk             /*!< I2C PB9 Fast mode plus */
+#define SYSCFG_CFGR1_I2C1_FMP_Pos             (20U)
+#define SYSCFG_CFGR1_I2C1_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C1_FMP_Pos)     /*!< 0x00100000 */
+#define SYSCFG_CFGR1_I2C1_FMP                 SYSCFG_CFGR1_I2C1_FMP_Msk                /*!< Enable Fast Mode Plus on PB10, PB11, PF6 and PF7  */
+#define SYSCFG_CFGR1_I2C2_FMP_Pos             (21U)
+#define SYSCFG_CFGR1_I2C2_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C2_FMP_Pos)     /*!< 0x00200000 */
+#define SYSCFG_CFGR1_I2C2_FMP                 SYSCFG_CFGR1_I2C2_FMP_Msk                /*!< Enable I2C2 Fast mode plus  */
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Pos          (22U)
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PA9_FMP_Pos)  /*!< 0x00400000 */
+#define SYSCFG_CFGR1_I2C_PA9_FMP              SYSCFG_CFGR1_I2C_PA9_FMP_Msk             /*!< Enable Fast Mode Plus on PA9  */
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Pos         (23U)
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Msk         (0x1UL << SYSCFG_CFGR1_I2C_PA10_FMP_Pos) /*!< 0x00800000 */
+#define SYSCFG_CFGR1_I2C_PA10_FMP             SYSCFG_CFGR1_I2C_PA10_FMP_Msk            /*!< Enable Fast Mode Plus on PA10 */
+
+/******************  Bit definition for SYSCFG_CFGR2 register  ****************/
+#define SYSCFG_CFGR2_CLL_Pos                  (0U)
+#define SYSCFG_CFGR2_CLL_Msk                  (0x1UL << SYSCFG_CFGR2_CLL_Pos)   /*!< 0x00000001 */
+#define SYSCFG_CFGR2_CLL                      SYSCFG_CFGR2_CLL_Msk              /*!< Enables and locks the LOCKUP (Hardfault) output of CortexM0 with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_SPL_Pos                  (1U)
+#define SYSCFG_CFGR2_SPL_Msk                  (0x1UL << SYSCFG_CFGR2_SPL_Pos)   /*!< 0x00000002 */
+#define SYSCFG_CFGR2_SPL                      SYSCFG_CFGR2_SPL_Msk              /*!< Enables and locks the SRAM_PARITY error signal with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_PVDL_Pos                 (2U)
+#define SYSCFG_CFGR2_PVDL_Msk                 (0x1UL << SYSCFG_CFGR2_PVDL_Pos)  /*!< 0x00000004 */
+#define SYSCFG_CFGR2_PVDL                     SYSCFG_CFGR2_PVDL_Msk             /*!< Enables and locks the PVD connection with Timer1 Break Input and also the PVD_EN and PVDSEL[2:0] bits of the Power Control Interface */
+#define SYSCFG_CFGR2_ECCL_Pos                 (3U)
+#define SYSCFG_CFGR2_ECCL_Msk                 (0x1UL << SYSCFG_CFGR2_ECCL_Pos)  /*!< 0x00000008 */
+#define SYSCFG_CFGR2_ECCL                     SYSCFG_CFGR2_ECCL_Msk             /*!< ECCL */
+#define SYSCFG_CFGR2_SPF_Pos                  (8U)
+#define SYSCFG_CFGR2_SPF_Msk                  (0x1UL << SYSCFG_CFGR2_SPF_Pos)   /*!< 0x00000100 */
+#define SYSCFG_CFGR2_SPF                      SYSCFG_CFGR2_SPF_Msk              /*!< SRAM Parity error flag */
+#define SYSCFG_CFGR2_SRAM_PE                  SYSCFG_CFGR2_SPF                  /*!< SRAM Parity error flag (define maintained for legacy purpose) */
+
+#define SYSCFG_CFGR2_PA1_CDEN_Pos             (16U)
+#define SYSCFG_CFGR2_PA1_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA1_CDEN_Pos)   /* 0x00010000 */
+#define SYSCFG_CFGR2_PA1_CDEN                 SYSCFG_CFGR2_PA1_CDEN_Msk              /*!< PA[1] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA3_CDEN_Pos             (17U)
+#define SYSCFG_CFGR2_PA3_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA3_CDEN_Pos)   /* 0x00020000 */
+#define SYSCFG_CFGR2_PA3_CDEN                 SYSCFG_CFGR2_PA3_CDEN_Msk              /*!< PA[3] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA5_CDEN_Pos             (18U)
+#define SYSCFG_CFGR2_PA5_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA5_CDEN_Pos)   /* 0x00040000 */
+#define SYSCFG_CFGR2_PA5_CDEN                 SYSCFG_CFGR2_PA5_CDEN_Msk              /*!< PA[5] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA6_CDEN_Pos             (19U)
+#define SYSCFG_CFGR2_PA6_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA6_CDEN_Pos)   /* 0x00080000 */
+#define SYSCFG_CFGR2_PA6_CDEN                 SYSCFG_CFGR2_PA6_CDEN_Msk              /*!< PA[6] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA13_CDEN_Pos            (20U)
+#define SYSCFG_CFGR2_PA13_CDEN_Msk            (0x1UL << SYSCFG_CFGR2_PA13_CDEN_Pos)  /* 0x00100000 */
+#define SYSCFG_CFGR2_PA13_CDEN                 SYSCFG_CFGR2_PA13_CDEN_Msk            /*!< PA[13] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB0_CDEN_Pos             (21U)
+#define SYSCFG_CFGR2_PB0_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB0_CDEN_Pos)   /* 0x00200000 */
+#define SYSCFG_CFGR2_PB0_CDEN                 SYSCFG_CFGR2_PB0_CDEN_Msk              /*!< PB[0] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB1_CDEN_Pos             (22U)
+#define SYSCFG_CFGR2_PB1_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB1_CDEN_Pos)   /* 0x00400000 */
+#define SYSCFG_CFGR2_PB1_CDEN                 SYSCFG_CFGR2_PB1_CDEN_Msk              /*!< PB[1] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB2_CDEN_Pos             (23U)
+#define SYSCFG_CFGR2_PB2_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB2_CDEN_Pos)   /* 0x00800000 */
+#define SYSCFG_CFGR2_PB2_CDEN                 SYSCFG_CFGR2_PB2_CDEN_Msk              /*!< PB[2] Clamping Diode Enable */
+/*****************  Bit definition for SYSCFG_ITLINEx ISR Wrapper register  ****************/
+#define SYSCFG_ITLINE0_SR_EWDG_Pos            (0U)
+#define SYSCFG_ITLINE0_SR_EWDG_Msk            (0x1UL << SYSCFG_ITLINE0_SR_EWDG_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE0_SR_EWDG                SYSCFG_ITLINE0_SR_EWDG_Msk       /*!< EWDG interrupt */
+#define SYSCFG_ITLINE1_SR_PVDOUT_Pos          (0U)
+#define SYSCFG_ITLINE1_SR_PVDOUT_Msk          (0x1UL << SYSCFG_ITLINE1_SR_PVDOUT_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE1_SR_PVDOUT              SYSCFG_ITLINE1_SR_PVDOUT_Msk     /*!< Power voltage detection -> exti[16] Interrupt */
+#define SYSCFG_ITLINE2_SR_TAMPER_Pos          (0U)
+#define SYSCFG_ITLINE2_SR_TAMPER_Msk          (0x1UL << SYSCFG_ITLINE2_SR_TAMPER_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE2_SR_TAMPER              SYSCFG_ITLINE2_SR_TAMPER_Msk     /*!< TAMPER -> exti[21] interrupt */
+#define SYSCFG_ITLINE2_SR_RTC_Pos             (1U)
+#define SYSCFG_ITLINE2_SR_RTC_Msk             (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE2_SR_RTC                 SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos       (0U)
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC           SYSCFG_ITLINE3_SR_FLASH_ECC_Msk  /*!< Flash ITF ECC interrupt */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos       (1U)
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF           SYSCFG_ITLINE3_SR_FLASH_ITF_Msk  /*!< FLASH ITF interrupt */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos        (0U)
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk        (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL            SYSCFG_ITLINE4_SR_CLK_CTRL_Msk   /*!< RCC interrupt */
+#define SYSCFG_ITLINE5_SR_EXTI0_Pos           (0U)
+#define SYSCFG_ITLINE5_SR_EXTI0_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE5_SR_EXTI0               SYSCFG_ITLINE5_SR_EXTI0_Msk      /*!< External Interrupt 0 */
+#define SYSCFG_ITLINE5_SR_EXTI1_Pos           (1U)
+#define SYSCFG_ITLINE5_SR_EXTI1_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE5_SR_EXTI1               SYSCFG_ITLINE5_SR_EXTI1_Msk      /*!< External Interrupt 1 */
+#define SYSCFG_ITLINE6_SR_EXTI2_Pos           (0U)
+#define SYSCFG_ITLINE6_SR_EXTI2_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE6_SR_EXTI2               SYSCFG_ITLINE6_SR_EXTI2_Msk      /*!< External Interrupt 2 */
+#define SYSCFG_ITLINE6_SR_EXTI3_Pos           (1U)
+#define SYSCFG_ITLINE6_SR_EXTI3_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE6_SR_EXTI3               SYSCFG_ITLINE6_SR_EXTI3_Msk      /*!< External Interrupt 3 */
+#define SYSCFG_ITLINE7_SR_EXTI4_Pos           (0U)
+#define SYSCFG_ITLINE7_SR_EXTI4_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE7_SR_EXTI4               SYSCFG_ITLINE7_SR_EXTI4_Msk      /*!< External Interrupt 4 */
+#define SYSCFG_ITLINE7_SR_EXTI5_Pos           (1U)
+#define SYSCFG_ITLINE7_SR_EXTI5_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE7_SR_EXTI5               SYSCFG_ITLINE7_SR_EXTI5_Msk      /*!< External Interrupt 5 */
+#define SYSCFG_ITLINE7_SR_EXTI6_Pos           (2U)
+#define SYSCFG_ITLINE7_SR_EXTI6_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE7_SR_EXTI6               SYSCFG_ITLINE7_SR_EXTI6_Msk      /*!< External Interrupt 6 */
+#define SYSCFG_ITLINE7_SR_EXTI7_Pos           (3U)
+#define SYSCFG_ITLINE7_SR_EXTI7_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE7_SR_EXTI7               SYSCFG_ITLINE7_SR_EXTI7_Msk      /*!< External Interrupt 7 */
+#define SYSCFG_ITLINE7_SR_EXTI8_Pos           (4U)
+#define SYSCFG_ITLINE7_SR_EXTI8_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE7_SR_EXTI8               SYSCFG_ITLINE7_SR_EXTI8_Msk      /*!< External Interrupt 8 */
+#define SYSCFG_ITLINE7_SR_EXTI9_Pos           (5U)
+#define SYSCFG_ITLINE7_SR_EXTI9_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */
+#define SYSCFG_ITLINE7_SR_EXTI9               SYSCFG_ITLINE7_SR_EXTI9_Msk      /*!< External Interrupt 9 */
+#define SYSCFG_ITLINE7_SR_EXTI10_Pos          (6U)
+#define SYSCFG_ITLINE7_SR_EXTI10_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */
+#define SYSCFG_ITLINE7_SR_EXTI10              SYSCFG_ITLINE7_SR_EXTI10_Msk     /*!< External Interrupt 10 */
+#define SYSCFG_ITLINE7_SR_EXTI11_Pos          (7U)
+#define SYSCFG_ITLINE7_SR_EXTI11_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */
+#define SYSCFG_ITLINE7_SR_EXTI11              SYSCFG_ITLINE7_SR_EXTI11_Msk     /*!< External Interrupt 11 */
+#define SYSCFG_ITLINE7_SR_EXTI12_Pos          (8U)
+#define SYSCFG_ITLINE7_SR_EXTI12_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */
+#define SYSCFG_ITLINE7_SR_EXTI12              SYSCFG_ITLINE7_SR_EXTI12_Msk     /*!< External Interrupt 12 */
+#define SYSCFG_ITLINE7_SR_EXTI13_Pos          (9U)
+#define SYSCFG_ITLINE7_SR_EXTI13_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */
+#define SYSCFG_ITLINE7_SR_EXTI13              SYSCFG_ITLINE7_SR_EXTI13_Msk     /*!< External Interrupt 13 */
+#define SYSCFG_ITLINE7_SR_EXTI14_Pos          (10U)
+#define SYSCFG_ITLINE7_SR_EXTI14_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */
+#define SYSCFG_ITLINE7_SR_EXTI14              SYSCFG_ITLINE7_SR_EXTI14_Msk     /*!< External Interrupt 14 */
+#define SYSCFG_ITLINE7_SR_EXTI15_Pos          (11U)
+#define SYSCFG_ITLINE7_SR_EXTI15_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */
+#define SYSCFG_ITLINE7_SR_EXTI15              SYSCFG_ITLINE7_SR_EXTI15_Msk     /*!< External Interrupt 15 */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos        (0U)
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk        (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1            SYSCFG_ITLINE9_SR_DMA1_CH1_Msk   /*!< DMA1 Channel 1 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos       (0U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2           SYSCFG_ITLINE10_SR_DMA1_CH2_Msk  /*!< DMA1 Channel 2 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos       (1U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3           SYSCFG_ITLINE10_SR_DMA1_CH3_Msk  /*!< DMA2 Channel 3 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos        (0U)
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk        (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE11_SR_DMAMUX1            SYSCFG_ITLINE11_SR_DMAMUX1_Msk    /*!< DMAMUX Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos       (1U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4           SYSCFG_ITLINE11_SR_DMA1_CH4_Msk  /*!< DMA1 Channel 4 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos       (2U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5           SYSCFG_ITLINE11_SR_DMA1_CH5_Msk  /*!< DMA1 Channel 5 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH6_Pos       (3U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH6_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH6_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH6           SYSCFG_ITLINE11_SR_DMA1_CH6_Msk  /*!< DMA1 Channel 6 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH7_Pos       (4U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH7_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH7_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH7           SYSCFG_ITLINE11_SR_DMA1_CH7_Msk  /*!< DMA1 Channel 7 Interrupt */
+#define SYSCFG_ITLINE12_SR_ADC_Pos            (0U)
+#define SYSCFG_ITLINE12_SR_ADC_Msk            (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE12_SR_ADC                SYSCFG_ITLINE12_SR_ADC_Msk       /*!< ADC Interrupt */
+#define SYSCFG_ITLINE12_SR_COMP1_Pos          (1U)
+#define SYSCFG_ITLINE12_SR_COMP1_Msk          (0x1UL << SYSCFG_ITLINE12_SR_COMP1_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE12_SR_COMP1              SYSCFG_ITLINE12_SR_COMP1_Msk     /*!< COMP1 Interrupt -> exti[17] */
+#define SYSCFG_ITLINE12_SR_COMP2_Pos          (2U)
+#define SYSCFG_ITLINE12_SR_COMP2_Msk          (0x1UL << SYSCFG_ITLINE12_SR_COMP2_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE12_SR_COMP2              SYSCFG_ITLINE12_SR_COMP2_Msk     /*!< COMP2 Interrupt -> exti[18] */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos       (0U)
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU           SYSCFG_ITLINE13_SR_TIM1_CCU_Msk  /*!< TIM1 CCU Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos       (1U)
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG           SYSCFG_ITLINE13_SR_TIM1_TRG_Msk  /*!< TIM1 TRG Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos       (2U)
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD           SYSCFG_ITLINE13_SR_TIM1_UPD_Msk  /*!< TIM1 UPD Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos       (3U)
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK           SYSCFG_ITLINE13_SR_TIM1_BRK_Msk  /*!< TIM1 BRK Interrupt */
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos        (0U)
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk        (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE14_SR_TIM1_CC            SYSCFG_ITLINE14_SR_TIM1_CC_Msk   /*!< TIM1 CC Interrupt */
+#define SYSCFG_ITLINE15_SR_TIM2_GLB_Pos       (0U)
+#define SYSCFG_ITLINE15_SR_TIM2_GLB_Msk       (0x1UL << SYSCFG_ITLINE15_SR_TIM2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE15_SR_TIM2_GLB           SYSCFG_ITLINE15_SR_TIM2_GLB_Msk  /*!< TIM2 GLB Interrupt */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos       (0U)
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk       (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB           SYSCFG_ITLINE16_SR_TIM3_GLB_Msk  /*!< TIM3 GLB Interrupt */
+#define SYSCFG_ITLINE17_SR_TIM6_GLB_Pos       (0U)
+#define SYSCFG_ITLINE17_SR_TIM6_GLB_Msk       (0x1UL << SYSCFG_ITLINE17_SR_TIM6_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE17_SR_TIM6_GLB           SYSCFG_ITLINE17_SR_TIM6_GLB_Msk  /*!< TIM6 GLB Interrupt */
+#define SYSCFG_ITLINE17_SR_DAC_Pos            (1U)
+#define SYSCFG_ITLINE17_SR_DAC_Msk            (0x1UL << SYSCFG_ITLINE17_SR_DAC_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE17_SR_DAC                SYSCFG_ITLINE17_SR_DAC_Msk       /*!< DAC Interrupt */
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos     (2U)
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk     (0x1UL << SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB         SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk /*!< LPTIM1 -> exti[29] Interrupt */
+#define SYSCFG_ITLINE18_SR_TIM7_GLB_Pos       (0U)
+#define SYSCFG_ITLINE18_SR_TIM7_GLB_Msk       (0x1UL << SYSCFG_ITLINE18_SR_TIM7_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE18_SR_TIM7_GLB           SYSCFG_ITLINE18_SR_TIM7_GLB_Msk  /*!< TIM7 GLB Interrupt */
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos     (1U)
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk     (0x1UL << SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB         SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk /*!< LPTIM2 -> exti[30] Interrupt */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos      (0U)
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk      (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB          SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */
+#define SYSCFG_ITLINE20_SR_TIM15_GLB_Pos      (0U)
+#define SYSCFG_ITLINE20_SR_TIM15_GLB_Msk      (0x1UL << SYSCFG_ITLINE20_SR_TIM15_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE20_SR_TIM15_GLB          SYSCFG_ITLINE20_SR_TIM15_GLB_Msk /*!< TIM15 GLB Interrupt */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos      (0U)
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk      (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB          SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos      (0U)
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk      (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB          SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos       (0U)
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk       (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB           SYSCFG_ITLINE23_SR_I2C1_GLB_Msk  /*!< I2C1 GLB Interrupt -> exti[23] */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos       (0U)
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk       (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB           SYSCFG_ITLINE24_SR_I2C2_GLB_Msk  /*!< I2C2 GLB Interrupt  -> exti[22]*/
+#define SYSCFG_ITLINE25_SR_SPI1_Pos           (0U)
+#define SYSCFG_ITLINE25_SR_SPI1_Msk           (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE25_SR_SPI1               SYSCFG_ITLINE25_SR_SPI1_Msk      /*!< SPI1 Interrupt */
+#define SYSCFG_ITLINE26_SR_SPI2_Pos           (0U)
+#define SYSCFG_ITLINE26_SR_SPI2_Msk           (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE26_SR_SPI2               SYSCFG_ITLINE26_SR_SPI2_Msk      /*!< SPI2  Interrupt */
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos     (0U)
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk     (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE27_SR_USART1_GLB         SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos     (0U)
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk     (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE28_SR_USART2_GLB         SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos    (2U)
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk    (0x1UL << SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB        SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk /*!< LPUART1 GLB Interrupt -> exti[28] */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    TIM                                     */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for TIM_CR1 register  ********************/
+#define TIM_CR1_CEN_Pos           (0U)
+#define TIM_CR1_CEN_Msk           (0x1UL << TIM_CR1_CEN_Pos)                   /*!< 0x00000001 */
+#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              /*!<Counter enable */
+#define TIM_CR1_UDIS_Pos          (1U)
+#define TIM_CR1_UDIS_Msk          (0x1UL << TIM_CR1_UDIS_Pos)                  /*!< 0x00000002 */
+#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             /*!<Update disable */
+#define TIM_CR1_URS_Pos           (2U)
+#define TIM_CR1_URS_Msk           (0x1UL << TIM_CR1_URS_Pos)                   /*!< 0x00000004 */
+#define TIM_CR1_URS               TIM_CR1_URS_Msk                              /*!<Update request source */
+#define TIM_CR1_OPM_Pos           (3U)
+#define TIM_CR1_OPM_Msk           (0x1UL << TIM_CR1_OPM_Pos)                   /*!< 0x00000008 */
+#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              /*!<One pulse mode */
+#define TIM_CR1_DIR_Pos           (4U)
+#define TIM_CR1_DIR_Msk           (0x1UL << TIM_CR1_DIR_Pos)                   /*!< 0x00000010 */
+#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              /*!<Direction */
+
+#define TIM_CR1_CMS_Pos           (5U)
+#define TIM_CR1_CMS_Msk           (0x3UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000060 */
+#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              /*!<CMS[1:0] bits (Center-aligned mode selection) */
+#define TIM_CR1_CMS_0             (0x1UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR1_CMS_1             (0x2UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR1_ARPE_Pos          (7U)
+#define TIM_CR1_ARPE_Msk          (0x1UL << TIM_CR1_ARPE_Pos)                  /*!< 0x00000080 */
+#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             /*!<Auto-reload preload enable */
+
+#define TIM_CR1_CKD_Pos           (8U)
+#define TIM_CR1_CKD_Msk           (0x3UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000300 */
+#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              /*!<CKD[1:0] bits (clock division) */
+#define TIM_CR1_CKD_0             (0x1UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000100 */
+#define TIM_CR1_CKD_1             (0x2UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000200 */
+
+#define TIM_CR1_UIFREMAP_Pos      (11U)
+#define TIM_CR1_UIFREMAP_Msk      (0x1UL << TIM_CR1_UIFREMAP_Pos)              /*!< 0x00000800 */
+#define TIM_CR1_UIFREMAP          TIM_CR1_UIFREMAP_Msk                         /*!<Update interrupt flag remap */
+
+/*******************  Bit definition for TIM_CR2 register  ********************/
+#define TIM_CR2_CCPC_Pos          (0U)
+#define TIM_CR2_CCPC_Msk          (0x1UL << TIM_CR2_CCPC_Pos)                  /*!< 0x00000001 */
+#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             /*!<Capture/Compare Preloaded Control */
+#define TIM_CR2_CCUS_Pos          (2U)
+#define TIM_CR2_CCUS_Msk          (0x1UL << TIM_CR2_CCUS_Pos)                  /*!< 0x00000004 */
+#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             /*!<Capture/Compare Control Update Selection */
+#define TIM_CR2_CCDS_Pos          (3U)
+#define TIM_CR2_CCDS_Msk          (0x1UL << TIM_CR2_CCDS_Pos)                  /*!< 0x00000008 */
+#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             /*!<Capture/Compare DMA Selection */
+
+#define TIM_CR2_MMS_Pos           (4U)
+#define TIM_CR2_MMS_Msk           (0x7UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000070 */
+#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS_0             (0x1UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000010 */
+#define TIM_CR2_MMS_1             (0x2UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR2_MMS_2             (0x4UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR2_TI1S_Pos          (7U)
+#define TIM_CR2_TI1S_Msk          (0x1UL << TIM_CR2_TI1S_Pos)                  /*!< 0x00000080 */
+#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             /*!<TI1 Selection */
+#define TIM_CR2_OIS1_Pos          (8U)
+#define TIM_CR2_OIS1_Msk          (0x1UL << TIM_CR2_OIS1_Pos)                  /*!< 0x00000100 */
+#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             /*!<Output Idle state 1 (OC1 output) */
+#define TIM_CR2_OIS1N_Pos         (9U)
+#define TIM_CR2_OIS1N_Msk         (0x1UL << TIM_CR2_OIS1N_Pos)                 /*!< 0x00000200 */
+#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            /*!<Output Idle state 1 (OC1N output) */
+#define TIM_CR2_OIS2_Pos          (10U)
+#define TIM_CR2_OIS2_Msk          (0x1UL << TIM_CR2_OIS2_Pos)                  /*!< 0x00000400 */
+#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             /*!<Output Idle state 2 (OC2 output) */
+#define TIM_CR2_OIS2N_Pos         (11U)
+#define TIM_CR2_OIS2N_Msk         (0x1UL << TIM_CR2_OIS2N_Pos)                 /*!< 0x00000800 */
+#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            /*!<Output Idle state 2 (OC2N output) */
+#define TIM_CR2_OIS3_Pos          (12U)
+#define TIM_CR2_OIS3_Msk          (0x1UL << TIM_CR2_OIS3_Pos)                  /*!< 0x00001000 */
+#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             /*!<Output Idle state 3 (OC3 output) */
+#define TIM_CR2_OIS3N_Pos         (13U)
+#define TIM_CR2_OIS3N_Msk         (0x1UL << TIM_CR2_OIS3N_Pos)                 /*!< 0x00002000 */
+#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            /*!<Output Idle state 3 (OC3N output) */
+#define TIM_CR2_OIS4_Pos          (14U)
+#define TIM_CR2_OIS4_Msk          (0x1UL << TIM_CR2_OIS4_Pos)                  /*!< 0x00004000 */
+#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             /*!<Output Idle state 4 (OC4 output) */
+#define TIM_CR2_OIS5_Pos          (16U)
+#define TIM_CR2_OIS5_Msk          (0x1UL << TIM_CR2_OIS5_Pos)                  /*!< 0x00010000 */
+#define TIM_CR2_OIS5              TIM_CR2_OIS5_Msk                             /*!<Output Idle state 5 (OC5 output) */
+#define TIM_CR2_OIS6_Pos          (18U)
+#define TIM_CR2_OIS6_Msk          (0x1UL << TIM_CR2_OIS6_Pos)                  /*!< 0x00040000 */
+#define TIM_CR2_OIS6              TIM_CR2_OIS6_Msk                             /*!<Output Idle state 6 (OC6 output) */
+
+#define TIM_CR2_MMS2_Pos          (20U)
+#define TIM_CR2_MMS2_Msk          (0xFUL << TIM_CR2_MMS2_Pos)                  /*!< 0x00F00000 */
+#define TIM_CR2_MMS2              TIM_CR2_MMS2_Msk                             /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS2_0            (0x1UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00100000 */
+#define TIM_CR2_MMS2_1            (0x2UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00200000 */
+#define TIM_CR2_MMS2_2            (0x4UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00400000 */
+#define TIM_CR2_MMS2_3            (0x8UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00800000 */
+
+/*******************  Bit definition for TIM_SMCR register  *******************/
+#define TIM_SMCR_SMS_Pos          (0U)
+#define TIM_SMCR_SMS_Msk          (0x10007UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010007 */
+#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             /*!<SMS[2:0] bits (Slave mode selection) */
+#define TIM_SMCR_SMS_0            (0x00001UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000001 */
+#define TIM_SMCR_SMS_1            (0x00002UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000002 */
+#define TIM_SMCR_SMS_2            (0x00004UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000004 */
+#define TIM_SMCR_SMS_3            (0x10000UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010000 */
+
+#define TIM_SMCR_OCCS_Pos         (3U)
+#define TIM_SMCR_OCCS_Msk         (0x1UL << TIM_SMCR_OCCS_Pos)                 /*!< 0x00000008 */
+#define TIM_SMCR_OCCS             TIM_SMCR_OCCS_Msk                            /*!< OCREF clear selection */
+
+#define TIM_SMCR_TS_Pos           (4U)
+#define TIM_SMCR_TS_Msk           (0x30007UL << TIM_SMCR_TS_Pos)               /*!< 0x00300070 */
+#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              /*!<TS[2:0] bits (Trigger selection) */
+#define TIM_SMCR_TS_0             (0x00001UL << TIM_SMCR_TS_Pos)               /*!< 0x00000010 */
+#define TIM_SMCR_TS_1             (0x00002UL << TIM_SMCR_TS_Pos)               /*!< 0x00000020 */
+#define TIM_SMCR_TS_2             (0x00004UL << TIM_SMCR_TS_Pos)               /*!< 0x00000040 */
+#define TIM_SMCR_TS_3             (0x10000UL << TIM_SMCR_TS_Pos)               /*!< 0x00100000 */
+#define TIM_SMCR_TS_4             (0x20000UL << TIM_SMCR_TS_Pos)               /*!< 0x00200000 */
+
+#define TIM_SMCR_MSM_Pos          (7U)
+#define TIM_SMCR_MSM_Msk          (0x1UL << TIM_SMCR_MSM_Pos)                  /*!< 0x00000080 */
+#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             /*!<Master/slave mode */
+
+#define TIM_SMCR_ETF_Pos          (8U)
+#define TIM_SMCR_ETF_Msk          (0xFUL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000F00 */
+#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             /*!<ETF[3:0] bits (External trigger filter) */
+#define TIM_SMCR_ETF_0            (0x1UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000100 */
+#define TIM_SMCR_ETF_1            (0x2UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000200 */
+#define TIM_SMCR_ETF_2            (0x4UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000400 */
+#define TIM_SMCR_ETF_3            (0x8UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000800 */
+
+#define TIM_SMCR_ETPS_Pos         (12U)
+#define TIM_SMCR_ETPS_Msk         (0x3UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00003000 */
+#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            /*!<ETPS[1:0] bits (External trigger prescaler) */
+#define TIM_SMCR_ETPS_0           (0x1UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00001000 */
+#define TIM_SMCR_ETPS_1           (0x2UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00002000 */
+
+#define TIM_SMCR_ECE_Pos          (14U)
+#define TIM_SMCR_ECE_Msk          (0x1UL << TIM_SMCR_ECE_Pos)                  /*!< 0x00004000 */
+#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             /*!<External clock enable */
+#define TIM_SMCR_ETP_Pos          (15U)
+#define TIM_SMCR_ETP_Msk          (0x1UL << TIM_SMCR_ETP_Pos)                  /*!< 0x00008000 */
+#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             /*!<External trigger polarity */
+
+/*******************  Bit definition for TIM_DIER register  *******************/
+#define TIM_DIER_UIE_Pos          (0U)
+#define TIM_DIER_UIE_Msk          (0x1UL << TIM_DIER_UIE_Pos)                  /*!< 0x00000001 */
+#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             /*!<Update interrupt enable */
+#define TIM_DIER_CC1IE_Pos        (1U)
+#define TIM_DIER_CC1IE_Msk        (0x1UL << TIM_DIER_CC1IE_Pos)                /*!< 0x00000002 */
+#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           /*!<Capture/Compare 1 interrupt enable */
+#define TIM_DIER_CC2IE_Pos        (2U)
+#define TIM_DIER_CC2IE_Msk        (0x1UL << TIM_DIER_CC2IE_Pos)                /*!< 0x00000004 */
+#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           /*!<Capture/Compare 2 interrupt enable */
+#define TIM_DIER_CC3IE_Pos        (3U)
+#define TIM_DIER_CC3IE_Msk        (0x1UL << TIM_DIER_CC3IE_Pos)                /*!< 0x00000008 */
+#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           /*!<Capture/Compare 3 interrupt enable */
+#define TIM_DIER_CC4IE_Pos        (4U)
+#define TIM_DIER_CC4IE_Msk        (0x1UL << TIM_DIER_CC4IE_Pos)                /*!< 0x00000010 */
+#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           /*!<Capture/Compare 4 interrupt enable */
+#define TIM_DIER_COMIE_Pos        (5U)
+#define TIM_DIER_COMIE_Msk        (0x1UL << TIM_DIER_COMIE_Pos)                /*!< 0x00000020 */
+#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           /*!<COM interrupt enable */
+#define TIM_DIER_TIE_Pos          (6U)
+#define TIM_DIER_TIE_Msk          (0x1UL << TIM_DIER_TIE_Pos)                  /*!< 0x00000040 */
+#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             /*!<Trigger interrupt enable */
+#define TIM_DIER_BIE_Pos          (7U)
+#define TIM_DIER_BIE_Msk          (0x1UL << TIM_DIER_BIE_Pos)                  /*!< 0x00000080 */
+#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             /*!<Break interrupt enable */
+#define TIM_DIER_UDE_Pos          (8U)
+#define TIM_DIER_UDE_Msk          (0x1UL << TIM_DIER_UDE_Pos)                  /*!< 0x00000100 */
+#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             /*!<Update DMA request enable */
+#define TIM_DIER_CC1DE_Pos        (9U)
+#define TIM_DIER_CC1DE_Msk        (0x1UL << TIM_DIER_CC1DE_Pos)                /*!< 0x00000200 */
+#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           /*!<Capture/Compare 1 DMA request enable */
+#define TIM_DIER_CC2DE_Pos        (10U)
+#define TIM_DIER_CC2DE_Msk        (0x1UL << TIM_DIER_CC2DE_Pos)                /*!< 0x00000400 */
+#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           /*!<Capture/Compare 2 DMA request enable */
+#define TIM_DIER_CC3DE_Pos        (11U)
+#define TIM_DIER_CC3DE_Msk        (0x1UL << TIM_DIER_CC3DE_Pos)                /*!< 0x00000800 */
+#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           /*!<Capture/Compare 3 DMA request enable */
+#define TIM_DIER_CC4DE_Pos        (12U)
+#define TIM_DIER_CC4DE_Msk        (0x1UL << TIM_DIER_CC4DE_Pos)                /*!< 0x00001000 */
+#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           /*!<Capture/Compare 4 DMA request enable */
+#define TIM_DIER_COMDE_Pos        (13U)
+#define TIM_DIER_COMDE_Msk        (0x1UL << TIM_DIER_COMDE_Pos)                /*!< 0x00002000 */
+#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           /*!<COM DMA request enable */
+#define TIM_DIER_TDE_Pos          (14U)
+#define TIM_DIER_TDE_Msk          (0x1UL << TIM_DIER_TDE_Pos)                  /*!< 0x00004000 */
+#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             /*!<Trigger DMA request enable */
+
+/********************  Bit definition for TIM_SR register  ********************/
+#define TIM_SR_UIF_Pos            (0U)
+#define TIM_SR_UIF_Msk            (0x1UL << TIM_SR_UIF_Pos)                    /*!< 0x00000001 */
+#define TIM_SR_UIF                TIM_SR_UIF_Msk                               /*!<Update interrupt Flag */
+#define TIM_SR_CC1IF_Pos          (1U)
+#define TIM_SR_CC1IF_Msk          (0x1UL << TIM_SR_CC1IF_Pos)                  /*!< 0x00000002 */
+#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             /*!<Capture/Compare 1 interrupt Flag */
+#define TIM_SR_CC2IF_Pos          (2U)
+#define TIM_SR_CC2IF_Msk          (0x1UL << TIM_SR_CC2IF_Pos)                  /*!< 0x00000004 */
+#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             /*!<Capture/Compare 2 interrupt Flag */
+#define TIM_SR_CC3IF_Pos          (3U)
+#define TIM_SR_CC3IF_Msk          (0x1UL << TIM_SR_CC3IF_Pos)                  /*!< 0x00000008 */
+#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             /*!<Capture/Compare 3 interrupt Flag */
+#define TIM_SR_CC4IF_Pos          (4U)
+#define TIM_SR_CC4IF_Msk          (0x1UL << TIM_SR_CC4IF_Pos)                  /*!< 0x00000010 */
+#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             /*!<Capture/Compare 4 interrupt Flag */
+#define TIM_SR_COMIF_Pos          (5U)
+#define TIM_SR_COMIF_Msk          (0x1UL << TIM_SR_COMIF_Pos)                  /*!< 0x00000020 */
+#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             /*!<COM interrupt Flag */
+#define TIM_SR_TIF_Pos            (6U)
+#define TIM_SR_TIF_Msk            (0x1UL << TIM_SR_TIF_Pos)                    /*!< 0x00000040 */
+#define TIM_SR_TIF                TIM_SR_TIF_Msk                               /*!<Trigger interrupt Flag */
+#define TIM_SR_BIF_Pos            (7U)
+#define TIM_SR_BIF_Msk            (0x1UL << TIM_SR_BIF_Pos)                    /*!< 0x00000080 */
+#define TIM_SR_BIF                TIM_SR_BIF_Msk                               /*!<Break interrupt Flag */
+#define TIM_SR_B2IF_Pos           (8U)
+#define TIM_SR_B2IF_Msk           (0x1UL << TIM_SR_B2IF_Pos)                   /*!< 0x00000100 */
+#define TIM_SR_B2IF               TIM_SR_B2IF_Msk                              /*!<Break 2 interrupt Flag */
+#define TIM_SR_CC1OF_Pos          (9U)
+#define TIM_SR_CC1OF_Msk          (0x1UL << TIM_SR_CC1OF_Pos)                  /*!< 0x00000200 */
+#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             /*!<Capture/Compare 1 Overcapture Flag */
+#define TIM_SR_CC2OF_Pos          (10U)
+#define TIM_SR_CC2OF_Msk          (0x1UL << TIM_SR_CC2OF_Pos)                  /*!< 0x00000400 */
+#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             /*!<Capture/Compare 2 Overcapture Flag */
+#define TIM_SR_CC3OF_Pos          (11U)
+#define TIM_SR_CC3OF_Msk          (0x1UL << TIM_SR_CC3OF_Pos)                  /*!< 0x00000800 */
+#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             /*!<Capture/Compare 3 Overcapture Flag */
+#define TIM_SR_CC4OF_Pos          (12U)
+#define TIM_SR_CC4OF_Msk          (0x1UL << TIM_SR_CC4OF_Pos)                  /*!< 0x00001000 */
+#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             /*!<Capture/Compare 4 Overcapture Flag */
+#define TIM_SR_SBIF_Pos           (13U)
+#define TIM_SR_SBIF_Msk           (0x1UL << TIM_SR_SBIF_Pos)                   /*!< 0x00002000 */
+#define TIM_SR_SBIF               TIM_SR_SBIF_Msk                              /*!<System Break interrupt Flag */
+#define TIM_SR_CC5IF_Pos          (16U)
+#define TIM_SR_CC5IF_Msk          (0x1UL << TIM_SR_CC5IF_Pos)                  /*!< 0x00010000 */
+#define TIM_SR_CC5IF              TIM_SR_CC5IF_Msk                             /*!<Capture/Compare 5 interrupt Flag */
+#define TIM_SR_CC6IF_Pos          (17U)
+#define TIM_SR_CC6IF_Msk          (0x1UL << TIM_SR_CC6IF_Pos)                  /*!< 0x00020000 */
+#define TIM_SR_CC6IF              TIM_SR_CC6IF_Msk                             /*!<Capture/Compare 6 interrupt Flag */
+
+
+/*******************  Bit definition for TIM_EGR register  ********************/
+#define TIM_EGR_UG_Pos            (0U)
+#define TIM_EGR_UG_Msk            (0x1UL << TIM_EGR_UG_Pos)                    /*!< 0x00000001 */
+#define TIM_EGR_UG                TIM_EGR_UG_Msk                               /*!<Update Generation */
+#define TIM_EGR_CC1G_Pos          (1U)
+#define TIM_EGR_CC1G_Msk          (0x1UL << TIM_EGR_CC1G_Pos)                  /*!< 0x00000002 */
+#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             /*!<Capture/Compare 1 Generation */
+#define TIM_EGR_CC2G_Pos          (2U)
+#define TIM_EGR_CC2G_Msk          (0x1UL << TIM_EGR_CC2G_Pos)                  /*!< 0x00000004 */
+#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             /*!<Capture/Compare 2 Generation */
+#define TIM_EGR_CC3G_Pos          (3U)
+#define TIM_EGR_CC3G_Msk          (0x1UL << TIM_EGR_CC3G_Pos)                  /*!< 0x00000008 */
+#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             /*!<Capture/Compare 3 Generation */
+#define TIM_EGR_CC4G_Pos          (4U)
+#define TIM_EGR_CC4G_Msk          (0x1UL << TIM_EGR_CC4G_Pos)                  /*!< 0x00000010 */
+#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             /*!<Capture/Compare 4 Generation */
+#define TIM_EGR_COMG_Pos          (5U)
+#define TIM_EGR_COMG_Msk          (0x1UL << TIM_EGR_COMG_Pos)                  /*!< 0x00000020 */
+#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             /*!<Capture/Compare Control Update Generation */
+#define TIM_EGR_TG_Pos            (6U)
+#define TIM_EGR_TG_Msk            (0x1UL << TIM_EGR_TG_Pos)                    /*!< 0x00000040 */
+#define TIM_EGR_TG                TIM_EGR_TG_Msk                               /*!<Trigger Generation */
+#define TIM_EGR_BG_Pos            (7U)
+#define TIM_EGR_BG_Msk            (0x1UL << TIM_EGR_BG_Pos)                    /*!< 0x00000080 */
+#define TIM_EGR_BG                TIM_EGR_BG_Msk                               /*!<Break Generation */
+#define TIM_EGR_B2G_Pos           (8U)
+#define TIM_EGR_B2G_Msk           (0x1UL << TIM_EGR_B2G_Pos)                   /*!< 0x00000100 */
+#define TIM_EGR_B2G               TIM_EGR_B2G_Msk                              /*!<Break 2 Generation */
+
+
+/******************  Bit definition for TIM_CCMR1 register  *******************/
+#define TIM_CCMR1_CC1S_Pos        (0U)
+#define TIM_CCMR1_CC1S_Msk        (0x3UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
+#define TIM_CCMR1_CC1S_0          (0x1UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR1_CC1S_1          (0x2UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR1_OC1FE_Pos       (2U)
+#define TIM_CCMR1_OC1FE_Msk       (0x1UL << TIM_CCMR1_OC1FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          /*!<Output Compare 1 Fast enable */
+#define TIM_CCMR1_OC1PE_Pos       (3U)
+#define TIM_CCMR1_OC1PE_Msk       (0x1UL << TIM_CCMR1_OC1PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          /*!<Output Compare 1 Preload enable */
+
+#define TIM_CCMR1_OC1M_Pos        (4U)
+#define TIM_CCMR1_OC1M_Msk        (0x1007UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
+#define TIM_CCMR1_OC1M_0          (0x0001UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR1_OC1M_1          (0x0002UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR1_OC1M_2          (0x0004UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR1_OC1M_3          (0x1000UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR1_OC1CE_Pos       (7U)
+#define TIM_CCMR1_OC1CE_Msk       (0x1UL << TIM_CCMR1_OC1CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          /*!<Output Compare 1 Clear Enable */
+
+#define TIM_CCMR1_CC2S_Pos        (8U)
+#define TIM_CCMR1_CC2S_Msk        (0x3UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
+#define TIM_CCMR1_CC2S_0          (0x1UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR1_CC2S_1          (0x2UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR1_OC2FE_Pos       (10U)
+#define TIM_CCMR1_OC2FE_Msk       (0x1UL << TIM_CCMR1_OC2FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          /*!<Output Compare 2 Fast enable */
+#define TIM_CCMR1_OC2PE_Pos       (11U)
+#define TIM_CCMR1_OC2PE_Msk       (0x1UL << TIM_CCMR1_OC2PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          /*!<Output Compare 2 Preload enable */
+
+#define TIM_CCMR1_OC2M_Pos        (12U)
+#define TIM_CCMR1_OC2M_Msk        (0x1007UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
+#define TIM_CCMR1_OC2M_0          (0x0001UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR1_OC2M_1          (0x0002UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR1_OC2M_2          (0x0004UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR1_OC2M_3          (0x1000UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR1_OC2CE_Pos       (15U)
+#define TIM_CCMR1_OC2CE_Msk       (0x1UL << TIM_CCMR1_OC2CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          /*!<Output Compare 2 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR1_IC1PSC_Pos      (2U)
+#define TIM_CCMR1_IC1PSC_Msk      (0x3UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
+#define TIM_CCMR1_IC1PSC_0        (0x1UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR1_IC1PSC_1        (0x2UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR1_IC1F_Pos        (4U)
+#define TIM_CCMR1_IC1F_Msk        (0xFUL << TIM_CCMR1_IC1F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
+#define TIM_CCMR1_IC1F_0          (0x1UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR1_IC1F_1          (0x2UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR1_IC1F_2          (0x4UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR1_IC1F_3          (0x8UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR1_IC2PSC_Pos      (10U)
+#define TIM_CCMR1_IC2PSC_Msk      (0x3UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
+#define TIM_CCMR1_IC2PSC_0        (0x1UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR1_IC2PSC_1        (0x2UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR1_IC2F_Pos        (12U)
+#define TIM_CCMR1_IC2F_Msk        (0xFUL << TIM_CCMR1_IC2F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
+#define TIM_CCMR1_IC2F_0          (0x1UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR1_IC2F_1          (0x2UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR1_IC2F_2          (0x4UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR1_IC2F_3          (0x8UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR2 register  *******************/
+#define TIM_CCMR2_CC3S_Pos        (0U)
+#define TIM_CCMR2_CC3S_Msk        (0x3UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
+#define TIM_CCMR2_CC3S_0          (0x1UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR2_CC3S_1          (0x2UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR2_OC3FE_Pos       (2U)
+#define TIM_CCMR2_OC3FE_Msk       (0x1UL << TIM_CCMR2_OC3FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          /*!<Output Compare 3 Fast enable */
+#define TIM_CCMR2_OC3PE_Pos       (3U)
+#define TIM_CCMR2_OC3PE_Msk       (0x1UL << TIM_CCMR2_OC3PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          /*!<Output Compare 3 Preload enable */
+
+#define TIM_CCMR2_OC3M_Pos        (4U)
+#define TIM_CCMR2_OC3M_Msk        (0x1007UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
+#define TIM_CCMR2_OC3M_0          (0x0001UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR2_OC3M_1          (0x0002UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR2_OC3M_2          (0x0004UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR2_OC3M_3          (0x1000UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR2_OC3CE_Pos       (7U)
+#define TIM_CCMR2_OC3CE_Msk       (0x1UL << TIM_CCMR2_OC3CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          /*!<Output Compare 3 Clear Enable */
+
+#define TIM_CCMR2_CC4S_Pos        (8U)
+#define TIM_CCMR2_CC4S_Msk        (0x3UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
+#define TIM_CCMR2_CC4S_0          (0x1UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR2_CC4S_1          (0x2UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR2_OC4FE_Pos       (10U)
+#define TIM_CCMR2_OC4FE_Msk       (0x1UL << TIM_CCMR2_OC4FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          /*!<Output Compare 4 Fast enable */
+#define TIM_CCMR2_OC4PE_Pos       (11U)
+#define TIM_CCMR2_OC4PE_Msk       (0x1UL << TIM_CCMR2_OC4PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          /*!<Output Compare 4 Preload enable */
+
+#define TIM_CCMR2_OC4M_Pos        (12U)
+#define TIM_CCMR2_OC4M_Msk        (0x1007UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
+#define TIM_CCMR2_OC4M_0          (0x0001UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR2_OC4M_1          (0x0002UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR2_OC4M_2          (0x0004UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR2_OC4M_3          (0x1000UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR2_OC4CE_Pos       (15U)
+#define TIM_CCMR2_OC4CE_Msk       (0x1UL << TIM_CCMR2_OC4CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          /*!<Output Compare 4 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR2_IC3PSC_Pos      (2U)
+#define TIM_CCMR2_IC3PSC_Msk      (0x3UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
+#define TIM_CCMR2_IC3PSC_0        (0x1UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR2_IC3PSC_1        (0x2UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR2_IC3F_Pos        (4U)
+#define TIM_CCMR2_IC3F_Msk        (0xFUL << TIM_CCMR2_IC3F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
+#define TIM_CCMR2_IC3F_0          (0x1UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR2_IC3F_1          (0x2UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR2_IC3F_2          (0x4UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR2_IC3F_3          (0x8UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR2_IC4PSC_Pos      (10U)
+#define TIM_CCMR2_IC4PSC_Msk      (0x3UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
+#define TIM_CCMR2_IC4PSC_0        (0x1UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR2_IC4PSC_1        (0x2UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR2_IC4F_Pos        (12U)
+#define TIM_CCMR2_IC4F_Msk        (0xFUL << TIM_CCMR2_IC4F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
+#define TIM_CCMR2_IC4F_0          (0x1UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR2_IC4F_1          (0x2UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR2_IC4F_2          (0x4UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR2_IC4F_3          (0x8UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR3 register  *******************/
+#define TIM_CCMR3_OC5FE_Pos       (2U)
+#define TIM_CCMR3_OC5FE_Msk       (0x1UL << TIM_CCMR3_OC5FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR3_OC5FE           TIM_CCMR3_OC5FE_Msk                          /*!<Output Compare 5 Fast enable */
+#define TIM_CCMR3_OC5PE_Pos       (3U)
+#define TIM_CCMR3_OC5PE_Msk       (0x1UL << TIM_CCMR3_OC5PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR3_OC5PE           TIM_CCMR3_OC5PE_Msk                          /*!<Output Compare 5 Preload enable */
+
+#define TIM_CCMR3_OC5M_Pos        (4U)
+#define TIM_CCMR3_OC5M_Msk        (0x1007UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR3_OC5M            TIM_CCMR3_OC5M_Msk                           /*!<OC5M[3:0] bits (Output Compare 5 Mode) */
+#define TIM_CCMR3_OC5M_0          (0x0001UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR3_OC5M_1          (0x0002UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR3_OC5M_2          (0x0004UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR3_OC5M_3          (0x1000UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR3_OC5CE_Pos       (7U)
+#define TIM_CCMR3_OC5CE_Msk       (0x1UL << TIM_CCMR3_OC5CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR3_OC5CE           TIM_CCMR3_OC5CE_Msk                          /*!<Output Compare 5 Clear Enable */
+
+#define TIM_CCMR3_OC6FE_Pos       (10U)
+#define TIM_CCMR3_OC6FE_Msk       (0x1UL << TIM_CCMR3_OC6FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR3_OC6FE           TIM_CCMR3_OC6FE_Msk                          /*!<Output Compare 6 Fast enable */
+#define TIM_CCMR3_OC6PE_Pos       (11U)
+#define TIM_CCMR3_OC6PE_Msk       (0x1UL << TIM_CCMR3_OC6PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR3_OC6PE           TIM_CCMR3_OC6PE_Msk                          /*!<Output Compare 6 Preload enable */
+
+#define TIM_CCMR3_OC6M_Pos        (12U)
+#define TIM_CCMR3_OC6M_Msk        (0x1007UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR3_OC6M            TIM_CCMR3_OC6M_Msk                           /*!<OC6M[3:0] bits (Output Compare 6 Mode) */
+#define TIM_CCMR3_OC6M_0          (0x0001UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR3_OC6M_1          (0x0002UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR3_OC6M_2          (0x0004UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR3_OC6M_3          (0x1000UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR3_OC6CE_Pos       (15U)
+#define TIM_CCMR3_OC6CE_Msk       (0x1UL << TIM_CCMR3_OC6CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR3_OC6CE           TIM_CCMR3_OC6CE_Msk                          /*!<Output Compare 6 Clear Enable */
+
+/*******************  Bit definition for TIM_CCER register  *******************/
+#define TIM_CCER_CC1E_Pos         (0U)
+#define TIM_CCER_CC1E_Msk         (0x1UL << TIM_CCER_CC1E_Pos)                 /*!< 0x00000001 */
+#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            /*!<Capture/Compare 1 output enable */
+#define TIM_CCER_CC1P_Pos         (1U)
+#define TIM_CCER_CC1P_Msk         (0x1UL << TIM_CCER_CC1P_Pos)                 /*!< 0x00000002 */
+#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            /*!<Capture/Compare 1 output Polarity */
+#define TIM_CCER_CC1NE_Pos        (2U)
+#define TIM_CCER_CC1NE_Msk        (0x1UL << TIM_CCER_CC1NE_Pos)                /*!< 0x00000004 */
+#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           /*!<Capture/Compare 1 Complementary output enable */
+#define TIM_CCER_CC1NP_Pos        (3U)
+#define TIM_CCER_CC1NP_Msk        (0x1UL << TIM_CCER_CC1NP_Pos)                /*!< 0x00000008 */
+#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           /*!<Capture/Compare 1 Complementary output Polarity */
+#define TIM_CCER_CC2E_Pos         (4U)
+#define TIM_CCER_CC2E_Msk         (0x1UL << TIM_CCER_CC2E_Pos)                 /*!< 0x00000010 */
+#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            /*!<Capture/Compare 2 output enable */
+#define TIM_CCER_CC2P_Pos         (5U)
+#define TIM_CCER_CC2P_Msk         (0x1UL << TIM_CCER_CC2P_Pos)                 /*!< 0x00000020 */
+#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            /*!<Capture/Compare 2 output Polarity */
+#define TIM_CCER_CC2NE_Pos        (6U)
+#define TIM_CCER_CC2NE_Msk        (0x1UL << TIM_CCER_CC2NE_Pos)                /*!< 0x00000040 */
+#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           /*!<Capture/Compare 2 Complementary output enable */
+#define TIM_CCER_CC2NP_Pos        (7U)
+#define TIM_CCER_CC2NP_Msk        (0x1UL << TIM_CCER_CC2NP_Pos)                /*!< 0x00000080 */
+#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           /*!<Capture/Compare 2 Complementary output Polarity */
+#define TIM_CCER_CC3E_Pos         (8U)
+#define TIM_CCER_CC3E_Msk         (0x1UL << TIM_CCER_CC3E_Pos)                 /*!< 0x00000100 */
+#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            /*!<Capture/Compare 3 output enable */
+#define TIM_CCER_CC3P_Pos         (9U)
+#define TIM_CCER_CC3P_Msk         (0x1UL << TIM_CCER_CC3P_Pos)                 /*!< 0x00000200 */
+#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            /*!<Capture/Compare 3 output Polarity */
+#define TIM_CCER_CC3NE_Pos        (10U)
+#define TIM_CCER_CC3NE_Msk        (0x1UL << TIM_CCER_CC3NE_Pos)                /*!< 0x00000400 */
+#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           /*!<Capture/Compare 3 Complementary output enable */
+#define TIM_CCER_CC3NP_Pos        (11U)
+#define TIM_CCER_CC3NP_Msk        (0x1UL << TIM_CCER_CC3NP_Pos)                /*!< 0x00000800 */
+#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           /*!<Capture/Compare 3 Complementary output Polarity */
+#define TIM_CCER_CC4E_Pos         (12U)
+#define TIM_CCER_CC4E_Msk         (0x1UL << TIM_CCER_CC4E_Pos)                 /*!< 0x00001000 */
+#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            /*!<Capture/Compare 4 output enable */
+#define TIM_CCER_CC4P_Pos         (13U)
+#define TIM_CCER_CC4P_Msk         (0x1UL << TIM_CCER_CC4P_Pos)                 /*!< 0x00002000 */
+#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            /*!<Capture/Compare 4 output Polarity */
+#define TIM_CCER_CC4NP_Pos        (15U)
+#define TIM_CCER_CC4NP_Msk        (0x1UL << TIM_CCER_CC4NP_Pos)                /*!< 0x00008000 */
+#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           /*!<Capture/Compare 4 Complementary output Polarity */
+#define TIM_CCER_CC5E_Pos         (16U)
+#define TIM_CCER_CC5E_Msk         (0x1UL << TIM_CCER_CC5E_Pos)                 /*!< 0x00010000 */
+#define TIM_CCER_CC5E             TIM_CCER_CC5E_Msk                            /*!<Capture/Compare 5 output enable */
+#define TIM_CCER_CC5P_Pos         (17U)
+#define TIM_CCER_CC5P_Msk         (0x1UL << TIM_CCER_CC5P_Pos)                 /*!< 0x00020000 */
+#define TIM_CCER_CC5P             TIM_CCER_CC5P_Msk                            /*!<Capture/Compare 5 output Polarity */
+#define TIM_CCER_CC6E_Pos         (20U)
+#define TIM_CCER_CC6E_Msk         (0x1UL << TIM_CCER_CC6E_Pos)                 /*!< 0x00100000 */
+#define TIM_CCER_CC6E             TIM_CCER_CC6E_Msk                            /*!<Capture/Compare 6 output enable */
+#define TIM_CCER_CC6P_Pos         (21U)
+#define TIM_CCER_CC6P_Msk         (0x1UL << TIM_CCER_CC6P_Pos)                 /*!< 0x00200000 */
+#define TIM_CCER_CC6P             TIM_CCER_CC6P_Msk                            /*!<Capture/Compare 6 output Polarity */
+
+/*******************  Bit definition for TIM_CNT register  ********************/
+#define TIM_CNT_CNT_Pos           (0U)
+#define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              /*!<Counter Value */
+#define TIM_CNT_UIFCPY_Pos        (31U)
+#define TIM_CNT_UIFCPY_Msk        (0x1UL << TIM_CNT_UIFCPY_Pos)                /*!< 0x80000000 */
+#define TIM_CNT_UIFCPY            TIM_CNT_UIFCPY_Msk                           /*!<Update interrupt flag copy (if UIFREMAP=1) */
+
+/*******************  Bit definition for TIM_PSC register  ********************/
+#define TIM_PSC_PSC_Pos           (0U)
+#define TIM_PSC_PSC_Msk           (0xFFFFUL << TIM_PSC_PSC_Pos)                /*!< 0x0000FFFF */
+#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              /*!<Prescaler Value */
+
+/*******************  Bit definition for TIM_ARR register  ********************/
+#define TIM_ARR_ARR_Pos           (0U)
+#define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              /*!<Actual auto-reload Value */
+
+/*******************  Bit definition for TIM_RCR register  ********************/
+#define TIM_RCR_REP_Pos           (0U)
+#define TIM_RCR_REP_Msk           (0xFFFFUL << TIM_RCR_REP_Pos)                /*!< 0x0000FFFF */
+#define TIM_RCR_REP               TIM_RCR_REP_Msk                              /*!<Repetition Counter Value */
+
+/*******************  Bit definition for TIM_CCR1 register  *******************/
+#define TIM_CCR1_CCR1_Pos         (0U)
+#define TIM_CCR1_CCR1_Msk         (0xFFFFUL << TIM_CCR1_CCR1_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            /*!<Capture/Compare 1 Value */
+
+/*******************  Bit definition for TIM_CCR2 register  *******************/
+#define TIM_CCR2_CCR2_Pos         (0U)
+#define TIM_CCR2_CCR2_Msk         (0xFFFFUL << TIM_CCR2_CCR2_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            /*!<Capture/Compare 2 Value */
+
+/*******************  Bit definition for TIM_CCR3 register  *******************/
+#define TIM_CCR3_CCR3_Pos         (0U)
+#define TIM_CCR3_CCR3_Msk         (0xFFFFUL << TIM_CCR3_CCR3_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            /*!<Capture/Compare 3 Value */
+
+/*******************  Bit definition for TIM_CCR4 register  *******************/
+#define TIM_CCR4_CCR4_Pos         (0U)
+#define TIM_CCR4_CCR4_Msk         (0xFFFFUL << TIM_CCR4_CCR4_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            /*!<Capture/Compare 4 Value */
+
+/*******************  Bit definition for TIM_CCR5 register  *******************/
+#define TIM_CCR5_CCR5_Pos         (0U)
+#define TIM_CCR5_CCR5_Msk         (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)          /*!< 0xFFFFFFFF */
+#define TIM_CCR5_CCR5             TIM_CCR5_CCR5_Msk                            /*!<Capture/Compare 5 Value */
+#define TIM_CCR5_GC5C1_Pos        (29U)
+#define TIM_CCR5_GC5C1_Msk        (0x1UL << TIM_CCR5_GC5C1_Pos)                /*!< 0x20000000 */
+#define TIM_CCR5_GC5C1            TIM_CCR5_GC5C1_Msk                           /*!<Group Channel 5 and Channel 1 */
+#define TIM_CCR5_GC5C2_Pos        (30U)
+#define TIM_CCR5_GC5C2_Msk        (0x1UL << TIM_CCR5_GC5C2_Pos)                /*!< 0x40000000 */
+#define TIM_CCR5_GC5C2            TIM_CCR5_GC5C2_Msk                           /*!<Group Channel 5 and Channel 2 */
+#define TIM_CCR5_GC5C3_Pos        (31U)
+#define TIM_CCR5_GC5C3_Msk        (0x1UL << TIM_CCR5_GC5C3_Pos)                /*!< 0x80000000 */
+#define TIM_CCR5_GC5C3            TIM_CCR5_GC5C3_Msk                           /*!<Group Channel 5 and Channel 3 */
+
+/*******************  Bit definition for TIM_CCR6 register  *******************/
+#define TIM_CCR6_CCR6_Pos         (0U)
+#define TIM_CCR6_CCR6_Msk         (0xFFFFUL << TIM_CCR6_CCR6_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR6_CCR6             TIM_CCR6_CCR6_Msk                            /*!<Capture/Compare 6 Value */
+
+/*******************  Bit definition for TIM_BDTR register  *******************/
+#define TIM_BDTR_DTG_Pos          (0U)
+#define TIM_BDTR_DTG_Msk          (0xFFUL << TIM_BDTR_DTG_Pos)                 /*!< 0x000000FF */
+#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
+#define TIM_BDTR_DTG_0            (0x01UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000001 */
+#define TIM_BDTR_DTG_1            (0x02UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000002 */
+#define TIM_BDTR_DTG_2            (0x04UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000004 */
+#define TIM_BDTR_DTG_3            (0x08UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000008 */
+#define TIM_BDTR_DTG_4            (0x10UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000010 */
+#define TIM_BDTR_DTG_5            (0x20UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000020 */
+#define TIM_BDTR_DTG_6            (0x40UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000040 */
+#define TIM_BDTR_DTG_7            (0x80UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000080 */
+
+#define TIM_BDTR_LOCK_Pos         (8U)
+#define TIM_BDTR_LOCK_Msk         (0x3UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000300 */
+#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            /*!<LOCK[1:0] bits (Lock Configuration) */
+#define TIM_BDTR_LOCK_0           (0x1UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000100 */
+#define TIM_BDTR_LOCK_1           (0x2UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000200 */
+
+#define TIM_BDTR_OSSI_Pos         (10U)
+#define TIM_BDTR_OSSI_Msk         (0x1UL << TIM_BDTR_OSSI_Pos)                 /*!< 0x00000400 */
+#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            /*!<Off-State Selection for Idle mode */
+#define TIM_BDTR_OSSR_Pos         (11U)
+#define TIM_BDTR_OSSR_Msk         (0x1UL << TIM_BDTR_OSSR_Pos)                 /*!< 0x00000800 */
+#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            /*!<Off-State Selection for Run mode */
+#define TIM_BDTR_BKE_Pos          (12U)
+#define TIM_BDTR_BKE_Msk          (0x1UL << TIM_BDTR_BKE_Pos)                  /*!< 0x00001000 */
+#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             /*!<Break enable for Break 1 */
+#define TIM_BDTR_BKP_Pos          (13U)
+#define TIM_BDTR_BKP_Msk          (0x1UL << TIM_BDTR_BKP_Pos)                  /*!< 0x00002000 */
+#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             /*!<Break Polarity for Break 1 */
+#define TIM_BDTR_AOE_Pos          (14U)
+#define TIM_BDTR_AOE_Msk          (0x1UL << TIM_BDTR_AOE_Pos)                  /*!< 0x00004000 */
+#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             /*!<Automatic Output enable */
+#define TIM_BDTR_MOE_Pos          (15U)
+#define TIM_BDTR_MOE_Msk          (0x1UL << TIM_BDTR_MOE_Pos)                  /*!< 0x00008000 */
+#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             /*!<Main Output enable */
+
+#define TIM_BDTR_BKF_Pos          (16U)
+#define TIM_BDTR_BKF_Msk          (0xFUL << TIM_BDTR_BKF_Pos)                  /*!< 0x000F0000 */
+#define TIM_BDTR_BKF              TIM_BDTR_BKF_Msk                             /*!<Break Filter for Break 1 */
+#define TIM_BDTR_BK2F_Pos         (20U)
+#define TIM_BDTR_BK2F_Msk         (0xFUL << TIM_BDTR_BK2F_Pos)                 /*!< 0x00F00000 */
+#define TIM_BDTR_BK2F             TIM_BDTR_BK2F_Msk                            /*!<Break Filter for Break 2 */
+
+#define TIM_BDTR_BK2E_Pos         (24U)
+#define TIM_BDTR_BK2E_Msk         (0x1UL << TIM_BDTR_BK2E_Pos)                 /*!< 0x01000000 */
+#define TIM_BDTR_BK2E             TIM_BDTR_BK2E_Msk                            /*!<Break enable for Break 2 */
+#define TIM_BDTR_BK2P_Pos         (25U)
+#define TIM_BDTR_BK2P_Msk         (0x1UL << TIM_BDTR_BK2P_Pos)                 /*!< 0x02000000 */
+#define TIM_BDTR_BK2P             TIM_BDTR_BK2P_Msk                            /*!<Break Polarity for Break 2 */
+
+#define TIM_BDTR_BKDSRM_Pos       (26U)
+#define TIM_BDTR_BKDSRM_Msk       (0x1UL << TIM_BDTR_BKDSRM_Pos)               /*!< 0x04000000 */
+#define TIM_BDTR_BKDSRM           TIM_BDTR_BKDSRM_Msk                          /*!<Break disarming/re-arming */
+#define TIM_BDTR_BK2DSRM_Pos      (27U)
+#define TIM_BDTR_BK2DSRM_Msk      (0x1UL << TIM_BDTR_BK2DSRM_Pos)              /*!< 0x08000000 */
+#define TIM_BDTR_BK2DSRM          TIM_BDTR_BK2DSRM_Msk                         /*!<Break2 disarming/re-arming */
+
+#define TIM_BDTR_BKBID_Pos        (28U)
+#define TIM_BDTR_BKBID_Msk        (0x1UL << TIM_BDTR_BKBID_Pos)                /*!< 0x10000000 */
+#define TIM_BDTR_BKBID            TIM_BDTR_BKBID_Msk                           /*!<Break BIDirectional */
+#define TIM_BDTR_BK2BID_Pos       (29U)
+#define TIM_BDTR_BK2BID_Msk       (0x1UL << TIM_BDTR_BK2BID_Pos)               /*!< 0x20000000 */
+#define TIM_BDTR_BK2BID           TIM_BDTR_BK2BID_Msk                          /*!<Break2 BIDirectional */
+
+/*******************  Bit definition for TIM_DCR register  ********************/
+#define TIM_DCR_DBA_Pos           (0U)
+#define TIM_DCR_DBA_Msk           (0x1FUL << TIM_DCR_DBA_Pos)                  /*!< 0x0000001F */
+#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              /*!<DBA[4:0] bits (DMA Base Address) */
+#define TIM_DCR_DBA_0             (0x01UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000001 */
+#define TIM_DCR_DBA_1             (0x02UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000002 */
+#define TIM_DCR_DBA_2             (0x04UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000004 */
+#define TIM_DCR_DBA_3             (0x08UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000008 */
+#define TIM_DCR_DBA_4             (0x10UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000010 */
+
+#define TIM_DCR_DBL_Pos           (8U)
+#define TIM_DCR_DBL_Msk           (0x1FUL << TIM_DCR_DBL_Pos)                  /*!< 0x00001F00 */
+#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              /*!<DBL[4:0] bits (DMA Burst Length) */
+#define TIM_DCR_DBL_0             (0x01UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000100 */
+#define TIM_DCR_DBL_1             (0x02UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000200 */
+#define TIM_DCR_DBL_2             (0x04UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000400 */
+#define TIM_DCR_DBL_3             (0x08UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000800 */
+#define TIM_DCR_DBL_4             (0x10UL << TIM_DCR_DBL_Pos)                  /*!< 0x00001000 */
+
+/*******************  Bit definition for TIM_DMAR register  *******************/
+#define TIM_DMAR_DMAB_Pos         (0U)
+#define TIM_DMAR_DMAB_Msk         (0xFFFFUL << TIM_DMAR_DMAB_Pos)              /*!< 0x0000FFFF */
+#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            /*!<DMA register for burst accesses */
+
+/*******************  Bit definition for TIM1_OR1 register  *******************/
+#define TIM1_OR1_OCREF_CLR_Pos     (0U)
+#define TIM1_OR1_OCREF_CLR_Msk     (0x1UL << TIM1_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM1_OR1_OCREF_CLR         TIM1_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM1_AF1 register  *******************/
+#define TIM1_AF1_BKINE_Pos        (0U)
+#define TIM1_AF1_BKINE_Msk        (0x1UL << TIM1_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM1_AF1_BKINE            TIM1_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM1_AF1_BKCMP1E_Pos      (1U)
+#define TIM1_AF1_BKCMP1E_Msk      (0x1UL << TIM1_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM1_AF1_BKCMP1E          TIM1_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM1_AF1_BKCMP2E_Pos      (2U)
+#define TIM1_AF1_BKCMP2E_Msk      (0x1UL << TIM1_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM1_AF1_BKCMP2E          TIM1_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM1_AF1_BKINP_Pos        (9U)
+#define TIM1_AF1_BKINP_Msk        (0x1UL << TIM1_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM1_AF1_BKINP            TIM1_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM1_AF1_BKCMP1P_Pos      (10U)
+#define TIM1_AF1_BKCMP1P_Msk      (0x1UL << TIM1_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM1_AF1_BKCMP1P          TIM1_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM1_AF1_BKCMP2P_Pos      (11U)
+#define TIM1_AF1_BKCMP2P_Msk      (0x1UL << TIM1_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM1_AF1_BKCMP2P          TIM1_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+#define TIM1_AF1_ETRSEL_Pos       (14U)
+#define TIM1_AF1_ETRSEL_Msk       (0xFUL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM1_AF1_ETRSEL           TIM1_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM1 ETR source selection) */
+#define TIM1_AF1_ETRSEL_0         (0x1UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM1_AF1_ETRSEL_1         (0x2UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM1_AF1_ETRSEL_2         (0x4UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM1_AF1_ETRSEL_3         (0x8UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM1_AF2 register  *******************/
+#define TIM1_AF2_BK2INE_Pos       (0U)
+#define TIM1_AF2_BK2INE_Msk       (0x1UL << TIM1_AF2_BK2INE_Pos)               /*!< 0x00000001 */
+#define TIM1_AF2_BK2INE           TIM1_AF2_BK2INE_Msk                          /*!<BRK2 BKIN2 input enable */
+#define TIM1_AF2_BK2CMP1E_Pos     (1U)
+#define TIM1_AF2_BK2CMP1E_Msk     (0x1UL << TIM1_AF2_BK2CMP1E_Pos)             /*!< 0x00000002 */
+#define TIM1_AF2_BK2CMP1E         TIM1_AF2_BK2CMP1E_Msk                        /*!<BRK2 COMP1 enable */
+#define TIM1_AF2_BK2CMP2E_Pos     (2U)
+#define TIM1_AF2_BK2CMP2E_Msk     (0x1UL << TIM1_AF2_BK2CMP2E_Pos)             /*!< 0x00000004 */
+#define TIM1_AF2_BK2CMP2E         TIM1_AF2_BK2CMP2E_Msk                        /*!<BRK2 COMP2 enable */
+#define TIM1_AF2_BK2INP_Pos       (9U)
+#define TIM1_AF2_BK2INP_Msk       (0x1UL << TIM1_AF2_BK2INP_Pos)               /*!< 0x00000200 */
+#define TIM1_AF2_BK2INP           TIM1_AF2_BK2INP_Msk                          /*!<BRK2 BKIN2 input polarity */
+#define TIM1_AF2_BK2CMP1P_Pos     (10U)
+#define TIM1_AF2_BK2CMP1P_Msk     (0x1UL << TIM1_AF2_BK2CMP1P_Pos)             /*!< 0x00000400 */
+#define TIM1_AF2_BK2CMP1P         TIM1_AF2_BK2CMP1P_Msk                        /*!<BRK2 COMP1 input polarity */
+#define TIM1_AF2_BK2CMP2P_Pos     (11U)
+#define TIM1_AF2_BK2CMP2P_Msk     (0x1UL << TIM1_AF2_BK2CMP2P_Pos)             /*!< 0x00000800 */
+#define TIM1_AF2_BK2CMP2P         TIM1_AF2_BK2CMP2P_Msk                        /*!<BRK2 COMP2 input polarity */
+
+/*******************  Bit definition for TIM2_OR1 register  *******************/
+#define TIM2_OR1_OCREF_CLR_Pos     (0U)
+#define TIM2_OR1_OCREF_CLR_Msk     (0x1UL << TIM2_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM2_OR1_OCREF_CLR         TIM2_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM2_AF1 register  *******************/
+#define TIM2_AF1_ETRSEL_Pos       (14U)
+#define TIM2_AF1_ETRSEL_Msk       (0xFUL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM2_AF1_ETRSEL           TIM2_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM2 ETR source selection) */
+#define TIM2_AF1_ETRSEL_0         (0x1UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM2_AF1_ETRSEL_1         (0x2UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM2_AF1_ETRSEL_2         (0x4UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM2_AF1_ETRSEL_3         (0x8UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM3_OR1 register  *******************/
+#define TIM3_OR1_OCREF_CLR_Pos     (0U)
+#define TIM3_OR1_OCREF_CLR_Msk     (0x1UL << TIM3_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM3_OR1_OCREF_CLR         TIM3_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM3_AF1 register  *******************/
+#define TIM3_AF1_ETRSEL_Pos       (14U)
+#define TIM3_AF1_ETRSEL_Msk       (0xFUL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM3_AF1_ETRSEL           TIM3_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM3 ETR source selection) */
+#define TIM3_AF1_ETRSEL_0         (0x1UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM3_AF1_ETRSEL_1         (0x2UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM3_AF1_ETRSEL_2         (0x4UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM3_AF1_ETRSEL_3         (0x8UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM14_AF1 register  *******************/
+#define TIM14_AF1_ETRSEL_Pos      (14U)
+#define TIM14_AF1_ETRSEL_Msk      (0xFUL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x0003C000 */
+#define TIM14_AF1_ETRSEL          TIM14_AF1_ETRSEL_Msk                         /*!<ETRSEL[3:0] bits (TIM14 ETR source selection) */
+#define TIM14_AF1_ETRSEL_0        (0x1UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00004000 */
+#define TIM14_AF1_ETRSEL_1        (0x2UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00008000 */
+#define TIM14_AF1_ETRSEL_2        (0x4UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00010000 */
+#define TIM14_AF1_ETRSEL_3        (0x8UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM15_AF1 register  ******************/
+#define TIM15_AF1_BKINE_Pos      (0U)
+#define TIM15_AF1_BKINE_Msk      (0x1UL << TIM15_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM15_AF1_BKINE          TIM15_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM15_AF1_BKCMP1E_Pos    (1U)
+#define TIM15_AF1_BKCMP1E_Msk    (0x1UL << TIM15_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM15_AF1_BKCMP1E        TIM15_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM15_AF1_BKCMP2E_Pos    (2U)
+#define TIM15_AF1_BKCMP2E_Msk    (0x1UL << TIM15_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM15_AF1_BKCMP2E        TIM15_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM15_AF1_BKINP_Pos      (9U)
+#define TIM15_AF1_BKINP_Msk      (0x1UL << TIM15_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM15_AF1_BKINP          TIM15_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM15_AF1_BKCMP1P_Pos    (10U)
+#define TIM15_AF1_BKCMP1P_Msk    (0x1UL << TIM15_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM15_AF1_BKCMP1P        TIM15_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM15_AF1_BKCMP2P_Pos    (11U)
+#define TIM15_AF1_BKCMP2P_Msk    (0x1UL << TIM15_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM15_AF1_BKCMP2P        TIM15_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM16_AF1 register  ******************/
+#define TIM16_AF1_BKINE_Pos      (0U)
+#define TIM16_AF1_BKINE_Msk      (0x1UL << TIM16_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM16_AF1_BKINE          TIM16_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM16_AF1_BKCMP1E_Pos    (1U)
+#define TIM16_AF1_BKCMP1E_Msk    (0x1UL << TIM16_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM16_AF1_BKCMP1E        TIM16_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM16_AF1_BKCMP2E_Pos    (2U)
+#define TIM16_AF1_BKCMP2E_Msk    (0x1UL << TIM16_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM16_AF1_BKCMP2E        TIM16_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM16_AF1_BKINP_Pos      (9U)
+#define TIM16_AF1_BKINP_Msk      (0x1UL << TIM16_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM16_AF1_BKINP          TIM16_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM16_AF1_BKCMP1P_Pos    (10U)
+#define TIM16_AF1_BKCMP1P_Msk    (0x1UL << TIM16_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM16_AF1_BKCMP1P        TIM16_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM16_AF1_BKCMP2P_Pos    (11U)
+#define TIM16_AF1_BKCMP2P_Msk    (0x1UL << TIM16_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM16_AF1_BKCMP2P        TIM16_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM17_AF1 register  ******************/
+#define TIM17_AF1_BKINE_Pos      (0U)
+#define TIM17_AF1_BKINE_Msk      (0x1UL << TIM17_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM17_AF1_BKINE          TIM17_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM17_AF1_BKCMP1E_Pos    (1U)
+#define TIM17_AF1_BKCMP1E_Msk    (0x1UL << TIM17_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM17_AF1_BKCMP1E        TIM17_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM17_AF1_BKCMP2E_Pos    (2U)
+#define TIM17_AF1_BKCMP2E_Msk    (0x1UL << TIM17_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM17_AF1_BKCMP2E        TIM17_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM17_AF1_BKINP_Pos      (9U)
+#define TIM17_AF1_BKINP_Msk      (0x1UL << TIM17_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM17_AF1_BKINP          TIM17_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM17_AF1_BKCMP1P_Pos    (10U)
+#define TIM17_AF1_BKCMP1P_Msk    (0x1UL << TIM17_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM17_AF1_BKCMP1P        TIM17_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM17_AF1_BKCMP2P_Pos    (11U)
+#define TIM17_AF1_BKCMP2P_Msk    (0x1UL << TIM17_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM17_AF1_BKCMP2P        TIM17_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM_TISEL register  *********************/
+#define TIM_TISEL_TI1SEL_Pos      (0U)
+#define TIM_TISEL_TI1SEL_Msk      (0xFUL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x0000000F */
+#define TIM_TISEL_TI1SEL          TIM_TISEL_TI1SEL_Msk                         /*!<TI1SEL[3:0] bits (TIM TI1 SEL)*/
+#define TIM_TISEL_TI1SEL_0        (0x1UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000001 */
+#define TIM_TISEL_TI1SEL_1        (0x2UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000002 */
+#define TIM_TISEL_TI1SEL_2        (0x4UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000004 */
+#define TIM_TISEL_TI1SEL_3        (0x8UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000008 */
+
+#define TIM_TISEL_TI2SEL_Pos      (8U)
+#define TIM_TISEL_TI2SEL_Msk      (0xFUL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000F00 */
+#define TIM_TISEL_TI2SEL          TIM_TISEL_TI2SEL_Msk                         /*!<TI2SEL[3:0] bits (TIM TI2 SEL)*/
+#define TIM_TISEL_TI2SEL_0        (0x1UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000100 */
+#define TIM_TISEL_TI2SEL_1        (0x2UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000200 */
+#define TIM_TISEL_TI2SEL_2        (0x4UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000400 */
+#define TIM_TISEL_TI2SEL_3        (0x8UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000800 */
+
+#define TIM_TISEL_TI3SEL_Pos      (16U)
+#define TIM_TISEL_TI3SEL_Msk      (0xFUL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x000F0000 */
+#define TIM_TISEL_TI3SEL          TIM_TISEL_TI3SEL_Msk                         /*!<TI3SEL[3:0] bits (TIM TI3 SEL)*/
+#define TIM_TISEL_TI3SEL_0        (0x1UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00010000 */
+#define TIM_TISEL_TI3SEL_1        (0x2UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00020000 */
+#define TIM_TISEL_TI3SEL_2        (0x4UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00040000 */
+#define TIM_TISEL_TI3SEL_3        (0x8UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00080000 */
+
+#define TIM_TISEL_TI4SEL_Pos      (24U)
+#define TIM_TISEL_TI4SEL_Msk      (0xFUL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x0F000000 */
+#define TIM_TISEL_TI4SEL          TIM_TISEL_TI4SEL_Msk                         /*!<TI4SEL[3:0] bits (TIM TI4 SEL)*/
+#define TIM_TISEL_TI4SEL_0        (0x1UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x01000000 */
+#define TIM_TISEL_TI4SEL_1        (0x2UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x02000000 */
+#define TIM_TISEL_TI4SEL_2        (0x4UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x04000000 */
+#define TIM_TISEL_TI4SEL_3        (0x8UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x08000000 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                         Low Power Timer (LPTIM)                            */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for LPTIM_ISR register  *******************/
+#define LPTIM_ISR_CMPM_Pos          (0U)
+#define LPTIM_ISR_CMPM_Msk          (0x1UL << LPTIM_ISR_CMPM_Pos)              /*!< 0x00000001 */
+#define LPTIM_ISR_CMPM              LPTIM_ISR_CMPM_Msk                         /*!< Compare match */
+#define LPTIM_ISR_ARRM_Pos          (1U)
+#define LPTIM_ISR_ARRM_Msk          (0x1UL << LPTIM_ISR_ARRM_Pos)              /*!< 0x00000002 */
+#define LPTIM_ISR_ARRM              LPTIM_ISR_ARRM_Msk                         /*!< Autoreload match */
+#define LPTIM_ISR_EXTTRIG_Pos       (2U)
+#define LPTIM_ISR_EXTTRIG_Msk       (0x1UL << LPTIM_ISR_EXTTRIG_Pos)           /*!< 0x00000004 */
+#define LPTIM_ISR_EXTTRIG           LPTIM_ISR_EXTTRIG_Msk                      /*!< External trigger edge event */
+#define LPTIM_ISR_CMPOK_Pos         (3U)
+#define LPTIM_ISR_CMPOK_Msk         (0x1UL << LPTIM_ISR_CMPOK_Pos)             /*!< 0x00000008 */
+#define LPTIM_ISR_CMPOK             LPTIM_ISR_CMPOK_Msk                        /*!< Compare register update OK */
+#define LPTIM_ISR_ARROK_Pos         (4U)
+#define LPTIM_ISR_ARROK_Msk         (0x1UL << LPTIM_ISR_ARROK_Pos)             /*!< 0x00000010 */
+#define LPTIM_ISR_ARROK             LPTIM_ISR_ARROK_Msk                        /*!< Autoreload register update OK */
+#define LPTIM_ISR_UP_Pos            (5U)
+#define LPTIM_ISR_UP_Msk            (0x1UL << LPTIM_ISR_UP_Pos)                /*!< 0x00000020 */
+#define LPTIM_ISR_UP                LPTIM_ISR_UP_Msk                           /*!< Counter direction change down to up */
+#define LPTIM_ISR_DOWN_Pos          (6U)
+#define LPTIM_ISR_DOWN_Msk          (0x1UL << LPTIM_ISR_DOWN_Pos)              /*!< 0x00000040 */
+#define LPTIM_ISR_DOWN              LPTIM_ISR_DOWN_Msk                         /*!< Counter direction change up to down */
+
+/******************  Bit definition for LPTIM_ICR register  *******************/
+#define LPTIM_ICR_CMPMCF_Pos        (0U)
+#define LPTIM_ICR_CMPMCF_Msk        (0x1UL << LPTIM_ICR_CMPMCF_Pos)            /*!< 0x00000001 */
+#define LPTIM_ICR_CMPMCF            LPTIM_ICR_CMPMCF_Msk                       /*!< Compare match Clear Flag */
+#define LPTIM_ICR_ARRMCF_Pos        (1U)
+#define LPTIM_ICR_ARRMCF_Msk        (0x1UL << LPTIM_ICR_ARRMCF_Pos)            /*!< 0x00000002 */
+#define LPTIM_ICR_ARRMCF            LPTIM_ICR_ARRMCF_Msk                       /*!< Autoreload match Clear Flag */
+#define LPTIM_ICR_EXTTRIGCF_Pos     (2U)
+#define LPTIM_ICR_EXTTRIGCF_Msk     (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos)         /*!< 0x00000004 */
+#define LPTIM_ICR_EXTTRIGCF         LPTIM_ICR_EXTTRIGCF_Msk                    /*!< External trigger edge event Clear Flag */
+#define LPTIM_ICR_CMPOKCF_Pos       (3U)
+#define LPTIM_ICR_CMPOKCF_Msk       (0x1UL << LPTIM_ICR_CMPOKCF_Pos)           /*!< 0x00000008 */
+#define LPTIM_ICR_CMPOKCF           LPTIM_ICR_CMPOKCF_Msk                      /*!< Compare register update OK Clear Flag */
+#define LPTIM_ICR_ARROKCF_Pos       (4U)
+#define LPTIM_ICR_ARROKCF_Msk       (0x1UL << LPTIM_ICR_ARROKCF_Pos)           /*!< 0x00000010 */
+#define LPTIM_ICR_ARROKCF           LPTIM_ICR_ARROKCF_Msk                      /*!< Autoreload register update OK Clear Flag */
+#define LPTIM_ICR_UPCF_Pos          (5U)
+#define LPTIM_ICR_UPCF_Msk          (0x1UL << LPTIM_ICR_UPCF_Pos)              /*!< 0x00000020 */
+#define LPTIM_ICR_UPCF              LPTIM_ICR_UPCF_Msk                         /*!< Counter direction change down to up Clear Flag */
+#define LPTIM_ICR_DOWNCF_Pos        (6U)
+#define LPTIM_ICR_DOWNCF_Msk        (0x1UL << LPTIM_ICR_DOWNCF_Pos)            /*!< 0x00000040 */
+#define LPTIM_ICR_DOWNCF            LPTIM_ICR_DOWNCF_Msk                       /*!< Counter direction change up to down Clear Flag */
+
+/******************  Bit definition for LPTIM_IER register ********************/
+#define LPTIM_IER_CMPMIE_Pos        (0U)
+#define LPTIM_IER_CMPMIE_Msk        (0x1UL << LPTIM_IER_CMPMIE_Pos)            /*!< 0x00000001 */
+#define LPTIM_IER_CMPMIE            LPTIM_IER_CMPMIE_Msk                       /*!< Compare match Interrupt Enable */
+#define LPTIM_IER_ARRMIE_Pos        (1U)
+#define LPTIM_IER_ARRMIE_Msk        (0x1UL << LPTIM_IER_ARRMIE_Pos)            /*!< 0x00000002 */
+#define LPTIM_IER_ARRMIE            LPTIM_IER_ARRMIE_Msk                       /*!< Autoreload match Interrupt Enable */
+#define LPTIM_IER_EXTTRIGIE_Pos     (2U)
+#define LPTIM_IER_EXTTRIGIE_Msk     (0x1UL << LPTIM_IER_EXTTRIGIE_Pos)         /*!< 0x00000004 */
+#define LPTIM_IER_EXTTRIGIE         LPTIM_IER_EXTTRIGIE_Msk                    /*!< External trigger edge event Interrupt Enable */
+#define LPTIM_IER_CMPOKIE_Pos       (3U)
+#define LPTIM_IER_CMPOKIE_Msk       (0x1UL << LPTIM_IER_CMPOKIE_Pos)           /*!< 0x00000008 */
+#define LPTIM_IER_CMPOKIE           LPTIM_IER_CMPOKIE_Msk                      /*!< Compare register update OK Interrupt Enable */
+#define LPTIM_IER_ARROKIE_Pos       (4U)
+#define LPTIM_IER_ARROKIE_Msk       (0x1UL << LPTIM_IER_ARROKIE_Pos)           /*!< 0x00000010 */
+#define LPTIM_IER_ARROKIE           LPTIM_IER_ARROKIE_Msk                      /*!< Autoreload register update OK Interrupt Enable */
+#define LPTIM_IER_UPIE_Pos          (5U)
+#define LPTIM_IER_UPIE_Msk          (0x1UL << LPTIM_IER_UPIE_Pos)              /*!< 0x00000020 */
+#define LPTIM_IER_UPIE              LPTIM_IER_UPIE_Msk                         /*!< Counter direction change down to up Interrupt Enable */
+#define LPTIM_IER_DOWNIE_Pos        (6U)
+#define LPTIM_IER_DOWNIE_Msk        (0x1UL << LPTIM_IER_DOWNIE_Pos)            /*!< 0x00000040 */
+#define LPTIM_IER_DOWNIE            LPTIM_IER_DOWNIE_Msk                       /*!< Counter direction change up to down Interrupt Enable */
+
+/******************  Bit definition for LPTIM_CFGR register *******************/
+#define LPTIM_CFGR_CKSEL_Pos        (0U)
+#define LPTIM_CFGR_CKSEL_Msk        (0x1UL << LPTIM_CFGR_CKSEL_Pos)            /*!< 0x00000001 */
+#define LPTIM_CFGR_CKSEL            LPTIM_CFGR_CKSEL_Msk                       /*!< Clock selector */
+
+#define LPTIM_CFGR_CKPOL_Pos        (1U)
+#define LPTIM_CFGR_CKPOL_Msk        (0x3UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000006 */
+#define LPTIM_CFGR_CKPOL            LPTIM_CFGR_CKPOL_Msk                       /*!< CKPOL[1:0] bits (Clock polarity) */
+#define LPTIM_CFGR_CKPOL_0          (0x1UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000002 */
+#define LPTIM_CFGR_CKPOL_1          (0x2UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000004 */
+
+#define LPTIM_CFGR_CKFLT_Pos        (3U)
+#define LPTIM_CFGR_CKFLT_Msk        (0x3UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000018 */
+#define LPTIM_CFGR_CKFLT            LPTIM_CFGR_CKFLT_Msk                       /*!< CKFLT[1:0] bits (Configurable digital filter for external clock) */
+#define LPTIM_CFGR_CKFLT_0          (0x1UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000008 */
+#define LPTIM_CFGR_CKFLT_1          (0x2UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000010 */
+
+#define LPTIM_CFGR_TRGFLT_Pos       (6U)
+#define LPTIM_CFGR_TRGFLT_Msk       (0x3UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x000000C0 */
+#define LPTIM_CFGR_TRGFLT           LPTIM_CFGR_TRGFLT_Msk                      /*!< TRGFLT[1:0] bits (Configurable digital filter for trigger) */
+#define LPTIM_CFGR_TRGFLT_0         (0x1UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x00000040 */
+#define LPTIM_CFGR_TRGFLT_1         (0x2UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x00000080 */
+
+#define LPTIM_CFGR_PRESC_Pos        (9U)
+#define LPTIM_CFGR_PRESC_Msk        (0x7UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000E00 */
+#define LPTIM_CFGR_PRESC            LPTIM_CFGR_PRESC_Msk                       /*!< PRESC[2:0] bits (Clock prescaler) */
+#define LPTIM_CFGR_PRESC_0          (0x1UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000200 */
+#define LPTIM_CFGR_PRESC_1          (0x2UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000400 */
+#define LPTIM_CFGR_PRESC_2          (0x4UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000800 */
+
+#define LPTIM_CFGR_TRIGSEL_Pos      (13U)
+#define LPTIM_CFGR_TRIGSEL_Msk      (0x7UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x0000E000 */
+#define LPTIM_CFGR_TRIGSEL          LPTIM_CFGR_TRIGSEL_Msk                     /*!< TRIGSEL[2:0]] bits (Trigger selector) */
+#define LPTIM_CFGR_TRIGSEL_0        (0x1UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00002000 */
+#define LPTIM_CFGR_TRIGSEL_1        (0x2UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00004000 */
+#define LPTIM_CFGR_TRIGSEL_2        (0x4UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00008000 */
+
+#define LPTIM_CFGR_TRIGEN_Pos       (17U)
+#define LPTIM_CFGR_TRIGEN_Msk       (0x3UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00060000 */
+#define LPTIM_CFGR_TRIGEN           LPTIM_CFGR_TRIGEN_Msk                      /*!< TRIGEN[1:0] bits (Trigger enable and polarity) */
+#define LPTIM_CFGR_TRIGEN_0         (0x1UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00020000 */
+#define LPTIM_CFGR_TRIGEN_1         (0x2UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00040000 */
+
+#define LPTIM_CFGR_TIMOUT_Pos       (19U)
+#define LPTIM_CFGR_TIMOUT_Msk       (0x1UL << LPTIM_CFGR_TIMOUT_Pos)           /*!< 0x00080000 */
+#define LPTIM_CFGR_TIMOUT           LPTIM_CFGR_TIMOUT_Msk                      /*!< Timeout enable */
+#define LPTIM_CFGR_WAVE_Pos         (20U)
+#define LPTIM_CFGR_WAVE_Msk         (0x1UL << LPTIM_CFGR_WAVE_Pos)             /*!< 0x00100000 */
+#define LPTIM_CFGR_WAVE             LPTIM_CFGR_WAVE_Msk                        /*!< Waveform shape */
+#define LPTIM_CFGR_WAVPOL_Pos       (21U)
+#define LPTIM_CFGR_WAVPOL_Msk       (0x1UL << LPTIM_CFGR_WAVPOL_Pos)           /*!< 0x00200000 */
+#define LPTIM_CFGR_WAVPOL           LPTIM_CFGR_WAVPOL_Msk                      /*!< Waveform shape polarity */
+#define LPTIM_CFGR_PRELOAD_Pos      (22U)
+#define LPTIM_CFGR_PRELOAD_Msk      (0x1UL << LPTIM_CFGR_PRELOAD_Pos)          /*!< 0x00400000 */
+#define LPTIM_CFGR_PRELOAD          LPTIM_CFGR_PRELOAD_Msk                     /*!< Reg update mode */
+#define LPTIM_CFGR_COUNTMODE_Pos    (23U)
+#define LPTIM_CFGR_COUNTMODE_Msk    (0x1UL << LPTIM_CFGR_COUNTMODE_Pos)        /*!< 0x00800000 */
+#define LPTIM_CFGR_COUNTMODE        LPTIM_CFGR_COUNTMODE_Msk                   /*!< Counter mode enable */
+#define LPTIM_CFGR_ENC_Pos          (24U)
+#define LPTIM_CFGR_ENC_Msk          (0x1UL << LPTIM_CFGR_ENC_Pos)              /*!< 0x01000000 */
+#define LPTIM_CFGR_ENC              LPTIM_CFGR_ENC_Msk                         /*!< Encoder mode enable */
+
+/******************  Bit definition for LPTIM_CR register  ********************/
+#define LPTIM_CR_ENABLE_Pos         (0U)
+#define LPTIM_CR_ENABLE_Msk         (0x1UL << LPTIM_CR_ENABLE_Pos)             /*!< 0x00000001 */
+#define LPTIM_CR_ENABLE             LPTIM_CR_ENABLE_Msk                        /*!< LPTIMer enable */
+#define LPTIM_CR_SNGSTRT_Pos        (1U)
+#define LPTIM_CR_SNGSTRT_Msk        (0x1UL << LPTIM_CR_SNGSTRT_Pos)            /*!< 0x00000002 */
+#define LPTIM_CR_SNGSTRT            LPTIM_CR_SNGSTRT_Msk                       /*!< Timer start in single mode */
+#define LPTIM_CR_CNTSTRT_Pos        (2U)
+#define LPTIM_CR_CNTSTRT_Msk        (0x1UL << LPTIM_CR_CNTSTRT_Pos)            /*!< 0x00000004 */
+#define LPTIM_CR_CNTSTRT            LPTIM_CR_CNTSTRT_Msk                       /*!< Timer start in continuous mode */
+#define LPTIM_CR_COUNTRST_Pos       (3U)
+#define LPTIM_CR_COUNTRST_Msk       (0x1UL << LPTIM_CR_COUNTRST_Pos)           /*!< 0x00000008 */
+#define LPTIM_CR_COUNTRST           LPTIM_CR_COUNTRST_Msk                      /*!< Counter reset */
+#define LPTIM_CR_RSTARE_Pos         (4U)
+#define LPTIM_CR_RSTARE_Msk         (0x1UL << LPTIM_CR_RSTARE_Pos)             /*!< 0x00000010 */
+#define LPTIM_CR_RSTARE             LPTIM_CR_RSTARE_Msk                        /*!< Reset after read enable */
+
+/******************  Bit definition for LPTIM_CMP register  *******************/
+#define LPTIM_CMP_CMP_Pos           (0U)
+#define LPTIM_CMP_CMP_Msk           (0xFFFFUL << LPTIM_CMP_CMP_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_CMP_CMP               LPTIM_CMP_CMP_Msk                          /*!< Compare register */
+
+/******************  Bit definition for LPTIM_ARR register  *******************/
+#define LPTIM_ARR_ARR_Pos           (0U)
+#define LPTIM_ARR_ARR_Msk           (0xFFFFUL << LPTIM_ARR_ARR_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_ARR_ARR               LPTIM_ARR_ARR_Msk                          /*!< Auto reload register */
+
+/******************  Bit definition for LPTIM_CNT register  *******************/
+#define LPTIM_CNT_CNT_Pos           (0U)
+#define LPTIM_CNT_CNT_Msk           (0xFFFFUL << LPTIM_CNT_CNT_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_CNT_CNT               LPTIM_CNT_CNT_Msk                          /*!< Counter register */
+
+/******************  Bit definition for LPTIM_CFGR2 register  *******************/
+#define LPTIM_CFGR2_IN1SEL_Pos      (0U)
+#define LPTIM_CFGR2_IN1SEL_Msk      (0xFUL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x0000000F */
+#define LPTIM_CFGR2_IN1SEL          LPTIM_CFGR2_IN1SEL_Msk                     /*!< CFGR2[3:0] bits (INPUT1 selection) */
+#define LPTIM_CFGR2_IN1SEL_0        (0x1UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000001 */
+#define LPTIM_CFGR2_IN1SEL_1        (0x2UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000002 */
+#define LPTIM_CFGR2_IN1SEL_2        (0x4UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000004 */
+#define LPTIM_CFGR2_IN1SEL_3        (0x8UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000008 */
+
+#define LPTIM_CFGR2_IN2SEL_Pos      (4U)
+#define LPTIM_CFGR2_IN2SEL_Msk      (0xFUL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x000000F0 */
+#define LPTIM_CFGR2_IN2SEL          LPTIM_CFGR2_IN2SEL_Msk                     /*!< CFGR2[7:4] bits (INPUT2 selection) */
+#define LPTIM_CFGR2_IN2SEL_0        (0x1UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000010 */
+#define LPTIM_CFGR2_IN2SEL_1        (0x2UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000020 */
+#define LPTIM_CFGR2_IN2SEL_2        (0x4UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000040 */
+#define LPTIM_CFGR2_IN2SEL_3        (0x8UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000080 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Analog Comparators (COMP)                             */
+/*                                                                            */
+/******************************************************************************/
+/**********************  Bit definition for COMP_CSR register  ****************/
+#define COMP_CSR_EN_Pos            (0U)
+#define COMP_CSR_EN_Msk            (0x1UL << COMP_CSR_EN_Pos)                  /*!< 0x00000001 */
+#define COMP_CSR_EN                COMP_CSR_EN_Msk                             /*!< Comparator enable */
+
+#define COMP_CSR_INMSEL_Pos        (4U)
+#define COMP_CSR_INMSEL_Msk        (0xFUL << COMP_CSR_INMSEL_Pos)              /*!< 0x000000F0 */
+#define COMP_CSR_INMSEL            COMP_CSR_INMSEL_Msk                         /*!< Comparator input minus selection */
+#define COMP_CSR_INMSEL_0          (0x1UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000010 */
+#define COMP_CSR_INMSEL_1          (0x2UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000020 */
+#define COMP_CSR_INMSEL_2          (0x4UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000040 */
+#define COMP_CSR_INMSEL_3          (0x8UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000080 */
+
+#define COMP_CSR_INPSEL_Pos        (8U)
+#define COMP_CSR_INPSEL_Msk        (0x3UL << COMP_CSR_INPSEL_Pos)              /*!< 0x00000300 */
+#define COMP_CSR_INPSEL            COMP_CSR_INPSEL_Msk                         /*!< Comparator plus minus selection */
+#define COMP_CSR_INPSEL_0          (0x1UL << COMP_CSR_INPSEL_Pos)              /*!< 0x00000100 */
+#define COMP_CSR_INPSEL_1          (0x2UL << COMP_CSR_INPSEL_Pos)              /*!< 0x00000200 */
+
+#define COMP_CSR_WINMODE_Pos       (11U)
+#define COMP_CSR_WINMODE_Msk       (0x1UL << COMP_CSR_WINMODE_Pos)             /*!< 0x00000800 */
+#define COMP_CSR_WINMODE           COMP_CSR_WINMODE_Msk                        /*!< Pair of comparators window mode. Bit intended to be used with COMP common instance (COMP_Common_TypeDef) */
+#define COMP_CSR_WINOUT_Pos        (14U)
+#define COMP_CSR_WINOUT_Msk        (0x1UL << COMP_CSR_WINOUT_Pos)              /*!< 0x00004000 */
+#define COMP_CSR_WINOUT            COMP_CSR_WINOUT_Msk                         /*!< Pair of comparators window output level. Bit intended to be used with COMP common instance (COMP_Common_TypeDef) */
+
+#define COMP_CSR_POLARITY_Pos      (15U)
+#define COMP_CSR_POLARITY_Msk      (0x1UL << COMP_CSR_POLARITY_Pos)            /*!< 0x00008000 */
+#define COMP_CSR_POLARITY          COMP_CSR_POLARITY_Msk                       /*!< Comparator output polarity */
+
+#define COMP_CSR_HYST_Pos          (16U)
+#define COMP_CSR_HYST_Msk          (0x3UL << COMP_CSR_HYST_Pos)                /*!< 0x00030000 */
+#define COMP_CSR_HYST              COMP_CSR_HYST_Msk                           /*!< Comparator input hysteresis */
+#define COMP_CSR_HYST_0            (0x1UL << COMP_CSR_HYST_Pos)                /*!< 0x00010000 */
+#define COMP_CSR_HYST_1            (0x2UL << COMP_CSR_HYST_Pos)                /*!< 0x00020000 */
+
+#define COMP_CSR_PWRMODE_Pos       (18U)
+#define COMP_CSR_PWRMODE_Msk       (0x3UL << COMP_CSR_PWRMODE_Pos)             /*!< 0x000C0000 */
+#define COMP_CSR_PWRMODE           COMP_CSR_PWRMODE_Msk                        /*!< Comparator power mode */
+#define COMP_CSR_PWRMODE_0         (0x1UL << COMP_CSR_PWRMODE_Pos)             /*!< 0x00040000 */
+#define COMP_CSR_PWRMODE_1         (0x2UL << COMP_CSR_PWRMODE_Pos)             /*!< 0x00080000 */
+
+#define COMP_CSR_BLANKING_Pos      (20U)
+#define COMP_CSR_BLANKING_Msk      (0x1FUL << COMP_CSR_BLANKING_Pos)           /*!< 0x01F00000 */
+#define COMP_CSR_BLANKING          COMP_CSR_BLANKING_Msk                       /*!< Comparator blanking source */
+#define COMP_CSR_BLANKING_0        (0x01UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00100000 */
+#define COMP_CSR_BLANKING_1        (0x02UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00200000 */
+#define COMP_CSR_BLANKING_2        (0x04UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00400000 */
+#define COMP_CSR_BLANKING_3        (0x08UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00800000 */
+#define COMP_CSR_BLANKING_4        (0x10UL << COMP_CSR_BLANKING_Pos)           /*!< 0x01000000 */
+
+#define COMP_CSR_VALUE_Pos         (30U)
+#define COMP_CSR_VALUE_Msk         (0x1UL << COMP_CSR_VALUE_Pos)               /*!< 0x40000000 */
+#define COMP_CSR_VALUE             COMP_CSR_VALUE_Msk                          /*!< Comparator output level */
+
+#define COMP_CSR_LOCK_Pos          (31U)
+#define COMP_CSR_LOCK_Msk          (0x1UL << COMP_CSR_LOCK_Pos)                /*!< 0x80000000 */
+#define COMP_CSR_LOCK              COMP_CSR_LOCK_Msk                           /*!< Comparator lock */
+
+/******************************************************************************/
+/*                                                                            */
+/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for USART_CR1 register  *******************/
+#define USART_CR1_UE_Pos             (0U)
+#define USART_CR1_UE_Msk             (0x1UL << USART_CR1_UE_Pos)               /*!< 0x00000001 */
+#define USART_CR1_UE                 USART_CR1_UE_Msk                          /*!< USART Enable */
+#define USART_CR1_UESM_Pos           (1U)
+#define USART_CR1_UESM_Msk           (0x1UL << USART_CR1_UESM_Pos)             /*!< 0x00000002 */
+#define USART_CR1_UESM               USART_CR1_UESM_Msk                        /*!< USART Enable in STOP Mode */
+#define USART_CR1_RE_Pos             (2U)
+#define USART_CR1_RE_Msk             (0x1UL << USART_CR1_RE_Pos)               /*!< 0x00000004 */
+#define USART_CR1_RE                 USART_CR1_RE_Msk                          /*!< Receiver Enable */
+#define USART_CR1_TE_Pos             (3U)
+#define USART_CR1_TE_Msk             (0x1UL << USART_CR1_TE_Pos)               /*!< 0x00000008 */
+#define USART_CR1_TE                 USART_CR1_TE_Msk                          /*!< Transmitter Enable */
+#define USART_CR1_IDLEIE_Pos         (4U)
+#define USART_CR1_IDLEIE_Msk         (0x1UL << USART_CR1_IDLEIE_Pos)           /*!< 0x00000010 */
+#define USART_CR1_IDLEIE             USART_CR1_IDLEIE_Msk                      /*!< IDLE Interrupt Enable */
+#define USART_CR1_RXNEIE_RXFNEIE_Pos   (5U)
+#define USART_CR1_RXNEIE_RXFNEIE_Msk   (0x1UL << USART_CR1_RXNEIE_RXFNEIE_Pos) /*!< 0x00000020 */
+#define USART_CR1_RXNEIE_RXFNEIE       USART_CR1_RXNEIE_RXFNEIE_Msk            /*!< RXNE/RXFIFO not empty Interrupt Enable */
+#define USART_CR1_TCIE_Pos           (6U)
+#define USART_CR1_TCIE_Msk           (0x1UL << USART_CR1_TCIE_Pos)             /*!< 0x00000040 */
+#define USART_CR1_TCIE               USART_CR1_TCIE_Msk                        /*!< Transmission Complete Interrupt Enable */
+#define USART_CR1_TXEIE_TXFNFIE_Pos  (7U)
+#define USART_CR1_TXEIE_TXFNFIE_Msk   (0x1UL << USART_CR1_TXEIE_TXFNFIE_Pos)   /*!< 0x00000080 */
+#define USART_CR1_TXEIE_TXFNFIE       USART_CR1_TXEIE_TXFNFIE_Msk              /*!< TXE/TXFIFO not full Interrupt Enable */
+#define USART_CR1_PEIE_Pos           (8U)
+#define USART_CR1_PEIE_Msk           (0x1UL << USART_CR1_PEIE_Pos)             /*!< 0x00000100 */
+#define USART_CR1_PEIE               USART_CR1_PEIE_Msk                        /*!< PE Interrupt Enable */
+#define USART_CR1_PS_Pos             (9U)
+#define USART_CR1_PS_Msk             (0x1UL << USART_CR1_PS_Pos)               /*!< 0x00000200 */
+#define USART_CR1_PS                 USART_CR1_PS_Msk                          /*!< Parity Selection */
+#define USART_CR1_PCE_Pos            (10U)
+#define USART_CR1_PCE_Msk            (0x1UL << USART_CR1_PCE_Pos)              /*!< 0x00000400 */
+#define USART_CR1_PCE                USART_CR1_PCE_Msk                         /*!< Parity Control Enable */
+#define USART_CR1_WAKE_Pos           (11U)
+#define USART_CR1_WAKE_Msk           (0x1UL << USART_CR1_WAKE_Pos)             /*!< 0x00000800 */
+#define USART_CR1_WAKE               USART_CR1_WAKE_Msk                        /*!< Receiver Wakeup method */
+#define USART_CR1_M_Pos              (12U)
+#define USART_CR1_M_Msk              (0x10001UL << USART_CR1_M_Pos)            /*!< 0x10001000 */
+#define USART_CR1_M                  USART_CR1_M_Msk                           /*!< Word length */
+#define USART_CR1_M0_Pos             (12U)
+#define USART_CR1_M0_Msk             (0x1UL << USART_CR1_M0_Pos)               /*!< 0x00001000 */
+#define USART_CR1_M0                 USART_CR1_M0_Msk                          /*!< Word length - Bit 0 */
+#define USART_CR1_MME_Pos            (13U)
+#define USART_CR1_MME_Msk            (0x1UL << USART_CR1_MME_Pos)              /*!< 0x00002000 */
+#define USART_CR1_MME                USART_CR1_MME_Msk                         /*!< Mute Mode Enable */
+#define USART_CR1_CMIE_Pos           (14U)
+#define USART_CR1_CMIE_Msk           (0x1UL << USART_CR1_CMIE_Pos)             /*!< 0x00004000 */
+#define USART_CR1_CMIE               USART_CR1_CMIE_Msk                        /*!< Character match interrupt enable */
+#define USART_CR1_OVER8_Pos          (15U)
+#define USART_CR1_OVER8_Msk          (0x1UL << USART_CR1_OVER8_Pos)            /*!< 0x00008000 */
+#define USART_CR1_OVER8              USART_CR1_OVER8_Msk                       /*!< Oversampling by 8-bit or 16-bit mode */
+#define USART_CR1_DEDT_Pos           (16U)
+#define USART_CR1_DEDT_Msk           (0x1FUL << USART_CR1_DEDT_Pos)            /*!< 0x001F0000 */
+#define USART_CR1_DEDT               USART_CR1_DEDT_Msk                        /*!< DEDT[4:0] bits (Driver Enable Deassertion Time) */
+#define USART_CR1_DEDT_0             (0x01UL << USART_CR1_DEDT_Pos)            /*!< 0x00010000 */
+#define USART_CR1_DEDT_1             (0x02UL << USART_CR1_DEDT_Pos)            /*!< 0x00020000 */
+#define USART_CR1_DEDT_2             (0x04UL << USART_CR1_DEDT_Pos)            /*!< 0x00040000 */
+#define USART_CR1_DEDT_3             (0x08UL << USART_CR1_DEDT_Pos)            /*!< 0x00080000 */
+#define USART_CR1_DEDT_4             (0x10UL << USART_CR1_DEDT_Pos)            /*!< 0x00100000 */
+#define USART_CR1_DEAT_Pos           (21U)
+#define USART_CR1_DEAT_Msk           (0x1FUL << USART_CR1_DEAT_Pos)            /*!< 0x03E00000 */
+#define USART_CR1_DEAT               USART_CR1_DEAT_Msk                        /*!< DEAT[4:0] bits (Driver Enable Assertion Time) */
+#define USART_CR1_DEAT_0             (0x01UL << USART_CR1_DEAT_Pos)            /*!< 0x00200000 */
+#define USART_CR1_DEAT_1             (0x02UL << USART_CR1_DEAT_Pos)            /*!< 0x00400000 */
+#define USART_CR1_DEAT_2             (0x04UL << USART_CR1_DEAT_Pos)            /*!< 0x00800000 */
+#define USART_CR1_DEAT_3             (0x08UL << USART_CR1_DEAT_Pos)            /*!< 0x01000000 */
+#define USART_CR1_DEAT_4             (0x10UL << USART_CR1_DEAT_Pos)            /*!< 0x02000000 */
+#define USART_CR1_RTOIE_Pos          (26U)
+#define USART_CR1_RTOIE_Msk          (0x1UL << USART_CR1_RTOIE_Pos)            /*!< 0x04000000 */
+#define USART_CR1_RTOIE              USART_CR1_RTOIE_Msk                       /*!< Receive Time Out interrupt enable */
+#define USART_CR1_EOBIE_Pos          (27U)
+#define USART_CR1_EOBIE_Msk          (0x1UL << USART_CR1_EOBIE_Pos)            /*!< 0x08000000 */
+#define USART_CR1_EOBIE              USART_CR1_EOBIE_Msk                       /*!< End of Block interrupt enable */
+#define USART_CR1_M1_Pos             (28U)
+#define USART_CR1_M1_Msk             (0x1UL << USART_CR1_M1_Pos)               /*!< 0x10000000 */
+#define USART_CR1_M1                 USART_CR1_M1_Msk                          /*!< Word length - Bit 1 */
+#define USART_CR1_FIFOEN_Pos         (29U)
+#define USART_CR1_FIFOEN_Msk         (0x1UL << USART_CR1_FIFOEN_Pos)           /*!< 0x20000000 */
+#define USART_CR1_FIFOEN             USART_CR1_FIFOEN_Msk                      /*!< FIFO mode enable */
+#define USART_CR1_TXFEIE_Pos         (30U)
+#define USART_CR1_TXFEIE_Msk         (0x1UL << USART_CR1_TXFEIE_Pos)           /*!< 0x40000000 */
+#define USART_CR1_TXFEIE             USART_CR1_TXFEIE_Msk                      /*!< TXFIFO empty interrupt enable */
+#define USART_CR1_RXFFIE_Pos         (31U)
+#define USART_CR1_RXFFIE_Msk         (0x1UL << USART_CR1_RXFFIE_Pos)           /*!< 0x80000000 */
+#define USART_CR1_RXFFIE             USART_CR1_RXFFIE_Msk                      /*!< RXFIFO Full interrupt enable */
+
+/******************  Bit definition for USART_CR2 register  *******************/
+#define USART_CR2_SLVEN_Pos          (0U)
+#define USART_CR2_SLVEN_Msk          (0x1UL << USART_CR2_SLVEN_Pos)            /*!< 0x00000001 */
+#define USART_CR2_SLVEN              USART_CR2_SLVEN_Msk                       /*!< Synchronous Slave mode enable */
+#define USART_CR2_DIS_NSS_Pos        (3U)
+#define USART_CR2_DIS_NSS_Msk        (0x1UL << USART_CR2_DIS_NSS_Pos)          /*!< 0x00000008 */
+#define USART_CR2_DIS_NSS            USART_CR2_DIS_NSS_Msk                     /*!< NSS input pin disable for SPI slave selection */
+#define USART_CR2_ADDM7_Pos          (4U)
+#define USART_CR2_ADDM7_Msk          (0x1UL << USART_CR2_ADDM7_Pos)            /*!< 0x00000010 */
+#define USART_CR2_ADDM7              USART_CR2_ADDM7_Msk                       /*!< 7-bit or 4-bit Address Detection */
+#define USART_CR2_LBDL_Pos           (5U)
+#define USART_CR2_LBDL_Msk           (0x1UL << USART_CR2_LBDL_Pos)             /*!< 0x00000020 */
+#define USART_CR2_LBDL               USART_CR2_LBDL_Msk                        /*!< LIN Break Detection Length */
+#define USART_CR2_LBDIE_Pos          (6U)
+#define USART_CR2_LBDIE_Msk          (0x1UL << USART_CR2_LBDIE_Pos)            /*!< 0x00000040 */
+#define USART_CR2_LBDIE              USART_CR2_LBDIE_Msk                       /*!< LIN Break Detection Interrupt Enable */
+#define USART_CR2_LBCL_Pos           (8U)
+#define USART_CR2_LBCL_Msk           (0x1UL << USART_CR2_LBCL_Pos)             /*!< 0x00000100 */
+#define USART_CR2_LBCL               USART_CR2_LBCL_Msk                        /*!< Last Bit Clock pulse */
+#define USART_CR2_CPHA_Pos           (9U)
+#define USART_CR2_CPHA_Msk           (0x1UL << USART_CR2_CPHA_Pos)             /*!< 0x00000200 */
+#define USART_CR2_CPHA               USART_CR2_CPHA_Msk                        /*!< Clock Phase */
+#define USART_CR2_CPOL_Pos           (10U)
+#define USART_CR2_CPOL_Msk           (0x1UL << USART_CR2_CPOL_Pos)             /*!< 0x00000400 */
+#define USART_CR2_CPOL               USART_CR2_CPOL_Msk                        /*!< Clock Polarity */
+#define USART_CR2_CLKEN_Pos          (11U)
+#define USART_CR2_CLKEN_Msk          (0x1UL << USART_CR2_CLKEN_Pos)            /*!< 0x00000800 */
+#define USART_CR2_CLKEN              USART_CR2_CLKEN_Msk                       /*!< Clock Enable */
+#define USART_CR2_STOP_Pos           (12U)
+#define USART_CR2_STOP_Msk           (0x3UL << USART_CR2_STOP_Pos)             /*!< 0x00003000 */
+#define USART_CR2_STOP               USART_CR2_STOP_Msk                        /*!< STOP[1:0] bits (STOP bits) */
+#define USART_CR2_STOP_0             (0x1UL << USART_CR2_STOP_Pos)             /*!< 0x00001000 */
+#define USART_CR2_STOP_1             (0x2UL << USART_CR2_STOP_Pos)             /*!< 0x00002000 */
+#define USART_CR2_LINEN_Pos          (14U)
+#define USART_CR2_LINEN_Msk          (0x1UL << USART_CR2_LINEN_Pos)            /*!< 0x00004000 */
+#define USART_CR2_LINEN              USART_CR2_LINEN_Msk                       /*!< LIN mode enable */
+#define USART_CR2_SWAP_Pos           (15U)
+#define USART_CR2_SWAP_Msk           (0x1UL << USART_CR2_SWAP_Pos)             /*!< 0x00008000 */
+#define USART_CR2_SWAP               USART_CR2_SWAP_Msk                        /*!< SWAP TX/RX pins */
+#define USART_CR2_RXINV_Pos          (16U)
+#define USART_CR2_RXINV_Msk          (0x1UL << USART_CR2_RXINV_Pos)            /*!< 0x00010000 */
+#define USART_CR2_RXINV              USART_CR2_RXINV_Msk                       /*!< RX pin active level inversion */
+#define USART_CR2_TXINV_Pos          (17U)
+#define USART_CR2_TXINV_Msk          (0x1UL << USART_CR2_TXINV_Pos)            /*!< 0x00020000 */
+#define USART_CR2_TXINV              USART_CR2_TXINV_Msk                       /*!< TX pin active level inversion */
+#define USART_CR2_DATAINV_Pos        (18U)
+#define USART_CR2_DATAINV_Msk        (0x1UL << USART_CR2_DATAINV_Pos)          /*!< 0x00040000 */
+#define USART_CR2_DATAINV            USART_CR2_DATAINV_Msk                     /*!< Binary data inversion */
+#define USART_CR2_MSBFIRST_Pos       (19U)
+#define USART_CR2_MSBFIRST_Msk       (0x1UL << USART_CR2_MSBFIRST_Pos)         /*!< 0x00080000 */
+#define USART_CR2_MSBFIRST           USART_CR2_MSBFIRST_Msk                    /*!< Most Significant Bit First */
+#define USART_CR2_ABREN_Pos          (20U)
+#define USART_CR2_ABREN_Msk          (0x1UL << USART_CR2_ABREN_Pos)            /*!< 0x00100000 */
+#define USART_CR2_ABREN              USART_CR2_ABREN_Msk                       /*!< Auto Baud-Rate Enable*/
+#define USART_CR2_ABRMODE_Pos        (21U)
+#define USART_CR2_ABRMODE_Msk        (0x3UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00600000 */
+#define USART_CR2_ABRMODE            USART_CR2_ABRMODE_Msk                     /*!< ABRMOD[1:0] bits (Auto Baud-Rate Mode) */
+#define USART_CR2_ABRMODE_0          (0x1UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00200000 */
+#define USART_CR2_ABRMODE_1          (0x2UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00400000 */
+#define USART_CR2_RTOEN_Pos          (23U)
+#define USART_CR2_RTOEN_Msk          (0x1UL << USART_CR2_RTOEN_Pos)            /*!< 0x00800000 */
+#define USART_CR2_RTOEN              USART_CR2_RTOEN_Msk                       /*!< Receiver Time-Out enable */
+#define USART_CR2_ADD_Pos            (24U)
+#define USART_CR2_ADD_Msk            (0xFFUL << USART_CR2_ADD_Pos)             /*!< 0xFF000000 */
+#define USART_CR2_ADD                USART_CR2_ADD_Msk                         /*!< Address of the USART node */
+
+/******************  Bit definition for USART_CR3 register  *******************/
+#define USART_CR3_EIE_Pos            (0U)
+#define USART_CR3_EIE_Msk            (0x1UL << USART_CR3_EIE_Pos)              /*!< 0x00000001 */
+#define USART_CR3_EIE                USART_CR3_EIE_Msk                         /*!< Error Interrupt Enable */
+#define USART_CR3_IREN_Pos           (1U)
+#define USART_CR3_IREN_Msk           (0x1UL << USART_CR3_IREN_Pos)             /*!< 0x00000002 */
+#define USART_CR3_IREN               USART_CR3_IREN_Msk                        /*!< IrDA mode Enable */
+#define USART_CR3_IRLP_Pos           (2U)
+#define USART_CR3_IRLP_Msk           (0x1UL << USART_CR3_IRLP_Pos)             /*!< 0x00000004 */
+#define USART_CR3_IRLP               USART_CR3_IRLP_Msk                        /*!< IrDA Low-Power */
+#define USART_CR3_HDSEL_Pos          (3U)
+#define USART_CR3_HDSEL_Msk          (0x1UL << USART_CR3_HDSEL_Pos)            /*!< 0x00000008 */
+#define USART_CR3_HDSEL              USART_CR3_HDSEL_Msk                       /*!< Half-Duplex Selection */
+#define USART_CR3_NACK_Pos           (4U)
+#define USART_CR3_NACK_Msk           (0x1UL << USART_CR3_NACK_Pos)             /*!< 0x00000010 */
+#define USART_CR3_NACK               USART_CR3_NACK_Msk                        /*!< SmartCard NACK enable */
+#define USART_CR3_SCEN_Pos           (5U)
+#define USART_CR3_SCEN_Msk           (0x1UL << USART_CR3_SCEN_Pos)             /*!< 0x00000020 */
+#define USART_CR3_SCEN               USART_CR3_SCEN_Msk                        /*!< SmartCard mode enable */
+#define USART_CR3_DMAR_Pos           (6U)
+#define USART_CR3_DMAR_Msk           (0x1UL << USART_CR3_DMAR_Pos)             /*!< 0x00000040 */
+#define USART_CR3_DMAR               USART_CR3_DMAR_Msk                        /*!< DMA Enable Receiver */
+#define USART_CR3_DMAT_Pos           (7U)
+#define USART_CR3_DMAT_Msk           (0x1UL << USART_CR3_DMAT_Pos)             /*!< 0x00000080 */
+#define USART_CR3_DMAT               USART_CR3_DMAT_Msk                        /*!< DMA Enable Transmitter */
+#define USART_CR3_RTSE_Pos           (8U)
+#define USART_CR3_RTSE_Msk           (0x1UL << USART_CR3_RTSE_Pos)             /*!< 0x00000100 */
+#define USART_CR3_RTSE               USART_CR3_RTSE_Msk                        /*!< RTS Enable */
+#define USART_CR3_CTSE_Pos           (9U)
+#define USART_CR3_CTSE_Msk           (0x1UL << USART_CR3_CTSE_Pos)             /*!< 0x00000200 */
+#define USART_CR3_CTSE               USART_CR3_CTSE_Msk                        /*!< CTS Enable */
+#define USART_CR3_CTSIE_Pos          (10U)
+#define USART_CR3_CTSIE_Msk          (0x1UL << USART_CR3_CTSIE_Pos)            /*!< 0x00000400 */
+#define USART_CR3_CTSIE              USART_CR3_CTSIE_Msk                       /*!< CTS Interrupt Enable */
+#define USART_CR3_ONEBIT_Pos         (11U)
+#define USART_CR3_ONEBIT_Msk         (0x1UL << USART_CR3_ONEBIT_Pos)           /*!< 0x00000800 */
+#define USART_CR3_ONEBIT             USART_CR3_ONEBIT_Msk                      /*!< One sample bit method enable */
+#define USART_CR3_OVRDIS_Pos         (12U)
+#define USART_CR3_OVRDIS_Msk         (0x1UL << USART_CR3_OVRDIS_Pos)           /*!< 0x00001000 */
+#define USART_CR3_OVRDIS             USART_CR3_OVRDIS_Msk                      /*!< Overrun Disable */
+#define USART_CR3_DDRE_Pos           (13U)
+#define USART_CR3_DDRE_Msk           (0x1UL << USART_CR3_DDRE_Pos)             /*!< 0x00002000 */
+#define USART_CR3_DDRE               USART_CR3_DDRE_Msk                        /*!< DMA Disable on Reception Error */
+#define USART_CR3_DEM_Pos            (14U)
+#define USART_CR3_DEM_Msk            (0x1UL << USART_CR3_DEM_Pos)              /*!< 0x00004000 */
+#define USART_CR3_DEM                USART_CR3_DEM_Msk                         /*!< Driver Enable Mode */
+#define USART_CR3_DEP_Pos            (15U)
+#define USART_CR3_DEP_Msk            (0x1UL << USART_CR3_DEP_Pos)              /*!< 0x00008000 */
+#define USART_CR3_DEP                USART_CR3_DEP_Msk                         /*!< Driver Enable Polarity Selection */
+#define USART_CR3_SCARCNT_Pos        (17U)
+#define USART_CR3_SCARCNT_Msk        (0x7UL << USART_CR3_SCARCNT_Pos)          /*!< 0x000E0000 */
+#define USART_CR3_SCARCNT            USART_CR3_SCARCNT_Msk                     /*!< SCARCNT[2:0] bits (SmartCard Auto-Retry Count) */
+#define USART_CR3_SCARCNT_0          (0x1UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00020000 */
+#define USART_CR3_SCARCNT_1          (0x2UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00040000 */
+#define USART_CR3_SCARCNT_2          (0x4UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00080000 */
+#define USART_CR3_WUS_Pos            (20U)
+#define USART_CR3_WUS_Msk            (0x3UL << USART_CR3_WUS_Pos)              /*!< 0x00300000 */
+#define USART_CR3_WUS                USART_CR3_WUS_Msk                         /*!< WUS[1:0] bits (Wake UP Interrupt Flag Selection) */
+#define USART_CR3_WUS_0              (0x1UL << USART_CR3_WUS_Pos)              /*!< 0x00100000 */
+#define USART_CR3_WUS_1              (0x2UL << USART_CR3_WUS_Pos)              /*!< 0x00200000 */
+#define USART_CR3_WUFIE_Pos          (22U)
+#define USART_CR3_WUFIE_Msk          (0x1UL << USART_CR3_WUFIE_Pos)            /*!< 0x00400000 */
+#define USART_CR3_WUFIE              USART_CR3_WUFIE_Msk                       /*!< Wake Up Interrupt Enable */
+#define USART_CR3_TXFTIE_Pos         (23U)
+#define USART_CR3_TXFTIE_Msk         (0x1UL << USART_CR3_TXFTIE_Pos)           /*!< 0x00800000 */
+#define USART_CR3_TXFTIE             USART_CR3_TXFTIE_Msk                      /*!< TXFIFO threshold interrupt enable */
+#define USART_CR3_TCBGTIE_Pos        (24U)
+#define USART_CR3_TCBGTIE_Msk        (0x1UL << USART_CR3_TCBGTIE_Pos)          /*!< 0x01000000 */
+#define USART_CR3_TCBGTIE            USART_CR3_TCBGTIE_Msk                     /*!< Transmission Complete Before Guard Time Interrupt Enable */
+#define USART_CR3_RXFTCFG_Pos        (25U)
+#define USART_CR3_RXFTCFG_Msk        (0x7UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x0E000000 */
+#define USART_CR3_RXFTCFG            USART_CR3_RXFTCFG_Msk                     /*!< RXFIFO FIFO threshold configuration */
+#define USART_CR3_RXFTCFG_0          (0x1UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x02000000 */
+#define USART_CR3_RXFTCFG_1          (0x2UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x04000000 */
+#define USART_CR3_RXFTCFG_2          (0x4UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x08000000 */
+#define USART_CR3_RXFTIE_Pos         (28U)
+#define USART_CR3_RXFTIE_Msk         (0x1UL << USART_CR3_RXFTIE_Pos)           /*!< 0x10000000 */
+#define USART_CR3_RXFTIE             USART_CR3_RXFTIE_Msk                      /*!< RXFIFO threshold interrupt enable */
+#define USART_CR3_TXFTCFG_Pos        (29U)
+#define USART_CR3_TXFTCFG_Msk        (0x7UL << USART_CR3_TXFTCFG_Pos)          /*!< 0xE0000000 */
+#define USART_CR3_TXFTCFG            USART_CR3_TXFTCFG_Msk                     /*!< TXFIFO threshold configuration */
+#define USART_CR3_TXFTCFG_0          (0x1UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x20000000 */
+#define USART_CR3_TXFTCFG_1          (0x2UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x40000000 */
+#define USART_CR3_TXFTCFG_2          (0x4UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x80000000 */
+
+/******************  Bit definition for USART_BRR register  *******************/
+#define USART_BRR_LPUART_Pos         (0U)
+#define USART_BRR_LPUART_Msk         (0xFFFFFUL << USART_BRR_LPUART_Pos)       /*!< 0x000FFFFF */
+#define USART_BRR_LPUART             USART_BRR_LPUART_Msk                      /*!< LPUART Baud rate register [19:0] */
+#define USART_BRR_BRR                ((uint16_t)0xFFFF)                        /*!< USART  Baud rate register [15:0] */
+
+/******************  Bit definition for USART_GTPR register  ******************/
+#define USART_GTPR_PSC_Pos           (0U)
+#define USART_GTPR_PSC_Msk           (0xFFUL << USART_GTPR_PSC_Pos)            /*!< 0x000000FF */
+#define USART_GTPR_PSC               USART_GTPR_PSC_Msk                        /*!< PSC[7:0] bits (Prescaler value) */
+#define USART_GTPR_GT_Pos            (8U)
+#define USART_GTPR_GT_Msk            (0xFFUL << USART_GTPR_GT_Pos)             /*!< 0x0000FF00 */
+#define USART_GTPR_GT                USART_GTPR_GT_Msk                         /*!< GT[7:0] bits (Guard time value) */
+
+/*******************  Bit definition for USART_RTOR register  *****************/
+#define USART_RTOR_RTO_Pos           (0U)
+#define USART_RTOR_RTO_Msk           (0xFFFFFFUL << USART_RTOR_RTO_Pos)        /*!< 0x00FFFFFF */
+#define USART_RTOR_RTO               USART_RTOR_RTO_Msk                        /*!< Receiver Time Out Value */
+#define USART_RTOR_BLEN_Pos          (24U)
+#define USART_RTOR_BLEN_Msk          (0xFFUL << USART_RTOR_BLEN_Pos)           /*!< 0xFF000000 */
+#define USART_RTOR_BLEN              USART_RTOR_BLEN_Msk                       /*!< Block Length */
+
+/*******************  Bit definition for USART_RQR register  ******************/
+#define USART_RQR_ABRRQ        ((uint16_t)0x0001)                              /*!< Auto-Baud Rate Request */
+#define USART_RQR_SBKRQ        ((uint16_t)0x0002)                              /*!< Send Break Request */
+#define USART_RQR_MMRQ         ((uint16_t)0x0004)                              /*!< Mute Mode Request */
+#define USART_RQR_RXFRQ        ((uint16_t)0x0008)                              /*!< Receive Data flush Request */
+#define USART_RQR_TXFRQ        ((uint16_t)0x0010)                              /*!< Transmit data flush Request */
+
+/*******************  Bit definition for USART_ISR register  ******************/
+#define USART_ISR_PE_Pos             (0U)
+#define USART_ISR_PE_Msk             (0x1UL << USART_ISR_PE_Pos)               /*!< 0x00000001 */
+#define USART_ISR_PE                 USART_ISR_PE_Msk                          /*!< Parity Error */
+#define USART_ISR_FE_Pos             (1U)
+#define USART_ISR_FE_Msk             (0x1UL << USART_ISR_FE_Pos)               /*!< 0x00000002 */
+#define USART_ISR_FE                 USART_ISR_FE_Msk                          /*!< Framing Error */
+#define USART_ISR_NE_Pos             (2U)
+#define USART_ISR_NE_Msk             (0x1UL << USART_ISR_NE_Pos)               /*!< 0x00000004 */
+#define USART_ISR_NE                 USART_ISR_NE_Msk                          /*!< Noise detected Flag */
+#define USART_ISR_ORE_Pos            (3U)
+#define USART_ISR_ORE_Msk            (0x1UL << USART_ISR_ORE_Pos)              /*!< 0x00000008 */
+#define USART_ISR_ORE                USART_ISR_ORE_Msk                         /*!< OverRun Error */
+#define USART_ISR_IDLE_Pos           (4U)
+#define USART_ISR_IDLE_Msk           (0x1UL << USART_ISR_IDLE_Pos)             /*!< 0x00000010 */
+#define USART_ISR_IDLE               USART_ISR_IDLE_Msk                        /*!< IDLE line detected */
+#define USART_ISR_RXNE_RXFNE_Pos     (5U)
+#define USART_ISR_RXNE_RXFNE_Msk     (0x1UL << USART_ISR_RXNE_RXFNE_Pos)       /*!< 0x00000020 */
+#define USART_ISR_RXNE_RXFNE         USART_ISR_RXNE_RXFNE_Msk                  /*!< Read Data Register Not Empty/RXFIFO Not Empty */
+#define USART_ISR_TC_Pos             (6U)
+#define USART_ISR_TC_Msk             (0x1UL << USART_ISR_TC_Pos)               /*!< 0x00000040 */
+#define USART_ISR_TC                 USART_ISR_TC_Msk                          /*!< Transmission Complete */
+#define USART_ISR_TXE_TXFNF_Pos      (7U)
+#define USART_ISR_TXE_TXFNF_Msk      (0x1UL << USART_ISR_TXE_TXFNF_Pos)        /*!< 0x00000080 */
+#define USART_ISR_TXE_TXFNF          USART_ISR_TXE_TXFNF_Msk                   /*!< Transmit Data Register Empty/TXFIFO Not Full */
+#define USART_ISR_LBDF_Pos           (8U)
+#define USART_ISR_LBDF_Msk           (0x1UL << USART_ISR_LBDF_Pos)             /*!< 0x00000100 */
+#define USART_ISR_LBDF               USART_ISR_LBDF_Msk                        /*!< LIN Break Detection Flag */
+#define USART_ISR_CTSIF_Pos          (9U)
+#define USART_ISR_CTSIF_Msk          (0x1UL << USART_ISR_CTSIF_Pos)            /*!< 0x00000200 */
+#define USART_ISR_CTSIF              USART_ISR_CTSIF_Msk                       /*!< CTS interrupt flag */
+#define USART_ISR_CTS_Pos            (10U)
+#define USART_ISR_CTS_Msk            (0x1UL << USART_ISR_CTS_Pos)              /*!< 0x00000400 */
+#define USART_ISR_CTS                USART_ISR_CTS_Msk                         /*!< CTS flag */
+#define USART_ISR_RTOF_Pos           (11U)
+#define USART_ISR_RTOF_Msk           (0x1UL << USART_ISR_RTOF_Pos)             /*!< 0x00000800 */
+#define USART_ISR_RTOF               USART_ISR_RTOF_Msk                        /*!< Receiver Time Out */
+#define USART_ISR_EOBF_Pos           (12U)
+#define USART_ISR_EOBF_Msk           (0x1UL << USART_ISR_EOBF_Pos)             /*!< 0x00001000 */
+#define USART_ISR_EOBF               USART_ISR_EOBF_Msk                        /*!< End Of Block Flag */
+#define USART_ISR_UDR_Pos            (13U)
+#define USART_ISR_UDR_Msk            (0x1UL << USART_ISR_UDR_Pos)              /*!< 0x00002000 */
+#define USART_ISR_UDR                 USART_ISR_UDR_Msk                        /*!< SPI Slave Underrun Error Flag */
+#define USART_ISR_ABRE_Pos           (14U)
+#define USART_ISR_ABRE_Msk           (0x1UL << USART_ISR_ABRE_Pos)             /*!< 0x00004000 */
+#define USART_ISR_ABRE               USART_ISR_ABRE_Msk                        /*!< Auto-Baud Rate Error */
+#define USART_ISR_ABRF_Pos           (15U)
+#define USART_ISR_ABRF_Msk           (0x1UL << USART_ISR_ABRF_Pos)             /*!< 0x00008000 */
+#define USART_ISR_ABRF               USART_ISR_ABRF_Msk                        /*!< Auto-Baud Rate Flag */
+#define USART_ISR_BUSY_Pos           (16U)
+#define USART_ISR_BUSY_Msk           (0x1UL << USART_ISR_BUSY_Pos)             /*!< 0x00010000 */
+#define USART_ISR_BUSY               USART_ISR_BUSY_Msk                        /*!< Busy Flag */
+#define USART_ISR_CMF_Pos            (17U)
+#define USART_ISR_CMF_Msk            (0x1UL << USART_ISR_CMF_Pos)              /*!< 0x00020000 */
+#define USART_ISR_CMF                USART_ISR_CMF_Msk                         /*!< Character Match Flag */
+#define USART_ISR_SBKF_Pos           (18U)
+#define USART_ISR_SBKF_Msk           (0x1UL << USART_ISR_SBKF_Pos)             /*!< 0x00040000 */
+#define USART_ISR_SBKF               USART_ISR_SBKF_Msk                        /*!< Send Break Flag */
+#define USART_ISR_RWU_Pos            (19U)
+#define USART_ISR_RWU_Msk            (0x1UL << USART_ISR_RWU_Pos)              /*!< 0x00080000 */
+#define USART_ISR_RWU                USART_ISR_RWU_Msk                         /*!< Receive Wake Up from mute mode Flag */
+#define USART_ISR_WUF_Pos            (20U)
+#define USART_ISR_WUF_Msk            (0x1UL << USART_ISR_WUF_Pos)              /*!< 0x00100000 */
+#define USART_ISR_WUF                USART_ISR_WUF_Msk                         /*!< Wake Up from stop mode Flag */
+#define USART_ISR_TEACK_Pos          (21U)
+#define USART_ISR_TEACK_Msk          (0x1UL << USART_ISR_TEACK_Pos)            /*!< 0x00200000 */
+#define USART_ISR_TEACK              USART_ISR_TEACK_Msk                       /*!< Transmit Enable Acknowledge Flag */
+#define USART_ISR_REACK_Pos          (22U)
+#define USART_ISR_REACK_Msk          (0x1UL << USART_ISR_REACK_Pos)            /*!< 0x00400000 */
+#define USART_ISR_REACK              USART_ISR_REACK_Msk                       /*!< Receive Enable Acknowledge Flag */
+#define USART_ISR_TXFE_Pos           (23U)
+#define USART_ISR_TXFE_Msk           (0x1UL << USART_ISR_TXFE_Pos)             /*!< 0x00800000 */
+#define USART_ISR_TXFE               USART_ISR_TXFE_Msk                        /*!< TXFIFO Empty Flag */
+#define USART_ISR_RXFF_Pos           (24U)
+#define USART_ISR_RXFF_Msk           (0x1UL << USART_ISR_RXFF_Pos)             /*!< 0x01000000 */
+#define USART_ISR_RXFF               USART_ISR_RXFF_Msk                        /*!< RXFIFO Full Flag */
+#define USART_ISR_TCBGT_Pos          (25U)
+#define USART_ISR_TCBGT_Msk          (0x1UL << USART_ISR_TCBGT_Pos)            /*!< 0x02000000 */
+#define USART_ISR_TCBGT              USART_ISR_TCBGT_Msk                       /*!< Transmission Complete Before Guard Time Completion Flag */
+#define USART_ISR_RXFT_Pos           (26U)
+#define USART_ISR_RXFT_Msk           (0x1UL << USART_ISR_RXFT_Pos)             /*!< 0x04000000 */
+#define USART_ISR_RXFT               USART_ISR_RXFT_Msk                        /*!< RXFIFO Threshold Flag */
+#define USART_ISR_TXFT_Pos           (27U)
+#define USART_ISR_TXFT_Msk           (0x1UL << USART_ISR_TXFT_Pos)             /*!< 0x08000000 */
+#define USART_ISR_TXFT               USART_ISR_TXFT_Msk                        /*!< TXFIFO Threshold Flag */
+
+/*******************  Bit definition for USART_ICR register  ******************/
+#define USART_ICR_PECF_Pos           (0U)
+#define USART_ICR_PECF_Msk           (0x1UL << USART_ICR_PECF_Pos)             /*!< 0x00000001 */
+#define USART_ICR_PECF               USART_ICR_PECF_Msk                        /*!< Parity Error Clear Flag */
+#define USART_ICR_FECF_Pos           (1U)
+#define USART_ICR_FECF_Msk           (0x1UL << USART_ICR_FECF_Pos)             /*!< 0x00000002 */
+#define USART_ICR_FECF               USART_ICR_FECF_Msk                        /*!< Framing Error Clear Flag */
+#define USART_ICR_NECF_Pos           (2U)
+#define USART_ICR_NECF_Msk           (0x1UL << USART_ICR_NECF_Pos)             /*!< 0x00000004 */
+#define USART_ICR_NECF               USART_ICR_NECF_Msk                        /*!< Noise Error detected Clear Flag */
+#define USART_ICR_ORECF_Pos          (3U)
+#define USART_ICR_ORECF_Msk          (0x1UL << USART_ICR_ORECF_Pos)            /*!< 0x00000008 */
+#define USART_ICR_ORECF              USART_ICR_ORECF_Msk                       /*!< OverRun Error Clear Flag */
+#define USART_ICR_IDLECF_Pos         (4U)
+#define USART_ICR_IDLECF_Msk         (0x1UL << USART_ICR_IDLECF_Pos)           /*!< 0x00000010 */
+#define USART_ICR_IDLECF             USART_ICR_IDLECF_Msk                      /*!< IDLE line detected Clear Flag */
+#define USART_ICR_TXFECF_Pos         (5U)
+#define USART_ICR_TXFECF_Msk         (0x1UL << USART_ICR_TXFECF_Pos)           /*!< 0x00000020 */
+#define USART_ICR_TXFECF             USART_ICR_TXFECF_Msk                      /*!< TXFIFO Empty Clear Flag */
+#define USART_ICR_TCCF_Pos           (6U)
+#define USART_ICR_TCCF_Msk           (0x1UL << USART_ICR_TCCF_Pos)             /*!< 0x00000040 */
+#define USART_ICR_TCCF               USART_ICR_TCCF_Msk                        /*!< Transmission Complete Clear Flag */
+#define USART_ICR_TCBGTCF_Pos        (7U)
+#define USART_ICR_TCBGTCF_Msk        (0x1UL << USART_ICR_TCBGTCF_Pos)          /*!< 0x00000080 */
+#define USART_ICR_TCBGTCF            USART_ICR_TCBGTCF_Msk                     /*!< Transmission Complete Before Guard Time Clear Flag */
+#define USART_ICR_LBDCF_Pos          (8U)
+#define USART_ICR_LBDCF_Msk          (0x1UL << USART_ICR_LBDCF_Pos)            /*!< 0x00000100 */
+#define USART_ICR_LBDCF              USART_ICR_LBDCF_Msk                       /*!< LIN Break Detection Clear Flag */
+#define USART_ICR_CTSCF_Pos          (9U)
+#define USART_ICR_CTSCF_Msk          (0x1UL << USART_ICR_CTSCF_Pos)            /*!< 0x00000200 */
+#define USART_ICR_CTSCF              USART_ICR_CTSCF_Msk                       /*!< CTS Interrupt Clear Flag */
+#define USART_ICR_RTOCF_Pos          (11U)
+#define USART_ICR_RTOCF_Msk          (0x1UL << USART_ICR_RTOCF_Pos)            /*!< 0x00000800 */
+#define USART_ICR_RTOCF              USART_ICR_RTOCF_Msk                       /*!< Receiver Time Out Clear Flag */
+#define USART_ICR_EOBCF_Pos          (12U)
+#define USART_ICR_EOBCF_Msk          (0x1UL << USART_ICR_EOBCF_Pos)            /*!< 0x00001000 */
+#define USART_ICR_EOBCF              USART_ICR_EOBCF_Msk                       /*!< End Of Block Clear Flag */
+#define USART_ICR_UDRCF_Pos          (13U)
+#define USART_ICR_UDRCF_Msk          (0x1UL << USART_ICR_UDRCF_Pos)            /*!< 0x00002000 */
+#define USART_ICR_UDRCF              USART_ICR_UDRCF_Msk                       /*!< SPI Slave Underrun Clear Flag */
+#define USART_ICR_CMCF_Pos           (17U)
+#define USART_ICR_CMCF_Msk           (0x1UL << USART_ICR_CMCF_Pos)             /*!< 0x00020000 */
+#define USART_ICR_CMCF               USART_ICR_CMCF_Msk                        /*!< Character Match Clear Flag */
+#define USART_ICR_WUCF_Pos           (20U)
+#define USART_ICR_WUCF_Msk           (0x1UL << USART_ICR_WUCF_Pos)             /*!< 0x00100000 */
+#define USART_ICR_WUCF               USART_ICR_WUCF_Msk                        /*!< Wake Up from stop mode Clear Flag */
+
+/*******************  Bit definition for USART_RDR register  ******************/
+#define USART_RDR_RDR_Pos             (0U)
+#define USART_RDR_RDR_Msk             (0x1FFUL << USART_RDR_RDR_Pos)           /*!< 0x000001FF */
+#define USART_RDR_RDR                 USART_RDR_RDR_Msk                        /*!< RDR[8:0] bits (Receive Data value) */
+
+/*******************  Bit definition for USART_TDR register  ******************/
+#define USART_TDR_TDR_Pos             (0U)
+#define USART_TDR_TDR_Msk             (0x1FFUL << USART_TDR_TDR_Pos)           /*!< 0x000001FF */
+#define USART_TDR_TDR                 USART_TDR_TDR_Msk                        /*!< TDR[8:0] bits (Transmit Data value) */
+
+/*******************  Bit definition for USART_PRESC register  ****************/
+#define USART_PRESC_PRESCALER_Pos    (0U)
+#define USART_PRESC_PRESCALER_Msk    (0xFUL << USART_PRESC_PRESCALER_Pos)      /*!< 0x0000000F */
+#define USART_PRESC_PRESCALER        USART_PRESC_PRESCALER_Msk                 /*!< PRESCALER[3:0] bits (Clock prescaler) */
+#define USART_PRESC_PRESCALER_0      (0x1UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000001 */
+#define USART_PRESC_PRESCALER_1      (0x2UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000002 */
+#define USART_PRESC_PRESCALER_2      (0x4UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000004 */
+#define USART_PRESC_PRESCALER_3      (0x8UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000008 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 VREFBUF                                    */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for VREFBUF_CSR register  ****************/
+#define VREFBUF_CSR_ENVR_Pos    (0U)
+#define VREFBUF_CSR_ENVR_Msk    (0x1UL << VREFBUF_CSR_ENVR_Pos)                /*!< 0x00000001 */
+#define VREFBUF_CSR_ENVR        VREFBUF_CSR_ENVR_Msk                           /*!<Voltage reference buffer enable */
+#define VREFBUF_CSR_HIZ_Pos     (1U)
+#define VREFBUF_CSR_HIZ_Msk     (0x1UL << VREFBUF_CSR_HIZ_Pos)                 /*!< 0x00000002 */
+#define VREFBUF_CSR_HIZ         VREFBUF_CSR_HIZ_Msk                            /*!<High impedance mode             */
+#define VREFBUF_CSR_VRS_Pos     (2U)
+#define VREFBUF_CSR_VRS_Msk     (0x1UL << VREFBUF_CSR_VRS_Pos)                 /*!< 0x00000004 */
+#define VREFBUF_CSR_VRS         VREFBUF_CSR_VRS_Msk                            /*!<Voltage reference scale         */
+#define VREFBUF_CSR_VRR_Pos     (3U)
+#define VREFBUF_CSR_VRR_Msk     (0x1UL << VREFBUF_CSR_VRR_Pos)                 /*!< 0x00000008 */
+#define VREFBUF_CSR_VRR         VREFBUF_CSR_VRR_Msk                            /*!<Voltage reference buffer ready  */
+
+/*******************  Bit definition for VREFBUF_CCR register  ******************/
+#define VREFBUF_CCR_TRIM_Pos    (0U)
+#define VREFBUF_CCR_TRIM_Msk    (0x3FUL << VREFBUF_CCR_TRIM_Pos)               /*!< 0x0000003F */
+#define VREFBUF_CCR_TRIM        VREFBUF_CCR_TRIM_Msk                           /*!<TRIM[5:0] bits (Trimming code)  */
+
+/******************************************************************************/
+/*                                                                            */
+/*                            Window WATCHDOG                                 */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for WWDG_CR register  ********************/
+#define WWDG_CR_T_Pos           (0U)
+#define WWDG_CR_T_Msk           (0x7FUL << WWDG_CR_T_Pos)                      /*!< 0x0000007F */
+#define WWDG_CR_T               WWDG_CR_T_Msk                                  /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
+#define WWDG_CR_T_0             (0x01UL << WWDG_CR_T_Pos)                      /*!< 0x00000001 */
+#define WWDG_CR_T_1             (0x02UL << WWDG_CR_T_Pos)                      /*!< 0x00000002 */
+#define WWDG_CR_T_2             (0x04UL << WWDG_CR_T_Pos)                      /*!< 0x00000004 */
+#define WWDG_CR_T_3             (0x08UL << WWDG_CR_T_Pos)                      /*!< 0x00000008 */
+#define WWDG_CR_T_4             (0x10UL << WWDG_CR_T_Pos)                      /*!< 0x00000010 */
+#define WWDG_CR_T_5             (0x20UL << WWDG_CR_T_Pos)                      /*!< 0x00000020 */
+#define WWDG_CR_T_6             (0x40UL << WWDG_CR_T_Pos)                      /*!< 0x00000040 */
+
+#define WWDG_CR_WDGA_Pos        (7U)
+#define WWDG_CR_WDGA_Msk        (0x1UL << WWDG_CR_WDGA_Pos)                    /*!< 0x00000080 */
+#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               /*!<Activation bit */
+
+/*******************  Bit definition for WWDG_CFR register  *******************/
+#define WWDG_CFR_W_Pos          (0U)
+#define WWDG_CFR_W_Msk          (0x7FUL << WWDG_CFR_W_Pos)                     /*!< 0x0000007F */
+#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 /*!<W[6:0] bits (7-bit window value) */
+#define WWDG_CFR_W_0            (0x01UL << WWDG_CFR_W_Pos)                     /*!< 0x00000001 */
+#define WWDG_CFR_W_1            (0x02UL << WWDG_CFR_W_Pos)                     /*!< 0x00000002 */
+#define WWDG_CFR_W_2            (0x04UL << WWDG_CFR_W_Pos)                     /*!< 0x00000004 */
+#define WWDG_CFR_W_3            (0x08UL << WWDG_CFR_W_Pos)                     /*!< 0x00000008 */
+#define WWDG_CFR_W_4            (0x10UL << WWDG_CFR_W_Pos)                     /*!< 0x00000010 */
+#define WWDG_CFR_W_5            (0x20UL << WWDG_CFR_W_Pos)                     /*!< 0x00000020 */
+#define WWDG_CFR_W_6            (0x40UL << WWDG_CFR_W_Pos)                     /*!< 0x00000040 */
+
+#define WWDG_CFR_WDGTB_Pos      (11U)
+#define WWDG_CFR_WDGTB_Msk      (0x7UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00003800 */
+#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             /*!<WDGTB[2:0] bits (Timer Base) */
+#define WWDG_CFR_WDGTB_0        (0x1UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00000800 */
+#define WWDG_CFR_WDGTB_1        (0x2UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00001000 */
+#define WWDG_CFR_WDGTB_2        (0x4UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00002000 */
+
+#define WWDG_CFR_EWI_Pos        (9U)
+#define WWDG_CFR_EWI_Msk        (0x1UL << WWDG_CFR_EWI_Pos)                    /*!< 0x00000200 */
+#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               /*!<Early Wakeup Interrupt */
+
+/*******************  Bit definition for WWDG_SR register  ********************/
+#define WWDG_SR_EWIF_Pos        (0U)
+#define WWDG_SR_EWIF_Msk        (0x1UL << WWDG_SR_EWIF_Pos)                    /*!< 0x00000001 */
+#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               /*!<Early Wakeup Interrupt Flag */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                Debug MCU                                   */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for DBG_IDCODE register  *************/
+#define DBG_IDCODE_DEV_ID_Pos                          (0U)
+#define DBG_IDCODE_DEV_ID_Msk                          (0xFFFUL << DBG_IDCODE_DEV_ID_Pos)  /*!< 0x00000FFF */
+#define DBG_IDCODE_DEV_ID                              DBG_IDCODE_DEV_ID_Msk
+#define DBG_IDCODE_REV_ID_Pos                          (16U)
+#define DBG_IDCODE_REV_ID_Msk                          (0xFFFFUL << DBG_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
+#define DBG_IDCODE_REV_ID                              DBG_IDCODE_REV_ID_Msk
+
+/********************  Bit definition for DBG_CR register  *****************/
+#define DBG_CR_DBG_STOP_Pos                            (1U)
+#define DBG_CR_DBG_STOP_Msk                            (0x1UL << DBG_CR_DBG_STOP_Pos)      /*!< 0x00000002 */
+#define DBG_CR_DBG_STOP                                DBG_CR_DBG_STOP_Msk
+#define DBG_CR_DBG_STANDBY_Pos                         (2U)
+#define DBG_CR_DBG_STANDBY_Msk                         (0x1UL << DBG_CR_DBG_STANDBY_Pos)   /*!< 0x00000004 */
+#define DBG_CR_DBG_STANDBY                             DBG_CR_DBG_STANDBY_Msk
+
+
+/********************  Bit definition for DBG_APB_FZ1 register  ***********/
+#define DBG_APB_FZ1_DBG_TIM2_STOP_Pos                  (0U)
+#define DBG_APB_FZ1_DBG_TIM2_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */
+#define DBG_APB_FZ1_DBG_TIM2_STOP                      DBG_APB_FZ1_DBG_TIM2_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Pos                  (1U)
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */
+#define DBG_APB_FZ1_DBG_TIM3_STOP                      DBG_APB_FZ1_DBG_TIM3_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM6_STOP_Pos                  (4U)
+#define DBG_APB_FZ1_DBG_TIM6_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM6_STOP_Pos) /*!< 0x00000010 */
+#define DBG_APB_FZ1_DBG_TIM6_STOP                      DBG_APB_FZ1_DBG_TIM6_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM7_STOP_Pos                  (5U)
+#define DBG_APB_FZ1_DBG_TIM7_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM7_STOP_Pos) /*!< 0x00000020 */
+#define DBG_APB_FZ1_DBG_TIM7_STOP                      DBG_APB_FZ1_DBG_TIM7_STOP_Msk
+#define DBG_APB_FZ1_DBG_RTC_STOP_Pos                   (10U)
+#define DBG_APB_FZ1_DBG_RTC_STOP_Msk                   (0x1UL << DBG_APB_FZ1_DBG_RTC_STOP_Pos)  /*!< 0x00000400 */
+#define DBG_APB_FZ1_DBG_RTC_STOP                       DBG_APB_FZ1_DBG_RTC_STOP_Msk
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Pos                  (11U)
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */
+#define DBG_APB_FZ1_DBG_WWDG_STOP                      DBG_APB_FZ1_DBG_WWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Pos                  (12U)
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */
+#define DBG_APB_FZ1_DBG_IWDG_STOP                      DBG_APB_FZ1_DBG_IWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos    (21U)
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk    (0x1UL << DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos) /*!< 0x00200000 */
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP        DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP_Pos                (30U)
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP_Msk                (0x1UL << DBG_APB_FZ1_DBG_LPTIM2_STOP_Pos) /*!< 0x40000000 */
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP                    DBG_APB_FZ1_DBG_LPTIM2_STOP_Msk
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP_Pos                (31U)
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP_Msk                (0x1UL << DBG_APB_FZ1_DBG_LPTIM1_STOP_Pos) /*!< 0x80000000 */
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP                    DBG_APB_FZ1_DBG_LPTIM1_STOP_Msk
+
+/********************  Bit definition for DBG_APB_FZ2 register  ************/
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Pos                  (11U)
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Msk                  (0x1UL << DBG_APB_FZ2_DBG_TIM1_STOP_Pos)  /*!< 0x00000800 */
+#define DBG_APB_FZ2_DBG_TIM1_STOP                      DBG_APB_FZ2_DBG_TIM1_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Pos                 (15U)
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM14_STOP_Pos) /*!< 0x00008000 */
+#define DBG_APB_FZ2_DBG_TIM14_STOP                     DBG_APB_FZ2_DBG_TIM14_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM15_STOP_Pos                 (16U)
+#define DBG_APB_FZ2_DBG_TIM15_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM15_STOP_Pos) /*!< 0x00010000 */
+#define DBG_APB_FZ2_DBG_TIM15_STOP                     DBG_APB_FZ2_DBG_TIM15_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Pos                 (17U)
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM16_STOP_Pos) /*!< 0x00020000 */
+#define DBG_APB_FZ2_DBG_TIM16_STOP                     DBG_APB_FZ2_DBG_TIM16_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Pos                 (18U)
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM17_STOP_Pos) /*!< 0x00040000 */
+#define DBG_APB_FZ2_DBG_TIM17_STOP                     DBG_APB_FZ2_DBG_TIM17_STOP_Msk
+
+
+/** @addtogroup Exported_macros
+  * @{
+  */
+
+/******************************* ADC Instances ********************************/
+#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
+
+#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)
+
+
+
+/******************************** COMP Instances ******************************/
+#define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \
+                                        ((INSTANCE) == COMP2))
+
+#define IS_COMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == COMP12_COMMON)
+
+/******************** COMP Instances with window mode capability **************/
+#define IS_COMP_WINDOWMODE_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \
+                                               ((INSTANCE) == COMP2))
+
+/******************************* CRC Instances ********************************/
+#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
+
+/******************************* DAC Instances ********************************/
+#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)
+
+/******************************** DMA Instances *******************************/
+#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \
+                                       ((INSTANCE) == DMA1_Channel2) || \
+                                       ((INSTANCE) == DMA1_Channel3) || \
+                                       ((INSTANCE) == DMA1_Channel4) || \
+                                       ((INSTANCE) == DMA1_Channel5) || \
+                                       ((INSTANCE) == DMA1_Channel6) || \
+                                       ((INSTANCE) == DMA1_Channel7))
+
+/******************************** DMAMUX Instances ****************************/
+#define IS_DMAMUX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DMAMUX1)
+
+#define IS_DMAMUX_REQUEST_GEN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMAMUX1_RequestGenerator0) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator1) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator2) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator3))
+
+/******************************* GPIO Instances *******************************/
+#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                        ((INSTANCE) == GPIOB) || \
+                                        ((INSTANCE) == GPIOC) || \
+                                        ((INSTANCE) == GPIOD) || \
+                                        ((INSTANCE) == GPIOF))
+/******************************* GPIO AF Instances ****************************/
+#define IS_GPIO_AF_INSTANCE(INSTANCE)   IS_GPIO_ALL_INSTANCE(INSTANCE)
+
+/**************************** GPIO Lock Instances *****************************/
+#define IS_GPIO_LOCK_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                         ((INSTANCE) == GPIOB) || \
+                                         ((INSTANCE) == GPIOC))
+
+/******************************** I2C Instances *******************************/
+#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
+                                       ((INSTANCE) == I2C2))
+
+
+/****************************** RTC Instances *********************************/
+#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)
+
+/****************************** SMBUS Instances *******************************/
+#define IS_SMBUS_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))
+
+/****************************** WAKEUP_FROMSTOP Instances *******************************/
+#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))
+
+/******************************** SPI Instances *******************************/
+#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
+                                       ((INSTANCE) == SPI2))
+
+/******************************** SPI Instances *******************************/
+#define IS_I2S_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == SPI1)
+
+/****************** LPTIM Instances : All supported instances *****************/
+#define IS_LPTIM_INSTANCE(INSTANCE)     (((INSTANCE) == LPTIM1) || \
+                                         ((INSTANCE) == LPTIM2))
+
+/****************** LPTIM Instances : All supported instances *****************/
+#define IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)
+
+/****************** TIM Instances : All supported instances *******************/
+#define IS_TIM_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM6)   || \
+                                         ((INSTANCE) == TIM7)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 32 bits counter ****************/
+#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) ((INSTANCE) == TIM2)
+
+/****************** TIM Instances : supporting the break function *************/
+#define IS_TIM_BREAK_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \
+                                            ((INSTANCE) == TIM15)   || \
+                                            ((INSTANCE) == TIM16)   || \
+                                            ((INSTANCE) == TIM17))
+
+/************** TIM Instances : supporting Break source selection *************/
+#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                               ((INSTANCE) == TIM15)  || \
+                                               ((INSTANCE) == TIM16)  || \
+                                               ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 2 break inputs *****************/
+#define IS_TIM_BKIN2_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/************* TIM Instances : at least 1 capture/compare channel *************/
+#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : at least 2 capture/compare channels *************/
+#define IS_TIM_CC2_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM15))
+
+/************ TIM Instances : at least 3 capture/compare channels *************/
+#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3))
+
+/************ TIM Instances : at least 4 capture/compare channels *************/
+#define IS_TIM_CC4_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : at least 5 capture/compare channels *******/
+#define IS_TIM_CC5_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : at least 6 capture/compare channels *******/
+#define IS_TIM_CC6_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.COMDE) *******/
+#define IS_TIM_CCDMA_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : DMA requests generation (TIMx_DIER.UDE) ***/
+#define IS_TIM_DMA_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM6)   || \
+                                            ((INSTANCE) == TIM7)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.CCxDE) *******/
+#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM14)  || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************** TIM Instances : DMA burst feature ***********************/
+#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************* TIM Instances : output(s) available **********************/
+#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
+    ((((INSTANCE) == TIM1) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4) ||          \
+      ((CHANNEL) == TIM_CHANNEL_5) ||          \
+      ((CHANNEL) == TIM_CHANNEL_6)))           \
+     ||                                        \
+     (((INSTANCE) == TIM2) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM3) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM14) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM15) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2)))           \
+     ||                                        \
+     (((INSTANCE) == TIM16) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM17) &&                 \
+      (((CHANNEL) == TIM_CHANNEL_1))))
+
+/****************** TIM Instances : supporting complementary output(s) ********/
+#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
+   ((((INSTANCE) == TIM1) &&                    \
+     (((CHANNEL) == TIM_CHANNEL_1) ||           \
+      ((CHANNEL) == TIM_CHANNEL_2) ||           \
+      ((CHANNEL) == TIM_CHANNEL_3)))            \
+    ||                                          \
+    (((INSTANCE) == TIM15) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1))              \
+    ||                                          \
+    (((INSTANCE) == TIM16) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1))              \
+    ||                                          \
+    (((INSTANCE) == TIM17) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1)))
+
+/****************** TIM Instances : supporting clock division *****************/
+#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)    || \
+                                                    ((INSTANCE) == TIM2)    || \
+                                                    ((INSTANCE) == TIM3)    || \
+                                                    ((INSTANCE) == TIM14)   || \
+                                                    ((INSTANCE) == TIM15)   || \
+                                                    ((INSTANCE) == TIM16)   || \
+                                                    ((INSTANCE) == TIM17))
+
+/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/
+#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/
+#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting combined 3-phase PWM mode ******/
+#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : supporting commutation event generation ***/
+#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                     ((INSTANCE) == TIM15)  || \
+                                                     ((INSTANCE) == TIM16)  || \
+                                                     ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting counting mode selection ********/
+#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting encoder interface **************/
+#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                      ((INSTANCE) == TIM2)  || \
+                                                      ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting Hall sensor interface **********/
+#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                         ((INSTANCE) == TIM2)   || \
+                                                         ((INSTANCE) == TIM3))
+
+/**************** TIM Instances : external trigger input available ************/
+#define IS_TIM_ETR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3))
+
+/************* TIM Instances : supporting ETR source selection ***************/
+#define IS_TIM_ETRSEL_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                             ((INSTANCE) == TIM2)  || \
+                                             ((INSTANCE) == TIM3))
+
+/****** TIM Instances : Master mode available (TIMx_CR2.MMS available )********/
+#define IS_TIM_MASTER_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM6)  || \
+                                            ((INSTANCE) == TIM7)  || \
+                                            ((INSTANCE) == TIM15))
+
+/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
+#define IS_TIM_SLAVE_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting OCxREF clear *******************/
+#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \
+                                                       ((INSTANCE) == TIM2) || \
+                                                       ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting bitfield OCCS in SMCR register *******************/
+#define IS_TIM_OCCS_INSTANCE(INSTANCE)                (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM2)  || \
+                                                       ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : remapping capability **********************/
+#define IS_TIM_REMAP_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting repetition counter *************/
+#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM15) || \
+                                                       ((INSTANCE) == TIM16) || \
+                                                       ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/
+#define IS_TIM_TRGO2_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************* TIM Instances : Timer input XOR function *****************/
+#define IS_TIM_XOR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM15))
+
+/******************* TIM Instances : Timer input selection ********************/
+#define IS_TIM_TISEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : Advanced timers  ********************************/
+#define IS_TIM_ADVANCED_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************** UART Instances : Asynchronous mode **********************/
+#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                    ((INSTANCE) == USART2))
+
+/******************** USART Instances : Synchronous mode **********************/
+#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                     ((INSTANCE) == USART2))
+/****************** UART Instances : Hardware Flow control ********************/
+#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                           ((INSTANCE) == USART2) || \
+                                           ((INSTANCE) == LPUART1))
+
+/********************* USART Instances : Smard card mode ***********************/
+#define IS_SMARTCARD_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
+/****************** UART Instances : Auto Baud Rate detection ****************/
+#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
+/******************** UART Instances : Half-Duplex mode **********************/
+#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                 ((INSTANCE) == USART2) || \
+                                                 ((INSTANCE) == LPUART1))
+
+/******************** UART Instances : LIN mode **********************/
+#define IS_UART_LIN_INSTANCE(INSTANCE)   ((INSTANCE) == USART1)
+/******************** UART Instances : Wake-up from Stop mode **********************/
+#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                      ((INSTANCE) == LPUART1))
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \
+                                                      ((INSTANCE) == USART2) || \
+                                                      ((INSTANCE) == LPUART1))
+
+/****************** UART Instances : SPI Slave selection mode ***************/
+#define IS_UART_SPI_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                              ((INSTANCE) == USART2))
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_FIFO_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \
+                                             ((INSTANCE) == LPUART1))
+
+/*********************** UART Instances : IRDA mode ***************************/
+#define IS_IRDA_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
+
+/******************** LPUART Instance *****************************************/
+#define IS_LPUART_INSTANCE(INSTANCE)    ((INSTANCE) == LPUART1)
+
+/****************************** IWDG Instances ********************************/
+#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)
+
+/****************************** WWDG Instances ********************************/
+#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)
+
+
+/**
+  * @}
+  */
+
+ /**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* STM32G051xx_H */
+
+/**
+  * @}
+  */
+
+  /**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g061xx.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g061xx.h
new file mode 100644
index 0000000..d252527
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g061xx.h
@@ -0,0 +1,8719 @@
+/**
+  ******************************************************************************
+  * @file    stm32g061xx.h
+  * @author  MCD Application Team
+  * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer Header File.
+  *          This file contains all the peripheral register's definitions, bits
+  *          definitions and memory mapping for stm32g061xx devices.
+  *
+  *          This file contains:
+  *           - Data structures and the address mapping for all peripherals
+  *           - Peripheral's registers declarations and bits definition
+  *           - Macros to access peripheral's registers hardware
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+/** @addtogroup CMSIS_Device
+  * @{
+  */
+
+/** @addtogroup stm32g061xx
+  * @{
+  */
+
+#ifndef STM32G061xx_H
+#define STM32G061xx_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif /* __cplusplus */
+
+/** @addtogroup Configuration_section_for_CMSIS
+  * @{
+  */
+
+/**
+  * @brief Configuration of the Cortex-M0+ Processor and Core Peripherals
+   */
+#define __CM0PLUS_REV             0U /*!< Core Revision r0p0                            */
+#define __MPU_PRESENT             1U /*!< STM32G0xx  provides an MPU                    */
+#define __VTOR_PRESENT            1U /*!< Vector  Table  Register supported             */
+#define __NVIC_PRIO_BITS          2U /*!< STM32G0xx uses 2 Bits for the Priority Levels */
+#define __Vendor_SysTickConfig    0U /*!< Set to 1 if different SysTick Config is used  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_interrupt_number_definition
+  * @{
+  */
+
+/**
+ * @brief stm32g061xx Interrupt Number Definition, according to the selected device
+ *        in @ref Library_configuration_section
+ */
+
+/*!< Interrupt Number Definition */
+typedef enum
+{
+/******  Cortex-M0+ Processor Exceptions Numbers ***************************************************************/
+  NonMaskableInt_IRQn         = -14,    /*!< 2 Non Maskable Interrupt                                          */
+  HardFault_IRQn              = -13,    /*!< 3 Cortex-M Hard Fault Interrupt                                   */
+  SVC_IRQn                    = -5,     /*!< 11 Cortex-M SV Call Interrupt                                     */
+  PendSV_IRQn                 = -2,     /*!< 14 Cortex-M Pend SV Interrupt                                     */
+  SysTick_IRQn                = -1,     /*!< 15 Cortex-M System Tick Interrupt                                 */
+/******  STM32G0xxxx specific Interrupt Numbers ****************************************************************/
+  WWDG_IRQn                   = 0,      /*!< Window WatchDog Interrupt                                         */
+  PVD_IRQn                    = 1,      /*!< PVD through EXTI line 16                                          */
+  RTC_TAMP_IRQn               = 2,      /*!< RTC interrupt through the EXTI line 19 & 21                       */
+  FLASH_IRQn                  = 3,      /*!< FLASH global Interrupt                                            */
+  RCC_IRQn                    = 4,      /*!< RCC global Interrupt                                              */
+  EXTI0_1_IRQn                = 5,      /*!< EXTI 0 and 1 Interrupts                                           */
+  EXTI2_3_IRQn                = 6,      /*!< EXTI Line 2 and 3 Interrupts                                      */
+  EXTI4_15_IRQn               = 7,      /*!< EXTI Line 4 to 15 Interrupts                                      */
+  DMA1_Channel1_IRQn          = 9,      /*!< DMA1 Channel 1 Interrupt                                          */
+  DMA1_Channel2_3_IRQn        = 10,     /*!< DMA1 Channel 2 and Channel 3 Interrupts                           */
+  DMA1_Ch4_7_DMAMUX1_OVR_IRQn = 11,     /*!< DMA1 Channel 4 to Channel 7 and DMAMUX1 Overrun Interrupts        */
+  ADC1_COMP_IRQn              = 12,     /*!< ADC1, COMP1 and COMP2 Interrupts (combined with EXTI 17 & 18)     */
+  TIM1_BRK_UP_TRG_COM_IRQn    = 13,     /*!< TIM1 Break, Update, Trigger and Commutation Interrupts            */
+  TIM1_CC_IRQn                = 14,     /*!< TIM1 Capture Compare Interrupt                                    */
+  TIM2_IRQn                   = 15,     /*!< TIM2 Interrupt                                                    */
+  TIM3_IRQn                   = 16,     /*!< TIM3 global Interrupt                                             */
+  TIM6_DAC_LPTIM1_IRQn        = 17,     /*!< TIM6, DAC and LPTIM1 global Interrupts                            */
+  TIM7_LPTIM2_IRQn            = 18,     /*!< TIM7 and LPTIM2 global Interrupt                                  */
+  TIM14_IRQn                  = 19,     /*!< TIM14 global Interrupt                                            */
+  TIM15_IRQn                  = 20,     /*!< TIM15 global Interrupt                                            */
+  TIM16_IRQn                  = 21,     /*!< TIM16 global Interrupt                                            */
+  TIM17_IRQn                  = 22,     /*!< TIM17 global Interrupt                                            */
+  I2C1_IRQn                   = 23,     /*!< I2C1 Interrupt  (combined with EXTI 23)                           */
+  I2C2_IRQn                   = 24,     /*!< I2C2 Interrupt                                                    */
+  SPI1_IRQn                   = 25,     /*!< SPI1/I2S1 Interrupt                                               */
+  SPI2_IRQn                   = 26,     /*!< SPI2 Interrupt                                                    */
+  USART1_IRQn                 = 27,     /*!< USART1 Interrupt                                                  */
+  USART2_IRQn                 = 28,     /*!< USART2 Interrupt                                                  */
+  LPUART1_IRQn                = 29,     /*!< LPUART1 globlal Interrupts (combined with EXTI 28)                 */
+  AES_RNG_IRQn                = 31,     /*!< AES & RNG Interrupt                                                */
+} IRQn_Type;
+
+/**
+  * @}
+  */
+
+#include "core_cm0plus.h"               /* Cortex-M0+ processor and core peripherals */
+#include "system_stm32g0xx.h"
+#include <stdint.h>
+
+/** @addtogroup Peripheral_registers_structures
+  * @{
+  */
+
+/**
+  * @brief Analog to Digital Converter
+  */
+typedef struct
+{
+  __IO uint32_t ISR;          /*!< ADC interrupt and status register,             Address offset: 0x00 */
+  __IO uint32_t IER;          /*!< ADC interrupt enable register,                 Address offset: 0x04 */
+  __IO uint32_t CR;           /*!< ADC control register,                          Address offset: 0x08 */
+  __IO uint32_t CFGR1;        /*!< ADC configuration register 1,                  Address offset: 0x0C */
+  __IO uint32_t CFGR2;        /*!< ADC configuration register 2,                  Address offset: 0x10 */
+  __IO uint32_t SMPR;         /*!< ADC sampling time register,                    Address offset: 0x14 */
+       uint32_t RESERVED1;    /*!< Reserved,                                                      0x18 */
+       uint32_t RESERVED2;    /*!< Reserved,                                                      0x1C */
+  __IO uint32_t TR1;          /*!< ADC analog watchdog 1 threshold register,      Address offset: 0x20 */
+  __IO uint32_t TR2;          /*!< ADC analog watchdog 2 threshold register,      Address offset: 0x24 */
+  __IO uint32_t CHSELR;       /*!< ADC group regular sequencer register,          Address offset: 0x28 */
+  __IO uint32_t TR3;          /*!< ADC analog watchdog 3 threshold register,      Address offset: 0x2C */
+       uint32_t RESERVED3[4]; /*!< Reserved,                                               0x30 - 0x3C */
+  __IO uint32_t DR;           /*!< ADC group regular data register,               Address offset: 0x40 */
+       uint32_t RESERVED4[23];/*!< Reserved,                                               0x44 - 0x9C */
+  __IO uint32_t AWD2CR;       /*!< ADC analog watchdog 2 configuration register,  Address offset: 0xA0 */
+  __IO uint32_t AWD3CR;       /*!< ADC analog watchdog 3 configuration register,  Address offset: 0xA4 */
+       uint32_t RESERVED5[3]; /*!< Reserved,                                               0xA8 - 0xB0 */
+  __IO uint32_t CALFACT;      /*!< ADC Calibration factor register,               Address offset: 0xB4 */
+} ADC_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t CCR;          /*!< ADC common configuration register,             Address offset: ADC1 base address + 0x308 */
+} ADC_Common_TypeDef;
+
+
+
+/**
+  * @brief Comparator
+  */
+typedef struct
+{
+  __IO uint32_t CSR;         /*!< COMP control and status register,                                                 Address offset: 0x00 */
+} COMP_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t CSR_ODD;    /*!< COMP control and status register located in register of comparator instance odd, used for bits common to several COMP instances, Address offset: 0x00 */
+  __IO uint32_t CSR_EVEN;   /*!< COMP control and status register located in register of comparator instance even, used for bits common to several COMP instances, Address offset: 0x04 */
+} COMP_Common_TypeDef;
+
+/**
+  * @brief CRC calculation unit
+  */
+typedef struct
+{
+  __IO uint32_t DR;             /*!< CRC Data register,                         Address offset: 0x00 */
+  __IO uint32_t IDR;            /*!< CRC Independent data register,             Address offset: 0x04 */
+  __IO uint32_t CR;             /*!< CRC Control register,                      Address offset: 0x08 */
+       uint32_t RESERVED1;      /*!< Reserved,                                                  0x0C */
+  __IO uint32_t INIT;           /*!< Initial CRC value register,                Address offset: 0x10 */
+  __IO uint32_t POL;            /*!< CRC polynomial register,                   Address offset: 0x14 */
+} CRC_TypeDef;
+
+/**
+  * @brief Digital to Analog Converter
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< DAC control register,                                    Address offset: 0x00 */
+  __IO uint32_t SWTRIGR;     /*!< DAC software trigger register,                           Address offset: 0x04 */
+  __IO uint32_t DHR12R1;     /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
+  __IO uint32_t DHR12L1;     /*!< DAC channel1 12-bit left aligned data holding register,  Address offset: 0x0C */
+  __IO uint32_t DHR8R1;      /*!< DAC channel1 8-bit right aligned data holding register,  Address offset: 0x10 */
+  __IO uint32_t DHR12R2;     /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */
+  __IO uint32_t DHR12L2;     /*!< DAC channel2 12-bit left aligned data holding register,  Address offset: 0x18 */
+  __IO uint32_t DHR8R2;      /*!< DAC channel2 8-bit right-aligned data holding register,  Address offset: 0x1C */
+  __IO uint32_t DHR12RD;     /*!< Dual DAC 12-bit right-aligned data holding register,     Address offset: 0x20 */
+  __IO uint32_t DHR12LD;     /*!< DUAL DAC 12-bit left aligned data holding register,      Address offset: 0x24 */
+  __IO uint32_t DHR8RD;      /*!< DUAL DAC 8-bit right aligned data holding register,      Address offset: 0x28 */
+  __IO uint32_t DOR1;        /*!< DAC channel1 data output register,                       Address offset: 0x2C */
+  __IO uint32_t DOR2;        /*!< DAC channel2 data output register,                       Address offset: 0x30 */
+  __IO uint32_t SR;          /*!< DAC status register,                                     Address offset: 0x34 */
+  __IO uint32_t CCR;         /*!< DAC calibration control register,                        Address offset: 0x38 */
+  __IO uint32_t MCR;         /*!< DAC mode control register,                               Address offset: 0x3C */
+  __IO uint32_t SHSR1;       /*!< DAC Sample and Hold sample time register 1,              Address offset: 0x40 */
+  __IO uint32_t SHSR2;       /*!< DAC Sample and Hold sample time register 2,              Address offset: 0x44 */
+  __IO uint32_t SHHR;        /*!< DAC Sample and Hold hold time register,                  Address offset: 0x48 */
+  __IO uint32_t SHRR;        /*!< DAC Sample and Hold refresh time register,               Address offset: 0x4C */
+} DAC_TypeDef;
+
+/**
+  * @brief Debug MCU
+  */
+typedef struct
+{
+  __IO uint32_t IDCODE;      /*!< MCU device ID code,              Address offset: 0x00 */
+  __IO uint32_t CR;          /*!< Debug configuration register,    Address offset: 0x04 */
+  __IO uint32_t APBFZ1;      /*!< Debug APB freeze register 1,     Address offset: 0x08 */
+  __IO uint32_t APBFZ2;      /*!< Debug APB freeze register 2,     Address offset: 0x0C */
+} DBG_TypeDef;
+
+/**
+  * @brief DMA Controller
+  */
+typedef struct
+{
+  __IO uint32_t CCR;         /*!< DMA channel x configuration register        */
+  __IO uint32_t CNDTR;       /*!< DMA channel x number of data register       */
+  __IO uint32_t CPAR;        /*!< DMA channel x peripheral address register   */
+  __IO uint32_t CMAR;        /*!< DMA channel x memory address register       */
+} DMA_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t ISR;         /*!< DMA interrupt status register,                 Address offset: 0x00 */
+  __IO uint32_t IFCR;        /*!< DMA interrupt flag clear register,             Address offset: 0x04 */
+} DMA_TypeDef;
+
+/**
+  * @brief DMA Multiplexer
+  */
+typedef struct
+{
+  __IO uint32_t   CCR;       /*!< DMA Multiplexer Channel x Control Register    Address offset: 0x0004 * (channel x) */
+}DMAMUX_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   CSR;       /*!< DMA Channel Status Register                    Address offset: 0x0080   */
+  __IO uint32_t   CFR;       /*!< DMA Channel Clear Flag Register                Address offset: 0x0084   */
+}DMAMUX_ChannelStatus_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGCR;        /*!< DMA Request Generator x Control Register     Address offset: 0x0100 + 0x0004 * (Req Gen x) */
+}DMAMUX_RequestGen_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGSR;        /*!< DMA Request Generator Status Register        Address offset: 0x0140   */
+  __IO uint32_t   RGCFR;       /*!< DMA Request Generator Clear Flag Register    Address offset: 0x0144   */
+}DMAMUX_RequestGenStatus_TypeDef;
+
+/**
+  * @brief Asynch Interrupt/Event Controller (EXTI)
+  */
+typedef struct
+{
+  __IO uint32_t RTSR1;          /*!< EXTI Rising Trigger Selection Register 1,        Address offset:   0x00 */
+  __IO uint32_t FTSR1;          /*!< EXTI Falling Trigger Selection Register 1,       Address offset:   0x04 */
+  __IO uint32_t SWIER1;         /*!< EXTI Software Interrupt event Register 1,        Address offset:   0x08 */
+  __IO uint32_t RPR1;           /*!< EXTI Rising Pending Register 1,                  Address offset:   0x0C */
+  __IO uint32_t FPR1;           /*!< EXTI Falling Pending Register 1,                 Address offset:   0x10 */
+       uint32_t RESERVED1[3];   /*!< Reserved 1,                                                0x14 -- 0x1C */
+       uint32_t RESERVED2[5];   /*!< Reserved 2,                                                0x20 -- 0x30 */
+       uint32_t RESERVED3[11];  /*!< Reserved 3,                                                0x34 -- 0x5C */
+  __IO uint32_t EXTICR[4];      /*!< EXTI External Interrupt Configuration Register,            0x60 -- 0x6C */
+       uint32_t RESERVED4[4];   /*!< Reserved 4,                                                0x70 -- 0x7C */
+  __IO uint32_t IMR1;           /*!< EXTI Interrupt Mask Register 1,                  Address offset:   0x80 */
+  __IO uint32_t EMR1;           /*!< EXTI Event Mask Register 1,                      Address offset:   0x84 */
+} EXTI_TypeDef;
+
+/**
+  * @brief FLASH Registers
+  */
+typedef struct
+{
+  __IO uint32_t ACR;          /*!< FLASH Access Control register,                     Address offset: 0x00 */
+       uint32_t RESERVED1;    /*!< Reserved1,                                         Address offset: 0x04 */
+  __IO uint32_t KEYR;         /*!< FLASH Key register,                                Address offset: 0x08 */
+  __IO uint32_t OPTKEYR;      /*!< FLASH Option Key register,                         Address offset: 0x0C */
+  __IO uint32_t SR;           /*!< FLASH Status register,                             Address offset: 0x10 */
+  __IO uint32_t CR;           /*!< FLASH Control register,                            Address offset: 0x14 */
+  __IO uint32_t ECCR;         /*!< FLASH ECC register,                                Address offset: 0x18 */
+       uint32_t RESERVED2;    /*!< Reserved2,                                         Address offset: 0x1C */
+  __IO uint32_t OPTR;         /*!< FLASH Option register,                             Address offset: 0x20 */
+  __IO uint32_t PCROP1ASR;    /*!< FLASH Bank PCROP area A Start address register,    Address offset: 0x24 */
+  __IO uint32_t PCROP1AER;    /*!< FLASH Bank PCROP area A End address register,      Address offset: 0x28 */
+  __IO uint32_t WRP1AR;       /*!< FLASH Bank WRP area A address register,            Address offset: 0x2C */
+  __IO uint32_t WRP1BR;       /*!< FLASH Bank WRP area B address register,            Address offset: 0x30 */
+  __IO uint32_t PCROP1BSR;    /*!< FLASH Bank PCROP area B Start address register,    Address offset: 0x34 */
+  __IO uint32_t PCROP1BER;    /*!< FLASH Bank PCROP area B End address register,      Address offset: 0x38 */
+       uint32_t RESERVED8[17];/*!< Reserved8,                                         Address offset: 0x3C--0x7C */
+  __IO uint32_t SECR;         /*!< FLASH security register ,                          Address offset: 0x80 */
+} FLASH_TypeDef;
+
+/**
+  * @brief General Purpose I/O
+  */
+typedef struct
+{
+  __IO uint32_t MODER;       /*!< GPIO port mode register,               Address offset: 0x00      */
+  __IO uint32_t OTYPER;      /*!< GPIO port output type register,        Address offset: 0x04      */
+  __IO uint32_t OSPEEDR;     /*!< GPIO port output speed register,       Address offset: 0x08      */
+  __IO uint32_t PUPDR;       /*!< GPIO port pull-up/pull-down register,  Address offset: 0x0C      */
+  __IO uint32_t IDR;         /*!< GPIO port input data register,         Address offset: 0x10      */
+  __IO uint32_t ODR;         /*!< GPIO port output data register,        Address offset: 0x14      */
+  __IO uint32_t BSRR;        /*!< GPIO port bit set/reset  register,     Address offset: 0x18      */
+  __IO uint32_t LCKR;        /*!< GPIO port configuration lock register, Address offset: 0x1C      */
+  __IO uint32_t AFR[2];      /*!< GPIO alternate function registers,     Address offset: 0x20-0x24 */
+  __IO uint32_t BRR;         /*!< GPIO Bit Reset register,               Address offset: 0x28      */
+} GPIO_TypeDef;
+
+
+/**
+  * @brief Inter-integrated Circuit Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< I2C Control register 1,            Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< I2C Control register 2,            Address offset: 0x04 */
+  __IO uint32_t OAR1;        /*!< I2C Own address 1 register,        Address offset: 0x08 */
+  __IO uint32_t OAR2;        /*!< I2C Own address 2 register,        Address offset: 0x0C */
+  __IO uint32_t TIMINGR;     /*!< I2C Timing register,               Address offset: 0x10 */
+  __IO uint32_t TIMEOUTR;    /*!< I2C Timeout register,              Address offset: 0x14 */
+  __IO uint32_t ISR;         /*!< I2C Interrupt and status register, Address offset: 0x18 */
+  __IO uint32_t ICR;         /*!< I2C Interrupt clear register,      Address offset: 0x1C */
+  __IO uint32_t PECR;        /*!< I2C PEC register,                  Address offset: 0x20 */
+  __IO uint32_t RXDR;        /*!< I2C Receive data register,         Address offset: 0x24 */
+  __IO uint32_t TXDR;        /*!< I2C Transmit data register,        Address offset: 0x28 */
+} I2C_TypeDef;
+
+/**
+  * @brief Independent WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t KR;          /*!< IWDG Key register,       Address offset: 0x00 */
+  __IO uint32_t PR;          /*!< IWDG Prescaler register, Address offset: 0x04 */
+  __IO uint32_t RLR;         /*!< IWDG Reload register,    Address offset: 0x08 */
+  __IO uint32_t SR;          /*!< IWDG Status register,    Address offset: 0x0C */
+  __IO uint32_t WINR;        /*!< IWDG Window register,    Address offset: 0x10 */
+} IWDG_TypeDef;
+
+/**
+  * @brief LPTIMER
+  */
+typedef struct
+{
+  __IO uint32_t ISR;              /*!< LPTIM Interrupt and Status register,                Address offset: 0x00 */
+  __IO uint32_t ICR;              /*!< LPTIM Interrupt Clear register,                     Address offset: 0x04 */
+  __IO uint32_t IER;              /*!< LPTIM Interrupt Enable register,                    Address offset: 0x08 */
+  __IO uint32_t CFGR;             /*!< LPTIM Configuration register,                       Address offset: 0x0C */
+  __IO uint32_t CR;               /*!< LPTIM Control register,                             Address offset: 0x10 */
+  __IO uint32_t CMP;              /*!< LPTIM Compare register,                             Address offset: 0x14 */
+  __IO uint32_t ARR;              /*!< LPTIM Autoreload register,                          Address offset: 0x18 */
+  __IO uint32_t CNT;              /*!< LPTIM Counter register,                             Address offset: 0x1C */
+  __IO uint32_t RESERVED1;        /*!< Reserved1,                                          Address offset: 0x20 */
+  __IO uint32_t CFGR2;            /*!< LPTIM Option register,                              Address offset: 0x24 */
+} LPTIM_TypeDef;
+
+
+/**
+  * @brief Power Control
+  */
+typedef struct
+{
+  __IO uint32_t CR1;          /*!< PWR Power Control Register 1,                     Address offset: 0x00 */
+  __IO uint32_t CR2;          /*!< PWR Power Control Register 2,                     Address offset: 0x04 */
+  __IO uint32_t CR3;          /*!< PWR Power Control Register 3,                     Address offset: 0x08 */
+  __IO uint32_t CR4;          /*!< PWR Power Control Register 4,                     Address offset: 0x0C */
+  __IO uint32_t SR1;          /*!< PWR Power Status Register 1,                      Address offset: 0x10 */
+  __IO uint32_t SR2;          /*!< PWR Power Status Register 2,                      Address offset: 0x14 */
+  __IO uint32_t SCR;          /*!< PWR Power Status Clear Register,                  Address offset: 0x18 */
+       uint32_t RESERVED1;    /*!< Reserved,                                         Address offset: 0x1C */
+  __IO uint32_t PUCRA;        /*!< PWR Pull-Up Control Register of port A,           Address offset: 0x20 */
+  __IO uint32_t PDCRA;        /*!< PWR Pull-Down Control Register of port A,         Address offset: 0x24 */
+  __IO uint32_t PUCRB;        /*!< PWR Pull-Up Control Register of port B,           Address offset: 0x28 */
+  __IO uint32_t PDCRB;        /*!< PWR Pull-Down Control Register of port B,         Address offset: 0x2C */
+  __IO uint32_t PUCRC;        /*!< PWR Pull-Up Control Register of port C,           Address offset: 0x30 */
+  __IO uint32_t PDCRC;        /*!< PWR Pull-Down Control Register of port C,         Address offset: 0x34 */
+  __IO uint32_t PUCRD;        /*!< PWR Pull-Up Control Register of port D,           Address offset: 0x38 */
+  __IO uint32_t PDCRD;        /*!< PWR Pull-Down Control Register of port D,         Address offset: 0x3C */
+       uint32_t RESERVED2;    /*!< Reserved,                                         Address offset: 0x40 */
+       uint32_t RESERVED3;    /*!< Reserved,                                         Address offset: 0x44 */
+  __IO uint32_t PUCRF;        /*!< PWR Pull-Up Control Register of port F,           Address offset: 0x48 */
+  __IO uint32_t PDCRF;        /*!< PWR Pull-Down Control Register of port F,         Address offset: 0x4C */
+} PWR_TypeDef;
+
+/**
+  * @brief Reset and Clock Control
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< RCC Clock Sources Control Register,                                     Address offset: 0x00 */
+  __IO uint32_t ICSCR;       /*!< RCC Internal Clock Sources Calibration Register,                        Address offset: 0x04 */
+  __IO uint32_t CFGR;        /*!< RCC Regulated Domain Clocks Configuration Register,                     Address offset: 0x08 */
+  __IO uint32_t PLLCFGR;     /*!< RCC System PLL configuration Register,                                  Address offset: 0x0C */
+  __IO uint32_t RESERVED0;   /*!< Reserved,                                                               Address offset: 0x10 */
+  __IO uint32_t RESERVED1;   /*!< Reserved,                                                               Address offset: 0x14 */
+  __IO uint32_t CIER;        /*!< RCC Clock Interrupt Enable Register,                                    Address offset: 0x18 */
+  __IO uint32_t CIFR;        /*!< RCC Clock Interrupt Flag Register,                                      Address offset: 0x1C */
+  __IO uint32_t CICR;        /*!< RCC Clock Interrupt Clear Register,                                     Address offset: 0x20 */
+  __IO uint32_t IOPRSTR;     /*!< RCC IO port reset register,                                             Address offset: 0x24 */
+  __IO uint32_t AHBRSTR;     /*!< RCC AHB peripherals reset register,                                     Address offset: 0x28 */
+  __IO uint32_t APBRSTR1;    /*!< RCC APB peripherals reset register 1,                                   Address offset: 0x2C */
+  __IO uint32_t APBRSTR2;    /*!< RCC APB peripherals reset register 2,                                   Address offset: 0x30 */
+  __IO uint32_t IOPENR;      /*!< RCC IO port enable register,                                            Address offset: 0x34 */
+  __IO uint32_t AHBENR;      /*!< RCC AHB peripherals clock enable register,                              Address offset: 0x38 */
+  __IO uint32_t APBENR1;     /*!< RCC APB peripherals clock enable register1,                             Address offset: 0x3C */
+  __IO uint32_t APBENR2;     /*!< RCC APB peripherals clock enable register2,                             Address offset: 0x40 */
+  __IO uint32_t IOPSMENR;    /*!< RCC IO port clocks enable in sleep mode register,                       Address offset: 0x44 */
+  __IO uint32_t AHBSMENR;    /*!< RCC AHB peripheral clocks enable in sleep mode register,                Address offset: 0x48 */
+  __IO uint32_t APBSMENR1;   /*!< RCC APB peripheral clocks enable in sleep mode register1,               Address offset: 0x4C */
+  __IO uint32_t APBSMENR2;   /*!< RCC APB peripheral clocks enable in sleep mode register2,               Address offset: 0x50 */
+  __IO uint32_t CCIPR;       /*!< RCC Peripherals Independent Clocks Configuration Register,              Address offset: 0x54 */
+  __IO uint32_t RESERVED2;   /*!< Reserved,                                                               Address offset: 0x58 */
+  __IO uint32_t BDCR;        /*!< RCC Backup Domain Control Register,                                     Address offset: 0x5C */
+  __IO uint32_t CSR;         /*!< RCC Unregulated Domain Clock Control and Status Register,               Address offset: 0x60 */
+} RCC_TypeDef;
+
+/**
+  * @brief Real-Time Clock
+  */
+typedef struct
+{
+  __IO uint32_t TR;          /*!< RTC time register,                                         Address offset: 0x00 */
+  __IO uint32_t DR;          /*!< RTC date register,                                         Address offset: 0x04 */
+  __IO uint32_t SSR;         /*!< RTC sub second register,                                   Address offset: 0x08 */
+  __IO uint32_t ICSR;        /*!< RTC initialization control and status register,            Address offset: 0x0C */
+  __IO uint32_t PRER;        /*!< RTC prescaler register,                                    Address offset: 0x10 */
+  __IO uint32_t WUTR;        /*!< RTC wakeup timer register,                                 Address offset: 0x14 */
+  __IO uint32_t CR;          /*!< RTC control register,                                      Address offset: 0x18 */
+       uint32_t RESERVED0;   /*!< Reserved                                                   Address offset: 0x1C */
+       uint32_t RESERVED1;   /*!< Reserved                                                   Address offset: 0x20 */
+  __IO uint32_t WPR;         /*!< RTC write protection register,                             Address offset: 0x24 */
+  __IO uint32_t CALR;        /*!< RTC calibration register,                                  Address offset: 0x28 */
+  __IO uint32_t SHIFTR;      /*!< RTC shift control register,                                Address offset: 0x2C */
+  __IO uint32_t TSTR;        /*!< RTC time stamp time register,                              Address offset: 0x30 */
+  __IO uint32_t TSDR;        /*!< RTC time stamp date register,                              Address offset: 0x34 */
+  __IO uint32_t TSSSR;       /*!< RTC time-stamp sub second register,                        Address offset: 0x38 */
+       uint32_t RESERVED2;   /*!< Reserved                                                   Address offset: 0x1C */
+  __IO uint32_t ALRMAR;      /*!< RTC alarm A register,                                      Address offset: 0x40 */
+  __IO uint32_t ALRMASSR;    /*!< RTC alarm A sub second register,                           Address offset: 0x44 */
+  __IO uint32_t ALRMBR;      /*!< RTC alarm B register,                                      Address offset: 0x48 */
+  __IO uint32_t ALRMBSSR;    /*!< RTC alarm B sub second register,                           Address offset: 0x4C */
+  __IO uint32_t SR;          /*!< RTC Status register,                                       Address offset: 0x50 */
+  __IO uint32_t MISR;        /*!< RTC Masked Interrupt Status register,                      Address offset: 0x54 */
+       uint32_t RESERVED3;   /*!< Reserved                                                   Address offset: 0x58 */
+  __IO uint32_t SCR;         /*!< RTC Status Clear register,                                 Address offset: 0x5C */
+  __IO uint32_t OR;          /*!< RTC option register,                                       Address offset: 0x60 */
+} RTC_TypeDef;
+
+/**
+  * @brief Tamper and backup registers
+  */
+typedef struct
+{
+  __IO uint32_t CR1;            /*!< TAMP configuration register 1,                             Address offset: 0x00 */
+  __IO uint32_t CR2;            /*!< TAMP configuration register 2,                             Address offset: 0x04 */
+       uint32_t RESERVED0;      /*!< Reserved                                                   Address offset: 0x08 */
+  __IO uint32_t FLTCR;          /*!< Reserved                                                   Address offset: 0x0C */
+       uint32_t RESERVED1[7];   /*!< Reserved                                                   Address offset: 0x10 -- 0x28 */
+  __IO uint32_t IER;            /*!< TAMP Interrupt enable register,                            Address offset: 0x2C */
+  __IO uint32_t SR;             /*!< TAMP Status register,                                      Address offset: 0x30 */
+  __IO uint32_t MISR;           /*!< TAMP Masked Interrupt Status register,                     Address offset: 0x34 */
+       uint32_t RESERVED2;      /*!< Reserved                                                   Address offset: 0x38 */
+  __IO uint32_t SCR;            /*!< TAMP Status clear register,                                Address offset: 0x3C */
+       uint32_t RESERVED3[48];  /*!< Reserved                                                   Address offset: 0x54 -- 0xFC */
+  __IO uint32_t BKP0R;          /*!< TAMP backup register 0,                                    Address offset: 0x100 */
+  __IO uint32_t BKP1R;          /*!< TAMP backup register 1,                                    Address offset: 0x104 */
+  __IO uint32_t BKP2R;          /*!< TAMP backup register 2,                                    Address offset: 0x108 */
+  __IO uint32_t BKP3R;          /*!< TAMP backup register 3,                                    Address offset: 0x10C */
+  __IO uint32_t BKP4R;          /*!< TAMP backup register 4,                                    Address offset: 0x110 */
+} TAMP_TypeDef;
+
+  /**
+  * @brief Serial Peripheral Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;      /*!< SPI Control register 1 (not used in I2S mode),       Address offset: 0x00 */
+  __IO uint32_t CR2;      /*!< SPI Control register 2,                              Address offset: 0x04 */
+  __IO uint32_t SR;       /*!< SPI Status register,                                 Address offset: 0x08 */
+  __IO uint32_t DR;       /*!< SPI data register,                                   Address offset: 0x0C */
+  __IO uint32_t CRCPR;    /*!< SPI CRC polynomial register (not used in I2S mode),  Address offset: 0x10 */
+  __IO uint32_t RXCRCR;   /*!< SPI Rx CRC register (not used in I2S mode),          Address offset: 0x14 */
+  __IO uint32_t TXCRCR;   /*!< SPI Tx CRC register (not used in I2S mode),          Address offset: 0x18 */
+  __IO uint32_t I2SCFGR;  /*!< SPI_I2S configuration register,                      Address offset: 0x1C */
+  __IO uint32_t I2SPR;    /*!< SPI_I2S prescaler register,                          Address offset: 0x20 */
+} SPI_TypeDef;
+
+/**
+  * @brief System configuration controller
+  */
+typedef struct
+{
+  __IO uint32_t CFGR1;          /*!< SYSCFG configuration register 1,                   Address offset: 0x00 */
+       uint32_t RESERVED0[5];   /*!< Reserved,                                                   0x04 --0x14 */
+  __IO uint32_t CFGR2;          /*!< SYSCFG configuration register 2,                   Address offset: 0x18 */
+       uint32_t RESERVED1[25];  /*!< Reserved                                                           0x1C */
+  __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register,             Address offset: 0x80 */
+} SYSCFG_TypeDef;
+
+/**
+  * @brief TIM
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< TIM control register 1,                   Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< TIM control register 2,                   Address offset: 0x04 */
+  __IO uint32_t SMCR;        /*!< TIM slave mode control register,          Address offset: 0x08 */
+  __IO uint32_t DIER;        /*!< TIM DMA/interrupt enable register,        Address offset: 0x0C */
+  __IO uint32_t SR;          /*!< TIM status register,                      Address offset: 0x10 */
+  __IO uint32_t EGR;         /*!< TIM event generation register,            Address offset: 0x14 */
+  __IO uint32_t CCMR1;       /*!< TIM capture/compare mode register 1,      Address offset: 0x18 */
+  __IO uint32_t CCMR2;       /*!< TIM capture/compare mode register 2,      Address offset: 0x1C */
+  __IO uint32_t CCER;        /*!< TIM capture/compare enable register,      Address offset: 0x20 */
+  __IO uint32_t CNT;         /*!< TIM counter register,                     Address offset: 0x24 */
+  __IO uint32_t PSC;         /*!< TIM prescaler register,                   Address offset: 0x28 */
+  __IO uint32_t ARR;         /*!< TIM auto-reload register,                 Address offset: 0x2C */
+  __IO uint32_t RCR;         /*!< TIM repetition counter register,          Address offset: 0x30 */
+  __IO uint32_t CCR1;        /*!< TIM capture/compare register 1,           Address offset: 0x34 */
+  __IO uint32_t CCR2;        /*!< TIM capture/compare register 2,           Address offset: 0x38 */
+  __IO uint32_t CCR3;        /*!< TIM capture/compare register 3,           Address offset: 0x3C */
+  __IO uint32_t CCR4;        /*!< TIM capture/compare register 4,           Address offset: 0x40 */
+  __IO uint32_t BDTR;        /*!< TIM break and dead-time register,         Address offset: 0x44 */
+  __IO uint32_t DCR;         /*!< TIM DMA control register,                 Address offset: 0x48 */
+  __IO uint32_t DMAR;        /*!< TIM DMA address for full transfer,        Address offset: 0x4C */
+  __IO uint32_t OR1;         /*!< TIM option register,                      Address offset: 0x50 */
+  __IO uint32_t CCMR3;       /*!< TIM capture/compare mode register 3,      Address offset: 0x54 */
+  __IO uint32_t CCR5;        /*!< TIM capture/compare register5,            Address offset: 0x58 */
+  __IO uint32_t CCR6;        /*!< TIM capture/compare register6,            Address offset: 0x5C */
+  __IO uint32_t AF1;         /*!< TIM alternate function register 1,        Address offset: 0x60 */
+  __IO uint32_t AF2;         /*!< TIM alternate function register 2,        Address offset: 0x64 */
+  __IO uint32_t TISEL;       /*!< TIM Input Selection register,             Address offset: 0x68 */
+} TIM_TypeDef;
+
+/**
+  * @brief Universal Synchronous Asynchronous Receiver Transmitter
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< USART Control register 1,                 Address offset: 0x00  */
+  __IO uint32_t CR2;         /*!< USART Control register 2,                 Address offset: 0x04  */
+  __IO uint32_t CR3;         /*!< USART Control register 3,                 Address offset: 0x08  */
+  __IO uint32_t BRR;         /*!< USART Baud rate register,                 Address offset: 0x0C  */
+  __IO uint32_t GTPR;        /*!< USART Guard time and prescaler register,  Address offset: 0x10  */
+  __IO uint32_t RTOR;        /*!< USART Receiver Time Out register,         Address offset: 0x14  */
+  __IO uint32_t RQR;         /*!< USART Request register,                   Address offset: 0x18  */
+  __IO uint32_t ISR;         /*!< USART Interrupt and status register,      Address offset: 0x1C  */
+  __IO uint32_t ICR;         /*!< USART Interrupt flag Clear register,      Address offset: 0x20  */
+  __IO uint32_t RDR;         /*!< USART Receive Data register,              Address offset: 0x24  */
+  __IO uint32_t TDR;         /*!< USART Transmit Data register,             Address offset: 0x28  */
+  __IO uint32_t PRESC;       /*!< USART Prescaler register,                 Address offset: 0x2C  */
+} USART_TypeDef;
+
+/**
+  * @brief VREFBUF
+  */
+typedef struct
+{
+  __IO uint32_t CSR;         /*!< VREFBUF control and status register,         Address offset: 0x00 */
+  __IO uint32_t CCR;         /*!< VREFBUF calibration and control register,    Address offset: 0x04 */
+} VREFBUF_TypeDef;
+
+/**
+  * @brief Window WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< WWDG Control register,       Address offset: 0x00 */
+  __IO uint32_t CFR;         /*!< WWDG Configuration register, Address offset: 0x04 */
+  __IO uint32_t SR;          /*!< WWDG Status register,        Address offset: 0x08 */
+} WWDG_TypeDef;
+
+/**
+  * @brief AES hardware accelerator
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< AES control register,                        Address offset: 0x00 */
+  __IO uint32_t SR;          /*!< AES status register,                         Address offset: 0x04 */
+  __IO uint32_t DINR;        /*!< AES data input register,                     Address offset: 0x08 */
+  __IO uint32_t DOUTR;       /*!< AES data output register,                    Address offset: 0x0C */
+  __IO uint32_t KEYR0;       /*!< AES key register 0,                          Address offset: 0x10 */
+  __IO uint32_t KEYR1;       /*!< AES key register 1,                          Address offset: 0x14 */
+  __IO uint32_t KEYR2;       /*!< AES key register 2,                          Address offset: 0x18 */
+  __IO uint32_t KEYR3;       /*!< AES key register 3,                          Address offset: 0x1C */
+  __IO uint32_t IVR0;        /*!< AES initialization vector register 0,        Address offset: 0x20 */
+  __IO uint32_t IVR1;        /*!< AES initialization vector register 1,        Address offset: 0x24 */
+  __IO uint32_t IVR2;        /*!< AES initialization vector register 2,        Address offset: 0x28 */
+  __IO uint32_t IVR3;        /*!< AES initialization vector register 3,        Address offset: 0x2C */
+  __IO uint32_t KEYR4;       /*!< AES key register 4,                          Address offset: 0x30 */
+  __IO uint32_t KEYR5;       /*!< AES key register 5,                          Address offset: 0x34 */
+  __IO uint32_t KEYR6;       /*!< AES key register 6,                          Address offset: 0x38 */
+  __IO uint32_t KEYR7;       /*!< AES key register 7,                          Address offset: 0x3C */
+  __IO uint32_t SUSP0R;      /*!< AES Suspend register 0,                      Address offset: 0x40 */
+  __IO uint32_t SUSP1R;      /*!< AES Suspend register 1,                      Address offset: 0x44 */
+  __IO uint32_t SUSP2R;      /*!< AES Suspend register 2,                      Address offset: 0x48 */
+  __IO uint32_t SUSP3R;      /*!< AES Suspend register 3,                      Address offset: 0x4C */
+  __IO uint32_t SUSP4R;      /*!< AES Suspend register 4,                      Address offset: 0x50 */
+  __IO uint32_t SUSP5R;      /*!< AES Suspend register 5,                      Address offset: 0x54 */
+  __IO uint32_t SUSP6R;      /*!< AES Suspend register 6,                      Address offset: 0x58 */
+  __IO uint32_t SUSP7R;      /*!< AES Suspend register 7,                      Address offset: 0x5C */
+} AES_TypeDef;
+
+/**
+  * @brief RNG
+  */
+typedef struct
+{
+  __IO uint32_t CR;  /*!< RNG control register, Address offset: 0x00 */
+  __IO uint32_t SR;  /*!< RNG status register,  Address offset: 0x04 */
+  __IO uint32_t DR;  /*!< RNG data register,    Address offset: 0x08 */
+} RNG_TypeDef;
+
+
+
+/** @addtogroup Peripheral_memory_map
+  * @{
+  */
+#define FLASH_BASE            (0x08000000UL)  /*!< FLASH base address */
+#define SRAM_BASE             (0x20000000UL)  /*!< SRAM base address */
+#define PERIPH_BASE           (0x40000000UL)  /*!< Peripheral base address */
+#define IOPORT_BASE           (0x50000000UL)  /*!< IOPORT base address */
+#define SRAM_SIZE_MAX         (0x00004000UL)  /*!< maximum SRAM size (up to 16 KBytes) */
+
+#define FLASH_SIZE            (((*((uint32_t *)FLASHSIZE_BASE)) & (0x007FU)) << 10U)
+
+/*!< Peripheral memory map */
+#define APBPERIPH_BASE        (PERIPH_BASE)
+#define AHBPERIPH_BASE        (PERIPH_BASE + 0x00020000UL)
+
+/*!< APB peripherals */
+
+#define TIM2_BASE             (APBPERIPH_BASE + 0UL)
+#define TIM3_BASE             (APBPERIPH_BASE + 0x00000400UL)
+#define TIM6_BASE             (APBPERIPH_BASE + 0x00001000UL)
+#define TIM7_BASE             (APBPERIPH_BASE + 0x00001400UL)
+#define TIM14_BASE            (APBPERIPH_BASE + 0x00002000UL)
+#define RTC_BASE              (APBPERIPH_BASE + 0x00002800UL)
+#define WWDG_BASE             (APBPERIPH_BASE + 0x00002C00UL)
+#define IWDG_BASE             (APBPERIPH_BASE + 0x00003000UL)
+#define SPI2_BASE             (APBPERIPH_BASE + 0x00003800UL)
+#define USART2_BASE           (APBPERIPH_BASE + 0x00004400UL)
+#define I2C1_BASE             (APBPERIPH_BASE + 0x00005400UL)
+#define I2C2_BASE             (APBPERIPH_BASE + 0x00005800UL)
+#define PWR_BASE              (APBPERIPH_BASE + 0x00007000UL)
+#define DAC1_BASE             (APBPERIPH_BASE + 0x00007400UL)
+#define DAC_BASE              (APBPERIPH_BASE + 0x00007400UL) /* Kept for legacy purpose */
+#define LPTIM1_BASE           (APBPERIPH_BASE + 0x00007C00UL)
+#define LPUART1_BASE          (APBPERIPH_BASE + 0x00008000UL)
+#define LPTIM2_BASE           (APBPERIPH_BASE + 0x00009400UL)
+#define TAMP_BASE             (APBPERIPH_BASE + 0x0000B000UL)
+#define SYSCFG_BASE           (APBPERIPH_BASE + 0x00010000UL)
+#define VREFBUF_BASE          (APBPERIPH_BASE + 0x00010030UL)
+#define COMP1_BASE            (SYSCFG_BASE + 0x0200UL)
+#define COMP2_BASE            (SYSCFG_BASE + 0x0204UL)
+#define ADC1_BASE             (APBPERIPH_BASE + 0x00012400UL)
+#define ADC1_COMMON_BASE      (APBPERIPH_BASE + 0x00012708UL)
+#define ADC_BASE              (ADC1_COMMON_BASE) /* Kept for legacy purpose */
+#define TIM1_BASE             (APBPERIPH_BASE + 0x00012C00UL)
+#define SPI1_BASE             (APBPERIPH_BASE + 0x00013000UL)
+#define USART1_BASE           (APBPERIPH_BASE + 0x00013800UL)
+#define TIM15_BASE            (APBPERIPH_BASE + 0x00014000UL)
+#define TIM16_BASE            (APBPERIPH_BASE + 0x00014400UL)
+#define TIM17_BASE            (APBPERIPH_BASE + 0x00014800UL)
+#define DBG_BASE              (APBPERIPH_BASE + 0x00015800UL)
+
+
+/*!< AHB peripherals */
+#define DMA1_BASE             (AHBPERIPH_BASE)
+#define DMAMUX1_BASE          (AHBPERIPH_BASE + 0x00000800UL)
+#define RCC_BASE              (AHBPERIPH_BASE + 0x00001000UL)
+#define EXTI_BASE             (AHBPERIPH_BASE + 0x00001800UL)
+#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x00002000UL)
+#define CRC_BASE              (AHBPERIPH_BASE + 0x00003000UL)
+
+#define RNG_BASE              (AHBPERIPH_BASE + 0x00005000UL)
+#define AES_BASE              (AHBPERIPH_BASE + 0x00006000UL)
+
+#define DMA1_Channel1_BASE    (DMA1_BASE + 0x00000008UL)
+#define DMA1_Channel2_BASE    (DMA1_BASE + 0x0000001CUL)
+#define DMA1_Channel3_BASE    (DMA1_BASE + 0x00000030UL)
+#define DMA1_Channel4_BASE    (DMA1_BASE + 0x00000044UL)
+#define DMA1_Channel5_BASE    (DMA1_BASE + 0x00000058UL)
+#define DMA1_Channel6_BASE    (DMA1_BASE + 0x0000006CUL)
+#define DMA1_Channel7_BASE    (DMA1_BASE + 0x00000080UL)
+
+#define DMAMUX1_Channel0_BASE    (DMAMUX1_BASE)
+#define DMAMUX1_Channel1_BASE    (DMAMUX1_BASE + 0x00000004UL)
+#define DMAMUX1_Channel2_BASE    (DMAMUX1_BASE + 0x00000008UL)
+#define DMAMUX1_Channel3_BASE    (DMAMUX1_BASE + 0x0000000CUL)
+#define DMAMUX1_Channel4_BASE    (DMAMUX1_BASE + 0x00000010UL)
+#define DMAMUX1_Channel5_BASE    (DMAMUX1_BASE + 0x00000014UL)
+#define DMAMUX1_Channel6_BASE    (DMAMUX1_BASE + 0x00000018UL)
+
+#define DMAMUX1_RequestGenerator0_BASE  (DMAMUX1_BASE + 0x00000100UL)
+#define DMAMUX1_RequestGenerator1_BASE  (DMAMUX1_BASE + 0x00000104UL)
+#define DMAMUX1_RequestGenerator2_BASE  (DMAMUX1_BASE + 0x00000108UL)
+#define DMAMUX1_RequestGenerator3_BASE  (DMAMUX1_BASE + 0x0000010CUL)
+
+#define DMAMUX1_ChannelStatus_BASE      (DMAMUX1_BASE + 0x00000080UL)
+#define DMAMUX1_RequestGenStatus_BASE   (DMAMUX1_BASE + 0x00000140UL)
+
+/*!< IOPORT */
+#define GPIOA_BASE            (IOPORT_BASE + 0x00000000UL)
+#define GPIOB_BASE            (IOPORT_BASE + 0x00000400UL)
+#define GPIOC_BASE            (IOPORT_BASE + 0x00000800UL)
+#define GPIOD_BASE            (IOPORT_BASE + 0x00000C00UL)
+#define GPIOF_BASE            (IOPORT_BASE + 0x00001400UL)
+
+/*!< Device Electronic Signature */
+#define PACKAGE_BASE          (0x1FFF7500UL)        /*!< Package data register base address     */
+#define UID_BASE              (0x1FFF7590UL)        /*!< Unique device ID register base address */
+#define FLASHSIZE_BASE        (0x1FFF75E0UL)        /*!< Flash size data register base address  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_declaration
+  * @{
+  */
+#define TIM2                ((TIM_TypeDef *) TIM2_BASE)
+#define TIM3                ((TIM_TypeDef *) TIM3_BASE)
+#define TIM6                ((TIM_TypeDef *) TIM6_BASE)
+#define TIM7                ((TIM_TypeDef *) TIM7_BASE)
+#define TIM14               ((TIM_TypeDef *) TIM14_BASE)
+#define RTC                 ((RTC_TypeDef *) RTC_BASE)
+#define TAMP                ((TAMP_TypeDef *) TAMP_BASE)
+#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)
+#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)
+#define SPI2                ((SPI_TypeDef *) SPI2_BASE)
+#define USART2              ((USART_TypeDef *) USART2_BASE)
+#define I2C1                ((I2C_TypeDef *) I2C1_BASE)
+#define I2C2                ((I2C_TypeDef *) I2C2_BASE)
+#define LPTIM1              ((LPTIM_TypeDef *) LPTIM1_BASE)
+#define PWR                 ((PWR_TypeDef *) PWR_BASE)
+#define RCC                 ((RCC_TypeDef *) RCC_BASE)
+#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)
+#define DAC1                ((DAC_TypeDef *) DAC1_BASE)
+#define DAC                 ((DAC_TypeDef *) DAC_BASE) /* Kept for legacy purpose */
+#define LPUART1             ((USART_TypeDef *) LPUART1_BASE)
+#define LPTIM2              ((LPTIM_TypeDef *) LPTIM2_BASE)
+#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)
+#define VREFBUF             ((VREFBUF_TypeDef *) VREFBUF_BASE)
+#define COMP1               ((COMP_TypeDef *) COMP1_BASE)
+#define COMP2               ((COMP_TypeDef *) COMP2_BASE)
+#define COMP12_COMMON       ((COMP_Common_TypeDef *) COMP1_BASE)
+#define TIM1                ((TIM_TypeDef *) TIM1_BASE)
+#define SPI1                ((SPI_TypeDef *) SPI1_BASE)
+#define USART1              ((USART_TypeDef *) USART1_BASE)
+#define TIM15               ((TIM_TypeDef *) TIM15_BASE)
+#define TIM16               ((TIM_TypeDef *) TIM16_BASE)
+#define TIM17               ((TIM_TypeDef *) TIM17_BASE)
+#define DMA1                ((DMA_TypeDef *) DMA1_BASE)
+#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)
+#define CRC                 ((CRC_TypeDef *) CRC_BASE)
+#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)
+#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)
+#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)
+#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)
+#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)
+#define ADC1                ((ADC_TypeDef *) ADC1_BASE)
+#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC1_COMMON_BASE)
+#define ADC                 (ADC1_COMMON) /* Kept for legacy purpose */
+
+#define AES                 ((AES_TypeDef *) AES_BASE)
+#define AES1                ((AES_TypeDef *) AES_BASE)
+#define RNG                 ((RNG_TypeDef *) RNG_BASE)
+
+
+#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
+#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
+#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
+#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
+#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
+#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
+#define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
+#define DMAMUX1                ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE)
+#define DMAMUX1_Channel0       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE)
+#define DMAMUX1_Channel1       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE)
+#define DMAMUX1_Channel2       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE)
+#define DMAMUX1_Channel3       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE)
+#define DMAMUX1_Channel4       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE)
+#define DMAMUX1_Channel5       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE)
+#define DMAMUX1_Channel6       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE)
+
+#define DMAMUX1_RequestGenerator0  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE)
+#define DMAMUX1_RequestGenerator1  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE)
+#define DMAMUX1_RequestGenerator2  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE)
+#define DMAMUX1_RequestGenerator3  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE)
+
+#define DMAMUX1_ChannelStatus      ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE)
+#define DMAMUX1_RequestGenStatus   ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE)
+
+#define DBG              ((DBG_TypeDef *) DBG_BASE)
+
+/**
+  * @}
+  */
+
+/** @addtogroup Exported_constants
+  * @{
+  */
+
+  /** @addtogroup Hardware_Constant_Definition
+    * @{
+    */
+#define LSI_STARTUP_TIME 130U /*!< LSI Maximum startup time in us */
+
+  /**
+    * @}
+    */
+
+  /** @addtogroup Peripheral_Registers_Bits_Definition
+  * @{
+  */
+
+/******************************************************************************/
+/*                         Peripheral Registers Bits Definition               */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Analog to Digital Converter (ADC)                     */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for ADC_ISR register  *******************/
+#define ADC_ISR_ADRDY_Pos              (0U)
+#define ADC_ISR_ADRDY_Msk              (0x1UL << ADC_ISR_ADRDY_Pos)            /*!< 0x00000001 */
+#define ADC_ISR_ADRDY                  ADC_ISR_ADRDY_Msk                       /*!< ADC ready flag */
+#define ADC_ISR_EOSMP_Pos              (1U)
+#define ADC_ISR_EOSMP_Msk              (0x1UL << ADC_ISR_EOSMP_Pos)            /*!< 0x00000002 */
+#define ADC_ISR_EOSMP                  ADC_ISR_EOSMP_Msk                       /*!< ADC group regular end of sampling flag */
+#define ADC_ISR_EOC_Pos                (2U)
+#define ADC_ISR_EOC_Msk                (0x1UL << ADC_ISR_EOC_Pos)              /*!< 0x00000004 */
+#define ADC_ISR_EOC                    ADC_ISR_EOC_Msk                         /*!< ADC group regular end of unitary conversion flag */
+#define ADC_ISR_EOS_Pos                (3U)
+#define ADC_ISR_EOS_Msk                (0x1UL << ADC_ISR_EOS_Pos)              /*!< 0x00000008 */
+#define ADC_ISR_EOS                    ADC_ISR_EOS_Msk                         /*!< ADC group regular end of sequence conversions flag */
+#define ADC_ISR_OVR_Pos                (4U)
+#define ADC_ISR_OVR_Msk                (0x1UL << ADC_ISR_OVR_Pos)              /*!< 0x00000010 */
+#define ADC_ISR_OVR                    ADC_ISR_OVR_Msk                         /*!< ADC group regular overrun flag */
+#define ADC_ISR_AWD1_Pos               (7U)
+#define ADC_ISR_AWD1_Msk               (0x1UL << ADC_ISR_AWD1_Pos)             /*!< 0x00000080 */
+#define ADC_ISR_AWD1                   ADC_ISR_AWD1_Msk                        /*!< ADC analog watchdog 1 flag */
+#define ADC_ISR_AWD2_Pos               (8U)
+#define ADC_ISR_AWD2_Msk               (0x1UL << ADC_ISR_AWD2_Pos)             /*!< 0x00000100 */
+#define ADC_ISR_AWD2                   ADC_ISR_AWD2_Msk                        /*!< ADC analog watchdog 2 flag */
+#define ADC_ISR_AWD3_Pos               (9U)
+#define ADC_ISR_AWD3_Msk               (0x1UL << ADC_ISR_AWD3_Pos)             /*!< 0x00000200 */
+#define ADC_ISR_AWD3                   ADC_ISR_AWD3_Msk                        /*!< ADC analog watchdog 3 flag */
+#define ADC_ISR_EOCAL_Pos              (11U)
+#define ADC_ISR_EOCAL_Msk              (0x1UL << ADC_ISR_EOCAL_Pos)            /*!< 0x00000800 */
+#define ADC_ISR_EOCAL                  ADC_ISR_EOCAL_Msk                       /*!< ADC end of calibration flag */
+#define ADC_ISR_CCRDY_Pos              (13U)
+#define ADC_ISR_CCRDY_Msk              (0x1UL << ADC_ISR_CCRDY_Pos)            /*!< 0x00002000 */
+#define ADC_ISR_CCRDY                  ADC_ISR_CCRDY_Msk                       /*!< ADC channel configuration ready flag */
+
+/* Legacy defines */
+#define ADC_ISR_EOSEQ           (ADC_ISR_EOS)
+
+/********************  Bit definition for ADC_IER register  *******************/
+#define ADC_IER_ADRDYIE_Pos            (0U)
+#define ADC_IER_ADRDYIE_Msk            (0x1UL << ADC_IER_ADRDYIE_Pos)          /*!< 0x00000001 */
+#define ADC_IER_ADRDYIE                ADC_IER_ADRDYIE_Msk                     /*!< ADC ready interrupt */
+#define ADC_IER_EOSMPIE_Pos            (1U)
+#define ADC_IER_EOSMPIE_Msk            (0x1UL << ADC_IER_EOSMPIE_Pos)          /*!< 0x00000002 */
+#define ADC_IER_EOSMPIE                ADC_IER_EOSMPIE_Msk                     /*!< ADC group regular end of sampling interrupt */
+#define ADC_IER_EOCIE_Pos              (2U)
+#define ADC_IER_EOCIE_Msk              (0x1UL << ADC_IER_EOCIE_Pos)            /*!< 0x00000004 */
+#define ADC_IER_EOCIE                  ADC_IER_EOCIE_Msk                       /*!< ADC group regular end of unitary conversion interrupt */
+#define ADC_IER_EOSIE_Pos              (3U)
+#define ADC_IER_EOSIE_Msk              (0x1UL << ADC_IER_EOSIE_Pos)            /*!< 0x00000008 */
+#define ADC_IER_EOSIE                  ADC_IER_EOSIE_Msk                       /*!< ADC group regular end of sequence conversions interrupt */
+#define ADC_IER_OVRIE_Pos              (4U)
+#define ADC_IER_OVRIE_Msk              (0x1UL << ADC_IER_OVRIE_Pos)            /*!< 0x00000010 */
+#define ADC_IER_OVRIE                  ADC_IER_OVRIE_Msk                       /*!< ADC group regular overrun interrupt */
+#define ADC_IER_AWD1IE_Pos             (7U)
+#define ADC_IER_AWD1IE_Msk             (0x1UL << ADC_IER_AWD1IE_Pos)           /*!< 0x00000080 */
+#define ADC_IER_AWD1IE                 ADC_IER_AWD1IE_Msk                      /*!< ADC analog watchdog 1 interrupt */
+#define ADC_IER_AWD2IE_Pos             (8U)
+#define ADC_IER_AWD2IE_Msk             (0x1UL << ADC_IER_AWD2IE_Pos)           /*!< 0x00000100 */
+#define ADC_IER_AWD2IE                 ADC_IER_AWD2IE_Msk                      /*!< ADC analog watchdog 2 interrupt */
+#define ADC_IER_AWD3IE_Pos             (9U)
+#define ADC_IER_AWD3IE_Msk             (0x1UL << ADC_IER_AWD3IE_Pos)           /*!< 0x00000200 */
+#define ADC_IER_AWD3IE                 ADC_IER_AWD3IE_Msk                      /*!< ADC analog watchdog 3 interrupt */
+#define ADC_IER_EOCALIE_Pos            (11U)
+#define ADC_IER_EOCALIE_Msk            (0x1UL << ADC_IER_EOCALIE_Pos)          /*!< 0x00000800 */
+#define ADC_IER_EOCALIE                ADC_IER_EOCALIE_Msk                     /*!< ADC end of calibration interrupt */
+#define ADC_IER_CCRDYIE_Pos            (13U)
+#define ADC_IER_CCRDYIE_Msk            (0x1UL << ADC_IER_CCRDYIE_Pos)          /*!< 0x00002000 */
+#define ADC_IER_CCRDYIE                ADC_IER_CCRDYIE_Msk                     /*!< ADC channel configuration ready interrupt */
+
+/* Legacy defines */
+#define ADC_IER_EOSEQIE           (ADC_IER_EOSIE)
+
+/********************  Bit definition for ADC_CR register  ********************/
+#define ADC_CR_ADEN_Pos                (0U)
+#define ADC_CR_ADEN_Msk                (0x1UL << ADC_CR_ADEN_Pos)              /*!< 0x00000001 */
+#define ADC_CR_ADEN                    ADC_CR_ADEN_Msk                         /*!< ADC enable */
+#define ADC_CR_ADDIS_Pos               (1U)
+#define ADC_CR_ADDIS_Msk               (0x1UL << ADC_CR_ADDIS_Pos)             /*!< 0x00000002 */
+#define ADC_CR_ADDIS                   ADC_CR_ADDIS_Msk                        /*!< ADC disable */
+#define ADC_CR_ADSTART_Pos             (2U)
+#define ADC_CR_ADSTART_Msk             (0x1UL << ADC_CR_ADSTART_Pos)           /*!< 0x00000004 */
+#define ADC_CR_ADSTART                 ADC_CR_ADSTART_Msk                      /*!< ADC group regular conversion start */
+#define ADC_CR_ADSTP_Pos               (4U)
+#define ADC_CR_ADSTP_Msk               (0x1UL << ADC_CR_ADSTP_Pos)             /*!< 0x00000010 */
+#define ADC_CR_ADSTP                   ADC_CR_ADSTP_Msk                        /*!< ADC group regular conversion stop */
+#define ADC_CR_ADVREGEN_Pos            (28U)
+#define ADC_CR_ADVREGEN_Msk            (0x1UL << ADC_CR_ADVREGEN_Pos)          /*!< 0x10000000 */
+#define ADC_CR_ADVREGEN                ADC_CR_ADVREGEN_Msk                     /*!< ADC voltage regulator enable */
+#define ADC_CR_ADCAL_Pos               (31U)
+#define ADC_CR_ADCAL_Msk               (0x1UL << ADC_CR_ADCAL_Pos)             /*!< 0x80000000 */
+#define ADC_CR_ADCAL                   ADC_CR_ADCAL_Msk                        /*!< ADC calibration */
+
+/********************  Bit definition for ADC_CFGR1 register  *****************/
+#define ADC_CFGR1_DMAEN_Pos            (0U)
+#define ADC_CFGR1_DMAEN_Msk            (0x1UL << ADC_CFGR1_DMAEN_Pos)          /*!< 0x00000001 */
+#define ADC_CFGR1_DMAEN                ADC_CFGR1_DMAEN_Msk                     /*!< ADC DMA transfer enable */
+#define ADC_CFGR1_DMACFG_Pos           (1U)
+#define ADC_CFGR1_DMACFG_Msk           (0x1UL << ADC_CFGR1_DMACFG_Pos)         /*!< 0x00000002 */
+#define ADC_CFGR1_DMACFG               ADC_CFGR1_DMACFG_Msk                    /*!< ADC DMA transfer configuration */
+
+#define ADC_CFGR1_SCANDIR_Pos          (2U)
+#define ADC_CFGR1_SCANDIR_Msk          (0x1UL << ADC_CFGR1_SCANDIR_Pos)        /*!< 0x00000004 */
+#define ADC_CFGR1_SCANDIR              ADC_CFGR1_SCANDIR_Msk                   /*!< ADC group regular sequencer scan direction */
+
+#define ADC_CFGR1_RES_Pos              (3U)
+#define ADC_CFGR1_RES_Msk              (0x3UL << ADC_CFGR1_RES_Pos)            /*!< 0x00000018 */
+#define ADC_CFGR1_RES                  ADC_CFGR1_RES_Msk                       /*!< ADC data resolution */
+#define ADC_CFGR1_RES_0                (0x1U << ADC_CFGR1_RES_Pos)             /*!< 0x00000008 */
+#define ADC_CFGR1_RES_1                (0x2U << ADC_CFGR1_RES_Pos)             /*!< 0x00000010 */
+
+#define ADC_CFGR1_ALIGN_Pos            (5U)
+#define ADC_CFGR1_ALIGN_Msk            (0x1UL << ADC_CFGR1_ALIGN_Pos)          /*!< 0x00000020 */
+#define ADC_CFGR1_ALIGN                ADC_CFGR1_ALIGN_Msk                     /*!< ADC data alignment */
+
+#define ADC_CFGR1_EXTSEL_Pos           (6U)
+#define ADC_CFGR1_EXTSEL_Msk           (0x7UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x000001C0 */
+#define ADC_CFGR1_EXTSEL               ADC_CFGR1_EXTSEL_Msk                    /*!< ADC group regular external trigger source */
+#define ADC_CFGR1_EXTSEL_0             (0x1UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000040 */
+#define ADC_CFGR1_EXTSEL_1             (0x2UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000080 */
+#define ADC_CFGR1_EXTSEL_2             (0x4UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000100 */
+
+#define ADC_CFGR1_EXTEN_Pos            (10U)
+#define ADC_CFGR1_EXTEN_Msk            (0x3UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000C00 */
+#define ADC_CFGR1_EXTEN                ADC_CFGR1_EXTEN_Msk                     /*!< ADC group regular external trigger polarity */
+#define ADC_CFGR1_EXTEN_0              (0x1UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000400 */
+#define ADC_CFGR1_EXTEN_1              (0x2UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000800 */
+
+#define ADC_CFGR1_OVRMOD_Pos           (12U)
+#define ADC_CFGR1_OVRMOD_Msk           (0x1UL << ADC_CFGR1_OVRMOD_Pos)         /*!< 0x00001000 */
+#define ADC_CFGR1_OVRMOD               ADC_CFGR1_OVRMOD_Msk                    /*!< ADC group regular overrun configuration */
+#define ADC_CFGR1_CONT_Pos             (13U)
+#define ADC_CFGR1_CONT_Msk             (0x1UL << ADC_CFGR1_CONT_Pos)           /*!< 0x00002000 */
+#define ADC_CFGR1_CONT                 ADC_CFGR1_CONT_Msk                      /*!< ADC group regular continuous conversion mode */
+#define ADC_CFGR1_WAIT_Pos             (14U)
+#define ADC_CFGR1_WAIT_Msk             (0x1UL << ADC_CFGR1_WAIT_Pos)           /*!< 0x00004000 */
+#define ADC_CFGR1_WAIT                 ADC_CFGR1_WAIT_Msk                      /*!< ADC low power auto wait */
+#define ADC_CFGR1_AUTOFF_Pos           (15U)
+#define ADC_CFGR1_AUTOFF_Msk           (0x1UL << ADC_CFGR1_AUTOFF_Pos)         /*!< 0x00008000 */
+#define ADC_CFGR1_AUTOFF               ADC_CFGR1_AUTOFF_Msk                    /*!< ADC low power auto power off */
+#define ADC_CFGR1_DISCEN_Pos           (16U)
+#define ADC_CFGR1_DISCEN_Msk           (0x1UL << ADC_CFGR1_DISCEN_Pos)         /*!< 0x00010000 */
+#define ADC_CFGR1_DISCEN               ADC_CFGR1_DISCEN_Msk                    /*!< ADC group regular sequencer discontinuous mode */
+#define ADC_CFGR1_CHSELRMOD_Pos        (21U)
+#define ADC_CFGR1_CHSELRMOD_Msk        (0x1UL << ADC_CFGR1_CHSELRMOD_Pos)      /*!< 0x00200000 */
+#define ADC_CFGR1_CHSELRMOD            ADC_CFGR1_CHSELRMOD_Msk                 /*!< ADC group regular sequencer mode */
+
+#define ADC_CFGR1_AWD1SGL_Pos          (22U)
+#define ADC_CFGR1_AWD1SGL_Msk          (0x1UL << ADC_CFGR1_AWD1SGL_Pos)        /*!< 0x00400000 */
+#define ADC_CFGR1_AWD1SGL              ADC_CFGR1_AWD1SGL_Msk                   /*!< ADC analog watchdog 1 monitoring a single channel or all channels */
+#define ADC_CFGR1_AWD1EN_Pos           (23U)
+#define ADC_CFGR1_AWD1EN_Msk           (0x1UL << ADC_CFGR1_AWD1EN_Pos)         /*!< 0x00800000 */
+#define ADC_CFGR1_AWD1EN               ADC_CFGR1_AWD1EN_Msk                    /*!< ADC analog watchdog 1 enable on scope ADC group regular */
+
+#define ADC_CFGR1_AWD1CH_Pos           (26U)
+#define ADC_CFGR1_AWD1CH_Msk           (0x1FUL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x7C000000 */
+#define ADC_CFGR1_AWD1CH               ADC_CFGR1_AWD1CH_Msk                    /*!< ADC analog watchdog 1 monitored channel selection */
+#define ADC_CFGR1_AWD1CH_0             (0x01UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x04000000 */
+#define ADC_CFGR1_AWD1CH_1             (0x02UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x08000000 */
+#define ADC_CFGR1_AWD1CH_2             (0x04UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x10000000 */
+#define ADC_CFGR1_AWD1CH_3             (0x08UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x20000000 */
+#define ADC_CFGR1_AWD1CH_4             (0x10UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x40000000 */
+
+/* Legacy defines */
+#define ADC_CFGR1_AUTDLY          (ADC_CFGR1_WAIT)
+
+/********************  Bit definition for ADC_CFGR2 register  *****************/
+#define ADC_CFGR2_OVSE_Pos             (0U)
+#define ADC_CFGR2_OVSE_Msk             (0x1UL << ADC_CFGR2_OVSE_Pos)           /*!< 0x00000001 */
+#define ADC_CFGR2_OVSE                 ADC_CFGR2_OVSE_Msk                      /*!< ADC oversampler enable on scope ADC group regular */
+
+#define ADC_CFGR2_OVSR_Pos             (2U)
+#define ADC_CFGR2_OVSR_Msk             (0x7UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x0000001C */
+#define ADC_CFGR2_OVSR                 ADC_CFGR2_OVSR_Msk                      /*!< ADC oversampling ratio */
+#define ADC_CFGR2_OVSR_0               (0x1UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000004 */
+#define ADC_CFGR2_OVSR_1               (0x2UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000008 */
+#define ADC_CFGR2_OVSR_2               (0x4UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000010 */
+
+#define ADC_CFGR2_OVSS_Pos             (5U)
+#define ADC_CFGR2_OVSS_Msk             (0xFUL << ADC_CFGR2_OVSS_Pos)           /*!< 0x000001E0 */
+#define ADC_CFGR2_OVSS                 ADC_CFGR2_OVSS_Msk                      /*!< ADC oversampling shift */
+#define ADC_CFGR2_OVSS_0               (0x1UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000020 */
+#define ADC_CFGR2_OVSS_1               (0x2UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000040 */
+#define ADC_CFGR2_OVSS_2               (0x4UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000080 */
+#define ADC_CFGR2_OVSS_3               (0x8UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000100 */
+
+#define ADC_CFGR2_TOVS_Pos             (9U)
+#define ADC_CFGR2_TOVS_Msk             (0x1UL << ADC_CFGR2_TOVS_Pos)           /*!< 0x00000200 */
+#define ADC_CFGR2_TOVS                 ADC_CFGR2_TOVS_Msk                      /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */
+
+#define ADC_CFGR2_LFTRIG_Pos           (29U)
+#define ADC_CFGR2_LFTRIG_Msk           (0x1UL << ADC_CFGR2_LFTRIG_Pos)         /*!< 0x20000000 */
+#define ADC_CFGR2_LFTRIG               ADC_CFGR2_LFTRIG_Msk                    /*!< ADC low frequency trigger mode */
+
+#define ADC_CFGR2_CKMODE_Pos           (30U)
+#define ADC_CFGR2_CKMODE_Msk           (0x3UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0xC0000000 */
+#define ADC_CFGR2_CKMODE               ADC_CFGR2_CKMODE_Msk                    /*!< ADC clock source and prescaler (prescaler only for clock source synchronous) */
+#define ADC_CFGR2_CKMODE_1             (0x2UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x80000000 */
+#define ADC_CFGR2_CKMODE_0             (0x1UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x40000000 */
+
+/********************  Bit definition for ADC_SMPR register  ******************/
+#define ADC_SMPR_SMP1_Pos              (0U)
+#define ADC_SMPR_SMP1_Msk              (0x7UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000007 */
+#define ADC_SMPR_SMP1                  ADC_SMPR_SMP1_Msk                       /*!< ADC group of channels sampling time 1 */
+#define ADC_SMPR_SMP1_0                (0x1UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000001 */
+#define ADC_SMPR_SMP1_1                (0x2UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000002 */
+#define ADC_SMPR_SMP1_2                (0x4UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000004 */
+
+#define ADC_SMPR_SMP2_Pos              (4U)
+#define ADC_SMPR_SMP2_Msk              (0x7UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000070 */
+#define ADC_SMPR_SMP2                  ADC_SMPR_SMP2_Msk                       /*!< ADC group of channels sampling time 2 */
+#define ADC_SMPR_SMP2_0                (0x1UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000010 */
+#define ADC_SMPR_SMP2_1                (0x2UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000020 */
+#define ADC_SMPR_SMP2_2                (0x4UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000040 */
+
+#define ADC_SMPR_SMPSEL_Pos            (8U)
+#define ADC_SMPR_SMPSEL_Msk            (0x7FFFFUL << ADC_SMPR_SMPSEL_Pos)      /*!< 0x07FFFF00 */
+#define ADC_SMPR_SMPSEL                ADC_SMPR_SMPSEL_Msk                     /*!< ADC all channels sampling time selection */
+#define ADC_SMPR_SMPSEL0_Pos           (8U)
+#define ADC_SMPR_SMPSEL0_Msk           (0x1UL << ADC_SMPR_SMPSEL0_Pos)         /*!< 0x00000100 */
+#define ADC_SMPR_SMPSEL0               ADC_SMPR_SMPSEL0_Msk                    /*!< ADC channel 0 sampling time selection */
+#define ADC_SMPR_SMPSEL1_Pos           (9U)
+#define ADC_SMPR_SMPSEL1_Msk           (0x1UL << ADC_SMPR_SMPSEL1_Pos)         /*!< 0x00000200 */
+#define ADC_SMPR_SMPSEL1               ADC_SMPR_SMPSEL1_Msk                    /*!< ADC channel 1 sampling time selection */
+#define ADC_SMPR_SMPSEL2_Pos           (10U)
+#define ADC_SMPR_SMPSEL2_Msk           (0x1UL << ADC_SMPR_SMPSEL2_Pos)         /*!< 0x00000400 */
+#define ADC_SMPR_SMPSEL2               ADC_SMPR_SMPSEL2_Msk                    /*!< ADC channel 2 sampling time selection */
+#define ADC_SMPR_SMPSEL3_Pos           (11U)
+#define ADC_SMPR_SMPSEL3_Msk           (0x1UL << ADC_SMPR_SMPSEL3_Pos)         /*!< 0x00000800 */
+#define ADC_SMPR_SMPSEL3               ADC_SMPR_SMPSEL3_Msk                    /*!< ADC channel 3 sampling time selection */
+#define ADC_SMPR_SMPSEL4_Pos           (12U)
+#define ADC_SMPR_SMPSEL4_Msk           (0x1UL << ADC_SMPR_SMPSEL4_Pos)         /*!< 0x00001000 */
+#define ADC_SMPR_SMPSEL4               ADC_SMPR_SMPSEL4_Msk                    /*!< ADC channel 4 sampling time selection */
+#define ADC_SMPR_SMPSEL5_Pos           (13U)
+#define ADC_SMPR_SMPSEL5_Msk           (0x1UL << ADC_SMPR_SMPSEL5_Pos)         /*!< 0x00002000 */
+#define ADC_SMPR_SMPSEL5               ADC_SMPR_SMPSEL5_Msk                    /*!< ADC channel 5 sampling time selection */
+#define ADC_SMPR_SMPSEL6_Pos           (14U)
+#define ADC_SMPR_SMPSEL6_Msk           (0x1UL << ADC_SMPR_SMPSEL6_Pos)         /*!< 0x00004000 */
+#define ADC_SMPR_SMPSEL6               ADC_SMPR_SMPSEL6_Msk                    /*!< ADC channel 6 sampling time selection */
+#define ADC_SMPR_SMPSEL7_Pos           (15U)
+#define ADC_SMPR_SMPSEL7_Msk           (0x1UL << ADC_SMPR_SMPSEL7_Pos)         /*!< 0x00008000 */
+#define ADC_SMPR_SMPSEL7               ADC_SMPR_SMPSEL7_Msk                    /*!< ADC channel 7 sampling time selection */
+#define ADC_SMPR_SMPSEL8_Pos           (16U)
+#define ADC_SMPR_SMPSEL8_Msk           (0x1UL << ADC_SMPR_SMPSEL8_Pos)         /*!< 0x00010000 */
+#define ADC_SMPR_SMPSEL8               ADC_SMPR_SMPSEL8_Msk                    /*!< ADC channel 8 sampling time selection */
+#define ADC_SMPR_SMPSEL9_Pos           (17U)
+#define ADC_SMPR_SMPSEL9_Msk           (0x1UL << ADC_SMPR_SMPSEL9_Pos)         /*!< 0x00020000 */
+#define ADC_SMPR_SMPSEL9               ADC_SMPR_SMPSEL9_Msk                    /*!< ADC channel 9 sampling time selection */
+#define ADC_SMPR_SMPSEL10_Pos          (18U)
+#define ADC_SMPR_SMPSEL10_Msk          (0x1UL << ADC_SMPR_SMPSEL10_Pos)        /*!< 0x00040000 */
+#define ADC_SMPR_SMPSEL10              ADC_SMPR_SMPSEL10_Msk                   /*!< ADC channel 10 sampling time selection */
+#define ADC_SMPR_SMPSEL11_Pos          (19U)
+#define ADC_SMPR_SMPSEL11_Msk          (0x1UL << ADC_SMPR_SMPSEL11_Pos)        /*!< 0x00080000 */
+#define ADC_SMPR_SMPSEL11              ADC_SMPR_SMPSEL11_Msk                   /*!< ADC channel 11 sampling time selection */
+#define ADC_SMPR_SMPSEL12_Pos          (20U)
+#define ADC_SMPR_SMPSEL12_Msk          (0x1UL << ADC_SMPR_SMPSEL12_Pos)        /*!< 0x00100000 */
+#define ADC_SMPR_SMPSEL12              ADC_SMPR_SMPSEL12_Msk                   /*!< ADC channel 12 sampling time selection */
+#define ADC_SMPR_SMPSEL13_Pos          (21U)
+#define ADC_SMPR_SMPSEL13_Msk          (0x1UL << ADC_SMPR_SMPSEL13_Pos)        /*!< 0x00200000 */
+#define ADC_SMPR_SMPSEL13              ADC_SMPR_SMPSEL13_Msk                   /*!< ADC channel 13 sampling time selection */
+#define ADC_SMPR_SMPSEL14_Pos          (22U)
+#define ADC_SMPR_SMPSEL14_Msk          (0x1UL << ADC_SMPR_SMPSEL14_Pos)        /*!< 0x00400000 */
+#define ADC_SMPR_SMPSEL14              ADC_SMPR_SMPSEL14_Msk                   /*!< ADC channel 14 sampling time selection */
+#define ADC_SMPR_SMPSEL15_Pos          (23U)
+#define ADC_SMPR_SMPSEL15_Msk          (0x1UL << ADC_SMPR_SMPSEL15_Pos)        /*!< 0x00800000 */
+#define ADC_SMPR_SMPSEL15              ADC_SMPR_SMPSEL15_Msk                   /*!< ADC channel 15 sampling time selection */
+#define ADC_SMPR_SMPSEL16_Pos          (24U)
+#define ADC_SMPR_SMPSEL16_Msk          (0x1UL << ADC_SMPR_SMPSEL16_Pos)        /*!< 0x01000000 */
+#define ADC_SMPR_SMPSEL16              ADC_SMPR_SMPSEL16_Msk                   /*!< ADC channel 16 sampling time selection */
+#define ADC_SMPR_SMPSEL17_Pos          (25U)
+#define ADC_SMPR_SMPSEL17_Msk          (0x1UL << ADC_SMPR_SMPSEL17_Pos)        /*!< 0x02000000 */
+#define ADC_SMPR_SMPSEL17              ADC_SMPR_SMPSEL17_Msk                   /*!< ADC channel 17 sampling time selection */
+#define ADC_SMPR_SMPSEL18_Pos          (26U)
+#define ADC_SMPR_SMPSEL18_Msk          (0x1UL << ADC_SMPR_SMPSEL18_Pos)        /*!< 0x04000000 */
+#define ADC_SMPR_SMPSEL18              ADC_SMPR_SMPSEL18_Msk                   /*!< ADC channel 18 sampling time selection */
+
+/********************  Bit definition for ADC_TR1 register  *******************/
+#define ADC_TR1_LT1_Pos                (0U)
+#define ADC_TR1_LT1_Msk                (0xFFFUL << ADC_TR1_LT1_Pos)            /*!< 0x00000FFF */
+#define ADC_TR1_LT1                    ADC_TR1_LT1_Msk                         /*!< ADC analog watchdog 1 threshold low */
+#define ADC_TR1_LT1_0                  (0x001UL << ADC_TR1_LT1_Pos)            /*!< 0x00000001 */
+#define ADC_TR1_LT1_1                  (0x002UL << ADC_TR1_LT1_Pos)            /*!< 0x00000002 */
+#define ADC_TR1_LT1_2                  (0x004UL << ADC_TR1_LT1_Pos)            /*!< 0x00000004 */
+#define ADC_TR1_LT1_3                  (0x008UL << ADC_TR1_LT1_Pos)            /*!< 0x00000008 */
+#define ADC_TR1_LT1_4                  (0x010UL << ADC_TR1_LT1_Pos)            /*!< 0x00000010 */
+#define ADC_TR1_LT1_5                  (0x020UL << ADC_TR1_LT1_Pos)            /*!< 0x00000020 */
+#define ADC_TR1_LT1_6                  (0x040UL << ADC_TR1_LT1_Pos)            /*!< 0x00000040 */
+#define ADC_TR1_LT1_7                  (0x080UL << ADC_TR1_LT1_Pos)            /*!< 0x00000080 */
+#define ADC_TR1_LT1_8                  (0x100UL << ADC_TR1_LT1_Pos)            /*!< 0x00000100 */
+#define ADC_TR1_LT1_9                  (0x200UL << ADC_TR1_LT1_Pos)            /*!< 0x00000200 */
+#define ADC_TR1_LT1_10                 (0x400UL << ADC_TR1_LT1_Pos)            /*!< 0x00000400 */
+#define ADC_TR1_LT1_11                 (0x800UL << ADC_TR1_LT1_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR1_HT1_Pos                (16U)
+#define ADC_TR1_HT1_Msk                (0xFFFUL << ADC_TR1_HT1_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR1_HT1                    ADC_TR1_HT1_Msk                         /*!< ADC Analog watchdog 1 threshold high */
+#define ADC_TR1_HT1_0                  (0x001UL << ADC_TR1_HT1_Pos)            /*!< 0x00010000 */
+#define ADC_TR1_HT1_1                  (0x002UL << ADC_TR1_HT1_Pos)            /*!< 0x00020000 */
+#define ADC_TR1_HT1_2                  (0x004UL << ADC_TR1_HT1_Pos)            /*!< 0x00040000 */
+#define ADC_TR1_HT1_3                  (0x008UL << ADC_TR1_HT1_Pos)            /*!< 0x00080000 */
+#define ADC_TR1_HT1_4                  (0x010UL << ADC_TR1_HT1_Pos)            /*!< 0x00100000 */
+#define ADC_TR1_HT1_5                  (0x020UL << ADC_TR1_HT1_Pos)            /*!< 0x00200000 */
+#define ADC_TR1_HT1_6                  (0x040UL << ADC_TR1_HT1_Pos)            /*!< 0x00400000 */
+#define ADC_TR1_HT1_7                  (0x080UL << ADC_TR1_HT1_Pos)            /*!< 0x00800000 */
+#define ADC_TR1_HT1_8                  (0x100UL << ADC_TR1_HT1_Pos)            /*!< 0x01000000 */
+#define ADC_TR1_HT1_9                  (0x200UL << ADC_TR1_HT1_Pos)            /*!< 0x02000000 */
+#define ADC_TR1_HT1_10                 (0x400UL << ADC_TR1_HT1_Pos)            /*!< 0x04000000 */
+#define ADC_TR1_HT1_11                 (0x800UL << ADC_TR1_HT1_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_TR2 register  *******************/
+#define ADC_TR2_LT2_Pos                (0U)
+#define ADC_TR2_LT2_Msk                (0xFFFUL << ADC_TR2_LT2_Pos)            /*!< 0x00000FFF */
+#define ADC_TR2_LT2                    ADC_TR2_LT2_Msk                         /*!< ADC analog watchdog 2 threshold low */
+#define ADC_TR2_LT2_0                  (0x001UL << ADC_TR2_LT2_Pos)            /*!< 0x00000001 */
+#define ADC_TR2_LT2_1                  (0x002UL << ADC_TR2_LT2_Pos)            /*!< 0x00000002 */
+#define ADC_TR2_LT2_2                  (0x004UL << ADC_TR2_LT2_Pos)            /*!< 0x00000004 */
+#define ADC_TR2_LT2_3                  (0x008UL << ADC_TR2_LT2_Pos)            /*!< 0x00000008 */
+#define ADC_TR2_LT2_4                  (0x010UL << ADC_TR2_LT2_Pos)            /*!< 0x00000010 */
+#define ADC_TR2_LT2_5                  (0x020UL << ADC_TR2_LT2_Pos)            /*!< 0x00000020 */
+#define ADC_TR2_LT2_6                  (0x040UL << ADC_TR2_LT2_Pos)            /*!< 0x00000040 */
+#define ADC_TR2_LT2_7                  (0x080UL << ADC_TR2_LT2_Pos)            /*!< 0x00000080 */
+#define ADC_TR2_LT2_8                  (0x100UL << ADC_TR2_LT2_Pos)            /*!< 0x00000100 */
+#define ADC_TR2_LT2_9                  (0x200UL << ADC_TR2_LT2_Pos)            /*!< 0x00000200 */
+#define ADC_TR2_LT2_10                 (0x400UL << ADC_TR2_LT2_Pos)            /*!< 0x00000400 */
+#define ADC_TR2_LT2_11                 (0x800UL << ADC_TR2_LT2_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR2_HT2_Pos                (16U)
+#define ADC_TR2_HT2_Msk                (0xFFFUL << ADC_TR2_HT2_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR2_HT2                    ADC_TR2_HT2_Msk                         /*!< ADC analog watchdog 2 threshold high */
+#define ADC_TR2_HT2_0                  (0x001UL << ADC_TR2_HT2_Pos)            /*!< 0x00010000 */
+#define ADC_TR2_HT2_1                  (0x002UL << ADC_TR2_HT2_Pos)            /*!< 0x00020000 */
+#define ADC_TR2_HT2_2                  (0x004UL << ADC_TR2_HT2_Pos)            /*!< 0x00040000 */
+#define ADC_TR2_HT2_3                  (0x008UL << ADC_TR2_HT2_Pos)            /*!< 0x00080000 */
+#define ADC_TR2_HT2_4                  (0x010UL << ADC_TR2_HT2_Pos)            /*!< 0x00100000 */
+#define ADC_TR2_HT2_5                  (0x020UL << ADC_TR2_HT2_Pos)            /*!< 0x00200000 */
+#define ADC_TR2_HT2_6                  (0x040UL << ADC_TR2_HT2_Pos)            /*!< 0x00400000 */
+#define ADC_TR2_HT2_7                  (0x080UL << ADC_TR2_HT2_Pos)            /*!< 0x00800000 */
+#define ADC_TR2_HT2_8                  (0x100UL << ADC_TR2_HT2_Pos)            /*!< 0x01000000 */
+#define ADC_TR2_HT2_9                  (0x200UL << ADC_TR2_HT2_Pos)            /*!< 0x02000000 */
+#define ADC_TR2_HT2_10                 (0x400UL << ADC_TR2_HT2_Pos)            /*!< 0x04000000 */
+#define ADC_TR2_HT2_11                 (0x800UL << ADC_TR2_HT2_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_CHSELR register  ****************/
+#define ADC_CHSELR_CHSEL_Pos           (0U)
+#define ADC_CHSELR_CHSEL_Msk           (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos)     /*!< 0x0007FFFF */
+#define ADC_CHSELR_CHSEL               ADC_CHSELR_CHSEL_Msk                    /*!< ADC group regular sequencer channels, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL18_Pos         (18U)
+#define ADC_CHSELR_CHSEL18_Msk         (0x1UL << ADC_CHSELR_CHSEL18_Pos)       /*!< 0x00040000 */
+#define ADC_CHSELR_CHSEL18             ADC_CHSELR_CHSEL18_Msk                  /*!< ADC group regular sequencer channel 18, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL17_Pos         (17U)
+#define ADC_CHSELR_CHSEL17_Msk         (0x1UL << ADC_CHSELR_CHSEL17_Pos)       /*!< 0x00020000 */
+#define ADC_CHSELR_CHSEL17             ADC_CHSELR_CHSEL17_Msk                  /*!< ADC group regular sequencer channel 17, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL16_Pos         (16U)
+#define ADC_CHSELR_CHSEL16_Msk         (0x1UL << ADC_CHSELR_CHSEL16_Pos)       /*!< 0x00010000 */
+#define ADC_CHSELR_CHSEL16             ADC_CHSELR_CHSEL16_Msk                  /*!< ADC group regular sequencer channel 16, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL15_Pos         (15U)
+#define ADC_CHSELR_CHSEL15_Msk         (0x1UL << ADC_CHSELR_CHSEL15_Pos)       /*!< 0x00008000 */
+#define ADC_CHSELR_CHSEL15             ADC_CHSELR_CHSEL15_Msk                  /*!< ADC group regular sequencer channel 15, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL14_Pos         (14U)
+#define ADC_CHSELR_CHSEL14_Msk         (0x1UL << ADC_CHSELR_CHSEL14_Pos)       /*!< 0x00004000 */
+#define ADC_CHSELR_CHSEL14             ADC_CHSELR_CHSEL14_Msk                  /*!< ADC group regular sequencer channel 14, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL13_Pos         (13U)
+#define ADC_CHSELR_CHSEL13_Msk         (0x1UL << ADC_CHSELR_CHSEL13_Pos)       /*!< 0x00002000 */
+#define ADC_CHSELR_CHSEL13             ADC_CHSELR_CHSEL13_Msk                  /*!< ADC group regular sequencer channel 13, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL12_Pos         (12U)
+#define ADC_CHSELR_CHSEL12_Msk         (0x1UL << ADC_CHSELR_CHSEL12_Pos)       /*!< 0x00001000 */
+#define ADC_CHSELR_CHSEL12             ADC_CHSELR_CHSEL12_Msk                  /*!< ADC group regular sequencer channel 12, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL11_Pos         (11U)
+#define ADC_CHSELR_CHSEL11_Msk         (0x1UL << ADC_CHSELR_CHSEL11_Pos)       /*!< 0x00000800 */
+#define ADC_CHSELR_CHSEL11             ADC_CHSELR_CHSEL11_Msk                  /*!< ADC group regular sequencer channel 11, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL10_Pos         (10U)
+#define ADC_CHSELR_CHSEL10_Msk         (0x1UL << ADC_CHSELR_CHSEL10_Pos)       /*!< 0x00000400 */
+#define ADC_CHSELR_CHSEL10             ADC_CHSELR_CHSEL10_Msk                  /*!< ADC group regular sequencer channel 10, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL9_Pos          (9U)
+#define ADC_CHSELR_CHSEL9_Msk          (0x1UL << ADC_CHSELR_CHSEL9_Pos)        /*!< 0x00000200 */
+#define ADC_CHSELR_CHSEL9              ADC_CHSELR_CHSEL9_Msk                   /*!< ADC group regular sequencer channel 9, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL8_Pos          (8U)
+#define ADC_CHSELR_CHSEL8_Msk          (0x1UL << ADC_CHSELR_CHSEL8_Pos)        /*!< 0x00000100 */
+#define ADC_CHSELR_CHSEL8              ADC_CHSELR_CHSEL8_Msk                   /*!< ADC group regular sequencer channel 8, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL7_Pos          (7U)
+#define ADC_CHSELR_CHSEL7_Msk          (0x1UL << ADC_CHSELR_CHSEL7_Pos)        /*!< 0x00000080 */
+#define ADC_CHSELR_CHSEL7              ADC_CHSELR_CHSEL7_Msk                   /*!< ADC group regular sequencer channel 7, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL6_Pos          (6U)
+#define ADC_CHSELR_CHSEL6_Msk          (0x1UL << ADC_CHSELR_CHSEL6_Pos)        /*!< 0x00000040 */
+#define ADC_CHSELR_CHSEL6              ADC_CHSELR_CHSEL6_Msk                   /*!< ADC group regular sequencer channel 6, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL5_Pos          (5U)
+#define ADC_CHSELR_CHSEL5_Msk          (0x1UL << ADC_CHSELR_CHSEL5_Pos)        /*!< 0x00000020 */
+#define ADC_CHSELR_CHSEL5              ADC_CHSELR_CHSEL5_Msk                   /*!< ADC group regular sequencer channel 5, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL4_Pos          (4U)
+#define ADC_CHSELR_CHSEL4_Msk          (0x1UL << ADC_CHSELR_CHSEL4_Pos)        /*!< 0x00000010 */
+#define ADC_CHSELR_CHSEL4              ADC_CHSELR_CHSEL4_Msk                   /*!< ADC group regular sequencer channel 4, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL3_Pos          (3U)
+#define ADC_CHSELR_CHSEL3_Msk          (0x1UL << ADC_CHSELR_CHSEL3_Pos)        /*!< 0x00000008 */
+#define ADC_CHSELR_CHSEL3              ADC_CHSELR_CHSEL3_Msk                   /*!< ADC group regular sequencer channel 3, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL2_Pos          (2U)
+#define ADC_CHSELR_CHSEL2_Msk          (0x1UL << ADC_CHSELR_CHSEL2_Pos)        /*!< 0x00000004 */
+#define ADC_CHSELR_CHSEL2              ADC_CHSELR_CHSEL2_Msk                   /*!< ADC group regular sequencer channel 2, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL1_Pos          (1U)
+#define ADC_CHSELR_CHSEL1_Msk          (0x1UL << ADC_CHSELR_CHSEL1_Pos)        /*!< 0x00000002 */
+#define ADC_CHSELR_CHSEL1              ADC_CHSELR_CHSEL1_Msk                   /*!< ADC group regular sequencer channel 1, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL0_Pos          (0U)
+#define ADC_CHSELR_CHSEL0_Msk          (0x1UL << ADC_CHSELR_CHSEL0_Pos)        /*!< 0x00000001 */
+#define ADC_CHSELR_CHSEL0              ADC_CHSELR_CHSEL0_Msk                   /*!< ADC group regular sequencer channel 0, available when ADC_CFGR1_CHSELRMOD is reset */
+
+#define ADC_CHSELR_SQ_ALL_Pos          (0U)
+#define ADC_CHSELR_SQ_ALL_Msk          (0xFFFFFFFFUL << ADC_CHSELR_SQ_ALL_Pos) /*!< 0xFFFFFFFF */
+#define ADC_CHSELR_SQ_ALL              ADC_CHSELR_SQ_ALL_Msk                   /*!< ADC group regular sequencer all ranks, available when ADC_CFGR1_CHSELRMOD is set */
+
+#define ADC_CHSELR_SQ8_Pos             (28U)
+#define ADC_CHSELR_SQ8_Msk             (0xFUL << ADC_CHSELR_SQ8_Pos)           /*!< 0xF0000000 */
+#define ADC_CHSELR_SQ8                 ADC_CHSELR_SQ8_Msk                      /*!< ADC group regular sequencer rank 8, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ8_0               (0x1UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x10000000 */
+#define ADC_CHSELR_SQ8_1               (0x2UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x20000000 */
+#define ADC_CHSELR_SQ8_2               (0x4UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x40000000 */
+#define ADC_CHSELR_SQ8_3               (0x8UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x80000000 */
+
+#define ADC_CHSELR_SQ7_Pos             (24U)
+#define ADC_CHSELR_SQ7_Msk             (0xFUL << ADC_CHSELR_SQ7_Pos)           /*!< 0x0F000000 */
+#define ADC_CHSELR_SQ7                 ADC_CHSELR_SQ7_Msk                      /*!< ADC group regular sequencer rank 7, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ7_0               (0x1UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x01000000 */
+#define ADC_CHSELR_SQ7_1               (0x2UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x02000000 */
+#define ADC_CHSELR_SQ7_2               (0x4UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x04000000 */
+#define ADC_CHSELR_SQ7_3               (0x8UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x08000000 */
+
+#define ADC_CHSELR_SQ6_Pos             (20U)
+#define ADC_CHSELR_SQ6_Msk             (0xFUL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00F00000 */
+#define ADC_CHSELR_SQ6                 ADC_CHSELR_SQ6_Msk                      /*!< ADC group regular sequencer rank 6, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ6_0               (0x1UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00100000 */
+#define ADC_CHSELR_SQ6_1               (0x2UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00200000 */
+#define ADC_CHSELR_SQ6_2               (0x4UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00400000 */
+#define ADC_CHSELR_SQ6_3               (0x8UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00800000 */
+
+#define ADC_CHSELR_SQ5_Pos             (16U)
+#define ADC_CHSELR_SQ5_Msk             (0xFUL << ADC_CHSELR_SQ5_Pos)           /*!< 0x000F0000 */
+#define ADC_CHSELR_SQ5                 ADC_CHSELR_SQ5_Msk                      /*!< ADC group regular sequencer rank 5, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ5_0               (0x1UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00010000 */
+#define ADC_CHSELR_SQ5_1               (0x2UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00020000 */
+#define ADC_CHSELR_SQ5_2               (0x4UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00040000 */
+#define ADC_CHSELR_SQ5_3               (0x8UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00080000 */
+
+#define ADC_CHSELR_SQ4_Pos             (12U)
+#define ADC_CHSELR_SQ4_Msk             (0xFUL << ADC_CHSELR_SQ4_Pos)           /*!< 0x0000F000 */
+#define ADC_CHSELR_SQ4                 ADC_CHSELR_SQ4_Msk                      /*!< ADC group regular sequencer rank 4, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ4_0               (0x1UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00001000 */
+#define ADC_CHSELR_SQ4_1               (0x2UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00002000 */
+#define ADC_CHSELR_SQ4_2               (0x4UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00004000 */
+#define ADC_CHSELR_SQ4_3               (0x8UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00008000 */
+
+#define ADC_CHSELR_SQ3_Pos             (8U)
+#define ADC_CHSELR_SQ3_Msk             (0xFUL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000F00 */
+#define ADC_CHSELR_SQ3                 ADC_CHSELR_SQ3_Msk                      /*!< ADC group regular sequencer rank 3, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ3_0               (0x1UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000100 */
+#define ADC_CHSELR_SQ3_1               (0x2UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000200 */
+#define ADC_CHSELR_SQ3_2               (0x4UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000400 */
+#define ADC_CHSELR_SQ3_3               (0x8UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000800 */
+
+#define ADC_CHSELR_SQ2_Pos             (4U)
+#define ADC_CHSELR_SQ2_Msk             (0xFUL << ADC_CHSELR_SQ2_Pos)           /*!< 0x000000F0 */
+#define ADC_CHSELR_SQ2                 ADC_CHSELR_SQ2_Msk                      /*!< ADC group regular sequencer rank 2, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ2_0               (0x1UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000010 */
+#define ADC_CHSELR_SQ2_1               (0x2UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000020 */
+#define ADC_CHSELR_SQ2_2               (0x4UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000040 */
+#define ADC_CHSELR_SQ2_3               (0x8UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000080 */
+
+#define ADC_CHSELR_SQ1_Pos             (0U)
+#define ADC_CHSELR_SQ1_Msk             (0xFUL << ADC_CHSELR_SQ1_Pos)           /*!< 0x0000000F */
+#define ADC_CHSELR_SQ1                 ADC_CHSELR_SQ1_Msk                      /*!< ADC group regular sequencer rank 1, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ1_0               (0x1UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000001 */
+#define ADC_CHSELR_SQ1_1               (0x2UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000002 */
+#define ADC_CHSELR_SQ1_2               (0x4UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000004 */
+#define ADC_CHSELR_SQ1_3               (0x8UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000008 */
+
+/********************  Bit definition for ADC_TR3 register  *******************/
+#define ADC_TR3_LT3_Pos                (0U)
+#define ADC_TR3_LT3_Msk                (0xFFFUL << ADC_TR3_LT3_Pos)            /*!< 0x00000FFF */
+#define ADC_TR3_LT3                    ADC_TR3_LT3_Msk                         /*!< ADC analog watchdog 3 threshold low */
+#define ADC_TR3_LT3_0                  (0x001UL << ADC_TR3_LT3_Pos)            /*!< 0x00000001 */
+#define ADC_TR3_LT3_1                  (0x002UL << ADC_TR3_LT3_Pos)            /*!< 0x00000002 */
+#define ADC_TR3_LT3_2                  (0x004UL << ADC_TR3_LT3_Pos)            /*!< 0x00000004 */
+#define ADC_TR3_LT3_3                  (0x008UL << ADC_TR3_LT3_Pos)            /*!< 0x00000008 */
+#define ADC_TR3_LT3_4                  (0x010UL << ADC_TR3_LT3_Pos)            /*!< 0x00000010 */
+#define ADC_TR3_LT3_5                  (0x020UL << ADC_TR3_LT3_Pos)            /*!< 0x00000020 */
+#define ADC_TR3_LT3_6                  (0x040UL << ADC_TR3_LT3_Pos)            /*!< 0x00000040 */
+#define ADC_TR3_LT3_7                  (0x080UL << ADC_TR3_LT3_Pos)            /*!< 0x00000080 */
+#define ADC_TR3_LT3_8                  (0x100UL << ADC_TR3_LT3_Pos)            /*!< 0x00000100 */
+#define ADC_TR3_LT3_9                  (0x200UL << ADC_TR3_LT3_Pos)            /*!< 0x00000200 */
+#define ADC_TR3_LT3_10                 (0x400UL << ADC_TR3_LT3_Pos)            /*!< 0x00000400 */
+#define ADC_TR3_LT3_11                 (0x800UL << ADC_TR3_LT3_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR3_HT3_Pos                (16U)
+#define ADC_TR3_HT3_Msk                (0xFFFUL << ADC_TR3_HT3_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR3_HT3                    ADC_TR3_HT3_Msk                         /*!< ADC analog watchdog 3 threshold high */
+#define ADC_TR3_HT3_0                  (0x001UL << ADC_TR3_HT3_Pos)            /*!< 0x00010000 */
+#define ADC_TR3_HT3_1                  (0x002UL << ADC_TR3_HT3_Pos)            /*!< 0x00020000 */
+#define ADC_TR3_HT3_2                  (0x004UL << ADC_TR3_HT3_Pos)            /*!< 0x00040000 */
+#define ADC_TR3_HT3_3                  (0x008UL << ADC_TR3_HT3_Pos)            /*!< 0x00080000 */
+#define ADC_TR3_HT3_4                  (0x010UL << ADC_TR3_HT3_Pos)            /*!< 0x00100000 */
+#define ADC_TR3_HT3_5                  (0x020UL << ADC_TR3_HT3_Pos)            /*!< 0x00200000 */
+#define ADC_TR3_HT3_6                  (0x040UL << ADC_TR3_HT3_Pos)            /*!< 0x00400000 */
+#define ADC_TR3_HT3_7                  (0x080UL << ADC_TR3_HT3_Pos)            /*!< 0x00800000 */
+#define ADC_TR3_HT3_8                  (0x100UL << ADC_TR3_HT3_Pos)            /*!< 0x01000000 */
+#define ADC_TR3_HT3_9                  (0x200UL << ADC_TR3_HT3_Pos)            /*!< 0x02000000 */
+#define ADC_TR3_HT3_10                 (0x400UL << ADC_TR3_HT3_Pos)            /*!< 0x04000000 */
+#define ADC_TR3_HT3_11                 (0x800UL << ADC_TR3_HT3_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_DR register  ********************/
+#define ADC_DR_DATA_Pos                (0U)
+#define ADC_DR_DATA_Msk                (0xFFFFUL << ADC_DR_DATA_Pos)           /*!< 0x0000FFFF */
+#define ADC_DR_DATA                    ADC_DR_DATA_Msk                         /*!< ADC group regular conversion data */
+#define ADC_DR_DATA_0                  (0x0001UL << ADC_DR_DATA_Pos)           /*!< 0x00000001 */
+#define ADC_DR_DATA_1                  (0x0002UL << ADC_DR_DATA_Pos)           /*!< 0x00000002 */
+#define ADC_DR_DATA_2                  (0x0004UL << ADC_DR_DATA_Pos)           /*!< 0x00000004 */
+#define ADC_DR_DATA_3                  (0x0008UL << ADC_DR_DATA_Pos)           /*!< 0x00000008 */
+#define ADC_DR_DATA_4                  (0x0010UL << ADC_DR_DATA_Pos)           /*!< 0x00000010 */
+#define ADC_DR_DATA_5                  (0x0020UL << ADC_DR_DATA_Pos)           /*!< 0x00000020 */
+#define ADC_DR_DATA_6                  (0x0040UL << ADC_DR_DATA_Pos)           /*!< 0x00000040 */
+#define ADC_DR_DATA_7                  (0x0080UL << ADC_DR_DATA_Pos)           /*!< 0x00000080 */
+#define ADC_DR_DATA_8                  (0x0100UL << ADC_DR_DATA_Pos)           /*!< 0x00000100 */
+#define ADC_DR_DATA_9                  (0x0200UL << ADC_DR_DATA_Pos)           /*!< 0x00000200 */
+#define ADC_DR_DATA_10                 (0x0400UL << ADC_DR_DATA_Pos)           /*!< 0x00000400 */
+#define ADC_DR_DATA_11                 (0x0800UL << ADC_DR_DATA_Pos)           /*!< 0x00000800 */
+#define ADC_DR_DATA_12                 (0x1000UL << ADC_DR_DATA_Pos)           /*!< 0x00001000 */
+#define ADC_DR_DATA_13                 (0x2000UL << ADC_DR_DATA_Pos)           /*!< 0x00002000 */
+#define ADC_DR_DATA_14                 (0x4000UL << ADC_DR_DATA_Pos)           /*!< 0x00004000 */
+#define ADC_DR_DATA_15                 (0x8000UL << ADC_DR_DATA_Pos)           /*!< 0x00008000 */
+
+/********************  Bit definition for ADC_AWD2CR register  ****************/
+#define ADC_AWD2CR_AWD2CH_Pos          (0U)
+#define ADC_AWD2CR_AWD2CH_Msk          (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD2CR_AWD2CH              ADC_AWD2CR_AWD2CH_Msk                   /*!< ADC analog watchdog 2 monitored channel selection */
+#define ADC_AWD2CR_AWD2CH_0            (0x00001UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD2CR_AWD2CH_1            (0x00002UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD2CR_AWD2CH_2            (0x00004UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD2CR_AWD2CH_3            (0x00008UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD2CR_AWD2CH_4            (0x00010UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD2CR_AWD2CH_5            (0x00020UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD2CR_AWD2CH_6            (0x00040UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD2CR_AWD2CH_7            (0x00080UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD2CR_AWD2CH_8            (0x00100UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD2CR_AWD2CH_9            (0x00200UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD2CR_AWD2CH_10           (0x00400UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD2CR_AWD2CH_11           (0x00800UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD2CR_AWD2CH_12           (0x01000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD2CR_AWD2CH_13           (0x02000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD2CR_AWD2CH_14           (0x04000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD2CR_AWD2CH_15           (0x08000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD2CR_AWD2CH_16           (0x10000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD2CR_AWD2CH_17           (0x20000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD2CR_AWD2CH_18           (0x40000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_AWD3CR register  ****************/
+#define ADC_AWD3CR_AWD3CH_Pos          (0U)
+#define ADC_AWD3CR_AWD3CH_Msk          (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD3CR_AWD3CH              ADC_AWD3CR_AWD3CH_Msk                   /*!< ADC analog watchdog 3 monitored channel selection */
+#define ADC_AWD3CR_AWD3CH_0            (0x00001UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD3CR_AWD3CH_1            (0x00002UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD3CR_AWD3CH_2            (0x00004UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD3CR_AWD3CH_3            (0x00008UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD3CR_AWD3CH_4            (0x00010UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD3CR_AWD3CH_5            (0x00020UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD3CR_AWD3CH_6            (0x00040UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD3CR_AWD3CH_7            (0x00080UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD3CR_AWD3CH_8            (0x00100UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD3CR_AWD3CH_9            (0x00200UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD3CR_AWD3CH_10           (0x00400UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD3CR_AWD3CH_11           (0x00800UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD3CR_AWD3CH_12           (0x01000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD3CR_AWD3CH_13           (0x02000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD3CR_AWD3CH_14           (0x04000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD3CR_AWD3CH_15           (0x08000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD3CR_AWD3CH_16           (0x10000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD3CR_AWD3CH_17           (0x20000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD3CR_AWD3CH_18           (0x40000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_CALFACT register  ***************/
+#define ADC_CALFACT_CALFACT_Pos        (0U)
+#define ADC_CALFACT_CALFACT_Msk        (0x7FUL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x0000007F */
+#define ADC_CALFACT_CALFACT            ADC_CALFACT_CALFACT_Msk                 /*!< ADC calibration factor in single-ended mode */
+#define ADC_CALFACT_CALFACT_0          (0x01UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000001 */
+#define ADC_CALFACT_CALFACT_1          (0x02UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000002 */
+#define ADC_CALFACT_CALFACT_2          (0x04UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000004 */
+#define ADC_CALFACT_CALFACT_3          (0x08UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000008 */
+#define ADC_CALFACT_CALFACT_4          (0x10UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000010 */
+#define ADC_CALFACT_CALFACT_5          (0x20UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000020 */
+#define ADC_CALFACT_CALFACT_6          (0x40UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000040 */
+
+/*************************  ADC Common registers  *****************************/
+/********************  Bit definition for ADC_CCR register  *******************/
+#define ADC_CCR_PRESC_Pos              (18U)
+#define ADC_CCR_PRESC_Msk              (0xFUL << ADC_CCR_PRESC_Pos)            /*!< 0x003C0000 */
+#define ADC_CCR_PRESC                  ADC_CCR_PRESC_Msk                       /*!< ADC common clock prescaler, only for clock source asynchronous */
+#define ADC_CCR_PRESC_0                (0x1UL << ADC_CCR_PRESC_Pos)            /*!< 0x00040000 */
+#define ADC_CCR_PRESC_1                (0x2UL << ADC_CCR_PRESC_Pos)            /*!< 0x00080000 */
+#define ADC_CCR_PRESC_2                (0x4UL << ADC_CCR_PRESC_Pos)            /*!< 0x00100000 */
+#define ADC_CCR_PRESC_3                (0x8UL << ADC_CCR_PRESC_Pos)            /*!< 0x00200000 */
+
+#define ADC_CCR_VREFEN_Pos             (22U)
+#define ADC_CCR_VREFEN_Msk             (0x1UL << ADC_CCR_VREFEN_Pos)           /*!< 0x00400000 */
+#define ADC_CCR_VREFEN                 ADC_CCR_VREFEN_Msk                      /*!< ADC internal path to VrefInt enable */
+#define ADC_CCR_TSEN_Pos               (23U)
+#define ADC_CCR_TSEN_Msk               (0x1UL << ADC_CCR_TSEN_Pos)             /*!< 0x00800000 */
+#define ADC_CCR_TSEN                   ADC_CCR_TSEN_Msk                        /*!< ADC internal path to temperature sensor enable */
+#define ADC_CCR_VBATEN_Pos             (24U)
+#define ADC_CCR_VBATEN_Msk             (0x1UL << ADC_CCR_VBATEN_Pos)           /*!< 0x01000000 */
+#define ADC_CCR_VBATEN                 ADC_CCR_VBATEN_Msk                      /*!< ADC internal path to battery voltage enable */
+
+/* Legacy */
+#define ADC_CCR_LFMEN_Pos              (25U)
+#define ADC_CCR_LFMEN_Msk              (0x1UL << ADC_CCR_LFMEN_Pos)            /*!< 0x02000000 */
+#define ADC_CCR_LFMEN                  ADC_CCR_LFMEN_Msk                       /*!< Legacy feature, useless on STM32G0 (ADC common clock low frequency mode is automatically managed by ADC peripheral on STM32G0) */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                          CRC calculation unit                              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for CRC_DR register  *********************/
+#define CRC_DR_DR_Pos            (0U)
+#define CRC_DR_DR_Msk            (0xFFFFFFFFUL << CRC_DR_DR_Pos)                /*!< 0xFFFFFFFF */
+#define CRC_DR_DR                CRC_DR_DR_Msk                                  /*!< Data register bits */
+
+/*******************  Bit definition for CRC_IDR register  ********************/
+#define CRC_IDR_IDR_Pos          (0U)
+#define CRC_IDR_IDR_Msk          (0xFFFFFFFFUL << CRC_IDR_IDR_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_IDR_IDR              CRC_IDR_IDR_Msk                                /*!< General-purpose 32-bits data register bits */
+
+/********************  Bit definition for CRC_CR register  ********************/
+#define CRC_CR_RESET_Pos         (0U)
+#define CRC_CR_RESET_Msk         (0x1UL << CRC_CR_RESET_Pos)                    /*!< 0x00000001 */
+#define CRC_CR_RESET             CRC_CR_RESET_Msk                               /*!< RESET the CRC computation unit bit */
+#define CRC_CR_POLYSIZE_Pos      (3U)
+#define CRC_CR_POLYSIZE_Msk      (0x3UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000018 */
+#define CRC_CR_POLYSIZE          CRC_CR_POLYSIZE_Msk                            /*!< Polynomial size bits */
+#define CRC_CR_POLYSIZE_0        (0x1UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000008 */
+#define CRC_CR_POLYSIZE_1        (0x2UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000010 */
+#define CRC_CR_REV_IN_Pos        (5U)
+#define CRC_CR_REV_IN_Msk        (0x3UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000060 */
+#define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                              /*!< REV_IN Reverse Input Data bits */
+#define CRC_CR_REV_IN_0          (0x1UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000020 */
+#define CRC_CR_REV_IN_1          (0x2UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000040 */
+#define CRC_CR_REV_OUT_Pos       (7U)
+#define CRC_CR_REV_OUT_Msk       (0x1UL << CRC_CR_REV_OUT_Pos)                  /*!< 0x00000080 */
+#define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                             /*!< REV_OUT Reverse Output Data bits */
+
+/*******************  Bit definition for CRC_INIT register  *******************/
+#define CRC_INIT_INIT_Pos        (0U)
+#define CRC_INIT_INIT_Msk        (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)            /*!< 0xFFFFFFFF */
+#define CRC_INIT_INIT            CRC_INIT_INIT_Msk                              /*!< Initial CRC value bits */
+
+/*******************  Bit definition for CRC_POL register  ********************/
+#define CRC_POL_POL_Pos          (0U)
+#define CRC_POL_POL_Msk          (0xFFFFFFFFUL << CRC_POL_POL_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_POL_POL              CRC_POL_POL_Msk                                /*!< Coefficients of the polynomial */
+
+/******************************************************************************/
+/*                                                                            */
+/*                       Advanced Encryption Standard (AES)                   */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for AES_CR register  *********************/
+#define AES_CR_EN_Pos            (0U)
+#define AES_CR_EN_Msk            (0x1UL << AES_CR_EN_Pos)                       /*!< 0x00000001 */
+#define AES_CR_EN                AES_CR_EN_Msk                                  /*!< AES Enable */
+#define AES_CR_DATATYPE_Pos      (1U)
+#define AES_CR_DATATYPE_Msk      (0x3UL << AES_CR_DATATYPE_Pos)                 /*!< 0x00000006 */
+#define AES_CR_DATATYPE          AES_CR_DATATYPE_Msk                            /*!< Data type selection */
+#define AES_CR_DATATYPE_0        (0x1UL << AES_CR_DATATYPE_Pos)                 /*!< 0x00000002 */
+#define AES_CR_DATATYPE_1        (0x2UL << AES_CR_DATATYPE_Pos)                 /*!< 0x00000004 */
+
+#define AES_CR_MODE_Pos          (3U)
+#define AES_CR_MODE_Msk          (0x3UL << AES_CR_MODE_Pos)                     /*!< 0x00000018 */
+#define AES_CR_MODE              AES_CR_MODE_Msk                                /*!< AES Mode Of Operation */
+#define AES_CR_MODE_0            (0x1UL << AES_CR_MODE_Pos)                     /*!< 0x00000008 */
+#define AES_CR_MODE_1            (0x2UL << AES_CR_MODE_Pos)                     /*!< 0x00000010 */
+
+#define AES_CR_CHMOD_Pos         (5U)
+#define AES_CR_CHMOD_Msk         (0x803UL << AES_CR_CHMOD_Pos)                  /*!< 0x00010060 */
+#define AES_CR_CHMOD             AES_CR_CHMOD_Msk                               /*!< AES Chaining Mode */
+#define AES_CR_CHMOD_0           (0x001UL << AES_CR_CHMOD_Pos)                  /*!< 0x00000020 */
+#define AES_CR_CHMOD_1           (0x002UL << AES_CR_CHMOD_Pos)                  /*!< 0x00000040 */
+#define AES_CR_CHMOD_2           (0x800UL << AES_CR_CHMOD_Pos)                  /*!< 0x00010000 */
+
+#define AES_CR_CCFC_Pos          (7U)
+#define AES_CR_CCFC_Msk          (0x1UL << AES_CR_CCFC_Pos)                     /*!< 0x00000080 */
+#define AES_CR_CCFC              AES_CR_CCFC_Msk                                /*!< Computation Complete Flag Clear */
+#define AES_CR_ERRC_Pos          (8U)
+#define AES_CR_ERRC_Msk          (0x1UL << AES_CR_ERRC_Pos)                     /*!< 0x00000100 */
+#define AES_CR_ERRC              AES_CR_ERRC_Msk                                /*!< Error Clear */
+#define AES_CR_CCFIE_Pos         (9U)
+#define AES_CR_CCFIE_Msk         (0x1UL << AES_CR_CCFIE_Pos)                    /*!< 0x00000200 */
+#define AES_CR_CCFIE             AES_CR_CCFIE_Msk                               /*!< Computation Complete Flag Interrupt Enable */
+#define AES_CR_ERRIE_Pos         (10U)
+#define AES_CR_ERRIE_Msk         (0x1UL << AES_CR_ERRIE_Pos)                    /*!< 0x00000400 */
+#define AES_CR_ERRIE             AES_CR_ERRIE_Msk                               /*!< Error Interrupt Enable */
+#define AES_CR_DMAINEN_Pos       (11U)
+#define AES_CR_DMAINEN_Msk       (0x1UL << AES_CR_DMAINEN_Pos)                  /*!< 0x00000800 */
+#define AES_CR_DMAINEN           AES_CR_DMAINEN_Msk                             /*!< Enable data input phase DMA management  */
+#define AES_CR_DMAOUTEN_Pos      (12U)
+#define AES_CR_DMAOUTEN_Msk      (0x1UL << AES_CR_DMAOUTEN_Pos)                 /*!< 0x00001000 */
+#define AES_CR_DMAOUTEN          AES_CR_DMAOUTEN_Msk                            /*!< Enable data output phase DMA management */
+
+#define AES_CR_NPBLB_Pos         (20U)
+#define AES_CR_NPBLB_Msk         (0xFUL << AES_CR_NPBLB_Pos)                    /*!< 0x00F00000 */
+#define AES_CR_NPBLB             AES_CR_NPBLB_Msk                               /*!< Number of padding bytes in last block of payload. */
+#define AES_CR_NPBLB_0           (0x1UL << AES_CR_NPBLB_Pos)                    /*!< 0x00100000 */
+#define AES_CR_NPBLB_1           (0x2UL << AES_CR_NPBLB_Pos)                    /*!< 0x00200000 */
+#define AES_CR_NPBLB_2           (0x4UL << AES_CR_NPBLB_Pos)                    /*!< 0x00400000 */
+#define AES_CR_NPBLB_3           (0x8UL << AES_CR_NPBLB_Pos)                    /*!< 0x00800000 */
+
+#define AES_CR_GCMPH_Pos         (13U)
+#define AES_CR_GCMPH_Msk         (0x3UL << AES_CR_GCMPH_Pos)                    /*!< 0x00006000 */
+#define AES_CR_GCMPH             AES_CR_GCMPH_Msk                               /*!< GCM Phase */
+#define AES_CR_GCMPH_0           (0x1UL << AES_CR_GCMPH_Pos)                    /*!< 0x00002000 */
+#define AES_CR_GCMPH_1           (0x2UL << AES_CR_GCMPH_Pos)                    /*!< 0x00004000 */
+
+#define AES_CR_KEYSIZE_Pos       (18U)
+#define AES_CR_KEYSIZE_Msk       (0x1UL << AES_CR_KEYSIZE_Pos)                  /*!< 0x00040000 */
+#define AES_CR_KEYSIZE           AES_CR_KEYSIZE_Msk                             /*!< Key size selection */
+
+/*******************  Bit definition for AES_SR register  *********************/
+#define AES_SR_CCF_Pos           (0U)
+#define AES_SR_CCF_Msk           (0x1UL << AES_SR_CCF_Pos)                      /*!< 0x00000001 */
+#define AES_SR_CCF               AES_SR_CCF_Msk                                 /*!< Computation Complete Flag */
+#define AES_SR_RDERR_Pos         (1U)
+#define AES_SR_RDERR_Msk         (0x1UL << AES_SR_RDERR_Pos)                    /*!< 0x00000002 */
+#define AES_SR_RDERR             AES_SR_RDERR_Msk                               /*!< Read Error Flag */
+#define AES_SR_WRERR_Pos         (2U)
+#define AES_SR_WRERR_Msk         (0x1UL << AES_SR_WRERR_Pos)                    /*!< 0x00000004 */
+#define AES_SR_WRERR             AES_SR_WRERR_Msk                               /*!< Write Error Flag */
+#define AES_SR_BUSY_Pos          (3U)
+#define AES_SR_BUSY_Msk          (0x1UL << AES_SR_BUSY_Pos)                     /*!< 0x00000008 */
+#define AES_SR_BUSY              AES_SR_BUSY_Msk                                /*!< Busy Flag */
+
+/*******************  Bit definition for AES_DINR register  *******************/
+#define AES_DINR_Pos             (0U)
+#define AES_DINR_Msk             (0xFFFFFFFFUL << AES_DINR_Pos)                 /*!< 0xFFFFFFFF */
+#define AES_DINR                 AES_DINR_Msk                                   /*!< AES Data Input Register */
+
+/*******************  Bit definition for AES_DOUTR register  ******************/
+#define AES_DOUTR_Pos            (0U)
+#define AES_DOUTR_Msk            (0xFFFFFFFFUL << AES_DOUTR_Pos)                /*!< 0xFFFFFFFF */
+#define AES_DOUTR                AES_DOUTR_Msk                                  /*!< AES Data Output Register */
+
+/*******************  Bit definition for AES_KEYR0 register  ******************/
+#define AES_KEYR0_Pos            (0U)
+#define AES_KEYR0_Msk            (0xFFFFFFFFUL << AES_KEYR0_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR0                AES_KEYR0_Msk                                  /*!< AES Key Register 0 */
+
+/*******************  Bit definition for AES_KEYR1 register  ******************/
+#define AES_KEYR1_Pos            (0U)
+#define AES_KEYR1_Msk            (0xFFFFFFFFUL << AES_KEYR1_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR1                AES_KEYR1_Msk                                  /*!< AES Key Register 1 */
+
+/*******************  Bit definition for AES_KEYR2 register  ******************/
+#define AES_KEYR2_Pos            (0U)
+#define AES_KEYR2_Msk            (0xFFFFFFFFUL << AES_KEYR2_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR2                AES_KEYR2_Msk                                  /*!< AES Key Register 2 */
+
+/*******************  Bit definition for AES_KEYR3 register  ******************/
+#define AES_KEYR3_Pos            (0U)
+#define AES_KEYR3_Msk            (0xFFFFFFFFUL << AES_KEYR3_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR3                AES_KEYR3_Msk                                  /*!< AES Key Register 3 */
+
+/*******************  Bit definition for AES_KEYR4 register  ******************/
+#define AES_KEYR4_Pos            (0U)
+#define AES_KEYR4_Msk            (0xFFFFFFFFUL << AES_KEYR4_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR4                AES_KEYR4_Msk                                  /*!< AES Key Register 4 */
+
+/*******************  Bit definition for AES_KEYR5 register  ******************/
+#define AES_KEYR5_Pos            (0U)
+#define AES_KEYR5_Msk            (0xFFFFFFFFUL << AES_KEYR5_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR5                AES_KEYR5_Msk                                  /*!< AES Key Register 5 */
+
+/*******************  Bit definition for AES_KEYR6 register  ******************/
+#define AES_KEYR6_Pos            (0U)
+#define AES_KEYR6_Msk            (0xFFFFFFFFUL << AES_KEYR6_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR6                AES_KEYR6_Msk                                  /*!< AES Key Register 6 */
+
+/*******************  Bit definition for AES_KEYR7 register  ******************/
+#define AES_KEYR7_Pos            (0U)
+#define AES_KEYR7_Msk            (0xFFFFFFFFUL << AES_KEYR7_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR7                AES_KEYR7_Msk                                  /*!< AES Key Register 7 */
+
+/*******************  Bit definition for AES_IVR0 register   ******************/
+#define AES_IVR0_Pos             (0U)
+#define AES_IVR0_Msk             (0xFFFFFFFFUL << AES_IVR0_Pos)                 /*!< 0xFFFFFFFF */
+#define AES_IVR0                 AES_IVR0_Msk                                   /*!< AES Initialization Vector Register 0 */
+
+/*******************  Bit definition for AES_IVR1 register   ******************/
+#define AES_IVR1_Pos             (0U)
+#define AES_IVR1_Msk             (0xFFFFFFFFUL << AES_IVR1_Pos)                 /*!< 0xFFFFFFFF */
+#define AES_IVR1                 AES_IVR1_Msk                                   /*!< AES Initialization Vector Register 1 */
+
+/*******************  Bit definition for AES_IVR2 register   ******************/
+#define AES_IVR2_Pos             (0U)
+#define AES_IVR2_Msk             (0xFFFFFFFFUL << AES_IVR2_Pos)                /*!< 0xFFFFFFFF */
+#define AES_IVR2                 AES_IVR2_Msk                                  /*!< AES Initialization Vector Register 2 */
+
+/*******************  Bit definition for AES_IVR3 register   ******************/
+#define AES_IVR3_Pos             (0U)
+#define AES_IVR3_Msk             (0xFFFFFFFFUL << AES_IVR3_Pos)                /*!< 0xFFFFFFFF */
+#define AES_IVR3                 AES_IVR3_Msk                                  /*!< AES Initialization Vector Register 3 */
+
+/*******************  Bit definition for AES_SUSP0R register  ******************/
+#define AES_SUSP0R_Pos           (0U)
+#define AES_SUSP0R_Msk           (0xFFFFFFFFUL << AES_SUSP0R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP0R               AES_SUSP0R_Msk                                /*!< AES Suspend registers 0 */
+
+/*******************  Bit definition for AES_SUSP1R register  ******************/
+#define AES_SUSP1R_Pos           (0U)
+#define AES_SUSP1R_Msk           (0xFFFFFFFFUL << AES_SUSP1R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP1R               AES_SUSP1R_Msk                                /*!< AES Suspend registers 1 */
+
+/*******************  Bit definition for AES_SUSP2R register  ******************/
+#define AES_SUSP2R_Pos           (0U)
+#define AES_SUSP2R_Msk           (0xFFFFFFFFUL << AES_SUSP2R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP2R               AES_SUSP2R_Msk                                /*!< AES Suspend registers 2 */
+
+/*******************  Bit definition for AES_SUSP3R register  ******************/
+#define AES_SUSP3R_Pos           (0U)
+#define AES_SUSP3R_Msk           (0xFFFFFFFFUL << AES_SUSP3R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP3R               AES_SUSP3R_Msk                                /*!< AES Suspend registers 3 */
+
+/*******************  Bit definition for AES_SUSP4R register  ******************/
+#define AES_SUSP4R_Pos           (0U)
+#define AES_SUSP4R_Msk           (0xFFFFFFFFUL << AES_SUSP4R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP4R               AES_SUSP4R_Msk                                /*!< AES Suspend registers 4 */
+
+/*******************  Bit definition for AES_SUSP5R register  ******************/
+#define AES_SUSP5R_Pos           (0U)
+#define AES_SUSP5R_Msk           (0xFFFFFFFFUL << AES_SUSP5R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP5R               AES_SUSP5R_Msk                                /*!< AES Suspend registers 5 */
+
+/*******************  Bit definition for AES_SUSP6R register  ******************/
+#define AES_SUSP6R_Pos           (0U)
+#define AES_SUSP6R_Msk           (0xFFFFFFFFUL << AES_SUSP6R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP6R               AES_SUSP6R_Msk                                /*!< AES Suspend registers 6 */
+
+/*******************  Bit definition for AES_SUSP7R register  ******************/
+#define AES_SUSP7R_Pos           (0U)
+#define AES_SUSP7R_Msk           (0xFFFFFFFFUL << AES_SUSP7R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP7R               AES_SUSP7R_Msk                                /*!< AES Suspend registers 7 */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Digital to Analog Converter                           */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions
+*/
+#define DAC_ADDITIONAL_TRIGGERS_SUPPORT
+
+/********************  Bit definition for DAC_CR register  ********************/
+#define DAC_CR_EN1_Pos              (0U)
+#define DAC_CR_EN1_Msk              (0x1UL << DAC_CR_EN1_Pos)                  /*!< 0x00000001 */
+#define DAC_CR_EN1                  DAC_CR_EN1_Msk                             /*!<DAC channel1 enable */
+#define DAC_CR_TEN1_Pos             (1U)
+#define DAC_CR_TEN1_Msk             (0x1UL << DAC_CR_TEN1_Pos)                 /*!< 0x00000002 */
+#define DAC_CR_TEN1                 DAC_CR_TEN1_Msk                            /*!<DAC channel1 Trigger enable */
+
+#define DAC_CR_TSEL1_Pos            (2U)
+#define DAC_CR_TSEL1_Msk            (0xFUL << DAC_CR_TSEL1_Pos)                /*!< 0x0000003C */
+#define DAC_CR_TSEL1                DAC_CR_TSEL1_Msk                           /*!<TSEL1[3:0] (DAC channel1 Trigger selection) */
+#define DAC_CR_TSEL1_0              (0x1UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000004 */
+#define DAC_CR_TSEL1_1              (0x2UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000008 */
+#define DAC_CR_TSEL1_2              (0x4UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000010 */
+#define DAC_CR_TSEL1_3              (0x8UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000020 */
+
+#define DAC_CR_WAVE1_Pos            (6U)
+#define DAC_CR_WAVE1_Msk            (0x3UL << DAC_CR_WAVE1_Pos)                /*!< 0x000000C0 */
+#define DAC_CR_WAVE1                DAC_CR_WAVE1_Msk                           /*!<WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */
+#define DAC_CR_WAVE1_0              (0x1UL << DAC_CR_WAVE1_Pos)                /*!< 0x00000040 */
+#define DAC_CR_WAVE1_1              (0x2UL << DAC_CR_WAVE1_Pos)                /*!< 0x00000080 */
+
+#define DAC_CR_MAMP1_Pos            (8U)
+#define DAC_CR_MAMP1_Msk            (0xFUL << DAC_CR_MAMP1_Pos)                /*!< 0x00000F00 */
+#define DAC_CR_MAMP1                DAC_CR_MAMP1_Msk                           /*!<MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
+#define DAC_CR_MAMP1_0              (0x1UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000100 */
+#define DAC_CR_MAMP1_1              (0x2UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000200 */
+#define DAC_CR_MAMP1_2              (0x4UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000400 */
+#define DAC_CR_MAMP1_3              (0x8UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000800 */
+
+#define DAC_CR_DMAEN1_Pos           (12U)
+#define DAC_CR_DMAEN1_Msk           (0x1UL << DAC_CR_DMAEN1_Pos)               /*!< 0x00001000 */
+#define DAC_CR_DMAEN1               DAC_CR_DMAEN1_Msk                          /*!<DAC channel1 DMA enable */
+#define DAC_CR_DMAUDRIE1_Pos        (13U)
+#define DAC_CR_DMAUDRIE1_Msk        (0x1UL << DAC_CR_DMAUDRIE1_Pos)            /*!< 0x00002000 */
+#define DAC_CR_DMAUDRIE1            DAC_CR_DMAUDRIE1_Msk                       /*!<DAC channel 1 DMA underrun interrupt enable  >*/
+#define DAC_CR_CEN1_Pos             (14U)
+#define DAC_CR_CEN1_Msk             (0x1UL << DAC_CR_CEN1_Pos)                 /*!< 0x00004000 */
+#define DAC_CR_CEN1                 DAC_CR_CEN1_Msk                            /*!<DAC channel 1 calibration enable >*/
+
+#define DAC_CR_EN2_Pos              (16U)
+#define DAC_CR_EN2_Msk              (0x1UL << DAC_CR_EN2_Pos)                  /*!< 0x00010000 */
+#define DAC_CR_EN2                  DAC_CR_EN2_Msk                             /*!<DAC channel2 enable */
+#define DAC_CR_TEN2_Pos             (17U)
+#define DAC_CR_TEN2_Msk             (0x1UL << DAC_CR_TEN2_Pos)                 /*!< 0x00020000 */
+#define DAC_CR_TEN2                 DAC_CR_TEN2_Msk                            /*!<DAC channel2 Trigger enable */
+
+#define DAC_CR_TSEL2_Pos            (18U)
+#define DAC_CR_TSEL2_Msk            (0xFUL << DAC_CR_TSEL2_Pos)                /*!< 0x003C0000 */
+#define DAC_CR_TSEL2                DAC_CR_TSEL2_Msk                           /*!<TSEL2[2:0] (DAC channel2 Trigger selection) */
+#define DAC_CR_TSEL2_0              (0x1UL << DAC_CR_TSEL2_Pos)                /*!< 0x00040000 */
+#define DAC_CR_TSEL2_1              (0x2UL << DAC_CR_TSEL2_Pos)                /*!< 0x00080000 */
+#define DAC_CR_TSEL2_2              (0x4UL << DAC_CR_TSEL2_Pos)                /*!< 0x00100000 */
+#define DAC_CR_TSEL2_3              (0x8UL << DAC_CR_TSEL2_Pos)                /*!< 0x00200000 */
+
+#define DAC_CR_WAVE2_Pos            (22U)
+#define DAC_CR_WAVE2_Msk            (0x3UL << DAC_CR_WAVE2_Pos)                /*!< 0x00C00000 */
+#define DAC_CR_WAVE2                DAC_CR_WAVE2_Msk                           /*!<WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
+#define DAC_CR_WAVE2_0              (0x1UL << DAC_CR_WAVE2_Pos)                /*!< 0x00400000 */
+#define DAC_CR_WAVE2_1              (0x2UL << DAC_CR_WAVE2_Pos)                /*!< 0x00800000 */
+
+#define DAC_CR_MAMP2_Pos            (24U)
+#define DAC_CR_MAMP2_Msk            (0xFUL << DAC_CR_MAMP2_Pos)                /*!< 0x0F000000 */
+#define DAC_CR_MAMP2                DAC_CR_MAMP2_Msk                           /*!<MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
+#define DAC_CR_MAMP2_0              (0x1UL << DAC_CR_MAMP2_Pos)                /*!< 0x01000000 */
+#define DAC_CR_MAMP2_1              (0x2UL << DAC_CR_MAMP2_Pos)                /*!< 0x02000000 */
+#define DAC_CR_MAMP2_2              (0x4UL << DAC_CR_MAMP2_Pos)                /*!< 0x04000000 */
+#define DAC_CR_MAMP2_3              (0x8UL << DAC_CR_MAMP2_Pos)                /*!< 0x08000000 */
+
+#define DAC_CR_DMAEN2_Pos           (28U)
+#define DAC_CR_DMAEN2_Msk           (0x1UL << DAC_CR_DMAEN2_Pos)               /*!< 0x10000000 */
+#define DAC_CR_DMAEN2               DAC_CR_DMAEN2_Msk                          /*!<DAC channel2 DMA enabled */
+#define DAC_CR_DMAUDRIE2_Pos        (29U)
+#define DAC_CR_DMAUDRIE2_Msk        (0x1UL << DAC_CR_DMAUDRIE2_Pos)            /*!< 0x20000000 */
+#define DAC_CR_DMAUDRIE2            DAC_CR_DMAUDRIE2_Msk                       /*!<DAC channel2 DMA underrun interrupt enable  >*/
+#define DAC_CR_CEN2_Pos             (30U)
+#define DAC_CR_CEN2_Msk             (0x1UL << DAC_CR_CEN2_Pos)                 /*!< 0x40000000 */
+#define DAC_CR_CEN2                 DAC_CR_CEN2_Msk                            /*!<DAC channel2 calibration enable >*/
+
+/*****************  Bit definition for DAC_SWTRIGR register  ******************/
+#define DAC_SWTRIGR_SWTRIG1_Pos     (0U)
+#define DAC_SWTRIGR_SWTRIG1_Msk     (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)         /*!< 0x00000001 */
+#define DAC_SWTRIGR_SWTRIG1         DAC_SWTRIGR_SWTRIG1_Msk                    /*!<DAC channel1 software trigger */
+#define DAC_SWTRIGR_SWTRIG2_Pos     (1U)
+#define DAC_SWTRIGR_SWTRIG2_Msk     (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)         /*!< 0x00000002 */
+#define DAC_SWTRIGR_SWTRIG2         DAC_SWTRIGR_SWTRIG2_Msk                    /*!<DAC channel2 software trigger */
+
+/*****************  Bit definition for DAC_DHR12R1 register  ******************/
+#define DAC_DHR12R1_DACC1DHR_Pos    (0U)
+#define DAC_DHR12R1_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)      /*!< 0x00000FFF */
+#define DAC_DHR12R1_DACC1DHR        DAC_DHR12R1_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12L1 register  ******************/
+#define DAC_DHR12L1_DACC1DHR_Pos    (4U)
+#define DAC_DHR12L1_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)      /*!< 0x0000FFF0 */
+#define DAC_DHR12L1_DACC1DHR        DAC_DHR12L1_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Left aligned data */
+
+/******************  Bit definition for DAC_DHR8R1 register  ******************/
+#define DAC_DHR8R1_DACC1DHR_Pos     (0U)
+#define DAC_DHR8R1_DACC1DHR_Msk     (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)        /*!< 0x000000FF */
+#define DAC_DHR8R1_DACC1DHR         DAC_DHR8R1_DACC1DHR_Msk                    /*!<DAC channel1 8-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12R2 register  ******************/
+#define DAC_DHR12R2_DACC2DHR_Pos    (0U)
+#define DAC_DHR12R2_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)      /*!< 0x00000FFF */
+#define DAC_DHR12R2_DACC2DHR        DAC_DHR12R2_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12L2 register  ******************/
+#define DAC_DHR12L2_DACC2DHR_Pos    (4U)
+#define DAC_DHR12L2_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)      /*!< 0x0000FFF0 */
+#define DAC_DHR12L2_DACC2DHR        DAC_DHR12L2_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Left aligned data */
+
+/******************  Bit definition for DAC_DHR8R2 register  ******************/
+#define DAC_DHR8R2_DACC2DHR_Pos     (0U)
+#define DAC_DHR8R2_DACC2DHR_Msk     (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)        /*!< 0x000000FF */
+#define DAC_DHR8R2_DACC2DHR         DAC_DHR8R2_DACC2DHR_Msk                    /*!<DAC channel2 8-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12RD register  ******************/
+#define DAC_DHR12RD_DACC1DHR_Pos    (0U)
+#define DAC_DHR12RD_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)      /*!< 0x00000FFF */
+#define DAC_DHR12RD_DACC1DHR        DAC_DHR12RD_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Right aligned data */
+#define DAC_DHR12RD_DACC2DHR_Pos    (16U)
+#define DAC_DHR12RD_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)      /*!< 0x0FFF0000 */
+#define DAC_DHR12RD_DACC2DHR        DAC_DHR12RD_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12LD register  ******************/
+#define DAC_DHR12LD_DACC1DHR_Pos    (4U)
+#define DAC_DHR12LD_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)      /*!< 0x0000FFF0 */
+#define DAC_DHR12LD_DACC1DHR        DAC_DHR12LD_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Left aligned data */
+#define DAC_DHR12LD_DACC2DHR_Pos    (20U)
+#define DAC_DHR12LD_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)      /*!< 0xFFF00000 */
+#define DAC_DHR12LD_DACC2DHR        DAC_DHR12LD_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Left aligned data */
+
+/******************  Bit definition for DAC_DHR8RD register  ******************/
+#define DAC_DHR8RD_DACC1DHR_Pos     (0U)
+#define DAC_DHR8RD_DACC1DHR_Msk     (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)        /*!< 0x000000FF */
+#define DAC_DHR8RD_DACC1DHR         DAC_DHR8RD_DACC1DHR_Msk                    /*!<DAC channel1 8-bit Right aligned data */
+#define DAC_DHR8RD_DACC2DHR_Pos     (8U)
+#define DAC_DHR8RD_DACC2DHR_Msk     (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)        /*!< 0x0000FF00 */
+#define DAC_DHR8RD_DACC2DHR         DAC_DHR8RD_DACC2DHR_Msk                    /*!<DAC channel2 8-bit Right aligned data */
+
+/*******************  Bit definition for DAC_DOR1 register  *******************/
+#define DAC_DOR1_DACC1DOR_Pos       (0U)
+#define DAC_DOR1_DACC1DOR_Msk       (0xFFFUL << DAC_DOR1_DACC1DOR_Pos)         /*!< 0x00000FFF */
+#define DAC_DOR1_DACC1DOR           DAC_DOR1_DACC1DOR_Msk                      /*!<DAC channel1 data output */
+
+/*******************  Bit definition for DAC_DOR2 register  *******************/
+#define DAC_DOR2_DACC2DOR_Pos       (0U)
+#define DAC_DOR2_DACC2DOR_Msk       (0xFFFUL << DAC_DOR2_DACC2DOR_Pos)         /*!< 0x00000FFF */
+#define DAC_DOR2_DACC2DOR           DAC_DOR2_DACC2DOR_Msk                      /*!<DAC channel2 data output */
+
+/********************  Bit definition for DAC_SR register  ********************/
+#define DAC_SR_DMAUDR1_Pos          (13U)
+#define DAC_SR_DMAUDR1_Msk          (0x1UL << DAC_SR_DMAUDR1_Pos)              /*!< 0x00002000 */
+#define DAC_SR_DMAUDR1              DAC_SR_DMAUDR1_Msk                         /*!<DAC channel1 DMA underrun flag */
+#define DAC_SR_CAL_FLAG1_Pos        (14U)
+#define DAC_SR_CAL_FLAG1_Msk        (0x1UL << DAC_SR_CAL_FLAG1_Pos)            /*!< 0x00004000 */
+#define DAC_SR_CAL_FLAG1            DAC_SR_CAL_FLAG1_Msk                       /*!<DAC channel1 calibration offset status */
+#define DAC_SR_BWST1_Pos            (15U)
+#define DAC_SR_BWST1_Msk            (0x1UL << DAC_SR_BWST1_Pos)                /*!< 0x00008000 */
+#define DAC_SR_BWST1                DAC_SR_BWST1_Msk                           /*!<DAC channel1 busy writing sample time flag */
+
+#define DAC_SR_DMAUDR2_Pos          (29U)
+#define DAC_SR_DMAUDR2_Msk          (0x1UL << DAC_SR_DMAUDR2_Pos)              /*!< 0x20000000 */
+#define DAC_SR_DMAUDR2              DAC_SR_DMAUDR2_Msk                         /*!<DAC channel2 DMA underrun flag */
+#define DAC_SR_CAL_FLAG2_Pos        (30U)
+#define DAC_SR_CAL_FLAG2_Msk        (0x1UL << DAC_SR_CAL_FLAG2_Pos)            /*!< 0x40000000 */
+#define DAC_SR_CAL_FLAG2            DAC_SR_CAL_FLAG2_Msk                       /*!<DAC channel2 calibration offset status */
+#define DAC_SR_BWST2_Pos            (31U)
+#define DAC_SR_BWST2_Msk            (0x1UL << DAC_SR_BWST2_Pos)                /*!< 0x80000000 */
+#define DAC_SR_BWST2                DAC_SR_BWST2_Msk                           /*!<DAC channel2 busy writing sample time flag */
+
+/*******************  Bit definition for DAC_CCR register  ********************/
+#define DAC_CCR_OTRIM1_Pos          (0U)
+#define DAC_CCR_OTRIM1_Msk          (0x1FUL << DAC_CCR_OTRIM1_Pos)             /*!< 0x0000001F */
+#define DAC_CCR_OTRIM1              DAC_CCR_OTRIM1_Msk                         /*!<DAC channel1 offset trimming value */
+#define DAC_CCR_OTRIM2_Pos          (16U)
+#define DAC_CCR_OTRIM2_Msk          (0x1FUL << DAC_CCR_OTRIM2_Pos)             /*!< 0x001F0000 */
+#define DAC_CCR_OTRIM2              DAC_CCR_OTRIM2_Msk                         /*!<DAC channel2 offset trimming value */
+
+/*******************  Bit definition for DAC_MCR register  *******************/
+#define DAC_MCR_MODE1_Pos           (0U)
+#define DAC_MCR_MODE1_Msk           (0x7UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000007 */
+#define DAC_MCR_MODE1               DAC_MCR_MODE1_Msk                          /*!<MODE1[2:0] (DAC channel1 mode) */
+#define DAC_MCR_MODE1_0             (0x1UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000001 */
+#define DAC_MCR_MODE1_1             (0x2UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000002 */
+#define DAC_MCR_MODE1_2             (0x4UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000004 */
+
+#define DAC_MCR_MODE2_Pos           (16U)
+#define DAC_MCR_MODE2_Msk           (0x7UL << DAC_MCR_MODE2_Pos)               /*!< 0x00070000 */
+#define DAC_MCR_MODE2               DAC_MCR_MODE2_Msk                          /*!<MODE2[2:0] (DAC channel2 mode) */
+#define DAC_MCR_MODE2_0             (0x1UL << DAC_MCR_MODE2_Pos)               /*!< 0x00010000 */
+#define DAC_MCR_MODE2_1             (0x2UL << DAC_MCR_MODE2_Pos)               /*!< 0x00020000 */
+#define DAC_MCR_MODE2_2             (0x4UL << DAC_MCR_MODE2_Pos)               /*!< 0x00040000 */
+
+/******************  Bit definition for DAC_SHSR1 register  ******************/
+#define DAC_SHSR1_TSAMPLE1_Pos      (0U)
+#define DAC_SHSR1_TSAMPLE1_Msk      (0x3FFUL << DAC_SHSR1_TSAMPLE1_Pos)        /*!< 0x000003FF */
+#define DAC_SHSR1_TSAMPLE1          DAC_SHSR1_TSAMPLE1_Msk                     /*!<DAC channel1 sample time */
+
+/******************  Bit definition for DAC_SHSR2 register  ******************/
+#define DAC_SHSR2_TSAMPLE2_Pos      (0U)
+#define DAC_SHSR2_TSAMPLE2_Msk      (0x3FFUL << DAC_SHSR2_TSAMPLE2_Pos)        /*!< 0x000003FF */
+#define DAC_SHSR2_TSAMPLE2          DAC_SHSR2_TSAMPLE2_Msk                     /*!<DAC channel2 sample time */
+
+/******************  Bit definition for DAC_SHHR register  ******************/
+#define DAC_SHHR_THOLD1_Pos         (0U)
+#define DAC_SHHR_THOLD1_Msk         (0x3FFUL << DAC_SHHR_THOLD1_Pos)           /*!< 0x000003FF */
+#define DAC_SHHR_THOLD1             DAC_SHHR_THOLD1_Msk                        /*!<DAC channel1 hold time */
+#define DAC_SHHR_THOLD2_Pos         (16U)
+#define DAC_SHHR_THOLD2_Msk         (0x3FFUL << DAC_SHHR_THOLD2_Pos)           /*!< 0x03FF0000 */
+#define DAC_SHHR_THOLD2             DAC_SHHR_THOLD2_Msk                        /*!<DAC channel2 hold time */
+
+/******************  Bit definition for DAC_SHRR register  ******************/
+#define DAC_SHRR_TREFRESH1_Pos      (0U)
+#define DAC_SHRR_TREFRESH1_Msk      (0xFFUL << DAC_SHRR_TREFRESH1_Pos)         /*!< 0x000000FF */
+#define DAC_SHRR_TREFRESH1          DAC_SHRR_TREFRESH1_Msk                     /*!<DAC channel1 refresh time */
+#define DAC_SHRR_TREFRESH2_Pos      (16U)
+#define DAC_SHRR_TREFRESH2_Msk      (0xFFUL << DAC_SHRR_TREFRESH2_Pos)         /*!< 0x00FF0000 */
+#define DAC_SHRR_TREFRESH2          DAC_SHRR_TREFRESH2_Msk                     /*!<DAC channel2 refresh time */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 Debug MCU                                  */
+/*                                                                            */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                           DMA Controller (DMA)                             */
+/*                                                                            */
+/******************************************************************************/
+
+/*******************  Bit definition for DMA_ISR register  ********************/
+#define DMA_ISR_GIF1_Pos       (0U)
+#define DMA_ISR_GIF1_Msk       (0x1UL << DMA_ISR_GIF1_Pos)                     /*!< 0x00000001 */
+#define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                /*!< Channel 1 Global interrupt flag */
+#define DMA_ISR_TCIF1_Pos      (1U)
+#define DMA_ISR_TCIF1_Msk      (0x1UL << DMA_ISR_TCIF1_Pos)                    /*!< 0x00000002 */
+#define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               /*!< Channel 1 Transfer Complete flag */
+#define DMA_ISR_HTIF1_Pos      (2U)
+#define DMA_ISR_HTIF1_Msk      (0x1UL << DMA_ISR_HTIF1_Pos)                    /*!< 0x00000004 */
+#define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               /*!< Channel 1 Half Transfer flag */
+#define DMA_ISR_TEIF1_Pos      (3U)
+#define DMA_ISR_TEIF1_Msk      (0x1UL << DMA_ISR_TEIF1_Pos)                    /*!< 0x00000008 */
+#define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               /*!< Channel 1 Transfer Error flag */
+#define DMA_ISR_GIF2_Pos       (4U)
+#define DMA_ISR_GIF2_Msk       (0x1UL << DMA_ISR_GIF2_Pos)                     /*!< 0x00000010 */
+#define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                /*!< Channel 2 Global interrupt flag */
+#define DMA_ISR_TCIF2_Pos      (5U)
+#define DMA_ISR_TCIF2_Msk      (0x1UL << DMA_ISR_TCIF2_Pos)                    /*!< 0x00000020 */
+#define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               /*!< Channel 2 Transfer Complete flag */
+#define DMA_ISR_HTIF2_Pos      (6U)
+#define DMA_ISR_HTIF2_Msk      (0x1UL << DMA_ISR_HTIF2_Pos)                    /*!< 0x00000040 */
+#define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               /*!< Channel 2 Half Transfer flag */
+#define DMA_ISR_TEIF2_Pos      (7U)
+#define DMA_ISR_TEIF2_Msk      (0x1UL << DMA_ISR_TEIF2_Pos)                    /*!< 0x00000080 */
+#define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               /*!< Channel 2 Transfer Error flag */
+#define DMA_ISR_GIF3_Pos       (8U)
+#define DMA_ISR_GIF3_Msk       (0x1UL << DMA_ISR_GIF3_Pos)                     /*!< 0x00000100 */
+#define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                /*!< Channel 3 Global interrupt flag */
+#define DMA_ISR_TCIF3_Pos      (9U)
+#define DMA_ISR_TCIF3_Msk      (0x1UL << DMA_ISR_TCIF3_Pos)                    /*!< 0x00000200 */
+#define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               /*!< Channel 3 Transfer Complete flag */
+#define DMA_ISR_HTIF3_Pos      (10U)
+#define DMA_ISR_HTIF3_Msk      (0x1UL << DMA_ISR_HTIF3_Pos)                    /*!< 0x00000400 */
+#define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               /*!< Channel 3 Half Transfer flag */
+#define DMA_ISR_TEIF3_Pos      (11U)
+#define DMA_ISR_TEIF3_Msk      (0x1UL << DMA_ISR_TEIF3_Pos)                    /*!< 0x00000800 */
+#define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               /*!< Channel 3 Transfer Error flag */
+#define DMA_ISR_GIF4_Pos       (12U)
+#define DMA_ISR_GIF4_Msk       (0x1UL << DMA_ISR_GIF4_Pos)                     /*!< 0x00001000 */
+#define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                /*!< Channel 4 Global interrupt flag */
+#define DMA_ISR_TCIF4_Pos      (13U)
+#define DMA_ISR_TCIF4_Msk      (0x1UL << DMA_ISR_TCIF4_Pos)                    /*!< 0x00002000 */
+#define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               /*!< Channel 4 Transfer Complete flag */
+#define DMA_ISR_HTIF4_Pos      (14U)
+#define DMA_ISR_HTIF4_Msk      (0x1UL << DMA_ISR_HTIF4_Pos)                    /*!< 0x00004000 */
+#define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               /*!< Channel 4 Half Transfer flag */
+#define DMA_ISR_TEIF4_Pos      (15U)
+#define DMA_ISR_TEIF4_Msk      (0x1UL << DMA_ISR_TEIF4_Pos)                    /*!< 0x00008000 */
+#define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               /*!< Channel 4 Transfer Error flag */
+#define DMA_ISR_GIF5_Pos       (16U)
+#define DMA_ISR_GIF5_Msk       (0x1UL << DMA_ISR_GIF5_Pos)                     /*!< 0x00010000 */
+#define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                /*!< Channel 5 Global interrupt flag */
+#define DMA_ISR_TCIF5_Pos      (17U)
+#define DMA_ISR_TCIF5_Msk      (0x1UL << DMA_ISR_TCIF5_Pos)                    /*!< 0x00020000 */
+#define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               /*!< Channel 5 Transfer Complete flag */
+#define DMA_ISR_HTIF5_Pos      (18U)
+#define DMA_ISR_HTIF5_Msk      (0x1UL << DMA_ISR_HTIF5_Pos)                    /*!< 0x00040000 */
+#define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               /*!< Channel 5 Half Transfer flag */
+#define DMA_ISR_TEIF5_Pos      (19U)
+#define DMA_ISR_TEIF5_Msk      (0x1UL << DMA_ISR_TEIF5_Pos)                    /*!< 0x00080000 */
+#define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               /*!< Channel 5 Transfer Error flag */
+#define DMA_ISR_GIF6_Pos       (20U)
+#define DMA_ISR_GIF6_Msk       (0x1UL << DMA_ISR_GIF6_Pos)                     /*!< 0x00100000 */
+#define DMA_ISR_GIF6           DMA_ISR_GIF6_Msk                                /*!< Channel 6 Global interrupt flag */
+#define DMA_ISR_TCIF6_Pos      (21U)
+#define DMA_ISR_TCIF6_Msk      (0x1UL << DMA_ISR_TCIF6_Pos)                    /*!< 0x00200000 */
+#define DMA_ISR_TCIF6          DMA_ISR_TCIF6_Msk                               /*!< Channel 6 Transfer Complete flag */
+#define DMA_ISR_HTIF6_Pos      (22U)
+#define DMA_ISR_HTIF6_Msk      (0x1UL << DMA_ISR_HTIF6_Pos)                    /*!< 0x00400000 */
+#define DMA_ISR_HTIF6          DMA_ISR_HTIF6_Msk                               /*!< Channel 6 Half Transfer flag */
+#define DMA_ISR_TEIF6_Pos      (23U)
+#define DMA_ISR_TEIF6_Msk      (0x1UL << DMA_ISR_TEIF6_Pos)                    /*!< 0x00800000 */
+#define DMA_ISR_TEIF6          DMA_ISR_TEIF6_Msk                               /*!< Channel 6 Transfer Error flag */
+#define DMA_ISR_GIF7_Pos       (24U)
+#define DMA_ISR_GIF7_Msk       (0x1UL << DMA_ISR_GIF7_Pos)                     /*!< 0x01000000 */
+#define DMA_ISR_GIF7           DMA_ISR_GIF7_Msk                                /*!< Channel 7 Global interrupt flag */
+#define DMA_ISR_TCIF7_Pos      (25U)
+#define DMA_ISR_TCIF7_Msk      (0x1UL << DMA_ISR_TCIF7_Pos)                    /*!< 0x02000000 */
+#define DMA_ISR_TCIF7          DMA_ISR_TCIF7_Msk                               /*!< Channel 7 Transfer Complete flag */
+#define DMA_ISR_HTIF7_Pos      (26U)
+#define DMA_ISR_HTIF7_Msk      (0x1UL << DMA_ISR_HTIF7_Pos)                    /*!< 0x04000000 */
+#define DMA_ISR_HTIF7          DMA_ISR_HTIF7_Msk                               /*!< Channel 7 Half Transfer flag */
+#define DMA_ISR_TEIF7_Pos      (27U)
+#define DMA_ISR_TEIF7_Msk      (0x1UL << DMA_ISR_TEIF7_Pos)                    /*!< 0x08000000 */
+#define DMA_ISR_TEIF7          DMA_ISR_TEIF7_Msk                               /*!< Channel 7 Transfer Error flag */
+
+/*******************  Bit definition for DMA_IFCR register  *******************/
+#define DMA_IFCR_CGIF1_Pos     (0U)
+#define DMA_IFCR_CGIF1_Msk     (0x1UL << DMA_IFCR_CGIF1_Pos)                   /*!< 0x00000001 */
+#define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              /*!< Channel 1 Global interrupt clearr */
+#define DMA_IFCR_CTCIF1_Pos    (1U)
+#define DMA_IFCR_CTCIF1_Msk    (0x1UL << DMA_IFCR_CTCIF1_Pos)                  /*!< 0x00000002 */
+#define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             /*!< Channel 1 Transfer Complete clear */
+#define DMA_IFCR_CHTIF1_Pos    (2U)
+#define DMA_IFCR_CHTIF1_Msk    (0x1UL << DMA_IFCR_CHTIF1_Pos)                  /*!< 0x00000004 */
+#define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             /*!< Channel 1 Half Transfer clear */
+#define DMA_IFCR_CTEIF1_Pos    (3U)
+#define DMA_IFCR_CTEIF1_Msk    (0x1UL << DMA_IFCR_CTEIF1_Pos)                  /*!< 0x00000008 */
+#define DMA_IFCR_CTEIF1        DMA_IFCR_CTEIF1_Msk                             /*!< Channel 1 Transfer Error clear */
+#define DMA_IFCR_CGIF2_Pos     (4U)
+#define DMA_IFCR_CGIF2_Msk     (0x1UL << DMA_IFCR_CGIF2_Pos)                   /*!< 0x00000010 */
+#define DMA_IFCR_CGIF2         DMA_IFCR_CGIF2_Msk                              /*!< Channel 2 Global interrupt clear */
+#define DMA_IFCR_CTCIF2_Pos    (5U)
+#define DMA_IFCR_CTCIF2_Msk    (0x1UL << DMA_IFCR_CTCIF2_Pos)                  /*!< 0x00000020 */
+#define DMA_IFCR_CTCIF2        DMA_IFCR_CTCIF2_Msk                             /*!< Channel 2 Transfer Complete clear */
+#define DMA_IFCR_CHTIF2_Pos    (6U)
+#define DMA_IFCR_CHTIF2_Msk    (0x1UL << DMA_IFCR_CHTIF2_Pos)                  /*!< 0x00000040 */
+#define DMA_IFCR_CHTIF2        DMA_IFCR_CHTIF2_Msk                             /*!< Channel 2 Half Transfer clear */
+#define DMA_IFCR_CTEIF2_Pos    (7U)
+#define DMA_IFCR_CTEIF2_Msk    (0x1UL << DMA_IFCR_CTEIF2_Pos)                  /*!< 0x00000080 */
+#define DMA_IFCR_CTEIF2        DMA_IFCR_CTEIF2_Msk                             /*!< Channel 2 Transfer Error clear */
+#define DMA_IFCR_CGIF3_Pos     (8U)
+#define DMA_IFCR_CGIF3_Msk     (0x1UL << DMA_IFCR_CGIF3_Pos)                   /*!< 0x00000100 */
+#define DMA_IFCR_CGIF3         DMA_IFCR_CGIF3_Msk                              /*!< Channel 3 Global interrupt clear */
+#define DMA_IFCR_CTCIF3_Pos    (9U)
+#define DMA_IFCR_CTCIF3_Msk    (0x1UL << DMA_IFCR_CTCIF3_Pos)                  /*!< 0x00000200 */
+#define DMA_IFCR_CTCIF3        DMA_IFCR_CTCIF3_Msk                             /*!< Channel 3 Transfer Complete clear */
+#define DMA_IFCR_CHTIF3_Pos    (10U)
+#define DMA_IFCR_CHTIF3_Msk    (0x1UL << DMA_IFCR_CHTIF3_Pos)                  /*!< 0x00000400 */
+#define DMA_IFCR_CHTIF3        DMA_IFCR_CHTIF3_Msk                             /*!< Channel 3 Half Transfer clear */
+#define DMA_IFCR_CTEIF3_Pos    (11U)
+#define DMA_IFCR_CTEIF3_Msk    (0x1UL << DMA_IFCR_CTEIF3_Pos)                  /*!< 0x00000800 */
+#define DMA_IFCR_CTEIF3        DMA_IFCR_CTEIF3_Msk                             /*!< Channel 3 Transfer Error clear */
+#define DMA_IFCR_CGIF4_Pos     (12U)
+#define DMA_IFCR_CGIF4_Msk     (0x1UL << DMA_IFCR_CGIF4_Pos)                   /*!< 0x00001000 */
+#define DMA_IFCR_CGIF4         DMA_IFCR_CGIF4_Msk                              /*!< Channel 4 Global interrupt clear */
+#define DMA_IFCR_CTCIF4_Pos    (13U)
+#define DMA_IFCR_CTCIF4_Msk    (0x1UL << DMA_IFCR_CTCIF4_Pos)                  /*!< 0x00002000 */
+#define DMA_IFCR_CTCIF4        DMA_IFCR_CTCIF4_Msk                             /*!< Channel 4 Transfer Complete clear */
+#define DMA_IFCR_CHTIF4_Pos    (14U)
+#define DMA_IFCR_CHTIF4_Msk    (0x1UL << DMA_IFCR_CHTIF4_Pos)                  /*!< 0x00004000 */
+#define DMA_IFCR_CHTIF4        DMA_IFCR_CHTIF4_Msk                             /*!< Channel 4 Half Transfer clear */
+#define DMA_IFCR_CTEIF4_Pos    (15U)
+#define DMA_IFCR_CTEIF4_Msk    (0x1UL << DMA_IFCR_CTEIF4_Pos)                  /*!< 0x00008000 */
+#define DMA_IFCR_CTEIF4        DMA_IFCR_CTEIF4_Msk                             /*!< Channel 4 Transfer Error clear */
+#define DMA_IFCR_CGIF5_Pos     (16U)
+#define DMA_IFCR_CGIF5_Msk     (0x1UL << DMA_IFCR_CGIF5_Pos)                   /*!< 0x00010000 */
+#define DMA_IFCR_CGIF5         DMA_IFCR_CGIF5_Msk                              /*!< Channel 5 Global interrupt clear */
+#define DMA_IFCR_CTCIF5_Pos    (17U)
+#define DMA_IFCR_CTCIF5_Msk    (0x1UL << DMA_IFCR_CTCIF5_Pos)                  /*!< 0x00020000 */
+#define DMA_IFCR_CTCIF5        DMA_IFCR_CTCIF5_Msk                             /*!< Channel 5 Transfer Complete clear */
+#define DMA_IFCR_CHTIF5_Pos    (18U)
+#define DMA_IFCR_CHTIF5_Msk    (0x1UL << DMA_IFCR_CHTIF5_Pos)                  /*!< 0x00040000 */
+#define DMA_IFCR_CHTIF5        DMA_IFCR_CHTIF5_Msk                             /*!< Channel 5 Half Transfer clear */
+#define DMA_IFCR_CTEIF5_Pos    (19U)
+#define DMA_IFCR_CTEIF5_Msk    (0x1UL << DMA_IFCR_CTEIF5_Pos)                  /*!< 0x00080000 */
+#define DMA_IFCR_CTEIF5        DMA_IFCR_CTEIF5_Msk                             /*!< Channel 5 Transfer Error clear */
+#define DMA_IFCR_CGIF6_Pos     (20U)
+#define DMA_IFCR_CGIF6_Msk     (0x1UL << DMA_IFCR_CGIF6_Pos)                   /*!< 0x00100000 */
+#define DMA_IFCR_CGIF6         DMA_IFCR_CGIF6_Msk                              /*!< Channel 6 Global interrupt clear */
+#define DMA_IFCR_CTCIF6_Pos    (21U)
+#define DMA_IFCR_CTCIF6_Msk    (0x1UL << DMA_IFCR_CTCIF6_Pos)                  /*!< 0x00200000 */
+#define DMA_IFCR_CTCIF6        DMA_IFCR_CTCIF6_Msk                             /*!< Channel 6 Transfer Complete clear */
+#define DMA_IFCR_CHTIF6_Pos    (22U)
+#define DMA_IFCR_CHTIF6_Msk    (0x1UL << DMA_IFCR_CHTIF6_Pos)                  /*!< 0x00400000 */
+#define DMA_IFCR_CHTIF6        DMA_IFCR_CHTIF6_Msk                             /*!< Channel 6 Half Transfer clear */
+#define DMA_IFCR_CTEIF6_Pos    (23U)
+#define DMA_IFCR_CTEIF6_Msk    (0x1UL << DMA_IFCR_CTEIF6_Pos)                  /*!< 0x00800000 */
+#define DMA_IFCR_CTEIF6        DMA_IFCR_CTEIF6_Msk                             /*!< Channel 6 Transfer Error clear */
+#define DMA_IFCR_CGIF7_Pos     (24U)
+#define DMA_IFCR_CGIF7_Msk     (0x1UL << DMA_IFCR_CGIF7_Pos)                   /*!< 0x01000000 */
+#define DMA_IFCR_CGIF7         DMA_IFCR_CGIF7_Msk                              /*!< Channel 7 Global interrupt clear */
+#define DMA_IFCR_CTCIF7_Pos    (25U)
+#define DMA_IFCR_CTCIF7_Msk    (0x1UL << DMA_IFCR_CTCIF7_Pos)                  /*!< 0x02000000 */
+#define DMA_IFCR_CTCIF7        DMA_IFCR_CTCIF7_Msk                             /*!< Channel 7 Transfer Complete clear */
+#define DMA_IFCR_CHTIF7_Pos    (26U)
+#define DMA_IFCR_CHTIF7_Msk    (0x1UL << DMA_IFCR_CHTIF7_Pos)                  /*!< 0x04000000 */
+#define DMA_IFCR_CHTIF7        DMA_IFCR_CHTIF7_Msk                             /*!< Channel 7 Half Transfer clear */
+#define DMA_IFCR_CTEIF7_Pos    (27U)
+#define DMA_IFCR_CTEIF7_Msk    (0x1UL << DMA_IFCR_CTEIF7_Pos)                  /*!< 0x08000000 */
+#define DMA_IFCR_CTEIF7        DMA_IFCR_CTEIF7_Msk                             /*!< Channel 7 Transfer Error clear */
+
+/*******************  Bit definition for DMA_CCR register  ********************/
+#define DMA_CCR_EN_Pos         (0U)
+#define DMA_CCR_EN_Msk         (0x1UL << DMA_CCR_EN_Pos)                       /*!< 0x00000001 */
+#define DMA_CCR_EN             DMA_CCR_EN_Msk                                  /*!< Channel enable                      */
+#define DMA_CCR_TCIE_Pos       (1U)
+#define DMA_CCR_TCIE_Msk       (0x1UL << DMA_CCR_TCIE_Pos)                     /*!< 0x00000002 */
+#define DMA_CCR_TCIE           DMA_CCR_TCIE_Msk                                /*!< Transfer complete interrupt enable  */
+#define DMA_CCR_HTIE_Pos       (2U)
+#define DMA_CCR_HTIE_Msk       (0x1UL << DMA_CCR_HTIE_Pos)                     /*!< 0x00000004 */
+#define DMA_CCR_HTIE           DMA_CCR_HTIE_Msk                                /*!< Half Transfer interrupt enable      */
+#define DMA_CCR_TEIE_Pos       (3U)
+#define DMA_CCR_TEIE_Msk       (0x1UL << DMA_CCR_TEIE_Pos)                     /*!< 0x00000008 */
+#define DMA_CCR_TEIE           DMA_CCR_TEIE_Msk                                /*!< Transfer error interrupt enable     */
+#define DMA_CCR_DIR_Pos        (4U)
+#define DMA_CCR_DIR_Msk        (0x1UL << DMA_CCR_DIR_Pos)                      /*!< 0x00000010 */
+#define DMA_CCR_DIR            DMA_CCR_DIR_Msk                                 /*!< Data transfer direction             */
+#define DMA_CCR_CIRC_Pos       (5U)
+#define DMA_CCR_CIRC_Msk       (0x1UL << DMA_CCR_CIRC_Pos)                     /*!< 0x00000020 */
+#define DMA_CCR_CIRC           DMA_CCR_CIRC_Msk                                /*!< Circular mode                       */
+#define DMA_CCR_PINC_Pos       (6U)
+#define DMA_CCR_PINC_Msk       (0x1UL << DMA_CCR_PINC_Pos)                     /*!< 0x00000040 */
+#define DMA_CCR_PINC           DMA_CCR_PINC_Msk                                /*!< Peripheral increment mode           */
+#define DMA_CCR_MINC_Pos       (7U)
+#define DMA_CCR_MINC_Msk       (0x1UL << DMA_CCR_MINC_Pos)                     /*!< 0x00000080 */
+#define DMA_CCR_MINC           DMA_CCR_MINC_Msk                                /*!< Memory increment mode               */
+
+#define DMA_CCR_PSIZE_Pos      (8U)
+#define DMA_CCR_PSIZE_Msk      (0x3UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000300 */
+#define DMA_CCR_PSIZE          DMA_CCR_PSIZE_Msk                               /*!< PSIZE[1:0] bits (Peripheral size)   */
+#define DMA_CCR_PSIZE_0        (0x1UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000100 */
+#define DMA_CCR_PSIZE_1        (0x2UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000200 */
+
+#define DMA_CCR_MSIZE_Pos      (10U)
+#define DMA_CCR_MSIZE_Msk      (0x3UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000C00 */
+#define DMA_CCR_MSIZE          DMA_CCR_MSIZE_Msk                               /*!< MSIZE[1:0] bits (Memory size)       */
+#define DMA_CCR_MSIZE_0        (0x1UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000400 */
+#define DMA_CCR_MSIZE_1        (0x2UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000800 */
+
+#define DMA_CCR_PL_Pos         (12U)
+#define DMA_CCR_PL_Msk         (0x3UL << DMA_CCR_PL_Pos)                       /*!< 0x00003000 */
+#define DMA_CCR_PL             DMA_CCR_PL_Msk                                  /*!< PL[1:0] bits(Channel Priority level)*/
+#define DMA_CCR_PL_0           (0x1UL << DMA_CCR_PL_Pos)                       /*!< 0x00001000 */
+#define DMA_CCR_PL_1           (0x2UL << DMA_CCR_PL_Pos)                        /*!< 0x00002000 */
+
+#define DMA_CCR_MEM2MEM_Pos    (14U)
+#define DMA_CCR_MEM2MEM_Msk    (0x1UL << DMA_CCR_MEM2MEM_Pos)                  /*!< 0x00004000 */
+#define DMA_CCR_MEM2MEM        DMA_CCR_MEM2MEM_Msk                             /*!< Memory to memory mode               */
+
+/******************  Bit definition for DMA_CNDTR register  *******************/
+#define DMA_CNDTR_NDT_Pos      (0U)
+#define DMA_CNDTR_NDT_Msk      (0xFFFFUL << DMA_CNDTR_NDT_Pos)                 /*!< 0x0000FFFF */
+#define DMA_CNDTR_NDT          DMA_CNDTR_NDT_Msk                               /*!< Number of data to Transfer          */
+
+/******************  Bit definition for DMA_CPAR register  ********************/
+#define DMA_CPAR_PA_Pos        (0U)
+#define DMA_CPAR_PA_Msk        (0xFFFFFFFFUL << DMA_CPAR_PA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CPAR_PA            DMA_CPAR_PA_Msk                                 /*!< Peripheral Address                  */
+
+/******************  Bit definition for DMA_CMAR register  ********************/
+#define DMA_CMAR_MA_Pos        (0U)
+#define DMA_CMAR_MA_Msk        (0xFFFFFFFFUL << DMA_CMAR_MA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CMAR_MA            DMA_CMAR_MA_Msk                                 /*!< Memory Address                      */
+
+/******************************************************************************/
+/*                                                                            */
+/*                             DMAMUX Controller                              */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for DMAMUX_CxCR register  **************/
+#define DMAMUX_CxCR_DMAREQ_ID_Pos              (0U)
+#define DMAMUX_CxCR_DMAREQ_ID_Msk              (0x3FUL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x0000003F */
+#define DMAMUX_CxCR_DMAREQ_ID                  DMAMUX_CxCR_DMAREQ_ID_Msk             /*!< DMA Request ID   */
+#define DMAMUX_CxCR_DMAREQ_ID_0                (0x01UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_CxCR_DMAREQ_ID_1                (0x02UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_CxCR_DMAREQ_ID_2                (0x04UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_CxCR_DMAREQ_ID_3                (0x08UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_CxCR_DMAREQ_ID_4                (0x10UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_CxCR_DMAREQ_ID_5                (0x20UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000020 */
+#define DMAMUX_CxCR_DMAREQ_ID_6                (0x40UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000040 */
+#define DMAMUX_CxCR_SOIE_Pos                   (8U)
+#define DMAMUX_CxCR_SOIE_Msk                   (0x1UL << DMAMUX_CxCR_SOIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_CxCR_SOIE                       DMAMUX_CxCR_SOIE_Msk             /*!< Synchro overrun interrupt enable     */
+#define DMAMUX_CxCR_EGE_Pos                    (9U)
+#define DMAMUX_CxCR_EGE_Msk                    (0x1UL << DMAMUX_CxCR_EGE_Pos)   /*!< 0x00000200 */
+#define DMAMUX_CxCR_EGE                        DMAMUX_CxCR_EGE_Msk              /*!< Event generation interrupt enable    */
+#define DMAMUX_CxCR_SE_Pos                     (16U)
+#define DMAMUX_CxCR_SE_Msk                     (0x1UL << DMAMUX_CxCR_SE_Pos)    /*!< 0x00010000 */
+#define DMAMUX_CxCR_SE                         DMAMUX_CxCR_SE_Msk               /*!< Synchronization enable               */
+#define DMAMUX_CxCR_SPOL_Pos                   (17U)
+#define DMAMUX_CxCR_SPOL_Msk                   (0x3UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00060000 */
+#define DMAMUX_CxCR_SPOL                       DMAMUX_CxCR_SPOL_Msk             /*!< Synchronization polarity             */
+#define DMAMUX_CxCR_SPOL_0                     (0x1UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00020000 */
+#define DMAMUX_CxCR_SPOL_1                     (0x2UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00040000 */
+#define DMAMUX_CxCR_NBREQ_Pos                  (19U)
+#define DMAMUX_CxCR_NBREQ_Msk                  (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_CxCR_NBREQ                      DMAMUX_CxCR_NBREQ_Msk             /*!< Number of request                    */
+#define DMAMUX_CxCR_NBREQ_0                    (0x01UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_CxCR_NBREQ_1                    (0x02UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_CxCR_NBREQ_2                    (0x04UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_CxCR_NBREQ_3                    (0x08UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_CxCR_NBREQ_4                    (0x10UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00800000 */
+#define DMAMUX_CxCR_SYNC_ID_Pos                (24U)
+#define DMAMUX_CxCR_SYNC_ID_Msk                (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x1F000000 */
+#define DMAMUX_CxCR_SYNC_ID                    DMAMUX_CxCR_SYNC_ID_Msk             /*!< Synchronization ID                   */
+#define DMAMUX_CxCR_SYNC_ID_0                  (0x01UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x01000000 */
+#define DMAMUX_CxCR_SYNC_ID_1                  (0x02UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x02000000 */
+#define DMAMUX_CxCR_SYNC_ID_2                  (0x04UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x04000000 */
+#define DMAMUX_CxCR_SYNC_ID_3                  (0x08UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x08000000 */
+#define DMAMUX_CxCR_SYNC_ID_4                  (0x10UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x10000000 */
+
+/*******************  Bits definition for DMAMUX_CSR register  **************/
+#define DMAMUX_CSR_SOF0_Pos                    (0U)
+#define DMAMUX_CSR_SOF0_Msk                    (0x1UL << DMAMUX_CSR_SOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CSR_SOF0                        DMAMUX_CSR_SOF0_Msk             /*!< Synchronization Overrun Flag 0       */
+#define DMAMUX_CSR_SOF1_Pos                    (1U)
+#define DMAMUX_CSR_SOF1_Msk                    (0x1UL << DMAMUX_CSR_SOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CSR_SOF1                        DMAMUX_CSR_SOF1_Msk             /*!< Synchronization Overrun Flag 1       */
+#define DMAMUX_CSR_SOF2_Pos                    (2U)
+#define DMAMUX_CSR_SOF2_Msk                    (0x1UL << DMAMUX_CSR_SOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CSR_SOF2                        DMAMUX_CSR_SOF2_Msk             /*!< Synchronization Overrun Flag 2       */
+#define DMAMUX_CSR_SOF3_Pos                    (3U)
+#define DMAMUX_CSR_SOF3_Msk                    (0x1UL << DMAMUX_CSR_SOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CSR_SOF3                        DMAMUX_CSR_SOF3_Msk             /*!< Synchronization Overrun Flag 3       */
+#define DMAMUX_CSR_SOF4_Pos                    (4U)
+#define DMAMUX_CSR_SOF4_Msk                    (0x1UL << DMAMUX_CSR_SOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CSR_SOF4                        DMAMUX_CSR_SOF4_Msk             /*!< Synchronization Overrun Flag 4       */
+#define DMAMUX_CSR_SOF5_Pos                    (5U)
+#define DMAMUX_CSR_SOF5_Msk                    (0x1UL << DMAMUX_CSR_SOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CSR_SOF5                        DMAMUX_CSR_SOF5_Msk             /*!< Synchronization Overrun Flag 5       */
+#define DMAMUX_CSR_SOF6_Pos                    (6U)
+#define DMAMUX_CSR_SOF6_Msk                    (0x1UL << DMAMUX_CSR_SOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CSR_SOF6                        DMAMUX_CSR_SOF6_Msk             /*!< Synchronization Overrun Flag 6       */
+
+/********************  Bits definition for DMAMUX_CFR register  **************/
+#define DMAMUX_CFR_CSOF0_Pos                   (0U)
+#define DMAMUX_CFR_CSOF0_Msk                   (0x1UL << DMAMUX_CFR_CSOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CFR_CSOF0                       DMAMUX_CFR_CSOF0_Msk             /*!< Clear Overrun Flag 0                 */
+#define DMAMUX_CFR_CSOF1_Pos                   (1U)
+#define DMAMUX_CFR_CSOF1_Msk                   (0x1UL << DMAMUX_CFR_CSOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CFR_CSOF1                       DMAMUX_CFR_CSOF1_Msk             /*!< Clear Overrun Flag 1                 */
+#define DMAMUX_CFR_CSOF2_Pos                   (2U)
+#define DMAMUX_CFR_CSOF2_Msk                   (0x1UL << DMAMUX_CFR_CSOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CFR_CSOF2                       DMAMUX_CFR_CSOF2_Msk             /*!< Clear Overrun Flag 2                 */
+#define DMAMUX_CFR_CSOF3_Pos                   (3U)
+#define DMAMUX_CFR_CSOF3_Msk                   (0x1UL << DMAMUX_CFR_CSOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CFR_CSOF3                       DMAMUX_CFR_CSOF3_Msk             /*!< Clear Overrun Flag 3                 */
+#define DMAMUX_CFR_CSOF4_Pos                   (4U)
+#define DMAMUX_CFR_CSOF4_Msk                   (0x1UL << DMAMUX_CFR_CSOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CFR_CSOF4                       DMAMUX_CFR_CSOF4_Msk             /*!< Clear Overrun Flag 4                 */
+#define DMAMUX_CFR_CSOF5_Pos                   (5U)
+#define DMAMUX_CFR_CSOF5_Msk                   (0x1UL << DMAMUX_CFR_CSOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CFR_CSOF5                       DMAMUX_CFR_CSOF5_Msk             /*!< Clear Overrun Flag 5                 */
+#define DMAMUX_CFR_CSOF6_Pos                   (6U)
+#define DMAMUX_CFR_CSOF6_Msk                   (0x1UL << DMAMUX_CFR_CSOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CFR_CSOF6                       DMAMUX_CFR_CSOF6_Msk             /*!< Clear Overrun Flag 6                 */
+
+/********************  Bits definition for DMAMUX_RGxCR register  ************/
+#define DMAMUX_RGxCR_SIG_ID_Pos                (0U)
+#define DMAMUX_RGxCR_SIG_ID_Msk                (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x0000001F */
+#define DMAMUX_RGxCR_SIG_ID                    DMAMUX_RGxCR_SIG_ID_Msk             /*!< Signal ID                         */
+#define DMAMUX_RGxCR_SIG_ID_0                  (0x01UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGxCR_SIG_ID_1                  (0x02UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGxCR_SIG_ID_2                  (0x04UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGxCR_SIG_ID_3                  (0x08UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGxCR_SIG_ID_4                  (0x10UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_RGxCR_OIE_Pos                   (8U)
+#define DMAMUX_RGxCR_OIE_Msk                   (0x1UL << DMAMUX_RGxCR_OIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_RGxCR_OIE                       DMAMUX_RGxCR_OIE_Msk             /*!< Overrun interrupt enable             */
+#define DMAMUX_RGxCR_GE_Pos                    (16U)
+#define DMAMUX_RGxCR_GE_Msk                    (0x1UL << DMAMUX_RGxCR_GE_Pos)   /*!< 0x00010000 */
+#define DMAMUX_RGxCR_GE                        DMAMUX_RGxCR_GE_Msk              /*!< Generation enable                    */
+#define DMAMUX_RGxCR_GPOL_Pos                  (17U)
+#define DMAMUX_RGxCR_GPOL_Msk                  (0x3UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00060000 */
+#define DMAMUX_RGxCR_GPOL                      DMAMUX_RGxCR_GPOL_Msk            /*!< Generation polarity                  */
+#define DMAMUX_RGxCR_GPOL_0                    (0x1UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00020000 */
+#define DMAMUX_RGxCR_GPOL_1                    (0x2UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00040000 */
+#define DMAMUX_RGxCR_GNBREQ_Pos                (19U)
+#define DMAMUX_RGxCR_GNBREQ_Msk                (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_RGxCR_GNBREQ                    DMAMUX_RGxCR_GNBREQ_Msk             /*!< Number of request                 */
+#define DMAMUX_RGxCR_GNBREQ_0                  (0x01UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_RGxCR_GNBREQ_1                  (0x02UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_RGxCR_GNBREQ_2                  (0x04UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_RGxCR_GNBREQ_3                  (0x08UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_RGxCR_GNBREQ_4                  (0x10UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00800000 */
+
+/********************  Bits definition for DMAMUX_RGSR register  **************/
+#define DMAMUX_RGSR_OF0_Pos                    (0U)
+#define DMAMUX_RGSR_OF0_Msk                    (0x1UL << DMAMUX_RGSR_OF0_Pos)   /*!< 0x00000001 */
+#define DMAMUX_RGSR_OF0                        DMAMUX_RGSR_OF0_Msk              /*!< Overrun flag 0                       */
+#define DMAMUX_RGSR_OF1_Pos                    (1U)
+#define DMAMUX_RGSR_OF1_Msk                    (0x1UL << DMAMUX_RGSR_OF1_Pos)   /*!< 0x00000002 */
+#define DMAMUX_RGSR_OF1                        DMAMUX_RGSR_OF1_Msk              /*!< Overrun flag 1                       */
+#define DMAMUX_RGSR_OF2_Pos                    (2U)
+#define DMAMUX_RGSR_OF2_Msk                    (0x1UL << DMAMUX_RGSR_OF2_Pos)   /*!< 0x00000004 */
+#define DMAMUX_RGSR_OF2                        DMAMUX_RGSR_OF2_Msk              /*!< Overrun flag 2                       */
+#define DMAMUX_RGSR_OF3_Pos                    (3U)
+#define DMAMUX_RGSR_OF3_Msk                    (0x1UL << DMAMUX_RGSR_OF3_Pos)   /*!< 0x00000008 */
+#define DMAMUX_RGSR_OF3                        DMAMUX_RGSR_OF3_Msk              /*!< Overrun flag 3                       */
+
+/********************  Bits definition for DMAMUX_RGCFR register  **************/
+#define DMAMUX_RGCFR_COF0_Pos                  (0U)
+#define DMAMUX_RGCFR_COF0_Msk                  (0x1UL << DMAMUX_RGCFR_COF0_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGCFR_COF0                      DMAMUX_RGCFR_COF0_Msk            /*!< Clear Overrun flag 0                 */
+#define DMAMUX_RGCFR_COF1_Pos                  (1U)
+#define DMAMUX_RGCFR_COF1_Msk                  (0x1UL << DMAMUX_RGCFR_COF1_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGCFR_COF1                      DMAMUX_RGCFR_COF1_Msk            /*!< Clear Overrun flag 1                 */
+#define DMAMUX_RGCFR_COF2_Pos                  (2U)
+#define DMAMUX_RGCFR_COF2_Msk                  (0x1UL << DMAMUX_RGCFR_COF2_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGCFR_COF2                      DMAMUX_RGCFR_COF2_Msk            /*!< Clear Overrun flag 2                 */
+#define DMAMUX_RGCFR_COF3_Pos                  (3U)
+#define DMAMUX_RGCFR_COF3_Msk                  (0x1UL << DMAMUX_RGCFR_COF3_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGCFR_COF3                      DMAMUX_RGCFR_COF3_Msk            /*!< Clear Overrun flag 3                 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                    External Interrupt/Event Controller                     */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for EXTI_RTSR1 register  ******************/
+#define EXTI_RTSR1_RT0_Pos           (0U)
+#define EXTI_RTSR1_RT0_Msk           (0x1UL << EXTI_RTSR1_RT0_Pos)             /*!< 0x00000001 */
+#define EXTI_RTSR1_RT0               EXTI_RTSR1_RT0_Msk                        /*!< Rising trigger configuration for input line 0 */
+#define EXTI_RTSR1_RT1_Pos           (1U)
+#define EXTI_RTSR1_RT1_Msk           (0x1UL << EXTI_RTSR1_RT1_Pos)             /*!< 0x00000002 */
+#define EXTI_RTSR1_RT1               EXTI_RTSR1_RT1_Msk                        /*!< Rising trigger configuration for input line 1 */
+#define EXTI_RTSR1_RT2_Pos           (2U)
+#define EXTI_RTSR1_RT2_Msk           (0x1UL << EXTI_RTSR1_RT2_Pos)             /*!< 0x00000004 */
+#define EXTI_RTSR1_RT2               EXTI_RTSR1_RT2_Msk                        /*!< Rising trigger configuration for input line 2 */
+#define EXTI_RTSR1_RT3_Pos           (3U)
+#define EXTI_RTSR1_RT3_Msk           (0x1UL << EXTI_RTSR1_RT3_Pos)             /*!< 0x00000008 */
+#define EXTI_RTSR1_RT3               EXTI_RTSR1_RT3_Msk                        /*!< Rising trigger configuration for input line 3 */
+#define EXTI_RTSR1_RT4_Pos           (4U)
+#define EXTI_RTSR1_RT4_Msk           (0x1UL << EXTI_RTSR1_RT4_Pos)             /*!< 0x00000010 */
+#define EXTI_RTSR1_RT4               EXTI_RTSR1_RT4_Msk                        /*!< Rising trigger configuration for input line 4 */
+#define EXTI_RTSR1_RT5_Pos           (5U)
+#define EXTI_RTSR1_RT5_Msk           (0x1UL << EXTI_RTSR1_RT5_Pos)             /*!< 0x00000020 */
+#define EXTI_RTSR1_RT5               EXTI_RTSR1_RT5_Msk                        /*!< Rising trigger configuration for input line 5 */
+#define EXTI_RTSR1_RT6_Pos           (6U)
+#define EXTI_RTSR1_RT6_Msk           (0x1UL << EXTI_RTSR1_RT6_Pos)             /*!< 0x00000040 */
+#define EXTI_RTSR1_RT6               EXTI_RTSR1_RT6_Msk                        /*!< Rising trigger configuration for input line 6 */
+#define EXTI_RTSR1_RT7_Pos           (7U)
+#define EXTI_RTSR1_RT7_Msk           (0x1UL << EXTI_RTSR1_RT7_Pos)             /*!< 0x00000080 */
+#define EXTI_RTSR1_RT7               EXTI_RTSR1_RT7_Msk                        /*!< Rising trigger configuration for input line 7 */
+#define EXTI_RTSR1_RT8_Pos           (8U)
+#define EXTI_RTSR1_RT8_Msk           (0x1UL << EXTI_RTSR1_RT8_Pos)             /*!< 0x00000100 */
+#define EXTI_RTSR1_RT8               EXTI_RTSR1_RT8_Msk                        /*!< Rising trigger configuration for input line 8 */
+#define EXTI_RTSR1_RT9_Pos           (9U)
+#define EXTI_RTSR1_RT9_Msk           (0x1UL << EXTI_RTSR1_RT9_Pos)             /*!< 0x00000200 */
+#define EXTI_RTSR1_RT9               EXTI_RTSR1_RT9_Msk                        /*!< Rising trigger configuration for input line 9 */
+#define EXTI_RTSR1_RT10_Pos          (10U)
+#define EXTI_RTSR1_RT10_Msk          (0x1UL << EXTI_RTSR1_RT10_Pos)            /*!< 0x00000400 */
+#define EXTI_RTSR1_RT10              EXTI_RTSR1_RT10_Msk                       /*!< Rising trigger configuration for input line 10 */
+#define EXTI_RTSR1_RT11_Pos          (11U)
+#define EXTI_RTSR1_RT11_Msk          (0x1UL << EXTI_RTSR1_RT11_Pos)            /*!< 0x00000800 */
+#define EXTI_RTSR1_RT11              EXTI_RTSR1_RT11_Msk                       /*!< Rising trigger configuration for input line 11 */
+#define EXTI_RTSR1_RT12_Pos          (12U)
+#define EXTI_RTSR1_RT12_Msk          (0x1UL << EXTI_RTSR1_RT12_Pos)            /*!< 0x00001000 */
+#define EXTI_RTSR1_RT12              EXTI_RTSR1_RT12_Msk                       /*!< Rising trigger configuration for input line 12 */
+#define EXTI_RTSR1_RT13_Pos          (13U)
+#define EXTI_RTSR1_RT13_Msk          (0x1UL << EXTI_RTSR1_RT13_Pos)            /*!< 0x00002000 */
+#define EXTI_RTSR1_RT13              EXTI_RTSR1_RT13_Msk                       /*!< Rising trigger configuration for input line 13 */
+#define EXTI_RTSR1_RT14_Pos          (14U)
+#define EXTI_RTSR1_RT14_Msk          (0x1UL << EXTI_RTSR1_RT14_Pos)            /*!< 0x00004000 */
+#define EXTI_RTSR1_RT14              EXTI_RTSR1_RT14_Msk                       /*!< Rising trigger configuration for input line 14 */
+#define EXTI_RTSR1_RT15_Pos          (15U)
+#define EXTI_RTSR1_RT15_Msk          (0x1UL << EXTI_RTSR1_RT15_Pos)            /*!< 0x00008000 */
+#define EXTI_RTSR1_RT15              EXTI_RTSR1_RT15_Msk                       /*!< Rising trigger configuration for input line 15 */
+#define EXTI_RTSR1_RT16_Pos          (16U)
+#define EXTI_RTSR1_RT16_Msk          (0x1UL << EXTI_RTSR1_RT16_Pos)            /*!< 0x00010000 */
+#define EXTI_RTSR1_RT16              EXTI_RTSR1_RT16_Msk                       /*!< Rising trigger configuration for input line 16 */
+#define EXTI_RTSR1_RT17_Pos          (17U)
+#define EXTI_RTSR1_RT17_Msk          (0x1UL << EXTI_RTSR1_RT17_Pos)            /*!< 0x00020000 */
+#define EXTI_RTSR1_RT17              EXTI_RTSR1_RT17_Msk                       /*!< Rising trigger configuration for input line 17 */
+#define EXTI_RTSR1_RT18_Pos          (18U)
+#define EXTI_RTSR1_RT18_Msk          (0x1UL << EXTI_RTSR1_RT18_Pos)            /*!< 0x00040000 */
+#define EXTI_RTSR1_RT18              EXTI_RTSR1_RT18_Msk                       /*!< Rising trigger configuration for input line 18 */
+
+/******************  Bit definition for EXTI_FTSR1 register  ******************/
+#define EXTI_FTSR1_FT0_Pos           (0U)
+#define EXTI_FTSR1_FT0_Msk           (0x1UL << EXTI_FTSR1_FT0_Pos)             /*!< 0x00000001 */
+#define EXTI_FTSR1_FT0               EXTI_FTSR1_FT0_Msk                        /*!< Falling trigger configuration for input line 0 */
+#define EXTI_FTSR1_FT1_Pos           (1U)
+#define EXTI_FTSR1_FT1_Msk           (0x1UL << EXTI_FTSR1_FT1_Pos)             /*!< 0x00000002 */
+#define EXTI_FTSR1_FT1               EXTI_FTSR1_FT1_Msk                        /*!< Falling trigger configuration for input line 1 */
+#define EXTI_FTSR1_FT2_Pos           (2U)
+#define EXTI_FTSR1_FT2_Msk           (0x1UL << EXTI_FTSR1_FT2_Pos)             /*!< 0x00000004 */
+#define EXTI_FTSR1_FT2               EXTI_FTSR1_FT2_Msk                        /*!< Falling trigger configuration for input line 2 */
+#define EXTI_FTSR1_FT3_Pos           (3U)
+#define EXTI_FTSR1_FT3_Msk           (0x1UL << EXTI_FTSR1_FT3_Pos)             /*!< 0x00000008 */
+#define EXTI_FTSR1_FT3               EXTI_FTSR1_FT3_Msk                        /*!< Falling trigger configuration for input line 3 */
+#define EXTI_FTSR1_FT4_Pos           (4U)
+#define EXTI_FTSR1_FT4_Msk           (0x1UL << EXTI_FTSR1_FT4_Pos)             /*!< 0x00000010 */
+#define EXTI_FTSR1_FT4               EXTI_FTSR1_FT4_Msk                        /*!< Falling trigger configuration for input line 4 */
+#define EXTI_FTSR1_FT5_Pos           (5U)
+#define EXTI_FTSR1_FT5_Msk           (0x1UL << EXTI_FTSR1_FT5_Pos)             /*!< 0x00000020 */
+#define EXTI_FTSR1_FT5               EXTI_FTSR1_FT5_Msk                        /*!< Falling trigger configuration for input line 5 */
+#define EXTI_FTSR1_FT6_Pos           (6U)
+#define EXTI_FTSR1_FT6_Msk           (0x1UL << EXTI_FTSR1_FT6_Pos)             /*!< 0x00000040 */
+#define EXTI_FTSR1_FT6               EXTI_FTSR1_FT6_Msk                        /*!< Falling trigger configuration for input line 6 */
+#define EXTI_FTSR1_FT7_Pos           (7U)
+#define EXTI_FTSR1_FT7_Msk           (0x1UL << EXTI_FTSR1_FT7_Pos)             /*!< 0x00000080 */
+#define EXTI_FTSR1_FT7               EXTI_FTSR1_FT7_Msk                        /*!< Falling trigger configuration for input line 7 */
+#define EXTI_FTSR1_FT8_Pos           (8U)
+#define EXTI_FTSR1_FT8_Msk           (0x1UL << EXTI_FTSR1_FT8_Pos)             /*!< 0x00000100 */
+#define EXTI_FTSR1_FT8               EXTI_FTSR1_FT8_Msk                        /*!< Falling trigger configuration for input line 8 */
+#define EXTI_FTSR1_FT9_Pos           (9U)
+#define EXTI_FTSR1_FT9_Msk           (0x1UL << EXTI_FTSR1_FT9_Pos)             /*!< 0x00000200 */
+#define EXTI_FTSR1_FT9               EXTI_FTSR1_FT9_Msk                        /*!< Falling trigger configuration for input line 9 */
+#define EXTI_FTSR1_FT10_Pos          (10U)
+#define EXTI_FTSR1_FT10_Msk          (0x1UL << EXTI_FTSR1_FT10_Pos)            /*!< 0x00000400 */
+#define EXTI_FTSR1_FT10              EXTI_FTSR1_FT10_Msk                       /*!< Falling trigger configuration for input line 10 */
+#define EXTI_FTSR1_FT11_Pos          (11U)
+#define EXTI_FTSR1_FT11_Msk          (0x1UL << EXTI_FTSR1_FT11_Pos)            /*!< 0x00000800 */
+#define EXTI_FTSR1_FT11              EXTI_FTSR1_FT11_Msk                       /*!< Falling trigger configuration for input line 11 */
+#define EXTI_FTSR1_FT12_Pos          (12U)
+#define EXTI_FTSR1_FT12_Msk          (0x1UL << EXTI_FTSR1_FT12_Pos)            /*!< 0x00001000 */
+#define EXTI_FTSR1_FT12              EXTI_FTSR1_FT12_Msk                       /*!< Falling trigger configuration for input line 12 */
+#define EXTI_FTSR1_FT13_Pos          (13U)
+#define EXTI_FTSR1_FT13_Msk          (0x1UL << EXTI_FTSR1_FT13_Pos)            /*!< 0x00002000 */
+#define EXTI_FTSR1_FT13              EXTI_FTSR1_FT13_Msk                       /*!< Falling trigger configuration for input line 13 */
+#define EXTI_FTSR1_FT14_Pos          (14U)
+#define EXTI_FTSR1_FT14_Msk          (0x1UL << EXTI_FTSR1_FT14_Pos)            /*!< 0x00004000 */
+#define EXTI_FTSR1_FT14              EXTI_FTSR1_FT14_Msk                       /*!< Falling trigger configuration for input line 14 */
+#define EXTI_FTSR1_FT15_Pos          (15U)
+#define EXTI_FTSR1_FT15_Msk          (0x1UL << EXTI_FTSR1_FT15_Pos)            /*!< 0x00008000 */
+#define EXTI_FTSR1_FT15              EXTI_FTSR1_FT15_Msk                       /*!< Falling trigger configuration for input line 15 */
+#define EXTI_FTSR1_FT16_Pos          (16U)
+#define EXTI_FTSR1_FT16_Msk          (0x1UL << EXTI_FTSR1_FT16_Pos)            /*!< 0x00010000 */
+#define EXTI_FTSR1_FT16              EXTI_FTSR1_FT16_Msk                       /*!< Falling trigger configuration for input line 16 */
+#define EXTI_FTSR1_FT17_Pos          (17U)
+#define EXTI_FTSR1_FT17_Msk          (0x1UL << EXTI_FTSR1_FT17_Pos)            /*!< 0x00020000 */
+#define EXTI_FTSR1_FT17              EXTI_FTSR1_FT17_Msk                       /*!< Falling trigger configuration for input line 17 */
+#define EXTI_FTSR1_FT18_Pos          (18U)
+#define EXTI_FTSR1_FT18_Msk          (0x1UL << EXTI_FTSR1_FT18_Pos)            /*!< 0x00040000 */
+#define EXTI_FTSR1_FT18              EXTI_FTSR1_FT18_Msk                       /*!< Falling trigger configuration for input line 18 */
+
+/******************  Bit definition for EXTI_SWIER1 register  *****************/
+#define EXTI_SWIER1_SWI0_Pos         (0U)
+#define EXTI_SWIER1_SWI0_Msk         (0x1UL << EXTI_SWIER1_SWI0_Pos)           /*!< 0x00000001 */
+#define EXTI_SWIER1_SWI0             EXTI_SWIER1_SWI0_Msk                      /*!< Software Interrupt on line 0 */
+#define EXTI_SWIER1_SWI1_Pos         (1U)
+#define EXTI_SWIER1_SWI1_Msk         (0x1UL << EXTI_SWIER1_SWI1_Pos)           /*!< 0x00000002 */
+#define EXTI_SWIER1_SWI1             EXTI_SWIER1_SWI1_Msk                      /*!< Software Interrupt on line 1 */
+#define EXTI_SWIER1_SWI2_Pos         (2U)
+#define EXTI_SWIER1_SWI2_Msk         (0x1UL << EXTI_SWIER1_SWI2_Pos)           /*!< 0x00000004 */
+#define EXTI_SWIER1_SWI2             EXTI_SWIER1_SWI2_Msk                      /*!< Software Interrupt on line 2 */
+#define EXTI_SWIER1_SWI3_Pos         (3U)
+#define EXTI_SWIER1_SWI3_Msk         (0x1UL << EXTI_SWIER1_SWI3_Pos)           /*!< 0x00000008 */
+#define EXTI_SWIER1_SWI3             EXTI_SWIER1_SWI3_Msk                      /*!< Software Interrupt on line 3 */
+#define EXTI_SWIER1_SWI4_Pos         (4U)
+#define EXTI_SWIER1_SWI4_Msk         (0x1UL << EXTI_SWIER1_SWI4_Pos)           /*!< 0x00000010 */
+#define EXTI_SWIER1_SWI4             EXTI_SWIER1_SWI4_Msk                      /*!< Software Interrupt on line 4 */
+#define EXTI_SWIER1_SWI5_Pos         (5U)
+#define EXTI_SWIER1_SWI5_Msk         (0x1UL << EXTI_SWIER1_SWI5_Pos)           /*!< 0x00000020 */
+#define EXTI_SWIER1_SWI5             EXTI_SWIER1_SWI5_Msk                      /*!< Software Interrupt on line 5 */
+#define EXTI_SWIER1_SWI6_Pos         (6U)
+#define EXTI_SWIER1_SWI6_Msk         (0x1UL << EXTI_SWIER1_SWI6_Pos)           /*!< 0x00000040 */
+#define EXTI_SWIER1_SWI6             EXTI_SWIER1_SWI6_Msk                      /*!< Software Interrupt on line 6 */
+#define EXTI_SWIER1_SWI7_Pos         (7U)
+#define EXTI_SWIER1_SWI7_Msk         (0x1UL << EXTI_SWIER1_SWI7_Pos)           /*!< 0x00000080 */
+#define EXTI_SWIER1_SWI7             EXTI_SWIER1_SWI7_Msk                      /*!< Software Interrupt on line 7 */
+#define EXTI_SWIER1_SWI8_Pos         (8U)
+#define EXTI_SWIER1_SWI8_Msk         (0x1UL << EXTI_SWIER1_SWI8_Pos)           /*!< 0x00000100 */
+#define EXTI_SWIER1_SWI8             EXTI_SWIER1_SWI8_Msk                      /*!< Software Interrupt on line 8 */
+#define EXTI_SWIER1_SWI9_Pos         (9U)
+#define EXTI_SWIER1_SWI9_Msk         (0x1UL << EXTI_SWIER1_SWI9_Pos)           /*!< 0x00000200 */
+#define EXTI_SWIER1_SWI9             EXTI_SWIER1_SWI9_Msk                      /*!< Software Interrupt on line 9 */
+#define EXTI_SWIER1_SWI10_Pos        (10U)
+#define EXTI_SWIER1_SWI10_Msk        (0x1UL << EXTI_SWIER1_SWI10_Pos)          /*!< 0x00000400 */
+#define EXTI_SWIER1_SWI10            EXTI_SWIER1_SWI10_Msk                     /*!< Software Interrupt on line 10 */
+#define EXTI_SWIER1_SWI11_Pos        (11U)
+#define EXTI_SWIER1_SWI11_Msk        (0x1UL << EXTI_SWIER1_SWI11_Pos)          /*!< 0x00000800 */
+#define EXTI_SWIER1_SWI11            EXTI_SWIER1_SWI11_Msk                     /*!< Software Interrupt on line 11 */
+#define EXTI_SWIER1_SWI12_Pos        (12U)
+#define EXTI_SWIER1_SWI12_Msk        (0x1UL << EXTI_SWIER1_SWI12_Pos)          /*!< 0x00001000 */
+#define EXTI_SWIER1_SWI12            EXTI_SWIER1_SWI12_Msk                     /*!< Software Interrupt on line 12 */
+#define EXTI_SWIER1_SWI13_Pos        (13U)
+#define EXTI_SWIER1_SWI13_Msk        (0x1UL << EXTI_SWIER1_SWI13_Pos)          /*!< 0x00002000 */
+#define EXTI_SWIER1_SWI13            EXTI_SWIER1_SWI13_Msk                     /*!< Software Interrupt on line 13 */
+#define EXTI_SWIER1_SWI14_Pos        (14U)
+#define EXTI_SWIER1_SWI14_Msk        (0x1UL << EXTI_SWIER1_SWI14_Pos)          /*!< 0x00004000 */
+#define EXTI_SWIER1_SWI14            EXTI_SWIER1_SWI14_Msk                     /*!< Software Interrupt on line 14 */
+#define EXTI_SWIER1_SWI15_Pos        (15U)
+#define EXTI_SWIER1_SWI15_Msk        (0x1UL << EXTI_SWIER1_SWI15_Pos)          /*!< 0x00008000 */
+#define EXTI_SWIER1_SWI15            EXTI_SWIER1_SWI15_Msk                     /*!< Software Interrupt on line 15 */
+#define EXTI_SWIER1_SWI16_Pos        (16U)
+#define EXTI_SWIER1_SWI16_Msk        (0x1UL << EXTI_SWIER1_SWI16_Pos)          /*!< 0x00010000 */
+#define EXTI_SWIER1_SWI16            EXTI_SWIER1_SWI16_Msk                     /*!< Software Interrupt on line 16 */
+#define EXTI_SWIER1_SWI17_Pos        (17U)
+#define EXTI_SWIER1_SWI17_Msk        (0x1UL << EXTI_SWIER1_SWI17_Pos)          /*!< 0x00020000 */
+#define EXTI_SWIER1_SWI17            EXTI_SWIER1_SWI17_Msk                     /*!< Software Interrupt on line 17 */
+#define EXTI_SWIER1_SWI18_Pos        (18U)
+#define EXTI_SWIER1_SWI18_Msk        (0x1UL << EXTI_SWIER1_SWI18_Pos)          /*!< 0x00040000 */
+#define EXTI_SWIER1_SWI18            EXTI_SWIER1_SWI18_Msk                     /*!< Software Interrupt on line 18 */
+
+/*******************  Bit definition for EXTI_RPR1 register  ******************/
+#define EXTI_RPR1_RPIF0_Pos          (0U)
+#define EXTI_RPR1_RPIF0_Msk          (0x1UL << EXTI_RPR1_RPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_RPR1_RPIF0              EXTI_RPR1_RPIF0_Msk                       /*!< Rising Pending Interrupt Flag on line 0 */
+#define EXTI_RPR1_RPIF1_Pos          (1U)
+#define EXTI_RPR1_RPIF1_Msk          (0x1UL << EXTI_RPR1_RPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_RPR1_RPIF1              EXTI_RPR1_RPIF1_Msk                       /*!< Rising Pending Interrupt Flag on line 1 */
+#define EXTI_RPR1_RPIF2_Pos          (2U)
+#define EXTI_RPR1_RPIF2_Msk          (0x1UL << EXTI_RPR1_RPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_RPR1_RPIF2              EXTI_RPR1_RPIF2_Msk                       /*!< Rising Pending Interrupt Flag on line 2 */
+#define EXTI_RPR1_RPIF3_Pos          (3U)
+#define EXTI_RPR1_RPIF3_Msk          (0x1UL << EXTI_RPR1_RPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_RPR1_RPIF3              EXTI_RPR1_RPIF3_Msk                       /*!< Rising Pending Interrupt Flag on line 3 */
+#define EXTI_RPR1_RPIF4_Pos          (4U)
+#define EXTI_RPR1_RPIF4_Msk          (0x1UL << EXTI_RPR1_RPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_RPR1_RPIF4              EXTI_RPR1_RPIF4_Msk                       /*!< Rising Pending Interrupt Flag on line 4 */
+#define EXTI_RPR1_RPIF5_Pos          (5U)
+#define EXTI_RPR1_RPIF5_Msk          (0x1UL << EXTI_RPR1_RPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_RPR1_RPIF5              EXTI_RPR1_RPIF5_Msk                       /*!< Rising Pending Interrupt Flag on line 5 */
+#define EXTI_RPR1_RPIF6_Pos          (6U)
+#define EXTI_RPR1_RPIF6_Msk          (0x1UL << EXTI_RPR1_RPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_RPR1_RPIF6              EXTI_RPR1_RPIF6_Msk                       /*!< Rising Pending Interrupt Flag on line 6 */
+#define EXTI_RPR1_RPIF7_Pos          (7U)
+#define EXTI_RPR1_RPIF7_Msk          (0x1UL << EXTI_RPR1_RPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_RPR1_RPIF7              EXTI_RPR1_RPIF7_Msk                       /*!< Rising Pending Interrupt Flag on line 7 */
+#define EXTI_RPR1_RPIF8_Pos          (8U)
+#define EXTI_RPR1_RPIF8_Msk          (0x1UL << EXTI_RPR1_RPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_RPR1_RPIF8              EXTI_RPR1_RPIF8_Msk                       /*!< Rising Pending Interrupt Flag on line 8 */
+#define EXTI_RPR1_RPIF9_Pos          (9U)
+#define EXTI_RPR1_RPIF9_Msk          (0x1UL << EXTI_RPR1_RPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_RPR1_RPIF9              EXTI_RPR1_RPIF9_Msk                       /*!< Rising Pending Interrupt Flag on line 9 */
+#define EXTI_RPR1_RPIF10_Pos         (10U)
+#define EXTI_RPR1_RPIF10_Msk         (0x1UL << EXTI_RPR1_RPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_RPR1_RPIF10             EXTI_RPR1_RPIF10_Msk                      /*!< Rising Pending Interrupt Flag on line 10 */
+#define EXTI_RPR1_RPIF11_Pos         (11U)
+#define EXTI_RPR1_RPIF11_Msk         (0x1UL << EXTI_RPR1_RPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_RPR1_RPIF11             EXTI_RPR1_RPIF11_Msk                      /*!< Rising Pending Interrupt Flag on line 11 */
+#define EXTI_RPR1_RPIF12_Pos         (12U)
+#define EXTI_RPR1_RPIF12_Msk         (0x1UL << EXTI_RPR1_RPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_RPR1_RPIF12             EXTI_RPR1_RPIF12_Msk                      /*!< Rising Pending Interrupt Flag on line 12 */
+#define EXTI_RPR1_RPIF13_Pos         (13U)
+#define EXTI_RPR1_RPIF13_Msk         (0x1UL << EXTI_RPR1_RPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_RPR1_RPIF13             EXTI_RPR1_RPIF13_Msk                      /*!< Rising Pending Interrupt Flag on line 13 */
+#define EXTI_RPR1_RPIF14_Pos         (14U)
+#define EXTI_RPR1_RPIF14_Msk         (0x1UL << EXTI_RPR1_RPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_RPR1_RPIF14             EXTI_RPR1_RPIF14_Msk                      /*!< Rising Pending Interrupt Flag on line 14 */
+#define EXTI_RPR1_RPIF15_Pos         (15U)
+#define EXTI_RPR1_RPIF15_Msk         (0x1UL << EXTI_RPR1_RPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_RPR1_RPIF15             EXTI_RPR1_RPIF15_Msk                      /*!< Rising Pending Interrupt Flag on line 15 */
+#define EXTI_RPR1_RPIF16_Pos         (16U)
+#define EXTI_RPR1_RPIF16_Msk         (0x1UL << EXTI_RPR1_RPIF16_Pos)           /*!< 0x00010000 */
+#define EXTI_RPR1_RPIF16             EXTI_RPR1_RPIF16_Msk                      /*!< Rising Pending Interrupt Flag on line 16 */
+#define EXTI_RPR1_RPIF17_Pos         (17U)
+#define EXTI_RPR1_RPIF17_Msk         (0x1UL << EXTI_RPR1_RPIF17_Pos)           /*!< 0x00020000 */
+#define EXTI_RPR1_RPIF17             EXTI_RPR1_RPIF17_Msk                      /*!< Rising Pending Interrupt Flag on line 17 */
+#define EXTI_RPR1_RPIF18_Pos         (18U)
+#define EXTI_RPR1_RPIF18_Msk         (0x1UL << EXTI_RPR1_RPIF18_Pos)           /*!< 0x00040000 */
+#define EXTI_RPR1_RPIF18             EXTI_RPR1_RPIF18_Msk                      /*!< Rising Pending Interrupt Flag on line 18 */
+
+/*******************  Bit definition for EXTI_FPR1 register  ******************/
+#define EXTI_FPR1_FPIF0_Pos          (0U)
+#define EXTI_FPR1_FPIF0_Msk          (0x1UL << EXTI_FPR1_FPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_FPR1_FPIF0              EXTI_FPR1_FPIF0_Msk                       /*!< Falling Pending Interrupt Flag on line 0 */
+#define EXTI_FPR1_FPIF1_Pos          (1U)
+#define EXTI_FPR1_FPIF1_Msk          (0x1UL << EXTI_FPR1_FPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_FPR1_FPIF1              EXTI_FPR1_FPIF1_Msk                       /*!< Falling Pending Interrupt Flag on line 1 */
+#define EXTI_FPR1_FPIF2_Pos          (2U)
+#define EXTI_FPR1_FPIF2_Msk          (0x1UL << EXTI_FPR1_FPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_FPR1_FPIF2              EXTI_FPR1_FPIF2_Msk                       /*!< Falling Pending Interrupt Flag on line 2 */
+#define EXTI_FPR1_FPIF3_Pos          (3U)
+#define EXTI_FPR1_FPIF3_Msk          (0x1UL << EXTI_FPR1_FPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_FPR1_FPIF3              EXTI_FPR1_FPIF3_Msk                       /*!< Falling Pending Interrupt Flag on line 3 */
+#define EXTI_FPR1_FPIF4_Pos          (4U)
+#define EXTI_FPR1_FPIF4_Msk          (0x1UL << EXTI_FPR1_FPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_FPR1_FPIF4              EXTI_FPR1_FPIF4_Msk                       /*!< Falling Pending Interrupt Flag on line 4 */
+#define EXTI_FPR1_FPIF5_Pos          (5U)
+#define EXTI_FPR1_FPIF5_Msk          (0x1UL << EXTI_FPR1_FPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_FPR1_FPIF5              EXTI_FPR1_FPIF5_Msk                       /*!< Falling Pending Interrupt Flag on line 5 */
+#define EXTI_FPR1_FPIF6_Pos          (6U)
+#define EXTI_FPR1_FPIF6_Msk          (0x1UL << EXTI_FPR1_FPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_FPR1_FPIF6              EXTI_FPR1_FPIF6_Msk                       /*!< Falling Pending Interrupt Flag on line 6 */
+#define EXTI_FPR1_FPIF7_Pos          (7U)
+#define EXTI_FPR1_FPIF7_Msk          (0x1UL << EXTI_FPR1_FPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_FPR1_FPIF7              EXTI_FPR1_FPIF7_Msk                       /*!< Falling Pending Interrupt Flag on line 7 */
+#define EXTI_FPR1_FPIF8_Pos          (8U)
+#define EXTI_FPR1_FPIF8_Msk          (0x1UL << EXTI_FPR1_FPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_FPR1_FPIF8              EXTI_FPR1_FPIF8_Msk                       /*!< Falling Pending Interrupt Flag on line 8 */
+#define EXTI_FPR1_FPIF9_Pos          (9U)
+#define EXTI_FPR1_FPIF9_Msk          (0x1UL << EXTI_FPR1_FPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_FPR1_FPIF9              EXTI_FPR1_FPIF9_Msk                       /*!< Falling Pending Interrupt Flag on line 9 */
+#define EXTI_FPR1_FPIF10_Pos         (10U)
+#define EXTI_FPR1_FPIF10_Msk         (0x1UL << EXTI_FPR1_FPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_FPR1_FPIF10             EXTI_FPR1_FPIF10_Msk                      /*!< Falling Pending Interrupt Flag on line 10 */
+#define EXTI_FPR1_FPIF11_Pos         (11U)
+#define EXTI_FPR1_FPIF11_Msk         (0x1UL << EXTI_FPR1_FPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_FPR1_FPIF11             EXTI_FPR1_FPIF11_Msk                      /*!< Falling Pending Interrupt Flag on line 11 */
+#define EXTI_FPR1_FPIF12_Pos         (12U)
+#define EXTI_FPR1_FPIF12_Msk         (0x1UL << EXTI_FPR1_FPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_FPR1_FPIF12             EXTI_FPR1_FPIF12_Msk                      /*!< Falling Pending Interrupt Flag on line 12 */
+#define EXTI_FPR1_FPIF13_Pos         (13U)
+#define EXTI_FPR1_FPIF13_Msk         (0x1UL << EXTI_FPR1_FPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_FPR1_FPIF13             EXTI_FPR1_FPIF13_Msk                      /*!< Falling Pending Interrupt Flag on line 13 */
+#define EXTI_FPR1_FPIF14_Pos         (14U)
+#define EXTI_FPR1_FPIF14_Msk         (0x1UL << EXTI_FPR1_FPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_FPR1_FPIF14             EXTI_FPR1_FPIF14_Msk                      /*!< Falling Pending Interrupt Flag on line 14 */
+#define EXTI_FPR1_FPIF15_Pos         (15U)
+#define EXTI_FPR1_FPIF15_Msk         (0x1UL << EXTI_FPR1_FPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_FPR1_FPIF15             EXTI_FPR1_FPIF15_Msk                      /*!< Falling Pending Interrupt Flag on line 15 */
+#define EXTI_FPR1_FPIF16_Pos         (16U)
+#define EXTI_FPR1_FPIF16_Msk         (0x1UL << EXTI_FPR1_FPIF16_Pos)           /*!< 0x00010000 */
+#define EXTI_FPR1_FPIF16             EXTI_FPR1_FPIF16_Msk                      /*!< Falling Pending Interrupt Flag on line 16 */
+#define EXTI_FPR1_FPIF17_Pos         (17U)
+#define EXTI_FPR1_FPIF17_Msk         (0x1UL << EXTI_FPR1_FPIF17_Pos)           /*!< 0x00020000 */
+#define EXTI_FPR1_FPIF17             EXTI_FPR1_FPIF17_Msk                      /*!< Falling Pending Interrupt Flag on line 17 */
+#define EXTI_FPR1_FPIF18_Pos         (18U)
+#define EXTI_FPR1_FPIF18_Msk         (0x1UL << EXTI_FPR1_FPIF18_Pos)           /*!< 0x00040000 */
+#define EXTI_FPR1_FPIF18             EXTI_FPR1_FPIF18_Msk                      /*!< Falling Pending Interrupt Flag on line 18 */
+
+/*****************  Bit definition for EXTI_EXTICR1 register  **************/
+#define EXTI_EXTICR1_EXTI0_Pos       (0U)
+#define EXTI_EXTICR1_EXTI0_Msk       (0x7UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR1_EXTI0           EXTI_EXTICR1_EXTI0_Msk                    /*!< EXTI 0 configuration */
+#define EXTI_EXTICR1_EXTI0_0         (0x1UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR1_EXTI0_1         (0x2UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR1_EXTI0_2         (0x4UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR1_EXTI1_Pos       (8U)
+#define EXTI_EXTICR1_EXTI1_Msk       (0x7UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR1_EXTI1           EXTI_EXTICR1_EXTI1_Msk                    /*!< EXTI 1 configuration */
+#define EXTI_EXTICR1_EXTI1_0         (0x1UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR1_EXTI1_1         (0x2UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR1_EXTI1_2         (0x4UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR1_EXTI2_Pos       (16U)
+#define EXTI_EXTICR1_EXTI2_Msk       (0x7UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR1_EXTI2           EXTI_EXTICR1_EXTI2_Msk                    /*!< EXTI 2 configuration */
+#define EXTI_EXTICR1_EXTI2_0         (0x1UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR1_EXTI2_1         (0x2UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR1_EXTI2_2         (0x4UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR1_EXTI3_Pos       (24U)
+#define EXTI_EXTICR1_EXTI3_Msk       (0x7UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR1_EXTI3           EXTI_EXTICR1_EXTI3_Msk                    /*!< EXTI 3 configuration */
+#define EXTI_EXTICR1_EXTI3_0         (0x1UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR1_EXTI3_1         (0x2UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR1_EXTI3_2         (0x4UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR2 register  **************/
+#define EXTI_EXTICR2_EXTI4_Pos       (0U)
+#define EXTI_EXTICR2_EXTI4_Msk       (0x7UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR2_EXTI4           EXTI_EXTICR2_EXTI4_Msk                    /*!< EXTI 4 configuration */
+#define EXTI_EXTICR2_EXTI4_0         (0x1UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR2_EXTI4_1         (0x2UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR2_EXTI4_2         (0x4UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR2_EXTI5_Pos       (8U)
+#define EXTI_EXTICR2_EXTI5_Msk       (0x7UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR2_EXTI5           EXTI_EXTICR2_EXTI5_Msk                    /*!< EXTI 5 configuration */
+#define EXTI_EXTICR2_EXTI5_0         (0x1UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR2_EXTI5_1         (0x2UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR2_EXTI5_2         (0x4UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR2_EXTI6_Pos       (16U)
+#define EXTI_EXTICR2_EXTI6_Msk       (0x7UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR2_EXTI6           EXTI_EXTICR2_EXTI6_Msk                    /*!< EXTI 6 configuration */
+#define EXTI_EXTICR2_EXTI6_0         (0x1UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR2_EXTI6_1         (0x2UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR2_EXTI6_2         (0x4UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR2_EXTI7_Pos       (24U)
+#define EXTI_EXTICR2_EXTI7_Msk       (0x7UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR2_EXTI7           EXTI_EXTICR2_EXTI7_Msk                    /*!< EXTI 7 configuration */
+#define EXTI_EXTICR2_EXTI7_0         (0x1UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR2_EXTI7_1         (0x2UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR2_EXTI7_2         (0x4UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR3 register  **************/
+#define EXTI_EXTICR3_EXTI8_Pos       (0U)
+#define EXTI_EXTICR3_EXTI8_Msk       (0x7UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR3_EXTI8           EXTI_EXTICR3_EXTI8_Msk                    /*!< EXTI 8 configuration */
+#define EXTI_EXTICR3_EXTI8_0         (0x1UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR3_EXTI8_1         (0x2UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR3_EXTI8_2         (0x4UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR3_EXTI9_Pos       (8U)
+#define EXTI_EXTICR3_EXTI9_Msk       (0x7UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR3_EXTI9           EXTI_EXTICR3_EXTI9_Msk                    /*!< EXTI 9 configuration */
+#define EXTI_EXTICR3_EXTI9_0         (0x1UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR3_EXTI9_1         (0x2UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR3_EXTI9_2         (0x4UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR3_EXTI10_Pos      (16U)
+#define EXTI_EXTICR3_EXTI10_Msk      (0x7UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR3_EXTI10          EXTI_EXTICR3_EXTI10_Msk                   /*!< EXTI 10 configuration */
+#define EXTI_EXTICR3_EXTI10_0        (0x1UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR3_EXTI10_1        (0x2UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR3_EXTI10_2        (0x4UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR3_EXTI11_Pos      (24U)
+#define EXTI_EXTICR3_EXTI11_Msk      (0x7UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR3_EXTI11          EXTI_EXTICR3_EXTI11_Msk                   /*!< EXTI 11 configuration */
+#define EXTI_EXTICR3_EXTI11_0        (0x1UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR3_EXTI11_1        (0x2UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR3_EXTI11_2        (0x4UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR4 register  **************/
+#define EXTI_EXTICR4_EXTI12_Pos      (0U)
+#define EXTI_EXTICR4_EXTI12_Msk      (0x7UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000007 */
+#define EXTI_EXTICR4_EXTI12          EXTI_EXTICR4_EXTI12_Msk                   /*!< EXTI 12 configuration */
+#define EXTI_EXTICR4_EXTI12_0        (0x1UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000001 */
+#define EXTI_EXTICR4_EXTI12_1        (0x2UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000002 */
+#define EXTI_EXTICR4_EXTI12_2        (0x4UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000004 */
+#define EXTI_EXTICR4_EXTI13_Pos      (8U)
+#define EXTI_EXTICR4_EXTI13_Msk      (0x7UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000700 */
+#define EXTI_EXTICR4_EXTI13          EXTI_EXTICR4_EXTI13_Msk                   /*!< EXTI 13 configuration */
+#define EXTI_EXTICR4_EXTI13_0        (0x1UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000100 */
+#define EXTI_EXTICR4_EXTI13_1        (0x2UL << EXTI_EXTICR4_EXTI13_Pos)       /*!< 0x00000200 */
+#define EXTI_EXTICR4_EXTI13_2        (0x4UL << EXTI_EXTICR4_EXTI13_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR4_EXTI14_Pos      (16U)
+#define EXTI_EXTICR4_EXTI14_Msk      (0x7UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR4_EXTI14          EXTI_EXTICR4_EXTI14_Msk                   /*!< EXTI 14 configuration */
+#define EXTI_EXTICR4_EXTI14_0        (0x1UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR4_EXTI14_1        (0x2UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR4_EXTI14_2        (0x4UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR4_EXTI15_Pos      (24U)
+#define EXTI_EXTICR4_EXTI15_Msk      (0x7UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR4_EXTI15          EXTI_EXTICR4_EXTI15_Msk                   /*!< EXTI 15 configuration */
+#define EXTI_EXTICR4_EXTI15_0        (0x1UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR4_EXTI15_1        (0x2UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR4_EXTI15_2        (0x4UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x04000000 */
+
+/*******************  Bit definition for EXTI_IMR1 register  ******************/
+#define EXTI_IMR1_IM0_Pos            (0U)
+#define EXTI_IMR1_IM0_Msk            (0x1UL << EXTI_IMR1_IM0_Pos)              /*!< 0x00000001 */
+#define EXTI_IMR1_IM0                EXTI_IMR1_IM0_Msk                         /*!< Interrupt Mask on line 0 */
+#define EXTI_IMR1_IM1_Pos            (1U)
+#define EXTI_IMR1_IM1_Msk            (0x1UL << EXTI_IMR1_IM1_Pos)              /*!< 0x00000002 */
+#define EXTI_IMR1_IM1                EXTI_IMR1_IM1_Msk                         /*!< Interrupt Mask on line 1 */
+#define EXTI_IMR1_IM2_Pos            (2U)
+#define EXTI_IMR1_IM2_Msk            (0x1UL << EXTI_IMR1_IM2_Pos)              /*!< 0x00000004 */
+#define EXTI_IMR1_IM2                EXTI_IMR1_IM2_Msk                         /*!< Interrupt Mask on line 2 */
+#define EXTI_IMR1_IM3_Pos            (3U)
+#define EXTI_IMR1_IM3_Msk            (0x1UL << EXTI_IMR1_IM3_Pos)              /*!< 0x00000008 */
+#define EXTI_IMR1_IM3                EXTI_IMR1_IM3_Msk                         /*!< Interrupt Mask on line 3 */
+#define EXTI_IMR1_IM4_Pos            (4U)
+#define EXTI_IMR1_IM4_Msk            (0x1UL << EXTI_IMR1_IM4_Pos)              /*!< 0x00000010 */
+#define EXTI_IMR1_IM4                EXTI_IMR1_IM4_Msk                         /*!< Interrupt Mask on line 4 */
+#define EXTI_IMR1_IM5_Pos            (5U)
+#define EXTI_IMR1_IM5_Msk            (0x1UL << EXTI_IMR1_IM5_Pos)              /*!< 0x00000020 */
+#define EXTI_IMR1_IM5                EXTI_IMR1_IM5_Msk                         /*!< Interrupt Mask on line 5 */
+#define EXTI_IMR1_IM6_Pos            (6U)
+#define EXTI_IMR1_IM6_Msk            (0x1UL << EXTI_IMR1_IM6_Pos)              /*!< 0x00000040 */
+#define EXTI_IMR1_IM6                EXTI_IMR1_IM6_Msk                         /*!< Interrupt Mask on line 6 */
+#define EXTI_IMR1_IM7_Pos            (7U)
+#define EXTI_IMR1_IM7_Msk            (0x1UL << EXTI_IMR1_IM7_Pos)              /*!< 0x00000080 */
+#define EXTI_IMR1_IM7                EXTI_IMR1_IM7_Msk                         /*!< Interrupt Mask on line 7 */
+#define EXTI_IMR1_IM8_Pos            (8U)
+#define EXTI_IMR1_IM8_Msk            (0x1UL << EXTI_IMR1_IM8_Pos)              /*!< 0x00000100 */
+#define EXTI_IMR1_IM8                EXTI_IMR1_IM8_Msk                         /*!< Interrupt Mask on line 8 */
+#define EXTI_IMR1_IM9_Pos            (9U)
+#define EXTI_IMR1_IM9_Msk            (0x1UL << EXTI_IMR1_IM9_Pos)              /*!< 0x00000200 */
+#define EXTI_IMR1_IM9                EXTI_IMR1_IM9_Msk                         /*!< Interrupt Mask on line 9 */
+#define EXTI_IMR1_IM10_Pos           (10U)
+#define EXTI_IMR1_IM10_Msk           (0x1UL << EXTI_IMR1_IM10_Pos)             /*!< 0x00000400 */
+#define EXTI_IMR1_IM10               EXTI_IMR1_IM10_Msk                        /*!< Interrupt Mask on line 10 */
+#define EXTI_IMR1_IM11_Pos           (11U)
+#define EXTI_IMR1_IM11_Msk           (0x1UL << EXTI_IMR1_IM11_Pos)             /*!< 0x00000800 */
+#define EXTI_IMR1_IM11               EXTI_IMR1_IM11_Msk                        /*!< Interrupt Mask on line 11 */
+#define EXTI_IMR1_IM12_Pos           (12U)
+#define EXTI_IMR1_IM12_Msk           (0x1UL << EXTI_IMR1_IM12_Pos)             /*!< 0x00001000 */
+#define EXTI_IMR1_IM12               EXTI_IMR1_IM12_Msk                        /*!< Interrupt Mask on line 12 */
+#define EXTI_IMR1_IM13_Pos           (13U)
+#define EXTI_IMR1_IM13_Msk           (0x1UL << EXTI_IMR1_IM13_Pos)             /*!< 0x00002000 */
+#define EXTI_IMR1_IM13               EXTI_IMR1_IM13_Msk                        /*!< Interrupt Mask on line 13 */
+#define EXTI_IMR1_IM14_Pos           (14U)
+#define EXTI_IMR1_IM14_Msk           (0x1UL << EXTI_IMR1_IM14_Pos)             /*!< 0x00004000 */
+#define EXTI_IMR1_IM14               EXTI_IMR1_IM14_Msk                        /*!< Interrupt Mask on line 14 */
+#define EXTI_IMR1_IM15_Pos           (15U)
+#define EXTI_IMR1_IM15_Msk           (0x1UL << EXTI_IMR1_IM15_Pos)             /*!< 0x00008000 */
+#define EXTI_IMR1_IM15               EXTI_IMR1_IM15_Msk                        /*!< Interrupt Mask on line 15 */
+#define EXTI_IMR1_IM16_Pos           (16U)
+#define EXTI_IMR1_IM16_Msk           (0x1UL << EXTI_IMR1_IM16_Pos)             /*!< 0x00010000 */
+#define EXTI_IMR1_IM16               EXTI_IMR1_IM16_Msk                        /*!< Interrupt Mask on line 16 */
+#define EXTI_IMR1_IM17_Pos           (17U)
+#define EXTI_IMR1_IM17_Msk           (0x1UL << EXTI_IMR1_IM17_Pos)             /*!< 0x00020000 */
+#define EXTI_IMR1_IM17               EXTI_IMR1_IM17_Msk                        /*!< Interrupt Mask on line 17 */
+#define EXTI_IMR1_IM18_Pos           (18U)
+#define EXTI_IMR1_IM18_Msk           (0x1UL << EXTI_IMR1_IM18_Pos)             /*!< 0x00040000 */
+#define EXTI_IMR1_IM18               EXTI_IMR1_IM18_Msk                        /*!< Interrupt Mask on line 18 */
+#define EXTI_IMR1_IM19_Pos           (19U)
+#define EXTI_IMR1_IM19_Msk           (0x1UL << EXTI_IMR1_IM19_Pos)             /*!< 0x00080000 */
+#define EXTI_IMR1_IM19               EXTI_IMR1_IM19_Msk                        /*!< Interrupt Mask on line 19 */
+#define EXTI_IMR1_IM21_Pos           (21U)
+#define EXTI_IMR1_IM21_Msk           (0x1UL << EXTI_IMR1_IM21_Pos)             /*!< 0x00200000 */
+#define EXTI_IMR1_IM21               EXTI_IMR1_IM21_Msk                        /*!< Interrupt Mask on line 21 */
+#define EXTI_IMR1_IM23_Pos           (23U)
+#define EXTI_IMR1_IM23_Msk           (0x1UL << EXTI_IMR1_IM23_Pos)             /*!< 0x00800000 */
+#define EXTI_IMR1_IM23               EXTI_IMR1_IM23_Msk                        /*!< Interrupt Mask on line 23 */
+#define EXTI_IMR1_IM25_Pos           (25U)
+#define EXTI_IMR1_IM25_Msk           (0x1UL << EXTI_IMR1_IM25_Pos)             /*!< 0x02000000 */
+#define EXTI_IMR1_IM25               EXTI_IMR1_IM25_Msk                        /*!< Interrupt Mask on line 25 */
+#define EXTI_IMR1_IM28_Pos           (28U)
+#define EXTI_IMR1_IM28_Msk           (0x1UL << EXTI_IMR1_IM28_Pos)             /*!< 0x10000000 */
+#define EXTI_IMR1_IM28               EXTI_IMR1_IM28_Msk                        /*!< Interrupt Mask on line 28 */
+#define EXTI_IMR1_IM29_Pos           (29U)
+#define EXTI_IMR1_IM29_Msk           (0x1UL << EXTI_IMR1_IM29_Pos)             /*!< 0x20000000 */
+#define EXTI_IMR1_IM29               EXTI_IMR1_IM29_Msk                        /*!< Interrupt Mask on line 29 */
+#define EXTI_IMR1_IM30_Pos           (30U)
+#define EXTI_IMR1_IM30_Msk           (0x1UL << EXTI_IMR1_IM30_Pos)             /*!< 0x40000000 */
+#define EXTI_IMR1_IM30               EXTI_IMR1_IM30_Msk                        /*!< Interrupt Mask on line 30 */
+#define EXTI_IMR1_IM31_Pos           (31U)
+#define EXTI_IMR1_IM31_Msk           (0x1UL << EXTI_IMR1_IM31_Pos)              /*!< 0x80000000 */
+#define EXTI_IMR1_IM31               EXTI_IMR1_IM31_Msk                        /*!< Interrupt Mask on line 31 */
+#define EXTI_IMR1_IM_Pos             (0U)
+#define EXTI_IMR1_IM_Msk             (0xF2AFFFFFUL << EXTI_IMR1_IM_Pos)        /*!< 0xF6AFFFFF */
+#define EXTI_IMR1_IM                 EXTI_IMR1_IM_Msk                          /*!< Interrupt Mask All */
+
+
+/*******************  Bit definition for EXTI_EMR1 register  ******************/
+#define EXTI_EMR1_EM0_Pos            (0U)
+#define EXTI_EMR1_EM0_Msk            (0x1UL << EXTI_EMR1_EM0_Pos)              /*!< 0x00000001 */
+#define EXTI_EMR1_EM0                EXTI_EMR1_EM0_Msk                         /*!< Event Mask on line 0 */
+#define EXTI_EMR1_EM1_Pos            (1U)
+#define EXTI_EMR1_EM1_Msk            (0x1UL << EXTI_EMR1_EM1_Pos)              /*!< 0x00000002 */
+#define EXTI_EMR1_EM1                EXTI_EMR1_EM1_Msk                         /*!< Event Mask on line 1 */
+#define EXTI_EMR1_EM2_Pos            (2U)
+#define EXTI_EMR1_EM2_Msk            (0x1UL << EXTI_EMR1_EM2_Pos)              /*!< 0x00000004 */
+#define EXTI_EMR1_EM2                EXTI_EMR1_EM2_Msk                         /*!< Event Mask on line 2 */
+#define EXTI_EMR1_EM3_Pos            (3U)
+#define EXTI_EMR1_EM3_Msk            (0x1UL << EXTI_EMR1_EM3_Pos)              /*!< 0x00000008 */
+#define EXTI_EMR1_EM3                EXTI_EMR1_EM3_Msk                         /*!< Event Mask on line 3 */
+#define EXTI_EMR1_EM4_Pos            (4U)
+#define EXTI_EMR1_EM4_Msk            (0x1UL << EXTI_EMR1_EM4_Pos)              /*!< 0x00000010 */
+#define EXTI_EMR1_EM4                EXTI_EMR1_EM4_Msk                         /*!< Event Mask on line 4 */
+#define EXTI_EMR1_EM5_Pos            (5U)
+#define EXTI_EMR1_EM5_Msk            (0x1UL << EXTI_EMR1_EM5_Pos)              /*!< 0x00000020 */
+#define EXTI_EMR1_EM5                EXTI_EMR1_EM5_Msk                         /*!< Event Mask on line 5 */
+#define EXTI_EMR1_EM6_Pos            (6U)
+#define EXTI_EMR1_EM6_Msk            (0x1UL << EXTI_EMR1_EM6_Pos)              /*!< 0x00000040 */
+#define EXTI_EMR1_EM6                EXTI_EMR1_EM6_Msk                         /*!< Event Mask on line 6 */
+#define EXTI_EMR1_EM7_Pos            (7U)
+#define EXTI_EMR1_EM7_Msk            (0x1UL << EXTI_EMR1_EM7_Pos)              /*!< 0x00000080 */
+#define EXTI_EMR1_EM7                EXTI_EMR1_EM7_Msk                         /*!< Event Mask on line 7 */
+#define EXTI_EMR1_EM8_Pos            (8U)
+#define EXTI_EMR1_EM8_Msk            (0x1UL << EXTI_EMR1_EM8_Pos)              /*!< 0x00000100 */
+#define EXTI_EMR1_EM8                EXTI_EMR1_EM8_Msk                         /*!< Event Mask on line 8 */
+#define EXTI_EMR1_EM9_Pos            (9U)
+#define EXTI_EMR1_EM9_Msk            (0x1UL << EXTI_EMR1_EM9_Pos)              /*!< 0x00000200 */
+#define EXTI_EMR1_EM9                EXTI_EMR1_EM9_Msk                         /*!< Event Mask on line 9 */
+#define EXTI_EMR1_EM10_Pos           (10U)
+#define EXTI_EMR1_EM10_Msk           (0x1UL << EXTI_EMR1_EM10_Pos)             /*!< 0x00000400 */
+#define EXTI_EMR1_EM10               EXTI_EMR1_EM10_Msk                        /*!< Event Mask on line 10 */
+#define EXTI_EMR1_EM11_Pos           (11U)
+#define EXTI_EMR1_EM11_Msk           (0x1UL << EXTI_EMR1_EM11_Pos)             /*!< 0x00000800 */
+#define EXTI_EMR1_EM11               EXTI_EMR1_EM11_Msk                        /*!< Event Mask on line 11 */
+#define EXTI_EMR1_EM12_Pos           (12U)
+#define EXTI_EMR1_EM12_Msk           (0x1UL << EXTI_EMR1_EM12_Pos)             /*!< 0x00001000 */
+#define EXTI_EMR1_EM12               EXTI_EMR1_EM12_Msk                        /*!< Event Mask on line 12 */
+#define EXTI_EMR1_EM13_Pos           (13U)
+#define EXTI_EMR1_EM13_Msk           (0x1UL << EXTI_EMR1_EM13_Pos)             /*!< 0x00002000 */
+#define EXTI_EMR1_EM13               EXTI_EMR1_EM13_Msk                        /*!< Event Mask on line 13 */
+#define EXTI_EMR1_EM14_Pos           (14U)
+#define EXTI_EMR1_EM14_Msk           (0x1UL << EXTI_EMR1_EM14_Pos)             /*!< 0x00004000 */
+#define EXTI_EMR1_EM14               EXTI_EMR1_EM14_Msk                        /*!< Event Mask on line 14 */
+#define EXTI_EMR1_EM15_Pos           (15U)
+#define EXTI_EMR1_EM15_Msk           (0x1UL << EXTI_EMR1_EM15_Pos)             /*!< 0x00008000 */
+#define EXTI_EMR1_EM15               EXTI_EMR1_EM15_Msk                        /*!< Event Mask on line 15 */
+#define EXTI_EMR1_EM16_Pos           (16U)
+#define EXTI_EMR1_EM16_Msk           (0x1UL << EXTI_EMR1_EM16_Pos)             /*!< 0x00010000 */
+#define EXTI_EMR1_EM16               EXTI_EMR1_EM16_Msk                        /*!< Event Mask on line 16 */
+#define EXTI_EMR1_EM17_Pos           (17U)
+#define EXTI_EMR1_EM17_Msk           (0x1UL << EXTI_EMR1_EM17_Pos)             /*!< 0x00020000 */
+#define EXTI_EMR1_EM17               EXTI_EMR1_EM17_Msk                        /*!< Event Mask on line 17 */
+#define EXTI_EMR1_EM18_Pos           (18U)
+#define EXTI_EMR1_EM18_Msk           (0x1UL << EXTI_EMR1_EM18_Pos)             /*!< 0x00040000 */
+#define EXTI_EMR1_EM18               EXTI_EMR1_EM18_Msk                        /*!< Event Mask on line 18 */
+#define EXTI_EMR1_EM19_Pos           (19U)
+#define EXTI_EMR1_EM19_Msk           (0x1UL << EXTI_EMR1_EM19_Pos)             /*!< 0x00080000 */
+#define EXTI_EMR1_EM19               EXTI_EMR1_EM19_Msk                        /*!< Event Mask on line 19 */
+#define EXTI_EMR1_EM21_Pos           (21U)
+#define EXTI_EMR1_EM21_Msk           (0x1UL << EXTI_EMR1_EM21_Pos)             /*!< 0x00200000 */
+#define EXTI_EMR1_EM21               EXTI_EMR1_EM21_Msk                        /*!< Event Mask on line 21 */
+#define EXTI_EMR1_EM23_Pos           (23U)
+#define EXTI_EMR1_EM23_Msk           (0x1UL << EXTI_EMR1_EM23_Pos)             /*!< 0x00800000 */
+#define EXTI_EMR1_EM23               EXTI_EMR1_EM23_Msk                        /*!< Event Mask on line 23 */
+#define EXTI_EMR1_EM25_Pos           (25U)
+#define EXTI_EMR1_EM25_Msk           (0x1UL << EXTI_EMR1_EM25_Pos)             /*!< 0x02000000 */
+#define EXTI_EMR1_EM25               EXTI_EMR1_EM25_Msk                        /*!< Event Mask on line 25 */
+#define EXTI_EMR1_EM28_Pos           (28U)
+#define EXTI_EMR1_EM28_Msk           (0x1UL << EXTI_EMR1_EM28_Pos)             /*!< 0x10000000 */
+#define EXTI_EMR1_EM28               EXTI_EMR1_EM28_Msk                        /*!< Event Mask on line 28 */
+#define EXTI_EMR1_EM29_Pos           (29U)
+#define EXTI_EMR1_EM29_Msk           (0x1UL << EXTI_EMR1_EM29_Pos)             /*!< 0x20000000 */
+#define EXTI_EMR1_EM29               EXTI_EMR1_EM29_Msk                        /*!< Event Mask on line 29 */
+#define EXTI_EMR1_EM30_Pos           (30U)
+#define EXTI_EMR1_EM30_Msk           (0x1UL << EXTI_EMR1_EM30_Pos)             /*!< 0x40000000 */
+#define EXTI_EMR1_EM30               EXTI_EMR1_EM30_Msk                        /*!< Event Mask on line 30 */
+#define EXTI_EMR1_EM31_Pos           (31U)
+#define EXTI_EMR1_EM31_Msk           (0x1UL << EXTI_EMR1_EM31_Pos)             /*!< 0x80000000 */
+#define EXTI_EMR1_EM31               EXTI_EMR1_EM31_Msk                        /*!< Event Mask on line 31 */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    FLASH                                   */
+/*                                                                            */
+/******************************************************************************/
+#define GPIO_NRST_CONFIG_SUPPORT         /*!< GPIO feature available only on specific devices: Configure NRST pin */
+#define FLASH_SECURABLE_MEMORY_SUPPORT   /*!< Flash feature available only on specific devices: allow to secure memory */
+#define FLASH_PCROP_SUPPORT              /*!< Flash feature available only on specific devices: proprietary code read protection areas selected by option */
+
+/*******************  Bits definition for FLASH_ACR register  *****************/
+#define FLASH_ACR_LATENCY_Pos                  (0U)
+#define FLASH_ACR_LATENCY_Msk                  (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */
+#define FLASH_ACR_LATENCY                      FLASH_ACR_LATENCY_Msk
+#define FLASH_ACR_LATENCY_0                    (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */
+#define FLASH_ACR_LATENCY_1                    (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */
+#define FLASH_ACR_LATENCY_2                    (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */
+#define FLASH_ACR_PRFTEN_Pos                   (8U)
+#define FLASH_ACR_PRFTEN_Msk                   (0x1UL << FLASH_ACR_PRFTEN_Pos)  /*!< 0x00000100 */
+#define FLASH_ACR_PRFTEN                       FLASH_ACR_PRFTEN_Msk
+#define FLASH_ACR_ICEN_Pos                     (9U)
+#define FLASH_ACR_ICEN_Msk                     (0x1UL << FLASH_ACR_ICEN_Pos)    /*!< 0x00000200 */
+#define FLASH_ACR_ICEN                         FLASH_ACR_ICEN_Msk
+#define FLASH_ACR_ICRST_Pos                    (11U)
+#define FLASH_ACR_ICRST_Msk                    (0x1UL << FLASH_ACR_ICRST_Pos)   /*!< 0x00000800 */
+#define FLASH_ACR_ICRST                        FLASH_ACR_ICRST_Msk
+#define FLASH_ACR_PROGEMPTY_Pos                (16U)
+#define FLASH_ACR_PROGEMPTY_Msk                (0x1UL << FLASH_ACR_PROGEMPTY_Pos) /*!< 0x00010000 */
+#define FLASH_ACR_PROGEMPTY                    FLASH_ACR_PROGEMPTY_Msk
+#define FLASH_ACR_DBG_SWEN_Pos                 (18U)
+#define FLASH_ACR_DBG_SWEN_Msk                 (0x1UL << FLASH_ACR_DBG_SWEN_Pos) /*!< 0x00040000 */
+#define FLASH_ACR_DBG_SWEN                     FLASH_ACR_DBG_SWEN_Msk
+
+/*******************  Bits definition for FLASH_SR register  ******************/
+#define FLASH_SR_EOP_Pos                       (0U)
+#define FLASH_SR_EOP_Msk                       (0x1UL << FLASH_SR_EOP_Pos)      /*!< 0x00000001 */
+#define FLASH_SR_EOP                           FLASH_SR_EOP_Msk
+#define FLASH_SR_OPERR_Pos                     (1U)
+#define FLASH_SR_OPERR_Msk                     (0x1UL << FLASH_SR_OPERR_Pos)    /*!< 0x00000002 */
+#define FLASH_SR_OPERR                         FLASH_SR_OPERR_Msk
+#define FLASH_SR_PROGERR_Pos                   (3U)
+#define FLASH_SR_PROGERR_Msk                   (0x1UL << FLASH_SR_PROGERR_Pos)  /*!< 0x00000008 */
+#define FLASH_SR_PROGERR                       FLASH_SR_PROGERR_Msk
+#define FLASH_SR_WRPERR_Pos                    (4U)
+#define FLASH_SR_WRPERR_Msk                    (0x1UL << FLASH_SR_WRPERR_Pos)   /*!< 0x00000010 */
+#define FLASH_SR_WRPERR                        FLASH_SR_WRPERR_Msk
+#define FLASH_SR_PGAERR_Pos                    (5U)
+#define FLASH_SR_PGAERR_Msk                    (0x1UL << FLASH_SR_PGAERR_Pos)   /*!< 0x00000020 */
+#define FLASH_SR_PGAERR                        FLASH_SR_PGAERR_Msk
+#define FLASH_SR_SIZERR_Pos                    (6U)
+#define FLASH_SR_SIZERR_Msk                    (0x1UL << FLASH_SR_SIZERR_Pos)   /*!< 0x00000040 */
+#define FLASH_SR_SIZERR                        FLASH_SR_SIZERR_Msk
+#define FLASH_SR_PGSERR_Pos                    (7U)
+#define FLASH_SR_PGSERR_Msk                    (0x1UL << FLASH_SR_PGSERR_Pos)   /*!< 0x00000080 */
+#define FLASH_SR_PGSERR                        FLASH_SR_PGSERR_Msk
+#define FLASH_SR_MISERR_Pos                    (8U)
+#define FLASH_SR_MISERR_Msk                    (0x1UL << FLASH_SR_MISERR_Pos)   /*!< 0x00000100 */
+#define FLASH_SR_MISERR                        FLASH_SR_MISERR_Msk
+#define FLASH_SR_FASTERR_Pos                   (9U)
+#define FLASH_SR_FASTERR_Msk                   (0x1UL << FLASH_SR_FASTERR_Pos)  /*!< 0x00000200 */
+#define FLASH_SR_FASTERR                       FLASH_SR_FASTERR_Msk
+#define FLASH_SR_RDERR_Pos                     (14U)
+#define FLASH_SR_RDERR_Msk                     (0x1UL << FLASH_SR_RDERR_Pos)    /*!< 0x00004000 */
+#define FLASH_SR_RDERR                         FLASH_SR_RDERR_Msk
+#define FLASH_SR_OPTVERR_Pos                   (15U)
+#define FLASH_SR_OPTVERR_Msk                   (0x1UL << FLASH_SR_OPTVERR_Pos)  /*!< 0x00008000 */
+#define FLASH_SR_OPTVERR                       FLASH_SR_OPTVERR_Msk
+#define FLASH_SR_BSY1_Pos                      (16U)
+#define FLASH_SR_BSY1_Msk                      (0x1UL << FLASH_SR_BSY1_Pos)     /*!< 0x00010000 */
+#define FLASH_SR_BSY1                          FLASH_SR_BSY1_Msk
+#define FLASH_SR_CFGBSY_Pos                    (18U)
+#define FLASH_SR_CFGBSY_Msk                    (0x1UL << FLASH_SR_CFGBSY_Pos)   /*!< 0x00040000 */
+#define FLASH_SR_CFGBSY                        FLASH_SR_CFGBSY_Msk
+
+/*******************  Bits definition for FLASH_CR register  ******************/
+#define FLASH_CR_PG_Pos                        (0U)
+#define FLASH_CR_PG_Msk                        (0x1UL << FLASH_CR_PG_Pos)         /*!< 0x00000001 */
+#define FLASH_CR_PG                            FLASH_CR_PG_Msk
+#define FLASH_CR_PER_Pos                       (1U)
+#define FLASH_CR_PER_Msk                       (0x1UL << FLASH_CR_PER_Pos)        /*!< 0x00000002 */
+#define FLASH_CR_PER                           FLASH_CR_PER_Msk
+#define FLASH_CR_MER1_Pos                      (2U)
+#define FLASH_CR_MER1_Msk                      (0x1UL << FLASH_CR_MER1_Pos)       /*!< 0x00000004 */
+#define FLASH_CR_MER1                          FLASH_CR_MER1_Msk
+#define FLASH_CR_PNB_Pos                       (3U)
+#define FLASH_CR_PNB_Msk                       (0x1FUL << FLASH_CR_PNB_Pos)       /*!< 0x000000F8 */
+#define FLASH_CR_PNB                           FLASH_CR_PNB_Msk
+#define FLASH_CR_STRT_Pos                      (16U)
+#define FLASH_CR_STRT_Msk                      (0x1UL << FLASH_CR_STRT_Pos)       /*!< 0x00010000 */
+#define FLASH_CR_STRT                          FLASH_CR_STRT_Msk
+#define FLASH_CR_OPTSTRT_Pos                   (17U)
+#define FLASH_CR_OPTSTRT_Msk                   (0x1UL << FLASH_CR_OPTSTRT_Pos)    /*!< 0x00020000 */
+#define FLASH_CR_OPTSTRT                       FLASH_CR_OPTSTRT_Msk
+#define FLASH_CR_FSTPG_Pos                     (18U)
+#define FLASH_CR_FSTPG_Msk                     (0x1UL << FLASH_CR_FSTPG_Pos)      /*!< 0x00040000 */
+#define FLASH_CR_FSTPG                         FLASH_CR_FSTPG_Msk
+#define FLASH_CR_EOPIE_Pos                     (24U)
+#define FLASH_CR_EOPIE_Msk                     (0x1UL << FLASH_CR_EOPIE_Pos)      /*!< 0x01000000 */
+#define FLASH_CR_EOPIE                         FLASH_CR_EOPIE_Msk
+#define FLASH_CR_ERRIE_Pos                     (25U)
+#define FLASH_CR_ERRIE_Msk                     (0x1UL << FLASH_CR_ERRIE_Pos)      /*!< 0x02000000 */
+#define FLASH_CR_ERRIE                         FLASH_CR_ERRIE_Msk
+#define FLASH_CR_RDERRIE_Pos                   (26U)
+#define FLASH_CR_RDERRIE_Msk                   (0x1UL << FLASH_CR_RDERRIE_Pos)    /*!< 0x04000000 */
+#define FLASH_CR_RDERRIE                       FLASH_CR_RDERRIE_Msk
+#define FLASH_CR_OBL_LAUNCH_Pos                (27U)
+#define FLASH_CR_OBL_LAUNCH_Msk                (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */
+#define FLASH_CR_OBL_LAUNCH                    FLASH_CR_OBL_LAUNCH_Msk
+#define FLASH_CR_SEC_PROT_Pos                  (28U)
+#define FLASH_CR_SEC_PROT_Msk                  (0x1UL << FLASH_CR_SEC_PROT_Pos)   /*!< 0x10000000 */
+#define FLASH_CR_SEC_PROT                      FLASH_CR_SEC_PROT_Msk
+#define FLASH_CR_OPTLOCK_Pos                   (30U)
+#define FLASH_CR_OPTLOCK_Msk                   (0x1UL << FLASH_CR_OPTLOCK_Pos)    /*!< 0x40000000 */
+#define FLASH_CR_OPTLOCK                       FLASH_CR_OPTLOCK_Msk
+#define FLASH_CR_LOCK_Pos                      (31U)
+#define FLASH_CR_LOCK_Msk                      (0x1UL << FLASH_CR_LOCK_Pos)       /*!< 0x80000000 */
+#define FLASH_CR_LOCK                          FLASH_CR_LOCK_Msk
+
+/*******************  Bits definition for FLASH_ECCR register  ****************/
+#define FLASH_ECCR_ADDR_ECC_Pos                (0U)
+#define FLASH_ECCR_ADDR_ECC_Msk                (0x3FFFUL << FLASH_ECCR_ADDR_ECC_Pos)  /*!< 0x00003FFF */
+#define FLASH_ECCR_ADDR_ECC                    FLASH_ECCR_ADDR_ECC_Msk
+#define FLASH_ECCR_SYSF_ECC_Pos                (20U)
+#define FLASH_ECCR_SYSF_ECC_Msk                (0x1UL << FLASH_ECCR_SYSF_ECC_Pos)     /*!< 0x00100000 */
+#define FLASH_ECCR_SYSF_ECC                    FLASH_ECCR_SYSF_ECC_Msk
+#define FLASH_ECCR_ECCCIE_Pos                  (24U)
+#define FLASH_ECCR_ECCCIE_Msk                  (0x1UL << FLASH_ECCR_ECCCIE_Pos)       /*!< 0x01000000 */
+#define FLASH_ECCR_ECCCIE                      FLASH_ECCR_ECCCIE_Msk
+#define FLASH_ECCR_ECCC_Pos                    (30U)
+#define FLASH_ECCR_ECCC_Msk                    (0x1UL << FLASH_ECCR_ECCC_Pos)         /*!< 0x40000000 */
+#define FLASH_ECCR_ECCC                        FLASH_ECCR_ECCC_Msk
+#define FLASH_ECCR_ECCD_Pos                    (31U)
+#define FLASH_ECCR_ECCD_Msk                    (0x1UL << FLASH_ECCR_ECCD_Pos)         /*!< 0x80000000 */
+#define FLASH_ECCR_ECCD                        FLASH_ECCR_ECCD_Msk
+
+/*******************  Bits definition for FLASH_OPTR register  ****************/
+#define FLASH_OPTR_RDP_Pos                     (0U)
+#define FLASH_OPTR_RDP_Msk                     (0xFFUL << FLASH_OPTR_RDP_Pos)             /*!< 0x000000FF */
+#define FLASH_OPTR_RDP                         FLASH_OPTR_RDP_Msk
+#define FLASH_OPTR_BOR_EN_Pos                  (8U)
+#define FLASH_OPTR_BOR_EN_Msk                  (0x1UL << FLASH_OPTR_BOR_EN_Pos)           /*!< 0x00000100 */
+#define FLASH_OPTR_BOR_EN                      FLASH_OPTR_BOR_EN_Msk
+#define FLASH_OPTR_BORR_LEV_Pos                (9U)
+#define FLASH_OPTR_BORR_LEV_Msk                (0x3UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000600 */
+#define FLASH_OPTR_BORR_LEV                    FLASH_OPTR_BORR_LEV_Msk
+#define FLASH_OPTR_BORR_LEV_0                  (0x1UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000200 */
+#define FLASH_OPTR_BORR_LEV_1                  (0x2UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000400 */
+#define FLASH_OPTR_BORF_LEV_Pos                (11U)
+#define FLASH_OPTR_BORF_LEV_Msk                (0x3UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00001800 */
+#define FLASH_OPTR_BORF_LEV                    FLASH_OPTR_BORF_LEV_Msk
+#define FLASH_OPTR_BORF_LEV_0                  (0x1UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00000800 */
+#define FLASH_OPTR_BORF_LEV_1                  (0x2UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00001000 */
+#define FLASH_OPTR_nRST_STOP_Pos               (13U)
+#define FLASH_OPTR_nRST_STOP_Msk               (0x1UL << FLASH_OPTR_nRST_STOP_Pos)        /*!< 0x00002000 */
+#define FLASH_OPTR_nRST_STOP                   FLASH_OPTR_nRST_STOP_Msk
+#define FLASH_OPTR_nRST_STDBY_Pos              (14U)
+#define FLASH_OPTR_nRST_STDBY_Msk              (0x1UL << FLASH_OPTR_nRST_STDBY_Pos)       /*!< 0x00004000 */
+#define FLASH_OPTR_nRST_STDBY                  FLASH_OPTR_nRST_STDBY_Msk
+#define FLASH_OPTR_nRST_SHDW_Pos               (15U)
+#define FLASH_OPTR_nRST_SHDW_Msk               (0x1UL << FLASH_OPTR_nRST_SHDW_Pos)        /*!< 0x00008000 */
+#define FLASH_OPTR_nRST_SHDW                   FLASH_OPTR_nRST_SHDW_Msk
+#define FLASH_OPTR_IWDG_SW_Pos                 (16U)
+#define FLASH_OPTR_IWDG_SW_Msk                 (0x1UL << FLASH_OPTR_IWDG_SW_Pos)          /*!< 0x00010000 */
+#define FLASH_OPTR_IWDG_SW                     FLASH_OPTR_IWDG_SW_Msk
+#define FLASH_OPTR_IWDG_STOP_Pos               (17U)
+#define FLASH_OPTR_IWDG_STOP_Msk               (0x1UL << FLASH_OPTR_IWDG_STOP_Pos)        /*!< 0x00020000 */
+#define FLASH_OPTR_IWDG_STOP                   FLASH_OPTR_IWDG_STOP_Msk
+#define FLASH_OPTR_IWDG_STDBY_Pos              (18U)
+#define FLASH_OPTR_IWDG_STDBY_Msk              (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos)       /*!< 0x00040000 */
+#define FLASH_OPTR_IWDG_STDBY                  FLASH_OPTR_IWDG_STDBY_Msk
+#define FLASH_OPTR_WWDG_SW_Pos                 (19U)
+#define FLASH_OPTR_WWDG_SW_Msk                 (0x1UL << FLASH_OPTR_WWDG_SW_Pos)          /*!< 0x00080000 */
+#define FLASH_OPTR_WWDG_SW                     FLASH_OPTR_WWDG_SW_Msk
+#define FLASH_OPTR_RAM_PARITY_CHECK_Pos        (22U)
+#define FLASH_OPTR_RAM_PARITY_CHECK_Msk        (0x1UL << FLASH_OPTR_RAM_PARITY_CHECK_Pos) /*!< 0x00400000 */
+#define FLASH_OPTR_RAM_PARITY_CHECK            FLASH_OPTR_RAM_PARITY_CHECK_Msk
+#define FLASH_OPTR_nBOOT_SEL_Pos               (24U)
+#define FLASH_OPTR_nBOOT_SEL_Msk               (0x1UL << FLASH_OPTR_nBOOT_SEL_Pos)        /*!< 0x01000000 */
+#define FLASH_OPTR_nBOOT_SEL                   FLASH_OPTR_nBOOT_SEL_Msk
+#define FLASH_OPTR_nBOOT1_Pos                  (25U)
+#define FLASH_OPTR_nBOOT1_Msk                  (0x1UL << FLASH_OPTR_nBOOT1_Pos)           /*!< 0x02000000 */
+#define FLASH_OPTR_nBOOT1                      FLASH_OPTR_nBOOT1_Msk
+#define FLASH_OPTR_nBOOT0_Pos                  (26U)
+#define FLASH_OPTR_nBOOT0_Msk                  (0x1UL << FLASH_OPTR_nBOOT0_Pos)           /*!< 0x04000000 */
+#define FLASH_OPTR_nBOOT0                      FLASH_OPTR_nBOOT0_Msk
+#define FLASH_OPTR_NRST_MODE_Pos               (27U)
+#define FLASH_OPTR_NRST_MODE_Msk               (0x3UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x18000000 */
+#define FLASH_OPTR_NRST_MODE                   FLASH_OPTR_NRST_MODE_Msk
+#define FLASH_OPTR_NRST_MODE_0                 (0x1UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x08000000 */
+#define FLASH_OPTR_NRST_MODE_1                 (0x2UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x10000000 */
+#define FLASH_OPTR_IRHEN_Pos                   (29U)
+#define FLASH_OPTR_IRHEN_Msk                   (0x1UL << FLASH_OPTR_IRHEN_Pos)            /*!< 0x20000000 */
+#define FLASH_OPTR_IRHEN                       FLASH_OPTR_IRHEN_Msk
+
+/******************  Bits definition for FLASH_PCROP1ASR register  ************/
+#define FLASH_PCROP1ASR_PCROP1A_STRT_Pos       (0U)
+#define FLASH_PCROP1ASR_PCROP1A_STRT_Msk       (0x7FUL << FLASH_PCROP1ASR_PCROP1A_STRT_Pos)   /*!< 0x0000007F */
+#define FLASH_PCROP1ASR_PCROP1A_STRT           FLASH_PCROP1ASR_PCROP1A_STRT_Msk
+
+/******************  Bits definition for FLASH_PCROP1AER register  ************/
+#define FLASH_PCROP1AER_PCROP1A_END_Pos        (0U)
+#define FLASH_PCROP1AER_PCROP1A_END_Msk        (0x7FUL << FLASH_PCROP1AER_PCROP1A_END_Pos)    /*!< 0x0000007F */
+#define FLASH_PCROP1AER_PCROP1A_END            FLASH_PCROP1AER_PCROP1A_END_Msk
+#define FLASH_PCROP1AER_PCROP_RDP_Pos          (31U)
+#define FLASH_PCROP1AER_PCROP_RDP_Msk          (0x1UL << FLASH_PCROP1AER_PCROP_RDP_Pos)       /*!< 0x80000000 */
+#define FLASH_PCROP1AER_PCROP_RDP              FLASH_PCROP1AER_PCROP_RDP_Msk
+
+/******************  Bits definition for FLASH_WRP1AR register  ***************/
+#define FLASH_WRP1AR_WRP1A_STRT_Pos            (0U)
+#define FLASH_WRP1AR_WRP1A_STRT_Msk            (0x1FUL << FLASH_WRP1AR_WRP1A_STRT_Pos) /*!< 0x0000001F */
+#define FLASH_WRP1AR_WRP1A_STRT                FLASH_WRP1AR_WRP1A_STRT_Msk
+#define FLASH_WRP1AR_WRP1A_END_Pos             (16U)
+#define FLASH_WRP1AR_WRP1A_END_Msk             (0x1FUL << FLASH_WRP1AR_WRP1A_END_Pos) /*!< 0x001F0000 */
+#define FLASH_WRP1AR_WRP1A_END                 FLASH_WRP1AR_WRP1A_END_Msk
+
+/******************  Bits definition for FLASH_WRP1BR register  ***************/
+#define FLASH_WRP1BR_WRP1B_STRT_Pos            (0U)
+#define FLASH_WRP1BR_WRP1B_STRT_Msk            (0x1FUL << FLASH_WRP1BR_WRP1B_STRT_Pos) /*!< 0x0000001F */
+#define FLASH_WRP1BR_WRP1B_STRT                FLASH_WRP1BR_WRP1B_STRT_Msk
+#define FLASH_WRP1BR_WRP1B_END_Pos             (16U)
+#define FLASH_WRP1BR_WRP1B_END_Msk             (0x1FUL << FLASH_WRP1BR_WRP1B_END_Pos) /*!< 0x001F0000 */
+#define FLASH_WRP1BR_WRP1B_END                 FLASH_WRP1BR_WRP1B_END_Msk
+
+/******************  Bits definition for FLASH_PCROP1BSR register  ************/
+#define FLASH_PCROP1BSR_PCROP1B_STRT_Pos       (0U)
+#define FLASH_PCROP1BSR_PCROP1B_STRT_Msk       (0x7FUL << FLASH_PCROP1BSR_PCROP1B_STRT_Pos)   /*!< 0x0000007F */
+#define FLASH_PCROP1BSR_PCROP1B_STRT           FLASH_PCROP1BSR_PCROP1B_STRT_Msk
+
+/******************  Bits definition for FLASH_PCROP1BER register  ************/
+#define FLASH_PCROP1BER_PCROP1B_END_Pos        (0U)
+#define FLASH_PCROP1BER_PCROP1B_END_Msk        (0x7FUL << FLASH_PCROP1BER_PCROP1B_END_Pos)    /*!< 0x0000007F */
+#define FLASH_PCROP1BER_PCROP1B_END            FLASH_PCROP1BER_PCROP1B_END_Msk
+
+
+/******************  Bits definition for FLASH_SECR register  *****************/
+#define FLASH_SECR_SEC_SIZE_Pos                (0U)
+#define FLASH_SECR_SEC_SIZE_Msk                (0x3FUL << FLASH_SECR_SEC_SIZE_Pos) /*!< 0x0000003F */
+#define FLASH_SECR_SEC_SIZE                    FLASH_SECR_SEC_SIZE_Msk
+#define FLASH_SECR_BOOT_LOCK_Pos               (16U)
+#define FLASH_SECR_BOOT_LOCK_Msk               (0x1UL << FLASH_SECR_BOOT_LOCK_Pos) /*!< 0x00010000 */
+#define FLASH_SECR_BOOT_LOCK                   FLASH_SECR_BOOT_LOCK_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                            General Purpose I/O                             */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bits definition for GPIO_MODER register  *****************/
+#define GPIO_MODER_MODE0_Pos           (0U)
+#define GPIO_MODER_MODE0_Msk           (0x3UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000003 */
+#define GPIO_MODER_MODE0               GPIO_MODER_MODE0_Msk
+#define GPIO_MODER_MODE0_0             (0x1UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000001 */
+#define GPIO_MODER_MODE0_1             (0x2UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000002 */
+#define GPIO_MODER_MODE1_Pos           (2U)
+#define GPIO_MODER_MODE1_Msk           (0x3UL << GPIO_MODER_MODE1_Pos)          /*!< 0x0000000C */
+#define GPIO_MODER_MODE1               GPIO_MODER_MODE1_Msk
+#define GPIO_MODER_MODE1_0             (0x1UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000004 */
+#define GPIO_MODER_MODE1_1             (0x2UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000008 */
+#define GPIO_MODER_MODE2_Pos           (4U)
+#define GPIO_MODER_MODE2_Msk           (0x3UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000030 */
+#define GPIO_MODER_MODE2               GPIO_MODER_MODE2_Msk
+#define GPIO_MODER_MODE2_0             (0x1UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000010 */
+#define GPIO_MODER_MODE2_1             (0x2UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000020 */
+#define GPIO_MODER_MODE3_Pos           (6U)
+#define GPIO_MODER_MODE3_Msk           (0x3UL << GPIO_MODER_MODE3_Pos)          /*!< 0x000000C0 */
+#define GPIO_MODER_MODE3               GPIO_MODER_MODE3_Msk
+#define GPIO_MODER_MODE3_0             (0x1UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000040 */
+#define GPIO_MODER_MODE3_1             (0x2UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000080 */
+#define GPIO_MODER_MODE4_Pos           (8U)
+#define GPIO_MODER_MODE4_Msk           (0x3UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000300 */
+#define GPIO_MODER_MODE4               GPIO_MODER_MODE4_Msk
+#define GPIO_MODER_MODE4_0             (0x1UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000100 */
+#define GPIO_MODER_MODE4_1             (0x2UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000200 */
+#define GPIO_MODER_MODE5_Pos           (10U)
+#define GPIO_MODER_MODE5_Msk           (0x3UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000C00 */
+#define GPIO_MODER_MODE5               GPIO_MODER_MODE5_Msk
+#define GPIO_MODER_MODE5_0             (0x1UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000400 */
+#define GPIO_MODER_MODE5_1             (0x2UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000800 */
+#define GPIO_MODER_MODE6_Pos           (12U)
+#define GPIO_MODER_MODE6_Msk           (0x3UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00003000 */
+#define GPIO_MODER_MODE6               GPIO_MODER_MODE6_Msk
+#define GPIO_MODER_MODE6_0             (0x1UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00001000 */
+#define GPIO_MODER_MODE6_1             (0x2UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00002000 */
+#define GPIO_MODER_MODE7_Pos           (14U)
+#define GPIO_MODER_MODE7_Msk           (0x3UL << GPIO_MODER_MODE7_Pos)          /*!< 0x0000C000 */
+#define GPIO_MODER_MODE7               GPIO_MODER_MODE7_Msk
+#define GPIO_MODER_MODE7_0             (0x1UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00004000 */
+#define GPIO_MODER_MODE7_1             (0x2UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00008000 */
+#define GPIO_MODER_MODE8_Pos           (16U)
+#define GPIO_MODER_MODE8_Msk           (0x3UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00030000 */
+#define GPIO_MODER_MODE8               GPIO_MODER_MODE8_Msk
+#define GPIO_MODER_MODE8_0             (0x1UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00010000 */
+#define GPIO_MODER_MODE8_1             (0x2UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00020000 */
+#define GPIO_MODER_MODE9_Pos           (18U)
+#define GPIO_MODER_MODE9_Msk           (0x3UL << GPIO_MODER_MODE9_Pos)          /*!< 0x000C0000 */
+#define GPIO_MODER_MODE9               GPIO_MODER_MODE9_Msk
+#define GPIO_MODER_MODE9_0             (0x1UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00040000 */
+#define GPIO_MODER_MODE9_1             (0x2UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00080000 */
+#define GPIO_MODER_MODE10_Pos          (20U)
+#define GPIO_MODER_MODE10_Msk          (0x3UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00300000 */
+#define GPIO_MODER_MODE10              GPIO_MODER_MODE10_Msk
+#define GPIO_MODER_MODE10_0            (0x1UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00100000 */
+#define GPIO_MODER_MODE10_1            (0x2UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00200000 */
+#define GPIO_MODER_MODE11_Pos          (22U)
+#define GPIO_MODER_MODE11_Msk          (0x3UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00C00000 */
+#define GPIO_MODER_MODE11              GPIO_MODER_MODE11_Msk
+#define GPIO_MODER_MODE11_0            (0x1UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00400000 */
+#define GPIO_MODER_MODE11_1            (0x2UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00800000 */
+#define GPIO_MODER_MODE12_Pos          (24U)
+#define GPIO_MODER_MODE12_Msk          (0x3UL << GPIO_MODER_MODE12_Pos)         /*!< 0x03000000 */
+#define GPIO_MODER_MODE12              GPIO_MODER_MODE12_Msk
+#define GPIO_MODER_MODE12_0            (0x1UL << GPIO_MODER_MODE12_Pos)         /*!< 0x01000000 */
+#define GPIO_MODER_MODE12_1            (0x2UL << GPIO_MODER_MODE12_Pos)         /*!< 0x02000000 */
+#define GPIO_MODER_MODE13_Pos          (26U)
+#define GPIO_MODER_MODE13_Msk          (0x3UL << GPIO_MODER_MODE13_Pos)         /*!< 0x0C000000 */
+#define GPIO_MODER_MODE13              GPIO_MODER_MODE13_Msk
+#define GPIO_MODER_MODE13_0            (0x1UL << GPIO_MODER_MODE13_Pos)         /*!< 0x04000000 */
+#define GPIO_MODER_MODE13_1            (0x2UL << GPIO_MODER_MODE13_Pos)         /*!< 0x08000000 */
+#define GPIO_MODER_MODE14_Pos          (28U)
+#define GPIO_MODER_MODE14_Msk          (0x3UL << GPIO_MODER_MODE14_Pos)         /*!< 0x30000000 */
+#define GPIO_MODER_MODE14              GPIO_MODER_MODE14_Msk
+#define GPIO_MODER_MODE14_0            (0x1UL << GPIO_MODER_MODE14_Pos)         /*!< 0x10000000 */
+#define GPIO_MODER_MODE14_1            (0x2UL << GPIO_MODER_MODE14_Pos)         /*!< 0x20000000 */
+#define GPIO_MODER_MODE15_Pos          (30U)
+#define GPIO_MODER_MODE15_Msk          (0x3UL << GPIO_MODER_MODE15_Pos)         /*!< 0xC0000000 */
+#define GPIO_MODER_MODE15              GPIO_MODER_MODE15_Msk
+#define GPIO_MODER_MODE15_0            (0x1UL << GPIO_MODER_MODE15_Pos)         /*!< 0x40000000 */
+#define GPIO_MODER_MODE15_1            (0x2UL << GPIO_MODER_MODE15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_OTYPER register  ****************/
+#define GPIO_OTYPER_OT0_Pos            (0U)
+#define GPIO_OTYPER_OT0_Msk            (0x1UL << GPIO_OTYPER_OT0_Pos)           /*!< 0x00000001 */
+#define GPIO_OTYPER_OT0                GPIO_OTYPER_OT0_Msk
+#define GPIO_OTYPER_OT1_Pos            (1U)
+#define GPIO_OTYPER_OT1_Msk            (0x1UL << GPIO_OTYPER_OT1_Pos)           /*!< 0x00000002 */
+#define GPIO_OTYPER_OT1                GPIO_OTYPER_OT1_Msk
+#define GPIO_OTYPER_OT2_Pos            (2U)
+#define GPIO_OTYPER_OT2_Msk            (0x1UL << GPIO_OTYPER_OT2_Pos)           /*!< 0x00000004 */
+#define GPIO_OTYPER_OT2                GPIO_OTYPER_OT2_Msk
+#define GPIO_OTYPER_OT3_Pos            (3U)
+#define GPIO_OTYPER_OT3_Msk            (0x1UL << GPIO_OTYPER_OT3_Pos)           /*!< 0x00000008 */
+#define GPIO_OTYPER_OT3                GPIO_OTYPER_OT3_Msk
+#define GPIO_OTYPER_OT4_Pos            (4U)
+#define GPIO_OTYPER_OT4_Msk            (0x1UL << GPIO_OTYPER_OT4_Pos)           /*!< 0x00000010 */
+#define GPIO_OTYPER_OT4                GPIO_OTYPER_OT4_Msk
+#define GPIO_OTYPER_OT5_Pos            (5U)
+#define GPIO_OTYPER_OT5_Msk            (0x1UL << GPIO_OTYPER_OT5_Pos)           /*!< 0x00000020 */
+#define GPIO_OTYPER_OT5                GPIO_OTYPER_OT5_Msk
+#define GPIO_OTYPER_OT6_Pos            (6U)
+#define GPIO_OTYPER_OT6_Msk            (0x1UL << GPIO_OTYPER_OT6_Pos)           /*!< 0x00000040 */
+#define GPIO_OTYPER_OT6                GPIO_OTYPER_OT6_Msk
+#define GPIO_OTYPER_OT7_Pos            (7U)
+#define GPIO_OTYPER_OT7_Msk            (0x1UL << GPIO_OTYPER_OT7_Pos)           /*!< 0x00000080 */
+#define GPIO_OTYPER_OT7                GPIO_OTYPER_OT7_Msk
+#define GPIO_OTYPER_OT8_Pos            (8U)
+#define GPIO_OTYPER_OT8_Msk            (0x1UL << GPIO_OTYPER_OT8_Pos)           /*!< 0x00000100 */
+#define GPIO_OTYPER_OT8                GPIO_OTYPER_OT8_Msk
+#define GPIO_OTYPER_OT9_Pos            (9U)
+#define GPIO_OTYPER_OT9_Msk            (0x1UL << GPIO_OTYPER_OT9_Pos)           /*!< 0x00000200 */
+#define GPIO_OTYPER_OT9                GPIO_OTYPER_OT9_Msk
+#define GPIO_OTYPER_OT10_Pos           (10U)
+#define GPIO_OTYPER_OT10_Msk           (0x1UL << GPIO_OTYPER_OT10_Pos)          /*!< 0x00000400 */
+#define GPIO_OTYPER_OT10               GPIO_OTYPER_OT10_Msk
+#define GPIO_OTYPER_OT11_Pos           (11U)
+#define GPIO_OTYPER_OT11_Msk           (0x1UL << GPIO_OTYPER_OT11_Pos)          /*!< 0x00000800 */
+#define GPIO_OTYPER_OT11               GPIO_OTYPER_OT11_Msk
+#define GPIO_OTYPER_OT12_Pos           (12U)
+#define GPIO_OTYPER_OT12_Msk           (0x1UL << GPIO_OTYPER_OT12_Pos)          /*!< 0x00001000 */
+#define GPIO_OTYPER_OT12               GPIO_OTYPER_OT12_Msk
+#define GPIO_OTYPER_OT13_Pos           (13U)
+#define GPIO_OTYPER_OT13_Msk           (0x1UL << GPIO_OTYPER_OT13_Pos)          /*!< 0x00002000 */
+#define GPIO_OTYPER_OT13               GPIO_OTYPER_OT13_Msk
+#define GPIO_OTYPER_OT14_Pos           (14U)
+#define GPIO_OTYPER_OT14_Msk           (0x1UL << GPIO_OTYPER_OT14_Pos)          /*!< 0x00004000 */
+#define GPIO_OTYPER_OT14               GPIO_OTYPER_OT14_Msk
+#define GPIO_OTYPER_OT15_Pos           (15U)
+#define GPIO_OTYPER_OT15_Msk           (0x1UL << GPIO_OTYPER_OT15_Pos)          /*!< 0x00008000 */
+#define GPIO_OTYPER_OT15               GPIO_OTYPER_OT15_Msk
+
+/******************  Bits definition for GPIO_OSPEEDR register  ***************/
+#define GPIO_OSPEEDR_OSPEED0_Pos       (0U)
+#define GPIO_OSPEEDR_OSPEED0_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000003 */
+#define GPIO_OSPEEDR_OSPEED0           GPIO_OSPEEDR_OSPEED0_Msk
+#define GPIO_OSPEEDR_OSPEED0_0         (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000001 */
+#define GPIO_OSPEEDR_OSPEED0_1         (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000002 */
+#define GPIO_OSPEEDR_OSPEED1_Pos       (2U)
+#define GPIO_OSPEEDR_OSPEED1_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x0000000C */
+#define GPIO_OSPEEDR_OSPEED1           GPIO_OSPEEDR_OSPEED1_Msk
+#define GPIO_OSPEEDR_OSPEED1_0         (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000004 */
+#define GPIO_OSPEEDR_OSPEED1_1         (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000008 */
+#define GPIO_OSPEEDR_OSPEED2_Pos       (4U)
+#define GPIO_OSPEEDR_OSPEED2_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000030 */
+#define GPIO_OSPEEDR_OSPEED2           GPIO_OSPEEDR_OSPEED2_Msk
+#define GPIO_OSPEEDR_OSPEED2_0         (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000010 */
+#define GPIO_OSPEEDR_OSPEED2_1         (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000020 */
+#define GPIO_OSPEEDR_OSPEED3_Pos       (6U)
+#define GPIO_OSPEEDR_OSPEED3_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x000000C0 */
+#define GPIO_OSPEEDR_OSPEED3           GPIO_OSPEEDR_OSPEED3_Msk
+#define GPIO_OSPEEDR_OSPEED3_0         (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000040 */
+#define GPIO_OSPEEDR_OSPEED3_1         (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000080 */
+#define GPIO_OSPEEDR_OSPEED4_Pos       (8U)
+#define GPIO_OSPEEDR_OSPEED4_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000300 */
+#define GPIO_OSPEEDR_OSPEED4           GPIO_OSPEEDR_OSPEED4_Msk
+#define GPIO_OSPEEDR_OSPEED4_0         (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000100 */
+#define GPIO_OSPEEDR_OSPEED4_1         (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000200 */
+#define GPIO_OSPEEDR_OSPEED5_Pos       (10U)
+#define GPIO_OSPEEDR_OSPEED5_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000C00 */
+#define GPIO_OSPEEDR_OSPEED5           GPIO_OSPEEDR_OSPEED5_Msk
+#define GPIO_OSPEEDR_OSPEED5_0         (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000400 */
+#define GPIO_OSPEEDR_OSPEED5_1         (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000800 */
+#define GPIO_OSPEEDR_OSPEED6_Pos       (12U)
+#define GPIO_OSPEEDR_OSPEED6_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00003000 */
+#define GPIO_OSPEEDR_OSPEED6           GPIO_OSPEEDR_OSPEED6_Msk
+#define GPIO_OSPEEDR_OSPEED6_0         (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00001000 */
+#define GPIO_OSPEEDR_OSPEED6_1         (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00002000 */
+#define GPIO_OSPEEDR_OSPEED7_Pos       (14U)
+#define GPIO_OSPEEDR_OSPEED7_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x0000C000 */
+#define GPIO_OSPEEDR_OSPEED7           GPIO_OSPEEDR_OSPEED7_Msk
+#define GPIO_OSPEEDR_OSPEED7_0         (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00004000 */
+#define GPIO_OSPEEDR_OSPEED7_1         (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00008000 */
+#define GPIO_OSPEEDR_OSPEED8_Pos       (16U)
+#define GPIO_OSPEEDR_OSPEED8_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00030000 */
+#define GPIO_OSPEEDR_OSPEED8           GPIO_OSPEEDR_OSPEED8_Msk
+#define GPIO_OSPEEDR_OSPEED8_0         (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00010000 */
+#define GPIO_OSPEEDR_OSPEED8_1         (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00020000 */
+#define GPIO_OSPEEDR_OSPEED9_Pos       (18U)
+#define GPIO_OSPEEDR_OSPEED9_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x000C0000 */
+#define GPIO_OSPEEDR_OSPEED9           GPIO_OSPEEDR_OSPEED9_Msk
+#define GPIO_OSPEEDR_OSPEED9_0         (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00040000 */
+#define GPIO_OSPEEDR_OSPEED9_1         (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00080000 */
+#define GPIO_OSPEEDR_OSPEED10_Pos      (20U)
+#define GPIO_OSPEEDR_OSPEED10_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00300000 */
+#define GPIO_OSPEEDR_OSPEED10          GPIO_OSPEEDR_OSPEED10_Msk
+#define GPIO_OSPEEDR_OSPEED10_0        (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00100000 */
+#define GPIO_OSPEEDR_OSPEED10_1        (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00200000 */
+#define GPIO_OSPEEDR_OSPEED11_Pos      (22U)
+#define GPIO_OSPEEDR_OSPEED11_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00C00000 */
+#define GPIO_OSPEEDR_OSPEED11          GPIO_OSPEEDR_OSPEED11_Msk
+#define GPIO_OSPEEDR_OSPEED11_0        (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00400000 */
+#define GPIO_OSPEEDR_OSPEED11_1        (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00800000 */
+#define GPIO_OSPEEDR_OSPEED12_Pos      (24U)
+#define GPIO_OSPEEDR_OSPEED12_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x03000000 */
+#define GPIO_OSPEEDR_OSPEED12          GPIO_OSPEEDR_OSPEED12_Msk
+#define GPIO_OSPEEDR_OSPEED12_0        (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x01000000 */
+#define GPIO_OSPEEDR_OSPEED12_1        (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x02000000 */
+#define GPIO_OSPEEDR_OSPEED13_Pos      (26U)
+#define GPIO_OSPEEDR_OSPEED13_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x0C000000 */
+#define GPIO_OSPEEDR_OSPEED13          GPIO_OSPEEDR_OSPEED13_Msk
+#define GPIO_OSPEEDR_OSPEED13_0        (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x04000000 */
+#define GPIO_OSPEEDR_OSPEED13_1        (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x08000000 */
+#define GPIO_OSPEEDR_OSPEED14_Pos      (28U)
+#define GPIO_OSPEEDR_OSPEED14_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x30000000 */
+#define GPIO_OSPEEDR_OSPEED14          GPIO_OSPEEDR_OSPEED14_Msk
+#define GPIO_OSPEEDR_OSPEED14_0        (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x10000000 */
+#define GPIO_OSPEEDR_OSPEED14_1        (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x20000000 */
+#define GPIO_OSPEEDR_OSPEED15_Pos      (30U)
+#define GPIO_OSPEEDR_OSPEED15_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0xC0000000 */
+#define GPIO_OSPEEDR_OSPEED15          GPIO_OSPEEDR_OSPEED15_Msk
+#define GPIO_OSPEEDR_OSPEED15_0        (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x40000000 */
+#define GPIO_OSPEEDR_OSPEED15_1        (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_PUPDR register  *****************/
+#define GPIO_PUPDR_PUPD0_Pos           (0U)
+#define GPIO_PUPDR_PUPD0_Msk           (0x3UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000003 */
+#define GPIO_PUPDR_PUPD0               GPIO_PUPDR_PUPD0_Msk
+#define GPIO_PUPDR_PUPD0_0             (0x1UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000001 */
+#define GPIO_PUPDR_PUPD0_1             (0x2UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000002 */
+#define GPIO_PUPDR_PUPD1_Pos           (2U)
+#define GPIO_PUPDR_PUPD1_Msk           (0x3UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x0000000C */
+#define GPIO_PUPDR_PUPD1               GPIO_PUPDR_PUPD1_Msk
+#define GPIO_PUPDR_PUPD1_0             (0x1UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000004 */
+#define GPIO_PUPDR_PUPD1_1             (0x2UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000008 */
+#define GPIO_PUPDR_PUPD2_Pos           (4U)
+#define GPIO_PUPDR_PUPD2_Msk           (0x3UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000030 */
+#define GPIO_PUPDR_PUPD2               GPIO_PUPDR_PUPD2_Msk
+#define GPIO_PUPDR_PUPD2_0             (0x1UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000010 */
+#define GPIO_PUPDR_PUPD2_1             (0x2UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000020 */
+#define GPIO_PUPDR_PUPD3_Pos           (6U)
+#define GPIO_PUPDR_PUPD3_Msk           (0x3UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x000000C0 */
+#define GPIO_PUPDR_PUPD3               GPIO_PUPDR_PUPD3_Msk
+#define GPIO_PUPDR_PUPD3_0             (0x1UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000040 */
+#define GPIO_PUPDR_PUPD3_1             (0x2UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000080 */
+#define GPIO_PUPDR_PUPD4_Pos           (8U)
+#define GPIO_PUPDR_PUPD4_Msk           (0x3UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000300 */
+#define GPIO_PUPDR_PUPD4               GPIO_PUPDR_PUPD4_Msk
+#define GPIO_PUPDR_PUPD4_0             (0x1UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000100 */
+#define GPIO_PUPDR_PUPD4_1             (0x2UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000200 */
+#define GPIO_PUPDR_PUPD5_Pos           (10U)
+#define GPIO_PUPDR_PUPD5_Msk           (0x3UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000C00 */
+#define GPIO_PUPDR_PUPD5               GPIO_PUPDR_PUPD5_Msk
+#define GPIO_PUPDR_PUPD5_0             (0x1UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000400 */
+#define GPIO_PUPDR_PUPD5_1             (0x2UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000800 */
+#define GPIO_PUPDR_PUPD6_Pos           (12U)
+#define GPIO_PUPDR_PUPD6_Msk           (0x3UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00003000 */
+#define GPIO_PUPDR_PUPD6               GPIO_PUPDR_PUPD6_Msk
+#define GPIO_PUPDR_PUPD6_0             (0x1UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00001000 */
+#define GPIO_PUPDR_PUPD6_1             (0x2UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00002000 */
+#define GPIO_PUPDR_PUPD7_Pos           (14U)
+#define GPIO_PUPDR_PUPD7_Msk           (0x3UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x0000C000 */
+#define GPIO_PUPDR_PUPD7               GPIO_PUPDR_PUPD7_Msk
+#define GPIO_PUPDR_PUPD7_0             (0x1UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00004000 */
+#define GPIO_PUPDR_PUPD7_1             (0x2UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00008000 */
+#define GPIO_PUPDR_PUPD8_Pos           (16U)
+#define GPIO_PUPDR_PUPD8_Msk           (0x3UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00030000 */
+#define GPIO_PUPDR_PUPD8               GPIO_PUPDR_PUPD8_Msk
+#define GPIO_PUPDR_PUPD8_0             (0x1UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00010000 */
+#define GPIO_PUPDR_PUPD8_1             (0x2UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00020000 */
+#define GPIO_PUPDR_PUPD9_Pos           (18U)
+#define GPIO_PUPDR_PUPD9_Msk           (0x3UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x000C0000 */
+#define GPIO_PUPDR_PUPD9               GPIO_PUPDR_PUPD9_Msk
+#define GPIO_PUPDR_PUPD9_0             (0x1UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00040000 */
+#define GPIO_PUPDR_PUPD9_1             (0x2UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00080000 */
+#define GPIO_PUPDR_PUPD10_Pos          (20U)
+#define GPIO_PUPDR_PUPD10_Msk          (0x3UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00300000 */
+#define GPIO_PUPDR_PUPD10              GPIO_PUPDR_PUPD10_Msk
+#define GPIO_PUPDR_PUPD10_0            (0x1UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00100000 */
+#define GPIO_PUPDR_PUPD10_1            (0x2UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00200000 */
+#define GPIO_PUPDR_PUPD11_Pos          (22U)
+#define GPIO_PUPDR_PUPD11_Msk          (0x3UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00C00000 */
+#define GPIO_PUPDR_PUPD11              GPIO_PUPDR_PUPD11_Msk
+#define GPIO_PUPDR_PUPD11_0            (0x1UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00400000 */
+#define GPIO_PUPDR_PUPD11_1            (0x2UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00800000 */
+#define GPIO_PUPDR_PUPD12_Pos          (24U)
+#define GPIO_PUPDR_PUPD12_Msk          (0x3UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x03000000 */
+#define GPIO_PUPDR_PUPD12              GPIO_PUPDR_PUPD12_Msk
+#define GPIO_PUPDR_PUPD12_0            (0x1UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x01000000 */
+#define GPIO_PUPDR_PUPD12_1            (0x2UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x02000000 */
+#define GPIO_PUPDR_PUPD13_Pos          (26U)
+#define GPIO_PUPDR_PUPD13_Msk          (0x3UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x0C000000 */
+#define GPIO_PUPDR_PUPD13              GPIO_PUPDR_PUPD13_Msk
+#define GPIO_PUPDR_PUPD13_0            (0x1UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x04000000 */
+#define GPIO_PUPDR_PUPD13_1            (0x2UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x08000000 */
+#define GPIO_PUPDR_PUPD14_Pos          (28U)
+#define GPIO_PUPDR_PUPD14_Msk          (0x3UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x30000000 */
+#define GPIO_PUPDR_PUPD14              GPIO_PUPDR_PUPD14_Msk
+#define GPIO_PUPDR_PUPD14_0            (0x1UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x10000000 */
+#define GPIO_PUPDR_PUPD14_1            (0x2UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x20000000 */
+#define GPIO_PUPDR_PUPD15_Pos          (30U)
+#define GPIO_PUPDR_PUPD15_Msk          (0x3UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0xC0000000 */
+#define GPIO_PUPDR_PUPD15              GPIO_PUPDR_PUPD15_Msk
+#define GPIO_PUPDR_PUPD15_0            (0x1UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x40000000 */
+#define GPIO_PUPDR_PUPD15_1            (0x2UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_IDR register  *******************/
+#define GPIO_IDR_ID0_Pos               (0U)
+#define GPIO_IDR_ID0_Msk               (0x1UL << GPIO_IDR_ID0_Pos)              /*!< 0x00000001 */
+#define GPIO_IDR_ID0                   GPIO_IDR_ID0_Msk
+#define GPIO_IDR_ID1_Pos               (1U)
+#define GPIO_IDR_ID1_Msk               (0x1UL << GPIO_IDR_ID1_Pos)              /*!< 0x00000002 */
+#define GPIO_IDR_ID1                   GPIO_IDR_ID1_Msk
+#define GPIO_IDR_ID2_Pos               (2U)
+#define GPIO_IDR_ID2_Msk               (0x1UL << GPIO_IDR_ID2_Pos)              /*!< 0x00000004 */
+#define GPIO_IDR_ID2                   GPIO_IDR_ID2_Msk
+#define GPIO_IDR_ID3_Pos               (3U)
+#define GPIO_IDR_ID3_Msk               (0x1UL << GPIO_IDR_ID3_Pos)              /*!< 0x00000008 */
+#define GPIO_IDR_ID3                   GPIO_IDR_ID3_Msk
+#define GPIO_IDR_ID4_Pos               (4U)
+#define GPIO_IDR_ID4_Msk               (0x1UL << GPIO_IDR_ID4_Pos)              /*!< 0x00000010 */
+#define GPIO_IDR_ID4                   GPIO_IDR_ID4_Msk
+#define GPIO_IDR_ID5_Pos               (5U)
+#define GPIO_IDR_ID5_Msk               (0x1UL << GPIO_IDR_ID5_Pos)              /*!< 0x00000020 */
+#define GPIO_IDR_ID5                   GPIO_IDR_ID5_Msk
+#define GPIO_IDR_ID6_Pos               (6U)
+#define GPIO_IDR_ID6_Msk               (0x1UL << GPIO_IDR_ID6_Pos)              /*!< 0x00000040 */
+#define GPIO_IDR_ID6                   GPIO_IDR_ID6_Msk
+#define GPIO_IDR_ID7_Pos               (7U)
+#define GPIO_IDR_ID7_Msk               (0x1UL << GPIO_IDR_ID7_Pos)              /*!< 0x00000080 */
+#define GPIO_IDR_ID7                   GPIO_IDR_ID7_Msk
+#define GPIO_IDR_ID8_Pos               (8U)
+#define GPIO_IDR_ID8_Msk               (0x1UL << GPIO_IDR_ID8_Pos)              /*!< 0x00000100 */
+#define GPIO_IDR_ID8                   GPIO_IDR_ID8_Msk
+#define GPIO_IDR_ID9_Pos               (9U)
+#define GPIO_IDR_ID9_Msk               (0x1UL << GPIO_IDR_ID9_Pos)              /*!< 0x00000200 */
+#define GPIO_IDR_ID9                   GPIO_IDR_ID9_Msk
+#define GPIO_IDR_ID10_Pos              (10U)
+#define GPIO_IDR_ID10_Msk              (0x1UL << GPIO_IDR_ID10_Pos)             /*!< 0x00000400 */
+#define GPIO_IDR_ID10                  GPIO_IDR_ID10_Msk
+#define GPIO_IDR_ID11_Pos              (11U)
+#define GPIO_IDR_ID11_Msk              (0x1UL << GPIO_IDR_ID11_Pos)             /*!< 0x00000800 */
+#define GPIO_IDR_ID11                  GPIO_IDR_ID11_Msk
+#define GPIO_IDR_ID12_Pos              (12U)
+#define GPIO_IDR_ID12_Msk              (0x1UL << GPIO_IDR_ID12_Pos)             /*!< 0x00001000 */
+#define GPIO_IDR_ID12                  GPIO_IDR_ID12_Msk
+#define GPIO_IDR_ID13_Pos              (13U)
+#define GPIO_IDR_ID13_Msk              (0x1UL << GPIO_IDR_ID13_Pos)             /*!< 0x00002000 */
+#define GPIO_IDR_ID13                  GPIO_IDR_ID13_Msk
+#define GPIO_IDR_ID14_Pos              (14U)
+#define GPIO_IDR_ID14_Msk              (0x1UL << GPIO_IDR_ID14_Pos)             /*!< 0x00004000 */
+#define GPIO_IDR_ID14                  GPIO_IDR_ID14_Msk
+#define GPIO_IDR_ID15_Pos              (15U)
+#define GPIO_IDR_ID15_Msk              (0x1UL << GPIO_IDR_ID15_Pos)             /*!< 0x00008000 */
+#define GPIO_IDR_ID15                  GPIO_IDR_ID15_Msk
+
+/******************  Bits definition for GPIO_ODR register  *******************/
+#define GPIO_ODR_OD0_Pos               (0U)
+#define GPIO_ODR_OD0_Msk               (0x1UL << GPIO_ODR_OD0_Pos)              /*!< 0x00000001 */
+#define GPIO_ODR_OD0                   GPIO_ODR_OD0_Msk
+#define GPIO_ODR_OD1_Pos               (1U)
+#define GPIO_ODR_OD1_Msk               (0x1UL << GPIO_ODR_OD1_Pos)              /*!< 0x00000002 */
+#define GPIO_ODR_OD1                   GPIO_ODR_OD1_Msk
+#define GPIO_ODR_OD2_Pos               (2U)
+#define GPIO_ODR_OD2_Msk               (0x1UL << GPIO_ODR_OD2_Pos)              /*!< 0x00000004 */
+#define GPIO_ODR_OD2                   GPIO_ODR_OD2_Msk
+#define GPIO_ODR_OD3_Pos               (3U)
+#define GPIO_ODR_OD3_Msk               (0x1UL << GPIO_ODR_OD3_Pos)              /*!< 0x00000008 */
+#define GPIO_ODR_OD3                   GPIO_ODR_OD3_Msk
+#define GPIO_ODR_OD4_Pos               (4U)
+#define GPIO_ODR_OD4_Msk               (0x1UL << GPIO_ODR_OD4_Pos)              /*!< 0x00000010 */
+#define GPIO_ODR_OD4                   GPIO_ODR_OD4_Msk
+#define GPIO_ODR_OD5_Pos               (5U)
+#define GPIO_ODR_OD5_Msk               (0x1UL << GPIO_ODR_OD5_Pos)              /*!< 0x00000020 */
+#define GPIO_ODR_OD5                   GPIO_ODR_OD5_Msk
+#define GPIO_ODR_OD6_Pos               (6U)
+#define GPIO_ODR_OD6_Msk               (0x1UL << GPIO_ODR_OD6_Pos)              /*!< 0x00000040 */
+#define GPIO_ODR_OD6                   GPIO_ODR_OD6_Msk
+#define GPIO_ODR_OD7_Pos               (7U)
+#define GPIO_ODR_OD7_Msk               (0x1UL << GPIO_ODR_OD7_Pos)              /*!< 0x00000080 */
+#define GPIO_ODR_OD7                   GPIO_ODR_OD7_Msk
+#define GPIO_ODR_OD8_Pos               (8U)
+#define GPIO_ODR_OD8_Msk               (0x1UL << GPIO_ODR_OD8_Pos)              /*!< 0x00000100 */
+#define GPIO_ODR_OD8                   GPIO_ODR_OD8_Msk
+#define GPIO_ODR_OD9_Pos               (9U)
+#define GPIO_ODR_OD9_Msk               (0x1UL << GPIO_ODR_OD9_Pos)              /*!< 0x00000200 */
+#define GPIO_ODR_OD9                   GPIO_ODR_OD9_Msk
+#define GPIO_ODR_OD10_Pos              (10U)
+#define GPIO_ODR_OD10_Msk              (0x1UL << GPIO_ODR_OD10_Pos)             /*!< 0x00000400 */
+#define GPIO_ODR_OD10                  GPIO_ODR_OD10_Msk
+#define GPIO_ODR_OD11_Pos              (11U)
+#define GPIO_ODR_OD11_Msk              (0x1UL << GPIO_ODR_OD11_Pos)             /*!< 0x00000800 */
+#define GPIO_ODR_OD11                  GPIO_ODR_OD11_Msk
+#define GPIO_ODR_OD12_Pos              (12U)
+#define GPIO_ODR_OD12_Msk              (0x1UL << GPIO_ODR_OD12_Pos)             /*!< 0x00001000 */
+#define GPIO_ODR_OD12                  GPIO_ODR_OD12_Msk
+#define GPIO_ODR_OD13_Pos              (13U)
+#define GPIO_ODR_OD13_Msk              (0x1UL << GPIO_ODR_OD13_Pos)             /*!< 0x00002000 */
+#define GPIO_ODR_OD13                  GPIO_ODR_OD13_Msk
+#define GPIO_ODR_OD14_Pos              (14U)
+#define GPIO_ODR_OD14_Msk              (0x1UL << GPIO_ODR_OD14_Pos)             /*!< 0x00004000 */
+#define GPIO_ODR_OD14                  GPIO_ODR_OD14_Msk
+#define GPIO_ODR_OD15_Pos              (15U)
+#define GPIO_ODR_OD15_Msk              (0x1UL << GPIO_ODR_OD15_Pos)             /*!< 0x00008000 */
+#define GPIO_ODR_OD15                  GPIO_ODR_OD15_Msk
+
+/******************  Bits definition for GPIO_BSRR register  ******************/
+#define GPIO_BSRR_BS0_Pos              (0U)
+#define GPIO_BSRR_BS0_Msk              (0x1UL << GPIO_BSRR_BS0_Pos)             /*!< 0x00000001 */
+#define GPIO_BSRR_BS0                  GPIO_BSRR_BS0_Msk
+#define GPIO_BSRR_BS1_Pos              (1U)
+#define GPIO_BSRR_BS1_Msk              (0x1UL << GPIO_BSRR_BS1_Pos)             /*!< 0x00000002 */
+#define GPIO_BSRR_BS1                  GPIO_BSRR_BS1_Msk
+#define GPIO_BSRR_BS2_Pos              (2U)
+#define GPIO_BSRR_BS2_Msk              (0x1UL << GPIO_BSRR_BS2_Pos)             /*!< 0x00000004 */
+#define GPIO_BSRR_BS2                  GPIO_BSRR_BS2_Msk
+#define GPIO_BSRR_BS3_Pos              (3U)
+#define GPIO_BSRR_BS3_Msk              (0x1UL << GPIO_BSRR_BS3_Pos)             /*!< 0x00000008 */
+#define GPIO_BSRR_BS3                  GPIO_BSRR_BS3_Msk
+#define GPIO_BSRR_BS4_Pos              (4U)
+#define GPIO_BSRR_BS4_Msk              (0x1UL << GPIO_BSRR_BS4_Pos)             /*!< 0x00000010 */
+#define GPIO_BSRR_BS4                  GPIO_BSRR_BS4_Msk
+#define GPIO_BSRR_BS5_Pos              (5U)
+#define GPIO_BSRR_BS5_Msk              (0x1UL << GPIO_BSRR_BS5_Pos)             /*!< 0x00000020 */
+#define GPIO_BSRR_BS5                  GPIO_BSRR_BS5_Msk
+#define GPIO_BSRR_BS6_Pos              (6U)
+#define GPIO_BSRR_BS6_Msk              (0x1UL << GPIO_BSRR_BS6_Pos)             /*!< 0x00000040 */
+#define GPIO_BSRR_BS6                  GPIO_BSRR_BS6_Msk
+#define GPIO_BSRR_BS7_Pos              (7U)
+#define GPIO_BSRR_BS7_Msk              (0x1UL << GPIO_BSRR_BS7_Pos)             /*!< 0x00000080 */
+#define GPIO_BSRR_BS7                  GPIO_BSRR_BS7_Msk
+#define GPIO_BSRR_BS8_Pos              (8U)
+#define GPIO_BSRR_BS8_Msk              (0x1UL << GPIO_BSRR_BS8_Pos)             /*!< 0x00000100 */
+#define GPIO_BSRR_BS8                  GPIO_BSRR_BS8_Msk
+#define GPIO_BSRR_BS9_Pos              (9U)
+#define GPIO_BSRR_BS9_Msk              (0x1UL << GPIO_BSRR_BS9_Pos)             /*!< 0x00000200 */
+#define GPIO_BSRR_BS9                  GPIO_BSRR_BS9_Msk
+#define GPIO_BSRR_BS10_Pos             (10U)
+#define GPIO_BSRR_BS10_Msk             (0x1UL << GPIO_BSRR_BS10_Pos)            /*!< 0x00000400 */
+#define GPIO_BSRR_BS10                 GPIO_BSRR_BS10_Msk
+#define GPIO_BSRR_BS11_Pos             (11U)
+#define GPIO_BSRR_BS11_Msk             (0x1UL << GPIO_BSRR_BS11_Pos)            /*!< 0x00000800 */
+#define GPIO_BSRR_BS11                 GPIO_BSRR_BS11_Msk
+#define GPIO_BSRR_BS12_Pos             (12U)
+#define GPIO_BSRR_BS12_Msk             (0x1UL << GPIO_BSRR_BS12_Pos)            /*!< 0x00001000 */
+#define GPIO_BSRR_BS12                 GPIO_BSRR_BS12_Msk
+#define GPIO_BSRR_BS13_Pos             (13U)
+#define GPIO_BSRR_BS13_Msk             (0x1UL << GPIO_BSRR_BS13_Pos)            /*!< 0x00002000 */
+#define GPIO_BSRR_BS13                 GPIO_BSRR_BS13_Msk
+#define GPIO_BSRR_BS14_Pos             (14U)
+#define GPIO_BSRR_BS14_Msk             (0x1UL << GPIO_BSRR_BS14_Pos)            /*!< 0x00004000 */
+#define GPIO_BSRR_BS14                 GPIO_BSRR_BS14_Msk
+#define GPIO_BSRR_BS15_Pos             (15U)
+#define GPIO_BSRR_BS15_Msk             (0x1UL << GPIO_BSRR_BS15_Pos)            /*!< 0x00008000 */
+#define GPIO_BSRR_BS15                 GPIO_BSRR_BS15_Msk
+#define GPIO_BSRR_BR0_Pos              (16U)
+#define GPIO_BSRR_BR0_Msk              (0x1UL << GPIO_BSRR_BR0_Pos)             /*!< 0x00010000 */
+#define GPIO_BSRR_BR0                  GPIO_BSRR_BR0_Msk
+#define GPIO_BSRR_BR1_Pos              (17U)
+#define GPIO_BSRR_BR1_Msk              (0x1UL << GPIO_BSRR_BR1_Pos)             /*!< 0x00020000 */
+#define GPIO_BSRR_BR1                  GPIO_BSRR_BR1_Msk
+#define GPIO_BSRR_BR2_Pos              (18U)
+#define GPIO_BSRR_BR2_Msk              (0x1UL << GPIO_BSRR_BR2_Pos)             /*!< 0x00040000 */
+#define GPIO_BSRR_BR2                  GPIO_BSRR_BR2_Msk
+#define GPIO_BSRR_BR3_Pos              (19U)
+#define GPIO_BSRR_BR3_Msk              (0x1UL << GPIO_BSRR_BR3_Pos)             /*!< 0x00080000 */
+#define GPIO_BSRR_BR3                  GPIO_BSRR_BR3_Msk
+#define GPIO_BSRR_BR4_Pos              (20U)
+#define GPIO_BSRR_BR4_Msk              (0x1UL << GPIO_BSRR_BR4_Pos)             /*!< 0x00100000 */
+#define GPIO_BSRR_BR4                  GPIO_BSRR_BR4_Msk
+#define GPIO_BSRR_BR5_Pos              (21U)
+#define GPIO_BSRR_BR5_Msk              (0x1UL << GPIO_BSRR_BR5_Pos)             /*!< 0x00200000 */
+#define GPIO_BSRR_BR5                  GPIO_BSRR_BR5_Msk
+#define GPIO_BSRR_BR6_Pos              (22U)
+#define GPIO_BSRR_BR6_Msk              (0x1UL << GPIO_BSRR_BR6_Pos)             /*!< 0x00400000 */
+#define GPIO_BSRR_BR6                  GPIO_BSRR_BR6_Msk
+#define GPIO_BSRR_BR7_Pos              (23U)
+#define GPIO_BSRR_BR7_Msk              (0x1UL << GPIO_BSRR_BR7_Pos)             /*!< 0x00800000 */
+#define GPIO_BSRR_BR7                  GPIO_BSRR_BR7_Msk
+#define GPIO_BSRR_BR8_Pos              (24U)
+#define GPIO_BSRR_BR8_Msk              (0x1UL << GPIO_BSRR_BR8_Pos)             /*!< 0x01000000 */
+#define GPIO_BSRR_BR8                  GPIO_BSRR_BR8_Msk
+#define GPIO_BSRR_BR9_Pos              (25U)
+#define GPIO_BSRR_BR9_Msk              (0x1UL << GPIO_BSRR_BR9_Pos)             /*!< 0x02000000 */
+#define GPIO_BSRR_BR9                  GPIO_BSRR_BR9_Msk
+#define GPIO_BSRR_BR10_Pos             (26U)
+#define GPIO_BSRR_BR10_Msk             (0x1UL << GPIO_BSRR_BR10_Pos)            /*!< 0x04000000 */
+#define GPIO_BSRR_BR10                 GPIO_BSRR_BR10_Msk
+#define GPIO_BSRR_BR11_Pos             (27U)
+#define GPIO_BSRR_BR11_Msk             (0x1UL << GPIO_BSRR_BR11_Pos)            /*!< 0x08000000 */
+#define GPIO_BSRR_BR11                 GPIO_BSRR_BR11_Msk
+#define GPIO_BSRR_BR12_Pos             (28U)
+#define GPIO_BSRR_BR12_Msk             (0x1UL << GPIO_BSRR_BR12_Pos)            /*!< 0x10000000 */
+#define GPIO_BSRR_BR12                 GPIO_BSRR_BR12_Msk
+#define GPIO_BSRR_BR13_Pos             (29U)
+#define GPIO_BSRR_BR13_Msk             (0x1UL << GPIO_BSRR_BR13_Pos)            /*!< 0x20000000 */
+#define GPIO_BSRR_BR13                 GPIO_BSRR_BR13_Msk
+#define GPIO_BSRR_BR14_Pos             (30U)
+#define GPIO_BSRR_BR14_Msk             (0x1UL << GPIO_BSRR_BR14_Pos)            /*!< 0x40000000 */
+#define GPIO_BSRR_BR14                 GPIO_BSRR_BR14_Msk
+#define GPIO_BSRR_BR15_Pos             (31U)
+#define GPIO_BSRR_BR15_Msk             (0x1UL << GPIO_BSRR_BR15_Pos)            /*!< 0x80000000 */
+#define GPIO_BSRR_BR15                 GPIO_BSRR_BR15_Msk
+
+/****************** Bit definition for GPIO_LCKR register *********************/
+#define GPIO_LCKR_LCK0_Pos             (0U)
+#define GPIO_LCKR_LCK0_Msk             (0x1UL << GPIO_LCKR_LCK0_Pos)            /*!< 0x00000001 */
+#define GPIO_LCKR_LCK0                 GPIO_LCKR_LCK0_Msk
+#define GPIO_LCKR_LCK1_Pos             (1U)
+#define GPIO_LCKR_LCK1_Msk             (0x1UL << GPIO_LCKR_LCK1_Pos)            /*!< 0x00000002 */
+#define GPIO_LCKR_LCK1                 GPIO_LCKR_LCK1_Msk
+#define GPIO_LCKR_LCK2_Pos             (2U)
+#define GPIO_LCKR_LCK2_Msk             (0x1UL << GPIO_LCKR_LCK2_Pos)            /*!< 0x00000004 */
+#define GPIO_LCKR_LCK2                 GPIO_LCKR_LCK2_Msk
+#define GPIO_LCKR_LCK3_Pos             (3U)
+#define GPIO_LCKR_LCK3_Msk             (0x1UL << GPIO_LCKR_LCK3_Pos)            /*!< 0x00000008 */
+#define GPIO_LCKR_LCK3                 GPIO_LCKR_LCK3_Msk
+#define GPIO_LCKR_LCK4_Pos             (4U)
+#define GPIO_LCKR_LCK4_Msk             (0x1UL << GPIO_LCKR_LCK4_Pos)            /*!< 0x00000010 */
+#define GPIO_LCKR_LCK4                 GPIO_LCKR_LCK4_Msk
+#define GPIO_LCKR_LCK5_Pos             (5U)
+#define GPIO_LCKR_LCK5_Msk             (0x1UL << GPIO_LCKR_LCK5_Pos)            /*!< 0x00000020 */
+#define GPIO_LCKR_LCK5                 GPIO_LCKR_LCK5_Msk
+#define GPIO_LCKR_LCK6_Pos             (6U)
+#define GPIO_LCKR_LCK6_Msk             (0x1UL << GPIO_LCKR_LCK6_Pos)            /*!< 0x00000040 */
+#define GPIO_LCKR_LCK6                 GPIO_LCKR_LCK6_Msk
+#define GPIO_LCKR_LCK7_Pos             (7U)
+#define GPIO_LCKR_LCK7_Msk             (0x1UL << GPIO_LCKR_LCK7_Pos)            /*!< 0x00000080 */
+#define GPIO_LCKR_LCK7                 GPIO_LCKR_LCK7_Msk
+#define GPIO_LCKR_LCK8_Pos             (8U)
+#define GPIO_LCKR_LCK8_Msk             (0x1UL << GPIO_LCKR_LCK8_Pos)            /*!< 0x00000100 */
+#define GPIO_LCKR_LCK8                 GPIO_LCKR_LCK8_Msk
+#define GPIO_LCKR_LCK9_Pos             (9U)
+#define GPIO_LCKR_LCK9_Msk             (0x1UL << GPIO_LCKR_LCK9_Pos)            /*!< 0x00000200 */
+#define GPIO_LCKR_LCK9                 GPIO_LCKR_LCK9_Msk
+#define GPIO_LCKR_LCK10_Pos            (10U)
+#define GPIO_LCKR_LCK10_Msk            (0x1UL << GPIO_LCKR_LCK10_Pos)           /*!< 0x00000400 */
+#define GPIO_LCKR_LCK10                GPIO_LCKR_LCK10_Msk
+#define GPIO_LCKR_LCK11_Pos            (11U)
+#define GPIO_LCKR_LCK11_Msk            (0x1UL << GPIO_LCKR_LCK11_Pos)           /*!< 0x00000800 */
+#define GPIO_LCKR_LCK11                GPIO_LCKR_LCK11_Msk
+#define GPIO_LCKR_LCK12_Pos            (12U)
+#define GPIO_LCKR_LCK12_Msk            (0x1UL << GPIO_LCKR_LCK12_Pos)           /*!< 0x00001000 */
+#define GPIO_LCKR_LCK12                GPIO_LCKR_LCK12_Msk
+#define GPIO_LCKR_LCK13_Pos            (13U)
+#define GPIO_LCKR_LCK13_Msk            (0x1UL << GPIO_LCKR_LCK13_Pos)           /*!< 0x00002000 */
+#define GPIO_LCKR_LCK13                GPIO_LCKR_LCK13_Msk
+#define GPIO_LCKR_LCK14_Pos            (14U)
+#define GPIO_LCKR_LCK14_Msk            (0x1UL << GPIO_LCKR_LCK14_Pos)           /*!< 0x00004000 */
+#define GPIO_LCKR_LCK14                GPIO_LCKR_LCK14_Msk
+#define GPIO_LCKR_LCK15_Pos            (15U)
+#define GPIO_LCKR_LCK15_Msk            (0x1UL << GPIO_LCKR_LCK15_Pos)           /*!< 0x00008000 */
+#define GPIO_LCKR_LCK15                GPIO_LCKR_LCK15_Msk
+#define GPIO_LCKR_LCKK_Pos             (16U)
+#define GPIO_LCKR_LCKK_Msk             (0x1UL << GPIO_LCKR_LCKK_Pos)            /*!< 0x00010000 */
+#define GPIO_LCKR_LCKK                 GPIO_LCKR_LCKK_Msk
+
+/****************** Bit definition for GPIO_AFRL register *********************/
+#define GPIO_AFRL_AFSEL0_Pos           (0U)
+#define GPIO_AFRL_AFSEL0_Msk           (0xFUL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRL_AFSEL0               GPIO_AFRL_AFSEL0_Msk
+#define GPIO_AFRL_AFSEL0_0             (0x1UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRL_AFSEL0_1             (0x2UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRL_AFSEL0_2             (0x4UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRL_AFSEL0_3             (0x8UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRL_AFSEL1_Pos           (4U)
+#define GPIO_AFRL_AFSEL1_Msk           (0xFUL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRL_AFSEL1               GPIO_AFRL_AFSEL1_Msk
+#define GPIO_AFRL_AFSEL1_0             (0x1UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRL_AFSEL1_1             (0x2UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRL_AFSEL1_2             (0x4UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRL_AFSEL1_3             (0x8UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRL_AFSEL2_Pos           (8U)
+#define GPIO_AFRL_AFSEL2_Msk           (0xFUL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000F00 */
+#define GPIO_AFRL_AFSEL2               GPIO_AFRL_AFSEL2_Msk
+#define GPIO_AFRL_AFSEL2_0             (0x1UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000100 */
+#define GPIO_AFRL_AFSEL2_1             (0x2UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000200 */
+#define GPIO_AFRL_AFSEL2_2             (0x4UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000400 */
+#define GPIO_AFRL_AFSEL2_3             (0x8UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000800 */
+#define GPIO_AFRL_AFSEL3_Pos           (12U)
+#define GPIO_AFRL_AFSEL3_Msk           (0xFUL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x0000F000 */
+#define GPIO_AFRL_AFSEL3               GPIO_AFRL_AFSEL3_Msk
+#define GPIO_AFRL_AFSEL3_0             (0x1UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00001000 */
+#define GPIO_AFRL_AFSEL3_1             (0x2UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00002000 */
+#define GPIO_AFRL_AFSEL3_2             (0x4UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00004000 */
+#define GPIO_AFRL_AFSEL3_3             (0x8UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00008000 */
+#define GPIO_AFRL_AFSEL4_Pos           (16U)
+#define GPIO_AFRL_AFSEL4_Msk           (0xFUL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x000F0000 */
+#define GPIO_AFRL_AFSEL4               GPIO_AFRL_AFSEL4_Msk
+#define GPIO_AFRL_AFSEL4_0             (0x1UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00010000 */
+#define GPIO_AFRL_AFSEL4_1             (0x2UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00020000 */
+#define GPIO_AFRL_AFSEL4_2             (0x4UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00040000 */
+#define GPIO_AFRL_AFSEL4_3             (0x8UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00080000 */
+#define GPIO_AFRL_AFSEL5_Pos           (20U)
+#define GPIO_AFRL_AFSEL5_Msk           (0xFUL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00F00000 */
+#define GPIO_AFRL_AFSEL5               GPIO_AFRL_AFSEL5_Msk
+#define GPIO_AFRL_AFSEL5_0             (0x1UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00100000 */
+#define GPIO_AFRL_AFSEL5_1             (0x2UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00200000 */
+#define GPIO_AFRL_AFSEL5_2             (0x4UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00400000 */
+#define GPIO_AFRL_AFSEL5_3             (0x8UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00800000 */
+#define GPIO_AFRL_AFSEL6_Pos           (24U)
+#define GPIO_AFRL_AFSEL6_Msk           (0xFUL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x0F000000 */
+#define GPIO_AFRL_AFSEL6               GPIO_AFRL_AFSEL6_Msk
+#define GPIO_AFRL_AFSEL6_0             (0x1UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x01000000 */
+#define GPIO_AFRL_AFSEL6_1             (0x2UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x02000000 */
+#define GPIO_AFRL_AFSEL6_2             (0x4UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x04000000 */
+#define GPIO_AFRL_AFSEL6_3             (0x8UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x08000000 */
+#define GPIO_AFRL_AFSEL7_Pos           (28U)
+#define GPIO_AFRL_AFSEL7_Msk           (0xFUL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0xF0000000 */
+#define GPIO_AFRL_AFSEL7               GPIO_AFRL_AFSEL7_Msk
+#define GPIO_AFRL_AFSEL7_0             (0x1UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x10000000 */
+#define GPIO_AFRL_AFSEL7_1             (0x2UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x20000000 */
+#define GPIO_AFRL_AFSEL7_2             (0x4UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x40000000 */
+#define GPIO_AFRL_AFSEL7_3             (0x8UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x80000000 */
+
+/****************** Bit definition for GPIO_AFRH register *********************/
+#define GPIO_AFRH_AFSEL8_Pos           (0U)
+#define GPIO_AFRH_AFSEL8_Msk           (0xFUL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRH_AFSEL8               GPIO_AFRH_AFSEL8_Msk
+#define GPIO_AFRH_AFSEL8_0             (0x1UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRH_AFSEL8_1             (0x2UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRH_AFSEL8_2             (0x4UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRH_AFSEL8_3             (0x8UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRH_AFSEL9_Pos           (4U)
+#define GPIO_AFRH_AFSEL9_Msk           (0xFUL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRH_AFSEL9               GPIO_AFRH_AFSEL9_Msk
+#define GPIO_AFRH_AFSEL9_0             (0x1UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRH_AFSEL9_1             (0x2UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRH_AFSEL9_2             (0x4UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRH_AFSEL9_3             (0x8UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRH_AFSEL10_Pos          (8U)
+#define GPIO_AFRH_AFSEL10_Msk          (0xFUL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000F00 */
+#define GPIO_AFRH_AFSEL10              GPIO_AFRH_AFSEL10_Msk
+#define GPIO_AFRH_AFSEL10_0            (0x1UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000100 */
+#define GPIO_AFRH_AFSEL10_1            (0x2UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000200 */
+#define GPIO_AFRH_AFSEL10_2            (0x4UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000400 */
+#define GPIO_AFRH_AFSEL10_3            (0x8UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000800 */
+#define GPIO_AFRH_AFSEL11_Pos          (12U)
+#define GPIO_AFRH_AFSEL11_Msk          (0xFUL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x0000F000 */
+#define GPIO_AFRH_AFSEL11              GPIO_AFRH_AFSEL11_Msk
+#define GPIO_AFRH_AFSEL11_0            (0x1UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00001000 */
+#define GPIO_AFRH_AFSEL11_1            (0x2UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00002000 */
+#define GPIO_AFRH_AFSEL11_2            (0x4UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00004000 */
+#define GPIO_AFRH_AFSEL11_3            (0x8UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00008000 */
+#define GPIO_AFRH_AFSEL12_Pos          (16U)
+#define GPIO_AFRH_AFSEL12_Msk          (0xFUL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x000F0000 */
+#define GPIO_AFRH_AFSEL12              GPIO_AFRH_AFSEL12_Msk
+#define GPIO_AFRH_AFSEL12_0            (0x1UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00010000 */
+#define GPIO_AFRH_AFSEL12_1            (0x2UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00020000 */
+#define GPIO_AFRH_AFSEL12_2            (0x4UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00040000 */
+#define GPIO_AFRH_AFSEL12_3            (0x8UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00080000 */
+#define GPIO_AFRH_AFSEL13_Pos          (20U)
+#define GPIO_AFRH_AFSEL13_Msk          (0xFUL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00F00000 */
+#define GPIO_AFRH_AFSEL13              GPIO_AFRH_AFSEL13_Msk
+#define GPIO_AFRH_AFSEL13_0            (0x1UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00100000 */
+#define GPIO_AFRH_AFSEL13_1            (0x2UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00200000 */
+#define GPIO_AFRH_AFSEL13_2            (0x4UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00400000 */
+#define GPIO_AFRH_AFSEL13_3            (0x8UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00800000 */
+#define GPIO_AFRH_AFSEL14_Pos          (24U)
+#define GPIO_AFRH_AFSEL14_Msk          (0xFUL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x0F000000 */
+#define GPIO_AFRH_AFSEL14              GPIO_AFRH_AFSEL14_Msk
+#define GPIO_AFRH_AFSEL14_0            (0x1UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x01000000 */
+#define GPIO_AFRH_AFSEL14_1            (0x2UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x02000000 */
+#define GPIO_AFRH_AFSEL14_2            (0x4UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x04000000 */
+#define GPIO_AFRH_AFSEL14_3            (0x8UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x08000000 */
+#define GPIO_AFRH_AFSEL15_Pos          (28U)
+#define GPIO_AFRH_AFSEL15_Msk          (0xFUL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0xF0000000 */
+#define GPIO_AFRH_AFSEL15              GPIO_AFRH_AFSEL15_Msk
+#define GPIO_AFRH_AFSEL15_0            (0x1UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x10000000 */
+#define GPIO_AFRH_AFSEL15_1            (0x2UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x20000000 */
+#define GPIO_AFRH_AFSEL15_2            (0x4UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x40000000 */
+#define GPIO_AFRH_AFSEL15_3            (0x8UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_BRR register  ******************/
+#define GPIO_BRR_BR0_Pos               (0U)
+#define GPIO_BRR_BR0_Msk               (0x1UL << GPIO_BRR_BR0_Pos)              /*!< 0x00000001 */
+#define GPIO_BRR_BR0                   GPIO_BRR_BR0_Msk
+#define GPIO_BRR_BR1_Pos               (1U)
+#define GPIO_BRR_BR1_Msk               (0x1UL << GPIO_BRR_BR1_Pos)              /*!< 0x00000002 */
+#define GPIO_BRR_BR1                   GPIO_BRR_BR1_Msk
+#define GPIO_BRR_BR2_Pos               (2U)
+#define GPIO_BRR_BR2_Msk               (0x1UL << GPIO_BRR_BR2_Pos)              /*!< 0x00000004 */
+#define GPIO_BRR_BR2                   GPIO_BRR_BR2_Msk
+#define GPIO_BRR_BR3_Pos               (3U)
+#define GPIO_BRR_BR3_Msk               (0x1UL << GPIO_BRR_BR3_Pos)              /*!< 0x00000008 */
+#define GPIO_BRR_BR3                   GPIO_BRR_BR3_Msk
+#define GPIO_BRR_BR4_Pos               (4U)
+#define GPIO_BRR_BR4_Msk               (0x1UL << GPIO_BRR_BR4_Pos)              /*!< 0x00000010 */
+#define GPIO_BRR_BR4                   GPIO_BRR_BR4_Msk
+#define GPIO_BRR_BR5_Pos               (5U)
+#define GPIO_BRR_BR5_Msk               (0x1UL << GPIO_BRR_BR5_Pos)              /*!< 0x00000020 */
+#define GPIO_BRR_BR5                   GPIO_BRR_BR5_Msk
+#define GPIO_BRR_BR6_Pos               (6U)
+#define GPIO_BRR_BR6_Msk               (0x1UL << GPIO_BRR_BR6_Pos)              /*!< 0x00000040 */
+#define GPIO_BRR_BR6                   GPIO_BRR_BR6_Msk
+#define GPIO_BRR_BR7_Pos               (7U)
+#define GPIO_BRR_BR7_Msk               (0x1UL << GPIO_BRR_BR7_Pos)              /*!< 0x00000080 */
+#define GPIO_BRR_BR7                   GPIO_BRR_BR7_Msk
+#define GPIO_BRR_BR8_Pos               (8U)
+#define GPIO_BRR_BR8_Msk               (0x1UL << GPIO_BRR_BR8_Pos)              /*!< 0x00000100 */
+#define GPIO_BRR_BR8                   GPIO_BRR_BR8_Msk
+#define GPIO_BRR_BR9_Pos               (9U)
+#define GPIO_BRR_BR9_Msk               (0x1UL << GPIO_BRR_BR9_Pos)              /*!< 0x00000200 */
+#define GPIO_BRR_BR9                   GPIO_BRR_BR9_Msk
+#define GPIO_BRR_BR10_Pos              (10U)
+#define GPIO_BRR_BR10_Msk              (0x1UL << GPIO_BRR_BR10_Pos)             /*!< 0x00000400 */
+#define GPIO_BRR_BR10                  GPIO_BRR_BR10_Msk
+#define GPIO_BRR_BR11_Pos              (11U)
+#define GPIO_BRR_BR11_Msk              (0x1UL << GPIO_BRR_BR11_Pos)             /*!< 0x00000800 */
+#define GPIO_BRR_BR11                  GPIO_BRR_BR11_Msk
+#define GPIO_BRR_BR12_Pos              (12U)
+#define GPIO_BRR_BR12_Msk              (0x1UL << GPIO_BRR_BR12_Pos)             /*!< 0x00001000 */
+#define GPIO_BRR_BR12                  GPIO_BRR_BR12_Msk
+#define GPIO_BRR_BR13_Pos              (13U)
+#define GPIO_BRR_BR13_Msk              (0x1UL << GPIO_BRR_BR13_Pos)             /*!< 0x00002000 */
+#define GPIO_BRR_BR13                  GPIO_BRR_BR13_Msk
+#define GPIO_BRR_BR14_Pos              (14U)
+#define GPIO_BRR_BR14_Msk              (0x1UL << GPIO_BRR_BR14_Pos)             /*!< 0x00004000 */
+#define GPIO_BRR_BR14                  GPIO_BRR_BR14_Msk
+#define GPIO_BRR_BR15_Pos              (15U)
+#define GPIO_BRR_BR15_Msk              (0x1UL << GPIO_BRR_BR15_Pos)             /*!< 0x00008000 */
+#define GPIO_BRR_BR15                  GPIO_BRR_BR15_Msk
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Inter-integrated Circuit Interface (I2C)              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for I2C_CR1 register  *******************/
+#define I2C_CR1_PE_Pos               (0U)
+#define I2C_CR1_PE_Msk               (0x1UL << I2C_CR1_PE_Pos)                 /*!< 0x00000001 */
+#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            /*!< Peripheral enable */
+#define I2C_CR1_TXIE_Pos             (1U)
+#define I2C_CR1_TXIE_Msk             (0x1UL << I2C_CR1_TXIE_Pos)               /*!< 0x00000002 */
+#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          /*!< TX interrupt enable */
+#define I2C_CR1_RXIE_Pos             (2U)
+#define I2C_CR1_RXIE_Msk             (0x1UL << I2C_CR1_RXIE_Pos)               /*!< 0x00000004 */
+#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          /*!< RX interrupt enable */
+#define I2C_CR1_ADDRIE_Pos           (3U)
+#define I2C_CR1_ADDRIE_Msk           (0x1UL << I2C_CR1_ADDRIE_Pos)             /*!< 0x00000008 */
+#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        /*!< Address match interrupt enable */
+#define I2C_CR1_NACKIE_Pos           (4U)
+#define I2C_CR1_NACKIE_Msk           (0x1UL << I2C_CR1_NACKIE_Pos)             /*!< 0x00000010 */
+#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        /*!< NACK received interrupt enable */
+#define I2C_CR1_STOPIE_Pos           (5U)
+#define I2C_CR1_STOPIE_Msk           (0x1UL << I2C_CR1_STOPIE_Pos)             /*!< 0x00000020 */
+#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        /*!< STOP detection interrupt enable */
+#define I2C_CR1_TCIE_Pos             (6U)
+#define I2C_CR1_TCIE_Msk             (0x1UL << I2C_CR1_TCIE_Pos)               /*!< 0x00000040 */
+#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          /*!< Transfer complete interrupt enable */
+#define I2C_CR1_ERRIE_Pos            (7U)
+#define I2C_CR1_ERRIE_Msk            (0x1UL << I2C_CR1_ERRIE_Pos)              /*!< 0x00000080 */
+#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         /*!< Errors interrupt enable */
+#define I2C_CR1_DNF_Pos              (8U)
+#define I2C_CR1_DNF_Msk              (0xFUL << I2C_CR1_DNF_Pos)                /*!< 0x00000F00 */
+#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           /*!< Digital noise filter */
+#define I2C_CR1_ANFOFF_Pos           (12U)
+#define I2C_CR1_ANFOFF_Msk           (0x1UL << I2C_CR1_ANFOFF_Pos)             /*!< 0x00001000 */
+#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        /*!< Analog noise filter OFF */
+#define I2C_CR1_SWRST_Pos            (13U)
+#define I2C_CR1_SWRST_Msk            (0x1UL << I2C_CR1_SWRST_Pos)              /*!< 0x00002000 */
+#define I2C_CR1_SWRST                I2C_CR1_SWRST_Msk                         /*!< Software reset */
+#define I2C_CR1_TXDMAEN_Pos          (14U)
+#define I2C_CR1_TXDMAEN_Msk          (0x1UL << I2C_CR1_TXDMAEN_Pos)            /*!< 0x00004000 */
+#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       /*!< DMA transmission requests enable */
+#define I2C_CR1_RXDMAEN_Pos          (15U)
+#define I2C_CR1_RXDMAEN_Msk          (0x1UL << I2C_CR1_RXDMAEN_Pos)            /*!< 0x00008000 */
+#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       /*!< DMA reception requests enable */
+#define I2C_CR1_SBC_Pos              (16U)
+#define I2C_CR1_SBC_Msk              (0x1UL << I2C_CR1_SBC_Pos)                /*!< 0x00010000 */
+#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           /*!< Slave byte control */
+#define I2C_CR1_NOSTRETCH_Pos        (17U)
+#define I2C_CR1_NOSTRETCH_Msk        (0x1UL << I2C_CR1_NOSTRETCH_Pos)          /*!< 0x00020000 */
+#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     /*!< Clock stretching disable */
+#define I2C_CR1_WUPEN_Pos            (18U)
+#define I2C_CR1_WUPEN_Msk            (0x1UL << I2C_CR1_WUPEN_Pos)              /*!< 0x00040000 */
+#define I2C_CR1_WUPEN                I2C_CR1_WUPEN_Msk                         /*!< Wakeup from STOP enable */
+#define I2C_CR1_GCEN_Pos             (19U)
+#define I2C_CR1_GCEN_Msk             (0x1UL << I2C_CR1_GCEN_Pos)               /*!< 0x00080000 */
+#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          /*!< General call enable */
+#define I2C_CR1_SMBHEN_Pos           (20U)
+#define I2C_CR1_SMBHEN_Msk           (0x1UL << I2C_CR1_SMBHEN_Pos)             /*!< 0x00100000 */
+#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        /*!< SMBus host address enable */
+#define I2C_CR1_SMBDEN_Pos           (21U)
+#define I2C_CR1_SMBDEN_Msk           (0x1UL << I2C_CR1_SMBDEN_Pos)             /*!< 0x00200000 */
+#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        /*!< SMBus device default address enable */
+#define I2C_CR1_ALERTEN_Pos          (22U)
+#define I2C_CR1_ALERTEN_Msk          (0x1UL << I2C_CR1_ALERTEN_Pos)            /*!< 0x00400000 */
+#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       /*!< SMBus alert enable */
+#define I2C_CR1_PECEN_Pos            (23U)
+#define I2C_CR1_PECEN_Msk            (0x1UL << I2C_CR1_PECEN_Pos)              /*!< 0x00800000 */
+#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         /*!< PEC enable */
+
+/******************  Bit definition for I2C_CR2 register  ********************/
+#define I2C_CR2_SADD_Pos             (0U)
+#define I2C_CR2_SADD_Msk             (0x3FFUL << I2C_CR2_SADD_Pos)             /*!< 0x000003FF */
+#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          /*!< Slave address (master mode) */
+#define I2C_CR2_RD_WRN_Pos           (10U)
+#define I2C_CR2_RD_WRN_Msk           (0x1UL << I2C_CR2_RD_WRN_Pos)             /*!< 0x00000400 */
+#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        /*!< Transfer direction (master mode) */
+#define I2C_CR2_ADD10_Pos            (11U)
+#define I2C_CR2_ADD10_Msk            (0x1UL << I2C_CR2_ADD10_Pos)              /*!< 0x00000800 */
+#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         /*!< 10-bit addressing mode (master mode) */
+#define I2C_CR2_HEAD10R_Pos          (12U)
+#define I2C_CR2_HEAD10R_Msk          (0x1UL << I2C_CR2_HEAD10R_Pos)            /*!< 0x00001000 */
+#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       /*!< 10-bit address header only read direction (master mode) */
+#define I2C_CR2_START_Pos            (13U)
+#define I2C_CR2_START_Msk            (0x1UL << I2C_CR2_START_Pos)              /*!< 0x00002000 */
+#define I2C_CR2_START                I2C_CR2_START_Msk                         /*!< START generation */
+#define I2C_CR2_STOP_Pos             (14U)
+#define I2C_CR2_STOP_Msk             (0x1UL << I2C_CR2_STOP_Pos)               /*!< 0x00004000 */
+#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          /*!< STOP generation (master mode) */
+#define I2C_CR2_NACK_Pos             (15U)
+#define I2C_CR2_NACK_Msk             (0x1UL << I2C_CR2_NACK_Pos)               /*!< 0x00008000 */
+#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          /*!< NACK generation (slave mode) */
+#define I2C_CR2_NBYTES_Pos           (16U)
+#define I2C_CR2_NBYTES_Msk           (0xFFUL << I2C_CR2_NBYTES_Pos)            /*!< 0x00FF0000 */
+#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        /*!< Number of bytes */
+#define I2C_CR2_RELOAD_Pos           (24U)
+#define I2C_CR2_RELOAD_Msk           (0x1UL << I2C_CR2_RELOAD_Pos)             /*!< 0x01000000 */
+#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        /*!< NBYTES reload mode */
+#define I2C_CR2_AUTOEND_Pos          (25U)
+#define I2C_CR2_AUTOEND_Msk          (0x1UL << I2C_CR2_AUTOEND_Pos)            /*!< 0x02000000 */
+#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       /*!< Automatic end mode (master mode) */
+#define I2C_CR2_PECBYTE_Pos          (26U)
+#define I2C_CR2_PECBYTE_Msk          (0x1UL << I2C_CR2_PECBYTE_Pos)            /*!< 0x04000000 */
+#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       /*!< Packet error checking byte */
+
+/*******************  Bit definition for I2C_OAR1 register  ******************/
+#define I2C_OAR1_OA1_Pos             (0U)
+#define I2C_OAR1_OA1_Msk             (0x3FFUL << I2C_OAR1_OA1_Pos)             /*!< 0x000003FF */
+#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          /*!< Interface own address 1 */
+#define I2C_OAR1_OA1MODE_Pos         (10U)
+#define I2C_OAR1_OA1MODE_Msk         (0x1UL << I2C_OAR1_OA1MODE_Pos)           /*!< 0x00000400 */
+#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      /*!< Own address 1 10-bit mode */
+#define I2C_OAR1_OA1EN_Pos           (15U)
+#define I2C_OAR1_OA1EN_Msk           (0x1UL << I2C_OAR1_OA1EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        /*!< Own address 1 enable */
+
+/*******************  Bit definition for I2C_OAR2 register  ******************/
+#define I2C_OAR2_OA2_Pos             (1U)
+#define I2C_OAR2_OA2_Msk             (0x7FUL << I2C_OAR2_OA2_Pos)              /*!< 0x000000FE */
+#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          /*!< Interface own address 2 */
+#define I2C_OAR2_OA2MSK_Pos          (8U)
+#define I2C_OAR2_OA2MSK_Msk          (0x7UL << I2C_OAR2_OA2MSK_Pos)            /*!< 0x00000700 */
+#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       /*!< Own address 2 masks */
+#define I2C_OAR2_OA2NOMASK           (0U)                                      /*!< No mask                                        */
+#define I2C_OAR2_OA2MASK01_Pos       (8U)
+#define I2C_OAR2_OA2MASK01_Msk       (0x1UL << I2C_OAR2_OA2MASK01_Pos)         /*!< 0x00000100 */
+#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    /*!< OA2[1] is masked, Only OA2[7:2] are compared   */
+#define I2C_OAR2_OA2MASK02_Pos       (9U)
+#define I2C_OAR2_OA2MASK02_Msk       (0x1UL << I2C_OAR2_OA2MASK02_Pos)         /*!< 0x00000200 */
+#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */
+#define I2C_OAR2_OA2MASK03_Pos       (8U)
+#define I2C_OAR2_OA2MASK03_Msk       (0x3UL << I2C_OAR2_OA2MASK03_Pos)         /*!< 0x00000300 */
+#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */
+#define I2C_OAR2_OA2MASK04_Pos       (10U)
+#define I2C_OAR2_OA2MASK04_Msk       (0x1UL << I2C_OAR2_OA2MASK04_Pos)         /*!< 0x00000400 */
+#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */
+#define I2C_OAR2_OA2MASK05_Pos       (8U)
+#define I2C_OAR2_OA2MASK05_Msk       (0x5UL << I2C_OAR2_OA2MASK05_Pos)         /*!< 0x00000500 */
+#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */
+#define I2C_OAR2_OA2MASK06_Pos       (9U)
+#define I2C_OAR2_OA2MASK06_Msk       (0x3UL << I2C_OAR2_OA2MASK06_Pos)         /*!< 0x00000600 */
+#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    /*!< OA2[6:1] is masked, Only OA2[7] are compared   */
+#define I2C_OAR2_OA2MASK07_Pos       (8U)
+#define I2C_OAR2_OA2MASK07_Msk       (0x7UL << I2C_OAR2_OA2MASK07_Pos)         /*!< 0x00000700 */
+#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    /*!< OA2[7:1] is masked, No comparison is done      */
+#define I2C_OAR2_OA2EN_Pos           (15U)
+#define I2C_OAR2_OA2EN_Msk           (0x1UL << I2C_OAR2_OA2EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        /*!< Own address 2 enable */
+
+/*******************  Bit definition for I2C_TIMINGR register *******************/
+#define I2C_TIMINGR_SCLL_Pos         (0U)
+#define I2C_TIMINGR_SCLL_Msk         (0xFFUL << I2C_TIMINGR_SCLL_Pos)          /*!< 0x000000FF */
+#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      /*!< SCL low period (master mode) */
+#define I2C_TIMINGR_SCLH_Pos         (8U)
+#define I2C_TIMINGR_SCLH_Msk         (0xFFUL << I2C_TIMINGR_SCLH_Pos)          /*!< 0x0000FF00 */
+#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      /*!< SCL high period (master mode) */
+#define I2C_TIMINGR_SDADEL_Pos       (16U)
+#define I2C_TIMINGR_SDADEL_Msk       (0xFUL << I2C_TIMINGR_SDADEL_Pos)         /*!< 0x000F0000 */
+#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    /*!< Data hold time */
+#define I2C_TIMINGR_SCLDEL_Pos       (20U)
+#define I2C_TIMINGR_SCLDEL_Msk       (0xFUL << I2C_TIMINGR_SCLDEL_Pos)         /*!< 0x00F00000 */
+#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    /*!< Data setup time */
+#define I2C_TIMINGR_PRESC_Pos        (28U)
+#define I2C_TIMINGR_PRESC_Msk        (0xFUL << I2C_TIMINGR_PRESC_Pos)          /*!< 0xF0000000 */
+#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     /*!< Timings prescaler */
+
+/******************* Bit definition for I2C_TIMEOUTR register *******************/
+#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)
+#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)    /*!< 0x00000FFF */
+#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 /*!< Bus timeout A */
+#define I2C_TIMEOUTR_TIDLE_Pos       (12U)
+#define I2C_TIMEOUTR_TIDLE_Msk       (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)         /*!< 0x00001000 */
+#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    /*!< Idle clock timeout detection */
+#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)
+#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)      /*!< 0x00008000 */
+#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 /*!< Clock timeout enable */
+#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)
+#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)    /*!< 0x0FFF0000 */
+#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 /*!< Bus timeout B*/
+#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)
+#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)        /*!< 0x80000000 */
+#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   /*!< Extended clock timeout enable */
+
+/******************  Bit definition for I2C_ISR register  *********************/
+#define I2C_ISR_TXE_Pos              (0U)
+#define I2C_ISR_TXE_Msk              (0x1UL << I2C_ISR_TXE_Pos)                /*!< 0x00000001 */
+#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           /*!< Transmit data register empty */
+#define I2C_ISR_TXIS_Pos             (1U)
+#define I2C_ISR_TXIS_Msk             (0x1UL << I2C_ISR_TXIS_Pos)               /*!< 0x00000002 */
+#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          /*!< Transmit interrupt status */
+#define I2C_ISR_RXNE_Pos             (2U)
+#define I2C_ISR_RXNE_Msk             (0x1UL << I2C_ISR_RXNE_Pos)               /*!< 0x00000004 */
+#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          /*!< Receive data register not empty */
+#define I2C_ISR_ADDR_Pos             (3U)
+#define I2C_ISR_ADDR_Msk             (0x1UL << I2C_ISR_ADDR_Pos)               /*!< 0x00000008 */
+#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          /*!< Address matched (slave mode)*/
+#define I2C_ISR_NACKF_Pos            (4U)
+#define I2C_ISR_NACKF_Msk            (0x1UL << I2C_ISR_NACKF_Pos)              /*!< 0x00000010 */
+#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         /*!< NACK received flag */
+#define I2C_ISR_STOPF_Pos            (5U)
+#define I2C_ISR_STOPF_Msk            (0x1UL << I2C_ISR_STOPF_Pos)              /*!< 0x00000020 */
+#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         /*!< STOP detection flag */
+#define I2C_ISR_TC_Pos               (6U)
+#define I2C_ISR_TC_Msk               (0x1UL << I2C_ISR_TC_Pos)                 /*!< 0x00000040 */
+#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            /*!< Transfer complete (master mode) */
+#define I2C_ISR_TCR_Pos              (7U)
+#define I2C_ISR_TCR_Msk              (0x1UL << I2C_ISR_TCR_Pos)                /*!< 0x00000080 */
+#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           /*!< Transfer complete reload */
+#define I2C_ISR_BERR_Pos             (8U)
+#define I2C_ISR_BERR_Msk             (0x1UL << I2C_ISR_BERR_Pos)               /*!< 0x00000100 */
+#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          /*!< Bus error */
+#define I2C_ISR_ARLO_Pos             (9U)
+#define I2C_ISR_ARLO_Msk             (0x1UL << I2C_ISR_ARLO_Pos)               /*!< 0x00000200 */
+#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          /*!< Arbitration lost */
+#define I2C_ISR_OVR_Pos              (10U)
+#define I2C_ISR_OVR_Msk              (0x1UL << I2C_ISR_OVR_Pos)                /*!< 0x00000400 */
+#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           /*!< Overrun/Underrun */
+#define I2C_ISR_PECERR_Pos           (11U)
+#define I2C_ISR_PECERR_Msk           (0x1UL << I2C_ISR_PECERR_Pos)             /*!< 0x00000800 */
+#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        /*!< PEC error in reception */
+#define I2C_ISR_TIMEOUT_Pos          (12U)
+#define I2C_ISR_TIMEOUT_Msk          (0x1UL << I2C_ISR_TIMEOUT_Pos)            /*!< 0x00001000 */
+#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       /*!< Timeout or Tlow detection flag */
+#define I2C_ISR_ALERT_Pos            (13U)
+#define I2C_ISR_ALERT_Msk            (0x1UL << I2C_ISR_ALERT_Pos)              /*!< 0x00002000 */
+#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         /*!< SMBus alert */
+#define I2C_ISR_BUSY_Pos             (15U)
+#define I2C_ISR_BUSY_Msk             (0x1UL << I2C_ISR_BUSY_Pos)               /*!< 0x00008000 */
+#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          /*!< Bus busy */
+#define I2C_ISR_DIR_Pos              (16U)
+#define I2C_ISR_DIR_Msk              (0x1UL << I2C_ISR_DIR_Pos)                /*!< 0x00010000 */
+#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           /*!< Transfer direction (slave mode) */
+#define I2C_ISR_ADDCODE_Pos          (17U)
+#define I2C_ISR_ADDCODE_Msk          (0x7FUL << I2C_ISR_ADDCODE_Pos)           /*!< 0x00FE0000 */
+#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       /*!< Address match code (slave mode) */
+
+/******************  Bit definition for I2C_ICR register  *********************/
+#define I2C_ICR_ADDRCF_Pos           (3U)
+#define I2C_ICR_ADDRCF_Msk           (0x1UL << I2C_ICR_ADDRCF_Pos)             /*!< 0x00000008 */
+#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        /*!< Address matched clear flag */
+#define I2C_ICR_NACKCF_Pos           (4U)
+#define I2C_ICR_NACKCF_Msk           (0x1UL << I2C_ICR_NACKCF_Pos)             /*!< 0x00000010 */
+#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        /*!< NACK clear flag */
+#define I2C_ICR_STOPCF_Pos           (5U)
+#define I2C_ICR_STOPCF_Msk           (0x1UL << I2C_ICR_STOPCF_Pos)             /*!< 0x00000020 */
+#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        /*!< STOP detection clear flag */
+#define I2C_ICR_BERRCF_Pos           (8U)
+#define I2C_ICR_BERRCF_Msk           (0x1UL << I2C_ICR_BERRCF_Pos)             /*!< 0x00000100 */
+#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        /*!< Bus error clear flag */
+#define I2C_ICR_ARLOCF_Pos           (9U)
+#define I2C_ICR_ARLOCF_Msk           (0x1UL << I2C_ICR_ARLOCF_Pos)             /*!< 0x00000200 */
+#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        /*!< Arbitration lost clear flag */
+#define I2C_ICR_OVRCF_Pos            (10U)
+#define I2C_ICR_OVRCF_Msk            (0x1UL << I2C_ICR_OVRCF_Pos)              /*!< 0x00000400 */
+#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         /*!< Overrun/Underrun clear flag */
+#define I2C_ICR_PECCF_Pos            (11U)
+#define I2C_ICR_PECCF_Msk            (0x1UL << I2C_ICR_PECCF_Pos)              /*!< 0x00000800 */
+#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         /*!< PAC error clear flag */
+#define I2C_ICR_TIMOUTCF_Pos         (12U)
+#define I2C_ICR_TIMOUTCF_Msk         (0x1UL << I2C_ICR_TIMOUTCF_Pos)           /*!< 0x00001000 */
+#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      /*!< Timeout clear flag */
+#define I2C_ICR_ALERTCF_Pos          (13U)
+#define I2C_ICR_ALERTCF_Msk          (0x1UL << I2C_ICR_ALERTCF_Pos)            /*!< 0x00002000 */
+#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       /*!< Alert clear flag */
+
+/******************  Bit definition for I2C_PECR register  *********************/
+#define I2C_PECR_PEC_Pos             (0U)
+#define I2C_PECR_PEC_Msk             (0xFFUL << I2C_PECR_PEC_Pos)              /*!< 0x000000FF */
+#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          /*!< PEC register */
+
+/******************  Bit definition for I2C_RXDR register  *********************/
+#define I2C_RXDR_RXDATA_Pos          (0U)
+#define I2C_RXDR_RXDATA_Msk          (0xFFUL << I2C_RXDR_RXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       /*!< 8-bit receive data */
+
+/******************  Bit definition for I2C_TXDR register  *********************/
+#define I2C_TXDR_TXDATA_Pos          (0U)
+#define I2C_TXDR_TXDATA_Msk          (0xFFUL << I2C_TXDR_TXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       /*!< 8-bit transmit data */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Independent WATCHDOG (IWDG)                         */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_KR_KEY_Pos      (0U)
+#define IWDG_KR_KEY_Msk      (0xFFFFUL << IWDG_KR_KEY_Pos)                     /*!< 0x0000FFFF */
+#define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   /*!<Key value (write only, read 0000h)  */
+
+/*******************  Bit definition for IWDG_PR register  ********************/
+#define IWDG_PR_PR_Pos       (0U)
+#define IWDG_PR_PR_Msk       (0x7UL << IWDG_PR_PR_Pos)                         /*!< 0x00000007 */
+#define IWDG_PR_PR           IWDG_PR_PR_Msk                                    /*!<PR[2:0] (Prescaler divider)         */
+#define IWDG_PR_PR_0         (0x1UL << IWDG_PR_PR_Pos)                         /*!< 0x00000001 */
+#define IWDG_PR_PR_1         (0x2UL << IWDG_PR_PR_Pos)                         /*!< 0x00000002 */
+#define IWDG_PR_PR_2         (0x4UL << IWDG_PR_PR_Pos)                         /*!< 0x00000004 */
+
+/*******************  Bit definition for IWDG_RLR register  *******************/
+#define IWDG_RLR_RL_Pos      (0U)
+#define IWDG_RLR_RL_Msk      (0xFFFUL << IWDG_RLR_RL_Pos)                      /*!< 0x00000FFF */
+#define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   /*!<Watchdog counter reload value        */
+
+/*******************  Bit definition for IWDG_SR register  ********************/
+#define IWDG_SR_PVU_Pos      (0U)
+#define IWDG_SR_PVU_Msk      (0x1UL << IWDG_SR_PVU_Pos)                        /*!< 0x00000001 */
+#define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   /*!< Watchdog prescaler value update */
+#define IWDG_SR_RVU_Pos      (1U)
+#define IWDG_SR_RVU_Msk      (0x1UL << IWDG_SR_RVU_Pos)                        /*!< 0x00000002 */
+#define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   /*!< Watchdog counter reload value update */
+#define IWDG_SR_WVU_Pos      (2U)
+#define IWDG_SR_WVU_Msk      (0x1UL << IWDG_SR_WVU_Pos)                        /*!< 0x00000004 */
+#define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   /*!< Watchdog counter window value update */
+
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_WINR_WIN_Pos    (0U)
+#define IWDG_WINR_WIN_Msk    (0xFFFUL << IWDG_WINR_WIN_Pos)                    /*!< 0x00000FFF */
+#define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 /*!< Watchdog counter window value */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Power Control                                       */
+/*                                                                            */
+/******************************************************************************/
+#define PWR_PVD_SUPPORT                       /*!< PWR feature available only on specific devices: Power Voltage Detection feature */
+#define PWR_BOR_SUPPORT                       /*!< PWR feature available only on specific devices: Brown-Out Reset feature         */
+#define PWR_SHDW_SUPPORT                      /*!< PWR feature available only on specific devices: Shutdown mode */
+
+/********************  Bit definition for PWR_CR1 register  ********************/
+#define PWR_CR1_LPMS_Pos          (0U)
+#define PWR_CR1_LPMS_Msk          (0x7UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000007 */
+#define PWR_CR1_LPMS              PWR_CR1_LPMS_Msk                             /*!< Low Power Mode Selection */
+#define PWR_CR1_LPMS_0            (0x1UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000001 */
+#define PWR_CR1_LPMS_1            (0x2UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000002 */
+#define PWR_CR1_LPMS_2            (0x4UL << PWR_CR1_LPMS_Pos)                   /*!< 0x00000004 */
+#define PWR_CR1_FPD_STOP_Pos      (3U)
+#define PWR_CR1_FPD_STOP_Msk      (0x1UL << PWR_CR1_FPD_STOP_Pos)              /*!< 0x00000008 */
+#define PWR_CR1_FPD_STOP          PWR_CR1_FPD_STOP_Msk                         /*!< Flash power down mode during stop */
+#define PWR_CR1_FPD_LPRUN_Pos     (4U)
+#define PWR_CR1_FPD_LPRUN_Msk     (0x1UL << PWR_CR1_FPD_LPRUN_Pos)             /*!< 0x00000010 */
+#define PWR_CR1_FPD_LPRUN         PWR_CR1_FPD_LPRUN_Msk                        /*!< Flash power down mode during run */
+#define PWR_CR1_FPD_LPSLP_Pos     (5U)
+#define PWR_CR1_FPD_LPSLP_Msk     (0x1UL << PWR_CR1_FPD_LPSLP_Pos)             /*!< 0x00000020 */
+#define PWR_CR1_FPD_LPSLP         PWR_CR1_FPD_LPSLP_Msk                        /*!< Flash power down mode during sleep */
+#define PWR_CR1_DBP_Pos           (8U)
+#define PWR_CR1_DBP_Msk           (0x1UL << PWR_CR1_DBP_Pos)                   /*!< 0x00000100 */
+#define PWR_CR1_DBP               PWR_CR1_DBP_Msk                              /*!< Disable Backup Domain write protection */
+#define PWR_CR1_VOS_Pos           (9U)
+#define PWR_CR1_VOS_Msk           (0x3UL << PWR_CR1_VOS_Pos)                   /*!< 0x00000600 */
+#define PWR_CR1_VOS               PWR_CR1_VOS_Msk                              /*!< Voltage scaling */
+#define PWR_CR1_VOS_0             (0x1UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 0 */
+#define PWR_CR1_VOS_1             (0x2UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 1 */
+#define PWR_CR1_LPR_Pos           (14U)
+#define PWR_CR1_LPR_Msk           (0x1UL << PWR_CR1_LPR_Pos)                   /*!< 0x00004000 */
+#define PWR_CR1_LPR               PWR_CR1_LPR_Msk                              /*!< Regulator Low-Power Run mode */
+
+/********************  Bit definition for PWR_CR2 register  ********************/
+#define PWR_CR2_PVDE_Pos          (0U)
+#define PWR_CR2_PVDE_Msk          (0x1UL << PWR_CR2_PVDE_Pos)                  /*!< 0x00000001 */
+#define PWR_CR2_PVDE              PWR_CR2_PVDE_Msk                             /*!< Programmable Voltage Detector Enable */
+#define PWR_CR2_PVDFT_Pos         (1U)
+#define PWR_CR2_PVDFT_Msk         (0x7UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x0000000E */
+#define PWR_CR2_PVDFT             PWR_CR2_PVDFT_Msk                            /*!< PVD Falling Threshold Selection bit field */
+#define PWR_CR2_PVDFT_0           (0x1UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000002 */
+#define PWR_CR2_PVDFT_1           (0x2UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000004 */
+#define PWR_CR2_PVDFT_2           (0x4UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000008 */
+#define PWR_CR2_PVDRT_Pos         (4U)
+#define PWR_CR2_PVDRT_Msk         (0x7UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000070 */
+#define PWR_CR2_PVDRT             PWR_CR2_PVDRT_Msk                            /*!< PVD Rising Threshold Selection bit field */
+#define PWR_CR2_PVDRT_0           (0x1UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000010 */
+#define PWR_CR2_PVDRT_1           (0x2UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000020 */
+#define PWR_CR2_PVDRT_2           (0x4UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000040 */
+
+/********************  Bit definition for PWR_CR3 register  ********************/
+#define PWR_CR3_EWUP_Pos          (0U)
+#define PWR_CR3_EWUP_Msk          (0x2BUL << PWR_CR3_EWUP_Pos)                 /*!< 0x0000002B */
+#define PWR_CR3_EWUP              PWR_CR3_EWUP_Msk                             /*!< Enable all Wake-Up Pins  */
+#define PWR_CR3_EWUP1_Pos         (0U)
+#define PWR_CR3_EWUP1_Msk         (0x1UL << PWR_CR3_EWUP1_Pos)                 /*!< 0x00000001 */
+#define PWR_CR3_EWUP1             PWR_CR3_EWUP1_Msk                            /*!< Enable WKUP pin 1 */
+#define PWR_CR3_EWUP2_Pos         (1U)
+#define PWR_CR3_EWUP2_Msk         (0x1UL << PWR_CR3_EWUP2_Pos)                 /*!< 0x00000002 */
+#define PWR_CR3_EWUP2             PWR_CR3_EWUP2_Msk                            /*!< Enable WKUP pin 2 */
+#define PWR_CR3_EWUP4_Pos         (3U)
+#define PWR_CR3_EWUP4_Msk         (0x1UL << PWR_CR3_EWUP4_Pos)                 /*!< 0x00000008 */
+#define PWR_CR3_EWUP4             PWR_CR3_EWUP4_Msk                            /*!< Enable WKUP pin 4 */
+#define PWR_CR3_EWUP6_Pos         (5U)
+#define PWR_CR3_EWUP6_Msk         (0x1UL << PWR_CR3_EWUP6_Pos)                 /*!< 0x00000020 */
+#define PWR_CR3_EWUP6             PWR_CR3_EWUP6_Msk                            /*!< Enable WKUP pin 6 */
+#define PWR_CR3_RRS_Pos           (8U)
+#define PWR_CR3_RRS_Msk           (0x1UL << PWR_CR3_RRS_Pos)                   /*!< 0x00000100 */
+#define PWR_CR3_RRS               PWR_CR3_RRS_Msk                              /*!< RAM retention in Standby mode */
+#define PWR_CR3_ENB_ULP_Pos       (9U)
+#define PWR_CR3_ENB_ULP_Msk       (0x1UL << PWR_CR3_ENB_ULP_Pos)               /*!< 0x00000200 */
+#define PWR_CR3_ENB_ULP           PWR_CR3_ENB_ULP_Msk                          /*!< Enable sampling resistor bridge in the LPMU_RESET block */
+#define PWR_CR3_APC_Pos           (10U)
+#define PWR_CR3_APC_Msk           (0x1UL << PWR_CR3_APC_Pos)                   /*!< 0x00000400 */
+#define PWR_CR3_APC               PWR_CR3_APC_Msk                              /*!< Apply pull-up and pull-down configuration */
+#define PWR_CR3_EIWUL_Pos         (15U)
+#define PWR_CR3_EIWUL_Msk         (0x1UL << PWR_CR3_EIWUL_Pos)                 /*!< 0x00008000 */
+#define PWR_CR3_EIWUL             PWR_CR3_EIWUL_Msk                            /*!< Enable Internal Wake-up line */
+
+/********************  Bit definition for PWR_CR4 register  ********************/
+#define PWR_CR4_WP_Pos            (0U)
+#define PWR_CR4_WP_Msk            (0x2BUL << PWR_CR4_WP_Pos)                   /*!< 0x0000002B */
+#define PWR_CR4_WP                PWR_CR4_WP_Msk                               /*!< all Wake-Up Pin polarity */
+#define PWR_CR4_WP1_Pos           (0U)
+#define PWR_CR4_WP1_Msk           (0x1UL << PWR_CR4_WP1_Pos)                   /*!< 0x00000001 */
+#define PWR_CR4_WP1               PWR_CR4_WP1_Msk                              /*!< Wake-Up Pin 1 polarity */
+#define PWR_CR4_WP2_Pos           (1U)
+#define PWR_CR4_WP2_Msk           (0x1UL << PWR_CR4_WP2_Pos)                   /*!< 0x00000002 */
+#define PWR_CR4_WP2               PWR_CR4_WP2_Msk                              /*!< Wake-Up Pin 2 polarity */
+#define PWR_CR4_WP4_Pos           (3U)
+#define PWR_CR4_WP4_Msk           (0x1UL << PWR_CR4_WP4_Pos)                   /*!< 0x00000008 */
+#define PWR_CR4_WP4               PWR_CR4_WP4_Msk                              /*!< Wake-Up Pin 4 polarity */
+#define PWR_CR4_WP6_Pos           (5U)
+#define PWR_CR4_WP6_Msk           (0x1UL << PWR_CR4_WP6_Pos)                   /*!< 0x00000020 */
+#define PWR_CR4_WP6               PWR_CR4_WP6_Msk                              /*!< Wake-Up Pin 6 polarity */
+#define PWR_CR4_VBE_Pos           (8U)
+#define PWR_CR4_VBE_Msk           (0x1UL << PWR_CR4_VBE_Pos)                   /*!< 0x00000100 */
+#define PWR_CR4_VBE               PWR_CR4_VBE_Msk                              /*!< VBAT Battery charging Enable  */
+#define PWR_CR4_VBRS_Pos          (9U)
+#define PWR_CR4_VBRS_Msk          (0x1UL << PWR_CR4_VBRS_Pos)                  /*!< 0x00000200 */
+#define PWR_CR4_VBRS              PWR_CR4_VBRS_Msk                             /*!< VBAT Battery charging Resistor Selection */
+
+/********************  Bit definition for PWR_SR1 register  ********************/
+#define PWR_SR1_WUF_Pos           (0U)
+#define PWR_SR1_WUF_Msk           (0x2BUL << PWR_SR1_WUF_Pos)                  /*!< 0x0000002B */
+#define PWR_SR1_WUF               PWR_SR1_WUF_Msk                              /*!< Wakeup Flags  */
+#define PWR_SR1_WUF1_Pos          (0U)
+#define PWR_SR1_WUF1_Msk          (0x1UL << PWR_SR1_WUF1_Pos)                  /*!< 0x00000001 */
+#define PWR_SR1_WUF1              PWR_SR1_WUF1_Msk                             /*!< Wakeup Flag 1 */
+#define PWR_SR1_WUF2_Pos          (1U)
+#define PWR_SR1_WUF2_Msk          (0x1UL << PWR_SR1_WUF2_Pos)                  /*!< 0x00000002 */
+#define PWR_SR1_WUF2              PWR_SR1_WUF2_Msk                             /*!< Wakeup Flag 2 */
+#define PWR_SR1_WUF4_Pos          (3U)
+#define PWR_SR1_WUF4_Msk          (0x1UL << PWR_SR1_WUF4_Pos)                  /*!< 0x00000008 */
+#define PWR_SR1_WUF4              PWR_SR1_WUF4_Msk                             /*!< Wakeup Flag 4 */
+#define PWR_SR1_WUF6_Pos          (5U)
+#define PWR_SR1_WUF6_Msk          (0x1UL << PWR_SR1_WUF6_Pos)                  /*!< 0x00000020 */
+#define PWR_SR1_WUF6              PWR_SR1_WUF6_Msk                             /*!< Wakeup Flag 6 */
+#define PWR_SR1_SBF_Pos           (8U)
+#define PWR_SR1_SBF_Msk           (0x1UL << PWR_SR1_SBF_Pos)                   /*!< 0x00000100 */
+#define PWR_SR1_SBF               PWR_SR1_SBF_Msk                              /*!< Standby Flag  */
+#define PWR_SR1_WUFI_Pos          (15U)
+#define PWR_SR1_WUFI_Msk          (0x1UL << PWR_SR1_WUFI_Pos)                  /*!< 0x00008000 */
+#define PWR_SR1_WUFI              PWR_SR1_WUFI_Msk                             /*!< Wakeup Flag Internal */
+
+/********************  Bit definition for PWR_SR2 register  ********************/
+#define PWR_SR2_FLASH_RDY_Pos     (7U)
+#define PWR_SR2_FLASH_RDY_Msk     (0x1UL << PWR_SR2_FLASH_RDY_Pos)             /*!< 0x00000080 */
+#define PWR_SR2_FLASH_RDY         PWR_SR2_FLASH_RDY_Msk                        /*!< Flash Ready */
+#define PWR_SR2_REGLPS_Pos        (8U)
+#define PWR_SR2_REGLPS_Msk        (0x1UL << PWR_SR2_REGLPS_Pos)                /*!< 0x00000100 */
+#define PWR_SR2_REGLPS            PWR_SR2_REGLPS_Msk                           /*!< Regulator Low Power started */
+#define PWR_SR2_REGLPF_Pos        (9U)
+#define PWR_SR2_REGLPF_Msk        (0x1UL << PWR_SR2_REGLPF_Pos)                /*!< 0x00000200 */
+#define PWR_SR2_REGLPF            PWR_SR2_REGLPF_Msk                           /*!< Regulator Low Power flag    */
+#define PWR_SR2_VOSF_Pos          (10U)
+#define PWR_SR2_VOSF_Msk          (0x1UL << PWR_SR2_VOSF_Pos)                  /*!< 0x00000400 */
+#define PWR_SR2_VOSF              PWR_SR2_VOSF_Msk                             /*!< Voltage Scaling Flag */
+#define PWR_SR2_PVDO_Pos          (11U)
+#define PWR_SR2_PVDO_Msk          (0x1UL << PWR_SR2_PVDO_Pos)                  /*!< 0x00000800 */
+#define PWR_SR2_PVDO              PWR_SR2_PVDO_Msk                             /*!< Power voltage detector output */
+
+/********************  Bit definition for PWR_SCR register  ********************/
+#define PWR_SCR_CWUF_Pos          (0U)
+#define PWR_SCR_CWUF_Msk          (0x2BUL << PWR_SCR_CWUF_Pos)                 /*!< 0x0000002B */
+#define PWR_SCR_CWUF              PWR_SCR_CWUF_Msk                             /*!< Clear Wake-up Flags  */
+#define PWR_SCR_CWUF1_Pos         (0U)
+#define PWR_SCR_CWUF1_Msk         (0x1UL << PWR_SCR_CWUF1_Pos)                 /*!< 0x00000001 */
+#define PWR_SCR_CWUF1             PWR_SCR_CWUF1_Msk                            /*!< Clear Wake-up Flag 1 */
+#define PWR_SCR_CWUF2_Pos         (1U)
+#define PWR_SCR_CWUF2_Msk         (0x1UL << PWR_SCR_CWUF2_Pos)                 /*!< 0x00000002 */
+#define PWR_SCR_CWUF2             PWR_SCR_CWUF2_Msk                            /*!< Clear Wake-up Flag 2 */
+#define PWR_SCR_CWUF4_Pos         (3U)
+#define PWR_SCR_CWUF4_Msk         (0x1UL << PWR_SCR_CWUF4_Pos)                 /*!< 0x00000008 */
+#define PWR_SCR_CWUF4             PWR_SCR_CWUF4_Msk                            /*!< Clear Wake-up Flag 4 */
+#define PWR_SCR_CWUF6_Pos         (5U)
+#define PWR_SCR_CWUF6_Msk         (0x1UL << PWR_SCR_CWUF6_Pos)                 /*!< 0x00000020 */
+#define PWR_SCR_CWUF6             PWR_SCR_CWUF6_Msk                            /*!< Clear Wake-up Flag 6 */
+#define PWR_SCR_CSBF_Pos          (8U)
+#define PWR_SCR_CSBF_Msk          (0x1UL << PWR_SCR_CSBF_Pos)                  /*!< 0x00000100 */
+#define PWR_SCR_CSBF              PWR_SCR_CSBF_Msk                             /*!< Clear Standby Flag  */
+
+/********************  Bit definition for PWR_PUCRA register  *****************/
+#define PWR_PUCRA_PU0_Pos         (0U)
+#define PWR_PUCRA_PU0_Msk         (0x1UL << PWR_PUCRA_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRA_PU0             PWR_PUCRA_PU0_Msk                            /*!< Pin PA0 Pull-Up set */
+#define PWR_PUCRA_PU1_Pos         (1U)
+#define PWR_PUCRA_PU1_Msk         (0x1UL << PWR_PUCRA_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRA_PU1             PWR_PUCRA_PU1_Msk                            /*!< Pin PA1 Pull-Up set */
+#define PWR_PUCRA_PU2_Pos         (2U)
+#define PWR_PUCRA_PU2_Msk         (0x1UL << PWR_PUCRA_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRA_PU2             PWR_PUCRA_PU2_Msk                            /*!< Pin PA2 Pull-Up set */
+#define PWR_PUCRA_PU3_Pos         (3U)
+#define PWR_PUCRA_PU3_Msk         (0x1UL << PWR_PUCRA_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRA_PU3             PWR_PUCRA_PU3_Msk                            /*!< Pin PA3 Pull-Up set */
+#define PWR_PUCRA_PU4_Pos         (4U)
+#define PWR_PUCRA_PU4_Msk         (0x1UL << PWR_PUCRA_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRA_PU4             PWR_PUCRA_PU4_Msk                            /*!< Pin PA4 Pull-Up set */
+#define PWR_PUCRA_PU5_Pos         (5U)
+#define PWR_PUCRA_PU5_Msk         (0x1UL << PWR_PUCRA_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRA_PU5             PWR_PUCRA_PU5_Msk                            /*!< Pin PA5 Pull-Up set */
+#define PWR_PUCRA_PU6_Pos         (6U)
+#define PWR_PUCRA_PU6_Msk         (0x1UL << PWR_PUCRA_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRA_PU6             PWR_PUCRA_PU6_Msk                            /*!< Pin PA6 Pull-Up set */
+#define PWR_PUCRA_PU7_Pos         (7U)
+#define PWR_PUCRA_PU7_Msk         (0x1UL << PWR_PUCRA_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRA_PU7             PWR_PUCRA_PU7_Msk                            /*!< Pin PA7 Pull-Up set */
+#define PWR_PUCRA_PU8_Pos         (8U)
+#define PWR_PUCRA_PU8_Msk         (0x1UL << PWR_PUCRA_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRA_PU8             PWR_PUCRA_PU8_Msk                            /*!< Pin PA8 Pull-Up set */
+#define PWR_PUCRA_PU9_Pos         (9U)
+#define PWR_PUCRA_PU9_Msk         (0x1UL << PWR_PUCRA_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRA_PU9             PWR_PUCRA_PU9_Msk                            /*!< Pin PA9 Pull-Up set */
+#define PWR_PUCRA_PU10_Pos        (10U)
+#define PWR_PUCRA_PU10_Msk        (0x1UL << PWR_PUCRA_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRA_PU10            PWR_PUCRA_PU10_Msk                           /*!< Pin PA10 Pull-Up set */
+#define PWR_PUCRA_PU11_Pos        (11U)
+#define PWR_PUCRA_PU11_Msk        (0x1UL << PWR_PUCRA_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRA_PU11            PWR_PUCRA_PU11_Msk                           /*!< Pin PA11 Pull-Up set */
+#define PWR_PUCRA_PU12_Pos        (12U)
+#define PWR_PUCRA_PU12_Msk        (0x1UL << PWR_PUCRA_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRA_PU12            PWR_PUCRA_PU12_Msk                           /*!< Pin PA12 Pull-Up set */
+#define PWR_PUCRA_PU13_Pos        (13U)
+#define PWR_PUCRA_PU13_Msk        (0x1UL << PWR_PUCRA_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRA_PU13            PWR_PUCRA_PU13_Msk                           /*!< Pin PA13 Pull-Up set */
+#define PWR_PUCRA_PU14_Pos        (14U)
+#define PWR_PUCRA_PU14_Msk        (0x1UL << PWR_PUCRA_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRA_PU14            PWR_PUCRA_PU14_Msk                           /*!< Pin PA14 Pull-Up set */
+#define PWR_PUCRA_PU15_Pos        (15U)
+#define PWR_PUCRA_PU15_Msk        (0x1UL << PWR_PUCRA_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRA_PU15            PWR_PUCRA_PU15_Msk                           /*!< Pin PA15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRA register  *****************/
+#define PWR_PDCRA_PD0_Pos         (0U)
+#define PWR_PDCRA_PD0_Msk         (0x1UL << PWR_PDCRA_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRA_PD0             PWR_PDCRA_PD0_Msk                            /*!< Pin PA0 Pull-Down set */
+#define PWR_PDCRA_PD1_Pos         (1U)
+#define PWR_PDCRA_PD1_Msk         (0x1UL << PWR_PDCRA_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRA_PD1             PWR_PDCRA_PD1_Msk                            /*!< Pin PA1 Pull-Down set */
+#define PWR_PDCRA_PD2_Pos         (2U)
+#define PWR_PDCRA_PD2_Msk         (0x1UL << PWR_PDCRA_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRA_PD2             PWR_PDCRA_PD2_Msk                            /*!< Pin PA2 Pull-Down set */
+#define PWR_PDCRA_PD3_Pos         (3U)
+#define PWR_PDCRA_PD3_Msk         (0x1UL << PWR_PDCRA_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRA_PD3             PWR_PDCRA_PD3_Msk                            /*!< Pin PA3 Pull-Down set */
+#define PWR_PDCRA_PD4_Pos         (4U)
+#define PWR_PDCRA_PD4_Msk         (0x1UL << PWR_PDCRA_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRA_PD4             PWR_PDCRA_PD4_Msk                            /*!< Pin PA4 Pull-Down set */
+#define PWR_PDCRA_PD5_Pos         (5U)
+#define PWR_PDCRA_PD5_Msk         (0x1UL << PWR_PDCRA_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRA_PD5             PWR_PDCRA_PD5_Msk                            /*!< Pin PA5 Pull-Down set */
+#define PWR_PDCRA_PD6_Pos         (6U)
+#define PWR_PDCRA_PD6_Msk         (0x1UL << PWR_PDCRA_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRA_PD6             PWR_PDCRA_PD6_Msk                            /*!< Pin PA6 Pull-Down set */
+#define PWR_PDCRA_PD7_Pos         (7U)
+#define PWR_PDCRA_PD7_Msk         (0x1UL << PWR_PDCRA_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRA_PD7             PWR_PDCRA_PD7_Msk                            /*!< Pin PA7 Pull-Down set */
+#define PWR_PDCRA_PD8_Pos         (8U)
+#define PWR_PDCRA_PD8_Msk         (0x1UL << PWR_PDCRA_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRA_PD8             PWR_PDCRA_PD8_Msk                            /*!< Pin PA8 Pull-Down set */
+#define PWR_PDCRA_PD9_Pos         (9U)
+#define PWR_PDCRA_PD9_Msk         (0x1UL << PWR_PDCRA_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRA_PD9             PWR_PDCRA_PD9_Msk                            /*!< Pin PA9 Pull-Down set */
+#define PWR_PDCRA_PD10_Pos        (10U)
+#define PWR_PDCRA_PD10_Msk        (0x1UL << PWR_PDCRA_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRA_PD10            PWR_PDCRA_PD10_Msk                           /*!< Pin PA10 Pull-Down set */
+#define PWR_PDCRA_PD11_Pos        (11U)
+#define PWR_PDCRA_PD11_Msk        (0x1UL << PWR_PDCRA_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRA_PD11            PWR_PDCRA_PD11_Msk                           /*!< Pin PA11 Pull-Down set */
+#define PWR_PDCRA_PD12_Pos        (12U)
+#define PWR_PDCRA_PD12_Msk        (0x1UL << PWR_PDCRA_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRA_PD12            PWR_PDCRA_PD12_Msk                           /*!< Pin PA12 Pull-Down set */
+#define PWR_PDCRA_PD13_Pos        (13U)
+#define PWR_PDCRA_PD13_Msk        (0x1UL << PWR_PDCRA_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRA_PD13            PWR_PDCRA_PD13_Msk                           /*!< Pin PA13 Pull-Down set */
+#define PWR_PDCRA_PD14_Pos        (14U)
+#define PWR_PDCRA_PD14_Msk        (0x1UL << PWR_PDCRA_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRA_PD14            PWR_PDCRA_PD14_Msk                           /*!< Pin PA14 Pull-Down set */
+#define PWR_PDCRA_PD15_Pos        (15U)
+#define PWR_PDCRA_PD15_Msk        (0x1UL << PWR_PDCRA_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRA_PD15            PWR_PDCRA_PD15_Msk                           /*!< Pin PA15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRB register  *****************/
+#define PWR_PUCRB_PU0_Pos         (0U)
+#define PWR_PUCRB_PU0_Msk         (0x1UL << PWR_PUCRB_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRB_PU0             PWR_PUCRB_PU0_Msk                            /*!< Pin PB0 Pull-Up set */
+#define PWR_PUCRB_PU1_Pos         (1U)
+#define PWR_PUCRB_PU1_Msk         (0x1UL << PWR_PUCRB_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRB_PU1             PWR_PUCRB_PU1_Msk                            /*!< Pin PB1 Pull-Up set */
+#define PWR_PUCRB_PU2_Pos         (2U)
+#define PWR_PUCRB_PU2_Msk         (0x1UL << PWR_PUCRB_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRB_PU2             PWR_PUCRB_PU2_Msk                            /*!< Pin PB2 Pull-Up set */
+#define PWR_PUCRB_PU3_Pos         (3U)
+#define PWR_PUCRB_PU3_Msk         (0x1UL << PWR_PUCRB_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRB_PU3             PWR_PUCRB_PU3_Msk                            /*!< Pin PB3 Pull-Up set */
+#define PWR_PUCRB_PU4_Pos         (4U)
+#define PWR_PUCRB_PU4_Msk         (0x1UL << PWR_PUCRB_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRB_PU4             PWR_PUCRB_PU4_Msk                            /*!< Pin PB4 Pull-Up set */
+#define PWR_PUCRB_PU5_Pos         (5U)
+#define PWR_PUCRB_PU5_Msk         (0x1UL << PWR_PUCRB_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRB_PU5             PWR_PUCRB_PU5_Msk                            /*!< Pin PB5 Pull-Up set */
+#define PWR_PUCRB_PU6_Pos         (6U)
+#define PWR_PUCRB_PU6_Msk         (0x1UL << PWR_PUCRB_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRB_PU6             PWR_PUCRB_PU6_Msk                            /*!< Pin PB6 Pull-Up set */
+#define PWR_PUCRB_PU7_Pos         (7U)
+#define PWR_PUCRB_PU7_Msk         (0x1UL << PWR_PUCRB_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRB_PU7             PWR_PUCRB_PU7_Msk                            /*!< Pin PB7 Pull-Up set */
+#define PWR_PUCRB_PU8_Pos         (8U)
+#define PWR_PUCRB_PU8_Msk         (0x1UL << PWR_PUCRB_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRB_PU8             PWR_PUCRB_PU8_Msk                            /*!< Pin PB8 Pull-Up set */
+#define PWR_PUCRB_PU9_Pos         (9U)
+#define PWR_PUCRB_PU9_Msk         (0x1UL << PWR_PUCRB_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRB_PU9             PWR_PUCRB_PU9_Msk                            /*!< Pin PB9 Pull-Up set */
+#define PWR_PUCRB_PU10_Pos        (10U)
+#define PWR_PUCRB_PU10_Msk        (0x1UL << PWR_PUCRB_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRB_PU10            PWR_PUCRB_PU10_Msk                           /*!< Pin PB10 Pull-Up set */
+#define PWR_PUCRB_PU11_Pos        (11U)
+#define PWR_PUCRB_PU11_Msk        (0x1UL << PWR_PUCRB_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRB_PU11            PWR_PUCRB_PU11_Msk                           /*!< Pin PB11 Pull-Up set */
+#define PWR_PUCRB_PU12_Pos        (12U)
+#define PWR_PUCRB_PU12_Msk        (0x1UL << PWR_PUCRB_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRB_PU12            PWR_PUCRB_PU12_Msk                           /*!< Pin PB12 Pull-Up set */
+#define PWR_PUCRB_PU13_Pos        (13U)
+#define PWR_PUCRB_PU13_Msk        (0x1UL << PWR_PUCRB_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRB_PU13            PWR_PUCRB_PU13_Msk                           /*!< Pin PB13 Pull-Up set */
+#define PWR_PUCRB_PU14_Pos        (14U)
+#define PWR_PUCRB_PU14_Msk        (0x1UL << PWR_PUCRB_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRB_PU14            PWR_PUCRB_PU14_Msk                           /*!< Pin PB14 Pull-Up set */
+#define PWR_PUCRB_PU15_Pos        (15U)
+#define PWR_PUCRB_PU15_Msk        (0x1UL << PWR_PUCRB_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRB_PU15            PWR_PUCRB_PU15_Msk                           /*!< Pin PB15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRB register  *****************/
+#define PWR_PDCRB_PD0_Pos         (0U)
+#define PWR_PDCRB_PD0_Msk         (0x1UL << PWR_PDCRB_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRB_PD0             PWR_PDCRB_PD0_Msk                            /*!< Pin PB0 Pull-Down set */
+#define PWR_PDCRB_PD1_Pos         (1U)
+#define PWR_PDCRB_PD1_Msk         (0x1UL << PWR_PDCRB_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRB_PD1             PWR_PDCRB_PD1_Msk                            /*!< Pin PB1 Pull-Down set */
+#define PWR_PDCRB_PD2_Pos         (2U)
+#define PWR_PDCRB_PD2_Msk         (0x1UL << PWR_PDCRB_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRB_PD2             PWR_PDCRB_PD2_Msk                            /*!< Pin PB2 Pull-Down set */
+#define PWR_PDCRB_PD3_Pos         (3U)
+#define PWR_PDCRB_PD3_Msk         (0x1UL << PWR_PDCRB_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRB_PD3             PWR_PDCRB_PD3_Msk                            /*!< Pin PB3 Pull-Down set */
+#define PWR_PDCRB_PD4_Pos         (4U)
+#define PWR_PDCRB_PD4_Msk         (0x1UL << PWR_PDCRB_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRB_PD4             PWR_PDCRB_PD4_Msk                            /*!< Pin PB4 Pull-Down set */
+#define PWR_PDCRB_PD5_Pos         (5U)
+#define PWR_PDCRB_PD5_Msk         (0x1UL << PWR_PDCRB_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRB_PD5             PWR_PDCRB_PD5_Msk                            /*!< Pin PB5 Pull-Down set */
+#define PWR_PDCRB_PD6_Pos         (6U)
+#define PWR_PDCRB_PD6_Msk         (0x1UL << PWR_PDCRB_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRB_PD6             PWR_PDCRB_PD6_Msk                            /*!< Pin PB6 Pull-Down set */
+#define PWR_PDCRB_PD7_Pos         (7U)
+#define PWR_PDCRB_PD7_Msk         (0x1UL << PWR_PDCRB_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRB_PD7             PWR_PDCRB_PD7_Msk                            /*!< Pin PB7 Pull-Down set */
+#define PWR_PDCRB_PD8_Pos         (8U)
+#define PWR_PDCRB_PD8_Msk         (0x1UL << PWR_PDCRB_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRB_PD8             PWR_PDCRB_PD8_Msk                            /*!< Pin PB8 Pull-Down set */
+#define PWR_PDCRB_PD9_Pos         (9U)
+#define PWR_PDCRB_PD9_Msk         (0x1UL << PWR_PDCRB_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRB_PD9             PWR_PDCRB_PD9_Msk                            /*!< Pin PB9 Pull-Down set */
+#define PWR_PDCRB_PD10_Pos        (10U)
+#define PWR_PDCRB_PD10_Msk        (0x1UL << PWR_PDCRB_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRB_PD10            PWR_PDCRB_PD10_Msk                           /*!< Pin PB10 Pull-Down set */
+#define PWR_PDCRB_PD11_Pos        (11U)
+#define PWR_PDCRB_PD11_Msk        (0x1UL << PWR_PDCRB_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRB_PD11            PWR_PDCRB_PD11_Msk                           /*!< Pin PB11 Pull-Down set */
+#define PWR_PDCRB_PD12_Pos        (12U)
+#define PWR_PDCRB_PD12_Msk        (0x1UL << PWR_PDCRB_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRB_PD12            PWR_PDCRB_PD12_Msk                           /*!< Pin PB12 Pull-Down set */
+#define PWR_PDCRB_PD13_Pos        (13U)
+#define PWR_PDCRB_PD13_Msk        (0x1UL << PWR_PDCRB_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRB_PD13            PWR_PDCRB_PD13_Msk                           /*!< Pin PB13 Pull-Down set */
+#define PWR_PDCRB_PD14_Pos        (14U)
+#define PWR_PDCRB_PD14_Msk        (0x1UL << PWR_PDCRB_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRB_PD14            PWR_PDCRB_PD14_Msk                           /*!< Pin PB14 Pull-Down set */
+#define PWR_PDCRB_PD15_Pos        (15U)
+#define PWR_PDCRB_PD15_Msk        (0x1UL << PWR_PDCRB_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRB_PD15            PWR_PDCRB_PD15_Msk                           /*!< Pin PB15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRC register  *****************/
+#define PWR_PUCRC_PU6_Pos         (6U)
+#define PWR_PUCRC_PU6_Msk         (0x1UL << PWR_PUCRC_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRC_PU6             PWR_PUCRC_PU6_Msk                            /*!< Pin PC6 Pull-Up set */
+#define PWR_PUCRC_PU7_Pos         (7U)
+#define PWR_PUCRC_PU7_Msk         (0x1UL << PWR_PUCRC_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRC_PU7             PWR_PUCRC_PU7_Msk                            /*!< Pin PC7 Pull-Up set */
+#define PWR_PUCRC_PU13_Pos        (13U)
+#define PWR_PUCRC_PU13_Msk        (0x1UL << PWR_PUCRC_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRC_PU13            PWR_PUCRC_PU13_Msk                           /*!< Pin PC13 Pull-Up set */
+#define PWR_PUCRC_PU14_Pos        (14U)
+#define PWR_PUCRC_PU14_Msk        (0x1UL << PWR_PUCRC_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRC_PU14            PWR_PUCRC_PU14_Msk                           /*!< Pin PC14 Pull-Up set */
+#define PWR_PUCRC_PU15_Pos        (15U)
+#define PWR_PUCRC_PU15_Msk        (0x1UL << PWR_PUCRC_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRC_PU15            PWR_PUCRC_PU15_Msk                           /*!< Pin PC15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRC register  *****************/
+#define PWR_PDCRC_PD6_Pos         (6U)
+#define PWR_PDCRC_PD6_Msk         (0x1UL << PWR_PDCRC_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRC_PD6             PWR_PDCRC_PD6_Msk                            /*!< Pin PC6 Pull-Down set */
+#define PWR_PDCRC_PD7_Pos         (7U)
+#define PWR_PDCRC_PD7_Msk         (0x1UL << PWR_PDCRC_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRC_PD7             PWR_PDCRC_PD7_Msk                            /*!< Pin PC7 Pull-Down set */
+#define PWR_PDCRC_PD13_Pos        (13U)
+#define PWR_PDCRC_PD13_Msk        (0x1UL << PWR_PDCRC_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRC_PD13            PWR_PDCRC_PD13_Msk                           /*!< Pin PC13 Pull-Down set */
+#define PWR_PDCRC_PD14_Pos        (14U)
+#define PWR_PDCRC_PD14_Msk        (0x1UL << PWR_PDCRC_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRC_PD14            PWR_PDCRC_PD14_Msk                           /*!< Pin PC14 Pull-Down set */
+#define PWR_PDCRC_PD15_Pos        (15U)
+#define PWR_PDCRC_PD15_Msk        (0x1UL << PWR_PDCRC_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRC_PD15            PWR_PDCRC_PD15_Msk                           /*!< Pin PC15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRD register  *****************/
+#define PWR_PUCRD_PU0_Pos         (0U)
+#define PWR_PUCRD_PU0_Msk         (0x1UL << PWR_PUCRD_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRD_PU0             PWR_PUCRD_PU0_Msk                            /*!< Pin PD0 Pull-Up set */
+#define PWR_PUCRD_PU1_Pos         (1U)
+#define PWR_PUCRD_PU1_Msk         (0x1UL << PWR_PUCRD_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRD_PU1             PWR_PUCRD_PU1_Msk                            /*!< Pin PD1 Pull-Up set */
+#define PWR_PUCRD_PU2_Pos         (2U)
+#define PWR_PUCRD_PU2_Msk         (0x1UL << PWR_PUCRD_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRD_PU2             PWR_PUCRD_PU2_Msk                            /*!< Pin PD2 Pull-Up set */
+#define PWR_PUCRD_PU3_Pos         (3U)
+#define PWR_PUCRD_PU3_Msk         (0x1UL << PWR_PUCRD_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRD_PU3             PWR_PUCRD_PU3_Msk                            /*!< Pin PD3 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRD register  *****************/
+#define PWR_PDCRD_PD0_Pos         (0U)
+#define PWR_PDCRD_PD0_Msk         (0x1UL << PWR_PDCRD_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRD_PD0             PWR_PDCRD_PD0_Msk                            /*!< Pin PD0 Pull-Down set */
+#define PWR_PDCRD_PD1_Pos         (1U)
+#define PWR_PDCRD_PD1_Msk         (0x1UL << PWR_PDCRD_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRD_PD1             PWR_PDCRD_PD1_Msk                            /*!< Pin PD1 Pull-Down set */
+#define PWR_PDCRD_PD2_Pos         (2U)
+#define PWR_PDCRD_PD2_Msk         (0x1UL << PWR_PDCRD_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRD_PD2             PWR_PDCRD_PD2_Msk                            /*!< Pin PD2 Pull-Down set */
+#define PWR_PDCRD_PD3_Pos         (3U)
+#define PWR_PDCRD_PD3_Msk         (0x1UL << PWR_PDCRD_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRD_PD3             PWR_PDCRD_PD3_Msk                            /*!< Pin PD3 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRF register  *****************/
+#define PWR_PUCRF_PU0_Pos         (0U)
+#define PWR_PUCRF_PU0_Msk         (0x1UL << PWR_PUCRF_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRF_PU0             PWR_PUCRF_PU0_Msk                            /*!< Pin PF0 Pull-Up set */
+#define PWR_PUCRF_PU1_Pos         (1U)
+#define PWR_PUCRF_PU1_Msk         (0x1UL << PWR_PUCRF_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRF_PU1             PWR_PUCRF_PU1_Msk                            /*!< Pin PF1 Pull-Up set */
+#define PWR_PUCRF_PU2_Pos         (2U)
+#define PWR_PUCRF_PU2_Msk         (0x1UL << PWR_PUCRF_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRF_PU2             PWR_PUCRF_PU2_Msk                            /*!< Pin PF2 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRF register  *****************/
+#define PWR_PDCRF_PD0_Pos         (0U)
+#define PWR_PDCRF_PD0_Msk         (0x1UL << PWR_PDCRF_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRF_PD0             PWR_PDCRF_PD0_Msk                            /*!< Pin PF0 Pull-Down set */
+#define PWR_PDCRF_PD1_Pos         (1U)
+#define PWR_PDCRF_PD1_Msk         (0x1UL << PWR_PDCRF_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRF_PD1             PWR_PDCRF_PD1_Msk                            /*!< Pin PF1 Pull-Down set */
+#define PWR_PDCRF_PD2_Pos         (2U)
+#define PWR_PDCRF_PD2_Msk         (0x1UL << PWR_PDCRF_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRF_PD2             PWR_PDCRF_PD2_Msk                            /*!< Pin PF2 Pull-Down set */
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Reset and Clock Control                          */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions  (not present on all devices in the STM32G0 series)
+*/
+#define RCC_PLLQ_SUPPORT
+
+/********************  Bit definition for RCC_CR register  *****************/
+#define RCC_CR_HSION_Pos                 (8U)
+#define RCC_CR_HSION_Msk                 (0x1UL << RCC_CR_HSION_Pos)           /*!< 0x00000100 */
+#define RCC_CR_HSION                     RCC_CR_HSION_Msk                      /*!< Internal High Speed clock enable */
+#define RCC_CR_HSIKERON_Pos              (9U)
+#define RCC_CR_HSIKERON_Msk              (0x1UL << RCC_CR_HSIKERON_Pos)        /*!< 0x00000200 */
+#define RCC_CR_HSIKERON                  RCC_CR_HSIKERON_Msk                   /*!< Internal High Speed clock enable for some IPs Kernel */
+#define RCC_CR_HSIRDY_Pos                (10U)
+#define RCC_CR_HSIRDY_Msk                (0x1UL << RCC_CR_HSIRDY_Pos)          /*!< 0x00000400 */
+#define RCC_CR_HSIRDY                    RCC_CR_HSIRDY_Msk                     /*!< Internal High Speed clock ready flag */
+#define RCC_CR_HSIDIV_Pos                (11U)
+#define RCC_CR_HSIDIV_Msk                (0x7UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00003800 */
+#define RCC_CR_HSIDIV                    RCC_CR_HSIDIV_Msk                     /*!< HSIDIV[13:11] Internal High Speed clock division factor */
+#define RCC_CR_HSIDIV_0                  (0x1UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00000800 */
+#define RCC_CR_HSIDIV_1                  (0x2UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00001000 */
+#define RCC_CR_HSIDIV_2                  (0x4UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00002000 */
+#define RCC_CR_HSEON_Pos                 (16U)
+#define RCC_CR_HSEON_Msk                 (0x1UL << RCC_CR_HSEON_Pos)           /*!< 0x00010000 */
+#define RCC_CR_HSEON                     RCC_CR_HSEON_Msk                      /*!< External High Speed clock enable */
+#define RCC_CR_HSERDY_Pos                (17U)
+#define RCC_CR_HSERDY_Msk                (0x1UL << RCC_CR_HSERDY_Pos)          /*!< 0x00020000 */
+#define RCC_CR_HSERDY                    RCC_CR_HSERDY_Msk                     /*!< External High Speed clock ready */
+#define RCC_CR_HSEBYP_Pos                (18U)
+#define RCC_CR_HSEBYP_Msk                (0x1UL << RCC_CR_HSEBYP_Pos)          /*!< 0x00040000 */
+#define RCC_CR_HSEBYP                    RCC_CR_HSEBYP_Msk                     /*!< External High Speed clock Bypass */
+#define RCC_CR_CSSON_Pos                 (19U)
+#define RCC_CR_CSSON_Msk                 (0x1UL << RCC_CR_CSSON_Pos)           /*!< 0x00080000 */
+#define RCC_CR_CSSON                     RCC_CR_CSSON_Msk                      /*!< HSE Clock Security System enable */
+
+#define RCC_CR_PLLON_Pos                 (24U)
+#define RCC_CR_PLLON_Msk                 (0x1UL << RCC_CR_PLLON_Pos)           /*!< 0x01000000 */
+#define RCC_CR_PLLON                     RCC_CR_PLLON_Msk                      /*!< System PLL clock enable */
+#define RCC_CR_PLLRDY_Pos                (25U)
+#define RCC_CR_PLLRDY_Msk                (0x1UL << RCC_CR_PLLRDY_Pos)          /*!< 0x02000000 */
+#define RCC_CR_PLLRDY                    RCC_CR_PLLRDY_Msk                     /*!< System PLL clock ready */
+
+/********************  Bit definition for RCC_ICSCR register  ***************/
+/*!< HSICAL configuration */
+#define RCC_ICSCR_HSICAL_Pos             (0U)
+#define RCC_ICSCR_HSICAL_Msk             (0xFFUL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x000000FF */
+#define RCC_ICSCR_HSICAL                 RCC_ICSCR_HSICAL_Msk                  /*!< HSICAL[7:0] bits */
+#define RCC_ICSCR_HSICAL_0               (0x01UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000001 */
+#define RCC_ICSCR_HSICAL_1               (0x02UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000002 */
+#define RCC_ICSCR_HSICAL_2               (0x04UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000004 */
+#define RCC_ICSCR_HSICAL_3               (0x08UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000008 */
+#define RCC_ICSCR_HSICAL_4               (0x10UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000010 */
+#define RCC_ICSCR_HSICAL_5               (0x20UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000020 */
+#define RCC_ICSCR_HSICAL_6               (0x40UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000040 */
+#define RCC_ICSCR_HSICAL_7               (0x80UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000080 */
+
+/*!< HSITRIM configuration */
+#define RCC_ICSCR_HSITRIM_Pos            (8U)
+#define RCC_ICSCR_HSITRIM_Msk            (0x7FUL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00007F00 */
+#define RCC_ICSCR_HSITRIM                RCC_ICSCR_HSITRIM_Msk                 /*!< HSITRIM[14:8] bits */
+#define RCC_ICSCR_HSITRIM_0              (0x01UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000100 */
+#define RCC_ICSCR_HSITRIM_1              (0x02UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000200 */
+#define RCC_ICSCR_HSITRIM_2              (0x04UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000400 */
+#define RCC_ICSCR_HSITRIM_3              (0x08UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000800 */
+#define RCC_ICSCR_HSITRIM_4              (0x10UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00001000 */
+#define RCC_ICSCR_HSITRIM_5              (0x20UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00002000 */
+#define RCC_ICSCR_HSITRIM_6              (0x40UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00004000 */
+
+/********************  Bit definition for RCC_CFGR register  ***************/
+/*!< SW configuration */
+#define RCC_CFGR_SW_Pos                (0U)
+#define RCC_CFGR_SW_Msk                (0x7UL << RCC_CFGR_SW_Pos)              /*!< 0x00000007 */
+#define RCC_CFGR_SW                    RCC_CFGR_SW_Msk                         /*!< SW[2:0] bits (System clock Switch) */
+#define RCC_CFGR_SW_0                  (0x1UL << RCC_CFGR_SW_Pos)              /*!< 0x00000001 */
+#define RCC_CFGR_SW_1                  (0x2UL << RCC_CFGR_SW_Pos)              /*!< 0x00000002 */
+#define RCC_CFGR_SW_2                  (0x4UL << RCC_CFGR_SW_Pos)              /*!< 0x00000004 */
+
+/*!< SWS configuration */
+#define RCC_CFGR_SWS_Pos               (3U)
+#define RCC_CFGR_SWS_Msk               (0x7UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000038 */
+#define RCC_CFGR_SWS                   RCC_CFGR_SWS_Msk                        /*!< SWS[2:0] bits (System Clock Switch Status) */
+#define RCC_CFGR_SWS_0                 (0x1UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000008 */
+#define RCC_CFGR_SWS_1                 (0x2UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000010 */
+#define RCC_CFGR_SWS_2                 (0x4UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000020 */
+
+/*!< HPRE configuration */
+#define RCC_CFGR_HPRE_Pos              (8U)
+#define RCC_CFGR_HPRE_Msk              (0xFUL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000F00 */
+#define RCC_CFGR_HPRE                  RCC_CFGR_HPRE_Msk                       /*!< HPRE[3:0] bits (AHB prescaler) */
+#define RCC_CFGR_HPRE_0                (0x1UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000100 */
+#define RCC_CFGR_HPRE_1                (0x2UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000200 */
+#define RCC_CFGR_HPRE_2                (0x4UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000400 */
+#define RCC_CFGR_HPRE_3                (0x8UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000800 */
+
+/*!< PPRE configuration */
+#define RCC_CFGR_PPRE_Pos              (12U)
+#define RCC_CFGR_PPRE_Msk              (0x7UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00007000 */
+#define RCC_CFGR_PPRE                  RCC_CFGR_PPRE_Msk                       /*!< PRE1[2:0] bits (APB prescaler) */
+#define RCC_CFGR_PPRE_0                (0x1UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00001000 */
+#define RCC_CFGR_PPRE_1                (0x2UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00002000 */
+#define RCC_CFGR_PPRE_2                (0x4UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00004000 */
+
+
+/*!< MCOSEL configuration */
+#define RCC_CFGR_MCOSEL_Pos            (24U)
+#define RCC_CFGR_MCOSEL_Msk            (0x7UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x07000000 */
+#define RCC_CFGR_MCOSEL                RCC_CFGR_MCOSEL_Msk                     /*!< MCOSEL [2:0] bits (Clock output selection) */
+#define RCC_CFGR_MCOSEL_0              (0x1UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x01000000 */
+#define RCC_CFGR_MCOSEL_1              (0x2UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x02000000 */
+#define RCC_CFGR_MCOSEL_2              (0x4UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x04000000 */
+
+/*!< MCO Prescaler configuration */
+#define RCC_CFGR_MCOPRE_Pos            (28U)
+#define RCC_CFGR_MCOPRE_Msk            (0x7UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x70000000 */
+#define RCC_CFGR_MCOPRE                RCC_CFGR_MCOPRE_Msk                     /*!< MCO prescaler [2:0] */
+#define RCC_CFGR_MCOPRE_0              (0x1UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x10000000 */
+#define RCC_CFGR_MCOPRE_1              (0x2UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x20000000 */
+#define RCC_CFGR_MCOPRE_2              (0x4UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x40000000 */
+
+/********************  Bit definition for RCC_PLLCFGR register  ***************/
+#define RCC_PLLCFGR_PLLSRC_Pos           (0U)
+#define RCC_PLLCFGR_PLLSRC_Msk           (0x3UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC               RCC_PLLCFGR_PLLSRC_Msk
+#define RCC_PLLCFGR_PLLSRC_0             (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000001 */
+#define RCC_PLLCFGR_PLLSRC_1             (0x2UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000002 */
+
+#define RCC_PLLCFGR_PLLSRC_NONE          (0x00000000UL)                        /*!< No clock sent to PLL      */
+#define RCC_PLLCFGR_PLLSRC_HSI_Pos       (1U)
+#define RCC_PLLCFGR_PLLSRC_HSI_Msk       (0x1UL << RCC_PLLCFGR_PLLSRC_HSI_Pos) /*!< 0x00000002 */
+#define RCC_PLLCFGR_PLLSRC_HSI           RCC_PLLCFGR_PLLSRC_HSI_Msk            /*!< HSI source clock selected */
+#define RCC_PLLCFGR_PLLSRC_HSE_Pos       (0U)
+#define RCC_PLLCFGR_PLLSRC_HSE_Msk       (0x3UL << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC_HSE           RCC_PLLCFGR_PLLSRC_HSE_Msk            /*!< HSE source clock selected */
+
+#define RCC_PLLCFGR_PLLM_Pos             (4U)
+#define RCC_PLLCFGR_PLLM_Msk             (0x7UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000070 */
+#define RCC_PLLCFGR_PLLM                 RCC_PLLCFGR_PLLM_Msk
+#define RCC_PLLCFGR_PLLM_0               (0x1UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000010 */
+#define RCC_PLLCFGR_PLLM_1               (0x2UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000020 */
+#define RCC_PLLCFGR_PLLM_2               (0x4UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000040 */
+
+#define RCC_PLLCFGR_PLLN_Pos             (8U)
+#define RCC_PLLCFGR_PLLN_Msk             (0x7FUL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00007F00 */
+#define RCC_PLLCFGR_PLLN                 RCC_PLLCFGR_PLLN_Msk
+#define RCC_PLLCFGR_PLLN_0               (0x01UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000100 */
+#define RCC_PLLCFGR_PLLN_1               (0x02UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000200 */
+#define RCC_PLLCFGR_PLLN_2               (0x04UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000400 */
+#define RCC_PLLCFGR_PLLN_3               (0x08UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000800 */
+#define RCC_PLLCFGR_PLLN_4               (0x10UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00001000 */
+#define RCC_PLLCFGR_PLLN_5               (0x20UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00002000 */
+#define RCC_PLLCFGR_PLLN_6               (0x40UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00004000 */
+
+#define RCC_PLLCFGR_PLLPEN_Pos           (16U)
+#define RCC_PLLCFGR_PLLPEN_Msk           (0x1UL << RCC_PLLCFGR_PLLPEN_Pos)     /*!< 0x00010000 */
+#define RCC_PLLCFGR_PLLPEN               RCC_PLLCFGR_PLLPEN_Msk
+
+#define RCC_PLLCFGR_PLLP_Pos              (17U)
+#define RCC_PLLCFGR_PLLP_Msk              (0x1FUL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x003E0000 */
+#define RCC_PLLCFGR_PLLP                  RCC_PLLCFGR_PLLP_Msk
+#define RCC_PLLCFGR_PLLP_0                (0x01UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00020000 */
+#define RCC_PLLCFGR_PLLP_1                (0x02UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00040000 */
+#define RCC_PLLCFGR_PLLP_2                (0x04UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00080000 */
+#define RCC_PLLCFGR_PLLP_3                (0x08UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00100000 */
+#define RCC_PLLCFGR_PLLP_4                (0x10UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00200000 */
+
+#define RCC_PLLCFGR_PLLQEN_Pos           (24U)
+#define RCC_PLLCFGR_PLLQEN_Msk           (0x1UL << RCC_PLLCFGR_PLLQEN_Pos)     /*!< 0x01000000 */
+#define RCC_PLLCFGR_PLLQEN               RCC_PLLCFGR_PLLQEN_Msk
+
+#define RCC_PLLCFGR_PLLQ_Pos             (25U)
+#define RCC_PLLCFGR_PLLQ_Msk             (0x7UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x0E000000 */
+#define RCC_PLLCFGR_PLLQ                 RCC_PLLCFGR_PLLQ_Msk
+#define RCC_PLLCFGR_PLLQ_0               (0x1UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x02000000 */
+#define RCC_PLLCFGR_PLLQ_1               (0x2UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x04000000 */
+#define RCC_PLLCFGR_PLLQ_2               (0x4UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x08000000 */
+
+#define RCC_PLLCFGR_PLLREN_Pos           (28U)
+#define RCC_PLLCFGR_PLLREN_Msk           (0x1UL << RCC_PLLCFGR_PLLREN_Pos)     /*!< 0x10000000 */
+#define RCC_PLLCFGR_PLLREN               RCC_PLLCFGR_PLLREN_Msk
+
+#define RCC_PLLCFGR_PLLR_Pos             (29U)
+#define RCC_PLLCFGR_PLLR_Msk             (0x7UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0xE0000000 */
+#define RCC_PLLCFGR_PLLR                 RCC_PLLCFGR_PLLR_Msk
+#define RCC_PLLCFGR_PLLR_0               (0x1UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x20000000 */
+#define RCC_PLLCFGR_PLLR_1               (0x2UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x40000000 */
+#define RCC_PLLCFGR_PLLR_2               (0x4UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_CIER register  ******************/
+#define RCC_CIER_LSIRDYIE_Pos            (0U)
+#define RCC_CIER_LSIRDYIE_Msk            (0x1UL << RCC_CIER_LSIRDYIE_Pos)      /*!< 0x00000001 */
+#define RCC_CIER_LSIRDYIE                RCC_CIER_LSIRDYIE_Msk
+#define RCC_CIER_LSERDYIE_Pos            (1U)
+#define RCC_CIER_LSERDYIE_Msk            (0x1UL << RCC_CIER_LSERDYIE_Pos)      /*!< 0x00000002 */
+#define RCC_CIER_LSERDYIE                RCC_CIER_LSERDYIE_Msk
+#define RCC_CIER_HSIRDYIE_Pos            (3U)
+#define RCC_CIER_HSIRDYIE_Msk            (0x1UL << RCC_CIER_HSIRDYIE_Pos)      /*!< 0x00000008 */
+#define RCC_CIER_HSIRDYIE                RCC_CIER_HSIRDYIE_Msk
+#define RCC_CIER_HSERDYIE_Pos            (4U)
+#define RCC_CIER_HSERDYIE_Msk            (0x1UL << RCC_CIER_HSERDYIE_Pos)      /*!< 0x00000010 */
+#define RCC_CIER_HSERDYIE                RCC_CIER_HSERDYIE_Msk
+#define RCC_CIER_PLLRDYIE_Pos            (5U)
+#define RCC_CIER_PLLRDYIE_Msk            (0x1UL << RCC_CIER_PLLRDYIE_Pos)      /*!< 0x00000020 */
+#define RCC_CIER_PLLRDYIE                RCC_CIER_PLLRDYIE_Msk
+
+/********************  Bit definition for RCC_CIFR register  ******************/
+#define RCC_CIFR_LSIRDYF_Pos             (0U)
+#define RCC_CIFR_LSIRDYF_Msk             (0x1UL << RCC_CIFR_LSIRDYF_Pos)       /*!< 0x00000001 */
+#define RCC_CIFR_LSIRDYF                 RCC_CIFR_LSIRDYF_Msk
+#define RCC_CIFR_LSERDYF_Pos             (1U)
+#define RCC_CIFR_LSERDYF_Msk             (0x1UL << RCC_CIFR_LSERDYF_Pos)       /*!< 0x00000002 */
+#define RCC_CIFR_LSERDYF                 RCC_CIFR_LSERDYF_Msk
+#define RCC_CIFR_HSIRDYF_Pos             (3U)
+#define RCC_CIFR_HSIRDYF_Msk             (0x1UL << RCC_CIFR_HSIRDYF_Pos)       /*!< 0x00000008 */
+#define RCC_CIFR_HSIRDYF                 RCC_CIFR_HSIRDYF_Msk
+#define RCC_CIFR_HSERDYF_Pos             (4U)
+#define RCC_CIFR_HSERDYF_Msk             (0x1UL << RCC_CIFR_HSERDYF_Pos)       /*!< 0x00000010 */
+#define RCC_CIFR_HSERDYF                 RCC_CIFR_HSERDYF_Msk
+#define RCC_CIFR_PLLRDYF_Pos             (5U)
+#define RCC_CIFR_PLLRDYF_Msk             (0x1UL << RCC_CIFR_PLLRDYF_Pos)       /*!< 0x00000020 */
+#define RCC_CIFR_PLLRDYF                 RCC_CIFR_PLLRDYF_Msk
+#define RCC_CIFR_CSSF_Pos                (8U)
+#define RCC_CIFR_CSSF_Msk                (0x1UL << RCC_CIFR_CSSF_Pos)          /*!< 0x00000100 */
+#define RCC_CIFR_CSSF                    RCC_CIFR_CSSF_Msk
+#define RCC_CIFR_LSECSSF_Pos             (9U)
+#define RCC_CIFR_LSECSSF_Msk             (0x1UL << RCC_CIFR_LSECSSF_Pos)       /*!< 0x00000200 */
+#define RCC_CIFR_LSECSSF                 RCC_CIFR_LSECSSF_Msk
+
+/********************  Bit definition for RCC_CICR register  ******************/
+#define RCC_CICR_LSIRDYC_Pos             (0U)
+#define RCC_CICR_LSIRDYC_Msk             (0x1UL << RCC_CICR_LSIRDYC_Pos)       /*!< 0x00000001 */
+#define RCC_CICR_LSIRDYC                 RCC_CICR_LSIRDYC_Msk
+#define RCC_CICR_LSERDYC_Pos             (1U)
+#define RCC_CICR_LSERDYC_Msk             (0x1UL << RCC_CICR_LSERDYC_Pos)       /*!< 0x00000002 */
+#define RCC_CICR_LSERDYC                 RCC_CICR_LSERDYC_Msk
+#define RCC_CICR_HSIRDYC_Pos             (3U)
+#define RCC_CICR_HSIRDYC_Msk             (0x1UL << RCC_CICR_HSIRDYC_Pos)       /*!< 0x00000008 */
+#define RCC_CICR_HSIRDYC                 RCC_CICR_HSIRDYC_Msk
+#define RCC_CICR_HSERDYC_Pos             (4U)
+#define RCC_CICR_HSERDYC_Msk             (0x1UL << RCC_CICR_HSERDYC_Pos)       /*!< 0x00000010 */
+#define RCC_CICR_HSERDYC                 RCC_CICR_HSERDYC_Msk
+#define RCC_CICR_PLLRDYC_Pos             (5U)
+#define RCC_CICR_PLLRDYC_Msk             (0x1UL << RCC_CICR_PLLRDYC_Pos)       /*!< 0x00000020 */
+#define RCC_CICR_PLLRDYC                 RCC_CICR_PLLRDYC_Msk
+#define RCC_CICR_CSSC_Pos                (8U)
+#define RCC_CICR_CSSC_Msk                (0x1UL << RCC_CICR_CSSC_Pos)          /*!< 0x00000100 */
+#define RCC_CICR_CSSC                    RCC_CICR_CSSC_Msk
+#define RCC_CICR_LSECSSC_Pos             (9U)
+#define RCC_CICR_LSECSSC_Msk             (0x1UL << RCC_CICR_LSECSSC_Pos)       /*!< 0x00000200 */
+#define RCC_CICR_LSECSSC                 RCC_CICR_LSECSSC_Msk
+
+/********************  Bit definition for RCC_IOPRSTR register  ****************/
+#define RCC_IOPRSTR_GPIOARST_Pos         (0U)
+#define RCC_IOPRSTR_GPIOARST_Msk         (0x1UL << RCC_IOPRSTR_GPIOARST_Pos)   /*!< 0x00000001 */
+#define RCC_IOPRSTR_GPIOARST             RCC_IOPRSTR_GPIOARST_Msk
+#define RCC_IOPRSTR_GPIOBRST_Pos         (1U)
+#define RCC_IOPRSTR_GPIOBRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOBRST_Pos)   /*!< 0x00000002 */
+#define RCC_IOPRSTR_GPIOBRST             RCC_IOPRSTR_GPIOBRST_Msk
+#define RCC_IOPRSTR_GPIOCRST_Pos         (2U)
+#define RCC_IOPRSTR_GPIOCRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOCRST_Pos)   /*!< 0x00000004 */
+#define RCC_IOPRSTR_GPIOCRST             RCC_IOPRSTR_GPIOCRST_Msk
+#define RCC_IOPRSTR_GPIODRST_Pos         (3U)
+#define RCC_IOPRSTR_GPIODRST_Msk         (0x1UL << RCC_IOPRSTR_GPIODRST_Pos)   /*!< 0x00000008 */
+#define RCC_IOPRSTR_GPIODRST             RCC_IOPRSTR_GPIODRST_Msk
+#define RCC_IOPRSTR_GPIOFRST_Pos         (5U)
+#define RCC_IOPRSTR_GPIOFRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOFRST_Pos)   /*!< 0x00000020 */
+#define RCC_IOPRSTR_GPIOFRST             RCC_IOPRSTR_GPIOFRST_Msk
+
+/********************  Bit definition for RCC_AHBRSTR register  ***************/
+#define RCC_AHBRSTR_DMA1RST_Pos          (0U)
+#define RCC_AHBRSTR_DMA1RST_Msk          (0x1UL << RCC_AHBRSTR_DMA1RST_Pos)    /*!< 0x00000001 */
+#define RCC_AHBRSTR_DMA1RST              RCC_AHBRSTR_DMA1RST_Msk
+#define RCC_AHBRSTR_FLASHRST_Pos         (8U)
+#define RCC_AHBRSTR_FLASHRST_Msk         (0x1UL << RCC_AHBRSTR_FLASHRST_Pos)   /*!< 0x00000100 */
+#define RCC_AHBRSTR_FLASHRST             RCC_AHBRSTR_FLASHRST_Msk
+#define RCC_AHBRSTR_CRCRST_Pos           (12U)
+#define RCC_AHBRSTR_CRCRST_Msk           (0x1UL << RCC_AHBRSTR_CRCRST_Pos)     /*!< 0x00001000 */
+#define RCC_AHBRSTR_CRCRST               RCC_AHBRSTR_CRCRST_Msk
+#define RCC_AHBRSTR_AESRST_Pos           (16U)
+#define RCC_AHBRSTR_AESRST_Msk           (0x1UL << RCC_AHBRSTR_AESRST_Pos)     /*!< 0x00010000 */
+#define RCC_AHBRSTR_AESRST               RCC_AHBRSTR_AESRST_Msk
+#define RCC_AHBRSTR_RNGRST_Pos           (18U)
+#define RCC_AHBRSTR_RNGRST_Msk           (0x1UL << RCC_AHBRSTR_RNGRST_Pos)     /*!< 0x00040000 */
+#define RCC_AHBRSTR_RNGRST               RCC_AHBRSTR_RNGRST_Msk
+
+/********************  Bit definition for RCC_APBRSTR1 register  **************/
+#define RCC_APBRSTR1_TIM2RST_Pos         (0U)
+#define RCC_APBRSTR1_TIM2RST_Msk         (0x1UL << RCC_APBRSTR1_TIM2RST_Pos)   /*!< 0x00000001 */
+#define RCC_APBRSTR1_TIM2RST             RCC_APBRSTR1_TIM2RST_Msk
+#define RCC_APBRSTR1_TIM3RST_Pos         (1U)
+#define RCC_APBRSTR1_TIM3RST_Msk         (0x1UL << RCC_APBRSTR1_TIM3RST_Pos)   /*!< 0x00000002 */
+#define RCC_APBRSTR1_TIM3RST             RCC_APBRSTR1_TIM3RST_Msk
+#define RCC_APBRSTR1_TIM6RST_Pos         (4U)
+#define RCC_APBRSTR1_TIM6RST_Msk         (0x1UL << RCC_APBRSTR1_TIM6RST_Pos)   /*!< 0x00000010 */
+#define RCC_APBRSTR1_TIM6RST             RCC_APBRSTR1_TIM6RST_Msk
+#define RCC_APBRSTR1_TIM7RST_Pos         (5U)
+#define RCC_APBRSTR1_TIM7RST_Msk         (0x1UL << RCC_APBRSTR1_TIM7RST_Pos)   /*!< 0x00000020 */
+#define RCC_APBRSTR1_TIM7RST             RCC_APBRSTR1_TIM7RST_Msk
+#define RCC_APBRSTR1_SPI2RST_Pos         (14U)
+#define RCC_APBRSTR1_SPI2RST_Msk         (0x1UL << RCC_APBRSTR1_SPI2RST_Pos)   /*!< 0x00004000 */
+#define RCC_APBRSTR1_SPI2RST             RCC_APBRSTR1_SPI2RST_Msk
+#define RCC_APBRSTR1_USART2RST_Pos       (17U)
+#define RCC_APBRSTR1_USART2RST_Msk       (0x1UL << RCC_APBRSTR1_USART2RST_Pos) /*!< 0x00020000 */
+#define RCC_APBRSTR1_USART2RST           RCC_APBRSTR1_USART2RST_Msk
+#define RCC_APBRSTR1_LPUART1RST_Pos      (20U)
+#define RCC_APBRSTR1_LPUART1RST_Msk      (0x1UL << RCC_APBRSTR1_LPUART1RST_Pos) /*!< 0x00100000 */
+#define RCC_APBRSTR1_LPUART1RST          RCC_APBRSTR1_LPUART1RST_Msk
+#define RCC_APBRSTR1_I2C1RST_Pos         (21U)
+#define RCC_APBRSTR1_I2C1RST_Msk         (0x1UL << RCC_APBRSTR1_I2C1RST_Pos)    /*!< 0x00200000 */
+#define RCC_APBRSTR1_I2C1RST             RCC_APBRSTR1_I2C1RST_Msk
+#define RCC_APBRSTR1_I2C2RST_Pos         (22U)
+#define RCC_APBRSTR1_I2C2RST_Msk         (0x1UL << RCC_APBRSTR1_I2C2RST_Pos)    /*!< 0x00400000 */
+#define RCC_APBRSTR1_I2C2RST             RCC_APBRSTR1_I2C2RST_Msk
+#define RCC_APBRSTR1_DBGRST_Pos          (27U)
+#define RCC_APBRSTR1_DBGRST_Msk          (0x1UL << RCC_APBRSTR1_DBGRST_Pos)     /*!< 0x08000000 */
+#define RCC_APBRSTR1_DBGRST              RCC_APBRSTR1_DBGRST_Msk
+#define RCC_APBRSTR1_PWRRST_Pos          (28U)
+#define RCC_APBRSTR1_PWRRST_Msk          (0x1UL << RCC_APBRSTR1_PWRRST_Pos)     /*!< 0x10000000 */
+#define RCC_APBRSTR1_PWRRST              RCC_APBRSTR1_PWRRST_Msk
+#define RCC_APBRSTR1_DAC1RST_Pos         (29U)
+#define RCC_APBRSTR1_DAC1RST_Msk         (0x1UL << RCC_APBRSTR1_DAC1RST_Pos)    /*!< 0x20000000 */
+#define RCC_APBRSTR1_DAC1RST             RCC_APBRSTR1_DAC1RST_Msk
+#define RCC_APBRSTR1_LPTIM2RST_Pos       (30U)
+#define RCC_APBRSTR1_LPTIM2RST_Msk       (0x1UL << RCC_APBRSTR1_LPTIM2RST_Pos)  /*!< 0x40000000 */
+#define RCC_APBRSTR1_LPTIM2RST           RCC_APBRSTR1_LPTIM2RST_Msk
+#define RCC_APBRSTR1_LPTIM1RST_Pos       (31U)
+#define RCC_APBRSTR1_LPTIM1RST_Msk       (0x1UL << RCC_APBRSTR1_LPTIM1RST_Pos)  /*!< 0x80000000 */
+#define RCC_APBRSTR1_LPTIM1RST           RCC_APBRSTR1_LPTIM1RST_Msk
+
+/********************  Bit definition for RCC_APBRSTR2 register  **************/
+#define RCC_APBRSTR2_SYSCFGRST_Pos       (0U)
+#define RCC_APBRSTR2_SYSCFGRST_Msk       (0x1UL << RCC_APBRSTR2_SYSCFGRST_Pos)  /*!< 0x00000001 */
+#define RCC_APBRSTR2_SYSCFGRST           RCC_APBRSTR2_SYSCFGRST_Msk
+#define RCC_APBRSTR2_TIM1RST_Pos         (11U)
+#define RCC_APBRSTR2_TIM1RST_Msk         (0x1UL << RCC_APBRSTR2_TIM1RST_Pos)    /*!< 0x00000800 */
+#define RCC_APBRSTR2_TIM1RST             RCC_APBRSTR2_TIM1RST_Msk
+#define RCC_APBRSTR2_SPI1RST_Pos         (12U)
+#define RCC_APBRSTR2_SPI1RST_Msk         (0x1UL << RCC_APBRSTR2_SPI1RST_Pos)    /*!< 0x00001000 */
+#define RCC_APBRSTR2_SPI1RST             RCC_APBRSTR2_SPI1RST_Msk
+#define RCC_APBRSTR2_USART1RST_Pos       (14U)
+#define RCC_APBRSTR2_USART1RST_Msk       (0x1UL << RCC_APBRSTR2_USART1RST_Pos)  /*!< 0x00004000 */
+#define RCC_APBRSTR2_USART1RST           RCC_APBRSTR2_USART1RST_Msk
+#define RCC_APBRSTR2_TIM14RST_Pos        (15U)
+#define RCC_APBRSTR2_TIM14RST_Msk        (0x1UL << RCC_APBRSTR2_TIM14RST_Pos)   /*!< 0x00008000 */
+#define RCC_APBRSTR2_TIM14RST            RCC_APBRSTR2_TIM14RST_Msk
+#define RCC_APBRSTR2_TIM15RST_Pos        (16U)
+#define RCC_APBRSTR2_TIM15RST_Msk        (0x1UL << RCC_APBRSTR2_TIM15RST_Pos)   /*!< 0x00010000 */
+#define RCC_APBRSTR2_TIM15RST            RCC_APBRSTR2_TIM15RST_Msk
+#define RCC_APBRSTR2_TIM16RST_Pos        (17U)
+#define RCC_APBRSTR2_TIM16RST_Msk        (0x1UL << RCC_APBRSTR2_TIM16RST_Pos)   /*!< 0x00020000 */
+#define RCC_APBRSTR2_TIM16RST            RCC_APBRSTR2_TIM16RST_Msk
+#define RCC_APBRSTR2_TIM17RST_Pos        (18U)
+#define RCC_APBRSTR2_TIM17RST_Msk        (0x1UL << RCC_APBRSTR2_TIM17RST_Pos)   /*!< 0x00040000 */
+#define RCC_APBRSTR2_TIM17RST            RCC_APBRSTR2_TIM17RST_Msk
+#define RCC_APBRSTR2_ADCRST_Pos          (20U)
+#define RCC_APBRSTR2_ADCRST_Msk          (0x1UL << RCC_APBRSTR2_ADCRST_Pos)     /*!< 0x00100000 */
+#define RCC_APBRSTR2_ADCRST              RCC_APBRSTR2_ADCRST_Msk
+
+/********************  Bit definition for RCC_IOPENR register  ****************/
+#define RCC_IOPENR_GPIOAEN_Pos           (0U)
+#define RCC_IOPENR_GPIOAEN_Msk           (0x1UL << RCC_IOPENR_GPIOAEN_Pos)      /*!< 0x00000001 */
+#define RCC_IOPENR_GPIOAEN               RCC_IOPENR_GPIOAEN_Msk
+#define RCC_IOPENR_GPIOBEN_Pos           (1U)
+#define RCC_IOPENR_GPIOBEN_Msk           (0x1UL << RCC_IOPENR_GPIOBEN_Pos)      /*!< 0x00000002 */
+#define RCC_IOPENR_GPIOBEN               RCC_IOPENR_GPIOBEN_Msk
+#define RCC_IOPENR_GPIOCEN_Pos           (2U)
+#define RCC_IOPENR_GPIOCEN_Msk           (0x1UL << RCC_IOPENR_GPIOCEN_Pos)      /*!< 0x00000004 */
+#define RCC_IOPENR_GPIOCEN               RCC_IOPENR_GPIOCEN_Msk
+#define RCC_IOPENR_GPIODEN_Pos           (3U)
+#define RCC_IOPENR_GPIODEN_Msk           (0x1UL << RCC_IOPENR_GPIODEN_Pos)      /*!< 0x00000008 */
+#define RCC_IOPENR_GPIODEN               RCC_IOPENR_GPIODEN_Msk
+#define RCC_IOPENR_GPIOFEN_Pos           (5U)
+#define RCC_IOPENR_GPIOFEN_Msk           (0x1UL << RCC_IOPENR_GPIOFEN_Pos)      /*!< 0x00000020 */
+#define RCC_IOPENR_GPIOFEN               RCC_IOPENR_GPIOFEN_Msk
+
+/********************  Bit definition for RCC_AHBENR register  ****************/
+#define RCC_AHBENR_DMA1EN_Pos            (0U)
+#define RCC_AHBENR_DMA1EN_Msk            (0x1UL << RCC_AHBENR_DMA1EN_Pos)       /*!< 0x00000001 */
+#define RCC_AHBENR_DMA1EN                RCC_AHBENR_DMA1EN_Msk
+#define RCC_AHBENR_FLASHEN_Pos           (8U)
+#define RCC_AHBENR_FLASHEN_Msk           (0x1UL << RCC_AHBENR_FLASHEN_Pos)      /*!< 0x00000100 */
+#define RCC_AHBENR_FLASHEN               RCC_AHBENR_FLASHEN_Msk
+#define RCC_AHBENR_CRCEN_Pos             (12U)
+#define RCC_AHBENR_CRCEN_Msk             (0x1UL << RCC_AHBENR_CRCEN_Pos)        /*!< 0x00001000 */
+#define RCC_AHBENR_CRCEN                 RCC_AHBENR_CRCEN_Msk
+#define RCC_AHBENR_AESEN_Pos             (16U)
+#define RCC_AHBENR_AESEN_Msk             (0x1UL << RCC_AHBENR_AESEN_Pos)        /*!< 0x00010000 */
+#define RCC_AHBENR_AESEN                 RCC_AHBENR_AESEN_Msk
+#define RCC_AHBENR_RNGEN_Pos             (18U)
+#define RCC_AHBENR_RNGEN_Msk             (0x1UL << RCC_AHBENR_RNGEN_Pos)        /*!< 0x00040000 */
+#define RCC_AHBENR_RNGEN                 RCC_AHBENR_RNGEN_Msk
+
+/********************  Bit definition for RCC_APBENR1 register  ***************/
+#define RCC_APBENR1_TIM2EN_Pos           (0U)
+#define RCC_APBENR1_TIM2EN_Msk           (0x1UL << RCC_APBENR1_TIM2EN_Pos)      /*!< 0x00000001 */
+#define RCC_APBENR1_TIM2EN               RCC_APBENR1_TIM2EN_Msk
+#define RCC_APBENR1_TIM3EN_Pos           (1U)
+#define RCC_APBENR1_TIM3EN_Msk           (0x1UL << RCC_APBENR1_TIM3EN_Pos)      /*!< 0x00000002 */
+#define RCC_APBENR1_TIM3EN               RCC_APBENR1_TIM3EN_Msk
+#define RCC_APBENR1_TIM6EN_Pos           (4U)
+#define RCC_APBENR1_TIM6EN_Msk           (0x1UL << RCC_APBENR1_TIM6EN_Pos)      /*!< 0x00000010 */
+#define RCC_APBENR1_TIM6EN               RCC_APBENR1_TIM6EN_Msk
+#define RCC_APBENR1_TIM7EN_Pos           (5U)
+#define RCC_APBENR1_TIM7EN_Msk           (0x1UL << RCC_APBENR1_TIM7EN_Pos)      /*!< 0x00000020 */
+#define RCC_APBENR1_TIM7EN               RCC_APBENR1_TIM7EN_Msk
+#define RCC_APBENR1_RTCAPBEN_Pos         (10U)
+#define RCC_APBENR1_RTCAPBEN_Msk         (0x1UL << RCC_APBENR1_RTCAPBEN_Pos)    /*!< 0x00000400 */
+#define RCC_APBENR1_RTCAPBEN             RCC_APBENR1_RTCAPBEN_Msk
+#define RCC_APBENR1_WWDGEN_Pos           (11U)
+#define RCC_APBENR1_WWDGEN_Msk           (0x1UL << RCC_APBENR1_WWDGEN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR1_WWDGEN               RCC_APBENR1_WWDGEN_Msk
+#define RCC_APBENR1_SPI2EN_Pos           (14U)
+#define RCC_APBENR1_SPI2EN_Msk           (0x1UL << RCC_APBENR1_SPI2EN_Pos)      /*!< 0x00004000 */
+#define RCC_APBENR1_SPI2EN               RCC_APBENR1_SPI2EN_Msk
+#define RCC_APBENR1_USART2EN_Pos         (17U)
+#define RCC_APBENR1_USART2EN_Msk         (0x1UL << RCC_APBENR1_USART2EN_Pos)    /*!< 0x00020000 */
+#define RCC_APBENR1_USART2EN             RCC_APBENR1_USART2EN_Msk
+#define RCC_APBENR1_LPUART1EN_Pos        (20U)
+#define RCC_APBENR1_LPUART1EN_Msk        (0x1UL << RCC_APBENR1_LPUART1EN_Pos)   /*!< 0x00100000 */
+#define RCC_APBENR1_LPUART1EN            RCC_APBENR1_LPUART1EN_Msk
+#define RCC_APBENR1_I2C1EN_Pos           (21U)
+#define RCC_APBENR1_I2C1EN_Msk           (0x1UL << RCC_APBENR1_I2C1EN_Pos)      /*!< 0x00200000 */
+#define RCC_APBENR1_I2C1EN               RCC_APBENR1_I2C1EN_Msk
+#define RCC_APBENR1_I2C2EN_Pos           (22U)
+#define RCC_APBENR1_I2C2EN_Msk           (0x1UL << RCC_APBENR1_I2C2EN_Pos)      /*!< 0x00400000 */
+#define RCC_APBENR1_I2C2EN               RCC_APBENR1_I2C2EN_Msk
+#define RCC_APBENR1_DBGEN_Pos            (27U)
+#define RCC_APBENR1_DBGEN_Msk            (0x1UL << RCC_APBENR1_DBGEN_Pos)       /*!< 0x08000000 */
+#define RCC_APBENR1_DBGEN                RCC_APBENR1_DBGEN_Msk
+#define RCC_APBENR1_PWREN_Pos            (28U)
+#define RCC_APBENR1_PWREN_Msk            (0x1UL << RCC_APBENR1_PWREN_Pos)       /*!< 0x10000000 */
+#define RCC_APBENR1_PWREN                RCC_APBENR1_PWREN_Msk
+#define RCC_APBENR1_DAC1EN_Pos           (29U)
+#define RCC_APBENR1_DAC1EN_Msk           (0x1UL << RCC_APBENR1_DAC1EN_Pos)      /*!< 0x20000000 */
+#define RCC_APBENR1_DAC1EN               RCC_APBENR1_DAC1EN_Msk
+#define RCC_APBENR1_LPTIM2EN_Pos         (30U)
+#define RCC_APBENR1_LPTIM2EN_Msk         (0x1UL << RCC_APBENR1_LPTIM2EN_Pos)    /*!< 0x40000000 */
+#define RCC_APBENR1_LPTIM2EN             RCC_APBENR1_LPTIM2EN_Msk
+#define RCC_APBENR1_LPTIM1EN_Pos         (31U)
+#define RCC_APBENR1_LPTIM1EN_Msk         (0x1UL << RCC_APBENR1_LPTIM1EN_Pos)    /*!< 0x80000000 */
+#define RCC_APBENR1_LPTIM1EN             RCC_APBENR1_LPTIM1EN_Msk
+
+/********************  Bit definition for RCC_APBENR2 register  **************/
+#define RCC_APBENR2_SYSCFGEN_Pos         (0U)
+#define RCC_APBENR2_SYSCFGEN_Msk         (0x1UL << RCC_APBENR2_SYSCFGEN_Pos)    /*!< 0x00000001 */
+#define RCC_APBENR2_SYSCFGEN             RCC_APBENR2_SYSCFGEN_Msk
+#define RCC_APBENR2_TIM1EN_Pos           (11U)
+#define RCC_APBENR2_TIM1EN_Msk           (0x1UL << RCC_APBENR2_TIM1EN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR2_TIM1EN               RCC_APBENR2_TIM1EN_Msk
+#define RCC_APBENR2_SPI1EN_Pos           (12U)
+#define RCC_APBENR2_SPI1EN_Msk           (0x1UL << RCC_APBENR2_SPI1EN_Pos)      /*!< 0x00001000 */
+#define RCC_APBENR2_SPI1EN               RCC_APBENR2_SPI1EN_Msk
+#define RCC_APBENR2_USART1EN_Pos         (14U)
+#define RCC_APBENR2_USART1EN_Msk         (0x1UL << RCC_APBENR2_USART1EN_Pos)    /*!< 0x00004000 */
+#define RCC_APBENR2_USART1EN             RCC_APBENR2_USART1EN_Msk
+#define RCC_APBENR2_TIM14EN_Pos          (15U)
+#define RCC_APBENR2_TIM14EN_Msk          (0x1UL << RCC_APBENR2_TIM14EN_Pos)     /*!< 0x00008000 */
+#define RCC_APBENR2_TIM14EN              RCC_APBENR2_TIM14EN_Msk
+#define RCC_APBENR2_TIM15EN_Pos          (16U)
+#define RCC_APBENR2_TIM15EN_Msk          (0x1UL << RCC_APBENR2_TIM15EN_Pos)     /*!< 0x00010000 */
+#define RCC_APBENR2_TIM15EN              RCC_APBENR2_TIM15EN_Msk
+#define RCC_APBENR2_TIM16EN_Pos          (17U)
+#define RCC_APBENR2_TIM16EN_Msk          (0x1UL << RCC_APBENR2_TIM16EN_Pos)     /*!< 0x00020000 */
+#define RCC_APBENR2_TIM16EN              RCC_APBENR2_TIM16EN_Msk
+#define RCC_APBENR2_TIM17EN_Pos          (18U)
+#define RCC_APBENR2_TIM17EN_Msk          (0x1UL << RCC_APBENR2_TIM17EN_Pos)     /*!< 0x00040000 */
+#define RCC_APBENR2_TIM17EN              RCC_APBENR2_TIM17EN_Msk
+#define RCC_APBENR2_ADCEN_Pos            (20U)
+#define RCC_APBENR2_ADCEN_Msk            (0x1UL << RCC_APBENR2_ADCEN_Pos)       /*!< 0x00100000 */
+#define RCC_APBENR2_ADCEN                RCC_APBENR2_ADCEN_Msk
+
+/********************  Bit definition for RCC_IOPSMENR register  *************/
+#define RCC_IOPSMENR_GPIOASMEN_Pos       (0U)
+#define RCC_IOPSMENR_GPIOASMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOASMEN_Pos)  /*!< 0x00000001 */
+#define RCC_IOPSMENR_GPIOASMEN           RCC_IOPSMENR_GPIOASMEN_Msk
+#define RCC_IOPSMENR_GPIOBSMEN_Pos       (1U)
+#define RCC_IOPSMENR_GPIOBSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOBSMEN_Pos)  /*!< 0x00000002 */
+#define RCC_IOPSMENR_GPIOBSMEN           RCC_IOPSMENR_GPIOBSMEN_Msk
+#define RCC_IOPSMENR_GPIOCSMEN_Pos       (2U)
+#define RCC_IOPSMENR_GPIOCSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOCSMEN_Pos)  /*!< 0x00000004 */
+#define RCC_IOPSMENR_GPIOCSMEN           RCC_IOPSMENR_GPIOCSMEN_Msk
+#define RCC_IOPSMENR_GPIODSMEN_Pos       (3U)
+#define RCC_IOPSMENR_GPIODSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIODSMEN_Pos)  /*!< 0x00000008 */
+#define RCC_IOPSMENR_GPIODSMEN           RCC_IOPSMENR_GPIODSMEN_Msk
+#define RCC_IOPSMENR_GPIOFSMEN_Pos       (5U)
+#define RCC_IOPSMENR_GPIOFSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOFSMEN_Pos)  /*!< 0x00000020 */
+#define RCC_IOPSMENR_GPIOFSMEN           RCC_IOPSMENR_GPIOFSMEN_Msk
+
+/********************  Bit definition for RCC_AHBSMENR register  *************/
+#define RCC_AHBSMENR_DMA1SMEN_Pos        (0U)
+#define RCC_AHBSMENR_DMA1SMEN_Msk        (0x1UL << RCC_AHBSMENR_DMA1SMEN_Pos)   /*!< 0x00000001 */
+#define RCC_AHBSMENR_DMA1SMEN            RCC_AHBSMENR_DMA1SMEN_Msk
+#define RCC_AHBSMENR_FLASHSMEN_Pos       (8U)
+#define RCC_AHBSMENR_FLASHSMEN_Msk       (0x1UL << RCC_AHBSMENR_FLASHSMEN_Pos)  /*!< 0x00000100 */
+#define RCC_AHBSMENR_FLASHSMEN           RCC_AHBSMENR_FLASHSMEN_Msk
+#define RCC_AHBSMENR_SRAMSMEN_Pos        (9U)
+#define RCC_AHBSMENR_SRAMSMEN_Msk        (0x1UL << RCC_AHBSMENR_SRAMSMEN_Pos)   /*!< 0x00000200 */
+#define RCC_AHBSMENR_SRAMSMEN            RCC_AHBSMENR_SRAMSMEN_Msk
+#define RCC_AHBSMENR_CRCSMEN_Pos         (12U)
+#define RCC_AHBSMENR_CRCSMEN_Msk         (0x1UL << RCC_AHBSMENR_CRCSMEN_Pos)    /*!< 0x00001000 */
+#define RCC_AHBSMENR_CRCSMEN             RCC_AHBSMENR_CRCSMEN_Msk
+#define RCC_AHBSMENR_AESSMEN_Pos         (16U)
+#define RCC_AHBSMENR_AESSMEN_Msk         (0x1UL << RCC_AHBSMENR_AESSMEN_Pos)    /*!< 0x00010000 */
+#define RCC_AHBSMENR_AESSMEN             RCC_AHBSMENR_AESSMEN_Msk
+#define RCC_AHBSMENR_RNGSMEN_Pos         (18U)
+#define RCC_AHBSMENR_RNGSMEN_Msk         (0x1UL << RCC_AHBSMENR_RNGSMEN_Pos)    /*!< 0x00040000 */
+#define RCC_AHBSMENR_RNGSMEN             RCC_AHBSMENR_RNGSMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR1 register  *************/
+#define RCC_APBSMENR1_TIM2SMEN_Pos       (0U)
+#define RCC_APBSMENR1_TIM2SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM2SMEN_Pos)  /*!< 0x00000001 */
+#define RCC_APBSMENR1_TIM2SMEN           RCC_APBSMENR1_TIM2SMEN_Msk
+#define RCC_APBSMENR1_TIM3SMEN_Pos       (1U)
+#define RCC_APBSMENR1_TIM3SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM3SMEN_Pos)  /*!< 0x00000002 */
+#define RCC_APBSMENR1_TIM3SMEN           RCC_APBSMENR1_TIM3SMEN_Msk
+#define RCC_APBSMENR1_TIM6SMEN_Pos       (4U)
+#define RCC_APBSMENR1_TIM6SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM6SMEN_Pos)  /*!< 0x00000010 */
+#define RCC_APBSMENR1_TIM6SMEN           RCC_APBSMENR1_TIM6SMEN_Msk
+#define RCC_APBSMENR1_TIM7SMEN_Pos       (5U)
+#define RCC_APBSMENR1_TIM7SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM7SMEN_Pos)  /*!< 0x00000020 */
+#define RCC_APBSMENR1_TIM7SMEN           RCC_APBSMENR1_TIM7SMEN_Msk
+#define RCC_APBSMENR1_RTCAPBSMEN_Pos     (10U)
+#define RCC_APBSMENR1_RTCAPBSMEN_Msk     (0x1UL << RCC_APBSMENR1_RTCAPBSMEN_Pos) /*!< 0x00000400 */
+#define RCC_APBSMENR1_RTCAPBSMEN         RCC_APBSMENR1_RTCAPBSMEN_Msk
+#define RCC_APBSMENR1_WWDGSMEN_Pos       (11U)
+#define RCC_APBSMENR1_WWDGSMEN_Msk       (0x1UL << RCC_APBSMENR1_WWDGSMEN_Pos)   /*!< 0x00000800 */
+#define RCC_APBSMENR1_WWDGSMEN           RCC_APBSMENR1_WWDGSMEN_Msk
+#define RCC_APBSMENR1_SPI2SMEN_Pos       (14U)
+#define RCC_APBSMENR1_SPI2SMEN_Msk       (0x1UL << RCC_APBSMENR1_SPI2SMEN_Pos)   /*!< 0x00004000 */
+#define RCC_APBSMENR1_SPI2SMEN           RCC_APBSMENR1_SPI2SMEN_Msk
+#define RCC_APBSMENR1_USART2SMEN_Pos     (17U)
+#define RCC_APBSMENR1_USART2SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART2SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR1_USART2SMEN         RCC_APBSMENR1_USART2SMEN_Msk
+#define RCC_APBSMENR1_LPUART1SMEN_Pos    (20U)
+#define RCC_APBSMENR1_LPUART1SMEN_Msk    (0x1UL << RCC_APBSMENR1_LPUART1SMEN_Pos) /*!< 0x00100000 */
+#define RCC_APBSMENR1_LPUART1SMEN        RCC_APBSMENR1_LPUART1SMEN_Msk
+#define RCC_APBSMENR1_I2C1SMEN_Pos       (21U)
+#define RCC_APBSMENR1_I2C1SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C1SMEN_Pos)   /*!< 0x00200000 */
+#define RCC_APBSMENR1_I2C1SMEN           RCC_APBSMENR1_I2C1SMEN_Msk
+#define RCC_APBSMENR1_I2C2SMEN_Pos       (22U)
+#define RCC_APBSMENR1_I2C2SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C2SMEN_Pos)   /*!< 0x00400000 */
+#define RCC_APBSMENR1_I2C2SMEN           RCC_APBSMENR1_I2C2SMEN_Msk
+#define RCC_APBSMENR1_DBGSMEN_Pos        (27U)
+#define RCC_APBSMENR1_DBGSMEN_Msk        (0x1UL << RCC_APBSMENR1_DBGSMEN_Pos)    /*!< 0x08000000 */
+#define RCC_APBSMENR1_DBGSMEN            RCC_APBSMENR1_DBGSMEN_Msk
+#define RCC_APBSMENR1_PWRSMEN_Pos        (28U)
+#define RCC_APBSMENR1_PWRSMEN_Msk        (0x1UL << RCC_APBSMENR1_PWRSMEN_Pos)    /*!< 0x10000000 */
+#define RCC_APBSMENR1_PWRSMEN            RCC_APBSMENR1_PWRSMEN_Msk
+#define RCC_APBSMENR1_DAC1SMEN_Pos       (29U)
+#define RCC_APBSMENR1_DAC1SMEN_Msk       (0x1UL << RCC_APBSMENR1_DAC1SMEN_Pos)   /*!< 0x20000000 */
+#define RCC_APBSMENR1_DAC1SMEN           RCC_APBSMENR1_DAC1SMEN_Msk
+#define RCC_APBSMENR1_LPTIM2SMEN_Pos     (30U)
+#define RCC_APBSMENR1_LPTIM2SMEN_Msk     (0x1UL << RCC_APBSMENR1_LPTIM2SMEN_Pos) /*!< 0x40000000 */
+#define RCC_APBSMENR1_LPTIM2SMEN         RCC_APBSMENR1_LPTIM2SMEN_Msk
+#define RCC_APBSMENR1_LPTIM1SMEN_Pos     (31U)
+#define RCC_APBSMENR1_LPTIM1SMEN_Msk     (0x1UL << RCC_APBSMENR1_LPTIM1SMEN_Pos) /*!< 0x80000000 */
+#define RCC_APBSMENR1_LPTIM1SMEN         RCC_APBSMENR1_LPTIM1SMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR2 register  *************/
+#define RCC_APBSMENR2_SYSCFGSMEN_Pos     (0U)
+#define RCC_APBSMENR2_SYSCFGSMEN_Msk     (0x1UL << RCC_APBSMENR2_SYSCFGSMEN_Pos) /*!< 0x00000001 */
+#define RCC_APBSMENR2_SYSCFGSMEN         RCC_APBSMENR2_SYSCFGSMEN_Msk
+#define RCC_APBSMENR2_TIM1SMEN_Pos       (11U)
+#define RCC_APBSMENR2_TIM1SMEN_Msk       (0x1UL << RCC_APBSMENR2_TIM1SMEN_Pos)  /*!< 0x00000800 */
+#define RCC_APBSMENR2_TIM1SMEN           RCC_APBSMENR2_TIM1SMEN_Msk
+#define RCC_APBSMENR2_SPI1SMEN_Pos       (12U)
+#define RCC_APBSMENR2_SPI1SMEN_Msk       (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos)  /*!< 0x00001000 */
+#define RCC_APBSMENR2_SPI1SMEN           RCC_APBSMENR2_SPI1SMEN_Msk
+#define RCC_APBSMENR2_USART1SMEN_Pos     (14U)
+#define RCC_APBSMENR2_USART1SMEN_Msk     (0x1UL << RCC_APBSMENR2_USART1SMEN_Pos) /*!< 0x00004000 */
+#define RCC_APBSMENR2_USART1SMEN         RCC_APBSMENR2_USART1SMEN_Msk
+#define RCC_APBSMENR2_TIM14SMEN_Pos      (15U)
+#define RCC_APBSMENR2_TIM14SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM14SMEN_Pos) /*!< 0x00008000 */
+#define RCC_APBSMENR2_TIM14SMEN          RCC_APBSMENR2_TIM14SMEN_Msk
+#define RCC_APBSMENR2_TIM15SMEN_Pos      (16U)
+#define RCC_APBSMENR2_TIM15SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM15SMEN_Pos) /*!< 0x00010000 */
+#define RCC_APBSMENR2_TIM15SMEN          RCC_APBSMENR2_TIM15SMEN_Msk
+#define RCC_APBSMENR2_TIM16SMEN_Pos      (17U)
+#define RCC_APBSMENR2_TIM16SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM16SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR2_TIM16SMEN          RCC_APBSMENR2_TIM16SMEN_Msk
+#define RCC_APBSMENR2_TIM17SMEN_Pos      (18U)
+#define RCC_APBSMENR2_TIM17SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM17SMEN_Pos) /*!< 0x00040000 */
+#define RCC_APBSMENR2_TIM17SMEN          RCC_APBSMENR2_TIM17SMEN_Msk
+#define RCC_APBSMENR2_ADCSMEN_Pos        (20U)
+#define RCC_APBSMENR2_ADCSMEN_Msk        (0x1UL << RCC_APBSMENR2_ADCSMEN_Pos)   /*!< 0x00100000 */
+#define RCC_APBSMENR2_ADCSMEN            RCC_APBSMENR2_ADCSMEN_Msk
+
+/********************  Bit definition for RCC_CCIPR register  ******************/
+#define RCC_CCIPR_USART1SEL_Pos          (0U)
+#define RCC_CCIPR_USART1SEL_Msk          (0x3UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000003 */
+#define RCC_CCIPR_USART1SEL              RCC_CCIPR_USART1SEL_Msk
+#define RCC_CCIPR_USART1SEL_0            (0x1UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000001 */
+#define RCC_CCIPR_USART1SEL_1            (0x2UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000002 */
+
+
+
+#define RCC_CCIPR_LPUART1SEL_Pos         (10U)
+#define RCC_CCIPR_LPUART1SEL_Msk         (0x3UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000C00 */
+#define RCC_CCIPR_LPUART1SEL             RCC_CCIPR_LPUART1SEL_Msk
+#define RCC_CCIPR_LPUART1SEL_0           (0x1UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000400 */
+#define RCC_CCIPR_LPUART1SEL_1           (0x2UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000800 */
+
+#define RCC_CCIPR_I2C1SEL_Pos            (12U)
+#define RCC_CCIPR_I2C1SEL_Msk            (0x3UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00003000 */
+#define RCC_CCIPR_I2C1SEL                RCC_CCIPR_I2C1SEL_Msk
+#define RCC_CCIPR_I2C1SEL_0              (0x1UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00001000 */
+#define RCC_CCIPR_I2C1SEL_1              (0x2UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00002000 */
+
+#define RCC_CCIPR_I2S1SEL_Pos            (14U)
+#define RCC_CCIPR_I2S1SEL_Msk            (0x3UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x0000C000 */
+#define RCC_CCIPR_I2S1SEL                RCC_CCIPR_I2S1SEL_Msk
+#define RCC_CCIPR_I2S1SEL_0              (0x1UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x00004000 */
+#define RCC_CCIPR_I2S1SEL_1              (0x2UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x00008000 */
+
+#define RCC_CCIPR_LPTIM1SEL_Pos          (18U)
+#define RCC_CCIPR_LPTIM1SEL_Msk          (0x3UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x000C0000 */
+#define RCC_CCIPR_LPTIM1SEL              RCC_CCIPR_LPTIM1SEL_Msk
+#define RCC_CCIPR_LPTIM1SEL_0            (0x1UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x00040000 */
+#define RCC_CCIPR_LPTIM1SEL_1            (0x2UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x00080000 */
+
+#define RCC_CCIPR_LPTIM2SEL_Pos          (20U)
+#define RCC_CCIPR_LPTIM2SEL_Msk          (0x3UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00300000 */
+#define RCC_CCIPR_LPTIM2SEL              RCC_CCIPR_LPTIM2SEL_Msk
+#define RCC_CCIPR_LPTIM2SEL_0            (0x1UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00100000 */
+#define RCC_CCIPR_LPTIM2SEL_1            (0x2UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00200000 */
+
+#define RCC_CCIPR_TIM1SEL_Pos            (22U)
+#define RCC_CCIPR_TIM1SEL_Msk            (0x1UL << RCC_CCIPR_TIM1SEL_Pos)       /*!< 0x00400000 */
+#define RCC_CCIPR_TIM1SEL                RCC_CCIPR_TIM1SEL_Msk
+
+#define RCC_CCIPR_TIM15SEL_Pos           (24U)
+#define RCC_CCIPR_TIM15SEL_Msk           (0x1UL << RCC_CCIPR_TIM15SEL_Pos)      /*!< 0x01000000 */
+#define RCC_CCIPR_TIM15SEL               RCC_CCIPR_TIM15SEL_Msk
+
+#define RCC_CCIPR_RNGSEL_Pos             (26U)
+#define RCC_CCIPR_RNGSEL_Msk             (0x3UL << RCC_CCIPR_RNGSEL_Pos)        /*!< 0x0C000000 */
+#define RCC_CCIPR_RNGSEL                 RCC_CCIPR_RNGSEL_Msk
+#define RCC_CCIPR_RNGSEL_0               (0x1UL << RCC_CCIPR_RNGSEL_Pos)        /*!< 0x04000000 */
+#define RCC_CCIPR_RNGSEL_1               (0x2UL << RCC_CCIPR_RNGSEL_Pos)        /*!< 0x08000000 */
+
+#define RCC_CCIPR_RNGDIV_Pos             (28U)
+#define RCC_CCIPR_RNGDIV_Msk             (0x3UL << RCC_CCIPR_RNGDIV_Pos)        /*!< 0x30000000 */
+#define RCC_CCIPR_RNGDIV                 RCC_CCIPR_RNGDIV_Msk
+#define RCC_CCIPR_RNGDIV_0               (0x1UL << RCC_CCIPR_RNGDIV_Pos)        /*!< 0x10000000 */
+#define RCC_CCIPR_RNGDIV_1               (0x2UL << RCC_CCIPR_RNGDIV_Pos)        /*!< 0x20000000 */
+
+#define RCC_CCIPR_ADCSEL_Pos             (30U)
+#define RCC_CCIPR_ADCSEL_Msk             (0x3UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0xC0000000 */
+#define RCC_CCIPR_ADCSEL                 RCC_CCIPR_ADCSEL_Msk
+#define RCC_CCIPR_ADCSEL_0               (0x1UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x40000000 */
+#define RCC_CCIPR_ADCSEL_1               (0x2UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_BDCR register  ******************/
+#define RCC_BDCR_LSEON_Pos               (0U)
+#define RCC_BDCR_LSEON_Msk               (0x1UL << RCC_BDCR_LSEON_Pos)          /*!< 0x00000001 */
+#define RCC_BDCR_LSEON                   RCC_BDCR_LSEON_Msk
+#define RCC_BDCR_LSERDY_Pos              (1U)
+#define RCC_BDCR_LSERDY_Msk              (0x1UL << RCC_BDCR_LSERDY_Pos)         /*!< 0x00000002 */
+#define RCC_BDCR_LSERDY                  RCC_BDCR_LSERDY_Msk
+#define RCC_BDCR_LSEBYP_Pos              (2U)
+#define RCC_BDCR_LSEBYP_Msk              (0x1UL << RCC_BDCR_LSEBYP_Pos)         /*!< 0x00000004 */
+#define RCC_BDCR_LSEBYP                  RCC_BDCR_LSEBYP_Msk
+
+#define RCC_BDCR_LSEDRV_Pos              (3U)
+#define RCC_BDCR_LSEDRV_Msk              (0x3UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000018 */
+#define RCC_BDCR_LSEDRV                  RCC_BDCR_LSEDRV_Msk
+#define RCC_BDCR_LSEDRV_0                (0x1UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000008 */
+#define RCC_BDCR_LSEDRV_1                (0x2UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000010 */
+
+#define RCC_BDCR_LSECSSON_Pos            (5U)
+#define RCC_BDCR_LSECSSON_Msk            (0x1UL << RCC_BDCR_LSECSSON_Pos)       /*!< 0x00000020 */
+#define RCC_BDCR_LSECSSON                RCC_BDCR_LSECSSON_Msk
+#define RCC_BDCR_LSECSSD_Pos             (6U)
+#define RCC_BDCR_LSECSSD_Msk             (0x1UL << RCC_BDCR_LSECSSD_Pos)        /*!< 0x00000040 */
+#define RCC_BDCR_LSECSSD                 RCC_BDCR_LSECSSD_Msk
+
+#define RCC_BDCR_RTCSEL_Pos              (8U)
+#define RCC_BDCR_RTCSEL_Msk              (0x3UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000300 */
+#define RCC_BDCR_RTCSEL                  RCC_BDCR_RTCSEL_Msk
+#define RCC_BDCR_RTCSEL_0                (0x1UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000100 */
+#define RCC_BDCR_RTCSEL_1                (0x2UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000200 */
+
+#define RCC_BDCR_RTCEN_Pos               (15U)
+#define RCC_BDCR_RTCEN_Msk               (0x1UL << RCC_BDCR_RTCEN_Pos)          /*!< 0x00008000 */
+#define RCC_BDCR_RTCEN                   RCC_BDCR_RTCEN_Msk
+#define RCC_BDCR_BDRST_Pos               (16U)
+#define RCC_BDCR_BDRST_Msk               (0x1UL << RCC_BDCR_BDRST_Pos)          /*!< 0x00010000 */
+#define RCC_BDCR_BDRST                   RCC_BDCR_BDRST_Msk
+
+#define RCC_BDCR_LSCOEN_Pos              (24U)
+#define RCC_BDCR_LSCOEN_Msk              (0x1UL << RCC_BDCR_LSCOEN_Pos)         /*!< 0x01000000 */
+#define RCC_BDCR_LSCOEN                  RCC_BDCR_LSCOEN_Msk
+#define RCC_BDCR_LSCOSEL_Pos             (25U)
+#define RCC_BDCR_LSCOSEL_Msk             (0x1UL << RCC_BDCR_LSCOSEL_Pos)        /*!< 0x02000000 */
+#define RCC_BDCR_LSCOSEL                 RCC_BDCR_LSCOSEL_Msk
+
+/********************  Bit definition for RCC_CSR register  *******************/
+#define RCC_CSR_LSION_Pos                (0U)
+#define RCC_CSR_LSION_Msk                (0x1UL << RCC_CSR_LSION_Pos)           /*!< 0x00000001 */
+#define RCC_CSR_LSION                    RCC_CSR_LSION_Msk
+#define RCC_CSR_LSIRDY_Pos               (1U)
+#define RCC_CSR_LSIRDY_Msk               (0x1UL << RCC_CSR_LSIRDY_Pos)          /*!< 0x00000002 */
+#define RCC_CSR_LSIRDY                   RCC_CSR_LSIRDY_Msk
+
+#define RCC_CSR_RMVF_Pos                 (23U)
+#define RCC_CSR_RMVF_Msk                 (0x1UL << RCC_CSR_RMVF_Pos)            /*!< 0x00800000 */
+#define RCC_CSR_RMVF                     RCC_CSR_RMVF_Msk
+#define RCC_CSR_OBLRSTF_Pos              (25U)
+#define RCC_CSR_OBLRSTF_Msk              (0x1UL << RCC_CSR_OBLRSTF_Pos)         /*!< 0x02000000 */
+#define RCC_CSR_OBLRSTF                  RCC_CSR_OBLRSTF_Msk
+#define RCC_CSR_PINRSTF_Pos              (26U)
+#define RCC_CSR_PINRSTF_Msk              (0x1UL << RCC_CSR_PINRSTF_Pos)         /*!< 0x04000000 */
+#define RCC_CSR_PINRSTF                  RCC_CSR_PINRSTF_Msk
+#define RCC_CSR_PWRRSTF_Pos              (27U)
+#define RCC_CSR_PWRRSTF_Msk              (0x1UL << RCC_CSR_PWRRSTF_Pos)         /*!< 0x08000000 */
+#define RCC_CSR_PWRRSTF                  RCC_CSR_PWRRSTF_Msk
+#define RCC_CSR_SFTRSTF_Pos              (28U)
+#define RCC_CSR_SFTRSTF_Msk              (0x1UL << RCC_CSR_SFTRSTF_Pos)         /*!< 0x10000000 */
+#define RCC_CSR_SFTRSTF                  RCC_CSR_SFTRSTF_Msk
+#define RCC_CSR_IWDGRSTF_Pos             (29U)
+#define RCC_CSR_IWDGRSTF_Msk             (0x1UL << RCC_CSR_IWDGRSTF_Pos)        /*!< 0x20000000 */
+#define RCC_CSR_IWDGRSTF                 RCC_CSR_IWDGRSTF_Msk
+#define RCC_CSR_WWDGRSTF_Pos             (30U)
+#define RCC_CSR_WWDGRSTF_Msk             (0x1UL << RCC_CSR_WWDGRSTF_Pos)        /*!< 0x40000000 */
+#define RCC_CSR_WWDGRSTF                 RCC_CSR_WWDGRSTF_Msk
+#define RCC_CSR_LPWRRSTF_Pos             (31U)
+#define RCC_CSR_LPWRRSTF_Msk             (0x1UL << RCC_CSR_LPWRRSTF_Pos)        /*!< 0x80000000 */
+#define RCC_CSR_LPWRRSTF                 RCC_CSR_LPWRRSTF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    RNG                                     */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for RNG_CR register  *******************/
+#define RNG_CR_RNGEN_Pos    (2U)
+#define RNG_CR_RNGEN_Msk    (0x1UL << RNG_CR_RNGEN_Pos)                         /*!< 0x00000004 */
+#define RNG_CR_RNGEN        RNG_CR_RNGEN_Msk
+#define RNG_CR_IE_Pos       (3U)
+#define RNG_CR_IE_Msk       (0x1UL << RNG_CR_IE_Pos)                            /*!< 0x00000008 */
+#define RNG_CR_IE           RNG_CR_IE_Msk
+#define RNG_CR_CED_Pos      (5U)
+#define RNG_CR_CED_Msk      (0x1UL << RNG_CR_CED_Pos)                           /*!< 0x00000020 */
+#define RNG_CR_CED          RNG_CR_CED_Msk
+
+/********************  Bits definition for RNG_SR register  *******************/
+#define RNG_SR_DRDY_Pos     (0U)
+#define RNG_SR_DRDY_Msk     (0x1UL << RNG_SR_DRDY_Pos)                          /*!< 0x00000001 */
+#define RNG_SR_DRDY         RNG_SR_DRDY_Msk
+#define RNG_SR_CECS_Pos     (1U)
+#define RNG_SR_CECS_Msk     (0x1UL << RNG_SR_CECS_Pos)                          /*!< 0x00000002 */
+#define RNG_SR_CECS         RNG_SR_CECS_Msk
+#define RNG_SR_SECS_Pos     (2U)
+#define RNG_SR_SECS_Msk     (0x1UL << RNG_SR_SECS_Pos)                          /*!< 0x00000004 */
+#define RNG_SR_SECS         RNG_SR_SECS_Msk
+#define RNG_SR_CEIS_Pos     (5U)
+#define RNG_SR_CEIS_Msk     (0x1UL << RNG_SR_CEIS_Pos)                          /*!< 0x00000020 */
+#define RNG_SR_CEIS         RNG_SR_CEIS_Msk
+#define RNG_SR_SEIS_Pos     (6U)
+#define RNG_SR_SEIS_Msk     (0x1UL << RNG_SR_SEIS_Pos)                          /*!< 0x00000040 */
+#define RNG_SR_SEIS         RNG_SR_SEIS_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Real-Time Clock (RTC)                            */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions
+*/
+#define RTC_WAKEUP_SUPPORT
+#define RTC_BACKUP_SUPPORT
+
+/********************  Bits definition for RTC_TR register  *******************/
+#define RTC_TR_PM_Pos                (22U)
+#define RTC_TR_PM_Msk                (0x1UL << RTC_TR_PM_Pos)                   /*!< 0x00400000 */
+#define RTC_TR_PM                    RTC_TR_PM_Msk
+#define RTC_TR_HT_Pos                (20U)
+#define RTC_TR_HT_Msk                (0x3UL << RTC_TR_HT_Pos)                   /*!< 0x00300000 */
+#define RTC_TR_HT                    RTC_TR_HT_Msk
+#define RTC_TR_HT_0                  (0x1UL << RTC_TR_HT_Pos)                   /*!< 0x00100000 */
+#define RTC_TR_HT_1                  (0x2UL << RTC_TR_HT_Pos)                   /*!< 0x00200000 */
+#define RTC_TR_HU_Pos                (16U)
+#define RTC_TR_HU_Msk                (0xFUL << RTC_TR_HU_Pos)                   /*!< 0x000F0000 */
+#define RTC_TR_HU                    RTC_TR_HU_Msk
+#define RTC_TR_HU_0                  (0x1UL << RTC_TR_HU_Pos)                   /*!< 0x00010000 */
+#define RTC_TR_HU_1                  (0x2UL << RTC_TR_HU_Pos)                   /*!< 0x00020000 */
+#define RTC_TR_HU_2                  (0x4UL << RTC_TR_HU_Pos)                   /*!< 0x00040000 */
+#define RTC_TR_HU_3                  (0x8UL << RTC_TR_HU_Pos)                   /*!< 0x00080000 */
+#define RTC_TR_MNT_Pos               (12U)
+#define RTC_TR_MNT_Msk               (0x7UL << RTC_TR_MNT_Pos)                  /*!< 0x00007000 */
+#define RTC_TR_MNT                   RTC_TR_MNT_Msk
+#define RTC_TR_MNT_0                 (0x1UL << RTC_TR_MNT_Pos)                  /*!< 0x00001000 */
+#define RTC_TR_MNT_1                 (0x2UL << RTC_TR_MNT_Pos)                  /*!< 0x00002000 */
+#define RTC_TR_MNT_2                 (0x4UL << RTC_TR_MNT_Pos)                  /*!< 0x00004000 */
+#define RTC_TR_MNU_Pos               (8U)
+#define RTC_TR_MNU_Msk               (0xFUL << RTC_TR_MNU_Pos)                  /*!< 0x00000F00 */
+#define RTC_TR_MNU                   RTC_TR_MNU_Msk
+#define RTC_TR_MNU_0                 (0x1UL << RTC_TR_MNU_Pos)                  /*!< 0x00000100 */
+#define RTC_TR_MNU_1                 (0x2UL << RTC_TR_MNU_Pos)                  /*!< 0x00000200 */
+#define RTC_TR_MNU_2                 (0x4UL << RTC_TR_MNU_Pos)                  /*!< 0x00000400 */
+#define RTC_TR_MNU_3                 (0x8UL << RTC_TR_MNU_Pos)                  /*!< 0x00000800 */
+#define RTC_TR_ST_Pos                (4U)
+#define RTC_TR_ST_Msk                (0x7UL << RTC_TR_ST_Pos)                   /*!< 0x00000070 */
+#define RTC_TR_ST                    RTC_TR_ST_Msk
+#define RTC_TR_ST_0                  (0x1UL << RTC_TR_ST_Pos)                   /*!< 0x00000010 */
+#define RTC_TR_ST_1                  (0x2UL << RTC_TR_ST_Pos)                   /*!< 0x00000020 */
+#define RTC_TR_ST_2                  (0x4UL << RTC_TR_ST_Pos)                   /*!< 0x00000040 */
+#define RTC_TR_SU_Pos                (0U)
+#define RTC_TR_SU_Msk                (0xFUL << RTC_TR_SU_Pos)                   /*!< 0x0000000F */
+#define RTC_TR_SU                    RTC_TR_SU_Msk
+#define RTC_TR_SU_0                  (0x1UL << RTC_TR_SU_Pos)                   /*!< 0x00000001 */
+#define RTC_TR_SU_1                  (0x2UL << RTC_TR_SU_Pos)                   /*!< 0x00000002 */
+#define RTC_TR_SU_2                  (0x4UL << RTC_TR_SU_Pos)                   /*!< 0x00000004 */
+#define RTC_TR_SU_3                  (0x8UL << RTC_TR_SU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_DR register  *******************/
+#define RTC_DR_YT_Pos                (20U)
+#define RTC_DR_YT_Msk                (0xFUL << RTC_DR_YT_Pos)                   /*!< 0x00F00000 */
+#define RTC_DR_YT                    RTC_DR_YT_Msk
+#define RTC_DR_YT_0                  (0x1UL << RTC_DR_YT_Pos)                   /*!< 0x00100000 */
+#define RTC_DR_YT_1                  (0x2UL << RTC_DR_YT_Pos)                   /*!< 0x00200000 */
+#define RTC_DR_YT_2                  (0x4UL << RTC_DR_YT_Pos)                   /*!< 0x00400000 */
+#define RTC_DR_YT_3                  (0x8UL << RTC_DR_YT_Pos)                   /*!< 0x00800000 */
+#define RTC_DR_YU_Pos                (16U)
+#define RTC_DR_YU_Msk                (0xFUL << RTC_DR_YU_Pos)                   /*!< 0x000F0000 */
+#define RTC_DR_YU                    RTC_DR_YU_Msk
+#define RTC_DR_YU_0                  (0x1UL << RTC_DR_YU_Pos)                   /*!< 0x00010000 */
+#define RTC_DR_YU_1                  (0x2UL << RTC_DR_YU_Pos)                   /*!< 0x00020000 */
+#define RTC_DR_YU_2                  (0x4UL << RTC_DR_YU_Pos)                   /*!< 0x00040000 */
+#define RTC_DR_YU_3                  (0x8UL << RTC_DR_YU_Pos)                   /*!< 0x00080000 */
+#define RTC_DR_WDU_Pos               (13U)
+#define RTC_DR_WDU_Msk               (0x7UL << RTC_DR_WDU_Pos)                  /*!< 0x0000E000 */
+#define RTC_DR_WDU                   RTC_DR_WDU_Msk
+#define RTC_DR_WDU_0                 (0x1UL << RTC_DR_WDU_Pos)                  /*!< 0x00002000 */
+#define RTC_DR_WDU_1                 (0x2UL << RTC_DR_WDU_Pos)                  /*!< 0x00004000 */
+#define RTC_DR_WDU_2                 (0x4UL << RTC_DR_WDU_Pos)                  /*!< 0x00008000 */
+#define RTC_DR_MT_Pos                (12U)
+#define RTC_DR_MT_Msk                (0x1UL << RTC_DR_MT_Pos)                   /*!< 0x00001000 */
+#define RTC_DR_MT                    RTC_DR_MT_Msk
+#define RTC_DR_MU_Pos                (8U)
+#define RTC_DR_MU_Msk                (0xFUL << RTC_DR_MU_Pos)                   /*!< 0x00000F00 */
+#define RTC_DR_MU                    RTC_DR_MU_Msk
+#define RTC_DR_MU_0                  (0x1UL << RTC_DR_MU_Pos)                   /*!< 0x00000100 */
+#define RTC_DR_MU_1                  (0x2UL << RTC_DR_MU_Pos)                   /*!< 0x00000200 */
+#define RTC_DR_MU_2                  (0x4UL << RTC_DR_MU_Pos)                   /*!< 0x00000400 */
+#define RTC_DR_MU_3                  (0x8UL << RTC_DR_MU_Pos)                   /*!< 0x00000800 */
+#define RTC_DR_DT_Pos                (4U)
+#define RTC_DR_DT_Msk                (0x3UL << RTC_DR_DT_Pos)                   /*!< 0x00000030 */
+#define RTC_DR_DT                    RTC_DR_DT_Msk
+#define RTC_DR_DT_0                  (0x1UL << RTC_DR_DT_Pos)                   /*!< 0x00000010 */
+#define RTC_DR_DT_1                  (0x2UL << RTC_DR_DT_Pos)                   /*!< 0x00000020 */
+#define RTC_DR_DU_Pos                (0U)
+#define RTC_DR_DU_Msk                (0xFUL << RTC_DR_DU_Pos)                   /*!< 0x0000000F */
+#define RTC_DR_DU                    RTC_DR_DU_Msk
+#define RTC_DR_DU_0                  (0x1UL << RTC_DR_DU_Pos)                   /*!< 0x00000001 */
+#define RTC_DR_DU_1                  (0x2UL << RTC_DR_DU_Pos)                   /*!< 0x00000002 */
+#define RTC_DR_DU_2                  (0x4UL << RTC_DR_DU_Pos)                   /*!< 0x00000004 */
+#define RTC_DR_DU_3                  (0x8UL << RTC_DR_DU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_SSR register  ******************/
+#define RTC_SSR_SS_Pos               (0U)
+#define RTC_SSR_SS_Msk               (0xFFFFUL << RTC_SSR_SS_Pos)               /*!< 0x0000FFFF */
+#define RTC_SSR_SS                   RTC_SSR_SS_Msk
+
+/********************  Bits definition for RTC_ICSR register  ******************/
+#define RTC_ICSR_RECALPF_Pos         (16U)
+#define RTC_ICSR_RECALPF_Msk         (0x1UL << RTC_ICSR_RECALPF_Pos)            /*!< 0x00010000 */
+#define RTC_ICSR_RECALPF             RTC_ICSR_RECALPF_Msk
+#define RTC_ICSR_INIT_Pos            (7U)
+#define RTC_ICSR_INIT_Msk            (0x1UL << RTC_ICSR_INIT_Pos)               /*!< 0x00000080 */
+#define RTC_ICSR_INIT                RTC_ICSR_INIT_Msk
+#define RTC_ICSR_INITF_Pos           (6U)
+#define RTC_ICSR_INITF_Msk           (0x1UL << RTC_ICSR_INITF_Pos)              /*!< 0x00000040 */
+#define RTC_ICSR_INITF               RTC_ICSR_INITF_Msk
+#define RTC_ICSR_RSF_Pos             (5U)
+#define RTC_ICSR_RSF_Msk             (0x1UL << RTC_ICSR_RSF_Pos)                /*!< 0x00000020 */
+#define RTC_ICSR_RSF                 RTC_ICSR_RSF_Msk
+#define RTC_ICSR_INITS_Pos           (4U)
+#define RTC_ICSR_INITS_Msk           (0x1UL << RTC_ICSR_INITS_Pos)              /*!< 0x00000010 */
+#define RTC_ICSR_INITS               RTC_ICSR_INITS_Msk
+#define RTC_ICSR_SHPF_Pos            (3U)
+#define RTC_ICSR_SHPF_Msk            (0x1UL << RTC_ICSR_SHPF_Pos)               /*!< 0x00000008 */
+#define RTC_ICSR_SHPF                RTC_ICSR_SHPF_Msk
+#define RTC_ICSR_WUTWF_Pos           (2U)
+#define RTC_ICSR_WUTWF_Msk           (0x1UL << RTC_ICSR_WUTWF_Pos)              /*!< 0x00000004 */
+#define RTC_ICSR_WUTWF               RTC_ICSR_WUTWF_Msk                         /*!< Wakeup timer write flag > */
+#define RTC_ICSR_ALRBWF_Pos          (1U)
+#define RTC_ICSR_ALRBWF_Msk          (0x1UL << RTC_ICSR_ALRBWF_Pos)             /*!< 0x00000002 */
+#define RTC_ICSR_ALRBWF              RTC_ICSR_ALRBWF_Msk
+#define RTC_ICSR_ALRAWF_Pos          (0U)
+#define RTC_ICSR_ALRAWF_Msk          (0x1UL << RTC_ICSR_ALRAWF_Pos)             /*!< 0x00000001 */
+#define RTC_ICSR_ALRAWF              RTC_ICSR_ALRAWF_Msk
+
+/********************  Bits definition for RTC_PRER register  *****************/
+#define RTC_PRER_PREDIV_A_Pos        (16U)
+#define RTC_PRER_PREDIV_A_Msk        (0x7FUL << RTC_PRER_PREDIV_A_Pos)          /*!< 0x007F0000 */
+#define RTC_PRER_PREDIV_A            RTC_PRER_PREDIV_A_Msk
+#define RTC_PRER_PREDIV_S_Pos        (0U)
+#define RTC_PRER_PREDIV_S_Msk        (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00007FFF */
+#define RTC_PRER_PREDIV_S            RTC_PRER_PREDIV_S_Msk
+
+/********************  Bits definition for RTC_WUTR register  *****************/
+#define RTC_WUTR_WUT_Pos             (0U)
+#define RTC_WUTR_WUT_Msk             (0xFFFFUL << RTC_WUTR_WUT_Pos)            /*!< 0x0000FFFF */
+#define RTC_WUTR_WUT                 RTC_WUTR_WUT_Msk                          /*!< Wakeup auto-reload value bits > */
+
+/********************  Bits definition for RTC_CR register  *******************/
+#define RTC_CR_OUT2EN_Pos            (31U)
+#define RTC_CR_OUT2EN_Msk            (0x1UL << RTC_CR_OUT2EN_Pos)              /*!< 0x80000000 */
+#define RTC_CR_OUT2EN                RTC_CR_OUT2EN_Msk                         /*!< RTC_OUT2 output enable */
+#define RTC_CR_TAMPALRM_TYPE_Pos     (30U)
+#define RTC_CR_TAMPALRM_TYPE_Msk     (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos)       /*!< 0x40000000 */
+#define RTC_CR_TAMPALRM_TYPE         RTC_CR_TAMPALRM_TYPE_Msk                  /*!< TAMPALARM output type  */
+#define RTC_CR_TAMPALRM_PU_Pos       (29U)
+#define RTC_CR_TAMPALRM_PU_Msk       (0x1UL << RTC_CR_TAMPALRM_PU_Pos)         /*!< 0x20000000 */
+#define RTC_CR_TAMPALRM_PU           RTC_CR_TAMPALRM_PU_Msk                    /*!< TAMPALARM output pull-up config */
+#define RTC_CR_TAMPOE_Pos            (26U)
+#define RTC_CR_TAMPOE_Msk            (0x1UL << RTC_CR_TAMPOE_Pos)              /*!< 0x04000000 */
+#define RTC_CR_TAMPOE                RTC_CR_TAMPOE_Msk                         /*!< Tamper detection output enable on TAMPALARM  */
+#define RTC_CR_TAMPTS_Pos            (25U)
+#define RTC_CR_TAMPTS_Msk            (0x1UL << RTC_CR_TAMPTS_Pos)              /*!< 0x02000000 */
+#define RTC_CR_TAMPTS                RTC_CR_TAMPTS_Msk                         /*!< Activate timestamp on tamper detection event  */
+#define RTC_CR_ITSE_Pos              (24U)
+#define RTC_CR_ITSE_Msk              (0x1UL << RTC_CR_ITSE_Pos)                /*!< 0x01000000 */
+#define RTC_CR_ITSE                  RTC_CR_ITSE_Msk                           /*!< Timestamp on internal event enable  */
+#define RTC_CR_COE_Pos               (23U)
+#define RTC_CR_COE_Msk               (0x1UL << RTC_CR_COE_Pos)                 /*!< 0x00800000 */
+#define RTC_CR_COE                   RTC_CR_COE_Msk
+#define RTC_CR_OSEL_Pos              (21U)
+#define RTC_CR_OSEL_Msk              (0x3UL << RTC_CR_OSEL_Pos)                 /*!< 0x00600000 */
+#define RTC_CR_OSEL                  RTC_CR_OSEL_Msk
+#define RTC_CR_OSEL_0                (0x1UL << RTC_CR_OSEL_Pos)                 /*!< 0x00200000 */
+#define RTC_CR_OSEL_1                (0x2UL << RTC_CR_OSEL_Pos)                 /*!< 0x00400000 */
+#define RTC_CR_POL_Pos               (20U)
+#define RTC_CR_POL_Msk               (0x1UL << RTC_CR_POL_Pos)                  /*!< 0x00100000 */
+#define RTC_CR_POL                   RTC_CR_POL_Msk
+#define RTC_CR_COSEL_Pos             (19U)
+#define RTC_CR_COSEL_Msk             (0x1UL << RTC_CR_COSEL_Pos)                /*!< 0x00080000 */
+#define RTC_CR_COSEL                 RTC_CR_COSEL_Msk
+#define RTC_CR_BKP_Pos               (18U)
+#define RTC_CR_BKP_Msk               (0x1UL << RTC_CR_BKP_Pos)                  /*!< 0x00040000 */
+#define RTC_CR_BKP                   RTC_CR_BKP_Msk
+#define RTC_CR_SUB1H_Pos             (17U)
+#define RTC_CR_SUB1H_Msk             (0x1UL << RTC_CR_SUB1H_Pos)                /*!< 0x00020000 */
+#define RTC_CR_SUB1H                 RTC_CR_SUB1H_Msk
+#define RTC_CR_ADD1H_Pos             (16U)
+#define RTC_CR_ADD1H_Msk             (0x1UL << RTC_CR_ADD1H_Pos)                /*!< 0x00010000 */
+#define RTC_CR_ADD1H                 RTC_CR_ADD1H_Msk
+#define RTC_CR_TSIE_Pos              (15U)
+#define RTC_CR_TSIE_Msk              (0x1UL << RTC_CR_TSIE_Pos)                /*!< 0x00008000 */
+#define RTC_CR_TSIE                  RTC_CR_TSIE_Msk                           /*!< Timestamp interrupt enable > */
+#define RTC_CR_WUTIE_Pos             (14U)
+#define RTC_CR_WUTIE_Msk             (0x1UL << RTC_CR_WUTIE_Pos)               /*!< 0x00004000 */
+#define RTC_CR_WUTIE                 RTC_CR_WUTIE_Msk                          /*!< Wakeup timer interrupt enable > */
+#define RTC_CR_ALRBIE_Pos            (13U)
+#define RTC_CR_ALRBIE_Msk            (0x1UL << RTC_CR_ALRBIE_Pos)              /*!< 0x00002000 */
+#define RTC_CR_ALRBIE                RTC_CR_ALRBIE_Msk
+#define RTC_CR_ALRAIE_Pos            (12U)
+#define RTC_CR_ALRAIE_Msk            (0x1UL << RTC_CR_ALRAIE_Pos)              /*!< 0x00001000 */
+#define RTC_CR_ALRAIE                RTC_CR_ALRAIE_Msk
+#define RTC_CR_TSE_Pos               (11U)
+#define RTC_CR_TSE_Msk               (0x1UL << RTC_CR_TSE_Pos)                 /*!< 0x00000800 */
+#define RTC_CR_TSE                   RTC_CR_TSE_Msk                            /*!< timestamp enable > */
+#define RTC_CR_WUTE_Pos              (10U)
+#define RTC_CR_WUTE_Msk              (0x1UL << RTC_CR_WUTE_Pos)                /*!< 0x00000400 */
+#define RTC_CR_WUTE                  RTC_CR_WUTE_Msk                           /*!< Wakeup timer enable > */
+#define RTC_CR_ALRBE_Pos             (9U)
+#define RTC_CR_ALRBE_Msk             (0x1UL << RTC_CR_ALRBE_Pos)               /*!< 0x00000200 */
+#define RTC_CR_ALRBE                 RTC_CR_ALRBE_Msk
+#define RTC_CR_ALRAE_Pos             (8U)
+#define RTC_CR_ALRAE_Msk             (0x1UL << RTC_CR_ALRAE_Pos)                /*!< 0x00000100 */
+#define RTC_CR_ALRAE                 RTC_CR_ALRAE_Msk
+#define RTC_CR_FMT_Pos               (6U)
+#define RTC_CR_FMT_Msk               (0x1UL << RTC_CR_FMT_Pos)                  /*!< 0x00000040 */
+#define RTC_CR_FMT                   RTC_CR_FMT_Msk
+#define RTC_CR_BYPSHAD_Pos           (5U)
+#define RTC_CR_BYPSHAD_Msk           (0x1UL << RTC_CR_BYPSHAD_Pos)              /*!< 0x00000020 */
+#define RTC_CR_BYPSHAD               RTC_CR_BYPSHAD_Msk
+#define RTC_CR_REFCKON_Pos           (4U)
+#define RTC_CR_REFCKON_Msk           (0x1UL << RTC_CR_REFCKON_Pos)              /*!< 0x00000010 */
+#define RTC_CR_REFCKON               RTC_CR_REFCKON_Msk
+#define RTC_CR_TSEDGE_Pos            (3U)
+#define RTC_CR_TSEDGE_Msk            (0x1UL << RTC_CR_TSEDGE_Pos)              /*!< 0x00000008 */
+#define RTC_CR_TSEDGE                RTC_CR_TSEDGE_Msk                         /*!< Timestamp event active edge > */
+#define RTC_CR_WUCKSEL_Pos           (0U)
+#define RTC_CR_WUCKSEL_Msk           (0x7UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000007 */
+#define RTC_CR_WUCKSEL               RTC_CR_WUCKSEL_Msk                        /*!< Wakeup clock selection > */
+#define RTC_CR_WUCKSEL_0             (0x1UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000001 */
+#define RTC_CR_WUCKSEL_1             (0x2UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000002 */
+#define RTC_CR_WUCKSEL_2             (0x4UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000004 */
+
+/********************  Bits definition for RTC_WPR register  ******************/
+#define RTC_WPR_KEY_Pos              (0U)
+#define RTC_WPR_KEY_Msk              (0xFFUL << RTC_WPR_KEY_Pos)                /*!< 0x000000FF */
+#define RTC_WPR_KEY                  RTC_WPR_KEY_Msk
+
+/********************  Bits definition for RTC_CALR register  *****************/
+#define RTC_CALR_CALP_Pos            (15U)
+#define RTC_CALR_CALP_Msk            (0x1UL << RTC_CALR_CALP_Pos)               /*!< 0x00008000 */
+#define RTC_CALR_CALP                RTC_CALR_CALP_Msk
+#define RTC_CALR_CALW8_Pos           (14U)
+#define RTC_CALR_CALW8_Msk           (0x1UL << RTC_CALR_CALW8_Pos)              /*!< 0x00004000 */
+#define RTC_CALR_CALW8               RTC_CALR_CALW8_Msk
+#define RTC_CALR_CALW16_Pos          (13U)
+#define RTC_CALR_CALW16_Msk          (0x1UL << RTC_CALR_CALW16_Pos)             /*!< 0x00002000 */
+#define RTC_CALR_CALW16              RTC_CALR_CALW16_Msk
+#define RTC_CALR_CALM_Pos            (0U)
+#define RTC_CALR_CALM_Msk            (0x1FFUL << RTC_CALR_CALM_Pos)             /*!< 0x000001FF */
+#define RTC_CALR_CALM                RTC_CALR_CALM_Msk
+#define RTC_CALR_CALM_0              (0x001UL << RTC_CALR_CALM_Pos)             /*!< 0x00000001 */
+#define RTC_CALR_CALM_1              (0x002UL << RTC_CALR_CALM_Pos)             /*!< 0x00000002 */
+#define RTC_CALR_CALM_2              (0x004UL << RTC_CALR_CALM_Pos)             /*!< 0x00000004 */
+#define RTC_CALR_CALM_3              (0x008UL << RTC_CALR_CALM_Pos)             /*!< 0x00000008 */
+#define RTC_CALR_CALM_4              (0x010UL << RTC_CALR_CALM_Pos)             /*!< 0x00000010 */
+#define RTC_CALR_CALM_5              (0x020UL << RTC_CALR_CALM_Pos)             /*!< 0x00000020 */
+#define RTC_CALR_CALM_6              (0x040UL << RTC_CALR_CALM_Pos)             /*!< 0x00000040 */
+#define RTC_CALR_CALM_7              (0x080UL << RTC_CALR_CALM_Pos)             /*!< 0x00000080 */
+#define RTC_CALR_CALM_8              (0x100UL << RTC_CALR_CALM_Pos)             /*!< 0x00000100 */
+
+/********************  Bits definition for RTC_SHIFTR register  ***************/
+#define RTC_SHIFTR_SUBFS_Pos         (0U)
+#define RTC_SHIFTR_SUBFS_Msk         (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00007FFF */
+#define RTC_SHIFTR_SUBFS             RTC_SHIFTR_SUBFS_Msk
+#define RTC_SHIFTR_ADD1S_Pos         (31U)
+#define RTC_SHIFTR_ADD1S_Msk         (0x1UL << RTC_SHIFTR_ADD1S_Pos)            /*!< 0x80000000 */
+#define RTC_SHIFTR_ADD1S             RTC_SHIFTR_ADD1S_Msk
+
+/********************  Bits definition for RTC_TSTR register  *****************/
+#define RTC_TSTR_PM_Pos              (22U)
+#define RTC_TSTR_PM_Msk              (0x1UL << RTC_TSTR_PM_Pos)                /*!< 0x00400000 */
+#define RTC_TSTR_PM                  RTC_TSTR_PM_Msk                           /*!< AM-PM notation > */
+#define RTC_TSTR_HT_Pos              (20U)
+#define RTC_TSTR_HT_Msk              (0x3UL << RTC_TSTR_HT_Pos)                /*!< 0x00300000 */
+#define RTC_TSTR_HT                  RTC_TSTR_HT_Msk
+#define RTC_TSTR_HT_0                (0x1UL << RTC_TSTR_HT_Pos)                /*!< 0x00100000 */
+#define RTC_TSTR_HT_1                (0x2UL << RTC_TSTR_HT_Pos)                /*!< 0x00200000 */
+#define RTC_TSTR_HU_Pos              (16U)
+#define RTC_TSTR_HU_Msk              (0xFUL << RTC_TSTR_HU_Pos)                /*!< 0x000F0000 */
+#define RTC_TSTR_HU                  RTC_TSTR_HU_Msk
+#define RTC_TSTR_HU_0                (0x1UL << RTC_TSTR_HU_Pos)                /*!< 0x00010000 */
+#define RTC_TSTR_HU_1                (0x2UL << RTC_TSTR_HU_Pos)                /*!< 0x00020000 */
+#define RTC_TSTR_HU_2                (0x4UL << RTC_TSTR_HU_Pos)                /*!< 0x00040000 */
+#define RTC_TSTR_HU_3                (0x8UL << RTC_TSTR_HU_Pos)                /*!< 0x00080000 */
+#define RTC_TSTR_MNT_Pos             (12U)
+#define RTC_TSTR_MNT_Msk             (0x7UL << RTC_TSTR_MNT_Pos)               /*!< 0x00007000 */
+#define RTC_TSTR_MNT                 RTC_TSTR_MNT_Msk
+#define RTC_TSTR_MNT_0               (0x1UL << RTC_TSTR_MNT_Pos)               /*!< 0x00001000 */
+#define RTC_TSTR_MNT_1               (0x2UL << RTC_TSTR_MNT_Pos)               /*!< 0x00002000 */
+#define RTC_TSTR_MNT_2               (0x4UL << RTC_TSTR_MNT_Pos)                /*!< 0x00004000 */
+#define RTC_TSTR_MNU_Pos             (8U)
+#define RTC_TSTR_MNU_Msk             (0xFUL << RTC_TSTR_MNU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSTR_MNU                 RTC_TSTR_MNU_Msk
+#define RTC_TSTR_MNU_0               (0x1UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000100 */
+#define RTC_TSTR_MNU_1               (0x2UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000200 */
+#define RTC_TSTR_MNU_2               (0x4UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000400 */
+#define RTC_TSTR_MNU_3               (0x8UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000800 */
+#define RTC_TSTR_ST_Pos              (4U)
+#define RTC_TSTR_ST_Msk              (0x7UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000070 */
+#define RTC_TSTR_ST                  RTC_TSTR_ST_Msk
+#define RTC_TSTR_ST_0                (0x1UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000010 */
+#define RTC_TSTR_ST_1                (0x2UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000020 */
+#define RTC_TSTR_ST_2                (0x4UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000040 */
+#define RTC_TSTR_SU_Pos              (0U)
+#define RTC_TSTR_SU_Msk              (0xFUL << RTC_TSTR_SU_Pos)                 /*!< 0x0000000F */
+#define RTC_TSTR_SU                  RTC_TSTR_SU_Msk
+#define RTC_TSTR_SU_0                (0x1UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000001 */
+#define RTC_TSTR_SU_1                (0x2UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000002 */
+#define RTC_TSTR_SU_2                (0x4UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000004 */
+#define RTC_TSTR_SU_3                (0x8UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSDR register  *****************/
+#define RTC_TSDR_WDU_Pos             (13U)
+#define RTC_TSDR_WDU_Msk             (0x7UL << RTC_TSDR_WDU_Pos)               /*!< 0x0000E000 */
+#define RTC_TSDR_WDU                 RTC_TSDR_WDU_Msk                          /*!< Week day units > */
+#define RTC_TSDR_WDU_0               (0x1UL << RTC_TSDR_WDU_Pos)               /*!< 0x00002000 */
+#define RTC_TSDR_WDU_1               (0x2UL << RTC_TSDR_WDU_Pos)               /*!< 0x00004000 */
+#define RTC_TSDR_WDU_2               (0x4UL << RTC_TSDR_WDU_Pos)               /*!< 0x00008000 */
+#define RTC_TSDR_MT_Pos              (12U)
+#define RTC_TSDR_MT_Msk              (0x1UL << RTC_TSDR_MT_Pos)                /*!< 0x00001000 */
+#define RTC_TSDR_MT                  RTC_TSDR_MT_Msk
+#define RTC_TSDR_MU_Pos              (8U)
+#define RTC_TSDR_MU_Msk              (0xFUL << RTC_TSDR_MU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSDR_MU                  RTC_TSDR_MU_Msk
+#define RTC_TSDR_MU_0                (0x1UL << RTC_TSDR_MU_Pos)                /*!< 0x00000100 */
+#define RTC_TSDR_MU_1                (0x2UL << RTC_TSDR_MU_Pos)                /*!< 0x00000200 */
+#define RTC_TSDR_MU_2                (0x4UL << RTC_TSDR_MU_Pos)                /*!< 0x00000400 */
+#define RTC_TSDR_MU_3                (0x8UL << RTC_TSDR_MU_Pos)                /*!< 0x00000800 */
+#define RTC_TSDR_DT_Pos              (4U)
+#define RTC_TSDR_DT_Msk              (0x3UL << RTC_TSDR_DT_Pos)                /*!< 0x00000030 */
+#define RTC_TSDR_DT                  RTC_TSDR_DT_Msk
+#define RTC_TSDR_DT_0                (0x1UL << RTC_TSDR_DT_Pos)                /*!< 0x00000010 */
+#define RTC_TSDR_DT_1                (0x2UL << RTC_TSDR_DT_Pos)                /*!< 0x00000020 */
+#define RTC_TSDR_DU_Pos              (0U)
+#define RTC_TSDR_DU_Msk              (0xFUL << RTC_TSDR_DU_Pos)                /*!< 0x0000000F */
+#define RTC_TSDR_DU                  RTC_TSDR_DU_Msk
+#define RTC_TSDR_DU_0                (0x1UL << RTC_TSDR_DU_Pos)                /*!< 0x00000001 */
+#define RTC_TSDR_DU_1                (0x2UL << RTC_TSDR_DU_Pos)                /*!< 0x00000002 */
+#define RTC_TSDR_DU_2                (0x4UL << RTC_TSDR_DU_Pos)                /*!< 0x00000004 */
+#define RTC_TSDR_DU_3                (0x8UL << RTC_TSDR_DU_Pos)                /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSSSR register  ****************/
+#define RTC_TSSSR_SS_Pos             (0U)
+#define RTC_TSSSR_SS_Msk             (0xFFFFUL << RTC_TSSSR_SS_Pos)            /*!< 0x0000FFFF */
+#define RTC_TSSSR_SS                 RTC_TSSSR_SS_Msk                          /*!< Sub second value > */
+
+/********************  Bits definition for RTC_ALRMAR register  ***************/
+#define RTC_ALRMAR_MSK4_Pos          (31U)
+#define RTC_ALRMAR_MSK4_Msk          (0x1UL << RTC_ALRMAR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMAR_MSK4              RTC_ALRMAR_MSK4_Msk
+#define RTC_ALRMAR_WDSEL_Pos         (30U)
+#define RTC_ALRMAR_WDSEL_Msk         (0x1UL << RTC_ALRMAR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMAR_WDSEL             RTC_ALRMAR_WDSEL_Msk
+#define RTC_ALRMAR_DT_Pos            (28U)
+#define RTC_ALRMAR_DT_Msk            (0x3UL << RTC_ALRMAR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMAR_DT                RTC_ALRMAR_DT_Msk
+#define RTC_ALRMAR_DT_0              (0x1UL << RTC_ALRMAR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMAR_DT_1              (0x2UL << RTC_ALRMAR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMAR_DU_Pos            (24U)
+#define RTC_ALRMAR_DU_Msk            (0xFUL << RTC_ALRMAR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMAR_DU                RTC_ALRMAR_DU_Msk
+#define RTC_ALRMAR_DU_0              (0x1UL << RTC_ALRMAR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMAR_DU_1              (0x2UL << RTC_ALRMAR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMAR_DU_2              (0x4UL << RTC_ALRMAR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMAR_DU_3              (0x8UL << RTC_ALRMAR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMAR_MSK3_Pos          (23U)
+#define RTC_ALRMAR_MSK3_Msk          (0x1UL << RTC_ALRMAR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMAR_MSK3              RTC_ALRMAR_MSK3_Msk
+#define RTC_ALRMAR_PM_Pos            (22U)
+#define RTC_ALRMAR_PM_Msk            (0x1UL << RTC_ALRMAR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMAR_PM                RTC_ALRMAR_PM_Msk
+#define RTC_ALRMAR_HT_Pos            (20U)
+#define RTC_ALRMAR_HT_Msk            (0x3UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMAR_HT                RTC_ALRMAR_HT_Msk
+#define RTC_ALRMAR_HT_0              (0x1UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMAR_HT_1              (0x2UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMAR_HU_Pos            (16U)
+#define RTC_ALRMAR_HU_Msk            (0xFUL << RTC_ALRMAR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMAR_HU                RTC_ALRMAR_HU_Msk
+#define RTC_ALRMAR_HU_0              (0x1UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMAR_HU_1              (0x2UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMAR_HU_2              (0x4UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMAR_HU_3              (0x8UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMAR_MSK2_Pos          (15U)
+#define RTC_ALRMAR_MSK2_Msk          (0x1UL << RTC_ALRMAR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMAR_MSK2              RTC_ALRMAR_MSK2_Msk
+#define RTC_ALRMAR_MNT_Pos           (12U)
+#define RTC_ALRMAR_MNT_Msk           (0x7UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMAR_MNT               RTC_ALRMAR_MNT_Msk
+#define RTC_ALRMAR_MNT_0             (0x1UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMAR_MNT_1             (0x2UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMAR_MNT_2             (0x4UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMAR_MNU_Pos           (8U)
+#define RTC_ALRMAR_MNU_Msk           (0xFUL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMAR_MNU               RTC_ALRMAR_MNU_Msk
+#define RTC_ALRMAR_MNU_0             (0x1UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMAR_MNU_1             (0x2UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMAR_MNU_2             (0x4UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMAR_MNU_3             (0x8UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMAR_MSK1_Pos          (7U)
+#define RTC_ALRMAR_MSK1_Msk          (0x1UL << RTC_ALRMAR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMAR_MSK1              RTC_ALRMAR_MSK1_Msk
+#define RTC_ALRMAR_ST_Pos            (4U)
+#define RTC_ALRMAR_ST_Msk            (0x7UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMAR_ST                RTC_ALRMAR_ST_Msk
+#define RTC_ALRMAR_ST_0              (0x1UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMAR_ST_1              (0x2UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMAR_ST_2              (0x4UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMAR_SU_Pos            (0U)
+#define RTC_ALRMAR_SU_Msk            (0xFUL << RTC_ALRMAR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMAR_SU                RTC_ALRMAR_SU_Msk
+#define RTC_ALRMAR_SU_0              (0x1UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMAR_SU_1              (0x2UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMAR_SU_2              (0x4UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMAR_SU_3              (0x8UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMASSR_MASKSS_Pos      (24U)
+#define RTC_ALRMASSR_MASKSS_Msk      (0xFUL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMASSR_MASKSS          RTC_ALRMASSR_MASKSS_Msk
+#define RTC_ALRMASSR_MASKSS_0        (0x1UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMASSR_MASKSS_1        (0x2UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMASSR_MASKSS_2        (0x4UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMASSR_MASKSS_3        (0x8UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMASSR_SS_Pos          (0U)
+#define RTC_ALRMASSR_SS_Msk          (0x7FFFUL << RTC_ALRMASSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMASSR_SS              RTC_ALRMASSR_SS_Msk
+
+/********************  Bits definition for RTC_ALRMBR register  ***************/
+#define RTC_ALRMBR_MSK4_Pos          (31U)
+#define RTC_ALRMBR_MSK4_Msk          (0x1UL << RTC_ALRMBR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMBR_MSK4              RTC_ALRMBR_MSK4_Msk
+#define RTC_ALRMBR_WDSEL_Pos         (30U)
+#define RTC_ALRMBR_WDSEL_Msk         (0x1UL << RTC_ALRMBR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMBR_WDSEL             RTC_ALRMBR_WDSEL_Msk
+#define RTC_ALRMBR_DT_Pos            (28U)
+#define RTC_ALRMBR_DT_Msk            (0x3UL << RTC_ALRMBR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMBR_DT                RTC_ALRMBR_DT_Msk
+#define RTC_ALRMBR_DT_0              (0x1UL << RTC_ALRMBR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMBR_DT_1              (0x2UL << RTC_ALRMBR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMBR_DU_Pos            (24U)
+#define RTC_ALRMBR_DU_Msk            (0xFUL << RTC_ALRMBR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMBR_DU                RTC_ALRMBR_DU_Msk
+#define RTC_ALRMBR_DU_0              (0x1UL << RTC_ALRMBR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMBR_DU_1              (0x2UL << RTC_ALRMBR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMBR_DU_2              (0x4UL << RTC_ALRMBR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMBR_DU_3              (0x8UL << RTC_ALRMBR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMBR_MSK3_Pos          (23U)
+#define RTC_ALRMBR_MSK3_Msk          (0x1UL << RTC_ALRMBR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMBR_MSK3              RTC_ALRMBR_MSK3_Msk
+#define RTC_ALRMBR_PM_Pos            (22U)
+#define RTC_ALRMBR_PM_Msk            (0x1UL << RTC_ALRMBR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMBR_PM                RTC_ALRMBR_PM_Msk
+#define RTC_ALRMBR_HT_Pos            (20U)
+#define RTC_ALRMBR_HT_Msk            (0x3UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMBR_HT                RTC_ALRMBR_HT_Msk
+#define RTC_ALRMBR_HT_0              (0x1UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMBR_HT_1              (0x2UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMBR_HU_Pos            (16U)
+#define RTC_ALRMBR_HU_Msk            (0xFUL << RTC_ALRMBR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMBR_HU                RTC_ALRMBR_HU_Msk
+#define RTC_ALRMBR_HU_0              (0x1UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMBR_HU_1              (0x2UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMBR_HU_2              (0x4UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMBR_HU_3              (0x8UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMBR_MSK2_Pos          (15U)
+#define RTC_ALRMBR_MSK2_Msk          (0x1UL << RTC_ALRMBR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMBR_MSK2              RTC_ALRMBR_MSK2_Msk
+#define RTC_ALRMBR_MNT_Pos           (12U)
+#define RTC_ALRMBR_MNT_Msk           (0x7UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMBR_MNT               RTC_ALRMBR_MNT_Msk
+#define RTC_ALRMBR_MNT_0             (0x1UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMBR_MNT_1             (0x2UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMBR_MNT_2             (0x4UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMBR_MNU_Pos           (8U)
+#define RTC_ALRMBR_MNU_Msk           (0xFUL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMBR_MNU               RTC_ALRMBR_MNU_Msk
+#define RTC_ALRMBR_MNU_0             (0x1UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMBR_MNU_1             (0x2UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMBR_MNU_2             (0x4UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMBR_MNU_3             (0x8UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMBR_MSK1_Pos          (7U)
+#define RTC_ALRMBR_MSK1_Msk          (0x1UL << RTC_ALRMBR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMBR_MSK1              RTC_ALRMBR_MSK1_Msk
+#define RTC_ALRMBR_ST_Pos            (4U)
+#define RTC_ALRMBR_ST_Msk            (0x7UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMBR_ST                RTC_ALRMBR_ST_Msk
+#define RTC_ALRMBR_ST_0              (0x1UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMBR_ST_1              (0x2UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMBR_ST_2              (0x4UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMBR_SU_Pos            (0U)
+#define RTC_ALRMBR_SU_Msk            (0xFUL << RTC_ALRMBR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMBR_SU                RTC_ALRMBR_SU_Msk
+#define RTC_ALRMBR_SU_0              (0x1UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMBR_SU_1              (0x2UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMBR_SU_2              (0x4UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMBR_SU_3              (0x8UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMBSSR_MASKSS_Pos      (24U)
+#define RTC_ALRMBSSR_MASKSS_Msk      (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMBSSR_MASKSS          RTC_ALRMBSSR_MASKSS_Msk
+#define RTC_ALRMBSSR_MASKSS_0        (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMBSSR_MASKSS_1        (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMBSSR_MASKSS_2        (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMBSSR_MASKSS_3        (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMBSSR_SS_Pos          (0U)
+#define RTC_ALRMBSSR_SS_Msk          (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMBSSR_SS              RTC_ALRMBSSR_SS_Msk
+
+/********************  Bits definition for RTC_SR register  *******************/
+#define RTC_SR_ITSF_Pos              (5U)
+#define RTC_SR_ITSF_Msk              (0x1UL << RTC_SR_ITSF_Pos)                /*!< 0x00000020 */
+#define RTC_SR_ITSF                  RTC_SR_ITSF_Msk
+#define RTC_SR_TSOVF_Pos             (4U)
+#define RTC_SR_TSOVF_Msk             (0x1UL << RTC_SR_TSOVF_Pos)               /*!< 0x00000010 */
+#define RTC_SR_TSOVF                 RTC_SR_TSOVF_Msk                          /*!< Timestamp overflow flag > */
+#define RTC_SR_TSF_Pos               (3U)
+#define RTC_SR_TSF_Msk               (0x1UL << RTC_SR_TSF_Pos)                 /*!< 0x00000008 */
+#define RTC_SR_TSF                   RTC_SR_TSF_Msk                            /*!< Timestamp flag > */
+#define RTC_SR_WUTF_Pos              (2U)
+#define RTC_SR_WUTF_Msk              (0x1UL << RTC_SR_WUTF_Pos)                /*!< 0x00000004 */
+#define RTC_SR_WUTF                  RTC_SR_WUTF_Msk                           /*!< Wakeup timer flag > */
+#define RTC_SR_ALRBF_Pos             (1U)
+#define RTC_SR_ALRBF_Msk             (0x1UL << RTC_SR_ALRBF_Pos)               /*!< 0x00000002 */
+#define RTC_SR_ALRBF                 RTC_SR_ALRBF_Msk
+#define RTC_SR_ALRAF_Pos             (0U)
+#define RTC_SR_ALRAF_Msk             (0x1UL << RTC_SR_ALRAF_Pos)               /*!< 0x00000001 */
+#define RTC_SR_ALRAF                 RTC_SR_ALRAF_Msk
+
+/********************  Bits definition for RTC_MISR register  *****************/
+#define RTC_MISR_ITSMF_Pos           (5U)
+#define RTC_MISR_ITSMF_Msk           (0x1UL << RTC_MISR_ITSMF_Pos)             /*!< 0x00000020 */
+#define RTC_MISR_ITSMF               RTC_MISR_ITSMF_Msk
+#define RTC_MISR_TSOVMF_Pos          (4U)
+#define RTC_MISR_TSOVMF_Msk          (0x1UL << RTC_MISR_TSOVMF_Pos)            /*!< 0x00000010 */
+#define RTC_MISR_TSOVMF              RTC_MISR_TSOVMF_Msk                       /*!< Timestamp overflow masked flag > */
+#define RTC_MISR_TSMF_Pos            (3U)
+#define RTC_MISR_TSMF_Msk            (0x1UL << RTC_MISR_TSMF_Pos)              /*!< 0x00000008 */
+#define RTC_MISR_TSMF                RTC_MISR_TSMF_Msk                         /*!< Timestamp masked flag > */
+#define RTC_MISR_WUTMF_Pos           (2U)
+#define RTC_MISR_WUTMF_Msk           (0x1UL << RTC_MISR_WUTMF_Pos)             /*!< 0x00000004 */
+#define RTC_MISR_WUTMF               RTC_MISR_WUTMF_Msk                        /*!< Wakeup timer masked flag > */
+#define RTC_MISR_ALRBMF_Pos          (1U)
+#define RTC_MISR_ALRBMF_Msk          (0x1UL << RTC_MISR_ALRBMF_Pos)            /*!< 0x00000002 */
+#define RTC_MISR_ALRBMF              RTC_MISR_ALRBMF_Msk
+#define RTC_MISR_ALRAMF_Pos          (0U)
+#define RTC_MISR_ALRAMF_Msk          (0x1UL << RTC_MISR_ALRAMF_Pos)            /*!< 0x00000001 */
+#define RTC_MISR_ALRAMF              RTC_MISR_ALRAMF_Msk
+
+/********************  Bits definition for RTC_SCR register  ******************/
+#define RTC_SCR_CITSF_Pos            (5U)
+#define RTC_SCR_CITSF_Msk            (0x1UL << RTC_SCR_CITSF_Pos)              /*!< 0x00000020 */
+#define RTC_SCR_CITSF                RTC_SCR_CITSF_Msk
+#define RTC_SCR_CTSOVF_Pos           (4U)
+#define RTC_SCR_CTSOVF_Msk           (0x1UL << RTC_SCR_CTSOVF_Pos)             /*!< 0x00000010 */
+#define RTC_SCR_CTSOVF               RTC_SCR_CTSOVF_Msk                        /*!< Clear timestamp overflow flag > */
+#define RTC_SCR_CTSF_Pos             (3U)
+#define RTC_SCR_CTSF_Msk             (0x1UL << RTC_SCR_CTSF_Pos)               /*!< 0x00000008 */
+#define RTC_SCR_CTSF                 RTC_SCR_CTSF_Msk                          /*!< Clear timestamp flag > */
+#define RTC_SCR_CWUTF_Pos            (2U)
+#define RTC_SCR_CWUTF_Msk            (0x1UL << RTC_SCR_CWUTF_Pos)              /*!< 0x00000004 */
+#define RTC_SCR_CWUTF                RTC_SCR_CWUTF_Msk                         /*!< Clear wakeup timer flag > */
+#define RTC_SCR_CALRBF_Pos           (1U)
+#define RTC_SCR_CALRBF_Msk           (0x1UL << RTC_SCR_CALRBF_Pos)             /*!< 0x00000002 */
+#define RTC_SCR_CALRBF               RTC_SCR_CALRBF_Msk
+#define RTC_SCR_CALRAF_Pos           (0U)
+#define RTC_SCR_CALRAF_Msk           (0x1UL << RTC_SCR_CALRAF_Pos)             /*!< 0x00000001 */
+#define RTC_SCR_CALRAF               RTC_SCR_CALRAF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                     Tamper and backup register (TAMP)                      */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for TAMP_CR1 register  *****************/
+#define TAMP_CR1_TAMP1E_Pos          (0U)
+#define TAMP_CR1_TAMP1E_Msk          (0x1UL << TAMP_CR1_TAMP1E_Pos)             /*!< 0x00000001 */
+#define TAMP_CR1_TAMP1E              TAMP_CR1_TAMP1E_Msk
+#define TAMP_CR1_TAMP2E_Pos          (1U)
+#define TAMP_CR1_TAMP2E_Msk          (0x1UL << TAMP_CR1_TAMP2E_Pos)             /*!< 0x00000002 */
+#define TAMP_CR1_TAMP2E              TAMP_CR1_TAMP2E_Msk
+#define TAMP_CR1_ITAMP3E_Pos         (18U)
+#define TAMP_CR1_ITAMP3E_Msk         (0x1UL << TAMP_CR1_ITAMP3E_Pos)            /*!< 0x00040000 */
+#define TAMP_CR1_ITAMP3E             TAMP_CR1_ITAMP3E_Msk
+#define TAMP_CR1_ITAMP4E_Pos         (19U)
+#define TAMP_CR1_ITAMP4E_Msk         (0x1UL << TAMP_CR1_ITAMP4E_Pos)            /*!< 0x00080000 */
+#define TAMP_CR1_ITAMP4E             TAMP_CR1_ITAMP4E_Msk
+#define TAMP_CR1_ITAMP5E_Pos         (20U)
+#define TAMP_CR1_ITAMP5E_Msk         (0x1UL << TAMP_CR1_ITAMP5E_Pos)            /*!< 0x00100000 */
+#define TAMP_CR1_ITAMP5E             TAMP_CR1_ITAMP5E_Msk
+#define TAMP_CR1_ITAMP6E_Pos         (21U)
+#define TAMP_CR1_ITAMP6E_Msk         (0x1UL << TAMP_CR1_ITAMP6E_Pos)            /*!< 0x00200000 */
+#define TAMP_CR1_ITAMP6E             TAMP_CR1_ITAMP6E_Msk
+
+/********************  Bits definition for TAMP_CR2 register  *****************/
+#define TAMP_CR2_TAMP1NOERASE_Pos    (0U)
+#define TAMP_CR2_TAMP1NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos)       /*!< 0x00000001 */
+#define TAMP_CR2_TAMP1NOERASE        TAMP_CR2_TAMP1NOERASE_Msk
+#define TAMP_CR2_TAMP2NOERASE_Pos    (1U)
+#define TAMP_CR2_TAMP2NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos)       /*!< 0x00000002 */
+#define TAMP_CR2_TAMP2NOERASE        TAMP_CR2_TAMP2NOERASE_Msk
+#define TAMP_CR2_TAMP1MSK_Pos        (16U)
+#define TAMP_CR2_TAMP1MSK_Msk        (0x1UL << TAMP_CR2_TAMP1MSK_Pos)           /*!< 0x00010000 */
+#define TAMP_CR2_TAMP1MSK            TAMP_CR2_TAMP1MSK_Msk
+#define TAMP_CR2_TAMP2MSK_Pos        (17U)
+#define TAMP_CR2_TAMP2MSK_Msk        (0x1UL << TAMP_CR2_TAMP2MSK_Pos)           /*!< 0x00020000 */
+#define TAMP_CR2_TAMP2MSK            TAMP_CR2_TAMP2MSK_Msk
+#define TAMP_CR2_TAMP1TRG_Pos        (24U)
+#define TAMP_CR2_TAMP1TRG_Msk        (0x1UL << TAMP_CR2_TAMP1TRG_Pos)           /*!< 0x01000000 */
+#define TAMP_CR2_TAMP1TRG            TAMP_CR2_TAMP1TRG_Msk
+#define TAMP_CR2_TAMP2TRG_Pos        (25U)
+#define TAMP_CR2_TAMP2TRG_Msk        (0x1UL << TAMP_CR2_TAMP2TRG_Pos)           /*!< 0x02000000 */
+#define TAMP_CR2_TAMP2TRG            TAMP_CR2_TAMP2TRG_Msk
+
+/********************  Bits definition for TAMP_FLTCR register  ***************/
+#define TAMP_FLTCR_TAMPFREQ_0        0x00000001U
+#define TAMP_FLTCR_TAMPFREQ_1        0x00000002U
+#define TAMP_FLTCR_TAMPFREQ_2        0x00000004U
+#define TAMP_FLTCR_TAMPFREQ_Pos      (0U)
+#define TAMP_FLTCR_TAMPFREQ_Msk      (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos)         /*!< 0x00000007 */
+#define TAMP_FLTCR_TAMPFREQ          TAMP_FLTCR_TAMPFREQ_Msk
+#define TAMP_FLTCR_TAMPFLT_0         0x00000008U
+#define TAMP_FLTCR_TAMPFLT_1         0x00000010U
+#define TAMP_FLTCR_TAMPFLT_Pos       (3U)
+#define TAMP_FLTCR_TAMPFLT_Msk       (0x3UL << TAMP_FLTCR_TAMPFLT_Pos)          /*!< 0x00000018 */
+#define TAMP_FLTCR_TAMPFLT           TAMP_FLTCR_TAMPFLT_Msk
+#define TAMP_FLTCR_TAMPPRCH_0        0x00000020U
+#define TAMP_FLTCR_TAMPPRCH_1        0x00000040U
+#define TAMP_FLTCR_TAMPPRCH_Pos      (5U)
+#define TAMP_FLTCR_TAMPPRCH_Msk      (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos)         /*!< 0x00000060 */
+#define TAMP_FLTCR_TAMPPRCH          TAMP_FLTCR_TAMPPRCH_Msk
+#define TAMP_FLTCR_TAMPPUDIS_Pos     (7U)
+#define TAMP_FLTCR_TAMPPUDIS_Msk     (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos)        /*!< 0x00000080 */
+#define TAMP_FLTCR_TAMPPUDIS         TAMP_FLTCR_TAMPPUDIS_Msk
+
+/********************  Bits definition for TAMP_IER register  *****************/
+#define TAMP_IER_TAMP1IE_Pos         (0U)
+#define TAMP_IER_TAMP1IE_Msk         (0x1UL << TAMP_IER_TAMP1IE_Pos)            /*!< 0x00000001 */
+#define TAMP_IER_TAMP1IE             TAMP_IER_TAMP1IE_Msk
+#define TAMP_IER_TAMP2IE_Pos         (1U)
+#define TAMP_IER_TAMP2IE_Msk         (0x1UL << TAMP_IER_TAMP2IE_Pos)            /*!< 0x00000002 */
+#define TAMP_IER_TAMP2IE             TAMP_IER_TAMP2IE_Msk
+#define TAMP_IER_ITAMP3IE_Pos        (18U)
+#define TAMP_IER_ITAMP3IE_Msk        (0x1UL << TAMP_IER_ITAMP3IE_Pos)           /*!< 0x00040000 */
+#define TAMP_IER_ITAMP3IE            TAMP_IER_ITAMP3IE_Msk
+#define TAMP_IER_ITAMP4IE_Pos        (19U)
+#define TAMP_IER_ITAMP4IE_Msk        (0x1UL << TAMP_IER_ITAMP4IE_Pos)           /*!< 0x00080000 */
+#define TAMP_IER_ITAMP4IE            TAMP_IER_ITAMP4IE_Msk
+#define TAMP_IER_ITAMP5IE_Pos        (20U)
+#define TAMP_IER_ITAMP5IE_Msk        (0x1UL << TAMP_IER_ITAMP5IE_Pos)           /*!< 0x00100000 */
+#define TAMP_IER_ITAMP5IE            TAMP_IER_ITAMP5IE_Msk
+#define TAMP_IER_ITAMP6IE_Pos        (21U)
+#define TAMP_IER_ITAMP6IE_Msk        (0x1UL << TAMP_IER_ITAMP6IE_Pos)           /*!< 0x00200000 */
+#define TAMP_IER_ITAMP6IE            TAMP_IER_ITAMP6IE_Msk
+
+/********************  Bits definition for TAMP_SR register  ******************/
+#define TAMP_SR_TAMP1F_Pos           (0U)
+#define TAMP_SR_TAMP1F_Msk           (0x1UL << TAMP_SR_TAMP1F_Pos)              /*!< 0x00000001 */
+#define TAMP_SR_TAMP1F               TAMP_SR_TAMP1F_Msk
+#define TAMP_SR_TAMP2F_Pos           (1U)
+#define TAMP_SR_TAMP2F_Msk           (0x1UL << TAMP_SR_TAMP2F_Pos)              /*!< 0x00000002 */
+#define TAMP_SR_TAMP2F               TAMP_SR_TAMP2F_Msk
+#define TAMP_SR_ITAMP3F_Pos          (18U)
+#define TAMP_SR_ITAMP3F_Msk          (0x1UL << TAMP_SR_ITAMP3F_Pos)             /*!< 0x00040000 */
+#define TAMP_SR_ITAMP3F              TAMP_SR_ITAMP3F_Msk
+#define TAMP_SR_ITAMP4F_Pos          (19U)
+#define TAMP_SR_ITAMP4F_Msk          (0x1UL << TAMP_SR_ITAMP4F_Pos)             /*!< 0x00080000 */
+#define TAMP_SR_ITAMP4F              TAMP_SR_ITAMP4F_Msk
+#define TAMP_SR_ITAMP5F_Pos          (20U)
+#define TAMP_SR_ITAMP5F_Msk          (0x1UL << TAMP_SR_ITAMP5F_Pos)             /*!< 0x00100000 */
+#define TAMP_SR_ITAMP5F              TAMP_SR_ITAMP5F_Msk
+#define TAMP_SR_ITAMP6F_Pos          (21U)
+#define TAMP_SR_ITAMP6F_Msk          (0x1UL << TAMP_SR_ITAMP6F_Pos)             /*!< 0x00200000 */
+#define TAMP_SR_ITAMP6F              TAMP_SR_ITAMP6F_Msk
+
+/********************  Bits definition for TAMP_MISR register  ****************/
+#define TAMP_MISR_TAMP1MF_Pos        (0U)
+#define TAMP_MISR_TAMP1MF_Msk        (0x1UL << TAMP_MISR_TAMP1MF_Pos)           /*!< 0x00000001 */
+#define TAMP_MISR_TAMP1MF            TAMP_MISR_TAMP1MF_Msk
+#define TAMP_MISR_TAMP2MF_Pos        (1U)
+#define TAMP_MISR_TAMP2MF_Msk        (0x1UL << TAMP_MISR_TAMP2MF_Pos)           /*!< 0x00000002 */
+#define TAMP_MISR_TAMP2MF            TAMP_MISR_TAMP2MF_Msk
+#define TAMP_MISR_ITAMP3MF_Pos       (18U)
+#define TAMP_MISR_ITAMP3MF_Msk       (0x1UL << TAMP_MISR_ITAMP3MF_Pos)          /*!< 0x00040000 */
+#define TAMP_MISR_ITAMP3MF           TAMP_MISR_ITAMP3MF_Msk
+#define TAMP_MISR_ITAMP4MF_Pos       (19U)
+#define TAMP_MISR_ITAMP4MF_Msk       (0x1UL << TAMP_MISR_ITAMP4MF_Pos)          /*!< 0x00080000 */
+#define TAMP_MISR_ITAMP4MF           TAMP_MISR_ITAMP4MF_Msk
+#define TAMP_MISR_ITAMP5MF_Pos       (20U)
+#define TAMP_MISR_ITAMP5MF_Msk       (0x1UL << TAMP_MISR_ITAMP5MF_Pos)          /*!< 0x00100000 */
+#define TAMP_MISR_ITAMP5MF           TAMP_MISR_ITAMP5MF_Msk
+#define TAMP_MISR_ITAMP6MF_Pos       (21U)
+#define TAMP_MISR_ITAMP6MF_Msk       (0x1UL << TAMP_MISR_ITAMP6MF_Pos)          /*!< 0x00200000 */
+#define TAMP_MISR_ITAMP6MF           TAMP_MISR_ITAMP6MF_Msk
+
+/********************  Bits definition for TAMP_SCR register  *****************/
+#define TAMP_SCR_CTAMP1F_Pos         (0U)
+#define TAMP_SCR_CTAMP1F_Msk         (0x1UL << TAMP_SCR_CTAMP1F_Pos)            /*!< 0x00000001 */
+#define TAMP_SCR_CTAMP1F             TAMP_SCR_CTAMP1F_Msk
+#define TAMP_SCR_CTAMP2F_Pos         (1U)
+#define TAMP_SCR_CTAMP2F_Msk         (0x1UL << TAMP_SCR_CTAMP2F_Pos)            /*!< 0x00000002 */
+#define TAMP_SCR_CTAMP2F             TAMP_SCR_CTAMP2F_Msk
+#define TAMP_SCR_CITAMP3F_Pos        (18U)
+#define TAMP_SCR_CITAMP3F_Msk        (0x1UL << TAMP_SCR_CITAMP3F_Pos)           /*!< 0x00040000 */
+#define TAMP_SCR_CITAMP3F            TAMP_SCR_CITAMP3F_Msk
+#define TAMP_SCR_CITAMP4F_Pos        (19U)
+#define TAMP_SCR_CITAMP4F_Msk        (0x1UL << TAMP_SCR_CITAMP4F_Pos)           /*!< 0x00080000 */
+#define TAMP_SCR_CITAMP4F            TAMP_SCR_CITAMP4F_Msk
+#define TAMP_SCR_CITAMP5F_Pos        (20U)
+#define TAMP_SCR_CITAMP5F_Msk        (0x1UL << TAMP_SCR_CITAMP5F_Pos)           /*!< 0x00100000 */
+#define TAMP_SCR_CITAMP5F            TAMP_SCR_CITAMP5F_Msk
+#define TAMP_SCR_CITAMP6F_Pos        (21U)
+#define TAMP_SCR_CITAMP6F_Msk        (0x1UL << TAMP_SCR_CITAMP6F_Pos)           /*!< 0x00200000 */
+#define TAMP_SCR_CITAMP6F            TAMP_SCR_CITAMP6F_Msk
+
+/********************  Bits definition for TAMP_BKP0R register  ***************/
+#define TAMP_BKP0R_Pos               (0U)
+#define TAMP_BKP0R_Msk               (0xFFFFFFFFUL << TAMP_BKP0R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP0R                   TAMP_BKP0R_Msk
+
+/********************  Bits definition for TAMP_BKP1R register  ***************/
+#define TAMP_BKP1R_Pos               (0U)
+#define TAMP_BKP1R_Msk               (0xFFFFFFFFUL << TAMP_BKP1R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP1R                   TAMP_BKP1R_Msk
+
+/********************  Bits definition for TAMP_BKP2R register  ***************/
+#define TAMP_BKP2R_Pos               (0U)
+#define TAMP_BKP2R_Msk               (0xFFFFFFFFUL << TAMP_BKP2R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP2R                   TAMP_BKP2R_Msk
+
+/********************  Bits definition for TAMP_BKP3R register  ***************/
+#define TAMP_BKP3R_Pos               (0U)
+#define TAMP_BKP3R_Msk               (0xFFFFFFFFUL << TAMP_BKP3R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP3R                   TAMP_BKP3R_Msk
+
+/********************  Bits definition for TAMP_BKP4R register  ***************/
+#define TAMP_BKP4R_Pos               (0U)
+#define TAMP_BKP4R_Msk               (0xFFFFFFFFUL << TAMP_BKP4R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP4R                   TAMP_BKP4R_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Serial Peripheral Interface (SPI)                   */
+/*                                                                            */
+/******************************************************************************/
+/*
+ * @brief Specific device feature definitions (not present on all devices in the STM32G0 series)
+ */
+#define SPI_I2S_SUPPORT                       /*!< I2S support */
+
+/*******************  Bit definition for SPI_CR1 register  ********************/
+#define SPI_CR1_CPHA_Pos            (0U)
+#define SPI_CR1_CPHA_Msk            (0x1UL << SPI_CR1_CPHA_Pos)                /*!< 0x00000001 */
+#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           /*!<Clock Phase      */
+#define SPI_CR1_CPOL_Pos            (1U)
+#define SPI_CR1_CPOL_Msk            (0x1UL << SPI_CR1_CPOL_Pos)                /*!< 0x00000002 */
+#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           /*!<Clock Polarity   */
+#define SPI_CR1_MSTR_Pos            (2U)
+#define SPI_CR1_MSTR_Msk            (0x1UL << SPI_CR1_MSTR_Pos)                /*!< 0x00000004 */
+#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           /*!<Master Selection */
+
+#define SPI_CR1_BR_Pos              (3U)
+#define SPI_CR1_BR_Msk              (0x7UL << SPI_CR1_BR_Pos)                  /*!< 0x00000038 */
+#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             /*!<BR[2:0] bits (Baud Rate Control) */
+#define SPI_CR1_BR_0                (0x1UL << SPI_CR1_BR_Pos)                  /*!< 0x00000008 */
+#define SPI_CR1_BR_1                (0x2UL << SPI_CR1_BR_Pos)                  /*!< 0x00000010 */
+#define SPI_CR1_BR_2                (0x4UL << SPI_CR1_BR_Pos)                  /*!< 0x00000020 */
+
+#define SPI_CR1_SPE_Pos             (6U)
+#define SPI_CR1_SPE_Msk             (0x1UL << SPI_CR1_SPE_Pos)                 /*!< 0x00000040 */
+#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            /*!<SPI Enable                          */
+#define SPI_CR1_LSBFIRST_Pos        (7U)
+#define SPI_CR1_LSBFIRST_Msk        (0x1UL << SPI_CR1_LSBFIRST_Pos)            /*!< 0x00000080 */
+#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       /*!<Frame Format                        */
+#define SPI_CR1_SSI_Pos             (8U)
+#define SPI_CR1_SSI_Msk             (0x1UL << SPI_CR1_SSI_Pos)                 /*!< 0x00000100 */
+#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            /*!<Internal slave select               */
+#define SPI_CR1_SSM_Pos             (9U)
+#define SPI_CR1_SSM_Msk             (0x1UL << SPI_CR1_SSM_Pos)                 /*!< 0x00000200 */
+#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            /*!<Software slave management           */
+#define SPI_CR1_RXONLY_Pos          (10U)
+#define SPI_CR1_RXONLY_Msk          (0x1UL << SPI_CR1_RXONLY_Pos)              /*!< 0x00000400 */
+#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         /*!<Receive only                        */
+#define SPI_CR1_CRCL_Pos            (11U)
+#define SPI_CR1_CRCL_Msk            (0x1UL << SPI_CR1_CRCL_Pos)                /*!< 0x00000800 */
+#define SPI_CR1_CRCL                SPI_CR1_CRCL_Msk                           /*!< CRC Length */
+#define SPI_CR1_CRCNEXT_Pos         (12U)
+#define SPI_CR1_CRCNEXT_Msk         (0x1UL << SPI_CR1_CRCNEXT_Pos)             /*!< 0x00001000 */
+#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        /*!<Transmit CRC next                   */
+#define SPI_CR1_CRCEN_Pos           (13U)
+#define SPI_CR1_CRCEN_Msk           (0x1UL << SPI_CR1_CRCEN_Pos)               /*!< 0x00002000 */
+#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          /*!<Hardware CRC calculation enable     */
+#define SPI_CR1_BIDIOE_Pos          (14U)
+#define SPI_CR1_BIDIOE_Msk          (0x1UL << SPI_CR1_BIDIOE_Pos)              /*!< 0x00004000 */
+#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         /*!<Output enable in bidirectional mode */
+#define SPI_CR1_BIDIMODE_Pos        (15U)
+#define SPI_CR1_BIDIMODE_Msk        (0x1UL << SPI_CR1_BIDIMODE_Pos)            /*!< 0x00008000 */
+#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       /*!<Bidirectional data mode enable      */
+
+/*******************  Bit definition for SPI_CR2 register  ********************/
+#define SPI_CR2_RXDMAEN_Pos         (0U)
+#define SPI_CR2_RXDMAEN_Msk         (0x1UL << SPI_CR2_RXDMAEN_Pos)             /*!< 0x00000001 */
+#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        /*!< Rx Buffer DMA Enable */
+#define SPI_CR2_TXDMAEN_Pos         (1U)
+#define SPI_CR2_TXDMAEN_Msk         (0x1UL << SPI_CR2_TXDMAEN_Pos)             /*!< 0x00000002 */
+#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        /*!< Tx Buffer DMA Enable */
+#define SPI_CR2_SSOE_Pos            (2U)
+#define SPI_CR2_SSOE_Msk            (0x1UL << SPI_CR2_SSOE_Pos)                /*!< 0x00000004 */
+#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           /*!< SS Output Enable */
+#define SPI_CR2_NSSP_Pos            (3U)
+#define SPI_CR2_NSSP_Msk            (0x1UL << SPI_CR2_NSSP_Pos)                /*!< 0x00000008 */
+#define SPI_CR2_NSSP                SPI_CR2_NSSP_Msk                           /*!< NSS pulse management Enable */
+#define SPI_CR2_FRF_Pos             (4U)
+#define SPI_CR2_FRF_Msk             (0x1UL << SPI_CR2_FRF_Pos)                 /*!< 0x00000010 */
+#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            /*!< Frame Format Enable */
+#define SPI_CR2_ERRIE_Pos           (5U)
+#define SPI_CR2_ERRIE_Msk           (0x1UL << SPI_CR2_ERRIE_Pos)               /*!< 0x00000020 */
+#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          /*!< Error Interrupt Enable */
+#define SPI_CR2_RXNEIE_Pos          (6U)
+#define SPI_CR2_RXNEIE_Msk          (0x1UL << SPI_CR2_RXNEIE_Pos)              /*!< 0x00000040 */
+#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         /*!< RX buffer Not Empty Interrupt Enable */
+#define SPI_CR2_TXEIE_Pos           (7U)
+#define SPI_CR2_TXEIE_Msk           (0x1UL << SPI_CR2_TXEIE_Pos)               /*!< 0x00000080 */
+#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          /*!< Tx buffer Empty Interrupt Enable */
+#define SPI_CR2_DS_Pos              (8U)
+#define SPI_CR2_DS_Msk              (0xFUL << SPI_CR2_DS_Pos)                  /*!< 0x00000F00 */
+#define SPI_CR2_DS                  SPI_CR2_DS_Msk                             /*!< DS[3:0] Data Size */
+#define SPI_CR2_DS_0                (0x1UL << SPI_CR2_DS_Pos)                  /*!< 0x00000100 */
+#define SPI_CR2_DS_1                (0x2UL << SPI_CR2_DS_Pos)                  /*!< 0x00000200 */
+#define SPI_CR2_DS_2                (0x4UL << SPI_CR2_DS_Pos)                  /*!< 0x00000400 */
+#define SPI_CR2_DS_3                (0x8UL << SPI_CR2_DS_Pos)                  /*!< 0x00000800 */
+#define SPI_CR2_FRXTH_Pos           (12U)
+#define SPI_CR2_FRXTH_Msk           (0x1UL << SPI_CR2_FRXTH_Pos)               /*!< 0x00001000 */
+#define SPI_CR2_FRXTH               SPI_CR2_FRXTH_Msk                          /*!< FIFO reception Threshold */
+#define SPI_CR2_LDMARX_Pos          (13U)
+#define SPI_CR2_LDMARX_Msk          (0x1UL << SPI_CR2_LDMARX_Pos)              /*!< 0x00002000 */
+#define SPI_CR2_LDMARX              SPI_CR2_LDMARX_Msk                         /*!< Last DMA transfer for reception */
+#define SPI_CR2_LDMATX_Pos          (14U)
+#define SPI_CR2_LDMATX_Msk          (0x1UL << SPI_CR2_LDMATX_Pos)              /*!< 0x00004000 */
+#define SPI_CR2_LDMATX              SPI_CR2_LDMATX_Msk                         /*!< Last DMA transfer for transmission */
+
+/********************  Bit definition for SPI_SR register  ********************/
+#define SPI_SR_RXNE_Pos             (0U)
+#define SPI_SR_RXNE_Msk             (0x1UL << SPI_SR_RXNE_Pos)                 /*!< 0x00000001 */
+#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            /*!< Receive buffer Not Empty */
+#define SPI_SR_TXE_Pos              (1U)
+#define SPI_SR_TXE_Msk              (0x1UL << SPI_SR_TXE_Pos)                  /*!< 0x00000002 */
+#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             /*!< Transmit buffer Empty */
+#define SPI_SR_CHSIDE_Pos           (2U)
+#define SPI_SR_CHSIDE_Msk           (0x1UL << SPI_SR_CHSIDE_Pos)               /*!< 0x00000004 */
+#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          /*!< Channel side */
+#define SPI_SR_UDR_Pos              (3U)
+#define SPI_SR_UDR_Msk              (0x1UL << SPI_SR_UDR_Pos)                  /*!< 0x00000008 */
+#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             /*!< Underrun flag */
+#define SPI_SR_CRCERR_Pos           (4U)
+#define SPI_SR_CRCERR_Msk           (0x1UL << SPI_SR_CRCERR_Pos)               /*!< 0x00000010 */
+#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          /*!< CRC Error flag */
+#define SPI_SR_MODF_Pos             (5U)
+#define SPI_SR_MODF_Msk             (0x1UL << SPI_SR_MODF_Pos)                 /*!< 0x00000020 */
+#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            /*!< Mode fault */
+#define SPI_SR_OVR_Pos              (6U)
+#define SPI_SR_OVR_Msk              (0x1UL << SPI_SR_OVR_Pos)                  /*!< 0x00000040 */
+#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             /*!< Overrun flag */
+#define SPI_SR_BSY_Pos              (7U)
+#define SPI_SR_BSY_Msk              (0x1UL << SPI_SR_BSY_Pos)                  /*!< 0x00000080 */
+#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             /*!< Busy flag */
+#define SPI_SR_FRE_Pos              (8U)
+#define SPI_SR_FRE_Msk              (0x1UL << SPI_SR_FRE_Pos)                  /*!< 0x00000100 */
+#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             /*!< TI frame format error */
+#define SPI_SR_FRLVL_Pos            (9U)
+#define SPI_SR_FRLVL_Msk            (0x3UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000600 */
+#define SPI_SR_FRLVL                SPI_SR_FRLVL_Msk                           /*!< FIFO Reception Level */
+#define SPI_SR_FRLVL_0              (0x1UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000200 */
+#define SPI_SR_FRLVL_1              (0x2UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000400 */
+#define SPI_SR_FTLVL_Pos            (11U)
+#define SPI_SR_FTLVL_Msk            (0x3UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001800 */
+#define SPI_SR_FTLVL                SPI_SR_FTLVL_Msk                           /*!< FIFO Transmission Level */
+#define SPI_SR_FTLVL_0              (0x1UL << SPI_SR_FTLVL_Pos)                /*!< 0x00000800 */
+#define SPI_SR_FTLVL_1              (0x2UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001000 */
+
+/********************  Bit definition for SPI_DR register  ********************/
+#define SPI_DR_DR_Pos               (0U)
+#define SPI_DR_DR_Msk               (0xFFFFUL << SPI_DR_DR_Pos)                /*!< 0x0000FFFF */
+#define SPI_DR_DR                   SPI_DR_DR_Msk                              /*!<Data Register           */
+
+/*******************  Bit definition for SPI_CRCPR register  ******************/
+#define SPI_CRCPR_CRCPOLY_Pos       (0U)
+#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)        /*!< 0x0000FFFF */
+#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      /*!<CRC polynomial register */
+
+/******************  Bit definition for SPI_RXCRCR register  ******************/
+#define SPI_RXCRCR_RXCRC_Pos        (0U)
+#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       /*!<Rx CRC Register         */
+
+/******************  Bit definition for SPI_TXCRCR register  ******************/
+#define SPI_TXCRCR_TXCRC_Pos        (0U)
+#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       /*!<Tx CRC Register         */
+
+/******************  Bit definition for SPI_I2SCFGR register  *****************/
+#define SPI_I2SCFGR_CHLEN_Pos       (0U)
+#define SPI_I2SCFGR_CHLEN_Msk       (0x1UL << SPI_I2SCFGR_CHLEN_Pos)           /*!< 0x00000001 */
+#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      /*!<Channel length (number of bits per audio channel) */
+#define SPI_I2SCFGR_DATLEN_Pos      (1U)
+#define SPI_I2SCFGR_DATLEN_Msk      (0x3UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000006 */
+#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     /*!<DATLEN[1:0] bits (Data length to be transferred) */
+#define SPI_I2SCFGR_DATLEN_0        (0x1UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000002 */
+#define SPI_I2SCFGR_DATLEN_1        (0x2UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000004 */
+#define SPI_I2SCFGR_CKPOL_Pos       (3U)
+#define SPI_I2SCFGR_CKPOL_Msk       (0x1UL << SPI_I2SCFGR_CKPOL_Pos)           /*!< 0x00000008 */
+#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      /*!<steady state clock polarity */
+#define SPI_I2SCFGR_I2SSTD_Pos      (4U)
+#define SPI_I2SCFGR_I2SSTD_Msk      (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000030 */
+#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     /*!<I2SSTD[1:0] bits (I2S standard selection) */
+#define SPI_I2SCFGR_I2SSTD_0        (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000010 */
+#define SPI_I2SCFGR_I2SSTD_1        (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000020 */
+#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)
+#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)         /*!< 0x00000080 */
+#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    /*!<PCM frame synchronization */
+#define SPI_I2SCFGR_I2SCFG_Pos      (8U)
+#define SPI_I2SCFGR_I2SCFG_Msk      (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000300 */
+#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     /*!<I2SCFG[1:0] bits (I2S configuration mode) */
+#define SPI_I2SCFGR_I2SCFG_0        (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000100 */
+#define SPI_I2SCFGR_I2SCFG_1        (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000200 */
+#define SPI_I2SCFGR_I2SE_Pos        (10U)
+#define SPI_I2SCFGR_I2SE_Msk        (0x1UL << SPI_I2SCFGR_I2SE_Pos)            /*!< 0x00000400 */
+#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       /*!<I2S Enable */
+#define SPI_I2SCFGR_I2SMOD_Pos      (11U)
+#define SPI_I2SCFGR_I2SMOD_Msk      (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)          /*!< 0x00000800 */
+#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     /*!<I2S mode selection */
+#define SPI_I2SCFGR_ASTRTEN_Pos     (12U)
+#define SPI_I2SCFGR_ASTRTEN_Msk     (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)         /*!< 0x00001000 */
+#define SPI_I2SCFGR_ASTRTEN         SPI_I2SCFGR_ASTRTEN_Msk                    /*!<Asynchronous start enable */
+
+/******************  Bit definition for SPI_I2SPR register  *******************/
+#define SPI_I2SPR_I2SDIV_Pos        (0U)
+#define SPI_I2SPR_I2SDIV_Msk        (0xFFUL << SPI_I2SPR_I2SDIV_Pos)           /*!< 0x000000FF */
+#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       /*!<I2S Linear prescaler */
+#define SPI_I2SPR_ODD_Pos           (8U)
+#define SPI_I2SPR_ODD_Msk           (0x1UL << SPI_I2SPR_ODD_Pos)               /*!< 0x00000100 */
+#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          /*!<Odd factor for the prescaler */
+#define SPI_I2SPR_MCKOE_Pos         (9U)
+#define SPI_I2SPR_MCKOE_Msk         (0x1UL << SPI_I2SPR_MCKOE_Pos)             /*!< 0x00000200 */
+#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        /*!<Master Clock Output Enable */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 SYSCFG                                     */
+/*                                                                            */
+/******************************************************************************/
+#define SYSCFG_CDEN_SUPPORT
+/*****************  Bit definition for SYSCFG_CFGR1 register  ****************/
+#define SYSCFG_CFGR1_MEM_MODE_Pos             (0U)
+#define SYSCFG_CFGR1_MEM_MODE_Msk             (0x3UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000003 */
+#define SYSCFG_CFGR1_MEM_MODE                 SYSCFG_CFGR1_MEM_MODE_Msk            /*!< SYSCFG_Memory Remap Config */
+#define SYSCFG_CFGR1_MEM_MODE_0               (0x1UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000001 */
+#define SYSCFG_CFGR1_MEM_MODE_1               (0x2UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000002 */
+#define SYSCFG_CFGR1_PA11_RMP_Pos             (3U)
+#define SYSCFG_CFGR1_PA11_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA11_RMP_Pos) /*!< 0x00000008 */
+#define SYSCFG_CFGR1_PA11_RMP                 SYSCFG_CFGR1_PA11_RMP_Msk            /*!< PA11 Remap */
+#define SYSCFG_CFGR1_PA12_RMP_Pos             (4U)
+#define SYSCFG_CFGR1_PA12_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA12_RMP_Pos) /*!< 0x00000010 */
+#define SYSCFG_CFGR1_PA12_RMP                 SYSCFG_CFGR1_PA12_RMP_Msk            /*!< PA12 Remap */
+#define SYSCFG_CFGR1_IR_POL_Pos               (5U)
+#define SYSCFG_CFGR1_IR_POL_Msk               (0x1UL << SYSCFG_CFGR1_IR_POL_Pos) /*!< 0x00000020 */
+#define SYSCFG_CFGR1_IR_POL                   SYSCFG_CFGR1_IR_POL_Msk            /*!< IROut Polarity Selection */
+#define SYSCFG_CFGR1_IR_MOD_Pos               (6U)
+#define SYSCFG_CFGR1_IR_MOD_Msk               (0x3UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x000000C0 */
+#define SYSCFG_CFGR1_IR_MOD                   SYSCFG_CFGR1_IR_MOD_Msk            /*!< IRDA Modulation Envelope signal source selection */
+#define SYSCFG_CFGR1_IR_MOD_0                 (0x1UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000040 */
+#define SYSCFG_CFGR1_IR_MOD_1                 (0x2UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000080 */
+#define SYSCFG_CFGR1_BOOSTEN_Pos              (8U)
+#define SYSCFG_CFGR1_BOOSTEN_Msk              (0x1UL << SYSCFG_CFGR1_BOOSTEN_Pos) /*!< 0x00000100 */
+#define SYSCFG_CFGR1_BOOSTEN                  SYSCFG_CFGR1_BOOSTEN_Msk            /*!< I/O analog switch voltage booster enable */
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Pos          (16U)
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB6_FMP_Pos)  /*!< 0x00010000 */
+#define SYSCFG_CFGR1_I2C_PB6_FMP              SYSCFG_CFGR1_I2C_PB6_FMP_Msk             /*!< I2C PB6 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Pos          (17U)
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB7_FMP_Pos)  /*!< 0x00020000 */
+#define SYSCFG_CFGR1_I2C_PB7_FMP              SYSCFG_CFGR1_I2C_PB7_FMP_Msk             /*!< I2C PB7 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Pos          (18U)
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB8_FMP_Pos)  /*!< 0x00040000 */
+#define SYSCFG_CFGR1_I2C_PB8_FMP              SYSCFG_CFGR1_I2C_PB8_FMP_Msk             /*!< I2C PB8 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Pos          (19U)
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB9_FMP_Pos)  /*!< 0x00080000 */
+#define SYSCFG_CFGR1_I2C_PB9_FMP              SYSCFG_CFGR1_I2C_PB9_FMP_Msk             /*!< I2C PB9 Fast mode plus */
+#define SYSCFG_CFGR1_I2C1_FMP_Pos             (20U)
+#define SYSCFG_CFGR1_I2C1_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C1_FMP_Pos)     /*!< 0x00100000 */
+#define SYSCFG_CFGR1_I2C1_FMP                 SYSCFG_CFGR1_I2C1_FMP_Msk                /*!< Enable Fast Mode Plus on PB10, PB11, PF6 and PF7  */
+#define SYSCFG_CFGR1_I2C2_FMP_Pos             (21U)
+#define SYSCFG_CFGR1_I2C2_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C2_FMP_Pos)     /*!< 0x00200000 */
+#define SYSCFG_CFGR1_I2C2_FMP                 SYSCFG_CFGR1_I2C2_FMP_Msk                /*!< Enable I2C2 Fast mode plus  */
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Pos          (22U)
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PA9_FMP_Pos)  /*!< 0x00400000 */
+#define SYSCFG_CFGR1_I2C_PA9_FMP              SYSCFG_CFGR1_I2C_PA9_FMP_Msk             /*!< Enable Fast Mode Plus on PA9  */
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Pos         (23U)
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Msk         (0x1UL << SYSCFG_CFGR1_I2C_PA10_FMP_Pos) /*!< 0x00800000 */
+#define SYSCFG_CFGR1_I2C_PA10_FMP             SYSCFG_CFGR1_I2C_PA10_FMP_Msk            /*!< Enable Fast Mode Plus on PA10 */
+
+/******************  Bit definition for SYSCFG_CFGR2 register  ****************/
+#define SYSCFG_CFGR2_CLL_Pos                  (0U)
+#define SYSCFG_CFGR2_CLL_Msk                  (0x1UL << SYSCFG_CFGR2_CLL_Pos)   /*!< 0x00000001 */
+#define SYSCFG_CFGR2_CLL                      SYSCFG_CFGR2_CLL_Msk              /*!< Enables and locks the LOCKUP (Hardfault) output of CortexM0 with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_SPL_Pos                  (1U)
+#define SYSCFG_CFGR2_SPL_Msk                  (0x1UL << SYSCFG_CFGR2_SPL_Pos)   /*!< 0x00000002 */
+#define SYSCFG_CFGR2_SPL                      SYSCFG_CFGR2_SPL_Msk              /*!< Enables and locks the SRAM_PARITY error signal with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_PVDL_Pos                 (2U)
+#define SYSCFG_CFGR2_PVDL_Msk                 (0x1UL << SYSCFG_CFGR2_PVDL_Pos)  /*!< 0x00000004 */
+#define SYSCFG_CFGR2_PVDL                     SYSCFG_CFGR2_PVDL_Msk             /*!< Enables and locks the PVD connection with Timer1 Break Input and also the PVD_EN and PVDSEL[2:0] bits of the Power Control Interface */
+#define SYSCFG_CFGR2_ECCL_Pos                 (3U)
+#define SYSCFG_CFGR2_ECCL_Msk                 (0x1UL << SYSCFG_CFGR2_ECCL_Pos)  /*!< 0x00000008 */
+#define SYSCFG_CFGR2_ECCL                     SYSCFG_CFGR2_ECCL_Msk             /*!< ECCL */
+#define SYSCFG_CFGR2_SPF_Pos                  (8U)
+#define SYSCFG_CFGR2_SPF_Msk                  (0x1UL << SYSCFG_CFGR2_SPF_Pos)   /*!< 0x00000100 */
+#define SYSCFG_CFGR2_SPF                      SYSCFG_CFGR2_SPF_Msk              /*!< SRAM Parity error flag */
+#define SYSCFG_CFGR2_SRAM_PE                  SYSCFG_CFGR2_SPF                  /*!< SRAM Parity error flag (define maintained for legacy purpose) */
+
+#define SYSCFG_CFGR2_PA1_CDEN_Pos             (16U)
+#define SYSCFG_CFGR2_PA1_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA1_CDEN_Pos)   /* 0x00010000 */
+#define SYSCFG_CFGR2_PA1_CDEN                 SYSCFG_CFGR2_PA1_CDEN_Msk              /*!< PA[1] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA3_CDEN_Pos             (17U)
+#define SYSCFG_CFGR2_PA3_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA3_CDEN_Pos)   /* 0x00020000 */
+#define SYSCFG_CFGR2_PA3_CDEN                 SYSCFG_CFGR2_PA3_CDEN_Msk              /*!< PA[3] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA5_CDEN_Pos             (18U)
+#define SYSCFG_CFGR2_PA5_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA5_CDEN_Pos)   /* 0x00040000 */
+#define SYSCFG_CFGR2_PA5_CDEN                 SYSCFG_CFGR2_PA5_CDEN_Msk              /*!< PA[5] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA6_CDEN_Pos             (19U)
+#define SYSCFG_CFGR2_PA6_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA6_CDEN_Pos)   /* 0x00080000 */
+#define SYSCFG_CFGR2_PA6_CDEN                 SYSCFG_CFGR2_PA6_CDEN_Msk              /*!< PA[6] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA13_CDEN_Pos            (20U)
+#define SYSCFG_CFGR2_PA13_CDEN_Msk            (0x1UL << SYSCFG_CFGR2_PA13_CDEN_Pos)  /* 0x00100000 */
+#define SYSCFG_CFGR2_PA13_CDEN                 SYSCFG_CFGR2_PA13_CDEN_Msk            /*!< PA[13] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB0_CDEN_Pos             (21U)
+#define SYSCFG_CFGR2_PB0_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB0_CDEN_Pos)   /* 0x00200000 */
+#define SYSCFG_CFGR2_PB0_CDEN                 SYSCFG_CFGR2_PB0_CDEN_Msk              /*!< PB[0] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB1_CDEN_Pos             (22U)
+#define SYSCFG_CFGR2_PB1_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB1_CDEN_Pos)   /* 0x00400000 */
+#define SYSCFG_CFGR2_PB1_CDEN                 SYSCFG_CFGR2_PB1_CDEN_Msk              /*!< PB[1] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB2_CDEN_Pos             (23U)
+#define SYSCFG_CFGR2_PB2_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB2_CDEN_Pos)   /* 0x00800000 */
+#define SYSCFG_CFGR2_PB2_CDEN                 SYSCFG_CFGR2_PB2_CDEN_Msk              /*!< PB[2] Clamping Diode Enable */
+/*****************  Bit definition for SYSCFG_ITLINEx ISR Wrapper register  ****************/
+#define SYSCFG_ITLINE0_SR_EWDG_Pos            (0U)
+#define SYSCFG_ITLINE0_SR_EWDG_Msk            (0x1UL << SYSCFG_ITLINE0_SR_EWDG_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE0_SR_EWDG                SYSCFG_ITLINE0_SR_EWDG_Msk       /*!< EWDG interrupt */
+#define SYSCFG_ITLINE1_SR_PVDOUT_Pos          (0U)
+#define SYSCFG_ITLINE1_SR_PVDOUT_Msk          (0x1UL << SYSCFG_ITLINE1_SR_PVDOUT_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE1_SR_PVDOUT              SYSCFG_ITLINE1_SR_PVDOUT_Msk     /*!< Power voltage detection -> exti[16] Interrupt */
+#define SYSCFG_ITLINE2_SR_TAMPER_Pos          (0U)
+#define SYSCFG_ITLINE2_SR_TAMPER_Msk          (0x1UL << SYSCFG_ITLINE2_SR_TAMPER_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE2_SR_TAMPER              SYSCFG_ITLINE2_SR_TAMPER_Msk     /*!< TAMPER -> exti[21] interrupt */
+#define SYSCFG_ITLINE2_SR_RTC_Pos             (1U)
+#define SYSCFG_ITLINE2_SR_RTC_Msk             (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE2_SR_RTC                 SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos       (0U)
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC           SYSCFG_ITLINE3_SR_FLASH_ECC_Msk  /*!< Flash ITF ECC interrupt */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos       (1U)
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF           SYSCFG_ITLINE3_SR_FLASH_ITF_Msk  /*!< FLASH ITF interrupt */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos        (0U)
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk        (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL            SYSCFG_ITLINE4_SR_CLK_CTRL_Msk   /*!< RCC interrupt */
+#define SYSCFG_ITLINE5_SR_EXTI0_Pos           (0U)
+#define SYSCFG_ITLINE5_SR_EXTI0_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE5_SR_EXTI0               SYSCFG_ITLINE5_SR_EXTI0_Msk      /*!< External Interrupt 0 */
+#define SYSCFG_ITLINE5_SR_EXTI1_Pos           (1U)
+#define SYSCFG_ITLINE5_SR_EXTI1_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE5_SR_EXTI1               SYSCFG_ITLINE5_SR_EXTI1_Msk      /*!< External Interrupt 1 */
+#define SYSCFG_ITLINE6_SR_EXTI2_Pos           (0U)
+#define SYSCFG_ITLINE6_SR_EXTI2_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE6_SR_EXTI2               SYSCFG_ITLINE6_SR_EXTI2_Msk      /*!< External Interrupt 2 */
+#define SYSCFG_ITLINE6_SR_EXTI3_Pos           (1U)
+#define SYSCFG_ITLINE6_SR_EXTI3_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE6_SR_EXTI3               SYSCFG_ITLINE6_SR_EXTI3_Msk      /*!< External Interrupt 3 */
+#define SYSCFG_ITLINE7_SR_EXTI4_Pos           (0U)
+#define SYSCFG_ITLINE7_SR_EXTI4_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE7_SR_EXTI4               SYSCFG_ITLINE7_SR_EXTI4_Msk      /*!< External Interrupt 4 */
+#define SYSCFG_ITLINE7_SR_EXTI5_Pos           (1U)
+#define SYSCFG_ITLINE7_SR_EXTI5_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE7_SR_EXTI5               SYSCFG_ITLINE7_SR_EXTI5_Msk      /*!< External Interrupt 5 */
+#define SYSCFG_ITLINE7_SR_EXTI6_Pos           (2U)
+#define SYSCFG_ITLINE7_SR_EXTI6_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE7_SR_EXTI6               SYSCFG_ITLINE7_SR_EXTI6_Msk      /*!< External Interrupt 6 */
+#define SYSCFG_ITLINE7_SR_EXTI7_Pos           (3U)
+#define SYSCFG_ITLINE7_SR_EXTI7_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE7_SR_EXTI7               SYSCFG_ITLINE7_SR_EXTI7_Msk      /*!< External Interrupt 7 */
+#define SYSCFG_ITLINE7_SR_EXTI8_Pos           (4U)
+#define SYSCFG_ITLINE7_SR_EXTI8_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE7_SR_EXTI8               SYSCFG_ITLINE7_SR_EXTI8_Msk      /*!< External Interrupt 8 */
+#define SYSCFG_ITLINE7_SR_EXTI9_Pos           (5U)
+#define SYSCFG_ITLINE7_SR_EXTI9_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */
+#define SYSCFG_ITLINE7_SR_EXTI9               SYSCFG_ITLINE7_SR_EXTI9_Msk      /*!< External Interrupt 9 */
+#define SYSCFG_ITLINE7_SR_EXTI10_Pos          (6U)
+#define SYSCFG_ITLINE7_SR_EXTI10_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */
+#define SYSCFG_ITLINE7_SR_EXTI10              SYSCFG_ITLINE7_SR_EXTI10_Msk     /*!< External Interrupt 10 */
+#define SYSCFG_ITLINE7_SR_EXTI11_Pos          (7U)
+#define SYSCFG_ITLINE7_SR_EXTI11_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */
+#define SYSCFG_ITLINE7_SR_EXTI11              SYSCFG_ITLINE7_SR_EXTI11_Msk     /*!< External Interrupt 11 */
+#define SYSCFG_ITLINE7_SR_EXTI12_Pos          (8U)
+#define SYSCFG_ITLINE7_SR_EXTI12_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */
+#define SYSCFG_ITLINE7_SR_EXTI12              SYSCFG_ITLINE7_SR_EXTI12_Msk     /*!< External Interrupt 12 */
+#define SYSCFG_ITLINE7_SR_EXTI13_Pos          (9U)
+#define SYSCFG_ITLINE7_SR_EXTI13_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */
+#define SYSCFG_ITLINE7_SR_EXTI13              SYSCFG_ITLINE7_SR_EXTI13_Msk     /*!< External Interrupt 13 */
+#define SYSCFG_ITLINE7_SR_EXTI14_Pos          (10U)
+#define SYSCFG_ITLINE7_SR_EXTI14_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */
+#define SYSCFG_ITLINE7_SR_EXTI14              SYSCFG_ITLINE7_SR_EXTI14_Msk     /*!< External Interrupt 14 */
+#define SYSCFG_ITLINE7_SR_EXTI15_Pos          (11U)
+#define SYSCFG_ITLINE7_SR_EXTI15_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */
+#define SYSCFG_ITLINE7_SR_EXTI15              SYSCFG_ITLINE7_SR_EXTI15_Msk     /*!< External Interrupt 15 */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos        (0U)
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk        (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1            SYSCFG_ITLINE9_SR_DMA1_CH1_Msk   /*!< DMA1 Channel 1 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos       (0U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2           SYSCFG_ITLINE10_SR_DMA1_CH2_Msk  /*!< DMA1 Channel 2 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos       (1U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3           SYSCFG_ITLINE10_SR_DMA1_CH3_Msk  /*!< DMA2 Channel 3 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos        (0U)
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk        (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE11_SR_DMAMUX1            SYSCFG_ITLINE11_SR_DMAMUX1_Msk    /*!< DMAMUX Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos       (1U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4           SYSCFG_ITLINE11_SR_DMA1_CH4_Msk  /*!< DMA1 Channel 4 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos       (2U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5           SYSCFG_ITLINE11_SR_DMA1_CH5_Msk  /*!< DMA1 Channel 5 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH6_Pos       (3U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH6_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH6_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH6           SYSCFG_ITLINE11_SR_DMA1_CH6_Msk  /*!< DMA1 Channel 6 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH7_Pos       (4U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH7_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH7_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH7           SYSCFG_ITLINE11_SR_DMA1_CH7_Msk  /*!< DMA1 Channel 7 Interrupt */
+#define SYSCFG_ITLINE12_SR_ADC_Pos            (0U)
+#define SYSCFG_ITLINE12_SR_ADC_Msk            (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE12_SR_ADC                SYSCFG_ITLINE12_SR_ADC_Msk       /*!< ADC Interrupt */
+#define SYSCFG_ITLINE12_SR_COMP1_Pos          (1U)
+#define SYSCFG_ITLINE12_SR_COMP1_Msk          (0x1UL << SYSCFG_ITLINE12_SR_COMP1_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE12_SR_COMP1              SYSCFG_ITLINE12_SR_COMP1_Msk     /*!< COMP1 Interrupt -> exti[17] */
+#define SYSCFG_ITLINE12_SR_COMP2_Pos          (2U)
+#define SYSCFG_ITLINE12_SR_COMP2_Msk          (0x1UL << SYSCFG_ITLINE12_SR_COMP2_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE12_SR_COMP2              SYSCFG_ITLINE12_SR_COMP2_Msk     /*!< COMP2 Interrupt -> exti[18] */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos       (0U)
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU           SYSCFG_ITLINE13_SR_TIM1_CCU_Msk  /*!< TIM1 CCU Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos       (1U)
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG           SYSCFG_ITLINE13_SR_TIM1_TRG_Msk  /*!< TIM1 TRG Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos       (2U)
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD           SYSCFG_ITLINE13_SR_TIM1_UPD_Msk  /*!< TIM1 UPD Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos       (3U)
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK           SYSCFG_ITLINE13_SR_TIM1_BRK_Msk  /*!< TIM1 BRK Interrupt */
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos        (0U)
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk        (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE14_SR_TIM1_CC            SYSCFG_ITLINE14_SR_TIM1_CC_Msk   /*!< TIM1 CC Interrupt */
+#define SYSCFG_ITLINE15_SR_TIM2_GLB_Pos       (0U)
+#define SYSCFG_ITLINE15_SR_TIM2_GLB_Msk       (0x1UL << SYSCFG_ITLINE15_SR_TIM2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE15_SR_TIM2_GLB           SYSCFG_ITLINE15_SR_TIM2_GLB_Msk  /*!< TIM2 GLB Interrupt */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos       (0U)
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk       (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB           SYSCFG_ITLINE16_SR_TIM3_GLB_Msk  /*!< TIM3 GLB Interrupt */
+#define SYSCFG_ITLINE17_SR_TIM6_GLB_Pos       (0U)
+#define SYSCFG_ITLINE17_SR_TIM6_GLB_Msk       (0x1UL << SYSCFG_ITLINE17_SR_TIM6_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE17_SR_TIM6_GLB           SYSCFG_ITLINE17_SR_TIM6_GLB_Msk  /*!< TIM6 GLB Interrupt */
+#define SYSCFG_ITLINE17_SR_DAC_Pos            (1U)
+#define SYSCFG_ITLINE17_SR_DAC_Msk            (0x1UL << SYSCFG_ITLINE17_SR_DAC_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE17_SR_DAC                SYSCFG_ITLINE17_SR_DAC_Msk       /*!< DAC Interrupt */
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos     (2U)
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk     (0x1UL << SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB         SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk /*!< LPTIM1 -> exti[29] Interrupt */
+#define SYSCFG_ITLINE18_SR_TIM7_GLB_Pos       (0U)
+#define SYSCFG_ITLINE18_SR_TIM7_GLB_Msk       (0x1UL << SYSCFG_ITLINE18_SR_TIM7_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE18_SR_TIM7_GLB           SYSCFG_ITLINE18_SR_TIM7_GLB_Msk  /*!< TIM7 GLB Interrupt */
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos     (1U)
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk     (0x1UL << SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB         SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk /*!< LPTIM2 -> exti[30] Interrupt */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos      (0U)
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk      (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB          SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */
+#define SYSCFG_ITLINE20_SR_TIM15_GLB_Pos      (0U)
+#define SYSCFG_ITLINE20_SR_TIM15_GLB_Msk      (0x1UL << SYSCFG_ITLINE20_SR_TIM15_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE20_SR_TIM15_GLB          SYSCFG_ITLINE20_SR_TIM15_GLB_Msk /*!< TIM15 GLB Interrupt */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos      (0U)
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk      (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB          SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos      (0U)
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk      (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB          SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos       (0U)
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk       (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB           SYSCFG_ITLINE23_SR_I2C1_GLB_Msk  /*!< I2C1 GLB Interrupt -> exti[23] */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos       (0U)
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk       (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB           SYSCFG_ITLINE24_SR_I2C2_GLB_Msk  /*!< I2C2 GLB Interrupt  -> exti[22]*/
+#define SYSCFG_ITLINE25_SR_SPI1_Pos           (0U)
+#define SYSCFG_ITLINE25_SR_SPI1_Msk           (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE25_SR_SPI1               SYSCFG_ITLINE25_SR_SPI1_Msk      /*!< SPI1 Interrupt */
+#define SYSCFG_ITLINE26_SR_SPI2_Pos           (0U)
+#define SYSCFG_ITLINE26_SR_SPI2_Msk           (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE26_SR_SPI2               SYSCFG_ITLINE26_SR_SPI2_Msk      /*!< SPI2  Interrupt */
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos     (0U)
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk     (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE27_SR_USART1_GLB         SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos     (0U)
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk     (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE28_SR_USART2_GLB         SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos    (2U)
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk    (0x1UL << SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB        SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk /*!< LPUART1 GLB Interrupt -> exti[28] */
+#define SYSCFG_ITLINE31_SR_RNG_Pos            (0U)
+#define SYSCFG_ITLINE31_SR_RNG_Msk            (0x1UL << SYSCFG_ITLINE31_SR_RNG_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE31_SR_RNG                SYSCFG_ITLINE31_SR_RNG_Msk       /*!< RNG Interrupt */
+#define SYSCFG_ITLINE31_SR_AES_Pos            (1U)
+#define SYSCFG_ITLINE31_SR_AES_Msk            (0x1UL << SYSCFG_ITLINE31_SR_AES_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE31_SR_AES                SYSCFG_ITLINE31_SR_AES_Msk       /*!< AES Interrupt */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    TIM                                     */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for TIM_CR1 register  ********************/
+#define TIM_CR1_CEN_Pos           (0U)
+#define TIM_CR1_CEN_Msk           (0x1UL << TIM_CR1_CEN_Pos)                   /*!< 0x00000001 */
+#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              /*!<Counter enable */
+#define TIM_CR1_UDIS_Pos          (1U)
+#define TIM_CR1_UDIS_Msk          (0x1UL << TIM_CR1_UDIS_Pos)                  /*!< 0x00000002 */
+#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             /*!<Update disable */
+#define TIM_CR1_URS_Pos           (2U)
+#define TIM_CR1_URS_Msk           (0x1UL << TIM_CR1_URS_Pos)                   /*!< 0x00000004 */
+#define TIM_CR1_URS               TIM_CR1_URS_Msk                              /*!<Update request source */
+#define TIM_CR1_OPM_Pos           (3U)
+#define TIM_CR1_OPM_Msk           (0x1UL << TIM_CR1_OPM_Pos)                   /*!< 0x00000008 */
+#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              /*!<One pulse mode */
+#define TIM_CR1_DIR_Pos           (4U)
+#define TIM_CR1_DIR_Msk           (0x1UL << TIM_CR1_DIR_Pos)                   /*!< 0x00000010 */
+#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              /*!<Direction */
+
+#define TIM_CR1_CMS_Pos           (5U)
+#define TIM_CR1_CMS_Msk           (0x3UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000060 */
+#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              /*!<CMS[1:0] bits (Center-aligned mode selection) */
+#define TIM_CR1_CMS_0             (0x1UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR1_CMS_1             (0x2UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR1_ARPE_Pos          (7U)
+#define TIM_CR1_ARPE_Msk          (0x1UL << TIM_CR1_ARPE_Pos)                  /*!< 0x00000080 */
+#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             /*!<Auto-reload preload enable */
+
+#define TIM_CR1_CKD_Pos           (8U)
+#define TIM_CR1_CKD_Msk           (0x3UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000300 */
+#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              /*!<CKD[1:0] bits (clock division) */
+#define TIM_CR1_CKD_0             (0x1UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000100 */
+#define TIM_CR1_CKD_1             (0x2UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000200 */
+
+#define TIM_CR1_UIFREMAP_Pos      (11U)
+#define TIM_CR1_UIFREMAP_Msk      (0x1UL << TIM_CR1_UIFREMAP_Pos)              /*!< 0x00000800 */
+#define TIM_CR1_UIFREMAP          TIM_CR1_UIFREMAP_Msk                         /*!<Update interrupt flag remap */
+
+/*******************  Bit definition for TIM_CR2 register  ********************/
+#define TIM_CR2_CCPC_Pos          (0U)
+#define TIM_CR2_CCPC_Msk          (0x1UL << TIM_CR2_CCPC_Pos)                  /*!< 0x00000001 */
+#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             /*!<Capture/Compare Preloaded Control */
+#define TIM_CR2_CCUS_Pos          (2U)
+#define TIM_CR2_CCUS_Msk          (0x1UL << TIM_CR2_CCUS_Pos)                  /*!< 0x00000004 */
+#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             /*!<Capture/Compare Control Update Selection */
+#define TIM_CR2_CCDS_Pos          (3U)
+#define TIM_CR2_CCDS_Msk          (0x1UL << TIM_CR2_CCDS_Pos)                  /*!< 0x00000008 */
+#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             /*!<Capture/Compare DMA Selection */
+
+#define TIM_CR2_MMS_Pos           (4U)
+#define TIM_CR2_MMS_Msk           (0x7UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000070 */
+#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS_0             (0x1UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000010 */
+#define TIM_CR2_MMS_1             (0x2UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR2_MMS_2             (0x4UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR2_TI1S_Pos          (7U)
+#define TIM_CR2_TI1S_Msk          (0x1UL << TIM_CR2_TI1S_Pos)                  /*!< 0x00000080 */
+#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             /*!<TI1 Selection */
+#define TIM_CR2_OIS1_Pos          (8U)
+#define TIM_CR2_OIS1_Msk          (0x1UL << TIM_CR2_OIS1_Pos)                  /*!< 0x00000100 */
+#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             /*!<Output Idle state 1 (OC1 output) */
+#define TIM_CR2_OIS1N_Pos         (9U)
+#define TIM_CR2_OIS1N_Msk         (0x1UL << TIM_CR2_OIS1N_Pos)                 /*!< 0x00000200 */
+#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            /*!<Output Idle state 1 (OC1N output) */
+#define TIM_CR2_OIS2_Pos          (10U)
+#define TIM_CR2_OIS2_Msk          (0x1UL << TIM_CR2_OIS2_Pos)                  /*!< 0x00000400 */
+#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             /*!<Output Idle state 2 (OC2 output) */
+#define TIM_CR2_OIS2N_Pos         (11U)
+#define TIM_CR2_OIS2N_Msk         (0x1UL << TIM_CR2_OIS2N_Pos)                 /*!< 0x00000800 */
+#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            /*!<Output Idle state 2 (OC2N output) */
+#define TIM_CR2_OIS3_Pos          (12U)
+#define TIM_CR2_OIS3_Msk          (0x1UL << TIM_CR2_OIS3_Pos)                  /*!< 0x00001000 */
+#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             /*!<Output Idle state 3 (OC3 output) */
+#define TIM_CR2_OIS3N_Pos         (13U)
+#define TIM_CR2_OIS3N_Msk         (0x1UL << TIM_CR2_OIS3N_Pos)                 /*!< 0x00002000 */
+#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            /*!<Output Idle state 3 (OC3N output) */
+#define TIM_CR2_OIS4_Pos          (14U)
+#define TIM_CR2_OIS4_Msk          (0x1UL << TIM_CR2_OIS4_Pos)                  /*!< 0x00004000 */
+#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             /*!<Output Idle state 4 (OC4 output) */
+#define TIM_CR2_OIS5_Pos          (16U)
+#define TIM_CR2_OIS5_Msk          (0x1UL << TIM_CR2_OIS5_Pos)                  /*!< 0x00010000 */
+#define TIM_CR2_OIS5              TIM_CR2_OIS5_Msk                             /*!<Output Idle state 5 (OC5 output) */
+#define TIM_CR2_OIS6_Pos          (18U)
+#define TIM_CR2_OIS6_Msk          (0x1UL << TIM_CR2_OIS6_Pos)                  /*!< 0x00040000 */
+#define TIM_CR2_OIS6              TIM_CR2_OIS6_Msk                             /*!<Output Idle state 6 (OC6 output) */
+
+#define TIM_CR2_MMS2_Pos          (20U)
+#define TIM_CR2_MMS2_Msk          (0xFUL << TIM_CR2_MMS2_Pos)                  /*!< 0x00F00000 */
+#define TIM_CR2_MMS2              TIM_CR2_MMS2_Msk                             /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS2_0            (0x1UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00100000 */
+#define TIM_CR2_MMS2_1            (0x2UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00200000 */
+#define TIM_CR2_MMS2_2            (0x4UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00400000 */
+#define TIM_CR2_MMS2_3            (0x8UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00800000 */
+
+/*******************  Bit definition for TIM_SMCR register  *******************/
+#define TIM_SMCR_SMS_Pos          (0U)
+#define TIM_SMCR_SMS_Msk          (0x10007UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010007 */
+#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             /*!<SMS[2:0] bits (Slave mode selection) */
+#define TIM_SMCR_SMS_0            (0x00001UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000001 */
+#define TIM_SMCR_SMS_1            (0x00002UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000002 */
+#define TIM_SMCR_SMS_2            (0x00004UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000004 */
+#define TIM_SMCR_SMS_3            (0x10000UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010000 */
+
+#define TIM_SMCR_OCCS_Pos         (3U)
+#define TIM_SMCR_OCCS_Msk         (0x1UL << TIM_SMCR_OCCS_Pos)                 /*!< 0x00000008 */
+#define TIM_SMCR_OCCS             TIM_SMCR_OCCS_Msk                            /*!< OCREF clear selection */
+
+#define TIM_SMCR_TS_Pos           (4U)
+#define TIM_SMCR_TS_Msk           (0x30007UL << TIM_SMCR_TS_Pos)               /*!< 0x00300070 */
+#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              /*!<TS[2:0] bits (Trigger selection) */
+#define TIM_SMCR_TS_0             (0x00001UL << TIM_SMCR_TS_Pos)               /*!< 0x00000010 */
+#define TIM_SMCR_TS_1             (0x00002UL << TIM_SMCR_TS_Pos)               /*!< 0x00000020 */
+#define TIM_SMCR_TS_2             (0x00004UL << TIM_SMCR_TS_Pos)               /*!< 0x00000040 */
+#define TIM_SMCR_TS_3             (0x10000UL << TIM_SMCR_TS_Pos)               /*!< 0x00100000 */
+#define TIM_SMCR_TS_4             (0x20000UL << TIM_SMCR_TS_Pos)               /*!< 0x00200000 */
+
+#define TIM_SMCR_MSM_Pos          (7U)
+#define TIM_SMCR_MSM_Msk          (0x1UL << TIM_SMCR_MSM_Pos)                  /*!< 0x00000080 */
+#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             /*!<Master/slave mode */
+
+#define TIM_SMCR_ETF_Pos          (8U)
+#define TIM_SMCR_ETF_Msk          (0xFUL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000F00 */
+#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             /*!<ETF[3:0] bits (External trigger filter) */
+#define TIM_SMCR_ETF_0            (0x1UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000100 */
+#define TIM_SMCR_ETF_1            (0x2UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000200 */
+#define TIM_SMCR_ETF_2            (0x4UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000400 */
+#define TIM_SMCR_ETF_3            (0x8UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000800 */
+
+#define TIM_SMCR_ETPS_Pos         (12U)
+#define TIM_SMCR_ETPS_Msk         (0x3UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00003000 */
+#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            /*!<ETPS[1:0] bits (External trigger prescaler) */
+#define TIM_SMCR_ETPS_0           (0x1UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00001000 */
+#define TIM_SMCR_ETPS_1           (0x2UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00002000 */
+
+#define TIM_SMCR_ECE_Pos          (14U)
+#define TIM_SMCR_ECE_Msk          (0x1UL << TIM_SMCR_ECE_Pos)                  /*!< 0x00004000 */
+#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             /*!<External clock enable */
+#define TIM_SMCR_ETP_Pos          (15U)
+#define TIM_SMCR_ETP_Msk          (0x1UL << TIM_SMCR_ETP_Pos)                  /*!< 0x00008000 */
+#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             /*!<External trigger polarity */
+
+/*******************  Bit definition for TIM_DIER register  *******************/
+#define TIM_DIER_UIE_Pos          (0U)
+#define TIM_DIER_UIE_Msk          (0x1UL << TIM_DIER_UIE_Pos)                  /*!< 0x00000001 */
+#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             /*!<Update interrupt enable */
+#define TIM_DIER_CC1IE_Pos        (1U)
+#define TIM_DIER_CC1IE_Msk        (0x1UL << TIM_DIER_CC1IE_Pos)                /*!< 0x00000002 */
+#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           /*!<Capture/Compare 1 interrupt enable */
+#define TIM_DIER_CC2IE_Pos        (2U)
+#define TIM_DIER_CC2IE_Msk        (0x1UL << TIM_DIER_CC2IE_Pos)                /*!< 0x00000004 */
+#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           /*!<Capture/Compare 2 interrupt enable */
+#define TIM_DIER_CC3IE_Pos        (3U)
+#define TIM_DIER_CC3IE_Msk        (0x1UL << TIM_DIER_CC3IE_Pos)                /*!< 0x00000008 */
+#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           /*!<Capture/Compare 3 interrupt enable */
+#define TIM_DIER_CC4IE_Pos        (4U)
+#define TIM_DIER_CC4IE_Msk        (0x1UL << TIM_DIER_CC4IE_Pos)                /*!< 0x00000010 */
+#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           /*!<Capture/Compare 4 interrupt enable */
+#define TIM_DIER_COMIE_Pos        (5U)
+#define TIM_DIER_COMIE_Msk        (0x1UL << TIM_DIER_COMIE_Pos)                /*!< 0x00000020 */
+#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           /*!<COM interrupt enable */
+#define TIM_DIER_TIE_Pos          (6U)
+#define TIM_DIER_TIE_Msk          (0x1UL << TIM_DIER_TIE_Pos)                  /*!< 0x00000040 */
+#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             /*!<Trigger interrupt enable */
+#define TIM_DIER_BIE_Pos          (7U)
+#define TIM_DIER_BIE_Msk          (0x1UL << TIM_DIER_BIE_Pos)                  /*!< 0x00000080 */
+#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             /*!<Break interrupt enable */
+#define TIM_DIER_UDE_Pos          (8U)
+#define TIM_DIER_UDE_Msk          (0x1UL << TIM_DIER_UDE_Pos)                  /*!< 0x00000100 */
+#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             /*!<Update DMA request enable */
+#define TIM_DIER_CC1DE_Pos        (9U)
+#define TIM_DIER_CC1DE_Msk        (0x1UL << TIM_DIER_CC1DE_Pos)                /*!< 0x00000200 */
+#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           /*!<Capture/Compare 1 DMA request enable */
+#define TIM_DIER_CC2DE_Pos        (10U)
+#define TIM_DIER_CC2DE_Msk        (0x1UL << TIM_DIER_CC2DE_Pos)                /*!< 0x00000400 */
+#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           /*!<Capture/Compare 2 DMA request enable */
+#define TIM_DIER_CC3DE_Pos        (11U)
+#define TIM_DIER_CC3DE_Msk        (0x1UL << TIM_DIER_CC3DE_Pos)                /*!< 0x00000800 */
+#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           /*!<Capture/Compare 3 DMA request enable */
+#define TIM_DIER_CC4DE_Pos        (12U)
+#define TIM_DIER_CC4DE_Msk        (0x1UL << TIM_DIER_CC4DE_Pos)                /*!< 0x00001000 */
+#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           /*!<Capture/Compare 4 DMA request enable */
+#define TIM_DIER_COMDE_Pos        (13U)
+#define TIM_DIER_COMDE_Msk        (0x1UL << TIM_DIER_COMDE_Pos)                /*!< 0x00002000 */
+#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           /*!<COM DMA request enable */
+#define TIM_DIER_TDE_Pos          (14U)
+#define TIM_DIER_TDE_Msk          (0x1UL << TIM_DIER_TDE_Pos)                  /*!< 0x00004000 */
+#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             /*!<Trigger DMA request enable */
+
+/********************  Bit definition for TIM_SR register  ********************/
+#define TIM_SR_UIF_Pos            (0U)
+#define TIM_SR_UIF_Msk            (0x1UL << TIM_SR_UIF_Pos)                    /*!< 0x00000001 */
+#define TIM_SR_UIF                TIM_SR_UIF_Msk                               /*!<Update interrupt Flag */
+#define TIM_SR_CC1IF_Pos          (1U)
+#define TIM_SR_CC1IF_Msk          (0x1UL << TIM_SR_CC1IF_Pos)                  /*!< 0x00000002 */
+#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             /*!<Capture/Compare 1 interrupt Flag */
+#define TIM_SR_CC2IF_Pos          (2U)
+#define TIM_SR_CC2IF_Msk          (0x1UL << TIM_SR_CC2IF_Pos)                  /*!< 0x00000004 */
+#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             /*!<Capture/Compare 2 interrupt Flag */
+#define TIM_SR_CC3IF_Pos          (3U)
+#define TIM_SR_CC3IF_Msk          (0x1UL << TIM_SR_CC3IF_Pos)                  /*!< 0x00000008 */
+#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             /*!<Capture/Compare 3 interrupt Flag */
+#define TIM_SR_CC4IF_Pos          (4U)
+#define TIM_SR_CC4IF_Msk          (0x1UL << TIM_SR_CC4IF_Pos)                  /*!< 0x00000010 */
+#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             /*!<Capture/Compare 4 interrupt Flag */
+#define TIM_SR_COMIF_Pos          (5U)
+#define TIM_SR_COMIF_Msk          (0x1UL << TIM_SR_COMIF_Pos)                  /*!< 0x00000020 */
+#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             /*!<COM interrupt Flag */
+#define TIM_SR_TIF_Pos            (6U)
+#define TIM_SR_TIF_Msk            (0x1UL << TIM_SR_TIF_Pos)                    /*!< 0x00000040 */
+#define TIM_SR_TIF                TIM_SR_TIF_Msk                               /*!<Trigger interrupt Flag */
+#define TIM_SR_BIF_Pos            (7U)
+#define TIM_SR_BIF_Msk            (0x1UL << TIM_SR_BIF_Pos)                    /*!< 0x00000080 */
+#define TIM_SR_BIF                TIM_SR_BIF_Msk                               /*!<Break interrupt Flag */
+#define TIM_SR_B2IF_Pos           (8U)
+#define TIM_SR_B2IF_Msk           (0x1UL << TIM_SR_B2IF_Pos)                   /*!< 0x00000100 */
+#define TIM_SR_B2IF               TIM_SR_B2IF_Msk                              /*!<Break 2 interrupt Flag */
+#define TIM_SR_CC1OF_Pos          (9U)
+#define TIM_SR_CC1OF_Msk          (0x1UL << TIM_SR_CC1OF_Pos)                  /*!< 0x00000200 */
+#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             /*!<Capture/Compare 1 Overcapture Flag */
+#define TIM_SR_CC2OF_Pos          (10U)
+#define TIM_SR_CC2OF_Msk          (0x1UL << TIM_SR_CC2OF_Pos)                  /*!< 0x00000400 */
+#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             /*!<Capture/Compare 2 Overcapture Flag */
+#define TIM_SR_CC3OF_Pos          (11U)
+#define TIM_SR_CC3OF_Msk          (0x1UL << TIM_SR_CC3OF_Pos)                  /*!< 0x00000800 */
+#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             /*!<Capture/Compare 3 Overcapture Flag */
+#define TIM_SR_CC4OF_Pos          (12U)
+#define TIM_SR_CC4OF_Msk          (0x1UL << TIM_SR_CC4OF_Pos)                  /*!< 0x00001000 */
+#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             /*!<Capture/Compare 4 Overcapture Flag */
+#define TIM_SR_SBIF_Pos           (13U)
+#define TIM_SR_SBIF_Msk           (0x1UL << TIM_SR_SBIF_Pos)                   /*!< 0x00002000 */
+#define TIM_SR_SBIF               TIM_SR_SBIF_Msk                              /*!<System Break interrupt Flag */
+#define TIM_SR_CC5IF_Pos          (16U)
+#define TIM_SR_CC5IF_Msk          (0x1UL << TIM_SR_CC5IF_Pos)                  /*!< 0x00010000 */
+#define TIM_SR_CC5IF              TIM_SR_CC5IF_Msk                             /*!<Capture/Compare 5 interrupt Flag */
+#define TIM_SR_CC6IF_Pos          (17U)
+#define TIM_SR_CC6IF_Msk          (0x1UL << TIM_SR_CC6IF_Pos)                  /*!< 0x00020000 */
+#define TIM_SR_CC6IF              TIM_SR_CC6IF_Msk                             /*!<Capture/Compare 6 interrupt Flag */
+
+
+/*******************  Bit definition for TIM_EGR register  ********************/
+#define TIM_EGR_UG_Pos            (0U)
+#define TIM_EGR_UG_Msk            (0x1UL << TIM_EGR_UG_Pos)                    /*!< 0x00000001 */
+#define TIM_EGR_UG                TIM_EGR_UG_Msk                               /*!<Update Generation */
+#define TIM_EGR_CC1G_Pos          (1U)
+#define TIM_EGR_CC1G_Msk          (0x1UL << TIM_EGR_CC1G_Pos)                  /*!< 0x00000002 */
+#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             /*!<Capture/Compare 1 Generation */
+#define TIM_EGR_CC2G_Pos          (2U)
+#define TIM_EGR_CC2G_Msk          (0x1UL << TIM_EGR_CC2G_Pos)                  /*!< 0x00000004 */
+#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             /*!<Capture/Compare 2 Generation */
+#define TIM_EGR_CC3G_Pos          (3U)
+#define TIM_EGR_CC3G_Msk          (0x1UL << TIM_EGR_CC3G_Pos)                  /*!< 0x00000008 */
+#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             /*!<Capture/Compare 3 Generation */
+#define TIM_EGR_CC4G_Pos          (4U)
+#define TIM_EGR_CC4G_Msk          (0x1UL << TIM_EGR_CC4G_Pos)                  /*!< 0x00000010 */
+#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             /*!<Capture/Compare 4 Generation */
+#define TIM_EGR_COMG_Pos          (5U)
+#define TIM_EGR_COMG_Msk          (0x1UL << TIM_EGR_COMG_Pos)                  /*!< 0x00000020 */
+#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             /*!<Capture/Compare Control Update Generation */
+#define TIM_EGR_TG_Pos            (6U)
+#define TIM_EGR_TG_Msk            (0x1UL << TIM_EGR_TG_Pos)                    /*!< 0x00000040 */
+#define TIM_EGR_TG                TIM_EGR_TG_Msk                               /*!<Trigger Generation */
+#define TIM_EGR_BG_Pos            (7U)
+#define TIM_EGR_BG_Msk            (0x1UL << TIM_EGR_BG_Pos)                    /*!< 0x00000080 */
+#define TIM_EGR_BG                TIM_EGR_BG_Msk                               /*!<Break Generation */
+#define TIM_EGR_B2G_Pos           (8U)
+#define TIM_EGR_B2G_Msk           (0x1UL << TIM_EGR_B2G_Pos)                   /*!< 0x00000100 */
+#define TIM_EGR_B2G               TIM_EGR_B2G_Msk                              /*!<Break 2 Generation */
+
+
+/******************  Bit definition for TIM_CCMR1 register  *******************/
+#define TIM_CCMR1_CC1S_Pos        (0U)
+#define TIM_CCMR1_CC1S_Msk        (0x3UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
+#define TIM_CCMR1_CC1S_0          (0x1UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR1_CC1S_1          (0x2UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR1_OC1FE_Pos       (2U)
+#define TIM_CCMR1_OC1FE_Msk       (0x1UL << TIM_CCMR1_OC1FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          /*!<Output Compare 1 Fast enable */
+#define TIM_CCMR1_OC1PE_Pos       (3U)
+#define TIM_CCMR1_OC1PE_Msk       (0x1UL << TIM_CCMR1_OC1PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          /*!<Output Compare 1 Preload enable */
+
+#define TIM_CCMR1_OC1M_Pos        (4U)
+#define TIM_CCMR1_OC1M_Msk        (0x1007UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
+#define TIM_CCMR1_OC1M_0          (0x0001UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR1_OC1M_1          (0x0002UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR1_OC1M_2          (0x0004UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR1_OC1M_3          (0x1000UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR1_OC1CE_Pos       (7U)
+#define TIM_CCMR1_OC1CE_Msk       (0x1UL << TIM_CCMR1_OC1CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          /*!<Output Compare 1 Clear Enable */
+
+#define TIM_CCMR1_CC2S_Pos        (8U)
+#define TIM_CCMR1_CC2S_Msk        (0x3UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
+#define TIM_CCMR1_CC2S_0          (0x1UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR1_CC2S_1          (0x2UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR1_OC2FE_Pos       (10U)
+#define TIM_CCMR1_OC2FE_Msk       (0x1UL << TIM_CCMR1_OC2FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          /*!<Output Compare 2 Fast enable */
+#define TIM_CCMR1_OC2PE_Pos       (11U)
+#define TIM_CCMR1_OC2PE_Msk       (0x1UL << TIM_CCMR1_OC2PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          /*!<Output Compare 2 Preload enable */
+
+#define TIM_CCMR1_OC2M_Pos        (12U)
+#define TIM_CCMR1_OC2M_Msk        (0x1007UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
+#define TIM_CCMR1_OC2M_0          (0x0001UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR1_OC2M_1          (0x0002UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR1_OC2M_2          (0x0004UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR1_OC2M_3          (0x1000UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR1_OC2CE_Pos       (15U)
+#define TIM_CCMR1_OC2CE_Msk       (0x1UL << TIM_CCMR1_OC2CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          /*!<Output Compare 2 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR1_IC1PSC_Pos      (2U)
+#define TIM_CCMR1_IC1PSC_Msk      (0x3UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
+#define TIM_CCMR1_IC1PSC_0        (0x1UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR1_IC1PSC_1        (0x2UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR1_IC1F_Pos        (4U)
+#define TIM_CCMR1_IC1F_Msk        (0xFUL << TIM_CCMR1_IC1F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
+#define TIM_CCMR1_IC1F_0          (0x1UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR1_IC1F_1          (0x2UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR1_IC1F_2          (0x4UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR1_IC1F_3          (0x8UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR1_IC2PSC_Pos      (10U)
+#define TIM_CCMR1_IC2PSC_Msk      (0x3UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
+#define TIM_CCMR1_IC2PSC_0        (0x1UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR1_IC2PSC_1        (0x2UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR1_IC2F_Pos        (12U)
+#define TIM_CCMR1_IC2F_Msk        (0xFUL << TIM_CCMR1_IC2F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
+#define TIM_CCMR1_IC2F_0          (0x1UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR1_IC2F_1          (0x2UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR1_IC2F_2          (0x4UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR1_IC2F_3          (0x8UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR2 register  *******************/
+#define TIM_CCMR2_CC3S_Pos        (0U)
+#define TIM_CCMR2_CC3S_Msk        (0x3UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
+#define TIM_CCMR2_CC3S_0          (0x1UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR2_CC3S_1          (0x2UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR2_OC3FE_Pos       (2U)
+#define TIM_CCMR2_OC3FE_Msk       (0x1UL << TIM_CCMR2_OC3FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          /*!<Output Compare 3 Fast enable */
+#define TIM_CCMR2_OC3PE_Pos       (3U)
+#define TIM_CCMR2_OC3PE_Msk       (0x1UL << TIM_CCMR2_OC3PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          /*!<Output Compare 3 Preload enable */
+
+#define TIM_CCMR2_OC3M_Pos        (4U)
+#define TIM_CCMR2_OC3M_Msk        (0x1007UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
+#define TIM_CCMR2_OC3M_0          (0x0001UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR2_OC3M_1          (0x0002UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR2_OC3M_2          (0x0004UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR2_OC3M_3          (0x1000UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR2_OC3CE_Pos       (7U)
+#define TIM_CCMR2_OC3CE_Msk       (0x1UL << TIM_CCMR2_OC3CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          /*!<Output Compare 3 Clear Enable */
+
+#define TIM_CCMR2_CC4S_Pos        (8U)
+#define TIM_CCMR2_CC4S_Msk        (0x3UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
+#define TIM_CCMR2_CC4S_0          (0x1UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR2_CC4S_1          (0x2UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR2_OC4FE_Pos       (10U)
+#define TIM_CCMR2_OC4FE_Msk       (0x1UL << TIM_CCMR2_OC4FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          /*!<Output Compare 4 Fast enable */
+#define TIM_CCMR2_OC4PE_Pos       (11U)
+#define TIM_CCMR2_OC4PE_Msk       (0x1UL << TIM_CCMR2_OC4PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          /*!<Output Compare 4 Preload enable */
+
+#define TIM_CCMR2_OC4M_Pos        (12U)
+#define TIM_CCMR2_OC4M_Msk        (0x1007UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
+#define TIM_CCMR2_OC4M_0          (0x0001UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR2_OC4M_1          (0x0002UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR2_OC4M_2          (0x0004UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR2_OC4M_3          (0x1000UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR2_OC4CE_Pos       (15U)
+#define TIM_CCMR2_OC4CE_Msk       (0x1UL << TIM_CCMR2_OC4CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          /*!<Output Compare 4 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR2_IC3PSC_Pos      (2U)
+#define TIM_CCMR2_IC3PSC_Msk      (0x3UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
+#define TIM_CCMR2_IC3PSC_0        (0x1UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR2_IC3PSC_1        (0x2UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR2_IC3F_Pos        (4U)
+#define TIM_CCMR2_IC3F_Msk        (0xFUL << TIM_CCMR2_IC3F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
+#define TIM_CCMR2_IC3F_0          (0x1UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR2_IC3F_1          (0x2UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR2_IC3F_2          (0x4UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR2_IC3F_3          (0x8UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR2_IC4PSC_Pos      (10U)
+#define TIM_CCMR2_IC4PSC_Msk      (0x3UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
+#define TIM_CCMR2_IC4PSC_0        (0x1UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR2_IC4PSC_1        (0x2UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR2_IC4F_Pos        (12U)
+#define TIM_CCMR2_IC4F_Msk        (0xFUL << TIM_CCMR2_IC4F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
+#define TIM_CCMR2_IC4F_0          (0x1UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR2_IC4F_1          (0x2UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR2_IC4F_2          (0x4UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR2_IC4F_3          (0x8UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR3 register  *******************/
+#define TIM_CCMR3_OC5FE_Pos       (2U)
+#define TIM_CCMR3_OC5FE_Msk       (0x1UL << TIM_CCMR3_OC5FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR3_OC5FE           TIM_CCMR3_OC5FE_Msk                          /*!<Output Compare 5 Fast enable */
+#define TIM_CCMR3_OC5PE_Pos       (3U)
+#define TIM_CCMR3_OC5PE_Msk       (0x1UL << TIM_CCMR3_OC5PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR3_OC5PE           TIM_CCMR3_OC5PE_Msk                          /*!<Output Compare 5 Preload enable */
+
+#define TIM_CCMR3_OC5M_Pos        (4U)
+#define TIM_CCMR3_OC5M_Msk        (0x1007UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR3_OC5M            TIM_CCMR3_OC5M_Msk                           /*!<OC5M[3:0] bits (Output Compare 5 Mode) */
+#define TIM_CCMR3_OC5M_0          (0x0001UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR3_OC5M_1          (0x0002UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR3_OC5M_2          (0x0004UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR3_OC5M_3          (0x1000UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR3_OC5CE_Pos       (7U)
+#define TIM_CCMR3_OC5CE_Msk       (0x1UL << TIM_CCMR3_OC5CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR3_OC5CE           TIM_CCMR3_OC5CE_Msk                          /*!<Output Compare 5 Clear Enable */
+
+#define TIM_CCMR3_OC6FE_Pos       (10U)
+#define TIM_CCMR3_OC6FE_Msk       (0x1UL << TIM_CCMR3_OC6FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR3_OC6FE           TIM_CCMR3_OC6FE_Msk                          /*!<Output Compare 6 Fast enable */
+#define TIM_CCMR3_OC6PE_Pos       (11U)
+#define TIM_CCMR3_OC6PE_Msk       (0x1UL << TIM_CCMR3_OC6PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR3_OC6PE           TIM_CCMR3_OC6PE_Msk                          /*!<Output Compare 6 Preload enable */
+
+#define TIM_CCMR3_OC6M_Pos        (12U)
+#define TIM_CCMR3_OC6M_Msk        (0x1007UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR3_OC6M            TIM_CCMR3_OC6M_Msk                           /*!<OC6M[3:0] bits (Output Compare 6 Mode) */
+#define TIM_CCMR3_OC6M_0          (0x0001UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR3_OC6M_1          (0x0002UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR3_OC6M_2          (0x0004UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR3_OC6M_3          (0x1000UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR3_OC6CE_Pos       (15U)
+#define TIM_CCMR3_OC6CE_Msk       (0x1UL << TIM_CCMR3_OC6CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR3_OC6CE           TIM_CCMR3_OC6CE_Msk                          /*!<Output Compare 6 Clear Enable */
+
+/*******************  Bit definition for TIM_CCER register  *******************/
+#define TIM_CCER_CC1E_Pos         (0U)
+#define TIM_CCER_CC1E_Msk         (0x1UL << TIM_CCER_CC1E_Pos)                 /*!< 0x00000001 */
+#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            /*!<Capture/Compare 1 output enable */
+#define TIM_CCER_CC1P_Pos         (1U)
+#define TIM_CCER_CC1P_Msk         (0x1UL << TIM_CCER_CC1P_Pos)                 /*!< 0x00000002 */
+#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            /*!<Capture/Compare 1 output Polarity */
+#define TIM_CCER_CC1NE_Pos        (2U)
+#define TIM_CCER_CC1NE_Msk        (0x1UL << TIM_CCER_CC1NE_Pos)                /*!< 0x00000004 */
+#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           /*!<Capture/Compare 1 Complementary output enable */
+#define TIM_CCER_CC1NP_Pos        (3U)
+#define TIM_CCER_CC1NP_Msk        (0x1UL << TIM_CCER_CC1NP_Pos)                /*!< 0x00000008 */
+#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           /*!<Capture/Compare 1 Complementary output Polarity */
+#define TIM_CCER_CC2E_Pos         (4U)
+#define TIM_CCER_CC2E_Msk         (0x1UL << TIM_CCER_CC2E_Pos)                 /*!< 0x00000010 */
+#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            /*!<Capture/Compare 2 output enable */
+#define TIM_CCER_CC2P_Pos         (5U)
+#define TIM_CCER_CC2P_Msk         (0x1UL << TIM_CCER_CC2P_Pos)                 /*!< 0x00000020 */
+#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            /*!<Capture/Compare 2 output Polarity */
+#define TIM_CCER_CC2NE_Pos        (6U)
+#define TIM_CCER_CC2NE_Msk        (0x1UL << TIM_CCER_CC2NE_Pos)                /*!< 0x00000040 */
+#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           /*!<Capture/Compare 2 Complementary output enable */
+#define TIM_CCER_CC2NP_Pos        (7U)
+#define TIM_CCER_CC2NP_Msk        (0x1UL << TIM_CCER_CC2NP_Pos)                /*!< 0x00000080 */
+#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           /*!<Capture/Compare 2 Complementary output Polarity */
+#define TIM_CCER_CC3E_Pos         (8U)
+#define TIM_CCER_CC3E_Msk         (0x1UL << TIM_CCER_CC3E_Pos)                 /*!< 0x00000100 */
+#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            /*!<Capture/Compare 3 output enable */
+#define TIM_CCER_CC3P_Pos         (9U)
+#define TIM_CCER_CC3P_Msk         (0x1UL << TIM_CCER_CC3P_Pos)                 /*!< 0x00000200 */
+#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            /*!<Capture/Compare 3 output Polarity */
+#define TIM_CCER_CC3NE_Pos        (10U)
+#define TIM_CCER_CC3NE_Msk        (0x1UL << TIM_CCER_CC3NE_Pos)                /*!< 0x00000400 */
+#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           /*!<Capture/Compare 3 Complementary output enable */
+#define TIM_CCER_CC3NP_Pos        (11U)
+#define TIM_CCER_CC3NP_Msk        (0x1UL << TIM_CCER_CC3NP_Pos)                /*!< 0x00000800 */
+#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           /*!<Capture/Compare 3 Complementary output Polarity */
+#define TIM_CCER_CC4E_Pos         (12U)
+#define TIM_CCER_CC4E_Msk         (0x1UL << TIM_CCER_CC4E_Pos)                 /*!< 0x00001000 */
+#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            /*!<Capture/Compare 4 output enable */
+#define TIM_CCER_CC4P_Pos         (13U)
+#define TIM_CCER_CC4P_Msk         (0x1UL << TIM_CCER_CC4P_Pos)                 /*!< 0x00002000 */
+#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            /*!<Capture/Compare 4 output Polarity */
+#define TIM_CCER_CC4NP_Pos        (15U)
+#define TIM_CCER_CC4NP_Msk        (0x1UL << TIM_CCER_CC4NP_Pos)                /*!< 0x00008000 */
+#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           /*!<Capture/Compare 4 Complementary output Polarity */
+#define TIM_CCER_CC5E_Pos         (16U)
+#define TIM_CCER_CC5E_Msk         (0x1UL << TIM_CCER_CC5E_Pos)                 /*!< 0x00010000 */
+#define TIM_CCER_CC5E             TIM_CCER_CC5E_Msk                            /*!<Capture/Compare 5 output enable */
+#define TIM_CCER_CC5P_Pos         (17U)
+#define TIM_CCER_CC5P_Msk         (0x1UL << TIM_CCER_CC5P_Pos)                 /*!< 0x00020000 */
+#define TIM_CCER_CC5P             TIM_CCER_CC5P_Msk                            /*!<Capture/Compare 5 output Polarity */
+#define TIM_CCER_CC6E_Pos         (20U)
+#define TIM_CCER_CC6E_Msk         (0x1UL << TIM_CCER_CC6E_Pos)                 /*!< 0x00100000 */
+#define TIM_CCER_CC6E             TIM_CCER_CC6E_Msk                            /*!<Capture/Compare 6 output enable */
+#define TIM_CCER_CC6P_Pos         (21U)
+#define TIM_CCER_CC6P_Msk         (0x1UL << TIM_CCER_CC6P_Pos)                 /*!< 0x00200000 */
+#define TIM_CCER_CC6P             TIM_CCER_CC6P_Msk                            /*!<Capture/Compare 6 output Polarity */
+
+/*******************  Bit definition for TIM_CNT register  ********************/
+#define TIM_CNT_CNT_Pos           (0U)
+#define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              /*!<Counter Value */
+#define TIM_CNT_UIFCPY_Pos        (31U)
+#define TIM_CNT_UIFCPY_Msk        (0x1UL << TIM_CNT_UIFCPY_Pos)                /*!< 0x80000000 */
+#define TIM_CNT_UIFCPY            TIM_CNT_UIFCPY_Msk                           /*!<Update interrupt flag copy (if UIFREMAP=1) */
+
+/*******************  Bit definition for TIM_PSC register  ********************/
+#define TIM_PSC_PSC_Pos           (0U)
+#define TIM_PSC_PSC_Msk           (0xFFFFUL << TIM_PSC_PSC_Pos)                /*!< 0x0000FFFF */
+#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              /*!<Prescaler Value */
+
+/*******************  Bit definition for TIM_ARR register  ********************/
+#define TIM_ARR_ARR_Pos           (0U)
+#define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              /*!<Actual auto-reload Value */
+
+/*******************  Bit definition for TIM_RCR register  ********************/
+#define TIM_RCR_REP_Pos           (0U)
+#define TIM_RCR_REP_Msk           (0xFFFFUL << TIM_RCR_REP_Pos)                /*!< 0x0000FFFF */
+#define TIM_RCR_REP               TIM_RCR_REP_Msk                              /*!<Repetition Counter Value */
+
+/*******************  Bit definition for TIM_CCR1 register  *******************/
+#define TIM_CCR1_CCR1_Pos         (0U)
+#define TIM_CCR1_CCR1_Msk         (0xFFFFUL << TIM_CCR1_CCR1_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            /*!<Capture/Compare 1 Value */
+
+/*******************  Bit definition for TIM_CCR2 register  *******************/
+#define TIM_CCR2_CCR2_Pos         (0U)
+#define TIM_CCR2_CCR2_Msk         (0xFFFFUL << TIM_CCR2_CCR2_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            /*!<Capture/Compare 2 Value */
+
+/*******************  Bit definition for TIM_CCR3 register  *******************/
+#define TIM_CCR3_CCR3_Pos         (0U)
+#define TIM_CCR3_CCR3_Msk         (0xFFFFUL << TIM_CCR3_CCR3_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            /*!<Capture/Compare 3 Value */
+
+/*******************  Bit definition for TIM_CCR4 register  *******************/
+#define TIM_CCR4_CCR4_Pos         (0U)
+#define TIM_CCR4_CCR4_Msk         (0xFFFFUL << TIM_CCR4_CCR4_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            /*!<Capture/Compare 4 Value */
+
+/*******************  Bit definition for TIM_CCR5 register  *******************/
+#define TIM_CCR5_CCR5_Pos         (0U)
+#define TIM_CCR5_CCR5_Msk         (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)          /*!< 0xFFFFFFFF */
+#define TIM_CCR5_CCR5             TIM_CCR5_CCR5_Msk                            /*!<Capture/Compare 5 Value */
+#define TIM_CCR5_GC5C1_Pos        (29U)
+#define TIM_CCR5_GC5C1_Msk        (0x1UL << TIM_CCR5_GC5C1_Pos)                /*!< 0x20000000 */
+#define TIM_CCR5_GC5C1            TIM_CCR5_GC5C1_Msk                           /*!<Group Channel 5 and Channel 1 */
+#define TIM_CCR5_GC5C2_Pos        (30U)
+#define TIM_CCR5_GC5C2_Msk        (0x1UL << TIM_CCR5_GC5C2_Pos)                /*!< 0x40000000 */
+#define TIM_CCR5_GC5C2            TIM_CCR5_GC5C2_Msk                           /*!<Group Channel 5 and Channel 2 */
+#define TIM_CCR5_GC5C3_Pos        (31U)
+#define TIM_CCR5_GC5C3_Msk        (0x1UL << TIM_CCR5_GC5C3_Pos)                /*!< 0x80000000 */
+#define TIM_CCR5_GC5C3            TIM_CCR5_GC5C3_Msk                           /*!<Group Channel 5 and Channel 3 */
+
+/*******************  Bit definition for TIM_CCR6 register  *******************/
+#define TIM_CCR6_CCR6_Pos         (0U)
+#define TIM_CCR6_CCR6_Msk         (0xFFFFUL << TIM_CCR6_CCR6_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR6_CCR6             TIM_CCR6_CCR6_Msk                            /*!<Capture/Compare 6 Value */
+
+/*******************  Bit definition for TIM_BDTR register  *******************/
+#define TIM_BDTR_DTG_Pos          (0U)
+#define TIM_BDTR_DTG_Msk          (0xFFUL << TIM_BDTR_DTG_Pos)                 /*!< 0x000000FF */
+#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
+#define TIM_BDTR_DTG_0            (0x01UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000001 */
+#define TIM_BDTR_DTG_1            (0x02UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000002 */
+#define TIM_BDTR_DTG_2            (0x04UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000004 */
+#define TIM_BDTR_DTG_3            (0x08UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000008 */
+#define TIM_BDTR_DTG_4            (0x10UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000010 */
+#define TIM_BDTR_DTG_5            (0x20UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000020 */
+#define TIM_BDTR_DTG_6            (0x40UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000040 */
+#define TIM_BDTR_DTG_7            (0x80UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000080 */
+
+#define TIM_BDTR_LOCK_Pos         (8U)
+#define TIM_BDTR_LOCK_Msk         (0x3UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000300 */
+#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            /*!<LOCK[1:0] bits (Lock Configuration) */
+#define TIM_BDTR_LOCK_0           (0x1UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000100 */
+#define TIM_BDTR_LOCK_1           (0x2UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000200 */
+
+#define TIM_BDTR_OSSI_Pos         (10U)
+#define TIM_BDTR_OSSI_Msk         (0x1UL << TIM_BDTR_OSSI_Pos)                 /*!< 0x00000400 */
+#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            /*!<Off-State Selection for Idle mode */
+#define TIM_BDTR_OSSR_Pos         (11U)
+#define TIM_BDTR_OSSR_Msk         (0x1UL << TIM_BDTR_OSSR_Pos)                 /*!< 0x00000800 */
+#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            /*!<Off-State Selection for Run mode */
+#define TIM_BDTR_BKE_Pos          (12U)
+#define TIM_BDTR_BKE_Msk          (0x1UL << TIM_BDTR_BKE_Pos)                  /*!< 0x00001000 */
+#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             /*!<Break enable for Break 1 */
+#define TIM_BDTR_BKP_Pos          (13U)
+#define TIM_BDTR_BKP_Msk          (0x1UL << TIM_BDTR_BKP_Pos)                  /*!< 0x00002000 */
+#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             /*!<Break Polarity for Break 1 */
+#define TIM_BDTR_AOE_Pos          (14U)
+#define TIM_BDTR_AOE_Msk          (0x1UL << TIM_BDTR_AOE_Pos)                  /*!< 0x00004000 */
+#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             /*!<Automatic Output enable */
+#define TIM_BDTR_MOE_Pos          (15U)
+#define TIM_BDTR_MOE_Msk          (0x1UL << TIM_BDTR_MOE_Pos)                  /*!< 0x00008000 */
+#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             /*!<Main Output enable */
+
+#define TIM_BDTR_BKF_Pos          (16U)
+#define TIM_BDTR_BKF_Msk          (0xFUL << TIM_BDTR_BKF_Pos)                  /*!< 0x000F0000 */
+#define TIM_BDTR_BKF              TIM_BDTR_BKF_Msk                             /*!<Break Filter for Break 1 */
+#define TIM_BDTR_BK2F_Pos         (20U)
+#define TIM_BDTR_BK2F_Msk         (0xFUL << TIM_BDTR_BK2F_Pos)                 /*!< 0x00F00000 */
+#define TIM_BDTR_BK2F             TIM_BDTR_BK2F_Msk                            /*!<Break Filter for Break 2 */
+
+#define TIM_BDTR_BK2E_Pos         (24U)
+#define TIM_BDTR_BK2E_Msk         (0x1UL << TIM_BDTR_BK2E_Pos)                 /*!< 0x01000000 */
+#define TIM_BDTR_BK2E             TIM_BDTR_BK2E_Msk                            /*!<Break enable for Break 2 */
+#define TIM_BDTR_BK2P_Pos         (25U)
+#define TIM_BDTR_BK2P_Msk         (0x1UL << TIM_BDTR_BK2P_Pos)                 /*!< 0x02000000 */
+#define TIM_BDTR_BK2P             TIM_BDTR_BK2P_Msk                            /*!<Break Polarity for Break 2 */
+
+#define TIM_BDTR_BKDSRM_Pos       (26U)
+#define TIM_BDTR_BKDSRM_Msk       (0x1UL << TIM_BDTR_BKDSRM_Pos)               /*!< 0x04000000 */
+#define TIM_BDTR_BKDSRM           TIM_BDTR_BKDSRM_Msk                          /*!<Break disarming/re-arming */
+#define TIM_BDTR_BK2DSRM_Pos      (27U)
+#define TIM_BDTR_BK2DSRM_Msk      (0x1UL << TIM_BDTR_BK2DSRM_Pos)              /*!< 0x08000000 */
+#define TIM_BDTR_BK2DSRM          TIM_BDTR_BK2DSRM_Msk                         /*!<Break2 disarming/re-arming */
+
+#define TIM_BDTR_BKBID_Pos        (28U)
+#define TIM_BDTR_BKBID_Msk        (0x1UL << TIM_BDTR_BKBID_Pos)                /*!< 0x10000000 */
+#define TIM_BDTR_BKBID            TIM_BDTR_BKBID_Msk                           /*!<Break BIDirectional */
+#define TIM_BDTR_BK2BID_Pos       (29U)
+#define TIM_BDTR_BK2BID_Msk       (0x1UL << TIM_BDTR_BK2BID_Pos)               /*!< 0x20000000 */
+#define TIM_BDTR_BK2BID           TIM_BDTR_BK2BID_Msk                          /*!<Break2 BIDirectional */
+
+/*******************  Bit definition for TIM_DCR register  ********************/
+#define TIM_DCR_DBA_Pos           (0U)
+#define TIM_DCR_DBA_Msk           (0x1FUL << TIM_DCR_DBA_Pos)                  /*!< 0x0000001F */
+#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              /*!<DBA[4:0] bits (DMA Base Address) */
+#define TIM_DCR_DBA_0             (0x01UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000001 */
+#define TIM_DCR_DBA_1             (0x02UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000002 */
+#define TIM_DCR_DBA_2             (0x04UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000004 */
+#define TIM_DCR_DBA_3             (0x08UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000008 */
+#define TIM_DCR_DBA_4             (0x10UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000010 */
+
+#define TIM_DCR_DBL_Pos           (8U)
+#define TIM_DCR_DBL_Msk           (0x1FUL << TIM_DCR_DBL_Pos)                  /*!< 0x00001F00 */
+#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              /*!<DBL[4:0] bits (DMA Burst Length) */
+#define TIM_DCR_DBL_0             (0x01UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000100 */
+#define TIM_DCR_DBL_1             (0x02UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000200 */
+#define TIM_DCR_DBL_2             (0x04UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000400 */
+#define TIM_DCR_DBL_3             (0x08UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000800 */
+#define TIM_DCR_DBL_4             (0x10UL << TIM_DCR_DBL_Pos)                  /*!< 0x00001000 */
+
+/*******************  Bit definition for TIM_DMAR register  *******************/
+#define TIM_DMAR_DMAB_Pos         (0U)
+#define TIM_DMAR_DMAB_Msk         (0xFFFFUL << TIM_DMAR_DMAB_Pos)              /*!< 0x0000FFFF */
+#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            /*!<DMA register for burst accesses */
+
+/*******************  Bit definition for TIM1_OR1 register  *******************/
+#define TIM1_OR1_OCREF_CLR_Pos     (0U)
+#define TIM1_OR1_OCREF_CLR_Msk     (0x1UL << TIM1_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM1_OR1_OCREF_CLR         TIM1_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM1_AF1 register  *******************/
+#define TIM1_AF1_BKINE_Pos        (0U)
+#define TIM1_AF1_BKINE_Msk        (0x1UL << TIM1_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM1_AF1_BKINE            TIM1_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM1_AF1_BKCMP1E_Pos      (1U)
+#define TIM1_AF1_BKCMP1E_Msk      (0x1UL << TIM1_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM1_AF1_BKCMP1E          TIM1_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM1_AF1_BKCMP2E_Pos      (2U)
+#define TIM1_AF1_BKCMP2E_Msk      (0x1UL << TIM1_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM1_AF1_BKCMP2E          TIM1_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM1_AF1_BKINP_Pos        (9U)
+#define TIM1_AF1_BKINP_Msk        (0x1UL << TIM1_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM1_AF1_BKINP            TIM1_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM1_AF1_BKCMP1P_Pos      (10U)
+#define TIM1_AF1_BKCMP1P_Msk      (0x1UL << TIM1_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM1_AF1_BKCMP1P          TIM1_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM1_AF1_BKCMP2P_Pos      (11U)
+#define TIM1_AF1_BKCMP2P_Msk      (0x1UL << TIM1_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM1_AF1_BKCMP2P          TIM1_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+#define TIM1_AF1_ETRSEL_Pos       (14U)
+#define TIM1_AF1_ETRSEL_Msk       (0xFUL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM1_AF1_ETRSEL           TIM1_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM1 ETR source selection) */
+#define TIM1_AF1_ETRSEL_0         (0x1UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM1_AF1_ETRSEL_1         (0x2UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM1_AF1_ETRSEL_2         (0x4UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM1_AF1_ETRSEL_3         (0x8UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM1_AF2 register  *******************/
+#define TIM1_AF2_BK2INE_Pos       (0U)
+#define TIM1_AF2_BK2INE_Msk       (0x1UL << TIM1_AF2_BK2INE_Pos)               /*!< 0x00000001 */
+#define TIM1_AF2_BK2INE           TIM1_AF2_BK2INE_Msk                          /*!<BRK2 BKIN2 input enable */
+#define TIM1_AF2_BK2CMP1E_Pos     (1U)
+#define TIM1_AF2_BK2CMP1E_Msk     (0x1UL << TIM1_AF2_BK2CMP1E_Pos)             /*!< 0x00000002 */
+#define TIM1_AF2_BK2CMP1E         TIM1_AF2_BK2CMP1E_Msk                        /*!<BRK2 COMP1 enable */
+#define TIM1_AF2_BK2CMP2E_Pos     (2U)
+#define TIM1_AF2_BK2CMP2E_Msk     (0x1UL << TIM1_AF2_BK2CMP2E_Pos)             /*!< 0x00000004 */
+#define TIM1_AF2_BK2CMP2E         TIM1_AF2_BK2CMP2E_Msk                        /*!<BRK2 COMP2 enable */
+#define TIM1_AF2_BK2INP_Pos       (9U)
+#define TIM1_AF2_BK2INP_Msk       (0x1UL << TIM1_AF2_BK2INP_Pos)               /*!< 0x00000200 */
+#define TIM1_AF2_BK2INP           TIM1_AF2_BK2INP_Msk                          /*!<BRK2 BKIN2 input polarity */
+#define TIM1_AF2_BK2CMP1P_Pos     (10U)
+#define TIM1_AF2_BK2CMP1P_Msk     (0x1UL << TIM1_AF2_BK2CMP1P_Pos)             /*!< 0x00000400 */
+#define TIM1_AF2_BK2CMP1P         TIM1_AF2_BK2CMP1P_Msk                        /*!<BRK2 COMP1 input polarity */
+#define TIM1_AF2_BK2CMP2P_Pos     (11U)
+#define TIM1_AF2_BK2CMP2P_Msk     (0x1UL << TIM1_AF2_BK2CMP2P_Pos)             /*!< 0x00000800 */
+#define TIM1_AF2_BK2CMP2P         TIM1_AF2_BK2CMP2P_Msk                        /*!<BRK2 COMP2 input polarity */
+
+/*******************  Bit definition for TIM2_OR1 register  *******************/
+#define TIM2_OR1_OCREF_CLR_Pos     (0U)
+#define TIM2_OR1_OCREF_CLR_Msk     (0x1UL << TIM2_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM2_OR1_OCREF_CLR         TIM2_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM2_AF1 register  *******************/
+#define TIM2_AF1_ETRSEL_Pos       (14U)
+#define TIM2_AF1_ETRSEL_Msk       (0xFUL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM2_AF1_ETRSEL           TIM2_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM2 ETR source selection) */
+#define TIM2_AF1_ETRSEL_0         (0x1UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM2_AF1_ETRSEL_1         (0x2UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM2_AF1_ETRSEL_2         (0x4UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM2_AF1_ETRSEL_3         (0x8UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM3_OR1 register  *******************/
+#define TIM3_OR1_OCREF_CLR_Pos     (0U)
+#define TIM3_OR1_OCREF_CLR_Msk     (0x1UL << TIM3_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM3_OR1_OCREF_CLR         TIM3_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM3_AF1 register  *******************/
+#define TIM3_AF1_ETRSEL_Pos       (14U)
+#define TIM3_AF1_ETRSEL_Msk       (0xFUL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM3_AF1_ETRSEL           TIM3_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM3 ETR source selection) */
+#define TIM3_AF1_ETRSEL_0         (0x1UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM3_AF1_ETRSEL_1         (0x2UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM3_AF1_ETRSEL_2         (0x4UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM3_AF1_ETRSEL_3         (0x8UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM14_AF1 register  *******************/
+#define TIM14_AF1_ETRSEL_Pos      (14U)
+#define TIM14_AF1_ETRSEL_Msk      (0xFUL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x0003C000 */
+#define TIM14_AF1_ETRSEL          TIM14_AF1_ETRSEL_Msk                         /*!<ETRSEL[3:0] bits (TIM14 ETR source selection) */
+#define TIM14_AF1_ETRSEL_0        (0x1UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00004000 */
+#define TIM14_AF1_ETRSEL_1        (0x2UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00008000 */
+#define TIM14_AF1_ETRSEL_2        (0x4UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00010000 */
+#define TIM14_AF1_ETRSEL_3        (0x8UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM15_AF1 register  ******************/
+#define TIM15_AF1_BKINE_Pos      (0U)
+#define TIM15_AF1_BKINE_Msk      (0x1UL << TIM15_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM15_AF1_BKINE          TIM15_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM15_AF1_BKCMP1E_Pos    (1U)
+#define TIM15_AF1_BKCMP1E_Msk    (0x1UL << TIM15_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM15_AF1_BKCMP1E        TIM15_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM15_AF1_BKCMP2E_Pos    (2U)
+#define TIM15_AF1_BKCMP2E_Msk    (0x1UL << TIM15_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM15_AF1_BKCMP2E        TIM15_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM15_AF1_BKINP_Pos      (9U)
+#define TIM15_AF1_BKINP_Msk      (0x1UL << TIM15_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM15_AF1_BKINP          TIM15_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM15_AF1_BKCMP1P_Pos    (10U)
+#define TIM15_AF1_BKCMP1P_Msk    (0x1UL << TIM15_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM15_AF1_BKCMP1P        TIM15_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM15_AF1_BKCMP2P_Pos    (11U)
+#define TIM15_AF1_BKCMP2P_Msk    (0x1UL << TIM15_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM15_AF1_BKCMP2P        TIM15_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM16_AF1 register  ******************/
+#define TIM16_AF1_BKINE_Pos      (0U)
+#define TIM16_AF1_BKINE_Msk      (0x1UL << TIM16_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM16_AF1_BKINE          TIM16_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM16_AF1_BKCMP1E_Pos    (1U)
+#define TIM16_AF1_BKCMP1E_Msk    (0x1UL << TIM16_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM16_AF1_BKCMP1E        TIM16_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM16_AF1_BKCMP2E_Pos    (2U)
+#define TIM16_AF1_BKCMP2E_Msk    (0x1UL << TIM16_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM16_AF1_BKCMP2E        TIM16_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM16_AF1_BKINP_Pos      (9U)
+#define TIM16_AF1_BKINP_Msk      (0x1UL << TIM16_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM16_AF1_BKINP          TIM16_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM16_AF1_BKCMP1P_Pos    (10U)
+#define TIM16_AF1_BKCMP1P_Msk    (0x1UL << TIM16_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM16_AF1_BKCMP1P        TIM16_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM16_AF1_BKCMP2P_Pos    (11U)
+#define TIM16_AF1_BKCMP2P_Msk    (0x1UL << TIM16_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM16_AF1_BKCMP2P        TIM16_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM17_AF1 register  ******************/
+#define TIM17_AF1_BKINE_Pos      (0U)
+#define TIM17_AF1_BKINE_Msk      (0x1UL << TIM17_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM17_AF1_BKINE          TIM17_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM17_AF1_BKCMP1E_Pos    (1U)
+#define TIM17_AF1_BKCMP1E_Msk    (0x1UL << TIM17_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM17_AF1_BKCMP1E        TIM17_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM17_AF1_BKCMP2E_Pos    (2U)
+#define TIM17_AF1_BKCMP2E_Msk    (0x1UL << TIM17_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM17_AF1_BKCMP2E        TIM17_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM17_AF1_BKINP_Pos      (9U)
+#define TIM17_AF1_BKINP_Msk      (0x1UL << TIM17_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM17_AF1_BKINP          TIM17_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM17_AF1_BKCMP1P_Pos    (10U)
+#define TIM17_AF1_BKCMP1P_Msk    (0x1UL << TIM17_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM17_AF1_BKCMP1P        TIM17_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM17_AF1_BKCMP2P_Pos    (11U)
+#define TIM17_AF1_BKCMP2P_Msk    (0x1UL << TIM17_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM17_AF1_BKCMP2P        TIM17_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM_TISEL register  *********************/
+#define TIM_TISEL_TI1SEL_Pos      (0U)
+#define TIM_TISEL_TI1SEL_Msk      (0xFUL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x0000000F */
+#define TIM_TISEL_TI1SEL          TIM_TISEL_TI1SEL_Msk                         /*!<TI1SEL[3:0] bits (TIM TI1 SEL)*/
+#define TIM_TISEL_TI1SEL_0        (0x1UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000001 */
+#define TIM_TISEL_TI1SEL_1        (0x2UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000002 */
+#define TIM_TISEL_TI1SEL_2        (0x4UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000004 */
+#define TIM_TISEL_TI1SEL_3        (0x8UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000008 */
+
+#define TIM_TISEL_TI2SEL_Pos      (8U)
+#define TIM_TISEL_TI2SEL_Msk      (0xFUL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000F00 */
+#define TIM_TISEL_TI2SEL          TIM_TISEL_TI2SEL_Msk                         /*!<TI2SEL[3:0] bits (TIM TI2 SEL)*/
+#define TIM_TISEL_TI2SEL_0        (0x1UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000100 */
+#define TIM_TISEL_TI2SEL_1        (0x2UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000200 */
+#define TIM_TISEL_TI2SEL_2        (0x4UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000400 */
+#define TIM_TISEL_TI2SEL_3        (0x8UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000800 */
+
+#define TIM_TISEL_TI3SEL_Pos      (16U)
+#define TIM_TISEL_TI3SEL_Msk      (0xFUL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x000F0000 */
+#define TIM_TISEL_TI3SEL          TIM_TISEL_TI3SEL_Msk                         /*!<TI3SEL[3:0] bits (TIM TI3 SEL)*/
+#define TIM_TISEL_TI3SEL_0        (0x1UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00010000 */
+#define TIM_TISEL_TI3SEL_1        (0x2UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00020000 */
+#define TIM_TISEL_TI3SEL_2        (0x4UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00040000 */
+#define TIM_TISEL_TI3SEL_3        (0x8UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00080000 */
+
+#define TIM_TISEL_TI4SEL_Pos      (24U)
+#define TIM_TISEL_TI4SEL_Msk      (0xFUL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x0F000000 */
+#define TIM_TISEL_TI4SEL          TIM_TISEL_TI4SEL_Msk                         /*!<TI4SEL[3:0] bits (TIM TI4 SEL)*/
+#define TIM_TISEL_TI4SEL_0        (0x1UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x01000000 */
+#define TIM_TISEL_TI4SEL_1        (0x2UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x02000000 */
+#define TIM_TISEL_TI4SEL_2        (0x4UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x04000000 */
+#define TIM_TISEL_TI4SEL_3        (0x8UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x08000000 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                         Low Power Timer (LPTIM)                            */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for LPTIM_ISR register  *******************/
+#define LPTIM_ISR_CMPM_Pos          (0U)
+#define LPTIM_ISR_CMPM_Msk          (0x1UL << LPTIM_ISR_CMPM_Pos)              /*!< 0x00000001 */
+#define LPTIM_ISR_CMPM              LPTIM_ISR_CMPM_Msk                         /*!< Compare match */
+#define LPTIM_ISR_ARRM_Pos          (1U)
+#define LPTIM_ISR_ARRM_Msk          (0x1UL << LPTIM_ISR_ARRM_Pos)              /*!< 0x00000002 */
+#define LPTIM_ISR_ARRM              LPTIM_ISR_ARRM_Msk                         /*!< Autoreload match */
+#define LPTIM_ISR_EXTTRIG_Pos       (2U)
+#define LPTIM_ISR_EXTTRIG_Msk       (0x1UL << LPTIM_ISR_EXTTRIG_Pos)           /*!< 0x00000004 */
+#define LPTIM_ISR_EXTTRIG           LPTIM_ISR_EXTTRIG_Msk                      /*!< External trigger edge event */
+#define LPTIM_ISR_CMPOK_Pos         (3U)
+#define LPTIM_ISR_CMPOK_Msk         (0x1UL << LPTIM_ISR_CMPOK_Pos)             /*!< 0x00000008 */
+#define LPTIM_ISR_CMPOK             LPTIM_ISR_CMPOK_Msk                        /*!< Compare register update OK */
+#define LPTIM_ISR_ARROK_Pos         (4U)
+#define LPTIM_ISR_ARROK_Msk         (0x1UL << LPTIM_ISR_ARROK_Pos)             /*!< 0x00000010 */
+#define LPTIM_ISR_ARROK             LPTIM_ISR_ARROK_Msk                        /*!< Autoreload register update OK */
+#define LPTIM_ISR_UP_Pos            (5U)
+#define LPTIM_ISR_UP_Msk            (0x1UL << LPTIM_ISR_UP_Pos)                /*!< 0x00000020 */
+#define LPTIM_ISR_UP                LPTIM_ISR_UP_Msk                           /*!< Counter direction change down to up */
+#define LPTIM_ISR_DOWN_Pos          (6U)
+#define LPTIM_ISR_DOWN_Msk          (0x1UL << LPTIM_ISR_DOWN_Pos)              /*!< 0x00000040 */
+#define LPTIM_ISR_DOWN              LPTIM_ISR_DOWN_Msk                         /*!< Counter direction change up to down */
+
+/******************  Bit definition for LPTIM_ICR register  *******************/
+#define LPTIM_ICR_CMPMCF_Pos        (0U)
+#define LPTIM_ICR_CMPMCF_Msk        (0x1UL << LPTIM_ICR_CMPMCF_Pos)            /*!< 0x00000001 */
+#define LPTIM_ICR_CMPMCF            LPTIM_ICR_CMPMCF_Msk                       /*!< Compare match Clear Flag */
+#define LPTIM_ICR_ARRMCF_Pos        (1U)
+#define LPTIM_ICR_ARRMCF_Msk        (0x1UL << LPTIM_ICR_ARRMCF_Pos)            /*!< 0x00000002 */
+#define LPTIM_ICR_ARRMCF            LPTIM_ICR_ARRMCF_Msk                       /*!< Autoreload match Clear Flag */
+#define LPTIM_ICR_EXTTRIGCF_Pos     (2U)
+#define LPTIM_ICR_EXTTRIGCF_Msk     (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos)         /*!< 0x00000004 */
+#define LPTIM_ICR_EXTTRIGCF         LPTIM_ICR_EXTTRIGCF_Msk                    /*!< External trigger edge event Clear Flag */
+#define LPTIM_ICR_CMPOKCF_Pos       (3U)
+#define LPTIM_ICR_CMPOKCF_Msk       (0x1UL << LPTIM_ICR_CMPOKCF_Pos)           /*!< 0x00000008 */
+#define LPTIM_ICR_CMPOKCF           LPTIM_ICR_CMPOKCF_Msk                      /*!< Compare register update OK Clear Flag */
+#define LPTIM_ICR_ARROKCF_Pos       (4U)
+#define LPTIM_ICR_ARROKCF_Msk       (0x1UL << LPTIM_ICR_ARROKCF_Pos)           /*!< 0x00000010 */
+#define LPTIM_ICR_ARROKCF           LPTIM_ICR_ARROKCF_Msk                      /*!< Autoreload register update OK Clear Flag */
+#define LPTIM_ICR_UPCF_Pos          (5U)
+#define LPTIM_ICR_UPCF_Msk          (0x1UL << LPTIM_ICR_UPCF_Pos)              /*!< 0x00000020 */
+#define LPTIM_ICR_UPCF              LPTIM_ICR_UPCF_Msk                         /*!< Counter direction change down to up Clear Flag */
+#define LPTIM_ICR_DOWNCF_Pos        (6U)
+#define LPTIM_ICR_DOWNCF_Msk        (0x1UL << LPTIM_ICR_DOWNCF_Pos)            /*!< 0x00000040 */
+#define LPTIM_ICR_DOWNCF            LPTIM_ICR_DOWNCF_Msk                       /*!< Counter direction change up to down Clear Flag */
+
+/******************  Bit definition for LPTIM_IER register ********************/
+#define LPTIM_IER_CMPMIE_Pos        (0U)
+#define LPTIM_IER_CMPMIE_Msk        (0x1UL << LPTIM_IER_CMPMIE_Pos)            /*!< 0x00000001 */
+#define LPTIM_IER_CMPMIE            LPTIM_IER_CMPMIE_Msk                       /*!< Compare match Interrupt Enable */
+#define LPTIM_IER_ARRMIE_Pos        (1U)
+#define LPTIM_IER_ARRMIE_Msk        (0x1UL << LPTIM_IER_ARRMIE_Pos)            /*!< 0x00000002 */
+#define LPTIM_IER_ARRMIE            LPTIM_IER_ARRMIE_Msk                       /*!< Autoreload match Interrupt Enable */
+#define LPTIM_IER_EXTTRIGIE_Pos     (2U)
+#define LPTIM_IER_EXTTRIGIE_Msk     (0x1UL << LPTIM_IER_EXTTRIGIE_Pos)         /*!< 0x00000004 */
+#define LPTIM_IER_EXTTRIGIE         LPTIM_IER_EXTTRIGIE_Msk                    /*!< External trigger edge event Interrupt Enable */
+#define LPTIM_IER_CMPOKIE_Pos       (3U)
+#define LPTIM_IER_CMPOKIE_Msk       (0x1UL << LPTIM_IER_CMPOKIE_Pos)           /*!< 0x00000008 */
+#define LPTIM_IER_CMPOKIE           LPTIM_IER_CMPOKIE_Msk                      /*!< Compare register update OK Interrupt Enable */
+#define LPTIM_IER_ARROKIE_Pos       (4U)
+#define LPTIM_IER_ARROKIE_Msk       (0x1UL << LPTIM_IER_ARROKIE_Pos)           /*!< 0x00000010 */
+#define LPTIM_IER_ARROKIE           LPTIM_IER_ARROKIE_Msk                      /*!< Autoreload register update OK Interrupt Enable */
+#define LPTIM_IER_UPIE_Pos          (5U)
+#define LPTIM_IER_UPIE_Msk          (0x1UL << LPTIM_IER_UPIE_Pos)              /*!< 0x00000020 */
+#define LPTIM_IER_UPIE              LPTIM_IER_UPIE_Msk                         /*!< Counter direction change down to up Interrupt Enable */
+#define LPTIM_IER_DOWNIE_Pos        (6U)
+#define LPTIM_IER_DOWNIE_Msk        (0x1UL << LPTIM_IER_DOWNIE_Pos)            /*!< 0x00000040 */
+#define LPTIM_IER_DOWNIE            LPTIM_IER_DOWNIE_Msk                       /*!< Counter direction change up to down Interrupt Enable */
+
+/******************  Bit definition for LPTIM_CFGR register *******************/
+#define LPTIM_CFGR_CKSEL_Pos        (0U)
+#define LPTIM_CFGR_CKSEL_Msk        (0x1UL << LPTIM_CFGR_CKSEL_Pos)            /*!< 0x00000001 */
+#define LPTIM_CFGR_CKSEL            LPTIM_CFGR_CKSEL_Msk                       /*!< Clock selector */
+
+#define LPTIM_CFGR_CKPOL_Pos        (1U)
+#define LPTIM_CFGR_CKPOL_Msk        (0x3UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000006 */
+#define LPTIM_CFGR_CKPOL            LPTIM_CFGR_CKPOL_Msk                       /*!< CKPOL[1:0] bits (Clock polarity) */
+#define LPTIM_CFGR_CKPOL_0          (0x1UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000002 */
+#define LPTIM_CFGR_CKPOL_1          (0x2UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000004 */
+
+#define LPTIM_CFGR_CKFLT_Pos        (3U)
+#define LPTIM_CFGR_CKFLT_Msk        (0x3UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000018 */
+#define LPTIM_CFGR_CKFLT            LPTIM_CFGR_CKFLT_Msk                       /*!< CKFLT[1:0] bits (Configurable digital filter for external clock) */
+#define LPTIM_CFGR_CKFLT_0          (0x1UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000008 */
+#define LPTIM_CFGR_CKFLT_1          (0x2UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000010 */
+
+#define LPTIM_CFGR_TRGFLT_Pos       (6U)
+#define LPTIM_CFGR_TRGFLT_Msk       (0x3UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x000000C0 */
+#define LPTIM_CFGR_TRGFLT           LPTIM_CFGR_TRGFLT_Msk                      /*!< TRGFLT[1:0] bits (Configurable digital filter for trigger) */
+#define LPTIM_CFGR_TRGFLT_0         (0x1UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x00000040 */
+#define LPTIM_CFGR_TRGFLT_1         (0x2UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x00000080 */
+
+#define LPTIM_CFGR_PRESC_Pos        (9U)
+#define LPTIM_CFGR_PRESC_Msk        (0x7UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000E00 */
+#define LPTIM_CFGR_PRESC            LPTIM_CFGR_PRESC_Msk                       /*!< PRESC[2:0] bits (Clock prescaler) */
+#define LPTIM_CFGR_PRESC_0          (0x1UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000200 */
+#define LPTIM_CFGR_PRESC_1          (0x2UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000400 */
+#define LPTIM_CFGR_PRESC_2          (0x4UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000800 */
+
+#define LPTIM_CFGR_TRIGSEL_Pos      (13U)
+#define LPTIM_CFGR_TRIGSEL_Msk      (0x7UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x0000E000 */
+#define LPTIM_CFGR_TRIGSEL          LPTIM_CFGR_TRIGSEL_Msk                     /*!< TRIGSEL[2:0]] bits (Trigger selector) */
+#define LPTIM_CFGR_TRIGSEL_0        (0x1UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00002000 */
+#define LPTIM_CFGR_TRIGSEL_1        (0x2UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00004000 */
+#define LPTIM_CFGR_TRIGSEL_2        (0x4UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00008000 */
+
+#define LPTIM_CFGR_TRIGEN_Pos       (17U)
+#define LPTIM_CFGR_TRIGEN_Msk       (0x3UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00060000 */
+#define LPTIM_CFGR_TRIGEN           LPTIM_CFGR_TRIGEN_Msk                      /*!< TRIGEN[1:0] bits (Trigger enable and polarity) */
+#define LPTIM_CFGR_TRIGEN_0         (0x1UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00020000 */
+#define LPTIM_CFGR_TRIGEN_1         (0x2UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00040000 */
+
+#define LPTIM_CFGR_TIMOUT_Pos       (19U)
+#define LPTIM_CFGR_TIMOUT_Msk       (0x1UL << LPTIM_CFGR_TIMOUT_Pos)           /*!< 0x00080000 */
+#define LPTIM_CFGR_TIMOUT           LPTIM_CFGR_TIMOUT_Msk                      /*!< Timeout enable */
+#define LPTIM_CFGR_WAVE_Pos         (20U)
+#define LPTIM_CFGR_WAVE_Msk         (0x1UL << LPTIM_CFGR_WAVE_Pos)             /*!< 0x00100000 */
+#define LPTIM_CFGR_WAVE             LPTIM_CFGR_WAVE_Msk                        /*!< Waveform shape */
+#define LPTIM_CFGR_WAVPOL_Pos       (21U)
+#define LPTIM_CFGR_WAVPOL_Msk       (0x1UL << LPTIM_CFGR_WAVPOL_Pos)           /*!< 0x00200000 */
+#define LPTIM_CFGR_WAVPOL           LPTIM_CFGR_WAVPOL_Msk                      /*!< Waveform shape polarity */
+#define LPTIM_CFGR_PRELOAD_Pos      (22U)
+#define LPTIM_CFGR_PRELOAD_Msk      (0x1UL << LPTIM_CFGR_PRELOAD_Pos)          /*!< 0x00400000 */
+#define LPTIM_CFGR_PRELOAD          LPTIM_CFGR_PRELOAD_Msk                     /*!< Reg update mode */
+#define LPTIM_CFGR_COUNTMODE_Pos    (23U)
+#define LPTIM_CFGR_COUNTMODE_Msk    (0x1UL << LPTIM_CFGR_COUNTMODE_Pos)        /*!< 0x00800000 */
+#define LPTIM_CFGR_COUNTMODE        LPTIM_CFGR_COUNTMODE_Msk                   /*!< Counter mode enable */
+#define LPTIM_CFGR_ENC_Pos          (24U)
+#define LPTIM_CFGR_ENC_Msk          (0x1UL << LPTIM_CFGR_ENC_Pos)              /*!< 0x01000000 */
+#define LPTIM_CFGR_ENC              LPTIM_CFGR_ENC_Msk                         /*!< Encoder mode enable */
+
+/******************  Bit definition for LPTIM_CR register  ********************/
+#define LPTIM_CR_ENABLE_Pos         (0U)
+#define LPTIM_CR_ENABLE_Msk         (0x1UL << LPTIM_CR_ENABLE_Pos)             /*!< 0x00000001 */
+#define LPTIM_CR_ENABLE             LPTIM_CR_ENABLE_Msk                        /*!< LPTIMer enable */
+#define LPTIM_CR_SNGSTRT_Pos        (1U)
+#define LPTIM_CR_SNGSTRT_Msk        (0x1UL << LPTIM_CR_SNGSTRT_Pos)            /*!< 0x00000002 */
+#define LPTIM_CR_SNGSTRT            LPTIM_CR_SNGSTRT_Msk                       /*!< Timer start in single mode */
+#define LPTIM_CR_CNTSTRT_Pos        (2U)
+#define LPTIM_CR_CNTSTRT_Msk        (0x1UL << LPTIM_CR_CNTSTRT_Pos)            /*!< 0x00000004 */
+#define LPTIM_CR_CNTSTRT            LPTIM_CR_CNTSTRT_Msk                       /*!< Timer start in continuous mode */
+#define LPTIM_CR_COUNTRST_Pos       (3U)
+#define LPTIM_CR_COUNTRST_Msk       (0x1UL << LPTIM_CR_COUNTRST_Pos)           /*!< 0x00000008 */
+#define LPTIM_CR_COUNTRST           LPTIM_CR_COUNTRST_Msk                      /*!< Counter reset */
+#define LPTIM_CR_RSTARE_Pos         (4U)
+#define LPTIM_CR_RSTARE_Msk         (0x1UL << LPTIM_CR_RSTARE_Pos)             /*!< 0x00000010 */
+#define LPTIM_CR_RSTARE             LPTIM_CR_RSTARE_Msk                        /*!< Reset after read enable */
+
+/******************  Bit definition for LPTIM_CMP register  *******************/
+#define LPTIM_CMP_CMP_Pos           (0U)
+#define LPTIM_CMP_CMP_Msk           (0xFFFFUL << LPTIM_CMP_CMP_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_CMP_CMP               LPTIM_CMP_CMP_Msk                          /*!< Compare register */
+
+/******************  Bit definition for LPTIM_ARR register  *******************/
+#define LPTIM_ARR_ARR_Pos           (0U)
+#define LPTIM_ARR_ARR_Msk           (0xFFFFUL << LPTIM_ARR_ARR_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_ARR_ARR               LPTIM_ARR_ARR_Msk                          /*!< Auto reload register */
+
+/******************  Bit definition for LPTIM_CNT register  *******************/
+#define LPTIM_CNT_CNT_Pos           (0U)
+#define LPTIM_CNT_CNT_Msk           (0xFFFFUL << LPTIM_CNT_CNT_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_CNT_CNT               LPTIM_CNT_CNT_Msk                          /*!< Counter register */
+
+/******************  Bit definition for LPTIM_CFGR2 register  *******************/
+#define LPTIM_CFGR2_IN1SEL_Pos      (0U)
+#define LPTIM_CFGR2_IN1SEL_Msk      (0xFUL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x0000000F */
+#define LPTIM_CFGR2_IN1SEL          LPTIM_CFGR2_IN1SEL_Msk                     /*!< CFGR2[3:0] bits (INPUT1 selection) */
+#define LPTIM_CFGR2_IN1SEL_0        (0x1UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000001 */
+#define LPTIM_CFGR2_IN1SEL_1        (0x2UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000002 */
+#define LPTIM_CFGR2_IN1SEL_2        (0x4UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000004 */
+#define LPTIM_CFGR2_IN1SEL_3        (0x8UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000008 */
+
+#define LPTIM_CFGR2_IN2SEL_Pos      (4U)
+#define LPTIM_CFGR2_IN2SEL_Msk      (0xFUL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x000000F0 */
+#define LPTIM_CFGR2_IN2SEL          LPTIM_CFGR2_IN2SEL_Msk                     /*!< CFGR2[7:4] bits (INPUT2 selection) */
+#define LPTIM_CFGR2_IN2SEL_0        (0x1UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000010 */
+#define LPTIM_CFGR2_IN2SEL_1        (0x2UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000020 */
+#define LPTIM_CFGR2_IN2SEL_2        (0x4UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000040 */
+#define LPTIM_CFGR2_IN2SEL_3        (0x8UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000080 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Analog Comparators (COMP)                             */
+/*                                                                            */
+/******************************************************************************/
+/**********************  Bit definition for COMP_CSR register  ****************/
+#define COMP_CSR_EN_Pos            (0U)
+#define COMP_CSR_EN_Msk            (0x1UL << COMP_CSR_EN_Pos)                  /*!< 0x00000001 */
+#define COMP_CSR_EN                COMP_CSR_EN_Msk                             /*!< Comparator enable */
+
+#define COMP_CSR_INMSEL_Pos        (4U)
+#define COMP_CSR_INMSEL_Msk        (0xFUL << COMP_CSR_INMSEL_Pos)              /*!< 0x000000F0 */
+#define COMP_CSR_INMSEL            COMP_CSR_INMSEL_Msk                         /*!< Comparator input minus selection */
+#define COMP_CSR_INMSEL_0          (0x1UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000010 */
+#define COMP_CSR_INMSEL_1          (0x2UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000020 */
+#define COMP_CSR_INMSEL_2          (0x4UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000040 */
+#define COMP_CSR_INMSEL_3          (0x8UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000080 */
+
+#define COMP_CSR_INPSEL_Pos        (8U)
+#define COMP_CSR_INPSEL_Msk        (0x3UL << COMP_CSR_INPSEL_Pos)              /*!< 0x00000300 */
+#define COMP_CSR_INPSEL            COMP_CSR_INPSEL_Msk                         /*!< Comparator plus minus selection */
+#define COMP_CSR_INPSEL_0          (0x1UL << COMP_CSR_INPSEL_Pos)              /*!< 0x00000100 */
+#define COMP_CSR_INPSEL_1          (0x2UL << COMP_CSR_INPSEL_Pos)              /*!< 0x00000200 */
+
+#define COMP_CSR_WINMODE_Pos       (11U)
+#define COMP_CSR_WINMODE_Msk       (0x1UL << COMP_CSR_WINMODE_Pos)             /*!< 0x00000800 */
+#define COMP_CSR_WINMODE           COMP_CSR_WINMODE_Msk                        /*!< Pair of comparators window mode. Bit intended to be used with COMP common instance (COMP_Common_TypeDef) */
+#define COMP_CSR_WINOUT_Pos        (14U)
+#define COMP_CSR_WINOUT_Msk        (0x1UL << COMP_CSR_WINOUT_Pos)              /*!< 0x00004000 */
+#define COMP_CSR_WINOUT            COMP_CSR_WINOUT_Msk                         /*!< Pair of comparators window output level. Bit intended to be used with COMP common instance (COMP_Common_TypeDef) */
+
+#define COMP_CSR_POLARITY_Pos      (15U)
+#define COMP_CSR_POLARITY_Msk      (0x1UL << COMP_CSR_POLARITY_Pos)            /*!< 0x00008000 */
+#define COMP_CSR_POLARITY          COMP_CSR_POLARITY_Msk                       /*!< Comparator output polarity */
+
+#define COMP_CSR_HYST_Pos          (16U)
+#define COMP_CSR_HYST_Msk          (0x3UL << COMP_CSR_HYST_Pos)                /*!< 0x00030000 */
+#define COMP_CSR_HYST              COMP_CSR_HYST_Msk                           /*!< Comparator input hysteresis */
+#define COMP_CSR_HYST_0            (0x1UL << COMP_CSR_HYST_Pos)                /*!< 0x00010000 */
+#define COMP_CSR_HYST_1            (0x2UL << COMP_CSR_HYST_Pos)                /*!< 0x00020000 */
+
+#define COMP_CSR_PWRMODE_Pos       (18U)
+#define COMP_CSR_PWRMODE_Msk       (0x3UL << COMP_CSR_PWRMODE_Pos)             /*!< 0x000C0000 */
+#define COMP_CSR_PWRMODE           COMP_CSR_PWRMODE_Msk                        /*!< Comparator power mode */
+#define COMP_CSR_PWRMODE_0         (0x1UL << COMP_CSR_PWRMODE_Pos)             /*!< 0x00040000 */
+#define COMP_CSR_PWRMODE_1         (0x2UL << COMP_CSR_PWRMODE_Pos)             /*!< 0x00080000 */
+
+#define COMP_CSR_BLANKING_Pos      (20U)
+#define COMP_CSR_BLANKING_Msk      (0x1FUL << COMP_CSR_BLANKING_Pos)           /*!< 0x01F00000 */
+#define COMP_CSR_BLANKING          COMP_CSR_BLANKING_Msk                       /*!< Comparator blanking source */
+#define COMP_CSR_BLANKING_0        (0x01UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00100000 */
+#define COMP_CSR_BLANKING_1        (0x02UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00200000 */
+#define COMP_CSR_BLANKING_2        (0x04UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00400000 */
+#define COMP_CSR_BLANKING_3        (0x08UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00800000 */
+#define COMP_CSR_BLANKING_4        (0x10UL << COMP_CSR_BLANKING_Pos)           /*!< 0x01000000 */
+
+#define COMP_CSR_VALUE_Pos         (30U)
+#define COMP_CSR_VALUE_Msk         (0x1UL << COMP_CSR_VALUE_Pos)               /*!< 0x40000000 */
+#define COMP_CSR_VALUE             COMP_CSR_VALUE_Msk                          /*!< Comparator output level */
+
+#define COMP_CSR_LOCK_Pos          (31U)
+#define COMP_CSR_LOCK_Msk          (0x1UL << COMP_CSR_LOCK_Pos)                /*!< 0x80000000 */
+#define COMP_CSR_LOCK              COMP_CSR_LOCK_Msk                           /*!< Comparator lock */
+
+/******************************************************************************/
+/*                                                                            */
+/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for USART_CR1 register  *******************/
+#define USART_CR1_UE_Pos             (0U)
+#define USART_CR1_UE_Msk             (0x1UL << USART_CR1_UE_Pos)               /*!< 0x00000001 */
+#define USART_CR1_UE                 USART_CR1_UE_Msk                          /*!< USART Enable */
+#define USART_CR1_UESM_Pos           (1U)
+#define USART_CR1_UESM_Msk           (0x1UL << USART_CR1_UESM_Pos)             /*!< 0x00000002 */
+#define USART_CR1_UESM               USART_CR1_UESM_Msk                        /*!< USART Enable in STOP Mode */
+#define USART_CR1_RE_Pos             (2U)
+#define USART_CR1_RE_Msk             (0x1UL << USART_CR1_RE_Pos)               /*!< 0x00000004 */
+#define USART_CR1_RE                 USART_CR1_RE_Msk                          /*!< Receiver Enable */
+#define USART_CR1_TE_Pos             (3U)
+#define USART_CR1_TE_Msk             (0x1UL << USART_CR1_TE_Pos)               /*!< 0x00000008 */
+#define USART_CR1_TE                 USART_CR1_TE_Msk                          /*!< Transmitter Enable */
+#define USART_CR1_IDLEIE_Pos         (4U)
+#define USART_CR1_IDLEIE_Msk         (0x1UL << USART_CR1_IDLEIE_Pos)           /*!< 0x00000010 */
+#define USART_CR1_IDLEIE             USART_CR1_IDLEIE_Msk                      /*!< IDLE Interrupt Enable */
+#define USART_CR1_RXNEIE_RXFNEIE_Pos   (5U)
+#define USART_CR1_RXNEIE_RXFNEIE_Msk   (0x1UL << USART_CR1_RXNEIE_RXFNEIE_Pos) /*!< 0x00000020 */
+#define USART_CR1_RXNEIE_RXFNEIE       USART_CR1_RXNEIE_RXFNEIE_Msk            /*!< RXNE/RXFIFO not empty Interrupt Enable */
+#define USART_CR1_TCIE_Pos           (6U)
+#define USART_CR1_TCIE_Msk           (0x1UL << USART_CR1_TCIE_Pos)             /*!< 0x00000040 */
+#define USART_CR1_TCIE               USART_CR1_TCIE_Msk                        /*!< Transmission Complete Interrupt Enable */
+#define USART_CR1_TXEIE_TXFNFIE_Pos  (7U)
+#define USART_CR1_TXEIE_TXFNFIE_Msk   (0x1UL << USART_CR1_TXEIE_TXFNFIE_Pos)   /*!< 0x00000080 */
+#define USART_CR1_TXEIE_TXFNFIE       USART_CR1_TXEIE_TXFNFIE_Msk              /*!< TXE/TXFIFO not full Interrupt Enable */
+#define USART_CR1_PEIE_Pos           (8U)
+#define USART_CR1_PEIE_Msk           (0x1UL << USART_CR1_PEIE_Pos)             /*!< 0x00000100 */
+#define USART_CR1_PEIE               USART_CR1_PEIE_Msk                        /*!< PE Interrupt Enable */
+#define USART_CR1_PS_Pos             (9U)
+#define USART_CR1_PS_Msk             (0x1UL << USART_CR1_PS_Pos)               /*!< 0x00000200 */
+#define USART_CR1_PS                 USART_CR1_PS_Msk                          /*!< Parity Selection */
+#define USART_CR1_PCE_Pos            (10U)
+#define USART_CR1_PCE_Msk            (0x1UL << USART_CR1_PCE_Pos)              /*!< 0x00000400 */
+#define USART_CR1_PCE                USART_CR1_PCE_Msk                         /*!< Parity Control Enable */
+#define USART_CR1_WAKE_Pos           (11U)
+#define USART_CR1_WAKE_Msk           (0x1UL << USART_CR1_WAKE_Pos)             /*!< 0x00000800 */
+#define USART_CR1_WAKE               USART_CR1_WAKE_Msk                        /*!< Receiver Wakeup method */
+#define USART_CR1_M_Pos              (12U)
+#define USART_CR1_M_Msk              (0x10001UL << USART_CR1_M_Pos)            /*!< 0x10001000 */
+#define USART_CR1_M                  USART_CR1_M_Msk                           /*!< Word length */
+#define USART_CR1_M0_Pos             (12U)
+#define USART_CR1_M0_Msk             (0x1UL << USART_CR1_M0_Pos)               /*!< 0x00001000 */
+#define USART_CR1_M0                 USART_CR1_M0_Msk                          /*!< Word length - Bit 0 */
+#define USART_CR1_MME_Pos            (13U)
+#define USART_CR1_MME_Msk            (0x1UL << USART_CR1_MME_Pos)              /*!< 0x00002000 */
+#define USART_CR1_MME                USART_CR1_MME_Msk                         /*!< Mute Mode Enable */
+#define USART_CR1_CMIE_Pos           (14U)
+#define USART_CR1_CMIE_Msk           (0x1UL << USART_CR1_CMIE_Pos)             /*!< 0x00004000 */
+#define USART_CR1_CMIE               USART_CR1_CMIE_Msk                        /*!< Character match interrupt enable */
+#define USART_CR1_OVER8_Pos          (15U)
+#define USART_CR1_OVER8_Msk          (0x1UL << USART_CR1_OVER8_Pos)            /*!< 0x00008000 */
+#define USART_CR1_OVER8              USART_CR1_OVER8_Msk                       /*!< Oversampling by 8-bit or 16-bit mode */
+#define USART_CR1_DEDT_Pos           (16U)
+#define USART_CR1_DEDT_Msk           (0x1FUL << USART_CR1_DEDT_Pos)            /*!< 0x001F0000 */
+#define USART_CR1_DEDT               USART_CR1_DEDT_Msk                        /*!< DEDT[4:0] bits (Driver Enable Deassertion Time) */
+#define USART_CR1_DEDT_0             (0x01UL << USART_CR1_DEDT_Pos)            /*!< 0x00010000 */
+#define USART_CR1_DEDT_1             (0x02UL << USART_CR1_DEDT_Pos)            /*!< 0x00020000 */
+#define USART_CR1_DEDT_2             (0x04UL << USART_CR1_DEDT_Pos)            /*!< 0x00040000 */
+#define USART_CR1_DEDT_3             (0x08UL << USART_CR1_DEDT_Pos)            /*!< 0x00080000 */
+#define USART_CR1_DEDT_4             (0x10UL << USART_CR1_DEDT_Pos)            /*!< 0x00100000 */
+#define USART_CR1_DEAT_Pos           (21U)
+#define USART_CR1_DEAT_Msk           (0x1FUL << USART_CR1_DEAT_Pos)            /*!< 0x03E00000 */
+#define USART_CR1_DEAT               USART_CR1_DEAT_Msk                        /*!< DEAT[4:0] bits (Driver Enable Assertion Time) */
+#define USART_CR1_DEAT_0             (0x01UL << USART_CR1_DEAT_Pos)            /*!< 0x00200000 */
+#define USART_CR1_DEAT_1             (0x02UL << USART_CR1_DEAT_Pos)            /*!< 0x00400000 */
+#define USART_CR1_DEAT_2             (0x04UL << USART_CR1_DEAT_Pos)            /*!< 0x00800000 */
+#define USART_CR1_DEAT_3             (0x08UL << USART_CR1_DEAT_Pos)            /*!< 0x01000000 */
+#define USART_CR1_DEAT_4             (0x10UL << USART_CR1_DEAT_Pos)            /*!< 0x02000000 */
+#define USART_CR1_RTOIE_Pos          (26U)
+#define USART_CR1_RTOIE_Msk          (0x1UL << USART_CR1_RTOIE_Pos)            /*!< 0x04000000 */
+#define USART_CR1_RTOIE              USART_CR1_RTOIE_Msk                       /*!< Receive Time Out interrupt enable */
+#define USART_CR1_EOBIE_Pos          (27U)
+#define USART_CR1_EOBIE_Msk          (0x1UL << USART_CR1_EOBIE_Pos)            /*!< 0x08000000 */
+#define USART_CR1_EOBIE              USART_CR1_EOBIE_Msk                       /*!< End of Block interrupt enable */
+#define USART_CR1_M1_Pos             (28U)
+#define USART_CR1_M1_Msk             (0x1UL << USART_CR1_M1_Pos)               /*!< 0x10000000 */
+#define USART_CR1_M1                 USART_CR1_M1_Msk                          /*!< Word length - Bit 1 */
+#define USART_CR1_FIFOEN_Pos         (29U)
+#define USART_CR1_FIFOEN_Msk         (0x1UL << USART_CR1_FIFOEN_Pos)           /*!< 0x20000000 */
+#define USART_CR1_FIFOEN             USART_CR1_FIFOEN_Msk                      /*!< FIFO mode enable */
+#define USART_CR1_TXFEIE_Pos         (30U)
+#define USART_CR1_TXFEIE_Msk         (0x1UL << USART_CR1_TXFEIE_Pos)           /*!< 0x40000000 */
+#define USART_CR1_TXFEIE             USART_CR1_TXFEIE_Msk                      /*!< TXFIFO empty interrupt enable */
+#define USART_CR1_RXFFIE_Pos         (31U)
+#define USART_CR1_RXFFIE_Msk         (0x1UL << USART_CR1_RXFFIE_Pos)           /*!< 0x80000000 */
+#define USART_CR1_RXFFIE             USART_CR1_RXFFIE_Msk                      /*!< RXFIFO Full interrupt enable */
+
+/******************  Bit definition for USART_CR2 register  *******************/
+#define USART_CR2_SLVEN_Pos          (0U)
+#define USART_CR2_SLVEN_Msk          (0x1UL << USART_CR2_SLVEN_Pos)            /*!< 0x00000001 */
+#define USART_CR2_SLVEN              USART_CR2_SLVEN_Msk                       /*!< Synchronous Slave mode enable */
+#define USART_CR2_DIS_NSS_Pos        (3U)
+#define USART_CR2_DIS_NSS_Msk        (0x1UL << USART_CR2_DIS_NSS_Pos)          /*!< 0x00000008 */
+#define USART_CR2_DIS_NSS            USART_CR2_DIS_NSS_Msk                     /*!< NSS input pin disable for SPI slave selection */
+#define USART_CR2_ADDM7_Pos          (4U)
+#define USART_CR2_ADDM7_Msk          (0x1UL << USART_CR2_ADDM7_Pos)            /*!< 0x00000010 */
+#define USART_CR2_ADDM7              USART_CR2_ADDM7_Msk                       /*!< 7-bit or 4-bit Address Detection */
+#define USART_CR2_LBDL_Pos           (5U)
+#define USART_CR2_LBDL_Msk           (0x1UL << USART_CR2_LBDL_Pos)             /*!< 0x00000020 */
+#define USART_CR2_LBDL               USART_CR2_LBDL_Msk                        /*!< LIN Break Detection Length */
+#define USART_CR2_LBDIE_Pos          (6U)
+#define USART_CR2_LBDIE_Msk          (0x1UL << USART_CR2_LBDIE_Pos)            /*!< 0x00000040 */
+#define USART_CR2_LBDIE              USART_CR2_LBDIE_Msk                       /*!< LIN Break Detection Interrupt Enable */
+#define USART_CR2_LBCL_Pos           (8U)
+#define USART_CR2_LBCL_Msk           (0x1UL << USART_CR2_LBCL_Pos)             /*!< 0x00000100 */
+#define USART_CR2_LBCL               USART_CR2_LBCL_Msk                        /*!< Last Bit Clock pulse */
+#define USART_CR2_CPHA_Pos           (9U)
+#define USART_CR2_CPHA_Msk           (0x1UL << USART_CR2_CPHA_Pos)             /*!< 0x00000200 */
+#define USART_CR2_CPHA               USART_CR2_CPHA_Msk                        /*!< Clock Phase */
+#define USART_CR2_CPOL_Pos           (10U)
+#define USART_CR2_CPOL_Msk           (0x1UL << USART_CR2_CPOL_Pos)             /*!< 0x00000400 */
+#define USART_CR2_CPOL               USART_CR2_CPOL_Msk                        /*!< Clock Polarity */
+#define USART_CR2_CLKEN_Pos          (11U)
+#define USART_CR2_CLKEN_Msk          (0x1UL << USART_CR2_CLKEN_Pos)            /*!< 0x00000800 */
+#define USART_CR2_CLKEN              USART_CR2_CLKEN_Msk                       /*!< Clock Enable */
+#define USART_CR2_STOP_Pos           (12U)
+#define USART_CR2_STOP_Msk           (0x3UL << USART_CR2_STOP_Pos)             /*!< 0x00003000 */
+#define USART_CR2_STOP               USART_CR2_STOP_Msk                        /*!< STOP[1:0] bits (STOP bits) */
+#define USART_CR2_STOP_0             (0x1UL << USART_CR2_STOP_Pos)             /*!< 0x00001000 */
+#define USART_CR2_STOP_1             (0x2UL << USART_CR2_STOP_Pos)             /*!< 0x00002000 */
+#define USART_CR2_LINEN_Pos          (14U)
+#define USART_CR2_LINEN_Msk          (0x1UL << USART_CR2_LINEN_Pos)            /*!< 0x00004000 */
+#define USART_CR2_LINEN              USART_CR2_LINEN_Msk                       /*!< LIN mode enable */
+#define USART_CR2_SWAP_Pos           (15U)
+#define USART_CR2_SWAP_Msk           (0x1UL << USART_CR2_SWAP_Pos)             /*!< 0x00008000 */
+#define USART_CR2_SWAP               USART_CR2_SWAP_Msk                        /*!< SWAP TX/RX pins */
+#define USART_CR2_RXINV_Pos          (16U)
+#define USART_CR2_RXINV_Msk          (0x1UL << USART_CR2_RXINV_Pos)            /*!< 0x00010000 */
+#define USART_CR2_RXINV              USART_CR2_RXINV_Msk                       /*!< RX pin active level inversion */
+#define USART_CR2_TXINV_Pos          (17U)
+#define USART_CR2_TXINV_Msk          (0x1UL << USART_CR2_TXINV_Pos)            /*!< 0x00020000 */
+#define USART_CR2_TXINV              USART_CR2_TXINV_Msk                       /*!< TX pin active level inversion */
+#define USART_CR2_DATAINV_Pos        (18U)
+#define USART_CR2_DATAINV_Msk        (0x1UL << USART_CR2_DATAINV_Pos)          /*!< 0x00040000 */
+#define USART_CR2_DATAINV            USART_CR2_DATAINV_Msk                     /*!< Binary data inversion */
+#define USART_CR2_MSBFIRST_Pos       (19U)
+#define USART_CR2_MSBFIRST_Msk       (0x1UL << USART_CR2_MSBFIRST_Pos)         /*!< 0x00080000 */
+#define USART_CR2_MSBFIRST           USART_CR2_MSBFIRST_Msk                    /*!< Most Significant Bit First */
+#define USART_CR2_ABREN_Pos          (20U)
+#define USART_CR2_ABREN_Msk          (0x1UL << USART_CR2_ABREN_Pos)            /*!< 0x00100000 */
+#define USART_CR2_ABREN              USART_CR2_ABREN_Msk                       /*!< Auto Baud-Rate Enable*/
+#define USART_CR2_ABRMODE_Pos        (21U)
+#define USART_CR2_ABRMODE_Msk        (0x3UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00600000 */
+#define USART_CR2_ABRMODE            USART_CR2_ABRMODE_Msk                     /*!< ABRMOD[1:0] bits (Auto Baud-Rate Mode) */
+#define USART_CR2_ABRMODE_0          (0x1UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00200000 */
+#define USART_CR2_ABRMODE_1          (0x2UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00400000 */
+#define USART_CR2_RTOEN_Pos          (23U)
+#define USART_CR2_RTOEN_Msk          (0x1UL << USART_CR2_RTOEN_Pos)            /*!< 0x00800000 */
+#define USART_CR2_RTOEN              USART_CR2_RTOEN_Msk                       /*!< Receiver Time-Out enable */
+#define USART_CR2_ADD_Pos            (24U)
+#define USART_CR2_ADD_Msk            (0xFFUL << USART_CR2_ADD_Pos)             /*!< 0xFF000000 */
+#define USART_CR2_ADD                USART_CR2_ADD_Msk                         /*!< Address of the USART node */
+
+/******************  Bit definition for USART_CR3 register  *******************/
+#define USART_CR3_EIE_Pos            (0U)
+#define USART_CR3_EIE_Msk            (0x1UL << USART_CR3_EIE_Pos)              /*!< 0x00000001 */
+#define USART_CR3_EIE                USART_CR3_EIE_Msk                         /*!< Error Interrupt Enable */
+#define USART_CR3_IREN_Pos           (1U)
+#define USART_CR3_IREN_Msk           (0x1UL << USART_CR3_IREN_Pos)             /*!< 0x00000002 */
+#define USART_CR3_IREN               USART_CR3_IREN_Msk                        /*!< IrDA mode Enable */
+#define USART_CR3_IRLP_Pos           (2U)
+#define USART_CR3_IRLP_Msk           (0x1UL << USART_CR3_IRLP_Pos)             /*!< 0x00000004 */
+#define USART_CR3_IRLP               USART_CR3_IRLP_Msk                        /*!< IrDA Low-Power */
+#define USART_CR3_HDSEL_Pos          (3U)
+#define USART_CR3_HDSEL_Msk          (0x1UL << USART_CR3_HDSEL_Pos)            /*!< 0x00000008 */
+#define USART_CR3_HDSEL              USART_CR3_HDSEL_Msk                       /*!< Half-Duplex Selection */
+#define USART_CR3_NACK_Pos           (4U)
+#define USART_CR3_NACK_Msk           (0x1UL << USART_CR3_NACK_Pos)             /*!< 0x00000010 */
+#define USART_CR3_NACK               USART_CR3_NACK_Msk                        /*!< SmartCard NACK enable */
+#define USART_CR3_SCEN_Pos           (5U)
+#define USART_CR3_SCEN_Msk           (0x1UL << USART_CR3_SCEN_Pos)             /*!< 0x00000020 */
+#define USART_CR3_SCEN               USART_CR3_SCEN_Msk                        /*!< SmartCard mode enable */
+#define USART_CR3_DMAR_Pos           (6U)
+#define USART_CR3_DMAR_Msk           (0x1UL << USART_CR3_DMAR_Pos)             /*!< 0x00000040 */
+#define USART_CR3_DMAR               USART_CR3_DMAR_Msk                        /*!< DMA Enable Receiver */
+#define USART_CR3_DMAT_Pos           (7U)
+#define USART_CR3_DMAT_Msk           (0x1UL << USART_CR3_DMAT_Pos)             /*!< 0x00000080 */
+#define USART_CR3_DMAT               USART_CR3_DMAT_Msk                        /*!< DMA Enable Transmitter */
+#define USART_CR3_RTSE_Pos           (8U)
+#define USART_CR3_RTSE_Msk           (0x1UL << USART_CR3_RTSE_Pos)             /*!< 0x00000100 */
+#define USART_CR3_RTSE               USART_CR3_RTSE_Msk                        /*!< RTS Enable */
+#define USART_CR3_CTSE_Pos           (9U)
+#define USART_CR3_CTSE_Msk           (0x1UL << USART_CR3_CTSE_Pos)             /*!< 0x00000200 */
+#define USART_CR3_CTSE               USART_CR3_CTSE_Msk                        /*!< CTS Enable */
+#define USART_CR3_CTSIE_Pos          (10U)
+#define USART_CR3_CTSIE_Msk          (0x1UL << USART_CR3_CTSIE_Pos)            /*!< 0x00000400 */
+#define USART_CR3_CTSIE              USART_CR3_CTSIE_Msk                       /*!< CTS Interrupt Enable */
+#define USART_CR3_ONEBIT_Pos         (11U)
+#define USART_CR3_ONEBIT_Msk         (0x1UL << USART_CR3_ONEBIT_Pos)           /*!< 0x00000800 */
+#define USART_CR3_ONEBIT             USART_CR3_ONEBIT_Msk                      /*!< One sample bit method enable */
+#define USART_CR3_OVRDIS_Pos         (12U)
+#define USART_CR3_OVRDIS_Msk         (0x1UL << USART_CR3_OVRDIS_Pos)           /*!< 0x00001000 */
+#define USART_CR3_OVRDIS             USART_CR3_OVRDIS_Msk                      /*!< Overrun Disable */
+#define USART_CR3_DDRE_Pos           (13U)
+#define USART_CR3_DDRE_Msk           (0x1UL << USART_CR3_DDRE_Pos)             /*!< 0x00002000 */
+#define USART_CR3_DDRE               USART_CR3_DDRE_Msk                        /*!< DMA Disable on Reception Error */
+#define USART_CR3_DEM_Pos            (14U)
+#define USART_CR3_DEM_Msk            (0x1UL << USART_CR3_DEM_Pos)              /*!< 0x00004000 */
+#define USART_CR3_DEM                USART_CR3_DEM_Msk                         /*!< Driver Enable Mode */
+#define USART_CR3_DEP_Pos            (15U)
+#define USART_CR3_DEP_Msk            (0x1UL << USART_CR3_DEP_Pos)              /*!< 0x00008000 */
+#define USART_CR3_DEP                USART_CR3_DEP_Msk                         /*!< Driver Enable Polarity Selection */
+#define USART_CR3_SCARCNT_Pos        (17U)
+#define USART_CR3_SCARCNT_Msk        (0x7UL << USART_CR3_SCARCNT_Pos)          /*!< 0x000E0000 */
+#define USART_CR3_SCARCNT            USART_CR3_SCARCNT_Msk                     /*!< SCARCNT[2:0] bits (SmartCard Auto-Retry Count) */
+#define USART_CR3_SCARCNT_0          (0x1UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00020000 */
+#define USART_CR3_SCARCNT_1          (0x2UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00040000 */
+#define USART_CR3_SCARCNT_2          (0x4UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00080000 */
+#define USART_CR3_WUS_Pos            (20U)
+#define USART_CR3_WUS_Msk            (0x3UL << USART_CR3_WUS_Pos)              /*!< 0x00300000 */
+#define USART_CR3_WUS                USART_CR3_WUS_Msk                         /*!< WUS[1:0] bits (Wake UP Interrupt Flag Selection) */
+#define USART_CR3_WUS_0              (0x1UL << USART_CR3_WUS_Pos)              /*!< 0x00100000 */
+#define USART_CR3_WUS_1              (0x2UL << USART_CR3_WUS_Pos)              /*!< 0x00200000 */
+#define USART_CR3_WUFIE_Pos          (22U)
+#define USART_CR3_WUFIE_Msk          (0x1UL << USART_CR3_WUFIE_Pos)            /*!< 0x00400000 */
+#define USART_CR3_WUFIE              USART_CR3_WUFIE_Msk                       /*!< Wake Up Interrupt Enable */
+#define USART_CR3_TXFTIE_Pos         (23U)
+#define USART_CR3_TXFTIE_Msk         (0x1UL << USART_CR3_TXFTIE_Pos)           /*!< 0x00800000 */
+#define USART_CR3_TXFTIE             USART_CR3_TXFTIE_Msk                      /*!< TXFIFO threshold interrupt enable */
+#define USART_CR3_TCBGTIE_Pos        (24U)
+#define USART_CR3_TCBGTIE_Msk        (0x1UL << USART_CR3_TCBGTIE_Pos)          /*!< 0x01000000 */
+#define USART_CR3_TCBGTIE            USART_CR3_TCBGTIE_Msk                     /*!< Transmission Complete Before Guard Time Interrupt Enable */
+#define USART_CR3_RXFTCFG_Pos        (25U)
+#define USART_CR3_RXFTCFG_Msk        (0x7UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x0E000000 */
+#define USART_CR3_RXFTCFG            USART_CR3_RXFTCFG_Msk                     /*!< RXFIFO FIFO threshold configuration */
+#define USART_CR3_RXFTCFG_0          (0x1UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x02000000 */
+#define USART_CR3_RXFTCFG_1          (0x2UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x04000000 */
+#define USART_CR3_RXFTCFG_2          (0x4UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x08000000 */
+#define USART_CR3_RXFTIE_Pos         (28U)
+#define USART_CR3_RXFTIE_Msk         (0x1UL << USART_CR3_RXFTIE_Pos)           /*!< 0x10000000 */
+#define USART_CR3_RXFTIE             USART_CR3_RXFTIE_Msk                      /*!< RXFIFO threshold interrupt enable */
+#define USART_CR3_TXFTCFG_Pos        (29U)
+#define USART_CR3_TXFTCFG_Msk        (0x7UL << USART_CR3_TXFTCFG_Pos)          /*!< 0xE0000000 */
+#define USART_CR3_TXFTCFG            USART_CR3_TXFTCFG_Msk                     /*!< TXFIFO threshold configuration */
+#define USART_CR3_TXFTCFG_0          (0x1UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x20000000 */
+#define USART_CR3_TXFTCFG_1          (0x2UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x40000000 */
+#define USART_CR3_TXFTCFG_2          (0x4UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x80000000 */
+
+/******************  Bit definition for USART_BRR register  *******************/
+#define USART_BRR_LPUART_Pos         (0U)
+#define USART_BRR_LPUART_Msk         (0xFFFFFUL << USART_BRR_LPUART_Pos)       /*!< 0x000FFFFF */
+#define USART_BRR_LPUART             USART_BRR_LPUART_Msk                      /*!< LPUART Baud rate register [19:0] */
+#define USART_BRR_BRR                ((uint16_t)0xFFFF)                        /*!< USART  Baud rate register [15:0] */
+
+/******************  Bit definition for USART_GTPR register  ******************/
+#define USART_GTPR_PSC_Pos           (0U)
+#define USART_GTPR_PSC_Msk           (0xFFUL << USART_GTPR_PSC_Pos)            /*!< 0x000000FF */
+#define USART_GTPR_PSC               USART_GTPR_PSC_Msk                        /*!< PSC[7:0] bits (Prescaler value) */
+#define USART_GTPR_GT_Pos            (8U)
+#define USART_GTPR_GT_Msk            (0xFFUL << USART_GTPR_GT_Pos)             /*!< 0x0000FF00 */
+#define USART_GTPR_GT                USART_GTPR_GT_Msk                         /*!< GT[7:0] bits (Guard time value) */
+
+/*******************  Bit definition for USART_RTOR register  *****************/
+#define USART_RTOR_RTO_Pos           (0U)
+#define USART_RTOR_RTO_Msk           (0xFFFFFFUL << USART_RTOR_RTO_Pos)        /*!< 0x00FFFFFF */
+#define USART_RTOR_RTO               USART_RTOR_RTO_Msk                        /*!< Receiver Time Out Value */
+#define USART_RTOR_BLEN_Pos          (24U)
+#define USART_RTOR_BLEN_Msk          (0xFFUL << USART_RTOR_BLEN_Pos)           /*!< 0xFF000000 */
+#define USART_RTOR_BLEN              USART_RTOR_BLEN_Msk                       /*!< Block Length */
+
+/*******************  Bit definition for USART_RQR register  ******************/
+#define USART_RQR_ABRRQ        ((uint16_t)0x0001)                              /*!< Auto-Baud Rate Request */
+#define USART_RQR_SBKRQ        ((uint16_t)0x0002)                              /*!< Send Break Request */
+#define USART_RQR_MMRQ         ((uint16_t)0x0004)                              /*!< Mute Mode Request */
+#define USART_RQR_RXFRQ        ((uint16_t)0x0008)                              /*!< Receive Data flush Request */
+#define USART_RQR_TXFRQ        ((uint16_t)0x0010)                              /*!< Transmit data flush Request */
+
+/*******************  Bit definition for USART_ISR register  ******************/
+#define USART_ISR_PE_Pos             (0U)
+#define USART_ISR_PE_Msk             (0x1UL << USART_ISR_PE_Pos)               /*!< 0x00000001 */
+#define USART_ISR_PE                 USART_ISR_PE_Msk                          /*!< Parity Error */
+#define USART_ISR_FE_Pos             (1U)
+#define USART_ISR_FE_Msk             (0x1UL << USART_ISR_FE_Pos)               /*!< 0x00000002 */
+#define USART_ISR_FE                 USART_ISR_FE_Msk                          /*!< Framing Error */
+#define USART_ISR_NE_Pos             (2U)
+#define USART_ISR_NE_Msk             (0x1UL << USART_ISR_NE_Pos)               /*!< 0x00000004 */
+#define USART_ISR_NE                 USART_ISR_NE_Msk                          /*!< Noise detected Flag */
+#define USART_ISR_ORE_Pos            (3U)
+#define USART_ISR_ORE_Msk            (0x1UL << USART_ISR_ORE_Pos)              /*!< 0x00000008 */
+#define USART_ISR_ORE                USART_ISR_ORE_Msk                         /*!< OverRun Error */
+#define USART_ISR_IDLE_Pos           (4U)
+#define USART_ISR_IDLE_Msk           (0x1UL << USART_ISR_IDLE_Pos)             /*!< 0x00000010 */
+#define USART_ISR_IDLE               USART_ISR_IDLE_Msk                        /*!< IDLE line detected */
+#define USART_ISR_RXNE_RXFNE_Pos     (5U)
+#define USART_ISR_RXNE_RXFNE_Msk     (0x1UL << USART_ISR_RXNE_RXFNE_Pos)       /*!< 0x00000020 */
+#define USART_ISR_RXNE_RXFNE         USART_ISR_RXNE_RXFNE_Msk                  /*!< Read Data Register Not Empty/RXFIFO Not Empty */
+#define USART_ISR_TC_Pos             (6U)
+#define USART_ISR_TC_Msk             (0x1UL << USART_ISR_TC_Pos)               /*!< 0x00000040 */
+#define USART_ISR_TC                 USART_ISR_TC_Msk                          /*!< Transmission Complete */
+#define USART_ISR_TXE_TXFNF_Pos      (7U)
+#define USART_ISR_TXE_TXFNF_Msk      (0x1UL << USART_ISR_TXE_TXFNF_Pos)        /*!< 0x00000080 */
+#define USART_ISR_TXE_TXFNF          USART_ISR_TXE_TXFNF_Msk                   /*!< Transmit Data Register Empty/TXFIFO Not Full */
+#define USART_ISR_LBDF_Pos           (8U)
+#define USART_ISR_LBDF_Msk           (0x1UL << USART_ISR_LBDF_Pos)             /*!< 0x00000100 */
+#define USART_ISR_LBDF               USART_ISR_LBDF_Msk                        /*!< LIN Break Detection Flag */
+#define USART_ISR_CTSIF_Pos          (9U)
+#define USART_ISR_CTSIF_Msk          (0x1UL << USART_ISR_CTSIF_Pos)            /*!< 0x00000200 */
+#define USART_ISR_CTSIF              USART_ISR_CTSIF_Msk                       /*!< CTS interrupt flag */
+#define USART_ISR_CTS_Pos            (10U)
+#define USART_ISR_CTS_Msk            (0x1UL << USART_ISR_CTS_Pos)              /*!< 0x00000400 */
+#define USART_ISR_CTS                USART_ISR_CTS_Msk                         /*!< CTS flag */
+#define USART_ISR_RTOF_Pos           (11U)
+#define USART_ISR_RTOF_Msk           (0x1UL << USART_ISR_RTOF_Pos)             /*!< 0x00000800 */
+#define USART_ISR_RTOF               USART_ISR_RTOF_Msk                        /*!< Receiver Time Out */
+#define USART_ISR_EOBF_Pos           (12U)
+#define USART_ISR_EOBF_Msk           (0x1UL << USART_ISR_EOBF_Pos)             /*!< 0x00001000 */
+#define USART_ISR_EOBF               USART_ISR_EOBF_Msk                        /*!< End Of Block Flag */
+#define USART_ISR_UDR_Pos            (13U)
+#define USART_ISR_UDR_Msk            (0x1UL << USART_ISR_UDR_Pos)              /*!< 0x00002000 */
+#define USART_ISR_UDR                 USART_ISR_UDR_Msk                        /*!< SPI Slave Underrun Error Flag */
+#define USART_ISR_ABRE_Pos           (14U)
+#define USART_ISR_ABRE_Msk           (0x1UL << USART_ISR_ABRE_Pos)             /*!< 0x00004000 */
+#define USART_ISR_ABRE               USART_ISR_ABRE_Msk                        /*!< Auto-Baud Rate Error */
+#define USART_ISR_ABRF_Pos           (15U)
+#define USART_ISR_ABRF_Msk           (0x1UL << USART_ISR_ABRF_Pos)             /*!< 0x00008000 */
+#define USART_ISR_ABRF               USART_ISR_ABRF_Msk                        /*!< Auto-Baud Rate Flag */
+#define USART_ISR_BUSY_Pos           (16U)
+#define USART_ISR_BUSY_Msk           (0x1UL << USART_ISR_BUSY_Pos)             /*!< 0x00010000 */
+#define USART_ISR_BUSY               USART_ISR_BUSY_Msk                        /*!< Busy Flag */
+#define USART_ISR_CMF_Pos            (17U)
+#define USART_ISR_CMF_Msk            (0x1UL << USART_ISR_CMF_Pos)              /*!< 0x00020000 */
+#define USART_ISR_CMF                USART_ISR_CMF_Msk                         /*!< Character Match Flag */
+#define USART_ISR_SBKF_Pos           (18U)
+#define USART_ISR_SBKF_Msk           (0x1UL << USART_ISR_SBKF_Pos)             /*!< 0x00040000 */
+#define USART_ISR_SBKF               USART_ISR_SBKF_Msk                        /*!< Send Break Flag */
+#define USART_ISR_RWU_Pos            (19U)
+#define USART_ISR_RWU_Msk            (0x1UL << USART_ISR_RWU_Pos)              /*!< 0x00080000 */
+#define USART_ISR_RWU                USART_ISR_RWU_Msk                         /*!< Receive Wake Up from mute mode Flag */
+#define USART_ISR_WUF_Pos            (20U)
+#define USART_ISR_WUF_Msk            (0x1UL << USART_ISR_WUF_Pos)              /*!< 0x00100000 */
+#define USART_ISR_WUF                USART_ISR_WUF_Msk                         /*!< Wake Up from stop mode Flag */
+#define USART_ISR_TEACK_Pos          (21U)
+#define USART_ISR_TEACK_Msk          (0x1UL << USART_ISR_TEACK_Pos)            /*!< 0x00200000 */
+#define USART_ISR_TEACK              USART_ISR_TEACK_Msk                       /*!< Transmit Enable Acknowledge Flag */
+#define USART_ISR_REACK_Pos          (22U)
+#define USART_ISR_REACK_Msk          (0x1UL << USART_ISR_REACK_Pos)            /*!< 0x00400000 */
+#define USART_ISR_REACK              USART_ISR_REACK_Msk                       /*!< Receive Enable Acknowledge Flag */
+#define USART_ISR_TXFE_Pos           (23U)
+#define USART_ISR_TXFE_Msk           (0x1UL << USART_ISR_TXFE_Pos)             /*!< 0x00800000 */
+#define USART_ISR_TXFE               USART_ISR_TXFE_Msk                        /*!< TXFIFO Empty Flag */
+#define USART_ISR_RXFF_Pos           (24U)
+#define USART_ISR_RXFF_Msk           (0x1UL << USART_ISR_RXFF_Pos)             /*!< 0x01000000 */
+#define USART_ISR_RXFF               USART_ISR_RXFF_Msk                        /*!< RXFIFO Full Flag */
+#define USART_ISR_TCBGT_Pos          (25U)
+#define USART_ISR_TCBGT_Msk          (0x1UL << USART_ISR_TCBGT_Pos)            /*!< 0x02000000 */
+#define USART_ISR_TCBGT              USART_ISR_TCBGT_Msk                       /*!< Transmission Complete Before Guard Time Completion Flag */
+#define USART_ISR_RXFT_Pos           (26U)
+#define USART_ISR_RXFT_Msk           (0x1UL << USART_ISR_RXFT_Pos)             /*!< 0x04000000 */
+#define USART_ISR_RXFT               USART_ISR_RXFT_Msk                        /*!< RXFIFO Threshold Flag */
+#define USART_ISR_TXFT_Pos           (27U)
+#define USART_ISR_TXFT_Msk           (0x1UL << USART_ISR_TXFT_Pos)             /*!< 0x08000000 */
+#define USART_ISR_TXFT               USART_ISR_TXFT_Msk                        /*!< TXFIFO Threshold Flag */
+
+/*******************  Bit definition for USART_ICR register  ******************/
+#define USART_ICR_PECF_Pos           (0U)
+#define USART_ICR_PECF_Msk           (0x1UL << USART_ICR_PECF_Pos)             /*!< 0x00000001 */
+#define USART_ICR_PECF               USART_ICR_PECF_Msk                        /*!< Parity Error Clear Flag */
+#define USART_ICR_FECF_Pos           (1U)
+#define USART_ICR_FECF_Msk           (0x1UL << USART_ICR_FECF_Pos)             /*!< 0x00000002 */
+#define USART_ICR_FECF               USART_ICR_FECF_Msk                        /*!< Framing Error Clear Flag */
+#define USART_ICR_NECF_Pos           (2U)
+#define USART_ICR_NECF_Msk           (0x1UL << USART_ICR_NECF_Pos)             /*!< 0x00000004 */
+#define USART_ICR_NECF               USART_ICR_NECF_Msk                        /*!< Noise Error detected Clear Flag */
+#define USART_ICR_ORECF_Pos          (3U)
+#define USART_ICR_ORECF_Msk          (0x1UL << USART_ICR_ORECF_Pos)            /*!< 0x00000008 */
+#define USART_ICR_ORECF              USART_ICR_ORECF_Msk                       /*!< OverRun Error Clear Flag */
+#define USART_ICR_IDLECF_Pos         (4U)
+#define USART_ICR_IDLECF_Msk         (0x1UL << USART_ICR_IDLECF_Pos)           /*!< 0x00000010 */
+#define USART_ICR_IDLECF             USART_ICR_IDLECF_Msk                      /*!< IDLE line detected Clear Flag */
+#define USART_ICR_TXFECF_Pos         (5U)
+#define USART_ICR_TXFECF_Msk         (0x1UL << USART_ICR_TXFECF_Pos)           /*!< 0x00000020 */
+#define USART_ICR_TXFECF             USART_ICR_TXFECF_Msk                      /*!< TXFIFO Empty Clear Flag */
+#define USART_ICR_TCCF_Pos           (6U)
+#define USART_ICR_TCCF_Msk           (0x1UL << USART_ICR_TCCF_Pos)             /*!< 0x00000040 */
+#define USART_ICR_TCCF               USART_ICR_TCCF_Msk                        /*!< Transmission Complete Clear Flag */
+#define USART_ICR_TCBGTCF_Pos        (7U)
+#define USART_ICR_TCBGTCF_Msk        (0x1UL << USART_ICR_TCBGTCF_Pos)          /*!< 0x00000080 */
+#define USART_ICR_TCBGTCF            USART_ICR_TCBGTCF_Msk                     /*!< Transmission Complete Before Guard Time Clear Flag */
+#define USART_ICR_LBDCF_Pos          (8U)
+#define USART_ICR_LBDCF_Msk          (0x1UL << USART_ICR_LBDCF_Pos)            /*!< 0x00000100 */
+#define USART_ICR_LBDCF              USART_ICR_LBDCF_Msk                       /*!< LIN Break Detection Clear Flag */
+#define USART_ICR_CTSCF_Pos          (9U)
+#define USART_ICR_CTSCF_Msk          (0x1UL << USART_ICR_CTSCF_Pos)            /*!< 0x00000200 */
+#define USART_ICR_CTSCF              USART_ICR_CTSCF_Msk                       /*!< CTS Interrupt Clear Flag */
+#define USART_ICR_RTOCF_Pos          (11U)
+#define USART_ICR_RTOCF_Msk          (0x1UL << USART_ICR_RTOCF_Pos)            /*!< 0x00000800 */
+#define USART_ICR_RTOCF              USART_ICR_RTOCF_Msk                       /*!< Receiver Time Out Clear Flag */
+#define USART_ICR_EOBCF_Pos          (12U)
+#define USART_ICR_EOBCF_Msk          (0x1UL << USART_ICR_EOBCF_Pos)            /*!< 0x00001000 */
+#define USART_ICR_EOBCF              USART_ICR_EOBCF_Msk                       /*!< End Of Block Clear Flag */
+#define USART_ICR_UDRCF_Pos          (13U)
+#define USART_ICR_UDRCF_Msk          (0x1UL << USART_ICR_UDRCF_Pos)            /*!< 0x00002000 */
+#define USART_ICR_UDRCF              USART_ICR_UDRCF_Msk                       /*!< SPI Slave Underrun Clear Flag */
+#define USART_ICR_CMCF_Pos           (17U)
+#define USART_ICR_CMCF_Msk           (0x1UL << USART_ICR_CMCF_Pos)             /*!< 0x00020000 */
+#define USART_ICR_CMCF               USART_ICR_CMCF_Msk                        /*!< Character Match Clear Flag */
+#define USART_ICR_WUCF_Pos           (20U)
+#define USART_ICR_WUCF_Msk           (0x1UL << USART_ICR_WUCF_Pos)             /*!< 0x00100000 */
+#define USART_ICR_WUCF               USART_ICR_WUCF_Msk                        /*!< Wake Up from stop mode Clear Flag */
+
+/*******************  Bit definition for USART_RDR register  ******************/
+#define USART_RDR_RDR_Pos             (0U)
+#define USART_RDR_RDR_Msk             (0x1FFUL << USART_RDR_RDR_Pos)           /*!< 0x000001FF */
+#define USART_RDR_RDR                 USART_RDR_RDR_Msk                        /*!< RDR[8:0] bits (Receive Data value) */
+
+/*******************  Bit definition for USART_TDR register  ******************/
+#define USART_TDR_TDR_Pos             (0U)
+#define USART_TDR_TDR_Msk             (0x1FFUL << USART_TDR_TDR_Pos)           /*!< 0x000001FF */
+#define USART_TDR_TDR                 USART_TDR_TDR_Msk                        /*!< TDR[8:0] bits (Transmit Data value) */
+
+/*******************  Bit definition for USART_PRESC register  ****************/
+#define USART_PRESC_PRESCALER_Pos    (0U)
+#define USART_PRESC_PRESCALER_Msk    (0xFUL << USART_PRESC_PRESCALER_Pos)      /*!< 0x0000000F */
+#define USART_PRESC_PRESCALER        USART_PRESC_PRESCALER_Msk                 /*!< PRESCALER[3:0] bits (Clock prescaler) */
+#define USART_PRESC_PRESCALER_0      (0x1UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000001 */
+#define USART_PRESC_PRESCALER_1      (0x2UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000002 */
+#define USART_PRESC_PRESCALER_2      (0x4UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000004 */
+#define USART_PRESC_PRESCALER_3      (0x8UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000008 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 VREFBUF                                    */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for VREFBUF_CSR register  ****************/
+#define VREFBUF_CSR_ENVR_Pos    (0U)
+#define VREFBUF_CSR_ENVR_Msk    (0x1UL << VREFBUF_CSR_ENVR_Pos)                /*!< 0x00000001 */
+#define VREFBUF_CSR_ENVR        VREFBUF_CSR_ENVR_Msk                           /*!<Voltage reference buffer enable */
+#define VREFBUF_CSR_HIZ_Pos     (1U)
+#define VREFBUF_CSR_HIZ_Msk     (0x1UL << VREFBUF_CSR_HIZ_Pos)                 /*!< 0x00000002 */
+#define VREFBUF_CSR_HIZ         VREFBUF_CSR_HIZ_Msk                            /*!<High impedance mode             */
+#define VREFBUF_CSR_VRS_Pos     (2U)
+#define VREFBUF_CSR_VRS_Msk     (0x1UL << VREFBUF_CSR_VRS_Pos)                 /*!< 0x00000004 */
+#define VREFBUF_CSR_VRS         VREFBUF_CSR_VRS_Msk                            /*!<Voltage reference scale         */
+#define VREFBUF_CSR_VRR_Pos     (3U)
+#define VREFBUF_CSR_VRR_Msk     (0x1UL << VREFBUF_CSR_VRR_Pos)                 /*!< 0x00000008 */
+#define VREFBUF_CSR_VRR         VREFBUF_CSR_VRR_Msk                            /*!<Voltage reference buffer ready  */
+
+/*******************  Bit definition for VREFBUF_CCR register  ******************/
+#define VREFBUF_CCR_TRIM_Pos    (0U)
+#define VREFBUF_CCR_TRIM_Msk    (0x3FUL << VREFBUF_CCR_TRIM_Pos)               /*!< 0x0000003F */
+#define VREFBUF_CCR_TRIM        VREFBUF_CCR_TRIM_Msk                           /*!<TRIM[5:0] bits (Trimming code)  */
+
+/******************************************************************************/
+/*                                                                            */
+/*                            Window WATCHDOG                                 */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for WWDG_CR register  ********************/
+#define WWDG_CR_T_Pos           (0U)
+#define WWDG_CR_T_Msk           (0x7FUL << WWDG_CR_T_Pos)                      /*!< 0x0000007F */
+#define WWDG_CR_T               WWDG_CR_T_Msk                                  /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
+#define WWDG_CR_T_0             (0x01UL << WWDG_CR_T_Pos)                      /*!< 0x00000001 */
+#define WWDG_CR_T_1             (0x02UL << WWDG_CR_T_Pos)                      /*!< 0x00000002 */
+#define WWDG_CR_T_2             (0x04UL << WWDG_CR_T_Pos)                      /*!< 0x00000004 */
+#define WWDG_CR_T_3             (0x08UL << WWDG_CR_T_Pos)                      /*!< 0x00000008 */
+#define WWDG_CR_T_4             (0x10UL << WWDG_CR_T_Pos)                      /*!< 0x00000010 */
+#define WWDG_CR_T_5             (0x20UL << WWDG_CR_T_Pos)                      /*!< 0x00000020 */
+#define WWDG_CR_T_6             (0x40UL << WWDG_CR_T_Pos)                      /*!< 0x00000040 */
+
+#define WWDG_CR_WDGA_Pos        (7U)
+#define WWDG_CR_WDGA_Msk        (0x1UL << WWDG_CR_WDGA_Pos)                    /*!< 0x00000080 */
+#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               /*!<Activation bit */
+
+/*******************  Bit definition for WWDG_CFR register  *******************/
+#define WWDG_CFR_W_Pos          (0U)
+#define WWDG_CFR_W_Msk          (0x7FUL << WWDG_CFR_W_Pos)                     /*!< 0x0000007F */
+#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 /*!<W[6:0] bits (7-bit window value) */
+#define WWDG_CFR_W_0            (0x01UL << WWDG_CFR_W_Pos)                     /*!< 0x00000001 */
+#define WWDG_CFR_W_1            (0x02UL << WWDG_CFR_W_Pos)                     /*!< 0x00000002 */
+#define WWDG_CFR_W_2            (0x04UL << WWDG_CFR_W_Pos)                     /*!< 0x00000004 */
+#define WWDG_CFR_W_3            (0x08UL << WWDG_CFR_W_Pos)                     /*!< 0x00000008 */
+#define WWDG_CFR_W_4            (0x10UL << WWDG_CFR_W_Pos)                     /*!< 0x00000010 */
+#define WWDG_CFR_W_5            (0x20UL << WWDG_CFR_W_Pos)                     /*!< 0x00000020 */
+#define WWDG_CFR_W_6            (0x40UL << WWDG_CFR_W_Pos)                     /*!< 0x00000040 */
+
+#define WWDG_CFR_WDGTB_Pos      (11U)
+#define WWDG_CFR_WDGTB_Msk      (0x7UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00003800 */
+#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             /*!<WDGTB[2:0] bits (Timer Base) */
+#define WWDG_CFR_WDGTB_0        (0x1UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00000800 */
+#define WWDG_CFR_WDGTB_1        (0x2UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00001000 */
+#define WWDG_CFR_WDGTB_2        (0x4UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00002000 */
+
+#define WWDG_CFR_EWI_Pos        (9U)
+#define WWDG_CFR_EWI_Msk        (0x1UL << WWDG_CFR_EWI_Pos)                    /*!< 0x00000200 */
+#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               /*!<Early Wakeup Interrupt */
+
+/*******************  Bit definition for WWDG_SR register  ********************/
+#define WWDG_SR_EWIF_Pos        (0U)
+#define WWDG_SR_EWIF_Msk        (0x1UL << WWDG_SR_EWIF_Pos)                    /*!< 0x00000001 */
+#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               /*!<Early Wakeup Interrupt Flag */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                Debug MCU                                   */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for DBG_IDCODE register  *************/
+#define DBG_IDCODE_DEV_ID_Pos                          (0U)
+#define DBG_IDCODE_DEV_ID_Msk                          (0xFFFUL << DBG_IDCODE_DEV_ID_Pos)  /*!< 0x00000FFF */
+#define DBG_IDCODE_DEV_ID                              DBG_IDCODE_DEV_ID_Msk
+#define DBG_IDCODE_REV_ID_Pos                          (16U)
+#define DBG_IDCODE_REV_ID_Msk                          (0xFFFFUL << DBG_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
+#define DBG_IDCODE_REV_ID                              DBG_IDCODE_REV_ID_Msk
+
+/********************  Bit definition for DBG_CR register  *****************/
+#define DBG_CR_DBG_STOP_Pos                            (1U)
+#define DBG_CR_DBG_STOP_Msk                            (0x1UL << DBG_CR_DBG_STOP_Pos)      /*!< 0x00000002 */
+#define DBG_CR_DBG_STOP                                DBG_CR_DBG_STOP_Msk
+#define DBG_CR_DBG_STANDBY_Pos                         (2U)
+#define DBG_CR_DBG_STANDBY_Msk                         (0x1UL << DBG_CR_DBG_STANDBY_Pos)   /*!< 0x00000004 */
+#define DBG_CR_DBG_STANDBY                             DBG_CR_DBG_STANDBY_Msk
+
+
+/********************  Bit definition for DBG_APB_FZ1 register  ***********/
+#define DBG_APB_FZ1_DBG_TIM2_STOP_Pos                  (0U)
+#define DBG_APB_FZ1_DBG_TIM2_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */
+#define DBG_APB_FZ1_DBG_TIM2_STOP                      DBG_APB_FZ1_DBG_TIM2_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Pos                  (1U)
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */
+#define DBG_APB_FZ1_DBG_TIM3_STOP                      DBG_APB_FZ1_DBG_TIM3_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM6_STOP_Pos                  (4U)
+#define DBG_APB_FZ1_DBG_TIM6_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM6_STOP_Pos) /*!< 0x00000010 */
+#define DBG_APB_FZ1_DBG_TIM6_STOP                      DBG_APB_FZ1_DBG_TIM6_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM7_STOP_Pos                  (5U)
+#define DBG_APB_FZ1_DBG_TIM7_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM7_STOP_Pos) /*!< 0x00000020 */
+#define DBG_APB_FZ1_DBG_TIM7_STOP                      DBG_APB_FZ1_DBG_TIM7_STOP_Msk
+#define DBG_APB_FZ1_DBG_RTC_STOP_Pos                   (10U)
+#define DBG_APB_FZ1_DBG_RTC_STOP_Msk                   (0x1UL << DBG_APB_FZ1_DBG_RTC_STOP_Pos)  /*!< 0x00000400 */
+#define DBG_APB_FZ1_DBG_RTC_STOP                       DBG_APB_FZ1_DBG_RTC_STOP_Msk
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Pos                  (11U)
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */
+#define DBG_APB_FZ1_DBG_WWDG_STOP                      DBG_APB_FZ1_DBG_WWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Pos                  (12U)
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */
+#define DBG_APB_FZ1_DBG_IWDG_STOP                      DBG_APB_FZ1_DBG_IWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos    (21U)
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk    (0x1UL << DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos) /*!< 0x00200000 */
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP        DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP_Pos                (30U)
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP_Msk                (0x1UL << DBG_APB_FZ1_DBG_LPTIM2_STOP_Pos) /*!< 0x40000000 */
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP                    DBG_APB_FZ1_DBG_LPTIM2_STOP_Msk
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP_Pos                (31U)
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP_Msk                (0x1UL << DBG_APB_FZ1_DBG_LPTIM1_STOP_Pos) /*!< 0x80000000 */
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP                    DBG_APB_FZ1_DBG_LPTIM1_STOP_Msk
+
+/********************  Bit definition for DBG_APB_FZ2 register  ************/
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Pos                  (11U)
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Msk                  (0x1UL << DBG_APB_FZ2_DBG_TIM1_STOP_Pos)  /*!< 0x00000800 */
+#define DBG_APB_FZ2_DBG_TIM1_STOP                      DBG_APB_FZ2_DBG_TIM1_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Pos                 (15U)
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM14_STOP_Pos) /*!< 0x00008000 */
+#define DBG_APB_FZ2_DBG_TIM14_STOP                     DBG_APB_FZ2_DBG_TIM14_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM15_STOP_Pos                 (16U)
+#define DBG_APB_FZ2_DBG_TIM15_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM15_STOP_Pos) /*!< 0x00010000 */
+#define DBG_APB_FZ2_DBG_TIM15_STOP                     DBG_APB_FZ2_DBG_TIM15_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Pos                 (17U)
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM16_STOP_Pos) /*!< 0x00020000 */
+#define DBG_APB_FZ2_DBG_TIM16_STOP                     DBG_APB_FZ2_DBG_TIM16_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Pos                 (18U)
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM17_STOP_Pos) /*!< 0x00040000 */
+#define DBG_APB_FZ2_DBG_TIM17_STOP                     DBG_APB_FZ2_DBG_TIM17_STOP_Msk
+
+
+/** @addtogroup Exported_macros
+  * @{
+  */
+
+/******************************* ADC Instances ********************************/
+#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
+
+#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)
+
+/******************************* AES Instances ********************************/
+#define IS_AES_ALL_INSTANCE(INSTANCE) ((INSTANCE) == AES)
+
+
+/******************************** COMP Instances ******************************/
+#define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \
+                                        ((INSTANCE) == COMP2))
+
+#define IS_COMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == COMP12_COMMON)
+
+/******************** COMP Instances with window mode capability **************/
+#define IS_COMP_WINDOWMODE_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \
+                                               ((INSTANCE) == COMP2))
+
+/******************************* CRC Instances ********************************/
+#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
+
+/******************************* DAC Instances ********************************/
+#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)
+
+/******************************** DMA Instances *******************************/
+#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \
+                                       ((INSTANCE) == DMA1_Channel2) || \
+                                       ((INSTANCE) == DMA1_Channel3) || \
+                                       ((INSTANCE) == DMA1_Channel4) || \
+                                       ((INSTANCE) == DMA1_Channel5) || \
+                                       ((INSTANCE) == DMA1_Channel6) || \
+                                       ((INSTANCE) == DMA1_Channel7))
+
+/******************************** DMAMUX Instances ****************************/
+#define IS_DMAMUX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DMAMUX1)
+
+#define IS_DMAMUX_REQUEST_GEN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMAMUX1_RequestGenerator0) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator1) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator2) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator3))
+
+/******************************* GPIO Instances *******************************/
+#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                        ((INSTANCE) == GPIOB) || \
+                                        ((INSTANCE) == GPIOC) || \
+                                        ((INSTANCE) == GPIOD) || \
+                                        ((INSTANCE) == GPIOF))
+/******************************* GPIO AF Instances ****************************/
+#define IS_GPIO_AF_INSTANCE(INSTANCE)   IS_GPIO_ALL_INSTANCE(INSTANCE)
+
+/**************************** GPIO Lock Instances *****************************/
+#define IS_GPIO_LOCK_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                         ((INSTANCE) == GPIOB) || \
+                                         ((INSTANCE) == GPIOC))
+
+/******************************** I2C Instances *******************************/
+#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
+                                       ((INSTANCE) == I2C2))
+
+/******************************* RNG Instances ********************************/
+#define IS_RNG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RNG)
+
+/****************************** RTC Instances *********************************/
+#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)
+
+/****************************** SMBUS Instances *******************************/
+#define IS_SMBUS_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))
+
+/****************************** WAKEUP_FROMSTOP Instances *******************************/
+#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))
+
+/******************************** SPI Instances *******************************/
+#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
+                                       ((INSTANCE) == SPI2))
+
+/******************************** SPI Instances *******************************/
+#define IS_I2S_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == SPI1)
+
+/****************** LPTIM Instances : All supported instances *****************/
+#define IS_LPTIM_INSTANCE(INSTANCE)     (((INSTANCE) == LPTIM1) || \
+                                         ((INSTANCE) == LPTIM2))
+
+/****************** LPTIM Instances : All supported instances *****************/
+#define IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)
+
+/****************** TIM Instances : All supported instances *******************/
+#define IS_TIM_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM6)   || \
+                                         ((INSTANCE) == TIM7)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 32 bits counter ****************/
+#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) ((INSTANCE) == TIM2)
+
+/****************** TIM Instances : supporting the break function *************/
+#define IS_TIM_BREAK_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \
+                                            ((INSTANCE) == TIM15)   || \
+                                            ((INSTANCE) == TIM16)   || \
+                                            ((INSTANCE) == TIM17))
+
+/************** TIM Instances : supporting Break source selection *************/
+#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                               ((INSTANCE) == TIM15)  || \
+                                               ((INSTANCE) == TIM16)  || \
+                                               ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 2 break inputs *****************/
+#define IS_TIM_BKIN2_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/************* TIM Instances : at least 1 capture/compare channel *************/
+#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : at least 2 capture/compare channels *************/
+#define IS_TIM_CC2_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM15))
+
+/************ TIM Instances : at least 3 capture/compare channels *************/
+#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3))
+
+/************ TIM Instances : at least 4 capture/compare channels *************/
+#define IS_TIM_CC4_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : at least 5 capture/compare channels *******/
+#define IS_TIM_CC5_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : at least 6 capture/compare channels *******/
+#define IS_TIM_CC6_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.COMDE) *******/
+#define IS_TIM_CCDMA_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : DMA requests generation (TIMx_DIER.UDE) ***/
+#define IS_TIM_DMA_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM6)   || \
+                                            ((INSTANCE) == TIM7)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.CCxDE) *******/
+#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM14)  || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************** TIM Instances : DMA burst feature ***********************/
+#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************* TIM Instances : output(s) available **********************/
+#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
+    ((((INSTANCE) == TIM1) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4) ||          \
+      ((CHANNEL) == TIM_CHANNEL_5) ||          \
+      ((CHANNEL) == TIM_CHANNEL_6)))           \
+     ||                                        \
+     (((INSTANCE) == TIM2) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM3) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM14) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM15) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2)))           \
+     ||                                        \
+     (((INSTANCE) == TIM16) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM17) &&                 \
+      (((CHANNEL) == TIM_CHANNEL_1))))
+
+/****************** TIM Instances : supporting complementary output(s) ********/
+#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
+   ((((INSTANCE) == TIM1) &&                    \
+     (((CHANNEL) == TIM_CHANNEL_1) ||           \
+      ((CHANNEL) == TIM_CHANNEL_2) ||           \
+      ((CHANNEL) == TIM_CHANNEL_3)))            \
+    ||                                          \
+    (((INSTANCE) == TIM15) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1))              \
+    ||                                          \
+    (((INSTANCE) == TIM16) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1))              \
+    ||                                          \
+    (((INSTANCE) == TIM17) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1)))
+
+/****************** TIM Instances : supporting clock division *****************/
+#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)    || \
+                                                    ((INSTANCE) == TIM2)    || \
+                                                    ((INSTANCE) == TIM3)    || \
+                                                    ((INSTANCE) == TIM14)   || \
+                                                    ((INSTANCE) == TIM15)   || \
+                                                    ((INSTANCE) == TIM16)   || \
+                                                    ((INSTANCE) == TIM17))
+
+/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/
+#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/
+#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting combined 3-phase PWM mode ******/
+#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : supporting commutation event generation ***/
+#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                     ((INSTANCE) == TIM15)  || \
+                                                     ((INSTANCE) == TIM16)  || \
+                                                     ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting counting mode selection ********/
+#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting encoder interface **************/
+#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                      ((INSTANCE) == TIM2)  || \
+                                                      ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting Hall sensor interface **********/
+#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                         ((INSTANCE) == TIM2)   || \
+                                                         ((INSTANCE) == TIM3))
+
+/**************** TIM Instances : external trigger input available ************/
+#define IS_TIM_ETR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3))
+
+/************* TIM Instances : supporting ETR source selection ***************/
+#define IS_TIM_ETRSEL_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                             ((INSTANCE) == TIM2)  || \
+                                             ((INSTANCE) == TIM3))
+
+/****** TIM Instances : Master mode available (TIMx_CR2.MMS available )********/
+#define IS_TIM_MASTER_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM6)  || \
+                                            ((INSTANCE) == TIM7)  || \
+                                            ((INSTANCE) == TIM15))
+
+/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
+#define IS_TIM_SLAVE_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting OCxREF clear *******************/
+#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \
+                                                       ((INSTANCE) == TIM2) || \
+                                                       ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting bitfield OCCS in SMCR register *******************/
+#define IS_TIM_OCCS_INSTANCE(INSTANCE)                (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM2)  || \
+                                                       ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : remapping capability **********************/
+#define IS_TIM_REMAP_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting repetition counter *************/
+#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM15) || \
+                                                       ((INSTANCE) == TIM16) || \
+                                                       ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/
+#define IS_TIM_TRGO2_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************* TIM Instances : Timer input XOR function *****************/
+#define IS_TIM_XOR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM15))
+
+/******************* TIM Instances : Timer input selection ********************/
+#define IS_TIM_TISEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : Advanced timers  ********************************/
+#define IS_TIM_ADVANCED_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************** UART Instances : Asynchronous mode **********************/
+#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                    ((INSTANCE) == USART2))
+
+/******************** USART Instances : Synchronous mode **********************/
+#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                     ((INSTANCE) == USART2))
+/****************** UART Instances : Hardware Flow control ********************/
+#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                           ((INSTANCE) == USART2) || \
+                                           ((INSTANCE) == LPUART1))
+
+/********************* USART Instances : Smard card mode ***********************/
+#define IS_SMARTCARD_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
+/****************** UART Instances : Auto Baud Rate detection ****************/
+#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
+/******************** UART Instances : Half-Duplex mode **********************/
+#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                 ((INSTANCE) == USART2) || \
+                                                 ((INSTANCE) == LPUART1))
+
+/******************** UART Instances : LIN mode **********************/
+#define IS_UART_LIN_INSTANCE(INSTANCE)   ((INSTANCE) == USART1)
+/******************** UART Instances : Wake-up from Stop mode **********************/
+#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                      ((INSTANCE) == LPUART1))
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \
+                                                      ((INSTANCE) == USART2) || \
+                                                      ((INSTANCE) == LPUART1))
+
+/****************** UART Instances : SPI Slave selection mode ***************/
+#define IS_UART_SPI_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                              ((INSTANCE) == USART2))
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_FIFO_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \
+                                             ((INSTANCE) == LPUART1))
+
+/*********************** UART Instances : IRDA mode ***************************/
+#define IS_IRDA_INSTANCE(INSTANCE) ((INSTANCE) == USART1)
+
+/******************** LPUART Instance *****************************************/
+#define IS_LPUART_INSTANCE(INSTANCE)    ((INSTANCE) == LPUART1)
+
+/****************************** IWDG Instances ********************************/
+#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)
+
+/****************************** WWDG Instances ********************************/
+#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)
+
+
+/**
+  * @}
+  */
+
+ /**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* STM32G061xx_H */
+
+/**
+  * @}
+  */
+
+  /**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h
new file mode 100644
index 0000000..882e210
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h
@@ -0,0 +1,7621 @@
+/**
+  ******************************************************************************
+  * @file    stm32g070xx.h
+  * @author  MCD Application Team
+  * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer Header File.
+  *          This file contains all the peripheral register's definitions, bits
+  *          definitions and memory mapping for stm32g070xx devices.
+  *
+  *          This file contains:
+  *           - Data structures and the address mapping for all peripherals
+  *           - Peripheral's registers declarations and bits definition
+  *           - Macros to access peripheral's registers hardware
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+/** @addtogroup CMSIS_Device
+  * @{
+  */
+
+/** @addtogroup stm32g070xx
+  * @{
+  */
+
+#ifndef STM32G070xx_H
+#define STM32G070xx_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif /* __cplusplus */
+
+/** @addtogroup Configuration_section_for_CMSIS
+  * @{
+  */
+
+/**
+  * @brief Configuration of the Cortex-M0+ Processor and Core Peripherals
+   */
+#define __CM0PLUS_REV             0U /*!< Core Revision r0p0                            */
+#define __MPU_PRESENT             1U /*!< STM32G0xx  provides an MPU                    */
+#define __VTOR_PRESENT            1U /*!< Vector  Table  Register supported             */
+#define __NVIC_PRIO_BITS          2U /*!< STM32G0xx uses 2 Bits for the Priority Levels */
+#define __Vendor_SysTickConfig    0U /*!< Set to 1 if different SysTick Config is used  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_interrupt_number_definition
+  * @{
+  */
+
+/**
+ * @brief stm32g070xx Interrupt Number Definition, according to the selected device
+ *        in @ref Library_configuration_section
+ */
+
+/*!< Interrupt Number Definition */
+typedef enum
+{
+/******  Cortex-M0+ Processor Exceptions Numbers ***************************************************************/
+  NonMaskableInt_IRQn         = -14,    /*!< 2 Non Maskable Interrupt                                          */
+  HardFault_IRQn              = -13,    /*!< 3 Cortex-M Hard Fault Interrupt                                   */
+  SVC_IRQn                    = -5,     /*!< 11 Cortex-M SV Call Interrupt                                     */
+  PendSV_IRQn                 = -2,     /*!< 14 Cortex-M Pend SV Interrupt                                     */
+  SysTick_IRQn                = -1,     /*!< 15 Cortex-M System Tick Interrupt                                 */
+/******  STM32G0xxxx specific Interrupt Numbers ****************************************************************/
+  WWDG_IRQn                   = 0,      /*!< Window WatchDog Interrupt                                         */
+  RTC_TAMP_IRQn               = 2,      /*!< RTC interrupt through the EXTI line 19 & 21                       */
+  FLASH_IRQn                  = 3,      /*!< FLASH global Interrupt                                            */
+  RCC_IRQn                    = 4,      /*!< RCC global Interrupt                                              */
+  EXTI0_1_IRQn                = 5,      /*!< EXTI 0 and 1 Interrupts                                           */
+  EXTI2_3_IRQn                = 6,      /*!< EXTI Line 2 and 3 Interrupts                                      */
+  EXTI4_15_IRQn               = 7,      /*!< EXTI Line 4 to 15 Interrupts                                      */
+  DMA1_Channel1_IRQn          = 9,      /*!< DMA1 Channel 1 Interrupt                                          */
+  DMA1_Channel2_3_IRQn        = 10,     /*!< DMA1 Channel 2 and Channel 3 Interrupts                           */
+  DMA1_Ch4_7_DMAMUX1_OVR_IRQn = 11,     /*!< DMA1 Channel 4 to Channel 7 and DMAMUX1 Overrun Interrupts        */
+  ADC1_IRQn                   = 12,     /*!< ADC1 Interrupts                                                   */
+  TIM1_BRK_UP_TRG_COM_IRQn    = 13,     /*!< TIM1 Break, Update, Trigger and Commutation Interrupts            */
+  TIM1_CC_IRQn                = 14,     /*!< TIM1 Capture Compare Interrupt                                    */
+  TIM3_IRQn                   = 16,     /*!< TIM3 global Interrupt                                             */
+  TIM6_IRQn                   = 17,     /*!< TIM6 global Interrupts                                            */
+  TIM7_IRQn                   = 18,     /*!< TIM7 global Interrupt                                             */
+  TIM14_IRQn                  = 19,     /*!< TIM14 global Interrupt                                            */
+  TIM15_IRQn                  = 20,     /*!< TIM15 global Interrupt                                            */
+  TIM16_IRQn                  = 21,     /*!< TIM16 global Interrupt                                            */
+  TIM17_IRQn                  = 22,     /*!< TIM17 global Interrupt                                            */
+  I2C1_IRQn                   = 23,     /*!< I2C1 Interrupt  (combined with EXTI 23)                           */
+  I2C2_IRQn                   = 24,     /*!< I2C2 Interrupt                                                    */
+  SPI1_IRQn                   = 25,     /*!< SPI1/I2S1 Interrupt                                               */
+  SPI2_IRQn                   = 26,     /*!< SPI2 Interrupt                                                    */
+  USART1_IRQn                 = 27,     /*!< USART1 Interrupt                                                  */
+  USART2_IRQn                 = 28,     /*!< USART2 Interrupt                                                  */
+  USART3_4_IRQn               = 29,     /*!< USART3, USART4 globlal Interrupts                                 */
+} IRQn_Type;
+
+/**
+  * @}
+  */
+
+#include "core_cm0plus.h"               /* Cortex-M0+ processor and core peripherals */
+#include "system_stm32g0xx.h"
+#include <stdint.h>
+
+/** @addtogroup Peripheral_registers_structures
+  * @{
+  */
+
+/**
+  * @brief Analog to Digital Converter
+  */
+typedef struct
+{
+  __IO uint32_t ISR;          /*!< ADC interrupt and status register,             Address offset: 0x00 */
+  __IO uint32_t IER;          /*!< ADC interrupt enable register,                 Address offset: 0x04 */
+  __IO uint32_t CR;           /*!< ADC control register,                          Address offset: 0x08 */
+  __IO uint32_t CFGR1;        /*!< ADC configuration register 1,                  Address offset: 0x0C */
+  __IO uint32_t CFGR2;        /*!< ADC configuration register 2,                  Address offset: 0x10 */
+  __IO uint32_t SMPR;         /*!< ADC sampling time register,                    Address offset: 0x14 */
+       uint32_t RESERVED1;    /*!< Reserved,                                                      0x18 */
+       uint32_t RESERVED2;    /*!< Reserved,                                                      0x1C */
+  __IO uint32_t TR1;          /*!< ADC analog watchdog 1 threshold register,      Address offset: 0x20 */
+  __IO uint32_t TR2;          /*!< ADC analog watchdog 2 threshold register,      Address offset: 0x24 */
+  __IO uint32_t CHSELR;       /*!< ADC group regular sequencer register,          Address offset: 0x28 */
+  __IO uint32_t TR3;          /*!< ADC analog watchdog 3 threshold register,      Address offset: 0x2C */
+       uint32_t RESERVED3[4]; /*!< Reserved,                                               0x30 - 0x3C */
+  __IO uint32_t DR;           /*!< ADC group regular data register,               Address offset: 0x40 */
+       uint32_t RESERVED4[23];/*!< Reserved,                                               0x44 - 0x9C */
+  __IO uint32_t AWD2CR;       /*!< ADC analog watchdog 2 configuration register,  Address offset: 0xA0 */
+  __IO uint32_t AWD3CR;       /*!< ADC analog watchdog 3 configuration register,  Address offset: 0xA4 */
+       uint32_t RESERVED5[3]; /*!< Reserved,                                               0xA8 - 0xB0 */
+  __IO uint32_t CALFACT;      /*!< ADC Calibration factor register,               Address offset: 0xB4 */
+} ADC_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t CCR;          /*!< ADC common configuration register,             Address offset: ADC1 base address + 0x308 */
+} ADC_Common_TypeDef;
+
+
+
+
+/**
+  * @brief CRC calculation unit
+  */
+typedef struct
+{
+  __IO uint32_t DR;             /*!< CRC Data register,                         Address offset: 0x00 */
+  __IO uint32_t IDR;            /*!< CRC Independent data register,             Address offset: 0x04 */
+  __IO uint32_t CR;             /*!< CRC Control register,                      Address offset: 0x08 */
+       uint32_t RESERVED1;      /*!< Reserved,                                                  0x0C */
+  __IO uint32_t INIT;           /*!< Initial CRC value register,                Address offset: 0x10 */
+  __IO uint32_t POL;            /*!< CRC polynomial register,                   Address offset: 0x14 */
+} CRC_TypeDef;
+
+
+/**
+  * @brief Debug MCU
+  */
+typedef struct
+{
+  __IO uint32_t IDCODE;      /*!< MCU device ID code,              Address offset: 0x00 */
+  __IO uint32_t CR;          /*!< Debug configuration register,    Address offset: 0x04 */
+  __IO uint32_t APBFZ1;      /*!< Debug APB freeze register 1,     Address offset: 0x08 */
+  __IO uint32_t APBFZ2;      /*!< Debug APB freeze register 2,     Address offset: 0x0C */
+} DBG_TypeDef;
+
+/**
+  * @brief DMA Controller
+  */
+typedef struct
+{
+  __IO uint32_t CCR;         /*!< DMA channel x configuration register        */
+  __IO uint32_t CNDTR;       /*!< DMA channel x number of data register       */
+  __IO uint32_t CPAR;        /*!< DMA channel x peripheral address register   */
+  __IO uint32_t CMAR;        /*!< DMA channel x memory address register       */
+} DMA_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t ISR;         /*!< DMA interrupt status register,                 Address offset: 0x00 */
+  __IO uint32_t IFCR;        /*!< DMA interrupt flag clear register,             Address offset: 0x04 */
+} DMA_TypeDef;
+
+/**
+  * @brief DMA Multiplexer
+  */
+typedef struct
+{
+  __IO uint32_t   CCR;       /*!< DMA Multiplexer Channel x Control Register    Address offset: 0x0004 * (channel x) */
+}DMAMUX_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   CSR;       /*!< DMA Channel Status Register                    Address offset: 0x0080   */
+  __IO uint32_t   CFR;       /*!< DMA Channel Clear Flag Register                Address offset: 0x0084   */
+}DMAMUX_ChannelStatus_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGCR;        /*!< DMA Request Generator x Control Register     Address offset: 0x0100 + 0x0004 * (Req Gen x) */
+}DMAMUX_RequestGen_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGSR;        /*!< DMA Request Generator Status Register        Address offset: 0x0140   */
+  __IO uint32_t   RGCFR;       /*!< DMA Request Generator Clear Flag Register    Address offset: 0x0144   */
+}DMAMUX_RequestGenStatus_TypeDef;
+
+/**
+  * @brief Asynch Interrupt/Event Controller (EXTI)
+  */
+typedef struct
+{
+  __IO uint32_t RTSR1;          /*!< EXTI Rising Trigger Selection Register 1,        Address offset:   0x00 */
+  __IO uint32_t FTSR1;          /*!< EXTI Falling Trigger Selection Register 1,       Address offset:   0x04 */
+  __IO uint32_t SWIER1;         /*!< EXTI Software Interrupt event Register 1,        Address offset:   0x08 */
+  __IO uint32_t RPR1;           /*!< EXTI Rising Pending Register 1,                  Address offset:   0x0C */
+  __IO uint32_t FPR1;           /*!< EXTI Falling Pending Register 1,                 Address offset:   0x10 */
+       uint32_t RESERVED1[3];   /*!< Reserved 1,                                                0x14 -- 0x1C */
+       uint32_t RESERVED2[5];   /*!< Reserved 2,                                                0x20 -- 0x30 */
+       uint32_t RESERVED3[11];  /*!< Reserved 3,                                                0x34 -- 0x5C */
+  __IO uint32_t EXTICR[4];      /*!< EXTI External Interrupt Configuration Register,            0x60 -- 0x6C */
+       uint32_t RESERVED4[4];   /*!< Reserved 4,                                                0x70 -- 0x7C */
+  __IO uint32_t IMR1;           /*!< EXTI Interrupt Mask Register 1,                  Address offset:   0x80 */
+  __IO uint32_t EMR1;           /*!< EXTI Event Mask Register 1,                      Address offset:   0x84 */
+} EXTI_TypeDef;
+
+/**
+  * @brief FLASH Registers
+  */
+typedef struct
+{
+  __IO uint32_t ACR;          /*!< FLASH Access Control register,                     Address offset: 0x00 */
+       uint32_t RESERVED1;    /*!< Reserved1,                                         Address offset: 0x04 */
+  __IO uint32_t KEYR;         /*!< FLASH Key register,                                Address offset: 0x08 */
+  __IO uint32_t OPTKEYR;      /*!< FLASH Option Key register,                         Address offset: 0x0C */
+  __IO uint32_t SR;           /*!< FLASH Status register,                             Address offset: 0x10 */
+  __IO uint32_t CR;           /*!< FLASH Control register,                            Address offset: 0x14 */
+  __IO uint32_t ECCR;         /*!< FLASH ECC register,                                Address offset: 0x18 */
+       uint32_t RESERVED2;    /*!< Reserved2,                                         Address offset: 0x1C */
+  __IO uint32_t OPTR;         /*!< FLASH Option register,                             Address offset: 0x20 */
+       uint32_t RESERVED3[2]; /*!< Reserved3,                                         Address offset: 0x24--0x28 */
+  __IO uint32_t WRP1AR;       /*!< FLASH Bank WRP area A address register,            Address offset: 0x2C */
+  __IO uint32_t WRP1BR;       /*!< FLASH Bank WRP area B address register,            Address offset: 0x30 */
+       uint32_t RESERVED4[2]; /*!< Reserved4,                                         Address offset: 0x34--0x38 */
+} FLASH_TypeDef;
+
+/**
+  * @brief General Purpose I/O
+  */
+typedef struct
+{
+  __IO uint32_t MODER;       /*!< GPIO port mode register,               Address offset: 0x00      */
+  __IO uint32_t OTYPER;      /*!< GPIO port output type register,        Address offset: 0x04      */
+  __IO uint32_t OSPEEDR;     /*!< GPIO port output speed register,       Address offset: 0x08      */
+  __IO uint32_t PUPDR;       /*!< GPIO port pull-up/pull-down register,  Address offset: 0x0C      */
+  __IO uint32_t IDR;         /*!< GPIO port input data register,         Address offset: 0x10      */
+  __IO uint32_t ODR;         /*!< GPIO port output data register,        Address offset: 0x14      */
+  __IO uint32_t BSRR;        /*!< GPIO port bit set/reset  register,     Address offset: 0x18      */
+  __IO uint32_t LCKR;        /*!< GPIO port configuration lock register, Address offset: 0x1C      */
+  __IO uint32_t AFR[2];      /*!< GPIO alternate function registers,     Address offset: 0x20-0x24 */
+  __IO uint32_t BRR;         /*!< GPIO Bit Reset register,               Address offset: 0x28      */
+} GPIO_TypeDef;
+
+
+/**
+  * @brief Inter-integrated Circuit Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< I2C Control register 1,            Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< I2C Control register 2,            Address offset: 0x04 */
+  __IO uint32_t OAR1;        /*!< I2C Own address 1 register,        Address offset: 0x08 */
+  __IO uint32_t OAR2;        /*!< I2C Own address 2 register,        Address offset: 0x0C */
+  __IO uint32_t TIMINGR;     /*!< I2C Timing register,               Address offset: 0x10 */
+  __IO uint32_t TIMEOUTR;    /*!< I2C Timeout register,              Address offset: 0x14 */
+  __IO uint32_t ISR;         /*!< I2C Interrupt and status register, Address offset: 0x18 */
+  __IO uint32_t ICR;         /*!< I2C Interrupt clear register,      Address offset: 0x1C */
+  __IO uint32_t PECR;        /*!< I2C PEC register,                  Address offset: 0x20 */
+  __IO uint32_t RXDR;        /*!< I2C Receive data register,         Address offset: 0x24 */
+  __IO uint32_t TXDR;        /*!< I2C Transmit data register,        Address offset: 0x28 */
+} I2C_TypeDef;
+
+/**
+  * @brief Independent WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t KR;          /*!< IWDG Key register,       Address offset: 0x00 */
+  __IO uint32_t PR;          /*!< IWDG Prescaler register, Address offset: 0x04 */
+  __IO uint32_t RLR;         /*!< IWDG Reload register,    Address offset: 0x08 */
+  __IO uint32_t SR;          /*!< IWDG Status register,    Address offset: 0x0C */
+  __IO uint32_t WINR;        /*!< IWDG Window register,    Address offset: 0x10 */
+} IWDG_TypeDef;
+
+
+
+/**
+  * @brief Power Control
+  */
+typedef struct
+{
+  __IO uint32_t CR1;          /*!< PWR Power Control Register 1,                     Address offset: 0x00 */
+       uint32_t RESERVED0;    /*!< Reserved,                                         Address offset: 0x04 */
+  __IO uint32_t CR3;          /*!< PWR Power Control Register 3,                     Address offset: 0x08 */
+  __IO uint32_t CR4;          /*!< PWR Power Control Register 4,                     Address offset: 0x0C */
+  __IO uint32_t SR1;          /*!< PWR Power Status Register 1,                      Address offset: 0x10 */
+  __IO uint32_t SR2;          /*!< PWR Power Status Register 2,                      Address offset: 0x14 */
+  __IO uint32_t SCR;          /*!< PWR Power Status Clear Register,                  Address offset: 0x18 */
+       uint32_t RESERVED1;    /*!< Reserved,                                         Address offset: 0x1C */
+  __IO uint32_t PUCRA;        /*!< PWR Pull-Up Control Register of port A,           Address offset: 0x20 */
+  __IO uint32_t PDCRA;        /*!< PWR Pull-Down Control Register of port A,         Address offset: 0x24 */
+  __IO uint32_t PUCRB;        /*!< PWR Pull-Up Control Register of port B,           Address offset: 0x28 */
+  __IO uint32_t PDCRB;        /*!< PWR Pull-Down Control Register of port B,         Address offset: 0x2C */
+  __IO uint32_t PUCRC;        /*!< PWR Pull-Up Control Register of port C,           Address offset: 0x30 */
+  __IO uint32_t PDCRC;        /*!< PWR Pull-Down Control Register of port C,         Address offset: 0x34 */
+  __IO uint32_t PUCRD;        /*!< PWR Pull-Up Control Register of port D,           Address offset: 0x38 */
+  __IO uint32_t PDCRD;        /*!< PWR Pull-Down Control Register of port D,         Address offset: 0x3C */
+       uint32_t RESERVED2;    /*!< Reserved,                                         Address offset: 0x40 */
+       uint32_t RESERVED3;    /*!< Reserved,                                         Address offset: 0x44 */
+  __IO uint32_t PUCRF;        /*!< PWR Pull-Up Control Register of port F,           Address offset: 0x48 */
+  __IO uint32_t PDCRF;        /*!< PWR Pull-Down Control Register of port F,         Address offset: 0x4C */
+} PWR_TypeDef;
+
+/**
+  * @brief Reset and Clock Control
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< RCC Clock Sources Control Register,                                     Address offset: 0x00 */
+  __IO uint32_t ICSCR;       /*!< RCC Internal Clock Sources Calibration Register,                        Address offset: 0x04 */
+  __IO uint32_t CFGR;        /*!< RCC Regulated Domain Clocks Configuration Register,                     Address offset: 0x08 */
+  __IO uint32_t PLLCFGR;     /*!< RCC System PLL configuration Register,                                  Address offset: 0x0C */
+  __IO uint32_t RESERVED0;   /*!< Reserved,                                                               Address offset: 0x10 */
+  __IO uint32_t RESERVED1;   /*!< Reserved,                                                               Address offset: 0x14 */
+  __IO uint32_t CIER;        /*!< RCC Clock Interrupt Enable Register,                                    Address offset: 0x18 */
+  __IO uint32_t CIFR;        /*!< RCC Clock Interrupt Flag Register,                                      Address offset: 0x1C */
+  __IO uint32_t CICR;        /*!< RCC Clock Interrupt Clear Register,                                     Address offset: 0x20 */
+  __IO uint32_t IOPRSTR;     /*!< RCC IO port reset register,                                             Address offset: 0x24 */
+  __IO uint32_t AHBRSTR;     /*!< RCC AHB peripherals reset register,                                     Address offset: 0x28 */
+  __IO uint32_t APBRSTR1;    /*!< RCC APB peripherals reset register 1,                                   Address offset: 0x2C */
+  __IO uint32_t APBRSTR2;    /*!< RCC APB peripherals reset register 2,                                   Address offset: 0x30 */
+  __IO uint32_t IOPENR;      /*!< RCC IO port enable register,                                            Address offset: 0x34 */
+  __IO uint32_t AHBENR;      /*!< RCC AHB peripherals clock enable register,                              Address offset: 0x38 */
+  __IO uint32_t APBENR1;     /*!< RCC APB peripherals clock enable register1,                             Address offset: 0x3C */
+  __IO uint32_t APBENR2;     /*!< RCC APB peripherals clock enable register2,                             Address offset: 0x40 */
+  __IO uint32_t IOPSMENR;    /*!< RCC IO port clocks enable in sleep mode register,                       Address offset: 0x44 */
+  __IO uint32_t AHBSMENR;    /*!< RCC AHB peripheral clocks enable in sleep mode register,                Address offset: 0x48 */
+  __IO uint32_t APBSMENR1;   /*!< RCC APB peripheral clocks enable in sleep mode register1,               Address offset: 0x4C */
+  __IO uint32_t APBSMENR2;   /*!< RCC APB peripheral clocks enable in sleep mode register2,               Address offset: 0x50 */
+  __IO uint32_t CCIPR;       /*!< RCC Peripherals Independent Clocks Configuration Register,              Address offset: 0x54 */
+  __IO uint32_t RESERVED2;   /*!< Reserved,                                                               Address offset: 0x58 */
+  __IO uint32_t BDCR;        /*!< RCC Backup Domain Control Register,                                     Address offset: 0x5C */
+  __IO uint32_t CSR;         /*!< RCC Unregulated Domain Clock Control and Status Register,               Address offset: 0x60 */
+} RCC_TypeDef;
+
+/**
+  * @brief Real-Time Clock
+  */
+typedef struct
+{
+  __IO uint32_t TR;          /*!< RTC time register,                                         Address offset: 0x00 */
+  __IO uint32_t DR;          /*!< RTC date register,                                         Address offset: 0x04 */
+  __IO uint32_t SSR;         /*!< RTC sub second register,                                   Address offset: 0x08 */
+  __IO uint32_t ICSR;        /*!< RTC initialization control and status register,            Address offset: 0x0C */
+  __IO uint32_t PRER;        /*!< RTC prescaler register,                                    Address offset: 0x10 */
+  __IO uint32_t WUTR;        /*!< RTC wakeup timer register,                                 Address offset: 0x14 */
+  __IO uint32_t CR;          /*!< RTC control register,                                      Address offset: 0x18 */
+       uint32_t RESERVED0;   /*!< Reserved                                                   Address offset: 0x1C */
+       uint32_t RESERVED1;   /*!< Reserved                                                   Address offset: 0x20 */
+  __IO uint32_t WPR;         /*!< RTC write protection register,                             Address offset: 0x24 */
+  __IO uint32_t CALR;        /*!< RTC calibration register,                                  Address offset: 0x28 */
+  __IO uint32_t SHIFTR;      /*!< RTC shift control register,                                Address offset: 0x2C */
+  __IO uint32_t TSTR;        /*!< RTC time stamp time register,                              Address offset: 0x30 */
+  __IO uint32_t TSDR;        /*!< RTC time stamp date register,                              Address offset: 0x34 */
+  __IO uint32_t TSSSR;       /*!< RTC time-stamp sub second register,                        Address offset: 0x38 */
+       uint32_t RESERVED2;   /*!< Reserved                                                   Address offset: 0x1C */
+  __IO uint32_t ALRMAR;      /*!< RTC alarm A register,                                      Address offset: 0x40 */
+  __IO uint32_t ALRMASSR;    /*!< RTC alarm A sub second register,                           Address offset: 0x44 */
+  __IO uint32_t ALRMBR;      /*!< RTC alarm B register,                                      Address offset: 0x48 */
+  __IO uint32_t ALRMBSSR;    /*!< RTC alarm B sub second register,                           Address offset: 0x4C */
+  __IO uint32_t SR;          /*!< RTC Status register,                                       Address offset: 0x50 */
+  __IO uint32_t MISR;        /*!< RTC Masked Interrupt Status register,                      Address offset: 0x54 */
+       uint32_t RESERVED3;   /*!< Reserved                                                   Address offset: 0x58 */
+  __IO uint32_t SCR;         /*!< RTC Status Clear register,                                 Address offset: 0x5C */
+  __IO uint32_t OR;          /*!< RTC option register,                                       Address offset: 0x60 */
+} RTC_TypeDef;
+
+/**
+  * @brief Tamper and backup registers
+  */
+typedef struct
+{
+  __IO uint32_t CR1;            /*!< TAMP configuration register 1,                             Address offset: 0x00 */
+  __IO uint32_t CR2;            /*!< TAMP configuration register 2,                             Address offset: 0x04 */
+       uint32_t RESERVED0;      /*!< Reserved                                                   Address offset: 0x08 */
+  __IO uint32_t FLTCR;          /*!< Reserved                                                   Address offset: 0x0C */
+       uint32_t RESERVED1[7];   /*!< Reserved                                                   Address offset: 0x10 -- 0x28 */
+  __IO uint32_t IER;            /*!< TAMP Interrupt enable register,                            Address offset: 0x2C */
+  __IO uint32_t SR;             /*!< TAMP Status register,                                      Address offset: 0x30 */
+  __IO uint32_t MISR;           /*!< TAMP Masked Interrupt Status register,                     Address offset: 0x34 */
+       uint32_t RESERVED2;      /*!< Reserved                                                   Address offset: 0x38 */
+  __IO uint32_t SCR;            /*!< TAMP Status clear register,                                Address offset: 0x3C */
+       uint32_t RESERVED3[48];  /*!< Reserved                                                   Address offset: 0x54 -- 0xFC */
+  __IO uint32_t BKP0R;          /*!< TAMP backup register 0,                                    Address offset: 0x100 */
+  __IO uint32_t BKP1R;          /*!< TAMP backup register 1,                                    Address offset: 0x104 */
+  __IO uint32_t BKP2R;          /*!< TAMP backup register 2,                                    Address offset: 0x108 */
+  __IO uint32_t BKP3R;          /*!< TAMP backup register 3,                                    Address offset: 0x10C */
+  __IO uint32_t BKP4R;          /*!< TAMP backup register 4,                                    Address offset: 0x110 */
+} TAMP_TypeDef;
+
+  /**
+  * @brief Serial Peripheral Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;      /*!< SPI Control register 1 (not used in I2S mode),       Address offset: 0x00 */
+  __IO uint32_t CR2;      /*!< SPI Control register 2,                              Address offset: 0x04 */
+  __IO uint32_t SR;       /*!< SPI Status register,                                 Address offset: 0x08 */
+  __IO uint32_t DR;       /*!< SPI data register,                                   Address offset: 0x0C */
+  __IO uint32_t CRCPR;    /*!< SPI CRC polynomial register (not used in I2S mode),  Address offset: 0x10 */
+  __IO uint32_t RXCRCR;   /*!< SPI Rx CRC register (not used in I2S mode),          Address offset: 0x14 */
+  __IO uint32_t TXCRCR;   /*!< SPI Tx CRC register (not used in I2S mode),          Address offset: 0x18 */
+  __IO uint32_t I2SCFGR;  /*!< SPI_I2S configuration register,                      Address offset: 0x1C */
+  __IO uint32_t I2SPR;    /*!< SPI_I2S prescaler register,                          Address offset: 0x20 */
+} SPI_TypeDef;
+
+/**
+  * @brief System configuration controller
+  */
+typedef struct
+{
+  __IO uint32_t CFGR1;          /*!< SYSCFG configuration register 1,                   Address offset: 0x00 */
+       uint32_t RESERVED0[5];   /*!< Reserved,                                                   0x04 --0x14 */
+  __IO uint32_t CFGR2;          /*!< SYSCFG configuration register 2,                   Address offset: 0x18 */
+       uint32_t RESERVED1[25];  /*!< Reserved                                                           0x1C */
+  __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register,             Address offset: 0x80 */
+} SYSCFG_TypeDef;
+
+/**
+  * @brief TIM
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< TIM control register 1,                   Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< TIM control register 2,                   Address offset: 0x04 */
+  __IO uint32_t SMCR;        /*!< TIM slave mode control register,          Address offset: 0x08 */
+  __IO uint32_t DIER;        /*!< TIM DMA/interrupt enable register,        Address offset: 0x0C */
+  __IO uint32_t SR;          /*!< TIM status register,                      Address offset: 0x10 */
+  __IO uint32_t EGR;         /*!< TIM event generation register,            Address offset: 0x14 */
+  __IO uint32_t CCMR1;       /*!< TIM capture/compare mode register 1,      Address offset: 0x18 */
+  __IO uint32_t CCMR2;       /*!< TIM capture/compare mode register 2,      Address offset: 0x1C */
+  __IO uint32_t CCER;        /*!< TIM capture/compare enable register,      Address offset: 0x20 */
+  __IO uint32_t CNT;         /*!< TIM counter register,                     Address offset: 0x24 */
+  __IO uint32_t PSC;         /*!< TIM prescaler register,                   Address offset: 0x28 */
+  __IO uint32_t ARR;         /*!< TIM auto-reload register,                 Address offset: 0x2C */
+  __IO uint32_t RCR;         /*!< TIM repetition counter register,          Address offset: 0x30 */
+  __IO uint32_t CCR1;        /*!< TIM capture/compare register 1,           Address offset: 0x34 */
+  __IO uint32_t CCR2;        /*!< TIM capture/compare register 2,           Address offset: 0x38 */
+  __IO uint32_t CCR3;        /*!< TIM capture/compare register 3,           Address offset: 0x3C */
+  __IO uint32_t CCR4;        /*!< TIM capture/compare register 4,           Address offset: 0x40 */
+  __IO uint32_t BDTR;        /*!< TIM break and dead-time register,         Address offset: 0x44 */
+  __IO uint32_t DCR;         /*!< TIM DMA control register,                 Address offset: 0x48 */
+  __IO uint32_t DMAR;        /*!< TIM DMA address for full transfer,        Address offset: 0x4C */
+  __IO uint32_t OR1;         /*!< TIM option register,                      Address offset: 0x50 */
+  __IO uint32_t CCMR3;       /*!< TIM capture/compare mode register 3,      Address offset: 0x54 */
+  __IO uint32_t CCR5;        /*!< TIM capture/compare register5,            Address offset: 0x58 */
+  __IO uint32_t CCR6;        /*!< TIM capture/compare register6,            Address offset: 0x5C */
+  __IO uint32_t AF1;         /*!< TIM alternate function register 1,        Address offset: 0x60 */
+  __IO uint32_t AF2;         /*!< TIM alternate function register 2,        Address offset: 0x64 */
+  __IO uint32_t TISEL;       /*!< TIM Input Selection register,             Address offset: 0x68 */
+} TIM_TypeDef;
+
+/**
+  * @brief Universal Synchronous Asynchronous Receiver Transmitter
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< USART Control register 1,                 Address offset: 0x00  */
+  __IO uint32_t CR2;         /*!< USART Control register 2,                 Address offset: 0x04  */
+  __IO uint32_t CR3;         /*!< USART Control register 3,                 Address offset: 0x08  */
+  __IO uint32_t BRR;         /*!< USART Baud rate register,                 Address offset: 0x0C  */
+  __IO uint32_t GTPR;        /*!< USART Guard time and prescaler register,  Address offset: 0x10  */
+  __IO uint32_t RTOR;        /*!< USART Receiver Time Out register,         Address offset: 0x14  */
+  __IO uint32_t RQR;         /*!< USART Request register,                   Address offset: 0x18  */
+  __IO uint32_t ISR;         /*!< USART Interrupt and status register,      Address offset: 0x1C  */
+  __IO uint32_t ICR;         /*!< USART Interrupt flag Clear register,      Address offset: 0x20  */
+  __IO uint32_t RDR;         /*!< USART Receive Data register,              Address offset: 0x24  */
+  __IO uint32_t TDR;         /*!< USART Transmit Data register,             Address offset: 0x28  */
+  __IO uint32_t PRESC;       /*!< USART Prescaler register,                 Address offset: 0x2C  */
+} USART_TypeDef;
+
+
+/**
+  * @brief Window WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< WWDG Control register,       Address offset: 0x00 */
+  __IO uint32_t CFR;         /*!< WWDG Configuration register, Address offset: 0x04 */
+  __IO uint32_t SR;          /*!< WWDG Status register,        Address offset: 0x08 */
+} WWDG_TypeDef;
+
+
+
+/** @addtogroup Peripheral_memory_map
+  * @{
+  */
+#define FLASH_BASE            (0x08000000UL)  /*!< FLASH base address */
+#define SRAM_BASE             (0x20000000UL)  /*!< SRAM base address */
+#define PERIPH_BASE           (0x40000000UL)  /*!< Peripheral base address */
+#define IOPORT_BASE           (0x50000000UL)  /*!< IOPORT base address */
+#define SRAM_SIZE_MAX         (0x00008000UL)  /*!< maximum SRAM size (up to 32 KBytes) */
+
+#define FLASH_SIZE            (((*((uint32_t *)FLASHSIZE_BASE)) & (0x00FFU)) << 10U)
+
+/*!< Peripheral memory map */
+#define APBPERIPH_BASE        (PERIPH_BASE)
+#define AHBPERIPH_BASE        (PERIPH_BASE + 0x00020000UL)
+
+/*!< APB peripherals */
+
+#define TIM3_BASE             (APBPERIPH_BASE + 0x00000400UL)
+#define TIM6_BASE             (APBPERIPH_BASE + 0x00001000UL)
+#define TIM7_BASE             (APBPERIPH_BASE + 0x00001400UL)
+#define TIM14_BASE            (APBPERIPH_BASE + 0x00002000UL)
+#define RTC_BASE              (APBPERIPH_BASE + 0x00002800UL)
+#define WWDG_BASE             (APBPERIPH_BASE + 0x00002C00UL)
+#define IWDG_BASE             (APBPERIPH_BASE + 0x00003000UL)
+#define SPI2_BASE             (APBPERIPH_BASE + 0x00003800UL)
+#define USART2_BASE           (APBPERIPH_BASE + 0x00004400UL)
+#define USART3_BASE           (APBPERIPH_BASE + 0x00004800UL)
+#define USART4_BASE           (APBPERIPH_BASE + 0x00004C00UL)
+#define I2C1_BASE             (APBPERIPH_BASE + 0x00005400UL)
+#define I2C2_BASE             (APBPERIPH_BASE + 0x00005800UL)
+#define PWR_BASE              (APBPERIPH_BASE + 0x00007000UL)
+#define TAMP_BASE             (APBPERIPH_BASE + 0x0000B000UL)
+#define SYSCFG_BASE           (APBPERIPH_BASE + 0x00010000UL)
+#define ADC1_BASE             (APBPERIPH_BASE + 0x00012400UL)
+#define ADC1_COMMON_BASE      (APBPERIPH_BASE + 0x00012708UL)
+#define ADC_BASE              (ADC1_COMMON_BASE) /* Kept for legacy purpose */
+#define TIM1_BASE             (APBPERIPH_BASE + 0x00012C00UL)
+#define SPI1_BASE             (APBPERIPH_BASE + 0x00013000UL)
+#define USART1_BASE           (APBPERIPH_BASE + 0x00013800UL)
+#define TIM15_BASE            (APBPERIPH_BASE + 0x00014000UL)
+#define TIM16_BASE            (APBPERIPH_BASE + 0x00014400UL)
+#define TIM17_BASE            (APBPERIPH_BASE + 0x00014800UL)
+#define DBG_BASE              (APBPERIPH_BASE + 0x00015800UL)
+
+
+/*!< AHB peripherals */
+#define DMA1_BASE             (AHBPERIPH_BASE)
+#define DMAMUX1_BASE          (AHBPERIPH_BASE + 0x00000800UL)
+#define RCC_BASE              (AHBPERIPH_BASE + 0x00001000UL)
+#define EXTI_BASE             (AHBPERIPH_BASE + 0x00001800UL)
+#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x00002000UL)
+#define CRC_BASE              (AHBPERIPH_BASE + 0x00003000UL)
+
+
+#define DMA1_Channel1_BASE    (DMA1_BASE + 0x00000008UL)
+#define DMA1_Channel2_BASE    (DMA1_BASE + 0x0000001CUL)
+#define DMA1_Channel3_BASE    (DMA1_BASE + 0x00000030UL)
+#define DMA1_Channel4_BASE    (DMA1_BASE + 0x00000044UL)
+#define DMA1_Channel5_BASE    (DMA1_BASE + 0x00000058UL)
+#define DMA1_Channel6_BASE    (DMA1_BASE + 0x0000006CUL)
+#define DMA1_Channel7_BASE    (DMA1_BASE + 0x00000080UL)
+
+#define DMAMUX1_Channel0_BASE    (DMAMUX1_BASE)
+#define DMAMUX1_Channel1_BASE    (DMAMUX1_BASE + 0x00000004UL)
+#define DMAMUX1_Channel2_BASE    (DMAMUX1_BASE + 0x00000008UL)
+#define DMAMUX1_Channel3_BASE    (DMAMUX1_BASE + 0x0000000CUL)
+#define DMAMUX1_Channel4_BASE    (DMAMUX1_BASE + 0x00000010UL)
+#define DMAMUX1_Channel5_BASE    (DMAMUX1_BASE + 0x00000014UL)
+#define DMAMUX1_Channel6_BASE    (DMAMUX1_BASE + 0x00000018UL)
+
+#define DMAMUX1_RequestGenerator0_BASE  (DMAMUX1_BASE + 0x00000100UL)
+#define DMAMUX1_RequestGenerator1_BASE  (DMAMUX1_BASE + 0x00000104UL)
+#define DMAMUX1_RequestGenerator2_BASE  (DMAMUX1_BASE + 0x00000108UL)
+#define DMAMUX1_RequestGenerator3_BASE  (DMAMUX1_BASE + 0x0000010CUL)
+
+#define DMAMUX1_ChannelStatus_BASE      (DMAMUX1_BASE + 0x00000080UL)
+#define DMAMUX1_RequestGenStatus_BASE   (DMAMUX1_BASE + 0x00000140UL)
+
+/*!< IOPORT */
+#define GPIOA_BASE            (IOPORT_BASE + 0x00000000UL)
+#define GPIOB_BASE            (IOPORT_BASE + 0x00000400UL)
+#define GPIOC_BASE            (IOPORT_BASE + 0x00000800UL)
+#define GPIOD_BASE            (IOPORT_BASE + 0x00000C00UL)
+#define GPIOF_BASE            (IOPORT_BASE + 0x00001400UL)
+
+/*!< Device Electronic Signature */
+#define PACKAGE_BASE          (0x1FFF7500UL)        /*!< Package data register base address     */
+#define UID_BASE              (0x1FFF7590UL)        /*!< Unique device ID register base address */
+#define FLASHSIZE_BASE        (0x1FFF75E0UL)        /*!< Flash size data register base address  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_declaration
+  * @{
+  */
+#define TIM3                ((TIM_TypeDef *) TIM3_BASE)
+#define TIM6                ((TIM_TypeDef *) TIM6_BASE)
+#define TIM7                ((TIM_TypeDef *) TIM7_BASE)
+#define TIM14               ((TIM_TypeDef *) TIM14_BASE)
+#define RTC                 ((RTC_TypeDef *) RTC_BASE)
+#define TAMP                ((TAMP_TypeDef *) TAMP_BASE)
+#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)
+#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)
+#define SPI2                ((SPI_TypeDef *) SPI2_BASE)
+#define USART2              ((USART_TypeDef *) USART2_BASE)
+#define USART3              ((USART_TypeDef *) USART3_BASE)
+#define USART4              ((USART_TypeDef *) USART4_BASE)
+#define I2C1                ((I2C_TypeDef *) I2C1_BASE)
+#define I2C2                ((I2C_TypeDef *) I2C2_BASE)
+#define PWR                 ((PWR_TypeDef *) PWR_BASE)
+#define RCC                 ((RCC_TypeDef *) RCC_BASE)
+#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)
+#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)
+#define TIM1                ((TIM_TypeDef *) TIM1_BASE)
+#define SPI1                ((SPI_TypeDef *) SPI1_BASE)
+#define USART1              ((USART_TypeDef *) USART1_BASE)
+#define TIM15               ((TIM_TypeDef *) TIM15_BASE)
+#define TIM16               ((TIM_TypeDef *) TIM16_BASE)
+#define TIM17               ((TIM_TypeDef *) TIM17_BASE)
+#define DMA1                ((DMA_TypeDef *) DMA1_BASE)
+#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)
+#define CRC                 ((CRC_TypeDef *) CRC_BASE)
+#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)
+#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)
+#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)
+#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)
+#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)
+#define ADC1                ((ADC_TypeDef *) ADC1_BASE)
+#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC1_COMMON_BASE)
+#define ADC                 (ADC1_COMMON) /* Kept for legacy purpose */
+
+
+
+#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
+#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
+#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
+#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
+#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
+#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
+#define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
+#define DMAMUX1                ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE)
+#define DMAMUX1_Channel0       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE)
+#define DMAMUX1_Channel1       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE)
+#define DMAMUX1_Channel2       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE)
+#define DMAMUX1_Channel3       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE)
+#define DMAMUX1_Channel4       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE)
+#define DMAMUX1_Channel5       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE)
+#define DMAMUX1_Channel6       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE)
+
+#define DMAMUX1_RequestGenerator0  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE)
+#define DMAMUX1_RequestGenerator1  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE)
+#define DMAMUX1_RequestGenerator2  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE)
+#define DMAMUX1_RequestGenerator3  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE)
+
+#define DMAMUX1_ChannelStatus      ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE)
+#define DMAMUX1_RequestGenStatus   ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE)
+
+#define DBG              ((DBG_TypeDef *) DBG_BASE)
+
+/**
+  * @}
+  */
+
+/** @addtogroup Exported_constants
+  * @{
+  */
+
+  /** @addtogroup Hardware_Constant_Definition
+    * @{
+    */
+#define LSI_STARTUP_TIME 130U /*!< LSI Maximum startup time in us */
+
+  /**
+    * @}
+    */
+
+  /** @addtogroup Peripheral_Registers_Bits_Definition
+  * @{
+  */
+
+/******************************************************************************/
+/*                         Peripheral Registers Bits Definition               */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Analog to Digital Converter (ADC)                     */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for ADC_ISR register  *******************/
+#define ADC_ISR_ADRDY_Pos              (0U)
+#define ADC_ISR_ADRDY_Msk              (0x1UL << ADC_ISR_ADRDY_Pos)            /*!< 0x00000001 */
+#define ADC_ISR_ADRDY                  ADC_ISR_ADRDY_Msk                       /*!< ADC ready flag */
+#define ADC_ISR_EOSMP_Pos              (1U)
+#define ADC_ISR_EOSMP_Msk              (0x1UL << ADC_ISR_EOSMP_Pos)            /*!< 0x00000002 */
+#define ADC_ISR_EOSMP                  ADC_ISR_EOSMP_Msk                       /*!< ADC group regular end of sampling flag */
+#define ADC_ISR_EOC_Pos                (2U)
+#define ADC_ISR_EOC_Msk                (0x1UL << ADC_ISR_EOC_Pos)              /*!< 0x00000004 */
+#define ADC_ISR_EOC                    ADC_ISR_EOC_Msk                         /*!< ADC group regular end of unitary conversion flag */
+#define ADC_ISR_EOS_Pos                (3U)
+#define ADC_ISR_EOS_Msk                (0x1UL << ADC_ISR_EOS_Pos)              /*!< 0x00000008 */
+#define ADC_ISR_EOS                    ADC_ISR_EOS_Msk                         /*!< ADC group regular end of sequence conversions flag */
+#define ADC_ISR_OVR_Pos                (4U)
+#define ADC_ISR_OVR_Msk                (0x1UL << ADC_ISR_OVR_Pos)              /*!< 0x00000010 */
+#define ADC_ISR_OVR                    ADC_ISR_OVR_Msk                         /*!< ADC group regular overrun flag */
+#define ADC_ISR_AWD1_Pos               (7U)
+#define ADC_ISR_AWD1_Msk               (0x1UL << ADC_ISR_AWD1_Pos)             /*!< 0x00000080 */
+#define ADC_ISR_AWD1                   ADC_ISR_AWD1_Msk                        /*!< ADC analog watchdog 1 flag */
+#define ADC_ISR_AWD2_Pos               (8U)
+#define ADC_ISR_AWD2_Msk               (0x1UL << ADC_ISR_AWD2_Pos)             /*!< 0x00000100 */
+#define ADC_ISR_AWD2                   ADC_ISR_AWD2_Msk                        /*!< ADC analog watchdog 2 flag */
+#define ADC_ISR_AWD3_Pos               (9U)
+#define ADC_ISR_AWD3_Msk               (0x1UL << ADC_ISR_AWD3_Pos)             /*!< 0x00000200 */
+#define ADC_ISR_AWD3                   ADC_ISR_AWD3_Msk                        /*!< ADC analog watchdog 3 flag */
+#define ADC_ISR_EOCAL_Pos              (11U)
+#define ADC_ISR_EOCAL_Msk              (0x1UL << ADC_ISR_EOCAL_Pos)            /*!< 0x00000800 */
+#define ADC_ISR_EOCAL                  ADC_ISR_EOCAL_Msk                       /*!< ADC end of calibration flag */
+#define ADC_ISR_CCRDY_Pos              (13U)
+#define ADC_ISR_CCRDY_Msk              (0x1UL << ADC_ISR_CCRDY_Pos)            /*!< 0x00002000 */
+#define ADC_ISR_CCRDY                  ADC_ISR_CCRDY_Msk                       /*!< ADC channel configuration ready flag */
+
+/* Legacy defines */
+#define ADC_ISR_EOSEQ           (ADC_ISR_EOS)
+
+/********************  Bit definition for ADC_IER register  *******************/
+#define ADC_IER_ADRDYIE_Pos            (0U)
+#define ADC_IER_ADRDYIE_Msk            (0x1UL << ADC_IER_ADRDYIE_Pos)          /*!< 0x00000001 */
+#define ADC_IER_ADRDYIE                ADC_IER_ADRDYIE_Msk                     /*!< ADC ready interrupt */
+#define ADC_IER_EOSMPIE_Pos            (1U)
+#define ADC_IER_EOSMPIE_Msk            (0x1UL << ADC_IER_EOSMPIE_Pos)          /*!< 0x00000002 */
+#define ADC_IER_EOSMPIE                ADC_IER_EOSMPIE_Msk                     /*!< ADC group regular end of sampling interrupt */
+#define ADC_IER_EOCIE_Pos              (2U)
+#define ADC_IER_EOCIE_Msk              (0x1UL << ADC_IER_EOCIE_Pos)            /*!< 0x00000004 */
+#define ADC_IER_EOCIE                  ADC_IER_EOCIE_Msk                       /*!< ADC group regular end of unitary conversion interrupt */
+#define ADC_IER_EOSIE_Pos              (3U)
+#define ADC_IER_EOSIE_Msk              (0x1UL << ADC_IER_EOSIE_Pos)            /*!< 0x00000008 */
+#define ADC_IER_EOSIE                  ADC_IER_EOSIE_Msk                       /*!< ADC group regular end of sequence conversions interrupt */
+#define ADC_IER_OVRIE_Pos              (4U)
+#define ADC_IER_OVRIE_Msk              (0x1UL << ADC_IER_OVRIE_Pos)            /*!< 0x00000010 */
+#define ADC_IER_OVRIE                  ADC_IER_OVRIE_Msk                       /*!< ADC group regular overrun interrupt */
+#define ADC_IER_AWD1IE_Pos             (7U)
+#define ADC_IER_AWD1IE_Msk             (0x1UL << ADC_IER_AWD1IE_Pos)           /*!< 0x00000080 */
+#define ADC_IER_AWD1IE                 ADC_IER_AWD1IE_Msk                      /*!< ADC analog watchdog 1 interrupt */
+#define ADC_IER_AWD2IE_Pos             (8U)
+#define ADC_IER_AWD2IE_Msk             (0x1UL << ADC_IER_AWD2IE_Pos)           /*!< 0x00000100 */
+#define ADC_IER_AWD2IE                 ADC_IER_AWD2IE_Msk                      /*!< ADC analog watchdog 2 interrupt */
+#define ADC_IER_AWD3IE_Pos             (9U)
+#define ADC_IER_AWD3IE_Msk             (0x1UL << ADC_IER_AWD3IE_Pos)           /*!< 0x00000200 */
+#define ADC_IER_AWD3IE                 ADC_IER_AWD3IE_Msk                      /*!< ADC analog watchdog 3 interrupt */
+#define ADC_IER_EOCALIE_Pos            (11U)
+#define ADC_IER_EOCALIE_Msk            (0x1UL << ADC_IER_EOCALIE_Pos)          /*!< 0x00000800 */
+#define ADC_IER_EOCALIE                ADC_IER_EOCALIE_Msk                     /*!< ADC end of calibration interrupt */
+#define ADC_IER_CCRDYIE_Pos            (13U)
+#define ADC_IER_CCRDYIE_Msk            (0x1UL << ADC_IER_CCRDYIE_Pos)          /*!< 0x00002000 */
+#define ADC_IER_CCRDYIE                ADC_IER_CCRDYIE_Msk                     /*!< ADC channel configuration ready interrupt */
+
+/* Legacy defines */
+#define ADC_IER_EOSEQIE           (ADC_IER_EOSIE)
+
+/********************  Bit definition for ADC_CR register  ********************/
+#define ADC_CR_ADEN_Pos                (0U)
+#define ADC_CR_ADEN_Msk                (0x1UL << ADC_CR_ADEN_Pos)              /*!< 0x00000001 */
+#define ADC_CR_ADEN                    ADC_CR_ADEN_Msk                         /*!< ADC enable */
+#define ADC_CR_ADDIS_Pos               (1U)
+#define ADC_CR_ADDIS_Msk               (0x1UL << ADC_CR_ADDIS_Pos)             /*!< 0x00000002 */
+#define ADC_CR_ADDIS                   ADC_CR_ADDIS_Msk                        /*!< ADC disable */
+#define ADC_CR_ADSTART_Pos             (2U)
+#define ADC_CR_ADSTART_Msk             (0x1UL << ADC_CR_ADSTART_Pos)           /*!< 0x00000004 */
+#define ADC_CR_ADSTART                 ADC_CR_ADSTART_Msk                      /*!< ADC group regular conversion start */
+#define ADC_CR_ADSTP_Pos               (4U)
+#define ADC_CR_ADSTP_Msk               (0x1UL << ADC_CR_ADSTP_Pos)             /*!< 0x00000010 */
+#define ADC_CR_ADSTP                   ADC_CR_ADSTP_Msk                        /*!< ADC group regular conversion stop */
+#define ADC_CR_ADVREGEN_Pos            (28U)
+#define ADC_CR_ADVREGEN_Msk            (0x1UL << ADC_CR_ADVREGEN_Pos)          /*!< 0x10000000 */
+#define ADC_CR_ADVREGEN                ADC_CR_ADVREGEN_Msk                     /*!< ADC voltage regulator enable */
+#define ADC_CR_ADCAL_Pos               (31U)
+#define ADC_CR_ADCAL_Msk               (0x1UL << ADC_CR_ADCAL_Pos)             /*!< 0x80000000 */
+#define ADC_CR_ADCAL                   ADC_CR_ADCAL_Msk                        /*!< ADC calibration */
+
+/********************  Bit definition for ADC_CFGR1 register  *****************/
+#define ADC_CFGR1_DMAEN_Pos            (0U)
+#define ADC_CFGR1_DMAEN_Msk            (0x1UL << ADC_CFGR1_DMAEN_Pos)          /*!< 0x00000001 */
+#define ADC_CFGR1_DMAEN                ADC_CFGR1_DMAEN_Msk                     /*!< ADC DMA transfer enable */
+#define ADC_CFGR1_DMACFG_Pos           (1U)
+#define ADC_CFGR1_DMACFG_Msk           (0x1UL << ADC_CFGR1_DMACFG_Pos)         /*!< 0x00000002 */
+#define ADC_CFGR1_DMACFG               ADC_CFGR1_DMACFG_Msk                    /*!< ADC DMA transfer configuration */
+
+#define ADC_CFGR1_SCANDIR_Pos          (2U)
+#define ADC_CFGR1_SCANDIR_Msk          (0x1UL << ADC_CFGR1_SCANDIR_Pos)        /*!< 0x00000004 */
+#define ADC_CFGR1_SCANDIR              ADC_CFGR1_SCANDIR_Msk                   /*!< ADC group regular sequencer scan direction */
+
+#define ADC_CFGR1_RES_Pos              (3U)
+#define ADC_CFGR1_RES_Msk              (0x3UL << ADC_CFGR1_RES_Pos)            /*!< 0x00000018 */
+#define ADC_CFGR1_RES                  ADC_CFGR1_RES_Msk                       /*!< ADC data resolution */
+#define ADC_CFGR1_RES_0                (0x1U << ADC_CFGR1_RES_Pos)             /*!< 0x00000008 */
+#define ADC_CFGR1_RES_1                (0x2U << ADC_CFGR1_RES_Pos)             /*!< 0x00000010 */
+
+#define ADC_CFGR1_ALIGN_Pos            (5U)
+#define ADC_CFGR1_ALIGN_Msk            (0x1UL << ADC_CFGR1_ALIGN_Pos)          /*!< 0x00000020 */
+#define ADC_CFGR1_ALIGN                ADC_CFGR1_ALIGN_Msk                     /*!< ADC data alignment */
+
+#define ADC_CFGR1_EXTSEL_Pos           (6U)
+#define ADC_CFGR1_EXTSEL_Msk           (0x7UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x000001C0 */
+#define ADC_CFGR1_EXTSEL               ADC_CFGR1_EXTSEL_Msk                    /*!< ADC group regular external trigger source */
+#define ADC_CFGR1_EXTSEL_0             (0x1UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000040 */
+#define ADC_CFGR1_EXTSEL_1             (0x2UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000080 */
+#define ADC_CFGR1_EXTSEL_2             (0x4UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000100 */
+
+#define ADC_CFGR1_EXTEN_Pos            (10U)
+#define ADC_CFGR1_EXTEN_Msk            (0x3UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000C00 */
+#define ADC_CFGR1_EXTEN                ADC_CFGR1_EXTEN_Msk                     /*!< ADC group regular external trigger polarity */
+#define ADC_CFGR1_EXTEN_0              (0x1UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000400 */
+#define ADC_CFGR1_EXTEN_1              (0x2UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000800 */
+
+#define ADC_CFGR1_OVRMOD_Pos           (12U)
+#define ADC_CFGR1_OVRMOD_Msk           (0x1UL << ADC_CFGR1_OVRMOD_Pos)         /*!< 0x00001000 */
+#define ADC_CFGR1_OVRMOD               ADC_CFGR1_OVRMOD_Msk                    /*!< ADC group regular overrun configuration */
+#define ADC_CFGR1_CONT_Pos             (13U)
+#define ADC_CFGR1_CONT_Msk             (0x1UL << ADC_CFGR1_CONT_Pos)           /*!< 0x00002000 */
+#define ADC_CFGR1_CONT                 ADC_CFGR1_CONT_Msk                      /*!< ADC group regular continuous conversion mode */
+#define ADC_CFGR1_WAIT_Pos             (14U)
+#define ADC_CFGR1_WAIT_Msk             (0x1UL << ADC_CFGR1_WAIT_Pos)           /*!< 0x00004000 */
+#define ADC_CFGR1_WAIT                 ADC_CFGR1_WAIT_Msk                      /*!< ADC low power auto wait */
+#define ADC_CFGR1_AUTOFF_Pos           (15U)
+#define ADC_CFGR1_AUTOFF_Msk           (0x1UL << ADC_CFGR1_AUTOFF_Pos)         /*!< 0x00008000 */
+#define ADC_CFGR1_AUTOFF               ADC_CFGR1_AUTOFF_Msk                    /*!< ADC low power auto power off */
+#define ADC_CFGR1_DISCEN_Pos           (16U)
+#define ADC_CFGR1_DISCEN_Msk           (0x1UL << ADC_CFGR1_DISCEN_Pos)         /*!< 0x00010000 */
+#define ADC_CFGR1_DISCEN               ADC_CFGR1_DISCEN_Msk                    /*!< ADC group regular sequencer discontinuous mode */
+#define ADC_CFGR1_CHSELRMOD_Pos        (21U)
+#define ADC_CFGR1_CHSELRMOD_Msk        (0x1UL << ADC_CFGR1_CHSELRMOD_Pos)      /*!< 0x00200000 */
+#define ADC_CFGR1_CHSELRMOD            ADC_CFGR1_CHSELRMOD_Msk                 /*!< ADC group regular sequencer mode */
+
+#define ADC_CFGR1_AWD1SGL_Pos          (22U)
+#define ADC_CFGR1_AWD1SGL_Msk          (0x1UL << ADC_CFGR1_AWD1SGL_Pos)        /*!< 0x00400000 */
+#define ADC_CFGR1_AWD1SGL              ADC_CFGR1_AWD1SGL_Msk                   /*!< ADC analog watchdog 1 monitoring a single channel or all channels */
+#define ADC_CFGR1_AWD1EN_Pos           (23U)
+#define ADC_CFGR1_AWD1EN_Msk           (0x1UL << ADC_CFGR1_AWD1EN_Pos)         /*!< 0x00800000 */
+#define ADC_CFGR1_AWD1EN               ADC_CFGR1_AWD1EN_Msk                    /*!< ADC analog watchdog 1 enable on scope ADC group regular */
+
+#define ADC_CFGR1_AWD1CH_Pos           (26U)
+#define ADC_CFGR1_AWD1CH_Msk           (0x1FUL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x7C000000 */
+#define ADC_CFGR1_AWD1CH               ADC_CFGR1_AWD1CH_Msk                    /*!< ADC analog watchdog 1 monitored channel selection */
+#define ADC_CFGR1_AWD1CH_0             (0x01UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x04000000 */
+#define ADC_CFGR1_AWD1CH_1             (0x02UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x08000000 */
+#define ADC_CFGR1_AWD1CH_2             (0x04UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x10000000 */
+#define ADC_CFGR1_AWD1CH_3             (0x08UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x20000000 */
+#define ADC_CFGR1_AWD1CH_4             (0x10UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x40000000 */
+
+/* Legacy defines */
+#define ADC_CFGR1_AUTDLY          (ADC_CFGR1_WAIT)
+
+/********************  Bit definition for ADC_CFGR2 register  *****************/
+#define ADC_CFGR2_OVSE_Pos             (0U)
+#define ADC_CFGR2_OVSE_Msk             (0x1UL << ADC_CFGR2_OVSE_Pos)           /*!< 0x00000001 */
+#define ADC_CFGR2_OVSE                 ADC_CFGR2_OVSE_Msk                      /*!< ADC oversampler enable on scope ADC group regular */
+
+#define ADC_CFGR2_OVSR_Pos             (2U)
+#define ADC_CFGR2_OVSR_Msk             (0x7UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x0000001C */
+#define ADC_CFGR2_OVSR                 ADC_CFGR2_OVSR_Msk                      /*!< ADC oversampling ratio */
+#define ADC_CFGR2_OVSR_0               (0x1UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000004 */
+#define ADC_CFGR2_OVSR_1               (0x2UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000008 */
+#define ADC_CFGR2_OVSR_2               (0x4UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000010 */
+
+#define ADC_CFGR2_OVSS_Pos             (5U)
+#define ADC_CFGR2_OVSS_Msk             (0xFUL << ADC_CFGR2_OVSS_Pos)           /*!< 0x000001E0 */
+#define ADC_CFGR2_OVSS                 ADC_CFGR2_OVSS_Msk                      /*!< ADC oversampling shift */
+#define ADC_CFGR2_OVSS_0               (0x1UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000020 */
+#define ADC_CFGR2_OVSS_1               (0x2UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000040 */
+#define ADC_CFGR2_OVSS_2               (0x4UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000080 */
+#define ADC_CFGR2_OVSS_3               (0x8UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000100 */
+
+#define ADC_CFGR2_TOVS_Pos             (9U)
+#define ADC_CFGR2_TOVS_Msk             (0x1UL << ADC_CFGR2_TOVS_Pos)           /*!< 0x00000200 */
+#define ADC_CFGR2_TOVS                 ADC_CFGR2_TOVS_Msk                      /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */
+
+#define ADC_CFGR2_LFTRIG_Pos           (29U)
+#define ADC_CFGR2_LFTRIG_Msk           (0x1UL << ADC_CFGR2_LFTRIG_Pos)         /*!< 0x20000000 */
+#define ADC_CFGR2_LFTRIG               ADC_CFGR2_LFTRIG_Msk                    /*!< ADC low frequency trigger mode */
+
+#define ADC_CFGR2_CKMODE_Pos           (30U)
+#define ADC_CFGR2_CKMODE_Msk           (0x3UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0xC0000000 */
+#define ADC_CFGR2_CKMODE               ADC_CFGR2_CKMODE_Msk                    /*!< ADC clock source and prescaler (prescaler only for clock source synchronous) */
+#define ADC_CFGR2_CKMODE_1             (0x2UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x80000000 */
+#define ADC_CFGR2_CKMODE_0             (0x1UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x40000000 */
+
+/********************  Bit definition for ADC_SMPR register  ******************/
+#define ADC_SMPR_SMP1_Pos              (0U)
+#define ADC_SMPR_SMP1_Msk              (0x7UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000007 */
+#define ADC_SMPR_SMP1                  ADC_SMPR_SMP1_Msk                       /*!< ADC group of channels sampling time 1 */
+#define ADC_SMPR_SMP1_0                (0x1UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000001 */
+#define ADC_SMPR_SMP1_1                (0x2UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000002 */
+#define ADC_SMPR_SMP1_2                (0x4UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000004 */
+
+#define ADC_SMPR_SMP2_Pos              (4U)
+#define ADC_SMPR_SMP2_Msk              (0x7UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000070 */
+#define ADC_SMPR_SMP2                  ADC_SMPR_SMP2_Msk                       /*!< ADC group of channels sampling time 2 */
+#define ADC_SMPR_SMP2_0                (0x1UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000010 */
+#define ADC_SMPR_SMP2_1                (0x2UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000020 */
+#define ADC_SMPR_SMP2_2                (0x4UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000040 */
+
+#define ADC_SMPR_SMPSEL_Pos            (8U)
+#define ADC_SMPR_SMPSEL_Msk            (0x7FFFFUL << ADC_SMPR_SMPSEL_Pos)      /*!< 0x07FFFF00 */
+#define ADC_SMPR_SMPSEL                ADC_SMPR_SMPSEL_Msk                     /*!< ADC all channels sampling time selection */
+#define ADC_SMPR_SMPSEL0_Pos           (8U)
+#define ADC_SMPR_SMPSEL0_Msk           (0x1UL << ADC_SMPR_SMPSEL0_Pos)         /*!< 0x00000100 */
+#define ADC_SMPR_SMPSEL0               ADC_SMPR_SMPSEL0_Msk                    /*!< ADC channel 0 sampling time selection */
+#define ADC_SMPR_SMPSEL1_Pos           (9U)
+#define ADC_SMPR_SMPSEL1_Msk           (0x1UL << ADC_SMPR_SMPSEL1_Pos)         /*!< 0x00000200 */
+#define ADC_SMPR_SMPSEL1               ADC_SMPR_SMPSEL1_Msk                    /*!< ADC channel 1 sampling time selection */
+#define ADC_SMPR_SMPSEL2_Pos           (10U)
+#define ADC_SMPR_SMPSEL2_Msk           (0x1UL << ADC_SMPR_SMPSEL2_Pos)         /*!< 0x00000400 */
+#define ADC_SMPR_SMPSEL2               ADC_SMPR_SMPSEL2_Msk                    /*!< ADC channel 2 sampling time selection */
+#define ADC_SMPR_SMPSEL3_Pos           (11U)
+#define ADC_SMPR_SMPSEL3_Msk           (0x1UL << ADC_SMPR_SMPSEL3_Pos)         /*!< 0x00000800 */
+#define ADC_SMPR_SMPSEL3               ADC_SMPR_SMPSEL3_Msk                    /*!< ADC channel 3 sampling time selection */
+#define ADC_SMPR_SMPSEL4_Pos           (12U)
+#define ADC_SMPR_SMPSEL4_Msk           (0x1UL << ADC_SMPR_SMPSEL4_Pos)         /*!< 0x00001000 */
+#define ADC_SMPR_SMPSEL4               ADC_SMPR_SMPSEL4_Msk                    /*!< ADC channel 4 sampling time selection */
+#define ADC_SMPR_SMPSEL5_Pos           (13U)
+#define ADC_SMPR_SMPSEL5_Msk           (0x1UL << ADC_SMPR_SMPSEL5_Pos)         /*!< 0x00002000 */
+#define ADC_SMPR_SMPSEL5               ADC_SMPR_SMPSEL5_Msk                    /*!< ADC channel 5 sampling time selection */
+#define ADC_SMPR_SMPSEL6_Pos           (14U)
+#define ADC_SMPR_SMPSEL6_Msk           (0x1UL << ADC_SMPR_SMPSEL6_Pos)         /*!< 0x00004000 */
+#define ADC_SMPR_SMPSEL6               ADC_SMPR_SMPSEL6_Msk                    /*!< ADC channel 6 sampling time selection */
+#define ADC_SMPR_SMPSEL7_Pos           (15U)
+#define ADC_SMPR_SMPSEL7_Msk           (0x1UL << ADC_SMPR_SMPSEL7_Pos)         /*!< 0x00008000 */
+#define ADC_SMPR_SMPSEL7               ADC_SMPR_SMPSEL7_Msk                    /*!< ADC channel 7 sampling time selection */
+#define ADC_SMPR_SMPSEL8_Pos           (16U)
+#define ADC_SMPR_SMPSEL8_Msk           (0x1UL << ADC_SMPR_SMPSEL8_Pos)         /*!< 0x00010000 */
+#define ADC_SMPR_SMPSEL8               ADC_SMPR_SMPSEL8_Msk                    /*!< ADC channel 8 sampling time selection */
+#define ADC_SMPR_SMPSEL9_Pos           (17U)
+#define ADC_SMPR_SMPSEL9_Msk           (0x1UL << ADC_SMPR_SMPSEL9_Pos)         /*!< 0x00020000 */
+#define ADC_SMPR_SMPSEL9               ADC_SMPR_SMPSEL9_Msk                    /*!< ADC channel 9 sampling time selection */
+#define ADC_SMPR_SMPSEL10_Pos          (18U)
+#define ADC_SMPR_SMPSEL10_Msk          (0x1UL << ADC_SMPR_SMPSEL10_Pos)        /*!< 0x00040000 */
+#define ADC_SMPR_SMPSEL10              ADC_SMPR_SMPSEL10_Msk                   /*!< ADC channel 10 sampling time selection */
+#define ADC_SMPR_SMPSEL11_Pos          (19U)
+#define ADC_SMPR_SMPSEL11_Msk          (0x1UL << ADC_SMPR_SMPSEL11_Pos)        /*!< 0x00080000 */
+#define ADC_SMPR_SMPSEL11              ADC_SMPR_SMPSEL11_Msk                   /*!< ADC channel 11 sampling time selection */
+#define ADC_SMPR_SMPSEL12_Pos          (20U)
+#define ADC_SMPR_SMPSEL12_Msk          (0x1UL << ADC_SMPR_SMPSEL12_Pos)        /*!< 0x00100000 */
+#define ADC_SMPR_SMPSEL12              ADC_SMPR_SMPSEL12_Msk                   /*!< ADC channel 12 sampling time selection */
+#define ADC_SMPR_SMPSEL13_Pos          (21U)
+#define ADC_SMPR_SMPSEL13_Msk          (0x1UL << ADC_SMPR_SMPSEL13_Pos)        /*!< 0x00200000 */
+#define ADC_SMPR_SMPSEL13              ADC_SMPR_SMPSEL13_Msk                   /*!< ADC channel 13 sampling time selection */
+#define ADC_SMPR_SMPSEL14_Pos          (22U)
+#define ADC_SMPR_SMPSEL14_Msk          (0x1UL << ADC_SMPR_SMPSEL14_Pos)        /*!< 0x00400000 */
+#define ADC_SMPR_SMPSEL14              ADC_SMPR_SMPSEL14_Msk                   /*!< ADC channel 14 sampling time selection */
+#define ADC_SMPR_SMPSEL15_Pos          (23U)
+#define ADC_SMPR_SMPSEL15_Msk          (0x1UL << ADC_SMPR_SMPSEL15_Pos)        /*!< 0x00800000 */
+#define ADC_SMPR_SMPSEL15              ADC_SMPR_SMPSEL15_Msk                   /*!< ADC channel 15 sampling time selection */
+#define ADC_SMPR_SMPSEL16_Pos          (24U)
+#define ADC_SMPR_SMPSEL16_Msk          (0x1UL << ADC_SMPR_SMPSEL16_Pos)        /*!< 0x01000000 */
+#define ADC_SMPR_SMPSEL16              ADC_SMPR_SMPSEL16_Msk                   /*!< ADC channel 16 sampling time selection */
+#define ADC_SMPR_SMPSEL17_Pos          (25U)
+#define ADC_SMPR_SMPSEL17_Msk          (0x1UL << ADC_SMPR_SMPSEL17_Pos)        /*!< 0x02000000 */
+#define ADC_SMPR_SMPSEL17              ADC_SMPR_SMPSEL17_Msk                   /*!< ADC channel 17 sampling time selection */
+#define ADC_SMPR_SMPSEL18_Pos          (26U)
+#define ADC_SMPR_SMPSEL18_Msk          (0x1UL << ADC_SMPR_SMPSEL18_Pos)        /*!< 0x04000000 */
+#define ADC_SMPR_SMPSEL18              ADC_SMPR_SMPSEL18_Msk                   /*!< ADC channel 18 sampling time selection */
+
+/********************  Bit definition for ADC_TR1 register  *******************/
+#define ADC_TR1_LT1_Pos                (0U)
+#define ADC_TR1_LT1_Msk                (0xFFFUL << ADC_TR1_LT1_Pos)            /*!< 0x00000FFF */
+#define ADC_TR1_LT1                    ADC_TR1_LT1_Msk                         /*!< ADC analog watchdog 1 threshold low */
+#define ADC_TR1_LT1_0                  (0x001UL << ADC_TR1_LT1_Pos)            /*!< 0x00000001 */
+#define ADC_TR1_LT1_1                  (0x002UL << ADC_TR1_LT1_Pos)            /*!< 0x00000002 */
+#define ADC_TR1_LT1_2                  (0x004UL << ADC_TR1_LT1_Pos)            /*!< 0x00000004 */
+#define ADC_TR1_LT1_3                  (0x008UL << ADC_TR1_LT1_Pos)            /*!< 0x00000008 */
+#define ADC_TR1_LT1_4                  (0x010UL << ADC_TR1_LT1_Pos)            /*!< 0x00000010 */
+#define ADC_TR1_LT1_5                  (0x020UL << ADC_TR1_LT1_Pos)            /*!< 0x00000020 */
+#define ADC_TR1_LT1_6                  (0x040UL << ADC_TR1_LT1_Pos)            /*!< 0x00000040 */
+#define ADC_TR1_LT1_7                  (0x080UL << ADC_TR1_LT1_Pos)            /*!< 0x00000080 */
+#define ADC_TR1_LT1_8                  (0x100UL << ADC_TR1_LT1_Pos)            /*!< 0x00000100 */
+#define ADC_TR1_LT1_9                  (0x200UL << ADC_TR1_LT1_Pos)            /*!< 0x00000200 */
+#define ADC_TR1_LT1_10                 (0x400UL << ADC_TR1_LT1_Pos)            /*!< 0x00000400 */
+#define ADC_TR1_LT1_11                 (0x800UL << ADC_TR1_LT1_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR1_HT1_Pos                (16U)
+#define ADC_TR1_HT1_Msk                (0xFFFUL << ADC_TR1_HT1_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR1_HT1                    ADC_TR1_HT1_Msk                         /*!< ADC Analog watchdog 1 threshold high */
+#define ADC_TR1_HT1_0                  (0x001UL << ADC_TR1_HT1_Pos)            /*!< 0x00010000 */
+#define ADC_TR1_HT1_1                  (0x002UL << ADC_TR1_HT1_Pos)            /*!< 0x00020000 */
+#define ADC_TR1_HT1_2                  (0x004UL << ADC_TR1_HT1_Pos)            /*!< 0x00040000 */
+#define ADC_TR1_HT1_3                  (0x008UL << ADC_TR1_HT1_Pos)            /*!< 0x00080000 */
+#define ADC_TR1_HT1_4                  (0x010UL << ADC_TR1_HT1_Pos)            /*!< 0x00100000 */
+#define ADC_TR1_HT1_5                  (0x020UL << ADC_TR1_HT1_Pos)            /*!< 0x00200000 */
+#define ADC_TR1_HT1_6                  (0x040UL << ADC_TR1_HT1_Pos)            /*!< 0x00400000 */
+#define ADC_TR1_HT1_7                  (0x080UL << ADC_TR1_HT1_Pos)            /*!< 0x00800000 */
+#define ADC_TR1_HT1_8                  (0x100UL << ADC_TR1_HT1_Pos)            /*!< 0x01000000 */
+#define ADC_TR1_HT1_9                  (0x200UL << ADC_TR1_HT1_Pos)            /*!< 0x02000000 */
+#define ADC_TR1_HT1_10                 (0x400UL << ADC_TR1_HT1_Pos)            /*!< 0x04000000 */
+#define ADC_TR1_HT1_11                 (0x800UL << ADC_TR1_HT1_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_TR2 register  *******************/
+#define ADC_TR2_LT2_Pos                (0U)
+#define ADC_TR2_LT2_Msk                (0xFFFUL << ADC_TR2_LT2_Pos)            /*!< 0x00000FFF */
+#define ADC_TR2_LT2                    ADC_TR2_LT2_Msk                         /*!< ADC analog watchdog 2 threshold low */
+#define ADC_TR2_LT2_0                  (0x001UL << ADC_TR2_LT2_Pos)            /*!< 0x00000001 */
+#define ADC_TR2_LT2_1                  (0x002UL << ADC_TR2_LT2_Pos)            /*!< 0x00000002 */
+#define ADC_TR2_LT2_2                  (0x004UL << ADC_TR2_LT2_Pos)            /*!< 0x00000004 */
+#define ADC_TR2_LT2_3                  (0x008UL << ADC_TR2_LT2_Pos)            /*!< 0x00000008 */
+#define ADC_TR2_LT2_4                  (0x010UL << ADC_TR2_LT2_Pos)            /*!< 0x00000010 */
+#define ADC_TR2_LT2_5                  (0x020UL << ADC_TR2_LT2_Pos)            /*!< 0x00000020 */
+#define ADC_TR2_LT2_6                  (0x040UL << ADC_TR2_LT2_Pos)            /*!< 0x00000040 */
+#define ADC_TR2_LT2_7                  (0x080UL << ADC_TR2_LT2_Pos)            /*!< 0x00000080 */
+#define ADC_TR2_LT2_8                  (0x100UL << ADC_TR2_LT2_Pos)            /*!< 0x00000100 */
+#define ADC_TR2_LT2_9                  (0x200UL << ADC_TR2_LT2_Pos)            /*!< 0x00000200 */
+#define ADC_TR2_LT2_10                 (0x400UL << ADC_TR2_LT2_Pos)            /*!< 0x00000400 */
+#define ADC_TR2_LT2_11                 (0x800UL << ADC_TR2_LT2_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR2_HT2_Pos                (16U)
+#define ADC_TR2_HT2_Msk                (0xFFFUL << ADC_TR2_HT2_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR2_HT2                    ADC_TR2_HT2_Msk                         /*!< ADC analog watchdog 2 threshold high */
+#define ADC_TR2_HT2_0                  (0x001UL << ADC_TR2_HT2_Pos)            /*!< 0x00010000 */
+#define ADC_TR2_HT2_1                  (0x002UL << ADC_TR2_HT2_Pos)            /*!< 0x00020000 */
+#define ADC_TR2_HT2_2                  (0x004UL << ADC_TR2_HT2_Pos)            /*!< 0x00040000 */
+#define ADC_TR2_HT2_3                  (0x008UL << ADC_TR2_HT2_Pos)            /*!< 0x00080000 */
+#define ADC_TR2_HT2_4                  (0x010UL << ADC_TR2_HT2_Pos)            /*!< 0x00100000 */
+#define ADC_TR2_HT2_5                  (0x020UL << ADC_TR2_HT2_Pos)            /*!< 0x00200000 */
+#define ADC_TR2_HT2_6                  (0x040UL << ADC_TR2_HT2_Pos)            /*!< 0x00400000 */
+#define ADC_TR2_HT2_7                  (0x080UL << ADC_TR2_HT2_Pos)            /*!< 0x00800000 */
+#define ADC_TR2_HT2_8                  (0x100UL << ADC_TR2_HT2_Pos)            /*!< 0x01000000 */
+#define ADC_TR2_HT2_9                  (0x200UL << ADC_TR2_HT2_Pos)            /*!< 0x02000000 */
+#define ADC_TR2_HT2_10                 (0x400UL << ADC_TR2_HT2_Pos)            /*!< 0x04000000 */
+#define ADC_TR2_HT2_11                 (0x800UL << ADC_TR2_HT2_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_CHSELR register  ****************/
+#define ADC_CHSELR_CHSEL_Pos           (0U)
+#define ADC_CHSELR_CHSEL_Msk           (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos)     /*!< 0x0007FFFF */
+#define ADC_CHSELR_CHSEL               ADC_CHSELR_CHSEL_Msk                    /*!< ADC group regular sequencer channels, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL18_Pos         (18U)
+#define ADC_CHSELR_CHSEL18_Msk         (0x1UL << ADC_CHSELR_CHSEL18_Pos)       /*!< 0x00040000 */
+#define ADC_CHSELR_CHSEL18             ADC_CHSELR_CHSEL18_Msk                  /*!< ADC group regular sequencer channel 18, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL17_Pos         (17U)
+#define ADC_CHSELR_CHSEL17_Msk         (0x1UL << ADC_CHSELR_CHSEL17_Pos)       /*!< 0x00020000 */
+#define ADC_CHSELR_CHSEL17             ADC_CHSELR_CHSEL17_Msk                  /*!< ADC group regular sequencer channel 17, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL16_Pos         (16U)
+#define ADC_CHSELR_CHSEL16_Msk         (0x1UL << ADC_CHSELR_CHSEL16_Pos)       /*!< 0x00010000 */
+#define ADC_CHSELR_CHSEL16             ADC_CHSELR_CHSEL16_Msk                  /*!< ADC group regular sequencer channel 16, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL15_Pos         (15U)
+#define ADC_CHSELR_CHSEL15_Msk         (0x1UL << ADC_CHSELR_CHSEL15_Pos)       /*!< 0x00008000 */
+#define ADC_CHSELR_CHSEL15             ADC_CHSELR_CHSEL15_Msk                  /*!< ADC group regular sequencer channel 15, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL14_Pos         (14U)
+#define ADC_CHSELR_CHSEL14_Msk         (0x1UL << ADC_CHSELR_CHSEL14_Pos)       /*!< 0x00004000 */
+#define ADC_CHSELR_CHSEL14             ADC_CHSELR_CHSEL14_Msk                  /*!< ADC group regular sequencer channel 14, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL13_Pos         (13U)
+#define ADC_CHSELR_CHSEL13_Msk         (0x1UL << ADC_CHSELR_CHSEL13_Pos)       /*!< 0x00002000 */
+#define ADC_CHSELR_CHSEL13             ADC_CHSELR_CHSEL13_Msk                  /*!< ADC group regular sequencer channel 13, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL12_Pos         (12U)
+#define ADC_CHSELR_CHSEL12_Msk         (0x1UL << ADC_CHSELR_CHSEL12_Pos)       /*!< 0x00001000 */
+#define ADC_CHSELR_CHSEL12             ADC_CHSELR_CHSEL12_Msk                  /*!< ADC group regular sequencer channel 12, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL11_Pos         (11U)
+#define ADC_CHSELR_CHSEL11_Msk         (0x1UL << ADC_CHSELR_CHSEL11_Pos)       /*!< 0x00000800 */
+#define ADC_CHSELR_CHSEL11             ADC_CHSELR_CHSEL11_Msk                  /*!< ADC group regular sequencer channel 11, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL10_Pos         (10U)
+#define ADC_CHSELR_CHSEL10_Msk         (0x1UL << ADC_CHSELR_CHSEL10_Pos)       /*!< 0x00000400 */
+#define ADC_CHSELR_CHSEL10             ADC_CHSELR_CHSEL10_Msk                  /*!< ADC group regular sequencer channel 10, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL9_Pos          (9U)
+#define ADC_CHSELR_CHSEL9_Msk          (0x1UL << ADC_CHSELR_CHSEL9_Pos)        /*!< 0x00000200 */
+#define ADC_CHSELR_CHSEL9              ADC_CHSELR_CHSEL9_Msk                   /*!< ADC group regular sequencer channel 9, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL8_Pos          (8U)
+#define ADC_CHSELR_CHSEL8_Msk          (0x1UL << ADC_CHSELR_CHSEL8_Pos)        /*!< 0x00000100 */
+#define ADC_CHSELR_CHSEL8              ADC_CHSELR_CHSEL8_Msk                   /*!< ADC group regular sequencer channel 8, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL7_Pos          (7U)
+#define ADC_CHSELR_CHSEL7_Msk          (0x1UL << ADC_CHSELR_CHSEL7_Pos)        /*!< 0x00000080 */
+#define ADC_CHSELR_CHSEL7              ADC_CHSELR_CHSEL7_Msk                   /*!< ADC group regular sequencer channel 7, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL6_Pos          (6U)
+#define ADC_CHSELR_CHSEL6_Msk          (0x1UL << ADC_CHSELR_CHSEL6_Pos)        /*!< 0x00000040 */
+#define ADC_CHSELR_CHSEL6              ADC_CHSELR_CHSEL6_Msk                   /*!< ADC group regular sequencer channel 6, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL5_Pos          (5U)
+#define ADC_CHSELR_CHSEL5_Msk          (0x1UL << ADC_CHSELR_CHSEL5_Pos)        /*!< 0x00000020 */
+#define ADC_CHSELR_CHSEL5              ADC_CHSELR_CHSEL5_Msk                   /*!< ADC group regular sequencer channel 5, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL4_Pos          (4U)
+#define ADC_CHSELR_CHSEL4_Msk          (0x1UL << ADC_CHSELR_CHSEL4_Pos)        /*!< 0x00000010 */
+#define ADC_CHSELR_CHSEL4              ADC_CHSELR_CHSEL4_Msk                   /*!< ADC group regular sequencer channel 4, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL3_Pos          (3U)
+#define ADC_CHSELR_CHSEL3_Msk          (0x1UL << ADC_CHSELR_CHSEL3_Pos)        /*!< 0x00000008 */
+#define ADC_CHSELR_CHSEL3              ADC_CHSELR_CHSEL3_Msk                   /*!< ADC group regular sequencer channel 3, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL2_Pos          (2U)
+#define ADC_CHSELR_CHSEL2_Msk          (0x1UL << ADC_CHSELR_CHSEL2_Pos)        /*!< 0x00000004 */
+#define ADC_CHSELR_CHSEL2              ADC_CHSELR_CHSEL2_Msk                   /*!< ADC group regular sequencer channel 2, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL1_Pos          (1U)
+#define ADC_CHSELR_CHSEL1_Msk          (0x1UL << ADC_CHSELR_CHSEL1_Pos)        /*!< 0x00000002 */
+#define ADC_CHSELR_CHSEL1              ADC_CHSELR_CHSEL1_Msk                   /*!< ADC group regular sequencer channel 1, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL0_Pos          (0U)
+#define ADC_CHSELR_CHSEL0_Msk          (0x1UL << ADC_CHSELR_CHSEL0_Pos)        /*!< 0x00000001 */
+#define ADC_CHSELR_CHSEL0              ADC_CHSELR_CHSEL0_Msk                   /*!< ADC group regular sequencer channel 0, available when ADC_CFGR1_CHSELRMOD is reset */
+
+#define ADC_CHSELR_SQ_ALL_Pos          (0U)
+#define ADC_CHSELR_SQ_ALL_Msk          (0xFFFFFFFFUL << ADC_CHSELR_SQ_ALL_Pos) /*!< 0xFFFFFFFF */
+#define ADC_CHSELR_SQ_ALL              ADC_CHSELR_SQ_ALL_Msk                   /*!< ADC group regular sequencer all ranks, available when ADC_CFGR1_CHSELRMOD is set */
+
+#define ADC_CHSELR_SQ8_Pos             (28U)
+#define ADC_CHSELR_SQ8_Msk             (0xFUL << ADC_CHSELR_SQ8_Pos)           /*!< 0xF0000000 */
+#define ADC_CHSELR_SQ8                 ADC_CHSELR_SQ8_Msk                      /*!< ADC group regular sequencer rank 8, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ8_0               (0x1UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x10000000 */
+#define ADC_CHSELR_SQ8_1               (0x2UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x20000000 */
+#define ADC_CHSELR_SQ8_2               (0x4UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x40000000 */
+#define ADC_CHSELR_SQ8_3               (0x8UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x80000000 */
+
+#define ADC_CHSELR_SQ7_Pos             (24U)
+#define ADC_CHSELR_SQ7_Msk             (0xFUL << ADC_CHSELR_SQ7_Pos)           /*!< 0x0F000000 */
+#define ADC_CHSELR_SQ7                 ADC_CHSELR_SQ7_Msk                      /*!< ADC group regular sequencer rank 7, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ7_0               (0x1UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x01000000 */
+#define ADC_CHSELR_SQ7_1               (0x2UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x02000000 */
+#define ADC_CHSELR_SQ7_2               (0x4UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x04000000 */
+#define ADC_CHSELR_SQ7_3               (0x8UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x08000000 */
+
+#define ADC_CHSELR_SQ6_Pos             (20U)
+#define ADC_CHSELR_SQ6_Msk             (0xFUL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00F00000 */
+#define ADC_CHSELR_SQ6                 ADC_CHSELR_SQ6_Msk                      /*!< ADC group regular sequencer rank 6, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ6_0               (0x1UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00100000 */
+#define ADC_CHSELR_SQ6_1               (0x2UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00200000 */
+#define ADC_CHSELR_SQ6_2               (0x4UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00400000 */
+#define ADC_CHSELR_SQ6_3               (0x8UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00800000 */
+
+#define ADC_CHSELR_SQ5_Pos             (16U)
+#define ADC_CHSELR_SQ5_Msk             (0xFUL << ADC_CHSELR_SQ5_Pos)           /*!< 0x000F0000 */
+#define ADC_CHSELR_SQ5                 ADC_CHSELR_SQ5_Msk                      /*!< ADC group regular sequencer rank 5, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ5_0               (0x1UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00010000 */
+#define ADC_CHSELR_SQ5_1               (0x2UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00020000 */
+#define ADC_CHSELR_SQ5_2               (0x4UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00040000 */
+#define ADC_CHSELR_SQ5_3               (0x8UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00080000 */
+
+#define ADC_CHSELR_SQ4_Pos             (12U)
+#define ADC_CHSELR_SQ4_Msk             (0xFUL << ADC_CHSELR_SQ4_Pos)           /*!< 0x0000F000 */
+#define ADC_CHSELR_SQ4                 ADC_CHSELR_SQ4_Msk                      /*!< ADC group regular sequencer rank 4, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ4_0               (0x1UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00001000 */
+#define ADC_CHSELR_SQ4_1               (0x2UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00002000 */
+#define ADC_CHSELR_SQ4_2               (0x4UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00004000 */
+#define ADC_CHSELR_SQ4_3               (0x8UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00008000 */
+
+#define ADC_CHSELR_SQ3_Pos             (8U)
+#define ADC_CHSELR_SQ3_Msk             (0xFUL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000F00 */
+#define ADC_CHSELR_SQ3                 ADC_CHSELR_SQ3_Msk                      /*!< ADC group regular sequencer rank 3, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ3_0               (0x1UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000100 */
+#define ADC_CHSELR_SQ3_1               (0x2UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000200 */
+#define ADC_CHSELR_SQ3_2               (0x4UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000400 */
+#define ADC_CHSELR_SQ3_3               (0x8UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000800 */
+
+#define ADC_CHSELR_SQ2_Pos             (4U)
+#define ADC_CHSELR_SQ2_Msk             (0xFUL << ADC_CHSELR_SQ2_Pos)           /*!< 0x000000F0 */
+#define ADC_CHSELR_SQ2                 ADC_CHSELR_SQ2_Msk                      /*!< ADC group regular sequencer rank 2, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ2_0               (0x1UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000010 */
+#define ADC_CHSELR_SQ2_1               (0x2UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000020 */
+#define ADC_CHSELR_SQ2_2               (0x4UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000040 */
+#define ADC_CHSELR_SQ2_3               (0x8UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000080 */
+
+#define ADC_CHSELR_SQ1_Pos             (0U)
+#define ADC_CHSELR_SQ1_Msk             (0xFUL << ADC_CHSELR_SQ1_Pos)           /*!< 0x0000000F */
+#define ADC_CHSELR_SQ1                 ADC_CHSELR_SQ1_Msk                      /*!< ADC group regular sequencer rank 1, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ1_0               (0x1UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000001 */
+#define ADC_CHSELR_SQ1_1               (0x2UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000002 */
+#define ADC_CHSELR_SQ1_2               (0x4UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000004 */
+#define ADC_CHSELR_SQ1_3               (0x8UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000008 */
+
+/********************  Bit definition for ADC_TR3 register  *******************/
+#define ADC_TR3_LT3_Pos                (0U)
+#define ADC_TR3_LT3_Msk                (0xFFFUL << ADC_TR3_LT3_Pos)            /*!< 0x00000FFF */
+#define ADC_TR3_LT3                    ADC_TR3_LT3_Msk                         /*!< ADC analog watchdog 3 threshold low */
+#define ADC_TR3_LT3_0                  (0x001UL << ADC_TR3_LT3_Pos)            /*!< 0x00000001 */
+#define ADC_TR3_LT3_1                  (0x002UL << ADC_TR3_LT3_Pos)            /*!< 0x00000002 */
+#define ADC_TR3_LT3_2                  (0x004UL << ADC_TR3_LT3_Pos)            /*!< 0x00000004 */
+#define ADC_TR3_LT3_3                  (0x008UL << ADC_TR3_LT3_Pos)            /*!< 0x00000008 */
+#define ADC_TR3_LT3_4                  (0x010UL << ADC_TR3_LT3_Pos)            /*!< 0x00000010 */
+#define ADC_TR3_LT3_5                  (0x020UL << ADC_TR3_LT3_Pos)            /*!< 0x00000020 */
+#define ADC_TR3_LT3_6                  (0x040UL << ADC_TR3_LT3_Pos)            /*!< 0x00000040 */
+#define ADC_TR3_LT3_7                  (0x080UL << ADC_TR3_LT3_Pos)            /*!< 0x00000080 */
+#define ADC_TR3_LT3_8                  (0x100UL << ADC_TR3_LT3_Pos)            /*!< 0x00000100 */
+#define ADC_TR3_LT3_9                  (0x200UL << ADC_TR3_LT3_Pos)            /*!< 0x00000200 */
+#define ADC_TR3_LT3_10                 (0x400UL << ADC_TR3_LT3_Pos)            /*!< 0x00000400 */
+#define ADC_TR3_LT3_11                 (0x800UL << ADC_TR3_LT3_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR3_HT3_Pos                (16U)
+#define ADC_TR3_HT3_Msk                (0xFFFUL << ADC_TR3_HT3_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR3_HT3                    ADC_TR3_HT3_Msk                         /*!< ADC analog watchdog 3 threshold high */
+#define ADC_TR3_HT3_0                  (0x001UL << ADC_TR3_HT3_Pos)            /*!< 0x00010000 */
+#define ADC_TR3_HT3_1                  (0x002UL << ADC_TR3_HT3_Pos)            /*!< 0x00020000 */
+#define ADC_TR3_HT3_2                  (0x004UL << ADC_TR3_HT3_Pos)            /*!< 0x00040000 */
+#define ADC_TR3_HT3_3                  (0x008UL << ADC_TR3_HT3_Pos)            /*!< 0x00080000 */
+#define ADC_TR3_HT3_4                  (0x010UL << ADC_TR3_HT3_Pos)            /*!< 0x00100000 */
+#define ADC_TR3_HT3_5                  (0x020UL << ADC_TR3_HT3_Pos)            /*!< 0x00200000 */
+#define ADC_TR3_HT3_6                  (0x040UL << ADC_TR3_HT3_Pos)            /*!< 0x00400000 */
+#define ADC_TR3_HT3_7                  (0x080UL << ADC_TR3_HT3_Pos)            /*!< 0x00800000 */
+#define ADC_TR3_HT3_8                  (0x100UL << ADC_TR3_HT3_Pos)            /*!< 0x01000000 */
+#define ADC_TR3_HT3_9                  (0x200UL << ADC_TR3_HT3_Pos)            /*!< 0x02000000 */
+#define ADC_TR3_HT3_10                 (0x400UL << ADC_TR3_HT3_Pos)            /*!< 0x04000000 */
+#define ADC_TR3_HT3_11                 (0x800UL << ADC_TR3_HT3_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_DR register  ********************/
+#define ADC_DR_DATA_Pos                (0U)
+#define ADC_DR_DATA_Msk                (0xFFFFUL << ADC_DR_DATA_Pos)           /*!< 0x0000FFFF */
+#define ADC_DR_DATA                    ADC_DR_DATA_Msk                         /*!< ADC group regular conversion data */
+#define ADC_DR_DATA_0                  (0x0001UL << ADC_DR_DATA_Pos)           /*!< 0x00000001 */
+#define ADC_DR_DATA_1                  (0x0002UL << ADC_DR_DATA_Pos)           /*!< 0x00000002 */
+#define ADC_DR_DATA_2                  (0x0004UL << ADC_DR_DATA_Pos)           /*!< 0x00000004 */
+#define ADC_DR_DATA_3                  (0x0008UL << ADC_DR_DATA_Pos)           /*!< 0x00000008 */
+#define ADC_DR_DATA_4                  (0x0010UL << ADC_DR_DATA_Pos)           /*!< 0x00000010 */
+#define ADC_DR_DATA_5                  (0x0020UL << ADC_DR_DATA_Pos)           /*!< 0x00000020 */
+#define ADC_DR_DATA_6                  (0x0040UL << ADC_DR_DATA_Pos)           /*!< 0x00000040 */
+#define ADC_DR_DATA_7                  (0x0080UL << ADC_DR_DATA_Pos)           /*!< 0x00000080 */
+#define ADC_DR_DATA_8                  (0x0100UL << ADC_DR_DATA_Pos)           /*!< 0x00000100 */
+#define ADC_DR_DATA_9                  (0x0200UL << ADC_DR_DATA_Pos)           /*!< 0x00000200 */
+#define ADC_DR_DATA_10                 (0x0400UL << ADC_DR_DATA_Pos)           /*!< 0x00000400 */
+#define ADC_DR_DATA_11                 (0x0800UL << ADC_DR_DATA_Pos)           /*!< 0x00000800 */
+#define ADC_DR_DATA_12                 (0x1000UL << ADC_DR_DATA_Pos)           /*!< 0x00001000 */
+#define ADC_DR_DATA_13                 (0x2000UL << ADC_DR_DATA_Pos)           /*!< 0x00002000 */
+#define ADC_DR_DATA_14                 (0x4000UL << ADC_DR_DATA_Pos)           /*!< 0x00004000 */
+#define ADC_DR_DATA_15                 (0x8000UL << ADC_DR_DATA_Pos)           /*!< 0x00008000 */
+
+/********************  Bit definition for ADC_AWD2CR register  ****************/
+#define ADC_AWD2CR_AWD2CH_Pos          (0U)
+#define ADC_AWD2CR_AWD2CH_Msk          (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD2CR_AWD2CH              ADC_AWD2CR_AWD2CH_Msk                   /*!< ADC analog watchdog 2 monitored channel selection */
+#define ADC_AWD2CR_AWD2CH_0            (0x00001UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD2CR_AWD2CH_1            (0x00002UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD2CR_AWD2CH_2            (0x00004UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD2CR_AWD2CH_3            (0x00008UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD2CR_AWD2CH_4            (0x00010UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD2CR_AWD2CH_5            (0x00020UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD2CR_AWD2CH_6            (0x00040UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD2CR_AWD2CH_7            (0x00080UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD2CR_AWD2CH_8            (0x00100UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD2CR_AWD2CH_9            (0x00200UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD2CR_AWD2CH_10           (0x00400UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD2CR_AWD2CH_11           (0x00800UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD2CR_AWD2CH_12           (0x01000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD2CR_AWD2CH_13           (0x02000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD2CR_AWD2CH_14           (0x04000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD2CR_AWD2CH_15           (0x08000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD2CR_AWD2CH_16           (0x10000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD2CR_AWD2CH_17           (0x20000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD2CR_AWD2CH_18           (0x40000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_AWD3CR register  ****************/
+#define ADC_AWD3CR_AWD3CH_Pos          (0U)
+#define ADC_AWD3CR_AWD3CH_Msk          (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD3CR_AWD3CH              ADC_AWD3CR_AWD3CH_Msk                   /*!< ADC analog watchdog 3 monitored channel selection */
+#define ADC_AWD3CR_AWD3CH_0            (0x00001UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD3CR_AWD3CH_1            (0x00002UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD3CR_AWD3CH_2            (0x00004UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD3CR_AWD3CH_3            (0x00008UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD3CR_AWD3CH_4            (0x00010UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD3CR_AWD3CH_5            (0x00020UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD3CR_AWD3CH_6            (0x00040UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD3CR_AWD3CH_7            (0x00080UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD3CR_AWD3CH_8            (0x00100UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD3CR_AWD3CH_9            (0x00200UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD3CR_AWD3CH_10           (0x00400UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD3CR_AWD3CH_11           (0x00800UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD3CR_AWD3CH_12           (0x01000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD3CR_AWD3CH_13           (0x02000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD3CR_AWD3CH_14           (0x04000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD3CR_AWD3CH_15           (0x08000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD3CR_AWD3CH_16           (0x10000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD3CR_AWD3CH_17           (0x20000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD3CR_AWD3CH_18           (0x40000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_CALFACT register  ***************/
+#define ADC_CALFACT_CALFACT_Pos        (0U)
+#define ADC_CALFACT_CALFACT_Msk        (0x7FUL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x0000007F */
+#define ADC_CALFACT_CALFACT            ADC_CALFACT_CALFACT_Msk                 /*!< ADC calibration factor in single-ended mode */
+#define ADC_CALFACT_CALFACT_0          (0x01UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000001 */
+#define ADC_CALFACT_CALFACT_1          (0x02UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000002 */
+#define ADC_CALFACT_CALFACT_2          (0x04UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000004 */
+#define ADC_CALFACT_CALFACT_3          (0x08UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000008 */
+#define ADC_CALFACT_CALFACT_4          (0x10UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000010 */
+#define ADC_CALFACT_CALFACT_5          (0x20UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000020 */
+#define ADC_CALFACT_CALFACT_6          (0x40UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000040 */
+
+/*************************  ADC Common registers  *****************************/
+/********************  Bit definition for ADC_CCR register  *******************/
+#define ADC_CCR_PRESC_Pos              (18U)
+#define ADC_CCR_PRESC_Msk              (0xFUL << ADC_CCR_PRESC_Pos)            /*!< 0x003C0000 */
+#define ADC_CCR_PRESC                  ADC_CCR_PRESC_Msk                       /*!< ADC common clock prescaler, only for clock source asynchronous */
+#define ADC_CCR_PRESC_0                (0x1UL << ADC_CCR_PRESC_Pos)            /*!< 0x00040000 */
+#define ADC_CCR_PRESC_1                (0x2UL << ADC_CCR_PRESC_Pos)            /*!< 0x00080000 */
+#define ADC_CCR_PRESC_2                (0x4UL << ADC_CCR_PRESC_Pos)            /*!< 0x00100000 */
+#define ADC_CCR_PRESC_3                (0x8UL << ADC_CCR_PRESC_Pos)            /*!< 0x00200000 */
+
+#define ADC_CCR_VREFEN_Pos             (22U)
+#define ADC_CCR_VREFEN_Msk             (0x1UL << ADC_CCR_VREFEN_Pos)           /*!< 0x00400000 */
+#define ADC_CCR_VREFEN                 ADC_CCR_VREFEN_Msk                      /*!< ADC internal path to VrefInt enable */
+#define ADC_CCR_TSEN_Pos               (23U)
+#define ADC_CCR_TSEN_Msk               (0x1UL << ADC_CCR_TSEN_Pos)             /*!< 0x00800000 */
+#define ADC_CCR_TSEN                   ADC_CCR_TSEN_Msk                        /*!< ADC internal path to temperature sensor enable */
+#define ADC_CCR_VBATEN_Pos             (24U)
+#define ADC_CCR_VBATEN_Msk             (0x1UL << ADC_CCR_VBATEN_Pos)           /*!< 0x01000000 */
+#define ADC_CCR_VBATEN                 ADC_CCR_VBATEN_Msk                      /*!< ADC internal path to battery voltage enable */
+
+/* Legacy */
+#define ADC_CCR_LFMEN_Pos              (25U)
+#define ADC_CCR_LFMEN_Msk              (0x1UL << ADC_CCR_LFMEN_Pos)            /*!< 0x02000000 */
+#define ADC_CCR_LFMEN                  ADC_CCR_LFMEN_Msk                       /*!< Legacy feature, useless on STM32G0 (ADC common clock low frequency mode is automatically managed by ADC peripheral on STM32G0) */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                          CRC calculation unit                              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for CRC_DR register  *********************/
+#define CRC_DR_DR_Pos            (0U)
+#define CRC_DR_DR_Msk            (0xFFFFFFFFUL << CRC_DR_DR_Pos)                /*!< 0xFFFFFFFF */
+#define CRC_DR_DR                CRC_DR_DR_Msk                                  /*!< Data register bits */
+
+/*******************  Bit definition for CRC_IDR register  ********************/
+#define CRC_IDR_IDR_Pos          (0U)
+#define CRC_IDR_IDR_Msk          (0xFFFFFFFFUL << CRC_IDR_IDR_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_IDR_IDR              CRC_IDR_IDR_Msk                                /*!< General-purpose 32-bits data register bits */
+
+/********************  Bit definition for CRC_CR register  ********************/
+#define CRC_CR_RESET_Pos         (0U)
+#define CRC_CR_RESET_Msk         (0x1UL << CRC_CR_RESET_Pos)                    /*!< 0x00000001 */
+#define CRC_CR_RESET             CRC_CR_RESET_Msk                               /*!< RESET the CRC computation unit bit */
+#define CRC_CR_POLYSIZE_Pos      (3U)
+#define CRC_CR_POLYSIZE_Msk      (0x3UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000018 */
+#define CRC_CR_POLYSIZE          CRC_CR_POLYSIZE_Msk                            /*!< Polynomial size bits */
+#define CRC_CR_POLYSIZE_0        (0x1UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000008 */
+#define CRC_CR_POLYSIZE_1        (0x2UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000010 */
+#define CRC_CR_REV_IN_Pos        (5U)
+#define CRC_CR_REV_IN_Msk        (0x3UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000060 */
+#define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                              /*!< REV_IN Reverse Input Data bits */
+#define CRC_CR_REV_IN_0          (0x1UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000020 */
+#define CRC_CR_REV_IN_1          (0x2UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000040 */
+#define CRC_CR_REV_OUT_Pos       (7U)
+#define CRC_CR_REV_OUT_Msk       (0x1UL << CRC_CR_REV_OUT_Pos)                  /*!< 0x00000080 */
+#define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                             /*!< REV_OUT Reverse Output Data bits */
+
+/*******************  Bit definition for CRC_INIT register  *******************/
+#define CRC_INIT_INIT_Pos        (0U)
+#define CRC_INIT_INIT_Msk        (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)            /*!< 0xFFFFFFFF */
+#define CRC_INIT_INIT            CRC_INIT_INIT_Msk                              /*!< Initial CRC value bits */
+
+/*******************  Bit definition for CRC_POL register  ********************/
+#define CRC_POL_POL_Pos          (0U)
+#define CRC_POL_POL_Msk          (0xFFFFFFFFUL << CRC_POL_POL_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_POL_POL              CRC_POL_POL_Msk                                /*!< Coefficients of the polynomial */
+
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 Debug MCU                                  */
+/*                                                                            */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                           DMA Controller (DMA)                             */
+/*                                                                            */
+/******************************************************************************/
+
+/*******************  Bit definition for DMA_ISR register  ********************/
+#define DMA_ISR_GIF1_Pos       (0U)
+#define DMA_ISR_GIF1_Msk       (0x1UL << DMA_ISR_GIF1_Pos)                     /*!< 0x00000001 */
+#define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                /*!< Channel 1 Global interrupt flag */
+#define DMA_ISR_TCIF1_Pos      (1U)
+#define DMA_ISR_TCIF1_Msk      (0x1UL << DMA_ISR_TCIF1_Pos)                    /*!< 0x00000002 */
+#define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               /*!< Channel 1 Transfer Complete flag */
+#define DMA_ISR_HTIF1_Pos      (2U)
+#define DMA_ISR_HTIF1_Msk      (0x1UL << DMA_ISR_HTIF1_Pos)                    /*!< 0x00000004 */
+#define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               /*!< Channel 1 Half Transfer flag */
+#define DMA_ISR_TEIF1_Pos      (3U)
+#define DMA_ISR_TEIF1_Msk      (0x1UL << DMA_ISR_TEIF1_Pos)                    /*!< 0x00000008 */
+#define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               /*!< Channel 1 Transfer Error flag */
+#define DMA_ISR_GIF2_Pos       (4U)
+#define DMA_ISR_GIF2_Msk       (0x1UL << DMA_ISR_GIF2_Pos)                     /*!< 0x00000010 */
+#define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                /*!< Channel 2 Global interrupt flag */
+#define DMA_ISR_TCIF2_Pos      (5U)
+#define DMA_ISR_TCIF2_Msk      (0x1UL << DMA_ISR_TCIF2_Pos)                    /*!< 0x00000020 */
+#define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               /*!< Channel 2 Transfer Complete flag */
+#define DMA_ISR_HTIF2_Pos      (6U)
+#define DMA_ISR_HTIF2_Msk      (0x1UL << DMA_ISR_HTIF2_Pos)                    /*!< 0x00000040 */
+#define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               /*!< Channel 2 Half Transfer flag */
+#define DMA_ISR_TEIF2_Pos      (7U)
+#define DMA_ISR_TEIF2_Msk      (0x1UL << DMA_ISR_TEIF2_Pos)                    /*!< 0x00000080 */
+#define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               /*!< Channel 2 Transfer Error flag */
+#define DMA_ISR_GIF3_Pos       (8U)
+#define DMA_ISR_GIF3_Msk       (0x1UL << DMA_ISR_GIF3_Pos)                     /*!< 0x00000100 */
+#define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                /*!< Channel 3 Global interrupt flag */
+#define DMA_ISR_TCIF3_Pos      (9U)
+#define DMA_ISR_TCIF3_Msk      (0x1UL << DMA_ISR_TCIF3_Pos)                    /*!< 0x00000200 */
+#define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               /*!< Channel 3 Transfer Complete flag */
+#define DMA_ISR_HTIF3_Pos      (10U)
+#define DMA_ISR_HTIF3_Msk      (0x1UL << DMA_ISR_HTIF3_Pos)                    /*!< 0x00000400 */
+#define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               /*!< Channel 3 Half Transfer flag */
+#define DMA_ISR_TEIF3_Pos      (11U)
+#define DMA_ISR_TEIF3_Msk      (0x1UL << DMA_ISR_TEIF3_Pos)                    /*!< 0x00000800 */
+#define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               /*!< Channel 3 Transfer Error flag */
+#define DMA_ISR_GIF4_Pos       (12U)
+#define DMA_ISR_GIF4_Msk       (0x1UL << DMA_ISR_GIF4_Pos)                     /*!< 0x00001000 */
+#define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                /*!< Channel 4 Global interrupt flag */
+#define DMA_ISR_TCIF4_Pos      (13U)
+#define DMA_ISR_TCIF4_Msk      (0x1UL << DMA_ISR_TCIF4_Pos)                    /*!< 0x00002000 */
+#define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               /*!< Channel 4 Transfer Complete flag */
+#define DMA_ISR_HTIF4_Pos      (14U)
+#define DMA_ISR_HTIF4_Msk      (0x1UL << DMA_ISR_HTIF4_Pos)                    /*!< 0x00004000 */
+#define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               /*!< Channel 4 Half Transfer flag */
+#define DMA_ISR_TEIF4_Pos      (15U)
+#define DMA_ISR_TEIF4_Msk      (0x1UL << DMA_ISR_TEIF4_Pos)                    /*!< 0x00008000 */
+#define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               /*!< Channel 4 Transfer Error flag */
+#define DMA_ISR_GIF5_Pos       (16U)
+#define DMA_ISR_GIF5_Msk       (0x1UL << DMA_ISR_GIF5_Pos)                     /*!< 0x00010000 */
+#define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                /*!< Channel 5 Global interrupt flag */
+#define DMA_ISR_TCIF5_Pos      (17U)
+#define DMA_ISR_TCIF5_Msk      (0x1UL << DMA_ISR_TCIF5_Pos)                    /*!< 0x00020000 */
+#define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               /*!< Channel 5 Transfer Complete flag */
+#define DMA_ISR_HTIF5_Pos      (18U)
+#define DMA_ISR_HTIF5_Msk      (0x1UL << DMA_ISR_HTIF5_Pos)                    /*!< 0x00040000 */
+#define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               /*!< Channel 5 Half Transfer flag */
+#define DMA_ISR_TEIF5_Pos      (19U)
+#define DMA_ISR_TEIF5_Msk      (0x1UL << DMA_ISR_TEIF5_Pos)                    /*!< 0x00080000 */
+#define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               /*!< Channel 5 Transfer Error flag */
+#define DMA_ISR_GIF6_Pos       (20U)
+#define DMA_ISR_GIF6_Msk       (0x1UL << DMA_ISR_GIF6_Pos)                     /*!< 0x00100000 */
+#define DMA_ISR_GIF6           DMA_ISR_GIF6_Msk                                /*!< Channel 6 Global interrupt flag */
+#define DMA_ISR_TCIF6_Pos      (21U)
+#define DMA_ISR_TCIF6_Msk      (0x1UL << DMA_ISR_TCIF6_Pos)                    /*!< 0x00200000 */
+#define DMA_ISR_TCIF6          DMA_ISR_TCIF6_Msk                               /*!< Channel 6 Transfer Complete flag */
+#define DMA_ISR_HTIF6_Pos      (22U)
+#define DMA_ISR_HTIF6_Msk      (0x1UL << DMA_ISR_HTIF6_Pos)                    /*!< 0x00400000 */
+#define DMA_ISR_HTIF6          DMA_ISR_HTIF6_Msk                               /*!< Channel 6 Half Transfer flag */
+#define DMA_ISR_TEIF6_Pos      (23U)
+#define DMA_ISR_TEIF6_Msk      (0x1UL << DMA_ISR_TEIF6_Pos)                    /*!< 0x00800000 */
+#define DMA_ISR_TEIF6          DMA_ISR_TEIF6_Msk                               /*!< Channel 6 Transfer Error flag */
+#define DMA_ISR_GIF7_Pos       (24U)
+#define DMA_ISR_GIF7_Msk       (0x1UL << DMA_ISR_GIF7_Pos)                     /*!< 0x01000000 */
+#define DMA_ISR_GIF7           DMA_ISR_GIF7_Msk                                /*!< Channel 7 Global interrupt flag */
+#define DMA_ISR_TCIF7_Pos      (25U)
+#define DMA_ISR_TCIF7_Msk      (0x1UL << DMA_ISR_TCIF7_Pos)                    /*!< 0x02000000 */
+#define DMA_ISR_TCIF7          DMA_ISR_TCIF7_Msk                               /*!< Channel 7 Transfer Complete flag */
+#define DMA_ISR_HTIF7_Pos      (26U)
+#define DMA_ISR_HTIF7_Msk      (0x1UL << DMA_ISR_HTIF7_Pos)                    /*!< 0x04000000 */
+#define DMA_ISR_HTIF7          DMA_ISR_HTIF7_Msk                               /*!< Channel 7 Half Transfer flag */
+#define DMA_ISR_TEIF7_Pos      (27U)
+#define DMA_ISR_TEIF7_Msk      (0x1UL << DMA_ISR_TEIF7_Pos)                    /*!< 0x08000000 */
+#define DMA_ISR_TEIF7          DMA_ISR_TEIF7_Msk                               /*!< Channel 7 Transfer Error flag */
+
+/*******************  Bit definition for DMA_IFCR register  *******************/
+#define DMA_IFCR_CGIF1_Pos     (0U)
+#define DMA_IFCR_CGIF1_Msk     (0x1UL << DMA_IFCR_CGIF1_Pos)                   /*!< 0x00000001 */
+#define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              /*!< Channel 1 Global interrupt clearr */
+#define DMA_IFCR_CTCIF1_Pos    (1U)
+#define DMA_IFCR_CTCIF1_Msk    (0x1UL << DMA_IFCR_CTCIF1_Pos)                  /*!< 0x00000002 */
+#define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             /*!< Channel 1 Transfer Complete clear */
+#define DMA_IFCR_CHTIF1_Pos    (2U)
+#define DMA_IFCR_CHTIF1_Msk    (0x1UL << DMA_IFCR_CHTIF1_Pos)                  /*!< 0x00000004 */
+#define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             /*!< Channel 1 Half Transfer clear */
+#define DMA_IFCR_CTEIF1_Pos    (3U)
+#define DMA_IFCR_CTEIF1_Msk    (0x1UL << DMA_IFCR_CTEIF1_Pos)                  /*!< 0x00000008 */
+#define DMA_IFCR_CTEIF1        DMA_IFCR_CTEIF1_Msk                             /*!< Channel 1 Transfer Error clear */
+#define DMA_IFCR_CGIF2_Pos     (4U)
+#define DMA_IFCR_CGIF2_Msk     (0x1UL << DMA_IFCR_CGIF2_Pos)                   /*!< 0x00000010 */
+#define DMA_IFCR_CGIF2         DMA_IFCR_CGIF2_Msk                              /*!< Channel 2 Global interrupt clear */
+#define DMA_IFCR_CTCIF2_Pos    (5U)
+#define DMA_IFCR_CTCIF2_Msk    (0x1UL << DMA_IFCR_CTCIF2_Pos)                  /*!< 0x00000020 */
+#define DMA_IFCR_CTCIF2        DMA_IFCR_CTCIF2_Msk                             /*!< Channel 2 Transfer Complete clear */
+#define DMA_IFCR_CHTIF2_Pos    (6U)
+#define DMA_IFCR_CHTIF2_Msk    (0x1UL << DMA_IFCR_CHTIF2_Pos)                  /*!< 0x00000040 */
+#define DMA_IFCR_CHTIF2        DMA_IFCR_CHTIF2_Msk                             /*!< Channel 2 Half Transfer clear */
+#define DMA_IFCR_CTEIF2_Pos    (7U)
+#define DMA_IFCR_CTEIF2_Msk    (0x1UL << DMA_IFCR_CTEIF2_Pos)                  /*!< 0x00000080 */
+#define DMA_IFCR_CTEIF2        DMA_IFCR_CTEIF2_Msk                             /*!< Channel 2 Transfer Error clear */
+#define DMA_IFCR_CGIF3_Pos     (8U)
+#define DMA_IFCR_CGIF3_Msk     (0x1UL << DMA_IFCR_CGIF3_Pos)                   /*!< 0x00000100 */
+#define DMA_IFCR_CGIF3         DMA_IFCR_CGIF3_Msk                              /*!< Channel 3 Global interrupt clear */
+#define DMA_IFCR_CTCIF3_Pos    (9U)
+#define DMA_IFCR_CTCIF3_Msk    (0x1UL << DMA_IFCR_CTCIF3_Pos)                  /*!< 0x00000200 */
+#define DMA_IFCR_CTCIF3        DMA_IFCR_CTCIF3_Msk                             /*!< Channel 3 Transfer Complete clear */
+#define DMA_IFCR_CHTIF3_Pos    (10U)
+#define DMA_IFCR_CHTIF3_Msk    (0x1UL << DMA_IFCR_CHTIF3_Pos)                  /*!< 0x00000400 */
+#define DMA_IFCR_CHTIF3        DMA_IFCR_CHTIF3_Msk                             /*!< Channel 3 Half Transfer clear */
+#define DMA_IFCR_CTEIF3_Pos    (11U)
+#define DMA_IFCR_CTEIF3_Msk    (0x1UL << DMA_IFCR_CTEIF3_Pos)                  /*!< 0x00000800 */
+#define DMA_IFCR_CTEIF3        DMA_IFCR_CTEIF3_Msk                             /*!< Channel 3 Transfer Error clear */
+#define DMA_IFCR_CGIF4_Pos     (12U)
+#define DMA_IFCR_CGIF4_Msk     (0x1UL << DMA_IFCR_CGIF4_Pos)                   /*!< 0x00001000 */
+#define DMA_IFCR_CGIF4         DMA_IFCR_CGIF4_Msk                              /*!< Channel 4 Global interrupt clear */
+#define DMA_IFCR_CTCIF4_Pos    (13U)
+#define DMA_IFCR_CTCIF4_Msk    (0x1UL << DMA_IFCR_CTCIF4_Pos)                  /*!< 0x00002000 */
+#define DMA_IFCR_CTCIF4        DMA_IFCR_CTCIF4_Msk                             /*!< Channel 4 Transfer Complete clear */
+#define DMA_IFCR_CHTIF4_Pos    (14U)
+#define DMA_IFCR_CHTIF4_Msk    (0x1UL << DMA_IFCR_CHTIF4_Pos)                  /*!< 0x00004000 */
+#define DMA_IFCR_CHTIF4        DMA_IFCR_CHTIF4_Msk                             /*!< Channel 4 Half Transfer clear */
+#define DMA_IFCR_CTEIF4_Pos    (15U)
+#define DMA_IFCR_CTEIF4_Msk    (0x1UL << DMA_IFCR_CTEIF4_Pos)                  /*!< 0x00008000 */
+#define DMA_IFCR_CTEIF4        DMA_IFCR_CTEIF4_Msk                             /*!< Channel 4 Transfer Error clear */
+#define DMA_IFCR_CGIF5_Pos     (16U)
+#define DMA_IFCR_CGIF5_Msk     (0x1UL << DMA_IFCR_CGIF5_Pos)                   /*!< 0x00010000 */
+#define DMA_IFCR_CGIF5         DMA_IFCR_CGIF5_Msk                              /*!< Channel 5 Global interrupt clear */
+#define DMA_IFCR_CTCIF5_Pos    (17U)
+#define DMA_IFCR_CTCIF5_Msk    (0x1UL << DMA_IFCR_CTCIF5_Pos)                  /*!< 0x00020000 */
+#define DMA_IFCR_CTCIF5        DMA_IFCR_CTCIF5_Msk                             /*!< Channel 5 Transfer Complete clear */
+#define DMA_IFCR_CHTIF5_Pos    (18U)
+#define DMA_IFCR_CHTIF5_Msk    (0x1UL << DMA_IFCR_CHTIF5_Pos)                  /*!< 0x00040000 */
+#define DMA_IFCR_CHTIF5        DMA_IFCR_CHTIF5_Msk                             /*!< Channel 5 Half Transfer clear */
+#define DMA_IFCR_CTEIF5_Pos    (19U)
+#define DMA_IFCR_CTEIF5_Msk    (0x1UL << DMA_IFCR_CTEIF5_Pos)                  /*!< 0x00080000 */
+#define DMA_IFCR_CTEIF5        DMA_IFCR_CTEIF5_Msk                             /*!< Channel 5 Transfer Error clear */
+#define DMA_IFCR_CGIF6_Pos     (20U)
+#define DMA_IFCR_CGIF6_Msk     (0x1UL << DMA_IFCR_CGIF6_Pos)                   /*!< 0x00100000 */
+#define DMA_IFCR_CGIF6         DMA_IFCR_CGIF6_Msk                              /*!< Channel 6 Global interrupt clear */
+#define DMA_IFCR_CTCIF6_Pos    (21U)
+#define DMA_IFCR_CTCIF6_Msk    (0x1UL << DMA_IFCR_CTCIF6_Pos)                  /*!< 0x00200000 */
+#define DMA_IFCR_CTCIF6        DMA_IFCR_CTCIF6_Msk                             /*!< Channel 6 Transfer Complete clear */
+#define DMA_IFCR_CHTIF6_Pos    (22U)
+#define DMA_IFCR_CHTIF6_Msk    (0x1UL << DMA_IFCR_CHTIF6_Pos)                  /*!< 0x00400000 */
+#define DMA_IFCR_CHTIF6        DMA_IFCR_CHTIF6_Msk                             /*!< Channel 6 Half Transfer clear */
+#define DMA_IFCR_CTEIF6_Pos    (23U)
+#define DMA_IFCR_CTEIF6_Msk    (0x1UL << DMA_IFCR_CTEIF6_Pos)                  /*!< 0x00800000 */
+#define DMA_IFCR_CTEIF6        DMA_IFCR_CTEIF6_Msk                             /*!< Channel 6 Transfer Error clear */
+#define DMA_IFCR_CGIF7_Pos     (24U)
+#define DMA_IFCR_CGIF7_Msk     (0x1UL << DMA_IFCR_CGIF7_Pos)                   /*!< 0x01000000 */
+#define DMA_IFCR_CGIF7         DMA_IFCR_CGIF7_Msk                              /*!< Channel 7 Global interrupt clear */
+#define DMA_IFCR_CTCIF7_Pos    (25U)
+#define DMA_IFCR_CTCIF7_Msk    (0x1UL << DMA_IFCR_CTCIF7_Pos)                  /*!< 0x02000000 */
+#define DMA_IFCR_CTCIF7        DMA_IFCR_CTCIF7_Msk                             /*!< Channel 7 Transfer Complete clear */
+#define DMA_IFCR_CHTIF7_Pos    (26U)
+#define DMA_IFCR_CHTIF7_Msk    (0x1UL << DMA_IFCR_CHTIF7_Pos)                  /*!< 0x04000000 */
+#define DMA_IFCR_CHTIF7        DMA_IFCR_CHTIF7_Msk                             /*!< Channel 7 Half Transfer clear */
+#define DMA_IFCR_CTEIF7_Pos    (27U)
+#define DMA_IFCR_CTEIF7_Msk    (0x1UL << DMA_IFCR_CTEIF7_Pos)                  /*!< 0x08000000 */
+#define DMA_IFCR_CTEIF7        DMA_IFCR_CTEIF7_Msk                             /*!< Channel 7 Transfer Error clear */
+
+/*******************  Bit definition for DMA_CCR register  ********************/
+#define DMA_CCR_EN_Pos         (0U)
+#define DMA_CCR_EN_Msk         (0x1UL << DMA_CCR_EN_Pos)                       /*!< 0x00000001 */
+#define DMA_CCR_EN             DMA_CCR_EN_Msk                                  /*!< Channel enable                      */
+#define DMA_CCR_TCIE_Pos       (1U)
+#define DMA_CCR_TCIE_Msk       (0x1UL << DMA_CCR_TCIE_Pos)                     /*!< 0x00000002 */
+#define DMA_CCR_TCIE           DMA_CCR_TCIE_Msk                                /*!< Transfer complete interrupt enable  */
+#define DMA_CCR_HTIE_Pos       (2U)
+#define DMA_CCR_HTIE_Msk       (0x1UL << DMA_CCR_HTIE_Pos)                     /*!< 0x00000004 */
+#define DMA_CCR_HTIE           DMA_CCR_HTIE_Msk                                /*!< Half Transfer interrupt enable      */
+#define DMA_CCR_TEIE_Pos       (3U)
+#define DMA_CCR_TEIE_Msk       (0x1UL << DMA_CCR_TEIE_Pos)                     /*!< 0x00000008 */
+#define DMA_CCR_TEIE           DMA_CCR_TEIE_Msk                                /*!< Transfer error interrupt enable     */
+#define DMA_CCR_DIR_Pos        (4U)
+#define DMA_CCR_DIR_Msk        (0x1UL << DMA_CCR_DIR_Pos)                      /*!< 0x00000010 */
+#define DMA_CCR_DIR            DMA_CCR_DIR_Msk                                 /*!< Data transfer direction             */
+#define DMA_CCR_CIRC_Pos       (5U)
+#define DMA_CCR_CIRC_Msk       (0x1UL << DMA_CCR_CIRC_Pos)                     /*!< 0x00000020 */
+#define DMA_CCR_CIRC           DMA_CCR_CIRC_Msk                                /*!< Circular mode                       */
+#define DMA_CCR_PINC_Pos       (6U)
+#define DMA_CCR_PINC_Msk       (0x1UL << DMA_CCR_PINC_Pos)                     /*!< 0x00000040 */
+#define DMA_CCR_PINC           DMA_CCR_PINC_Msk                                /*!< Peripheral increment mode           */
+#define DMA_CCR_MINC_Pos       (7U)
+#define DMA_CCR_MINC_Msk       (0x1UL << DMA_CCR_MINC_Pos)                     /*!< 0x00000080 */
+#define DMA_CCR_MINC           DMA_CCR_MINC_Msk                                /*!< Memory increment mode               */
+
+#define DMA_CCR_PSIZE_Pos      (8U)
+#define DMA_CCR_PSIZE_Msk      (0x3UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000300 */
+#define DMA_CCR_PSIZE          DMA_CCR_PSIZE_Msk                               /*!< PSIZE[1:0] bits (Peripheral size)   */
+#define DMA_CCR_PSIZE_0        (0x1UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000100 */
+#define DMA_CCR_PSIZE_1        (0x2UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000200 */
+
+#define DMA_CCR_MSIZE_Pos      (10U)
+#define DMA_CCR_MSIZE_Msk      (0x3UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000C00 */
+#define DMA_CCR_MSIZE          DMA_CCR_MSIZE_Msk                               /*!< MSIZE[1:0] bits (Memory size)       */
+#define DMA_CCR_MSIZE_0        (0x1UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000400 */
+#define DMA_CCR_MSIZE_1        (0x2UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000800 */
+
+#define DMA_CCR_PL_Pos         (12U)
+#define DMA_CCR_PL_Msk         (0x3UL << DMA_CCR_PL_Pos)                       /*!< 0x00003000 */
+#define DMA_CCR_PL             DMA_CCR_PL_Msk                                  /*!< PL[1:0] bits(Channel Priority level)*/
+#define DMA_CCR_PL_0           (0x1UL << DMA_CCR_PL_Pos)                       /*!< 0x00001000 */
+#define DMA_CCR_PL_1           (0x2UL << DMA_CCR_PL_Pos)                        /*!< 0x00002000 */
+
+#define DMA_CCR_MEM2MEM_Pos    (14U)
+#define DMA_CCR_MEM2MEM_Msk    (0x1UL << DMA_CCR_MEM2MEM_Pos)                  /*!< 0x00004000 */
+#define DMA_CCR_MEM2MEM        DMA_CCR_MEM2MEM_Msk                             /*!< Memory to memory mode               */
+
+/******************  Bit definition for DMA_CNDTR register  *******************/
+#define DMA_CNDTR_NDT_Pos      (0U)
+#define DMA_CNDTR_NDT_Msk      (0xFFFFUL << DMA_CNDTR_NDT_Pos)                 /*!< 0x0000FFFF */
+#define DMA_CNDTR_NDT          DMA_CNDTR_NDT_Msk                               /*!< Number of data to Transfer          */
+
+/******************  Bit definition for DMA_CPAR register  ********************/
+#define DMA_CPAR_PA_Pos        (0U)
+#define DMA_CPAR_PA_Msk        (0xFFFFFFFFUL << DMA_CPAR_PA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CPAR_PA            DMA_CPAR_PA_Msk                                 /*!< Peripheral Address                  */
+
+/******************  Bit definition for DMA_CMAR register  ********************/
+#define DMA_CMAR_MA_Pos        (0U)
+#define DMA_CMAR_MA_Msk        (0xFFFFFFFFUL << DMA_CMAR_MA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CMAR_MA            DMA_CMAR_MA_Msk                                 /*!< Memory Address                      */
+
+/******************************************************************************/
+/*                                                                            */
+/*                             DMAMUX Controller                              */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for DMAMUX_CxCR register  **************/
+#define DMAMUX_CxCR_DMAREQ_ID_Pos              (0U)
+#define DMAMUX_CxCR_DMAREQ_ID_Msk              (0x3FUL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x0000003F */
+#define DMAMUX_CxCR_DMAREQ_ID                  DMAMUX_CxCR_DMAREQ_ID_Msk             /*!< DMA Request ID   */
+#define DMAMUX_CxCR_DMAREQ_ID_0                (0x01UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_CxCR_DMAREQ_ID_1                (0x02UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_CxCR_DMAREQ_ID_2                (0x04UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_CxCR_DMAREQ_ID_3                (0x08UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_CxCR_DMAREQ_ID_4                (0x10UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_CxCR_DMAREQ_ID_5                (0x20UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000020 */
+#define DMAMUX_CxCR_DMAREQ_ID_6                (0x40UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000040 */
+#define DMAMUX_CxCR_SOIE_Pos                   (8U)
+#define DMAMUX_CxCR_SOIE_Msk                   (0x1UL << DMAMUX_CxCR_SOIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_CxCR_SOIE                       DMAMUX_CxCR_SOIE_Msk             /*!< Synchro overrun interrupt enable     */
+#define DMAMUX_CxCR_EGE_Pos                    (9U)
+#define DMAMUX_CxCR_EGE_Msk                    (0x1UL << DMAMUX_CxCR_EGE_Pos)   /*!< 0x00000200 */
+#define DMAMUX_CxCR_EGE                        DMAMUX_CxCR_EGE_Msk              /*!< Event generation interrupt enable    */
+#define DMAMUX_CxCR_SE_Pos                     (16U)
+#define DMAMUX_CxCR_SE_Msk                     (0x1UL << DMAMUX_CxCR_SE_Pos)    /*!< 0x00010000 */
+#define DMAMUX_CxCR_SE                         DMAMUX_CxCR_SE_Msk               /*!< Synchronization enable               */
+#define DMAMUX_CxCR_SPOL_Pos                   (17U)
+#define DMAMUX_CxCR_SPOL_Msk                   (0x3UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00060000 */
+#define DMAMUX_CxCR_SPOL                       DMAMUX_CxCR_SPOL_Msk             /*!< Synchronization polarity             */
+#define DMAMUX_CxCR_SPOL_0                     (0x1UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00020000 */
+#define DMAMUX_CxCR_SPOL_1                     (0x2UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00040000 */
+#define DMAMUX_CxCR_NBREQ_Pos                  (19U)
+#define DMAMUX_CxCR_NBREQ_Msk                  (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_CxCR_NBREQ                      DMAMUX_CxCR_NBREQ_Msk             /*!< Number of request                    */
+#define DMAMUX_CxCR_NBREQ_0                    (0x01UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_CxCR_NBREQ_1                    (0x02UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_CxCR_NBREQ_2                    (0x04UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_CxCR_NBREQ_3                    (0x08UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_CxCR_NBREQ_4                    (0x10UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00800000 */
+#define DMAMUX_CxCR_SYNC_ID_Pos                (24U)
+#define DMAMUX_CxCR_SYNC_ID_Msk                (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x1F000000 */
+#define DMAMUX_CxCR_SYNC_ID                    DMAMUX_CxCR_SYNC_ID_Msk             /*!< Synchronization ID                   */
+#define DMAMUX_CxCR_SYNC_ID_0                  (0x01UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x01000000 */
+#define DMAMUX_CxCR_SYNC_ID_1                  (0x02UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x02000000 */
+#define DMAMUX_CxCR_SYNC_ID_2                  (0x04UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x04000000 */
+#define DMAMUX_CxCR_SYNC_ID_3                  (0x08UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x08000000 */
+#define DMAMUX_CxCR_SYNC_ID_4                  (0x10UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x10000000 */
+
+/*******************  Bits definition for DMAMUX_CSR register  **************/
+#define DMAMUX_CSR_SOF0_Pos                    (0U)
+#define DMAMUX_CSR_SOF0_Msk                    (0x1UL << DMAMUX_CSR_SOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CSR_SOF0                        DMAMUX_CSR_SOF0_Msk             /*!< Synchronization Overrun Flag 0       */
+#define DMAMUX_CSR_SOF1_Pos                    (1U)
+#define DMAMUX_CSR_SOF1_Msk                    (0x1UL << DMAMUX_CSR_SOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CSR_SOF1                        DMAMUX_CSR_SOF1_Msk             /*!< Synchronization Overrun Flag 1       */
+#define DMAMUX_CSR_SOF2_Pos                    (2U)
+#define DMAMUX_CSR_SOF2_Msk                    (0x1UL << DMAMUX_CSR_SOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CSR_SOF2                        DMAMUX_CSR_SOF2_Msk             /*!< Synchronization Overrun Flag 2       */
+#define DMAMUX_CSR_SOF3_Pos                    (3U)
+#define DMAMUX_CSR_SOF3_Msk                    (0x1UL << DMAMUX_CSR_SOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CSR_SOF3                        DMAMUX_CSR_SOF3_Msk             /*!< Synchronization Overrun Flag 3       */
+#define DMAMUX_CSR_SOF4_Pos                    (4U)
+#define DMAMUX_CSR_SOF4_Msk                    (0x1UL << DMAMUX_CSR_SOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CSR_SOF4                        DMAMUX_CSR_SOF4_Msk             /*!< Synchronization Overrun Flag 4       */
+#define DMAMUX_CSR_SOF5_Pos                    (5U)
+#define DMAMUX_CSR_SOF5_Msk                    (0x1UL << DMAMUX_CSR_SOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CSR_SOF5                        DMAMUX_CSR_SOF5_Msk             /*!< Synchronization Overrun Flag 5       */
+#define DMAMUX_CSR_SOF6_Pos                    (6U)
+#define DMAMUX_CSR_SOF6_Msk                    (0x1UL << DMAMUX_CSR_SOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CSR_SOF6                        DMAMUX_CSR_SOF6_Msk             /*!< Synchronization Overrun Flag 6       */
+
+/********************  Bits definition for DMAMUX_CFR register  **************/
+#define DMAMUX_CFR_CSOF0_Pos                   (0U)
+#define DMAMUX_CFR_CSOF0_Msk                   (0x1UL << DMAMUX_CFR_CSOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CFR_CSOF0                       DMAMUX_CFR_CSOF0_Msk             /*!< Clear Overrun Flag 0                 */
+#define DMAMUX_CFR_CSOF1_Pos                   (1U)
+#define DMAMUX_CFR_CSOF1_Msk                   (0x1UL << DMAMUX_CFR_CSOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CFR_CSOF1                       DMAMUX_CFR_CSOF1_Msk             /*!< Clear Overrun Flag 1                 */
+#define DMAMUX_CFR_CSOF2_Pos                   (2U)
+#define DMAMUX_CFR_CSOF2_Msk                   (0x1UL << DMAMUX_CFR_CSOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CFR_CSOF2                       DMAMUX_CFR_CSOF2_Msk             /*!< Clear Overrun Flag 2                 */
+#define DMAMUX_CFR_CSOF3_Pos                   (3U)
+#define DMAMUX_CFR_CSOF3_Msk                   (0x1UL << DMAMUX_CFR_CSOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CFR_CSOF3                       DMAMUX_CFR_CSOF3_Msk             /*!< Clear Overrun Flag 3                 */
+#define DMAMUX_CFR_CSOF4_Pos                   (4U)
+#define DMAMUX_CFR_CSOF4_Msk                   (0x1UL << DMAMUX_CFR_CSOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CFR_CSOF4                       DMAMUX_CFR_CSOF4_Msk             /*!< Clear Overrun Flag 4                 */
+#define DMAMUX_CFR_CSOF5_Pos                   (5U)
+#define DMAMUX_CFR_CSOF5_Msk                   (0x1UL << DMAMUX_CFR_CSOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CFR_CSOF5                       DMAMUX_CFR_CSOF5_Msk             /*!< Clear Overrun Flag 5                 */
+#define DMAMUX_CFR_CSOF6_Pos                   (6U)
+#define DMAMUX_CFR_CSOF6_Msk                   (0x1UL << DMAMUX_CFR_CSOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CFR_CSOF6                       DMAMUX_CFR_CSOF6_Msk             /*!< Clear Overrun Flag 6                 */
+
+/********************  Bits definition for DMAMUX_RGxCR register  ************/
+#define DMAMUX_RGxCR_SIG_ID_Pos                (0U)
+#define DMAMUX_RGxCR_SIG_ID_Msk                (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x0000001F */
+#define DMAMUX_RGxCR_SIG_ID                    DMAMUX_RGxCR_SIG_ID_Msk             /*!< Signal ID                         */
+#define DMAMUX_RGxCR_SIG_ID_0                  (0x01UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGxCR_SIG_ID_1                  (0x02UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGxCR_SIG_ID_2                  (0x04UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGxCR_SIG_ID_3                  (0x08UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGxCR_SIG_ID_4                  (0x10UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_RGxCR_OIE_Pos                   (8U)
+#define DMAMUX_RGxCR_OIE_Msk                   (0x1UL << DMAMUX_RGxCR_OIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_RGxCR_OIE                       DMAMUX_RGxCR_OIE_Msk             /*!< Overrun interrupt enable             */
+#define DMAMUX_RGxCR_GE_Pos                    (16U)
+#define DMAMUX_RGxCR_GE_Msk                    (0x1UL << DMAMUX_RGxCR_GE_Pos)   /*!< 0x00010000 */
+#define DMAMUX_RGxCR_GE                        DMAMUX_RGxCR_GE_Msk              /*!< Generation enable                    */
+#define DMAMUX_RGxCR_GPOL_Pos                  (17U)
+#define DMAMUX_RGxCR_GPOL_Msk                  (0x3UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00060000 */
+#define DMAMUX_RGxCR_GPOL                      DMAMUX_RGxCR_GPOL_Msk            /*!< Generation polarity                  */
+#define DMAMUX_RGxCR_GPOL_0                    (0x1UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00020000 */
+#define DMAMUX_RGxCR_GPOL_1                    (0x2UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00040000 */
+#define DMAMUX_RGxCR_GNBREQ_Pos                (19U)
+#define DMAMUX_RGxCR_GNBREQ_Msk                (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_RGxCR_GNBREQ                    DMAMUX_RGxCR_GNBREQ_Msk             /*!< Number of request                 */
+#define DMAMUX_RGxCR_GNBREQ_0                  (0x01UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_RGxCR_GNBREQ_1                  (0x02UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_RGxCR_GNBREQ_2                  (0x04UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_RGxCR_GNBREQ_3                  (0x08UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_RGxCR_GNBREQ_4                  (0x10UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00800000 */
+
+/********************  Bits definition for DMAMUX_RGSR register  **************/
+#define DMAMUX_RGSR_OF0_Pos                    (0U)
+#define DMAMUX_RGSR_OF0_Msk                    (0x1UL << DMAMUX_RGSR_OF0_Pos)   /*!< 0x00000001 */
+#define DMAMUX_RGSR_OF0                        DMAMUX_RGSR_OF0_Msk              /*!< Overrun flag 0                       */
+#define DMAMUX_RGSR_OF1_Pos                    (1U)
+#define DMAMUX_RGSR_OF1_Msk                    (0x1UL << DMAMUX_RGSR_OF1_Pos)   /*!< 0x00000002 */
+#define DMAMUX_RGSR_OF1                        DMAMUX_RGSR_OF1_Msk              /*!< Overrun flag 1                       */
+#define DMAMUX_RGSR_OF2_Pos                    (2U)
+#define DMAMUX_RGSR_OF2_Msk                    (0x1UL << DMAMUX_RGSR_OF2_Pos)   /*!< 0x00000004 */
+#define DMAMUX_RGSR_OF2                        DMAMUX_RGSR_OF2_Msk              /*!< Overrun flag 2                       */
+#define DMAMUX_RGSR_OF3_Pos                    (3U)
+#define DMAMUX_RGSR_OF3_Msk                    (0x1UL << DMAMUX_RGSR_OF3_Pos)   /*!< 0x00000008 */
+#define DMAMUX_RGSR_OF3                        DMAMUX_RGSR_OF3_Msk              /*!< Overrun flag 3                       */
+
+/********************  Bits definition for DMAMUX_RGCFR register  **************/
+#define DMAMUX_RGCFR_COF0_Pos                  (0U)
+#define DMAMUX_RGCFR_COF0_Msk                  (0x1UL << DMAMUX_RGCFR_COF0_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGCFR_COF0                      DMAMUX_RGCFR_COF0_Msk            /*!< Clear Overrun flag 0                 */
+#define DMAMUX_RGCFR_COF1_Pos                  (1U)
+#define DMAMUX_RGCFR_COF1_Msk                  (0x1UL << DMAMUX_RGCFR_COF1_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGCFR_COF1                      DMAMUX_RGCFR_COF1_Msk            /*!< Clear Overrun flag 1                 */
+#define DMAMUX_RGCFR_COF2_Pos                  (2U)
+#define DMAMUX_RGCFR_COF2_Msk                  (0x1UL << DMAMUX_RGCFR_COF2_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGCFR_COF2                      DMAMUX_RGCFR_COF2_Msk            /*!< Clear Overrun flag 2                 */
+#define DMAMUX_RGCFR_COF3_Pos                  (3U)
+#define DMAMUX_RGCFR_COF3_Msk                  (0x1UL << DMAMUX_RGCFR_COF3_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGCFR_COF3                      DMAMUX_RGCFR_COF3_Msk            /*!< Clear Overrun flag 3                 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                    External Interrupt/Event Controller                     */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for EXTI_RTSR1 register  ******************/
+#define EXTI_RTSR1_RT0_Pos           (0U)
+#define EXTI_RTSR1_RT0_Msk           (0x1UL << EXTI_RTSR1_RT0_Pos)             /*!< 0x00000001 */
+#define EXTI_RTSR1_RT0               EXTI_RTSR1_RT0_Msk                        /*!< Rising trigger configuration for input line 0 */
+#define EXTI_RTSR1_RT1_Pos           (1U)
+#define EXTI_RTSR1_RT1_Msk           (0x1UL << EXTI_RTSR1_RT1_Pos)             /*!< 0x00000002 */
+#define EXTI_RTSR1_RT1               EXTI_RTSR1_RT1_Msk                        /*!< Rising trigger configuration for input line 1 */
+#define EXTI_RTSR1_RT2_Pos           (2U)
+#define EXTI_RTSR1_RT2_Msk           (0x1UL << EXTI_RTSR1_RT2_Pos)             /*!< 0x00000004 */
+#define EXTI_RTSR1_RT2               EXTI_RTSR1_RT2_Msk                        /*!< Rising trigger configuration for input line 2 */
+#define EXTI_RTSR1_RT3_Pos           (3U)
+#define EXTI_RTSR1_RT3_Msk           (0x1UL << EXTI_RTSR1_RT3_Pos)             /*!< 0x00000008 */
+#define EXTI_RTSR1_RT3               EXTI_RTSR1_RT3_Msk                        /*!< Rising trigger configuration for input line 3 */
+#define EXTI_RTSR1_RT4_Pos           (4U)
+#define EXTI_RTSR1_RT4_Msk           (0x1UL << EXTI_RTSR1_RT4_Pos)             /*!< 0x00000010 */
+#define EXTI_RTSR1_RT4               EXTI_RTSR1_RT4_Msk                        /*!< Rising trigger configuration for input line 4 */
+#define EXTI_RTSR1_RT5_Pos           (5U)
+#define EXTI_RTSR1_RT5_Msk           (0x1UL << EXTI_RTSR1_RT5_Pos)             /*!< 0x00000020 */
+#define EXTI_RTSR1_RT5               EXTI_RTSR1_RT5_Msk                        /*!< Rising trigger configuration for input line 5 */
+#define EXTI_RTSR1_RT6_Pos           (6U)
+#define EXTI_RTSR1_RT6_Msk           (0x1UL << EXTI_RTSR1_RT6_Pos)             /*!< 0x00000040 */
+#define EXTI_RTSR1_RT6               EXTI_RTSR1_RT6_Msk                        /*!< Rising trigger configuration for input line 6 */
+#define EXTI_RTSR1_RT7_Pos           (7U)
+#define EXTI_RTSR1_RT7_Msk           (0x1UL << EXTI_RTSR1_RT7_Pos)             /*!< 0x00000080 */
+#define EXTI_RTSR1_RT7               EXTI_RTSR1_RT7_Msk                        /*!< Rising trigger configuration for input line 7 */
+#define EXTI_RTSR1_RT8_Pos           (8U)
+#define EXTI_RTSR1_RT8_Msk           (0x1UL << EXTI_RTSR1_RT8_Pos)             /*!< 0x00000100 */
+#define EXTI_RTSR1_RT8               EXTI_RTSR1_RT8_Msk                        /*!< Rising trigger configuration for input line 8 */
+#define EXTI_RTSR1_RT9_Pos           (9U)
+#define EXTI_RTSR1_RT9_Msk           (0x1UL << EXTI_RTSR1_RT9_Pos)             /*!< 0x00000200 */
+#define EXTI_RTSR1_RT9               EXTI_RTSR1_RT9_Msk                        /*!< Rising trigger configuration for input line 9 */
+#define EXTI_RTSR1_RT10_Pos          (10U)
+#define EXTI_RTSR1_RT10_Msk          (0x1UL << EXTI_RTSR1_RT10_Pos)            /*!< 0x00000400 */
+#define EXTI_RTSR1_RT10              EXTI_RTSR1_RT10_Msk                       /*!< Rising trigger configuration for input line 10 */
+#define EXTI_RTSR1_RT11_Pos          (11U)
+#define EXTI_RTSR1_RT11_Msk          (0x1UL << EXTI_RTSR1_RT11_Pos)            /*!< 0x00000800 */
+#define EXTI_RTSR1_RT11              EXTI_RTSR1_RT11_Msk                       /*!< Rising trigger configuration for input line 11 */
+#define EXTI_RTSR1_RT12_Pos          (12U)
+#define EXTI_RTSR1_RT12_Msk          (0x1UL << EXTI_RTSR1_RT12_Pos)            /*!< 0x00001000 */
+#define EXTI_RTSR1_RT12              EXTI_RTSR1_RT12_Msk                       /*!< Rising trigger configuration for input line 12 */
+#define EXTI_RTSR1_RT13_Pos          (13U)
+#define EXTI_RTSR1_RT13_Msk          (0x1UL << EXTI_RTSR1_RT13_Pos)            /*!< 0x00002000 */
+#define EXTI_RTSR1_RT13              EXTI_RTSR1_RT13_Msk                       /*!< Rising trigger configuration for input line 13 */
+#define EXTI_RTSR1_RT14_Pos          (14U)
+#define EXTI_RTSR1_RT14_Msk          (0x1UL << EXTI_RTSR1_RT14_Pos)            /*!< 0x00004000 */
+#define EXTI_RTSR1_RT14              EXTI_RTSR1_RT14_Msk                       /*!< Rising trigger configuration for input line 14 */
+#define EXTI_RTSR1_RT15_Pos          (15U)
+#define EXTI_RTSR1_RT15_Msk          (0x1UL << EXTI_RTSR1_RT15_Pos)            /*!< 0x00008000 */
+#define EXTI_RTSR1_RT15              EXTI_RTSR1_RT15_Msk                       /*!< Rising trigger configuration for input line 15 */
+
+/******************  Bit definition for EXTI_FTSR1 register  ******************/
+#define EXTI_FTSR1_FT0_Pos           (0U)
+#define EXTI_FTSR1_FT0_Msk           (0x1UL << EXTI_FTSR1_FT0_Pos)             /*!< 0x00000001 */
+#define EXTI_FTSR1_FT0               EXTI_FTSR1_FT0_Msk                        /*!< Falling trigger configuration for input line 0 */
+#define EXTI_FTSR1_FT1_Pos           (1U)
+#define EXTI_FTSR1_FT1_Msk           (0x1UL << EXTI_FTSR1_FT1_Pos)             /*!< 0x00000002 */
+#define EXTI_FTSR1_FT1               EXTI_FTSR1_FT1_Msk                        /*!< Falling trigger configuration for input line 1 */
+#define EXTI_FTSR1_FT2_Pos           (2U)
+#define EXTI_FTSR1_FT2_Msk           (0x1UL << EXTI_FTSR1_FT2_Pos)             /*!< 0x00000004 */
+#define EXTI_FTSR1_FT2               EXTI_FTSR1_FT2_Msk                        /*!< Falling trigger configuration for input line 2 */
+#define EXTI_FTSR1_FT3_Pos           (3U)
+#define EXTI_FTSR1_FT3_Msk           (0x1UL << EXTI_FTSR1_FT3_Pos)             /*!< 0x00000008 */
+#define EXTI_FTSR1_FT3               EXTI_FTSR1_FT3_Msk                        /*!< Falling trigger configuration for input line 3 */
+#define EXTI_FTSR1_FT4_Pos           (4U)
+#define EXTI_FTSR1_FT4_Msk           (0x1UL << EXTI_FTSR1_FT4_Pos)             /*!< 0x00000010 */
+#define EXTI_FTSR1_FT4               EXTI_FTSR1_FT4_Msk                        /*!< Falling trigger configuration for input line 4 */
+#define EXTI_FTSR1_FT5_Pos           (5U)
+#define EXTI_FTSR1_FT5_Msk           (0x1UL << EXTI_FTSR1_FT5_Pos)             /*!< 0x00000020 */
+#define EXTI_FTSR1_FT5               EXTI_FTSR1_FT5_Msk                        /*!< Falling trigger configuration for input line 5 */
+#define EXTI_FTSR1_FT6_Pos           (6U)
+#define EXTI_FTSR1_FT6_Msk           (0x1UL << EXTI_FTSR1_FT6_Pos)             /*!< 0x00000040 */
+#define EXTI_FTSR1_FT6               EXTI_FTSR1_FT6_Msk                        /*!< Falling trigger configuration for input line 6 */
+#define EXTI_FTSR1_FT7_Pos           (7U)
+#define EXTI_FTSR1_FT7_Msk           (0x1UL << EXTI_FTSR1_FT7_Pos)             /*!< 0x00000080 */
+#define EXTI_FTSR1_FT7               EXTI_FTSR1_FT7_Msk                        /*!< Falling trigger configuration for input line 7 */
+#define EXTI_FTSR1_FT8_Pos           (8U)
+#define EXTI_FTSR1_FT8_Msk           (0x1UL << EXTI_FTSR1_FT8_Pos)             /*!< 0x00000100 */
+#define EXTI_FTSR1_FT8               EXTI_FTSR1_FT8_Msk                        /*!< Falling trigger configuration for input line 8 */
+#define EXTI_FTSR1_FT9_Pos           (9U)
+#define EXTI_FTSR1_FT9_Msk           (0x1UL << EXTI_FTSR1_FT9_Pos)             /*!< 0x00000200 */
+#define EXTI_FTSR1_FT9               EXTI_FTSR1_FT9_Msk                        /*!< Falling trigger configuration for input line 9 */
+#define EXTI_FTSR1_FT10_Pos          (10U)
+#define EXTI_FTSR1_FT10_Msk          (0x1UL << EXTI_FTSR1_FT10_Pos)            /*!< 0x00000400 */
+#define EXTI_FTSR1_FT10              EXTI_FTSR1_FT10_Msk                       /*!< Falling trigger configuration for input line 10 */
+#define EXTI_FTSR1_FT11_Pos          (11U)
+#define EXTI_FTSR1_FT11_Msk          (0x1UL << EXTI_FTSR1_FT11_Pos)            /*!< 0x00000800 */
+#define EXTI_FTSR1_FT11              EXTI_FTSR1_FT11_Msk                       /*!< Falling trigger configuration for input line 11 */
+#define EXTI_FTSR1_FT12_Pos          (12U)
+#define EXTI_FTSR1_FT12_Msk          (0x1UL << EXTI_FTSR1_FT12_Pos)            /*!< 0x00001000 */
+#define EXTI_FTSR1_FT12              EXTI_FTSR1_FT12_Msk                       /*!< Falling trigger configuration for input line 12 */
+#define EXTI_FTSR1_FT13_Pos          (13U)
+#define EXTI_FTSR1_FT13_Msk          (0x1UL << EXTI_FTSR1_FT13_Pos)            /*!< 0x00002000 */
+#define EXTI_FTSR1_FT13              EXTI_FTSR1_FT13_Msk                       /*!< Falling trigger configuration for input line 13 */
+#define EXTI_FTSR1_FT14_Pos          (14U)
+#define EXTI_FTSR1_FT14_Msk          (0x1UL << EXTI_FTSR1_FT14_Pos)            /*!< 0x00004000 */
+#define EXTI_FTSR1_FT14              EXTI_FTSR1_FT14_Msk                       /*!< Falling trigger configuration for input line 14 */
+#define EXTI_FTSR1_FT15_Pos          (15U)
+#define EXTI_FTSR1_FT15_Msk          (0x1UL << EXTI_FTSR1_FT15_Pos)            /*!< 0x00008000 */
+#define EXTI_FTSR1_FT15              EXTI_FTSR1_FT15_Msk                       /*!< Falling trigger configuration for input line 15 */
+
+/******************  Bit definition for EXTI_SWIER1 register  *****************/
+#define EXTI_SWIER1_SWI0_Pos         (0U)
+#define EXTI_SWIER1_SWI0_Msk         (0x1UL << EXTI_SWIER1_SWI0_Pos)           /*!< 0x00000001 */
+#define EXTI_SWIER1_SWI0             EXTI_SWIER1_SWI0_Msk                      /*!< Software Interrupt on line 0 */
+#define EXTI_SWIER1_SWI1_Pos         (1U)
+#define EXTI_SWIER1_SWI1_Msk         (0x1UL << EXTI_SWIER1_SWI1_Pos)           /*!< 0x00000002 */
+#define EXTI_SWIER1_SWI1             EXTI_SWIER1_SWI1_Msk                      /*!< Software Interrupt on line 1 */
+#define EXTI_SWIER1_SWI2_Pos         (2U)
+#define EXTI_SWIER1_SWI2_Msk         (0x1UL << EXTI_SWIER1_SWI2_Pos)           /*!< 0x00000004 */
+#define EXTI_SWIER1_SWI2             EXTI_SWIER1_SWI2_Msk                      /*!< Software Interrupt on line 2 */
+#define EXTI_SWIER1_SWI3_Pos         (3U)
+#define EXTI_SWIER1_SWI3_Msk         (0x1UL << EXTI_SWIER1_SWI3_Pos)           /*!< 0x00000008 */
+#define EXTI_SWIER1_SWI3             EXTI_SWIER1_SWI3_Msk                      /*!< Software Interrupt on line 3 */
+#define EXTI_SWIER1_SWI4_Pos         (4U)
+#define EXTI_SWIER1_SWI4_Msk         (0x1UL << EXTI_SWIER1_SWI4_Pos)           /*!< 0x00000010 */
+#define EXTI_SWIER1_SWI4             EXTI_SWIER1_SWI4_Msk                      /*!< Software Interrupt on line 4 */
+#define EXTI_SWIER1_SWI5_Pos         (5U)
+#define EXTI_SWIER1_SWI5_Msk         (0x1UL << EXTI_SWIER1_SWI5_Pos)           /*!< 0x00000020 */
+#define EXTI_SWIER1_SWI5             EXTI_SWIER1_SWI5_Msk                      /*!< Software Interrupt on line 5 */
+#define EXTI_SWIER1_SWI6_Pos         (6U)
+#define EXTI_SWIER1_SWI6_Msk         (0x1UL << EXTI_SWIER1_SWI6_Pos)           /*!< 0x00000040 */
+#define EXTI_SWIER1_SWI6             EXTI_SWIER1_SWI6_Msk                      /*!< Software Interrupt on line 6 */
+#define EXTI_SWIER1_SWI7_Pos         (7U)
+#define EXTI_SWIER1_SWI7_Msk         (0x1UL << EXTI_SWIER1_SWI7_Pos)           /*!< 0x00000080 */
+#define EXTI_SWIER1_SWI7             EXTI_SWIER1_SWI7_Msk                      /*!< Software Interrupt on line 7 */
+#define EXTI_SWIER1_SWI8_Pos         (8U)
+#define EXTI_SWIER1_SWI8_Msk         (0x1UL << EXTI_SWIER1_SWI8_Pos)           /*!< 0x00000100 */
+#define EXTI_SWIER1_SWI8             EXTI_SWIER1_SWI8_Msk                      /*!< Software Interrupt on line 8 */
+#define EXTI_SWIER1_SWI9_Pos         (9U)
+#define EXTI_SWIER1_SWI9_Msk         (0x1UL << EXTI_SWIER1_SWI9_Pos)           /*!< 0x00000200 */
+#define EXTI_SWIER1_SWI9             EXTI_SWIER1_SWI9_Msk                      /*!< Software Interrupt on line 9 */
+#define EXTI_SWIER1_SWI10_Pos        (10U)
+#define EXTI_SWIER1_SWI10_Msk        (0x1UL << EXTI_SWIER1_SWI10_Pos)          /*!< 0x00000400 */
+#define EXTI_SWIER1_SWI10            EXTI_SWIER1_SWI10_Msk                     /*!< Software Interrupt on line 10 */
+#define EXTI_SWIER1_SWI11_Pos        (11U)
+#define EXTI_SWIER1_SWI11_Msk        (0x1UL << EXTI_SWIER1_SWI11_Pos)          /*!< 0x00000800 */
+#define EXTI_SWIER1_SWI11            EXTI_SWIER1_SWI11_Msk                     /*!< Software Interrupt on line 11 */
+#define EXTI_SWIER1_SWI12_Pos        (12U)
+#define EXTI_SWIER1_SWI12_Msk        (0x1UL << EXTI_SWIER1_SWI12_Pos)          /*!< 0x00001000 */
+#define EXTI_SWIER1_SWI12            EXTI_SWIER1_SWI12_Msk                     /*!< Software Interrupt on line 12 */
+#define EXTI_SWIER1_SWI13_Pos        (13U)
+#define EXTI_SWIER1_SWI13_Msk        (0x1UL << EXTI_SWIER1_SWI13_Pos)          /*!< 0x00002000 */
+#define EXTI_SWIER1_SWI13            EXTI_SWIER1_SWI13_Msk                     /*!< Software Interrupt on line 13 */
+#define EXTI_SWIER1_SWI14_Pos        (14U)
+#define EXTI_SWIER1_SWI14_Msk        (0x1UL << EXTI_SWIER1_SWI14_Pos)          /*!< 0x00004000 */
+#define EXTI_SWIER1_SWI14            EXTI_SWIER1_SWI14_Msk                     /*!< Software Interrupt on line 14 */
+#define EXTI_SWIER1_SWI15_Pos        (15U)
+#define EXTI_SWIER1_SWI15_Msk        (0x1UL << EXTI_SWIER1_SWI15_Pos)          /*!< 0x00008000 */
+#define EXTI_SWIER1_SWI15            EXTI_SWIER1_SWI15_Msk                     /*!< Software Interrupt on line 15 */
+
+/*******************  Bit definition for EXTI_RPR1 register  ******************/
+#define EXTI_RPR1_RPIF0_Pos          (0U)
+#define EXTI_RPR1_RPIF0_Msk          (0x1UL << EXTI_RPR1_RPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_RPR1_RPIF0              EXTI_RPR1_RPIF0_Msk                       /*!< Rising Pending Interrupt Flag on line 0 */
+#define EXTI_RPR1_RPIF1_Pos          (1U)
+#define EXTI_RPR1_RPIF1_Msk          (0x1UL << EXTI_RPR1_RPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_RPR1_RPIF1              EXTI_RPR1_RPIF1_Msk                       /*!< Rising Pending Interrupt Flag on line 1 */
+#define EXTI_RPR1_RPIF2_Pos          (2U)
+#define EXTI_RPR1_RPIF2_Msk          (0x1UL << EXTI_RPR1_RPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_RPR1_RPIF2              EXTI_RPR1_RPIF2_Msk                       /*!< Rising Pending Interrupt Flag on line 2 */
+#define EXTI_RPR1_RPIF3_Pos          (3U)
+#define EXTI_RPR1_RPIF3_Msk          (0x1UL << EXTI_RPR1_RPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_RPR1_RPIF3              EXTI_RPR1_RPIF3_Msk                       /*!< Rising Pending Interrupt Flag on line 3 */
+#define EXTI_RPR1_RPIF4_Pos          (4U)
+#define EXTI_RPR1_RPIF4_Msk          (0x1UL << EXTI_RPR1_RPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_RPR1_RPIF4              EXTI_RPR1_RPIF4_Msk                       /*!< Rising Pending Interrupt Flag on line 4 */
+#define EXTI_RPR1_RPIF5_Pos          (5U)
+#define EXTI_RPR1_RPIF5_Msk          (0x1UL << EXTI_RPR1_RPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_RPR1_RPIF5              EXTI_RPR1_RPIF5_Msk                       /*!< Rising Pending Interrupt Flag on line 5 */
+#define EXTI_RPR1_RPIF6_Pos          (6U)
+#define EXTI_RPR1_RPIF6_Msk          (0x1UL << EXTI_RPR1_RPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_RPR1_RPIF6              EXTI_RPR1_RPIF6_Msk                       /*!< Rising Pending Interrupt Flag on line 6 */
+#define EXTI_RPR1_RPIF7_Pos          (7U)
+#define EXTI_RPR1_RPIF7_Msk          (0x1UL << EXTI_RPR1_RPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_RPR1_RPIF7              EXTI_RPR1_RPIF7_Msk                       /*!< Rising Pending Interrupt Flag on line 7 */
+#define EXTI_RPR1_RPIF8_Pos          (8U)
+#define EXTI_RPR1_RPIF8_Msk          (0x1UL << EXTI_RPR1_RPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_RPR1_RPIF8              EXTI_RPR1_RPIF8_Msk                       /*!< Rising Pending Interrupt Flag on line 8 */
+#define EXTI_RPR1_RPIF9_Pos          (9U)
+#define EXTI_RPR1_RPIF9_Msk          (0x1UL << EXTI_RPR1_RPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_RPR1_RPIF9              EXTI_RPR1_RPIF9_Msk                       /*!< Rising Pending Interrupt Flag on line 9 */
+#define EXTI_RPR1_RPIF10_Pos         (10U)
+#define EXTI_RPR1_RPIF10_Msk         (0x1UL << EXTI_RPR1_RPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_RPR1_RPIF10             EXTI_RPR1_RPIF10_Msk                      /*!< Rising Pending Interrupt Flag on line 10 */
+#define EXTI_RPR1_RPIF11_Pos         (11U)
+#define EXTI_RPR1_RPIF11_Msk         (0x1UL << EXTI_RPR1_RPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_RPR1_RPIF11             EXTI_RPR1_RPIF11_Msk                      /*!< Rising Pending Interrupt Flag on line 11 */
+#define EXTI_RPR1_RPIF12_Pos         (12U)
+#define EXTI_RPR1_RPIF12_Msk         (0x1UL << EXTI_RPR1_RPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_RPR1_RPIF12             EXTI_RPR1_RPIF12_Msk                      /*!< Rising Pending Interrupt Flag on line 12 */
+#define EXTI_RPR1_RPIF13_Pos         (13U)
+#define EXTI_RPR1_RPIF13_Msk         (0x1UL << EXTI_RPR1_RPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_RPR1_RPIF13             EXTI_RPR1_RPIF13_Msk                      /*!< Rising Pending Interrupt Flag on line 13 */
+#define EXTI_RPR1_RPIF14_Pos         (14U)
+#define EXTI_RPR1_RPIF14_Msk         (0x1UL << EXTI_RPR1_RPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_RPR1_RPIF14             EXTI_RPR1_RPIF14_Msk                      /*!< Rising Pending Interrupt Flag on line 14 */
+#define EXTI_RPR1_RPIF15_Pos         (15U)
+#define EXTI_RPR1_RPIF15_Msk         (0x1UL << EXTI_RPR1_RPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_RPR1_RPIF15             EXTI_RPR1_RPIF15_Msk                      /*!< Rising Pending Interrupt Flag on line 15 */
+
+/*******************  Bit definition for EXTI_FPR1 register  ******************/
+#define EXTI_FPR1_FPIF0_Pos          (0U)
+#define EXTI_FPR1_FPIF0_Msk          (0x1UL << EXTI_FPR1_FPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_FPR1_FPIF0              EXTI_FPR1_FPIF0_Msk                       /*!< Falling Pending Interrupt Flag on line 0 */
+#define EXTI_FPR1_FPIF1_Pos          (1U)
+#define EXTI_FPR1_FPIF1_Msk          (0x1UL << EXTI_FPR1_FPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_FPR1_FPIF1              EXTI_FPR1_FPIF1_Msk                       /*!< Falling Pending Interrupt Flag on line 1 */
+#define EXTI_FPR1_FPIF2_Pos          (2U)
+#define EXTI_FPR1_FPIF2_Msk          (0x1UL << EXTI_FPR1_FPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_FPR1_FPIF2              EXTI_FPR1_FPIF2_Msk                       /*!< Falling Pending Interrupt Flag on line 2 */
+#define EXTI_FPR1_FPIF3_Pos          (3U)
+#define EXTI_FPR1_FPIF3_Msk          (0x1UL << EXTI_FPR1_FPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_FPR1_FPIF3              EXTI_FPR1_FPIF3_Msk                       /*!< Falling Pending Interrupt Flag on line 3 */
+#define EXTI_FPR1_FPIF4_Pos          (4U)
+#define EXTI_FPR1_FPIF4_Msk          (0x1UL << EXTI_FPR1_FPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_FPR1_FPIF4              EXTI_FPR1_FPIF4_Msk                       /*!< Falling Pending Interrupt Flag on line 4 */
+#define EXTI_FPR1_FPIF5_Pos          (5U)
+#define EXTI_FPR1_FPIF5_Msk          (0x1UL << EXTI_FPR1_FPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_FPR1_FPIF5              EXTI_FPR1_FPIF5_Msk                       /*!< Falling Pending Interrupt Flag on line 5 */
+#define EXTI_FPR1_FPIF6_Pos          (6U)
+#define EXTI_FPR1_FPIF6_Msk          (0x1UL << EXTI_FPR1_FPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_FPR1_FPIF6              EXTI_FPR1_FPIF6_Msk                       /*!< Falling Pending Interrupt Flag on line 6 */
+#define EXTI_FPR1_FPIF7_Pos          (7U)
+#define EXTI_FPR1_FPIF7_Msk          (0x1UL << EXTI_FPR1_FPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_FPR1_FPIF7              EXTI_FPR1_FPIF7_Msk                       /*!< Falling Pending Interrupt Flag on line 7 */
+#define EXTI_FPR1_FPIF8_Pos          (8U)
+#define EXTI_FPR1_FPIF8_Msk          (0x1UL << EXTI_FPR1_FPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_FPR1_FPIF8              EXTI_FPR1_FPIF8_Msk                       /*!< Falling Pending Interrupt Flag on line 8 */
+#define EXTI_FPR1_FPIF9_Pos          (9U)
+#define EXTI_FPR1_FPIF9_Msk          (0x1UL << EXTI_FPR1_FPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_FPR1_FPIF9              EXTI_FPR1_FPIF9_Msk                       /*!< Falling Pending Interrupt Flag on line 9 */
+#define EXTI_FPR1_FPIF10_Pos         (10U)
+#define EXTI_FPR1_FPIF10_Msk         (0x1UL << EXTI_FPR1_FPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_FPR1_FPIF10             EXTI_FPR1_FPIF10_Msk                      /*!< Falling Pending Interrupt Flag on line 10 */
+#define EXTI_FPR1_FPIF11_Pos         (11U)
+#define EXTI_FPR1_FPIF11_Msk         (0x1UL << EXTI_FPR1_FPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_FPR1_FPIF11             EXTI_FPR1_FPIF11_Msk                      /*!< Falling Pending Interrupt Flag on line 11 */
+#define EXTI_FPR1_FPIF12_Pos         (12U)
+#define EXTI_FPR1_FPIF12_Msk         (0x1UL << EXTI_FPR1_FPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_FPR1_FPIF12             EXTI_FPR1_FPIF12_Msk                      /*!< Falling Pending Interrupt Flag on line 12 */
+#define EXTI_FPR1_FPIF13_Pos         (13U)
+#define EXTI_FPR1_FPIF13_Msk         (0x1UL << EXTI_FPR1_FPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_FPR1_FPIF13             EXTI_FPR1_FPIF13_Msk                      /*!< Falling Pending Interrupt Flag on line 13 */
+#define EXTI_FPR1_FPIF14_Pos         (14U)
+#define EXTI_FPR1_FPIF14_Msk         (0x1UL << EXTI_FPR1_FPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_FPR1_FPIF14             EXTI_FPR1_FPIF14_Msk                      /*!< Falling Pending Interrupt Flag on line 14 */
+#define EXTI_FPR1_FPIF15_Pos         (15U)
+#define EXTI_FPR1_FPIF15_Msk         (0x1UL << EXTI_FPR1_FPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_FPR1_FPIF15             EXTI_FPR1_FPIF15_Msk                      /*!< Falling Pending Interrupt Flag on line 15 */
+
+/*****************  Bit definition for EXTI_EXTICR1 register  **************/
+#define EXTI_EXTICR1_EXTI0_Pos       (0U)
+#define EXTI_EXTICR1_EXTI0_Msk       (0x7UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR1_EXTI0           EXTI_EXTICR1_EXTI0_Msk                    /*!< EXTI 0 configuration */
+#define EXTI_EXTICR1_EXTI0_0         (0x1UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR1_EXTI0_1         (0x2UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR1_EXTI0_2         (0x4UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR1_EXTI1_Pos       (8U)
+#define EXTI_EXTICR1_EXTI1_Msk       (0x7UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR1_EXTI1           EXTI_EXTICR1_EXTI1_Msk                    /*!< EXTI 1 configuration */
+#define EXTI_EXTICR1_EXTI1_0         (0x1UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR1_EXTI1_1         (0x2UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR1_EXTI1_2         (0x4UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR1_EXTI2_Pos       (16U)
+#define EXTI_EXTICR1_EXTI2_Msk       (0x7UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR1_EXTI2           EXTI_EXTICR1_EXTI2_Msk                    /*!< EXTI 2 configuration */
+#define EXTI_EXTICR1_EXTI2_0         (0x1UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR1_EXTI2_1         (0x2UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR1_EXTI2_2         (0x4UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR1_EXTI3_Pos       (24U)
+#define EXTI_EXTICR1_EXTI3_Msk       (0x7UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR1_EXTI3           EXTI_EXTICR1_EXTI3_Msk                    /*!< EXTI 3 configuration */
+#define EXTI_EXTICR1_EXTI3_0         (0x1UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR1_EXTI3_1         (0x2UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR1_EXTI3_2         (0x4UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR2 register  **************/
+#define EXTI_EXTICR2_EXTI4_Pos       (0U)
+#define EXTI_EXTICR2_EXTI4_Msk       (0x7UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR2_EXTI4           EXTI_EXTICR2_EXTI4_Msk                    /*!< EXTI 4 configuration */
+#define EXTI_EXTICR2_EXTI4_0         (0x1UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR2_EXTI4_1         (0x2UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR2_EXTI4_2         (0x4UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR2_EXTI5_Pos       (8U)
+#define EXTI_EXTICR2_EXTI5_Msk       (0x7UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR2_EXTI5           EXTI_EXTICR2_EXTI5_Msk                    /*!< EXTI 5 configuration */
+#define EXTI_EXTICR2_EXTI5_0         (0x1UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR2_EXTI5_1         (0x2UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR2_EXTI5_2         (0x4UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR2_EXTI6_Pos       (16U)
+#define EXTI_EXTICR2_EXTI6_Msk       (0x7UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR2_EXTI6           EXTI_EXTICR2_EXTI6_Msk                    /*!< EXTI 6 configuration */
+#define EXTI_EXTICR2_EXTI6_0         (0x1UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR2_EXTI6_1         (0x2UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR2_EXTI6_2         (0x4UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR2_EXTI7_Pos       (24U)
+#define EXTI_EXTICR2_EXTI7_Msk       (0x7UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR2_EXTI7           EXTI_EXTICR2_EXTI7_Msk                    /*!< EXTI 7 configuration */
+#define EXTI_EXTICR2_EXTI7_0         (0x1UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR2_EXTI7_1         (0x2UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR2_EXTI7_2         (0x4UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR3 register  **************/
+#define EXTI_EXTICR3_EXTI8_Pos       (0U)
+#define EXTI_EXTICR3_EXTI8_Msk       (0x7UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR3_EXTI8           EXTI_EXTICR3_EXTI8_Msk                    /*!< EXTI 8 configuration */
+#define EXTI_EXTICR3_EXTI8_0         (0x1UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR3_EXTI8_1         (0x2UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR3_EXTI8_2         (0x4UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR3_EXTI9_Pos       (8U)
+#define EXTI_EXTICR3_EXTI9_Msk       (0x7UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR3_EXTI9           EXTI_EXTICR3_EXTI9_Msk                    /*!< EXTI 9 configuration */
+#define EXTI_EXTICR3_EXTI9_0         (0x1UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR3_EXTI9_1         (0x2UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR3_EXTI9_2         (0x4UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR3_EXTI10_Pos      (16U)
+#define EXTI_EXTICR3_EXTI10_Msk      (0x7UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR3_EXTI10          EXTI_EXTICR3_EXTI10_Msk                   /*!< EXTI 10 configuration */
+#define EXTI_EXTICR3_EXTI10_0        (0x1UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR3_EXTI10_1        (0x2UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR3_EXTI10_2        (0x4UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR3_EXTI11_Pos      (24U)
+#define EXTI_EXTICR3_EXTI11_Msk      (0x7UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR3_EXTI11          EXTI_EXTICR3_EXTI11_Msk                   /*!< EXTI 11 configuration */
+#define EXTI_EXTICR3_EXTI11_0        (0x1UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR3_EXTI11_1        (0x2UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR3_EXTI11_2        (0x4UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR4 register  **************/
+#define EXTI_EXTICR4_EXTI12_Pos      (0U)
+#define EXTI_EXTICR4_EXTI12_Msk      (0x7UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000007 */
+#define EXTI_EXTICR4_EXTI12          EXTI_EXTICR4_EXTI12_Msk                   /*!< EXTI 12 configuration */
+#define EXTI_EXTICR4_EXTI12_0        (0x1UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000001 */
+#define EXTI_EXTICR4_EXTI12_1        (0x2UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000002 */
+#define EXTI_EXTICR4_EXTI12_2        (0x4UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000004 */
+#define EXTI_EXTICR4_EXTI13_Pos      (8U)
+#define EXTI_EXTICR4_EXTI13_Msk      (0x7UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000700 */
+#define EXTI_EXTICR4_EXTI13          EXTI_EXTICR4_EXTI13_Msk                   /*!< EXTI 13 configuration */
+#define EXTI_EXTICR4_EXTI13_0        (0x1UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000100 */
+#define EXTI_EXTICR4_EXTI13_1        (0x2UL << EXTI_EXTICR4_EXTI13_Pos)       /*!< 0x00000200 */
+#define EXTI_EXTICR4_EXTI13_2        (0x4UL << EXTI_EXTICR4_EXTI13_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR4_EXTI14_Pos      (16U)
+#define EXTI_EXTICR4_EXTI14_Msk      (0x7UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR4_EXTI14          EXTI_EXTICR4_EXTI14_Msk                   /*!< EXTI 14 configuration */
+#define EXTI_EXTICR4_EXTI14_0        (0x1UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR4_EXTI14_1        (0x2UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR4_EXTI14_2        (0x4UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR4_EXTI15_Pos      (24U)
+#define EXTI_EXTICR4_EXTI15_Msk      (0x7UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR4_EXTI15          EXTI_EXTICR4_EXTI15_Msk                   /*!< EXTI 15 configuration */
+#define EXTI_EXTICR4_EXTI15_0        (0x1UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR4_EXTI15_1        (0x2UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR4_EXTI15_2        (0x4UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x04000000 */
+
+/*******************  Bit definition for EXTI_IMR1 register  ******************/
+#define EXTI_IMR1_IM0_Pos            (0U)
+#define EXTI_IMR1_IM0_Msk            (0x1UL << EXTI_IMR1_IM0_Pos)              /*!< 0x00000001 */
+#define EXTI_IMR1_IM0                EXTI_IMR1_IM0_Msk                         /*!< Interrupt Mask on line 0 */
+#define EXTI_IMR1_IM1_Pos            (1U)
+#define EXTI_IMR1_IM1_Msk            (0x1UL << EXTI_IMR1_IM1_Pos)              /*!< 0x00000002 */
+#define EXTI_IMR1_IM1                EXTI_IMR1_IM1_Msk                         /*!< Interrupt Mask on line 1 */
+#define EXTI_IMR1_IM2_Pos            (2U)
+#define EXTI_IMR1_IM2_Msk            (0x1UL << EXTI_IMR1_IM2_Pos)              /*!< 0x00000004 */
+#define EXTI_IMR1_IM2                EXTI_IMR1_IM2_Msk                         /*!< Interrupt Mask on line 2 */
+#define EXTI_IMR1_IM3_Pos            (3U)
+#define EXTI_IMR1_IM3_Msk            (0x1UL << EXTI_IMR1_IM3_Pos)              /*!< 0x00000008 */
+#define EXTI_IMR1_IM3                EXTI_IMR1_IM3_Msk                         /*!< Interrupt Mask on line 3 */
+#define EXTI_IMR1_IM4_Pos            (4U)
+#define EXTI_IMR1_IM4_Msk            (0x1UL << EXTI_IMR1_IM4_Pos)              /*!< 0x00000010 */
+#define EXTI_IMR1_IM4                EXTI_IMR1_IM4_Msk                         /*!< Interrupt Mask on line 4 */
+#define EXTI_IMR1_IM5_Pos            (5U)
+#define EXTI_IMR1_IM5_Msk            (0x1UL << EXTI_IMR1_IM5_Pos)              /*!< 0x00000020 */
+#define EXTI_IMR1_IM5                EXTI_IMR1_IM5_Msk                         /*!< Interrupt Mask on line 5 */
+#define EXTI_IMR1_IM6_Pos            (6U)
+#define EXTI_IMR1_IM6_Msk            (0x1UL << EXTI_IMR1_IM6_Pos)              /*!< 0x00000040 */
+#define EXTI_IMR1_IM6                EXTI_IMR1_IM6_Msk                         /*!< Interrupt Mask on line 6 */
+#define EXTI_IMR1_IM7_Pos            (7U)
+#define EXTI_IMR1_IM7_Msk            (0x1UL << EXTI_IMR1_IM7_Pos)              /*!< 0x00000080 */
+#define EXTI_IMR1_IM7                EXTI_IMR1_IM7_Msk                         /*!< Interrupt Mask on line 7 */
+#define EXTI_IMR1_IM8_Pos            (8U)
+#define EXTI_IMR1_IM8_Msk            (0x1UL << EXTI_IMR1_IM8_Pos)              /*!< 0x00000100 */
+#define EXTI_IMR1_IM8                EXTI_IMR1_IM8_Msk                         /*!< Interrupt Mask on line 8 */
+#define EXTI_IMR1_IM9_Pos            (9U)
+#define EXTI_IMR1_IM9_Msk            (0x1UL << EXTI_IMR1_IM9_Pos)              /*!< 0x00000200 */
+#define EXTI_IMR1_IM9                EXTI_IMR1_IM9_Msk                         /*!< Interrupt Mask on line 9 */
+#define EXTI_IMR1_IM10_Pos           (10U)
+#define EXTI_IMR1_IM10_Msk           (0x1UL << EXTI_IMR1_IM10_Pos)             /*!< 0x00000400 */
+#define EXTI_IMR1_IM10               EXTI_IMR1_IM10_Msk                        /*!< Interrupt Mask on line 10 */
+#define EXTI_IMR1_IM11_Pos           (11U)
+#define EXTI_IMR1_IM11_Msk           (0x1UL << EXTI_IMR1_IM11_Pos)             /*!< 0x00000800 */
+#define EXTI_IMR1_IM11               EXTI_IMR1_IM11_Msk                        /*!< Interrupt Mask on line 11 */
+#define EXTI_IMR1_IM12_Pos           (12U)
+#define EXTI_IMR1_IM12_Msk           (0x1UL << EXTI_IMR1_IM12_Pos)             /*!< 0x00001000 */
+#define EXTI_IMR1_IM12               EXTI_IMR1_IM12_Msk                        /*!< Interrupt Mask on line 12 */
+#define EXTI_IMR1_IM13_Pos           (13U)
+#define EXTI_IMR1_IM13_Msk           (0x1UL << EXTI_IMR1_IM13_Pos)             /*!< 0x00002000 */
+#define EXTI_IMR1_IM13               EXTI_IMR1_IM13_Msk                        /*!< Interrupt Mask on line 13 */
+#define EXTI_IMR1_IM14_Pos           (14U)
+#define EXTI_IMR1_IM14_Msk           (0x1UL << EXTI_IMR1_IM14_Pos)             /*!< 0x00004000 */
+#define EXTI_IMR1_IM14               EXTI_IMR1_IM14_Msk                        /*!< Interrupt Mask on line 14 */
+#define EXTI_IMR1_IM15_Pos           (15U)
+#define EXTI_IMR1_IM15_Msk           (0x1UL << EXTI_IMR1_IM15_Pos)             /*!< 0x00008000 */
+#define EXTI_IMR1_IM15               EXTI_IMR1_IM15_Msk                        /*!< Interrupt Mask on line 15 */
+#define EXTI_IMR1_IM19_Pos           (19U)
+#define EXTI_IMR1_IM19_Msk           (0x1UL << EXTI_IMR1_IM19_Pos)             /*!< 0x00080000 */
+#define EXTI_IMR1_IM19               EXTI_IMR1_IM19_Msk                        /*!< Interrupt Mask on line 19 */
+#define EXTI_IMR1_IM21_Pos           (21U)
+#define EXTI_IMR1_IM21_Msk           (0x1UL << EXTI_IMR1_IM21_Pos)             /*!< 0x00200000 */
+#define EXTI_IMR1_IM21               EXTI_IMR1_IM21_Msk                        /*!< Interrupt Mask on line 21 */
+#define EXTI_IMR1_IM23_Pos           (23U)
+#define EXTI_IMR1_IM23_Msk           (0x1UL << EXTI_IMR1_IM23_Pos)             /*!< 0x00800000 */
+#define EXTI_IMR1_IM23               EXTI_IMR1_IM23_Msk                        /*!< Interrupt Mask on line 23 */
+#define EXTI_IMR1_IM25_Pos           (25U)
+#define EXTI_IMR1_IM25_Msk           (0x1UL << EXTI_IMR1_IM25_Pos)             /*!< 0x02000000 */
+#define EXTI_IMR1_IM25               EXTI_IMR1_IM25_Msk                        /*!< Interrupt Mask on line 25 */
+#define EXTI_IMR1_IM26_Pos           (26U)
+#define EXTI_IMR1_IM26_Msk           (0x1UL << EXTI_IMR1_IM26_Pos)             /*!< 0x04000000 */
+#define EXTI_IMR1_IM26               EXTI_IMR1_IM26_Msk                        /*!< Interrupt Mask on line 26 */
+#define EXTI_IMR1_IM31_Pos           (31U)
+#define EXTI_IMR1_IM31_Msk           (0x1UL << EXTI_IMR1_IM31_Pos)              /*!< 0x80000000 */
+#define EXTI_IMR1_IM31               EXTI_IMR1_IM31_Msk                        /*!< Interrupt Mask on line 31 */
+#define EXTI_IMR1_IM_Pos             (0U)
+#define EXTI_IMR1_IM_Msk             (0x86A8FFFFUL << EXTI_IMR1_IM_Pos)        /*!< 0x86A8FFFF */
+#define EXTI_IMR1_IM                 EXTI_IMR1_IM_Msk                          /*!< Interrupt Mask All */
+
+
+/*******************  Bit definition for EXTI_EMR1 register  ******************/
+#define EXTI_EMR1_EM0_Pos            (0U)
+#define EXTI_EMR1_EM0_Msk            (0x1UL << EXTI_EMR1_EM0_Pos)              /*!< 0x00000001 */
+#define EXTI_EMR1_EM0                EXTI_EMR1_EM0_Msk                         /*!< Event Mask on line 0 */
+#define EXTI_EMR1_EM1_Pos            (1U)
+#define EXTI_EMR1_EM1_Msk            (0x1UL << EXTI_EMR1_EM1_Pos)              /*!< 0x00000002 */
+#define EXTI_EMR1_EM1                EXTI_EMR1_EM1_Msk                         /*!< Event Mask on line 1 */
+#define EXTI_EMR1_EM2_Pos            (2U)
+#define EXTI_EMR1_EM2_Msk            (0x1UL << EXTI_EMR1_EM2_Pos)              /*!< 0x00000004 */
+#define EXTI_EMR1_EM2                EXTI_EMR1_EM2_Msk                         /*!< Event Mask on line 2 */
+#define EXTI_EMR1_EM3_Pos            (3U)
+#define EXTI_EMR1_EM3_Msk            (0x1UL << EXTI_EMR1_EM3_Pos)              /*!< 0x00000008 */
+#define EXTI_EMR1_EM3                EXTI_EMR1_EM3_Msk                         /*!< Event Mask on line 3 */
+#define EXTI_EMR1_EM4_Pos            (4U)
+#define EXTI_EMR1_EM4_Msk            (0x1UL << EXTI_EMR1_EM4_Pos)              /*!< 0x00000010 */
+#define EXTI_EMR1_EM4                EXTI_EMR1_EM4_Msk                         /*!< Event Mask on line 4 */
+#define EXTI_EMR1_EM5_Pos            (5U)
+#define EXTI_EMR1_EM5_Msk            (0x1UL << EXTI_EMR1_EM5_Pos)              /*!< 0x00000020 */
+#define EXTI_EMR1_EM5                EXTI_EMR1_EM5_Msk                         /*!< Event Mask on line 5 */
+#define EXTI_EMR1_EM6_Pos            (6U)
+#define EXTI_EMR1_EM6_Msk            (0x1UL << EXTI_EMR1_EM6_Pos)              /*!< 0x00000040 */
+#define EXTI_EMR1_EM6                EXTI_EMR1_EM6_Msk                         /*!< Event Mask on line 6 */
+#define EXTI_EMR1_EM7_Pos            (7U)
+#define EXTI_EMR1_EM7_Msk            (0x1UL << EXTI_EMR1_EM7_Pos)              /*!< 0x00000080 */
+#define EXTI_EMR1_EM7                EXTI_EMR1_EM7_Msk                         /*!< Event Mask on line 7 */
+#define EXTI_EMR1_EM8_Pos            (8U)
+#define EXTI_EMR1_EM8_Msk            (0x1UL << EXTI_EMR1_EM8_Pos)              /*!< 0x00000100 */
+#define EXTI_EMR1_EM8                EXTI_EMR1_EM8_Msk                         /*!< Event Mask on line 8 */
+#define EXTI_EMR1_EM9_Pos            (9U)
+#define EXTI_EMR1_EM9_Msk            (0x1UL << EXTI_EMR1_EM9_Pos)              /*!< 0x00000200 */
+#define EXTI_EMR1_EM9                EXTI_EMR1_EM9_Msk                         /*!< Event Mask on line 9 */
+#define EXTI_EMR1_EM10_Pos           (10U)
+#define EXTI_EMR1_EM10_Msk           (0x1UL << EXTI_EMR1_EM10_Pos)             /*!< 0x00000400 */
+#define EXTI_EMR1_EM10               EXTI_EMR1_EM10_Msk                        /*!< Event Mask on line 10 */
+#define EXTI_EMR1_EM11_Pos           (11U)
+#define EXTI_EMR1_EM11_Msk           (0x1UL << EXTI_EMR1_EM11_Pos)             /*!< 0x00000800 */
+#define EXTI_EMR1_EM11               EXTI_EMR1_EM11_Msk                        /*!< Event Mask on line 11 */
+#define EXTI_EMR1_EM12_Pos           (12U)
+#define EXTI_EMR1_EM12_Msk           (0x1UL << EXTI_EMR1_EM12_Pos)             /*!< 0x00001000 */
+#define EXTI_EMR1_EM12               EXTI_EMR1_EM12_Msk                        /*!< Event Mask on line 12 */
+#define EXTI_EMR1_EM13_Pos           (13U)
+#define EXTI_EMR1_EM13_Msk           (0x1UL << EXTI_EMR1_EM13_Pos)             /*!< 0x00002000 */
+#define EXTI_EMR1_EM13               EXTI_EMR1_EM13_Msk                        /*!< Event Mask on line 13 */
+#define EXTI_EMR1_EM14_Pos           (14U)
+#define EXTI_EMR1_EM14_Msk           (0x1UL << EXTI_EMR1_EM14_Pos)             /*!< 0x00004000 */
+#define EXTI_EMR1_EM14               EXTI_EMR1_EM14_Msk                        /*!< Event Mask on line 14 */
+#define EXTI_EMR1_EM15_Pos           (15U)
+#define EXTI_EMR1_EM15_Msk           (0x1UL << EXTI_EMR1_EM15_Pos)             /*!< 0x00008000 */
+#define EXTI_EMR1_EM15               EXTI_EMR1_EM15_Msk                        /*!< Event Mask on line 15 */
+#define EXTI_EMR1_EM19_Pos           (19U)
+#define EXTI_EMR1_EM19_Msk           (0x1UL << EXTI_EMR1_EM19_Pos)             /*!< 0x00080000 */
+#define EXTI_EMR1_EM19               EXTI_EMR1_EM19_Msk                        /*!< Event Mask on line 19 */
+#define EXTI_EMR1_EM21_Pos           (21U)
+#define EXTI_EMR1_EM21_Msk           (0x1UL << EXTI_EMR1_EM21_Pos)             /*!< 0x00200000 */
+#define EXTI_EMR1_EM21               EXTI_EMR1_EM21_Msk                        /*!< Event Mask on line 21 */
+#define EXTI_EMR1_EM23_Pos           (23U)
+#define EXTI_EMR1_EM23_Msk           (0x1UL << EXTI_EMR1_EM23_Pos)             /*!< 0x00800000 */
+#define EXTI_EMR1_EM23               EXTI_EMR1_EM23_Msk                        /*!< Event Mask on line 23 */
+#define EXTI_EMR1_EM25_Pos           (25U)
+#define EXTI_EMR1_EM25_Msk           (0x1UL << EXTI_EMR1_EM25_Pos)             /*!< 0x02000000 */
+#define EXTI_EMR1_EM25               EXTI_EMR1_EM25_Msk                        /*!< Event Mask on line 25 */
+#define EXTI_EMR1_EM26_Pos           (26U)
+#define EXTI_EMR1_EM26_Msk           (0x1UL << EXTI_EMR1_EM26_Pos)             /*!< 0x04000000 */
+#define EXTI_EMR1_EM26               EXTI_EMR1_EM26_Msk                        /*!< Event Mask on line 26 */
+#define EXTI_EMR1_EM31_Pos           (31U)
+#define EXTI_EMR1_EM31_Msk           (0x1UL << EXTI_EMR1_EM31_Pos)             /*!< 0x80000000 */
+#define EXTI_EMR1_EM31               EXTI_EMR1_EM31_Msk                        /*!< Event Mask on line 31 */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    FLASH                                   */
+/*                                                                            */
+/******************************************************************************/
+/* Note: No specific macro feature on this device */
+
+/*******************  Bits definition for FLASH_ACR register  *****************/
+#define FLASH_ACR_LATENCY_Pos                  (0U)
+#define FLASH_ACR_LATENCY_Msk                  (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */
+#define FLASH_ACR_LATENCY                      FLASH_ACR_LATENCY_Msk
+#define FLASH_ACR_LATENCY_0                    (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */
+#define FLASH_ACR_LATENCY_1                    (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */
+#define FLASH_ACR_LATENCY_2                    (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */
+#define FLASH_ACR_PRFTEN_Pos                   (8U)
+#define FLASH_ACR_PRFTEN_Msk                   (0x1UL << FLASH_ACR_PRFTEN_Pos)  /*!< 0x00000100 */
+#define FLASH_ACR_PRFTEN                       FLASH_ACR_PRFTEN_Msk
+#define FLASH_ACR_ICEN_Pos                     (9U)
+#define FLASH_ACR_ICEN_Msk                     (0x1UL << FLASH_ACR_ICEN_Pos)    /*!< 0x00000200 */
+#define FLASH_ACR_ICEN                         FLASH_ACR_ICEN_Msk
+#define FLASH_ACR_ICRST_Pos                    (11U)
+#define FLASH_ACR_ICRST_Msk                    (0x1UL << FLASH_ACR_ICRST_Pos)   /*!< 0x00000800 */
+#define FLASH_ACR_ICRST                        FLASH_ACR_ICRST_Msk
+#define FLASH_ACR_PROGEMPTY_Pos                (16U)
+#define FLASH_ACR_PROGEMPTY_Msk                (0x1UL << FLASH_ACR_PROGEMPTY_Pos) /*!< 0x00010000 */
+#define FLASH_ACR_PROGEMPTY                    FLASH_ACR_PROGEMPTY_Msk
+
+/*******************  Bits definition for FLASH_SR register  ******************/
+#define FLASH_SR_EOP_Pos                       (0U)
+#define FLASH_SR_EOP_Msk                       (0x1UL << FLASH_SR_EOP_Pos)      /*!< 0x00000001 */
+#define FLASH_SR_EOP                           FLASH_SR_EOP_Msk
+#define FLASH_SR_OPERR_Pos                     (1U)
+#define FLASH_SR_OPERR_Msk                     (0x1UL << FLASH_SR_OPERR_Pos)    /*!< 0x00000002 */
+#define FLASH_SR_OPERR                         FLASH_SR_OPERR_Msk
+#define FLASH_SR_PROGERR_Pos                   (3U)
+#define FLASH_SR_PROGERR_Msk                   (0x1UL << FLASH_SR_PROGERR_Pos)  /*!< 0x00000008 */
+#define FLASH_SR_PROGERR                       FLASH_SR_PROGERR_Msk
+#define FLASH_SR_WRPERR_Pos                    (4U)
+#define FLASH_SR_WRPERR_Msk                    (0x1UL << FLASH_SR_WRPERR_Pos)   /*!< 0x00000010 */
+#define FLASH_SR_WRPERR                        FLASH_SR_WRPERR_Msk
+#define FLASH_SR_PGAERR_Pos                    (5U)
+#define FLASH_SR_PGAERR_Msk                    (0x1UL << FLASH_SR_PGAERR_Pos)   /*!< 0x00000020 */
+#define FLASH_SR_PGAERR                        FLASH_SR_PGAERR_Msk
+#define FLASH_SR_SIZERR_Pos                    (6U)
+#define FLASH_SR_SIZERR_Msk                    (0x1UL << FLASH_SR_SIZERR_Pos)   /*!< 0x00000040 */
+#define FLASH_SR_SIZERR                        FLASH_SR_SIZERR_Msk
+#define FLASH_SR_PGSERR_Pos                    (7U)
+#define FLASH_SR_PGSERR_Msk                    (0x1UL << FLASH_SR_PGSERR_Pos)   /*!< 0x00000080 */
+#define FLASH_SR_PGSERR                        FLASH_SR_PGSERR_Msk
+#define FLASH_SR_MISERR_Pos                    (8U)
+#define FLASH_SR_MISERR_Msk                    (0x1UL << FLASH_SR_MISERR_Pos)   /*!< 0x00000100 */
+#define FLASH_SR_MISERR                        FLASH_SR_MISERR_Msk
+#define FLASH_SR_FASTERR_Pos                   (9U)
+#define FLASH_SR_FASTERR_Msk                   (0x1UL << FLASH_SR_FASTERR_Pos)  /*!< 0x00000200 */
+#define FLASH_SR_FASTERR                       FLASH_SR_FASTERR_Msk
+#define FLASH_SR_OPTVERR_Pos                   (15U)
+#define FLASH_SR_OPTVERR_Msk                   (0x1UL << FLASH_SR_OPTVERR_Pos)  /*!< 0x00008000 */
+#define FLASH_SR_OPTVERR                       FLASH_SR_OPTVERR_Msk
+#define FLASH_SR_BSY1_Pos                      (16U)
+#define FLASH_SR_BSY1_Msk                      (0x1UL << FLASH_SR_BSY1_Pos)     /*!< 0x00010000 */
+#define FLASH_SR_BSY1                          FLASH_SR_BSY1_Msk
+#define FLASH_SR_CFGBSY_Pos                    (18U)
+#define FLASH_SR_CFGBSY_Msk                    (0x1UL << FLASH_SR_CFGBSY_Pos)   /*!< 0x00040000 */
+#define FLASH_SR_CFGBSY                        FLASH_SR_CFGBSY_Msk
+
+/*******************  Bits definition for FLASH_CR register  ******************/
+#define FLASH_CR_PG_Pos                        (0U)
+#define FLASH_CR_PG_Msk                        (0x1UL << FLASH_CR_PG_Pos)         /*!< 0x00000001 */
+#define FLASH_CR_PG                            FLASH_CR_PG_Msk
+#define FLASH_CR_PER_Pos                       (1U)
+#define FLASH_CR_PER_Msk                       (0x1UL << FLASH_CR_PER_Pos)        /*!< 0x00000002 */
+#define FLASH_CR_PER                           FLASH_CR_PER_Msk
+#define FLASH_CR_MER1_Pos                      (2U)
+#define FLASH_CR_MER1_Msk                      (0x1UL << FLASH_CR_MER1_Pos)       /*!< 0x00000004 */
+#define FLASH_CR_MER1                          FLASH_CR_MER1_Msk
+#define FLASH_CR_PNB_Pos                       (3U)
+#define FLASH_CR_PNB_Msk                       (0x3FUL << FLASH_CR_PNB_Pos)       /*!< 0x000001F8 */
+#define FLASH_CR_PNB                           FLASH_CR_PNB_Msk
+#define FLASH_CR_STRT_Pos                      (16U)
+#define FLASH_CR_STRT_Msk                      (0x1UL << FLASH_CR_STRT_Pos)       /*!< 0x00010000 */
+#define FLASH_CR_STRT                          FLASH_CR_STRT_Msk
+#define FLASH_CR_OPTSTRT_Pos                   (17U)
+#define FLASH_CR_OPTSTRT_Msk                   (0x1UL << FLASH_CR_OPTSTRT_Pos)    /*!< 0x00020000 */
+#define FLASH_CR_OPTSTRT                       FLASH_CR_OPTSTRT_Msk
+#define FLASH_CR_FSTPG_Pos                     (18U)
+#define FLASH_CR_FSTPG_Msk                     (0x1UL << FLASH_CR_FSTPG_Pos)      /*!< 0x00040000 */
+#define FLASH_CR_FSTPG                         FLASH_CR_FSTPG_Msk
+#define FLASH_CR_EOPIE_Pos                     (24U)
+#define FLASH_CR_EOPIE_Msk                     (0x1UL << FLASH_CR_EOPIE_Pos)      /*!< 0x01000000 */
+#define FLASH_CR_EOPIE                         FLASH_CR_EOPIE_Msk
+#define FLASH_CR_ERRIE_Pos                     (25U)
+#define FLASH_CR_ERRIE_Msk                     (0x1UL << FLASH_CR_ERRIE_Pos)      /*!< 0x02000000 */
+#define FLASH_CR_ERRIE                         FLASH_CR_ERRIE_Msk
+#define FLASH_CR_OBL_LAUNCH_Pos                (27U)
+#define FLASH_CR_OBL_LAUNCH_Msk                (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */
+#define FLASH_CR_OBL_LAUNCH                    FLASH_CR_OBL_LAUNCH_Msk
+#define FLASH_CR_OPTLOCK_Pos                   (30U)
+#define FLASH_CR_OPTLOCK_Msk                   (0x1UL << FLASH_CR_OPTLOCK_Pos)    /*!< 0x40000000 */
+#define FLASH_CR_OPTLOCK                       FLASH_CR_OPTLOCK_Msk
+#define FLASH_CR_LOCK_Pos                      (31U)
+#define FLASH_CR_LOCK_Msk                      (0x1UL << FLASH_CR_LOCK_Pos)       /*!< 0x80000000 */
+#define FLASH_CR_LOCK                          FLASH_CR_LOCK_Msk
+
+/*******************  Bits definition for FLASH_ECCR register  ****************/
+#define FLASH_ECCR_ADDR_ECC_Pos                (0U)
+#define FLASH_ECCR_ADDR_ECC_Msk                (0x3FFFUL << FLASH_ECCR_ADDR_ECC_Pos)  /*!< 0x00003FFF */
+#define FLASH_ECCR_ADDR_ECC                    FLASH_ECCR_ADDR_ECC_Msk
+#define FLASH_ECCR_SYSF_ECC_Pos                (20U)
+#define FLASH_ECCR_SYSF_ECC_Msk                (0x1UL << FLASH_ECCR_SYSF_ECC_Pos)     /*!< 0x00100000 */
+#define FLASH_ECCR_SYSF_ECC                    FLASH_ECCR_SYSF_ECC_Msk
+#define FLASH_ECCR_ECCCIE_Pos                  (24U)
+#define FLASH_ECCR_ECCCIE_Msk                  (0x1UL << FLASH_ECCR_ECCCIE_Pos)       /*!< 0x01000000 */
+#define FLASH_ECCR_ECCCIE                      FLASH_ECCR_ECCCIE_Msk
+#define FLASH_ECCR_ECCC_Pos                    (30U)
+#define FLASH_ECCR_ECCC_Msk                    (0x1UL << FLASH_ECCR_ECCC_Pos)         /*!< 0x40000000 */
+#define FLASH_ECCR_ECCC                        FLASH_ECCR_ECCC_Msk
+#define FLASH_ECCR_ECCD_Pos                    (31U)
+#define FLASH_ECCR_ECCD_Msk                    (0x1UL << FLASH_ECCR_ECCD_Pos)         /*!< 0x80000000 */
+#define FLASH_ECCR_ECCD                        FLASH_ECCR_ECCD_Msk
+
+/*******************  Bits definition for FLASH_OPTR register  ****************/
+#define FLASH_OPTR_RDP_Pos                     (0U)
+#define FLASH_OPTR_RDP_Msk                     (0xFFUL << FLASH_OPTR_RDP_Pos)             /*!< 0x000000FF */
+#define FLASH_OPTR_RDP                         FLASH_OPTR_RDP_Msk
+#define FLASH_OPTR_nRST_STOP_Pos               (13U)
+#define FLASH_OPTR_nRST_STOP_Msk               (0x1UL << FLASH_OPTR_nRST_STOP_Pos)        /*!< 0x00002000 */
+#define FLASH_OPTR_nRST_STOP                   FLASH_OPTR_nRST_STOP_Msk
+#define FLASH_OPTR_nRST_STDBY_Pos              (14U)
+#define FLASH_OPTR_nRST_STDBY_Msk              (0x1UL << FLASH_OPTR_nRST_STDBY_Pos)       /*!< 0x00004000 */
+#define FLASH_OPTR_nRST_STDBY                  FLASH_OPTR_nRST_STDBY_Msk
+#define FLASH_OPTR_IWDG_SW_Pos                 (16U)
+#define FLASH_OPTR_IWDG_SW_Msk                 (0x1UL << FLASH_OPTR_IWDG_SW_Pos)          /*!< 0x00010000 */
+#define FLASH_OPTR_IWDG_SW                     FLASH_OPTR_IWDG_SW_Msk
+#define FLASH_OPTR_IWDG_STOP_Pos               (17U)
+#define FLASH_OPTR_IWDG_STOP_Msk               (0x1UL << FLASH_OPTR_IWDG_STOP_Pos)        /*!< 0x00020000 */
+#define FLASH_OPTR_IWDG_STOP                   FLASH_OPTR_IWDG_STOP_Msk
+#define FLASH_OPTR_IWDG_STDBY_Pos              (18U)
+#define FLASH_OPTR_IWDG_STDBY_Msk              (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos)       /*!< 0x00040000 */
+#define FLASH_OPTR_IWDG_STDBY                  FLASH_OPTR_IWDG_STDBY_Msk
+#define FLASH_OPTR_WWDG_SW_Pos                 (19U)
+#define FLASH_OPTR_WWDG_SW_Msk                 (0x1UL << FLASH_OPTR_WWDG_SW_Pos)          /*!< 0x00080000 */
+#define FLASH_OPTR_WWDG_SW                     FLASH_OPTR_WWDG_SW_Msk
+#define FLASH_OPTR_RAM_PARITY_CHECK_Pos        (22U)
+#define FLASH_OPTR_RAM_PARITY_CHECK_Msk        (0x1UL << FLASH_OPTR_RAM_PARITY_CHECK_Pos) /*!< 0x00400000 */
+#define FLASH_OPTR_RAM_PARITY_CHECK            FLASH_OPTR_RAM_PARITY_CHECK_Msk
+#define FLASH_OPTR_nBOOT_SEL_Pos               (24U)
+#define FLASH_OPTR_nBOOT_SEL_Msk               (0x1UL << FLASH_OPTR_nBOOT_SEL_Pos)        /*!< 0x01000000 */
+#define FLASH_OPTR_nBOOT_SEL                   FLASH_OPTR_nBOOT_SEL_Msk
+#define FLASH_OPTR_nBOOT1_Pos                  (25U)
+#define FLASH_OPTR_nBOOT1_Msk                  (0x1UL << FLASH_OPTR_nBOOT1_Pos)           /*!< 0x02000000 */
+#define FLASH_OPTR_nBOOT1                      FLASH_OPTR_nBOOT1_Msk
+#define FLASH_OPTR_nBOOT0_Pos                  (26U)
+#define FLASH_OPTR_nBOOT0_Msk                  (0x1UL << FLASH_OPTR_nBOOT0_Pos)           /*!< 0x04000000 */
+#define FLASH_OPTR_nBOOT0                      FLASH_OPTR_nBOOT0_Msk
+
+/******************  Bits definition for FLASH_WRP1AR register  ***************/
+#define FLASH_WRP1AR_WRP1A_STRT_Pos            (0U)
+#define FLASH_WRP1AR_WRP1A_STRT_Msk            (0x3FUL << FLASH_WRP1AR_WRP1A_STRT_Pos) /*!< 0x0000003F */
+#define FLASH_WRP1AR_WRP1A_STRT                FLASH_WRP1AR_WRP1A_STRT_Msk
+#define FLASH_WRP1AR_WRP1A_END_Pos             (16U)
+#define FLASH_WRP1AR_WRP1A_END_Msk             (0x3FUL << FLASH_WRP1AR_WRP1A_END_Pos) /*!< 0x003F0000 */
+#define FLASH_WRP1AR_WRP1A_END                 FLASH_WRP1AR_WRP1A_END_Msk
+
+/******************  Bits definition for FLASH_WRP1BR register  ***************/
+#define FLASH_WRP1BR_WRP1B_STRT_Pos            (0U)
+#define FLASH_WRP1BR_WRP1B_STRT_Msk            (0x3FUL << FLASH_WRP1BR_WRP1B_STRT_Pos) /*!< 0x0000003F */
+#define FLASH_WRP1BR_WRP1B_STRT                FLASH_WRP1BR_WRP1B_STRT_Msk
+#define FLASH_WRP1BR_WRP1B_END_Pos             (16U)
+#define FLASH_WRP1BR_WRP1B_END_Msk             (0x3FUL << FLASH_WRP1BR_WRP1B_END_Pos) /*!< 0x003F0000 */
+#define FLASH_WRP1BR_WRP1B_END                 FLASH_WRP1BR_WRP1B_END_Msk
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                            General Purpose I/O                             */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bits definition for GPIO_MODER register  *****************/
+#define GPIO_MODER_MODE0_Pos           (0U)
+#define GPIO_MODER_MODE0_Msk           (0x3UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000003 */
+#define GPIO_MODER_MODE0               GPIO_MODER_MODE0_Msk
+#define GPIO_MODER_MODE0_0             (0x1UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000001 */
+#define GPIO_MODER_MODE0_1             (0x2UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000002 */
+#define GPIO_MODER_MODE1_Pos           (2U)
+#define GPIO_MODER_MODE1_Msk           (0x3UL << GPIO_MODER_MODE1_Pos)          /*!< 0x0000000C */
+#define GPIO_MODER_MODE1               GPIO_MODER_MODE1_Msk
+#define GPIO_MODER_MODE1_0             (0x1UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000004 */
+#define GPIO_MODER_MODE1_1             (0x2UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000008 */
+#define GPIO_MODER_MODE2_Pos           (4U)
+#define GPIO_MODER_MODE2_Msk           (0x3UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000030 */
+#define GPIO_MODER_MODE2               GPIO_MODER_MODE2_Msk
+#define GPIO_MODER_MODE2_0             (0x1UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000010 */
+#define GPIO_MODER_MODE2_1             (0x2UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000020 */
+#define GPIO_MODER_MODE3_Pos           (6U)
+#define GPIO_MODER_MODE3_Msk           (0x3UL << GPIO_MODER_MODE3_Pos)          /*!< 0x000000C0 */
+#define GPIO_MODER_MODE3               GPIO_MODER_MODE3_Msk
+#define GPIO_MODER_MODE3_0             (0x1UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000040 */
+#define GPIO_MODER_MODE3_1             (0x2UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000080 */
+#define GPIO_MODER_MODE4_Pos           (8U)
+#define GPIO_MODER_MODE4_Msk           (0x3UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000300 */
+#define GPIO_MODER_MODE4               GPIO_MODER_MODE4_Msk
+#define GPIO_MODER_MODE4_0             (0x1UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000100 */
+#define GPIO_MODER_MODE4_1             (0x2UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000200 */
+#define GPIO_MODER_MODE5_Pos           (10U)
+#define GPIO_MODER_MODE5_Msk           (0x3UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000C00 */
+#define GPIO_MODER_MODE5               GPIO_MODER_MODE5_Msk
+#define GPIO_MODER_MODE5_0             (0x1UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000400 */
+#define GPIO_MODER_MODE5_1             (0x2UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000800 */
+#define GPIO_MODER_MODE6_Pos           (12U)
+#define GPIO_MODER_MODE6_Msk           (0x3UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00003000 */
+#define GPIO_MODER_MODE6               GPIO_MODER_MODE6_Msk
+#define GPIO_MODER_MODE6_0             (0x1UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00001000 */
+#define GPIO_MODER_MODE6_1             (0x2UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00002000 */
+#define GPIO_MODER_MODE7_Pos           (14U)
+#define GPIO_MODER_MODE7_Msk           (0x3UL << GPIO_MODER_MODE7_Pos)          /*!< 0x0000C000 */
+#define GPIO_MODER_MODE7               GPIO_MODER_MODE7_Msk
+#define GPIO_MODER_MODE7_0             (0x1UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00004000 */
+#define GPIO_MODER_MODE7_1             (0x2UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00008000 */
+#define GPIO_MODER_MODE8_Pos           (16U)
+#define GPIO_MODER_MODE8_Msk           (0x3UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00030000 */
+#define GPIO_MODER_MODE8               GPIO_MODER_MODE8_Msk
+#define GPIO_MODER_MODE8_0             (0x1UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00010000 */
+#define GPIO_MODER_MODE8_1             (0x2UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00020000 */
+#define GPIO_MODER_MODE9_Pos           (18U)
+#define GPIO_MODER_MODE9_Msk           (0x3UL << GPIO_MODER_MODE9_Pos)          /*!< 0x000C0000 */
+#define GPIO_MODER_MODE9               GPIO_MODER_MODE9_Msk
+#define GPIO_MODER_MODE9_0             (0x1UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00040000 */
+#define GPIO_MODER_MODE9_1             (0x2UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00080000 */
+#define GPIO_MODER_MODE10_Pos          (20U)
+#define GPIO_MODER_MODE10_Msk          (0x3UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00300000 */
+#define GPIO_MODER_MODE10              GPIO_MODER_MODE10_Msk
+#define GPIO_MODER_MODE10_0            (0x1UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00100000 */
+#define GPIO_MODER_MODE10_1            (0x2UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00200000 */
+#define GPIO_MODER_MODE11_Pos          (22U)
+#define GPIO_MODER_MODE11_Msk          (0x3UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00C00000 */
+#define GPIO_MODER_MODE11              GPIO_MODER_MODE11_Msk
+#define GPIO_MODER_MODE11_0            (0x1UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00400000 */
+#define GPIO_MODER_MODE11_1            (0x2UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00800000 */
+#define GPIO_MODER_MODE12_Pos          (24U)
+#define GPIO_MODER_MODE12_Msk          (0x3UL << GPIO_MODER_MODE12_Pos)         /*!< 0x03000000 */
+#define GPIO_MODER_MODE12              GPIO_MODER_MODE12_Msk
+#define GPIO_MODER_MODE12_0            (0x1UL << GPIO_MODER_MODE12_Pos)         /*!< 0x01000000 */
+#define GPIO_MODER_MODE12_1            (0x2UL << GPIO_MODER_MODE12_Pos)         /*!< 0x02000000 */
+#define GPIO_MODER_MODE13_Pos          (26U)
+#define GPIO_MODER_MODE13_Msk          (0x3UL << GPIO_MODER_MODE13_Pos)         /*!< 0x0C000000 */
+#define GPIO_MODER_MODE13              GPIO_MODER_MODE13_Msk
+#define GPIO_MODER_MODE13_0            (0x1UL << GPIO_MODER_MODE13_Pos)         /*!< 0x04000000 */
+#define GPIO_MODER_MODE13_1            (0x2UL << GPIO_MODER_MODE13_Pos)         /*!< 0x08000000 */
+#define GPIO_MODER_MODE14_Pos          (28U)
+#define GPIO_MODER_MODE14_Msk          (0x3UL << GPIO_MODER_MODE14_Pos)         /*!< 0x30000000 */
+#define GPIO_MODER_MODE14              GPIO_MODER_MODE14_Msk
+#define GPIO_MODER_MODE14_0            (0x1UL << GPIO_MODER_MODE14_Pos)         /*!< 0x10000000 */
+#define GPIO_MODER_MODE14_1            (0x2UL << GPIO_MODER_MODE14_Pos)         /*!< 0x20000000 */
+#define GPIO_MODER_MODE15_Pos          (30U)
+#define GPIO_MODER_MODE15_Msk          (0x3UL << GPIO_MODER_MODE15_Pos)         /*!< 0xC0000000 */
+#define GPIO_MODER_MODE15              GPIO_MODER_MODE15_Msk
+#define GPIO_MODER_MODE15_0            (0x1UL << GPIO_MODER_MODE15_Pos)         /*!< 0x40000000 */
+#define GPIO_MODER_MODE15_1            (0x2UL << GPIO_MODER_MODE15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_OTYPER register  ****************/
+#define GPIO_OTYPER_OT0_Pos            (0U)
+#define GPIO_OTYPER_OT0_Msk            (0x1UL << GPIO_OTYPER_OT0_Pos)           /*!< 0x00000001 */
+#define GPIO_OTYPER_OT0                GPIO_OTYPER_OT0_Msk
+#define GPIO_OTYPER_OT1_Pos            (1U)
+#define GPIO_OTYPER_OT1_Msk            (0x1UL << GPIO_OTYPER_OT1_Pos)           /*!< 0x00000002 */
+#define GPIO_OTYPER_OT1                GPIO_OTYPER_OT1_Msk
+#define GPIO_OTYPER_OT2_Pos            (2U)
+#define GPIO_OTYPER_OT2_Msk            (0x1UL << GPIO_OTYPER_OT2_Pos)           /*!< 0x00000004 */
+#define GPIO_OTYPER_OT2                GPIO_OTYPER_OT2_Msk
+#define GPIO_OTYPER_OT3_Pos            (3U)
+#define GPIO_OTYPER_OT3_Msk            (0x1UL << GPIO_OTYPER_OT3_Pos)           /*!< 0x00000008 */
+#define GPIO_OTYPER_OT3                GPIO_OTYPER_OT3_Msk
+#define GPIO_OTYPER_OT4_Pos            (4U)
+#define GPIO_OTYPER_OT4_Msk            (0x1UL << GPIO_OTYPER_OT4_Pos)           /*!< 0x00000010 */
+#define GPIO_OTYPER_OT4                GPIO_OTYPER_OT4_Msk
+#define GPIO_OTYPER_OT5_Pos            (5U)
+#define GPIO_OTYPER_OT5_Msk            (0x1UL << GPIO_OTYPER_OT5_Pos)           /*!< 0x00000020 */
+#define GPIO_OTYPER_OT5                GPIO_OTYPER_OT5_Msk
+#define GPIO_OTYPER_OT6_Pos            (6U)
+#define GPIO_OTYPER_OT6_Msk            (0x1UL << GPIO_OTYPER_OT6_Pos)           /*!< 0x00000040 */
+#define GPIO_OTYPER_OT6                GPIO_OTYPER_OT6_Msk
+#define GPIO_OTYPER_OT7_Pos            (7U)
+#define GPIO_OTYPER_OT7_Msk            (0x1UL << GPIO_OTYPER_OT7_Pos)           /*!< 0x00000080 */
+#define GPIO_OTYPER_OT7                GPIO_OTYPER_OT7_Msk
+#define GPIO_OTYPER_OT8_Pos            (8U)
+#define GPIO_OTYPER_OT8_Msk            (0x1UL << GPIO_OTYPER_OT8_Pos)           /*!< 0x00000100 */
+#define GPIO_OTYPER_OT8                GPIO_OTYPER_OT8_Msk
+#define GPIO_OTYPER_OT9_Pos            (9U)
+#define GPIO_OTYPER_OT9_Msk            (0x1UL << GPIO_OTYPER_OT9_Pos)           /*!< 0x00000200 */
+#define GPIO_OTYPER_OT9                GPIO_OTYPER_OT9_Msk
+#define GPIO_OTYPER_OT10_Pos           (10U)
+#define GPIO_OTYPER_OT10_Msk           (0x1UL << GPIO_OTYPER_OT10_Pos)          /*!< 0x00000400 */
+#define GPIO_OTYPER_OT10               GPIO_OTYPER_OT10_Msk
+#define GPIO_OTYPER_OT11_Pos           (11U)
+#define GPIO_OTYPER_OT11_Msk           (0x1UL << GPIO_OTYPER_OT11_Pos)          /*!< 0x00000800 */
+#define GPIO_OTYPER_OT11               GPIO_OTYPER_OT11_Msk
+#define GPIO_OTYPER_OT12_Pos           (12U)
+#define GPIO_OTYPER_OT12_Msk           (0x1UL << GPIO_OTYPER_OT12_Pos)          /*!< 0x00001000 */
+#define GPIO_OTYPER_OT12               GPIO_OTYPER_OT12_Msk
+#define GPIO_OTYPER_OT13_Pos           (13U)
+#define GPIO_OTYPER_OT13_Msk           (0x1UL << GPIO_OTYPER_OT13_Pos)          /*!< 0x00002000 */
+#define GPIO_OTYPER_OT13               GPIO_OTYPER_OT13_Msk
+#define GPIO_OTYPER_OT14_Pos           (14U)
+#define GPIO_OTYPER_OT14_Msk           (0x1UL << GPIO_OTYPER_OT14_Pos)          /*!< 0x00004000 */
+#define GPIO_OTYPER_OT14               GPIO_OTYPER_OT14_Msk
+#define GPIO_OTYPER_OT15_Pos           (15U)
+#define GPIO_OTYPER_OT15_Msk           (0x1UL << GPIO_OTYPER_OT15_Pos)          /*!< 0x00008000 */
+#define GPIO_OTYPER_OT15               GPIO_OTYPER_OT15_Msk
+
+/******************  Bits definition for GPIO_OSPEEDR register  ***************/
+#define GPIO_OSPEEDR_OSPEED0_Pos       (0U)
+#define GPIO_OSPEEDR_OSPEED0_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000003 */
+#define GPIO_OSPEEDR_OSPEED0           GPIO_OSPEEDR_OSPEED0_Msk
+#define GPIO_OSPEEDR_OSPEED0_0         (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000001 */
+#define GPIO_OSPEEDR_OSPEED0_1         (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000002 */
+#define GPIO_OSPEEDR_OSPEED1_Pos       (2U)
+#define GPIO_OSPEEDR_OSPEED1_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x0000000C */
+#define GPIO_OSPEEDR_OSPEED1           GPIO_OSPEEDR_OSPEED1_Msk
+#define GPIO_OSPEEDR_OSPEED1_0         (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000004 */
+#define GPIO_OSPEEDR_OSPEED1_1         (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000008 */
+#define GPIO_OSPEEDR_OSPEED2_Pos       (4U)
+#define GPIO_OSPEEDR_OSPEED2_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000030 */
+#define GPIO_OSPEEDR_OSPEED2           GPIO_OSPEEDR_OSPEED2_Msk
+#define GPIO_OSPEEDR_OSPEED2_0         (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000010 */
+#define GPIO_OSPEEDR_OSPEED2_1         (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000020 */
+#define GPIO_OSPEEDR_OSPEED3_Pos       (6U)
+#define GPIO_OSPEEDR_OSPEED3_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x000000C0 */
+#define GPIO_OSPEEDR_OSPEED3           GPIO_OSPEEDR_OSPEED3_Msk
+#define GPIO_OSPEEDR_OSPEED3_0         (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000040 */
+#define GPIO_OSPEEDR_OSPEED3_1         (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000080 */
+#define GPIO_OSPEEDR_OSPEED4_Pos       (8U)
+#define GPIO_OSPEEDR_OSPEED4_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000300 */
+#define GPIO_OSPEEDR_OSPEED4           GPIO_OSPEEDR_OSPEED4_Msk
+#define GPIO_OSPEEDR_OSPEED4_0         (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000100 */
+#define GPIO_OSPEEDR_OSPEED4_1         (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000200 */
+#define GPIO_OSPEEDR_OSPEED5_Pos       (10U)
+#define GPIO_OSPEEDR_OSPEED5_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000C00 */
+#define GPIO_OSPEEDR_OSPEED5           GPIO_OSPEEDR_OSPEED5_Msk
+#define GPIO_OSPEEDR_OSPEED5_0         (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000400 */
+#define GPIO_OSPEEDR_OSPEED5_1         (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000800 */
+#define GPIO_OSPEEDR_OSPEED6_Pos       (12U)
+#define GPIO_OSPEEDR_OSPEED6_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00003000 */
+#define GPIO_OSPEEDR_OSPEED6           GPIO_OSPEEDR_OSPEED6_Msk
+#define GPIO_OSPEEDR_OSPEED6_0         (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00001000 */
+#define GPIO_OSPEEDR_OSPEED6_1         (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00002000 */
+#define GPIO_OSPEEDR_OSPEED7_Pos       (14U)
+#define GPIO_OSPEEDR_OSPEED7_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x0000C000 */
+#define GPIO_OSPEEDR_OSPEED7           GPIO_OSPEEDR_OSPEED7_Msk
+#define GPIO_OSPEEDR_OSPEED7_0         (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00004000 */
+#define GPIO_OSPEEDR_OSPEED7_1         (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00008000 */
+#define GPIO_OSPEEDR_OSPEED8_Pos       (16U)
+#define GPIO_OSPEEDR_OSPEED8_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00030000 */
+#define GPIO_OSPEEDR_OSPEED8           GPIO_OSPEEDR_OSPEED8_Msk
+#define GPIO_OSPEEDR_OSPEED8_0         (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00010000 */
+#define GPIO_OSPEEDR_OSPEED8_1         (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00020000 */
+#define GPIO_OSPEEDR_OSPEED9_Pos       (18U)
+#define GPIO_OSPEEDR_OSPEED9_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x000C0000 */
+#define GPIO_OSPEEDR_OSPEED9           GPIO_OSPEEDR_OSPEED9_Msk
+#define GPIO_OSPEEDR_OSPEED9_0         (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00040000 */
+#define GPIO_OSPEEDR_OSPEED9_1         (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00080000 */
+#define GPIO_OSPEEDR_OSPEED10_Pos      (20U)
+#define GPIO_OSPEEDR_OSPEED10_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00300000 */
+#define GPIO_OSPEEDR_OSPEED10          GPIO_OSPEEDR_OSPEED10_Msk
+#define GPIO_OSPEEDR_OSPEED10_0        (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00100000 */
+#define GPIO_OSPEEDR_OSPEED10_1        (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00200000 */
+#define GPIO_OSPEEDR_OSPEED11_Pos      (22U)
+#define GPIO_OSPEEDR_OSPEED11_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00C00000 */
+#define GPIO_OSPEEDR_OSPEED11          GPIO_OSPEEDR_OSPEED11_Msk
+#define GPIO_OSPEEDR_OSPEED11_0        (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00400000 */
+#define GPIO_OSPEEDR_OSPEED11_1        (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00800000 */
+#define GPIO_OSPEEDR_OSPEED12_Pos      (24U)
+#define GPIO_OSPEEDR_OSPEED12_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x03000000 */
+#define GPIO_OSPEEDR_OSPEED12          GPIO_OSPEEDR_OSPEED12_Msk
+#define GPIO_OSPEEDR_OSPEED12_0        (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x01000000 */
+#define GPIO_OSPEEDR_OSPEED12_1        (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x02000000 */
+#define GPIO_OSPEEDR_OSPEED13_Pos      (26U)
+#define GPIO_OSPEEDR_OSPEED13_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x0C000000 */
+#define GPIO_OSPEEDR_OSPEED13          GPIO_OSPEEDR_OSPEED13_Msk
+#define GPIO_OSPEEDR_OSPEED13_0        (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x04000000 */
+#define GPIO_OSPEEDR_OSPEED13_1        (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x08000000 */
+#define GPIO_OSPEEDR_OSPEED14_Pos      (28U)
+#define GPIO_OSPEEDR_OSPEED14_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x30000000 */
+#define GPIO_OSPEEDR_OSPEED14          GPIO_OSPEEDR_OSPEED14_Msk
+#define GPIO_OSPEEDR_OSPEED14_0        (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x10000000 */
+#define GPIO_OSPEEDR_OSPEED14_1        (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x20000000 */
+#define GPIO_OSPEEDR_OSPEED15_Pos      (30U)
+#define GPIO_OSPEEDR_OSPEED15_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0xC0000000 */
+#define GPIO_OSPEEDR_OSPEED15          GPIO_OSPEEDR_OSPEED15_Msk
+#define GPIO_OSPEEDR_OSPEED15_0        (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x40000000 */
+#define GPIO_OSPEEDR_OSPEED15_1        (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_PUPDR register  *****************/
+#define GPIO_PUPDR_PUPD0_Pos           (0U)
+#define GPIO_PUPDR_PUPD0_Msk           (0x3UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000003 */
+#define GPIO_PUPDR_PUPD0               GPIO_PUPDR_PUPD0_Msk
+#define GPIO_PUPDR_PUPD0_0             (0x1UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000001 */
+#define GPIO_PUPDR_PUPD0_1             (0x2UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000002 */
+#define GPIO_PUPDR_PUPD1_Pos           (2U)
+#define GPIO_PUPDR_PUPD1_Msk           (0x3UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x0000000C */
+#define GPIO_PUPDR_PUPD1               GPIO_PUPDR_PUPD1_Msk
+#define GPIO_PUPDR_PUPD1_0             (0x1UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000004 */
+#define GPIO_PUPDR_PUPD1_1             (0x2UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000008 */
+#define GPIO_PUPDR_PUPD2_Pos           (4U)
+#define GPIO_PUPDR_PUPD2_Msk           (0x3UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000030 */
+#define GPIO_PUPDR_PUPD2               GPIO_PUPDR_PUPD2_Msk
+#define GPIO_PUPDR_PUPD2_0             (0x1UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000010 */
+#define GPIO_PUPDR_PUPD2_1             (0x2UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000020 */
+#define GPIO_PUPDR_PUPD3_Pos           (6U)
+#define GPIO_PUPDR_PUPD3_Msk           (0x3UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x000000C0 */
+#define GPIO_PUPDR_PUPD3               GPIO_PUPDR_PUPD3_Msk
+#define GPIO_PUPDR_PUPD3_0             (0x1UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000040 */
+#define GPIO_PUPDR_PUPD3_1             (0x2UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000080 */
+#define GPIO_PUPDR_PUPD4_Pos           (8U)
+#define GPIO_PUPDR_PUPD4_Msk           (0x3UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000300 */
+#define GPIO_PUPDR_PUPD4               GPIO_PUPDR_PUPD4_Msk
+#define GPIO_PUPDR_PUPD4_0             (0x1UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000100 */
+#define GPIO_PUPDR_PUPD4_1             (0x2UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000200 */
+#define GPIO_PUPDR_PUPD5_Pos           (10U)
+#define GPIO_PUPDR_PUPD5_Msk           (0x3UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000C00 */
+#define GPIO_PUPDR_PUPD5               GPIO_PUPDR_PUPD5_Msk
+#define GPIO_PUPDR_PUPD5_0             (0x1UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000400 */
+#define GPIO_PUPDR_PUPD5_1             (0x2UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000800 */
+#define GPIO_PUPDR_PUPD6_Pos           (12U)
+#define GPIO_PUPDR_PUPD6_Msk           (0x3UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00003000 */
+#define GPIO_PUPDR_PUPD6               GPIO_PUPDR_PUPD6_Msk
+#define GPIO_PUPDR_PUPD6_0             (0x1UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00001000 */
+#define GPIO_PUPDR_PUPD6_1             (0x2UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00002000 */
+#define GPIO_PUPDR_PUPD7_Pos           (14U)
+#define GPIO_PUPDR_PUPD7_Msk           (0x3UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x0000C000 */
+#define GPIO_PUPDR_PUPD7               GPIO_PUPDR_PUPD7_Msk
+#define GPIO_PUPDR_PUPD7_0             (0x1UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00004000 */
+#define GPIO_PUPDR_PUPD7_1             (0x2UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00008000 */
+#define GPIO_PUPDR_PUPD8_Pos           (16U)
+#define GPIO_PUPDR_PUPD8_Msk           (0x3UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00030000 */
+#define GPIO_PUPDR_PUPD8               GPIO_PUPDR_PUPD8_Msk
+#define GPIO_PUPDR_PUPD8_0             (0x1UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00010000 */
+#define GPIO_PUPDR_PUPD8_1             (0x2UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00020000 */
+#define GPIO_PUPDR_PUPD9_Pos           (18U)
+#define GPIO_PUPDR_PUPD9_Msk           (0x3UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x000C0000 */
+#define GPIO_PUPDR_PUPD9               GPIO_PUPDR_PUPD9_Msk
+#define GPIO_PUPDR_PUPD9_0             (0x1UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00040000 */
+#define GPIO_PUPDR_PUPD9_1             (0x2UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00080000 */
+#define GPIO_PUPDR_PUPD10_Pos          (20U)
+#define GPIO_PUPDR_PUPD10_Msk          (0x3UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00300000 */
+#define GPIO_PUPDR_PUPD10              GPIO_PUPDR_PUPD10_Msk
+#define GPIO_PUPDR_PUPD10_0            (0x1UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00100000 */
+#define GPIO_PUPDR_PUPD10_1            (0x2UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00200000 */
+#define GPIO_PUPDR_PUPD11_Pos          (22U)
+#define GPIO_PUPDR_PUPD11_Msk          (0x3UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00C00000 */
+#define GPIO_PUPDR_PUPD11              GPIO_PUPDR_PUPD11_Msk
+#define GPIO_PUPDR_PUPD11_0            (0x1UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00400000 */
+#define GPIO_PUPDR_PUPD11_1            (0x2UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00800000 */
+#define GPIO_PUPDR_PUPD12_Pos          (24U)
+#define GPIO_PUPDR_PUPD12_Msk          (0x3UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x03000000 */
+#define GPIO_PUPDR_PUPD12              GPIO_PUPDR_PUPD12_Msk
+#define GPIO_PUPDR_PUPD12_0            (0x1UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x01000000 */
+#define GPIO_PUPDR_PUPD12_1            (0x2UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x02000000 */
+#define GPIO_PUPDR_PUPD13_Pos          (26U)
+#define GPIO_PUPDR_PUPD13_Msk          (0x3UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x0C000000 */
+#define GPIO_PUPDR_PUPD13              GPIO_PUPDR_PUPD13_Msk
+#define GPIO_PUPDR_PUPD13_0            (0x1UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x04000000 */
+#define GPIO_PUPDR_PUPD13_1            (0x2UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x08000000 */
+#define GPIO_PUPDR_PUPD14_Pos          (28U)
+#define GPIO_PUPDR_PUPD14_Msk          (0x3UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x30000000 */
+#define GPIO_PUPDR_PUPD14              GPIO_PUPDR_PUPD14_Msk
+#define GPIO_PUPDR_PUPD14_0            (0x1UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x10000000 */
+#define GPIO_PUPDR_PUPD14_1            (0x2UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x20000000 */
+#define GPIO_PUPDR_PUPD15_Pos          (30U)
+#define GPIO_PUPDR_PUPD15_Msk          (0x3UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0xC0000000 */
+#define GPIO_PUPDR_PUPD15              GPIO_PUPDR_PUPD15_Msk
+#define GPIO_PUPDR_PUPD15_0            (0x1UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x40000000 */
+#define GPIO_PUPDR_PUPD15_1            (0x2UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_IDR register  *******************/
+#define GPIO_IDR_ID0_Pos               (0U)
+#define GPIO_IDR_ID0_Msk               (0x1UL << GPIO_IDR_ID0_Pos)              /*!< 0x00000001 */
+#define GPIO_IDR_ID0                   GPIO_IDR_ID0_Msk
+#define GPIO_IDR_ID1_Pos               (1U)
+#define GPIO_IDR_ID1_Msk               (0x1UL << GPIO_IDR_ID1_Pos)              /*!< 0x00000002 */
+#define GPIO_IDR_ID1                   GPIO_IDR_ID1_Msk
+#define GPIO_IDR_ID2_Pos               (2U)
+#define GPIO_IDR_ID2_Msk               (0x1UL << GPIO_IDR_ID2_Pos)              /*!< 0x00000004 */
+#define GPIO_IDR_ID2                   GPIO_IDR_ID2_Msk
+#define GPIO_IDR_ID3_Pos               (3U)
+#define GPIO_IDR_ID3_Msk               (0x1UL << GPIO_IDR_ID3_Pos)              /*!< 0x00000008 */
+#define GPIO_IDR_ID3                   GPIO_IDR_ID3_Msk
+#define GPIO_IDR_ID4_Pos               (4U)
+#define GPIO_IDR_ID4_Msk               (0x1UL << GPIO_IDR_ID4_Pos)              /*!< 0x00000010 */
+#define GPIO_IDR_ID4                   GPIO_IDR_ID4_Msk
+#define GPIO_IDR_ID5_Pos               (5U)
+#define GPIO_IDR_ID5_Msk               (0x1UL << GPIO_IDR_ID5_Pos)              /*!< 0x00000020 */
+#define GPIO_IDR_ID5                   GPIO_IDR_ID5_Msk
+#define GPIO_IDR_ID6_Pos               (6U)
+#define GPIO_IDR_ID6_Msk               (0x1UL << GPIO_IDR_ID6_Pos)              /*!< 0x00000040 */
+#define GPIO_IDR_ID6                   GPIO_IDR_ID6_Msk
+#define GPIO_IDR_ID7_Pos               (7U)
+#define GPIO_IDR_ID7_Msk               (0x1UL << GPIO_IDR_ID7_Pos)              /*!< 0x00000080 */
+#define GPIO_IDR_ID7                   GPIO_IDR_ID7_Msk
+#define GPIO_IDR_ID8_Pos               (8U)
+#define GPIO_IDR_ID8_Msk               (0x1UL << GPIO_IDR_ID8_Pos)              /*!< 0x00000100 */
+#define GPIO_IDR_ID8                   GPIO_IDR_ID8_Msk
+#define GPIO_IDR_ID9_Pos               (9U)
+#define GPIO_IDR_ID9_Msk               (0x1UL << GPIO_IDR_ID9_Pos)              /*!< 0x00000200 */
+#define GPIO_IDR_ID9                   GPIO_IDR_ID9_Msk
+#define GPIO_IDR_ID10_Pos              (10U)
+#define GPIO_IDR_ID10_Msk              (0x1UL << GPIO_IDR_ID10_Pos)             /*!< 0x00000400 */
+#define GPIO_IDR_ID10                  GPIO_IDR_ID10_Msk
+#define GPIO_IDR_ID11_Pos              (11U)
+#define GPIO_IDR_ID11_Msk              (0x1UL << GPIO_IDR_ID11_Pos)             /*!< 0x00000800 */
+#define GPIO_IDR_ID11                  GPIO_IDR_ID11_Msk
+#define GPIO_IDR_ID12_Pos              (12U)
+#define GPIO_IDR_ID12_Msk              (0x1UL << GPIO_IDR_ID12_Pos)             /*!< 0x00001000 */
+#define GPIO_IDR_ID12                  GPIO_IDR_ID12_Msk
+#define GPIO_IDR_ID13_Pos              (13U)
+#define GPIO_IDR_ID13_Msk              (0x1UL << GPIO_IDR_ID13_Pos)             /*!< 0x00002000 */
+#define GPIO_IDR_ID13                  GPIO_IDR_ID13_Msk
+#define GPIO_IDR_ID14_Pos              (14U)
+#define GPIO_IDR_ID14_Msk              (0x1UL << GPIO_IDR_ID14_Pos)             /*!< 0x00004000 */
+#define GPIO_IDR_ID14                  GPIO_IDR_ID14_Msk
+#define GPIO_IDR_ID15_Pos              (15U)
+#define GPIO_IDR_ID15_Msk              (0x1UL << GPIO_IDR_ID15_Pos)             /*!< 0x00008000 */
+#define GPIO_IDR_ID15                  GPIO_IDR_ID15_Msk
+
+/******************  Bits definition for GPIO_ODR register  *******************/
+#define GPIO_ODR_OD0_Pos               (0U)
+#define GPIO_ODR_OD0_Msk               (0x1UL << GPIO_ODR_OD0_Pos)              /*!< 0x00000001 */
+#define GPIO_ODR_OD0                   GPIO_ODR_OD0_Msk
+#define GPIO_ODR_OD1_Pos               (1U)
+#define GPIO_ODR_OD1_Msk               (0x1UL << GPIO_ODR_OD1_Pos)              /*!< 0x00000002 */
+#define GPIO_ODR_OD1                   GPIO_ODR_OD1_Msk
+#define GPIO_ODR_OD2_Pos               (2U)
+#define GPIO_ODR_OD2_Msk               (0x1UL << GPIO_ODR_OD2_Pos)              /*!< 0x00000004 */
+#define GPIO_ODR_OD2                   GPIO_ODR_OD2_Msk
+#define GPIO_ODR_OD3_Pos               (3U)
+#define GPIO_ODR_OD3_Msk               (0x1UL << GPIO_ODR_OD3_Pos)              /*!< 0x00000008 */
+#define GPIO_ODR_OD3                   GPIO_ODR_OD3_Msk
+#define GPIO_ODR_OD4_Pos               (4U)
+#define GPIO_ODR_OD4_Msk               (0x1UL << GPIO_ODR_OD4_Pos)              /*!< 0x00000010 */
+#define GPIO_ODR_OD4                   GPIO_ODR_OD4_Msk
+#define GPIO_ODR_OD5_Pos               (5U)
+#define GPIO_ODR_OD5_Msk               (0x1UL << GPIO_ODR_OD5_Pos)              /*!< 0x00000020 */
+#define GPIO_ODR_OD5                   GPIO_ODR_OD5_Msk
+#define GPIO_ODR_OD6_Pos               (6U)
+#define GPIO_ODR_OD6_Msk               (0x1UL << GPIO_ODR_OD6_Pos)              /*!< 0x00000040 */
+#define GPIO_ODR_OD6                   GPIO_ODR_OD6_Msk
+#define GPIO_ODR_OD7_Pos               (7U)
+#define GPIO_ODR_OD7_Msk               (0x1UL << GPIO_ODR_OD7_Pos)              /*!< 0x00000080 */
+#define GPIO_ODR_OD7                   GPIO_ODR_OD7_Msk
+#define GPIO_ODR_OD8_Pos               (8U)
+#define GPIO_ODR_OD8_Msk               (0x1UL << GPIO_ODR_OD8_Pos)              /*!< 0x00000100 */
+#define GPIO_ODR_OD8                   GPIO_ODR_OD8_Msk
+#define GPIO_ODR_OD9_Pos               (9U)
+#define GPIO_ODR_OD9_Msk               (0x1UL << GPIO_ODR_OD9_Pos)              /*!< 0x00000200 */
+#define GPIO_ODR_OD9                   GPIO_ODR_OD9_Msk
+#define GPIO_ODR_OD10_Pos              (10U)
+#define GPIO_ODR_OD10_Msk              (0x1UL << GPIO_ODR_OD10_Pos)             /*!< 0x00000400 */
+#define GPIO_ODR_OD10                  GPIO_ODR_OD10_Msk
+#define GPIO_ODR_OD11_Pos              (11U)
+#define GPIO_ODR_OD11_Msk              (0x1UL << GPIO_ODR_OD11_Pos)             /*!< 0x00000800 */
+#define GPIO_ODR_OD11                  GPIO_ODR_OD11_Msk
+#define GPIO_ODR_OD12_Pos              (12U)
+#define GPIO_ODR_OD12_Msk              (0x1UL << GPIO_ODR_OD12_Pos)             /*!< 0x00001000 */
+#define GPIO_ODR_OD12                  GPIO_ODR_OD12_Msk
+#define GPIO_ODR_OD13_Pos              (13U)
+#define GPIO_ODR_OD13_Msk              (0x1UL << GPIO_ODR_OD13_Pos)             /*!< 0x00002000 */
+#define GPIO_ODR_OD13                  GPIO_ODR_OD13_Msk
+#define GPIO_ODR_OD14_Pos              (14U)
+#define GPIO_ODR_OD14_Msk              (0x1UL << GPIO_ODR_OD14_Pos)             /*!< 0x00004000 */
+#define GPIO_ODR_OD14                  GPIO_ODR_OD14_Msk
+#define GPIO_ODR_OD15_Pos              (15U)
+#define GPIO_ODR_OD15_Msk              (0x1UL << GPIO_ODR_OD15_Pos)             /*!< 0x00008000 */
+#define GPIO_ODR_OD15                  GPIO_ODR_OD15_Msk
+
+/******************  Bits definition for GPIO_BSRR register  ******************/
+#define GPIO_BSRR_BS0_Pos              (0U)
+#define GPIO_BSRR_BS0_Msk              (0x1UL << GPIO_BSRR_BS0_Pos)             /*!< 0x00000001 */
+#define GPIO_BSRR_BS0                  GPIO_BSRR_BS0_Msk
+#define GPIO_BSRR_BS1_Pos              (1U)
+#define GPIO_BSRR_BS1_Msk              (0x1UL << GPIO_BSRR_BS1_Pos)             /*!< 0x00000002 */
+#define GPIO_BSRR_BS1                  GPIO_BSRR_BS1_Msk
+#define GPIO_BSRR_BS2_Pos              (2U)
+#define GPIO_BSRR_BS2_Msk              (0x1UL << GPIO_BSRR_BS2_Pos)             /*!< 0x00000004 */
+#define GPIO_BSRR_BS2                  GPIO_BSRR_BS2_Msk
+#define GPIO_BSRR_BS3_Pos              (3U)
+#define GPIO_BSRR_BS3_Msk              (0x1UL << GPIO_BSRR_BS3_Pos)             /*!< 0x00000008 */
+#define GPIO_BSRR_BS3                  GPIO_BSRR_BS3_Msk
+#define GPIO_BSRR_BS4_Pos              (4U)
+#define GPIO_BSRR_BS4_Msk              (0x1UL << GPIO_BSRR_BS4_Pos)             /*!< 0x00000010 */
+#define GPIO_BSRR_BS4                  GPIO_BSRR_BS4_Msk
+#define GPIO_BSRR_BS5_Pos              (5U)
+#define GPIO_BSRR_BS5_Msk              (0x1UL << GPIO_BSRR_BS5_Pos)             /*!< 0x00000020 */
+#define GPIO_BSRR_BS5                  GPIO_BSRR_BS5_Msk
+#define GPIO_BSRR_BS6_Pos              (6U)
+#define GPIO_BSRR_BS6_Msk              (0x1UL << GPIO_BSRR_BS6_Pos)             /*!< 0x00000040 */
+#define GPIO_BSRR_BS6                  GPIO_BSRR_BS6_Msk
+#define GPIO_BSRR_BS7_Pos              (7U)
+#define GPIO_BSRR_BS7_Msk              (0x1UL << GPIO_BSRR_BS7_Pos)             /*!< 0x00000080 */
+#define GPIO_BSRR_BS7                  GPIO_BSRR_BS7_Msk
+#define GPIO_BSRR_BS8_Pos              (8U)
+#define GPIO_BSRR_BS8_Msk              (0x1UL << GPIO_BSRR_BS8_Pos)             /*!< 0x00000100 */
+#define GPIO_BSRR_BS8                  GPIO_BSRR_BS8_Msk
+#define GPIO_BSRR_BS9_Pos              (9U)
+#define GPIO_BSRR_BS9_Msk              (0x1UL << GPIO_BSRR_BS9_Pos)             /*!< 0x00000200 */
+#define GPIO_BSRR_BS9                  GPIO_BSRR_BS9_Msk
+#define GPIO_BSRR_BS10_Pos             (10U)
+#define GPIO_BSRR_BS10_Msk             (0x1UL << GPIO_BSRR_BS10_Pos)            /*!< 0x00000400 */
+#define GPIO_BSRR_BS10                 GPIO_BSRR_BS10_Msk
+#define GPIO_BSRR_BS11_Pos             (11U)
+#define GPIO_BSRR_BS11_Msk             (0x1UL << GPIO_BSRR_BS11_Pos)            /*!< 0x00000800 */
+#define GPIO_BSRR_BS11                 GPIO_BSRR_BS11_Msk
+#define GPIO_BSRR_BS12_Pos             (12U)
+#define GPIO_BSRR_BS12_Msk             (0x1UL << GPIO_BSRR_BS12_Pos)            /*!< 0x00001000 */
+#define GPIO_BSRR_BS12                 GPIO_BSRR_BS12_Msk
+#define GPIO_BSRR_BS13_Pos             (13U)
+#define GPIO_BSRR_BS13_Msk             (0x1UL << GPIO_BSRR_BS13_Pos)            /*!< 0x00002000 */
+#define GPIO_BSRR_BS13                 GPIO_BSRR_BS13_Msk
+#define GPIO_BSRR_BS14_Pos             (14U)
+#define GPIO_BSRR_BS14_Msk             (0x1UL << GPIO_BSRR_BS14_Pos)            /*!< 0x00004000 */
+#define GPIO_BSRR_BS14                 GPIO_BSRR_BS14_Msk
+#define GPIO_BSRR_BS15_Pos             (15U)
+#define GPIO_BSRR_BS15_Msk             (0x1UL << GPIO_BSRR_BS15_Pos)            /*!< 0x00008000 */
+#define GPIO_BSRR_BS15                 GPIO_BSRR_BS15_Msk
+#define GPIO_BSRR_BR0_Pos              (16U)
+#define GPIO_BSRR_BR0_Msk              (0x1UL << GPIO_BSRR_BR0_Pos)             /*!< 0x00010000 */
+#define GPIO_BSRR_BR0                  GPIO_BSRR_BR0_Msk
+#define GPIO_BSRR_BR1_Pos              (17U)
+#define GPIO_BSRR_BR1_Msk              (0x1UL << GPIO_BSRR_BR1_Pos)             /*!< 0x00020000 */
+#define GPIO_BSRR_BR1                  GPIO_BSRR_BR1_Msk
+#define GPIO_BSRR_BR2_Pos              (18U)
+#define GPIO_BSRR_BR2_Msk              (0x1UL << GPIO_BSRR_BR2_Pos)             /*!< 0x00040000 */
+#define GPIO_BSRR_BR2                  GPIO_BSRR_BR2_Msk
+#define GPIO_BSRR_BR3_Pos              (19U)
+#define GPIO_BSRR_BR3_Msk              (0x1UL << GPIO_BSRR_BR3_Pos)             /*!< 0x00080000 */
+#define GPIO_BSRR_BR3                  GPIO_BSRR_BR3_Msk
+#define GPIO_BSRR_BR4_Pos              (20U)
+#define GPIO_BSRR_BR4_Msk              (0x1UL << GPIO_BSRR_BR4_Pos)             /*!< 0x00100000 */
+#define GPIO_BSRR_BR4                  GPIO_BSRR_BR4_Msk
+#define GPIO_BSRR_BR5_Pos              (21U)
+#define GPIO_BSRR_BR5_Msk              (0x1UL << GPIO_BSRR_BR5_Pos)             /*!< 0x00200000 */
+#define GPIO_BSRR_BR5                  GPIO_BSRR_BR5_Msk
+#define GPIO_BSRR_BR6_Pos              (22U)
+#define GPIO_BSRR_BR6_Msk              (0x1UL << GPIO_BSRR_BR6_Pos)             /*!< 0x00400000 */
+#define GPIO_BSRR_BR6                  GPIO_BSRR_BR6_Msk
+#define GPIO_BSRR_BR7_Pos              (23U)
+#define GPIO_BSRR_BR7_Msk              (0x1UL << GPIO_BSRR_BR7_Pos)             /*!< 0x00800000 */
+#define GPIO_BSRR_BR7                  GPIO_BSRR_BR7_Msk
+#define GPIO_BSRR_BR8_Pos              (24U)
+#define GPIO_BSRR_BR8_Msk              (0x1UL << GPIO_BSRR_BR8_Pos)             /*!< 0x01000000 */
+#define GPIO_BSRR_BR8                  GPIO_BSRR_BR8_Msk
+#define GPIO_BSRR_BR9_Pos              (25U)
+#define GPIO_BSRR_BR9_Msk              (0x1UL << GPIO_BSRR_BR9_Pos)             /*!< 0x02000000 */
+#define GPIO_BSRR_BR9                  GPIO_BSRR_BR9_Msk
+#define GPIO_BSRR_BR10_Pos             (26U)
+#define GPIO_BSRR_BR10_Msk             (0x1UL << GPIO_BSRR_BR10_Pos)            /*!< 0x04000000 */
+#define GPIO_BSRR_BR10                 GPIO_BSRR_BR10_Msk
+#define GPIO_BSRR_BR11_Pos             (27U)
+#define GPIO_BSRR_BR11_Msk             (0x1UL << GPIO_BSRR_BR11_Pos)            /*!< 0x08000000 */
+#define GPIO_BSRR_BR11                 GPIO_BSRR_BR11_Msk
+#define GPIO_BSRR_BR12_Pos             (28U)
+#define GPIO_BSRR_BR12_Msk             (0x1UL << GPIO_BSRR_BR12_Pos)            /*!< 0x10000000 */
+#define GPIO_BSRR_BR12                 GPIO_BSRR_BR12_Msk
+#define GPIO_BSRR_BR13_Pos             (29U)
+#define GPIO_BSRR_BR13_Msk             (0x1UL << GPIO_BSRR_BR13_Pos)            /*!< 0x20000000 */
+#define GPIO_BSRR_BR13                 GPIO_BSRR_BR13_Msk
+#define GPIO_BSRR_BR14_Pos             (30U)
+#define GPIO_BSRR_BR14_Msk             (0x1UL << GPIO_BSRR_BR14_Pos)            /*!< 0x40000000 */
+#define GPIO_BSRR_BR14                 GPIO_BSRR_BR14_Msk
+#define GPIO_BSRR_BR15_Pos             (31U)
+#define GPIO_BSRR_BR15_Msk             (0x1UL << GPIO_BSRR_BR15_Pos)            /*!< 0x80000000 */
+#define GPIO_BSRR_BR15                 GPIO_BSRR_BR15_Msk
+
+/****************** Bit definition for GPIO_LCKR register *********************/
+#define GPIO_LCKR_LCK0_Pos             (0U)
+#define GPIO_LCKR_LCK0_Msk             (0x1UL << GPIO_LCKR_LCK0_Pos)            /*!< 0x00000001 */
+#define GPIO_LCKR_LCK0                 GPIO_LCKR_LCK0_Msk
+#define GPIO_LCKR_LCK1_Pos             (1U)
+#define GPIO_LCKR_LCK1_Msk             (0x1UL << GPIO_LCKR_LCK1_Pos)            /*!< 0x00000002 */
+#define GPIO_LCKR_LCK1                 GPIO_LCKR_LCK1_Msk
+#define GPIO_LCKR_LCK2_Pos             (2U)
+#define GPIO_LCKR_LCK2_Msk             (0x1UL << GPIO_LCKR_LCK2_Pos)            /*!< 0x00000004 */
+#define GPIO_LCKR_LCK2                 GPIO_LCKR_LCK2_Msk
+#define GPIO_LCKR_LCK3_Pos             (3U)
+#define GPIO_LCKR_LCK3_Msk             (0x1UL << GPIO_LCKR_LCK3_Pos)            /*!< 0x00000008 */
+#define GPIO_LCKR_LCK3                 GPIO_LCKR_LCK3_Msk
+#define GPIO_LCKR_LCK4_Pos             (4U)
+#define GPIO_LCKR_LCK4_Msk             (0x1UL << GPIO_LCKR_LCK4_Pos)            /*!< 0x00000010 */
+#define GPIO_LCKR_LCK4                 GPIO_LCKR_LCK4_Msk
+#define GPIO_LCKR_LCK5_Pos             (5U)
+#define GPIO_LCKR_LCK5_Msk             (0x1UL << GPIO_LCKR_LCK5_Pos)            /*!< 0x00000020 */
+#define GPIO_LCKR_LCK5                 GPIO_LCKR_LCK5_Msk
+#define GPIO_LCKR_LCK6_Pos             (6U)
+#define GPIO_LCKR_LCK6_Msk             (0x1UL << GPIO_LCKR_LCK6_Pos)            /*!< 0x00000040 */
+#define GPIO_LCKR_LCK6                 GPIO_LCKR_LCK6_Msk
+#define GPIO_LCKR_LCK7_Pos             (7U)
+#define GPIO_LCKR_LCK7_Msk             (0x1UL << GPIO_LCKR_LCK7_Pos)            /*!< 0x00000080 */
+#define GPIO_LCKR_LCK7                 GPIO_LCKR_LCK7_Msk
+#define GPIO_LCKR_LCK8_Pos             (8U)
+#define GPIO_LCKR_LCK8_Msk             (0x1UL << GPIO_LCKR_LCK8_Pos)            /*!< 0x00000100 */
+#define GPIO_LCKR_LCK8                 GPIO_LCKR_LCK8_Msk
+#define GPIO_LCKR_LCK9_Pos             (9U)
+#define GPIO_LCKR_LCK9_Msk             (0x1UL << GPIO_LCKR_LCK9_Pos)            /*!< 0x00000200 */
+#define GPIO_LCKR_LCK9                 GPIO_LCKR_LCK9_Msk
+#define GPIO_LCKR_LCK10_Pos            (10U)
+#define GPIO_LCKR_LCK10_Msk            (0x1UL << GPIO_LCKR_LCK10_Pos)           /*!< 0x00000400 */
+#define GPIO_LCKR_LCK10                GPIO_LCKR_LCK10_Msk
+#define GPIO_LCKR_LCK11_Pos            (11U)
+#define GPIO_LCKR_LCK11_Msk            (0x1UL << GPIO_LCKR_LCK11_Pos)           /*!< 0x00000800 */
+#define GPIO_LCKR_LCK11                GPIO_LCKR_LCK11_Msk
+#define GPIO_LCKR_LCK12_Pos            (12U)
+#define GPIO_LCKR_LCK12_Msk            (0x1UL << GPIO_LCKR_LCK12_Pos)           /*!< 0x00001000 */
+#define GPIO_LCKR_LCK12                GPIO_LCKR_LCK12_Msk
+#define GPIO_LCKR_LCK13_Pos            (13U)
+#define GPIO_LCKR_LCK13_Msk            (0x1UL << GPIO_LCKR_LCK13_Pos)           /*!< 0x00002000 */
+#define GPIO_LCKR_LCK13                GPIO_LCKR_LCK13_Msk
+#define GPIO_LCKR_LCK14_Pos            (14U)
+#define GPIO_LCKR_LCK14_Msk            (0x1UL << GPIO_LCKR_LCK14_Pos)           /*!< 0x00004000 */
+#define GPIO_LCKR_LCK14                GPIO_LCKR_LCK14_Msk
+#define GPIO_LCKR_LCK15_Pos            (15U)
+#define GPIO_LCKR_LCK15_Msk            (0x1UL << GPIO_LCKR_LCK15_Pos)           /*!< 0x00008000 */
+#define GPIO_LCKR_LCK15                GPIO_LCKR_LCK15_Msk
+#define GPIO_LCKR_LCKK_Pos             (16U)
+#define GPIO_LCKR_LCKK_Msk             (0x1UL << GPIO_LCKR_LCKK_Pos)            /*!< 0x00010000 */
+#define GPIO_LCKR_LCKK                 GPIO_LCKR_LCKK_Msk
+
+/****************** Bit definition for GPIO_AFRL register *********************/
+#define GPIO_AFRL_AFSEL0_Pos           (0U)
+#define GPIO_AFRL_AFSEL0_Msk           (0xFUL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRL_AFSEL0               GPIO_AFRL_AFSEL0_Msk
+#define GPIO_AFRL_AFSEL0_0             (0x1UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRL_AFSEL0_1             (0x2UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRL_AFSEL0_2             (0x4UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRL_AFSEL0_3             (0x8UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRL_AFSEL1_Pos           (4U)
+#define GPIO_AFRL_AFSEL1_Msk           (0xFUL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRL_AFSEL1               GPIO_AFRL_AFSEL1_Msk
+#define GPIO_AFRL_AFSEL1_0             (0x1UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRL_AFSEL1_1             (0x2UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRL_AFSEL1_2             (0x4UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRL_AFSEL1_3             (0x8UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRL_AFSEL2_Pos           (8U)
+#define GPIO_AFRL_AFSEL2_Msk           (0xFUL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000F00 */
+#define GPIO_AFRL_AFSEL2               GPIO_AFRL_AFSEL2_Msk
+#define GPIO_AFRL_AFSEL2_0             (0x1UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000100 */
+#define GPIO_AFRL_AFSEL2_1             (0x2UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000200 */
+#define GPIO_AFRL_AFSEL2_2             (0x4UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000400 */
+#define GPIO_AFRL_AFSEL2_3             (0x8UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000800 */
+#define GPIO_AFRL_AFSEL3_Pos           (12U)
+#define GPIO_AFRL_AFSEL3_Msk           (0xFUL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x0000F000 */
+#define GPIO_AFRL_AFSEL3               GPIO_AFRL_AFSEL3_Msk
+#define GPIO_AFRL_AFSEL3_0             (0x1UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00001000 */
+#define GPIO_AFRL_AFSEL3_1             (0x2UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00002000 */
+#define GPIO_AFRL_AFSEL3_2             (0x4UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00004000 */
+#define GPIO_AFRL_AFSEL3_3             (0x8UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00008000 */
+#define GPIO_AFRL_AFSEL4_Pos           (16U)
+#define GPIO_AFRL_AFSEL4_Msk           (0xFUL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x000F0000 */
+#define GPIO_AFRL_AFSEL4               GPIO_AFRL_AFSEL4_Msk
+#define GPIO_AFRL_AFSEL4_0             (0x1UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00010000 */
+#define GPIO_AFRL_AFSEL4_1             (0x2UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00020000 */
+#define GPIO_AFRL_AFSEL4_2             (0x4UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00040000 */
+#define GPIO_AFRL_AFSEL4_3             (0x8UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00080000 */
+#define GPIO_AFRL_AFSEL5_Pos           (20U)
+#define GPIO_AFRL_AFSEL5_Msk           (0xFUL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00F00000 */
+#define GPIO_AFRL_AFSEL5               GPIO_AFRL_AFSEL5_Msk
+#define GPIO_AFRL_AFSEL5_0             (0x1UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00100000 */
+#define GPIO_AFRL_AFSEL5_1             (0x2UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00200000 */
+#define GPIO_AFRL_AFSEL5_2             (0x4UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00400000 */
+#define GPIO_AFRL_AFSEL5_3             (0x8UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00800000 */
+#define GPIO_AFRL_AFSEL6_Pos           (24U)
+#define GPIO_AFRL_AFSEL6_Msk           (0xFUL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x0F000000 */
+#define GPIO_AFRL_AFSEL6               GPIO_AFRL_AFSEL6_Msk
+#define GPIO_AFRL_AFSEL6_0             (0x1UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x01000000 */
+#define GPIO_AFRL_AFSEL6_1             (0x2UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x02000000 */
+#define GPIO_AFRL_AFSEL6_2             (0x4UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x04000000 */
+#define GPIO_AFRL_AFSEL6_3             (0x8UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x08000000 */
+#define GPIO_AFRL_AFSEL7_Pos           (28U)
+#define GPIO_AFRL_AFSEL7_Msk           (0xFUL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0xF0000000 */
+#define GPIO_AFRL_AFSEL7               GPIO_AFRL_AFSEL7_Msk
+#define GPIO_AFRL_AFSEL7_0             (0x1UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x10000000 */
+#define GPIO_AFRL_AFSEL7_1             (0x2UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x20000000 */
+#define GPIO_AFRL_AFSEL7_2             (0x4UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x40000000 */
+#define GPIO_AFRL_AFSEL7_3             (0x8UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x80000000 */
+
+/****************** Bit definition for GPIO_AFRH register *********************/
+#define GPIO_AFRH_AFSEL8_Pos           (0U)
+#define GPIO_AFRH_AFSEL8_Msk           (0xFUL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRH_AFSEL8               GPIO_AFRH_AFSEL8_Msk
+#define GPIO_AFRH_AFSEL8_0             (0x1UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRH_AFSEL8_1             (0x2UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRH_AFSEL8_2             (0x4UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRH_AFSEL8_3             (0x8UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRH_AFSEL9_Pos           (4U)
+#define GPIO_AFRH_AFSEL9_Msk           (0xFUL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRH_AFSEL9               GPIO_AFRH_AFSEL9_Msk
+#define GPIO_AFRH_AFSEL9_0             (0x1UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRH_AFSEL9_1             (0x2UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRH_AFSEL9_2             (0x4UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRH_AFSEL9_3             (0x8UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRH_AFSEL10_Pos          (8U)
+#define GPIO_AFRH_AFSEL10_Msk          (0xFUL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000F00 */
+#define GPIO_AFRH_AFSEL10              GPIO_AFRH_AFSEL10_Msk
+#define GPIO_AFRH_AFSEL10_0            (0x1UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000100 */
+#define GPIO_AFRH_AFSEL10_1            (0x2UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000200 */
+#define GPIO_AFRH_AFSEL10_2            (0x4UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000400 */
+#define GPIO_AFRH_AFSEL10_3            (0x8UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000800 */
+#define GPIO_AFRH_AFSEL11_Pos          (12U)
+#define GPIO_AFRH_AFSEL11_Msk          (0xFUL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x0000F000 */
+#define GPIO_AFRH_AFSEL11              GPIO_AFRH_AFSEL11_Msk
+#define GPIO_AFRH_AFSEL11_0            (0x1UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00001000 */
+#define GPIO_AFRH_AFSEL11_1            (0x2UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00002000 */
+#define GPIO_AFRH_AFSEL11_2            (0x4UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00004000 */
+#define GPIO_AFRH_AFSEL11_3            (0x8UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00008000 */
+#define GPIO_AFRH_AFSEL12_Pos          (16U)
+#define GPIO_AFRH_AFSEL12_Msk          (0xFUL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x000F0000 */
+#define GPIO_AFRH_AFSEL12              GPIO_AFRH_AFSEL12_Msk
+#define GPIO_AFRH_AFSEL12_0            (0x1UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00010000 */
+#define GPIO_AFRH_AFSEL12_1            (0x2UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00020000 */
+#define GPIO_AFRH_AFSEL12_2            (0x4UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00040000 */
+#define GPIO_AFRH_AFSEL12_3            (0x8UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00080000 */
+#define GPIO_AFRH_AFSEL13_Pos          (20U)
+#define GPIO_AFRH_AFSEL13_Msk          (0xFUL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00F00000 */
+#define GPIO_AFRH_AFSEL13              GPIO_AFRH_AFSEL13_Msk
+#define GPIO_AFRH_AFSEL13_0            (0x1UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00100000 */
+#define GPIO_AFRH_AFSEL13_1            (0x2UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00200000 */
+#define GPIO_AFRH_AFSEL13_2            (0x4UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00400000 */
+#define GPIO_AFRH_AFSEL13_3            (0x8UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00800000 */
+#define GPIO_AFRH_AFSEL14_Pos          (24U)
+#define GPIO_AFRH_AFSEL14_Msk          (0xFUL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x0F000000 */
+#define GPIO_AFRH_AFSEL14              GPIO_AFRH_AFSEL14_Msk
+#define GPIO_AFRH_AFSEL14_0            (0x1UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x01000000 */
+#define GPIO_AFRH_AFSEL14_1            (0x2UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x02000000 */
+#define GPIO_AFRH_AFSEL14_2            (0x4UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x04000000 */
+#define GPIO_AFRH_AFSEL14_3            (0x8UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x08000000 */
+#define GPIO_AFRH_AFSEL15_Pos          (28U)
+#define GPIO_AFRH_AFSEL15_Msk          (0xFUL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0xF0000000 */
+#define GPIO_AFRH_AFSEL15              GPIO_AFRH_AFSEL15_Msk
+#define GPIO_AFRH_AFSEL15_0            (0x1UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x10000000 */
+#define GPIO_AFRH_AFSEL15_1            (0x2UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x20000000 */
+#define GPIO_AFRH_AFSEL15_2            (0x4UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x40000000 */
+#define GPIO_AFRH_AFSEL15_3            (0x8UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_BRR register  ******************/
+#define GPIO_BRR_BR0_Pos               (0U)
+#define GPIO_BRR_BR0_Msk               (0x1UL << GPIO_BRR_BR0_Pos)              /*!< 0x00000001 */
+#define GPIO_BRR_BR0                   GPIO_BRR_BR0_Msk
+#define GPIO_BRR_BR1_Pos               (1U)
+#define GPIO_BRR_BR1_Msk               (0x1UL << GPIO_BRR_BR1_Pos)              /*!< 0x00000002 */
+#define GPIO_BRR_BR1                   GPIO_BRR_BR1_Msk
+#define GPIO_BRR_BR2_Pos               (2U)
+#define GPIO_BRR_BR2_Msk               (0x1UL << GPIO_BRR_BR2_Pos)              /*!< 0x00000004 */
+#define GPIO_BRR_BR2                   GPIO_BRR_BR2_Msk
+#define GPIO_BRR_BR3_Pos               (3U)
+#define GPIO_BRR_BR3_Msk               (0x1UL << GPIO_BRR_BR3_Pos)              /*!< 0x00000008 */
+#define GPIO_BRR_BR3                   GPIO_BRR_BR3_Msk
+#define GPIO_BRR_BR4_Pos               (4U)
+#define GPIO_BRR_BR4_Msk               (0x1UL << GPIO_BRR_BR4_Pos)              /*!< 0x00000010 */
+#define GPIO_BRR_BR4                   GPIO_BRR_BR4_Msk
+#define GPIO_BRR_BR5_Pos               (5U)
+#define GPIO_BRR_BR5_Msk               (0x1UL << GPIO_BRR_BR5_Pos)              /*!< 0x00000020 */
+#define GPIO_BRR_BR5                   GPIO_BRR_BR5_Msk
+#define GPIO_BRR_BR6_Pos               (6U)
+#define GPIO_BRR_BR6_Msk               (0x1UL << GPIO_BRR_BR6_Pos)              /*!< 0x00000040 */
+#define GPIO_BRR_BR6                   GPIO_BRR_BR6_Msk
+#define GPIO_BRR_BR7_Pos               (7U)
+#define GPIO_BRR_BR7_Msk               (0x1UL << GPIO_BRR_BR7_Pos)              /*!< 0x00000080 */
+#define GPIO_BRR_BR7                   GPIO_BRR_BR7_Msk
+#define GPIO_BRR_BR8_Pos               (8U)
+#define GPIO_BRR_BR8_Msk               (0x1UL << GPIO_BRR_BR8_Pos)              /*!< 0x00000100 */
+#define GPIO_BRR_BR8                   GPIO_BRR_BR8_Msk
+#define GPIO_BRR_BR9_Pos               (9U)
+#define GPIO_BRR_BR9_Msk               (0x1UL << GPIO_BRR_BR9_Pos)              /*!< 0x00000200 */
+#define GPIO_BRR_BR9                   GPIO_BRR_BR9_Msk
+#define GPIO_BRR_BR10_Pos              (10U)
+#define GPIO_BRR_BR10_Msk              (0x1UL << GPIO_BRR_BR10_Pos)             /*!< 0x00000400 */
+#define GPIO_BRR_BR10                  GPIO_BRR_BR10_Msk
+#define GPIO_BRR_BR11_Pos              (11U)
+#define GPIO_BRR_BR11_Msk              (0x1UL << GPIO_BRR_BR11_Pos)             /*!< 0x00000800 */
+#define GPIO_BRR_BR11                  GPIO_BRR_BR11_Msk
+#define GPIO_BRR_BR12_Pos              (12U)
+#define GPIO_BRR_BR12_Msk              (0x1UL << GPIO_BRR_BR12_Pos)             /*!< 0x00001000 */
+#define GPIO_BRR_BR12                  GPIO_BRR_BR12_Msk
+#define GPIO_BRR_BR13_Pos              (13U)
+#define GPIO_BRR_BR13_Msk              (0x1UL << GPIO_BRR_BR13_Pos)             /*!< 0x00002000 */
+#define GPIO_BRR_BR13                  GPIO_BRR_BR13_Msk
+#define GPIO_BRR_BR14_Pos              (14U)
+#define GPIO_BRR_BR14_Msk              (0x1UL << GPIO_BRR_BR14_Pos)             /*!< 0x00004000 */
+#define GPIO_BRR_BR14                  GPIO_BRR_BR14_Msk
+#define GPIO_BRR_BR15_Pos              (15U)
+#define GPIO_BRR_BR15_Msk              (0x1UL << GPIO_BRR_BR15_Pos)             /*!< 0x00008000 */
+#define GPIO_BRR_BR15                  GPIO_BRR_BR15_Msk
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Inter-integrated Circuit Interface (I2C)              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for I2C_CR1 register  *******************/
+#define I2C_CR1_PE_Pos               (0U)
+#define I2C_CR1_PE_Msk               (0x1UL << I2C_CR1_PE_Pos)                 /*!< 0x00000001 */
+#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            /*!< Peripheral enable */
+#define I2C_CR1_TXIE_Pos             (1U)
+#define I2C_CR1_TXIE_Msk             (0x1UL << I2C_CR1_TXIE_Pos)               /*!< 0x00000002 */
+#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          /*!< TX interrupt enable */
+#define I2C_CR1_RXIE_Pos             (2U)
+#define I2C_CR1_RXIE_Msk             (0x1UL << I2C_CR1_RXIE_Pos)               /*!< 0x00000004 */
+#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          /*!< RX interrupt enable */
+#define I2C_CR1_ADDRIE_Pos           (3U)
+#define I2C_CR1_ADDRIE_Msk           (0x1UL << I2C_CR1_ADDRIE_Pos)             /*!< 0x00000008 */
+#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        /*!< Address match interrupt enable */
+#define I2C_CR1_NACKIE_Pos           (4U)
+#define I2C_CR1_NACKIE_Msk           (0x1UL << I2C_CR1_NACKIE_Pos)             /*!< 0x00000010 */
+#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        /*!< NACK received interrupt enable */
+#define I2C_CR1_STOPIE_Pos           (5U)
+#define I2C_CR1_STOPIE_Msk           (0x1UL << I2C_CR1_STOPIE_Pos)             /*!< 0x00000020 */
+#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        /*!< STOP detection interrupt enable */
+#define I2C_CR1_TCIE_Pos             (6U)
+#define I2C_CR1_TCIE_Msk             (0x1UL << I2C_CR1_TCIE_Pos)               /*!< 0x00000040 */
+#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          /*!< Transfer complete interrupt enable */
+#define I2C_CR1_ERRIE_Pos            (7U)
+#define I2C_CR1_ERRIE_Msk            (0x1UL << I2C_CR1_ERRIE_Pos)              /*!< 0x00000080 */
+#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         /*!< Errors interrupt enable */
+#define I2C_CR1_DNF_Pos              (8U)
+#define I2C_CR1_DNF_Msk              (0xFUL << I2C_CR1_DNF_Pos)                /*!< 0x00000F00 */
+#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           /*!< Digital noise filter */
+#define I2C_CR1_ANFOFF_Pos           (12U)
+#define I2C_CR1_ANFOFF_Msk           (0x1UL << I2C_CR1_ANFOFF_Pos)             /*!< 0x00001000 */
+#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        /*!< Analog noise filter OFF */
+#define I2C_CR1_SWRST_Pos            (13U)
+#define I2C_CR1_SWRST_Msk            (0x1UL << I2C_CR1_SWRST_Pos)              /*!< 0x00002000 */
+#define I2C_CR1_SWRST                I2C_CR1_SWRST_Msk                         /*!< Software reset */
+#define I2C_CR1_TXDMAEN_Pos          (14U)
+#define I2C_CR1_TXDMAEN_Msk          (0x1UL << I2C_CR1_TXDMAEN_Pos)            /*!< 0x00004000 */
+#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       /*!< DMA transmission requests enable */
+#define I2C_CR1_RXDMAEN_Pos          (15U)
+#define I2C_CR1_RXDMAEN_Msk          (0x1UL << I2C_CR1_RXDMAEN_Pos)            /*!< 0x00008000 */
+#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       /*!< DMA reception requests enable */
+#define I2C_CR1_SBC_Pos              (16U)
+#define I2C_CR1_SBC_Msk              (0x1UL << I2C_CR1_SBC_Pos)                /*!< 0x00010000 */
+#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           /*!< Slave byte control */
+#define I2C_CR1_NOSTRETCH_Pos        (17U)
+#define I2C_CR1_NOSTRETCH_Msk        (0x1UL << I2C_CR1_NOSTRETCH_Pos)          /*!< 0x00020000 */
+#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     /*!< Clock stretching disable */
+#define I2C_CR1_WUPEN_Pos            (18U)
+#define I2C_CR1_WUPEN_Msk            (0x1UL << I2C_CR1_WUPEN_Pos)              /*!< 0x00040000 */
+#define I2C_CR1_WUPEN                I2C_CR1_WUPEN_Msk                         /*!< Wakeup from STOP enable */
+#define I2C_CR1_GCEN_Pos             (19U)
+#define I2C_CR1_GCEN_Msk             (0x1UL << I2C_CR1_GCEN_Pos)               /*!< 0x00080000 */
+#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          /*!< General call enable */
+#define I2C_CR1_SMBHEN_Pos           (20U)
+#define I2C_CR1_SMBHEN_Msk           (0x1UL << I2C_CR1_SMBHEN_Pos)             /*!< 0x00100000 */
+#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        /*!< SMBus host address enable */
+#define I2C_CR1_SMBDEN_Pos           (21U)
+#define I2C_CR1_SMBDEN_Msk           (0x1UL << I2C_CR1_SMBDEN_Pos)             /*!< 0x00200000 */
+#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        /*!< SMBus device default address enable */
+#define I2C_CR1_ALERTEN_Pos          (22U)
+#define I2C_CR1_ALERTEN_Msk          (0x1UL << I2C_CR1_ALERTEN_Pos)            /*!< 0x00400000 */
+#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       /*!< SMBus alert enable */
+#define I2C_CR1_PECEN_Pos            (23U)
+#define I2C_CR1_PECEN_Msk            (0x1UL << I2C_CR1_PECEN_Pos)              /*!< 0x00800000 */
+#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         /*!< PEC enable */
+
+/******************  Bit definition for I2C_CR2 register  ********************/
+#define I2C_CR2_SADD_Pos             (0U)
+#define I2C_CR2_SADD_Msk             (0x3FFUL << I2C_CR2_SADD_Pos)             /*!< 0x000003FF */
+#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          /*!< Slave address (master mode) */
+#define I2C_CR2_RD_WRN_Pos           (10U)
+#define I2C_CR2_RD_WRN_Msk           (0x1UL << I2C_CR2_RD_WRN_Pos)             /*!< 0x00000400 */
+#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        /*!< Transfer direction (master mode) */
+#define I2C_CR2_ADD10_Pos            (11U)
+#define I2C_CR2_ADD10_Msk            (0x1UL << I2C_CR2_ADD10_Pos)              /*!< 0x00000800 */
+#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         /*!< 10-bit addressing mode (master mode) */
+#define I2C_CR2_HEAD10R_Pos          (12U)
+#define I2C_CR2_HEAD10R_Msk          (0x1UL << I2C_CR2_HEAD10R_Pos)            /*!< 0x00001000 */
+#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       /*!< 10-bit address header only read direction (master mode) */
+#define I2C_CR2_START_Pos            (13U)
+#define I2C_CR2_START_Msk            (0x1UL << I2C_CR2_START_Pos)              /*!< 0x00002000 */
+#define I2C_CR2_START                I2C_CR2_START_Msk                         /*!< START generation */
+#define I2C_CR2_STOP_Pos             (14U)
+#define I2C_CR2_STOP_Msk             (0x1UL << I2C_CR2_STOP_Pos)               /*!< 0x00004000 */
+#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          /*!< STOP generation (master mode) */
+#define I2C_CR2_NACK_Pos             (15U)
+#define I2C_CR2_NACK_Msk             (0x1UL << I2C_CR2_NACK_Pos)               /*!< 0x00008000 */
+#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          /*!< NACK generation (slave mode) */
+#define I2C_CR2_NBYTES_Pos           (16U)
+#define I2C_CR2_NBYTES_Msk           (0xFFUL << I2C_CR2_NBYTES_Pos)            /*!< 0x00FF0000 */
+#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        /*!< Number of bytes */
+#define I2C_CR2_RELOAD_Pos           (24U)
+#define I2C_CR2_RELOAD_Msk           (0x1UL << I2C_CR2_RELOAD_Pos)             /*!< 0x01000000 */
+#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        /*!< NBYTES reload mode */
+#define I2C_CR2_AUTOEND_Pos          (25U)
+#define I2C_CR2_AUTOEND_Msk          (0x1UL << I2C_CR2_AUTOEND_Pos)            /*!< 0x02000000 */
+#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       /*!< Automatic end mode (master mode) */
+#define I2C_CR2_PECBYTE_Pos          (26U)
+#define I2C_CR2_PECBYTE_Msk          (0x1UL << I2C_CR2_PECBYTE_Pos)            /*!< 0x04000000 */
+#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       /*!< Packet error checking byte */
+
+/*******************  Bit definition for I2C_OAR1 register  ******************/
+#define I2C_OAR1_OA1_Pos             (0U)
+#define I2C_OAR1_OA1_Msk             (0x3FFUL << I2C_OAR1_OA1_Pos)             /*!< 0x000003FF */
+#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          /*!< Interface own address 1 */
+#define I2C_OAR1_OA1MODE_Pos         (10U)
+#define I2C_OAR1_OA1MODE_Msk         (0x1UL << I2C_OAR1_OA1MODE_Pos)           /*!< 0x00000400 */
+#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      /*!< Own address 1 10-bit mode */
+#define I2C_OAR1_OA1EN_Pos           (15U)
+#define I2C_OAR1_OA1EN_Msk           (0x1UL << I2C_OAR1_OA1EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        /*!< Own address 1 enable */
+
+/*******************  Bit definition for I2C_OAR2 register  ******************/
+#define I2C_OAR2_OA2_Pos             (1U)
+#define I2C_OAR2_OA2_Msk             (0x7FUL << I2C_OAR2_OA2_Pos)              /*!< 0x000000FE */
+#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          /*!< Interface own address 2 */
+#define I2C_OAR2_OA2MSK_Pos          (8U)
+#define I2C_OAR2_OA2MSK_Msk          (0x7UL << I2C_OAR2_OA2MSK_Pos)            /*!< 0x00000700 */
+#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       /*!< Own address 2 masks */
+#define I2C_OAR2_OA2NOMASK           (0U)                                      /*!< No mask                                        */
+#define I2C_OAR2_OA2MASK01_Pos       (8U)
+#define I2C_OAR2_OA2MASK01_Msk       (0x1UL << I2C_OAR2_OA2MASK01_Pos)         /*!< 0x00000100 */
+#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    /*!< OA2[1] is masked, Only OA2[7:2] are compared   */
+#define I2C_OAR2_OA2MASK02_Pos       (9U)
+#define I2C_OAR2_OA2MASK02_Msk       (0x1UL << I2C_OAR2_OA2MASK02_Pos)         /*!< 0x00000200 */
+#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */
+#define I2C_OAR2_OA2MASK03_Pos       (8U)
+#define I2C_OAR2_OA2MASK03_Msk       (0x3UL << I2C_OAR2_OA2MASK03_Pos)         /*!< 0x00000300 */
+#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */
+#define I2C_OAR2_OA2MASK04_Pos       (10U)
+#define I2C_OAR2_OA2MASK04_Msk       (0x1UL << I2C_OAR2_OA2MASK04_Pos)         /*!< 0x00000400 */
+#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */
+#define I2C_OAR2_OA2MASK05_Pos       (8U)
+#define I2C_OAR2_OA2MASK05_Msk       (0x5UL << I2C_OAR2_OA2MASK05_Pos)         /*!< 0x00000500 */
+#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */
+#define I2C_OAR2_OA2MASK06_Pos       (9U)
+#define I2C_OAR2_OA2MASK06_Msk       (0x3UL << I2C_OAR2_OA2MASK06_Pos)         /*!< 0x00000600 */
+#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    /*!< OA2[6:1] is masked, Only OA2[7] are compared   */
+#define I2C_OAR2_OA2MASK07_Pos       (8U)
+#define I2C_OAR2_OA2MASK07_Msk       (0x7UL << I2C_OAR2_OA2MASK07_Pos)         /*!< 0x00000700 */
+#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    /*!< OA2[7:1] is masked, No comparison is done      */
+#define I2C_OAR2_OA2EN_Pos           (15U)
+#define I2C_OAR2_OA2EN_Msk           (0x1UL << I2C_OAR2_OA2EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        /*!< Own address 2 enable */
+
+/*******************  Bit definition for I2C_TIMINGR register *******************/
+#define I2C_TIMINGR_SCLL_Pos         (0U)
+#define I2C_TIMINGR_SCLL_Msk         (0xFFUL << I2C_TIMINGR_SCLL_Pos)          /*!< 0x000000FF */
+#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      /*!< SCL low period (master mode) */
+#define I2C_TIMINGR_SCLH_Pos         (8U)
+#define I2C_TIMINGR_SCLH_Msk         (0xFFUL << I2C_TIMINGR_SCLH_Pos)          /*!< 0x0000FF00 */
+#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      /*!< SCL high period (master mode) */
+#define I2C_TIMINGR_SDADEL_Pos       (16U)
+#define I2C_TIMINGR_SDADEL_Msk       (0xFUL << I2C_TIMINGR_SDADEL_Pos)         /*!< 0x000F0000 */
+#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    /*!< Data hold time */
+#define I2C_TIMINGR_SCLDEL_Pos       (20U)
+#define I2C_TIMINGR_SCLDEL_Msk       (0xFUL << I2C_TIMINGR_SCLDEL_Pos)         /*!< 0x00F00000 */
+#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    /*!< Data setup time */
+#define I2C_TIMINGR_PRESC_Pos        (28U)
+#define I2C_TIMINGR_PRESC_Msk        (0xFUL << I2C_TIMINGR_PRESC_Pos)          /*!< 0xF0000000 */
+#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     /*!< Timings prescaler */
+
+/******************* Bit definition for I2C_TIMEOUTR register *******************/
+#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)
+#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)    /*!< 0x00000FFF */
+#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 /*!< Bus timeout A */
+#define I2C_TIMEOUTR_TIDLE_Pos       (12U)
+#define I2C_TIMEOUTR_TIDLE_Msk       (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)         /*!< 0x00001000 */
+#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    /*!< Idle clock timeout detection */
+#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)
+#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)      /*!< 0x00008000 */
+#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 /*!< Clock timeout enable */
+#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)
+#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)    /*!< 0x0FFF0000 */
+#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 /*!< Bus timeout B*/
+#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)
+#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)        /*!< 0x80000000 */
+#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   /*!< Extended clock timeout enable */
+
+/******************  Bit definition for I2C_ISR register  *********************/
+#define I2C_ISR_TXE_Pos              (0U)
+#define I2C_ISR_TXE_Msk              (0x1UL << I2C_ISR_TXE_Pos)                /*!< 0x00000001 */
+#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           /*!< Transmit data register empty */
+#define I2C_ISR_TXIS_Pos             (1U)
+#define I2C_ISR_TXIS_Msk             (0x1UL << I2C_ISR_TXIS_Pos)               /*!< 0x00000002 */
+#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          /*!< Transmit interrupt status */
+#define I2C_ISR_RXNE_Pos             (2U)
+#define I2C_ISR_RXNE_Msk             (0x1UL << I2C_ISR_RXNE_Pos)               /*!< 0x00000004 */
+#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          /*!< Receive data register not empty */
+#define I2C_ISR_ADDR_Pos             (3U)
+#define I2C_ISR_ADDR_Msk             (0x1UL << I2C_ISR_ADDR_Pos)               /*!< 0x00000008 */
+#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          /*!< Address matched (slave mode)*/
+#define I2C_ISR_NACKF_Pos            (4U)
+#define I2C_ISR_NACKF_Msk            (0x1UL << I2C_ISR_NACKF_Pos)              /*!< 0x00000010 */
+#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         /*!< NACK received flag */
+#define I2C_ISR_STOPF_Pos            (5U)
+#define I2C_ISR_STOPF_Msk            (0x1UL << I2C_ISR_STOPF_Pos)              /*!< 0x00000020 */
+#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         /*!< STOP detection flag */
+#define I2C_ISR_TC_Pos               (6U)
+#define I2C_ISR_TC_Msk               (0x1UL << I2C_ISR_TC_Pos)                 /*!< 0x00000040 */
+#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            /*!< Transfer complete (master mode) */
+#define I2C_ISR_TCR_Pos              (7U)
+#define I2C_ISR_TCR_Msk              (0x1UL << I2C_ISR_TCR_Pos)                /*!< 0x00000080 */
+#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           /*!< Transfer complete reload */
+#define I2C_ISR_BERR_Pos             (8U)
+#define I2C_ISR_BERR_Msk             (0x1UL << I2C_ISR_BERR_Pos)               /*!< 0x00000100 */
+#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          /*!< Bus error */
+#define I2C_ISR_ARLO_Pos             (9U)
+#define I2C_ISR_ARLO_Msk             (0x1UL << I2C_ISR_ARLO_Pos)               /*!< 0x00000200 */
+#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          /*!< Arbitration lost */
+#define I2C_ISR_OVR_Pos              (10U)
+#define I2C_ISR_OVR_Msk              (0x1UL << I2C_ISR_OVR_Pos)                /*!< 0x00000400 */
+#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           /*!< Overrun/Underrun */
+#define I2C_ISR_PECERR_Pos           (11U)
+#define I2C_ISR_PECERR_Msk           (0x1UL << I2C_ISR_PECERR_Pos)             /*!< 0x00000800 */
+#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        /*!< PEC error in reception */
+#define I2C_ISR_TIMEOUT_Pos          (12U)
+#define I2C_ISR_TIMEOUT_Msk          (0x1UL << I2C_ISR_TIMEOUT_Pos)            /*!< 0x00001000 */
+#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       /*!< Timeout or Tlow detection flag */
+#define I2C_ISR_ALERT_Pos            (13U)
+#define I2C_ISR_ALERT_Msk            (0x1UL << I2C_ISR_ALERT_Pos)              /*!< 0x00002000 */
+#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         /*!< SMBus alert */
+#define I2C_ISR_BUSY_Pos             (15U)
+#define I2C_ISR_BUSY_Msk             (0x1UL << I2C_ISR_BUSY_Pos)               /*!< 0x00008000 */
+#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          /*!< Bus busy */
+#define I2C_ISR_DIR_Pos              (16U)
+#define I2C_ISR_DIR_Msk              (0x1UL << I2C_ISR_DIR_Pos)                /*!< 0x00010000 */
+#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           /*!< Transfer direction (slave mode) */
+#define I2C_ISR_ADDCODE_Pos          (17U)
+#define I2C_ISR_ADDCODE_Msk          (0x7FUL << I2C_ISR_ADDCODE_Pos)           /*!< 0x00FE0000 */
+#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       /*!< Address match code (slave mode) */
+
+/******************  Bit definition for I2C_ICR register  *********************/
+#define I2C_ICR_ADDRCF_Pos           (3U)
+#define I2C_ICR_ADDRCF_Msk           (0x1UL << I2C_ICR_ADDRCF_Pos)             /*!< 0x00000008 */
+#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        /*!< Address matched clear flag */
+#define I2C_ICR_NACKCF_Pos           (4U)
+#define I2C_ICR_NACKCF_Msk           (0x1UL << I2C_ICR_NACKCF_Pos)             /*!< 0x00000010 */
+#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        /*!< NACK clear flag */
+#define I2C_ICR_STOPCF_Pos           (5U)
+#define I2C_ICR_STOPCF_Msk           (0x1UL << I2C_ICR_STOPCF_Pos)             /*!< 0x00000020 */
+#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        /*!< STOP detection clear flag */
+#define I2C_ICR_BERRCF_Pos           (8U)
+#define I2C_ICR_BERRCF_Msk           (0x1UL << I2C_ICR_BERRCF_Pos)             /*!< 0x00000100 */
+#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        /*!< Bus error clear flag */
+#define I2C_ICR_ARLOCF_Pos           (9U)
+#define I2C_ICR_ARLOCF_Msk           (0x1UL << I2C_ICR_ARLOCF_Pos)             /*!< 0x00000200 */
+#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        /*!< Arbitration lost clear flag */
+#define I2C_ICR_OVRCF_Pos            (10U)
+#define I2C_ICR_OVRCF_Msk            (0x1UL << I2C_ICR_OVRCF_Pos)              /*!< 0x00000400 */
+#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         /*!< Overrun/Underrun clear flag */
+#define I2C_ICR_PECCF_Pos            (11U)
+#define I2C_ICR_PECCF_Msk            (0x1UL << I2C_ICR_PECCF_Pos)              /*!< 0x00000800 */
+#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         /*!< PAC error clear flag */
+#define I2C_ICR_TIMOUTCF_Pos         (12U)
+#define I2C_ICR_TIMOUTCF_Msk         (0x1UL << I2C_ICR_TIMOUTCF_Pos)           /*!< 0x00001000 */
+#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      /*!< Timeout clear flag */
+#define I2C_ICR_ALERTCF_Pos          (13U)
+#define I2C_ICR_ALERTCF_Msk          (0x1UL << I2C_ICR_ALERTCF_Pos)            /*!< 0x00002000 */
+#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       /*!< Alert clear flag */
+
+/******************  Bit definition for I2C_PECR register  *********************/
+#define I2C_PECR_PEC_Pos             (0U)
+#define I2C_PECR_PEC_Msk             (0xFFUL << I2C_PECR_PEC_Pos)              /*!< 0x000000FF */
+#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          /*!< PEC register */
+
+/******************  Bit definition for I2C_RXDR register  *********************/
+#define I2C_RXDR_RXDATA_Pos          (0U)
+#define I2C_RXDR_RXDATA_Msk          (0xFFUL << I2C_RXDR_RXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       /*!< 8-bit receive data */
+
+/******************  Bit definition for I2C_TXDR register  *********************/
+#define I2C_TXDR_TXDATA_Pos          (0U)
+#define I2C_TXDR_TXDATA_Msk          (0xFFUL << I2C_TXDR_TXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       /*!< 8-bit transmit data */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Independent WATCHDOG (IWDG)                         */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_KR_KEY_Pos      (0U)
+#define IWDG_KR_KEY_Msk      (0xFFFFUL << IWDG_KR_KEY_Pos)                     /*!< 0x0000FFFF */
+#define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   /*!<Key value (write only, read 0000h)  */
+
+/*******************  Bit definition for IWDG_PR register  ********************/
+#define IWDG_PR_PR_Pos       (0U)
+#define IWDG_PR_PR_Msk       (0x7UL << IWDG_PR_PR_Pos)                         /*!< 0x00000007 */
+#define IWDG_PR_PR           IWDG_PR_PR_Msk                                    /*!<PR[2:0] (Prescaler divider)         */
+#define IWDG_PR_PR_0         (0x1UL << IWDG_PR_PR_Pos)                         /*!< 0x00000001 */
+#define IWDG_PR_PR_1         (0x2UL << IWDG_PR_PR_Pos)                         /*!< 0x00000002 */
+#define IWDG_PR_PR_2         (0x4UL << IWDG_PR_PR_Pos)                         /*!< 0x00000004 */
+
+/*******************  Bit definition for IWDG_RLR register  *******************/
+#define IWDG_RLR_RL_Pos      (0U)
+#define IWDG_RLR_RL_Msk      (0xFFFUL << IWDG_RLR_RL_Pos)                      /*!< 0x00000FFF */
+#define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   /*!<Watchdog counter reload value        */
+
+/*******************  Bit definition for IWDG_SR register  ********************/
+#define IWDG_SR_PVU_Pos      (0U)
+#define IWDG_SR_PVU_Msk      (0x1UL << IWDG_SR_PVU_Pos)                        /*!< 0x00000001 */
+#define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   /*!< Watchdog prescaler value update */
+#define IWDG_SR_RVU_Pos      (1U)
+#define IWDG_SR_RVU_Msk      (0x1UL << IWDG_SR_RVU_Pos)                        /*!< 0x00000002 */
+#define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   /*!< Watchdog counter reload value update */
+#define IWDG_SR_WVU_Pos      (2U)
+#define IWDG_SR_WVU_Msk      (0x1UL << IWDG_SR_WVU_Pos)                        /*!< 0x00000004 */
+#define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   /*!< Watchdog counter window value update */
+
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_WINR_WIN_Pos    (0U)
+#define IWDG_WINR_WIN_Msk    (0xFFFUL << IWDG_WINR_WIN_Pos)                    /*!< 0x00000FFF */
+#define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 /*!< Watchdog counter window value */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Power Control                                       */
+/*                                                                            */
+/******************************************************************************/
+/* Note: No specific macro feature on this device */
+
+/********************  Bit definition for PWR_CR1 register  ********************/
+#define PWR_CR1_LPMS_Pos          (0U)
+#define PWR_CR1_LPMS_Msk          (0x7UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000007 */
+#define PWR_CR1_LPMS              PWR_CR1_LPMS_Msk                             /*!< Low Power Mode Selection */
+#define PWR_CR1_LPMS_0            (0x1UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000001 */
+#define PWR_CR1_LPMS_1            (0x2UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000002 */
+#define PWR_CR1_FPD_STOP_Pos      (3U)
+#define PWR_CR1_FPD_STOP_Msk      (0x1UL << PWR_CR1_FPD_STOP_Pos)              /*!< 0x00000008 */
+#define PWR_CR1_FPD_STOP          PWR_CR1_FPD_STOP_Msk                         /*!< Flash power down mode during stop */
+#define PWR_CR1_FPD_LPRUN_Pos     (4U)
+#define PWR_CR1_FPD_LPRUN_Msk     (0x1UL << PWR_CR1_FPD_LPRUN_Pos)             /*!< 0x00000010 */
+#define PWR_CR1_FPD_LPRUN         PWR_CR1_FPD_LPRUN_Msk                        /*!< Flash power down mode during run */
+#define PWR_CR1_FPD_LPSLP_Pos     (5U)
+#define PWR_CR1_FPD_LPSLP_Msk     (0x1UL << PWR_CR1_FPD_LPSLP_Pos)             /*!< 0x00000020 */
+#define PWR_CR1_FPD_LPSLP         PWR_CR1_FPD_LPSLP_Msk                        /*!< Flash power down mode during sleep */
+#define PWR_CR1_DBP_Pos           (8U)
+#define PWR_CR1_DBP_Msk           (0x1UL << PWR_CR1_DBP_Pos)                   /*!< 0x00000100 */
+#define PWR_CR1_DBP               PWR_CR1_DBP_Msk                              /*!< Disable Backup Domain write protection */
+#define PWR_CR1_VOS_Pos           (9U)
+#define PWR_CR1_VOS_Msk           (0x3UL << PWR_CR1_VOS_Pos)                   /*!< 0x00000600 */
+#define PWR_CR1_VOS               PWR_CR1_VOS_Msk                              /*!< Voltage scaling */
+#define PWR_CR1_VOS_0             (0x1UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 0 */
+#define PWR_CR1_VOS_1             (0x2UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 1 */
+#define PWR_CR1_LPR_Pos           (14U)
+#define PWR_CR1_LPR_Msk           (0x1UL << PWR_CR1_LPR_Pos)                   /*!< 0x00004000 */
+#define PWR_CR1_LPR               PWR_CR1_LPR_Msk                              /*!< Regulator Low-Power Run mode */
+
+
+/********************  Bit definition for PWR_CR3 register  ********************/
+#define PWR_CR3_EWUP_Pos          (0U)
+#define PWR_CR3_EWUP_Msk          (0x3BUL << PWR_CR3_EWUP_Pos)                 /*!< 0x0000003B */
+#define PWR_CR3_EWUP              PWR_CR3_EWUP_Msk                             /*!< Enable all Wake-Up Pins  */
+#define PWR_CR3_EWUP1_Pos         (0U)
+#define PWR_CR3_EWUP1_Msk         (0x1UL << PWR_CR3_EWUP1_Pos)                 /*!< 0x00000001 */
+#define PWR_CR3_EWUP1             PWR_CR3_EWUP1_Msk                            /*!< Enable WKUP pin 1 */
+#define PWR_CR3_EWUP2_Pos         (1U)
+#define PWR_CR3_EWUP2_Msk         (0x1UL << PWR_CR3_EWUP2_Pos)                 /*!< 0x00000002 */
+#define PWR_CR3_EWUP2             PWR_CR3_EWUP2_Msk                            /*!< Enable WKUP pin 2 */
+#define PWR_CR3_EWUP4_Pos         (3U)
+#define PWR_CR3_EWUP4_Msk         (0x1UL << PWR_CR3_EWUP4_Pos)                 /*!< 0x00000008 */
+#define PWR_CR3_EWUP4             PWR_CR3_EWUP4_Msk                            /*!< Enable WKUP pin 4 */
+#define PWR_CR3_EWUP5_Pos         (4U)
+#define PWR_CR3_EWUP5_Msk         (0x1UL << PWR_CR3_EWUP5_Pos)                 /*!< 0x00000010 */
+#define PWR_CR3_EWUP5             PWR_CR3_EWUP5_Msk                            /*!< Enable WKUP pin 5 */
+#define PWR_CR3_EWUP6_Pos         (5U)
+#define PWR_CR3_EWUP6_Msk         (0x1UL << PWR_CR3_EWUP6_Pos)                 /*!< 0x00000020 */
+#define PWR_CR3_EWUP6             PWR_CR3_EWUP6_Msk                            /*!< Enable WKUP pin 6 */
+#define PWR_CR3_APC_Pos           (10U)
+#define PWR_CR3_APC_Msk           (0x1UL << PWR_CR3_APC_Pos)                   /*!< 0x00000400 */
+#define PWR_CR3_APC               PWR_CR3_APC_Msk                              /*!< Apply pull-up and pull-down configuration */
+#define PWR_CR3_EIWUL_Pos         (15U)
+#define PWR_CR3_EIWUL_Msk         (0x1UL << PWR_CR3_EIWUL_Pos)                 /*!< 0x00008000 */
+#define PWR_CR3_EIWUL             PWR_CR3_EIWUL_Msk                            /*!< Enable Internal Wake-up line */
+
+/********************  Bit definition for PWR_CR4 register  ********************/
+#define PWR_CR4_WP_Pos            (0U)
+#define PWR_CR4_WP_Msk            (0x3BUL << PWR_CR4_WP_Pos)                   /*!< 0x0000003B */
+#define PWR_CR4_WP                PWR_CR4_WP_Msk                               /*!< all Wake-Up Pin polarity */
+#define PWR_CR4_WP1_Pos           (0U)
+#define PWR_CR4_WP1_Msk           (0x1UL << PWR_CR4_WP1_Pos)                   /*!< 0x00000001 */
+#define PWR_CR4_WP1               PWR_CR4_WP1_Msk                              /*!< Wake-Up Pin 1 polarity */
+#define PWR_CR4_WP2_Pos           (1U)
+#define PWR_CR4_WP2_Msk           (0x1UL << PWR_CR4_WP2_Pos)                   /*!< 0x00000002 */
+#define PWR_CR4_WP2               PWR_CR4_WP2_Msk                              /*!< Wake-Up Pin 2 polarity */
+#define PWR_CR4_WP4_Pos           (3U)
+#define PWR_CR4_WP4_Msk           (0x1UL << PWR_CR4_WP4_Pos)                   /*!< 0x00000008 */
+#define PWR_CR4_WP4               PWR_CR4_WP4_Msk                              /*!< Wake-Up Pin 4 polarity */
+#define PWR_CR4_WP5_Pos           (4U)
+#define PWR_CR4_WP5_Msk           (0x1UL << PWR_CR4_WP5_Pos)                   /*!< 0x00000010 */
+#define PWR_CR4_WP5               PWR_CR4_WP5_Msk                              /*!< Wake-Up Pin 5 polarity */
+#define PWR_CR4_WP6_Pos           (5U)
+#define PWR_CR4_WP6_Msk           (0x1UL << PWR_CR4_WP6_Pos)                   /*!< 0x00000020 */
+#define PWR_CR4_WP6               PWR_CR4_WP6_Msk                              /*!< Wake-Up Pin 6 polarity */
+#define PWR_CR4_VBE_Pos           (8U)
+#define PWR_CR4_VBE_Msk           (0x1UL << PWR_CR4_VBE_Pos)                   /*!< 0x00000100 */
+#define PWR_CR4_VBE               PWR_CR4_VBE_Msk                              /*!< VBAT Battery charging Enable  */
+#define PWR_CR4_VBRS_Pos          (9U)
+#define PWR_CR4_VBRS_Msk          (0x1UL << PWR_CR4_VBRS_Pos)                  /*!< 0x00000200 */
+#define PWR_CR4_VBRS              PWR_CR4_VBRS_Msk                             /*!< VBAT Battery charging Resistor Selection */
+
+/********************  Bit definition for PWR_SR1 register  ********************/
+#define PWR_SR1_WUF_Pos           (0U)
+#define PWR_SR1_WUF_Msk           (0x3BUL << PWR_SR1_WUF_Pos)                  /*!< 0x0000003B */
+#define PWR_SR1_WUF               PWR_SR1_WUF_Msk                              /*!< Wakeup Flags  */
+#define PWR_SR1_WUF1_Pos          (0U)
+#define PWR_SR1_WUF1_Msk          (0x1UL << PWR_SR1_WUF1_Pos)                  /*!< 0x00000001 */
+#define PWR_SR1_WUF1              PWR_SR1_WUF1_Msk                             /*!< Wakeup Flag 1 */
+#define PWR_SR1_WUF2_Pos          (1U)
+#define PWR_SR1_WUF2_Msk          (0x1UL << PWR_SR1_WUF2_Pos)                  /*!< 0x00000002 */
+#define PWR_SR1_WUF2              PWR_SR1_WUF2_Msk                             /*!< Wakeup Flag 2 */
+#define PWR_SR1_WUF4_Pos          (3U)
+#define PWR_SR1_WUF4_Msk          (0x1UL << PWR_SR1_WUF4_Pos)                  /*!< 0x00000008 */
+#define PWR_SR1_WUF4              PWR_SR1_WUF4_Msk                             /*!< Wakeup Flag 4 */
+#define PWR_SR1_WUF5_Pos          (4U)
+#define PWR_SR1_WUF5_Msk          (0x1UL << PWR_SR1_WUF5_Pos)                  /*!< 0x00000010 */
+#define PWR_SR1_WUF5              PWR_SR1_WUF5_Msk                             /*!< Wakeup Flag 5 */
+#define PWR_SR1_WUF6_Pos          (5U)
+#define PWR_SR1_WUF6_Msk          (0x1UL << PWR_SR1_WUF6_Pos)                  /*!< 0x00000020 */
+#define PWR_SR1_WUF6              PWR_SR1_WUF6_Msk                             /*!< Wakeup Flag 6 */
+#define PWR_SR1_SBF_Pos           (8U)
+#define PWR_SR1_SBF_Msk           (0x1UL << PWR_SR1_SBF_Pos)                   /*!< 0x00000100 */
+#define PWR_SR1_SBF               PWR_SR1_SBF_Msk                              /*!< Standby Flag  */
+#define PWR_SR1_WUFI_Pos          (15U)
+#define PWR_SR1_WUFI_Msk          (0x1UL << PWR_SR1_WUFI_Pos)                  /*!< 0x00008000 */
+#define PWR_SR1_WUFI              PWR_SR1_WUFI_Msk                             /*!< Wakeup Flag Internal */
+
+/********************  Bit definition for PWR_SR2 register  ********************/
+#define PWR_SR2_FLASH_RDY_Pos     (7U)
+#define PWR_SR2_FLASH_RDY_Msk     (0x1UL << PWR_SR2_FLASH_RDY_Pos)             /*!< 0x00000080 */
+#define PWR_SR2_FLASH_RDY         PWR_SR2_FLASH_RDY_Msk                        /*!< Flash Ready */
+#define PWR_SR2_REGLPS_Pos        (8U)
+#define PWR_SR2_REGLPS_Msk        (0x1UL << PWR_SR2_REGLPS_Pos)                /*!< 0x00000100 */
+#define PWR_SR2_REGLPS            PWR_SR2_REGLPS_Msk                           /*!< Regulator Low Power started */
+#define PWR_SR2_REGLPF_Pos        (9U)
+#define PWR_SR2_REGLPF_Msk        (0x1UL << PWR_SR2_REGLPF_Pos)                /*!< 0x00000200 */
+#define PWR_SR2_REGLPF            PWR_SR2_REGLPF_Msk                           /*!< Regulator Low Power flag    */
+#define PWR_SR2_VOSF_Pos          (10U)
+#define PWR_SR2_VOSF_Msk          (0x1UL << PWR_SR2_VOSF_Pos)                  /*!< 0x00000400 */
+#define PWR_SR2_VOSF              PWR_SR2_VOSF_Msk                             /*!< Voltage Scaling Flag */
+
+/********************  Bit definition for PWR_SCR register  ********************/
+#define PWR_SCR_CWUF_Pos          (0U)
+#define PWR_SCR_CWUF_Msk          (0x3BUL << PWR_SCR_CWUF_Pos)                 /*!< 0x0000003B */
+#define PWR_SCR_CWUF              PWR_SCR_CWUF_Msk                             /*!< Clear Wake-up Flags  */
+#define PWR_SCR_CWUF1_Pos         (0U)
+#define PWR_SCR_CWUF1_Msk         (0x1UL << PWR_SCR_CWUF1_Pos)                 /*!< 0x00000001 */
+#define PWR_SCR_CWUF1             PWR_SCR_CWUF1_Msk                            /*!< Clear Wake-up Flag 1 */
+#define PWR_SCR_CWUF2_Pos         (1U)
+#define PWR_SCR_CWUF2_Msk         (0x1UL << PWR_SCR_CWUF2_Pos)                 /*!< 0x00000002 */
+#define PWR_SCR_CWUF2             PWR_SCR_CWUF2_Msk                            /*!< Clear Wake-up Flag 2 */
+#define PWR_SCR_CWUF4_Pos         (3U)
+#define PWR_SCR_CWUF4_Msk         (0x1UL << PWR_SCR_CWUF4_Pos)                 /*!< 0x00000008 */
+#define PWR_SCR_CWUF4             PWR_SCR_CWUF4_Msk                            /*!< Clear Wake-up Flag 4 */
+#define PWR_SCR_CWUF5_Pos         (4U)
+#define PWR_SCR_CWUF5_Msk         (0x1UL << PWR_SCR_CWUF5_Pos)                 /*!< 0x00000010 */
+#define PWR_SCR_CWUF5             PWR_SCR_CWUF5_Msk                            /*!< Clear Wake-up Flag 5 */
+#define PWR_SCR_CWUF6_Pos         (5U)
+#define PWR_SCR_CWUF6_Msk         (0x1UL << PWR_SCR_CWUF6_Pos)                 /*!< 0x00000020 */
+#define PWR_SCR_CWUF6             PWR_SCR_CWUF6_Msk                            /*!< Clear Wake-up Flag 6 */
+#define PWR_SCR_CSBF_Pos          (8U)
+#define PWR_SCR_CSBF_Msk          (0x1UL << PWR_SCR_CSBF_Pos)                  /*!< 0x00000100 */
+#define PWR_SCR_CSBF              PWR_SCR_CSBF_Msk                             /*!< Clear Standby Flag  */
+
+/********************  Bit definition for PWR_PUCRA register  *****************/
+#define PWR_PUCRA_PU0_Pos         (0U)
+#define PWR_PUCRA_PU0_Msk         (0x1UL << PWR_PUCRA_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRA_PU0             PWR_PUCRA_PU0_Msk                            /*!< Pin PA0 Pull-Up set */
+#define PWR_PUCRA_PU1_Pos         (1U)
+#define PWR_PUCRA_PU1_Msk         (0x1UL << PWR_PUCRA_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRA_PU1             PWR_PUCRA_PU1_Msk                            /*!< Pin PA1 Pull-Up set */
+#define PWR_PUCRA_PU2_Pos         (2U)
+#define PWR_PUCRA_PU2_Msk         (0x1UL << PWR_PUCRA_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRA_PU2             PWR_PUCRA_PU2_Msk                            /*!< Pin PA2 Pull-Up set */
+#define PWR_PUCRA_PU3_Pos         (3U)
+#define PWR_PUCRA_PU3_Msk         (0x1UL << PWR_PUCRA_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRA_PU3             PWR_PUCRA_PU3_Msk                            /*!< Pin PA3 Pull-Up set */
+#define PWR_PUCRA_PU4_Pos         (4U)
+#define PWR_PUCRA_PU4_Msk         (0x1UL << PWR_PUCRA_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRA_PU4             PWR_PUCRA_PU4_Msk                            /*!< Pin PA4 Pull-Up set */
+#define PWR_PUCRA_PU5_Pos         (5U)
+#define PWR_PUCRA_PU5_Msk         (0x1UL << PWR_PUCRA_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRA_PU5             PWR_PUCRA_PU5_Msk                            /*!< Pin PA5 Pull-Up set */
+#define PWR_PUCRA_PU6_Pos         (6U)
+#define PWR_PUCRA_PU6_Msk         (0x1UL << PWR_PUCRA_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRA_PU6             PWR_PUCRA_PU6_Msk                            /*!< Pin PA6 Pull-Up set */
+#define PWR_PUCRA_PU7_Pos         (7U)
+#define PWR_PUCRA_PU7_Msk         (0x1UL << PWR_PUCRA_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRA_PU7             PWR_PUCRA_PU7_Msk                            /*!< Pin PA7 Pull-Up set */
+#define PWR_PUCRA_PU8_Pos         (8U)
+#define PWR_PUCRA_PU8_Msk         (0x1UL << PWR_PUCRA_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRA_PU8             PWR_PUCRA_PU8_Msk                            /*!< Pin PA8 Pull-Up set */
+#define PWR_PUCRA_PU9_Pos         (9U)
+#define PWR_PUCRA_PU9_Msk         (0x1UL << PWR_PUCRA_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRA_PU9             PWR_PUCRA_PU9_Msk                            /*!< Pin PA9 Pull-Up set */
+#define PWR_PUCRA_PU10_Pos        (10U)
+#define PWR_PUCRA_PU10_Msk        (0x1UL << PWR_PUCRA_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRA_PU10            PWR_PUCRA_PU10_Msk                           /*!< Pin PA10 Pull-Up set */
+#define PWR_PUCRA_PU11_Pos        (11U)
+#define PWR_PUCRA_PU11_Msk        (0x1UL << PWR_PUCRA_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRA_PU11            PWR_PUCRA_PU11_Msk                           /*!< Pin PA11 Pull-Up set */
+#define PWR_PUCRA_PU12_Pos        (12U)
+#define PWR_PUCRA_PU12_Msk        (0x1UL << PWR_PUCRA_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRA_PU12            PWR_PUCRA_PU12_Msk                           /*!< Pin PA12 Pull-Up set */
+#define PWR_PUCRA_PU13_Pos        (13U)
+#define PWR_PUCRA_PU13_Msk        (0x1UL << PWR_PUCRA_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRA_PU13            PWR_PUCRA_PU13_Msk                           /*!< Pin PA13 Pull-Up set */
+#define PWR_PUCRA_PU14_Pos        (14U)
+#define PWR_PUCRA_PU14_Msk        (0x1UL << PWR_PUCRA_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRA_PU14            PWR_PUCRA_PU14_Msk                           /*!< Pin PA14 Pull-Up set */
+#define PWR_PUCRA_PU15_Pos        (15U)
+#define PWR_PUCRA_PU15_Msk        (0x1UL << PWR_PUCRA_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRA_PU15            PWR_PUCRA_PU15_Msk                           /*!< Pin PA15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRA register  *****************/
+#define PWR_PDCRA_PD0_Pos         (0U)
+#define PWR_PDCRA_PD0_Msk         (0x1UL << PWR_PDCRA_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRA_PD0             PWR_PDCRA_PD0_Msk                            /*!< Pin PA0 Pull-Down set */
+#define PWR_PDCRA_PD1_Pos         (1U)
+#define PWR_PDCRA_PD1_Msk         (0x1UL << PWR_PDCRA_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRA_PD1             PWR_PDCRA_PD1_Msk                            /*!< Pin PA1 Pull-Down set */
+#define PWR_PDCRA_PD2_Pos         (2U)
+#define PWR_PDCRA_PD2_Msk         (0x1UL << PWR_PDCRA_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRA_PD2             PWR_PDCRA_PD2_Msk                            /*!< Pin PA2 Pull-Down set */
+#define PWR_PDCRA_PD3_Pos         (3U)
+#define PWR_PDCRA_PD3_Msk         (0x1UL << PWR_PDCRA_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRA_PD3             PWR_PDCRA_PD3_Msk                            /*!< Pin PA3 Pull-Down set */
+#define PWR_PDCRA_PD4_Pos         (4U)
+#define PWR_PDCRA_PD4_Msk         (0x1UL << PWR_PDCRA_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRA_PD4             PWR_PDCRA_PD4_Msk                            /*!< Pin PA4 Pull-Down set */
+#define PWR_PDCRA_PD5_Pos         (5U)
+#define PWR_PDCRA_PD5_Msk         (0x1UL << PWR_PDCRA_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRA_PD5             PWR_PDCRA_PD5_Msk                            /*!< Pin PA5 Pull-Down set */
+#define PWR_PDCRA_PD6_Pos         (6U)
+#define PWR_PDCRA_PD6_Msk         (0x1UL << PWR_PDCRA_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRA_PD6             PWR_PDCRA_PD6_Msk                            /*!< Pin PA6 Pull-Down set */
+#define PWR_PDCRA_PD7_Pos         (7U)
+#define PWR_PDCRA_PD7_Msk         (0x1UL << PWR_PDCRA_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRA_PD7             PWR_PDCRA_PD7_Msk                            /*!< Pin PA7 Pull-Down set */
+#define PWR_PDCRA_PD8_Pos         (8U)
+#define PWR_PDCRA_PD8_Msk         (0x1UL << PWR_PDCRA_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRA_PD8             PWR_PDCRA_PD8_Msk                            /*!< Pin PA8 Pull-Down set */
+#define PWR_PDCRA_PD9_Pos         (9U)
+#define PWR_PDCRA_PD9_Msk         (0x1UL << PWR_PDCRA_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRA_PD9             PWR_PDCRA_PD9_Msk                            /*!< Pin PA9 Pull-Down set */
+#define PWR_PDCRA_PD10_Pos        (10U)
+#define PWR_PDCRA_PD10_Msk        (0x1UL << PWR_PDCRA_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRA_PD10            PWR_PDCRA_PD10_Msk                           /*!< Pin PA10 Pull-Down set */
+#define PWR_PDCRA_PD11_Pos        (11U)
+#define PWR_PDCRA_PD11_Msk        (0x1UL << PWR_PDCRA_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRA_PD11            PWR_PDCRA_PD11_Msk                           /*!< Pin PA11 Pull-Down set */
+#define PWR_PDCRA_PD12_Pos        (12U)
+#define PWR_PDCRA_PD12_Msk        (0x1UL << PWR_PDCRA_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRA_PD12            PWR_PDCRA_PD12_Msk                           /*!< Pin PA12 Pull-Down set */
+#define PWR_PDCRA_PD13_Pos        (13U)
+#define PWR_PDCRA_PD13_Msk        (0x1UL << PWR_PDCRA_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRA_PD13            PWR_PDCRA_PD13_Msk                           /*!< Pin PA13 Pull-Down set */
+#define PWR_PDCRA_PD14_Pos        (14U)
+#define PWR_PDCRA_PD14_Msk        (0x1UL << PWR_PDCRA_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRA_PD14            PWR_PDCRA_PD14_Msk                           /*!< Pin PA14 Pull-Down set */
+#define PWR_PDCRA_PD15_Pos        (15U)
+#define PWR_PDCRA_PD15_Msk        (0x1UL << PWR_PDCRA_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRA_PD15            PWR_PDCRA_PD15_Msk                           /*!< Pin PA15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRB register  *****************/
+#define PWR_PUCRB_PU0_Pos         (0U)
+#define PWR_PUCRB_PU0_Msk         (0x1UL << PWR_PUCRB_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRB_PU0             PWR_PUCRB_PU0_Msk                            /*!< Pin PB0 Pull-Up set */
+#define PWR_PUCRB_PU1_Pos         (1U)
+#define PWR_PUCRB_PU1_Msk         (0x1UL << PWR_PUCRB_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRB_PU1             PWR_PUCRB_PU1_Msk                            /*!< Pin PB1 Pull-Up set */
+#define PWR_PUCRB_PU2_Pos         (2U)
+#define PWR_PUCRB_PU2_Msk         (0x1UL << PWR_PUCRB_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRB_PU2             PWR_PUCRB_PU2_Msk                            /*!< Pin PB2 Pull-Up set */
+#define PWR_PUCRB_PU3_Pos         (3U)
+#define PWR_PUCRB_PU3_Msk         (0x1UL << PWR_PUCRB_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRB_PU3             PWR_PUCRB_PU3_Msk                            /*!< Pin PB3 Pull-Up set */
+#define PWR_PUCRB_PU4_Pos         (4U)
+#define PWR_PUCRB_PU4_Msk         (0x1UL << PWR_PUCRB_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRB_PU4             PWR_PUCRB_PU4_Msk                            /*!< Pin PB4 Pull-Up set */
+#define PWR_PUCRB_PU5_Pos         (5U)
+#define PWR_PUCRB_PU5_Msk         (0x1UL << PWR_PUCRB_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRB_PU5             PWR_PUCRB_PU5_Msk                            /*!< Pin PB5 Pull-Up set */
+#define PWR_PUCRB_PU6_Pos         (6U)
+#define PWR_PUCRB_PU6_Msk         (0x1UL << PWR_PUCRB_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRB_PU6             PWR_PUCRB_PU6_Msk                            /*!< Pin PB6 Pull-Up set */
+#define PWR_PUCRB_PU7_Pos         (7U)
+#define PWR_PUCRB_PU7_Msk         (0x1UL << PWR_PUCRB_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRB_PU7             PWR_PUCRB_PU7_Msk                            /*!< Pin PB7 Pull-Up set */
+#define PWR_PUCRB_PU8_Pos         (8U)
+#define PWR_PUCRB_PU8_Msk         (0x1UL << PWR_PUCRB_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRB_PU8             PWR_PUCRB_PU8_Msk                            /*!< Pin PB8 Pull-Up set */
+#define PWR_PUCRB_PU9_Pos         (9U)
+#define PWR_PUCRB_PU9_Msk         (0x1UL << PWR_PUCRB_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRB_PU9             PWR_PUCRB_PU9_Msk                            /*!< Pin PB9 Pull-Up set */
+#define PWR_PUCRB_PU10_Pos        (10U)
+#define PWR_PUCRB_PU10_Msk        (0x1UL << PWR_PUCRB_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRB_PU10            PWR_PUCRB_PU10_Msk                           /*!< Pin PB10 Pull-Up set */
+#define PWR_PUCRB_PU11_Pos        (11U)
+#define PWR_PUCRB_PU11_Msk        (0x1UL << PWR_PUCRB_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRB_PU11            PWR_PUCRB_PU11_Msk                           /*!< Pin PB11 Pull-Up set */
+#define PWR_PUCRB_PU12_Pos        (12U)
+#define PWR_PUCRB_PU12_Msk        (0x1UL << PWR_PUCRB_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRB_PU12            PWR_PUCRB_PU12_Msk                           /*!< Pin PB12 Pull-Up set */
+#define PWR_PUCRB_PU13_Pos        (13U)
+#define PWR_PUCRB_PU13_Msk        (0x1UL << PWR_PUCRB_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRB_PU13            PWR_PUCRB_PU13_Msk                           /*!< Pin PB13 Pull-Up set */
+#define PWR_PUCRB_PU14_Pos        (14U)
+#define PWR_PUCRB_PU14_Msk        (0x1UL << PWR_PUCRB_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRB_PU14            PWR_PUCRB_PU14_Msk                           /*!< Pin PB14 Pull-Up set */
+#define PWR_PUCRB_PU15_Pos        (15U)
+#define PWR_PUCRB_PU15_Msk        (0x1UL << PWR_PUCRB_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRB_PU15            PWR_PUCRB_PU15_Msk                           /*!< Pin PB15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRB register  *****************/
+#define PWR_PDCRB_PD0_Pos         (0U)
+#define PWR_PDCRB_PD0_Msk         (0x1UL << PWR_PDCRB_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRB_PD0             PWR_PDCRB_PD0_Msk                            /*!< Pin PB0 Pull-Down set */
+#define PWR_PDCRB_PD1_Pos         (1U)
+#define PWR_PDCRB_PD1_Msk         (0x1UL << PWR_PDCRB_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRB_PD1             PWR_PDCRB_PD1_Msk                            /*!< Pin PB1 Pull-Down set */
+#define PWR_PDCRB_PD2_Pos         (2U)
+#define PWR_PDCRB_PD2_Msk         (0x1UL << PWR_PDCRB_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRB_PD2             PWR_PDCRB_PD2_Msk                            /*!< Pin PB2 Pull-Down set */
+#define PWR_PDCRB_PD3_Pos         (3U)
+#define PWR_PDCRB_PD3_Msk         (0x1UL << PWR_PDCRB_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRB_PD3             PWR_PDCRB_PD3_Msk                            /*!< Pin PB3 Pull-Down set */
+#define PWR_PDCRB_PD4_Pos         (4U)
+#define PWR_PDCRB_PD4_Msk         (0x1UL << PWR_PDCRB_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRB_PD4             PWR_PDCRB_PD4_Msk                            /*!< Pin PB4 Pull-Down set */
+#define PWR_PDCRB_PD5_Pos         (5U)
+#define PWR_PDCRB_PD5_Msk         (0x1UL << PWR_PDCRB_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRB_PD5             PWR_PDCRB_PD5_Msk                            /*!< Pin PB5 Pull-Down set */
+#define PWR_PDCRB_PD6_Pos         (6U)
+#define PWR_PDCRB_PD6_Msk         (0x1UL << PWR_PDCRB_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRB_PD6             PWR_PDCRB_PD6_Msk                            /*!< Pin PB6 Pull-Down set */
+#define PWR_PDCRB_PD7_Pos         (7U)
+#define PWR_PDCRB_PD7_Msk         (0x1UL << PWR_PDCRB_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRB_PD7             PWR_PDCRB_PD7_Msk                            /*!< Pin PB7 Pull-Down set */
+#define PWR_PDCRB_PD8_Pos         (8U)
+#define PWR_PDCRB_PD8_Msk         (0x1UL << PWR_PDCRB_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRB_PD8             PWR_PDCRB_PD8_Msk                            /*!< Pin PB8 Pull-Down set */
+#define PWR_PDCRB_PD9_Pos         (9U)
+#define PWR_PDCRB_PD9_Msk         (0x1UL << PWR_PDCRB_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRB_PD9             PWR_PDCRB_PD9_Msk                            /*!< Pin PB9 Pull-Down set */
+#define PWR_PDCRB_PD10_Pos        (10U)
+#define PWR_PDCRB_PD10_Msk        (0x1UL << PWR_PDCRB_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRB_PD10            PWR_PDCRB_PD10_Msk                           /*!< Pin PB10 Pull-Down set */
+#define PWR_PDCRB_PD11_Pos        (11U)
+#define PWR_PDCRB_PD11_Msk        (0x1UL << PWR_PDCRB_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRB_PD11            PWR_PDCRB_PD11_Msk                           /*!< Pin PB11 Pull-Down set */
+#define PWR_PDCRB_PD12_Pos        (12U)
+#define PWR_PDCRB_PD12_Msk        (0x1UL << PWR_PDCRB_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRB_PD12            PWR_PDCRB_PD12_Msk                           /*!< Pin PB12 Pull-Down set */
+#define PWR_PDCRB_PD13_Pos        (13U)
+#define PWR_PDCRB_PD13_Msk        (0x1UL << PWR_PDCRB_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRB_PD13            PWR_PDCRB_PD13_Msk                           /*!< Pin PB13 Pull-Down set */
+#define PWR_PDCRB_PD14_Pos        (14U)
+#define PWR_PDCRB_PD14_Msk        (0x1UL << PWR_PDCRB_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRB_PD14            PWR_PDCRB_PD14_Msk                           /*!< Pin PB14 Pull-Down set */
+#define PWR_PDCRB_PD15_Pos        (15U)
+#define PWR_PDCRB_PD15_Msk        (0x1UL << PWR_PDCRB_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRB_PD15            PWR_PDCRB_PD15_Msk                           /*!< Pin PB15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRC register  *****************/
+#define PWR_PUCRC_PU0_Pos         (0U)
+#define PWR_PUCRC_PU0_Msk         (0x1UL << PWR_PUCRC_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRC_PU0             PWR_PUCRC_PU0_Msk                            /*!< Pin PC0 Pull-Up set */
+#define PWR_PUCRC_PU1_Pos         (1U)
+#define PWR_PUCRC_PU1_Msk         (0x1UL << PWR_PUCRC_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRC_PU1             PWR_PUCRC_PU1_Msk                            /*!< Pin PC1 Pull-Up set */
+#define PWR_PUCRC_PU2_Pos         (2U)
+#define PWR_PUCRC_PU2_Msk         (0x1UL << PWR_PUCRC_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRC_PU2             PWR_PUCRC_PU2_Msk                            /*!< Pin PC2 Pull-Up set */
+#define PWR_PUCRC_PU3_Pos         (3U)
+#define PWR_PUCRC_PU3_Msk         (0x1UL << PWR_PUCRC_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRC_PU3             PWR_PUCRC_PU3_Msk                            /*!< Pin PC3 Pull-Up set */
+#define PWR_PUCRC_PU4_Pos         (4U)
+#define PWR_PUCRC_PU4_Msk         (0x1UL << PWR_PUCRC_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRC_PU4             PWR_PUCRC_PU4_Msk                            /*!< Pin PC4 Pull-Up set */
+#define PWR_PUCRC_PU5_Pos         (5U)
+#define PWR_PUCRC_PU5_Msk         (0x1UL << PWR_PUCRC_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRC_PU5             PWR_PUCRC_PU5_Msk                            /*!< Pin PC5 Pull-Up set */
+#define PWR_PUCRC_PU6_Pos         (6U)
+#define PWR_PUCRC_PU6_Msk         (0x1UL << PWR_PUCRC_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRC_PU6             PWR_PUCRC_PU6_Msk                            /*!< Pin PC6 Pull-Up set */
+#define PWR_PUCRC_PU7_Pos         (7U)
+#define PWR_PUCRC_PU7_Msk         (0x1UL << PWR_PUCRC_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRC_PU7             PWR_PUCRC_PU7_Msk                            /*!< Pin PC7 Pull-Up set */
+#define PWR_PUCRC_PU8_Pos         (8U)
+#define PWR_PUCRC_PU8_Msk         (0x1UL << PWR_PUCRC_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRC_PU8             PWR_PUCRC_PU8_Msk                            /*!< Pin PC8 Pull-Up set */
+#define PWR_PUCRC_PU9_Pos         (9U)
+#define PWR_PUCRC_PU9_Msk         (0x1UL << PWR_PUCRC_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRC_PU9             PWR_PUCRC_PU9_Msk                            /*!< Pin PC9 Pull-Up set */
+#define PWR_PUCRC_PU10_Pos        (10U)
+#define PWR_PUCRC_PU10_Msk        (0x1UL << PWR_PUCRC_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRC_PU10            PWR_PUCRC_PU10_Msk                           /*!< Pin PC10 Pull-Up set */
+#define PWR_PUCRC_PU11_Pos        (11U)
+#define PWR_PUCRC_PU11_Msk        (0x1UL << PWR_PUCRC_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRC_PU11            PWR_PUCRC_PU11_Msk                           /*!< Pin PC11 Pull-Up set */
+#define PWR_PUCRC_PU12_Pos        (12U)
+#define PWR_PUCRC_PU12_Msk        (0x1UL << PWR_PUCRC_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRC_PU12            PWR_PUCRC_PU12_Msk                           /*!< Pin PC12 Pull-Up set */
+#define PWR_PUCRC_PU13_Pos        (13U)
+#define PWR_PUCRC_PU13_Msk        (0x1UL << PWR_PUCRC_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRC_PU13            PWR_PUCRC_PU13_Msk                           /*!< Pin PC13 Pull-Up set */
+#define PWR_PUCRC_PU14_Pos        (14U)
+#define PWR_PUCRC_PU14_Msk        (0x1UL << PWR_PUCRC_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRC_PU14            PWR_PUCRC_PU14_Msk                           /*!< Pin PC14 Pull-Up set */
+#define PWR_PUCRC_PU15_Pos        (15U)
+#define PWR_PUCRC_PU15_Msk        (0x1UL << PWR_PUCRC_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRC_PU15            PWR_PUCRC_PU15_Msk                           /*!< Pin PC15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRC register  *****************/
+#define PWR_PDCRC_PD0_Pos         (0U)
+#define PWR_PDCRC_PD0_Msk         (0x1UL << PWR_PDCRC_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRC_PD0             PWR_PDCRC_PD0_Msk                            /*!< Pin PC0 Pull-Down set */
+#define PWR_PDCRC_PD1_Pos         (1U)
+#define PWR_PDCRC_PD1_Msk         (0x1UL << PWR_PDCRC_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRC_PD1             PWR_PDCRC_PD1_Msk                            /*!< Pin PC1 Pull-Down set */
+#define PWR_PDCRC_PD2_Pos         (2U)
+#define PWR_PDCRC_PD2_Msk         (0x1UL << PWR_PDCRC_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRC_PD2             PWR_PDCRC_PD2_Msk                            /*!< Pin PC2 Pull-Down set */
+#define PWR_PDCRC_PD3_Pos         (3U)
+#define PWR_PDCRC_PD3_Msk         (0x1UL << PWR_PDCRC_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRC_PD3             PWR_PDCRC_PD3_Msk                            /*!< Pin PC3 Pull-Down set */
+#define PWR_PDCRC_PD4_Pos         (4U)
+#define PWR_PDCRC_PD4_Msk         (0x1UL << PWR_PDCRC_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRC_PD4             PWR_PDCRC_PD4_Msk                            /*!< Pin PC4 Pull-Down set */
+#define PWR_PDCRC_PD5_Pos         (5U)
+#define PWR_PDCRC_PD5_Msk         (0x1UL << PWR_PDCRC_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRC_PD5             PWR_PDCRC_PD5_Msk                            /*!< Pin PC5 Pull-Down set */
+#define PWR_PDCRC_PD6_Pos         (6U)
+#define PWR_PDCRC_PD6_Msk         (0x1UL << PWR_PDCRC_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRC_PD6             PWR_PDCRC_PD6_Msk                            /*!< Pin PC6 Pull-Down set */
+#define PWR_PDCRC_PD7_Pos         (7U)
+#define PWR_PDCRC_PD7_Msk         (0x1UL << PWR_PDCRC_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRC_PD7             PWR_PDCRC_PD7_Msk                            /*!< Pin PC7 Pull-Down set */
+#define PWR_PDCRC_PD8_Pos         (8U)
+#define PWR_PDCRC_PD8_Msk         (0x1UL << PWR_PDCRC_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRC_PD8             PWR_PDCRC_PD8_Msk                            /*!< Pin PC8 Pull-Down set */
+#define PWR_PDCRC_PD9_Pos         (9U)
+#define PWR_PDCRC_PD9_Msk         (0x1UL << PWR_PDCRC_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRC_PD9             PWR_PDCRC_PD9_Msk                            /*!< Pin PC9 Pull-Down set */
+#define PWR_PDCRC_PD10_Pos        (10U)
+#define PWR_PDCRC_PD10_Msk        (0x1UL << PWR_PDCRC_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRC_PD10            PWR_PDCRC_PD10_Msk                           /*!< Pin PC10 Pull-Down set */
+#define PWR_PDCRC_PD11_Pos        (11U)
+#define PWR_PDCRC_PD11_Msk        (0x1UL << PWR_PDCRC_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRC_PD11            PWR_PDCRC_PD11_Msk                           /*!< Pin PC11 Pull-Down set */
+#define PWR_PDCRC_PD12_Pos        (12U)
+#define PWR_PDCRC_PD12_Msk        (0x1UL << PWR_PDCRC_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRC_PD12            PWR_PDCRC_PD12_Msk                           /*!< Pin PC12 Pull-Down set */
+#define PWR_PDCRC_PD13_Pos        (13U)
+#define PWR_PDCRC_PD13_Msk        (0x1UL << PWR_PDCRC_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRC_PD13            PWR_PDCRC_PD13_Msk                           /*!< Pin PC13 Pull-Down set */
+#define PWR_PDCRC_PD14_Pos        (14U)
+#define PWR_PDCRC_PD14_Msk        (0x1UL << PWR_PDCRC_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRC_PD14            PWR_PDCRC_PD14_Msk                           /*!< Pin PC14 Pull-Down set */
+#define PWR_PDCRC_PD15_Pos        (15U)
+#define PWR_PDCRC_PD15_Msk        (0x1UL << PWR_PDCRC_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRC_PD15            PWR_PDCRC_PD15_Msk                           /*!< Pin PC15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRD register  *****************/
+#define PWR_PUCRD_PU0_Pos         (0U)
+#define PWR_PUCRD_PU0_Msk         (0x1UL << PWR_PUCRD_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRD_PU0             PWR_PUCRD_PU0_Msk                            /*!< Pin PD0 Pull-Up set */
+#define PWR_PUCRD_PU1_Pos         (1U)
+#define PWR_PUCRD_PU1_Msk         (0x1UL << PWR_PUCRD_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRD_PU1             PWR_PUCRD_PU1_Msk                            /*!< Pin PD1 Pull-Up set */
+#define PWR_PUCRD_PU2_Pos         (2U)
+#define PWR_PUCRD_PU2_Msk         (0x1UL << PWR_PUCRD_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRD_PU2             PWR_PUCRD_PU2_Msk                            /*!< Pin PD2 Pull-Up set */
+#define PWR_PUCRD_PU3_Pos         (3U)
+#define PWR_PUCRD_PU3_Msk         (0x1UL << PWR_PUCRD_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRD_PU3             PWR_PUCRD_PU3_Msk                            /*!< Pin PD3 Pull-Up set */
+#define PWR_PUCRD_PU4_Pos         (4U)
+#define PWR_PUCRD_PU4_Msk         (0x1UL << PWR_PUCRD_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRD_PU4             PWR_PUCRD_PU4_Msk                            /*!< Pin PD4 Pull-Up set */
+#define PWR_PUCRD_PU5_Pos         (5U)
+#define PWR_PUCRD_PU5_Msk         (0x1UL << PWR_PUCRD_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRD_PU5             PWR_PUCRD_PU5_Msk                            /*!< Pin PD5 Pull-Up set */
+#define PWR_PUCRD_PU6_Pos         (6U)
+#define PWR_PUCRD_PU6_Msk         (0x1UL << PWR_PUCRD_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRD_PU6             PWR_PUCRD_PU6_Msk                            /*!< Pin PD6 Pull-Up set */
+#define PWR_PUCRD_PU8_Pos         (8U)
+#define PWR_PUCRD_PU8_Msk         (0x1UL << PWR_PUCRD_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRD_PU8             PWR_PUCRD_PU8_Msk                            /*!< Pin PD8 Pull-Up set */
+#define PWR_PUCRD_PU9_Pos         (9U)
+#define PWR_PUCRD_PU9_Msk         (0x1UL << PWR_PUCRD_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRD_PU9             PWR_PUCRD_PU9_Msk                            /*!< Pin PD9 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRD register  *****************/
+#define PWR_PDCRD_PD0_Pos         (0U)
+#define PWR_PDCRD_PD0_Msk         (0x1UL << PWR_PDCRD_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRD_PD0             PWR_PDCRD_PD0_Msk                            /*!< Pin PD0 Pull-Down set */
+#define PWR_PDCRD_PD1_Pos         (1U)
+#define PWR_PDCRD_PD1_Msk         (0x1UL << PWR_PDCRD_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRD_PD1             PWR_PDCRD_PD1_Msk                            /*!< Pin PD1 Pull-Down set */
+#define PWR_PDCRD_PD2_Pos         (2U)
+#define PWR_PDCRD_PD2_Msk         (0x1UL << PWR_PDCRD_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRD_PD2             PWR_PDCRD_PD2_Msk                            /*!< Pin PD2 Pull-Down set */
+#define PWR_PDCRD_PD3_Pos         (3U)
+#define PWR_PDCRD_PD3_Msk         (0x1UL << PWR_PDCRD_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRD_PD3             PWR_PDCRD_PD3_Msk                            /*!< Pin PD3 Pull-Down set */
+#define PWR_PDCRD_PD4_Pos         (4U)
+#define PWR_PDCRD_PD4_Msk         (0x1UL << PWR_PDCRD_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRD_PD4             PWR_PDCRD_PD4_Msk                            /*!< Pin PD4 Pull-Down set */
+#define PWR_PDCRD_PD5_Pos         (5U)
+#define PWR_PDCRD_PD5_Msk         (0x1UL << PWR_PDCRD_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRD_PD5             PWR_PDCRD_PD5_Msk                            /*!< Pin PD5 Pull-Down set */
+#define PWR_PDCRD_PD6_Pos         (6U)
+#define PWR_PDCRD_PD6_Msk         (0x1UL << PWR_PDCRD_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRD_PD6             PWR_PDCRD_PD6_Msk                            /*!< Pin PD6 Pull-Down set */
+#define PWR_PDCRD_PD8_Pos         (8U)
+#define PWR_PDCRD_PD8_Msk         (0x1UL << PWR_PDCRD_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRD_PD8             PWR_PDCRD_PD8_Msk                            /*!< Pin PD8 Pull-Down set */
+#define PWR_PDCRD_PD9_Pos         (9U)
+#define PWR_PDCRD_PD9_Msk         (0x1UL << PWR_PDCRD_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRD_PD9             PWR_PDCRD_PD9_Msk                            /*!< Pin PD9 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRF register  *****************/
+#define PWR_PUCRF_PU0_Pos         (0U)
+#define PWR_PUCRF_PU0_Msk         (0x1UL << PWR_PUCRF_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRF_PU0             PWR_PUCRF_PU0_Msk                            /*!< Pin PF0 Pull-Up set */
+#define PWR_PUCRF_PU1_Pos         (1U)
+#define PWR_PUCRF_PU1_Msk         (0x1UL << PWR_PUCRF_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRF_PU1             PWR_PUCRF_PU1_Msk                            /*!< Pin PF1 Pull-Up set */
+#define PWR_PUCRF_PU2_Pos         (2U)
+#define PWR_PUCRF_PU2_Msk         (0x1UL << PWR_PUCRF_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRF_PU2             PWR_PUCRF_PU2_Msk                            /*!< Pin PF2 Pull-Up set */
+#define PWR_PUCRF_PU3_Pos         (3U)
+#define PWR_PUCRF_PU3_Msk         (0x1UL << PWR_PUCRF_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRF_PU3             PWR_PUCRF_PU3_Msk                            /*!< Pin PF3 Pull-Up set */
+#define PWR_PUCRF_PU4_Pos         (4U)
+#define PWR_PUCRF_PU4_Msk         (0x1UL << PWR_PUCRF_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRF_PU4             PWR_PUCRF_PU4_Msk                            /*!< Pin PF4 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRF register  *****************/
+#define PWR_PDCRF_PD0_Pos         (0U)
+#define PWR_PDCRF_PD0_Msk         (0x1UL << PWR_PDCRF_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRF_PD0             PWR_PDCRF_PD0_Msk                            /*!< Pin PF0 Pull-Down set */
+#define PWR_PDCRF_PD1_Pos         (1U)
+#define PWR_PDCRF_PD1_Msk         (0x1UL << PWR_PDCRF_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRF_PD1             PWR_PDCRF_PD1_Msk                            /*!< Pin PF1 Pull-Down set */
+#define PWR_PDCRF_PD2_Pos         (2U)
+#define PWR_PDCRF_PD2_Msk         (0x1UL << PWR_PDCRF_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRF_PD2             PWR_PDCRF_PD2_Msk                            /*!< Pin PF2 Pull-Down set */
+#define PWR_PDCRF_PD3_Pos         (3U)
+#define PWR_PDCRF_PD3_Msk         (0x1UL << PWR_PDCRF_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRF_PD3             PWR_PDCRF_PD3_Msk                            /*!< Pin PF3 Pull-Down set */
+#define PWR_PDCRF_PD4_Pos         (4U)
+#define PWR_PDCRF_PD4_Msk         (0x1UL << PWR_PDCRF_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRF_PD4             PWR_PDCRF_PD4_Msk                            /*!< Pin PF4 Pull-Down set */
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Reset and Clock Control                          */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions  (not present on all devices in the STM32G0 series)
+*/
+
+/********************  Bit definition for RCC_CR register  *****************/
+#define RCC_CR_HSION_Pos                 (8U)
+#define RCC_CR_HSION_Msk                 (0x1UL << RCC_CR_HSION_Pos)           /*!< 0x00000100 */
+#define RCC_CR_HSION                     RCC_CR_HSION_Msk                      /*!< Internal High Speed clock enable */
+#define RCC_CR_HSIKERON_Pos              (9U)
+#define RCC_CR_HSIKERON_Msk              (0x1UL << RCC_CR_HSIKERON_Pos)        /*!< 0x00000200 */
+#define RCC_CR_HSIKERON                  RCC_CR_HSIKERON_Msk                   /*!< Internal High Speed clock enable for some IPs Kernel */
+#define RCC_CR_HSIRDY_Pos                (10U)
+#define RCC_CR_HSIRDY_Msk                (0x1UL << RCC_CR_HSIRDY_Pos)          /*!< 0x00000400 */
+#define RCC_CR_HSIRDY                    RCC_CR_HSIRDY_Msk                     /*!< Internal High Speed clock ready flag */
+#define RCC_CR_HSIDIV_Pos                (11U)
+#define RCC_CR_HSIDIV_Msk                (0x7UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00003800 */
+#define RCC_CR_HSIDIV                    RCC_CR_HSIDIV_Msk                     /*!< HSIDIV[13:11] Internal High Speed clock division factor */
+#define RCC_CR_HSIDIV_0                  (0x1UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00000800 */
+#define RCC_CR_HSIDIV_1                  (0x2UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00001000 */
+#define RCC_CR_HSIDIV_2                  (0x4UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00002000 */
+#define RCC_CR_HSEON_Pos                 (16U)
+#define RCC_CR_HSEON_Msk                 (0x1UL << RCC_CR_HSEON_Pos)           /*!< 0x00010000 */
+#define RCC_CR_HSEON                     RCC_CR_HSEON_Msk                      /*!< External High Speed clock enable */
+#define RCC_CR_HSERDY_Pos                (17U)
+#define RCC_CR_HSERDY_Msk                (0x1UL << RCC_CR_HSERDY_Pos)          /*!< 0x00020000 */
+#define RCC_CR_HSERDY                    RCC_CR_HSERDY_Msk                     /*!< External High Speed clock ready */
+#define RCC_CR_HSEBYP_Pos                (18U)
+#define RCC_CR_HSEBYP_Msk                (0x1UL << RCC_CR_HSEBYP_Pos)          /*!< 0x00040000 */
+#define RCC_CR_HSEBYP                    RCC_CR_HSEBYP_Msk                     /*!< External High Speed clock Bypass */
+#define RCC_CR_CSSON_Pos                 (19U)
+#define RCC_CR_CSSON_Msk                 (0x1UL << RCC_CR_CSSON_Pos)           /*!< 0x00080000 */
+#define RCC_CR_CSSON                     RCC_CR_CSSON_Msk                      /*!< HSE Clock Security System enable */
+
+#define RCC_CR_PLLON_Pos                 (24U)
+#define RCC_CR_PLLON_Msk                 (0x1UL << RCC_CR_PLLON_Pos)           /*!< 0x01000000 */
+#define RCC_CR_PLLON                     RCC_CR_PLLON_Msk                      /*!< System PLL clock enable */
+#define RCC_CR_PLLRDY_Pos                (25U)
+#define RCC_CR_PLLRDY_Msk                (0x1UL << RCC_CR_PLLRDY_Pos)          /*!< 0x02000000 */
+#define RCC_CR_PLLRDY                    RCC_CR_PLLRDY_Msk                     /*!< System PLL clock ready */
+
+/********************  Bit definition for RCC_ICSCR register  ***************/
+/*!< HSICAL configuration */
+#define RCC_ICSCR_HSICAL_Pos             (0U)
+#define RCC_ICSCR_HSICAL_Msk             (0xFFUL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x000000FF */
+#define RCC_ICSCR_HSICAL                 RCC_ICSCR_HSICAL_Msk                  /*!< HSICAL[7:0] bits */
+#define RCC_ICSCR_HSICAL_0               (0x01UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000001 */
+#define RCC_ICSCR_HSICAL_1               (0x02UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000002 */
+#define RCC_ICSCR_HSICAL_2               (0x04UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000004 */
+#define RCC_ICSCR_HSICAL_3               (0x08UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000008 */
+#define RCC_ICSCR_HSICAL_4               (0x10UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000010 */
+#define RCC_ICSCR_HSICAL_5               (0x20UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000020 */
+#define RCC_ICSCR_HSICAL_6               (0x40UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000040 */
+#define RCC_ICSCR_HSICAL_7               (0x80UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000080 */
+
+/*!< HSITRIM configuration */
+#define RCC_ICSCR_HSITRIM_Pos            (8U)
+#define RCC_ICSCR_HSITRIM_Msk            (0x7FUL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00007F00 */
+#define RCC_ICSCR_HSITRIM                RCC_ICSCR_HSITRIM_Msk                 /*!< HSITRIM[14:8] bits */
+#define RCC_ICSCR_HSITRIM_0              (0x01UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000100 */
+#define RCC_ICSCR_HSITRIM_1              (0x02UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000200 */
+#define RCC_ICSCR_HSITRIM_2              (0x04UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000400 */
+#define RCC_ICSCR_HSITRIM_3              (0x08UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000800 */
+#define RCC_ICSCR_HSITRIM_4              (0x10UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00001000 */
+#define RCC_ICSCR_HSITRIM_5              (0x20UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00002000 */
+#define RCC_ICSCR_HSITRIM_6              (0x40UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00004000 */
+
+/********************  Bit definition for RCC_CFGR register  ***************/
+/*!< SW configuration */
+#define RCC_CFGR_SW_Pos                (0U)
+#define RCC_CFGR_SW_Msk                (0x7UL << RCC_CFGR_SW_Pos)              /*!< 0x00000007 */
+#define RCC_CFGR_SW                    RCC_CFGR_SW_Msk                         /*!< SW[2:0] bits (System clock Switch) */
+#define RCC_CFGR_SW_0                  (0x1UL << RCC_CFGR_SW_Pos)              /*!< 0x00000001 */
+#define RCC_CFGR_SW_1                  (0x2UL << RCC_CFGR_SW_Pos)              /*!< 0x00000002 */
+#define RCC_CFGR_SW_2                  (0x4UL << RCC_CFGR_SW_Pos)              /*!< 0x00000004 */
+
+/*!< SWS configuration */
+#define RCC_CFGR_SWS_Pos               (3U)
+#define RCC_CFGR_SWS_Msk               (0x7UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000038 */
+#define RCC_CFGR_SWS                   RCC_CFGR_SWS_Msk                        /*!< SWS[2:0] bits (System Clock Switch Status) */
+#define RCC_CFGR_SWS_0                 (0x1UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000008 */
+#define RCC_CFGR_SWS_1                 (0x2UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000010 */
+#define RCC_CFGR_SWS_2                 (0x4UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000020 */
+
+/*!< HPRE configuration */
+#define RCC_CFGR_HPRE_Pos              (8U)
+#define RCC_CFGR_HPRE_Msk              (0xFUL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000F00 */
+#define RCC_CFGR_HPRE                  RCC_CFGR_HPRE_Msk                       /*!< HPRE[3:0] bits (AHB prescaler) */
+#define RCC_CFGR_HPRE_0                (0x1UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000100 */
+#define RCC_CFGR_HPRE_1                (0x2UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000200 */
+#define RCC_CFGR_HPRE_2                (0x4UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000400 */
+#define RCC_CFGR_HPRE_3                (0x8UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000800 */
+
+/*!< PPRE configuration */
+#define RCC_CFGR_PPRE_Pos              (12U)
+#define RCC_CFGR_PPRE_Msk              (0x7UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00007000 */
+#define RCC_CFGR_PPRE                  RCC_CFGR_PPRE_Msk                       /*!< PRE1[2:0] bits (APB prescaler) */
+#define RCC_CFGR_PPRE_0                (0x1UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00001000 */
+#define RCC_CFGR_PPRE_1                (0x2UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00002000 */
+#define RCC_CFGR_PPRE_2                (0x4UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00004000 */
+
+
+/*!< MCOSEL configuration */
+#define RCC_CFGR_MCOSEL_Pos            (24U)
+#define RCC_CFGR_MCOSEL_Msk            (0x7UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x07000000 */
+#define RCC_CFGR_MCOSEL                RCC_CFGR_MCOSEL_Msk                     /*!< MCOSEL [2:0] bits (Clock output selection) */
+#define RCC_CFGR_MCOSEL_0              (0x1UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x01000000 */
+#define RCC_CFGR_MCOSEL_1              (0x2UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x02000000 */
+#define RCC_CFGR_MCOSEL_2              (0x4UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x04000000 */
+
+/*!< MCO Prescaler configuration */
+#define RCC_CFGR_MCOPRE_Pos            (28U)
+#define RCC_CFGR_MCOPRE_Msk            (0x7UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x70000000 */
+#define RCC_CFGR_MCOPRE                RCC_CFGR_MCOPRE_Msk                     /*!< MCO prescaler [2:0] */
+#define RCC_CFGR_MCOPRE_0              (0x1UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x10000000 */
+#define RCC_CFGR_MCOPRE_1              (0x2UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x20000000 */
+#define RCC_CFGR_MCOPRE_2              (0x4UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x40000000 */
+
+/********************  Bit definition for RCC_PLLCFGR register  ***************/
+#define RCC_PLLCFGR_PLLSRC_Pos           (0U)
+#define RCC_PLLCFGR_PLLSRC_Msk           (0x3UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC               RCC_PLLCFGR_PLLSRC_Msk
+#define RCC_PLLCFGR_PLLSRC_0             (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000001 */
+#define RCC_PLLCFGR_PLLSRC_1             (0x2UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000002 */
+
+#define RCC_PLLCFGR_PLLSRC_NONE          (0x00000000UL)                        /*!< No clock sent to PLL      */
+#define RCC_PLLCFGR_PLLSRC_HSI_Pos       (1U)
+#define RCC_PLLCFGR_PLLSRC_HSI_Msk       (0x1UL << RCC_PLLCFGR_PLLSRC_HSI_Pos) /*!< 0x00000002 */
+#define RCC_PLLCFGR_PLLSRC_HSI           RCC_PLLCFGR_PLLSRC_HSI_Msk            /*!< HSI source clock selected */
+#define RCC_PLLCFGR_PLLSRC_HSE_Pos       (0U)
+#define RCC_PLLCFGR_PLLSRC_HSE_Msk       (0x3UL << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC_HSE           RCC_PLLCFGR_PLLSRC_HSE_Msk            /*!< HSE source clock selected */
+
+#define RCC_PLLCFGR_PLLM_Pos             (4U)
+#define RCC_PLLCFGR_PLLM_Msk             (0x7UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000070 */
+#define RCC_PLLCFGR_PLLM                 RCC_PLLCFGR_PLLM_Msk
+#define RCC_PLLCFGR_PLLM_0               (0x1UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000010 */
+#define RCC_PLLCFGR_PLLM_1               (0x2UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000020 */
+#define RCC_PLLCFGR_PLLM_2               (0x4UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000040 */
+
+#define RCC_PLLCFGR_PLLN_Pos             (8U)
+#define RCC_PLLCFGR_PLLN_Msk             (0x7FUL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00007F00 */
+#define RCC_PLLCFGR_PLLN                 RCC_PLLCFGR_PLLN_Msk
+#define RCC_PLLCFGR_PLLN_0               (0x01UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000100 */
+#define RCC_PLLCFGR_PLLN_1               (0x02UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000200 */
+#define RCC_PLLCFGR_PLLN_2               (0x04UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000400 */
+#define RCC_PLLCFGR_PLLN_3               (0x08UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000800 */
+#define RCC_PLLCFGR_PLLN_4               (0x10UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00001000 */
+#define RCC_PLLCFGR_PLLN_5               (0x20UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00002000 */
+#define RCC_PLLCFGR_PLLN_6               (0x40UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00004000 */
+
+#define RCC_PLLCFGR_PLLPEN_Pos           (16U)
+#define RCC_PLLCFGR_PLLPEN_Msk           (0x1UL << RCC_PLLCFGR_PLLPEN_Pos)     /*!< 0x00010000 */
+#define RCC_PLLCFGR_PLLPEN               RCC_PLLCFGR_PLLPEN_Msk
+
+#define RCC_PLLCFGR_PLLP_Pos              (17U)
+#define RCC_PLLCFGR_PLLP_Msk              (0x1FUL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x003E0000 */
+#define RCC_PLLCFGR_PLLP                  RCC_PLLCFGR_PLLP_Msk
+#define RCC_PLLCFGR_PLLP_0                (0x01UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00020000 */
+#define RCC_PLLCFGR_PLLP_1                (0x02UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00040000 */
+#define RCC_PLLCFGR_PLLP_2                (0x04UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00080000 */
+#define RCC_PLLCFGR_PLLP_3                (0x08UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00100000 */
+#define RCC_PLLCFGR_PLLP_4                (0x10UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00200000 */
+
+
+#define RCC_PLLCFGR_PLLREN_Pos           (28U)
+#define RCC_PLLCFGR_PLLREN_Msk           (0x1UL << RCC_PLLCFGR_PLLREN_Pos)     /*!< 0x10000000 */
+#define RCC_PLLCFGR_PLLREN               RCC_PLLCFGR_PLLREN_Msk
+
+#define RCC_PLLCFGR_PLLR_Pos             (29U)
+#define RCC_PLLCFGR_PLLR_Msk             (0x7UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0xE0000000 */
+#define RCC_PLLCFGR_PLLR                 RCC_PLLCFGR_PLLR_Msk
+#define RCC_PLLCFGR_PLLR_0               (0x1UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x20000000 */
+#define RCC_PLLCFGR_PLLR_1               (0x2UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x40000000 */
+#define RCC_PLLCFGR_PLLR_2               (0x4UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_CIER register  ******************/
+#define RCC_CIER_LSIRDYIE_Pos            (0U)
+#define RCC_CIER_LSIRDYIE_Msk            (0x1UL << RCC_CIER_LSIRDYIE_Pos)      /*!< 0x00000001 */
+#define RCC_CIER_LSIRDYIE                RCC_CIER_LSIRDYIE_Msk
+#define RCC_CIER_LSERDYIE_Pos            (1U)
+#define RCC_CIER_LSERDYIE_Msk            (0x1UL << RCC_CIER_LSERDYIE_Pos)      /*!< 0x00000002 */
+#define RCC_CIER_LSERDYIE                RCC_CIER_LSERDYIE_Msk
+#define RCC_CIER_HSIRDYIE_Pos            (3U)
+#define RCC_CIER_HSIRDYIE_Msk            (0x1UL << RCC_CIER_HSIRDYIE_Pos)      /*!< 0x00000008 */
+#define RCC_CIER_HSIRDYIE                RCC_CIER_HSIRDYIE_Msk
+#define RCC_CIER_HSERDYIE_Pos            (4U)
+#define RCC_CIER_HSERDYIE_Msk            (0x1UL << RCC_CIER_HSERDYIE_Pos)      /*!< 0x00000010 */
+#define RCC_CIER_HSERDYIE                RCC_CIER_HSERDYIE_Msk
+#define RCC_CIER_PLLRDYIE_Pos            (5U)
+#define RCC_CIER_PLLRDYIE_Msk            (0x1UL << RCC_CIER_PLLRDYIE_Pos)      /*!< 0x00000020 */
+#define RCC_CIER_PLLRDYIE                RCC_CIER_PLLRDYIE_Msk
+
+/********************  Bit definition for RCC_CIFR register  ******************/
+#define RCC_CIFR_LSIRDYF_Pos             (0U)
+#define RCC_CIFR_LSIRDYF_Msk             (0x1UL << RCC_CIFR_LSIRDYF_Pos)       /*!< 0x00000001 */
+#define RCC_CIFR_LSIRDYF                 RCC_CIFR_LSIRDYF_Msk
+#define RCC_CIFR_LSERDYF_Pos             (1U)
+#define RCC_CIFR_LSERDYF_Msk             (0x1UL << RCC_CIFR_LSERDYF_Pos)       /*!< 0x00000002 */
+#define RCC_CIFR_LSERDYF                 RCC_CIFR_LSERDYF_Msk
+#define RCC_CIFR_HSIRDYF_Pos             (3U)
+#define RCC_CIFR_HSIRDYF_Msk             (0x1UL << RCC_CIFR_HSIRDYF_Pos)       /*!< 0x00000008 */
+#define RCC_CIFR_HSIRDYF                 RCC_CIFR_HSIRDYF_Msk
+#define RCC_CIFR_HSERDYF_Pos             (4U)
+#define RCC_CIFR_HSERDYF_Msk             (0x1UL << RCC_CIFR_HSERDYF_Pos)       /*!< 0x00000010 */
+#define RCC_CIFR_HSERDYF                 RCC_CIFR_HSERDYF_Msk
+#define RCC_CIFR_PLLRDYF_Pos             (5U)
+#define RCC_CIFR_PLLRDYF_Msk             (0x1UL << RCC_CIFR_PLLRDYF_Pos)       /*!< 0x00000020 */
+#define RCC_CIFR_PLLRDYF                 RCC_CIFR_PLLRDYF_Msk
+#define RCC_CIFR_CSSF_Pos                (8U)
+#define RCC_CIFR_CSSF_Msk                (0x1UL << RCC_CIFR_CSSF_Pos)          /*!< 0x00000100 */
+#define RCC_CIFR_CSSF                    RCC_CIFR_CSSF_Msk
+#define RCC_CIFR_LSECSSF_Pos             (9U)
+#define RCC_CIFR_LSECSSF_Msk             (0x1UL << RCC_CIFR_LSECSSF_Pos)       /*!< 0x00000200 */
+#define RCC_CIFR_LSECSSF                 RCC_CIFR_LSECSSF_Msk
+
+/********************  Bit definition for RCC_CICR register  ******************/
+#define RCC_CICR_LSIRDYC_Pos             (0U)
+#define RCC_CICR_LSIRDYC_Msk             (0x1UL << RCC_CICR_LSIRDYC_Pos)       /*!< 0x00000001 */
+#define RCC_CICR_LSIRDYC                 RCC_CICR_LSIRDYC_Msk
+#define RCC_CICR_LSERDYC_Pos             (1U)
+#define RCC_CICR_LSERDYC_Msk             (0x1UL << RCC_CICR_LSERDYC_Pos)       /*!< 0x00000002 */
+#define RCC_CICR_LSERDYC                 RCC_CICR_LSERDYC_Msk
+#define RCC_CICR_HSIRDYC_Pos             (3U)
+#define RCC_CICR_HSIRDYC_Msk             (0x1UL << RCC_CICR_HSIRDYC_Pos)       /*!< 0x00000008 */
+#define RCC_CICR_HSIRDYC                 RCC_CICR_HSIRDYC_Msk
+#define RCC_CICR_HSERDYC_Pos             (4U)
+#define RCC_CICR_HSERDYC_Msk             (0x1UL << RCC_CICR_HSERDYC_Pos)       /*!< 0x00000010 */
+#define RCC_CICR_HSERDYC                 RCC_CICR_HSERDYC_Msk
+#define RCC_CICR_PLLRDYC_Pos             (5U)
+#define RCC_CICR_PLLRDYC_Msk             (0x1UL << RCC_CICR_PLLRDYC_Pos)       /*!< 0x00000020 */
+#define RCC_CICR_PLLRDYC                 RCC_CICR_PLLRDYC_Msk
+#define RCC_CICR_CSSC_Pos                (8U)
+#define RCC_CICR_CSSC_Msk                (0x1UL << RCC_CICR_CSSC_Pos)          /*!< 0x00000100 */
+#define RCC_CICR_CSSC                    RCC_CICR_CSSC_Msk
+#define RCC_CICR_LSECSSC_Pos             (9U)
+#define RCC_CICR_LSECSSC_Msk             (0x1UL << RCC_CICR_LSECSSC_Pos)       /*!< 0x00000200 */
+#define RCC_CICR_LSECSSC                 RCC_CICR_LSECSSC_Msk
+
+/********************  Bit definition for RCC_IOPRSTR register  ****************/
+#define RCC_IOPRSTR_GPIOARST_Pos         (0U)
+#define RCC_IOPRSTR_GPIOARST_Msk         (0x1UL << RCC_IOPRSTR_GPIOARST_Pos)   /*!< 0x00000001 */
+#define RCC_IOPRSTR_GPIOARST             RCC_IOPRSTR_GPIOARST_Msk
+#define RCC_IOPRSTR_GPIOBRST_Pos         (1U)
+#define RCC_IOPRSTR_GPIOBRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOBRST_Pos)   /*!< 0x00000002 */
+#define RCC_IOPRSTR_GPIOBRST             RCC_IOPRSTR_GPIOBRST_Msk
+#define RCC_IOPRSTR_GPIOCRST_Pos         (2U)
+#define RCC_IOPRSTR_GPIOCRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOCRST_Pos)   /*!< 0x00000004 */
+#define RCC_IOPRSTR_GPIOCRST             RCC_IOPRSTR_GPIOCRST_Msk
+#define RCC_IOPRSTR_GPIODRST_Pos         (3U)
+#define RCC_IOPRSTR_GPIODRST_Msk         (0x1UL << RCC_IOPRSTR_GPIODRST_Pos)   /*!< 0x00000008 */
+#define RCC_IOPRSTR_GPIODRST             RCC_IOPRSTR_GPIODRST_Msk
+#define RCC_IOPRSTR_GPIOFRST_Pos         (5U)
+#define RCC_IOPRSTR_GPIOFRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOFRST_Pos)   /*!< 0x00000020 */
+#define RCC_IOPRSTR_GPIOFRST             RCC_IOPRSTR_GPIOFRST_Msk
+
+/********************  Bit definition for RCC_AHBRSTR register  ***************/
+#define RCC_AHBRSTR_DMA1RST_Pos          (0U)
+#define RCC_AHBRSTR_DMA1RST_Msk          (0x1UL << RCC_AHBRSTR_DMA1RST_Pos)    /*!< 0x00000001 */
+#define RCC_AHBRSTR_DMA1RST              RCC_AHBRSTR_DMA1RST_Msk
+#define RCC_AHBRSTR_FLASHRST_Pos         (8U)
+#define RCC_AHBRSTR_FLASHRST_Msk         (0x1UL << RCC_AHBRSTR_FLASHRST_Pos)   /*!< 0x00000100 */
+#define RCC_AHBRSTR_FLASHRST             RCC_AHBRSTR_FLASHRST_Msk
+#define RCC_AHBRSTR_CRCRST_Pos           (12U)
+#define RCC_AHBRSTR_CRCRST_Msk           (0x1UL << RCC_AHBRSTR_CRCRST_Pos)     /*!< 0x00001000 */
+#define RCC_AHBRSTR_CRCRST               RCC_AHBRSTR_CRCRST_Msk
+
+/********************  Bit definition for RCC_APBRSTR1 register  **************/
+#define RCC_APBRSTR1_TIM3RST_Pos         (1U)
+#define RCC_APBRSTR1_TIM3RST_Msk         (0x1UL << RCC_APBRSTR1_TIM3RST_Pos)   /*!< 0x00000002 */
+#define RCC_APBRSTR1_TIM3RST             RCC_APBRSTR1_TIM3RST_Msk
+#define RCC_APBRSTR1_TIM6RST_Pos         (4U)
+#define RCC_APBRSTR1_TIM6RST_Msk         (0x1UL << RCC_APBRSTR1_TIM6RST_Pos)   /*!< 0x00000010 */
+#define RCC_APBRSTR1_TIM6RST             RCC_APBRSTR1_TIM6RST_Msk
+#define RCC_APBRSTR1_TIM7RST_Pos         (5U)
+#define RCC_APBRSTR1_TIM7RST_Msk         (0x1UL << RCC_APBRSTR1_TIM7RST_Pos)   /*!< 0x00000020 */
+#define RCC_APBRSTR1_TIM7RST             RCC_APBRSTR1_TIM7RST_Msk
+#define RCC_APBRSTR1_SPI2RST_Pos         (14U)
+#define RCC_APBRSTR1_SPI2RST_Msk         (0x1UL << RCC_APBRSTR1_SPI2RST_Pos)   /*!< 0x00004000 */
+#define RCC_APBRSTR1_SPI2RST             RCC_APBRSTR1_SPI2RST_Msk
+#define RCC_APBRSTR1_USART2RST_Pos       (17U)
+#define RCC_APBRSTR1_USART2RST_Msk       (0x1UL << RCC_APBRSTR1_USART2RST_Pos) /*!< 0x00020000 */
+#define RCC_APBRSTR1_USART2RST           RCC_APBRSTR1_USART2RST_Msk
+#define RCC_APBRSTR1_USART3RST_Pos       (18U)
+#define RCC_APBRSTR1_USART3RST_Msk       (0x1UL << RCC_APBRSTR1_USART3RST_Pos) /*!< 0x00040000 */
+#define RCC_APBRSTR1_USART3RST           RCC_APBRSTR1_USART3RST_Msk
+#define RCC_APBRSTR1_USART4RST_Pos       (19U)
+#define RCC_APBRSTR1_USART4RST_Msk       (0x1UL << RCC_APBRSTR1_USART4RST_Pos) /*!< 0x00080000 */
+#define RCC_APBRSTR1_USART4RST           RCC_APBRSTR1_USART4RST_Msk
+#define RCC_APBRSTR1_I2C1RST_Pos         (21U)
+#define RCC_APBRSTR1_I2C1RST_Msk         (0x1UL << RCC_APBRSTR1_I2C1RST_Pos)    /*!< 0x00200000 */
+#define RCC_APBRSTR1_I2C1RST             RCC_APBRSTR1_I2C1RST_Msk
+#define RCC_APBRSTR1_I2C2RST_Pos         (22U)
+#define RCC_APBRSTR1_I2C2RST_Msk         (0x1UL << RCC_APBRSTR1_I2C2RST_Pos)    /*!< 0x00400000 */
+#define RCC_APBRSTR1_I2C2RST             RCC_APBRSTR1_I2C2RST_Msk
+#define RCC_APBRSTR1_DBGRST_Pos          (27U)
+#define RCC_APBRSTR1_DBGRST_Msk          (0x1UL << RCC_APBRSTR1_DBGRST_Pos)     /*!< 0x08000000 */
+#define RCC_APBRSTR1_DBGRST              RCC_APBRSTR1_DBGRST_Msk
+#define RCC_APBRSTR1_PWRRST_Pos          (28U)
+#define RCC_APBRSTR1_PWRRST_Msk          (0x1UL << RCC_APBRSTR1_PWRRST_Pos)     /*!< 0x10000000 */
+#define RCC_APBRSTR1_PWRRST              RCC_APBRSTR1_PWRRST_Msk
+
+/********************  Bit definition for RCC_APBRSTR2 register  **************/
+#define RCC_APBRSTR2_SYSCFGRST_Pos       (0U)
+#define RCC_APBRSTR2_SYSCFGRST_Msk       (0x1UL << RCC_APBRSTR2_SYSCFGRST_Pos)  /*!< 0x00000001 */
+#define RCC_APBRSTR2_SYSCFGRST           RCC_APBRSTR2_SYSCFGRST_Msk
+#define RCC_APBRSTR2_TIM1RST_Pos         (11U)
+#define RCC_APBRSTR2_TIM1RST_Msk         (0x1UL << RCC_APBRSTR2_TIM1RST_Pos)    /*!< 0x00000800 */
+#define RCC_APBRSTR2_TIM1RST             RCC_APBRSTR2_TIM1RST_Msk
+#define RCC_APBRSTR2_SPI1RST_Pos         (12U)
+#define RCC_APBRSTR2_SPI1RST_Msk         (0x1UL << RCC_APBRSTR2_SPI1RST_Pos)    /*!< 0x00001000 */
+#define RCC_APBRSTR2_SPI1RST             RCC_APBRSTR2_SPI1RST_Msk
+#define RCC_APBRSTR2_USART1RST_Pos       (14U)
+#define RCC_APBRSTR2_USART1RST_Msk       (0x1UL << RCC_APBRSTR2_USART1RST_Pos)  /*!< 0x00004000 */
+#define RCC_APBRSTR2_USART1RST           RCC_APBRSTR2_USART1RST_Msk
+#define RCC_APBRSTR2_TIM14RST_Pos        (15U)
+#define RCC_APBRSTR2_TIM14RST_Msk        (0x1UL << RCC_APBRSTR2_TIM14RST_Pos)   /*!< 0x00008000 */
+#define RCC_APBRSTR2_TIM14RST            RCC_APBRSTR2_TIM14RST_Msk
+#define RCC_APBRSTR2_TIM15RST_Pos        (16U)
+#define RCC_APBRSTR2_TIM15RST_Msk        (0x1UL << RCC_APBRSTR2_TIM15RST_Pos)   /*!< 0x00010000 */
+#define RCC_APBRSTR2_TIM15RST            RCC_APBRSTR2_TIM15RST_Msk
+#define RCC_APBRSTR2_TIM16RST_Pos        (17U)
+#define RCC_APBRSTR2_TIM16RST_Msk        (0x1UL << RCC_APBRSTR2_TIM16RST_Pos)   /*!< 0x00020000 */
+#define RCC_APBRSTR2_TIM16RST            RCC_APBRSTR2_TIM16RST_Msk
+#define RCC_APBRSTR2_TIM17RST_Pos        (18U)
+#define RCC_APBRSTR2_TIM17RST_Msk        (0x1UL << RCC_APBRSTR2_TIM17RST_Pos)   /*!< 0x00040000 */
+#define RCC_APBRSTR2_TIM17RST            RCC_APBRSTR2_TIM17RST_Msk
+#define RCC_APBRSTR2_ADCRST_Pos          (20U)
+#define RCC_APBRSTR2_ADCRST_Msk          (0x1UL << RCC_APBRSTR2_ADCRST_Pos)     /*!< 0x00100000 */
+#define RCC_APBRSTR2_ADCRST              RCC_APBRSTR2_ADCRST_Msk
+
+/********************  Bit definition for RCC_IOPENR register  ****************/
+#define RCC_IOPENR_GPIOAEN_Pos           (0U)
+#define RCC_IOPENR_GPIOAEN_Msk           (0x1UL << RCC_IOPENR_GPIOAEN_Pos)      /*!< 0x00000001 */
+#define RCC_IOPENR_GPIOAEN               RCC_IOPENR_GPIOAEN_Msk
+#define RCC_IOPENR_GPIOBEN_Pos           (1U)
+#define RCC_IOPENR_GPIOBEN_Msk           (0x1UL << RCC_IOPENR_GPIOBEN_Pos)      /*!< 0x00000002 */
+#define RCC_IOPENR_GPIOBEN               RCC_IOPENR_GPIOBEN_Msk
+#define RCC_IOPENR_GPIOCEN_Pos           (2U)
+#define RCC_IOPENR_GPIOCEN_Msk           (0x1UL << RCC_IOPENR_GPIOCEN_Pos)      /*!< 0x00000004 */
+#define RCC_IOPENR_GPIOCEN               RCC_IOPENR_GPIOCEN_Msk
+#define RCC_IOPENR_GPIODEN_Pos           (3U)
+#define RCC_IOPENR_GPIODEN_Msk           (0x1UL << RCC_IOPENR_GPIODEN_Pos)      /*!< 0x00000008 */
+#define RCC_IOPENR_GPIODEN               RCC_IOPENR_GPIODEN_Msk
+#define RCC_IOPENR_GPIOFEN_Pos           (5U)
+#define RCC_IOPENR_GPIOFEN_Msk           (0x1UL << RCC_IOPENR_GPIOFEN_Pos)      /*!< 0x00000020 */
+#define RCC_IOPENR_GPIOFEN               RCC_IOPENR_GPIOFEN_Msk
+
+/********************  Bit definition for RCC_AHBENR register  ****************/
+#define RCC_AHBENR_DMA1EN_Pos            (0U)
+#define RCC_AHBENR_DMA1EN_Msk            (0x1UL << RCC_AHBENR_DMA1EN_Pos)       /*!< 0x00000001 */
+#define RCC_AHBENR_DMA1EN                RCC_AHBENR_DMA1EN_Msk
+#define RCC_AHBENR_FLASHEN_Pos           (8U)
+#define RCC_AHBENR_FLASHEN_Msk           (0x1UL << RCC_AHBENR_FLASHEN_Pos)      /*!< 0x00000100 */
+#define RCC_AHBENR_FLASHEN               RCC_AHBENR_FLASHEN_Msk
+#define RCC_AHBENR_CRCEN_Pos             (12U)
+#define RCC_AHBENR_CRCEN_Msk             (0x1UL << RCC_AHBENR_CRCEN_Pos)        /*!< 0x00001000 */
+#define RCC_AHBENR_CRCEN                 RCC_AHBENR_CRCEN_Msk
+
+/********************  Bit definition for RCC_APBENR1 register  ***************/
+#define RCC_APBENR1_TIM3EN_Pos           (1U)
+#define RCC_APBENR1_TIM3EN_Msk           (0x1UL << RCC_APBENR1_TIM3EN_Pos)      /*!< 0x00000002 */
+#define RCC_APBENR1_TIM3EN               RCC_APBENR1_TIM3EN_Msk
+#define RCC_APBENR1_TIM6EN_Pos           (4U)
+#define RCC_APBENR1_TIM6EN_Msk           (0x1UL << RCC_APBENR1_TIM6EN_Pos)      /*!< 0x00000010 */
+#define RCC_APBENR1_TIM6EN               RCC_APBENR1_TIM6EN_Msk
+#define RCC_APBENR1_TIM7EN_Pos           (5U)
+#define RCC_APBENR1_TIM7EN_Msk           (0x1UL << RCC_APBENR1_TIM7EN_Pos)      /*!< 0x00000020 */
+#define RCC_APBENR1_TIM7EN               RCC_APBENR1_TIM7EN_Msk
+#define RCC_APBENR1_RTCAPBEN_Pos         (10U)
+#define RCC_APBENR1_RTCAPBEN_Msk         (0x1UL << RCC_APBENR1_RTCAPBEN_Pos)    /*!< 0x00000400 */
+#define RCC_APBENR1_RTCAPBEN             RCC_APBENR1_RTCAPBEN_Msk
+#define RCC_APBENR1_WWDGEN_Pos           (11U)
+#define RCC_APBENR1_WWDGEN_Msk           (0x1UL << RCC_APBENR1_WWDGEN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR1_WWDGEN               RCC_APBENR1_WWDGEN_Msk
+#define RCC_APBENR1_SPI2EN_Pos           (14U)
+#define RCC_APBENR1_SPI2EN_Msk           (0x1UL << RCC_APBENR1_SPI2EN_Pos)      /*!< 0x00004000 */
+#define RCC_APBENR1_SPI2EN               RCC_APBENR1_SPI2EN_Msk
+#define RCC_APBENR1_USART2EN_Pos         (17U)
+#define RCC_APBENR1_USART2EN_Msk         (0x1UL << RCC_APBENR1_USART2EN_Pos)    /*!< 0x00020000 */
+#define RCC_APBENR1_USART2EN             RCC_APBENR1_USART2EN_Msk
+#define RCC_APBENR1_USART3EN_Pos         (18U)
+#define RCC_APBENR1_USART3EN_Msk         (0x1UL << RCC_APBENR1_USART3EN_Pos)    /*!< 0x00040000 */
+#define RCC_APBENR1_USART3EN             RCC_APBENR1_USART3EN_Msk
+#define RCC_APBENR1_USART4EN_Pos         (19U)
+#define RCC_APBENR1_USART4EN_Msk         (0x1UL << RCC_APBENR1_USART4EN_Pos)    /*!< 0x00080000 */
+#define RCC_APBENR1_USART4EN             RCC_APBENR1_USART4EN_Msk
+#define RCC_APBENR1_I2C1EN_Pos           (21U)
+#define RCC_APBENR1_I2C1EN_Msk           (0x1UL << RCC_APBENR1_I2C1EN_Pos)      /*!< 0x00200000 */
+#define RCC_APBENR1_I2C1EN               RCC_APBENR1_I2C1EN_Msk
+#define RCC_APBENR1_I2C2EN_Pos           (22U)
+#define RCC_APBENR1_I2C2EN_Msk           (0x1UL << RCC_APBENR1_I2C2EN_Pos)      /*!< 0x00400000 */
+#define RCC_APBENR1_I2C2EN               RCC_APBENR1_I2C2EN_Msk
+#define RCC_APBENR1_DBGEN_Pos            (27U)
+#define RCC_APBENR1_DBGEN_Msk            (0x1UL << RCC_APBENR1_DBGEN_Pos)       /*!< 0x08000000 */
+#define RCC_APBENR1_DBGEN                RCC_APBENR1_DBGEN_Msk
+#define RCC_APBENR1_PWREN_Pos            (28U)
+#define RCC_APBENR1_PWREN_Msk            (0x1UL << RCC_APBENR1_PWREN_Pos)       /*!< 0x10000000 */
+#define RCC_APBENR1_PWREN                RCC_APBENR1_PWREN_Msk
+
+/********************  Bit definition for RCC_APBENR2 register  **************/
+#define RCC_APBENR2_SYSCFGEN_Pos         (0U)
+#define RCC_APBENR2_SYSCFGEN_Msk         (0x1UL << RCC_APBENR2_SYSCFGEN_Pos)    /*!< 0x00000001 */
+#define RCC_APBENR2_SYSCFGEN             RCC_APBENR2_SYSCFGEN_Msk
+#define RCC_APBENR2_TIM1EN_Pos           (11U)
+#define RCC_APBENR2_TIM1EN_Msk           (0x1UL << RCC_APBENR2_TIM1EN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR2_TIM1EN               RCC_APBENR2_TIM1EN_Msk
+#define RCC_APBENR2_SPI1EN_Pos           (12U)
+#define RCC_APBENR2_SPI1EN_Msk           (0x1UL << RCC_APBENR2_SPI1EN_Pos)      /*!< 0x00001000 */
+#define RCC_APBENR2_SPI1EN               RCC_APBENR2_SPI1EN_Msk
+#define RCC_APBENR2_USART1EN_Pos         (14U)
+#define RCC_APBENR2_USART1EN_Msk         (0x1UL << RCC_APBENR2_USART1EN_Pos)    /*!< 0x00004000 */
+#define RCC_APBENR2_USART1EN             RCC_APBENR2_USART1EN_Msk
+#define RCC_APBENR2_TIM14EN_Pos          (15U)
+#define RCC_APBENR2_TIM14EN_Msk          (0x1UL << RCC_APBENR2_TIM14EN_Pos)     /*!< 0x00008000 */
+#define RCC_APBENR2_TIM14EN              RCC_APBENR2_TIM14EN_Msk
+#define RCC_APBENR2_TIM15EN_Pos          (16U)
+#define RCC_APBENR2_TIM15EN_Msk          (0x1UL << RCC_APBENR2_TIM15EN_Pos)     /*!< 0x00010000 */
+#define RCC_APBENR2_TIM15EN              RCC_APBENR2_TIM15EN_Msk
+#define RCC_APBENR2_TIM16EN_Pos          (17U)
+#define RCC_APBENR2_TIM16EN_Msk          (0x1UL << RCC_APBENR2_TIM16EN_Pos)     /*!< 0x00020000 */
+#define RCC_APBENR2_TIM16EN              RCC_APBENR2_TIM16EN_Msk
+#define RCC_APBENR2_TIM17EN_Pos          (18U)
+#define RCC_APBENR2_TIM17EN_Msk          (0x1UL << RCC_APBENR2_TIM17EN_Pos)     /*!< 0x00040000 */
+#define RCC_APBENR2_TIM17EN              RCC_APBENR2_TIM17EN_Msk
+#define RCC_APBENR2_ADCEN_Pos            (20U)
+#define RCC_APBENR2_ADCEN_Msk            (0x1UL << RCC_APBENR2_ADCEN_Pos)       /*!< 0x00100000 */
+#define RCC_APBENR2_ADCEN                RCC_APBENR2_ADCEN_Msk
+
+/********************  Bit definition for RCC_IOPSMENR register  *************/
+#define RCC_IOPSMENR_GPIOASMEN_Pos       (0U)
+#define RCC_IOPSMENR_GPIOASMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOASMEN_Pos)  /*!< 0x00000001 */
+#define RCC_IOPSMENR_GPIOASMEN           RCC_IOPSMENR_GPIOASMEN_Msk
+#define RCC_IOPSMENR_GPIOBSMEN_Pos       (1U)
+#define RCC_IOPSMENR_GPIOBSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOBSMEN_Pos)  /*!< 0x00000002 */
+#define RCC_IOPSMENR_GPIOBSMEN           RCC_IOPSMENR_GPIOBSMEN_Msk
+#define RCC_IOPSMENR_GPIOCSMEN_Pos       (2U)
+#define RCC_IOPSMENR_GPIOCSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOCSMEN_Pos)  /*!< 0x00000004 */
+#define RCC_IOPSMENR_GPIOCSMEN           RCC_IOPSMENR_GPIOCSMEN_Msk
+#define RCC_IOPSMENR_GPIODSMEN_Pos       (3U)
+#define RCC_IOPSMENR_GPIODSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIODSMEN_Pos)  /*!< 0x00000008 */
+#define RCC_IOPSMENR_GPIODSMEN           RCC_IOPSMENR_GPIODSMEN_Msk
+#define RCC_IOPSMENR_GPIOFSMEN_Pos       (5U)
+#define RCC_IOPSMENR_GPIOFSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOFSMEN_Pos)  /*!< 0x00000020 */
+#define RCC_IOPSMENR_GPIOFSMEN           RCC_IOPSMENR_GPIOFSMEN_Msk
+
+/********************  Bit definition for RCC_AHBSMENR register  *************/
+#define RCC_AHBSMENR_DMA1SMEN_Pos        (0U)
+#define RCC_AHBSMENR_DMA1SMEN_Msk        (0x1UL << RCC_AHBSMENR_DMA1SMEN_Pos)   /*!< 0x00000001 */
+#define RCC_AHBSMENR_DMA1SMEN            RCC_AHBSMENR_DMA1SMEN_Msk
+#define RCC_AHBSMENR_FLASHSMEN_Pos       (8U)
+#define RCC_AHBSMENR_FLASHSMEN_Msk       (0x1UL << RCC_AHBSMENR_FLASHSMEN_Pos)  /*!< 0x00000100 */
+#define RCC_AHBSMENR_FLASHSMEN           RCC_AHBSMENR_FLASHSMEN_Msk
+#define RCC_AHBSMENR_SRAMSMEN_Pos        (9U)
+#define RCC_AHBSMENR_SRAMSMEN_Msk        (0x1UL << RCC_AHBSMENR_SRAMSMEN_Pos)   /*!< 0x00000200 */
+#define RCC_AHBSMENR_SRAMSMEN            RCC_AHBSMENR_SRAMSMEN_Msk
+#define RCC_AHBSMENR_CRCSMEN_Pos         (12U)
+#define RCC_AHBSMENR_CRCSMEN_Msk         (0x1UL << RCC_AHBSMENR_CRCSMEN_Pos)    /*!< 0x00001000 */
+#define RCC_AHBSMENR_CRCSMEN             RCC_AHBSMENR_CRCSMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR1 register  *************/
+#define RCC_APBSMENR1_TIM3SMEN_Pos       (1U)
+#define RCC_APBSMENR1_TIM3SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM3SMEN_Pos)  /*!< 0x00000002 */
+#define RCC_APBSMENR1_TIM3SMEN           RCC_APBSMENR1_TIM3SMEN_Msk
+#define RCC_APBSMENR1_TIM6SMEN_Pos       (4U)
+#define RCC_APBSMENR1_TIM6SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM6SMEN_Pos)  /*!< 0x00000010 */
+#define RCC_APBSMENR1_TIM6SMEN           RCC_APBSMENR1_TIM6SMEN_Msk
+#define RCC_APBSMENR1_TIM7SMEN_Pos       (5U)
+#define RCC_APBSMENR1_TIM7SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM7SMEN_Pos)  /*!< 0x00000020 */
+#define RCC_APBSMENR1_TIM7SMEN           RCC_APBSMENR1_TIM7SMEN_Msk
+#define RCC_APBSMENR1_RTCAPBSMEN_Pos     (10U)
+#define RCC_APBSMENR1_RTCAPBSMEN_Msk     (0x1UL << RCC_APBSMENR1_RTCAPBSMEN_Pos) /*!< 0x00000400 */
+#define RCC_APBSMENR1_RTCAPBSMEN         RCC_APBSMENR1_RTCAPBSMEN_Msk
+#define RCC_APBSMENR1_WWDGSMEN_Pos       (11U)
+#define RCC_APBSMENR1_WWDGSMEN_Msk       (0x1UL << RCC_APBSMENR1_WWDGSMEN_Pos)   /*!< 0x00000800 */
+#define RCC_APBSMENR1_WWDGSMEN           RCC_APBSMENR1_WWDGSMEN_Msk
+#define RCC_APBSMENR1_SPI2SMEN_Pos       (14U)
+#define RCC_APBSMENR1_SPI2SMEN_Msk       (0x1UL << RCC_APBSMENR1_SPI2SMEN_Pos)   /*!< 0x00004000 */
+#define RCC_APBSMENR1_SPI2SMEN           RCC_APBSMENR1_SPI2SMEN_Msk
+#define RCC_APBSMENR1_USART2SMEN_Pos     (17U)
+#define RCC_APBSMENR1_USART2SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART2SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR1_USART2SMEN         RCC_APBSMENR1_USART2SMEN_Msk
+#define RCC_APBSMENR1_USART3SMEN_Pos     (18U)
+#define RCC_APBSMENR1_USART3SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART3SMEN_Pos) /*!< 0x00040000 */
+#define RCC_APBSMENR1_USART3SMEN         RCC_APBSMENR1_USART3SMEN_Msk
+#define RCC_APBSMENR1_USART4SMEN_Pos     (19U)
+#define RCC_APBSMENR1_USART4SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART4SMEN_Pos) /*!< 0x00080000 */
+#define RCC_APBSMENR1_USART4SMEN         RCC_APBSMENR1_USART4SMEN_Msk
+#define RCC_APBSMENR1_I2C1SMEN_Pos       (21U)
+#define RCC_APBSMENR1_I2C1SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C1SMEN_Pos)   /*!< 0x00200000 */
+#define RCC_APBSMENR1_I2C1SMEN           RCC_APBSMENR1_I2C1SMEN_Msk
+#define RCC_APBSMENR1_I2C2SMEN_Pos       (22U)
+#define RCC_APBSMENR1_I2C2SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C2SMEN_Pos)   /*!< 0x00400000 */
+#define RCC_APBSMENR1_I2C2SMEN           RCC_APBSMENR1_I2C2SMEN_Msk
+#define RCC_APBSMENR1_DBGSMEN_Pos        (27U)
+#define RCC_APBSMENR1_DBGSMEN_Msk        (0x1UL << RCC_APBSMENR1_DBGSMEN_Pos)    /*!< 0x08000000 */
+#define RCC_APBSMENR1_DBGSMEN            RCC_APBSMENR1_DBGSMEN_Msk
+#define RCC_APBSMENR1_PWRSMEN_Pos        (28U)
+#define RCC_APBSMENR1_PWRSMEN_Msk        (0x1UL << RCC_APBSMENR1_PWRSMEN_Pos)    /*!< 0x10000000 */
+#define RCC_APBSMENR1_PWRSMEN            RCC_APBSMENR1_PWRSMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR2 register  *************/
+#define RCC_APBSMENR2_SYSCFGSMEN_Pos     (0U)
+#define RCC_APBSMENR2_SYSCFGSMEN_Msk     (0x1UL << RCC_APBSMENR2_SYSCFGSMEN_Pos) /*!< 0x00000001 */
+#define RCC_APBSMENR2_SYSCFGSMEN         RCC_APBSMENR2_SYSCFGSMEN_Msk
+#define RCC_APBSMENR2_TIM1SMEN_Pos       (11U)
+#define RCC_APBSMENR2_TIM1SMEN_Msk       (0x1UL << RCC_APBSMENR2_TIM1SMEN_Pos)  /*!< 0x00000800 */
+#define RCC_APBSMENR2_TIM1SMEN           RCC_APBSMENR2_TIM1SMEN_Msk
+#define RCC_APBSMENR2_SPI1SMEN_Pos       (12U)
+#define RCC_APBSMENR2_SPI1SMEN_Msk       (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos)  /*!< 0x00001000 */
+#define RCC_APBSMENR2_SPI1SMEN           RCC_APBSMENR2_SPI1SMEN_Msk
+#define RCC_APBSMENR2_USART1SMEN_Pos     (14U)
+#define RCC_APBSMENR2_USART1SMEN_Msk     (0x1UL << RCC_APBSMENR2_USART1SMEN_Pos) /*!< 0x00004000 */
+#define RCC_APBSMENR2_USART1SMEN         RCC_APBSMENR2_USART1SMEN_Msk
+#define RCC_APBSMENR2_TIM14SMEN_Pos      (15U)
+#define RCC_APBSMENR2_TIM14SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM14SMEN_Pos) /*!< 0x00008000 */
+#define RCC_APBSMENR2_TIM14SMEN          RCC_APBSMENR2_TIM14SMEN_Msk
+#define RCC_APBSMENR2_TIM15SMEN_Pos      (16U)
+#define RCC_APBSMENR2_TIM15SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM15SMEN_Pos) /*!< 0x00010000 */
+#define RCC_APBSMENR2_TIM15SMEN          RCC_APBSMENR2_TIM15SMEN_Msk
+#define RCC_APBSMENR2_TIM16SMEN_Pos      (17U)
+#define RCC_APBSMENR2_TIM16SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM16SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR2_TIM16SMEN          RCC_APBSMENR2_TIM16SMEN_Msk
+#define RCC_APBSMENR2_TIM17SMEN_Pos      (18U)
+#define RCC_APBSMENR2_TIM17SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM17SMEN_Pos) /*!< 0x00040000 */
+#define RCC_APBSMENR2_TIM17SMEN          RCC_APBSMENR2_TIM17SMEN_Msk
+#define RCC_APBSMENR2_ADCSMEN_Pos        (20U)
+#define RCC_APBSMENR2_ADCSMEN_Msk        (0x1UL << RCC_APBSMENR2_ADCSMEN_Pos)   /*!< 0x00100000 */
+#define RCC_APBSMENR2_ADCSMEN            RCC_APBSMENR2_ADCSMEN_Msk
+
+/********************  Bit definition for RCC_CCIPR register  ******************/
+#define RCC_CCIPR_USART1SEL_Pos          (0U)
+#define RCC_CCIPR_USART1SEL_Msk          (0x3UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000003 */
+#define RCC_CCIPR_USART1SEL              RCC_CCIPR_USART1SEL_Msk
+#define RCC_CCIPR_USART1SEL_0            (0x1UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000001 */
+#define RCC_CCIPR_USART1SEL_1            (0x2UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000002 */
+
+#define RCC_CCIPR_USART2SEL_Pos          (2U)
+#define RCC_CCIPR_USART2SEL_Msk          (0x3UL << RCC_CCIPR_USART2SEL_Pos)     /*!< 0x0000000C */
+#define RCC_CCIPR_USART2SEL              RCC_CCIPR_USART2SEL_Msk
+#define RCC_CCIPR_USART2SEL_0            (0x1UL << RCC_CCIPR_USART2SEL_Pos)     /*!< 0x00000004 */
+#define RCC_CCIPR_USART2SEL_1            (0x2UL << RCC_CCIPR_USART2SEL_Pos)     /*!< 0x00000008 */
+
+
+
+#define RCC_CCIPR_I2C1SEL_Pos            (12U)
+#define RCC_CCIPR_I2C1SEL_Msk            (0x3UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00003000 */
+#define RCC_CCIPR_I2C1SEL                RCC_CCIPR_I2C1SEL_Msk
+#define RCC_CCIPR_I2C1SEL_0              (0x1UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00001000 */
+#define RCC_CCIPR_I2C1SEL_1              (0x2UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00002000 */
+
+#define RCC_CCIPR_I2S1SEL_Pos            (14U)
+#define RCC_CCIPR_I2S1SEL_Msk            (0x3UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x0000C000 */
+#define RCC_CCIPR_I2S1SEL                RCC_CCIPR_I2S1SEL_Msk
+#define RCC_CCIPR_I2S1SEL_0              (0x1UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x00004000 */
+#define RCC_CCIPR_I2S1SEL_1              (0x2UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x00008000 */
+
+
+
+
+#define RCC_CCIPR_ADCSEL_Pos             (30U)
+#define RCC_CCIPR_ADCSEL_Msk             (0x3UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0xC0000000 */
+#define RCC_CCIPR_ADCSEL                 RCC_CCIPR_ADCSEL_Msk
+#define RCC_CCIPR_ADCSEL_0               (0x1UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x40000000 */
+#define RCC_CCIPR_ADCSEL_1               (0x2UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_BDCR register  ******************/
+#define RCC_BDCR_LSEON_Pos               (0U)
+#define RCC_BDCR_LSEON_Msk               (0x1UL << RCC_BDCR_LSEON_Pos)          /*!< 0x00000001 */
+#define RCC_BDCR_LSEON                   RCC_BDCR_LSEON_Msk
+#define RCC_BDCR_LSERDY_Pos              (1U)
+#define RCC_BDCR_LSERDY_Msk              (0x1UL << RCC_BDCR_LSERDY_Pos)         /*!< 0x00000002 */
+#define RCC_BDCR_LSERDY                  RCC_BDCR_LSERDY_Msk
+#define RCC_BDCR_LSEBYP_Pos              (2U)
+#define RCC_BDCR_LSEBYP_Msk              (0x1UL << RCC_BDCR_LSEBYP_Pos)         /*!< 0x00000004 */
+#define RCC_BDCR_LSEBYP                  RCC_BDCR_LSEBYP_Msk
+
+#define RCC_BDCR_LSEDRV_Pos              (3U)
+#define RCC_BDCR_LSEDRV_Msk              (0x3UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000018 */
+#define RCC_BDCR_LSEDRV                  RCC_BDCR_LSEDRV_Msk
+#define RCC_BDCR_LSEDRV_0                (0x1UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000008 */
+#define RCC_BDCR_LSEDRV_1                (0x2UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000010 */
+
+#define RCC_BDCR_LSECSSON_Pos            (5U)
+#define RCC_BDCR_LSECSSON_Msk            (0x1UL << RCC_BDCR_LSECSSON_Pos)       /*!< 0x00000020 */
+#define RCC_BDCR_LSECSSON                RCC_BDCR_LSECSSON_Msk
+#define RCC_BDCR_LSECSSD_Pos             (6U)
+#define RCC_BDCR_LSECSSD_Msk             (0x1UL << RCC_BDCR_LSECSSD_Pos)        /*!< 0x00000040 */
+#define RCC_BDCR_LSECSSD                 RCC_BDCR_LSECSSD_Msk
+
+#define RCC_BDCR_RTCSEL_Pos              (8U)
+#define RCC_BDCR_RTCSEL_Msk              (0x3UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000300 */
+#define RCC_BDCR_RTCSEL                  RCC_BDCR_RTCSEL_Msk
+#define RCC_BDCR_RTCSEL_0                (0x1UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000100 */
+#define RCC_BDCR_RTCSEL_1                (0x2UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000200 */
+
+#define RCC_BDCR_RTCEN_Pos               (15U)
+#define RCC_BDCR_RTCEN_Msk               (0x1UL << RCC_BDCR_RTCEN_Pos)          /*!< 0x00008000 */
+#define RCC_BDCR_RTCEN                   RCC_BDCR_RTCEN_Msk
+#define RCC_BDCR_BDRST_Pos               (16U)
+#define RCC_BDCR_BDRST_Msk               (0x1UL << RCC_BDCR_BDRST_Pos)          /*!< 0x00010000 */
+#define RCC_BDCR_BDRST                   RCC_BDCR_BDRST_Msk
+
+#define RCC_BDCR_LSCOEN_Pos              (24U)
+#define RCC_BDCR_LSCOEN_Msk              (0x1UL << RCC_BDCR_LSCOEN_Pos)         /*!< 0x01000000 */
+#define RCC_BDCR_LSCOEN                  RCC_BDCR_LSCOEN_Msk
+#define RCC_BDCR_LSCOSEL_Pos             (25U)
+#define RCC_BDCR_LSCOSEL_Msk             (0x1UL << RCC_BDCR_LSCOSEL_Pos)        /*!< 0x02000000 */
+#define RCC_BDCR_LSCOSEL                 RCC_BDCR_LSCOSEL_Msk
+
+/********************  Bit definition for RCC_CSR register  *******************/
+#define RCC_CSR_LSION_Pos                (0U)
+#define RCC_CSR_LSION_Msk                (0x1UL << RCC_CSR_LSION_Pos)           /*!< 0x00000001 */
+#define RCC_CSR_LSION                    RCC_CSR_LSION_Msk
+#define RCC_CSR_LSIRDY_Pos               (1U)
+#define RCC_CSR_LSIRDY_Msk               (0x1UL << RCC_CSR_LSIRDY_Pos)          /*!< 0x00000002 */
+#define RCC_CSR_LSIRDY                   RCC_CSR_LSIRDY_Msk
+
+#define RCC_CSR_RMVF_Pos                 (23U)
+#define RCC_CSR_RMVF_Msk                 (0x1UL << RCC_CSR_RMVF_Pos)            /*!< 0x00800000 */
+#define RCC_CSR_RMVF                     RCC_CSR_RMVF_Msk
+#define RCC_CSR_OBLRSTF_Pos              (25U)
+#define RCC_CSR_OBLRSTF_Msk              (0x1UL << RCC_CSR_OBLRSTF_Pos)         /*!< 0x02000000 */
+#define RCC_CSR_OBLRSTF                  RCC_CSR_OBLRSTF_Msk
+#define RCC_CSR_PINRSTF_Pos              (26U)
+#define RCC_CSR_PINRSTF_Msk              (0x1UL << RCC_CSR_PINRSTF_Pos)         /*!< 0x04000000 */
+#define RCC_CSR_PINRSTF                  RCC_CSR_PINRSTF_Msk
+#define RCC_CSR_PWRRSTF_Pos              (27U)
+#define RCC_CSR_PWRRSTF_Msk              (0x1UL << RCC_CSR_PWRRSTF_Pos)         /*!< 0x08000000 */
+#define RCC_CSR_PWRRSTF                  RCC_CSR_PWRRSTF_Msk
+#define RCC_CSR_SFTRSTF_Pos              (28U)
+#define RCC_CSR_SFTRSTF_Msk              (0x1UL << RCC_CSR_SFTRSTF_Pos)         /*!< 0x10000000 */
+#define RCC_CSR_SFTRSTF                  RCC_CSR_SFTRSTF_Msk
+#define RCC_CSR_IWDGRSTF_Pos             (29U)
+#define RCC_CSR_IWDGRSTF_Msk             (0x1UL << RCC_CSR_IWDGRSTF_Pos)        /*!< 0x20000000 */
+#define RCC_CSR_IWDGRSTF                 RCC_CSR_IWDGRSTF_Msk
+#define RCC_CSR_WWDGRSTF_Pos             (30U)
+#define RCC_CSR_WWDGRSTF_Msk             (0x1UL << RCC_CSR_WWDGRSTF_Pos)        /*!< 0x40000000 */
+#define RCC_CSR_WWDGRSTF                 RCC_CSR_WWDGRSTF_Msk
+#define RCC_CSR_LPWRRSTF_Pos             (31U)
+#define RCC_CSR_LPWRRSTF_Msk             (0x1UL << RCC_CSR_LPWRRSTF_Pos)        /*!< 0x80000000 */
+#define RCC_CSR_LPWRRSTF                 RCC_CSR_LPWRRSTF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Real-Time Clock (RTC)                            */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions
+*/
+#define RTC_WAKEUP_SUPPORT
+#define RTC_BACKUP_SUPPORT
+
+/********************  Bits definition for RTC_TR register  *******************/
+#define RTC_TR_PM_Pos                (22U)
+#define RTC_TR_PM_Msk                (0x1UL << RTC_TR_PM_Pos)                   /*!< 0x00400000 */
+#define RTC_TR_PM                    RTC_TR_PM_Msk
+#define RTC_TR_HT_Pos                (20U)
+#define RTC_TR_HT_Msk                (0x3UL << RTC_TR_HT_Pos)                   /*!< 0x00300000 */
+#define RTC_TR_HT                    RTC_TR_HT_Msk
+#define RTC_TR_HT_0                  (0x1UL << RTC_TR_HT_Pos)                   /*!< 0x00100000 */
+#define RTC_TR_HT_1                  (0x2UL << RTC_TR_HT_Pos)                   /*!< 0x00200000 */
+#define RTC_TR_HU_Pos                (16U)
+#define RTC_TR_HU_Msk                (0xFUL << RTC_TR_HU_Pos)                   /*!< 0x000F0000 */
+#define RTC_TR_HU                    RTC_TR_HU_Msk
+#define RTC_TR_HU_0                  (0x1UL << RTC_TR_HU_Pos)                   /*!< 0x00010000 */
+#define RTC_TR_HU_1                  (0x2UL << RTC_TR_HU_Pos)                   /*!< 0x00020000 */
+#define RTC_TR_HU_2                  (0x4UL << RTC_TR_HU_Pos)                   /*!< 0x00040000 */
+#define RTC_TR_HU_3                  (0x8UL << RTC_TR_HU_Pos)                   /*!< 0x00080000 */
+#define RTC_TR_MNT_Pos               (12U)
+#define RTC_TR_MNT_Msk               (0x7UL << RTC_TR_MNT_Pos)                  /*!< 0x00007000 */
+#define RTC_TR_MNT                   RTC_TR_MNT_Msk
+#define RTC_TR_MNT_0                 (0x1UL << RTC_TR_MNT_Pos)                  /*!< 0x00001000 */
+#define RTC_TR_MNT_1                 (0x2UL << RTC_TR_MNT_Pos)                  /*!< 0x00002000 */
+#define RTC_TR_MNT_2                 (0x4UL << RTC_TR_MNT_Pos)                  /*!< 0x00004000 */
+#define RTC_TR_MNU_Pos               (8U)
+#define RTC_TR_MNU_Msk               (0xFUL << RTC_TR_MNU_Pos)                  /*!< 0x00000F00 */
+#define RTC_TR_MNU                   RTC_TR_MNU_Msk
+#define RTC_TR_MNU_0                 (0x1UL << RTC_TR_MNU_Pos)                  /*!< 0x00000100 */
+#define RTC_TR_MNU_1                 (0x2UL << RTC_TR_MNU_Pos)                  /*!< 0x00000200 */
+#define RTC_TR_MNU_2                 (0x4UL << RTC_TR_MNU_Pos)                  /*!< 0x00000400 */
+#define RTC_TR_MNU_3                 (0x8UL << RTC_TR_MNU_Pos)                  /*!< 0x00000800 */
+#define RTC_TR_ST_Pos                (4U)
+#define RTC_TR_ST_Msk                (0x7UL << RTC_TR_ST_Pos)                   /*!< 0x00000070 */
+#define RTC_TR_ST                    RTC_TR_ST_Msk
+#define RTC_TR_ST_0                  (0x1UL << RTC_TR_ST_Pos)                   /*!< 0x00000010 */
+#define RTC_TR_ST_1                  (0x2UL << RTC_TR_ST_Pos)                   /*!< 0x00000020 */
+#define RTC_TR_ST_2                  (0x4UL << RTC_TR_ST_Pos)                   /*!< 0x00000040 */
+#define RTC_TR_SU_Pos                (0U)
+#define RTC_TR_SU_Msk                (0xFUL << RTC_TR_SU_Pos)                   /*!< 0x0000000F */
+#define RTC_TR_SU                    RTC_TR_SU_Msk
+#define RTC_TR_SU_0                  (0x1UL << RTC_TR_SU_Pos)                   /*!< 0x00000001 */
+#define RTC_TR_SU_1                  (0x2UL << RTC_TR_SU_Pos)                   /*!< 0x00000002 */
+#define RTC_TR_SU_2                  (0x4UL << RTC_TR_SU_Pos)                   /*!< 0x00000004 */
+#define RTC_TR_SU_3                  (0x8UL << RTC_TR_SU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_DR register  *******************/
+#define RTC_DR_YT_Pos                (20U)
+#define RTC_DR_YT_Msk                (0xFUL << RTC_DR_YT_Pos)                   /*!< 0x00F00000 */
+#define RTC_DR_YT                    RTC_DR_YT_Msk
+#define RTC_DR_YT_0                  (0x1UL << RTC_DR_YT_Pos)                   /*!< 0x00100000 */
+#define RTC_DR_YT_1                  (0x2UL << RTC_DR_YT_Pos)                   /*!< 0x00200000 */
+#define RTC_DR_YT_2                  (0x4UL << RTC_DR_YT_Pos)                   /*!< 0x00400000 */
+#define RTC_DR_YT_3                  (0x8UL << RTC_DR_YT_Pos)                   /*!< 0x00800000 */
+#define RTC_DR_YU_Pos                (16U)
+#define RTC_DR_YU_Msk                (0xFUL << RTC_DR_YU_Pos)                   /*!< 0x000F0000 */
+#define RTC_DR_YU                    RTC_DR_YU_Msk
+#define RTC_DR_YU_0                  (0x1UL << RTC_DR_YU_Pos)                   /*!< 0x00010000 */
+#define RTC_DR_YU_1                  (0x2UL << RTC_DR_YU_Pos)                   /*!< 0x00020000 */
+#define RTC_DR_YU_2                  (0x4UL << RTC_DR_YU_Pos)                   /*!< 0x00040000 */
+#define RTC_DR_YU_3                  (0x8UL << RTC_DR_YU_Pos)                   /*!< 0x00080000 */
+#define RTC_DR_WDU_Pos               (13U)
+#define RTC_DR_WDU_Msk               (0x7UL << RTC_DR_WDU_Pos)                  /*!< 0x0000E000 */
+#define RTC_DR_WDU                   RTC_DR_WDU_Msk
+#define RTC_DR_WDU_0                 (0x1UL << RTC_DR_WDU_Pos)                  /*!< 0x00002000 */
+#define RTC_DR_WDU_1                 (0x2UL << RTC_DR_WDU_Pos)                  /*!< 0x00004000 */
+#define RTC_DR_WDU_2                 (0x4UL << RTC_DR_WDU_Pos)                  /*!< 0x00008000 */
+#define RTC_DR_MT_Pos                (12U)
+#define RTC_DR_MT_Msk                (0x1UL << RTC_DR_MT_Pos)                   /*!< 0x00001000 */
+#define RTC_DR_MT                    RTC_DR_MT_Msk
+#define RTC_DR_MU_Pos                (8U)
+#define RTC_DR_MU_Msk                (0xFUL << RTC_DR_MU_Pos)                   /*!< 0x00000F00 */
+#define RTC_DR_MU                    RTC_DR_MU_Msk
+#define RTC_DR_MU_0                  (0x1UL << RTC_DR_MU_Pos)                   /*!< 0x00000100 */
+#define RTC_DR_MU_1                  (0x2UL << RTC_DR_MU_Pos)                   /*!< 0x00000200 */
+#define RTC_DR_MU_2                  (0x4UL << RTC_DR_MU_Pos)                   /*!< 0x00000400 */
+#define RTC_DR_MU_3                  (0x8UL << RTC_DR_MU_Pos)                   /*!< 0x00000800 */
+#define RTC_DR_DT_Pos                (4U)
+#define RTC_DR_DT_Msk                (0x3UL << RTC_DR_DT_Pos)                   /*!< 0x00000030 */
+#define RTC_DR_DT                    RTC_DR_DT_Msk
+#define RTC_DR_DT_0                  (0x1UL << RTC_DR_DT_Pos)                   /*!< 0x00000010 */
+#define RTC_DR_DT_1                  (0x2UL << RTC_DR_DT_Pos)                   /*!< 0x00000020 */
+#define RTC_DR_DU_Pos                (0U)
+#define RTC_DR_DU_Msk                (0xFUL << RTC_DR_DU_Pos)                   /*!< 0x0000000F */
+#define RTC_DR_DU                    RTC_DR_DU_Msk
+#define RTC_DR_DU_0                  (0x1UL << RTC_DR_DU_Pos)                   /*!< 0x00000001 */
+#define RTC_DR_DU_1                  (0x2UL << RTC_DR_DU_Pos)                   /*!< 0x00000002 */
+#define RTC_DR_DU_2                  (0x4UL << RTC_DR_DU_Pos)                   /*!< 0x00000004 */
+#define RTC_DR_DU_3                  (0x8UL << RTC_DR_DU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_SSR register  ******************/
+#define RTC_SSR_SS_Pos               (0U)
+#define RTC_SSR_SS_Msk               (0xFFFFUL << RTC_SSR_SS_Pos)               /*!< 0x0000FFFF */
+#define RTC_SSR_SS                   RTC_SSR_SS_Msk
+
+/********************  Bits definition for RTC_ICSR register  ******************/
+#define RTC_ICSR_RECALPF_Pos         (16U)
+#define RTC_ICSR_RECALPF_Msk         (0x1UL << RTC_ICSR_RECALPF_Pos)            /*!< 0x00010000 */
+#define RTC_ICSR_RECALPF             RTC_ICSR_RECALPF_Msk
+#define RTC_ICSR_INIT_Pos            (7U)
+#define RTC_ICSR_INIT_Msk            (0x1UL << RTC_ICSR_INIT_Pos)               /*!< 0x00000080 */
+#define RTC_ICSR_INIT                RTC_ICSR_INIT_Msk
+#define RTC_ICSR_INITF_Pos           (6U)
+#define RTC_ICSR_INITF_Msk           (0x1UL << RTC_ICSR_INITF_Pos)              /*!< 0x00000040 */
+#define RTC_ICSR_INITF               RTC_ICSR_INITF_Msk
+#define RTC_ICSR_RSF_Pos             (5U)
+#define RTC_ICSR_RSF_Msk             (0x1UL << RTC_ICSR_RSF_Pos)                /*!< 0x00000020 */
+#define RTC_ICSR_RSF                 RTC_ICSR_RSF_Msk
+#define RTC_ICSR_INITS_Pos           (4U)
+#define RTC_ICSR_INITS_Msk           (0x1UL << RTC_ICSR_INITS_Pos)              /*!< 0x00000010 */
+#define RTC_ICSR_INITS               RTC_ICSR_INITS_Msk
+#define RTC_ICSR_SHPF_Pos            (3U)
+#define RTC_ICSR_SHPF_Msk            (0x1UL << RTC_ICSR_SHPF_Pos)               /*!< 0x00000008 */
+#define RTC_ICSR_SHPF                RTC_ICSR_SHPF_Msk
+#define RTC_ICSR_WUTWF_Pos           (2U)
+#define RTC_ICSR_WUTWF_Msk           (0x1UL << RTC_ICSR_WUTWF_Pos)              /*!< 0x00000004 */
+#define RTC_ICSR_WUTWF               RTC_ICSR_WUTWF_Msk                         /*!< Wakeup timer write flag > */
+#define RTC_ICSR_ALRBWF_Pos          (1U)
+#define RTC_ICSR_ALRBWF_Msk          (0x1UL << RTC_ICSR_ALRBWF_Pos)             /*!< 0x00000002 */
+#define RTC_ICSR_ALRBWF              RTC_ICSR_ALRBWF_Msk
+#define RTC_ICSR_ALRAWF_Pos          (0U)
+#define RTC_ICSR_ALRAWF_Msk          (0x1UL << RTC_ICSR_ALRAWF_Pos)             /*!< 0x00000001 */
+#define RTC_ICSR_ALRAWF              RTC_ICSR_ALRAWF_Msk
+
+/********************  Bits definition for RTC_PRER register  *****************/
+#define RTC_PRER_PREDIV_A_Pos        (16U)
+#define RTC_PRER_PREDIV_A_Msk        (0x7FUL << RTC_PRER_PREDIV_A_Pos)          /*!< 0x007F0000 */
+#define RTC_PRER_PREDIV_A            RTC_PRER_PREDIV_A_Msk
+#define RTC_PRER_PREDIV_S_Pos        (0U)
+#define RTC_PRER_PREDIV_S_Msk        (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00007FFF */
+#define RTC_PRER_PREDIV_S            RTC_PRER_PREDIV_S_Msk
+
+/********************  Bits definition for RTC_WUTR register  *****************/
+#define RTC_WUTR_WUT_Pos             (0U)
+#define RTC_WUTR_WUT_Msk             (0xFFFFUL << RTC_WUTR_WUT_Pos)            /*!< 0x0000FFFF */
+#define RTC_WUTR_WUT                 RTC_WUTR_WUT_Msk                          /*!< Wakeup auto-reload value bits > */
+
+/********************  Bits definition for RTC_CR register  *******************/
+#define RTC_CR_OUT2EN_Pos            (31U)
+#define RTC_CR_OUT2EN_Msk            (0x1UL << RTC_CR_OUT2EN_Pos)              /*!< 0x80000000 */
+#define RTC_CR_OUT2EN                RTC_CR_OUT2EN_Msk                         /*!< RTC_OUT2 output enable */
+#define RTC_CR_TAMPALRM_TYPE_Pos     (30U)
+#define RTC_CR_TAMPALRM_TYPE_Msk     (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos)       /*!< 0x40000000 */
+#define RTC_CR_TAMPALRM_TYPE         RTC_CR_TAMPALRM_TYPE_Msk                  /*!< TAMPALARM output type  */
+#define RTC_CR_TAMPALRM_PU_Pos       (29U)
+#define RTC_CR_TAMPALRM_PU_Msk       (0x1UL << RTC_CR_TAMPALRM_PU_Pos)         /*!< 0x20000000 */
+#define RTC_CR_TAMPALRM_PU           RTC_CR_TAMPALRM_PU_Msk                    /*!< TAMPALARM output pull-up config */
+#define RTC_CR_TAMPOE_Pos            (26U)
+#define RTC_CR_TAMPOE_Msk            (0x1UL << RTC_CR_TAMPOE_Pos)              /*!< 0x04000000 */
+#define RTC_CR_TAMPOE                RTC_CR_TAMPOE_Msk                         /*!< Tamper detection output enable on TAMPALARM  */
+#define RTC_CR_TAMPTS_Pos            (25U)
+#define RTC_CR_TAMPTS_Msk            (0x1UL << RTC_CR_TAMPTS_Pos)              /*!< 0x02000000 */
+#define RTC_CR_TAMPTS                RTC_CR_TAMPTS_Msk                         /*!< Activate timestamp on tamper detection event  */
+#define RTC_CR_ITSE_Pos              (24U)
+#define RTC_CR_ITSE_Msk              (0x1UL << RTC_CR_ITSE_Pos)                /*!< 0x01000000 */
+#define RTC_CR_ITSE                  RTC_CR_ITSE_Msk                           /*!< Timestamp on internal event enable  */
+#define RTC_CR_COE_Pos               (23U)
+#define RTC_CR_COE_Msk               (0x1UL << RTC_CR_COE_Pos)                 /*!< 0x00800000 */
+#define RTC_CR_COE                   RTC_CR_COE_Msk
+#define RTC_CR_OSEL_Pos              (21U)
+#define RTC_CR_OSEL_Msk              (0x3UL << RTC_CR_OSEL_Pos)                 /*!< 0x00600000 */
+#define RTC_CR_OSEL                  RTC_CR_OSEL_Msk
+#define RTC_CR_OSEL_0                (0x1UL << RTC_CR_OSEL_Pos)                 /*!< 0x00200000 */
+#define RTC_CR_OSEL_1                (0x2UL << RTC_CR_OSEL_Pos)                 /*!< 0x00400000 */
+#define RTC_CR_POL_Pos               (20U)
+#define RTC_CR_POL_Msk               (0x1UL << RTC_CR_POL_Pos)                  /*!< 0x00100000 */
+#define RTC_CR_POL                   RTC_CR_POL_Msk
+#define RTC_CR_COSEL_Pos             (19U)
+#define RTC_CR_COSEL_Msk             (0x1UL << RTC_CR_COSEL_Pos)                /*!< 0x00080000 */
+#define RTC_CR_COSEL                 RTC_CR_COSEL_Msk
+#define RTC_CR_BKP_Pos               (18U)
+#define RTC_CR_BKP_Msk               (0x1UL << RTC_CR_BKP_Pos)                  /*!< 0x00040000 */
+#define RTC_CR_BKP                   RTC_CR_BKP_Msk
+#define RTC_CR_SUB1H_Pos             (17U)
+#define RTC_CR_SUB1H_Msk             (0x1UL << RTC_CR_SUB1H_Pos)                /*!< 0x00020000 */
+#define RTC_CR_SUB1H                 RTC_CR_SUB1H_Msk
+#define RTC_CR_ADD1H_Pos             (16U)
+#define RTC_CR_ADD1H_Msk             (0x1UL << RTC_CR_ADD1H_Pos)                /*!< 0x00010000 */
+#define RTC_CR_ADD1H                 RTC_CR_ADD1H_Msk
+#define RTC_CR_TSIE_Pos              (15U)
+#define RTC_CR_TSIE_Msk              (0x1UL << RTC_CR_TSIE_Pos)                /*!< 0x00008000 */
+#define RTC_CR_TSIE                  RTC_CR_TSIE_Msk                           /*!< Timestamp interrupt enable > */
+#define RTC_CR_WUTIE_Pos             (14U)
+#define RTC_CR_WUTIE_Msk             (0x1UL << RTC_CR_WUTIE_Pos)               /*!< 0x00004000 */
+#define RTC_CR_WUTIE                 RTC_CR_WUTIE_Msk                          /*!< Wakeup timer interrupt enable > */
+#define RTC_CR_ALRBIE_Pos            (13U)
+#define RTC_CR_ALRBIE_Msk            (0x1UL << RTC_CR_ALRBIE_Pos)              /*!< 0x00002000 */
+#define RTC_CR_ALRBIE                RTC_CR_ALRBIE_Msk
+#define RTC_CR_ALRAIE_Pos            (12U)
+#define RTC_CR_ALRAIE_Msk            (0x1UL << RTC_CR_ALRAIE_Pos)              /*!< 0x00001000 */
+#define RTC_CR_ALRAIE                RTC_CR_ALRAIE_Msk
+#define RTC_CR_TSE_Pos               (11U)
+#define RTC_CR_TSE_Msk               (0x1UL << RTC_CR_TSE_Pos)                 /*!< 0x00000800 */
+#define RTC_CR_TSE                   RTC_CR_TSE_Msk                            /*!< timestamp enable > */
+#define RTC_CR_WUTE_Pos              (10U)
+#define RTC_CR_WUTE_Msk              (0x1UL << RTC_CR_WUTE_Pos)                /*!< 0x00000400 */
+#define RTC_CR_WUTE                  RTC_CR_WUTE_Msk                           /*!< Wakeup timer enable > */
+#define RTC_CR_ALRBE_Pos             (9U)
+#define RTC_CR_ALRBE_Msk             (0x1UL << RTC_CR_ALRBE_Pos)               /*!< 0x00000200 */
+#define RTC_CR_ALRBE                 RTC_CR_ALRBE_Msk
+#define RTC_CR_ALRAE_Pos             (8U)
+#define RTC_CR_ALRAE_Msk             (0x1UL << RTC_CR_ALRAE_Pos)                /*!< 0x00000100 */
+#define RTC_CR_ALRAE                 RTC_CR_ALRAE_Msk
+#define RTC_CR_FMT_Pos               (6U)
+#define RTC_CR_FMT_Msk               (0x1UL << RTC_CR_FMT_Pos)                  /*!< 0x00000040 */
+#define RTC_CR_FMT                   RTC_CR_FMT_Msk
+#define RTC_CR_BYPSHAD_Pos           (5U)
+#define RTC_CR_BYPSHAD_Msk           (0x1UL << RTC_CR_BYPSHAD_Pos)              /*!< 0x00000020 */
+#define RTC_CR_BYPSHAD               RTC_CR_BYPSHAD_Msk
+#define RTC_CR_REFCKON_Pos           (4U)
+#define RTC_CR_REFCKON_Msk           (0x1UL << RTC_CR_REFCKON_Pos)              /*!< 0x00000010 */
+#define RTC_CR_REFCKON               RTC_CR_REFCKON_Msk
+#define RTC_CR_TSEDGE_Pos            (3U)
+#define RTC_CR_TSEDGE_Msk            (0x1UL << RTC_CR_TSEDGE_Pos)              /*!< 0x00000008 */
+#define RTC_CR_TSEDGE                RTC_CR_TSEDGE_Msk                         /*!< Timestamp event active edge > */
+#define RTC_CR_WUCKSEL_Pos           (0U)
+#define RTC_CR_WUCKSEL_Msk           (0x7UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000007 */
+#define RTC_CR_WUCKSEL               RTC_CR_WUCKSEL_Msk                        /*!< Wakeup clock selection > */
+#define RTC_CR_WUCKSEL_0             (0x1UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000001 */
+#define RTC_CR_WUCKSEL_1             (0x2UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000002 */
+#define RTC_CR_WUCKSEL_2             (0x4UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000004 */
+
+/********************  Bits definition for RTC_WPR register  ******************/
+#define RTC_WPR_KEY_Pos              (0U)
+#define RTC_WPR_KEY_Msk              (0xFFUL << RTC_WPR_KEY_Pos)                /*!< 0x000000FF */
+#define RTC_WPR_KEY                  RTC_WPR_KEY_Msk
+
+/********************  Bits definition for RTC_CALR register  *****************/
+#define RTC_CALR_CALP_Pos            (15U)
+#define RTC_CALR_CALP_Msk            (0x1UL << RTC_CALR_CALP_Pos)               /*!< 0x00008000 */
+#define RTC_CALR_CALP                RTC_CALR_CALP_Msk
+#define RTC_CALR_CALW8_Pos           (14U)
+#define RTC_CALR_CALW8_Msk           (0x1UL << RTC_CALR_CALW8_Pos)              /*!< 0x00004000 */
+#define RTC_CALR_CALW8               RTC_CALR_CALW8_Msk
+#define RTC_CALR_CALW16_Pos          (13U)
+#define RTC_CALR_CALW16_Msk          (0x1UL << RTC_CALR_CALW16_Pos)             /*!< 0x00002000 */
+#define RTC_CALR_CALW16              RTC_CALR_CALW16_Msk
+#define RTC_CALR_CALM_Pos            (0U)
+#define RTC_CALR_CALM_Msk            (0x1FFUL << RTC_CALR_CALM_Pos)             /*!< 0x000001FF */
+#define RTC_CALR_CALM                RTC_CALR_CALM_Msk
+#define RTC_CALR_CALM_0              (0x001UL << RTC_CALR_CALM_Pos)             /*!< 0x00000001 */
+#define RTC_CALR_CALM_1              (0x002UL << RTC_CALR_CALM_Pos)             /*!< 0x00000002 */
+#define RTC_CALR_CALM_2              (0x004UL << RTC_CALR_CALM_Pos)             /*!< 0x00000004 */
+#define RTC_CALR_CALM_3              (0x008UL << RTC_CALR_CALM_Pos)             /*!< 0x00000008 */
+#define RTC_CALR_CALM_4              (0x010UL << RTC_CALR_CALM_Pos)             /*!< 0x00000010 */
+#define RTC_CALR_CALM_5              (0x020UL << RTC_CALR_CALM_Pos)             /*!< 0x00000020 */
+#define RTC_CALR_CALM_6              (0x040UL << RTC_CALR_CALM_Pos)             /*!< 0x00000040 */
+#define RTC_CALR_CALM_7              (0x080UL << RTC_CALR_CALM_Pos)             /*!< 0x00000080 */
+#define RTC_CALR_CALM_8              (0x100UL << RTC_CALR_CALM_Pos)             /*!< 0x00000100 */
+
+/********************  Bits definition for RTC_SHIFTR register  ***************/
+#define RTC_SHIFTR_SUBFS_Pos         (0U)
+#define RTC_SHIFTR_SUBFS_Msk         (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00007FFF */
+#define RTC_SHIFTR_SUBFS             RTC_SHIFTR_SUBFS_Msk
+#define RTC_SHIFTR_ADD1S_Pos         (31U)
+#define RTC_SHIFTR_ADD1S_Msk         (0x1UL << RTC_SHIFTR_ADD1S_Pos)            /*!< 0x80000000 */
+#define RTC_SHIFTR_ADD1S             RTC_SHIFTR_ADD1S_Msk
+
+/********************  Bits definition for RTC_TSTR register  *****************/
+#define RTC_TSTR_PM_Pos              (22U)
+#define RTC_TSTR_PM_Msk              (0x1UL << RTC_TSTR_PM_Pos)                /*!< 0x00400000 */
+#define RTC_TSTR_PM                  RTC_TSTR_PM_Msk                           /*!< AM-PM notation > */
+#define RTC_TSTR_HT_Pos              (20U)
+#define RTC_TSTR_HT_Msk              (0x3UL << RTC_TSTR_HT_Pos)                /*!< 0x00300000 */
+#define RTC_TSTR_HT                  RTC_TSTR_HT_Msk
+#define RTC_TSTR_HT_0                (0x1UL << RTC_TSTR_HT_Pos)                /*!< 0x00100000 */
+#define RTC_TSTR_HT_1                (0x2UL << RTC_TSTR_HT_Pos)                /*!< 0x00200000 */
+#define RTC_TSTR_HU_Pos              (16U)
+#define RTC_TSTR_HU_Msk              (0xFUL << RTC_TSTR_HU_Pos)                /*!< 0x000F0000 */
+#define RTC_TSTR_HU                  RTC_TSTR_HU_Msk
+#define RTC_TSTR_HU_0                (0x1UL << RTC_TSTR_HU_Pos)                /*!< 0x00010000 */
+#define RTC_TSTR_HU_1                (0x2UL << RTC_TSTR_HU_Pos)                /*!< 0x00020000 */
+#define RTC_TSTR_HU_2                (0x4UL << RTC_TSTR_HU_Pos)                /*!< 0x00040000 */
+#define RTC_TSTR_HU_3                (0x8UL << RTC_TSTR_HU_Pos)                /*!< 0x00080000 */
+#define RTC_TSTR_MNT_Pos             (12U)
+#define RTC_TSTR_MNT_Msk             (0x7UL << RTC_TSTR_MNT_Pos)               /*!< 0x00007000 */
+#define RTC_TSTR_MNT                 RTC_TSTR_MNT_Msk
+#define RTC_TSTR_MNT_0               (0x1UL << RTC_TSTR_MNT_Pos)               /*!< 0x00001000 */
+#define RTC_TSTR_MNT_1               (0x2UL << RTC_TSTR_MNT_Pos)               /*!< 0x00002000 */
+#define RTC_TSTR_MNT_2               (0x4UL << RTC_TSTR_MNT_Pos)                /*!< 0x00004000 */
+#define RTC_TSTR_MNU_Pos             (8U)
+#define RTC_TSTR_MNU_Msk             (0xFUL << RTC_TSTR_MNU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSTR_MNU                 RTC_TSTR_MNU_Msk
+#define RTC_TSTR_MNU_0               (0x1UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000100 */
+#define RTC_TSTR_MNU_1               (0x2UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000200 */
+#define RTC_TSTR_MNU_2               (0x4UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000400 */
+#define RTC_TSTR_MNU_3               (0x8UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000800 */
+#define RTC_TSTR_ST_Pos              (4U)
+#define RTC_TSTR_ST_Msk              (0x7UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000070 */
+#define RTC_TSTR_ST                  RTC_TSTR_ST_Msk
+#define RTC_TSTR_ST_0                (0x1UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000010 */
+#define RTC_TSTR_ST_1                (0x2UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000020 */
+#define RTC_TSTR_ST_2                (0x4UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000040 */
+#define RTC_TSTR_SU_Pos              (0U)
+#define RTC_TSTR_SU_Msk              (0xFUL << RTC_TSTR_SU_Pos)                 /*!< 0x0000000F */
+#define RTC_TSTR_SU                  RTC_TSTR_SU_Msk
+#define RTC_TSTR_SU_0                (0x1UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000001 */
+#define RTC_TSTR_SU_1                (0x2UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000002 */
+#define RTC_TSTR_SU_2                (0x4UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000004 */
+#define RTC_TSTR_SU_3                (0x8UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSDR register  *****************/
+#define RTC_TSDR_WDU_Pos             (13U)
+#define RTC_TSDR_WDU_Msk             (0x7UL << RTC_TSDR_WDU_Pos)               /*!< 0x0000E000 */
+#define RTC_TSDR_WDU                 RTC_TSDR_WDU_Msk                          /*!< Week day units > */
+#define RTC_TSDR_WDU_0               (0x1UL << RTC_TSDR_WDU_Pos)               /*!< 0x00002000 */
+#define RTC_TSDR_WDU_1               (0x2UL << RTC_TSDR_WDU_Pos)               /*!< 0x00004000 */
+#define RTC_TSDR_WDU_2               (0x4UL << RTC_TSDR_WDU_Pos)               /*!< 0x00008000 */
+#define RTC_TSDR_MT_Pos              (12U)
+#define RTC_TSDR_MT_Msk              (0x1UL << RTC_TSDR_MT_Pos)                /*!< 0x00001000 */
+#define RTC_TSDR_MT                  RTC_TSDR_MT_Msk
+#define RTC_TSDR_MU_Pos              (8U)
+#define RTC_TSDR_MU_Msk              (0xFUL << RTC_TSDR_MU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSDR_MU                  RTC_TSDR_MU_Msk
+#define RTC_TSDR_MU_0                (0x1UL << RTC_TSDR_MU_Pos)                /*!< 0x00000100 */
+#define RTC_TSDR_MU_1                (0x2UL << RTC_TSDR_MU_Pos)                /*!< 0x00000200 */
+#define RTC_TSDR_MU_2                (0x4UL << RTC_TSDR_MU_Pos)                /*!< 0x00000400 */
+#define RTC_TSDR_MU_3                (0x8UL << RTC_TSDR_MU_Pos)                /*!< 0x00000800 */
+#define RTC_TSDR_DT_Pos              (4U)
+#define RTC_TSDR_DT_Msk              (0x3UL << RTC_TSDR_DT_Pos)                /*!< 0x00000030 */
+#define RTC_TSDR_DT                  RTC_TSDR_DT_Msk
+#define RTC_TSDR_DT_0                (0x1UL << RTC_TSDR_DT_Pos)                /*!< 0x00000010 */
+#define RTC_TSDR_DT_1                (0x2UL << RTC_TSDR_DT_Pos)                /*!< 0x00000020 */
+#define RTC_TSDR_DU_Pos              (0U)
+#define RTC_TSDR_DU_Msk              (0xFUL << RTC_TSDR_DU_Pos)                /*!< 0x0000000F */
+#define RTC_TSDR_DU                  RTC_TSDR_DU_Msk
+#define RTC_TSDR_DU_0                (0x1UL << RTC_TSDR_DU_Pos)                /*!< 0x00000001 */
+#define RTC_TSDR_DU_1                (0x2UL << RTC_TSDR_DU_Pos)                /*!< 0x00000002 */
+#define RTC_TSDR_DU_2                (0x4UL << RTC_TSDR_DU_Pos)                /*!< 0x00000004 */
+#define RTC_TSDR_DU_3                (0x8UL << RTC_TSDR_DU_Pos)                /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSSSR register  ****************/
+#define RTC_TSSSR_SS_Pos             (0U)
+#define RTC_TSSSR_SS_Msk             (0xFFFFUL << RTC_TSSSR_SS_Pos)            /*!< 0x0000FFFF */
+#define RTC_TSSSR_SS                 RTC_TSSSR_SS_Msk                          /*!< Sub second value > */
+
+/********************  Bits definition for RTC_ALRMAR register  ***************/
+#define RTC_ALRMAR_MSK4_Pos          (31U)
+#define RTC_ALRMAR_MSK4_Msk          (0x1UL << RTC_ALRMAR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMAR_MSK4              RTC_ALRMAR_MSK4_Msk
+#define RTC_ALRMAR_WDSEL_Pos         (30U)
+#define RTC_ALRMAR_WDSEL_Msk         (0x1UL << RTC_ALRMAR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMAR_WDSEL             RTC_ALRMAR_WDSEL_Msk
+#define RTC_ALRMAR_DT_Pos            (28U)
+#define RTC_ALRMAR_DT_Msk            (0x3UL << RTC_ALRMAR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMAR_DT                RTC_ALRMAR_DT_Msk
+#define RTC_ALRMAR_DT_0              (0x1UL << RTC_ALRMAR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMAR_DT_1              (0x2UL << RTC_ALRMAR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMAR_DU_Pos            (24U)
+#define RTC_ALRMAR_DU_Msk            (0xFUL << RTC_ALRMAR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMAR_DU                RTC_ALRMAR_DU_Msk
+#define RTC_ALRMAR_DU_0              (0x1UL << RTC_ALRMAR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMAR_DU_1              (0x2UL << RTC_ALRMAR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMAR_DU_2              (0x4UL << RTC_ALRMAR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMAR_DU_3              (0x8UL << RTC_ALRMAR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMAR_MSK3_Pos          (23U)
+#define RTC_ALRMAR_MSK3_Msk          (0x1UL << RTC_ALRMAR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMAR_MSK3              RTC_ALRMAR_MSK3_Msk
+#define RTC_ALRMAR_PM_Pos            (22U)
+#define RTC_ALRMAR_PM_Msk            (0x1UL << RTC_ALRMAR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMAR_PM                RTC_ALRMAR_PM_Msk
+#define RTC_ALRMAR_HT_Pos            (20U)
+#define RTC_ALRMAR_HT_Msk            (0x3UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMAR_HT                RTC_ALRMAR_HT_Msk
+#define RTC_ALRMAR_HT_0              (0x1UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMAR_HT_1              (0x2UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMAR_HU_Pos            (16U)
+#define RTC_ALRMAR_HU_Msk            (0xFUL << RTC_ALRMAR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMAR_HU                RTC_ALRMAR_HU_Msk
+#define RTC_ALRMAR_HU_0              (0x1UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMAR_HU_1              (0x2UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMAR_HU_2              (0x4UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMAR_HU_3              (0x8UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMAR_MSK2_Pos          (15U)
+#define RTC_ALRMAR_MSK2_Msk          (0x1UL << RTC_ALRMAR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMAR_MSK2              RTC_ALRMAR_MSK2_Msk
+#define RTC_ALRMAR_MNT_Pos           (12U)
+#define RTC_ALRMAR_MNT_Msk           (0x7UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMAR_MNT               RTC_ALRMAR_MNT_Msk
+#define RTC_ALRMAR_MNT_0             (0x1UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMAR_MNT_1             (0x2UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMAR_MNT_2             (0x4UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMAR_MNU_Pos           (8U)
+#define RTC_ALRMAR_MNU_Msk           (0xFUL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMAR_MNU               RTC_ALRMAR_MNU_Msk
+#define RTC_ALRMAR_MNU_0             (0x1UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMAR_MNU_1             (0x2UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMAR_MNU_2             (0x4UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMAR_MNU_3             (0x8UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMAR_MSK1_Pos          (7U)
+#define RTC_ALRMAR_MSK1_Msk          (0x1UL << RTC_ALRMAR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMAR_MSK1              RTC_ALRMAR_MSK1_Msk
+#define RTC_ALRMAR_ST_Pos            (4U)
+#define RTC_ALRMAR_ST_Msk            (0x7UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMAR_ST                RTC_ALRMAR_ST_Msk
+#define RTC_ALRMAR_ST_0              (0x1UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMAR_ST_1              (0x2UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMAR_ST_2              (0x4UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMAR_SU_Pos            (0U)
+#define RTC_ALRMAR_SU_Msk            (0xFUL << RTC_ALRMAR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMAR_SU                RTC_ALRMAR_SU_Msk
+#define RTC_ALRMAR_SU_0              (0x1UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMAR_SU_1              (0x2UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMAR_SU_2              (0x4UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMAR_SU_3              (0x8UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMASSR_MASKSS_Pos      (24U)
+#define RTC_ALRMASSR_MASKSS_Msk      (0xFUL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMASSR_MASKSS          RTC_ALRMASSR_MASKSS_Msk
+#define RTC_ALRMASSR_MASKSS_0        (0x1UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMASSR_MASKSS_1        (0x2UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMASSR_MASKSS_2        (0x4UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMASSR_MASKSS_3        (0x8UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMASSR_SS_Pos          (0U)
+#define RTC_ALRMASSR_SS_Msk          (0x7FFFUL << RTC_ALRMASSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMASSR_SS              RTC_ALRMASSR_SS_Msk
+
+/********************  Bits definition for RTC_ALRMBR register  ***************/
+#define RTC_ALRMBR_MSK4_Pos          (31U)
+#define RTC_ALRMBR_MSK4_Msk          (0x1UL << RTC_ALRMBR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMBR_MSK4              RTC_ALRMBR_MSK4_Msk
+#define RTC_ALRMBR_WDSEL_Pos         (30U)
+#define RTC_ALRMBR_WDSEL_Msk         (0x1UL << RTC_ALRMBR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMBR_WDSEL             RTC_ALRMBR_WDSEL_Msk
+#define RTC_ALRMBR_DT_Pos            (28U)
+#define RTC_ALRMBR_DT_Msk            (0x3UL << RTC_ALRMBR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMBR_DT                RTC_ALRMBR_DT_Msk
+#define RTC_ALRMBR_DT_0              (0x1UL << RTC_ALRMBR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMBR_DT_1              (0x2UL << RTC_ALRMBR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMBR_DU_Pos            (24U)
+#define RTC_ALRMBR_DU_Msk            (0xFUL << RTC_ALRMBR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMBR_DU                RTC_ALRMBR_DU_Msk
+#define RTC_ALRMBR_DU_0              (0x1UL << RTC_ALRMBR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMBR_DU_1              (0x2UL << RTC_ALRMBR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMBR_DU_2              (0x4UL << RTC_ALRMBR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMBR_DU_3              (0x8UL << RTC_ALRMBR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMBR_MSK3_Pos          (23U)
+#define RTC_ALRMBR_MSK3_Msk          (0x1UL << RTC_ALRMBR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMBR_MSK3              RTC_ALRMBR_MSK3_Msk
+#define RTC_ALRMBR_PM_Pos            (22U)
+#define RTC_ALRMBR_PM_Msk            (0x1UL << RTC_ALRMBR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMBR_PM                RTC_ALRMBR_PM_Msk
+#define RTC_ALRMBR_HT_Pos            (20U)
+#define RTC_ALRMBR_HT_Msk            (0x3UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMBR_HT                RTC_ALRMBR_HT_Msk
+#define RTC_ALRMBR_HT_0              (0x1UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMBR_HT_1              (0x2UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMBR_HU_Pos            (16U)
+#define RTC_ALRMBR_HU_Msk            (0xFUL << RTC_ALRMBR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMBR_HU                RTC_ALRMBR_HU_Msk
+#define RTC_ALRMBR_HU_0              (0x1UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMBR_HU_1              (0x2UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMBR_HU_2              (0x4UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMBR_HU_3              (0x8UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMBR_MSK2_Pos          (15U)
+#define RTC_ALRMBR_MSK2_Msk          (0x1UL << RTC_ALRMBR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMBR_MSK2              RTC_ALRMBR_MSK2_Msk
+#define RTC_ALRMBR_MNT_Pos           (12U)
+#define RTC_ALRMBR_MNT_Msk           (0x7UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMBR_MNT               RTC_ALRMBR_MNT_Msk
+#define RTC_ALRMBR_MNT_0             (0x1UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMBR_MNT_1             (0x2UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMBR_MNT_2             (0x4UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMBR_MNU_Pos           (8U)
+#define RTC_ALRMBR_MNU_Msk           (0xFUL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMBR_MNU               RTC_ALRMBR_MNU_Msk
+#define RTC_ALRMBR_MNU_0             (0x1UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMBR_MNU_1             (0x2UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMBR_MNU_2             (0x4UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMBR_MNU_3             (0x8UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMBR_MSK1_Pos          (7U)
+#define RTC_ALRMBR_MSK1_Msk          (0x1UL << RTC_ALRMBR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMBR_MSK1              RTC_ALRMBR_MSK1_Msk
+#define RTC_ALRMBR_ST_Pos            (4U)
+#define RTC_ALRMBR_ST_Msk            (0x7UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMBR_ST                RTC_ALRMBR_ST_Msk
+#define RTC_ALRMBR_ST_0              (0x1UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMBR_ST_1              (0x2UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMBR_ST_2              (0x4UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMBR_SU_Pos            (0U)
+#define RTC_ALRMBR_SU_Msk            (0xFUL << RTC_ALRMBR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMBR_SU                RTC_ALRMBR_SU_Msk
+#define RTC_ALRMBR_SU_0              (0x1UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMBR_SU_1              (0x2UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMBR_SU_2              (0x4UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMBR_SU_3              (0x8UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMBSSR_MASKSS_Pos      (24U)
+#define RTC_ALRMBSSR_MASKSS_Msk      (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMBSSR_MASKSS          RTC_ALRMBSSR_MASKSS_Msk
+#define RTC_ALRMBSSR_MASKSS_0        (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMBSSR_MASKSS_1        (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMBSSR_MASKSS_2        (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMBSSR_MASKSS_3        (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMBSSR_SS_Pos          (0U)
+#define RTC_ALRMBSSR_SS_Msk          (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMBSSR_SS              RTC_ALRMBSSR_SS_Msk
+
+/********************  Bits definition for RTC_SR register  *******************/
+#define RTC_SR_ITSF_Pos              (5U)
+#define RTC_SR_ITSF_Msk              (0x1UL << RTC_SR_ITSF_Pos)                /*!< 0x00000020 */
+#define RTC_SR_ITSF                  RTC_SR_ITSF_Msk
+#define RTC_SR_TSOVF_Pos             (4U)
+#define RTC_SR_TSOVF_Msk             (0x1UL << RTC_SR_TSOVF_Pos)               /*!< 0x00000010 */
+#define RTC_SR_TSOVF                 RTC_SR_TSOVF_Msk                          /*!< Timestamp overflow flag > */
+#define RTC_SR_TSF_Pos               (3U)
+#define RTC_SR_TSF_Msk               (0x1UL << RTC_SR_TSF_Pos)                 /*!< 0x00000008 */
+#define RTC_SR_TSF                   RTC_SR_TSF_Msk                            /*!< Timestamp flag > */
+#define RTC_SR_WUTF_Pos              (2U)
+#define RTC_SR_WUTF_Msk              (0x1UL << RTC_SR_WUTF_Pos)                /*!< 0x00000004 */
+#define RTC_SR_WUTF                  RTC_SR_WUTF_Msk                           /*!< Wakeup timer flag > */
+#define RTC_SR_ALRBF_Pos             (1U)
+#define RTC_SR_ALRBF_Msk             (0x1UL << RTC_SR_ALRBF_Pos)               /*!< 0x00000002 */
+#define RTC_SR_ALRBF                 RTC_SR_ALRBF_Msk
+#define RTC_SR_ALRAF_Pos             (0U)
+#define RTC_SR_ALRAF_Msk             (0x1UL << RTC_SR_ALRAF_Pos)               /*!< 0x00000001 */
+#define RTC_SR_ALRAF                 RTC_SR_ALRAF_Msk
+
+/********************  Bits definition for RTC_MISR register  *****************/
+#define RTC_MISR_ITSMF_Pos           (5U)
+#define RTC_MISR_ITSMF_Msk           (0x1UL << RTC_MISR_ITSMF_Pos)             /*!< 0x00000020 */
+#define RTC_MISR_ITSMF               RTC_MISR_ITSMF_Msk
+#define RTC_MISR_TSOVMF_Pos          (4U)
+#define RTC_MISR_TSOVMF_Msk          (0x1UL << RTC_MISR_TSOVMF_Pos)            /*!< 0x00000010 */
+#define RTC_MISR_TSOVMF              RTC_MISR_TSOVMF_Msk                       /*!< Timestamp overflow masked flag > */
+#define RTC_MISR_TSMF_Pos            (3U)
+#define RTC_MISR_TSMF_Msk            (0x1UL << RTC_MISR_TSMF_Pos)              /*!< 0x00000008 */
+#define RTC_MISR_TSMF                RTC_MISR_TSMF_Msk                         /*!< Timestamp masked flag > */
+#define RTC_MISR_WUTMF_Pos           (2U)
+#define RTC_MISR_WUTMF_Msk           (0x1UL << RTC_MISR_WUTMF_Pos)             /*!< 0x00000004 */
+#define RTC_MISR_WUTMF               RTC_MISR_WUTMF_Msk                        /*!< Wakeup timer masked flag > */
+#define RTC_MISR_ALRBMF_Pos          (1U)
+#define RTC_MISR_ALRBMF_Msk          (0x1UL << RTC_MISR_ALRBMF_Pos)            /*!< 0x00000002 */
+#define RTC_MISR_ALRBMF              RTC_MISR_ALRBMF_Msk
+#define RTC_MISR_ALRAMF_Pos          (0U)
+#define RTC_MISR_ALRAMF_Msk          (0x1UL << RTC_MISR_ALRAMF_Pos)            /*!< 0x00000001 */
+#define RTC_MISR_ALRAMF              RTC_MISR_ALRAMF_Msk
+
+/********************  Bits definition for RTC_SCR register  ******************/
+#define RTC_SCR_CITSF_Pos            (5U)
+#define RTC_SCR_CITSF_Msk            (0x1UL << RTC_SCR_CITSF_Pos)              /*!< 0x00000020 */
+#define RTC_SCR_CITSF                RTC_SCR_CITSF_Msk
+#define RTC_SCR_CTSOVF_Pos           (4U)
+#define RTC_SCR_CTSOVF_Msk           (0x1UL << RTC_SCR_CTSOVF_Pos)             /*!< 0x00000010 */
+#define RTC_SCR_CTSOVF               RTC_SCR_CTSOVF_Msk                        /*!< Clear timestamp overflow flag > */
+#define RTC_SCR_CTSF_Pos             (3U)
+#define RTC_SCR_CTSF_Msk             (0x1UL << RTC_SCR_CTSF_Pos)               /*!< 0x00000008 */
+#define RTC_SCR_CTSF                 RTC_SCR_CTSF_Msk                          /*!< Clear timestamp flag > */
+#define RTC_SCR_CWUTF_Pos            (2U)
+#define RTC_SCR_CWUTF_Msk            (0x1UL << RTC_SCR_CWUTF_Pos)              /*!< 0x00000004 */
+#define RTC_SCR_CWUTF                RTC_SCR_CWUTF_Msk                         /*!< Clear wakeup timer flag > */
+#define RTC_SCR_CALRBF_Pos           (1U)
+#define RTC_SCR_CALRBF_Msk           (0x1UL << RTC_SCR_CALRBF_Pos)             /*!< 0x00000002 */
+#define RTC_SCR_CALRBF               RTC_SCR_CALRBF_Msk
+#define RTC_SCR_CALRAF_Pos           (0U)
+#define RTC_SCR_CALRAF_Msk           (0x1UL << RTC_SCR_CALRAF_Pos)             /*!< 0x00000001 */
+#define RTC_SCR_CALRAF               RTC_SCR_CALRAF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                     Tamper and backup register (TAMP)                      */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for TAMP_CR1 register  *****************/
+#define TAMP_CR1_TAMP1E_Pos          (0U)
+#define TAMP_CR1_TAMP1E_Msk          (0x1UL << TAMP_CR1_TAMP1E_Pos)             /*!< 0x00000001 */
+#define TAMP_CR1_TAMP1E              TAMP_CR1_TAMP1E_Msk
+#define TAMP_CR1_TAMP2E_Pos          (1U)
+#define TAMP_CR1_TAMP2E_Msk          (0x1UL << TAMP_CR1_TAMP2E_Pos)             /*!< 0x00000002 */
+#define TAMP_CR1_TAMP2E              TAMP_CR1_TAMP2E_Msk
+#define TAMP_CR1_ITAMP3E_Pos         (18U)
+#define TAMP_CR1_ITAMP3E_Msk         (0x1UL << TAMP_CR1_ITAMP3E_Pos)            /*!< 0x00040000 */
+#define TAMP_CR1_ITAMP3E             TAMP_CR1_ITAMP3E_Msk
+#define TAMP_CR1_ITAMP4E_Pos         (19U)
+#define TAMP_CR1_ITAMP4E_Msk         (0x1UL << TAMP_CR1_ITAMP4E_Pos)            /*!< 0x00080000 */
+#define TAMP_CR1_ITAMP4E             TAMP_CR1_ITAMP4E_Msk
+#define TAMP_CR1_ITAMP5E_Pos         (20U)
+#define TAMP_CR1_ITAMP5E_Msk         (0x1UL << TAMP_CR1_ITAMP5E_Pos)            /*!< 0x00100000 */
+#define TAMP_CR1_ITAMP5E             TAMP_CR1_ITAMP5E_Msk
+#define TAMP_CR1_ITAMP6E_Pos         (21U)
+#define TAMP_CR1_ITAMP6E_Msk         (0x1UL << TAMP_CR1_ITAMP6E_Pos)            /*!< 0x00200000 */
+#define TAMP_CR1_ITAMP6E             TAMP_CR1_ITAMP6E_Msk
+
+/********************  Bits definition for TAMP_CR2 register  *****************/
+#define TAMP_CR2_TAMP1NOERASE_Pos    (0U)
+#define TAMP_CR2_TAMP1NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos)       /*!< 0x00000001 */
+#define TAMP_CR2_TAMP1NOERASE        TAMP_CR2_TAMP1NOERASE_Msk
+#define TAMP_CR2_TAMP2NOERASE_Pos    (1U)
+#define TAMP_CR2_TAMP2NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos)       /*!< 0x00000002 */
+#define TAMP_CR2_TAMP2NOERASE        TAMP_CR2_TAMP2NOERASE_Msk
+#define TAMP_CR2_TAMP1MSK_Pos        (16U)
+#define TAMP_CR2_TAMP1MSK_Msk        (0x1UL << TAMP_CR2_TAMP1MSK_Pos)           /*!< 0x00010000 */
+#define TAMP_CR2_TAMP1MSK            TAMP_CR2_TAMP1MSK_Msk
+#define TAMP_CR2_TAMP2MSK_Pos        (17U)
+#define TAMP_CR2_TAMP2MSK_Msk        (0x1UL << TAMP_CR2_TAMP2MSK_Pos)           /*!< 0x00020000 */
+#define TAMP_CR2_TAMP2MSK            TAMP_CR2_TAMP2MSK_Msk
+#define TAMP_CR2_TAMP1TRG_Pos        (24U)
+#define TAMP_CR2_TAMP1TRG_Msk        (0x1UL << TAMP_CR2_TAMP1TRG_Pos)           /*!< 0x01000000 */
+#define TAMP_CR2_TAMP1TRG            TAMP_CR2_TAMP1TRG_Msk
+#define TAMP_CR2_TAMP2TRG_Pos        (25U)
+#define TAMP_CR2_TAMP2TRG_Msk        (0x1UL << TAMP_CR2_TAMP2TRG_Pos)           /*!< 0x02000000 */
+#define TAMP_CR2_TAMP2TRG            TAMP_CR2_TAMP2TRG_Msk
+
+/********************  Bits definition for TAMP_FLTCR register  ***************/
+#define TAMP_FLTCR_TAMPFREQ_0        0x00000001U
+#define TAMP_FLTCR_TAMPFREQ_1        0x00000002U
+#define TAMP_FLTCR_TAMPFREQ_2        0x00000004U
+#define TAMP_FLTCR_TAMPFREQ_Pos      (0U)
+#define TAMP_FLTCR_TAMPFREQ_Msk      (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos)         /*!< 0x00000007 */
+#define TAMP_FLTCR_TAMPFREQ          TAMP_FLTCR_TAMPFREQ_Msk
+#define TAMP_FLTCR_TAMPFLT_0         0x00000008U
+#define TAMP_FLTCR_TAMPFLT_1         0x00000010U
+#define TAMP_FLTCR_TAMPFLT_Pos       (3U)
+#define TAMP_FLTCR_TAMPFLT_Msk       (0x3UL << TAMP_FLTCR_TAMPFLT_Pos)          /*!< 0x00000018 */
+#define TAMP_FLTCR_TAMPFLT           TAMP_FLTCR_TAMPFLT_Msk
+#define TAMP_FLTCR_TAMPPRCH_0        0x00000020U
+#define TAMP_FLTCR_TAMPPRCH_1        0x00000040U
+#define TAMP_FLTCR_TAMPPRCH_Pos      (5U)
+#define TAMP_FLTCR_TAMPPRCH_Msk      (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos)         /*!< 0x00000060 */
+#define TAMP_FLTCR_TAMPPRCH          TAMP_FLTCR_TAMPPRCH_Msk
+#define TAMP_FLTCR_TAMPPUDIS_Pos     (7U)
+#define TAMP_FLTCR_TAMPPUDIS_Msk     (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos)        /*!< 0x00000080 */
+#define TAMP_FLTCR_TAMPPUDIS         TAMP_FLTCR_TAMPPUDIS_Msk
+
+/********************  Bits definition for TAMP_IER register  *****************/
+#define TAMP_IER_TAMP1IE_Pos         (0U)
+#define TAMP_IER_TAMP1IE_Msk         (0x1UL << TAMP_IER_TAMP1IE_Pos)            /*!< 0x00000001 */
+#define TAMP_IER_TAMP1IE             TAMP_IER_TAMP1IE_Msk
+#define TAMP_IER_TAMP2IE_Pos         (1U)
+#define TAMP_IER_TAMP2IE_Msk         (0x1UL << TAMP_IER_TAMP2IE_Pos)            /*!< 0x00000002 */
+#define TAMP_IER_TAMP2IE             TAMP_IER_TAMP2IE_Msk
+#define TAMP_IER_ITAMP3IE_Pos        (18U)
+#define TAMP_IER_ITAMP3IE_Msk        (0x1UL << TAMP_IER_ITAMP3IE_Pos)           /*!< 0x00040000 */
+#define TAMP_IER_ITAMP3IE            TAMP_IER_ITAMP3IE_Msk
+#define TAMP_IER_ITAMP4IE_Pos        (19U)
+#define TAMP_IER_ITAMP4IE_Msk        (0x1UL << TAMP_IER_ITAMP4IE_Pos)           /*!< 0x00080000 */
+#define TAMP_IER_ITAMP4IE            TAMP_IER_ITAMP4IE_Msk
+#define TAMP_IER_ITAMP5IE_Pos        (20U)
+#define TAMP_IER_ITAMP5IE_Msk        (0x1UL << TAMP_IER_ITAMP5IE_Pos)           /*!< 0x00100000 */
+#define TAMP_IER_ITAMP5IE            TAMP_IER_ITAMP5IE_Msk
+#define TAMP_IER_ITAMP6IE_Pos        (21U)
+#define TAMP_IER_ITAMP6IE_Msk        (0x1UL << TAMP_IER_ITAMP6IE_Pos)           /*!< 0x00200000 */
+#define TAMP_IER_ITAMP6IE            TAMP_IER_ITAMP6IE_Msk
+
+/********************  Bits definition for TAMP_SR register  ******************/
+#define TAMP_SR_TAMP1F_Pos           (0U)
+#define TAMP_SR_TAMP1F_Msk           (0x1UL << TAMP_SR_TAMP1F_Pos)              /*!< 0x00000001 */
+#define TAMP_SR_TAMP1F               TAMP_SR_TAMP1F_Msk
+#define TAMP_SR_TAMP2F_Pos           (1U)
+#define TAMP_SR_TAMP2F_Msk           (0x1UL << TAMP_SR_TAMP2F_Pos)              /*!< 0x00000002 */
+#define TAMP_SR_TAMP2F               TAMP_SR_TAMP2F_Msk
+#define TAMP_SR_ITAMP3F_Pos          (18U)
+#define TAMP_SR_ITAMP3F_Msk          (0x1UL << TAMP_SR_ITAMP3F_Pos)             /*!< 0x00040000 */
+#define TAMP_SR_ITAMP3F              TAMP_SR_ITAMP3F_Msk
+#define TAMP_SR_ITAMP4F_Pos          (19U)
+#define TAMP_SR_ITAMP4F_Msk          (0x1UL << TAMP_SR_ITAMP4F_Pos)             /*!< 0x00080000 */
+#define TAMP_SR_ITAMP4F              TAMP_SR_ITAMP4F_Msk
+#define TAMP_SR_ITAMP5F_Pos          (20U)
+#define TAMP_SR_ITAMP5F_Msk          (0x1UL << TAMP_SR_ITAMP5F_Pos)             /*!< 0x00100000 */
+#define TAMP_SR_ITAMP5F              TAMP_SR_ITAMP5F_Msk
+#define TAMP_SR_ITAMP6F_Pos          (21U)
+#define TAMP_SR_ITAMP6F_Msk          (0x1UL << TAMP_SR_ITAMP6F_Pos)             /*!< 0x00200000 */
+#define TAMP_SR_ITAMP6F              TAMP_SR_ITAMP6F_Msk
+
+/********************  Bits definition for TAMP_MISR register  ****************/
+#define TAMP_MISR_TAMP1MF_Pos        (0U)
+#define TAMP_MISR_TAMP1MF_Msk        (0x1UL << TAMP_MISR_TAMP1MF_Pos)           /*!< 0x00000001 */
+#define TAMP_MISR_TAMP1MF            TAMP_MISR_TAMP1MF_Msk
+#define TAMP_MISR_TAMP2MF_Pos        (1U)
+#define TAMP_MISR_TAMP2MF_Msk        (0x1UL << TAMP_MISR_TAMP2MF_Pos)           /*!< 0x00000002 */
+#define TAMP_MISR_TAMP2MF            TAMP_MISR_TAMP2MF_Msk
+#define TAMP_MISR_ITAMP3MF_Pos       (18U)
+#define TAMP_MISR_ITAMP3MF_Msk       (0x1UL << TAMP_MISR_ITAMP3MF_Pos)          /*!< 0x00040000 */
+#define TAMP_MISR_ITAMP3MF           TAMP_MISR_ITAMP3MF_Msk
+#define TAMP_MISR_ITAMP4MF_Pos       (19U)
+#define TAMP_MISR_ITAMP4MF_Msk       (0x1UL << TAMP_MISR_ITAMP4MF_Pos)          /*!< 0x00080000 */
+#define TAMP_MISR_ITAMP4MF           TAMP_MISR_ITAMP4MF_Msk
+#define TAMP_MISR_ITAMP5MF_Pos       (20U)
+#define TAMP_MISR_ITAMP5MF_Msk       (0x1UL << TAMP_MISR_ITAMP5MF_Pos)          /*!< 0x00100000 */
+#define TAMP_MISR_ITAMP5MF           TAMP_MISR_ITAMP5MF_Msk
+#define TAMP_MISR_ITAMP6MF_Pos       (21U)
+#define TAMP_MISR_ITAMP6MF_Msk       (0x1UL << TAMP_MISR_ITAMP6MF_Pos)          /*!< 0x00200000 */
+#define TAMP_MISR_ITAMP6MF           TAMP_MISR_ITAMP6MF_Msk
+
+/********************  Bits definition for TAMP_SCR register  *****************/
+#define TAMP_SCR_CTAMP1F_Pos         (0U)
+#define TAMP_SCR_CTAMP1F_Msk         (0x1UL << TAMP_SCR_CTAMP1F_Pos)            /*!< 0x00000001 */
+#define TAMP_SCR_CTAMP1F             TAMP_SCR_CTAMP1F_Msk
+#define TAMP_SCR_CTAMP2F_Pos         (1U)
+#define TAMP_SCR_CTAMP2F_Msk         (0x1UL << TAMP_SCR_CTAMP2F_Pos)            /*!< 0x00000002 */
+#define TAMP_SCR_CTAMP2F             TAMP_SCR_CTAMP2F_Msk
+#define TAMP_SCR_CITAMP3F_Pos        (18U)
+#define TAMP_SCR_CITAMP3F_Msk        (0x1UL << TAMP_SCR_CITAMP3F_Pos)           /*!< 0x00040000 */
+#define TAMP_SCR_CITAMP3F            TAMP_SCR_CITAMP3F_Msk
+#define TAMP_SCR_CITAMP4F_Pos        (19U)
+#define TAMP_SCR_CITAMP4F_Msk        (0x1UL << TAMP_SCR_CITAMP4F_Pos)           /*!< 0x00080000 */
+#define TAMP_SCR_CITAMP4F            TAMP_SCR_CITAMP4F_Msk
+#define TAMP_SCR_CITAMP5F_Pos        (20U)
+#define TAMP_SCR_CITAMP5F_Msk        (0x1UL << TAMP_SCR_CITAMP5F_Pos)           /*!< 0x00100000 */
+#define TAMP_SCR_CITAMP5F            TAMP_SCR_CITAMP5F_Msk
+#define TAMP_SCR_CITAMP6F_Pos        (21U)
+#define TAMP_SCR_CITAMP6F_Msk        (0x1UL << TAMP_SCR_CITAMP6F_Pos)           /*!< 0x00200000 */
+#define TAMP_SCR_CITAMP6F            TAMP_SCR_CITAMP6F_Msk
+
+/********************  Bits definition for TAMP_BKP0R register  ***************/
+#define TAMP_BKP0R_Pos               (0U)
+#define TAMP_BKP0R_Msk               (0xFFFFFFFFUL << TAMP_BKP0R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP0R                   TAMP_BKP0R_Msk
+
+/********************  Bits definition for TAMP_BKP1R register  ***************/
+#define TAMP_BKP1R_Pos               (0U)
+#define TAMP_BKP1R_Msk               (0xFFFFFFFFUL << TAMP_BKP1R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP1R                   TAMP_BKP1R_Msk
+
+/********************  Bits definition for TAMP_BKP2R register  ***************/
+#define TAMP_BKP2R_Pos               (0U)
+#define TAMP_BKP2R_Msk               (0xFFFFFFFFUL << TAMP_BKP2R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP2R                   TAMP_BKP2R_Msk
+
+/********************  Bits definition for TAMP_BKP3R register  ***************/
+#define TAMP_BKP3R_Pos               (0U)
+#define TAMP_BKP3R_Msk               (0xFFFFFFFFUL << TAMP_BKP3R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP3R                   TAMP_BKP3R_Msk
+
+/********************  Bits definition for TAMP_BKP4R register  ***************/
+#define TAMP_BKP4R_Pos               (0U)
+#define TAMP_BKP4R_Msk               (0xFFFFFFFFUL << TAMP_BKP4R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP4R                   TAMP_BKP4R_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Serial Peripheral Interface (SPI)                   */
+/*                                                                            */
+/******************************************************************************/
+/*
+ * @brief Specific device feature definitions (not present on all devices in the STM32G0 series)
+ */
+#define SPI_I2S_SUPPORT                       /*!< I2S support */
+
+/*******************  Bit definition for SPI_CR1 register  ********************/
+#define SPI_CR1_CPHA_Pos            (0U)
+#define SPI_CR1_CPHA_Msk            (0x1UL << SPI_CR1_CPHA_Pos)                /*!< 0x00000001 */
+#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           /*!<Clock Phase      */
+#define SPI_CR1_CPOL_Pos            (1U)
+#define SPI_CR1_CPOL_Msk            (0x1UL << SPI_CR1_CPOL_Pos)                /*!< 0x00000002 */
+#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           /*!<Clock Polarity   */
+#define SPI_CR1_MSTR_Pos            (2U)
+#define SPI_CR1_MSTR_Msk            (0x1UL << SPI_CR1_MSTR_Pos)                /*!< 0x00000004 */
+#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           /*!<Master Selection */
+
+#define SPI_CR1_BR_Pos              (3U)
+#define SPI_CR1_BR_Msk              (0x7UL << SPI_CR1_BR_Pos)                  /*!< 0x00000038 */
+#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             /*!<BR[2:0] bits (Baud Rate Control) */
+#define SPI_CR1_BR_0                (0x1UL << SPI_CR1_BR_Pos)                  /*!< 0x00000008 */
+#define SPI_CR1_BR_1                (0x2UL << SPI_CR1_BR_Pos)                  /*!< 0x00000010 */
+#define SPI_CR1_BR_2                (0x4UL << SPI_CR1_BR_Pos)                  /*!< 0x00000020 */
+
+#define SPI_CR1_SPE_Pos             (6U)
+#define SPI_CR1_SPE_Msk             (0x1UL << SPI_CR1_SPE_Pos)                 /*!< 0x00000040 */
+#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            /*!<SPI Enable                          */
+#define SPI_CR1_LSBFIRST_Pos        (7U)
+#define SPI_CR1_LSBFIRST_Msk        (0x1UL << SPI_CR1_LSBFIRST_Pos)            /*!< 0x00000080 */
+#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       /*!<Frame Format                        */
+#define SPI_CR1_SSI_Pos             (8U)
+#define SPI_CR1_SSI_Msk             (0x1UL << SPI_CR1_SSI_Pos)                 /*!< 0x00000100 */
+#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            /*!<Internal slave select               */
+#define SPI_CR1_SSM_Pos             (9U)
+#define SPI_CR1_SSM_Msk             (0x1UL << SPI_CR1_SSM_Pos)                 /*!< 0x00000200 */
+#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            /*!<Software slave management           */
+#define SPI_CR1_RXONLY_Pos          (10U)
+#define SPI_CR1_RXONLY_Msk          (0x1UL << SPI_CR1_RXONLY_Pos)              /*!< 0x00000400 */
+#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         /*!<Receive only                        */
+#define SPI_CR1_CRCL_Pos            (11U)
+#define SPI_CR1_CRCL_Msk            (0x1UL << SPI_CR1_CRCL_Pos)                /*!< 0x00000800 */
+#define SPI_CR1_CRCL                SPI_CR1_CRCL_Msk                           /*!< CRC Length */
+#define SPI_CR1_CRCNEXT_Pos         (12U)
+#define SPI_CR1_CRCNEXT_Msk         (0x1UL << SPI_CR1_CRCNEXT_Pos)             /*!< 0x00001000 */
+#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        /*!<Transmit CRC next                   */
+#define SPI_CR1_CRCEN_Pos           (13U)
+#define SPI_CR1_CRCEN_Msk           (0x1UL << SPI_CR1_CRCEN_Pos)               /*!< 0x00002000 */
+#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          /*!<Hardware CRC calculation enable     */
+#define SPI_CR1_BIDIOE_Pos          (14U)
+#define SPI_CR1_BIDIOE_Msk          (0x1UL << SPI_CR1_BIDIOE_Pos)              /*!< 0x00004000 */
+#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         /*!<Output enable in bidirectional mode */
+#define SPI_CR1_BIDIMODE_Pos        (15U)
+#define SPI_CR1_BIDIMODE_Msk        (0x1UL << SPI_CR1_BIDIMODE_Pos)            /*!< 0x00008000 */
+#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       /*!<Bidirectional data mode enable      */
+
+/*******************  Bit definition for SPI_CR2 register  ********************/
+#define SPI_CR2_RXDMAEN_Pos         (0U)
+#define SPI_CR2_RXDMAEN_Msk         (0x1UL << SPI_CR2_RXDMAEN_Pos)             /*!< 0x00000001 */
+#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        /*!< Rx Buffer DMA Enable */
+#define SPI_CR2_TXDMAEN_Pos         (1U)
+#define SPI_CR2_TXDMAEN_Msk         (0x1UL << SPI_CR2_TXDMAEN_Pos)             /*!< 0x00000002 */
+#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        /*!< Tx Buffer DMA Enable */
+#define SPI_CR2_SSOE_Pos            (2U)
+#define SPI_CR2_SSOE_Msk            (0x1UL << SPI_CR2_SSOE_Pos)                /*!< 0x00000004 */
+#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           /*!< SS Output Enable */
+#define SPI_CR2_NSSP_Pos            (3U)
+#define SPI_CR2_NSSP_Msk            (0x1UL << SPI_CR2_NSSP_Pos)                /*!< 0x00000008 */
+#define SPI_CR2_NSSP                SPI_CR2_NSSP_Msk                           /*!< NSS pulse management Enable */
+#define SPI_CR2_FRF_Pos             (4U)
+#define SPI_CR2_FRF_Msk             (0x1UL << SPI_CR2_FRF_Pos)                 /*!< 0x00000010 */
+#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            /*!< Frame Format Enable */
+#define SPI_CR2_ERRIE_Pos           (5U)
+#define SPI_CR2_ERRIE_Msk           (0x1UL << SPI_CR2_ERRIE_Pos)               /*!< 0x00000020 */
+#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          /*!< Error Interrupt Enable */
+#define SPI_CR2_RXNEIE_Pos          (6U)
+#define SPI_CR2_RXNEIE_Msk          (0x1UL << SPI_CR2_RXNEIE_Pos)              /*!< 0x00000040 */
+#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         /*!< RX buffer Not Empty Interrupt Enable */
+#define SPI_CR2_TXEIE_Pos           (7U)
+#define SPI_CR2_TXEIE_Msk           (0x1UL << SPI_CR2_TXEIE_Pos)               /*!< 0x00000080 */
+#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          /*!< Tx buffer Empty Interrupt Enable */
+#define SPI_CR2_DS_Pos              (8U)
+#define SPI_CR2_DS_Msk              (0xFUL << SPI_CR2_DS_Pos)                  /*!< 0x00000F00 */
+#define SPI_CR2_DS                  SPI_CR2_DS_Msk                             /*!< DS[3:0] Data Size */
+#define SPI_CR2_DS_0                (0x1UL << SPI_CR2_DS_Pos)                  /*!< 0x00000100 */
+#define SPI_CR2_DS_1                (0x2UL << SPI_CR2_DS_Pos)                  /*!< 0x00000200 */
+#define SPI_CR2_DS_2                (0x4UL << SPI_CR2_DS_Pos)                  /*!< 0x00000400 */
+#define SPI_CR2_DS_3                (0x8UL << SPI_CR2_DS_Pos)                  /*!< 0x00000800 */
+#define SPI_CR2_FRXTH_Pos           (12U)
+#define SPI_CR2_FRXTH_Msk           (0x1UL << SPI_CR2_FRXTH_Pos)               /*!< 0x00001000 */
+#define SPI_CR2_FRXTH               SPI_CR2_FRXTH_Msk                          /*!< FIFO reception Threshold */
+#define SPI_CR2_LDMARX_Pos          (13U)
+#define SPI_CR2_LDMARX_Msk          (0x1UL << SPI_CR2_LDMARX_Pos)              /*!< 0x00002000 */
+#define SPI_CR2_LDMARX              SPI_CR2_LDMARX_Msk                         /*!< Last DMA transfer for reception */
+#define SPI_CR2_LDMATX_Pos          (14U)
+#define SPI_CR2_LDMATX_Msk          (0x1UL << SPI_CR2_LDMATX_Pos)              /*!< 0x00004000 */
+#define SPI_CR2_LDMATX              SPI_CR2_LDMATX_Msk                         /*!< Last DMA transfer for transmission */
+
+/********************  Bit definition for SPI_SR register  ********************/
+#define SPI_SR_RXNE_Pos             (0U)
+#define SPI_SR_RXNE_Msk             (0x1UL << SPI_SR_RXNE_Pos)                 /*!< 0x00000001 */
+#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            /*!< Receive buffer Not Empty */
+#define SPI_SR_TXE_Pos              (1U)
+#define SPI_SR_TXE_Msk              (0x1UL << SPI_SR_TXE_Pos)                  /*!< 0x00000002 */
+#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             /*!< Transmit buffer Empty */
+#define SPI_SR_CHSIDE_Pos           (2U)
+#define SPI_SR_CHSIDE_Msk           (0x1UL << SPI_SR_CHSIDE_Pos)               /*!< 0x00000004 */
+#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          /*!< Channel side */
+#define SPI_SR_UDR_Pos              (3U)
+#define SPI_SR_UDR_Msk              (0x1UL << SPI_SR_UDR_Pos)                  /*!< 0x00000008 */
+#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             /*!< Underrun flag */
+#define SPI_SR_CRCERR_Pos           (4U)
+#define SPI_SR_CRCERR_Msk           (0x1UL << SPI_SR_CRCERR_Pos)               /*!< 0x00000010 */
+#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          /*!< CRC Error flag */
+#define SPI_SR_MODF_Pos             (5U)
+#define SPI_SR_MODF_Msk             (0x1UL << SPI_SR_MODF_Pos)                 /*!< 0x00000020 */
+#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            /*!< Mode fault */
+#define SPI_SR_OVR_Pos              (6U)
+#define SPI_SR_OVR_Msk              (0x1UL << SPI_SR_OVR_Pos)                  /*!< 0x00000040 */
+#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             /*!< Overrun flag */
+#define SPI_SR_BSY_Pos              (7U)
+#define SPI_SR_BSY_Msk              (0x1UL << SPI_SR_BSY_Pos)                  /*!< 0x00000080 */
+#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             /*!< Busy flag */
+#define SPI_SR_FRE_Pos              (8U)
+#define SPI_SR_FRE_Msk              (0x1UL << SPI_SR_FRE_Pos)                  /*!< 0x00000100 */
+#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             /*!< TI frame format error */
+#define SPI_SR_FRLVL_Pos            (9U)
+#define SPI_SR_FRLVL_Msk            (0x3UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000600 */
+#define SPI_SR_FRLVL                SPI_SR_FRLVL_Msk                           /*!< FIFO Reception Level */
+#define SPI_SR_FRLVL_0              (0x1UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000200 */
+#define SPI_SR_FRLVL_1              (0x2UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000400 */
+#define SPI_SR_FTLVL_Pos            (11U)
+#define SPI_SR_FTLVL_Msk            (0x3UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001800 */
+#define SPI_SR_FTLVL                SPI_SR_FTLVL_Msk                           /*!< FIFO Transmission Level */
+#define SPI_SR_FTLVL_0              (0x1UL << SPI_SR_FTLVL_Pos)                /*!< 0x00000800 */
+#define SPI_SR_FTLVL_1              (0x2UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001000 */
+
+/********************  Bit definition for SPI_DR register  ********************/
+#define SPI_DR_DR_Pos               (0U)
+#define SPI_DR_DR_Msk               (0xFFFFUL << SPI_DR_DR_Pos)                /*!< 0x0000FFFF */
+#define SPI_DR_DR                   SPI_DR_DR_Msk                              /*!<Data Register           */
+
+/*******************  Bit definition for SPI_CRCPR register  ******************/
+#define SPI_CRCPR_CRCPOLY_Pos       (0U)
+#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)        /*!< 0x0000FFFF */
+#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      /*!<CRC polynomial register */
+
+/******************  Bit definition for SPI_RXCRCR register  ******************/
+#define SPI_RXCRCR_RXCRC_Pos        (0U)
+#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       /*!<Rx CRC Register         */
+
+/******************  Bit definition for SPI_TXCRCR register  ******************/
+#define SPI_TXCRCR_TXCRC_Pos        (0U)
+#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       /*!<Tx CRC Register         */
+
+/******************  Bit definition for SPI_I2SCFGR register  *****************/
+#define SPI_I2SCFGR_CHLEN_Pos       (0U)
+#define SPI_I2SCFGR_CHLEN_Msk       (0x1UL << SPI_I2SCFGR_CHLEN_Pos)           /*!< 0x00000001 */
+#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      /*!<Channel length (number of bits per audio channel) */
+#define SPI_I2SCFGR_DATLEN_Pos      (1U)
+#define SPI_I2SCFGR_DATLEN_Msk      (0x3UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000006 */
+#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     /*!<DATLEN[1:0] bits (Data length to be transferred) */
+#define SPI_I2SCFGR_DATLEN_0        (0x1UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000002 */
+#define SPI_I2SCFGR_DATLEN_1        (0x2UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000004 */
+#define SPI_I2SCFGR_CKPOL_Pos       (3U)
+#define SPI_I2SCFGR_CKPOL_Msk       (0x1UL << SPI_I2SCFGR_CKPOL_Pos)           /*!< 0x00000008 */
+#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      /*!<steady state clock polarity */
+#define SPI_I2SCFGR_I2SSTD_Pos      (4U)
+#define SPI_I2SCFGR_I2SSTD_Msk      (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000030 */
+#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     /*!<I2SSTD[1:0] bits (I2S standard selection) */
+#define SPI_I2SCFGR_I2SSTD_0        (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000010 */
+#define SPI_I2SCFGR_I2SSTD_1        (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000020 */
+#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)
+#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)         /*!< 0x00000080 */
+#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    /*!<PCM frame synchronization */
+#define SPI_I2SCFGR_I2SCFG_Pos      (8U)
+#define SPI_I2SCFGR_I2SCFG_Msk      (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000300 */
+#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     /*!<I2SCFG[1:0] bits (I2S configuration mode) */
+#define SPI_I2SCFGR_I2SCFG_0        (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000100 */
+#define SPI_I2SCFGR_I2SCFG_1        (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000200 */
+#define SPI_I2SCFGR_I2SE_Pos        (10U)
+#define SPI_I2SCFGR_I2SE_Msk        (0x1UL << SPI_I2SCFGR_I2SE_Pos)            /*!< 0x00000400 */
+#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       /*!<I2S Enable */
+#define SPI_I2SCFGR_I2SMOD_Pos      (11U)
+#define SPI_I2SCFGR_I2SMOD_Msk      (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)          /*!< 0x00000800 */
+#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     /*!<I2S mode selection */
+#define SPI_I2SCFGR_ASTRTEN_Pos     (12U)
+#define SPI_I2SCFGR_ASTRTEN_Msk     (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)         /*!< 0x00001000 */
+#define SPI_I2SCFGR_ASTRTEN         SPI_I2SCFGR_ASTRTEN_Msk                    /*!<Asynchronous start enable */
+
+/******************  Bit definition for SPI_I2SPR register  *******************/
+#define SPI_I2SPR_I2SDIV_Pos        (0U)
+#define SPI_I2SPR_I2SDIV_Msk        (0xFFUL << SPI_I2SPR_I2SDIV_Pos)           /*!< 0x000000FF */
+#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       /*!<I2S Linear prescaler */
+#define SPI_I2SPR_ODD_Pos           (8U)
+#define SPI_I2SPR_ODD_Msk           (0x1UL << SPI_I2SPR_ODD_Pos)               /*!< 0x00000100 */
+#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          /*!<Odd factor for the prescaler */
+#define SPI_I2SPR_MCKOE_Pos         (9U)
+#define SPI_I2SPR_MCKOE_Msk         (0x1UL << SPI_I2SPR_MCKOE_Pos)             /*!< 0x00000200 */
+#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        /*!<Master Clock Output Enable */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 SYSCFG                                     */
+/*                                                                            */
+/******************************************************************************/
+/*****************  Bit definition for SYSCFG_CFGR1 register  ****************/
+#define SYSCFG_CFGR1_MEM_MODE_Pos             (0U)
+#define SYSCFG_CFGR1_MEM_MODE_Msk             (0x3UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000003 */
+#define SYSCFG_CFGR1_MEM_MODE                 SYSCFG_CFGR1_MEM_MODE_Msk            /*!< SYSCFG_Memory Remap Config */
+#define SYSCFG_CFGR1_MEM_MODE_0               (0x1UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000001 */
+#define SYSCFG_CFGR1_MEM_MODE_1               (0x2UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000002 */
+#define SYSCFG_CFGR1_PA11_RMP_Pos             (3U)
+#define SYSCFG_CFGR1_PA11_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA11_RMP_Pos) /*!< 0x00000008 */
+#define SYSCFG_CFGR1_PA11_RMP                 SYSCFG_CFGR1_PA11_RMP_Msk            /*!< PA11 Remap */
+#define SYSCFG_CFGR1_PA12_RMP_Pos             (4U)
+#define SYSCFG_CFGR1_PA12_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA12_RMP_Pos) /*!< 0x00000010 */
+#define SYSCFG_CFGR1_PA12_RMP                 SYSCFG_CFGR1_PA12_RMP_Msk            /*!< PA12 Remap */
+#define SYSCFG_CFGR1_IR_POL_Pos               (5U)
+#define SYSCFG_CFGR1_IR_POL_Msk               (0x1UL << SYSCFG_CFGR1_IR_POL_Pos) /*!< 0x00000020 */
+#define SYSCFG_CFGR1_IR_POL                   SYSCFG_CFGR1_IR_POL_Msk            /*!< IROut Polarity Selection */
+#define SYSCFG_CFGR1_IR_MOD_Pos               (6U)
+#define SYSCFG_CFGR1_IR_MOD_Msk               (0x3UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x000000C0 */
+#define SYSCFG_CFGR1_IR_MOD                   SYSCFG_CFGR1_IR_MOD_Msk            /*!< IRDA Modulation Envelope signal source selection */
+#define SYSCFG_CFGR1_IR_MOD_0                 (0x1UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000040 */
+#define SYSCFG_CFGR1_IR_MOD_1                 (0x2UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000080 */
+#define SYSCFG_CFGR1_BOOSTEN_Pos              (8U)
+#define SYSCFG_CFGR1_BOOSTEN_Msk              (0x1UL << SYSCFG_CFGR1_BOOSTEN_Pos) /*!< 0x00000100 */
+#define SYSCFG_CFGR1_BOOSTEN                  SYSCFG_CFGR1_BOOSTEN_Msk            /*!< I/O analog switch voltage booster enable */
+#define SYSCFG_CFGR1_UCPD1_STROBE_Pos         (9U)
+#define SYSCFG_CFGR1_UCPD1_STROBE_Msk         (0x1UL << SYSCFG_CFGR1_UCPD1_STROBE_Pos) /*!< 0x00000200 */
+#define SYSCFG_CFGR1_UCPD1_STROBE             SYSCFG_CFGR1_UCPD1_STROBE_Msk            /*!< Strobe signal bit for UCPD1 */
+#define SYSCFG_CFGR1_UCPD2_STROBE_Pos         (10U)
+#define SYSCFG_CFGR1_UCPD2_STROBE_Msk         (0x1UL << SYSCFG_CFGR1_UCPD2_STROBE_Pos) /*!< 0x00000400 */
+#define SYSCFG_CFGR1_UCPD2_STROBE             SYSCFG_CFGR1_UCPD2_STROBE_Msk            /*!< Strobe signal bit for UCPD2 */
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Pos          (16U)
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB6_FMP_Pos)  /*!< 0x00010000 */
+#define SYSCFG_CFGR1_I2C_PB6_FMP              SYSCFG_CFGR1_I2C_PB6_FMP_Msk             /*!< I2C PB6 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Pos          (17U)
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB7_FMP_Pos)  /*!< 0x00020000 */
+#define SYSCFG_CFGR1_I2C_PB7_FMP              SYSCFG_CFGR1_I2C_PB7_FMP_Msk             /*!< I2C PB7 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Pos          (18U)
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB8_FMP_Pos)  /*!< 0x00040000 */
+#define SYSCFG_CFGR1_I2C_PB8_FMP              SYSCFG_CFGR1_I2C_PB8_FMP_Msk             /*!< I2C PB8 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Pos          (19U)
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB9_FMP_Pos)  /*!< 0x00080000 */
+#define SYSCFG_CFGR1_I2C_PB9_FMP              SYSCFG_CFGR1_I2C_PB9_FMP_Msk             /*!< I2C PB9 Fast mode plus */
+#define SYSCFG_CFGR1_I2C1_FMP_Pos             (20U)
+#define SYSCFG_CFGR1_I2C1_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C1_FMP_Pos)     /*!< 0x00100000 */
+#define SYSCFG_CFGR1_I2C1_FMP                 SYSCFG_CFGR1_I2C1_FMP_Msk                /*!< Enable Fast Mode Plus on PB10, PB11, PF6 and PF7  */
+#define SYSCFG_CFGR1_I2C2_FMP_Pos             (21U)
+#define SYSCFG_CFGR1_I2C2_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C2_FMP_Pos)     /*!< 0x00200000 */
+#define SYSCFG_CFGR1_I2C2_FMP                 SYSCFG_CFGR1_I2C2_FMP_Msk                /*!< Enable I2C2 Fast mode plus  */
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Pos          (22U)
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PA9_FMP_Pos)  /*!< 0x00400000 */
+#define SYSCFG_CFGR1_I2C_PA9_FMP              SYSCFG_CFGR1_I2C_PA9_FMP_Msk             /*!< Enable Fast Mode Plus on PA9  */
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Pos         (23U)
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Msk         (0x1UL << SYSCFG_CFGR1_I2C_PA10_FMP_Pos) /*!< 0x00800000 */
+#define SYSCFG_CFGR1_I2C_PA10_FMP             SYSCFG_CFGR1_I2C_PA10_FMP_Msk            /*!< Enable Fast Mode Plus on PA10 */
+
+/******************  Bit definition for SYSCFG_CFGR2 register  ****************/
+#define SYSCFG_CFGR2_CLL_Pos                  (0U)
+#define SYSCFG_CFGR2_CLL_Msk                  (0x1UL << SYSCFG_CFGR2_CLL_Pos)   /*!< 0x00000001 */
+#define SYSCFG_CFGR2_CLL                      SYSCFG_CFGR2_CLL_Msk              /*!< Enables and locks the LOCKUP (Hardfault) output of CortexM0 with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_SPL_Pos                  (1U)
+#define SYSCFG_CFGR2_SPL_Msk                  (0x1UL << SYSCFG_CFGR2_SPL_Pos)   /*!< 0x00000002 */
+#define SYSCFG_CFGR2_SPL                      SYSCFG_CFGR2_SPL_Msk              /*!< Enables and locks the SRAM_PARITY error signal with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_ECCL_Pos                 (3U)
+#define SYSCFG_CFGR2_ECCL_Msk                 (0x1UL << SYSCFG_CFGR2_ECCL_Pos)  /*!< 0x00000008 */
+#define SYSCFG_CFGR2_ECCL                     SYSCFG_CFGR2_ECCL_Msk             /*!< ECCL */
+#define SYSCFG_CFGR2_SPF_Pos                  (8U)
+#define SYSCFG_CFGR2_SPF_Msk                  (0x1UL << SYSCFG_CFGR2_SPF_Pos)   /*!< 0x00000100 */
+#define SYSCFG_CFGR2_SPF                      SYSCFG_CFGR2_SPF_Msk              /*!< SRAM Parity error flag */
+#define SYSCFG_CFGR2_SRAM_PE                  SYSCFG_CFGR2_SPF                  /*!< SRAM Parity error flag (define maintained for legacy purpose) */
+
+/*****************  Bit definition for SYSCFG_ITLINEx ISR Wrapper register  ****************/
+#define SYSCFG_ITLINE0_SR_EWDG_Pos            (0U)
+#define SYSCFG_ITLINE0_SR_EWDG_Msk            (0x1UL << SYSCFG_ITLINE0_SR_EWDG_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE0_SR_EWDG                SYSCFG_ITLINE0_SR_EWDG_Msk       /*!< EWDG interrupt */
+#define SYSCFG_ITLINE2_SR_TAMPER_Pos          (0U)
+#define SYSCFG_ITLINE2_SR_TAMPER_Msk          (0x1UL << SYSCFG_ITLINE2_SR_TAMPER_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE2_SR_TAMPER              SYSCFG_ITLINE2_SR_TAMPER_Msk     /*!< TAMPER -> exti[21] interrupt */
+#define SYSCFG_ITLINE2_SR_RTC_Pos             (1U)
+#define SYSCFG_ITLINE2_SR_RTC_Msk             (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE2_SR_RTC                 SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos       (0U)
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC           SYSCFG_ITLINE3_SR_FLASH_ECC_Msk  /*!< Flash ITF ECC interrupt */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos       (1U)
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF           SYSCFG_ITLINE3_SR_FLASH_ITF_Msk  /*!< FLASH ITF interrupt */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos        (0U)
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk        (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL            SYSCFG_ITLINE4_SR_CLK_CTRL_Msk   /*!< RCC interrupt */
+#define SYSCFG_ITLINE5_SR_EXTI0_Pos           (0U)
+#define SYSCFG_ITLINE5_SR_EXTI0_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE5_SR_EXTI0               SYSCFG_ITLINE5_SR_EXTI0_Msk      /*!< External Interrupt 0 */
+#define SYSCFG_ITLINE5_SR_EXTI1_Pos           (1U)
+#define SYSCFG_ITLINE5_SR_EXTI1_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE5_SR_EXTI1               SYSCFG_ITLINE5_SR_EXTI1_Msk      /*!< External Interrupt 1 */
+#define SYSCFG_ITLINE6_SR_EXTI2_Pos           (0U)
+#define SYSCFG_ITLINE6_SR_EXTI2_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE6_SR_EXTI2               SYSCFG_ITLINE6_SR_EXTI2_Msk      /*!< External Interrupt 2 */
+#define SYSCFG_ITLINE6_SR_EXTI3_Pos           (1U)
+#define SYSCFG_ITLINE6_SR_EXTI3_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE6_SR_EXTI3               SYSCFG_ITLINE6_SR_EXTI3_Msk      /*!< External Interrupt 3 */
+#define SYSCFG_ITLINE7_SR_EXTI4_Pos           (0U)
+#define SYSCFG_ITLINE7_SR_EXTI4_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE7_SR_EXTI4               SYSCFG_ITLINE7_SR_EXTI4_Msk      /*!< External Interrupt 4 */
+#define SYSCFG_ITLINE7_SR_EXTI5_Pos           (1U)
+#define SYSCFG_ITLINE7_SR_EXTI5_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE7_SR_EXTI5               SYSCFG_ITLINE7_SR_EXTI5_Msk      /*!< External Interrupt 5 */
+#define SYSCFG_ITLINE7_SR_EXTI6_Pos           (2U)
+#define SYSCFG_ITLINE7_SR_EXTI6_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE7_SR_EXTI6               SYSCFG_ITLINE7_SR_EXTI6_Msk      /*!< External Interrupt 6 */
+#define SYSCFG_ITLINE7_SR_EXTI7_Pos           (3U)
+#define SYSCFG_ITLINE7_SR_EXTI7_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE7_SR_EXTI7               SYSCFG_ITLINE7_SR_EXTI7_Msk      /*!< External Interrupt 7 */
+#define SYSCFG_ITLINE7_SR_EXTI8_Pos           (4U)
+#define SYSCFG_ITLINE7_SR_EXTI8_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE7_SR_EXTI8               SYSCFG_ITLINE7_SR_EXTI8_Msk      /*!< External Interrupt 8 */
+#define SYSCFG_ITLINE7_SR_EXTI9_Pos           (5U)
+#define SYSCFG_ITLINE7_SR_EXTI9_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */
+#define SYSCFG_ITLINE7_SR_EXTI9               SYSCFG_ITLINE7_SR_EXTI9_Msk      /*!< External Interrupt 9 */
+#define SYSCFG_ITLINE7_SR_EXTI10_Pos          (6U)
+#define SYSCFG_ITLINE7_SR_EXTI10_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */
+#define SYSCFG_ITLINE7_SR_EXTI10              SYSCFG_ITLINE7_SR_EXTI10_Msk     /*!< External Interrupt 10 */
+#define SYSCFG_ITLINE7_SR_EXTI11_Pos          (7U)
+#define SYSCFG_ITLINE7_SR_EXTI11_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */
+#define SYSCFG_ITLINE7_SR_EXTI11              SYSCFG_ITLINE7_SR_EXTI11_Msk     /*!< External Interrupt 11 */
+#define SYSCFG_ITLINE7_SR_EXTI12_Pos          (8U)
+#define SYSCFG_ITLINE7_SR_EXTI12_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */
+#define SYSCFG_ITLINE7_SR_EXTI12              SYSCFG_ITLINE7_SR_EXTI12_Msk     /*!< External Interrupt 12 */
+#define SYSCFG_ITLINE7_SR_EXTI13_Pos          (9U)
+#define SYSCFG_ITLINE7_SR_EXTI13_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */
+#define SYSCFG_ITLINE7_SR_EXTI13              SYSCFG_ITLINE7_SR_EXTI13_Msk     /*!< External Interrupt 13 */
+#define SYSCFG_ITLINE7_SR_EXTI14_Pos          (10U)
+#define SYSCFG_ITLINE7_SR_EXTI14_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */
+#define SYSCFG_ITLINE7_SR_EXTI14              SYSCFG_ITLINE7_SR_EXTI14_Msk     /*!< External Interrupt 14 */
+#define SYSCFG_ITLINE7_SR_EXTI15_Pos          (11U)
+#define SYSCFG_ITLINE7_SR_EXTI15_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */
+#define SYSCFG_ITLINE7_SR_EXTI15              SYSCFG_ITLINE7_SR_EXTI15_Msk     /*!< External Interrupt 15 */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos        (0U)
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk        (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1            SYSCFG_ITLINE9_SR_DMA1_CH1_Msk   /*!< DMA1 Channel 1 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos       (0U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2           SYSCFG_ITLINE10_SR_DMA1_CH2_Msk  /*!< DMA1 Channel 2 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos       (1U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3           SYSCFG_ITLINE10_SR_DMA1_CH3_Msk  /*!< DMA2 Channel 3 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos        (0U)
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk        (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE11_SR_DMAMUX1            SYSCFG_ITLINE11_SR_DMAMUX1_Msk    /*!< DMAMUX Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos       (1U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4           SYSCFG_ITLINE11_SR_DMA1_CH4_Msk  /*!< DMA1 Channel 4 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos       (2U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5           SYSCFG_ITLINE11_SR_DMA1_CH5_Msk  /*!< DMA1 Channel 5 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH6_Pos       (3U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH6_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH6_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH6           SYSCFG_ITLINE11_SR_DMA1_CH6_Msk  /*!< DMA1 Channel 6 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH7_Pos       (4U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH7_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH7_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH7           SYSCFG_ITLINE11_SR_DMA1_CH7_Msk  /*!< DMA1 Channel 7 Interrupt */
+#define SYSCFG_ITLINE12_SR_ADC_Pos            (0U)
+#define SYSCFG_ITLINE12_SR_ADC_Msk            (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE12_SR_ADC                SYSCFG_ITLINE12_SR_ADC_Msk       /*!< ADC Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos       (0U)
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU           SYSCFG_ITLINE13_SR_TIM1_CCU_Msk  /*!< TIM1 CCU Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos       (1U)
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG           SYSCFG_ITLINE13_SR_TIM1_TRG_Msk  /*!< TIM1 TRG Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos       (2U)
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD           SYSCFG_ITLINE13_SR_TIM1_UPD_Msk  /*!< TIM1 UPD Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos       (3U)
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK           SYSCFG_ITLINE13_SR_TIM1_BRK_Msk  /*!< TIM1 BRK Interrupt */
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos        (0U)
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk        (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE14_SR_TIM1_CC            SYSCFG_ITLINE14_SR_TIM1_CC_Msk   /*!< TIM1 CC Interrupt */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos       (0U)
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk       (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB           SYSCFG_ITLINE16_SR_TIM3_GLB_Msk  /*!< TIM3 GLB Interrupt */
+#define SYSCFG_ITLINE17_SR_TIM6_GLB_Pos       (0U)
+#define SYSCFG_ITLINE17_SR_TIM6_GLB_Msk       (0x1UL << SYSCFG_ITLINE17_SR_TIM6_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE17_SR_TIM6_GLB           SYSCFG_ITLINE17_SR_TIM6_GLB_Msk  /*!< TIM6 GLB Interrupt */
+#define SYSCFG_ITLINE18_SR_TIM7_GLB_Pos       (0U)
+#define SYSCFG_ITLINE18_SR_TIM7_GLB_Msk       (0x1UL << SYSCFG_ITLINE18_SR_TIM7_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE18_SR_TIM7_GLB           SYSCFG_ITLINE18_SR_TIM7_GLB_Msk  /*!< TIM7 GLB Interrupt */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos      (0U)
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk      (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB          SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */
+#define SYSCFG_ITLINE20_SR_TIM15_GLB_Pos      (0U)
+#define SYSCFG_ITLINE20_SR_TIM15_GLB_Msk      (0x1UL << SYSCFG_ITLINE20_SR_TIM15_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE20_SR_TIM15_GLB          SYSCFG_ITLINE20_SR_TIM15_GLB_Msk /*!< TIM15 GLB Interrupt */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos      (0U)
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk      (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB          SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos      (0U)
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk      (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB          SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos       (0U)
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk       (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB           SYSCFG_ITLINE23_SR_I2C1_GLB_Msk  /*!< I2C1 GLB Interrupt -> exti[23] */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos       (0U)
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk       (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB           SYSCFG_ITLINE24_SR_I2C2_GLB_Msk  /*!< I2C2 GLB Interrupt  -> exti[22]*/
+#define SYSCFG_ITLINE25_SR_SPI1_Pos           (0U)
+#define SYSCFG_ITLINE25_SR_SPI1_Msk           (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE25_SR_SPI1               SYSCFG_ITLINE25_SR_SPI1_Msk      /*!< SPI1 Interrupt */
+#define SYSCFG_ITLINE26_SR_SPI2_Pos           (0U)
+#define SYSCFG_ITLINE26_SR_SPI2_Msk           (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE26_SR_SPI2               SYSCFG_ITLINE26_SR_SPI2_Msk      /*!< SPI2  Interrupt */
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos     (0U)
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk     (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE27_SR_USART1_GLB         SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos     (0U)
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk     (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE28_SR_USART2_GLB         SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */
+#define SYSCFG_ITLINE29_SR_USART3_GLB_Pos     (0U)
+#define SYSCFG_ITLINE29_SR_USART3_GLB_Msk     (0x1UL << SYSCFG_ITLINE29_SR_USART3_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE29_SR_USART3_GLB         SYSCFG_ITLINE29_SR_USART3_GLB_Msk /*!< USART3 GLB Interrupt */
+#define SYSCFG_ITLINE29_SR_USART4_GLB_Pos     (1U)
+#define SYSCFG_ITLINE29_SR_USART4_GLB_Msk     (0x1UL << SYSCFG_ITLINE29_SR_USART4_GLB_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE29_SR_USART4_GLB         SYSCFG_ITLINE29_SR_USART4_GLB_Msk /*!< USART4 GLB Interrupt */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    TIM                                     */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for TIM_CR1 register  ********************/
+#define TIM_CR1_CEN_Pos           (0U)
+#define TIM_CR1_CEN_Msk           (0x1UL << TIM_CR1_CEN_Pos)                   /*!< 0x00000001 */
+#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              /*!<Counter enable */
+#define TIM_CR1_UDIS_Pos          (1U)
+#define TIM_CR1_UDIS_Msk          (0x1UL << TIM_CR1_UDIS_Pos)                  /*!< 0x00000002 */
+#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             /*!<Update disable */
+#define TIM_CR1_URS_Pos           (2U)
+#define TIM_CR1_URS_Msk           (0x1UL << TIM_CR1_URS_Pos)                   /*!< 0x00000004 */
+#define TIM_CR1_URS               TIM_CR1_URS_Msk                              /*!<Update request source */
+#define TIM_CR1_OPM_Pos           (3U)
+#define TIM_CR1_OPM_Msk           (0x1UL << TIM_CR1_OPM_Pos)                   /*!< 0x00000008 */
+#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              /*!<One pulse mode */
+#define TIM_CR1_DIR_Pos           (4U)
+#define TIM_CR1_DIR_Msk           (0x1UL << TIM_CR1_DIR_Pos)                   /*!< 0x00000010 */
+#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              /*!<Direction */
+
+#define TIM_CR1_CMS_Pos           (5U)
+#define TIM_CR1_CMS_Msk           (0x3UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000060 */
+#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              /*!<CMS[1:0] bits (Center-aligned mode selection) */
+#define TIM_CR1_CMS_0             (0x1UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR1_CMS_1             (0x2UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR1_ARPE_Pos          (7U)
+#define TIM_CR1_ARPE_Msk          (0x1UL << TIM_CR1_ARPE_Pos)                  /*!< 0x00000080 */
+#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             /*!<Auto-reload preload enable */
+
+#define TIM_CR1_CKD_Pos           (8U)
+#define TIM_CR1_CKD_Msk           (0x3UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000300 */
+#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              /*!<CKD[1:0] bits (clock division) */
+#define TIM_CR1_CKD_0             (0x1UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000100 */
+#define TIM_CR1_CKD_1             (0x2UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000200 */
+
+#define TIM_CR1_UIFREMAP_Pos      (11U)
+#define TIM_CR1_UIFREMAP_Msk      (0x1UL << TIM_CR1_UIFREMAP_Pos)              /*!< 0x00000800 */
+#define TIM_CR1_UIFREMAP          TIM_CR1_UIFREMAP_Msk                         /*!<Update interrupt flag remap */
+
+/*******************  Bit definition for TIM_CR2 register  ********************/
+#define TIM_CR2_CCPC_Pos          (0U)
+#define TIM_CR2_CCPC_Msk          (0x1UL << TIM_CR2_CCPC_Pos)                  /*!< 0x00000001 */
+#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             /*!<Capture/Compare Preloaded Control */
+#define TIM_CR2_CCUS_Pos          (2U)
+#define TIM_CR2_CCUS_Msk          (0x1UL << TIM_CR2_CCUS_Pos)                  /*!< 0x00000004 */
+#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             /*!<Capture/Compare Control Update Selection */
+#define TIM_CR2_CCDS_Pos          (3U)
+#define TIM_CR2_CCDS_Msk          (0x1UL << TIM_CR2_CCDS_Pos)                  /*!< 0x00000008 */
+#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             /*!<Capture/Compare DMA Selection */
+
+#define TIM_CR2_MMS_Pos           (4U)
+#define TIM_CR2_MMS_Msk           (0x7UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000070 */
+#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS_0             (0x1UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000010 */
+#define TIM_CR2_MMS_1             (0x2UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR2_MMS_2             (0x4UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR2_TI1S_Pos          (7U)
+#define TIM_CR2_TI1S_Msk          (0x1UL << TIM_CR2_TI1S_Pos)                  /*!< 0x00000080 */
+#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             /*!<TI1 Selection */
+#define TIM_CR2_OIS1_Pos          (8U)
+#define TIM_CR2_OIS1_Msk          (0x1UL << TIM_CR2_OIS1_Pos)                  /*!< 0x00000100 */
+#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             /*!<Output Idle state 1 (OC1 output) */
+#define TIM_CR2_OIS1N_Pos         (9U)
+#define TIM_CR2_OIS1N_Msk         (0x1UL << TIM_CR2_OIS1N_Pos)                 /*!< 0x00000200 */
+#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            /*!<Output Idle state 1 (OC1N output) */
+#define TIM_CR2_OIS2_Pos          (10U)
+#define TIM_CR2_OIS2_Msk          (0x1UL << TIM_CR2_OIS2_Pos)                  /*!< 0x00000400 */
+#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             /*!<Output Idle state 2 (OC2 output) */
+#define TIM_CR2_OIS2N_Pos         (11U)
+#define TIM_CR2_OIS2N_Msk         (0x1UL << TIM_CR2_OIS2N_Pos)                 /*!< 0x00000800 */
+#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            /*!<Output Idle state 2 (OC2N output) */
+#define TIM_CR2_OIS3_Pos          (12U)
+#define TIM_CR2_OIS3_Msk          (0x1UL << TIM_CR2_OIS3_Pos)                  /*!< 0x00001000 */
+#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             /*!<Output Idle state 3 (OC3 output) */
+#define TIM_CR2_OIS3N_Pos         (13U)
+#define TIM_CR2_OIS3N_Msk         (0x1UL << TIM_CR2_OIS3N_Pos)                 /*!< 0x00002000 */
+#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            /*!<Output Idle state 3 (OC3N output) */
+#define TIM_CR2_OIS4_Pos          (14U)
+#define TIM_CR2_OIS4_Msk          (0x1UL << TIM_CR2_OIS4_Pos)                  /*!< 0x00004000 */
+#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             /*!<Output Idle state 4 (OC4 output) */
+#define TIM_CR2_OIS5_Pos          (16U)
+#define TIM_CR2_OIS5_Msk          (0x1UL << TIM_CR2_OIS5_Pos)                  /*!< 0x00010000 */
+#define TIM_CR2_OIS5              TIM_CR2_OIS5_Msk                             /*!<Output Idle state 5 (OC5 output) */
+#define TIM_CR2_OIS6_Pos          (18U)
+#define TIM_CR2_OIS6_Msk          (0x1UL << TIM_CR2_OIS6_Pos)                  /*!< 0x00040000 */
+#define TIM_CR2_OIS6              TIM_CR2_OIS6_Msk                             /*!<Output Idle state 6 (OC6 output) */
+
+#define TIM_CR2_MMS2_Pos          (20U)
+#define TIM_CR2_MMS2_Msk          (0xFUL << TIM_CR2_MMS2_Pos)                  /*!< 0x00F00000 */
+#define TIM_CR2_MMS2              TIM_CR2_MMS2_Msk                             /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS2_0            (0x1UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00100000 */
+#define TIM_CR2_MMS2_1            (0x2UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00200000 */
+#define TIM_CR2_MMS2_2            (0x4UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00400000 */
+#define TIM_CR2_MMS2_3            (0x8UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00800000 */
+
+/*******************  Bit definition for TIM_SMCR register  *******************/
+#define TIM_SMCR_SMS_Pos          (0U)
+#define TIM_SMCR_SMS_Msk          (0x10007UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010007 */
+#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             /*!<SMS[2:0] bits (Slave mode selection) */
+#define TIM_SMCR_SMS_0            (0x00001UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000001 */
+#define TIM_SMCR_SMS_1            (0x00002UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000002 */
+#define TIM_SMCR_SMS_2            (0x00004UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000004 */
+#define TIM_SMCR_SMS_3            (0x10000UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010000 */
+
+#define TIM_SMCR_OCCS_Pos         (3U)
+#define TIM_SMCR_OCCS_Msk         (0x1UL << TIM_SMCR_OCCS_Pos)                 /*!< 0x00000008 */
+#define TIM_SMCR_OCCS             TIM_SMCR_OCCS_Msk                            /*!< OCREF clear selection */
+
+#define TIM_SMCR_TS_Pos           (4U)
+#define TIM_SMCR_TS_Msk           (0x30007UL << TIM_SMCR_TS_Pos)               /*!< 0x00300070 */
+#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              /*!<TS[2:0] bits (Trigger selection) */
+#define TIM_SMCR_TS_0             (0x00001UL << TIM_SMCR_TS_Pos)               /*!< 0x00000010 */
+#define TIM_SMCR_TS_1             (0x00002UL << TIM_SMCR_TS_Pos)               /*!< 0x00000020 */
+#define TIM_SMCR_TS_2             (0x00004UL << TIM_SMCR_TS_Pos)               /*!< 0x00000040 */
+#define TIM_SMCR_TS_3             (0x10000UL << TIM_SMCR_TS_Pos)               /*!< 0x00100000 */
+#define TIM_SMCR_TS_4             (0x20000UL << TIM_SMCR_TS_Pos)               /*!< 0x00200000 */
+
+#define TIM_SMCR_MSM_Pos          (7U)
+#define TIM_SMCR_MSM_Msk          (0x1UL << TIM_SMCR_MSM_Pos)                  /*!< 0x00000080 */
+#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             /*!<Master/slave mode */
+
+#define TIM_SMCR_ETF_Pos          (8U)
+#define TIM_SMCR_ETF_Msk          (0xFUL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000F00 */
+#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             /*!<ETF[3:0] bits (External trigger filter) */
+#define TIM_SMCR_ETF_0            (0x1UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000100 */
+#define TIM_SMCR_ETF_1            (0x2UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000200 */
+#define TIM_SMCR_ETF_2            (0x4UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000400 */
+#define TIM_SMCR_ETF_3            (0x8UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000800 */
+
+#define TIM_SMCR_ETPS_Pos         (12U)
+#define TIM_SMCR_ETPS_Msk         (0x3UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00003000 */
+#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            /*!<ETPS[1:0] bits (External trigger prescaler) */
+#define TIM_SMCR_ETPS_0           (0x1UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00001000 */
+#define TIM_SMCR_ETPS_1           (0x2UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00002000 */
+
+#define TIM_SMCR_ECE_Pos          (14U)
+#define TIM_SMCR_ECE_Msk          (0x1UL << TIM_SMCR_ECE_Pos)                  /*!< 0x00004000 */
+#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             /*!<External clock enable */
+#define TIM_SMCR_ETP_Pos          (15U)
+#define TIM_SMCR_ETP_Msk          (0x1UL << TIM_SMCR_ETP_Pos)                  /*!< 0x00008000 */
+#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             /*!<External trigger polarity */
+
+/*******************  Bit definition for TIM_DIER register  *******************/
+#define TIM_DIER_UIE_Pos          (0U)
+#define TIM_DIER_UIE_Msk          (0x1UL << TIM_DIER_UIE_Pos)                  /*!< 0x00000001 */
+#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             /*!<Update interrupt enable */
+#define TIM_DIER_CC1IE_Pos        (1U)
+#define TIM_DIER_CC1IE_Msk        (0x1UL << TIM_DIER_CC1IE_Pos)                /*!< 0x00000002 */
+#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           /*!<Capture/Compare 1 interrupt enable */
+#define TIM_DIER_CC2IE_Pos        (2U)
+#define TIM_DIER_CC2IE_Msk        (0x1UL << TIM_DIER_CC2IE_Pos)                /*!< 0x00000004 */
+#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           /*!<Capture/Compare 2 interrupt enable */
+#define TIM_DIER_CC3IE_Pos        (3U)
+#define TIM_DIER_CC3IE_Msk        (0x1UL << TIM_DIER_CC3IE_Pos)                /*!< 0x00000008 */
+#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           /*!<Capture/Compare 3 interrupt enable */
+#define TIM_DIER_CC4IE_Pos        (4U)
+#define TIM_DIER_CC4IE_Msk        (0x1UL << TIM_DIER_CC4IE_Pos)                /*!< 0x00000010 */
+#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           /*!<Capture/Compare 4 interrupt enable */
+#define TIM_DIER_COMIE_Pos        (5U)
+#define TIM_DIER_COMIE_Msk        (0x1UL << TIM_DIER_COMIE_Pos)                /*!< 0x00000020 */
+#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           /*!<COM interrupt enable */
+#define TIM_DIER_TIE_Pos          (6U)
+#define TIM_DIER_TIE_Msk          (0x1UL << TIM_DIER_TIE_Pos)                  /*!< 0x00000040 */
+#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             /*!<Trigger interrupt enable */
+#define TIM_DIER_BIE_Pos          (7U)
+#define TIM_DIER_BIE_Msk          (0x1UL << TIM_DIER_BIE_Pos)                  /*!< 0x00000080 */
+#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             /*!<Break interrupt enable */
+#define TIM_DIER_UDE_Pos          (8U)
+#define TIM_DIER_UDE_Msk          (0x1UL << TIM_DIER_UDE_Pos)                  /*!< 0x00000100 */
+#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             /*!<Update DMA request enable */
+#define TIM_DIER_CC1DE_Pos        (9U)
+#define TIM_DIER_CC1DE_Msk        (0x1UL << TIM_DIER_CC1DE_Pos)                /*!< 0x00000200 */
+#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           /*!<Capture/Compare 1 DMA request enable */
+#define TIM_DIER_CC2DE_Pos        (10U)
+#define TIM_DIER_CC2DE_Msk        (0x1UL << TIM_DIER_CC2DE_Pos)                /*!< 0x00000400 */
+#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           /*!<Capture/Compare 2 DMA request enable */
+#define TIM_DIER_CC3DE_Pos        (11U)
+#define TIM_DIER_CC3DE_Msk        (0x1UL << TIM_DIER_CC3DE_Pos)                /*!< 0x00000800 */
+#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           /*!<Capture/Compare 3 DMA request enable */
+#define TIM_DIER_CC4DE_Pos        (12U)
+#define TIM_DIER_CC4DE_Msk        (0x1UL << TIM_DIER_CC4DE_Pos)                /*!< 0x00001000 */
+#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           /*!<Capture/Compare 4 DMA request enable */
+#define TIM_DIER_COMDE_Pos        (13U)
+#define TIM_DIER_COMDE_Msk        (0x1UL << TIM_DIER_COMDE_Pos)                /*!< 0x00002000 */
+#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           /*!<COM DMA request enable */
+#define TIM_DIER_TDE_Pos          (14U)
+#define TIM_DIER_TDE_Msk          (0x1UL << TIM_DIER_TDE_Pos)                  /*!< 0x00004000 */
+#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             /*!<Trigger DMA request enable */
+
+/********************  Bit definition for TIM_SR register  ********************/
+#define TIM_SR_UIF_Pos            (0U)
+#define TIM_SR_UIF_Msk            (0x1UL << TIM_SR_UIF_Pos)                    /*!< 0x00000001 */
+#define TIM_SR_UIF                TIM_SR_UIF_Msk                               /*!<Update interrupt Flag */
+#define TIM_SR_CC1IF_Pos          (1U)
+#define TIM_SR_CC1IF_Msk          (0x1UL << TIM_SR_CC1IF_Pos)                  /*!< 0x00000002 */
+#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             /*!<Capture/Compare 1 interrupt Flag */
+#define TIM_SR_CC2IF_Pos          (2U)
+#define TIM_SR_CC2IF_Msk          (0x1UL << TIM_SR_CC2IF_Pos)                  /*!< 0x00000004 */
+#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             /*!<Capture/Compare 2 interrupt Flag */
+#define TIM_SR_CC3IF_Pos          (3U)
+#define TIM_SR_CC3IF_Msk          (0x1UL << TIM_SR_CC3IF_Pos)                  /*!< 0x00000008 */
+#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             /*!<Capture/Compare 3 interrupt Flag */
+#define TIM_SR_CC4IF_Pos          (4U)
+#define TIM_SR_CC4IF_Msk          (0x1UL << TIM_SR_CC4IF_Pos)                  /*!< 0x00000010 */
+#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             /*!<Capture/Compare 4 interrupt Flag */
+#define TIM_SR_COMIF_Pos          (5U)
+#define TIM_SR_COMIF_Msk          (0x1UL << TIM_SR_COMIF_Pos)                  /*!< 0x00000020 */
+#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             /*!<COM interrupt Flag */
+#define TIM_SR_TIF_Pos            (6U)
+#define TIM_SR_TIF_Msk            (0x1UL << TIM_SR_TIF_Pos)                    /*!< 0x00000040 */
+#define TIM_SR_TIF                TIM_SR_TIF_Msk                               /*!<Trigger interrupt Flag */
+#define TIM_SR_BIF_Pos            (7U)
+#define TIM_SR_BIF_Msk            (0x1UL << TIM_SR_BIF_Pos)                    /*!< 0x00000080 */
+#define TIM_SR_BIF                TIM_SR_BIF_Msk                               /*!<Break interrupt Flag */
+#define TIM_SR_B2IF_Pos           (8U)
+#define TIM_SR_B2IF_Msk           (0x1UL << TIM_SR_B2IF_Pos)                   /*!< 0x00000100 */
+#define TIM_SR_B2IF               TIM_SR_B2IF_Msk                              /*!<Break 2 interrupt Flag */
+#define TIM_SR_CC1OF_Pos          (9U)
+#define TIM_SR_CC1OF_Msk          (0x1UL << TIM_SR_CC1OF_Pos)                  /*!< 0x00000200 */
+#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             /*!<Capture/Compare 1 Overcapture Flag */
+#define TIM_SR_CC2OF_Pos          (10U)
+#define TIM_SR_CC2OF_Msk          (0x1UL << TIM_SR_CC2OF_Pos)                  /*!< 0x00000400 */
+#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             /*!<Capture/Compare 2 Overcapture Flag */
+#define TIM_SR_CC3OF_Pos          (11U)
+#define TIM_SR_CC3OF_Msk          (0x1UL << TIM_SR_CC3OF_Pos)                  /*!< 0x00000800 */
+#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             /*!<Capture/Compare 3 Overcapture Flag */
+#define TIM_SR_CC4OF_Pos          (12U)
+#define TIM_SR_CC4OF_Msk          (0x1UL << TIM_SR_CC4OF_Pos)                  /*!< 0x00001000 */
+#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             /*!<Capture/Compare 4 Overcapture Flag */
+#define TIM_SR_SBIF_Pos           (13U)
+#define TIM_SR_SBIF_Msk           (0x1UL << TIM_SR_SBIF_Pos)                   /*!< 0x00002000 */
+#define TIM_SR_SBIF               TIM_SR_SBIF_Msk                              /*!<System Break interrupt Flag */
+#define TIM_SR_CC5IF_Pos          (16U)
+#define TIM_SR_CC5IF_Msk          (0x1UL << TIM_SR_CC5IF_Pos)                  /*!< 0x00010000 */
+#define TIM_SR_CC5IF              TIM_SR_CC5IF_Msk                             /*!<Capture/Compare 5 interrupt Flag */
+#define TIM_SR_CC6IF_Pos          (17U)
+#define TIM_SR_CC6IF_Msk          (0x1UL << TIM_SR_CC6IF_Pos)                  /*!< 0x00020000 */
+#define TIM_SR_CC6IF              TIM_SR_CC6IF_Msk                             /*!<Capture/Compare 6 interrupt Flag */
+
+
+/*******************  Bit definition for TIM_EGR register  ********************/
+#define TIM_EGR_UG_Pos            (0U)
+#define TIM_EGR_UG_Msk            (0x1UL << TIM_EGR_UG_Pos)                    /*!< 0x00000001 */
+#define TIM_EGR_UG                TIM_EGR_UG_Msk                               /*!<Update Generation */
+#define TIM_EGR_CC1G_Pos          (1U)
+#define TIM_EGR_CC1G_Msk          (0x1UL << TIM_EGR_CC1G_Pos)                  /*!< 0x00000002 */
+#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             /*!<Capture/Compare 1 Generation */
+#define TIM_EGR_CC2G_Pos          (2U)
+#define TIM_EGR_CC2G_Msk          (0x1UL << TIM_EGR_CC2G_Pos)                  /*!< 0x00000004 */
+#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             /*!<Capture/Compare 2 Generation */
+#define TIM_EGR_CC3G_Pos          (3U)
+#define TIM_EGR_CC3G_Msk          (0x1UL << TIM_EGR_CC3G_Pos)                  /*!< 0x00000008 */
+#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             /*!<Capture/Compare 3 Generation */
+#define TIM_EGR_CC4G_Pos          (4U)
+#define TIM_EGR_CC4G_Msk          (0x1UL << TIM_EGR_CC4G_Pos)                  /*!< 0x00000010 */
+#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             /*!<Capture/Compare 4 Generation */
+#define TIM_EGR_COMG_Pos          (5U)
+#define TIM_EGR_COMG_Msk          (0x1UL << TIM_EGR_COMG_Pos)                  /*!< 0x00000020 */
+#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             /*!<Capture/Compare Control Update Generation */
+#define TIM_EGR_TG_Pos            (6U)
+#define TIM_EGR_TG_Msk            (0x1UL << TIM_EGR_TG_Pos)                    /*!< 0x00000040 */
+#define TIM_EGR_TG                TIM_EGR_TG_Msk                               /*!<Trigger Generation */
+#define TIM_EGR_BG_Pos            (7U)
+#define TIM_EGR_BG_Msk            (0x1UL << TIM_EGR_BG_Pos)                    /*!< 0x00000080 */
+#define TIM_EGR_BG                TIM_EGR_BG_Msk                               /*!<Break Generation */
+#define TIM_EGR_B2G_Pos           (8U)
+#define TIM_EGR_B2G_Msk           (0x1UL << TIM_EGR_B2G_Pos)                   /*!< 0x00000100 */
+#define TIM_EGR_B2G               TIM_EGR_B2G_Msk                              /*!<Break 2 Generation */
+
+
+/******************  Bit definition for TIM_CCMR1 register  *******************/
+#define TIM_CCMR1_CC1S_Pos        (0U)
+#define TIM_CCMR1_CC1S_Msk        (0x3UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
+#define TIM_CCMR1_CC1S_0          (0x1UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR1_CC1S_1          (0x2UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR1_OC1FE_Pos       (2U)
+#define TIM_CCMR1_OC1FE_Msk       (0x1UL << TIM_CCMR1_OC1FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          /*!<Output Compare 1 Fast enable */
+#define TIM_CCMR1_OC1PE_Pos       (3U)
+#define TIM_CCMR1_OC1PE_Msk       (0x1UL << TIM_CCMR1_OC1PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          /*!<Output Compare 1 Preload enable */
+
+#define TIM_CCMR1_OC1M_Pos        (4U)
+#define TIM_CCMR1_OC1M_Msk        (0x1007UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
+#define TIM_CCMR1_OC1M_0          (0x0001UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR1_OC1M_1          (0x0002UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR1_OC1M_2          (0x0004UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR1_OC1M_3          (0x1000UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR1_OC1CE_Pos       (7U)
+#define TIM_CCMR1_OC1CE_Msk       (0x1UL << TIM_CCMR1_OC1CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          /*!<Output Compare 1 Clear Enable */
+
+#define TIM_CCMR1_CC2S_Pos        (8U)
+#define TIM_CCMR1_CC2S_Msk        (0x3UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
+#define TIM_CCMR1_CC2S_0          (0x1UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR1_CC2S_1          (0x2UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR1_OC2FE_Pos       (10U)
+#define TIM_CCMR1_OC2FE_Msk       (0x1UL << TIM_CCMR1_OC2FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          /*!<Output Compare 2 Fast enable */
+#define TIM_CCMR1_OC2PE_Pos       (11U)
+#define TIM_CCMR1_OC2PE_Msk       (0x1UL << TIM_CCMR1_OC2PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          /*!<Output Compare 2 Preload enable */
+
+#define TIM_CCMR1_OC2M_Pos        (12U)
+#define TIM_CCMR1_OC2M_Msk        (0x1007UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
+#define TIM_CCMR1_OC2M_0          (0x0001UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR1_OC2M_1          (0x0002UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR1_OC2M_2          (0x0004UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR1_OC2M_3          (0x1000UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR1_OC2CE_Pos       (15U)
+#define TIM_CCMR1_OC2CE_Msk       (0x1UL << TIM_CCMR1_OC2CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          /*!<Output Compare 2 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR1_IC1PSC_Pos      (2U)
+#define TIM_CCMR1_IC1PSC_Msk      (0x3UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
+#define TIM_CCMR1_IC1PSC_0        (0x1UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR1_IC1PSC_1        (0x2UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR1_IC1F_Pos        (4U)
+#define TIM_CCMR1_IC1F_Msk        (0xFUL << TIM_CCMR1_IC1F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
+#define TIM_CCMR1_IC1F_0          (0x1UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR1_IC1F_1          (0x2UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR1_IC1F_2          (0x4UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR1_IC1F_3          (0x8UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR1_IC2PSC_Pos      (10U)
+#define TIM_CCMR1_IC2PSC_Msk      (0x3UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
+#define TIM_CCMR1_IC2PSC_0        (0x1UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR1_IC2PSC_1        (0x2UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR1_IC2F_Pos        (12U)
+#define TIM_CCMR1_IC2F_Msk        (0xFUL << TIM_CCMR1_IC2F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
+#define TIM_CCMR1_IC2F_0          (0x1UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR1_IC2F_1          (0x2UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR1_IC2F_2          (0x4UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR1_IC2F_3          (0x8UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR2 register  *******************/
+#define TIM_CCMR2_CC3S_Pos        (0U)
+#define TIM_CCMR2_CC3S_Msk        (0x3UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
+#define TIM_CCMR2_CC3S_0          (0x1UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR2_CC3S_1          (0x2UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR2_OC3FE_Pos       (2U)
+#define TIM_CCMR2_OC3FE_Msk       (0x1UL << TIM_CCMR2_OC3FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          /*!<Output Compare 3 Fast enable */
+#define TIM_CCMR2_OC3PE_Pos       (3U)
+#define TIM_CCMR2_OC3PE_Msk       (0x1UL << TIM_CCMR2_OC3PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          /*!<Output Compare 3 Preload enable */
+
+#define TIM_CCMR2_OC3M_Pos        (4U)
+#define TIM_CCMR2_OC3M_Msk        (0x1007UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
+#define TIM_CCMR2_OC3M_0          (0x0001UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR2_OC3M_1          (0x0002UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR2_OC3M_2          (0x0004UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR2_OC3M_3          (0x1000UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR2_OC3CE_Pos       (7U)
+#define TIM_CCMR2_OC3CE_Msk       (0x1UL << TIM_CCMR2_OC3CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          /*!<Output Compare 3 Clear Enable */
+
+#define TIM_CCMR2_CC4S_Pos        (8U)
+#define TIM_CCMR2_CC4S_Msk        (0x3UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
+#define TIM_CCMR2_CC4S_0          (0x1UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR2_CC4S_1          (0x2UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR2_OC4FE_Pos       (10U)
+#define TIM_CCMR2_OC4FE_Msk       (0x1UL << TIM_CCMR2_OC4FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          /*!<Output Compare 4 Fast enable */
+#define TIM_CCMR2_OC4PE_Pos       (11U)
+#define TIM_CCMR2_OC4PE_Msk       (0x1UL << TIM_CCMR2_OC4PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          /*!<Output Compare 4 Preload enable */
+
+#define TIM_CCMR2_OC4M_Pos        (12U)
+#define TIM_CCMR2_OC4M_Msk        (0x1007UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
+#define TIM_CCMR2_OC4M_0          (0x0001UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR2_OC4M_1          (0x0002UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR2_OC4M_2          (0x0004UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR2_OC4M_3          (0x1000UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR2_OC4CE_Pos       (15U)
+#define TIM_CCMR2_OC4CE_Msk       (0x1UL << TIM_CCMR2_OC4CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          /*!<Output Compare 4 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR2_IC3PSC_Pos      (2U)
+#define TIM_CCMR2_IC3PSC_Msk      (0x3UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
+#define TIM_CCMR2_IC3PSC_0        (0x1UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR2_IC3PSC_1        (0x2UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR2_IC3F_Pos        (4U)
+#define TIM_CCMR2_IC3F_Msk        (0xFUL << TIM_CCMR2_IC3F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
+#define TIM_CCMR2_IC3F_0          (0x1UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR2_IC3F_1          (0x2UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR2_IC3F_2          (0x4UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR2_IC3F_3          (0x8UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR2_IC4PSC_Pos      (10U)
+#define TIM_CCMR2_IC4PSC_Msk      (0x3UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
+#define TIM_CCMR2_IC4PSC_0        (0x1UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR2_IC4PSC_1        (0x2UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR2_IC4F_Pos        (12U)
+#define TIM_CCMR2_IC4F_Msk        (0xFUL << TIM_CCMR2_IC4F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
+#define TIM_CCMR2_IC4F_0          (0x1UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR2_IC4F_1          (0x2UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR2_IC4F_2          (0x4UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR2_IC4F_3          (0x8UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR3 register  *******************/
+#define TIM_CCMR3_OC5FE_Pos       (2U)
+#define TIM_CCMR3_OC5FE_Msk       (0x1UL << TIM_CCMR3_OC5FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR3_OC5FE           TIM_CCMR3_OC5FE_Msk                          /*!<Output Compare 5 Fast enable */
+#define TIM_CCMR3_OC5PE_Pos       (3U)
+#define TIM_CCMR3_OC5PE_Msk       (0x1UL << TIM_CCMR3_OC5PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR3_OC5PE           TIM_CCMR3_OC5PE_Msk                          /*!<Output Compare 5 Preload enable */
+
+#define TIM_CCMR3_OC5M_Pos        (4U)
+#define TIM_CCMR3_OC5M_Msk        (0x1007UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR3_OC5M            TIM_CCMR3_OC5M_Msk                           /*!<OC5M[3:0] bits (Output Compare 5 Mode) */
+#define TIM_CCMR3_OC5M_0          (0x0001UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR3_OC5M_1          (0x0002UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR3_OC5M_2          (0x0004UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR3_OC5M_3          (0x1000UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR3_OC5CE_Pos       (7U)
+#define TIM_CCMR3_OC5CE_Msk       (0x1UL << TIM_CCMR3_OC5CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR3_OC5CE           TIM_CCMR3_OC5CE_Msk                          /*!<Output Compare 5 Clear Enable */
+
+#define TIM_CCMR3_OC6FE_Pos       (10U)
+#define TIM_CCMR3_OC6FE_Msk       (0x1UL << TIM_CCMR3_OC6FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR3_OC6FE           TIM_CCMR3_OC6FE_Msk                          /*!<Output Compare 6 Fast enable */
+#define TIM_CCMR3_OC6PE_Pos       (11U)
+#define TIM_CCMR3_OC6PE_Msk       (0x1UL << TIM_CCMR3_OC6PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR3_OC6PE           TIM_CCMR3_OC6PE_Msk                          /*!<Output Compare 6 Preload enable */
+
+#define TIM_CCMR3_OC6M_Pos        (12U)
+#define TIM_CCMR3_OC6M_Msk        (0x1007UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR3_OC6M            TIM_CCMR3_OC6M_Msk                           /*!<OC6M[3:0] bits (Output Compare 6 Mode) */
+#define TIM_CCMR3_OC6M_0          (0x0001UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR3_OC6M_1          (0x0002UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR3_OC6M_2          (0x0004UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR3_OC6M_3          (0x1000UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR3_OC6CE_Pos       (15U)
+#define TIM_CCMR3_OC6CE_Msk       (0x1UL << TIM_CCMR3_OC6CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR3_OC6CE           TIM_CCMR3_OC6CE_Msk                          /*!<Output Compare 6 Clear Enable */
+
+/*******************  Bit definition for TIM_CCER register  *******************/
+#define TIM_CCER_CC1E_Pos         (0U)
+#define TIM_CCER_CC1E_Msk         (0x1UL << TIM_CCER_CC1E_Pos)                 /*!< 0x00000001 */
+#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            /*!<Capture/Compare 1 output enable */
+#define TIM_CCER_CC1P_Pos         (1U)
+#define TIM_CCER_CC1P_Msk         (0x1UL << TIM_CCER_CC1P_Pos)                 /*!< 0x00000002 */
+#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            /*!<Capture/Compare 1 output Polarity */
+#define TIM_CCER_CC1NE_Pos        (2U)
+#define TIM_CCER_CC1NE_Msk        (0x1UL << TIM_CCER_CC1NE_Pos)                /*!< 0x00000004 */
+#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           /*!<Capture/Compare 1 Complementary output enable */
+#define TIM_CCER_CC1NP_Pos        (3U)
+#define TIM_CCER_CC1NP_Msk        (0x1UL << TIM_CCER_CC1NP_Pos)                /*!< 0x00000008 */
+#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           /*!<Capture/Compare 1 Complementary output Polarity */
+#define TIM_CCER_CC2E_Pos         (4U)
+#define TIM_CCER_CC2E_Msk         (0x1UL << TIM_CCER_CC2E_Pos)                 /*!< 0x00000010 */
+#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            /*!<Capture/Compare 2 output enable */
+#define TIM_CCER_CC2P_Pos         (5U)
+#define TIM_CCER_CC2P_Msk         (0x1UL << TIM_CCER_CC2P_Pos)                 /*!< 0x00000020 */
+#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            /*!<Capture/Compare 2 output Polarity */
+#define TIM_CCER_CC2NE_Pos        (6U)
+#define TIM_CCER_CC2NE_Msk        (0x1UL << TIM_CCER_CC2NE_Pos)                /*!< 0x00000040 */
+#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           /*!<Capture/Compare 2 Complementary output enable */
+#define TIM_CCER_CC2NP_Pos        (7U)
+#define TIM_CCER_CC2NP_Msk        (0x1UL << TIM_CCER_CC2NP_Pos)                /*!< 0x00000080 */
+#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           /*!<Capture/Compare 2 Complementary output Polarity */
+#define TIM_CCER_CC3E_Pos         (8U)
+#define TIM_CCER_CC3E_Msk         (0x1UL << TIM_CCER_CC3E_Pos)                 /*!< 0x00000100 */
+#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            /*!<Capture/Compare 3 output enable */
+#define TIM_CCER_CC3P_Pos         (9U)
+#define TIM_CCER_CC3P_Msk         (0x1UL << TIM_CCER_CC3P_Pos)                 /*!< 0x00000200 */
+#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            /*!<Capture/Compare 3 output Polarity */
+#define TIM_CCER_CC3NE_Pos        (10U)
+#define TIM_CCER_CC3NE_Msk        (0x1UL << TIM_CCER_CC3NE_Pos)                /*!< 0x00000400 */
+#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           /*!<Capture/Compare 3 Complementary output enable */
+#define TIM_CCER_CC3NP_Pos        (11U)
+#define TIM_CCER_CC3NP_Msk        (0x1UL << TIM_CCER_CC3NP_Pos)                /*!< 0x00000800 */
+#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           /*!<Capture/Compare 3 Complementary output Polarity */
+#define TIM_CCER_CC4E_Pos         (12U)
+#define TIM_CCER_CC4E_Msk         (0x1UL << TIM_CCER_CC4E_Pos)                 /*!< 0x00001000 */
+#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            /*!<Capture/Compare 4 output enable */
+#define TIM_CCER_CC4P_Pos         (13U)
+#define TIM_CCER_CC4P_Msk         (0x1UL << TIM_CCER_CC4P_Pos)                 /*!< 0x00002000 */
+#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            /*!<Capture/Compare 4 output Polarity */
+#define TIM_CCER_CC4NP_Pos        (15U)
+#define TIM_CCER_CC4NP_Msk        (0x1UL << TIM_CCER_CC4NP_Pos)                /*!< 0x00008000 */
+#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           /*!<Capture/Compare 4 Complementary output Polarity */
+#define TIM_CCER_CC5E_Pos         (16U)
+#define TIM_CCER_CC5E_Msk         (0x1UL << TIM_CCER_CC5E_Pos)                 /*!< 0x00010000 */
+#define TIM_CCER_CC5E             TIM_CCER_CC5E_Msk                            /*!<Capture/Compare 5 output enable */
+#define TIM_CCER_CC5P_Pos         (17U)
+#define TIM_CCER_CC5P_Msk         (0x1UL << TIM_CCER_CC5P_Pos)                 /*!< 0x00020000 */
+#define TIM_CCER_CC5P             TIM_CCER_CC5P_Msk                            /*!<Capture/Compare 5 output Polarity */
+#define TIM_CCER_CC6E_Pos         (20U)
+#define TIM_CCER_CC6E_Msk         (0x1UL << TIM_CCER_CC6E_Pos)                 /*!< 0x00100000 */
+#define TIM_CCER_CC6E             TIM_CCER_CC6E_Msk                            /*!<Capture/Compare 6 output enable */
+#define TIM_CCER_CC6P_Pos         (21U)
+#define TIM_CCER_CC6P_Msk         (0x1UL << TIM_CCER_CC6P_Pos)                 /*!< 0x00200000 */
+#define TIM_CCER_CC6P             TIM_CCER_CC6P_Msk                            /*!<Capture/Compare 6 output Polarity */
+
+/*******************  Bit definition for TIM_CNT register  ********************/
+#define TIM_CNT_CNT_Pos           (0U)
+#define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              /*!<Counter Value */
+#define TIM_CNT_UIFCPY_Pos        (31U)
+#define TIM_CNT_UIFCPY_Msk        (0x1UL << TIM_CNT_UIFCPY_Pos)                /*!< 0x80000000 */
+#define TIM_CNT_UIFCPY            TIM_CNT_UIFCPY_Msk                           /*!<Update interrupt flag copy (if UIFREMAP=1) */
+
+/*******************  Bit definition for TIM_PSC register  ********************/
+#define TIM_PSC_PSC_Pos           (0U)
+#define TIM_PSC_PSC_Msk           (0xFFFFUL << TIM_PSC_PSC_Pos)                /*!< 0x0000FFFF */
+#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              /*!<Prescaler Value */
+
+/*******************  Bit definition for TIM_ARR register  ********************/
+#define TIM_ARR_ARR_Pos           (0U)
+#define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              /*!<Actual auto-reload Value */
+
+/*******************  Bit definition for TIM_RCR register  ********************/
+#define TIM_RCR_REP_Pos           (0U)
+#define TIM_RCR_REP_Msk           (0xFFFFUL << TIM_RCR_REP_Pos)                /*!< 0x0000FFFF */
+#define TIM_RCR_REP               TIM_RCR_REP_Msk                              /*!<Repetition Counter Value */
+
+/*******************  Bit definition for TIM_CCR1 register  *******************/
+#define TIM_CCR1_CCR1_Pos         (0U)
+#define TIM_CCR1_CCR1_Msk         (0xFFFFUL << TIM_CCR1_CCR1_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            /*!<Capture/Compare 1 Value */
+
+/*******************  Bit definition for TIM_CCR2 register  *******************/
+#define TIM_CCR2_CCR2_Pos         (0U)
+#define TIM_CCR2_CCR2_Msk         (0xFFFFUL << TIM_CCR2_CCR2_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            /*!<Capture/Compare 2 Value */
+
+/*******************  Bit definition for TIM_CCR3 register  *******************/
+#define TIM_CCR3_CCR3_Pos         (0U)
+#define TIM_CCR3_CCR3_Msk         (0xFFFFUL << TIM_CCR3_CCR3_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            /*!<Capture/Compare 3 Value */
+
+/*******************  Bit definition for TIM_CCR4 register  *******************/
+#define TIM_CCR4_CCR4_Pos         (0U)
+#define TIM_CCR4_CCR4_Msk         (0xFFFFUL << TIM_CCR4_CCR4_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            /*!<Capture/Compare 4 Value */
+
+/*******************  Bit definition for TIM_CCR5 register  *******************/
+#define TIM_CCR5_CCR5_Pos         (0U)
+#define TIM_CCR5_CCR5_Msk         (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)          /*!< 0xFFFFFFFF */
+#define TIM_CCR5_CCR5             TIM_CCR5_CCR5_Msk                            /*!<Capture/Compare 5 Value */
+#define TIM_CCR5_GC5C1_Pos        (29U)
+#define TIM_CCR5_GC5C1_Msk        (0x1UL << TIM_CCR5_GC5C1_Pos)                /*!< 0x20000000 */
+#define TIM_CCR5_GC5C1            TIM_CCR5_GC5C1_Msk                           /*!<Group Channel 5 and Channel 1 */
+#define TIM_CCR5_GC5C2_Pos        (30U)
+#define TIM_CCR5_GC5C2_Msk        (0x1UL << TIM_CCR5_GC5C2_Pos)                /*!< 0x40000000 */
+#define TIM_CCR5_GC5C2            TIM_CCR5_GC5C2_Msk                           /*!<Group Channel 5 and Channel 2 */
+#define TIM_CCR5_GC5C3_Pos        (31U)
+#define TIM_CCR5_GC5C3_Msk        (0x1UL << TIM_CCR5_GC5C3_Pos)                /*!< 0x80000000 */
+#define TIM_CCR5_GC5C3            TIM_CCR5_GC5C3_Msk                           /*!<Group Channel 5 and Channel 3 */
+
+/*******************  Bit definition for TIM_CCR6 register  *******************/
+#define TIM_CCR6_CCR6_Pos         (0U)
+#define TIM_CCR6_CCR6_Msk         (0xFFFFUL << TIM_CCR6_CCR6_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR6_CCR6             TIM_CCR6_CCR6_Msk                            /*!<Capture/Compare 6 Value */
+
+/*******************  Bit definition for TIM_BDTR register  *******************/
+#define TIM_BDTR_DTG_Pos          (0U)
+#define TIM_BDTR_DTG_Msk          (0xFFUL << TIM_BDTR_DTG_Pos)                 /*!< 0x000000FF */
+#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
+#define TIM_BDTR_DTG_0            (0x01UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000001 */
+#define TIM_BDTR_DTG_1            (0x02UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000002 */
+#define TIM_BDTR_DTG_2            (0x04UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000004 */
+#define TIM_BDTR_DTG_3            (0x08UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000008 */
+#define TIM_BDTR_DTG_4            (0x10UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000010 */
+#define TIM_BDTR_DTG_5            (0x20UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000020 */
+#define TIM_BDTR_DTG_6            (0x40UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000040 */
+#define TIM_BDTR_DTG_7            (0x80UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000080 */
+
+#define TIM_BDTR_LOCK_Pos         (8U)
+#define TIM_BDTR_LOCK_Msk         (0x3UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000300 */
+#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            /*!<LOCK[1:0] bits (Lock Configuration) */
+#define TIM_BDTR_LOCK_0           (0x1UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000100 */
+#define TIM_BDTR_LOCK_1           (0x2UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000200 */
+
+#define TIM_BDTR_OSSI_Pos         (10U)
+#define TIM_BDTR_OSSI_Msk         (0x1UL << TIM_BDTR_OSSI_Pos)                 /*!< 0x00000400 */
+#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            /*!<Off-State Selection for Idle mode */
+#define TIM_BDTR_OSSR_Pos         (11U)
+#define TIM_BDTR_OSSR_Msk         (0x1UL << TIM_BDTR_OSSR_Pos)                 /*!< 0x00000800 */
+#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            /*!<Off-State Selection for Run mode */
+#define TIM_BDTR_BKE_Pos          (12U)
+#define TIM_BDTR_BKE_Msk          (0x1UL << TIM_BDTR_BKE_Pos)                  /*!< 0x00001000 */
+#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             /*!<Break enable for Break 1 */
+#define TIM_BDTR_BKP_Pos          (13U)
+#define TIM_BDTR_BKP_Msk          (0x1UL << TIM_BDTR_BKP_Pos)                  /*!< 0x00002000 */
+#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             /*!<Break Polarity for Break 1 */
+#define TIM_BDTR_AOE_Pos          (14U)
+#define TIM_BDTR_AOE_Msk          (0x1UL << TIM_BDTR_AOE_Pos)                  /*!< 0x00004000 */
+#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             /*!<Automatic Output enable */
+#define TIM_BDTR_MOE_Pos          (15U)
+#define TIM_BDTR_MOE_Msk          (0x1UL << TIM_BDTR_MOE_Pos)                  /*!< 0x00008000 */
+#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             /*!<Main Output enable */
+
+#define TIM_BDTR_BKF_Pos          (16U)
+#define TIM_BDTR_BKF_Msk          (0xFUL << TIM_BDTR_BKF_Pos)                  /*!< 0x000F0000 */
+#define TIM_BDTR_BKF              TIM_BDTR_BKF_Msk                             /*!<Break Filter for Break 1 */
+#define TIM_BDTR_BK2F_Pos         (20U)
+#define TIM_BDTR_BK2F_Msk         (0xFUL << TIM_BDTR_BK2F_Pos)                 /*!< 0x00F00000 */
+#define TIM_BDTR_BK2F             TIM_BDTR_BK2F_Msk                            /*!<Break Filter for Break 2 */
+
+#define TIM_BDTR_BK2E_Pos         (24U)
+#define TIM_BDTR_BK2E_Msk         (0x1UL << TIM_BDTR_BK2E_Pos)                 /*!< 0x01000000 */
+#define TIM_BDTR_BK2E             TIM_BDTR_BK2E_Msk                            /*!<Break enable for Break 2 */
+#define TIM_BDTR_BK2P_Pos         (25U)
+#define TIM_BDTR_BK2P_Msk         (0x1UL << TIM_BDTR_BK2P_Pos)                 /*!< 0x02000000 */
+#define TIM_BDTR_BK2P             TIM_BDTR_BK2P_Msk                            /*!<Break Polarity for Break 2 */
+
+#define TIM_BDTR_BKDSRM_Pos       (26U)
+#define TIM_BDTR_BKDSRM_Msk       (0x1UL << TIM_BDTR_BKDSRM_Pos)               /*!< 0x04000000 */
+#define TIM_BDTR_BKDSRM           TIM_BDTR_BKDSRM_Msk                          /*!<Break disarming/re-arming */
+#define TIM_BDTR_BK2DSRM_Pos      (27U)
+#define TIM_BDTR_BK2DSRM_Msk      (0x1UL << TIM_BDTR_BK2DSRM_Pos)              /*!< 0x08000000 */
+#define TIM_BDTR_BK2DSRM          TIM_BDTR_BK2DSRM_Msk                         /*!<Break2 disarming/re-arming */
+
+#define TIM_BDTR_BKBID_Pos        (28U)
+#define TIM_BDTR_BKBID_Msk        (0x1UL << TIM_BDTR_BKBID_Pos)                /*!< 0x10000000 */
+#define TIM_BDTR_BKBID            TIM_BDTR_BKBID_Msk                           /*!<Break BIDirectional */
+#define TIM_BDTR_BK2BID_Pos       (29U)
+#define TIM_BDTR_BK2BID_Msk       (0x1UL << TIM_BDTR_BK2BID_Pos)               /*!< 0x20000000 */
+#define TIM_BDTR_BK2BID           TIM_BDTR_BK2BID_Msk                          /*!<Break2 BIDirectional */
+
+/*******************  Bit definition for TIM_DCR register  ********************/
+#define TIM_DCR_DBA_Pos           (0U)
+#define TIM_DCR_DBA_Msk           (0x1FUL << TIM_DCR_DBA_Pos)                  /*!< 0x0000001F */
+#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              /*!<DBA[4:0] bits (DMA Base Address) */
+#define TIM_DCR_DBA_0             (0x01UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000001 */
+#define TIM_DCR_DBA_1             (0x02UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000002 */
+#define TIM_DCR_DBA_2             (0x04UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000004 */
+#define TIM_DCR_DBA_3             (0x08UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000008 */
+#define TIM_DCR_DBA_4             (0x10UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000010 */
+
+#define TIM_DCR_DBL_Pos           (8U)
+#define TIM_DCR_DBL_Msk           (0x1FUL << TIM_DCR_DBL_Pos)                  /*!< 0x00001F00 */
+#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              /*!<DBL[4:0] bits (DMA Burst Length) */
+#define TIM_DCR_DBL_0             (0x01UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000100 */
+#define TIM_DCR_DBL_1             (0x02UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000200 */
+#define TIM_DCR_DBL_2             (0x04UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000400 */
+#define TIM_DCR_DBL_3             (0x08UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000800 */
+#define TIM_DCR_DBL_4             (0x10UL << TIM_DCR_DBL_Pos)                  /*!< 0x00001000 */
+
+/*******************  Bit definition for TIM_DMAR register  *******************/
+#define TIM_DMAR_DMAB_Pos         (0U)
+#define TIM_DMAR_DMAB_Msk         (0xFFFFUL << TIM_DMAR_DMAB_Pos)              /*!< 0x0000FFFF */
+#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            /*!<DMA register for burst accesses */
+
+/*******************  Bit definition for TIM1_OR1 register  *******************/
+#define TIM1_OR1_OCREF_CLR_Pos     (0U)
+#define TIM1_OR1_OCREF_CLR_Msk     (0x1UL << TIM1_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM1_OR1_OCREF_CLR         TIM1_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM1_AF1 register  *******************/
+#define TIM1_AF1_BKINE_Pos        (0U)
+#define TIM1_AF1_BKINE_Msk        (0x1UL << TIM1_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM1_AF1_BKINE            TIM1_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM1_AF1_BKCMP1E_Pos      (1U)
+#define TIM1_AF1_BKCMP1E_Msk      (0x1UL << TIM1_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM1_AF1_BKCMP1E          TIM1_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM1_AF1_BKCMP2E_Pos      (2U)
+#define TIM1_AF1_BKCMP2E_Msk      (0x1UL << TIM1_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM1_AF1_BKCMP2E          TIM1_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM1_AF1_BKINP_Pos        (9U)
+#define TIM1_AF1_BKINP_Msk        (0x1UL << TIM1_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM1_AF1_BKINP            TIM1_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM1_AF1_BKCMP1P_Pos      (10U)
+#define TIM1_AF1_BKCMP1P_Msk      (0x1UL << TIM1_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM1_AF1_BKCMP1P          TIM1_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM1_AF1_BKCMP2P_Pos      (11U)
+#define TIM1_AF1_BKCMP2P_Msk      (0x1UL << TIM1_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM1_AF1_BKCMP2P          TIM1_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+#define TIM1_AF1_ETRSEL_Pos       (14U)
+#define TIM1_AF1_ETRSEL_Msk       (0xFUL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM1_AF1_ETRSEL           TIM1_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM1 ETR source selection) */
+#define TIM1_AF1_ETRSEL_0         (0x1UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM1_AF1_ETRSEL_1         (0x2UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM1_AF1_ETRSEL_2         (0x4UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM1_AF1_ETRSEL_3         (0x8UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM1_AF2 register  *******************/
+#define TIM1_AF2_BK2INE_Pos       (0U)
+#define TIM1_AF2_BK2INE_Msk       (0x1UL << TIM1_AF2_BK2INE_Pos)               /*!< 0x00000001 */
+#define TIM1_AF2_BK2INE           TIM1_AF2_BK2INE_Msk                          /*!<BRK2 BKIN2 input enable */
+#define TIM1_AF2_BK2CMP1E_Pos     (1U)
+#define TIM1_AF2_BK2CMP1E_Msk     (0x1UL << TIM1_AF2_BK2CMP1E_Pos)             /*!< 0x00000002 */
+#define TIM1_AF2_BK2CMP1E         TIM1_AF2_BK2CMP1E_Msk                        /*!<BRK2 COMP1 enable */
+#define TIM1_AF2_BK2CMP2E_Pos     (2U)
+#define TIM1_AF2_BK2CMP2E_Msk     (0x1UL << TIM1_AF2_BK2CMP2E_Pos)             /*!< 0x00000004 */
+#define TIM1_AF2_BK2CMP2E         TIM1_AF2_BK2CMP2E_Msk                        /*!<BRK2 COMP2 enable */
+#define TIM1_AF2_BK2INP_Pos       (9U)
+#define TIM1_AF2_BK2INP_Msk       (0x1UL << TIM1_AF2_BK2INP_Pos)               /*!< 0x00000200 */
+#define TIM1_AF2_BK2INP           TIM1_AF2_BK2INP_Msk                          /*!<BRK2 BKIN2 input polarity */
+#define TIM1_AF2_BK2CMP1P_Pos     (10U)
+#define TIM1_AF2_BK2CMP1P_Msk     (0x1UL << TIM1_AF2_BK2CMP1P_Pos)             /*!< 0x00000400 */
+#define TIM1_AF2_BK2CMP1P         TIM1_AF2_BK2CMP1P_Msk                        /*!<BRK2 COMP1 input polarity */
+#define TIM1_AF2_BK2CMP2P_Pos     (11U)
+#define TIM1_AF2_BK2CMP2P_Msk     (0x1UL << TIM1_AF2_BK2CMP2P_Pos)             /*!< 0x00000800 */
+#define TIM1_AF2_BK2CMP2P         TIM1_AF2_BK2CMP2P_Msk                        /*!<BRK2 COMP2 input polarity */
+
+
+/*******************  Bit definition for TIM3_OR1 register  *******************/
+#define TIM3_OR1_OCREF_CLR_Pos     (0U)
+#define TIM3_OR1_OCREF_CLR_Msk     (0x1UL << TIM3_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM3_OR1_OCREF_CLR         TIM3_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM3_AF1 register  *******************/
+#define TIM3_AF1_ETRSEL_Pos       (14U)
+#define TIM3_AF1_ETRSEL_Msk       (0xFUL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM3_AF1_ETRSEL           TIM3_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM3 ETR source selection) */
+#define TIM3_AF1_ETRSEL_0         (0x1UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM3_AF1_ETRSEL_1         (0x2UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM3_AF1_ETRSEL_2         (0x4UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM3_AF1_ETRSEL_3         (0x8UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM14_AF1 register  *******************/
+#define TIM14_AF1_ETRSEL_Pos      (14U)
+#define TIM14_AF1_ETRSEL_Msk      (0xFUL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x0003C000 */
+#define TIM14_AF1_ETRSEL          TIM14_AF1_ETRSEL_Msk                         /*!<ETRSEL[3:0] bits (TIM14 ETR source selection) */
+#define TIM14_AF1_ETRSEL_0        (0x1UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00004000 */
+#define TIM14_AF1_ETRSEL_1        (0x2UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00008000 */
+#define TIM14_AF1_ETRSEL_2        (0x4UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00010000 */
+#define TIM14_AF1_ETRSEL_3        (0x8UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM15_AF1 register  ******************/
+#define TIM15_AF1_BKINE_Pos      (0U)
+#define TIM15_AF1_BKINE_Msk      (0x1UL << TIM15_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM15_AF1_BKINE          TIM15_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM15_AF1_BKCMP1E_Pos    (1U)
+#define TIM15_AF1_BKCMP1E_Msk    (0x1UL << TIM15_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM15_AF1_BKCMP1E        TIM15_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM15_AF1_BKCMP2E_Pos    (2U)
+#define TIM15_AF1_BKCMP2E_Msk    (0x1UL << TIM15_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM15_AF1_BKCMP2E        TIM15_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM15_AF1_BKINP_Pos      (9U)
+#define TIM15_AF1_BKINP_Msk      (0x1UL << TIM15_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM15_AF1_BKINP          TIM15_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM15_AF1_BKCMP1P_Pos    (10U)
+#define TIM15_AF1_BKCMP1P_Msk    (0x1UL << TIM15_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM15_AF1_BKCMP1P        TIM15_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM15_AF1_BKCMP2P_Pos    (11U)
+#define TIM15_AF1_BKCMP2P_Msk    (0x1UL << TIM15_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM15_AF1_BKCMP2P        TIM15_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM16_AF1 register  ******************/
+#define TIM16_AF1_BKINE_Pos      (0U)
+#define TIM16_AF1_BKINE_Msk      (0x1UL << TIM16_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM16_AF1_BKINE          TIM16_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM16_AF1_BKCMP1E_Pos    (1U)
+#define TIM16_AF1_BKCMP1E_Msk    (0x1UL << TIM16_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM16_AF1_BKCMP1E        TIM16_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM16_AF1_BKCMP2E_Pos    (2U)
+#define TIM16_AF1_BKCMP2E_Msk    (0x1UL << TIM16_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM16_AF1_BKCMP2E        TIM16_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM16_AF1_BKINP_Pos      (9U)
+#define TIM16_AF1_BKINP_Msk      (0x1UL << TIM16_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM16_AF1_BKINP          TIM16_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM16_AF1_BKCMP1P_Pos    (10U)
+#define TIM16_AF1_BKCMP1P_Msk    (0x1UL << TIM16_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM16_AF1_BKCMP1P        TIM16_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM16_AF1_BKCMP2P_Pos    (11U)
+#define TIM16_AF1_BKCMP2P_Msk    (0x1UL << TIM16_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM16_AF1_BKCMP2P        TIM16_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM17_AF1 register  ******************/
+#define TIM17_AF1_BKINE_Pos      (0U)
+#define TIM17_AF1_BKINE_Msk      (0x1UL << TIM17_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM17_AF1_BKINE          TIM17_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM17_AF1_BKCMP1E_Pos    (1U)
+#define TIM17_AF1_BKCMP1E_Msk    (0x1UL << TIM17_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM17_AF1_BKCMP1E        TIM17_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM17_AF1_BKCMP2E_Pos    (2U)
+#define TIM17_AF1_BKCMP2E_Msk    (0x1UL << TIM17_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM17_AF1_BKCMP2E        TIM17_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM17_AF1_BKINP_Pos      (9U)
+#define TIM17_AF1_BKINP_Msk      (0x1UL << TIM17_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM17_AF1_BKINP          TIM17_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM17_AF1_BKCMP1P_Pos    (10U)
+#define TIM17_AF1_BKCMP1P_Msk    (0x1UL << TIM17_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM17_AF1_BKCMP1P        TIM17_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM17_AF1_BKCMP2P_Pos    (11U)
+#define TIM17_AF1_BKCMP2P_Msk    (0x1UL << TIM17_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM17_AF1_BKCMP2P        TIM17_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM_TISEL register  *********************/
+#define TIM_TISEL_TI1SEL_Pos      (0U)
+#define TIM_TISEL_TI1SEL_Msk      (0xFUL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x0000000F */
+#define TIM_TISEL_TI1SEL          TIM_TISEL_TI1SEL_Msk                         /*!<TI1SEL[3:0] bits (TIM TI1 SEL)*/
+#define TIM_TISEL_TI1SEL_0        (0x1UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000001 */
+#define TIM_TISEL_TI1SEL_1        (0x2UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000002 */
+#define TIM_TISEL_TI1SEL_2        (0x4UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000004 */
+#define TIM_TISEL_TI1SEL_3        (0x8UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000008 */
+
+#define TIM_TISEL_TI2SEL_Pos      (8U)
+#define TIM_TISEL_TI2SEL_Msk      (0xFUL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000F00 */
+#define TIM_TISEL_TI2SEL          TIM_TISEL_TI2SEL_Msk                         /*!<TI2SEL[3:0] bits (TIM TI2 SEL)*/
+#define TIM_TISEL_TI2SEL_0        (0x1UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000100 */
+#define TIM_TISEL_TI2SEL_1        (0x2UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000200 */
+#define TIM_TISEL_TI2SEL_2        (0x4UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000400 */
+#define TIM_TISEL_TI2SEL_3        (0x8UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000800 */
+
+#define TIM_TISEL_TI3SEL_Pos      (16U)
+#define TIM_TISEL_TI3SEL_Msk      (0xFUL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x000F0000 */
+#define TIM_TISEL_TI3SEL          TIM_TISEL_TI3SEL_Msk                         /*!<TI3SEL[3:0] bits (TIM TI3 SEL)*/
+#define TIM_TISEL_TI3SEL_0        (0x1UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00010000 */
+#define TIM_TISEL_TI3SEL_1        (0x2UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00020000 */
+#define TIM_TISEL_TI3SEL_2        (0x4UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00040000 */
+#define TIM_TISEL_TI3SEL_3        (0x8UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00080000 */
+
+#define TIM_TISEL_TI4SEL_Pos      (24U)
+#define TIM_TISEL_TI4SEL_Msk      (0xFUL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x0F000000 */
+#define TIM_TISEL_TI4SEL          TIM_TISEL_TI4SEL_Msk                         /*!<TI4SEL[3:0] bits (TIM TI4 SEL)*/
+#define TIM_TISEL_TI4SEL_0        (0x1UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x01000000 */
+#define TIM_TISEL_TI4SEL_1        (0x2UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x02000000 */
+#define TIM_TISEL_TI4SEL_2        (0x4UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x04000000 */
+#define TIM_TISEL_TI4SEL_3        (0x8UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x08000000 */
+
+
+
+/******************************************************************************/
+/*                                                                            */
+/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for USART_CR1 register  *******************/
+#define USART_CR1_UE_Pos             (0U)
+#define USART_CR1_UE_Msk             (0x1UL << USART_CR1_UE_Pos)               /*!< 0x00000001 */
+#define USART_CR1_UE                 USART_CR1_UE_Msk                          /*!< USART Enable */
+#define USART_CR1_UESM_Pos           (1U)
+#define USART_CR1_UESM_Msk           (0x1UL << USART_CR1_UESM_Pos)             /*!< 0x00000002 */
+#define USART_CR1_UESM               USART_CR1_UESM_Msk                        /*!< USART Enable in STOP Mode */
+#define USART_CR1_RE_Pos             (2U)
+#define USART_CR1_RE_Msk             (0x1UL << USART_CR1_RE_Pos)               /*!< 0x00000004 */
+#define USART_CR1_RE                 USART_CR1_RE_Msk                          /*!< Receiver Enable */
+#define USART_CR1_TE_Pos             (3U)
+#define USART_CR1_TE_Msk             (0x1UL << USART_CR1_TE_Pos)               /*!< 0x00000008 */
+#define USART_CR1_TE                 USART_CR1_TE_Msk                          /*!< Transmitter Enable */
+#define USART_CR1_IDLEIE_Pos         (4U)
+#define USART_CR1_IDLEIE_Msk         (0x1UL << USART_CR1_IDLEIE_Pos)           /*!< 0x00000010 */
+#define USART_CR1_IDLEIE             USART_CR1_IDLEIE_Msk                      /*!< IDLE Interrupt Enable */
+#define USART_CR1_RXNEIE_RXFNEIE_Pos   (5U)
+#define USART_CR1_RXNEIE_RXFNEIE_Msk   (0x1UL << USART_CR1_RXNEIE_RXFNEIE_Pos) /*!< 0x00000020 */
+#define USART_CR1_RXNEIE_RXFNEIE       USART_CR1_RXNEIE_RXFNEIE_Msk            /*!< RXNE/RXFIFO not empty Interrupt Enable */
+#define USART_CR1_TCIE_Pos           (6U)
+#define USART_CR1_TCIE_Msk           (0x1UL << USART_CR1_TCIE_Pos)             /*!< 0x00000040 */
+#define USART_CR1_TCIE               USART_CR1_TCIE_Msk                        /*!< Transmission Complete Interrupt Enable */
+#define USART_CR1_TXEIE_TXFNFIE_Pos  (7U)
+#define USART_CR1_TXEIE_TXFNFIE_Msk   (0x1UL << USART_CR1_TXEIE_TXFNFIE_Pos)   /*!< 0x00000080 */
+#define USART_CR1_TXEIE_TXFNFIE       USART_CR1_TXEIE_TXFNFIE_Msk              /*!< TXE/TXFIFO not full Interrupt Enable */
+#define USART_CR1_PEIE_Pos           (8U)
+#define USART_CR1_PEIE_Msk           (0x1UL << USART_CR1_PEIE_Pos)             /*!< 0x00000100 */
+#define USART_CR1_PEIE               USART_CR1_PEIE_Msk                        /*!< PE Interrupt Enable */
+#define USART_CR1_PS_Pos             (9U)
+#define USART_CR1_PS_Msk             (0x1UL << USART_CR1_PS_Pos)               /*!< 0x00000200 */
+#define USART_CR1_PS                 USART_CR1_PS_Msk                          /*!< Parity Selection */
+#define USART_CR1_PCE_Pos            (10U)
+#define USART_CR1_PCE_Msk            (0x1UL << USART_CR1_PCE_Pos)              /*!< 0x00000400 */
+#define USART_CR1_PCE                USART_CR1_PCE_Msk                         /*!< Parity Control Enable */
+#define USART_CR1_WAKE_Pos           (11U)
+#define USART_CR1_WAKE_Msk           (0x1UL << USART_CR1_WAKE_Pos)             /*!< 0x00000800 */
+#define USART_CR1_WAKE               USART_CR1_WAKE_Msk                        /*!< Receiver Wakeup method */
+#define USART_CR1_M_Pos              (12U)
+#define USART_CR1_M_Msk              (0x10001UL << USART_CR1_M_Pos)            /*!< 0x10001000 */
+#define USART_CR1_M                  USART_CR1_M_Msk                           /*!< Word length */
+#define USART_CR1_M0_Pos             (12U)
+#define USART_CR1_M0_Msk             (0x1UL << USART_CR1_M0_Pos)               /*!< 0x00001000 */
+#define USART_CR1_M0                 USART_CR1_M0_Msk                          /*!< Word length - Bit 0 */
+#define USART_CR1_MME_Pos            (13U)
+#define USART_CR1_MME_Msk            (0x1UL << USART_CR1_MME_Pos)              /*!< 0x00002000 */
+#define USART_CR1_MME                USART_CR1_MME_Msk                         /*!< Mute Mode Enable */
+#define USART_CR1_CMIE_Pos           (14U)
+#define USART_CR1_CMIE_Msk           (0x1UL << USART_CR1_CMIE_Pos)             /*!< 0x00004000 */
+#define USART_CR1_CMIE               USART_CR1_CMIE_Msk                        /*!< Character match interrupt enable */
+#define USART_CR1_OVER8_Pos          (15U)
+#define USART_CR1_OVER8_Msk          (0x1UL << USART_CR1_OVER8_Pos)            /*!< 0x00008000 */
+#define USART_CR1_OVER8              USART_CR1_OVER8_Msk                       /*!< Oversampling by 8-bit or 16-bit mode */
+#define USART_CR1_DEDT_Pos           (16U)
+#define USART_CR1_DEDT_Msk           (0x1FUL << USART_CR1_DEDT_Pos)            /*!< 0x001F0000 */
+#define USART_CR1_DEDT               USART_CR1_DEDT_Msk                        /*!< DEDT[4:0] bits (Driver Enable Deassertion Time) */
+#define USART_CR1_DEDT_0             (0x01UL << USART_CR1_DEDT_Pos)            /*!< 0x00010000 */
+#define USART_CR1_DEDT_1             (0x02UL << USART_CR1_DEDT_Pos)            /*!< 0x00020000 */
+#define USART_CR1_DEDT_2             (0x04UL << USART_CR1_DEDT_Pos)            /*!< 0x00040000 */
+#define USART_CR1_DEDT_3             (0x08UL << USART_CR1_DEDT_Pos)            /*!< 0x00080000 */
+#define USART_CR1_DEDT_4             (0x10UL << USART_CR1_DEDT_Pos)            /*!< 0x00100000 */
+#define USART_CR1_DEAT_Pos           (21U)
+#define USART_CR1_DEAT_Msk           (0x1FUL << USART_CR1_DEAT_Pos)            /*!< 0x03E00000 */
+#define USART_CR1_DEAT               USART_CR1_DEAT_Msk                        /*!< DEAT[4:0] bits (Driver Enable Assertion Time) */
+#define USART_CR1_DEAT_0             (0x01UL << USART_CR1_DEAT_Pos)            /*!< 0x00200000 */
+#define USART_CR1_DEAT_1             (0x02UL << USART_CR1_DEAT_Pos)            /*!< 0x00400000 */
+#define USART_CR1_DEAT_2             (0x04UL << USART_CR1_DEAT_Pos)            /*!< 0x00800000 */
+#define USART_CR1_DEAT_3             (0x08UL << USART_CR1_DEAT_Pos)            /*!< 0x01000000 */
+#define USART_CR1_DEAT_4             (0x10UL << USART_CR1_DEAT_Pos)            /*!< 0x02000000 */
+#define USART_CR1_RTOIE_Pos          (26U)
+#define USART_CR1_RTOIE_Msk          (0x1UL << USART_CR1_RTOIE_Pos)            /*!< 0x04000000 */
+#define USART_CR1_RTOIE              USART_CR1_RTOIE_Msk                       /*!< Receive Time Out interrupt enable */
+#define USART_CR1_EOBIE_Pos          (27U)
+#define USART_CR1_EOBIE_Msk          (0x1UL << USART_CR1_EOBIE_Pos)            /*!< 0x08000000 */
+#define USART_CR1_EOBIE              USART_CR1_EOBIE_Msk                       /*!< End of Block interrupt enable */
+#define USART_CR1_M1_Pos             (28U)
+#define USART_CR1_M1_Msk             (0x1UL << USART_CR1_M1_Pos)               /*!< 0x10000000 */
+#define USART_CR1_M1                 USART_CR1_M1_Msk                          /*!< Word length - Bit 1 */
+#define USART_CR1_FIFOEN_Pos         (29U)
+#define USART_CR1_FIFOEN_Msk         (0x1UL << USART_CR1_FIFOEN_Pos)           /*!< 0x20000000 */
+#define USART_CR1_FIFOEN             USART_CR1_FIFOEN_Msk                      /*!< FIFO mode enable */
+#define USART_CR1_TXFEIE_Pos         (30U)
+#define USART_CR1_TXFEIE_Msk         (0x1UL << USART_CR1_TXFEIE_Pos)           /*!< 0x40000000 */
+#define USART_CR1_TXFEIE             USART_CR1_TXFEIE_Msk                      /*!< TXFIFO empty interrupt enable */
+#define USART_CR1_RXFFIE_Pos         (31U)
+#define USART_CR1_RXFFIE_Msk         (0x1UL << USART_CR1_RXFFIE_Pos)           /*!< 0x80000000 */
+#define USART_CR1_RXFFIE             USART_CR1_RXFFIE_Msk                      /*!< RXFIFO Full interrupt enable */
+
+/******************  Bit definition for USART_CR2 register  *******************/
+#define USART_CR2_SLVEN_Pos          (0U)
+#define USART_CR2_SLVEN_Msk          (0x1UL << USART_CR2_SLVEN_Pos)            /*!< 0x00000001 */
+#define USART_CR2_SLVEN              USART_CR2_SLVEN_Msk                       /*!< Synchronous Slave mode enable */
+#define USART_CR2_DIS_NSS_Pos        (3U)
+#define USART_CR2_DIS_NSS_Msk        (0x1UL << USART_CR2_DIS_NSS_Pos)          /*!< 0x00000008 */
+#define USART_CR2_DIS_NSS            USART_CR2_DIS_NSS_Msk                     /*!< NSS input pin disable for SPI slave selection */
+#define USART_CR2_ADDM7_Pos          (4U)
+#define USART_CR2_ADDM7_Msk          (0x1UL << USART_CR2_ADDM7_Pos)            /*!< 0x00000010 */
+#define USART_CR2_ADDM7              USART_CR2_ADDM7_Msk                       /*!< 7-bit or 4-bit Address Detection */
+#define USART_CR2_LBDL_Pos           (5U)
+#define USART_CR2_LBDL_Msk           (0x1UL << USART_CR2_LBDL_Pos)             /*!< 0x00000020 */
+#define USART_CR2_LBDL               USART_CR2_LBDL_Msk                        /*!< LIN Break Detection Length */
+#define USART_CR2_LBDIE_Pos          (6U)
+#define USART_CR2_LBDIE_Msk          (0x1UL << USART_CR2_LBDIE_Pos)            /*!< 0x00000040 */
+#define USART_CR2_LBDIE              USART_CR2_LBDIE_Msk                       /*!< LIN Break Detection Interrupt Enable */
+#define USART_CR2_LBCL_Pos           (8U)
+#define USART_CR2_LBCL_Msk           (0x1UL << USART_CR2_LBCL_Pos)             /*!< 0x00000100 */
+#define USART_CR2_LBCL               USART_CR2_LBCL_Msk                        /*!< Last Bit Clock pulse */
+#define USART_CR2_CPHA_Pos           (9U)
+#define USART_CR2_CPHA_Msk           (0x1UL << USART_CR2_CPHA_Pos)             /*!< 0x00000200 */
+#define USART_CR2_CPHA               USART_CR2_CPHA_Msk                        /*!< Clock Phase */
+#define USART_CR2_CPOL_Pos           (10U)
+#define USART_CR2_CPOL_Msk           (0x1UL << USART_CR2_CPOL_Pos)             /*!< 0x00000400 */
+#define USART_CR2_CPOL               USART_CR2_CPOL_Msk                        /*!< Clock Polarity */
+#define USART_CR2_CLKEN_Pos          (11U)
+#define USART_CR2_CLKEN_Msk          (0x1UL << USART_CR2_CLKEN_Pos)            /*!< 0x00000800 */
+#define USART_CR2_CLKEN              USART_CR2_CLKEN_Msk                       /*!< Clock Enable */
+#define USART_CR2_STOP_Pos           (12U)
+#define USART_CR2_STOP_Msk           (0x3UL << USART_CR2_STOP_Pos)             /*!< 0x00003000 */
+#define USART_CR2_STOP               USART_CR2_STOP_Msk                        /*!< STOP[1:0] bits (STOP bits) */
+#define USART_CR2_STOP_0             (0x1UL << USART_CR2_STOP_Pos)             /*!< 0x00001000 */
+#define USART_CR2_STOP_1             (0x2UL << USART_CR2_STOP_Pos)             /*!< 0x00002000 */
+#define USART_CR2_LINEN_Pos          (14U)
+#define USART_CR2_LINEN_Msk          (0x1UL << USART_CR2_LINEN_Pos)            /*!< 0x00004000 */
+#define USART_CR2_LINEN              USART_CR2_LINEN_Msk                       /*!< LIN mode enable */
+#define USART_CR2_SWAP_Pos           (15U)
+#define USART_CR2_SWAP_Msk           (0x1UL << USART_CR2_SWAP_Pos)             /*!< 0x00008000 */
+#define USART_CR2_SWAP               USART_CR2_SWAP_Msk                        /*!< SWAP TX/RX pins */
+#define USART_CR2_RXINV_Pos          (16U)
+#define USART_CR2_RXINV_Msk          (0x1UL << USART_CR2_RXINV_Pos)            /*!< 0x00010000 */
+#define USART_CR2_RXINV              USART_CR2_RXINV_Msk                       /*!< RX pin active level inversion */
+#define USART_CR2_TXINV_Pos          (17U)
+#define USART_CR2_TXINV_Msk          (0x1UL << USART_CR2_TXINV_Pos)            /*!< 0x00020000 */
+#define USART_CR2_TXINV              USART_CR2_TXINV_Msk                       /*!< TX pin active level inversion */
+#define USART_CR2_DATAINV_Pos        (18U)
+#define USART_CR2_DATAINV_Msk        (0x1UL << USART_CR2_DATAINV_Pos)          /*!< 0x00040000 */
+#define USART_CR2_DATAINV            USART_CR2_DATAINV_Msk                     /*!< Binary data inversion */
+#define USART_CR2_MSBFIRST_Pos       (19U)
+#define USART_CR2_MSBFIRST_Msk       (0x1UL << USART_CR2_MSBFIRST_Pos)         /*!< 0x00080000 */
+#define USART_CR2_MSBFIRST           USART_CR2_MSBFIRST_Msk                    /*!< Most Significant Bit First */
+#define USART_CR2_ABREN_Pos          (20U)
+#define USART_CR2_ABREN_Msk          (0x1UL << USART_CR2_ABREN_Pos)            /*!< 0x00100000 */
+#define USART_CR2_ABREN              USART_CR2_ABREN_Msk                       /*!< Auto Baud-Rate Enable*/
+#define USART_CR2_ABRMODE_Pos        (21U)
+#define USART_CR2_ABRMODE_Msk        (0x3UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00600000 */
+#define USART_CR2_ABRMODE            USART_CR2_ABRMODE_Msk                     /*!< ABRMOD[1:0] bits (Auto Baud-Rate Mode) */
+#define USART_CR2_ABRMODE_0          (0x1UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00200000 */
+#define USART_CR2_ABRMODE_1          (0x2UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00400000 */
+#define USART_CR2_RTOEN_Pos          (23U)
+#define USART_CR2_RTOEN_Msk          (0x1UL << USART_CR2_RTOEN_Pos)            /*!< 0x00800000 */
+#define USART_CR2_RTOEN              USART_CR2_RTOEN_Msk                       /*!< Receiver Time-Out enable */
+#define USART_CR2_ADD_Pos            (24U)
+#define USART_CR2_ADD_Msk            (0xFFUL << USART_CR2_ADD_Pos)             /*!< 0xFF000000 */
+#define USART_CR2_ADD                USART_CR2_ADD_Msk                         /*!< Address of the USART node */
+
+/******************  Bit definition for USART_CR3 register  *******************/
+#define USART_CR3_EIE_Pos            (0U)
+#define USART_CR3_EIE_Msk            (0x1UL << USART_CR3_EIE_Pos)              /*!< 0x00000001 */
+#define USART_CR3_EIE                USART_CR3_EIE_Msk                         /*!< Error Interrupt Enable */
+#define USART_CR3_IREN_Pos           (1U)
+#define USART_CR3_IREN_Msk           (0x1UL << USART_CR3_IREN_Pos)             /*!< 0x00000002 */
+#define USART_CR3_IREN               USART_CR3_IREN_Msk                        /*!< IrDA mode Enable */
+#define USART_CR3_IRLP_Pos           (2U)
+#define USART_CR3_IRLP_Msk           (0x1UL << USART_CR3_IRLP_Pos)             /*!< 0x00000004 */
+#define USART_CR3_IRLP               USART_CR3_IRLP_Msk                        /*!< IrDA Low-Power */
+#define USART_CR3_HDSEL_Pos          (3U)
+#define USART_CR3_HDSEL_Msk          (0x1UL << USART_CR3_HDSEL_Pos)            /*!< 0x00000008 */
+#define USART_CR3_HDSEL              USART_CR3_HDSEL_Msk                       /*!< Half-Duplex Selection */
+#define USART_CR3_NACK_Pos           (4U)
+#define USART_CR3_NACK_Msk           (0x1UL << USART_CR3_NACK_Pos)             /*!< 0x00000010 */
+#define USART_CR3_NACK               USART_CR3_NACK_Msk                        /*!< SmartCard NACK enable */
+#define USART_CR3_SCEN_Pos           (5U)
+#define USART_CR3_SCEN_Msk           (0x1UL << USART_CR3_SCEN_Pos)             /*!< 0x00000020 */
+#define USART_CR3_SCEN               USART_CR3_SCEN_Msk                        /*!< SmartCard mode enable */
+#define USART_CR3_DMAR_Pos           (6U)
+#define USART_CR3_DMAR_Msk           (0x1UL << USART_CR3_DMAR_Pos)             /*!< 0x00000040 */
+#define USART_CR3_DMAR               USART_CR3_DMAR_Msk                        /*!< DMA Enable Receiver */
+#define USART_CR3_DMAT_Pos           (7U)
+#define USART_CR3_DMAT_Msk           (0x1UL << USART_CR3_DMAT_Pos)             /*!< 0x00000080 */
+#define USART_CR3_DMAT               USART_CR3_DMAT_Msk                        /*!< DMA Enable Transmitter */
+#define USART_CR3_RTSE_Pos           (8U)
+#define USART_CR3_RTSE_Msk           (0x1UL << USART_CR3_RTSE_Pos)             /*!< 0x00000100 */
+#define USART_CR3_RTSE               USART_CR3_RTSE_Msk                        /*!< RTS Enable */
+#define USART_CR3_CTSE_Pos           (9U)
+#define USART_CR3_CTSE_Msk           (0x1UL << USART_CR3_CTSE_Pos)             /*!< 0x00000200 */
+#define USART_CR3_CTSE               USART_CR3_CTSE_Msk                        /*!< CTS Enable */
+#define USART_CR3_CTSIE_Pos          (10U)
+#define USART_CR3_CTSIE_Msk          (0x1UL << USART_CR3_CTSIE_Pos)            /*!< 0x00000400 */
+#define USART_CR3_CTSIE              USART_CR3_CTSIE_Msk                       /*!< CTS Interrupt Enable */
+#define USART_CR3_ONEBIT_Pos         (11U)
+#define USART_CR3_ONEBIT_Msk         (0x1UL << USART_CR3_ONEBIT_Pos)           /*!< 0x00000800 */
+#define USART_CR3_ONEBIT             USART_CR3_ONEBIT_Msk                      /*!< One sample bit method enable */
+#define USART_CR3_OVRDIS_Pos         (12U)
+#define USART_CR3_OVRDIS_Msk         (0x1UL << USART_CR3_OVRDIS_Pos)           /*!< 0x00001000 */
+#define USART_CR3_OVRDIS             USART_CR3_OVRDIS_Msk                      /*!< Overrun Disable */
+#define USART_CR3_DDRE_Pos           (13U)
+#define USART_CR3_DDRE_Msk           (0x1UL << USART_CR3_DDRE_Pos)             /*!< 0x00002000 */
+#define USART_CR3_DDRE               USART_CR3_DDRE_Msk                        /*!< DMA Disable on Reception Error */
+#define USART_CR3_DEM_Pos            (14U)
+#define USART_CR3_DEM_Msk            (0x1UL << USART_CR3_DEM_Pos)              /*!< 0x00004000 */
+#define USART_CR3_DEM                USART_CR3_DEM_Msk                         /*!< Driver Enable Mode */
+#define USART_CR3_DEP_Pos            (15U)
+#define USART_CR3_DEP_Msk            (0x1UL << USART_CR3_DEP_Pos)              /*!< 0x00008000 */
+#define USART_CR3_DEP                USART_CR3_DEP_Msk                         /*!< Driver Enable Polarity Selection */
+#define USART_CR3_SCARCNT_Pos        (17U)
+#define USART_CR3_SCARCNT_Msk        (0x7UL << USART_CR3_SCARCNT_Pos)          /*!< 0x000E0000 */
+#define USART_CR3_SCARCNT            USART_CR3_SCARCNT_Msk                     /*!< SCARCNT[2:0] bits (SmartCard Auto-Retry Count) */
+#define USART_CR3_SCARCNT_0          (0x1UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00020000 */
+#define USART_CR3_SCARCNT_1          (0x2UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00040000 */
+#define USART_CR3_SCARCNT_2          (0x4UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00080000 */
+#define USART_CR3_WUS_Pos            (20U)
+#define USART_CR3_WUS_Msk            (0x3UL << USART_CR3_WUS_Pos)              /*!< 0x00300000 */
+#define USART_CR3_WUS                USART_CR3_WUS_Msk                         /*!< WUS[1:0] bits (Wake UP Interrupt Flag Selection) */
+#define USART_CR3_WUS_0              (0x1UL << USART_CR3_WUS_Pos)              /*!< 0x00100000 */
+#define USART_CR3_WUS_1              (0x2UL << USART_CR3_WUS_Pos)              /*!< 0x00200000 */
+#define USART_CR3_WUFIE_Pos          (22U)
+#define USART_CR3_WUFIE_Msk          (0x1UL << USART_CR3_WUFIE_Pos)            /*!< 0x00400000 */
+#define USART_CR3_WUFIE              USART_CR3_WUFIE_Msk                       /*!< Wake Up Interrupt Enable */
+#define USART_CR3_TXFTIE_Pos         (23U)
+#define USART_CR3_TXFTIE_Msk         (0x1UL << USART_CR3_TXFTIE_Pos)           /*!< 0x00800000 */
+#define USART_CR3_TXFTIE             USART_CR3_TXFTIE_Msk                      /*!< TXFIFO threshold interrupt enable */
+#define USART_CR3_TCBGTIE_Pos        (24U)
+#define USART_CR3_TCBGTIE_Msk        (0x1UL << USART_CR3_TCBGTIE_Pos)          /*!< 0x01000000 */
+#define USART_CR3_TCBGTIE            USART_CR3_TCBGTIE_Msk                     /*!< Transmission Complete Before Guard Time Interrupt Enable */
+#define USART_CR3_RXFTCFG_Pos        (25U)
+#define USART_CR3_RXFTCFG_Msk        (0x7UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x0E000000 */
+#define USART_CR3_RXFTCFG            USART_CR3_RXFTCFG_Msk                     /*!< RXFIFO FIFO threshold configuration */
+#define USART_CR3_RXFTCFG_0          (0x1UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x02000000 */
+#define USART_CR3_RXFTCFG_1          (0x2UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x04000000 */
+#define USART_CR3_RXFTCFG_2          (0x4UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x08000000 */
+#define USART_CR3_RXFTIE_Pos         (28U)
+#define USART_CR3_RXFTIE_Msk         (0x1UL << USART_CR3_RXFTIE_Pos)           /*!< 0x10000000 */
+#define USART_CR3_RXFTIE             USART_CR3_RXFTIE_Msk                      /*!< RXFIFO threshold interrupt enable */
+#define USART_CR3_TXFTCFG_Pos        (29U)
+#define USART_CR3_TXFTCFG_Msk        (0x7UL << USART_CR3_TXFTCFG_Pos)          /*!< 0xE0000000 */
+#define USART_CR3_TXFTCFG            USART_CR3_TXFTCFG_Msk                     /*!< TXFIFO threshold configuration */
+#define USART_CR3_TXFTCFG_0          (0x1UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x20000000 */
+#define USART_CR3_TXFTCFG_1          (0x2UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x40000000 */
+#define USART_CR3_TXFTCFG_2          (0x4UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x80000000 */
+
+/******************  Bit definition for USART_BRR register  *******************/
+#define USART_BRR_BRR                ((uint16_t)0xFFFF)                        /*!< USART  Baud rate register [15:0] */
+
+/******************  Bit definition for USART_GTPR register  ******************/
+#define USART_GTPR_PSC_Pos           (0U)
+#define USART_GTPR_PSC_Msk           (0xFFUL << USART_GTPR_PSC_Pos)            /*!< 0x000000FF */
+#define USART_GTPR_PSC               USART_GTPR_PSC_Msk                        /*!< PSC[7:0] bits (Prescaler value) */
+#define USART_GTPR_GT_Pos            (8U)
+#define USART_GTPR_GT_Msk            (0xFFUL << USART_GTPR_GT_Pos)             /*!< 0x0000FF00 */
+#define USART_GTPR_GT                USART_GTPR_GT_Msk                         /*!< GT[7:0] bits (Guard time value) */
+
+/*******************  Bit definition for USART_RTOR register  *****************/
+#define USART_RTOR_RTO_Pos           (0U)
+#define USART_RTOR_RTO_Msk           (0xFFFFFFUL << USART_RTOR_RTO_Pos)        /*!< 0x00FFFFFF */
+#define USART_RTOR_RTO               USART_RTOR_RTO_Msk                        /*!< Receiver Time Out Value */
+#define USART_RTOR_BLEN_Pos          (24U)
+#define USART_RTOR_BLEN_Msk          (0xFFUL << USART_RTOR_BLEN_Pos)           /*!< 0xFF000000 */
+#define USART_RTOR_BLEN              USART_RTOR_BLEN_Msk                       /*!< Block Length */
+
+/*******************  Bit definition for USART_RQR register  ******************/
+#define USART_RQR_ABRRQ        ((uint16_t)0x0001)                              /*!< Auto-Baud Rate Request */
+#define USART_RQR_SBKRQ        ((uint16_t)0x0002)                              /*!< Send Break Request */
+#define USART_RQR_MMRQ         ((uint16_t)0x0004)                              /*!< Mute Mode Request */
+#define USART_RQR_RXFRQ        ((uint16_t)0x0008)                              /*!< Receive Data flush Request */
+#define USART_RQR_TXFRQ        ((uint16_t)0x0010)                              /*!< Transmit data flush Request */
+
+/*******************  Bit definition for USART_ISR register  ******************/
+#define USART_ISR_PE_Pos             (0U)
+#define USART_ISR_PE_Msk             (0x1UL << USART_ISR_PE_Pos)               /*!< 0x00000001 */
+#define USART_ISR_PE                 USART_ISR_PE_Msk                          /*!< Parity Error */
+#define USART_ISR_FE_Pos             (1U)
+#define USART_ISR_FE_Msk             (0x1UL << USART_ISR_FE_Pos)               /*!< 0x00000002 */
+#define USART_ISR_FE                 USART_ISR_FE_Msk                          /*!< Framing Error */
+#define USART_ISR_NE_Pos             (2U)
+#define USART_ISR_NE_Msk             (0x1UL << USART_ISR_NE_Pos)               /*!< 0x00000004 */
+#define USART_ISR_NE                 USART_ISR_NE_Msk                          /*!< Noise detected Flag */
+#define USART_ISR_ORE_Pos            (3U)
+#define USART_ISR_ORE_Msk            (0x1UL << USART_ISR_ORE_Pos)              /*!< 0x00000008 */
+#define USART_ISR_ORE                USART_ISR_ORE_Msk                         /*!< OverRun Error */
+#define USART_ISR_IDLE_Pos           (4U)
+#define USART_ISR_IDLE_Msk           (0x1UL << USART_ISR_IDLE_Pos)             /*!< 0x00000010 */
+#define USART_ISR_IDLE               USART_ISR_IDLE_Msk                        /*!< IDLE line detected */
+#define USART_ISR_RXNE_RXFNE_Pos     (5U)
+#define USART_ISR_RXNE_RXFNE_Msk     (0x1UL << USART_ISR_RXNE_RXFNE_Pos)       /*!< 0x00000020 */
+#define USART_ISR_RXNE_RXFNE         USART_ISR_RXNE_RXFNE_Msk                  /*!< Read Data Register Not Empty/RXFIFO Not Empty */
+#define USART_ISR_TC_Pos             (6U)
+#define USART_ISR_TC_Msk             (0x1UL << USART_ISR_TC_Pos)               /*!< 0x00000040 */
+#define USART_ISR_TC                 USART_ISR_TC_Msk                          /*!< Transmission Complete */
+#define USART_ISR_TXE_TXFNF_Pos      (7U)
+#define USART_ISR_TXE_TXFNF_Msk      (0x1UL << USART_ISR_TXE_TXFNF_Pos)        /*!< 0x00000080 */
+#define USART_ISR_TXE_TXFNF          USART_ISR_TXE_TXFNF_Msk                   /*!< Transmit Data Register Empty/TXFIFO Not Full */
+#define USART_ISR_LBDF_Pos           (8U)
+#define USART_ISR_LBDF_Msk           (0x1UL << USART_ISR_LBDF_Pos)             /*!< 0x00000100 */
+#define USART_ISR_LBDF               USART_ISR_LBDF_Msk                        /*!< LIN Break Detection Flag */
+#define USART_ISR_CTSIF_Pos          (9U)
+#define USART_ISR_CTSIF_Msk          (0x1UL << USART_ISR_CTSIF_Pos)            /*!< 0x00000200 */
+#define USART_ISR_CTSIF              USART_ISR_CTSIF_Msk                       /*!< CTS interrupt flag */
+#define USART_ISR_CTS_Pos            (10U)
+#define USART_ISR_CTS_Msk            (0x1UL << USART_ISR_CTS_Pos)              /*!< 0x00000400 */
+#define USART_ISR_CTS                USART_ISR_CTS_Msk                         /*!< CTS flag */
+#define USART_ISR_RTOF_Pos           (11U)
+#define USART_ISR_RTOF_Msk           (0x1UL << USART_ISR_RTOF_Pos)             /*!< 0x00000800 */
+#define USART_ISR_RTOF               USART_ISR_RTOF_Msk                        /*!< Receiver Time Out */
+#define USART_ISR_EOBF_Pos           (12U)
+#define USART_ISR_EOBF_Msk           (0x1UL << USART_ISR_EOBF_Pos)             /*!< 0x00001000 */
+#define USART_ISR_EOBF               USART_ISR_EOBF_Msk                        /*!< End Of Block Flag */
+#define USART_ISR_UDR_Pos            (13U)
+#define USART_ISR_UDR_Msk            (0x1UL << USART_ISR_UDR_Pos)              /*!< 0x00002000 */
+#define USART_ISR_UDR                 USART_ISR_UDR_Msk                        /*!< SPI Slave Underrun Error Flag */
+#define USART_ISR_ABRE_Pos           (14U)
+#define USART_ISR_ABRE_Msk           (0x1UL << USART_ISR_ABRE_Pos)             /*!< 0x00004000 */
+#define USART_ISR_ABRE               USART_ISR_ABRE_Msk                        /*!< Auto-Baud Rate Error */
+#define USART_ISR_ABRF_Pos           (15U)
+#define USART_ISR_ABRF_Msk           (0x1UL << USART_ISR_ABRF_Pos)             /*!< 0x00008000 */
+#define USART_ISR_ABRF               USART_ISR_ABRF_Msk                        /*!< Auto-Baud Rate Flag */
+#define USART_ISR_BUSY_Pos           (16U)
+#define USART_ISR_BUSY_Msk           (0x1UL << USART_ISR_BUSY_Pos)             /*!< 0x00010000 */
+#define USART_ISR_BUSY               USART_ISR_BUSY_Msk                        /*!< Busy Flag */
+#define USART_ISR_CMF_Pos            (17U)
+#define USART_ISR_CMF_Msk            (0x1UL << USART_ISR_CMF_Pos)              /*!< 0x00020000 */
+#define USART_ISR_CMF                USART_ISR_CMF_Msk                         /*!< Character Match Flag */
+#define USART_ISR_SBKF_Pos           (18U)
+#define USART_ISR_SBKF_Msk           (0x1UL << USART_ISR_SBKF_Pos)             /*!< 0x00040000 */
+#define USART_ISR_SBKF               USART_ISR_SBKF_Msk                        /*!< Send Break Flag */
+#define USART_ISR_RWU_Pos            (19U)
+#define USART_ISR_RWU_Msk            (0x1UL << USART_ISR_RWU_Pos)              /*!< 0x00080000 */
+#define USART_ISR_RWU                USART_ISR_RWU_Msk                         /*!< Receive Wake Up from mute mode Flag */
+#define USART_ISR_WUF_Pos            (20U)
+#define USART_ISR_WUF_Msk            (0x1UL << USART_ISR_WUF_Pos)              /*!< 0x00100000 */
+#define USART_ISR_WUF                USART_ISR_WUF_Msk                         /*!< Wake Up from stop mode Flag */
+#define USART_ISR_TEACK_Pos          (21U)
+#define USART_ISR_TEACK_Msk          (0x1UL << USART_ISR_TEACK_Pos)            /*!< 0x00200000 */
+#define USART_ISR_TEACK              USART_ISR_TEACK_Msk                       /*!< Transmit Enable Acknowledge Flag */
+#define USART_ISR_REACK_Pos          (22U)
+#define USART_ISR_REACK_Msk          (0x1UL << USART_ISR_REACK_Pos)            /*!< 0x00400000 */
+#define USART_ISR_REACK              USART_ISR_REACK_Msk                       /*!< Receive Enable Acknowledge Flag */
+#define USART_ISR_TXFE_Pos           (23U)
+#define USART_ISR_TXFE_Msk           (0x1UL << USART_ISR_TXFE_Pos)             /*!< 0x00800000 */
+#define USART_ISR_TXFE               USART_ISR_TXFE_Msk                        /*!< TXFIFO Empty Flag */
+#define USART_ISR_RXFF_Pos           (24U)
+#define USART_ISR_RXFF_Msk           (0x1UL << USART_ISR_RXFF_Pos)             /*!< 0x01000000 */
+#define USART_ISR_RXFF               USART_ISR_RXFF_Msk                        /*!< RXFIFO Full Flag */
+#define USART_ISR_TCBGT_Pos          (25U)
+#define USART_ISR_TCBGT_Msk          (0x1UL << USART_ISR_TCBGT_Pos)            /*!< 0x02000000 */
+#define USART_ISR_TCBGT              USART_ISR_TCBGT_Msk                       /*!< Transmission Complete Before Guard Time Completion Flag */
+#define USART_ISR_RXFT_Pos           (26U)
+#define USART_ISR_RXFT_Msk           (0x1UL << USART_ISR_RXFT_Pos)             /*!< 0x04000000 */
+#define USART_ISR_RXFT               USART_ISR_RXFT_Msk                        /*!< RXFIFO Threshold Flag */
+#define USART_ISR_TXFT_Pos           (27U)
+#define USART_ISR_TXFT_Msk           (0x1UL << USART_ISR_TXFT_Pos)             /*!< 0x08000000 */
+#define USART_ISR_TXFT               USART_ISR_TXFT_Msk                        /*!< TXFIFO Threshold Flag */
+
+/*******************  Bit definition for USART_ICR register  ******************/
+#define USART_ICR_PECF_Pos           (0U)
+#define USART_ICR_PECF_Msk           (0x1UL << USART_ICR_PECF_Pos)             /*!< 0x00000001 */
+#define USART_ICR_PECF               USART_ICR_PECF_Msk                        /*!< Parity Error Clear Flag */
+#define USART_ICR_FECF_Pos           (1U)
+#define USART_ICR_FECF_Msk           (0x1UL << USART_ICR_FECF_Pos)             /*!< 0x00000002 */
+#define USART_ICR_FECF               USART_ICR_FECF_Msk                        /*!< Framing Error Clear Flag */
+#define USART_ICR_NECF_Pos           (2U)
+#define USART_ICR_NECF_Msk           (0x1UL << USART_ICR_NECF_Pos)             /*!< 0x00000004 */
+#define USART_ICR_NECF               USART_ICR_NECF_Msk                        /*!< Noise Error detected Clear Flag */
+#define USART_ICR_ORECF_Pos          (3U)
+#define USART_ICR_ORECF_Msk          (0x1UL << USART_ICR_ORECF_Pos)            /*!< 0x00000008 */
+#define USART_ICR_ORECF              USART_ICR_ORECF_Msk                       /*!< OverRun Error Clear Flag */
+#define USART_ICR_IDLECF_Pos         (4U)
+#define USART_ICR_IDLECF_Msk         (0x1UL << USART_ICR_IDLECF_Pos)           /*!< 0x00000010 */
+#define USART_ICR_IDLECF             USART_ICR_IDLECF_Msk                      /*!< IDLE line detected Clear Flag */
+#define USART_ICR_TXFECF_Pos         (5U)
+#define USART_ICR_TXFECF_Msk         (0x1UL << USART_ICR_TXFECF_Pos)           /*!< 0x00000020 */
+#define USART_ICR_TXFECF             USART_ICR_TXFECF_Msk                      /*!< TXFIFO Empty Clear Flag */
+#define USART_ICR_TCCF_Pos           (6U)
+#define USART_ICR_TCCF_Msk           (0x1UL << USART_ICR_TCCF_Pos)             /*!< 0x00000040 */
+#define USART_ICR_TCCF               USART_ICR_TCCF_Msk                        /*!< Transmission Complete Clear Flag */
+#define USART_ICR_TCBGTCF_Pos        (7U)
+#define USART_ICR_TCBGTCF_Msk        (0x1UL << USART_ICR_TCBGTCF_Pos)          /*!< 0x00000080 */
+#define USART_ICR_TCBGTCF            USART_ICR_TCBGTCF_Msk                     /*!< Transmission Complete Before Guard Time Clear Flag */
+#define USART_ICR_LBDCF_Pos          (8U)
+#define USART_ICR_LBDCF_Msk          (0x1UL << USART_ICR_LBDCF_Pos)            /*!< 0x00000100 */
+#define USART_ICR_LBDCF              USART_ICR_LBDCF_Msk                       /*!< LIN Break Detection Clear Flag */
+#define USART_ICR_CTSCF_Pos          (9U)
+#define USART_ICR_CTSCF_Msk          (0x1UL << USART_ICR_CTSCF_Pos)            /*!< 0x00000200 */
+#define USART_ICR_CTSCF              USART_ICR_CTSCF_Msk                       /*!< CTS Interrupt Clear Flag */
+#define USART_ICR_RTOCF_Pos          (11U)
+#define USART_ICR_RTOCF_Msk          (0x1UL << USART_ICR_RTOCF_Pos)            /*!< 0x00000800 */
+#define USART_ICR_RTOCF              USART_ICR_RTOCF_Msk                       /*!< Receiver Time Out Clear Flag */
+#define USART_ICR_EOBCF_Pos          (12U)
+#define USART_ICR_EOBCF_Msk          (0x1UL << USART_ICR_EOBCF_Pos)            /*!< 0x00001000 */
+#define USART_ICR_EOBCF              USART_ICR_EOBCF_Msk                       /*!< End Of Block Clear Flag */
+#define USART_ICR_UDRCF_Pos          (13U)
+#define USART_ICR_UDRCF_Msk          (0x1UL << USART_ICR_UDRCF_Pos)            /*!< 0x00002000 */
+#define USART_ICR_UDRCF              USART_ICR_UDRCF_Msk                       /*!< SPI Slave Underrun Clear Flag */
+#define USART_ICR_CMCF_Pos           (17U)
+#define USART_ICR_CMCF_Msk           (0x1UL << USART_ICR_CMCF_Pos)             /*!< 0x00020000 */
+#define USART_ICR_CMCF               USART_ICR_CMCF_Msk                        /*!< Character Match Clear Flag */
+#define USART_ICR_WUCF_Pos           (20U)
+#define USART_ICR_WUCF_Msk           (0x1UL << USART_ICR_WUCF_Pos)             /*!< 0x00100000 */
+#define USART_ICR_WUCF               USART_ICR_WUCF_Msk                        /*!< Wake Up from stop mode Clear Flag */
+
+/*******************  Bit definition for USART_RDR register  ******************/
+#define USART_RDR_RDR_Pos             (0U)
+#define USART_RDR_RDR_Msk             (0x1FFUL << USART_RDR_RDR_Pos)           /*!< 0x000001FF */
+#define USART_RDR_RDR                 USART_RDR_RDR_Msk                        /*!< RDR[8:0] bits (Receive Data value) */
+
+/*******************  Bit definition for USART_TDR register  ******************/
+#define USART_TDR_TDR_Pos             (0U)
+#define USART_TDR_TDR_Msk             (0x1FFUL << USART_TDR_TDR_Pos)           /*!< 0x000001FF */
+#define USART_TDR_TDR                 USART_TDR_TDR_Msk                        /*!< TDR[8:0] bits (Transmit Data value) */
+
+/*******************  Bit definition for USART_PRESC register  ****************/
+#define USART_PRESC_PRESCALER_Pos    (0U)
+#define USART_PRESC_PRESCALER_Msk    (0xFUL << USART_PRESC_PRESCALER_Pos)      /*!< 0x0000000F */
+#define USART_PRESC_PRESCALER        USART_PRESC_PRESCALER_Msk                 /*!< PRESCALER[3:0] bits (Clock prescaler) */
+#define USART_PRESC_PRESCALER_0      (0x1UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000001 */
+#define USART_PRESC_PRESCALER_1      (0x2UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000002 */
+#define USART_PRESC_PRESCALER_2      (0x4UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000004 */
+#define USART_PRESC_PRESCALER_3      (0x8UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000008 */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                            Window WATCHDOG                                 */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for WWDG_CR register  ********************/
+#define WWDG_CR_T_Pos           (0U)
+#define WWDG_CR_T_Msk           (0x7FUL << WWDG_CR_T_Pos)                      /*!< 0x0000007F */
+#define WWDG_CR_T               WWDG_CR_T_Msk                                  /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
+#define WWDG_CR_T_0             (0x01UL << WWDG_CR_T_Pos)                      /*!< 0x00000001 */
+#define WWDG_CR_T_1             (0x02UL << WWDG_CR_T_Pos)                      /*!< 0x00000002 */
+#define WWDG_CR_T_2             (0x04UL << WWDG_CR_T_Pos)                      /*!< 0x00000004 */
+#define WWDG_CR_T_3             (0x08UL << WWDG_CR_T_Pos)                      /*!< 0x00000008 */
+#define WWDG_CR_T_4             (0x10UL << WWDG_CR_T_Pos)                      /*!< 0x00000010 */
+#define WWDG_CR_T_5             (0x20UL << WWDG_CR_T_Pos)                      /*!< 0x00000020 */
+#define WWDG_CR_T_6             (0x40UL << WWDG_CR_T_Pos)                      /*!< 0x00000040 */
+
+#define WWDG_CR_WDGA_Pos        (7U)
+#define WWDG_CR_WDGA_Msk        (0x1UL << WWDG_CR_WDGA_Pos)                    /*!< 0x00000080 */
+#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               /*!<Activation bit */
+
+/*******************  Bit definition for WWDG_CFR register  *******************/
+#define WWDG_CFR_W_Pos          (0U)
+#define WWDG_CFR_W_Msk          (0x7FUL << WWDG_CFR_W_Pos)                     /*!< 0x0000007F */
+#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 /*!<W[6:0] bits (7-bit window value) */
+#define WWDG_CFR_W_0            (0x01UL << WWDG_CFR_W_Pos)                     /*!< 0x00000001 */
+#define WWDG_CFR_W_1            (0x02UL << WWDG_CFR_W_Pos)                     /*!< 0x00000002 */
+#define WWDG_CFR_W_2            (0x04UL << WWDG_CFR_W_Pos)                     /*!< 0x00000004 */
+#define WWDG_CFR_W_3            (0x08UL << WWDG_CFR_W_Pos)                     /*!< 0x00000008 */
+#define WWDG_CFR_W_4            (0x10UL << WWDG_CFR_W_Pos)                     /*!< 0x00000010 */
+#define WWDG_CFR_W_5            (0x20UL << WWDG_CFR_W_Pos)                     /*!< 0x00000020 */
+#define WWDG_CFR_W_6            (0x40UL << WWDG_CFR_W_Pos)                     /*!< 0x00000040 */
+
+#define WWDG_CFR_WDGTB_Pos      (11U)
+#define WWDG_CFR_WDGTB_Msk      (0x7UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00003800 */
+#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             /*!<WDGTB[2:0] bits (Timer Base) */
+#define WWDG_CFR_WDGTB_0        (0x1UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00000800 */
+#define WWDG_CFR_WDGTB_1        (0x2UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00001000 */
+#define WWDG_CFR_WDGTB_2        (0x4UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00002000 */
+
+#define WWDG_CFR_EWI_Pos        (9U)
+#define WWDG_CFR_EWI_Msk        (0x1UL << WWDG_CFR_EWI_Pos)                    /*!< 0x00000200 */
+#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               /*!<Early Wakeup Interrupt */
+
+/*******************  Bit definition for WWDG_SR register  ********************/
+#define WWDG_SR_EWIF_Pos        (0U)
+#define WWDG_SR_EWIF_Msk        (0x1UL << WWDG_SR_EWIF_Pos)                    /*!< 0x00000001 */
+#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               /*!<Early Wakeup Interrupt Flag */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                Debug MCU                                   */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for DBG_IDCODE register  *************/
+#define DBG_IDCODE_DEV_ID_Pos                          (0U)
+#define DBG_IDCODE_DEV_ID_Msk                          (0xFFFUL << DBG_IDCODE_DEV_ID_Pos)  /*!< 0x00000FFF */
+#define DBG_IDCODE_DEV_ID                              DBG_IDCODE_DEV_ID_Msk
+#define DBG_IDCODE_REV_ID_Pos                          (16U)
+#define DBG_IDCODE_REV_ID_Msk                          (0xFFFFUL << DBG_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
+#define DBG_IDCODE_REV_ID                              DBG_IDCODE_REV_ID_Msk
+
+/********************  Bit definition for DBG_CR register  *****************/
+#define DBG_CR_DBG_STOP_Pos                            (1U)
+#define DBG_CR_DBG_STOP_Msk                            (0x1UL << DBG_CR_DBG_STOP_Pos)      /*!< 0x00000002 */
+#define DBG_CR_DBG_STOP                                DBG_CR_DBG_STOP_Msk
+#define DBG_CR_DBG_STANDBY_Pos                         (2U)
+#define DBG_CR_DBG_STANDBY_Msk                         (0x1UL << DBG_CR_DBG_STANDBY_Pos)   /*!< 0x00000004 */
+#define DBG_CR_DBG_STANDBY                             DBG_CR_DBG_STANDBY_Msk
+
+
+/********************  Bit definition for DBG_APB_FZ1 register  ***********/
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Pos                  (1U)
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */
+#define DBG_APB_FZ1_DBG_TIM3_STOP                      DBG_APB_FZ1_DBG_TIM3_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM6_STOP_Pos                  (4U)
+#define DBG_APB_FZ1_DBG_TIM6_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM6_STOP_Pos) /*!< 0x00000010 */
+#define DBG_APB_FZ1_DBG_TIM6_STOP                      DBG_APB_FZ1_DBG_TIM6_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM7_STOP_Pos                  (5U)
+#define DBG_APB_FZ1_DBG_TIM7_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM7_STOP_Pos) /*!< 0x00000020 */
+#define DBG_APB_FZ1_DBG_TIM7_STOP                      DBG_APB_FZ1_DBG_TIM7_STOP_Msk
+#define DBG_APB_FZ1_DBG_RTC_STOP_Pos                   (10U)
+#define DBG_APB_FZ1_DBG_RTC_STOP_Msk                   (0x1UL << DBG_APB_FZ1_DBG_RTC_STOP_Pos)  /*!< 0x00000400 */
+#define DBG_APB_FZ1_DBG_RTC_STOP                       DBG_APB_FZ1_DBG_RTC_STOP_Msk
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Pos                  (11U)
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */
+#define DBG_APB_FZ1_DBG_WWDG_STOP                      DBG_APB_FZ1_DBG_WWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Pos                  (12U)
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */
+#define DBG_APB_FZ1_DBG_IWDG_STOP                      DBG_APB_FZ1_DBG_IWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos    (21U)
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk    (0x1UL << DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos) /*!< 0x00200000 */
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP        DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk
+
+/********************  Bit definition for DBG_APB_FZ2 register  ************/
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Pos                  (11U)
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Msk                  (0x1UL << DBG_APB_FZ2_DBG_TIM1_STOP_Pos)  /*!< 0x00000800 */
+#define DBG_APB_FZ2_DBG_TIM1_STOP                      DBG_APB_FZ2_DBG_TIM1_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Pos                 (15U)
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM14_STOP_Pos) /*!< 0x00008000 */
+#define DBG_APB_FZ2_DBG_TIM14_STOP                     DBG_APB_FZ2_DBG_TIM14_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM15_STOP_Pos                 (16U)
+#define DBG_APB_FZ2_DBG_TIM15_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM15_STOP_Pos) /*!< 0x00010000 */
+#define DBG_APB_FZ2_DBG_TIM15_STOP                     DBG_APB_FZ2_DBG_TIM15_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Pos                 (17U)
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM16_STOP_Pos) /*!< 0x00020000 */
+#define DBG_APB_FZ2_DBG_TIM16_STOP                     DBG_APB_FZ2_DBG_TIM16_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Pos                 (18U)
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM17_STOP_Pos) /*!< 0x00040000 */
+#define DBG_APB_FZ2_DBG_TIM17_STOP                     DBG_APB_FZ2_DBG_TIM17_STOP_Msk
+
+
+/** @addtogroup Exported_macros
+  * @{
+  */
+
+/******************************* ADC Instances ********************************/
+#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
+
+#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)
+
+
+
+
+/******************************* CRC Instances ********************************/
+#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
+
+
+/******************************** DMA Instances *******************************/
+#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \
+                                       ((INSTANCE) == DMA1_Channel2) || \
+                                       ((INSTANCE) == DMA1_Channel3) || \
+                                       ((INSTANCE) == DMA1_Channel4) || \
+                                       ((INSTANCE) == DMA1_Channel5) || \
+                                       ((INSTANCE) == DMA1_Channel6) || \
+                                       ((INSTANCE) == DMA1_Channel7))
+
+/******************************** DMAMUX Instances ****************************/
+#define IS_DMAMUX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DMAMUX1)
+
+#define IS_DMAMUX_REQUEST_GEN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMAMUX1_RequestGenerator0) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator1) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator2) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator3))
+
+/******************************* GPIO Instances *******************************/
+#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                        ((INSTANCE) == GPIOB) || \
+                                        ((INSTANCE) == GPIOC) || \
+                                        ((INSTANCE) == GPIOD) || \
+                                        ((INSTANCE) == GPIOF))
+/******************************* GPIO AF Instances ****************************/
+#define IS_GPIO_AF_INSTANCE(INSTANCE)   IS_GPIO_ALL_INSTANCE(INSTANCE)
+
+/**************************** GPIO Lock Instances *****************************/
+#define IS_GPIO_LOCK_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                         ((INSTANCE) == GPIOB) || \
+                                         ((INSTANCE) == GPIOC))
+
+/******************************** I2C Instances *******************************/
+#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
+                                       ((INSTANCE) == I2C2))
+
+
+/****************************** RTC Instances *********************************/
+#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)
+
+/****************************** SMBUS Instances *******************************/
+#define IS_SMBUS_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))
+
+/****************************** WAKEUP_FROMSTOP Instances *******************************/
+#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))
+
+/******************************** SPI Instances *******************************/
+#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
+                                       ((INSTANCE) == SPI2))
+
+/******************************** SPI Instances *******************************/
+#define IS_I2S_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == SPI1)
+
+
+/****************** TIM Instances : All supported instances *******************/
+#define IS_TIM_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM6)   || \
+                                         ((INSTANCE) == TIM7)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 32 bits counter ****************/
+#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) (0)
+
+/****************** TIM Instances : supporting the break function *************/
+#define IS_TIM_BREAK_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \
+                                            ((INSTANCE) == TIM15)   || \
+                                            ((INSTANCE) == TIM16)   || \
+                                            ((INSTANCE) == TIM17))
+
+/************** TIM Instances : supporting Break source selection *************/
+#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                               ((INSTANCE) == TIM15)  || \
+                                               ((INSTANCE) == TIM16)  || \
+                                               ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 2 break inputs *****************/
+#define IS_TIM_BKIN2_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/************* TIM Instances : at least 1 capture/compare channel *************/
+#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : at least 2 capture/compare channels *************/
+#define IS_TIM_CC2_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM15))
+
+/************ TIM Instances : at least 3 capture/compare channels *************/
+#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3))
+
+/************ TIM Instances : at least 4 capture/compare channels *************/
+#define IS_TIM_CC4_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : at least 5 capture/compare channels *******/
+#define IS_TIM_CC5_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : at least 6 capture/compare channels *******/
+#define IS_TIM_CC6_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.COMDE) *******/
+#define IS_TIM_CCDMA_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : DMA requests generation (TIMx_DIER.UDE) ***/
+#define IS_TIM_DMA_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM6)   || \
+                                            ((INSTANCE) == TIM7)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.CCxDE) *******/
+#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM14)  || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************** TIM Instances : DMA burst feature ***********************/
+#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************* TIM Instances : output(s) available **********************/
+#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
+    ((((INSTANCE) == TIM1) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4) ||          \
+      ((CHANNEL) == TIM_CHANNEL_5) ||          \
+      ((CHANNEL) == TIM_CHANNEL_6)))           \
+     ||                                        \
+     (((INSTANCE) == TIM3) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM14) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM15) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2)))           \
+     ||                                        \
+     (((INSTANCE) == TIM16) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM17) &&                 \
+      (((CHANNEL) == TIM_CHANNEL_1))))
+
+/****************** TIM Instances : supporting complementary output(s) ********/
+#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
+   ((((INSTANCE) == TIM1) &&                    \
+     (((CHANNEL) == TIM_CHANNEL_1) ||           \
+      ((CHANNEL) == TIM_CHANNEL_2) ||           \
+      ((CHANNEL) == TIM_CHANNEL_3)))            \
+    ||                                          \
+    (((INSTANCE) == TIM15) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1))              \
+    ||                                          \
+    (((INSTANCE) == TIM16) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1))              \
+    ||                                          \
+    (((INSTANCE) == TIM17) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1)))
+
+/****************** TIM Instances : supporting clock division *****************/
+#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)    || \
+                                                    ((INSTANCE) == TIM3)    || \
+                                                    ((INSTANCE) == TIM14)   || \
+                                                    ((INSTANCE) == TIM15)   || \
+                                                    ((INSTANCE) == TIM16)   || \
+                                                    ((INSTANCE) == TIM17))
+
+/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/
+#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/
+#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting combined 3-phase PWM mode ******/
+#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : supporting commutation event generation ***/
+#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                     ((INSTANCE) == TIM15)  || \
+                                                     ((INSTANCE) == TIM16)  || \
+                                                     ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting counting mode selection ********/
+#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting encoder interface **************/
+#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                      ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting Hall sensor interface **********/
+#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                         ((INSTANCE) == TIM3))
+
+/**************** TIM Instances : external trigger input available ************/
+#define IS_TIM_ETR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM3))
+
+/************* TIM Instances : supporting ETR source selection ***************/
+#define IS_TIM_ETRSEL_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                             ((INSTANCE) == TIM3))
+
+/****** TIM Instances : Master mode available (TIMx_CR2.MMS available )********/
+#define IS_TIM_MASTER_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM6)  || \
+                                            ((INSTANCE) == TIM7)  || \
+                                            ((INSTANCE) == TIM15))
+
+/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
+#define IS_TIM_SLAVE_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting OCxREF clear *******************/
+#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \
+                                                       ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting bitfield OCCS in SMCR register *******************/
+#define IS_TIM_OCCS_INSTANCE(INSTANCE)                (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : remapping capability **********************/
+#define IS_TIM_REMAP_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : supporting repetition counter *************/
+#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM15) || \
+                                                       ((INSTANCE) == TIM16) || \
+                                                       ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/
+#define IS_TIM_TRGO2_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************* TIM Instances : Timer input XOR function *****************/
+#define IS_TIM_XOR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM15))
+
+/******************* TIM Instances : Timer input selection ********************/
+#define IS_TIM_TISEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : Advanced timers  ********************************/
+#define IS_TIM_ADVANCED_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************** UART Instances : Asynchronous mode **********************/
+#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                    ((INSTANCE) == USART2) || \
+                                    ((INSTANCE) == USART3) || \
+                                    ((INSTANCE) == USART4))
+
+/******************** USART Instances : Synchronous mode **********************/
+#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                     ((INSTANCE) == USART2) || \
+                                     ((INSTANCE) == USART3) || \
+                                     ((INSTANCE) == USART4))
+
+/****************** UART Instances : Hardware Flow control ********************/
+#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                           ((INSTANCE) == USART2) || \
+                                           ((INSTANCE) == USART3) || \
+                                           ((INSTANCE) == USART4))
+
+/********************* USART Instances : Smard card mode ***********************/
+#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                         ((INSTANCE) == USART2))
+
+/****************** UART Instances : Auto Baud Rate detection ****************/
+#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                                            ((INSTANCE) == USART2))
+
+/******************** UART Instances : Half-Duplex mode **********************/
+#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                 ((INSTANCE) == USART2) || \
+                                                 ((INSTANCE) == USART3) || \
+                                                 ((INSTANCE) == USART4))
+
+/******************** UART Instances : LIN mode **********************/
+#define IS_UART_LIN_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                          ((INSTANCE) == USART2))
+
+/******************** UART Instances : Wake-up from Stop mode **********************/
+#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                      ((INSTANCE) == USART2))
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \
+                                                      ((INSTANCE) == USART2) || \
+                                                      ((INSTANCE) == USART3) || \
+                                                      ((INSTANCE) == USART4))
+
+/****************** UART Instances : SPI Slave selection mode ***************/
+#define IS_UART_SPI_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                              ((INSTANCE) == USART2) || \
+                                              ((INSTANCE) == USART3) || \
+                                              ((INSTANCE) == USART4))
+
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_FIFO_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \
+                                             ((INSTANCE) == USART2))
+
+/*********************** UART Instances : IRDA mode ***************************/
+#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                    ((INSTANCE) == USART2))
+
+#define IS_LPUART_INSTANCE(INSTANCE)    (0U)
+
+/****************************** IWDG Instances ********************************/
+#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)
+
+/****************************** WWDG Instances ********************************/
+#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)
+
+
+/**
+  * @}
+  */
+
+ /**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* STM32G070xx_H */
+
+/**
+  * @}
+  */
+
+  /**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g071xx.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g071xx.h
new file mode 100644
index 0000000..e50300d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g071xx.h
@@ -0,0 +1,9149 @@
+/**
+  ******************************************************************************
+  * @file    stm32g071xx.h
+  * @author  MCD Application Team
+  * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer Header File.
+  *          This file contains all the peripheral register's definitions, bits
+  *          definitions and memory mapping for stm32g071xx devices.
+  *
+  *          This file contains:
+  *           - Data structures and the address mapping for all peripherals
+  *           - Peripheral's registers declarations and bits definition
+  *           - Macros to access peripheral's registers hardware
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+/** @addtogroup CMSIS_Device
+  * @{
+  */
+
+/** @addtogroup stm32g071xx
+  * @{
+  */
+
+#ifndef STM32G071xx_H
+#define STM32G071xx_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif /* __cplusplus */
+
+/** @addtogroup Configuration_section_for_CMSIS
+  * @{
+  */
+
+/**
+  * @brief Configuration of the Cortex-M0+ Processor and Core Peripherals
+   */
+#define __CM0PLUS_REV             0U /*!< Core Revision r0p0                            */
+#define __MPU_PRESENT             1U /*!< STM32G0xx  provides an MPU                    */
+#define __VTOR_PRESENT            1U /*!< Vector  Table  Register supported             */
+#define __NVIC_PRIO_BITS          2U /*!< STM32G0xx uses 2 Bits for the Priority Levels */
+#define __Vendor_SysTickConfig    0U /*!< Set to 1 if different SysTick Config is used  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_interrupt_number_definition
+  * @{
+  */
+
+/**
+ * @brief stm32g071xx Interrupt Number Definition, according to the selected device
+ *        in @ref Library_configuration_section
+ */
+
+/*!< Interrupt Number Definition */
+typedef enum
+{
+/******  Cortex-M0+ Processor Exceptions Numbers ***************************************************************/
+  NonMaskableInt_IRQn         = -14,    /*!< 2 Non Maskable Interrupt                                          */
+  HardFault_IRQn              = -13,    /*!< 3 Cortex-M Hard Fault Interrupt                                   */
+  SVC_IRQn                    = -5,     /*!< 11 Cortex-M SV Call Interrupt                                     */
+  PendSV_IRQn                 = -2,     /*!< 14 Cortex-M Pend SV Interrupt                                     */
+  SysTick_IRQn                = -1,     /*!< 15 Cortex-M System Tick Interrupt                                 */
+/******  STM32G0xxxx specific Interrupt Numbers ****************************************************************/
+  WWDG_IRQn                   = 0,      /*!< Window WatchDog Interrupt                                         */
+  PVD_IRQn                    = 1,      /*!< PVD through EXTI line 16                                          */
+  RTC_TAMP_IRQn               = 2,      /*!< RTC interrupt through the EXTI line 19 & 21                       */
+  FLASH_IRQn                  = 3,      /*!< FLASH global Interrupt                                            */
+  RCC_IRQn                    = 4,      /*!< RCC global Interrupt                                              */
+  EXTI0_1_IRQn                = 5,      /*!< EXTI 0 and 1 Interrupts                                           */
+  EXTI2_3_IRQn                = 6,      /*!< EXTI Line 2 and 3 Interrupts                                      */
+  EXTI4_15_IRQn               = 7,      /*!< EXTI Line 4 to 15 Interrupts                                      */
+  UCPD1_2_IRQn                = 8,      /*!< UCPD1 and UCPD2 global Interrupt                                  */
+  DMA1_Channel1_IRQn          = 9,      /*!< DMA1 Channel 1 Interrupt                                          */
+  DMA1_Channel2_3_IRQn        = 10,     /*!< DMA1 Channel 2 and Channel 3 Interrupts                           */
+  DMA1_Ch4_7_DMAMUX1_OVR_IRQn = 11,     /*!< DMA1 Channel 4 to Channel 7 and DMAMUX1 Overrun Interrupts        */
+  ADC1_COMP_IRQn              = 12,     /*!< ADC1, COMP1 and COMP2 Interrupts (combined with EXTI 17 & 18)     */
+  TIM1_BRK_UP_TRG_COM_IRQn    = 13,     /*!< TIM1 Break, Update, Trigger and Commutation Interrupts            */
+  TIM1_CC_IRQn                = 14,     /*!< TIM1 Capture Compare Interrupt                                    */
+  TIM2_IRQn                   = 15,     /*!< TIM2 Interrupt                                                    */
+  TIM3_IRQn                   = 16,     /*!< TIM3 global Interrupt                                             */
+  TIM6_DAC_LPTIM1_IRQn        = 17,     /*!< TIM6, DAC and LPTIM1 global Interrupts                            */
+  TIM7_LPTIM2_IRQn            = 18,     /*!< TIM7 and LPTIM2 global Interrupt                                  */
+  TIM14_IRQn                  = 19,     /*!< TIM14 global Interrupt                                            */
+  TIM15_IRQn                  = 20,     /*!< TIM15 global Interrupt                                            */
+  TIM16_IRQn                  = 21,     /*!< TIM16 global Interrupt                                            */
+  TIM17_IRQn                  = 22,     /*!< TIM17 global Interrupt                                            */
+  I2C1_IRQn                   = 23,     /*!< I2C1 Interrupt  (combined with EXTI 23)                           */
+  I2C2_IRQn                   = 24,     /*!< I2C2 Interrupt                                                    */
+  SPI1_IRQn                   = 25,     /*!< SPI1/I2S1 Interrupt                                               */
+  SPI2_IRQn                   = 26,     /*!< SPI2 Interrupt                                                    */
+  USART1_IRQn                 = 27,     /*!< USART1 Interrupt                                                  */
+  USART2_IRQn                 = 28,     /*!< USART2 Interrupt                                                  */
+  USART3_4_LPUART1_IRQn       = 29,     /*!< USART3, USART4 and LPUART1 globlal Interrupts (combined with EXTI 28) */
+  CEC_IRQn                    = 30,     /*!< CEC Interrupt(combined with EXTI 27)                               */
+} IRQn_Type;
+
+/**
+  * @}
+  */
+
+#include "core_cm0plus.h"               /* Cortex-M0+ processor and core peripherals */
+#include "system_stm32g0xx.h"
+#include <stdint.h>
+
+/** @addtogroup Peripheral_registers_structures
+  * @{
+  */
+
+/**
+  * @brief Analog to Digital Converter
+  */
+typedef struct
+{
+  __IO uint32_t ISR;          /*!< ADC interrupt and status register,             Address offset: 0x00 */
+  __IO uint32_t IER;          /*!< ADC interrupt enable register,                 Address offset: 0x04 */
+  __IO uint32_t CR;           /*!< ADC control register,                          Address offset: 0x08 */
+  __IO uint32_t CFGR1;        /*!< ADC configuration register 1,                  Address offset: 0x0C */
+  __IO uint32_t CFGR2;        /*!< ADC configuration register 2,                  Address offset: 0x10 */
+  __IO uint32_t SMPR;         /*!< ADC sampling time register,                    Address offset: 0x14 */
+       uint32_t RESERVED1;    /*!< Reserved,                                                      0x18 */
+       uint32_t RESERVED2;    /*!< Reserved,                                                      0x1C */
+  __IO uint32_t TR1;          /*!< ADC analog watchdog 1 threshold register,      Address offset: 0x20 */
+  __IO uint32_t TR2;          /*!< ADC analog watchdog 2 threshold register,      Address offset: 0x24 */
+  __IO uint32_t CHSELR;       /*!< ADC group regular sequencer register,          Address offset: 0x28 */
+  __IO uint32_t TR3;          /*!< ADC analog watchdog 3 threshold register,      Address offset: 0x2C */
+       uint32_t RESERVED3[4]; /*!< Reserved,                                               0x30 - 0x3C */
+  __IO uint32_t DR;           /*!< ADC group regular data register,               Address offset: 0x40 */
+       uint32_t RESERVED4[23];/*!< Reserved,                                               0x44 - 0x9C */
+  __IO uint32_t AWD2CR;       /*!< ADC analog watchdog 2 configuration register,  Address offset: 0xA0 */
+  __IO uint32_t AWD3CR;       /*!< ADC analog watchdog 3 configuration register,  Address offset: 0xA4 */
+       uint32_t RESERVED5[3]; /*!< Reserved,                                               0xA8 - 0xB0 */
+  __IO uint32_t CALFACT;      /*!< ADC Calibration factor register,               Address offset: 0xB4 */
+} ADC_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t CCR;          /*!< ADC common configuration register,             Address offset: ADC1 base address + 0x308 */
+} ADC_Common_TypeDef;
+
+
+/**
+  * @brief HDMI-CEC
+  */
+typedef struct
+{
+  __IO uint32_t CR;           /*!< CEC control register,                                       Address offset:0x00 */
+  __IO uint32_t CFGR;         /*!< CEC configuration register,                                 Address offset:0x04 */
+  __IO uint32_t TXDR;         /*!< CEC Tx data register ,                                      Address offset:0x08 */
+  __IO uint32_t RXDR;         /*!< CEC Rx Data Register,                                       Address offset:0x0C */
+  __IO uint32_t ISR;          /*!< CEC Interrupt and Status Register,                          Address offset:0x10 */
+  __IO uint32_t IER;          /*!< CEC interrupt enable register,                              Address offset:0x14 */
+}CEC_TypeDef;
+
+/**
+  * @brief Comparator
+  */
+typedef struct
+{
+  __IO uint32_t CSR;         /*!< COMP control and status register,                                                 Address offset: 0x00 */
+} COMP_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t CSR_ODD;    /*!< COMP control and status register located in register of comparator instance odd, used for bits common to several COMP instances, Address offset: 0x00 */
+  __IO uint32_t CSR_EVEN;   /*!< COMP control and status register located in register of comparator instance even, used for bits common to several COMP instances, Address offset: 0x04 */
+} COMP_Common_TypeDef;
+
+/**
+  * @brief CRC calculation unit
+  */
+typedef struct
+{
+  __IO uint32_t DR;             /*!< CRC Data register,                         Address offset: 0x00 */
+  __IO uint32_t IDR;            /*!< CRC Independent data register,             Address offset: 0x04 */
+  __IO uint32_t CR;             /*!< CRC Control register,                      Address offset: 0x08 */
+       uint32_t RESERVED1;      /*!< Reserved,                                                  0x0C */
+  __IO uint32_t INIT;           /*!< Initial CRC value register,                Address offset: 0x10 */
+  __IO uint32_t POL;            /*!< CRC polynomial register,                   Address offset: 0x14 */
+} CRC_TypeDef;
+
+/**
+  * @brief Digital to Analog Converter
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< DAC control register,                                    Address offset: 0x00 */
+  __IO uint32_t SWTRIGR;     /*!< DAC software trigger register,                           Address offset: 0x04 */
+  __IO uint32_t DHR12R1;     /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
+  __IO uint32_t DHR12L1;     /*!< DAC channel1 12-bit left aligned data holding register,  Address offset: 0x0C */
+  __IO uint32_t DHR8R1;      /*!< DAC channel1 8-bit right aligned data holding register,  Address offset: 0x10 */
+  __IO uint32_t DHR12R2;     /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */
+  __IO uint32_t DHR12L2;     /*!< DAC channel2 12-bit left aligned data holding register,  Address offset: 0x18 */
+  __IO uint32_t DHR8R2;      /*!< DAC channel2 8-bit right-aligned data holding register,  Address offset: 0x1C */
+  __IO uint32_t DHR12RD;     /*!< Dual DAC 12-bit right-aligned data holding register,     Address offset: 0x20 */
+  __IO uint32_t DHR12LD;     /*!< DUAL DAC 12-bit left aligned data holding register,      Address offset: 0x24 */
+  __IO uint32_t DHR8RD;      /*!< DUAL DAC 8-bit right aligned data holding register,      Address offset: 0x28 */
+  __IO uint32_t DOR1;        /*!< DAC channel1 data output register,                       Address offset: 0x2C */
+  __IO uint32_t DOR2;        /*!< DAC channel2 data output register,                       Address offset: 0x30 */
+  __IO uint32_t SR;          /*!< DAC status register,                                     Address offset: 0x34 */
+  __IO uint32_t CCR;         /*!< DAC calibration control register,                        Address offset: 0x38 */
+  __IO uint32_t MCR;         /*!< DAC mode control register,                               Address offset: 0x3C */
+  __IO uint32_t SHSR1;       /*!< DAC Sample and Hold sample time register 1,              Address offset: 0x40 */
+  __IO uint32_t SHSR2;       /*!< DAC Sample and Hold sample time register 2,              Address offset: 0x44 */
+  __IO uint32_t SHHR;        /*!< DAC Sample and Hold hold time register,                  Address offset: 0x48 */
+  __IO uint32_t SHRR;        /*!< DAC Sample and Hold refresh time register,               Address offset: 0x4C */
+} DAC_TypeDef;
+
+/**
+  * @brief Debug MCU
+  */
+typedef struct
+{
+  __IO uint32_t IDCODE;      /*!< MCU device ID code,              Address offset: 0x00 */
+  __IO uint32_t CR;          /*!< Debug configuration register,    Address offset: 0x04 */
+  __IO uint32_t APBFZ1;      /*!< Debug APB freeze register 1,     Address offset: 0x08 */
+  __IO uint32_t APBFZ2;      /*!< Debug APB freeze register 2,     Address offset: 0x0C */
+} DBG_TypeDef;
+
+/**
+  * @brief DMA Controller
+  */
+typedef struct
+{
+  __IO uint32_t CCR;         /*!< DMA channel x configuration register        */
+  __IO uint32_t CNDTR;       /*!< DMA channel x number of data register       */
+  __IO uint32_t CPAR;        /*!< DMA channel x peripheral address register   */
+  __IO uint32_t CMAR;        /*!< DMA channel x memory address register       */
+} DMA_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t ISR;         /*!< DMA interrupt status register,                 Address offset: 0x00 */
+  __IO uint32_t IFCR;        /*!< DMA interrupt flag clear register,             Address offset: 0x04 */
+} DMA_TypeDef;
+
+/**
+  * @brief DMA Multiplexer
+  */
+typedef struct
+{
+  __IO uint32_t   CCR;       /*!< DMA Multiplexer Channel x Control Register    Address offset: 0x0004 * (channel x) */
+}DMAMUX_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   CSR;       /*!< DMA Channel Status Register                    Address offset: 0x0080   */
+  __IO uint32_t   CFR;       /*!< DMA Channel Clear Flag Register                Address offset: 0x0084   */
+}DMAMUX_ChannelStatus_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGCR;        /*!< DMA Request Generator x Control Register     Address offset: 0x0100 + 0x0004 * (Req Gen x) */
+}DMAMUX_RequestGen_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGSR;        /*!< DMA Request Generator Status Register        Address offset: 0x0140   */
+  __IO uint32_t   RGCFR;       /*!< DMA Request Generator Clear Flag Register    Address offset: 0x0144   */
+}DMAMUX_RequestGenStatus_TypeDef;
+
+/**
+  * @brief Asynch Interrupt/Event Controller (EXTI)
+  */
+typedef struct
+{
+  __IO uint32_t RTSR1;          /*!< EXTI Rising Trigger Selection Register 1,        Address offset:   0x00 */
+  __IO uint32_t FTSR1;          /*!< EXTI Falling Trigger Selection Register 1,       Address offset:   0x04 */
+  __IO uint32_t SWIER1;         /*!< EXTI Software Interrupt event Register 1,        Address offset:   0x08 */
+  __IO uint32_t RPR1;           /*!< EXTI Rising Pending Register 1,                  Address offset:   0x0C */
+  __IO uint32_t FPR1;           /*!< EXTI Falling Pending Register 1,                 Address offset:   0x10 */
+       uint32_t RESERVED1[3];   /*!< Reserved 1,                                                0x14 -- 0x1C */
+       uint32_t RESERVED2[5];   /*!< Reserved 2,                                                0x20 -- 0x30 */
+       uint32_t RESERVED3[11];  /*!< Reserved 3,                                                0x34 -- 0x5C */
+  __IO uint32_t EXTICR[4];      /*!< EXTI External Interrupt Configuration Register,            0x60 -- 0x6C */
+       uint32_t RESERVED4[4];   /*!< Reserved 4,                                                0x70 -- 0x7C */
+  __IO uint32_t IMR1;           /*!< EXTI Interrupt Mask Register 1,                  Address offset:   0x80 */
+  __IO uint32_t EMR1;           /*!< EXTI Event Mask Register 1,                      Address offset:   0x84 */
+       uint32_t RESERVED5[2];   /*!< Reserved 5,                                                0x88 -- 0x8C */
+  __IO uint32_t IMR2;           /*!< EXTI Interrupt Mask Register 2,                  Address offset:   0x90 */
+  __IO uint32_t EMR2;           /*!< EXTI Event Mask Register 2,                      Address offset:   0x94 */
+} EXTI_TypeDef;
+
+/**
+  * @brief FLASH Registers
+  */
+typedef struct
+{
+  __IO uint32_t ACR;          /*!< FLASH Access Control register,                     Address offset: 0x00 */
+       uint32_t RESERVED1;    /*!< Reserved1,                                         Address offset: 0x04 */
+  __IO uint32_t KEYR;         /*!< FLASH Key register,                                Address offset: 0x08 */
+  __IO uint32_t OPTKEYR;      /*!< FLASH Option Key register,                         Address offset: 0x0C */
+  __IO uint32_t SR;           /*!< FLASH Status register,                             Address offset: 0x10 */
+  __IO uint32_t CR;           /*!< FLASH Control register,                            Address offset: 0x14 */
+  __IO uint32_t ECCR;         /*!< FLASH ECC register,                                Address offset: 0x18 */
+       uint32_t RESERVED2;    /*!< Reserved2,                                         Address offset: 0x1C */
+  __IO uint32_t OPTR;         /*!< FLASH Option register,                             Address offset: 0x20 */
+  __IO uint32_t PCROP1ASR;    /*!< FLASH Bank PCROP area A Start address register,    Address offset: 0x24 */
+  __IO uint32_t PCROP1AER;    /*!< FLASH Bank PCROP area A End address register,      Address offset: 0x28 */
+  __IO uint32_t WRP1AR;       /*!< FLASH Bank WRP area A address register,            Address offset: 0x2C */
+  __IO uint32_t WRP1BR;       /*!< FLASH Bank WRP area B address register,            Address offset: 0x30 */
+  __IO uint32_t PCROP1BSR;    /*!< FLASH Bank PCROP area B Start address register,    Address offset: 0x34 */
+  __IO uint32_t PCROP1BER;    /*!< FLASH Bank PCROP area B End address register,      Address offset: 0x38 */
+       uint32_t RESERVED8[17];/*!< Reserved8,                                         Address offset: 0x3C--0x7C */
+  __IO uint32_t SECR;         /*!< FLASH security register ,                          Address offset: 0x80 */
+} FLASH_TypeDef;
+
+/**
+  * @brief General Purpose I/O
+  */
+typedef struct
+{
+  __IO uint32_t MODER;       /*!< GPIO port mode register,               Address offset: 0x00      */
+  __IO uint32_t OTYPER;      /*!< GPIO port output type register,        Address offset: 0x04      */
+  __IO uint32_t OSPEEDR;     /*!< GPIO port output speed register,       Address offset: 0x08      */
+  __IO uint32_t PUPDR;       /*!< GPIO port pull-up/pull-down register,  Address offset: 0x0C      */
+  __IO uint32_t IDR;         /*!< GPIO port input data register,         Address offset: 0x10      */
+  __IO uint32_t ODR;         /*!< GPIO port output data register,        Address offset: 0x14      */
+  __IO uint32_t BSRR;        /*!< GPIO port bit set/reset  register,     Address offset: 0x18      */
+  __IO uint32_t LCKR;        /*!< GPIO port configuration lock register, Address offset: 0x1C      */
+  __IO uint32_t AFR[2];      /*!< GPIO alternate function registers,     Address offset: 0x20-0x24 */
+  __IO uint32_t BRR;         /*!< GPIO Bit Reset register,               Address offset: 0x28      */
+} GPIO_TypeDef;
+
+
+/**
+  * @brief Inter-integrated Circuit Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< I2C Control register 1,            Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< I2C Control register 2,            Address offset: 0x04 */
+  __IO uint32_t OAR1;        /*!< I2C Own address 1 register,        Address offset: 0x08 */
+  __IO uint32_t OAR2;        /*!< I2C Own address 2 register,        Address offset: 0x0C */
+  __IO uint32_t TIMINGR;     /*!< I2C Timing register,               Address offset: 0x10 */
+  __IO uint32_t TIMEOUTR;    /*!< I2C Timeout register,              Address offset: 0x14 */
+  __IO uint32_t ISR;         /*!< I2C Interrupt and status register, Address offset: 0x18 */
+  __IO uint32_t ICR;         /*!< I2C Interrupt clear register,      Address offset: 0x1C */
+  __IO uint32_t PECR;        /*!< I2C PEC register,                  Address offset: 0x20 */
+  __IO uint32_t RXDR;        /*!< I2C Receive data register,         Address offset: 0x24 */
+  __IO uint32_t TXDR;        /*!< I2C Transmit data register,        Address offset: 0x28 */
+} I2C_TypeDef;
+
+/**
+  * @brief Independent WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t KR;          /*!< IWDG Key register,       Address offset: 0x00 */
+  __IO uint32_t PR;          /*!< IWDG Prescaler register, Address offset: 0x04 */
+  __IO uint32_t RLR;         /*!< IWDG Reload register,    Address offset: 0x08 */
+  __IO uint32_t SR;          /*!< IWDG Status register,    Address offset: 0x0C */
+  __IO uint32_t WINR;        /*!< IWDG Window register,    Address offset: 0x10 */
+} IWDG_TypeDef;
+
+/**
+  * @brief LPTIMER
+  */
+typedef struct
+{
+  __IO uint32_t ISR;              /*!< LPTIM Interrupt and Status register,                Address offset: 0x00 */
+  __IO uint32_t ICR;              /*!< LPTIM Interrupt Clear register,                     Address offset: 0x04 */
+  __IO uint32_t IER;              /*!< LPTIM Interrupt Enable register,                    Address offset: 0x08 */
+  __IO uint32_t CFGR;             /*!< LPTIM Configuration register,                       Address offset: 0x0C */
+  __IO uint32_t CR;               /*!< LPTIM Control register,                             Address offset: 0x10 */
+  __IO uint32_t CMP;              /*!< LPTIM Compare register,                             Address offset: 0x14 */
+  __IO uint32_t ARR;              /*!< LPTIM Autoreload register,                          Address offset: 0x18 */
+  __IO uint32_t CNT;              /*!< LPTIM Counter register,                             Address offset: 0x1C */
+  __IO uint32_t RESERVED1;        /*!< Reserved1,                                          Address offset: 0x20 */
+  __IO uint32_t CFGR2;            /*!< LPTIM Option register,                              Address offset: 0x24 */
+} LPTIM_TypeDef;
+
+
+/**
+  * @brief Power Control
+  */
+typedef struct
+{
+  __IO uint32_t CR1;          /*!< PWR Power Control Register 1,                     Address offset: 0x00 */
+  __IO uint32_t CR2;          /*!< PWR Power Control Register 2,                     Address offset: 0x04 */
+  __IO uint32_t CR3;          /*!< PWR Power Control Register 3,                     Address offset: 0x08 */
+  __IO uint32_t CR4;          /*!< PWR Power Control Register 4,                     Address offset: 0x0C */
+  __IO uint32_t SR1;          /*!< PWR Power Status Register 1,                      Address offset: 0x10 */
+  __IO uint32_t SR2;          /*!< PWR Power Status Register 2,                      Address offset: 0x14 */
+  __IO uint32_t SCR;          /*!< PWR Power Status Clear Register,                  Address offset: 0x18 */
+       uint32_t RESERVED1;    /*!< Reserved,                                         Address offset: 0x1C */
+  __IO uint32_t PUCRA;        /*!< PWR Pull-Up Control Register of port A,           Address offset: 0x20 */
+  __IO uint32_t PDCRA;        /*!< PWR Pull-Down Control Register of port A,         Address offset: 0x24 */
+  __IO uint32_t PUCRB;        /*!< PWR Pull-Up Control Register of port B,           Address offset: 0x28 */
+  __IO uint32_t PDCRB;        /*!< PWR Pull-Down Control Register of port B,         Address offset: 0x2C */
+  __IO uint32_t PUCRC;        /*!< PWR Pull-Up Control Register of port C,           Address offset: 0x30 */
+  __IO uint32_t PDCRC;        /*!< PWR Pull-Down Control Register of port C,         Address offset: 0x34 */
+  __IO uint32_t PUCRD;        /*!< PWR Pull-Up Control Register of port D,           Address offset: 0x38 */
+  __IO uint32_t PDCRD;        /*!< PWR Pull-Down Control Register of port D,         Address offset: 0x3C */
+       uint32_t RESERVED2;    /*!< Reserved,                                         Address offset: 0x40 */
+       uint32_t RESERVED3;    /*!< Reserved,                                         Address offset: 0x44 */
+  __IO uint32_t PUCRF;        /*!< PWR Pull-Up Control Register of port F,           Address offset: 0x48 */
+  __IO uint32_t PDCRF;        /*!< PWR Pull-Down Control Register of port F,         Address offset: 0x4C */
+} PWR_TypeDef;
+
+/**
+  * @brief Reset and Clock Control
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< RCC Clock Sources Control Register,                                     Address offset: 0x00 */
+  __IO uint32_t ICSCR;       /*!< RCC Internal Clock Sources Calibration Register,                        Address offset: 0x04 */
+  __IO uint32_t CFGR;        /*!< RCC Regulated Domain Clocks Configuration Register,                     Address offset: 0x08 */
+  __IO uint32_t PLLCFGR;     /*!< RCC System PLL configuration Register,                                  Address offset: 0x0C */
+  __IO uint32_t RESERVED0;   /*!< Reserved,                                                               Address offset: 0x10 */
+  __IO uint32_t RESERVED1;   /*!< Reserved,                                                               Address offset: 0x14 */
+  __IO uint32_t CIER;        /*!< RCC Clock Interrupt Enable Register,                                    Address offset: 0x18 */
+  __IO uint32_t CIFR;        /*!< RCC Clock Interrupt Flag Register,                                      Address offset: 0x1C */
+  __IO uint32_t CICR;        /*!< RCC Clock Interrupt Clear Register,                                     Address offset: 0x20 */
+  __IO uint32_t IOPRSTR;     /*!< RCC IO port reset register,                                             Address offset: 0x24 */
+  __IO uint32_t AHBRSTR;     /*!< RCC AHB peripherals reset register,                                     Address offset: 0x28 */
+  __IO uint32_t APBRSTR1;    /*!< RCC APB peripherals reset register 1,                                   Address offset: 0x2C */
+  __IO uint32_t APBRSTR2;    /*!< RCC APB peripherals reset register 2,                                   Address offset: 0x30 */
+  __IO uint32_t IOPENR;      /*!< RCC IO port enable register,                                            Address offset: 0x34 */
+  __IO uint32_t AHBENR;      /*!< RCC AHB peripherals clock enable register,                              Address offset: 0x38 */
+  __IO uint32_t APBENR1;     /*!< RCC APB peripherals clock enable register1,                             Address offset: 0x3C */
+  __IO uint32_t APBENR2;     /*!< RCC APB peripherals clock enable register2,                             Address offset: 0x40 */
+  __IO uint32_t IOPSMENR;    /*!< RCC IO port clocks enable in sleep mode register,                       Address offset: 0x44 */
+  __IO uint32_t AHBSMENR;    /*!< RCC AHB peripheral clocks enable in sleep mode register,                Address offset: 0x48 */
+  __IO uint32_t APBSMENR1;   /*!< RCC APB peripheral clocks enable in sleep mode register1,               Address offset: 0x4C */
+  __IO uint32_t APBSMENR2;   /*!< RCC APB peripheral clocks enable in sleep mode register2,               Address offset: 0x50 */
+  __IO uint32_t CCIPR;       /*!< RCC Peripherals Independent Clocks Configuration Register,              Address offset: 0x54 */
+  __IO uint32_t RESERVED2;   /*!< Reserved,                                                               Address offset: 0x58 */
+  __IO uint32_t BDCR;        /*!< RCC Backup Domain Control Register,                                     Address offset: 0x5C */
+  __IO uint32_t CSR;         /*!< RCC Unregulated Domain Clock Control and Status Register,               Address offset: 0x60 */
+} RCC_TypeDef;
+
+/**
+  * @brief Real-Time Clock
+  */
+typedef struct
+{
+  __IO uint32_t TR;          /*!< RTC time register,                                         Address offset: 0x00 */
+  __IO uint32_t DR;          /*!< RTC date register,                                         Address offset: 0x04 */
+  __IO uint32_t SSR;         /*!< RTC sub second register,                                   Address offset: 0x08 */
+  __IO uint32_t ICSR;        /*!< RTC initialization control and status register,            Address offset: 0x0C */
+  __IO uint32_t PRER;        /*!< RTC prescaler register,                                    Address offset: 0x10 */
+  __IO uint32_t WUTR;        /*!< RTC wakeup timer register,                                 Address offset: 0x14 */
+  __IO uint32_t CR;          /*!< RTC control register,                                      Address offset: 0x18 */
+       uint32_t RESERVED0;   /*!< Reserved                                                   Address offset: 0x1C */
+       uint32_t RESERVED1;   /*!< Reserved                                                   Address offset: 0x20 */
+  __IO uint32_t WPR;         /*!< RTC write protection register,                             Address offset: 0x24 */
+  __IO uint32_t CALR;        /*!< RTC calibration register,                                  Address offset: 0x28 */
+  __IO uint32_t SHIFTR;      /*!< RTC shift control register,                                Address offset: 0x2C */
+  __IO uint32_t TSTR;        /*!< RTC time stamp time register,                              Address offset: 0x30 */
+  __IO uint32_t TSDR;        /*!< RTC time stamp date register,                              Address offset: 0x34 */
+  __IO uint32_t TSSSR;       /*!< RTC time-stamp sub second register,                        Address offset: 0x38 */
+       uint32_t RESERVED2;   /*!< Reserved                                                   Address offset: 0x1C */
+  __IO uint32_t ALRMAR;      /*!< RTC alarm A register,                                      Address offset: 0x40 */
+  __IO uint32_t ALRMASSR;    /*!< RTC alarm A sub second register,                           Address offset: 0x44 */
+  __IO uint32_t ALRMBR;      /*!< RTC alarm B register,                                      Address offset: 0x48 */
+  __IO uint32_t ALRMBSSR;    /*!< RTC alarm B sub second register,                           Address offset: 0x4C */
+  __IO uint32_t SR;          /*!< RTC Status register,                                       Address offset: 0x50 */
+  __IO uint32_t MISR;        /*!< RTC Masked Interrupt Status register,                      Address offset: 0x54 */
+       uint32_t RESERVED3;   /*!< Reserved                                                   Address offset: 0x58 */
+  __IO uint32_t SCR;         /*!< RTC Status Clear register,                                 Address offset: 0x5C */
+  __IO uint32_t OR;          /*!< RTC option register,                                       Address offset: 0x60 */
+} RTC_TypeDef;
+
+/**
+  * @brief Tamper and backup registers
+  */
+typedef struct
+{
+  __IO uint32_t CR1;            /*!< TAMP configuration register 1,                             Address offset: 0x00 */
+  __IO uint32_t CR2;            /*!< TAMP configuration register 2,                             Address offset: 0x04 */
+       uint32_t RESERVED0;      /*!< Reserved                                                   Address offset: 0x08 */
+  __IO uint32_t FLTCR;          /*!< Reserved                                                   Address offset: 0x0C */
+       uint32_t RESERVED1[7];   /*!< Reserved                                                   Address offset: 0x10 -- 0x28 */
+  __IO uint32_t IER;            /*!< TAMP Interrupt enable register,                            Address offset: 0x2C */
+  __IO uint32_t SR;             /*!< TAMP Status register,                                      Address offset: 0x30 */
+  __IO uint32_t MISR;           /*!< TAMP Masked Interrupt Status register,                     Address offset: 0x34 */
+       uint32_t RESERVED2;      /*!< Reserved                                                   Address offset: 0x38 */
+  __IO uint32_t SCR;            /*!< TAMP Status clear register,                                Address offset: 0x3C */
+       uint32_t RESERVED3[48];  /*!< Reserved                                                   Address offset: 0x54 -- 0xFC */
+  __IO uint32_t BKP0R;          /*!< TAMP backup register 0,                                    Address offset: 0x100 */
+  __IO uint32_t BKP1R;          /*!< TAMP backup register 1,                                    Address offset: 0x104 */
+  __IO uint32_t BKP2R;          /*!< TAMP backup register 2,                                    Address offset: 0x108 */
+  __IO uint32_t BKP3R;          /*!< TAMP backup register 3,                                    Address offset: 0x10C */
+  __IO uint32_t BKP4R;          /*!< TAMP backup register 4,                                    Address offset: 0x110 */
+} TAMP_TypeDef;
+
+  /**
+  * @brief Serial Peripheral Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;      /*!< SPI Control register 1 (not used in I2S mode),       Address offset: 0x00 */
+  __IO uint32_t CR2;      /*!< SPI Control register 2,                              Address offset: 0x04 */
+  __IO uint32_t SR;       /*!< SPI Status register,                                 Address offset: 0x08 */
+  __IO uint32_t DR;       /*!< SPI data register,                                   Address offset: 0x0C */
+  __IO uint32_t CRCPR;    /*!< SPI CRC polynomial register (not used in I2S mode),  Address offset: 0x10 */
+  __IO uint32_t RXCRCR;   /*!< SPI Rx CRC register (not used in I2S mode),          Address offset: 0x14 */
+  __IO uint32_t TXCRCR;   /*!< SPI Tx CRC register (not used in I2S mode),          Address offset: 0x18 */
+  __IO uint32_t I2SCFGR;  /*!< SPI_I2S configuration register,                      Address offset: 0x1C */
+  __IO uint32_t I2SPR;    /*!< SPI_I2S prescaler register,                          Address offset: 0x20 */
+} SPI_TypeDef;
+
+/**
+  * @brief System configuration controller
+  */
+typedef struct
+{
+  __IO uint32_t CFGR1;          /*!< SYSCFG configuration register 1,                   Address offset: 0x00 */
+       uint32_t RESERVED0[5];   /*!< Reserved,                                                   0x04 --0x14 */
+  __IO uint32_t CFGR2;          /*!< SYSCFG configuration register 2,                   Address offset: 0x18 */
+       uint32_t RESERVED1[25];  /*!< Reserved                                                           0x1C */
+  __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register,             Address offset: 0x80 */
+} SYSCFG_TypeDef;
+
+/**
+  * @brief TIM
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< TIM control register 1,                   Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< TIM control register 2,                   Address offset: 0x04 */
+  __IO uint32_t SMCR;        /*!< TIM slave mode control register,          Address offset: 0x08 */
+  __IO uint32_t DIER;        /*!< TIM DMA/interrupt enable register,        Address offset: 0x0C */
+  __IO uint32_t SR;          /*!< TIM status register,                      Address offset: 0x10 */
+  __IO uint32_t EGR;         /*!< TIM event generation register,            Address offset: 0x14 */
+  __IO uint32_t CCMR1;       /*!< TIM capture/compare mode register 1,      Address offset: 0x18 */
+  __IO uint32_t CCMR2;       /*!< TIM capture/compare mode register 2,      Address offset: 0x1C */
+  __IO uint32_t CCER;        /*!< TIM capture/compare enable register,      Address offset: 0x20 */
+  __IO uint32_t CNT;         /*!< TIM counter register,                     Address offset: 0x24 */
+  __IO uint32_t PSC;         /*!< TIM prescaler register,                   Address offset: 0x28 */
+  __IO uint32_t ARR;         /*!< TIM auto-reload register,                 Address offset: 0x2C */
+  __IO uint32_t RCR;         /*!< TIM repetition counter register,          Address offset: 0x30 */
+  __IO uint32_t CCR1;        /*!< TIM capture/compare register 1,           Address offset: 0x34 */
+  __IO uint32_t CCR2;        /*!< TIM capture/compare register 2,           Address offset: 0x38 */
+  __IO uint32_t CCR3;        /*!< TIM capture/compare register 3,           Address offset: 0x3C */
+  __IO uint32_t CCR4;        /*!< TIM capture/compare register 4,           Address offset: 0x40 */
+  __IO uint32_t BDTR;        /*!< TIM break and dead-time register,         Address offset: 0x44 */
+  __IO uint32_t DCR;         /*!< TIM DMA control register,                 Address offset: 0x48 */
+  __IO uint32_t DMAR;        /*!< TIM DMA address for full transfer,        Address offset: 0x4C */
+  __IO uint32_t OR1;         /*!< TIM option register,                      Address offset: 0x50 */
+  __IO uint32_t CCMR3;       /*!< TIM capture/compare mode register 3,      Address offset: 0x54 */
+  __IO uint32_t CCR5;        /*!< TIM capture/compare register5,            Address offset: 0x58 */
+  __IO uint32_t CCR6;        /*!< TIM capture/compare register6,            Address offset: 0x5C */
+  __IO uint32_t AF1;         /*!< TIM alternate function register 1,        Address offset: 0x60 */
+  __IO uint32_t AF2;         /*!< TIM alternate function register 2,        Address offset: 0x64 */
+  __IO uint32_t TISEL;       /*!< TIM Input Selection register,             Address offset: 0x68 */
+} TIM_TypeDef;
+
+/**
+  * @brief Universal Synchronous Asynchronous Receiver Transmitter
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< USART Control register 1,                 Address offset: 0x00  */
+  __IO uint32_t CR2;         /*!< USART Control register 2,                 Address offset: 0x04  */
+  __IO uint32_t CR3;         /*!< USART Control register 3,                 Address offset: 0x08  */
+  __IO uint32_t BRR;         /*!< USART Baud rate register,                 Address offset: 0x0C  */
+  __IO uint32_t GTPR;        /*!< USART Guard time and prescaler register,  Address offset: 0x10  */
+  __IO uint32_t RTOR;        /*!< USART Receiver Time Out register,         Address offset: 0x14  */
+  __IO uint32_t RQR;         /*!< USART Request register,                   Address offset: 0x18  */
+  __IO uint32_t ISR;         /*!< USART Interrupt and status register,      Address offset: 0x1C  */
+  __IO uint32_t ICR;         /*!< USART Interrupt flag Clear register,      Address offset: 0x20  */
+  __IO uint32_t RDR;         /*!< USART Receive Data register,              Address offset: 0x24  */
+  __IO uint32_t TDR;         /*!< USART Transmit Data register,             Address offset: 0x28  */
+  __IO uint32_t PRESC;       /*!< USART Prescaler register,                 Address offset: 0x2C  */
+} USART_TypeDef;
+
+/**
+  * @brief VREFBUF
+  */
+typedef struct
+{
+  __IO uint32_t CSR;         /*!< VREFBUF control and status register,         Address offset: 0x00 */
+  __IO uint32_t CCR;         /*!< VREFBUF calibration and control register,    Address offset: 0x04 */
+} VREFBUF_TypeDef;
+
+/**
+  * @brief Window WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< WWDG Control register,       Address offset: 0x00 */
+  __IO uint32_t CFR;         /*!< WWDG Configuration register, Address offset: 0x04 */
+  __IO uint32_t SR;          /*!< WWDG Status register,        Address offset: 0x08 */
+} WWDG_TypeDef;
+
+
+/**
+  * @brief UCPD
+  */
+typedef struct
+{
+  __IO uint32_t CFG1;          /*!< UCPD configuration register 1,             Address offset: 0x00 */
+  __IO uint32_t CFG2;          /*!< UCPD configuration register 2,             Address offset: 0x04 */
+  __IO uint32_t RESERVED0;     /*!< UCPD reserved register,                    Address offset: 0x08 */
+  __IO uint32_t CR;            /*!< UCPD control register,                     Address offset: 0x0C */
+  __IO uint32_t IMR;           /*!< UCPD interrupt mask register,              Address offset: 0x10 */
+  __IO uint32_t SR;            /*!< UCPD status register,                      Address offset: 0x14 */
+  __IO uint32_t ICR;           /*!< UCPD interrupt flag clear register         Address offset: 0x18 */
+  __IO uint32_t TX_ORDSET;     /*!< UCPD Tx ordered set type register,         Address offset: 0x1C */
+  __IO uint32_t TX_PAYSZ;      /*!< UCPD Tx payload size register,             Address offset: 0x20 */
+  __IO uint32_t TXDR;          /*!< UCPD Tx data register,                     Address offset: 0x24 */
+  __IO uint32_t RX_ORDSET;     /*!< UCPD Rx ordered set type register,         Address offset: 0x28 */
+  __IO uint32_t RX_PAYSZ;      /*!< UCPD Rx payload size register,             Address offset: 0x2C */
+  __IO uint32_t RXDR;          /*!< UCPD Rx data register,                     Address offset: 0x30 */
+  __IO uint32_t RX_ORDEXT1;    /*!< UCPD Rx ordered set extension 1 register,  Address offset: 0x34 */
+  __IO uint32_t RX_ORDEXT2;    /*!< UCPD Rx ordered set extension 2 register,  Address offset: 0x38 */
+
+} UCPD_TypeDef;
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_memory_map
+  * @{
+  */
+#define FLASH_BASE            (0x08000000UL)  /*!< FLASH base address */
+#define SRAM_BASE             (0x20000000UL)  /*!< SRAM base address */
+#define PERIPH_BASE           (0x40000000UL)  /*!< Peripheral base address */
+#define IOPORT_BASE           (0x50000000UL)  /*!< IOPORT base address */
+#define SRAM_SIZE_MAX         (0x00008000UL)  /*!< maximum SRAM size (up to 32 KBytes) */
+
+#define FLASH_SIZE            (((*((uint32_t *)FLASHSIZE_BASE)) & (0x00FFU)) << 10U)
+
+/*!< Peripheral memory map */
+#define APBPERIPH_BASE        (PERIPH_BASE)
+#define AHBPERIPH_BASE        (PERIPH_BASE + 0x00020000UL)
+
+/*!< APB peripherals */
+
+#define TIM2_BASE             (APBPERIPH_BASE + 0UL)
+#define TIM3_BASE             (APBPERIPH_BASE + 0x00000400UL)
+#define TIM6_BASE             (APBPERIPH_BASE + 0x00001000UL)
+#define TIM7_BASE             (APBPERIPH_BASE + 0x00001400UL)
+#define TIM14_BASE            (APBPERIPH_BASE + 0x00002000UL)
+#define RTC_BASE              (APBPERIPH_BASE + 0x00002800UL)
+#define WWDG_BASE             (APBPERIPH_BASE + 0x00002C00UL)
+#define IWDG_BASE             (APBPERIPH_BASE + 0x00003000UL)
+#define SPI2_BASE             (APBPERIPH_BASE + 0x00003800UL)
+#define USART2_BASE           (APBPERIPH_BASE + 0x00004400UL)
+#define USART3_BASE           (APBPERIPH_BASE + 0x00004800UL)
+#define USART4_BASE           (APBPERIPH_BASE + 0x00004C00UL)
+#define I2C1_BASE             (APBPERIPH_BASE + 0x00005400UL)
+#define I2C2_BASE             (APBPERIPH_BASE + 0x00005800UL)
+#define PWR_BASE              (APBPERIPH_BASE + 0x00007000UL)
+#define DAC1_BASE             (APBPERIPH_BASE + 0x00007400UL)
+#define DAC_BASE              (APBPERIPH_BASE + 0x00007400UL) /* Kept for legacy purpose */
+#define CEC_BASE              (APBPERIPH_BASE + 0x00007800UL)
+#define LPTIM1_BASE           (APBPERIPH_BASE + 0x00007C00UL)
+#define LPUART1_BASE          (APBPERIPH_BASE + 0x00008000UL)
+#define LPTIM2_BASE           (APBPERIPH_BASE + 0x00009400UL)
+#define UCPD1_BASE            (APBPERIPH_BASE + 0x0000A000UL)
+#define UCPD2_BASE            (APBPERIPH_BASE + 0x0000A400UL)
+#define TAMP_BASE             (APBPERIPH_BASE + 0x0000B000UL)
+#define SYSCFG_BASE           (APBPERIPH_BASE + 0x00010000UL)
+#define VREFBUF_BASE          (APBPERIPH_BASE + 0x00010030UL)
+#define COMP1_BASE            (SYSCFG_BASE + 0x0200UL)
+#define COMP2_BASE            (SYSCFG_BASE + 0x0204UL)
+#define ADC1_BASE             (APBPERIPH_BASE + 0x00012400UL)
+#define ADC1_COMMON_BASE      (APBPERIPH_BASE + 0x00012708UL)
+#define ADC_BASE              (ADC1_COMMON_BASE) /* Kept for legacy purpose */
+#define TIM1_BASE             (APBPERIPH_BASE + 0x00012C00UL)
+#define SPI1_BASE             (APBPERIPH_BASE + 0x00013000UL)
+#define USART1_BASE           (APBPERIPH_BASE + 0x00013800UL)
+#define TIM15_BASE            (APBPERIPH_BASE + 0x00014000UL)
+#define TIM16_BASE            (APBPERIPH_BASE + 0x00014400UL)
+#define TIM17_BASE            (APBPERIPH_BASE + 0x00014800UL)
+#define DBG_BASE              (APBPERIPH_BASE + 0x00015800UL)
+
+
+/*!< AHB peripherals */
+#define DMA1_BASE             (AHBPERIPH_BASE)
+#define DMAMUX1_BASE          (AHBPERIPH_BASE + 0x00000800UL)
+#define RCC_BASE              (AHBPERIPH_BASE + 0x00001000UL)
+#define EXTI_BASE             (AHBPERIPH_BASE + 0x00001800UL)
+#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x00002000UL)
+#define CRC_BASE              (AHBPERIPH_BASE + 0x00003000UL)
+
+
+#define DMA1_Channel1_BASE    (DMA1_BASE + 0x00000008UL)
+#define DMA1_Channel2_BASE    (DMA1_BASE + 0x0000001CUL)
+#define DMA1_Channel3_BASE    (DMA1_BASE + 0x00000030UL)
+#define DMA1_Channel4_BASE    (DMA1_BASE + 0x00000044UL)
+#define DMA1_Channel5_BASE    (DMA1_BASE + 0x00000058UL)
+#define DMA1_Channel6_BASE    (DMA1_BASE + 0x0000006CUL)
+#define DMA1_Channel7_BASE    (DMA1_BASE + 0x00000080UL)
+
+#define DMAMUX1_Channel0_BASE    (DMAMUX1_BASE)
+#define DMAMUX1_Channel1_BASE    (DMAMUX1_BASE + 0x00000004UL)
+#define DMAMUX1_Channel2_BASE    (DMAMUX1_BASE + 0x00000008UL)
+#define DMAMUX1_Channel3_BASE    (DMAMUX1_BASE + 0x0000000CUL)
+#define DMAMUX1_Channel4_BASE    (DMAMUX1_BASE + 0x00000010UL)
+#define DMAMUX1_Channel5_BASE    (DMAMUX1_BASE + 0x00000014UL)
+#define DMAMUX1_Channel6_BASE    (DMAMUX1_BASE + 0x00000018UL)
+
+#define DMAMUX1_RequestGenerator0_BASE  (DMAMUX1_BASE + 0x00000100UL)
+#define DMAMUX1_RequestGenerator1_BASE  (DMAMUX1_BASE + 0x00000104UL)
+#define DMAMUX1_RequestGenerator2_BASE  (DMAMUX1_BASE + 0x00000108UL)
+#define DMAMUX1_RequestGenerator3_BASE  (DMAMUX1_BASE + 0x0000010CUL)
+
+#define DMAMUX1_ChannelStatus_BASE      (DMAMUX1_BASE + 0x00000080UL)
+#define DMAMUX1_RequestGenStatus_BASE   (DMAMUX1_BASE + 0x00000140UL)
+
+/*!< IOPORT */
+#define GPIOA_BASE            (IOPORT_BASE + 0x00000000UL)
+#define GPIOB_BASE            (IOPORT_BASE + 0x00000400UL)
+#define GPIOC_BASE            (IOPORT_BASE + 0x00000800UL)
+#define GPIOD_BASE            (IOPORT_BASE + 0x00000C00UL)
+#define GPIOF_BASE            (IOPORT_BASE + 0x00001400UL)
+
+/*!< Device Electronic Signature */
+#define PACKAGE_BASE          (0x1FFF7500UL)        /*!< Package data register base address     */
+#define UID_BASE              (0x1FFF7590UL)        /*!< Unique device ID register base address */
+#define FLASHSIZE_BASE        (0x1FFF75E0UL)        /*!< Flash size data register base address  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_declaration
+  * @{
+  */
+#define TIM2                ((TIM_TypeDef *) TIM2_BASE)
+#define TIM3                ((TIM_TypeDef *) TIM3_BASE)
+#define TIM6                ((TIM_TypeDef *) TIM6_BASE)
+#define TIM7                ((TIM_TypeDef *) TIM7_BASE)
+#define TIM14               ((TIM_TypeDef *) TIM14_BASE)
+#define RTC                 ((RTC_TypeDef *) RTC_BASE)
+#define TAMP                ((TAMP_TypeDef *) TAMP_BASE)
+#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)
+#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)
+#define SPI2                ((SPI_TypeDef *) SPI2_BASE)
+#define USART2              ((USART_TypeDef *) USART2_BASE)
+#define USART3              ((USART_TypeDef *) USART3_BASE)
+#define USART4              ((USART_TypeDef *) USART4_BASE)
+#define I2C1                ((I2C_TypeDef *) I2C1_BASE)
+#define I2C2                ((I2C_TypeDef *) I2C2_BASE)
+#define LPTIM1              ((LPTIM_TypeDef *) LPTIM1_BASE)
+#define PWR                 ((PWR_TypeDef *) PWR_BASE)
+#define RCC                 ((RCC_TypeDef *) RCC_BASE)
+#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)
+#define DAC1                ((DAC_TypeDef *) DAC1_BASE)
+#define DAC                 ((DAC_TypeDef *) DAC_BASE) /* Kept for legacy purpose */
+#define LPUART1             ((USART_TypeDef *) LPUART1_BASE)
+#define LPTIM2              ((LPTIM_TypeDef *) LPTIM2_BASE)
+#define CEC                 ((CEC_TypeDef *) CEC_BASE)
+#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)
+#define VREFBUF             ((VREFBUF_TypeDef *) VREFBUF_BASE)
+#define COMP1               ((COMP_TypeDef *) COMP1_BASE)
+#define COMP2               ((COMP_TypeDef *) COMP2_BASE)
+#define COMP12_COMMON       ((COMP_Common_TypeDef *) COMP1_BASE)
+#define TIM1                ((TIM_TypeDef *) TIM1_BASE)
+#define SPI1                ((SPI_TypeDef *) SPI1_BASE)
+#define USART1              ((USART_TypeDef *) USART1_BASE)
+#define TIM15               ((TIM_TypeDef *) TIM15_BASE)
+#define TIM16               ((TIM_TypeDef *) TIM16_BASE)
+#define TIM17               ((TIM_TypeDef *) TIM17_BASE)
+#define DMA1                ((DMA_TypeDef *) DMA1_BASE)
+#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)
+#define CRC                 ((CRC_TypeDef *) CRC_BASE)
+#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)
+#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)
+#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)
+#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)
+#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)
+#define ADC1                ((ADC_TypeDef *) ADC1_BASE)
+#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC1_COMMON_BASE)
+#define ADC                 (ADC1_COMMON) /* Kept for legacy purpose */
+
+
+#define UCPD1               ((UCPD_TypeDef *) UCPD1_BASE)
+#define UCPD2               ((UCPD_TypeDef *) UCPD2_BASE)
+
+#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
+#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
+#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
+#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
+#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
+#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
+#define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
+#define DMAMUX1                ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE)
+#define DMAMUX1_Channel0       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE)
+#define DMAMUX1_Channel1       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE)
+#define DMAMUX1_Channel2       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE)
+#define DMAMUX1_Channel3       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE)
+#define DMAMUX1_Channel4       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE)
+#define DMAMUX1_Channel5       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE)
+#define DMAMUX1_Channel6       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE)
+
+#define DMAMUX1_RequestGenerator0  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE)
+#define DMAMUX1_RequestGenerator1  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE)
+#define DMAMUX1_RequestGenerator2  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE)
+#define DMAMUX1_RequestGenerator3  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE)
+
+#define DMAMUX1_ChannelStatus      ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE)
+#define DMAMUX1_RequestGenStatus   ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE)
+
+#define DBG              ((DBG_TypeDef *) DBG_BASE)
+
+/**
+  * @}
+  */
+
+/** @addtogroup Exported_constants
+  * @{
+  */
+
+  /** @addtogroup Hardware_Constant_Definition
+    * @{
+    */
+#define LSI_STARTUP_TIME 130U /*!< LSI Maximum startup time in us */
+
+  /**
+    * @}
+    */
+
+  /** @addtogroup Peripheral_Registers_Bits_Definition
+  * @{
+  */
+
+/******************************************************************************/
+/*                         Peripheral Registers Bits Definition               */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Analog to Digital Converter (ADC)                     */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for ADC_ISR register  *******************/
+#define ADC_ISR_ADRDY_Pos              (0U)
+#define ADC_ISR_ADRDY_Msk              (0x1UL << ADC_ISR_ADRDY_Pos)            /*!< 0x00000001 */
+#define ADC_ISR_ADRDY                  ADC_ISR_ADRDY_Msk                       /*!< ADC ready flag */
+#define ADC_ISR_EOSMP_Pos              (1U)
+#define ADC_ISR_EOSMP_Msk              (0x1UL << ADC_ISR_EOSMP_Pos)            /*!< 0x00000002 */
+#define ADC_ISR_EOSMP                  ADC_ISR_EOSMP_Msk                       /*!< ADC group regular end of sampling flag */
+#define ADC_ISR_EOC_Pos                (2U)
+#define ADC_ISR_EOC_Msk                (0x1UL << ADC_ISR_EOC_Pos)              /*!< 0x00000004 */
+#define ADC_ISR_EOC                    ADC_ISR_EOC_Msk                         /*!< ADC group regular end of unitary conversion flag */
+#define ADC_ISR_EOS_Pos                (3U)
+#define ADC_ISR_EOS_Msk                (0x1UL << ADC_ISR_EOS_Pos)              /*!< 0x00000008 */
+#define ADC_ISR_EOS                    ADC_ISR_EOS_Msk                         /*!< ADC group regular end of sequence conversions flag */
+#define ADC_ISR_OVR_Pos                (4U)
+#define ADC_ISR_OVR_Msk                (0x1UL << ADC_ISR_OVR_Pos)              /*!< 0x00000010 */
+#define ADC_ISR_OVR                    ADC_ISR_OVR_Msk                         /*!< ADC group regular overrun flag */
+#define ADC_ISR_AWD1_Pos               (7U)
+#define ADC_ISR_AWD1_Msk               (0x1UL << ADC_ISR_AWD1_Pos)             /*!< 0x00000080 */
+#define ADC_ISR_AWD1                   ADC_ISR_AWD1_Msk                        /*!< ADC analog watchdog 1 flag */
+#define ADC_ISR_AWD2_Pos               (8U)
+#define ADC_ISR_AWD2_Msk               (0x1UL << ADC_ISR_AWD2_Pos)             /*!< 0x00000100 */
+#define ADC_ISR_AWD2                   ADC_ISR_AWD2_Msk                        /*!< ADC analog watchdog 2 flag */
+#define ADC_ISR_AWD3_Pos               (9U)
+#define ADC_ISR_AWD3_Msk               (0x1UL << ADC_ISR_AWD3_Pos)             /*!< 0x00000200 */
+#define ADC_ISR_AWD3                   ADC_ISR_AWD3_Msk                        /*!< ADC analog watchdog 3 flag */
+#define ADC_ISR_EOCAL_Pos              (11U)
+#define ADC_ISR_EOCAL_Msk              (0x1UL << ADC_ISR_EOCAL_Pos)            /*!< 0x00000800 */
+#define ADC_ISR_EOCAL                  ADC_ISR_EOCAL_Msk                       /*!< ADC end of calibration flag */
+#define ADC_ISR_CCRDY_Pos              (13U)
+#define ADC_ISR_CCRDY_Msk              (0x1UL << ADC_ISR_CCRDY_Pos)            /*!< 0x00002000 */
+#define ADC_ISR_CCRDY                  ADC_ISR_CCRDY_Msk                       /*!< ADC channel configuration ready flag */
+
+/* Legacy defines */
+#define ADC_ISR_EOSEQ           (ADC_ISR_EOS)
+
+/********************  Bit definition for ADC_IER register  *******************/
+#define ADC_IER_ADRDYIE_Pos            (0U)
+#define ADC_IER_ADRDYIE_Msk            (0x1UL << ADC_IER_ADRDYIE_Pos)          /*!< 0x00000001 */
+#define ADC_IER_ADRDYIE                ADC_IER_ADRDYIE_Msk                     /*!< ADC ready interrupt */
+#define ADC_IER_EOSMPIE_Pos            (1U)
+#define ADC_IER_EOSMPIE_Msk            (0x1UL << ADC_IER_EOSMPIE_Pos)          /*!< 0x00000002 */
+#define ADC_IER_EOSMPIE                ADC_IER_EOSMPIE_Msk                     /*!< ADC group regular end of sampling interrupt */
+#define ADC_IER_EOCIE_Pos              (2U)
+#define ADC_IER_EOCIE_Msk              (0x1UL << ADC_IER_EOCIE_Pos)            /*!< 0x00000004 */
+#define ADC_IER_EOCIE                  ADC_IER_EOCIE_Msk                       /*!< ADC group regular end of unitary conversion interrupt */
+#define ADC_IER_EOSIE_Pos              (3U)
+#define ADC_IER_EOSIE_Msk              (0x1UL << ADC_IER_EOSIE_Pos)            /*!< 0x00000008 */
+#define ADC_IER_EOSIE                  ADC_IER_EOSIE_Msk                       /*!< ADC group regular end of sequence conversions interrupt */
+#define ADC_IER_OVRIE_Pos              (4U)
+#define ADC_IER_OVRIE_Msk              (0x1UL << ADC_IER_OVRIE_Pos)            /*!< 0x00000010 */
+#define ADC_IER_OVRIE                  ADC_IER_OVRIE_Msk                       /*!< ADC group regular overrun interrupt */
+#define ADC_IER_AWD1IE_Pos             (7U)
+#define ADC_IER_AWD1IE_Msk             (0x1UL << ADC_IER_AWD1IE_Pos)           /*!< 0x00000080 */
+#define ADC_IER_AWD1IE                 ADC_IER_AWD1IE_Msk                      /*!< ADC analog watchdog 1 interrupt */
+#define ADC_IER_AWD2IE_Pos             (8U)
+#define ADC_IER_AWD2IE_Msk             (0x1UL << ADC_IER_AWD2IE_Pos)           /*!< 0x00000100 */
+#define ADC_IER_AWD2IE                 ADC_IER_AWD2IE_Msk                      /*!< ADC analog watchdog 2 interrupt */
+#define ADC_IER_AWD3IE_Pos             (9U)
+#define ADC_IER_AWD3IE_Msk             (0x1UL << ADC_IER_AWD3IE_Pos)           /*!< 0x00000200 */
+#define ADC_IER_AWD3IE                 ADC_IER_AWD3IE_Msk                      /*!< ADC analog watchdog 3 interrupt */
+#define ADC_IER_EOCALIE_Pos            (11U)
+#define ADC_IER_EOCALIE_Msk            (0x1UL << ADC_IER_EOCALIE_Pos)          /*!< 0x00000800 */
+#define ADC_IER_EOCALIE                ADC_IER_EOCALIE_Msk                     /*!< ADC end of calibration interrupt */
+#define ADC_IER_CCRDYIE_Pos            (13U)
+#define ADC_IER_CCRDYIE_Msk            (0x1UL << ADC_IER_CCRDYIE_Pos)          /*!< 0x00002000 */
+#define ADC_IER_CCRDYIE                ADC_IER_CCRDYIE_Msk                     /*!< ADC channel configuration ready interrupt */
+
+/* Legacy defines */
+#define ADC_IER_EOSEQIE           (ADC_IER_EOSIE)
+
+/********************  Bit definition for ADC_CR register  ********************/
+#define ADC_CR_ADEN_Pos                (0U)
+#define ADC_CR_ADEN_Msk                (0x1UL << ADC_CR_ADEN_Pos)              /*!< 0x00000001 */
+#define ADC_CR_ADEN                    ADC_CR_ADEN_Msk                         /*!< ADC enable */
+#define ADC_CR_ADDIS_Pos               (1U)
+#define ADC_CR_ADDIS_Msk               (0x1UL << ADC_CR_ADDIS_Pos)             /*!< 0x00000002 */
+#define ADC_CR_ADDIS                   ADC_CR_ADDIS_Msk                        /*!< ADC disable */
+#define ADC_CR_ADSTART_Pos             (2U)
+#define ADC_CR_ADSTART_Msk             (0x1UL << ADC_CR_ADSTART_Pos)           /*!< 0x00000004 */
+#define ADC_CR_ADSTART                 ADC_CR_ADSTART_Msk                      /*!< ADC group regular conversion start */
+#define ADC_CR_ADSTP_Pos               (4U)
+#define ADC_CR_ADSTP_Msk               (0x1UL << ADC_CR_ADSTP_Pos)             /*!< 0x00000010 */
+#define ADC_CR_ADSTP                   ADC_CR_ADSTP_Msk                        /*!< ADC group regular conversion stop */
+#define ADC_CR_ADVREGEN_Pos            (28U)
+#define ADC_CR_ADVREGEN_Msk            (0x1UL << ADC_CR_ADVREGEN_Pos)          /*!< 0x10000000 */
+#define ADC_CR_ADVREGEN                ADC_CR_ADVREGEN_Msk                     /*!< ADC voltage regulator enable */
+#define ADC_CR_ADCAL_Pos               (31U)
+#define ADC_CR_ADCAL_Msk               (0x1UL << ADC_CR_ADCAL_Pos)             /*!< 0x80000000 */
+#define ADC_CR_ADCAL                   ADC_CR_ADCAL_Msk                        /*!< ADC calibration */
+
+/********************  Bit definition for ADC_CFGR1 register  *****************/
+#define ADC_CFGR1_DMAEN_Pos            (0U)
+#define ADC_CFGR1_DMAEN_Msk            (0x1UL << ADC_CFGR1_DMAEN_Pos)          /*!< 0x00000001 */
+#define ADC_CFGR1_DMAEN                ADC_CFGR1_DMAEN_Msk                     /*!< ADC DMA transfer enable */
+#define ADC_CFGR1_DMACFG_Pos           (1U)
+#define ADC_CFGR1_DMACFG_Msk           (0x1UL << ADC_CFGR1_DMACFG_Pos)         /*!< 0x00000002 */
+#define ADC_CFGR1_DMACFG               ADC_CFGR1_DMACFG_Msk                    /*!< ADC DMA transfer configuration */
+
+#define ADC_CFGR1_SCANDIR_Pos          (2U)
+#define ADC_CFGR1_SCANDIR_Msk          (0x1UL << ADC_CFGR1_SCANDIR_Pos)        /*!< 0x00000004 */
+#define ADC_CFGR1_SCANDIR              ADC_CFGR1_SCANDIR_Msk                   /*!< ADC group regular sequencer scan direction */
+
+#define ADC_CFGR1_RES_Pos              (3U)
+#define ADC_CFGR1_RES_Msk              (0x3UL << ADC_CFGR1_RES_Pos)            /*!< 0x00000018 */
+#define ADC_CFGR1_RES                  ADC_CFGR1_RES_Msk                       /*!< ADC data resolution */
+#define ADC_CFGR1_RES_0                (0x1U << ADC_CFGR1_RES_Pos)             /*!< 0x00000008 */
+#define ADC_CFGR1_RES_1                (0x2U << ADC_CFGR1_RES_Pos)             /*!< 0x00000010 */
+
+#define ADC_CFGR1_ALIGN_Pos            (5U)
+#define ADC_CFGR1_ALIGN_Msk            (0x1UL << ADC_CFGR1_ALIGN_Pos)          /*!< 0x00000020 */
+#define ADC_CFGR1_ALIGN                ADC_CFGR1_ALIGN_Msk                     /*!< ADC data alignment */
+
+#define ADC_CFGR1_EXTSEL_Pos           (6U)
+#define ADC_CFGR1_EXTSEL_Msk           (0x7UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x000001C0 */
+#define ADC_CFGR1_EXTSEL               ADC_CFGR1_EXTSEL_Msk                    /*!< ADC group regular external trigger source */
+#define ADC_CFGR1_EXTSEL_0             (0x1UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000040 */
+#define ADC_CFGR1_EXTSEL_1             (0x2UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000080 */
+#define ADC_CFGR1_EXTSEL_2             (0x4UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000100 */
+
+#define ADC_CFGR1_EXTEN_Pos            (10U)
+#define ADC_CFGR1_EXTEN_Msk            (0x3UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000C00 */
+#define ADC_CFGR1_EXTEN                ADC_CFGR1_EXTEN_Msk                     /*!< ADC group regular external trigger polarity */
+#define ADC_CFGR1_EXTEN_0              (0x1UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000400 */
+#define ADC_CFGR1_EXTEN_1              (0x2UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000800 */
+
+#define ADC_CFGR1_OVRMOD_Pos           (12U)
+#define ADC_CFGR1_OVRMOD_Msk           (0x1UL << ADC_CFGR1_OVRMOD_Pos)         /*!< 0x00001000 */
+#define ADC_CFGR1_OVRMOD               ADC_CFGR1_OVRMOD_Msk                    /*!< ADC group regular overrun configuration */
+#define ADC_CFGR1_CONT_Pos             (13U)
+#define ADC_CFGR1_CONT_Msk             (0x1UL << ADC_CFGR1_CONT_Pos)           /*!< 0x00002000 */
+#define ADC_CFGR1_CONT                 ADC_CFGR1_CONT_Msk                      /*!< ADC group regular continuous conversion mode */
+#define ADC_CFGR1_WAIT_Pos             (14U)
+#define ADC_CFGR1_WAIT_Msk             (0x1UL << ADC_CFGR1_WAIT_Pos)           /*!< 0x00004000 */
+#define ADC_CFGR1_WAIT                 ADC_CFGR1_WAIT_Msk                      /*!< ADC low power auto wait */
+#define ADC_CFGR1_AUTOFF_Pos           (15U)
+#define ADC_CFGR1_AUTOFF_Msk           (0x1UL << ADC_CFGR1_AUTOFF_Pos)         /*!< 0x00008000 */
+#define ADC_CFGR1_AUTOFF               ADC_CFGR1_AUTOFF_Msk                    /*!< ADC low power auto power off */
+#define ADC_CFGR1_DISCEN_Pos           (16U)
+#define ADC_CFGR1_DISCEN_Msk           (0x1UL << ADC_CFGR1_DISCEN_Pos)         /*!< 0x00010000 */
+#define ADC_CFGR1_DISCEN               ADC_CFGR1_DISCEN_Msk                    /*!< ADC group regular sequencer discontinuous mode */
+#define ADC_CFGR1_CHSELRMOD_Pos        (21U)
+#define ADC_CFGR1_CHSELRMOD_Msk        (0x1UL << ADC_CFGR1_CHSELRMOD_Pos)      /*!< 0x00200000 */
+#define ADC_CFGR1_CHSELRMOD            ADC_CFGR1_CHSELRMOD_Msk                 /*!< ADC group regular sequencer mode */
+
+#define ADC_CFGR1_AWD1SGL_Pos          (22U)
+#define ADC_CFGR1_AWD1SGL_Msk          (0x1UL << ADC_CFGR1_AWD1SGL_Pos)        /*!< 0x00400000 */
+#define ADC_CFGR1_AWD1SGL              ADC_CFGR1_AWD1SGL_Msk                   /*!< ADC analog watchdog 1 monitoring a single channel or all channels */
+#define ADC_CFGR1_AWD1EN_Pos           (23U)
+#define ADC_CFGR1_AWD1EN_Msk           (0x1UL << ADC_CFGR1_AWD1EN_Pos)         /*!< 0x00800000 */
+#define ADC_CFGR1_AWD1EN               ADC_CFGR1_AWD1EN_Msk                    /*!< ADC analog watchdog 1 enable on scope ADC group regular */
+
+#define ADC_CFGR1_AWD1CH_Pos           (26U)
+#define ADC_CFGR1_AWD1CH_Msk           (0x1FUL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x7C000000 */
+#define ADC_CFGR1_AWD1CH               ADC_CFGR1_AWD1CH_Msk                    /*!< ADC analog watchdog 1 monitored channel selection */
+#define ADC_CFGR1_AWD1CH_0             (0x01UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x04000000 */
+#define ADC_CFGR1_AWD1CH_1             (0x02UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x08000000 */
+#define ADC_CFGR1_AWD1CH_2             (0x04UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x10000000 */
+#define ADC_CFGR1_AWD1CH_3             (0x08UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x20000000 */
+#define ADC_CFGR1_AWD1CH_4             (0x10UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x40000000 */
+
+/* Legacy defines */
+#define ADC_CFGR1_AUTDLY          (ADC_CFGR1_WAIT)
+
+/********************  Bit definition for ADC_CFGR2 register  *****************/
+#define ADC_CFGR2_OVSE_Pos             (0U)
+#define ADC_CFGR2_OVSE_Msk             (0x1UL << ADC_CFGR2_OVSE_Pos)           /*!< 0x00000001 */
+#define ADC_CFGR2_OVSE                 ADC_CFGR2_OVSE_Msk                      /*!< ADC oversampler enable on scope ADC group regular */
+
+#define ADC_CFGR2_OVSR_Pos             (2U)
+#define ADC_CFGR2_OVSR_Msk             (0x7UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x0000001C */
+#define ADC_CFGR2_OVSR                 ADC_CFGR2_OVSR_Msk                      /*!< ADC oversampling ratio */
+#define ADC_CFGR2_OVSR_0               (0x1UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000004 */
+#define ADC_CFGR2_OVSR_1               (0x2UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000008 */
+#define ADC_CFGR2_OVSR_2               (0x4UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000010 */
+
+#define ADC_CFGR2_OVSS_Pos             (5U)
+#define ADC_CFGR2_OVSS_Msk             (0xFUL << ADC_CFGR2_OVSS_Pos)           /*!< 0x000001E0 */
+#define ADC_CFGR2_OVSS                 ADC_CFGR2_OVSS_Msk                      /*!< ADC oversampling shift */
+#define ADC_CFGR2_OVSS_0               (0x1UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000020 */
+#define ADC_CFGR2_OVSS_1               (0x2UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000040 */
+#define ADC_CFGR2_OVSS_2               (0x4UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000080 */
+#define ADC_CFGR2_OVSS_3               (0x8UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000100 */
+
+#define ADC_CFGR2_TOVS_Pos             (9U)
+#define ADC_CFGR2_TOVS_Msk             (0x1UL << ADC_CFGR2_TOVS_Pos)           /*!< 0x00000200 */
+#define ADC_CFGR2_TOVS                 ADC_CFGR2_TOVS_Msk                      /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */
+
+#define ADC_CFGR2_LFTRIG_Pos           (29U)
+#define ADC_CFGR2_LFTRIG_Msk           (0x1UL << ADC_CFGR2_LFTRIG_Pos)         /*!< 0x20000000 */
+#define ADC_CFGR2_LFTRIG               ADC_CFGR2_LFTRIG_Msk                    /*!< ADC low frequency trigger mode */
+
+#define ADC_CFGR2_CKMODE_Pos           (30U)
+#define ADC_CFGR2_CKMODE_Msk           (0x3UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0xC0000000 */
+#define ADC_CFGR2_CKMODE               ADC_CFGR2_CKMODE_Msk                    /*!< ADC clock source and prescaler (prescaler only for clock source synchronous) */
+#define ADC_CFGR2_CKMODE_1             (0x2UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x80000000 */
+#define ADC_CFGR2_CKMODE_0             (0x1UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x40000000 */
+
+/********************  Bit definition for ADC_SMPR register  ******************/
+#define ADC_SMPR_SMP1_Pos              (0U)
+#define ADC_SMPR_SMP1_Msk              (0x7UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000007 */
+#define ADC_SMPR_SMP1                  ADC_SMPR_SMP1_Msk                       /*!< ADC group of channels sampling time 1 */
+#define ADC_SMPR_SMP1_0                (0x1UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000001 */
+#define ADC_SMPR_SMP1_1                (0x2UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000002 */
+#define ADC_SMPR_SMP1_2                (0x4UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000004 */
+
+#define ADC_SMPR_SMP2_Pos              (4U)
+#define ADC_SMPR_SMP2_Msk              (0x7UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000070 */
+#define ADC_SMPR_SMP2                  ADC_SMPR_SMP2_Msk                       /*!< ADC group of channels sampling time 2 */
+#define ADC_SMPR_SMP2_0                (0x1UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000010 */
+#define ADC_SMPR_SMP2_1                (0x2UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000020 */
+#define ADC_SMPR_SMP2_2                (0x4UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000040 */
+
+#define ADC_SMPR_SMPSEL_Pos            (8U)
+#define ADC_SMPR_SMPSEL_Msk            (0x7FFFFUL << ADC_SMPR_SMPSEL_Pos)      /*!< 0x07FFFF00 */
+#define ADC_SMPR_SMPSEL                ADC_SMPR_SMPSEL_Msk                     /*!< ADC all channels sampling time selection */
+#define ADC_SMPR_SMPSEL0_Pos           (8U)
+#define ADC_SMPR_SMPSEL0_Msk           (0x1UL << ADC_SMPR_SMPSEL0_Pos)         /*!< 0x00000100 */
+#define ADC_SMPR_SMPSEL0               ADC_SMPR_SMPSEL0_Msk                    /*!< ADC channel 0 sampling time selection */
+#define ADC_SMPR_SMPSEL1_Pos           (9U)
+#define ADC_SMPR_SMPSEL1_Msk           (0x1UL << ADC_SMPR_SMPSEL1_Pos)         /*!< 0x00000200 */
+#define ADC_SMPR_SMPSEL1               ADC_SMPR_SMPSEL1_Msk                    /*!< ADC channel 1 sampling time selection */
+#define ADC_SMPR_SMPSEL2_Pos           (10U)
+#define ADC_SMPR_SMPSEL2_Msk           (0x1UL << ADC_SMPR_SMPSEL2_Pos)         /*!< 0x00000400 */
+#define ADC_SMPR_SMPSEL2               ADC_SMPR_SMPSEL2_Msk                    /*!< ADC channel 2 sampling time selection */
+#define ADC_SMPR_SMPSEL3_Pos           (11U)
+#define ADC_SMPR_SMPSEL3_Msk           (0x1UL << ADC_SMPR_SMPSEL3_Pos)         /*!< 0x00000800 */
+#define ADC_SMPR_SMPSEL3               ADC_SMPR_SMPSEL3_Msk                    /*!< ADC channel 3 sampling time selection */
+#define ADC_SMPR_SMPSEL4_Pos           (12U)
+#define ADC_SMPR_SMPSEL4_Msk           (0x1UL << ADC_SMPR_SMPSEL4_Pos)         /*!< 0x00001000 */
+#define ADC_SMPR_SMPSEL4               ADC_SMPR_SMPSEL4_Msk                    /*!< ADC channel 4 sampling time selection */
+#define ADC_SMPR_SMPSEL5_Pos           (13U)
+#define ADC_SMPR_SMPSEL5_Msk           (0x1UL << ADC_SMPR_SMPSEL5_Pos)         /*!< 0x00002000 */
+#define ADC_SMPR_SMPSEL5               ADC_SMPR_SMPSEL5_Msk                    /*!< ADC channel 5 sampling time selection */
+#define ADC_SMPR_SMPSEL6_Pos           (14U)
+#define ADC_SMPR_SMPSEL6_Msk           (0x1UL << ADC_SMPR_SMPSEL6_Pos)         /*!< 0x00004000 */
+#define ADC_SMPR_SMPSEL6               ADC_SMPR_SMPSEL6_Msk                    /*!< ADC channel 6 sampling time selection */
+#define ADC_SMPR_SMPSEL7_Pos           (15U)
+#define ADC_SMPR_SMPSEL7_Msk           (0x1UL << ADC_SMPR_SMPSEL7_Pos)         /*!< 0x00008000 */
+#define ADC_SMPR_SMPSEL7               ADC_SMPR_SMPSEL7_Msk                    /*!< ADC channel 7 sampling time selection */
+#define ADC_SMPR_SMPSEL8_Pos           (16U)
+#define ADC_SMPR_SMPSEL8_Msk           (0x1UL << ADC_SMPR_SMPSEL8_Pos)         /*!< 0x00010000 */
+#define ADC_SMPR_SMPSEL8               ADC_SMPR_SMPSEL8_Msk                    /*!< ADC channel 8 sampling time selection */
+#define ADC_SMPR_SMPSEL9_Pos           (17U)
+#define ADC_SMPR_SMPSEL9_Msk           (0x1UL << ADC_SMPR_SMPSEL9_Pos)         /*!< 0x00020000 */
+#define ADC_SMPR_SMPSEL9               ADC_SMPR_SMPSEL9_Msk                    /*!< ADC channel 9 sampling time selection */
+#define ADC_SMPR_SMPSEL10_Pos          (18U)
+#define ADC_SMPR_SMPSEL10_Msk          (0x1UL << ADC_SMPR_SMPSEL10_Pos)        /*!< 0x00040000 */
+#define ADC_SMPR_SMPSEL10              ADC_SMPR_SMPSEL10_Msk                   /*!< ADC channel 10 sampling time selection */
+#define ADC_SMPR_SMPSEL11_Pos          (19U)
+#define ADC_SMPR_SMPSEL11_Msk          (0x1UL << ADC_SMPR_SMPSEL11_Pos)        /*!< 0x00080000 */
+#define ADC_SMPR_SMPSEL11              ADC_SMPR_SMPSEL11_Msk                   /*!< ADC channel 11 sampling time selection */
+#define ADC_SMPR_SMPSEL12_Pos          (20U)
+#define ADC_SMPR_SMPSEL12_Msk          (0x1UL << ADC_SMPR_SMPSEL12_Pos)        /*!< 0x00100000 */
+#define ADC_SMPR_SMPSEL12              ADC_SMPR_SMPSEL12_Msk                   /*!< ADC channel 12 sampling time selection */
+#define ADC_SMPR_SMPSEL13_Pos          (21U)
+#define ADC_SMPR_SMPSEL13_Msk          (0x1UL << ADC_SMPR_SMPSEL13_Pos)        /*!< 0x00200000 */
+#define ADC_SMPR_SMPSEL13              ADC_SMPR_SMPSEL13_Msk                   /*!< ADC channel 13 sampling time selection */
+#define ADC_SMPR_SMPSEL14_Pos          (22U)
+#define ADC_SMPR_SMPSEL14_Msk          (0x1UL << ADC_SMPR_SMPSEL14_Pos)        /*!< 0x00400000 */
+#define ADC_SMPR_SMPSEL14              ADC_SMPR_SMPSEL14_Msk                   /*!< ADC channel 14 sampling time selection */
+#define ADC_SMPR_SMPSEL15_Pos          (23U)
+#define ADC_SMPR_SMPSEL15_Msk          (0x1UL << ADC_SMPR_SMPSEL15_Pos)        /*!< 0x00800000 */
+#define ADC_SMPR_SMPSEL15              ADC_SMPR_SMPSEL15_Msk                   /*!< ADC channel 15 sampling time selection */
+#define ADC_SMPR_SMPSEL16_Pos          (24U)
+#define ADC_SMPR_SMPSEL16_Msk          (0x1UL << ADC_SMPR_SMPSEL16_Pos)        /*!< 0x01000000 */
+#define ADC_SMPR_SMPSEL16              ADC_SMPR_SMPSEL16_Msk                   /*!< ADC channel 16 sampling time selection */
+#define ADC_SMPR_SMPSEL17_Pos          (25U)
+#define ADC_SMPR_SMPSEL17_Msk          (0x1UL << ADC_SMPR_SMPSEL17_Pos)        /*!< 0x02000000 */
+#define ADC_SMPR_SMPSEL17              ADC_SMPR_SMPSEL17_Msk                   /*!< ADC channel 17 sampling time selection */
+#define ADC_SMPR_SMPSEL18_Pos          (26U)
+#define ADC_SMPR_SMPSEL18_Msk          (0x1UL << ADC_SMPR_SMPSEL18_Pos)        /*!< 0x04000000 */
+#define ADC_SMPR_SMPSEL18              ADC_SMPR_SMPSEL18_Msk                   /*!< ADC channel 18 sampling time selection */
+
+/********************  Bit definition for ADC_TR1 register  *******************/
+#define ADC_TR1_LT1_Pos                (0U)
+#define ADC_TR1_LT1_Msk                (0xFFFUL << ADC_TR1_LT1_Pos)            /*!< 0x00000FFF */
+#define ADC_TR1_LT1                    ADC_TR1_LT1_Msk                         /*!< ADC analog watchdog 1 threshold low */
+#define ADC_TR1_LT1_0                  (0x001UL << ADC_TR1_LT1_Pos)            /*!< 0x00000001 */
+#define ADC_TR1_LT1_1                  (0x002UL << ADC_TR1_LT1_Pos)            /*!< 0x00000002 */
+#define ADC_TR1_LT1_2                  (0x004UL << ADC_TR1_LT1_Pos)            /*!< 0x00000004 */
+#define ADC_TR1_LT1_3                  (0x008UL << ADC_TR1_LT1_Pos)            /*!< 0x00000008 */
+#define ADC_TR1_LT1_4                  (0x010UL << ADC_TR1_LT1_Pos)            /*!< 0x00000010 */
+#define ADC_TR1_LT1_5                  (0x020UL << ADC_TR1_LT1_Pos)            /*!< 0x00000020 */
+#define ADC_TR1_LT1_6                  (0x040UL << ADC_TR1_LT1_Pos)            /*!< 0x00000040 */
+#define ADC_TR1_LT1_7                  (0x080UL << ADC_TR1_LT1_Pos)            /*!< 0x00000080 */
+#define ADC_TR1_LT1_8                  (0x100UL << ADC_TR1_LT1_Pos)            /*!< 0x00000100 */
+#define ADC_TR1_LT1_9                  (0x200UL << ADC_TR1_LT1_Pos)            /*!< 0x00000200 */
+#define ADC_TR1_LT1_10                 (0x400UL << ADC_TR1_LT1_Pos)            /*!< 0x00000400 */
+#define ADC_TR1_LT1_11                 (0x800UL << ADC_TR1_LT1_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR1_HT1_Pos                (16U)
+#define ADC_TR1_HT1_Msk                (0xFFFUL << ADC_TR1_HT1_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR1_HT1                    ADC_TR1_HT1_Msk                         /*!< ADC Analog watchdog 1 threshold high */
+#define ADC_TR1_HT1_0                  (0x001UL << ADC_TR1_HT1_Pos)            /*!< 0x00010000 */
+#define ADC_TR1_HT1_1                  (0x002UL << ADC_TR1_HT1_Pos)            /*!< 0x00020000 */
+#define ADC_TR1_HT1_2                  (0x004UL << ADC_TR1_HT1_Pos)            /*!< 0x00040000 */
+#define ADC_TR1_HT1_3                  (0x008UL << ADC_TR1_HT1_Pos)            /*!< 0x00080000 */
+#define ADC_TR1_HT1_4                  (0x010UL << ADC_TR1_HT1_Pos)            /*!< 0x00100000 */
+#define ADC_TR1_HT1_5                  (0x020UL << ADC_TR1_HT1_Pos)            /*!< 0x00200000 */
+#define ADC_TR1_HT1_6                  (0x040UL << ADC_TR1_HT1_Pos)            /*!< 0x00400000 */
+#define ADC_TR1_HT1_7                  (0x080UL << ADC_TR1_HT1_Pos)            /*!< 0x00800000 */
+#define ADC_TR1_HT1_8                  (0x100UL << ADC_TR1_HT1_Pos)            /*!< 0x01000000 */
+#define ADC_TR1_HT1_9                  (0x200UL << ADC_TR1_HT1_Pos)            /*!< 0x02000000 */
+#define ADC_TR1_HT1_10                 (0x400UL << ADC_TR1_HT1_Pos)            /*!< 0x04000000 */
+#define ADC_TR1_HT1_11                 (0x800UL << ADC_TR1_HT1_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_TR2 register  *******************/
+#define ADC_TR2_LT2_Pos                (0U)
+#define ADC_TR2_LT2_Msk                (0xFFFUL << ADC_TR2_LT2_Pos)            /*!< 0x00000FFF */
+#define ADC_TR2_LT2                    ADC_TR2_LT2_Msk                         /*!< ADC analog watchdog 2 threshold low */
+#define ADC_TR2_LT2_0                  (0x001UL << ADC_TR2_LT2_Pos)            /*!< 0x00000001 */
+#define ADC_TR2_LT2_1                  (0x002UL << ADC_TR2_LT2_Pos)            /*!< 0x00000002 */
+#define ADC_TR2_LT2_2                  (0x004UL << ADC_TR2_LT2_Pos)            /*!< 0x00000004 */
+#define ADC_TR2_LT2_3                  (0x008UL << ADC_TR2_LT2_Pos)            /*!< 0x00000008 */
+#define ADC_TR2_LT2_4                  (0x010UL << ADC_TR2_LT2_Pos)            /*!< 0x00000010 */
+#define ADC_TR2_LT2_5                  (0x020UL << ADC_TR2_LT2_Pos)            /*!< 0x00000020 */
+#define ADC_TR2_LT2_6                  (0x040UL << ADC_TR2_LT2_Pos)            /*!< 0x00000040 */
+#define ADC_TR2_LT2_7                  (0x080UL << ADC_TR2_LT2_Pos)            /*!< 0x00000080 */
+#define ADC_TR2_LT2_8                  (0x100UL << ADC_TR2_LT2_Pos)            /*!< 0x00000100 */
+#define ADC_TR2_LT2_9                  (0x200UL << ADC_TR2_LT2_Pos)            /*!< 0x00000200 */
+#define ADC_TR2_LT2_10                 (0x400UL << ADC_TR2_LT2_Pos)            /*!< 0x00000400 */
+#define ADC_TR2_LT2_11                 (0x800UL << ADC_TR2_LT2_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR2_HT2_Pos                (16U)
+#define ADC_TR2_HT2_Msk                (0xFFFUL << ADC_TR2_HT2_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR2_HT2                    ADC_TR2_HT2_Msk                         /*!< ADC analog watchdog 2 threshold high */
+#define ADC_TR2_HT2_0                  (0x001UL << ADC_TR2_HT2_Pos)            /*!< 0x00010000 */
+#define ADC_TR2_HT2_1                  (0x002UL << ADC_TR2_HT2_Pos)            /*!< 0x00020000 */
+#define ADC_TR2_HT2_2                  (0x004UL << ADC_TR2_HT2_Pos)            /*!< 0x00040000 */
+#define ADC_TR2_HT2_3                  (0x008UL << ADC_TR2_HT2_Pos)            /*!< 0x00080000 */
+#define ADC_TR2_HT2_4                  (0x010UL << ADC_TR2_HT2_Pos)            /*!< 0x00100000 */
+#define ADC_TR2_HT2_5                  (0x020UL << ADC_TR2_HT2_Pos)            /*!< 0x00200000 */
+#define ADC_TR2_HT2_6                  (0x040UL << ADC_TR2_HT2_Pos)            /*!< 0x00400000 */
+#define ADC_TR2_HT2_7                  (0x080UL << ADC_TR2_HT2_Pos)            /*!< 0x00800000 */
+#define ADC_TR2_HT2_8                  (0x100UL << ADC_TR2_HT2_Pos)            /*!< 0x01000000 */
+#define ADC_TR2_HT2_9                  (0x200UL << ADC_TR2_HT2_Pos)            /*!< 0x02000000 */
+#define ADC_TR2_HT2_10                 (0x400UL << ADC_TR2_HT2_Pos)            /*!< 0x04000000 */
+#define ADC_TR2_HT2_11                 (0x800UL << ADC_TR2_HT2_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_CHSELR register  ****************/
+#define ADC_CHSELR_CHSEL_Pos           (0U)
+#define ADC_CHSELR_CHSEL_Msk           (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos)     /*!< 0x0007FFFF */
+#define ADC_CHSELR_CHSEL               ADC_CHSELR_CHSEL_Msk                    /*!< ADC group regular sequencer channels, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL18_Pos         (18U)
+#define ADC_CHSELR_CHSEL18_Msk         (0x1UL << ADC_CHSELR_CHSEL18_Pos)       /*!< 0x00040000 */
+#define ADC_CHSELR_CHSEL18             ADC_CHSELR_CHSEL18_Msk                  /*!< ADC group regular sequencer channel 18, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL17_Pos         (17U)
+#define ADC_CHSELR_CHSEL17_Msk         (0x1UL << ADC_CHSELR_CHSEL17_Pos)       /*!< 0x00020000 */
+#define ADC_CHSELR_CHSEL17             ADC_CHSELR_CHSEL17_Msk                  /*!< ADC group regular sequencer channel 17, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL16_Pos         (16U)
+#define ADC_CHSELR_CHSEL16_Msk         (0x1UL << ADC_CHSELR_CHSEL16_Pos)       /*!< 0x00010000 */
+#define ADC_CHSELR_CHSEL16             ADC_CHSELR_CHSEL16_Msk                  /*!< ADC group regular sequencer channel 16, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL15_Pos         (15U)
+#define ADC_CHSELR_CHSEL15_Msk         (0x1UL << ADC_CHSELR_CHSEL15_Pos)       /*!< 0x00008000 */
+#define ADC_CHSELR_CHSEL15             ADC_CHSELR_CHSEL15_Msk                  /*!< ADC group regular sequencer channel 15, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL14_Pos         (14U)
+#define ADC_CHSELR_CHSEL14_Msk         (0x1UL << ADC_CHSELR_CHSEL14_Pos)       /*!< 0x00004000 */
+#define ADC_CHSELR_CHSEL14             ADC_CHSELR_CHSEL14_Msk                  /*!< ADC group regular sequencer channel 14, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL13_Pos         (13U)
+#define ADC_CHSELR_CHSEL13_Msk         (0x1UL << ADC_CHSELR_CHSEL13_Pos)       /*!< 0x00002000 */
+#define ADC_CHSELR_CHSEL13             ADC_CHSELR_CHSEL13_Msk                  /*!< ADC group regular sequencer channel 13, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL12_Pos         (12U)
+#define ADC_CHSELR_CHSEL12_Msk         (0x1UL << ADC_CHSELR_CHSEL12_Pos)       /*!< 0x00001000 */
+#define ADC_CHSELR_CHSEL12             ADC_CHSELR_CHSEL12_Msk                  /*!< ADC group regular sequencer channel 12, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL11_Pos         (11U)
+#define ADC_CHSELR_CHSEL11_Msk         (0x1UL << ADC_CHSELR_CHSEL11_Pos)       /*!< 0x00000800 */
+#define ADC_CHSELR_CHSEL11             ADC_CHSELR_CHSEL11_Msk                  /*!< ADC group regular sequencer channel 11, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL10_Pos         (10U)
+#define ADC_CHSELR_CHSEL10_Msk         (0x1UL << ADC_CHSELR_CHSEL10_Pos)       /*!< 0x00000400 */
+#define ADC_CHSELR_CHSEL10             ADC_CHSELR_CHSEL10_Msk                  /*!< ADC group regular sequencer channel 10, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL9_Pos          (9U)
+#define ADC_CHSELR_CHSEL9_Msk          (0x1UL << ADC_CHSELR_CHSEL9_Pos)        /*!< 0x00000200 */
+#define ADC_CHSELR_CHSEL9              ADC_CHSELR_CHSEL9_Msk                   /*!< ADC group regular sequencer channel 9, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL8_Pos          (8U)
+#define ADC_CHSELR_CHSEL8_Msk          (0x1UL << ADC_CHSELR_CHSEL8_Pos)        /*!< 0x00000100 */
+#define ADC_CHSELR_CHSEL8              ADC_CHSELR_CHSEL8_Msk                   /*!< ADC group regular sequencer channel 8, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL7_Pos          (7U)
+#define ADC_CHSELR_CHSEL7_Msk          (0x1UL << ADC_CHSELR_CHSEL7_Pos)        /*!< 0x00000080 */
+#define ADC_CHSELR_CHSEL7              ADC_CHSELR_CHSEL7_Msk                   /*!< ADC group regular sequencer channel 7, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL6_Pos          (6U)
+#define ADC_CHSELR_CHSEL6_Msk          (0x1UL << ADC_CHSELR_CHSEL6_Pos)        /*!< 0x00000040 */
+#define ADC_CHSELR_CHSEL6              ADC_CHSELR_CHSEL6_Msk                   /*!< ADC group regular sequencer channel 6, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL5_Pos          (5U)
+#define ADC_CHSELR_CHSEL5_Msk          (0x1UL << ADC_CHSELR_CHSEL5_Pos)        /*!< 0x00000020 */
+#define ADC_CHSELR_CHSEL5              ADC_CHSELR_CHSEL5_Msk                   /*!< ADC group regular sequencer channel 5, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL4_Pos          (4U)
+#define ADC_CHSELR_CHSEL4_Msk          (0x1UL << ADC_CHSELR_CHSEL4_Pos)        /*!< 0x00000010 */
+#define ADC_CHSELR_CHSEL4              ADC_CHSELR_CHSEL4_Msk                   /*!< ADC group regular sequencer channel 4, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL3_Pos          (3U)
+#define ADC_CHSELR_CHSEL3_Msk          (0x1UL << ADC_CHSELR_CHSEL3_Pos)        /*!< 0x00000008 */
+#define ADC_CHSELR_CHSEL3              ADC_CHSELR_CHSEL3_Msk                   /*!< ADC group regular sequencer channel 3, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL2_Pos          (2U)
+#define ADC_CHSELR_CHSEL2_Msk          (0x1UL << ADC_CHSELR_CHSEL2_Pos)        /*!< 0x00000004 */
+#define ADC_CHSELR_CHSEL2              ADC_CHSELR_CHSEL2_Msk                   /*!< ADC group regular sequencer channel 2, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL1_Pos          (1U)
+#define ADC_CHSELR_CHSEL1_Msk          (0x1UL << ADC_CHSELR_CHSEL1_Pos)        /*!< 0x00000002 */
+#define ADC_CHSELR_CHSEL1              ADC_CHSELR_CHSEL1_Msk                   /*!< ADC group regular sequencer channel 1, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL0_Pos          (0U)
+#define ADC_CHSELR_CHSEL0_Msk          (0x1UL << ADC_CHSELR_CHSEL0_Pos)        /*!< 0x00000001 */
+#define ADC_CHSELR_CHSEL0              ADC_CHSELR_CHSEL0_Msk                   /*!< ADC group regular sequencer channel 0, available when ADC_CFGR1_CHSELRMOD is reset */
+
+#define ADC_CHSELR_SQ_ALL_Pos          (0U)
+#define ADC_CHSELR_SQ_ALL_Msk          (0xFFFFFFFFUL << ADC_CHSELR_SQ_ALL_Pos) /*!< 0xFFFFFFFF */
+#define ADC_CHSELR_SQ_ALL              ADC_CHSELR_SQ_ALL_Msk                   /*!< ADC group regular sequencer all ranks, available when ADC_CFGR1_CHSELRMOD is set */
+
+#define ADC_CHSELR_SQ8_Pos             (28U)
+#define ADC_CHSELR_SQ8_Msk             (0xFUL << ADC_CHSELR_SQ8_Pos)           /*!< 0xF0000000 */
+#define ADC_CHSELR_SQ8                 ADC_CHSELR_SQ8_Msk                      /*!< ADC group regular sequencer rank 8, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ8_0               (0x1UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x10000000 */
+#define ADC_CHSELR_SQ8_1               (0x2UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x20000000 */
+#define ADC_CHSELR_SQ8_2               (0x4UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x40000000 */
+#define ADC_CHSELR_SQ8_3               (0x8UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x80000000 */
+
+#define ADC_CHSELR_SQ7_Pos             (24U)
+#define ADC_CHSELR_SQ7_Msk             (0xFUL << ADC_CHSELR_SQ7_Pos)           /*!< 0x0F000000 */
+#define ADC_CHSELR_SQ7                 ADC_CHSELR_SQ7_Msk                      /*!< ADC group regular sequencer rank 7, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ7_0               (0x1UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x01000000 */
+#define ADC_CHSELR_SQ7_1               (0x2UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x02000000 */
+#define ADC_CHSELR_SQ7_2               (0x4UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x04000000 */
+#define ADC_CHSELR_SQ7_3               (0x8UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x08000000 */
+
+#define ADC_CHSELR_SQ6_Pos             (20U)
+#define ADC_CHSELR_SQ6_Msk             (0xFUL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00F00000 */
+#define ADC_CHSELR_SQ6                 ADC_CHSELR_SQ6_Msk                      /*!< ADC group regular sequencer rank 6, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ6_0               (0x1UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00100000 */
+#define ADC_CHSELR_SQ6_1               (0x2UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00200000 */
+#define ADC_CHSELR_SQ6_2               (0x4UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00400000 */
+#define ADC_CHSELR_SQ6_3               (0x8UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00800000 */
+
+#define ADC_CHSELR_SQ5_Pos             (16U)
+#define ADC_CHSELR_SQ5_Msk             (0xFUL << ADC_CHSELR_SQ5_Pos)           /*!< 0x000F0000 */
+#define ADC_CHSELR_SQ5                 ADC_CHSELR_SQ5_Msk                      /*!< ADC group regular sequencer rank 5, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ5_0               (0x1UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00010000 */
+#define ADC_CHSELR_SQ5_1               (0x2UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00020000 */
+#define ADC_CHSELR_SQ5_2               (0x4UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00040000 */
+#define ADC_CHSELR_SQ5_3               (0x8UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00080000 */
+
+#define ADC_CHSELR_SQ4_Pos             (12U)
+#define ADC_CHSELR_SQ4_Msk             (0xFUL << ADC_CHSELR_SQ4_Pos)           /*!< 0x0000F000 */
+#define ADC_CHSELR_SQ4                 ADC_CHSELR_SQ4_Msk                      /*!< ADC group regular sequencer rank 4, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ4_0               (0x1UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00001000 */
+#define ADC_CHSELR_SQ4_1               (0x2UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00002000 */
+#define ADC_CHSELR_SQ4_2               (0x4UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00004000 */
+#define ADC_CHSELR_SQ4_3               (0x8UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00008000 */
+
+#define ADC_CHSELR_SQ3_Pos             (8U)
+#define ADC_CHSELR_SQ3_Msk             (0xFUL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000F00 */
+#define ADC_CHSELR_SQ3                 ADC_CHSELR_SQ3_Msk                      /*!< ADC group regular sequencer rank 3, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ3_0               (0x1UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000100 */
+#define ADC_CHSELR_SQ3_1               (0x2UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000200 */
+#define ADC_CHSELR_SQ3_2               (0x4UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000400 */
+#define ADC_CHSELR_SQ3_3               (0x8UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000800 */
+
+#define ADC_CHSELR_SQ2_Pos             (4U)
+#define ADC_CHSELR_SQ2_Msk             (0xFUL << ADC_CHSELR_SQ2_Pos)           /*!< 0x000000F0 */
+#define ADC_CHSELR_SQ2                 ADC_CHSELR_SQ2_Msk                      /*!< ADC group regular sequencer rank 2, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ2_0               (0x1UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000010 */
+#define ADC_CHSELR_SQ2_1               (0x2UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000020 */
+#define ADC_CHSELR_SQ2_2               (0x4UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000040 */
+#define ADC_CHSELR_SQ2_3               (0x8UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000080 */
+
+#define ADC_CHSELR_SQ1_Pos             (0U)
+#define ADC_CHSELR_SQ1_Msk             (0xFUL << ADC_CHSELR_SQ1_Pos)           /*!< 0x0000000F */
+#define ADC_CHSELR_SQ1                 ADC_CHSELR_SQ1_Msk                      /*!< ADC group regular sequencer rank 1, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ1_0               (0x1UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000001 */
+#define ADC_CHSELR_SQ1_1               (0x2UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000002 */
+#define ADC_CHSELR_SQ1_2               (0x4UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000004 */
+#define ADC_CHSELR_SQ1_3               (0x8UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000008 */
+
+/********************  Bit definition for ADC_TR3 register  *******************/
+#define ADC_TR3_LT3_Pos                (0U)
+#define ADC_TR3_LT3_Msk                (0xFFFUL << ADC_TR3_LT3_Pos)            /*!< 0x00000FFF */
+#define ADC_TR3_LT3                    ADC_TR3_LT3_Msk                         /*!< ADC analog watchdog 3 threshold low */
+#define ADC_TR3_LT3_0                  (0x001UL << ADC_TR3_LT3_Pos)            /*!< 0x00000001 */
+#define ADC_TR3_LT3_1                  (0x002UL << ADC_TR3_LT3_Pos)            /*!< 0x00000002 */
+#define ADC_TR3_LT3_2                  (0x004UL << ADC_TR3_LT3_Pos)            /*!< 0x00000004 */
+#define ADC_TR3_LT3_3                  (0x008UL << ADC_TR3_LT3_Pos)            /*!< 0x00000008 */
+#define ADC_TR3_LT3_4                  (0x010UL << ADC_TR3_LT3_Pos)            /*!< 0x00000010 */
+#define ADC_TR3_LT3_5                  (0x020UL << ADC_TR3_LT3_Pos)            /*!< 0x00000020 */
+#define ADC_TR3_LT3_6                  (0x040UL << ADC_TR3_LT3_Pos)            /*!< 0x00000040 */
+#define ADC_TR3_LT3_7                  (0x080UL << ADC_TR3_LT3_Pos)            /*!< 0x00000080 */
+#define ADC_TR3_LT3_8                  (0x100UL << ADC_TR3_LT3_Pos)            /*!< 0x00000100 */
+#define ADC_TR3_LT3_9                  (0x200UL << ADC_TR3_LT3_Pos)            /*!< 0x00000200 */
+#define ADC_TR3_LT3_10                 (0x400UL << ADC_TR3_LT3_Pos)            /*!< 0x00000400 */
+#define ADC_TR3_LT3_11                 (0x800UL << ADC_TR3_LT3_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR3_HT3_Pos                (16U)
+#define ADC_TR3_HT3_Msk                (0xFFFUL << ADC_TR3_HT3_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR3_HT3                    ADC_TR3_HT3_Msk                         /*!< ADC analog watchdog 3 threshold high */
+#define ADC_TR3_HT3_0                  (0x001UL << ADC_TR3_HT3_Pos)            /*!< 0x00010000 */
+#define ADC_TR3_HT3_1                  (0x002UL << ADC_TR3_HT3_Pos)            /*!< 0x00020000 */
+#define ADC_TR3_HT3_2                  (0x004UL << ADC_TR3_HT3_Pos)            /*!< 0x00040000 */
+#define ADC_TR3_HT3_3                  (0x008UL << ADC_TR3_HT3_Pos)            /*!< 0x00080000 */
+#define ADC_TR3_HT3_4                  (0x010UL << ADC_TR3_HT3_Pos)            /*!< 0x00100000 */
+#define ADC_TR3_HT3_5                  (0x020UL << ADC_TR3_HT3_Pos)            /*!< 0x00200000 */
+#define ADC_TR3_HT3_6                  (0x040UL << ADC_TR3_HT3_Pos)            /*!< 0x00400000 */
+#define ADC_TR3_HT3_7                  (0x080UL << ADC_TR3_HT3_Pos)            /*!< 0x00800000 */
+#define ADC_TR3_HT3_8                  (0x100UL << ADC_TR3_HT3_Pos)            /*!< 0x01000000 */
+#define ADC_TR3_HT3_9                  (0x200UL << ADC_TR3_HT3_Pos)            /*!< 0x02000000 */
+#define ADC_TR3_HT3_10                 (0x400UL << ADC_TR3_HT3_Pos)            /*!< 0x04000000 */
+#define ADC_TR3_HT3_11                 (0x800UL << ADC_TR3_HT3_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_DR register  ********************/
+#define ADC_DR_DATA_Pos                (0U)
+#define ADC_DR_DATA_Msk                (0xFFFFUL << ADC_DR_DATA_Pos)           /*!< 0x0000FFFF */
+#define ADC_DR_DATA                    ADC_DR_DATA_Msk                         /*!< ADC group regular conversion data */
+#define ADC_DR_DATA_0                  (0x0001UL << ADC_DR_DATA_Pos)           /*!< 0x00000001 */
+#define ADC_DR_DATA_1                  (0x0002UL << ADC_DR_DATA_Pos)           /*!< 0x00000002 */
+#define ADC_DR_DATA_2                  (0x0004UL << ADC_DR_DATA_Pos)           /*!< 0x00000004 */
+#define ADC_DR_DATA_3                  (0x0008UL << ADC_DR_DATA_Pos)           /*!< 0x00000008 */
+#define ADC_DR_DATA_4                  (0x0010UL << ADC_DR_DATA_Pos)           /*!< 0x00000010 */
+#define ADC_DR_DATA_5                  (0x0020UL << ADC_DR_DATA_Pos)           /*!< 0x00000020 */
+#define ADC_DR_DATA_6                  (0x0040UL << ADC_DR_DATA_Pos)           /*!< 0x00000040 */
+#define ADC_DR_DATA_7                  (0x0080UL << ADC_DR_DATA_Pos)           /*!< 0x00000080 */
+#define ADC_DR_DATA_8                  (0x0100UL << ADC_DR_DATA_Pos)           /*!< 0x00000100 */
+#define ADC_DR_DATA_9                  (0x0200UL << ADC_DR_DATA_Pos)           /*!< 0x00000200 */
+#define ADC_DR_DATA_10                 (0x0400UL << ADC_DR_DATA_Pos)           /*!< 0x00000400 */
+#define ADC_DR_DATA_11                 (0x0800UL << ADC_DR_DATA_Pos)           /*!< 0x00000800 */
+#define ADC_DR_DATA_12                 (0x1000UL << ADC_DR_DATA_Pos)           /*!< 0x00001000 */
+#define ADC_DR_DATA_13                 (0x2000UL << ADC_DR_DATA_Pos)           /*!< 0x00002000 */
+#define ADC_DR_DATA_14                 (0x4000UL << ADC_DR_DATA_Pos)           /*!< 0x00004000 */
+#define ADC_DR_DATA_15                 (0x8000UL << ADC_DR_DATA_Pos)           /*!< 0x00008000 */
+
+/********************  Bit definition for ADC_AWD2CR register  ****************/
+#define ADC_AWD2CR_AWD2CH_Pos          (0U)
+#define ADC_AWD2CR_AWD2CH_Msk          (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD2CR_AWD2CH              ADC_AWD2CR_AWD2CH_Msk                   /*!< ADC analog watchdog 2 monitored channel selection */
+#define ADC_AWD2CR_AWD2CH_0            (0x00001UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD2CR_AWD2CH_1            (0x00002UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD2CR_AWD2CH_2            (0x00004UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD2CR_AWD2CH_3            (0x00008UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD2CR_AWD2CH_4            (0x00010UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD2CR_AWD2CH_5            (0x00020UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD2CR_AWD2CH_6            (0x00040UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD2CR_AWD2CH_7            (0x00080UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD2CR_AWD2CH_8            (0x00100UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD2CR_AWD2CH_9            (0x00200UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD2CR_AWD2CH_10           (0x00400UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD2CR_AWD2CH_11           (0x00800UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD2CR_AWD2CH_12           (0x01000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD2CR_AWD2CH_13           (0x02000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD2CR_AWD2CH_14           (0x04000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD2CR_AWD2CH_15           (0x08000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD2CR_AWD2CH_16           (0x10000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD2CR_AWD2CH_17           (0x20000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD2CR_AWD2CH_18           (0x40000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_AWD3CR register  ****************/
+#define ADC_AWD3CR_AWD3CH_Pos          (0U)
+#define ADC_AWD3CR_AWD3CH_Msk          (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD3CR_AWD3CH              ADC_AWD3CR_AWD3CH_Msk                   /*!< ADC analog watchdog 3 monitored channel selection */
+#define ADC_AWD3CR_AWD3CH_0            (0x00001UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD3CR_AWD3CH_1            (0x00002UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD3CR_AWD3CH_2            (0x00004UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD3CR_AWD3CH_3            (0x00008UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD3CR_AWD3CH_4            (0x00010UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD3CR_AWD3CH_5            (0x00020UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD3CR_AWD3CH_6            (0x00040UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD3CR_AWD3CH_7            (0x00080UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD3CR_AWD3CH_8            (0x00100UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD3CR_AWD3CH_9            (0x00200UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD3CR_AWD3CH_10           (0x00400UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD3CR_AWD3CH_11           (0x00800UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD3CR_AWD3CH_12           (0x01000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD3CR_AWD3CH_13           (0x02000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD3CR_AWD3CH_14           (0x04000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD3CR_AWD3CH_15           (0x08000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD3CR_AWD3CH_16           (0x10000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD3CR_AWD3CH_17           (0x20000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD3CR_AWD3CH_18           (0x40000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_CALFACT register  ***************/
+#define ADC_CALFACT_CALFACT_Pos        (0U)
+#define ADC_CALFACT_CALFACT_Msk        (0x7FUL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x0000007F */
+#define ADC_CALFACT_CALFACT            ADC_CALFACT_CALFACT_Msk                 /*!< ADC calibration factor in single-ended mode */
+#define ADC_CALFACT_CALFACT_0          (0x01UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000001 */
+#define ADC_CALFACT_CALFACT_1          (0x02UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000002 */
+#define ADC_CALFACT_CALFACT_2          (0x04UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000004 */
+#define ADC_CALFACT_CALFACT_3          (0x08UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000008 */
+#define ADC_CALFACT_CALFACT_4          (0x10UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000010 */
+#define ADC_CALFACT_CALFACT_5          (0x20UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000020 */
+#define ADC_CALFACT_CALFACT_6          (0x40UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000040 */
+
+/*************************  ADC Common registers  *****************************/
+/********************  Bit definition for ADC_CCR register  *******************/
+#define ADC_CCR_PRESC_Pos              (18U)
+#define ADC_CCR_PRESC_Msk              (0xFUL << ADC_CCR_PRESC_Pos)            /*!< 0x003C0000 */
+#define ADC_CCR_PRESC                  ADC_CCR_PRESC_Msk                       /*!< ADC common clock prescaler, only for clock source asynchronous */
+#define ADC_CCR_PRESC_0                (0x1UL << ADC_CCR_PRESC_Pos)            /*!< 0x00040000 */
+#define ADC_CCR_PRESC_1                (0x2UL << ADC_CCR_PRESC_Pos)            /*!< 0x00080000 */
+#define ADC_CCR_PRESC_2                (0x4UL << ADC_CCR_PRESC_Pos)            /*!< 0x00100000 */
+#define ADC_CCR_PRESC_3                (0x8UL << ADC_CCR_PRESC_Pos)            /*!< 0x00200000 */
+
+#define ADC_CCR_VREFEN_Pos             (22U)
+#define ADC_CCR_VREFEN_Msk             (0x1UL << ADC_CCR_VREFEN_Pos)           /*!< 0x00400000 */
+#define ADC_CCR_VREFEN                 ADC_CCR_VREFEN_Msk                      /*!< ADC internal path to VrefInt enable */
+#define ADC_CCR_TSEN_Pos               (23U)
+#define ADC_CCR_TSEN_Msk               (0x1UL << ADC_CCR_TSEN_Pos)             /*!< 0x00800000 */
+#define ADC_CCR_TSEN                   ADC_CCR_TSEN_Msk                        /*!< ADC internal path to temperature sensor enable */
+#define ADC_CCR_VBATEN_Pos             (24U)
+#define ADC_CCR_VBATEN_Msk             (0x1UL << ADC_CCR_VBATEN_Pos)           /*!< 0x01000000 */
+#define ADC_CCR_VBATEN                 ADC_CCR_VBATEN_Msk                      /*!< ADC internal path to battery voltage enable */
+
+/* Legacy */
+#define ADC_CCR_LFMEN_Pos              (25U)
+#define ADC_CCR_LFMEN_Msk              (0x1UL << ADC_CCR_LFMEN_Pos)            /*!< 0x02000000 */
+#define ADC_CCR_LFMEN                  ADC_CCR_LFMEN_Msk                       /*!< Legacy feature, useless on STM32G0 (ADC common clock low frequency mode is automatically managed by ADC peripheral on STM32G0) */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 HDMI-CEC (CEC)                             */
+/*                                                                            */
+/******************************************************************************/
+
+/*******************  Bit definition for CEC_CR register  *********************/
+#define CEC_CR_CECEN_Pos         (0U)
+#define CEC_CR_CECEN_Msk         (0x1UL << CEC_CR_CECEN_Pos)                    /*!< 0x00000001 */
+#define CEC_CR_CECEN             CEC_CR_CECEN_Msk                               /*!< CEC Enable                         */
+#define CEC_CR_TXSOM_Pos         (1U)
+#define CEC_CR_TXSOM_Msk         (0x1UL << CEC_CR_TXSOM_Pos)                    /*!< 0x00000002 */
+#define CEC_CR_TXSOM             CEC_CR_TXSOM_Msk                               /*!< CEC Tx Start Of Message            */
+#define CEC_CR_TXEOM_Pos         (2U)
+#define CEC_CR_TXEOM_Msk         (0x1UL << CEC_CR_TXEOM_Pos)                    /*!< 0x00000004 */
+#define CEC_CR_TXEOM             CEC_CR_TXEOM_Msk                               /*!< CEC Tx End Of Message              */
+
+/*******************  Bit definition for CEC_CFGR register  *******************/
+#define CEC_CFGR_SFT_Pos         (0U)
+#define CEC_CFGR_SFT_Msk         (0x7UL << CEC_CFGR_SFT_Pos)                    /*!< 0x00000007 */
+#define CEC_CFGR_SFT             CEC_CFGR_SFT_Msk                               /*!< CEC Signal Free Time               */
+#define CEC_CFGR_RXTOL_Pos       (3U)
+#define CEC_CFGR_RXTOL_Msk       (0x1UL << CEC_CFGR_RXTOL_Pos)                  /*!< 0x00000008 */
+#define CEC_CFGR_RXTOL           CEC_CFGR_RXTOL_Msk                             /*!< CEC Tolerance                      */
+#define CEC_CFGR_BRESTP_Pos      (4U)
+#define CEC_CFGR_BRESTP_Msk      (0x1UL << CEC_CFGR_BRESTP_Pos)                 /*!< 0x00000010 */
+#define CEC_CFGR_BRESTP          CEC_CFGR_BRESTP_Msk                            /*!< CEC Rx Stop                        */
+#define CEC_CFGR_BREGEN_Pos      (5U)
+#define CEC_CFGR_BREGEN_Msk      (0x1UL << CEC_CFGR_BREGEN_Pos)                 /*!< 0x00000020 */
+#define CEC_CFGR_BREGEN          CEC_CFGR_BREGEN_Msk                            /*!< CEC Bit Rising Error generation    */
+#define CEC_CFGR_LBPEGEN_Pos     (6U)
+#define CEC_CFGR_LBPEGEN_Msk     (0x1UL << CEC_CFGR_LBPEGEN_Pos)                /*!< 0x00000040 */
+#define CEC_CFGR_LBPEGEN         CEC_CFGR_LBPEGEN_Msk                           /*!< CEC Long Bit Period Error gener.   */
+#define CEC_CFGR_BRDNOGEN_Pos    (7U)
+#define CEC_CFGR_BRDNOGEN_Msk    (0x1UL << CEC_CFGR_BRDNOGEN_Pos)               /*!< 0x00000080 */
+#define CEC_CFGR_BRDNOGEN        CEC_CFGR_BRDNOGEN_Msk                          /*!< CEC Broadcast No Error generation  */
+#define CEC_CFGR_SFTOPT_Pos      (8U)
+#define CEC_CFGR_SFTOPT_Msk      (0x1UL << CEC_CFGR_SFTOPT_Pos)                 /*!< 0x00000100 */
+#define CEC_CFGR_SFTOPT          CEC_CFGR_SFTOPT_Msk                            /*!< CEC Signal Free Time optional      */
+#define CEC_CFGR_OAR_Pos         (16U)
+#define CEC_CFGR_OAR_Msk         (0x7FFFUL << CEC_CFGR_OAR_Pos)                 /*!< 0x7FFF0000 */
+#define CEC_CFGR_OAR             CEC_CFGR_OAR_Msk                               /*!< CEC Own Address                    */
+#define CEC_CFGR_LSTN_Pos        (31U)
+#define CEC_CFGR_LSTN_Msk        (0x1UL << CEC_CFGR_LSTN_Pos)                   /*!< 0x80000000 */
+#define CEC_CFGR_LSTN            CEC_CFGR_LSTN_Msk                              /*!< CEC Listen mode                    */
+
+/*******************  Bit definition for CEC_TXDR register  *******************/
+#define CEC_TXDR_TXD_Pos         (0U)
+#define CEC_TXDR_TXD_Msk         (0xFFUL << CEC_TXDR_TXD_Pos)                   /*!< 0x000000FF */
+#define CEC_TXDR_TXD             CEC_TXDR_TXD_Msk                               /*!< CEC Tx Data                        */
+
+/*******************  Bit definition for CEC_RXDR register  *******************/
+#define CEC_RXDR_RXD_Pos         (0U)
+#define CEC_RXDR_RXD_Msk         (0xFFUL << CEC_RXDR_RXD_Pos)                   /*!< 0x000000FF */
+#define CEC_RXDR_RXD             CEC_RXDR_RXD_Msk                               /*!< CEC Rx Data                        */
+
+/*******************  Bit definition for CEC_ISR register  ********************/
+#define CEC_ISR_RXBR_Pos         (0U)
+#define CEC_ISR_RXBR_Msk         (0x1UL << CEC_ISR_RXBR_Pos)                    /*!< 0x00000001 */
+#define CEC_ISR_RXBR             CEC_ISR_RXBR_Msk                               /*!< CEC Rx-Byte Received                   */
+#define CEC_ISR_RXEND_Pos        (1U)
+#define CEC_ISR_RXEND_Msk        (0x1UL << CEC_ISR_RXEND_Pos)                   /*!< 0x00000002 */
+#define CEC_ISR_RXEND            CEC_ISR_RXEND_Msk                              /*!< CEC End Of Reception                   */
+#define CEC_ISR_RXOVR_Pos        (2U)
+#define CEC_ISR_RXOVR_Msk        (0x1UL << CEC_ISR_RXOVR_Pos)                   /*!< 0x00000004 */
+#define CEC_ISR_RXOVR            CEC_ISR_RXOVR_Msk                              /*!< CEC Rx-Overrun                         */
+#define CEC_ISR_BRE_Pos          (3U)
+#define CEC_ISR_BRE_Msk          (0x1UL << CEC_ISR_BRE_Pos)                     /*!< 0x00000008 */
+#define CEC_ISR_BRE              CEC_ISR_BRE_Msk                                /*!< CEC Rx Bit Rising Error                */
+#define CEC_ISR_SBPE_Pos         (4U)
+#define CEC_ISR_SBPE_Msk         (0x1UL << CEC_ISR_SBPE_Pos)                    /*!< 0x00000010 */
+#define CEC_ISR_SBPE             CEC_ISR_SBPE_Msk                               /*!< CEC Rx Short Bit period Error          */
+#define CEC_ISR_LBPE_Pos         (5U)
+#define CEC_ISR_LBPE_Msk         (0x1UL << CEC_ISR_LBPE_Pos)                    /*!< 0x00000020 */
+#define CEC_ISR_LBPE             CEC_ISR_LBPE_Msk                               /*!< CEC Rx Long Bit period Error           */
+#define CEC_ISR_RXACKE_Pos       (6U)
+#define CEC_ISR_RXACKE_Msk       (0x1UL << CEC_ISR_RXACKE_Pos)                  /*!< 0x00000040 */
+#define CEC_ISR_RXACKE           CEC_ISR_RXACKE_Msk                             /*!< CEC Rx Missing Acknowledge             */
+#define CEC_ISR_ARBLST_Pos       (7U)
+#define CEC_ISR_ARBLST_Msk       (0x1UL << CEC_ISR_ARBLST_Pos)                  /*!< 0x00000080 */
+#define CEC_ISR_ARBLST           CEC_ISR_ARBLST_Msk                             /*!< CEC Arbitration Lost                   */
+#define CEC_ISR_TXBR_Pos         (8U)
+#define CEC_ISR_TXBR_Msk         (0x1UL << CEC_ISR_TXBR_Pos)                    /*!< 0x00000100 */
+#define CEC_ISR_TXBR             CEC_ISR_TXBR_Msk                               /*!< CEC Tx Byte Request                    */
+#define CEC_ISR_TXEND_Pos        (9U)
+#define CEC_ISR_TXEND_Msk        (0x1UL << CEC_ISR_TXEND_Pos)                   /*!< 0x00000200 */
+#define CEC_ISR_TXEND            CEC_ISR_TXEND_Msk                              /*!< CEC End of Transmission                */
+#define CEC_ISR_TXUDR_Pos        (10U)
+#define CEC_ISR_TXUDR_Msk        (0x1UL << CEC_ISR_TXUDR_Pos)                   /*!< 0x00000400 */
+#define CEC_ISR_TXUDR            CEC_ISR_TXUDR_Msk                              /*!< CEC Tx-Buffer Underrun                 */
+#define CEC_ISR_TXERR_Pos        (11U)
+#define CEC_ISR_TXERR_Msk        (0x1UL << CEC_ISR_TXERR_Pos)                   /*!< 0x00000800 */
+#define CEC_ISR_TXERR            CEC_ISR_TXERR_Msk                              /*!< CEC Tx-Error                           */
+#define CEC_ISR_TXACKE_Pos       (12U)
+#define CEC_ISR_TXACKE_Msk       (0x1UL << CEC_ISR_TXACKE_Pos)                  /*!< 0x00001000 */
+#define CEC_ISR_TXACKE           CEC_ISR_TXACKE_Msk                             /*!< CEC Tx Missing Acknowledge             */
+
+/*******************  Bit definition for CEC_IER register  ********************/
+#define CEC_IER_RXBRIE_Pos       (0U)
+#define CEC_IER_RXBRIE_Msk       (0x1UL << CEC_IER_RXBRIE_Pos)                  /*!< 0x00000001 */
+#define CEC_IER_RXBRIE           CEC_IER_RXBRIE_Msk                             /*!< CEC Rx-Byte Received IT Enable         */
+#define CEC_IER_RXENDIE_Pos      (1U)
+#define CEC_IER_RXENDIE_Msk      (0x1UL << CEC_IER_RXENDIE_Pos)                 /*!< 0x00000002 */
+#define CEC_IER_RXENDIE          CEC_IER_RXENDIE_Msk                            /*!< CEC End Of Reception IT Enable         */
+#define CEC_IER_RXOVRIE_Pos      (2U)
+#define CEC_IER_RXOVRIE_Msk      (0x1UL << CEC_IER_RXOVRIE_Pos)                 /*!< 0x00000004 */
+#define CEC_IER_RXOVRIE          CEC_IER_RXOVRIE_Msk                            /*!< CEC Rx-Overrun IT Enable               */
+#define CEC_IER_BREIE_Pos        (3U)
+#define CEC_IER_BREIE_Msk        (0x1UL << CEC_IER_BREIE_Pos)                   /*!< 0x00000008 */
+#define CEC_IER_BREIE            CEC_IER_BREIE_Msk                              /*!< CEC Rx Bit Rising Error IT Enable      */
+#define CEC_IER_SBPEIE_Pos       (4U)
+#define CEC_IER_SBPEIE_Msk       (0x1UL << CEC_IER_SBPEIE_Pos)                  /*!< 0x00000010 */
+#define CEC_IER_SBPEIE           CEC_IER_SBPEIE_Msk                             /*!< CEC Rx Short Bit period Error IT Enable*/
+#define CEC_IER_LBPEIE_Pos       (5U)
+#define CEC_IER_LBPEIE_Msk       (0x1UL << CEC_IER_LBPEIE_Pos)                  /*!< 0x00000020 */
+#define CEC_IER_LBPEIE           CEC_IER_LBPEIE_Msk                             /*!< CEC Rx Long Bit period Error IT Enable */
+#define CEC_IER_RXACKEIE_Pos     (6U)
+#define CEC_IER_RXACKEIE_Msk     (0x1UL << CEC_IER_RXACKEIE_Pos)                /*!< 0x00000040 */
+#define CEC_IER_RXACKEIE         CEC_IER_RXACKEIE_Msk                           /*!< CEC Rx Missing Acknowledge IT Enable   */
+#define CEC_IER_ARBLSTIE_Pos     (7U)
+#define CEC_IER_ARBLSTIE_Msk     (0x1UL << CEC_IER_ARBLSTIE_Pos)                /*!< 0x00000080 */
+#define CEC_IER_ARBLSTIE         CEC_IER_ARBLSTIE_Msk                           /*!< CEC Arbitration Lost IT Enable         */
+#define CEC_IER_TXBRIE_Pos       (8U)
+#define CEC_IER_TXBRIE_Msk       (0x1UL << CEC_IER_TXBRIE_Pos)                  /*!< 0x00000100 */
+#define CEC_IER_TXBRIE           CEC_IER_TXBRIE_Msk                             /*!< CEC Tx Byte Request  IT Enable         */
+#define CEC_IER_TXENDIE_Pos      (9U)
+#define CEC_IER_TXENDIE_Msk      (0x1UL << CEC_IER_TXENDIE_Pos)                 /*!< 0x00000200 */
+#define CEC_IER_TXENDIE          CEC_IER_TXENDIE_Msk                            /*!< CEC End of Transmission IT Enable      */
+#define CEC_IER_TXUDRIE_Pos      (10U)
+#define CEC_IER_TXUDRIE_Msk      (0x1UL << CEC_IER_TXUDRIE_Pos)                 /*!< 0x00000400 */
+#define CEC_IER_TXUDRIE          CEC_IER_TXUDRIE_Msk                            /*!< CEC Tx-Buffer Underrun IT Enable       */
+#define CEC_IER_TXERRIE_Pos      (11U)
+#define CEC_IER_TXERRIE_Msk      (0x1UL << CEC_IER_TXERRIE_Pos)                 /*!< 0x00000800 */
+#define CEC_IER_TXERRIE          CEC_IER_TXERRIE_Msk                            /*!< CEC Tx-Error IT Enable                 */
+#define CEC_IER_TXACKEIE_Pos     (12U)
+#define CEC_IER_TXACKEIE_Msk     (0x1UL << CEC_IER_TXACKEIE_Pos)                /*!< 0x00001000 */
+#define CEC_IER_TXACKEIE         CEC_IER_TXACKEIE_Msk                           /*!< CEC Tx Missing Acknowledge IT Enable   */
+
+/******************************************************************************/
+/*                                                                            */
+/*                          CRC calculation unit                              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for CRC_DR register  *********************/
+#define CRC_DR_DR_Pos            (0U)
+#define CRC_DR_DR_Msk            (0xFFFFFFFFUL << CRC_DR_DR_Pos)                /*!< 0xFFFFFFFF */
+#define CRC_DR_DR                CRC_DR_DR_Msk                                  /*!< Data register bits */
+
+/*******************  Bit definition for CRC_IDR register  ********************/
+#define CRC_IDR_IDR_Pos          (0U)
+#define CRC_IDR_IDR_Msk          (0xFFFFFFFFUL << CRC_IDR_IDR_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_IDR_IDR              CRC_IDR_IDR_Msk                                /*!< General-purpose 32-bits data register bits */
+
+/********************  Bit definition for CRC_CR register  ********************/
+#define CRC_CR_RESET_Pos         (0U)
+#define CRC_CR_RESET_Msk         (0x1UL << CRC_CR_RESET_Pos)                    /*!< 0x00000001 */
+#define CRC_CR_RESET             CRC_CR_RESET_Msk                               /*!< RESET the CRC computation unit bit */
+#define CRC_CR_POLYSIZE_Pos      (3U)
+#define CRC_CR_POLYSIZE_Msk      (0x3UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000018 */
+#define CRC_CR_POLYSIZE          CRC_CR_POLYSIZE_Msk                            /*!< Polynomial size bits */
+#define CRC_CR_POLYSIZE_0        (0x1UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000008 */
+#define CRC_CR_POLYSIZE_1        (0x2UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000010 */
+#define CRC_CR_REV_IN_Pos        (5U)
+#define CRC_CR_REV_IN_Msk        (0x3UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000060 */
+#define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                              /*!< REV_IN Reverse Input Data bits */
+#define CRC_CR_REV_IN_0          (0x1UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000020 */
+#define CRC_CR_REV_IN_1          (0x2UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000040 */
+#define CRC_CR_REV_OUT_Pos       (7U)
+#define CRC_CR_REV_OUT_Msk       (0x1UL << CRC_CR_REV_OUT_Pos)                  /*!< 0x00000080 */
+#define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                             /*!< REV_OUT Reverse Output Data bits */
+
+/*******************  Bit definition for CRC_INIT register  *******************/
+#define CRC_INIT_INIT_Pos        (0U)
+#define CRC_INIT_INIT_Msk        (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)            /*!< 0xFFFFFFFF */
+#define CRC_INIT_INIT            CRC_INIT_INIT_Msk                              /*!< Initial CRC value bits */
+
+/*******************  Bit definition for CRC_POL register  ********************/
+#define CRC_POL_POL_Pos          (0U)
+#define CRC_POL_POL_Msk          (0xFFFFFFFFUL << CRC_POL_POL_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_POL_POL              CRC_POL_POL_Msk                                /*!< Coefficients of the polynomial */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Digital to Analog Converter                           */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions
+*/
+#define DAC_ADDITIONAL_TRIGGERS_SUPPORT
+
+/********************  Bit definition for DAC_CR register  ********************/
+#define DAC_CR_EN1_Pos              (0U)
+#define DAC_CR_EN1_Msk              (0x1UL << DAC_CR_EN1_Pos)                  /*!< 0x00000001 */
+#define DAC_CR_EN1                  DAC_CR_EN1_Msk                             /*!<DAC channel1 enable */
+#define DAC_CR_TEN1_Pos             (1U)
+#define DAC_CR_TEN1_Msk             (0x1UL << DAC_CR_TEN1_Pos)                 /*!< 0x00000002 */
+#define DAC_CR_TEN1                 DAC_CR_TEN1_Msk                            /*!<DAC channel1 Trigger enable */
+
+#define DAC_CR_TSEL1_Pos            (2U)
+#define DAC_CR_TSEL1_Msk            (0xFUL << DAC_CR_TSEL1_Pos)                /*!< 0x0000003C */
+#define DAC_CR_TSEL1                DAC_CR_TSEL1_Msk                           /*!<TSEL1[3:0] (DAC channel1 Trigger selection) */
+#define DAC_CR_TSEL1_0              (0x1UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000004 */
+#define DAC_CR_TSEL1_1              (0x2UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000008 */
+#define DAC_CR_TSEL1_2              (0x4UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000010 */
+#define DAC_CR_TSEL1_3              (0x8UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000020 */
+
+#define DAC_CR_WAVE1_Pos            (6U)
+#define DAC_CR_WAVE1_Msk            (0x3UL << DAC_CR_WAVE1_Pos)                /*!< 0x000000C0 */
+#define DAC_CR_WAVE1                DAC_CR_WAVE1_Msk                           /*!<WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */
+#define DAC_CR_WAVE1_0              (0x1UL << DAC_CR_WAVE1_Pos)                /*!< 0x00000040 */
+#define DAC_CR_WAVE1_1              (0x2UL << DAC_CR_WAVE1_Pos)                /*!< 0x00000080 */
+
+#define DAC_CR_MAMP1_Pos            (8U)
+#define DAC_CR_MAMP1_Msk            (0xFUL << DAC_CR_MAMP1_Pos)                /*!< 0x00000F00 */
+#define DAC_CR_MAMP1                DAC_CR_MAMP1_Msk                           /*!<MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
+#define DAC_CR_MAMP1_0              (0x1UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000100 */
+#define DAC_CR_MAMP1_1              (0x2UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000200 */
+#define DAC_CR_MAMP1_2              (0x4UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000400 */
+#define DAC_CR_MAMP1_3              (0x8UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000800 */
+
+#define DAC_CR_DMAEN1_Pos           (12U)
+#define DAC_CR_DMAEN1_Msk           (0x1UL << DAC_CR_DMAEN1_Pos)               /*!< 0x00001000 */
+#define DAC_CR_DMAEN1               DAC_CR_DMAEN1_Msk                          /*!<DAC channel1 DMA enable */
+#define DAC_CR_DMAUDRIE1_Pos        (13U)
+#define DAC_CR_DMAUDRIE1_Msk        (0x1UL << DAC_CR_DMAUDRIE1_Pos)            /*!< 0x00002000 */
+#define DAC_CR_DMAUDRIE1            DAC_CR_DMAUDRIE1_Msk                       /*!<DAC channel 1 DMA underrun interrupt enable  >*/
+#define DAC_CR_CEN1_Pos             (14U)
+#define DAC_CR_CEN1_Msk             (0x1UL << DAC_CR_CEN1_Pos)                 /*!< 0x00004000 */
+#define DAC_CR_CEN1                 DAC_CR_CEN1_Msk                            /*!<DAC channel 1 calibration enable >*/
+
+#define DAC_CR_EN2_Pos              (16U)
+#define DAC_CR_EN2_Msk              (0x1UL << DAC_CR_EN2_Pos)                  /*!< 0x00010000 */
+#define DAC_CR_EN2                  DAC_CR_EN2_Msk                             /*!<DAC channel2 enable */
+#define DAC_CR_TEN2_Pos             (17U)
+#define DAC_CR_TEN2_Msk             (0x1UL << DAC_CR_TEN2_Pos)                 /*!< 0x00020000 */
+#define DAC_CR_TEN2                 DAC_CR_TEN2_Msk                            /*!<DAC channel2 Trigger enable */
+
+#define DAC_CR_TSEL2_Pos            (18U)
+#define DAC_CR_TSEL2_Msk            (0xFUL << DAC_CR_TSEL2_Pos)                /*!< 0x003C0000 */
+#define DAC_CR_TSEL2                DAC_CR_TSEL2_Msk                           /*!<TSEL2[2:0] (DAC channel2 Trigger selection) */
+#define DAC_CR_TSEL2_0              (0x1UL << DAC_CR_TSEL2_Pos)                /*!< 0x00040000 */
+#define DAC_CR_TSEL2_1              (0x2UL << DAC_CR_TSEL2_Pos)                /*!< 0x00080000 */
+#define DAC_CR_TSEL2_2              (0x4UL << DAC_CR_TSEL2_Pos)                /*!< 0x00100000 */
+#define DAC_CR_TSEL2_3              (0x8UL << DAC_CR_TSEL2_Pos)                /*!< 0x00200000 */
+
+#define DAC_CR_WAVE2_Pos            (22U)
+#define DAC_CR_WAVE2_Msk            (0x3UL << DAC_CR_WAVE2_Pos)                /*!< 0x00C00000 */
+#define DAC_CR_WAVE2                DAC_CR_WAVE2_Msk                           /*!<WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
+#define DAC_CR_WAVE2_0              (0x1UL << DAC_CR_WAVE2_Pos)                /*!< 0x00400000 */
+#define DAC_CR_WAVE2_1              (0x2UL << DAC_CR_WAVE2_Pos)                /*!< 0x00800000 */
+
+#define DAC_CR_MAMP2_Pos            (24U)
+#define DAC_CR_MAMP2_Msk            (0xFUL << DAC_CR_MAMP2_Pos)                /*!< 0x0F000000 */
+#define DAC_CR_MAMP2                DAC_CR_MAMP2_Msk                           /*!<MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
+#define DAC_CR_MAMP2_0              (0x1UL << DAC_CR_MAMP2_Pos)                /*!< 0x01000000 */
+#define DAC_CR_MAMP2_1              (0x2UL << DAC_CR_MAMP2_Pos)                /*!< 0x02000000 */
+#define DAC_CR_MAMP2_2              (0x4UL << DAC_CR_MAMP2_Pos)                /*!< 0x04000000 */
+#define DAC_CR_MAMP2_3              (0x8UL << DAC_CR_MAMP2_Pos)                /*!< 0x08000000 */
+
+#define DAC_CR_DMAEN2_Pos           (28U)
+#define DAC_CR_DMAEN2_Msk           (0x1UL << DAC_CR_DMAEN2_Pos)               /*!< 0x10000000 */
+#define DAC_CR_DMAEN2               DAC_CR_DMAEN2_Msk                          /*!<DAC channel2 DMA enabled */
+#define DAC_CR_DMAUDRIE2_Pos        (29U)
+#define DAC_CR_DMAUDRIE2_Msk        (0x1UL << DAC_CR_DMAUDRIE2_Pos)            /*!< 0x20000000 */
+#define DAC_CR_DMAUDRIE2            DAC_CR_DMAUDRIE2_Msk                       /*!<DAC channel2 DMA underrun interrupt enable  >*/
+#define DAC_CR_CEN2_Pos             (30U)
+#define DAC_CR_CEN2_Msk             (0x1UL << DAC_CR_CEN2_Pos)                 /*!< 0x40000000 */
+#define DAC_CR_CEN2                 DAC_CR_CEN2_Msk                            /*!<DAC channel2 calibration enable >*/
+
+/*****************  Bit definition for DAC_SWTRIGR register  ******************/
+#define DAC_SWTRIGR_SWTRIG1_Pos     (0U)
+#define DAC_SWTRIGR_SWTRIG1_Msk     (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)         /*!< 0x00000001 */
+#define DAC_SWTRIGR_SWTRIG1         DAC_SWTRIGR_SWTRIG1_Msk                    /*!<DAC channel1 software trigger */
+#define DAC_SWTRIGR_SWTRIG2_Pos     (1U)
+#define DAC_SWTRIGR_SWTRIG2_Msk     (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)         /*!< 0x00000002 */
+#define DAC_SWTRIGR_SWTRIG2         DAC_SWTRIGR_SWTRIG2_Msk                    /*!<DAC channel2 software trigger */
+
+/*****************  Bit definition for DAC_DHR12R1 register  ******************/
+#define DAC_DHR12R1_DACC1DHR_Pos    (0U)
+#define DAC_DHR12R1_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)      /*!< 0x00000FFF */
+#define DAC_DHR12R1_DACC1DHR        DAC_DHR12R1_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12L1 register  ******************/
+#define DAC_DHR12L1_DACC1DHR_Pos    (4U)
+#define DAC_DHR12L1_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)      /*!< 0x0000FFF0 */
+#define DAC_DHR12L1_DACC1DHR        DAC_DHR12L1_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Left aligned data */
+
+/******************  Bit definition for DAC_DHR8R1 register  ******************/
+#define DAC_DHR8R1_DACC1DHR_Pos     (0U)
+#define DAC_DHR8R1_DACC1DHR_Msk     (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)        /*!< 0x000000FF */
+#define DAC_DHR8R1_DACC1DHR         DAC_DHR8R1_DACC1DHR_Msk                    /*!<DAC channel1 8-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12R2 register  ******************/
+#define DAC_DHR12R2_DACC2DHR_Pos    (0U)
+#define DAC_DHR12R2_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)      /*!< 0x00000FFF */
+#define DAC_DHR12R2_DACC2DHR        DAC_DHR12R2_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12L2 register  ******************/
+#define DAC_DHR12L2_DACC2DHR_Pos    (4U)
+#define DAC_DHR12L2_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)      /*!< 0x0000FFF0 */
+#define DAC_DHR12L2_DACC2DHR        DAC_DHR12L2_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Left aligned data */
+
+/******************  Bit definition for DAC_DHR8R2 register  ******************/
+#define DAC_DHR8R2_DACC2DHR_Pos     (0U)
+#define DAC_DHR8R2_DACC2DHR_Msk     (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)        /*!< 0x000000FF */
+#define DAC_DHR8R2_DACC2DHR         DAC_DHR8R2_DACC2DHR_Msk                    /*!<DAC channel2 8-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12RD register  ******************/
+#define DAC_DHR12RD_DACC1DHR_Pos    (0U)
+#define DAC_DHR12RD_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)      /*!< 0x00000FFF */
+#define DAC_DHR12RD_DACC1DHR        DAC_DHR12RD_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Right aligned data */
+#define DAC_DHR12RD_DACC2DHR_Pos    (16U)
+#define DAC_DHR12RD_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)      /*!< 0x0FFF0000 */
+#define DAC_DHR12RD_DACC2DHR        DAC_DHR12RD_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12LD register  ******************/
+#define DAC_DHR12LD_DACC1DHR_Pos    (4U)
+#define DAC_DHR12LD_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)      /*!< 0x0000FFF0 */
+#define DAC_DHR12LD_DACC1DHR        DAC_DHR12LD_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Left aligned data */
+#define DAC_DHR12LD_DACC2DHR_Pos    (20U)
+#define DAC_DHR12LD_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)      /*!< 0xFFF00000 */
+#define DAC_DHR12LD_DACC2DHR        DAC_DHR12LD_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Left aligned data */
+
+/******************  Bit definition for DAC_DHR8RD register  ******************/
+#define DAC_DHR8RD_DACC1DHR_Pos     (0U)
+#define DAC_DHR8RD_DACC1DHR_Msk     (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)        /*!< 0x000000FF */
+#define DAC_DHR8RD_DACC1DHR         DAC_DHR8RD_DACC1DHR_Msk                    /*!<DAC channel1 8-bit Right aligned data */
+#define DAC_DHR8RD_DACC2DHR_Pos     (8U)
+#define DAC_DHR8RD_DACC2DHR_Msk     (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)        /*!< 0x0000FF00 */
+#define DAC_DHR8RD_DACC2DHR         DAC_DHR8RD_DACC2DHR_Msk                    /*!<DAC channel2 8-bit Right aligned data */
+
+/*******************  Bit definition for DAC_DOR1 register  *******************/
+#define DAC_DOR1_DACC1DOR_Pos       (0U)
+#define DAC_DOR1_DACC1DOR_Msk       (0xFFFUL << DAC_DOR1_DACC1DOR_Pos)         /*!< 0x00000FFF */
+#define DAC_DOR1_DACC1DOR           DAC_DOR1_DACC1DOR_Msk                      /*!<DAC channel1 data output */
+
+/*******************  Bit definition for DAC_DOR2 register  *******************/
+#define DAC_DOR2_DACC2DOR_Pos       (0U)
+#define DAC_DOR2_DACC2DOR_Msk       (0xFFFUL << DAC_DOR2_DACC2DOR_Pos)         /*!< 0x00000FFF */
+#define DAC_DOR2_DACC2DOR           DAC_DOR2_DACC2DOR_Msk                      /*!<DAC channel2 data output */
+
+/********************  Bit definition for DAC_SR register  ********************/
+#define DAC_SR_DMAUDR1_Pos          (13U)
+#define DAC_SR_DMAUDR1_Msk          (0x1UL << DAC_SR_DMAUDR1_Pos)              /*!< 0x00002000 */
+#define DAC_SR_DMAUDR1              DAC_SR_DMAUDR1_Msk                         /*!<DAC channel1 DMA underrun flag */
+#define DAC_SR_CAL_FLAG1_Pos        (14U)
+#define DAC_SR_CAL_FLAG1_Msk        (0x1UL << DAC_SR_CAL_FLAG1_Pos)            /*!< 0x00004000 */
+#define DAC_SR_CAL_FLAG1            DAC_SR_CAL_FLAG1_Msk                       /*!<DAC channel1 calibration offset status */
+#define DAC_SR_BWST1_Pos            (15U)
+#define DAC_SR_BWST1_Msk            (0x1UL << DAC_SR_BWST1_Pos)                /*!< 0x00008000 */
+#define DAC_SR_BWST1                DAC_SR_BWST1_Msk                           /*!<DAC channel1 busy writing sample time flag */
+
+#define DAC_SR_DMAUDR2_Pos          (29U)
+#define DAC_SR_DMAUDR2_Msk          (0x1UL << DAC_SR_DMAUDR2_Pos)              /*!< 0x20000000 */
+#define DAC_SR_DMAUDR2              DAC_SR_DMAUDR2_Msk                         /*!<DAC channel2 DMA underrun flag */
+#define DAC_SR_CAL_FLAG2_Pos        (30U)
+#define DAC_SR_CAL_FLAG2_Msk        (0x1UL << DAC_SR_CAL_FLAG2_Pos)            /*!< 0x40000000 */
+#define DAC_SR_CAL_FLAG2            DAC_SR_CAL_FLAG2_Msk                       /*!<DAC channel2 calibration offset status */
+#define DAC_SR_BWST2_Pos            (31U)
+#define DAC_SR_BWST2_Msk            (0x1UL << DAC_SR_BWST2_Pos)                /*!< 0x80000000 */
+#define DAC_SR_BWST2                DAC_SR_BWST2_Msk                           /*!<DAC channel2 busy writing sample time flag */
+
+/*******************  Bit definition for DAC_CCR register  ********************/
+#define DAC_CCR_OTRIM1_Pos          (0U)
+#define DAC_CCR_OTRIM1_Msk          (0x1FUL << DAC_CCR_OTRIM1_Pos)             /*!< 0x0000001F */
+#define DAC_CCR_OTRIM1              DAC_CCR_OTRIM1_Msk                         /*!<DAC channel1 offset trimming value */
+#define DAC_CCR_OTRIM2_Pos          (16U)
+#define DAC_CCR_OTRIM2_Msk          (0x1FUL << DAC_CCR_OTRIM2_Pos)             /*!< 0x001F0000 */
+#define DAC_CCR_OTRIM2              DAC_CCR_OTRIM2_Msk                         /*!<DAC channel2 offset trimming value */
+
+/*******************  Bit definition for DAC_MCR register  *******************/
+#define DAC_MCR_MODE1_Pos           (0U)
+#define DAC_MCR_MODE1_Msk           (0x7UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000007 */
+#define DAC_MCR_MODE1               DAC_MCR_MODE1_Msk                          /*!<MODE1[2:0] (DAC channel1 mode) */
+#define DAC_MCR_MODE1_0             (0x1UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000001 */
+#define DAC_MCR_MODE1_1             (0x2UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000002 */
+#define DAC_MCR_MODE1_2             (0x4UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000004 */
+
+#define DAC_MCR_MODE2_Pos           (16U)
+#define DAC_MCR_MODE2_Msk           (0x7UL << DAC_MCR_MODE2_Pos)               /*!< 0x00070000 */
+#define DAC_MCR_MODE2               DAC_MCR_MODE2_Msk                          /*!<MODE2[2:0] (DAC channel2 mode) */
+#define DAC_MCR_MODE2_0             (0x1UL << DAC_MCR_MODE2_Pos)               /*!< 0x00010000 */
+#define DAC_MCR_MODE2_1             (0x2UL << DAC_MCR_MODE2_Pos)               /*!< 0x00020000 */
+#define DAC_MCR_MODE2_2             (0x4UL << DAC_MCR_MODE2_Pos)               /*!< 0x00040000 */
+
+/******************  Bit definition for DAC_SHSR1 register  ******************/
+#define DAC_SHSR1_TSAMPLE1_Pos      (0U)
+#define DAC_SHSR1_TSAMPLE1_Msk      (0x3FFUL << DAC_SHSR1_TSAMPLE1_Pos)        /*!< 0x000003FF */
+#define DAC_SHSR1_TSAMPLE1          DAC_SHSR1_TSAMPLE1_Msk                     /*!<DAC channel1 sample time */
+
+/******************  Bit definition for DAC_SHSR2 register  ******************/
+#define DAC_SHSR2_TSAMPLE2_Pos      (0U)
+#define DAC_SHSR2_TSAMPLE2_Msk      (0x3FFUL << DAC_SHSR2_TSAMPLE2_Pos)        /*!< 0x000003FF */
+#define DAC_SHSR2_TSAMPLE2          DAC_SHSR2_TSAMPLE2_Msk                     /*!<DAC channel2 sample time */
+
+/******************  Bit definition for DAC_SHHR register  ******************/
+#define DAC_SHHR_THOLD1_Pos         (0U)
+#define DAC_SHHR_THOLD1_Msk         (0x3FFUL << DAC_SHHR_THOLD1_Pos)           /*!< 0x000003FF */
+#define DAC_SHHR_THOLD1             DAC_SHHR_THOLD1_Msk                        /*!<DAC channel1 hold time */
+#define DAC_SHHR_THOLD2_Pos         (16U)
+#define DAC_SHHR_THOLD2_Msk         (0x3FFUL << DAC_SHHR_THOLD2_Pos)           /*!< 0x03FF0000 */
+#define DAC_SHHR_THOLD2             DAC_SHHR_THOLD2_Msk                        /*!<DAC channel2 hold time */
+
+/******************  Bit definition for DAC_SHRR register  ******************/
+#define DAC_SHRR_TREFRESH1_Pos      (0U)
+#define DAC_SHRR_TREFRESH1_Msk      (0xFFUL << DAC_SHRR_TREFRESH1_Pos)         /*!< 0x000000FF */
+#define DAC_SHRR_TREFRESH1          DAC_SHRR_TREFRESH1_Msk                     /*!<DAC channel1 refresh time */
+#define DAC_SHRR_TREFRESH2_Pos      (16U)
+#define DAC_SHRR_TREFRESH2_Msk      (0xFFUL << DAC_SHRR_TREFRESH2_Pos)         /*!< 0x00FF0000 */
+#define DAC_SHRR_TREFRESH2          DAC_SHRR_TREFRESH2_Msk                     /*!<DAC channel2 refresh time */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 Debug MCU                                  */
+/*                                                                            */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                           DMA Controller (DMA)                             */
+/*                                                                            */
+/******************************************************************************/
+
+/*******************  Bit definition for DMA_ISR register  ********************/
+#define DMA_ISR_GIF1_Pos       (0U)
+#define DMA_ISR_GIF1_Msk       (0x1UL << DMA_ISR_GIF1_Pos)                     /*!< 0x00000001 */
+#define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                /*!< Channel 1 Global interrupt flag */
+#define DMA_ISR_TCIF1_Pos      (1U)
+#define DMA_ISR_TCIF1_Msk      (0x1UL << DMA_ISR_TCIF1_Pos)                    /*!< 0x00000002 */
+#define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               /*!< Channel 1 Transfer Complete flag */
+#define DMA_ISR_HTIF1_Pos      (2U)
+#define DMA_ISR_HTIF1_Msk      (0x1UL << DMA_ISR_HTIF1_Pos)                    /*!< 0x00000004 */
+#define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               /*!< Channel 1 Half Transfer flag */
+#define DMA_ISR_TEIF1_Pos      (3U)
+#define DMA_ISR_TEIF1_Msk      (0x1UL << DMA_ISR_TEIF1_Pos)                    /*!< 0x00000008 */
+#define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               /*!< Channel 1 Transfer Error flag */
+#define DMA_ISR_GIF2_Pos       (4U)
+#define DMA_ISR_GIF2_Msk       (0x1UL << DMA_ISR_GIF2_Pos)                     /*!< 0x00000010 */
+#define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                /*!< Channel 2 Global interrupt flag */
+#define DMA_ISR_TCIF2_Pos      (5U)
+#define DMA_ISR_TCIF2_Msk      (0x1UL << DMA_ISR_TCIF2_Pos)                    /*!< 0x00000020 */
+#define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               /*!< Channel 2 Transfer Complete flag */
+#define DMA_ISR_HTIF2_Pos      (6U)
+#define DMA_ISR_HTIF2_Msk      (0x1UL << DMA_ISR_HTIF2_Pos)                    /*!< 0x00000040 */
+#define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               /*!< Channel 2 Half Transfer flag */
+#define DMA_ISR_TEIF2_Pos      (7U)
+#define DMA_ISR_TEIF2_Msk      (0x1UL << DMA_ISR_TEIF2_Pos)                    /*!< 0x00000080 */
+#define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               /*!< Channel 2 Transfer Error flag */
+#define DMA_ISR_GIF3_Pos       (8U)
+#define DMA_ISR_GIF3_Msk       (0x1UL << DMA_ISR_GIF3_Pos)                     /*!< 0x00000100 */
+#define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                /*!< Channel 3 Global interrupt flag */
+#define DMA_ISR_TCIF3_Pos      (9U)
+#define DMA_ISR_TCIF3_Msk      (0x1UL << DMA_ISR_TCIF3_Pos)                    /*!< 0x00000200 */
+#define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               /*!< Channel 3 Transfer Complete flag */
+#define DMA_ISR_HTIF3_Pos      (10U)
+#define DMA_ISR_HTIF3_Msk      (0x1UL << DMA_ISR_HTIF3_Pos)                    /*!< 0x00000400 */
+#define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               /*!< Channel 3 Half Transfer flag */
+#define DMA_ISR_TEIF3_Pos      (11U)
+#define DMA_ISR_TEIF3_Msk      (0x1UL << DMA_ISR_TEIF3_Pos)                    /*!< 0x00000800 */
+#define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               /*!< Channel 3 Transfer Error flag */
+#define DMA_ISR_GIF4_Pos       (12U)
+#define DMA_ISR_GIF4_Msk       (0x1UL << DMA_ISR_GIF4_Pos)                     /*!< 0x00001000 */
+#define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                /*!< Channel 4 Global interrupt flag */
+#define DMA_ISR_TCIF4_Pos      (13U)
+#define DMA_ISR_TCIF4_Msk      (0x1UL << DMA_ISR_TCIF4_Pos)                    /*!< 0x00002000 */
+#define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               /*!< Channel 4 Transfer Complete flag */
+#define DMA_ISR_HTIF4_Pos      (14U)
+#define DMA_ISR_HTIF4_Msk      (0x1UL << DMA_ISR_HTIF4_Pos)                    /*!< 0x00004000 */
+#define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               /*!< Channel 4 Half Transfer flag */
+#define DMA_ISR_TEIF4_Pos      (15U)
+#define DMA_ISR_TEIF4_Msk      (0x1UL << DMA_ISR_TEIF4_Pos)                    /*!< 0x00008000 */
+#define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               /*!< Channel 4 Transfer Error flag */
+#define DMA_ISR_GIF5_Pos       (16U)
+#define DMA_ISR_GIF5_Msk       (0x1UL << DMA_ISR_GIF5_Pos)                     /*!< 0x00010000 */
+#define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                /*!< Channel 5 Global interrupt flag */
+#define DMA_ISR_TCIF5_Pos      (17U)
+#define DMA_ISR_TCIF5_Msk      (0x1UL << DMA_ISR_TCIF5_Pos)                    /*!< 0x00020000 */
+#define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               /*!< Channel 5 Transfer Complete flag */
+#define DMA_ISR_HTIF5_Pos      (18U)
+#define DMA_ISR_HTIF5_Msk      (0x1UL << DMA_ISR_HTIF5_Pos)                    /*!< 0x00040000 */
+#define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               /*!< Channel 5 Half Transfer flag */
+#define DMA_ISR_TEIF5_Pos      (19U)
+#define DMA_ISR_TEIF5_Msk      (0x1UL << DMA_ISR_TEIF5_Pos)                    /*!< 0x00080000 */
+#define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               /*!< Channel 5 Transfer Error flag */
+#define DMA_ISR_GIF6_Pos       (20U)
+#define DMA_ISR_GIF6_Msk       (0x1UL << DMA_ISR_GIF6_Pos)                     /*!< 0x00100000 */
+#define DMA_ISR_GIF6           DMA_ISR_GIF6_Msk                                /*!< Channel 6 Global interrupt flag */
+#define DMA_ISR_TCIF6_Pos      (21U)
+#define DMA_ISR_TCIF6_Msk      (0x1UL << DMA_ISR_TCIF6_Pos)                    /*!< 0x00200000 */
+#define DMA_ISR_TCIF6          DMA_ISR_TCIF6_Msk                               /*!< Channel 6 Transfer Complete flag */
+#define DMA_ISR_HTIF6_Pos      (22U)
+#define DMA_ISR_HTIF6_Msk      (0x1UL << DMA_ISR_HTIF6_Pos)                    /*!< 0x00400000 */
+#define DMA_ISR_HTIF6          DMA_ISR_HTIF6_Msk                               /*!< Channel 6 Half Transfer flag */
+#define DMA_ISR_TEIF6_Pos      (23U)
+#define DMA_ISR_TEIF6_Msk      (0x1UL << DMA_ISR_TEIF6_Pos)                    /*!< 0x00800000 */
+#define DMA_ISR_TEIF6          DMA_ISR_TEIF6_Msk                               /*!< Channel 6 Transfer Error flag */
+#define DMA_ISR_GIF7_Pos       (24U)
+#define DMA_ISR_GIF7_Msk       (0x1UL << DMA_ISR_GIF7_Pos)                     /*!< 0x01000000 */
+#define DMA_ISR_GIF7           DMA_ISR_GIF7_Msk                                /*!< Channel 7 Global interrupt flag */
+#define DMA_ISR_TCIF7_Pos      (25U)
+#define DMA_ISR_TCIF7_Msk      (0x1UL << DMA_ISR_TCIF7_Pos)                    /*!< 0x02000000 */
+#define DMA_ISR_TCIF7          DMA_ISR_TCIF7_Msk                               /*!< Channel 7 Transfer Complete flag */
+#define DMA_ISR_HTIF7_Pos      (26U)
+#define DMA_ISR_HTIF7_Msk      (0x1UL << DMA_ISR_HTIF7_Pos)                    /*!< 0x04000000 */
+#define DMA_ISR_HTIF7          DMA_ISR_HTIF7_Msk                               /*!< Channel 7 Half Transfer flag */
+#define DMA_ISR_TEIF7_Pos      (27U)
+#define DMA_ISR_TEIF7_Msk      (0x1UL << DMA_ISR_TEIF7_Pos)                    /*!< 0x08000000 */
+#define DMA_ISR_TEIF7          DMA_ISR_TEIF7_Msk                               /*!< Channel 7 Transfer Error flag */
+
+/*******************  Bit definition for DMA_IFCR register  *******************/
+#define DMA_IFCR_CGIF1_Pos     (0U)
+#define DMA_IFCR_CGIF1_Msk     (0x1UL << DMA_IFCR_CGIF1_Pos)                   /*!< 0x00000001 */
+#define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              /*!< Channel 1 Global interrupt clearr */
+#define DMA_IFCR_CTCIF1_Pos    (1U)
+#define DMA_IFCR_CTCIF1_Msk    (0x1UL << DMA_IFCR_CTCIF1_Pos)                  /*!< 0x00000002 */
+#define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             /*!< Channel 1 Transfer Complete clear */
+#define DMA_IFCR_CHTIF1_Pos    (2U)
+#define DMA_IFCR_CHTIF1_Msk    (0x1UL << DMA_IFCR_CHTIF1_Pos)                  /*!< 0x00000004 */
+#define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             /*!< Channel 1 Half Transfer clear */
+#define DMA_IFCR_CTEIF1_Pos    (3U)
+#define DMA_IFCR_CTEIF1_Msk    (0x1UL << DMA_IFCR_CTEIF1_Pos)                  /*!< 0x00000008 */
+#define DMA_IFCR_CTEIF1        DMA_IFCR_CTEIF1_Msk                             /*!< Channel 1 Transfer Error clear */
+#define DMA_IFCR_CGIF2_Pos     (4U)
+#define DMA_IFCR_CGIF2_Msk     (0x1UL << DMA_IFCR_CGIF2_Pos)                   /*!< 0x00000010 */
+#define DMA_IFCR_CGIF2         DMA_IFCR_CGIF2_Msk                              /*!< Channel 2 Global interrupt clear */
+#define DMA_IFCR_CTCIF2_Pos    (5U)
+#define DMA_IFCR_CTCIF2_Msk    (0x1UL << DMA_IFCR_CTCIF2_Pos)                  /*!< 0x00000020 */
+#define DMA_IFCR_CTCIF2        DMA_IFCR_CTCIF2_Msk                             /*!< Channel 2 Transfer Complete clear */
+#define DMA_IFCR_CHTIF2_Pos    (6U)
+#define DMA_IFCR_CHTIF2_Msk    (0x1UL << DMA_IFCR_CHTIF2_Pos)                  /*!< 0x00000040 */
+#define DMA_IFCR_CHTIF2        DMA_IFCR_CHTIF2_Msk                             /*!< Channel 2 Half Transfer clear */
+#define DMA_IFCR_CTEIF2_Pos    (7U)
+#define DMA_IFCR_CTEIF2_Msk    (0x1UL << DMA_IFCR_CTEIF2_Pos)                  /*!< 0x00000080 */
+#define DMA_IFCR_CTEIF2        DMA_IFCR_CTEIF2_Msk                             /*!< Channel 2 Transfer Error clear */
+#define DMA_IFCR_CGIF3_Pos     (8U)
+#define DMA_IFCR_CGIF3_Msk     (0x1UL << DMA_IFCR_CGIF3_Pos)                   /*!< 0x00000100 */
+#define DMA_IFCR_CGIF3         DMA_IFCR_CGIF3_Msk                              /*!< Channel 3 Global interrupt clear */
+#define DMA_IFCR_CTCIF3_Pos    (9U)
+#define DMA_IFCR_CTCIF3_Msk    (0x1UL << DMA_IFCR_CTCIF3_Pos)                  /*!< 0x00000200 */
+#define DMA_IFCR_CTCIF3        DMA_IFCR_CTCIF3_Msk                             /*!< Channel 3 Transfer Complete clear */
+#define DMA_IFCR_CHTIF3_Pos    (10U)
+#define DMA_IFCR_CHTIF3_Msk    (0x1UL << DMA_IFCR_CHTIF3_Pos)                  /*!< 0x00000400 */
+#define DMA_IFCR_CHTIF3        DMA_IFCR_CHTIF3_Msk                             /*!< Channel 3 Half Transfer clear */
+#define DMA_IFCR_CTEIF3_Pos    (11U)
+#define DMA_IFCR_CTEIF3_Msk    (0x1UL << DMA_IFCR_CTEIF3_Pos)                  /*!< 0x00000800 */
+#define DMA_IFCR_CTEIF3        DMA_IFCR_CTEIF3_Msk                             /*!< Channel 3 Transfer Error clear */
+#define DMA_IFCR_CGIF4_Pos     (12U)
+#define DMA_IFCR_CGIF4_Msk     (0x1UL << DMA_IFCR_CGIF4_Pos)                   /*!< 0x00001000 */
+#define DMA_IFCR_CGIF4         DMA_IFCR_CGIF4_Msk                              /*!< Channel 4 Global interrupt clear */
+#define DMA_IFCR_CTCIF4_Pos    (13U)
+#define DMA_IFCR_CTCIF4_Msk    (0x1UL << DMA_IFCR_CTCIF4_Pos)                  /*!< 0x00002000 */
+#define DMA_IFCR_CTCIF4        DMA_IFCR_CTCIF4_Msk                             /*!< Channel 4 Transfer Complete clear */
+#define DMA_IFCR_CHTIF4_Pos    (14U)
+#define DMA_IFCR_CHTIF4_Msk    (0x1UL << DMA_IFCR_CHTIF4_Pos)                  /*!< 0x00004000 */
+#define DMA_IFCR_CHTIF4        DMA_IFCR_CHTIF4_Msk                             /*!< Channel 4 Half Transfer clear */
+#define DMA_IFCR_CTEIF4_Pos    (15U)
+#define DMA_IFCR_CTEIF4_Msk    (0x1UL << DMA_IFCR_CTEIF4_Pos)                  /*!< 0x00008000 */
+#define DMA_IFCR_CTEIF4        DMA_IFCR_CTEIF4_Msk                             /*!< Channel 4 Transfer Error clear */
+#define DMA_IFCR_CGIF5_Pos     (16U)
+#define DMA_IFCR_CGIF5_Msk     (0x1UL << DMA_IFCR_CGIF5_Pos)                   /*!< 0x00010000 */
+#define DMA_IFCR_CGIF5         DMA_IFCR_CGIF5_Msk                              /*!< Channel 5 Global interrupt clear */
+#define DMA_IFCR_CTCIF5_Pos    (17U)
+#define DMA_IFCR_CTCIF5_Msk    (0x1UL << DMA_IFCR_CTCIF5_Pos)                  /*!< 0x00020000 */
+#define DMA_IFCR_CTCIF5        DMA_IFCR_CTCIF5_Msk                             /*!< Channel 5 Transfer Complete clear */
+#define DMA_IFCR_CHTIF5_Pos    (18U)
+#define DMA_IFCR_CHTIF5_Msk    (0x1UL << DMA_IFCR_CHTIF5_Pos)                  /*!< 0x00040000 */
+#define DMA_IFCR_CHTIF5        DMA_IFCR_CHTIF5_Msk                             /*!< Channel 5 Half Transfer clear */
+#define DMA_IFCR_CTEIF5_Pos    (19U)
+#define DMA_IFCR_CTEIF5_Msk    (0x1UL << DMA_IFCR_CTEIF5_Pos)                  /*!< 0x00080000 */
+#define DMA_IFCR_CTEIF5        DMA_IFCR_CTEIF5_Msk                             /*!< Channel 5 Transfer Error clear */
+#define DMA_IFCR_CGIF6_Pos     (20U)
+#define DMA_IFCR_CGIF6_Msk     (0x1UL << DMA_IFCR_CGIF6_Pos)                   /*!< 0x00100000 */
+#define DMA_IFCR_CGIF6         DMA_IFCR_CGIF6_Msk                              /*!< Channel 6 Global interrupt clear */
+#define DMA_IFCR_CTCIF6_Pos    (21U)
+#define DMA_IFCR_CTCIF6_Msk    (0x1UL << DMA_IFCR_CTCIF6_Pos)                  /*!< 0x00200000 */
+#define DMA_IFCR_CTCIF6        DMA_IFCR_CTCIF6_Msk                             /*!< Channel 6 Transfer Complete clear */
+#define DMA_IFCR_CHTIF6_Pos    (22U)
+#define DMA_IFCR_CHTIF6_Msk    (0x1UL << DMA_IFCR_CHTIF6_Pos)                  /*!< 0x00400000 */
+#define DMA_IFCR_CHTIF6        DMA_IFCR_CHTIF6_Msk                             /*!< Channel 6 Half Transfer clear */
+#define DMA_IFCR_CTEIF6_Pos    (23U)
+#define DMA_IFCR_CTEIF6_Msk    (0x1UL << DMA_IFCR_CTEIF6_Pos)                  /*!< 0x00800000 */
+#define DMA_IFCR_CTEIF6        DMA_IFCR_CTEIF6_Msk                             /*!< Channel 6 Transfer Error clear */
+#define DMA_IFCR_CGIF7_Pos     (24U)
+#define DMA_IFCR_CGIF7_Msk     (0x1UL << DMA_IFCR_CGIF7_Pos)                   /*!< 0x01000000 */
+#define DMA_IFCR_CGIF7         DMA_IFCR_CGIF7_Msk                              /*!< Channel 7 Global interrupt clear */
+#define DMA_IFCR_CTCIF7_Pos    (25U)
+#define DMA_IFCR_CTCIF7_Msk    (0x1UL << DMA_IFCR_CTCIF7_Pos)                  /*!< 0x02000000 */
+#define DMA_IFCR_CTCIF7        DMA_IFCR_CTCIF7_Msk                             /*!< Channel 7 Transfer Complete clear */
+#define DMA_IFCR_CHTIF7_Pos    (26U)
+#define DMA_IFCR_CHTIF7_Msk    (0x1UL << DMA_IFCR_CHTIF7_Pos)                  /*!< 0x04000000 */
+#define DMA_IFCR_CHTIF7        DMA_IFCR_CHTIF7_Msk                             /*!< Channel 7 Half Transfer clear */
+#define DMA_IFCR_CTEIF7_Pos    (27U)
+#define DMA_IFCR_CTEIF7_Msk    (0x1UL << DMA_IFCR_CTEIF7_Pos)                  /*!< 0x08000000 */
+#define DMA_IFCR_CTEIF7        DMA_IFCR_CTEIF7_Msk                             /*!< Channel 7 Transfer Error clear */
+
+/*******************  Bit definition for DMA_CCR register  ********************/
+#define DMA_CCR_EN_Pos         (0U)
+#define DMA_CCR_EN_Msk         (0x1UL << DMA_CCR_EN_Pos)                       /*!< 0x00000001 */
+#define DMA_CCR_EN             DMA_CCR_EN_Msk                                  /*!< Channel enable                      */
+#define DMA_CCR_TCIE_Pos       (1U)
+#define DMA_CCR_TCIE_Msk       (0x1UL << DMA_CCR_TCIE_Pos)                     /*!< 0x00000002 */
+#define DMA_CCR_TCIE           DMA_CCR_TCIE_Msk                                /*!< Transfer complete interrupt enable  */
+#define DMA_CCR_HTIE_Pos       (2U)
+#define DMA_CCR_HTIE_Msk       (0x1UL << DMA_CCR_HTIE_Pos)                     /*!< 0x00000004 */
+#define DMA_CCR_HTIE           DMA_CCR_HTIE_Msk                                /*!< Half Transfer interrupt enable      */
+#define DMA_CCR_TEIE_Pos       (3U)
+#define DMA_CCR_TEIE_Msk       (0x1UL << DMA_CCR_TEIE_Pos)                     /*!< 0x00000008 */
+#define DMA_CCR_TEIE           DMA_CCR_TEIE_Msk                                /*!< Transfer error interrupt enable     */
+#define DMA_CCR_DIR_Pos        (4U)
+#define DMA_CCR_DIR_Msk        (0x1UL << DMA_CCR_DIR_Pos)                      /*!< 0x00000010 */
+#define DMA_CCR_DIR            DMA_CCR_DIR_Msk                                 /*!< Data transfer direction             */
+#define DMA_CCR_CIRC_Pos       (5U)
+#define DMA_CCR_CIRC_Msk       (0x1UL << DMA_CCR_CIRC_Pos)                     /*!< 0x00000020 */
+#define DMA_CCR_CIRC           DMA_CCR_CIRC_Msk                                /*!< Circular mode                       */
+#define DMA_CCR_PINC_Pos       (6U)
+#define DMA_CCR_PINC_Msk       (0x1UL << DMA_CCR_PINC_Pos)                     /*!< 0x00000040 */
+#define DMA_CCR_PINC           DMA_CCR_PINC_Msk                                /*!< Peripheral increment mode           */
+#define DMA_CCR_MINC_Pos       (7U)
+#define DMA_CCR_MINC_Msk       (0x1UL << DMA_CCR_MINC_Pos)                     /*!< 0x00000080 */
+#define DMA_CCR_MINC           DMA_CCR_MINC_Msk                                /*!< Memory increment mode               */
+
+#define DMA_CCR_PSIZE_Pos      (8U)
+#define DMA_CCR_PSIZE_Msk      (0x3UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000300 */
+#define DMA_CCR_PSIZE          DMA_CCR_PSIZE_Msk                               /*!< PSIZE[1:0] bits (Peripheral size)   */
+#define DMA_CCR_PSIZE_0        (0x1UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000100 */
+#define DMA_CCR_PSIZE_1        (0x2UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000200 */
+
+#define DMA_CCR_MSIZE_Pos      (10U)
+#define DMA_CCR_MSIZE_Msk      (0x3UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000C00 */
+#define DMA_CCR_MSIZE          DMA_CCR_MSIZE_Msk                               /*!< MSIZE[1:0] bits (Memory size)       */
+#define DMA_CCR_MSIZE_0        (0x1UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000400 */
+#define DMA_CCR_MSIZE_1        (0x2UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000800 */
+
+#define DMA_CCR_PL_Pos         (12U)
+#define DMA_CCR_PL_Msk         (0x3UL << DMA_CCR_PL_Pos)                       /*!< 0x00003000 */
+#define DMA_CCR_PL             DMA_CCR_PL_Msk                                  /*!< PL[1:0] bits(Channel Priority level)*/
+#define DMA_CCR_PL_0           (0x1UL << DMA_CCR_PL_Pos)                       /*!< 0x00001000 */
+#define DMA_CCR_PL_1           (0x2UL << DMA_CCR_PL_Pos)                        /*!< 0x00002000 */
+
+#define DMA_CCR_MEM2MEM_Pos    (14U)
+#define DMA_CCR_MEM2MEM_Msk    (0x1UL << DMA_CCR_MEM2MEM_Pos)                  /*!< 0x00004000 */
+#define DMA_CCR_MEM2MEM        DMA_CCR_MEM2MEM_Msk                             /*!< Memory to memory mode               */
+
+/******************  Bit definition for DMA_CNDTR register  *******************/
+#define DMA_CNDTR_NDT_Pos      (0U)
+#define DMA_CNDTR_NDT_Msk      (0xFFFFUL << DMA_CNDTR_NDT_Pos)                 /*!< 0x0000FFFF */
+#define DMA_CNDTR_NDT          DMA_CNDTR_NDT_Msk                               /*!< Number of data to Transfer          */
+
+/******************  Bit definition for DMA_CPAR register  ********************/
+#define DMA_CPAR_PA_Pos        (0U)
+#define DMA_CPAR_PA_Msk        (0xFFFFFFFFUL << DMA_CPAR_PA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CPAR_PA            DMA_CPAR_PA_Msk                                 /*!< Peripheral Address                  */
+
+/******************  Bit definition for DMA_CMAR register  ********************/
+#define DMA_CMAR_MA_Pos        (0U)
+#define DMA_CMAR_MA_Msk        (0xFFFFFFFFUL << DMA_CMAR_MA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CMAR_MA            DMA_CMAR_MA_Msk                                 /*!< Memory Address                      */
+
+/******************************************************************************/
+/*                                                                            */
+/*                             DMAMUX Controller                              */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for DMAMUX_CxCR register  **************/
+#define DMAMUX_CxCR_DMAREQ_ID_Pos              (0U)
+#define DMAMUX_CxCR_DMAREQ_ID_Msk              (0x3FUL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x0000003F */
+#define DMAMUX_CxCR_DMAREQ_ID                  DMAMUX_CxCR_DMAREQ_ID_Msk             /*!< DMA Request ID   */
+#define DMAMUX_CxCR_DMAREQ_ID_0                (0x01UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_CxCR_DMAREQ_ID_1                (0x02UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_CxCR_DMAREQ_ID_2                (0x04UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_CxCR_DMAREQ_ID_3                (0x08UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_CxCR_DMAREQ_ID_4                (0x10UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_CxCR_DMAREQ_ID_5                (0x20UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000020 */
+#define DMAMUX_CxCR_DMAREQ_ID_6                (0x40UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000040 */
+#define DMAMUX_CxCR_SOIE_Pos                   (8U)
+#define DMAMUX_CxCR_SOIE_Msk                   (0x1UL << DMAMUX_CxCR_SOIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_CxCR_SOIE                       DMAMUX_CxCR_SOIE_Msk             /*!< Synchro overrun interrupt enable     */
+#define DMAMUX_CxCR_EGE_Pos                    (9U)
+#define DMAMUX_CxCR_EGE_Msk                    (0x1UL << DMAMUX_CxCR_EGE_Pos)   /*!< 0x00000200 */
+#define DMAMUX_CxCR_EGE                        DMAMUX_CxCR_EGE_Msk              /*!< Event generation interrupt enable    */
+#define DMAMUX_CxCR_SE_Pos                     (16U)
+#define DMAMUX_CxCR_SE_Msk                     (0x1UL << DMAMUX_CxCR_SE_Pos)    /*!< 0x00010000 */
+#define DMAMUX_CxCR_SE                         DMAMUX_CxCR_SE_Msk               /*!< Synchronization enable               */
+#define DMAMUX_CxCR_SPOL_Pos                   (17U)
+#define DMAMUX_CxCR_SPOL_Msk                   (0x3UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00060000 */
+#define DMAMUX_CxCR_SPOL                       DMAMUX_CxCR_SPOL_Msk             /*!< Synchronization polarity             */
+#define DMAMUX_CxCR_SPOL_0                     (0x1UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00020000 */
+#define DMAMUX_CxCR_SPOL_1                     (0x2UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00040000 */
+#define DMAMUX_CxCR_NBREQ_Pos                  (19U)
+#define DMAMUX_CxCR_NBREQ_Msk                  (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_CxCR_NBREQ                      DMAMUX_CxCR_NBREQ_Msk             /*!< Number of request                    */
+#define DMAMUX_CxCR_NBREQ_0                    (0x01UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_CxCR_NBREQ_1                    (0x02UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_CxCR_NBREQ_2                    (0x04UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_CxCR_NBREQ_3                    (0x08UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_CxCR_NBREQ_4                    (0x10UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00800000 */
+#define DMAMUX_CxCR_SYNC_ID_Pos                (24U)
+#define DMAMUX_CxCR_SYNC_ID_Msk                (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x1F000000 */
+#define DMAMUX_CxCR_SYNC_ID                    DMAMUX_CxCR_SYNC_ID_Msk             /*!< Synchronization ID                   */
+#define DMAMUX_CxCR_SYNC_ID_0                  (0x01UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x01000000 */
+#define DMAMUX_CxCR_SYNC_ID_1                  (0x02UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x02000000 */
+#define DMAMUX_CxCR_SYNC_ID_2                  (0x04UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x04000000 */
+#define DMAMUX_CxCR_SYNC_ID_3                  (0x08UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x08000000 */
+#define DMAMUX_CxCR_SYNC_ID_4                  (0x10UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x10000000 */
+
+/*******************  Bits definition for DMAMUX_CSR register  **************/
+#define DMAMUX_CSR_SOF0_Pos                    (0U)
+#define DMAMUX_CSR_SOF0_Msk                    (0x1UL << DMAMUX_CSR_SOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CSR_SOF0                        DMAMUX_CSR_SOF0_Msk             /*!< Synchronization Overrun Flag 0       */
+#define DMAMUX_CSR_SOF1_Pos                    (1U)
+#define DMAMUX_CSR_SOF1_Msk                    (0x1UL << DMAMUX_CSR_SOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CSR_SOF1                        DMAMUX_CSR_SOF1_Msk             /*!< Synchronization Overrun Flag 1       */
+#define DMAMUX_CSR_SOF2_Pos                    (2U)
+#define DMAMUX_CSR_SOF2_Msk                    (0x1UL << DMAMUX_CSR_SOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CSR_SOF2                        DMAMUX_CSR_SOF2_Msk             /*!< Synchronization Overrun Flag 2       */
+#define DMAMUX_CSR_SOF3_Pos                    (3U)
+#define DMAMUX_CSR_SOF3_Msk                    (0x1UL << DMAMUX_CSR_SOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CSR_SOF3                        DMAMUX_CSR_SOF3_Msk             /*!< Synchronization Overrun Flag 3       */
+#define DMAMUX_CSR_SOF4_Pos                    (4U)
+#define DMAMUX_CSR_SOF4_Msk                    (0x1UL << DMAMUX_CSR_SOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CSR_SOF4                        DMAMUX_CSR_SOF4_Msk             /*!< Synchronization Overrun Flag 4       */
+#define DMAMUX_CSR_SOF5_Pos                    (5U)
+#define DMAMUX_CSR_SOF5_Msk                    (0x1UL << DMAMUX_CSR_SOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CSR_SOF5                        DMAMUX_CSR_SOF5_Msk             /*!< Synchronization Overrun Flag 5       */
+#define DMAMUX_CSR_SOF6_Pos                    (6U)
+#define DMAMUX_CSR_SOF6_Msk                    (0x1UL << DMAMUX_CSR_SOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CSR_SOF6                        DMAMUX_CSR_SOF6_Msk             /*!< Synchronization Overrun Flag 6       */
+
+/********************  Bits definition for DMAMUX_CFR register  **************/
+#define DMAMUX_CFR_CSOF0_Pos                   (0U)
+#define DMAMUX_CFR_CSOF0_Msk                   (0x1UL << DMAMUX_CFR_CSOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CFR_CSOF0                       DMAMUX_CFR_CSOF0_Msk             /*!< Clear Overrun Flag 0                 */
+#define DMAMUX_CFR_CSOF1_Pos                   (1U)
+#define DMAMUX_CFR_CSOF1_Msk                   (0x1UL << DMAMUX_CFR_CSOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CFR_CSOF1                       DMAMUX_CFR_CSOF1_Msk             /*!< Clear Overrun Flag 1                 */
+#define DMAMUX_CFR_CSOF2_Pos                   (2U)
+#define DMAMUX_CFR_CSOF2_Msk                   (0x1UL << DMAMUX_CFR_CSOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CFR_CSOF2                       DMAMUX_CFR_CSOF2_Msk             /*!< Clear Overrun Flag 2                 */
+#define DMAMUX_CFR_CSOF3_Pos                   (3U)
+#define DMAMUX_CFR_CSOF3_Msk                   (0x1UL << DMAMUX_CFR_CSOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CFR_CSOF3                       DMAMUX_CFR_CSOF3_Msk             /*!< Clear Overrun Flag 3                 */
+#define DMAMUX_CFR_CSOF4_Pos                   (4U)
+#define DMAMUX_CFR_CSOF4_Msk                   (0x1UL << DMAMUX_CFR_CSOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CFR_CSOF4                       DMAMUX_CFR_CSOF4_Msk             /*!< Clear Overrun Flag 4                 */
+#define DMAMUX_CFR_CSOF5_Pos                   (5U)
+#define DMAMUX_CFR_CSOF5_Msk                   (0x1UL << DMAMUX_CFR_CSOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CFR_CSOF5                       DMAMUX_CFR_CSOF5_Msk             /*!< Clear Overrun Flag 5                 */
+#define DMAMUX_CFR_CSOF6_Pos                   (6U)
+#define DMAMUX_CFR_CSOF6_Msk                   (0x1UL << DMAMUX_CFR_CSOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CFR_CSOF6                       DMAMUX_CFR_CSOF6_Msk             /*!< Clear Overrun Flag 6                 */
+
+/********************  Bits definition for DMAMUX_RGxCR register  ************/
+#define DMAMUX_RGxCR_SIG_ID_Pos                (0U)
+#define DMAMUX_RGxCR_SIG_ID_Msk                (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x0000001F */
+#define DMAMUX_RGxCR_SIG_ID                    DMAMUX_RGxCR_SIG_ID_Msk             /*!< Signal ID                         */
+#define DMAMUX_RGxCR_SIG_ID_0                  (0x01UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGxCR_SIG_ID_1                  (0x02UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGxCR_SIG_ID_2                  (0x04UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGxCR_SIG_ID_3                  (0x08UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGxCR_SIG_ID_4                  (0x10UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_RGxCR_OIE_Pos                   (8U)
+#define DMAMUX_RGxCR_OIE_Msk                   (0x1UL << DMAMUX_RGxCR_OIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_RGxCR_OIE                       DMAMUX_RGxCR_OIE_Msk             /*!< Overrun interrupt enable             */
+#define DMAMUX_RGxCR_GE_Pos                    (16U)
+#define DMAMUX_RGxCR_GE_Msk                    (0x1UL << DMAMUX_RGxCR_GE_Pos)   /*!< 0x00010000 */
+#define DMAMUX_RGxCR_GE                        DMAMUX_RGxCR_GE_Msk              /*!< Generation enable                    */
+#define DMAMUX_RGxCR_GPOL_Pos                  (17U)
+#define DMAMUX_RGxCR_GPOL_Msk                  (0x3UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00060000 */
+#define DMAMUX_RGxCR_GPOL                      DMAMUX_RGxCR_GPOL_Msk            /*!< Generation polarity                  */
+#define DMAMUX_RGxCR_GPOL_0                    (0x1UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00020000 */
+#define DMAMUX_RGxCR_GPOL_1                    (0x2UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00040000 */
+#define DMAMUX_RGxCR_GNBREQ_Pos                (19U)
+#define DMAMUX_RGxCR_GNBREQ_Msk                (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_RGxCR_GNBREQ                    DMAMUX_RGxCR_GNBREQ_Msk             /*!< Number of request                 */
+#define DMAMUX_RGxCR_GNBREQ_0                  (0x01UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_RGxCR_GNBREQ_1                  (0x02UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_RGxCR_GNBREQ_2                  (0x04UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_RGxCR_GNBREQ_3                  (0x08UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_RGxCR_GNBREQ_4                  (0x10UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00800000 */
+
+/********************  Bits definition for DMAMUX_RGSR register  **************/
+#define DMAMUX_RGSR_OF0_Pos                    (0U)
+#define DMAMUX_RGSR_OF0_Msk                    (0x1UL << DMAMUX_RGSR_OF0_Pos)   /*!< 0x00000001 */
+#define DMAMUX_RGSR_OF0                        DMAMUX_RGSR_OF0_Msk              /*!< Overrun flag 0                       */
+#define DMAMUX_RGSR_OF1_Pos                    (1U)
+#define DMAMUX_RGSR_OF1_Msk                    (0x1UL << DMAMUX_RGSR_OF1_Pos)   /*!< 0x00000002 */
+#define DMAMUX_RGSR_OF1                        DMAMUX_RGSR_OF1_Msk              /*!< Overrun flag 1                       */
+#define DMAMUX_RGSR_OF2_Pos                    (2U)
+#define DMAMUX_RGSR_OF2_Msk                    (0x1UL << DMAMUX_RGSR_OF2_Pos)   /*!< 0x00000004 */
+#define DMAMUX_RGSR_OF2                        DMAMUX_RGSR_OF2_Msk              /*!< Overrun flag 2                       */
+#define DMAMUX_RGSR_OF3_Pos                    (3U)
+#define DMAMUX_RGSR_OF3_Msk                    (0x1UL << DMAMUX_RGSR_OF3_Pos)   /*!< 0x00000008 */
+#define DMAMUX_RGSR_OF3                        DMAMUX_RGSR_OF3_Msk              /*!< Overrun flag 3                       */
+
+/********************  Bits definition for DMAMUX_RGCFR register  **************/
+#define DMAMUX_RGCFR_COF0_Pos                  (0U)
+#define DMAMUX_RGCFR_COF0_Msk                  (0x1UL << DMAMUX_RGCFR_COF0_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGCFR_COF0                      DMAMUX_RGCFR_COF0_Msk            /*!< Clear Overrun flag 0                 */
+#define DMAMUX_RGCFR_COF1_Pos                  (1U)
+#define DMAMUX_RGCFR_COF1_Msk                  (0x1UL << DMAMUX_RGCFR_COF1_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGCFR_COF1                      DMAMUX_RGCFR_COF1_Msk            /*!< Clear Overrun flag 1                 */
+#define DMAMUX_RGCFR_COF2_Pos                  (2U)
+#define DMAMUX_RGCFR_COF2_Msk                  (0x1UL << DMAMUX_RGCFR_COF2_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGCFR_COF2                      DMAMUX_RGCFR_COF2_Msk            /*!< Clear Overrun flag 2                 */
+#define DMAMUX_RGCFR_COF3_Pos                  (3U)
+#define DMAMUX_RGCFR_COF3_Msk                  (0x1UL << DMAMUX_RGCFR_COF3_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGCFR_COF3                      DMAMUX_RGCFR_COF3_Msk            /*!< Clear Overrun flag 3                 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                    External Interrupt/Event Controller                     */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for EXTI_RTSR1 register  ******************/
+#define EXTI_RTSR1_RT0_Pos           (0U)
+#define EXTI_RTSR1_RT0_Msk           (0x1UL << EXTI_RTSR1_RT0_Pos)             /*!< 0x00000001 */
+#define EXTI_RTSR1_RT0               EXTI_RTSR1_RT0_Msk                        /*!< Rising trigger configuration for input line 0 */
+#define EXTI_RTSR1_RT1_Pos           (1U)
+#define EXTI_RTSR1_RT1_Msk           (0x1UL << EXTI_RTSR1_RT1_Pos)             /*!< 0x00000002 */
+#define EXTI_RTSR1_RT1               EXTI_RTSR1_RT1_Msk                        /*!< Rising trigger configuration for input line 1 */
+#define EXTI_RTSR1_RT2_Pos           (2U)
+#define EXTI_RTSR1_RT2_Msk           (0x1UL << EXTI_RTSR1_RT2_Pos)             /*!< 0x00000004 */
+#define EXTI_RTSR1_RT2               EXTI_RTSR1_RT2_Msk                        /*!< Rising trigger configuration for input line 2 */
+#define EXTI_RTSR1_RT3_Pos           (3U)
+#define EXTI_RTSR1_RT3_Msk           (0x1UL << EXTI_RTSR1_RT3_Pos)             /*!< 0x00000008 */
+#define EXTI_RTSR1_RT3               EXTI_RTSR1_RT3_Msk                        /*!< Rising trigger configuration for input line 3 */
+#define EXTI_RTSR1_RT4_Pos           (4U)
+#define EXTI_RTSR1_RT4_Msk           (0x1UL << EXTI_RTSR1_RT4_Pos)             /*!< 0x00000010 */
+#define EXTI_RTSR1_RT4               EXTI_RTSR1_RT4_Msk                        /*!< Rising trigger configuration for input line 4 */
+#define EXTI_RTSR1_RT5_Pos           (5U)
+#define EXTI_RTSR1_RT5_Msk           (0x1UL << EXTI_RTSR1_RT5_Pos)             /*!< 0x00000020 */
+#define EXTI_RTSR1_RT5               EXTI_RTSR1_RT5_Msk                        /*!< Rising trigger configuration for input line 5 */
+#define EXTI_RTSR1_RT6_Pos           (6U)
+#define EXTI_RTSR1_RT6_Msk           (0x1UL << EXTI_RTSR1_RT6_Pos)             /*!< 0x00000040 */
+#define EXTI_RTSR1_RT6               EXTI_RTSR1_RT6_Msk                        /*!< Rising trigger configuration for input line 6 */
+#define EXTI_RTSR1_RT7_Pos           (7U)
+#define EXTI_RTSR1_RT7_Msk           (0x1UL << EXTI_RTSR1_RT7_Pos)             /*!< 0x00000080 */
+#define EXTI_RTSR1_RT7               EXTI_RTSR1_RT7_Msk                        /*!< Rising trigger configuration for input line 7 */
+#define EXTI_RTSR1_RT8_Pos           (8U)
+#define EXTI_RTSR1_RT8_Msk           (0x1UL << EXTI_RTSR1_RT8_Pos)             /*!< 0x00000100 */
+#define EXTI_RTSR1_RT8               EXTI_RTSR1_RT8_Msk                        /*!< Rising trigger configuration for input line 8 */
+#define EXTI_RTSR1_RT9_Pos           (9U)
+#define EXTI_RTSR1_RT9_Msk           (0x1UL << EXTI_RTSR1_RT9_Pos)             /*!< 0x00000200 */
+#define EXTI_RTSR1_RT9               EXTI_RTSR1_RT9_Msk                        /*!< Rising trigger configuration for input line 9 */
+#define EXTI_RTSR1_RT10_Pos          (10U)
+#define EXTI_RTSR1_RT10_Msk          (0x1UL << EXTI_RTSR1_RT10_Pos)            /*!< 0x00000400 */
+#define EXTI_RTSR1_RT10              EXTI_RTSR1_RT10_Msk                       /*!< Rising trigger configuration for input line 10 */
+#define EXTI_RTSR1_RT11_Pos          (11U)
+#define EXTI_RTSR1_RT11_Msk          (0x1UL << EXTI_RTSR1_RT11_Pos)            /*!< 0x00000800 */
+#define EXTI_RTSR1_RT11              EXTI_RTSR1_RT11_Msk                       /*!< Rising trigger configuration for input line 11 */
+#define EXTI_RTSR1_RT12_Pos          (12U)
+#define EXTI_RTSR1_RT12_Msk          (0x1UL << EXTI_RTSR1_RT12_Pos)            /*!< 0x00001000 */
+#define EXTI_RTSR1_RT12              EXTI_RTSR1_RT12_Msk                       /*!< Rising trigger configuration for input line 12 */
+#define EXTI_RTSR1_RT13_Pos          (13U)
+#define EXTI_RTSR1_RT13_Msk          (0x1UL << EXTI_RTSR1_RT13_Pos)            /*!< 0x00002000 */
+#define EXTI_RTSR1_RT13              EXTI_RTSR1_RT13_Msk                       /*!< Rising trigger configuration for input line 13 */
+#define EXTI_RTSR1_RT14_Pos          (14U)
+#define EXTI_RTSR1_RT14_Msk          (0x1UL << EXTI_RTSR1_RT14_Pos)            /*!< 0x00004000 */
+#define EXTI_RTSR1_RT14              EXTI_RTSR1_RT14_Msk                       /*!< Rising trigger configuration for input line 14 */
+#define EXTI_RTSR1_RT15_Pos          (15U)
+#define EXTI_RTSR1_RT15_Msk          (0x1UL << EXTI_RTSR1_RT15_Pos)            /*!< 0x00008000 */
+#define EXTI_RTSR1_RT15              EXTI_RTSR1_RT15_Msk                       /*!< Rising trigger configuration for input line 15 */
+#define EXTI_RTSR1_RT16_Pos          (16U)
+#define EXTI_RTSR1_RT16_Msk          (0x1UL << EXTI_RTSR1_RT16_Pos)            /*!< 0x00010000 */
+#define EXTI_RTSR1_RT16              EXTI_RTSR1_RT16_Msk                       /*!< Rising trigger configuration for input line 16 */
+#define EXTI_RTSR1_RT17_Pos          (17U)
+#define EXTI_RTSR1_RT17_Msk          (0x1UL << EXTI_RTSR1_RT17_Pos)            /*!< 0x00020000 */
+#define EXTI_RTSR1_RT17              EXTI_RTSR1_RT17_Msk                       /*!< Rising trigger configuration for input line 17 */
+#define EXTI_RTSR1_RT18_Pos          (18U)
+#define EXTI_RTSR1_RT18_Msk          (0x1UL << EXTI_RTSR1_RT18_Pos)            /*!< 0x00040000 */
+#define EXTI_RTSR1_RT18              EXTI_RTSR1_RT18_Msk                       /*!< Rising trigger configuration for input line 18 */
+
+/******************  Bit definition for EXTI_FTSR1 register  ******************/
+#define EXTI_FTSR1_FT0_Pos           (0U)
+#define EXTI_FTSR1_FT0_Msk           (0x1UL << EXTI_FTSR1_FT0_Pos)             /*!< 0x00000001 */
+#define EXTI_FTSR1_FT0               EXTI_FTSR1_FT0_Msk                        /*!< Falling trigger configuration for input line 0 */
+#define EXTI_FTSR1_FT1_Pos           (1U)
+#define EXTI_FTSR1_FT1_Msk           (0x1UL << EXTI_FTSR1_FT1_Pos)             /*!< 0x00000002 */
+#define EXTI_FTSR1_FT1               EXTI_FTSR1_FT1_Msk                        /*!< Falling trigger configuration for input line 1 */
+#define EXTI_FTSR1_FT2_Pos           (2U)
+#define EXTI_FTSR1_FT2_Msk           (0x1UL << EXTI_FTSR1_FT2_Pos)             /*!< 0x00000004 */
+#define EXTI_FTSR1_FT2               EXTI_FTSR1_FT2_Msk                        /*!< Falling trigger configuration for input line 2 */
+#define EXTI_FTSR1_FT3_Pos           (3U)
+#define EXTI_FTSR1_FT3_Msk           (0x1UL << EXTI_FTSR1_FT3_Pos)             /*!< 0x00000008 */
+#define EXTI_FTSR1_FT3               EXTI_FTSR1_FT3_Msk                        /*!< Falling trigger configuration for input line 3 */
+#define EXTI_FTSR1_FT4_Pos           (4U)
+#define EXTI_FTSR1_FT4_Msk           (0x1UL << EXTI_FTSR1_FT4_Pos)             /*!< 0x00000010 */
+#define EXTI_FTSR1_FT4               EXTI_FTSR1_FT4_Msk                        /*!< Falling trigger configuration for input line 4 */
+#define EXTI_FTSR1_FT5_Pos           (5U)
+#define EXTI_FTSR1_FT5_Msk           (0x1UL << EXTI_FTSR1_FT5_Pos)             /*!< 0x00000020 */
+#define EXTI_FTSR1_FT5               EXTI_FTSR1_FT5_Msk                        /*!< Falling trigger configuration for input line 5 */
+#define EXTI_FTSR1_FT6_Pos           (6U)
+#define EXTI_FTSR1_FT6_Msk           (0x1UL << EXTI_FTSR1_FT6_Pos)             /*!< 0x00000040 */
+#define EXTI_FTSR1_FT6               EXTI_FTSR1_FT6_Msk                        /*!< Falling trigger configuration for input line 6 */
+#define EXTI_FTSR1_FT7_Pos           (7U)
+#define EXTI_FTSR1_FT7_Msk           (0x1UL << EXTI_FTSR1_FT7_Pos)             /*!< 0x00000080 */
+#define EXTI_FTSR1_FT7               EXTI_FTSR1_FT7_Msk                        /*!< Falling trigger configuration for input line 7 */
+#define EXTI_FTSR1_FT8_Pos           (8U)
+#define EXTI_FTSR1_FT8_Msk           (0x1UL << EXTI_FTSR1_FT8_Pos)             /*!< 0x00000100 */
+#define EXTI_FTSR1_FT8               EXTI_FTSR1_FT8_Msk                        /*!< Falling trigger configuration for input line 8 */
+#define EXTI_FTSR1_FT9_Pos           (9U)
+#define EXTI_FTSR1_FT9_Msk           (0x1UL << EXTI_FTSR1_FT9_Pos)             /*!< 0x00000200 */
+#define EXTI_FTSR1_FT9               EXTI_FTSR1_FT9_Msk                        /*!< Falling trigger configuration for input line 9 */
+#define EXTI_FTSR1_FT10_Pos          (10U)
+#define EXTI_FTSR1_FT10_Msk          (0x1UL << EXTI_FTSR1_FT10_Pos)            /*!< 0x00000400 */
+#define EXTI_FTSR1_FT10              EXTI_FTSR1_FT10_Msk                       /*!< Falling trigger configuration for input line 10 */
+#define EXTI_FTSR1_FT11_Pos          (11U)
+#define EXTI_FTSR1_FT11_Msk          (0x1UL << EXTI_FTSR1_FT11_Pos)            /*!< 0x00000800 */
+#define EXTI_FTSR1_FT11              EXTI_FTSR1_FT11_Msk                       /*!< Falling trigger configuration for input line 11 */
+#define EXTI_FTSR1_FT12_Pos          (12U)
+#define EXTI_FTSR1_FT12_Msk          (0x1UL << EXTI_FTSR1_FT12_Pos)            /*!< 0x00001000 */
+#define EXTI_FTSR1_FT12              EXTI_FTSR1_FT12_Msk                       /*!< Falling trigger configuration for input line 12 */
+#define EXTI_FTSR1_FT13_Pos          (13U)
+#define EXTI_FTSR1_FT13_Msk          (0x1UL << EXTI_FTSR1_FT13_Pos)            /*!< 0x00002000 */
+#define EXTI_FTSR1_FT13              EXTI_FTSR1_FT13_Msk                       /*!< Falling trigger configuration for input line 13 */
+#define EXTI_FTSR1_FT14_Pos          (14U)
+#define EXTI_FTSR1_FT14_Msk          (0x1UL << EXTI_FTSR1_FT14_Pos)            /*!< 0x00004000 */
+#define EXTI_FTSR1_FT14              EXTI_FTSR1_FT14_Msk                       /*!< Falling trigger configuration for input line 14 */
+#define EXTI_FTSR1_FT15_Pos          (15U)
+#define EXTI_FTSR1_FT15_Msk          (0x1UL << EXTI_FTSR1_FT15_Pos)            /*!< 0x00008000 */
+#define EXTI_FTSR1_FT15              EXTI_FTSR1_FT15_Msk                       /*!< Falling trigger configuration for input line 15 */
+#define EXTI_FTSR1_FT16_Pos          (16U)
+#define EXTI_FTSR1_FT16_Msk          (0x1UL << EXTI_FTSR1_FT16_Pos)            /*!< 0x00010000 */
+#define EXTI_FTSR1_FT16              EXTI_FTSR1_FT16_Msk                       /*!< Falling trigger configuration for input line 16 */
+#define EXTI_FTSR1_FT17_Pos          (17U)
+#define EXTI_FTSR1_FT17_Msk          (0x1UL << EXTI_FTSR1_FT17_Pos)            /*!< 0x00020000 */
+#define EXTI_FTSR1_FT17              EXTI_FTSR1_FT17_Msk                       /*!< Falling trigger configuration for input line 17 */
+#define EXTI_FTSR1_FT18_Pos          (18U)
+#define EXTI_FTSR1_FT18_Msk          (0x1UL << EXTI_FTSR1_FT18_Pos)            /*!< 0x00040000 */
+#define EXTI_FTSR1_FT18              EXTI_FTSR1_FT18_Msk                       /*!< Falling trigger configuration for input line 18 */
+
+/******************  Bit definition for EXTI_SWIER1 register  *****************/
+#define EXTI_SWIER1_SWI0_Pos         (0U)
+#define EXTI_SWIER1_SWI0_Msk         (0x1UL << EXTI_SWIER1_SWI0_Pos)           /*!< 0x00000001 */
+#define EXTI_SWIER1_SWI0             EXTI_SWIER1_SWI0_Msk                      /*!< Software Interrupt on line 0 */
+#define EXTI_SWIER1_SWI1_Pos         (1U)
+#define EXTI_SWIER1_SWI1_Msk         (0x1UL << EXTI_SWIER1_SWI1_Pos)           /*!< 0x00000002 */
+#define EXTI_SWIER1_SWI1             EXTI_SWIER1_SWI1_Msk                      /*!< Software Interrupt on line 1 */
+#define EXTI_SWIER1_SWI2_Pos         (2U)
+#define EXTI_SWIER1_SWI2_Msk         (0x1UL << EXTI_SWIER1_SWI2_Pos)           /*!< 0x00000004 */
+#define EXTI_SWIER1_SWI2             EXTI_SWIER1_SWI2_Msk                      /*!< Software Interrupt on line 2 */
+#define EXTI_SWIER1_SWI3_Pos         (3U)
+#define EXTI_SWIER1_SWI3_Msk         (0x1UL << EXTI_SWIER1_SWI3_Pos)           /*!< 0x00000008 */
+#define EXTI_SWIER1_SWI3             EXTI_SWIER1_SWI3_Msk                      /*!< Software Interrupt on line 3 */
+#define EXTI_SWIER1_SWI4_Pos         (4U)
+#define EXTI_SWIER1_SWI4_Msk         (0x1UL << EXTI_SWIER1_SWI4_Pos)           /*!< 0x00000010 */
+#define EXTI_SWIER1_SWI4             EXTI_SWIER1_SWI4_Msk                      /*!< Software Interrupt on line 4 */
+#define EXTI_SWIER1_SWI5_Pos         (5U)
+#define EXTI_SWIER1_SWI5_Msk         (0x1UL << EXTI_SWIER1_SWI5_Pos)           /*!< 0x00000020 */
+#define EXTI_SWIER1_SWI5             EXTI_SWIER1_SWI5_Msk                      /*!< Software Interrupt on line 5 */
+#define EXTI_SWIER1_SWI6_Pos         (6U)
+#define EXTI_SWIER1_SWI6_Msk         (0x1UL << EXTI_SWIER1_SWI6_Pos)           /*!< 0x00000040 */
+#define EXTI_SWIER1_SWI6             EXTI_SWIER1_SWI6_Msk                      /*!< Software Interrupt on line 6 */
+#define EXTI_SWIER1_SWI7_Pos         (7U)
+#define EXTI_SWIER1_SWI7_Msk         (0x1UL << EXTI_SWIER1_SWI7_Pos)           /*!< 0x00000080 */
+#define EXTI_SWIER1_SWI7             EXTI_SWIER1_SWI7_Msk                      /*!< Software Interrupt on line 7 */
+#define EXTI_SWIER1_SWI8_Pos         (8U)
+#define EXTI_SWIER1_SWI8_Msk         (0x1UL << EXTI_SWIER1_SWI8_Pos)           /*!< 0x00000100 */
+#define EXTI_SWIER1_SWI8             EXTI_SWIER1_SWI8_Msk                      /*!< Software Interrupt on line 8 */
+#define EXTI_SWIER1_SWI9_Pos         (9U)
+#define EXTI_SWIER1_SWI9_Msk         (0x1UL << EXTI_SWIER1_SWI9_Pos)           /*!< 0x00000200 */
+#define EXTI_SWIER1_SWI9             EXTI_SWIER1_SWI9_Msk                      /*!< Software Interrupt on line 9 */
+#define EXTI_SWIER1_SWI10_Pos        (10U)
+#define EXTI_SWIER1_SWI10_Msk        (0x1UL << EXTI_SWIER1_SWI10_Pos)          /*!< 0x00000400 */
+#define EXTI_SWIER1_SWI10            EXTI_SWIER1_SWI10_Msk                     /*!< Software Interrupt on line 10 */
+#define EXTI_SWIER1_SWI11_Pos        (11U)
+#define EXTI_SWIER1_SWI11_Msk        (0x1UL << EXTI_SWIER1_SWI11_Pos)          /*!< 0x00000800 */
+#define EXTI_SWIER1_SWI11            EXTI_SWIER1_SWI11_Msk                     /*!< Software Interrupt on line 11 */
+#define EXTI_SWIER1_SWI12_Pos        (12U)
+#define EXTI_SWIER1_SWI12_Msk        (0x1UL << EXTI_SWIER1_SWI12_Pos)          /*!< 0x00001000 */
+#define EXTI_SWIER1_SWI12            EXTI_SWIER1_SWI12_Msk                     /*!< Software Interrupt on line 12 */
+#define EXTI_SWIER1_SWI13_Pos        (13U)
+#define EXTI_SWIER1_SWI13_Msk        (0x1UL << EXTI_SWIER1_SWI13_Pos)          /*!< 0x00002000 */
+#define EXTI_SWIER1_SWI13            EXTI_SWIER1_SWI13_Msk                     /*!< Software Interrupt on line 13 */
+#define EXTI_SWIER1_SWI14_Pos        (14U)
+#define EXTI_SWIER1_SWI14_Msk        (0x1UL << EXTI_SWIER1_SWI14_Pos)          /*!< 0x00004000 */
+#define EXTI_SWIER1_SWI14            EXTI_SWIER1_SWI14_Msk                     /*!< Software Interrupt on line 14 */
+#define EXTI_SWIER1_SWI15_Pos        (15U)
+#define EXTI_SWIER1_SWI15_Msk        (0x1UL << EXTI_SWIER1_SWI15_Pos)          /*!< 0x00008000 */
+#define EXTI_SWIER1_SWI15            EXTI_SWIER1_SWI15_Msk                     /*!< Software Interrupt on line 15 */
+#define EXTI_SWIER1_SWI16_Pos        (16U)
+#define EXTI_SWIER1_SWI16_Msk        (0x1UL << EXTI_SWIER1_SWI16_Pos)          /*!< 0x00010000 */
+#define EXTI_SWIER1_SWI16            EXTI_SWIER1_SWI16_Msk                     /*!< Software Interrupt on line 16 */
+#define EXTI_SWIER1_SWI17_Pos        (17U)
+#define EXTI_SWIER1_SWI17_Msk        (0x1UL << EXTI_SWIER1_SWI17_Pos)          /*!< 0x00020000 */
+#define EXTI_SWIER1_SWI17            EXTI_SWIER1_SWI17_Msk                     /*!< Software Interrupt on line 17 */
+#define EXTI_SWIER1_SWI18_Pos        (18U)
+#define EXTI_SWIER1_SWI18_Msk        (0x1UL << EXTI_SWIER1_SWI18_Pos)          /*!< 0x00040000 */
+#define EXTI_SWIER1_SWI18            EXTI_SWIER1_SWI18_Msk                     /*!< Software Interrupt on line 18 */
+
+/*******************  Bit definition for EXTI_RPR1 register  ******************/
+#define EXTI_RPR1_RPIF0_Pos          (0U)
+#define EXTI_RPR1_RPIF0_Msk          (0x1UL << EXTI_RPR1_RPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_RPR1_RPIF0              EXTI_RPR1_RPIF0_Msk                       /*!< Rising Pending Interrupt Flag on line 0 */
+#define EXTI_RPR1_RPIF1_Pos          (1U)
+#define EXTI_RPR1_RPIF1_Msk          (0x1UL << EXTI_RPR1_RPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_RPR1_RPIF1              EXTI_RPR1_RPIF1_Msk                       /*!< Rising Pending Interrupt Flag on line 1 */
+#define EXTI_RPR1_RPIF2_Pos          (2U)
+#define EXTI_RPR1_RPIF2_Msk          (0x1UL << EXTI_RPR1_RPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_RPR1_RPIF2              EXTI_RPR1_RPIF2_Msk                       /*!< Rising Pending Interrupt Flag on line 2 */
+#define EXTI_RPR1_RPIF3_Pos          (3U)
+#define EXTI_RPR1_RPIF3_Msk          (0x1UL << EXTI_RPR1_RPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_RPR1_RPIF3              EXTI_RPR1_RPIF3_Msk                       /*!< Rising Pending Interrupt Flag on line 3 */
+#define EXTI_RPR1_RPIF4_Pos          (4U)
+#define EXTI_RPR1_RPIF4_Msk          (0x1UL << EXTI_RPR1_RPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_RPR1_RPIF4              EXTI_RPR1_RPIF4_Msk                       /*!< Rising Pending Interrupt Flag on line 4 */
+#define EXTI_RPR1_RPIF5_Pos          (5U)
+#define EXTI_RPR1_RPIF5_Msk          (0x1UL << EXTI_RPR1_RPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_RPR1_RPIF5              EXTI_RPR1_RPIF5_Msk                       /*!< Rising Pending Interrupt Flag on line 5 */
+#define EXTI_RPR1_RPIF6_Pos          (6U)
+#define EXTI_RPR1_RPIF6_Msk          (0x1UL << EXTI_RPR1_RPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_RPR1_RPIF6              EXTI_RPR1_RPIF6_Msk                       /*!< Rising Pending Interrupt Flag on line 6 */
+#define EXTI_RPR1_RPIF7_Pos          (7U)
+#define EXTI_RPR1_RPIF7_Msk          (0x1UL << EXTI_RPR1_RPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_RPR1_RPIF7              EXTI_RPR1_RPIF7_Msk                       /*!< Rising Pending Interrupt Flag on line 7 */
+#define EXTI_RPR1_RPIF8_Pos          (8U)
+#define EXTI_RPR1_RPIF8_Msk          (0x1UL << EXTI_RPR1_RPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_RPR1_RPIF8              EXTI_RPR1_RPIF8_Msk                       /*!< Rising Pending Interrupt Flag on line 8 */
+#define EXTI_RPR1_RPIF9_Pos          (9U)
+#define EXTI_RPR1_RPIF9_Msk          (0x1UL << EXTI_RPR1_RPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_RPR1_RPIF9              EXTI_RPR1_RPIF9_Msk                       /*!< Rising Pending Interrupt Flag on line 9 */
+#define EXTI_RPR1_RPIF10_Pos         (10U)
+#define EXTI_RPR1_RPIF10_Msk         (0x1UL << EXTI_RPR1_RPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_RPR1_RPIF10             EXTI_RPR1_RPIF10_Msk                      /*!< Rising Pending Interrupt Flag on line 10 */
+#define EXTI_RPR1_RPIF11_Pos         (11U)
+#define EXTI_RPR1_RPIF11_Msk         (0x1UL << EXTI_RPR1_RPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_RPR1_RPIF11             EXTI_RPR1_RPIF11_Msk                      /*!< Rising Pending Interrupt Flag on line 11 */
+#define EXTI_RPR1_RPIF12_Pos         (12U)
+#define EXTI_RPR1_RPIF12_Msk         (0x1UL << EXTI_RPR1_RPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_RPR1_RPIF12             EXTI_RPR1_RPIF12_Msk                      /*!< Rising Pending Interrupt Flag on line 12 */
+#define EXTI_RPR1_RPIF13_Pos         (13U)
+#define EXTI_RPR1_RPIF13_Msk         (0x1UL << EXTI_RPR1_RPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_RPR1_RPIF13             EXTI_RPR1_RPIF13_Msk                      /*!< Rising Pending Interrupt Flag on line 13 */
+#define EXTI_RPR1_RPIF14_Pos         (14U)
+#define EXTI_RPR1_RPIF14_Msk         (0x1UL << EXTI_RPR1_RPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_RPR1_RPIF14             EXTI_RPR1_RPIF14_Msk                      /*!< Rising Pending Interrupt Flag on line 14 */
+#define EXTI_RPR1_RPIF15_Pos         (15U)
+#define EXTI_RPR1_RPIF15_Msk         (0x1UL << EXTI_RPR1_RPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_RPR1_RPIF15             EXTI_RPR1_RPIF15_Msk                      /*!< Rising Pending Interrupt Flag on line 15 */
+#define EXTI_RPR1_RPIF16_Pos         (16U)
+#define EXTI_RPR1_RPIF16_Msk         (0x1UL << EXTI_RPR1_RPIF16_Pos)           /*!< 0x00010000 */
+#define EXTI_RPR1_RPIF16             EXTI_RPR1_RPIF16_Msk                      /*!< Rising Pending Interrupt Flag on line 16 */
+#define EXTI_RPR1_RPIF17_Pos         (17U)
+#define EXTI_RPR1_RPIF17_Msk         (0x1UL << EXTI_RPR1_RPIF17_Pos)           /*!< 0x00020000 */
+#define EXTI_RPR1_RPIF17             EXTI_RPR1_RPIF17_Msk                      /*!< Rising Pending Interrupt Flag on line 17 */
+#define EXTI_RPR1_RPIF18_Pos         (18U)
+#define EXTI_RPR1_RPIF18_Msk         (0x1UL << EXTI_RPR1_RPIF18_Pos)           /*!< 0x00040000 */
+#define EXTI_RPR1_RPIF18             EXTI_RPR1_RPIF18_Msk                      /*!< Rising Pending Interrupt Flag on line 18 */
+
+/*******************  Bit definition for EXTI_FPR1 register  ******************/
+#define EXTI_FPR1_FPIF0_Pos          (0U)
+#define EXTI_FPR1_FPIF0_Msk          (0x1UL << EXTI_FPR1_FPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_FPR1_FPIF0              EXTI_FPR1_FPIF0_Msk                       /*!< Falling Pending Interrupt Flag on line 0 */
+#define EXTI_FPR1_FPIF1_Pos          (1U)
+#define EXTI_FPR1_FPIF1_Msk          (0x1UL << EXTI_FPR1_FPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_FPR1_FPIF1              EXTI_FPR1_FPIF1_Msk                       /*!< Falling Pending Interrupt Flag on line 1 */
+#define EXTI_FPR1_FPIF2_Pos          (2U)
+#define EXTI_FPR1_FPIF2_Msk          (0x1UL << EXTI_FPR1_FPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_FPR1_FPIF2              EXTI_FPR1_FPIF2_Msk                       /*!< Falling Pending Interrupt Flag on line 2 */
+#define EXTI_FPR1_FPIF3_Pos          (3U)
+#define EXTI_FPR1_FPIF3_Msk          (0x1UL << EXTI_FPR1_FPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_FPR1_FPIF3              EXTI_FPR1_FPIF3_Msk                       /*!< Falling Pending Interrupt Flag on line 3 */
+#define EXTI_FPR1_FPIF4_Pos          (4U)
+#define EXTI_FPR1_FPIF4_Msk          (0x1UL << EXTI_FPR1_FPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_FPR1_FPIF4              EXTI_FPR1_FPIF4_Msk                       /*!< Falling Pending Interrupt Flag on line 4 */
+#define EXTI_FPR1_FPIF5_Pos          (5U)
+#define EXTI_FPR1_FPIF5_Msk          (0x1UL << EXTI_FPR1_FPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_FPR1_FPIF5              EXTI_FPR1_FPIF5_Msk                       /*!< Falling Pending Interrupt Flag on line 5 */
+#define EXTI_FPR1_FPIF6_Pos          (6U)
+#define EXTI_FPR1_FPIF6_Msk          (0x1UL << EXTI_FPR1_FPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_FPR1_FPIF6              EXTI_FPR1_FPIF6_Msk                       /*!< Falling Pending Interrupt Flag on line 6 */
+#define EXTI_FPR1_FPIF7_Pos          (7U)
+#define EXTI_FPR1_FPIF7_Msk          (0x1UL << EXTI_FPR1_FPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_FPR1_FPIF7              EXTI_FPR1_FPIF7_Msk                       /*!< Falling Pending Interrupt Flag on line 7 */
+#define EXTI_FPR1_FPIF8_Pos          (8U)
+#define EXTI_FPR1_FPIF8_Msk          (0x1UL << EXTI_FPR1_FPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_FPR1_FPIF8              EXTI_FPR1_FPIF8_Msk                       /*!< Falling Pending Interrupt Flag on line 8 */
+#define EXTI_FPR1_FPIF9_Pos          (9U)
+#define EXTI_FPR1_FPIF9_Msk          (0x1UL << EXTI_FPR1_FPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_FPR1_FPIF9              EXTI_FPR1_FPIF9_Msk                       /*!< Falling Pending Interrupt Flag on line 9 */
+#define EXTI_FPR1_FPIF10_Pos         (10U)
+#define EXTI_FPR1_FPIF10_Msk         (0x1UL << EXTI_FPR1_FPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_FPR1_FPIF10             EXTI_FPR1_FPIF10_Msk                      /*!< Falling Pending Interrupt Flag on line 10 */
+#define EXTI_FPR1_FPIF11_Pos         (11U)
+#define EXTI_FPR1_FPIF11_Msk         (0x1UL << EXTI_FPR1_FPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_FPR1_FPIF11             EXTI_FPR1_FPIF11_Msk                      /*!< Falling Pending Interrupt Flag on line 11 */
+#define EXTI_FPR1_FPIF12_Pos         (12U)
+#define EXTI_FPR1_FPIF12_Msk         (0x1UL << EXTI_FPR1_FPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_FPR1_FPIF12             EXTI_FPR1_FPIF12_Msk                      /*!< Falling Pending Interrupt Flag on line 12 */
+#define EXTI_FPR1_FPIF13_Pos         (13U)
+#define EXTI_FPR1_FPIF13_Msk         (0x1UL << EXTI_FPR1_FPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_FPR1_FPIF13             EXTI_FPR1_FPIF13_Msk                      /*!< Falling Pending Interrupt Flag on line 13 */
+#define EXTI_FPR1_FPIF14_Pos         (14U)
+#define EXTI_FPR1_FPIF14_Msk         (0x1UL << EXTI_FPR1_FPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_FPR1_FPIF14             EXTI_FPR1_FPIF14_Msk                      /*!< Falling Pending Interrupt Flag on line 14 */
+#define EXTI_FPR1_FPIF15_Pos         (15U)
+#define EXTI_FPR1_FPIF15_Msk         (0x1UL << EXTI_FPR1_FPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_FPR1_FPIF15             EXTI_FPR1_FPIF15_Msk                      /*!< Falling Pending Interrupt Flag on line 15 */
+#define EXTI_FPR1_FPIF16_Pos         (16U)
+#define EXTI_FPR1_FPIF16_Msk         (0x1UL << EXTI_FPR1_FPIF16_Pos)           /*!< 0x00010000 */
+#define EXTI_FPR1_FPIF16             EXTI_FPR1_FPIF16_Msk                      /*!< Falling Pending Interrupt Flag on line 16 */
+#define EXTI_FPR1_FPIF17_Pos         (17U)
+#define EXTI_FPR1_FPIF17_Msk         (0x1UL << EXTI_FPR1_FPIF17_Pos)           /*!< 0x00020000 */
+#define EXTI_FPR1_FPIF17             EXTI_FPR1_FPIF17_Msk                      /*!< Falling Pending Interrupt Flag on line 17 */
+#define EXTI_FPR1_FPIF18_Pos         (18U)
+#define EXTI_FPR1_FPIF18_Msk         (0x1UL << EXTI_FPR1_FPIF18_Pos)           /*!< 0x00040000 */
+#define EXTI_FPR1_FPIF18             EXTI_FPR1_FPIF18_Msk                      /*!< Falling Pending Interrupt Flag on line 18 */
+
+/*****************  Bit definition for EXTI_EXTICR1 register  **************/
+#define EXTI_EXTICR1_EXTI0_Pos       (0U)
+#define EXTI_EXTICR1_EXTI0_Msk       (0x7UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR1_EXTI0           EXTI_EXTICR1_EXTI0_Msk                    /*!< EXTI 0 configuration */
+#define EXTI_EXTICR1_EXTI0_0         (0x1UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR1_EXTI0_1         (0x2UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR1_EXTI0_2         (0x4UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR1_EXTI1_Pos       (8U)
+#define EXTI_EXTICR1_EXTI1_Msk       (0x7UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR1_EXTI1           EXTI_EXTICR1_EXTI1_Msk                    /*!< EXTI 1 configuration */
+#define EXTI_EXTICR1_EXTI1_0         (0x1UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR1_EXTI1_1         (0x2UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR1_EXTI1_2         (0x4UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR1_EXTI2_Pos       (16U)
+#define EXTI_EXTICR1_EXTI2_Msk       (0x7UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR1_EXTI2           EXTI_EXTICR1_EXTI2_Msk                    /*!< EXTI 2 configuration */
+#define EXTI_EXTICR1_EXTI2_0         (0x1UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR1_EXTI2_1         (0x2UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR1_EXTI2_2         (0x4UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR1_EXTI3_Pos       (24U)
+#define EXTI_EXTICR1_EXTI3_Msk       (0x7UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR1_EXTI3           EXTI_EXTICR1_EXTI3_Msk                    /*!< EXTI 3 configuration */
+#define EXTI_EXTICR1_EXTI3_0         (0x1UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR1_EXTI3_1         (0x2UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR1_EXTI3_2         (0x4UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR2 register  **************/
+#define EXTI_EXTICR2_EXTI4_Pos       (0U)
+#define EXTI_EXTICR2_EXTI4_Msk       (0x7UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR2_EXTI4           EXTI_EXTICR2_EXTI4_Msk                    /*!< EXTI 4 configuration */
+#define EXTI_EXTICR2_EXTI4_0         (0x1UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR2_EXTI4_1         (0x2UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR2_EXTI4_2         (0x4UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR2_EXTI5_Pos       (8U)
+#define EXTI_EXTICR2_EXTI5_Msk       (0x7UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR2_EXTI5           EXTI_EXTICR2_EXTI5_Msk                    /*!< EXTI 5 configuration */
+#define EXTI_EXTICR2_EXTI5_0         (0x1UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR2_EXTI5_1         (0x2UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR2_EXTI5_2         (0x4UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR2_EXTI6_Pos       (16U)
+#define EXTI_EXTICR2_EXTI6_Msk       (0x7UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR2_EXTI6           EXTI_EXTICR2_EXTI6_Msk                    /*!< EXTI 6 configuration */
+#define EXTI_EXTICR2_EXTI6_0         (0x1UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR2_EXTI6_1         (0x2UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR2_EXTI6_2         (0x4UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR2_EXTI7_Pos       (24U)
+#define EXTI_EXTICR2_EXTI7_Msk       (0x7UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR2_EXTI7           EXTI_EXTICR2_EXTI7_Msk                    /*!< EXTI 7 configuration */
+#define EXTI_EXTICR2_EXTI7_0         (0x1UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR2_EXTI7_1         (0x2UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR2_EXTI7_2         (0x4UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR3 register  **************/
+#define EXTI_EXTICR3_EXTI8_Pos       (0U)
+#define EXTI_EXTICR3_EXTI8_Msk       (0x7UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR3_EXTI8           EXTI_EXTICR3_EXTI8_Msk                    /*!< EXTI 8 configuration */
+#define EXTI_EXTICR3_EXTI8_0         (0x1UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR3_EXTI8_1         (0x2UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR3_EXTI8_2         (0x4UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR3_EXTI9_Pos       (8U)
+#define EXTI_EXTICR3_EXTI9_Msk       (0x7UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR3_EXTI9           EXTI_EXTICR3_EXTI9_Msk                    /*!< EXTI 9 configuration */
+#define EXTI_EXTICR3_EXTI9_0         (0x1UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR3_EXTI9_1         (0x2UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR3_EXTI9_2         (0x4UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR3_EXTI10_Pos      (16U)
+#define EXTI_EXTICR3_EXTI10_Msk      (0x7UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR3_EXTI10          EXTI_EXTICR3_EXTI10_Msk                   /*!< EXTI 10 configuration */
+#define EXTI_EXTICR3_EXTI10_0        (0x1UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR3_EXTI10_1        (0x2UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR3_EXTI10_2        (0x4UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR3_EXTI11_Pos      (24U)
+#define EXTI_EXTICR3_EXTI11_Msk      (0x7UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR3_EXTI11          EXTI_EXTICR3_EXTI11_Msk                   /*!< EXTI 11 configuration */
+#define EXTI_EXTICR3_EXTI11_0        (0x1UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR3_EXTI11_1        (0x2UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR3_EXTI11_2        (0x4UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR4 register  **************/
+#define EXTI_EXTICR4_EXTI12_Pos      (0U)
+#define EXTI_EXTICR4_EXTI12_Msk      (0x7UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000007 */
+#define EXTI_EXTICR4_EXTI12          EXTI_EXTICR4_EXTI12_Msk                   /*!< EXTI 12 configuration */
+#define EXTI_EXTICR4_EXTI12_0        (0x1UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000001 */
+#define EXTI_EXTICR4_EXTI12_1        (0x2UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000002 */
+#define EXTI_EXTICR4_EXTI12_2        (0x4UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000004 */
+#define EXTI_EXTICR4_EXTI13_Pos      (8U)
+#define EXTI_EXTICR4_EXTI13_Msk      (0x7UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000700 */
+#define EXTI_EXTICR4_EXTI13          EXTI_EXTICR4_EXTI13_Msk                   /*!< EXTI 13 configuration */
+#define EXTI_EXTICR4_EXTI13_0        (0x1UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000100 */
+#define EXTI_EXTICR4_EXTI13_1        (0x2UL << EXTI_EXTICR4_EXTI13_Pos)       /*!< 0x00000200 */
+#define EXTI_EXTICR4_EXTI13_2        (0x4UL << EXTI_EXTICR4_EXTI13_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR4_EXTI14_Pos      (16U)
+#define EXTI_EXTICR4_EXTI14_Msk      (0x7UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR4_EXTI14          EXTI_EXTICR4_EXTI14_Msk                   /*!< EXTI 14 configuration */
+#define EXTI_EXTICR4_EXTI14_0        (0x1UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR4_EXTI14_1        (0x2UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR4_EXTI14_2        (0x4UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR4_EXTI15_Pos      (24U)
+#define EXTI_EXTICR4_EXTI15_Msk      (0x7UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR4_EXTI15          EXTI_EXTICR4_EXTI15_Msk                   /*!< EXTI 15 configuration */
+#define EXTI_EXTICR4_EXTI15_0        (0x1UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR4_EXTI15_1        (0x2UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR4_EXTI15_2        (0x4UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x04000000 */
+
+/*******************  Bit definition for EXTI_IMR1 register  ******************/
+#define EXTI_IMR1_IM0_Pos            (0U)
+#define EXTI_IMR1_IM0_Msk            (0x1UL << EXTI_IMR1_IM0_Pos)              /*!< 0x00000001 */
+#define EXTI_IMR1_IM0                EXTI_IMR1_IM0_Msk                         /*!< Interrupt Mask on line 0 */
+#define EXTI_IMR1_IM1_Pos            (1U)
+#define EXTI_IMR1_IM1_Msk            (0x1UL << EXTI_IMR1_IM1_Pos)              /*!< 0x00000002 */
+#define EXTI_IMR1_IM1                EXTI_IMR1_IM1_Msk                         /*!< Interrupt Mask on line 1 */
+#define EXTI_IMR1_IM2_Pos            (2U)
+#define EXTI_IMR1_IM2_Msk            (0x1UL << EXTI_IMR1_IM2_Pos)              /*!< 0x00000004 */
+#define EXTI_IMR1_IM2                EXTI_IMR1_IM2_Msk                         /*!< Interrupt Mask on line 2 */
+#define EXTI_IMR1_IM3_Pos            (3U)
+#define EXTI_IMR1_IM3_Msk            (0x1UL << EXTI_IMR1_IM3_Pos)              /*!< 0x00000008 */
+#define EXTI_IMR1_IM3                EXTI_IMR1_IM3_Msk                         /*!< Interrupt Mask on line 3 */
+#define EXTI_IMR1_IM4_Pos            (4U)
+#define EXTI_IMR1_IM4_Msk            (0x1UL << EXTI_IMR1_IM4_Pos)              /*!< 0x00000010 */
+#define EXTI_IMR1_IM4                EXTI_IMR1_IM4_Msk                         /*!< Interrupt Mask on line 4 */
+#define EXTI_IMR1_IM5_Pos            (5U)
+#define EXTI_IMR1_IM5_Msk            (0x1UL << EXTI_IMR1_IM5_Pos)              /*!< 0x00000020 */
+#define EXTI_IMR1_IM5                EXTI_IMR1_IM5_Msk                         /*!< Interrupt Mask on line 5 */
+#define EXTI_IMR1_IM6_Pos            (6U)
+#define EXTI_IMR1_IM6_Msk            (0x1UL << EXTI_IMR1_IM6_Pos)              /*!< 0x00000040 */
+#define EXTI_IMR1_IM6                EXTI_IMR1_IM6_Msk                         /*!< Interrupt Mask on line 6 */
+#define EXTI_IMR1_IM7_Pos            (7U)
+#define EXTI_IMR1_IM7_Msk            (0x1UL << EXTI_IMR1_IM7_Pos)              /*!< 0x00000080 */
+#define EXTI_IMR1_IM7                EXTI_IMR1_IM7_Msk                         /*!< Interrupt Mask on line 7 */
+#define EXTI_IMR1_IM8_Pos            (8U)
+#define EXTI_IMR1_IM8_Msk            (0x1UL << EXTI_IMR1_IM8_Pos)              /*!< 0x00000100 */
+#define EXTI_IMR1_IM8                EXTI_IMR1_IM8_Msk                         /*!< Interrupt Mask on line 8 */
+#define EXTI_IMR1_IM9_Pos            (9U)
+#define EXTI_IMR1_IM9_Msk            (0x1UL << EXTI_IMR1_IM9_Pos)              /*!< 0x00000200 */
+#define EXTI_IMR1_IM9                EXTI_IMR1_IM9_Msk                         /*!< Interrupt Mask on line 9 */
+#define EXTI_IMR1_IM10_Pos           (10U)
+#define EXTI_IMR1_IM10_Msk           (0x1UL << EXTI_IMR1_IM10_Pos)             /*!< 0x00000400 */
+#define EXTI_IMR1_IM10               EXTI_IMR1_IM10_Msk                        /*!< Interrupt Mask on line 10 */
+#define EXTI_IMR1_IM11_Pos           (11U)
+#define EXTI_IMR1_IM11_Msk           (0x1UL << EXTI_IMR1_IM11_Pos)             /*!< 0x00000800 */
+#define EXTI_IMR1_IM11               EXTI_IMR1_IM11_Msk                        /*!< Interrupt Mask on line 11 */
+#define EXTI_IMR1_IM12_Pos           (12U)
+#define EXTI_IMR1_IM12_Msk           (0x1UL << EXTI_IMR1_IM12_Pos)             /*!< 0x00001000 */
+#define EXTI_IMR1_IM12               EXTI_IMR1_IM12_Msk                        /*!< Interrupt Mask on line 12 */
+#define EXTI_IMR1_IM13_Pos           (13U)
+#define EXTI_IMR1_IM13_Msk           (0x1UL << EXTI_IMR1_IM13_Pos)             /*!< 0x00002000 */
+#define EXTI_IMR1_IM13               EXTI_IMR1_IM13_Msk                        /*!< Interrupt Mask on line 13 */
+#define EXTI_IMR1_IM14_Pos           (14U)
+#define EXTI_IMR1_IM14_Msk           (0x1UL << EXTI_IMR1_IM14_Pos)             /*!< 0x00004000 */
+#define EXTI_IMR1_IM14               EXTI_IMR1_IM14_Msk                        /*!< Interrupt Mask on line 14 */
+#define EXTI_IMR1_IM15_Pos           (15U)
+#define EXTI_IMR1_IM15_Msk           (0x1UL << EXTI_IMR1_IM15_Pos)             /*!< 0x00008000 */
+#define EXTI_IMR1_IM15               EXTI_IMR1_IM15_Msk                        /*!< Interrupt Mask on line 15 */
+#define EXTI_IMR1_IM16_Pos           (16U)
+#define EXTI_IMR1_IM16_Msk           (0x1UL << EXTI_IMR1_IM16_Pos)             /*!< 0x00010000 */
+#define EXTI_IMR1_IM16               EXTI_IMR1_IM16_Msk                        /*!< Interrupt Mask on line 16 */
+#define EXTI_IMR1_IM17_Pos           (17U)
+#define EXTI_IMR1_IM17_Msk           (0x1UL << EXTI_IMR1_IM17_Pos)             /*!< 0x00020000 */
+#define EXTI_IMR1_IM17               EXTI_IMR1_IM17_Msk                        /*!< Interrupt Mask on line 17 */
+#define EXTI_IMR1_IM18_Pos           (18U)
+#define EXTI_IMR1_IM18_Msk           (0x1UL << EXTI_IMR1_IM18_Pos)             /*!< 0x00040000 */
+#define EXTI_IMR1_IM18               EXTI_IMR1_IM18_Msk                        /*!< Interrupt Mask on line 18 */
+#define EXTI_IMR1_IM19_Pos           (19U)
+#define EXTI_IMR1_IM19_Msk           (0x1UL << EXTI_IMR1_IM19_Pos)             /*!< 0x00080000 */
+#define EXTI_IMR1_IM19               EXTI_IMR1_IM19_Msk                        /*!< Interrupt Mask on line 19 */
+#define EXTI_IMR1_IM21_Pos           (21U)
+#define EXTI_IMR1_IM21_Msk           (0x1UL << EXTI_IMR1_IM21_Pos)             /*!< 0x00200000 */
+#define EXTI_IMR1_IM21               EXTI_IMR1_IM21_Msk                        /*!< Interrupt Mask on line 21 */
+#define EXTI_IMR1_IM23_Pos           (23U)
+#define EXTI_IMR1_IM23_Msk           (0x1UL << EXTI_IMR1_IM23_Pos)             /*!< 0x00800000 */
+#define EXTI_IMR1_IM23               EXTI_IMR1_IM23_Msk                        /*!< Interrupt Mask on line 23 */
+#define EXTI_IMR1_IM25_Pos           (25U)
+#define EXTI_IMR1_IM25_Msk           (0x1UL << EXTI_IMR1_IM25_Pos)             /*!< 0x02000000 */
+#define EXTI_IMR1_IM25               EXTI_IMR1_IM25_Msk                        /*!< Interrupt Mask on line 25 */
+#define EXTI_IMR1_IM26_Pos           (26U)
+#define EXTI_IMR1_IM26_Msk           (0x1UL << EXTI_IMR1_IM26_Pos)             /*!< 0x04000000 */
+#define EXTI_IMR1_IM26               EXTI_IMR1_IM26_Msk                        /*!< Interrupt Mask on line 26 */
+#define EXTI_IMR1_IM27_Pos           (27U)
+#define EXTI_IMR1_IM27_Msk           (0x1UL << EXTI_IMR1_IM27_Pos)             /*!< 0x08000000 */
+#define EXTI_IMR1_IM27               EXTI_IMR1_IM27_Msk                        /*!< Interrupt Mask on line 27 */
+#define EXTI_IMR1_IM28_Pos           (28U)
+#define EXTI_IMR1_IM28_Msk           (0x1UL << EXTI_IMR1_IM28_Pos)             /*!< 0x10000000 */
+#define EXTI_IMR1_IM28               EXTI_IMR1_IM28_Msk                        /*!< Interrupt Mask on line 28 */
+#define EXTI_IMR1_IM29_Pos           (29U)
+#define EXTI_IMR1_IM29_Msk           (0x1UL << EXTI_IMR1_IM29_Pos)             /*!< 0x20000000 */
+#define EXTI_IMR1_IM29               EXTI_IMR1_IM29_Msk                        /*!< Interrupt Mask on line 29 */
+#define EXTI_IMR1_IM30_Pos           (30U)
+#define EXTI_IMR1_IM30_Msk           (0x1UL << EXTI_IMR1_IM30_Pos)             /*!< 0x40000000 */
+#define EXTI_IMR1_IM30               EXTI_IMR1_IM30_Msk                        /*!< Interrupt Mask on line 30 */
+#define EXTI_IMR1_IM31_Pos           (31U)
+#define EXTI_IMR1_IM31_Msk           (0x1UL << EXTI_IMR1_IM31_Pos)              /*!< 0x80000000 */
+#define EXTI_IMR1_IM31               EXTI_IMR1_IM31_Msk                        /*!< Interrupt Mask on line 31 */
+#define EXTI_IMR1_IM_Pos             (0U)
+#define EXTI_IMR1_IM_Msk             (0xFEAFFFFFUL << EXTI_IMR1_IM_Pos)        /*!< 0xFEAFFFFF */
+#define EXTI_IMR1_IM                 EXTI_IMR1_IM_Msk                          /*!< Interrupt Mask All */
+
+/*******************  Bit definition for EXTI_IMR2 register  ******************/
+#define EXTI_IMR2_IM32_Pos           (0U)
+#define EXTI_IMR2_IM32_Msk           (0x1UL << EXTI_IMR2_IM32_Pos)             /*!< 0x00000001 */
+#define EXTI_IMR2_IM32               EXTI_IMR2_IM32_Msk                        /*!< Interrupt Mask on line 32 */
+#define EXTI_IMR2_IM33_Pos           (1U)
+#define EXTI_IMR2_IM33_Msk           (0x1UL << EXTI_IMR2_IM33_Pos)             /*!< 0x00000002 */
+#define EXTI_IMR2_IM33               EXTI_IMR2_IM33_Msk                        /*!< Interrupt Mask on line 33 */
+#define EXTI_IMR2_IM_Pos             (0U)
+#define EXTI_IMR2_IM_Msk             (0x3UL << EXTI_IMR2_IM_Pos)               /*!< 0x00000003 */
+#define EXTI_IMR2_IM                 EXTI_IMR2_IM_Msk                          /*!< Interrupt Mask All */
+
+/*******************  Bit definition for EXTI_EMR1 register  ******************/
+#define EXTI_EMR1_EM0_Pos            (0U)
+#define EXTI_EMR1_EM0_Msk            (0x1UL << EXTI_EMR1_EM0_Pos)              /*!< 0x00000001 */
+#define EXTI_EMR1_EM0                EXTI_EMR1_EM0_Msk                         /*!< Event Mask on line 0 */
+#define EXTI_EMR1_EM1_Pos            (1U)
+#define EXTI_EMR1_EM1_Msk            (0x1UL << EXTI_EMR1_EM1_Pos)              /*!< 0x00000002 */
+#define EXTI_EMR1_EM1                EXTI_EMR1_EM1_Msk                         /*!< Event Mask on line 1 */
+#define EXTI_EMR1_EM2_Pos            (2U)
+#define EXTI_EMR1_EM2_Msk            (0x1UL << EXTI_EMR1_EM2_Pos)              /*!< 0x00000004 */
+#define EXTI_EMR1_EM2                EXTI_EMR1_EM2_Msk                         /*!< Event Mask on line 2 */
+#define EXTI_EMR1_EM3_Pos            (3U)
+#define EXTI_EMR1_EM3_Msk            (0x1UL << EXTI_EMR1_EM3_Pos)              /*!< 0x00000008 */
+#define EXTI_EMR1_EM3                EXTI_EMR1_EM3_Msk                         /*!< Event Mask on line 3 */
+#define EXTI_EMR1_EM4_Pos            (4U)
+#define EXTI_EMR1_EM4_Msk            (0x1UL << EXTI_EMR1_EM4_Pos)              /*!< 0x00000010 */
+#define EXTI_EMR1_EM4                EXTI_EMR1_EM4_Msk                         /*!< Event Mask on line 4 */
+#define EXTI_EMR1_EM5_Pos            (5U)
+#define EXTI_EMR1_EM5_Msk            (0x1UL << EXTI_EMR1_EM5_Pos)              /*!< 0x00000020 */
+#define EXTI_EMR1_EM5                EXTI_EMR1_EM5_Msk                         /*!< Event Mask on line 5 */
+#define EXTI_EMR1_EM6_Pos            (6U)
+#define EXTI_EMR1_EM6_Msk            (0x1UL << EXTI_EMR1_EM6_Pos)              /*!< 0x00000040 */
+#define EXTI_EMR1_EM6                EXTI_EMR1_EM6_Msk                         /*!< Event Mask on line 6 */
+#define EXTI_EMR1_EM7_Pos            (7U)
+#define EXTI_EMR1_EM7_Msk            (0x1UL << EXTI_EMR1_EM7_Pos)              /*!< 0x00000080 */
+#define EXTI_EMR1_EM7                EXTI_EMR1_EM7_Msk                         /*!< Event Mask on line 7 */
+#define EXTI_EMR1_EM8_Pos            (8U)
+#define EXTI_EMR1_EM8_Msk            (0x1UL << EXTI_EMR1_EM8_Pos)              /*!< 0x00000100 */
+#define EXTI_EMR1_EM8                EXTI_EMR1_EM8_Msk                         /*!< Event Mask on line 8 */
+#define EXTI_EMR1_EM9_Pos            (9U)
+#define EXTI_EMR1_EM9_Msk            (0x1UL << EXTI_EMR1_EM9_Pos)              /*!< 0x00000200 */
+#define EXTI_EMR1_EM9                EXTI_EMR1_EM9_Msk                         /*!< Event Mask on line 9 */
+#define EXTI_EMR1_EM10_Pos           (10U)
+#define EXTI_EMR1_EM10_Msk           (0x1UL << EXTI_EMR1_EM10_Pos)             /*!< 0x00000400 */
+#define EXTI_EMR1_EM10               EXTI_EMR1_EM10_Msk                        /*!< Event Mask on line 10 */
+#define EXTI_EMR1_EM11_Pos           (11U)
+#define EXTI_EMR1_EM11_Msk           (0x1UL << EXTI_EMR1_EM11_Pos)             /*!< 0x00000800 */
+#define EXTI_EMR1_EM11               EXTI_EMR1_EM11_Msk                        /*!< Event Mask on line 11 */
+#define EXTI_EMR1_EM12_Pos           (12U)
+#define EXTI_EMR1_EM12_Msk           (0x1UL << EXTI_EMR1_EM12_Pos)             /*!< 0x00001000 */
+#define EXTI_EMR1_EM12               EXTI_EMR1_EM12_Msk                        /*!< Event Mask on line 12 */
+#define EXTI_EMR1_EM13_Pos           (13U)
+#define EXTI_EMR1_EM13_Msk           (0x1UL << EXTI_EMR1_EM13_Pos)             /*!< 0x00002000 */
+#define EXTI_EMR1_EM13               EXTI_EMR1_EM13_Msk                        /*!< Event Mask on line 13 */
+#define EXTI_EMR1_EM14_Pos           (14U)
+#define EXTI_EMR1_EM14_Msk           (0x1UL << EXTI_EMR1_EM14_Pos)             /*!< 0x00004000 */
+#define EXTI_EMR1_EM14               EXTI_EMR1_EM14_Msk                        /*!< Event Mask on line 14 */
+#define EXTI_EMR1_EM15_Pos           (15U)
+#define EXTI_EMR1_EM15_Msk           (0x1UL << EXTI_EMR1_EM15_Pos)             /*!< 0x00008000 */
+#define EXTI_EMR1_EM15               EXTI_EMR1_EM15_Msk                        /*!< Event Mask on line 15 */
+#define EXTI_EMR1_EM16_Pos           (16U)
+#define EXTI_EMR1_EM16_Msk           (0x1UL << EXTI_EMR1_EM16_Pos)             /*!< 0x00010000 */
+#define EXTI_EMR1_EM16               EXTI_EMR1_EM16_Msk                        /*!< Event Mask on line 16 */
+#define EXTI_EMR1_EM17_Pos           (17U)
+#define EXTI_EMR1_EM17_Msk           (0x1UL << EXTI_EMR1_EM17_Pos)             /*!< 0x00020000 */
+#define EXTI_EMR1_EM17               EXTI_EMR1_EM17_Msk                        /*!< Event Mask on line 17 */
+#define EXTI_EMR1_EM18_Pos           (18U)
+#define EXTI_EMR1_EM18_Msk           (0x1UL << EXTI_EMR1_EM18_Pos)             /*!< 0x00040000 */
+#define EXTI_EMR1_EM18               EXTI_EMR1_EM18_Msk                        /*!< Event Mask on line 18 */
+#define EXTI_EMR1_EM19_Pos           (19U)
+#define EXTI_EMR1_EM19_Msk           (0x1UL << EXTI_EMR1_EM19_Pos)             /*!< 0x00080000 */
+#define EXTI_EMR1_EM19               EXTI_EMR1_EM19_Msk                        /*!< Event Mask on line 19 */
+#define EXTI_EMR1_EM21_Pos           (21U)
+#define EXTI_EMR1_EM21_Msk           (0x1UL << EXTI_EMR1_EM21_Pos)             /*!< 0x00200000 */
+#define EXTI_EMR1_EM21               EXTI_EMR1_EM21_Msk                        /*!< Event Mask on line 21 */
+#define EXTI_EMR1_EM23_Pos           (23U)
+#define EXTI_EMR1_EM23_Msk           (0x1UL << EXTI_EMR1_EM23_Pos)             /*!< 0x00800000 */
+#define EXTI_EMR1_EM23               EXTI_EMR1_EM23_Msk                        /*!< Event Mask on line 23 */
+#define EXTI_EMR1_EM25_Pos           (25U)
+#define EXTI_EMR1_EM25_Msk           (0x1UL << EXTI_EMR1_EM25_Pos)             /*!< 0x02000000 */
+#define EXTI_EMR1_EM25               EXTI_EMR1_EM25_Msk                        /*!< Event Mask on line 25 */
+#define EXTI_EMR1_EM26_Pos           (26U)
+#define EXTI_EMR1_EM26_Msk           (0x1UL << EXTI_EMR1_EM26_Pos)             /*!< 0x04000000 */
+#define EXTI_EMR1_EM26               EXTI_EMR1_EM26_Msk                        /*!< Event Mask on line 26 */
+#define EXTI_EMR1_EM27_Pos           (27U)
+#define EXTI_EMR1_EM27_Msk           (0x1UL << EXTI_EMR1_EM27_Pos)             /*!< 0x08000000 */
+#define EXTI_EMR1_EM27               EXTI_EMR1_EM27_Msk                        /*!< Event Mask on line 27 */
+#define EXTI_EMR1_EM28_Pos           (28U)
+#define EXTI_EMR1_EM28_Msk           (0x1UL << EXTI_EMR1_EM28_Pos)             /*!< 0x10000000 */
+#define EXTI_EMR1_EM28               EXTI_EMR1_EM28_Msk                        /*!< Event Mask on line 28 */
+#define EXTI_EMR1_EM29_Pos           (29U)
+#define EXTI_EMR1_EM29_Msk           (0x1UL << EXTI_EMR1_EM29_Pos)             /*!< 0x20000000 */
+#define EXTI_EMR1_EM29               EXTI_EMR1_EM29_Msk                        /*!< Event Mask on line 29 */
+#define EXTI_EMR1_EM30_Pos           (30U)
+#define EXTI_EMR1_EM30_Msk           (0x1UL << EXTI_EMR1_EM30_Pos)             /*!< 0x40000000 */
+#define EXTI_EMR1_EM30               EXTI_EMR1_EM30_Msk                        /*!< Event Mask on line 30 */
+#define EXTI_EMR1_EM31_Pos           (31U)
+#define EXTI_EMR1_EM31_Msk           (0x1UL << EXTI_EMR1_EM31_Pos)             /*!< 0x80000000 */
+#define EXTI_EMR1_EM31               EXTI_EMR1_EM31_Msk                        /*!< Event Mask on line 31 */
+
+/*******************  Bit definition for EXTI_EMR2 register  ******************/
+#define EXTI_EMR2_EM32_Pos           (0U)
+#define EXTI_EMR2_EM32_Msk           (0x1UL << EXTI_EMR2_EM32_Pos)             /*!< 0x00000001 */
+#define EXTI_EMR2_EM32               EXTI_EMR2_EM32_Msk                        /*!< Event Mask on line 32 */
+#define EXTI_EMR2_EM33_Pos           (1U)
+#define EXTI_EMR2_EM33_Msk           (0x1UL << EXTI_EMR2_EM33_Pos)             /*!< 0x00000002 */
+#define EXTI_EMR2_EM33               EXTI_EMR2_EM33_Msk                        /*!< Event Mask on line 33 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    FLASH                                   */
+/*                                                                            */
+/******************************************************************************/
+#define GPIO_NRST_CONFIG_SUPPORT         /*!< GPIO feature available only on specific devices: Configure NRST pin */
+#define FLASH_SECURABLE_MEMORY_SUPPORT   /*!< Flash feature available only on specific devices: allow to secure memory */
+#define FLASH_PCROP_SUPPORT              /*!< Flash feature available only on specific devices: proprietary code read protection areas selected by option */
+
+/*******************  Bits definition for FLASH_ACR register  *****************/
+#define FLASH_ACR_LATENCY_Pos                  (0U)
+#define FLASH_ACR_LATENCY_Msk                  (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */
+#define FLASH_ACR_LATENCY                      FLASH_ACR_LATENCY_Msk
+#define FLASH_ACR_LATENCY_0                    (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */
+#define FLASH_ACR_LATENCY_1                    (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */
+#define FLASH_ACR_LATENCY_2                    (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */
+#define FLASH_ACR_PRFTEN_Pos                   (8U)
+#define FLASH_ACR_PRFTEN_Msk                   (0x1UL << FLASH_ACR_PRFTEN_Pos)  /*!< 0x00000100 */
+#define FLASH_ACR_PRFTEN                       FLASH_ACR_PRFTEN_Msk
+#define FLASH_ACR_ICEN_Pos                     (9U)
+#define FLASH_ACR_ICEN_Msk                     (0x1UL << FLASH_ACR_ICEN_Pos)    /*!< 0x00000200 */
+#define FLASH_ACR_ICEN                         FLASH_ACR_ICEN_Msk
+#define FLASH_ACR_ICRST_Pos                    (11U)
+#define FLASH_ACR_ICRST_Msk                    (0x1UL << FLASH_ACR_ICRST_Pos)   /*!< 0x00000800 */
+#define FLASH_ACR_ICRST                        FLASH_ACR_ICRST_Msk
+#define FLASH_ACR_PROGEMPTY_Pos                (16U)
+#define FLASH_ACR_PROGEMPTY_Msk                (0x1UL << FLASH_ACR_PROGEMPTY_Pos) /*!< 0x00010000 */
+#define FLASH_ACR_PROGEMPTY                    FLASH_ACR_PROGEMPTY_Msk
+#define FLASH_ACR_DBG_SWEN_Pos                 (18U)
+#define FLASH_ACR_DBG_SWEN_Msk                 (0x1UL << FLASH_ACR_DBG_SWEN_Pos) /*!< 0x00040000 */
+#define FLASH_ACR_DBG_SWEN                     FLASH_ACR_DBG_SWEN_Msk
+
+/*******************  Bits definition for FLASH_SR register  ******************/
+#define FLASH_SR_EOP_Pos                       (0U)
+#define FLASH_SR_EOP_Msk                       (0x1UL << FLASH_SR_EOP_Pos)      /*!< 0x00000001 */
+#define FLASH_SR_EOP                           FLASH_SR_EOP_Msk
+#define FLASH_SR_OPERR_Pos                     (1U)
+#define FLASH_SR_OPERR_Msk                     (0x1UL << FLASH_SR_OPERR_Pos)    /*!< 0x00000002 */
+#define FLASH_SR_OPERR                         FLASH_SR_OPERR_Msk
+#define FLASH_SR_PROGERR_Pos                   (3U)
+#define FLASH_SR_PROGERR_Msk                   (0x1UL << FLASH_SR_PROGERR_Pos)  /*!< 0x00000008 */
+#define FLASH_SR_PROGERR                       FLASH_SR_PROGERR_Msk
+#define FLASH_SR_WRPERR_Pos                    (4U)
+#define FLASH_SR_WRPERR_Msk                    (0x1UL << FLASH_SR_WRPERR_Pos)   /*!< 0x00000010 */
+#define FLASH_SR_WRPERR                        FLASH_SR_WRPERR_Msk
+#define FLASH_SR_PGAERR_Pos                    (5U)
+#define FLASH_SR_PGAERR_Msk                    (0x1UL << FLASH_SR_PGAERR_Pos)   /*!< 0x00000020 */
+#define FLASH_SR_PGAERR                        FLASH_SR_PGAERR_Msk
+#define FLASH_SR_SIZERR_Pos                    (6U)
+#define FLASH_SR_SIZERR_Msk                    (0x1UL << FLASH_SR_SIZERR_Pos)   /*!< 0x00000040 */
+#define FLASH_SR_SIZERR                        FLASH_SR_SIZERR_Msk
+#define FLASH_SR_PGSERR_Pos                    (7U)
+#define FLASH_SR_PGSERR_Msk                    (0x1UL << FLASH_SR_PGSERR_Pos)   /*!< 0x00000080 */
+#define FLASH_SR_PGSERR                        FLASH_SR_PGSERR_Msk
+#define FLASH_SR_MISERR_Pos                    (8U)
+#define FLASH_SR_MISERR_Msk                    (0x1UL << FLASH_SR_MISERR_Pos)   /*!< 0x00000100 */
+#define FLASH_SR_MISERR                        FLASH_SR_MISERR_Msk
+#define FLASH_SR_FASTERR_Pos                   (9U)
+#define FLASH_SR_FASTERR_Msk                   (0x1UL << FLASH_SR_FASTERR_Pos)  /*!< 0x00000200 */
+#define FLASH_SR_FASTERR                       FLASH_SR_FASTERR_Msk
+#define FLASH_SR_RDERR_Pos                     (14U)
+#define FLASH_SR_RDERR_Msk                     (0x1UL << FLASH_SR_RDERR_Pos)    /*!< 0x00004000 */
+#define FLASH_SR_RDERR                         FLASH_SR_RDERR_Msk
+#define FLASH_SR_OPTVERR_Pos                   (15U)
+#define FLASH_SR_OPTVERR_Msk                   (0x1UL << FLASH_SR_OPTVERR_Pos)  /*!< 0x00008000 */
+#define FLASH_SR_OPTVERR                       FLASH_SR_OPTVERR_Msk
+#define FLASH_SR_BSY1_Pos                      (16U)
+#define FLASH_SR_BSY1_Msk                      (0x1UL << FLASH_SR_BSY1_Pos)     /*!< 0x00010000 */
+#define FLASH_SR_BSY1                          FLASH_SR_BSY1_Msk
+#define FLASH_SR_CFGBSY_Pos                    (18U)
+#define FLASH_SR_CFGBSY_Msk                    (0x1UL << FLASH_SR_CFGBSY_Pos)   /*!< 0x00040000 */
+#define FLASH_SR_CFGBSY                        FLASH_SR_CFGBSY_Msk
+
+/*******************  Bits definition for FLASH_CR register  ******************/
+#define FLASH_CR_PG_Pos                        (0U)
+#define FLASH_CR_PG_Msk                        (0x1UL << FLASH_CR_PG_Pos)         /*!< 0x00000001 */
+#define FLASH_CR_PG                            FLASH_CR_PG_Msk
+#define FLASH_CR_PER_Pos                       (1U)
+#define FLASH_CR_PER_Msk                       (0x1UL << FLASH_CR_PER_Pos)        /*!< 0x00000002 */
+#define FLASH_CR_PER                           FLASH_CR_PER_Msk
+#define FLASH_CR_MER1_Pos                      (2U)
+#define FLASH_CR_MER1_Msk                      (0x1UL << FLASH_CR_MER1_Pos)       /*!< 0x00000004 */
+#define FLASH_CR_MER1                          FLASH_CR_MER1_Msk
+#define FLASH_CR_PNB_Pos                       (3U)
+#define FLASH_CR_PNB_Msk                       (0x3FUL << FLASH_CR_PNB_Pos)       /*!< 0x000001F8 */
+#define FLASH_CR_PNB                           FLASH_CR_PNB_Msk
+#define FLASH_CR_STRT_Pos                      (16U)
+#define FLASH_CR_STRT_Msk                      (0x1UL << FLASH_CR_STRT_Pos)       /*!< 0x00010000 */
+#define FLASH_CR_STRT                          FLASH_CR_STRT_Msk
+#define FLASH_CR_OPTSTRT_Pos                   (17U)
+#define FLASH_CR_OPTSTRT_Msk                   (0x1UL << FLASH_CR_OPTSTRT_Pos)    /*!< 0x00020000 */
+#define FLASH_CR_OPTSTRT                       FLASH_CR_OPTSTRT_Msk
+#define FLASH_CR_FSTPG_Pos                     (18U)
+#define FLASH_CR_FSTPG_Msk                     (0x1UL << FLASH_CR_FSTPG_Pos)      /*!< 0x00040000 */
+#define FLASH_CR_FSTPG                         FLASH_CR_FSTPG_Msk
+#define FLASH_CR_EOPIE_Pos                     (24U)
+#define FLASH_CR_EOPIE_Msk                     (0x1UL << FLASH_CR_EOPIE_Pos)      /*!< 0x01000000 */
+#define FLASH_CR_EOPIE                         FLASH_CR_EOPIE_Msk
+#define FLASH_CR_ERRIE_Pos                     (25U)
+#define FLASH_CR_ERRIE_Msk                     (0x1UL << FLASH_CR_ERRIE_Pos)      /*!< 0x02000000 */
+#define FLASH_CR_ERRIE                         FLASH_CR_ERRIE_Msk
+#define FLASH_CR_RDERRIE_Pos                   (26U)
+#define FLASH_CR_RDERRIE_Msk                   (0x1UL << FLASH_CR_RDERRIE_Pos)    /*!< 0x04000000 */
+#define FLASH_CR_RDERRIE                       FLASH_CR_RDERRIE_Msk
+#define FLASH_CR_OBL_LAUNCH_Pos                (27U)
+#define FLASH_CR_OBL_LAUNCH_Msk                (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */
+#define FLASH_CR_OBL_LAUNCH                    FLASH_CR_OBL_LAUNCH_Msk
+#define FLASH_CR_SEC_PROT_Pos                  (28U)
+#define FLASH_CR_SEC_PROT_Msk                  (0x1UL << FLASH_CR_SEC_PROT_Pos)   /*!< 0x10000000 */
+#define FLASH_CR_SEC_PROT                      FLASH_CR_SEC_PROT_Msk
+#define FLASH_CR_OPTLOCK_Pos                   (30U)
+#define FLASH_CR_OPTLOCK_Msk                   (0x1UL << FLASH_CR_OPTLOCK_Pos)    /*!< 0x40000000 */
+#define FLASH_CR_OPTLOCK                       FLASH_CR_OPTLOCK_Msk
+#define FLASH_CR_LOCK_Pos                      (31U)
+#define FLASH_CR_LOCK_Msk                      (0x1UL << FLASH_CR_LOCK_Pos)       /*!< 0x80000000 */
+#define FLASH_CR_LOCK                          FLASH_CR_LOCK_Msk
+
+/*******************  Bits definition for FLASH_ECCR register  ****************/
+#define FLASH_ECCR_ADDR_ECC_Pos                (0U)
+#define FLASH_ECCR_ADDR_ECC_Msk                (0x3FFFUL << FLASH_ECCR_ADDR_ECC_Pos)  /*!< 0x00003FFF */
+#define FLASH_ECCR_ADDR_ECC                    FLASH_ECCR_ADDR_ECC_Msk
+#define FLASH_ECCR_SYSF_ECC_Pos                (20U)
+#define FLASH_ECCR_SYSF_ECC_Msk                (0x1UL << FLASH_ECCR_SYSF_ECC_Pos)     /*!< 0x00100000 */
+#define FLASH_ECCR_SYSF_ECC                    FLASH_ECCR_SYSF_ECC_Msk
+#define FLASH_ECCR_ECCCIE_Pos                  (24U)
+#define FLASH_ECCR_ECCCIE_Msk                  (0x1UL << FLASH_ECCR_ECCCIE_Pos)       /*!< 0x01000000 */
+#define FLASH_ECCR_ECCCIE                      FLASH_ECCR_ECCCIE_Msk
+#define FLASH_ECCR_ECCC_Pos                    (30U)
+#define FLASH_ECCR_ECCC_Msk                    (0x1UL << FLASH_ECCR_ECCC_Pos)         /*!< 0x40000000 */
+#define FLASH_ECCR_ECCC                        FLASH_ECCR_ECCC_Msk
+#define FLASH_ECCR_ECCD_Pos                    (31U)
+#define FLASH_ECCR_ECCD_Msk                    (0x1UL << FLASH_ECCR_ECCD_Pos)         /*!< 0x80000000 */
+#define FLASH_ECCR_ECCD                        FLASH_ECCR_ECCD_Msk
+
+/*******************  Bits definition for FLASH_OPTR register  ****************/
+#define FLASH_OPTR_RDP_Pos                     (0U)
+#define FLASH_OPTR_RDP_Msk                     (0xFFUL << FLASH_OPTR_RDP_Pos)             /*!< 0x000000FF */
+#define FLASH_OPTR_RDP                         FLASH_OPTR_RDP_Msk
+#define FLASH_OPTR_BOR_EN_Pos                  (8U)
+#define FLASH_OPTR_BOR_EN_Msk                  (0x1UL << FLASH_OPTR_BOR_EN_Pos)           /*!< 0x00000100 */
+#define FLASH_OPTR_BOR_EN                      FLASH_OPTR_BOR_EN_Msk
+#define FLASH_OPTR_BORR_LEV_Pos                (9U)
+#define FLASH_OPTR_BORR_LEV_Msk                (0x3UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000600 */
+#define FLASH_OPTR_BORR_LEV                    FLASH_OPTR_BORR_LEV_Msk
+#define FLASH_OPTR_BORR_LEV_0                  (0x1UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000200 */
+#define FLASH_OPTR_BORR_LEV_1                  (0x2UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000400 */
+#define FLASH_OPTR_BORF_LEV_Pos                (11U)
+#define FLASH_OPTR_BORF_LEV_Msk                (0x3UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00001800 */
+#define FLASH_OPTR_BORF_LEV                    FLASH_OPTR_BORF_LEV_Msk
+#define FLASH_OPTR_BORF_LEV_0                  (0x1UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00000800 */
+#define FLASH_OPTR_BORF_LEV_1                  (0x2UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00001000 */
+#define FLASH_OPTR_nRST_STOP_Pos               (13U)
+#define FLASH_OPTR_nRST_STOP_Msk               (0x1UL << FLASH_OPTR_nRST_STOP_Pos)        /*!< 0x00002000 */
+#define FLASH_OPTR_nRST_STOP                   FLASH_OPTR_nRST_STOP_Msk
+#define FLASH_OPTR_nRST_STDBY_Pos              (14U)
+#define FLASH_OPTR_nRST_STDBY_Msk              (0x1UL << FLASH_OPTR_nRST_STDBY_Pos)       /*!< 0x00004000 */
+#define FLASH_OPTR_nRST_STDBY                  FLASH_OPTR_nRST_STDBY_Msk
+#define FLASH_OPTR_nRST_SHDW_Pos               (15U)
+#define FLASH_OPTR_nRST_SHDW_Msk               (0x1UL << FLASH_OPTR_nRST_SHDW_Pos)        /*!< 0x00008000 */
+#define FLASH_OPTR_nRST_SHDW                   FLASH_OPTR_nRST_SHDW_Msk
+#define FLASH_OPTR_IWDG_SW_Pos                 (16U)
+#define FLASH_OPTR_IWDG_SW_Msk                 (0x1UL << FLASH_OPTR_IWDG_SW_Pos)          /*!< 0x00010000 */
+#define FLASH_OPTR_IWDG_SW                     FLASH_OPTR_IWDG_SW_Msk
+#define FLASH_OPTR_IWDG_STOP_Pos               (17U)
+#define FLASH_OPTR_IWDG_STOP_Msk               (0x1UL << FLASH_OPTR_IWDG_STOP_Pos)        /*!< 0x00020000 */
+#define FLASH_OPTR_IWDG_STOP                   FLASH_OPTR_IWDG_STOP_Msk
+#define FLASH_OPTR_IWDG_STDBY_Pos              (18U)
+#define FLASH_OPTR_IWDG_STDBY_Msk              (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos)       /*!< 0x00040000 */
+#define FLASH_OPTR_IWDG_STDBY                  FLASH_OPTR_IWDG_STDBY_Msk
+#define FLASH_OPTR_WWDG_SW_Pos                 (19U)
+#define FLASH_OPTR_WWDG_SW_Msk                 (0x1UL << FLASH_OPTR_WWDG_SW_Pos)          /*!< 0x00080000 */
+#define FLASH_OPTR_WWDG_SW                     FLASH_OPTR_WWDG_SW_Msk
+#define FLASH_OPTR_RAM_PARITY_CHECK_Pos        (22U)
+#define FLASH_OPTR_RAM_PARITY_CHECK_Msk        (0x1UL << FLASH_OPTR_RAM_PARITY_CHECK_Pos) /*!< 0x00400000 */
+#define FLASH_OPTR_RAM_PARITY_CHECK            FLASH_OPTR_RAM_PARITY_CHECK_Msk
+#define FLASH_OPTR_nBOOT_SEL_Pos               (24U)
+#define FLASH_OPTR_nBOOT_SEL_Msk               (0x1UL << FLASH_OPTR_nBOOT_SEL_Pos)        /*!< 0x01000000 */
+#define FLASH_OPTR_nBOOT_SEL                   FLASH_OPTR_nBOOT_SEL_Msk
+#define FLASH_OPTR_nBOOT1_Pos                  (25U)
+#define FLASH_OPTR_nBOOT1_Msk                  (0x1UL << FLASH_OPTR_nBOOT1_Pos)           /*!< 0x02000000 */
+#define FLASH_OPTR_nBOOT1                      FLASH_OPTR_nBOOT1_Msk
+#define FLASH_OPTR_nBOOT0_Pos                  (26U)
+#define FLASH_OPTR_nBOOT0_Msk                  (0x1UL << FLASH_OPTR_nBOOT0_Pos)           /*!< 0x04000000 */
+#define FLASH_OPTR_nBOOT0                      FLASH_OPTR_nBOOT0_Msk
+#define FLASH_OPTR_NRST_MODE_Pos               (27U)
+#define FLASH_OPTR_NRST_MODE_Msk               (0x3UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x18000000 */
+#define FLASH_OPTR_NRST_MODE                   FLASH_OPTR_NRST_MODE_Msk
+#define FLASH_OPTR_NRST_MODE_0                 (0x1UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x08000000 */
+#define FLASH_OPTR_NRST_MODE_1                 (0x2UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x10000000 */
+#define FLASH_OPTR_IRHEN_Pos                   (29U)
+#define FLASH_OPTR_IRHEN_Msk                   (0x1UL << FLASH_OPTR_IRHEN_Pos)            /*!< 0x20000000 */
+#define FLASH_OPTR_IRHEN                       FLASH_OPTR_IRHEN_Msk
+
+/******************  Bits definition for FLASH_PCROP1ASR register  ************/
+#define FLASH_PCROP1ASR_PCROP1A_STRT_Pos       (0U)
+#define FLASH_PCROP1ASR_PCROP1A_STRT_Msk       (0xFFUL << FLASH_PCROP1ASR_PCROP1A_STRT_Pos)   /*!< 0x000000FF */
+#define FLASH_PCROP1ASR_PCROP1A_STRT           FLASH_PCROP1ASR_PCROP1A_STRT_Msk
+
+/******************  Bits definition for FLASH_PCROP1AER register  ************/
+#define FLASH_PCROP1AER_PCROP1A_END_Pos        (0U)
+#define FLASH_PCROP1AER_PCROP1A_END_Msk        (0xFFUL << FLASH_PCROP1AER_PCROP1A_END_Pos)    /*!< 0x000000FF */
+#define FLASH_PCROP1AER_PCROP1A_END            FLASH_PCROP1AER_PCROP1A_END_Msk
+#define FLASH_PCROP1AER_PCROP_RDP_Pos          (31U)
+#define FLASH_PCROP1AER_PCROP_RDP_Msk          (0x1UL << FLASH_PCROP1AER_PCROP_RDP_Pos)       /*!< 0x80000000 */
+#define FLASH_PCROP1AER_PCROP_RDP              FLASH_PCROP1AER_PCROP_RDP_Msk
+
+/******************  Bits definition for FLASH_WRP1AR register  ***************/
+#define FLASH_WRP1AR_WRP1A_STRT_Pos            (0U)
+#define FLASH_WRP1AR_WRP1A_STRT_Msk            (0x3FUL << FLASH_WRP1AR_WRP1A_STRT_Pos) /*!< 0x0000003F */
+#define FLASH_WRP1AR_WRP1A_STRT                FLASH_WRP1AR_WRP1A_STRT_Msk
+#define FLASH_WRP1AR_WRP1A_END_Pos             (16U)
+#define FLASH_WRP1AR_WRP1A_END_Msk             (0x3FUL << FLASH_WRP1AR_WRP1A_END_Pos) /*!< 0x003F0000 */
+#define FLASH_WRP1AR_WRP1A_END                 FLASH_WRP1AR_WRP1A_END_Msk
+
+/******************  Bits definition for FLASH_WRP1BR register  ***************/
+#define FLASH_WRP1BR_WRP1B_STRT_Pos            (0U)
+#define FLASH_WRP1BR_WRP1B_STRT_Msk            (0x3FUL << FLASH_WRP1BR_WRP1B_STRT_Pos) /*!< 0x0000003F */
+#define FLASH_WRP1BR_WRP1B_STRT                FLASH_WRP1BR_WRP1B_STRT_Msk
+#define FLASH_WRP1BR_WRP1B_END_Pos             (16U)
+#define FLASH_WRP1BR_WRP1B_END_Msk             (0x3FUL << FLASH_WRP1BR_WRP1B_END_Pos) /*!< 0x003F0000 */
+#define FLASH_WRP1BR_WRP1B_END                 FLASH_WRP1BR_WRP1B_END_Msk
+
+/******************  Bits definition for FLASH_PCROP1BSR register  ************/
+#define FLASH_PCROP1BSR_PCROP1B_STRT_Pos       (0U)
+#define FLASH_PCROP1BSR_PCROP1B_STRT_Msk       (0xFFUL << FLASH_PCROP1BSR_PCROP1B_STRT_Pos)   /*!< 0x000000FF */
+#define FLASH_PCROP1BSR_PCROP1B_STRT           FLASH_PCROP1BSR_PCROP1B_STRT_Msk
+
+/******************  Bits definition for FLASH_PCROP1BER register  ************/
+#define FLASH_PCROP1BER_PCROP1B_END_Pos        (0U)
+#define FLASH_PCROP1BER_PCROP1B_END_Msk        (0xFFUL << FLASH_PCROP1BER_PCROP1B_END_Pos)    /*!< 0x000000FF */
+#define FLASH_PCROP1BER_PCROP1B_END            FLASH_PCROP1BER_PCROP1B_END_Msk
+
+
+/******************  Bits definition for FLASH_SECR register  *****************/
+#define FLASH_SECR_SEC_SIZE_Pos                (0U)
+#define FLASH_SECR_SEC_SIZE_Msk                (0x7FUL << FLASH_SECR_SEC_SIZE_Pos) /*!< 0x0000007F */
+#define FLASH_SECR_SEC_SIZE                    FLASH_SECR_SEC_SIZE_Msk
+#define FLASH_SECR_BOOT_LOCK_Pos               (16U)
+#define FLASH_SECR_BOOT_LOCK_Msk               (0x1UL << FLASH_SECR_BOOT_LOCK_Pos) /*!< 0x00010000 */
+#define FLASH_SECR_BOOT_LOCK                   FLASH_SECR_BOOT_LOCK_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                            General Purpose I/O                             */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bits definition for GPIO_MODER register  *****************/
+#define GPIO_MODER_MODE0_Pos           (0U)
+#define GPIO_MODER_MODE0_Msk           (0x3UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000003 */
+#define GPIO_MODER_MODE0               GPIO_MODER_MODE0_Msk
+#define GPIO_MODER_MODE0_0             (0x1UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000001 */
+#define GPIO_MODER_MODE0_1             (0x2UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000002 */
+#define GPIO_MODER_MODE1_Pos           (2U)
+#define GPIO_MODER_MODE1_Msk           (0x3UL << GPIO_MODER_MODE1_Pos)          /*!< 0x0000000C */
+#define GPIO_MODER_MODE1               GPIO_MODER_MODE1_Msk
+#define GPIO_MODER_MODE1_0             (0x1UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000004 */
+#define GPIO_MODER_MODE1_1             (0x2UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000008 */
+#define GPIO_MODER_MODE2_Pos           (4U)
+#define GPIO_MODER_MODE2_Msk           (0x3UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000030 */
+#define GPIO_MODER_MODE2               GPIO_MODER_MODE2_Msk
+#define GPIO_MODER_MODE2_0             (0x1UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000010 */
+#define GPIO_MODER_MODE2_1             (0x2UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000020 */
+#define GPIO_MODER_MODE3_Pos           (6U)
+#define GPIO_MODER_MODE3_Msk           (0x3UL << GPIO_MODER_MODE3_Pos)          /*!< 0x000000C0 */
+#define GPIO_MODER_MODE3               GPIO_MODER_MODE3_Msk
+#define GPIO_MODER_MODE3_0             (0x1UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000040 */
+#define GPIO_MODER_MODE3_1             (0x2UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000080 */
+#define GPIO_MODER_MODE4_Pos           (8U)
+#define GPIO_MODER_MODE4_Msk           (0x3UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000300 */
+#define GPIO_MODER_MODE4               GPIO_MODER_MODE4_Msk
+#define GPIO_MODER_MODE4_0             (0x1UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000100 */
+#define GPIO_MODER_MODE4_1             (0x2UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000200 */
+#define GPIO_MODER_MODE5_Pos           (10U)
+#define GPIO_MODER_MODE5_Msk           (0x3UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000C00 */
+#define GPIO_MODER_MODE5               GPIO_MODER_MODE5_Msk
+#define GPIO_MODER_MODE5_0             (0x1UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000400 */
+#define GPIO_MODER_MODE5_1             (0x2UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000800 */
+#define GPIO_MODER_MODE6_Pos           (12U)
+#define GPIO_MODER_MODE6_Msk           (0x3UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00003000 */
+#define GPIO_MODER_MODE6               GPIO_MODER_MODE6_Msk
+#define GPIO_MODER_MODE6_0             (0x1UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00001000 */
+#define GPIO_MODER_MODE6_1             (0x2UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00002000 */
+#define GPIO_MODER_MODE7_Pos           (14U)
+#define GPIO_MODER_MODE7_Msk           (0x3UL << GPIO_MODER_MODE7_Pos)          /*!< 0x0000C000 */
+#define GPIO_MODER_MODE7               GPIO_MODER_MODE7_Msk
+#define GPIO_MODER_MODE7_0             (0x1UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00004000 */
+#define GPIO_MODER_MODE7_1             (0x2UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00008000 */
+#define GPIO_MODER_MODE8_Pos           (16U)
+#define GPIO_MODER_MODE8_Msk           (0x3UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00030000 */
+#define GPIO_MODER_MODE8               GPIO_MODER_MODE8_Msk
+#define GPIO_MODER_MODE8_0             (0x1UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00010000 */
+#define GPIO_MODER_MODE8_1             (0x2UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00020000 */
+#define GPIO_MODER_MODE9_Pos           (18U)
+#define GPIO_MODER_MODE9_Msk           (0x3UL << GPIO_MODER_MODE9_Pos)          /*!< 0x000C0000 */
+#define GPIO_MODER_MODE9               GPIO_MODER_MODE9_Msk
+#define GPIO_MODER_MODE9_0             (0x1UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00040000 */
+#define GPIO_MODER_MODE9_1             (0x2UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00080000 */
+#define GPIO_MODER_MODE10_Pos          (20U)
+#define GPIO_MODER_MODE10_Msk          (0x3UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00300000 */
+#define GPIO_MODER_MODE10              GPIO_MODER_MODE10_Msk
+#define GPIO_MODER_MODE10_0            (0x1UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00100000 */
+#define GPIO_MODER_MODE10_1            (0x2UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00200000 */
+#define GPIO_MODER_MODE11_Pos          (22U)
+#define GPIO_MODER_MODE11_Msk          (0x3UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00C00000 */
+#define GPIO_MODER_MODE11              GPIO_MODER_MODE11_Msk
+#define GPIO_MODER_MODE11_0            (0x1UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00400000 */
+#define GPIO_MODER_MODE11_1            (0x2UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00800000 */
+#define GPIO_MODER_MODE12_Pos          (24U)
+#define GPIO_MODER_MODE12_Msk          (0x3UL << GPIO_MODER_MODE12_Pos)         /*!< 0x03000000 */
+#define GPIO_MODER_MODE12              GPIO_MODER_MODE12_Msk
+#define GPIO_MODER_MODE12_0            (0x1UL << GPIO_MODER_MODE12_Pos)         /*!< 0x01000000 */
+#define GPIO_MODER_MODE12_1            (0x2UL << GPIO_MODER_MODE12_Pos)         /*!< 0x02000000 */
+#define GPIO_MODER_MODE13_Pos          (26U)
+#define GPIO_MODER_MODE13_Msk          (0x3UL << GPIO_MODER_MODE13_Pos)         /*!< 0x0C000000 */
+#define GPIO_MODER_MODE13              GPIO_MODER_MODE13_Msk
+#define GPIO_MODER_MODE13_0            (0x1UL << GPIO_MODER_MODE13_Pos)         /*!< 0x04000000 */
+#define GPIO_MODER_MODE13_1            (0x2UL << GPIO_MODER_MODE13_Pos)         /*!< 0x08000000 */
+#define GPIO_MODER_MODE14_Pos          (28U)
+#define GPIO_MODER_MODE14_Msk          (0x3UL << GPIO_MODER_MODE14_Pos)         /*!< 0x30000000 */
+#define GPIO_MODER_MODE14              GPIO_MODER_MODE14_Msk
+#define GPIO_MODER_MODE14_0            (0x1UL << GPIO_MODER_MODE14_Pos)         /*!< 0x10000000 */
+#define GPIO_MODER_MODE14_1            (0x2UL << GPIO_MODER_MODE14_Pos)         /*!< 0x20000000 */
+#define GPIO_MODER_MODE15_Pos          (30U)
+#define GPIO_MODER_MODE15_Msk          (0x3UL << GPIO_MODER_MODE15_Pos)         /*!< 0xC0000000 */
+#define GPIO_MODER_MODE15              GPIO_MODER_MODE15_Msk
+#define GPIO_MODER_MODE15_0            (0x1UL << GPIO_MODER_MODE15_Pos)         /*!< 0x40000000 */
+#define GPIO_MODER_MODE15_1            (0x2UL << GPIO_MODER_MODE15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_OTYPER register  ****************/
+#define GPIO_OTYPER_OT0_Pos            (0U)
+#define GPIO_OTYPER_OT0_Msk            (0x1UL << GPIO_OTYPER_OT0_Pos)           /*!< 0x00000001 */
+#define GPIO_OTYPER_OT0                GPIO_OTYPER_OT0_Msk
+#define GPIO_OTYPER_OT1_Pos            (1U)
+#define GPIO_OTYPER_OT1_Msk            (0x1UL << GPIO_OTYPER_OT1_Pos)           /*!< 0x00000002 */
+#define GPIO_OTYPER_OT1                GPIO_OTYPER_OT1_Msk
+#define GPIO_OTYPER_OT2_Pos            (2U)
+#define GPIO_OTYPER_OT2_Msk            (0x1UL << GPIO_OTYPER_OT2_Pos)           /*!< 0x00000004 */
+#define GPIO_OTYPER_OT2                GPIO_OTYPER_OT2_Msk
+#define GPIO_OTYPER_OT3_Pos            (3U)
+#define GPIO_OTYPER_OT3_Msk            (0x1UL << GPIO_OTYPER_OT3_Pos)           /*!< 0x00000008 */
+#define GPIO_OTYPER_OT3                GPIO_OTYPER_OT3_Msk
+#define GPIO_OTYPER_OT4_Pos            (4U)
+#define GPIO_OTYPER_OT4_Msk            (0x1UL << GPIO_OTYPER_OT4_Pos)           /*!< 0x00000010 */
+#define GPIO_OTYPER_OT4                GPIO_OTYPER_OT4_Msk
+#define GPIO_OTYPER_OT5_Pos            (5U)
+#define GPIO_OTYPER_OT5_Msk            (0x1UL << GPIO_OTYPER_OT5_Pos)           /*!< 0x00000020 */
+#define GPIO_OTYPER_OT5                GPIO_OTYPER_OT5_Msk
+#define GPIO_OTYPER_OT6_Pos            (6U)
+#define GPIO_OTYPER_OT6_Msk            (0x1UL << GPIO_OTYPER_OT6_Pos)           /*!< 0x00000040 */
+#define GPIO_OTYPER_OT6                GPIO_OTYPER_OT6_Msk
+#define GPIO_OTYPER_OT7_Pos            (7U)
+#define GPIO_OTYPER_OT7_Msk            (0x1UL << GPIO_OTYPER_OT7_Pos)           /*!< 0x00000080 */
+#define GPIO_OTYPER_OT7                GPIO_OTYPER_OT7_Msk
+#define GPIO_OTYPER_OT8_Pos            (8U)
+#define GPIO_OTYPER_OT8_Msk            (0x1UL << GPIO_OTYPER_OT8_Pos)           /*!< 0x00000100 */
+#define GPIO_OTYPER_OT8                GPIO_OTYPER_OT8_Msk
+#define GPIO_OTYPER_OT9_Pos            (9U)
+#define GPIO_OTYPER_OT9_Msk            (0x1UL << GPIO_OTYPER_OT9_Pos)           /*!< 0x00000200 */
+#define GPIO_OTYPER_OT9                GPIO_OTYPER_OT9_Msk
+#define GPIO_OTYPER_OT10_Pos           (10U)
+#define GPIO_OTYPER_OT10_Msk           (0x1UL << GPIO_OTYPER_OT10_Pos)          /*!< 0x00000400 */
+#define GPIO_OTYPER_OT10               GPIO_OTYPER_OT10_Msk
+#define GPIO_OTYPER_OT11_Pos           (11U)
+#define GPIO_OTYPER_OT11_Msk           (0x1UL << GPIO_OTYPER_OT11_Pos)          /*!< 0x00000800 */
+#define GPIO_OTYPER_OT11               GPIO_OTYPER_OT11_Msk
+#define GPIO_OTYPER_OT12_Pos           (12U)
+#define GPIO_OTYPER_OT12_Msk           (0x1UL << GPIO_OTYPER_OT12_Pos)          /*!< 0x00001000 */
+#define GPIO_OTYPER_OT12               GPIO_OTYPER_OT12_Msk
+#define GPIO_OTYPER_OT13_Pos           (13U)
+#define GPIO_OTYPER_OT13_Msk           (0x1UL << GPIO_OTYPER_OT13_Pos)          /*!< 0x00002000 */
+#define GPIO_OTYPER_OT13               GPIO_OTYPER_OT13_Msk
+#define GPIO_OTYPER_OT14_Pos           (14U)
+#define GPIO_OTYPER_OT14_Msk           (0x1UL << GPIO_OTYPER_OT14_Pos)          /*!< 0x00004000 */
+#define GPIO_OTYPER_OT14               GPIO_OTYPER_OT14_Msk
+#define GPIO_OTYPER_OT15_Pos           (15U)
+#define GPIO_OTYPER_OT15_Msk           (0x1UL << GPIO_OTYPER_OT15_Pos)          /*!< 0x00008000 */
+#define GPIO_OTYPER_OT15               GPIO_OTYPER_OT15_Msk
+
+/******************  Bits definition for GPIO_OSPEEDR register  ***************/
+#define GPIO_OSPEEDR_OSPEED0_Pos       (0U)
+#define GPIO_OSPEEDR_OSPEED0_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000003 */
+#define GPIO_OSPEEDR_OSPEED0           GPIO_OSPEEDR_OSPEED0_Msk
+#define GPIO_OSPEEDR_OSPEED0_0         (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000001 */
+#define GPIO_OSPEEDR_OSPEED0_1         (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000002 */
+#define GPIO_OSPEEDR_OSPEED1_Pos       (2U)
+#define GPIO_OSPEEDR_OSPEED1_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x0000000C */
+#define GPIO_OSPEEDR_OSPEED1           GPIO_OSPEEDR_OSPEED1_Msk
+#define GPIO_OSPEEDR_OSPEED1_0         (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000004 */
+#define GPIO_OSPEEDR_OSPEED1_1         (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000008 */
+#define GPIO_OSPEEDR_OSPEED2_Pos       (4U)
+#define GPIO_OSPEEDR_OSPEED2_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000030 */
+#define GPIO_OSPEEDR_OSPEED2           GPIO_OSPEEDR_OSPEED2_Msk
+#define GPIO_OSPEEDR_OSPEED2_0         (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000010 */
+#define GPIO_OSPEEDR_OSPEED2_1         (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000020 */
+#define GPIO_OSPEEDR_OSPEED3_Pos       (6U)
+#define GPIO_OSPEEDR_OSPEED3_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x000000C0 */
+#define GPIO_OSPEEDR_OSPEED3           GPIO_OSPEEDR_OSPEED3_Msk
+#define GPIO_OSPEEDR_OSPEED3_0         (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000040 */
+#define GPIO_OSPEEDR_OSPEED3_1         (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000080 */
+#define GPIO_OSPEEDR_OSPEED4_Pos       (8U)
+#define GPIO_OSPEEDR_OSPEED4_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000300 */
+#define GPIO_OSPEEDR_OSPEED4           GPIO_OSPEEDR_OSPEED4_Msk
+#define GPIO_OSPEEDR_OSPEED4_0         (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000100 */
+#define GPIO_OSPEEDR_OSPEED4_1         (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000200 */
+#define GPIO_OSPEEDR_OSPEED5_Pos       (10U)
+#define GPIO_OSPEEDR_OSPEED5_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000C00 */
+#define GPIO_OSPEEDR_OSPEED5           GPIO_OSPEEDR_OSPEED5_Msk
+#define GPIO_OSPEEDR_OSPEED5_0         (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000400 */
+#define GPIO_OSPEEDR_OSPEED5_1         (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000800 */
+#define GPIO_OSPEEDR_OSPEED6_Pos       (12U)
+#define GPIO_OSPEEDR_OSPEED6_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00003000 */
+#define GPIO_OSPEEDR_OSPEED6           GPIO_OSPEEDR_OSPEED6_Msk
+#define GPIO_OSPEEDR_OSPEED6_0         (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00001000 */
+#define GPIO_OSPEEDR_OSPEED6_1         (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00002000 */
+#define GPIO_OSPEEDR_OSPEED7_Pos       (14U)
+#define GPIO_OSPEEDR_OSPEED7_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x0000C000 */
+#define GPIO_OSPEEDR_OSPEED7           GPIO_OSPEEDR_OSPEED7_Msk
+#define GPIO_OSPEEDR_OSPEED7_0         (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00004000 */
+#define GPIO_OSPEEDR_OSPEED7_1         (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00008000 */
+#define GPIO_OSPEEDR_OSPEED8_Pos       (16U)
+#define GPIO_OSPEEDR_OSPEED8_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00030000 */
+#define GPIO_OSPEEDR_OSPEED8           GPIO_OSPEEDR_OSPEED8_Msk
+#define GPIO_OSPEEDR_OSPEED8_0         (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00010000 */
+#define GPIO_OSPEEDR_OSPEED8_1         (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00020000 */
+#define GPIO_OSPEEDR_OSPEED9_Pos       (18U)
+#define GPIO_OSPEEDR_OSPEED9_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x000C0000 */
+#define GPIO_OSPEEDR_OSPEED9           GPIO_OSPEEDR_OSPEED9_Msk
+#define GPIO_OSPEEDR_OSPEED9_0         (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00040000 */
+#define GPIO_OSPEEDR_OSPEED9_1         (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00080000 */
+#define GPIO_OSPEEDR_OSPEED10_Pos      (20U)
+#define GPIO_OSPEEDR_OSPEED10_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00300000 */
+#define GPIO_OSPEEDR_OSPEED10          GPIO_OSPEEDR_OSPEED10_Msk
+#define GPIO_OSPEEDR_OSPEED10_0        (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00100000 */
+#define GPIO_OSPEEDR_OSPEED10_1        (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00200000 */
+#define GPIO_OSPEEDR_OSPEED11_Pos      (22U)
+#define GPIO_OSPEEDR_OSPEED11_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00C00000 */
+#define GPIO_OSPEEDR_OSPEED11          GPIO_OSPEEDR_OSPEED11_Msk
+#define GPIO_OSPEEDR_OSPEED11_0        (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00400000 */
+#define GPIO_OSPEEDR_OSPEED11_1        (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00800000 */
+#define GPIO_OSPEEDR_OSPEED12_Pos      (24U)
+#define GPIO_OSPEEDR_OSPEED12_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x03000000 */
+#define GPIO_OSPEEDR_OSPEED12          GPIO_OSPEEDR_OSPEED12_Msk
+#define GPIO_OSPEEDR_OSPEED12_0        (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x01000000 */
+#define GPIO_OSPEEDR_OSPEED12_1        (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x02000000 */
+#define GPIO_OSPEEDR_OSPEED13_Pos      (26U)
+#define GPIO_OSPEEDR_OSPEED13_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x0C000000 */
+#define GPIO_OSPEEDR_OSPEED13          GPIO_OSPEEDR_OSPEED13_Msk
+#define GPIO_OSPEEDR_OSPEED13_0        (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x04000000 */
+#define GPIO_OSPEEDR_OSPEED13_1        (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x08000000 */
+#define GPIO_OSPEEDR_OSPEED14_Pos      (28U)
+#define GPIO_OSPEEDR_OSPEED14_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x30000000 */
+#define GPIO_OSPEEDR_OSPEED14          GPIO_OSPEEDR_OSPEED14_Msk
+#define GPIO_OSPEEDR_OSPEED14_0        (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x10000000 */
+#define GPIO_OSPEEDR_OSPEED14_1        (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x20000000 */
+#define GPIO_OSPEEDR_OSPEED15_Pos      (30U)
+#define GPIO_OSPEEDR_OSPEED15_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0xC0000000 */
+#define GPIO_OSPEEDR_OSPEED15          GPIO_OSPEEDR_OSPEED15_Msk
+#define GPIO_OSPEEDR_OSPEED15_0        (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x40000000 */
+#define GPIO_OSPEEDR_OSPEED15_1        (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_PUPDR register  *****************/
+#define GPIO_PUPDR_PUPD0_Pos           (0U)
+#define GPIO_PUPDR_PUPD0_Msk           (0x3UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000003 */
+#define GPIO_PUPDR_PUPD0               GPIO_PUPDR_PUPD0_Msk
+#define GPIO_PUPDR_PUPD0_0             (0x1UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000001 */
+#define GPIO_PUPDR_PUPD0_1             (0x2UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000002 */
+#define GPIO_PUPDR_PUPD1_Pos           (2U)
+#define GPIO_PUPDR_PUPD1_Msk           (0x3UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x0000000C */
+#define GPIO_PUPDR_PUPD1               GPIO_PUPDR_PUPD1_Msk
+#define GPIO_PUPDR_PUPD1_0             (0x1UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000004 */
+#define GPIO_PUPDR_PUPD1_1             (0x2UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000008 */
+#define GPIO_PUPDR_PUPD2_Pos           (4U)
+#define GPIO_PUPDR_PUPD2_Msk           (0x3UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000030 */
+#define GPIO_PUPDR_PUPD2               GPIO_PUPDR_PUPD2_Msk
+#define GPIO_PUPDR_PUPD2_0             (0x1UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000010 */
+#define GPIO_PUPDR_PUPD2_1             (0x2UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000020 */
+#define GPIO_PUPDR_PUPD3_Pos           (6U)
+#define GPIO_PUPDR_PUPD3_Msk           (0x3UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x000000C0 */
+#define GPIO_PUPDR_PUPD3               GPIO_PUPDR_PUPD3_Msk
+#define GPIO_PUPDR_PUPD3_0             (0x1UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000040 */
+#define GPIO_PUPDR_PUPD3_1             (0x2UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000080 */
+#define GPIO_PUPDR_PUPD4_Pos           (8U)
+#define GPIO_PUPDR_PUPD4_Msk           (0x3UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000300 */
+#define GPIO_PUPDR_PUPD4               GPIO_PUPDR_PUPD4_Msk
+#define GPIO_PUPDR_PUPD4_0             (0x1UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000100 */
+#define GPIO_PUPDR_PUPD4_1             (0x2UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000200 */
+#define GPIO_PUPDR_PUPD5_Pos           (10U)
+#define GPIO_PUPDR_PUPD5_Msk           (0x3UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000C00 */
+#define GPIO_PUPDR_PUPD5               GPIO_PUPDR_PUPD5_Msk
+#define GPIO_PUPDR_PUPD5_0             (0x1UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000400 */
+#define GPIO_PUPDR_PUPD5_1             (0x2UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000800 */
+#define GPIO_PUPDR_PUPD6_Pos           (12U)
+#define GPIO_PUPDR_PUPD6_Msk           (0x3UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00003000 */
+#define GPIO_PUPDR_PUPD6               GPIO_PUPDR_PUPD6_Msk
+#define GPIO_PUPDR_PUPD6_0             (0x1UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00001000 */
+#define GPIO_PUPDR_PUPD6_1             (0x2UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00002000 */
+#define GPIO_PUPDR_PUPD7_Pos           (14U)
+#define GPIO_PUPDR_PUPD7_Msk           (0x3UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x0000C000 */
+#define GPIO_PUPDR_PUPD7               GPIO_PUPDR_PUPD7_Msk
+#define GPIO_PUPDR_PUPD7_0             (0x1UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00004000 */
+#define GPIO_PUPDR_PUPD7_1             (0x2UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00008000 */
+#define GPIO_PUPDR_PUPD8_Pos           (16U)
+#define GPIO_PUPDR_PUPD8_Msk           (0x3UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00030000 */
+#define GPIO_PUPDR_PUPD8               GPIO_PUPDR_PUPD8_Msk
+#define GPIO_PUPDR_PUPD8_0             (0x1UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00010000 */
+#define GPIO_PUPDR_PUPD8_1             (0x2UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00020000 */
+#define GPIO_PUPDR_PUPD9_Pos           (18U)
+#define GPIO_PUPDR_PUPD9_Msk           (0x3UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x000C0000 */
+#define GPIO_PUPDR_PUPD9               GPIO_PUPDR_PUPD9_Msk
+#define GPIO_PUPDR_PUPD9_0             (0x1UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00040000 */
+#define GPIO_PUPDR_PUPD9_1             (0x2UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00080000 */
+#define GPIO_PUPDR_PUPD10_Pos          (20U)
+#define GPIO_PUPDR_PUPD10_Msk          (0x3UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00300000 */
+#define GPIO_PUPDR_PUPD10              GPIO_PUPDR_PUPD10_Msk
+#define GPIO_PUPDR_PUPD10_0            (0x1UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00100000 */
+#define GPIO_PUPDR_PUPD10_1            (0x2UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00200000 */
+#define GPIO_PUPDR_PUPD11_Pos          (22U)
+#define GPIO_PUPDR_PUPD11_Msk          (0x3UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00C00000 */
+#define GPIO_PUPDR_PUPD11              GPIO_PUPDR_PUPD11_Msk
+#define GPIO_PUPDR_PUPD11_0            (0x1UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00400000 */
+#define GPIO_PUPDR_PUPD11_1            (0x2UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00800000 */
+#define GPIO_PUPDR_PUPD12_Pos          (24U)
+#define GPIO_PUPDR_PUPD12_Msk          (0x3UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x03000000 */
+#define GPIO_PUPDR_PUPD12              GPIO_PUPDR_PUPD12_Msk
+#define GPIO_PUPDR_PUPD12_0            (0x1UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x01000000 */
+#define GPIO_PUPDR_PUPD12_1            (0x2UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x02000000 */
+#define GPIO_PUPDR_PUPD13_Pos          (26U)
+#define GPIO_PUPDR_PUPD13_Msk          (0x3UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x0C000000 */
+#define GPIO_PUPDR_PUPD13              GPIO_PUPDR_PUPD13_Msk
+#define GPIO_PUPDR_PUPD13_0            (0x1UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x04000000 */
+#define GPIO_PUPDR_PUPD13_1            (0x2UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x08000000 */
+#define GPIO_PUPDR_PUPD14_Pos          (28U)
+#define GPIO_PUPDR_PUPD14_Msk          (0x3UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x30000000 */
+#define GPIO_PUPDR_PUPD14              GPIO_PUPDR_PUPD14_Msk
+#define GPIO_PUPDR_PUPD14_0            (0x1UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x10000000 */
+#define GPIO_PUPDR_PUPD14_1            (0x2UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x20000000 */
+#define GPIO_PUPDR_PUPD15_Pos          (30U)
+#define GPIO_PUPDR_PUPD15_Msk          (0x3UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0xC0000000 */
+#define GPIO_PUPDR_PUPD15              GPIO_PUPDR_PUPD15_Msk
+#define GPIO_PUPDR_PUPD15_0            (0x1UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x40000000 */
+#define GPIO_PUPDR_PUPD15_1            (0x2UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_IDR register  *******************/
+#define GPIO_IDR_ID0_Pos               (0U)
+#define GPIO_IDR_ID0_Msk               (0x1UL << GPIO_IDR_ID0_Pos)              /*!< 0x00000001 */
+#define GPIO_IDR_ID0                   GPIO_IDR_ID0_Msk
+#define GPIO_IDR_ID1_Pos               (1U)
+#define GPIO_IDR_ID1_Msk               (0x1UL << GPIO_IDR_ID1_Pos)              /*!< 0x00000002 */
+#define GPIO_IDR_ID1                   GPIO_IDR_ID1_Msk
+#define GPIO_IDR_ID2_Pos               (2U)
+#define GPIO_IDR_ID2_Msk               (0x1UL << GPIO_IDR_ID2_Pos)              /*!< 0x00000004 */
+#define GPIO_IDR_ID2                   GPIO_IDR_ID2_Msk
+#define GPIO_IDR_ID3_Pos               (3U)
+#define GPIO_IDR_ID3_Msk               (0x1UL << GPIO_IDR_ID3_Pos)              /*!< 0x00000008 */
+#define GPIO_IDR_ID3                   GPIO_IDR_ID3_Msk
+#define GPIO_IDR_ID4_Pos               (4U)
+#define GPIO_IDR_ID4_Msk               (0x1UL << GPIO_IDR_ID4_Pos)              /*!< 0x00000010 */
+#define GPIO_IDR_ID4                   GPIO_IDR_ID4_Msk
+#define GPIO_IDR_ID5_Pos               (5U)
+#define GPIO_IDR_ID5_Msk               (0x1UL << GPIO_IDR_ID5_Pos)              /*!< 0x00000020 */
+#define GPIO_IDR_ID5                   GPIO_IDR_ID5_Msk
+#define GPIO_IDR_ID6_Pos               (6U)
+#define GPIO_IDR_ID6_Msk               (0x1UL << GPIO_IDR_ID6_Pos)              /*!< 0x00000040 */
+#define GPIO_IDR_ID6                   GPIO_IDR_ID6_Msk
+#define GPIO_IDR_ID7_Pos               (7U)
+#define GPIO_IDR_ID7_Msk               (0x1UL << GPIO_IDR_ID7_Pos)              /*!< 0x00000080 */
+#define GPIO_IDR_ID7                   GPIO_IDR_ID7_Msk
+#define GPIO_IDR_ID8_Pos               (8U)
+#define GPIO_IDR_ID8_Msk               (0x1UL << GPIO_IDR_ID8_Pos)              /*!< 0x00000100 */
+#define GPIO_IDR_ID8                   GPIO_IDR_ID8_Msk
+#define GPIO_IDR_ID9_Pos               (9U)
+#define GPIO_IDR_ID9_Msk               (0x1UL << GPIO_IDR_ID9_Pos)              /*!< 0x00000200 */
+#define GPIO_IDR_ID9                   GPIO_IDR_ID9_Msk
+#define GPIO_IDR_ID10_Pos              (10U)
+#define GPIO_IDR_ID10_Msk              (0x1UL << GPIO_IDR_ID10_Pos)             /*!< 0x00000400 */
+#define GPIO_IDR_ID10                  GPIO_IDR_ID10_Msk
+#define GPIO_IDR_ID11_Pos              (11U)
+#define GPIO_IDR_ID11_Msk              (0x1UL << GPIO_IDR_ID11_Pos)             /*!< 0x00000800 */
+#define GPIO_IDR_ID11                  GPIO_IDR_ID11_Msk
+#define GPIO_IDR_ID12_Pos              (12U)
+#define GPIO_IDR_ID12_Msk              (0x1UL << GPIO_IDR_ID12_Pos)             /*!< 0x00001000 */
+#define GPIO_IDR_ID12                  GPIO_IDR_ID12_Msk
+#define GPIO_IDR_ID13_Pos              (13U)
+#define GPIO_IDR_ID13_Msk              (0x1UL << GPIO_IDR_ID13_Pos)             /*!< 0x00002000 */
+#define GPIO_IDR_ID13                  GPIO_IDR_ID13_Msk
+#define GPIO_IDR_ID14_Pos              (14U)
+#define GPIO_IDR_ID14_Msk              (0x1UL << GPIO_IDR_ID14_Pos)             /*!< 0x00004000 */
+#define GPIO_IDR_ID14                  GPIO_IDR_ID14_Msk
+#define GPIO_IDR_ID15_Pos              (15U)
+#define GPIO_IDR_ID15_Msk              (0x1UL << GPIO_IDR_ID15_Pos)             /*!< 0x00008000 */
+#define GPIO_IDR_ID15                  GPIO_IDR_ID15_Msk
+
+/******************  Bits definition for GPIO_ODR register  *******************/
+#define GPIO_ODR_OD0_Pos               (0U)
+#define GPIO_ODR_OD0_Msk               (0x1UL << GPIO_ODR_OD0_Pos)              /*!< 0x00000001 */
+#define GPIO_ODR_OD0                   GPIO_ODR_OD0_Msk
+#define GPIO_ODR_OD1_Pos               (1U)
+#define GPIO_ODR_OD1_Msk               (0x1UL << GPIO_ODR_OD1_Pos)              /*!< 0x00000002 */
+#define GPIO_ODR_OD1                   GPIO_ODR_OD1_Msk
+#define GPIO_ODR_OD2_Pos               (2U)
+#define GPIO_ODR_OD2_Msk               (0x1UL << GPIO_ODR_OD2_Pos)              /*!< 0x00000004 */
+#define GPIO_ODR_OD2                   GPIO_ODR_OD2_Msk
+#define GPIO_ODR_OD3_Pos               (3U)
+#define GPIO_ODR_OD3_Msk               (0x1UL << GPIO_ODR_OD3_Pos)              /*!< 0x00000008 */
+#define GPIO_ODR_OD3                   GPIO_ODR_OD3_Msk
+#define GPIO_ODR_OD4_Pos               (4U)
+#define GPIO_ODR_OD4_Msk               (0x1UL << GPIO_ODR_OD4_Pos)              /*!< 0x00000010 */
+#define GPIO_ODR_OD4                   GPIO_ODR_OD4_Msk
+#define GPIO_ODR_OD5_Pos               (5U)
+#define GPIO_ODR_OD5_Msk               (0x1UL << GPIO_ODR_OD5_Pos)              /*!< 0x00000020 */
+#define GPIO_ODR_OD5                   GPIO_ODR_OD5_Msk
+#define GPIO_ODR_OD6_Pos               (6U)
+#define GPIO_ODR_OD6_Msk               (0x1UL << GPIO_ODR_OD6_Pos)              /*!< 0x00000040 */
+#define GPIO_ODR_OD6                   GPIO_ODR_OD6_Msk
+#define GPIO_ODR_OD7_Pos               (7U)
+#define GPIO_ODR_OD7_Msk               (0x1UL << GPIO_ODR_OD7_Pos)              /*!< 0x00000080 */
+#define GPIO_ODR_OD7                   GPIO_ODR_OD7_Msk
+#define GPIO_ODR_OD8_Pos               (8U)
+#define GPIO_ODR_OD8_Msk               (0x1UL << GPIO_ODR_OD8_Pos)              /*!< 0x00000100 */
+#define GPIO_ODR_OD8                   GPIO_ODR_OD8_Msk
+#define GPIO_ODR_OD9_Pos               (9U)
+#define GPIO_ODR_OD9_Msk               (0x1UL << GPIO_ODR_OD9_Pos)              /*!< 0x00000200 */
+#define GPIO_ODR_OD9                   GPIO_ODR_OD9_Msk
+#define GPIO_ODR_OD10_Pos              (10U)
+#define GPIO_ODR_OD10_Msk              (0x1UL << GPIO_ODR_OD10_Pos)             /*!< 0x00000400 */
+#define GPIO_ODR_OD10                  GPIO_ODR_OD10_Msk
+#define GPIO_ODR_OD11_Pos              (11U)
+#define GPIO_ODR_OD11_Msk              (0x1UL << GPIO_ODR_OD11_Pos)             /*!< 0x00000800 */
+#define GPIO_ODR_OD11                  GPIO_ODR_OD11_Msk
+#define GPIO_ODR_OD12_Pos              (12U)
+#define GPIO_ODR_OD12_Msk              (0x1UL << GPIO_ODR_OD12_Pos)             /*!< 0x00001000 */
+#define GPIO_ODR_OD12                  GPIO_ODR_OD12_Msk
+#define GPIO_ODR_OD13_Pos              (13U)
+#define GPIO_ODR_OD13_Msk              (0x1UL << GPIO_ODR_OD13_Pos)             /*!< 0x00002000 */
+#define GPIO_ODR_OD13                  GPIO_ODR_OD13_Msk
+#define GPIO_ODR_OD14_Pos              (14U)
+#define GPIO_ODR_OD14_Msk              (0x1UL << GPIO_ODR_OD14_Pos)             /*!< 0x00004000 */
+#define GPIO_ODR_OD14                  GPIO_ODR_OD14_Msk
+#define GPIO_ODR_OD15_Pos              (15U)
+#define GPIO_ODR_OD15_Msk              (0x1UL << GPIO_ODR_OD15_Pos)             /*!< 0x00008000 */
+#define GPIO_ODR_OD15                  GPIO_ODR_OD15_Msk
+
+/******************  Bits definition for GPIO_BSRR register  ******************/
+#define GPIO_BSRR_BS0_Pos              (0U)
+#define GPIO_BSRR_BS0_Msk              (0x1UL << GPIO_BSRR_BS0_Pos)             /*!< 0x00000001 */
+#define GPIO_BSRR_BS0                  GPIO_BSRR_BS0_Msk
+#define GPIO_BSRR_BS1_Pos              (1U)
+#define GPIO_BSRR_BS1_Msk              (0x1UL << GPIO_BSRR_BS1_Pos)             /*!< 0x00000002 */
+#define GPIO_BSRR_BS1                  GPIO_BSRR_BS1_Msk
+#define GPIO_BSRR_BS2_Pos              (2U)
+#define GPIO_BSRR_BS2_Msk              (0x1UL << GPIO_BSRR_BS2_Pos)             /*!< 0x00000004 */
+#define GPIO_BSRR_BS2                  GPIO_BSRR_BS2_Msk
+#define GPIO_BSRR_BS3_Pos              (3U)
+#define GPIO_BSRR_BS3_Msk              (0x1UL << GPIO_BSRR_BS3_Pos)             /*!< 0x00000008 */
+#define GPIO_BSRR_BS3                  GPIO_BSRR_BS3_Msk
+#define GPIO_BSRR_BS4_Pos              (4U)
+#define GPIO_BSRR_BS4_Msk              (0x1UL << GPIO_BSRR_BS4_Pos)             /*!< 0x00000010 */
+#define GPIO_BSRR_BS4                  GPIO_BSRR_BS4_Msk
+#define GPIO_BSRR_BS5_Pos              (5U)
+#define GPIO_BSRR_BS5_Msk              (0x1UL << GPIO_BSRR_BS5_Pos)             /*!< 0x00000020 */
+#define GPIO_BSRR_BS5                  GPIO_BSRR_BS5_Msk
+#define GPIO_BSRR_BS6_Pos              (6U)
+#define GPIO_BSRR_BS6_Msk              (0x1UL << GPIO_BSRR_BS6_Pos)             /*!< 0x00000040 */
+#define GPIO_BSRR_BS6                  GPIO_BSRR_BS6_Msk
+#define GPIO_BSRR_BS7_Pos              (7U)
+#define GPIO_BSRR_BS7_Msk              (0x1UL << GPIO_BSRR_BS7_Pos)             /*!< 0x00000080 */
+#define GPIO_BSRR_BS7                  GPIO_BSRR_BS7_Msk
+#define GPIO_BSRR_BS8_Pos              (8U)
+#define GPIO_BSRR_BS8_Msk              (0x1UL << GPIO_BSRR_BS8_Pos)             /*!< 0x00000100 */
+#define GPIO_BSRR_BS8                  GPIO_BSRR_BS8_Msk
+#define GPIO_BSRR_BS9_Pos              (9U)
+#define GPIO_BSRR_BS9_Msk              (0x1UL << GPIO_BSRR_BS9_Pos)             /*!< 0x00000200 */
+#define GPIO_BSRR_BS9                  GPIO_BSRR_BS9_Msk
+#define GPIO_BSRR_BS10_Pos             (10U)
+#define GPIO_BSRR_BS10_Msk             (0x1UL << GPIO_BSRR_BS10_Pos)            /*!< 0x00000400 */
+#define GPIO_BSRR_BS10                 GPIO_BSRR_BS10_Msk
+#define GPIO_BSRR_BS11_Pos             (11U)
+#define GPIO_BSRR_BS11_Msk             (0x1UL << GPIO_BSRR_BS11_Pos)            /*!< 0x00000800 */
+#define GPIO_BSRR_BS11                 GPIO_BSRR_BS11_Msk
+#define GPIO_BSRR_BS12_Pos             (12U)
+#define GPIO_BSRR_BS12_Msk             (0x1UL << GPIO_BSRR_BS12_Pos)            /*!< 0x00001000 */
+#define GPIO_BSRR_BS12                 GPIO_BSRR_BS12_Msk
+#define GPIO_BSRR_BS13_Pos             (13U)
+#define GPIO_BSRR_BS13_Msk             (0x1UL << GPIO_BSRR_BS13_Pos)            /*!< 0x00002000 */
+#define GPIO_BSRR_BS13                 GPIO_BSRR_BS13_Msk
+#define GPIO_BSRR_BS14_Pos             (14U)
+#define GPIO_BSRR_BS14_Msk             (0x1UL << GPIO_BSRR_BS14_Pos)            /*!< 0x00004000 */
+#define GPIO_BSRR_BS14                 GPIO_BSRR_BS14_Msk
+#define GPIO_BSRR_BS15_Pos             (15U)
+#define GPIO_BSRR_BS15_Msk             (0x1UL << GPIO_BSRR_BS15_Pos)            /*!< 0x00008000 */
+#define GPIO_BSRR_BS15                 GPIO_BSRR_BS15_Msk
+#define GPIO_BSRR_BR0_Pos              (16U)
+#define GPIO_BSRR_BR0_Msk              (0x1UL << GPIO_BSRR_BR0_Pos)             /*!< 0x00010000 */
+#define GPIO_BSRR_BR0                  GPIO_BSRR_BR0_Msk
+#define GPIO_BSRR_BR1_Pos              (17U)
+#define GPIO_BSRR_BR1_Msk              (0x1UL << GPIO_BSRR_BR1_Pos)             /*!< 0x00020000 */
+#define GPIO_BSRR_BR1                  GPIO_BSRR_BR1_Msk
+#define GPIO_BSRR_BR2_Pos              (18U)
+#define GPIO_BSRR_BR2_Msk              (0x1UL << GPIO_BSRR_BR2_Pos)             /*!< 0x00040000 */
+#define GPIO_BSRR_BR2                  GPIO_BSRR_BR2_Msk
+#define GPIO_BSRR_BR3_Pos              (19U)
+#define GPIO_BSRR_BR3_Msk              (0x1UL << GPIO_BSRR_BR3_Pos)             /*!< 0x00080000 */
+#define GPIO_BSRR_BR3                  GPIO_BSRR_BR3_Msk
+#define GPIO_BSRR_BR4_Pos              (20U)
+#define GPIO_BSRR_BR4_Msk              (0x1UL << GPIO_BSRR_BR4_Pos)             /*!< 0x00100000 */
+#define GPIO_BSRR_BR4                  GPIO_BSRR_BR4_Msk
+#define GPIO_BSRR_BR5_Pos              (21U)
+#define GPIO_BSRR_BR5_Msk              (0x1UL << GPIO_BSRR_BR5_Pos)             /*!< 0x00200000 */
+#define GPIO_BSRR_BR5                  GPIO_BSRR_BR5_Msk
+#define GPIO_BSRR_BR6_Pos              (22U)
+#define GPIO_BSRR_BR6_Msk              (0x1UL << GPIO_BSRR_BR6_Pos)             /*!< 0x00400000 */
+#define GPIO_BSRR_BR6                  GPIO_BSRR_BR6_Msk
+#define GPIO_BSRR_BR7_Pos              (23U)
+#define GPIO_BSRR_BR7_Msk              (0x1UL << GPIO_BSRR_BR7_Pos)             /*!< 0x00800000 */
+#define GPIO_BSRR_BR7                  GPIO_BSRR_BR7_Msk
+#define GPIO_BSRR_BR8_Pos              (24U)
+#define GPIO_BSRR_BR8_Msk              (0x1UL << GPIO_BSRR_BR8_Pos)             /*!< 0x01000000 */
+#define GPIO_BSRR_BR8                  GPIO_BSRR_BR8_Msk
+#define GPIO_BSRR_BR9_Pos              (25U)
+#define GPIO_BSRR_BR9_Msk              (0x1UL << GPIO_BSRR_BR9_Pos)             /*!< 0x02000000 */
+#define GPIO_BSRR_BR9                  GPIO_BSRR_BR9_Msk
+#define GPIO_BSRR_BR10_Pos             (26U)
+#define GPIO_BSRR_BR10_Msk             (0x1UL << GPIO_BSRR_BR10_Pos)            /*!< 0x04000000 */
+#define GPIO_BSRR_BR10                 GPIO_BSRR_BR10_Msk
+#define GPIO_BSRR_BR11_Pos             (27U)
+#define GPIO_BSRR_BR11_Msk             (0x1UL << GPIO_BSRR_BR11_Pos)            /*!< 0x08000000 */
+#define GPIO_BSRR_BR11                 GPIO_BSRR_BR11_Msk
+#define GPIO_BSRR_BR12_Pos             (28U)
+#define GPIO_BSRR_BR12_Msk             (0x1UL << GPIO_BSRR_BR12_Pos)            /*!< 0x10000000 */
+#define GPIO_BSRR_BR12                 GPIO_BSRR_BR12_Msk
+#define GPIO_BSRR_BR13_Pos             (29U)
+#define GPIO_BSRR_BR13_Msk             (0x1UL << GPIO_BSRR_BR13_Pos)            /*!< 0x20000000 */
+#define GPIO_BSRR_BR13                 GPIO_BSRR_BR13_Msk
+#define GPIO_BSRR_BR14_Pos             (30U)
+#define GPIO_BSRR_BR14_Msk             (0x1UL << GPIO_BSRR_BR14_Pos)            /*!< 0x40000000 */
+#define GPIO_BSRR_BR14                 GPIO_BSRR_BR14_Msk
+#define GPIO_BSRR_BR15_Pos             (31U)
+#define GPIO_BSRR_BR15_Msk             (0x1UL << GPIO_BSRR_BR15_Pos)            /*!< 0x80000000 */
+#define GPIO_BSRR_BR15                 GPIO_BSRR_BR15_Msk
+
+/****************** Bit definition for GPIO_LCKR register *********************/
+#define GPIO_LCKR_LCK0_Pos             (0U)
+#define GPIO_LCKR_LCK0_Msk             (0x1UL << GPIO_LCKR_LCK0_Pos)            /*!< 0x00000001 */
+#define GPIO_LCKR_LCK0                 GPIO_LCKR_LCK0_Msk
+#define GPIO_LCKR_LCK1_Pos             (1U)
+#define GPIO_LCKR_LCK1_Msk             (0x1UL << GPIO_LCKR_LCK1_Pos)            /*!< 0x00000002 */
+#define GPIO_LCKR_LCK1                 GPIO_LCKR_LCK1_Msk
+#define GPIO_LCKR_LCK2_Pos             (2U)
+#define GPIO_LCKR_LCK2_Msk             (0x1UL << GPIO_LCKR_LCK2_Pos)            /*!< 0x00000004 */
+#define GPIO_LCKR_LCK2                 GPIO_LCKR_LCK2_Msk
+#define GPIO_LCKR_LCK3_Pos             (3U)
+#define GPIO_LCKR_LCK3_Msk             (0x1UL << GPIO_LCKR_LCK3_Pos)            /*!< 0x00000008 */
+#define GPIO_LCKR_LCK3                 GPIO_LCKR_LCK3_Msk
+#define GPIO_LCKR_LCK4_Pos             (4U)
+#define GPIO_LCKR_LCK4_Msk             (0x1UL << GPIO_LCKR_LCK4_Pos)            /*!< 0x00000010 */
+#define GPIO_LCKR_LCK4                 GPIO_LCKR_LCK4_Msk
+#define GPIO_LCKR_LCK5_Pos             (5U)
+#define GPIO_LCKR_LCK5_Msk             (0x1UL << GPIO_LCKR_LCK5_Pos)            /*!< 0x00000020 */
+#define GPIO_LCKR_LCK5                 GPIO_LCKR_LCK5_Msk
+#define GPIO_LCKR_LCK6_Pos             (6U)
+#define GPIO_LCKR_LCK6_Msk             (0x1UL << GPIO_LCKR_LCK6_Pos)            /*!< 0x00000040 */
+#define GPIO_LCKR_LCK6                 GPIO_LCKR_LCK6_Msk
+#define GPIO_LCKR_LCK7_Pos             (7U)
+#define GPIO_LCKR_LCK7_Msk             (0x1UL << GPIO_LCKR_LCK7_Pos)            /*!< 0x00000080 */
+#define GPIO_LCKR_LCK7                 GPIO_LCKR_LCK7_Msk
+#define GPIO_LCKR_LCK8_Pos             (8U)
+#define GPIO_LCKR_LCK8_Msk             (0x1UL << GPIO_LCKR_LCK8_Pos)            /*!< 0x00000100 */
+#define GPIO_LCKR_LCK8                 GPIO_LCKR_LCK8_Msk
+#define GPIO_LCKR_LCK9_Pos             (9U)
+#define GPIO_LCKR_LCK9_Msk             (0x1UL << GPIO_LCKR_LCK9_Pos)            /*!< 0x00000200 */
+#define GPIO_LCKR_LCK9                 GPIO_LCKR_LCK9_Msk
+#define GPIO_LCKR_LCK10_Pos            (10U)
+#define GPIO_LCKR_LCK10_Msk            (0x1UL << GPIO_LCKR_LCK10_Pos)           /*!< 0x00000400 */
+#define GPIO_LCKR_LCK10                GPIO_LCKR_LCK10_Msk
+#define GPIO_LCKR_LCK11_Pos            (11U)
+#define GPIO_LCKR_LCK11_Msk            (0x1UL << GPIO_LCKR_LCK11_Pos)           /*!< 0x00000800 */
+#define GPIO_LCKR_LCK11                GPIO_LCKR_LCK11_Msk
+#define GPIO_LCKR_LCK12_Pos            (12U)
+#define GPIO_LCKR_LCK12_Msk            (0x1UL << GPIO_LCKR_LCK12_Pos)           /*!< 0x00001000 */
+#define GPIO_LCKR_LCK12                GPIO_LCKR_LCK12_Msk
+#define GPIO_LCKR_LCK13_Pos            (13U)
+#define GPIO_LCKR_LCK13_Msk            (0x1UL << GPIO_LCKR_LCK13_Pos)           /*!< 0x00002000 */
+#define GPIO_LCKR_LCK13                GPIO_LCKR_LCK13_Msk
+#define GPIO_LCKR_LCK14_Pos            (14U)
+#define GPIO_LCKR_LCK14_Msk            (0x1UL << GPIO_LCKR_LCK14_Pos)           /*!< 0x00004000 */
+#define GPIO_LCKR_LCK14                GPIO_LCKR_LCK14_Msk
+#define GPIO_LCKR_LCK15_Pos            (15U)
+#define GPIO_LCKR_LCK15_Msk            (0x1UL << GPIO_LCKR_LCK15_Pos)           /*!< 0x00008000 */
+#define GPIO_LCKR_LCK15                GPIO_LCKR_LCK15_Msk
+#define GPIO_LCKR_LCKK_Pos             (16U)
+#define GPIO_LCKR_LCKK_Msk             (0x1UL << GPIO_LCKR_LCKK_Pos)            /*!< 0x00010000 */
+#define GPIO_LCKR_LCKK                 GPIO_LCKR_LCKK_Msk
+
+/****************** Bit definition for GPIO_AFRL register *********************/
+#define GPIO_AFRL_AFSEL0_Pos           (0U)
+#define GPIO_AFRL_AFSEL0_Msk           (0xFUL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRL_AFSEL0               GPIO_AFRL_AFSEL0_Msk
+#define GPIO_AFRL_AFSEL0_0             (0x1UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRL_AFSEL0_1             (0x2UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRL_AFSEL0_2             (0x4UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRL_AFSEL0_3             (0x8UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRL_AFSEL1_Pos           (4U)
+#define GPIO_AFRL_AFSEL1_Msk           (0xFUL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRL_AFSEL1               GPIO_AFRL_AFSEL1_Msk
+#define GPIO_AFRL_AFSEL1_0             (0x1UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRL_AFSEL1_1             (0x2UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRL_AFSEL1_2             (0x4UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRL_AFSEL1_3             (0x8UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRL_AFSEL2_Pos           (8U)
+#define GPIO_AFRL_AFSEL2_Msk           (0xFUL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000F00 */
+#define GPIO_AFRL_AFSEL2               GPIO_AFRL_AFSEL2_Msk
+#define GPIO_AFRL_AFSEL2_0             (0x1UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000100 */
+#define GPIO_AFRL_AFSEL2_1             (0x2UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000200 */
+#define GPIO_AFRL_AFSEL2_2             (0x4UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000400 */
+#define GPIO_AFRL_AFSEL2_3             (0x8UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000800 */
+#define GPIO_AFRL_AFSEL3_Pos           (12U)
+#define GPIO_AFRL_AFSEL3_Msk           (0xFUL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x0000F000 */
+#define GPIO_AFRL_AFSEL3               GPIO_AFRL_AFSEL3_Msk
+#define GPIO_AFRL_AFSEL3_0             (0x1UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00001000 */
+#define GPIO_AFRL_AFSEL3_1             (0x2UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00002000 */
+#define GPIO_AFRL_AFSEL3_2             (0x4UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00004000 */
+#define GPIO_AFRL_AFSEL3_3             (0x8UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00008000 */
+#define GPIO_AFRL_AFSEL4_Pos           (16U)
+#define GPIO_AFRL_AFSEL4_Msk           (0xFUL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x000F0000 */
+#define GPIO_AFRL_AFSEL4               GPIO_AFRL_AFSEL4_Msk
+#define GPIO_AFRL_AFSEL4_0             (0x1UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00010000 */
+#define GPIO_AFRL_AFSEL4_1             (0x2UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00020000 */
+#define GPIO_AFRL_AFSEL4_2             (0x4UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00040000 */
+#define GPIO_AFRL_AFSEL4_3             (0x8UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00080000 */
+#define GPIO_AFRL_AFSEL5_Pos           (20U)
+#define GPIO_AFRL_AFSEL5_Msk           (0xFUL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00F00000 */
+#define GPIO_AFRL_AFSEL5               GPIO_AFRL_AFSEL5_Msk
+#define GPIO_AFRL_AFSEL5_0             (0x1UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00100000 */
+#define GPIO_AFRL_AFSEL5_1             (0x2UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00200000 */
+#define GPIO_AFRL_AFSEL5_2             (0x4UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00400000 */
+#define GPIO_AFRL_AFSEL5_3             (0x8UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00800000 */
+#define GPIO_AFRL_AFSEL6_Pos           (24U)
+#define GPIO_AFRL_AFSEL6_Msk           (0xFUL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x0F000000 */
+#define GPIO_AFRL_AFSEL6               GPIO_AFRL_AFSEL6_Msk
+#define GPIO_AFRL_AFSEL6_0             (0x1UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x01000000 */
+#define GPIO_AFRL_AFSEL6_1             (0x2UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x02000000 */
+#define GPIO_AFRL_AFSEL6_2             (0x4UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x04000000 */
+#define GPIO_AFRL_AFSEL6_3             (0x8UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x08000000 */
+#define GPIO_AFRL_AFSEL7_Pos           (28U)
+#define GPIO_AFRL_AFSEL7_Msk           (0xFUL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0xF0000000 */
+#define GPIO_AFRL_AFSEL7               GPIO_AFRL_AFSEL7_Msk
+#define GPIO_AFRL_AFSEL7_0             (0x1UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x10000000 */
+#define GPIO_AFRL_AFSEL7_1             (0x2UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x20000000 */
+#define GPIO_AFRL_AFSEL7_2             (0x4UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x40000000 */
+#define GPIO_AFRL_AFSEL7_3             (0x8UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x80000000 */
+
+/****************** Bit definition for GPIO_AFRH register *********************/
+#define GPIO_AFRH_AFSEL8_Pos           (0U)
+#define GPIO_AFRH_AFSEL8_Msk           (0xFUL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRH_AFSEL8               GPIO_AFRH_AFSEL8_Msk
+#define GPIO_AFRH_AFSEL8_0             (0x1UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRH_AFSEL8_1             (0x2UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRH_AFSEL8_2             (0x4UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRH_AFSEL8_3             (0x8UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRH_AFSEL9_Pos           (4U)
+#define GPIO_AFRH_AFSEL9_Msk           (0xFUL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRH_AFSEL9               GPIO_AFRH_AFSEL9_Msk
+#define GPIO_AFRH_AFSEL9_0             (0x1UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRH_AFSEL9_1             (0x2UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRH_AFSEL9_2             (0x4UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRH_AFSEL9_3             (0x8UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRH_AFSEL10_Pos          (8U)
+#define GPIO_AFRH_AFSEL10_Msk          (0xFUL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000F00 */
+#define GPIO_AFRH_AFSEL10              GPIO_AFRH_AFSEL10_Msk
+#define GPIO_AFRH_AFSEL10_0            (0x1UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000100 */
+#define GPIO_AFRH_AFSEL10_1            (0x2UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000200 */
+#define GPIO_AFRH_AFSEL10_2            (0x4UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000400 */
+#define GPIO_AFRH_AFSEL10_3            (0x8UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000800 */
+#define GPIO_AFRH_AFSEL11_Pos          (12U)
+#define GPIO_AFRH_AFSEL11_Msk          (0xFUL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x0000F000 */
+#define GPIO_AFRH_AFSEL11              GPIO_AFRH_AFSEL11_Msk
+#define GPIO_AFRH_AFSEL11_0            (0x1UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00001000 */
+#define GPIO_AFRH_AFSEL11_1            (0x2UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00002000 */
+#define GPIO_AFRH_AFSEL11_2            (0x4UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00004000 */
+#define GPIO_AFRH_AFSEL11_3            (0x8UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00008000 */
+#define GPIO_AFRH_AFSEL12_Pos          (16U)
+#define GPIO_AFRH_AFSEL12_Msk          (0xFUL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x000F0000 */
+#define GPIO_AFRH_AFSEL12              GPIO_AFRH_AFSEL12_Msk
+#define GPIO_AFRH_AFSEL12_0            (0x1UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00010000 */
+#define GPIO_AFRH_AFSEL12_1            (0x2UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00020000 */
+#define GPIO_AFRH_AFSEL12_2            (0x4UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00040000 */
+#define GPIO_AFRH_AFSEL12_3            (0x8UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00080000 */
+#define GPIO_AFRH_AFSEL13_Pos          (20U)
+#define GPIO_AFRH_AFSEL13_Msk          (0xFUL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00F00000 */
+#define GPIO_AFRH_AFSEL13              GPIO_AFRH_AFSEL13_Msk
+#define GPIO_AFRH_AFSEL13_0            (0x1UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00100000 */
+#define GPIO_AFRH_AFSEL13_1            (0x2UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00200000 */
+#define GPIO_AFRH_AFSEL13_2            (0x4UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00400000 */
+#define GPIO_AFRH_AFSEL13_3            (0x8UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00800000 */
+#define GPIO_AFRH_AFSEL14_Pos          (24U)
+#define GPIO_AFRH_AFSEL14_Msk          (0xFUL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x0F000000 */
+#define GPIO_AFRH_AFSEL14              GPIO_AFRH_AFSEL14_Msk
+#define GPIO_AFRH_AFSEL14_0            (0x1UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x01000000 */
+#define GPIO_AFRH_AFSEL14_1            (0x2UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x02000000 */
+#define GPIO_AFRH_AFSEL14_2            (0x4UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x04000000 */
+#define GPIO_AFRH_AFSEL14_3            (0x8UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x08000000 */
+#define GPIO_AFRH_AFSEL15_Pos          (28U)
+#define GPIO_AFRH_AFSEL15_Msk          (0xFUL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0xF0000000 */
+#define GPIO_AFRH_AFSEL15              GPIO_AFRH_AFSEL15_Msk
+#define GPIO_AFRH_AFSEL15_0            (0x1UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x10000000 */
+#define GPIO_AFRH_AFSEL15_1            (0x2UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x20000000 */
+#define GPIO_AFRH_AFSEL15_2            (0x4UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x40000000 */
+#define GPIO_AFRH_AFSEL15_3            (0x8UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_BRR register  ******************/
+#define GPIO_BRR_BR0_Pos               (0U)
+#define GPIO_BRR_BR0_Msk               (0x1UL << GPIO_BRR_BR0_Pos)              /*!< 0x00000001 */
+#define GPIO_BRR_BR0                   GPIO_BRR_BR0_Msk
+#define GPIO_BRR_BR1_Pos               (1U)
+#define GPIO_BRR_BR1_Msk               (0x1UL << GPIO_BRR_BR1_Pos)              /*!< 0x00000002 */
+#define GPIO_BRR_BR1                   GPIO_BRR_BR1_Msk
+#define GPIO_BRR_BR2_Pos               (2U)
+#define GPIO_BRR_BR2_Msk               (0x1UL << GPIO_BRR_BR2_Pos)              /*!< 0x00000004 */
+#define GPIO_BRR_BR2                   GPIO_BRR_BR2_Msk
+#define GPIO_BRR_BR3_Pos               (3U)
+#define GPIO_BRR_BR3_Msk               (0x1UL << GPIO_BRR_BR3_Pos)              /*!< 0x00000008 */
+#define GPIO_BRR_BR3                   GPIO_BRR_BR3_Msk
+#define GPIO_BRR_BR4_Pos               (4U)
+#define GPIO_BRR_BR4_Msk               (0x1UL << GPIO_BRR_BR4_Pos)              /*!< 0x00000010 */
+#define GPIO_BRR_BR4                   GPIO_BRR_BR4_Msk
+#define GPIO_BRR_BR5_Pos               (5U)
+#define GPIO_BRR_BR5_Msk               (0x1UL << GPIO_BRR_BR5_Pos)              /*!< 0x00000020 */
+#define GPIO_BRR_BR5                   GPIO_BRR_BR5_Msk
+#define GPIO_BRR_BR6_Pos               (6U)
+#define GPIO_BRR_BR6_Msk               (0x1UL << GPIO_BRR_BR6_Pos)              /*!< 0x00000040 */
+#define GPIO_BRR_BR6                   GPIO_BRR_BR6_Msk
+#define GPIO_BRR_BR7_Pos               (7U)
+#define GPIO_BRR_BR7_Msk               (0x1UL << GPIO_BRR_BR7_Pos)              /*!< 0x00000080 */
+#define GPIO_BRR_BR7                   GPIO_BRR_BR7_Msk
+#define GPIO_BRR_BR8_Pos               (8U)
+#define GPIO_BRR_BR8_Msk               (0x1UL << GPIO_BRR_BR8_Pos)              /*!< 0x00000100 */
+#define GPIO_BRR_BR8                   GPIO_BRR_BR8_Msk
+#define GPIO_BRR_BR9_Pos               (9U)
+#define GPIO_BRR_BR9_Msk               (0x1UL << GPIO_BRR_BR9_Pos)              /*!< 0x00000200 */
+#define GPIO_BRR_BR9                   GPIO_BRR_BR9_Msk
+#define GPIO_BRR_BR10_Pos              (10U)
+#define GPIO_BRR_BR10_Msk              (0x1UL << GPIO_BRR_BR10_Pos)             /*!< 0x00000400 */
+#define GPIO_BRR_BR10                  GPIO_BRR_BR10_Msk
+#define GPIO_BRR_BR11_Pos              (11U)
+#define GPIO_BRR_BR11_Msk              (0x1UL << GPIO_BRR_BR11_Pos)             /*!< 0x00000800 */
+#define GPIO_BRR_BR11                  GPIO_BRR_BR11_Msk
+#define GPIO_BRR_BR12_Pos              (12U)
+#define GPIO_BRR_BR12_Msk              (0x1UL << GPIO_BRR_BR12_Pos)             /*!< 0x00001000 */
+#define GPIO_BRR_BR12                  GPIO_BRR_BR12_Msk
+#define GPIO_BRR_BR13_Pos              (13U)
+#define GPIO_BRR_BR13_Msk              (0x1UL << GPIO_BRR_BR13_Pos)             /*!< 0x00002000 */
+#define GPIO_BRR_BR13                  GPIO_BRR_BR13_Msk
+#define GPIO_BRR_BR14_Pos              (14U)
+#define GPIO_BRR_BR14_Msk              (0x1UL << GPIO_BRR_BR14_Pos)             /*!< 0x00004000 */
+#define GPIO_BRR_BR14                  GPIO_BRR_BR14_Msk
+#define GPIO_BRR_BR15_Pos              (15U)
+#define GPIO_BRR_BR15_Msk              (0x1UL << GPIO_BRR_BR15_Pos)             /*!< 0x00008000 */
+#define GPIO_BRR_BR15                  GPIO_BRR_BR15_Msk
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Inter-integrated Circuit Interface (I2C)              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for I2C_CR1 register  *******************/
+#define I2C_CR1_PE_Pos               (0U)
+#define I2C_CR1_PE_Msk               (0x1UL << I2C_CR1_PE_Pos)                 /*!< 0x00000001 */
+#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            /*!< Peripheral enable */
+#define I2C_CR1_TXIE_Pos             (1U)
+#define I2C_CR1_TXIE_Msk             (0x1UL << I2C_CR1_TXIE_Pos)               /*!< 0x00000002 */
+#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          /*!< TX interrupt enable */
+#define I2C_CR1_RXIE_Pos             (2U)
+#define I2C_CR1_RXIE_Msk             (0x1UL << I2C_CR1_RXIE_Pos)               /*!< 0x00000004 */
+#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          /*!< RX interrupt enable */
+#define I2C_CR1_ADDRIE_Pos           (3U)
+#define I2C_CR1_ADDRIE_Msk           (0x1UL << I2C_CR1_ADDRIE_Pos)             /*!< 0x00000008 */
+#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        /*!< Address match interrupt enable */
+#define I2C_CR1_NACKIE_Pos           (4U)
+#define I2C_CR1_NACKIE_Msk           (0x1UL << I2C_CR1_NACKIE_Pos)             /*!< 0x00000010 */
+#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        /*!< NACK received interrupt enable */
+#define I2C_CR1_STOPIE_Pos           (5U)
+#define I2C_CR1_STOPIE_Msk           (0x1UL << I2C_CR1_STOPIE_Pos)             /*!< 0x00000020 */
+#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        /*!< STOP detection interrupt enable */
+#define I2C_CR1_TCIE_Pos             (6U)
+#define I2C_CR1_TCIE_Msk             (0x1UL << I2C_CR1_TCIE_Pos)               /*!< 0x00000040 */
+#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          /*!< Transfer complete interrupt enable */
+#define I2C_CR1_ERRIE_Pos            (7U)
+#define I2C_CR1_ERRIE_Msk            (0x1UL << I2C_CR1_ERRIE_Pos)              /*!< 0x00000080 */
+#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         /*!< Errors interrupt enable */
+#define I2C_CR1_DNF_Pos              (8U)
+#define I2C_CR1_DNF_Msk              (0xFUL << I2C_CR1_DNF_Pos)                /*!< 0x00000F00 */
+#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           /*!< Digital noise filter */
+#define I2C_CR1_ANFOFF_Pos           (12U)
+#define I2C_CR1_ANFOFF_Msk           (0x1UL << I2C_CR1_ANFOFF_Pos)             /*!< 0x00001000 */
+#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        /*!< Analog noise filter OFF */
+#define I2C_CR1_SWRST_Pos            (13U)
+#define I2C_CR1_SWRST_Msk            (0x1UL << I2C_CR1_SWRST_Pos)              /*!< 0x00002000 */
+#define I2C_CR1_SWRST                I2C_CR1_SWRST_Msk                         /*!< Software reset */
+#define I2C_CR1_TXDMAEN_Pos          (14U)
+#define I2C_CR1_TXDMAEN_Msk          (0x1UL << I2C_CR1_TXDMAEN_Pos)            /*!< 0x00004000 */
+#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       /*!< DMA transmission requests enable */
+#define I2C_CR1_RXDMAEN_Pos          (15U)
+#define I2C_CR1_RXDMAEN_Msk          (0x1UL << I2C_CR1_RXDMAEN_Pos)            /*!< 0x00008000 */
+#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       /*!< DMA reception requests enable */
+#define I2C_CR1_SBC_Pos              (16U)
+#define I2C_CR1_SBC_Msk              (0x1UL << I2C_CR1_SBC_Pos)                /*!< 0x00010000 */
+#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           /*!< Slave byte control */
+#define I2C_CR1_NOSTRETCH_Pos        (17U)
+#define I2C_CR1_NOSTRETCH_Msk        (0x1UL << I2C_CR1_NOSTRETCH_Pos)          /*!< 0x00020000 */
+#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     /*!< Clock stretching disable */
+#define I2C_CR1_WUPEN_Pos            (18U)
+#define I2C_CR1_WUPEN_Msk            (0x1UL << I2C_CR1_WUPEN_Pos)              /*!< 0x00040000 */
+#define I2C_CR1_WUPEN                I2C_CR1_WUPEN_Msk                         /*!< Wakeup from STOP enable */
+#define I2C_CR1_GCEN_Pos             (19U)
+#define I2C_CR1_GCEN_Msk             (0x1UL << I2C_CR1_GCEN_Pos)               /*!< 0x00080000 */
+#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          /*!< General call enable */
+#define I2C_CR1_SMBHEN_Pos           (20U)
+#define I2C_CR1_SMBHEN_Msk           (0x1UL << I2C_CR1_SMBHEN_Pos)             /*!< 0x00100000 */
+#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        /*!< SMBus host address enable */
+#define I2C_CR1_SMBDEN_Pos           (21U)
+#define I2C_CR1_SMBDEN_Msk           (0x1UL << I2C_CR1_SMBDEN_Pos)             /*!< 0x00200000 */
+#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        /*!< SMBus device default address enable */
+#define I2C_CR1_ALERTEN_Pos          (22U)
+#define I2C_CR1_ALERTEN_Msk          (0x1UL << I2C_CR1_ALERTEN_Pos)            /*!< 0x00400000 */
+#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       /*!< SMBus alert enable */
+#define I2C_CR1_PECEN_Pos            (23U)
+#define I2C_CR1_PECEN_Msk            (0x1UL << I2C_CR1_PECEN_Pos)              /*!< 0x00800000 */
+#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         /*!< PEC enable */
+
+/******************  Bit definition for I2C_CR2 register  ********************/
+#define I2C_CR2_SADD_Pos             (0U)
+#define I2C_CR2_SADD_Msk             (0x3FFUL << I2C_CR2_SADD_Pos)             /*!< 0x000003FF */
+#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          /*!< Slave address (master mode) */
+#define I2C_CR2_RD_WRN_Pos           (10U)
+#define I2C_CR2_RD_WRN_Msk           (0x1UL << I2C_CR2_RD_WRN_Pos)             /*!< 0x00000400 */
+#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        /*!< Transfer direction (master mode) */
+#define I2C_CR2_ADD10_Pos            (11U)
+#define I2C_CR2_ADD10_Msk            (0x1UL << I2C_CR2_ADD10_Pos)              /*!< 0x00000800 */
+#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         /*!< 10-bit addressing mode (master mode) */
+#define I2C_CR2_HEAD10R_Pos          (12U)
+#define I2C_CR2_HEAD10R_Msk          (0x1UL << I2C_CR2_HEAD10R_Pos)            /*!< 0x00001000 */
+#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       /*!< 10-bit address header only read direction (master mode) */
+#define I2C_CR2_START_Pos            (13U)
+#define I2C_CR2_START_Msk            (0x1UL << I2C_CR2_START_Pos)              /*!< 0x00002000 */
+#define I2C_CR2_START                I2C_CR2_START_Msk                         /*!< START generation */
+#define I2C_CR2_STOP_Pos             (14U)
+#define I2C_CR2_STOP_Msk             (0x1UL << I2C_CR2_STOP_Pos)               /*!< 0x00004000 */
+#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          /*!< STOP generation (master mode) */
+#define I2C_CR2_NACK_Pos             (15U)
+#define I2C_CR2_NACK_Msk             (0x1UL << I2C_CR2_NACK_Pos)               /*!< 0x00008000 */
+#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          /*!< NACK generation (slave mode) */
+#define I2C_CR2_NBYTES_Pos           (16U)
+#define I2C_CR2_NBYTES_Msk           (0xFFUL << I2C_CR2_NBYTES_Pos)            /*!< 0x00FF0000 */
+#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        /*!< Number of bytes */
+#define I2C_CR2_RELOAD_Pos           (24U)
+#define I2C_CR2_RELOAD_Msk           (0x1UL << I2C_CR2_RELOAD_Pos)             /*!< 0x01000000 */
+#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        /*!< NBYTES reload mode */
+#define I2C_CR2_AUTOEND_Pos          (25U)
+#define I2C_CR2_AUTOEND_Msk          (0x1UL << I2C_CR2_AUTOEND_Pos)            /*!< 0x02000000 */
+#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       /*!< Automatic end mode (master mode) */
+#define I2C_CR2_PECBYTE_Pos          (26U)
+#define I2C_CR2_PECBYTE_Msk          (0x1UL << I2C_CR2_PECBYTE_Pos)            /*!< 0x04000000 */
+#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       /*!< Packet error checking byte */
+
+/*******************  Bit definition for I2C_OAR1 register  ******************/
+#define I2C_OAR1_OA1_Pos             (0U)
+#define I2C_OAR1_OA1_Msk             (0x3FFUL << I2C_OAR1_OA1_Pos)             /*!< 0x000003FF */
+#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          /*!< Interface own address 1 */
+#define I2C_OAR1_OA1MODE_Pos         (10U)
+#define I2C_OAR1_OA1MODE_Msk         (0x1UL << I2C_OAR1_OA1MODE_Pos)           /*!< 0x00000400 */
+#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      /*!< Own address 1 10-bit mode */
+#define I2C_OAR1_OA1EN_Pos           (15U)
+#define I2C_OAR1_OA1EN_Msk           (0x1UL << I2C_OAR1_OA1EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        /*!< Own address 1 enable */
+
+/*******************  Bit definition for I2C_OAR2 register  ******************/
+#define I2C_OAR2_OA2_Pos             (1U)
+#define I2C_OAR2_OA2_Msk             (0x7FUL << I2C_OAR2_OA2_Pos)              /*!< 0x000000FE */
+#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          /*!< Interface own address 2 */
+#define I2C_OAR2_OA2MSK_Pos          (8U)
+#define I2C_OAR2_OA2MSK_Msk          (0x7UL << I2C_OAR2_OA2MSK_Pos)            /*!< 0x00000700 */
+#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       /*!< Own address 2 masks */
+#define I2C_OAR2_OA2NOMASK           (0U)                                      /*!< No mask                                        */
+#define I2C_OAR2_OA2MASK01_Pos       (8U)
+#define I2C_OAR2_OA2MASK01_Msk       (0x1UL << I2C_OAR2_OA2MASK01_Pos)         /*!< 0x00000100 */
+#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    /*!< OA2[1] is masked, Only OA2[7:2] are compared   */
+#define I2C_OAR2_OA2MASK02_Pos       (9U)
+#define I2C_OAR2_OA2MASK02_Msk       (0x1UL << I2C_OAR2_OA2MASK02_Pos)         /*!< 0x00000200 */
+#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */
+#define I2C_OAR2_OA2MASK03_Pos       (8U)
+#define I2C_OAR2_OA2MASK03_Msk       (0x3UL << I2C_OAR2_OA2MASK03_Pos)         /*!< 0x00000300 */
+#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */
+#define I2C_OAR2_OA2MASK04_Pos       (10U)
+#define I2C_OAR2_OA2MASK04_Msk       (0x1UL << I2C_OAR2_OA2MASK04_Pos)         /*!< 0x00000400 */
+#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */
+#define I2C_OAR2_OA2MASK05_Pos       (8U)
+#define I2C_OAR2_OA2MASK05_Msk       (0x5UL << I2C_OAR2_OA2MASK05_Pos)         /*!< 0x00000500 */
+#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */
+#define I2C_OAR2_OA2MASK06_Pos       (9U)
+#define I2C_OAR2_OA2MASK06_Msk       (0x3UL << I2C_OAR2_OA2MASK06_Pos)         /*!< 0x00000600 */
+#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    /*!< OA2[6:1] is masked, Only OA2[7] are compared   */
+#define I2C_OAR2_OA2MASK07_Pos       (8U)
+#define I2C_OAR2_OA2MASK07_Msk       (0x7UL << I2C_OAR2_OA2MASK07_Pos)         /*!< 0x00000700 */
+#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    /*!< OA2[7:1] is masked, No comparison is done      */
+#define I2C_OAR2_OA2EN_Pos           (15U)
+#define I2C_OAR2_OA2EN_Msk           (0x1UL << I2C_OAR2_OA2EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        /*!< Own address 2 enable */
+
+/*******************  Bit definition for I2C_TIMINGR register *******************/
+#define I2C_TIMINGR_SCLL_Pos         (0U)
+#define I2C_TIMINGR_SCLL_Msk         (0xFFUL << I2C_TIMINGR_SCLL_Pos)          /*!< 0x000000FF */
+#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      /*!< SCL low period (master mode) */
+#define I2C_TIMINGR_SCLH_Pos         (8U)
+#define I2C_TIMINGR_SCLH_Msk         (0xFFUL << I2C_TIMINGR_SCLH_Pos)          /*!< 0x0000FF00 */
+#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      /*!< SCL high period (master mode) */
+#define I2C_TIMINGR_SDADEL_Pos       (16U)
+#define I2C_TIMINGR_SDADEL_Msk       (0xFUL << I2C_TIMINGR_SDADEL_Pos)         /*!< 0x000F0000 */
+#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    /*!< Data hold time */
+#define I2C_TIMINGR_SCLDEL_Pos       (20U)
+#define I2C_TIMINGR_SCLDEL_Msk       (0xFUL << I2C_TIMINGR_SCLDEL_Pos)         /*!< 0x00F00000 */
+#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    /*!< Data setup time */
+#define I2C_TIMINGR_PRESC_Pos        (28U)
+#define I2C_TIMINGR_PRESC_Msk        (0xFUL << I2C_TIMINGR_PRESC_Pos)          /*!< 0xF0000000 */
+#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     /*!< Timings prescaler */
+
+/******************* Bit definition for I2C_TIMEOUTR register *******************/
+#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)
+#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)    /*!< 0x00000FFF */
+#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 /*!< Bus timeout A */
+#define I2C_TIMEOUTR_TIDLE_Pos       (12U)
+#define I2C_TIMEOUTR_TIDLE_Msk       (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)         /*!< 0x00001000 */
+#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    /*!< Idle clock timeout detection */
+#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)
+#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)      /*!< 0x00008000 */
+#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 /*!< Clock timeout enable */
+#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)
+#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)    /*!< 0x0FFF0000 */
+#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 /*!< Bus timeout B*/
+#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)
+#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)        /*!< 0x80000000 */
+#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   /*!< Extended clock timeout enable */
+
+/******************  Bit definition for I2C_ISR register  *********************/
+#define I2C_ISR_TXE_Pos              (0U)
+#define I2C_ISR_TXE_Msk              (0x1UL << I2C_ISR_TXE_Pos)                /*!< 0x00000001 */
+#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           /*!< Transmit data register empty */
+#define I2C_ISR_TXIS_Pos             (1U)
+#define I2C_ISR_TXIS_Msk             (0x1UL << I2C_ISR_TXIS_Pos)               /*!< 0x00000002 */
+#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          /*!< Transmit interrupt status */
+#define I2C_ISR_RXNE_Pos             (2U)
+#define I2C_ISR_RXNE_Msk             (0x1UL << I2C_ISR_RXNE_Pos)               /*!< 0x00000004 */
+#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          /*!< Receive data register not empty */
+#define I2C_ISR_ADDR_Pos             (3U)
+#define I2C_ISR_ADDR_Msk             (0x1UL << I2C_ISR_ADDR_Pos)               /*!< 0x00000008 */
+#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          /*!< Address matched (slave mode)*/
+#define I2C_ISR_NACKF_Pos            (4U)
+#define I2C_ISR_NACKF_Msk            (0x1UL << I2C_ISR_NACKF_Pos)              /*!< 0x00000010 */
+#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         /*!< NACK received flag */
+#define I2C_ISR_STOPF_Pos            (5U)
+#define I2C_ISR_STOPF_Msk            (0x1UL << I2C_ISR_STOPF_Pos)              /*!< 0x00000020 */
+#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         /*!< STOP detection flag */
+#define I2C_ISR_TC_Pos               (6U)
+#define I2C_ISR_TC_Msk               (0x1UL << I2C_ISR_TC_Pos)                 /*!< 0x00000040 */
+#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            /*!< Transfer complete (master mode) */
+#define I2C_ISR_TCR_Pos              (7U)
+#define I2C_ISR_TCR_Msk              (0x1UL << I2C_ISR_TCR_Pos)                /*!< 0x00000080 */
+#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           /*!< Transfer complete reload */
+#define I2C_ISR_BERR_Pos             (8U)
+#define I2C_ISR_BERR_Msk             (0x1UL << I2C_ISR_BERR_Pos)               /*!< 0x00000100 */
+#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          /*!< Bus error */
+#define I2C_ISR_ARLO_Pos             (9U)
+#define I2C_ISR_ARLO_Msk             (0x1UL << I2C_ISR_ARLO_Pos)               /*!< 0x00000200 */
+#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          /*!< Arbitration lost */
+#define I2C_ISR_OVR_Pos              (10U)
+#define I2C_ISR_OVR_Msk              (0x1UL << I2C_ISR_OVR_Pos)                /*!< 0x00000400 */
+#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           /*!< Overrun/Underrun */
+#define I2C_ISR_PECERR_Pos           (11U)
+#define I2C_ISR_PECERR_Msk           (0x1UL << I2C_ISR_PECERR_Pos)             /*!< 0x00000800 */
+#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        /*!< PEC error in reception */
+#define I2C_ISR_TIMEOUT_Pos          (12U)
+#define I2C_ISR_TIMEOUT_Msk          (0x1UL << I2C_ISR_TIMEOUT_Pos)            /*!< 0x00001000 */
+#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       /*!< Timeout or Tlow detection flag */
+#define I2C_ISR_ALERT_Pos            (13U)
+#define I2C_ISR_ALERT_Msk            (0x1UL << I2C_ISR_ALERT_Pos)              /*!< 0x00002000 */
+#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         /*!< SMBus alert */
+#define I2C_ISR_BUSY_Pos             (15U)
+#define I2C_ISR_BUSY_Msk             (0x1UL << I2C_ISR_BUSY_Pos)               /*!< 0x00008000 */
+#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          /*!< Bus busy */
+#define I2C_ISR_DIR_Pos              (16U)
+#define I2C_ISR_DIR_Msk              (0x1UL << I2C_ISR_DIR_Pos)                /*!< 0x00010000 */
+#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           /*!< Transfer direction (slave mode) */
+#define I2C_ISR_ADDCODE_Pos          (17U)
+#define I2C_ISR_ADDCODE_Msk          (0x7FUL << I2C_ISR_ADDCODE_Pos)           /*!< 0x00FE0000 */
+#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       /*!< Address match code (slave mode) */
+
+/******************  Bit definition for I2C_ICR register  *********************/
+#define I2C_ICR_ADDRCF_Pos           (3U)
+#define I2C_ICR_ADDRCF_Msk           (0x1UL << I2C_ICR_ADDRCF_Pos)             /*!< 0x00000008 */
+#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        /*!< Address matched clear flag */
+#define I2C_ICR_NACKCF_Pos           (4U)
+#define I2C_ICR_NACKCF_Msk           (0x1UL << I2C_ICR_NACKCF_Pos)             /*!< 0x00000010 */
+#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        /*!< NACK clear flag */
+#define I2C_ICR_STOPCF_Pos           (5U)
+#define I2C_ICR_STOPCF_Msk           (0x1UL << I2C_ICR_STOPCF_Pos)             /*!< 0x00000020 */
+#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        /*!< STOP detection clear flag */
+#define I2C_ICR_BERRCF_Pos           (8U)
+#define I2C_ICR_BERRCF_Msk           (0x1UL << I2C_ICR_BERRCF_Pos)             /*!< 0x00000100 */
+#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        /*!< Bus error clear flag */
+#define I2C_ICR_ARLOCF_Pos           (9U)
+#define I2C_ICR_ARLOCF_Msk           (0x1UL << I2C_ICR_ARLOCF_Pos)             /*!< 0x00000200 */
+#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        /*!< Arbitration lost clear flag */
+#define I2C_ICR_OVRCF_Pos            (10U)
+#define I2C_ICR_OVRCF_Msk            (0x1UL << I2C_ICR_OVRCF_Pos)              /*!< 0x00000400 */
+#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         /*!< Overrun/Underrun clear flag */
+#define I2C_ICR_PECCF_Pos            (11U)
+#define I2C_ICR_PECCF_Msk            (0x1UL << I2C_ICR_PECCF_Pos)              /*!< 0x00000800 */
+#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         /*!< PAC error clear flag */
+#define I2C_ICR_TIMOUTCF_Pos         (12U)
+#define I2C_ICR_TIMOUTCF_Msk         (0x1UL << I2C_ICR_TIMOUTCF_Pos)           /*!< 0x00001000 */
+#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      /*!< Timeout clear flag */
+#define I2C_ICR_ALERTCF_Pos          (13U)
+#define I2C_ICR_ALERTCF_Msk          (0x1UL << I2C_ICR_ALERTCF_Pos)            /*!< 0x00002000 */
+#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       /*!< Alert clear flag */
+
+/******************  Bit definition for I2C_PECR register  *********************/
+#define I2C_PECR_PEC_Pos             (0U)
+#define I2C_PECR_PEC_Msk             (0xFFUL << I2C_PECR_PEC_Pos)              /*!< 0x000000FF */
+#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          /*!< PEC register */
+
+/******************  Bit definition for I2C_RXDR register  *********************/
+#define I2C_RXDR_RXDATA_Pos          (0U)
+#define I2C_RXDR_RXDATA_Msk          (0xFFUL << I2C_RXDR_RXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       /*!< 8-bit receive data */
+
+/******************  Bit definition for I2C_TXDR register  *********************/
+#define I2C_TXDR_TXDATA_Pos          (0U)
+#define I2C_TXDR_TXDATA_Msk          (0xFFUL << I2C_TXDR_TXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       /*!< 8-bit transmit data */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Independent WATCHDOG (IWDG)                         */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_KR_KEY_Pos      (0U)
+#define IWDG_KR_KEY_Msk      (0xFFFFUL << IWDG_KR_KEY_Pos)                     /*!< 0x0000FFFF */
+#define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   /*!<Key value (write only, read 0000h)  */
+
+/*******************  Bit definition for IWDG_PR register  ********************/
+#define IWDG_PR_PR_Pos       (0U)
+#define IWDG_PR_PR_Msk       (0x7UL << IWDG_PR_PR_Pos)                         /*!< 0x00000007 */
+#define IWDG_PR_PR           IWDG_PR_PR_Msk                                    /*!<PR[2:0] (Prescaler divider)         */
+#define IWDG_PR_PR_0         (0x1UL << IWDG_PR_PR_Pos)                         /*!< 0x00000001 */
+#define IWDG_PR_PR_1         (0x2UL << IWDG_PR_PR_Pos)                         /*!< 0x00000002 */
+#define IWDG_PR_PR_2         (0x4UL << IWDG_PR_PR_Pos)                         /*!< 0x00000004 */
+
+/*******************  Bit definition for IWDG_RLR register  *******************/
+#define IWDG_RLR_RL_Pos      (0U)
+#define IWDG_RLR_RL_Msk      (0xFFFUL << IWDG_RLR_RL_Pos)                      /*!< 0x00000FFF */
+#define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   /*!<Watchdog counter reload value        */
+
+/*******************  Bit definition for IWDG_SR register  ********************/
+#define IWDG_SR_PVU_Pos      (0U)
+#define IWDG_SR_PVU_Msk      (0x1UL << IWDG_SR_PVU_Pos)                        /*!< 0x00000001 */
+#define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   /*!< Watchdog prescaler value update */
+#define IWDG_SR_RVU_Pos      (1U)
+#define IWDG_SR_RVU_Msk      (0x1UL << IWDG_SR_RVU_Pos)                        /*!< 0x00000002 */
+#define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   /*!< Watchdog counter reload value update */
+#define IWDG_SR_WVU_Pos      (2U)
+#define IWDG_SR_WVU_Msk      (0x1UL << IWDG_SR_WVU_Pos)                        /*!< 0x00000004 */
+#define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   /*!< Watchdog counter window value update */
+
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_WINR_WIN_Pos    (0U)
+#define IWDG_WINR_WIN_Msk    (0xFFFUL << IWDG_WINR_WIN_Pos)                    /*!< 0x00000FFF */
+#define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 /*!< Watchdog counter window value */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Power Control                                       */
+/*                                                                            */
+/******************************************************************************/
+#define PWR_PVD_SUPPORT                       /*!< PWR feature available only on specific devices: Power Voltage Detection feature */
+#define PWR_BOR_SUPPORT                       /*!< PWR feature available only on specific devices: Brown-Out Reset feature         */
+#define PWR_SHDW_SUPPORT                      /*!< PWR feature available only on specific devices: Shutdown mode */
+
+/********************  Bit definition for PWR_CR1 register  ********************/
+#define PWR_CR1_LPMS_Pos          (0U)
+#define PWR_CR1_LPMS_Msk          (0x7UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000007 */
+#define PWR_CR1_LPMS              PWR_CR1_LPMS_Msk                             /*!< Low Power Mode Selection */
+#define PWR_CR1_LPMS_0            (0x1UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000001 */
+#define PWR_CR1_LPMS_1            (0x2UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000002 */
+#define PWR_CR1_LPMS_2            (0x4UL << PWR_CR1_LPMS_Pos)                   /*!< 0x00000004 */
+#define PWR_CR1_FPD_STOP_Pos      (3U)
+#define PWR_CR1_FPD_STOP_Msk      (0x1UL << PWR_CR1_FPD_STOP_Pos)              /*!< 0x00000008 */
+#define PWR_CR1_FPD_STOP          PWR_CR1_FPD_STOP_Msk                         /*!< Flash power down mode during stop */
+#define PWR_CR1_FPD_LPRUN_Pos     (4U)
+#define PWR_CR1_FPD_LPRUN_Msk     (0x1UL << PWR_CR1_FPD_LPRUN_Pos)             /*!< 0x00000010 */
+#define PWR_CR1_FPD_LPRUN         PWR_CR1_FPD_LPRUN_Msk                        /*!< Flash power down mode during run */
+#define PWR_CR1_FPD_LPSLP_Pos     (5U)
+#define PWR_CR1_FPD_LPSLP_Msk     (0x1UL << PWR_CR1_FPD_LPSLP_Pos)             /*!< 0x00000020 */
+#define PWR_CR1_FPD_LPSLP         PWR_CR1_FPD_LPSLP_Msk                        /*!< Flash power down mode during sleep */
+#define PWR_CR1_DBP_Pos           (8U)
+#define PWR_CR1_DBP_Msk           (0x1UL << PWR_CR1_DBP_Pos)                   /*!< 0x00000100 */
+#define PWR_CR1_DBP               PWR_CR1_DBP_Msk                              /*!< Disable Backup Domain write protection */
+#define PWR_CR1_VOS_Pos           (9U)
+#define PWR_CR1_VOS_Msk           (0x3UL << PWR_CR1_VOS_Pos)                   /*!< 0x00000600 */
+#define PWR_CR1_VOS               PWR_CR1_VOS_Msk                              /*!< Voltage scaling */
+#define PWR_CR1_VOS_0             (0x1UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 0 */
+#define PWR_CR1_VOS_1             (0x2UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 1 */
+#define PWR_CR1_LPR_Pos           (14U)
+#define PWR_CR1_LPR_Msk           (0x1UL << PWR_CR1_LPR_Pos)                   /*!< 0x00004000 */
+#define PWR_CR1_LPR               PWR_CR1_LPR_Msk                              /*!< Regulator Low-Power Run mode */
+
+/********************  Bit definition for PWR_CR2 register  ********************/
+#define PWR_CR2_PVDE_Pos          (0U)
+#define PWR_CR2_PVDE_Msk          (0x1UL << PWR_CR2_PVDE_Pos)                  /*!< 0x00000001 */
+#define PWR_CR2_PVDE              PWR_CR2_PVDE_Msk                             /*!< Programmable Voltage Detector Enable */
+#define PWR_CR2_PVDFT_Pos         (1U)
+#define PWR_CR2_PVDFT_Msk         (0x7UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x0000000E */
+#define PWR_CR2_PVDFT             PWR_CR2_PVDFT_Msk                            /*!< PVD Falling Threshold Selection bit field */
+#define PWR_CR2_PVDFT_0           (0x1UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000002 */
+#define PWR_CR2_PVDFT_1           (0x2UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000004 */
+#define PWR_CR2_PVDFT_2           (0x4UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000008 */
+#define PWR_CR2_PVDRT_Pos         (4U)
+#define PWR_CR2_PVDRT_Msk         (0x7UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000070 */
+#define PWR_CR2_PVDRT             PWR_CR2_PVDRT_Msk                            /*!< PVD Rising Threshold Selection bit field */
+#define PWR_CR2_PVDRT_0           (0x1UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000010 */
+#define PWR_CR2_PVDRT_1           (0x2UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000020 */
+#define PWR_CR2_PVDRT_2           (0x4UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000040 */
+
+/********************  Bit definition for PWR_CR3 register  ********************/
+#define PWR_CR3_EWUP_Pos          (0U)
+#define PWR_CR3_EWUP_Msk          (0x3BUL << PWR_CR3_EWUP_Pos)                 /*!< 0x0000003B */
+#define PWR_CR3_EWUP              PWR_CR3_EWUP_Msk                             /*!< Enable all Wake-Up Pins  */
+#define PWR_CR3_EWUP1_Pos         (0U)
+#define PWR_CR3_EWUP1_Msk         (0x1UL << PWR_CR3_EWUP1_Pos)                 /*!< 0x00000001 */
+#define PWR_CR3_EWUP1             PWR_CR3_EWUP1_Msk                            /*!< Enable WKUP pin 1 */
+#define PWR_CR3_EWUP2_Pos         (1U)
+#define PWR_CR3_EWUP2_Msk         (0x1UL << PWR_CR3_EWUP2_Pos)                 /*!< 0x00000002 */
+#define PWR_CR3_EWUP2             PWR_CR3_EWUP2_Msk                            /*!< Enable WKUP pin 2 */
+#define PWR_CR3_EWUP4_Pos         (3U)
+#define PWR_CR3_EWUP4_Msk         (0x1UL << PWR_CR3_EWUP4_Pos)                 /*!< 0x00000008 */
+#define PWR_CR3_EWUP4             PWR_CR3_EWUP4_Msk                            /*!< Enable WKUP pin 4 */
+#define PWR_CR3_EWUP5_Pos         (4U)
+#define PWR_CR3_EWUP5_Msk         (0x1UL << PWR_CR3_EWUP5_Pos)                 /*!< 0x00000010 */
+#define PWR_CR3_EWUP5             PWR_CR3_EWUP5_Msk                            /*!< Enable WKUP pin 5 */
+#define PWR_CR3_EWUP6_Pos         (5U)
+#define PWR_CR3_EWUP6_Msk         (0x1UL << PWR_CR3_EWUP6_Pos)                 /*!< 0x00000020 */
+#define PWR_CR3_EWUP6             PWR_CR3_EWUP6_Msk                            /*!< Enable WKUP pin 6 */
+#define PWR_CR3_RRS_Pos           (8U)
+#define PWR_CR3_RRS_Msk           (0x1UL << PWR_CR3_RRS_Pos)                   /*!< 0x00000100 */
+#define PWR_CR3_RRS               PWR_CR3_RRS_Msk                              /*!< RAM retention in Standby mode */
+#define PWR_CR3_ENB_ULP_Pos       (9U)
+#define PWR_CR3_ENB_ULP_Msk       (0x1UL << PWR_CR3_ENB_ULP_Pos)               /*!< 0x00000200 */
+#define PWR_CR3_ENB_ULP           PWR_CR3_ENB_ULP_Msk                          /*!< Enable sampling resistor bridge in the LPMU_RESET block */
+#define PWR_CR3_APC_Pos           (10U)
+#define PWR_CR3_APC_Msk           (0x1UL << PWR_CR3_APC_Pos)                   /*!< 0x00000400 */
+#define PWR_CR3_APC               PWR_CR3_APC_Msk                              /*!< Apply pull-up and pull-down configuration */
+#define PWR_CR3_EIWUL_Pos         (15U)
+#define PWR_CR3_EIWUL_Msk         (0x1UL << PWR_CR3_EIWUL_Pos)                 /*!< 0x00008000 */
+#define PWR_CR3_EIWUL             PWR_CR3_EIWUL_Msk                            /*!< Enable Internal Wake-up line */
+
+/********************  Bit definition for PWR_CR4 register  ********************/
+#define PWR_CR4_WP_Pos            (0U)
+#define PWR_CR4_WP_Msk            (0x3BUL << PWR_CR4_WP_Pos)                   /*!< 0x0000003B */
+#define PWR_CR4_WP                PWR_CR4_WP_Msk                               /*!< all Wake-Up Pin polarity */
+#define PWR_CR4_WP1_Pos           (0U)
+#define PWR_CR4_WP1_Msk           (0x1UL << PWR_CR4_WP1_Pos)                   /*!< 0x00000001 */
+#define PWR_CR4_WP1               PWR_CR4_WP1_Msk                              /*!< Wake-Up Pin 1 polarity */
+#define PWR_CR4_WP2_Pos           (1U)
+#define PWR_CR4_WP2_Msk           (0x1UL << PWR_CR4_WP2_Pos)                   /*!< 0x00000002 */
+#define PWR_CR4_WP2               PWR_CR4_WP2_Msk                              /*!< Wake-Up Pin 2 polarity */
+#define PWR_CR4_WP4_Pos           (3U)
+#define PWR_CR4_WP4_Msk           (0x1UL << PWR_CR4_WP4_Pos)                   /*!< 0x00000008 */
+#define PWR_CR4_WP4               PWR_CR4_WP4_Msk                              /*!< Wake-Up Pin 4 polarity */
+#define PWR_CR4_WP5_Pos           (4U)
+#define PWR_CR4_WP5_Msk           (0x1UL << PWR_CR4_WP5_Pos)                   /*!< 0x00000010 */
+#define PWR_CR4_WP5               PWR_CR4_WP5_Msk                              /*!< Wake-Up Pin 5 polarity */
+#define PWR_CR4_WP6_Pos           (5U)
+#define PWR_CR4_WP6_Msk           (0x1UL << PWR_CR4_WP6_Pos)                   /*!< 0x00000020 */
+#define PWR_CR4_WP6               PWR_CR4_WP6_Msk                              /*!< Wake-Up Pin 6 polarity */
+#define PWR_CR4_VBE_Pos           (8U)
+#define PWR_CR4_VBE_Msk           (0x1UL << PWR_CR4_VBE_Pos)                   /*!< 0x00000100 */
+#define PWR_CR4_VBE               PWR_CR4_VBE_Msk                              /*!< VBAT Battery charging Enable  */
+#define PWR_CR4_VBRS_Pos          (9U)
+#define PWR_CR4_VBRS_Msk          (0x1UL << PWR_CR4_VBRS_Pos)                  /*!< 0x00000200 */
+#define PWR_CR4_VBRS              PWR_CR4_VBRS_Msk                             /*!< VBAT Battery charging Resistor Selection */
+
+/********************  Bit definition for PWR_SR1 register  ********************/
+#define PWR_SR1_WUF_Pos           (0U)
+#define PWR_SR1_WUF_Msk           (0x3BUL << PWR_SR1_WUF_Pos)                  /*!< 0x0000003B */
+#define PWR_SR1_WUF               PWR_SR1_WUF_Msk                              /*!< Wakeup Flags  */
+#define PWR_SR1_WUF1_Pos          (0U)
+#define PWR_SR1_WUF1_Msk          (0x1UL << PWR_SR1_WUF1_Pos)                  /*!< 0x00000001 */
+#define PWR_SR1_WUF1              PWR_SR1_WUF1_Msk                             /*!< Wakeup Flag 1 */
+#define PWR_SR1_WUF2_Pos          (1U)
+#define PWR_SR1_WUF2_Msk          (0x1UL << PWR_SR1_WUF2_Pos)                  /*!< 0x00000002 */
+#define PWR_SR1_WUF2              PWR_SR1_WUF2_Msk                             /*!< Wakeup Flag 2 */
+#define PWR_SR1_WUF4_Pos          (3U)
+#define PWR_SR1_WUF4_Msk          (0x1UL << PWR_SR1_WUF4_Pos)                  /*!< 0x00000008 */
+#define PWR_SR1_WUF4              PWR_SR1_WUF4_Msk                             /*!< Wakeup Flag 4 */
+#define PWR_SR1_WUF5_Pos          (4U)
+#define PWR_SR1_WUF5_Msk          (0x1UL << PWR_SR1_WUF5_Pos)                  /*!< 0x00000010 */
+#define PWR_SR1_WUF5              PWR_SR1_WUF5_Msk                             /*!< Wakeup Flag 5 */
+#define PWR_SR1_WUF6_Pos          (5U)
+#define PWR_SR1_WUF6_Msk          (0x1UL << PWR_SR1_WUF6_Pos)                  /*!< 0x00000020 */
+#define PWR_SR1_WUF6              PWR_SR1_WUF6_Msk                             /*!< Wakeup Flag 6 */
+#define PWR_SR1_SBF_Pos           (8U)
+#define PWR_SR1_SBF_Msk           (0x1UL << PWR_SR1_SBF_Pos)                   /*!< 0x00000100 */
+#define PWR_SR1_SBF               PWR_SR1_SBF_Msk                              /*!< Standby Flag  */
+#define PWR_SR1_WUFI_Pos          (15U)
+#define PWR_SR1_WUFI_Msk          (0x1UL << PWR_SR1_WUFI_Pos)                  /*!< 0x00008000 */
+#define PWR_SR1_WUFI              PWR_SR1_WUFI_Msk                             /*!< Wakeup Flag Internal */
+
+/********************  Bit definition for PWR_SR2 register  ********************/
+#define PWR_SR2_FLASH_RDY_Pos     (7U)
+#define PWR_SR2_FLASH_RDY_Msk     (0x1UL << PWR_SR2_FLASH_RDY_Pos)             /*!< 0x00000080 */
+#define PWR_SR2_FLASH_RDY         PWR_SR2_FLASH_RDY_Msk                        /*!< Flash Ready */
+#define PWR_SR2_REGLPS_Pos        (8U)
+#define PWR_SR2_REGLPS_Msk        (0x1UL << PWR_SR2_REGLPS_Pos)                /*!< 0x00000100 */
+#define PWR_SR2_REGLPS            PWR_SR2_REGLPS_Msk                           /*!< Regulator Low Power started */
+#define PWR_SR2_REGLPF_Pos        (9U)
+#define PWR_SR2_REGLPF_Msk        (0x1UL << PWR_SR2_REGLPF_Pos)                /*!< 0x00000200 */
+#define PWR_SR2_REGLPF            PWR_SR2_REGLPF_Msk                           /*!< Regulator Low Power flag    */
+#define PWR_SR2_VOSF_Pos          (10U)
+#define PWR_SR2_VOSF_Msk          (0x1UL << PWR_SR2_VOSF_Pos)                  /*!< 0x00000400 */
+#define PWR_SR2_VOSF              PWR_SR2_VOSF_Msk                             /*!< Voltage Scaling Flag */
+#define PWR_SR2_PVDO_Pos          (11U)
+#define PWR_SR2_PVDO_Msk          (0x1UL << PWR_SR2_PVDO_Pos)                  /*!< 0x00000800 */
+#define PWR_SR2_PVDO              PWR_SR2_PVDO_Msk                             /*!< Power voltage detector output */
+
+/********************  Bit definition for PWR_SCR register  ********************/
+#define PWR_SCR_CWUF_Pos          (0U)
+#define PWR_SCR_CWUF_Msk          (0x3BUL << PWR_SCR_CWUF_Pos)                 /*!< 0x0000003B */
+#define PWR_SCR_CWUF              PWR_SCR_CWUF_Msk                             /*!< Clear Wake-up Flags  */
+#define PWR_SCR_CWUF1_Pos         (0U)
+#define PWR_SCR_CWUF1_Msk         (0x1UL << PWR_SCR_CWUF1_Pos)                 /*!< 0x00000001 */
+#define PWR_SCR_CWUF1             PWR_SCR_CWUF1_Msk                            /*!< Clear Wake-up Flag 1 */
+#define PWR_SCR_CWUF2_Pos         (1U)
+#define PWR_SCR_CWUF2_Msk         (0x1UL << PWR_SCR_CWUF2_Pos)                 /*!< 0x00000002 */
+#define PWR_SCR_CWUF2             PWR_SCR_CWUF2_Msk                            /*!< Clear Wake-up Flag 2 */
+#define PWR_SCR_CWUF4_Pos         (3U)
+#define PWR_SCR_CWUF4_Msk         (0x1UL << PWR_SCR_CWUF4_Pos)                 /*!< 0x00000008 */
+#define PWR_SCR_CWUF4             PWR_SCR_CWUF4_Msk                            /*!< Clear Wake-up Flag 4 */
+#define PWR_SCR_CWUF5_Pos         (4U)
+#define PWR_SCR_CWUF5_Msk         (0x1UL << PWR_SCR_CWUF5_Pos)                 /*!< 0x00000010 */
+#define PWR_SCR_CWUF5             PWR_SCR_CWUF5_Msk                            /*!< Clear Wake-up Flag 5 */
+#define PWR_SCR_CWUF6_Pos         (5U)
+#define PWR_SCR_CWUF6_Msk         (0x1UL << PWR_SCR_CWUF6_Pos)                 /*!< 0x00000020 */
+#define PWR_SCR_CWUF6             PWR_SCR_CWUF6_Msk                            /*!< Clear Wake-up Flag 6 */
+#define PWR_SCR_CSBF_Pos          (8U)
+#define PWR_SCR_CSBF_Msk          (0x1UL << PWR_SCR_CSBF_Pos)                  /*!< 0x00000100 */
+#define PWR_SCR_CSBF              PWR_SCR_CSBF_Msk                             /*!< Clear Standby Flag  */
+
+/********************  Bit definition for PWR_PUCRA register  *****************/
+#define PWR_PUCRA_PU0_Pos         (0U)
+#define PWR_PUCRA_PU0_Msk         (0x1UL << PWR_PUCRA_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRA_PU0             PWR_PUCRA_PU0_Msk                            /*!< Pin PA0 Pull-Up set */
+#define PWR_PUCRA_PU1_Pos         (1U)
+#define PWR_PUCRA_PU1_Msk         (0x1UL << PWR_PUCRA_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRA_PU1             PWR_PUCRA_PU1_Msk                            /*!< Pin PA1 Pull-Up set */
+#define PWR_PUCRA_PU2_Pos         (2U)
+#define PWR_PUCRA_PU2_Msk         (0x1UL << PWR_PUCRA_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRA_PU2             PWR_PUCRA_PU2_Msk                            /*!< Pin PA2 Pull-Up set */
+#define PWR_PUCRA_PU3_Pos         (3U)
+#define PWR_PUCRA_PU3_Msk         (0x1UL << PWR_PUCRA_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRA_PU3             PWR_PUCRA_PU3_Msk                            /*!< Pin PA3 Pull-Up set */
+#define PWR_PUCRA_PU4_Pos         (4U)
+#define PWR_PUCRA_PU4_Msk         (0x1UL << PWR_PUCRA_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRA_PU4             PWR_PUCRA_PU4_Msk                            /*!< Pin PA4 Pull-Up set */
+#define PWR_PUCRA_PU5_Pos         (5U)
+#define PWR_PUCRA_PU5_Msk         (0x1UL << PWR_PUCRA_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRA_PU5             PWR_PUCRA_PU5_Msk                            /*!< Pin PA5 Pull-Up set */
+#define PWR_PUCRA_PU6_Pos         (6U)
+#define PWR_PUCRA_PU6_Msk         (0x1UL << PWR_PUCRA_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRA_PU6             PWR_PUCRA_PU6_Msk                            /*!< Pin PA6 Pull-Up set */
+#define PWR_PUCRA_PU7_Pos         (7U)
+#define PWR_PUCRA_PU7_Msk         (0x1UL << PWR_PUCRA_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRA_PU7             PWR_PUCRA_PU7_Msk                            /*!< Pin PA7 Pull-Up set */
+#define PWR_PUCRA_PU8_Pos         (8U)
+#define PWR_PUCRA_PU8_Msk         (0x1UL << PWR_PUCRA_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRA_PU8             PWR_PUCRA_PU8_Msk                            /*!< Pin PA8 Pull-Up set */
+#define PWR_PUCRA_PU9_Pos         (9U)
+#define PWR_PUCRA_PU9_Msk         (0x1UL << PWR_PUCRA_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRA_PU9             PWR_PUCRA_PU9_Msk                            /*!< Pin PA9 Pull-Up set */
+#define PWR_PUCRA_PU10_Pos        (10U)
+#define PWR_PUCRA_PU10_Msk        (0x1UL << PWR_PUCRA_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRA_PU10            PWR_PUCRA_PU10_Msk                           /*!< Pin PA10 Pull-Up set */
+#define PWR_PUCRA_PU11_Pos        (11U)
+#define PWR_PUCRA_PU11_Msk        (0x1UL << PWR_PUCRA_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRA_PU11            PWR_PUCRA_PU11_Msk                           /*!< Pin PA11 Pull-Up set */
+#define PWR_PUCRA_PU12_Pos        (12U)
+#define PWR_PUCRA_PU12_Msk        (0x1UL << PWR_PUCRA_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRA_PU12            PWR_PUCRA_PU12_Msk                           /*!< Pin PA12 Pull-Up set */
+#define PWR_PUCRA_PU13_Pos        (13U)
+#define PWR_PUCRA_PU13_Msk        (0x1UL << PWR_PUCRA_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRA_PU13            PWR_PUCRA_PU13_Msk                           /*!< Pin PA13 Pull-Up set */
+#define PWR_PUCRA_PU14_Pos        (14U)
+#define PWR_PUCRA_PU14_Msk        (0x1UL << PWR_PUCRA_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRA_PU14            PWR_PUCRA_PU14_Msk                           /*!< Pin PA14 Pull-Up set */
+#define PWR_PUCRA_PU15_Pos        (15U)
+#define PWR_PUCRA_PU15_Msk        (0x1UL << PWR_PUCRA_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRA_PU15            PWR_PUCRA_PU15_Msk                           /*!< Pin PA15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRA register  *****************/
+#define PWR_PDCRA_PD0_Pos         (0U)
+#define PWR_PDCRA_PD0_Msk         (0x1UL << PWR_PDCRA_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRA_PD0             PWR_PDCRA_PD0_Msk                            /*!< Pin PA0 Pull-Down set */
+#define PWR_PDCRA_PD1_Pos         (1U)
+#define PWR_PDCRA_PD1_Msk         (0x1UL << PWR_PDCRA_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRA_PD1             PWR_PDCRA_PD1_Msk                            /*!< Pin PA1 Pull-Down set */
+#define PWR_PDCRA_PD2_Pos         (2U)
+#define PWR_PDCRA_PD2_Msk         (0x1UL << PWR_PDCRA_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRA_PD2             PWR_PDCRA_PD2_Msk                            /*!< Pin PA2 Pull-Down set */
+#define PWR_PDCRA_PD3_Pos         (3U)
+#define PWR_PDCRA_PD3_Msk         (0x1UL << PWR_PDCRA_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRA_PD3             PWR_PDCRA_PD3_Msk                            /*!< Pin PA3 Pull-Down set */
+#define PWR_PDCRA_PD4_Pos         (4U)
+#define PWR_PDCRA_PD4_Msk         (0x1UL << PWR_PDCRA_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRA_PD4             PWR_PDCRA_PD4_Msk                            /*!< Pin PA4 Pull-Down set */
+#define PWR_PDCRA_PD5_Pos         (5U)
+#define PWR_PDCRA_PD5_Msk         (0x1UL << PWR_PDCRA_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRA_PD5             PWR_PDCRA_PD5_Msk                            /*!< Pin PA5 Pull-Down set */
+#define PWR_PDCRA_PD6_Pos         (6U)
+#define PWR_PDCRA_PD6_Msk         (0x1UL << PWR_PDCRA_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRA_PD6             PWR_PDCRA_PD6_Msk                            /*!< Pin PA6 Pull-Down set */
+#define PWR_PDCRA_PD7_Pos         (7U)
+#define PWR_PDCRA_PD7_Msk         (0x1UL << PWR_PDCRA_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRA_PD7             PWR_PDCRA_PD7_Msk                            /*!< Pin PA7 Pull-Down set */
+#define PWR_PDCRA_PD8_Pos         (8U)
+#define PWR_PDCRA_PD8_Msk         (0x1UL << PWR_PDCRA_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRA_PD8             PWR_PDCRA_PD8_Msk                            /*!< Pin PA8 Pull-Down set */
+#define PWR_PDCRA_PD9_Pos         (9U)
+#define PWR_PDCRA_PD9_Msk         (0x1UL << PWR_PDCRA_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRA_PD9             PWR_PDCRA_PD9_Msk                            /*!< Pin PA9 Pull-Down set */
+#define PWR_PDCRA_PD10_Pos        (10U)
+#define PWR_PDCRA_PD10_Msk        (0x1UL << PWR_PDCRA_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRA_PD10            PWR_PDCRA_PD10_Msk                           /*!< Pin PA10 Pull-Down set */
+#define PWR_PDCRA_PD11_Pos        (11U)
+#define PWR_PDCRA_PD11_Msk        (0x1UL << PWR_PDCRA_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRA_PD11            PWR_PDCRA_PD11_Msk                           /*!< Pin PA11 Pull-Down set */
+#define PWR_PDCRA_PD12_Pos        (12U)
+#define PWR_PDCRA_PD12_Msk        (0x1UL << PWR_PDCRA_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRA_PD12            PWR_PDCRA_PD12_Msk                           /*!< Pin PA12 Pull-Down set */
+#define PWR_PDCRA_PD13_Pos        (13U)
+#define PWR_PDCRA_PD13_Msk        (0x1UL << PWR_PDCRA_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRA_PD13            PWR_PDCRA_PD13_Msk                           /*!< Pin PA13 Pull-Down set */
+#define PWR_PDCRA_PD14_Pos        (14U)
+#define PWR_PDCRA_PD14_Msk        (0x1UL << PWR_PDCRA_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRA_PD14            PWR_PDCRA_PD14_Msk                           /*!< Pin PA14 Pull-Down set */
+#define PWR_PDCRA_PD15_Pos        (15U)
+#define PWR_PDCRA_PD15_Msk        (0x1UL << PWR_PDCRA_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRA_PD15            PWR_PDCRA_PD15_Msk                           /*!< Pin PA15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRB register  *****************/
+#define PWR_PUCRB_PU0_Pos         (0U)
+#define PWR_PUCRB_PU0_Msk         (0x1UL << PWR_PUCRB_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRB_PU0             PWR_PUCRB_PU0_Msk                            /*!< Pin PB0 Pull-Up set */
+#define PWR_PUCRB_PU1_Pos         (1U)
+#define PWR_PUCRB_PU1_Msk         (0x1UL << PWR_PUCRB_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRB_PU1             PWR_PUCRB_PU1_Msk                            /*!< Pin PB1 Pull-Up set */
+#define PWR_PUCRB_PU2_Pos         (2U)
+#define PWR_PUCRB_PU2_Msk         (0x1UL << PWR_PUCRB_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRB_PU2             PWR_PUCRB_PU2_Msk                            /*!< Pin PB2 Pull-Up set */
+#define PWR_PUCRB_PU3_Pos         (3U)
+#define PWR_PUCRB_PU3_Msk         (0x1UL << PWR_PUCRB_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRB_PU3             PWR_PUCRB_PU3_Msk                            /*!< Pin PB3 Pull-Up set */
+#define PWR_PUCRB_PU4_Pos         (4U)
+#define PWR_PUCRB_PU4_Msk         (0x1UL << PWR_PUCRB_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRB_PU4             PWR_PUCRB_PU4_Msk                            /*!< Pin PB4 Pull-Up set */
+#define PWR_PUCRB_PU5_Pos         (5U)
+#define PWR_PUCRB_PU5_Msk         (0x1UL << PWR_PUCRB_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRB_PU5             PWR_PUCRB_PU5_Msk                            /*!< Pin PB5 Pull-Up set */
+#define PWR_PUCRB_PU6_Pos         (6U)
+#define PWR_PUCRB_PU6_Msk         (0x1UL << PWR_PUCRB_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRB_PU6             PWR_PUCRB_PU6_Msk                            /*!< Pin PB6 Pull-Up set */
+#define PWR_PUCRB_PU7_Pos         (7U)
+#define PWR_PUCRB_PU7_Msk         (0x1UL << PWR_PUCRB_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRB_PU7             PWR_PUCRB_PU7_Msk                            /*!< Pin PB7 Pull-Up set */
+#define PWR_PUCRB_PU8_Pos         (8U)
+#define PWR_PUCRB_PU8_Msk         (0x1UL << PWR_PUCRB_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRB_PU8             PWR_PUCRB_PU8_Msk                            /*!< Pin PB8 Pull-Up set */
+#define PWR_PUCRB_PU9_Pos         (9U)
+#define PWR_PUCRB_PU9_Msk         (0x1UL << PWR_PUCRB_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRB_PU9             PWR_PUCRB_PU9_Msk                            /*!< Pin PB9 Pull-Up set */
+#define PWR_PUCRB_PU10_Pos        (10U)
+#define PWR_PUCRB_PU10_Msk        (0x1UL << PWR_PUCRB_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRB_PU10            PWR_PUCRB_PU10_Msk                           /*!< Pin PB10 Pull-Up set */
+#define PWR_PUCRB_PU11_Pos        (11U)
+#define PWR_PUCRB_PU11_Msk        (0x1UL << PWR_PUCRB_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRB_PU11            PWR_PUCRB_PU11_Msk                           /*!< Pin PB11 Pull-Up set */
+#define PWR_PUCRB_PU12_Pos        (12U)
+#define PWR_PUCRB_PU12_Msk        (0x1UL << PWR_PUCRB_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRB_PU12            PWR_PUCRB_PU12_Msk                           /*!< Pin PB12 Pull-Up set */
+#define PWR_PUCRB_PU13_Pos        (13U)
+#define PWR_PUCRB_PU13_Msk        (0x1UL << PWR_PUCRB_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRB_PU13            PWR_PUCRB_PU13_Msk                           /*!< Pin PB13 Pull-Up set */
+#define PWR_PUCRB_PU14_Pos        (14U)
+#define PWR_PUCRB_PU14_Msk        (0x1UL << PWR_PUCRB_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRB_PU14            PWR_PUCRB_PU14_Msk                           /*!< Pin PB14 Pull-Up set */
+#define PWR_PUCRB_PU15_Pos        (15U)
+#define PWR_PUCRB_PU15_Msk        (0x1UL << PWR_PUCRB_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRB_PU15            PWR_PUCRB_PU15_Msk                           /*!< Pin PB15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRB register  *****************/
+#define PWR_PDCRB_PD0_Pos         (0U)
+#define PWR_PDCRB_PD0_Msk         (0x1UL << PWR_PDCRB_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRB_PD0             PWR_PDCRB_PD0_Msk                            /*!< Pin PB0 Pull-Down set */
+#define PWR_PDCRB_PD1_Pos         (1U)
+#define PWR_PDCRB_PD1_Msk         (0x1UL << PWR_PDCRB_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRB_PD1             PWR_PDCRB_PD1_Msk                            /*!< Pin PB1 Pull-Down set */
+#define PWR_PDCRB_PD2_Pos         (2U)
+#define PWR_PDCRB_PD2_Msk         (0x1UL << PWR_PDCRB_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRB_PD2             PWR_PDCRB_PD2_Msk                            /*!< Pin PB2 Pull-Down set */
+#define PWR_PDCRB_PD3_Pos         (3U)
+#define PWR_PDCRB_PD3_Msk         (0x1UL << PWR_PDCRB_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRB_PD3             PWR_PDCRB_PD3_Msk                            /*!< Pin PB3 Pull-Down set */
+#define PWR_PDCRB_PD4_Pos         (4U)
+#define PWR_PDCRB_PD4_Msk         (0x1UL << PWR_PDCRB_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRB_PD4             PWR_PDCRB_PD4_Msk                            /*!< Pin PB4 Pull-Down set */
+#define PWR_PDCRB_PD5_Pos         (5U)
+#define PWR_PDCRB_PD5_Msk         (0x1UL << PWR_PDCRB_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRB_PD5             PWR_PDCRB_PD5_Msk                            /*!< Pin PB5 Pull-Down set */
+#define PWR_PDCRB_PD6_Pos         (6U)
+#define PWR_PDCRB_PD6_Msk         (0x1UL << PWR_PDCRB_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRB_PD6             PWR_PDCRB_PD6_Msk                            /*!< Pin PB6 Pull-Down set */
+#define PWR_PDCRB_PD7_Pos         (7U)
+#define PWR_PDCRB_PD7_Msk         (0x1UL << PWR_PDCRB_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRB_PD7             PWR_PDCRB_PD7_Msk                            /*!< Pin PB7 Pull-Down set */
+#define PWR_PDCRB_PD8_Pos         (8U)
+#define PWR_PDCRB_PD8_Msk         (0x1UL << PWR_PDCRB_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRB_PD8             PWR_PDCRB_PD8_Msk                            /*!< Pin PB8 Pull-Down set */
+#define PWR_PDCRB_PD9_Pos         (9U)
+#define PWR_PDCRB_PD9_Msk         (0x1UL << PWR_PDCRB_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRB_PD9             PWR_PDCRB_PD9_Msk                            /*!< Pin PB9 Pull-Down set */
+#define PWR_PDCRB_PD10_Pos        (10U)
+#define PWR_PDCRB_PD10_Msk        (0x1UL << PWR_PDCRB_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRB_PD10            PWR_PDCRB_PD10_Msk                           /*!< Pin PB10 Pull-Down set */
+#define PWR_PDCRB_PD11_Pos        (11U)
+#define PWR_PDCRB_PD11_Msk        (0x1UL << PWR_PDCRB_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRB_PD11            PWR_PDCRB_PD11_Msk                           /*!< Pin PB11 Pull-Down set */
+#define PWR_PDCRB_PD12_Pos        (12U)
+#define PWR_PDCRB_PD12_Msk        (0x1UL << PWR_PDCRB_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRB_PD12            PWR_PDCRB_PD12_Msk                           /*!< Pin PB12 Pull-Down set */
+#define PWR_PDCRB_PD13_Pos        (13U)
+#define PWR_PDCRB_PD13_Msk        (0x1UL << PWR_PDCRB_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRB_PD13            PWR_PDCRB_PD13_Msk                           /*!< Pin PB13 Pull-Down set */
+#define PWR_PDCRB_PD14_Pos        (14U)
+#define PWR_PDCRB_PD14_Msk        (0x1UL << PWR_PDCRB_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRB_PD14            PWR_PDCRB_PD14_Msk                           /*!< Pin PB14 Pull-Down set */
+#define PWR_PDCRB_PD15_Pos        (15U)
+#define PWR_PDCRB_PD15_Msk        (0x1UL << PWR_PDCRB_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRB_PD15            PWR_PDCRB_PD15_Msk                           /*!< Pin PB15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRC register  *****************/
+#define PWR_PUCRC_PU0_Pos         (0U)
+#define PWR_PUCRC_PU0_Msk         (0x1UL << PWR_PUCRC_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRC_PU0             PWR_PUCRC_PU0_Msk                            /*!< Pin PC0 Pull-Up set */
+#define PWR_PUCRC_PU1_Pos         (1U)
+#define PWR_PUCRC_PU1_Msk         (0x1UL << PWR_PUCRC_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRC_PU1             PWR_PUCRC_PU1_Msk                            /*!< Pin PC1 Pull-Up set */
+#define PWR_PUCRC_PU2_Pos         (2U)
+#define PWR_PUCRC_PU2_Msk         (0x1UL << PWR_PUCRC_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRC_PU2             PWR_PUCRC_PU2_Msk                            /*!< Pin PC2 Pull-Up set */
+#define PWR_PUCRC_PU3_Pos         (3U)
+#define PWR_PUCRC_PU3_Msk         (0x1UL << PWR_PUCRC_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRC_PU3             PWR_PUCRC_PU3_Msk                            /*!< Pin PC3 Pull-Up set */
+#define PWR_PUCRC_PU4_Pos         (4U)
+#define PWR_PUCRC_PU4_Msk         (0x1UL << PWR_PUCRC_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRC_PU4             PWR_PUCRC_PU4_Msk                            /*!< Pin PC4 Pull-Up set */
+#define PWR_PUCRC_PU5_Pos         (5U)
+#define PWR_PUCRC_PU5_Msk         (0x1UL << PWR_PUCRC_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRC_PU5             PWR_PUCRC_PU5_Msk                            /*!< Pin PC5 Pull-Up set */
+#define PWR_PUCRC_PU6_Pos         (6U)
+#define PWR_PUCRC_PU6_Msk         (0x1UL << PWR_PUCRC_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRC_PU6             PWR_PUCRC_PU6_Msk                            /*!< Pin PC6 Pull-Up set */
+#define PWR_PUCRC_PU7_Pos         (7U)
+#define PWR_PUCRC_PU7_Msk         (0x1UL << PWR_PUCRC_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRC_PU7             PWR_PUCRC_PU7_Msk                            /*!< Pin PC7 Pull-Up set */
+#define PWR_PUCRC_PU8_Pos         (8U)
+#define PWR_PUCRC_PU8_Msk         (0x1UL << PWR_PUCRC_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRC_PU8             PWR_PUCRC_PU8_Msk                            /*!< Pin PC8 Pull-Up set */
+#define PWR_PUCRC_PU9_Pos         (9U)
+#define PWR_PUCRC_PU9_Msk         (0x1UL << PWR_PUCRC_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRC_PU9             PWR_PUCRC_PU9_Msk                            /*!< Pin PC9 Pull-Up set */
+#define PWR_PUCRC_PU10_Pos        (10U)
+#define PWR_PUCRC_PU10_Msk        (0x1UL << PWR_PUCRC_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRC_PU10            PWR_PUCRC_PU10_Msk                           /*!< Pin PC10 Pull-Up set */
+#define PWR_PUCRC_PU11_Pos        (11U)
+#define PWR_PUCRC_PU11_Msk        (0x1UL << PWR_PUCRC_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRC_PU11            PWR_PUCRC_PU11_Msk                           /*!< Pin PC11 Pull-Up set */
+#define PWR_PUCRC_PU12_Pos        (12U)
+#define PWR_PUCRC_PU12_Msk        (0x1UL << PWR_PUCRC_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRC_PU12            PWR_PUCRC_PU12_Msk                           /*!< Pin PC12 Pull-Up set */
+#define PWR_PUCRC_PU13_Pos        (13U)
+#define PWR_PUCRC_PU13_Msk        (0x1UL << PWR_PUCRC_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRC_PU13            PWR_PUCRC_PU13_Msk                           /*!< Pin PC13 Pull-Up set */
+#define PWR_PUCRC_PU14_Pos        (14U)
+#define PWR_PUCRC_PU14_Msk        (0x1UL << PWR_PUCRC_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRC_PU14            PWR_PUCRC_PU14_Msk                           /*!< Pin PC14 Pull-Up set */
+#define PWR_PUCRC_PU15_Pos        (15U)
+#define PWR_PUCRC_PU15_Msk        (0x1UL << PWR_PUCRC_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRC_PU15            PWR_PUCRC_PU15_Msk                           /*!< Pin PC15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRC register  *****************/
+#define PWR_PDCRC_PD0_Pos         (0U)
+#define PWR_PDCRC_PD0_Msk         (0x1UL << PWR_PDCRC_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRC_PD0             PWR_PDCRC_PD0_Msk                            /*!< Pin PC0 Pull-Down set */
+#define PWR_PDCRC_PD1_Pos         (1U)
+#define PWR_PDCRC_PD1_Msk         (0x1UL << PWR_PDCRC_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRC_PD1             PWR_PDCRC_PD1_Msk                            /*!< Pin PC1 Pull-Down set */
+#define PWR_PDCRC_PD2_Pos         (2U)
+#define PWR_PDCRC_PD2_Msk         (0x1UL << PWR_PDCRC_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRC_PD2             PWR_PDCRC_PD2_Msk                            /*!< Pin PC2 Pull-Down set */
+#define PWR_PDCRC_PD3_Pos         (3U)
+#define PWR_PDCRC_PD3_Msk         (0x1UL << PWR_PDCRC_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRC_PD3             PWR_PDCRC_PD3_Msk                            /*!< Pin PC3 Pull-Down set */
+#define PWR_PDCRC_PD4_Pos         (4U)
+#define PWR_PDCRC_PD4_Msk         (0x1UL << PWR_PDCRC_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRC_PD4             PWR_PDCRC_PD4_Msk                            /*!< Pin PC4 Pull-Down set */
+#define PWR_PDCRC_PD5_Pos         (5U)
+#define PWR_PDCRC_PD5_Msk         (0x1UL << PWR_PDCRC_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRC_PD5             PWR_PDCRC_PD5_Msk                            /*!< Pin PC5 Pull-Down set */
+#define PWR_PDCRC_PD6_Pos         (6U)
+#define PWR_PDCRC_PD6_Msk         (0x1UL << PWR_PDCRC_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRC_PD6             PWR_PDCRC_PD6_Msk                            /*!< Pin PC6 Pull-Down set */
+#define PWR_PDCRC_PD7_Pos         (7U)
+#define PWR_PDCRC_PD7_Msk         (0x1UL << PWR_PDCRC_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRC_PD7             PWR_PDCRC_PD7_Msk                            /*!< Pin PC7 Pull-Down set */
+#define PWR_PDCRC_PD8_Pos         (8U)
+#define PWR_PDCRC_PD8_Msk         (0x1UL << PWR_PDCRC_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRC_PD8             PWR_PDCRC_PD8_Msk                            /*!< Pin PC8 Pull-Down set */
+#define PWR_PDCRC_PD9_Pos         (9U)
+#define PWR_PDCRC_PD9_Msk         (0x1UL << PWR_PDCRC_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRC_PD9             PWR_PDCRC_PD9_Msk                            /*!< Pin PC9 Pull-Down set */
+#define PWR_PDCRC_PD10_Pos        (10U)
+#define PWR_PDCRC_PD10_Msk        (0x1UL << PWR_PDCRC_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRC_PD10            PWR_PDCRC_PD10_Msk                           /*!< Pin PC10 Pull-Down set */
+#define PWR_PDCRC_PD11_Pos        (11U)
+#define PWR_PDCRC_PD11_Msk        (0x1UL << PWR_PDCRC_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRC_PD11            PWR_PDCRC_PD11_Msk                           /*!< Pin PC11 Pull-Down set */
+#define PWR_PDCRC_PD12_Pos        (12U)
+#define PWR_PDCRC_PD12_Msk        (0x1UL << PWR_PDCRC_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRC_PD12            PWR_PDCRC_PD12_Msk                           /*!< Pin PC12 Pull-Down set */
+#define PWR_PDCRC_PD13_Pos        (13U)
+#define PWR_PDCRC_PD13_Msk        (0x1UL << PWR_PDCRC_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRC_PD13            PWR_PDCRC_PD13_Msk                           /*!< Pin PC13 Pull-Down set */
+#define PWR_PDCRC_PD14_Pos        (14U)
+#define PWR_PDCRC_PD14_Msk        (0x1UL << PWR_PDCRC_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRC_PD14            PWR_PDCRC_PD14_Msk                           /*!< Pin PC14 Pull-Down set */
+#define PWR_PDCRC_PD15_Pos        (15U)
+#define PWR_PDCRC_PD15_Msk        (0x1UL << PWR_PDCRC_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRC_PD15            PWR_PDCRC_PD15_Msk                           /*!< Pin PC15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRD register  *****************/
+#define PWR_PUCRD_PU0_Pos         (0U)
+#define PWR_PUCRD_PU0_Msk         (0x1UL << PWR_PUCRD_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRD_PU0             PWR_PUCRD_PU0_Msk                            /*!< Pin PD0 Pull-Up set */
+#define PWR_PUCRD_PU1_Pos         (1U)
+#define PWR_PUCRD_PU1_Msk         (0x1UL << PWR_PUCRD_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRD_PU1             PWR_PUCRD_PU1_Msk                            /*!< Pin PD1 Pull-Up set */
+#define PWR_PUCRD_PU2_Pos         (2U)
+#define PWR_PUCRD_PU2_Msk         (0x1UL << PWR_PUCRD_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRD_PU2             PWR_PUCRD_PU2_Msk                            /*!< Pin PD2 Pull-Up set */
+#define PWR_PUCRD_PU3_Pos         (3U)
+#define PWR_PUCRD_PU3_Msk         (0x1UL << PWR_PUCRD_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRD_PU3             PWR_PUCRD_PU3_Msk                            /*!< Pin PD3 Pull-Up set */
+#define PWR_PUCRD_PU4_Pos         (4U)
+#define PWR_PUCRD_PU4_Msk         (0x1UL << PWR_PUCRD_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRD_PU4             PWR_PUCRD_PU4_Msk                            /*!< Pin PD4 Pull-Up set */
+#define PWR_PUCRD_PU5_Pos         (5U)
+#define PWR_PUCRD_PU5_Msk         (0x1UL << PWR_PUCRD_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRD_PU5             PWR_PUCRD_PU5_Msk                            /*!< Pin PD5 Pull-Up set */
+#define PWR_PUCRD_PU6_Pos         (6U)
+#define PWR_PUCRD_PU6_Msk         (0x1UL << PWR_PUCRD_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRD_PU6             PWR_PUCRD_PU6_Msk                            /*!< Pin PD6 Pull-Up set */
+#define PWR_PUCRD_PU8_Pos         (8U)
+#define PWR_PUCRD_PU8_Msk         (0x1UL << PWR_PUCRD_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRD_PU8             PWR_PUCRD_PU8_Msk                            /*!< Pin PD8 Pull-Up set */
+#define PWR_PUCRD_PU9_Pos         (9U)
+#define PWR_PUCRD_PU9_Msk         (0x1UL << PWR_PUCRD_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRD_PU9             PWR_PUCRD_PU9_Msk                            /*!< Pin PD9 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRD register  *****************/
+#define PWR_PDCRD_PD0_Pos         (0U)
+#define PWR_PDCRD_PD0_Msk         (0x1UL << PWR_PDCRD_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRD_PD0             PWR_PDCRD_PD0_Msk                            /*!< Pin PD0 Pull-Down set */
+#define PWR_PDCRD_PD1_Pos         (1U)
+#define PWR_PDCRD_PD1_Msk         (0x1UL << PWR_PDCRD_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRD_PD1             PWR_PDCRD_PD1_Msk                            /*!< Pin PD1 Pull-Down set */
+#define PWR_PDCRD_PD2_Pos         (2U)
+#define PWR_PDCRD_PD2_Msk         (0x1UL << PWR_PDCRD_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRD_PD2             PWR_PDCRD_PD2_Msk                            /*!< Pin PD2 Pull-Down set */
+#define PWR_PDCRD_PD3_Pos         (3U)
+#define PWR_PDCRD_PD3_Msk         (0x1UL << PWR_PDCRD_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRD_PD3             PWR_PDCRD_PD3_Msk                            /*!< Pin PD3 Pull-Down set */
+#define PWR_PDCRD_PD4_Pos         (4U)
+#define PWR_PDCRD_PD4_Msk         (0x1UL << PWR_PDCRD_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRD_PD4             PWR_PDCRD_PD4_Msk                            /*!< Pin PD4 Pull-Down set */
+#define PWR_PDCRD_PD5_Pos         (5U)
+#define PWR_PDCRD_PD5_Msk         (0x1UL << PWR_PDCRD_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRD_PD5             PWR_PDCRD_PD5_Msk                            /*!< Pin PD5 Pull-Down set */
+#define PWR_PDCRD_PD6_Pos         (6U)
+#define PWR_PDCRD_PD6_Msk         (0x1UL << PWR_PDCRD_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRD_PD6             PWR_PDCRD_PD6_Msk                            /*!< Pin PD6 Pull-Down set */
+#define PWR_PDCRD_PD8_Pos         (8U)
+#define PWR_PDCRD_PD8_Msk         (0x1UL << PWR_PDCRD_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRD_PD8             PWR_PDCRD_PD8_Msk                            /*!< Pin PD8 Pull-Down set */
+#define PWR_PDCRD_PD9_Pos         (9U)
+#define PWR_PDCRD_PD9_Msk         (0x1UL << PWR_PDCRD_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRD_PD9             PWR_PDCRD_PD9_Msk                            /*!< Pin PD9 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRF register  *****************/
+#define PWR_PUCRF_PU0_Pos         (0U)
+#define PWR_PUCRF_PU0_Msk         (0x1UL << PWR_PUCRF_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRF_PU0             PWR_PUCRF_PU0_Msk                            /*!< Pin PF0 Pull-Up set */
+#define PWR_PUCRF_PU1_Pos         (1U)
+#define PWR_PUCRF_PU1_Msk         (0x1UL << PWR_PUCRF_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRF_PU1             PWR_PUCRF_PU1_Msk                            /*!< Pin PF1 Pull-Up set */
+#define PWR_PUCRF_PU2_Pos         (2U)
+#define PWR_PUCRF_PU2_Msk         (0x1UL << PWR_PUCRF_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRF_PU2             PWR_PUCRF_PU2_Msk                            /*!< Pin PF2 Pull-Up set */
+#define PWR_PUCRF_PU3_Pos         (3U)
+#define PWR_PUCRF_PU3_Msk         (0x1UL << PWR_PUCRF_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRF_PU3             PWR_PUCRF_PU3_Msk                            /*!< Pin PF3 Pull-Up set */
+#define PWR_PUCRF_PU4_Pos         (4U)
+#define PWR_PUCRF_PU4_Msk         (0x1UL << PWR_PUCRF_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRF_PU4             PWR_PUCRF_PU4_Msk                            /*!< Pin PF4 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRF register  *****************/
+#define PWR_PDCRF_PD0_Pos         (0U)
+#define PWR_PDCRF_PD0_Msk         (0x1UL << PWR_PDCRF_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRF_PD0             PWR_PDCRF_PD0_Msk                            /*!< Pin PF0 Pull-Down set */
+#define PWR_PDCRF_PD1_Pos         (1U)
+#define PWR_PDCRF_PD1_Msk         (0x1UL << PWR_PDCRF_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRF_PD1             PWR_PDCRF_PD1_Msk                            /*!< Pin PF1 Pull-Down set */
+#define PWR_PDCRF_PD2_Pos         (2U)
+#define PWR_PDCRF_PD2_Msk         (0x1UL << PWR_PDCRF_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRF_PD2             PWR_PDCRF_PD2_Msk                            /*!< Pin PF2 Pull-Down set */
+#define PWR_PDCRF_PD3_Pos         (3U)
+#define PWR_PDCRF_PD3_Msk         (0x1UL << PWR_PDCRF_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRF_PD3             PWR_PDCRF_PD3_Msk                            /*!< Pin PF3 Pull-Down set */
+#define PWR_PDCRF_PD4_Pos         (4U)
+#define PWR_PDCRF_PD4_Msk         (0x1UL << PWR_PDCRF_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRF_PD4             PWR_PDCRF_PD4_Msk                            /*!< Pin PF4 Pull-Down set */
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Reset and Clock Control                          */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions  (not present on all devices in the STM32G0 series)
+*/
+#define RCC_PLLQ_SUPPORT
+
+/********************  Bit definition for RCC_CR register  *****************/
+#define RCC_CR_HSION_Pos                 (8U)
+#define RCC_CR_HSION_Msk                 (0x1UL << RCC_CR_HSION_Pos)           /*!< 0x00000100 */
+#define RCC_CR_HSION                     RCC_CR_HSION_Msk                      /*!< Internal High Speed clock enable */
+#define RCC_CR_HSIKERON_Pos              (9U)
+#define RCC_CR_HSIKERON_Msk              (0x1UL << RCC_CR_HSIKERON_Pos)        /*!< 0x00000200 */
+#define RCC_CR_HSIKERON                  RCC_CR_HSIKERON_Msk                   /*!< Internal High Speed clock enable for some IPs Kernel */
+#define RCC_CR_HSIRDY_Pos                (10U)
+#define RCC_CR_HSIRDY_Msk                (0x1UL << RCC_CR_HSIRDY_Pos)          /*!< 0x00000400 */
+#define RCC_CR_HSIRDY                    RCC_CR_HSIRDY_Msk                     /*!< Internal High Speed clock ready flag */
+#define RCC_CR_HSIDIV_Pos                (11U)
+#define RCC_CR_HSIDIV_Msk                (0x7UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00003800 */
+#define RCC_CR_HSIDIV                    RCC_CR_HSIDIV_Msk                     /*!< HSIDIV[13:11] Internal High Speed clock division factor */
+#define RCC_CR_HSIDIV_0                  (0x1UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00000800 */
+#define RCC_CR_HSIDIV_1                  (0x2UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00001000 */
+#define RCC_CR_HSIDIV_2                  (0x4UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00002000 */
+#define RCC_CR_HSEON_Pos                 (16U)
+#define RCC_CR_HSEON_Msk                 (0x1UL << RCC_CR_HSEON_Pos)           /*!< 0x00010000 */
+#define RCC_CR_HSEON                     RCC_CR_HSEON_Msk                      /*!< External High Speed clock enable */
+#define RCC_CR_HSERDY_Pos                (17U)
+#define RCC_CR_HSERDY_Msk                (0x1UL << RCC_CR_HSERDY_Pos)          /*!< 0x00020000 */
+#define RCC_CR_HSERDY                    RCC_CR_HSERDY_Msk                     /*!< External High Speed clock ready */
+#define RCC_CR_HSEBYP_Pos                (18U)
+#define RCC_CR_HSEBYP_Msk                (0x1UL << RCC_CR_HSEBYP_Pos)          /*!< 0x00040000 */
+#define RCC_CR_HSEBYP                    RCC_CR_HSEBYP_Msk                     /*!< External High Speed clock Bypass */
+#define RCC_CR_CSSON_Pos                 (19U)
+#define RCC_CR_CSSON_Msk                 (0x1UL << RCC_CR_CSSON_Pos)           /*!< 0x00080000 */
+#define RCC_CR_CSSON                     RCC_CR_CSSON_Msk                      /*!< HSE Clock Security System enable */
+
+#define RCC_CR_PLLON_Pos                 (24U)
+#define RCC_CR_PLLON_Msk                 (0x1UL << RCC_CR_PLLON_Pos)           /*!< 0x01000000 */
+#define RCC_CR_PLLON                     RCC_CR_PLLON_Msk                      /*!< System PLL clock enable */
+#define RCC_CR_PLLRDY_Pos                (25U)
+#define RCC_CR_PLLRDY_Msk                (0x1UL << RCC_CR_PLLRDY_Pos)          /*!< 0x02000000 */
+#define RCC_CR_PLLRDY                    RCC_CR_PLLRDY_Msk                     /*!< System PLL clock ready */
+
+/********************  Bit definition for RCC_ICSCR register  ***************/
+/*!< HSICAL configuration */
+#define RCC_ICSCR_HSICAL_Pos             (0U)
+#define RCC_ICSCR_HSICAL_Msk             (0xFFUL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x000000FF */
+#define RCC_ICSCR_HSICAL                 RCC_ICSCR_HSICAL_Msk                  /*!< HSICAL[7:0] bits */
+#define RCC_ICSCR_HSICAL_0               (0x01UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000001 */
+#define RCC_ICSCR_HSICAL_1               (0x02UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000002 */
+#define RCC_ICSCR_HSICAL_2               (0x04UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000004 */
+#define RCC_ICSCR_HSICAL_3               (0x08UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000008 */
+#define RCC_ICSCR_HSICAL_4               (0x10UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000010 */
+#define RCC_ICSCR_HSICAL_5               (0x20UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000020 */
+#define RCC_ICSCR_HSICAL_6               (0x40UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000040 */
+#define RCC_ICSCR_HSICAL_7               (0x80UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000080 */
+
+/*!< HSITRIM configuration */
+#define RCC_ICSCR_HSITRIM_Pos            (8U)
+#define RCC_ICSCR_HSITRIM_Msk            (0x7FUL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00007F00 */
+#define RCC_ICSCR_HSITRIM                RCC_ICSCR_HSITRIM_Msk                 /*!< HSITRIM[14:8] bits */
+#define RCC_ICSCR_HSITRIM_0              (0x01UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000100 */
+#define RCC_ICSCR_HSITRIM_1              (0x02UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000200 */
+#define RCC_ICSCR_HSITRIM_2              (0x04UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000400 */
+#define RCC_ICSCR_HSITRIM_3              (0x08UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000800 */
+#define RCC_ICSCR_HSITRIM_4              (0x10UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00001000 */
+#define RCC_ICSCR_HSITRIM_5              (0x20UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00002000 */
+#define RCC_ICSCR_HSITRIM_6              (0x40UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00004000 */
+
+/********************  Bit definition for RCC_CFGR register  ***************/
+/*!< SW configuration */
+#define RCC_CFGR_SW_Pos                (0U)
+#define RCC_CFGR_SW_Msk                (0x7UL << RCC_CFGR_SW_Pos)              /*!< 0x00000007 */
+#define RCC_CFGR_SW                    RCC_CFGR_SW_Msk                         /*!< SW[2:0] bits (System clock Switch) */
+#define RCC_CFGR_SW_0                  (0x1UL << RCC_CFGR_SW_Pos)              /*!< 0x00000001 */
+#define RCC_CFGR_SW_1                  (0x2UL << RCC_CFGR_SW_Pos)              /*!< 0x00000002 */
+#define RCC_CFGR_SW_2                  (0x4UL << RCC_CFGR_SW_Pos)              /*!< 0x00000004 */
+
+/*!< SWS configuration */
+#define RCC_CFGR_SWS_Pos               (3U)
+#define RCC_CFGR_SWS_Msk               (0x7UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000038 */
+#define RCC_CFGR_SWS                   RCC_CFGR_SWS_Msk                        /*!< SWS[2:0] bits (System Clock Switch Status) */
+#define RCC_CFGR_SWS_0                 (0x1UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000008 */
+#define RCC_CFGR_SWS_1                 (0x2UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000010 */
+#define RCC_CFGR_SWS_2                 (0x4UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000020 */
+
+/*!< HPRE configuration */
+#define RCC_CFGR_HPRE_Pos              (8U)
+#define RCC_CFGR_HPRE_Msk              (0xFUL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000F00 */
+#define RCC_CFGR_HPRE                  RCC_CFGR_HPRE_Msk                       /*!< HPRE[3:0] bits (AHB prescaler) */
+#define RCC_CFGR_HPRE_0                (0x1UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000100 */
+#define RCC_CFGR_HPRE_1                (0x2UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000200 */
+#define RCC_CFGR_HPRE_2                (0x4UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000400 */
+#define RCC_CFGR_HPRE_3                (0x8UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000800 */
+
+/*!< PPRE configuration */
+#define RCC_CFGR_PPRE_Pos              (12U)
+#define RCC_CFGR_PPRE_Msk              (0x7UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00007000 */
+#define RCC_CFGR_PPRE                  RCC_CFGR_PPRE_Msk                       /*!< PRE1[2:0] bits (APB prescaler) */
+#define RCC_CFGR_PPRE_0                (0x1UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00001000 */
+#define RCC_CFGR_PPRE_1                (0x2UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00002000 */
+#define RCC_CFGR_PPRE_2                (0x4UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00004000 */
+
+
+/*!< MCOSEL configuration */
+#define RCC_CFGR_MCOSEL_Pos            (24U)
+#define RCC_CFGR_MCOSEL_Msk            (0x7UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x07000000 */
+#define RCC_CFGR_MCOSEL                RCC_CFGR_MCOSEL_Msk                     /*!< MCOSEL [2:0] bits (Clock output selection) */
+#define RCC_CFGR_MCOSEL_0              (0x1UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x01000000 */
+#define RCC_CFGR_MCOSEL_1              (0x2UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x02000000 */
+#define RCC_CFGR_MCOSEL_2              (0x4UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x04000000 */
+
+/*!< MCO Prescaler configuration */
+#define RCC_CFGR_MCOPRE_Pos            (28U)
+#define RCC_CFGR_MCOPRE_Msk            (0x7UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x70000000 */
+#define RCC_CFGR_MCOPRE                RCC_CFGR_MCOPRE_Msk                     /*!< MCO prescaler [2:0] */
+#define RCC_CFGR_MCOPRE_0              (0x1UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x10000000 */
+#define RCC_CFGR_MCOPRE_1              (0x2UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x20000000 */
+#define RCC_CFGR_MCOPRE_2              (0x4UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x40000000 */
+
+/********************  Bit definition for RCC_PLLCFGR register  ***************/
+#define RCC_PLLCFGR_PLLSRC_Pos           (0U)
+#define RCC_PLLCFGR_PLLSRC_Msk           (0x3UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC               RCC_PLLCFGR_PLLSRC_Msk
+#define RCC_PLLCFGR_PLLSRC_0             (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000001 */
+#define RCC_PLLCFGR_PLLSRC_1             (0x2UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000002 */
+
+#define RCC_PLLCFGR_PLLSRC_NONE          (0x00000000UL)                        /*!< No clock sent to PLL      */
+#define RCC_PLLCFGR_PLLSRC_HSI_Pos       (1U)
+#define RCC_PLLCFGR_PLLSRC_HSI_Msk       (0x1UL << RCC_PLLCFGR_PLLSRC_HSI_Pos) /*!< 0x00000002 */
+#define RCC_PLLCFGR_PLLSRC_HSI           RCC_PLLCFGR_PLLSRC_HSI_Msk            /*!< HSI source clock selected */
+#define RCC_PLLCFGR_PLLSRC_HSE_Pos       (0U)
+#define RCC_PLLCFGR_PLLSRC_HSE_Msk       (0x3UL << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC_HSE           RCC_PLLCFGR_PLLSRC_HSE_Msk            /*!< HSE source clock selected */
+
+#define RCC_PLLCFGR_PLLM_Pos             (4U)
+#define RCC_PLLCFGR_PLLM_Msk             (0x7UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000070 */
+#define RCC_PLLCFGR_PLLM                 RCC_PLLCFGR_PLLM_Msk
+#define RCC_PLLCFGR_PLLM_0               (0x1UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000010 */
+#define RCC_PLLCFGR_PLLM_1               (0x2UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000020 */
+#define RCC_PLLCFGR_PLLM_2               (0x4UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000040 */
+
+#define RCC_PLLCFGR_PLLN_Pos             (8U)
+#define RCC_PLLCFGR_PLLN_Msk             (0x7FUL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00007F00 */
+#define RCC_PLLCFGR_PLLN                 RCC_PLLCFGR_PLLN_Msk
+#define RCC_PLLCFGR_PLLN_0               (0x01UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000100 */
+#define RCC_PLLCFGR_PLLN_1               (0x02UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000200 */
+#define RCC_PLLCFGR_PLLN_2               (0x04UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000400 */
+#define RCC_PLLCFGR_PLLN_3               (0x08UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000800 */
+#define RCC_PLLCFGR_PLLN_4               (0x10UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00001000 */
+#define RCC_PLLCFGR_PLLN_5               (0x20UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00002000 */
+#define RCC_PLLCFGR_PLLN_6               (0x40UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00004000 */
+
+#define RCC_PLLCFGR_PLLPEN_Pos           (16U)
+#define RCC_PLLCFGR_PLLPEN_Msk           (0x1UL << RCC_PLLCFGR_PLLPEN_Pos)     /*!< 0x00010000 */
+#define RCC_PLLCFGR_PLLPEN               RCC_PLLCFGR_PLLPEN_Msk
+
+#define RCC_PLLCFGR_PLLP_Pos              (17U)
+#define RCC_PLLCFGR_PLLP_Msk              (0x1FUL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x003E0000 */
+#define RCC_PLLCFGR_PLLP                  RCC_PLLCFGR_PLLP_Msk
+#define RCC_PLLCFGR_PLLP_0                (0x01UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00020000 */
+#define RCC_PLLCFGR_PLLP_1                (0x02UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00040000 */
+#define RCC_PLLCFGR_PLLP_2                (0x04UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00080000 */
+#define RCC_PLLCFGR_PLLP_3                (0x08UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00100000 */
+#define RCC_PLLCFGR_PLLP_4                (0x10UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00200000 */
+
+#define RCC_PLLCFGR_PLLQEN_Pos           (24U)
+#define RCC_PLLCFGR_PLLQEN_Msk           (0x1UL << RCC_PLLCFGR_PLLQEN_Pos)     /*!< 0x01000000 */
+#define RCC_PLLCFGR_PLLQEN               RCC_PLLCFGR_PLLQEN_Msk
+
+#define RCC_PLLCFGR_PLLQ_Pos             (25U)
+#define RCC_PLLCFGR_PLLQ_Msk             (0x7UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x0E000000 */
+#define RCC_PLLCFGR_PLLQ                 RCC_PLLCFGR_PLLQ_Msk
+#define RCC_PLLCFGR_PLLQ_0               (0x1UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x02000000 */
+#define RCC_PLLCFGR_PLLQ_1               (0x2UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x04000000 */
+#define RCC_PLLCFGR_PLLQ_2               (0x4UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x08000000 */
+
+#define RCC_PLLCFGR_PLLREN_Pos           (28U)
+#define RCC_PLLCFGR_PLLREN_Msk           (0x1UL << RCC_PLLCFGR_PLLREN_Pos)     /*!< 0x10000000 */
+#define RCC_PLLCFGR_PLLREN               RCC_PLLCFGR_PLLREN_Msk
+
+#define RCC_PLLCFGR_PLLR_Pos             (29U)
+#define RCC_PLLCFGR_PLLR_Msk             (0x7UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0xE0000000 */
+#define RCC_PLLCFGR_PLLR                 RCC_PLLCFGR_PLLR_Msk
+#define RCC_PLLCFGR_PLLR_0               (0x1UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x20000000 */
+#define RCC_PLLCFGR_PLLR_1               (0x2UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x40000000 */
+#define RCC_PLLCFGR_PLLR_2               (0x4UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_CIER register  ******************/
+#define RCC_CIER_LSIRDYIE_Pos            (0U)
+#define RCC_CIER_LSIRDYIE_Msk            (0x1UL << RCC_CIER_LSIRDYIE_Pos)      /*!< 0x00000001 */
+#define RCC_CIER_LSIRDYIE                RCC_CIER_LSIRDYIE_Msk
+#define RCC_CIER_LSERDYIE_Pos            (1U)
+#define RCC_CIER_LSERDYIE_Msk            (0x1UL << RCC_CIER_LSERDYIE_Pos)      /*!< 0x00000002 */
+#define RCC_CIER_LSERDYIE                RCC_CIER_LSERDYIE_Msk
+#define RCC_CIER_HSIRDYIE_Pos            (3U)
+#define RCC_CIER_HSIRDYIE_Msk            (0x1UL << RCC_CIER_HSIRDYIE_Pos)      /*!< 0x00000008 */
+#define RCC_CIER_HSIRDYIE                RCC_CIER_HSIRDYIE_Msk
+#define RCC_CIER_HSERDYIE_Pos            (4U)
+#define RCC_CIER_HSERDYIE_Msk            (0x1UL << RCC_CIER_HSERDYIE_Pos)      /*!< 0x00000010 */
+#define RCC_CIER_HSERDYIE                RCC_CIER_HSERDYIE_Msk
+#define RCC_CIER_PLLRDYIE_Pos            (5U)
+#define RCC_CIER_PLLRDYIE_Msk            (0x1UL << RCC_CIER_PLLRDYIE_Pos)      /*!< 0x00000020 */
+#define RCC_CIER_PLLRDYIE                RCC_CIER_PLLRDYIE_Msk
+
+/********************  Bit definition for RCC_CIFR register  ******************/
+#define RCC_CIFR_LSIRDYF_Pos             (0U)
+#define RCC_CIFR_LSIRDYF_Msk             (0x1UL << RCC_CIFR_LSIRDYF_Pos)       /*!< 0x00000001 */
+#define RCC_CIFR_LSIRDYF                 RCC_CIFR_LSIRDYF_Msk
+#define RCC_CIFR_LSERDYF_Pos             (1U)
+#define RCC_CIFR_LSERDYF_Msk             (0x1UL << RCC_CIFR_LSERDYF_Pos)       /*!< 0x00000002 */
+#define RCC_CIFR_LSERDYF                 RCC_CIFR_LSERDYF_Msk
+#define RCC_CIFR_HSIRDYF_Pos             (3U)
+#define RCC_CIFR_HSIRDYF_Msk             (0x1UL << RCC_CIFR_HSIRDYF_Pos)       /*!< 0x00000008 */
+#define RCC_CIFR_HSIRDYF                 RCC_CIFR_HSIRDYF_Msk
+#define RCC_CIFR_HSERDYF_Pos             (4U)
+#define RCC_CIFR_HSERDYF_Msk             (0x1UL << RCC_CIFR_HSERDYF_Pos)       /*!< 0x00000010 */
+#define RCC_CIFR_HSERDYF                 RCC_CIFR_HSERDYF_Msk
+#define RCC_CIFR_PLLRDYF_Pos             (5U)
+#define RCC_CIFR_PLLRDYF_Msk             (0x1UL << RCC_CIFR_PLLRDYF_Pos)       /*!< 0x00000020 */
+#define RCC_CIFR_PLLRDYF                 RCC_CIFR_PLLRDYF_Msk
+#define RCC_CIFR_CSSF_Pos                (8U)
+#define RCC_CIFR_CSSF_Msk                (0x1UL << RCC_CIFR_CSSF_Pos)          /*!< 0x00000100 */
+#define RCC_CIFR_CSSF                    RCC_CIFR_CSSF_Msk
+#define RCC_CIFR_LSECSSF_Pos             (9U)
+#define RCC_CIFR_LSECSSF_Msk             (0x1UL << RCC_CIFR_LSECSSF_Pos)       /*!< 0x00000200 */
+#define RCC_CIFR_LSECSSF                 RCC_CIFR_LSECSSF_Msk
+
+/********************  Bit definition for RCC_CICR register  ******************/
+#define RCC_CICR_LSIRDYC_Pos             (0U)
+#define RCC_CICR_LSIRDYC_Msk             (0x1UL << RCC_CICR_LSIRDYC_Pos)       /*!< 0x00000001 */
+#define RCC_CICR_LSIRDYC                 RCC_CICR_LSIRDYC_Msk
+#define RCC_CICR_LSERDYC_Pos             (1U)
+#define RCC_CICR_LSERDYC_Msk             (0x1UL << RCC_CICR_LSERDYC_Pos)       /*!< 0x00000002 */
+#define RCC_CICR_LSERDYC                 RCC_CICR_LSERDYC_Msk
+#define RCC_CICR_HSIRDYC_Pos             (3U)
+#define RCC_CICR_HSIRDYC_Msk             (0x1UL << RCC_CICR_HSIRDYC_Pos)       /*!< 0x00000008 */
+#define RCC_CICR_HSIRDYC                 RCC_CICR_HSIRDYC_Msk
+#define RCC_CICR_HSERDYC_Pos             (4U)
+#define RCC_CICR_HSERDYC_Msk             (0x1UL << RCC_CICR_HSERDYC_Pos)       /*!< 0x00000010 */
+#define RCC_CICR_HSERDYC                 RCC_CICR_HSERDYC_Msk
+#define RCC_CICR_PLLRDYC_Pos             (5U)
+#define RCC_CICR_PLLRDYC_Msk             (0x1UL << RCC_CICR_PLLRDYC_Pos)       /*!< 0x00000020 */
+#define RCC_CICR_PLLRDYC                 RCC_CICR_PLLRDYC_Msk
+#define RCC_CICR_CSSC_Pos                (8U)
+#define RCC_CICR_CSSC_Msk                (0x1UL << RCC_CICR_CSSC_Pos)          /*!< 0x00000100 */
+#define RCC_CICR_CSSC                    RCC_CICR_CSSC_Msk
+#define RCC_CICR_LSECSSC_Pos             (9U)
+#define RCC_CICR_LSECSSC_Msk             (0x1UL << RCC_CICR_LSECSSC_Pos)       /*!< 0x00000200 */
+#define RCC_CICR_LSECSSC                 RCC_CICR_LSECSSC_Msk
+
+/********************  Bit definition for RCC_IOPRSTR register  ****************/
+#define RCC_IOPRSTR_GPIOARST_Pos         (0U)
+#define RCC_IOPRSTR_GPIOARST_Msk         (0x1UL << RCC_IOPRSTR_GPIOARST_Pos)   /*!< 0x00000001 */
+#define RCC_IOPRSTR_GPIOARST             RCC_IOPRSTR_GPIOARST_Msk
+#define RCC_IOPRSTR_GPIOBRST_Pos         (1U)
+#define RCC_IOPRSTR_GPIOBRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOBRST_Pos)   /*!< 0x00000002 */
+#define RCC_IOPRSTR_GPIOBRST             RCC_IOPRSTR_GPIOBRST_Msk
+#define RCC_IOPRSTR_GPIOCRST_Pos         (2U)
+#define RCC_IOPRSTR_GPIOCRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOCRST_Pos)   /*!< 0x00000004 */
+#define RCC_IOPRSTR_GPIOCRST             RCC_IOPRSTR_GPIOCRST_Msk
+#define RCC_IOPRSTR_GPIODRST_Pos         (3U)
+#define RCC_IOPRSTR_GPIODRST_Msk         (0x1UL << RCC_IOPRSTR_GPIODRST_Pos)   /*!< 0x00000008 */
+#define RCC_IOPRSTR_GPIODRST             RCC_IOPRSTR_GPIODRST_Msk
+#define RCC_IOPRSTR_GPIOFRST_Pos         (5U)
+#define RCC_IOPRSTR_GPIOFRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOFRST_Pos)   /*!< 0x00000020 */
+#define RCC_IOPRSTR_GPIOFRST             RCC_IOPRSTR_GPIOFRST_Msk
+
+/********************  Bit definition for RCC_AHBRSTR register  ***************/
+#define RCC_AHBRSTR_DMA1RST_Pos          (0U)
+#define RCC_AHBRSTR_DMA1RST_Msk          (0x1UL << RCC_AHBRSTR_DMA1RST_Pos)    /*!< 0x00000001 */
+#define RCC_AHBRSTR_DMA1RST              RCC_AHBRSTR_DMA1RST_Msk
+#define RCC_AHBRSTR_FLASHRST_Pos         (8U)
+#define RCC_AHBRSTR_FLASHRST_Msk         (0x1UL << RCC_AHBRSTR_FLASHRST_Pos)   /*!< 0x00000100 */
+#define RCC_AHBRSTR_FLASHRST             RCC_AHBRSTR_FLASHRST_Msk
+#define RCC_AHBRSTR_CRCRST_Pos           (12U)
+#define RCC_AHBRSTR_CRCRST_Msk           (0x1UL << RCC_AHBRSTR_CRCRST_Pos)     /*!< 0x00001000 */
+#define RCC_AHBRSTR_CRCRST               RCC_AHBRSTR_CRCRST_Msk
+
+/********************  Bit definition for RCC_APBRSTR1 register  **************/
+#define RCC_APBRSTR1_TIM2RST_Pos         (0U)
+#define RCC_APBRSTR1_TIM2RST_Msk         (0x1UL << RCC_APBRSTR1_TIM2RST_Pos)   /*!< 0x00000001 */
+#define RCC_APBRSTR1_TIM2RST             RCC_APBRSTR1_TIM2RST_Msk
+#define RCC_APBRSTR1_TIM3RST_Pos         (1U)
+#define RCC_APBRSTR1_TIM3RST_Msk         (0x1UL << RCC_APBRSTR1_TIM3RST_Pos)   /*!< 0x00000002 */
+#define RCC_APBRSTR1_TIM3RST             RCC_APBRSTR1_TIM3RST_Msk
+#define RCC_APBRSTR1_TIM6RST_Pos         (4U)
+#define RCC_APBRSTR1_TIM6RST_Msk         (0x1UL << RCC_APBRSTR1_TIM6RST_Pos)   /*!< 0x00000010 */
+#define RCC_APBRSTR1_TIM6RST             RCC_APBRSTR1_TIM6RST_Msk
+#define RCC_APBRSTR1_TIM7RST_Pos         (5U)
+#define RCC_APBRSTR1_TIM7RST_Msk         (0x1UL << RCC_APBRSTR1_TIM7RST_Pos)   /*!< 0x00000020 */
+#define RCC_APBRSTR1_TIM7RST             RCC_APBRSTR1_TIM7RST_Msk
+#define RCC_APBRSTR1_SPI2RST_Pos         (14U)
+#define RCC_APBRSTR1_SPI2RST_Msk         (0x1UL << RCC_APBRSTR1_SPI2RST_Pos)   /*!< 0x00004000 */
+#define RCC_APBRSTR1_SPI2RST             RCC_APBRSTR1_SPI2RST_Msk
+#define RCC_APBRSTR1_USART2RST_Pos       (17U)
+#define RCC_APBRSTR1_USART2RST_Msk       (0x1UL << RCC_APBRSTR1_USART2RST_Pos) /*!< 0x00020000 */
+#define RCC_APBRSTR1_USART2RST           RCC_APBRSTR1_USART2RST_Msk
+#define RCC_APBRSTR1_USART3RST_Pos       (18U)
+#define RCC_APBRSTR1_USART3RST_Msk       (0x1UL << RCC_APBRSTR1_USART3RST_Pos) /*!< 0x00040000 */
+#define RCC_APBRSTR1_USART3RST           RCC_APBRSTR1_USART3RST_Msk
+#define RCC_APBRSTR1_USART4RST_Pos       (19U)
+#define RCC_APBRSTR1_USART4RST_Msk       (0x1UL << RCC_APBRSTR1_USART4RST_Pos) /*!< 0x00080000 */
+#define RCC_APBRSTR1_USART4RST           RCC_APBRSTR1_USART4RST_Msk
+#define RCC_APBRSTR1_LPUART1RST_Pos      (20U)
+#define RCC_APBRSTR1_LPUART1RST_Msk      (0x1UL << RCC_APBRSTR1_LPUART1RST_Pos) /*!< 0x00100000 */
+#define RCC_APBRSTR1_LPUART1RST          RCC_APBRSTR1_LPUART1RST_Msk
+#define RCC_APBRSTR1_I2C1RST_Pos         (21U)
+#define RCC_APBRSTR1_I2C1RST_Msk         (0x1UL << RCC_APBRSTR1_I2C1RST_Pos)    /*!< 0x00200000 */
+#define RCC_APBRSTR1_I2C1RST             RCC_APBRSTR1_I2C1RST_Msk
+#define RCC_APBRSTR1_I2C2RST_Pos         (22U)
+#define RCC_APBRSTR1_I2C2RST_Msk         (0x1UL << RCC_APBRSTR1_I2C2RST_Pos)    /*!< 0x00400000 */
+#define RCC_APBRSTR1_I2C2RST             RCC_APBRSTR1_I2C2RST_Msk
+#define RCC_APBRSTR1_CECRST_Pos          (24U)
+#define RCC_APBRSTR1_CECRST_Msk          (0x1UL << RCC_APBRSTR1_CECRST_Pos)     /*!< 0x01000000 */
+#define RCC_APBRSTR1_CECRST              RCC_APBRSTR1_CECRST_Msk
+#define RCC_APBRSTR1_UCPD1RST_Pos        (25U)
+#define RCC_APBRSTR1_UCPD1RST_Msk        (0x1UL << RCC_APBRSTR1_UCPD1RST_Pos)   /*!< 0x02000000 */
+#define RCC_APBRSTR1_UCPD1RST            RCC_APBRSTR1_UCPD1RST_Msk
+#define RCC_APBRSTR1_UCPD2RST_Pos        (26U)
+#define RCC_APBRSTR1_UCPD2RST_Msk        (0x1UL << RCC_APBRSTR1_UCPD2RST_Pos)   /*!< 0x04000000 */
+#define RCC_APBRSTR1_UCPD2RST            RCC_APBRSTR1_UCPD2RST_Msk
+#define RCC_APBRSTR1_DBGRST_Pos          (27U)
+#define RCC_APBRSTR1_DBGRST_Msk          (0x1UL << RCC_APBRSTR1_DBGRST_Pos)     /*!< 0x08000000 */
+#define RCC_APBRSTR1_DBGRST              RCC_APBRSTR1_DBGRST_Msk
+#define RCC_APBRSTR1_PWRRST_Pos          (28U)
+#define RCC_APBRSTR1_PWRRST_Msk          (0x1UL << RCC_APBRSTR1_PWRRST_Pos)     /*!< 0x10000000 */
+#define RCC_APBRSTR1_PWRRST              RCC_APBRSTR1_PWRRST_Msk
+#define RCC_APBRSTR1_DAC1RST_Pos         (29U)
+#define RCC_APBRSTR1_DAC1RST_Msk         (0x1UL << RCC_APBRSTR1_DAC1RST_Pos)    /*!< 0x20000000 */
+#define RCC_APBRSTR1_DAC1RST             RCC_APBRSTR1_DAC1RST_Msk
+#define RCC_APBRSTR1_LPTIM2RST_Pos       (30U)
+#define RCC_APBRSTR1_LPTIM2RST_Msk       (0x1UL << RCC_APBRSTR1_LPTIM2RST_Pos)  /*!< 0x40000000 */
+#define RCC_APBRSTR1_LPTIM2RST           RCC_APBRSTR1_LPTIM2RST_Msk
+#define RCC_APBRSTR1_LPTIM1RST_Pos       (31U)
+#define RCC_APBRSTR1_LPTIM1RST_Msk       (0x1UL << RCC_APBRSTR1_LPTIM1RST_Pos)  /*!< 0x80000000 */
+#define RCC_APBRSTR1_LPTIM1RST           RCC_APBRSTR1_LPTIM1RST_Msk
+
+/********************  Bit definition for RCC_APBRSTR2 register  **************/
+#define RCC_APBRSTR2_SYSCFGRST_Pos       (0U)
+#define RCC_APBRSTR2_SYSCFGRST_Msk       (0x1UL << RCC_APBRSTR2_SYSCFGRST_Pos)  /*!< 0x00000001 */
+#define RCC_APBRSTR2_SYSCFGRST           RCC_APBRSTR2_SYSCFGRST_Msk
+#define RCC_APBRSTR2_TIM1RST_Pos         (11U)
+#define RCC_APBRSTR2_TIM1RST_Msk         (0x1UL << RCC_APBRSTR2_TIM1RST_Pos)    /*!< 0x00000800 */
+#define RCC_APBRSTR2_TIM1RST             RCC_APBRSTR2_TIM1RST_Msk
+#define RCC_APBRSTR2_SPI1RST_Pos         (12U)
+#define RCC_APBRSTR2_SPI1RST_Msk         (0x1UL << RCC_APBRSTR2_SPI1RST_Pos)    /*!< 0x00001000 */
+#define RCC_APBRSTR2_SPI1RST             RCC_APBRSTR2_SPI1RST_Msk
+#define RCC_APBRSTR2_USART1RST_Pos       (14U)
+#define RCC_APBRSTR2_USART1RST_Msk       (0x1UL << RCC_APBRSTR2_USART1RST_Pos)  /*!< 0x00004000 */
+#define RCC_APBRSTR2_USART1RST           RCC_APBRSTR2_USART1RST_Msk
+#define RCC_APBRSTR2_TIM14RST_Pos        (15U)
+#define RCC_APBRSTR2_TIM14RST_Msk        (0x1UL << RCC_APBRSTR2_TIM14RST_Pos)   /*!< 0x00008000 */
+#define RCC_APBRSTR2_TIM14RST            RCC_APBRSTR2_TIM14RST_Msk
+#define RCC_APBRSTR2_TIM15RST_Pos        (16U)
+#define RCC_APBRSTR2_TIM15RST_Msk        (0x1UL << RCC_APBRSTR2_TIM15RST_Pos)   /*!< 0x00010000 */
+#define RCC_APBRSTR2_TIM15RST            RCC_APBRSTR2_TIM15RST_Msk
+#define RCC_APBRSTR2_TIM16RST_Pos        (17U)
+#define RCC_APBRSTR2_TIM16RST_Msk        (0x1UL << RCC_APBRSTR2_TIM16RST_Pos)   /*!< 0x00020000 */
+#define RCC_APBRSTR2_TIM16RST            RCC_APBRSTR2_TIM16RST_Msk
+#define RCC_APBRSTR2_TIM17RST_Pos        (18U)
+#define RCC_APBRSTR2_TIM17RST_Msk        (0x1UL << RCC_APBRSTR2_TIM17RST_Pos)   /*!< 0x00040000 */
+#define RCC_APBRSTR2_TIM17RST            RCC_APBRSTR2_TIM17RST_Msk
+#define RCC_APBRSTR2_ADCRST_Pos          (20U)
+#define RCC_APBRSTR2_ADCRST_Msk          (0x1UL << RCC_APBRSTR2_ADCRST_Pos)     /*!< 0x00100000 */
+#define RCC_APBRSTR2_ADCRST              RCC_APBRSTR2_ADCRST_Msk
+
+/********************  Bit definition for RCC_IOPENR register  ****************/
+#define RCC_IOPENR_GPIOAEN_Pos           (0U)
+#define RCC_IOPENR_GPIOAEN_Msk           (0x1UL << RCC_IOPENR_GPIOAEN_Pos)      /*!< 0x00000001 */
+#define RCC_IOPENR_GPIOAEN               RCC_IOPENR_GPIOAEN_Msk
+#define RCC_IOPENR_GPIOBEN_Pos           (1U)
+#define RCC_IOPENR_GPIOBEN_Msk           (0x1UL << RCC_IOPENR_GPIOBEN_Pos)      /*!< 0x00000002 */
+#define RCC_IOPENR_GPIOBEN               RCC_IOPENR_GPIOBEN_Msk
+#define RCC_IOPENR_GPIOCEN_Pos           (2U)
+#define RCC_IOPENR_GPIOCEN_Msk           (0x1UL << RCC_IOPENR_GPIOCEN_Pos)      /*!< 0x00000004 */
+#define RCC_IOPENR_GPIOCEN               RCC_IOPENR_GPIOCEN_Msk
+#define RCC_IOPENR_GPIODEN_Pos           (3U)
+#define RCC_IOPENR_GPIODEN_Msk           (0x1UL << RCC_IOPENR_GPIODEN_Pos)      /*!< 0x00000008 */
+#define RCC_IOPENR_GPIODEN               RCC_IOPENR_GPIODEN_Msk
+#define RCC_IOPENR_GPIOFEN_Pos           (5U)
+#define RCC_IOPENR_GPIOFEN_Msk           (0x1UL << RCC_IOPENR_GPIOFEN_Pos)      /*!< 0x00000020 */
+#define RCC_IOPENR_GPIOFEN               RCC_IOPENR_GPIOFEN_Msk
+
+/********************  Bit definition for RCC_AHBENR register  ****************/
+#define RCC_AHBENR_DMA1EN_Pos            (0U)
+#define RCC_AHBENR_DMA1EN_Msk            (0x1UL << RCC_AHBENR_DMA1EN_Pos)       /*!< 0x00000001 */
+#define RCC_AHBENR_DMA1EN                RCC_AHBENR_DMA1EN_Msk
+#define RCC_AHBENR_FLASHEN_Pos           (8U)
+#define RCC_AHBENR_FLASHEN_Msk           (0x1UL << RCC_AHBENR_FLASHEN_Pos)      /*!< 0x00000100 */
+#define RCC_AHBENR_FLASHEN               RCC_AHBENR_FLASHEN_Msk
+#define RCC_AHBENR_CRCEN_Pos             (12U)
+#define RCC_AHBENR_CRCEN_Msk             (0x1UL << RCC_AHBENR_CRCEN_Pos)        /*!< 0x00001000 */
+#define RCC_AHBENR_CRCEN                 RCC_AHBENR_CRCEN_Msk
+
+/********************  Bit definition for RCC_APBENR1 register  ***************/
+#define RCC_APBENR1_TIM2EN_Pos           (0U)
+#define RCC_APBENR1_TIM2EN_Msk           (0x1UL << RCC_APBENR1_TIM2EN_Pos)      /*!< 0x00000001 */
+#define RCC_APBENR1_TIM2EN               RCC_APBENR1_TIM2EN_Msk
+#define RCC_APBENR1_TIM3EN_Pos           (1U)
+#define RCC_APBENR1_TIM3EN_Msk           (0x1UL << RCC_APBENR1_TIM3EN_Pos)      /*!< 0x00000002 */
+#define RCC_APBENR1_TIM3EN               RCC_APBENR1_TIM3EN_Msk
+#define RCC_APBENR1_TIM6EN_Pos           (4U)
+#define RCC_APBENR1_TIM6EN_Msk           (0x1UL << RCC_APBENR1_TIM6EN_Pos)      /*!< 0x00000010 */
+#define RCC_APBENR1_TIM6EN               RCC_APBENR1_TIM6EN_Msk
+#define RCC_APBENR1_TIM7EN_Pos           (5U)
+#define RCC_APBENR1_TIM7EN_Msk           (0x1UL << RCC_APBENR1_TIM7EN_Pos)      /*!< 0x00000020 */
+#define RCC_APBENR1_TIM7EN               RCC_APBENR1_TIM7EN_Msk
+#define RCC_APBENR1_RTCAPBEN_Pos         (10U)
+#define RCC_APBENR1_RTCAPBEN_Msk         (0x1UL << RCC_APBENR1_RTCAPBEN_Pos)    /*!< 0x00000400 */
+#define RCC_APBENR1_RTCAPBEN             RCC_APBENR1_RTCAPBEN_Msk
+#define RCC_APBENR1_WWDGEN_Pos           (11U)
+#define RCC_APBENR1_WWDGEN_Msk           (0x1UL << RCC_APBENR1_WWDGEN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR1_WWDGEN               RCC_APBENR1_WWDGEN_Msk
+#define RCC_APBENR1_SPI2EN_Pos           (14U)
+#define RCC_APBENR1_SPI2EN_Msk           (0x1UL << RCC_APBENR1_SPI2EN_Pos)      /*!< 0x00004000 */
+#define RCC_APBENR1_SPI2EN               RCC_APBENR1_SPI2EN_Msk
+#define RCC_APBENR1_USART2EN_Pos         (17U)
+#define RCC_APBENR1_USART2EN_Msk         (0x1UL << RCC_APBENR1_USART2EN_Pos)    /*!< 0x00020000 */
+#define RCC_APBENR1_USART2EN             RCC_APBENR1_USART2EN_Msk
+#define RCC_APBENR1_USART3EN_Pos         (18U)
+#define RCC_APBENR1_USART3EN_Msk         (0x1UL << RCC_APBENR1_USART3EN_Pos)    /*!< 0x00040000 */
+#define RCC_APBENR1_USART3EN             RCC_APBENR1_USART3EN_Msk
+#define RCC_APBENR1_USART4EN_Pos         (19U)
+#define RCC_APBENR1_USART4EN_Msk         (0x1UL << RCC_APBENR1_USART4EN_Pos)    /*!< 0x00080000 */
+#define RCC_APBENR1_USART4EN             RCC_APBENR1_USART4EN_Msk
+#define RCC_APBENR1_LPUART1EN_Pos        (20U)
+#define RCC_APBENR1_LPUART1EN_Msk        (0x1UL << RCC_APBENR1_LPUART1EN_Pos)   /*!< 0x00100000 */
+#define RCC_APBENR1_LPUART1EN            RCC_APBENR1_LPUART1EN_Msk
+#define RCC_APBENR1_I2C1EN_Pos           (21U)
+#define RCC_APBENR1_I2C1EN_Msk           (0x1UL << RCC_APBENR1_I2C1EN_Pos)      /*!< 0x00200000 */
+#define RCC_APBENR1_I2C1EN               RCC_APBENR1_I2C1EN_Msk
+#define RCC_APBENR1_I2C2EN_Pos           (22U)
+#define RCC_APBENR1_I2C2EN_Msk           (0x1UL << RCC_APBENR1_I2C2EN_Pos)      /*!< 0x00400000 */
+#define RCC_APBENR1_I2C2EN               RCC_APBENR1_I2C2EN_Msk
+#define RCC_APBENR1_CECEN_Pos            (24U)
+#define RCC_APBENR1_CECEN_Msk            (0x1UL << RCC_APBENR1_CECEN_Pos)       /*!< 0x01000000 */
+#define RCC_APBENR1_CECEN                RCC_APBENR1_CECEN_Msk
+#define RCC_APBENR1_UCPD1EN_Pos          (25U)
+#define RCC_APBENR1_UCPD1EN_Msk          (0x1UL << RCC_APBENR1_UCPD1EN_Pos)     /*!< 0x02000000 */
+#define RCC_APBENR1_UCPD1EN              RCC_APBENR1_UCPD1EN_Msk
+#define RCC_APBENR1_UCPD2EN_Pos          (26U)
+#define RCC_APBENR1_UCPD2EN_Msk          (0x1UL << RCC_APBENR1_UCPD2EN_Pos)     /*!< 0x04000000 */
+#define RCC_APBENR1_UCPD2EN              RCC_APBENR1_UCPD2EN_Msk
+#define RCC_APBENR1_DBGEN_Pos            (27U)
+#define RCC_APBENR1_DBGEN_Msk            (0x1UL << RCC_APBENR1_DBGEN_Pos)       /*!< 0x08000000 */
+#define RCC_APBENR1_DBGEN                RCC_APBENR1_DBGEN_Msk
+#define RCC_APBENR1_PWREN_Pos            (28U)
+#define RCC_APBENR1_PWREN_Msk            (0x1UL << RCC_APBENR1_PWREN_Pos)       /*!< 0x10000000 */
+#define RCC_APBENR1_PWREN                RCC_APBENR1_PWREN_Msk
+#define RCC_APBENR1_DAC1EN_Pos           (29U)
+#define RCC_APBENR1_DAC1EN_Msk           (0x1UL << RCC_APBENR1_DAC1EN_Pos)      /*!< 0x20000000 */
+#define RCC_APBENR1_DAC1EN               RCC_APBENR1_DAC1EN_Msk
+#define RCC_APBENR1_LPTIM2EN_Pos         (30U)
+#define RCC_APBENR1_LPTIM2EN_Msk         (0x1UL << RCC_APBENR1_LPTIM2EN_Pos)    /*!< 0x40000000 */
+#define RCC_APBENR1_LPTIM2EN             RCC_APBENR1_LPTIM2EN_Msk
+#define RCC_APBENR1_LPTIM1EN_Pos         (31U)
+#define RCC_APBENR1_LPTIM1EN_Msk         (0x1UL << RCC_APBENR1_LPTIM1EN_Pos)    /*!< 0x80000000 */
+#define RCC_APBENR1_LPTIM1EN             RCC_APBENR1_LPTIM1EN_Msk
+
+/********************  Bit definition for RCC_APBENR2 register  **************/
+#define RCC_APBENR2_SYSCFGEN_Pos         (0U)
+#define RCC_APBENR2_SYSCFGEN_Msk         (0x1UL << RCC_APBENR2_SYSCFGEN_Pos)    /*!< 0x00000001 */
+#define RCC_APBENR2_SYSCFGEN             RCC_APBENR2_SYSCFGEN_Msk
+#define RCC_APBENR2_TIM1EN_Pos           (11U)
+#define RCC_APBENR2_TIM1EN_Msk           (0x1UL << RCC_APBENR2_TIM1EN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR2_TIM1EN               RCC_APBENR2_TIM1EN_Msk
+#define RCC_APBENR2_SPI1EN_Pos           (12U)
+#define RCC_APBENR2_SPI1EN_Msk           (0x1UL << RCC_APBENR2_SPI1EN_Pos)      /*!< 0x00001000 */
+#define RCC_APBENR2_SPI1EN               RCC_APBENR2_SPI1EN_Msk
+#define RCC_APBENR2_USART1EN_Pos         (14U)
+#define RCC_APBENR2_USART1EN_Msk         (0x1UL << RCC_APBENR2_USART1EN_Pos)    /*!< 0x00004000 */
+#define RCC_APBENR2_USART1EN             RCC_APBENR2_USART1EN_Msk
+#define RCC_APBENR2_TIM14EN_Pos          (15U)
+#define RCC_APBENR2_TIM14EN_Msk          (0x1UL << RCC_APBENR2_TIM14EN_Pos)     /*!< 0x00008000 */
+#define RCC_APBENR2_TIM14EN              RCC_APBENR2_TIM14EN_Msk
+#define RCC_APBENR2_TIM15EN_Pos          (16U)
+#define RCC_APBENR2_TIM15EN_Msk          (0x1UL << RCC_APBENR2_TIM15EN_Pos)     /*!< 0x00010000 */
+#define RCC_APBENR2_TIM15EN              RCC_APBENR2_TIM15EN_Msk
+#define RCC_APBENR2_TIM16EN_Pos          (17U)
+#define RCC_APBENR2_TIM16EN_Msk          (0x1UL << RCC_APBENR2_TIM16EN_Pos)     /*!< 0x00020000 */
+#define RCC_APBENR2_TIM16EN              RCC_APBENR2_TIM16EN_Msk
+#define RCC_APBENR2_TIM17EN_Pos          (18U)
+#define RCC_APBENR2_TIM17EN_Msk          (0x1UL << RCC_APBENR2_TIM17EN_Pos)     /*!< 0x00040000 */
+#define RCC_APBENR2_TIM17EN              RCC_APBENR2_TIM17EN_Msk
+#define RCC_APBENR2_ADCEN_Pos            (20U)
+#define RCC_APBENR2_ADCEN_Msk            (0x1UL << RCC_APBENR2_ADCEN_Pos)       /*!< 0x00100000 */
+#define RCC_APBENR2_ADCEN                RCC_APBENR2_ADCEN_Msk
+
+/********************  Bit definition for RCC_IOPSMENR register  *************/
+#define RCC_IOPSMENR_GPIOASMEN_Pos       (0U)
+#define RCC_IOPSMENR_GPIOASMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOASMEN_Pos)  /*!< 0x00000001 */
+#define RCC_IOPSMENR_GPIOASMEN           RCC_IOPSMENR_GPIOASMEN_Msk
+#define RCC_IOPSMENR_GPIOBSMEN_Pos       (1U)
+#define RCC_IOPSMENR_GPIOBSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOBSMEN_Pos)  /*!< 0x00000002 */
+#define RCC_IOPSMENR_GPIOBSMEN           RCC_IOPSMENR_GPIOBSMEN_Msk
+#define RCC_IOPSMENR_GPIOCSMEN_Pos       (2U)
+#define RCC_IOPSMENR_GPIOCSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOCSMEN_Pos)  /*!< 0x00000004 */
+#define RCC_IOPSMENR_GPIOCSMEN           RCC_IOPSMENR_GPIOCSMEN_Msk
+#define RCC_IOPSMENR_GPIODSMEN_Pos       (3U)
+#define RCC_IOPSMENR_GPIODSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIODSMEN_Pos)  /*!< 0x00000008 */
+#define RCC_IOPSMENR_GPIODSMEN           RCC_IOPSMENR_GPIODSMEN_Msk
+#define RCC_IOPSMENR_GPIOFSMEN_Pos       (5U)
+#define RCC_IOPSMENR_GPIOFSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOFSMEN_Pos)  /*!< 0x00000020 */
+#define RCC_IOPSMENR_GPIOFSMEN           RCC_IOPSMENR_GPIOFSMEN_Msk
+
+/********************  Bit definition for RCC_AHBSMENR register  *************/
+#define RCC_AHBSMENR_DMA1SMEN_Pos        (0U)
+#define RCC_AHBSMENR_DMA1SMEN_Msk        (0x1UL << RCC_AHBSMENR_DMA1SMEN_Pos)   /*!< 0x00000001 */
+#define RCC_AHBSMENR_DMA1SMEN            RCC_AHBSMENR_DMA1SMEN_Msk
+#define RCC_AHBSMENR_FLASHSMEN_Pos       (8U)
+#define RCC_AHBSMENR_FLASHSMEN_Msk       (0x1UL << RCC_AHBSMENR_FLASHSMEN_Pos)  /*!< 0x00000100 */
+#define RCC_AHBSMENR_FLASHSMEN           RCC_AHBSMENR_FLASHSMEN_Msk
+#define RCC_AHBSMENR_SRAMSMEN_Pos        (9U)
+#define RCC_AHBSMENR_SRAMSMEN_Msk        (0x1UL << RCC_AHBSMENR_SRAMSMEN_Pos)   /*!< 0x00000200 */
+#define RCC_AHBSMENR_SRAMSMEN            RCC_AHBSMENR_SRAMSMEN_Msk
+#define RCC_AHBSMENR_CRCSMEN_Pos         (12U)
+#define RCC_AHBSMENR_CRCSMEN_Msk         (0x1UL << RCC_AHBSMENR_CRCSMEN_Pos)    /*!< 0x00001000 */
+#define RCC_AHBSMENR_CRCSMEN             RCC_AHBSMENR_CRCSMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR1 register  *************/
+#define RCC_APBSMENR1_TIM2SMEN_Pos       (0U)
+#define RCC_APBSMENR1_TIM2SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM2SMEN_Pos)  /*!< 0x00000001 */
+#define RCC_APBSMENR1_TIM2SMEN           RCC_APBSMENR1_TIM2SMEN_Msk
+#define RCC_APBSMENR1_TIM3SMEN_Pos       (1U)
+#define RCC_APBSMENR1_TIM3SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM3SMEN_Pos)  /*!< 0x00000002 */
+#define RCC_APBSMENR1_TIM3SMEN           RCC_APBSMENR1_TIM3SMEN_Msk
+#define RCC_APBSMENR1_TIM6SMEN_Pos       (4U)
+#define RCC_APBSMENR1_TIM6SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM6SMEN_Pos)  /*!< 0x00000010 */
+#define RCC_APBSMENR1_TIM6SMEN           RCC_APBSMENR1_TIM6SMEN_Msk
+#define RCC_APBSMENR1_TIM7SMEN_Pos       (5U)
+#define RCC_APBSMENR1_TIM7SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM7SMEN_Pos)  /*!< 0x00000020 */
+#define RCC_APBSMENR1_TIM7SMEN           RCC_APBSMENR1_TIM7SMEN_Msk
+#define RCC_APBSMENR1_RTCAPBSMEN_Pos     (10U)
+#define RCC_APBSMENR1_RTCAPBSMEN_Msk     (0x1UL << RCC_APBSMENR1_RTCAPBSMEN_Pos) /*!< 0x00000400 */
+#define RCC_APBSMENR1_RTCAPBSMEN         RCC_APBSMENR1_RTCAPBSMEN_Msk
+#define RCC_APBSMENR1_WWDGSMEN_Pos       (11U)
+#define RCC_APBSMENR1_WWDGSMEN_Msk       (0x1UL << RCC_APBSMENR1_WWDGSMEN_Pos)   /*!< 0x00000800 */
+#define RCC_APBSMENR1_WWDGSMEN           RCC_APBSMENR1_WWDGSMEN_Msk
+#define RCC_APBSMENR1_SPI2SMEN_Pos       (14U)
+#define RCC_APBSMENR1_SPI2SMEN_Msk       (0x1UL << RCC_APBSMENR1_SPI2SMEN_Pos)   /*!< 0x00004000 */
+#define RCC_APBSMENR1_SPI2SMEN           RCC_APBSMENR1_SPI2SMEN_Msk
+#define RCC_APBSMENR1_USART2SMEN_Pos     (17U)
+#define RCC_APBSMENR1_USART2SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART2SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR1_USART2SMEN         RCC_APBSMENR1_USART2SMEN_Msk
+#define RCC_APBSMENR1_USART3SMEN_Pos     (18U)
+#define RCC_APBSMENR1_USART3SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART3SMEN_Pos) /*!< 0x00040000 */
+#define RCC_APBSMENR1_USART3SMEN         RCC_APBSMENR1_USART3SMEN_Msk
+#define RCC_APBSMENR1_USART4SMEN_Pos     (19U)
+#define RCC_APBSMENR1_USART4SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART4SMEN_Pos) /*!< 0x00080000 */
+#define RCC_APBSMENR1_USART4SMEN         RCC_APBSMENR1_USART4SMEN_Msk
+#define RCC_APBSMENR1_LPUART1SMEN_Pos    (20U)
+#define RCC_APBSMENR1_LPUART1SMEN_Msk    (0x1UL << RCC_APBSMENR1_LPUART1SMEN_Pos) /*!< 0x00100000 */
+#define RCC_APBSMENR1_LPUART1SMEN        RCC_APBSMENR1_LPUART1SMEN_Msk
+#define RCC_APBSMENR1_I2C1SMEN_Pos       (21U)
+#define RCC_APBSMENR1_I2C1SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C1SMEN_Pos)   /*!< 0x00200000 */
+#define RCC_APBSMENR1_I2C1SMEN           RCC_APBSMENR1_I2C1SMEN_Msk
+#define RCC_APBSMENR1_I2C2SMEN_Pos       (22U)
+#define RCC_APBSMENR1_I2C2SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C2SMEN_Pos)   /*!< 0x00400000 */
+#define RCC_APBSMENR1_I2C2SMEN           RCC_APBSMENR1_I2C2SMEN_Msk
+#define RCC_APBSMENR1_CECSMEN_Pos        (24U)
+#define RCC_APBSMENR1_CECSMEN_Msk        (0x1UL << RCC_APBSMENR1_CECSMEN_Pos)    /*!< 0x01000000 */
+#define RCC_APBSMENR1_CECSMEN            RCC_APBSMENR1_CECSMEN_Msk
+#define RCC_APBSMENR1_UCPD1SMEN_Pos      (25U)
+#define RCC_APBSMENR1_UCPD1SMEN_Msk      (0x1UL << RCC_APBSMENR1_UCPD1SMEN_Pos)  /*!< 0x02000000 */
+#define RCC_APBSMENR1_UCPD1SMEN          RCC_APBSMENR1_UCPD1SMEN_Msk
+#define RCC_APBSMENR1_UCPD2SMEN_Pos      (26U)
+#define RCC_APBSMENR1_UCPD2SMEN_Msk      (0x1UL << RCC_APBSMENR1_UCPD2SMEN_Pos)  /*!< 0x04000000 */
+#define RCC_APBSMENR1_UCPD2SMEN          RCC_APBSMENR1_UCPD2SMEN_Msk
+#define RCC_APBSMENR1_DBGSMEN_Pos        (27U)
+#define RCC_APBSMENR1_DBGSMEN_Msk        (0x1UL << RCC_APBSMENR1_DBGSMEN_Pos)    /*!< 0x08000000 */
+#define RCC_APBSMENR1_DBGSMEN            RCC_APBSMENR1_DBGSMEN_Msk
+#define RCC_APBSMENR1_PWRSMEN_Pos        (28U)
+#define RCC_APBSMENR1_PWRSMEN_Msk        (0x1UL << RCC_APBSMENR1_PWRSMEN_Pos)    /*!< 0x10000000 */
+#define RCC_APBSMENR1_PWRSMEN            RCC_APBSMENR1_PWRSMEN_Msk
+#define RCC_APBSMENR1_DAC1SMEN_Pos       (29U)
+#define RCC_APBSMENR1_DAC1SMEN_Msk       (0x1UL << RCC_APBSMENR1_DAC1SMEN_Pos)   /*!< 0x20000000 */
+#define RCC_APBSMENR1_DAC1SMEN           RCC_APBSMENR1_DAC1SMEN_Msk
+#define RCC_APBSMENR1_LPTIM2SMEN_Pos     (30U)
+#define RCC_APBSMENR1_LPTIM2SMEN_Msk     (0x1UL << RCC_APBSMENR1_LPTIM2SMEN_Pos) /*!< 0x40000000 */
+#define RCC_APBSMENR1_LPTIM2SMEN         RCC_APBSMENR1_LPTIM2SMEN_Msk
+#define RCC_APBSMENR1_LPTIM1SMEN_Pos     (31U)
+#define RCC_APBSMENR1_LPTIM1SMEN_Msk     (0x1UL << RCC_APBSMENR1_LPTIM1SMEN_Pos) /*!< 0x80000000 */
+#define RCC_APBSMENR1_LPTIM1SMEN         RCC_APBSMENR1_LPTIM1SMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR2 register  *************/
+#define RCC_APBSMENR2_SYSCFGSMEN_Pos     (0U)
+#define RCC_APBSMENR2_SYSCFGSMEN_Msk     (0x1UL << RCC_APBSMENR2_SYSCFGSMEN_Pos) /*!< 0x00000001 */
+#define RCC_APBSMENR2_SYSCFGSMEN         RCC_APBSMENR2_SYSCFGSMEN_Msk
+#define RCC_APBSMENR2_TIM1SMEN_Pos       (11U)
+#define RCC_APBSMENR2_TIM1SMEN_Msk       (0x1UL << RCC_APBSMENR2_TIM1SMEN_Pos)  /*!< 0x00000800 */
+#define RCC_APBSMENR2_TIM1SMEN           RCC_APBSMENR2_TIM1SMEN_Msk
+#define RCC_APBSMENR2_SPI1SMEN_Pos       (12U)
+#define RCC_APBSMENR2_SPI1SMEN_Msk       (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos)  /*!< 0x00001000 */
+#define RCC_APBSMENR2_SPI1SMEN           RCC_APBSMENR2_SPI1SMEN_Msk
+#define RCC_APBSMENR2_USART1SMEN_Pos     (14U)
+#define RCC_APBSMENR2_USART1SMEN_Msk     (0x1UL << RCC_APBSMENR2_USART1SMEN_Pos) /*!< 0x00004000 */
+#define RCC_APBSMENR2_USART1SMEN         RCC_APBSMENR2_USART1SMEN_Msk
+#define RCC_APBSMENR2_TIM14SMEN_Pos      (15U)
+#define RCC_APBSMENR2_TIM14SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM14SMEN_Pos) /*!< 0x00008000 */
+#define RCC_APBSMENR2_TIM14SMEN          RCC_APBSMENR2_TIM14SMEN_Msk
+#define RCC_APBSMENR2_TIM15SMEN_Pos      (16U)
+#define RCC_APBSMENR2_TIM15SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM15SMEN_Pos) /*!< 0x00010000 */
+#define RCC_APBSMENR2_TIM15SMEN          RCC_APBSMENR2_TIM15SMEN_Msk
+#define RCC_APBSMENR2_TIM16SMEN_Pos      (17U)
+#define RCC_APBSMENR2_TIM16SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM16SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR2_TIM16SMEN          RCC_APBSMENR2_TIM16SMEN_Msk
+#define RCC_APBSMENR2_TIM17SMEN_Pos      (18U)
+#define RCC_APBSMENR2_TIM17SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM17SMEN_Pos) /*!< 0x00040000 */
+#define RCC_APBSMENR2_TIM17SMEN          RCC_APBSMENR2_TIM17SMEN_Msk
+#define RCC_APBSMENR2_ADCSMEN_Pos        (20U)
+#define RCC_APBSMENR2_ADCSMEN_Msk        (0x1UL << RCC_APBSMENR2_ADCSMEN_Pos)   /*!< 0x00100000 */
+#define RCC_APBSMENR2_ADCSMEN            RCC_APBSMENR2_ADCSMEN_Msk
+
+/********************  Bit definition for RCC_CCIPR register  ******************/
+#define RCC_CCIPR_USART1SEL_Pos          (0U)
+#define RCC_CCIPR_USART1SEL_Msk          (0x3UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000003 */
+#define RCC_CCIPR_USART1SEL              RCC_CCIPR_USART1SEL_Msk
+#define RCC_CCIPR_USART1SEL_0            (0x1UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000001 */
+#define RCC_CCIPR_USART1SEL_1            (0x2UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000002 */
+
+#define RCC_CCIPR_USART2SEL_Pos          (2U)
+#define RCC_CCIPR_USART2SEL_Msk          (0x3UL << RCC_CCIPR_USART2SEL_Pos)     /*!< 0x0000000C */
+#define RCC_CCIPR_USART2SEL              RCC_CCIPR_USART2SEL_Msk
+#define RCC_CCIPR_USART2SEL_0            (0x1UL << RCC_CCIPR_USART2SEL_Pos)     /*!< 0x00000004 */
+#define RCC_CCIPR_USART2SEL_1            (0x2UL << RCC_CCIPR_USART2SEL_Pos)     /*!< 0x00000008 */
+
+#define RCC_CCIPR_CECSEL_Pos             (6U)
+#define RCC_CCIPR_CECSEL_Msk             (0x1UL << RCC_CCIPR_CECSEL_Pos)        /*!< 0x00000040 */
+#define RCC_CCIPR_CECSEL                 RCC_CCIPR_CECSEL_Msk
+
+#define RCC_CCIPR_LPUART1SEL_Pos         (10U)
+#define RCC_CCIPR_LPUART1SEL_Msk         (0x3UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000C00 */
+#define RCC_CCIPR_LPUART1SEL             RCC_CCIPR_LPUART1SEL_Msk
+#define RCC_CCIPR_LPUART1SEL_0           (0x1UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000400 */
+#define RCC_CCIPR_LPUART1SEL_1           (0x2UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000800 */
+
+#define RCC_CCIPR_I2C1SEL_Pos            (12U)
+#define RCC_CCIPR_I2C1SEL_Msk            (0x3UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00003000 */
+#define RCC_CCIPR_I2C1SEL                RCC_CCIPR_I2C1SEL_Msk
+#define RCC_CCIPR_I2C1SEL_0              (0x1UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00001000 */
+#define RCC_CCIPR_I2C1SEL_1              (0x2UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00002000 */
+
+#define RCC_CCIPR_I2S1SEL_Pos            (14U)
+#define RCC_CCIPR_I2S1SEL_Msk            (0x3UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x0000C000 */
+#define RCC_CCIPR_I2S1SEL                RCC_CCIPR_I2S1SEL_Msk
+#define RCC_CCIPR_I2S1SEL_0              (0x1UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x00004000 */
+#define RCC_CCIPR_I2S1SEL_1              (0x2UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x00008000 */
+
+#define RCC_CCIPR_LPTIM1SEL_Pos          (18U)
+#define RCC_CCIPR_LPTIM1SEL_Msk          (0x3UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x000C0000 */
+#define RCC_CCIPR_LPTIM1SEL              RCC_CCIPR_LPTIM1SEL_Msk
+#define RCC_CCIPR_LPTIM1SEL_0            (0x1UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x00040000 */
+#define RCC_CCIPR_LPTIM1SEL_1            (0x2UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x00080000 */
+
+#define RCC_CCIPR_LPTIM2SEL_Pos          (20U)
+#define RCC_CCIPR_LPTIM2SEL_Msk          (0x3UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00300000 */
+#define RCC_CCIPR_LPTIM2SEL              RCC_CCIPR_LPTIM2SEL_Msk
+#define RCC_CCIPR_LPTIM2SEL_0            (0x1UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00100000 */
+#define RCC_CCIPR_LPTIM2SEL_1            (0x2UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00200000 */
+
+#define RCC_CCIPR_TIM1SEL_Pos            (22U)
+#define RCC_CCIPR_TIM1SEL_Msk            (0x1UL << RCC_CCIPR_TIM1SEL_Pos)       /*!< 0x00400000 */
+#define RCC_CCIPR_TIM1SEL                RCC_CCIPR_TIM1SEL_Msk
+
+#define RCC_CCIPR_TIM15SEL_Pos           (24U)
+#define RCC_CCIPR_TIM15SEL_Msk           (0x1UL << RCC_CCIPR_TIM15SEL_Pos)      /*!< 0x01000000 */
+#define RCC_CCIPR_TIM15SEL               RCC_CCIPR_TIM15SEL_Msk
+
+
+#define RCC_CCIPR_ADCSEL_Pos             (30U)
+#define RCC_CCIPR_ADCSEL_Msk             (0x3UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0xC0000000 */
+#define RCC_CCIPR_ADCSEL                 RCC_CCIPR_ADCSEL_Msk
+#define RCC_CCIPR_ADCSEL_0               (0x1UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x40000000 */
+#define RCC_CCIPR_ADCSEL_1               (0x2UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_BDCR register  ******************/
+#define RCC_BDCR_LSEON_Pos               (0U)
+#define RCC_BDCR_LSEON_Msk               (0x1UL << RCC_BDCR_LSEON_Pos)          /*!< 0x00000001 */
+#define RCC_BDCR_LSEON                   RCC_BDCR_LSEON_Msk
+#define RCC_BDCR_LSERDY_Pos              (1U)
+#define RCC_BDCR_LSERDY_Msk              (0x1UL << RCC_BDCR_LSERDY_Pos)         /*!< 0x00000002 */
+#define RCC_BDCR_LSERDY                  RCC_BDCR_LSERDY_Msk
+#define RCC_BDCR_LSEBYP_Pos              (2U)
+#define RCC_BDCR_LSEBYP_Msk              (0x1UL << RCC_BDCR_LSEBYP_Pos)         /*!< 0x00000004 */
+#define RCC_BDCR_LSEBYP                  RCC_BDCR_LSEBYP_Msk
+
+#define RCC_BDCR_LSEDRV_Pos              (3U)
+#define RCC_BDCR_LSEDRV_Msk              (0x3UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000018 */
+#define RCC_BDCR_LSEDRV                  RCC_BDCR_LSEDRV_Msk
+#define RCC_BDCR_LSEDRV_0                (0x1UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000008 */
+#define RCC_BDCR_LSEDRV_1                (0x2UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000010 */
+
+#define RCC_BDCR_LSECSSON_Pos            (5U)
+#define RCC_BDCR_LSECSSON_Msk            (0x1UL << RCC_BDCR_LSECSSON_Pos)       /*!< 0x00000020 */
+#define RCC_BDCR_LSECSSON                RCC_BDCR_LSECSSON_Msk
+#define RCC_BDCR_LSECSSD_Pos             (6U)
+#define RCC_BDCR_LSECSSD_Msk             (0x1UL << RCC_BDCR_LSECSSD_Pos)        /*!< 0x00000040 */
+#define RCC_BDCR_LSECSSD                 RCC_BDCR_LSECSSD_Msk
+
+#define RCC_BDCR_RTCSEL_Pos              (8U)
+#define RCC_BDCR_RTCSEL_Msk              (0x3UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000300 */
+#define RCC_BDCR_RTCSEL                  RCC_BDCR_RTCSEL_Msk
+#define RCC_BDCR_RTCSEL_0                (0x1UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000100 */
+#define RCC_BDCR_RTCSEL_1                (0x2UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000200 */
+
+#define RCC_BDCR_RTCEN_Pos               (15U)
+#define RCC_BDCR_RTCEN_Msk               (0x1UL << RCC_BDCR_RTCEN_Pos)          /*!< 0x00008000 */
+#define RCC_BDCR_RTCEN                   RCC_BDCR_RTCEN_Msk
+#define RCC_BDCR_BDRST_Pos               (16U)
+#define RCC_BDCR_BDRST_Msk               (0x1UL << RCC_BDCR_BDRST_Pos)          /*!< 0x00010000 */
+#define RCC_BDCR_BDRST                   RCC_BDCR_BDRST_Msk
+
+#define RCC_BDCR_LSCOEN_Pos              (24U)
+#define RCC_BDCR_LSCOEN_Msk              (0x1UL << RCC_BDCR_LSCOEN_Pos)         /*!< 0x01000000 */
+#define RCC_BDCR_LSCOEN                  RCC_BDCR_LSCOEN_Msk
+#define RCC_BDCR_LSCOSEL_Pos             (25U)
+#define RCC_BDCR_LSCOSEL_Msk             (0x1UL << RCC_BDCR_LSCOSEL_Pos)        /*!< 0x02000000 */
+#define RCC_BDCR_LSCOSEL                 RCC_BDCR_LSCOSEL_Msk
+
+/********************  Bit definition for RCC_CSR register  *******************/
+#define RCC_CSR_LSION_Pos                (0U)
+#define RCC_CSR_LSION_Msk                (0x1UL << RCC_CSR_LSION_Pos)           /*!< 0x00000001 */
+#define RCC_CSR_LSION                    RCC_CSR_LSION_Msk
+#define RCC_CSR_LSIRDY_Pos               (1U)
+#define RCC_CSR_LSIRDY_Msk               (0x1UL << RCC_CSR_LSIRDY_Pos)          /*!< 0x00000002 */
+#define RCC_CSR_LSIRDY                   RCC_CSR_LSIRDY_Msk
+
+#define RCC_CSR_RMVF_Pos                 (23U)
+#define RCC_CSR_RMVF_Msk                 (0x1UL << RCC_CSR_RMVF_Pos)            /*!< 0x00800000 */
+#define RCC_CSR_RMVF                     RCC_CSR_RMVF_Msk
+#define RCC_CSR_OBLRSTF_Pos              (25U)
+#define RCC_CSR_OBLRSTF_Msk              (0x1UL << RCC_CSR_OBLRSTF_Pos)         /*!< 0x02000000 */
+#define RCC_CSR_OBLRSTF                  RCC_CSR_OBLRSTF_Msk
+#define RCC_CSR_PINRSTF_Pos              (26U)
+#define RCC_CSR_PINRSTF_Msk              (0x1UL << RCC_CSR_PINRSTF_Pos)         /*!< 0x04000000 */
+#define RCC_CSR_PINRSTF                  RCC_CSR_PINRSTF_Msk
+#define RCC_CSR_PWRRSTF_Pos              (27U)
+#define RCC_CSR_PWRRSTF_Msk              (0x1UL << RCC_CSR_PWRRSTF_Pos)         /*!< 0x08000000 */
+#define RCC_CSR_PWRRSTF                  RCC_CSR_PWRRSTF_Msk
+#define RCC_CSR_SFTRSTF_Pos              (28U)
+#define RCC_CSR_SFTRSTF_Msk              (0x1UL << RCC_CSR_SFTRSTF_Pos)         /*!< 0x10000000 */
+#define RCC_CSR_SFTRSTF                  RCC_CSR_SFTRSTF_Msk
+#define RCC_CSR_IWDGRSTF_Pos             (29U)
+#define RCC_CSR_IWDGRSTF_Msk             (0x1UL << RCC_CSR_IWDGRSTF_Pos)        /*!< 0x20000000 */
+#define RCC_CSR_IWDGRSTF                 RCC_CSR_IWDGRSTF_Msk
+#define RCC_CSR_WWDGRSTF_Pos             (30U)
+#define RCC_CSR_WWDGRSTF_Msk             (0x1UL << RCC_CSR_WWDGRSTF_Pos)        /*!< 0x40000000 */
+#define RCC_CSR_WWDGRSTF                 RCC_CSR_WWDGRSTF_Msk
+#define RCC_CSR_LPWRRSTF_Pos             (31U)
+#define RCC_CSR_LPWRRSTF_Msk             (0x1UL << RCC_CSR_LPWRRSTF_Pos)        /*!< 0x80000000 */
+#define RCC_CSR_LPWRRSTF                 RCC_CSR_LPWRRSTF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Real-Time Clock (RTC)                            */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions
+*/
+#define RTC_WAKEUP_SUPPORT
+#define RTC_BACKUP_SUPPORT
+
+/********************  Bits definition for RTC_TR register  *******************/
+#define RTC_TR_PM_Pos                (22U)
+#define RTC_TR_PM_Msk                (0x1UL << RTC_TR_PM_Pos)                   /*!< 0x00400000 */
+#define RTC_TR_PM                    RTC_TR_PM_Msk
+#define RTC_TR_HT_Pos                (20U)
+#define RTC_TR_HT_Msk                (0x3UL << RTC_TR_HT_Pos)                   /*!< 0x00300000 */
+#define RTC_TR_HT                    RTC_TR_HT_Msk
+#define RTC_TR_HT_0                  (0x1UL << RTC_TR_HT_Pos)                   /*!< 0x00100000 */
+#define RTC_TR_HT_1                  (0x2UL << RTC_TR_HT_Pos)                   /*!< 0x00200000 */
+#define RTC_TR_HU_Pos                (16U)
+#define RTC_TR_HU_Msk                (0xFUL << RTC_TR_HU_Pos)                   /*!< 0x000F0000 */
+#define RTC_TR_HU                    RTC_TR_HU_Msk
+#define RTC_TR_HU_0                  (0x1UL << RTC_TR_HU_Pos)                   /*!< 0x00010000 */
+#define RTC_TR_HU_1                  (0x2UL << RTC_TR_HU_Pos)                   /*!< 0x00020000 */
+#define RTC_TR_HU_2                  (0x4UL << RTC_TR_HU_Pos)                   /*!< 0x00040000 */
+#define RTC_TR_HU_3                  (0x8UL << RTC_TR_HU_Pos)                   /*!< 0x00080000 */
+#define RTC_TR_MNT_Pos               (12U)
+#define RTC_TR_MNT_Msk               (0x7UL << RTC_TR_MNT_Pos)                  /*!< 0x00007000 */
+#define RTC_TR_MNT                   RTC_TR_MNT_Msk
+#define RTC_TR_MNT_0                 (0x1UL << RTC_TR_MNT_Pos)                  /*!< 0x00001000 */
+#define RTC_TR_MNT_1                 (0x2UL << RTC_TR_MNT_Pos)                  /*!< 0x00002000 */
+#define RTC_TR_MNT_2                 (0x4UL << RTC_TR_MNT_Pos)                  /*!< 0x00004000 */
+#define RTC_TR_MNU_Pos               (8U)
+#define RTC_TR_MNU_Msk               (0xFUL << RTC_TR_MNU_Pos)                  /*!< 0x00000F00 */
+#define RTC_TR_MNU                   RTC_TR_MNU_Msk
+#define RTC_TR_MNU_0                 (0x1UL << RTC_TR_MNU_Pos)                  /*!< 0x00000100 */
+#define RTC_TR_MNU_1                 (0x2UL << RTC_TR_MNU_Pos)                  /*!< 0x00000200 */
+#define RTC_TR_MNU_2                 (0x4UL << RTC_TR_MNU_Pos)                  /*!< 0x00000400 */
+#define RTC_TR_MNU_3                 (0x8UL << RTC_TR_MNU_Pos)                  /*!< 0x00000800 */
+#define RTC_TR_ST_Pos                (4U)
+#define RTC_TR_ST_Msk                (0x7UL << RTC_TR_ST_Pos)                   /*!< 0x00000070 */
+#define RTC_TR_ST                    RTC_TR_ST_Msk
+#define RTC_TR_ST_0                  (0x1UL << RTC_TR_ST_Pos)                   /*!< 0x00000010 */
+#define RTC_TR_ST_1                  (0x2UL << RTC_TR_ST_Pos)                   /*!< 0x00000020 */
+#define RTC_TR_ST_2                  (0x4UL << RTC_TR_ST_Pos)                   /*!< 0x00000040 */
+#define RTC_TR_SU_Pos                (0U)
+#define RTC_TR_SU_Msk                (0xFUL << RTC_TR_SU_Pos)                   /*!< 0x0000000F */
+#define RTC_TR_SU                    RTC_TR_SU_Msk
+#define RTC_TR_SU_0                  (0x1UL << RTC_TR_SU_Pos)                   /*!< 0x00000001 */
+#define RTC_TR_SU_1                  (0x2UL << RTC_TR_SU_Pos)                   /*!< 0x00000002 */
+#define RTC_TR_SU_2                  (0x4UL << RTC_TR_SU_Pos)                   /*!< 0x00000004 */
+#define RTC_TR_SU_3                  (0x8UL << RTC_TR_SU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_DR register  *******************/
+#define RTC_DR_YT_Pos                (20U)
+#define RTC_DR_YT_Msk                (0xFUL << RTC_DR_YT_Pos)                   /*!< 0x00F00000 */
+#define RTC_DR_YT                    RTC_DR_YT_Msk
+#define RTC_DR_YT_0                  (0x1UL << RTC_DR_YT_Pos)                   /*!< 0x00100000 */
+#define RTC_DR_YT_1                  (0x2UL << RTC_DR_YT_Pos)                   /*!< 0x00200000 */
+#define RTC_DR_YT_2                  (0x4UL << RTC_DR_YT_Pos)                   /*!< 0x00400000 */
+#define RTC_DR_YT_3                  (0x8UL << RTC_DR_YT_Pos)                   /*!< 0x00800000 */
+#define RTC_DR_YU_Pos                (16U)
+#define RTC_DR_YU_Msk                (0xFUL << RTC_DR_YU_Pos)                   /*!< 0x000F0000 */
+#define RTC_DR_YU                    RTC_DR_YU_Msk
+#define RTC_DR_YU_0                  (0x1UL << RTC_DR_YU_Pos)                   /*!< 0x00010000 */
+#define RTC_DR_YU_1                  (0x2UL << RTC_DR_YU_Pos)                   /*!< 0x00020000 */
+#define RTC_DR_YU_2                  (0x4UL << RTC_DR_YU_Pos)                   /*!< 0x00040000 */
+#define RTC_DR_YU_3                  (0x8UL << RTC_DR_YU_Pos)                   /*!< 0x00080000 */
+#define RTC_DR_WDU_Pos               (13U)
+#define RTC_DR_WDU_Msk               (0x7UL << RTC_DR_WDU_Pos)                  /*!< 0x0000E000 */
+#define RTC_DR_WDU                   RTC_DR_WDU_Msk
+#define RTC_DR_WDU_0                 (0x1UL << RTC_DR_WDU_Pos)                  /*!< 0x00002000 */
+#define RTC_DR_WDU_1                 (0x2UL << RTC_DR_WDU_Pos)                  /*!< 0x00004000 */
+#define RTC_DR_WDU_2                 (0x4UL << RTC_DR_WDU_Pos)                  /*!< 0x00008000 */
+#define RTC_DR_MT_Pos                (12U)
+#define RTC_DR_MT_Msk                (0x1UL << RTC_DR_MT_Pos)                   /*!< 0x00001000 */
+#define RTC_DR_MT                    RTC_DR_MT_Msk
+#define RTC_DR_MU_Pos                (8U)
+#define RTC_DR_MU_Msk                (0xFUL << RTC_DR_MU_Pos)                   /*!< 0x00000F00 */
+#define RTC_DR_MU                    RTC_DR_MU_Msk
+#define RTC_DR_MU_0                  (0x1UL << RTC_DR_MU_Pos)                   /*!< 0x00000100 */
+#define RTC_DR_MU_1                  (0x2UL << RTC_DR_MU_Pos)                   /*!< 0x00000200 */
+#define RTC_DR_MU_2                  (0x4UL << RTC_DR_MU_Pos)                   /*!< 0x00000400 */
+#define RTC_DR_MU_3                  (0x8UL << RTC_DR_MU_Pos)                   /*!< 0x00000800 */
+#define RTC_DR_DT_Pos                (4U)
+#define RTC_DR_DT_Msk                (0x3UL << RTC_DR_DT_Pos)                   /*!< 0x00000030 */
+#define RTC_DR_DT                    RTC_DR_DT_Msk
+#define RTC_DR_DT_0                  (0x1UL << RTC_DR_DT_Pos)                   /*!< 0x00000010 */
+#define RTC_DR_DT_1                  (0x2UL << RTC_DR_DT_Pos)                   /*!< 0x00000020 */
+#define RTC_DR_DU_Pos                (0U)
+#define RTC_DR_DU_Msk                (0xFUL << RTC_DR_DU_Pos)                   /*!< 0x0000000F */
+#define RTC_DR_DU                    RTC_DR_DU_Msk
+#define RTC_DR_DU_0                  (0x1UL << RTC_DR_DU_Pos)                   /*!< 0x00000001 */
+#define RTC_DR_DU_1                  (0x2UL << RTC_DR_DU_Pos)                   /*!< 0x00000002 */
+#define RTC_DR_DU_2                  (0x4UL << RTC_DR_DU_Pos)                   /*!< 0x00000004 */
+#define RTC_DR_DU_3                  (0x8UL << RTC_DR_DU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_SSR register  ******************/
+#define RTC_SSR_SS_Pos               (0U)
+#define RTC_SSR_SS_Msk               (0xFFFFUL << RTC_SSR_SS_Pos)               /*!< 0x0000FFFF */
+#define RTC_SSR_SS                   RTC_SSR_SS_Msk
+
+/********************  Bits definition for RTC_ICSR register  ******************/
+#define RTC_ICSR_RECALPF_Pos         (16U)
+#define RTC_ICSR_RECALPF_Msk         (0x1UL << RTC_ICSR_RECALPF_Pos)            /*!< 0x00010000 */
+#define RTC_ICSR_RECALPF             RTC_ICSR_RECALPF_Msk
+#define RTC_ICSR_INIT_Pos            (7U)
+#define RTC_ICSR_INIT_Msk            (0x1UL << RTC_ICSR_INIT_Pos)               /*!< 0x00000080 */
+#define RTC_ICSR_INIT                RTC_ICSR_INIT_Msk
+#define RTC_ICSR_INITF_Pos           (6U)
+#define RTC_ICSR_INITF_Msk           (0x1UL << RTC_ICSR_INITF_Pos)              /*!< 0x00000040 */
+#define RTC_ICSR_INITF               RTC_ICSR_INITF_Msk
+#define RTC_ICSR_RSF_Pos             (5U)
+#define RTC_ICSR_RSF_Msk             (0x1UL << RTC_ICSR_RSF_Pos)                /*!< 0x00000020 */
+#define RTC_ICSR_RSF                 RTC_ICSR_RSF_Msk
+#define RTC_ICSR_INITS_Pos           (4U)
+#define RTC_ICSR_INITS_Msk           (0x1UL << RTC_ICSR_INITS_Pos)              /*!< 0x00000010 */
+#define RTC_ICSR_INITS               RTC_ICSR_INITS_Msk
+#define RTC_ICSR_SHPF_Pos            (3U)
+#define RTC_ICSR_SHPF_Msk            (0x1UL << RTC_ICSR_SHPF_Pos)               /*!< 0x00000008 */
+#define RTC_ICSR_SHPF                RTC_ICSR_SHPF_Msk
+#define RTC_ICSR_WUTWF_Pos           (2U)
+#define RTC_ICSR_WUTWF_Msk           (0x1UL << RTC_ICSR_WUTWF_Pos)              /*!< 0x00000004 */
+#define RTC_ICSR_WUTWF               RTC_ICSR_WUTWF_Msk                         /*!< Wakeup timer write flag > */
+#define RTC_ICSR_ALRBWF_Pos          (1U)
+#define RTC_ICSR_ALRBWF_Msk          (0x1UL << RTC_ICSR_ALRBWF_Pos)             /*!< 0x00000002 */
+#define RTC_ICSR_ALRBWF              RTC_ICSR_ALRBWF_Msk
+#define RTC_ICSR_ALRAWF_Pos          (0U)
+#define RTC_ICSR_ALRAWF_Msk          (0x1UL << RTC_ICSR_ALRAWF_Pos)             /*!< 0x00000001 */
+#define RTC_ICSR_ALRAWF              RTC_ICSR_ALRAWF_Msk
+
+/********************  Bits definition for RTC_PRER register  *****************/
+#define RTC_PRER_PREDIV_A_Pos        (16U)
+#define RTC_PRER_PREDIV_A_Msk        (0x7FUL << RTC_PRER_PREDIV_A_Pos)          /*!< 0x007F0000 */
+#define RTC_PRER_PREDIV_A            RTC_PRER_PREDIV_A_Msk
+#define RTC_PRER_PREDIV_S_Pos        (0U)
+#define RTC_PRER_PREDIV_S_Msk        (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00007FFF */
+#define RTC_PRER_PREDIV_S            RTC_PRER_PREDIV_S_Msk
+
+/********************  Bits definition for RTC_WUTR register  *****************/
+#define RTC_WUTR_WUT_Pos             (0U)
+#define RTC_WUTR_WUT_Msk             (0xFFFFUL << RTC_WUTR_WUT_Pos)            /*!< 0x0000FFFF */
+#define RTC_WUTR_WUT                 RTC_WUTR_WUT_Msk                          /*!< Wakeup auto-reload value bits > */
+
+/********************  Bits definition for RTC_CR register  *******************/
+#define RTC_CR_OUT2EN_Pos            (31U)
+#define RTC_CR_OUT2EN_Msk            (0x1UL << RTC_CR_OUT2EN_Pos)              /*!< 0x80000000 */
+#define RTC_CR_OUT2EN                RTC_CR_OUT2EN_Msk                         /*!< RTC_OUT2 output enable */
+#define RTC_CR_TAMPALRM_TYPE_Pos     (30U)
+#define RTC_CR_TAMPALRM_TYPE_Msk     (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos)       /*!< 0x40000000 */
+#define RTC_CR_TAMPALRM_TYPE         RTC_CR_TAMPALRM_TYPE_Msk                  /*!< TAMPALARM output type  */
+#define RTC_CR_TAMPALRM_PU_Pos       (29U)
+#define RTC_CR_TAMPALRM_PU_Msk       (0x1UL << RTC_CR_TAMPALRM_PU_Pos)         /*!< 0x20000000 */
+#define RTC_CR_TAMPALRM_PU           RTC_CR_TAMPALRM_PU_Msk                    /*!< TAMPALARM output pull-up config */
+#define RTC_CR_TAMPOE_Pos            (26U)
+#define RTC_CR_TAMPOE_Msk            (0x1UL << RTC_CR_TAMPOE_Pos)              /*!< 0x04000000 */
+#define RTC_CR_TAMPOE                RTC_CR_TAMPOE_Msk                         /*!< Tamper detection output enable on TAMPALARM  */
+#define RTC_CR_TAMPTS_Pos            (25U)
+#define RTC_CR_TAMPTS_Msk            (0x1UL << RTC_CR_TAMPTS_Pos)              /*!< 0x02000000 */
+#define RTC_CR_TAMPTS                RTC_CR_TAMPTS_Msk                         /*!< Activate timestamp on tamper detection event  */
+#define RTC_CR_ITSE_Pos              (24U)
+#define RTC_CR_ITSE_Msk              (0x1UL << RTC_CR_ITSE_Pos)                /*!< 0x01000000 */
+#define RTC_CR_ITSE                  RTC_CR_ITSE_Msk                           /*!< Timestamp on internal event enable  */
+#define RTC_CR_COE_Pos               (23U)
+#define RTC_CR_COE_Msk               (0x1UL << RTC_CR_COE_Pos)                 /*!< 0x00800000 */
+#define RTC_CR_COE                   RTC_CR_COE_Msk
+#define RTC_CR_OSEL_Pos              (21U)
+#define RTC_CR_OSEL_Msk              (0x3UL << RTC_CR_OSEL_Pos)                 /*!< 0x00600000 */
+#define RTC_CR_OSEL                  RTC_CR_OSEL_Msk
+#define RTC_CR_OSEL_0                (0x1UL << RTC_CR_OSEL_Pos)                 /*!< 0x00200000 */
+#define RTC_CR_OSEL_1                (0x2UL << RTC_CR_OSEL_Pos)                 /*!< 0x00400000 */
+#define RTC_CR_POL_Pos               (20U)
+#define RTC_CR_POL_Msk               (0x1UL << RTC_CR_POL_Pos)                  /*!< 0x00100000 */
+#define RTC_CR_POL                   RTC_CR_POL_Msk
+#define RTC_CR_COSEL_Pos             (19U)
+#define RTC_CR_COSEL_Msk             (0x1UL << RTC_CR_COSEL_Pos)                /*!< 0x00080000 */
+#define RTC_CR_COSEL                 RTC_CR_COSEL_Msk
+#define RTC_CR_BKP_Pos               (18U)
+#define RTC_CR_BKP_Msk               (0x1UL << RTC_CR_BKP_Pos)                  /*!< 0x00040000 */
+#define RTC_CR_BKP                   RTC_CR_BKP_Msk
+#define RTC_CR_SUB1H_Pos             (17U)
+#define RTC_CR_SUB1H_Msk             (0x1UL << RTC_CR_SUB1H_Pos)                /*!< 0x00020000 */
+#define RTC_CR_SUB1H                 RTC_CR_SUB1H_Msk
+#define RTC_CR_ADD1H_Pos             (16U)
+#define RTC_CR_ADD1H_Msk             (0x1UL << RTC_CR_ADD1H_Pos)                /*!< 0x00010000 */
+#define RTC_CR_ADD1H                 RTC_CR_ADD1H_Msk
+#define RTC_CR_TSIE_Pos              (15U)
+#define RTC_CR_TSIE_Msk              (0x1UL << RTC_CR_TSIE_Pos)                /*!< 0x00008000 */
+#define RTC_CR_TSIE                  RTC_CR_TSIE_Msk                           /*!< Timestamp interrupt enable > */
+#define RTC_CR_WUTIE_Pos             (14U)
+#define RTC_CR_WUTIE_Msk             (0x1UL << RTC_CR_WUTIE_Pos)               /*!< 0x00004000 */
+#define RTC_CR_WUTIE                 RTC_CR_WUTIE_Msk                          /*!< Wakeup timer interrupt enable > */
+#define RTC_CR_ALRBIE_Pos            (13U)
+#define RTC_CR_ALRBIE_Msk            (0x1UL << RTC_CR_ALRBIE_Pos)              /*!< 0x00002000 */
+#define RTC_CR_ALRBIE                RTC_CR_ALRBIE_Msk
+#define RTC_CR_ALRAIE_Pos            (12U)
+#define RTC_CR_ALRAIE_Msk            (0x1UL << RTC_CR_ALRAIE_Pos)              /*!< 0x00001000 */
+#define RTC_CR_ALRAIE                RTC_CR_ALRAIE_Msk
+#define RTC_CR_TSE_Pos               (11U)
+#define RTC_CR_TSE_Msk               (0x1UL << RTC_CR_TSE_Pos)                 /*!< 0x00000800 */
+#define RTC_CR_TSE                   RTC_CR_TSE_Msk                            /*!< timestamp enable > */
+#define RTC_CR_WUTE_Pos              (10U)
+#define RTC_CR_WUTE_Msk              (0x1UL << RTC_CR_WUTE_Pos)                /*!< 0x00000400 */
+#define RTC_CR_WUTE                  RTC_CR_WUTE_Msk                           /*!< Wakeup timer enable > */
+#define RTC_CR_ALRBE_Pos             (9U)
+#define RTC_CR_ALRBE_Msk             (0x1UL << RTC_CR_ALRBE_Pos)               /*!< 0x00000200 */
+#define RTC_CR_ALRBE                 RTC_CR_ALRBE_Msk
+#define RTC_CR_ALRAE_Pos             (8U)
+#define RTC_CR_ALRAE_Msk             (0x1UL << RTC_CR_ALRAE_Pos)                /*!< 0x00000100 */
+#define RTC_CR_ALRAE                 RTC_CR_ALRAE_Msk
+#define RTC_CR_FMT_Pos               (6U)
+#define RTC_CR_FMT_Msk               (0x1UL << RTC_CR_FMT_Pos)                  /*!< 0x00000040 */
+#define RTC_CR_FMT                   RTC_CR_FMT_Msk
+#define RTC_CR_BYPSHAD_Pos           (5U)
+#define RTC_CR_BYPSHAD_Msk           (0x1UL << RTC_CR_BYPSHAD_Pos)              /*!< 0x00000020 */
+#define RTC_CR_BYPSHAD               RTC_CR_BYPSHAD_Msk
+#define RTC_CR_REFCKON_Pos           (4U)
+#define RTC_CR_REFCKON_Msk           (0x1UL << RTC_CR_REFCKON_Pos)              /*!< 0x00000010 */
+#define RTC_CR_REFCKON               RTC_CR_REFCKON_Msk
+#define RTC_CR_TSEDGE_Pos            (3U)
+#define RTC_CR_TSEDGE_Msk            (0x1UL << RTC_CR_TSEDGE_Pos)              /*!< 0x00000008 */
+#define RTC_CR_TSEDGE                RTC_CR_TSEDGE_Msk                         /*!< Timestamp event active edge > */
+#define RTC_CR_WUCKSEL_Pos           (0U)
+#define RTC_CR_WUCKSEL_Msk           (0x7UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000007 */
+#define RTC_CR_WUCKSEL               RTC_CR_WUCKSEL_Msk                        /*!< Wakeup clock selection > */
+#define RTC_CR_WUCKSEL_0             (0x1UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000001 */
+#define RTC_CR_WUCKSEL_1             (0x2UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000002 */
+#define RTC_CR_WUCKSEL_2             (0x4UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000004 */
+
+/********************  Bits definition for RTC_WPR register  ******************/
+#define RTC_WPR_KEY_Pos              (0U)
+#define RTC_WPR_KEY_Msk              (0xFFUL << RTC_WPR_KEY_Pos)                /*!< 0x000000FF */
+#define RTC_WPR_KEY                  RTC_WPR_KEY_Msk
+
+/********************  Bits definition for RTC_CALR register  *****************/
+#define RTC_CALR_CALP_Pos            (15U)
+#define RTC_CALR_CALP_Msk            (0x1UL << RTC_CALR_CALP_Pos)               /*!< 0x00008000 */
+#define RTC_CALR_CALP                RTC_CALR_CALP_Msk
+#define RTC_CALR_CALW8_Pos           (14U)
+#define RTC_CALR_CALW8_Msk           (0x1UL << RTC_CALR_CALW8_Pos)              /*!< 0x00004000 */
+#define RTC_CALR_CALW8               RTC_CALR_CALW8_Msk
+#define RTC_CALR_CALW16_Pos          (13U)
+#define RTC_CALR_CALW16_Msk          (0x1UL << RTC_CALR_CALW16_Pos)             /*!< 0x00002000 */
+#define RTC_CALR_CALW16              RTC_CALR_CALW16_Msk
+#define RTC_CALR_CALM_Pos            (0U)
+#define RTC_CALR_CALM_Msk            (0x1FFUL << RTC_CALR_CALM_Pos)             /*!< 0x000001FF */
+#define RTC_CALR_CALM                RTC_CALR_CALM_Msk
+#define RTC_CALR_CALM_0              (0x001UL << RTC_CALR_CALM_Pos)             /*!< 0x00000001 */
+#define RTC_CALR_CALM_1              (0x002UL << RTC_CALR_CALM_Pos)             /*!< 0x00000002 */
+#define RTC_CALR_CALM_2              (0x004UL << RTC_CALR_CALM_Pos)             /*!< 0x00000004 */
+#define RTC_CALR_CALM_3              (0x008UL << RTC_CALR_CALM_Pos)             /*!< 0x00000008 */
+#define RTC_CALR_CALM_4              (0x010UL << RTC_CALR_CALM_Pos)             /*!< 0x00000010 */
+#define RTC_CALR_CALM_5              (0x020UL << RTC_CALR_CALM_Pos)             /*!< 0x00000020 */
+#define RTC_CALR_CALM_6              (0x040UL << RTC_CALR_CALM_Pos)             /*!< 0x00000040 */
+#define RTC_CALR_CALM_7              (0x080UL << RTC_CALR_CALM_Pos)             /*!< 0x00000080 */
+#define RTC_CALR_CALM_8              (0x100UL << RTC_CALR_CALM_Pos)             /*!< 0x00000100 */
+
+/********************  Bits definition for RTC_SHIFTR register  ***************/
+#define RTC_SHIFTR_SUBFS_Pos         (0U)
+#define RTC_SHIFTR_SUBFS_Msk         (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00007FFF */
+#define RTC_SHIFTR_SUBFS             RTC_SHIFTR_SUBFS_Msk
+#define RTC_SHIFTR_ADD1S_Pos         (31U)
+#define RTC_SHIFTR_ADD1S_Msk         (0x1UL << RTC_SHIFTR_ADD1S_Pos)            /*!< 0x80000000 */
+#define RTC_SHIFTR_ADD1S             RTC_SHIFTR_ADD1S_Msk
+
+/********************  Bits definition for RTC_TSTR register  *****************/
+#define RTC_TSTR_PM_Pos              (22U)
+#define RTC_TSTR_PM_Msk              (0x1UL << RTC_TSTR_PM_Pos)                /*!< 0x00400000 */
+#define RTC_TSTR_PM                  RTC_TSTR_PM_Msk                           /*!< AM-PM notation > */
+#define RTC_TSTR_HT_Pos              (20U)
+#define RTC_TSTR_HT_Msk              (0x3UL << RTC_TSTR_HT_Pos)                /*!< 0x00300000 */
+#define RTC_TSTR_HT                  RTC_TSTR_HT_Msk
+#define RTC_TSTR_HT_0                (0x1UL << RTC_TSTR_HT_Pos)                /*!< 0x00100000 */
+#define RTC_TSTR_HT_1                (0x2UL << RTC_TSTR_HT_Pos)                /*!< 0x00200000 */
+#define RTC_TSTR_HU_Pos              (16U)
+#define RTC_TSTR_HU_Msk              (0xFUL << RTC_TSTR_HU_Pos)                /*!< 0x000F0000 */
+#define RTC_TSTR_HU                  RTC_TSTR_HU_Msk
+#define RTC_TSTR_HU_0                (0x1UL << RTC_TSTR_HU_Pos)                /*!< 0x00010000 */
+#define RTC_TSTR_HU_1                (0x2UL << RTC_TSTR_HU_Pos)                /*!< 0x00020000 */
+#define RTC_TSTR_HU_2                (0x4UL << RTC_TSTR_HU_Pos)                /*!< 0x00040000 */
+#define RTC_TSTR_HU_3                (0x8UL << RTC_TSTR_HU_Pos)                /*!< 0x00080000 */
+#define RTC_TSTR_MNT_Pos             (12U)
+#define RTC_TSTR_MNT_Msk             (0x7UL << RTC_TSTR_MNT_Pos)               /*!< 0x00007000 */
+#define RTC_TSTR_MNT                 RTC_TSTR_MNT_Msk
+#define RTC_TSTR_MNT_0               (0x1UL << RTC_TSTR_MNT_Pos)               /*!< 0x00001000 */
+#define RTC_TSTR_MNT_1               (0x2UL << RTC_TSTR_MNT_Pos)               /*!< 0x00002000 */
+#define RTC_TSTR_MNT_2               (0x4UL << RTC_TSTR_MNT_Pos)                /*!< 0x00004000 */
+#define RTC_TSTR_MNU_Pos             (8U)
+#define RTC_TSTR_MNU_Msk             (0xFUL << RTC_TSTR_MNU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSTR_MNU                 RTC_TSTR_MNU_Msk
+#define RTC_TSTR_MNU_0               (0x1UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000100 */
+#define RTC_TSTR_MNU_1               (0x2UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000200 */
+#define RTC_TSTR_MNU_2               (0x4UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000400 */
+#define RTC_TSTR_MNU_3               (0x8UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000800 */
+#define RTC_TSTR_ST_Pos              (4U)
+#define RTC_TSTR_ST_Msk              (0x7UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000070 */
+#define RTC_TSTR_ST                  RTC_TSTR_ST_Msk
+#define RTC_TSTR_ST_0                (0x1UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000010 */
+#define RTC_TSTR_ST_1                (0x2UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000020 */
+#define RTC_TSTR_ST_2                (0x4UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000040 */
+#define RTC_TSTR_SU_Pos              (0U)
+#define RTC_TSTR_SU_Msk              (0xFUL << RTC_TSTR_SU_Pos)                 /*!< 0x0000000F */
+#define RTC_TSTR_SU                  RTC_TSTR_SU_Msk
+#define RTC_TSTR_SU_0                (0x1UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000001 */
+#define RTC_TSTR_SU_1                (0x2UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000002 */
+#define RTC_TSTR_SU_2                (0x4UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000004 */
+#define RTC_TSTR_SU_3                (0x8UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSDR register  *****************/
+#define RTC_TSDR_WDU_Pos             (13U)
+#define RTC_TSDR_WDU_Msk             (0x7UL << RTC_TSDR_WDU_Pos)               /*!< 0x0000E000 */
+#define RTC_TSDR_WDU                 RTC_TSDR_WDU_Msk                          /*!< Week day units > */
+#define RTC_TSDR_WDU_0               (0x1UL << RTC_TSDR_WDU_Pos)               /*!< 0x00002000 */
+#define RTC_TSDR_WDU_1               (0x2UL << RTC_TSDR_WDU_Pos)               /*!< 0x00004000 */
+#define RTC_TSDR_WDU_2               (0x4UL << RTC_TSDR_WDU_Pos)               /*!< 0x00008000 */
+#define RTC_TSDR_MT_Pos              (12U)
+#define RTC_TSDR_MT_Msk              (0x1UL << RTC_TSDR_MT_Pos)                /*!< 0x00001000 */
+#define RTC_TSDR_MT                  RTC_TSDR_MT_Msk
+#define RTC_TSDR_MU_Pos              (8U)
+#define RTC_TSDR_MU_Msk              (0xFUL << RTC_TSDR_MU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSDR_MU                  RTC_TSDR_MU_Msk
+#define RTC_TSDR_MU_0                (0x1UL << RTC_TSDR_MU_Pos)                /*!< 0x00000100 */
+#define RTC_TSDR_MU_1                (0x2UL << RTC_TSDR_MU_Pos)                /*!< 0x00000200 */
+#define RTC_TSDR_MU_2                (0x4UL << RTC_TSDR_MU_Pos)                /*!< 0x00000400 */
+#define RTC_TSDR_MU_3                (0x8UL << RTC_TSDR_MU_Pos)                /*!< 0x00000800 */
+#define RTC_TSDR_DT_Pos              (4U)
+#define RTC_TSDR_DT_Msk              (0x3UL << RTC_TSDR_DT_Pos)                /*!< 0x00000030 */
+#define RTC_TSDR_DT                  RTC_TSDR_DT_Msk
+#define RTC_TSDR_DT_0                (0x1UL << RTC_TSDR_DT_Pos)                /*!< 0x00000010 */
+#define RTC_TSDR_DT_1                (0x2UL << RTC_TSDR_DT_Pos)                /*!< 0x00000020 */
+#define RTC_TSDR_DU_Pos              (0U)
+#define RTC_TSDR_DU_Msk              (0xFUL << RTC_TSDR_DU_Pos)                /*!< 0x0000000F */
+#define RTC_TSDR_DU                  RTC_TSDR_DU_Msk
+#define RTC_TSDR_DU_0                (0x1UL << RTC_TSDR_DU_Pos)                /*!< 0x00000001 */
+#define RTC_TSDR_DU_1                (0x2UL << RTC_TSDR_DU_Pos)                /*!< 0x00000002 */
+#define RTC_TSDR_DU_2                (0x4UL << RTC_TSDR_DU_Pos)                /*!< 0x00000004 */
+#define RTC_TSDR_DU_3                (0x8UL << RTC_TSDR_DU_Pos)                /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSSSR register  ****************/
+#define RTC_TSSSR_SS_Pos             (0U)
+#define RTC_TSSSR_SS_Msk             (0xFFFFUL << RTC_TSSSR_SS_Pos)            /*!< 0x0000FFFF */
+#define RTC_TSSSR_SS                 RTC_TSSSR_SS_Msk                          /*!< Sub second value > */
+
+/********************  Bits definition for RTC_ALRMAR register  ***************/
+#define RTC_ALRMAR_MSK4_Pos          (31U)
+#define RTC_ALRMAR_MSK4_Msk          (0x1UL << RTC_ALRMAR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMAR_MSK4              RTC_ALRMAR_MSK4_Msk
+#define RTC_ALRMAR_WDSEL_Pos         (30U)
+#define RTC_ALRMAR_WDSEL_Msk         (0x1UL << RTC_ALRMAR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMAR_WDSEL             RTC_ALRMAR_WDSEL_Msk
+#define RTC_ALRMAR_DT_Pos            (28U)
+#define RTC_ALRMAR_DT_Msk            (0x3UL << RTC_ALRMAR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMAR_DT                RTC_ALRMAR_DT_Msk
+#define RTC_ALRMAR_DT_0              (0x1UL << RTC_ALRMAR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMAR_DT_1              (0x2UL << RTC_ALRMAR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMAR_DU_Pos            (24U)
+#define RTC_ALRMAR_DU_Msk            (0xFUL << RTC_ALRMAR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMAR_DU                RTC_ALRMAR_DU_Msk
+#define RTC_ALRMAR_DU_0              (0x1UL << RTC_ALRMAR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMAR_DU_1              (0x2UL << RTC_ALRMAR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMAR_DU_2              (0x4UL << RTC_ALRMAR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMAR_DU_3              (0x8UL << RTC_ALRMAR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMAR_MSK3_Pos          (23U)
+#define RTC_ALRMAR_MSK3_Msk          (0x1UL << RTC_ALRMAR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMAR_MSK3              RTC_ALRMAR_MSK3_Msk
+#define RTC_ALRMAR_PM_Pos            (22U)
+#define RTC_ALRMAR_PM_Msk            (0x1UL << RTC_ALRMAR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMAR_PM                RTC_ALRMAR_PM_Msk
+#define RTC_ALRMAR_HT_Pos            (20U)
+#define RTC_ALRMAR_HT_Msk            (0x3UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMAR_HT                RTC_ALRMAR_HT_Msk
+#define RTC_ALRMAR_HT_0              (0x1UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMAR_HT_1              (0x2UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMAR_HU_Pos            (16U)
+#define RTC_ALRMAR_HU_Msk            (0xFUL << RTC_ALRMAR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMAR_HU                RTC_ALRMAR_HU_Msk
+#define RTC_ALRMAR_HU_0              (0x1UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMAR_HU_1              (0x2UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMAR_HU_2              (0x4UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMAR_HU_3              (0x8UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMAR_MSK2_Pos          (15U)
+#define RTC_ALRMAR_MSK2_Msk          (0x1UL << RTC_ALRMAR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMAR_MSK2              RTC_ALRMAR_MSK2_Msk
+#define RTC_ALRMAR_MNT_Pos           (12U)
+#define RTC_ALRMAR_MNT_Msk           (0x7UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMAR_MNT               RTC_ALRMAR_MNT_Msk
+#define RTC_ALRMAR_MNT_0             (0x1UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMAR_MNT_1             (0x2UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMAR_MNT_2             (0x4UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMAR_MNU_Pos           (8U)
+#define RTC_ALRMAR_MNU_Msk           (0xFUL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMAR_MNU               RTC_ALRMAR_MNU_Msk
+#define RTC_ALRMAR_MNU_0             (0x1UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMAR_MNU_1             (0x2UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMAR_MNU_2             (0x4UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMAR_MNU_3             (0x8UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMAR_MSK1_Pos          (7U)
+#define RTC_ALRMAR_MSK1_Msk          (0x1UL << RTC_ALRMAR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMAR_MSK1              RTC_ALRMAR_MSK1_Msk
+#define RTC_ALRMAR_ST_Pos            (4U)
+#define RTC_ALRMAR_ST_Msk            (0x7UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMAR_ST                RTC_ALRMAR_ST_Msk
+#define RTC_ALRMAR_ST_0              (0x1UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMAR_ST_1              (0x2UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMAR_ST_2              (0x4UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMAR_SU_Pos            (0U)
+#define RTC_ALRMAR_SU_Msk            (0xFUL << RTC_ALRMAR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMAR_SU                RTC_ALRMAR_SU_Msk
+#define RTC_ALRMAR_SU_0              (0x1UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMAR_SU_1              (0x2UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMAR_SU_2              (0x4UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMAR_SU_3              (0x8UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMASSR_MASKSS_Pos      (24U)
+#define RTC_ALRMASSR_MASKSS_Msk      (0xFUL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMASSR_MASKSS          RTC_ALRMASSR_MASKSS_Msk
+#define RTC_ALRMASSR_MASKSS_0        (0x1UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMASSR_MASKSS_1        (0x2UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMASSR_MASKSS_2        (0x4UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMASSR_MASKSS_3        (0x8UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMASSR_SS_Pos          (0U)
+#define RTC_ALRMASSR_SS_Msk          (0x7FFFUL << RTC_ALRMASSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMASSR_SS              RTC_ALRMASSR_SS_Msk
+
+/********************  Bits definition for RTC_ALRMBR register  ***************/
+#define RTC_ALRMBR_MSK4_Pos          (31U)
+#define RTC_ALRMBR_MSK4_Msk          (0x1UL << RTC_ALRMBR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMBR_MSK4              RTC_ALRMBR_MSK4_Msk
+#define RTC_ALRMBR_WDSEL_Pos         (30U)
+#define RTC_ALRMBR_WDSEL_Msk         (0x1UL << RTC_ALRMBR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMBR_WDSEL             RTC_ALRMBR_WDSEL_Msk
+#define RTC_ALRMBR_DT_Pos            (28U)
+#define RTC_ALRMBR_DT_Msk            (0x3UL << RTC_ALRMBR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMBR_DT                RTC_ALRMBR_DT_Msk
+#define RTC_ALRMBR_DT_0              (0x1UL << RTC_ALRMBR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMBR_DT_1              (0x2UL << RTC_ALRMBR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMBR_DU_Pos            (24U)
+#define RTC_ALRMBR_DU_Msk            (0xFUL << RTC_ALRMBR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMBR_DU                RTC_ALRMBR_DU_Msk
+#define RTC_ALRMBR_DU_0              (0x1UL << RTC_ALRMBR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMBR_DU_1              (0x2UL << RTC_ALRMBR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMBR_DU_2              (0x4UL << RTC_ALRMBR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMBR_DU_3              (0x8UL << RTC_ALRMBR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMBR_MSK3_Pos          (23U)
+#define RTC_ALRMBR_MSK3_Msk          (0x1UL << RTC_ALRMBR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMBR_MSK3              RTC_ALRMBR_MSK3_Msk
+#define RTC_ALRMBR_PM_Pos            (22U)
+#define RTC_ALRMBR_PM_Msk            (0x1UL << RTC_ALRMBR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMBR_PM                RTC_ALRMBR_PM_Msk
+#define RTC_ALRMBR_HT_Pos            (20U)
+#define RTC_ALRMBR_HT_Msk            (0x3UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMBR_HT                RTC_ALRMBR_HT_Msk
+#define RTC_ALRMBR_HT_0              (0x1UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMBR_HT_1              (0x2UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMBR_HU_Pos            (16U)
+#define RTC_ALRMBR_HU_Msk            (0xFUL << RTC_ALRMBR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMBR_HU                RTC_ALRMBR_HU_Msk
+#define RTC_ALRMBR_HU_0              (0x1UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMBR_HU_1              (0x2UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMBR_HU_2              (0x4UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMBR_HU_3              (0x8UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMBR_MSK2_Pos          (15U)
+#define RTC_ALRMBR_MSK2_Msk          (0x1UL << RTC_ALRMBR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMBR_MSK2              RTC_ALRMBR_MSK2_Msk
+#define RTC_ALRMBR_MNT_Pos           (12U)
+#define RTC_ALRMBR_MNT_Msk           (0x7UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMBR_MNT               RTC_ALRMBR_MNT_Msk
+#define RTC_ALRMBR_MNT_0             (0x1UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMBR_MNT_1             (0x2UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMBR_MNT_2             (0x4UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMBR_MNU_Pos           (8U)
+#define RTC_ALRMBR_MNU_Msk           (0xFUL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMBR_MNU               RTC_ALRMBR_MNU_Msk
+#define RTC_ALRMBR_MNU_0             (0x1UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMBR_MNU_1             (0x2UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMBR_MNU_2             (0x4UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMBR_MNU_3             (0x8UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMBR_MSK1_Pos          (7U)
+#define RTC_ALRMBR_MSK1_Msk          (0x1UL << RTC_ALRMBR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMBR_MSK1              RTC_ALRMBR_MSK1_Msk
+#define RTC_ALRMBR_ST_Pos            (4U)
+#define RTC_ALRMBR_ST_Msk            (0x7UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMBR_ST                RTC_ALRMBR_ST_Msk
+#define RTC_ALRMBR_ST_0              (0x1UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMBR_ST_1              (0x2UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMBR_ST_2              (0x4UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMBR_SU_Pos            (0U)
+#define RTC_ALRMBR_SU_Msk            (0xFUL << RTC_ALRMBR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMBR_SU                RTC_ALRMBR_SU_Msk
+#define RTC_ALRMBR_SU_0              (0x1UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMBR_SU_1              (0x2UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMBR_SU_2              (0x4UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMBR_SU_3              (0x8UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMBSSR_MASKSS_Pos      (24U)
+#define RTC_ALRMBSSR_MASKSS_Msk      (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMBSSR_MASKSS          RTC_ALRMBSSR_MASKSS_Msk
+#define RTC_ALRMBSSR_MASKSS_0        (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMBSSR_MASKSS_1        (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMBSSR_MASKSS_2        (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMBSSR_MASKSS_3        (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMBSSR_SS_Pos          (0U)
+#define RTC_ALRMBSSR_SS_Msk          (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMBSSR_SS              RTC_ALRMBSSR_SS_Msk
+
+/********************  Bits definition for RTC_SR register  *******************/
+#define RTC_SR_ITSF_Pos              (5U)
+#define RTC_SR_ITSF_Msk              (0x1UL << RTC_SR_ITSF_Pos)                /*!< 0x00000020 */
+#define RTC_SR_ITSF                  RTC_SR_ITSF_Msk
+#define RTC_SR_TSOVF_Pos             (4U)
+#define RTC_SR_TSOVF_Msk             (0x1UL << RTC_SR_TSOVF_Pos)               /*!< 0x00000010 */
+#define RTC_SR_TSOVF                 RTC_SR_TSOVF_Msk                          /*!< Timestamp overflow flag > */
+#define RTC_SR_TSF_Pos               (3U)
+#define RTC_SR_TSF_Msk               (0x1UL << RTC_SR_TSF_Pos)                 /*!< 0x00000008 */
+#define RTC_SR_TSF                   RTC_SR_TSF_Msk                            /*!< Timestamp flag > */
+#define RTC_SR_WUTF_Pos              (2U)
+#define RTC_SR_WUTF_Msk              (0x1UL << RTC_SR_WUTF_Pos)                /*!< 0x00000004 */
+#define RTC_SR_WUTF                  RTC_SR_WUTF_Msk                           /*!< Wakeup timer flag > */
+#define RTC_SR_ALRBF_Pos             (1U)
+#define RTC_SR_ALRBF_Msk             (0x1UL << RTC_SR_ALRBF_Pos)               /*!< 0x00000002 */
+#define RTC_SR_ALRBF                 RTC_SR_ALRBF_Msk
+#define RTC_SR_ALRAF_Pos             (0U)
+#define RTC_SR_ALRAF_Msk             (0x1UL << RTC_SR_ALRAF_Pos)               /*!< 0x00000001 */
+#define RTC_SR_ALRAF                 RTC_SR_ALRAF_Msk
+
+/********************  Bits definition for RTC_MISR register  *****************/
+#define RTC_MISR_ITSMF_Pos           (5U)
+#define RTC_MISR_ITSMF_Msk           (0x1UL << RTC_MISR_ITSMF_Pos)             /*!< 0x00000020 */
+#define RTC_MISR_ITSMF               RTC_MISR_ITSMF_Msk
+#define RTC_MISR_TSOVMF_Pos          (4U)
+#define RTC_MISR_TSOVMF_Msk          (0x1UL << RTC_MISR_TSOVMF_Pos)            /*!< 0x00000010 */
+#define RTC_MISR_TSOVMF              RTC_MISR_TSOVMF_Msk                       /*!< Timestamp overflow masked flag > */
+#define RTC_MISR_TSMF_Pos            (3U)
+#define RTC_MISR_TSMF_Msk            (0x1UL << RTC_MISR_TSMF_Pos)              /*!< 0x00000008 */
+#define RTC_MISR_TSMF                RTC_MISR_TSMF_Msk                         /*!< Timestamp masked flag > */
+#define RTC_MISR_WUTMF_Pos           (2U)
+#define RTC_MISR_WUTMF_Msk           (0x1UL << RTC_MISR_WUTMF_Pos)             /*!< 0x00000004 */
+#define RTC_MISR_WUTMF               RTC_MISR_WUTMF_Msk                        /*!< Wakeup timer masked flag > */
+#define RTC_MISR_ALRBMF_Pos          (1U)
+#define RTC_MISR_ALRBMF_Msk          (0x1UL << RTC_MISR_ALRBMF_Pos)            /*!< 0x00000002 */
+#define RTC_MISR_ALRBMF              RTC_MISR_ALRBMF_Msk
+#define RTC_MISR_ALRAMF_Pos          (0U)
+#define RTC_MISR_ALRAMF_Msk          (0x1UL << RTC_MISR_ALRAMF_Pos)            /*!< 0x00000001 */
+#define RTC_MISR_ALRAMF              RTC_MISR_ALRAMF_Msk
+
+/********************  Bits definition for RTC_SCR register  ******************/
+#define RTC_SCR_CITSF_Pos            (5U)
+#define RTC_SCR_CITSF_Msk            (0x1UL << RTC_SCR_CITSF_Pos)              /*!< 0x00000020 */
+#define RTC_SCR_CITSF                RTC_SCR_CITSF_Msk
+#define RTC_SCR_CTSOVF_Pos           (4U)
+#define RTC_SCR_CTSOVF_Msk           (0x1UL << RTC_SCR_CTSOVF_Pos)             /*!< 0x00000010 */
+#define RTC_SCR_CTSOVF               RTC_SCR_CTSOVF_Msk                        /*!< Clear timestamp overflow flag > */
+#define RTC_SCR_CTSF_Pos             (3U)
+#define RTC_SCR_CTSF_Msk             (0x1UL << RTC_SCR_CTSF_Pos)               /*!< 0x00000008 */
+#define RTC_SCR_CTSF                 RTC_SCR_CTSF_Msk                          /*!< Clear timestamp flag > */
+#define RTC_SCR_CWUTF_Pos            (2U)
+#define RTC_SCR_CWUTF_Msk            (0x1UL << RTC_SCR_CWUTF_Pos)              /*!< 0x00000004 */
+#define RTC_SCR_CWUTF                RTC_SCR_CWUTF_Msk                         /*!< Clear wakeup timer flag > */
+#define RTC_SCR_CALRBF_Pos           (1U)
+#define RTC_SCR_CALRBF_Msk           (0x1UL << RTC_SCR_CALRBF_Pos)             /*!< 0x00000002 */
+#define RTC_SCR_CALRBF               RTC_SCR_CALRBF_Msk
+#define RTC_SCR_CALRAF_Pos           (0U)
+#define RTC_SCR_CALRAF_Msk           (0x1UL << RTC_SCR_CALRAF_Pos)             /*!< 0x00000001 */
+#define RTC_SCR_CALRAF               RTC_SCR_CALRAF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                     Tamper and backup register (TAMP)                      */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for TAMP_CR1 register  *****************/
+#define TAMP_CR1_TAMP1E_Pos          (0U)
+#define TAMP_CR1_TAMP1E_Msk          (0x1UL << TAMP_CR1_TAMP1E_Pos)             /*!< 0x00000001 */
+#define TAMP_CR1_TAMP1E              TAMP_CR1_TAMP1E_Msk
+#define TAMP_CR1_TAMP2E_Pos          (1U)
+#define TAMP_CR1_TAMP2E_Msk          (0x1UL << TAMP_CR1_TAMP2E_Pos)             /*!< 0x00000002 */
+#define TAMP_CR1_TAMP2E              TAMP_CR1_TAMP2E_Msk
+#define TAMP_CR1_ITAMP3E_Pos         (18U)
+#define TAMP_CR1_ITAMP3E_Msk         (0x1UL << TAMP_CR1_ITAMP3E_Pos)            /*!< 0x00040000 */
+#define TAMP_CR1_ITAMP3E             TAMP_CR1_ITAMP3E_Msk
+#define TAMP_CR1_ITAMP4E_Pos         (19U)
+#define TAMP_CR1_ITAMP4E_Msk         (0x1UL << TAMP_CR1_ITAMP4E_Pos)            /*!< 0x00080000 */
+#define TAMP_CR1_ITAMP4E             TAMP_CR1_ITAMP4E_Msk
+#define TAMP_CR1_ITAMP5E_Pos         (20U)
+#define TAMP_CR1_ITAMP5E_Msk         (0x1UL << TAMP_CR1_ITAMP5E_Pos)            /*!< 0x00100000 */
+#define TAMP_CR1_ITAMP5E             TAMP_CR1_ITAMP5E_Msk
+#define TAMP_CR1_ITAMP6E_Pos         (21U)
+#define TAMP_CR1_ITAMP6E_Msk         (0x1UL << TAMP_CR1_ITAMP6E_Pos)            /*!< 0x00200000 */
+#define TAMP_CR1_ITAMP6E             TAMP_CR1_ITAMP6E_Msk
+
+/********************  Bits definition for TAMP_CR2 register  *****************/
+#define TAMP_CR2_TAMP1NOERASE_Pos    (0U)
+#define TAMP_CR2_TAMP1NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos)       /*!< 0x00000001 */
+#define TAMP_CR2_TAMP1NOERASE        TAMP_CR2_TAMP1NOERASE_Msk
+#define TAMP_CR2_TAMP2NOERASE_Pos    (1U)
+#define TAMP_CR2_TAMP2NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos)       /*!< 0x00000002 */
+#define TAMP_CR2_TAMP2NOERASE        TAMP_CR2_TAMP2NOERASE_Msk
+#define TAMP_CR2_TAMP1MSK_Pos        (16U)
+#define TAMP_CR2_TAMP1MSK_Msk        (0x1UL << TAMP_CR2_TAMP1MSK_Pos)           /*!< 0x00010000 */
+#define TAMP_CR2_TAMP1MSK            TAMP_CR2_TAMP1MSK_Msk
+#define TAMP_CR2_TAMP2MSK_Pos        (17U)
+#define TAMP_CR2_TAMP2MSK_Msk        (0x1UL << TAMP_CR2_TAMP2MSK_Pos)           /*!< 0x00020000 */
+#define TAMP_CR2_TAMP2MSK            TAMP_CR2_TAMP2MSK_Msk
+#define TAMP_CR2_TAMP1TRG_Pos        (24U)
+#define TAMP_CR2_TAMP1TRG_Msk        (0x1UL << TAMP_CR2_TAMP1TRG_Pos)           /*!< 0x01000000 */
+#define TAMP_CR2_TAMP1TRG            TAMP_CR2_TAMP1TRG_Msk
+#define TAMP_CR2_TAMP2TRG_Pos        (25U)
+#define TAMP_CR2_TAMP2TRG_Msk        (0x1UL << TAMP_CR2_TAMP2TRG_Pos)           /*!< 0x02000000 */
+#define TAMP_CR2_TAMP2TRG            TAMP_CR2_TAMP2TRG_Msk
+
+/********************  Bits definition for TAMP_FLTCR register  ***************/
+#define TAMP_FLTCR_TAMPFREQ_0        0x00000001U
+#define TAMP_FLTCR_TAMPFREQ_1        0x00000002U
+#define TAMP_FLTCR_TAMPFREQ_2        0x00000004U
+#define TAMP_FLTCR_TAMPFREQ_Pos      (0U)
+#define TAMP_FLTCR_TAMPFREQ_Msk      (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos)         /*!< 0x00000007 */
+#define TAMP_FLTCR_TAMPFREQ          TAMP_FLTCR_TAMPFREQ_Msk
+#define TAMP_FLTCR_TAMPFLT_0         0x00000008U
+#define TAMP_FLTCR_TAMPFLT_1         0x00000010U
+#define TAMP_FLTCR_TAMPFLT_Pos       (3U)
+#define TAMP_FLTCR_TAMPFLT_Msk       (0x3UL << TAMP_FLTCR_TAMPFLT_Pos)          /*!< 0x00000018 */
+#define TAMP_FLTCR_TAMPFLT           TAMP_FLTCR_TAMPFLT_Msk
+#define TAMP_FLTCR_TAMPPRCH_0        0x00000020U
+#define TAMP_FLTCR_TAMPPRCH_1        0x00000040U
+#define TAMP_FLTCR_TAMPPRCH_Pos      (5U)
+#define TAMP_FLTCR_TAMPPRCH_Msk      (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos)         /*!< 0x00000060 */
+#define TAMP_FLTCR_TAMPPRCH          TAMP_FLTCR_TAMPPRCH_Msk
+#define TAMP_FLTCR_TAMPPUDIS_Pos     (7U)
+#define TAMP_FLTCR_TAMPPUDIS_Msk     (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos)        /*!< 0x00000080 */
+#define TAMP_FLTCR_TAMPPUDIS         TAMP_FLTCR_TAMPPUDIS_Msk
+
+/********************  Bits definition for TAMP_IER register  *****************/
+#define TAMP_IER_TAMP1IE_Pos         (0U)
+#define TAMP_IER_TAMP1IE_Msk         (0x1UL << TAMP_IER_TAMP1IE_Pos)            /*!< 0x00000001 */
+#define TAMP_IER_TAMP1IE             TAMP_IER_TAMP1IE_Msk
+#define TAMP_IER_TAMP2IE_Pos         (1U)
+#define TAMP_IER_TAMP2IE_Msk         (0x1UL << TAMP_IER_TAMP2IE_Pos)            /*!< 0x00000002 */
+#define TAMP_IER_TAMP2IE             TAMP_IER_TAMP2IE_Msk
+#define TAMP_IER_ITAMP3IE_Pos        (18U)
+#define TAMP_IER_ITAMP3IE_Msk        (0x1UL << TAMP_IER_ITAMP3IE_Pos)           /*!< 0x00040000 */
+#define TAMP_IER_ITAMP3IE            TAMP_IER_ITAMP3IE_Msk
+#define TAMP_IER_ITAMP4IE_Pos        (19U)
+#define TAMP_IER_ITAMP4IE_Msk        (0x1UL << TAMP_IER_ITAMP4IE_Pos)           /*!< 0x00080000 */
+#define TAMP_IER_ITAMP4IE            TAMP_IER_ITAMP4IE_Msk
+#define TAMP_IER_ITAMP5IE_Pos        (20U)
+#define TAMP_IER_ITAMP5IE_Msk        (0x1UL << TAMP_IER_ITAMP5IE_Pos)           /*!< 0x00100000 */
+#define TAMP_IER_ITAMP5IE            TAMP_IER_ITAMP5IE_Msk
+#define TAMP_IER_ITAMP6IE_Pos        (21U)
+#define TAMP_IER_ITAMP6IE_Msk        (0x1UL << TAMP_IER_ITAMP6IE_Pos)           /*!< 0x00200000 */
+#define TAMP_IER_ITAMP6IE            TAMP_IER_ITAMP6IE_Msk
+
+/********************  Bits definition for TAMP_SR register  ******************/
+#define TAMP_SR_TAMP1F_Pos           (0U)
+#define TAMP_SR_TAMP1F_Msk           (0x1UL << TAMP_SR_TAMP1F_Pos)              /*!< 0x00000001 */
+#define TAMP_SR_TAMP1F               TAMP_SR_TAMP1F_Msk
+#define TAMP_SR_TAMP2F_Pos           (1U)
+#define TAMP_SR_TAMP2F_Msk           (0x1UL << TAMP_SR_TAMP2F_Pos)              /*!< 0x00000002 */
+#define TAMP_SR_TAMP2F               TAMP_SR_TAMP2F_Msk
+#define TAMP_SR_ITAMP3F_Pos          (18U)
+#define TAMP_SR_ITAMP3F_Msk          (0x1UL << TAMP_SR_ITAMP3F_Pos)             /*!< 0x00040000 */
+#define TAMP_SR_ITAMP3F              TAMP_SR_ITAMP3F_Msk
+#define TAMP_SR_ITAMP4F_Pos          (19U)
+#define TAMP_SR_ITAMP4F_Msk          (0x1UL << TAMP_SR_ITAMP4F_Pos)             /*!< 0x00080000 */
+#define TAMP_SR_ITAMP4F              TAMP_SR_ITAMP4F_Msk
+#define TAMP_SR_ITAMP5F_Pos          (20U)
+#define TAMP_SR_ITAMP5F_Msk          (0x1UL << TAMP_SR_ITAMP5F_Pos)             /*!< 0x00100000 */
+#define TAMP_SR_ITAMP5F              TAMP_SR_ITAMP5F_Msk
+#define TAMP_SR_ITAMP6F_Pos          (21U)
+#define TAMP_SR_ITAMP6F_Msk          (0x1UL << TAMP_SR_ITAMP6F_Pos)             /*!< 0x00200000 */
+#define TAMP_SR_ITAMP6F              TAMP_SR_ITAMP6F_Msk
+
+/********************  Bits definition for TAMP_MISR register  ****************/
+#define TAMP_MISR_TAMP1MF_Pos        (0U)
+#define TAMP_MISR_TAMP1MF_Msk        (0x1UL << TAMP_MISR_TAMP1MF_Pos)           /*!< 0x00000001 */
+#define TAMP_MISR_TAMP1MF            TAMP_MISR_TAMP1MF_Msk
+#define TAMP_MISR_TAMP2MF_Pos        (1U)
+#define TAMP_MISR_TAMP2MF_Msk        (0x1UL << TAMP_MISR_TAMP2MF_Pos)           /*!< 0x00000002 */
+#define TAMP_MISR_TAMP2MF            TAMP_MISR_TAMP2MF_Msk
+#define TAMP_MISR_ITAMP3MF_Pos       (18U)
+#define TAMP_MISR_ITAMP3MF_Msk       (0x1UL << TAMP_MISR_ITAMP3MF_Pos)          /*!< 0x00040000 */
+#define TAMP_MISR_ITAMP3MF           TAMP_MISR_ITAMP3MF_Msk
+#define TAMP_MISR_ITAMP4MF_Pos       (19U)
+#define TAMP_MISR_ITAMP4MF_Msk       (0x1UL << TAMP_MISR_ITAMP4MF_Pos)          /*!< 0x00080000 */
+#define TAMP_MISR_ITAMP4MF           TAMP_MISR_ITAMP4MF_Msk
+#define TAMP_MISR_ITAMP5MF_Pos       (20U)
+#define TAMP_MISR_ITAMP5MF_Msk       (0x1UL << TAMP_MISR_ITAMP5MF_Pos)          /*!< 0x00100000 */
+#define TAMP_MISR_ITAMP5MF           TAMP_MISR_ITAMP5MF_Msk
+#define TAMP_MISR_ITAMP6MF_Pos       (21U)
+#define TAMP_MISR_ITAMP6MF_Msk       (0x1UL << TAMP_MISR_ITAMP6MF_Pos)          /*!< 0x00200000 */
+#define TAMP_MISR_ITAMP6MF           TAMP_MISR_ITAMP6MF_Msk
+
+/********************  Bits definition for TAMP_SCR register  *****************/
+#define TAMP_SCR_CTAMP1F_Pos         (0U)
+#define TAMP_SCR_CTAMP1F_Msk         (0x1UL << TAMP_SCR_CTAMP1F_Pos)            /*!< 0x00000001 */
+#define TAMP_SCR_CTAMP1F             TAMP_SCR_CTAMP1F_Msk
+#define TAMP_SCR_CTAMP2F_Pos         (1U)
+#define TAMP_SCR_CTAMP2F_Msk         (0x1UL << TAMP_SCR_CTAMP2F_Pos)            /*!< 0x00000002 */
+#define TAMP_SCR_CTAMP2F             TAMP_SCR_CTAMP2F_Msk
+#define TAMP_SCR_CITAMP3F_Pos        (18U)
+#define TAMP_SCR_CITAMP3F_Msk        (0x1UL << TAMP_SCR_CITAMP3F_Pos)           /*!< 0x00040000 */
+#define TAMP_SCR_CITAMP3F            TAMP_SCR_CITAMP3F_Msk
+#define TAMP_SCR_CITAMP4F_Pos        (19U)
+#define TAMP_SCR_CITAMP4F_Msk        (0x1UL << TAMP_SCR_CITAMP4F_Pos)           /*!< 0x00080000 */
+#define TAMP_SCR_CITAMP4F            TAMP_SCR_CITAMP4F_Msk
+#define TAMP_SCR_CITAMP5F_Pos        (20U)
+#define TAMP_SCR_CITAMP5F_Msk        (0x1UL << TAMP_SCR_CITAMP5F_Pos)           /*!< 0x00100000 */
+#define TAMP_SCR_CITAMP5F            TAMP_SCR_CITAMP5F_Msk
+#define TAMP_SCR_CITAMP6F_Pos        (21U)
+#define TAMP_SCR_CITAMP6F_Msk        (0x1UL << TAMP_SCR_CITAMP6F_Pos)           /*!< 0x00200000 */
+#define TAMP_SCR_CITAMP6F            TAMP_SCR_CITAMP6F_Msk
+
+/********************  Bits definition for TAMP_BKP0R register  ***************/
+#define TAMP_BKP0R_Pos               (0U)
+#define TAMP_BKP0R_Msk               (0xFFFFFFFFUL << TAMP_BKP0R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP0R                   TAMP_BKP0R_Msk
+
+/********************  Bits definition for TAMP_BKP1R register  ***************/
+#define TAMP_BKP1R_Pos               (0U)
+#define TAMP_BKP1R_Msk               (0xFFFFFFFFUL << TAMP_BKP1R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP1R                   TAMP_BKP1R_Msk
+
+/********************  Bits definition for TAMP_BKP2R register  ***************/
+#define TAMP_BKP2R_Pos               (0U)
+#define TAMP_BKP2R_Msk               (0xFFFFFFFFUL << TAMP_BKP2R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP2R                   TAMP_BKP2R_Msk
+
+/********************  Bits definition for TAMP_BKP3R register  ***************/
+#define TAMP_BKP3R_Pos               (0U)
+#define TAMP_BKP3R_Msk               (0xFFFFFFFFUL << TAMP_BKP3R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP3R                   TAMP_BKP3R_Msk
+
+/********************  Bits definition for TAMP_BKP4R register  ***************/
+#define TAMP_BKP4R_Pos               (0U)
+#define TAMP_BKP4R_Msk               (0xFFFFFFFFUL << TAMP_BKP4R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP4R                   TAMP_BKP4R_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Serial Peripheral Interface (SPI)                   */
+/*                                                                            */
+/******************************************************************************/
+/*
+ * @brief Specific device feature definitions (not present on all devices in the STM32G0 series)
+ */
+#define SPI_I2S_SUPPORT                       /*!< I2S support */
+
+/*******************  Bit definition for SPI_CR1 register  ********************/
+#define SPI_CR1_CPHA_Pos            (0U)
+#define SPI_CR1_CPHA_Msk            (0x1UL << SPI_CR1_CPHA_Pos)                /*!< 0x00000001 */
+#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           /*!<Clock Phase      */
+#define SPI_CR1_CPOL_Pos            (1U)
+#define SPI_CR1_CPOL_Msk            (0x1UL << SPI_CR1_CPOL_Pos)                /*!< 0x00000002 */
+#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           /*!<Clock Polarity   */
+#define SPI_CR1_MSTR_Pos            (2U)
+#define SPI_CR1_MSTR_Msk            (0x1UL << SPI_CR1_MSTR_Pos)                /*!< 0x00000004 */
+#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           /*!<Master Selection */
+
+#define SPI_CR1_BR_Pos              (3U)
+#define SPI_CR1_BR_Msk              (0x7UL << SPI_CR1_BR_Pos)                  /*!< 0x00000038 */
+#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             /*!<BR[2:0] bits (Baud Rate Control) */
+#define SPI_CR1_BR_0                (0x1UL << SPI_CR1_BR_Pos)                  /*!< 0x00000008 */
+#define SPI_CR1_BR_1                (0x2UL << SPI_CR1_BR_Pos)                  /*!< 0x00000010 */
+#define SPI_CR1_BR_2                (0x4UL << SPI_CR1_BR_Pos)                  /*!< 0x00000020 */
+
+#define SPI_CR1_SPE_Pos             (6U)
+#define SPI_CR1_SPE_Msk             (0x1UL << SPI_CR1_SPE_Pos)                 /*!< 0x00000040 */
+#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            /*!<SPI Enable                          */
+#define SPI_CR1_LSBFIRST_Pos        (7U)
+#define SPI_CR1_LSBFIRST_Msk        (0x1UL << SPI_CR1_LSBFIRST_Pos)            /*!< 0x00000080 */
+#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       /*!<Frame Format                        */
+#define SPI_CR1_SSI_Pos             (8U)
+#define SPI_CR1_SSI_Msk             (0x1UL << SPI_CR1_SSI_Pos)                 /*!< 0x00000100 */
+#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            /*!<Internal slave select               */
+#define SPI_CR1_SSM_Pos             (9U)
+#define SPI_CR1_SSM_Msk             (0x1UL << SPI_CR1_SSM_Pos)                 /*!< 0x00000200 */
+#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            /*!<Software slave management           */
+#define SPI_CR1_RXONLY_Pos          (10U)
+#define SPI_CR1_RXONLY_Msk          (0x1UL << SPI_CR1_RXONLY_Pos)              /*!< 0x00000400 */
+#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         /*!<Receive only                        */
+#define SPI_CR1_CRCL_Pos            (11U)
+#define SPI_CR1_CRCL_Msk            (0x1UL << SPI_CR1_CRCL_Pos)                /*!< 0x00000800 */
+#define SPI_CR1_CRCL                SPI_CR1_CRCL_Msk                           /*!< CRC Length */
+#define SPI_CR1_CRCNEXT_Pos         (12U)
+#define SPI_CR1_CRCNEXT_Msk         (0x1UL << SPI_CR1_CRCNEXT_Pos)             /*!< 0x00001000 */
+#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        /*!<Transmit CRC next                   */
+#define SPI_CR1_CRCEN_Pos           (13U)
+#define SPI_CR1_CRCEN_Msk           (0x1UL << SPI_CR1_CRCEN_Pos)               /*!< 0x00002000 */
+#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          /*!<Hardware CRC calculation enable     */
+#define SPI_CR1_BIDIOE_Pos          (14U)
+#define SPI_CR1_BIDIOE_Msk          (0x1UL << SPI_CR1_BIDIOE_Pos)              /*!< 0x00004000 */
+#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         /*!<Output enable in bidirectional mode */
+#define SPI_CR1_BIDIMODE_Pos        (15U)
+#define SPI_CR1_BIDIMODE_Msk        (0x1UL << SPI_CR1_BIDIMODE_Pos)            /*!< 0x00008000 */
+#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       /*!<Bidirectional data mode enable      */
+
+/*******************  Bit definition for SPI_CR2 register  ********************/
+#define SPI_CR2_RXDMAEN_Pos         (0U)
+#define SPI_CR2_RXDMAEN_Msk         (0x1UL << SPI_CR2_RXDMAEN_Pos)             /*!< 0x00000001 */
+#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        /*!< Rx Buffer DMA Enable */
+#define SPI_CR2_TXDMAEN_Pos         (1U)
+#define SPI_CR2_TXDMAEN_Msk         (0x1UL << SPI_CR2_TXDMAEN_Pos)             /*!< 0x00000002 */
+#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        /*!< Tx Buffer DMA Enable */
+#define SPI_CR2_SSOE_Pos            (2U)
+#define SPI_CR2_SSOE_Msk            (0x1UL << SPI_CR2_SSOE_Pos)                /*!< 0x00000004 */
+#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           /*!< SS Output Enable */
+#define SPI_CR2_NSSP_Pos            (3U)
+#define SPI_CR2_NSSP_Msk            (0x1UL << SPI_CR2_NSSP_Pos)                /*!< 0x00000008 */
+#define SPI_CR2_NSSP                SPI_CR2_NSSP_Msk                           /*!< NSS pulse management Enable */
+#define SPI_CR2_FRF_Pos             (4U)
+#define SPI_CR2_FRF_Msk             (0x1UL << SPI_CR2_FRF_Pos)                 /*!< 0x00000010 */
+#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            /*!< Frame Format Enable */
+#define SPI_CR2_ERRIE_Pos           (5U)
+#define SPI_CR2_ERRIE_Msk           (0x1UL << SPI_CR2_ERRIE_Pos)               /*!< 0x00000020 */
+#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          /*!< Error Interrupt Enable */
+#define SPI_CR2_RXNEIE_Pos          (6U)
+#define SPI_CR2_RXNEIE_Msk          (0x1UL << SPI_CR2_RXNEIE_Pos)              /*!< 0x00000040 */
+#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         /*!< RX buffer Not Empty Interrupt Enable */
+#define SPI_CR2_TXEIE_Pos           (7U)
+#define SPI_CR2_TXEIE_Msk           (0x1UL << SPI_CR2_TXEIE_Pos)               /*!< 0x00000080 */
+#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          /*!< Tx buffer Empty Interrupt Enable */
+#define SPI_CR2_DS_Pos              (8U)
+#define SPI_CR2_DS_Msk              (0xFUL << SPI_CR2_DS_Pos)                  /*!< 0x00000F00 */
+#define SPI_CR2_DS                  SPI_CR2_DS_Msk                             /*!< DS[3:0] Data Size */
+#define SPI_CR2_DS_0                (0x1UL << SPI_CR2_DS_Pos)                  /*!< 0x00000100 */
+#define SPI_CR2_DS_1                (0x2UL << SPI_CR2_DS_Pos)                  /*!< 0x00000200 */
+#define SPI_CR2_DS_2                (0x4UL << SPI_CR2_DS_Pos)                  /*!< 0x00000400 */
+#define SPI_CR2_DS_3                (0x8UL << SPI_CR2_DS_Pos)                  /*!< 0x00000800 */
+#define SPI_CR2_FRXTH_Pos           (12U)
+#define SPI_CR2_FRXTH_Msk           (0x1UL << SPI_CR2_FRXTH_Pos)               /*!< 0x00001000 */
+#define SPI_CR2_FRXTH               SPI_CR2_FRXTH_Msk                          /*!< FIFO reception Threshold */
+#define SPI_CR2_LDMARX_Pos          (13U)
+#define SPI_CR2_LDMARX_Msk          (0x1UL << SPI_CR2_LDMARX_Pos)              /*!< 0x00002000 */
+#define SPI_CR2_LDMARX              SPI_CR2_LDMARX_Msk                         /*!< Last DMA transfer for reception */
+#define SPI_CR2_LDMATX_Pos          (14U)
+#define SPI_CR2_LDMATX_Msk          (0x1UL << SPI_CR2_LDMATX_Pos)              /*!< 0x00004000 */
+#define SPI_CR2_LDMATX              SPI_CR2_LDMATX_Msk                         /*!< Last DMA transfer for transmission */
+
+/********************  Bit definition for SPI_SR register  ********************/
+#define SPI_SR_RXNE_Pos             (0U)
+#define SPI_SR_RXNE_Msk             (0x1UL << SPI_SR_RXNE_Pos)                 /*!< 0x00000001 */
+#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            /*!< Receive buffer Not Empty */
+#define SPI_SR_TXE_Pos              (1U)
+#define SPI_SR_TXE_Msk              (0x1UL << SPI_SR_TXE_Pos)                  /*!< 0x00000002 */
+#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             /*!< Transmit buffer Empty */
+#define SPI_SR_CHSIDE_Pos           (2U)
+#define SPI_SR_CHSIDE_Msk           (0x1UL << SPI_SR_CHSIDE_Pos)               /*!< 0x00000004 */
+#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          /*!< Channel side */
+#define SPI_SR_UDR_Pos              (3U)
+#define SPI_SR_UDR_Msk              (0x1UL << SPI_SR_UDR_Pos)                  /*!< 0x00000008 */
+#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             /*!< Underrun flag */
+#define SPI_SR_CRCERR_Pos           (4U)
+#define SPI_SR_CRCERR_Msk           (0x1UL << SPI_SR_CRCERR_Pos)               /*!< 0x00000010 */
+#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          /*!< CRC Error flag */
+#define SPI_SR_MODF_Pos             (5U)
+#define SPI_SR_MODF_Msk             (0x1UL << SPI_SR_MODF_Pos)                 /*!< 0x00000020 */
+#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            /*!< Mode fault */
+#define SPI_SR_OVR_Pos              (6U)
+#define SPI_SR_OVR_Msk              (0x1UL << SPI_SR_OVR_Pos)                  /*!< 0x00000040 */
+#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             /*!< Overrun flag */
+#define SPI_SR_BSY_Pos              (7U)
+#define SPI_SR_BSY_Msk              (0x1UL << SPI_SR_BSY_Pos)                  /*!< 0x00000080 */
+#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             /*!< Busy flag */
+#define SPI_SR_FRE_Pos              (8U)
+#define SPI_SR_FRE_Msk              (0x1UL << SPI_SR_FRE_Pos)                  /*!< 0x00000100 */
+#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             /*!< TI frame format error */
+#define SPI_SR_FRLVL_Pos            (9U)
+#define SPI_SR_FRLVL_Msk            (0x3UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000600 */
+#define SPI_SR_FRLVL                SPI_SR_FRLVL_Msk                           /*!< FIFO Reception Level */
+#define SPI_SR_FRLVL_0              (0x1UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000200 */
+#define SPI_SR_FRLVL_1              (0x2UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000400 */
+#define SPI_SR_FTLVL_Pos            (11U)
+#define SPI_SR_FTLVL_Msk            (0x3UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001800 */
+#define SPI_SR_FTLVL                SPI_SR_FTLVL_Msk                           /*!< FIFO Transmission Level */
+#define SPI_SR_FTLVL_0              (0x1UL << SPI_SR_FTLVL_Pos)                /*!< 0x00000800 */
+#define SPI_SR_FTLVL_1              (0x2UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001000 */
+
+/********************  Bit definition for SPI_DR register  ********************/
+#define SPI_DR_DR_Pos               (0U)
+#define SPI_DR_DR_Msk               (0xFFFFUL << SPI_DR_DR_Pos)                /*!< 0x0000FFFF */
+#define SPI_DR_DR                   SPI_DR_DR_Msk                              /*!<Data Register           */
+
+/*******************  Bit definition for SPI_CRCPR register  ******************/
+#define SPI_CRCPR_CRCPOLY_Pos       (0U)
+#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)        /*!< 0x0000FFFF */
+#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      /*!<CRC polynomial register */
+
+/******************  Bit definition for SPI_RXCRCR register  ******************/
+#define SPI_RXCRCR_RXCRC_Pos        (0U)
+#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       /*!<Rx CRC Register         */
+
+/******************  Bit definition for SPI_TXCRCR register  ******************/
+#define SPI_TXCRCR_TXCRC_Pos        (0U)
+#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       /*!<Tx CRC Register         */
+
+/******************  Bit definition for SPI_I2SCFGR register  *****************/
+#define SPI_I2SCFGR_CHLEN_Pos       (0U)
+#define SPI_I2SCFGR_CHLEN_Msk       (0x1UL << SPI_I2SCFGR_CHLEN_Pos)           /*!< 0x00000001 */
+#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      /*!<Channel length (number of bits per audio channel) */
+#define SPI_I2SCFGR_DATLEN_Pos      (1U)
+#define SPI_I2SCFGR_DATLEN_Msk      (0x3UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000006 */
+#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     /*!<DATLEN[1:0] bits (Data length to be transferred) */
+#define SPI_I2SCFGR_DATLEN_0        (0x1UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000002 */
+#define SPI_I2SCFGR_DATLEN_1        (0x2UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000004 */
+#define SPI_I2SCFGR_CKPOL_Pos       (3U)
+#define SPI_I2SCFGR_CKPOL_Msk       (0x1UL << SPI_I2SCFGR_CKPOL_Pos)           /*!< 0x00000008 */
+#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      /*!<steady state clock polarity */
+#define SPI_I2SCFGR_I2SSTD_Pos      (4U)
+#define SPI_I2SCFGR_I2SSTD_Msk      (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000030 */
+#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     /*!<I2SSTD[1:0] bits (I2S standard selection) */
+#define SPI_I2SCFGR_I2SSTD_0        (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000010 */
+#define SPI_I2SCFGR_I2SSTD_1        (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000020 */
+#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)
+#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)         /*!< 0x00000080 */
+#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    /*!<PCM frame synchronization */
+#define SPI_I2SCFGR_I2SCFG_Pos      (8U)
+#define SPI_I2SCFGR_I2SCFG_Msk      (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000300 */
+#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     /*!<I2SCFG[1:0] bits (I2S configuration mode) */
+#define SPI_I2SCFGR_I2SCFG_0        (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000100 */
+#define SPI_I2SCFGR_I2SCFG_1        (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000200 */
+#define SPI_I2SCFGR_I2SE_Pos        (10U)
+#define SPI_I2SCFGR_I2SE_Msk        (0x1UL << SPI_I2SCFGR_I2SE_Pos)            /*!< 0x00000400 */
+#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       /*!<I2S Enable */
+#define SPI_I2SCFGR_I2SMOD_Pos      (11U)
+#define SPI_I2SCFGR_I2SMOD_Msk      (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)          /*!< 0x00000800 */
+#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     /*!<I2S mode selection */
+#define SPI_I2SCFGR_ASTRTEN_Pos     (12U)
+#define SPI_I2SCFGR_ASTRTEN_Msk     (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)         /*!< 0x00001000 */
+#define SPI_I2SCFGR_ASTRTEN         SPI_I2SCFGR_ASTRTEN_Msk                    /*!<Asynchronous start enable */
+
+/******************  Bit definition for SPI_I2SPR register  *******************/
+#define SPI_I2SPR_I2SDIV_Pos        (0U)
+#define SPI_I2SPR_I2SDIV_Msk        (0xFFUL << SPI_I2SPR_I2SDIV_Pos)           /*!< 0x000000FF */
+#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       /*!<I2S Linear prescaler */
+#define SPI_I2SPR_ODD_Pos           (8U)
+#define SPI_I2SPR_ODD_Msk           (0x1UL << SPI_I2SPR_ODD_Pos)               /*!< 0x00000100 */
+#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          /*!<Odd factor for the prescaler */
+#define SPI_I2SPR_MCKOE_Pos         (9U)
+#define SPI_I2SPR_MCKOE_Msk         (0x1UL << SPI_I2SPR_MCKOE_Pos)             /*!< 0x00000200 */
+#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        /*!<Master Clock Output Enable */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 SYSCFG                                     */
+/*                                                                            */
+/******************************************************************************/
+/*****************  Bit definition for SYSCFG_CFGR1 register  ****************/
+#define SYSCFG_CFGR1_MEM_MODE_Pos             (0U)
+#define SYSCFG_CFGR1_MEM_MODE_Msk             (0x3UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000003 */
+#define SYSCFG_CFGR1_MEM_MODE                 SYSCFG_CFGR1_MEM_MODE_Msk            /*!< SYSCFG_Memory Remap Config */
+#define SYSCFG_CFGR1_MEM_MODE_0               (0x1UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000001 */
+#define SYSCFG_CFGR1_MEM_MODE_1               (0x2UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000002 */
+#define SYSCFG_CFGR1_PA11_RMP_Pos             (3U)
+#define SYSCFG_CFGR1_PA11_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA11_RMP_Pos) /*!< 0x00000008 */
+#define SYSCFG_CFGR1_PA11_RMP                 SYSCFG_CFGR1_PA11_RMP_Msk            /*!< PA11 Remap */
+#define SYSCFG_CFGR1_PA12_RMP_Pos             (4U)
+#define SYSCFG_CFGR1_PA12_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA12_RMP_Pos) /*!< 0x00000010 */
+#define SYSCFG_CFGR1_PA12_RMP                 SYSCFG_CFGR1_PA12_RMP_Msk            /*!< PA12 Remap */
+#define SYSCFG_CFGR1_IR_POL_Pos               (5U)
+#define SYSCFG_CFGR1_IR_POL_Msk               (0x1UL << SYSCFG_CFGR1_IR_POL_Pos) /*!< 0x00000020 */
+#define SYSCFG_CFGR1_IR_POL                   SYSCFG_CFGR1_IR_POL_Msk            /*!< IROut Polarity Selection */
+#define SYSCFG_CFGR1_IR_MOD_Pos               (6U)
+#define SYSCFG_CFGR1_IR_MOD_Msk               (0x3UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x000000C0 */
+#define SYSCFG_CFGR1_IR_MOD                   SYSCFG_CFGR1_IR_MOD_Msk            /*!< IRDA Modulation Envelope signal source selection */
+#define SYSCFG_CFGR1_IR_MOD_0                 (0x1UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000040 */
+#define SYSCFG_CFGR1_IR_MOD_1                 (0x2UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000080 */
+#define SYSCFG_CFGR1_BOOSTEN_Pos              (8U)
+#define SYSCFG_CFGR1_BOOSTEN_Msk              (0x1UL << SYSCFG_CFGR1_BOOSTEN_Pos) /*!< 0x00000100 */
+#define SYSCFG_CFGR1_BOOSTEN                  SYSCFG_CFGR1_BOOSTEN_Msk            /*!< I/O analog switch voltage booster enable */
+#define SYSCFG_CFGR1_UCPD1_STROBE_Pos         (9U)
+#define SYSCFG_CFGR1_UCPD1_STROBE_Msk         (0x1UL << SYSCFG_CFGR1_UCPD1_STROBE_Pos) /*!< 0x00000200 */
+#define SYSCFG_CFGR1_UCPD1_STROBE             SYSCFG_CFGR1_UCPD1_STROBE_Msk            /*!< Strobe signal bit for UCPD1 */
+#define SYSCFG_CFGR1_UCPD2_STROBE_Pos         (10U)
+#define SYSCFG_CFGR1_UCPD2_STROBE_Msk         (0x1UL << SYSCFG_CFGR1_UCPD2_STROBE_Pos) /*!< 0x00000400 */
+#define SYSCFG_CFGR1_UCPD2_STROBE             SYSCFG_CFGR1_UCPD2_STROBE_Msk            /*!< Strobe signal bit for UCPD2 */
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Pos          (16U)
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB6_FMP_Pos)  /*!< 0x00010000 */
+#define SYSCFG_CFGR1_I2C_PB6_FMP              SYSCFG_CFGR1_I2C_PB6_FMP_Msk             /*!< I2C PB6 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Pos          (17U)
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB7_FMP_Pos)  /*!< 0x00020000 */
+#define SYSCFG_CFGR1_I2C_PB7_FMP              SYSCFG_CFGR1_I2C_PB7_FMP_Msk             /*!< I2C PB7 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Pos          (18U)
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB8_FMP_Pos)  /*!< 0x00040000 */
+#define SYSCFG_CFGR1_I2C_PB8_FMP              SYSCFG_CFGR1_I2C_PB8_FMP_Msk             /*!< I2C PB8 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Pos          (19U)
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB9_FMP_Pos)  /*!< 0x00080000 */
+#define SYSCFG_CFGR1_I2C_PB9_FMP              SYSCFG_CFGR1_I2C_PB9_FMP_Msk             /*!< I2C PB9 Fast mode plus */
+#define SYSCFG_CFGR1_I2C1_FMP_Pos             (20U)
+#define SYSCFG_CFGR1_I2C1_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C1_FMP_Pos)     /*!< 0x00100000 */
+#define SYSCFG_CFGR1_I2C1_FMP                 SYSCFG_CFGR1_I2C1_FMP_Msk                /*!< Enable Fast Mode Plus on PB10, PB11, PF6 and PF7  */
+#define SYSCFG_CFGR1_I2C2_FMP_Pos             (21U)
+#define SYSCFG_CFGR1_I2C2_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C2_FMP_Pos)     /*!< 0x00200000 */
+#define SYSCFG_CFGR1_I2C2_FMP                 SYSCFG_CFGR1_I2C2_FMP_Msk                /*!< Enable I2C2 Fast mode plus  */
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Pos          (22U)
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PA9_FMP_Pos)  /*!< 0x00400000 */
+#define SYSCFG_CFGR1_I2C_PA9_FMP              SYSCFG_CFGR1_I2C_PA9_FMP_Msk             /*!< Enable Fast Mode Plus on PA9  */
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Pos         (23U)
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Msk         (0x1UL << SYSCFG_CFGR1_I2C_PA10_FMP_Pos) /*!< 0x00800000 */
+#define SYSCFG_CFGR1_I2C_PA10_FMP             SYSCFG_CFGR1_I2C_PA10_FMP_Msk            /*!< Enable Fast Mode Plus on PA10 */
+
+/******************  Bit definition for SYSCFG_CFGR2 register  ****************/
+#define SYSCFG_CFGR2_CLL_Pos                  (0U)
+#define SYSCFG_CFGR2_CLL_Msk                  (0x1UL << SYSCFG_CFGR2_CLL_Pos)   /*!< 0x00000001 */
+#define SYSCFG_CFGR2_CLL                      SYSCFG_CFGR2_CLL_Msk              /*!< Enables and locks the LOCKUP (Hardfault) output of CortexM0 with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_SPL_Pos                  (1U)
+#define SYSCFG_CFGR2_SPL_Msk                  (0x1UL << SYSCFG_CFGR2_SPL_Pos)   /*!< 0x00000002 */
+#define SYSCFG_CFGR2_SPL                      SYSCFG_CFGR2_SPL_Msk              /*!< Enables and locks the SRAM_PARITY error signal with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_PVDL_Pos                 (2U)
+#define SYSCFG_CFGR2_PVDL_Msk                 (0x1UL << SYSCFG_CFGR2_PVDL_Pos)  /*!< 0x00000004 */
+#define SYSCFG_CFGR2_PVDL                     SYSCFG_CFGR2_PVDL_Msk             /*!< Enables and locks the PVD connection with Timer1 Break Input and also the PVD_EN and PVDSEL[2:0] bits of the Power Control Interface */
+#define SYSCFG_CFGR2_ECCL_Pos                 (3U)
+#define SYSCFG_CFGR2_ECCL_Msk                 (0x1UL << SYSCFG_CFGR2_ECCL_Pos)  /*!< 0x00000008 */
+#define SYSCFG_CFGR2_ECCL                     SYSCFG_CFGR2_ECCL_Msk             /*!< ECCL */
+#define SYSCFG_CFGR2_SPF_Pos                  (8U)
+#define SYSCFG_CFGR2_SPF_Msk                  (0x1UL << SYSCFG_CFGR2_SPF_Pos)   /*!< 0x00000100 */
+#define SYSCFG_CFGR2_SPF                      SYSCFG_CFGR2_SPF_Msk              /*!< SRAM Parity error flag */
+#define SYSCFG_CFGR2_SRAM_PE                  SYSCFG_CFGR2_SPF                  /*!< SRAM Parity error flag (define maintained for legacy purpose) */
+
+/*****************  Bit definition for SYSCFG_ITLINEx ISR Wrapper register  ****************/
+#define SYSCFG_ITLINE0_SR_EWDG_Pos            (0U)
+#define SYSCFG_ITLINE0_SR_EWDG_Msk            (0x1UL << SYSCFG_ITLINE0_SR_EWDG_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE0_SR_EWDG                SYSCFG_ITLINE0_SR_EWDG_Msk       /*!< EWDG interrupt */
+#define SYSCFG_ITLINE1_SR_PVDOUT_Pos          (0U)
+#define SYSCFG_ITLINE1_SR_PVDOUT_Msk          (0x1UL << SYSCFG_ITLINE1_SR_PVDOUT_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE1_SR_PVDOUT              SYSCFG_ITLINE1_SR_PVDOUT_Msk     /*!< Power voltage detection -> exti[16] Interrupt */
+#define SYSCFG_ITLINE2_SR_TAMPER_Pos          (0U)
+#define SYSCFG_ITLINE2_SR_TAMPER_Msk          (0x1UL << SYSCFG_ITLINE2_SR_TAMPER_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE2_SR_TAMPER              SYSCFG_ITLINE2_SR_TAMPER_Msk     /*!< TAMPER -> exti[21] interrupt */
+#define SYSCFG_ITLINE2_SR_RTC_Pos             (1U)
+#define SYSCFG_ITLINE2_SR_RTC_Msk             (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE2_SR_RTC                 SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos       (0U)
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC           SYSCFG_ITLINE3_SR_FLASH_ECC_Msk  /*!< Flash ITF ECC interrupt */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos       (1U)
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF           SYSCFG_ITLINE3_SR_FLASH_ITF_Msk  /*!< FLASH ITF interrupt */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos        (0U)
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk        (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL            SYSCFG_ITLINE4_SR_CLK_CTRL_Msk   /*!< RCC interrupt */
+#define SYSCFG_ITLINE5_SR_EXTI0_Pos           (0U)
+#define SYSCFG_ITLINE5_SR_EXTI0_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE5_SR_EXTI0               SYSCFG_ITLINE5_SR_EXTI0_Msk      /*!< External Interrupt 0 */
+#define SYSCFG_ITLINE5_SR_EXTI1_Pos           (1U)
+#define SYSCFG_ITLINE5_SR_EXTI1_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE5_SR_EXTI1               SYSCFG_ITLINE5_SR_EXTI1_Msk      /*!< External Interrupt 1 */
+#define SYSCFG_ITLINE6_SR_EXTI2_Pos           (0U)
+#define SYSCFG_ITLINE6_SR_EXTI2_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE6_SR_EXTI2               SYSCFG_ITLINE6_SR_EXTI2_Msk      /*!< External Interrupt 2 */
+#define SYSCFG_ITLINE6_SR_EXTI3_Pos           (1U)
+#define SYSCFG_ITLINE6_SR_EXTI3_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE6_SR_EXTI3               SYSCFG_ITLINE6_SR_EXTI3_Msk      /*!< External Interrupt 3 */
+#define SYSCFG_ITLINE7_SR_EXTI4_Pos           (0U)
+#define SYSCFG_ITLINE7_SR_EXTI4_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE7_SR_EXTI4               SYSCFG_ITLINE7_SR_EXTI4_Msk      /*!< External Interrupt 4 */
+#define SYSCFG_ITLINE7_SR_EXTI5_Pos           (1U)
+#define SYSCFG_ITLINE7_SR_EXTI5_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE7_SR_EXTI5               SYSCFG_ITLINE7_SR_EXTI5_Msk      /*!< External Interrupt 5 */
+#define SYSCFG_ITLINE7_SR_EXTI6_Pos           (2U)
+#define SYSCFG_ITLINE7_SR_EXTI6_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE7_SR_EXTI6               SYSCFG_ITLINE7_SR_EXTI6_Msk      /*!< External Interrupt 6 */
+#define SYSCFG_ITLINE7_SR_EXTI7_Pos           (3U)
+#define SYSCFG_ITLINE7_SR_EXTI7_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE7_SR_EXTI7               SYSCFG_ITLINE7_SR_EXTI7_Msk      /*!< External Interrupt 7 */
+#define SYSCFG_ITLINE7_SR_EXTI8_Pos           (4U)
+#define SYSCFG_ITLINE7_SR_EXTI8_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE7_SR_EXTI8               SYSCFG_ITLINE7_SR_EXTI8_Msk      /*!< External Interrupt 8 */
+#define SYSCFG_ITLINE7_SR_EXTI9_Pos           (5U)
+#define SYSCFG_ITLINE7_SR_EXTI9_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */
+#define SYSCFG_ITLINE7_SR_EXTI9               SYSCFG_ITLINE7_SR_EXTI9_Msk      /*!< External Interrupt 9 */
+#define SYSCFG_ITLINE7_SR_EXTI10_Pos          (6U)
+#define SYSCFG_ITLINE7_SR_EXTI10_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */
+#define SYSCFG_ITLINE7_SR_EXTI10              SYSCFG_ITLINE7_SR_EXTI10_Msk     /*!< External Interrupt 10 */
+#define SYSCFG_ITLINE7_SR_EXTI11_Pos          (7U)
+#define SYSCFG_ITLINE7_SR_EXTI11_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */
+#define SYSCFG_ITLINE7_SR_EXTI11              SYSCFG_ITLINE7_SR_EXTI11_Msk     /*!< External Interrupt 11 */
+#define SYSCFG_ITLINE7_SR_EXTI12_Pos          (8U)
+#define SYSCFG_ITLINE7_SR_EXTI12_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */
+#define SYSCFG_ITLINE7_SR_EXTI12              SYSCFG_ITLINE7_SR_EXTI12_Msk     /*!< External Interrupt 12 */
+#define SYSCFG_ITLINE7_SR_EXTI13_Pos          (9U)
+#define SYSCFG_ITLINE7_SR_EXTI13_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */
+#define SYSCFG_ITLINE7_SR_EXTI13              SYSCFG_ITLINE7_SR_EXTI13_Msk     /*!< External Interrupt 13 */
+#define SYSCFG_ITLINE7_SR_EXTI14_Pos          (10U)
+#define SYSCFG_ITLINE7_SR_EXTI14_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */
+#define SYSCFG_ITLINE7_SR_EXTI14              SYSCFG_ITLINE7_SR_EXTI14_Msk     /*!< External Interrupt 14 */
+#define SYSCFG_ITLINE7_SR_EXTI15_Pos          (11U)
+#define SYSCFG_ITLINE7_SR_EXTI15_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */
+#define SYSCFG_ITLINE7_SR_EXTI15              SYSCFG_ITLINE7_SR_EXTI15_Msk     /*!< External Interrupt 15 */
+#define SYSCFG_ITLINE8_SR_UCPD1_Pos           (0U)
+#define SYSCFG_ITLINE8_SR_UCPD1_Msk           (0x1UL << SYSCFG_ITLINE8_SR_UCPD1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE8_SR_UCPD1               SYSCFG_ITLINE8_SR_UCPD1_Msk       /*!< UCPD1 -> exti[32] Interrupt */
+#define SYSCFG_ITLINE8_SR_UCPD2_Pos           (1U)
+#define SYSCFG_ITLINE8_SR_UCPD2_Msk           (0x1UL << SYSCFG_ITLINE8_SR_UCPD2_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE8_SR_UCPD2               SYSCFG_ITLINE8_SR_UCPD2_Msk       /*!< UCPD2 -> exti[33] Interrupt */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos        (0U)
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk        (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1            SYSCFG_ITLINE9_SR_DMA1_CH1_Msk   /*!< DMA1 Channel 1 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos       (0U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2           SYSCFG_ITLINE10_SR_DMA1_CH2_Msk  /*!< DMA1 Channel 2 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos       (1U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3           SYSCFG_ITLINE10_SR_DMA1_CH3_Msk  /*!< DMA2 Channel 3 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos        (0U)
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk        (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE11_SR_DMAMUX1            SYSCFG_ITLINE11_SR_DMAMUX1_Msk    /*!< DMAMUX Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos       (1U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4           SYSCFG_ITLINE11_SR_DMA1_CH4_Msk  /*!< DMA1 Channel 4 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos       (2U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5           SYSCFG_ITLINE11_SR_DMA1_CH5_Msk  /*!< DMA1 Channel 5 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH6_Pos       (3U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH6_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH6_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH6           SYSCFG_ITLINE11_SR_DMA1_CH6_Msk  /*!< DMA1 Channel 6 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH7_Pos       (4U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH7_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH7_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH7           SYSCFG_ITLINE11_SR_DMA1_CH7_Msk  /*!< DMA1 Channel 7 Interrupt */
+#define SYSCFG_ITLINE12_SR_ADC_Pos            (0U)
+#define SYSCFG_ITLINE12_SR_ADC_Msk            (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE12_SR_ADC                SYSCFG_ITLINE12_SR_ADC_Msk       /*!< ADC Interrupt */
+#define SYSCFG_ITLINE12_SR_COMP1_Pos          (1U)
+#define SYSCFG_ITLINE12_SR_COMP1_Msk          (0x1UL << SYSCFG_ITLINE12_SR_COMP1_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE12_SR_COMP1              SYSCFG_ITLINE12_SR_COMP1_Msk     /*!< COMP1 Interrupt -> exti[17] */
+#define SYSCFG_ITLINE12_SR_COMP2_Pos          (2U)
+#define SYSCFG_ITLINE12_SR_COMP2_Msk          (0x1UL << SYSCFG_ITLINE12_SR_COMP2_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE12_SR_COMP2              SYSCFG_ITLINE12_SR_COMP2_Msk     /*!< COMP2 Interrupt -> exti[18] */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos       (0U)
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU           SYSCFG_ITLINE13_SR_TIM1_CCU_Msk  /*!< TIM1 CCU Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos       (1U)
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG           SYSCFG_ITLINE13_SR_TIM1_TRG_Msk  /*!< TIM1 TRG Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos       (2U)
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD           SYSCFG_ITLINE13_SR_TIM1_UPD_Msk  /*!< TIM1 UPD Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos       (3U)
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK           SYSCFG_ITLINE13_SR_TIM1_BRK_Msk  /*!< TIM1 BRK Interrupt */
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos        (0U)
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk        (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE14_SR_TIM1_CC            SYSCFG_ITLINE14_SR_TIM1_CC_Msk   /*!< TIM1 CC Interrupt */
+#define SYSCFG_ITLINE15_SR_TIM2_GLB_Pos       (0U)
+#define SYSCFG_ITLINE15_SR_TIM2_GLB_Msk       (0x1UL << SYSCFG_ITLINE15_SR_TIM2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE15_SR_TIM2_GLB           SYSCFG_ITLINE15_SR_TIM2_GLB_Msk  /*!< TIM2 GLB Interrupt */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos       (0U)
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk       (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB           SYSCFG_ITLINE16_SR_TIM3_GLB_Msk  /*!< TIM3 GLB Interrupt */
+#define SYSCFG_ITLINE17_SR_TIM6_GLB_Pos       (0U)
+#define SYSCFG_ITLINE17_SR_TIM6_GLB_Msk       (0x1UL << SYSCFG_ITLINE17_SR_TIM6_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE17_SR_TIM6_GLB           SYSCFG_ITLINE17_SR_TIM6_GLB_Msk  /*!< TIM6 GLB Interrupt */
+#define SYSCFG_ITLINE17_SR_DAC_Pos            (1U)
+#define SYSCFG_ITLINE17_SR_DAC_Msk            (0x1UL << SYSCFG_ITLINE17_SR_DAC_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE17_SR_DAC                SYSCFG_ITLINE17_SR_DAC_Msk       /*!< DAC Interrupt */
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos     (2U)
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk     (0x1UL << SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB         SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk /*!< LPTIM1 -> exti[29] Interrupt */
+#define SYSCFG_ITLINE18_SR_TIM7_GLB_Pos       (0U)
+#define SYSCFG_ITLINE18_SR_TIM7_GLB_Msk       (0x1UL << SYSCFG_ITLINE18_SR_TIM7_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE18_SR_TIM7_GLB           SYSCFG_ITLINE18_SR_TIM7_GLB_Msk  /*!< TIM7 GLB Interrupt */
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos     (1U)
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk     (0x1UL << SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB         SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk /*!< LPTIM2 -> exti[30] Interrupt */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos      (0U)
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk      (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB          SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */
+#define SYSCFG_ITLINE20_SR_TIM15_GLB_Pos      (0U)
+#define SYSCFG_ITLINE20_SR_TIM15_GLB_Msk      (0x1UL << SYSCFG_ITLINE20_SR_TIM15_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE20_SR_TIM15_GLB          SYSCFG_ITLINE20_SR_TIM15_GLB_Msk /*!< TIM15 GLB Interrupt */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos      (0U)
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk      (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB          SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos      (0U)
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk      (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB          SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos       (0U)
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk       (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB           SYSCFG_ITLINE23_SR_I2C1_GLB_Msk  /*!< I2C1 GLB Interrupt -> exti[23] */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos       (0U)
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk       (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB           SYSCFG_ITLINE24_SR_I2C2_GLB_Msk  /*!< I2C2 GLB Interrupt  -> exti[22]*/
+#define SYSCFG_ITLINE25_SR_SPI1_Pos           (0U)
+#define SYSCFG_ITLINE25_SR_SPI1_Msk           (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE25_SR_SPI1               SYSCFG_ITLINE25_SR_SPI1_Msk      /*!< SPI1 Interrupt */
+#define SYSCFG_ITLINE26_SR_SPI2_Pos           (0U)
+#define SYSCFG_ITLINE26_SR_SPI2_Msk           (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE26_SR_SPI2               SYSCFG_ITLINE26_SR_SPI2_Msk      /*!< SPI2  Interrupt */
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos     (0U)
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk     (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE27_SR_USART1_GLB         SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos     (0U)
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk     (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE28_SR_USART2_GLB         SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */
+#define SYSCFG_ITLINE29_SR_USART3_GLB_Pos     (0U)
+#define SYSCFG_ITLINE29_SR_USART3_GLB_Msk     (0x1UL << SYSCFG_ITLINE29_SR_USART3_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE29_SR_USART3_GLB         SYSCFG_ITLINE29_SR_USART3_GLB_Msk /*!< USART3 GLB Interrupt */
+#define SYSCFG_ITLINE29_SR_USART4_GLB_Pos     (1U)
+#define SYSCFG_ITLINE29_SR_USART4_GLB_Msk     (0x1UL << SYSCFG_ITLINE29_SR_USART4_GLB_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE29_SR_USART4_GLB         SYSCFG_ITLINE29_SR_USART4_GLB_Msk /*!< USART4 GLB Interrupt */
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos    (2U)
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk    (0x1UL << SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB        SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk /*!< LPUART1 GLB Interrupt -> exti[28] */
+#define SYSCFG_ITLINE30_SR_CEC_Pos            (0U)
+#define SYSCFG_ITLINE30_SR_CEC_Msk            (0x1UL << SYSCFG_ITLINE30_SR_CEC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE30_SR_CEC                SYSCFG_ITLINE30_SR_CEC_Msk       /*!< CEC Interrupt-> exti[27] */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    TIM                                     */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for TIM_CR1 register  ********************/
+#define TIM_CR1_CEN_Pos           (0U)
+#define TIM_CR1_CEN_Msk           (0x1UL << TIM_CR1_CEN_Pos)                   /*!< 0x00000001 */
+#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              /*!<Counter enable */
+#define TIM_CR1_UDIS_Pos          (1U)
+#define TIM_CR1_UDIS_Msk          (0x1UL << TIM_CR1_UDIS_Pos)                  /*!< 0x00000002 */
+#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             /*!<Update disable */
+#define TIM_CR1_URS_Pos           (2U)
+#define TIM_CR1_URS_Msk           (0x1UL << TIM_CR1_URS_Pos)                   /*!< 0x00000004 */
+#define TIM_CR1_URS               TIM_CR1_URS_Msk                              /*!<Update request source */
+#define TIM_CR1_OPM_Pos           (3U)
+#define TIM_CR1_OPM_Msk           (0x1UL << TIM_CR1_OPM_Pos)                   /*!< 0x00000008 */
+#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              /*!<One pulse mode */
+#define TIM_CR1_DIR_Pos           (4U)
+#define TIM_CR1_DIR_Msk           (0x1UL << TIM_CR1_DIR_Pos)                   /*!< 0x00000010 */
+#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              /*!<Direction */
+
+#define TIM_CR1_CMS_Pos           (5U)
+#define TIM_CR1_CMS_Msk           (0x3UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000060 */
+#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              /*!<CMS[1:0] bits (Center-aligned mode selection) */
+#define TIM_CR1_CMS_0             (0x1UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR1_CMS_1             (0x2UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR1_ARPE_Pos          (7U)
+#define TIM_CR1_ARPE_Msk          (0x1UL << TIM_CR1_ARPE_Pos)                  /*!< 0x00000080 */
+#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             /*!<Auto-reload preload enable */
+
+#define TIM_CR1_CKD_Pos           (8U)
+#define TIM_CR1_CKD_Msk           (0x3UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000300 */
+#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              /*!<CKD[1:0] bits (clock division) */
+#define TIM_CR1_CKD_0             (0x1UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000100 */
+#define TIM_CR1_CKD_1             (0x2UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000200 */
+
+#define TIM_CR1_UIFREMAP_Pos      (11U)
+#define TIM_CR1_UIFREMAP_Msk      (0x1UL << TIM_CR1_UIFREMAP_Pos)              /*!< 0x00000800 */
+#define TIM_CR1_UIFREMAP          TIM_CR1_UIFREMAP_Msk                         /*!<Update interrupt flag remap */
+
+/*******************  Bit definition for TIM_CR2 register  ********************/
+#define TIM_CR2_CCPC_Pos          (0U)
+#define TIM_CR2_CCPC_Msk          (0x1UL << TIM_CR2_CCPC_Pos)                  /*!< 0x00000001 */
+#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             /*!<Capture/Compare Preloaded Control */
+#define TIM_CR2_CCUS_Pos          (2U)
+#define TIM_CR2_CCUS_Msk          (0x1UL << TIM_CR2_CCUS_Pos)                  /*!< 0x00000004 */
+#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             /*!<Capture/Compare Control Update Selection */
+#define TIM_CR2_CCDS_Pos          (3U)
+#define TIM_CR2_CCDS_Msk          (0x1UL << TIM_CR2_CCDS_Pos)                  /*!< 0x00000008 */
+#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             /*!<Capture/Compare DMA Selection */
+
+#define TIM_CR2_MMS_Pos           (4U)
+#define TIM_CR2_MMS_Msk           (0x7UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000070 */
+#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS_0             (0x1UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000010 */
+#define TIM_CR2_MMS_1             (0x2UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR2_MMS_2             (0x4UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR2_TI1S_Pos          (7U)
+#define TIM_CR2_TI1S_Msk          (0x1UL << TIM_CR2_TI1S_Pos)                  /*!< 0x00000080 */
+#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             /*!<TI1 Selection */
+#define TIM_CR2_OIS1_Pos          (8U)
+#define TIM_CR2_OIS1_Msk          (0x1UL << TIM_CR2_OIS1_Pos)                  /*!< 0x00000100 */
+#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             /*!<Output Idle state 1 (OC1 output) */
+#define TIM_CR2_OIS1N_Pos         (9U)
+#define TIM_CR2_OIS1N_Msk         (0x1UL << TIM_CR2_OIS1N_Pos)                 /*!< 0x00000200 */
+#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            /*!<Output Idle state 1 (OC1N output) */
+#define TIM_CR2_OIS2_Pos          (10U)
+#define TIM_CR2_OIS2_Msk          (0x1UL << TIM_CR2_OIS2_Pos)                  /*!< 0x00000400 */
+#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             /*!<Output Idle state 2 (OC2 output) */
+#define TIM_CR2_OIS2N_Pos         (11U)
+#define TIM_CR2_OIS2N_Msk         (0x1UL << TIM_CR2_OIS2N_Pos)                 /*!< 0x00000800 */
+#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            /*!<Output Idle state 2 (OC2N output) */
+#define TIM_CR2_OIS3_Pos          (12U)
+#define TIM_CR2_OIS3_Msk          (0x1UL << TIM_CR2_OIS3_Pos)                  /*!< 0x00001000 */
+#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             /*!<Output Idle state 3 (OC3 output) */
+#define TIM_CR2_OIS3N_Pos         (13U)
+#define TIM_CR2_OIS3N_Msk         (0x1UL << TIM_CR2_OIS3N_Pos)                 /*!< 0x00002000 */
+#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            /*!<Output Idle state 3 (OC3N output) */
+#define TIM_CR2_OIS4_Pos          (14U)
+#define TIM_CR2_OIS4_Msk          (0x1UL << TIM_CR2_OIS4_Pos)                  /*!< 0x00004000 */
+#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             /*!<Output Idle state 4 (OC4 output) */
+#define TIM_CR2_OIS5_Pos          (16U)
+#define TIM_CR2_OIS5_Msk          (0x1UL << TIM_CR2_OIS5_Pos)                  /*!< 0x00010000 */
+#define TIM_CR2_OIS5              TIM_CR2_OIS5_Msk                             /*!<Output Idle state 5 (OC5 output) */
+#define TIM_CR2_OIS6_Pos          (18U)
+#define TIM_CR2_OIS6_Msk          (0x1UL << TIM_CR2_OIS6_Pos)                  /*!< 0x00040000 */
+#define TIM_CR2_OIS6              TIM_CR2_OIS6_Msk                             /*!<Output Idle state 6 (OC6 output) */
+
+#define TIM_CR2_MMS2_Pos          (20U)
+#define TIM_CR2_MMS2_Msk          (0xFUL << TIM_CR2_MMS2_Pos)                  /*!< 0x00F00000 */
+#define TIM_CR2_MMS2              TIM_CR2_MMS2_Msk                             /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS2_0            (0x1UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00100000 */
+#define TIM_CR2_MMS2_1            (0x2UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00200000 */
+#define TIM_CR2_MMS2_2            (0x4UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00400000 */
+#define TIM_CR2_MMS2_3            (0x8UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00800000 */
+
+/*******************  Bit definition for TIM_SMCR register  *******************/
+#define TIM_SMCR_SMS_Pos          (0U)
+#define TIM_SMCR_SMS_Msk          (0x10007UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010007 */
+#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             /*!<SMS[2:0] bits (Slave mode selection) */
+#define TIM_SMCR_SMS_0            (0x00001UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000001 */
+#define TIM_SMCR_SMS_1            (0x00002UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000002 */
+#define TIM_SMCR_SMS_2            (0x00004UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000004 */
+#define TIM_SMCR_SMS_3            (0x10000UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010000 */
+
+#define TIM_SMCR_OCCS_Pos         (3U)
+#define TIM_SMCR_OCCS_Msk         (0x1UL << TIM_SMCR_OCCS_Pos)                 /*!< 0x00000008 */
+#define TIM_SMCR_OCCS             TIM_SMCR_OCCS_Msk                            /*!< OCREF clear selection */
+
+#define TIM_SMCR_TS_Pos           (4U)
+#define TIM_SMCR_TS_Msk           (0x30007UL << TIM_SMCR_TS_Pos)               /*!< 0x00300070 */
+#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              /*!<TS[2:0] bits (Trigger selection) */
+#define TIM_SMCR_TS_0             (0x00001UL << TIM_SMCR_TS_Pos)               /*!< 0x00000010 */
+#define TIM_SMCR_TS_1             (0x00002UL << TIM_SMCR_TS_Pos)               /*!< 0x00000020 */
+#define TIM_SMCR_TS_2             (0x00004UL << TIM_SMCR_TS_Pos)               /*!< 0x00000040 */
+#define TIM_SMCR_TS_3             (0x10000UL << TIM_SMCR_TS_Pos)               /*!< 0x00100000 */
+#define TIM_SMCR_TS_4             (0x20000UL << TIM_SMCR_TS_Pos)               /*!< 0x00200000 */
+
+#define TIM_SMCR_MSM_Pos          (7U)
+#define TIM_SMCR_MSM_Msk          (0x1UL << TIM_SMCR_MSM_Pos)                  /*!< 0x00000080 */
+#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             /*!<Master/slave mode */
+
+#define TIM_SMCR_ETF_Pos          (8U)
+#define TIM_SMCR_ETF_Msk          (0xFUL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000F00 */
+#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             /*!<ETF[3:0] bits (External trigger filter) */
+#define TIM_SMCR_ETF_0            (0x1UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000100 */
+#define TIM_SMCR_ETF_1            (0x2UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000200 */
+#define TIM_SMCR_ETF_2            (0x4UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000400 */
+#define TIM_SMCR_ETF_3            (0x8UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000800 */
+
+#define TIM_SMCR_ETPS_Pos         (12U)
+#define TIM_SMCR_ETPS_Msk         (0x3UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00003000 */
+#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            /*!<ETPS[1:0] bits (External trigger prescaler) */
+#define TIM_SMCR_ETPS_0           (0x1UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00001000 */
+#define TIM_SMCR_ETPS_1           (0x2UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00002000 */
+
+#define TIM_SMCR_ECE_Pos          (14U)
+#define TIM_SMCR_ECE_Msk          (0x1UL << TIM_SMCR_ECE_Pos)                  /*!< 0x00004000 */
+#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             /*!<External clock enable */
+#define TIM_SMCR_ETP_Pos          (15U)
+#define TIM_SMCR_ETP_Msk          (0x1UL << TIM_SMCR_ETP_Pos)                  /*!< 0x00008000 */
+#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             /*!<External trigger polarity */
+
+/*******************  Bit definition for TIM_DIER register  *******************/
+#define TIM_DIER_UIE_Pos          (0U)
+#define TIM_DIER_UIE_Msk          (0x1UL << TIM_DIER_UIE_Pos)                  /*!< 0x00000001 */
+#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             /*!<Update interrupt enable */
+#define TIM_DIER_CC1IE_Pos        (1U)
+#define TIM_DIER_CC1IE_Msk        (0x1UL << TIM_DIER_CC1IE_Pos)                /*!< 0x00000002 */
+#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           /*!<Capture/Compare 1 interrupt enable */
+#define TIM_DIER_CC2IE_Pos        (2U)
+#define TIM_DIER_CC2IE_Msk        (0x1UL << TIM_DIER_CC2IE_Pos)                /*!< 0x00000004 */
+#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           /*!<Capture/Compare 2 interrupt enable */
+#define TIM_DIER_CC3IE_Pos        (3U)
+#define TIM_DIER_CC3IE_Msk        (0x1UL << TIM_DIER_CC3IE_Pos)                /*!< 0x00000008 */
+#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           /*!<Capture/Compare 3 interrupt enable */
+#define TIM_DIER_CC4IE_Pos        (4U)
+#define TIM_DIER_CC4IE_Msk        (0x1UL << TIM_DIER_CC4IE_Pos)                /*!< 0x00000010 */
+#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           /*!<Capture/Compare 4 interrupt enable */
+#define TIM_DIER_COMIE_Pos        (5U)
+#define TIM_DIER_COMIE_Msk        (0x1UL << TIM_DIER_COMIE_Pos)                /*!< 0x00000020 */
+#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           /*!<COM interrupt enable */
+#define TIM_DIER_TIE_Pos          (6U)
+#define TIM_DIER_TIE_Msk          (0x1UL << TIM_DIER_TIE_Pos)                  /*!< 0x00000040 */
+#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             /*!<Trigger interrupt enable */
+#define TIM_DIER_BIE_Pos          (7U)
+#define TIM_DIER_BIE_Msk          (0x1UL << TIM_DIER_BIE_Pos)                  /*!< 0x00000080 */
+#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             /*!<Break interrupt enable */
+#define TIM_DIER_UDE_Pos          (8U)
+#define TIM_DIER_UDE_Msk          (0x1UL << TIM_DIER_UDE_Pos)                  /*!< 0x00000100 */
+#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             /*!<Update DMA request enable */
+#define TIM_DIER_CC1DE_Pos        (9U)
+#define TIM_DIER_CC1DE_Msk        (0x1UL << TIM_DIER_CC1DE_Pos)                /*!< 0x00000200 */
+#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           /*!<Capture/Compare 1 DMA request enable */
+#define TIM_DIER_CC2DE_Pos        (10U)
+#define TIM_DIER_CC2DE_Msk        (0x1UL << TIM_DIER_CC2DE_Pos)                /*!< 0x00000400 */
+#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           /*!<Capture/Compare 2 DMA request enable */
+#define TIM_DIER_CC3DE_Pos        (11U)
+#define TIM_DIER_CC3DE_Msk        (0x1UL << TIM_DIER_CC3DE_Pos)                /*!< 0x00000800 */
+#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           /*!<Capture/Compare 3 DMA request enable */
+#define TIM_DIER_CC4DE_Pos        (12U)
+#define TIM_DIER_CC4DE_Msk        (0x1UL << TIM_DIER_CC4DE_Pos)                /*!< 0x00001000 */
+#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           /*!<Capture/Compare 4 DMA request enable */
+#define TIM_DIER_COMDE_Pos        (13U)
+#define TIM_DIER_COMDE_Msk        (0x1UL << TIM_DIER_COMDE_Pos)                /*!< 0x00002000 */
+#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           /*!<COM DMA request enable */
+#define TIM_DIER_TDE_Pos          (14U)
+#define TIM_DIER_TDE_Msk          (0x1UL << TIM_DIER_TDE_Pos)                  /*!< 0x00004000 */
+#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             /*!<Trigger DMA request enable */
+
+/********************  Bit definition for TIM_SR register  ********************/
+#define TIM_SR_UIF_Pos            (0U)
+#define TIM_SR_UIF_Msk            (0x1UL << TIM_SR_UIF_Pos)                    /*!< 0x00000001 */
+#define TIM_SR_UIF                TIM_SR_UIF_Msk                               /*!<Update interrupt Flag */
+#define TIM_SR_CC1IF_Pos          (1U)
+#define TIM_SR_CC1IF_Msk          (0x1UL << TIM_SR_CC1IF_Pos)                  /*!< 0x00000002 */
+#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             /*!<Capture/Compare 1 interrupt Flag */
+#define TIM_SR_CC2IF_Pos          (2U)
+#define TIM_SR_CC2IF_Msk          (0x1UL << TIM_SR_CC2IF_Pos)                  /*!< 0x00000004 */
+#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             /*!<Capture/Compare 2 interrupt Flag */
+#define TIM_SR_CC3IF_Pos          (3U)
+#define TIM_SR_CC3IF_Msk          (0x1UL << TIM_SR_CC3IF_Pos)                  /*!< 0x00000008 */
+#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             /*!<Capture/Compare 3 interrupt Flag */
+#define TIM_SR_CC4IF_Pos          (4U)
+#define TIM_SR_CC4IF_Msk          (0x1UL << TIM_SR_CC4IF_Pos)                  /*!< 0x00000010 */
+#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             /*!<Capture/Compare 4 interrupt Flag */
+#define TIM_SR_COMIF_Pos          (5U)
+#define TIM_SR_COMIF_Msk          (0x1UL << TIM_SR_COMIF_Pos)                  /*!< 0x00000020 */
+#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             /*!<COM interrupt Flag */
+#define TIM_SR_TIF_Pos            (6U)
+#define TIM_SR_TIF_Msk            (0x1UL << TIM_SR_TIF_Pos)                    /*!< 0x00000040 */
+#define TIM_SR_TIF                TIM_SR_TIF_Msk                               /*!<Trigger interrupt Flag */
+#define TIM_SR_BIF_Pos            (7U)
+#define TIM_SR_BIF_Msk            (0x1UL << TIM_SR_BIF_Pos)                    /*!< 0x00000080 */
+#define TIM_SR_BIF                TIM_SR_BIF_Msk                               /*!<Break interrupt Flag */
+#define TIM_SR_B2IF_Pos           (8U)
+#define TIM_SR_B2IF_Msk           (0x1UL << TIM_SR_B2IF_Pos)                   /*!< 0x00000100 */
+#define TIM_SR_B2IF               TIM_SR_B2IF_Msk                              /*!<Break 2 interrupt Flag */
+#define TIM_SR_CC1OF_Pos          (9U)
+#define TIM_SR_CC1OF_Msk          (0x1UL << TIM_SR_CC1OF_Pos)                  /*!< 0x00000200 */
+#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             /*!<Capture/Compare 1 Overcapture Flag */
+#define TIM_SR_CC2OF_Pos          (10U)
+#define TIM_SR_CC2OF_Msk          (0x1UL << TIM_SR_CC2OF_Pos)                  /*!< 0x00000400 */
+#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             /*!<Capture/Compare 2 Overcapture Flag */
+#define TIM_SR_CC3OF_Pos          (11U)
+#define TIM_SR_CC3OF_Msk          (0x1UL << TIM_SR_CC3OF_Pos)                  /*!< 0x00000800 */
+#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             /*!<Capture/Compare 3 Overcapture Flag */
+#define TIM_SR_CC4OF_Pos          (12U)
+#define TIM_SR_CC4OF_Msk          (0x1UL << TIM_SR_CC4OF_Pos)                  /*!< 0x00001000 */
+#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             /*!<Capture/Compare 4 Overcapture Flag */
+#define TIM_SR_SBIF_Pos           (13U)
+#define TIM_SR_SBIF_Msk           (0x1UL << TIM_SR_SBIF_Pos)                   /*!< 0x00002000 */
+#define TIM_SR_SBIF               TIM_SR_SBIF_Msk                              /*!<System Break interrupt Flag */
+#define TIM_SR_CC5IF_Pos          (16U)
+#define TIM_SR_CC5IF_Msk          (0x1UL << TIM_SR_CC5IF_Pos)                  /*!< 0x00010000 */
+#define TIM_SR_CC5IF              TIM_SR_CC5IF_Msk                             /*!<Capture/Compare 5 interrupt Flag */
+#define TIM_SR_CC6IF_Pos          (17U)
+#define TIM_SR_CC6IF_Msk          (0x1UL << TIM_SR_CC6IF_Pos)                  /*!< 0x00020000 */
+#define TIM_SR_CC6IF              TIM_SR_CC6IF_Msk                             /*!<Capture/Compare 6 interrupt Flag */
+
+
+/*******************  Bit definition for TIM_EGR register  ********************/
+#define TIM_EGR_UG_Pos            (0U)
+#define TIM_EGR_UG_Msk            (0x1UL << TIM_EGR_UG_Pos)                    /*!< 0x00000001 */
+#define TIM_EGR_UG                TIM_EGR_UG_Msk                               /*!<Update Generation */
+#define TIM_EGR_CC1G_Pos          (1U)
+#define TIM_EGR_CC1G_Msk          (0x1UL << TIM_EGR_CC1G_Pos)                  /*!< 0x00000002 */
+#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             /*!<Capture/Compare 1 Generation */
+#define TIM_EGR_CC2G_Pos          (2U)
+#define TIM_EGR_CC2G_Msk          (0x1UL << TIM_EGR_CC2G_Pos)                  /*!< 0x00000004 */
+#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             /*!<Capture/Compare 2 Generation */
+#define TIM_EGR_CC3G_Pos          (3U)
+#define TIM_EGR_CC3G_Msk          (0x1UL << TIM_EGR_CC3G_Pos)                  /*!< 0x00000008 */
+#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             /*!<Capture/Compare 3 Generation */
+#define TIM_EGR_CC4G_Pos          (4U)
+#define TIM_EGR_CC4G_Msk          (0x1UL << TIM_EGR_CC4G_Pos)                  /*!< 0x00000010 */
+#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             /*!<Capture/Compare 4 Generation */
+#define TIM_EGR_COMG_Pos          (5U)
+#define TIM_EGR_COMG_Msk          (0x1UL << TIM_EGR_COMG_Pos)                  /*!< 0x00000020 */
+#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             /*!<Capture/Compare Control Update Generation */
+#define TIM_EGR_TG_Pos            (6U)
+#define TIM_EGR_TG_Msk            (0x1UL << TIM_EGR_TG_Pos)                    /*!< 0x00000040 */
+#define TIM_EGR_TG                TIM_EGR_TG_Msk                               /*!<Trigger Generation */
+#define TIM_EGR_BG_Pos            (7U)
+#define TIM_EGR_BG_Msk            (0x1UL << TIM_EGR_BG_Pos)                    /*!< 0x00000080 */
+#define TIM_EGR_BG                TIM_EGR_BG_Msk                               /*!<Break Generation */
+#define TIM_EGR_B2G_Pos           (8U)
+#define TIM_EGR_B2G_Msk           (0x1UL << TIM_EGR_B2G_Pos)                   /*!< 0x00000100 */
+#define TIM_EGR_B2G               TIM_EGR_B2G_Msk                              /*!<Break 2 Generation */
+
+
+/******************  Bit definition for TIM_CCMR1 register  *******************/
+#define TIM_CCMR1_CC1S_Pos        (0U)
+#define TIM_CCMR1_CC1S_Msk        (0x3UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
+#define TIM_CCMR1_CC1S_0          (0x1UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR1_CC1S_1          (0x2UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR1_OC1FE_Pos       (2U)
+#define TIM_CCMR1_OC1FE_Msk       (0x1UL << TIM_CCMR1_OC1FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          /*!<Output Compare 1 Fast enable */
+#define TIM_CCMR1_OC1PE_Pos       (3U)
+#define TIM_CCMR1_OC1PE_Msk       (0x1UL << TIM_CCMR1_OC1PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          /*!<Output Compare 1 Preload enable */
+
+#define TIM_CCMR1_OC1M_Pos        (4U)
+#define TIM_CCMR1_OC1M_Msk        (0x1007UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
+#define TIM_CCMR1_OC1M_0          (0x0001UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR1_OC1M_1          (0x0002UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR1_OC1M_2          (0x0004UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR1_OC1M_3          (0x1000UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR1_OC1CE_Pos       (7U)
+#define TIM_CCMR1_OC1CE_Msk       (0x1UL << TIM_CCMR1_OC1CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          /*!<Output Compare 1 Clear Enable */
+
+#define TIM_CCMR1_CC2S_Pos        (8U)
+#define TIM_CCMR1_CC2S_Msk        (0x3UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
+#define TIM_CCMR1_CC2S_0          (0x1UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR1_CC2S_1          (0x2UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR1_OC2FE_Pos       (10U)
+#define TIM_CCMR1_OC2FE_Msk       (0x1UL << TIM_CCMR1_OC2FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          /*!<Output Compare 2 Fast enable */
+#define TIM_CCMR1_OC2PE_Pos       (11U)
+#define TIM_CCMR1_OC2PE_Msk       (0x1UL << TIM_CCMR1_OC2PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          /*!<Output Compare 2 Preload enable */
+
+#define TIM_CCMR1_OC2M_Pos        (12U)
+#define TIM_CCMR1_OC2M_Msk        (0x1007UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
+#define TIM_CCMR1_OC2M_0          (0x0001UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR1_OC2M_1          (0x0002UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR1_OC2M_2          (0x0004UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR1_OC2M_3          (0x1000UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR1_OC2CE_Pos       (15U)
+#define TIM_CCMR1_OC2CE_Msk       (0x1UL << TIM_CCMR1_OC2CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          /*!<Output Compare 2 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR1_IC1PSC_Pos      (2U)
+#define TIM_CCMR1_IC1PSC_Msk      (0x3UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
+#define TIM_CCMR1_IC1PSC_0        (0x1UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR1_IC1PSC_1        (0x2UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR1_IC1F_Pos        (4U)
+#define TIM_CCMR1_IC1F_Msk        (0xFUL << TIM_CCMR1_IC1F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
+#define TIM_CCMR1_IC1F_0          (0x1UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR1_IC1F_1          (0x2UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR1_IC1F_2          (0x4UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR1_IC1F_3          (0x8UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR1_IC2PSC_Pos      (10U)
+#define TIM_CCMR1_IC2PSC_Msk      (0x3UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
+#define TIM_CCMR1_IC2PSC_0        (0x1UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR1_IC2PSC_1        (0x2UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR1_IC2F_Pos        (12U)
+#define TIM_CCMR1_IC2F_Msk        (0xFUL << TIM_CCMR1_IC2F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
+#define TIM_CCMR1_IC2F_0          (0x1UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR1_IC2F_1          (0x2UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR1_IC2F_2          (0x4UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR1_IC2F_3          (0x8UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR2 register  *******************/
+#define TIM_CCMR2_CC3S_Pos        (0U)
+#define TIM_CCMR2_CC3S_Msk        (0x3UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
+#define TIM_CCMR2_CC3S_0          (0x1UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR2_CC3S_1          (0x2UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR2_OC3FE_Pos       (2U)
+#define TIM_CCMR2_OC3FE_Msk       (0x1UL << TIM_CCMR2_OC3FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          /*!<Output Compare 3 Fast enable */
+#define TIM_CCMR2_OC3PE_Pos       (3U)
+#define TIM_CCMR2_OC3PE_Msk       (0x1UL << TIM_CCMR2_OC3PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          /*!<Output Compare 3 Preload enable */
+
+#define TIM_CCMR2_OC3M_Pos        (4U)
+#define TIM_CCMR2_OC3M_Msk        (0x1007UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
+#define TIM_CCMR2_OC3M_0          (0x0001UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR2_OC3M_1          (0x0002UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR2_OC3M_2          (0x0004UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR2_OC3M_3          (0x1000UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR2_OC3CE_Pos       (7U)
+#define TIM_CCMR2_OC3CE_Msk       (0x1UL << TIM_CCMR2_OC3CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          /*!<Output Compare 3 Clear Enable */
+
+#define TIM_CCMR2_CC4S_Pos        (8U)
+#define TIM_CCMR2_CC4S_Msk        (0x3UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
+#define TIM_CCMR2_CC4S_0          (0x1UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR2_CC4S_1          (0x2UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR2_OC4FE_Pos       (10U)
+#define TIM_CCMR2_OC4FE_Msk       (0x1UL << TIM_CCMR2_OC4FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          /*!<Output Compare 4 Fast enable */
+#define TIM_CCMR2_OC4PE_Pos       (11U)
+#define TIM_CCMR2_OC4PE_Msk       (0x1UL << TIM_CCMR2_OC4PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          /*!<Output Compare 4 Preload enable */
+
+#define TIM_CCMR2_OC4M_Pos        (12U)
+#define TIM_CCMR2_OC4M_Msk        (0x1007UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
+#define TIM_CCMR2_OC4M_0          (0x0001UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR2_OC4M_1          (0x0002UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR2_OC4M_2          (0x0004UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR2_OC4M_3          (0x1000UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR2_OC4CE_Pos       (15U)
+#define TIM_CCMR2_OC4CE_Msk       (0x1UL << TIM_CCMR2_OC4CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          /*!<Output Compare 4 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR2_IC3PSC_Pos      (2U)
+#define TIM_CCMR2_IC3PSC_Msk      (0x3UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
+#define TIM_CCMR2_IC3PSC_0        (0x1UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR2_IC3PSC_1        (0x2UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR2_IC3F_Pos        (4U)
+#define TIM_CCMR2_IC3F_Msk        (0xFUL << TIM_CCMR2_IC3F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
+#define TIM_CCMR2_IC3F_0          (0x1UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR2_IC3F_1          (0x2UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR2_IC3F_2          (0x4UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR2_IC3F_3          (0x8UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR2_IC4PSC_Pos      (10U)
+#define TIM_CCMR2_IC4PSC_Msk      (0x3UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
+#define TIM_CCMR2_IC4PSC_0        (0x1UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR2_IC4PSC_1        (0x2UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR2_IC4F_Pos        (12U)
+#define TIM_CCMR2_IC4F_Msk        (0xFUL << TIM_CCMR2_IC4F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
+#define TIM_CCMR2_IC4F_0          (0x1UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR2_IC4F_1          (0x2UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR2_IC4F_2          (0x4UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR2_IC4F_3          (0x8UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR3 register  *******************/
+#define TIM_CCMR3_OC5FE_Pos       (2U)
+#define TIM_CCMR3_OC5FE_Msk       (0x1UL << TIM_CCMR3_OC5FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR3_OC5FE           TIM_CCMR3_OC5FE_Msk                          /*!<Output Compare 5 Fast enable */
+#define TIM_CCMR3_OC5PE_Pos       (3U)
+#define TIM_CCMR3_OC5PE_Msk       (0x1UL << TIM_CCMR3_OC5PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR3_OC5PE           TIM_CCMR3_OC5PE_Msk                          /*!<Output Compare 5 Preload enable */
+
+#define TIM_CCMR3_OC5M_Pos        (4U)
+#define TIM_CCMR3_OC5M_Msk        (0x1007UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR3_OC5M            TIM_CCMR3_OC5M_Msk                           /*!<OC5M[3:0] bits (Output Compare 5 Mode) */
+#define TIM_CCMR3_OC5M_0          (0x0001UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR3_OC5M_1          (0x0002UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR3_OC5M_2          (0x0004UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR3_OC5M_3          (0x1000UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR3_OC5CE_Pos       (7U)
+#define TIM_CCMR3_OC5CE_Msk       (0x1UL << TIM_CCMR3_OC5CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR3_OC5CE           TIM_CCMR3_OC5CE_Msk                          /*!<Output Compare 5 Clear Enable */
+
+#define TIM_CCMR3_OC6FE_Pos       (10U)
+#define TIM_CCMR3_OC6FE_Msk       (0x1UL << TIM_CCMR3_OC6FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR3_OC6FE           TIM_CCMR3_OC6FE_Msk                          /*!<Output Compare 6 Fast enable */
+#define TIM_CCMR3_OC6PE_Pos       (11U)
+#define TIM_CCMR3_OC6PE_Msk       (0x1UL << TIM_CCMR3_OC6PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR3_OC6PE           TIM_CCMR3_OC6PE_Msk                          /*!<Output Compare 6 Preload enable */
+
+#define TIM_CCMR3_OC6M_Pos        (12U)
+#define TIM_CCMR3_OC6M_Msk        (0x1007UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR3_OC6M            TIM_CCMR3_OC6M_Msk                           /*!<OC6M[3:0] bits (Output Compare 6 Mode) */
+#define TIM_CCMR3_OC6M_0          (0x0001UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR3_OC6M_1          (0x0002UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR3_OC6M_2          (0x0004UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR3_OC6M_3          (0x1000UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR3_OC6CE_Pos       (15U)
+#define TIM_CCMR3_OC6CE_Msk       (0x1UL << TIM_CCMR3_OC6CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR3_OC6CE           TIM_CCMR3_OC6CE_Msk                          /*!<Output Compare 6 Clear Enable */
+
+/*******************  Bit definition for TIM_CCER register  *******************/
+#define TIM_CCER_CC1E_Pos         (0U)
+#define TIM_CCER_CC1E_Msk         (0x1UL << TIM_CCER_CC1E_Pos)                 /*!< 0x00000001 */
+#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            /*!<Capture/Compare 1 output enable */
+#define TIM_CCER_CC1P_Pos         (1U)
+#define TIM_CCER_CC1P_Msk         (0x1UL << TIM_CCER_CC1P_Pos)                 /*!< 0x00000002 */
+#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            /*!<Capture/Compare 1 output Polarity */
+#define TIM_CCER_CC1NE_Pos        (2U)
+#define TIM_CCER_CC1NE_Msk        (0x1UL << TIM_CCER_CC1NE_Pos)                /*!< 0x00000004 */
+#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           /*!<Capture/Compare 1 Complementary output enable */
+#define TIM_CCER_CC1NP_Pos        (3U)
+#define TIM_CCER_CC1NP_Msk        (0x1UL << TIM_CCER_CC1NP_Pos)                /*!< 0x00000008 */
+#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           /*!<Capture/Compare 1 Complementary output Polarity */
+#define TIM_CCER_CC2E_Pos         (4U)
+#define TIM_CCER_CC2E_Msk         (0x1UL << TIM_CCER_CC2E_Pos)                 /*!< 0x00000010 */
+#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            /*!<Capture/Compare 2 output enable */
+#define TIM_CCER_CC2P_Pos         (5U)
+#define TIM_CCER_CC2P_Msk         (0x1UL << TIM_CCER_CC2P_Pos)                 /*!< 0x00000020 */
+#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            /*!<Capture/Compare 2 output Polarity */
+#define TIM_CCER_CC2NE_Pos        (6U)
+#define TIM_CCER_CC2NE_Msk        (0x1UL << TIM_CCER_CC2NE_Pos)                /*!< 0x00000040 */
+#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           /*!<Capture/Compare 2 Complementary output enable */
+#define TIM_CCER_CC2NP_Pos        (7U)
+#define TIM_CCER_CC2NP_Msk        (0x1UL << TIM_CCER_CC2NP_Pos)                /*!< 0x00000080 */
+#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           /*!<Capture/Compare 2 Complementary output Polarity */
+#define TIM_CCER_CC3E_Pos         (8U)
+#define TIM_CCER_CC3E_Msk         (0x1UL << TIM_CCER_CC3E_Pos)                 /*!< 0x00000100 */
+#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            /*!<Capture/Compare 3 output enable */
+#define TIM_CCER_CC3P_Pos         (9U)
+#define TIM_CCER_CC3P_Msk         (0x1UL << TIM_CCER_CC3P_Pos)                 /*!< 0x00000200 */
+#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            /*!<Capture/Compare 3 output Polarity */
+#define TIM_CCER_CC3NE_Pos        (10U)
+#define TIM_CCER_CC3NE_Msk        (0x1UL << TIM_CCER_CC3NE_Pos)                /*!< 0x00000400 */
+#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           /*!<Capture/Compare 3 Complementary output enable */
+#define TIM_CCER_CC3NP_Pos        (11U)
+#define TIM_CCER_CC3NP_Msk        (0x1UL << TIM_CCER_CC3NP_Pos)                /*!< 0x00000800 */
+#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           /*!<Capture/Compare 3 Complementary output Polarity */
+#define TIM_CCER_CC4E_Pos         (12U)
+#define TIM_CCER_CC4E_Msk         (0x1UL << TIM_CCER_CC4E_Pos)                 /*!< 0x00001000 */
+#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            /*!<Capture/Compare 4 output enable */
+#define TIM_CCER_CC4P_Pos         (13U)
+#define TIM_CCER_CC4P_Msk         (0x1UL << TIM_CCER_CC4P_Pos)                 /*!< 0x00002000 */
+#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            /*!<Capture/Compare 4 output Polarity */
+#define TIM_CCER_CC4NP_Pos        (15U)
+#define TIM_CCER_CC4NP_Msk        (0x1UL << TIM_CCER_CC4NP_Pos)                /*!< 0x00008000 */
+#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           /*!<Capture/Compare 4 Complementary output Polarity */
+#define TIM_CCER_CC5E_Pos         (16U)
+#define TIM_CCER_CC5E_Msk         (0x1UL << TIM_CCER_CC5E_Pos)                 /*!< 0x00010000 */
+#define TIM_CCER_CC5E             TIM_CCER_CC5E_Msk                            /*!<Capture/Compare 5 output enable */
+#define TIM_CCER_CC5P_Pos         (17U)
+#define TIM_CCER_CC5P_Msk         (0x1UL << TIM_CCER_CC5P_Pos)                 /*!< 0x00020000 */
+#define TIM_CCER_CC5P             TIM_CCER_CC5P_Msk                            /*!<Capture/Compare 5 output Polarity */
+#define TIM_CCER_CC6E_Pos         (20U)
+#define TIM_CCER_CC6E_Msk         (0x1UL << TIM_CCER_CC6E_Pos)                 /*!< 0x00100000 */
+#define TIM_CCER_CC6E             TIM_CCER_CC6E_Msk                            /*!<Capture/Compare 6 output enable */
+#define TIM_CCER_CC6P_Pos         (21U)
+#define TIM_CCER_CC6P_Msk         (0x1UL << TIM_CCER_CC6P_Pos)                 /*!< 0x00200000 */
+#define TIM_CCER_CC6P             TIM_CCER_CC6P_Msk                            /*!<Capture/Compare 6 output Polarity */
+
+/*******************  Bit definition for TIM_CNT register  ********************/
+#define TIM_CNT_CNT_Pos           (0U)
+#define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              /*!<Counter Value */
+#define TIM_CNT_UIFCPY_Pos        (31U)
+#define TIM_CNT_UIFCPY_Msk        (0x1UL << TIM_CNT_UIFCPY_Pos)                /*!< 0x80000000 */
+#define TIM_CNT_UIFCPY            TIM_CNT_UIFCPY_Msk                           /*!<Update interrupt flag copy (if UIFREMAP=1) */
+
+/*******************  Bit definition for TIM_PSC register  ********************/
+#define TIM_PSC_PSC_Pos           (0U)
+#define TIM_PSC_PSC_Msk           (0xFFFFUL << TIM_PSC_PSC_Pos)                /*!< 0x0000FFFF */
+#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              /*!<Prescaler Value */
+
+/*******************  Bit definition for TIM_ARR register  ********************/
+#define TIM_ARR_ARR_Pos           (0U)
+#define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              /*!<Actual auto-reload Value */
+
+/*******************  Bit definition for TIM_RCR register  ********************/
+#define TIM_RCR_REP_Pos           (0U)
+#define TIM_RCR_REP_Msk           (0xFFFFUL << TIM_RCR_REP_Pos)                /*!< 0x0000FFFF */
+#define TIM_RCR_REP               TIM_RCR_REP_Msk                              /*!<Repetition Counter Value */
+
+/*******************  Bit definition for TIM_CCR1 register  *******************/
+#define TIM_CCR1_CCR1_Pos         (0U)
+#define TIM_CCR1_CCR1_Msk         (0xFFFFUL << TIM_CCR1_CCR1_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            /*!<Capture/Compare 1 Value */
+
+/*******************  Bit definition for TIM_CCR2 register  *******************/
+#define TIM_CCR2_CCR2_Pos         (0U)
+#define TIM_CCR2_CCR2_Msk         (0xFFFFUL << TIM_CCR2_CCR2_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            /*!<Capture/Compare 2 Value */
+
+/*******************  Bit definition for TIM_CCR3 register  *******************/
+#define TIM_CCR3_CCR3_Pos         (0U)
+#define TIM_CCR3_CCR3_Msk         (0xFFFFUL << TIM_CCR3_CCR3_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            /*!<Capture/Compare 3 Value */
+
+/*******************  Bit definition for TIM_CCR4 register  *******************/
+#define TIM_CCR4_CCR4_Pos         (0U)
+#define TIM_CCR4_CCR4_Msk         (0xFFFFUL << TIM_CCR4_CCR4_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            /*!<Capture/Compare 4 Value */
+
+/*******************  Bit definition for TIM_CCR5 register  *******************/
+#define TIM_CCR5_CCR5_Pos         (0U)
+#define TIM_CCR5_CCR5_Msk         (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)          /*!< 0xFFFFFFFF */
+#define TIM_CCR5_CCR5             TIM_CCR5_CCR5_Msk                            /*!<Capture/Compare 5 Value */
+#define TIM_CCR5_GC5C1_Pos        (29U)
+#define TIM_CCR5_GC5C1_Msk        (0x1UL << TIM_CCR5_GC5C1_Pos)                /*!< 0x20000000 */
+#define TIM_CCR5_GC5C1            TIM_CCR5_GC5C1_Msk                           /*!<Group Channel 5 and Channel 1 */
+#define TIM_CCR5_GC5C2_Pos        (30U)
+#define TIM_CCR5_GC5C2_Msk        (0x1UL << TIM_CCR5_GC5C2_Pos)                /*!< 0x40000000 */
+#define TIM_CCR5_GC5C2            TIM_CCR5_GC5C2_Msk                           /*!<Group Channel 5 and Channel 2 */
+#define TIM_CCR5_GC5C3_Pos        (31U)
+#define TIM_CCR5_GC5C3_Msk        (0x1UL << TIM_CCR5_GC5C3_Pos)                /*!< 0x80000000 */
+#define TIM_CCR5_GC5C3            TIM_CCR5_GC5C3_Msk                           /*!<Group Channel 5 and Channel 3 */
+
+/*******************  Bit definition for TIM_CCR6 register  *******************/
+#define TIM_CCR6_CCR6_Pos         (0U)
+#define TIM_CCR6_CCR6_Msk         (0xFFFFUL << TIM_CCR6_CCR6_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR6_CCR6             TIM_CCR6_CCR6_Msk                            /*!<Capture/Compare 6 Value */
+
+/*******************  Bit definition for TIM_BDTR register  *******************/
+#define TIM_BDTR_DTG_Pos          (0U)
+#define TIM_BDTR_DTG_Msk          (0xFFUL << TIM_BDTR_DTG_Pos)                 /*!< 0x000000FF */
+#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
+#define TIM_BDTR_DTG_0            (0x01UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000001 */
+#define TIM_BDTR_DTG_1            (0x02UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000002 */
+#define TIM_BDTR_DTG_2            (0x04UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000004 */
+#define TIM_BDTR_DTG_3            (0x08UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000008 */
+#define TIM_BDTR_DTG_4            (0x10UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000010 */
+#define TIM_BDTR_DTG_5            (0x20UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000020 */
+#define TIM_BDTR_DTG_6            (0x40UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000040 */
+#define TIM_BDTR_DTG_7            (0x80UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000080 */
+
+#define TIM_BDTR_LOCK_Pos         (8U)
+#define TIM_BDTR_LOCK_Msk         (0x3UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000300 */
+#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            /*!<LOCK[1:0] bits (Lock Configuration) */
+#define TIM_BDTR_LOCK_0           (0x1UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000100 */
+#define TIM_BDTR_LOCK_1           (0x2UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000200 */
+
+#define TIM_BDTR_OSSI_Pos         (10U)
+#define TIM_BDTR_OSSI_Msk         (0x1UL << TIM_BDTR_OSSI_Pos)                 /*!< 0x00000400 */
+#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            /*!<Off-State Selection for Idle mode */
+#define TIM_BDTR_OSSR_Pos         (11U)
+#define TIM_BDTR_OSSR_Msk         (0x1UL << TIM_BDTR_OSSR_Pos)                 /*!< 0x00000800 */
+#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            /*!<Off-State Selection for Run mode */
+#define TIM_BDTR_BKE_Pos          (12U)
+#define TIM_BDTR_BKE_Msk          (0x1UL << TIM_BDTR_BKE_Pos)                  /*!< 0x00001000 */
+#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             /*!<Break enable for Break 1 */
+#define TIM_BDTR_BKP_Pos          (13U)
+#define TIM_BDTR_BKP_Msk          (0x1UL << TIM_BDTR_BKP_Pos)                  /*!< 0x00002000 */
+#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             /*!<Break Polarity for Break 1 */
+#define TIM_BDTR_AOE_Pos          (14U)
+#define TIM_BDTR_AOE_Msk          (0x1UL << TIM_BDTR_AOE_Pos)                  /*!< 0x00004000 */
+#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             /*!<Automatic Output enable */
+#define TIM_BDTR_MOE_Pos          (15U)
+#define TIM_BDTR_MOE_Msk          (0x1UL << TIM_BDTR_MOE_Pos)                  /*!< 0x00008000 */
+#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             /*!<Main Output enable */
+
+#define TIM_BDTR_BKF_Pos          (16U)
+#define TIM_BDTR_BKF_Msk          (0xFUL << TIM_BDTR_BKF_Pos)                  /*!< 0x000F0000 */
+#define TIM_BDTR_BKF              TIM_BDTR_BKF_Msk                             /*!<Break Filter for Break 1 */
+#define TIM_BDTR_BK2F_Pos         (20U)
+#define TIM_BDTR_BK2F_Msk         (0xFUL << TIM_BDTR_BK2F_Pos)                 /*!< 0x00F00000 */
+#define TIM_BDTR_BK2F             TIM_BDTR_BK2F_Msk                            /*!<Break Filter for Break 2 */
+
+#define TIM_BDTR_BK2E_Pos         (24U)
+#define TIM_BDTR_BK2E_Msk         (0x1UL << TIM_BDTR_BK2E_Pos)                 /*!< 0x01000000 */
+#define TIM_BDTR_BK2E             TIM_BDTR_BK2E_Msk                            /*!<Break enable for Break 2 */
+#define TIM_BDTR_BK2P_Pos         (25U)
+#define TIM_BDTR_BK2P_Msk         (0x1UL << TIM_BDTR_BK2P_Pos)                 /*!< 0x02000000 */
+#define TIM_BDTR_BK2P             TIM_BDTR_BK2P_Msk                            /*!<Break Polarity for Break 2 */
+
+#define TIM_BDTR_BKDSRM_Pos       (26U)
+#define TIM_BDTR_BKDSRM_Msk       (0x1UL << TIM_BDTR_BKDSRM_Pos)               /*!< 0x04000000 */
+#define TIM_BDTR_BKDSRM           TIM_BDTR_BKDSRM_Msk                          /*!<Break disarming/re-arming */
+#define TIM_BDTR_BK2DSRM_Pos      (27U)
+#define TIM_BDTR_BK2DSRM_Msk      (0x1UL << TIM_BDTR_BK2DSRM_Pos)              /*!< 0x08000000 */
+#define TIM_BDTR_BK2DSRM          TIM_BDTR_BK2DSRM_Msk                         /*!<Break2 disarming/re-arming */
+
+#define TIM_BDTR_BKBID_Pos        (28U)
+#define TIM_BDTR_BKBID_Msk        (0x1UL << TIM_BDTR_BKBID_Pos)                /*!< 0x10000000 */
+#define TIM_BDTR_BKBID            TIM_BDTR_BKBID_Msk                           /*!<Break BIDirectional */
+#define TIM_BDTR_BK2BID_Pos       (29U)
+#define TIM_BDTR_BK2BID_Msk       (0x1UL << TIM_BDTR_BK2BID_Pos)               /*!< 0x20000000 */
+#define TIM_BDTR_BK2BID           TIM_BDTR_BK2BID_Msk                          /*!<Break2 BIDirectional */
+
+/*******************  Bit definition for TIM_DCR register  ********************/
+#define TIM_DCR_DBA_Pos           (0U)
+#define TIM_DCR_DBA_Msk           (0x1FUL << TIM_DCR_DBA_Pos)                  /*!< 0x0000001F */
+#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              /*!<DBA[4:0] bits (DMA Base Address) */
+#define TIM_DCR_DBA_0             (0x01UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000001 */
+#define TIM_DCR_DBA_1             (0x02UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000002 */
+#define TIM_DCR_DBA_2             (0x04UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000004 */
+#define TIM_DCR_DBA_3             (0x08UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000008 */
+#define TIM_DCR_DBA_4             (0x10UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000010 */
+
+#define TIM_DCR_DBL_Pos           (8U)
+#define TIM_DCR_DBL_Msk           (0x1FUL << TIM_DCR_DBL_Pos)                  /*!< 0x00001F00 */
+#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              /*!<DBL[4:0] bits (DMA Burst Length) */
+#define TIM_DCR_DBL_0             (0x01UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000100 */
+#define TIM_DCR_DBL_1             (0x02UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000200 */
+#define TIM_DCR_DBL_2             (0x04UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000400 */
+#define TIM_DCR_DBL_3             (0x08UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000800 */
+#define TIM_DCR_DBL_4             (0x10UL << TIM_DCR_DBL_Pos)                  /*!< 0x00001000 */
+
+/*******************  Bit definition for TIM_DMAR register  *******************/
+#define TIM_DMAR_DMAB_Pos         (0U)
+#define TIM_DMAR_DMAB_Msk         (0xFFFFUL << TIM_DMAR_DMAB_Pos)              /*!< 0x0000FFFF */
+#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            /*!<DMA register for burst accesses */
+
+/*******************  Bit definition for TIM1_OR1 register  *******************/
+#define TIM1_OR1_OCREF_CLR_Pos     (0U)
+#define TIM1_OR1_OCREF_CLR_Msk     (0x1UL << TIM1_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM1_OR1_OCREF_CLR         TIM1_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM1_AF1 register  *******************/
+#define TIM1_AF1_BKINE_Pos        (0U)
+#define TIM1_AF1_BKINE_Msk        (0x1UL << TIM1_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM1_AF1_BKINE            TIM1_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM1_AF1_BKCMP1E_Pos      (1U)
+#define TIM1_AF1_BKCMP1E_Msk      (0x1UL << TIM1_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM1_AF1_BKCMP1E          TIM1_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM1_AF1_BKCMP2E_Pos      (2U)
+#define TIM1_AF1_BKCMP2E_Msk      (0x1UL << TIM1_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM1_AF1_BKCMP2E          TIM1_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM1_AF1_BKINP_Pos        (9U)
+#define TIM1_AF1_BKINP_Msk        (0x1UL << TIM1_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM1_AF1_BKINP            TIM1_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM1_AF1_BKCMP1P_Pos      (10U)
+#define TIM1_AF1_BKCMP1P_Msk      (0x1UL << TIM1_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM1_AF1_BKCMP1P          TIM1_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM1_AF1_BKCMP2P_Pos      (11U)
+#define TIM1_AF1_BKCMP2P_Msk      (0x1UL << TIM1_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM1_AF1_BKCMP2P          TIM1_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+#define TIM1_AF1_ETRSEL_Pos       (14U)
+#define TIM1_AF1_ETRSEL_Msk       (0xFUL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM1_AF1_ETRSEL           TIM1_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM1 ETR source selection) */
+#define TIM1_AF1_ETRSEL_0         (0x1UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM1_AF1_ETRSEL_1         (0x2UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM1_AF1_ETRSEL_2         (0x4UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM1_AF1_ETRSEL_3         (0x8UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM1_AF2 register  *******************/
+#define TIM1_AF2_BK2INE_Pos       (0U)
+#define TIM1_AF2_BK2INE_Msk       (0x1UL << TIM1_AF2_BK2INE_Pos)               /*!< 0x00000001 */
+#define TIM1_AF2_BK2INE           TIM1_AF2_BK2INE_Msk                          /*!<BRK2 BKIN2 input enable */
+#define TIM1_AF2_BK2CMP1E_Pos     (1U)
+#define TIM1_AF2_BK2CMP1E_Msk     (0x1UL << TIM1_AF2_BK2CMP1E_Pos)             /*!< 0x00000002 */
+#define TIM1_AF2_BK2CMP1E         TIM1_AF2_BK2CMP1E_Msk                        /*!<BRK2 COMP1 enable */
+#define TIM1_AF2_BK2CMP2E_Pos     (2U)
+#define TIM1_AF2_BK2CMP2E_Msk     (0x1UL << TIM1_AF2_BK2CMP2E_Pos)             /*!< 0x00000004 */
+#define TIM1_AF2_BK2CMP2E         TIM1_AF2_BK2CMP2E_Msk                        /*!<BRK2 COMP2 enable */
+#define TIM1_AF2_BK2INP_Pos       (9U)
+#define TIM1_AF2_BK2INP_Msk       (0x1UL << TIM1_AF2_BK2INP_Pos)               /*!< 0x00000200 */
+#define TIM1_AF2_BK2INP           TIM1_AF2_BK2INP_Msk                          /*!<BRK2 BKIN2 input polarity */
+#define TIM1_AF2_BK2CMP1P_Pos     (10U)
+#define TIM1_AF2_BK2CMP1P_Msk     (0x1UL << TIM1_AF2_BK2CMP1P_Pos)             /*!< 0x00000400 */
+#define TIM1_AF2_BK2CMP1P         TIM1_AF2_BK2CMP1P_Msk                        /*!<BRK2 COMP1 input polarity */
+#define TIM1_AF2_BK2CMP2P_Pos     (11U)
+#define TIM1_AF2_BK2CMP2P_Msk     (0x1UL << TIM1_AF2_BK2CMP2P_Pos)             /*!< 0x00000800 */
+#define TIM1_AF2_BK2CMP2P         TIM1_AF2_BK2CMP2P_Msk                        /*!<BRK2 COMP2 input polarity */
+
+/*******************  Bit definition for TIM2_OR1 register  *******************/
+#define TIM2_OR1_OCREF_CLR_Pos     (0U)
+#define TIM2_OR1_OCREF_CLR_Msk     (0x1UL << TIM2_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM2_OR1_OCREF_CLR         TIM2_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM2_AF1 register  *******************/
+#define TIM2_AF1_ETRSEL_Pos       (14U)
+#define TIM2_AF1_ETRSEL_Msk       (0xFUL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM2_AF1_ETRSEL           TIM2_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM2 ETR source selection) */
+#define TIM2_AF1_ETRSEL_0         (0x1UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM2_AF1_ETRSEL_1         (0x2UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM2_AF1_ETRSEL_2         (0x4UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM2_AF1_ETRSEL_3         (0x8UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM3_OR1 register  *******************/
+#define TIM3_OR1_OCREF_CLR_Pos     (0U)
+#define TIM3_OR1_OCREF_CLR_Msk     (0x1UL << TIM3_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM3_OR1_OCREF_CLR         TIM3_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM3_AF1 register  *******************/
+#define TIM3_AF1_ETRSEL_Pos       (14U)
+#define TIM3_AF1_ETRSEL_Msk       (0xFUL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM3_AF1_ETRSEL           TIM3_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM3 ETR source selection) */
+#define TIM3_AF1_ETRSEL_0         (0x1UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM3_AF1_ETRSEL_1         (0x2UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM3_AF1_ETRSEL_2         (0x4UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM3_AF1_ETRSEL_3         (0x8UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM14_AF1 register  *******************/
+#define TIM14_AF1_ETRSEL_Pos      (14U)
+#define TIM14_AF1_ETRSEL_Msk      (0xFUL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x0003C000 */
+#define TIM14_AF1_ETRSEL          TIM14_AF1_ETRSEL_Msk                         /*!<ETRSEL[3:0] bits (TIM14 ETR source selection) */
+#define TIM14_AF1_ETRSEL_0        (0x1UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00004000 */
+#define TIM14_AF1_ETRSEL_1        (0x2UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00008000 */
+#define TIM14_AF1_ETRSEL_2        (0x4UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00010000 */
+#define TIM14_AF1_ETRSEL_3        (0x8UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM15_AF1 register  ******************/
+#define TIM15_AF1_BKINE_Pos      (0U)
+#define TIM15_AF1_BKINE_Msk      (0x1UL << TIM15_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM15_AF1_BKINE          TIM15_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM15_AF1_BKCMP1E_Pos    (1U)
+#define TIM15_AF1_BKCMP1E_Msk    (0x1UL << TIM15_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM15_AF1_BKCMP1E        TIM15_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM15_AF1_BKCMP2E_Pos    (2U)
+#define TIM15_AF1_BKCMP2E_Msk    (0x1UL << TIM15_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM15_AF1_BKCMP2E        TIM15_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM15_AF1_BKINP_Pos      (9U)
+#define TIM15_AF1_BKINP_Msk      (0x1UL << TIM15_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM15_AF1_BKINP          TIM15_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM15_AF1_BKCMP1P_Pos    (10U)
+#define TIM15_AF1_BKCMP1P_Msk    (0x1UL << TIM15_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM15_AF1_BKCMP1P        TIM15_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM15_AF1_BKCMP2P_Pos    (11U)
+#define TIM15_AF1_BKCMP2P_Msk    (0x1UL << TIM15_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM15_AF1_BKCMP2P        TIM15_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM16_AF1 register  ******************/
+#define TIM16_AF1_BKINE_Pos      (0U)
+#define TIM16_AF1_BKINE_Msk      (0x1UL << TIM16_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM16_AF1_BKINE          TIM16_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM16_AF1_BKCMP1E_Pos    (1U)
+#define TIM16_AF1_BKCMP1E_Msk    (0x1UL << TIM16_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM16_AF1_BKCMP1E        TIM16_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM16_AF1_BKCMP2E_Pos    (2U)
+#define TIM16_AF1_BKCMP2E_Msk    (0x1UL << TIM16_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM16_AF1_BKCMP2E        TIM16_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM16_AF1_BKINP_Pos      (9U)
+#define TIM16_AF1_BKINP_Msk      (0x1UL << TIM16_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM16_AF1_BKINP          TIM16_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM16_AF1_BKCMP1P_Pos    (10U)
+#define TIM16_AF1_BKCMP1P_Msk    (0x1UL << TIM16_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM16_AF1_BKCMP1P        TIM16_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM16_AF1_BKCMP2P_Pos    (11U)
+#define TIM16_AF1_BKCMP2P_Msk    (0x1UL << TIM16_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM16_AF1_BKCMP2P        TIM16_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM17_AF1 register  ******************/
+#define TIM17_AF1_BKINE_Pos      (0U)
+#define TIM17_AF1_BKINE_Msk      (0x1UL << TIM17_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM17_AF1_BKINE          TIM17_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM17_AF1_BKCMP1E_Pos    (1U)
+#define TIM17_AF1_BKCMP1E_Msk    (0x1UL << TIM17_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM17_AF1_BKCMP1E        TIM17_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM17_AF1_BKCMP2E_Pos    (2U)
+#define TIM17_AF1_BKCMP2E_Msk    (0x1UL << TIM17_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM17_AF1_BKCMP2E        TIM17_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM17_AF1_BKINP_Pos      (9U)
+#define TIM17_AF1_BKINP_Msk      (0x1UL << TIM17_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM17_AF1_BKINP          TIM17_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM17_AF1_BKCMP1P_Pos    (10U)
+#define TIM17_AF1_BKCMP1P_Msk    (0x1UL << TIM17_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM17_AF1_BKCMP1P        TIM17_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM17_AF1_BKCMP2P_Pos    (11U)
+#define TIM17_AF1_BKCMP2P_Msk    (0x1UL << TIM17_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM17_AF1_BKCMP2P        TIM17_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM_TISEL register  *********************/
+#define TIM_TISEL_TI1SEL_Pos      (0U)
+#define TIM_TISEL_TI1SEL_Msk      (0xFUL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x0000000F */
+#define TIM_TISEL_TI1SEL          TIM_TISEL_TI1SEL_Msk                         /*!<TI1SEL[3:0] bits (TIM TI1 SEL)*/
+#define TIM_TISEL_TI1SEL_0        (0x1UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000001 */
+#define TIM_TISEL_TI1SEL_1        (0x2UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000002 */
+#define TIM_TISEL_TI1SEL_2        (0x4UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000004 */
+#define TIM_TISEL_TI1SEL_3        (0x8UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000008 */
+
+#define TIM_TISEL_TI2SEL_Pos      (8U)
+#define TIM_TISEL_TI2SEL_Msk      (0xFUL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000F00 */
+#define TIM_TISEL_TI2SEL          TIM_TISEL_TI2SEL_Msk                         /*!<TI2SEL[3:0] bits (TIM TI2 SEL)*/
+#define TIM_TISEL_TI2SEL_0        (0x1UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000100 */
+#define TIM_TISEL_TI2SEL_1        (0x2UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000200 */
+#define TIM_TISEL_TI2SEL_2        (0x4UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000400 */
+#define TIM_TISEL_TI2SEL_3        (0x8UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000800 */
+
+#define TIM_TISEL_TI3SEL_Pos      (16U)
+#define TIM_TISEL_TI3SEL_Msk      (0xFUL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x000F0000 */
+#define TIM_TISEL_TI3SEL          TIM_TISEL_TI3SEL_Msk                         /*!<TI3SEL[3:0] bits (TIM TI3 SEL)*/
+#define TIM_TISEL_TI3SEL_0        (0x1UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00010000 */
+#define TIM_TISEL_TI3SEL_1        (0x2UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00020000 */
+#define TIM_TISEL_TI3SEL_2        (0x4UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00040000 */
+#define TIM_TISEL_TI3SEL_3        (0x8UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00080000 */
+
+#define TIM_TISEL_TI4SEL_Pos      (24U)
+#define TIM_TISEL_TI4SEL_Msk      (0xFUL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x0F000000 */
+#define TIM_TISEL_TI4SEL          TIM_TISEL_TI4SEL_Msk                         /*!<TI4SEL[3:0] bits (TIM TI4 SEL)*/
+#define TIM_TISEL_TI4SEL_0        (0x1UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x01000000 */
+#define TIM_TISEL_TI4SEL_1        (0x2UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x02000000 */
+#define TIM_TISEL_TI4SEL_2        (0x4UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x04000000 */
+#define TIM_TISEL_TI4SEL_3        (0x8UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x08000000 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                         Low Power Timer (LPTIM)                            */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for LPTIM_ISR register  *******************/
+#define LPTIM_ISR_CMPM_Pos          (0U)
+#define LPTIM_ISR_CMPM_Msk          (0x1UL << LPTIM_ISR_CMPM_Pos)              /*!< 0x00000001 */
+#define LPTIM_ISR_CMPM              LPTIM_ISR_CMPM_Msk                         /*!< Compare match */
+#define LPTIM_ISR_ARRM_Pos          (1U)
+#define LPTIM_ISR_ARRM_Msk          (0x1UL << LPTIM_ISR_ARRM_Pos)              /*!< 0x00000002 */
+#define LPTIM_ISR_ARRM              LPTIM_ISR_ARRM_Msk                         /*!< Autoreload match */
+#define LPTIM_ISR_EXTTRIG_Pos       (2U)
+#define LPTIM_ISR_EXTTRIG_Msk       (0x1UL << LPTIM_ISR_EXTTRIG_Pos)           /*!< 0x00000004 */
+#define LPTIM_ISR_EXTTRIG           LPTIM_ISR_EXTTRIG_Msk                      /*!< External trigger edge event */
+#define LPTIM_ISR_CMPOK_Pos         (3U)
+#define LPTIM_ISR_CMPOK_Msk         (0x1UL << LPTIM_ISR_CMPOK_Pos)             /*!< 0x00000008 */
+#define LPTIM_ISR_CMPOK             LPTIM_ISR_CMPOK_Msk                        /*!< Compare register update OK */
+#define LPTIM_ISR_ARROK_Pos         (4U)
+#define LPTIM_ISR_ARROK_Msk         (0x1UL << LPTIM_ISR_ARROK_Pos)             /*!< 0x00000010 */
+#define LPTIM_ISR_ARROK             LPTIM_ISR_ARROK_Msk                        /*!< Autoreload register update OK */
+#define LPTIM_ISR_UP_Pos            (5U)
+#define LPTIM_ISR_UP_Msk            (0x1UL << LPTIM_ISR_UP_Pos)                /*!< 0x00000020 */
+#define LPTIM_ISR_UP                LPTIM_ISR_UP_Msk                           /*!< Counter direction change down to up */
+#define LPTIM_ISR_DOWN_Pos          (6U)
+#define LPTIM_ISR_DOWN_Msk          (0x1UL << LPTIM_ISR_DOWN_Pos)              /*!< 0x00000040 */
+#define LPTIM_ISR_DOWN              LPTIM_ISR_DOWN_Msk                         /*!< Counter direction change up to down */
+
+/******************  Bit definition for LPTIM_ICR register  *******************/
+#define LPTIM_ICR_CMPMCF_Pos        (0U)
+#define LPTIM_ICR_CMPMCF_Msk        (0x1UL << LPTIM_ICR_CMPMCF_Pos)            /*!< 0x00000001 */
+#define LPTIM_ICR_CMPMCF            LPTIM_ICR_CMPMCF_Msk                       /*!< Compare match Clear Flag */
+#define LPTIM_ICR_ARRMCF_Pos        (1U)
+#define LPTIM_ICR_ARRMCF_Msk        (0x1UL << LPTIM_ICR_ARRMCF_Pos)            /*!< 0x00000002 */
+#define LPTIM_ICR_ARRMCF            LPTIM_ICR_ARRMCF_Msk                       /*!< Autoreload match Clear Flag */
+#define LPTIM_ICR_EXTTRIGCF_Pos     (2U)
+#define LPTIM_ICR_EXTTRIGCF_Msk     (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos)         /*!< 0x00000004 */
+#define LPTIM_ICR_EXTTRIGCF         LPTIM_ICR_EXTTRIGCF_Msk                    /*!< External trigger edge event Clear Flag */
+#define LPTIM_ICR_CMPOKCF_Pos       (3U)
+#define LPTIM_ICR_CMPOKCF_Msk       (0x1UL << LPTIM_ICR_CMPOKCF_Pos)           /*!< 0x00000008 */
+#define LPTIM_ICR_CMPOKCF           LPTIM_ICR_CMPOKCF_Msk                      /*!< Compare register update OK Clear Flag */
+#define LPTIM_ICR_ARROKCF_Pos       (4U)
+#define LPTIM_ICR_ARROKCF_Msk       (0x1UL << LPTIM_ICR_ARROKCF_Pos)           /*!< 0x00000010 */
+#define LPTIM_ICR_ARROKCF           LPTIM_ICR_ARROKCF_Msk                      /*!< Autoreload register update OK Clear Flag */
+#define LPTIM_ICR_UPCF_Pos          (5U)
+#define LPTIM_ICR_UPCF_Msk          (0x1UL << LPTIM_ICR_UPCF_Pos)              /*!< 0x00000020 */
+#define LPTIM_ICR_UPCF              LPTIM_ICR_UPCF_Msk                         /*!< Counter direction change down to up Clear Flag */
+#define LPTIM_ICR_DOWNCF_Pos        (6U)
+#define LPTIM_ICR_DOWNCF_Msk        (0x1UL << LPTIM_ICR_DOWNCF_Pos)            /*!< 0x00000040 */
+#define LPTIM_ICR_DOWNCF            LPTIM_ICR_DOWNCF_Msk                       /*!< Counter direction change up to down Clear Flag */
+
+/******************  Bit definition for LPTIM_IER register ********************/
+#define LPTIM_IER_CMPMIE_Pos        (0U)
+#define LPTIM_IER_CMPMIE_Msk        (0x1UL << LPTIM_IER_CMPMIE_Pos)            /*!< 0x00000001 */
+#define LPTIM_IER_CMPMIE            LPTIM_IER_CMPMIE_Msk                       /*!< Compare match Interrupt Enable */
+#define LPTIM_IER_ARRMIE_Pos        (1U)
+#define LPTIM_IER_ARRMIE_Msk        (0x1UL << LPTIM_IER_ARRMIE_Pos)            /*!< 0x00000002 */
+#define LPTIM_IER_ARRMIE            LPTIM_IER_ARRMIE_Msk                       /*!< Autoreload match Interrupt Enable */
+#define LPTIM_IER_EXTTRIGIE_Pos     (2U)
+#define LPTIM_IER_EXTTRIGIE_Msk     (0x1UL << LPTIM_IER_EXTTRIGIE_Pos)         /*!< 0x00000004 */
+#define LPTIM_IER_EXTTRIGIE         LPTIM_IER_EXTTRIGIE_Msk                    /*!< External trigger edge event Interrupt Enable */
+#define LPTIM_IER_CMPOKIE_Pos       (3U)
+#define LPTIM_IER_CMPOKIE_Msk       (0x1UL << LPTIM_IER_CMPOKIE_Pos)           /*!< 0x00000008 */
+#define LPTIM_IER_CMPOKIE           LPTIM_IER_CMPOKIE_Msk                      /*!< Compare register update OK Interrupt Enable */
+#define LPTIM_IER_ARROKIE_Pos       (4U)
+#define LPTIM_IER_ARROKIE_Msk       (0x1UL << LPTIM_IER_ARROKIE_Pos)           /*!< 0x00000010 */
+#define LPTIM_IER_ARROKIE           LPTIM_IER_ARROKIE_Msk                      /*!< Autoreload register update OK Interrupt Enable */
+#define LPTIM_IER_UPIE_Pos          (5U)
+#define LPTIM_IER_UPIE_Msk          (0x1UL << LPTIM_IER_UPIE_Pos)              /*!< 0x00000020 */
+#define LPTIM_IER_UPIE              LPTIM_IER_UPIE_Msk                         /*!< Counter direction change down to up Interrupt Enable */
+#define LPTIM_IER_DOWNIE_Pos        (6U)
+#define LPTIM_IER_DOWNIE_Msk        (0x1UL << LPTIM_IER_DOWNIE_Pos)            /*!< 0x00000040 */
+#define LPTIM_IER_DOWNIE            LPTIM_IER_DOWNIE_Msk                       /*!< Counter direction change up to down Interrupt Enable */
+
+/******************  Bit definition for LPTIM_CFGR register *******************/
+#define LPTIM_CFGR_CKSEL_Pos        (0U)
+#define LPTIM_CFGR_CKSEL_Msk        (0x1UL << LPTIM_CFGR_CKSEL_Pos)            /*!< 0x00000001 */
+#define LPTIM_CFGR_CKSEL            LPTIM_CFGR_CKSEL_Msk                       /*!< Clock selector */
+
+#define LPTIM_CFGR_CKPOL_Pos        (1U)
+#define LPTIM_CFGR_CKPOL_Msk        (0x3UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000006 */
+#define LPTIM_CFGR_CKPOL            LPTIM_CFGR_CKPOL_Msk                       /*!< CKPOL[1:0] bits (Clock polarity) */
+#define LPTIM_CFGR_CKPOL_0          (0x1UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000002 */
+#define LPTIM_CFGR_CKPOL_1          (0x2UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000004 */
+
+#define LPTIM_CFGR_CKFLT_Pos        (3U)
+#define LPTIM_CFGR_CKFLT_Msk        (0x3UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000018 */
+#define LPTIM_CFGR_CKFLT            LPTIM_CFGR_CKFLT_Msk                       /*!< CKFLT[1:0] bits (Configurable digital filter for external clock) */
+#define LPTIM_CFGR_CKFLT_0          (0x1UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000008 */
+#define LPTIM_CFGR_CKFLT_1          (0x2UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000010 */
+
+#define LPTIM_CFGR_TRGFLT_Pos       (6U)
+#define LPTIM_CFGR_TRGFLT_Msk       (0x3UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x000000C0 */
+#define LPTIM_CFGR_TRGFLT           LPTIM_CFGR_TRGFLT_Msk                      /*!< TRGFLT[1:0] bits (Configurable digital filter for trigger) */
+#define LPTIM_CFGR_TRGFLT_0         (0x1UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x00000040 */
+#define LPTIM_CFGR_TRGFLT_1         (0x2UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x00000080 */
+
+#define LPTIM_CFGR_PRESC_Pos        (9U)
+#define LPTIM_CFGR_PRESC_Msk        (0x7UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000E00 */
+#define LPTIM_CFGR_PRESC            LPTIM_CFGR_PRESC_Msk                       /*!< PRESC[2:0] bits (Clock prescaler) */
+#define LPTIM_CFGR_PRESC_0          (0x1UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000200 */
+#define LPTIM_CFGR_PRESC_1          (0x2UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000400 */
+#define LPTIM_CFGR_PRESC_2          (0x4UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000800 */
+
+#define LPTIM_CFGR_TRIGSEL_Pos      (13U)
+#define LPTIM_CFGR_TRIGSEL_Msk      (0x7UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x0000E000 */
+#define LPTIM_CFGR_TRIGSEL          LPTIM_CFGR_TRIGSEL_Msk                     /*!< TRIGSEL[2:0]] bits (Trigger selector) */
+#define LPTIM_CFGR_TRIGSEL_0        (0x1UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00002000 */
+#define LPTIM_CFGR_TRIGSEL_1        (0x2UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00004000 */
+#define LPTIM_CFGR_TRIGSEL_2        (0x4UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00008000 */
+
+#define LPTIM_CFGR_TRIGEN_Pos       (17U)
+#define LPTIM_CFGR_TRIGEN_Msk       (0x3UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00060000 */
+#define LPTIM_CFGR_TRIGEN           LPTIM_CFGR_TRIGEN_Msk                      /*!< TRIGEN[1:0] bits (Trigger enable and polarity) */
+#define LPTIM_CFGR_TRIGEN_0         (0x1UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00020000 */
+#define LPTIM_CFGR_TRIGEN_1         (0x2UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00040000 */
+
+#define LPTIM_CFGR_TIMOUT_Pos       (19U)
+#define LPTIM_CFGR_TIMOUT_Msk       (0x1UL << LPTIM_CFGR_TIMOUT_Pos)           /*!< 0x00080000 */
+#define LPTIM_CFGR_TIMOUT           LPTIM_CFGR_TIMOUT_Msk                      /*!< Timeout enable */
+#define LPTIM_CFGR_WAVE_Pos         (20U)
+#define LPTIM_CFGR_WAVE_Msk         (0x1UL << LPTIM_CFGR_WAVE_Pos)             /*!< 0x00100000 */
+#define LPTIM_CFGR_WAVE             LPTIM_CFGR_WAVE_Msk                        /*!< Waveform shape */
+#define LPTIM_CFGR_WAVPOL_Pos       (21U)
+#define LPTIM_CFGR_WAVPOL_Msk       (0x1UL << LPTIM_CFGR_WAVPOL_Pos)           /*!< 0x00200000 */
+#define LPTIM_CFGR_WAVPOL           LPTIM_CFGR_WAVPOL_Msk                      /*!< Waveform shape polarity */
+#define LPTIM_CFGR_PRELOAD_Pos      (22U)
+#define LPTIM_CFGR_PRELOAD_Msk      (0x1UL << LPTIM_CFGR_PRELOAD_Pos)          /*!< 0x00400000 */
+#define LPTIM_CFGR_PRELOAD          LPTIM_CFGR_PRELOAD_Msk                     /*!< Reg update mode */
+#define LPTIM_CFGR_COUNTMODE_Pos    (23U)
+#define LPTIM_CFGR_COUNTMODE_Msk    (0x1UL << LPTIM_CFGR_COUNTMODE_Pos)        /*!< 0x00800000 */
+#define LPTIM_CFGR_COUNTMODE        LPTIM_CFGR_COUNTMODE_Msk                   /*!< Counter mode enable */
+#define LPTIM_CFGR_ENC_Pos          (24U)
+#define LPTIM_CFGR_ENC_Msk          (0x1UL << LPTIM_CFGR_ENC_Pos)              /*!< 0x01000000 */
+#define LPTIM_CFGR_ENC              LPTIM_CFGR_ENC_Msk                         /*!< Encoder mode enable */
+
+/******************  Bit definition for LPTIM_CR register  ********************/
+#define LPTIM_CR_ENABLE_Pos         (0U)
+#define LPTIM_CR_ENABLE_Msk         (0x1UL << LPTIM_CR_ENABLE_Pos)             /*!< 0x00000001 */
+#define LPTIM_CR_ENABLE             LPTIM_CR_ENABLE_Msk                        /*!< LPTIMer enable */
+#define LPTIM_CR_SNGSTRT_Pos        (1U)
+#define LPTIM_CR_SNGSTRT_Msk        (0x1UL << LPTIM_CR_SNGSTRT_Pos)            /*!< 0x00000002 */
+#define LPTIM_CR_SNGSTRT            LPTIM_CR_SNGSTRT_Msk                       /*!< Timer start in single mode */
+#define LPTIM_CR_CNTSTRT_Pos        (2U)
+#define LPTIM_CR_CNTSTRT_Msk        (0x1UL << LPTIM_CR_CNTSTRT_Pos)            /*!< 0x00000004 */
+#define LPTIM_CR_CNTSTRT            LPTIM_CR_CNTSTRT_Msk                       /*!< Timer start in continuous mode */
+#define LPTIM_CR_COUNTRST_Pos       (3U)
+#define LPTIM_CR_COUNTRST_Msk       (0x1UL << LPTIM_CR_COUNTRST_Pos)           /*!< 0x00000008 */
+#define LPTIM_CR_COUNTRST           LPTIM_CR_COUNTRST_Msk                      /*!< Counter reset */
+#define LPTIM_CR_RSTARE_Pos         (4U)
+#define LPTIM_CR_RSTARE_Msk         (0x1UL << LPTIM_CR_RSTARE_Pos)             /*!< 0x00000010 */
+#define LPTIM_CR_RSTARE             LPTIM_CR_RSTARE_Msk                        /*!< Reset after read enable */
+
+/******************  Bit definition for LPTIM_CMP register  *******************/
+#define LPTIM_CMP_CMP_Pos           (0U)
+#define LPTIM_CMP_CMP_Msk           (0xFFFFUL << LPTIM_CMP_CMP_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_CMP_CMP               LPTIM_CMP_CMP_Msk                          /*!< Compare register */
+
+/******************  Bit definition for LPTIM_ARR register  *******************/
+#define LPTIM_ARR_ARR_Pos           (0U)
+#define LPTIM_ARR_ARR_Msk           (0xFFFFUL << LPTIM_ARR_ARR_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_ARR_ARR               LPTIM_ARR_ARR_Msk                          /*!< Auto reload register */
+
+/******************  Bit definition for LPTIM_CNT register  *******************/
+#define LPTIM_CNT_CNT_Pos           (0U)
+#define LPTIM_CNT_CNT_Msk           (0xFFFFUL << LPTIM_CNT_CNT_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_CNT_CNT               LPTIM_CNT_CNT_Msk                          /*!< Counter register */
+
+/******************  Bit definition for LPTIM_CFGR2 register  *******************/
+#define LPTIM_CFGR2_IN1SEL_Pos      (0U)
+#define LPTIM_CFGR2_IN1SEL_Msk      (0xFUL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x0000000F */
+#define LPTIM_CFGR2_IN1SEL          LPTIM_CFGR2_IN1SEL_Msk                     /*!< CFGR2[3:0] bits (INPUT1 selection) */
+#define LPTIM_CFGR2_IN1SEL_0        (0x1UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000001 */
+#define LPTIM_CFGR2_IN1SEL_1        (0x2UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000002 */
+#define LPTIM_CFGR2_IN1SEL_2        (0x4UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000004 */
+#define LPTIM_CFGR2_IN1SEL_3        (0x8UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000008 */
+
+#define LPTIM_CFGR2_IN2SEL_Pos      (4U)
+#define LPTIM_CFGR2_IN2SEL_Msk      (0xFUL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x000000F0 */
+#define LPTIM_CFGR2_IN2SEL          LPTIM_CFGR2_IN2SEL_Msk                     /*!< CFGR2[7:4] bits (INPUT2 selection) */
+#define LPTIM_CFGR2_IN2SEL_0        (0x1UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000010 */
+#define LPTIM_CFGR2_IN2SEL_1        (0x2UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000020 */
+#define LPTIM_CFGR2_IN2SEL_2        (0x4UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000040 */
+#define LPTIM_CFGR2_IN2SEL_3        (0x8UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000080 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Analog Comparators (COMP)                             */
+/*                                                                            */
+/******************************************************************************/
+/**********************  Bit definition for COMP_CSR register  ****************/
+#define COMP_CSR_EN_Pos            (0U)
+#define COMP_CSR_EN_Msk            (0x1UL << COMP_CSR_EN_Pos)                  /*!< 0x00000001 */
+#define COMP_CSR_EN                COMP_CSR_EN_Msk                             /*!< Comparator enable */
+
+#define COMP_CSR_INMSEL_Pos        (4U)
+#define COMP_CSR_INMSEL_Msk        (0xFUL << COMP_CSR_INMSEL_Pos)              /*!< 0x000000F0 */
+#define COMP_CSR_INMSEL            COMP_CSR_INMSEL_Msk                         /*!< Comparator input minus selection */
+#define COMP_CSR_INMSEL_0          (0x1UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000010 */
+#define COMP_CSR_INMSEL_1          (0x2UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000020 */
+#define COMP_CSR_INMSEL_2          (0x4UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000040 */
+#define COMP_CSR_INMSEL_3          (0x8UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000080 */
+
+#define COMP_CSR_INPSEL_Pos        (8U)
+#define COMP_CSR_INPSEL_Msk        (0x3UL << COMP_CSR_INPSEL_Pos)              /*!< 0x00000300 */
+#define COMP_CSR_INPSEL            COMP_CSR_INPSEL_Msk                         /*!< Comparator plus minus selection */
+#define COMP_CSR_INPSEL_0          (0x1UL << COMP_CSR_INPSEL_Pos)              /*!< 0x00000100 */
+#define COMP_CSR_INPSEL_1          (0x2UL << COMP_CSR_INPSEL_Pos)              /*!< 0x00000200 */
+
+#define COMP_CSR_WINMODE_Pos       (11U)
+#define COMP_CSR_WINMODE_Msk       (0x1UL << COMP_CSR_WINMODE_Pos)             /*!< 0x00000800 */
+#define COMP_CSR_WINMODE           COMP_CSR_WINMODE_Msk                        /*!< Pair of comparators window mode. Bit intended to be used with COMP common instance (COMP_Common_TypeDef) */
+#define COMP_CSR_WINOUT_Pos        (14U)
+#define COMP_CSR_WINOUT_Msk        (0x1UL << COMP_CSR_WINOUT_Pos)              /*!< 0x00004000 */
+#define COMP_CSR_WINOUT            COMP_CSR_WINOUT_Msk                         /*!< Pair of comparators window output level. Bit intended to be used with COMP common instance (COMP_Common_TypeDef) */
+
+#define COMP_CSR_POLARITY_Pos      (15U)
+#define COMP_CSR_POLARITY_Msk      (0x1UL << COMP_CSR_POLARITY_Pos)            /*!< 0x00008000 */
+#define COMP_CSR_POLARITY          COMP_CSR_POLARITY_Msk                       /*!< Comparator output polarity */
+
+#define COMP_CSR_HYST_Pos          (16U)
+#define COMP_CSR_HYST_Msk          (0x3UL << COMP_CSR_HYST_Pos)                /*!< 0x00030000 */
+#define COMP_CSR_HYST              COMP_CSR_HYST_Msk                           /*!< Comparator input hysteresis */
+#define COMP_CSR_HYST_0            (0x1UL << COMP_CSR_HYST_Pos)                /*!< 0x00010000 */
+#define COMP_CSR_HYST_1            (0x2UL << COMP_CSR_HYST_Pos)                /*!< 0x00020000 */
+
+#define COMP_CSR_PWRMODE_Pos       (18U)
+#define COMP_CSR_PWRMODE_Msk       (0x3UL << COMP_CSR_PWRMODE_Pos)             /*!< 0x000C0000 */
+#define COMP_CSR_PWRMODE           COMP_CSR_PWRMODE_Msk                        /*!< Comparator power mode */
+#define COMP_CSR_PWRMODE_0         (0x1UL << COMP_CSR_PWRMODE_Pos)             /*!< 0x00040000 */
+#define COMP_CSR_PWRMODE_1         (0x2UL << COMP_CSR_PWRMODE_Pos)             /*!< 0x00080000 */
+
+#define COMP_CSR_BLANKING_Pos      (20U)
+#define COMP_CSR_BLANKING_Msk      (0x1FUL << COMP_CSR_BLANKING_Pos)           /*!< 0x01F00000 */
+#define COMP_CSR_BLANKING          COMP_CSR_BLANKING_Msk                       /*!< Comparator blanking source */
+#define COMP_CSR_BLANKING_0        (0x01UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00100000 */
+#define COMP_CSR_BLANKING_1        (0x02UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00200000 */
+#define COMP_CSR_BLANKING_2        (0x04UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00400000 */
+#define COMP_CSR_BLANKING_3        (0x08UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00800000 */
+#define COMP_CSR_BLANKING_4        (0x10UL << COMP_CSR_BLANKING_Pos)           /*!< 0x01000000 */
+
+#define COMP_CSR_VALUE_Pos         (30U)
+#define COMP_CSR_VALUE_Msk         (0x1UL << COMP_CSR_VALUE_Pos)               /*!< 0x40000000 */
+#define COMP_CSR_VALUE             COMP_CSR_VALUE_Msk                          /*!< Comparator output level */
+
+#define COMP_CSR_LOCK_Pos          (31U)
+#define COMP_CSR_LOCK_Msk          (0x1UL << COMP_CSR_LOCK_Pos)                /*!< 0x80000000 */
+#define COMP_CSR_LOCK              COMP_CSR_LOCK_Msk                           /*!< Comparator lock */
+
+/******************************************************************************/
+/*                                                                            */
+/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for USART_CR1 register  *******************/
+#define USART_CR1_UE_Pos             (0U)
+#define USART_CR1_UE_Msk             (0x1UL << USART_CR1_UE_Pos)               /*!< 0x00000001 */
+#define USART_CR1_UE                 USART_CR1_UE_Msk                          /*!< USART Enable */
+#define USART_CR1_UESM_Pos           (1U)
+#define USART_CR1_UESM_Msk           (0x1UL << USART_CR1_UESM_Pos)             /*!< 0x00000002 */
+#define USART_CR1_UESM               USART_CR1_UESM_Msk                        /*!< USART Enable in STOP Mode */
+#define USART_CR1_RE_Pos             (2U)
+#define USART_CR1_RE_Msk             (0x1UL << USART_CR1_RE_Pos)               /*!< 0x00000004 */
+#define USART_CR1_RE                 USART_CR1_RE_Msk                          /*!< Receiver Enable */
+#define USART_CR1_TE_Pos             (3U)
+#define USART_CR1_TE_Msk             (0x1UL << USART_CR1_TE_Pos)               /*!< 0x00000008 */
+#define USART_CR1_TE                 USART_CR1_TE_Msk                          /*!< Transmitter Enable */
+#define USART_CR1_IDLEIE_Pos         (4U)
+#define USART_CR1_IDLEIE_Msk         (0x1UL << USART_CR1_IDLEIE_Pos)           /*!< 0x00000010 */
+#define USART_CR1_IDLEIE             USART_CR1_IDLEIE_Msk                      /*!< IDLE Interrupt Enable */
+#define USART_CR1_RXNEIE_RXFNEIE_Pos   (5U)
+#define USART_CR1_RXNEIE_RXFNEIE_Msk   (0x1UL << USART_CR1_RXNEIE_RXFNEIE_Pos) /*!< 0x00000020 */
+#define USART_CR1_RXNEIE_RXFNEIE       USART_CR1_RXNEIE_RXFNEIE_Msk            /*!< RXNE/RXFIFO not empty Interrupt Enable */
+#define USART_CR1_TCIE_Pos           (6U)
+#define USART_CR1_TCIE_Msk           (0x1UL << USART_CR1_TCIE_Pos)             /*!< 0x00000040 */
+#define USART_CR1_TCIE               USART_CR1_TCIE_Msk                        /*!< Transmission Complete Interrupt Enable */
+#define USART_CR1_TXEIE_TXFNFIE_Pos  (7U)
+#define USART_CR1_TXEIE_TXFNFIE_Msk   (0x1UL << USART_CR1_TXEIE_TXFNFIE_Pos)   /*!< 0x00000080 */
+#define USART_CR1_TXEIE_TXFNFIE       USART_CR1_TXEIE_TXFNFIE_Msk              /*!< TXE/TXFIFO not full Interrupt Enable */
+#define USART_CR1_PEIE_Pos           (8U)
+#define USART_CR1_PEIE_Msk           (0x1UL << USART_CR1_PEIE_Pos)             /*!< 0x00000100 */
+#define USART_CR1_PEIE               USART_CR1_PEIE_Msk                        /*!< PE Interrupt Enable */
+#define USART_CR1_PS_Pos             (9U)
+#define USART_CR1_PS_Msk             (0x1UL << USART_CR1_PS_Pos)               /*!< 0x00000200 */
+#define USART_CR1_PS                 USART_CR1_PS_Msk                          /*!< Parity Selection */
+#define USART_CR1_PCE_Pos            (10U)
+#define USART_CR1_PCE_Msk            (0x1UL << USART_CR1_PCE_Pos)              /*!< 0x00000400 */
+#define USART_CR1_PCE                USART_CR1_PCE_Msk                         /*!< Parity Control Enable */
+#define USART_CR1_WAKE_Pos           (11U)
+#define USART_CR1_WAKE_Msk           (0x1UL << USART_CR1_WAKE_Pos)             /*!< 0x00000800 */
+#define USART_CR1_WAKE               USART_CR1_WAKE_Msk                        /*!< Receiver Wakeup method */
+#define USART_CR1_M_Pos              (12U)
+#define USART_CR1_M_Msk              (0x10001UL << USART_CR1_M_Pos)            /*!< 0x10001000 */
+#define USART_CR1_M                  USART_CR1_M_Msk                           /*!< Word length */
+#define USART_CR1_M0_Pos             (12U)
+#define USART_CR1_M0_Msk             (0x1UL << USART_CR1_M0_Pos)               /*!< 0x00001000 */
+#define USART_CR1_M0                 USART_CR1_M0_Msk                          /*!< Word length - Bit 0 */
+#define USART_CR1_MME_Pos            (13U)
+#define USART_CR1_MME_Msk            (0x1UL << USART_CR1_MME_Pos)              /*!< 0x00002000 */
+#define USART_CR1_MME                USART_CR1_MME_Msk                         /*!< Mute Mode Enable */
+#define USART_CR1_CMIE_Pos           (14U)
+#define USART_CR1_CMIE_Msk           (0x1UL << USART_CR1_CMIE_Pos)             /*!< 0x00004000 */
+#define USART_CR1_CMIE               USART_CR1_CMIE_Msk                        /*!< Character match interrupt enable */
+#define USART_CR1_OVER8_Pos          (15U)
+#define USART_CR1_OVER8_Msk          (0x1UL << USART_CR1_OVER8_Pos)            /*!< 0x00008000 */
+#define USART_CR1_OVER8              USART_CR1_OVER8_Msk                       /*!< Oversampling by 8-bit or 16-bit mode */
+#define USART_CR1_DEDT_Pos           (16U)
+#define USART_CR1_DEDT_Msk           (0x1FUL << USART_CR1_DEDT_Pos)            /*!< 0x001F0000 */
+#define USART_CR1_DEDT               USART_CR1_DEDT_Msk                        /*!< DEDT[4:0] bits (Driver Enable Deassertion Time) */
+#define USART_CR1_DEDT_0             (0x01UL << USART_CR1_DEDT_Pos)            /*!< 0x00010000 */
+#define USART_CR1_DEDT_1             (0x02UL << USART_CR1_DEDT_Pos)            /*!< 0x00020000 */
+#define USART_CR1_DEDT_2             (0x04UL << USART_CR1_DEDT_Pos)            /*!< 0x00040000 */
+#define USART_CR1_DEDT_3             (0x08UL << USART_CR1_DEDT_Pos)            /*!< 0x00080000 */
+#define USART_CR1_DEDT_4             (0x10UL << USART_CR1_DEDT_Pos)            /*!< 0x00100000 */
+#define USART_CR1_DEAT_Pos           (21U)
+#define USART_CR1_DEAT_Msk           (0x1FUL << USART_CR1_DEAT_Pos)            /*!< 0x03E00000 */
+#define USART_CR1_DEAT               USART_CR1_DEAT_Msk                        /*!< DEAT[4:0] bits (Driver Enable Assertion Time) */
+#define USART_CR1_DEAT_0             (0x01UL << USART_CR1_DEAT_Pos)            /*!< 0x00200000 */
+#define USART_CR1_DEAT_1             (0x02UL << USART_CR1_DEAT_Pos)            /*!< 0x00400000 */
+#define USART_CR1_DEAT_2             (0x04UL << USART_CR1_DEAT_Pos)            /*!< 0x00800000 */
+#define USART_CR1_DEAT_3             (0x08UL << USART_CR1_DEAT_Pos)            /*!< 0x01000000 */
+#define USART_CR1_DEAT_4             (0x10UL << USART_CR1_DEAT_Pos)            /*!< 0x02000000 */
+#define USART_CR1_RTOIE_Pos          (26U)
+#define USART_CR1_RTOIE_Msk          (0x1UL << USART_CR1_RTOIE_Pos)            /*!< 0x04000000 */
+#define USART_CR1_RTOIE              USART_CR1_RTOIE_Msk                       /*!< Receive Time Out interrupt enable */
+#define USART_CR1_EOBIE_Pos          (27U)
+#define USART_CR1_EOBIE_Msk          (0x1UL << USART_CR1_EOBIE_Pos)            /*!< 0x08000000 */
+#define USART_CR1_EOBIE              USART_CR1_EOBIE_Msk                       /*!< End of Block interrupt enable */
+#define USART_CR1_M1_Pos             (28U)
+#define USART_CR1_M1_Msk             (0x1UL << USART_CR1_M1_Pos)               /*!< 0x10000000 */
+#define USART_CR1_M1                 USART_CR1_M1_Msk                          /*!< Word length - Bit 1 */
+#define USART_CR1_FIFOEN_Pos         (29U)
+#define USART_CR1_FIFOEN_Msk         (0x1UL << USART_CR1_FIFOEN_Pos)           /*!< 0x20000000 */
+#define USART_CR1_FIFOEN             USART_CR1_FIFOEN_Msk                      /*!< FIFO mode enable */
+#define USART_CR1_TXFEIE_Pos         (30U)
+#define USART_CR1_TXFEIE_Msk         (0x1UL << USART_CR1_TXFEIE_Pos)           /*!< 0x40000000 */
+#define USART_CR1_TXFEIE             USART_CR1_TXFEIE_Msk                      /*!< TXFIFO empty interrupt enable */
+#define USART_CR1_RXFFIE_Pos         (31U)
+#define USART_CR1_RXFFIE_Msk         (0x1UL << USART_CR1_RXFFIE_Pos)           /*!< 0x80000000 */
+#define USART_CR1_RXFFIE             USART_CR1_RXFFIE_Msk                      /*!< RXFIFO Full interrupt enable */
+
+/******************  Bit definition for USART_CR2 register  *******************/
+#define USART_CR2_SLVEN_Pos          (0U)
+#define USART_CR2_SLVEN_Msk          (0x1UL << USART_CR2_SLVEN_Pos)            /*!< 0x00000001 */
+#define USART_CR2_SLVEN              USART_CR2_SLVEN_Msk                       /*!< Synchronous Slave mode enable */
+#define USART_CR2_DIS_NSS_Pos        (3U)
+#define USART_CR2_DIS_NSS_Msk        (0x1UL << USART_CR2_DIS_NSS_Pos)          /*!< 0x00000008 */
+#define USART_CR2_DIS_NSS            USART_CR2_DIS_NSS_Msk                     /*!< NSS input pin disable for SPI slave selection */
+#define USART_CR2_ADDM7_Pos          (4U)
+#define USART_CR2_ADDM7_Msk          (0x1UL << USART_CR2_ADDM7_Pos)            /*!< 0x00000010 */
+#define USART_CR2_ADDM7              USART_CR2_ADDM7_Msk                       /*!< 7-bit or 4-bit Address Detection */
+#define USART_CR2_LBDL_Pos           (5U)
+#define USART_CR2_LBDL_Msk           (0x1UL << USART_CR2_LBDL_Pos)             /*!< 0x00000020 */
+#define USART_CR2_LBDL               USART_CR2_LBDL_Msk                        /*!< LIN Break Detection Length */
+#define USART_CR2_LBDIE_Pos          (6U)
+#define USART_CR2_LBDIE_Msk          (0x1UL << USART_CR2_LBDIE_Pos)            /*!< 0x00000040 */
+#define USART_CR2_LBDIE              USART_CR2_LBDIE_Msk                       /*!< LIN Break Detection Interrupt Enable */
+#define USART_CR2_LBCL_Pos           (8U)
+#define USART_CR2_LBCL_Msk           (0x1UL << USART_CR2_LBCL_Pos)             /*!< 0x00000100 */
+#define USART_CR2_LBCL               USART_CR2_LBCL_Msk                        /*!< Last Bit Clock pulse */
+#define USART_CR2_CPHA_Pos           (9U)
+#define USART_CR2_CPHA_Msk           (0x1UL << USART_CR2_CPHA_Pos)             /*!< 0x00000200 */
+#define USART_CR2_CPHA               USART_CR2_CPHA_Msk                        /*!< Clock Phase */
+#define USART_CR2_CPOL_Pos           (10U)
+#define USART_CR2_CPOL_Msk           (0x1UL << USART_CR2_CPOL_Pos)             /*!< 0x00000400 */
+#define USART_CR2_CPOL               USART_CR2_CPOL_Msk                        /*!< Clock Polarity */
+#define USART_CR2_CLKEN_Pos          (11U)
+#define USART_CR2_CLKEN_Msk          (0x1UL << USART_CR2_CLKEN_Pos)            /*!< 0x00000800 */
+#define USART_CR2_CLKEN              USART_CR2_CLKEN_Msk                       /*!< Clock Enable */
+#define USART_CR2_STOP_Pos           (12U)
+#define USART_CR2_STOP_Msk           (0x3UL << USART_CR2_STOP_Pos)             /*!< 0x00003000 */
+#define USART_CR2_STOP               USART_CR2_STOP_Msk                        /*!< STOP[1:0] bits (STOP bits) */
+#define USART_CR2_STOP_0             (0x1UL << USART_CR2_STOP_Pos)             /*!< 0x00001000 */
+#define USART_CR2_STOP_1             (0x2UL << USART_CR2_STOP_Pos)             /*!< 0x00002000 */
+#define USART_CR2_LINEN_Pos          (14U)
+#define USART_CR2_LINEN_Msk          (0x1UL << USART_CR2_LINEN_Pos)            /*!< 0x00004000 */
+#define USART_CR2_LINEN              USART_CR2_LINEN_Msk                       /*!< LIN mode enable */
+#define USART_CR2_SWAP_Pos           (15U)
+#define USART_CR2_SWAP_Msk           (0x1UL << USART_CR2_SWAP_Pos)             /*!< 0x00008000 */
+#define USART_CR2_SWAP               USART_CR2_SWAP_Msk                        /*!< SWAP TX/RX pins */
+#define USART_CR2_RXINV_Pos          (16U)
+#define USART_CR2_RXINV_Msk          (0x1UL << USART_CR2_RXINV_Pos)            /*!< 0x00010000 */
+#define USART_CR2_RXINV              USART_CR2_RXINV_Msk                       /*!< RX pin active level inversion */
+#define USART_CR2_TXINV_Pos          (17U)
+#define USART_CR2_TXINV_Msk          (0x1UL << USART_CR2_TXINV_Pos)            /*!< 0x00020000 */
+#define USART_CR2_TXINV              USART_CR2_TXINV_Msk                       /*!< TX pin active level inversion */
+#define USART_CR2_DATAINV_Pos        (18U)
+#define USART_CR2_DATAINV_Msk        (0x1UL << USART_CR2_DATAINV_Pos)          /*!< 0x00040000 */
+#define USART_CR2_DATAINV            USART_CR2_DATAINV_Msk                     /*!< Binary data inversion */
+#define USART_CR2_MSBFIRST_Pos       (19U)
+#define USART_CR2_MSBFIRST_Msk       (0x1UL << USART_CR2_MSBFIRST_Pos)         /*!< 0x00080000 */
+#define USART_CR2_MSBFIRST           USART_CR2_MSBFIRST_Msk                    /*!< Most Significant Bit First */
+#define USART_CR2_ABREN_Pos          (20U)
+#define USART_CR2_ABREN_Msk          (0x1UL << USART_CR2_ABREN_Pos)            /*!< 0x00100000 */
+#define USART_CR2_ABREN              USART_CR2_ABREN_Msk                       /*!< Auto Baud-Rate Enable*/
+#define USART_CR2_ABRMODE_Pos        (21U)
+#define USART_CR2_ABRMODE_Msk        (0x3UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00600000 */
+#define USART_CR2_ABRMODE            USART_CR2_ABRMODE_Msk                     /*!< ABRMOD[1:0] bits (Auto Baud-Rate Mode) */
+#define USART_CR2_ABRMODE_0          (0x1UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00200000 */
+#define USART_CR2_ABRMODE_1          (0x2UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00400000 */
+#define USART_CR2_RTOEN_Pos          (23U)
+#define USART_CR2_RTOEN_Msk          (0x1UL << USART_CR2_RTOEN_Pos)            /*!< 0x00800000 */
+#define USART_CR2_RTOEN              USART_CR2_RTOEN_Msk                       /*!< Receiver Time-Out enable */
+#define USART_CR2_ADD_Pos            (24U)
+#define USART_CR2_ADD_Msk            (0xFFUL << USART_CR2_ADD_Pos)             /*!< 0xFF000000 */
+#define USART_CR2_ADD                USART_CR2_ADD_Msk                         /*!< Address of the USART node */
+
+/******************  Bit definition for USART_CR3 register  *******************/
+#define USART_CR3_EIE_Pos            (0U)
+#define USART_CR3_EIE_Msk            (0x1UL << USART_CR3_EIE_Pos)              /*!< 0x00000001 */
+#define USART_CR3_EIE                USART_CR3_EIE_Msk                         /*!< Error Interrupt Enable */
+#define USART_CR3_IREN_Pos           (1U)
+#define USART_CR3_IREN_Msk           (0x1UL << USART_CR3_IREN_Pos)             /*!< 0x00000002 */
+#define USART_CR3_IREN               USART_CR3_IREN_Msk                        /*!< IrDA mode Enable */
+#define USART_CR3_IRLP_Pos           (2U)
+#define USART_CR3_IRLP_Msk           (0x1UL << USART_CR3_IRLP_Pos)             /*!< 0x00000004 */
+#define USART_CR3_IRLP               USART_CR3_IRLP_Msk                        /*!< IrDA Low-Power */
+#define USART_CR3_HDSEL_Pos          (3U)
+#define USART_CR3_HDSEL_Msk          (0x1UL << USART_CR3_HDSEL_Pos)            /*!< 0x00000008 */
+#define USART_CR3_HDSEL              USART_CR3_HDSEL_Msk                       /*!< Half-Duplex Selection */
+#define USART_CR3_NACK_Pos           (4U)
+#define USART_CR3_NACK_Msk           (0x1UL << USART_CR3_NACK_Pos)             /*!< 0x00000010 */
+#define USART_CR3_NACK               USART_CR3_NACK_Msk                        /*!< SmartCard NACK enable */
+#define USART_CR3_SCEN_Pos           (5U)
+#define USART_CR3_SCEN_Msk           (0x1UL << USART_CR3_SCEN_Pos)             /*!< 0x00000020 */
+#define USART_CR3_SCEN               USART_CR3_SCEN_Msk                        /*!< SmartCard mode enable */
+#define USART_CR3_DMAR_Pos           (6U)
+#define USART_CR3_DMAR_Msk           (0x1UL << USART_CR3_DMAR_Pos)             /*!< 0x00000040 */
+#define USART_CR3_DMAR               USART_CR3_DMAR_Msk                        /*!< DMA Enable Receiver */
+#define USART_CR3_DMAT_Pos           (7U)
+#define USART_CR3_DMAT_Msk           (0x1UL << USART_CR3_DMAT_Pos)             /*!< 0x00000080 */
+#define USART_CR3_DMAT               USART_CR3_DMAT_Msk                        /*!< DMA Enable Transmitter */
+#define USART_CR3_RTSE_Pos           (8U)
+#define USART_CR3_RTSE_Msk           (0x1UL << USART_CR3_RTSE_Pos)             /*!< 0x00000100 */
+#define USART_CR3_RTSE               USART_CR3_RTSE_Msk                        /*!< RTS Enable */
+#define USART_CR3_CTSE_Pos           (9U)
+#define USART_CR3_CTSE_Msk           (0x1UL << USART_CR3_CTSE_Pos)             /*!< 0x00000200 */
+#define USART_CR3_CTSE               USART_CR3_CTSE_Msk                        /*!< CTS Enable */
+#define USART_CR3_CTSIE_Pos          (10U)
+#define USART_CR3_CTSIE_Msk          (0x1UL << USART_CR3_CTSIE_Pos)            /*!< 0x00000400 */
+#define USART_CR3_CTSIE              USART_CR3_CTSIE_Msk                       /*!< CTS Interrupt Enable */
+#define USART_CR3_ONEBIT_Pos         (11U)
+#define USART_CR3_ONEBIT_Msk         (0x1UL << USART_CR3_ONEBIT_Pos)           /*!< 0x00000800 */
+#define USART_CR3_ONEBIT             USART_CR3_ONEBIT_Msk                      /*!< One sample bit method enable */
+#define USART_CR3_OVRDIS_Pos         (12U)
+#define USART_CR3_OVRDIS_Msk         (0x1UL << USART_CR3_OVRDIS_Pos)           /*!< 0x00001000 */
+#define USART_CR3_OVRDIS             USART_CR3_OVRDIS_Msk                      /*!< Overrun Disable */
+#define USART_CR3_DDRE_Pos           (13U)
+#define USART_CR3_DDRE_Msk           (0x1UL << USART_CR3_DDRE_Pos)             /*!< 0x00002000 */
+#define USART_CR3_DDRE               USART_CR3_DDRE_Msk                        /*!< DMA Disable on Reception Error */
+#define USART_CR3_DEM_Pos            (14U)
+#define USART_CR3_DEM_Msk            (0x1UL << USART_CR3_DEM_Pos)              /*!< 0x00004000 */
+#define USART_CR3_DEM                USART_CR3_DEM_Msk                         /*!< Driver Enable Mode */
+#define USART_CR3_DEP_Pos            (15U)
+#define USART_CR3_DEP_Msk            (0x1UL << USART_CR3_DEP_Pos)              /*!< 0x00008000 */
+#define USART_CR3_DEP                USART_CR3_DEP_Msk                         /*!< Driver Enable Polarity Selection */
+#define USART_CR3_SCARCNT_Pos        (17U)
+#define USART_CR3_SCARCNT_Msk        (0x7UL << USART_CR3_SCARCNT_Pos)          /*!< 0x000E0000 */
+#define USART_CR3_SCARCNT            USART_CR3_SCARCNT_Msk                     /*!< SCARCNT[2:0] bits (SmartCard Auto-Retry Count) */
+#define USART_CR3_SCARCNT_0          (0x1UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00020000 */
+#define USART_CR3_SCARCNT_1          (0x2UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00040000 */
+#define USART_CR3_SCARCNT_2          (0x4UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00080000 */
+#define USART_CR3_WUS_Pos            (20U)
+#define USART_CR3_WUS_Msk            (0x3UL << USART_CR3_WUS_Pos)              /*!< 0x00300000 */
+#define USART_CR3_WUS                USART_CR3_WUS_Msk                         /*!< WUS[1:0] bits (Wake UP Interrupt Flag Selection) */
+#define USART_CR3_WUS_0              (0x1UL << USART_CR3_WUS_Pos)              /*!< 0x00100000 */
+#define USART_CR3_WUS_1              (0x2UL << USART_CR3_WUS_Pos)              /*!< 0x00200000 */
+#define USART_CR3_WUFIE_Pos          (22U)
+#define USART_CR3_WUFIE_Msk          (0x1UL << USART_CR3_WUFIE_Pos)            /*!< 0x00400000 */
+#define USART_CR3_WUFIE              USART_CR3_WUFIE_Msk                       /*!< Wake Up Interrupt Enable */
+#define USART_CR3_TXFTIE_Pos         (23U)
+#define USART_CR3_TXFTIE_Msk         (0x1UL << USART_CR3_TXFTIE_Pos)           /*!< 0x00800000 */
+#define USART_CR3_TXFTIE             USART_CR3_TXFTIE_Msk                      /*!< TXFIFO threshold interrupt enable */
+#define USART_CR3_TCBGTIE_Pos        (24U)
+#define USART_CR3_TCBGTIE_Msk        (0x1UL << USART_CR3_TCBGTIE_Pos)          /*!< 0x01000000 */
+#define USART_CR3_TCBGTIE            USART_CR3_TCBGTIE_Msk                     /*!< Transmission Complete Before Guard Time Interrupt Enable */
+#define USART_CR3_RXFTCFG_Pos        (25U)
+#define USART_CR3_RXFTCFG_Msk        (0x7UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x0E000000 */
+#define USART_CR3_RXFTCFG            USART_CR3_RXFTCFG_Msk                     /*!< RXFIFO FIFO threshold configuration */
+#define USART_CR3_RXFTCFG_0          (0x1UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x02000000 */
+#define USART_CR3_RXFTCFG_1          (0x2UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x04000000 */
+#define USART_CR3_RXFTCFG_2          (0x4UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x08000000 */
+#define USART_CR3_RXFTIE_Pos         (28U)
+#define USART_CR3_RXFTIE_Msk         (0x1UL << USART_CR3_RXFTIE_Pos)           /*!< 0x10000000 */
+#define USART_CR3_RXFTIE             USART_CR3_RXFTIE_Msk                      /*!< RXFIFO threshold interrupt enable */
+#define USART_CR3_TXFTCFG_Pos        (29U)
+#define USART_CR3_TXFTCFG_Msk        (0x7UL << USART_CR3_TXFTCFG_Pos)          /*!< 0xE0000000 */
+#define USART_CR3_TXFTCFG            USART_CR3_TXFTCFG_Msk                     /*!< TXFIFO threshold configuration */
+#define USART_CR3_TXFTCFG_0          (0x1UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x20000000 */
+#define USART_CR3_TXFTCFG_1          (0x2UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x40000000 */
+#define USART_CR3_TXFTCFG_2          (0x4UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x80000000 */
+
+/******************  Bit definition for USART_BRR register  *******************/
+#define USART_BRR_LPUART_Pos         (0U)
+#define USART_BRR_LPUART_Msk         (0xFFFFFUL << USART_BRR_LPUART_Pos)       /*!< 0x000FFFFF */
+#define USART_BRR_LPUART             USART_BRR_LPUART_Msk                      /*!< LPUART Baud rate register [19:0] */
+#define USART_BRR_BRR                ((uint16_t)0xFFFF)                        /*!< USART  Baud rate register [15:0] */
+
+/******************  Bit definition for USART_GTPR register  ******************/
+#define USART_GTPR_PSC_Pos           (0U)
+#define USART_GTPR_PSC_Msk           (0xFFUL << USART_GTPR_PSC_Pos)            /*!< 0x000000FF */
+#define USART_GTPR_PSC               USART_GTPR_PSC_Msk                        /*!< PSC[7:0] bits (Prescaler value) */
+#define USART_GTPR_GT_Pos            (8U)
+#define USART_GTPR_GT_Msk            (0xFFUL << USART_GTPR_GT_Pos)             /*!< 0x0000FF00 */
+#define USART_GTPR_GT                USART_GTPR_GT_Msk                         /*!< GT[7:0] bits (Guard time value) */
+
+/*******************  Bit definition for USART_RTOR register  *****************/
+#define USART_RTOR_RTO_Pos           (0U)
+#define USART_RTOR_RTO_Msk           (0xFFFFFFUL << USART_RTOR_RTO_Pos)        /*!< 0x00FFFFFF */
+#define USART_RTOR_RTO               USART_RTOR_RTO_Msk                        /*!< Receiver Time Out Value */
+#define USART_RTOR_BLEN_Pos          (24U)
+#define USART_RTOR_BLEN_Msk          (0xFFUL << USART_RTOR_BLEN_Pos)           /*!< 0xFF000000 */
+#define USART_RTOR_BLEN              USART_RTOR_BLEN_Msk                       /*!< Block Length */
+
+/*******************  Bit definition for USART_RQR register  ******************/
+#define USART_RQR_ABRRQ        ((uint16_t)0x0001)                              /*!< Auto-Baud Rate Request */
+#define USART_RQR_SBKRQ        ((uint16_t)0x0002)                              /*!< Send Break Request */
+#define USART_RQR_MMRQ         ((uint16_t)0x0004)                              /*!< Mute Mode Request */
+#define USART_RQR_RXFRQ        ((uint16_t)0x0008)                              /*!< Receive Data flush Request */
+#define USART_RQR_TXFRQ        ((uint16_t)0x0010)                              /*!< Transmit data flush Request */
+
+/*******************  Bit definition for USART_ISR register  ******************/
+#define USART_ISR_PE_Pos             (0U)
+#define USART_ISR_PE_Msk             (0x1UL << USART_ISR_PE_Pos)               /*!< 0x00000001 */
+#define USART_ISR_PE                 USART_ISR_PE_Msk                          /*!< Parity Error */
+#define USART_ISR_FE_Pos             (1U)
+#define USART_ISR_FE_Msk             (0x1UL << USART_ISR_FE_Pos)               /*!< 0x00000002 */
+#define USART_ISR_FE                 USART_ISR_FE_Msk                          /*!< Framing Error */
+#define USART_ISR_NE_Pos             (2U)
+#define USART_ISR_NE_Msk             (0x1UL << USART_ISR_NE_Pos)               /*!< 0x00000004 */
+#define USART_ISR_NE                 USART_ISR_NE_Msk                          /*!< Noise detected Flag */
+#define USART_ISR_ORE_Pos            (3U)
+#define USART_ISR_ORE_Msk            (0x1UL << USART_ISR_ORE_Pos)              /*!< 0x00000008 */
+#define USART_ISR_ORE                USART_ISR_ORE_Msk                         /*!< OverRun Error */
+#define USART_ISR_IDLE_Pos           (4U)
+#define USART_ISR_IDLE_Msk           (0x1UL << USART_ISR_IDLE_Pos)             /*!< 0x00000010 */
+#define USART_ISR_IDLE               USART_ISR_IDLE_Msk                        /*!< IDLE line detected */
+#define USART_ISR_RXNE_RXFNE_Pos     (5U)
+#define USART_ISR_RXNE_RXFNE_Msk     (0x1UL << USART_ISR_RXNE_RXFNE_Pos)       /*!< 0x00000020 */
+#define USART_ISR_RXNE_RXFNE         USART_ISR_RXNE_RXFNE_Msk                  /*!< Read Data Register Not Empty/RXFIFO Not Empty */
+#define USART_ISR_TC_Pos             (6U)
+#define USART_ISR_TC_Msk             (0x1UL << USART_ISR_TC_Pos)               /*!< 0x00000040 */
+#define USART_ISR_TC                 USART_ISR_TC_Msk                          /*!< Transmission Complete */
+#define USART_ISR_TXE_TXFNF_Pos      (7U)
+#define USART_ISR_TXE_TXFNF_Msk      (0x1UL << USART_ISR_TXE_TXFNF_Pos)        /*!< 0x00000080 */
+#define USART_ISR_TXE_TXFNF          USART_ISR_TXE_TXFNF_Msk                   /*!< Transmit Data Register Empty/TXFIFO Not Full */
+#define USART_ISR_LBDF_Pos           (8U)
+#define USART_ISR_LBDF_Msk           (0x1UL << USART_ISR_LBDF_Pos)             /*!< 0x00000100 */
+#define USART_ISR_LBDF               USART_ISR_LBDF_Msk                        /*!< LIN Break Detection Flag */
+#define USART_ISR_CTSIF_Pos          (9U)
+#define USART_ISR_CTSIF_Msk          (0x1UL << USART_ISR_CTSIF_Pos)            /*!< 0x00000200 */
+#define USART_ISR_CTSIF              USART_ISR_CTSIF_Msk                       /*!< CTS interrupt flag */
+#define USART_ISR_CTS_Pos            (10U)
+#define USART_ISR_CTS_Msk            (0x1UL << USART_ISR_CTS_Pos)              /*!< 0x00000400 */
+#define USART_ISR_CTS                USART_ISR_CTS_Msk                         /*!< CTS flag */
+#define USART_ISR_RTOF_Pos           (11U)
+#define USART_ISR_RTOF_Msk           (0x1UL << USART_ISR_RTOF_Pos)             /*!< 0x00000800 */
+#define USART_ISR_RTOF               USART_ISR_RTOF_Msk                        /*!< Receiver Time Out */
+#define USART_ISR_EOBF_Pos           (12U)
+#define USART_ISR_EOBF_Msk           (0x1UL << USART_ISR_EOBF_Pos)             /*!< 0x00001000 */
+#define USART_ISR_EOBF               USART_ISR_EOBF_Msk                        /*!< End Of Block Flag */
+#define USART_ISR_UDR_Pos            (13U)
+#define USART_ISR_UDR_Msk            (0x1UL << USART_ISR_UDR_Pos)              /*!< 0x00002000 */
+#define USART_ISR_UDR                 USART_ISR_UDR_Msk                        /*!< SPI Slave Underrun Error Flag */
+#define USART_ISR_ABRE_Pos           (14U)
+#define USART_ISR_ABRE_Msk           (0x1UL << USART_ISR_ABRE_Pos)             /*!< 0x00004000 */
+#define USART_ISR_ABRE               USART_ISR_ABRE_Msk                        /*!< Auto-Baud Rate Error */
+#define USART_ISR_ABRF_Pos           (15U)
+#define USART_ISR_ABRF_Msk           (0x1UL << USART_ISR_ABRF_Pos)             /*!< 0x00008000 */
+#define USART_ISR_ABRF               USART_ISR_ABRF_Msk                        /*!< Auto-Baud Rate Flag */
+#define USART_ISR_BUSY_Pos           (16U)
+#define USART_ISR_BUSY_Msk           (0x1UL << USART_ISR_BUSY_Pos)             /*!< 0x00010000 */
+#define USART_ISR_BUSY               USART_ISR_BUSY_Msk                        /*!< Busy Flag */
+#define USART_ISR_CMF_Pos            (17U)
+#define USART_ISR_CMF_Msk            (0x1UL << USART_ISR_CMF_Pos)              /*!< 0x00020000 */
+#define USART_ISR_CMF                USART_ISR_CMF_Msk                         /*!< Character Match Flag */
+#define USART_ISR_SBKF_Pos           (18U)
+#define USART_ISR_SBKF_Msk           (0x1UL << USART_ISR_SBKF_Pos)             /*!< 0x00040000 */
+#define USART_ISR_SBKF               USART_ISR_SBKF_Msk                        /*!< Send Break Flag */
+#define USART_ISR_RWU_Pos            (19U)
+#define USART_ISR_RWU_Msk            (0x1UL << USART_ISR_RWU_Pos)              /*!< 0x00080000 */
+#define USART_ISR_RWU                USART_ISR_RWU_Msk                         /*!< Receive Wake Up from mute mode Flag */
+#define USART_ISR_WUF_Pos            (20U)
+#define USART_ISR_WUF_Msk            (0x1UL << USART_ISR_WUF_Pos)              /*!< 0x00100000 */
+#define USART_ISR_WUF                USART_ISR_WUF_Msk                         /*!< Wake Up from stop mode Flag */
+#define USART_ISR_TEACK_Pos          (21U)
+#define USART_ISR_TEACK_Msk          (0x1UL << USART_ISR_TEACK_Pos)            /*!< 0x00200000 */
+#define USART_ISR_TEACK              USART_ISR_TEACK_Msk                       /*!< Transmit Enable Acknowledge Flag */
+#define USART_ISR_REACK_Pos          (22U)
+#define USART_ISR_REACK_Msk          (0x1UL << USART_ISR_REACK_Pos)            /*!< 0x00400000 */
+#define USART_ISR_REACK              USART_ISR_REACK_Msk                       /*!< Receive Enable Acknowledge Flag */
+#define USART_ISR_TXFE_Pos           (23U)
+#define USART_ISR_TXFE_Msk           (0x1UL << USART_ISR_TXFE_Pos)             /*!< 0x00800000 */
+#define USART_ISR_TXFE               USART_ISR_TXFE_Msk                        /*!< TXFIFO Empty Flag */
+#define USART_ISR_RXFF_Pos           (24U)
+#define USART_ISR_RXFF_Msk           (0x1UL << USART_ISR_RXFF_Pos)             /*!< 0x01000000 */
+#define USART_ISR_RXFF               USART_ISR_RXFF_Msk                        /*!< RXFIFO Full Flag */
+#define USART_ISR_TCBGT_Pos          (25U)
+#define USART_ISR_TCBGT_Msk          (0x1UL << USART_ISR_TCBGT_Pos)            /*!< 0x02000000 */
+#define USART_ISR_TCBGT              USART_ISR_TCBGT_Msk                       /*!< Transmission Complete Before Guard Time Completion Flag */
+#define USART_ISR_RXFT_Pos           (26U)
+#define USART_ISR_RXFT_Msk           (0x1UL << USART_ISR_RXFT_Pos)             /*!< 0x04000000 */
+#define USART_ISR_RXFT               USART_ISR_RXFT_Msk                        /*!< RXFIFO Threshold Flag */
+#define USART_ISR_TXFT_Pos           (27U)
+#define USART_ISR_TXFT_Msk           (0x1UL << USART_ISR_TXFT_Pos)             /*!< 0x08000000 */
+#define USART_ISR_TXFT               USART_ISR_TXFT_Msk                        /*!< TXFIFO Threshold Flag */
+
+/*******************  Bit definition for USART_ICR register  ******************/
+#define USART_ICR_PECF_Pos           (0U)
+#define USART_ICR_PECF_Msk           (0x1UL << USART_ICR_PECF_Pos)             /*!< 0x00000001 */
+#define USART_ICR_PECF               USART_ICR_PECF_Msk                        /*!< Parity Error Clear Flag */
+#define USART_ICR_FECF_Pos           (1U)
+#define USART_ICR_FECF_Msk           (0x1UL << USART_ICR_FECF_Pos)             /*!< 0x00000002 */
+#define USART_ICR_FECF               USART_ICR_FECF_Msk                        /*!< Framing Error Clear Flag */
+#define USART_ICR_NECF_Pos           (2U)
+#define USART_ICR_NECF_Msk           (0x1UL << USART_ICR_NECF_Pos)             /*!< 0x00000004 */
+#define USART_ICR_NECF               USART_ICR_NECF_Msk                        /*!< Noise Error detected Clear Flag */
+#define USART_ICR_ORECF_Pos          (3U)
+#define USART_ICR_ORECF_Msk          (0x1UL << USART_ICR_ORECF_Pos)            /*!< 0x00000008 */
+#define USART_ICR_ORECF              USART_ICR_ORECF_Msk                       /*!< OverRun Error Clear Flag */
+#define USART_ICR_IDLECF_Pos         (4U)
+#define USART_ICR_IDLECF_Msk         (0x1UL << USART_ICR_IDLECF_Pos)           /*!< 0x00000010 */
+#define USART_ICR_IDLECF             USART_ICR_IDLECF_Msk                      /*!< IDLE line detected Clear Flag */
+#define USART_ICR_TXFECF_Pos         (5U)
+#define USART_ICR_TXFECF_Msk         (0x1UL << USART_ICR_TXFECF_Pos)           /*!< 0x00000020 */
+#define USART_ICR_TXFECF             USART_ICR_TXFECF_Msk                      /*!< TXFIFO Empty Clear Flag */
+#define USART_ICR_TCCF_Pos           (6U)
+#define USART_ICR_TCCF_Msk           (0x1UL << USART_ICR_TCCF_Pos)             /*!< 0x00000040 */
+#define USART_ICR_TCCF               USART_ICR_TCCF_Msk                        /*!< Transmission Complete Clear Flag */
+#define USART_ICR_TCBGTCF_Pos        (7U)
+#define USART_ICR_TCBGTCF_Msk        (0x1UL << USART_ICR_TCBGTCF_Pos)          /*!< 0x00000080 */
+#define USART_ICR_TCBGTCF            USART_ICR_TCBGTCF_Msk                     /*!< Transmission Complete Before Guard Time Clear Flag */
+#define USART_ICR_LBDCF_Pos          (8U)
+#define USART_ICR_LBDCF_Msk          (0x1UL << USART_ICR_LBDCF_Pos)            /*!< 0x00000100 */
+#define USART_ICR_LBDCF              USART_ICR_LBDCF_Msk                       /*!< LIN Break Detection Clear Flag */
+#define USART_ICR_CTSCF_Pos          (9U)
+#define USART_ICR_CTSCF_Msk          (0x1UL << USART_ICR_CTSCF_Pos)            /*!< 0x00000200 */
+#define USART_ICR_CTSCF              USART_ICR_CTSCF_Msk                       /*!< CTS Interrupt Clear Flag */
+#define USART_ICR_RTOCF_Pos          (11U)
+#define USART_ICR_RTOCF_Msk          (0x1UL << USART_ICR_RTOCF_Pos)            /*!< 0x00000800 */
+#define USART_ICR_RTOCF              USART_ICR_RTOCF_Msk                       /*!< Receiver Time Out Clear Flag */
+#define USART_ICR_EOBCF_Pos          (12U)
+#define USART_ICR_EOBCF_Msk          (0x1UL << USART_ICR_EOBCF_Pos)            /*!< 0x00001000 */
+#define USART_ICR_EOBCF              USART_ICR_EOBCF_Msk                       /*!< End Of Block Clear Flag */
+#define USART_ICR_UDRCF_Pos          (13U)
+#define USART_ICR_UDRCF_Msk          (0x1UL << USART_ICR_UDRCF_Pos)            /*!< 0x00002000 */
+#define USART_ICR_UDRCF              USART_ICR_UDRCF_Msk                       /*!< SPI Slave Underrun Clear Flag */
+#define USART_ICR_CMCF_Pos           (17U)
+#define USART_ICR_CMCF_Msk           (0x1UL << USART_ICR_CMCF_Pos)             /*!< 0x00020000 */
+#define USART_ICR_CMCF               USART_ICR_CMCF_Msk                        /*!< Character Match Clear Flag */
+#define USART_ICR_WUCF_Pos           (20U)
+#define USART_ICR_WUCF_Msk           (0x1UL << USART_ICR_WUCF_Pos)             /*!< 0x00100000 */
+#define USART_ICR_WUCF               USART_ICR_WUCF_Msk                        /*!< Wake Up from stop mode Clear Flag */
+
+/*******************  Bit definition for USART_RDR register  ******************/
+#define USART_RDR_RDR_Pos             (0U)
+#define USART_RDR_RDR_Msk             (0x1FFUL << USART_RDR_RDR_Pos)           /*!< 0x000001FF */
+#define USART_RDR_RDR                 USART_RDR_RDR_Msk                        /*!< RDR[8:0] bits (Receive Data value) */
+
+/*******************  Bit definition for USART_TDR register  ******************/
+#define USART_TDR_TDR_Pos             (0U)
+#define USART_TDR_TDR_Msk             (0x1FFUL << USART_TDR_TDR_Pos)           /*!< 0x000001FF */
+#define USART_TDR_TDR                 USART_TDR_TDR_Msk                        /*!< TDR[8:0] bits (Transmit Data value) */
+
+/*******************  Bit definition for USART_PRESC register  ****************/
+#define USART_PRESC_PRESCALER_Pos    (0U)
+#define USART_PRESC_PRESCALER_Msk    (0xFUL << USART_PRESC_PRESCALER_Pos)      /*!< 0x0000000F */
+#define USART_PRESC_PRESCALER        USART_PRESC_PRESCALER_Msk                 /*!< PRESCALER[3:0] bits (Clock prescaler) */
+#define USART_PRESC_PRESCALER_0      (0x1UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000001 */
+#define USART_PRESC_PRESCALER_1      (0x2UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000002 */
+#define USART_PRESC_PRESCALER_2      (0x4UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000004 */
+#define USART_PRESC_PRESCALER_3      (0x8UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000008 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 VREFBUF                                    */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for VREFBUF_CSR register  ****************/
+#define VREFBUF_CSR_ENVR_Pos    (0U)
+#define VREFBUF_CSR_ENVR_Msk    (0x1UL << VREFBUF_CSR_ENVR_Pos)                /*!< 0x00000001 */
+#define VREFBUF_CSR_ENVR        VREFBUF_CSR_ENVR_Msk                           /*!<Voltage reference buffer enable */
+#define VREFBUF_CSR_HIZ_Pos     (1U)
+#define VREFBUF_CSR_HIZ_Msk     (0x1UL << VREFBUF_CSR_HIZ_Pos)                 /*!< 0x00000002 */
+#define VREFBUF_CSR_HIZ         VREFBUF_CSR_HIZ_Msk                            /*!<High impedance mode             */
+#define VREFBUF_CSR_VRS_Pos     (2U)
+#define VREFBUF_CSR_VRS_Msk     (0x1UL << VREFBUF_CSR_VRS_Pos)                 /*!< 0x00000004 */
+#define VREFBUF_CSR_VRS         VREFBUF_CSR_VRS_Msk                            /*!<Voltage reference scale         */
+#define VREFBUF_CSR_VRR_Pos     (3U)
+#define VREFBUF_CSR_VRR_Msk     (0x1UL << VREFBUF_CSR_VRR_Pos)                 /*!< 0x00000008 */
+#define VREFBUF_CSR_VRR         VREFBUF_CSR_VRR_Msk                            /*!<Voltage reference buffer ready  */
+
+/*******************  Bit definition for VREFBUF_CCR register  ******************/
+#define VREFBUF_CCR_TRIM_Pos    (0U)
+#define VREFBUF_CCR_TRIM_Msk    (0x3FUL << VREFBUF_CCR_TRIM_Pos)               /*!< 0x0000003F */
+#define VREFBUF_CCR_TRIM        VREFBUF_CCR_TRIM_Msk                           /*!<TRIM[5:0] bits (Trimming code)  */
+
+/******************************************************************************/
+/*                                                                            */
+/*                            Window WATCHDOG                                 */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for WWDG_CR register  ********************/
+#define WWDG_CR_T_Pos           (0U)
+#define WWDG_CR_T_Msk           (0x7FUL << WWDG_CR_T_Pos)                      /*!< 0x0000007F */
+#define WWDG_CR_T               WWDG_CR_T_Msk                                  /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
+#define WWDG_CR_T_0             (0x01UL << WWDG_CR_T_Pos)                      /*!< 0x00000001 */
+#define WWDG_CR_T_1             (0x02UL << WWDG_CR_T_Pos)                      /*!< 0x00000002 */
+#define WWDG_CR_T_2             (0x04UL << WWDG_CR_T_Pos)                      /*!< 0x00000004 */
+#define WWDG_CR_T_3             (0x08UL << WWDG_CR_T_Pos)                      /*!< 0x00000008 */
+#define WWDG_CR_T_4             (0x10UL << WWDG_CR_T_Pos)                      /*!< 0x00000010 */
+#define WWDG_CR_T_5             (0x20UL << WWDG_CR_T_Pos)                      /*!< 0x00000020 */
+#define WWDG_CR_T_6             (0x40UL << WWDG_CR_T_Pos)                      /*!< 0x00000040 */
+
+#define WWDG_CR_WDGA_Pos        (7U)
+#define WWDG_CR_WDGA_Msk        (0x1UL << WWDG_CR_WDGA_Pos)                    /*!< 0x00000080 */
+#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               /*!<Activation bit */
+
+/*******************  Bit definition for WWDG_CFR register  *******************/
+#define WWDG_CFR_W_Pos          (0U)
+#define WWDG_CFR_W_Msk          (0x7FUL << WWDG_CFR_W_Pos)                     /*!< 0x0000007F */
+#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 /*!<W[6:0] bits (7-bit window value) */
+#define WWDG_CFR_W_0            (0x01UL << WWDG_CFR_W_Pos)                     /*!< 0x00000001 */
+#define WWDG_CFR_W_1            (0x02UL << WWDG_CFR_W_Pos)                     /*!< 0x00000002 */
+#define WWDG_CFR_W_2            (0x04UL << WWDG_CFR_W_Pos)                     /*!< 0x00000004 */
+#define WWDG_CFR_W_3            (0x08UL << WWDG_CFR_W_Pos)                     /*!< 0x00000008 */
+#define WWDG_CFR_W_4            (0x10UL << WWDG_CFR_W_Pos)                     /*!< 0x00000010 */
+#define WWDG_CFR_W_5            (0x20UL << WWDG_CFR_W_Pos)                     /*!< 0x00000020 */
+#define WWDG_CFR_W_6            (0x40UL << WWDG_CFR_W_Pos)                     /*!< 0x00000040 */
+
+#define WWDG_CFR_WDGTB_Pos      (11U)
+#define WWDG_CFR_WDGTB_Msk      (0x7UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00003800 */
+#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             /*!<WDGTB[2:0] bits (Timer Base) */
+#define WWDG_CFR_WDGTB_0        (0x1UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00000800 */
+#define WWDG_CFR_WDGTB_1        (0x2UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00001000 */
+#define WWDG_CFR_WDGTB_2        (0x4UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00002000 */
+
+#define WWDG_CFR_EWI_Pos        (9U)
+#define WWDG_CFR_EWI_Msk        (0x1UL << WWDG_CFR_EWI_Pos)                    /*!< 0x00000200 */
+#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               /*!<Early Wakeup Interrupt */
+
+/*******************  Bit definition for WWDG_SR register  ********************/
+#define WWDG_SR_EWIF_Pos        (0U)
+#define WWDG_SR_EWIF_Msk        (0x1UL << WWDG_SR_EWIF_Pos)                    /*!< 0x00000001 */
+#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               /*!<Early Wakeup Interrupt Flag */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                Debug MCU                                   */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for DBG_IDCODE register  *************/
+#define DBG_IDCODE_DEV_ID_Pos                          (0U)
+#define DBG_IDCODE_DEV_ID_Msk                          (0xFFFUL << DBG_IDCODE_DEV_ID_Pos)  /*!< 0x00000FFF */
+#define DBG_IDCODE_DEV_ID                              DBG_IDCODE_DEV_ID_Msk
+#define DBG_IDCODE_REV_ID_Pos                          (16U)
+#define DBG_IDCODE_REV_ID_Msk                          (0xFFFFUL << DBG_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
+#define DBG_IDCODE_REV_ID                              DBG_IDCODE_REV_ID_Msk
+
+/********************  Bit definition for DBG_CR register  *****************/
+#define DBG_CR_DBG_STOP_Pos                            (1U)
+#define DBG_CR_DBG_STOP_Msk                            (0x1UL << DBG_CR_DBG_STOP_Pos)      /*!< 0x00000002 */
+#define DBG_CR_DBG_STOP                                DBG_CR_DBG_STOP_Msk
+#define DBG_CR_DBG_STANDBY_Pos                         (2U)
+#define DBG_CR_DBG_STANDBY_Msk                         (0x1UL << DBG_CR_DBG_STANDBY_Pos)   /*!< 0x00000004 */
+#define DBG_CR_DBG_STANDBY                             DBG_CR_DBG_STANDBY_Msk
+
+
+/********************  Bit definition for DBG_APB_FZ1 register  ***********/
+#define DBG_APB_FZ1_DBG_TIM2_STOP_Pos                  (0U)
+#define DBG_APB_FZ1_DBG_TIM2_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */
+#define DBG_APB_FZ1_DBG_TIM2_STOP                      DBG_APB_FZ1_DBG_TIM2_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Pos                  (1U)
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */
+#define DBG_APB_FZ1_DBG_TIM3_STOP                      DBG_APB_FZ1_DBG_TIM3_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM6_STOP_Pos                  (4U)
+#define DBG_APB_FZ1_DBG_TIM6_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM6_STOP_Pos) /*!< 0x00000010 */
+#define DBG_APB_FZ1_DBG_TIM6_STOP                      DBG_APB_FZ1_DBG_TIM6_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM7_STOP_Pos                  (5U)
+#define DBG_APB_FZ1_DBG_TIM7_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM7_STOP_Pos) /*!< 0x00000020 */
+#define DBG_APB_FZ1_DBG_TIM7_STOP                      DBG_APB_FZ1_DBG_TIM7_STOP_Msk
+#define DBG_APB_FZ1_DBG_RTC_STOP_Pos                   (10U)
+#define DBG_APB_FZ1_DBG_RTC_STOP_Msk                   (0x1UL << DBG_APB_FZ1_DBG_RTC_STOP_Pos)  /*!< 0x00000400 */
+#define DBG_APB_FZ1_DBG_RTC_STOP                       DBG_APB_FZ1_DBG_RTC_STOP_Msk
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Pos                  (11U)
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */
+#define DBG_APB_FZ1_DBG_WWDG_STOP                      DBG_APB_FZ1_DBG_WWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Pos                  (12U)
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */
+#define DBG_APB_FZ1_DBG_IWDG_STOP                      DBG_APB_FZ1_DBG_IWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos    (21U)
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk    (0x1UL << DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos) /*!< 0x00200000 */
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP        DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP_Pos                (30U)
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP_Msk                (0x1UL << DBG_APB_FZ1_DBG_LPTIM2_STOP_Pos) /*!< 0x40000000 */
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP                    DBG_APB_FZ1_DBG_LPTIM2_STOP_Msk
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP_Pos                (31U)
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP_Msk                (0x1UL << DBG_APB_FZ1_DBG_LPTIM1_STOP_Pos) /*!< 0x80000000 */
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP                    DBG_APB_FZ1_DBG_LPTIM1_STOP_Msk
+
+/********************  Bit definition for DBG_APB_FZ2 register  ************/
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Pos                  (11U)
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Msk                  (0x1UL << DBG_APB_FZ2_DBG_TIM1_STOP_Pos)  /*!< 0x00000800 */
+#define DBG_APB_FZ2_DBG_TIM1_STOP                      DBG_APB_FZ2_DBG_TIM1_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Pos                 (15U)
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM14_STOP_Pos) /*!< 0x00008000 */
+#define DBG_APB_FZ2_DBG_TIM14_STOP                     DBG_APB_FZ2_DBG_TIM14_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM15_STOP_Pos                 (16U)
+#define DBG_APB_FZ2_DBG_TIM15_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM15_STOP_Pos) /*!< 0x00010000 */
+#define DBG_APB_FZ2_DBG_TIM15_STOP                     DBG_APB_FZ2_DBG_TIM15_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Pos                 (17U)
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM16_STOP_Pos) /*!< 0x00020000 */
+#define DBG_APB_FZ2_DBG_TIM16_STOP                     DBG_APB_FZ2_DBG_TIM16_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Pos                 (18U)
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM17_STOP_Pos) /*!< 0x00040000 */
+#define DBG_APB_FZ2_DBG_TIM17_STOP                     DBG_APB_FZ2_DBG_TIM17_STOP_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    UCPD                                   */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for UCPD_CFG1 register  *******************/
+#define UCPD_CFG1_HBITCLKDIV_Pos            (0U)
+#define UCPD_CFG1_HBITCLKDIV_Msk            (0x3FUL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x0000003F */
+#define UCPD_CFG1_HBITCLKDIV                UCPD_CFG1_HBITCLKDIV_Msk              /*!< Number of cycles (minus 1) for a half bit clock */
+#define UCPD_CFG1_HBITCLKDIV_0              (0x01UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000001 */
+#define UCPD_CFG1_HBITCLKDIV_1              (0x02UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000002 */
+#define UCPD_CFG1_HBITCLKDIV_2              (0x04UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000004 */
+#define UCPD_CFG1_HBITCLKDIV_3              (0x08UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000008 */
+#define UCPD_CFG1_HBITCLKDIV_4              (0x10UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000010 */
+#define UCPD_CFG1_HBITCLKDIV_5              (0x20UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000020 */
+#define UCPD_CFG1_IFRGAP_Pos                (6U)
+#define UCPD_CFG1_IFRGAP_Msk                (0x1FUL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x000007C0 */
+#define UCPD_CFG1_IFRGAP                    UCPD_CFG1_IFRGAP_Msk                  /*!< Clock divider value to generates Interframe gap */
+#define UCPD_CFG1_IFRGAP_0                  (0x01UL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x00000040 */
+#define UCPD_CFG1_IFRGAP_1                  (0x02UL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x00000080 */
+#define UCPD_CFG1_IFRGAP_2                  (0x04UL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x00000100 */
+#define UCPD_CFG1_IFRGAP_3                  (0x08UL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x00000200 */
+#define UCPD_CFG1_IFRGAP_4                  (0x10UL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x00000400 */
+#define UCPD_CFG1_TRANSWIN_Pos              (11U)
+#define UCPD_CFG1_TRANSWIN_Msk              (0x1FUL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x0000F800 */
+#define UCPD_CFG1_TRANSWIN                  UCPD_CFG1_TRANSWIN_Msk                /*!< Number of cycles (minus 1) of the half bit clock */
+#define UCPD_CFG1_TRANSWIN_0                (0x01UL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x00000800 */
+#define UCPD_CFG1_TRANSWIN_1                (0x02UL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x00001000 */
+#define UCPD_CFG1_TRANSWIN_2                (0x04UL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x00002000 */
+#define UCPD_CFG1_TRANSWIN_3                (0x08UL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x00004000 */
+#define UCPD_CFG1_TRANSWIN_4                (0x10UL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x00008000 */
+#define UCPD_CFG1_PSC_UCPDCLK_Pos           (17U)
+#define UCPD_CFG1_PSC_UCPDCLK_Msk           (0x7UL << UCPD_CFG1_PSC_UCPDCLK_Pos)  /*!< 0x000E0000 */
+#define UCPD_CFG1_PSC_UCPDCLK               UCPD_CFG1_PSC_UCPDCLK_Msk             /*!< Prescaler for UCPDCLK */
+#define UCPD_CFG1_PSC_UCPDCLK_0             (0x1UL << UCPD_CFG1_PSC_UCPDCLK_Pos)  /*!< 0x00020000 */
+#define UCPD_CFG1_PSC_UCPDCLK_1             (0x2UL << UCPD_CFG1_PSC_UCPDCLK_Pos)  /*!< 0x00040000 */
+#define UCPD_CFG1_PSC_UCPDCLK_2             (0x4UL << UCPD_CFG1_PSC_UCPDCLK_Pos)  /*!< 0x00080000 */
+#define UCPD_CFG1_RXORDSETEN_Pos            (20U)
+#define UCPD_CFG1_RXORDSETEN_Msk            (0x1FFUL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x1FF00000 */
+#define UCPD_CFG1_RXORDSETEN                UCPD_CFG1_RXORDSETEN_Msk              /*!< Receiver ordered set detection enable */
+#define UCPD_CFG1_RXORDSETEN_0              (0x001UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x00100000 */
+#define UCPD_CFG1_RXORDSETEN_1              (0x002UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x00200000 */
+#define UCPD_CFG1_RXORDSETEN_2              (0x004UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x00400000 */
+#define UCPD_CFG1_RXORDSETEN_3              (0x008UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x00800000 */
+#define UCPD_CFG1_RXORDSETEN_4              (0x010UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x01000000 */
+#define UCPD_CFG1_RXORDSETEN_5              (0x020UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x02000000 */
+#define UCPD_CFG1_RXORDSETEN_6              (0x040UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x04000000 */
+#define UCPD_CFG1_RXORDSETEN_7              (0x080UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x08000000 */
+#define UCPD_CFG1_RXORDSETEN_8              (0x100UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x10000000 */
+#define UCPD_CFG1_TXDMAEN_Pos               (29U)
+#define UCPD_CFG1_TXDMAEN_Msk               (0x1UL << UCPD_CFG1_TXDMAEN_Pos)      /*!< 0x20000000 */
+#define UCPD_CFG1_TXDMAEN                   UCPD_CFG1_TXDMAEN_Msk                 /*!< DMA transmission requests enable   */
+#define UCPD_CFG1_RXDMAEN_Pos               (30U)
+#define UCPD_CFG1_RXDMAEN_Msk               (0x1UL << UCPD_CFG1_RXDMAEN_Pos)      /*!< 0x40000000 */
+#define UCPD_CFG1_RXDMAEN                   UCPD_CFG1_RXDMAEN_Msk                 /*!< DMA reception requests enable   */
+#define UCPD_CFG1_UCPDEN_Pos                (31U)
+#define UCPD_CFG1_UCPDEN_Msk                (0x1UL << UCPD_CFG1_UCPDEN_Pos)       /*!< 0x80000000 */
+#define UCPD_CFG1_UCPDEN                    UCPD_CFG1_UCPDEN_Msk                  /*!< USB Power Delivery Block Enable */
+
+/********************  Bits definition for UCPD_CFG2 register  *******************/
+#define UCPD_CFG2_RXFILTDIS_Pos             (0U)
+#define UCPD_CFG2_RXFILTDIS_Msk             (0x1UL << UCPD_CFG2_RXFILTDIS_Pos)    /*!< 0x00000001 */
+#define UCPD_CFG2_RXFILTDIS                 UCPD_CFG2_RXFILTDIS_Msk               /*!< Enables an Rx pre-filter for the BMC decoder */
+#define UCPD_CFG2_RXFILT2N3_Pos             (1U)
+#define UCPD_CFG2_RXFILT2N3_Msk             (0x1UL << UCPD_CFG2_RXFILT2N3_Pos)    /*!< 0x00000002 */
+#define UCPD_CFG2_RXFILT2N3                 UCPD_CFG2_RXFILT2N3_Msk               /*!< Controls the sampling method for an Rx pre-filter for the BMC decode */
+#define UCPD_CFG2_FORCECLK_Pos              (2U)
+#define UCPD_CFG2_FORCECLK_Msk              (0x1UL << UCPD_CFG2_FORCECLK_Pos)     /*!< 0x00000004 */
+#define UCPD_CFG2_FORCECLK                  UCPD_CFG2_FORCECLK_Msk                /*!< Controls forcing of the clock request UCPDCLK_REQ */
+#define UCPD_CFG2_WUPEN_Pos                 (3U)
+#define UCPD_CFG2_WUPEN_Msk                 (0x1UL << UCPD_CFG2_WUPEN_Pos)        /*!< 0x00000008 */
+#define UCPD_CFG2_WUPEN                     UCPD_CFG2_WUPEN_Msk                   /*!< Wakeup from STOP enable */
+
+/********************  Bits definition for UCPD_CR register  ********************/
+#define UCPD_CR_TXMODE_Pos                  (0U)
+#define UCPD_CR_TXMODE_Msk                  (0x3UL << UCPD_CR_TXMODE_Pos)         /*!< 0x00000003 */
+#define UCPD_CR_TXMODE                      UCPD_CR_TXMODE_Msk                    /*!< Type of Tx packet  */
+#define UCPD_CR_TXMODE_0                    (0x1UL << UCPD_CR_TXMODE_Pos)         /*!< 0x00000001 */
+#define UCPD_CR_TXMODE_1                    (0x2UL << UCPD_CR_TXMODE_Pos)         /*!< 0x00000002 */
+#define UCPD_CR_TXSEND_Pos                  (2U)
+#define UCPD_CR_TXSEND_Msk                  (0x1UL << UCPD_CR_TXSEND_Pos)         /*!< 0x00000004 */
+#define UCPD_CR_TXSEND                      UCPD_CR_TXSEND_Msk                    /*!< Type of Tx packet  */
+#define UCPD_CR_TXHRST_Pos                  (3U)
+#define UCPD_CR_TXHRST_Msk                  (0x1UL << UCPD_CR_TXHRST_Pos)         /*!< 0x00000008 */
+#define UCPD_CR_TXHRST                      UCPD_CR_TXHRST_Msk                    /*!< Command to send a Tx Hard Reset  */
+#define UCPD_CR_RXMODE_Pos                  (4U)
+#define UCPD_CR_RXMODE_Msk                  (0x1UL << UCPD_CR_RXMODE_Pos)         /*!< 0x00000010 */
+#define UCPD_CR_RXMODE                      UCPD_CR_RXMODE_Msk                    /*!< Receiver mode  */
+#define UCPD_CR_PHYRXEN_Pos                 (5U)
+#define UCPD_CR_PHYRXEN_Msk                 (0x1UL << UCPD_CR_PHYRXEN_Pos)        /*!< 0x00000020 */
+#define UCPD_CR_PHYRXEN                     UCPD_CR_PHYRXEN_Msk                   /*!< Controls enable of USB Power Delivery receiver  */
+#define UCPD_CR_PHYCCSEL_Pos                (6U)
+#define UCPD_CR_PHYCCSEL_Msk                (0x1UL << UCPD_CR_PHYCCSEL_Pos)       /*!< 0x00000040 */
+#define UCPD_CR_PHYCCSEL                    UCPD_CR_PHYCCSEL_Msk                  /*!<  */
+#define UCPD_CR_ANASUBMODE_Pos              (7U)
+#define UCPD_CR_ANASUBMODE_Msk              (0x3UL << UCPD_CR_ANASUBMODE_Pos)     /*!< 0x00000180 */
+#define UCPD_CR_ANASUBMODE                  UCPD_CR_ANASUBMODE_Msk                /*!< Analog PHY sub-mode   */
+#define UCPD_CR_ANASUBMODE_0                (0x1UL << UCPD_CR_ANASUBMODE_Pos)     /*!< 0x00000080 */
+#define UCPD_CR_ANASUBMODE_1                (0x2UL << UCPD_CR_ANASUBMODE_Pos)     /*!< 0x00000100 */
+#define UCPD_CR_ANAMODE_Pos                 (9U)
+#define UCPD_CR_ANAMODE_Msk                 (0x1UL << UCPD_CR_ANAMODE_Pos)        /*!< 0x00000200 */
+#define UCPD_CR_ANAMODE                     UCPD_CR_ANAMODE_Msk                   /*!< Analog PHY working mode   */
+#define UCPD_CR_CCENABLE_Pos                (10U)
+#define UCPD_CR_CCENABLE_Msk                (0x3UL << UCPD_CR_CCENABLE_Pos)       /*!< 0x00000C00 */
+#define UCPD_CR_CCENABLE                    UCPD_CR_CCENABLE_Msk                  /*!<  */
+#define UCPD_CR_CCENABLE_0                  (0x1UL << UCPD_CR_CCENABLE_Pos)       /*!< 0x00000400 */
+#define UCPD_CR_CCENABLE_1                  (0x2UL << UCPD_CR_CCENABLE_Pos)       /*!< 0x00000800 */
+#define UCPD_CR_FRSRXEN_Pos                 (16U)
+#define UCPD_CR_FRSRXEN_Msk                 (0x1UL << UCPD_CR_FRSRXEN_Pos)        /*!< 0x00010000 */
+#define UCPD_CR_FRSRXEN                     UCPD_CR_FRSRXEN_Msk                   /*!< Enable FRS request detection function */
+#define UCPD_CR_FRSTX_Pos                   (17U)
+#define UCPD_CR_FRSTX_Msk                   (0x1UL << UCPD_CR_FRSTX_Pos)          /*!< 0x00020000 */
+#define UCPD_CR_FRSTX                       UCPD_CR_FRSTX_Msk                     /*!< Signal Fast Role Swap request */
+#define UCPD_CR_RDCH_Pos                    (18U)
+#define UCPD_CR_RDCH_Msk                    (0x1UL << UCPD_CR_RDCH_Pos)           /*!< 0x00040000 */
+#define UCPD_CR_RDCH                        UCPD_CR_RDCH_Msk                      /*!<  */
+#define UCPD_CR_CC1TCDIS_Pos                (20U)
+#define UCPD_CR_CC1TCDIS_Msk                (0x1UL << UCPD_CR_CC1TCDIS_Pos)       /*!< 0x00100000 */
+#define UCPD_CR_CC1TCDIS                    UCPD_CR_CC1TCDIS_Msk                  /*!< The bit allows the Type-C detector for CC0 to be disabled. */
+#define UCPD_CR_CC2TCDIS_Pos                (21U)
+#define UCPD_CR_CC2TCDIS_Msk                (0x1UL << UCPD_CR_CC2TCDIS_Pos)       /*!< 0x00200000 */
+#define UCPD_CR_CC2TCDIS                    UCPD_CR_CC2TCDIS_Msk                  /*!< The bit allows the Type-C detector for CC2 to be disabled. */
+
+/********************  Bits definition for UCPD_IMR register  *******************/
+#define UCPD_IMR_TXISIE_Pos                 (0U)
+#define UCPD_IMR_TXISIE_Msk                 (0x1UL << UCPD_IMR_TXISIE_Pos)        /*!< 0x00000001 */
+#define UCPD_IMR_TXISIE                     UCPD_IMR_TXISIE_Msk                   /*!< Enable TXIS interrupt  */
+#define UCPD_IMR_TXMSGDISCIE_Pos            (1U)
+#define UCPD_IMR_TXMSGDISCIE_Msk            (0x1UL << UCPD_IMR_TXMSGDISCIE_Pos)   /*!< 0x00000002 */
+#define UCPD_IMR_TXMSGDISCIE                UCPD_IMR_TXMSGDISCIE_Msk              /*!< Enable TXMSGDISC interrupt  */
+#define UCPD_IMR_TXMSGSENTIE_Pos            (2U)
+#define UCPD_IMR_TXMSGSENTIE_Msk            (0x1UL << UCPD_IMR_TXMSGSENTIE_Pos)   /*!< 0x00000004 */
+#define UCPD_IMR_TXMSGSENTIE                UCPD_IMR_TXMSGSENTIE_Msk              /*!< Enable TXMSGSENT interrupt  */
+#define UCPD_IMR_TXMSGABTIE_Pos             (3U)
+#define UCPD_IMR_TXMSGABTIE_Msk             (0x1UL << UCPD_IMR_TXMSGABTIE_Pos)    /*!< 0x00000008 */
+#define UCPD_IMR_TXMSGABTIE                 UCPD_IMR_TXMSGABTIE_Msk               /*!< Enable TXMSGABT interrupt  */
+#define UCPD_IMR_HRSTDISCIE_Pos             (4U)
+#define UCPD_IMR_HRSTDISCIE_Msk             (0x1UL << UCPD_IMR_HRSTDISCIE_Pos)    /*!< 0x00000010 */
+#define UCPD_IMR_HRSTDISCIE                 UCPD_IMR_HRSTDISCIE_Msk               /*!< Enable HRSTDISC interrupt  */
+#define UCPD_IMR_HRSTSENTIE_Pos             (5U)
+#define UCPD_IMR_HRSTSENTIE_Msk             (0x1UL << UCPD_IMR_HRSTSENTIE_Pos)    /*!< 0x00000020 */
+#define UCPD_IMR_HRSTSENTIE                 UCPD_IMR_HRSTSENTIE_Msk               /*!< Enable HRSTSENT interrupt  */
+#define UCPD_IMR_TXUNDIE_Pos                (6U)
+#define UCPD_IMR_TXUNDIE_Msk                (0x1UL << UCPD_IMR_TXUNDIE_Pos)       /*!< 0x00000040 */
+#define UCPD_IMR_TXUNDIE                    UCPD_IMR_TXUNDIE_Msk                  /*!< Enable TXUND interrupt  */
+#define UCPD_IMR_RXNEIE_Pos                 (8U)
+#define UCPD_IMR_RXNEIE_Msk                 (0x1UL << UCPD_IMR_RXNEIE_Pos)        /*!< 0x00000100 */
+#define UCPD_IMR_RXNEIE                     UCPD_IMR_RXNEIE_Msk                   /*!< Enable RXNE interrupt  */
+#define UCPD_IMR_RXORDDETIE_Pos             (9U)
+#define UCPD_IMR_RXORDDETIE_Msk             (0x1UL << UCPD_IMR_RXORDDETIE_Pos)    /*!< 0x00000200 */
+#define UCPD_IMR_RXORDDETIE                 UCPD_IMR_RXORDDETIE_Msk               /*!< Enable RXORDDET interrupt  */
+#define UCPD_IMR_RXHRSTDETIE_Pos            (10U)
+#define UCPD_IMR_RXHRSTDETIE_Msk            (0x1UL << UCPD_IMR_RXHRSTDETIE_Pos)   /*!< 0x00000400 */
+#define UCPD_IMR_RXHRSTDETIE                UCPD_IMR_RXHRSTDETIE_Msk              /*!< Enable RXHRSTDET interrupt  */
+#define UCPD_IMR_RXOVRIE_Pos                (11U)
+#define UCPD_IMR_RXOVRIE_Msk                (0x1UL << UCPD_IMR_RXOVRIE_Pos)       /*!< 0x00000800 */
+#define UCPD_IMR_RXOVRIE                    UCPD_IMR_RXOVRIE_Msk                  /*!< Enable RXOVR interrupt  */
+#define UCPD_IMR_RXMSGENDIE_Pos             (12U)
+#define UCPD_IMR_RXMSGENDIE_Msk             (0x1UL << UCPD_IMR_RXMSGENDIE_Pos)    /*!< 0x00001000 */
+#define UCPD_IMR_RXMSGENDIE                 UCPD_IMR_RXMSGENDIE_Msk               /*!< Enable RXMSGEND interrupt  */
+#define UCPD_IMR_TYPECEVT1IE_Pos            (14U)
+#define UCPD_IMR_TYPECEVT1IE_Msk            (0x1UL << UCPD_IMR_TYPECEVT1IE_Pos)   /*!< 0x00004000 */
+#define UCPD_IMR_TYPECEVT1IE                UCPD_IMR_TYPECEVT1IE_Msk              /*!< Enable TYPECEVT1IE interrupt  */
+#define UCPD_IMR_TYPECEVT2IE_Pos            (15U)
+#define UCPD_IMR_TYPECEVT2IE_Msk            (0x1UL << UCPD_IMR_TYPECEVT2IE_Pos)   /*!< 0x00008000 */
+#define UCPD_IMR_TYPECEVT2IE                UCPD_IMR_TYPECEVT2IE_Msk              /*!< Enable TYPECEVT2IE interrupt  */
+#define UCPD_IMR_FRSEVTIE_Pos               (20U)
+#define UCPD_IMR_FRSEVTIE_Msk               (0x1UL << UCPD_IMR_FRSEVTIE_Pos)      /*!< 0x00100000 */
+#define UCPD_IMR_FRSEVTIE                   UCPD_IMR_FRSEVTIE_Msk                 /*!< Fast Role Swap interrupt  */
+
+/********************  Bits definition for UCPD_SR register  ********************/
+#define UCPD_SR_TXIS_Pos                    (0U)
+#define UCPD_SR_TXIS_Msk                    (0x1UL << UCPD_SR_TXIS_Pos)           /*!< 0x00000001 */
+#define UCPD_SR_TXIS                        UCPD_SR_TXIS_Msk                      /*!< Transmit interrupt status  */
+#define UCPD_SR_TXMSGDISC_Pos               (1U)
+#define UCPD_SR_TXMSGDISC_Msk               (0x1UL << UCPD_SR_TXMSGDISC_Pos)      /*!< 0x00000002 */
+#define UCPD_SR_TXMSGDISC                   UCPD_SR_TXMSGDISC_Msk                 /*!< Transmit message discarded interrupt  */
+#define UCPD_SR_TXMSGSENT_Pos               (2U)
+#define UCPD_SR_TXMSGSENT_Msk               (0x1UL << UCPD_SR_TXMSGSENT_Pos)      /*!< 0x00000004 */
+#define UCPD_SR_TXMSGSENT                   UCPD_SR_TXMSGSENT_Msk                 /*!< Transmit message sent interrupt  */
+#define UCPD_SR_TXMSGABT_Pos                (3U)
+#define UCPD_SR_TXMSGABT_Msk                (0x1UL << UCPD_SR_TXMSGABT_Pos)       /*!< 0x00000008 */
+#define UCPD_SR_TXMSGABT                    UCPD_SR_TXMSGABT_Msk                  /*!< Transmit message abort interrupt  */
+#define UCPD_SR_HRSTDISC_Pos                (4U)
+#define UCPD_SR_HRSTDISC_Msk                (0x1UL << UCPD_SR_HRSTDISC_Pos)       /*!< 0x00000010 */
+#define UCPD_SR_HRSTDISC                    UCPD_SR_HRSTDISC_Msk                  /*!< HRST discarded interrupt  */
+#define UCPD_SR_HRSTSENT_Pos                (5U)
+#define UCPD_SR_HRSTSENT_Msk                (0x1UL << UCPD_SR_HRSTSENT_Pos)       /*!< 0x00000020 */
+#define UCPD_SR_HRSTSENT                    UCPD_SR_HRSTSENT_Msk                  /*!< HRST sent interrupt  */
+#define UCPD_SR_TXUND_Pos                   (6U)
+#define UCPD_SR_TXUND_Msk                   (0x1UL << UCPD_SR_TXUND_Pos)          /*!< 0x00000040 */
+#define UCPD_SR_TXUND                       UCPD_SR_TXUND_Msk                     /*!< Tx data underrun condition interrupt  */
+#define UCPD_SR_RXNE_Pos                    (8U)
+#define UCPD_SR_RXNE_Msk                    (0x1UL << UCPD_SR_RXNE_Pos)           /*!< 0x00000100 */
+#define UCPD_SR_RXNE                        UCPD_SR_RXNE_Msk                      /*!< Receive data register not empty interrupt  */
+#define UCPD_SR_RXORDDET_Pos                (9U)
+#define UCPD_SR_RXORDDET_Msk                (0x1UL << UCPD_SR_RXORDDET_Pos)       /*!< 0x00000200 */
+#define UCPD_SR_RXORDDET                    UCPD_SR_RXORDDET_Msk                  /*!< Rx ordered set (4 K-codes) detected interrupt  */
+#define UCPD_SR_RXHRSTDET_Pos               (10U)
+#define UCPD_SR_RXHRSTDET_Msk               (0x1UL << UCPD_SR_RXHRSTDET_Pos)      /*!< 0x00000400 */
+#define UCPD_SR_RXHRSTDET                   UCPD_SR_RXHRSTDET_Msk                 /*!< Rx Hard Reset detect interrupt  */
+#define UCPD_SR_RXOVR_Pos                   (11U)
+#define UCPD_SR_RXOVR_Msk                   (0x1UL << UCPD_SR_RXOVR_Pos)          /*!< 0x00000800 */
+#define UCPD_SR_RXOVR                       UCPD_SR_RXOVR_Msk                     /*!< Rx data overflow interrupt  */
+#define UCPD_SR_RXMSGEND_Pos                (12U)
+#define UCPD_SR_RXMSGEND_Msk                (0x1UL << UCPD_SR_RXMSGEND_Pos)       /*!< 0x00001000 */
+#define UCPD_SR_RXMSGEND                    UCPD_SR_RXMSGEND_Msk                  /*!< Rx message received  */
+#define UCPD_SR_RXERR_Pos                   (13U)
+#define UCPD_SR_RXERR_Msk                   (0x1UL << UCPD_SR_RXERR_Pos)          /*!< 0x00002000 */
+#define UCPD_SR_RXERR                       UCPD_SR_RXERR_Msk                     /*!< RX Error */
+#define UCPD_SR_TYPECEVT1_Pos               (14U)
+#define UCPD_SR_TYPECEVT1_Msk               (0x1UL << UCPD_SR_TYPECEVT1_Pos)      /*!< 0x00004000 */
+#define UCPD_SR_TYPECEVT1                   UCPD_SR_TYPECEVT1_Msk                 /*!< Type C voltage level event on CC1  */
+#define UCPD_SR_TYPECEVT2_Pos               (15U)
+#define UCPD_SR_TYPECEVT2_Msk               (0x1UL << UCPD_SR_TYPECEVT2_Pos)      /*!< 0x00008000 */
+#define UCPD_SR_TYPECEVT2                   UCPD_SR_TYPECEVT2_Msk                 /*!< Type C voltage level event on CC2  */
+#define UCPD_SR_TYPEC_VSTATE_CC1_Pos        (16U)
+#define UCPD_SR_TYPEC_VSTATE_CC1_Msk        (0x3UL << UCPD_SR_TYPEC_VSTATE_CC1_Pos) /*!< 0x00030000 */
+#define UCPD_SR_TYPEC_VSTATE_CC1            UCPD_SR_TYPEC_VSTATE_CC1_Msk            /*!< Status of DC level on CC1 pin  */
+#define UCPD_SR_TYPEC_VSTATE_CC1_0          (0x1UL << UCPD_SR_TYPEC_VSTATE_CC1_Pos) /*!< 0x00010000 */
+#define UCPD_SR_TYPEC_VSTATE_CC1_1          (0x2UL << UCPD_SR_TYPEC_VSTATE_CC1_Pos) /*!< 0x00020000 */
+#define UCPD_SR_TYPEC_VSTATE_CC2_Pos        (18U)
+#define UCPD_SR_TYPEC_VSTATE_CC2_Msk        (0x3UL << UCPD_SR_TYPEC_VSTATE_CC2_Pos) /*!< 0x000C0000 */
+#define UCPD_SR_TYPEC_VSTATE_CC2            UCPD_SR_TYPEC_VSTATE_CC2_Msk            /*!<Status of DC level on CC2 pin  */
+#define UCPD_SR_TYPEC_VSTATE_CC2_0          (0x1UL << UCPD_SR_TYPEC_VSTATE_CC2_Pos) /*!< 0x00040000 */
+#define UCPD_SR_TYPEC_VSTATE_CC2_1          (0x2UL << UCPD_SR_TYPEC_VSTATE_CC2_Pos) /*!< 0x00080000 */
+#define UCPD_SR_FRSEVT_Pos                  (20U)
+#define UCPD_SR_FRSEVT_Msk                  (0x1UL << UCPD_SR_FRSEVT_Pos)         /*!< 0x00100000 */
+#define UCPD_SR_FRSEVT                      UCPD_SR_FRSEVT_Msk                    /*!< Fast Role Swap detection event  */
+
+/********************  Bits definition for UCPD_ICR register  *******************/
+#define UCPD_ICR_TXMSGDISCCF_Pos            (1U)
+#define UCPD_ICR_TXMSGDISCCF_Msk            (0x1UL << UCPD_ICR_TXMSGDISCCF_Pos)   /*!< 0x00000002 */
+#define UCPD_ICR_TXMSGDISCCF                UCPD_ICR_TXMSGDISCCF_Msk              /*!< Tx message discarded flag (TXMSGDISC) clear  */
+#define UCPD_ICR_TXMSGSENTCF_Pos            (2U)
+#define UCPD_ICR_TXMSGSENTCF_Msk            (0x1UL << UCPD_ICR_TXMSGSENTCF_Pos)   /*!< 0x00000004 */
+#define UCPD_ICR_TXMSGSENTCF                UCPD_ICR_TXMSGSENTCF_Msk              /*!< Tx message sent flag (TXMSGSENT) clear  */
+#define UCPD_ICR_TXMSGABTCF_Pos             (3U)
+#define UCPD_ICR_TXMSGABTCF_Msk             (0x1UL << UCPD_ICR_TXMSGABTCF_Pos)    /*!< 0x00000008 */
+#define UCPD_ICR_TXMSGABTCF                 UCPD_ICR_TXMSGABTCF_Msk               /*!< Tx message abort flag (TXMSGABT) clear  */
+#define UCPD_ICR_HRSTDISCCF_Pos             (4U)
+#define UCPD_ICR_HRSTDISCCF_Msk             (0x1UL << UCPD_ICR_HRSTDISCCF_Pos)    /*!< 0x00000010 */
+#define UCPD_ICR_HRSTDISCCF                 UCPD_ICR_HRSTDISCCF_Msk               /*!< Hard reset discarded flag (HRSTDISC) clear  */
+#define UCPD_ICR_HRSTSENTCF_Pos             (5U)
+#define UCPD_ICR_HRSTSENTCF_Msk             (0x1UL << UCPD_ICR_HRSTSENTCF_Pos)    /*!< 0x00000020 */
+#define UCPD_ICR_HRSTSENTCF                 UCPD_ICR_HRSTSENTCF_Msk               /*!< Hard reset sent flag (HRSTSENT) clear  */
+#define UCPD_ICR_TXUNDCF_Pos                (6U)
+#define UCPD_ICR_TXUNDCF_Msk                (0x1UL << UCPD_ICR_TXUNDCF_Pos)       /*!< 0x00000040 */
+#define UCPD_ICR_TXUNDCF                    UCPD_ICR_TXUNDCF_Msk                  /*!< Tx underflow flag (TXUND) clear  */
+#define UCPD_ICR_RXORDDETCF_Pos             (9U)
+#define UCPD_ICR_RXORDDETCF_Msk             (0x1UL << UCPD_ICR_RXORDDETCF_Pos)    /*!< 0x00000200 */
+#define UCPD_ICR_RXORDDETCF                 UCPD_ICR_RXORDDETCF_Msk               /*!< Rx ordered set detect flag (RXORDDET) clear  */
+#define UCPD_ICR_RXHRSTDETCF_Pos            (10U)
+#define UCPD_ICR_RXHRSTDETCF_Msk            (0x1UL << UCPD_ICR_RXHRSTDETCF_Pos)   /*!< 0x00000400 */
+#define UCPD_ICR_RXHRSTDETCF                UCPD_ICR_RXHRSTDETCF_Msk              /*!< Rx Hard Reset detected flag (RXHRSTDET) clear  */
+#define UCPD_ICR_RXOVRCF_Pos                (11U)
+#define UCPD_ICR_RXOVRCF_Msk                (0x1UL << UCPD_ICR_RXOVRCF_Pos)       /*!< 0x00000800 */
+#define UCPD_ICR_RXOVRCF                    UCPD_ICR_RXOVRCF_Msk                  /*!< Rx overflow flag (RXOVR) clear  */
+#define UCPD_ICR_RXMSGENDCF_Pos             (12U)
+#define UCPD_ICR_RXMSGENDCF_Msk             (0x1UL << UCPD_ICR_RXMSGENDCF_Pos)    /*!< 0x00001000 */
+#define UCPD_ICR_RXMSGENDCF                 UCPD_ICR_RXMSGENDCF_Msk               /*!< Rx message received flag (RXMSGEND) clear  */
+#define UCPD_ICR_TYPECEVT1CF_Pos            (14U)
+#define UCPD_ICR_TYPECEVT1CF_Msk            (0x1UL << UCPD_ICR_TYPECEVT1CF_Pos)   /*!< 0x00004000 */
+#define UCPD_ICR_TYPECEVT1CF                UCPD_ICR_TYPECEVT1CF_Msk              /*!< TypeC event (CC1) flag (TYPECEVT1) clear  */
+#define UCPD_ICR_TYPECEVT2CF_Pos            (15U)
+#define UCPD_ICR_TYPECEVT2CF_Msk            (0x1UL << UCPD_ICR_TYPECEVT2CF_Pos)   /*!< 0x00008000 */
+#define UCPD_ICR_TYPECEVT2CF                UCPD_ICR_TYPECEVT2CF_Msk              /*!< TypeC event (CC2) flag (TYPECEVT2) clear  */
+#define UCPD_ICR_FRSEVTCF_Pos               (20U)
+#define UCPD_ICR_FRSEVTCF_Msk               (0x1UL << UCPD_ICR_FRSEVTCF_Pos)      /*!< 0x00100000 */
+#define UCPD_ICR_FRSEVTCF                   UCPD_ICR_FRSEVTCF_Msk                 /*!< Fast Role Swap event flag clear  */
+
+/********************  Bits definition for UCPD_TXORDSET register  **************/
+#define UCPD_TX_ORDSET_TXORDSET_Pos         (0U)
+#define UCPD_TX_ORDSET_TXORDSET_Msk         (0xFFFFFUL << UCPD_TX_ORDSET_TXORDSET_Pos) /*!< 0x000FFFFF */
+#define UCPD_TX_ORDSET_TXORDSET             UCPD_TX_ORDSET_TXORDSET_Msk                /*!< Tx Ordered Set */
+
+/********************  Bits definition for UCPD_TXPAYSZ register  ****************/
+#define UCPD_TX_PAYSZ_TXPAYSZ_Pos           (0U)
+#define UCPD_TX_PAYSZ_TXPAYSZ_Msk           (0x3FFUL << UCPD_TX_PAYSZ_TXPAYSZ_Pos) /*!< 0x000003FF */
+#define UCPD_TX_PAYSZ_TXPAYSZ               UCPD_TX_PAYSZ_TXPAYSZ_Msk              /*!< Tx payload size in bytes  */
+
+/********************  Bits definition for UCPD_TXDR register  *******************/
+#define UCPD_TXDR_TXDATA_Pos                (0U)
+#define UCPD_TXDR_TXDATA_Msk                 (0xFFUL << UCPD_TXDR_TXDATA_Pos)      /*!< 0x000000FF */
+#define UCPD_TXDR_TXDATA                    UCPD_TXDR_TXDATA_Msk                   /*!< Tx Data Register */
+
+/********************  Bits definition for UCPD_RXORDSET register  **************/
+#define UCPD_RX_ORDSET_RXORDSET_Pos         (0U)
+#define UCPD_RX_ORDSET_RXORDSET_Msk         (0x7UL << UCPD_RX_ORDSET_RXORDSET_Pos)  /*!< 0x00000007 */
+#define UCPD_RX_ORDSET_RXORDSET             UCPD_RX_ORDSET_RXORDSET_Msk             /*!< Rx Ordered Set Code detected  */
+#define UCPD_RX_ORDSET_RXORDSET_0           (0x1UL << UCPD_RX_ORDSET_RXORDSET_Pos)  /*!< 0x00000001 */
+#define UCPD_RX_ORDSET_RXORDSET_1           (0x2UL << UCPD_RX_ORDSET_RXORDSET_Pos)  /*!< 0x00000002 */
+#define UCPD_RX_ORDSET_RXORDSET_2           (0x4UL << UCPD_RX_ORDSET_RXORDSET_Pos)  /*!< 0x00000004 */
+#define UCPD_RX_ORDSET_RXSOP3OF4_Pos        (3U)
+#define UCPD_RX_ORDSET_RXSOP3OF4_Msk        (0x1UL << UCPD_RX_ORDSET_RXSOP3OF4_Pos) /*!< 0x00000008 */
+#define UCPD_RX_ORDSET_RXSOP3OF4            UCPD_RX_ORDSET_RXSOP3OF4_Msk            /*!< Rx Ordered Set Debug indication */
+#define UCPD_RX_ORDSET_RXSOPKINVALID_Pos    (4U)
+#define UCPD_RX_ORDSET_RXSOPKINVALID_Msk    (0x7UL << UCPD_RX_ORDSET_RXSOPKINVALID_Pos) /*!< 0x00000070 */
+#define UCPD_RX_ORDSET_RXSOPKINVALID        UCPD_RX_ORDSET_RXSOPKINVALID_Msk            /*!< Rx Ordered Set corrupted K-Codes (Debug) */
+
+/********************  Bits definition for UCPD_RXPAYSZ register  ****************/
+#define UCPD_RX_PAYSZ_RXPAYSZ_Pos           (0U)
+#define UCPD_RX_PAYSZ_RXPAYSZ_Msk           (0x3FFUL << UCPD_RX_PAYSZ_RXPAYSZ_Pos) /*!< 0x000003FF */
+#define UCPD_RX_PAYSZ_RXPAYSZ               UCPD_RX_PAYSZ_RXPAYSZ_Msk              /*!< Rx payload size in bytes  */
+
+/********************  Bits definition for UCPD_RXDR register  *******************/
+#define UCPD_RXDR_RXDATA_Pos                (0U)
+#define UCPD_RXDR_RXDATA_Msk                (0xFFUL << UCPD_RXDR_RXDATA_Pos)      /*!< 0x000000FF */
+#define UCPD_RXDR_RXDATA                    UCPD_RXDR_RXDATA_Msk                  /*!< 8-bit receive data  */
+
+/********************  Bits definition for UCPD_RXORDEXT1 register  **************/
+#define UCPD_RX_ORDEXT1_RXSOPX1_Pos         (0U)
+#define UCPD_RX_ORDEXT1_RXSOPX1_Msk         (0xFFFFFUL << UCPD_RX_ORDEXT1_RXSOPX1_Pos) /*!< 0x000FFFFF */
+#define UCPD_RX_ORDEXT1_RXSOPX1             UCPD_RX_ORDEXT1_RXSOPX1_Msk                /*!< RX Ordered Set Extension Register 1 */
+
+/********************  Bits definition for UCPD_RXORDEXT2 register  **************/
+#define UCPD_RX_ORDEXT2_RXSOPX2_Pos         (0U)
+#define UCPD_RX_ORDEXT2_RXSOPX2_Msk         (0xFFFFFUL << UCPD_RX_ORDEXT2_RXSOPX2_Pos) /*!< 0x000FFFFF */
+#define UCPD_RX_ORDEXT2_RXSOPX2             UCPD_RX_ORDEXT2_RXSOPX2_Msk                /*!< RX Ordered Set Extension Register 1 */
+
+
+/** @addtogroup Exported_macros
+  * @{
+  */
+
+/******************************* ADC Instances ********************************/
+#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
+
+#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)
+
+
+/****************************** CEC Instances *********************************/
+#define IS_CEC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CEC)
+
+/******************************** COMP Instances ******************************/
+#define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \
+                                        ((INSTANCE) == COMP2))
+
+#define IS_COMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == COMP12_COMMON)
+
+/******************** COMP Instances with window mode capability **************/
+#define IS_COMP_WINDOWMODE_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \
+                                               ((INSTANCE) == COMP2))
+
+/******************************* CRC Instances ********************************/
+#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
+
+/******************************* DAC Instances ********************************/
+#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)
+
+/******************************** DMA Instances *******************************/
+#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \
+                                       ((INSTANCE) == DMA1_Channel2) || \
+                                       ((INSTANCE) == DMA1_Channel3) || \
+                                       ((INSTANCE) == DMA1_Channel4) || \
+                                       ((INSTANCE) == DMA1_Channel5) || \
+                                       ((INSTANCE) == DMA1_Channel6) || \
+                                       ((INSTANCE) == DMA1_Channel7))
+
+/******************************** DMAMUX Instances ****************************/
+#define IS_DMAMUX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DMAMUX1)
+
+#define IS_DMAMUX_REQUEST_GEN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMAMUX1_RequestGenerator0) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator1) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator2) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator3))
+
+/******************************* GPIO Instances *******************************/
+#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                        ((INSTANCE) == GPIOB) || \
+                                        ((INSTANCE) == GPIOC) || \
+                                        ((INSTANCE) == GPIOD) || \
+                                        ((INSTANCE) == GPIOF))
+/******************************* GPIO AF Instances ****************************/
+#define IS_GPIO_AF_INSTANCE(INSTANCE)   IS_GPIO_ALL_INSTANCE(INSTANCE)
+
+/**************************** GPIO Lock Instances *****************************/
+#define IS_GPIO_LOCK_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                         ((INSTANCE) == GPIOB) || \
+                                         ((INSTANCE) == GPIOC))
+
+/******************************** I2C Instances *******************************/
+#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
+                                       ((INSTANCE) == I2C2))
+
+
+/****************************** RTC Instances *********************************/
+#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)
+
+/****************************** SMBUS Instances *******************************/
+#define IS_SMBUS_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))
+
+/****************************** WAKEUP_FROMSTOP Instances *******************************/
+#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))
+
+/******************************** SPI Instances *******************************/
+#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
+                                       ((INSTANCE) == SPI2))
+
+/******************************** SPI Instances *******************************/
+#define IS_I2S_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == SPI1)
+
+/****************** LPTIM Instances : All supported instances *****************/
+#define IS_LPTIM_INSTANCE(INSTANCE)     (((INSTANCE) == LPTIM1) || \
+                                         ((INSTANCE) == LPTIM2))
+
+/****************** LPTIM Instances : All supported instances *****************/
+#define IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)
+
+/****************** TIM Instances : All supported instances *******************/
+#define IS_TIM_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM6)   || \
+                                         ((INSTANCE) == TIM7)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 32 bits counter ****************/
+#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) ((INSTANCE) == TIM2)
+
+/****************** TIM Instances : supporting the break function *************/
+#define IS_TIM_BREAK_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \
+                                            ((INSTANCE) == TIM15)   || \
+                                            ((INSTANCE) == TIM16)   || \
+                                            ((INSTANCE) == TIM17))
+
+/************** TIM Instances : supporting Break source selection *************/
+#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                               ((INSTANCE) == TIM15)  || \
+                                               ((INSTANCE) == TIM16)  || \
+                                               ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 2 break inputs *****************/
+#define IS_TIM_BKIN2_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/************* TIM Instances : at least 1 capture/compare channel *************/
+#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : at least 2 capture/compare channels *************/
+#define IS_TIM_CC2_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM15))
+
+/************ TIM Instances : at least 3 capture/compare channels *************/
+#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3))
+
+/************ TIM Instances : at least 4 capture/compare channels *************/
+#define IS_TIM_CC4_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : at least 5 capture/compare channels *******/
+#define IS_TIM_CC5_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : at least 6 capture/compare channels *******/
+#define IS_TIM_CC6_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.COMDE) *******/
+#define IS_TIM_CCDMA_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : DMA requests generation (TIMx_DIER.UDE) ***/
+#define IS_TIM_DMA_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM6)   || \
+                                            ((INSTANCE) == TIM7)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.CCxDE) *******/
+#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM14)  || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************** TIM Instances : DMA burst feature ***********************/
+#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************* TIM Instances : output(s) available **********************/
+#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
+    ((((INSTANCE) == TIM1) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4) ||          \
+      ((CHANNEL) == TIM_CHANNEL_5) ||          \
+      ((CHANNEL) == TIM_CHANNEL_6)))           \
+     ||                                        \
+     (((INSTANCE) == TIM2) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM3) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM14) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM15) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2)))           \
+     ||                                        \
+     (((INSTANCE) == TIM16) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM17) &&                 \
+      (((CHANNEL) == TIM_CHANNEL_1))))
+
+/****************** TIM Instances : supporting complementary output(s) ********/
+#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
+   ((((INSTANCE) == TIM1) &&                    \
+     (((CHANNEL) == TIM_CHANNEL_1) ||           \
+      ((CHANNEL) == TIM_CHANNEL_2) ||           \
+      ((CHANNEL) == TIM_CHANNEL_3)))            \
+    ||                                          \
+    (((INSTANCE) == TIM15) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1))              \
+    ||                                          \
+    (((INSTANCE) == TIM16) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1))              \
+    ||                                          \
+    (((INSTANCE) == TIM17) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1)))
+
+/****************** TIM Instances : supporting clock division *****************/
+#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)    || \
+                                                    ((INSTANCE) == TIM2)    || \
+                                                    ((INSTANCE) == TIM3)    || \
+                                                    ((INSTANCE) == TIM14)   || \
+                                                    ((INSTANCE) == TIM15)   || \
+                                                    ((INSTANCE) == TIM16)   || \
+                                                    ((INSTANCE) == TIM17))
+
+/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/
+#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/
+#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting combined 3-phase PWM mode ******/
+#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : supporting commutation event generation ***/
+#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                     ((INSTANCE) == TIM15)  || \
+                                                     ((INSTANCE) == TIM16)  || \
+                                                     ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting counting mode selection ********/
+#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting encoder interface **************/
+#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                      ((INSTANCE) == TIM2)  || \
+                                                      ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting Hall sensor interface **********/
+#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                         ((INSTANCE) == TIM2)   || \
+                                                         ((INSTANCE) == TIM3))
+
+/**************** TIM Instances : external trigger input available ************/
+#define IS_TIM_ETR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3))
+
+/************* TIM Instances : supporting ETR source selection ***************/
+#define IS_TIM_ETRSEL_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                             ((INSTANCE) == TIM2)  || \
+                                             ((INSTANCE) == TIM3))
+
+/****** TIM Instances : Master mode available (TIMx_CR2.MMS available )********/
+#define IS_TIM_MASTER_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM6)  || \
+                                            ((INSTANCE) == TIM7)  || \
+                                            ((INSTANCE) == TIM15))
+
+/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
+#define IS_TIM_SLAVE_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting OCxREF clear *******************/
+#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \
+                                                       ((INSTANCE) == TIM2) || \
+                                                       ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting bitfield OCCS in SMCR register *******************/
+#define IS_TIM_OCCS_INSTANCE(INSTANCE)                (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM2)  || \
+                                                       ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : remapping capability **********************/
+#define IS_TIM_REMAP_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting repetition counter *************/
+#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM15) || \
+                                                       ((INSTANCE) == TIM16) || \
+                                                       ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/
+#define IS_TIM_TRGO2_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************* TIM Instances : Timer input XOR function *****************/
+#define IS_TIM_XOR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM15))
+
+/******************* TIM Instances : Timer input selection ********************/
+#define IS_TIM_TISEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : Advanced timers  ********************************/
+#define IS_TIM_ADVANCED_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************** UART Instances : Asynchronous mode **********************/
+#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                    ((INSTANCE) == USART2) || \
+                                    ((INSTANCE) == USART3) || \
+                                    ((INSTANCE) == USART4))
+
+/******************** USART Instances : Synchronous mode **********************/
+#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                     ((INSTANCE) == USART2) || \
+                                     ((INSTANCE) == USART3) || \
+                                     ((INSTANCE) == USART4))
+
+/****************** UART Instances : Hardware Flow control ********************/
+#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                           ((INSTANCE) == USART2) || \
+                                           ((INSTANCE) == USART3) || \
+                                           ((INSTANCE) == USART4) || \
+                                           ((INSTANCE) == LPUART1))
+
+
+/********************* USART Instances : Smard card mode ***********************/
+#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                         ((INSTANCE) == USART2))
+
+/****************** UART Instances : Auto Baud Rate detection ****************/
+#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                                            ((INSTANCE) == USART2))
+
+/******************** UART Instances : Half-Duplex mode **********************/
+#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                 ((INSTANCE) == USART2) || \
+                                                 ((INSTANCE) == USART3) || \
+                                                 ((INSTANCE) == USART4) || \
+                                                 ((INSTANCE) == LPUART1))
+
+/******************** UART Instances : LIN mode **********************/
+#define IS_UART_LIN_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                          ((INSTANCE) == USART2))
+
+/******************** UART Instances : Wake-up from Stop mode **********************/
+#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                      ((INSTANCE) == USART2) || \
+                                                      ((INSTANCE) == LPUART1))
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \
+                                                      ((INSTANCE) == USART2) || \
+                                                      ((INSTANCE) == USART3) || \
+                                                      ((INSTANCE) == USART4) || \
+                                                      ((INSTANCE) == LPUART1))
+
+
+/****************** UART Instances : SPI Slave selection mode ***************/
+#define IS_UART_SPI_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                              ((INSTANCE) == USART2) || \
+                                              ((INSTANCE) == USART3) || \
+                                              ((INSTANCE) == USART4))
+
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_FIFO_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \
+                                             ((INSTANCE) == USART2) || \
+                                             ((INSTANCE) == LPUART1))
+
+/*********************** UART Instances : IRDA mode ***************************/
+#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                    ((INSTANCE) == USART2))
+
+/******************** LPUART Instance *****************************************/
+#define IS_LPUART_INSTANCE(INSTANCE)    ((INSTANCE) == LPUART1)
+
+/****************************** IWDG Instances ********************************/
+#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)
+
+/****************************** WWDG Instances ********************************/
+#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)
+
+/****************************** UCPD Instances ********************************/
+#define IS_UCPD_ALL_INSTANCE(INSTANCE)  (((INSTANCE) == UCPD1) || \
+                                         ((INSTANCE) == UCPD2))
+
+/**
+  * @}
+  */
+
+ /**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* STM32G071xx_H */
+
+/**
+  * @}
+  */
+
+  /**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g081xx.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g081xx.h
new file mode 100644
index 0000000..3282955
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g081xx.h
@@ -0,0 +1,9457 @@
+/**
+  ******************************************************************************
+  * @file    stm32g081xx.h
+  * @author  MCD Application Team
+  * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer Header File.
+  *          This file contains all the peripheral register's definitions, bits
+  *          definitions and memory mapping for stm32g081xx devices.
+  *
+  *          This file contains:
+  *           - Data structures and the address mapping for all peripherals
+  *           - Peripheral's registers declarations and bits definition
+  *           - Macros to access peripheral's registers hardware
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+/** @addtogroup CMSIS_Device
+  * @{
+  */
+
+/** @addtogroup stm32g081xx
+  * @{
+  */
+
+#ifndef STM32G081xx_H
+#define STM32G081xx_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif /* __cplusplus */
+
+/** @addtogroup Configuration_section_for_CMSIS
+  * @{
+  */
+
+/**
+  * @brief Configuration of the Cortex-M0+ Processor and Core Peripherals
+   */
+#define __CM0PLUS_REV             0U /*!< Core Revision r0p0                            */
+#define __MPU_PRESENT             1U /*!< STM32G0xx  provides an MPU                    */
+#define __VTOR_PRESENT            1U /*!< Vector  Table  Register supported             */
+#define __NVIC_PRIO_BITS          2U /*!< STM32G0xx uses 2 Bits for the Priority Levels */
+#define __Vendor_SysTickConfig    0U /*!< Set to 1 if different SysTick Config is used  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_interrupt_number_definition
+  * @{
+  */
+
+/**
+ * @brief stm32g081xx Interrupt Number Definition, according to the selected device
+ *        in @ref Library_configuration_section
+ */
+
+/*!< Interrupt Number Definition */
+typedef enum
+{
+/******  Cortex-M0+ Processor Exceptions Numbers ***************************************************************/
+  NonMaskableInt_IRQn         = -14,    /*!< 2 Non Maskable Interrupt                                          */
+  HardFault_IRQn              = -13,    /*!< 3 Cortex-M Hard Fault Interrupt                                   */
+  SVC_IRQn                    = -5,     /*!< 11 Cortex-M SV Call Interrupt                                     */
+  PendSV_IRQn                 = -2,     /*!< 14 Cortex-M Pend SV Interrupt                                     */
+  SysTick_IRQn                = -1,     /*!< 15 Cortex-M System Tick Interrupt                                 */
+/******  STM32G0xxxx specific Interrupt Numbers ****************************************************************/
+  WWDG_IRQn                   = 0,      /*!< Window WatchDog Interrupt                                         */
+  PVD_IRQn                    = 1,      /*!< PVD through EXTI line 16                                          */
+  RTC_TAMP_IRQn               = 2,      /*!< RTC interrupt through the EXTI line 19 & 21                       */
+  FLASH_IRQn                  = 3,      /*!< FLASH global Interrupt                                            */
+  RCC_IRQn                    = 4,      /*!< RCC global Interrupt                                              */
+  EXTI0_1_IRQn                = 5,      /*!< EXTI 0 and 1 Interrupts                                           */
+  EXTI2_3_IRQn                = 6,      /*!< EXTI Line 2 and 3 Interrupts                                      */
+  EXTI4_15_IRQn               = 7,      /*!< EXTI Line 4 to 15 Interrupts                                      */
+  UCPD1_2_IRQn                = 8,      /*!< UCPD1 and UCPD2 global Interrupt                                  */
+  DMA1_Channel1_IRQn          = 9,      /*!< DMA1 Channel 1 Interrupt                                          */
+  DMA1_Channel2_3_IRQn        = 10,     /*!< DMA1 Channel 2 and Channel 3 Interrupts                           */
+  DMA1_Ch4_7_DMAMUX1_OVR_IRQn = 11,     /*!< DMA1 Channel 4 to Channel 7 and DMAMUX1 Overrun Interrupts        */
+  ADC1_COMP_IRQn              = 12,     /*!< ADC1, COMP1 and COMP2 Interrupts (combined with EXTI 17 & 18)     */
+  TIM1_BRK_UP_TRG_COM_IRQn    = 13,     /*!< TIM1 Break, Update, Trigger and Commutation Interrupts            */
+  TIM1_CC_IRQn                = 14,     /*!< TIM1 Capture Compare Interrupt                                    */
+  TIM2_IRQn                   = 15,     /*!< TIM2 Interrupt                                                    */
+  TIM3_IRQn                   = 16,     /*!< TIM3 global Interrupt                                             */
+  TIM6_DAC_LPTIM1_IRQn        = 17,     /*!< TIM6, DAC and LPTIM1 global Interrupts                            */
+  TIM7_LPTIM2_IRQn            = 18,     /*!< TIM7 and LPTIM2 global Interrupt                                  */
+  TIM14_IRQn                  = 19,     /*!< TIM14 global Interrupt                                            */
+  TIM15_IRQn                  = 20,     /*!< TIM15 global Interrupt                                            */
+  TIM16_IRQn                  = 21,     /*!< TIM16 global Interrupt                                            */
+  TIM17_IRQn                  = 22,     /*!< TIM17 global Interrupt                                            */
+  I2C1_IRQn                   = 23,     /*!< I2C1 Interrupt  (combined with EXTI 23)                           */
+  I2C2_IRQn                   = 24,     /*!< I2C2 Interrupt                                                    */
+  SPI1_IRQn                   = 25,     /*!< SPI1/I2S1 Interrupt                                               */
+  SPI2_IRQn                   = 26,     /*!< SPI2 Interrupt                                                    */
+  USART1_IRQn                 = 27,     /*!< USART1 Interrupt                                                  */
+  USART2_IRQn                 = 28,     /*!< USART2 Interrupt                                                  */
+  USART3_4_LPUART1_IRQn       = 29,     /*!< USART3, USART4 and LPUART1 globlal Interrupts (combined with EXTI 28) */
+  CEC_IRQn                    = 30,     /*!< CEC Interrupt(combined with EXTI 27)                               */
+  AES_RNG_IRQn                = 31,     /*!< AES & RNG Interrupt                                                */
+} IRQn_Type;
+
+/**
+  * @}
+  */
+
+#include "core_cm0plus.h"               /* Cortex-M0+ processor and core peripherals */
+#include "system_stm32g0xx.h"
+#include <stdint.h>
+
+/** @addtogroup Peripheral_registers_structures
+  * @{
+  */
+
+/**
+  * @brief Analog to Digital Converter
+  */
+typedef struct
+{
+  __IO uint32_t ISR;          /*!< ADC interrupt and status register,             Address offset: 0x00 */
+  __IO uint32_t IER;          /*!< ADC interrupt enable register,                 Address offset: 0x04 */
+  __IO uint32_t CR;           /*!< ADC control register,                          Address offset: 0x08 */
+  __IO uint32_t CFGR1;        /*!< ADC configuration register 1,                  Address offset: 0x0C */
+  __IO uint32_t CFGR2;        /*!< ADC configuration register 2,                  Address offset: 0x10 */
+  __IO uint32_t SMPR;         /*!< ADC sampling time register,                    Address offset: 0x14 */
+       uint32_t RESERVED1;    /*!< Reserved,                                                      0x18 */
+       uint32_t RESERVED2;    /*!< Reserved,                                                      0x1C */
+  __IO uint32_t TR1;          /*!< ADC analog watchdog 1 threshold register,      Address offset: 0x20 */
+  __IO uint32_t TR2;          /*!< ADC analog watchdog 2 threshold register,      Address offset: 0x24 */
+  __IO uint32_t CHSELR;       /*!< ADC group regular sequencer register,          Address offset: 0x28 */
+  __IO uint32_t TR3;          /*!< ADC analog watchdog 3 threshold register,      Address offset: 0x2C */
+       uint32_t RESERVED3[4]; /*!< Reserved,                                               0x30 - 0x3C */
+  __IO uint32_t DR;           /*!< ADC group regular data register,               Address offset: 0x40 */
+       uint32_t RESERVED4[23];/*!< Reserved,                                               0x44 - 0x9C */
+  __IO uint32_t AWD2CR;       /*!< ADC analog watchdog 2 configuration register,  Address offset: 0xA0 */
+  __IO uint32_t AWD3CR;       /*!< ADC analog watchdog 3 configuration register,  Address offset: 0xA4 */
+       uint32_t RESERVED5[3]; /*!< Reserved,                                               0xA8 - 0xB0 */
+  __IO uint32_t CALFACT;      /*!< ADC Calibration factor register,               Address offset: 0xB4 */
+} ADC_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t CCR;          /*!< ADC common configuration register,             Address offset: ADC1 base address + 0x308 */
+} ADC_Common_TypeDef;
+
+
+/**
+  * @brief HDMI-CEC
+  */
+typedef struct
+{
+  __IO uint32_t CR;           /*!< CEC control register,                                       Address offset:0x00 */
+  __IO uint32_t CFGR;         /*!< CEC configuration register,                                 Address offset:0x04 */
+  __IO uint32_t TXDR;         /*!< CEC Tx data register ,                                      Address offset:0x08 */
+  __IO uint32_t RXDR;         /*!< CEC Rx Data Register,                                       Address offset:0x0C */
+  __IO uint32_t ISR;          /*!< CEC Interrupt and Status Register,                          Address offset:0x10 */
+  __IO uint32_t IER;          /*!< CEC interrupt enable register,                              Address offset:0x14 */
+}CEC_TypeDef;
+
+/**
+  * @brief Comparator
+  */
+typedef struct
+{
+  __IO uint32_t CSR;         /*!< COMP control and status register,                                                 Address offset: 0x00 */
+} COMP_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t CSR_ODD;    /*!< COMP control and status register located in register of comparator instance odd, used for bits common to several COMP instances, Address offset: 0x00 */
+  __IO uint32_t CSR_EVEN;   /*!< COMP control and status register located in register of comparator instance even, used for bits common to several COMP instances, Address offset: 0x04 */
+} COMP_Common_TypeDef;
+
+/**
+  * @brief CRC calculation unit
+  */
+typedef struct
+{
+  __IO uint32_t DR;             /*!< CRC Data register,                         Address offset: 0x00 */
+  __IO uint32_t IDR;            /*!< CRC Independent data register,             Address offset: 0x04 */
+  __IO uint32_t CR;             /*!< CRC Control register,                      Address offset: 0x08 */
+       uint32_t RESERVED1;      /*!< Reserved,                                                  0x0C */
+  __IO uint32_t INIT;           /*!< Initial CRC value register,                Address offset: 0x10 */
+  __IO uint32_t POL;            /*!< CRC polynomial register,                   Address offset: 0x14 */
+} CRC_TypeDef;
+
+/**
+  * @brief Digital to Analog Converter
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< DAC control register,                                    Address offset: 0x00 */
+  __IO uint32_t SWTRIGR;     /*!< DAC software trigger register,                           Address offset: 0x04 */
+  __IO uint32_t DHR12R1;     /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
+  __IO uint32_t DHR12L1;     /*!< DAC channel1 12-bit left aligned data holding register,  Address offset: 0x0C */
+  __IO uint32_t DHR8R1;      /*!< DAC channel1 8-bit right aligned data holding register,  Address offset: 0x10 */
+  __IO uint32_t DHR12R2;     /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */
+  __IO uint32_t DHR12L2;     /*!< DAC channel2 12-bit left aligned data holding register,  Address offset: 0x18 */
+  __IO uint32_t DHR8R2;      /*!< DAC channel2 8-bit right-aligned data holding register,  Address offset: 0x1C */
+  __IO uint32_t DHR12RD;     /*!< Dual DAC 12-bit right-aligned data holding register,     Address offset: 0x20 */
+  __IO uint32_t DHR12LD;     /*!< DUAL DAC 12-bit left aligned data holding register,      Address offset: 0x24 */
+  __IO uint32_t DHR8RD;      /*!< DUAL DAC 8-bit right aligned data holding register,      Address offset: 0x28 */
+  __IO uint32_t DOR1;        /*!< DAC channel1 data output register,                       Address offset: 0x2C */
+  __IO uint32_t DOR2;        /*!< DAC channel2 data output register,                       Address offset: 0x30 */
+  __IO uint32_t SR;          /*!< DAC status register,                                     Address offset: 0x34 */
+  __IO uint32_t CCR;         /*!< DAC calibration control register,                        Address offset: 0x38 */
+  __IO uint32_t MCR;         /*!< DAC mode control register,                               Address offset: 0x3C */
+  __IO uint32_t SHSR1;       /*!< DAC Sample and Hold sample time register 1,              Address offset: 0x40 */
+  __IO uint32_t SHSR2;       /*!< DAC Sample and Hold sample time register 2,              Address offset: 0x44 */
+  __IO uint32_t SHHR;        /*!< DAC Sample and Hold hold time register,                  Address offset: 0x48 */
+  __IO uint32_t SHRR;        /*!< DAC Sample and Hold refresh time register,               Address offset: 0x4C */
+} DAC_TypeDef;
+
+/**
+  * @brief Debug MCU
+  */
+typedef struct
+{
+  __IO uint32_t IDCODE;      /*!< MCU device ID code,              Address offset: 0x00 */
+  __IO uint32_t CR;          /*!< Debug configuration register,    Address offset: 0x04 */
+  __IO uint32_t APBFZ1;      /*!< Debug APB freeze register 1,     Address offset: 0x08 */
+  __IO uint32_t APBFZ2;      /*!< Debug APB freeze register 2,     Address offset: 0x0C */
+} DBG_TypeDef;
+
+/**
+  * @brief DMA Controller
+  */
+typedef struct
+{
+  __IO uint32_t CCR;         /*!< DMA channel x configuration register        */
+  __IO uint32_t CNDTR;       /*!< DMA channel x number of data register       */
+  __IO uint32_t CPAR;        /*!< DMA channel x peripheral address register   */
+  __IO uint32_t CMAR;        /*!< DMA channel x memory address register       */
+} DMA_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t ISR;         /*!< DMA interrupt status register,                 Address offset: 0x00 */
+  __IO uint32_t IFCR;        /*!< DMA interrupt flag clear register,             Address offset: 0x04 */
+} DMA_TypeDef;
+
+/**
+  * @brief DMA Multiplexer
+  */
+typedef struct
+{
+  __IO uint32_t   CCR;       /*!< DMA Multiplexer Channel x Control Register    Address offset: 0x0004 * (channel x) */
+}DMAMUX_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   CSR;       /*!< DMA Channel Status Register                    Address offset: 0x0080   */
+  __IO uint32_t   CFR;       /*!< DMA Channel Clear Flag Register                Address offset: 0x0084   */
+}DMAMUX_ChannelStatus_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGCR;        /*!< DMA Request Generator x Control Register     Address offset: 0x0100 + 0x0004 * (Req Gen x) */
+}DMAMUX_RequestGen_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGSR;        /*!< DMA Request Generator Status Register        Address offset: 0x0140   */
+  __IO uint32_t   RGCFR;       /*!< DMA Request Generator Clear Flag Register    Address offset: 0x0144   */
+}DMAMUX_RequestGenStatus_TypeDef;
+
+/**
+  * @brief Asynch Interrupt/Event Controller (EXTI)
+  */
+typedef struct
+{
+  __IO uint32_t RTSR1;          /*!< EXTI Rising Trigger Selection Register 1,        Address offset:   0x00 */
+  __IO uint32_t FTSR1;          /*!< EXTI Falling Trigger Selection Register 1,       Address offset:   0x04 */
+  __IO uint32_t SWIER1;         /*!< EXTI Software Interrupt event Register 1,        Address offset:   0x08 */
+  __IO uint32_t RPR1;           /*!< EXTI Rising Pending Register 1,                  Address offset:   0x0C */
+  __IO uint32_t FPR1;           /*!< EXTI Falling Pending Register 1,                 Address offset:   0x10 */
+       uint32_t RESERVED1[3];   /*!< Reserved 1,                                                0x14 -- 0x1C */
+       uint32_t RESERVED2[5];   /*!< Reserved 2,                                                0x20 -- 0x30 */
+       uint32_t RESERVED3[11];  /*!< Reserved 3,                                                0x34 -- 0x5C */
+  __IO uint32_t EXTICR[4];      /*!< EXTI External Interrupt Configuration Register,            0x60 -- 0x6C */
+       uint32_t RESERVED4[4];   /*!< Reserved 4,                                                0x70 -- 0x7C */
+  __IO uint32_t IMR1;           /*!< EXTI Interrupt Mask Register 1,                  Address offset:   0x80 */
+  __IO uint32_t EMR1;           /*!< EXTI Event Mask Register 1,                      Address offset:   0x84 */
+       uint32_t RESERVED5[2];   /*!< Reserved 5,                                                0x88 -- 0x8C */
+  __IO uint32_t IMR2;           /*!< EXTI Interrupt Mask Register 2,                  Address offset:   0x90 */
+  __IO uint32_t EMR2;           /*!< EXTI Event Mask Register 2,                      Address offset:   0x94 */
+} EXTI_TypeDef;
+
+/**
+  * @brief FLASH Registers
+  */
+typedef struct
+{
+  __IO uint32_t ACR;          /*!< FLASH Access Control register,                     Address offset: 0x00 */
+       uint32_t RESERVED1;    /*!< Reserved1,                                         Address offset: 0x04 */
+  __IO uint32_t KEYR;         /*!< FLASH Key register,                                Address offset: 0x08 */
+  __IO uint32_t OPTKEYR;      /*!< FLASH Option Key register,                         Address offset: 0x0C */
+  __IO uint32_t SR;           /*!< FLASH Status register,                             Address offset: 0x10 */
+  __IO uint32_t CR;           /*!< FLASH Control register,                            Address offset: 0x14 */
+  __IO uint32_t ECCR;         /*!< FLASH ECC register,                                Address offset: 0x18 */
+       uint32_t RESERVED2;    /*!< Reserved2,                                         Address offset: 0x1C */
+  __IO uint32_t OPTR;         /*!< FLASH Option register,                             Address offset: 0x20 */
+  __IO uint32_t PCROP1ASR;    /*!< FLASH Bank PCROP area A Start address register,    Address offset: 0x24 */
+  __IO uint32_t PCROP1AER;    /*!< FLASH Bank PCROP area A End address register,      Address offset: 0x28 */
+  __IO uint32_t WRP1AR;       /*!< FLASH Bank WRP area A address register,            Address offset: 0x2C */
+  __IO uint32_t WRP1BR;       /*!< FLASH Bank WRP area B address register,            Address offset: 0x30 */
+  __IO uint32_t PCROP1BSR;    /*!< FLASH Bank PCROP area B Start address register,    Address offset: 0x34 */
+  __IO uint32_t PCROP1BER;    /*!< FLASH Bank PCROP area B End address register,      Address offset: 0x38 */
+       uint32_t RESERVED8[17];/*!< Reserved8,                                         Address offset: 0x3C--0x7C */
+  __IO uint32_t SECR;         /*!< FLASH security register ,                          Address offset: 0x80 */
+} FLASH_TypeDef;
+
+/**
+  * @brief General Purpose I/O
+  */
+typedef struct
+{
+  __IO uint32_t MODER;       /*!< GPIO port mode register,               Address offset: 0x00      */
+  __IO uint32_t OTYPER;      /*!< GPIO port output type register,        Address offset: 0x04      */
+  __IO uint32_t OSPEEDR;     /*!< GPIO port output speed register,       Address offset: 0x08      */
+  __IO uint32_t PUPDR;       /*!< GPIO port pull-up/pull-down register,  Address offset: 0x0C      */
+  __IO uint32_t IDR;         /*!< GPIO port input data register,         Address offset: 0x10      */
+  __IO uint32_t ODR;         /*!< GPIO port output data register,        Address offset: 0x14      */
+  __IO uint32_t BSRR;        /*!< GPIO port bit set/reset  register,     Address offset: 0x18      */
+  __IO uint32_t LCKR;        /*!< GPIO port configuration lock register, Address offset: 0x1C      */
+  __IO uint32_t AFR[2];      /*!< GPIO alternate function registers,     Address offset: 0x20-0x24 */
+  __IO uint32_t BRR;         /*!< GPIO Bit Reset register,               Address offset: 0x28      */
+} GPIO_TypeDef;
+
+
+/**
+  * @brief Inter-integrated Circuit Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< I2C Control register 1,            Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< I2C Control register 2,            Address offset: 0x04 */
+  __IO uint32_t OAR1;        /*!< I2C Own address 1 register,        Address offset: 0x08 */
+  __IO uint32_t OAR2;        /*!< I2C Own address 2 register,        Address offset: 0x0C */
+  __IO uint32_t TIMINGR;     /*!< I2C Timing register,               Address offset: 0x10 */
+  __IO uint32_t TIMEOUTR;    /*!< I2C Timeout register,              Address offset: 0x14 */
+  __IO uint32_t ISR;         /*!< I2C Interrupt and status register, Address offset: 0x18 */
+  __IO uint32_t ICR;         /*!< I2C Interrupt clear register,      Address offset: 0x1C */
+  __IO uint32_t PECR;        /*!< I2C PEC register,                  Address offset: 0x20 */
+  __IO uint32_t RXDR;        /*!< I2C Receive data register,         Address offset: 0x24 */
+  __IO uint32_t TXDR;        /*!< I2C Transmit data register,        Address offset: 0x28 */
+} I2C_TypeDef;
+
+/**
+  * @brief Independent WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t KR;          /*!< IWDG Key register,       Address offset: 0x00 */
+  __IO uint32_t PR;          /*!< IWDG Prescaler register, Address offset: 0x04 */
+  __IO uint32_t RLR;         /*!< IWDG Reload register,    Address offset: 0x08 */
+  __IO uint32_t SR;          /*!< IWDG Status register,    Address offset: 0x0C */
+  __IO uint32_t WINR;        /*!< IWDG Window register,    Address offset: 0x10 */
+} IWDG_TypeDef;
+
+/**
+  * @brief LPTIMER
+  */
+typedef struct
+{
+  __IO uint32_t ISR;              /*!< LPTIM Interrupt and Status register,                Address offset: 0x00 */
+  __IO uint32_t ICR;              /*!< LPTIM Interrupt Clear register,                     Address offset: 0x04 */
+  __IO uint32_t IER;              /*!< LPTIM Interrupt Enable register,                    Address offset: 0x08 */
+  __IO uint32_t CFGR;             /*!< LPTIM Configuration register,                       Address offset: 0x0C */
+  __IO uint32_t CR;               /*!< LPTIM Control register,                             Address offset: 0x10 */
+  __IO uint32_t CMP;              /*!< LPTIM Compare register,                             Address offset: 0x14 */
+  __IO uint32_t ARR;              /*!< LPTIM Autoreload register,                          Address offset: 0x18 */
+  __IO uint32_t CNT;              /*!< LPTIM Counter register,                             Address offset: 0x1C */
+  __IO uint32_t RESERVED1;        /*!< Reserved1,                                          Address offset: 0x20 */
+  __IO uint32_t CFGR2;            /*!< LPTIM Option register,                              Address offset: 0x24 */
+} LPTIM_TypeDef;
+
+
+/**
+  * @brief Power Control
+  */
+typedef struct
+{
+  __IO uint32_t CR1;          /*!< PWR Power Control Register 1,                     Address offset: 0x00 */
+  __IO uint32_t CR2;          /*!< PWR Power Control Register 2,                     Address offset: 0x04 */
+  __IO uint32_t CR3;          /*!< PWR Power Control Register 3,                     Address offset: 0x08 */
+  __IO uint32_t CR4;          /*!< PWR Power Control Register 4,                     Address offset: 0x0C */
+  __IO uint32_t SR1;          /*!< PWR Power Status Register 1,                      Address offset: 0x10 */
+  __IO uint32_t SR2;          /*!< PWR Power Status Register 2,                      Address offset: 0x14 */
+  __IO uint32_t SCR;          /*!< PWR Power Status Clear Register,                  Address offset: 0x18 */
+       uint32_t RESERVED1;    /*!< Reserved,                                         Address offset: 0x1C */
+  __IO uint32_t PUCRA;        /*!< PWR Pull-Up Control Register of port A,           Address offset: 0x20 */
+  __IO uint32_t PDCRA;        /*!< PWR Pull-Down Control Register of port A,         Address offset: 0x24 */
+  __IO uint32_t PUCRB;        /*!< PWR Pull-Up Control Register of port B,           Address offset: 0x28 */
+  __IO uint32_t PDCRB;        /*!< PWR Pull-Down Control Register of port B,         Address offset: 0x2C */
+  __IO uint32_t PUCRC;        /*!< PWR Pull-Up Control Register of port C,           Address offset: 0x30 */
+  __IO uint32_t PDCRC;        /*!< PWR Pull-Down Control Register of port C,         Address offset: 0x34 */
+  __IO uint32_t PUCRD;        /*!< PWR Pull-Up Control Register of port D,           Address offset: 0x38 */
+  __IO uint32_t PDCRD;        /*!< PWR Pull-Down Control Register of port D,         Address offset: 0x3C */
+       uint32_t RESERVED2;    /*!< Reserved,                                         Address offset: 0x40 */
+       uint32_t RESERVED3;    /*!< Reserved,                                         Address offset: 0x44 */
+  __IO uint32_t PUCRF;        /*!< PWR Pull-Up Control Register of port F,           Address offset: 0x48 */
+  __IO uint32_t PDCRF;        /*!< PWR Pull-Down Control Register of port F,         Address offset: 0x4C */
+} PWR_TypeDef;
+
+/**
+  * @brief Reset and Clock Control
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< RCC Clock Sources Control Register,                                     Address offset: 0x00 */
+  __IO uint32_t ICSCR;       /*!< RCC Internal Clock Sources Calibration Register,                        Address offset: 0x04 */
+  __IO uint32_t CFGR;        /*!< RCC Regulated Domain Clocks Configuration Register,                     Address offset: 0x08 */
+  __IO uint32_t PLLCFGR;     /*!< RCC System PLL configuration Register,                                  Address offset: 0x0C */
+  __IO uint32_t RESERVED0;   /*!< Reserved,                                                               Address offset: 0x10 */
+  __IO uint32_t RESERVED1;   /*!< Reserved,                                                               Address offset: 0x14 */
+  __IO uint32_t CIER;        /*!< RCC Clock Interrupt Enable Register,                                    Address offset: 0x18 */
+  __IO uint32_t CIFR;        /*!< RCC Clock Interrupt Flag Register,                                      Address offset: 0x1C */
+  __IO uint32_t CICR;        /*!< RCC Clock Interrupt Clear Register,                                     Address offset: 0x20 */
+  __IO uint32_t IOPRSTR;     /*!< RCC IO port reset register,                                             Address offset: 0x24 */
+  __IO uint32_t AHBRSTR;     /*!< RCC AHB peripherals reset register,                                     Address offset: 0x28 */
+  __IO uint32_t APBRSTR1;    /*!< RCC APB peripherals reset register 1,                                   Address offset: 0x2C */
+  __IO uint32_t APBRSTR2;    /*!< RCC APB peripherals reset register 2,                                   Address offset: 0x30 */
+  __IO uint32_t IOPENR;      /*!< RCC IO port enable register,                                            Address offset: 0x34 */
+  __IO uint32_t AHBENR;      /*!< RCC AHB peripherals clock enable register,                              Address offset: 0x38 */
+  __IO uint32_t APBENR1;     /*!< RCC APB peripherals clock enable register1,                             Address offset: 0x3C */
+  __IO uint32_t APBENR2;     /*!< RCC APB peripherals clock enable register2,                             Address offset: 0x40 */
+  __IO uint32_t IOPSMENR;    /*!< RCC IO port clocks enable in sleep mode register,                       Address offset: 0x44 */
+  __IO uint32_t AHBSMENR;    /*!< RCC AHB peripheral clocks enable in sleep mode register,                Address offset: 0x48 */
+  __IO uint32_t APBSMENR1;   /*!< RCC APB peripheral clocks enable in sleep mode register1,               Address offset: 0x4C */
+  __IO uint32_t APBSMENR2;   /*!< RCC APB peripheral clocks enable in sleep mode register2,               Address offset: 0x50 */
+  __IO uint32_t CCIPR;       /*!< RCC Peripherals Independent Clocks Configuration Register,              Address offset: 0x54 */
+  __IO uint32_t RESERVED2;   /*!< Reserved,                                                               Address offset: 0x58 */
+  __IO uint32_t BDCR;        /*!< RCC Backup Domain Control Register,                                     Address offset: 0x5C */
+  __IO uint32_t CSR;         /*!< RCC Unregulated Domain Clock Control and Status Register,               Address offset: 0x60 */
+} RCC_TypeDef;
+
+/**
+  * @brief Real-Time Clock
+  */
+typedef struct
+{
+  __IO uint32_t TR;          /*!< RTC time register,                                         Address offset: 0x00 */
+  __IO uint32_t DR;          /*!< RTC date register,                                         Address offset: 0x04 */
+  __IO uint32_t SSR;         /*!< RTC sub second register,                                   Address offset: 0x08 */
+  __IO uint32_t ICSR;        /*!< RTC initialization control and status register,            Address offset: 0x0C */
+  __IO uint32_t PRER;        /*!< RTC prescaler register,                                    Address offset: 0x10 */
+  __IO uint32_t WUTR;        /*!< RTC wakeup timer register,                                 Address offset: 0x14 */
+  __IO uint32_t CR;          /*!< RTC control register,                                      Address offset: 0x18 */
+       uint32_t RESERVED0;   /*!< Reserved                                                   Address offset: 0x1C */
+       uint32_t RESERVED1;   /*!< Reserved                                                   Address offset: 0x20 */
+  __IO uint32_t WPR;         /*!< RTC write protection register,                             Address offset: 0x24 */
+  __IO uint32_t CALR;        /*!< RTC calibration register,                                  Address offset: 0x28 */
+  __IO uint32_t SHIFTR;      /*!< RTC shift control register,                                Address offset: 0x2C */
+  __IO uint32_t TSTR;        /*!< RTC time stamp time register,                              Address offset: 0x30 */
+  __IO uint32_t TSDR;        /*!< RTC time stamp date register,                              Address offset: 0x34 */
+  __IO uint32_t TSSSR;       /*!< RTC time-stamp sub second register,                        Address offset: 0x38 */
+       uint32_t RESERVED2;   /*!< Reserved                                                   Address offset: 0x1C */
+  __IO uint32_t ALRMAR;      /*!< RTC alarm A register,                                      Address offset: 0x40 */
+  __IO uint32_t ALRMASSR;    /*!< RTC alarm A sub second register,                           Address offset: 0x44 */
+  __IO uint32_t ALRMBR;      /*!< RTC alarm B register,                                      Address offset: 0x48 */
+  __IO uint32_t ALRMBSSR;    /*!< RTC alarm B sub second register,                           Address offset: 0x4C */
+  __IO uint32_t SR;          /*!< RTC Status register,                                       Address offset: 0x50 */
+  __IO uint32_t MISR;        /*!< RTC Masked Interrupt Status register,                      Address offset: 0x54 */
+       uint32_t RESERVED3;   /*!< Reserved                                                   Address offset: 0x58 */
+  __IO uint32_t SCR;         /*!< RTC Status Clear register,                                 Address offset: 0x5C */
+  __IO uint32_t OR;          /*!< RTC option register,                                       Address offset: 0x60 */
+} RTC_TypeDef;
+
+/**
+  * @brief Tamper and backup registers
+  */
+typedef struct
+{
+  __IO uint32_t CR1;            /*!< TAMP configuration register 1,                             Address offset: 0x00 */
+  __IO uint32_t CR2;            /*!< TAMP configuration register 2,                             Address offset: 0x04 */
+       uint32_t RESERVED0;      /*!< Reserved                                                   Address offset: 0x08 */
+  __IO uint32_t FLTCR;          /*!< Reserved                                                   Address offset: 0x0C */
+       uint32_t RESERVED1[7];   /*!< Reserved                                                   Address offset: 0x10 -- 0x28 */
+  __IO uint32_t IER;            /*!< TAMP Interrupt enable register,                            Address offset: 0x2C */
+  __IO uint32_t SR;             /*!< TAMP Status register,                                      Address offset: 0x30 */
+  __IO uint32_t MISR;           /*!< TAMP Masked Interrupt Status register,                     Address offset: 0x34 */
+       uint32_t RESERVED2;      /*!< Reserved                                                   Address offset: 0x38 */
+  __IO uint32_t SCR;            /*!< TAMP Status clear register,                                Address offset: 0x3C */
+       uint32_t RESERVED3[48];  /*!< Reserved                                                   Address offset: 0x54 -- 0xFC */
+  __IO uint32_t BKP0R;          /*!< TAMP backup register 0,                                    Address offset: 0x100 */
+  __IO uint32_t BKP1R;          /*!< TAMP backup register 1,                                    Address offset: 0x104 */
+  __IO uint32_t BKP2R;          /*!< TAMP backup register 2,                                    Address offset: 0x108 */
+  __IO uint32_t BKP3R;          /*!< TAMP backup register 3,                                    Address offset: 0x10C */
+  __IO uint32_t BKP4R;          /*!< TAMP backup register 4,                                    Address offset: 0x110 */
+} TAMP_TypeDef;
+
+  /**
+  * @brief Serial Peripheral Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;      /*!< SPI Control register 1 (not used in I2S mode),       Address offset: 0x00 */
+  __IO uint32_t CR2;      /*!< SPI Control register 2,                              Address offset: 0x04 */
+  __IO uint32_t SR;       /*!< SPI Status register,                                 Address offset: 0x08 */
+  __IO uint32_t DR;       /*!< SPI data register,                                   Address offset: 0x0C */
+  __IO uint32_t CRCPR;    /*!< SPI CRC polynomial register (not used in I2S mode),  Address offset: 0x10 */
+  __IO uint32_t RXCRCR;   /*!< SPI Rx CRC register (not used in I2S mode),          Address offset: 0x14 */
+  __IO uint32_t TXCRCR;   /*!< SPI Tx CRC register (not used in I2S mode),          Address offset: 0x18 */
+  __IO uint32_t I2SCFGR;  /*!< SPI_I2S configuration register,                      Address offset: 0x1C */
+  __IO uint32_t I2SPR;    /*!< SPI_I2S prescaler register,                          Address offset: 0x20 */
+} SPI_TypeDef;
+
+/**
+  * @brief System configuration controller
+  */
+typedef struct
+{
+  __IO uint32_t CFGR1;          /*!< SYSCFG configuration register 1,                   Address offset: 0x00 */
+       uint32_t RESERVED0[5];   /*!< Reserved,                                                   0x04 --0x14 */
+  __IO uint32_t CFGR2;          /*!< SYSCFG configuration register 2,                   Address offset: 0x18 */
+       uint32_t RESERVED1[25];  /*!< Reserved                                                           0x1C */
+  __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register,             Address offset: 0x80 */
+} SYSCFG_TypeDef;
+
+/**
+  * @brief TIM
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< TIM control register 1,                   Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< TIM control register 2,                   Address offset: 0x04 */
+  __IO uint32_t SMCR;        /*!< TIM slave mode control register,          Address offset: 0x08 */
+  __IO uint32_t DIER;        /*!< TIM DMA/interrupt enable register,        Address offset: 0x0C */
+  __IO uint32_t SR;          /*!< TIM status register,                      Address offset: 0x10 */
+  __IO uint32_t EGR;         /*!< TIM event generation register,            Address offset: 0x14 */
+  __IO uint32_t CCMR1;       /*!< TIM capture/compare mode register 1,      Address offset: 0x18 */
+  __IO uint32_t CCMR2;       /*!< TIM capture/compare mode register 2,      Address offset: 0x1C */
+  __IO uint32_t CCER;        /*!< TIM capture/compare enable register,      Address offset: 0x20 */
+  __IO uint32_t CNT;         /*!< TIM counter register,                     Address offset: 0x24 */
+  __IO uint32_t PSC;         /*!< TIM prescaler register,                   Address offset: 0x28 */
+  __IO uint32_t ARR;         /*!< TIM auto-reload register,                 Address offset: 0x2C */
+  __IO uint32_t RCR;         /*!< TIM repetition counter register,          Address offset: 0x30 */
+  __IO uint32_t CCR1;        /*!< TIM capture/compare register 1,           Address offset: 0x34 */
+  __IO uint32_t CCR2;        /*!< TIM capture/compare register 2,           Address offset: 0x38 */
+  __IO uint32_t CCR3;        /*!< TIM capture/compare register 3,           Address offset: 0x3C */
+  __IO uint32_t CCR4;        /*!< TIM capture/compare register 4,           Address offset: 0x40 */
+  __IO uint32_t BDTR;        /*!< TIM break and dead-time register,         Address offset: 0x44 */
+  __IO uint32_t DCR;         /*!< TIM DMA control register,                 Address offset: 0x48 */
+  __IO uint32_t DMAR;        /*!< TIM DMA address for full transfer,        Address offset: 0x4C */
+  __IO uint32_t OR1;         /*!< TIM option register,                      Address offset: 0x50 */
+  __IO uint32_t CCMR3;       /*!< TIM capture/compare mode register 3,      Address offset: 0x54 */
+  __IO uint32_t CCR5;        /*!< TIM capture/compare register5,            Address offset: 0x58 */
+  __IO uint32_t CCR6;        /*!< TIM capture/compare register6,            Address offset: 0x5C */
+  __IO uint32_t AF1;         /*!< TIM alternate function register 1,        Address offset: 0x60 */
+  __IO uint32_t AF2;         /*!< TIM alternate function register 2,        Address offset: 0x64 */
+  __IO uint32_t TISEL;       /*!< TIM Input Selection register,             Address offset: 0x68 */
+} TIM_TypeDef;
+
+/**
+  * @brief Universal Synchronous Asynchronous Receiver Transmitter
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< USART Control register 1,                 Address offset: 0x00  */
+  __IO uint32_t CR2;         /*!< USART Control register 2,                 Address offset: 0x04  */
+  __IO uint32_t CR3;         /*!< USART Control register 3,                 Address offset: 0x08  */
+  __IO uint32_t BRR;         /*!< USART Baud rate register,                 Address offset: 0x0C  */
+  __IO uint32_t GTPR;        /*!< USART Guard time and prescaler register,  Address offset: 0x10  */
+  __IO uint32_t RTOR;        /*!< USART Receiver Time Out register,         Address offset: 0x14  */
+  __IO uint32_t RQR;         /*!< USART Request register,                   Address offset: 0x18  */
+  __IO uint32_t ISR;         /*!< USART Interrupt and status register,      Address offset: 0x1C  */
+  __IO uint32_t ICR;         /*!< USART Interrupt flag Clear register,      Address offset: 0x20  */
+  __IO uint32_t RDR;         /*!< USART Receive Data register,              Address offset: 0x24  */
+  __IO uint32_t TDR;         /*!< USART Transmit Data register,             Address offset: 0x28  */
+  __IO uint32_t PRESC;       /*!< USART Prescaler register,                 Address offset: 0x2C  */
+} USART_TypeDef;
+
+/**
+  * @brief VREFBUF
+  */
+typedef struct
+{
+  __IO uint32_t CSR;         /*!< VREFBUF control and status register,         Address offset: 0x00 */
+  __IO uint32_t CCR;         /*!< VREFBUF calibration and control register,    Address offset: 0x04 */
+} VREFBUF_TypeDef;
+
+/**
+  * @brief Window WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< WWDG Control register,       Address offset: 0x00 */
+  __IO uint32_t CFR;         /*!< WWDG Configuration register, Address offset: 0x04 */
+  __IO uint32_t SR;          /*!< WWDG Status register,        Address offset: 0x08 */
+} WWDG_TypeDef;
+
+/**
+  * @brief AES hardware accelerator
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< AES control register,                        Address offset: 0x00 */
+  __IO uint32_t SR;          /*!< AES status register,                         Address offset: 0x04 */
+  __IO uint32_t DINR;        /*!< AES data input register,                     Address offset: 0x08 */
+  __IO uint32_t DOUTR;       /*!< AES data output register,                    Address offset: 0x0C */
+  __IO uint32_t KEYR0;       /*!< AES key register 0,                          Address offset: 0x10 */
+  __IO uint32_t KEYR1;       /*!< AES key register 1,                          Address offset: 0x14 */
+  __IO uint32_t KEYR2;       /*!< AES key register 2,                          Address offset: 0x18 */
+  __IO uint32_t KEYR3;       /*!< AES key register 3,                          Address offset: 0x1C */
+  __IO uint32_t IVR0;        /*!< AES initialization vector register 0,        Address offset: 0x20 */
+  __IO uint32_t IVR1;        /*!< AES initialization vector register 1,        Address offset: 0x24 */
+  __IO uint32_t IVR2;        /*!< AES initialization vector register 2,        Address offset: 0x28 */
+  __IO uint32_t IVR3;        /*!< AES initialization vector register 3,        Address offset: 0x2C */
+  __IO uint32_t KEYR4;       /*!< AES key register 4,                          Address offset: 0x30 */
+  __IO uint32_t KEYR5;       /*!< AES key register 5,                          Address offset: 0x34 */
+  __IO uint32_t KEYR6;       /*!< AES key register 6,                          Address offset: 0x38 */
+  __IO uint32_t KEYR7;       /*!< AES key register 7,                          Address offset: 0x3C */
+  __IO uint32_t SUSP0R;      /*!< AES Suspend register 0,                      Address offset: 0x40 */
+  __IO uint32_t SUSP1R;      /*!< AES Suspend register 1,                      Address offset: 0x44 */
+  __IO uint32_t SUSP2R;      /*!< AES Suspend register 2,                      Address offset: 0x48 */
+  __IO uint32_t SUSP3R;      /*!< AES Suspend register 3,                      Address offset: 0x4C */
+  __IO uint32_t SUSP4R;      /*!< AES Suspend register 4,                      Address offset: 0x50 */
+  __IO uint32_t SUSP5R;      /*!< AES Suspend register 5,                      Address offset: 0x54 */
+  __IO uint32_t SUSP6R;      /*!< AES Suspend register 6,                      Address offset: 0x58 */
+  __IO uint32_t SUSP7R;      /*!< AES Suspend register 7,                      Address offset: 0x5C */
+} AES_TypeDef;
+
+/**
+  * @brief RNG
+  */
+typedef struct
+{
+  __IO uint32_t CR;  /*!< RNG control register, Address offset: 0x00 */
+  __IO uint32_t SR;  /*!< RNG status register,  Address offset: 0x04 */
+  __IO uint32_t DR;  /*!< RNG data register,    Address offset: 0x08 */
+} RNG_TypeDef;
+
+
+/**
+  * @brief UCPD
+  */
+typedef struct
+{
+  __IO uint32_t CFG1;          /*!< UCPD configuration register 1,             Address offset: 0x00 */
+  __IO uint32_t CFG2;          /*!< UCPD configuration register 2,             Address offset: 0x04 */
+  __IO uint32_t RESERVED0;     /*!< UCPD reserved register,                    Address offset: 0x08 */
+  __IO uint32_t CR;            /*!< UCPD control register,                     Address offset: 0x0C */
+  __IO uint32_t IMR;           /*!< UCPD interrupt mask register,              Address offset: 0x10 */
+  __IO uint32_t SR;            /*!< UCPD status register,                      Address offset: 0x14 */
+  __IO uint32_t ICR;           /*!< UCPD interrupt flag clear register         Address offset: 0x18 */
+  __IO uint32_t TX_ORDSET;     /*!< UCPD Tx ordered set type register,         Address offset: 0x1C */
+  __IO uint32_t TX_PAYSZ;      /*!< UCPD Tx payload size register,             Address offset: 0x20 */
+  __IO uint32_t TXDR;          /*!< UCPD Tx data register,                     Address offset: 0x24 */
+  __IO uint32_t RX_ORDSET;     /*!< UCPD Rx ordered set type register,         Address offset: 0x28 */
+  __IO uint32_t RX_PAYSZ;      /*!< UCPD Rx payload size register,             Address offset: 0x2C */
+  __IO uint32_t RXDR;          /*!< UCPD Rx data register,                     Address offset: 0x30 */
+  __IO uint32_t RX_ORDEXT1;    /*!< UCPD Rx ordered set extension 1 register,  Address offset: 0x34 */
+  __IO uint32_t RX_ORDEXT2;    /*!< UCPD Rx ordered set extension 2 register,  Address offset: 0x38 */
+
+} UCPD_TypeDef;
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_memory_map
+  * @{
+  */
+#define FLASH_BASE            (0x08000000UL)  /*!< FLASH base address */
+#define SRAM_BASE             (0x20000000UL)  /*!< SRAM base address */
+#define PERIPH_BASE           (0x40000000UL)  /*!< Peripheral base address */
+#define IOPORT_BASE           (0x50000000UL)  /*!< IOPORT base address */
+#define SRAM_SIZE_MAX         (0x00008000UL)  /*!< maximum SRAM size (up to 32 KBytes) */
+
+#define FLASH_SIZE            (((*((uint32_t *)FLASHSIZE_BASE)) & (0x00FFU)) << 10U)
+
+/*!< Peripheral memory map */
+#define APBPERIPH_BASE        (PERIPH_BASE)
+#define AHBPERIPH_BASE        (PERIPH_BASE + 0x00020000UL)
+
+/*!< APB peripherals */
+
+#define TIM2_BASE             (APBPERIPH_BASE + 0UL)
+#define TIM3_BASE             (APBPERIPH_BASE + 0x00000400UL)
+#define TIM6_BASE             (APBPERIPH_BASE + 0x00001000UL)
+#define TIM7_BASE             (APBPERIPH_BASE + 0x00001400UL)
+#define TIM14_BASE            (APBPERIPH_BASE + 0x00002000UL)
+#define RTC_BASE              (APBPERIPH_BASE + 0x00002800UL)
+#define WWDG_BASE             (APBPERIPH_BASE + 0x00002C00UL)
+#define IWDG_BASE             (APBPERIPH_BASE + 0x00003000UL)
+#define SPI2_BASE             (APBPERIPH_BASE + 0x00003800UL)
+#define USART2_BASE           (APBPERIPH_BASE + 0x00004400UL)
+#define USART3_BASE           (APBPERIPH_BASE + 0x00004800UL)
+#define USART4_BASE           (APBPERIPH_BASE + 0x00004C00UL)
+#define I2C1_BASE             (APBPERIPH_BASE + 0x00005400UL)
+#define I2C2_BASE             (APBPERIPH_BASE + 0x00005800UL)
+#define PWR_BASE              (APBPERIPH_BASE + 0x00007000UL)
+#define DAC1_BASE             (APBPERIPH_BASE + 0x00007400UL)
+#define DAC_BASE              (APBPERIPH_BASE + 0x00007400UL) /* Kept for legacy purpose */
+#define CEC_BASE              (APBPERIPH_BASE + 0x00007800UL)
+#define LPTIM1_BASE           (APBPERIPH_BASE + 0x00007C00UL)
+#define LPUART1_BASE          (APBPERIPH_BASE + 0x00008000UL)
+#define LPTIM2_BASE           (APBPERIPH_BASE + 0x00009400UL)
+#define UCPD1_BASE            (APBPERIPH_BASE + 0x0000A000UL)
+#define UCPD2_BASE            (APBPERIPH_BASE + 0x0000A400UL)
+#define TAMP_BASE             (APBPERIPH_BASE + 0x0000B000UL)
+#define SYSCFG_BASE           (APBPERIPH_BASE + 0x00010000UL)
+#define VREFBUF_BASE          (APBPERIPH_BASE + 0x00010030UL)
+#define COMP1_BASE            (SYSCFG_BASE + 0x0200UL)
+#define COMP2_BASE            (SYSCFG_BASE + 0x0204UL)
+#define ADC1_BASE             (APBPERIPH_BASE + 0x00012400UL)
+#define ADC1_COMMON_BASE      (APBPERIPH_BASE + 0x00012708UL)
+#define ADC_BASE              (ADC1_COMMON_BASE) /* Kept for legacy purpose */
+#define TIM1_BASE             (APBPERIPH_BASE + 0x00012C00UL)
+#define SPI1_BASE             (APBPERIPH_BASE + 0x00013000UL)
+#define USART1_BASE           (APBPERIPH_BASE + 0x00013800UL)
+#define TIM15_BASE            (APBPERIPH_BASE + 0x00014000UL)
+#define TIM16_BASE            (APBPERIPH_BASE + 0x00014400UL)
+#define TIM17_BASE            (APBPERIPH_BASE + 0x00014800UL)
+#define DBG_BASE              (APBPERIPH_BASE + 0x00015800UL)
+
+
+/*!< AHB peripherals */
+#define DMA1_BASE             (AHBPERIPH_BASE)
+#define DMAMUX1_BASE          (AHBPERIPH_BASE + 0x00000800UL)
+#define RCC_BASE              (AHBPERIPH_BASE + 0x00001000UL)
+#define EXTI_BASE             (AHBPERIPH_BASE + 0x00001800UL)
+#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x00002000UL)
+#define CRC_BASE              (AHBPERIPH_BASE + 0x00003000UL)
+
+#define RNG_BASE              (AHBPERIPH_BASE + 0x00005000UL)
+#define AES_BASE              (AHBPERIPH_BASE + 0x00006000UL)
+
+#define DMA1_Channel1_BASE    (DMA1_BASE + 0x00000008UL)
+#define DMA1_Channel2_BASE    (DMA1_BASE + 0x0000001CUL)
+#define DMA1_Channel3_BASE    (DMA1_BASE + 0x00000030UL)
+#define DMA1_Channel4_BASE    (DMA1_BASE + 0x00000044UL)
+#define DMA1_Channel5_BASE    (DMA1_BASE + 0x00000058UL)
+#define DMA1_Channel6_BASE    (DMA1_BASE + 0x0000006CUL)
+#define DMA1_Channel7_BASE    (DMA1_BASE + 0x00000080UL)
+
+#define DMAMUX1_Channel0_BASE    (DMAMUX1_BASE)
+#define DMAMUX1_Channel1_BASE    (DMAMUX1_BASE + 0x00000004UL)
+#define DMAMUX1_Channel2_BASE    (DMAMUX1_BASE + 0x00000008UL)
+#define DMAMUX1_Channel3_BASE    (DMAMUX1_BASE + 0x0000000CUL)
+#define DMAMUX1_Channel4_BASE    (DMAMUX1_BASE + 0x00000010UL)
+#define DMAMUX1_Channel5_BASE    (DMAMUX1_BASE + 0x00000014UL)
+#define DMAMUX1_Channel6_BASE    (DMAMUX1_BASE + 0x00000018UL)
+
+#define DMAMUX1_RequestGenerator0_BASE  (DMAMUX1_BASE + 0x00000100UL)
+#define DMAMUX1_RequestGenerator1_BASE  (DMAMUX1_BASE + 0x00000104UL)
+#define DMAMUX1_RequestGenerator2_BASE  (DMAMUX1_BASE + 0x00000108UL)
+#define DMAMUX1_RequestGenerator3_BASE  (DMAMUX1_BASE + 0x0000010CUL)
+
+#define DMAMUX1_ChannelStatus_BASE      (DMAMUX1_BASE + 0x00000080UL)
+#define DMAMUX1_RequestGenStatus_BASE   (DMAMUX1_BASE + 0x00000140UL)
+
+/*!< IOPORT */
+#define GPIOA_BASE            (IOPORT_BASE + 0x00000000UL)
+#define GPIOB_BASE            (IOPORT_BASE + 0x00000400UL)
+#define GPIOC_BASE            (IOPORT_BASE + 0x00000800UL)
+#define GPIOD_BASE            (IOPORT_BASE + 0x00000C00UL)
+#define GPIOF_BASE            (IOPORT_BASE + 0x00001400UL)
+
+/*!< Device Electronic Signature */
+#define PACKAGE_BASE          (0x1FFF7500UL)        /*!< Package data register base address     */
+#define UID_BASE              (0x1FFF7590UL)        /*!< Unique device ID register base address */
+#define FLASHSIZE_BASE        (0x1FFF75E0UL)        /*!< Flash size data register base address  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_declaration
+  * @{
+  */
+#define TIM2                ((TIM_TypeDef *) TIM2_BASE)
+#define TIM3                ((TIM_TypeDef *) TIM3_BASE)
+#define TIM6                ((TIM_TypeDef *) TIM6_BASE)
+#define TIM7                ((TIM_TypeDef *) TIM7_BASE)
+#define TIM14               ((TIM_TypeDef *) TIM14_BASE)
+#define RTC                 ((RTC_TypeDef *) RTC_BASE)
+#define TAMP                ((TAMP_TypeDef *) TAMP_BASE)
+#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)
+#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)
+#define SPI2                ((SPI_TypeDef *) SPI2_BASE)
+#define USART2              ((USART_TypeDef *) USART2_BASE)
+#define USART3              ((USART_TypeDef *) USART3_BASE)
+#define USART4              ((USART_TypeDef *) USART4_BASE)
+#define I2C1                ((I2C_TypeDef *) I2C1_BASE)
+#define I2C2                ((I2C_TypeDef *) I2C2_BASE)
+#define LPTIM1              ((LPTIM_TypeDef *) LPTIM1_BASE)
+#define PWR                 ((PWR_TypeDef *) PWR_BASE)
+#define RCC                 ((RCC_TypeDef *) RCC_BASE)
+#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)
+#define DAC1                ((DAC_TypeDef *) DAC1_BASE)
+#define DAC                 ((DAC_TypeDef *) DAC_BASE) /* Kept for legacy purpose */
+#define LPUART1             ((USART_TypeDef *) LPUART1_BASE)
+#define LPTIM2              ((LPTIM_TypeDef *) LPTIM2_BASE)
+#define CEC                 ((CEC_TypeDef *) CEC_BASE)
+#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)
+#define VREFBUF             ((VREFBUF_TypeDef *) VREFBUF_BASE)
+#define COMP1               ((COMP_TypeDef *) COMP1_BASE)
+#define COMP2               ((COMP_TypeDef *) COMP2_BASE)
+#define COMP12_COMMON       ((COMP_Common_TypeDef *) COMP1_BASE)
+#define TIM1                ((TIM_TypeDef *) TIM1_BASE)
+#define SPI1                ((SPI_TypeDef *) SPI1_BASE)
+#define USART1              ((USART_TypeDef *) USART1_BASE)
+#define TIM15               ((TIM_TypeDef *) TIM15_BASE)
+#define TIM16               ((TIM_TypeDef *) TIM16_BASE)
+#define TIM17               ((TIM_TypeDef *) TIM17_BASE)
+#define DMA1                ((DMA_TypeDef *) DMA1_BASE)
+#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)
+#define CRC                 ((CRC_TypeDef *) CRC_BASE)
+#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)
+#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)
+#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)
+#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)
+#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)
+#define ADC1                ((ADC_TypeDef *) ADC1_BASE)
+#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC1_COMMON_BASE)
+#define ADC                 (ADC1_COMMON) /* Kept for legacy purpose */
+
+#define AES                 ((AES_TypeDef *) AES_BASE)
+#define AES1                ((AES_TypeDef *) AES_BASE)
+#define RNG                 ((RNG_TypeDef *) RNG_BASE)
+
+#define UCPD1               ((UCPD_TypeDef *) UCPD1_BASE)
+#define UCPD2               ((UCPD_TypeDef *) UCPD2_BASE)
+
+#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
+#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
+#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
+#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
+#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
+#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
+#define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
+#define DMAMUX1                ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE)
+#define DMAMUX1_Channel0       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE)
+#define DMAMUX1_Channel1       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE)
+#define DMAMUX1_Channel2       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE)
+#define DMAMUX1_Channel3       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE)
+#define DMAMUX1_Channel4       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE)
+#define DMAMUX1_Channel5       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE)
+#define DMAMUX1_Channel6       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE)
+
+#define DMAMUX1_RequestGenerator0  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE)
+#define DMAMUX1_RequestGenerator1  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE)
+#define DMAMUX1_RequestGenerator2  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE)
+#define DMAMUX1_RequestGenerator3  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE)
+
+#define DMAMUX1_ChannelStatus      ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE)
+#define DMAMUX1_RequestGenStatus   ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE)
+
+#define DBG              ((DBG_TypeDef *) DBG_BASE)
+
+/**
+  * @}
+  */
+
+/** @addtogroup Exported_constants
+  * @{
+  */
+
+  /** @addtogroup Hardware_Constant_Definition
+    * @{
+    */
+#define LSI_STARTUP_TIME 130U /*!< LSI Maximum startup time in us */
+
+  /**
+    * @}
+    */
+
+  /** @addtogroup Peripheral_Registers_Bits_Definition
+  * @{
+  */
+
+/******************************************************************************/
+/*                         Peripheral Registers Bits Definition               */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Analog to Digital Converter (ADC)                     */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for ADC_ISR register  *******************/
+#define ADC_ISR_ADRDY_Pos              (0U)
+#define ADC_ISR_ADRDY_Msk              (0x1UL << ADC_ISR_ADRDY_Pos)            /*!< 0x00000001 */
+#define ADC_ISR_ADRDY                  ADC_ISR_ADRDY_Msk                       /*!< ADC ready flag */
+#define ADC_ISR_EOSMP_Pos              (1U)
+#define ADC_ISR_EOSMP_Msk              (0x1UL << ADC_ISR_EOSMP_Pos)            /*!< 0x00000002 */
+#define ADC_ISR_EOSMP                  ADC_ISR_EOSMP_Msk                       /*!< ADC group regular end of sampling flag */
+#define ADC_ISR_EOC_Pos                (2U)
+#define ADC_ISR_EOC_Msk                (0x1UL << ADC_ISR_EOC_Pos)              /*!< 0x00000004 */
+#define ADC_ISR_EOC                    ADC_ISR_EOC_Msk                         /*!< ADC group regular end of unitary conversion flag */
+#define ADC_ISR_EOS_Pos                (3U)
+#define ADC_ISR_EOS_Msk                (0x1UL << ADC_ISR_EOS_Pos)              /*!< 0x00000008 */
+#define ADC_ISR_EOS                    ADC_ISR_EOS_Msk                         /*!< ADC group regular end of sequence conversions flag */
+#define ADC_ISR_OVR_Pos                (4U)
+#define ADC_ISR_OVR_Msk                (0x1UL << ADC_ISR_OVR_Pos)              /*!< 0x00000010 */
+#define ADC_ISR_OVR                    ADC_ISR_OVR_Msk                         /*!< ADC group regular overrun flag */
+#define ADC_ISR_AWD1_Pos               (7U)
+#define ADC_ISR_AWD1_Msk               (0x1UL << ADC_ISR_AWD1_Pos)             /*!< 0x00000080 */
+#define ADC_ISR_AWD1                   ADC_ISR_AWD1_Msk                        /*!< ADC analog watchdog 1 flag */
+#define ADC_ISR_AWD2_Pos               (8U)
+#define ADC_ISR_AWD2_Msk               (0x1UL << ADC_ISR_AWD2_Pos)             /*!< 0x00000100 */
+#define ADC_ISR_AWD2                   ADC_ISR_AWD2_Msk                        /*!< ADC analog watchdog 2 flag */
+#define ADC_ISR_AWD3_Pos               (9U)
+#define ADC_ISR_AWD3_Msk               (0x1UL << ADC_ISR_AWD3_Pos)             /*!< 0x00000200 */
+#define ADC_ISR_AWD3                   ADC_ISR_AWD3_Msk                        /*!< ADC analog watchdog 3 flag */
+#define ADC_ISR_EOCAL_Pos              (11U)
+#define ADC_ISR_EOCAL_Msk              (0x1UL << ADC_ISR_EOCAL_Pos)            /*!< 0x00000800 */
+#define ADC_ISR_EOCAL                  ADC_ISR_EOCAL_Msk                       /*!< ADC end of calibration flag */
+#define ADC_ISR_CCRDY_Pos              (13U)
+#define ADC_ISR_CCRDY_Msk              (0x1UL << ADC_ISR_CCRDY_Pos)            /*!< 0x00002000 */
+#define ADC_ISR_CCRDY                  ADC_ISR_CCRDY_Msk                       /*!< ADC channel configuration ready flag */
+
+/* Legacy defines */
+#define ADC_ISR_EOSEQ           (ADC_ISR_EOS)
+
+/********************  Bit definition for ADC_IER register  *******************/
+#define ADC_IER_ADRDYIE_Pos            (0U)
+#define ADC_IER_ADRDYIE_Msk            (0x1UL << ADC_IER_ADRDYIE_Pos)          /*!< 0x00000001 */
+#define ADC_IER_ADRDYIE                ADC_IER_ADRDYIE_Msk                     /*!< ADC ready interrupt */
+#define ADC_IER_EOSMPIE_Pos            (1U)
+#define ADC_IER_EOSMPIE_Msk            (0x1UL << ADC_IER_EOSMPIE_Pos)          /*!< 0x00000002 */
+#define ADC_IER_EOSMPIE                ADC_IER_EOSMPIE_Msk                     /*!< ADC group regular end of sampling interrupt */
+#define ADC_IER_EOCIE_Pos              (2U)
+#define ADC_IER_EOCIE_Msk              (0x1UL << ADC_IER_EOCIE_Pos)            /*!< 0x00000004 */
+#define ADC_IER_EOCIE                  ADC_IER_EOCIE_Msk                       /*!< ADC group regular end of unitary conversion interrupt */
+#define ADC_IER_EOSIE_Pos              (3U)
+#define ADC_IER_EOSIE_Msk              (0x1UL << ADC_IER_EOSIE_Pos)            /*!< 0x00000008 */
+#define ADC_IER_EOSIE                  ADC_IER_EOSIE_Msk                       /*!< ADC group regular end of sequence conversions interrupt */
+#define ADC_IER_OVRIE_Pos              (4U)
+#define ADC_IER_OVRIE_Msk              (0x1UL << ADC_IER_OVRIE_Pos)            /*!< 0x00000010 */
+#define ADC_IER_OVRIE                  ADC_IER_OVRIE_Msk                       /*!< ADC group regular overrun interrupt */
+#define ADC_IER_AWD1IE_Pos             (7U)
+#define ADC_IER_AWD1IE_Msk             (0x1UL << ADC_IER_AWD1IE_Pos)           /*!< 0x00000080 */
+#define ADC_IER_AWD1IE                 ADC_IER_AWD1IE_Msk                      /*!< ADC analog watchdog 1 interrupt */
+#define ADC_IER_AWD2IE_Pos             (8U)
+#define ADC_IER_AWD2IE_Msk             (0x1UL << ADC_IER_AWD2IE_Pos)           /*!< 0x00000100 */
+#define ADC_IER_AWD2IE                 ADC_IER_AWD2IE_Msk                      /*!< ADC analog watchdog 2 interrupt */
+#define ADC_IER_AWD3IE_Pos             (9U)
+#define ADC_IER_AWD3IE_Msk             (0x1UL << ADC_IER_AWD3IE_Pos)           /*!< 0x00000200 */
+#define ADC_IER_AWD3IE                 ADC_IER_AWD3IE_Msk                      /*!< ADC analog watchdog 3 interrupt */
+#define ADC_IER_EOCALIE_Pos            (11U)
+#define ADC_IER_EOCALIE_Msk            (0x1UL << ADC_IER_EOCALIE_Pos)          /*!< 0x00000800 */
+#define ADC_IER_EOCALIE                ADC_IER_EOCALIE_Msk                     /*!< ADC end of calibration interrupt */
+#define ADC_IER_CCRDYIE_Pos            (13U)
+#define ADC_IER_CCRDYIE_Msk            (0x1UL << ADC_IER_CCRDYIE_Pos)          /*!< 0x00002000 */
+#define ADC_IER_CCRDYIE                ADC_IER_CCRDYIE_Msk                     /*!< ADC channel configuration ready interrupt */
+
+/* Legacy defines */
+#define ADC_IER_EOSEQIE           (ADC_IER_EOSIE)
+
+/********************  Bit definition for ADC_CR register  ********************/
+#define ADC_CR_ADEN_Pos                (0U)
+#define ADC_CR_ADEN_Msk                (0x1UL << ADC_CR_ADEN_Pos)              /*!< 0x00000001 */
+#define ADC_CR_ADEN                    ADC_CR_ADEN_Msk                         /*!< ADC enable */
+#define ADC_CR_ADDIS_Pos               (1U)
+#define ADC_CR_ADDIS_Msk               (0x1UL << ADC_CR_ADDIS_Pos)             /*!< 0x00000002 */
+#define ADC_CR_ADDIS                   ADC_CR_ADDIS_Msk                        /*!< ADC disable */
+#define ADC_CR_ADSTART_Pos             (2U)
+#define ADC_CR_ADSTART_Msk             (0x1UL << ADC_CR_ADSTART_Pos)           /*!< 0x00000004 */
+#define ADC_CR_ADSTART                 ADC_CR_ADSTART_Msk                      /*!< ADC group regular conversion start */
+#define ADC_CR_ADSTP_Pos               (4U)
+#define ADC_CR_ADSTP_Msk               (0x1UL << ADC_CR_ADSTP_Pos)             /*!< 0x00000010 */
+#define ADC_CR_ADSTP                   ADC_CR_ADSTP_Msk                        /*!< ADC group regular conversion stop */
+#define ADC_CR_ADVREGEN_Pos            (28U)
+#define ADC_CR_ADVREGEN_Msk            (0x1UL << ADC_CR_ADVREGEN_Pos)          /*!< 0x10000000 */
+#define ADC_CR_ADVREGEN                ADC_CR_ADVREGEN_Msk                     /*!< ADC voltage regulator enable */
+#define ADC_CR_ADCAL_Pos               (31U)
+#define ADC_CR_ADCAL_Msk               (0x1UL << ADC_CR_ADCAL_Pos)             /*!< 0x80000000 */
+#define ADC_CR_ADCAL                   ADC_CR_ADCAL_Msk                        /*!< ADC calibration */
+
+/********************  Bit definition for ADC_CFGR1 register  *****************/
+#define ADC_CFGR1_DMAEN_Pos            (0U)
+#define ADC_CFGR1_DMAEN_Msk            (0x1UL << ADC_CFGR1_DMAEN_Pos)          /*!< 0x00000001 */
+#define ADC_CFGR1_DMAEN                ADC_CFGR1_DMAEN_Msk                     /*!< ADC DMA transfer enable */
+#define ADC_CFGR1_DMACFG_Pos           (1U)
+#define ADC_CFGR1_DMACFG_Msk           (0x1UL << ADC_CFGR1_DMACFG_Pos)         /*!< 0x00000002 */
+#define ADC_CFGR1_DMACFG               ADC_CFGR1_DMACFG_Msk                    /*!< ADC DMA transfer configuration */
+
+#define ADC_CFGR1_SCANDIR_Pos          (2U)
+#define ADC_CFGR1_SCANDIR_Msk          (0x1UL << ADC_CFGR1_SCANDIR_Pos)        /*!< 0x00000004 */
+#define ADC_CFGR1_SCANDIR              ADC_CFGR1_SCANDIR_Msk                   /*!< ADC group regular sequencer scan direction */
+
+#define ADC_CFGR1_RES_Pos              (3U)
+#define ADC_CFGR1_RES_Msk              (0x3UL << ADC_CFGR1_RES_Pos)            /*!< 0x00000018 */
+#define ADC_CFGR1_RES                  ADC_CFGR1_RES_Msk                       /*!< ADC data resolution */
+#define ADC_CFGR1_RES_0                (0x1U << ADC_CFGR1_RES_Pos)             /*!< 0x00000008 */
+#define ADC_CFGR1_RES_1                (0x2U << ADC_CFGR1_RES_Pos)             /*!< 0x00000010 */
+
+#define ADC_CFGR1_ALIGN_Pos            (5U)
+#define ADC_CFGR1_ALIGN_Msk            (0x1UL << ADC_CFGR1_ALIGN_Pos)          /*!< 0x00000020 */
+#define ADC_CFGR1_ALIGN                ADC_CFGR1_ALIGN_Msk                     /*!< ADC data alignment */
+
+#define ADC_CFGR1_EXTSEL_Pos           (6U)
+#define ADC_CFGR1_EXTSEL_Msk           (0x7UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x000001C0 */
+#define ADC_CFGR1_EXTSEL               ADC_CFGR1_EXTSEL_Msk                    /*!< ADC group regular external trigger source */
+#define ADC_CFGR1_EXTSEL_0             (0x1UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000040 */
+#define ADC_CFGR1_EXTSEL_1             (0x2UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000080 */
+#define ADC_CFGR1_EXTSEL_2             (0x4UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000100 */
+
+#define ADC_CFGR1_EXTEN_Pos            (10U)
+#define ADC_CFGR1_EXTEN_Msk            (0x3UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000C00 */
+#define ADC_CFGR1_EXTEN                ADC_CFGR1_EXTEN_Msk                     /*!< ADC group regular external trigger polarity */
+#define ADC_CFGR1_EXTEN_0              (0x1UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000400 */
+#define ADC_CFGR1_EXTEN_1              (0x2UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000800 */
+
+#define ADC_CFGR1_OVRMOD_Pos           (12U)
+#define ADC_CFGR1_OVRMOD_Msk           (0x1UL << ADC_CFGR1_OVRMOD_Pos)         /*!< 0x00001000 */
+#define ADC_CFGR1_OVRMOD               ADC_CFGR1_OVRMOD_Msk                    /*!< ADC group regular overrun configuration */
+#define ADC_CFGR1_CONT_Pos             (13U)
+#define ADC_CFGR1_CONT_Msk             (0x1UL << ADC_CFGR1_CONT_Pos)           /*!< 0x00002000 */
+#define ADC_CFGR1_CONT                 ADC_CFGR1_CONT_Msk                      /*!< ADC group regular continuous conversion mode */
+#define ADC_CFGR1_WAIT_Pos             (14U)
+#define ADC_CFGR1_WAIT_Msk             (0x1UL << ADC_CFGR1_WAIT_Pos)           /*!< 0x00004000 */
+#define ADC_CFGR1_WAIT                 ADC_CFGR1_WAIT_Msk                      /*!< ADC low power auto wait */
+#define ADC_CFGR1_AUTOFF_Pos           (15U)
+#define ADC_CFGR1_AUTOFF_Msk           (0x1UL << ADC_CFGR1_AUTOFF_Pos)         /*!< 0x00008000 */
+#define ADC_CFGR1_AUTOFF               ADC_CFGR1_AUTOFF_Msk                    /*!< ADC low power auto power off */
+#define ADC_CFGR1_DISCEN_Pos           (16U)
+#define ADC_CFGR1_DISCEN_Msk           (0x1UL << ADC_CFGR1_DISCEN_Pos)         /*!< 0x00010000 */
+#define ADC_CFGR1_DISCEN               ADC_CFGR1_DISCEN_Msk                    /*!< ADC group regular sequencer discontinuous mode */
+#define ADC_CFGR1_CHSELRMOD_Pos        (21U)
+#define ADC_CFGR1_CHSELRMOD_Msk        (0x1UL << ADC_CFGR1_CHSELRMOD_Pos)      /*!< 0x00200000 */
+#define ADC_CFGR1_CHSELRMOD            ADC_CFGR1_CHSELRMOD_Msk                 /*!< ADC group regular sequencer mode */
+
+#define ADC_CFGR1_AWD1SGL_Pos          (22U)
+#define ADC_CFGR1_AWD1SGL_Msk          (0x1UL << ADC_CFGR1_AWD1SGL_Pos)        /*!< 0x00400000 */
+#define ADC_CFGR1_AWD1SGL              ADC_CFGR1_AWD1SGL_Msk                   /*!< ADC analog watchdog 1 monitoring a single channel or all channels */
+#define ADC_CFGR1_AWD1EN_Pos           (23U)
+#define ADC_CFGR1_AWD1EN_Msk           (0x1UL << ADC_CFGR1_AWD1EN_Pos)         /*!< 0x00800000 */
+#define ADC_CFGR1_AWD1EN               ADC_CFGR1_AWD1EN_Msk                    /*!< ADC analog watchdog 1 enable on scope ADC group regular */
+
+#define ADC_CFGR1_AWD1CH_Pos           (26U)
+#define ADC_CFGR1_AWD1CH_Msk           (0x1FUL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x7C000000 */
+#define ADC_CFGR1_AWD1CH               ADC_CFGR1_AWD1CH_Msk                    /*!< ADC analog watchdog 1 monitored channel selection */
+#define ADC_CFGR1_AWD1CH_0             (0x01UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x04000000 */
+#define ADC_CFGR1_AWD1CH_1             (0x02UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x08000000 */
+#define ADC_CFGR1_AWD1CH_2             (0x04UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x10000000 */
+#define ADC_CFGR1_AWD1CH_3             (0x08UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x20000000 */
+#define ADC_CFGR1_AWD1CH_4             (0x10UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x40000000 */
+
+/* Legacy defines */
+#define ADC_CFGR1_AUTDLY          (ADC_CFGR1_WAIT)
+
+/********************  Bit definition for ADC_CFGR2 register  *****************/
+#define ADC_CFGR2_OVSE_Pos             (0U)
+#define ADC_CFGR2_OVSE_Msk             (0x1UL << ADC_CFGR2_OVSE_Pos)           /*!< 0x00000001 */
+#define ADC_CFGR2_OVSE                 ADC_CFGR2_OVSE_Msk                      /*!< ADC oversampler enable on scope ADC group regular */
+
+#define ADC_CFGR2_OVSR_Pos             (2U)
+#define ADC_CFGR2_OVSR_Msk             (0x7UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x0000001C */
+#define ADC_CFGR2_OVSR                 ADC_CFGR2_OVSR_Msk                      /*!< ADC oversampling ratio */
+#define ADC_CFGR2_OVSR_0               (0x1UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000004 */
+#define ADC_CFGR2_OVSR_1               (0x2UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000008 */
+#define ADC_CFGR2_OVSR_2               (0x4UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000010 */
+
+#define ADC_CFGR2_OVSS_Pos             (5U)
+#define ADC_CFGR2_OVSS_Msk             (0xFUL << ADC_CFGR2_OVSS_Pos)           /*!< 0x000001E0 */
+#define ADC_CFGR2_OVSS                 ADC_CFGR2_OVSS_Msk                      /*!< ADC oversampling shift */
+#define ADC_CFGR2_OVSS_0               (0x1UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000020 */
+#define ADC_CFGR2_OVSS_1               (0x2UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000040 */
+#define ADC_CFGR2_OVSS_2               (0x4UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000080 */
+#define ADC_CFGR2_OVSS_3               (0x8UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000100 */
+
+#define ADC_CFGR2_TOVS_Pos             (9U)
+#define ADC_CFGR2_TOVS_Msk             (0x1UL << ADC_CFGR2_TOVS_Pos)           /*!< 0x00000200 */
+#define ADC_CFGR2_TOVS                 ADC_CFGR2_TOVS_Msk                      /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */
+
+#define ADC_CFGR2_LFTRIG_Pos           (29U)
+#define ADC_CFGR2_LFTRIG_Msk           (0x1UL << ADC_CFGR2_LFTRIG_Pos)         /*!< 0x20000000 */
+#define ADC_CFGR2_LFTRIG               ADC_CFGR2_LFTRIG_Msk                    /*!< ADC low frequency trigger mode */
+
+#define ADC_CFGR2_CKMODE_Pos           (30U)
+#define ADC_CFGR2_CKMODE_Msk           (0x3UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0xC0000000 */
+#define ADC_CFGR2_CKMODE               ADC_CFGR2_CKMODE_Msk                    /*!< ADC clock source and prescaler (prescaler only for clock source synchronous) */
+#define ADC_CFGR2_CKMODE_1             (0x2UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x80000000 */
+#define ADC_CFGR2_CKMODE_0             (0x1UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x40000000 */
+
+/********************  Bit definition for ADC_SMPR register  ******************/
+#define ADC_SMPR_SMP1_Pos              (0U)
+#define ADC_SMPR_SMP1_Msk              (0x7UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000007 */
+#define ADC_SMPR_SMP1                  ADC_SMPR_SMP1_Msk                       /*!< ADC group of channels sampling time 1 */
+#define ADC_SMPR_SMP1_0                (0x1UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000001 */
+#define ADC_SMPR_SMP1_1                (0x2UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000002 */
+#define ADC_SMPR_SMP1_2                (0x4UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000004 */
+
+#define ADC_SMPR_SMP2_Pos              (4U)
+#define ADC_SMPR_SMP2_Msk              (0x7UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000070 */
+#define ADC_SMPR_SMP2                  ADC_SMPR_SMP2_Msk                       /*!< ADC group of channels sampling time 2 */
+#define ADC_SMPR_SMP2_0                (0x1UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000010 */
+#define ADC_SMPR_SMP2_1                (0x2UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000020 */
+#define ADC_SMPR_SMP2_2                (0x4UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000040 */
+
+#define ADC_SMPR_SMPSEL_Pos            (8U)
+#define ADC_SMPR_SMPSEL_Msk            (0x7FFFFUL << ADC_SMPR_SMPSEL_Pos)      /*!< 0x07FFFF00 */
+#define ADC_SMPR_SMPSEL                ADC_SMPR_SMPSEL_Msk                     /*!< ADC all channels sampling time selection */
+#define ADC_SMPR_SMPSEL0_Pos           (8U)
+#define ADC_SMPR_SMPSEL0_Msk           (0x1UL << ADC_SMPR_SMPSEL0_Pos)         /*!< 0x00000100 */
+#define ADC_SMPR_SMPSEL0               ADC_SMPR_SMPSEL0_Msk                    /*!< ADC channel 0 sampling time selection */
+#define ADC_SMPR_SMPSEL1_Pos           (9U)
+#define ADC_SMPR_SMPSEL1_Msk           (0x1UL << ADC_SMPR_SMPSEL1_Pos)         /*!< 0x00000200 */
+#define ADC_SMPR_SMPSEL1               ADC_SMPR_SMPSEL1_Msk                    /*!< ADC channel 1 sampling time selection */
+#define ADC_SMPR_SMPSEL2_Pos           (10U)
+#define ADC_SMPR_SMPSEL2_Msk           (0x1UL << ADC_SMPR_SMPSEL2_Pos)         /*!< 0x00000400 */
+#define ADC_SMPR_SMPSEL2               ADC_SMPR_SMPSEL2_Msk                    /*!< ADC channel 2 sampling time selection */
+#define ADC_SMPR_SMPSEL3_Pos           (11U)
+#define ADC_SMPR_SMPSEL3_Msk           (0x1UL << ADC_SMPR_SMPSEL3_Pos)         /*!< 0x00000800 */
+#define ADC_SMPR_SMPSEL3               ADC_SMPR_SMPSEL3_Msk                    /*!< ADC channel 3 sampling time selection */
+#define ADC_SMPR_SMPSEL4_Pos           (12U)
+#define ADC_SMPR_SMPSEL4_Msk           (0x1UL << ADC_SMPR_SMPSEL4_Pos)         /*!< 0x00001000 */
+#define ADC_SMPR_SMPSEL4               ADC_SMPR_SMPSEL4_Msk                    /*!< ADC channel 4 sampling time selection */
+#define ADC_SMPR_SMPSEL5_Pos           (13U)
+#define ADC_SMPR_SMPSEL5_Msk           (0x1UL << ADC_SMPR_SMPSEL5_Pos)         /*!< 0x00002000 */
+#define ADC_SMPR_SMPSEL5               ADC_SMPR_SMPSEL5_Msk                    /*!< ADC channel 5 sampling time selection */
+#define ADC_SMPR_SMPSEL6_Pos           (14U)
+#define ADC_SMPR_SMPSEL6_Msk           (0x1UL << ADC_SMPR_SMPSEL6_Pos)         /*!< 0x00004000 */
+#define ADC_SMPR_SMPSEL6               ADC_SMPR_SMPSEL6_Msk                    /*!< ADC channel 6 sampling time selection */
+#define ADC_SMPR_SMPSEL7_Pos           (15U)
+#define ADC_SMPR_SMPSEL7_Msk           (0x1UL << ADC_SMPR_SMPSEL7_Pos)         /*!< 0x00008000 */
+#define ADC_SMPR_SMPSEL7               ADC_SMPR_SMPSEL7_Msk                    /*!< ADC channel 7 sampling time selection */
+#define ADC_SMPR_SMPSEL8_Pos           (16U)
+#define ADC_SMPR_SMPSEL8_Msk           (0x1UL << ADC_SMPR_SMPSEL8_Pos)         /*!< 0x00010000 */
+#define ADC_SMPR_SMPSEL8               ADC_SMPR_SMPSEL8_Msk                    /*!< ADC channel 8 sampling time selection */
+#define ADC_SMPR_SMPSEL9_Pos           (17U)
+#define ADC_SMPR_SMPSEL9_Msk           (0x1UL << ADC_SMPR_SMPSEL9_Pos)         /*!< 0x00020000 */
+#define ADC_SMPR_SMPSEL9               ADC_SMPR_SMPSEL9_Msk                    /*!< ADC channel 9 sampling time selection */
+#define ADC_SMPR_SMPSEL10_Pos          (18U)
+#define ADC_SMPR_SMPSEL10_Msk          (0x1UL << ADC_SMPR_SMPSEL10_Pos)        /*!< 0x00040000 */
+#define ADC_SMPR_SMPSEL10              ADC_SMPR_SMPSEL10_Msk                   /*!< ADC channel 10 sampling time selection */
+#define ADC_SMPR_SMPSEL11_Pos          (19U)
+#define ADC_SMPR_SMPSEL11_Msk          (0x1UL << ADC_SMPR_SMPSEL11_Pos)        /*!< 0x00080000 */
+#define ADC_SMPR_SMPSEL11              ADC_SMPR_SMPSEL11_Msk                   /*!< ADC channel 11 sampling time selection */
+#define ADC_SMPR_SMPSEL12_Pos          (20U)
+#define ADC_SMPR_SMPSEL12_Msk          (0x1UL << ADC_SMPR_SMPSEL12_Pos)        /*!< 0x00100000 */
+#define ADC_SMPR_SMPSEL12              ADC_SMPR_SMPSEL12_Msk                   /*!< ADC channel 12 sampling time selection */
+#define ADC_SMPR_SMPSEL13_Pos          (21U)
+#define ADC_SMPR_SMPSEL13_Msk          (0x1UL << ADC_SMPR_SMPSEL13_Pos)        /*!< 0x00200000 */
+#define ADC_SMPR_SMPSEL13              ADC_SMPR_SMPSEL13_Msk                   /*!< ADC channel 13 sampling time selection */
+#define ADC_SMPR_SMPSEL14_Pos          (22U)
+#define ADC_SMPR_SMPSEL14_Msk          (0x1UL << ADC_SMPR_SMPSEL14_Pos)        /*!< 0x00400000 */
+#define ADC_SMPR_SMPSEL14              ADC_SMPR_SMPSEL14_Msk                   /*!< ADC channel 14 sampling time selection */
+#define ADC_SMPR_SMPSEL15_Pos          (23U)
+#define ADC_SMPR_SMPSEL15_Msk          (0x1UL << ADC_SMPR_SMPSEL15_Pos)        /*!< 0x00800000 */
+#define ADC_SMPR_SMPSEL15              ADC_SMPR_SMPSEL15_Msk                   /*!< ADC channel 15 sampling time selection */
+#define ADC_SMPR_SMPSEL16_Pos          (24U)
+#define ADC_SMPR_SMPSEL16_Msk          (0x1UL << ADC_SMPR_SMPSEL16_Pos)        /*!< 0x01000000 */
+#define ADC_SMPR_SMPSEL16              ADC_SMPR_SMPSEL16_Msk                   /*!< ADC channel 16 sampling time selection */
+#define ADC_SMPR_SMPSEL17_Pos          (25U)
+#define ADC_SMPR_SMPSEL17_Msk          (0x1UL << ADC_SMPR_SMPSEL17_Pos)        /*!< 0x02000000 */
+#define ADC_SMPR_SMPSEL17              ADC_SMPR_SMPSEL17_Msk                   /*!< ADC channel 17 sampling time selection */
+#define ADC_SMPR_SMPSEL18_Pos          (26U)
+#define ADC_SMPR_SMPSEL18_Msk          (0x1UL << ADC_SMPR_SMPSEL18_Pos)        /*!< 0x04000000 */
+#define ADC_SMPR_SMPSEL18              ADC_SMPR_SMPSEL18_Msk                   /*!< ADC channel 18 sampling time selection */
+
+/********************  Bit definition for ADC_TR1 register  *******************/
+#define ADC_TR1_LT1_Pos                (0U)
+#define ADC_TR1_LT1_Msk                (0xFFFUL << ADC_TR1_LT1_Pos)            /*!< 0x00000FFF */
+#define ADC_TR1_LT1                    ADC_TR1_LT1_Msk                         /*!< ADC analog watchdog 1 threshold low */
+#define ADC_TR1_LT1_0                  (0x001UL << ADC_TR1_LT1_Pos)            /*!< 0x00000001 */
+#define ADC_TR1_LT1_1                  (0x002UL << ADC_TR1_LT1_Pos)            /*!< 0x00000002 */
+#define ADC_TR1_LT1_2                  (0x004UL << ADC_TR1_LT1_Pos)            /*!< 0x00000004 */
+#define ADC_TR1_LT1_3                  (0x008UL << ADC_TR1_LT1_Pos)            /*!< 0x00000008 */
+#define ADC_TR1_LT1_4                  (0x010UL << ADC_TR1_LT1_Pos)            /*!< 0x00000010 */
+#define ADC_TR1_LT1_5                  (0x020UL << ADC_TR1_LT1_Pos)            /*!< 0x00000020 */
+#define ADC_TR1_LT1_6                  (0x040UL << ADC_TR1_LT1_Pos)            /*!< 0x00000040 */
+#define ADC_TR1_LT1_7                  (0x080UL << ADC_TR1_LT1_Pos)            /*!< 0x00000080 */
+#define ADC_TR1_LT1_8                  (0x100UL << ADC_TR1_LT1_Pos)            /*!< 0x00000100 */
+#define ADC_TR1_LT1_9                  (0x200UL << ADC_TR1_LT1_Pos)            /*!< 0x00000200 */
+#define ADC_TR1_LT1_10                 (0x400UL << ADC_TR1_LT1_Pos)            /*!< 0x00000400 */
+#define ADC_TR1_LT1_11                 (0x800UL << ADC_TR1_LT1_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR1_HT1_Pos                (16U)
+#define ADC_TR1_HT1_Msk                (0xFFFUL << ADC_TR1_HT1_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR1_HT1                    ADC_TR1_HT1_Msk                         /*!< ADC Analog watchdog 1 threshold high */
+#define ADC_TR1_HT1_0                  (0x001UL << ADC_TR1_HT1_Pos)            /*!< 0x00010000 */
+#define ADC_TR1_HT1_1                  (0x002UL << ADC_TR1_HT1_Pos)            /*!< 0x00020000 */
+#define ADC_TR1_HT1_2                  (0x004UL << ADC_TR1_HT1_Pos)            /*!< 0x00040000 */
+#define ADC_TR1_HT1_3                  (0x008UL << ADC_TR1_HT1_Pos)            /*!< 0x00080000 */
+#define ADC_TR1_HT1_4                  (0x010UL << ADC_TR1_HT1_Pos)            /*!< 0x00100000 */
+#define ADC_TR1_HT1_5                  (0x020UL << ADC_TR1_HT1_Pos)            /*!< 0x00200000 */
+#define ADC_TR1_HT1_6                  (0x040UL << ADC_TR1_HT1_Pos)            /*!< 0x00400000 */
+#define ADC_TR1_HT1_7                  (0x080UL << ADC_TR1_HT1_Pos)            /*!< 0x00800000 */
+#define ADC_TR1_HT1_8                  (0x100UL << ADC_TR1_HT1_Pos)            /*!< 0x01000000 */
+#define ADC_TR1_HT1_9                  (0x200UL << ADC_TR1_HT1_Pos)            /*!< 0x02000000 */
+#define ADC_TR1_HT1_10                 (0x400UL << ADC_TR1_HT1_Pos)            /*!< 0x04000000 */
+#define ADC_TR1_HT1_11                 (0x800UL << ADC_TR1_HT1_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_TR2 register  *******************/
+#define ADC_TR2_LT2_Pos                (0U)
+#define ADC_TR2_LT2_Msk                (0xFFFUL << ADC_TR2_LT2_Pos)            /*!< 0x00000FFF */
+#define ADC_TR2_LT2                    ADC_TR2_LT2_Msk                         /*!< ADC analog watchdog 2 threshold low */
+#define ADC_TR2_LT2_0                  (0x001UL << ADC_TR2_LT2_Pos)            /*!< 0x00000001 */
+#define ADC_TR2_LT2_1                  (0x002UL << ADC_TR2_LT2_Pos)            /*!< 0x00000002 */
+#define ADC_TR2_LT2_2                  (0x004UL << ADC_TR2_LT2_Pos)            /*!< 0x00000004 */
+#define ADC_TR2_LT2_3                  (0x008UL << ADC_TR2_LT2_Pos)            /*!< 0x00000008 */
+#define ADC_TR2_LT2_4                  (0x010UL << ADC_TR2_LT2_Pos)            /*!< 0x00000010 */
+#define ADC_TR2_LT2_5                  (0x020UL << ADC_TR2_LT2_Pos)            /*!< 0x00000020 */
+#define ADC_TR2_LT2_6                  (0x040UL << ADC_TR2_LT2_Pos)            /*!< 0x00000040 */
+#define ADC_TR2_LT2_7                  (0x080UL << ADC_TR2_LT2_Pos)            /*!< 0x00000080 */
+#define ADC_TR2_LT2_8                  (0x100UL << ADC_TR2_LT2_Pos)            /*!< 0x00000100 */
+#define ADC_TR2_LT2_9                  (0x200UL << ADC_TR2_LT2_Pos)            /*!< 0x00000200 */
+#define ADC_TR2_LT2_10                 (0x400UL << ADC_TR2_LT2_Pos)            /*!< 0x00000400 */
+#define ADC_TR2_LT2_11                 (0x800UL << ADC_TR2_LT2_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR2_HT2_Pos                (16U)
+#define ADC_TR2_HT2_Msk                (0xFFFUL << ADC_TR2_HT2_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR2_HT2                    ADC_TR2_HT2_Msk                         /*!< ADC analog watchdog 2 threshold high */
+#define ADC_TR2_HT2_0                  (0x001UL << ADC_TR2_HT2_Pos)            /*!< 0x00010000 */
+#define ADC_TR2_HT2_1                  (0x002UL << ADC_TR2_HT2_Pos)            /*!< 0x00020000 */
+#define ADC_TR2_HT2_2                  (0x004UL << ADC_TR2_HT2_Pos)            /*!< 0x00040000 */
+#define ADC_TR2_HT2_3                  (0x008UL << ADC_TR2_HT2_Pos)            /*!< 0x00080000 */
+#define ADC_TR2_HT2_4                  (0x010UL << ADC_TR2_HT2_Pos)            /*!< 0x00100000 */
+#define ADC_TR2_HT2_5                  (0x020UL << ADC_TR2_HT2_Pos)            /*!< 0x00200000 */
+#define ADC_TR2_HT2_6                  (0x040UL << ADC_TR2_HT2_Pos)            /*!< 0x00400000 */
+#define ADC_TR2_HT2_7                  (0x080UL << ADC_TR2_HT2_Pos)            /*!< 0x00800000 */
+#define ADC_TR2_HT2_8                  (0x100UL << ADC_TR2_HT2_Pos)            /*!< 0x01000000 */
+#define ADC_TR2_HT2_9                  (0x200UL << ADC_TR2_HT2_Pos)            /*!< 0x02000000 */
+#define ADC_TR2_HT2_10                 (0x400UL << ADC_TR2_HT2_Pos)            /*!< 0x04000000 */
+#define ADC_TR2_HT2_11                 (0x800UL << ADC_TR2_HT2_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_CHSELR register  ****************/
+#define ADC_CHSELR_CHSEL_Pos           (0U)
+#define ADC_CHSELR_CHSEL_Msk           (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos)     /*!< 0x0007FFFF */
+#define ADC_CHSELR_CHSEL               ADC_CHSELR_CHSEL_Msk                    /*!< ADC group regular sequencer channels, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL18_Pos         (18U)
+#define ADC_CHSELR_CHSEL18_Msk         (0x1UL << ADC_CHSELR_CHSEL18_Pos)       /*!< 0x00040000 */
+#define ADC_CHSELR_CHSEL18             ADC_CHSELR_CHSEL18_Msk                  /*!< ADC group regular sequencer channel 18, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL17_Pos         (17U)
+#define ADC_CHSELR_CHSEL17_Msk         (0x1UL << ADC_CHSELR_CHSEL17_Pos)       /*!< 0x00020000 */
+#define ADC_CHSELR_CHSEL17             ADC_CHSELR_CHSEL17_Msk                  /*!< ADC group regular sequencer channel 17, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL16_Pos         (16U)
+#define ADC_CHSELR_CHSEL16_Msk         (0x1UL << ADC_CHSELR_CHSEL16_Pos)       /*!< 0x00010000 */
+#define ADC_CHSELR_CHSEL16             ADC_CHSELR_CHSEL16_Msk                  /*!< ADC group regular sequencer channel 16, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL15_Pos         (15U)
+#define ADC_CHSELR_CHSEL15_Msk         (0x1UL << ADC_CHSELR_CHSEL15_Pos)       /*!< 0x00008000 */
+#define ADC_CHSELR_CHSEL15             ADC_CHSELR_CHSEL15_Msk                  /*!< ADC group regular sequencer channel 15, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL14_Pos         (14U)
+#define ADC_CHSELR_CHSEL14_Msk         (0x1UL << ADC_CHSELR_CHSEL14_Pos)       /*!< 0x00004000 */
+#define ADC_CHSELR_CHSEL14             ADC_CHSELR_CHSEL14_Msk                  /*!< ADC group regular sequencer channel 14, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL13_Pos         (13U)
+#define ADC_CHSELR_CHSEL13_Msk         (0x1UL << ADC_CHSELR_CHSEL13_Pos)       /*!< 0x00002000 */
+#define ADC_CHSELR_CHSEL13             ADC_CHSELR_CHSEL13_Msk                  /*!< ADC group regular sequencer channel 13, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL12_Pos         (12U)
+#define ADC_CHSELR_CHSEL12_Msk         (0x1UL << ADC_CHSELR_CHSEL12_Pos)       /*!< 0x00001000 */
+#define ADC_CHSELR_CHSEL12             ADC_CHSELR_CHSEL12_Msk                  /*!< ADC group regular sequencer channel 12, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL11_Pos         (11U)
+#define ADC_CHSELR_CHSEL11_Msk         (0x1UL << ADC_CHSELR_CHSEL11_Pos)       /*!< 0x00000800 */
+#define ADC_CHSELR_CHSEL11             ADC_CHSELR_CHSEL11_Msk                  /*!< ADC group regular sequencer channel 11, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL10_Pos         (10U)
+#define ADC_CHSELR_CHSEL10_Msk         (0x1UL << ADC_CHSELR_CHSEL10_Pos)       /*!< 0x00000400 */
+#define ADC_CHSELR_CHSEL10             ADC_CHSELR_CHSEL10_Msk                  /*!< ADC group regular sequencer channel 10, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL9_Pos          (9U)
+#define ADC_CHSELR_CHSEL9_Msk          (0x1UL << ADC_CHSELR_CHSEL9_Pos)        /*!< 0x00000200 */
+#define ADC_CHSELR_CHSEL9              ADC_CHSELR_CHSEL9_Msk                   /*!< ADC group regular sequencer channel 9, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL8_Pos          (8U)
+#define ADC_CHSELR_CHSEL8_Msk          (0x1UL << ADC_CHSELR_CHSEL8_Pos)        /*!< 0x00000100 */
+#define ADC_CHSELR_CHSEL8              ADC_CHSELR_CHSEL8_Msk                   /*!< ADC group regular sequencer channel 8, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL7_Pos          (7U)
+#define ADC_CHSELR_CHSEL7_Msk          (0x1UL << ADC_CHSELR_CHSEL7_Pos)        /*!< 0x00000080 */
+#define ADC_CHSELR_CHSEL7              ADC_CHSELR_CHSEL7_Msk                   /*!< ADC group regular sequencer channel 7, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL6_Pos          (6U)
+#define ADC_CHSELR_CHSEL6_Msk          (0x1UL << ADC_CHSELR_CHSEL6_Pos)        /*!< 0x00000040 */
+#define ADC_CHSELR_CHSEL6              ADC_CHSELR_CHSEL6_Msk                   /*!< ADC group regular sequencer channel 6, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL5_Pos          (5U)
+#define ADC_CHSELR_CHSEL5_Msk          (0x1UL << ADC_CHSELR_CHSEL5_Pos)        /*!< 0x00000020 */
+#define ADC_CHSELR_CHSEL5              ADC_CHSELR_CHSEL5_Msk                   /*!< ADC group regular sequencer channel 5, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL4_Pos          (4U)
+#define ADC_CHSELR_CHSEL4_Msk          (0x1UL << ADC_CHSELR_CHSEL4_Pos)        /*!< 0x00000010 */
+#define ADC_CHSELR_CHSEL4              ADC_CHSELR_CHSEL4_Msk                   /*!< ADC group regular sequencer channel 4, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL3_Pos          (3U)
+#define ADC_CHSELR_CHSEL3_Msk          (0x1UL << ADC_CHSELR_CHSEL3_Pos)        /*!< 0x00000008 */
+#define ADC_CHSELR_CHSEL3              ADC_CHSELR_CHSEL3_Msk                   /*!< ADC group regular sequencer channel 3, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL2_Pos          (2U)
+#define ADC_CHSELR_CHSEL2_Msk          (0x1UL << ADC_CHSELR_CHSEL2_Pos)        /*!< 0x00000004 */
+#define ADC_CHSELR_CHSEL2              ADC_CHSELR_CHSEL2_Msk                   /*!< ADC group regular sequencer channel 2, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL1_Pos          (1U)
+#define ADC_CHSELR_CHSEL1_Msk          (0x1UL << ADC_CHSELR_CHSEL1_Pos)        /*!< 0x00000002 */
+#define ADC_CHSELR_CHSEL1              ADC_CHSELR_CHSEL1_Msk                   /*!< ADC group regular sequencer channel 1, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL0_Pos          (0U)
+#define ADC_CHSELR_CHSEL0_Msk          (0x1UL << ADC_CHSELR_CHSEL0_Pos)        /*!< 0x00000001 */
+#define ADC_CHSELR_CHSEL0              ADC_CHSELR_CHSEL0_Msk                   /*!< ADC group regular sequencer channel 0, available when ADC_CFGR1_CHSELRMOD is reset */
+
+#define ADC_CHSELR_SQ_ALL_Pos          (0U)
+#define ADC_CHSELR_SQ_ALL_Msk          (0xFFFFFFFFUL << ADC_CHSELR_SQ_ALL_Pos) /*!< 0xFFFFFFFF */
+#define ADC_CHSELR_SQ_ALL              ADC_CHSELR_SQ_ALL_Msk                   /*!< ADC group regular sequencer all ranks, available when ADC_CFGR1_CHSELRMOD is set */
+
+#define ADC_CHSELR_SQ8_Pos             (28U)
+#define ADC_CHSELR_SQ8_Msk             (0xFUL << ADC_CHSELR_SQ8_Pos)           /*!< 0xF0000000 */
+#define ADC_CHSELR_SQ8                 ADC_CHSELR_SQ8_Msk                      /*!< ADC group regular sequencer rank 8, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ8_0               (0x1UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x10000000 */
+#define ADC_CHSELR_SQ8_1               (0x2UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x20000000 */
+#define ADC_CHSELR_SQ8_2               (0x4UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x40000000 */
+#define ADC_CHSELR_SQ8_3               (0x8UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x80000000 */
+
+#define ADC_CHSELR_SQ7_Pos             (24U)
+#define ADC_CHSELR_SQ7_Msk             (0xFUL << ADC_CHSELR_SQ7_Pos)           /*!< 0x0F000000 */
+#define ADC_CHSELR_SQ7                 ADC_CHSELR_SQ7_Msk                      /*!< ADC group regular sequencer rank 7, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ7_0               (0x1UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x01000000 */
+#define ADC_CHSELR_SQ7_1               (0x2UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x02000000 */
+#define ADC_CHSELR_SQ7_2               (0x4UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x04000000 */
+#define ADC_CHSELR_SQ7_3               (0x8UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x08000000 */
+
+#define ADC_CHSELR_SQ6_Pos             (20U)
+#define ADC_CHSELR_SQ6_Msk             (0xFUL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00F00000 */
+#define ADC_CHSELR_SQ6                 ADC_CHSELR_SQ6_Msk                      /*!< ADC group regular sequencer rank 6, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ6_0               (0x1UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00100000 */
+#define ADC_CHSELR_SQ6_1               (0x2UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00200000 */
+#define ADC_CHSELR_SQ6_2               (0x4UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00400000 */
+#define ADC_CHSELR_SQ6_3               (0x8UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00800000 */
+
+#define ADC_CHSELR_SQ5_Pos             (16U)
+#define ADC_CHSELR_SQ5_Msk             (0xFUL << ADC_CHSELR_SQ5_Pos)           /*!< 0x000F0000 */
+#define ADC_CHSELR_SQ5                 ADC_CHSELR_SQ5_Msk                      /*!< ADC group regular sequencer rank 5, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ5_0               (0x1UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00010000 */
+#define ADC_CHSELR_SQ5_1               (0x2UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00020000 */
+#define ADC_CHSELR_SQ5_2               (0x4UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00040000 */
+#define ADC_CHSELR_SQ5_3               (0x8UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00080000 */
+
+#define ADC_CHSELR_SQ4_Pos             (12U)
+#define ADC_CHSELR_SQ4_Msk             (0xFUL << ADC_CHSELR_SQ4_Pos)           /*!< 0x0000F000 */
+#define ADC_CHSELR_SQ4                 ADC_CHSELR_SQ4_Msk                      /*!< ADC group regular sequencer rank 4, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ4_0               (0x1UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00001000 */
+#define ADC_CHSELR_SQ4_1               (0x2UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00002000 */
+#define ADC_CHSELR_SQ4_2               (0x4UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00004000 */
+#define ADC_CHSELR_SQ4_3               (0x8UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00008000 */
+
+#define ADC_CHSELR_SQ3_Pos             (8U)
+#define ADC_CHSELR_SQ3_Msk             (0xFUL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000F00 */
+#define ADC_CHSELR_SQ3                 ADC_CHSELR_SQ3_Msk                      /*!< ADC group regular sequencer rank 3, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ3_0               (0x1UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000100 */
+#define ADC_CHSELR_SQ3_1               (0x2UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000200 */
+#define ADC_CHSELR_SQ3_2               (0x4UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000400 */
+#define ADC_CHSELR_SQ3_3               (0x8UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000800 */
+
+#define ADC_CHSELR_SQ2_Pos             (4U)
+#define ADC_CHSELR_SQ2_Msk             (0xFUL << ADC_CHSELR_SQ2_Pos)           /*!< 0x000000F0 */
+#define ADC_CHSELR_SQ2                 ADC_CHSELR_SQ2_Msk                      /*!< ADC group regular sequencer rank 2, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ2_0               (0x1UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000010 */
+#define ADC_CHSELR_SQ2_1               (0x2UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000020 */
+#define ADC_CHSELR_SQ2_2               (0x4UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000040 */
+#define ADC_CHSELR_SQ2_3               (0x8UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000080 */
+
+#define ADC_CHSELR_SQ1_Pos             (0U)
+#define ADC_CHSELR_SQ1_Msk             (0xFUL << ADC_CHSELR_SQ1_Pos)           /*!< 0x0000000F */
+#define ADC_CHSELR_SQ1                 ADC_CHSELR_SQ1_Msk                      /*!< ADC group regular sequencer rank 1, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ1_0               (0x1UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000001 */
+#define ADC_CHSELR_SQ1_1               (0x2UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000002 */
+#define ADC_CHSELR_SQ1_2               (0x4UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000004 */
+#define ADC_CHSELR_SQ1_3               (0x8UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000008 */
+
+/********************  Bit definition for ADC_TR3 register  *******************/
+#define ADC_TR3_LT3_Pos                (0U)
+#define ADC_TR3_LT3_Msk                (0xFFFUL << ADC_TR3_LT3_Pos)            /*!< 0x00000FFF */
+#define ADC_TR3_LT3                    ADC_TR3_LT3_Msk                         /*!< ADC analog watchdog 3 threshold low */
+#define ADC_TR3_LT3_0                  (0x001UL << ADC_TR3_LT3_Pos)            /*!< 0x00000001 */
+#define ADC_TR3_LT3_1                  (0x002UL << ADC_TR3_LT3_Pos)            /*!< 0x00000002 */
+#define ADC_TR3_LT3_2                  (0x004UL << ADC_TR3_LT3_Pos)            /*!< 0x00000004 */
+#define ADC_TR3_LT3_3                  (0x008UL << ADC_TR3_LT3_Pos)            /*!< 0x00000008 */
+#define ADC_TR3_LT3_4                  (0x010UL << ADC_TR3_LT3_Pos)            /*!< 0x00000010 */
+#define ADC_TR3_LT3_5                  (0x020UL << ADC_TR3_LT3_Pos)            /*!< 0x00000020 */
+#define ADC_TR3_LT3_6                  (0x040UL << ADC_TR3_LT3_Pos)            /*!< 0x00000040 */
+#define ADC_TR3_LT3_7                  (0x080UL << ADC_TR3_LT3_Pos)            /*!< 0x00000080 */
+#define ADC_TR3_LT3_8                  (0x100UL << ADC_TR3_LT3_Pos)            /*!< 0x00000100 */
+#define ADC_TR3_LT3_9                  (0x200UL << ADC_TR3_LT3_Pos)            /*!< 0x00000200 */
+#define ADC_TR3_LT3_10                 (0x400UL << ADC_TR3_LT3_Pos)            /*!< 0x00000400 */
+#define ADC_TR3_LT3_11                 (0x800UL << ADC_TR3_LT3_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR3_HT3_Pos                (16U)
+#define ADC_TR3_HT3_Msk                (0xFFFUL << ADC_TR3_HT3_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR3_HT3                    ADC_TR3_HT3_Msk                         /*!< ADC analog watchdog 3 threshold high */
+#define ADC_TR3_HT3_0                  (0x001UL << ADC_TR3_HT3_Pos)            /*!< 0x00010000 */
+#define ADC_TR3_HT3_1                  (0x002UL << ADC_TR3_HT3_Pos)            /*!< 0x00020000 */
+#define ADC_TR3_HT3_2                  (0x004UL << ADC_TR3_HT3_Pos)            /*!< 0x00040000 */
+#define ADC_TR3_HT3_3                  (0x008UL << ADC_TR3_HT3_Pos)            /*!< 0x00080000 */
+#define ADC_TR3_HT3_4                  (0x010UL << ADC_TR3_HT3_Pos)            /*!< 0x00100000 */
+#define ADC_TR3_HT3_5                  (0x020UL << ADC_TR3_HT3_Pos)            /*!< 0x00200000 */
+#define ADC_TR3_HT3_6                  (0x040UL << ADC_TR3_HT3_Pos)            /*!< 0x00400000 */
+#define ADC_TR3_HT3_7                  (0x080UL << ADC_TR3_HT3_Pos)            /*!< 0x00800000 */
+#define ADC_TR3_HT3_8                  (0x100UL << ADC_TR3_HT3_Pos)            /*!< 0x01000000 */
+#define ADC_TR3_HT3_9                  (0x200UL << ADC_TR3_HT3_Pos)            /*!< 0x02000000 */
+#define ADC_TR3_HT3_10                 (0x400UL << ADC_TR3_HT3_Pos)            /*!< 0x04000000 */
+#define ADC_TR3_HT3_11                 (0x800UL << ADC_TR3_HT3_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_DR register  ********************/
+#define ADC_DR_DATA_Pos                (0U)
+#define ADC_DR_DATA_Msk                (0xFFFFUL << ADC_DR_DATA_Pos)           /*!< 0x0000FFFF */
+#define ADC_DR_DATA                    ADC_DR_DATA_Msk                         /*!< ADC group regular conversion data */
+#define ADC_DR_DATA_0                  (0x0001UL << ADC_DR_DATA_Pos)           /*!< 0x00000001 */
+#define ADC_DR_DATA_1                  (0x0002UL << ADC_DR_DATA_Pos)           /*!< 0x00000002 */
+#define ADC_DR_DATA_2                  (0x0004UL << ADC_DR_DATA_Pos)           /*!< 0x00000004 */
+#define ADC_DR_DATA_3                  (0x0008UL << ADC_DR_DATA_Pos)           /*!< 0x00000008 */
+#define ADC_DR_DATA_4                  (0x0010UL << ADC_DR_DATA_Pos)           /*!< 0x00000010 */
+#define ADC_DR_DATA_5                  (0x0020UL << ADC_DR_DATA_Pos)           /*!< 0x00000020 */
+#define ADC_DR_DATA_6                  (0x0040UL << ADC_DR_DATA_Pos)           /*!< 0x00000040 */
+#define ADC_DR_DATA_7                  (0x0080UL << ADC_DR_DATA_Pos)           /*!< 0x00000080 */
+#define ADC_DR_DATA_8                  (0x0100UL << ADC_DR_DATA_Pos)           /*!< 0x00000100 */
+#define ADC_DR_DATA_9                  (0x0200UL << ADC_DR_DATA_Pos)           /*!< 0x00000200 */
+#define ADC_DR_DATA_10                 (0x0400UL << ADC_DR_DATA_Pos)           /*!< 0x00000400 */
+#define ADC_DR_DATA_11                 (0x0800UL << ADC_DR_DATA_Pos)           /*!< 0x00000800 */
+#define ADC_DR_DATA_12                 (0x1000UL << ADC_DR_DATA_Pos)           /*!< 0x00001000 */
+#define ADC_DR_DATA_13                 (0x2000UL << ADC_DR_DATA_Pos)           /*!< 0x00002000 */
+#define ADC_DR_DATA_14                 (0x4000UL << ADC_DR_DATA_Pos)           /*!< 0x00004000 */
+#define ADC_DR_DATA_15                 (0x8000UL << ADC_DR_DATA_Pos)           /*!< 0x00008000 */
+
+/********************  Bit definition for ADC_AWD2CR register  ****************/
+#define ADC_AWD2CR_AWD2CH_Pos          (0U)
+#define ADC_AWD2CR_AWD2CH_Msk          (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD2CR_AWD2CH              ADC_AWD2CR_AWD2CH_Msk                   /*!< ADC analog watchdog 2 monitored channel selection */
+#define ADC_AWD2CR_AWD2CH_0            (0x00001UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD2CR_AWD2CH_1            (0x00002UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD2CR_AWD2CH_2            (0x00004UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD2CR_AWD2CH_3            (0x00008UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD2CR_AWD2CH_4            (0x00010UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD2CR_AWD2CH_5            (0x00020UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD2CR_AWD2CH_6            (0x00040UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD2CR_AWD2CH_7            (0x00080UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD2CR_AWD2CH_8            (0x00100UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD2CR_AWD2CH_9            (0x00200UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD2CR_AWD2CH_10           (0x00400UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD2CR_AWD2CH_11           (0x00800UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD2CR_AWD2CH_12           (0x01000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD2CR_AWD2CH_13           (0x02000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD2CR_AWD2CH_14           (0x04000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD2CR_AWD2CH_15           (0x08000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD2CR_AWD2CH_16           (0x10000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD2CR_AWD2CH_17           (0x20000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD2CR_AWD2CH_18           (0x40000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_AWD3CR register  ****************/
+#define ADC_AWD3CR_AWD3CH_Pos          (0U)
+#define ADC_AWD3CR_AWD3CH_Msk          (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD3CR_AWD3CH              ADC_AWD3CR_AWD3CH_Msk                   /*!< ADC analog watchdog 3 monitored channel selection */
+#define ADC_AWD3CR_AWD3CH_0            (0x00001UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD3CR_AWD3CH_1            (0x00002UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD3CR_AWD3CH_2            (0x00004UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD3CR_AWD3CH_3            (0x00008UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD3CR_AWD3CH_4            (0x00010UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD3CR_AWD3CH_5            (0x00020UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD3CR_AWD3CH_6            (0x00040UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD3CR_AWD3CH_7            (0x00080UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD3CR_AWD3CH_8            (0x00100UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD3CR_AWD3CH_9            (0x00200UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD3CR_AWD3CH_10           (0x00400UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD3CR_AWD3CH_11           (0x00800UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD3CR_AWD3CH_12           (0x01000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD3CR_AWD3CH_13           (0x02000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD3CR_AWD3CH_14           (0x04000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD3CR_AWD3CH_15           (0x08000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD3CR_AWD3CH_16           (0x10000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD3CR_AWD3CH_17           (0x20000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD3CR_AWD3CH_18           (0x40000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_CALFACT register  ***************/
+#define ADC_CALFACT_CALFACT_Pos        (0U)
+#define ADC_CALFACT_CALFACT_Msk        (0x7FUL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x0000007F */
+#define ADC_CALFACT_CALFACT            ADC_CALFACT_CALFACT_Msk                 /*!< ADC calibration factor in single-ended mode */
+#define ADC_CALFACT_CALFACT_0          (0x01UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000001 */
+#define ADC_CALFACT_CALFACT_1          (0x02UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000002 */
+#define ADC_CALFACT_CALFACT_2          (0x04UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000004 */
+#define ADC_CALFACT_CALFACT_3          (0x08UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000008 */
+#define ADC_CALFACT_CALFACT_4          (0x10UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000010 */
+#define ADC_CALFACT_CALFACT_5          (0x20UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000020 */
+#define ADC_CALFACT_CALFACT_6          (0x40UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000040 */
+
+/*************************  ADC Common registers  *****************************/
+/********************  Bit definition for ADC_CCR register  *******************/
+#define ADC_CCR_PRESC_Pos              (18U)
+#define ADC_CCR_PRESC_Msk              (0xFUL << ADC_CCR_PRESC_Pos)            /*!< 0x003C0000 */
+#define ADC_CCR_PRESC                  ADC_CCR_PRESC_Msk                       /*!< ADC common clock prescaler, only for clock source asynchronous */
+#define ADC_CCR_PRESC_0                (0x1UL << ADC_CCR_PRESC_Pos)            /*!< 0x00040000 */
+#define ADC_CCR_PRESC_1                (0x2UL << ADC_CCR_PRESC_Pos)            /*!< 0x00080000 */
+#define ADC_CCR_PRESC_2                (0x4UL << ADC_CCR_PRESC_Pos)            /*!< 0x00100000 */
+#define ADC_CCR_PRESC_3                (0x8UL << ADC_CCR_PRESC_Pos)            /*!< 0x00200000 */
+
+#define ADC_CCR_VREFEN_Pos             (22U)
+#define ADC_CCR_VREFEN_Msk             (0x1UL << ADC_CCR_VREFEN_Pos)           /*!< 0x00400000 */
+#define ADC_CCR_VREFEN                 ADC_CCR_VREFEN_Msk                      /*!< ADC internal path to VrefInt enable */
+#define ADC_CCR_TSEN_Pos               (23U)
+#define ADC_CCR_TSEN_Msk               (0x1UL << ADC_CCR_TSEN_Pos)             /*!< 0x00800000 */
+#define ADC_CCR_TSEN                   ADC_CCR_TSEN_Msk                        /*!< ADC internal path to temperature sensor enable */
+#define ADC_CCR_VBATEN_Pos             (24U)
+#define ADC_CCR_VBATEN_Msk             (0x1UL << ADC_CCR_VBATEN_Pos)           /*!< 0x01000000 */
+#define ADC_CCR_VBATEN                 ADC_CCR_VBATEN_Msk                      /*!< ADC internal path to battery voltage enable */
+
+/* Legacy */
+#define ADC_CCR_LFMEN_Pos              (25U)
+#define ADC_CCR_LFMEN_Msk              (0x1UL << ADC_CCR_LFMEN_Pos)            /*!< 0x02000000 */
+#define ADC_CCR_LFMEN                  ADC_CCR_LFMEN_Msk                       /*!< Legacy feature, useless on STM32G0 (ADC common clock low frequency mode is automatically managed by ADC peripheral on STM32G0) */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 HDMI-CEC (CEC)                             */
+/*                                                                            */
+/******************************************************************************/
+
+/*******************  Bit definition for CEC_CR register  *********************/
+#define CEC_CR_CECEN_Pos         (0U)
+#define CEC_CR_CECEN_Msk         (0x1UL << CEC_CR_CECEN_Pos)                    /*!< 0x00000001 */
+#define CEC_CR_CECEN             CEC_CR_CECEN_Msk                               /*!< CEC Enable                         */
+#define CEC_CR_TXSOM_Pos         (1U)
+#define CEC_CR_TXSOM_Msk         (0x1UL << CEC_CR_TXSOM_Pos)                    /*!< 0x00000002 */
+#define CEC_CR_TXSOM             CEC_CR_TXSOM_Msk                               /*!< CEC Tx Start Of Message            */
+#define CEC_CR_TXEOM_Pos         (2U)
+#define CEC_CR_TXEOM_Msk         (0x1UL << CEC_CR_TXEOM_Pos)                    /*!< 0x00000004 */
+#define CEC_CR_TXEOM             CEC_CR_TXEOM_Msk                               /*!< CEC Tx End Of Message              */
+
+/*******************  Bit definition for CEC_CFGR register  *******************/
+#define CEC_CFGR_SFT_Pos         (0U)
+#define CEC_CFGR_SFT_Msk         (0x7UL << CEC_CFGR_SFT_Pos)                    /*!< 0x00000007 */
+#define CEC_CFGR_SFT             CEC_CFGR_SFT_Msk                               /*!< CEC Signal Free Time               */
+#define CEC_CFGR_RXTOL_Pos       (3U)
+#define CEC_CFGR_RXTOL_Msk       (0x1UL << CEC_CFGR_RXTOL_Pos)                  /*!< 0x00000008 */
+#define CEC_CFGR_RXTOL           CEC_CFGR_RXTOL_Msk                             /*!< CEC Tolerance                      */
+#define CEC_CFGR_BRESTP_Pos      (4U)
+#define CEC_CFGR_BRESTP_Msk      (0x1UL << CEC_CFGR_BRESTP_Pos)                 /*!< 0x00000010 */
+#define CEC_CFGR_BRESTP          CEC_CFGR_BRESTP_Msk                            /*!< CEC Rx Stop                        */
+#define CEC_CFGR_BREGEN_Pos      (5U)
+#define CEC_CFGR_BREGEN_Msk      (0x1UL << CEC_CFGR_BREGEN_Pos)                 /*!< 0x00000020 */
+#define CEC_CFGR_BREGEN          CEC_CFGR_BREGEN_Msk                            /*!< CEC Bit Rising Error generation    */
+#define CEC_CFGR_LBPEGEN_Pos     (6U)
+#define CEC_CFGR_LBPEGEN_Msk     (0x1UL << CEC_CFGR_LBPEGEN_Pos)                /*!< 0x00000040 */
+#define CEC_CFGR_LBPEGEN         CEC_CFGR_LBPEGEN_Msk                           /*!< CEC Long Bit Period Error gener.   */
+#define CEC_CFGR_BRDNOGEN_Pos    (7U)
+#define CEC_CFGR_BRDNOGEN_Msk    (0x1UL << CEC_CFGR_BRDNOGEN_Pos)               /*!< 0x00000080 */
+#define CEC_CFGR_BRDNOGEN        CEC_CFGR_BRDNOGEN_Msk                          /*!< CEC Broadcast No Error generation  */
+#define CEC_CFGR_SFTOPT_Pos      (8U)
+#define CEC_CFGR_SFTOPT_Msk      (0x1UL << CEC_CFGR_SFTOPT_Pos)                 /*!< 0x00000100 */
+#define CEC_CFGR_SFTOPT          CEC_CFGR_SFTOPT_Msk                            /*!< CEC Signal Free Time optional      */
+#define CEC_CFGR_OAR_Pos         (16U)
+#define CEC_CFGR_OAR_Msk         (0x7FFFUL << CEC_CFGR_OAR_Pos)                 /*!< 0x7FFF0000 */
+#define CEC_CFGR_OAR             CEC_CFGR_OAR_Msk                               /*!< CEC Own Address                    */
+#define CEC_CFGR_LSTN_Pos        (31U)
+#define CEC_CFGR_LSTN_Msk        (0x1UL << CEC_CFGR_LSTN_Pos)                   /*!< 0x80000000 */
+#define CEC_CFGR_LSTN            CEC_CFGR_LSTN_Msk                              /*!< CEC Listen mode                    */
+
+/*******************  Bit definition for CEC_TXDR register  *******************/
+#define CEC_TXDR_TXD_Pos         (0U)
+#define CEC_TXDR_TXD_Msk         (0xFFUL << CEC_TXDR_TXD_Pos)                   /*!< 0x000000FF */
+#define CEC_TXDR_TXD             CEC_TXDR_TXD_Msk                               /*!< CEC Tx Data                        */
+
+/*******************  Bit definition for CEC_RXDR register  *******************/
+#define CEC_RXDR_RXD_Pos         (0U)
+#define CEC_RXDR_RXD_Msk         (0xFFUL << CEC_RXDR_RXD_Pos)                   /*!< 0x000000FF */
+#define CEC_RXDR_RXD             CEC_RXDR_RXD_Msk                               /*!< CEC Rx Data                        */
+
+/*******************  Bit definition for CEC_ISR register  ********************/
+#define CEC_ISR_RXBR_Pos         (0U)
+#define CEC_ISR_RXBR_Msk         (0x1UL << CEC_ISR_RXBR_Pos)                    /*!< 0x00000001 */
+#define CEC_ISR_RXBR             CEC_ISR_RXBR_Msk                               /*!< CEC Rx-Byte Received                   */
+#define CEC_ISR_RXEND_Pos        (1U)
+#define CEC_ISR_RXEND_Msk        (0x1UL << CEC_ISR_RXEND_Pos)                   /*!< 0x00000002 */
+#define CEC_ISR_RXEND            CEC_ISR_RXEND_Msk                              /*!< CEC End Of Reception                   */
+#define CEC_ISR_RXOVR_Pos        (2U)
+#define CEC_ISR_RXOVR_Msk        (0x1UL << CEC_ISR_RXOVR_Pos)                   /*!< 0x00000004 */
+#define CEC_ISR_RXOVR            CEC_ISR_RXOVR_Msk                              /*!< CEC Rx-Overrun                         */
+#define CEC_ISR_BRE_Pos          (3U)
+#define CEC_ISR_BRE_Msk          (0x1UL << CEC_ISR_BRE_Pos)                     /*!< 0x00000008 */
+#define CEC_ISR_BRE              CEC_ISR_BRE_Msk                                /*!< CEC Rx Bit Rising Error                */
+#define CEC_ISR_SBPE_Pos         (4U)
+#define CEC_ISR_SBPE_Msk         (0x1UL << CEC_ISR_SBPE_Pos)                    /*!< 0x00000010 */
+#define CEC_ISR_SBPE             CEC_ISR_SBPE_Msk                               /*!< CEC Rx Short Bit period Error          */
+#define CEC_ISR_LBPE_Pos         (5U)
+#define CEC_ISR_LBPE_Msk         (0x1UL << CEC_ISR_LBPE_Pos)                    /*!< 0x00000020 */
+#define CEC_ISR_LBPE             CEC_ISR_LBPE_Msk                               /*!< CEC Rx Long Bit period Error           */
+#define CEC_ISR_RXACKE_Pos       (6U)
+#define CEC_ISR_RXACKE_Msk       (0x1UL << CEC_ISR_RXACKE_Pos)                  /*!< 0x00000040 */
+#define CEC_ISR_RXACKE           CEC_ISR_RXACKE_Msk                             /*!< CEC Rx Missing Acknowledge             */
+#define CEC_ISR_ARBLST_Pos       (7U)
+#define CEC_ISR_ARBLST_Msk       (0x1UL << CEC_ISR_ARBLST_Pos)                  /*!< 0x00000080 */
+#define CEC_ISR_ARBLST           CEC_ISR_ARBLST_Msk                             /*!< CEC Arbitration Lost                   */
+#define CEC_ISR_TXBR_Pos         (8U)
+#define CEC_ISR_TXBR_Msk         (0x1UL << CEC_ISR_TXBR_Pos)                    /*!< 0x00000100 */
+#define CEC_ISR_TXBR             CEC_ISR_TXBR_Msk                               /*!< CEC Tx Byte Request                    */
+#define CEC_ISR_TXEND_Pos        (9U)
+#define CEC_ISR_TXEND_Msk        (0x1UL << CEC_ISR_TXEND_Pos)                   /*!< 0x00000200 */
+#define CEC_ISR_TXEND            CEC_ISR_TXEND_Msk                              /*!< CEC End of Transmission                */
+#define CEC_ISR_TXUDR_Pos        (10U)
+#define CEC_ISR_TXUDR_Msk        (0x1UL << CEC_ISR_TXUDR_Pos)                   /*!< 0x00000400 */
+#define CEC_ISR_TXUDR            CEC_ISR_TXUDR_Msk                              /*!< CEC Tx-Buffer Underrun                 */
+#define CEC_ISR_TXERR_Pos        (11U)
+#define CEC_ISR_TXERR_Msk        (0x1UL << CEC_ISR_TXERR_Pos)                   /*!< 0x00000800 */
+#define CEC_ISR_TXERR            CEC_ISR_TXERR_Msk                              /*!< CEC Tx-Error                           */
+#define CEC_ISR_TXACKE_Pos       (12U)
+#define CEC_ISR_TXACKE_Msk       (0x1UL << CEC_ISR_TXACKE_Pos)                  /*!< 0x00001000 */
+#define CEC_ISR_TXACKE           CEC_ISR_TXACKE_Msk                             /*!< CEC Tx Missing Acknowledge             */
+
+/*******************  Bit definition for CEC_IER register  ********************/
+#define CEC_IER_RXBRIE_Pos       (0U)
+#define CEC_IER_RXBRIE_Msk       (0x1UL << CEC_IER_RXBRIE_Pos)                  /*!< 0x00000001 */
+#define CEC_IER_RXBRIE           CEC_IER_RXBRIE_Msk                             /*!< CEC Rx-Byte Received IT Enable         */
+#define CEC_IER_RXENDIE_Pos      (1U)
+#define CEC_IER_RXENDIE_Msk      (0x1UL << CEC_IER_RXENDIE_Pos)                 /*!< 0x00000002 */
+#define CEC_IER_RXENDIE          CEC_IER_RXENDIE_Msk                            /*!< CEC End Of Reception IT Enable         */
+#define CEC_IER_RXOVRIE_Pos      (2U)
+#define CEC_IER_RXOVRIE_Msk      (0x1UL << CEC_IER_RXOVRIE_Pos)                 /*!< 0x00000004 */
+#define CEC_IER_RXOVRIE          CEC_IER_RXOVRIE_Msk                            /*!< CEC Rx-Overrun IT Enable               */
+#define CEC_IER_BREIE_Pos        (3U)
+#define CEC_IER_BREIE_Msk        (0x1UL << CEC_IER_BREIE_Pos)                   /*!< 0x00000008 */
+#define CEC_IER_BREIE            CEC_IER_BREIE_Msk                              /*!< CEC Rx Bit Rising Error IT Enable      */
+#define CEC_IER_SBPEIE_Pos       (4U)
+#define CEC_IER_SBPEIE_Msk       (0x1UL << CEC_IER_SBPEIE_Pos)                  /*!< 0x00000010 */
+#define CEC_IER_SBPEIE           CEC_IER_SBPEIE_Msk                             /*!< CEC Rx Short Bit period Error IT Enable*/
+#define CEC_IER_LBPEIE_Pos       (5U)
+#define CEC_IER_LBPEIE_Msk       (0x1UL << CEC_IER_LBPEIE_Pos)                  /*!< 0x00000020 */
+#define CEC_IER_LBPEIE           CEC_IER_LBPEIE_Msk                             /*!< CEC Rx Long Bit period Error IT Enable */
+#define CEC_IER_RXACKEIE_Pos     (6U)
+#define CEC_IER_RXACKEIE_Msk     (0x1UL << CEC_IER_RXACKEIE_Pos)                /*!< 0x00000040 */
+#define CEC_IER_RXACKEIE         CEC_IER_RXACKEIE_Msk                           /*!< CEC Rx Missing Acknowledge IT Enable   */
+#define CEC_IER_ARBLSTIE_Pos     (7U)
+#define CEC_IER_ARBLSTIE_Msk     (0x1UL << CEC_IER_ARBLSTIE_Pos)                /*!< 0x00000080 */
+#define CEC_IER_ARBLSTIE         CEC_IER_ARBLSTIE_Msk                           /*!< CEC Arbitration Lost IT Enable         */
+#define CEC_IER_TXBRIE_Pos       (8U)
+#define CEC_IER_TXBRIE_Msk       (0x1UL << CEC_IER_TXBRIE_Pos)                  /*!< 0x00000100 */
+#define CEC_IER_TXBRIE           CEC_IER_TXBRIE_Msk                             /*!< CEC Tx Byte Request  IT Enable         */
+#define CEC_IER_TXENDIE_Pos      (9U)
+#define CEC_IER_TXENDIE_Msk      (0x1UL << CEC_IER_TXENDIE_Pos)                 /*!< 0x00000200 */
+#define CEC_IER_TXENDIE          CEC_IER_TXENDIE_Msk                            /*!< CEC End of Transmission IT Enable      */
+#define CEC_IER_TXUDRIE_Pos      (10U)
+#define CEC_IER_TXUDRIE_Msk      (0x1UL << CEC_IER_TXUDRIE_Pos)                 /*!< 0x00000400 */
+#define CEC_IER_TXUDRIE          CEC_IER_TXUDRIE_Msk                            /*!< CEC Tx-Buffer Underrun IT Enable       */
+#define CEC_IER_TXERRIE_Pos      (11U)
+#define CEC_IER_TXERRIE_Msk      (0x1UL << CEC_IER_TXERRIE_Pos)                 /*!< 0x00000800 */
+#define CEC_IER_TXERRIE          CEC_IER_TXERRIE_Msk                            /*!< CEC Tx-Error IT Enable                 */
+#define CEC_IER_TXACKEIE_Pos     (12U)
+#define CEC_IER_TXACKEIE_Msk     (0x1UL << CEC_IER_TXACKEIE_Pos)                /*!< 0x00001000 */
+#define CEC_IER_TXACKEIE         CEC_IER_TXACKEIE_Msk                           /*!< CEC Tx Missing Acknowledge IT Enable   */
+
+/******************************************************************************/
+/*                                                                            */
+/*                          CRC calculation unit                              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for CRC_DR register  *********************/
+#define CRC_DR_DR_Pos            (0U)
+#define CRC_DR_DR_Msk            (0xFFFFFFFFUL << CRC_DR_DR_Pos)                /*!< 0xFFFFFFFF */
+#define CRC_DR_DR                CRC_DR_DR_Msk                                  /*!< Data register bits */
+
+/*******************  Bit definition for CRC_IDR register  ********************/
+#define CRC_IDR_IDR_Pos          (0U)
+#define CRC_IDR_IDR_Msk          (0xFFFFFFFFUL << CRC_IDR_IDR_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_IDR_IDR              CRC_IDR_IDR_Msk                                /*!< General-purpose 32-bits data register bits */
+
+/********************  Bit definition for CRC_CR register  ********************/
+#define CRC_CR_RESET_Pos         (0U)
+#define CRC_CR_RESET_Msk         (0x1UL << CRC_CR_RESET_Pos)                    /*!< 0x00000001 */
+#define CRC_CR_RESET             CRC_CR_RESET_Msk                               /*!< RESET the CRC computation unit bit */
+#define CRC_CR_POLYSIZE_Pos      (3U)
+#define CRC_CR_POLYSIZE_Msk      (0x3UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000018 */
+#define CRC_CR_POLYSIZE          CRC_CR_POLYSIZE_Msk                            /*!< Polynomial size bits */
+#define CRC_CR_POLYSIZE_0        (0x1UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000008 */
+#define CRC_CR_POLYSIZE_1        (0x2UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000010 */
+#define CRC_CR_REV_IN_Pos        (5U)
+#define CRC_CR_REV_IN_Msk        (0x3UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000060 */
+#define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                              /*!< REV_IN Reverse Input Data bits */
+#define CRC_CR_REV_IN_0          (0x1UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000020 */
+#define CRC_CR_REV_IN_1          (0x2UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000040 */
+#define CRC_CR_REV_OUT_Pos       (7U)
+#define CRC_CR_REV_OUT_Msk       (0x1UL << CRC_CR_REV_OUT_Pos)                  /*!< 0x00000080 */
+#define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                             /*!< REV_OUT Reverse Output Data bits */
+
+/*******************  Bit definition for CRC_INIT register  *******************/
+#define CRC_INIT_INIT_Pos        (0U)
+#define CRC_INIT_INIT_Msk        (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)            /*!< 0xFFFFFFFF */
+#define CRC_INIT_INIT            CRC_INIT_INIT_Msk                              /*!< Initial CRC value bits */
+
+/*******************  Bit definition for CRC_POL register  ********************/
+#define CRC_POL_POL_Pos          (0U)
+#define CRC_POL_POL_Msk          (0xFFFFFFFFUL << CRC_POL_POL_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_POL_POL              CRC_POL_POL_Msk                                /*!< Coefficients of the polynomial */
+
+/******************************************************************************/
+/*                                                                            */
+/*                       Advanced Encryption Standard (AES)                   */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for AES_CR register  *********************/
+#define AES_CR_EN_Pos            (0U)
+#define AES_CR_EN_Msk            (0x1UL << AES_CR_EN_Pos)                       /*!< 0x00000001 */
+#define AES_CR_EN                AES_CR_EN_Msk                                  /*!< AES Enable */
+#define AES_CR_DATATYPE_Pos      (1U)
+#define AES_CR_DATATYPE_Msk      (0x3UL << AES_CR_DATATYPE_Pos)                 /*!< 0x00000006 */
+#define AES_CR_DATATYPE          AES_CR_DATATYPE_Msk                            /*!< Data type selection */
+#define AES_CR_DATATYPE_0        (0x1UL << AES_CR_DATATYPE_Pos)                 /*!< 0x00000002 */
+#define AES_CR_DATATYPE_1        (0x2UL << AES_CR_DATATYPE_Pos)                 /*!< 0x00000004 */
+
+#define AES_CR_MODE_Pos          (3U)
+#define AES_CR_MODE_Msk          (0x3UL << AES_CR_MODE_Pos)                     /*!< 0x00000018 */
+#define AES_CR_MODE              AES_CR_MODE_Msk                                /*!< AES Mode Of Operation */
+#define AES_CR_MODE_0            (0x1UL << AES_CR_MODE_Pos)                     /*!< 0x00000008 */
+#define AES_CR_MODE_1            (0x2UL << AES_CR_MODE_Pos)                     /*!< 0x00000010 */
+
+#define AES_CR_CHMOD_Pos         (5U)
+#define AES_CR_CHMOD_Msk         (0x803UL << AES_CR_CHMOD_Pos)                  /*!< 0x00010060 */
+#define AES_CR_CHMOD             AES_CR_CHMOD_Msk                               /*!< AES Chaining Mode */
+#define AES_CR_CHMOD_0           (0x001UL << AES_CR_CHMOD_Pos)                  /*!< 0x00000020 */
+#define AES_CR_CHMOD_1           (0x002UL << AES_CR_CHMOD_Pos)                  /*!< 0x00000040 */
+#define AES_CR_CHMOD_2           (0x800UL << AES_CR_CHMOD_Pos)                  /*!< 0x00010000 */
+
+#define AES_CR_CCFC_Pos          (7U)
+#define AES_CR_CCFC_Msk          (0x1UL << AES_CR_CCFC_Pos)                     /*!< 0x00000080 */
+#define AES_CR_CCFC              AES_CR_CCFC_Msk                                /*!< Computation Complete Flag Clear */
+#define AES_CR_ERRC_Pos          (8U)
+#define AES_CR_ERRC_Msk          (0x1UL << AES_CR_ERRC_Pos)                     /*!< 0x00000100 */
+#define AES_CR_ERRC              AES_CR_ERRC_Msk                                /*!< Error Clear */
+#define AES_CR_CCFIE_Pos         (9U)
+#define AES_CR_CCFIE_Msk         (0x1UL << AES_CR_CCFIE_Pos)                    /*!< 0x00000200 */
+#define AES_CR_CCFIE             AES_CR_CCFIE_Msk                               /*!< Computation Complete Flag Interrupt Enable */
+#define AES_CR_ERRIE_Pos         (10U)
+#define AES_CR_ERRIE_Msk         (0x1UL << AES_CR_ERRIE_Pos)                    /*!< 0x00000400 */
+#define AES_CR_ERRIE             AES_CR_ERRIE_Msk                               /*!< Error Interrupt Enable */
+#define AES_CR_DMAINEN_Pos       (11U)
+#define AES_CR_DMAINEN_Msk       (0x1UL << AES_CR_DMAINEN_Pos)                  /*!< 0x00000800 */
+#define AES_CR_DMAINEN           AES_CR_DMAINEN_Msk                             /*!< Enable data input phase DMA management  */
+#define AES_CR_DMAOUTEN_Pos      (12U)
+#define AES_CR_DMAOUTEN_Msk      (0x1UL << AES_CR_DMAOUTEN_Pos)                 /*!< 0x00001000 */
+#define AES_CR_DMAOUTEN          AES_CR_DMAOUTEN_Msk                            /*!< Enable data output phase DMA management */
+
+#define AES_CR_NPBLB_Pos         (20U)
+#define AES_CR_NPBLB_Msk         (0xFUL << AES_CR_NPBLB_Pos)                    /*!< 0x00F00000 */
+#define AES_CR_NPBLB             AES_CR_NPBLB_Msk                               /*!< Number of padding bytes in last block of payload. */
+#define AES_CR_NPBLB_0           (0x1UL << AES_CR_NPBLB_Pos)                    /*!< 0x00100000 */
+#define AES_CR_NPBLB_1           (0x2UL << AES_CR_NPBLB_Pos)                    /*!< 0x00200000 */
+#define AES_CR_NPBLB_2           (0x4UL << AES_CR_NPBLB_Pos)                    /*!< 0x00400000 */
+#define AES_CR_NPBLB_3           (0x8UL << AES_CR_NPBLB_Pos)                    /*!< 0x00800000 */
+
+#define AES_CR_GCMPH_Pos         (13U)
+#define AES_CR_GCMPH_Msk         (0x3UL << AES_CR_GCMPH_Pos)                    /*!< 0x00006000 */
+#define AES_CR_GCMPH             AES_CR_GCMPH_Msk                               /*!< GCM Phase */
+#define AES_CR_GCMPH_0           (0x1UL << AES_CR_GCMPH_Pos)                    /*!< 0x00002000 */
+#define AES_CR_GCMPH_1           (0x2UL << AES_CR_GCMPH_Pos)                    /*!< 0x00004000 */
+
+#define AES_CR_KEYSIZE_Pos       (18U)
+#define AES_CR_KEYSIZE_Msk       (0x1UL << AES_CR_KEYSIZE_Pos)                  /*!< 0x00040000 */
+#define AES_CR_KEYSIZE           AES_CR_KEYSIZE_Msk                             /*!< Key size selection */
+
+/*******************  Bit definition for AES_SR register  *********************/
+#define AES_SR_CCF_Pos           (0U)
+#define AES_SR_CCF_Msk           (0x1UL << AES_SR_CCF_Pos)                      /*!< 0x00000001 */
+#define AES_SR_CCF               AES_SR_CCF_Msk                                 /*!< Computation Complete Flag */
+#define AES_SR_RDERR_Pos         (1U)
+#define AES_SR_RDERR_Msk         (0x1UL << AES_SR_RDERR_Pos)                    /*!< 0x00000002 */
+#define AES_SR_RDERR             AES_SR_RDERR_Msk                               /*!< Read Error Flag */
+#define AES_SR_WRERR_Pos         (2U)
+#define AES_SR_WRERR_Msk         (0x1UL << AES_SR_WRERR_Pos)                    /*!< 0x00000004 */
+#define AES_SR_WRERR             AES_SR_WRERR_Msk                               /*!< Write Error Flag */
+#define AES_SR_BUSY_Pos          (3U)
+#define AES_SR_BUSY_Msk          (0x1UL << AES_SR_BUSY_Pos)                     /*!< 0x00000008 */
+#define AES_SR_BUSY              AES_SR_BUSY_Msk                                /*!< Busy Flag */
+
+/*******************  Bit definition for AES_DINR register  *******************/
+#define AES_DINR_Pos             (0U)
+#define AES_DINR_Msk             (0xFFFFFFFFUL << AES_DINR_Pos)                 /*!< 0xFFFFFFFF */
+#define AES_DINR                 AES_DINR_Msk                                   /*!< AES Data Input Register */
+
+/*******************  Bit definition for AES_DOUTR register  ******************/
+#define AES_DOUTR_Pos            (0U)
+#define AES_DOUTR_Msk            (0xFFFFFFFFUL << AES_DOUTR_Pos)                /*!< 0xFFFFFFFF */
+#define AES_DOUTR                AES_DOUTR_Msk                                  /*!< AES Data Output Register */
+
+/*******************  Bit definition for AES_KEYR0 register  ******************/
+#define AES_KEYR0_Pos            (0U)
+#define AES_KEYR0_Msk            (0xFFFFFFFFUL << AES_KEYR0_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR0                AES_KEYR0_Msk                                  /*!< AES Key Register 0 */
+
+/*******************  Bit definition for AES_KEYR1 register  ******************/
+#define AES_KEYR1_Pos            (0U)
+#define AES_KEYR1_Msk            (0xFFFFFFFFUL << AES_KEYR1_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR1                AES_KEYR1_Msk                                  /*!< AES Key Register 1 */
+
+/*******************  Bit definition for AES_KEYR2 register  ******************/
+#define AES_KEYR2_Pos            (0U)
+#define AES_KEYR2_Msk            (0xFFFFFFFFUL << AES_KEYR2_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR2                AES_KEYR2_Msk                                  /*!< AES Key Register 2 */
+
+/*******************  Bit definition for AES_KEYR3 register  ******************/
+#define AES_KEYR3_Pos            (0U)
+#define AES_KEYR3_Msk            (0xFFFFFFFFUL << AES_KEYR3_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR3                AES_KEYR3_Msk                                  /*!< AES Key Register 3 */
+
+/*******************  Bit definition for AES_KEYR4 register  ******************/
+#define AES_KEYR4_Pos            (0U)
+#define AES_KEYR4_Msk            (0xFFFFFFFFUL << AES_KEYR4_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR4                AES_KEYR4_Msk                                  /*!< AES Key Register 4 */
+
+/*******************  Bit definition for AES_KEYR5 register  ******************/
+#define AES_KEYR5_Pos            (0U)
+#define AES_KEYR5_Msk            (0xFFFFFFFFUL << AES_KEYR5_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR5                AES_KEYR5_Msk                                  /*!< AES Key Register 5 */
+
+/*******************  Bit definition for AES_KEYR6 register  ******************/
+#define AES_KEYR6_Pos            (0U)
+#define AES_KEYR6_Msk            (0xFFFFFFFFUL << AES_KEYR6_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR6                AES_KEYR6_Msk                                  /*!< AES Key Register 6 */
+
+/*******************  Bit definition for AES_KEYR7 register  ******************/
+#define AES_KEYR7_Pos            (0U)
+#define AES_KEYR7_Msk            (0xFFFFFFFFUL << AES_KEYR7_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR7                AES_KEYR7_Msk                                  /*!< AES Key Register 7 */
+
+/*******************  Bit definition for AES_IVR0 register   ******************/
+#define AES_IVR0_Pos             (0U)
+#define AES_IVR0_Msk             (0xFFFFFFFFUL << AES_IVR0_Pos)                 /*!< 0xFFFFFFFF */
+#define AES_IVR0                 AES_IVR0_Msk                                   /*!< AES Initialization Vector Register 0 */
+
+/*******************  Bit definition for AES_IVR1 register   ******************/
+#define AES_IVR1_Pos             (0U)
+#define AES_IVR1_Msk             (0xFFFFFFFFUL << AES_IVR1_Pos)                 /*!< 0xFFFFFFFF */
+#define AES_IVR1                 AES_IVR1_Msk                                   /*!< AES Initialization Vector Register 1 */
+
+/*******************  Bit definition for AES_IVR2 register   ******************/
+#define AES_IVR2_Pos             (0U)
+#define AES_IVR2_Msk             (0xFFFFFFFFUL << AES_IVR2_Pos)                /*!< 0xFFFFFFFF */
+#define AES_IVR2                 AES_IVR2_Msk                                  /*!< AES Initialization Vector Register 2 */
+
+/*******************  Bit definition for AES_IVR3 register   ******************/
+#define AES_IVR3_Pos             (0U)
+#define AES_IVR3_Msk             (0xFFFFFFFFUL << AES_IVR3_Pos)                /*!< 0xFFFFFFFF */
+#define AES_IVR3                 AES_IVR3_Msk                                  /*!< AES Initialization Vector Register 3 */
+
+/*******************  Bit definition for AES_SUSP0R register  ******************/
+#define AES_SUSP0R_Pos           (0U)
+#define AES_SUSP0R_Msk           (0xFFFFFFFFUL << AES_SUSP0R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP0R               AES_SUSP0R_Msk                                /*!< AES Suspend registers 0 */
+
+/*******************  Bit definition for AES_SUSP1R register  ******************/
+#define AES_SUSP1R_Pos           (0U)
+#define AES_SUSP1R_Msk           (0xFFFFFFFFUL << AES_SUSP1R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP1R               AES_SUSP1R_Msk                                /*!< AES Suspend registers 1 */
+
+/*******************  Bit definition for AES_SUSP2R register  ******************/
+#define AES_SUSP2R_Pos           (0U)
+#define AES_SUSP2R_Msk           (0xFFFFFFFFUL << AES_SUSP2R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP2R               AES_SUSP2R_Msk                                /*!< AES Suspend registers 2 */
+
+/*******************  Bit definition for AES_SUSP3R register  ******************/
+#define AES_SUSP3R_Pos           (0U)
+#define AES_SUSP3R_Msk           (0xFFFFFFFFUL << AES_SUSP3R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP3R               AES_SUSP3R_Msk                                /*!< AES Suspend registers 3 */
+
+/*******************  Bit definition for AES_SUSP4R register  ******************/
+#define AES_SUSP4R_Pos           (0U)
+#define AES_SUSP4R_Msk           (0xFFFFFFFFUL << AES_SUSP4R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP4R               AES_SUSP4R_Msk                                /*!< AES Suspend registers 4 */
+
+/*******************  Bit definition for AES_SUSP5R register  ******************/
+#define AES_SUSP5R_Pos           (0U)
+#define AES_SUSP5R_Msk           (0xFFFFFFFFUL << AES_SUSP5R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP5R               AES_SUSP5R_Msk                                /*!< AES Suspend registers 5 */
+
+/*******************  Bit definition for AES_SUSP6R register  ******************/
+#define AES_SUSP6R_Pos           (0U)
+#define AES_SUSP6R_Msk           (0xFFFFFFFFUL << AES_SUSP6R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP6R               AES_SUSP6R_Msk                                /*!< AES Suspend registers 6 */
+
+/*******************  Bit definition for AES_SUSP7R register  ******************/
+#define AES_SUSP7R_Pos           (0U)
+#define AES_SUSP7R_Msk           (0xFFFFFFFFUL << AES_SUSP7R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP7R               AES_SUSP7R_Msk                                /*!< AES Suspend registers 7 */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Digital to Analog Converter                           */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions
+*/
+#define DAC_ADDITIONAL_TRIGGERS_SUPPORT
+
+/********************  Bit definition for DAC_CR register  ********************/
+#define DAC_CR_EN1_Pos              (0U)
+#define DAC_CR_EN1_Msk              (0x1UL << DAC_CR_EN1_Pos)                  /*!< 0x00000001 */
+#define DAC_CR_EN1                  DAC_CR_EN1_Msk                             /*!<DAC channel1 enable */
+#define DAC_CR_TEN1_Pos             (1U)
+#define DAC_CR_TEN1_Msk             (0x1UL << DAC_CR_TEN1_Pos)                 /*!< 0x00000002 */
+#define DAC_CR_TEN1                 DAC_CR_TEN1_Msk                            /*!<DAC channel1 Trigger enable */
+
+#define DAC_CR_TSEL1_Pos            (2U)
+#define DAC_CR_TSEL1_Msk            (0xFUL << DAC_CR_TSEL1_Pos)                /*!< 0x0000003C */
+#define DAC_CR_TSEL1                DAC_CR_TSEL1_Msk                           /*!<TSEL1[3:0] (DAC channel1 Trigger selection) */
+#define DAC_CR_TSEL1_0              (0x1UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000004 */
+#define DAC_CR_TSEL1_1              (0x2UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000008 */
+#define DAC_CR_TSEL1_2              (0x4UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000010 */
+#define DAC_CR_TSEL1_3              (0x8UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000020 */
+
+#define DAC_CR_WAVE1_Pos            (6U)
+#define DAC_CR_WAVE1_Msk            (0x3UL << DAC_CR_WAVE1_Pos)                /*!< 0x000000C0 */
+#define DAC_CR_WAVE1                DAC_CR_WAVE1_Msk                           /*!<WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */
+#define DAC_CR_WAVE1_0              (0x1UL << DAC_CR_WAVE1_Pos)                /*!< 0x00000040 */
+#define DAC_CR_WAVE1_1              (0x2UL << DAC_CR_WAVE1_Pos)                /*!< 0x00000080 */
+
+#define DAC_CR_MAMP1_Pos            (8U)
+#define DAC_CR_MAMP1_Msk            (0xFUL << DAC_CR_MAMP1_Pos)                /*!< 0x00000F00 */
+#define DAC_CR_MAMP1                DAC_CR_MAMP1_Msk                           /*!<MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
+#define DAC_CR_MAMP1_0              (0x1UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000100 */
+#define DAC_CR_MAMP1_1              (0x2UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000200 */
+#define DAC_CR_MAMP1_2              (0x4UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000400 */
+#define DAC_CR_MAMP1_3              (0x8UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000800 */
+
+#define DAC_CR_DMAEN1_Pos           (12U)
+#define DAC_CR_DMAEN1_Msk           (0x1UL << DAC_CR_DMAEN1_Pos)               /*!< 0x00001000 */
+#define DAC_CR_DMAEN1               DAC_CR_DMAEN1_Msk                          /*!<DAC channel1 DMA enable */
+#define DAC_CR_DMAUDRIE1_Pos        (13U)
+#define DAC_CR_DMAUDRIE1_Msk        (0x1UL << DAC_CR_DMAUDRIE1_Pos)            /*!< 0x00002000 */
+#define DAC_CR_DMAUDRIE1            DAC_CR_DMAUDRIE1_Msk                       /*!<DAC channel 1 DMA underrun interrupt enable  >*/
+#define DAC_CR_CEN1_Pos             (14U)
+#define DAC_CR_CEN1_Msk             (0x1UL << DAC_CR_CEN1_Pos)                 /*!< 0x00004000 */
+#define DAC_CR_CEN1                 DAC_CR_CEN1_Msk                            /*!<DAC channel 1 calibration enable >*/
+
+#define DAC_CR_EN2_Pos              (16U)
+#define DAC_CR_EN2_Msk              (0x1UL << DAC_CR_EN2_Pos)                  /*!< 0x00010000 */
+#define DAC_CR_EN2                  DAC_CR_EN2_Msk                             /*!<DAC channel2 enable */
+#define DAC_CR_TEN2_Pos             (17U)
+#define DAC_CR_TEN2_Msk             (0x1UL << DAC_CR_TEN2_Pos)                 /*!< 0x00020000 */
+#define DAC_CR_TEN2                 DAC_CR_TEN2_Msk                            /*!<DAC channel2 Trigger enable */
+
+#define DAC_CR_TSEL2_Pos            (18U)
+#define DAC_CR_TSEL2_Msk            (0xFUL << DAC_CR_TSEL2_Pos)                /*!< 0x003C0000 */
+#define DAC_CR_TSEL2                DAC_CR_TSEL2_Msk                           /*!<TSEL2[2:0] (DAC channel2 Trigger selection) */
+#define DAC_CR_TSEL2_0              (0x1UL << DAC_CR_TSEL2_Pos)                /*!< 0x00040000 */
+#define DAC_CR_TSEL2_1              (0x2UL << DAC_CR_TSEL2_Pos)                /*!< 0x00080000 */
+#define DAC_CR_TSEL2_2              (0x4UL << DAC_CR_TSEL2_Pos)                /*!< 0x00100000 */
+#define DAC_CR_TSEL2_3              (0x8UL << DAC_CR_TSEL2_Pos)                /*!< 0x00200000 */
+
+#define DAC_CR_WAVE2_Pos            (22U)
+#define DAC_CR_WAVE2_Msk            (0x3UL << DAC_CR_WAVE2_Pos)                /*!< 0x00C00000 */
+#define DAC_CR_WAVE2                DAC_CR_WAVE2_Msk                           /*!<WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
+#define DAC_CR_WAVE2_0              (0x1UL << DAC_CR_WAVE2_Pos)                /*!< 0x00400000 */
+#define DAC_CR_WAVE2_1              (0x2UL << DAC_CR_WAVE2_Pos)                /*!< 0x00800000 */
+
+#define DAC_CR_MAMP2_Pos            (24U)
+#define DAC_CR_MAMP2_Msk            (0xFUL << DAC_CR_MAMP2_Pos)                /*!< 0x0F000000 */
+#define DAC_CR_MAMP2                DAC_CR_MAMP2_Msk                           /*!<MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
+#define DAC_CR_MAMP2_0              (0x1UL << DAC_CR_MAMP2_Pos)                /*!< 0x01000000 */
+#define DAC_CR_MAMP2_1              (0x2UL << DAC_CR_MAMP2_Pos)                /*!< 0x02000000 */
+#define DAC_CR_MAMP2_2              (0x4UL << DAC_CR_MAMP2_Pos)                /*!< 0x04000000 */
+#define DAC_CR_MAMP2_3              (0x8UL << DAC_CR_MAMP2_Pos)                /*!< 0x08000000 */
+
+#define DAC_CR_DMAEN2_Pos           (28U)
+#define DAC_CR_DMAEN2_Msk           (0x1UL << DAC_CR_DMAEN2_Pos)               /*!< 0x10000000 */
+#define DAC_CR_DMAEN2               DAC_CR_DMAEN2_Msk                          /*!<DAC channel2 DMA enabled */
+#define DAC_CR_DMAUDRIE2_Pos        (29U)
+#define DAC_CR_DMAUDRIE2_Msk        (0x1UL << DAC_CR_DMAUDRIE2_Pos)            /*!< 0x20000000 */
+#define DAC_CR_DMAUDRIE2            DAC_CR_DMAUDRIE2_Msk                       /*!<DAC channel2 DMA underrun interrupt enable  >*/
+#define DAC_CR_CEN2_Pos             (30U)
+#define DAC_CR_CEN2_Msk             (0x1UL << DAC_CR_CEN2_Pos)                 /*!< 0x40000000 */
+#define DAC_CR_CEN2                 DAC_CR_CEN2_Msk                            /*!<DAC channel2 calibration enable >*/
+
+/*****************  Bit definition for DAC_SWTRIGR register  ******************/
+#define DAC_SWTRIGR_SWTRIG1_Pos     (0U)
+#define DAC_SWTRIGR_SWTRIG1_Msk     (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)         /*!< 0x00000001 */
+#define DAC_SWTRIGR_SWTRIG1         DAC_SWTRIGR_SWTRIG1_Msk                    /*!<DAC channel1 software trigger */
+#define DAC_SWTRIGR_SWTRIG2_Pos     (1U)
+#define DAC_SWTRIGR_SWTRIG2_Msk     (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)         /*!< 0x00000002 */
+#define DAC_SWTRIGR_SWTRIG2         DAC_SWTRIGR_SWTRIG2_Msk                    /*!<DAC channel2 software trigger */
+
+/*****************  Bit definition for DAC_DHR12R1 register  ******************/
+#define DAC_DHR12R1_DACC1DHR_Pos    (0U)
+#define DAC_DHR12R1_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)      /*!< 0x00000FFF */
+#define DAC_DHR12R1_DACC1DHR        DAC_DHR12R1_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12L1 register  ******************/
+#define DAC_DHR12L1_DACC1DHR_Pos    (4U)
+#define DAC_DHR12L1_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)      /*!< 0x0000FFF0 */
+#define DAC_DHR12L1_DACC1DHR        DAC_DHR12L1_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Left aligned data */
+
+/******************  Bit definition for DAC_DHR8R1 register  ******************/
+#define DAC_DHR8R1_DACC1DHR_Pos     (0U)
+#define DAC_DHR8R1_DACC1DHR_Msk     (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)        /*!< 0x000000FF */
+#define DAC_DHR8R1_DACC1DHR         DAC_DHR8R1_DACC1DHR_Msk                    /*!<DAC channel1 8-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12R2 register  ******************/
+#define DAC_DHR12R2_DACC2DHR_Pos    (0U)
+#define DAC_DHR12R2_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)      /*!< 0x00000FFF */
+#define DAC_DHR12R2_DACC2DHR        DAC_DHR12R2_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12L2 register  ******************/
+#define DAC_DHR12L2_DACC2DHR_Pos    (4U)
+#define DAC_DHR12L2_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)      /*!< 0x0000FFF0 */
+#define DAC_DHR12L2_DACC2DHR        DAC_DHR12L2_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Left aligned data */
+
+/******************  Bit definition for DAC_DHR8R2 register  ******************/
+#define DAC_DHR8R2_DACC2DHR_Pos     (0U)
+#define DAC_DHR8R2_DACC2DHR_Msk     (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)        /*!< 0x000000FF */
+#define DAC_DHR8R2_DACC2DHR         DAC_DHR8R2_DACC2DHR_Msk                    /*!<DAC channel2 8-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12RD register  ******************/
+#define DAC_DHR12RD_DACC1DHR_Pos    (0U)
+#define DAC_DHR12RD_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)      /*!< 0x00000FFF */
+#define DAC_DHR12RD_DACC1DHR        DAC_DHR12RD_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Right aligned data */
+#define DAC_DHR12RD_DACC2DHR_Pos    (16U)
+#define DAC_DHR12RD_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)      /*!< 0x0FFF0000 */
+#define DAC_DHR12RD_DACC2DHR        DAC_DHR12RD_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12LD register  ******************/
+#define DAC_DHR12LD_DACC1DHR_Pos    (4U)
+#define DAC_DHR12LD_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)      /*!< 0x0000FFF0 */
+#define DAC_DHR12LD_DACC1DHR        DAC_DHR12LD_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Left aligned data */
+#define DAC_DHR12LD_DACC2DHR_Pos    (20U)
+#define DAC_DHR12LD_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)      /*!< 0xFFF00000 */
+#define DAC_DHR12LD_DACC2DHR        DAC_DHR12LD_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Left aligned data */
+
+/******************  Bit definition for DAC_DHR8RD register  ******************/
+#define DAC_DHR8RD_DACC1DHR_Pos     (0U)
+#define DAC_DHR8RD_DACC1DHR_Msk     (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)        /*!< 0x000000FF */
+#define DAC_DHR8RD_DACC1DHR         DAC_DHR8RD_DACC1DHR_Msk                    /*!<DAC channel1 8-bit Right aligned data */
+#define DAC_DHR8RD_DACC2DHR_Pos     (8U)
+#define DAC_DHR8RD_DACC2DHR_Msk     (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)        /*!< 0x0000FF00 */
+#define DAC_DHR8RD_DACC2DHR         DAC_DHR8RD_DACC2DHR_Msk                    /*!<DAC channel2 8-bit Right aligned data */
+
+/*******************  Bit definition for DAC_DOR1 register  *******************/
+#define DAC_DOR1_DACC1DOR_Pos       (0U)
+#define DAC_DOR1_DACC1DOR_Msk       (0xFFFUL << DAC_DOR1_DACC1DOR_Pos)         /*!< 0x00000FFF */
+#define DAC_DOR1_DACC1DOR           DAC_DOR1_DACC1DOR_Msk                      /*!<DAC channel1 data output */
+
+/*******************  Bit definition for DAC_DOR2 register  *******************/
+#define DAC_DOR2_DACC2DOR_Pos       (0U)
+#define DAC_DOR2_DACC2DOR_Msk       (0xFFFUL << DAC_DOR2_DACC2DOR_Pos)         /*!< 0x00000FFF */
+#define DAC_DOR2_DACC2DOR           DAC_DOR2_DACC2DOR_Msk                      /*!<DAC channel2 data output */
+
+/********************  Bit definition for DAC_SR register  ********************/
+#define DAC_SR_DMAUDR1_Pos          (13U)
+#define DAC_SR_DMAUDR1_Msk          (0x1UL << DAC_SR_DMAUDR1_Pos)              /*!< 0x00002000 */
+#define DAC_SR_DMAUDR1              DAC_SR_DMAUDR1_Msk                         /*!<DAC channel1 DMA underrun flag */
+#define DAC_SR_CAL_FLAG1_Pos        (14U)
+#define DAC_SR_CAL_FLAG1_Msk        (0x1UL << DAC_SR_CAL_FLAG1_Pos)            /*!< 0x00004000 */
+#define DAC_SR_CAL_FLAG1            DAC_SR_CAL_FLAG1_Msk                       /*!<DAC channel1 calibration offset status */
+#define DAC_SR_BWST1_Pos            (15U)
+#define DAC_SR_BWST1_Msk            (0x1UL << DAC_SR_BWST1_Pos)                /*!< 0x00008000 */
+#define DAC_SR_BWST1                DAC_SR_BWST1_Msk                           /*!<DAC channel1 busy writing sample time flag */
+
+#define DAC_SR_DMAUDR2_Pos          (29U)
+#define DAC_SR_DMAUDR2_Msk          (0x1UL << DAC_SR_DMAUDR2_Pos)              /*!< 0x20000000 */
+#define DAC_SR_DMAUDR2              DAC_SR_DMAUDR2_Msk                         /*!<DAC channel2 DMA underrun flag */
+#define DAC_SR_CAL_FLAG2_Pos        (30U)
+#define DAC_SR_CAL_FLAG2_Msk        (0x1UL << DAC_SR_CAL_FLAG2_Pos)            /*!< 0x40000000 */
+#define DAC_SR_CAL_FLAG2            DAC_SR_CAL_FLAG2_Msk                       /*!<DAC channel2 calibration offset status */
+#define DAC_SR_BWST2_Pos            (31U)
+#define DAC_SR_BWST2_Msk            (0x1UL << DAC_SR_BWST2_Pos)                /*!< 0x80000000 */
+#define DAC_SR_BWST2                DAC_SR_BWST2_Msk                           /*!<DAC channel2 busy writing sample time flag */
+
+/*******************  Bit definition for DAC_CCR register  ********************/
+#define DAC_CCR_OTRIM1_Pos          (0U)
+#define DAC_CCR_OTRIM1_Msk          (0x1FUL << DAC_CCR_OTRIM1_Pos)             /*!< 0x0000001F */
+#define DAC_CCR_OTRIM1              DAC_CCR_OTRIM1_Msk                         /*!<DAC channel1 offset trimming value */
+#define DAC_CCR_OTRIM2_Pos          (16U)
+#define DAC_CCR_OTRIM2_Msk          (0x1FUL << DAC_CCR_OTRIM2_Pos)             /*!< 0x001F0000 */
+#define DAC_CCR_OTRIM2              DAC_CCR_OTRIM2_Msk                         /*!<DAC channel2 offset trimming value */
+
+/*******************  Bit definition for DAC_MCR register  *******************/
+#define DAC_MCR_MODE1_Pos           (0U)
+#define DAC_MCR_MODE1_Msk           (0x7UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000007 */
+#define DAC_MCR_MODE1               DAC_MCR_MODE1_Msk                          /*!<MODE1[2:0] (DAC channel1 mode) */
+#define DAC_MCR_MODE1_0             (0x1UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000001 */
+#define DAC_MCR_MODE1_1             (0x2UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000002 */
+#define DAC_MCR_MODE1_2             (0x4UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000004 */
+
+#define DAC_MCR_MODE2_Pos           (16U)
+#define DAC_MCR_MODE2_Msk           (0x7UL << DAC_MCR_MODE2_Pos)               /*!< 0x00070000 */
+#define DAC_MCR_MODE2               DAC_MCR_MODE2_Msk                          /*!<MODE2[2:0] (DAC channel2 mode) */
+#define DAC_MCR_MODE2_0             (0x1UL << DAC_MCR_MODE2_Pos)               /*!< 0x00010000 */
+#define DAC_MCR_MODE2_1             (0x2UL << DAC_MCR_MODE2_Pos)               /*!< 0x00020000 */
+#define DAC_MCR_MODE2_2             (0x4UL << DAC_MCR_MODE2_Pos)               /*!< 0x00040000 */
+
+/******************  Bit definition for DAC_SHSR1 register  ******************/
+#define DAC_SHSR1_TSAMPLE1_Pos      (0U)
+#define DAC_SHSR1_TSAMPLE1_Msk      (0x3FFUL << DAC_SHSR1_TSAMPLE1_Pos)        /*!< 0x000003FF */
+#define DAC_SHSR1_TSAMPLE1          DAC_SHSR1_TSAMPLE1_Msk                     /*!<DAC channel1 sample time */
+
+/******************  Bit definition for DAC_SHSR2 register  ******************/
+#define DAC_SHSR2_TSAMPLE2_Pos      (0U)
+#define DAC_SHSR2_TSAMPLE2_Msk      (0x3FFUL << DAC_SHSR2_TSAMPLE2_Pos)        /*!< 0x000003FF */
+#define DAC_SHSR2_TSAMPLE2          DAC_SHSR2_TSAMPLE2_Msk                     /*!<DAC channel2 sample time */
+
+/******************  Bit definition for DAC_SHHR register  ******************/
+#define DAC_SHHR_THOLD1_Pos         (0U)
+#define DAC_SHHR_THOLD1_Msk         (0x3FFUL << DAC_SHHR_THOLD1_Pos)           /*!< 0x000003FF */
+#define DAC_SHHR_THOLD1             DAC_SHHR_THOLD1_Msk                        /*!<DAC channel1 hold time */
+#define DAC_SHHR_THOLD2_Pos         (16U)
+#define DAC_SHHR_THOLD2_Msk         (0x3FFUL << DAC_SHHR_THOLD2_Pos)           /*!< 0x03FF0000 */
+#define DAC_SHHR_THOLD2             DAC_SHHR_THOLD2_Msk                        /*!<DAC channel2 hold time */
+
+/******************  Bit definition for DAC_SHRR register  ******************/
+#define DAC_SHRR_TREFRESH1_Pos      (0U)
+#define DAC_SHRR_TREFRESH1_Msk      (0xFFUL << DAC_SHRR_TREFRESH1_Pos)         /*!< 0x000000FF */
+#define DAC_SHRR_TREFRESH1          DAC_SHRR_TREFRESH1_Msk                     /*!<DAC channel1 refresh time */
+#define DAC_SHRR_TREFRESH2_Pos      (16U)
+#define DAC_SHRR_TREFRESH2_Msk      (0xFFUL << DAC_SHRR_TREFRESH2_Pos)         /*!< 0x00FF0000 */
+#define DAC_SHRR_TREFRESH2          DAC_SHRR_TREFRESH2_Msk                     /*!<DAC channel2 refresh time */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 Debug MCU                                  */
+/*                                                                            */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                           DMA Controller (DMA)                             */
+/*                                                                            */
+/******************************************************************************/
+
+/*******************  Bit definition for DMA_ISR register  ********************/
+#define DMA_ISR_GIF1_Pos       (0U)
+#define DMA_ISR_GIF1_Msk       (0x1UL << DMA_ISR_GIF1_Pos)                     /*!< 0x00000001 */
+#define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                /*!< Channel 1 Global interrupt flag */
+#define DMA_ISR_TCIF1_Pos      (1U)
+#define DMA_ISR_TCIF1_Msk      (0x1UL << DMA_ISR_TCIF1_Pos)                    /*!< 0x00000002 */
+#define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               /*!< Channel 1 Transfer Complete flag */
+#define DMA_ISR_HTIF1_Pos      (2U)
+#define DMA_ISR_HTIF1_Msk      (0x1UL << DMA_ISR_HTIF1_Pos)                    /*!< 0x00000004 */
+#define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               /*!< Channel 1 Half Transfer flag */
+#define DMA_ISR_TEIF1_Pos      (3U)
+#define DMA_ISR_TEIF1_Msk      (0x1UL << DMA_ISR_TEIF1_Pos)                    /*!< 0x00000008 */
+#define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               /*!< Channel 1 Transfer Error flag */
+#define DMA_ISR_GIF2_Pos       (4U)
+#define DMA_ISR_GIF2_Msk       (0x1UL << DMA_ISR_GIF2_Pos)                     /*!< 0x00000010 */
+#define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                /*!< Channel 2 Global interrupt flag */
+#define DMA_ISR_TCIF2_Pos      (5U)
+#define DMA_ISR_TCIF2_Msk      (0x1UL << DMA_ISR_TCIF2_Pos)                    /*!< 0x00000020 */
+#define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               /*!< Channel 2 Transfer Complete flag */
+#define DMA_ISR_HTIF2_Pos      (6U)
+#define DMA_ISR_HTIF2_Msk      (0x1UL << DMA_ISR_HTIF2_Pos)                    /*!< 0x00000040 */
+#define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               /*!< Channel 2 Half Transfer flag */
+#define DMA_ISR_TEIF2_Pos      (7U)
+#define DMA_ISR_TEIF2_Msk      (0x1UL << DMA_ISR_TEIF2_Pos)                    /*!< 0x00000080 */
+#define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               /*!< Channel 2 Transfer Error flag */
+#define DMA_ISR_GIF3_Pos       (8U)
+#define DMA_ISR_GIF3_Msk       (0x1UL << DMA_ISR_GIF3_Pos)                     /*!< 0x00000100 */
+#define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                /*!< Channel 3 Global interrupt flag */
+#define DMA_ISR_TCIF3_Pos      (9U)
+#define DMA_ISR_TCIF3_Msk      (0x1UL << DMA_ISR_TCIF3_Pos)                    /*!< 0x00000200 */
+#define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               /*!< Channel 3 Transfer Complete flag */
+#define DMA_ISR_HTIF3_Pos      (10U)
+#define DMA_ISR_HTIF3_Msk      (0x1UL << DMA_ISR_HTIF3_Pos)                    /*!< 0x00000400 */
+#define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               /*!< Channel 3 Half Transfer flag */
+#define DMA_ISR_TEIF3_Pos      (11U)
+#define DMA_ISR_TEIF3_Msk      (0x1UL << DMA_ISR_TEIF3_Pos)                    /*!< 0x00000800 */
+#define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               /*!< Channel 3 Transfer Error flag */
+#define DMA_ISR_GIF4_Pos       (12U)
+#define DMA_ISR_GIF4_Msk       (0x1UL << DMA_ISR_GIF4_Pos)                     /*!< 0x00001000 */
+#define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                /*!< Channel 4 Global interrupt flag */
+#define DMA_ISR_TCIF4_Pos      (13U)
+#define DMA_ISR_TCIF4_Msk      (0x1UL << DMA_ISR_TCIF4_Pos)                    /*!< 0x00002000 */
+#define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               /*!< Channel 4 Transfer Complete flag */
+#define DMA_ISR_HTIF4_Pos      (14U)
+#define DMA_ISR_HTIF4_Msk      (0x1UL << DMA_ISR_HTIF4_Pos)                    /*!< 0x00004000 */
+#define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               /*!< Channel 4 Half Transfer flag */
+#define DMA_ISR_TEIF4_Pos      (15U)
+#define DMA_ISR_TEIF4_Msk      (0x1UL << DMA_ISR_TEIF4_Pos)                    /*!< 0x00008000 */
+#define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               /*!< Channel 4 Transfer Error flag */
+#define DMA_ISR_GIF5_Pos       (16U)
+#define DMA_ISR_GIF5_Msk       (0x1UL << DMA_ISR_GIF5_Pos)                     /*!< 0x00010000 */
+#define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                /*!< Channel 5 Global interrupt flag */
+#define DMA_ISR_TCIF5_Pos      (17U)
+#define DMA_ISR_TCIF5_Msk      (0x1UL << DMA_ISR_TCIF5_Pos)                    /*!< 0x00020000 */
+#define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               /*!< Channel 5 Transfer Complete flag */
+#define DMA_ISR_HTIF5_Pos      (18U)
+#define DMA_ISR_HTIF5_Msk      (0x1UL << DMA_ISR_HTIF5_Pos)                    /*!< 0x00040000 */
+#define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               /*!< Channel 5 Half Transfer flag */
+#define DMA_ISR_TEIF5_Pos      (19U)
+#define DMA_ISR_TEIF5_Msk      (0x1UL << DMA_ISR_TEIF5_Pos)                    /*!< 0x00080000 */
+#define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               /*!< Channel 5 Transfer Error flag */
+#define DMA_ISR_GIF6_Pos       (20U)
+#define DMA_ISR_GIF6_Msk       (0x1UL << DMA_ISR_GIF6_Pos)                     /*!< 0x00100000 */
+#define DMA_ISR_GIF6           DMA_ISR_GIF6_Msk                                /*!< Channel 6 Global interrupt flag */
+#define DMA_ISR_TCIF6_Pos      (21U)
+#define DMA_ISR_TCIF6_Msk      (0x1UL << DMA_ISR_TCIF6_Pos)                    /*!< 0x00200000 */
+#define DMA_ISR_TCIF6          DMA_ISR_TCIF6_Msk                               /*!< Channel 6 Transfer Complete flag */
+#define DMA_ISR_HTIF6_Pos      (22U)
+#define DMA_ISR_HTIF6_Msk      (0x1UL << DMA_ISR_HTIF6_Pos)                    /*!< 0x00400000 */
+#define DMA_ISR_HTIF6          DMA_ISR_HTIF6_Msk                               /*!< Channel 6 Half Transfer flag */
+#define DMA_ISR_TEIF6_Pos      (23U)
+#define DMA_ISR_TEIF6_Msk      (0x1UL << DMA_ISR_TEIF6_Pos)                    /*!< 0x00800000 */
+#define DMA_ISR_TEIF6          DMA_ISR_TEIF6_Msk                               /*!< Channel 6 Transfer Error flag */
+#define DMA_ISR_GIF7_Pos       (24U)
+#define DMA_ISR_GIF7_Msk       (0x1UL << DMA_ISR_GIF7_Pos)                     /*!< 0x01000000 */
+#define DMA_ISR_GIF7           DMA_ISR_GIF7_Msk                                /*!< Channel 7 Global interrupt flag */
+#define DMA_ISR_TCIF7_Pos      (25U)
+#define DMA_ISR_TCIF7_Msk      (0x1UL << DMA_ISR_TCIF7_Pos)                    /*!< 0x02000000 */
+#define DMA_ISR_TCIF7          DMA_ISR_TCIF7_Msk                               /*!< Channel 7 Transfer Complete flag */
+#define DMA_ISR_HTIF7_Pos      (26U)
+#define DMA_ISR_HTIF7_Msk      (0x1UL << DMA_ISR_HTIF7_Pos)                    /*!< 0x04000000 */
+#define DMA_ISR_HTIF7          DMA_ISR_HTIF7_Msk                               /*!< Channel 7 Half Transfer flag */
+#define DMA_ISR_TEIF7_Pos      (27U)
+#define DMA_ISR_TEIF7_Msk      (0x1UL << DMA_ISR_TEIF7_Pos)                    /*!< 0x08000000 */
+#define DMA_ISR_TEIF7          DMA_ISR_TEIF7_Msk                               /*!< Channel 7 Transfer Error flag */
+
+/*******************  Bit definition for DMA_IFCR register  *******************/
+#define DMA_IFCR_CGIF1_Pos     (0U)
+#define DMA_IFCR_CGIF1_Msk     (0x1UL << DMA_IFCR_CGIF1_Pos)                   /*!< 0x00000001 */
+#define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              /*!< Channel 1 Global interrupt clearr */
+#define DMA_IFCR_CTCIF1_Pos    (1U)
+#define DMA_IFCR_CTCIF1_Msk    (0x1UL << DMA_IFCR_CTCIF1_Pos)                  /*!< 0x00000002 */
+#define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             /*!< Channel 1 Transfer Complete clear */
+#define DMA_IFCR_CHTIF1_Pos    (2U)
+#define DMA_IFCR_CHTIF1_Msk    (0x1UL << DMA_IFCR_CHTIF1_Pos)                  /*!< 0x00000004 */
+#define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             /*!< Channel 1 Half Transfer clear */
+#define DMA_IFCR_CTEIF1_Pos    (3U)
+#define DMA_IFCR_CTEIF1_Msk    (0x1UL << DMA_IFCR_CTEIF1_Pos)                  /*!< 0x00000008 */
+#define DMA_IFCR_CTEIF1        DMA_IFCR_CTEIF1_Msk                             /*!< Channel 1 Transfer Error clear */
+#define DMA_IFCR_CGIF2_Pos     (4U)
+#define DMA_IFCR_CGIF2_Msk     (0x1UL << DMA_IFCR_CGIF2_Pos)                   /*!< 0x00000010 */
+#define DMA_IFCR_CGIF2         DMA_IFCR_CGIF2_Msk                              /*!< Channel 2 Global interrupt clear */
+#define DMA_IFCR_CTCIF2_Pos    (5U)
+#define DMA_IFCR_CTCIF2_Msk    (0x1UL << DMA_IFCR_CTCIF2_Pos)                  /*!< 0x00000020 */
+#define DMA_IFCR_CTCIF2        DMA_IFCR_CTCIF2_Msk                             /*!< Channel 2 Transfer Complete clear */
+#define DMA_IFCR_CHTIF2_Pos    (6U)
+#define DMA_IFCR_CHTIF2_Msk    (0x1UL << DMA_IFCR_CHTIF2_Pos)                  /*!< 0x00000040 */
+#define DMA_IFCR_CHTIF2        DMA_IFCR_CHTIF2_Msk                             /*!< Channel 2 Half Transfer clear */
+#define DMA_IFCR_CTEIF2_Pos    (7U)
+#define DMA_IFCR_CTEIF2_Msk    (0x1UL << DMA_IFCR_CTEIF2_Pos)                  /*!< 0x00000080 */
+#define DMA_IFCR_CTEIF2        DMA_IFCR_CTEIF2_Msk                             /*!< Channel 2 Transfer Error clear */
+#define DMA_IFCR_CGIF3_Pos     (8U)
+#define DMA_IFCR_CGIF3_Msk     (0x1UL << DMA_IFCR_CGIF3_Pos)                   /*!< 0x00000100 */
+#define DMA_IFCR_CGIF3         DMA_IFCR_CGIF3_Msk                              /*!< Channel 3 Global interrupt clear */
+#define DMA_IFCR_CTCIF3_Pos    (9U)
+#define DMA_IFCR_CTCIF3_Msk    (0x1UL << DMA_IFCR_CTCIF3_Pos)                  /*!< 0x00000200 */
+#define DMA_IFCR_CTCIF3        DMA_IFCR_CTCIF3_Msk                             /*!< Channel 3 Transfer Complete clear */
+#define DMA_IFCR_CHTIF3_Pos    (10U)
+#define DMA_IFCR_CHTIF3_Msk    (0x1UL << DMA_IFCR_CHTIF3_Pos)                  /*!< 0x00000400 */
+#define DMA_IFCR_CHTIF3        DMA_IFCR_CHTIF3_Msk                             /*!< Channel 3 Half Transfer clear */
+#define DMA_IFCR_CTEIF3_Pos    (11U)
+#define DMA_IFCR_CTEIF3_Msk    (0x1UL << DMA_IFCR_CTEIF3_Pos)                  /*!< 0x00000800 */
+#define DMA_IFCR_CTEIF3        DMA_IFCR_CTEIF3_Msk                             /*!< Channel 3 Transfer Error clear */
+#define DMA_IFCR_CGIF4_Pos     (12U)
+#define DMA_IFCR_CGIF4_Msk     (0x1UL << DMA_IFCR_CGIF4_Pos)                   /*!< 0x00001000 */
+#define DMA_IFCR_CGIF4         DMA_IFCR_CGIF4_Msk                              /*!< Channel 4 Global interrupt clear */
+#define DMA_IFCR_CTCIF4_Pos    (13U)
+#define DMA_IFCR_CTCIF4_Msk    (0x1UL << DMA_IFCR_CTCIF4_Pos)                  /*!< 0x00002000 */
+#define DMA_IFCR_CTCIF4        DMA_IFCR_CTCIF4_Msk                             /*!< Channel 4 Transfer Complete clear */
+#define DMA_IFCR_CHTIF4_Pos    (14U)
+#define DMA_IFCR_CHTIF4_Msk    (0x1UL << DMA_IFCR_CHTIF4_Pos)                  /*!< 0x00004000 */
+#define DMA_IFCR_CHTIF4        DMA_IFCR_CHTIF4_Msk                             /*!< Channel 4 Half Transfer clear */
+#define DMA_IFCR_CTEIF4_Pos    (15U)
+#define DMA_IFCR_CTEIF4_Msk    (0x1UL << DMA_IFCR_CTEIF4_Pos)                  /*!< 0x00008000 */
+#define DMA_IFCR_CTEIF4        DMA_IFCR_CTEIF4_Msk                             /*!< Channel 4 Transfer Error clear */
+#define DMA_IFCR_CGIF5_Pos     (16U)
+#define DMA_IFCR_CGIF5_Msk     (0x1UL << DMA_IFCR_CGIF5_Pos)                   /*!< 0x00010000 */
+#define DMA_IFCR_CGIF5         DMA_IFCR_CGIF5_Msk                              /*!< Channel 5 Global interrupt clear */
+#define DMA_IFCR_CTCIF5_Pos    (17U)
+#define DMA_IFCR_CTCIF5_Msk    (0x1UL << DMA_IFCR_CTCIF5_Pos)                  /*!< 0x00020000 */
+#define DMA_IFCR_CTCIF5        DMA_IFCR_CTCIF5_Msk                             /*!< Channel 5 Transfer Complete clear */
+#define DMA_IFCR_CHTIF5_Pos    (18U)
+#define DMA_IFCR_CHTIF5_Msk    (0x1UL << DMA_IFCR_CHTIF5_Pos)                  /*!< 0x00040000 */
+#define DMA_IFCR_CHTIF5        DMA_IFCR_CHTIF5_Msk                             /*!< Channel 5 Half Transfer clear */
+#define DMA_IFCR_CTEIF5_Pos    (19U)
+#define DMA_IFCR_CTEIF5_Msk    (0x1UL << DMA_IFCR_CTEIF5_Pos)                  /*!< 0x00080000 */
+#define DMA_IFCR_CTEIF5        DMA_IFCR_CTEIF5_Msk                             /*!< Channel 5 Transfer Error clear */
+#define DMA_IFCR_CGIF6_Pos     (20U)
+#define DMA_IFCR_CGIF6_Msk     (0x1UL << DMA_IFCR_CGIF6_Pos)                   /*!< 0x00100000 */
+#define DMA_IFCR_CGIF6         DMA_IFCR_CGIF6_Msk                              /*!< Channel 6 Global interrupt clear */
+#define DMA_IFCR_CTCIF6_Pos    (21U)
+#define DMA_IFCR_CTCIF6_Msk    (0x1UL << DMA_IFCR_CTCIF6_Pos)                  /*!< 0x00200000 */
+#define DMA_IFCR_CTCIF6        DMA_IFCR_CTCIF6_Msk                             /*!< Channel 6 Transfer Complete clear */
+#define DMA_IFCR_CHTIF6_Pos    (22U)
+#define DMA_IFCR_CHTIF6_Msk    (0x1UL << DMA_IFCR_CHTIF6_Pos)                  /*!< 0x00400000 */
+#define DMA_IFCR_CHTIF6        DMA_IFCR_CHTIF6_Msk                             /*!< Channel 6 Half Transfer clear */
+#define DMA_IFCR_CTEIF6_Pos    (23U)
+#define DMA_IFCR_CTEIF6_Msk    (0x1UL << DMA_IFCR_CTEIF6_Pos)                  /*!< 0x00800000 */
+#define DMA_IFCR_CTEIF6        DMA_IFCR_CTEIF6_Msk                             /*!< Channel 6 Transfer Error clear */
+#define DMA_IFCR_CGIF7_Pos     (24U)
+#define DMA_IFCR_CGIF7_Msk     (0x1UL << DMA_IFCR_CGIF7_Pos)                   /*!< 0x01000000 */
+#define DMA_IFCR_CGIF7         DMA_IFCR_CGIF7_Msk                              /*!< Channel 7 Global interrupt clear */
+#define DMA_IFCR_CTCIF7_Pos    (25U)
+#define DMA_IFCR_CTCIF7_Msk    (0x1UL << DMA_IFCR_CTCIF7_Pos)                  /*!< 0x02000000 */
+#define DMA_IFCR_CTCIF7        DMA_IFCR_CTCIF7_Msk                             /*!< Channel 7 Transfer Complete clear */
+#define DMA_IFCR_CHTIF7_Pos    (26U)
+#define DMA_IFCR_CHTIF7_Msk    (0x1UL << DMA_IFCR_CHTIF7_Pos)                  /*!< 0x04000000 */
+#define DMA_IFCR_CHTIF7        DMA_IFCR_CHTIF7_Msk                             /*!< Channel 7 Half Transfer clear */
+#define DMA_IFCR_CTEIF7_Pos    (27U)
+#define DMA_IFCR_CTEIF7_Msk    (0x1UL << DMA_IFCR_CTEIF7_Pos)                  /*!< 0x08000000 */
+#define DMA_IFCR_CTEIF7        DMA_IFCR_CTEIF7_Msk                             /*!< Channel 7 Transfer Error clear */
+
+/*******************  Bit definition for DMA_CCR register  ********************/
+#define DMA_CCR_EN_Pos         (0U)
+#define DMA_CCR_EN_Msk         (0x1UL << DMA_CCR_EN_Pos)                       /*!< 0x00000001 */
+#define DMA_CCR_EN             DMA_CCR_EN_Msk                                  /*!< Channel enable                      */
+#define DMA_CCR_TCIE_Pos       (1U)
+#define DMA_CCR_TCIE_Msk       (0x1UL << DMA_CCR_TCIE_Pos)                     /*!< 0x00000002 */
+#define DMA_CCR_TCIE           DMA_CCR_TCIE_Msk                                /*!< Transfer complete interrupt enable  */
+#define DMA_CCR_HTIE_Pos       (2U)
+#define DMA_CCR_HTIE_Msk       (0x1UL << DMA_CCR_HTIE_Pos)                     /*!< 0x00000004 */
+#define DMA_CCR_HTIE           DMA_CCR_HTIE_Msk                                /*!< Half Transfer interrupt enable      */
+#define DMA_CCR_TEIE_Pos       (3U)
+#define DMA_CCR_TEIE_Msk       (0x1UL << DMA_CCR_TEIE_Pos)                     /*!< 0x00000008 */
+#define DMA_CCR_TEIE           DMA_CCR_TEIE_Msk                                /*!< Transfer error interrupt enable     */
+#define DMA_CCR_DIR_Pos        (4U)
+#define DMA_CCR_DIR_Msk        (0x1UL << DMA_CCR_DIR_Pos)                      /*!< 0x00000010 */
+#define DMA_CCR_DIR            DMA_CCR_DIR_Msk                                 /*!< Data transfer direction             */
+#define DMA_CCR_CIRC_Pos       (5U)
+#define DMA_CCR_CIRC_Msk       (0x1UL << DMA_CCR_CIRC_Pos)                     /*!< 0x00000020 */
+#define DMA_CCR_CIRC           DMA_CCR_CIRC_Msk                                /*!< Circular mode                       */
+#define DMA_CCR_PINC_Pos       (6U)
+#define DMA_CCR_PINC_Msk       (0x1UL << DMA_CCR_PINC_Pos)                     /*!< 0x00000040 */
+#define DMA_CCR_PINC           DMA_CCR_PINC_Msk                                /*!< Peripheral increment mode           */
+#define DMA_CCR_MINC_Pos       (7U)
+#define DMA_CCR_MINC_Msk       (0x1UL << DMA_CCR_MINC_Pos)                     /*!< 0x00000080 */
+#define DMA_CCR_MINC           DMA_CCR_MINC_Msk                                /*!< Memory increment mode               */
+
+#define DMA_CCR_PSIZE_Pos      (8U)
+#define DMA_CCR_PSIZE_Msk      (0x3UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000300 */
+#define DMA_CCR_PSIZE          DMA_CCR_PSIZE_Msk                               /*!< PSIZE[1:0] bits (Peripheral size)   */
+#define DMA_CCR_PSIZE_0        (0x1UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000100 */
+#define DMA_CCR_PSIZE_1        (0x2UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000200 */
+
+#define DMA_CCR_MSIZE_Pos      (10U)
+#define DMA_CCR_MSIZE_Msk      (0x3UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000C00 */
+#define DMA_CCR_MSIZE          DMA_CCR_MSIZE_Msk                               /*!< MSIZE[1:0] bits (Memory size)       */
+#define DMA_CCR_MSIZE_0        (0x1UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000400 */
+#define DMA_CCR_MSIZE_1        (0x2UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000800 */
+
+#define DMA_CCR_PL_Pos         (12U)
+#define DMA_CCR_PL_Msk         (0x3UL << DMA_CCR_PL_Pos)                       /*!< 0x00003000 */
+#define DMA_CCR_PL             DMA_CCR_PL_Msk                                  /*!< PL[1:0] bits(Channel Priority level)*/
+#define DMA_CCR_PL_0           (0x1UL << DMA_CCR_PL_Pos)                       /*!< 0x00001000 */
+#define DMA_CCR_PL_1           (0x2UL << DMA_CCR_PL_Pos)                        /*!< 0x00002000 */
+
+#define DMA_CCR_MEM2MEM_Pos    (14U)
+#define DMA_CCR_MEM2MEM_Msk    (0x1UL << DMA_CCR_MEM2MEM_Pos)                  /*!< 0x00004000 */
+#define DMA_CCR_MEM2MEM        DMA_CCR_MEM2MEM_Msk                             /*!< Memory to memory mode               */
+
+/******************  Bit definition for DMA_CNDTR register  *******************/
+#define DMA_CNDTR_NDT_Pos      (0U)
+#define DMA_CNDTR_NDT_Msk      (0xFFFFUL << DMA_CNDTR_NDT_Pos)                 /*!< 0x0000FFFF */
+#define DMA_CNDTR_NDT          DMA_CNDTR_NDT_Msk                               /*!< Number of data to Transfer          */
+
+/******************  Bit definition for DMA_CPAR register  ********************/
+#define DMA_CPAR_PA_Pos        (0U)
+#define DMA_CPAR_PA_Msk        (0xFFFFFFFFUL << DMA_CPAR_PA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CPAR_PA            DMA_CPAR_PA_Msk                                 /*!< Peripheral Address                  */
+
+/******************  Bit definition for DMA_CMAR register  ********************/
+#define DMA_CMAR_MA_Pos        (0U)
+#define DMA_CMAR_MA_Msk        (0xFFFFFFFFUL << DMA_CMAR_MA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CMAR_MA            DMA_CMAR_MA_Msk                                 /*!< Memory Address                      */
+
+/******************************************************************************/
+/*                                                                            */
+/*                             DMAMUX Controller                              */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for DMAMUX_CxCR register  **************/
+#define DMAMUX_CxCR_DMAREQ_ID_Pos              (0U)
+#define DMAMUX_CxCR_DMAREQ_ID_Msk              (0x3FUL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x0000003F */
+#define DMAMUX_CxCR_DMAREQ_ID                  DMAMUX_CxCR_DMAREQ_ID_Msk             /*!< DMA Request ID   */
+#define DMAMUX_CxCR_DMAREQ_ID_0                (0x01UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_CxCR_DMAREQ_ID_1                (0x02UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_CxCR_DMAREQ_ID_2                (0x04UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_CxCR_DMAREQ_ID_3                (0x08UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_CxCR_DMAREQ_ID_4                (0x10UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_CxCR_DMAREQ_ID_5                (0x20UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000020 */
+#define DMAMUX_CxCR_DMAREQ_ID_6                (0x40UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000040 */
+#define DMAMUX_CxCR_SOIE_Pos                   (8U)
+#define DMAMUX_CxCR_SOIE_Msk                   (0x1UL << DMAMUX_CxCR_SOIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_CxCR_SOIE                       DMAMUX_CxCR_SOIE_Msk             /*!< Synchro overrun interrupt enable     */
+#define DMAMUX_CxCR_EGE_Pos                    (9U)
+#define DMAMUX_CxCR_EGE_Msk                    (0x1UL << DMAMUX_CxCR_EGE_Pos)   /*!< 0x00000200 */
+#define DMAMUX_CxCR_EGE                        DMAMUX_CxCR_EGE_Msk              /*!< Event generation interrupt enable    */
+#define DMAMUX_CxCR_SE_Pos                     (16U)
+#define DMAMUX_CxCR_SE_Msk                     (0x1UL << DMAMUX_CxCR_SE_Pos)    /*!< 0x00010000 */
+#define DMAMUX_CxCR_SE                         DMAMUX_CxCR_SE_Msk               /*!< Synchronization enable               */
+#define DMAMUX_CxCR_SPOL_Pos                   (17U)
+#define DMAMUX_CxCR_SPOL_Msk                   (0x3UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00060000 */
+#define DMAMUX_CxCR_SPOL                       DMAMUX_CxCR_SPOL_Msk             /*!< Synchronization polarity             */
+#define DMAMUX_CxCR_SPOL_0                     (0x1UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00020000 */
+#define DMAMUX_CxCR_SPOL_1                     (0x2UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00040000 */
+#define DMAMUX_CxCR_NBREQ_Pos                  (19U)
+#define DMAMUX_CxCR_NBREQ_Msk                  (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_CxCR_NBREQ                      DMAMUX_CxCR_NBREQ_Msk             /*!< Number of request                    */
+#define DMAMUX_CxCR_NBREQ_0                    (0x01UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_CxCR_NBREQ_1                    (0x02UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_CxCR_NBREQ_2                    (0x04UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_CxCR_NBREQ_3                    (0x08UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_CxCR_NBREQ_4                    (0x10UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00800000 */
+#define DMAMUX_CxCR_SYNC_ID_Pos                (24U)
+#define DMAMUX_CxCR_SYNC_ID_Msk                (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x1F000000 */
+#define DMAMUX_CxCR_SYNC_ID                    DMAMUX_CxCR_SYNC_ID_Msk             /*!< Synchronization ID                   */
+#define DMAMUX_CxCR_SYNC_ID_0                  (0x01UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x01000000 */
+#define DMAMUX_CxCR_SYNC_ID_1                  (0x02UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x02000000 */
+#define DMAMUX_CxCR_SYNC_ID_2                  (0x04UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x04000000 */
+#define DMAMUX_CxCR_SYNC_ID_3                  (0x08UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x08000000 */
+#define DMAMUX_CxCR_SYNC_ID_4                  (0x10UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x10000000 */
+
+/*******************  Bits definition for DMAMUX_CSR register  **************/
+#define DMAMUX_CSR_SOF0_Pos                    (0U)
+#define DMAMUX_CSR_SOF0_Msk                    (0x1UL << DMAMUX_CSR_SOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CSR_SOF0                        DMAMUX_CSR_SOF0_Msk             /*!< Synchronization Overrun Flag 0       */
+#define DMAMUX_CSR_SOF1_Pos                    (1U)
+#define DMAMUX_CSR_SOF1_Msk                    (0x1UL << DMAMUX_CSR_SOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CSR_SOF1                        DMAMUX_CSR_SOF1_Msk             /*!< Synchronization Overrun Flag 1       */
+#define DMAMUX_CSR_SOF2_Pos                    (2U)
+#define DMAMUX_CSR_SOF2_Msk                    (0x1UL << DMAMUX_CSR_SOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CSR_SOF2                        DMAMUX_CSR_SOF2_Msk             /*!< Synchronization Overrun Flag 2       */
+#define DMAMUX_CSR_SOF3_Pos                    (3U)
+#define DMAMUX_CSR_SOF3_Msk                    (0x1UL << DMAMUX_CSR_SOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CSR_SOF3                        DMAMUX_CSR_SOF3_Msk             /*!< Synchronization Overrun Flag 3       */
+#define DMAMUX_CSR_SOF4_Pos                    (4U)
+#define DMAMUX_CSR_SOF4_Msk                    (0x1UL << DMAMUX_CSR_SOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CSR_SOF4                        DMAMUX_CSR_SOF4_Msk             /*!< Synchronization Overrun Flag 4       */
+#define DMAMUX_CSR_SOF5_Pos                    (5U)
+#define DMAMUX_CSR_SOF5_Msk                    (0x1UL << DMAMUX_CSR_SOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CSR_SOF5                        DMAMUX_CSR_SOF5_Msk             /*!< Synchronization Overrun Flag 5       */
+#define DMAMUX_CSR_SOF6_Pos                    (6U)
+#define DMAMUX_CSR_SOF6_Msk                    (0x1UL << DMAMUX_CSR_SOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CSR_SOF6                        DMAMUX_CSR_SOF6_Msk             /*!< Synchronization Overrun Flag 6       */
+
+/********************  Bits definition for DMAMUX_CFR register  **************/
+#define DMAMUX_CFR_CSOF0_Pos                   (0U)
+#define DMAMUX_CFR_CSOF0_Msk                   (0x1UL << DMAMUX_CFR_CSOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CFR_CSOF0                       DMAMUX_CFR_CSOF0_Msk             /*!< Clear Overrun Flag 0                 */
+#define DMAMUX_CFR_CSOF1_Pos                   (1U)
+#define DMAMUX_CFR_CSOF1_Msk                   (0x1UL << DMAMUX_CFR_CSOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CFR_CSOF1                       DMAMUX_CFR_CSOF1_Msk             /*!< Clear Overrun Flag 1                 */
+#define DMAMUX_CFR_CSOF2_Pos                   (2U)
+#define DMAMUX_CFR_CSOF2_Msk                   (0x1UL << DMAMUX_CFR_CSOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CFR_CSOF2                       DMAMUX_CFR_CSOF2_Msk             /*!< Clear Overrun Flag 2                 */
+#define DMAMUX_CFR_CSOF3_Pos                   (3U)
+#define DMAMUX_CFR_CSOF3_Msk                   (0x1UL << DMAMUX_CFR_CSOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CFR_CSOF3                       DMAMUX_CFR_CSOF3_Msk             /*!< Clear Overrun Flag 3                 */
+#define DMAMUX_CFR_CSOF4_Pos                   (4U)
+#define DMAMUX_CFR_CSOF4_Msk                   (0x1UL << DMAMUX_CFR_CSOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CFR_CSOF4                       DMAMUX_CFR_CSOF4_Msk             /*!< Clear Overrun Flag 4                 */
+#define DMAMUX_CFR_CSOF5_Pos                   (5U)
+#define DMAMUX_CFR_CSOF5_Msk                   (0x1UL << DMAMUX_CFR_CSOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CFR_CSOF5                       DMAMUX_CFR_CSOF5_Msk             /*!< Clear Overrun Flag 5                 */
+#define DMAMUX_CFR_CSOF6_Pos                   (6U)
+#define DMAMUX_CFR_CSOF6_Msk                   (0x1UL << DMAMUX_CFR_CSOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CFR_CSOF6                       DMAMUX_CFR_CSOF6_Msk             /*!< Clear Overrun Flag 6                 */
+
+/********************  Bits definition for DMAMUX_RGxCR register  ************/
+#define DMAMUX_RGxCR_SIG_ID_Pos                (0U)
+#define DMAMUX_RGxCR_SIG_ID_Msk                (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x0000001F */
+#define DMAMUX_RGxCR_SIG_ID                    DMAMUX_RGxCR_SIG_ID_Msk             /*!< Signal ID                         */
+#define DMAMUX_RGxCR_SIG_ID_0                  (0x01UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGxCR_SIG_ID_1                  (0x02UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGxCR_SIG_ID_2                  (0x04UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGxCR_SIG_ID_3                  (0x08UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGxCR_SIG_ID_4                  (0x10UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_RGxCR_OIE_Pos                   (8U)
+#define DMAMUX_RGxCR_OIE_Msk                   (0x1UL << DMAMUX_RGxCR_OIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_RGxCR_OIE                       DMAMUX_RGxCR_OIE_Msk             /*!< Overrun interrupt enable             */
+#define DMAMUX_RGxCR_GE_Pos                    (16U)
+#define DMAMUX_RGxCR_GE_Msk                    (0x1UL << DMAMUX_RGxCR_GE_Pos)   /*!< 0x00010000 */
+#define DMAMUX_RGxCR_GE                        DMAMUX_RGxCR_GE_Msk              /*!< Generation enable                    */
+#define DMAMUX_RGxCR_GPOL_Pos                  (17U)
+#define DMAMUX_RGxCR_GPOL_Msk                  (0x3UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00060000 */
+#define DMAMUX_RGxCR_GPOL                      DMAMUX_RGxCR_GPOL_Msk            /*!< Generation polarity                  */
+#define DMAMUX_RGxCR_GPOL_0                    (0x1UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00020000 */
+#define DMAMUX_RGxCR_GPOL_1                    (0x2UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00040000 */
+#define DMAMUX_RGxCR_GNBREQ_Pos                (19U)
+#define DMAMUX_RGxCR_GNBREQ_Msk                (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_RGxCR_GNBREQ                    DMAMUX_RGxCR_GNBREQ_Msk             /*!< Number of request                 */
+#define DMAMUX_RGxCR_GNBREQ_0                  (0x01UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_RGxCR_GNBREQ_1                  (0x02UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_RGxCR_GNBREQ_2                  (0x04UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_RGxCR_GNBREQ_3                  (0x08UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_RGxCR_GNBREQ_4                  (0x10UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00800000 */
+
+/********************  Bits definition for DMAMUX_RGSR register  **************/
+#define DMAMUX_RGSR_OF0_Pos                    (0U)
+#define DMAMUX_RGSR_OF0_Msk                    (0x1UL << DMAMUX_RGSR_OF0_Pos)   /*!< 0x00000001 */
+#define DMAMUX_RGSR_OF0                        DMAMUX_RGSR_OF0_Msk              /*!< Overrun flag 0                       */
+#define DMAMUX_RGSR_OF1_Pos                    (1U)
+#define DMAMUX_RGSR_OF1_Msk                    (0x1UL << DMAMUX_RGSR_OF1_Pos)   /*!< 0x00000002 */
+#define DMAMUX_RGSR_OF1                        DMAMUX_RGSR_OF1_Msk              /*!< Overrun flag 1                       */
+#define DMAMUX_RGSR_OF2_Pos                    (2U)
+#define DMAMUX_RGSR_OF2_Msk                    (0x1UL << DMAMUX_RGSR_OF2_Pos)   /*!< 0x00000004 */
+#define DMAMUX_RGSR_OF2                        DMAMUX_RGSR_OF2_Msk              /*!< Overrun flag 2                       */
+#define DMAMUX_RGSR_OF3_Pos                    (3U)
+#define DMAMUX_RGSR_OF3_Msk                    (0x1UL << DMAMUX_RGSR_OF3_Pos)   /*!< 0x00000008 */
+#define DMAMUX_RGSR_OF3                        DMAMUX_RGSR_OF3_Msk              /*!< Overrun flag 3                       */
+
+/********************  Bits definition for DMAMUX_RGCFR register  **************/
+#define DMAMUX_RGCFR_COF0_Pos                  (0U)
+#define DMAMUX_RGCFR_COF0_Msk                  (0x1UL << DMAMUX_RGCFR_COF0_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGCFR_COF0                      DMAMUX_RGCFR_COF0_Msk            /*!< Clear Overrun flag 0                 */
+#define DMAMUX_RGCFR_COF1_Pos                  (1U)
+#define DMAMUX_RGCFR_COF1_Msk                  (0x1UL << DMAMUX_RGCFR_COF1_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGCFR_COF1                      DMAMUX_RGCFR_COF1_Msk            /*!< Clear Overrun flag 1                 */
+#define DMAMUX_RGCFR_COF2_Pos                  (2U)
+#define DMAMUX_RGCFR_COF2_Msk                  (0x1UL << DMAMUX_RGCFR_COF2_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGCFR_COF2                      DMAMUX_RGCFR_COF2_Msk            /*!< Clear Overrun flag 2                 */
+#define DMAMUX_RGCFR_COF3_Pos                  (3U)
+#define DMAMUX_RGCFR_COF3_Msk                  (0x1UL << DMAMUX_RGCFR_COF3_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGCFR_COF3                      DMAMUX_RGCFR_COF3_Msk            /*!< Clear Overrun flag 3                 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                    External Interrupt/Event Controller                     */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for EXTI_RTSR1 register  ******************/
+#define EXTI_RTSR1_RT0_Pos           (0U)
+#define EXTI_RTSR1_RT0_Msk           (0x1UL << EXTI_RTSR1_RT0_Pos)             /*!< 0x00000001 */
+#define EXTI_RTSR1_RT0               EXTI_RTSR1_RT0_Msk                        /*!< Rising trigger configuration for input line 0 */
+#define EXTI_RTSR1_RT1_Pos           (1U)
+#define EXTI_RTSR1_RT1_Msk           (0x1UL << EXTI_RTSR1_RT1_Pos)             /*!< 0x00000002 */
+#define EXTI_RTSR1_RT1               EXTI_RTSR1_RT1_Msk                        /*!< Rising trigger configuration for input line 1 */
+#define EXTI_RTSR1_RT2_Pos           (2U)
+#define EXTI_RTSR1_RT2_Msk           (0x1UL << EXTI_RTSR1_RT2_Pos)             /*!< 0x00000004 */
+#define EXTI_RTSR1_RT2               EXTI_RTSR1_RT2_Msk                        /*!< Rising trigger configuration for input line 2 */
+#define EXTI_RTSR1_RT3_Pos           (3U)
+#define EXTI_RTSR1_RT3_Msk           (0x1UL << EXTI_RTSR1_RT3_Pos)             /*!< 0x00000008 */
+#define EXTI_RTSR1_RT3               EXTI_RTSR1_RT3_Msk                        /*!< Rising trigger configuration for input line 3 */
+#define EXTI_RTSR1_RT4_Pos           (4U)
+#define EXTI_RTSR1_RT4_Msk           (0x1UL << EXTI_RTSR1_RT4_Pos)             /*!< 0x00000010 */
+#define EXTI_RTSR1_RT4               EXTI_RTSR1_RT4_Msk                        /*!< Rising trigger configuration for input line 4 */
+#define EXTI_RTSR1_RT5_Pos           (5U)
+#define EXTI_RTSR1_RT5_Msk           (0x1UL << EXTI_RTSR1_RT5_Pos)             /*!< 0x00000020 */
+#define EXTI_RTSR1_RT5               EXTI_RTSR1_RT5_Msk                        /*!< Rising trigger configuration for input line 5 */
+#define EXTI_RTSR1_RT6_Pos           (6U)
+#define EXTI_RTSR1_RT6_Msk           (0x1UL << EXTI_RTSR1_RT6_Pos)             /*!< 0x00000040 */
+#define EXTI_RTSR1_RT6               EXTI_RTSR1_RT6_Msk                        /*!< Rising trigger configuration for input line 6 */
+#define EXTI_RTSR1_RT7_Pos           (7U)
+#define EXTI_RTSR1_RT7_Msk           (0x1UL << EXTI_RTSR1_RT7_Pos)             /*!< 0x00000080 */
+#define EXTI_RTSR1_RT7               EXTI_RTSR1_RT7_Msk                        /*!< Rising trigger configuration for input line 7 */
+#define EXTI_RTSR1_RT8_Pos           (8U)
+#define EXTI_RTSR1_RT8_Msk           (0x1UL << EXTI_RTSR1_RT8_Pos)             /*!< 0x00000100 */
+#define EXTI_RTSR1_RT8               EXTI_RTSR1_RT8_Msk                        /*!< Rising trigger configuration for input line 8 */
+#define EXTI_RTSR1_RT9_Pos           (9U)
+#define EXTI_RTSR1_RT9_Msk           (0x1UL << EXTI_RTSR1_RT9_Pos)             /*!< 0x00000200 */
+#define EXTI_RTSR1_RT9               EXTI_RTSR1_RT9_Msk                        /*!< Rising trigger configuration for input line 9 */
+#define EXTI_RTSR1_RT10_Pos          (10U)
+#define EXTI_RTSR1_RT10_Msk          (0x1UL << EXTI_RTSR1_RT10_Pos)            /*!< 0x00000400 */
+#define EXTI_RTSR1_RT10              EXTI_RTSR1_RT10_Msk                       /*!< Rising trigger configuration for input line 10 */
+#define EXTI_RTSR1_RT11_Pos          (11U)
+#define EXTI_RTSR1_RT11_Msk          (0x1UL << EXTI_RTSR1_RT11_Pos)            /*!< 0x00000800 */
+#define EXTI_RTSR1_RT11              EXTI_RTSR1_RT11_Msk                       /*!< Rising trigger configuration for input line 11 */
+#define EXTI_RTSR1_RT12_Pos          (12U)
+#define EXTI_RTSR1_RT12_Msk          (0x1UL << EXTI_RTSR1_RT12_Pos)            /*!< 0x00001000 */
+#define EXTI_RTSR1_RT12              EXTI_RTSR1_RT12_Msk                       /*!< Rising trigger configuration for input line 12 */
+#define EXTI_RTSR1_RT13_Pos          (13U)
+#define EXTI_RTSR1_RT13_Msk          (0x1UL << EXTI_RTSR1_RT13_Pos)            /*!< 0x00002000 */
+#define EXTI_RTSR1_RT13              EXTI_RTSR1_RT13_Msk                       /*!< Rising trigger configuration for input line 13 */
+#define EXTI_RTSR1_RT14_Pos          (14U)
+#define EXTI_RTSR1_RT14_Msk          (0x1UL << EXTI_RTSR1_RT14_Pos)            /*!< 0x00004000 */
+#define EXTI_RTSR1_RT14              EXTI_RTSR1_RT14_Msk                       /*!< Rising trigger configuration for input line 14 */
+#define EXTI_RTSR1_RT15_Pos          (15U)
+#define EXTI_RTSR1_RT15_Msk          (0x1UL << EXTI_RTSR1_RT15_Pos)            /*!< 0x00008000 */
+#define EXTI_RTSR1_RT15              EXTI_RTSR1_RT15_Msk                       /*!< Rising trigger configuration for input line 15 */
+#define EXTI_RTSR1_RT16_Pos          (16U)
+#define EXTI_RTSR1_RT16_Msk          (0x1UL << EXTI_RTSR1_RT16_Pos)            /*!< 0x00010000 */
+#define EXTI_RTSR1_RT16              EXTI_RTSR1_RT16_Msk                       /*!< Rising trigger configuration for input line 16 */
+#define EXTI_RTSR1_RT17_Pos          (17U)
+#define EXTI_RTSR1_RT17_Msk          (0x1UL << EXTI_RTSR1_RT17_Pos)            /*!< 0x00020000 */
+#define EXTI_RTSR1_RT17              EXTI_RTSR1_RT17_Msk                       /*!< Rising trigger configuration for input line 17 */
+#define EXTI_RTSR1_RT18_Pos          (18U)
+#define EXTI_RTSR1_RT18_Msk          (0x1UL << EXTI_RTSR1_RT18_Pos)            /*!< 0x00040000 */
+#define EXTI_RTSR1_RT18              EXTI_RTSR1_RT18_Msk                       /*!< Rising trigger configuration for input line 18 */
+
+/******************  Bit definition for EXTI_FTSR1 register  ******************/
+#define EXTI_FTSR1_FT0_Pos           (0U)
+#define EXTI_FTSR1_FT0_Msk           (0x1UL << EXTI_FTSR1_FT0_Pos)             /*!< 0x00000001 */
+#define EXTI_FTSR1_FT0               EXTI_FTSR1_FT0_Msk                        /*!< Falling trigger configuration for input line 0 */
+#define EXTI_FTSR1_FT1_Pos           (1U)
+#define EXTI_FTSR1_FT1_Msk           (0x1UL << EXTI_FTSR1_FT1_Pos)             /*!< 0x00000002 */
+#define EXTI_FTSR1_FT1               EXTI_FTSR1_FT1_Msk                        /*!< Falling trigger configuration for input line 1 */
+#define EXTI_FTSR1_FT2_Pos           (2U)
+#define EXTI_FTSR1_FT2_Msk           (0x1UL << EXTI_FTSR1_FT2_Pos)             /*!< 0x00000004 */
+#define EXTI_FTSR1_FT2               EXTI_FTSR1_FT2_Msk                        /*!< Falling trigger configuration for input line 2 */
+#define EXTI_FTSR1_FT3_Pos           (3U)
+#define EXTI_FTSR1_FT3_Msk           (0x1UL << EXTI_FTSR1_FT3_Pos)             /*!< 0x00000008 */
+#define EXTI_FTSR1_FT3               EXTI_FTSR1_FT3_Msk                        /*!< Falling trigger configuration for input line 3 */
+#define EXTI_FTSR1_FT4_Pos           (4U)
+#define EXTI_FTSR1_FT4_Msk           (0x1UL << EXTI_FTSR1_FT4_Pos)             /*!< 0x00000010 */
+#define EXTI_FTSR1_FT4               EXTI_FTSR1_FT4_Msk                        /*!< Falling trigger configuration for input line 4 */
+#define EXTI_FTSR1_FT5_Pos           (5U)
+#define EXTI_FTSR1_FT5_Msk           (0x1UL << EXTI_FTSR1_FT5_Pos)             /*!< 0x00000020 */
+#define EXTI_FTSR1_FT5               EXTI_FTSR1_FT5_Msk                        /*!< Falling trigger configuration for input line 5 */
+#define EXTI_FTSR1_FT6_Pos           (6U)
+#define EXTI_FTSR1_FT6_Msk           (0x1UL << EXTI_FTSR1_FT6_Pos)             /*!< 0x00000040 */
+#define EXTI_FTSR1_FT6               EXTI_FTSR1_FT6_Msk                        /*!< Falling trigger configuration for input line 6 */
+#define EXTI_FTSR1_FT7_Pos           (7U)
+#define EXTI_FTSR1_FT7_Msk           (0x1UL << EXTI_FTSR1_FT7_Pos)             /*!< 0x00000080 */
+#define EXTI_FTSR1_FT7               EXTI_FTSR1_FT7_Msk                        /*!< Falling trigger configuration for input line 7 */
+#define EXTI_FTSR1_FT8_Pos           (8U)
+#define EXTI_FTSR1_FT8_Msk           (0x1UL << EXTI_FTSR1_FT8_Pos)             /*!< 0x00000100 */
+#define EXTI_FTSR1_FT8               EXTI_FTSR1_FT8_Msk                        /*!< Falling trigger configuration for input line 8 */
+#define EXTI_FTSR1_FT9_Pos           (9U)
+#define EXTI_FTSR1_FT9_Msk           (0x1UL << EXTI_FTSR1_FT9_Pos)             /*!< 0x00000200 */
+#define EXTI_FTSR1_FT9               EXTI_FTSR1_FT9_Msk                        /*!< Falling trigger configuration for input line 9 */
+#define EXTI_FTSR1_FT10_Pos          (10U)
+#define EXTI_FTSR1_FT10_Msk          (0x1UL << EXTI_FTSR1_FT10_Pos)            /*!< 0x00000400 */
+#define EXTI_FTSR1_FT10              EXTI_FTSR1_FT10_Msk                       /*!< Falling trigger configuration for input line 10 */
+#define EXTI_FTSR1_FT11_Pos          (11U)
+#define EXTI_FTSR1_FT11_Msk          (0x1UL << EXTI_FTSR1_FT11_Pos)            /*!< 0x00000800 */
+#define EXTI_FTSR1_FT11              EXTI_FTSR1_FT11_Msk                       /*!< Falling trigger configuration for input line 11 */
+#define EXTI_FTSR1_FT12_Pos          (12U)
+#define EXTI_FTSR1_FT12_Msk          (0x1UL << EXTI_FTSR1_FT12_Pos)            /*!< 0x00001000 */
+#define EXTI_FTSR1_FT12              EXTI_FTSR1_FT12_Msk                       /*!< Falling trigger configuration for input line 12 */
+#define EXTI_FTSR1_FT13_Pos          (13U)
+#define EXTI_FTSR1_FT13_Msk          (0x1UL << EXTI_FTSR1_FT13_Pos)            /*!< 0x00002000 */
+#define EXTI_FTSR1_FT13              EXTI_FTSR1_FT13_Msk                       /*!< Falling trigger configuration for input line 13 */
+#define EXTI_FTSR1_FT14_Pos          (14U)
+#define EXTI_FTSR1_FT14_Msk          (0x1UL << EXTI_FTSR1_FT14_Pos)            /*!< 0x00004000 */
+#define EXTI_FTSR1_FT14              EXTI_FTSR1_FT14_Msk                       /*!< Falling trigger configuration for input line 14 */
+#define EXTI_FTSR1_FT15_Pos          (15U)
+#define EXTI_FTSR1_FT15_Msk          (0x1UL << EXTI_FTSR1_FT15_Pos)            /*!< 0x00008000 */
+#define EXTI_FTSR1_FT15              EXTI_FTSR1_FT15_Msk                       /*!< Falling trigger configuration for input line 15 */
+#define EXTI_FTSR1_FT16_Pos          (16U)
+#define EXTI_FTSR1_FT16_Msk          (0x1UL << EXTI_FTSR1_FT16_Pos)            /*!< 0x00010000 */
+#define EXTI_FTSR1_FT16              EXTI_FTSR1_FT16_Msk                       /*!< Falling trigger configuration for input line 16 */
+#define EXTI_FTSR1_FT17_Pos          (17U)
+#define EXTI_FTSR1_FT17_Msk          (0x1UL << EXTI_FTSR1_FT17_Pos)            /*!< 0x00020000 */
+#define EXTI_FTSR1_FT17              EXTI_FTSR1_FT17_Msk                       /*!< Falling trigger configuration for input line 17 */
+#define EXTI_FTSR1_FT18_Pos          (18U)
+#define EXTI_FTSR1_FT18_Msk          (0x1UL << EXTI_FTSR1_FT18_Pos)            /*!< 0x00040000 */
+#define EXTI_FTSR1_FT18              EXTI_FTSR1_FT18_Msk                       /*!< Falling trigger configuration for input line 18 */
+
+/******************  Bit definition for EXTI_SWIER1 register  *****************/
+#define EXTI_SWIER1_SWI0_Pos         (0U)
+#define EXTI_SWIER1_SWI0_Msk         (0x1UL << EXTI_SWIER1_SWI0_Pos)           /*!< 0x00000001 */
+#define EXTI_SWIER1_SWI0             EXTI_SWIER1_SWI0_Msk                      /*!< Software Interrupt on line 0 */
+#define EXTI_SWIER1_SWI1_Pos         (1U)
+#define EXTI_SWIER1_SWI1_Msk         (0x1UL << EXTI_SWIER1_SWI1_Pos)           /*!< 0x00000002 */
+#define EXTI_SWIER1_SWI1             EXTI_SWIER1_SWI1_Msk                      /*!< Software Interrupt on line 1 */
+#define EXTI_SWIER1_SWI2_Pos         (2U)
+#define EXTI_SWIER1_SWI2_Msk         (0x1UL << EXTI_SWIER1_SWI2_Pos)           /*!< 0x00000004 */
+#define EXTI_SWIER1_SWI2             EXTI_SWIER1_SWI2_Msk                      /*!< Software Interrupt on line 2 */
+#define EXTI_SWIER1_SWI3_Pos         (3U)
+#define EXTI_SWIER1_SWI3_Msk         (0x1UL << EXTI_SWIER1_SWI3_Pos)           /*!< 0x00000008 */
+#define EXTI_SWIER1_SWI3             EXTI_SWIER1_SWI3_Msk                      /*!< Software Interrupt on line 3 */
+#define EXTI_SWIER1_SWI4_Pos         (4U)
+#define EXTI_SWIER1_SWI4_Msk         (0x1UL << EXTI_SWIER1_SWI4_Pos)           /*!< 0x00000010 */
+#define EXTI_SWIER1_SWI4             EXTI_SWIER1_SWI4_Msk                      /*!< Software Interrupt on line 4 */
+#define EXTI_SWIER1_SWI5_Pos         (5U)
+#define EXTI_SWIER1_SWI5_Msk         (0x1UL << EXTI_SWIER1_SWI5_Pos)           /*!< 0x00000020 */
+#define EXTI_SWIER1_SWI5             EXTI_SWIER1_SWI5_Msk                      /*!< Software Interrupt on line 5 */
+#define EXTI_SWIER1_SWI6_Pos         (6U)
+#define EXTI_SWIER1_SWI6_Msk         (0x1UL << EXTI_SWIER1_SWI6_Pos)           /*!< 0x00000040 */
+#define EXTI_SWIER1_SWI6             EXTI_SWIER1_SWI6_Msk                      /*!< Software Interrupt on line 6 */
+#define EXTI_SWIER1_SWI7_Pos         (7U)
+#define EXTI_SWIER1_SWI7_Msk         (0x1UL << EXTI_SWIER1_SWI7_Pos)           /*!< 0x00000080 */
+#define EXTI_SWIER1_SWI7             EXTI_SWIER1_SWI7_Msk                      /*!< Software Interrupt on line 7 */
+#define EXTI_SWIER1_SWI8_Pos         (8U)
+#define EXTI_SWIER1_SWI8_Msk         (0x1UL << EXTI_SWIER1_SWI8_Pos)           /*!< 0x00000100 */
+#define EXTI_SWIER1_SWI8             EXTI_SWIER1_SWI8_Msk                      /*!< Software Interrupt on line 8 */
+#define EXTI_SWIER1_SWI9_Pos         (9U)
+#define EXTI_SWIER1_SWI9_Msk         (0x1UL << EXTI_SWIER1_SWI9_Pos)           /*!< 0x00000200 */
+#define EXTI_SWIER1_SWI9             EXTI_SWIER1_SWI9_Msk                      /*!< Software Interrupt on line 9 */
+#define EXTI_SWIER1_SWI10_Pos        (10U)
+#define EXTI_SWIER1_SWI10_Msk        (0x1UL << EXTI_SWIER1_SWI10_Pos)          /*!< 0x00000400 */
+#define EXTI_SWIER1_SWI10            EXTI_SWIER1_SWI10_Msk                     /*!< Software Interrupt on line 10 */
+#define EXTI_SWIER1_SWI11_Pos        (11U)
+#define EXTI_SWIER1_SWI11_Msk        (0x1UL << EXTI_SWIER1_SWI11_Pos)          /*!< 0x00000800 */
+#define EXTI_SWIER1_SWI11            EXTI_SWIER1_SWI11_Msk                     /*!< Software Interrupt on line 11 */
+#define EXTI_SWIER1_SWI12_Pos        (12U)
+#define EXTI_SWIER1_SWI12_Msk        (0x1UL << EXTI_SWIER1_SWI12_Pos)          /*!< 0x00001000 */
+#define EXTI_SWIER1_SWI12            EXTI_SWIER1_SWI12_Msk                     /*!< Software Interrupt on line 12 */
+#define EXTI_SWIER1_SWI13_Pos        (13U)
+#define EXTI_SWIER1_SWI13_Msk        (0x1UL << EXTI_SWIER1_SWI13_Pos)          /*!< 0x00002000 */
+#define EXTI_SWIER1_SWI13            EXTI_SWIER1_SWI13_Msk                     /*!< Software Interrupt on line 13 */
+#define EXTI_SWIER1_SWI14_Pos        (14U)
+#define EXTI_SWIER1_SWI14_Msk        (0x1UL << EXTI_SWIER1_SWI14_Pos)          /*!< 0x00004000 */
+#define EXTI_SWIER1_SWI14            EXTI_SWIER1_SWI14_Msk                     /*!< Software Interrupt on line 14 */
+#define EXTI_SWIER1_SWI15_Pos        (15U)
+#define EXTI_SWIER1_SWI15_Msk        (0x1UL << EXTI_SWIER1_SWI15_Pos)          /*!< 0x00008000 */
+#define EXTI_SWIER1_SWI15            EXTI_SWIER1_SWI15_Msk                     /*!< Software Interrupt on line 15 */
+#define EXTI_SWIER1_SWI16_Pos        (16U)
+#define EXTI_SWIER1_SWI16_Msk        (0x1UL << EXTI_SWIER1_SWI16_Pos)          /*!< 0x00010000 */
+#define EXTI_SWIER1_SWI16            EXTI_SWIER1_SWI16_Msk                     /*!< Software Interrupt on line 16 */
+#define EXTI_SWIER1_SWI17_Pos        (17U)
+#define EXTI_SWIER1_SWI17_Msk        (0x1UL << EXTI_SWIER1_SWI17_Pos)          /*!< 0x00020000 */
+#define EXTI_SWIER1_SWI17            EXTI_SWIER1_SWI17_Msk                     /*!< Software Interrupt on line 17 */
+#define EXTI_SWIER1_SWI18_Pos        (18U)
+#define EXTI_SWIER1_SWI18_Msk        (0x1UL << EXTI_SWIER1_SWI18_Pos)          /*!< 0x00040000 */
+#define EXTI_SWIER1_SWI18            EXTI_SWIER1_SWI18_Msk                     /*!< Software Interrupt on line 18 */
+
+/*******************  Bit definition for EXTI_RPR1 register  ******************/
+#define EXTI_RPR1_RPIF0_Pos          (0U)
+#define EXTI_RPR1_RPIF0_Msk          (0x1UL << EXTI_RPR1_RPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_RPR1_RPIF0              EXTI_RPR1_RPIF0_Msk                       /*!< Rising Pending Interrupt Flag on line 0 */
+#define EXTI_RPR1_RPIF1_Pos          (1U)
+#define EXTI_RPR1_RPIF1_Msk          (0x1UL << EXTI_RPR1_RPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_RPR1_RPIF1              EXTI_RPR1_RPIF1_Msk                       /*!< Rising Pending Interrupt Flag on line 1 */
+#define EXTI_RPR1_RPIF2_Pos          (2U)
+#define EXTI_RPR1_RPIF2_Msk          (0x1UL << EXTI_RPR1_RPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_RPR1_RPIF2              EXTI_RPR1_RPIF2_Msk                       /*!< Rising Pending Interrupt Flag on line 2 */
+#define EXTI_RPR1_RPIF3_Pos          (3U)
+#define EXTI_RPR1_RPIF3_Msk          (0x1UL << EXTI_RPR1_RPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_RPR1_RPIF3              EXTI_RPR1_RPIF3_Msk                       /*!< Rising Pending Interrupt Flag on line 3 */
+#define EXTI_RPR1_RPIF4_Pos          (4U)
+#define EXTI_RPR1_RPIF4_Msk          (0x1UL << EXTI_RPR1_RPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_RPR1_RPIF4              EXTI_RPR1_RPIF4_Msk                       /*!< Rising Pending Interrupt Flag on line 4 */
+#define EXTI_RPR1_RPIF5_Pos          (5U)
+#define EXTI_RPR1_RPIF5_Msk          (0x1UL << EXTI_RPR1_RPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_RPR1_RPIF5              EXTI_RPR1_RPIF5_Msk                       /*!< Rising Pending Interrupt Flag on line 5 */
+#define EXTI_RPR1_RPIF6_Pos          (6U)
+#define EXTI_RPR1_RPIF6_Msk          (0x1UL << EXTI_RPR1_RPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_RPR1_RPIF6              EXTI_RPR1_RPIF6_Msk                       /*!< Rising Pending Interrupt Flag on line 6 */
+#define EXTI_RPR1_RPIF7_Pos          (7U)
+#define EXTI_RPR1_RPIF7_Msk          (0x1UL << EXTI_RPR1_RPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_RPR1_RPIF7              EXTI_RPR1_RPIF7_Msk                       /*!< Rising Pending Interrupt Flag on line 7 */
+#define EXTI_RPR1_RPIF8_Pos          (8U)
+#define EXTI_RPR1_RPIF8_Msk          (0x1UL << EXTI_RPR1_RPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_RPR1_RPIF8              EXTI_RPR1_RPIF8_Msk                       /*!< Rising Pending Interrupt Flag on line 8 */
+#define EXTI_RPR1_RPIF9_Pos          (9U)
+#define EXTI_RPR1_RPIF9_Msk          (0x1UL << EXTI_RPR1_RPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_RPR1_RPIF9              EXTI_RPR1_RPIF9_Msk                       /*!< Rising Pending Interrupt Flag on line 9 */
+#define EXTI_RPR1_RPIF10_Pos         (10U)
+#define EXTI_RPR1_RPIF10_Msk         (0x1UL << EXTI_RPR1_RPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_RPR1_RPIF10             EXTI_RPR1_RPIF10_Msk                      /*!< Rising Pending Interrupt Flag on line 10 */
+#define EXTI_RPR1_RPIF11_Pos         (11U)
+#define EXTI_RPR1_RPIF11_Msk         (0x1UL << EXTI_RPR1_RPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_RPR1_RPIF11             EXTI_RPR1_RPIF11_Msk                      /*!< Rising Pending Interrupt Flag on line 11 */
+#define EXTI_RPR1_RPIF12_Pos         (12U)
+#define EXTI_RPR1_RPIF12_Msk         (0x1UL << EXTI_RPR1_RPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_RPR1_RPIF12             EXTI_RPR1_RPIF12_Msk                      /*!< Rising Pending Interrupt Flag on line 12 */
+#define EXTI_RPR1_RPIF13_Pos         (13U)
+#define EXTI_RPR1_RPIF13_Msk         (0x1UL << EXTI_RPR1_RPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_RPR1_RPIF13             EXTI_RPR1_RPIF13_Msk                      /*!< Rising Pending Interrupt Flag on line 13 */
+#define EXTI_RPR1_RPIF14_Pos         (14U)
+#define EXTI_RPR1_RPIF14_Msk         (0x1UL << EXTI_RPR1_RPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_RPR1_RPIF14             EXTI_RPR1_RPIF14_Msk                      /*!< Rising Pending Interrupt Flag on line 14 */
+#define EXTI_RPR1_RPIF15_Pos         (15U)
+#define EXTI_RPR1_RPIF15_Msk         (0x1UL << EXTI_RPR1_RPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_RPR1_RPIF15             EXTI_RPR1_RPIF15_Msk                      /*!< Rising Pending Interrupt Flag on line 15 */
+#define EXTI_RPR1_RPIF16_Pos         (16U)
+#define EXTI_RPR1_RPIF16_Msk         (0x1UL << EXTI_RPR1_RPIF16_Pos)           /*!< 0x00010000 */
+#define EXTI_RPR1_RPIF16             EXTI_RPR1_RPIF16_Msk                      /*!< Rising Pending Interrupt Flag on line 16 */
+#define EXTI_RPR1_RPIF17_Pos         (17U)
+#define EXTI_RPR1_RPIF17_Msk         (0x1UL << EXTI_RPR1_RPIF17_Pos)           /*!< 0x00020000 */
+#define EXTI_RPR1_RPIF17             EXTI_RPR1_RPIF17_Msk                      /*!< Rising Pending Interrupt Flag on line 17 */
+#define EXTI_RPR1_RPIF18_Pos         (18U)
+#define EXTI_RPR1_RPIF18_Msk         (0x1UL << EXTI_RPR1_RPIF18_Pos)           /*!< 0x00040000 */
+#define EXTI_RPR1_RPIF18             EXTI_RPR1_RPIF18_Msk                      /*!< Rising Pending Interrupt Flag on line 18 */
+
+/*******************  Bit definition for EXTI_FPR1 register  ******************/
+#define EXTI_FPR1_FPIF0_Pos          (0U)
+#define EXTI_FPR1_FPIF0_Msk          (0x1UL << EXTI_FPR1_FPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_FPR1_FPIF0              EXTI_FPR1_FPIF0_Msk                       /*!< Falling Pending Interrupt Flag on line 0 */
+#define EXTI_FPR1_FPIF1_Pos          (1U)
+#define EXTI_FPR1_FPIF1_Msk          (0x1UL << EXTI_FPR1_FPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_FPR1_FPIF1              EXTI_FPR1_FPIF1_Msk                       /*!< Falling Pending Interrupt Flag on line 1 */
+#define EXTI_FPR1_FPIF2_Pos          (2U)
+#define EXTI_FPR1_FPIF2_Msk          (0x1UL << EXTI_FPR1_FPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_FPR1_FPIF2              EXTI_FPR1_FPIF2_Msk                       /*!< Falling Pending Interrupt Flag on line 2 */
+#define EXTI_FPR1_FPIF3_Pos          (3U)
+#define EXTI_FPR1_FPIF3_Msk          (0x1UL << EXTI_FPR1_FPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_FPR1_FPIF3              EXTI_FPR1_FPIF3_Msk                       /*!< Falling Pending Interrupt Flag on line 3 */
+#define EXTI_FPR1_FPIF4_Pos          (4U)
+#define EXTI_FPR1_FPIF4_Msk          (0x1UL << EXTI_FPR1_FPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_FPR1_FPIF4              EXTI_FPR1_FPIF4_Msk                       /*!< Falling Pending Interrupt Flag on line 4 */
+#define EXTI_FPR1_FPIF5_Pos          (5U)
+#define EXTI_FPR1_FPIF5_Msk          (0x1UL << EXTI_FPR1_FPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_FPR1_FPIF5              EXTI_FPR1_FPIF5_Msk                       /*!< Falling Pending Interrupt Flag on line 5 */
+#define EXTI_FPR1_FPIF6_Pos          (6U)
+#define EXTI_FPR1_FPIF6_Msk          (0x1UL << EXTI_FPR1_FPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_FPR1_FPIF6              EXTI_FPR1_FPIF6_Msk                       /*!< Falling Pending Interrupt Flag on line 6 */
+#define EXTI_FPR1_FPIF7_Pos          (7U)
+#define EXTI_FPR1_FPIF7_Msk          (0x1UL << EXTI_FPR1_FPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_FPR1_FPIF7              EXTI_FPR1_FPIF7_Msk                       /*!< Falling Pending Interrupt Flag on line 7 */
+#define EXTI_FPR1_FPIF8_Pos          (8U)
+#define EXTI_FPR1_FPIF8_Msk          (0x1UL << EXTI_FPR1_FPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_FPR1_FPIF8              EXTI_FPR1_FPIF8_Msk                       /*!< Falling Pending Interrupt Flag on line 8 */
+#define EXTI_FPR1_FPIF9_Pos          (9U)
+#define EXTI_FPR1_FPIF9_Msk          (0x1UL << EXTI_FPR1_FPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_FPR1_FPIF9              EXTI_FPR1_FPIF9_Msk                       /*!< Falling Pending Interrupt Flag on line 9 */
+#define EXTI_FPR1_FPIF10_Pos         (10U)
+#define EXTI_FPR1_FPIF10_Msk         (0x1UL << EXTI_FPR1_FPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_FPR1_FPIF10             EXTI_FPR1_FPIF10_Msk                      /*!< Falling Pending Interrupt Flag on line 10 */
+#define EXTI_FPR1_FPIF11_Pos         (11U)
+#define EXTI_FPR1_FPIF11_Msk         (0x1UL << EXTI_FPR1_FPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_FPR1_FPIF11             EXTI_FPR1_FPIF11_Msk                      /*!< Falling Pending Interrupt Flag on line 11 */
+#define EXTI_FPR1_FPIF12_Pos         (12U)
+#define EXTI_FPR1_FPIF12_Msk         (0x1UL << EXTI_FPR1_FPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_FPR1_FPIF12             EXTI_FPR1_FPIF12_Msk                      /*!< Falling Pending Interrupt Flag on line 12 */
+#define EXTI_FPR1_FPIF13_Pos         (13U)
+#define EXTI_FPR1_FPIF13_Msk         (0x1UL << EXTI_FPR1_FPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_FPR1_FPIF13             EXTI_FPR1_FPIF13_Msk                      /*!< Falling Pending Interrupt Flag on line 13 */
+#define EXTI_FPR1_FPIF14_Pos         (14U)
+#define EXTI_FPR1_FPIF14_Msk         (0x1UL << EXTI_FPR1_FPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_FPR1_FPIF14             EXTI_FPR1_FPIF14_Msk                      /*!< Falling Pending Interrupt Flag on line 14 */
+#define EXTI_FPR1_FPIF15_Pos         (15U)
+#define EXTI_FPR1_FPIF15_Msk         (0x1UL << EXTI_FPR1_FPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_FPR1_FPIF15             EXTI_FPR1_FPIF15_Msk                      /*!< Falling Pending Interrupt Flag on line 15 */
+#define EXTI_FPR1_FPIF16_Pos         (16U)
+#define EXTI_FPR1_FPIF16_Msk         (0x1UL << EXTI_FPR1_FPIF16_Pos)           /*!< 0x00010000 */
+#define EXTI_FPR1_FPIF16             EXTI_FPR1_FPIF16_Msk                      /*!< Falling Pending Interrupt Flag on line 16 */
+#define EXTI_FPR1_FPIF17_Pos         (17U)
+#define EXTI_FPR1_FPIF17_Msk         (0x1UL << EXTI_FPR1_FPIF17_Pos)           /*!< 0x00020000 */
+#define EXTI_FPR1_FPIF17             EXTI_FPR1_FPIF17_Msk                      /*!< Falling Pending Interrupt Flag on line 17 */
+#define EXTI_FPR1_FPIF18_Pos         (18U)
+#define EXTI_FPR1_FPIF18_Msk         (0x1UL << EXTI_FPR1_FPIF18_Pos)           /*!< 0x00040000 */
+#define EXTI_FPR1_FPIF18             EXTI_FPR1_FPIF18_Msk                      /*!< Falling Pending Interrupt Flag on line 18 */
+
+/*****************  Bit definition for EXTI_EXTICR1 register  **************/
+#define EXTI_EXTICR1_EXTI0_Pos       (0U)
+#define EXTI_EXTICR1_EXTI0_Msk       (0x7UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR1_EXTI0           EXTI_EXTICR1_EXTI0_Msk                    /*!< EXTI 0 configuration */
+#define EXTI_EXTICR1_EXTI0_0         (0x1UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR1_EXTI0_1         (0x2UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR1_EXTI0_2         (0x4UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR1_EXTI1_Pos       (8U)
+#define EXTI_EXTICR1_EXTI1_Msk       (0x7UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR1_EXTI1           EXTI_EXTICR1_EXTI1_Msk                    /*!< EXTI 1 configuration */
+#define EXTI_EXTICR1_EXTI1_0         (0x1UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR1_EXTI1_1         (0x2UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR1_EXTI1_2         (0x4UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR1_EXTI2_Pos       (16U)
+#define EXTI_EXTICR1_EXTI2_Msk       (0x7UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR1_EXTI2           EXTI_EXTICR1_EXTI2_Msk                    /*!< EXTI 2 configuration */
+#define EXTI_EXTICR1_EXTI2_0         (0x1UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR1_EXTI2_1         (0x2UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR1_EXTI2_2         (0x4UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR1_EXTI3_Pos       (24U)
+#define EXTI_EXTICR1_EXTI3_Msk       (0x7UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR1_EXTI3           EXTI_EXTICR1_EXTI3_Msk                    /*!< EXTI 3 configuration */
+#define EXTI_EXTICR1_EXTI3_0         (0x1UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR1_EXTI3_1         (0x2UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR1_EXTI3_2         (0x4UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR2 register  **************/
+#define EXTI_EXTICR2_EXTI4_Pos       (0U)
+#define EXTI_EXTICR2_EXTI4_Msk       (0x7UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR2_EXTI4           EXTI_EXTICR2_EXTI4_Msk                    /*!< EXTI 4 configuration */
+#define EXTI_EXTICR2_EXTI4_0         (0x1UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR2_EXTI4_1         (0x2UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR2_EXTI4_2         (0x4UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR2_EXTI5_Pos       (8U)
+#define EXTI_EXTICR2_EXTI5_Msk       (0x7UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR2_EXTI5           EXTI_EXTICR2_EXTI5_Msk                    /*!< EXTI 5 configuration */
+#define EXTI_EXTICR2_EXTI5_0         (0x1UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR2_EXTI5_1         (0x2UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR2_EXTI5_2         (0x4UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR2_EXTI6_Pos       (16U)
+#define EXTI_EXTICR2_EXTI6_Msk       (0x7UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR2_EXTI6           EXTI_EXTICR2_EXTI6_Msk                    /*!< EXTI 6 configuration */
+#define EXTI_EXTICR2_EXTI6_0         (0x1UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR2_EXTI6_1         (0x2UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR2_EXTI6_2         (0x4UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR2_EXTI7_Pos       (24U)
+#define EXTI_EXTICR2_EXTI7_Msk       (0x7UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR2_EXTI7           EXTI_EXTICR2_EXTI7_Msk                    /*!< EXTI 7 configuration */
+#define EXTI_EXTICR2_EXTI7_0         (0x1UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR2_EXTI7_1         (0x2UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR2_EXTI7_2         (0x4UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR3 register  **************/
+#define EXTI_EXTICR3_EXTI8_Pos       (0U)
+#define EXTI_EXTICR3_EXTI8_Msk       (0x7UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR3_EXTI8           EXTI_EXTICR3_EXTI8_Msk                    /*!< EXTI 8 configuration */
+#define EXTI_EXTICR3_EXTI8_0         (0x1UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR3_EXTI8_1         (0x2UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR3_EXTI8_2         (0x4UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR3_EXTI9_Pos       (8U)
+#define EXTI_EXTICR3_EXTI9_Msk       (0x7UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR3_EXTI9           EXTI_EXTICR3_EXTI9_Msk                    /*!< EXTI 9 configuration */
+#define EXTI_EXTICR3_EXTI9_0         (0x1UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR3_EXTI9_1         (0x2UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR3_EXTI9_2         (0x4UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR3_EXTI10_Pos      (16U)
+#define EXTI_EXTICR3_EXTI10_Msk      (0x7UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR3_EXTI10          EXTI_EXTICR3_EXTI10_Msk                   /*!< EXTI 10 configuration */
+#define EXTI_EXTICR3_EXTI10_0        (0x1UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR3_EXTI10_1        (0x2UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR3_EXTI10_2        (0x4UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR3_EXTI11_Pos      (24U)
+#define EXTI_EXTICR3_EXTI11_Msk      (0x7UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR3_EXTI11          EXTI_EXTICR3_EXTI11_Msk                   /*!< EXTI 11 configuration */
+#define EXTI_EXTICR3_EXTI11_0        (0x1UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR3_EXTI11_1        (0x2UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR3_EXTI11_2        (0x4UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR4 register  **************/
+#define EXTI_EXTICR4_EXTI12_Pos      (0U)
+#define EXTI_EXTICR4_EXTI12_Msk      (0x7UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000007 */
+#define EXTI_EXTICR4_EXTI12          EXTI_EXTICR4_EXTI12_Msk                   /*!< EXTI 12 configuration */
+#define EXTI_EXTICR4_EXTI12_0        (0x1UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000001 */
+#define EXTI_EXTICR4_EXTI12_1        (0x2UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000002 */
+#define EXTI_EXTICR4_EXTI12_2        (0x4UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000004 */
+#define EXTI_EXTICR4_EXTI13_Pos      (8U)
+#define EXTI_EXTICR4_EXTI13_Msk      (0x7UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000700 */
+#define EXTI_EXTICR4_EXTI13          EXTI_EXTICR4_EXTI13_Msk                   /*!< EXTI 13 configuration */
+#define EXTI_EXTICR4_EXTI13_0        (0x1UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000100 */
+#define EXTI_EXTICR4_EXTI13_1        (0x2UL << EXTI_EXTICR4_EXTI13_Pos)       /*!< 0x00000200 */
+#define EXTI_EXTICR4_EXTI13_2        (0x4UL << EXTI_EXTICR4_EXTI13_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR4_EXTI14_Pos      (16U)
+#define EXTI_EXTICR4_EXTI14_Msk      (0x7UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR4_EXTI14          EXTI_EXTICR4_EXTI14_Msk                   /*!< EXTI 14 configuration */
+#define EXTI_EXTICR4_EXTI14_0        (0x1UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR4_EXTI14_1        (0x2UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR4_EXTI14_2        (0x4UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR4_EXTI15_Pos      (24U)
+#define EXTI_EXTICR4_EXTI15_Msk      (0x7UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR4_EXTI15          EXTI_EXTICR4_EXTI15_Msk                   /*!< EXTI 15 configuration */
+#define EXTI_EXTICR4_EXTI15_0        (0x1UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR4_EXTI15_1        (0x2UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR4_EXTI15_2        (0x4UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x04000000 */
+
+/*******************  Bit definition for EXTI_IMR1 register  ******************/
+#define EXTI_IMR1_IM0_Pos            (0U)
+#define EXTI_IMR1_IM0_Msk            (0x1UL << EXTI_IMR1_IM0_Pos)              /*!< 0x00000001 */
+#define EXTI_IMR1_IM0                EXTI_IMR1_IM0_Msk                         /*!< Interrupt Mask on line 0 */
+#define EXTI_IMR1_IM1_Pos            (1U)
+#define EXTI_IMR1_IM1_Msk            (0x1UL << EXTI_IMR1_IM1_Pos)              /*!< 0x00000002 */
+#define EXTI_IMR1_IM1                EXTI_IMR1_IM1_Msk                         /*!< Interrupt Mask on line 1 */
+#define EXTI_IMR1_IM2_Pos            (2U)
+#define EXTI_IMR1_IM2_Msk            (0x1UL << EXTI_IMR1_IM2_Pos)              /*!< 0x00000004 */
+#define EXTI_IMR1_IM2                EXTI_IMR1_IM2_Msk                         /*!< Interrupt Mask on line 2 */
+#define EXTI_IMR1_IM3_Pos            (3U)
+#define EXTI_IMR1_IM3_Msk            (0x1UL << EXTI_IMR1_IM3_Pos)              /*!< 0x00000008 */
+#define EXTI_IMR1_IM3                EXTI_IMR1_IM3_Msk                         /*!< Interrupt Mask on line 3 */
+#define EXTI_IMR1_IM4_Pos            (4U)
+#define EXTI_IMR1_IM4_Msk            (0x1UL << EXTI_IMR1_IM4_Pos)              /*!< 0x00000010 */
+#define EXTI_IMR1_IM4                EXTI_IMR1_IM4_Msk                         /*!< Interrupt Mask on line 4 */
+#define EXTI_IMR1_IM5_Pos            (5U)
+#define EXTI_IMR1_IM5_Msk            (0x1UL << EXTI_IMR1_IM5_Pos)              /*!< 0x00000020 */
+#define EXTI_IMR1_IM5                EXTI_IMR1_IM5_Msk                         /*!< Interrupt Mask on line 5 */
+#define EXTI_IMR1_IM6_Pos            (6U)
+#define EXTI_IMR1_IM6_Msk            (0x1UL << EXTI_IMR1_IM6_Pos)              /*!< 0x00000040 */
+#define EXTI_IMR1_IM6                EXTI_IMR1_IM6_Msk                         /*!< Interrupt Mask on line 6 */
+#define EXTI_IMR1_IM7_Pos            (7U)
+#define EXTI_IMR1_IM7_Msk            (0x1UL << EXTI_IMR1_IM7_Pos)              /*!< 0x00000080 */
+#define EXTI_IMR1_IM7                EXTI_IMR1_IM7_Msk                         /*!< Interrupt Mask on line 7 */
+#define EXTI_IMR1_IM8_Pos            (8U)
+#define EXTI_IMR1_IM8_Msk            (0x1UL << EXTI_IMR1_IM8_Pos)              /*!< 0x00000100 */
+#define EXTI_IMR1_IM8                EXTI_IMR1_IM8_Msk                         /*!< Interrupt Mask on line 8 */
+#define EXTI_IMR1_IM9_Pos            (9U)
+#define EXTI_IMR1_IM9_Msk            (0x1UL << EXTI_IMR1_IM9_Pos)              /*!< 0x00000200 */
+#define EXTI_IMR1_IM9                EXTI_IMR1_IM9_Msk                         /*!< Interrupt Mask on line 9 */
+#define EXTI_IMR1_IM10_Pos           (10U)
+#define EXTI_IMR1_IM10_Msk           (0x1UL << EXTI_IMR1_IM10_Pos)             /*!< 0x00000400 */
+#define EXTI_IMR1_IM10               EXTI_IMR1_IM10_Msk                        /*!< Interrupt Mask on line 10 */
+#define EXTI_IMR1_IM11_Pos           (11U)
+#define EXTI_IMR1_IM11_Msk           (0x1UL << EXTI_IMR1_IM11_Pos)             /*!< 0x00000800 */
+#define EXTI_IMR1_IM11               EXTI_IMR1_IM11_Msk                        /*!< Interrupt Mask on line 11 */
+#define EXTI_IMR1_IM12_Pos           (12U)
+#define EXTI_IMR1_IM12_Msk           (0x1UL << EXTI_IMR1_IM12_Pos)             /*!< 0x00001000 */
+#define EXTI_IMR1_IM12               EXTI_IMR1_IM12_Msk                        /*!< Interrupt Mask on line 12 */
+#define EXTI_IMR1_IM13_Pos           (13U)
+#define EXTI_IMR1_IM13_Msk           (0x1UL << EXTI_IMR1_IM13_Pos)             /*!< 0x00002000 */
+#define EXTI_IMR1_IM13               EXTI_IMR1_IM13_Msk                        /*!< Interrupt Mask on line 13 */
+#define EXTI_IMR1_IM14_Pos           (14U)
+#define EXTI_IMR1_IM14_Msk           (0x1UL << EXTI_IMR1_IM14_Pos)             /*!< 0x00004000 */
+#define EXTI_IMR1_IM14               EXTI_IMR1_IM14_Msk                        /*!< Interrupt Mask on line 14 */
+#define EXTI_IMR1_IM15_Pos           (15U)
+#define EXTI_IMR1_IM15_Msk           (0x1UL << EXTI_IMR1_IM15_Pos)             /*!< 0x00008000 */
+#define EXTI_IMR1_IM15               EXTI_IMR1_IM15_Msk                        /*!< Interrupt Mask on line 15 */
+#define EXTI_IMR1_IM16_Pos           (16U)
+#define EXTI_IMR1_IM16_Msk           (0x1UL << EXTI_IMR1_IM16_Pos)             /*!< 0x00010000 */
+#define EXTI_IMR1_IM16               EXTI_IMR1_IM16_Msk                        /*!< Interrupt Mask on line 16 */
+#define EXTI_IMR1_IM17_Pos           (17U)
+#define EXTI_IMR1_IM17_Msk           (0x1UL << EXTI_IMR1_IM17_Pos)             /*!< 0x00020000 */
+#define EXTI_IMR1_IM17               EXTI_IMR1_IM17_Msk                        /*!< Interrupt Mask on line 17 */
+#define EXTI_IMR1_IM18_Pos           (18U)
+#define EXTI_IMR1_IM18_Msk           (0x1UL << EXTI_IMR1_IM18_Pos)             /*!< 0x00040000 */
+#define EXTI_IMR1_IM18               EXTI_IMR1_IM18_Msk                        /*!< Interrupt Mask on line 18 */
+#define EXTI_IMR1_IM19_Pos           (19U)
+#define EXTI_IMR1_IM19_Msk           (0x1UL << EXTI_IMR1_IM19_Pos)             /*!< 0x00080000 */
+#define EXTI_IMR1_IM19               EXTI_IMR1_IM19_Msk                        /*!< Interrupt Mask on line 19 */
+#define EXTI_IMR1_IM21_Pos           (21U)
+#define EXTI_IMR1_IM21_Msk           (0x1UL << EXTI_IMR1_IM21_Pos)             /*!< 0x00200000 */
+#define EXTI_IMR1_IM21               EXTI_IMR1_IM21_Msk                        /*!< Interrupt Mask on line 21 */
+#define EXTI_IMR1_IM23_Pos           (23U)
+#define EXTI_IMR1_IM23_Msk           (0x1UL << EXTI_IMR1_IM23_Pos)             /*!< 0x00800000 */
+#define EXTI_IMR1_IM23               EXTI_IMR1_IM23_Msk                        /*!< Interrupt Mask on line 23 */
+#define EXTI_IMR1_IM25_Pos           (25U)
+#define EXTI_IMR1_IM25_Msk           (0x1UL << EXTI_IMR1_IM25_Pos)             /*!< 0x02000000 */
+#define EXTI_IMR1_IM25               EXTI_IMR1_IM25_Msk                        /*!< Interrupt Mask on line 25 */
+#define EXTI_IMR1_IM26_Pos           (26U)
+#define EXTI_IMR1_IM26_Msk           (0x1UL << EXTI_IMR1_IM26_Pos)             /*!< 0x04000000 */
+#define EXTI_IMR1_IM26               EXTI_IMR1_IM26_Msk                        /*!< Interrupt Mask on line 26 */
+#define EXTI_IMR1_IM27_Pos           (27U)
+#define EXTI_IMR1_IM27_Msk           (0x1UL << EXTI_IMR1_IM27_Pos)             /*!< 0x08000000 */
+#define EXTI_IMR1_IM27               EXTI_IMR1_IM27_Msk                        /*!< Interrupt Mask on line 27 */
+#define EXTI_IMR1_IM28_Pos           (28U)
+#define EXTI_IMR1_IM28_Msk           (0x1UL << EXTI_IMR1_IM28_Pos)             /*!< 0x10000000 */
+#define EXTI_IMR1_IM28               EXTI_IMR1_IM28_Msk                        /*!< Interrupt Mask on line 28 */
+#define EXTI_IMR1_IM29_Pos           (29U)
+#define EXTI_IMR1_IM29_Msk           (0x1UL << EXTI_IMR1_IM29_Pos)             /*!< 0x20000000 */
+#define EXTI_IMR1_IM29               EXTI_IMR1_IM29_Msk                        /*!< Interrupt Mask on line 29 */
+#define EXTI_IMR1_IM30_Pos           (30U)
+#define EXTI_IMR1_IM30_Msk           (0x1UL << EXTI_IMR1_IM30_Pos)             /*!< 0x40000000 */
+#define EXTI_IMR1_IM30               EXTI_IMR1_IM30_Msk                        /*!< Interrupt Mask on line 30 */
+#define EXTI_IMR1_IM31_Pos           (31U)
+#define EXTI_IMR1_IM31_Msk           (0x1UL << EXTI_IMR1_IM31_Pos)              /*!< 0x80000000 */
+#define EXTI_IMR1_IM31               EXTI_IMR1_IM31_Msk                        /*!< Interrupt Mask on line 31 */
+#define EXTI_IMR1_IM_Pos             (0U)
+#define EXTI_IMR1_IM_Msk             (0xFEAFFFFFUL << EXTI_IMR1_IM_Pos)        /*!< 0xFEAFFFFF */
+#define EXTI_IMR1_IM                 EXTI_IMR1_IM_Msk                          /*!< Interrupt Mask All */
+
+/*******************  Bit definition for EXTI_IMR2 register  ******************/
+#define EXTI_IMR2_IM32_Pos           (0U)
+#define EXTI_IMR2_IM32_Msk           (0x1UL << EXTI_IMR2_IM32_Pos)             /*!< 0x00000001 */
+#define EXTI_IMR2_IM32               EXTI_IMR2_IM32_Msk                        /*!< Interrupt Mask on line 32 */
+#define EXTI_IMR2_IM33_Pos           (1U)
+#define EXTI_IMR2_IM33_Msk           (0x1UL << EXTI_IMR2_IM33_Pos)             /*!< 0x00000002 */
+#define EXTI_IMR2_IM33               EXTI_IMR2_IM33_Msk                        /*!< Interrupt Mask on line 33 */
+#define EXTI_IMR2_IM_Pos             (0U)
+#define EXTI_IMR2_IM_Msk             (0x3UL << EXTI_IMR2_IM_Pos)               /*!< 0x00000003 */
+#define EXTI_IMR2_IM                 EXTI_IMR2_IM_Msk                          /*!< Interrupt Mask All */
+
+/*******************  Bit definition for EXTI_EMR1 register  ******************/
+#define EXTI_EMR1_EM0_Pos            (0U)
+#define EXTI_EMR1_EM0_Msk            (0x1UL << EXTI_EMR1_EM0_Pos)              /*!< 0x00000001 */
+#define EXTI_EMR1_EM0                EXTI_EMR1_EM0_Msk                         /*!< Event Mask on line 0 */
+#define EXTI_EMR1_EM1_Pos            (1U)
+#define EXTI_EMR1_EM1_Msk            (0x1UL << EXTI_EMR1_EM1_Pos)              /*!< 0x00000002 */
+#define EXTI_EMR1_EM1                EXTI_EMR1_EM1_Msk                         /*!< Event Mask on line 1 */
+#define EXTI_EMR1_EM2_Pos            (2U)
+#define EXTI_EMR1_EM2_Msk            (0x1UL << EXTI_EMR1_EM2_Pos)              /*!< 0x00000004 */
+#define EXTI_EMR1_EM2                EXTI_EMR1_EM2_Msk                         /*!< Event Mask on line 2 */
+#define EXTI_EMR1_EM3_Pos            (3U)
+#define EXTI_EMR1_EM3_Msk            (0x1UL << EXTI_EMR1_EM3_Pos)              /*!< 0x00000008 */
+#define EXTI_EMR1_EM3                EXTI_EMR1_EM3_Msk                         /*!< Event Mask on line 3 */
+#define EXTI_EMR1_EM4_Pos            (4U)
+#define EXTI_EMR1_EM4_Msk            (0x1UL << EXTI_EMR1_EM4_Pos)              /*!< 0x00000010 */
+#define EXTI_EMR1_EM4                EXTI_EMR1_EM4_Msk                         /*!< Event Mask on line 4 */
+#define EXTI_EMR1_EM5_Pos            (5U)
+#define EXTI_EMR1_EM5_Msk            (0x1UL << EXTI_EMR1_EM5_Pos)              /*!< 0x00000020 */
+#define EXTI_EMR1_EM5                EXTI_EMR1_EM5_Msk                         /*!< Event Mask on line 5 */
+#define EXTI_EMR1_EM6_Pos            (6U)
+#define EXTI_EMR1_EM6_Msk            (0x1UL << EXTI_EMR1_EM6_Pos)              /*!< 0x00000040 */
+#define EXTI_EMR1_EM6                EXTI_EMR1_EM6_Msk                         /*!< Event Mask on line 6 */
+#define EXTI_EMR1_EM7_Pos            (7U)
+#define EXTI_EMR1_EM7_Msk            (0x1UL << EXTI_EMR1_EM7_Pos)              /*!< 0x00000080 */
+#define EXTI_EMR1_EM7                EXTI_EMR1_EM7_Msk                         /*!< Event Mask on line 7 */
+#define EXTI_EMR1_EM8_Pos            (8U)
+#define EXTI_EMR1_EM8_Msk            (0x1UL << EXTI_EMR1_EM8_Pos)              /*!< 0x00000100 */
+#define EXTI_EMR1_EM8                EXTI_EMR1_EM8_Msk                         /*!< Event Mask on line 8 */
+#define EXTI_EMR1_EM9_Pos            (9U)
+#define EXTI_EMR1_EM9_Msk            (0x1UL << EXTI_EMR1_EM9_Pos)              /*!< 0x00000200 */
+#define EXTI_EMR1_EM9                EXTI_EMR1_EM9_Msk                         /*!< Event Mask on line 9 */
+#define EXTI_EMR1_EM10_Pos           (10U)
+#define EXTI_EMR1_EM10_Msk           (0x1UL << EXTI_EMR1_EM10_Pos)             /*!< 0x00000400 */
+#define EXTI_EMR1_EM10               EXTI_EMR1_EM10_Msk                        /*!< Event Mask on line 10 */
+#define EXTI_EMR1_EM11_Pos           (11U)
+#define EXTI_EMR1_EM11_Msk           (0x1UL << EXTI_EMR1_EM11_Pos)             /*!< 0x00000800 */
+#define EXTI_EMR1_EM11               EXTI_EMR1_EM11_Msk                        /*!< Event Mask on line 11 */
+#define EXTI_EMR1_EM12_Pos           (12U)
+#define EXTI_EMR1_EM12_Msk           (0x1UL << EXTI_EMR1_EM12_Pos)             /*!< 0x00001000 */
+#define EXTI_EMR1_EM12               EXTI_EMR1_EM12_Msk                        /*!< Event Mask on line 12 */
+#define EXTI_EMR1_EM13_Pos           (13U)
+#define EXTI_EMR1_EM13_Msk           (0x1UL << EXTI_EMR1_EM13_Pos)             /*!< 0x00002000 */
+#define EXTI_EMR1_EM13               EXTI_EMR1_EM13_Msk                        /*!< Event Mask on line 13 */
+#define EXTI_EMR1_EM14_Pos           (14U)
+#define EXTI_EMR1_EM14_Msk           (0x1UL << EXTI_EMR1_EM14_Pos)             /*!< 0x00004000 */
+#define EXTI_EMR1_EM14               EXTI_EMR1_EM14_Msk                        /*!< Event Mask on line 14 */
+#define EXTI_EMR1_EM15_Pos           (15U)
+#define EXTI_EMR1_EM15_Msk           (0x1UL << EXTI_EMR1_EM15_Pos)             /*!< 0x00008000 */
+#define EXTI_EMR1_EM15               EXTI_EMR1_EM15_Msk                        /*!< Event Mask on line 15 */
+#define EXTI_EMR1_EM16_Pos           (16U)
+#define EXTI_EMR1_EM16_Msk           (0x1UL << EXTI_EMR1_EM16_Pos)             /*!< 0x00010000 */
+#define EXTI_EMR1_EM16               EXTI_EMR1_EM16_Msk                        /*!< Event Mask on line 16 */
+#define EXTI_EMR1_EM17_Pos           (17U)
+#define EXTI_EMR1_EM17_Msk           (0x1UL << EXTI_EMR1_EM17_Pos)             /*!< 0x00020000 */
+#define EXTI_EMR1_EM17               EXTI_EMR1_EM17_Msk                        /*!< Event Mask on line 17 */
+#define EXTI_EMR1_EM18_Pos           (18U)
+#define EXTI_EMR1_EM18_Msk           (0x1UL << EXTI_EMR1_EM18_Pos)             /*!< 0x00040000 */
+#define EXTI_EMR1_EM18               EXTI_EMR1_EM18_Msk                        /*!< Event Mask on line 18 */
+#define EXTI_EMR1_EM19_Pos           (19U)
+#define EXTI_EMR1_EM19_Msk           (0x1UL << EXTI_EMR1_EM19_Pos)             /*!< 0x00080000 */
+#define EXTI_EMR1_EM19               EXTI_EMR1_EM19_Msk                        /*!< Event Mask on line 19 */
+#define EXTI_EMR1_EM21_Pos           (21U)
+#define EXTI_EMR1_EM21_Msk           (0x1UL << EXTI_EMR1_EM21_Pos)             /*!< 0x00200000 */
+#define EXTI_EMR1_EM21               EXTI_EMR1_EM21_Msk                        /*!< Event Mask on line 21 */
+#define EXTI_EMR1_EM23_Pos           (23U)
+#define EXTI_EMR1_EM23_Msk           (0x1UL << EXTI_EMR1_EM23_Pos)             /*!< 0x00800000 */
+#define EXTI_EMR1_EM23               EXTI_EMR1_EM23_Msk                        /*!< Event Mask on line 23 */
+#define EXTI_EMR1_EM25_Pos           (25U)
+#define EXTI_EMR1_EM25_Msk           (0x1UL << EXTI_EMR1_EM25_Pos)             /*!< 0x02000000 */
+#define EXTI_EMR1_EM25               EXTI_EMR1_EM25_Msk                        /*!< Event Mask on line 25 */
+#define EXTI_EMR1_EM26_Pos           (26U)
+#define EXTI_EMR1_EM26_Msk           (0x1UL << EXTI_EMR1_EM26_Pos)             /*!< 0x04000000 */
+#define EXTI_EMR1_EM26               EXTI_EMR1_EM26_Msk                        /*!< Event Mask on line 26 */
+#define EXTI_EMR1_EM27_Pos           (27U)
+#define EXTI_EMR1_EM27_Msk           (0x1UL << EXTI_EMR1_EM27_Pos)             /*!< 0x08000000 */
+#define EXTI_EMR1_EM27               EXTI_EMR1_EM27_Msk                        /*!< Event Mask on line 27 */
+#define EXTI_EMR1_EM28_Pos           (28U)
+#define EXTI_EMR1_EM28_Msk           (0x1UL << EXTI_EMR1_EM28_Pos)             /*!< 0x10000000 */
+#define EXTI_EMR1_EM28               EXTI_EMR1_EM28_Msk                        /*!< Event Mask on line 28 */
+#define EXTI_EMR1_EM29_Pos           (29U)
+#define EXTI_EMR1_EM29_Msk           (0x1UL << EXTI_EMR1_EM29_Pos)             /*!< 0x20000000 */
+#define EXTI_EMR1_EM29               EXTI_EMR1_EM29_Msk                        /*!< Event Mask on line 29 */
+#define EXTI_EMR1_EM30_Pos           (30U)
+#define EXTI_EMR1_EM30_Msk           (0x1UL << EXTI_EMR1_EM30_Pos)             /*!< 0x40000000 */
+#define EXTI_EMR1_EM30               EXTI_EMR1_EM30_Msk                        /*!< Event Mask on line 30 */
+#define EXTI_EMR1_EM31_Pos           (31U)
+#define EXTI_EMR1_EM31_Msk           (0x1UL << EXTI_EMR1_EM31_Pos)             /*!< 0x80000000 */
+#define EXTI_EMR1_EM31               EXTI_EMR1_EM31_Msk                        /*!< Event Mask on line 31 */
+
+/*******************  Bit definition for EXTI_EMR2 register  ******************/
+#define EXTI_EMR2_EM32_Pos           (0U)
+#define EXTI_EMR2_EM32_Msk           (0x1UL << EXTI_EMR2_EM32_Pos)             /*!< 0x00000001 */
+#define EXTI_EMR2_EM32               EXTI_EMR2_EM32_Msk                        /*!< Event Mask on line 32 */
+#define EXTI_EMR2_EM33_Pos           (1U)
+#define EXTI_EMR2_EM33_Msk           (0x1UL << EXTI_EMR2_EM33_Pos)             /*!< 0x00000002 */
+#define EXTI_EMR2_EM33               EXTI_EMR2_EM33_Msk                        /*!< Event Mask on line 33 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    FLASH                                   */
+/*                                                                            */
+/******************************************************************************/
+#define GPIO_NRST_CONFIG_SUPPORT         /*!< GPIO feature available only on specific devices: Configure NRST pin */
+#define FLASH_SECURABLE_MEMORY_SUPPORT   /*!< Flash feature available only on specific devices: allow to secure memory */
+#define FLASH_PCROP_SUPPORT              /*!< Flash feature available only on specific devices: proprietary code read protection areas selected by option */
+
+/*******************  Bits definition for FLASH_ACR register  *****************/
+#define FLASH_ACR_LATENCY_Pos                  (0U)
+#define FLASH_ACR_LATENCY_Msk                  (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */
+#define FLASH_ACR_LATENCY                      FLASH_ACR_LATENCY_Msk
+#define FLASH_ACR_LATENCY_0                    (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */
+#define FLASH_ACR_LATENCY_1                    (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */
+#define FLASH_ACR_LATENCY_2                    (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */
+#define FLASH_ACR_PRFTEN_Pos                   (8U)
+#define FLASH_ACR_PRFTEN_Msk                   (0x1UL << FLASH_ACR_PRFTEN_Pos)  /*!< 0x00000100 */
+#define FLASH_ACR_PRFTEN                       FLASH_ACR_PRFTEN_Msk
+#define FLASH_ACR_ICEN_Pos                     (9U)
+#define FLASH_ACR_ICEN_Msk                     (0x1UL << FLASH_ACR_ICEN_Pos)    /*!< 0x00000200 */
+#define FLASH_ACR_ICEN                         FLASH_ACR_ICEN_Msk
+#define FLASH_ACR_ICRST_Pos                    (11U)
+#define FLASH_ACR_ICRST_Msk                    (0x1UL << FLASH_ACR_ICRST_Pos)   /*!< 0x00000800 */
+#define FLASH_ACR_ICRST                        FLASH_ACR_ICRST_Msk
+#define FLASH_ACR_PROGEMPTY_Pos                (16U)
+#define FLASH_ACR_PROGEMPTY_Msk                (0x1UL << FLASH_ACR_PROGEMPTY_Pos) /*!< 0x00010000 */
+#define FLASH_ACR_PROGEMPTY                    FLASH_ACR_PROGEMPTY_Msk
+#define FLASH_ACR_DBG_SWEN_Pos                 (18U)
+#define FLASH_ACR_DBG_SWEN_Msk                 (0x1UL << FLASH_ACR_DBG_SWEN_Pos) /*!< 0x00040000 */
+#define FLASH_ACR_DBG_SWEN                     FLASH_ACR_DBG_SWEN_Msk
+
+/*******************  Bits definition for FLASH_SR register  ******************/
+#define FLASH_SR_EOP_Pos                       (0U)
+#define FLASH_SR_EOP_Msk                       (0x1UL << FLASH_SR_EOP_Pos)      /*!< 0x00000001 */
+#define FLASH_SR_EOP                           FLASH_SR_EOP_Msk
+#define FLASH_SR_OPERR_Pos                     (1U)
+#define FLASH_SR_OPERR_Msk                     (0x1UL << FLASH_SR_OPERR_Pos)    /*!< 0x00000002 */
+#define FLASH_SR_OPERR                         FLASH_SR_OPERR_Msk
+#define FLASH_SR_PROGERR_Pos                   (3U)
+#define FLASH_SR_PROGERR_Msk                   (0x1UL << FLASH_SR_PROGERR_Pos)  /*!< 0x00000008 */
+#define FLASH_SR_PROGERR                       FLASH_SR_PROGERR_Msk
+#define FLASH_SR_WRPERR_Pos                    (4U)
+#define FLASH_SR_WRPERR_Msk                    (0x1UL << FLASH_SR_WRPERR_Pos)   /*!< 0x00000010 */
+#define FLASH_SR_WRPERR                        FLASH_SR_WRPERR_Msk
+#define FLASH_SR_PGAERR_Pos                    (5U)
+#define FLASH_SR_PGAERR_Msk                    (0x1UL << FLASH_SR_PGAERR_Pos)   /*!< 0x00000020 */
+#define FLASH_SR_PGAERR                        FLASH_SR_PGAERR_Msk
+#define FLASH_SR_SIZERR_Pos                    (6U)
+#define FLASH_SR_SIZERR_Msk                    (0x1UL << FLASH_SR_SIZERR_Pos)   /*!< 0x00000040 */
+#define FLASH_SR_SIZERR                        FLASH_SR_SIZERR_Msk
+#define FLASH_SR_PGSERR_Pos                    (7U)
+#define FLASH_SR_PGSERR_Msk                    (0x1UL << FLASH_SR_PGSERR_Pos)   /*!< 0x00000080 */
+#define FLASH_SR_PGSERR                        FLASH_SR_PGSERR_Msk
+#define FLASH_SR_MISERR_Pos                    (8U)
+#define FLASH_SR_MISERR_Msk                    (0x1UL << FLASH_SR_MISERR_Pos)   /*!< 0x00000100 */
+#define FLASH_SR_MISERR                        FLASH_SR_MISERR_Msk
+#define FLASH_SR_FASTERR_Pos                   (9U)
+#define FLASH_SR_FASTERR_Msk                   (0x1UL << FLASH_SR_FASTERR_Pos)  /*!< 0x00000200 */
+#define FLASH_SR_FASTERR                       FLASH_SR_FASTERR_Msk
+#define FLASH_SR_RDERR_Pos                     (14U)
+#define FLASH_SR_RDERR_Msk                     (0x1UL << FLASH_SR_RDERR_Pos)    /*!< 0x00004000 */
+#define FLASH_SR_RDERR                         FLASH_SR_RDERR_Msk
+#define FLASH_SR_OPTVERR_Pos                   (15U)
+#define FLASH_SR_OPTVERR_Msk                   (0x1UL << FLASH_SR_OPTVERR_Pos)  /*!< 0x00008000 */
+#define FLASH_SR_OPTVERR                       FLASH_SR_OPTVERR_Msk
+#define FLASH_SR_BSY1_Pos                      (16U)
+#define FLASH_SR_BSY1_Msk                      (0x1UL << FLASH_SR_BSY1_Pos)     /*!< 0x00010000 */
+#define FLASH_SR_BSY1                          FLASH_SR_BSY1_Msk
+#define FLASH_SR_CFGBSY_Pos                    (18U)
+#define FLASH_SR_CFGBSY_Msk                    (0x1UL << FLASH_SR_CFGBSY_Pos)   /*!< 0x00040000 */
+#define FLASH_SR_CFGBSY                        FLASH_SR_CFGBSY_Msk
+
+/*******************  Bits definition for FLASH_CR register  ******************/
+#define FLASH_CR_PG_Pos                        (0U)
+#define FLASH_CR_PG_Msk                        (0x1UL << FLASH_CR_PG_Pos)         /*!< 0x00000001 */
+#define FLASH_CR_PG                            FLASH_CR_PG_Msk
+#define FLASH_CR_PER_Pos                       (1U)
+#define FLASH_CR_PER_Msk                       (0x1UL << FLASH_CR_PER_Pos)        /*!< 0x00000002 */
+#define FLASH_CR_PER                           FLASH_CR_PER_Msk
+#define FLASH_CR_MER1_Pos                      (2U)
+#define FLASH_CR_MER1_Msk                      (0x1UL << FLASH_CR_MER1_Pos)       /*!< 0x00000004 */
+#define FLASH_CR_MER1                          FLASH_CR_MER1_Msk
+#define FLASH_CR_PNB_Pos                       (3U)
+#define FLASH_CR_PNB_Msk                       (0x3FUL << FLASH_CR_PNB_Pos)       /*!< 0x000001F8 */
+#define FLASH_CR_PNB                           FLASH_CR_PNB_Msk
+#define FLASH_CR_STRT_Pos                      (16U)
+#define FLASH_CR_STRT_Msk                      (0x1UL << FLASH_CR_STRT_Pos)       /*!< 0x00010000 */
+#define FLASH_CR_STRT                          FLASH_CR_STRT_Msk
+#define FLASH_CR_OPTSTRT_Pos                   (17U)
+#define FLASH_CR_OPTSTRT_Msk                   (0x1UL << FLASH_CR_OPTSTRT_Pos)    /*!< 0x00020000 */
+#define FLASH_CR_OPTSTRT                       FLASH_CR_OPTSTRT_Msk
+#define FLASH_CR_FSTPG_Pos                     (18U)
+#define FLASH_CR_FSTPG_Msk                     (0x1UL << FLASH_CR_FSTPG_Pos)      /*!< 0x00040000 */
+#define FLASH_CR_FSTPG                         FLASH_CR_FSTPG_Msk
+#define FLASH_CR_EOPIE_Pos                     (24U)
+#define FLASH_CR_EOPIE_Msk                     (0x1UL << FLASH_CR_EOPIE_Pos)      /*!< 0x01000000 */
+#define FLASH_CR_EOPIE                         FLASH_CR_EOPIE_Msk
+#define FLASH_CR_ERRIE_Pos                     (25U)
+#define FLASH_CR_ERRIE_Msk                     (0x1UL << FLASH_CR_ERRIE_Pos)      /*!< 0x02000000 */
+#define FLASH_CR_ERRIE                         FLASH_CR_ERRIE_Msk
+#define FLASH_CR_RDERRIE_Pos                   (26U)
+#define FLASH_CR_RDERRIE_Msk                   (0x1UL << FLASH_CR_RDERRIE_Pos)    /*!< 0x04000000 */
+#define FLASH_CR_RDERRIE                       FLASH_CR_RDERRIE_Msk
+#define FLASH_CR_OBL_LAUNCH_Pos                (27U)
+#define FLASH_CR_OBL_LAUNCH_Msk                (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */
+#define FLASH_CR_OBL_LAUNCH                    FLASH_CR_OBL_LAUNCH_Msk
+#define FLASH_CR_SEC_PROT_Pos                  (28U)
+#define FLASH_CR_SEC_PROT_Msk                  (0x1UL << FLASH_CR_SEC_PROT_Pos)   /*!< 0x10000000 */
+#define FLASH_CR_SEC_PROT                      FLASH_CR_SEC_PROT_Msk
+#define FLASH_CR_OPTLOCK_Pos                   (30U)
+#define FLASH_CR_OPTLOCK_Msk                   (0x1UL << FLASH_CR_OPTLOCK_Pos)    /*!< 0x40000000 */
+#define FLASH_CR_OPTLOCK                       FLASH_CR_OPTLOCK_Msk
+#define FLASH_CR_LOCK_Pos                      (31U)
+#define FLASH_CR_LOCK_Msk                      (0x1UL << FLASH_CR_LOCK_Pos)       /*!< 0x80000000 */
+#define FLASH_CR_LOCK                          FLASH_CR_LOCK_Msk
+
+/*******************  Bits definition for FLASH_ECCR register  ****************/
+#define FLASH_ECCR_ADDR_ECC_Pos                (0U)
+#define FLASH_ECCR_ADDR_ECC_Msk                (0x3FFFUL << FLASH_ECCR_ADDR_ECC_Pos)  /*!< 0x00003FFF */
+#define FLASH_ECCR_ADDR_ECC                    FLASH_ECCR_ADDR_ECC_Msk
+#define FLASH_ECCR_SYSF_ECC_Pos                (20U)
+#define FLASH_ECCR_SYSF_ECC_Msk                (0x1UL << FLASH_ECCR_SYSF_ECC_Pos)     /*!< 0x00100000 */
+#define FLASH_ECCR_SYSF_ECC                    FLASH_ECCR_SYSF_ECC_Msk
+#define FLASH_ECCR_ECCCIE_Pos                  (24U)
+#define FLASH_ECCR_ECCCIE_Msk                  (0x1UL << FLASH_ECCR_ECCCIE_Pos)       /*!< 0x01000000 */
+#define FLASH_ECCR_ECCCIE                      FLASH_ECCR_ECCCIE_Msk
+#define FLASH_ECCR_ECCC_Pos                    (30U)
+#define FLASH_ECCR_ECCC_Msk                    (0x1UL << FLASH_ECCR_ECCC_Pos)         /*!< 0x40000000 */
+#define FLASH_ECCR_ECCC                        FLASH_ECCR_ECCC_Msk
+#define FLASH_ECCR_ECCD_Pos                    (31U)
+#define FLASH_ECCR_ECCD_Msk                    (0x1UL << FLASH_ECCR_ECCD_Pos)         /*!< 0x80000000 */
+#define FLASH_ECCR_ECCD                        FLASH_ECCR_ECCD_Msk
+
+/*******************  Bits definition for FLASH_OPTR register  ****************/
+#define FLASH_OPTR_RDP_Pos                     (0U)
+#define FLASH_OPTR_RDP_Msk                     (0xFFUL << FLASH_OPTR_RDP_Pos)             /*!< 0x000000FF */
+#define FLASH_OPTR_RDP                         FLASH_OPTR_RDP_Msk
+#define FLASH_OPTR_BOR_EN_Pos                  (8U)
+#define FLASH_OPTR_BOR_EN_Msk                  (0x1UL << FLASH_OPTR_BOR_EN_Pos)           /*!< 0x00000100 */
+#define FLASH_OPTR_BOR_EN                      FLASH_OPTR_BOR_EN_Msk
+#define FLASH_OPTR_BORR_LEV_Pos                (9U)
+#define FLASH_OPTR_BORR_LEV_Msk                (0x3UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000600 */
+#define FLASH_OPTR_BORR_LEV                    FLASH_OPTR_BORR_LEV_Msk
+#define FLASH_OPTR_BORR_LEV_0                  (0x1UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000200 */
+#define FLASH_OPTR_BORR_LEV_1                  (0x2UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000400 */
+#define FLASH_OPTR_BORF_LEV_Pos                (11U)
+#define FLASH_OPTR_BORF_LEV_Msk                (0x3UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00001800 */
+#define FLASH_OPTR_BORF_LEV                    FLASH_OPTR_BORF_LEV_Msk
+#define FLASH_OPTR_BORF_LEV_0                  (0x1UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00000800 */
+#define FLASH_OPTR_BORF_LEV_1                  (0x2UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00001000 */
+#define FLASH_OPTR_nRST_STOP_Pos               (13U)
+#define FLASH_OPTR_nRST_STOP_Msk               (0x1UL << FLASH_OPTR_nRST_STOP_Pos)        /*!< 0x00002000 */
+#define FLASH_OPTR_nRST_STOP                   FLASH_OPTR_nRST_STOP_Msk
+#define FLASH_OPTR_nRST_STDBY_Pos              (14U)
+#define FLASH_OPTR_nRST_STDBY_Msk              (0x1UL << FLASH_OPTR_nRST_STDBY_Pos)       /*!< 0x00004000 */
+#define FLASH_OPTR_nRST_STDBY                  FLASH_OPTR_nRST_STDBY_Msk
+#define FLASH_OPTR_nRST_SHDW_Pos               (15U)
+#define FLASH_OPTR_nRST_SHDW_Msk               (0x1UL << FLASH_OPTR_nRST_SHDW_Pos)        /*!< 0x00008000 */
+#define FLASH_OPTR_nRST_SHDW                   FLASH_OPTR_nRST_SHDW_Msk
+#define FLASH_OPTR_IWDG_SW_Pos                 (16U)
+#define FLASH_OPTR_IWDG_SW_Msk                 (0x1UL << FLASH_OPTR_IWDG_SW_Pos)          /*!< 0x00010000 */
+#define FLASH_OPTR_IWDG_SW                     FLASH_OPTR_IWDG_SW_Msk
+#define FLASH_OPTR_IWDG_STOP_Pos               (17U)
+#define FLASH_OPTR_IWDG_STOP_Msk               (0x1UL << FLASH_OPTR_IWDG_STOP_Pos)        /*!< 0x00020000 */
+#define FLASH_OPTR_IWDG_STOP                   FLASH_OPTR_IWDG_STOP_Msk
+#define FLASH_OPTR_IWDG_STDBY_Pos              (18U)
+#define FLASH_OPTR_IWDG_STDBY_Msk              (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos)       /*!< 0x00040000 */
+#define FLASH_OPTR_IWDG_STDBY                  FLASH_OPTR_IWDG_STDBY_Msk
+#define FLASH_OPTR_WWDG_SW_Pos                 (19U)
+#define FLASH_OPTR_WWDG_SW_Msk                 (0x1UL << FLASH_OPTR_WWDG_SW_Pos)          /*!< 0x00080000 */
+#define FLASH_OPTR_WWDG_SW                     FLASH_OPTR_WWDG_SW_Msk
+#define FLASH_OPTR_RAM_PARITY_CHECK_Pos        (22U)
+#define FLASH_OPTR_RAM_PARITY_CHECK_Msk        (0x1UL << FLASH_OPTR_RAM_PARITY_CHECK_Pos) /*!< 0x00400000 */
+#define FLASH_OPTR_RAM_PARITY_CHECK            FLASH_OPTR_RAM_PARITY_CHECK_Msk
+#define FLASH_OPTR_nBOOT_SEL_Pos               (24U)
+#define FLASH_OPTR_nBOOT_SEL_Msk               (0x1UL << FLASH_OPTR_nBOOT_SEL_Pos)        /*!< 0x01000000 */
+#define FLASH_OPTR_nBOOT_SEL                   FLASH_OPTR_nBOOT_SEL_Msk
+#define FLASH_OPTR_nBOOT1_Pos                  (25U)
+#define FLASH_OPTR_nBOOT1_Msk                  (0x1UL << FLASH_OPTR_nBOOT1_Pos)           /*!< 0x02000000 */
+#define FLASH_OPTR_nBOOT1                      FLASH_OPTR_nBOOT1_Msk
+#define FLASH_OPTR_nBOOT0_Pos                  (26U)
+#define FLASH_OPTR_nBOOT0_Msk                  (0x1UL << FLASH_OPTR_nBOOT0_Pos)           /*!< 0x04000000 */
+#define FLASH_OPTR_nBOOT0                      FLASH_OPTR_nBOOT0_Msk
+#define FLASH_OPTR_NRST_MODE_Pos               (27U)
+#define FLASH_OPTR_NRST_MODE_Msk               (0x3UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x18000000 */
+#define FLASH_OPTR_NRST_MODE                   FLASH_OPTR_NRST_MODE_Msk
+#define FLASH_OPTR_NRST_MODE_0                 (0x1UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x08000000 */
+#define FLASH_OPTR_NRST_MODE_1                 (0x2UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x10000000 */
+#define FLASH_OPTR_IRHEN_Pos                   (29U)
+#define FLASH_OPTR_IRHEN_Msk                   (0x1UL << FLASH_OPTR_IRHEN_Pos)            /*!< 0x20000000 */
+#define FLASH_OPTR_IRHEN                       FLASH_OPTR_IRHEN_Msk
+
+/******************  Bits definition for FLASH_PCROP1ASR register  ************/
+#define FLASH_PCROP1ASR_PCROP1A_STRT_Pos       (0U)
+#define FLASH_PCROP1ASR_PCROP1A_STRT_Msk       (0xFFUL << FLASH_PCROP1ASR_PCROP1A_STRT_Pos)   /*!< 0x000000FF */
+#define FLASH_PCROP1ASR_PCROP1A_STRT           FLASH_PCROP1ASR_PCROP1A_STRT_Msk
+
+/******************  Bits definition for FLASH_PCROP1AER register  ************/
+#define FLASH_PCROP1AER_PCROP1A_END_Pos        (0U)
+#define FLASH_PCROP1AER_PCROP1A_END_Msk        (0xFFUL << FLASH_PCROP1AER_PCROP1A_END_Pos)    /*!< 0x000000FF */
+#define FLASH_PCROP1AER_PCROP1A_END            FLASH_PCROP1AER_PCROP1A_END_Msk
+#define FLASH_PCROP1AER_PCROP_RDP_Pos          (31U)
+#define FLASH_PCROP1AER_PCROP_RDP_Msk          (0x1UL << FLASH_PCROP1AER_PCROP_RDP_Pos)       /*!< 0x80000000 */
+#define FLASH_PCROP1AER_PCROP_RDP              FLASH_PCROP1AER_PCROP_RDP_Msk
+
+/******************  Bits definition for FLASH_WRP1AR register  ***************/
+#define FLASH_WRP1AR_WRP1A_STRT_Pos            (0U)
+#define FLASH_WRP1AR_WRP1A_STRT_Msk            (0x3FUL << FLASH_WRP1AR_WRP1A_STRT_Pos) /*!< 0x0000003F */
+#define FLASH_WRP1AR_WRP1A_STRT                FLASH_WRP1AR_WRP1A_STRT_Msk
+#define FLASH_WRP1AR_WRP1A_END_Pos             (16U)
+#define FLASH_WRP1AR_WRP1A_END_Msk             (0x3FUL << FLASH_WRP1AR_WRP1A_END_Pos) /*!< 0x003F0000 */
+#define FLASH_WRP1AR_WRP1A_END                 FLASH_WRP1AR_WRP1A_END_Msk
+
+/******************  Bits definition for FLASH_WRP1BR register  ***************/
+#define FLASH_WRP1BR_WRP1B_STRT_Pos            (0U)
+#define FLASH_WRP1BR_WRP1B_STRT_Msk            (0x3FUL << FLASH_WRP1BR_WRP1B_STRT_Pos) /*!< 0x0000003F */
+#define FLASH_WRP1BR_WRP1B_STRT                FLASH_WRP1BR_WRP1B_STRT_Msk
+#define FLASH_WRP1BR_WRP1B_END_Pos             (16U)
+#define FLASH_WRP1BR_WRP1B_END_Msk             (0x3FUL << FLASH_WRP1BR_WRP1B_END_Pos) /*!< 0x003F0000 */
+#define FLASH_WRP1BR_WRP1B_END                 FLASH_WRP1BR_WRP1B_END_Msk
+
+/******************  Bits definition for FLASH_PCROP1BSR register  ************/
+#define FLASH_PCROP1BSR_PCROP1B_STRT_Pos       (0U)
+#define FLASH_PCROP1BSR_PCROP1B_STRT_Msk       (0xFFUL << FLASH_PCROP1BSR_PCROP1B_STRT_Pos)   /*!< 0x000000FF */
+#define FLASH_PCROP1BSR_PCROP1B_STRT           FLASH_PCROP1BSR_PCROP1B_STRT_Msk
+
+/******************  Bits definition for FLASH_PCROP1BER register  ************/
+#define FLASH_PCROP1BER_PCROP1B_END_Pos        (0U)
+#define FLASH_PCROP1BER_PCROP1B_END_Msk        (0xFFUL << FLASH_PCROP1BER_PCROP1B_END_Pos)    /*!< 0x000000FF */
+#define FLASH_PCROP1BER_PCROP1B_END            FLASH_PCROP1BER_PCROP1B_END_Msk
+
+
+/******************  Bits definition for FLASH_SECR register  *****************/
+#define FLASH_SECR_SEC_SIZE_Pos                (0U)
+#define FLASH_SECR_SEC_SIZE_Msk                (0x7FUL << FLASH_SECR_SEC_SIZE_Pos) /*!< 0x0000007F */
+#define FLASH_SECR_SEC_SIZE                    FLASH_SECR_SEC_SIZE_Msk
+#define FLASH_SECR_BOOT_LOCK_Pos               (16U)
+#define FLASH_SECR_BOOT_LOCK_Msk               (0x1UL << FLASH_SECR_BOOT_LOCK_Pos) /*!< 0x00010000 */
+#define FLASH_SECR_BOOT_LOCK                   FLASH_SECR_BOOT_LOCK_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                            General Purpose I/O                             */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bits definition for GPIO_MODER register  *****************/
+#define GPIO_MODER_MODE0_Pos           (0U)
+#define GPIO_MODER_MODE0_Msk           (0x3UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000003 */
+#define GPIO_MODER_MODE0               GPIO_MODER_MODE0_Msk
+#define GPIO_MODER_MODE0_0             (0x1UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000001 */
+#define GPIO_MODER_MODE0_1             (0x2UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000002 */
+#define GPIO_MODER_MODE1_Pos           (2U)
+#define GPIO_MODER_MODE1_Msk           (0x3UL << GPIO_MODER_MODE1_Pos)          /*!< 0x0000000C */
+#define GPIO_MODER_MODE1               GPIO_MODER_MODE1_Msk
+#define GPIO_MODER_MODE1_0             (0x1UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000004 */
+#define GPIO_MODER_MODE1_1             (0x2UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000008 */
+#define GPIO_MODER_MODE2_Pos           (4U)
+#define GPIO_MODER_MODE2_Msk           (0x3UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000030 */
+#define GPIO_MODER_MODE2               GPIO_MODER_MODE2_Msk
+#define GPIO_MODER_MODE2_0             (0x1UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000010 */
+#define GPIO_MODER_MODE2_1             (0x2UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000020 */
+#define GPIO_MODER_MODE3_Pos           (6U)
+#define GPIO_MODER_MODE3_Msk           (0x3UL << GPIO_MODER_MODE3_Pos)          /*!< 0x000000C0 */
+#define GPIO_MODER_MODE3               GPIO_MODER_MODE3_Msk
+#define GPIO_MODER_MODE3_0             (0x1UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000040 */
+#define GPIO_MODER_MODE3_1             (0x2UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000080 */
+#define GPIO_MODER_MODE4_Pos           (8U)
+#define GPIO_MODER_MODE4_Msk           (0x3UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000300 */
+#define GPIO_MODER_MODE4               GPIO_MODER_MODE4_Msk
+#define GPIO_MODER_MODE4_0             (0x1UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000100 */
+#define GPIO_MODER_MODE4_1             (0x2UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000200 */
+#define GPIO_MODER_MODE5_Pos           (10U)
+#define GPIO_MODER_MODE5_Msk           (0x3UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000C00 */
+#define GPIO_MODER_MODE5               GPIO_MODER_MODE5_Msk
+#define GPIO_MODER_MODE5_0             (0x1UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000400 */
+#define GPIO_MODER_MODE5_1             (0x2UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000800 */
+#define GPIO_MODER_MODE6_Pos           (12U)
+#define GPIO_MODER_MODE6_Msk           (0x3UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00003000 */
+#define GPIO_MODER_MODE6               GPIO_MODER_MODE6_Msk
+#define GPIO_MODER_MODE6_0             (0x1UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00001000 */
+#define GPIO_MODER_MODE6_1             (0x2UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00002000 */
+#define GPIO_MODER_MODE7_Pos           (14U)
+#define GPIO_MODER_MODE7_Msk           (0x3UL << GPIO_MODER_MODE7_Pos)          /*!< 0x0000C000 */
+#define GPIO_MODER_MODE7               GPIO_MODER_MODE7_Msk
+#define GPIO_MODER_MODE7_0             (0x1UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00004000 */
+#define GPIO_MODER_MODE7_1             (0x2UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00008000 */
+#define GPIO_MODER_MODE8_Pos           (16U)
+#define GPIO_MODER_MODE8_Msk           (0x3UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00030000 */
+#define GPIO_MODER_MODE8               GPIO_MODER_MODE8_Msk
+#define GPIO_MODER_MODE8_0             (0x1UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00010000 */
+#define GPIO_MODER_MODE8_1             (0x2UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00020000 */
+#define GPIO_MODER_MODE9_Pos           (18U)
+#define GPIO_MODER_MODE9_Msk           (0x3UL << GPIO_MODER_MODE9_Pos)          /*!< 0x000C0000 */
+#define GPIO_MODER_MODE9               GPIO_MODER_MODE9_Msk
+#define GPIO_MODER_MODE9_0             (0x1UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00040000 */
+#define GPIO_MODER_MODE9_1             (0x2UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00080000 */
+#define GPIO_MODER_MODE10_Pos          (20U)
+#define GPIO_MODER_MODE10_Msk          (0x3UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00300000 */
+#define GPIO_MODER_MODE10              GPIO_MODER_MODE10_Msk
+#define GPIO_MODER_MODE10_0            (0x1UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00100000 */
+#define GPIO_MODER_MODE10_1            (0x2UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00200000 */
+#define GPIO_MODER_MODE11_Pos          (22U)
+#define GPIO_MODER_MODE11_Msk          (0x3UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00C00000 */
+#define GPIO_MODER_MODE11              GPIO_MODER_MODE11_Msk
+#define GPIO_MODER_MODE11_0            (0x1UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00400000 */
+#define GPIO_MODER_MODE11_1            (0x2UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00800000 */
+#define GPIO_MODER_MODE12_Pos          (24U)
+#define GPIO_MODER_MODE12_Msk          (0x3UL << GPIO_MODER_MODE12_Pos)         /*!< 0x03000000 */
+#define GPIO_MODER_MODE12              GPIO_MODER_MODE12_Msk
+#define GPIO_MODER_MODE12_0            (0x1UL << GPIO_MODER_MODE12_Pos)         /*!< 0x01000000 */
+#define GPIO_MODER_MODE12_1            (0x2UL << GPIO_MODER_MODE12_Pos)         /*!< 0x02000000 */
+#define GPIO_MODER_MODE13_Pos          (26U)
+#define GPIO_MODER_MODE13_Msk          (0x3UL << GPIO_MODER_MODE13_Pos)         /*!< 0x0C000000 */
+#define GPIO_MODER_MODE13              GPIO_MODER_MODE13_Msk
+#define GPIO_MODER_MODE13_0            (0x1UL << GPIO_MODER_MODE13_Pos)         /*!< 0x04000000 */
+#define GPIO_MODER_MODE13_1            (0x2UL << GPIO_MODER_MODE13_Pos)         /*!< 0x08000000 */
+#define GPIO_MODER_MODE14_Pos          (28U)
+#define GPIO_MODER_MODE14_Msk          (0x3UL << GPIO_MODER_MODE14_Pos)         /*!< 0x30000000 */
+#define GPIO_MODER_MODE14              GPIO_MODER_MODE14_Msk
+#define GPIO_MODER_MODE14_0            (0x1UL << GPIO_MODER_MODE14_Pos)         /*!< 0x10000000 */
+#define GPIO_MODER_MODE14_1            (0x2UL << GPIO_MODER_MODE14_Pos)         /*!< 0x20000000 */
+#define GPIO_MODER_MODE15_Pos          (30U)
+#define GPIO_MODER_MODE15_Msk          (0x3UL << GPIO_MODER_MODE15_Pos)         /*!< 0xC0000000 */
+#define GPIO_MODER_MODE15              GPIO_MODER_MODE15_Msk
+#define GPIO_MODER_MODE15_0            (0x1UL << GPIO_MODER_MODE15_Pos)         /*!< 0x40000000 */
+#define GPIO_MODER_MODE15_1            (0x2UL << GPIO_MODER_MODE15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_OTYPER register  ****************/
+#define GPIO_OTYPER_OT0_Pos            (0U)
+#define GPIO_OTYPER_OT0_Msk            (0x1UL << GPIO_OTYPER_OT0_Pos)           /*!< 0x00000001 */
+#define GPIO_OTYPER_OT0                GPIO_OTYPER_OT0_Msk
+#define GPIO_OTYPER_OT1_Pos            (1U)
+#define GPIO_OTYPER_OT1_Msk            (0x1UL << GPIO_OTYPER_OT1_Pos)           /*!< 0x00000002 */
+#define GPIO_OTYPER_OT1                GPIO_OTYPER_OT1_Msk
+#define GPIO_OTYPER_OT2_Pos            (2U)
+#define GPIO_OTYPER_OT2_Msk            (0x1UL << GPIO_OTYPER_OT2_Pos)           /*!< 0x00000004 */
+#define GPIO_OTYPER_OT2                GPIO_OTYPER_OT2_Msk
+#define GPIO_OTYPER_OT3_Pos            (3U)
+#define GPIO_OTYPER_OT3_Msk            (0x1UL << GPIO_OTYPER_OT3_Pos)           /*!< 0x00000008 */
+#define GPIO_OTYPER_OT3                GPIO_OTYPER_OT3_Msk
+#define GPIO_OTYPER_OT4_Pos            (4U)
+#define GPIO_OTYPER_OT4_Msk            (0x1UL << GPIO_OTYPER_OT4_Pos)           /*!< 0x00000010 */
+#define GPIO_OTYPER_OT4                GPIO_OTYPER_OT4_Msk
+#define GPIO_OTYPER_OT5_Pos            (5U)
+#define GPIO_OTYPER_OT5_Msk            (0x1UL << GPIO_OTYPER_OT5_Pos)           /*!< 0x00000020 */
+#define GPIO_OTYPER_OT5                GPIO_OTYPER_OT5_Msk
+#define GPIO_OTYPER_OT6_Pos            (6U)
+#define GPIO_OTYPER_OT6_Msk            (0x1UL << GPIO_OTYPER_OT6_Pos)           /*!< 0x00000040 */
+#define GPIO_OTYPER_OT6                GPIO_OTYPER_OT6_Msk
+#define GPIO_OTYPER_OT7_Pos            (7U)
+#define GPIO_OTYPER_OT7_Msk            (0x1UL << GPIO_OTYPER_OT7_Pos)           /*!< 0x00000080 */
+#define GPIO_OTYPER_OT7                GPIO_OTYPER_OT7_Msk
+#define GPIO_OTYPER_OT8_Pos            (8U)
+#define GPIO_OTYPER_OT8_Msk            (0x1UL << GPIO_OTYPER_OT8_Pos)           /*!< 0x00000100 */
+#define GPIO_OTYPER_OT8                GPIO_OTYPER_OT8_Msk
+#define GPIO_OTYPER_OT9_Pos            (9U)
+#define GPIO_OTYPER_OT9_Msk            (0x1UL << GPIO_OTYPER_OT9_Pos)           /*!< 0x00000200 */
+#define GPIO_OTYPER_OT9                GPIO_OTYPER_OT9_Msk
+#define GPIO_OTYPER_OT10_Pos           (10U)
+#define GPIO_OTYPER_OT10_Msk           (0x1UL << GPIO_OTYPER_OT10_Pos)          /*!< 0x00000400 */
+#define GPIO_OTYPER_OT10               GPIO_OTYPER_OT10_Msk
+#define GPIO_OTYPER_OT11_Pos           (11U)
+#define GPIO_OTYPER_OT11_Msk           (0x1UL << GPIO_OTYPER_OT11_Pos)          /*!< 0x00000800 */
+#define GPIO_OTYPER_OT11               GPIO_OTYPER_OT11_Msk
+#define GPIO_OTYPER_OT12_Pos           (12U)
+#define GPIO_OTYPER_OT12_Msk           (0x1UL << GPIO_OTYPER_OT12_Pos)          /*!< 0x00001000 */
+#define GPIO_OTYPER_OT12               GPIO_OTYPER_OT12_Msk
+#define GPIO_OTYPER_OT13_Pos           (13U)
+#define GPIO_OTYPER_OT13_Msk           (0x1UL << GPIO_OTYPER_OT13_Pos)          /*!< 0x00002000 */
+#define GPIO_OTYPER_OT13               GPIO_OTYPER_OT13_Msk
+#define GPIO_OTYPER_OT14_Pos           (14U)
+#define GPIO_OTYPER_OT14_Msk           (0x1UL << GPIO_OTYPER_OT14_Pos)          /*!< 0x00004000 */
+#define GPIO_OTYPER_OT14               GPIO_OTYPER_OT14_Msk
+#define GPIO_OTYPER_OT15_Pos           (15U)
+#define GPIO_OTYPER_OT15_Msk           (0x1UL << GPIO_OTYPER_OT15_Pos)          /*!< 0x00008000 */
+#define GPIO_OTYPER_OT15               GPIO_OTYPER_OT15_Msk
+
+/******************  Bits definition for GPIO_OSPEEDR register  ***************/
+#define GPIO_OSPEEDR_OSPEED0_Pos       (0U)
+#define GPIO_OSPEEDR_OSPEED0_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000003 */
+#define GPIO_OSPEEDR_OSPEED0           GPIO_OSPEEDR_OSPEED0_Msk
+#define GPIO_OSPEEDR_OSPEED0_0         (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000001 */
+#define GPIO_OSPEEDR_OSPEED0_1         (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000002 */
+#define GPIO_OSPEEDR_OSPEED1_Pos       (2U)
+#define GPIO_OSPEEDR_OSPEED1_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x0000000C */
+#define GPIO_OSPEEDR_OSPEED1           GPIO_OSPEEDR_OSPEED1_Msk
+#define GPIO_OSPEEDR_OSPEED1_0         (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000004 */
+#define GPIO_OSPEEDR_OSPEED1_1         (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000008 */
+#define GPIO_OSPEEDR_OSPEED2_Pos       (4U)
+#define GPIO_OSPEEDR_OSPEED2_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000030 */
+#define GPIO_OSPEEDR_OSPEED2           GPIO_OSPEEDR_OSPEED2_Msk
+#define GPIO_OSPEEDR_OSPEED2_0         (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000010 */
+#define GPIO_OSPEEDR_OSPEED2_1         (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000020 */
+#define GPIO_OSPEEDR_OSPEED3_Pos       (6U)
+#define GPIO_OSPEEDR_OSPEED3_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x000000C0 */
+#define GPIO_OSPEEDR_OSPEED3           GPIO_OSPEEDR_OSPEED3_Msk
+#define GPIO_OSPEEDR_OSPEED3_0         (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000040 */
+#define GPIO_OSPEEDR_OSPEED3_1         (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000080 */
+#define GPIO_OSPEEDR_OSPEED4_Pos       (8U)
+#define GPIO_OSPEEDR_OSPEED4_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000300 */
+#define GPIO_OSPEEDR_OSPEED4           GPIO_OSPEEDR_OSPEED4_Msk
+#define GPIO_OSPEEDR_OSPEED4_0         (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000100 */
+#define GPIO_OSPEEDR_OSPEED4_1         (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000200 */
+#define GPIO_OSPEEDR_OSPEED5_Pos       (10U)
+#define GPIO_OSPEEDR_OSPEED5_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000C00 */
+#define GPIO_OSPEEDR_OSPEED5           GPIO_OSPEEDR_OSPEED5_Msk
+#define GPIO_OSPEEDR_OSPEED5_0         (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000400 */
+#define GPIO_OSPEEDR_OSPEED5_1         (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000800 */
+#define GPIO_OSPEEDR_OSPEED6_Pos       (12U)
+#define GPIO_OSPEEDR_OSPEED6_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00003000 */
+#define GPIO_OSPEEDR_OSPEED6           GPIO_OSPEEDR_OSPEED6_Msk
+#define GPIO_OSPEEDR_OSPEED6_0         (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00001000 */
+#define GPIO_OSPEEDR_OSPEED6_1         (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00002000 */
+#define GPIO_OSPEEDR_OSPEED7_Pos       (14U)
+#define GPIO_OSPEEDR_OSPEED7_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x0000C000 */
+#define GPIO_OSPEEDR_OSPEED7           GPIO_OSPEEDR_OSPEED7_Msk
+#define GPIO_OSPEEDR_OSPEED7_0         (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00004000 */
+#define GPIO_OSPEEDR_OSPEED7_1         (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00008000 */
+#define GPIO_OSPEEDR_OSPEED8_Pos       (16U)
+#define GPIO_OSPEEDR_OSPEED8_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00030000 */
+#define GPIO_OSPEEDR_OSPEED8           GPIO_OSPEEDR_OSPEED8_Msk
+#define GPIO_OSPEEDR_OSPEED8_0         (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00010000 */
+#define GPIO_OSPEEDR_OSPEED8_1         (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00020000 */
+#define GPIO_OSPEEDR_OSPEED9_Pos       (18U)
+#define GPIO_OSPEEDR_OSPEED9_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x000C0000 */
+#define GPIO_OSPEEDR_OSPEED9           GPIO_OSPEEDR_OSPEED9_Msk
+#define GPIO_OSPEEDR_OSPEED9_0         (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00040000 */
+#define GPIO_OSPEEDR_OSPEED9_1         (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00080000 */
+#define GPIO_OSPEEDR_OSPEED10_Pos      (20U)
+#define GPIO_OSPEEDR_OSPEED10_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00300000 */
+#define GPIO_OSPEEDR_OSPEED10          GPIO_OSPEEDR_OSPEED10_Msk
+#define GPIO_OSPEEDR_OSPEED10_0        (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00100000 */
+#define GPIO_OSPEEDR_OSPEED10_1        (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00200000 */
+#define GPIO_OSPEEDR_OSPEED11_Pos      (22U)
+#define GPIO_OSPEEDR_OSPEED11_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00C00000 */
+#define GPIO_OSPEEDR_OSPEED11          GPIO_OSPEEDR_OSPEED11_Msk
+#define GPIO_OSPEEDR_OSPEED11_0        (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00400000 */
+#define GPIO_OSPEEDR_OSPEED11_1        (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00800000 */
+#define GPIO_OSPEEDR_OSPEED12_Pos      (24U)
+#define GPIO_OSPEEDR_OSPEED12_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x03000000 */
+#define GPIO_OSPEEDR_OSPEED12          GPIO_OSPEEDR_OSPEED12_Msk
+#define GPIO_OSPEEDR_OSPEED12_0        (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x01000000 */
+#define GPIO_OSPEEDR_OSPEED12_1        (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x02000000 */
+#define GPIO_OSPEEDR_OSPEED13_Pos      (26U)
+#define GPIO_OSPEEDR_OSPEED13_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x0C000000 */
+#define GPIO_OSPEEDR_OSPEED13          GPIO_OSPEEDR_OSPEED13_Msk
+#define GPIO_OSPEEDR_OSPEED13_0        (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x04000000 */
+#define GPIO_OSPEEDR_OSPEED13_1        (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x08000000 */
+#define GPIO_OSPEEDR_OSPEED14_Pos      (28U)
+#define GPIO_OSPEEDR_OSPEED14_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x30000000 */
+#define GPIO_OSPEEDR_OSPEED14          GPIO_OSPEEDR_OSPEED14_Msk
+#define GPIO_OSPEEDR_OSPEED14_0        (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x10000000 */
+#define GPIO_OSPEEDR_OSPEED14_1        (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x20000000 */
+#define GPIO_OSPEEDR_OSPEED15_Pos      (30U)
+#define GPIO_OSPEEDR_OSPEED15_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0xC0000000 */
+#define GPIO_OSPEEDR_OSPEED15          GPIO_OSPEEDR_OSPEED15_Msk
+#define GPIO_OSPEEDR_OSPEED15_0        (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x40000000 */
+#define GPIO_OSPEEDR_OSPEED15_1        (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_PUPDR register  *****************/
+#define GPIO_PUPDR_PUPD0_Pos           (0U)
+#define GPIO_PUPDR_PUPD0_Msk           (0x3UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000003 */
+#define GPIO_PUPDR_PUPD0               GPIO_PUPDR_PUPD0_Msk
+#define GPIO_PUPDR_PUPD0_0             (0x1UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000001 */
+#define GPIO_PUPDR_PUPD0_1             (0x2UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000002 */
+#define GPIO_PUPDR_PUPD1_Pos           (2U)
+#define GPIO_PUPDR_PUPD1_Msk           (0x3UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x0000000C */
+#define GPIO_PUPDR_PUPD1               GPIO_PUPDR_PUPD1_Msk
+#define GPIO_PUPDR_PUPD1_0             (0x1UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000004 */
+#define GPIO_PUPDR_PUPD1_1             (0x2UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000008 */
+#define GPIO_PUPDR_PUPD2_Pos           (4U)
+#define GPIO_PUPDR_PUPD2_Msk           (0x3UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000030 */
+#define GPIO_PUPDR_PUPD2               GPIO_PUPDR_PUPD2_Msk
+#define GPIO_PUPDR_PUPD2_0             (0x1UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000010 */
+#define GPIO_PUPDR_PUPD2_1             (0x2UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000020 */
+#define GPIO_PUPDR_PUPD3_Pos           (6U)
+#define GPIO_PUPDR_PUPD3_Msk           (0x3UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x000000C0 */
+#define GPIO_PUPDR_PUPD3               GPIO_PUPDR_PUPD3_Msk
+#define GPIO_PUPDR_PUPD3_0             (0x1UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000040 */
+#define GPIO_PUPDR_PUPD3_1             (0x2UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000080 */
+#define GPIO_PUPDR_PUPD4_Pos           (8U)
+#define GPIO_PUPDR_PUPD4_Msk           (0x3UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000300 */
+#define GPIO_PUPDR_PUPD4               GPIO_PUPDR_PUPD4_Msk
+#define GPIO_PUPDR_PUPD4_0             (0x1UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000100 */
+#define GPIO_PUPDR_PUPD4_1             (0x2UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000200 */
+#define GPIO_PUPDR_PUPD5_Pos           (10U)
+#define GPIO_PUPDR_PUPD5_Msk           (0x3UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000C00 */
+#define GPIO_PUPDR_PUPD5               GPIO_PUPDR_PUPD5_Msk
+#define GPIO_PUPDR_PUPD5_0             (0x1UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000400 */
+#define GPIO_PUPDR_PUPD5_1             (0x2UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000800 */
+#define GPIO_PUPDR_PUPD6_Pos           (12U)
+#define GPIO_PUPDR_PUPD6_Msk           (0x3UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00003000 */
+#define GPIO_PUPDR_PUPD6               GPIO_PUPDR_PUPD6_Msk
+#define GPIO_PUPDR_PUPD6_0             (0x1UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00001000 */
+#define GPIO_PUPDR_PUPD6_1             (0x2UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00002000 */
+#define GPIO_PUPDR_PUPD7_Pos           (14U)
+#define GPIO_PUPDR_PUPD7_Msk           (0x3UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x0000C000 */
+#define GPIO_PUPDR_PUPD7               GPIO_PUPDR_PUPD7_Msk
+#define GPIO_PUPDR_PUPD7_0             (0x1UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00004000 */
+#define GPIO_PUPDR_PUPD7_1             (0x2UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00008000 */
+#define GPIO_PUPDR_PUPD8_Pos           (16U)
+#define GPIO_PUPDR_PUPD8_Msk           (0x3UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00030000 */
+#define GPIO_PUPDR_PUPD8               GPIO_PUPDR_PUPD8_Msk
+#define GPIO_PUPDR_PUPD8_0             (0x1UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00010000 */
+#define GPIO_PUPDR_PUPD8_1             (0x2UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00020000 */
+#define GPIO_PUPDR_PUPD9_Pos           (18U)
+#define GPIO_PUPDR_PUPD9_Msk           (0x3UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x000C0000 */
+#define GPIO_PUPDR_PUPD9               GPIO_PUPDR_PUPD9_Msk
+#define GPIO_PUPDR_PUPD9_0             (0x1UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00040000 */
+#define GPIO_PUPDR_PUPD9_1             (0x2UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00080000 */
+#define GPIO_PUPDR_PUPD10_Pos          (20U)
+#define GPIO_PUPDR_PUPD10_Msk          (0x3UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00300000 */
+#define GPIO_PUPDR_PUPD10              GPIO_PUPDR_PUPD10_Msk
+#define GPIO_PUPDR_PUPD10_0            (0x1UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00100000 */
+#define GPIO_PUPDR_PUPD10_1            (0x2UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00200000 */
+#define GPIO_PUPDR_PUPD11_Pos          (22U)
+#define GPIO_PUPDR_PUPD11_Msk          (0x3UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00C00000 */
+#define GPIO_PUPDR_PUPD11              GPIO_PUPDR_PUPD11_Msk
+#define GPIO_PUPDR_PUPD11_0            (0x1UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00400000 */
+#define GPIO_PUPDR_PUPD11_1            (0x2UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00800000 */
+#define GPIO_PUPDR_PUPD12_Pos          (24U)
+#define GPIO_PUPDR_PUPD12_Msk          (0x3UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x03000000 */
+#define GPIO_PUPDR_PUPD12              GPIO_PUPDR_PUPD12_Msk
+#define GPIO_PUPDR_PUPD12_0            (0x1UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x01000000 */
+#define GPIO_PUPDR_PUPD12_1            (0x2UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x02000000 */
+#define GPIO_PUPDR_PUPD13_Pos          (26U)
+#define GPIO_PUPDR_PUPD13_Msk          (0x3UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x0C000000 */
+#define GPIO_PUPDR_PUPD13              GPIO_PUPDR_PUPD13_Msk
+#define GPIO_PUPDR_PUPD13_0            (0x1UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x04000000 */
+#define GPIO_PUPDR_PUPD13_1            (0x2UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x08000000 */
+#define GPIO_PUPDR_PUPD14_Pos          (28U)
+#define GPIO_PUPDR_PUPD14_Msk          (0x3UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x30000000 */
+#define GPIO_PUPDR_PUPD14              GPIO_PUPDR_PUPD14_Msk
+#define GPIO_PUPDR_PUPD14_0            (0x1UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x10000000 */
+#define GPIO_PUPDR_PUPD14_1            (0x2UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x20000000 */
+#define GPIO_PUPDR_PUPD15_Pos          (30U)
+#define GPIO_PUPDR_PUPD15_Msk          (0x3UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0xC0000000 */
+#define GPIO_PUPDR_PUPD15              GPIO_PUPDR_PUPD15_Msk
+#define GPIO_PUPDR_PUPD15_0            (0x1UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x40000000 */
+#define GPIO_PUPDR_PUPD15_1            (0x2UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_IDR register  *******************/
+#define GPIO_IDR_ID0_Pos               (0U)
+#define GPIO_IDR_ID0_Msk               (0x1UL << GPIO_IDR_ID0_Pos)              /*!< 0x00000001 */
+#define GPIO_IDR_ID0                   GPIO_IDR_ID0_Msk
+#define GPIO_IDR_ID1_Pos               (1U)
+#define GPIO_IDR_ID1_Msk               (0x1UL << GPIO_IDR_ID1_Pos)              /*!< 0x00000002 */
+#define GPIO_IDR_ID1                   GPIO_IDR_ID1_Msk
+#define GPIO_IDR_ID2_Pos               (2U)
+#define GPIO_IDR_ID2_Msk               (0x1UL << GPIO_IDR_ID2_Pos)              /*!< 0x00000004 */
+#define GPIO_IDR_ID2                   GPIO_IDR_ID2_Msk
+#define GPIO_IDR_ID3_Pos               (3U)
+#define GPIO_IDR_ID3_Msk               (0x1UL << GPIO_IDR_ID3_Pos)              /*!< 0x00000008 */
+#define GPIO_IDR_ID3                   GPIO_IDR_ID3_Msk
+#define GPIO_IDR_ID4_Pos               (4U)
+#define GPIO_IDR_ID4_Msk               (0x1UL << GPIO_IDR_ID4_Pos)              /*!< 0x00000010 */
+#define GPIO_IDR_ID4                   GPIO_IDR_ID4_Msk
+#define GPIO_IDR_ID5_Pos               (5U)
+#define GPIO_IDR_ID5_Msk               (0x1UL << GPIO_IDR_ID5_Pos)              /*!< 0x00000020 */
+#define GPIO_IDR_ID5                   GPIO_IDR_ID5_Msk
+#define GPIO_IDR_ID6_Pos               (6U)
+#define GPIO_IDR_ID6_Msk               (0x1UL << GPIO_IDR_ID6_Pos)              /*!< 0x00000040 */
+#define GPIO_IDR_ID6                   GPIO_IDR_ID6_Msk
+#define GPIO_IDR_ID7_Pos               (7U)
+#define GPIO_IDR_ID7_Msk               (0x1UL << GPIO_IDR_ID7_Pos)              /*!< 0x00000080 */
+#define GPIO_IDR_ID7                   GPIO_IDR_ID7_Msk
+#define GPIO_IDR_ID8_Pos               (8U)
+#define GPIO_IDR_ID8_Msk               (0x1UL << GPIO_IDR_ID8_Pos)              /*!< 0x00000100 */
+#define GPIO_IDR_ID8                   GPIO_IDR_ID8_Msk
+#define GPIO_IDR_ID9_Pos               (9U)
+#define GPIO_IDR_ID9_Msk               (0x1UL << GPIO_IDR_ID9_Pos)              /*!< 0x00000200 */
+#define GPIO_IDR_ID9                   GPIO_IDR_ID9_Msk
+#define GPIO_IDR_ID10_Pos              (10U)
+#define GPIO_IDR_ID10_Msk              (0x1UL << GPIO_IDR_ID10_Pos)             /*!< 0x00000400 */
+#define GPIO_IDR_ID10                  GPIO_IDR_ID10_Msk
+#define GPIO_IDR_ID11_Pos              (11U)
+#define GPIO_IDR_ID11_Msk              (0x1UL << GPIO_IDR_ID11_Pos)             /*!< 0x00000800 */
+#define GPIO_IDR_ID11                  GPIO_IDR_ID11_Msk
+#define GPIO_IDR_ID12_Pos              (12U)
+#define GPIO_IDR_ID12_Msk              (0x1UL << GPIO_IDR_ID12_Pos)             /*!< 0x00001000 */
+#define GPIO_IDR_ID12                  GPIO_IDR_ID12_Msk
+#define GPIO_IDR_ID13_Pos              (13U)
+#define GPIO_IDR_ID13_Msk              (0x1UL << GPIO_IDR_ID13_Pos)             /*!< 0x00002000 */
+#define GPIO_IDR_ID13                  GPIO_IDR_ID13_Msk
+#define GPIO_IDR_ID14_Pos              (14U)
+#define GPIO_IDR_ID14_Msk              (0x1UL << GPIO_IDR_ID14_Pos)             /*!< 0x00004000 */
+#define GPIO_IDR_ID14                  GPIO_IDR_ID14_Msk
+#define GPIO_IDR_ID15_Pos              (15U)
+#define GPIO_IDR_ID15_Msk              (0x1UL << GPIO_IDR_ID15_Pos)             /*!< 0x00008000 */
+#define GPIO_IDR_ID15                  GPIO_IDR_ID15_Msk
+
+/******************  Bits definition for GPIO_ODR register  *******************/
+#define GPIO_ODR_OD0_Pos               (0U)
+#define GPIO_ODR_OD0_Msk               (0x1UL << GPIO_ODR_OD0_Pos)              /*!< 0x00000001 */
+#define GPIO_ODR_OD0                   GPIO_ODR_OD0_Msk
+#define GPIO_ODR_OD1_Pos               (1U)
+#define GPIO_ODR_OD1_Msk               (0x1UL << GPIO_ODR_OD1_Pos)              /*!< 0x00000002 */
+#define GPIO_ODR_OD1                   GPIO_ODR_OD1_Msk
+#define GPIO_ODR_OD2_Pos               (2U)
+#define GPIO_ODR_OD2_Msk               (0x1UL << GPIO_ODR_OD2_Pos)              /*!< 0x00000004 */
+#define GPIO_ODR_OD2                   GPIO_ODR_OD2_Msk
+#define GPIO_ODR_OD3_Pos               (3U)
+#define GPIO_ODR_OD3_Msk               (0x1UL << GPIO_ODR_OD3_Pos)              /*!< 0x00000008 */
+#define GPIO_ODR_OD3                   GPIO_ODR_OD3_Msk
+#define GPIO_ODR_OD4_Pos               (4U)
+#define GPIO_ODR_OD4_Msk               (0x1UL << GPIO_ODR_OD4_Pos)              /*!< 0x00000010 */
+#define GPIO_ODR_OD4                   GPIO_ODR_OD4_Msk
+#define GPIO_ODR_OD5_Pos               (5U)
+#define GPIO_ODR_OD5_Msk               (0x1UL << GPIO_ODR_OD5_Pos)              /*!< 0x00000020 */
+#define GPIO_ODR_OD5                   GPIO_ODR_OD5_Msk
+#define GPIO_ODR_OD6_Pos               (6U)
+#define GPIO_ODR_OD6_Msk               (0x1UL << GPIO_ODR_OD6_Pos)              /*!< 0x00000040 */
+#define GPIO_ODR_OD6                   GPIO_ODR_OD6_Msk
+#define GPIO_ODR_OD7_Pos               (7U)
+#define GPIO_ODR_OD7_Msk               (0x1UL << GPIO_ODR_OD7_Pos)              /*!< 0x00000080 */
+#define GPIO_ODR_OD7                   GPIO_ODR_OD7_Msk
+#define GPIO_ODR_OD8_Pos               (8U)
+#define GPIO_ODR_OD8_Msk               (0x1UL << GPIO_ODR_OD8_Pos)              /*!< 0x00000100 */
+#define GPIO_ODR_OD8                   GPIO_ODR_OD8_Msk
+#define GPIO_ODR_OD9_Pos               (9U)
+#define GPIO_ODR_OD9_Msk               (0x1UL << GPIO_ODR_OD9_Pos)              /*!< 0x00000200 */
+#define GPIO_ODR_OD9                   GPIO_ODR_OD9_Msk
+#define GPIO_ODR_OD10_Pos              (10U)
+#define GPIO_ODR_OD10_Msk              (0x1UL << GPIO_ODR_OD10_Pos)             /*!< 0x00000400 */
+#define GPIO_ODR_OD10                  GPIO_ODR_OD10_Msk
+#define GPIO_ODR_OD11_Pos              (11U)
+#define GPIO_ODR_OD11_Msk              (0x1UL << GPIO_ODR_OD11_Pos)             /*!< 0x00000800 */
+#define GPIO_ODR_OD11                  GPIO_ODR_OD11_Msk
+#define GPIO_ODR_OD12_Pos              (12U)
+#define GPIO_ODR_OD12_Msk              (0x1UL << GPIO_ODR_OD12_Pos)             /*!< 0x00001000 */
+#define GPIO_ODR_OD12                  GPIO_ODR_OD12_Msk
+#define GPIO_ODR_OD13_Pos              (13U)
+#define GPIO_ODR_OD13_Msk              (0x1UL << GPIO_ODR_OD13_Pos)             /*!< 0x00002000 */
+#define GPIO_ODR_OD13                  GPIO_ODR_OD13_Msk
+#define GPIO_ODR_OD14_Pos              (14U)
+#define GPIO_ODR_OD14_Msk              (0x1UL << GPIO_ODR_OD14_Pos)             /*!< 0x00004000 */
+#define GPIO_ODR_OD14                  GPIO_ODR_OD14_Msk
+#define GPIO_ODR_OD15_Pos              (15U)
+#define GPIO_ODR_OD15_Msk              (0x1UL << GPIO_ODR_OD15_Pos)             /*!< 0x00008000 */
+#define GPIO_ODR_OD15                  GPIO_ODR_OD15_Msk
+
+/******************  Bits definition for GPIO_BSRR register  ******************/
+#define GPIO_BSRR_BS0_Pos              (0U)
+#define GPIO_BSRR_BS0_Msk              (0x1UL << GPIO_BSRR_BS0_Pos)             /*!< 0x00000001 */
+#define GPIO_BSRR_BS0                  GPIO_BSRR_BS0_Msk
+#define GPIO_BSRR_BS1_Pos              (1U)
+#define GPIO_BSRR_BS1_Msk              (0x1UL << GPIO_BSRR_BS1_Pos)             /*!< 0x00000002 */
+#define GPIO_BSRR_BS1                  GPIO_BSRR_BS1_Msk
+#define GPIO_BSRR_BS2_Pos              (2U)
+#define GPIO_BSRR_BS2_Msk              (0x1UL << GPIO_BSRR_BS2_Pos)             /*!< 0x00000004 */
+#define GPIO_BSRR_BS2                  GPIO_BSRR_BS2_Msk
+#define GPIO_BSRR_BS3_Pos              (3U)
+#define GPIO_BSRR_BS3_Msk              (0x1UL << GPIO_BSRR_BS3_Pos)             /*!< 0x00000008 */
+#define GPIO_BSRR_BS3                  GPIO_BSRR_BS3_Msk
+#define GPIO_BSRR_BS4_Pos              (4U)
+#define GPIO_BSRR_BS4_Msk              (0x1UL << GPIO_BSRR_BS4_Pos)             /*!< 0x00000010 */
+#define GPIO_BSRR_BS4                  GPIO_BSRR_BS4_Msk
+#define GPIO_BSRR_BS5_Pos              (5U)
+#define GPIO_BSRR_BS5_Msk              (0x1UL << GPIO_BSRR_BS5_Pos)             /*!< 0x00000020 */
+#define GPIO_BSRR_BS5                  GPIO_BSRR_BS5_Msk
+#define GPIO_BSRR_BS6_Pos              (6U)
+#define GPIO_BSRR_BS6_Msk              (0x1UL << GPIO_BSRR_BS6_Pos)             /*!< 0x00000040 */
+#define GPIO_BSRR_BS6                  GPIO_BSRR_BS6_Msk
+#define GPIO_BSRR_BS7_Pos              (7U)
+#define GPIO_BSRR_BS7_Msk              (0x1UL << GPIO_BSRR_BS7_Pos)             /*!< 0x00000080 */
+#define GPIO_BSRR_BS7                  GPIO_BSRR_BS7_Msk
+#define GPIO_BSRR_BS8_Pos              (8U)
+#define GPIO_BSRR_BS8_Msk              (0x1UL << GPIO_BSRR_BS8_Pos)             /*!< 0x00000100 */
+#define GPIO_BSRR_BS8                  GPIO_BSRR_BS8_Msk
+#define GPIO_BSRR_BS9_Pos              (9U)
+#define GPIO_BSRR_BS9_Msk              (0x1UL << GPIO_BSRR_BS9_Pos)             /*!< 0x00000200 */
+#define GPIO_BSRR_BS9                  GPIO_BSRR_BS9_Msk
+#define GPIO_BSRR_BS10_Pos             (10U)
+#define GPIO_BSRR_BS10_Msk             (0x1UL << GPIO_BSRR_BS10_Pos)            /*!< 0x00000400 */
+#define GPIO_BSRR_BS10                 GPIO_BSRR_BS10_Msk
+#define GPIO_BSRR_BS11_Pos             (11U)
+#define GPIO_BSRR_BS11_Msk             (0x1UL << GPIO_BSRR_BS11_Pos)            /*!< 0x00000800 */
+#define GPIO_BSRR_BS11                 GPIO_BSRR_BS11_Msk
+#define GPIO_BSRR_BS12_Pos             (12U)
+#define GPIO_BSRR_BS12_Msk             (0x1UL << GPIO_BSRR_BS12_Pos)            /*!< 0x00001000 */
+#define GPIO_BSRR_BS12                 GPIO_BSRR_BS12_Msk
+#define GPIO_BSRR_BS13_Pos             (13U)
+#define GPIO_BSRR_BS13_Msk             (0x1UL << GPIO_BSRR_BS13_Pos)            /*!< 0x00002000 */
+#define GPIO_BSRR_BS13                 GPIO_BSRR_BS13_Msk
+#define GPIO_BSRR_BS14_Pos             (14U)
+#define GPIO_BSRR_BS14_Msk             (0x1UL << GPIO_BSRR_BS14_Pos)            /*!< 0x00004000 */
+#define GPIO_BSRR_BS14                 GPIO_BSRR_BS14_Msk
+#define GPIO_BSRR_BS15_Pos             (15U)
+#define GPIO_BSRR_BS15_Msk             (0x1UL << GPIO_BSRR_BS15_Pos)            /*!< 0x00008000 */
+#define GPIO_BSRR_BS15                 GPIO_BSRR_BS15_Msk
+#define GPIO_BSRR_BR0_Pos              (16U)
+#define GPIO_BSRR_BR0_Msk              (0x1UL << GPIO_BSRR_BR0_Pos)             /*!< 0x00010000 */
+#define GPIO_BSRR_BR0                  GPIO_BSRR_BR0_Msk
+#define GPIO_BSRR_BR1_Pos              (17U)
+#define GPIO_BSRR_BR1_Msk              (0x1UL << GPIO_BSRR_BR1_Pos)             /*!< 0x00020000 */
+#define GPIO_BSRR_BR1                  GPIO_BSRR_BR1_Msk
+#define GPIO_BSRR_BR2_Pos              (18U)
+#define GPIO_BSRR_BR2_Msk              (0x1UL << GPIO_BSRR_BR2_Pos)             /*!< 0x00040000 */
+#define GPIO_BSRR_BR2                  GPIO_BSRR_BR2_Msk
+#define GPIO_BSRR_BR3_Pos              (19U)
+#define GPIO_BSRR_BR3_Msk              (0x1UL << GPIO_BSRR_BR3_Pos)             /*!< 0x00080000 */
+#define GPIO_BSRR_BR3                  GPIO_BSRR_BR3_Msk
+#define GPIO_BSRR_BR4_Pos              (20U)
+#define GPIO_BSRR_BR4_Msk              (0x1UL << GPIO_BSRR_BR4_Pos)             /*!< 0x00100000 */
+#define GPIO_BSRR_BR4                  GPIO_BSRR_BR4_Msk
+#define GPIO_BSRR_BR5_Pos              (21U)
+#define GPIO_BSRR_BR5_Msk              (0x1UL << GPIO_BSRR_BR5_Pos)             /*!< 0x00200000 */
+#define GPIO_BSRR_BR5                  GPIO_BSRR_BR5_Msk
+#define GPIO_BSRR_BR6_Pos              (22U)
+#define GPIO_BSRR_BR6_Msk              (0x1UL << GPIO_BSRR_BR6_Pos)             /*!< 0x00400000 */
+#define GPIO_BSRR_BR6                  GPIO_BSRR_BR6_Msk
+#define GPIO_BSRR_BR7_Pos              (23U)
+#define GPIO_BSRR_BR7_Msk              (0x1UL << GPIO_BSRR_BR7_Pos)             /*!< 0x00800000 */
+#define GPIO_BSRR_BR7                  GPIO_BSRR_BR7_Msk
+#define GPIO_BSRR_BR8_Pos              (24U)
+#define GPIO_BSRR_BR8_Msk              (0x1UL << GPIO_BSRR_BR8_Pos)             /*!< 0x01000000 */
+#define GPIO_BSRR_BR8                  GPIO_BSRR_BR8_Msk
+#define GPIO_BSRR_BR9_Pos              (25U)
+#define GPIO_BSRR_BR9_Msk              (0x1UL << GPIO_BSRR_BR9_Pos)             /*!< 0x02000000 */
+#define GPIO_BSRR_BR9                  GPIO_BSRR_BR9_Msk
+#define GPIO_BSRR_BR10_Pos             (26U)
+#define GPIO_BSRR_BR10_Msk             (0x1UL << GPIO_BSRR_BR10_Pos)            /*!< 0x04000000 */
+#define GPIO_BSRR_BR10                 GPIO_BSRR_BR10_Msk
+#define GPIO_BSRR_BR11_Pos             (27U)
+#define GPIO_BSRR_BR11_Msk             (0x1UL << GPIO_BSRR_BR11_Pos)            /*!< 0x08000000 */
+#define GPIO_BSRR_BR11                 GPIO_BSRR_BR11_Msk
+#define GPIO_BSRR_BR12_Pos             (28U)
+#define GPIO_BSRR_BR12_Msk             (0x1UL << GPIO_BSRR_BR12_Pos)            /*!< 0x10000000 */
+#define GPIO_BSRR_BR12                 GPIO_BSRR_BR12_Msk
+#define GPIO_BSRR_BR13_Pos             (29U)
+#define GPIO_BSRR_BR13_Msk             (0x1UL << GPIO_BSRR_BR13_Pos)            /*!< 0x20000000 */
+#define GPIO_BSRR_BR13                 GPIO_BSRR_BR13_Msk
+#define GPIO_BSRR_BR14_Pos             (30U)
+#define GPIO_BSRR_BR14_Msk             (0x1UL << GPIO_BSRR_BR14_Pos)            /*!< 0x40000000 */
+#define GPIO_BSRR_BR14                 GPIO_BSRR_BR14_Msk
+#define GPIO_BSRR_BR15_Pos             (31U)
+#define GPIO_BSRR_BR15_Msk             (0x1UL << GPIO_BSRR_BR15_Pos)            /*!< 0x80000000 */
+#define GPIO_BSRR_BR15                 GPIO_BSRR_BR15_Msk
+
+/****************** Bit definition for GPIO_LCKR register *********************/
+#define GPIO_LCKR_LCK0_Pos             (0U)
+#define GPIO_LCKR_LCK0_Msk             (0x1UL << GPIO_LCKR_LCK0_Pos)            /*!< 0x00000001 */
+#define GPIO_LCKR_LCK0                 GPIO_LCKR_LCK0_Msk
+#define GPIO_LCKR_LCK1_Pos             (1U)
+#define GPIO_LCKR_LCK1_Msk             (0x1UL << GPIO_LCKR_LCK1_Pos)            /*!< 0x00000002 */
+#define GPIO_LCKR_LCK1                 GPIO_LCKR_LCK1_Msk
+#define GPIO_LCKR_LCK2_Pos             (2U)
+#define GPIO_LCKR_LCK2_Msk             (0x1UL << GPIO_LCKR_LCK2_Pos)            /*!< 0x00000004 */
+#define GPIO_LCKR_LCK2                 GPIO_LCKR_LCK2_Msk
+#define GPIO_LCKR_LCK3_Pos             (3U)
+#define GPIO_LCKR_LCK3_Msk             (0x1UL << GPIO_LCKR_LCK3_Pos)            /*!< 0x00000008 */
+#define GPIO_LCKR_LCK3                 GPIO_LCKR_LCK3_Msk
+#define GPIO_LCKR_LCK4_Pos             (4U)
+#define GPIO_LCKR_LCK4_Msk             (0x1UL << GPIO_LCKR_LCK4_Pos)            /*!< 0x00000010 */
+#define GPIO_LCKR_LCK4                 GPIO_LCKR_LCK4_Msk
+#define GPIO_LCKR_LCK5_Pos             (5U)
+#define GPIO_LCKR_LCK5_Msk             (0x1UL << GPIO_LCKR_LCK5_Pos)            /*!< 0x00000020 */
+#define GPIO_LCKR_LCK5                 GPIO_LCKR_LCK5_Msk
+#define GPIO_LCKR_LCK6_Pos             (6U)
+#define GPIO_LCKR_LCK6_Msk             (0x1UL << GPIO_LCKR_LCK6_Pos)            /*!< 0x00000040 */
+#define GPIO_LCKR_LCK6                 GPIO_LCKR_LCK6_Msk
+#define GPIO_LCKR_LCK7_Pos             (7U)
+#define GPIO_LCKR_LCK7_Msk             (0x1UL << GPIO_LCKR_LCK7_Pos)            /*!< 0x00000080 */
+#define GPIO_LCKR_LCK7                 GPIO_LCKR_LCK7_Msk
+#define GPIO_LCKR_LCK8_Pos             (8U)
+#define GPIO_LCKR_LCK8_Msk             (0x1UL << GPIO_LCKR_LCK8_Pos)            /*!< 0x00000100 */
+#define GPIO_LCKR_LCK8                 GPIO_LCKR_LCK8_Msk
+#define GPIO_LCKR_LCK9_Pos             (9U)
+#define GPIO_LCKR_LCK9_Msk             (0x1UL << GPIO_LCKR_LCK9_Pos)            /*!< 0x00000200 */
+#define GPIO_LCKR_LCK9                 GPIO_LCKR_LCK9_Msk
+#define GPIO_LCKR_LCK10_Pos            (10U)
+#define GPIO_LCKR_LCK10_Msk            (0x1UL << GPIO_LCKR_LCK10_Pos)           /*!< 0x00000400 */
+#define GPIO_LCKR_LCK10                GPIO_LCKR_LCK10_Msk
+#define GPIO_LCKR_LCK11_Pos            (11U)
+#define GPIO_LCKR_LCK11_Msk            (0x1UL << GPIO_LCKR_LCK11_Pos)           /*!< 0x00000800 */
+#define GPIO_LCKR_LCK11                GPIO_LCKR_LCK11_Msk
+#define GPIO_LCKR_LCK12_Pos            (12U)
+#define GPIO_LCKR_LCK12_Msk            (0x1UL << GPIO_LCKR_LCK12_Pos)           /*!< 0x00001000 */
+#define GPIO_LCKR_LCK12                GPIO_LCKR_LCK12_Msk
+#define GPIO_LCKR_LCK13_Pos            (13U)
+#define GPIO_LCKR_LCK13_Msk            (0x1UL << GPIO_LCKR_LCK13_Pos)           /*!< 0x00002000 */
+#define GPIO_LCKR_LCK13                GPIO_LCKR_LCK13_Msk
+#define GPIO_LCKR_LCK14_Pos            (14U)
+#define GPIO_LCKR_LCK14_Msk            (0x1UL << GPIO_LCKR_LCK14_Pos)           /*!< 0x00004000 */
+#define GPIO_LCKR_LCK14                GPIO_LCKR_LCK14_Msk
+#define GPIO_LCKR_LCK15_Pos            (15U)
+#define GPIO_LCKR_LCK15_Msk            (0x1UL << GPIO_LCKR_LCK15_Pos)           /*!< 0x00008000 */
+#define GPIO_LCKR_LCK15                GPIO_LCKR_LCK15_Msk
+#define GPIO_LCKR_LCKK_Pos             (16U)
+#define GPIO_LCKR_LCKK_Msk             (0x1UL << GPIO_LCKR_LCKK_Pos)            /*!< 0x00010000 */
+#define GPIO_LCKR_LCKK                 GPIO_LCKR_LCKK_Msk
+
+/****************** Bit definition for GPIO_AFRL register *********************/
+#define GPIO_AFRL_AFSEL0_Pos           (0U)
+#define GPIO_AFRL_AFSEL0_Msk           (0xFUL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRL_AFSEL0               GPIO_AFRL_AFSEL0_Msk
+#define GPIO_AFRL_AFSEL0_0             (0x1UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRL_AFSEL0_1             (0x2UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRL_AFSEL0_2             (0x4UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRL_AFSEL0_3             (0x8UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRL_AFSEL1_Pos           (4U)
+#define GPIO_AFRL_AFSEL1_Msk           (0xFUL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRL_AFSEL1               GPIO_AFRL_AFSEL1_Msk
+#define GPIO_AFRL_AFSEL1_0             (0x1UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRL_AFSEL1_1             (0x2UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRL_AFSEL1_2             (0x4UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRL_AFSEL1_3             (0x8UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRL_AFSEL2_Pos           (8U)
+#define GPIO_AFRL_AFSEL2_Msk           (0xFUL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000F00 */
+#define GPIO_AFRL_AFSEL2               GPIO_AFRL_AFSEL2_Msk
+#define GPIO_AFRL_AFSEL2_0             (0x1UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000100 */
+#define GPIO_AFRL_AFSEL2_1             (0x2UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000200 */
+#define GPIO_AFRL_AFSEL2_2             (0x4UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000400 */
+#define GPIO_AFRL_AFSEL2_3             (0x8UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000800 */
+#define GPIO_AFRL_AFSEL3_Pos           (12U)
+#define GPIO_AFRL_AFSEL3_Msk           (0xFUL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x0000F000 */
+#define GPIO_AFRL_AFSEL3               GPIO_AFRL_AFSEL3_Msk
+#define GPIO_AFRL_AFSEL3_0             (0x1UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00001000 */
+#define GPIO_AFRL_AFSEL3_1             (0x2UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00002000 */
+#define GPIO_AFRL_AFSEL3_2             (0x4UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00004000 */
+#define GPIO_AFRL_AFSEL3_3             (0x8UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00008000 */
+#define GPIO_AFRL_AFSEL4_Pos           (16U)
+#define GPIO_AFRL_AFSEL4_Msk           (0xFUL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x000F0000 */
+#define GPIO_AFRL_AFSEL4               GPIO_AFRL_AFSEL4_Msk
+#define GPIO_AFRL_AFSEL4_0             (0x1UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00010000 */
+#define GPIO_AFRL_AFSEL4_1             (0x2UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00020000 */
+#define GPIO_AFRL_AFSEL4_2             (0x4UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00040000 */
+#define GPIO_AFRL_AFSEL4_3             (0x8UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00080000 */
+#define GPIO_AFRL_AFSEL5_Pos           (20U)
+#define GPIO_AFRL_AFSEL5_Msk           (0xFUL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00F00000 */
+#define GPIO_AFRL_AFSEL5               GPIO_AFRL_AFSEL5_Msk
+#define GPIO_AFRL_AFSEL5_0             (0x1UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00100000 */
+#define GPIO_AFRL_AFSEL5_1             (0x2UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00200000 */
+#define GPIO_AFRL_AFSEL5_2             (0x4UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00400000 */
+#define GPIO_AFRL_AFSEL5_3             (0x8UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00800000 */
+#define GPIO_AFRL_AFSEL6_Pos           (24U)
+#define GPIO_AFRL_AFSEL6_Msk           (0xFUL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x0F000000 */
+#define GPIO_AFRL_AFSEL6               GPIO_AFRL_AFSEL6_Msk
+#define GPIO_AFRL_AFSEL6_0             (0x1UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x01000000 */
+#define GPIO_AFRL_AFSEL6_1             (0x2UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x02000000 */
+#define GPIO_AFRL_AFSEL6_2             (0x4UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x04000000 */
+#define GPIO_AFRL_AFSEL6_3             (0x8UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x08000000 */
+#define GPIO_AFRL_AFSEL7_Pos           (28U)
+#define GPIO_AFRL_AFSEL7_Msk           (0xFUL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0xF0000000 */
+#define GPIO_AFRL_AFSEL7               GPIO_AFRL_AFSEL7_Msk
+#define GPIO_AFRL_AFSEL7_0             (0x1UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x10000000 */
+#define GPIO_AFRL_AFSEL7_1             (0x2UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x20000000 */
+#define GPIO_AFRL_AFSEL7_2             (0x4UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x40000000 */
+#define GPIO_AFRL_AFSEL7_3             (0x8UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x80000000 */
+
+/****************** Bit definition for GPIO_AFRH register *********************/
+#define GPIO_AFRH_AFSEL8_Pos           (0U)
+#define GPIO_AFRH_AFSEL8_Msk           (0xFUL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRH_AFSEL8               GPIO_AFRH_AFSEL8_Msk
+#define GPIO_AFRH_AFSEL8_0             (0x1UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRH_AFSEL8_1             (0x2UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRH_AFSEL8_2             (0x4UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRH_AFSEL8_3             (0x8UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRH_AFSEL9_Pos           (4U)
+#define GPIO_AFRH_AFSEL9_Msk           (0xFUL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRH_AFSEL9               GPIO_AFRH_AFSEL9_Msk
+#define GPIO_AFRH_AFSEL9_0             (0x1UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRH_AFSEL9_1             (0x2UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRH_AFSEL9_2             (0x4UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRH_AFSEL9_3             (0x8UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRH_AFSEL10_Pos          (8U)
+#define GPIO_AFRH_AFSEL10_Msk          (0xFUL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000F00 */
+#define GPIO_AFRH_AFSEL10              GPIO_AFRH_AFSEL10_Msk
+#define GPIO_AFRH_AFSEL10_0            (0x1UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000100 */
+#define GPIO_AFRH_AFSEL10_1            (0x2UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000200 */
+#define GPIO_AFRH_AFSEL10_2            (0x4UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000400 */
+#define GPIO_AFRH_AFSEL10_3            (0x8UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000800 */
+#define GPIO_AFRH_AFSEL11_Pos          (12U)
+#define GPIO_AFRH_AFSEL11_Msk          (0xFUL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x0000F000 */
+#define GPIO_AFRH_AFSEL11              GPIO_AFRH_AFSEL11_Msk
+#define GPIO_AFRH_AFSEL11_0            (0x1UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00001000 */
+#define GPIO_AFRH_AFSEL11_1            (0x2UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00002000 */
+#define GPIO_AFRH_AFSEL11_2            (0x4UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00004000 */
+#define GPIO_AFRH_AFSEL11_3            (0x8UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00008000 */
+#define GPIO_AFRH_AFSEL12_Pos          (16U)
+#define GPIO_AFRH_AFSEL12_Msk          (0xFUL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x000F0000 */
+#define GPIO_AFRH_AFSEL12              GPIO_AFRH_AFSEL12_Msk
+#define GPIO_AFRH_AFSEL12_0            (0x1UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00010000 */
+#define GPIO_AFRH_AFSEL12_1            (0x2UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00020000 */
+#define GPIO_AFRH_AFSEL12_2            (0x4UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00040000 */
+#define GPIO_AFRH_AFSEL12_3            (0x8UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00080000 */
+#define GPIO_AFRH_AFSEL13_Pos          (20U)
+#define GPIO_AFRH_AFSEL13_Msk          (0xFUL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00F00000 */
+#define GPIO_AFRH_AFSEL13              GPIO_AFRH_AFSEL13_Msk
+#define GPIO_AFRH_AFSEL13_0            (0x1UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00100000 */
+#define GPIO_AFRH_AFSEL13_1            (0x2UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00200000 */
+#define GPIO_AFRH_AFSEL13_2            (0x4UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00400000 */
+#define GPIO_AFRH_AFSEL13_3            (0x8UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00800000 */
+#define GPIO_AFRH_AFSEL14_Pos          (24U)
+#define GPIO_AFRH_AFSEL14_Msk          (0xFUL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x0F000000 */
+#define GPIO_AFRH_AFSEL14              GPIO_AFRH_AFSEL14_Msk
+#define GPIO_AFRH_AFSEL14_0            (0x1UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x01000000 */
+#define GPIO_AFRH_AFSEL14_1            (0x2UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x02000000 */
+#define GPIO_AFRH_AFSEL14_2            (0x4UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x04000000 */
+#define GPIO_AFRH_AFSEL14_3            (0x8UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x08000000 */
+#define GPIO_AFRH_AFSEL15_Pos          (28U)
+#define GPIO_AFRH_AFSEL15_Msk          (0xFUL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0xF0000000 */
+#define GPIO_AFRH_AFSEL15              GPIO_AFRH_AFSEL15_Msk
+#define GPIO_AFRH_AFSEL15_0            (0x1UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x10000000 */
+#define GPIO_AFRH_AFSEL15_1            (0x2UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x20000000 */
+#define GPIO_AFRH_AFSEL15_2            (0x4UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x40000000 */
+#define GPIO_AFRH_AFSEL15_3            (0x8UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_BRR register  ******************/
+#define GPIO_BRR_BR0_Pos               (0U)
+#define GPIO_BRR_BR0_Msk               (0x1UL << GPIO_BRR_BR0_Pos)              /*!< 0x00000001 */
+#define GPIO_BRR_BR0                   GPIO_BRR_BR0_Msk
+#define GPIO_BRR_BR1_Pos               (1U)
+#define GPIO_BRR_BR1_Msk               (0x1UL << GPIO_BRR_BR1_Pos)              /*!< 0x00000002 */
+#define GPIO_BRR_BR1                   GPIO_BRR_BR1_Msk
+#define GPIO_BRR_BR2_Pos               (2U)
+#define GPIO_BRR_BR2_Msk               (0x1UL << GPIO_BRR_BR2_Pos)              /*!< 0x00000004 */
+#define GPIO_BRR_BR2                   GPIO_BRR_BR2_Msk
+#define GPIO_BRR_BR3_Pos               (3U)
+#define GPIO_BRR_BR3_Msk               (0x1UL << GPIO_BRR_BR3_Pos)              /*!< 0x00000008 */
+#define GPIO_BRR_BR3                   GPIO_BRR_BR3_Msk
+#define GPIO_BRR_BR4_Pos               (4U)
+#define GPIO_BRR_BR4_Msk               (0x1UL << GPIO_BRR_BR4_Pos)              /*!< 0x00000010 */
+#define GPIO_BRR_BR4                   GPIO_BRR_BR4_Msk
+#define GPIO_BRR_BR5_Pos               (5U)
+#define GPIO_BRR_BR5_Msk               (0x1UL << GPIO_BRR_BR5_Pos)              /*!< 0x00000020 */
+#define GPIO_BRR_BR5                   GPIO_BRR_BR5_Msk
+#define GPIO_BRR_BR6_Pos               (6U)
+#define GPIO_BRR_BR6_Msk               (0x1UL << GPIO_BRR_BR6_Pos)              /*!< 0x00000040 */
+#define GPIO_BRR_BR6                   GPIO_BRR_BR6_Msk
+#define GPIO_BRR_BR7_Pos               (7U)
+#define GPIO_BRR_BR7_Msk               (0x1UL << GPIO_BRR_BR7_Pos)              /*!< 0x00000080 */
+#define GPIO_BRR_BR7                   GPIO_BRR_BR7_Msk
+#define GPIO_BRR_BR8_Pos               (8U)
+#define GPIO_BRR_BR8_Msk               (0x1UL << GPIO_BRR_BR8_Pos)              /*!< 0x00000100 */
+#define GPIO_BRR_BR8                   GPIO_BRR_BR8_Msk
+#define GPIO_BRR_BR9_Pos               (9U)
+#define GPIO_BRR_BR9_Msk               (0x1UL << GPIO_BRR_BR9_Pos)              /*!< 0x00000200 */
+#define GPIO_BRR_BR9                   GPIO_BRR_BR9_Msk
+#define GPIO_BRR_BR10_Pos              (10U)
+#define GPIO_BRR_BR10_Msk              (0x1UL << GPIO_BRR_BR10_Pos)             /*!< 0x00000400 */
+#define GPIO_BRR_BR10                  GPIO_BRR_BR10_Msk
+#define GPIO_BRR_BR11_Pos              (11U)
+#define GPIO_BRR_BR11_Msk              (0x1UL << GPIO_BRR_BR11_Pos)             /*!< 0x00000800 */
+#define GPIO_BRR_BR11                  GPIO_BRR_BR11_Msk
+#define GPIO_BRR_BR12_Pos              (12U)
+#define GPIO_BRR_BR12_Msk              (0x1UL << GPIO_BRR_BR12_Pos)             /*!< 0x00001000 */
+#define GPIO_BRR_BR12                  GPIO_BRR_BR12_Msk
+#define GPIO_BRR_BR13_Pos              (13U)
+#define GPIO_BRR_BR13_Msk              (0x1UL << GPIO_BRR_BR13_Pos)             /*!< 0x00002000 */
+#define GPIO_BRR_BR13                  GPIO_BRR_BR13_Msk
+#define GPIO_BRR_BR14_Pos              (14U)
+#define GPIO_BRR_BR14_Msk              (0x1UL << GPIO_BRR_BR14_Pos)             /*!< 0x00004000 */
+#define GPIO_BRR_BR14                  GPIO_BRR_BR14_Msk
+#define GPIO_BRR_BR15_Pos              (15U)
+#define GPIO_BRR_BR15_Msk              (0x1UL << GPIO_BRR_BR15_Pos)             /*!< 0x00008000 */
+#define GPIO_BRR_BR15                  GPIO_BRR_BR15_Msk
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Inter-integrated Circuit Interface (I2C)              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for I2C_CR1 register  *******************/
+#define I2C_CR1_PE_Pos               (0U)
+#define I2C_CR1_PE_Msk               (0x1UL << I2C_CR1_PE_Pos)                 /*!< 0x00000001 */
+#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            /*!< Peripheral enable */
+#define I2C_CR1_TXIE_Pos             (1U)
+#define I2C_CR1_TXIE_Msk             (0x1UL << I2C_CR1_TXIE_Pos)               /*!< 0x00000002 */
+#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          /*!< TX interrupt enable */
+#define I2C_CR1_RXIE_Pos             (2U)
+#define I2C_CR1_RXIE_Msk             (0x1UL << I2C_CR1_RXIE_Pos)               /*!< 0x00000004 */
+#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          /*!< RX interrupt enable */
+#define I2C_CR1_ADDRIE_Pos           (3U)
+#define I2C_CR1_ADDRIE_Msk           (0x1UL << I2C_CR1_ADDRIE_Pos)             /*!< 0x00000008 */
+#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        /*!< Address match interrupt enable */
+#define I2C_CR1_NACKIE_Pos           (4U)
+#define I2C_CR1_NACKIE_Msk           (0x1UL << I2C_CR1_NACKIE_Pos)             /*!< 0x00000010 */
+#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        /*!< NACK received interrupt enable */
+#define I2C_CR1_STOPIE_Pos           (5U)
+#define I2C_CR1_STOPIE_Msk           (0x1UL << I2C_CR1_STOPIE_Pos)             /*!< 0x00000020 */
+#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        /*!< STOP detection interrupt enable */
+#define I2C_CR1_TCIE_Pos             (6U)
+#define I2C_CR1_TCIE_Msk             (0x1UL << I2C_CR1_TCIE_Pos)               /*!< 0x00000040 */
+#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          /*!< Transfer complete interrupt enable */
+#define I2C_CR1_ERRIE_Pos            (7U)
+#define I2C_CR1_ERRIE_Msk            (0x1UL << I2C_CR1_ERRIE_Pos)              /*!< 0x00000080 */
+#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         /*!< Errors interrupt enable */
+#define I2C_CR1_DNF_Pos              (8U)
+#define I2C_CR1_DNF_Msk              (0xFUL << I2C_CR1_DNF_Pos)                /*!< 0x00000F00 */
+#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           /*!< Digital noise filter */
+#define I2C_CR1_ANFOFF_Pos           (12U)
+#define I2C_CR1_ANFOFF_Msk           (0x1UL << I2C_CR1_ANFOFF_Pos)             /*!< 0x00001000 */
+#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        /*!< Analog noise filter OFF */
+#define I2C_CR1_SWRST_Pos            (13U)
+#define I2C_CR1_SWRST_Msk            (0x1UL << I2C_CR1_SWRST_Pos)              /*!< 0x00002000 */
+#define I2C_CR1_SWRST                I2C_CR1_SWRST_Msk                         /*!< Software reset */
+#define I2C_CR1_TXDMAEN_Pos          (14U)
+#define I2C_CR1_TXDMAEN_Msk          (0x1UL << I2C_CR1_TXDMAEN_Pos)            /*!< 0x00004000 */
+#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       /*!< DMA transmission requests enable */
+#define I2C_CR1_RXDMAEN_Pos          (15U)
+#define I2C_CR1_RXDMAEN_Msk          (0x1UL << I2C_CR1_RXDMAEN_Pos)            /*!< 0x00008000 */
+#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       /*!< DMA reception requests enable */
+#define I2C_CR1_SBC_Pos              (16U)
+#define I2C_CR1_SBC_Msk              (0x1UL << I2C_CR1_SBC_Pos)                /*!< 0x00010000 */
+#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           /*!< Slave byte control */
+#define I2C_CR1_NOSTRETCH_Pos        (17U)
+#define I2C_CR1_NOSTRETCH_Msk        (0x1UL << I2C_CR1_NOSTRETCH_Pos)          /*!< 0x00020000 */
+#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     /*!< Clock stretching disable */
+#define I2C_CR1_WUPEN_Pos            (18U)
+#define I2C_CR1_WUPEN_Msk            (0x1UL << I2C_CR1_WUPEN_Pos)              /*!< 0x00040000 */
+#define I2C_CR1_WUPEN                I2C_CR1_WUPEN_Msk                         /*!< Wakeup from STOP enable */
+#define I2C_CR1_GCEN_Pos             (19U)
+#define I2C_CR1_GCEN_Msk             (0x1UL << I2C_CR1_GCEN_Pos)               /*!< 0x00080000 */
+#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          /*!< General call enable */
+#define I2C_CR1_SMBHEN_Pos           (20U)
+#define I2C_CR1_SMBHEN_Msk           (0x1UL << I2C_CR1_SMBHEN_Pos)             /*!< 0x00100000 */
+#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        /*!< SMBus host address enable */
+#define I2C_CR1_SMBDEN_Pos           (21U)
+#define I2C_CR1_SMBDEN_Msk           (0x1UL << I2C_CR1_SMBDEN_Pos)             /*!< 0x00200000 */
+#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        /*!< SMBus device default address enable */
+#define I2C_CR1_ALERTEN_Pos          (22U)
+#define I2C_CR1_ALERTEN_Msk          (0x1UL << I2C_CR1_ALERTEN_Pos)            /*!< 0x00400000 */
+#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       /*!< SMBus alert enable */
+#define I2C_CR1_PECEN_Pos            (23U)
+#define I2C_CR1_PECEN_Msk            (0x1UL << I2C_CR1_PECEN_Pos)              /*!< 0x00800000 */
+#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         /*!< PEC enable */
+
+/******************  Bit definition for I2C_CR2 register  ********************/
+#define I2C_CR2_SADD_Pos             (0U)
+#define I2C_CR2_SADD_Msk             (0x3FFUL << I2C_CR2_SADD_Pos)             /*!< 0x000003FF */
+#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          /*!< Slave address (master mode) */
+#define I2C_CR2_RD_WRN_Pos           (10U)
+#define I2C_CR2_RD_WRN_Msk           (0x1UL << I2C_CR2_RD_WRN_Pos)             /*!< 0x00000400 */
+#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        /*!< Transfer direction (master mode) */
+#define I2C_CR2_ADD10_Pos            (11U)
+#define I2C_CR2_ADD10_Msk            (0x1UL << I2C_CR2_ADD10_Pos)              /*!< 0x00000800 */
+#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         /*!< 10-bit addressing mode (master mode) */
+#define I2C_CR2_HEAD10R_Pos          (12U)
+#define I2C_CR2_HEAD10R_Msk          (0x1UL << I2C_CR2_HEAD10R_Pos)            /*!< 0x00001000 */
+#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       /*!< 10-bit address header only read direction (master mode) */
+#define I2C_CR2_START_Pos            (13U)
+#define I2C_CR2_START_Msk            (0x1UL << I2C_CR2_START_Pos)              /*!< 0x00002000 */
+#define I2C_CR2_START                I2C_CR2_START_Msk                         /*!< START generation */
+#define I2C_CR2_STOP_Pos             (14U)
+#define I2C_CR2_STOP_Msk             (0x1UL << I2C_CR2_STOP_Pos)               /*!< 0x00004000 */
+#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          /*!< STOP generation (master mode) */
+#define I2C_CR2_NACK_Pos             (15U)
+#define I2C_CR2_NACK_Msk             (0x1UL << I2C_CR2_NACK_Pos)               /*!< 0x00008000 */
+#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          /*!< NACK generation (slave mode) */
+#define I2C_CR2_NBYTES_Pos           (16U)
+#define I2C_CR2_NBYTES_Msk           (0xFFUL << I2C_CR2_NBYTES_Pos)            /*!< 0x00FF0000 */
+#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        /*!< Number of bytes */
+#define I2C_CR2_RELOAD_Pos           (24U)
+#define I2C_CR2_RELOAD_Msk           (0x1UL << I2C_CR2_RELOAD_Pos)             /*!< 0x01000000 */
+#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        /*!< NBYTES reload mode */
+#define I2C_CR2_AUTOEND_Pos          (25U)
+#define I2C_CR2_AUTOEND_Msk          (0x1UL << I2C_CR2_AUTOEND_Pos)            /*!< 0x02000000 */
+#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       /*!< Automatic end mode (master mode) */
+#define I2C_CR2_PECBYTE_Pos          (26U)
+#define I2C_CR2_PECBYTE_Msk          (0x1UL << I2C_CR2_PECBYTE_Pos)            /*!< 0x04000000 */
+#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       /*!< Packet error checking byte */
+
+/*******************  Bit definition for I2C_OAR1 register  ******************/
+#define I2C_OAR1_OA1_Pos             (0U)
+#define I2C_OAR1_OA1_Msk             (0x3FFUL << I2C_OAR1_OA1_Pos)             /*!< 0x000003FF */
+#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          /*!< Interface own address 1 */
+#define I2C_OAR1_OA1MODE_Pos         (10U)
+#define I2C_OAR1_OA1MODE_Msk         (0x1UL << I2C_OAR1_OA1MODE_Pos)           /*!< 0x00000400 */
+#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      /*!< Own address 1 10-bit mode */
+#define I2C_OAR1_OA1EN_Pos           (15U)
+#define I2C_OAR1_OA1EN_Msk           (0x1UL << I2C_OAR1_OA1EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        /*!< Own address 1 enable */
+
+/*******************  Bit definition for I2C_OAR2 register  ******************/
+#define I2C_OAR2_OA2_Pos             (1U)
+#define I2C_OAR2_OA2_Msk             (0x7FUL << I2C_OAR2_OA2_Pos)              /*!< 0x000000FE */
+#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          /*!< Interface own address 2 */
+#define I2C_OAR2_OA2MSK_Pos          (8U)
+#define I2C_OAR2_OA2MSK_Msk          (0x7UL << I2C_OAR2_OA2MSK_Pos)            /*!< 0x00000700 */
+#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       /*!< Own address 2 masks */
+#define I2C_OAR2_OA2NOMASK           (0U)                                      /*!< No mask                                        */
+#define I2C_OAR2_OA2MASK01_Pos       (8U)
+#define I2C_OAR2_OA2MASK01_Msk       (0x1UL << I2C_OAR2_OA2MASK01_Pos)         /*!< 0x00000100 */
+#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    /*!< OA2[1] is masked, Only OA2[7:2] are compared   */
+#define I2C_OAR2_OA2MASK02_Pos       (9U)
+#define I2C_OAR2_OA2MASK02_Msk       (0x1UL << I2C_OAR2_OA2MASK02_Pos)         /*!< 0x00000200 */
+#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */
+#define I2C_OAR2_OA2MASK03_Pos       (8U)
+#define I2C_OAR2_OA2MASK03_Msk       (0x3UL << I2C_OAR2_OA2MASK03_Pos)         /*!< 0x00000300 */
+#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */
+#define I2C_OAR2_OA2MASK04_Pos       (10U)
+#define I2C_OAR2_OA2MASK04_Msk       (0x1UL << I2C_OAR2_OA2MASK04_Pos)         /*!< 0x00000400 */
+#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */
+#define I2C_OAR2_OA2MASK05_Pos       (8U)
+#define I2C_OAR2_OA2MASK05_Msk       (0x5UL << I2C_OAR2_OA2MASK05_Pos)         /*!< 0x00000500 */
+#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */
+#define I2C_OAR2_OA2MASK06_Pos       (9U)
+#define I2C_OAR2_OA2MASK06_Msk       (0x3UL << I2C_OAR2_OA2MASK06_Pos)         /*!< 0x00000600 */
+#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    /*!< OA2[6:1] is masked, Only OA2[7] are compared   */
+#define I2C_OAR2_OA2MASK07_Pos       (8U)
+#define I2C_OAR2_OA2MASK07_Msk       (0x7UL << I2C_OAR2_OA2MASK07_Pos)         /*!< 0x00000700 */
+#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    /*!< OA2[7:1] is masked, No comparison is done      */
+#define I2C_OAR2_OA2EN_Pos           (15U)
+#define I2C_OAR2_OA2EN_Msk           (0x1UL << I2C_OAR2_OA2EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        /*!< Own address 2 enable */
+
+/*******************  Bit definition for I2C_TIMINGR register *******************/
+#define I2C_TIMINGR_SCLL_Pos         (0U)
+#define I2C_TIMINGR_SCLL_Msk         (0xFFUL << I2C_TIMINGR_SCLL_Pos)          /*!< 0x000000FF */
+#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      /*!< SCL low period (master mode) */
+#define I2C_TIMINGR_SCLH_Pos         (8U)
+#define I2C_TIMINGR_SCLH_Msk         (0xFFUL << I2C_TIMINGR_SCLH_Pos)          /*!< 0x0000FF00 */
+#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      /*!< SCL high period (master mode) */
+#define I2C_TIMINGR_SDADEL_Pos       (16U)
+#define I2C_TIMINGR_SDADEL_Msk       (0xFUL << I2C_TIMINGR_SDADEL_Pos)         /*!< 0x000F0000 */
+#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    /*!< Data hold time */
+#define I2C_TIMINGR_SCLDEL_Pos       (20U)
+#define I2C_TIMINGR_SCLDEL_Msk       (0xFUL << I2C_TIMINGR_SCLDEL_Pos)         /*!< 0x00F00000 */
+#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    /*!< Data setup time */
+#define I2C_TIMINGR_PRESC_Pos        (28U)
+#define I2C_TIMINGR_PRESC_Msk        (0xFUL << I2C_TIMINGR_PRESC_Pos)          /*!< 0xF0000000 */
+#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     /*!< Timings prescaler */
+
+/******************* Bit definition for I2C_TIMEOUTR register *******************/
+#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)
+#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)    /*!< 0x00000FFF */
+#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 /*!< Bus timeout A */
+#define I2C_TIMEOUTR_TIDLE_Pos       (12U)
+#define I2C_TIMEOUTR_TIDLE_Msk       (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)         /*!< 0x00001000 */
+#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    /*!< Idle clock timeout detection */
+#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)
+#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)      /*!< 0x00008000 */
+#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 /*!< Clock timeout enable */
+#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)
+#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)    /*!< 0x0FFF0000 */
+#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 /*!< Bus timeout B*/
+#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)
+#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)        /*!< 0x80000000 */
+#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   /*!< Extended clock timeout enable */
+
+/******************  Bit definition for I2C_ISR register  *********************/
+#define I2C_ISR_TXE_Pos              (0U)
+#define I2C_ISR_TXE_Msk              (0x1UL << I2C_ISR_TXE_Pos)                /*!< 0x00000001 */
+#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           /*!< Transmit data register empty */
+#define I2C_ISR_TXIS_Pos             (1U)
+#define I2C_ISR_TXIS_Msk             (0x1UL << I2C_ISR_TXIS_Pos)               /*!< 0x00000002 */
+#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          /*!< Transmit interrupt status */
+#define I2C_ISR_RXNE_Pos             (2U)
+#define I2C_ISR_RXNE_Msk             (0x1UL << I2C_ISR_RXNE_Pos)               /*!< 0x00000004 */
+#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          /*!< Receive data register not empty */
+#define I2C_ISR_ADDR_Pos             (3U)
+#define I2C_ISR_ADDR_Msk             (0x1UL << I2C_ISR_ADDR_Pos)               /*!< 0x00000008 */
+#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          /*!< Address matched (slave mode)*/
+#define I2C_ISR_NACKF_Pos            (4U)
+#define I2C_ISR_NACKF_Msk            (0x1UL << I2C_ISR_NACKF_Pos)              /*!< 0x00000010 */
+#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         /*!< NACK received flag */
+#define I2C_ISR_STOPF_Pos            (5U)
+#define I2C_ISR_STOPF_Msk            (0x1UL << I2C_ISR_STOPF_Pos)              /*!< 0x00000020 */
+#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         /*!< STOP detection flag */
+#define I2C_ISR_TC_Pos               (6U)
+#define I2C_ISR_TC_Msk               (0x1UL << I2C_ISR_TC_Pos)                 /*!< 0x00000040 */
+#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            /*!< Transfer complete (master mode) */
+#define I2C_ISR_TCR_Pos              (7U)
+#define I2C_ISR_TCR_Msk              (0x1UL << I2C_ISR_TCR_Pos)                /*!< 0x00000080 */
+#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           /*!< Transfer complete reload */
+#define I2C_ISR_BERR_Pos             (8U)
+#define I2C_ISR_BERR_Msk             (0x1UL << I2C_ISR_BERR_Pos)               /*!< 0x00000100 */
+#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          /*!< Bus error */
+#define I2C_ISR_ARLO_Pos             (9U)
+#define I2C_ISR_ARLO_Msk             (0x1UL << I2C_ISR_ARLO_Pos)               /*!< 0x00000200 */
+#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          /*!< Arbitration lost */
+#define I2C_ISR_OVR_Pos              (10U)
+#define I2C_ISR_OVR_Msk              (0x1UL << I2C_ISR_OVR_Pos)                /*!< 0x00000400 */
+#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           /*!< Overrun/Underrun */
+#define I2C_ISR_PECERR_Pos           (11U)
+#define I2C_ISR_PECERR_Msk           (0x1UL << I2C_ISR_PECERR_Pos)             /*!< 0x00000800 */
+#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        /*!< PEC error in reception */
+#define I2C_ISR_TIMEOUT_Pos          (12U)
+#define I2C_ISR_TIMEOUT_Msk          (0x1UL << I2C_ISR_TIMEOUT_Pos)            /*!< 0x00001000 */
+#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       /*!< Timeout or Tlow detection flag */
+#define I2C_ISR_ALERT_Pos            (13U)
+#define I2C_ISR_ALERT_Msk            (0x1UL << I2C_ISR_ALERT_Pos)              /*!< 0x00002000 */
+#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         /*!< SMBus alert */
+#define I2C_ISR_BUSY_Pos             (15U)
+#define I2C_ISR_BUSY_Msk             (0x1UL << I2C_ISR_BUSY_Pos)               /*!< 0x00008000 */
+#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          /*!< Bus busy */
+#define I2C_ISR_DIR_Pos              (16U)
+#define I2C_ISR_DIR_Msk              (0x1UL << I2C_ISR_DIR_Pos)                /*!< 0x00010000 */
+#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           /*!< Transfer direction (slave mode) */
+#define I2C_ISR_ADDCODE_Pos          (17U)
+#define I2C_ISR_ADDCODE_Msk          (0x7FUL << I2C_ISR_ADDCODE_Pos)           /*!< 0x00FE0000 */
+#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       /*!< Address match code (slave mode) */
+
+/******************  Bit definition for I2C_ICR register  *********************/
+#define I2C_ICR_ADDRCF_Pos           (3U)
+#define I2C_ICR_ADDRCF_Msk           (0x1UL << I2C_ICR_ADDRCF_Pos)             /*!< 0x00000008 */
+#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        /*!< Address matched clear flag */
+#define I2C_ICR_NACKCF_Pos           (4U)
+#define I2C_ICR_NACKCF_Msk           (0x1UL << I2C_ICR_NACKCF_Pos)             /*!< 0x00000010 */
+#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        /*!< NACK clear flag */
+#define I2C_ICR_STOPCF_Pos           (5U)
+#define I2C_ICR_STOPCF_Msk           (0x1UL << I2C_ICR_STOPCF_Pos)             /*!< 0x00000020 */
+#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        /*!< STOP detection clear flag */
+#define I2C_ICR_BERRCF_Pos           (8U)
+#define I2C_ICR_BERRCF_Msk           (0x1UL << I2C_ICR_BERRCF_Pos)             /*!< 0x00000100 */
+#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        /*!< Bus error clear flag */
+#define I2C_ICR_ARLOCF_Pos           (9U)
+#define I2C_ICR_ARLOCF_Msk           (0x1UL << I2C_ICR_ARLOCF_Pos)             /*!< 0x00000200 */
+#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        /*!< Arbitration lost clear flag */
+#define I2C_ICR_OVRCF_Pos            (10U)
+#define I2C_ICR_OVRCF_Msk            (0x1UL << I2C_ICR_OVRCF_Pos)              /*!< 0x00000400 */
+#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         /*!< Overrun/Underrun clear flag */
+#define I2C_ICR_PECCF_Pos            (11U)
+#define I2C_ICR_PECCF_Msk            (0x1UL << I2C_ICR_PECCF_Pos)              /*!< 0x00000800 */
+#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         /*!< PAC error clear flag */
+#define I2C_ICR_TIMOUTCF_Pos         (12U)
+#define I2C_ICR_TIMOUTCF_Msk         (0x1UL << I2C_ICR_TIMOUTCF_Pos)           /*!< 0x00001000 */
+#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      /*!< Timeout clear flag */
+#define I2C_ICR_ALERTCF_Pos          (13U)
+#define I2C_ICR_ALERTCF_Msk          (0x1UL << I2C_ICR_ALERTCF_Pos)            /*!< 0x00002000 */
+#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       /*!< Alert clear flag */
+
+/******************  Bit definition for I2C_PECR register  *********************/
+#define I2C_PECR_PEC_Pos             (0U)
+#define I2C_PECR_PEC_Msk             (0xFFUL << I2C_PECR_PEC_Pos)              /*!< 0x000000FF */
+#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          /*!< PEC register */
+
+/******************  Bit definition for I2C_RXDR register  *********************/
+#define I2C_RXDR_RXDATA_Pos          (0U)
+#define I2C_RXDR_RXDATA_Msk          (0xFFUL << I2C_RXDR_RXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       /*!< 8-bit receive data */
+
+/******************  Bit definition for I2C_TXDR register  *********************/
+#define I2C_TXDR_TXDATA_Pos          (0U)
+#define I2C_TXDR_TXDATA_Msk          (0xFFUL << I2C_TXDR_TXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       /*!< 8-bit transmit data */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Independent WATCHDOG (IWDG)                         */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_KR_KEY_Pos      (0U)
+#define IWDG_KR_KEY_Msk      (0xFFFFUL << IWDG_KR_KEY_Pos)                     /*!< 0x0000FFFF */
+#define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   /*!<Key value (write only, read 0000h)  */
+
+/*******************  Bit definition for IWDG_PR register  ********************/
+#define IWDG_PR_PR_Pos       (0U)
+#define IWDG_PR_PR_Msk       (0x7UL << IWDG_PR_PR_Pos)                         /*!< 0x00000007 */
+#define IWDG_PR_PR           IWDG_PR_PR_Msk                                    /*!<PR[2:0] (Prescaler divider)         */
+#define IWDG_PR_PR_0         (0x1UL << IWDG_PR_PR_Pos)                         /*!< 0x00000001 */
+#define IWDG_PR_PR_1         (0x2UL << IWDG_PR_PR_Pos)                         /*!< 0x00000002 */
+#define IWDG_PR_PR_2         (0x4UL << IWDG_PR_PR_Pos)                         /*!< 0x00000004 */
+
+/*******************  Bit definition for IWDG_RLR register  *******************/
+#define IWDG_RLR_RL_Pos      (0U)
+#define IWDG_RLR_RL_Msk      (0xFFFUL << IWDG_RLR_RL_Pos)                      /*!< 0x00000FFF */
+#define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   /*!<Watchdog counter reload value        */
+
+/*******************  Bit definition for IWDG_SR register  ********************/
+#define IWDG_SR_PVU_Pos      (0U)
+#define IWDG_SR_PVU_Msk      (0x1UL << IWDG_SR_PVU_Pos)                        /*!< 0x00000001 */
+#define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   /*!< Watchdog prescaler value update */
+#define IWDG_SR_RVU_Pos      (1U)
+#define IWDG_SR_RVU_Msk      (0x1UL << IWDG_SR_RVU_Pos)                        /*!< 0x00000002 */
+#define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   /*!< Watchdog counter reload value update */
+#define IWDG_SR_WVU_Pos      (2U)
+#define IWDG_SR_WVU_Msk      (0x1UL << IWDG_SR_WVU_Pos)                        /*!< 0x00000004 */
+#define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   /*!< Watchdog counter window value update */
+
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_WINR_WIN_Pos    (0U)
+#define IWDG_WINR_WIN_Msk    (0xFFFUL << IWDG_WINR_WIN_Pos)                    /*!< 0x00000FFF */
+#define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 /*!< Watchdog counter window value */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Power Control                                       */
+/*                                                                            */
+/******************************************************************************/
+#define PWR_PVD_SUPPORT                       /*!< PWR feature available only on specific devices: Power Voltage Detection feature */
+#define PWR_BOR_SUPPORT                       /*!< PWR feature available only on specific devices: Brown-Out Reset feature         */
+#define PWR_SHDW_SUPPORT                      /*!< PWR feature available only on specific devices: Shutdown mode */
+
+/********************  Bit definition for PWR_CR1 register  ********************/
+#define PWR_CR1_LPMS_Pos          (0U)
+#define PWR_CR1_LPMS_Msk          (0x7UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000007 */
+#define PWR_CR1_LPMS              PWR_CR1_LPMS_Msk                             /*!< Low Power Mode Selection */
+#define PWR_CR1_LPMS_0            (0x1UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000001 */
+#define PWR_CR1_LPMS_1            (0x2UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000002 */
+#define PWR_CR1_LPMS_2            (0x4UL << PWR_CR1_LPMS_Pos)                   /*!< 0x00000004 */
+#define PWR_CR1_FPD_STOP_Pos      (3U)
+#define PWR_CR1_FPD_STOP_Msk      (0x1UL << PWR_CR1_FPD_STOP_Pos)              /*!< 0x00000008 */
+#define PWR_CR1_FPD_STOP          PWR_CR1_FPD_STOP_Msk                         /*!< Flash power down mode during stop */
+#define PWR_CR1_FPD_LPRUN_Pos     (4U)
+#define PWR_CR1_FPD_LPRUN_Msk     (0x1UL << PWR_CR1_FPD_LPRUN_Pos)             /*!< 0x00000010 */
+#define PWR_CR1_FPD_LPRUN         PWR_CR1_FPD_LPRUN_Msk                        /*!< Flash power down mode during run */
+#define PWR_CR1_FPD_LPSLP_Pos     (5U)
+#define PWR_CR1_FPD_LPSLP_Msk     (0x1UL << PWR_CR1_FPD_LPSLP_Pos)             /*!< 0x00000020 */
+#define PWR_CR1_FPD_LPSLP         PWR_CR1_FPD_LPSLP_Msk                        /*!< Flash power down mode during sleep */
+#define PWR_CR1_DBP_Pos           (8U)
+#define PWR_CR1_DBP_Msk           (0x1UL << PWR_CR1_DBP_Pos)                   /*!< 0x00000100 */
+#define PWR_CR1_DBP               PWR_CR1_DBP_Msk                              /*!< Disable Backup Domain write protection */
+#define PWR_CR1_VOS_Pos           (9U)
+#define PWR_CR1_VOS_Msk           (0x3UL << PWR_CR1_VOS_Pos)                   /*!< 0x00000600 */
+#define PWR_CR1_VOS               PWR_CR1_VOS_Msk                              /*!< Voltage scaling */
+#define PWR_CR1_VOS_0             (0x1UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 0 */
+#define PWR_CR1_VOS_1             (0x2UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 1 */
+#define PWR_CR1_LPR_Pos           (14U)
+#define PWR_CR1_LPR_Msk           (0x1UL << PWR_CR1_LPR_Pos)                   /*!< 0x00004000 */
+#define PWR_CR1_LPR               PWR_CR1_LPR_Msk                              /*!< Regulator Low-Power Run mode */
+
+/********************  Bit definition for PWR_CR2 register  ********************/
+#define PWR_CR2_PVDE_Pos          (0U)
+#define PWR_CR2_PVDE_Msk          (0x1UL << PWR_CR2_PVDE_Pos)                  /*!< 0x00000001 */
+#define PWR_CR2_PVDE              PWR_CR2_PVDE_Msk                             /*!< Programmable Voltage Detector Enable */
+#define PWR_CR2_PVDFT_Pos         (1U)
+#define PWR_CR2_PVDFT_Msk         (0x7UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x0000000E */
+#define PWR_CR2_PVDFT             PWR_CR2_PVDFT_Msk                            /*!< PVD Falling Threshold Selection bit field */
+#define PWR_CR2_PVDFT_0           (0x1UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000002 */
+#define PWR_CR2_PVDFT_1           (0x2UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000004 */
+#define PWR_CR2_PVDFT_2           (0x4UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000008 */
+#define PWR_CR2_PVDRT_Pos         (4U)
+#define PWR_CR2_PVDRT_Msk         (0x7UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000070 */
+#define PWR_CR2_PVDRT             PWR_CR2_PVDRT_Msk                            /*!< PVD Rising Threshold Selection bit field */
+#define PWR_CR2_PVDRT_0           (0x1UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000010 */
+#define PWR_CR2_PVDRT_1           (0x2UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000020 */
+#define PWR_CR2_PVDRT_2           (0x4UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000040 */
+
+/********************  Bit definition for PWR_CR3 register  ********************/
+#define PWR_CR3_EWUP_Pos          (0U)
+#define PWR_CR3_EWUP_Msk          (0x3BUL << PWR_CR3_EWUP_Pos)                 /*!< 0x0000003B */
+#define PWR_CR3_EWUP              PWR_CR3_EWUP_Msk                             /*!< Enable all Wake-Up Pins  */
+#define PWR_CR3_EWUP1_Pos         (0U)
+#define PWR_CR3_EWUP1_Msk         (0x1UL << PWR_CR3_EWUP1_Pos)                 /*!< 0x00000001 */
+#define PWR_CR3_EWUP1             PWR_CR3_EWUP1_Msk                            /*!< Enable WKUP pin 1 */
+#define PWR_CR3_EWUP2_Pos         (1U)
+#define PWR_CR3_EWUP2_Msk         (0x1UL << PWR_CR3_EWUP2_Pos)                 /*!< 0x00000002 */
+#define PWR_CR3_EWUP2             PWR_CR3_EWUP2_Msk                            /*!< Enable WKUP pin 2 */
+#define PWR_CR3_EWUP4_Pos         (3U)
+#define PWR_CR3_EWUP4_Msk         (0x1UL << PWR_CR3_EWUP4_Pos)                 /*!< 0x00000008 */
+#define PWR_CR3_EWUP4             PWR_CR3_EWUP4_Msk                            /*!< Enable WKUP pin 4 */
+#define PWR_CR3_EWUP5_Pos         (4U)
+#define PWR_CR3_EWUP5_Msk         (0x1UL << PWR_CR3_EWUP5_Pos)                 /*!< 0x00000010 */
+#define PWR_CR3_EWUP5             PWR_CR3_EWUP5_Msk                            /*!< Enable WKUP pin 5 */
+#define PWR_CR3_EWUP6_Pos         (5U)
+#define PWR_CR3_EWUP6_Msk         (0x1UL << PWR_CR3_EWUP6_Pos)                 /*!< 0x00000020 */
+#define PWR_CR3_EWUP6             PWR_CR3_EWUP6_Msk                            /*!< Enable WKUP pin 6 */
+#define PWR_CR3_RRS_Pos           (8U)
+#define PWR_CR3_RRS_Msk           (0x1UL << PWR_CR3_RRS_Pos)                   /*!< 0x00000100 */
+#define PWR_CR3_RRS               PWR_CR3_RRS_Msk                              /*!< RAM retention in Standby mode */
+#define PWR_CR3_ENB_ULP_Pos       (9U)
+#define PWR_CR3_ENB_ULP_Msk       (0x1UL << PWR_CR3_ENB_ULP_Pos)               /*!< 0x00000200 */
+#define PWR_CR3_ENB_ULP           PWR_CR3_ENB_ULP_Msk                          /*!< Enable sampling resistor bridge in the LPMU_RESET block */
+#define PWR_CR3_APC_Pos           (10U)
+#define PWR_CR3_APC_Msk           (0x1UL << PWR_CR3_APC_Pos)                   /*!< 0x00000400 */
+#define PWR_CR3_APC               PWR_CR3_APC_Msk                              /*!< Apply pull-up and pull-down configuration */
+#define PWR_CR3_EIWUL_Pos         (15U)
+#define PWR_CR3_EIWUL_Msk         (0x1UL << PWR_CR3_EIWUL_Pos)                 /*!< 0x00008000 */
+#define PWR_CR3_EIWUL             PWR_CR3_EIWUL_Msk                            /*!< Enable Internal Wake-up line */
+
+/********************  Bit definition for PWR_CR4 register  ********************/
+#define PWR_CR4_WP_Pos            (0U)
+#define PWR_CR4_WP_Msk            (0x3BUL << PWR_CR4_WP_Pos)                   /*!< 0x0000003B */
+#define PWR_CR4_WP                PWR_CR4_WP_Msk                               /*!< all Wake-Up Pin polarity */
+#define PWR_CR4_WP1_Pos           (0U)
+#define PWR_CR4_WP1_Msk           (0x1UL << PWR_CR4_WP1_Pos)                   /*!< 0x00000001 */
+#define PWR_CR4_WP1               PWR_CR4_WP1_Msk                              /*!< Wake-Up Pin 1 polarity */
+#define PWR_CR4_WP2_Pos           (1U)
+#define PWR_CR4_WP2_Msk           (0x1UL << PWR_CR4_WP2_Pos)                   /*!< 0x00000002 */
+#define PWR_CR4_WP2               PWR_CR4_WP2_Msk                              /*!< Wake-Up Pin 2 polarity */
+#define PWR_CR4_WP4_Pos           (3U)
+#define PWR_CR4_WP4_Msk           (0x1UL << PWR_CR4_WP4_Pos)                   /*!< 0x00000008 */
+#define PWR_CR4_WP4               PWR_CR4_WP4_Msk                              /*!< Wake-Up Pin 4 polarity */
+#define PWR_CR4_WP5_Pos           (4U)
+#define PWR_CR4_WP5_Msk           (0x1UL << PWR_CR4_WP5_Pos)                   /*!< 0x00000010 */
+#define PWR_CR4_WP5               PWR_CR4_WP5_Msk                              /*!< Wake-Up Pin 5 polarity */
+#define PWR_CR4_WP6_Pos           (5U)
+#define PWR_CR4_WP6_Msk           (0x1UL << PWR_CR4_WP6_Pos)                   /*!< 0x00000020 */
+#define PWR_CR4_WP6               PWR_CR4_WP6_Msk                              /*!< Wake-Up Pin 6 polarity */
+#define PWR_CR4_VBE_Pos           (8U)
+#define PWR_CR4_VBE_Msk           (0x1UL << PWR_CR4_VBE_Pos)                   /*!< 0x00000100 */
+#define PWR_CR4_VBE               PWR_CR4_VBE_Msk                              /*!< VBAT Battery charging Enable  */
+#define PWR_CR4_VBRS_Pos          (9U)
+#define PWR_CR4_VBRS_Msk          (0x1UL << PWR_CR4_VBRS_Pos)                  /*!< 0x00000200 */
+#define PWR_CR4_VBRS              PWR_CR4_VBRS_Msk                             /*!< VBAT Battery charging Resistor Selection */
+
+/********************  Bit definition for PWR_SR1 register  ********************/
+#define PWR_SR1_WUF_Pos           (0U)
+#define PWR_SR1_WUF_Msk           (0x3BUL << PWR_SR1_WUF_Pos)                  /*!< 0x0000003B */
+#define PWR_SR1_WUF               PWR_SR1_WUF_Msk                              /*!< Wakeup Flags  */
+#define PWR_SR1_WUF1_Pos          (0U)
+#define PWR_SR1_WUF1_Msk          (0x1UL << PWR_SR1_WUF1_Pos)                  /*!< 0x00000001 */
+#define PWR_SR1_WUF1              PWR_SR1_WUF1_Msk                             /*!< Wakeup Flag 1 */
+#define PWR_SR1_WUF2_Pos          (1U)
+#define PWR_SR1_WUF2_Msk          (0x1UL << PWR_SR1_WUF2_Pos)                  /*!< 0x00000002 */
+#define PWR_SR1_WUF2              PWR_SR1_WUF2_Msk                             /*!< Wakeup Flag 2 */
+#define PWR_SR1_WUF4_Pos          (3U)
+#define PWR_SR1_WUF4_Msk          (0x1UL << PWR_SR1_WUF4_Pos)                  /*!< 0x00000008 */
+#define PWR_SR1_WUF4              PWR_SR1_WUF4_Msk                             /*!< Wakeup Flag 4 */
+#define PWR_SR1_WUF5_Pos          (4U)
+#define PWR_SR1_WUF5_Msk          (0x1UL << PWR_SR1_WUF5_Pos)                  /*!< 0x00000010 */
+#define PWR_SR1_WUF5              PWR_SR1_WUF5_Msk                             /*!< Wakeup Flag 5 */
+#define PWR_SR1_WUF6_Pos          (5U)
+#define PWR_SR1_WUF6_Msk          (0x1UL << PWR_SR1_WUF6_Pos)                  /*!< 0x00000020 */
+#define PWR_SR1_WUF6              PWR_SR1_WUF6_Msk                             /*!< Wakeup Flag 6 */
+#define PWR_SR1_SBF_Pos           (8U)
+#define PWR_SR1_SBF_Msk           (0x1UL << PWR_SR1_SBF_Pos)                   /*!< 0x00000100 */
+#define PWR_SR1_SBF               PWR_SR1_SBF_Msk                              /*!< Standby Flag  */
+#define PWR_SR1_WUFI_Pos          (15U)
+#define PWR_SR1_WUFI_Msk          (0x1UL << PWR_SR1_WUFI_Pos)                  /*!< 0x00008000 */
+#define PWR_SR1_WUFI              PWR_SR1_WUFI_Msk                             /*!< Wakeup Flag Internal */
+
+/********************  Bit definition for PWR_SR2 register  ********************/
+#define PWR_SR2_FLASH_RDY_Pos     (7U)
+#define PWR_SR2_FLASH_RDY_Msk     (0x1UL << PWR_SR2_FLASH_RDY_Pos)             /*!< 0x00000080 */
+#define PWR_SR2_FLASH_RDY         PWR_SR2_FLASH_RDY_Msk                        /*!< Flash Ready */
+#define PWR_SR2_REGLPS_Pos        (8U)
+#define PWR_SR2_REGLPS_Msk        (0x1UL << PWR_SR2_REGLPS_Pos)                /*!< 0x00000100 */
+#define PWR_SR2_REGLPS            PWR_SR2_REGLPS_Msk                           /*!< Regulator Low Power started */
+#define PWR_SR2_REGLPF_Pos        (9U)
+#define PWR_SR2_REGLPF_Msk        (0x1UL << PWR_SR2_REGLPF_Pos)                /*!< 0x00000200 */
+#define PWR_SR2_REGLPF            PWR_SR2_REGLPF_Msk                           /*!< Regulator Low Power flag    */
+#define PWR_SR2_VOSF_Pos          (10U)
+#define PWR_SR2_VOSF_Msk          (0x1UL << PWR_SR2_VOSF_Pos)                  /*!< 0x00000400 */
+#define PWR_SR2_VOSF              PWR_SR2_VOSF_Msk                             /*!< Voltage Scaling Flag */
+#define PWR_SR2_PVDO_Pos          (11U)
+#define PWR_SR2_PVDO_Msk          (0x1UL << PWR_SR2_PVDO_Pos)                  /*!< 0x00000800 */
+#define PWR_SR2_PVDO              PWR_SR2_PVDO_Msk                             /*!< Power voltage detector output */
+
+/********************  Bit definition for PWR_SCR register  ********************/
+#define PWR_SCR_CWUF_Pos          (0U)
+#define PWR_SCR_CWUF_Msk          (0x3BUL << PWR_SCR_CWUF_Pos)                 /*!< 0x0000003B */
+#define PWR_SCR_CWUF              PWR_SCR_CWUF_Msk                             /*!< Clear Wake-up Flags  */
+#define PWR_SCR_CWUF1_Pos         (0U)
+#define PWR_SCR_CWUF1_Msk         (0x1UL << PWR_SCR_CWUF1_Pos)                 /*!< 0x00000001 */
+#define PWR_SCR_CWUF1             PWR_SCR_CWUF1_Msk                            /*!< Clear Wake-up Flag 1 */
+#define PWR_SCR_CWUF2_Pos         (1U)
+#define PWR_SCR_CWUF2_Msk         (0x1UL << PWR_SCR_CWUF2_Pos)                 /*!< 0x00000002 */
+#define PWR_SCR_CWUF2             PWR_SCR_CWUF2_Msk                            /*!< Clear Wake-up Flag 2 */
+#define PWR_SCR_CWUF4_Pos         (3U)
+#define PWR_SCR_CWUF4_Msk         (0x1UL << PWR_SCR_CWUF4_Pos)                 /*!< 0x00000008 */
+#define PWR_SCR_CWUF4             PWR_SCR_CWUF4_Msk                            /*!< Clear Wake-up Flag 4 */
+#define PWR_SCR_CWUF5_Pos         (4U)
+#define PWR_SCR_CWUF5_Msk         (0x1UL << PWR_SCR_CWUF5_Pos)                 /*!< 0x00000010 */
+#define PWR_SCR_CWUF5             PWR_SCR_CWUF5_Msk                            /*!< Clear Wake-up Flag 5 */
+#define PWR_SCR_CWUF6_Pos         (5U)
+#define PWR_SCR_CWUF6_Msk         (0x1UL << PWR_SCR_CWUF6_Pos)                 /*!< 0x00000020 */
+#define PWR_SCR_CWUF6             PWR_SCR_CWUF6_Msk                            /*!< Clear Wake-up Flag 6 */
+#define PWR_SCR_CSBF_Pos          (8U)
+#define PWR_SCR_CSBF_Msk          (0x1UL << PWR_SCR_CSBF_Pos)                  /*!< 0x00000100 */
+#define PWR_SCR_CSBF              PWR_SCR_CSBF_Msk                             /*!< Clear Standby Flag  */
+
+/********************  Bit definition for PWR_PUCRA register  *****************/
+#define PWR_PUCRA_PU0_Pos         (0U)
+#define PWR_PUCRA_PU0_Msk         (0x1UL << PWR_PUCRA_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRA_PU0             PWR_PUCRA_PU0_Msk                            /*!< Pin PA0 Pull-Up set */
+#define PWR_PUCRA_PU1_Pos         (1U)
+#define PWR_PUCRA_PU1_Msk         (0x1UL << PWR_PUCRA_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRA_PU1             PWR_PUCRA_PU1_Msk                            /*!< Pin PA1 Pull-Up set */
+#define PWR_PUCRA_PU2_Pos         (2U)
+#define PWR_PUCRA_PU2_Msk         (0x1UL << PWR_PUCRA_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRA_PU2             PWR_PUCRA_PU2_Msk                            /*!< Pin PA2 Pull-Up set */
+#define PWR_PUCRA_PU3_Pos         (3U)
+#define PWR_PUCRA_PU3_Msk         (0x1UL << PWR_PUCRA_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRA_PU3             PWR_PUCRA_PU3_Msk                            /*!< Pin PA3 Pull-Up set */
+#define PWR_PUCRA_PU4_Pos         (4U)
+#define PWR_PUCRA_PU4_Msk         (0x1UL << PWR_PUCRA_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRA_PU4             PWR_PUCRA_PU4_Msk                            /*!< Pin PA4 Pull-Up set */
+#define PWR_PUCRA_PU5_Pos         (5U)
+#define PWR_PUCRA_PU5_Msk         (0x1UL << PWR_PUCRA_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRA_PU5             PWR_PUCRA_PU5_Msk                            /*!< Pin PA5 Pull-Up set */
+#define PWR_PUCRA_PU6_Pos         (6U)
+#define PWR_PUCRA_PU6_Msk         (0x1UL << PWR_PUCRA_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRA_PU6             PWR_PUCRA_PU6_Msk                            /*!< Pin PA6 Pull-Up set */
+#define PWR_PUCRA_PU7_Pos         (7U)
+#define PWR_PUCRA_PU7_Msk         (0x1UL << PWR_PUCRA_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRA_PU7             PWR_PUCRA_PU7_Msk                            /*!< Pin PA7 Pull-Up set */
+#define PWR_PUCRA_PU8_Pos         (8U)
+#define PWR_PUCRA_PU8_Msk         (0x1UL << PWR_PUCRA_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRA_PU8             PWR_PUCRA_PU8_Msk                            /*!< Pin PA8 Pull-Up set */
+#define PWR_PUCRA_PU9_Pos         (9U)
+#define PWR_PUCRA_PU9_Msk         (0x1UL << PWR_PUCRA_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRA_PU9             PWR_PUCRA_PU9_Msk                            /*!< Pin PA9 Pull-Up set */
+#define PWR_PUCRA_PU10_Pos        (10U)
+#define PWR_PUCRA_PU10_Msk        (0x1UL << PWR_PUCRA_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRA_PU10            PWR_PUCRA_PU10_Msk                           /*!< Pin PA10 Pull-Up set */
+#define PWR_PUCRA_PU11_Pos        (11U)
+#define PWR_PUCRA_PU11_Msk        (0x1UL << PWR_PUCRA_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRA_PU11            PWR_PUCRA_PU11_Msk                           /*!< Pin PA11 Pull-Up set */
+#define PWR_PUCRA_PU12_Pos        (12U)
+#define PWR_PUCRA_PU12_Msk        (0x1UL << PWR_PUCRA_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRA_PU12            PWR_PUCRA_PU12_Msk                           /*!< Pin PA12 Pull-Up set */
+#define PWR_PUCRA_PU13_Pos        (13U)
+#define PWR_PUCRA_PU13_Msk        (0x1UL << PWR_PUCRA_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRA_PU13            PWR_PUCRA_PU13_Msk                           /*!< Pin PA13 Pull-Up set */
+#define PWR_PUCRA_PU14_Pos        (14U)
+#define PWR_PUCRA_PU14_Msk        (0x1UL << PWR_PUCRA_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRA_PU14            PWR_PUCRA_PU14_Msk                           /*!< Pin PA14 Pull-Up set */
+#define PWR_PUCRA_PU15_Pos        (15U)
+#define PWR_PUCRA_PU15_Msk        (0x1UL << PWR_PUCRA_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRA_PU15            PWR_PUCRA_PU15_Msk                           /*!< Pin PA15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRA register  *****************/
+#define PWR_PDCRA_PD0_Pos         (0U)
+#define PWR_PDCRA_PD0_Msk         (0x1UL << PWR_PDCRA_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRA_PD0             PWR_PDCRA_PD0_Msk                            /*!< Pin PA0 Pull-Down set */
+#define PWR_PDCRA_PD1_Pos         (1U)
+#define PWR_PDCRA_PD1_Msk         (0x1UL << PWR_PDCRA_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRA_PD1             PWR_PDCRA_PD1_Msk                            /*!< Pin PA1 Pull-Down set */
+#define PWR_PDCRA_PD2_Pos         (2U)
+#define PWR_PDCRA_PD2_Msk         (0x1UL << PWR_PDCRA_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRA_PD2             PWR_PDCRA_PD2_Msk                            /*!< Pin PA2 Pull-Down set */
+#define PWR_PDCRA_PD3_Pos         (3U)
+#define PWR_PDCRA_PD3_Msk         (0x1UL << PWR_PDCRA_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRA_PD3             PWR_PDCRA_PD3_Msk                            /*!< Pin PA3 Pull-Down set */
+#define PWR_PDCRA_PD4_Pos         (4U)
+#define PWR_PDCRA_PD4_Msk         (0x1UL << PWR_PDCRA_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRA_PD4             PWR_PDCRA_PD4_Msk                            /*!< Pin PA4 Pull-Down set */
+#define PWR_PDCRA_PD5_Pos         (5U)
+#define PWR_PDCRA_PD5_Msk         (0x1UL << PWR_PDCRA_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRA_PD5             PWR_PDCRA_PD5_Msk                            /*!< Pin PA5 Pull-Down set */
+#define PWR_PDCRA_PD6_Pos         (6U)
+#define PWR_PDCRA_PD6_Msk         (0x1UL << PWR_PDCRA_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRA_PD6             PWR_PDCRA_PD6_Msk                            /*!< Pin PA6 Pull-Down set */
+#define PWR_PDCRA_PD7_Pos         (7U)
+#define PWR_PDCRA_PD7_Msk         (0x1UL << PWR_PDCRA_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRA_PD7             PWR_PDCRA_PD7_Msk                            /*!< Pin PA7 Pull-Down set */
+#define PWR_PDCRA_PD8_Pos         (8U)
+#define PWR_PDCRA_PD8_Msk         (0x1UL << PWR_PDCRA_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRA_PD8             PWR_PDCRA_PD8_Msk                            /*!< Pin PA8 Pull-Down set */
+#define PWR_PDCRA_PD9_Pos         (9U)
+#define PWR_PDCRA_PD9_Msk         (0x1UL << PWR_PDCRA_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRA_PD9             PWR_PDCRA_PD9_Msk                            /*!< Pin PA9 Pull-Down set */
+#define PWR_PDCRA_PD10_Pos        (10U)
+#define PWR_PDCRA_PD10_Msk        (0x1UL << PWR_PDCRA_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRA_PD10            PWR_PDCRA_PD10_Msk                           /*!< Pin PA10 Pull-Down set */
+#define PWR_PDCRA_PD11_Pos        (11U)
+#define PWR_PDCRA_PD11_Msk        (0x1UL << PWR_PDCRA_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRA_PD11            PWR_PDCRA_PD11_Msk                           /*!< Pin PA11 Pull-Down set */
+#define PWR_PDCRA_PD12_Pos        (12U)
+#define PWR_PDCRA_PD12_Msk        (0x1UL << PWR_PDCRA_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRA_PD12            PWR_PDCRA_PD12_Msk                           /*!< Pin PA12 Pull-Down set */
+#define PWR_PDCRA_PD13_Pos        (13U)
+#define PWR_PDCRA_PD13_Msk        (0x1UL << PWR_PDCRA_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRA_PD13            PWR_PDCRA_PD13_Msk                           /*!< Pin PA13 Pull-Down set */
+#define PWR_PDCRA_PD14_Pos        (14U)
+#define PWR_PDCRA_PD14_Msk        (0x1UL << PWR_PDCRA_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRA_PD14            PWR_PDCRA_PD14_Msk                           /*!< Pin PA14 Pull-Down set */
+#define PWR_PDCRA_PD15_Pos        (15U)
+#define PWR_PDCRA_PD15_Msk        (0x1UL << PWR_PDCRA_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRA_PD15            PWR_PDCRA_PD15_Msk                           /*!< Pin PA15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRB register  *****************/
+#define PWR_PUCRB_PU0_Pos         (0U)
+#define PWR_PUCRB_PU0_Msk         (0x1UL << PWR_PUCRB_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRB_PU0             PWR_PUCRB_PU0_Msk                            /*!< Pin PB0 Pull-Up set */
+#define PWR_PUCRB_PU1_Pos         (1U)
+#define PWR_PUCRB_PU1_Msk         (0x1UL << PWR_PUCRB_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRB_PU1             PWR_PUCRB_PU1_Msk                            /*!< Pin PB1 Pull-Up set */
+#define PWR_PUCRB_PU2_Pos         (2U)
+#define PWR_PUCRB_PU2_Msk         (0x1UL << PWR_PUCRB_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRB_PU2             PWR_PUCRB_PU2_Msk                            /*!< Pin PB2 Pull-Up set */
+#define PWR_PUCRB_PU3_Pos         (3U)
+#define PWR_PUCRB_PU3_Msk         (0x1UL << PWR_PUCRB_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRB_PU3             PWR_PUCRB_PU3_Msk                            /*!< Pin PB3 Pull-Up set */
+#define PWR_PUCRB_PU4_Pos         (4U)
+#define PWR_PUCRB_PU4_Msk         (0x1UL << PWR_PUCRB_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRB_PU4             PWR_PUCRB_PU4_Msk                            /*!< Pin PB4 Pull-Up set */
+#define PWR_PUCRB_PU5_Pos         (5U)
+#define PWR_PUCRB_PU5_Msk         (0x1UL << PWR_PUCRB_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRB_PU5             PWR_PUCRB_PU5_Msk                            /*!< Pin PB5 Pull-Up set */
+#define PWR_PUCRB_PU6_Pos         (6U)
+#define PWR_PUCRB_PU6_Msk         (0x1UL << PWR_PUCRB_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRB_PU6             PWR_PUCRB_PU6_Msk                            /*!< Pin PB6 Pull-Up set */
+#define PWR_PUCRB_PU7_Pos         (7U)
+#define PWR_PUCRB_PU7_Msk         (0x1UL << PWR_PUCRB_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRB_PU7             PWR_PUCRB_PU7_Msk                            /*!< Pin PB7 Pull-Up set */
+#define PWR_PUCRB_PU8_Pos         (8U)
+#define PWR_PUCRB_PU8_Msk         (0x1UL << PWR_PUCRB_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRB_PU8             PWR_PUCRB_PU8_Msk                            /*!< Pin PB8 Pull-Up set */
+#define PWR_PUCRB_PU9_Pos         (9U)
+#define PWR_PUCRB_PU9_Msk         (0x1UL << PWR_PUCRB_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRB_PU9             PWR_PUCRB_PU9_Msk                            /*!< Pin PB9 Pull-Up set */
+#define PWR_PUCRB_PU10_Pos        (10U)
+#define PWR_PUCRB_PU10_Msk        (0x1UL << PWR_PUCRB_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRB_PU10            PWR_PUCRB_PU10_Msk                           /*!< Pin PB10 Pull-Up set */
+#define PWR_PUCRB_PU11_Pos        (11U)
+#define PWR_PUCRB_PU11_Msk        (0x1UL << PWR_PUCRB_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRB_PU11            PWR_PUCRB_PU11_Msk                           /*!< Pin PB11 Pull-Up set */
+#define PWR_PUCRB_PU12_Pos        (12U)
+#define PWR_PUCRB_PU12_Msk        (0x1UL << PWR_PUCRB_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRB_PU12            PWR_PUCRB_PU12_Msk                           /*!< Pin PB12 Pull-Up set */
+#define PWR_PUCRB_PU13_Pos        (13U)
+#define PWR_PUCRB_PU13_Msk        (0x1UL << PWR_PUCRB_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRB_PU13            PWR_PUCRB_PU13_Msk                           /*!< Pin PB13 Pull-Up set */
+#define PWR_PUCRB_PU14_Pos        (14U)
+#define PWR_PUCRB_PU14_Msk        (0x1UL << PWR_PUCRB_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRB_PU14            PWR_PUCRB_PU14_Msk                           /*!< Pin PB14 Pull-Up set */
+#define PWR_PUCRB_PU15_Pos        (15U)
+#define PWR_PUCRB_PU15_Msk        (0x1UL << PWR_PUCRB_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRB_PU15            PWR_PUCRB_PU15_Msk                           /*!< Pin PB15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRB register  *****************/
+#define PWR_PDCRB_PD0_Pos         (0U)
+#define PWR_PDCRB_PD0_Msk         (0x1UL << PWR_PDCRB_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRB_PD0             PWR_PDCRB_PD0_Msk                            /*!< Pin PB0 Pull-Down set */
+#define PWR_PDCRB_PD1_Pos         (1U)
+#define PWR_PDCRB_PD1_Msk         (0x1UL << PWR_PDCRB_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRB_PD1             PWR_PDCRB_PD1_Msk                            /*!< Pin PB1 Pull-Down set */
+#define PWR_PDCRB_PD2_Pos         (2U)
+#define PWR_PDCRB_PD2_Msk         (0x1UL << PWR_PDCRB_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRB_PD2             PWR_PDCRB_PD2_Msk                            /*!< Pin PB2 Pull-Down set */
+#define PWR_PDCRB_PD3_Pos         (3U)
+#define PWR_PDCRB_PD3_Msk         (0x1UL << PWR_PDCRB_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRB_PD3             PWR_PDCRB_PD3_Msk                            /*!< Pin PB3 Pull-Down set */
+#define PWR_PDCRB_PD4_Pos         (4U)
+#define PWR_PDCRB_PD4_Msk         (0x1UL << PWR_PDCRB_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRB_PD4             PWR_PDCRB_PD4_Msk                            /*!< Pin PB4 Pull-Down set */
+#define PWR_PDCRB_PD5_Pos         (5U)
+#define PWR_PDCRB_PD5_Msk         (0x1UL << PWR_PDCRB_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRB_PD5             PWR_PDCRB_PD5_Msk                            /*!< Pin PB5 Pull-Down set */
+#define PWR_PDCRB_PD6_Pos         (6U)
+#define PWR_PDCRB_PD6_Msk         (0x1UL << PWR_PDCRB_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRB_PD6             PWR_PDCRB_PD6_Msk                            /*!< Pin PB6 Pull-Down set */
+#define PWR_PDCRB_PD7_Pos         (7U)
+#define PWR_PDCRB_PD7_Msk         (0x1UL << PWR_PDCRB_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRB_PD7             PWR_PDCRB_PD7_Msk                            /*!< Pin PB7 Pull-Down set */
+#define PWR_PDCRB_PD8_Pos         (8U)
+#define PWR_PDCRB_PD8_Msk         (0x1UL << PWR_PDCRB_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRB_PD8             PWR_PDCRB_PD8_Msk                            /*!< Pin PB8 Pull-Down set */
+#define PWR_PDCRB_PD9_Pos         (9U)
+#define PWR_PDCRB_PD9_Msk         (0x1UL << PWR_PDCRB_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRB_PD9             PWR_PDCRB_PD9_Msk                            /*!< Pin PB9 Pull-Down set */
+#define PWR_PDCRB_PD10_Pos        (10U)
+#define PWR_PDCRB_PD10_Msk        (0x1UL << PWR_PDCRB_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRB_PD10            PWR_PDCRB_PD10_Msk                           /*!< Pin PB10 Pull-Down set */
+#define PWR_PDCRB_PD11_Pos        (11U)
+#define PWR_PDCRB_PD11_Msk        (0x1UL << PWR_PDCRB_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRB_PD11            PWR_PDCRB_PD11_Msk                           /*!< Pin PB11 Pull-Down set */
+#define PWR_PDCRB_PD12_Pos        (12U)
+#define PWR_PDCRB_PD12_Msk        (0x1UL << PWR_PDCRB_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRB_PD12            PWR_PDCRB_PD12_Msk                           /*!< Pin PB12 Pull-Down set */
+#define PWR_PDCRB_PD13_Pos        (13U)
+#define PWR_PDCRB_PD13_Msk        (0x1UL << PWR_PDCRB_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRB_PD13            PWR_PDCRB_PD13_Msk                           /*!< Pin PB13 Pull-Down set */
+#define PWR_PDCRB_PD14_Pos        (14U)
+#define PWR_PDCRB_PD14_Msk        (0x1UL << PWR_PDCRB_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRB_PD14            PWR_PDCRB_PD14_Msk                           /*!< Pin PB14 Pull-Down set */
+#define PWR_PDCRB_PD15_Pos        (15U)
+#define PWR_PDCRB_PD15_Msk        (0x1UL << PWR_PDCRB_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRB_PD15            PWR_PDCRB_PD15_Msk                           /*!< Pin PB15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRC register  *****************/
+#define PWR_PUCRC_PU0_Pos         (0U)
+#define PWR_PUCRC_PU0_Msk         (0x1UL << PWR_PUCRC_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRC_PU0             PWR_PUCRC_PU0_Msk                            /*!< Pin PC0 Pull-Up set */
+#define PWR_PUCRC_PU1_Pos         (1U)
+#define PWR_PUCRC_PU1_Msk         (0x1UL << PWR_PUCRC_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRC_PU1             PWR_PUCRC_PU1_Msk                            /*!< Pin PC1 Pull-Up set */
+#define PWR_PUCRC_PU2_Pos         (2U)
+#define PWR_PUCRC_PU2_Msk         (0x1UL << PWR_PUCRC_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRC_PU2             PWR_PUCRC_PU2_Msk                            /*!< Pin PC2 Pull-Up set */
+#define PWR_PUCRC_PU3_Pos         (3U)
+#define PWR_PUCRC_PU3_Msk         (0x1UL << PWR_PUCRC_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRC_PU3             PWR_PUCRC_PU3_Msk                            /*!< Pin PC3 Pull-Up set */
+#define PWR_PUCRC_PU4_Pos         (4U)
+#define PWR_PUCRC_PU4_Msk         (0x1UL << PWR_PUCRC_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRC_PU4             PWR_PUCRC_PU4_Msk                            /*!< Pin PC4 Pull-Up set */
+#define PWR_PUCRC_PU5_Pos         (5U)
+#define PWR_PUCRC_PU5_Msk         (0x1UL << PWR_PUCRC_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRC_PU5             PWR_PUCRC_PU5_Msk                            /*!< Pin PC5 Pull-Up set */
+#define PWR_PUCRC_PU6_Pos         (6U)
+#define PWR_PUCRC_PU6_Msk         (0x1UL << PWR_PUCRC_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRC_PU6             PWR_PUCRC_PU6_Msk                            /*!< Pin PC6 Pull-Up set */
+#define PWR_PUCRC_PU7_Pos         (7U)
+#define PWR_PUCRC_PU7_Msk         (0x1UL << PWR_PUCRC_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRC_PU7             PWR_PUCRC_PU7_Msk                            /*!< Pin PC7 Pull-Up set */
+#define PWR_PUCRC_PU8_Pos         (8U)
+#define PWR_PUCRC_PU8_Msk         (0x1UL << PWR_PUCRC_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRC_PU8             PWR_PUCRC_PU8_Msk                            /*!< Pin PC8 Pull-Up set */
+#define PWR_PUCRC_PU9_Pos         (9U)
+#define PWR_PUCRC_PU9_Msk         (0x1UL << PWR_PUCRC_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRC_PU9             PWR_PUCRC_PU9_Msk                            /*!< Pin PC9 Pull-Up set */
+#define PWR_PUCRC_PU10_Pos        (10U)
+#define PWR_PUCRC_PU10_Msk        (0x1UL << PWR_PUCRC_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRC_PU10            PWR_PUCRC_PU10_Msk                           /*!< Pin PC10 Pull-Up set */
+#define PWR_PUCRC_PU11_Pos        (11U)
+#define PWR_PUCRC_PU11_Msk        (0x1UL << PWR_PUCRC_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRC_PU11            PWR_PUCRC_PU11_Msk                           /*!< Pin PC11 Pull-Up set */
+#define PWR_PUCRC_PU12_Pos        (12U)
+#define PWR_PUCRC_PU12_Msk        (0x1UL << PWR_PUCRC_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRC_PU12            PWR_PUCRC_PU12_Msk                           /*!< Pin PC12 Pull-Up set */
+#define PWR_PUCRC_PU13_Pos        (13U)
+#define PWR_PUCRC_PU13_Msk        (0x1UL << PWR_PUCRC_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRC_PU13            PWR_PUCRC_PU13_Msk                           /*!< Pin PC13 Pull-Up set */
+#define PWR_PUCRC_PU14_Pos        (14U)
+#define PWR_PUCRC_PU14_Msk        (0x1UL << PWR_PUCRC_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRC_PU14            PWR_PUCRC_PU14_Msk                           /*!< Pin PC14 Pull-Up set */
+#define PWR_PUCRC_PU15_Pos        (15U)
+#define PWR_PUCRC_PU15_Msk        (0x1UL << PWR_PUCRC_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRC_PU15            PWR_PUCRC_PU15_Msk                           /*!< Pin PC15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRC register  *****************/
+#define PWR_PDCRC_PD0_Pos         (0U)
+#define PWR_PDCRC_PD0_Msk         (0x1UL << PWR_PDCRC_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRC_PD0             PWR_PDCRC_PD0_Msk                            /*!< Pin PC0 Pull-Down set */
+#define PWR_PDCRC_PD1_Pos         (1U)
+#define PWR_PDCRC_PD1_Msk         (0x1UL << PWR_PDCRC_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRC_PD1             PWR_PDCRC_PD1_Msk                            /*!< Pin PC1 Pull-Down set */
+#define PWR_PDCRC_PD2_Pos         (2U)
+#define PWR_PDCRC_PD2_Msk         (0x1UL << PWR_PDCRC_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRC_PD2             PWR_PDCRC_PD2_Msk                            /*!< Pin PC2 Pull-Down set */
+#define PWR_PDCRC_PD3_Pos         (3U)
+#define PWR_PDCRC_PD3_Msk         (0x1UL << PWR_PDCRC_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRC_PD3             PWR_PDCRC_PD3_Msk                            /*!< Pin PC3 Pull-Down set */
+#define PWR_PDCRC_PD4_Pos         (4U)
+#define PWR_PDCRC_PD4_Msk         (0x1UL << PWR_PDCRC_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRC_PD4             PWR_PDCRC_PD4_Msk                            /*!< Pin PC4 Pull-Down set */
+#define PWR_PDCRC_PD5_Pos         (5U)
+#define PWR_PDCRC_PD5_Msk         (0x1UL << PWR_PDCRC_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRC_PD5             PWR_PDCRC_PD5_Msk                            /*!< Pin PC5 Pull-Down set */
+#define PWR_PDCRC_PD6_Pos         (6U)
+#define PWR_PDCRC_PD6_Msk         (0x1UL << PWR_PDCRC_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRC_PD6             PWR_PDCRC_PD6_Msk                            /*!< Pin PC6 Pull-Down set */
+#define PWR_PDCRC_PD7_Pos         (7U)
+#define PWR_PDCRC_PD7_Msk         (0x1UL << PWR_PDCRC_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRC_PD7             PWR_PDCRC_PD7_Msk                            /*!< Pin PC7 Pull-Down set */
+#define PWR_PDCRC_PD8_Pos         (8U)
+#define PWR_PDCRC_PD8_Msk         (0x1UL << PWR_PDCRC_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRC_PD8             PWR_PDCRC_PD8_Msk                            /*!< Pin PC8 Pull-Down set */
+#define PWR_PDCRC_PD9_Pos         (9U)
+#define PWR_PDCRC_PD9_Msk         (0x1UL << PWR_PDCRC_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRC_PD9             PWR_PDCRC_PD9_Msk                            /*!< Pin PC9 Pull-Down set */
+#define PWR_PDCRC_PD10_Pos        (10U)
+#define PWR_PDCRC_PD10_Msk        (0x1UL << PWR_PDCRC_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRC_PD10            PWR_PDCRC_PD10_Msk                           /*!< Pin PC10 Pull-Down set */
+#define PWR_PDCRC_PD11_Pos        (11U)
+#define PWR_PDCRC_PD11_Msk        (0x1UL << PWR_PDCRC_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRC_PD11            PWR_PDCRC_PD11_Msk                           /*!< Pin PC11 Pull-Down set */
+#define PWR_PDCRC_PD12_Pos        (12U)
+#define PWR_PDCRC_PD12_Msk        (0x1UL << PWR_PDCRC_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRC_PD12            PWR_PDCRC_PD12_Msk                           /*!< Pin PC12 Pull-Down set */
+#define PWR_PDCRC_PD13_Pos        (13U)
+#define PWR_PDCRC_PD13_Msk        (0x1UL << PWR_PDCRC_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRC_PD13            PWR_PDCRC_PD13_Msk                           /*!< Pin PC13 Pull-Down set */
+#define PWR_PDCRC_PD14_Pos        (14U)
+#define PWR_PDCRC_PD14_Msk        (0x1UL << PWR_PDCRC_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRC_PD14            PWR_PDCRC_PD14_Msk                           /*!< Pin PC14 Pull-Down set */
+#define PWR_PDCRC_PD15_Pos        (15U)
+#define PWR_PDCRC_PD15_Msk        (0x1UL << PWR_PDCRC_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRC_PD15            PWR_PDCRC_PD15_Msk                           /*!< Pin PC15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRD register  *****************/
+#define PWR_PUCRD_PU0_Pos         (0U)
+#define PWR_PUCRD_PU0_Msk         (0x1UL << PWR_PUCRD_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRD_PU0             PWR_PUCRD_PU0_Msk                            /*!< Pin PD0 Pull-Up set */
+#define PWR_PUCRD_PU1_Pos         (1U)
+#define PWR_PUCRD_PU1_Msk         (0x1UL << PWR_PUCRD_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRD_PU1             PWR_PUCRD_PU1_Msk                            /*!< Pin PD1 Pull-Up set */
+#define PWR_PUCRD_PU2_Pos         (2U)
+#define PWR_PUCRD_PU2_Msk         (0x1UL << PWR_PUCRD_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRD_PU2             PWR_PUCRD_PU2_Msk                            /*!< Pin PD2 Pull-Up set */
+#define PWR_PUCRD_PU3_Pos         (3U)
+#define PWR_PUCRD_PU3_Msk         (0x1UL << PWR_PUCRD_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRD_PU3             PWR_PUCRD_PU3_Msk                            /*!< Pin PD3 Pull-Up set */
+#define PWR_PUCRD_PU4_Pos         (4U)
+#define PWR_PUCRD_PU4_Msk         (0x1UL << PWR_PUCRD_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRD_PU4             PWR_PUCRD_PU4_Msk                            /*!< Pin PD4 Pull-Up set */
+#define PWR_PUCRD_PU5_Pos         (5U)
+#define PWR_PUCRD_PU5_Msk         (0x1UL << PWR_PUCRD_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRD_PU5             PWR_PUCRD_PU5_Msk                            /*!< Pin PD5 Pull-Up set */
+#define PWR_PUCRD_PU6_Pos         (6U)
+#define PWR_PUCRD_PU6_Msk         (0x1UL << PWR_PUCRD_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRD_PU6             PWR_PUCRD_PU6_Msk                            /*!< Pin PD6 Pull-Up set */
+#define PWR_PUCRD_PU8_Pos         (8U)
+#define PWR_PUCRD_PU8_Msk         (0x1UL << PWR_PUCRD_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRD_PU8             PWR_PUCRD_PU8_Msk                            /*!< Pin PD8 Pull-Up set */
+#define PWR_PUCRD_PU9_Pos         (9U)
+#define PWR_PUCRD_PU9_Msk         (0x1UL << PWR_PUCRD_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRD_PU9             PWR_PUCRD_PU9_Msk                            /*!< Pin PD9 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRD register  *****************/
+#define PWR_PDCRD_PD0_Pos         (0U)
+#define PWR_PDCRD_PD0_Msk         (0x1UL << PWR_PDCRD_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRD_PD0             PWR_PDCRD_PD0_Msk                            /*!< Pin PD0 Pull-Down set */
+#define PWR_PDCRD_PD1_Pos         (1U)
+#define PWR_PDCRD_PD1_Msk         (0x1UL << PWR_PDCRD_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRD_PD1             PWR_PDCRD_PD1_Msk                            /*!< Pin PD1 Pull-Down set */
+#define PWR_PDCRD_PD2_Pos         (2U)
+#define PWR_PDCRD_PD2_Msk         (0x1UL << PWR_PDCRD_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRD_PD2             PWR_PDCRD_PD2_Msk                            /*!< Pin PD2 Pull-Down set */
+#define PWR_PDCRD_PD3_Pos         (3U)
+#define PWR_PDCRD_PD3_Msk         (0x1UL << PWR_PDCRD_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRD_PD3             PWR_PDCRD_PD3_Msk                            /*!< Pin PD3 Pull-Down set */
+#define PWR_PDCRD_PD4_Pos         (4U)
+#define PWR_PDCRD_PD4_Msk         (0x1UL << PWR_PDCRD_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRD_PD4             PWR_PDCRD_PD4_Msk                            /*!< Pin PD4 Pull-Down set */
+#define PWR_PDCRD_PD5_Pos         (5U)
+#define PWR_PDCRD_PD5_Msk         (0x1UL << PWR_PDCRD_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRD_PD5             PWR_PDCRD_PD5_Msk                            /*!< Pin PD5 Pull-Down set */
+#define PWR_PDCRD_PD6_Pos         (6U)
+#define PWR_PDCRD_PD6_Msk         (0x1UL << PWR_PDCRD_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRD_PD6             PWR_PDCRD_PD6_Msk                            /*!< Pin PD6 Pull-Down set */
+#define PWR_PDCRD_PD8_Pos         (8U)
+#define PWR_PDCRD_PD8_Msk         (0x1UL << PWR_PDCRD_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRD_PD8             PWR_PDCRD_PD8_Msk                            /*!< Pin PD8 Pull-Down set */
+#define PWR_PDCRD_PD9_Pos         (9U)
+#define PWR_PDCRD_PD9_Msk         (0x1UL << PWR_PDCRD_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRD_PD9             PWR_PDCRD_PD9_Msk                            /*!< Pin PD9 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRF register  *****************/
+#define PWR_PUCRF_PU0_Pos         (0U)
+#define PWR_PUCRF_PU0_Msk         (0x1UL << PWR_PUCRF_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRF_PU0             PWR_PUCRF_PU0_Msk                            /*!< Pin PF0 Pull-Up set */
+#define PWR_PUCRF_PU1_Pos         (1U)
+#define PWR_PUCRF_PU1_Msk         (0x1UL << PWR_PUCRF_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRF_PU1             PWR_PUCRF_PU1_Msk                            /*!< Pin PF1 Pull-Up set */
+#define PWR_PUCRF_PU2_Pos         (2U)
+#define PWR_PUCRF_PU2_Msk         (0x1UL << PWR_PUCRF_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRF_PU2             PWR_PUCRF_PU2_Msk                            /*!< Pin PF2 Pull-Up set */
+#define PWR_PUCRF_PU3_Pos         (3U)
+#define PWR_PUCRF_PU3_Msk         (0x1UL << PWR_PUCRF_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRF_PU3             PWR_PUCRF_PU3_Msk                            /*!< Pin PF3 Pull-Up set */
+#define PWR_PUCRF_PU4_Pos         (4U)
+#define PWR_PUCRF_PU4_Msk         (0x1UL << PWR_PUCRF_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRF_PU4             PWR_PUCRF_PU4_Msk                            /*!< Pin PF4 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRF register  *****************/
+#define PWR_PDCRF_PD0_Pos         (0U)
+#define PWR_PDCRF_PD0_Msk         (0x1UL << PWR_PDCRF_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRF_PD0             PWR_PDCRF_PD0_Msk                            /*!< Pin PF0 Pull-Down set */
+#define PWR_PDCRF_PD1_Pos         (1U)
+#define PWR_PDCRF_PD1_Msk         (0x1UL << PWR_PDCRF_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRF_PD1             PWR_PDCRF_PD1_Msk                            /*!< Pin PF1 Pull-Down set */
+#define PWR_PDCRF_PD2_Pos         (2U)
+#define PWR_PDCRF_PD2_Msk         (0x1UL << PWR_PDCRF_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRF_PD2             PWR_PDCRF_PD2_Msk                            /*!< Pin PF2 Pull-Down set */
+#define PWR_PDCRF_PD3_Pos         (3U)
+#define PWR_PDCRF_PD3_Msk         (0x1UL << PWR_PDCRF_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRF_PD3             PWR_PDCRF_PD3_Msk                            /*!< Pin PF3 Pull-Down set */
+#define PWR_PDCRF_PD4_Pos         (4U)
+#define PWR_PDCRF_PD4_Msk         (0x1UL << PWR_PDCRF_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRF_PD4             PWR_PDCRF_PD4_Msk                            /*!< Pin PF4 Pull-Down set */
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Reset and Clock Control                          */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions  (not present on all devices in the STM32G0 series)
+*/
+#define RCC_PLLQ_SUPPORT
+
+/********************  Bit definition for RCC_CR register  *****************/
+#define RCC_CR_HSION_Pos                 (8U)
+#define RCC_CR_HSION_Msk                 (0x1UL << RCC_CR_HSION_Pos)           /*!< 0x00000100 */
+#define RCC_CR_HSION                     RCC_CR_HSION_Msk                      /*!< Internal High Speed clock enable */
+#define RCC_CR_HSIKERON_Pos              (9U)
+#define RCC_CR_HSIKERON_Msk              (0x1UL << RCC_CR_HSIKERON_Pos)        /*!< 0x00000200 */
+#define RCC_CR_HSIKERON                  RCC_CR_HSIKERON_Msk                   /*!< Internal High Speed clock enable for some IPs Kernel */
+#define RCC_CR_HSIRDY_Pos                (10U)
+#define RCC_CR_HSIRDY_Msk                (0x1UL << RCC_CR_HSIRDY_Pos)          /*!< 0x00000400 */
+#define RCC_CR_HSIRDY                    RCC_CR_HSIRDY_Msk                     /*!< Internal High Speed clock ready flag */
+#define RCC_CR_HSIDIV_Pos                (11U)
+#define RCC_CR_HSIDIV_Msk                (0x7UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00003800 */
+#define RCC_CR_HSIDIV                    RCC_CR_HSIDIV_Msk                     /*!< HSIDIV[13:11] Internal High Speed clock division factor */
+#define RCC_CR_HSIDIV_0                  (0x1UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00000800 */
+#define RCC_CR_HSIDIV_1                  (0x2UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00001000 */
+#define RCC_CR_HSIDIV_2                  (0x4UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00002000 */
+#define RCC_CR_HSEON_Pos                 (16U)
+#define RCC_CR_HSEON_Msk                 (0x1UL << RCC_CR_HSEON_Pos)           /*!< 0x00010000 */
+#define RCC_CR_HSEON                     RCC_CR_HSEON_Msk                      /*!< External High Speed clock enable */
+#define RCC_CR_HSERDY_Pos                (17U)
+#define RCC_CR_HSERDY_Msk                (0x1UL << RCC_CR_HSERDY_Pos)          /*!< 0x00020000 */
+#define RCC_CR_HSERDY                    RCC_CR_HSERDY_Msk                     /*!< External High Speed clock ready */
+#define RCC_CR_HSEBYP_Pos                (18U)
+#define RCC_CR_HSEBYP_Msk                (0x1UL << RCC_CR_HSEBYP_Pos)          /*!< 0x00040000 */
+#define RCC_CR_HSEBYP                    RCC_CR_HSEBYP_Msk                     /*!< External High Speed clock Bypass */
+#define RCC_CR_CSSON_Pos                 (19U)
+#define RCC_CR_CSSON_Msk                 (0x1UL << RCC_CR_CSSON_Pos)           /*!< 0x00080000 */
+#define RCC_CR_CSSON                     RCC_CR_CSSON_Msk                      /*!< HSE Clock Security System enable */
+
+#define RCC_CR_PLLON_Pos                 (24U)
+#define RCC_CR_PLLON_Msk                 (0x1UL << RCC_CR_PLLON_Pos)           /*!< 0x01000000 */
+#define RCC_CR_PLLON                     RCC_CR_PLLON_Msk                      /*!< System PLL clock enable */
+#define RCC_CR_PLLRDY_Pos                (25U)
+#define RCC_CR_PLLRDY_Msk                (0x1UL << RCC_CR_PLLRDY_Pos)          /*!< 0x02000000 */
+#define RCC_CR_PLLRDY                    RCC_CR_PLLRDY_Msk                     /*!< System PLL clock ready */
+
+/********************  Bit definition for RCC_ICSCR register  ***************/
+/*!< HSICAL configuration */
+#define RCC_ICSCR_HSICAL_Pos             (0U)
+#define RCC_ICSCR_HSICAL_Msk             (0xFFUL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x000000FF */
+#define RCC_ICSCR_HSICAL                 RCC_ICSCR_HSICAL_Msk                  /*!< HSICAL[7:0] bits */
+#define RCC_ICSCR_HSICAL_0               (0x01UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000001 */
+#define RCC_ICSCR_HSICAL_1               (0x02UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000002 */
+#define RCC_ICSCR_HSICAL_2               (0x04UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000004 */
+#define RCC_ICSCR_HSICAL_3               (0x08UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000008 */
+#define RCC_ICSCR_HSICAL_4               (0x10UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000010 */
+#define RCC_ICSCR_HSICAL_5               (0x20UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000020 */
+#define RCC_ICSCR_HSICAL_6               (0x40UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000040 */
+#define RCC_ICSCR_HSICAL_7               (0x80UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000080 */
+
+/*!< HSITRIM configuration */
+#define RCC_ICSCR_HSITRIM_Pos            (8U)
+#define RCC_ICSCR_HSITRIM_Msk            (0x7FUL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00007F00 */
+#define RCC_ICSCR_HSITRIM                RCC_ICSCR_HSITRIM_Msk                 /*!< HSITRIM[14:8] bits */
+#define RCC_ICSCR_HSITRIM_0              (0x01UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000100 */
+#define RCC_ICSCR_HSITRIM_1              (0x02UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000200 */
+#define RCC_ICSCR_HSITRIM_2              (0x04UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000400 */
+#define RCC_ICSCR_HSITRIM_3              (0x08UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000800 */
+#define RCC_ICSCR_HSITRIM_4              (0x10UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00001000 */
+#define RCC_ICSCR_HSITRIM_5              (0x20UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00002000 */
+#define RCC_ICSCR_HSITRIM_6              (0x40UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00004000 */
+
+/********************  Bit definition for RCC_CFGR register  ***************/
+/*!< SW configuration */
+#define RCC_CFGR_SW_Pos                (0U)
+#define RCC_CFGR_SW_Msk                (0x7UL << RCC_CFGR_SW_Pos)              /*!< 0x00000007 */
+#define RCC_CFGR_SW                    RCC_CFGR_SW_Msk                         /*!< SW[2:0] bits (System clock Switch) */
+#define RCC_CFGR_SW_0                  (0x1UL << RCC_CFGR_SW_Pos)              /*!< 0x00000001 */
+#define RCC_CFGR_SW_1                  (0x2UL << RCC_CFGR_SW_Pos)              /*!< 0x00000002 */
+#define RCC_CFGR_SW_2                  (0x4UL << RCC_CFGR_SW_Pos)              /*!< 0x00000004 */
+
+/*!< SWS configuration */
+#define RCC_CFGR_SWS_Pos               (3U)
+#define RCC_CFGR_SWS_Msk               (0x7UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000038 */
+#define RCC_CFGR_SWS                   RCC_CFGR_SWS_Msk                        /*!< SWS[2:0] bits (System Clock Switch Status) */
+#define RCC_CFGR_SWS_0                 (0x1UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000008 */
+#define RCC_CFGR_SWS_1                 (0x2UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000010 */
+#define RCC_CFGR_SWS_2                 (0x4UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000020 */
+
+/*!< HPRE configuration */
+#define RCC_CFGR_HPRE_Pos              (8U)
+#define RCC_CFGR_HPRE_Msk              (0xFUL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000F00 */
+#define RCC_CFGR_HPRE                  RCC_CFGR_HPRE_Msk                       /*!< HPRE[3:0] bits (AHB prescaler) */
+#define RCC_CFGR_HPRE_0                (0x1UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000100 */
+#define RCC_CFGR_HPRE_1                (0x2UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000200 */
+#define RCC_CFGR_HPRE_2                (0x4UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000400 */
+#define RCC_CFGR_HPRE_3                (0x8UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000800 */
+
+/*!< PPRE configuration */
+#define RCC_CFGR_PPRE_Pos              (12U)
+#define RCC_CFGR_PPRE_Msk              (0x7UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00007000 */
+#define RCC_CFGR_PPRE                  RCC_CFGR_PPRE_Msk                       /*!< PRE1[2:0] bits (APB prescaler) */
+#define RCC_CFGR_PPRE_0                (0x1UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00001000 */
+#define RCC_CFGR_PPRE_1                (0x2UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00002000 */
+#define RCC_CFGR_PPRE_2                (0x4UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00004000 */
+
+
+/*!< MCOSEL configuration */
+#define RCC_CFGR_MCOSEL_Pos            (24U)
+#define RCC_CFGR_MCOSEL_Msk            (0x7UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x07000000 */
+#define RCC_CFGR_MCOSEL                RCC_CFGR_MCOSEL_Msk                     /*!< MCOSEL [2:0] bits (Clock output selection) */
+#define RCC_CFGR_MCOSEL_0              (0x1UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x01000000 */
+#define RCC_CFGR_MCOSEL_1              (0x2UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x02000000 */
+#define RCC_CFGR_MCOSEL_2              (0x4UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x04000000 */
+
+/*!< MCO Prescaler configuration */
+#define RCC_CFGR_MCOPRE_Pos            (28U)
+#define RCC_CFGR_MCOPRE_Msk            (0x7UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x70000000 */
+#define RCC_CFGR_MCOPRE                RCC_CFGR_MCOPRE_Msk                     /*!< MCO prescaler [2:0] */
+#define RCC_CFGR_MCOPRE_0              (0x1UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x10000000 */
+#define RCC_CFGR_MCOPRE_1              (0x2UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x20000000 */
+#define RCC_CFGR_MCOPRE_2              (0x4UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x40000000 */
+
+/********************  Bit definition for RCC_PLLCFGR register  ***************/
+#define RCC_PLLCFGR_PLLSRC_Pos           (0U)
+#define RCC_PLLCFGR_PLLSRC_Msk           (0x3UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC               RCC_PLLCFGR_PLLSRC_Msk
+#define RCC_PLLCFGR_PLLSRC_0             (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000001 */
+#define RCC_PLLCFGR_PLLSRC_1             (0x2UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000002 */
+
+#define RCC_PLLCFGR_PLLSRC_NONE          (0x00000000UL)                        /*!< No clock sent to PLL      */
+#define RCC_PLLCFGR_PLLSRC_HSI_Pos       (1U)
+#define RCC_PLLCFGR_PLLSRC_HSI_Msk       (0x1UL << RCC_PLLCFGR_PLLSRC_HSI_Pos) /*!< 0x00000002 */
+#define RCC_PLLCFGR_PLLSRC_HSI           RCC_PLLCFGR_PLLSRC_HSI_Msk            /*!< HSI source clock selected */
+#define RCC_PLLCFGR_PLLSRC_HSE_Pos       (0U)
+#define RCC_PLLCFGR_PLLSRC_HSE_Msk       (0x3UL << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC_HSE           RCC_PLLCFGR_PLLSRC_HSE_Msk            /*!< HSE source clock selected */
+
+#define RCC_PLLCFGR_PLLM_Pos             (4U)
+#define RCC_PLLCFGR_PLLM_Msk             (0x7UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000070 */
+#define RCC_PLLCFGR_PLLM                 RCC_PLLCFGR_PLLM_Msk
+#define RCC_PLLCFGR_PLLM_0               (0x1UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000010 */
+#define RCC_PLLCFGR_PLLM_1               (0x2UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000020 */
+#define RCC_PLLCFGR_PLLM_2               (0x4UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000040 */
+
+#define RCC_PLLCFGR_PLLN_Pos             (8U)
+#define RCC_PLLCFGR_PLLN_Msk             (0x7FUL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00007F00 */
+#define RCC_PLLCFGR_PLLN                 RCC_PLLCFGR_PLLN_Msk
+#define RCC_PLLCFGR_PLLN_0               (0x01UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000100 */
+#define RCC_PLLCFGR_PLLN_1               (0x02UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000200 */
+#define RCC_PLLCFGR_PLLN_2               (0x04UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000400 */
+#define RCC_PLLCFGR_PLLN_3               (0x08UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000800 */
+#define RCC_PLLCFGR_PLLN_4               (0x10UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00001000 */
+#define RCC_PLLCFGR_PLLN_5               (0x20UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00002000 */
+#define RCC_PLLCFGR_PLLN_6               (0x40UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00004000 */
+
+#define RCC_PLLCFGR_PLLPEN_Pos           (16U)
+#define RCC_PLLCFGR_PLLPEN_Msk           (0x1UL << RCC_PLLCFGR_PLLPEN_Pos)     /*!< 0x00010000 */
+#define RCC_PLLCFGR_PLLPEN               RCC_PLLCFGR_PLLPEN_Msk
+
+#define RCC_PLLCFGR_PLLP_Pos              (17U)
+#define RCC_PLLCFGR_PLLP_Msk              (0x1FUL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x003E0000 */
+#define RCC_PLLCFGR_PLLP                  RCC_PLLCFGR_PLLP_Msk
+#define RCC_PLLCFGR_PLLP_0                (0x01UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00020000 */
+#define RCC_PLLCFGR_PLLP_1                (0x02UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00040000 */
+#define RCC_PLLCFGR_PLLP_2                (0x04UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00080000 */
+#define RCC_PLLCFGR_PLLP_3                (0x08UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00100000 */
+#define RCC_PLLCFGR_PLLP_4                (0x10UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00200000 */
+
+#define RCC_PLLCFGR_PLLQEN_Pos           (24U)
+#define RCC_PLLCFGR_PLLQEN_Msk           (0x1UL << RCC_PLLCFGR_PLLQEN_Pos)     /*!< 0x01000000 */
+#define RCC_PLLCFGR_PLLQEN               RCC_PLLCFGR_PLLQEN_Msk
+
+#define RCC_PLLCFGR_PLLQ_Pos             (25U)
+#define RCC_PLLCFGR_PLLQ_Msk             (0x7UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x0E000000 */
+#define RCC_PLLCFGR_PLLQ                 RCC_PLLCFGR_PLLQ_Msk
+#define RCC_PLLCFGR_PLLQ_0               (0x1UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x02000000 */
+#define RCC_PLLCFGR_PLLQ_1               (0x2UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x04000000 */
+#define RCC_PLLCFGR_PLLQ_2               (0x4UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x08000000 */
+
+#define RCC_PLLCFGR_PLLREN_Pos           (28U)
+#define RCC_PLLCFGR_PLLREN_Msk           (0x1UL << RCC_PLLCFGR_PLLREN_Pos)     /*!< 0x10000000 */
+#define RCC_PLLCFGR_PLLREN               RCC_PLLCFGR_PLLREN_Msk
+
+#define RCC_PLLCFGR_PLLR_Pos             (29U)
+#define RCC_PLLCFGR_PLLR_Msk             (0x7UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0xE0000000 */
+#define RCC_PLLCFGR_PLLR                 RCC_PLLCFGR_PLLR_Msk
+#define RCC_PLLCFGR_PLLR_0               (0x1UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x20000000 */
+#define RCC_PLLCFGR_PLLR_1               (0x2UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x40000000 */
+#define RCC_PLLCFGR_PLLR_2               (0x4UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_CIER register  ******************/
+#define RCC_CIER_LSIRDYIE_Pos            (0U)
+#define RCC_CIER_LSIRDYIE_Msk            (0x1UL << RCC_CIER_LSIRDYIE_Pos)      /*!< 0x00000001 */
+#define RCC_CIER_LSIRDYIE                RCC_CIER_LSIRDYIE_Msk
+#define RCC_CIER_LSERDYIE_Pos            (1U)
+#define RCC_CIER_LSERDYIE_Msk            (0x1UL << RCC_CIER_LSERDYIE_Pos)      /*!< 0x00000002 */
+#define RCC_CIER_LSERDYIE                RCC_CIER_LSERDYIE_Msk
+#define RCC_CIER_HSIRDYIE_Pos            (3U)
+#define RCC_CIER_HSIRDYIE_Msk            (0x1UL << RCC_CIER_HSIRDYIE_Pos)      /*!< 0x00000008 */
+#define RCC_CIER_HSIRDYIE                RCC_CIER_HSIRDYIE_Msk
+#define RCC_CIER_HSERDYIE_Pos            (4U)
+#define RCC_CIER_HSERDYIE_Msk            (0x1UL << RCC_CIER_HSERDYIE_Pos)      /*!< 0x00000010 */
+#define RCC_CIER_HSERDYIE                RCC_CIER_HSERDYIE_Msk
+#define RCC_CIER_PLLRDYIE_Pos            (5U)
+#define RCC_CIER_PLLRDYIE_Msk            (0x1UL << RCC_CIER_PLLRDYIE_Pos)      /*!< 0x00000020 */
+#define RCC_CIER_PLLRDYIE                RCC_CIER_PLLRDYIE_Msk
+
+/********************  Bit definition for RCC_CIFR register  ******************/
+#define RCC_CIFR_LSIRDYF_Pos             (0U)
+#define RCC_CIFR_LSIRDYF_Msk             (0x1UL << RCC_CIFR_LSIRDYF_Pos)       /*!< 0x00000001 */
+#define RCC_CIFR_LSIRDYF                 RCC_CIFR_LSIRDYF_Msk
+#define RCC_CIFR_LSERDYF_Pos             (1U)
+#define RCC_CIFR_LSERDYF_Msk             (0x1UL << RCC_CIFR_LSERDYF_Pos)       /*!< 0x00000002 */
+#define RCC_CIFR_LSERDYF                 RCC_CIFR_LSERDYF_Msk
+#define RCC_CIFR_HSIRDYF_Pos             (3U)
+#define RCC_CIFR_HSIRDYF_Msk             (0x1UL << RCC_CIFR_HSIRDYF_Pos)       /*!< 0x00000008 */
+#define RCC_CIFR_HSIRDYF                 RCC_CIFR_HSIRDYF_Msk
+#define RCC_CIFR_HSERDYF_Pos             (4U)
+#define RCC_CIFR_HSERDYF_Msk             (0x1UL << RCC_CIFR_HSERDYF_Pos)       /*!< 0x00000010 */
+#define RCC_CIFR_HSERDYF                 RCC_CIFR_HSERDYF_Msk
+#define RCC_CIFR_PLLRDYF_Pos             (5U)
+#define RCC_CIFR_PLLRDYF_Msk             (0x1UL << RCC_CIFR_PLLRDYF_Pos)       /*!< 0x00000020 */
+#define RCC_CIFR_PLLRDYF                 RCC_CIFR_PLLRDYF_Msk
+#define RCC_CIFR_CSSF_Pos                (8U)
+#define RCC_CIFR_CSSF_Msk                (0x1UL << RCC_CIFR_CSSF_Pos)          /*!< 0x00000100 */
+#define RCC_CIFR_CSSF                    RCC_CIFR_CSSF_Msk
+#define RCC_CIFR_LSECSSF_Pos             (9U)
+#define RCC_CIFR_LSECSSF_Msk             (0x1UL << RCC_CIFR_LSECSSF_Pos)       /*!< 0x00000200 */
+#define RCC_CIFR_LSECSSF                 RCC_CIFR_LSECSSF_Msk
+
+/********************  Bit definition for RCC_CICR register  ******************/
+#define RCC_CICR_LSIRDYC_Pos             (0U)
+#define RCC_CICR_LSIRDYC_Msk             (0x1UL << RCC_CICR_LSIRDYC_Pos)       /*!< 0x00000001 */
+#define RCC_CICR_LSIRDYC                 RCC_CICR_LSIRDYC_Msk
+#define RCC_CICR_LSERDYC_Pos             (1U)
+#define RCC_CICR_LSERDYC_Msk             (0x1UL << RCC_CICR_LSERDYC_Pos)       /*!< 0x00000002 */
+#define RCC_CICR_LSERDYC                 RCC_CICR_LSERDYC_Msk
+#define RCC_CICR_HSIRDYC_Pos             (3U)
+#define RCC_CICR_HSIRDYC_Msk             (0x1UL << RCC_CICR_HSIRDYC_Pos)       /*!< 0x00000008 */
+#define RCC_CICR_HSIRDYC                 RCC_CICR_HSIRDYC_Msk
+#define RCC_CICR_HSERDYC_Pos             (4U)
+#define RCC_CICR_HSERDYC_Msk             (0x1UL << RCC_CICR_HSERDYC_Pos)       /*!< 0x00000010 */
+#define RCC_CICR_HSERDYC                 RCC_CICR_HSERDYC_Msk
+#define RCC_CICR_PLLRDYC_Pos             (5U)
+#define RCC_CICR_PLLRDYC_Msk             (0x1UL << RCC_CICR_PLLRDYC_Pos)       /*!< 0x00000020 */
+#define RCC_CICR_PLLRDYC                 RCC_CICR_PLLRDYC_Msk
+#define RCC_CICR_CSSC_Pos                (8U)
+#define RCC_CICR_CSSC_Msk                (0x1UL << RCC_CICR_CSSC_Pos)          /*!< 0x00000100 */
+#define RCC_CICR_CSSC                    RCC_CICR_CSSC_Msk
+#define RCC_CICR_LSECSSC_Pos             (9U)
+#define RCC_CICR_LSECSSC_Msk             (0x1UL << RCC_CICR_LSECSSC_Pos)       /*!< 0x00000200 */
+#define RCC_CICR_LSECSSC                 RCC_CICR_LSECSSC_Msk
+
+/********************  Bit definition for RCC_IOPRSTR register  ****************/
+#define RCC_IOPRSTR_GPIOARST_Pos         (0U)
+#define RCC_IOPRSTR_GPIOARST_Msk         (0x1UL << RCC_IOPRSTR_GPIOARST_Pos)   /*!< 0x00000001 */
+#define RCC_IOPRSTR_GPIOARST             RCC_IOPRSTR_GPIOARST_Msk
+#define RCC_IOPRSTR_GPIOBRST_Pos         (1U)
+#define RCC_IOPRSTR_GPIOBRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOBRST_Pos)   /*!< 0x00000002 */
+#define RCC_IOPRSTR_GPIOBRST             RCC_IOPRSTR_GPIOBRST_Msk
+#define RCC_IOPRSTR_GPIOCRST_Pos         (2U)
+#define RCC_IOPRSTR_GPIOCRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOCRST_Pos)   /*!< 0x00000004 */
+#define RCC_IOPRSTR_GPIOCRST             RCC_IOPRSTR_GPIOCRST_Msk
+#define RCC_IOPRSTR_GPIODRST_Pos         (3U)
+#define RCC_IOPRSTR_GPIODRST_Msk         (0x1UL << RCC_IOPRSTR_GPIODRST_Pos)   /*!< 0x00000008 */
+#define RCC_IOPRSTR_GPIODRST             RCC_IOPRSTR_GPIODRST_Msk
+#define RCC_IOPRSTR_GPIOFRST_Pos         (5U)
+#define RCC_IOPRSTR_GPIOFRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOFRST_Pos)   /*!< 0x00000020 */
+#define RCC_IOPRSTR_GPIOFRST             RCC_IOPRSTR_GPIOFRST_Msk
+
+/********************  Bit definition for RCC_AHBRSTR register  ***************/
+#define RCC_AHBRSTR_DMA1RST_Pos          (0U)
+#define RCC_AHBRSTR_DMA1RST_Msk          (0x1UL << RCC_AHBRSTR_DMA1RST_Pos)    /*!< 0x00000001 */
+#define RCC_AHBRSTR_DMA1RST              RCC_AHBRSTR_DMA1RST_Msk
+#define RCC_AHBRSTR_FLASHRST_Pos         (8U)
+#define RCC_AHBRSTR_FLASHRST_Msk         (0x1UL << RCC_AHBRSTR_FLASHRST_Pos)   /*!< 0x00000100 */
+#define RCC_AHBRSTR_FLASHRST             RCC_AHBRSTR_FLASHRST_Msk
+#define RCC_AHBRSTR_CRCRST_Pos           (12U)
+#define RCC_AHBRSTR_CRCRST_Msk           (0x1UL << RCC_AHBRSTR_CRCRST_Pos)     /*!< 0x00001000 */
+#define RCC_AHBRSTR_CRCRST               RCC_AHBRSTR_CRCRST_Msk
+#define RCC_AHBRSTR_AESRST_Pos           (16U)
+#define RCC_AHBRSTR_AESRST_Msk           (0x1UL << RCC_AHBRSTR_AESRST_Pos)     /*!< 0x00010000 */
+#define RCC_AHBRSTR_AESRST               RCC_AHBRSTR_AESRST_Msk
+#define RCC_AHBRSTR_RNGRST_Pos           (18U)
+#define RCC_AHBRSTR_RNGRST_Msk           (0x1UL << RCC_AHBRSTR_RNGRST_Pos)     /*!< 0x00040000 */
+#define RCC_AHBRSTR_RNGRST               RCC_AHBRSTR_RNGRST_Msk
+
+/********************  Bit definition for RCC_APBRSTR1 register  **************/
+#define RCC_APBRSTR1_TIM2RST_Pos         (0U)
+#define RCC_APBRSTR1_TIM2RST_Msk         (0x1UL << RCC_APBRSTR1_TIM2RST_Pos)   /*!< 0x00000001 */
+#define RCC_APBRSTR1_TIM2RST             RCC_APBRSTR1_TIM2RST_Msk
+#define RCC_APBRSTR1_TIM3RST_Pos         (1U)
+#define RCC_APBRSTR1_TIM3RST_Msk         (0x1UL << RCC_APBRSTR1_TIM3RST_Pos)   /*!< 0x00000002 */
+#define RCC_APBRSTR1_TIM3RST             RCC_APBRSTR1_TIM3RST_Msk
+#define RCC_APBRSTR1_TIM6RST_Pos         (4U)
+#define RCC_APBRSTR1_TIM6RST_Msk         (0x1UL << RCC_APBRSTR1_TIM6RST_Pos)   /*!< 0x00000010 */
+#define RCC_APBRSTR1_TIM6RST             RCC_APBRSTR1_TIM6RST_Msk
+#define RCC_APBRSTR1_TIM7RST_Pos         (5U)
+#define RCC_APBRSTR1_TIM7RST_Msk         (0x1UL << RCC_APBRSTR1_TIM7RST_Pos)   /*!< 0x00000020 */
+#define RCC_APBRSTR1_TIM7RST             RCC_APBRSTR1_TIM7RST_Msk
+#define RCC_APBRSTR1_SPI2RST_Pos         (14U)
+#define RCC_APBRSTR1_SPI2RST_Msk         (0x1UL << RCC_APBRSTR1_SPI2RST_Pos)   /*!< 0x00004000 */
+#define RCC_APBRSTR1_SPI2RST             RCC_APBRSTR1_SPI2RST_Msk
+#define RCC_APBRSTR1_USART2RST_Pos       (17U)
+#define RCC_APBRSTR1_USART2RST_Msk       (0x1UL << RCC_APBRSTR1_USART2RST_Pos) /*!< 0x00020000 */
+#define RCC_APBRSTR1_USART2RST           RCC_APBRSTR1_USART2RST_Msk
+#define RCC_APBRSTR1_USART3RST_Pos       (18U)
+#define RCC_APBRSTR1_USART3RST_Msk       (0x1UL << RCC_APBRSTR1_USART3RST_Pos) /*!< 0x00040000 */
+#define RCC_APBRSTR1_USART3RST           RCC_APBRSTR1_USART3RST_Msk
+#define RCC_APBRSTR1_USART4RST_Pos       (19U)
+#define RCC_APBRSTR1_USART4RST_Msk       (0x1UL << RCC_APBRSTR1_USART4RST_Pos) /*!< 0x00080000 */
+#define RCC_APBRSTR1_USART4RST           RCC_APBRSTR1_USART4RST_Msk
+#define RCC_APBRSTR1_LPUART1RST_Pos      (20U)
+#define RCC_APBRSTR1_LPUART1RST_Msk      (0x1UL << RCC_APBRSTR1_LPUART1RST_Pos) /*!< 0x00100000 */
+#define RCC_APBRSTR1_LPUART1RST          RCC_APBRSTR1_LPUART1RST_Msk
+#define RCC_APBRSTR1_I2C1RST_Pos         (21U)
+#define RCC_APBRSTR1_I2C1RST_Msk         (0x1UL << RCC_APBRSTR1_I2C1RST_Pos)    /*!< 0x00200000 */
+#define RCC_APBRSTR1_I2C1RST             RCC_APBRSTR1_I2C1RST_Msk
+#define RCC_APBRSTR1_I2C2RST_Pos         (22U)
+#define RCC_APBRSTR1_I2C2RST_Msk         (0x1UL << RCC_APBRSTR1_I2C2RST_Pos)    /*!< 0x00400000 */
+#define RCC_APBRSTR1_I2C2RST             RCC_APBRSTR1_I2C2RST_Msk
+#define RCC_APBRSTR1_CECRST_Pos          (24U)
+#define RCC_APBRSTR1_CECRST_Msk          (0x1UL << RCC_APBRSTR1_CECRST_Pos)     /*!< 0x01000000 */
+#define RCC_APBRSTR1_CECRST              RCC_APBRSTR1_CECRST_Msk
+#define RCC_APBRSTR1_UCPD1RST_Pos        (25U)
+#define RCC_APBRSTR1_UCPD1RST_Msk        (0x1UL << RCC_APBRSTR1_UCPD1RST_Pos)   /*!< 0x02000000 */
+#define RCC_APBRSTR1_UCPD1RST            RCC_APBRSTR1_UCPD1RST_Msk
+#define RCC_APBRSTR1_UCPD2RST_Pos        (26U)
+#define RCC_APBRSTR1_UCPD2RST_Msk        (0x1UL << RCC_APBRSTR1_UCPD2RST_Pos)   /*!< 0x04000000 */
+#define RCC_APBRSTR1_UCPD2RST            RCC_APBRSTR1_UCPD2RST_Msk
+#define RCC_APBRSTR1_DBGRST_Pos          (27U)
+#define RCC_APBRSTR1_DBGRST_Msk          (0x1UL << RCC_APBRSTR1_DBGRST_Pos)     /*!< 0x08000000 */
+#define RCC_APBRSTR1_DBGRST              RCC_APBRSTR1_DBGRST_Msk
+#define RCC_APBRSTR1_PWRRST_Pos          (28U)
+#define RCC_APBRSTR1_PWRRST_Msk          (0x1UL << RCC_APBRSTR1_PWRRST_Pos)     /*!< 0x10000000 */
+#define RCC_APBRSTR1_PWRRST              RCC_APBRSTR1_PWRRST_Msk
+#define RCC_APBRSTR1_DAC1RST_Pos         (29U)
+#define RCC_APBRSTR1_DAC1RST_Msk         (0x1UL << RCC_APBRSTR1_DAC1RST_Pos)    /*!< 0x20000000 */
+#define RCC_APBRSTR1_DAC1RST             RCC_APBRSTR1_DAC1RST_Msk
+#define RCC_APBRSTR1_LPTIM2RST_Pos       (30U)
+#define RCC_APBRSTR1_LPTIM2RST_Msk       (0x1UL << RCC_APBRSTR1_LPTIM2RST_Pos)  /*!< 0x40000000 */
+#define RCC_APBRSTR1_LPTIM2RST           RCC_APBRSTR1_LPTIM2RST_Msk
+#define RCC_APBRSTR1_LPTIM1RST_Pos       (31U)
+#define RCC_APBRSTR1_LPTIM1RST_Msk       (0x1UL << RCC_APBRSTR1_LPTIM1RST_Pos)  /*!< 0x80000000 */
+#define RCC_APBRSTR1_LPTIM1RST           RCC_APBRSTR1_LPTIM1RST_Msk
+
+/********************  Bit definition for RCC_APBRSTR2 register  **************/
+#define RCC_APBRSTR2_SYSCFGRST_Pos       (0U)
+#define RCC_APBRSTR2_SYSCFGRST_Msk       (0x1UL << RCC_APBRSTR2_SYSCFGRST_Pos)  /*!< 0x00000001 */
+#define RCC_APBRSTR2_SYSCFGRST           RCC_APBRSTR2_SYSCFGRST_Msk
+#define RCC_APBRSTR2_TIM1RST_Pos         (11U)
+#define RCC_APBRSTR2_TIM1RST_Msk         (0x1UL << RCC_APBRSTR2_TIM1RST_Pos)    /*!< 0x00000800 */
+#define RCC_APBRSTR2_TIM1RST             RCC_APBRSTR2_TIM1RST_Msk
+#define RCC_APBRSTR2_SPI1RST_Pos         (12U)
+#define RCC_APBRSTR2_SPI1RST_Msk         (0x1UL << RCC_APBRSTR2_SPI1RST_Pos)    /*!< 0x00001000 */
+#define RCC_APBRSTR2_SPI1RST             RCC_APBRSTR2_SPI1RST_Msk
+#define RCC_APBRSTR2_USART1RST_Pos       (14U)
+#define RCC_APBRSTR2_USART1RST_Msk       (0x1UL << RCC_APBRSTR2_USART1RST_Pos)  /*!< 0x00004000 */
+#define RCC_APBRSTR2_USART1RST           RCC_APBRSTR2_USART1RST_Msk
+#define RCC_APBRSTR2_TIM14RST_Pos        (15U)
+#define RCC_APBRSTR2_TIM14RST_Msk        (0x1UL << RCC_APBRSTR2_TIM14RST_Pos)   /*!< 0x00008000 */
+#define RCC_APBRSTR2_TIM14RST            RCC_APBRSTR2_TIM14RST_Msk
+#define RCC_APBRSTR2_TIM15RST_Pos        (16U)
+#define RCC_APBRSTR2_TIM15RST_Msk        (0x1UL << RCC_APBRSTR2_TIM15RST_Pos)   /*!< 0x00010000 */
+#define RCC_APBRSTR2_TIM15RST            RCC_APBRSTR2_TIM15RST_Msk
+#define RCC_APBRSTR2_TIM16RST_Pos        (17U)
+#define RCC_APBRSTR2_TIM16RST_Msk        (0x1UL << RCC_APBRSTR2_TIM16RST_Pos)   /*!< 0x00020000 */
+#define RCC_APBRSTR2_TIM16RST            RCC_APBRSTR2_TIM16RST_Msk
+#define RCC_APBRSTR2_TIM17RST_Pos        (18U)
+#define RCC_APBRSTR2_TIM17RST_Msk        (0x1UL << RCC_APBRSTR2_TIM17RST_Pos)   /*!< 0x00040000 */
+#define RCC_APBRSTR2_TIM17RST            RCC_APBRSTR2_TIM17RST_Msk
+#define RCC_APBRSTR2_ADCRST_Pos          (20U)
+#define RCC_APBRSTR2_ADCRST_Msk          (0x1UL << RCC_APBRSTR2_ADCRST_Pos)     /*!< 0x00100000 */
+#define RCC_APBRSTR2_ADCRST              RCC_APBRSTR2_ADCRST_Msk
+
+/********************  Bit definition for RCC_IOPENR register  ****************/
+#define RCC_IOPENR_GPIOAEN_Pos           (0U)
+#define RCC_IOPENR_GPIOAEN_Msk           (0x1UL << RCC_IOPENR_GPIOAEN_Pos)      /*!< 0x00000001 */
+#define RCC_IOPENR_GPIOAEN               RCC_IOPENR_GPIOAEN_Msk
+#define RCC_IOPENR_GPIOBEN_Pos           (1U)
+#define RCC_IOPENR_GPIOBEN_Msk           (0x1UL << RCC_IOPENR_GPIOBEN_Pos)      /*!< 0x00000002 */
+#define RCC_IOPENR_GPIOBEN               RCC_IOPENR_GPIOBEN_Msk
+#define RCC_IOPENR_GPIOCEN_Pos           (2U)
+#define RCC_IOPENR_GPIOCEN_Msk           (0x1UL << RCC_IOPENR_GPIOCEN_Pos)      /*!< 0x00000004 */
+#define RCC_IOPENR_GPIOCEN               RCC_IOPENR_GPIOCEN_Msk
+#define RCC_IOPENR_GPIODEN_Pos           (3U)
+#define RCC_IOPENR_GPIODEN_Msk           (0x1UL << RCC_IOPENR_GPIODEN_Pos)      /*!< 0x00000008 */
+#define RCC_IOPENR_GPIODEN               RCC_IOPENR_GPIODEN_Msk
+#define RCC_IOPENR_GPIOFEN_Pos           (5U)
+#define RCC_IOPENR_GPIOFEN_Msk           (0x1UL << RCC_IOPENR_GPIOFEN_Pos)      /*!< 0x00000020 */
+#define RCC_IOPENR_GPIOFEN               RCC_IOPENR_GPIOFEN_Msk
+
+/********************  Bit definition for RCC_AHBENR register  ****************/
+#define RCC_AHBENR_DMA1EN_Pos            (0U)
+#define RCC_AHBENR_DMA1EN_Msk            (0x1UL << RCC_AHBENR_DMA1EN_Pos)       /*!< 0x00000001 */
+#define RCC_AHBENR_DMA1EN                RCC_AHBENR_DMA1EN_Msk
+#define RCC_AHBENR_FLASHEN_Pos           (8U)
+#define RCC_AHBENR_FLASHEN_Msk           (0x1UL << RCC_AHBENR_FLASHEN_Pos)      /*!< 0x00000100 */
+#define RCC_AHBENR_FLASHEN               RCC_AHBENR_FLASHEN_Msk
+#define RCC_AHBENR_CRCEN_Pos             (12U)
+#define RCC_AHBENR_CRCEN_Msk             (0x1UL << RCC_AHBENR_CRCEN_Pos)        /*!< 0x00001000 */
+#define RCC_AHBENR_CRCEN                 RCC_AHBENR_CRCEN_Msk
+#define RCC_AHBENR_AESEN_Pos             (16U)
+#define RCC_AHBENR_AESEN_Msk             (0x1UL << RCC_AHBENR_AESEN_Pos)        /*!< 0x00010000 */
+#define RCC_AHBENR_AESEN                 RCC_AHBENR_AESEN_Msk
+#define RCC_AHBENR_RNGEN_Pos             (18U)
+#define RCC_AHBENR_RNGEN_Msk             (0x1UL << RCC_AHBENR_RNGEN_Pos)        /*!< 0x00040000 */
+#define RCC_AHBENR_RNGEN                 RCC_AHBENR_RNGEN_Msk
+
+/********************  Bit definition for RCC_APBENR1 register  ***************/
+#define RCC_APBENR1_TIM2EN_Pos           (0U)
+#define RCC_APBENR1_TIM2EN_Msk           (0x1UL << RCC_APBENR1_TIM2EN_Pos)      /*!< 0x00000001 */
+#define RCC_APBENR1_TIM2EN               RCC_APBENR1_TIM2EN_Msk
+#define RCC_APBENR1_TIM3EN_Pos           (1U)
+#define RCC_APBENR1_TIM3EN_Msk           (0x1UL << RCC_APBENR1_TIM3EN_Pos)      /*!< 0x00000002 */
+#define RCC_APBENR1_TIM3EN               RCC_APBENR1_TIM3EN_Msk
+#define RCC_APBENR1_TIM6EN_Pos           (4U)
+#define RCC_APBENR1_TIM6EN_Msk           (0x1UL << RCC_APBENR1_TIM6EN_Pos)      /*!< 0x00000010 */
+#define RCC_APBENR1_TIM6EN               RCC_APBENR1_TIM6EN_Msk
+#define RCC_APBENR1_TIM7EN_Pos           (5U)
+#define RCC_APBENR1_TIM7EN_Msk           (0x1UL << RCC_APBENR1_TIM7EN_Pos)      /*!< 0x00000020 */
+#define RCC_APBENR1_TIM7EN               RCC_APBENR1_TIM7EN_Msk
+#define RCC_APBENR1_RTCAPBEN_Pos         (10U)
+#define RCC_APBENR1_RTCAPBEN_Msk         (0x1UL << RCC_APBENR1_RTCAPBEN_Pos)    /*!< 0x00000400 */
+#define RCC_APBENR1_RTCAPBEN             RCC_APBENR1_RTCAPBEN_Msk
+#define RCC_APBENR1_WWDGEN_Pos           (11U)
+#define RCC_APBENR1_WWDGEN_Msk           (0x1UL << RCC_APBENR1_WWDGEN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR1_WWDGEN               RCC_APBENR1_WWDGEN_Msk
+#define RCC_APBENR1_SPI2EN_Pos           (14U)
+#define RCC_APBENR1_SPI2EN_Msk           (0x1UL << RCC_APBENR1_SPI2EN_Pos)      /*!< 0x00004000 */
+#define RCC_APBENR1_SPI2EN               RCC_APBENR1_SPI2EN_Msk
+#define RCC_APBENR1_USART2EN_Pos         (17U)
+#define RCC_APBENR1_USART2EN_Msk         (0x1UL << RCC_APBENR1_USART2EN_Pos)    /*!< 0x00020000 */
+#define RCC_APBENR1_USART2EN             RCC_APBENR1_USART2EN_Msk
+#define RCC_APBENR1_USART3EN_Pos         (18U)
+#define RCC_APBENR1_USART3EN_Msk         (0x1UL << RCC_APBENR1_USART3EN_Pos)    /*!< 0x00040000 */
+#define RCC_APBENR1_USART3EN             RCC_APBENR1_USART3EN_Msk
+#define RCC_APBENR1_USART4EN_Pos         (19U)
+#define RCC_APBENR1_USART4EN_Msk         (0x1UL << RCC_APBENR1_USART4EN_Pos)    /*!< 0x00080000 */
+#define RCC_APBENR1_USART4EN             RCC_APBENR1_USART4EN_Msk
+#define RCC_APBENR1_LPUART1EN_Pos        (20U)
+#define RCC_APBENR1_LPUART1EN_Msk        (0x1UL << RCC_APBENR1_LPUART1EN_Pos)   /*!< 0x00100000 */
+#define RCC_APBENR1_LPUART1EN            RCC_APBENR1_LPUART1EN_Msk
+#define RCC_APBENR1_I2C1EN_Pos           (21U)
+#define RCC_APBENR1_I2C1EN_Msk           (0x1UL << RCC_APBENR1_I2C1EN_Pos)      /*!< 0x00200000 */
+#define RCC_APBENR1_I2C1EN               RCC_APBENR1_I2C1EN_Msk
+#define RCC_APBENR1_I2C2EN_Pos           (22U)
+#define RCC_APBENR1_I2C2EN_Msk           (0x1UL << RCC_APBENR1_I2C2EN_Pos)      /*!< 0x00400000 */
+#define RCC_APBENR1_I2C2EN               RCC_APBENR1_I2C2EN_Msk
+#define RCC_APBENR1_CECEN_Pos            (24U)
+#define RCC_APBENR1_CECEN_Msk            (0x1UL << RCC_APBENR1_CECEN_Pos)       /*!< 0x01000000 */
+#define RCC_APBENR1_CECEN                RCC_APBENR1_CECEN_Msk
+#define RCC_APBENR1_UCPD1EN_Pos          (25U)
+#define RCC_APBENR1_UCPD1EN_Msk          (0x1UL << RCC_APBENR1_UCPD1EN_Pos)     /*!< 0x02000000 */
+#define RCC_APBENR1_UCPD1EN              RCC_APBENR1_UCPD1EN_Msk
+#define RCC_APBENR1_UCPD2EN_Pos          (26U)
+#define RCC_APBENR1_UCPD2EN_Msk          (0x1UL << RCC_APBENR1_UCPD2EN_Pos)     /*!< 0x04000000 */
+#define RCC_APBENR1_UCPD2EN              RCC_APBENR1_UCPD2EN_Msk
+#define RCC_APBENR1_DBGEN_Pos            (27U)
+#define RCC_APBENR1_DBGEN_Msk            (0x1UL << RCC_APBENR1_DBGEN_Pos)       /*!< 0x08000000 */
+#define RCC_APBENR1_DBGEN                RCC_APBENR1_DBGEN_Msk
+#define RCC_APBENR1_PWREN_Pos            (28U)
+#define RCC_APBENR1_PWREN_Msk            (0x1UL << RCC_APBENR1_PWREN_Pos)       /*!< 0x10000000 */
+#define RCC_APBENR1_PWREN                RCC_APBENR1_PWREN_Msk
+#define RCC_APBENR1_DAC1EN_Pos           (29U)
+#define RCC_APBENR1_DAC1EN_Msk           (0x1UL << RCC_APBENR1_DAC1EN_Pos)      /*!< 0x20000000 */
+#define RCC_APBENR1_DAC1EN               RCC_APBENR1_DAC1EN_Msk
+#define RCC_APBENR1_LPTIM2EN_Pos         (30U)
+#define RCC_APBENR1_LPTIM2EN_Msk         (0x1UL << RCC_APBENR1_LPTIM2EN_Pos)    /*!< 0x40000000 */
+#define RCC_APBENR1_LPTIM2EN             RCC_APBENR1_LPTIM2EN_Msk
+#define RCC_APBENR1_LPTIM1EN_Pos         (31U)
+#define RCC_APBENR1_LPTIM1EN_Msk         (0x1UL << RCC_APBENR1_LPTIM1EN_Pos)    /*!< 0x80000000 */
+#define RCC_APBENR1_LPTIM1EN             RCC_APBENR1_LPTIM1EN_Msk
+
+/********************  Bit definition for RCC_APBENR2 register  **************/
+#define RCC_APBENR2_SYSCFGEN_Pos         (0U)
+#define RCC_APBENR2_SYSCFGEN_Msk         (0x1UL << RCC_APBENR2_SYSCFGEN_Pos)    /*!< 0x00000001 */
+#define RCC_APBENR2_SYSCFGEN             RCC_APBENR2_SYSCFGEN_Msk
+#define RCC_APBENR2_TIM1EN_Pos           (11U)
+#define RCC_APBENR2_TIM1EN_Msk           (0x1UL << RCC_APBENR2_TIM1EN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR2_TIM1EN               RCC_APBENR2_TIM1EN_Msk
+#define RCC_APBENR2_SPI1EN_Pos           (12U)
+#define RCC_APBENR2_SPI1EN_Msk           (0x1UL << RCC_APBENR2_SPI1EN_Pos)      /*!< 0x00001000 */
+#define RCC_APBENR2_SPI1EN               RCC_APBENR2_SPI1EN_Msk
+#define RCC_APBENR2_USART1EN_Pos         (14U)
+#define RCC_APBENR2_USART1EN_Msk         (0x1UL << RCC_APBENR2_USART1EN_Pos)    /*!< 0x00004000 */
+#define RCC_APBENR2_USART1EN             RCC_APBENR2_USART1EN_Msk
+#define RCC_APBENR2_TIM14EN_Pos          (15U)
+#define RCC_APBENR2_TIM14EN_Msk          (0x1UL << RCC_APBENR2_TIM14EN_Pos)     /*!< 0x00008000 */
+#define RCC_APBENR2_TIM14EN              RCC_APBENR2_TIM14EN_Msk
+#define RCC_APBENR2_TIM15EN_Pos          (16U)
+#define RCC_APBENR2_TIM15EN_Msk          (0x1UL << RCC_APBENR2_TIM15EN_Pos)     /*!< 0x00010000 */
+#define RCC_APBENR2_TIM15EN              RCC_APBENR2_TIM15EN_Msk
+#define RCC_APBENR2_TIM16EN_Pos          (17U)
+#define RCC_APBENR2_TIM16EN_Msk          (0x1UL << RCC_APBENR2_TIM16EN_Pos)     /*!< 0x00020000 */
+#define RCC_APBENR2_TIM16EN              RCC_APBENR2_TIM16EN_Msk
+#define RCC_APBENR2_TIM17EN_Pos          (18U)
+#define RCC_APBENR2_TIM17EN_Msk          (0x1UL << RCC_APBENR2_TIM17EN_Pos)     /*!< 0x00040000 */
+#define RCC_APBENR2_TIM17EN              RCC_APBENR2_TIM17EN_Msk
+#define RCC_APBENR2_ADCEN_Pos            (20U)
+#define RCC_APBENR2_ADCEN_Msk            (0x1UL << RCC_APBENR2_ADCEN_Pos)       /*!< 0x00100000 */
+#define RCC_APBENR2_ADCEN                RCC_APBENR2_ADCEN_Msk
+
+/********************  Bit definition for RCC_IOPSMENR register  *************/
+#define RCC_IOPSMENR_GPIOASMEN_Pos       (0U)
+#define RCC_IOPSMENR_GPIOASMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOASMEN_Pos)  /*!< 0x00000001 */
+#define RCC_IOPSMENR_GPIOASMEN           RCC_IOPSMENR_GPIOASMEN_Msk
+#define RCC_IOPSMENR_GPIOBSMEN_Pos       (1U)
+#define RCC_IOPSMENR_GPIOBSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOBSMEN_Pos)  /*!< 0x00000002 */
+#define RCC_IOPSMENR_GPIOBSMEN           RCC_IOPSMENR_GPIOBSMEN_Msk
+#define RCC_IOPSMENR_GPIOCSMEN_Pos       (2U)
+#define RCC_IOPSMENR_GPIOCSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOCSMEN_Pos)  /*!< 0x00000004 */
+#define RCC_IOPSMENR_GPIOCSMEN           RCC_IOPSMENR_GPIOCSMEN_Msk
+#define RCC_IOPSMENR_GPIODSMEN_Pos       (3U)
+#define RCC_IOPSMENR_GPIODSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIODSMEN_Pos)  /*!< 0x00000008 */
+#define RCC_IOPSMENR_GPIODSMEN           RCC_IOPSMENR_GPIODSMEN_Msk
+#define RCC_IOPSMENR_GPIOFSMEN_Pos       (5U)
+#define RCC_IOPSMENR_GPIOFSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOFSMEN_Pos)  /*!< 0x00000020 */
+#define RCC_IOPSMENR_GPIOFSMEN           RCC_IOPSMENR_GPIOFSMEN_Msk
+
+/********************  Bit definition for RCC_AHBSMENR register  *************/
+#define RCC_AHBSMENR_DMA1SMEN_Pos        (0U)
+#define RCC_AHBSMENR_DMA1SMEN_Msk        (0x1UL << RCC_AHBSMENR_DMA1SMEN_Pos)   /*!< 0x00000001 */
+#define RCC_AHBSMENR_DMA1SMEN            RCC_AHBSMENR_DMA1SMEN_Msk
+#define RCC_AHBSMENR_FLASHSMEN_Pos       (8U)
+#define RCC_AHBSMENR_FLASHSMEN_Msk       (0x1UL << RCC_AHBSMENR_FLASHSMEN_Pos)  /*!< 0x00000100 */
+#define RCC_AHBSMENR_FLASHSMEN           RCC_AHBSMENR_FLASHSMEN_Msk
+#define RCC_AHBSMENR_SRAMSMEN_Pos        (9U)
+#define RCC_AHBSMENR_SRAMSMEN_Msk        (0x1UL << RCC_AHBSMENR_SRAMSMEN_Pos)   /*!< 0x00000200 */
+#define RCC_AHBSMENR_SRAMSMEN            RCC_AHBSMENR_SRAMSMEN_Msk
+#define RCC_AHBSMENR_CRCSMEN_Pos         (12U)
+#define RCC_AHBSMENR_CRCSMEN_Msk         (0x1UL << RCC_AHBSMENR_CRCSMEN_Pos)    /*!< 0x00001000 */
+#define RCC_AHBSMENR_CRCSMEN             RCC_AHBSMENR_CRCSMEN_Msk
+#define RCC_AHBSMENR_AESSMEN_Pos         (16U)
+#define RCC_AHBSMENR_AESSMEN_Msk         (0x1UL << RCC_AHBSMENR_AESSMEN_Pos)    /*!< 0x00010000 */
+#define RCC_AHBSMENR_AESSMEN             RCC_AHBSMENR_AESSMEN_Msk
+#define RCC_AHBSMENR_RNGSMEN_Pos         (18U)
+#define RCC_AHBSMENR_RNGSMEN_Msk         (0x1UL << RCC_AHBSMENR_RNGSMEN_Pos)    /*!< 0x00040000 */
+#define RCC_AHBSMENR_RNGSMEN             RCC_AHBSMENR_RNGSMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR1 register  *************/
+#define RCC_APBSMENR1_TIM2SMEN_Pos       (0U)
+#define RCC_APBSMENR1_TIM2SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM2SMEN_Pos)  /*!< 0x00000001 */
+#define RCC_APBSMENR1_TIM2SMEN           RCC_APBSMENR1_TIM2SMEN_Msk
+#define RCC_APBSMENR1_TIM3SMEN_Pos       (1U)
+#define RCC_APBSMENR1_TIM3SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM3SMEN_Pos)  /*!< 0x00000002 */
+#define RCC_APBSMENR1_TIM3SMEN           RCC_APBSMENR1_TIM3SMEN_Msk
+#define RCC_APBSMENR1_TIM6SMEN_Pos       (4U)
+#define RCC_APBSMENR1_TIM6SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM6SMEN_Pos)  /*!< 0x00000010 */
+#define RCC_APBSMENR1_TIM6SMEN           RCC_APBSMENR1_TIM6SMEN_Msk
+#define RCC_APBSMENR1_TIM7SMEN_Pos       (5U)
+#define RCC_APBSMENR1_TIM7SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM7SMEN_Pos)  /*!< 0x00000020 */
+#define RCC_APBSMENR1_TIM7SMEN           RCC_APBSMENR1_TIM7SMEN_Msk
+#define RCC_APBSMENR1_RTCAPBSMEN_Pos     (10U)
+#define RCC_APBSMENR1_RTCAPBSMEN_Msk     (0x1UL << RCC_APBSMENR1_RTCAPBSMEN_Pos) /*!< 0x00000400 */
+#define RCC_APBSMENR1_RTCAPBSMEN         RCC_APBSMENR1_RTCAPBSMEN_Msk
+#define RCC_APBSMENR1_WWDGSMEN_Pos       (11U)
+#define RCC_APBSMENR1_WWDGSMEN_Msk       (0x1UL << RCC_APBSMENR1_WWDGSMEN_Pos)   /*!< 0x00000800 */
+#define RCC_APBSMENR1_WWDGSMEN           RCC_APBSMENR1_WWDGSMEN_Msk
+#define RCC_APBSMENR1_SPI2SMEN_Pos       (14U)
+#define RCC_APBSMENR1_SPI2SMEN_Msk       (0x1UL << RCC_APBSMENR1_SPI2SMEN_Pos)   /*!< 0x00004000 */
+#define RCC_APBSMENR1_SPI2SMEN           RCC_APBSMENR1_SPI2SMEN_Msk
+#define RCC_APBSMENR1_USART2SMEN_Pos     (17U)
+#define RCC_APBSMENR1_USART2SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART2SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR1_USART2SMEN         RCC_APBSMENR1_USART2SMEN_Msk
+#define RCC_APBSMENR1_USART3SMEN_Pos     (18U)
+#define RCC_APBSMENR1_USART3SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART3SMEN_Pos) /*!< 0x00040000 */
+#define RCC_APBSMENR1_USART3SMEN         RCC_APBSMENR1_USART3SMEN_Msk
+#define RCC_APBSMENR1_USART4SMEN_Pos     (19U)
+#define RCC_APBSMENR1_USART4SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART4SMEN_Pos) /*!< 0x00080000 */
+#define RCC_APBSMENR1_USART4SMEN         RCC_APBSMENR1_USART4SMEN_Msk
+#define RCC_APBSMENR1_LPUART1SMEN_Pos    (20U)
+#define RCC_APBSMENR1_LPUART1SMEN_Msk    (0x1UL << RCC_APBSMENR1_LPUART1SMEN_Pos) /*!< 0x00100000 */
+#define RCC_APBSMENR1_LPUART1SMEN        RCC_APBSMENR1_LPUART1SMEN_Msk
+#define RCC_APBSMENR1_I2C1SMEN_Pos       (21U)
+#define RCC_APBSMENR1_I2C1SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C1SMEN_Pos)   /*!< 0x00200000 */
+#define RCC_APBSMENR1_I2C1SMEN           RCC_APBSMENR1_I2C1SMEN_Msk
+#define RCC_APBSMENR1_I2C2SMEN_Pos       (22U)
+#define RCC_APBSMENR1_I2C2SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C2SMEN_Pos)   /*!< 0x00400000 */
+#define RCC_APBSMENR1_I2C2SMEN           RCC_APBSMENR1_I2C2SMEN_Msk
+#define RCC_APBSMENR1_CECSMEN_Pos        (24U)
+#define RCC_APBSMENR1_CECSMEN_Msk        (0x1UL << RCC_APBSMENR1_CECSMEN_Pos)    /*!< 0x01000000 */
+#define RCC_APBSMENR1_CECSMEN            RCC_APBSMENR1_CECSMEN_Msk
+#define RCC_APBSMENR1_UCPD1SMEN_Pos      (25U)
+#define RCC_APBSMENR1_UCPD1SMEN_Msk      (0x1UL << RCC_APBSMENR1_UCPD1SMEN_Pos)  /*!< 0x02000000 */
+#define RCC_APBSMENR1_UCPD1SMEN          RCC_APBSMENR1_UCPD1SMEN_Msk
+#define RCC_APBSMENR1_UCPD2SMEN_Pos      (26U)
+#define RCC_APBSMENR1_UCPD2SMEN_Msk      (0x1UL << RCC_APBSMENR1_UCPD2SMEN_Pos)  /*!< 0x04000000 */
+#define RCC_APBSMENR1_UCPD2SMEN          RCC_APBSMENR1_UCPD2SMEN_Msk
+#define RCC_APBSMENR1_DBGSMEN_Pos        (27U)
+#define RCC_APBSMENR1_DBGSMEN_Msk        (0x1UL << RCC_APBSMENR1_DBGSMEN_Pos)    /*!< 0x08000000 */
+#define RCC_APBSMENR1_DBGSMEN            RCC_APBSMENR1_DBGSMEN_Msk
+#define RCC_APBSMENR1_PWRSMEN_Pos        (28U)
+#define RCC_APBSMENR1_PWRSMEN_Msk        (0x1UL << RCC_APBSMENR1_PWRSMEN_Pos)    /*!< 0x10000000 */
+#define RCC_APBSMENR1_PWRSMEN            RCC_APBSMENR1_PWRSMEN_Msk
+#define RCC_APBSMENR1_DAC1SMEN_Pos       (29U)
+#define RCC_APBSMENR1_DAC1SMEN_Msk       (0x1UL << RCC_APBSMENR1_DAC1SMEN_Pos)   /*!< 0x20000000 */
+#define RCC_APBSMENR1_DAC1SMEN           RCC_APBSMENR1_DAC1SMEN_Msk
+#define RCC_APBSMENR1_LPTIM2SMEN_Pos     (30U)
+#define RCC_APBSMENR1_LPTIM2SMEN_Msk     (0x1UL << RCC_APBSMENR1_LPTIM2SMEN_Pos) /*!< 0x40000000 */
+#define RCC_APBSMENR1_LPTIM2SMEN         RCC_APBSMENR1_LPTIM2SMEN_Msk
+#define RCC_APBSMENR1_LPTIM1SMEN_Pos     (31U)
+#define RCC_APBSMENR1_LPTIM1SMEN_Msk     (0x1UL << RCC_APBSMENR1_LPTIM1SMEN_Pos) /*!< 0x80000000 */
+#define RCC_APBSMENR1_LPTIM1SMEN         RCC_APBSMENR1_LPTIM1SMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR2 register  *************/
+#define RCC_APBSMENR2_SYSCFGSMEN_Pos     (0U)
+#define RCC_APBSMENR2_SYSCFGSMEN_Msk     (0x1UL << RCC_APBSMENR2_SYSCFGSMEN_Pos) /*!< 0x00000001 */
+#define RCC_APBSMENR2_SYSCFGSMEN         RCC_APBSMENR2_SYSCFGSMEN_Msk
+#define RCC_APBSMENR2_TIM1SMEN_Pos       (11U)
+#define RCC_APBSMENR2_TIM1SMEN_Msk       (0x1UL << RCC_APBSMENR2_TIM1SMEN_Pos)  /*!< 0x00000800 */
+#define RCC_APBSMENR2_TIM1SMEN           RCC_APBSMENR2_TIM1SMEN_Msk
+#define RCC_APBSMENR2_SPI1SMEN_Pos       (12U)
+#define RCC_APBSMENR2_SPI1SMEN_Msk       (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos)  /*!< 0x00001000 */
+#define RCC_APBSMENR2_SPI1SMEN           RCC_APBSMENR2_SPI1SMEN_Msk
+#define RCC_APBSMENR2_USART1SMEN_Pos     (14U)
+#define RCC_APBSMENR2_USART1SMEN_Msk     (0x1UL << RCC_APBSMENR2_USART1SMEN_Pos) /*!< 0x00004000 */
+#define RCC_APBSMENR2_USART1SMEN         RCC_APBSMENR2_USART1SMEN_Msk
+#define RCC_APBSMENR2_TIM14SMEN_Pos      (15U)
+#define RCC_APBSMENR2_TIM14SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM14SMEN_Pos) /*!< 0x00008000 */
+#define RCC_APBSMENR2_TIM14SMEN          RCC_APBSMENR2_TIM14SMEN_Msk
+#define RCC_APBSMENR2_TIM15SMEN_Pos      (16U)
+#define RCC_APBSMENR2_TIM15SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM15SMEN_Pos) /*!< 0x00010000 */
+#define RCC_APBSMENR2_TIM15SMEN          RCC_APBSMENR2_TIM15SMEN_Msk
+#define RCC_APBSMENR2_TIM16SMEN_Pos      (17U)
+#define RCC_APBSMENR2_TIM16SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM16SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR2_TIM16SMEN          RCC_APBSMENR2_TIM16SMEN_Msk
+#define RCC_APBSMENR2_TIM17SMEN_Pos      (18U)
+#define RCC_APBSMENR2_TIM17SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM17SMEN_Pos) /*!< 0x00040000 */
+#define RCC_APBSMENR2_TIM17SMEN          RCC_APBSMENR2_TIM17SMEN_Msk
+#define RCC_APBSMENR2_ADCSMEN_Pos        (20U)
+#define RCC_APBSMENR2_ADCSMEN_Msk        (0x1UL << RCC_APBSMENR2_ADCSMEN_Pos)   /*!< 0x00100000 */
+#define RCC_APBSMENR2_ADCSMEN            RCC_APBSMENR2_ADCSMEN_Msk
+
+/********************  Bit definition for RCC_CCIPR register  ******************/
+#define RCC_CCIPR_USART1SEL_Pos          (0U)
+#define RCC_CCIPR_USART1SEL_Msk          (0x3UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000003 */
+#define RCC_CCIPR_USART1SEL              RCC_CCIPR_USART1SEL_Msk
+#define RCC_CCIPR_USART1SEL_0            (0x1UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000001 */
+#define RCC_CCIPR_USART1SEL_1            (0x2UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000002 */
+
+#define RCC_CCIPR_USART2SEL_Pos          (2U)
+#define RCC_CCIPR_USART2SEL_Msk          (0x3UL << RCC_CCIPR_USART2SEL_Pos)     /*!< 0x0000000C */
+#define RCC_CCIPR_USART2SEL              RCC_CCIPR_USART2SEL_Msk
+#define RCC_CCIPR_USART2SEL_0            (0x1UL << RCC_CCIPR_USART2SEL_Pos)     /*!< 0x00000004 */
+#define RCC_CCIPR_USART2SEL_1            (0x2UL << RCC_CCIPR_USART2SEL_Pos)     /*!< 0x00000008 */
+
+#define RCC_CCIPR_CECSEL_Pos             (6U)
+#define RCC_CCIPR_CECSEL_Msk             (0x1UL << RCC_CCIPR_CECSEL_Pos)        /*!< 0x00000040 */
+#define RCC_CCIPR_CECSEL                 RCC_CCIPR_CECSEL_Msk
+
+#define RCC_CCIPR_LPUART1SEL_Pos         (10U)
+#define RCC_CCIPR_LPUART1SEL_Msk         (0x3UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000C00 */
+#define RCC_CCIPR_LPUART1SEL             RCC_CCIPR_LPUART1SEL_Msk
+#define RCC_CCIPR_LPUART1SEL_0           (0x1UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000400 */
+#define RCC_CCIPR_LPUART1SEL_1           (0x2UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000800 */
+
+#define RCC_CCIPR_I2C1SEL_Pos            (12U)
+#define RCC_CCIPR_I2C1SEL_Msk            (0x3UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00003000 */
+#define RCC_CCIPR_I2C1SEL                RCC_CCIPR_I2C1SEL_Msk
+#define RCC_CCIPR_I2C1SEL_0              (0x1UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00001000 */
+#define RCC_CCIPR_I2C1SEL_1              (0x2UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00002000 */
+
+#define RCC_CCIPR_I2S1SEL_Pos            (14U)
+#define RCC_CCIPR_I2S1SEL_Msk            (0x3UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x0000C000 */
+#define RCC_CCIPR_I2S1SEL                RCC_CCIPR_I2S1SEL_Msk
+#define RCC_CCIPR_I2S1SEL_0              (0x1UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x00004000 */
+#define RCC_CCIPR_I2S1SEL_1              (0x2UL << RCC_CCIPR_I2S1SEL_Pos)       /*!< 0x00008000 */
+
+#define RCC_CCIPR_LPTIM1SEL_Pos          (18U)
+#define RCC_CCIPR_LPTIM1SEL_Msk          (0x3UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x000C0000 */
+#define RCC_CCIPR_LPTIM1SEL              RCC_CCIPR_LPTIM1SEL_Msk
+#define RCC_CCIPR_LPTIM1SEL_0            (0x1UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x00040000 */
+#define RCC_CCIPR_LPTIM1SEL_1            (0x2UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x00080000 */
+
+#define RCC_CCIPR_LPTIM2SEL_Pos          (20U)
+#define RCC_CCIPR_LPTIM2SEL_Msk          (0x3UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00300000 */
+#define RCC_CCIPR_LPTIM2SEL              RCC_CCIPR_LPTIM2SEL_Msk
+#define RCC_CCIPR_LPTIM2SEL_0            (0x1UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00100000 */
+#define RCC_CCIPR_LPTIM2SEL_1            (0x2UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00200000 */
+
+#define RCC_CCIPR_TIM1SEL_Pos            (22U)
+#define RCC_CCIPR_TIM1SEL_Msk            (0x1UL << RCC_CCIPR_TIM1SEL_Pos)       /*!< 0x00400000 */
+#define RCC_CCIPR_TIM1SEL                RCC_CCIPR_TIM1SEL_Msk
+
+#define RCC_CCIPR_TIM15SEL_Pos           (24U)
+#define RCC_CCIPR_TIM15SEL_Msk           (0x1UL << RCC_CCIPR_TIM15SEL_Pos)      /*!< 0x01000000 */
+#define RCC_CCIPR_TIM15SEL               RCC_CCIPR_TIM15SEL_Msk
+
+#define RCC_CCIPR_RNGSEL_Pos             (26U)
+#define RCC_CCIPR_RNGSEL_Msk             (0x3UL << RCC_CCIPR_RNGSEL_Pos)        /*!< 0x0C000000 */
+#define RCC_CCIPR_RNGSEL                 RCC_CCIPR_RNGSEL_Msk
+#define RCC_CCIPR_RNGSEL_0               (0x1UL << RCC_CCIPR_RNGSEL_Pos)        /*!< 0x04000000 */
+#define RCC_CCIPR_RNGSEL_1               (0x2UL << RCC_CCIPR_RNGSEL_Pos)        /*!< 0x08000000 */
+
+#define RCC_CCIPR_RNGDIV_Pos             (28U)
+#define RCC_CCIPR_RNGDIV_Msk             (0x3UL << RCC_CCIPR_RNGDIV_Pos)        /*!< 0x30000000 */
+#define RCC_CCIPR_RNGDIV                 RCC_CCIPR_RNGDIV_Msk
+#define RCC_CCIPR_RNGDIV_0               (0x1UL << RCC_CCIPR_RNGDIV_Pos)        /*!< 0x10000000 */
+#define RCC_CCIPR_RNGDIV_1               (0x2UL << RCC_CCIPR_RNGDIV_Pos)        /*!< 0x20000000 */
+
+#define RCC_CCIPR_ADCSEL_Pos             (30U)
+#define RCC_CCIPR_ADCSEL_Msk             (0x3UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0xC0000000 */
+#define RCC_CCIPR_ADCSEL                 RCC_CCIPR_ADCSEL_Msk
+#define RCC_CCIPR_ADCSEL_0               (0x1UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x40000000 */
+#define RCC_CCIPR_ADCSEL_1               (0x2UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_BDCR register  ******************/
+#define RCC_BDCR_LSEON_Pos               (0U)
+#define RCC_BDCR_LSEON_Msk               (0x1UL << RCC_BDCR_LSEON_Pos)          /*!< 0x00000001 */
+#define RCC_BDCR_LSEON                   RCC_BDCR_LSEON_Msk
+#define RCC_BDCR_LSERDY_Pos              (1U)
+#define RCC_BDCR_LSERDY_Msk              (0x1UL << RCC_BDCR_LSERDY_Pos)         /*!< 0x00000002 */
+#define RCC_BDCR_LSERDY                  RCC_BDCR_LSERDY_Msk
+#define RCC_BDCR_LSEBYP_Pos              (2U)
+#define RCC_BDCR_LSEBYP_Msk              (0x1UL << RCC_BDCR_LSEBYP_Pos)         /*!< 0x00000004 */
+#define RCC_BDCR_LSEBYP                  RCC_BDCR_LSEBYP_Msk
+
+#define RCC_BDCR_LSEDRV_Pos              (3U)
+#define RCC_BDCR_LSEDRV_Msk              (0x3UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000018 */
+#define RCC_BDCR_LSEDRV                  RCC_BDCR_LSEDRV_Msk
+#define RCC_BDCR_LSEDRV_0                (0x1UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000008 */
+#define RCC_BDCR_LSEDRV_1                (0x2UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000010 */
+
+#define RCC_BDCR_LSECSSON_Pos            (5U)
+#define RCC_BDCR_LSECSSON_Msk            (0x1UL << RCC_BDCR_LSECSSON_Pos)       /*!< 0x00000020 */
+#define RCC_BDCR_LSECSSON                RCC_BDCR_LSECSSON_Msk
+#define RCC_BDCR_LSECSSD_Pos             (6U)
+#define RCC_BDCR_LSECSSD_Msk             (0x1UL << RCC_BDCR_LSECSSD_Pos)        /*!< 0x00000040 */
+#define RCC_BDCR_LSECSSD                 RCC_BDCR_LSECSSD_Msk
+
+#define RCC_BDCR_RTCSEL_Pos              (8U)
+#define RCC_BDCR_RTCSEL_Msk              (0x3UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000300 */
+#define RCC_BDCR_RTCSEL                  RCC_BDCR_RTCSEL_Msk
+#define RCC_BDCR_RTCSEL_0                (0x1UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000100 */
+#define RCC_BDCR_RTCSEL_1                (0x2UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000200 */
+
+#define RCC_BDCR_RTCEN_Pos               (15U)
+#define RCC_BDCR_RTCEN_Msk               (0x1UL << RCC_BDCR_RTCEN_Pos)          /*!< 0x00008000 */
+#define RCC_BDCR_RTCEN                   RCC_BDCR_RTCEN_Msk
+#define RCC_BDCR_BDRST_Pos               (16U)
+#define RCC_BDCR_BDRST_Msk               (0x1UL << RCC_BDCR_BDRST_Pos)          /*!< 0x00010000 */
+#define RCC_BDCR_BDRST                   RCC_BDCR_BDRST_Msk
+
+#define RCC_BDCR_LSCOEN_Pos              (24U)
+#define RCC_BDCR_LSCOEN_Msk              (0x1UL << RCC_BDCR_LSCOEN_Pos)         /*!< 0x01000000 */
+#define RCC_BDCR_LSCOEN                  RCC_BDCR_LSCOEN_Msk
+#define RCC_BDCR_LSCOSEL_Pos             (25U)
+#define RCC_BDCR_LSCOSEL_Msk             (0x1UL << RCC_BDCR_LSCOSEL_Pos)        /*!< 0x02000000 */
+#define RCC_BDCR_LSCOSEL                 RCC_BDCR_LSCOSEL_Msk
+
+/********************  Bit definition for RCC_CSR register  *******************/
+#define RCC_CSR_LSION_Pos                (0U)
+#define RCC_CSR_LSION_Msk                (0x1UL << RCC_CSR_LSION_Pos)           /*!< 0x00000001 */
+#define RCC_CSR_LSION                    RCC_CSR_LSION_Msk
+#define RCC_CSR_LSIRDY_Pos               (1U)
+#define RCC_CSR_LSIRDY_Msk               (0x1UL << RCC_CSR_LSIRDY_Pos)          /*!< 0x00000002 */
+#define RCC_CSR_LSIRDY                   RCC_CSR_LSIRDY_Msk
+
+#define RCC_CSR_RMVF_Pos                 (23U)
+#define RCC_CSR_RMVF_Msk                 (0x1UL << RCC_CSR_RMVF_Pos)            /*!< 0x00800000 */
+#define RCC_CSR_RMVF                     RCC_CSR_RMVF_Msk
+#define RCC_CSR_OBLRSTF_Pos              (25U)
+#define RCC_CSR_OBLRSTF_Msk              (0x1UL << RCC_CSR_OBLRSTF_Pos)         /*!< 0x02000000 */
+#define RCC_CSR_OBLRSTF                  RCC_CSR_OBLRSTF_Msk
+#define RCC_CSR_PINRSTF_Pos              (26U)
+#define RCC_CSR_PINRSTF_Msk              (0x1UL << RCC_CSR_PINRSTF_Pos)         /*!< 0x04000000 */
+#define RCC_CSR_PINRSTF                  RCC_CSR_PINRSTF_Msk
+#define RCC_CSR_PWRRSTF_Pos              (27U)
+#define RCC_CSR_PWRRSTF_Msk              (0x1UL << RCC_CSR_PWRRSTF_Pos)         /*!< 0x08000000 */
+#define RCC_CSR_PWRRSTF                  RCC_CSR_PWRRSTF_Msk
+#define RCC_CSR_SFTRSTF_Pos              (28U)
+#define RCC_CSR_SFTRSTF_Msk              (0x1UL << RCC_CSR_SFTRSTF_Pos)         /*!< 0x10000000 */
+#define RCC_CSR_SFTRSTF                  RCC_CSR_SFTRSTF_Msk
+#define RCC_CSR_IWDGRSTF_Pos             (29U)
+#define RCC_CSR_IWDGRSTF_Msk             (0x1UL << RCC_CSR_IWDGRSTF_Pos)        /*!< 0x20000000 */
+#define RCC_CSR_IWDGRSTF                 RCC_CSR_IWDGRSTF_Msk
+#define RCC_CSR_WWDGRSTF_Pos             (30U)
+#define RCC_CSR_WWDGRSTF_Msk             (0x1UL << RCC_CSR_WWDGRSTF_Pos)        /*!< 0x40000000 */
+#define RCC_CSR_WWDGRSTF                 RCC_CSR_WWDGRSTF_Msk
+#define RCC_CSR_LPWRRSTF_Pos             (31U)
+#define RCC_CSR_LPWRRSTF_Msk             (0x1UL << RCC_CSR_LPWRRSTF_Pos)        /*!< 0x80000000 */
+#define RCC_CSR_LPWRRSTF                 RCC_CSR_LPWRRSTF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    RNG                                     */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for RNG_CR register  *******************/
+#define RNG_CR_RNGEN_Pos    (2U)
+#define RNG_CR_RNGEN_Msk    (0x1UL << RNG_CR_RNGEN_Pos)                         /*!< 0x00000004 */
+#define RNG_CR_RNGEN        RNG_CR_RNGEN_Msk
+#define RNG_CR_IE_Pos       (3U)
+#define RNG_CR_IE_Msk       (0x1UL << RNG_CR_IE_Pos)                            /*!< 0x00000008 */
+#define RNG_CR_IE           RNG_CR_IE_Msk
+#define RNG_CR_CED_Pos      (5U)
+#define RNG_CR_CED_Msk      (0x1UL << RNG_CR_CED_Pos)                           /*!< 0x00000020 */
+#define RNG_CR_CED          RNG_CR_CED_Msk
+
+/********************  Bits definition for RNG_SR register  *******************/
+#define RNG_SR_DRDY_Pos     (0U)
+#define RNG_SR_DRDY_Msk     (0x1UL << RNG_SR_DRDY_Pos)                          /*!< 0x00000001 */
+#define RNG_SR_DRDY         RNG_SR_DRDY_Msk
+#define RNG_SR_CECS_Pos     (1U)
+#define RNG_SR_CECS_Msk     (0x1UL << RNG_SR_CECS_Pos)                          /*!< 0x00000002 */
+#define RNG_SR_CECS         RNG_SR_CECS_Msk
+#define RNG_SR_SECS_Pos     (2U)
+#define RNG_SR_SECS_Msk     (0x1UL << RNG_SR_SECS_Pos)                          /*!< 0x00000004 */
+#define RNG_SR_SECS         RNG_SR_SECS_Msk
+#define RNG_SR_CEIS_Pos     (5U)
+#define RNG_SR_CEIS_Msk     (0x1UL << RNG_SR_CEIS_Pos)                          /*!< 0x00000020 */
+#define RNG_SR_CEIS         RNG_SR_CEIS_Msk
+#define RNG_SR_SEIS_Pos     (6U)
+#define RNG_SR_SEIS_Msk     (0x1UL << RNG_SR_SEIS_Pos)                          /*!< 0x00000040 */
+#define RNG_SR_SEIS         RNG_SR_SEIS_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Real-Time Clock (RTC)                            */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions
+*/
+#define RTC_WAKEUP_SUPPORT
+#define RTC_BACKUP_SUPPORT
+
+/********************  Bits definition for RTC_TR register  *******************/
+#define RTC_TR_PM_Pos                (22U)
+#define RTC_TR_PM_Msk                (0x1UL << RTC_TR_PM_Pos)                   /*!< 0x00400000 */
+#define RTC_TR_PM                    RTC_TR_PM_Msk
+#define RTC_TR_HT_Pos                (20U)
+#define RTC_TR_HT_Msk                (0x3UL << RTC_TR_HT_Pos)                   /*!< 0x00300000 */
+#define RTC_TR_HT                    RTC_TR_HT_Msk
+#define RTC_TR_HT_0                  (0x1UL << RTC_TR_HT_Pos)                   /*!< 0x00100000 */
+#define RTC_TR_HT_1                  (0x2UL << RTC_TR_HT_Pos)                   /*!< 0x00200000 */
+#define RTC_TR_HU_Pos                (16U)
+#define RTC_TR_HU_Msk                (0xFUL << RTC_TR_HU_Pos)                   /*!< 0x000F0000 */
+#define RTC_TR_HU                    RTC_TR_HU_Msk
+#define RTC_TR_HU_0                  (0x1UL << RTC_TR_HU_Pos)                   /*!< 0x00010000 */
+#define RTC_TR_HU_1                  (0x2UL << RTC_TR_HU_Pos)                   /*!< 0x00020000 */
+#define RTC_TR_HU_2                  (0x4UL << RTC_TR_HU_Pos)                   /*!< 0x00040000 */
+#define RTC_TR_HU_3                  (0x8UL << RTC_TR_HU_Pos)                   /*!< 0x00080000 */
+#define RTC_TR_MNT_Pos               (12U)
+#define RTC_TR_MNT_Msk               (0x7UL << RTC_TR_MNT_Pos)                  /*!< 0x00007000 */
+#define RTC_TR_MNT                   RTC_TR_MNT_Msk
+#define RTC_TR_MNT_0                 (0x1UL << RTC_TR_MNT_Pos)                  /*!< 0x00001000 */
+#define RTC_TR_MNT_1                 (0x2UL << RTC_TR_MNT_Pos)                  /*!< 0x00002000 */
+#define RTC_TR_MNT_2                 (0x4UL << RTC_TR_MNT_Pos)                  /*!< 0x00004000 */
+#define RTC_TR_MNU_Pos               (8U)
+#define RTC_TR_MNU_Msk               (0xFUL << RTC_TR_MNU_Pos)                  /*!< 0x00000F00 */
+#define RTC_TR_MNU                   RTC_TR_MNU_Msk
+#define RTC_TR_MNU_0                 (0x1UL << RTC_TR_MNU_Pos)                  /*!< 0x00000100 */
+#define RTC_TR_MNU_1                 (0x2UL << RTC_TR_MNU_Pos)                  /*!< 0x00000200 */
+#define RTC_TR_MNU_2                 (0x4UL << RTC_TR_MNU_Pos)                  /*!< 0x00000400 */
+#define RTC_TR_MNU_3                 (0x8UL << RTC_TR_MNU_Pos)                  /*!< 0x00000800 */
+#define RTC_TR_ST_Pos                (4U)
+#define RTC_TR_ST_Msk                (0x7UL << RTC_TR_ST_Pos)                   /*!< 0x00000070 */
+#define RTC_TR_ST                    RTC_TR_ST_Msk
+#define RTC_TR_ST_0                  (0x1UL << RTC_TR_ST_Pos)                   /*!< 0x00000010 */
+#define RTC_TR_ST_1                  (0x2UL << RTC_TR_ST_Pos)                   /*!< 0x00000020 */
+#define RTC_TR_ST_2                  (0x4UL << RTC_TR_ST_Pos)                   /*!< 0x00000040 */
+#define RTC_TR_SU_Pos                (0U)
+#define RTC_TR_SU_Msk                (0xFUL << RTC_TR_SU_Pos)                   /*!< 0x0000000F */
+#define RTC_TR_SU                    RTC_TR_SU_Msk
+#define RTC_TR_SU_0                  (0x1UL << RTC_TR_SU_Pos)                   /*!< 0x00000001 */
+#define RTC_TR_SU_1                  (0x2UL << RTC_TR_SU_Pos)                   /*!< 0x00000002 */
+#define RTC_TR_SU_2                  (0x4UL << RTC_TR_SU_Pos)                   /*!< 0x00000004 */
+#define RTC_TR_SU_3                  (0x8UL << RTC_TR_SU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_DR register  *******************/
+#define RTC_DR_YT_Pos                (20U)
+#define RTC_DR_YT_Msk                (0xFUL << RTC_DR_YT_Pos)                   /*!< 0x00F00000 */
+#define RTC_DR_YT                    RTC_DR_YT_Msk
+#define RTC_DR_YT_0                  (0x1UL << RTC_DR_YT_Pos)                   /*!< 0x00100000 */
+#define RTC_DR_YT_1                  (0x2UL << RTC_DR_YT_Pos)                   /*!< 0x00200000 */
+#define RTC_DR_YT_2                  (0x4UL << RTC_DR_YT_Pos)                   /*!< 0x00400000 */
+#define RTC_DR_YT_3                  (0x8UL << RTC_DR_YT_Pos)                   /*!< 0x00800000 */
+#define RTC_DR_YU_Pos                (16U)
+#define RTC_DR_YU_Msk                (0xFUL << RTC_DR_YU_Pos)                   /*!< 0x000F0000 */
+#define RTC_DR_YU                    RTC_DR_YU_Msk
+#define RTC_DR_YU_0                  (0x1UL << RTC_DR_YU_Pos)                   /*!< 0x00010000 */
+#define RTC_DR_YU_1                  (0x2UL << RTC_DR_YU_Pos)                   /*!< 0x00020000 */
+#define RTC_DR_YU_2                  (0x4UL << RTC_DR_YU_Pos)                   /*!< 0x00040000 */
+#define RTC_DR_YU_3                  (0x8UL << RTC_DR_YU_Pos)                   /*!< 0x00080000 */
+#define RTC_DR_WDU_Pos               (13U)
+#define RTC_DR_WDU_Msk               (0x7UL << RTC_DR_WDU_Pos)                  /*!< 0x0000E000 */
+#define RTC_DR_WDU                   RTC_DR_WDU_Msk
+#define RTC_DR_WDU_0                 (0x1UL << RTC_DR_WDU_Pos)                  /*!< 0x00002000 */
+#define RTC_DR_WDU_1                 (0x2UL << RTC_DR_WDU_Pos)                  /*!< 0x00004000 */
+#define RTC_DR_WDU_2                 (0x4UL << RTC_DR_WDU_Pos)                  /*!< 0x00008000 */
+#define RTC_DR_MT_Pos                (12U)
+#define RTC_DR_MT_Msk                (0x1UL << RTC_DR_MT_Pos)                   /*!< 0x00001000 */
+#define RTC_DR_MT                    RTC_DR_MT_Msk
+#define RTC_DR_MU_Pos                (8U)
+#define RTC_DR_MU_Msk                (0xFUL << RTC_DR_MU_Pos)                   /*!< 0x00000F00 */
+#define RTC_DR_MU                    RTC_DR_MU_Msk
+#define RTC_DR_MU_0                  (0x1UL << RTC_DR_MU_Pos)                   /*!< 0x00000100 */
+#define RTC_DR_MU_1                  (0x2UL << RTC_DR_MU_Pos)                   /*!< 0x00000200 */
+#define RTC_DR_MU_2                  (0x4UL << RTC_DR_MU_Pos)                   /*!< 0x00000400 */
+#define RTC_DR_MU_3                  (0x8UL << RTC_DR_MU_Pos)                   /*!< 0x00000800 */
+#define RTC_DR_DT_Pos                (4U)
+#define RTC_DR_DT_Msk                (0x3UL << RTC_DR_DT_Pos)                   /*!< 0x00000030 */
+#define RTC_DR_DT                    RTC_DR_DT_Msk
+#define RTC_DR_DT_0                  (0x1UL << RTC_DR_DT_Pos)                   /*!< 0x00000010 */
+#define RTC_DR_DT_1                  (0x2UL << RTC_DR_DT_Pos)                   /*!< 0x00000020 */
+#define RTC_DR_DU_Pos                (0U)
+#define RTC_DR_DU_Msk                (0xFUL << RTC_DR_DU_Pos)                   /*!< 0x0000000F */
+#define RTC_DR_DU                    RTC_DR_DU_Msk
+#define RTC_DR_DU_0                  (0x1UL << RTC_DR_DU_Pos)                   /*!< 0x00000001 */
+#define RTC_DR_DU_1                  (0x2UL << RTC_DR_DU_Pos)                   /*!< 0x00000002 */
+#define RTC_DR_DU_2                  (0x4UL << RTC_DR_DU_Pos)                   /*!< 0x00000004 */
+#define RTC_DR_DU_3                  (0x8UL << RTC_DR_DU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_SSR register  ******************/
+#define RTC_SSR_SS_Pos               (0U)
+#define RTC_SSR_SS_Msk               (0xFFFFUL << RTC_SSR_SS_Pos)               /*!< 0x0000FFFF */
+#define RTC_SSR_SS                   RTC_SSR_SS_Msk
+
+/********************  Bits definition for RTC_ICSR register  ******************/
+#define RTC_ICSR_RECALPF_Pos         (16U)
+#define RTC_ICSR_RECALPF_Msk         (0x1UL << RTC_ICSR_RECALPF_Pos)            /*!< 0x00010000 */
+#define RTC_ICSR_RECALPF             RTC_ICSR_RECALPF_Msk
+#define RTC_ICSR_INIT_Pos            (7U)
+#define RTC_ICSR_INIT_Msk            (0x1UL << RTC_ICSR_INIT_Pos)               /*!< 0x00000080 */
+#define RTC_ICSR_INIT                RTC_ICSR_INIT_Msk
+#define RTC_ICSR_INITF_Pos           (6U)
+#define RTC_ICSR_INITF_Msk           (0x1UL << RTC_ICSR_INITF_Pos)              /*!< 0x00000040 */
+#define RTC_ICSR_INITF               RTC_ICSR_INITF_Msk
+#define RTC_ICSR_RSF_Pos             (5U)
+#define RTC_ICSR_RSF_Msk             (0x1UL << RTC_ICSR_RSF_Pos)                /*!< 0x00000020 */
+#define RTC_ICSR_RSF                 RTC_ICSR_RSF_Msk
+#define RTC_ICSR_INITS_Pos           (4U)
+#define RTC_ICSR_INITS_Msk           (0x1UL << RTC_ICSR_INITS_Pos)              /*!< 0x00000010 */
+#define RTC_ICSR_INITS               RTC_ICSR_INITS_Msk
+#define RTC_ICSR_SHPF_Pos            (3U)
+#define RTC_ICSR_SHPF_Msk            (0x1UL << RTC_ICSR_SHPF_Pos)               /*!< 0x00000008 */
+#define RTC_ICSR_SHPF                RTC_ICSR_SHPF_Msk
+#define RTC_ICSR_WUTWF_Pos           (2U)
+#define RTC_ICSR_WUTWF_Msk           (0x1UL << RTC_ICSR_WUTWF_Pos)              /*!< 0x00000004 */
+#define RTC_ICSR_WUTWF               RTC_ICSR_WUTWF_Msk                         /*!< Wakeup timer write flag > */
+#define RTC_ICSR_ALRBWF_Pos          (1U)
+#define RTC_ICSR_ALRBWF_Msk          (0x1UL << RTC_ICSR_ALRBWF_Pos)             /*!< 0x00000002 */
+#define RTC_ICSR_ALRBWF              RTC_ICSR_ALRBWF_Msk
+#define RTC_ICSR_ALRAWF_Pos          (0U)
+#define RTC_ICSR_ALRAWF_Msk          (0x1UL << RTC_ICSR_ALRAWF_Pos)             /*!< 0x00000001 */
+#define RTC_ICSR_ALRAWF              RTC_ICSR_ALRAWF_Msk
+
+/********************  Bits definition for RTC_PRER register  *****************/
+#define RTC_PRER_PREDIV_A_Pos        (16U)
+#define RTC_PRER_PREDIV_A_Msk        (0x7FUL << RTC_PRER_PREDIV_A_Pos)          /*!< 0x007F0000 */
+#define RTC_PRER_PREDIV_A            RTC_PRER_PREDIV_A_Msk
+#define RTC_PRER_PREDIV_S_Pos        (0U)
+#define RTC_PRER_PREDIV_S_Msk        (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00007FFF */
+#define RTC_PRER_PREDIV_S            RTC_PRER_PREDIV_S_Msk
+
+/********************  Bits definition for RTC_WUTR register  *****************/
+#define RTC_WUTR_WUT_Pos             (0U)
+#define RTC_WUTR_WUT_Msk             (0xFFFFUL << RTC_WUTR_WUT_Pos)            /*!< 0x0000FFFF */
+#define RTC_WUTR_WUT                 RTC_WUTR_WUT_Msk                          /*!< Wakeup auto-reload value bits > */
+
+/********************  Bits definition for RTC_CR register  *******************/
+#define RTC_CR_OUT2EN_Pos            (31U)
+#define RTC_CR_OUT2EN_Msk            (0x1UL << RTC_CR_OUT2EN_Pos)              /*!< 0x80000000 */
+#define RTC_CR_OUT2EN                RTC_CR_OUT2EN_Msk                         /*!< RTC_OUT2 output enable */
+#define RTC_CR_TAMPALRM_TYPE_Pos     (30U)
+#define RTC_CR_TAMPALRM_TYPE_Msk     (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos)       /*!< 0x40000000 */
+#define RTC_CR_TAMPALRM_TYPE         RTC_CR_TAMPALRM_TYPE_Msk                  /*!< TAMPALARM output type  */
+#define RTC_CR_TAMPALRM_PU_Pos       (29U)
+#define RTC_CR_TAMPALRM_PU_Msk       (0x1UL << RTC_CR_TAMPALRM_PU_Pos)         /*!< 0x20000000 */
+#define RTC_CR_TAMPALRM_PU           RTC_CR_TAMPALRM_PU_Msk                    /*!< TAMPALARM output pull-up config */
+#define RTC_CR_TAMPOE_Pos            (26U)
+#define RTC_CR_TAMPOE_Msk            (0x1UL << RTC_CR_TAMPOE_Pos)              /*!< 0x04000000 */
+#define RTC_CR_TAMPOE                RTC_CR_TAMPOE_Msk                         /*!< Tamper detection output enable on TAMPALARM  */
+#define RTC_CR_TAMPTS_Pos            (25U)
+#define RTC_CR_TAMPTS_Msk            (0x1UL << RTC_CR_TAMPTS_Pos)              /*!< 0x02000000 */
+#define RTC_CR_TAMPTS                RTC_CR_TAMPTS_Msk                         /*!< Activate timestamp on tamper detection event  */
+#define RTC_CR_ITSE_Pos              (24U)
+#define RTC_CR_ITSE_Msk              (0x1UL << RTC_CR_ITSE_Pos)                /*!< 0x01000000 */
+#define RTC_CR_ITSE                  RTC_CR_ITSE_Msk                           /*!< Timestamp on internal event enable  */
+#define RTC_CR_COE_Pos               (23U)
+#define RTC_CR_COE_Msk               (0x1UL << RTC_CR_COE_Pos)                 /*!< 0x00800000 */
+#define RTC_CR_COE                   RTC_CR_COE_Msk
+#define RTC_CR_OSEL_Pos              (21U)
+#define RTC_CR_OSEL_Msk              (0x3UL << RTC_CR_OSEL_Pos)                 /*!< 0x00600000 */
+#define RTC_CR_OSEL                  RTC_CR_OSEL_Msk
+#define RTC_CR_OSEL_0                (0x1UL << RTC_CR_OSEL_Pos)                 /*!< 0x00200000 */
+#define RTC_CR_OSEL_1                (0x2UL << RTC_CR_OSEL_Pos)                 /*!< 0x00400000 */
+#define RTC_CR_POL_Pos               (20U)
+#define RTC_CR_POL_Msk               (0x1UL << RTC_CR_POL_Pos)                  /*!< 0x00100000 */
+#define RTC_CR_POL                   RTC_CR_POL_Msk
+#define RTC_CR_COSEL_Pos             (19U)
+#define RTC_CR_COSEL_Msk             (0x1UL << RTC_CR_COSEL_Pos)                /*!< 0x00080000 */
+#define RTC_CR_COSEL                 RTC_CR_COSEL_Msk
+#define RTC_CR_BKP_Pos               (18U)
+#define RTC_CR_BKP_Msk               (0x1UL << RTC_CR_BKP_Pos)                  /*!< 0x00040000 */
+#define RTC_CR_BKP                   RTC_CR_BKP_Msk
+#define RTC_CR_SUB1H_Pos             (17U)
+#define RTC_CR_SUB1H_Msk             (0x1UL << RTC_CR_SUB1H_Pos)                /*!< 0x00020000 */
+#define RTC_CR_SUB1H                 RTC_CR_SUB1H_Msk
+#define RTC_CR_ADD1H_Pos             (16U)
+#define RTC_CR_ADD1H_Msk             (0x1UL << RTC_CR_ADD1H_Pos)                /*!< 0x00010000 */
+#define RTC_CR_ADD1H                 RTC_CR_ADD1H_Msk
+#define RTC_CR_TSIE_Pos              (15U)
+#define RTC_CR_TSIE_Msk              (0x1UL << RTC_CR_TSIE_Pos)                /*!< 0x00008000 */
+#define RTC_CR_TSIE                  RTC_CR_TSIE_Msk                           /*!< Timestamp interrupt enable > */
+#define RTC_CR_WUTIE_Pos             (14U)
+#define RTC_CR_WUTIE_Msk             (0x1UL << RTC_CR_WUTIE_Pos)               /*!< 0x00004000 */
+#define RTC_CR_WUTIE                 RTC_CR_WUTIE_Msk                          /*!< Wakeup timer interrupt enable > */
+#define RTC_CR_ALRBIE_Pos            (13U)
+#define RTC_CR_ALRBIE_Msk            (0x1UL << RTC_CR_ALRBIE_Pos)              /*!< 0x00002000 */
+#define RTC_CR_ALRBIE                RTC_CR_ALRBIE_Msk
+#define RTC_CR_ALRAIE_Pos            (12U)
+#define RTC_CR_ALRAIE_Msk            (0x1UL << RTC_CR_ALRAIE_Pos)              /*!< 0x00001000 */
+#define RTC_CR_ALRAIE                RTC_CR_ALRAIE_Msk
+#define RTC_CR_TSE_Pos               (11U)
+#define RTC_CR_TSE_Msk               (0x1UL << RTC_CR_TSE_Pos)                 /*!< 0x00000800 */
+#define RTC_CR_TSE                   RTC_CR_TSE_Msk                            /*!< timestamp enable > */
+#define RTC_CR_WUTE_Pos              (10U)
+#define RTC_CR_WUTE_Msk              (0x1UL << RTC_CR_WUTE_Pos)                /*!< 0x00000400 */
+#define RTC_CR_WUTE                  RTC_CR_WUTE_Msk                           /*!< Wakeup timer enable > */
+#define RTC_CR_ALRBE_Pos             (9U)
+#define RTC_CR_ALRBE_Msk             (0x1UL << RTC_CR_ALRBE_Pos)               /*!< 0x00000200 */
+#define RTC_CR_ALRBE                 RTC_CR_ALRBE_Msk
+#define RTC_CR_ALRAE_Pos             (8U)
+#define RTC_CR_ALRAE_Msk             (0x1UL << RTC_CR_ALRAE_Pos)                /*!< 0x00000100 */
+#define RTC_CR_ALRAE                 RTC_CR_ALRAE_Msk
+#define RTC_CR_FMT_Pos               (6U)
+#define RTC_CR_FMT_Msk               (0x1UL << RTC_CR_FMT_Pos)                  /*!< 0x00000040 */
+#define RTC_CR_FMT                   RTC_CR_FMT_Msk
+#define RTC_CR_BYPSHAD_Pos           (5U)
+#define RTC_CR_BYPSHAD_Msk           (0x1UL << RTC_CR_BYPSHAD_Pos)              /*!< 0x00000020 */
+#define RTC_CR_BYPSHAD               RTC_CR_BYPSHAD_Msk
+#define RTC_CR_REFCKON_Pos           (4U)
+#define RTC_CR_REFCKON_Msk           (0x1UL << RTC_CR_REFCKON_Pos)              /*!< 0x00000010 */
+#define RTC_CR_REFCKON               RTC_CR_REFCKON_Msk
+#define RTC_CR_TSEDGE_Pos            (3U)
+#define RTC_CR_TSEDGE_Msk            (0x1UL << RTC_CR_TSEDGE_Pos)              /*!< 0x00000008 */
+#define RTC_CR_TSEDGE                RTC_CR_TSEDGE_Msk                         /*!< Timestamp event active edge > */
+#define RTC_CR_WUCKSEL_Pos           (0U)
+#define RTC_CR_WUCKSEL_Msk           (0x7UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000007 */
+#define RTC_CR_WUCKSEL               RTC_CR_WUCKSEL_Msk                        /*!< Wakeup clock selection > */
+#define RTC_CR_WUCKSEL_0             (0x1UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000001 */
+#define RTC_CR_WUCKSEL_1             (0x2UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000002 */
+#define RTC_CR_WUCKSEL_2             (0x4UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000004 */
+
+/********************  Bits definition for RTC_WPR register  ******************/
+#define RTC_WPR_KEY_Pos              (0U)
+#define RTC_WPR_KEY_Msk              (0xFFUL << RTC_WPR_KEY_Pos)                /*!< 0x000000FF */
+#define RTC_WPR_KEY                  RTC_WPR_KEY_Msk
+
+/********************  Bits definition for RTC_CALR register  *****************/
+#define RTC_CALR_CALP_Pos            (15U)
+#define RTC_CALR_CALP_Msk            (0x1UL << RTC_CALR_CALP_Pos)               /*!< 0x00008000 */
+#define RTC_CALR_CALP                RTC_CALR_CALP_Msk
+#define RTC_CALR_CALW8_Pos           (14U)
+#define RTC_CALR_CALW8_Msk           (0x1UL << RTC_CALR_CALW8_Pos)              /*!< 0x00004000 */
+#define RTC_CALR_CALW8               RTC_CALR_CALW8_Msk
+#define RTC_CALR_CALW16_Pos          (13U)
+#define RTC_CALR_CALW16_Msk          (0x1UL << RTC_CALR_CALW16_Pos)             /*!< 0x00002000 */
+#define RTC_CALR_CALW16              RTC_CALR_CALW16_Msk
+#define RTC_CALR_CALM_Pos            (0U)
+#define RTC_CALR_CALM_Msk            (0x1FFUL << RTC_CALR_CALM_Pos)             /*!< 0x000001FF */
+#define RTC_CALR_CALM                RTC_CALR_CALM_Msk
+#define RTC_CALR_CALM_0              (0x001UL << RTC_CALR_CALM_Pos)             /*!< 0x00000001 */
+#define RTC_CALR_CALM_1              (0x002UL << RTC_CALR_CALM_Pos)             /*!< 0x00000002 */
+#define RTC_CALR_CALM_2              (0x004UL << RTC_CALR_CALM_Pos)             /*!< 0x00000004 */
+#define RTC_CALR_CALM_3              (0x008UL << RTC_CALR_CALM_Pos)             /*!< 0x00000008 */
+#define RTC_CALR_CALM_4              (0x010UL << RTC_CALR_CALM_Pos)             /*!< 0x00000010 */
+#define RTC_CALR_CALM_5              (0x020UL << RTC_CALR_CALM_Pos)             /*!< 0x00000020 */
+#define RTC_CALR_CALM_6              (0x040UL << RTC_CALR_CALM_Pos)             /*!< 0x00000040 */
+#define RTC_CALR_CALM_7              (0x080UL << RTC_CALR_CALM_Pos)             /*!< 0x00000080 */
+#define RTC_CALR_CALM_8              (0x100UL << RTC_CALR_CALM_Pos)             /*!< 0x00000100 */
+
+/********************  Bits definition for RTC_SHIFTR register  ***************/
+#define RTC_SHIFTR_SUBFS_Pos         (0U)
+#define RTC_SHIFTR_SUBFS_Msk         (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00007FFF */
+#define RTC_SHIFTR_SUBFS             RTC_SHIFTR_SUBFS_Msk
+#define RTC_SHIFTR_ADD1S_Pos         (31U)
+#define RTC_SHIFTR_ADD1S_Msk         (0x1UL << RTC_SHIFTR_ADD1S_Pos)            /*!< 0x80000000 */
+#define RTC_SHIFTR_ADD1S             RTC_SHIFTR_ADD1S_Msk
+
+/********************  Bits definition for RTC_TSTR register  *****************/
+#define RTC_TSTR_PM_Pos              (22U)
+#define RTC_TSTR_PM_Msk              (0x1UL << RTC_TSTR_PM_Pos)                /*!< 0x00400000 */
+#define RTC_TSTR_PM                  RTC_TSTR_PM_Msk                           /*!< AM-PM notation > */
+#define RTC_TSTR_HT_Pos              (20U)
+#define RTC_TSTR_HT_Msk              (0x3UL << RTC_TSTR_HT_Pos)                /*!< 0x00300000 */
+#define RTC_TSTR_HT                  RTC_TSTR_HT_Msk
+#define RTC_TSTR_HT_0                (0x1UL << RTC_TSTR_HT_Pos)                /*!< 0x00100000 */
+#define RTC_TSTR_HT_1                (0x2UL << RTC_TSTR_HT_Pos)                /*!< 0x00200000 */
+#define RTC_TSTR_HU_Pos              (16U)
+#define RTC_TSTR_HU_Msk              (0xFUL << RTC_TSTR_HU_Pos)                /*!< 0x000F0000 */
+#define RTC_TSTR_HU                  RTC_TSTR_HU_Msk
+#define RTC_TSTR_HU_0                (0x1UL << RTC_TSTR_HU_Pos)                /*!< 0x00010000 */
+#define RTC_TSTR_HU_1                (0x2UL << RTC_TSTR_HU_Pos)                /*!< 0x00020000 */
+#define RTC_TSTR_HU_2                (0x4UL << RTC_TSTR_HU_Pos)                /*!< 0x00040000 */
+#define RTC_TSTR_HU_3                (0x8UL << RTC_TSTR_HU_Pos)                /*!< 0x00080000 */
+#define RTC_TSTR_MNT_Pos             (12U)
+#define RTC_TSTR_MNT_Msk             (0x7UL << RTC_TSTR_MNT_Pos)               /*!< 0x00007000 */
+#define RTC_TSTR_MNT                 RTC_TSTR_MNT_Msk
+#define RTC_TSTR_MNT_0               (0x1UL << RTC_TSTR_MNT_Pos)               /*!< 0x00001000 */
+#define RTC_TSTR_MNT_1               (0x2UL << RTC_TSTR_MNT_Pos)               /*!< 0x00002000 */
+#define RTC_TSTR_MNT_2               (0x4UL << RTC_TSTR_MNT_Pos)                /*!< 0x00004000 */
+#define RTC_TSTR_MNU_Pos             (8U)
+#define RTC_TSTR_MNU_Msk             (0xFUL << RTC_TSTR_MNU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSTR_MNU                 RTC_TSTR_MNU_Msk
+#define RTC_TSTR_MNU_0               (0x1UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000100 */
+#define RTC_TSTR_MNU_1               (0x2UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000200 */
+#define RTC_TSTR_MNU_2               (0x4UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000400 */
+#define RTC_TSTR_MNU_3               (0x8UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000800 */
+#define RTC_TSTR_ST_Pos              (4U)
+#define RTC_TSTR_ST_Msk              (0x7UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000070 */
+#define RTC_TSTR_ST                  RTC_TSTR_ST_Msk
+#define RTC_TSTR_ST_0                (0x1UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000010 */
+#define RTC_TSTR_ST_1                (0x2UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000020 */
+#define RTC_TSTR_ST_2                (0x4UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000040 */
+#define RTC_TSTR_SU_Pos              (0U)
+#define RTC_TSTR_SU_Msk              (0xFUL << RTC_TSTR_SU_Pos)                 /*!< 0x0000000F */
+#define RTC_TSTR_SU                  RTC_TSTR_SU_Msk
+#define RTC_TSTR_SU_0                (0x1UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000001 */
+#define RTC_TSTR_SU_1                (0x2UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000002 */
+#define RTC_TSTR_SU_2                (0x4UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000004 */
+#define RTC_TSTR_SU_3                (0x8UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSDR register  *****************/
+#define RTC_TSDR_WDU_Pos             (13U)
+#define RTC_TSDR_WDU_Msk             (0x7UL << RTC_TSDR_WDU_Pos)               /*!< 0x0000E000 */
+#define RTC_TSDR_WDU                 RTC_TSDR_WDU_Msk                          /*!< Week day units > */
+#define RTC_TSDR_WDU_0               (0x1UL << RTC_TSDR_WDU_Pos)               /*!< 0x00002000 */
+#define RTC_TSDR_WDU_1               (0x2UL << RTC_TSDR_WDU_Pos)               /*!< 0x00004000 */
+#define RTC_TSDR_WDU_2               (0x4UL << RTC_TSDR_WDU_Pos)               /*!< 0x00008000 */
+#define RTC_TSDR_MT_Pos              (12U)
+#define RTC_TSDR_MT_Msk              (0x1UL << RTC_TSDR_MT_Pos)                /*!< 0x00001000 */
+#define RTC_TSDR_MT                  RTC_TSDR_MT_Msk
+#define RTC_TSDR_MU_Pos              (8U)
+#define RTC_TSDR_MU_Msk              (0xFUL << RTC_TSDR_MU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSDR_MU                  RTC_TSDR_MU_Msk
+#define RTC_TSDR_MU_0                (0x1UL << RTC_TSDR_MU_Pos)                /*!< 0x00000100 */
+#define RTC_TSDR_MU_1                (0x2UL << RTC_TSDR_MU_Pos)                /*!< 0x00000200 */
+#define RTC_TSDR_MU_2                (0x4UL << RTC_TSDR_MU_Pos)                /*!< 0x00000400 */
+#define RTC_TSDR_MU_3                (0x8UL << RTC_TSDR_MU_Pos)                /*!< 0x00000800 */
+#define RTC_TSDR_DT_Pos              (4U)
+#define RTC_TSDR_DT_Msk              (0x3UL << RTC_TSDR_DT_Pos)                /*!< 0x00000030 */
+#define RTC_TSDR_DT                  RTC_TSDR_DT_Msk
+#define RTC_TSDR_DT_0                (0x1UL << RTC_TSDR_DT_Pos)                /*!< 0x00000010 */
+#define RTC_TSDR_DT_1                (0x2UL << RTC_TSDR_DT_Pos)                /*!< 0x00000020 */
+#define RTC_TSDR_DU_Pos              (0U)
+#define RTC_TSDR_DU_Msk              (0xFUL << RTC_TSDR_DU_Pos)                /*!< 0x0000000F */
+#define RTC_TSDR_DU                  RTC_TSDR_DU_Msk
+#define RTC_TSDR_DU_0                (0x1UL << RTC_TSDR_DU_Pos)                /*!< 0x00000001 */
+#define RTC_TSDR_DU_1                (0x2UL << RTC_TSDR_DU_Pos)                /*!< 0x00000002 */
+#define RTC_TSDR_DU_2                (0x4UL << RTC_TSDR_DU_Pos)                /*!< 0x00000004 */
+#define RTC_TSDR_DU_3                (0x8UL << RTC_TSDR_DU_Pos)                /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSSSR register  ****************/
+#define RTC_TSSSR_SS_Pos             (0U)
+#define RTC_TSSSR_SS_Msk             (0xFFFFUL << RTC_TSSSR_SS_Pos)            /*!< 0x0000FFFF */
+#define RTC_TSSSR_SS                 RTC_TSSSR_SS_Msk                          /*!< Sub second value > */
+
+/********************  Bits definition for RTC_ALRMAR register  ***************/
+#define RTC_ALRMAR_MSK4_Pos          (31U)
+#define RTC_ALRMAR_MSK4_Msk          (0x1UL << RTC_ALRMAR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMAR_MSK4              RTC_ALRMAR_MSK4_Msk
+#define RTC_ALRMAR_WDSEL_Pos         (30U)
+#define RTC_ALRMAR_WDSEL_Msk         (0x1UL << RTC_ALRMAR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMAR_WDSEL             RTC_ALRMAR_WDSEL_Msk
+#define RTC_ALRMAR_DT_Pos            (28U)
+#define RTC_ALRMAR_DT_Msk            (0x3UL << RTC_ALRMAR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMAR_DT                RTC_ALRMAR_DT_Msk
+#define RTC_ALRMAR_DT_0              (0x1UL << RTC_ALRMAR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMAR_DT_1              (0x2UL << RTC_ALRMAR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMAR_DU_Pos            (24U)
+#define RTC_ALRMAR_DU_Msk            (0xFUL << RTC_ALRMAR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMAR_DU                RTC_ALRMAR_DU_Msk
+#define RTC_ALRMAR_DU_0              (0x1UL << RTC_ALRMAR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMAR_DU_1              (0x2UL << RTC_ALRMAR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMAR_DU_2              (0x4UL << RTC_ALRMAR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMAR_DU_3              (0x8UL << RTC_ALRMAR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMAR_MSK3_Pos          (23U)
+#define RTC_ALRMAR_MSK3_Msk          (0x1UL << RTC_ALRMAR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMAR_MSK3              RTC_ALRMAR_MSK3_Msk
+#define RTC_ALRMAR_PM_Pos            (22U)
+#define RTC_ALRMAR_PM_Msk            (0x1UL << RTC_ALRMAR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMAR_PM                RTC_ALRMAR_PM_Msk
+#define RTC_ALRMAR_HT_Pos            (20U)
+#define RTC_ALRMAR_HT_Msk            (0x3UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMAR_HT                RTC_ALRMAR_HT_Msk
+#define RTC_ALRMAR_HT_0              (0x1UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMAR_HT_1              (0x2UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMAR_HU_Pos            (16U)
+#define RTC_ALRMAR_HU_Msk            (0xFUL << RTC_ALRMAR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMAR_HU                RTC_ALRMAR_HU_Msk
+#define RTC_ALRMAR_HU_0              (0x1UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMAR_HU_1              (0x2UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMAR_HU_2              (0x4UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMAR_HU_3              (0x8UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMAR_MSK2_Pos          (15U)
+#define RTC_ALRMAR_MSK2_Msk          (0x1UL << RTC_ALRMAR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMAR_MSK2              RTC_ALRMAR_MSK2_Msk
+#define RTC_ALRMAR_MNT_Pos           (12U)
+#define RTC_ALRMAR_MNT_Msk           (0x7UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMAR_MNT               RTC_ALRMAR_MNT_Msk
+#define RTC_ALRMAR_MNT_0             (0x1UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMAR_MNT_1             (0x2UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMAR_MNT_2             (0x4UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMAR_MNU_Pos           (8U)
+#define RTC_ALRMAR_MNU_Msk           (0xFUL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMAR_MNU               RTC_ALRMAR_MNU_Msk
+#define RTC_ALRMAR_MNU_0             (0x1UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMAR_MNU_1             (0x2UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMAR_MNU_2             (0x4UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMAR_MNU_3             (0x8UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMAR_MSK1_Pos          (7U)
+#define RTC_ALRMAR_MSK1_Msk          (0x1UL << RTC_ALRMAR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMAR_MSK1              RTC_ALRMAR_MSK1_Msk
+#define RTC_ALRMAR_ST_Pos            (4U)
+#define RTC_ALRMAR_ST_Msk            (0x7UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMAR_ST                RTC_ALRMAR_ST_Msk
+#define RTC_ALRMAR_ST_0              (0x1UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMAR_ST_1              (0x2UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMAR_ST_2              (0x4UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMAR_SU_Pos            (0U)
+#define RTC_ALRMAR_SU_Msk            (0xFUL << RTC_ALRMAR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMAR_SU                RTC_ALRMAR_SU_Msk
+#define RTC_ALRMAR_SU_0              (0x1UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMAR_SU_1              (0x2UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMAR_SU_2              (0x4UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMAR_SU_3              (0x8UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMASSR_MASKSS_Pos      (24U)
+#define RTC_ALRMASSR_MASKSS_Msk      (0xFUL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMASSR_MASKSS          RTC_ALRMASSR_MASKSS_Msk
+#define RTC_ALRMASSR_MASKSS_0        (0x1UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMASSR_MASKSS_1        (0x2UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMASSR_MASKSS_2        (0x4UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMASSR_MASKSS_3        (0x8UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMASSR_SS_Pos          (0U)
+#define RTC_ALRMASSR_SS_Msk          (0x7FFFUL << RTC_ALRMASSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMASSR_SS              RTC_ALRMASSR_SS_Msk
+
+/********************  Bits definition for RTC_ALRMBR register  ***************/
+#define RTC_ALRMBR_MSK4_Pos          (31U)
+#define RTC_ALRMBR_MSK4_Msk          (0x1UL << RTC_ALRMBR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMBR_MSK4              RTC_ALRMBR_MSK4_Msk
+#define RTC_ALRMBR_WDSEL_Pos         (30U)
+#define RTC_ALRMBR_WDSEL_Msk         (0x1UL << RTC_ALRMBR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMBR_WDSEL             RTC_ALRMBR_WDSEL_Msk
+#define RTC_ALRMBR_DT_Pos            (28U)
+#define RTC_ALRMBR_DT_Msk            (0x3UL << RTC_ALRMBR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMBR_DT                RTC_ALRMBR_DT_Msk
+#define RTC_ALRMBR_DT_0              (0x1UL << RTC_ALRMBR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMBR_DT_1              (0x2UL << RTC_ALRMBR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMBR_DU_Pos            (24U)
+#define RTC_ALRMBR_DU_Msk            (0xFUL << RTC_ALRMBR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMBR_DU                RTC_ALRMBR_DU_Msk
+#define RTC_ALRMBR_DU_0              (0x1UL << RTC_ALRMBR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMBR_DU_1              (0x2UL << RTC_ALRMBR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMBR_DU_2              (0x4UL << RTC_ALRMBR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMBR_DU_3              (0x8UL << RTC_ALRMBR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMBR_MSK3_Pos          (23U)
+#define RTC_ALRMBR_MSK3_Msk          (0x1UL << RTC_ALRMBR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMBR_MSK3              RTC_ALRMBR_MSK3_Msk
+#define RTC_ALRMBR_PM_Pos            (22U)
+#define RTC_ALRMBR_PM_Msk            (0x1UL << RTC_ALRMBR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMBR_PM                RTC_ALRMBR_PM_Msk
+#define RTC_ALRMBR_HT_Pos            (20U)
+#define RTC_ALRMBR_HT_Msk            (0x3UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMBR_HT                RTC_ALRMBR_HT_Msk
+#define RTC_ALRMBR_HT_0              (0x1UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMBR_HT_1              (0x2UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMBR_HU_Pos            (16U)
+#define RTC_ALRMBR_HU_Msk            (0xFUL << RTC_ALRMBR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMBR_HU                RTC_ALRMBR_HU_Msk
+#define RTC_ALRMBR_HU_0              (0x1UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMBR_HU_1              (0x2UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMBR_HU_2              (0x4UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMBR_HU_3              (0x8UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMBR_MSK2_Pos          (15U)
+#define RTC_ALRMBR_MSK2_Msk          (0x1UL << RTC_ALRMBR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMBR_MSK2              RTC_ALRMBR_MSK2_Msk
+#define RTC_ALRMBR_MNT_Pos           (12U)
+#define RTC_ALRMBR_MNT_Msk           (0x7UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMBR_MNT               RTC_ALRMBR_MNT_Msk
+#define RTC_ALRMBR_MNT_0             (0x1UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMBR_MNT_1             (0x2UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMBR_MNT_2             (0x4UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMBR_MNU_Pos           (8U)
+#define RTC_ALRMBR_MNU_Msk           (0xFUL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMBR_MNU               RTC_ALRMBR_MNU_Msk
+#define RTC_ALRMBR_MNU_0             (0x1UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMBR_MNU_1             (0x2UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMBR_MNU_2             (0x4UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMBR_MNU_3             (0x8UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMBR_MSK1_Pos          (7U)
+#define RTC_ALRMBR_MSK1_Msk          (0x1UL << RTC_ALRMBR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMBR_MSK1              RTC_ALRMBR_MSK1_Msk
+#define RTC_ALRMBR_ST_Pos            (4U)
+#define RTC_ALRMBR_ST_Msk            (0x7UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMBR_ST                RTC_ALRMBR_ST_Msk
+#define RTC_ALRMBR_ST_0              (0x1UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMBR_ST_1              (0x2UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMBR_ST_2              (0x4UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMBR_SU_Pos            (0U)
+#define RTC_ALRMBR_SU_Msk            (0xFUL << RTC_ALRMBR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMBR_SU                RTC_ALRMBR_SU_Msk
+#define RTC_ALRMBR_SU_0              (0x1UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMBR_SU_1              (0x2UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMBR_SU_2              (0x4UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMBR_SU_3              (0x8UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMBSSR_MASKSS_Pos      (24U)
+#define RTC_ALRMBSSR_MASKSS_Msk      (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMBSSR_MASKSS          RTC_ALRMBSSR_MASKSS_Msk
+#define RTC_ALRMBSSR_MASKSS_0        (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMBSSR_MASKSS_1        (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMBSSR_MASKSS_2        (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMBSSR_MASKSS_3        (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMBSSR_SS_Pos          (0U)
+#define RTC_ALRMBSSR_SS_Msk          (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMBSSR_SS              RTC_ALRMBSSR_SS_Msk
+
+/********************  Bits definition for RTC_SR register  *******************/
+#define RTC_SR_ITSF_Pos              (5U)
+#define RTC_SR_ITSF_Msk              (0x1UL << RTC_SR_ITSF_Pos)                /*!< 0x00000020 */
+#define RTC_SR_ITSF                  RTC_SR_ITSF_Msk
+#define RTC_SR_TSOVF_Pos             (4U)
+#define RTC_SR_TSOVF_Msk             (0x1UL << RTC_SR_TSOVF_Pos)               /*!< 0x00000010 */
+#define RTC_SR_TSOVF                 RTC_SR_TSOVF_Msk                          /*!< Timestamp overflow flag > */
+#define RTC_SR_TSF_Pos               (3U)
+#define RTC_SR_TSF_Msk               (0x1UL << RTC_SR_TSF_Pos)                 /*!< 0x00000008 */
+#define RTC_SR_TSF                   RTC_SR_TSF_Msk                            /*!< Timestamp flag > */
+#define RTC_SR_WUTF_Pos              (2U)
+#define RTC_SR_WUTF_Msk              (0x1UL << RTC_SR_WUTF_Pos)                /*!< 0x00000004 */
+#define RTC_SR_WUTF                  RTC_SR_WUTF_Msk                           /*!< Wakeup timer flag > */
+#define RTC_SR_ALRBF_Pos             (1U)
+#define RTC_SR_ALRBF_Msk             (0x1UL << RTC_SR_ALRBF_Pos)               /*!< 0x00000002 */
+#define RTC_SR_ALRBF                 RTC_SR_ALRBF_Msk
+#define RTC_SR_ALRAF_Pos             (0U)
+#define RTC_SR_ALRAF_Msk             (0x1UL << RTC_SR_ALRAF_Pos)               /*!< 0x00000001 */
+#define RTC_SR_ALRAF                 RTC_SR_ALRAF_Msk
+
+/********************  Bits definition for RTC_MISR register  *****************/
+#define RTC_MISR_ITSMF_Pos           (5U)
+#define RTC_MISR_ITSMF_Msk           (0x1UL << RTC_MISR_ITSMF_Pos)             /*!< 0x00000020 */
+#define RTC_MISR_ITSMF               RTC_MISR_ITSMF_Msk
+#define RTC_MISR_TSOVMF_Pos          (4U)
+#define RTC_MISR_TSOVMF_Msk          (0x1UL << RTC_MISR_TSOVMF_Pos)            /*!< 0x00000010 */
+#define RTC_MISR_TSOVMF              RTC_MISR_TSOVMF_Msk                       /*!< Timestamp overflow masked flag > */
+#define RTC_MISR_TSMF_Pos            (3U)
+#define RTC_MISR_TSMF_Msk            (0x1UL << RTC_MISR_TSMF_Pos)              /*!< 0x00000008 */
+#define RTC_MISR_TSMF                RTC_MISR_TSMF_Msk                         /*!< Timestamp masked flag > */
+#define RTC_MISR_WUTMF_Pos           (2U)
+#define RTC_MISR_WUTMF_Msk           (0x1UL << RTC_MISR_WUTMF_Pos)             /*!< 0x00000004 */
+#define RTC_MISR_WUTMF               RTC_MISR_WUTMF_Msk                        /*!< Wakeup timer masked flag > */
+#define RTC_MISR_ALRBMF_Pos          (1U)
+#define RTC_MISR_ALRBMF_Msk          (0x1UL << RTC_MISR_ALRBMF_Pos)            /*!< 0x00000002 */
+#define RTC_MISR_ALRBMF              RTC_MISR_ALRBMF_Msk
+#define RTC_MISR_ALRAMF_Pos          (0U)
+#define RTC_MISR_ALRAMF_Msk          (0x1UL << RTC_MISR_ALRAMF_Pos)            /*!< 0x00000001 */
+#define RTC_MISR_ALRAMF              RTC_MISR_ALRAMF_Msk
+
+/********************  Bits definition for RTC_SCR register  ******************/
+#define RTC_SCR_CITSF_Pos            (5U)
+#define RTC_SCR_CITSF_Msk            (0x1UL << RTC_SCR_CITSF_Pos)              /*!< 0x00000020 */
+#define RTC_SCR_CITSF                RTC_SCR_CITSF_Msk
+#define RTC_SCR_CTSOVF_Pos           (4U)
+#define RTC_SCR_CTSOVF_Msk           (0x1UL << RTC_SCR_CTSOVF_Pos)             /*!< 0x00000010 */
+#define RTC_SCR_CTSOVF               RTC_SCR_CTSOVF_Msk                        /*!< Clear timestamp overflow flag > */
+#define RTC_SCR_CTSF_Pos             (3U)
+#define RTC_SCR_CTSF_Msk             (0x1UL << RTC_SCR_CTSF_Pos)               /*!< 0x00000008 */
+#define RTC_SCR_CTSF                 RTC_SCR_CTSF_Msk                          /*!< Clear timestamp flag > */
+#define RTC_SCR_CWUTF_Pos            (2U)
+#define RTC_SCR_CWUTF_Msk            (0x1UL << RTC_SCR_CWUTF_Pos)              /*!< 0x00000004 */
+#define RTC_SCR_CWUTF                RTC_SCR_CWUTF_Msk                         /*!< Clear wakeup timer flag > */
+#define RTC_SCR_CALRBF_Pos           (1U)
+#define RTC_SCR_CALRBF_Msk           (0x1UL << RTC_SCR_CALRBF_Pos)             /*!< 0x00000002 */
+#define RTC_SCR_CALRBF               RTC_SCR_CALRBF_Msk
+#define RTC_SCR_CALRAF_Pos           (0U)
+#define RTC_SCR_CALRAF_Msk           (0x1UL << RTC_SCR_CALRAF_Pos)             /*!< 0x00000001 */
+#define RTC_SCR_CALRAF               RTC_SCR_CALRAF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                     Tamper and backup register (TAMP)                      */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for TAMP_CR1 register  *****************/
+#define TAMP_CR1_TAMP1E_Pos          (0U)
+#define TAMP_CR1_TAMP1E_Msk          (0x1UL << TAMP_CR1_TAMP1E_Pos)             /*!< 0x00000001 */
+#define TAMP_CR1_TAMP1E              TAMP_CR1_TAMP1E_Msk
+#define TAMP_CR1_TAMP2E_Pos          (1U)
+#define TAMP_CR1_TAMP2E_Msk          (0x1UL << TAMP_CR1_TAMP2E_Pos)             /*!< 0x00000002 */
+#define TAMP_CR1_TAMP2E              TAMP_CR1_TAMP2E_Msk
+#define TAMP_CR1_ITAMP3E_Pos         (18U)
+#define TAMP_CR1_ITAMP3E_Msk         (0x1UL << TAMP_CR1_ITAMP3E_Pos)            /*!< 0x00040000 */
+#define TAMP_CR1_ITAMP3E             TAMP_CR1_ITAMP3E_Msk
+#define TAMP_CR1_ITAMP4E_Pos         (19U)
+#define TAMP_CR1_ITAMP4E_Msk         (0x1UL << TAMP_CR1_ITAMP4E_Pos)            /*!< 0x00080000 */
+#define TAMP_CR1_ITAMP4E             TAMP_CR1_ITAMP4E_Msk
+#define TAMP_CR1_ITAMP5E_Pos         (20U)
+#define TAMP_CR1_ITAMP5E_Msk         (0x1UL << TAMP_CR1_ITAMP5E_Pos)            /*!< 0x00100000 */
+#define TAMP_CR1_ITAMP5E             TAMP_CR1_ITAMP5E_Msk
+#define TAMP_CR1_ITAMP6E_Pos         (21U)
+#define TAMP_CR1_ITAMP6E_Msk         (0x1UL << TAMP_CR1_ITAMP6E_Pos)            /*!< 0x00200000 */
+#define TAMP_CR1_ITAMP6E             TAMP_CR1_ITAMP6E_Msk
+
+/********************  Bits definition for TAMP_CR2 register  *****************/
+#define TAMP_CR2_TAMP1NOERASE_Pos    (0U)
+#define TAMP_CR2_TAMP1NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos)       /*!< 0x00000001 */
+#define TAMP_CR2_TAMP1NOERASE        TAMP_CR2_TAMP1NOERASE_Msk
+#define TAMP_CR2_TAMP2NOERASE_Pos    (1U)
+#define TAMP_CR2_TAMP2NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos)       /*!< 0x00000002 */
+#define TAMP_CR2_TAMP2NOERASE        TAMP_CR2_TAMP2NOERASE_Msk
+#define TAMP_CR2_TAMP1MSK_Pos        (16U)
+#define TAMP_CR2_TAMP1MSK_Msk        (0x1UL << TAMP_CR2_TAMP1MSK_Pos)           /*!< 0x00010000 */
+#define TAMP_CR2_TAMP1MSK            TAMP_CR2_TAMP1MSK_Msk
+#define TAMP_CR2_TAMP2MSK_Pos        (17U)
+#define TAMP_CR2_TAMP2MSK_Msk        (0x1UL << TAMP_CR2_TAMP2MSK_Pos)           /*!< 0x00020000 */
+#define TAMP_CR2_TAMP2MSK            TAMP_CR2_TAMP2MSK_Msk
+#define TAMP_CR2_TAMP1TRG_Pos        (24U)
+#define TAMP_CR2_TAMP1TRG_Msk        (0x1UL << TAMP_CR2_TAMP1TRG_Pos)           /*!< 0x01000000 */
+#define TAMP_CR2_TAMP1TRG            TAMP_CR2_TAMP1TRG_Msk
+#define TAMP_CR2_TAMP2TRG_Pos        (25U)
+#define TAMP_CR2_TAMP2TRG_Msk        (0x1UL << TAMP_CR2_TAMP2TRG_Pos)           /*!< 0x02000000 */
+#define TAMP_CR2_TAMP2TRG            TAMP_CR2_TAMP2TRG_Msk
+
+/********************  Bits definition for TAMP_FLTCR register  ***************/
+#define TAMP_FLTCR_TAMPFREQ_0        0x00000001U
+#define TAMP_FLTCR_TAMPFREQ_1        0x00000002U
+#define TAMP_FLTCR_TAMPFREQ_2        0x00000004U
+#define TAMP_FLTCR_TAMPFREQ_Pos      (0U)
+#define TAMP_FLTCR_TAMPFREQ_Msk      (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos)         /*!< 0x00000007 */
+#define TAMP_FLTCR_TAMPFREQ          TAMP_FLTCR_TAMPFREQ_Msk
+#define TAMP_FLTCR_TAMPFLT_0         0x00000008U
+#define TAMP_FLTCR_TAMPFLT_1         0x00000010U
+#define TAMP_FLTCR_TAMPFLT_Pos       (3U)
+#define TAMP_FLTCR_TAMPFLT_Msk       (0x3UL << TAMP_FLTCR_TAMPFLT_Pos)          /*!< 0x00000018 */
+#define TAMP_FLTCR_TAMPFLT           TAMP_FLTCR_TAMPFLT_Msk
+#define TAMP_FLTCR_TAMPPRCH_0        0x00000020U
+#define TAMP_FLTCR_TAMPPRCH_1        0x00000040U
+#define TAMP_FLTCR_TAMPPRCH_Pos      (5U)
+#define TAMP_FLTCR_TAMPPRCH_Msk      (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos)         /*!< 0x00000060 */
+#define TAMP_FLTCR_TAMPPRCH          TAMP_FLTCR_TAMPPRCH_Msk
+#define TAMP_FLTCR_TAMPPUDIS_Pos     (7U)
+#define TAMP_FLTCR_TAMPPUDIS_Msk     (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos)        /*!< 0x00000080 */
+#define TAMP_FLTCR_TAMPPUDIS         TAMP_FLTCR_TAMPPUDIS_Msk
+
+/********************  Bits definition for TAMP_IER register  *****************/
+#define TAMP_IER_TAMP1IE_Pos         (0U)
+#define TAMP_IER_TAMP1IE_Msk         (0x1UL << TAMP_IER_TAMP1IE_Pos)            /*!< 0x00000001 */
+#define TAMP_IER_TAMP1IE             TAMP_IER_TAMP1IE_Msk
+#define TAMP_IER_TAMP2IE_Pos         (1U)
+#define TAMP_IER_TAMP2IE_Msk         (0x1UL << TAMP_IER_TAMP2IE_Pos)            /*!< 0x00000002 */
+#define TAMP_IER_TAMP2IE             TAMP_IER_TAMP2IE_Msk
+#define TAMP_IER_ITAMP3IE_Pos        (18U)
+#define TAMP_IER_ITAMP3IE_Msk        (0x1UL << TAMP_IER_ITAMP3IE_Pos)           /*!< 0x00040000 */
+#define TAMP_IER_ITAMP3IE            TAMP_IER_ITAMP3IE_Msk
+#define TAMP_IER_ITAMP4IE_Pos        (19U)
+#define TAMP_IER_ITAMP4IE_Msk        (0x1UL << TAMP_IER_ITAMP4IE_Pos)           /*!< 0x00080000 */
+#define TAMP_IER_ITAMP4IE            TAMP_IER_ITAMP4IE_Msk
+#define TAMP_IER_ITAMP5IE_Pos        (20U)
+#define TAMP_IER_ITAMP5IE_Msk        (0x1UL << TAMP_IER_ITAMP5IE_Pos)           /*!< 0x00100000 */
+#define TAMP_IER_ITAMP5IE            TAMP_IER_ITAMP5IE_Msk
+#define TAMP_IER_ITAMP6IE_Pos        (21U)
+#define TAMP_IER_ITAMP6IE_Msk        (0x1UL << TAMP_IER_ITAMP6IE_Pos)           /*!< 0x00200000 */
+#define TAMP_IER_ITAMP6IE            TAMP_IER_ITAMP6IE_Msk
+
+/********************  Bits definition for TAMP_SR register  ******************/
+#define TAMP_SR_TAMP1F_Pos           (0U)
+#define TAMP_SR_TAMP1F_Msk           (0x1UL << TAMP_SR_TAMP1F_Pos)              /*!< 0x00000001 */
+#define TAMP_SR_TAMP1F               TAMP_SR_TAMP1F_Msk
+#define TAMP_SR_TAMP2F_Pos           (1U)
+#define TAMP_SR_TAMP2F_Msk           (0x1UL << TAMP_SR_TAMP2F_Pos)              /*!< 0x00000002 */
+#define TAMP_SR_TAMP2F               TAMP_SR_TAMP2F_Msk
+#define TAMP_SR_ITAMP3F_Pos          (18U)
+#define TAMP_SR_ITAMP3F_Msk          (0x1UL << TAMP_SR_ITAMP3F_Pos)             /*!< 0x00040000 */
+#define TAMP_SR_ITAMP3F              TAMP_SR_ITAMP3F_Msk
+#define TAMP_SR_ITAMP4F_Pos          (19U)
+#define TAMP_SR_ITAMP4F_Msk          (0x1UL << TAMP_SR_ITAMP4F_Pos)             /*!< 0x00080000 */
+#define TAMP_SR_ITAMP4F              TAMP_SR_ITAMP4F_Msk
+#define TAMP_SR_ITAMP5F_Pos          (20U)
+#define TAMP_SR_ITAMP5F_Msk          (0x1UL << TAMP_SR_ITAMP5F_Pos)             /*!< 0x00100000 */
+#define TAMP_SR_ITAMP5F              TAMP_SR_ITAMP5F_Msk
+#define TAMP_SR_ITAMP6F_Pos          (21U)
+#define TAMP_SR_ITAMP6F_Msk          (0x1UL << TAMP_SR_ITAMP6F_Pos)             /*!< 0x00200000 */
+#define TAMP_SR_ITAMP6F              TAMP_SR_ITAMP6F_Msk
+
+/********************  Bits definition for TAMP_MISR register  ****************/
+#define TAMP_MISR_TAMP1MF_Pos        (0U)
+#define TAMP_MISR_TAMP1MF_Msk        (0x1UL << TAMP_MISR_TAMP1MF_Pos)           /*!< 0x00000001 */
+#define TAMP_MISR_TAMP1MF            TAMP_MISR_TAMP1MF_Msk
+#define TAMP_MISR_TAMP2MF_Pos        (1U)
+#define TAMP_MISR_TAMP2MF_Msk        (0x1UL << TAMP_MISR_TAMP2MF_Pos)           /*!< 0x00000002 */
+#define TAMP_MISR_TAMP2MF            TAMP_MISR_TAMP2MF_Msk
+#define TAMP_MISR_ITAMP3MF_Pos       (18U)
+#define TAMP_MISR_ITAMP3MF_Msk       (0x1UL << TAMP_MISR_ITAMP3MF_Pos)          /*!< 0x00040000 */
+#define TAMP_MISR_ITAMP3MF           TAMP_MISR_ITAMP3MF_Msk
+#define TAMP_MISR_ITAMP4MF_Pos       (19U)
+#define TAMP_MISR_ITAMP4MF_Msk       (0x1UL << TAMP_MISR_ITAMP4MF_Pos)          /*!< 0x00080000 */
+#define TAMP_MISR_ITAMP4MF           TAMP_MISR_ITAMP4MF_Msk
+#define TAMP_MISR_ITAMP5MF_Pos       (20U)
+#define TAMP_MISR_ITAMP5MF_Msk       (0x1UL << TAMP_MISR_ITAMP5MF_Pos)          /*!< 0x00100000 */
+#define TAMP_MISR_ITAMP5MF           TAMP_MISR_ITAMP5MF_Msk
+#define TAMP_MISR_ITAMP6MF_Pos       (21U)
+#define TAMP_MISR_ITAMP6MF_Msk       (0x1UL << TAMP_MISR_ITAMP6MF_Pos)          /*!< 0x00200000 */
+#define TAMP_MISR_ITAMP6MF           TAMP_MISR_ITAMP6MF_Msk
+
+/********************  Bits definition for TAMP_SCR register  *****************/
+#define TAMP_SCR_CTAMP1F_Pos         (0U)
+#define TAMP_SCR_CTAMP1F_Msk         (0x1UL << TAMP_SCR_CTAMP1F_Pos)            /*!< 0x00000001 */
+#define TAMP_SCR_CTAMP1F             TAMP_SCR_CTAMP1F_Msk
+#define TAMP_SCR_CTAMP2F_Pos         (1U)
+#define TAMP_SCR_CTAMP2F_Msk         (0x1UL << TAMP_SCR_CTAMP2F_Pos)            /*!< 0x00000002 */
+#define TAMP_SCR_CTAMP2F             TAMP_SCR_CTAMP2F_Msk
+#define TAMP_SCR_CITAMP3F_Pos        (18U)
+#define TAMP_SCR_CITAMP3F_Msk        (0x1UL << TAMP_SCR_CITAMP3F_Pos)           /*!< 0x00040000 */
+#define TAMP_SCR_CITAMP3F            TAMP_SCR_CITAMP3F_Msk
+#define TAMP_SCR_CITAMP4F_Pos        (19U)
+#define TAMP_SCR_CITAMP4F_Msk        (0x1UL << TAMP_SCR_CITAMP4F_Pos)           /*!< 0x00080000 */
+#define TAMP_SCR_CITAMP4F            TAMP_SCR_CITAMP4F_Msk
+#define TAMP_SCR_CITAMP5F_Pos        (20U)
+#define TAMP_SCR_CITAMP5F_Msk        (0x1UL << TAMP_SCR_CITAMP5F_Pos)           /*!< 0x00100000 */
+#define TAMP_SCR_CITAMP5F            TAMP_SCR_CITAMP5F_Msk
+#define TAMP_SCR_CITAMP6F_Pos        (21U)
+#define TAMP_SCR_CITAMP6F_Msk        (0x1UL << TAMP_SCR_CITAMP6F_Pos)           /*!< 0x00200000 */
+#define TAMP_SCR_CITAMP6F            TAMP_SCR_CITAMP6F_Msk
+
+/********************  Bits definition for TAMP_BKP0R register  ***************/
+#define TAMP_BKP0R_Pos               (0U)
+#define TAMP_BKP0R_Msk               (0xFFFFFFFFUL << TAMP_BKP0R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP0R                   TAMP_BKP0R_Msk
+
+/********************  Bits definition for TAMP_BKP1R register  ***************/
+#define TAMP_BKP1R_Pos               (0U)
+#define TAMP_BKP1R_Msk               (0xFFFFFFFFUL << TAMP_BKP1R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP1R                   TAMP_BKP1R_Msk
+
+/********************  Bits definition for TAMP_BKP2R register  ***************/
+#define TAMP_BKP2R_Pos               (0U)
+#define TAMP_BKP2R_Msk               (0xFFFFFFFFUL << TAMP_BKP2R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP2R                   TAMP_BKP2R_Msk
+
+/********************  Bits definition for TAMP_BKP3R register  ***************/
+#define TAMP_BKP3R_Pos               (0U)
+#define TAMP_BKP3R_Msk               (0xFFFFFFFFUL << TAMP_BKP3R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP3R                   TAMP_BKP3R_Msk
+
+/********************  Bits definition for TAMP_BKP4R register  ***************/
+#define TAMP_BKP4R_Pos               (0U)
+#define TAMP_BKP4R_Msk               (0xFFFFFFFFUL << TAMP_BKP4R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP4R                   TAMP_BKP4R_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Serial Peripheral Interface (SPI)                   */
+/*                                                                            */
+/******************************************************************************/
+/*
+ * @brief Specific device feature definitions (not present on all devices in the STM32G0 series)
+ */
+#define SPI_I2S_SUPPORT                       /*!< I2S support */
+
+/*******************  Bit definition for SPI_CR1 register  ********************/
+#define SPI_CR1_CPHA_Pos            (0U)
+#define SPI_CR1_CPHA_Msk            (0x1UL << SPI_CR1_CPHA_Pos)                /*!< 0x00000001 */
+#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           /*!<Clock Phase      */
+#define SPI_CR1_CPOL_Pos            (1U)
+#define SPI_CR1_CPOL_Msk            (0x1UL << SPI_CR1_CPOL_Pos)                /*!< 0x00000002 */
+#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           /*!<Clock Polarity   */
+#define SPI_CR1_MSTR_Pos            (2U)
+#define SPI_CR1_MSTR_Msk            (0x1UL << SPI_CR1_MSTR_Pos)                /*!< 0x00000004 */
+#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           /*!<Master Selection */
+
+#define SPI_CR1_BR_Pos              (3U)
+#define SPI_CR1_BR_Msk              (0x7UL << SPI_CR1_BR_Pos)                  /*!< 0x00000038 */
+#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             /*!<BR[2:0] bits (Baud Rate Control) */
+#define SPI_CR1_BR_0                (0x1UL << SPI_CR1_BR_Pos)                  /*!< 0x00000008 */
+#define SPI_CR1_BR_1                (0x2UL << SPI_CR1_BR_Pos)                  /*!< 0x00000010 */
+#define SPI_CR1_BR_2                (0x4UL << SPI_CR1_BR_Pos)                  /*!< 0x00000020 */
+
+#define SPI_CR1_SPE_Pos             (6U)
+#define SPI_CR1_SPE_Msk             (0x1UL << SPI_CR1_SPE_Pos)                 /*!< 0x00000040 */
+#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            /*!<SPI Enable                          */
+#define SPI_CR1_LSBFIRST_Pos        (7U)
+#define SPI_CR1_LSBFIRST_Msk        (0x1UL << SPI_CR1_LSBFIRST_Pos)            /*!< 0x00000080 */
+#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       /*!<Frame Format                        */
+#define SPI_CR1_SSI_Pos             (8U)
+#define SPI_CR1_SSI_Msk             (0x1UL << SPI_CR1_SSI_Pos)                 /*!< 0x00000100 */
+#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            /*!<Internal slave select               */
+#define SPI_CR1_SSM_Pos             (9U)
+#define SPI_CR1_SSM_Msk             (0x1UL << SPI_CR1_SSM_Pos)                 /*!< 0x00000200 */
+#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            /*!<Software slave management           */
+#define SPI_CR1_RXONLY_Pos          (10U)
+#define SPI_CR1_RXONLY_Msk          (0x1UL << SPI_CR1_RXONLY_Pos)              /*!< 0x00000400 */
+#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         /*!<Receive only                        */
+#define SPI_CR1_CRCL_Pos            (11U)
+#define SPI_CR1_CRCL_Msk            (0x1UL << SPI_CR1_CRCL_Pos)                /*!< 0x00000800 */
+#define SPI_CR1_CRCL                SPI_CR1_CRCL_Msk                           /*!< CRC Length */
+#define SPI_CR1_CRCNEXT_Pos         (12U)
+#define SPI_CR1_CRCNEXT_Msk         (0x1UL << SPI_CR1_CRCNEXT_Pos)             /*!< 0x00001000 */
+#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        /*!<Transmit CRC next                   */
+#define SPI_CR1_CRCEN_Pos           (13U)
+#define SPI_CR1_CRCEN_Msk           (0x1UL << SPI_CR1_CRCEN_Pos)               /*!< 0x00002000 */
+#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          /*!<Hardware CRC calculation enable     */
+#define SPI_CR1_BIDIOE_Pos          (14U)
+#define SPI_CR1_BIDIOE_Msk          (0x1UL << SPI_CR1_BIDIOE_Pos)              /*!< 0x00004000 */
+#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         /*!<Output enable in bidirectional mode */
+#define SPI_CR1_BIDIMODE_Pos        (15U)
+#define SPI_CR1_BIDIMODE_Msk        (0x1UL << SPI_CR1_BIDIMODE_Pos)            /*!< 0x00008000 */
+#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       /*!<Bidirectional data mode enable      */
+
+/*******************  Bit definition for SPI_CR2 register  ********************/
+#define SPI_CR2_RXDMAEN_Pos         (0U)
+#define SPI_CR2_RXDMAEN_Msk         (0x1UL << SPI_CR2_RXDMAEN_Pos)             /*!< 0x00000001 */
+#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        /*!< Rx Buffer DMA Enable */
+#define SPI_CR2_TXDMAEN_Pos         (1U)
+#define SPI_CR2_TXDMAEN_Msk         (0x1UL << SPI_CR2_TXDMAEN_Pos)             /*!< 0x00000002 */
+#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        /*!< Tx Buffer DMA Enable */
+#define SPI_CR2_SSOE_Pos            (2U)
+#define SPI_CR2_SSOE_Msk            (0x1UL << SPI_CR2_SSOE_Pos)                /*!< 0x00000004 */
+#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           /*!< SS Output Enable */
+#define SPI_CR2_NSSP_Pos            (3U)
+#define SPI_CR2_NSSP_Msk            (0x1UL << SPI_CR2_NSSP_Pos)                /*!< 0x00000008 */
+#define SPI_CR2_NSSP                SPI_CR2_NSSP_Msk                           /*!< NSS pulse management Enable */
+#define SPI_CR2_FRF_Pos             (4U)
+#define SPI_CR2_FRF_Msk             (0x1UL << SPI_CR2_FRF_Pos)                 /*!< 0x00000010 */
+#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            /*!< Frame Format Enable */
+#define SPI_CR2_ERRIE_Pos           (5U)
+#define SPI_CR2_ERRIE_Msk           (0x1UL << SPI_CR2_ERRIE_Pos)               /*!< 0x00000020 */
+#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          /*!< Error Interrupt Enable */
+#define SPI_CR2_RXNEIE_Pos          (6U)
+#define SPI_CR2_RXNEIE_Msk          (0x1UL << SPI_CR2_RXNEIE_Pos)              /*!< 0x00000040 */
+#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         /*!< RX buffer Not Empty Interrupt Enable */
+#define SPI_CR2_TXEIE_Pos           (7U)
+#define SPI_CR2_TXEIE_Msk           (0x1UL << SPI_CR2_TXEIE_Pos)               /*!< 0x00000080 */
+#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          /*!< Tx buffer Empty Interrupt Enable */
+#define SPI_CR2_DS_Pos              (8U)
+#define SPI_CR2_DS_Msk              (0xFUL << SPI_CR2_DS_Pos)                  /*!< 0x00000F00 */
+#define SPI_CR2_DS                  SPI_CR2_DS_Msk                             /*!< DS[3:0] Data Size */
+#define SPI_CR2_DS_0                (0x1UL << SPI_CR2_DS_Pos)                  /*!< 0x00000100 */
+#define SPI_CR2_DS_1                (0x2UL << SPI_CR2_DS_Pos)                  /*!< 0x00000200 */
+#define SPI_CR2_DS_2                (0x4UL << SPI_CR2_DS_Pos)                  /*!< 0x00000400 */
+#define SPI_CR2_DS_3                (0x8UL << SPI_CR2_DS_Pos)                  /*!< 0x00000800 */
+#define SPI_CR2_FRXTH_Pos           (12U)
+#define SPI_CR2_FRXTH_Msk           (0x1UL << SPI_CR2_FRXTH_Pos)               /*!< 0x00001000 */
+#define SPI_CR2_FRXTH               SPI_CR2_FRXTH_Msk                          /*!< FIFO reception Threshold */
+#define SPI_CR2_LDMARX_Pos          (13U)
+#define SPI_CR2_LDMARX_Msk          (0x1UL << SPI_CR2_LDMARX_Pos)              /*!< 0x00002000 */
+#define SPI_CR2_LDMARX              SPI_CR2_LDMARX_Msk                         /*!< Last DMA transfer for reception */
+#define SPI_CR2_LDMATX_Pos          (14U)
+#define SPI_CR2_LDMATX_Msk          (0x1UL << SPI_CR2_LDMATX_Pos)              /*!< 0x00004000 */
+#define SPI_CR2_LDMATX              SPI_CR2_LDMATX_Msk                         /*!< Last DMA transfer for transmission */
+
+/********************  Bit definition for SPI_SR register  ********************/
+#define SPI_SR_RXNE_Pos             (0U)
+#define SPI_SR_RXNE_Msk             (0x1UL << SPI_SR_RXNE_Pos)                 /*!< 0x00000001 */
+#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            /*!< Receive buffer Not Empty */
+#define SPI_SR_TXE_Pos              (1U)
+#define SPI_SR_TXE_Msk              (0x1UL << SPI_SR_TXE_Pos)                  /*!< 0x00000002 */
+#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             /*!< Transmit buffer Empty */
+#define SPI_SR_CHSIDE_Pos           (2U)
+#define SPI_SR_CHSIDE_Msk           (0x1UL << SPI_SR_CHSIDE_Pos)               /*!< 0x00000004 */
+#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          /*!< Channel side */
+#define SPI_SR_UDR_Pos              (3U)
+#define SPI_SR_UDR_Msk              (0x1UL << SPI_SR_UDR_Pos)                  /*!< 0x00000008 */
+#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             /*!< Underrun flag */
+#define SPI_SR_CRCERR_Pos           (4U)
+#define SPI_SR_CRCERR_Msk           (0x1UL << SPI_SR_CRCERR_Pos)               /*!< 0x00000010 */
+#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          /*!< CRC Error flag */
+#define SPI_SR_MODF_Pos             (5U)
+#define SPI_SR_MODF_Msk             (0x1UL << SPI_SR_MODF_Pos)                 /*!< 0x00000020 */
+#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            /*!< Mode fault */
+#define SPI_SR_OVR_Pos              (6U)
+#define SPI_SR_OVR_Msk              (0x1UL << SPI_SR_OVR_Pos)                  /*!< 0x00000040 */
+#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             /*!< Overrun flag */
+#define SPI_SR_BSY_Pos              (7U)
+#define SPI_SR_BSY_Msk              (0x1UL << SPI_SR_BSY_Pos)                  /*!< 0x00000080 */
+#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             /*!< Busy flag */
+#define SPI_SR_FRE_Pos              (8U)
+#define SPI_SR_FRE_Msk              (0x1UL << SPI_SR_FRE_Pos)                  /*!< 0x00000100 */
+#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             /*!< TI frame format error */
+#define SPI_SR_FRLVL_Pos            (9U)
+#define SPI_SR_FRLVL_Msk            (0x3UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000600 */
+#define SPI_SR_FRLVL                SPI_SR_FRLVL_Msk                           /*!< FIFO Reception Level */
+#define SPI_SR_FRLVL_0              (0x1UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000200 */
+#define SPI_SR_FRLVL_1              (0x2UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000400 */
+#define SPI_SR_FTLVL_Pos            (11U)
+#define SPI_SR_FTLVL_Msk            (0x3UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001800 */
+#define SPI_SR_FTLVL                SPI_SR_FTLVL_Msk                           /*!< FIFO Transmission Level */
+#define SPI_SR_FTLVL_0              (0x1UL << SPI_SR_FTLVL_Pos)                /*!< 0x00000800 */
+#define SPI_SR_FTLVL_1              (0x2UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001000 */
+
+/********************  Bit definition for SPI_DR register  ********************/
+#define SPI_DR_DR_Pos               (0U)
+#define SPI_DR_DR_Msk               (0xFFFFUL << SPI_DR_DR_Pos)                /*!< 0x0000FFFF */
+#define SPI_DR_DR                   SPI_DR_DR_Msk                              /*!<Data Register           */
+
+/*******************  Bit definition for SPI_CRCPR register  ******************/
+#define SPI_CRCPR_CRCPOLY_Pos       (0U)
+#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)        /*!< 0x0000FFFF */
+#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      /*!<CRC polynomial register */
+
+/******************  Bit definition for SPI_RXCRCR register  ******************/
+#define SPI_RXCRCR_RXCRC_Pos        (0U)
+#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       /*!<Rx CRC Register         */
+
+/******************  Bit definition for SPI_TXCRCR register  ******************/
+#define SPI_TXCRCR_TXCRC_Pos        (0U)
+#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       /*!<Tx CRC Register         */
+
+/******************  Bit definition for SPI_I2SCFGR register  *****************/
+#define SPI_I2SCFGR_CHLEN_Pos       (0U)
+#define SPI_I2SCFGR_CHLEN_Msk       (0x1UL << SPI_I2SCFGR_CHLEN_Pos)           /*!< 0x00000001 */
+#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      /*!<Channel length (number of bits per audio channel) */
+#define SPI_I2SCFGR_DATLEN_Pos      (1U)
+#define SPI_I2SCFGR_DATLEN_Msk      (0x3UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000006 */
+#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     /*!<DATLEN[1:0] bits (Data length to be transferred) */
+#define SPI_I2SCFGR_DATLEN_0        (0x1UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000002 */
+#define SPI_I2SCFGR_DATLEN_1        (0x2UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000004 */
+#define SPI_I2SCFGR_CKPOL_Pos       (3U)
+#define SPI_I2SCFGR_CKPOL_Msk       (0x1UL << SPI_I2SCFGR_CKPOL_Pos)           /*!< 0x00000008 */
+#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      /*!<steady state clock polarity */
+#define SPI_I2SCFGR_I2SSTD_Pos      (4U)
+#define SPI_I2SCFGR_I2SSTD_Msk      (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000030 */
+#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     /*!<I2SSTD[1:0] bits (I2S standard selection) */
+#define SPI_I2SCFGR_I2SSTD_0        (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000010 */
+#define SPI_I2SCFGR_I2SSTD_1        (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000020 */
+#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)
+#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)         /*!< 0x00000080 */
+#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    /*!<PCM frame synchronization */
+#define SPI_I2SCFGR_I2SCFG_Pos      (8U)
+#define SPI_I2SCFGR_I2SCFG_Msk      (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000300 */
+#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     /*!<I2SCFG[1:0] bits (I2S configuration mode) */
+#define SPI_I2SCFGR_I2SCFG_0        (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000100 */
+#define SPI_I2SCFGR_I2SCFG_1        (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000200 */
+#define SPI_I2SCFGR_I2SE_Pos        (10U)
+#define SPI_I2SCFGR_I2SE_Msk        (0x1UL << SPI_I2SCFGR_I2SE_Pos)            /*!< 0x00000400 */
+#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       /*!<I2S Enable */
+#define SPI_I2SCFGR_I2SMOD_Pos      (11U)
+#define SPI_I2SCFGR_I2SMOD_Msk      (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)          /*!< 0x00000800 */
+#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     /*!<I2S mode selection */
+#define SPI_I2SCFGR_ASTRTEN_Pos     (12U)
+#define SPI_I2SCFGR_ASTRTEN_Msk     (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)         /*!< 0x00001000 */
+#define SPI_I2SCFGR_ASTRTEN         SPI_I2SCFGR_ASTRTEN_Msk                    /*!<Asynchronous start enable */
+
+/******************  Bit definition for SPI_I2SPR register  *******************/
+#define SPI_I2SPR_I2SDIV_Pos        (0U)
+#define SPI_I2SPR_I2SDIV_Msk        (0xFFUL << SPI_I2SPR_I2SDIV_Pos)           /*!< 0x000000FF */
+#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       /*!<I2S Linear prescaler */
+#define SPI_I2SPR_ODD_Pos           (8U)
+#define SPI_I2SPR_ODD_Msk           (0x1UL << SPI_I2SPR_ODD_Pos)               /*!< 0x00000100 */
+#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          /*!<Odd factor for the prescaler */
+#define SPI_I2SPR_MCKOE_Pos         (9U)
+#define SPI_I2SPR_MCKOE_Msk         (0x1UL << SPI_I2SPR_MCKOE_Pos)             /*!< 0x00000200 */
+#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        /*!<Master Clock Output Enable */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 SYSCFG                                     */
+/*                                                                            */
+/******************************************************************************/
+/*****************  Bit definition for SYSCFG_CFGR1 register  ****************/
+#define SYSCFG_CFGR1_MEM_MODE_Pos             (0U)
+#define SYSCFG_CFGR1_MEM_MODE_Msk             (0x3UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000003 */
+#define SYSCFG_CFGR1_MEM_MODE                 SYSCFG_CFGR1_MEM_MODE_Msk            /*!< SYSCFG_Memory Remap Config */
+#define SYSCFG_CFGR1_MEM_MODE_0               (0x1UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000001 */
+#define SYSCFG_CFGR1_MEM_MODE_1               (0x2UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000002 */
+#define SYSCFG_CFGR1_PA11_RMP_Pos             (3U)
+#define SYSCFG_CFGR1_PA11_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA11_RMP_Pos) /*!< 0x00000008 */
+#define SYSCFG_CFGR1_PA11_RMP                 SYSCFG_CFGR1_PA11_RMP_Msk            /*!< PA11 Remap */
+#define SYSCFG_CFGR1_PA12_RMP_Pos             (4U)
+#define SYSCFG_CFGR1_PA12_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA12_RMP_Pos) /*!< 0x00000010 */
+#define SYSCFG_CFGR1_PA12_RMP                 SYSCFG_CFGR1_PA12_RMP_Msk            /*!< PA12 Remap */
+#define SYSCFG_CFGR1_IR_POL_Pos               (5U)
+#define SYSCFG_CFGR1_IR_POL_Msk               (0x1UL << SYSCFG_CFGR1_IR_POL_Pos) /*!< 0x00000020 */
+#define SYSCFG_CFGR1_IR_POL                   SYSCFG_CFGR1_IR_POL_Msk            /*!< IROut Polarity Selection */
+#define SYSCFG_CFGR1_IR_MOD_Pos               (6U)
+#define SYSCFG_CFGR1_IR_MOD_Msk               (0x3UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x000000C0 */
+#define SYSCFG_CFGR1_IR_MOD                   SYSCFG_CFGR1_IR_MOD_Msk            /*!< IRDA Modulation Envelope signal source selection */
+#define SYSCFG_CFGR1_IR_MOD_0                 (0x1UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000040 */
+#define SYSCFG_CFGR1_IR_MOD_1                 (0x2UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000080 */
+#define SYSCFG_CFGR1_BOOSTEN_Pos              (8U)
+#define SYSCFG_CFGR1_BOOSTEN_Msk              (0x1UL << SYSCFG_CFGR1_BOOSTEN_Pos) /*!< 0x00000100 */
+#define SYSCFG_CFGR1_BOOSTEN                  SYSCFG_CFGR1_BOOSTEN_Msk            /*!< I/O analog switch voltage booster enable */
+#define SYSCFG_CFGR1_UCPD1_STROBE_Pos         (9U)
+#define SYSCFG_CFGR1_UCPD1_STROBE_Msk         (0x1UL << SYSCFG_CFGR1_UCPD1_STROBE_Pos) /*!< 0x00000200 */
+#define SYSCFG_CFGR1_UCPD1_STROBE             SYSCFG_CFGR1_UCPD1_STROBE_Msk            /*!< Strobe signal bit for UCPD1 */
+#define SYSCFG_CFGR1_UCPD2_STROBE_Pos         (10U)
+#define SYSCFG_CFGR1_UCPD2_STROBE_Msk         (0x1UL << SYSCFG_CFGR1_UCPD2_STROBE_Pos) /*!< 0x00000400 */
+#define SYSCFG_CFGR1_UCPD2_STROBE             SYSCFG_CFGR1_UCPD2_STROBE_Msk            /*!< Strobe signal bit for UCPD2 */
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Pos          (16U)
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB6_FMP_Pos)  /*!< 0x00010000 */
+#define SYSCFG_CFGR1_I2C_PB6_FMP              SYSCFG_CFGR1_I2C_PB6_FMP_Msk             /*!< I2C PB6 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Pos          (17U)
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB7_FMP_Pos)  /*!< 0x00020000 */
+#define SYSCFG_CFGR1_I2C_PB7_FMP              SYSCFG_CFGR1_I2C_PB7_FMP_Msk             /*!< I2C PB7 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Pos          (18U)
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB8_FMP_Pos)  /*!< 0x00040000 */
+#define SYSCFG_CFGR1_I2C_PB8_FMP              SYSCFG_CFGR1_I2C_PB8_FMP_Msk             /*!< I2C PB8 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Pos          (19U)
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB9_FMP_Pos)  /*!< 0x00080000 */
+#define SYSCFG_CFGR1_I2C_PB9_FMP              SYSCFG_CFGR1_I2C_PB9_FMP_Msk             /*!< I2C PB9 Fast mode plus */
+#define SYSCFG_CFGR1_I2C1_FMP_Pos             (20U)
+#define SYSCFG_CFGR1_I2C1_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C1_FMP_Pos)     /*!< 0x00100000 */
+#define SYSCFG_CFGR1_I2C1_FMP                 SYSCFG_CFGR1_I2C1_FMP_Msk                /*!< Enable Fast Mode Plus on PB10, PB11, PF6 and PF7  */
+#define SYSCFG_CFGR1_I2C2_FMP_Pos             (21U)
+#define SYSCFG_CFGR1_I2C2_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C2_FMP_Pos)     /*!< 0x00200000 */
+#define SYSCFG_CFGR1_I2C2_FMP                 SYSCFG_CFGR1_I2C2_FMP_Msk                /*!< Enable I2C2 Fast mode plus  */
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Pos          (22U)
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PA9_FMP_Pos)  /*!< 0x00400000 */
+#define SYSCFG_CFGR1_I2C_PA9_FMP              SYSCFG_CFGR1_I2C_PA9_FMP_Msk             /*!< Enable Fast Mode Plus on PA9  */
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Pos         (23U)
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Msk         (0x1UL << SYSCFG_CFGR1_I2C_PA10_FMP_Pos) /*!< 0x00800000 */
+#define SYSCFG_CFGR1_I2C_PA10_FMP             SYSCFG_CFGR1_I2C_PA10_FMP_Msk            /*!< Enable Fast Mode Plus on PA10 */
+
+/******************  Bit definition for SYSCFG_CFGR2 register  ****************/
+#define SYSCFG_CFGR2_CLL_Pos                  (0U)
+#define SYSCFG_CFGR2_CLL_Msk                  (0x1UL << SYSCFG_CFGR2_CLL_Pos)   /*!< 0x00000001 */
+#define SYSCFG_CFGR2_CLL                      SYSCFG_CFGR2_CLL_Msk              /*!< Enables and locks the LOCKUP (Hardfault) output of CortexM0 with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_SPL_Pos                  (1U)
+#define SYSCFG_CFGR2_SPL_Msk                  (0x1UL << SYSCFG_CFGR2_SPL_Pos)   /*!< 0x00000002 */
+#define SYSCFG_CFGR2_SPL                      SYSCFG_CFGR2_SPL_Msk              /*!< Enables and locks the SRAM_PARITY error signal with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_PVDL_Pos                 (2U)
+#define SYSCFG_CFGR2_PVDL_Msk                 (0x1UL << SYSCFG_CFGR2_PVDL_Pos)  /*!< 0x00000004 */
+#define SYSCFG_CFGR2_PVDL                     SYSCFG_CFGR2_PVDL_Msk             /*!< Enables and locks the PVD connection with Timer1 Break Input and also the PVD_EN and PVDSEL[2:0] bits of the Power Control Interface */
+#define SYSCFG_CFGR2_ECCL_Pos                 (3U)
+#define SYSCFG_CFGR2_ECCL_Msk                 (0x1UL << SYSCFG_CFGR2_ECCL_Pos)  /*!< 0x00000008 */
+#define SYSCFG_CFGR2_ECCL                     SYSCFG_CFGR2_ECCL_Msk             /*!< ECCL */
+#define SYSCFG_CFGR2_SPF_Pos                  (8U)
+#define SYSCFG_CFGR2_SPF_Msk                  (0x1UL << SYSCFG_CFGR2_SPF_Pos)   /*!< 0x00000100 */
+#define SYSCFG_CFGR2_SPF                      SYSCFG_CFGR2_SPF_Msk              /*!< SRAM Parity error flag */
+#define SYSCFG_CFGR2_SRAM_PE                  SYSCFG_CFGR2_SPF                  /*!< SRAM Parity error flag (define maintained for legacy purpose) */
+
+/*****************  Bit definition for SYSCFG_ITLINEx ISR Wrapper register  ****************/
+#define SYSCFG_ITLINE0_SR_EWDG_Pos            (0U)
+#define SYSCFG_ITLINE0_SR_EWDG_Msk            (0x1UL << SYSCFG_ITLINE0_SR_EWDG_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE0_SR_EWDG                SYSCFG_ITLINE0_SR_EWDG_Msk       /*!< EWDG interrupt */
+#define SYSCFG_ITLINE1_SR_PVDOUT_Pos          (0U)
+#define SYSCFG_ITLINE1_SR_PVDOUT_Msk          (0x1UL << SYSCFG_ITLINE1_SR_PVDOUT_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE1_SR_PVDOUT              SYSCFG_ITLINE1_SR_PVDOUT_Msk     /*!< Power voltage detection -> exti[16] Interrupt */
+#define SYSCFG_ITLINE2_SR_TAMPER_Pos          (0U)
+#define SYSCFG_ITLINE2_SR_TAMPER_Msk          (0x1UL << SYSCFG_ITLINE2_SR_TAMPER_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE2_SR_TAMPER              SYSCFG_ITLINE2_SR_TAMPER_Msk     /*!< TAMPER -> exti[21] interrupt */
+#define SYSCFG_ITLINE2_SR_RTC_Pos             (1U)
+#define SYSCFG_ITLINE2_SR_RTC_Msk             (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE2_SR_RTC                 SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos       (0U)
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC           SYSCFG_ITLINE3_SR_FLASH_ECC_Msk  /*!< Flash ITF ECC interrupt */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos       (1U)
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF           SYSCFG_ITLINE3_SR_FLASH_ITF_Msk  /*!< FLASH ITF interrupt */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos        (0U)
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk        (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL            SYSCFG_ITLINE4_SR_CLK_CTRL_Msk   /*!< RCC interrupt */
+#define SYSCFG_ITLINE5_SR_EXTI0_Pos           (0U)
+#define SYSCFG_ITLINE5_SR_EXTI0_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE5_SR_EXTI0               SYSCFG_ITLINE5_SR_EXTI0_Msk      /*!< External Interrupt 0 */
+#define SYSCFG_ITLINE5_SR_EXTI1_Pos           (1U)
+#define SYSCFG_ITLINE5_SR_EXTI1_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE5_SR_EXTI1               SYSCFG_ITLINE5_SR_EXTI1_Msk      /*!< External Interrupt 1 */
+#define SYSCFG_ITLINE6_SR_EXTI2_Pos           (0U)
+#define SYSCFG_ITLINE6_SR_EXTI2_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE6_SR_EXTI2               SYSCFG_ITLINE6_SR_EXTI2_Msk      /*!< External Interrupt 2 */
+#define SYSCFG_ITLINE6_SR_EXTI3_Pos           (1U)
+#define SYSCFG_ITLINE6_SR_EXTI3_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE6_SR_EXTI3               SYSCFG_ITLINE6_SR_EXTI3_Msk      /*!< External Interrupt 3 */
+#define SYSCFG_ITLINE7_SR_EXTI4_Pos           (0U)
+#define SYSCFG_ITLINE7_SR_EXTI4_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE7_SR_EXTI4               SYSCFG_ITLINE7_SR_EXTI4_Msk      /*!< External Interrupt 4 */
+#define SYSCFG_ITLINE7_SR_EXTI5_Pos           (1U)
+#define SYSCFG_ITLINE7_SR_EXTI5_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE7_SR_EXTI5               SYSCFG_ITLINE7_SR_EXTI5_Msk      /*!< External Interrupt 5 */
+#define SYSCFG_ITLINE7_SR_EXTI6_Pos           (2U)
+#define SYSCFG_ITLINE7_SR_EXTI6_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE7_SR_EXTI6               SYSCFG_ITLINE7_SR_EXTI6_Msk      /*!< External Interrupt 6 */
+#define SYSCFG_ITLINE7_SR_EXTI7_Pos           (3U)
+#define SYSCFG_ITLINE7_SR_EXTI7_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE7_SR_EXTI7               SYSCFG_ITLINE7_SR_EXTI7_Msk      /*!< External Interrupt 7 */
+#define SYSCFG_ITLINE7_SR_EXTI8_Pos           (4U)
+#define SYSCFG_ITLINE7_SR_EXTI8_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE7_SR_EXTI8               SYSCFG_ITLINE7_SR_EXTI8_Msk      /*!< External Interrupt 8 */
+#define SYSCFG_ITLINE7_SR_EXTI9_Pos           (5U)
+#define SYSCFG_ITLINE7_SR_EXTI9_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */
+#define SYSCFG_ITLINE7_SR_EXTI9               SYSCFG_ITLINE7_SR_EXTI9_Msk      /*!< External Interrupt 9 */
+#define SYSCFG_ITLINE7_SR_EXTI10_Pos          (6U)
+#define SYSCFG_ITLINE7_SR_EXTI10_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */
+#define SYSCFG_ITLINE7_SR_EXTI10              SYSCFG_ITLINE7_SR_EXTI10_Msk     /*!< External Interrupt 10 */
+#define SYSCFG_ITLINE7_SR_EXTI11_Pos          (7U)
+#define SYSCFG_ITLINE7_SR_EXTI11_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */
+#define SYSCFG_ITLINE7_SR_EXTI11              SYSCFG_ITLINE7_SR_EXTI11_Msk     /*!< External Interrupt 11 */
+#define SYSCFG_ITLINE7_SR_EXTI12_Pos          (8U)
+#define SYSCFG_ITLINE7_SR_EXTI12_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */
+#define SYSCFG_ITLINE7_SR_EXTI12              SYSCFG_ITLINE7_SR_EXTI12_Msk     /*!< External Interrupt 12 */
+#define SYSCFG_ITLINE7_SR_EXTI13_Pos          (9U)
+#define SYSCFG_ITLINE7_SR_EXTI13_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */
+#define SYSCFG_ITLINE7_SR_EXTI13              SYSCFG_ITLINE7_SR_EXTI13_Msk     /*!< External Interrupt 13 */
+#define SYSCFG_ITLINE7_SR_EXTI14_Pos          (10U)
+#define SYSCFG_ITLINE7_SR_EXTI14_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */
+#define SYSCFG_ITLINE7_SR_EXTI14              SYSCFG_ITLINE7_SR_EXTI14_Msk     /*!< External Interrupt 14 */
+#define SYSCFG_ITLINE7_SR_EXTI15_Pos          (11U)
+#define SYSCFG_ITLINE7_SR_EXTI15_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */
+#define SYSCFG_ITLINE7_SR_EXTI15              SYSCFG_ITLINE7_SR_EXTI15_Msk     /*!< External Interrupt 15 */
+#define SYSCFG_ITLINE8_SR_UCPD1_Pos           (0U)
+#define SYSCFG_ITLINE8_SR_UCPD1_Msk           (0x1UL << SYSCFG_ITLINE8_SR_UCPD1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE8_SR_UCPD1               SYSCFG_ITLINE8_SR_UCPD1_Msk       /*!< UCPD1 -> exti[32] Interrupt */
+#define SYSCFG_ITLINE8_SR_UCPD2_Pos           (1U)
+#define SYSCFG_ITLINE8_SR_UCPD2_Msk           (0x1UL << SYSCFG_ITLINE8_SR_UCPD2_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE8_SR_UCPD2               SYSCFG_ITLINE8_SR_UCPD2_Msk       /*!< UCPD2 -> exti[33] Interrupt */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos        (0U)
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk        (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1            SYSCFG_ITLINE9_SR_DMA1_CH1_Msk   /*!< DMA1 Channel 1 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos       (0U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2           SYSCFG_ITLINE10_SR_DMA1_CH2_Msk  /*!< DMA1 Channel 2 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos       (1U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3           SYSCFG_ITLINE10_SR_DMA1_CH3_Msk  /*!< DMA2 Channel 3 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos        (0U)
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk        (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE11_SR_DMAMUX1            SYSCFG_ITLINE11_SR_DMAMUX1_Msk    /*!< DMAMUX Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos       (1U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4           SYSCFG_ITLINE11_SR_DMA1_CH4_Msk  /*!< DMA1 Channel 4 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos       (2U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5           SYSCFG_ITLINE11_SR_DMA1_CH5_Msk  /*!< DMA1 Channel 5 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH6_Pos       (3U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH6_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH6_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH6           SYSCFG_ITLINE11_SR_DMA1_CH6_Msk  /*!< DMA1 Channel 6 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH7_Pos       (4U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH7_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH7_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH7           SYSCFG_ITLINE11_SR_DMA1_CH7_Msk  /*!< DMA1 Channel 7 Interrupt */
+#define SYSCFG_ITLINE12_SR_ADC_Pos            (0U)
+#define SYSCFG_ITLINE12_SR_ADC_Msk            (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE12_SR_ADC                SYSCFG_ITLINE12_SR_ADC_Msk       /*!< ADC Interrupt */
+#define SYSCFG_ITLINE12_SR_COMP1_Pos          (1U)
+#define SYSCFG_ITLINE12_SR_COMP1_Msk          (0x1UL << SYSCFG_ITLINE12_SR_COMP1_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE12_SR_COMP1              SYSCFG_ITLINE12_SR_COMP1_Msk     /*!< COMP1 Interrupt -> exti[17] */
+#define SYSCFG_ITLINE12_SR_COMP2_Pos          (2U)
+#define SYSCFG_ITLINE12_SR_COMP2_Msk          (0x1UL << SYSCFG_ITLINE12_SR_COMP2_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE12_SR_COMP2              SYSCFG_ITLINE12_SR_COMP2_Msk     /*!< COMP2 Interrupt -> exti[18] */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos       (0U)
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU           SYSCFG_ITLINE13_SR_TIM1_CCU_Msk  /*!< TIM1 CCU Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos       (1U)
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG           SYSCFG_ITLINE13_SR_TIM1_TRG_Msk  /*!< TIM1 TRG Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos       (2U)
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD           SYSCFG_ITLINE13_SR_TIM1_UPD_Msk  /*!< TIM1 UPD Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos       (3U)
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK           SYSCFG_ITLINE13_SR_TIM1_BRK_Msk  /*!< TIM1 BRK Interrupt */
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos        (0U)
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk        (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE14_SR_TIM1_CC            SYSCFG_ITLINE14_SR_TIM1_CC_Msk   /*!< TIM1 CC Interrupt */
+#define SYSCFG_ITLINE15_SR_TIM2_GLB_Pos       (0U)
+#define SYSCFG_ITLINE15_SR_TIM2_GLB_Msk       (0x1UL << SYSCFG_ITLINE15_SR_TIM2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE15_SR_TIM2_GLB           SYSCFG_ITLINE15_SR_TIM2_GLB_Msk  /*!< TIM2 GLB Interrupt */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos       (0U)
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk       (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB           SYSCFG_ITLINE16_SR_TIM3_GLB_Msk  /*!< TIM3 GLB Interrupt */
+#define SYSCFG_ITLINE17_SR_TIM6_GLB_Pos       (0U)
+#define SYSCFG_ITLINE17_SR_TIM6_GLB_Msk       (0x1UL << SYSCFG_ITLINE17_SR_TIM6_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE17_SR_TIM6_GLB           SYSCFG_ITLINE17_SR_TIM6_GLB_Msk  /*!< TIM6 GLB Interrupt */
+#define SYSCFG_ITLINE17_SR_DAC_Pos            (1U)
+#define SYSCFG_ITLINE17_SR_DAC_Msk            (0x1UL << SYSCFG_ITLINE17_SR_DAC_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE17_SR_DAC                SYSCFG_ITLINE17_SR_DAC_Msk       /*!< DAC Interrupt */
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos     (2U)
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk     (0x1UL << SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB         SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk /*!< LPTIM1 -> exti[29] Interrupt */
+#define SYSCFG_ITLINE18_SR_TIM7_GLB_Pos       (0U)
+#define SYSCFG_ITLINE18_SR_TIM7_GLB_Msk       (0x1UL << SYSCFG_ITLINE18_SR_TIM7_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE18_SR_TIM7_GLB           SYSCFG_ITLINE18_SR_TIM7_GLB_Msk  /*!< TIM7 GLB Interrupt */
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos     (1U)
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk     (0x1UL << SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB         SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk /*!< LPTIM2 -> exti[30] Interrupt */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos      (0U)
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk      (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB          SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */
+#define SYSCFG_ITLINE20_SR_TIM15_GLB_Pos      (0U)
+#define SYSCFG_ITLINE20_SR_TIM15_GLB_Msk      (0x1UL << SYSCFG_ITLINE20_SR_TIM15_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE20_SR_TIM15_GLB          SYSCFG_ITLINE20_SR_TIM15_GLB_Msk /*!< TIM15 GLB Interrupt */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos      (0U)
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk      (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB          SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos      (0U)
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk      (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB          SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos       (0U)
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk       (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB           SYSCFG_ITLINE23_SR_I2C1_GLB_Msk  /*!< I2C1 GLB Interrupt -> exti[23] */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos       (0U)
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk       (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB           SYSCFG_ITLINE24_SR_I2C2_GLB_Msk  /*!< I2C2 GLB Interrupt  -> exti[22]*/
+#define SYSCFG_ITLINE25_SR_SPI1_Pos           (0U)
+#define SYSCFG_ITLINE25_SR_SPI1_Msk           (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE25_SR_SPI1               SYSCFG_ITLINE25_SR_SPI1_Msk      /*!< SPI1 Interrupt */
+#define SYSCFG_ITLINE26_SR_SPI2_Pos           (0U)
+#define SYSCFG_ITLINE26_SR_SPI2_Msk           (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE26_SR_SPI2               SYSCFG_ITLINE26_SR_SPI2_Msk      /*!< SPI2  Interrupt */
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos     (0U)
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk     (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE27_SR_USART1_GLB         SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos     (0U)
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk     (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE28_SR_USART2_GLB         SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */
+#define SYSCFG_ITLINE29_SR_USART3_GLB_Pos     (0U)
+#define SYSCFG_ITLINE29_SR_USART3_GLB_Msk     (0x1UL << SYSCFG_ITLINE29_SR_USART3_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE29_SR_USART3_GLB         SYSCFG_ITLINE29_SR_USART3_GLB_Msk /*!< USART3 GLB Interrupt */
+#define SYSCFG_ITLINE29_SR_USART4_GLB_Pos     (1U)
+#define SYSCFG_ITLINE29_SR_USART4_GLB_Msk     (0x1UL << SYSCFG_ITLINE29_SR_USART4_GLB_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE29_SR_USART4_GLB         SYSCFG_ITLINE29_SR_USART4_GLB_Msk /*!< USART4 GLB Interrupt */
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos    (2U)
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk    (0x1UL << SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB        SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk /*!< LPUART1 GLB Interrupt -> exti[28] */
+#define SYSCFG_ITLINE30_SR_CEC_Pos            (0U)
+#define SYSCFG_ITLINE30_SR_CEC_Msk            (0x1UL << SYSCFG_ITLINE30_SR_CEC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE30_SR_CEC                SYSCFG_ITLINE30_SR_CEC_Msk       /*!< CEC Interrupt-> exti[27] */
+#define SYSCFG_ITLINE31_SR_RNG_Pos            (0U)
+#define SYSCFG_ITLINE31_SR_RNG_Msk            (0x1UL << SYSCFG_ITLINE31_SR_RNG_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE31_SR_RNG                SYSCFG_ITLINE31_SR_RNG_Msk       /*!< RNG Interrupt */
+#define SYSCFG_ITLINE31_SR_AES_Pos            (1U)
+#define SYSCFG_ITLINE31_SR_AES_Msk            (0x1UL << SYSCFG_ITLINE31_SR_AES_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE31_SR_AES                SYSCFG_ITLINE31_SR_AES_Msk       /*!< AES Interrupt */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    TIM                                     */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for TIM_CR1 register  ********************/
+#define TIM_CR1_CEN_Pos           (0U)
+#define TIM_CR1_CEN_Msk           (0x1UL << TIM_CR1_CEN_Pos)                   /*!< 0x00000001 */
+#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              /*!<Counter enable */
+#define TIM_CR1_UDIS_Pos          (1U)
+#define TIM_CR1_UDIS_Msk          (0x1UL << TIM_CR1_UDIS_Pos)                  /*!< 0x00000002 */
+#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             /*!<Update disable */
+#define TIM_CR1_URS_Pos           (2U)
+#define TIM_CR1_URS_Msk           (0x1UL << TIM_CR1_URS_Pos)                   /*!< 0x00000004 */
+#define TIM_CR1_URS               TIM_CR1_URS_Msk                              /*!<Update request source */
+#define TIM_CR1_OPM_Pos           (3U)
+#define TIM_CR1_OPM_Msk           (0x1UL << TIM_CR1_OPM_Pos)                   /*!< 0x00000008 */
+#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              /*!<One pulse mode */
+#define TIM_CR1_DIR_Pos           (4U)
+#define TIM_CR1_DIR_Msk           (0x1UL << TIM_CR1_DIR_Pos)                   /*!< 0x00000010 */
+#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              /*!<Direction */
+
+#define TIM_CR1_CMS_Pos           (5U)
+#define TIM_CR1_CMS_Msk           (0x3UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000060 */
+#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              /*!<CMS[1:0] bits (Center-aligned mode selection) */
+#define TIM_CR1_CMS_0             (0x1UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR1_CMS_1             (0x2UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR1_ARPE_Pos          (7U)
+#define TIM_CR1_ARPE_Msk          (0x1UL << TIM_CR1_ARPE_Pos)                  /*!< 0x00000080 */
+#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             /*!<Auto-reload preload enable */
+
+#define TIM_CR1_CKD_Pos           (8U)
+#define TIM_CR1_CKD_Msk           (0x3UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000300 */
+#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              /*!<CKD[1:0] bits (clock division) */
+#define TIM_CR1_CKD_0             (0x1UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000100 */
+#define TIM_CR1_CKD_1             (0x2UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000200 */
+
+#define TIM_CR1_UIFREMAP_Pos      (11U)
+#define TIM_CR1_UIFREMAP_Msk      (0x1UL << TIM_CR1_UIFREMAP_Pos)              /*!< 0x00000800 */
+#define TIM_CR1_UIFREMAP          TIM_CR1_UIFREMAP_Msk                         /*!<Update interrupt flag remap */
+
+/*******************  Bit definition for TIM_CR2 register  ********************/
+#define TIM_CR2_CCPC_Pos          (0U)
+#define TIM_CR2_CCPC_Msk          (0x1UL << TIM_CR2_CCPC_Pos)                  /*!< 0x00000001 */
+#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             /*!<Capture/Compare Preloaded Control */
+#define TIM_CR2_CCUS_Pos          (2U)
+#define TIM_CR2_CCUS_Msk          (0x1UL << TIM_CR2_CCUS_Pos)                  /*!< 0x00000004 */
+#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             /*!<Capture/Compare Control Update Selection */
+#define TIM_CR2_CCDS_Pos          (3U)
+#define TIM_CR2_CCDS_Msk          (0x1UL << TIM_CR2_CCDS_Pos)                  /*!< 0x00000008 */
+#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             /*!<Capture/Compare DMA Selection */
+
+#define TIM_CR2_MMS_Pos           (4U)
+#define TIM_CR2_MMS_Msk           (0x7UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000070 */
+#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS_0             (0x1UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000010 */
+#define TIM_CR2_MMS_1             (0x2UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR2_MMS_2             (0x4UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR2_TI1S_Pos          (7U)
+#define TIM_CR2_TI1S_Msk          (0x1UL << TIM_CR2_TI1S_Pos)                  /*!< 0x00000080 */
+#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             /*!<TI1 Selection */
+#define TIM_CR2_OIS1_Pos          (8U)
+#define TIM_CR2_OIS1_Msk          (0x1UL << TIM_CR2_OIS1_Pos)                  /*!< 0x00000100 */
+#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             /*!<Output Idle state 1 (OC1 output) */
+#define TIM_CR2_OIS1N_Pos         (9U)
+#define TIM_CR2_OIS1N_Msk         (0x1UL << TIM_CR2_OIS1N_Pos)                 /*!< 0x00000200 */
+#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            /*!<Output Idle state 1 (OC1N output) */
+#define TIM_CR2_OIS2_Pos          (10U)
+#define TIM_CR2_OIS2_Msk          (0x1UL << TIM_CR2_OIS2_Pos)                  /*!< 0x00000400 */
+#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             /*!<Output Idle state 2 (OC2 output) */
+#define TIM_CR2_OIS2N_Pos         (11U)
+#define TIM_CR2_OIS2N_Msk         (0x1UL << TIM_CR2_OIS2N_Pos)                 /*!< 0x00000800 */
+#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            /*!<Output Idle state 2 (OC2N output) */
+#define TIM_CR2_OIS3_Pos          (12U)
+#define TIM_CR2_OIS3_Msk          (0x1UL << TIM_CR2_OIS3_Pos)                  /*!< 0x00001000 */
+#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             /*!<Output Idle state 3 (OC3 output) */
+#define TIM_CR2_OIS3N_Pos         (13U)
+#define TIM_CR2_OIS3N_Msk         (0x1UL << TIM_CR2_OIS3N_Pos)                 /*!< 0x00002000 */
+#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            /*!<Output Idle state 3 (OC3N output) */
+#define TIM_CR2_OIS4_Pos          (14U)
+#define TIM_CR2_OIS4_Msk          (0x1UL << TIM_CR2_OIS4_Pos)                  /*!< 0x00004000 */
+#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             /*!<Output Idle state 4 (OC4 output) */
+#define TIM_CR2_OIS5_Pos          (16U)
+#define TIM_CR2_OIS5_Msk          (0x1UL << TIM_CR2_OIS5_Pos)                  /*!< 0x00010000 */
+#define TIM_CR2_OIS5              TIM_CR2_OIS5_Msk                             /*!<Output Idle state 5 (OC5 output) */
+#define TIM_CR2_OIS6_Pos          (18U)
+#define TIM_CR2_OIS6_Msk          (0x1UL << TIM_CR2_OIS6_Pos)                  /*!< 0x00040000 */
+#define TIM_CR2_OIS6              TIM_CR2_OIS6_Msk                             /*!<Output Idle state 6 (OC6 output) */
+
+#define TIM_CR2_MMS2_Pos          (20U)
+#define TIM_CR2_MMS2_Msk          (0xFUL << TIM_CR2_MMS2_Pos)                  /*!< 0x00F00000 */
+#define TIM_CR2_MMS2              TIM_CR2_MMS2_Msk                             /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS2_0            (0x1UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00100000 */
+#define TIM_CR2_MMS2_1            (0x2UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00200000 */
+#define TIM_CR2_MMS2_2            (0x4UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00400000 */
+#define TIM_CR2_MMS2_3            (0x8UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00800000 */
+
+/*******************  Bit definition for TIM_SMCR register  *******************/
+#define TIM_SMCR_SMS_Pos          (0U)
+#define TIM_SMCR_SMS_Msk          (0x10007UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010007 */
+#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             /*!<SMS[2:0] bits (Slave mode selection) */
+#define TIM_SMCR_SMS_0            (0x00001UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000001 */
+#define TIM_SMCR_SMS_1            (0x00002UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000002 */
+#define TIM_SMCR_SMS_2            (0x00004UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000004 */
+#define TIM_SMCR_SMS_3            (0x10000UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010000 */
+
+#define TIM_SMCR_OCCS_Pos         (3U)
+#define TIM_SMCR_OCCS_Msk         (0x1UL << TIM_SMCR_OCCS_Pos)                 /*!< 0x00000008 */
+#define TIM_SMCR_OCCS             TIM_SMCR_OCCS_Msk                            /*!< OCREF clear selection */
+
+#define TIM_SMCR_TS_Pos           (4U)
+#define TIM_SMCR_TS_Msk           (0x30007UL << TIM_SMCR_TS_Pos)               /*!< 0x00300070 */
+#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              /*!<TS[2:0] bits (Trigger selection) */
+#define TIM_SMCR_TS_0             (0x00001UL << TIM_SMCR_TS_Pos)               /*!< 0x00000010 */
+#define TIM_SMCR_TS_1             (0x00002UL << TIM_SMCR_TS_Pos)               /*!< 0x00000020 */
+#define TIM_SMCR_TS_2             (0x00004UL << TIM_SMCR_TS_Pos)               /*!< 0x00000040 */
+#define TIM_SMCR_TS_3             (0x10000UL << TIM_SMCR_TS_Pos)               /*!< 0x00100000 */
+#define TIM_SMCR_TS_4             (0x20000UL << TIM_SMCR_TS_Pos)               /*!< 0x00200000 */
+
+#define TIM_SMCR_MSM_Pos          (7U)
+#define TIM_SMCR_MSM_Msk          (0x1UL << TIM_SMCR_MSM_Pos)                  /*!< 0x00000080 */
+#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             /*!<Master/slave mode */
+
+#define TIM_SMCR_ETF_Pos          (8U)
+#define TIM_SMCR_ETF_Msk          (0xFUL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000F00 */
+#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             /*!<ETF[3:0] bits (External trigger filter) */
+#define TIM_SMCR_ETF_0            (0x1UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000100 */
+#define TIM_SMCR_ETF_1            (0x2UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000200 */
+#define TIM_SMCR_ETF_2            (0x4UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000400 */
+#define TIM_SMCR_ETF_3            (0x8UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000800 */
+
+#define TIM_SMCR_ETPS_Pos         (12U)
+#define TIM_SMCR_ETPS_Msk         (0x3UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00003000 */
+#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            /*!<ETPS[1:0] bits (External trigger prescaler) */
+#define TIM_SMCR_ETPS_0           (0x1UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00001000 */
+#define TIM_SMCR_ETPS_1           (0x2UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00002000 */
+
+#define TIM_SMCR_ECE_Pos          (14U)
+#define TIM_SMCR_ECE_Msk          (0x1UL << TIM_SMCR_ECE_Pos)                  /*!< 0x00004000 */
+#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             /*!<External clock enable */
+#define TIM_SMCR_ETP_Pos          (15U)
+#define TIM_SMCR_ETP_Msk          (0x1UL << TIM_SMCR_ETP_Pos)                  /*!< 0x00008000 */
+#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             /*!<External trigger polarity */
+
+/*******************  Bit definition for TIM_DIER register  *******************/
+#define TIM_DIER_UIE_Pos          (0U)
+#define TIM_DIER_UIE_Msk          (0x1UL << TIM_DIER_UIE_Pos)                  /*!< 0x00000001 */
+#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             /*!<Update interrupt enable */
+#define TIM_DIER_CC1IE_Pos        (1U)
+#define TIM_DIER_CC1IE_Msk        (0x1UL << TIM_DIER_CC1IE_Pos)                /*!< 0x00000002 */
+#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           /*!<Capture/Compare 1 interrupt enable */
+#define TIM_DIER_CC2IE_Pos        (2U)
+#define TIM_DIER_CC2IE_Msk        (0x1UL << TIM_DIER_CC2IE_Pos)                /*!< 0x00000004 */
+#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           /*!<Capture/Compare 2 interrupt enable */
+#define TIM_DIER_CC3IE_Pos        (3U)
+#define TIM_DIER_CC3IE_Msk        (0x1UL << TIM_DIER_CC3IE_Pos)                /*!< 0x00000008 */
+#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           /*!<Capture/Compare 3 interrupt enable */
+#define TIM_DIER_CC4IE_Pos        (4U)
+#define TIM_DIER_CC4IE_Msk        (0x1UL << TIM_DIER_CC4IE_Pos)                /*!< 0x00000010 */
+#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           /*!<Capture/Compare 4 interrupt enable */
+#define TIM_DIER_COMIE_Pos        (5U)
+#define TIM_DIER_COMIE_Msk        (0x1UL << TIM_DIER_COMIE_Pos)                /*!< 0x00000020 */
+#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           /*!<COM interrupt enable */
+#define TIM_DIER_TIE_Pos          (6U)
+#define TIM_DIER_TIE_Msk          (0x1UL << TIM_DIER_TIE_Pos)                  /*!< 0x00000040 */
+#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             /*!<Trigger interrupt enable */
+#define TIM_DIER_BIE_Pos          (7U)
+#define TIM_DIER_BIE_Msk          (0x1UL << TIM_DIER_BIE_Pos)                  /*!< 0x00000080 */
+#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             /*!<Break interrupt enable */
+#define TIM_DIER_UDE_Pos          (8U)
+#define TIM_DIER_UDE_Msk          (0x1UL << TIM_DIER_UDE_Pos)                  /*!< 0x00000100 */
+#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             /*!<Update DMA request enable */
+#define TIM_DIER_CC1DE_Pos        (9U)
+#define TIM_DIER_CC1DE_Msk        (0x1UL << TIM_DIER_CC1DE_Pos)                /*!< 0x00000200 */
+#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           /*!<Capture/Compare 1 DMA request enable */
+#define TIM_DIER_CC2DE_Pos        (10U)
+#define TIM_DIER_CC2DE_Msk        (0x1UL << TIM_DIER_CC2DE_Pos)                /*!< 0x00000400 */
+#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           /*!<Capture/Compare 2 DMA request enable */
+#define TIM_DIER_CC3DE_Pos        (11U)
+#define TIM_DIER_CC3DE_Msk        (0x1UL << TIM_DIER_CC3DE_Pos)                /*!< 0x00000800 */
+#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           /*!<Capture/Compare 3 DMA request enable */
+#define TIM_DIER_CC4DE_Pos        (12U)
+#define TIM_DIER_CC4DE_Msk        (0x1UL << TIM_DIER_CC4DE_Pos)                /*!< 0x00001000 */
+#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           /*!<Capture/Compare 4 DMA request enable */
+#define TIM_DIER_COMDE_Pos        (13U)
+#define TIM_DIER_COMDE_Msk        (0x1UL << TIM_DIER_COMDE_Pos)                /*!< 0x00002000 */
+#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           /*!<COM DMA request enable */
+#define TIM_DIER_TDE_Pos          (14U)
+#define TIM_DIER_TDE_Msk          (0x1UL << TIM_DIER_TDE_Pos)                  /*!< 0x00004000 */
+#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             /*!<Trigger DMA request enable */
+
+/********************  Bit definition for TIM_SR register  ********************/
+#define TIM_SR_UIF_Pos            (0U)
+#define TIM_SR_UIF_Msk            (0x1UL << TIM_SR_UIF_Pos)                    /*!< 0x00000001 */
+#define TIM_SR_UIF                TIM_SR_UIF_Msk                               /*!<Update interrupt Flag */
+#define TIM_SR_CC1IF_Pos          (1U)
+#define TIM_SR_CC1IF_Msk          (0x1UL << TIM_SR_CC1IF_Pos)                  /*!< 0x00000002 */
+#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             /*!<Capture/Compare 1 interrupt Flag */
+#define TIM_SR_CC2IF_Pos          (2U)
+#define TIM_SR_CC2IF_Msk          (0x1UL << TIM_SR_CC2IF_Pos)                  /*!< 0x00000004 */
+#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             /*!<Capture/Compare 2 interrupt Flag */
+#define TIM_SR_CC3IF_Pos          (3U)
+#define TIM_SR_CC3IF_Msk          (0x1UL << TIM_SR_CC3IF_Pos)                  /*!< 0x00000008 */
+#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             /*!<Capture/Compare 3 interrupt Flag */
+#define TIM_SR_CC4IF_Pos          (4U)
+#define TIM_SR_CC4IF_Msk          (0x1UL << TIM_SR_CC4IF_Pos)                  /*!< 0x00000010 */
+#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             /*!<Capture/Compare 4 interrupt Flag */
+#define TIM_SR_COMIF_Pos          (5U)
+#define TIM_SR_COMIF_Msk          (0x1UL << TIM_SR_COMIF_Pos)                  /*!< 0x00000020 */
+#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             /*!<COM interrupt Flag */
+#define TIM_SR_TIF_Pos            (6U)
+#define TIM_SR_TIF_Msk            (0x1UL << TIM_SR_TIF_Pos)                    /*!< 0x00000040 */
+#define TIM_SR_TIF                TIM_SR_TIF_Msk                               /*!<Trigger interrupt Flag */
+#define TIM_SR_BIF_Pos            (7U)
+#define TIM_SR_BIF_Msk            (0x1UL << TIM_SR_BIF_Pos)                    /*!< 0x00000080 */
+#define TIM_SR_BIF                TIM_SR_BIF_Msk                               /*!<Break interrupt Flag */
+#define TIM_SR_B2IF_Pos           (8U)
+#define TIM_SR_B2IF_Msk           (0x1UL << TIM_SR_B2IF_Pos)                   /*!< 0x00000100 */
+#define TIM_SR_B2IF               TIM_SR_B2IF_Msk                              /*!<Break 2 interrupt Flag */
+#define TIM_SR_CC1OF_Pos          (9U)
+#define TIM_SR_CC1OF_Msk          (0x1UL << TIM_SR_CC1OF_Pos)                  /*!< 0x00000200 */
+#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             /*!<Capture/Compare 1 Overcapture Flag */
+#define TIM_SR_CC2OF_Pos          (10U)
+#define TIM_SR_CC2OF_Msk          (0x1UL << TIM_SR_CC2OF_Pos)                  /*!< 0x00000400 */
+#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             /*!<Capture/Compare 2 Overcapture Flag */
+#define TIM_SR_CC3OF_Pos          (11U)
+#define TIM_SR_CC3OF_Msk          (0x1UL << TIM_SR_CC3OF_Pos)                  /*!< 0x00000800 */
+#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             /*!<Capture/Compare 3 Overcapture Flag */
+#define TIM_SR_CC4OF_Pos          (12U)
+#define TIM_SR_CC4OF_Msk          (0x1UL << TIM_SR_CC4OF_Pos)                  /*!< 0x00001000 */
+#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             /*!<Capture/Compare 4 Overcapture Flag */
+#define TIM_SR_SBIF_Pos           (13U)
+#define TIM_SR_SBIF_Msk           (0x1UL << TIM_SR_SBIF_Pos)                   /*!< 0x00002000 */
+#define TIM_SR_SBIF               TIM_SR_SBIF_Msk                              /*!<System Break interrupt Flag */
+#define TIM_SR_CC5IF_Pos          (16U)
+#define TIM_SR_CC5IF_Msk          (0x1UL << TIM_SR_CC5IF_Pos)                  /*!< 0x00010000 */
+#define TIM_SR_CC5IF              TIM_SR_CC5IF_Msk                             /*!<Capture/Compare 5 interrupt Flag */
+#define TIM_SR_CC6IF_Pos          (17U)
+#define TIM_SR_CC6IF_Msk          (0x1UL << TIM_SR_CC6IF_Pos)                  /*!< 0x00020000 */
+#define TIM_SR_CC6IF              TIM_SR_CC6IF_Msk                             /*!<Capture/Compare 6 interrupt Flag */
+
+
+/*******************  Bit definition for TIM_EGR register  ********************/
+#define TIM_EGR_UG_Pos            (0U)
+#define TIM_EGR_UG_Msk            (0x1UL << TIM_EGR_UG_Pos)                    /*!< 0x00000001 */
+#define TIM_EGR_UG                TIM_EGR_UG_Msk                               /*!<Update Generation */
+#define TIM_EGR_CC1G_Pos          (1U)
+#define TIM_EGR_CC1G_Msk          (0x1UL << TIM_EGR_CC1G_Pos)                  /*!< 0x00000002 */
+#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             /*!<Capture/Compare 1 Generation */
+#define TIM_EGR_CC2G_Pos          (2U)
+#define TIM_EGR_CC2G_Msk          (0x1UL << TIM_EGR_CC2G_Pos)                  /*!< 0x00000004 */
+#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             /*!<Capture/Compare 2 Generation */
+#define TIM_EGR_CC3G_Pos          (3U)
+#define TIM_EGR_CC3G_Msk          (0x1UL << TIM_EGR_CC3G_Pos)                  /*!< 0x00000008 */
+#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             /*!<Capture/Compare 3 Generation */
+#define TIM_EGR_CC4G_Pos          (4U)
+#define TIM_EGR_CC4G_Msk          (0x1UL << TIM_EGR_CC4G_Pos)                  /*!< 0x00000010 */
+#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             /*!<Capture/Compare 4 Generation */
+#define TIM_EGR_COMG_Pos          (5U)
+#define TIM_EGR_COMG_Msk          (0x1UL << TIM_EGR_COMG_Pos)                  /*!< 0x00000020 */
+#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             /*!<Capture/Compare Control Update Generation */
+#define TIM_EGR_TG_Pos            (6U)
+#define TIM_EGR_TG_Msk            (0x1UL << TIM_EGR_TG_Pos)                    /*!< 0x00000040 */
+#define TIM_EGR_TG                TIM_EGR_TG_Msk                               /*!<Trigger Generation */
+#define TIM_EGR_BG_Pos            (7U)
+#define TIM_EGR_BG_Msk            (0x1UL << TIM_EGR_BG_Pos)                    /*!< 0x00000080 */
+#define TIM_EGR_BG                TIM_EGR_BG_Msk                               /*!<Break Generation */
+#define TIM_EGR_B2G_Pos           (8U)
+#define TIM_EGR_B2G_Msk           (0x1UL << TIM_EGR_B2G_Pos)                   /*!< 0x00000100 */
+#define TIM_EGR_B2G               TIM_EGR_B2G_Msk                              /*!<Break 2 Generation */
+
+
+/******************  Bit definition for TIM_CCMR1 register  *******************/
+#define TIM_CCMR1_CC1S_Pos        (0U)
+#define TIM_CCMR1_CC1S_Msk        (0x3UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
+#define TIM_CCMR1_CC1S_0          (0x1UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR1_CC1S_1          (0x2UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR1_OC1FE_Pos       (2U)
+#define TIM_CCMR1_OC1FE_Msk       (0x1UL << TIM_CCMR1_OC1FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          /*!<Output Compare 1 Fast enable */
+#define TIM_CCMR1_OC1PE_Pos       (3U)
+#define TIM_CCMR1_OC1PE_Msk       (0x1UL << TIM_CCMR1_OC1PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          /*!<Output Compare 1 Preload enable */
+
+#define TIM_CCMR1_OC1M_Pos        (4U)
+#define TIM_CCMR1_OC1M_Msk        (0x1007UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
+#define TIM_CCMR1_OC1M_0          (0x0001UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR1_OC1M_1          (0x0002UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR1_OC1M_2          (0x0004UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR1_OC1M_3          (0x1000UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR1_OC1CE_Pos       (7U)
+#define TIM_CCMR1_OC1CE_Msk       (0x1UL << TIM_CCMR1_OC1CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          /*!<Output Compare 1 Clear Enable */
+
+#define TIM_CCMR1_CC2S_Pos        (8U)
+#define TIM_CCMR1_CC2S_Msk        (0x3UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
+#define TIM_CCMR1_CC2S_0          (0x1UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR1_CC2S_1          (0x2UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR1_OC2FE_Pos       (10U)
+#define TIM_CCMR1_OC2FE_Msk       (0x1UL << TIM_CCMR1_OC2FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          /*!<Output Compare 2 Fast enable */
+#define TIM_CCMR1_OC2PE_Pos       (11U)
+#define TIM_CCMR1_OC2PE_Msk       (0x1UL << TIM_CCMR1_OC2PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          /*!<Output Compare 2 Preload enable */
+
+#define TIM_CCMR1_OC2M_Pos        (12U)
+#define TIM_CCMR1_OC2M_Msk        (0x1007UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
+#define TIM_CCMR1_OC2M_0          (0x0001UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR1_OC2M_1          (0x0002UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR1_OC2M_2          (0x0004UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR1_OC2M_3          (0x1000UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR1_OC2CE_Pos       (15U)
+#define TIM_CCMR1_OC2CE_Msk       (0x1UL << TIM_CCMR1_OC2CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          /*!<Output Compare 2 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR1_IC1PSC_Pos      (2U)
+#define TIM_CCMR1_IC1PSC_Msk      (0x3UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
+#define TIM_CCMR1_IC1PSC_0        (0x1UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR1_IC1PSC_1        (0x2UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR1_IC1F_Pos        (4U)
+#define TIM_CCMR1_IC1F_Msk        (0xFUL << TIM_CCMR1_IC1F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
+#define TIM_CCMR1_IC1F_0          (0x1UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR1_IC1F_1          (0x2UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR1_IC1F_2          (0x4UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR1_IC1F_3          (0x8UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR1_IC2PSC_Pos      (10U)
+#define TIM_CCMR1_IC2PSC_Msk      (0x3UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
+#define TIM_CCMR1_IC2PSC_0        (0x1UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR1_IC2PSC_1        (0x2UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR1_IC2F_Pos        (12U)
+#define TIM_CCMR1_IC2F_Msk        (0xFUL << TIM_CCMR1_IC2F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
+#define TIM_CCMR1_IC2F_0          (0x1UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR1_IC2F_1          (0x2UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR1_IC2F_2          (0x4UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR1_IC2F_3          (0x8UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR2 register  *******************/
+#define TIM_CCMR2_CC3S_Pos        (0U)
+#define TIM_CCMR2_CC3S_Msk        (0x3UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
+#define TIM_CCMR2_CC3S_0          (0x1UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR2_CC3S_1          (0x2UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR2_OC3FE_Pos       (2U)
+#define TIM_CCMR2_OC3FE_Msk       (0x1UL << TIM_CCMR2_OC3FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          /*!<Output Compare 3 Fast enable */
+#define TIM_CCMR2_OC3PE_Pos       (3U)
+#define TIM_CCMR2_OC3PE_Msk       (0x1UL << TIM_CCMR2_OC3PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          /*!<Output Compare 3 Preload enable */
+
+#define TIM_CCMR2_OC3M_Pos        (4U)
+#define TIM_CCMR2_OC3M_Msk        (0x1007UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
+#define TIM_CCMR2_OC3M_0          (0x0001UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR2_OC3M_1          (0x0002UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR2_OC3M_2          (0x0004UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR2_OC3M_3          (0x1000UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR2_OC3CE_Pos       (7U)
+#define TIM_CCMR2_OC3CE_Msk       (0x1UL << TIM_CCMR2_OC3CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          /*!<Output Compare 3 Clear Enable */
+
+#define TIM_CCMR2_CC4S_Pos        (8U)
+#define TIM_CCMR2_CC4S_Msk        (0x3UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
+#define TIM_CCMR2_CC4S_0          (0x1UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR2_CC4S_1          (0x2UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR2_OC4FE_Pos       (10U)
+#define TIM_CCMR2_OC4FE_Msk       (0x1UL << TIM_CCMR2_OC4FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          /*!<Output Compare 4 Fast enable */
+#define TIM_CCMR2_OC4PE_Pos       (11U)
+#define TIM_CCMR2_OC4PE_Msk       (0x1UL << TIM_CCMR2_OC4PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          /*!<Output Compare 4 Preload enable */
+
+#define TIM_CCMR2_OC4M_Pos        (12U)
+#define TIM_CCMR2_OC4M_Msk        (0x1007UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
+#define TIM_CCMR2_OC4M_0          (0x0001UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR2_OC4M_1          (0x0002UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR2_OC4M_2          (0x0004UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR2_OC4M_3          (0x1000UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR2_OC4CE_Pos       (15U)
+#define TIM_CCMR2_OC4CE_Msk       (0x1UL << TIM_CCMR2_OC4CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          /*!<Output Compare 4 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR2_IC3PSC_Pos      (2U)
+#define TIM_CCMR2_IC3PSC_Msk      (0x3UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
+#define TIM_CCMR2_IC3PSC_0        (0x1UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR2_IC3PSC_1        (0x2UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR2_IC3F_Pos        (4U)
+#define TIM_CCMR2_IC3F_Msk        (0xFUL << TIM_CCMR2_IC3F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
+#define TIM_CCMR2_IC3F_0          (0x1UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR2_IC3F_1          (0x2UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR2_IC3F_2          (0x4UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR2_IC3F_3          (0x8UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR2_IC4PSC_Pos      (10U)
+#define TIM_CCMR2_IC4PSC_Msk      (0x3UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
+#define TIM_CCMR2_IC4PSC_0        (0x1UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR2_IC4PSC_1        (0x2UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR2_IC4F_Pos        (12U)
+#define TIM_CCMR2_IC4F_Msk        (0xFUL << TIM_CCMR2_IC4F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
+#define TIM_CCMR2_IC4F_0          (0x1UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR2_IC4F_1          (0x2UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR2_IC4F_2          (0x4UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR2_IC4F_3          (0x8UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR3 register  *******************/
+#define TIM_CCMR3_OC5FE_Pos       (2U)
+#define TIM_CCMR3_OC5FE_Msk       (0x1UL << TIM_CCMR3_OC5FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR3_OC5FE           TIM_CCMR3_OC5FE_Msk                          /*!<Output Compare 5 Fast enable */
+#define TIM_CCMR3_OC5PE_Pos       (3U)
+#define TIM_CCMR3_OC5PE_Msk       (0x1UL << TIM_CCMR3_OC5PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR3_OC5PE           TIM_CCMR3_OC5PE_Msk                          /*!<Output Compare 5 Preload enable */
+
+#define TIM_CCMR3_OC5M_Pos        (4U)
+#define TIM_CCMR3_OC5M_Msk        (0x1007UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR3_OC5M            TIM_CCMR3_OC5M_Msk                           /*!<OC5M[3:0] bits (Output Compare 5 Mode) */
+#define TIM_CCMR3_OC5M_0          (0x0001UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR3_OC5M_1          (0x0002UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR3_OC5M_2          (0x0004UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR3_OC5M_3          (0x1000UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR3_OC5CE_Pos       (7U)
+#define TIM_CCMR3_OC5CE_Msk       (0x1UL << TIM_CCMR3_OC5CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR3_OC5CE           TIM_CCMR3_OC5CE_Msk                          /*!<Output Compare 5 Clear Enable */
+
+#define TIM_CCMR3_OC6FE_Pos       (10U)
+#define TIM_CCMR3_OC6FE_Msk       (0x1UL << TIM_CCMR3_OC6FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR3_OC6FE           TIM_CCMR3_OC6FE_Msk                          /*!<Output Compare 6 Fast enable */
+#define TIM_CCMR3_OC6PE_Pos       (11U)
+#define TIM_CCMR3_OC6PE_Msk       (0x1UL << TIM_CCMR3_OC6PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR3_OC6PE           TIM_CCMR3_OC6PE_Msk                          /*!<Output Compare 6 Preload enable */
+
+#define TIM_CCMR3_OC6M_Pos        (12U)
+#define TIM_CCMR3_OC6M_Msk        (0x1007UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR3_OC6M            TIM_CCMR3_OC6M_Msk                           /*!<OC6M[3:0] bits (Output Compare 6 Mode) */
+#define TIM_CCMR3_OC6M_0          (0x0001UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR3_OC6M_1          (0x0002UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR3_OC6M_2          (0x0004UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR3_OC6M_3          (0x1000UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR3_OC6CE_Pos       (15U)
+#define TIM_CCMR3_OC6CE_Msk       (0x1UL << TIM_CCMR3_OC6CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR3_OC6CE           TIM_CCMR3_OC6CE_Msk                          /*!<Output Compare 6 Clear Enable */
+
+/*******************  Bit definition for TIM_CCER register  *******************/
+#define TIM_CCER_CC1E_Pos         (0U)
+#define TIM_CCER_CC1E_Msk         (0x1UL << TIM_CCER_CC1E_Pos)                 /*!< 0x00000001 */
+#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            /*!<Capture/Compare 1 output enable */
+#define TIM_CCER_CC1P_Pos         (1U)
+#define TIM_CCER_CC1P_Msk         (0x1UL << TIM_CCER_CC1P_Pos)                 /*!< 0x00000002 */
+#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            /*!<Capture/Compare 1 output Polarity */
+#define TIM_CCER_CC1NE_Pos        (2U)
+#define TIM_CCER_CC1NE_Msk        (0x1UL << TIM_CCER_CC1NE_Pos)                /*!< 0x00000004 */
+#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           /*!<Capture/Compare 1 Complementary output enable */
+#define TIM_CCER_CC1NP_Pos        (3U)
+#define TIM_CCER_CC1NP_Msk        (0x1UL << TIM_CCER_CC1NP_Pos)                /*!< 0x00000008 */
+#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           /*!<Capture/Compare 1 Complementary output Polarity */
+#define TIM_CCER_CC2E_Pos         (4U)
+#define TIM_CCER_CC2E_Msk         (0x1UL << TIM_CCER_CC2E_Pos)                 /*!< 0x00000010 */
+#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            /*!<Capture/Compare 2 output enable */
+#define TIM_CCER_CC2P_Pos         (5U)
+#define TIM_CCER_CC2P_Msk         (0x1UL << TIM_CCER_CC2P_Pos)                 /*!< 0x00000020 */
+#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            /*!<Capture/Compare 2 output Polarity */
+#define TIM_CCER_CC2NE_Pos        (6U)
+#define TIM_CCER_CC2NE_Msk        (0x1UL << TIM_CCER_CC2NE_Pos)                /*!< 0x00000040 */
+#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           /*!<Capture/Compare 2 Complementary output enable */
+#define TIM_CCER_CC2NP_Pos        (7U)
+#define TIM_CCER_CC2NP_Msk        (0x1UL << TIM_CCER_CC2NP_Pos)                /*!< 0x00000080 */
+#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           /*!<Capture/Compare 2 Complementary output Polarity */
+#define TIM_CCER_CC3E_Pos         (8U)
+#define TIM_CCER_CC3E_Msk         (0x1UL << TIM_CCER_CC3E_Pos)                 /*!< 0x00000100 */
+#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            /*!<Capture/Compare 3 output enable */
+#define TIM_CCER_CC3P_Pos         (9U)
+#define TIM_CCER_CC3P_Msk         (0x1UL << TIM_CCER_CC3P_Pos)                 /*!< 0x00000200 */
+#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            /*!<Capture/Compare 3 output Polarity */
+#define TIM_CCER_CC3NE_Pos        (10U)
+#define TIM_CCER_CC3NE_Msk        (0x1UL << TIM_CCER_CC3NE_Pos)                /*!< 0x00000400 */
+#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           /*!<Capture/Compare 3 Complementary output enable */
+#define TIM_CCER_CC3NP_Pos        (11U)
+#define TIM_CCER_CC3NP_Msk        (0x1UL << TIM_CCER_CC3NP_Pos)                /*!< 0x00000800 */
+#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           /*!<Capture/Compare 3 Complementary output Polarity */
+#define TIM_CCER_CC4E_Pos         (12U)
+#define TIM_CCER_CC4E_Msk         (0x1UL << TIM_CCER_CC4E_Pos)                 /*!< 0x00001000 */
+#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            /*!<Capture/Compare 4 output enable */
+#define TIM_CCER_CC4P_Pos         (13U)
+#define TIM_CCER_CC4P_Msk         (0x1UL << TIM_CCER_CC4P_Pos)                 /*!< 0x00002000 */
+#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            /*!<Capture/Compare 4 output Polarity */
+#define TIM_CCER_CC4NP_Pos        (15U)
+#define TIM_CCER_CC4NP_Msk        (0x1UL << TIM_CCER_CC4NP_Pos)                /*!< 0x00008000 */
+#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           /*!<Capture/Compare 4 Complementary output Polarity */
+#define TIM_CCER_CC5E_Pos         (16U)
+#define TIM_CCER_CC5E_Msk         (0x1UL << TIM_CCER_CC5E_Pos)                 /*!< 0x00010000 */
+#define TIM_CCER_CC5E             TIM_CCER_CC5E_Msk                            /*!<Capture/Compare 5 output enable */
+#define TIM_CCER_CC5P_Pos         (17U)
+#define TIM_CCER_CC5P_Msk         (0x1UL << TIM_CCER_CC5P_Pos)                 /*!< 0x00020000 */
+#define TIM_CCER_CC5P             TIM_CCER_CC5P_Msk                            /*!<Capture/Compare 5 output Polarity */
+#define TIM_CCER_CC6E_Pos         (20U)
+#define TIM_CCER_CC6E_Msk         (0x1UL << TIM_CCER_CC6E_Pos)                 /*!< 0x00100000 */
+#define TIM_CCER_CC6E             TIM_CCER_CC6E_Msk                            /*!<Capture/Compare 6 output enable */
+#define TIM_CCER_CC6P_Pos         (21U)
+#define TIM_CCER_CC6P_Msk         (0x1UL << TIM_CCER_CC6P_Pos)                 /*!< 0x00200000 */
+#define TIM_CCER_CC6P             TIM_CCER_CC6P_Msk                            /*!<Capture/Compare 6 output Polarity */
+
+/*******************  Bit definition for TIM_CNT register  ********************/
+#define TIM_CNT_CNT_Pos           (0U)
+#define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              /*!<Counter Value */
+#define TIM_CNT_UIFCPY_Pos        (31U)
+#define TIM_CNT_UIFCPY_Msk        (0x1UL << TIM_CNT_UIFCPY_Pos)                /*!< 0x80000000 */
+#define TIM_CNT_UIFCPY            TIM_CNT_UIFCPY_Msk                           /*!<Update interrupt flag copy (if UIFREMAP=1) */
+
+/*******************  Bit definition for TIM_PSC register  ********************/
+#define TIM_PSC_PSC_Pos           (0U)
+#define TIM_PSC_PSC_Msk           (0xFFFFUL << TIM_PSC_PSC_Pos)                /*!< 0x0000FFFF */
+#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              /*!<Prescaler Value */
+
+/*******************  Bit definition for TIM_ARR register  ********************/
+#define TIM_ARR_ARR_Pos           (0U)
+#define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              /*!<Actual auto-reload Value */
+
+/*******************  Bit definition for TIM_RCR register  ********************/
+#define TIM_RCR_REP_Pos           (0U)
+#define TIM_RCR_REP_Msk           (0xFFFFUL << TIM_RCR_REP_Pos)                /*!< 0x0000FFFF */
+#define TIM_RCR_REP               TIM_RCR_REP_Msk                              /*!<Repetition Counter Value */
+
+/*******************  Bit definition for TIM_CCR1 register  *******************/
+#define TIM_CCR1_CCR1_Pos         (0U)
+#define TIM_CCR1_CCR1_Msk         (0xFFFFUL << TIM_CCR1_CCR1_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            /*!<Capture/Compare 1 Value */
+
+/*******************  Bit definition for TIM_CCR2 register  *******************/
+#define TIM_CCR2_CCR2_Pos         (0U)
+#define TIM_CCR2_CCR2_Msk         (0xFFFFUL << TIM_CCR2_CCR2_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            /*!<Capture/Compare 2 Value */
+
+/*******************  Bit definition for TIM_CCR3 register  *******************/
+#define TIM_CCR3_CCR3_Pos         (0U)
+#define TIM_CCR3_CCR3_Msk         (0xFFFFUL << TIM_CCR3_CCR3_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            /*!<Capture/Compare 3 Value */
+
+/*******************  Bit definition for TIM_CCR4 register  *******************/
+#define TIM_CCR4_CCR4_Pos         (0U)
+#define TIM_CCR4_CCR4_Msk         (0xFFFFUL << TIM_CCR4_CCR4_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            /*!<Capture/Compare 4 Value */
+
+/*******************  Bit definition for TIM_CCR5 register  *******************/
+#define TIM_CCR5_CCR5_Pos         (0U)
+#define TIM_CCR5_CCR5_Msk         (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)          /*!< 0xFFFFFFFF */
+#define TIM_CCR5_CCR5             TIM_CCR5_CCR5_Msk                            /*!<Capture/Compare 5 Value */
+#define TIM_CCR5_GC5C1_Pos        (29U)
+#define TIM_CCR5_GC5C1_Msk        (0x1UL << TIM_CCR5_GC5C1_Pos)                /*!< 0x20000000 */
+#define TIM_CCR5_GC5C1            TIM_CCR5_GC5C1_Msk                           /*!<Group Channel 5 and Channel 1 */
+#define TIM_CCR5_GC5C2_Pos        (30U)
+#define TIM_CCR5_GC5C2_Msk        (0x1UL << TIM_CCR5_GC5C2_Pos)                /*!< 0x40000000 */
+#define TIM_CCR5_GC5C2            TIM_CCR5_GC5C2_Msk                           /*!<Group Channel 5 and Channel 2 */
+#define TIM_CCR5_GC5C3_Pos        (31U)
+#define TIM_CCR5_GC5C3_Msk        (0x1UL << TIM_CCR5_GC5C3_Pos)                /*!< 0x80000000 */
+#define TIM_CCR5_GC5C3            TIM_CCR5_GC5C3_Msk                           /*!<Group Channel 5 and Channel 3 */
+
+/*******************  Bit definition for TIM_CCR6 register  *******************/
+#define TIM_CCR6_CCR6_Pos         (0U)
+#define TIM_CCR6_CCR6_Msk         (0xFFFFUL << TIM_CCR6_CCR6_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR6_CCR6             TIM_CCR6_CCR6_Msk                            /*!<Capture/Compare 6 Value */
+
+/*******************  Bit definition for TIM_BDTR register  *******************/
+#define TIM_BDTR_DTG_Pos          (0U)
+#define TIM_BDTR_DTG_Msk          (0xFFUL << TIM_BDTR_DTG_Pos)                 /*!< 0x000000FF */
+#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
+#define TIM_BDTR_DTG_0            (0x01UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000001 */
+#define TIM_BDTR_DTG_1            (0x02UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000002 */
+#define TIM_BDTR_DTG_2            (0x04UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000004 */
+#define TIM_BDTR_DTG_3            (0x08UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000008 */
+#define TIM_BDTR_DTG_4            (0x10UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000010 */
+#define TIM_BDTR_DTG_5            (0x20UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000020 */
+#define TIM_BDTR_DTG_6            (0x40UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000040 */
+#define TIM_BDTR_DTG_7            (0x80UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000080 */
+
+#define TIM_BDTR_LOCK_Pos         (8U)
+#define TIM_BDTR_LOCK_Msk         (0x3UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000300 */
+#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            /*!<LOCK[1:0] bits (Lock Configuration) */
+#define TIM_BDTR_LOCK_0           (0x1UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000100 */
+#define TIM_BDTR_LOCK_1           (0x2UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000200 */
+
+#define TIM_BDTR_OSSI_Pos         (10U)
+#define TIM_BDTR_OSSI_Msk         (0x1UL << TIM_BDTR_OSSI_Pos)                 /*!< 0x00000400 */
+#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            /*!<Off-State Selection for Idle mode */
+#define TIM_BDTR_OSSR_Pos         (11U)
+#define TIM_BDTR_OSSR_Msk         (0x1UL << TIM_BDTR_OSSR_Pos)                 /*!< 0x00000800 */
+#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            /*!<Off-State Selection for Run mode */
+#define TIM_BDTR_BKE_Pos          (12U)
+#define TIM_BDTR_BKE_Msk          (0x1UL << TIM_BDTR_BKE_Pos)                  /*!< 0x00001000 */
+#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             /*!<Break enable for Break 1 */
+#define TIM_BDTR_BKP_Pos          (13U)
+#define TIM_BDTR_BKP_Msk          (0x1UL << TIM_BDTR_BKP_Pos)                  /*!< 0x00002000 */
+#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             /*!<Break Polarity for Break 1 */
+#define TIM_BDTR_AOE_Pos          (14U)
+#define TIM_BDTR_AOE_Msk          (0x1UL << TIM_BDTR_AOE_Pos)                  /*!< 0x00004000 */
+#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             /*!<Automatic Output enable */
+#define TIM_BDTR_MOE_Pos          (15U)
+#define TIM_BDTR_MOE_Msk          (0x1UL << TIM_BDTR_MOE_Pos)                  /*!< 0x00008000 */
+#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             /*!<Main Output enable */
+
+#define TIM_BDTR_BKF_Pos          (16U)
+#define TIM_BDTR_BKF_Msk          (0xFUL << TIM_BDTR_BKF_Pos)                  /*!< 0x000F0000 */
+#define TIM_BDTR_BKF              TIM_BDTR_BKF_Msk                             /*!<Break Filter for Break 1 */
+#define TIM_BDTR_BK2F_Pos         (20U)
+#define TIM_BDTR_BK2F_Msk         (0xFUL << TIM_BDTR_BK2F_Pos)                 /*!< 0x00F00000 */
+#define TIM_BDTR_BK2F             TIM_BDTR_BK2F_Msk                            /*!<Break Filter for Break 2 */
+
+#define TIM_BDTR_BK2E_Pos         (24U)
+#define TIM_BDTR_BK2E_Msk         (0x1UL << TIM_BDTR_BK2E_Pos)                 /*!< 0x01000000 */
+#define TIM_BDTR_BK2E             TIM_BDTR_BK2E_Msk                            /*!<Break enable for Break 2 */
+#define TIM_BDTR_BK2P_Pos         (25U)
+#define TIM_BDTR_BK2P_Msk         (0x1UL << TIM_BDTR_BK2P_Pos)                 /*!< 0x02000000 */
+#define TIM_BDTR_BK2P             TIM_BDTR_BK2P_Msk                            /*!<Break Polarity for Break 2 */
+
+#define TIM_BDTR_BKDSRM_Pos       (26U)
+#define TIM_BDTR_BKDSRM_Msk       (0x1UL << TIM_BDTR_BKDSRM_Pos)               /*!< 0x04000000 */
+#define TIM_BDTR_BKDSRM           TIM_BDTR_BKDSRM_Msk                          /*!<Break disarming/re-arming */
+#define TIM_BDTR_BK2DSRM_Pos      (27U)
+#define TIM_BDTR_BK2DSRM_Msk      (0x1UL << TIM_BDTR_BK2DSRM_Pos)              /*!< 0x08000000 */
+#define TIM_BDTR_BK2DSRM          TIM_BDTR_BK2DSRM_Msk                         /*!<Break2 disarming/re-arming */
+
+#define TIM_BDTR_BKBID_Pos        (28U)
+#define TIM_BDTR_BKBID_Msk        (0x1UL << TIM_BDTR_BKBID_Pos)                /*!< 0x10000000 */
+#define TIM_BDTR_BKBID            TIM_BDTR_BKBID_Msk                           /*!<Break BIDirectional */
+#define TIM_BDTR_BK2BID_Pos       (29U)
+#define TIM_BDTR_BK2BID_Msk       (0x1UL << TIM_BDTR_BK2BID_Pos)               /*!< 0x20000000 */
+#define TIM_BDTR_BK2BID           TIM_BDTR_BK2BID_Msk                          /*!<Break2 BIDirectional */
+
+/*******************  Bit definition for TIM_DCR register  ********************/
+#define TIM_DCR_DBA_Pos           (0U)
+#define TIM_DCR_DBA_Msk           (0x1FUL << TIM_DCR_DBA_Pos)                  /*!< 0x0000001F */
+#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              /*!<DBA[4:0] bits (DMA Base Address) */
+#define TIM_DCR_DBA_0             (0x01UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000001 */
+#define TIM_DCR_DBA_1             (0x02UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000002 */
+#define TIM_DCR_DBA_2             (0x04UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000004 */
+#define TIM_DCR_DBA_3             (0x08UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000008 */
+#define TIM_DCR_DBA_4             (0x10UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000010 */
+
+#define TIM_DCR_DBL_Pos           (8U)
+#define TIM_DCR_DBL_Msk           (0x1FUL << TIM_DCR_DBL_Pos)                  /*!< 0x00001F00 */
+#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              /*!<DBL[4:0] bits (DMA Burst Length) */
+#define TIM_DCR_DBL_0             (0x01UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000100 */
+#define TIM_DCR_DBL_1             (0x02UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000200 */
+#define TIM_DCR_DBL_2             (0x04UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000400 */
+#define TIM_DCR_DBL_3             (0x08UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000800 */
+#define TIM_DCR_DBL_4             (0x10UL << TIM_DCR_DBL_Pos)                  /*!< 0x00001000 */
+
+/*******************  Bit definition for TIM_DMAR register  *******************/
+#define TIM_DMAR_DMAB_Pos         (0U)
+#define TIM_DMAR_DMAB_Msk         (0xFFFFUL << TIM_DMAR_DMAB_Pos)              /*!< 0x0000FFFF */
+#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            /*!<DMA register for burst accesses */
+
+/*******************  Bit definition for TIM1_OR1 register  *******************/
+#define TIM1_OR1_OCREF_CLR_Pos     (0U)
+#define TIM1_OR1_OCREF_CLR_Msk     (0x1UL << TIM1_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM1_OR1_OCREF_CLR         TIM1_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM1_AF1 register  *******************/
+#define TIM1_AF1_BKINE_Pos        (0U)
+#define TIM1_AF1_BKINE_Msk        (0x1UL << TIM1_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM1_AF1_BKINE            TIM1_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM1_AF1_BKCMP1E_Pos      (1U)
+#define TIM1_AF1_BKCMP1E_Msk      (0x1UL << TIM1_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM1_AF1_BKCMP1E          TIM1_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM1_AF1_BKCMP2E_Pos      (2U)
+#define TIM1_AF1_BKCMP2E_Msk      (0x1UL << TIM1_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM1_AF1_BKCMP2E          TIM1_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM1_AF1_BKINP_Pos        (9U)
+#define TIM1_AF1_BKINP_Msk        (0x1UL << TIM1_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM1_AF1_BKINP            TIM1_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM1_AF1_BKCMP1P_Pos      (10U)
+#define TIM1_AF1_BKCMP1P_Msk      (0x1UL << TIM1_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM1_AF1_BKCMP1P          TIM1_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM1_AF1_BKCMP2P_Pos      (11U)
+#define TIM1_AF1_BKCMP2P_Msk      (0x1UL << TIM1_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM1_AF1_BKCMP2P          TIM1_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+#define TIM1_AF1_ETRSEL_Pos       (14U)
+#define TIM1_AF1_ETRSEL_Msk       (0xFUL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM1_AF1_ETRSEL           TIM1_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM1 ETR source selection) */
+#define TIM1_AF1_ETRSEL_0         (0x1UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM1_AF1_ETRSEL_1         (0x2UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM1_AF1_ETRSEL_2         (0x4UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM1_AF1_ETRSEL_3         (0x8UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM1_AF2 register  *******************/
+#define TIM1_AF2_BK2INE_Pos       (0U)
+#define TIM1_AF2_BK2INE_Msk       (0x1UL << TIM1_AF2_BK2INE_Pos)               /*!< 0x00000001 */
+#define TIM1_AF2_BK2INE           TIM1_AF2_BK2INE_Msk                          /*!<BRK2 BKIN2 input enable */
+#define TIM1_AF2_BK2CMP1E_Pos     (1U)
+#define TIM1_AF2_BK2CMP1E_Msk     (0x1UL << TIM1_AF2_BK2CMP1E_Pos)             /*!< 0x00000002 */
+#define TIM1_AF2_BK2CMP1E         TIM1_AF2_BK2CMP1E_Msk                        /*!<BRK2 COMP1 enable */
+#define TIM1_AF2_BK2CMP2E_Pos     (2U)
+#define TIM1_AF2_BK2CMP2E_Msk     (0x1UL << TIM1_AF2_BK2CMP2E_Pos)             /*!< 0x00000004 */
+#define TIM1_AF2_BK2CMP2E         TIM1_AF2_BK2CMP2E_Msk                        /*!<BRK2 COMP2 enable */
+#define TIM1_AF2_BK2INP_Pos       (9U)
+#define TIM1_AF2_BK2INP_Msk       (0x1UL << TIM1_AF2_BK2INP_Pos)               /*!< 0x00000200 */
+#define TIM1_AF2_BK2INP           TIM1_AF2_BK2INP_Msk                          /*!<BRK2 BKIN2 input polarity */
+#define TIM1_AF2_BK2CMP1P_Pos     (10U)
+#define TIM1_AF2_BK2CMP1P_Msk     (0x1UL << TIM1_AF2_BK2CMP1P_Pos)             /*!< 0x00000400 */
+#define TIM1_AF2_BK2CMP1P         TIM1_AF2_BK2CMP1P_Msk                        /*!<BRK2 COMP1 input polarity */
+#define TIM1_AF2_BK2CMP2P_Pos     (11U)
+#define TIM1_AF2_BK2CMP2P_Msk     (0x1UL << TIM1_AF2_BK2CMP2P_Pos)             /*!< 0x00000800 */
+#define TIM1_AF2_BK2CMP2P         TIM1_AF2_BK2CMP2P_Msk                        /*!<BRK2 COMP2 input polarity */
+
+/*******************  Bit definition for TIM2_OR1 register  *******************/
+#define TIM2_OR1_OCREF_CLR_Pos     (0U)
+#define TIM2_OR1_OCREF_CLR_Msk     (0x1UL << TIM2_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM2_OR1_OCREF_CLR         TIM2_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM2_AF1 register  *******************/
+#define TIM2_AF1_ETRSEL_Pos       (14U)
+#define TIM2_AF1_ETRSEL_Msk       (0xFUL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM2_AF1_ETRSEL           TIM2_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM2 ETR source selection) */
+#define TIM2_AF1_ETRSEL_0         (0x1UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM2_AF1_ETRSEL_1         (0x2UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM2_AF1_ETRSEL_2         (0x4UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM2_AF1_ETRSEL_3         (0x8UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM3_OR1 register  *******************/
+#define TIM3_OR1_OCREF_CLR_Pos     (0U)
+#define TIM3_OR1_OCREF_CLR_Msk     (0x1UL << TIM3_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM3_OR1_OCREF_CLR         TIM3_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM3_AF1 register  *******************/
+#define TIM3_AF1_ETRSEL_Pos       (14U)
+#define TIM3_AF1_ETRSEL_Msk       (0xFUL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM3_AF1_ETRSEL           TIM3_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM3 ETR source selection) */
+#define TIM3_AF1_ETRSEL_0         (0x1UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM3_AF1_ETRSEL_1         (0x2UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM3_AF1_ETRSEL_2         (0x4UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM3_AF1_ETRSEL_3         (0x8UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM14_AF1 register  *******************/
+#define TIM14_AF1_ETRSEL_Pos      (14U)
+#define TIM14_AF1_ETRSEL_Msk      (0xFUL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x0003C000 */
+#define TIM14_AF1_ETRSEL          TIM14_AF1_ETRSEL_Msk                         /*!<ETRSEL[3:0] bits (TIM14 ETR source selection) */
+#define TIM14_AF1_ETRSEL_0        (0x1UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00004000 */
+#define TIM14_AF1_ETRSEL_1        (0x2UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00008000 */
+#define TIM14_AF1_ETRSEL_2        (0x4UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00010000 */
+#define TIM14_AF1_ETRSEL_3        (0x8UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM15_AF1 register  ******************/
+#define TIM15_AF1_BKINE_Pos      (0U)
+#define TIM15_AF1_BKINE_Msk      (0x1UL << TIM15_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM15_AF1_BKINE          TIM15_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM15_AF1_BKCMP1E_Pos    (1U)
+#define TIM15_AF1_BKCMP1E_Msk    (0x1UL << TIM15_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM15_AF1_BKCMP1E        TIM15_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM15_AF1_BKCMP2E_Pos    (2U)
+#define TIM15_AF1_BKCMP2E_Msk    (0x1UL << TIM15_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM15_AF1_BKCMP2E        TIM15_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM15_AF1_BKINP_Pos      (9U)
+#define TIM15_AF1_BKINP_Msk      (0x1UL << TIM15_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM15_AF1_BKINP          TIM15_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM15_AF1_BKCMP1P_Pos    (10U)
+#define TIM15_AF1_BKCMP1P_Msk    (0x1UL << TIM15_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM15_AF1_BKCMP1P        TIM15_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM15_AF1_BKCMP2P_Pos    (11U)
+#define TIM15_AF1_BKCMP2P_Msk    (0x1UL << TIM15_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM15_AF1_BKCMP2P        TIM15_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM16_AF1 register  ******************/
+#define TIM16_AF1_BKINE_Pos      (0U)
+#define TIM16_AF1_BKINE_Msk      (0x1UL << TIM16_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM16_AF1_BKINE          TIM16_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM16_AF1_BKCMP1E_Pos    (1U)
+#define TIM16_AF1_BKCMP1E_Msk    (0x1UL << TIM16_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM16_AF1_BKCMP1E        TIM16_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM16_AF1_BKCMP2E_Pos    (2U)
+#define TIM16_AF1_BKCMP2E_Msk    (0x1UL << TIM16_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM16_AF1_BKCMP2E        TIM16_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM16_AF1_BKINP_Pos      (9U)
+#define TIM16_AF1_BKINP_Msk      (0x1UL << TIM16_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM16_AF1_BKINP          TIM16_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM16_AF1_BKCMP1P_Pos    (10U)
+#define TIM16_AF1_BKCMP1P_Msk    (0x1UL << TIM16_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM16_AF1_BKCMP1P        TIM16_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM16_AF1_BKCMP2P_Pos    (11U)
+#define TIM16_AF1_BKCMP2P_Msk    (0x1UL << TIM16_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM16_AF1_BKCMP2P        TIM16_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM17_AF1 register  ******************/
+#define TIM17_AF1_BKINE_Pos      (0U)
+#define TIM17_AF1_BKINE_Msk      (0x1UL << TIM17_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM17_AF1_BKINE          TIM17_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM17_AF1_BKCMP1E_Pos    (1U)
+#define TIM17_AF1_BKCMP1E_Msk    (0x1UL << TIM17_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM17_AF1_BKCMP1E        TIM17_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM17_AF1_BKCMP2E_Pos    (2U)
+#define TIM17_AF1_BKCMP2E_Msk    (0x1UL << TIM17_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM17_AF1_BKCMP2E        TIM17_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM17_AF1_BKINP_Pos      (9U)
+#define TIM17_AF1_BKINP_Msk      (0x1UL << TIM17_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM17_AF1_BKINP          TIM17_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM17_AF1_BKCMP1P_Pos    (10U)
+#define TIM17_AF1_BKCMP1P_Msk    (0x1UL << TIM17_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM17_AF1_BKCMP1P        TIM17_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM17_AF1_BKCMP2P_Pos    (11U)
+#define TIM17_AF1_BKCMP2P_Msk    (0x1UL << TIM17_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM17_AF1_BKCMP2P        TIM17_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM_TISEL register  *********************/
+#define TIM_TISEL_TI1SEL_Pos      (0U)
+#define TIM_TISEL_TI1SEL_Msk      (0xFUL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x0000000F */
+#define TIM_TISEL_TI1SEL          TIM_TISEL_TI1SEL_Msk                         /*!<TI1SEL[3:0] bits (TIM TI1 SEL)*/
+#define TIM_TISEL_TI1SEL_0        (0x1UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000001 */
+#define TIM_TISEL_TI1SEL_1        (0x2UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000002 */
+#define TIM_TISEL_TI1SEL_2        (0x4UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000004 */
+#define TIM_TISEL_TI1SEL_3        (0x8UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000008 */
+
+#define TIM_TISEL_TI2SEL_Pos      (8U)
+#define TIM_TISEL_TI2SEL_Msk      (0xFUL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000F00 */
+#define TIM_TISEL_TI2SEL          TIM_TISEL_TI2SEL_Msk                         /*!<TI2SEL[3:0] bits (TIM TI2 SEL)*/
+#define TIM_TISEL_TI2SEL_0        (0x1UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000100 */
+#define TIM_TISEL_TI2SEL_1        (0x2UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000200 */
+#define TIM_TISEL_TI2SEL_2        (0x4UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000400 */
+#define TIM_TISEL_TI2SEL_3        (0x8UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000800 */
+
+#define TIM_TISEL_TI3SEL_Pos      (16U)
+#define TIM_TISEL_TI3SEL_Msk      (0xFUL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x000F0000 */
+#define TIM_TISEL_TI3SEL          TIM_TISEL_TI3SEL_Msk                         /*!<TI3SEL[3:0] bits (TIM TI3 SEL)*/
+#define TIM_TISEL_TI3SEL_0        (0x1UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00010000 */
+#define TIM_TISEL_TI3SEL_1        (0x2UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00020000 */
+#define TIM_TISEL_TI3SEL_2        (0x4UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00040000 */
+#define TIM_TISEL_TI3SEL_3        (0x8UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00080000 */
+
+#define TIM_TISEL_TI4SEL_Pos      (24U)
+#define TIM_TISEL_TI4SEL_Msk      (0xFUL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x0F000000 */
+#define TIM_TISEL_TI4SEL          TIM_TISEL_TI4SEL_Msk                         /*!<TI4SEL[3:0] bits (TIM TI4 SEL)*/
+#define TIM_TISEL_TI4SEL_0        (0x1UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x01000000 */
+#define TIM_TISEL_TI4SEL_1        (0x2UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x02000000 */
+#define TIM_TISEL_TI4SEL_2        (0x4UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x04000000 */
+#define TIM_TISEL_TI4SEL_3        (0x8UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x08000000 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                         Low Power Timer (LPTIM)                            */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for LPTIM_ISR register  *******************/
+#define LPTIM_ISR_CMPM_Pos          (0U)
+#define LPTIM_ISR_CMPM_Msk          (0x1UL << LPTIM_ISR_CMPM_Pos)              /*!< 0x00000001 */
+#define LPTIM_ISR_CMPM              LPTIM_ISR_CMPM_Msk                         /*!< Compare match */
+#define LPTIM_ISR_ARRM_Pos          (1U)
+#define LPTIM_ISR_ARRM_Msk          (0x1UL << LPTIM_ISR_ARRM_Pos)              /*!< 0x00000002 */
+#define LPTIM_ISR_ARRM              LPTIM_ISR_ARRM_Msk                         /*!< Autoreload match */
+#define LPTIM_ISR_EXTTRIG_Pos       (2U)
+#define LPTIM_ISR_EXTTRIG_Msk       (0x1UL << LPTIM_ISR_EXTTRIG_Pos)           /*!< 0x00000004 */
+#define LPTIM_ISR_EXTTRIG           LPTIM_ISR_EXTTRIG_Msk                      /*!< External trigger edge event */
+#define LPTIM_ISR_CMPOK_Pos         (3U)
+#define LPTIM_ISR_CMPOK_Msk         (0x1UL << LPTIM_ISR_CMPOK_Pos)             /*!< 0x00000008 */
+#define LPTIM_ISR_CMPOK             LPTIM_ISR_CMPOK_Msk                        /*!< Compare register update OK */
+#define LPTIM_ISR_ARROK_Pos         (4U)
+#define LPTIM_ISR_ARROK_Msk         (0x1UL << LPTIM_ISR_ARROK_Pos)             /*!< 0x00000010 */
+#define LPTIM_ISR_ARROK             LPTIM_ISR_ARROK_Msk                        /*!< Autoreload register update OK */
+#define LPTIM_ISR_UP_Pos            (5U)
+#define LPTIM_ISR_UP_Msk            (0x1UL << LPTIM_ISR_UP_Pos)                /*!< 0x00000020 */
+#define LPTIM_ISR_UP                LPTIM_ISR_UP_Msk                           /*!< Counter direction change down to up */
+#define LPTIM_ISR_DOWN_Pos          (6U)
+#define LPTIM_ISR_DOWN_Msk          (0x1UL << LPTIM_ISR_DOWN_Pos)              /*!< 0x00000040 */
+#define LPTIM_ISR_DOWN              LPTIM_ISR_DOWN_Msk                         /*!< Counter direction change up to down */
+
+/******************  Bit definition for LPTIM_ICR register  *******************/
+#define LPTIM_ICR_CMPMCF_Pos        (0U)
+#define LPTIM_ICR_CMPMCF_Msk        (0x1UL << LPTIM_ICR_CMPMCF_Pos)            /*!< 0x00000001 */
+#define LPTIM_ICR_CMPMCF            LPTIM_ICR_CMPMCF_Msk                       /*!< Compare match Clear Flag */
+#define LPTIM_ICR_ARRMCF_Pos        (1U)
+#define LPTIM_ICR_ARRMCF_Msk        (0x1UL << LPTIM_ICR_ARRMCF_Pos)            /*!< 0x00000002 */
+#define LPTIM_ICR_ARRMCF            LPTIM_ICR_ARRMCF_Msk                       /*!< Autoreload match Clear Flag */
+#define LPTIM_ICR_EXTTRIGCF_Pos     (2U)
+#define LPTIM_ICR_EXTTRIGCF_Msk     (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos)         /*!< 0x00000004 */
+#define LPTIM_ICR_EXTTRIGCF         LPTIM_ICR_EXTTRIGCF_Msk                    /*!< External trigger edge event Clear Flag */
+#define LPTIM_ICR_CMPOKCF_Pos       (3U)
+#define LPTIM_ICR_CMPOKCF_Msk       (0x1UL << LPTIM_ICR_CMPOKCF_Pos)           /*!< 0x00000008 */
+#define LPTIM_ICR_CMPOKCF           LPTIM_ICR_CMPOKCF_Msk                      /*!< Compare register update OK Clear Flag */
+#define LPTIM_ICR_ARROKCF_Pos       (4U)
+#define LPTIM_ICR_ARROKCF_Msk       (0x1UL << LPTIM_ICR_ARROKCF_Pos)           /*!< 0x00000010 */
+#define LPTIM_ICR_ARROKCF           LPTIM_ICR_ARROKCF_Msk                      /*!< Autoreload register update OK Clear Flag */
+#define LPTIM_ICR_UPCF_Pos          (5U)
+#define LPTIM_ICR_UPCF_Msk          (0x1UL << LPTIM_ICR_UPCF_Pos)              /*!< 0x00000020 */
+#define LPTIM_ICR_UPCF              LPTIM_ICR_UPCF_Msk                         /*!< Counter direction change down to up Clear Flag */
+#define LPTIM_ICR_DOWNCF_Pos        (6U)
+#define LPTIM_ICR_DOWNCF_Msk        (0x1UL << LPTIM_ICR_DOWNCF_Pos)            /*!< 0x00000040 */
+#define LPTIM_ICR_DOWNCF            LPTIM_ICR_DOWNCF_Msk                       /*!< Counter direction change up to down Clear Flag */
+
+/******************  Bit definition for LPTIM_IER register ********************/
+#define LPTIM_IER_CMPMIE_Pos        (0U)
+#define LPTIM_IER_CMPMIE_Msk        (0x1UL << LPTIM_IER_CMPMIE_Pos)            /*!< 0x00000001 */
+#define LPTIM_IER_CMPMIE            LPTIM_IER_CMPMIE_Msk                       /*!< Compare match Interrupt Enable */
+#define LPTIM_IER_ARRMIE_Pos        (1U)
+#define LPTIM_IER_ARRMIE_Msk        (0x1UL << LPTIM_IER_ARRMIE_Pos)            /*!< 0x00000002 */
+#define LPTIM_IER_ARRMIE            LPTIM_IER_ARRMIE_Msk                       /*!< Autoreload match Interrupt Enable */
+#define LPTIM_IER_EXTTRIGIE_Pos     (2U)
+#define LPTIM_IER_EXTTRIGIE_Msk     (0x1UL << LPTIM_IER_EXTTRIGIE_Pos)         /*!< 0x00000004 */
+#define LPTIM_IER_EXTTRIGIE         LPTIM_IER_EXTTRIGIE_Msk                    /*!< External trigger edge event Interrupt Enable */
+#define LPTIM_IER_CMPOKIE_Pos       (3U)
+#define LPTIM_IER_CMPOKIE_Msk       (0x1UL << LPTIM_IER_CMPOKIE_Pos)           /*!< 0x00000008 */
+#define LPTIM_IER_CMPOKIE           LPTIM_IER_CMPOKIE_Msk                      /*!< Compare register update OK Interrupt Enable */
+#define LPTIM_IER_ARROKIE_Pos       (4U)
+#define LPTIM_IER_ARROKIE_Msk       (0x1UL << LPTIM_IER_ARROKIE_Pos)           /*!< 0x00000010 */
+#define LPTIM_IER_ARROKIE           LPTIM_IER_ARROKIE_Msk                      /*!< Autoreload register update OK Interrupt Enable */
+#define LPTIM_IER_UPIE_Pos          (5U)
+#define LPTIM_IER_UPIE_Msk          (0x1UL << LPTIM_IER_UPIE_Pos)              /*!< 0x00000020 */
+#define LPTIM_IER_UPIE              LPTIM_IER_UPIE_Msk                         /*!< Counter direction change down to up Interrupt Enable */
+#define LPTIM_IER_DOWNIE_Pos        (6U)
+#define LPTIM_IER_DOWNIE_Msk        (0x1UL << LPTIM_IER_DOWNIE_Pos)            /*!< 0x00000040 */
+#define LPTIM_IER_DOWNIE            LPTIM_IER_DOWNIE_Msk                       /*!< Counter direction change up to down Interrupt Enable */
+
+/******************  Bit definition for LPTIM_CFGR register *******************/
+#define LPTIM_CFGR_CKSEL_Pos        (0U)
+#define LPTIM_CFGR_CKSEL_Msk        (0x1UL << LPTIM_CFGR_CKSEL_Pos)            /*!< 0x00000001 */
+#define LPTIM_CFGR_CKSEL            LPTIM_CFGR_CKSEL_Msk                       /*!< Clock selector */
+
+#define LPTIM_CFGR_CKPOL_Pos        (1U)
+#define LPTIM_CFGR_CKPOL_Msk        (0x3UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000006 */
+#define LPTIM_CFGR_CKPOL            LPTIM_CFGR_CKPOL_Msk                       /*!< CKPOL[1:0] bits (Clock polarity) */
+#define LPTIM_CFGR_CKPOL_0          (0x1UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000002 */
+#define LPTIM_CFGR_CKPOL_1          (0x2UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000004 */
+
+#define LPTIM_CFGR_CKFLT_Pos        (3U)
+#define LPTIM_CFGR_CKFLT_Msk        (0x3UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000018 */
+#define LPTIM_CFGR_CKFLT            LPTIM_CFGR_CKFLT_Msk                       /*!< CKFLT[1:0] bits (Configurable digital filter for external clock) */
+#define LPTIM_CFGR_CKFLT_0          (0x1UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000008 */
+#define LPTIM_CFGR_CKFLT_1          (0x2UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000010 */
+
+#define LPTIM_CFGR_TRGFLT_Pos       (6U)
+#define LPTIM_CFGR_TRGFLT_Msk       (0x3UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x000000C0 */
+#define LPTIM_CFGR_TRGFLT           LPTIM_CFGR_TRGFLT_Msk                      /*!< TRGFLT[1:0] bits (Configurable digital filter for trigger) */
+#define LPTIM_CFGR_TRGFLT_0         (0x1UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x00000040 */
+#define LPTIM_CFGR_TRGFLT_1         (0x2UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x00000080 */
+
+#define LPTIM_CFGR_PRESC_Pos        (9U)
+#define LPTIM_CFGR_PRESC_Msk        (0x7UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000E00 */
+#define LPTIM_CFGR_PRESC            LPTIM_CFGR_PRESC_Msk                       /*!< PRESC[2:0] bits (Clock prescaler) */
+#define LPTIM_CFGR_PRESC_0          (0x1UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000200 */
+#define LPTIM_CFGR_PRESC_1          (0x2UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000400 */
+#define LPTIM_CFGR_PRESC_2          (0x4UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000800 */
+
+#define LPTIM_CFGR_TRIGSEL_Pos      (13U)
+#define LPTIM_CFGR_TRIGSEL_Msk      (0x7UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x0000E000 */
+#define LPTIM_CFGR_TRIGSEL          LPTIM_CFGR_TRIGSEL_Msk                     /*!< TRIGSEL[2:0]] bits (Trigger selector) */
+#define LPTIM_CFGR_TRIGSEL_0        (0x1UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00002000 */
+#define LPTIM_CFGR_TRIGSEL_1        (0x2UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00004000 */
+#define LPTIM_CFGR_TRIGSEL_2        (0x4UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00008000 */
+
+#define LPTIM_CFGR_TRIGEN_Pos       (17U)
+#define LPTIM_CFGR_TRIGEN_Msk       (0x3UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00060000 */
+#define LPTIM_CFGR_TRIGEN           LPTIM_CFGR_TRIGEN_Msk                      /*!< TRIGEN[1:0] bits (Trigger enable and polarity) */
+#define LPTIM_CFGR_TRIGEN_0         (0x1UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00020000 */
+#define LPTIM_CFGR_TRIGEN_1         (0x2UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00040000 */
+
+#define LPTIM_CFGR_TIMOUT_Pos       (19U)
+#define LPTIM_CFGR_TIMOUT_Msk       (0x1UL << LPTIM_CFGR_TIMOUT_Pos)           /*!< 0x00080000 */
+#define LPTIM_CFGR_TIMOUT           LPTIM_CFGR_TIMOUT_Msk                      /*!< Timeout enable */
+#define LPTIM_CFGR_WAVE_Pos         (20U)
+#define LPTIM_CFGR_WAVE_Msk         (0x1UL << LPTIM_CFGR_WAVE_Pos)             /*!< 0x00100000 */
+#define LPTIM_CFGR_WAVE             LPTIM_CFGR_WAVE_Msk                        /*!< Waveform shape */
+#define LPTIM_CFGR_WAVPOL_Pos       (21U)
+#define LPTIM_CFGR_WAVPOL_Msk       (0x1UL << LPTIM_CFGR_WAVPOL_Pos)           /*!< 0x00200000 */
+#define LPTIM_CFGR_WAVPOL           LPTIM_CFGR_WAVPOL_Msk                      /*!< Waveform shape polarity */
+#define LPTIM_CFGR_PRELOAD_Pos      (22U)
+#define LPTIM_CFGR_PRELOAD_Msk      (0x1UL << LPTIM_CFGR_PRELOAD_Pos)          /*!< 0x00400000 */
+#define LPTIM_CFGR_PRELOAD          LPTIM_CFGR_PRELOAD_Msk                     /*!< Reg update mode */
+#define LPTIM_CFGR_COUNTMODE_Pos    (23U)
+#define LPTIM_CFGR_COUNTMODE_Msk    (0x1UL << LPTIM_CFGR_COUNTMODE_Pos)        /*!< 0x00800000 */
+#define LPTIM_CFGR_COUNTMODE        LPTIM_CFGR_COUNTMODE_Msk                   /*!< Counter mode enable */
+#define LPTIM_CFGR_ENC_Pos          (24U)
+#define LPTIM_CFGR_ENC_Msk          (0x1UL << LPTIM_CFGR_ENC_Pos)              /*!< 0x01000000 */
+#define LPTIM_CFGR_ENC              LPTIM_CFGR_ENC_Msk                         /*!< Encoder mode enable */
+
+/******************  Bit definition for LPTIM_CR register  ********************/
+#define LPTIM_CR_ENABLE_Pos         (0U)
+#define LPTIM_CR_ENABLE_Msk         (0x1UL << LPTIM_CR_ENABLE_Pos)             /*!< 0x00000001 */
+#define LPTIM_CR_ENABLE             LPTIM_CR_ENABLE_Msk                        /*!< LPTIMer enable */
+#define LPTIM_CR_SNGSTRT_Pos        (1U)
+#define LPTIM_CR_SNGSTRT_Msk        (0x1UL << LPTIM_CR_SNGSTRT_Pos)            /*!< 0x00000002 */
+#define LPTIM_CR_SNGSTRT            LPTIM_CR_SNGSTRT_Msk                       /*!< Timer start in single mode */
+#define LPTIM_CR_CNTSTRT_Pos        (2U)
+#define LPTIM_CR_CNTSTRT_Msk        (0x1UL << LPTIM_CR_CNTSTRT_Pos)            /*!< 0x00000004 */
+#define LPTIM_CR_CNTSTRT            LPTIM_CR_CNTSTRT_Msk                       /*!< Timer start in continuous mode */
+#define LPTIM_CR_COUNTRST_Pos       (3U)
+#define LPTIM_CR_COUNTRST_Msk       (0x1UL << LPTIM_CR_COUNTRST_Pos)           /*!< 0x00000008 */
+#define LPTIM_CR_COUNTRST           LPTIM_CR_COUNTRST_Msk                      /*!< Counter reset */
+#define LPTIM_CR_RSTARE_Pos         (4U)
+#define LPTIM_CR_RSTARE_Msk         (0x1UL << LPTIM_CR_RSTARE_Pos)             /*!< 0x00000010 */
+#define LPTIM_CR_RSTARE             LPTIM_CR_RSTARE_Msk                        /*!< Reset after read enable */
+
+/******************  Bit definition for LPTIM_CMP register  *******************/
+#define LPTIM_CMP_CMP_Pos           (0U)
+#define LPTIM_CMP_CMP_Msk           (0xFFFFUL << LPTIM_CMP_CMP_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_CMP_CMP               LPTIM_CMP_CMP_Msk                          /*!< Compare register */
+
+/******************  Bit definition for LPTIM_ARR register  *******************/
+#define LPTIM_ARR_ARR_Pos           (0U)
+#define LPTIM_ARR_ARR_Msk           (0xFFFFUL << LPTIM_ARR_ARR_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_ARR_ARR               LPTIM_ARR_ARR_Msk                          /*!< Auto reload register */
+
+/******************  Bit definition for LPTIM_CNT register  *******************/
+#define LPTIM_CNT_CNT_Pos           (0U)
+#define LPTIM_CNT_CNT_Msk           (0xFFFFUL << LPTIM_CNT_CNT_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_CNT_CNT               LPTIM_CNT_CNT_Msk                          /*!< Counter register */
+
+/******************  Bit definition for LPTIM_CFGR2 register  *******************/
+#define LPTIM_CFGR2_IN1SEL_Pos      (0U)
+#define LPTIM_CFGR2_IN1SEL_Msk      (0xFUL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x0000000F */
+#define LPTIM_CFGR2_IN1SEL          LPTIM_CFGR2_IN1SEL_Msk                     /*!< CFGR2[3:0] bits (INPUT1 selection) */
+#define LPTIM_CFGR2_IN1SEL_0        (0x1UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000001 */
+#define LPTIM_CFGR2_IN1SEL_1        (0x2UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000002 */
+#define LPTIM_CFGR2_IN1SEL_2        (0x4UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000004 */
+#define LPTIM_CFGR2_IN1SEL_3        (0x8UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000008 */
+
+#define LPTIM_CFGR2_IN2SEL_Pos      (4U)
+#define LPTIM_CFGR2_IN2SEL_Msk      (0xFUL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x000000F0 */
+#define LPTIM_CFGR2_IN2SEL          LPTIM_CFGR2_IN2SEL_Msk                     /*!< CFGR2[7:4] bits (INPUT2 selection) */
+#define LPTIM_CFGR2_IN2SEL_0        (0x1UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000010 */
+#define LPTIM_CFGR2_IN2SEL_1        (0x2UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000020 */
+#define LPTIM_CFGR2_IN2SEL_2        (0x4UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000040 */
+#define LPTIM_CFGR2_IN2SEL_3        (0x8UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000080 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Analog Comparators (COMP)                             */
+/*                                                                            */
+/******************************************************************************/
+/**********************  Bit definition for COMP_CSR register  ****************/
+#define COMP_CSR_EN_Pos            (0U)
+#define COMP_CSR_EN_Msk            (0x1UL << COMP_CSR_EN_Pos)                  /*!< 0x00000001 */
+#define COMP_CSR_EN                COMP_CSR_EN_Msk                             /*!< Comparator enable */
+
+#define COMP_CSR_INMSEL_Pos        (4U)
+#define COMP_CSR_INMSEL_Msk        (0xFUL << COMP_CSR_INMSEL_Pos)              /*!< 0x000000F0 */
+#define COMP_CSR_INMSEL            COMP_CSR_INMSEL_Msk                         /*!< Comparator input minus selection */
+#define COMP_CSR_INMSEL_0          (0x1UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000010 */
+#define COMP_CSR_INMSEL_1          (0x2UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000020 */
+#define COMP_CSR_INMSEL_2          (0x4UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000040 */
+#define COMP_CSR_INMSEL_3          (0x8UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000080 */
+
+#define COMP_CSR_INPSEL_Pos        (8U)
+#define COMP_CSR_INPSEL_Msk        (0x3UL << COMP_CSR_INPSEL_Pos)              /*!< 0x00000300 */
+#define COMP_CSR_INPSEL            COMP_CSR_INPSEL_Msk                         /*!< Comparator plus minus selection */
+#define COMP_CSR_INPSEL_0          (0x1UL << COMP_CSR_INPSEL_Pos)              /*!< 0x00000100 */
+#define COMP_CSR_INPSEL_1          (0x2UL << COMP_CSR_INPSEL_Pos)              /*!< 0x00000200 */
+
+#define COMP_CSR_WINMODE_Pos       (11U)
+#define COMP_CSR_WINMODE_Msk       (0x1UL << COMP_CSR_WINMODE_Pos)             /*!< 0x00000800 */
+#define COMP_CSR_WINMODE           COMP_CSR_WINMODE_Msk                        /*!< Pair of comparators window mode. Bit intended to be used with COMP common instance (COMP_Common_TypeDef) */
+#define COMP_CSR_WINOUT_Pos        (14U)
+#define COMP_CSR_WINOUT_Msk        (0x1UL << COMP_CSR_WINOUT_Pos)              /*!< 0x00004000 */
+#define COMP_CSR_WINOUT            COMP_CSR_WINOUT_Msk                         /*!< Pair of comparators window output level. Bit intended to be used with COMP common instance (COMP_Common_TypeDef) */
+
+#define COMP_CSR_POLARITY_Pos      (15U)
+#define COMP_CSR_POLARITY_Msk      (0x1UL << COMP_CSR_POLARITY_Pos)            /*!< 0x00008000 */
+#define COMP_CSR_POLARITY          COMP_CSR_POLARITY_Msk                       /*!< Comparator output polarity */
+
+#define COMP_CSR_HYST_Pos          (16U)
+#define COMP_CSR_HYST_Msk          (0x3UL << COMP_CSR_HYST_Pos)                /*!< 0x00030000 */
+#define COMP_CSR_HYST              COMP_CSR_HYST_Msk                           /*!< Comparator input hysteresis */
+#define COMP_CSR_HYST_0            (0x1UL << COMP_CSR_HYST_Pos)                /*!< 0x00010000 */
+#define COMP_CSR_HYST_1            (0x2UL << COMP_CSR_HYST_Pos)                /*!< 0x00020000 */
+
+#define COMP_CSR_PWRMODE_Pos       (18U)
+#define COMP_CSR_PWRMODE_Msk       (0x3UL << COMP_CSR_PWRMODE_Pos)             /*!< 0x000C0000 */
+#define COMP_CSR_PWRMODE           COMP_CSR_PWRMODE_Msk                        /*!< Comparator power mode */
+#define COMP_CSR_PWRMODE_0         (0x1UL << COMP_CSR_PWRMODE_Pos)             /*!< 0x00040000 */
+#define COMP_CSR_PWRMODE_1         (0x2UL << COMP_CSR_PWRMODE_Pos)             /*!< 0x00080000 */
+
+#define COMP_CSR_BLANKING_Pos      (20U)
+#define COMP_CSR_BLANKING_Msk      (0x1FUL << COMP_CSR_BLANKING_Pos)           /*!< 0x01F00000 */
+#define COMP_CSR_BLANKING          COMP_CSR_BLANKING_Msk                       /*!< Comparator blanking source */
+#define COMP_CSR_BLANKING_0        (0x01UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00100000 */
+#define COMP_CSR_BLANKING_1        (0x02UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00200000 */
+#define COMP_CSR_BLANKING_2        (0x04UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00400000 */
+#define COMP_CSR_BLANKING_3        (0x08UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00800000 */
+#define COMP_CSR_BLANKING_4        (0x10UL << COMP_CSR_BLANKING_Pos)           /*!< 0x01000000 */
+
+#define COMP_CSR_VALUE_Pos         (30U)
+#define COMP_CSR_VALUE_Msk         (0x1UL << COMP_CSR_VALUE_Pos)               /*!< 0x40000000 */
+#define COMP_CSR_VALUE             COMP_CSR_VALUE_Msk                          /*!< Comparator output level */
+
+#define COMP_CSR_LOCK_Pos          (31U)
+#define COMP_CSR_LOCK_Msk          (0x1UL << COMP_CSR_LOCK_Pos)                /*!< 0x80000000 */
+#define COMP_CSR_LOCK              COMP_CSR_LOCK_Msk                           /*!< Comparator lock */
+
+/******************************************************************************/
+/*                                                                            */
+/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for USART_CR1 register  *******************/
+#define USART_CR1_UE_Pos             (0U)
+#define USART_CR1_UE_Msk             (0x1UL << USART_CR1_UE_Pos)               /*!< 0x00000001 */
+#define USART_CR1_UE                 USART_CR1_UE_Msk                          /*!< USART Enable */
+#define USART_CR1_UESM_Pos           (1U)
+#define USART_CR1_UESM_Msk           (0x1UL << USART_CR1_UESM_Pos)             /*!< 0x00000002 */
+#define USART_CR1_UESM               USART_CR1_UESM_Msk                        /*!< USART Enable in STOP Mode */
+#define USART_CR1_RE_Pos             (2U)
+#define USART_CR1_RE_Msk             (0x1UL << USART_CR1_RE_Pos)               /*!< 0x00000004 */
+#define USART_CR1_RE                 USART_CR1_RE_Msk                          /*!< Receiver Enable */
+#define USART_CR1_TE_Pos             (3U)
+#define USART_CR1_TE_Msk             (0x1UL << USART_CR1_TE_Pos)               /*!< 0x00000008 */
+#define USART_CR1_TE                 USART_CR1_TE_Msk                          /*!< Transmitter Enable */
+#define USART_CR1_IDLEIE_Pos         (4U)
+#define USART_CR1_IDLEIE_Msk         (0x1UL << USART_CR1_IDLEIE_Pos)           /*!< 0x00000010 */
+#define USART_CR1_IDLEIE             USART_CR1_IDLEIE_Msk                      /*!< IDLE Interrupt Enable */
+#define USART_CR1_RXNEIE_RXFNEIE_Pos   (5U)
+#define USART_CR1_RXNEIE_RXFNEIE_Msk   (0x1UL << USART_CR1_RXNEIE_RXFNEIE_Pos) /*!< 0x00000020 */
+#define USART_CR1_RXNEIE_RXFNEIE       USART_CR1_RXNEIE_RXFNEIE_Msk            /*!< RXNE/RXFIFO not empty Interrupt Enable */
+#define USART_CR1_TCIE_Pos           (6U)
+#define USART_CR1_TCIE_Msk           (0x1UL << USART_CR1_TCIE_Pos)             /*!< 0x00000040 */
+#define USART_CR1_TCIE               USART_CR1_TCIE_Msk                        /*!< Transmission Complete Interrupt Enable */
+#define USART_CR1_TXEIE_TXFNFIE_Pos  (7U)
+#define USART_CR1_TXEIE_TXFNFIE_Msk   (0x1UL << USART_CR1_TXEIE_TXFNFIE_Pos)   /*!< 0x00000080 */
+#define USART_CR1_TXEIE_TXFNFIE       USART_CR1_TXEIE_TXFNFIE_Msk              /*!< TXE/TXFIFO not full Interrupt Enable */
+#define USART_CR1_PEIE_Pos           (8U)
+#define USART_CR1_PEIE_Msk           (0x1UL << USART_CR1_PEIE_Pos)             /*!< 0x00000100 */
+#define USART_CR1_PEIE               USART_CR1_PEIE_Msk                        /*!< PE Interrupt Enable */
+#define USART_CR1_PS_Pos             (9U)
+#define USART_CR1_PS_Msk             (0x1UL << USART_CR1_PS_Pos)               /*!< 0x00000200 */
+#define USART_CR1_PS                 USART_CR1_PS_Msk                          /*!< Parity Selection */
+#define USART_CR1_PCE_Pos            (10U)
+#define USART_CR1_PCE_Msk            (0x1UL << USART_CR1_PCE_Pos)              /*!< 0x00000400 */
+#define USART_CR1_PCE                USART_CR1_PCE_Msk                         /*!< Parity Control Enable */
+#define USART_CR1_WAKE_Pos           (11U)
+#define USART_CR1_WAKE_Msk           (0x1UL << USART_CR1_WAKE_Pos)             /*!< 0x00000800 */
+#define USART_CR1_WAKE               USART_CR1_WAKE_Msk                        /*!< Receiver Wakeup method */
+#define USART_CR1_M_Pos              (12U)
+#define USART_CR1_M_Msk              (0x10001UL << USART_CR1_M_Pos)            /*!< 0x10001000 */
+#define USART_CR1_M                  USART_CR1_M_Msk                           /*!< Word length */
+#define USART_CR1_M0_Pos             (12U)
+#define USART_CR1_M0_Msk             (0x1UL << USART_CR1_M0_Pos)               /*!< 0x00001000 */
+#define USART_CR1_M0                 USART_CR1_M0_Msk                          /*!< Word length - Bit 0 */
+#define USART_CR1_MME_Pos            (13U)
+#define USART_CR1_MME_Msk            (0x1UL << USART_CR1_MME_Pos)              /*!< 0x00002000 */
+#define USART_CR1_MME                USART_CR1_MME_Msk                         /*!< Mute Mode Enable */
+#define USART_CR1_CMIE_Pos           (14U)
+#define USART_CR1_CMIE_Msk           (0x1UL << USART_CR1_CMIE_Pos)             /*!< 0x00004000 */
+#define USART_CR1_CMIE               USART_CR1_CMIE_Msk                        /*!< Character match interrupt enable */
+#define USART_CR1_OVER8_Pos          (15U)
+#define USART_CR1_OVER8_Msk          (0x1UL << USART_CR1_OVER8_Pos)            /*!< 0x00008000 */
+#define USART_CR1_OVER8              USART_CR1_OVER8_Msk                       /*!< Oversampling by 8-bit or 16-bit mode */
+#define USART_CR1_DEDT_Pos           (16U)
+#define USART_CR1_DEDT_Msk           (0x1FUL << USART_CR1_DEDT_Pos)            /*!< 0x001F0000 */
+#define USART_CR1_DEDT               USART_CR1_DEDT_Msk                        /*!< DEDT[4:0] bits (Driver Enable Deassertion Time) */
+#define USART_CR1_DEDT_0             (0x01UL << USART_CR1_DEDT_Pos)            /*!< 0x00010000 */
+#define USART_CR1_DEDT_1             (0x02UL << USART_CR1_DEDT_Pos)            /*!< 0x00020000 */
+#define USART_CR1_DEDT_2             (0x04UL << USART_CR1_DEDT_Pos)            /*!< 0x00040000 */
+#define USART_CR1_DEDT_3             (0x08UL << USART_CR1_DEDT_Pos)            /*!< 0x00080000 */
+#define USART_CR1_DEDT_4             (0x10UL << USART_CR1_DEDT_Pos)            /*!< 0x00100000 */
+#define USART_CR1_DEAT_Pos           (21U)
+#define USART_CR1_DEAT_Msk           (0x1FUL << USART_CR1_DEAT_Pos)            /*!< 0x03E00000 */
+#define USART_CR1_DEAT               USART_CR1_DEAT_Msk                        /*!< DEAT[4:0] bits (Driver Enable Assertion Time) */
+#define USART_CR1_DEAT_0             (0x01UL << USART_CR1_DEAT_Pos)            /*!< 0x00200000 */
+#define USART_CR1_DEAT_1             (0x02UL << USART_CR1_DEAT_Pos)            /*!< 0x00400000 */
+#define USART_CR1_DEAT_2             (0x04UL << USART_CR1_DEAT_Pos)            /*!< 0x00800000 */
+#define USART_CR1_DEAT_3             (0x08UL << USART_CR1_DEAT_Pos)            /*!< 0x01000000 */
+#define USART_CR1_DEAT_4             (0x10UL << USART_CR1_DEAT_Pos)            /*!< 0x02000000 */
+#define USART_CR1_RTOIE_Pos          (26U)
+#define USART_CR1_RTOIE_Msk          (0x1UL << USART_CR1_RTOIE_Pos)            /*!< 0x04000000 */
+#define USART_CR1_RTOIE              USART_CR1_RTOIE_Msk                       /*!< Receive Time Out interrupt enable */
+#define USART_CR1_EOBIE_Pos          (27U)
+#define USART_CR1_EOBIE_Msk          (0x1UL << USART_CR1_EOBIE_Pos)            /*!< 0x08000000 */
+#define USART_CR1_EOBIE              USART_CR1_EOBIE_Msk                       /*!< End of Block interrupt enable */
+#define USART_CR1_M1_Pos             (28U)
+#define USART_CR1_M1_Msk             (0x1UL << USART_CR1_M1_Pos)               /*!< 0x10000000 */
+#define USART_CR1_M1                 USART_CR1_M1_Msk                          /*!< Word length - Bit 1 */
+#define USART_CR1_FIFOEN_Pos         (29U)
+#define USART_CR1_FIFOEN_Msk         (0x1UL << USART_CR1_FIFOEN_Pos)           /*!< 0x20000000 */
+#define USART_CR1_FIFOEN             USART_CR1_FIFOEN_Msk                      /*!< FIFO mode enable */
+#define USART_CR1_TXFEIE_Pos         (30U)
+#define USART_CR1_TXFEIE_Msk         (0x1UL << USART_CR1_TXFEIE_Pos)           /*!< 0x40000000 */
+#define USART_CR1_TXFEIE             USART_CR1_TXFEIE_Msk                      /*!< TXFIFO empty interrupt enable */
+#define USART_CR1_RXFFIE_Pos         (31U)
+#define USART_CR1_RXFFIE_Msk         (0x1UL << USART_CR1_RXFFIE_Pos)           /*!< 0x80000000 */
+#define USART_CR1_RXFFIE             USART_CR1_RXFFIE_Msk                      /*!< RXFIFO Full interrupt enable */
+
+/******************  Bit definition for USART_CR2 register  *******************/
+#define USART_CR2_SLVEN_Pos          (0U)
+#define USART_CR2_SLVEN_Msk          (0x1UL << USART_CR2_SLVEN_Pos)            /*!< 0x00000001 */
+#define USART_CR2_SLVEN              USART_CR2_SLVEN_Msk                       /*!< Synchronous Slave mode enable */
+#define USART_CR2_DIS_NSS_Pos        (3U)
+#define USART_CR2_DIS_NSS_Msk        (0x1UL << USART_CR2_DIS_NSS_Pos)          /*!< 0x00000008 */
+#define USART_CR2_DIS_NSS            USART_CR2_DIS_NSS_Msk                     /*!< NSS input pin disable for SPI slave selection */
+#define USART_CR2_ADDM7_Pos          (4U)
+#define USART_CR2_ADDM7_Msk          (0x1UL << USART_CR2_ADDM7_Pos)            /*!< 0x00000010 */
+#define USART_CR2_ADDM7              USART_CR2_ADDM7_Msk                       /*!< 7-bit or 4-bit Address Detection */
+#define USART_CR2_LBDL_Pos           (5U)
+#define USART_CR2_LBDL_Msk           (0x1UL << USART_CR2_LBDL_Pos)             /*!< 0x00000020 */
+#define USART_CR2_LBDL               USART_CR2_LBDL_Msk                        /*!< LIN Break Detection Length */
+#define USART_CR2_LBDIE_Pos          (6U)
+#define USART_CR2_LBDIE_Msk          (0x1UL << USART_CR2_LBDIE_Pos)            /*!< 0x00000040 */
+#define USART_CR2_LBDIE              USART_CR2_LBDIE_Msk                       /*!< LIN Break Detection Interrupt Enable */
+#define USART_CR2_LBCL_Pos           (8U)
+#define USART_CR2_LBCL_Msk           (0x1UL << USART_CR2_LBCL_Pos)             /*!< 0x00000100 */
+#define USART_CR2_LBCL               USART_CR2_LBCL_Msk                        /*!< Last Bit Clock pulse */
+#define USART_CR2_CPHA_Pos           (9U)
+#define USART_CR2_CPHA_Msk           (0x1UL << USART_CR2_CPHA_Pos)             /*!< 0x00000200 */
+#define USART_CR2_CPHA               USART_CR2_CPHA_Msk                        /*!< Clock Phase */
+#define USART_CR2_CPOL_Pos           (10U)
+#define USART_CR2_CPOL_Msk           (0x1UL << USART_CR2_CPOL_Pos)             /*!< 0x00000400 */
+#define USART_CR2_CPOL               USART_CR2_CPOL_Msk                        /*!< Clock Polarity */
+#define USART_CR2_CLKEN_Pos          (11U)
+#define USART_CR2_CLKEN_Msk          (0x1UL << USART_CR2_CLKEN_Pos)            /*!< 0x00000800 */
+#define USART_CR2_CLKEN              USART_CR2_CLKEN_Msk                       /*!< Clock Enable */
+#define USART_CR2_STOP_Pos           (12U)
+#define USART_CR2_STOP_Msk           (0x3UL << USART_CR2_STOP_Pos)             /*!< 0x00003000 */
+#define USART_CR2_STOP               USART_CR2_STOP_Msk                        /*!< STOP[1:0] bits (STOP bits) */
+#define USART_CR2_STOP_0             (0x1UL << USART_CR2_STOP_Pos)             /*!< 0x00001000 */
+#define USART_CR2_STOP_1             (0x2UL << USART_CR2_STOP_Pos)             /*!< 0x00002000 */
+#define USART_CR2_LINEN_Pos          (14U)
+#define USART_CR2_LINEN_Msk          (0x1UL << USART_CR2_LINEN_Pos)            /*!< 0x00004000 */
+#define USART_CR2_LINEN              USART_CR2_LINEN_Msk                       /*!< LIN mode enable */
+#define USART_CR2_SWAP_Pos           (15U)
+#define USART_CR2_SWAP_Msk           (0x1UL << USART_CR2_SWAP_Pos)             /*!< 0x00008000 */
+#define USART_CR2_SWAP               USART_CR2_SWAP_Msk                        /*!< SWAP TX/RX pins */
+#define USART_CR2_RXINV_Pos          (16U)
+#define USART_CR2_RXINV_Msk          (0x1UL << USART_CR2_RXINV_Pos)            /*!< 0x00010000 */
+#define USART_CR2_RXINV              USART_CR2_RXINV_Msk                       /*!< RX pin active level inversion */
+#define USART_CR2_TXINV_Pos          (17U)
+#define USART_CR2_TXINV_Msk          (0x1UL << USART_CR2_TXINV_Pos)            /*!< 0x00020000 */
+#define USART_CR2_TXINV              USART_CR2_TXINV_Msk                       /*!< TX pin active level inversion */
+#define USART_CR2_DATAINV_Pos        (18U)
+#define USART_CR2_DATAINV_Msk        (0x1UL << USART_CR2_DATAINV_Pos)          /*!< 0x00040000 */
+#define USART_CR2_DATAINV            USART_CR2_DATAINV_Msk                     /*!< Binary data inversion */
+#define USART_CR2_MSBFIRST_Pos       (19U)
+#define USART_CR2_MSBFIRST_Msk       (0x1UL << USART_CR2_MSBFIRST_Pos)         /*!< 0x00080000 */
+#define USART_CR2_MSBFIRST           USART_CR2_MSBFIRST_Msk                    /*!< Most Significant Bit First */
+#define USART_CR2_ABREN_Pos          (20U)
+#define USART_CR2_ABREN_Msk          (0x1UL << USART_CR2_ABREN_Pos)            /*!< 0x00100000 */
+#define USART_CR2_ABREN              USART_CR2_ABREN_Msk                       /*!< Auto Baud-Rate Enable*/
+#define USART_CR2_ABRMODE_Pos        (21U)
+#define USART_CR2_ABRMODE_Msk        (0x3UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00600000 */
+#define USART_CR2_ABRMODE            USART_CR2_ABRMODE_Msk                     /*!< ABRMOD[1:0] bits (Auto Baud-Rate Mode) */
+#define USART_CR2_ABRMODE_0          (0x1UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00200000 */
+#define USART_CR2_ABRMODE_1          (0x2UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00400000 */
+#define USART_CR2_RTOEN_Pos          (23U)
+#define USART_CR2_RTOEN_Msk          (0x1UL << USART_CR2_RTOEN_Pos)            /*!< 0x00800000 */
+#define USART_CR2_RTOEN              USART_CR2_RTOEN_Msk                       /*!< Receiver Time-Out enable */
+#define USART_CR2_ADD_Pos            (24U)
+#define USART_CR2_ADD_Msk            (0xFFUL << USART_CR2_ADD_Pos)             /*!< 0xFF000000 */
+#define USART_CR2_ADD                USART_CR2_ADD_Msk                         /*!< Address of the USART node */
+
+/******************  Bit definition for USART_CR3 register  *******************/
+#define USART_CR3_EIE_Pos            (0U)
+#define USART_CR3_EIE_Msk            (0x1UL << USART_CR3_EIE_Pos)              /*!< 0x00000001 */
+#define USART_CR3_EIE                USART_CR3_EIE_Msk                         /*!< Error Interrupt Enable */
+#define USART_CR3_IREN_Pos           (1U)
+#define USART_CR3_IREN_Msk           (0x1UL << USART_CR3_IREN_Pos)             /*!< 0x00000002 */
+#define USART_CR3_IREN               USART_CR3_IREN_Msk                        /*!< IrDA mode Enable */
+#define USART_CR3_IRLP_Pos           (2U)
+#define USART_CR3_IRLP_Msk           (0x1UL << USART_CR3_IRLP_Pos)             /*!< 0x00000004 */
+#define USART_CR3_IRLP               USART_CR3_IRLP_Msk                        /*!< IrDA Low-Power */
+#define USART_CR3_HDSEL_Pos          (3U)
+#define USART_CR3_HDSEL_Msk          (0x1UL << USART_CR3_HDSEL_Pos)            /*!< 0x00000008 */
+#define USART_CR3_HDSEL              USART_CR3_HDSEL_Msk                       /*!< Half-Duplex Selection */
+#define USART_CR3_NACK_Pos           (4U)
+#define USART_CR3_NACK_Msk           (0x1UL << USART_CR3_NACK_Pos)             /*!< 0x00000010 */
+#define USART_CR3_NACK               USART_CR3_NACK_Msk                        /*!< SmartCard NACK enable */
+#define USART_CR3_SCEN_Pos           (5U)
+#define USART_CR3_SCEN_Msk           (0x1UL << USART_CR3_SCEN_Pos)             /*!< 0x00000020 */
+#define USART_CR3_SCEN               USART_CR3_SCEN_Msk                        /*!< SmartCard mode enable */
+#define USART_CR3_DMAR_Pos           (6U)
+#define USART_CR3_DMAR_Msk           (0x1UL << USART_CR3_DMAR_Pos)             /*!< 0x00000040 */
+#define USART_CR3_DMAR               USART_CR3_DMAR_Msk                        /*!< DMA Enable Receiver */
+#define USART_CR3_DMAT_Pos           (7U)
+#define USART_CR3_DMAT_Msk           (0x1UL << USART_CR3_DMAT_Pos)             /*!< 0x00000080 */
+#define USART_CR3_DMAT               USART_CR3_DMAT_Msk                        /*!< DMA Enable Transmitter */
+#define USART_CR3_RTSE_Pos           (8U)
+#define USART_CR3_RTSE_Msk           (0x1UL << USART_CR3_RTSE_Pos)             /*!< 0x00000100 */
+#define USART_CR3_RTSE               USART_CR3_RTSE_Msk                        /*!< RTS Enable */
+#define USART_CR3_CTSE_Pos           (9U)
+#define USART_CR3_CTSE_Msk           (0x1UL << USART_CR3_CTSE_Pos)             /*!< 0x00000200 */
+#define USART_CR3_CTSE               USART_CR3_CTSE_Msk                        /*!< CTS Enable */
+#define USART_CR3_CTSIE_Pos          (10U)
+#define USART_CR3_CTSIE_Msk          (0x1UL << USART_CR3_CTSIE_Pos)            /*!< 0x00000400 */
+#define USART_CR3_CTSIE              USART_CR3_CTSIE_Msk                       /*!< CTS Interrupt Enable */
+#define USART_CR3_ONEBIT_Pos         (11U)
+#define USART_CR3_ONEBIT_Msk         (0x1UL << USART_CR3_ONEBIT_Pos)           /*!< 0x00000800 */
+#define USART_CR3_ONEBIT             USART_CR3_ONEBIT_Msk                      /*!< One sample bit method enable */
+#define USART_CR3_OVRDIS_Pos         (12U)
+#define USART_CR3_OVRDIS_Msk         (0x1UL << USART_CR3_OVRDIS_Pos)           /*!< 0x00001000 */
+#define USART_CR3_OVRDIS             USART_CR3_OVRDIS_Msk                      /*!< Overrun Disable */
+#define USART_CR3_DDRE_Pos           (13U)
+#define USART_CR3_DDRE_Msk           (0x1UL << USART_CR3_DDRE_Pos)             /*!< 0x00002000 */
+#define USART_CR3_DDRE               USART_CR3_DDRE_Msk                        /*!< DMA Disable on Reception Error */
+#define USART_CR3_DEM_Pos            (14U)
+#define USART_CR3_DEM_Msk            (0x1UL << USART_CR3_DEM_Pos)              /*!< 0x00004000 */
+#define USART_CR3_DEM                USART_CR3_DEM_Msk                         /*!< Driver Enable Mode */
+#define USART_CR3_DEP_Pos            (15U)
+#define USART_CR3_DEP_Msk            (0x1UL << USART_CR3_DEP_Pos)              /*!< 0x00008000 */
+#define USART_CR3_DEP                USART_CR3_DEP_Msk                         /*!< Driver Enable Polarity Selection */
+#define USART_CR3_SCARCNT_Pos        (17U)
+#define USART_CR3_SCARCNT_Msk        (0x7UL << USART_CR3_SCARCNT_Pos)          /*!< 0x000E0000 */
+#define USART_CR3_SCARCNT            USART_CR3_SCARCNT_Msk                     /*!< SCARCNT[2:0] bits (SmartCard Auto-Retry Count) */
+#define USART_CR3_SCARCNT_0          (0x1UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00020000 */
+#define USART_CR3_SCARCNT_1          (0x2UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00040000 */
+#define USART_CR3_SCARCNT_2          (0x4UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00080000 */
+#define USART_CR3_WUS_Pos            (20U)
+#define USART_CR3_WUS_Msk            (0x3UL << USART_CR3_WUS_Pos)              /*!< 0x00300000 */
+#define USART_CR3_WUS                USART_CR3_WUS_Msk                         /*!< WUS[1:0] bits (Wake UP Interrupt Flag Selection) */
+#define USART_CR3_WUS_0              (0x1UL << USART_CR3_WUS_Pos)              /*!< 0x00100000 */
+#define USART_CR3_WUS_1              (0x2UL << USART_CR3_WUS_Pos)              /*!< 0x00200000 */
+#define USART_CR3_WUFIE_Pos          (22U)
+#define USART_CR3_WUFIE_Msk          (0x1UL << USART_CR3_WUFIE_Pos)            /*!< 0x00400000 */
+#define USART_CR3_WUFIE              USART_CR3_WUFIE_Msk                       /*!< Wake Up Interrupt Enable */
+#define USART_CR3_TXFTIE_Pos         (23U)
+#define USART_CR3_TXFTIE_Msk         (0x1UL << USART_CR3_TXFTIE_Pos)           /*!< 0x00800000 */
+#define USART_CR3_TXFTIE             USART_CR3_TXFTIE_Msk                      /*!< TXFIFO threshold interrupt enable */
+#define USART_CR3_TCBGTIE_Pos        (24U)
+#define USART_CR3_TCBGTIE_Msk        (0x1UL << USART_CR3_TCBGTIE_Pos)          /*!< 0x01000000 */
+#define USART_CR3_TCBGTIE            USART_CR3_TCBGTIE_Msk                     /*!< Transmission Complete Before Guard Time Interrupt Enable */
+#define USART_CR3_RXFTCFG_Pos        (25U)
+#define USART_CR3_RXFTCFG_Msk        (0x7UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x0E000000 */
+#define USART_CR3_RXFTCFG            USART_CR3_RXFTCFG_Msk                     /*!< RXFIFO FIFO threshold configuration */
+#define USART_CR3_RXFTCFG_0          (0x1UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x02000000 */
+#define USART_CR3_RXFTCFG_1          (0x2UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x04000000 */
+#define USART_CR3_RXFTCFG_2          (0x4UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x08000000 */
+#define USART_CR3_RXFTIE_Pos         (28U)
+#define USART_CR3_RXFTIE_Msk         (0x1UL << USART_CR3_RXFTIE_Pos)           /*!< 0x10000000 */
+#define USART_CR3_RXFTIE             USART_CR3_RXFTIE_Msk                      /*!< RXFIFO threshold interrupt enable */
+#define USART_CR3_TXFTCFG_Pos        (29U)
+#define USART_CR3_TXFTCFG_Msk        (0x7UL << USART_CR3_TXFTCFG_Pos)          /*!< 0xE0000000 */
+#define USART_CR3_TXFTCFG            USART_CR3_TXFTCFG_Msk                     /*!< TXFIFO threshold configuration */
+#define USART_CR3_TXFTCFG_0          (0x1UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x20000000 */
+#define USART_CR3_TXFTCFG_1          (0x2UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x40000000 */
+#define USART_CR3_TXFTCFG_2          (0x4UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x80000000 */
+
+/******************  Bit definition for USART_BRR register  *******************/
+#define USART_BRR_LPUART_Pos         (0U)
+#define USART_BRR_LPUART_Msk         (0xFFFFFUL << USART_BRR_LPUART_Pos)       /*!< 0x000FFFFF */
+#define USART_BRR_LPUART             USART_BRR_LPUART_Msk                      /*!< LPUART Baud rate register [19:0] */
+#define USART_BRR_BRR                ((uint16_t)0xFFFF)                        /*!< USART  Baud rate register [15:0] */
+
+/******************  Bit definition for USART_GTPR register  ******************/
+#define USART_GTPR_PSC_Pos           (0U)
+#define USART_GTPR_PSC_Msk           (0xFFUL << USART_GTPR_PSC_Pos)            /*!< 0x000000FF */
+#define USART_GTPR_PSC               USART_GTPR_PSC_Msk                        /*!< PSC[7:0] bits (Prescaler value) */
+#define USART_GTPR_GT_Pos            (8U)
+#define USART_GTPR_GT_Msk            (0xFFUL << USART_GTPR_GT_Pos)             /*!< 0x0000FF00 */
+#define USART_GTPR_GT                USART_GTPR_GT_Msk                         /*!< GT[7:0] bits (Guard time value) */
+
+/*******************  Bit definition for USART_RTOR register  *****************/
+#define USART_RTOR_RTO_Pos           (0U)
+#define USART_RTOR_RTO_Msk           (0xFFFFFFUL << USART_RTOR_RTO_Pos)        /*!< 0x00FFFFFF */
+#define USART_RTOR_RTO               USART_RTOR_RTO_Msk                        /*!< Receiver Time Out Value */
+#define USART_RTOR_BLEN_Pos          (24U)
+#define USART_RTOR_BLEN_Msk          (0xFFUL << USART_RTOR_BLEN_Pos)           /*!< 0xFF000000 */
+#define USART_RTOR_BLEN              USART_RTOR_BLEN_Msk                       /*!< Block Length */
+
+/*******************  Bit definition for USART_RQR register  ******************/
+#define USART_RQR_ABRRQ        ((uint16_t)0x0001)                              /*!< Auto-Baud Rate Request */
+#define USART_RQR_SBKRQ        ((uint16_t)0x0002)                              /*!< Send Break Request */
+#define USART_RQR_MMRQ         ((uint16_t)0x0004)                              /*!< Mute Mode Request */
+#define USART_RQR_RXFRQ        ((uint16_t)0x0008)                              /*!< Receive Data flush Request */
+#define USART_RQR_TXFRQ        ((uint16_t)0x0010)                              /*!< Transmit data flush Request */
+
+/*******************  Bit definition for USART_ISR register  ******************/
+#define USART_ISR_PE_Pos             (0U)
+#define USART_ISR_PE_Msk             (0x1UL << USART_ISR_PE_Pos)               /*!< 0x00000001 */
+#define USART_ISR_PE                 USART_ISR_PE_Msk                          /*!< Parity Error */
+#define USART_ISR_FE_Pos             (1U)
+#define USART_ISR_FE_Msk             (0x1UL << USART_ISR_FE_Pos)               /*!< 0x00000002 */
+#define USART_ISR_FE                 USART_ISR_FE_Msk                          /*!< Framing Error */
+#define USART_ISR_NE_Pos             (2U)
+#define USART_ISR_NE_Msk             (0x1UL << USART_ISR_NE_Pos)               /*!< 0x00000004 */
+#define USART_ISR_NE                 USART_ISR_NE_Msk                          /*!< Noise detected Flag */
+#define USART_ISR_ORE_Pos            (3U)
+#define USART_ISR_ORE_Msk            (0x1UL << USART_ISR_ORE_Pos)              /*!< 0x00000008 */
+#define USART_ISR_ORE                USART_ISR_ORE_Msk                         /*!< OverRun Error */
+#define USART_ISR_IDLE_Pos           (4U)
+#define USART_ISR_IDLE_Msk           (0x1UL << USART_ISR_IDLE_Pos)             /*!< 0x00000010 */
+#define USART_ISR_IDLE               USART_ISR_IDLE_Msk                        /*!< IDLE line detected */
+#define USART_ISR_RXNE_RXFNE_Pos     (5U)
+#define USART_ISR_RXNE_RXFNE_Msk     (0x1UL << USART_ISR_RXNE_RXFNE_Pos)       /*!< 0x00000020 */
+#define USART_ISR_RXNE_RXFNE         USART_ISR_RXNE_RXFNE_Msk                  /*!< Read Data Register Not Empty/RXFIFO Not Empty */
+#define USART_ISR_TC_Pos             (6U)
+#define USART_ISR_TC_Msk             (0x1UL << USART_ISR_TC_Pos)               /*!< 0x00000040 */
+#define USART_ISR_TC                 USART_ISR_TC_Msk                          /*!< Transmission Complete */
+#define USART_ISR_TXE_TXFNF_Pos      (7U)
+#define USART_ISR_TXE_TXFNF_Msk      (0x1UL << USART_ISR_TXE_TXFNF_Pos)        /*!< 0x00000080 */
+#define USART_ISR_TXE_TXFNF          USART_ISR_TXE_TXFNF_Msk                   /*!< Transmit Data Register Empty/TXFIFO Not Full */
+#define USART_ISR_LBDF_Pos           (8U)
+#define USART_ISR_LBDF_Msk           (0x1UL << USART_ISR_LBDF_Pos)             /*!< 0x00000100 */
+#define USART_ISR_LBDF               USART_ISR_LBDF_Msk                        /*!< LIN Break Detection Flag */
+#define USART_ISR_CTSIF_Pos          (9U)
+#define USART_ISR_CTSIF_Msk          (0x1UL << USART_ISR_CTSIF_Pos)            /*!< 0x00000200 */
+#define USART_ISR_CTSIF              USART_ISR_CTSIF_Msk                       /*!< CTS interrupt flag */
+#define USART_ISR_CTS_Pos            (10U)
+#define USART_ISR_CTS_Msk            (0x1UL << USART_ISR_CTS_Pos)              /*!< 0x00000400 */
+#define USART_ISR_CTS                USART_ISR_CTS_Msk                         /*!< CTS flag */
+#define USART_ISR_RTOF_Pos           (11U)
+#define USART_ISR_RTOF_Msk           (0x1UL << USART_ISR_RTOF_Pos)             /*!< 0x00000800 */
+#define USART_ISR_RTOF               USART_ISR_RTOF_Msk                        /*!< Receiver Time Out */
+#define USART_ISR_EOBF_Pos           (12U)
+#define USART_ISR_EOBF_Msk           (0x1UL << USART_ISR_EOBF_Pos)             /*!< 0x00001000 */
+#define USART_ISR_EOBF               USART_ISR_EOBF_Msk                        /*!< End Of Block Flag */
+#define USART_ISR_UDR_Pos            (13U)
+#define USART_ISR_UDR_Msk            (0x1UL << USART_ISR_UDR_Pos)              /*!< 0x00002000 */
+#define USART_ISR_UDR                 USART_ISR_UDR_Msk                        /*!< SPI Slave Underrun Error Flag */
+#define USART_ISR_ABRE_Pos           (14U)
+#define USART_ISR_ABRE_Msk           (0x1UL << USART_ISR_ABRE_Pos)             /*!< 0x00004000 */
+#define USART_ISR_ABRE               USART_ISR_ABRE_Msk                        /*!< Auto-Baud Rate Error */
+#define USART_ISR_ABRF_Pos           (15U)
+#define USART_ISR_ABRF_Msk           (0x1UL << USART_ISR_ABRF_Pos)             /*!< 0x00008000 */
+#define USART_ISR_ABRF               USART_ISR_ABRF_Msk                        /*!< Auto-Baud Rate Flag */
+#define USART_ISR_BUSY_Pos           (16U)
+#define USART_ISR_BUSY_Msk           (0x1UL << USART_ISR_BUSY_Pos)             /*!< 0x00010000 */
+#define USART_ISR_BUSY               USART_ISR_BUSY_Msk                        /*!< Busy Flag */
+#define USART_ISR_CMF_Pos            (17U)
+#define USART_ISR_CMF_Msk            (0x1UL << USART_ISR_CMF_Pos)              /*!< 0x00020000 */
+#define USART_ISR_CMF                USART_ISR_CMF_Msk                         /*!< Character Match Flag */
+#define USART_ISR_SBKF_Pos           (18U)
+#define USART_ISR_SBKF_Msk           (0x1UL << USART_ISR_SBKF_Pos)             /*!< 0x00040000 */
+#define USART_ISR_SBKF               USART_ISR_SBKF_Msk                        /*!< Send Break Flag */
+#define USART_ISR_RWU_Pos            (19U)
+#define USART_ISR_RWU_Msk            (0x1UL << USART_ISR_RWU_Pos)              /*!< 0x00080000 */
+#define USART_ISR_RWU                USART_ISR_RWU_Msk                         /*!< Receive Wake Up from mute mode Flag */
+#define USART_ISR_WUF_Pos            (20U)
+#define USART_ISR_WUF_Msk            (0x1UL << USART_ISR_WUF_Pos)              /*!< 0x00100000 */
+#define USART_ISR_WUF                USART_ISR_WUF_Msk                         /*!< Wake Up from stop mode Flag */
+#define USART_ISR_TEACK_Pos          (21U)
+#define USART_ISR_TEACK_Msk          (0x1UL << USART_ISR_TEACK_Pos)            /*!< 0x00200000 */
+#define USART_ISR_TEACK              USART_ISR_TEACK_Msk                       /*!< Transmit Enable Acknowledge Flag */
+#define USART_ISR_REACK_Pos          (22U)
+#define USART_ISR_REACK_Msk          (0x1UL << USART_ISR_REACK_Pos)            /*!< 0x00400000 */
+#define USART_ISR_REACK              USART_ISR_REACK_Msk                       /*!< Receive Enable Acknowledge Flag */
+#define USART_ISR_TXFE_Pos           (23U)
+#define USART_ISR_TXFE_Msk           (0x1UL << USART_ISR_TXFE_Pos)             /*!< 0x00800000 */
+#define USART_ISR_TXFE               USART_ISR_TXFE_Msk                        /*!< TXFIFO Empty Flag */
+#define USART_ISR_RXFF_Pos           (24U)
+#define USART_ISR_RXFF_Msk           (0x1UL << USART_ISR_RXFF_Pos)             /*!< 0x01000000 */
+#define USART_ISR_RXFF               USART_ISR_RXFF_Msk                        /*!< RXFIFO Full Flag */
+#define USART_ISR_TCBGT_Pos          (25U)
+#define USART_ISR_TCBGT_Msk          (0x1UL << USART_ISR_TCBGT_Pos)            /*!< 0x02000000 */
+#define USART_ISR_TCBGT              USART_ISR_TCBGT_Msk                       /*!< Transmission Complete Before Guard Time Completion Flag */
+#define USART_ISR_RXFT_Pos           (26U)
+#define USART_ISR_RXFT_Msk           (0x1UL << USART_ISR_RXFT_Pos)             /*!< 0x04000000 */
+#define USART_ISR_RXFT               USART_ISR_RXFT_Msk                        /*!< RXFIFO Threshold Flag */
+#define USART_ISR_TXFT_Pos           (27U)
+#define USART_ISR_TXFT_Msk           (0x1UL << USART_ISR_TXFT_Pos)             /*!< 0x08000000 */
+#define USART_ISR_TXFT               USART_ISR_TXFT_Msk                        /*!< TXFIFO Threshold Flag */
+
+/*******************  Bit definition for USART_ICR register  ******************/
+#define USART_ICR_PECF_Pos           (0U)
+#define USART_ICR_PECF_Msk           (0x1UL << USART_ICR_PECF_Pos)             /*!< 0x00000001 */
+#define USART_ICR_PECF               USART_ICR_PECF_Msk                        /*!< Parity Error Clear Flag */
+#define USART_ICR_FECF_Pos           (1U)
+#define USART_ICR_FECF_Msk           (0x1UL << USART_ICR_FECF_Pos)             /*!< 0x00000002 */
+#define USART_ICR_FECF               USART_ICR_FECF_Msk                        /*!< Framing Error Clear Flag */
+#define USART_ICR_NECF_Pos           (2U)
+#define USART_ICR_NECF_Msk           (0x1UL << USART_ICR_NECF_Pos)             /*!< 0x00000004 */
+#define USART_ICR_NECF               USART_ICR_NECF_Msk                        /*!< Noise Error detected Clear Flag */
+#define USART_ICR_ORECF_Pos          (3U)
+#define USART_ICR_ORECF_Msk          (0x1UL << USART_ICR_ORECF_Pos)            /*!< 0x00000008 */
+#define USART_ICR_ORECF              USART_ICR_ORECF_Msk                       /*!< OverRun Error Clear Flag */
+#define USART_ICR_IDLECF_Pos         (4U)
+#define USART_ICR_IDLECF_Msk         (0x1UL << USART_ICR_IDLECF_Pos)           /*!< 0x00000010 */
+#define USART_ICR_IDLECF             USART_ICR_IDLECF_Msk                      /*!< IDLE line detected Clear Flag */
+#define USART_ICR_TXFECF_Pos         (5U)
+#define USART_ICR_TXFECF_Msk         (0x1UL << USART_ICR_TXFECF_Pos)           /*!< 0x00000020 */
+#define USART_ICR_TXFECF             USART_ICR_TXFECF_Msk                      /*!< TXFIFO Empty Clear Flag */
+#define USART_ICR_TCCF_Pos           (6U)
+#define USART_ICR_TCCF_Msk           (0x1UL << USART_ICR_TCCF_Pos)             /*!< 0x00000040 */
+#define USART_ICR_TCCF               USART_ICR_TCCF_Msk                        /*!< Transmission Complete Clear Flag */
+#define USART_ICR_TCBGTCF_Pos        (7U)
+#define USART_ICR_TCBGTCF_Msk        (0x1UL << USART_ICR_TCBGTCF_Pos)          /*!< 0x00000080 */
+#define USART_ICR_TCBGTCF            USART_ICR_TCBGTCF_Msk                     /*!< Transmission Complete Before Guard Time Clear Flag */
+#define USART_ICR_LBDCF_Pos          (8U)
+#define USART_ICR_LBDCF_Msk          (0x1UL << USART_ICR_LBDCF_Pos)            /*!< 0x00000100 */
+#define USART_ICR_LBDCF              USART_ICR_LBDCF_Msk                       /*!< LIN Break Detection Clear Flag */
+#define USART_ICR_CTSCF_Pos          (9U)
+#define USART_ICR_CTSCF_Msk          (0x1UL << USART_ICR_CTSCF_Pos)            /*!< 0x00000200 */
+#define USART_ICR_CTSCF              USART_ICR_CTSCF_Msk                       /*!< CTS Interrupt Clear Flag */
+#define USART_ICR_RTOCF_Pos          (11U)
+#define USART_ICR_RTOCF_Msk          (0x1UL << USART_ICR_RTOCF_Pos)            /*!< 0x00000800 */
+#define USART_ICR_RTOCF              USART_ICR_RTOCF_Msk                       /*!< Receiver Time Out Clear Flag */
+#define USART_ICR_EOBCF_Pos          (12U)
+#define USART_ICR_EOBCF_Msk          (0x1UL << USART_ICR_EOBCF_Pos)            /*!< 0x00001000 */
+#define USART_ICR_EOBCF              USART_ICR_EOBCF_Msk                       /*!< End Of Block Clear Flag */
+#define USART_ICR_UDRCF_Pos          (13U)
+#define USART_ICR_UDRCF_Msk          (0x1UL << USART_ICR_UDRCF_Pos)            /*!< 0x00002000 */
+#define USART_ICR_UDRCF              USART_ICR_UDRCF_Msk                       /*!< SPI Slave Underrun Clear Flag */
+#define USART_ICR_CMCF_Pos           (17U)
+#define USART_ICR_CMCF_Msk           (0x1UL << USART_ICR_CMCF_Pos)             /*!< 0x00020000 */
+#define USART_ICR_CMCF               USART_ICR_CMCF_Msk                        /*!< Character Match Clear Flag */
+#define USART_ICR_WUCF_Pos           (20U)
+#define USART_ICR_WUCF_Msk           (0x1UL << USART_ICR_WUCF_Pos)             /*!< 0x00100000 */
+#define USART_ICR_WUCF               USART_ICR_WUCF_Msk                        /*!< Wake Up from stop mode Clear Flag */
+
+/*******************  Bit definition for USART_RDR register  ******************/
+#define USART_RDR_RDR_Pos             (0U)
+#define USART_RDR_RDR_Msk             (0x1FFUL << USART_RDR_RDR_Pos)           /*!< 0x000001FF */
+#define USART_RDR_RDR                 USART_RDR_RDR_Msk                        /*!< RDR[8:0] bits (Receive Data value) */
+
+/*******************  Bit definition for USART_TDR register  ******************/
+#define USART_TDR_TDR_Pos             (0U)
+#define USART_TDR_TDR_Msk             (0x1FFUL << USART_TDR_TDR_Pos)           /*!< 0x000001FF */
+#define USART_TDR_TDR                 USART_TDR_TDR_Msk                        /*!< TDR[8:0] bits (Transmit Data value) */
+
+/*******************  Bit definition for USART_PRESC register  ****************/
+#define USART_PRESC_PRESCALER_Pos    (0U)
+#define USART_PRESC_PRESCALER_Msk    (0xFUL << USART_PRESC_PRESCALER_Pos)      /*!< 0x0000000F */
+#define USART_PRESC_PRESCALER        USART_PRESC_PRESCALER_Msk                 /*!< PRESCALER[3:0] bits (Clock prescaler) */
+#define USART_PRESC_PRESCALER_0      (0x1UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000001 */
+#define USART_PRESC_PRESCALER_1      (0x2UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000002 */
+#define USART_PRESC_PRESCALER_2      (0x4UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000004 */
+#define USART_PRESC_PRESCALER_3      (0x8UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000008 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 VREFBUF                                    */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for VREFBUF_CSR register  ****************/
+#define VREFBUF_CSR_ENVR_Pos    (0U)
+#define VREFBUF_CSR_ENVR_Msk    (0x1UL << VREFBUF_CSR_ENVR_Pos)                /*!< 0x00000001 */
+#define VREFBUF_CSR_ENVR        VREFBUF_CSR_ENVR_Msk                           /*!<Voltage reference buffer enable */
+#define VREFBUF_CSR_HIZ_Pos     (1U)
+#define VREFBUF_CSR_HIZ_Msk     (0x1UL << VREFBUF_CSR_HIZ_Pos)                 /*!< 0x00000002 */
+#define VREFBUF_CSR_HIZ         VREFBUF_CSR_HIZ_Msk                            /*!<High impedance mode             */
+#define VREFBUF_CSR_VRS_Pos     (2U)
+#define VREFBUF_CSR_VRS_Msk     (0x1UL << VREFBUF_CSR_VRS_Pos)                 /*!< 0x00000004 */
+#define VREFBUF_CSR_VRS         VREFBUF_CSR_VRS_Msk                            /*!<Voltage reference scale         */
+#define VREFBUF_CSR_VRR_Pos     (3U)
+#define VREFBUF_CSR_VRR_Msk     (0x1UL << VREFBUF_CSR_VRR_Pos)                 /*!< 0x00000008 */
+#define VREFBUF_CSR_VRR         VREFBUF_CSR_VRR_Msk                            /*!<Voltage reference buffer ready  */
+
+/*******************  Bit definition for VREFBUF_CCR register  ******************/
+#define VREFBUF_CCR_TRIM_Pos    (0U)
+#define VREFBUF_CCR_TRIM_Msk    (0x3FUL << VREFBUF_CCR_TRIM_Pos)               /*!< 0x0000003F */
+#define VREFBUF_CCR_TRIM        VREFBUF_CCR_TRIM_Msk                           /*!<TRIM[5:0] bits (Trimming code)  */
+
+/******************************************************************************/
+/*                                                                            */
+/*                            Window WATCHDOG                                 */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for WWDG_CR register  ********************/
+#define WWDG_CR_T_Pos           (0U)
+#define WWDG_CR_T_Msk           (0x7FUL << WWDG_CR_T_Pos)                      /*!< 0x0000007F */
+#define WWDG_CR_T               WWDG_CR_T_Msk                                  /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
+#define WWDG_CR_T_0             (0x01UL << WWDG_CR_T_Pos)                      /*!< 0x00000001 */
+#define WWDG_CR_T_1             (0x02UL << WWDG_CR_T_Pos)                      /*!< 0x00000002 */
+#define WWDG_CR_T_2             (0x04UL << WWDG_CR_T_Pos)                      /*!< 0x00000004 */
+#define WWDG_CR_T_3             (0x08UL << WWDG_CR_T_Pos)                      /*!< 0x00000008 */
+#define WWDG_CR_T_4             (0x10UL << WWDG_CR_T_Pos)                      /*!< 0x00000010 */
+#define WWDG_CR_T_5             (0x20UL << WWDG_CR_T_Pos)                      /*!< 0x00000020 */
+#define WWDG_CR_T_6             (0x40UL << WWDG_CR_T_Pos)                      /*!< 0x00000040 */
+
+#define WWDG_CR_WDGA_Pos        (7U)
+#define WWDG_CR_WDGA_Msk        (0x1UL << WWDG_CR_WDGA_Pos)                    /*!< 0x00000080 */
+#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               /*!<Activation bit */
+
+/*******************  Bit definition for WWDG_CFR register  *******************/
+#define WWDG_CFR_W_Pos          (0U)
+#define WWDG_CFR_W_Msk          (0x7FUL << WWDG_CFR_W_Pos)                     /*!< 0x0000007F */
+#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 /*!<W[6:0] bits (7-bit window value) */
+#define WWDG_CFR_W_0            (0x01UL << WWDG_CFR_W_Pos)                     /*!< 0x00000001 */
+#define WWDG_CFR_W_1            (0x02UL << WWDG_CFR_W_Pos)                     /*!< 0x00000002 */
+#define WWDG_CFR_W_2            (0x04UL << WWDG_CFR_W_Pos)                     /*!< 0x00000004 */
+#define WWDG_CFR_W_3            (0x08UL << WWDG_CFR_W_Pos)                     /*!< 0x00000008 */
+#define WWDG_CFR_W_4            (0x10UL << WWDG_CFR_W_Pos)                     /*!< 0x00000010 */
+#define WWDG_CFR_W_5            (0x20UL << WWDG_CFR_W_Pos)                     /*!< 0x00000020 */
+#define WWDG_CFR_W_6            (0x40UL << WWDG_CFR_W_Pos)                     /*!< 0x00000040 */
+
+#define WWDG_CFR_WDGTB_Pos      (11U)
+#define WWDG_CFR_WDGTB_Msk      (0x7UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00003800 */
+#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             /*!<WDGTB[2:0] bits (Timer Base) */
+#define WWDG_CFR_WDGTB_0        (0x1UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00000800 */
+#define WWDG_CFR_WDGTB_1        (0x2UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00001000 */
+#define WWDG_CFR_WDGTB_2        (0x4UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00002000 */
+
+#define WWDG_CFR_EWI_Pos        (9U)
+#define WWDG_CFR_EWI_Msk        (0x1UL << WWDG_CFR_EWI_Pos)                    /*!< 0x00000200 */
+#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               /*!<Early Wakeup Interrupt */
+
+/*******************  Bit definition for WWDG_SR register  ********************/
+#define WWDG_SR_EWIF_Pos        (0U)
+#define WWDG_SR_EWIF_Msk        (0x1UL << WWDG_SR_EWIF_Pos)                    /*!< 0x00000001 */
+#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               /*!<Early Wakeup Interrupt Flag */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                Debug MCU                                   */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for DBG_IDCODE register  *************/
+#define DBG_IDCODE_DEV_ID_Pos                          (0U)
+#define DBG_IDCODE_DEV_ID_Msk                          (0xFFFUL << DBG_IDCODE_DEV_ID_Pos)  /*!< 0x00000FFF */
+#define DBG_IDCODE_DEV_ID                              DBG_IDCODE_DEV_ID_Msk
+#define DBG_IDCODE_REV_ID_Pos                          (16U)
+#define DBG_IDCODE_REV_ID_Msk                          (0xFFFFUL << DBG_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
+#define DBG_IDCODE_REV_ID                              DBG_IDCODE_REV_ID_Msk
+
+/********************  Bit definition for DBG_CR register  *****************/
+#define DBG_CR_DBG_STOP_Pos                            (1U)
+#define DBG_CR_DBG_STOP_Msk                            (0x1UL << DBG_CR_DBG_STOP_Pos)      /*!< 0x00000002 */
+#define DBG_CR_DBG_STOP                                DBG_CR_DBG_STOP_Msk
+#define DBG_CR_DBG_STANDBY_Pos                         (2U)
+#define DBG_CR_DBG_STANDBY_Msk                         (0x1UL << DBG_CR_DBG_STANDBY_Pos)   /*!< 0x00000004 */
+#define DBG_CR_DBG_STANDBY                             DBG_CR_DBG_STANDBY_Msk
+
+
+/********************  Bit definition for DBG_APB_FZ1 register  ***********/
+#define DBG_APB_FZ1_DBG_TIM2_STOP_Pos                  (0U)
+#define DBG_APB_FZ1_DBG_TIM2_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */
+#define DBG_APB_FZ1_DBG_TIM2_STOP                      DBG_APB_FZ1_DBG_TIM2_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Pos                  (1U)
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */
+#define DBG_APB_FZ1_DBG_TIM3_STOP                      DBG_APB_FZ1_DBG_TIM3_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM6_STOP_Pos                  (4U)
+#define DBG_APB_FZ1_DBG_TIM6_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM6_STOP_Pos) /*!< 0x00000010 */
+#define DBG_APB_FZ1_DBG_TIM6_STOP                      DBG_APB_FZ1_DBG_TIM6_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM7_STOP_Pos                  (5U)
+#define DBG_APB_FZ1_DBG_TIM7_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM7_STOP_Pos) /*!< 0x00000020 */
+#define DBG_APB_FZ1_DBG_TIM7_STOP                      DBG_APB_FZ1_DBG_TIM7_STOP_Msk
+#define DBG_APB_FZ1_DBG_RTC_STOP_Pos                   (10U)
+#define DBG_APB_FZ1_DBG_RTC_STOP_Msk                   (0x1UL << DBG_APB_FZ1_DBG_RTC_STOP_Pos)  /*!< 0x00000400 */
+#define DBG_APB_FZ1_DBG_RTC_STOP                       DBG_APB_FZ1_DBG_RTC_STOP_Msk
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Pos                  (11U)
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */
+#define DBG_APB_FZ1_DBG_WWDG_STOP                      DBG_APB_FZ1_DBG_WWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Pos                  (12U)
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */
+#define DBG_APB_FZ1_DBG_IWDG_STOP                      DBG_APB_FZ1_DBG_IWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos    (21U)
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk    (0x1UL << DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos) /*!< 0x00200000 */
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP        DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP_Pos                (30U)
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP_Msk                (0x1UL << DBG_APB_FZ1_DBG_LPTIM2_STOP_Pos) /*!< 0x40000000 */
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP                    DBG_APB_FZ1_DBG_LPTIM2_STOP_Msk
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP_Pos                (31U)
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP_Msk                (0x1UL << DBG_APB_FZ1_DBG_LPTIM1_STOP_Pos) /*!< 0x80000000 */
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP                    DBG_APB_FZ1_DBG_LPTIM1_STOP_Msk
+
+/********************  Bit definition for DBG_APB_FZ2 register  ************/
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Pos                  (11U)
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Msk                  (0x1UL << DBG_APB_FZ2_DBG_TIM1_STOP_Pos)  /*!< 0x00000800 */
+#define DBG_APB_FZ2_DBG_TIM1_STOP                      DBG_APB_FZ2_DBG_TIM1_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Pos                 (15U)
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM14_STOP_Pos) /*!< 0x00008000 */
+#define DBG_APB_FZ2_DBG_TIM14_STOP                     DBG_APB_FZ2_DBG_TIM14_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM15_STOP_Pos                 (16U)
+#define DBG_APB_FZ2_DBG_TIM15_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM15_STOP_Pos) /*!< 0x00010000 */
+#define DBG_APB_FZ2_DBG_TIM15_STOP                     DBG_APB_FZ2_DBG_TIM15_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Pos                 (17U)
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM16_STOP_Pos) /*!< 0x00020000 */
+#define DBG_APB_FZ2_DBG_TIM16_STOP                     DBG_APB_FZ2_DBG_TIM16_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Pos                 (18U)
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM17_STOP_Pos) /*!< 0x00040000 */
+#define DBG_APB_FZ2_DBG_TIM17_STOP                     DBG_APB_FZ2_DBG_TIM17_STOP_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    UCPD                                   */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for UCPD_CFG1 register  *******************/
+#define UCPD_CFG1_HBITCLKDIV_Pos            (0U)
+#define UCPD_CFG1_HBITCLKDIV_Msk            (0x3FUL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x0000003F */
+#define UCPD_CFG1_HBITCLKDIV                UCPD_CFG1_HBITCLKDIV_Msk              /*!< Number of cycles (minus 1) for a half bit clock */
+#define UCPD_CFG1_HBITCLKDIV_0              (0x01UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000001 */
+#define UCPD_CFG1_HBITCLKDIV_1              (0x02UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000002 */
+#define UCPD_CFG1_HBITCLKDIV_2              (0x04UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000004 */
+#define UCPD_CFG1_HBITCLKDIV_3              (0x08UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000008 */
+#define UCPD_CFG1_HBITCLKDIV_4              (0x10UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000010 */
+#define UCPD_CFG1_HBITCLKDIV_5              (0x20UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000020 */
+#define UCPD_CFG1_IFRGAP_Pos                (6U)
+#define UCPD_CFG1_IFRGAP_Msk                (0x1FUL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x000007C0 */
+#define UCPD_CFG1_IFRGAP                    UCPD_CFG1_IFRGAP_Msk                  /*!< Clock divider value to generates Interframe gap */
+#define UCPD_CFG1_IFRGAP_0                  (0x01UL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x00000040 */
+#define UCPD_CFG1_IFRGAP_1                  (0x02UL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x00000080 */
+#define UCPD_CFG1_IFRGAP_2                  (0x04UL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x00000100 */
+#define UCPD_CFG1_IFRGAP_3                  (0x08UL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x00000200 */
+#define UCPD_CFG1_IFRGAP_4                  (0x10UL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x00000400 */
+#define UCPD_CFG1_TRANSWIN_Pos              (11U)
+#define UCPD_CFG1_TRANSWIN_Msk              (0x1FUL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x0000F800 */
+#define UCPD_CFG1_TRANSWIN                  UCPD_CFG1_TRANSWIN_Msk                /*!< Number of cycles (minus 1) of the half bit clock */
+#define UCPD_CFG1_TRANSWIN_0                (0x01UL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x00000800 */
+#define UCPD_CFG1_TRANSWIN_1                (0x02UL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x00001000 */
+#define UCPD_CFG1_TRANSWIN_2                (0x04UL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x00002000 */
+#define UCPD_CFG1_TRANSWIN_3                (0x08UL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x00004000 */
+#define UCPD_CFG1_TRANSWIN_4                (0x10UL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x00008000 */
+#define UCPD_CFG1_PSC_UCPDCLK_Pos           (17U)
+#define UCPD_CFG1_PSC_UCPDCLK_Msk           (0x7UL << UCPD_CFG1_PSC_UCPDCLK_Pos)  /*!< 0x000E0000 */
+#define UCPD_CFG1_PSC_UCPDCLK               UCPD_CFG1_PSC_UCPDCLK_Msk             /*!< Prescaler for UCPDCLK */
+#define UCPD_CFG1_PSC_UCPDCLK_0             (0x1UL << UCPD_CFG1_PSC_UCPDCLK_Pos)  /*!< 0x00020000 */
+#define UCPD_CFG1_PSC_UCPDCLK_1             (0x2UL << UCPD_CFG1_PSC_UCPDCLK_Pos)  /*!< 0x00040000 */
+#define UCPD_CFG1_PSC_UCPDCLK_2             (0x4UL << UCPD_CFG1_PSC_UCPDCLK_Pos)  /*!< 0x00080000 */
+#define UCPD_CFG1_RXORDSETEN_Pos            (20U)
+#define UCPD_CFG1_RXORDSETEN_Msk            (0x1FFUL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x1FF00000 */
+#define UCPD_CFG1_RXORDSETEN                UCPD_CFG1_RXORDSETEN_Msk              /*!< Receiver ordered set detection enable */
+#define UCPD_CFG1_RXORDSETEN_0              (0x001UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x00100000 */
+#define UCPD_CFG1_RXORDSETEN_1              (0x002UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x00200000 */
+#define UCPD_CFG1_RXORDSETEN_2              (0x004UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x00400000 */
+#define UCPD_CFG1_RXORDSETEN_3              (0x008UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x00800000 */
+#define UCPD_CFG1_RXORDSETEN_4              (0x010UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x01000000 */
+#define UCPD_CFG1_RXORDSETEN_5              (0x020UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x02000000 */
+#define UCPD_CFG1_RXORDSETEN_6              (0x040UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x04000000 */
+#define UCPD_CFG1_RXORDSETEN_7              (0x080UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x08000000 */
+#define UCPD_CFG1_RXORDSETEN_8              (0x100UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x10000000 */
+#define UCPD_CFG1_TXDMAEN_Pos               (29U)
+#define UCPD_CFG1_TXDMAEN_Msk               (0x1UL << UCPD_CFG1_TXDMAEN_Pos)      /*!< 0x20000000 */
+#define UCPD_CFG1_TXDMAEN                   UCPD_CFG1_TXDMAEN_Msk                 /*!< DMA transmission requests enable   */
+#define UCPD_CFG1_RXDMAEN_Pos               (30U)
+#define UCPD_CFG1_RXDMAEN_Msk               (0x1UL << UCPD_CFG1_RXDMAEN_Pos)      /*!< 0x40000000 */
+#define UCPD_CFG1_RXDMAEN                   UCPD_CFG1_RXDMAEN_Msk                 /*!< DMA reception requests enable   */
+#define UCPD_CFG1_UCPDEN_Pos                (31U)
+#define UCPD_CFG1_UCPDEN_Msk                (0x1UL << UCPD_CFG1_UCPDEN_Pos)       /*!< 0x80000000 */
+#define UCPD_CFG1_UCPDEN                    UCPD_CFG1_UCPDEN_Msk                  /*!< USB Power Delivery Block Enable */
+
+/********************  Bits definition for UCPD_CFG2 register  *******************/
+#define UCPD_CFG2_RXFILTDIS_Pos             (0U)
+#define UCPD_CFG2_RXFILTDIS_Msk             (0x1UL << UCPD_CFG2_RXFILTDIS_Pos)    /*!< 0x00000001 */
+#define UCPD_CFG2_RXFILTDIS                 UCPD_CFG2_RXFILTDIS_Msk               /*!< Enables an Rx pre-filter for the BMC decoder */
+#define UCPD_CFG2_RXFILT2N3_Pos             (1U)
+#define UCPD_CFG2_RXFILT2N3_Msk             (0x1UL << UCPD_CFG2_RXFILT2N3_Pos)    /*!< 0x00000002 */
+#define UCPD_CFG2_RXFILT2N3                 UCPD_CFG2_RXFILT2N3_Msk               /*!< Controls the sampling method for an Rx pre-filter for the BMC decode */
+#define UCPD_CFG2_FORCECLK_Pos              (2U)
+#define UCPD_CFG2_FORCECLK_Msk              (0x1UL << UCPD_CFG2_FORCECLK_Pos)     /*!< 0x00000004 */
+#define UCPD_CFG2_FORCECLK                  UCPD_CFG2_FORCECLK_Msk                /*!< Controls forcing of the clock request UCPDCLK_REQ */
+#define UCPD_CFG2_WUPEN_Pos                 (3U)
+#define UCPD_CFG2_WUPEN_Msk                 (0x1UL << UCPD_CFG2_WUPEN_Pos)        /*!< 0x00000008 */
+#define UCPD_CFG2_WUPEN                     UCPD_CFG2_WUPEN_Msk                   /*!< Wakeup from STOP enable */
+
+/********************  Bits definition for UCPD_CR register  ********************/
+#define UCPD_CR_TXMODE_Pos                  (0U)
+#define UCPD_CR_TXMODE_Msk                  (0x3UL << UCPD_CR_TXMODE_Pos)         /*!< 0x00000003 */
+#define UCPD_CR_TXMODE                      UCPD_CR_TXMODE_Msk                    /*!< Type of Tx packet  */
+#define UCPD_CR_TXMODE_0                    (0x1UL << UCPD_CR_TXMODE_Pos)         /*!< 0x00000001 */
+#define UCPD_CR_TXMODE_1                    (0x2UL << UCPD_CR_TXMODE_Pos)         /*!< 0x00000002 */
+#define UCPD_CR_TXSEND_Pos                  (2U)
+#define UCPD_CR_TXSEND_Msk                  (0x1UL << UCPD_CR_TXSEND_Pos)         /*!< 0x00000004 */
+#define UCPD_CR_TXSEND                      UCPD_CR_TXSEND_Msk                    /*!< Type of Tx packet  */
+#define UCPD_CR_TXHRST_Pos                  (3U)
+#define UCPD_CR_TXHRST_Msk                  (0x1UL << UCPD_CR_TXHRST_Pos)         /*!< 0x00000008 */
+#define UCPD_CR_TXHRST                      UCPD_CR_TXHRST_Msk                    /*!< Command to send a Tx Hard Reset  */
+#define UCPD_CR_RXMODE_Pos                  (4U)
+#define UCPD_CR_RXMODE_Msk                  (0x1UL << UCPD_CR_RXMODE_Pos)         /*!< 0x00000010 */
+#define UCPD_CR_RXMODE                      UCPD_CR_RXMODE_Msk                    /*!< Receiver mode  */
+#define UCPD_CR_PHYRXEN_Pos                 (5U)
+#define UCPD_CR_PHYRXEN_Msk                 (0x1UL << UCPD_CR_PHYRXEN_Pos)        /*!< 0x00000020 */
+#define UCPD_CR_PHYRXEN                     UCPD_CR_PHYRXEN_Msk                   /*!< Controls enable of USB Power Delivery receiver  */
+#define UCPD_CR_PHYCCSEL_Pos                (6U)
+#define UCPD_CR_PHYCCSEL_Msk                (0x1UL << UCPD_CR_PHYCCSEL_Pos)       /*!< 0x00000040 */
+#define UCPD_CR_PHYCCSEL                    UCPD_CR_PHYCCSEL_Msk                  /*!<  */
+#define UCPD_CR_ANASUBMODE_Pos              (7U)
+#define UCPD_CR_ANASUBMODE_Msk              (0x3UL << UCPD_CR_ANASUBMODE_Pos)     /*!< 0x00000180 */
+#define UCPD_CR_ANASUBMODE                  UCPD_CR_ANASUBMODE_Msk                /*!< Analog PHY sub-mode   */
+#define UCPD_CR_ANASUBMODE_0                (0x1UL << UCPD_CR_ANASUBMODE_Pos)     /*!< 0x00000080 */
+#define UCPD_CR_ANASUBMODE_1                (0x2UL << UCPD_CR_ANASUBMODE_Pos)     /*!< 0x00000100 */
+#define UCPD_CR_ANAMODE_Pos                 (9U)
+#define UCPD_CR_ANAMODE_Msk                 (0x1UL << UCPD_CR_ANAMODE_Pos)        /*!< 0x00000200 */
+#define UCPD_CR_ANAMODE                     UCPD_CR_ANAMODE_Msk                   /*!< Analog PHY working mode   */
+#define UCPD_CR_CCENABLE_Pos                (10U)
+#define UCPD_CR_CCENABLE_Msk                (0x3UL << UCPD_CR_CCENABLE_Pos)       /*!< 0x00000C00 */
+#define UCPD_CR_CCENABLE                    UCPD_CR_CCENABLE_Msk                  /*!<  */
+#define UCPD_CR_CCENABLE_0                  (0x1UL << UCPD_CR_CCENABLE_Pos)       /*!< 0x00000400 */
+#define UCPD_CR_CCENABLE_1                  (0x2UL << UCPD_CR_CCENABLE_Pos)       /*!< 0x00000800 */
+#define UCPD_CR_FRSRXEN_Pos                 (16U)
+#define UCPD_CR_FRSRXEN_Msk                 (0x1UL << UCPD_CR_FRSRXEN_Pos)        /*!< 0x00010000 */
+#define UCPD_CR_FRSRXEN                     UCPD_CR_FRSRXEN_Msk                   /*!< Enable FRS request detection function */
+#define UCPD_CR_FRSTX_Pos                   (17U)
+#define UCPD_CR_FRSTX_Msk                   (0x1UL << UCPD_CR_FRSTX_Pos)          /*!< 0x00020000 */
+#define UCPD_CR_FRSTX                       UCPD_CR_FRSTX_Msk                     /*!< Signal Fast Role Swap request */
+#define UCPD_CR_RDCH_Pos                    (18U)
+#define UCPD_CR_RDCH_Msk                    (0x1UL << UCPD_CR_RDCH_Pos)           /*!< 0x00040000 */
+#define UCPD_CR_RDCH                        UCPD_CR_RDCH_Msk                      /*!<  */
+#define UCPD_CR_CC1TCDIS_Pos                (20U)
+#define UCPD_CR_CC1TCDIS_Msk                (0x1UL << UCPD_CR_CC1TCDIS_Pos)       /*!< 0x00100000 */
+#define UCPD_CR_CC1TCDIS                    UCPD_CR_CC1TCDIS_Msk                  /*!< The bit allows the Type-C detector for CC0 to be disabled. */
+#define UCPD_CR_CC2TCDIS_Pos                (21U)
+#define UCPD_CR_CC2TCDIS_Msk                (0x1UL << UCPD_CR_CC2TCDIS_Pos)       /*!< 0x00200000 */
+#define UCPD_CR_CC2TCDIS                    UCPD_CR_CC2TCDIS_Msk                  /*!< The bit allows the Type-C detector for CC2 to be disabled. */
+
+/********************  Bits definition for UCPD_IMR register  *******************/
+#define UCPD_IMR_TXISIE_Pos                 (0U)
+#define UCPD_IMR_TXISIE_Msk                 (0x1UL << UCPD_IMR_TXISIE_Pos)        /*!< 0x00000001 */
+#define UCPD_IMR_TXISIE                     UCPD_IMR_TXISIE_Msk                   /*!< Enable TXIS interrupt  */
+#define UCPD_IMR_TXMSGDISCIE_Pos            (1U)
+#define UCPD_IMR_TXMSGDISCIE_Msk            (0x1UL << UCPD_IMR_TXMSGDISCIE_Pos)   /*!< 0x00000002 */
+#define UCPD_IMR_TXMSGDISCIE                UCPD_IMR_TXMSGDISCIE_Msk              /*!< Enable TXMSGDISC interrupt  */
+#define UCPD_IMR_TXMSGSENTIE_Pos            (2U)
+#define UCPD_IMR_TXMSGSENTIE_Msk            (0x1UL << UCPD_IMR_TXMSGSENTIE_Pos)   /*!< 0x00000004 */
+#define UCPD_IMR_TXMSGSENTIE                UCPD_IMR_TXMSGSENTIE_Msk              /*!< Enable TXMSGSENT interrupt  */
+#define UCPD_IMR_TXMSGABTIE_Pos             (3U)
+#define UCPD_IMR_TXMSGABTIE_Msk             (0x1UL << UCPD_IMR_TXMSGABTIE_Pos)    /*!< 0x00000008 */
+#define UCPD_IMR_TXMSGABTIE                 UCPD_IMR_TXMSGABTIE_Msk               /*!< Enable TXMSGABT interrupt  */
+#define UCPD_IMR_HRSTDISCIE_Pos             (4U)
+#define UCPD_IMR_HRSTDISCIE_Msk             (0x1UL << UCPD_IMR_HRSTDISCIE_Pos)    /*!< 0x00000010 */
+#define UCPD_IMR_HRSTDISCIE                 UCPD_IMR_HRSTDISCIE_Msk               /*!< Enable HRSTDISC interrupt  */
+#define UCPD_IMR_HRSTSENTIE_Pos             (5U)
+#define UCPD_IMR_HRSTSENTIE_Msk             (0x1UL << UCPD_IMR_HRSTSENTIE_Pos)    /*!< 0x00000020 */
+#define UCPD_IMR_HRSTSENTIE                 UCPD_IMR_HRSTSENTIE_Msk               /*!< Enable HRSTSENT interrupt  */
+#define UCPD_IMR_TXUNDIE_Pos                (6U)
+#define UCPD_IMR_TXUNDIE_Msk                (0x1UL << UCPD_IMR_TXUNDIE_Pos)       /*!< 0x00000040 */
+#define UCPD_IMR_TXUNDIE                    UCPD_IMR_TXUNDIE_Msk                  /*!< Enable TXUND interrupt  */
+#define UCPD_IMR_RXNEIE_Pos                 (8U)
+#define UCPD_IMR_RXNEIE_Msk                 (0x1UL << UCPD_IMR_RXNEIE_Pos)        /*!< 0x00000100 */
+#define UCPD_IMR_RXNEIE                     UCPD_IMR_RXNEIE_Msk                   /*!< Enable RXNE interrupt  */
+#define UCPD_IMR_RXORDDETIE_Pos             (9U)
+#define UCPD_IMR_RXORDDETIE_Msk             (0x1UL << UCPD_IMR_RXORDDETIE_Pos)    /*!< 0x00000200 */
+#define UCPD_IMR_RXORDDETIE                 UCPD_IMR_RXORDDETIE_Msk               /*!< Enable RXORDDET interrupt  */
+#define UCPD_IMR_RXHRSTDETIE_Pos            (10U)
+#define UCPD_IMR_RXHRSTDETIE_Msk            (0x1UL << UCPD_IMR_RXHRSTDETIE_Pos)   /*!< 0x00000400 */
+#define UCPD_IMR_RXHRSTDETIE                UCPD_IMR_RXHRSTDETIE_Msk              /*!< Enable RXHRSTDET interrupt  */
+#define UCPD_IMR_RXOVRIE_Pos                (11U)
+#define UCPD_IMR_RXOVRIE_Msk                (0x1UL << UCPD_IMR_RXOVRIE_Pos)       /*!< 0x00000800 */
+#define UCPD_IMR_RXOVRIE                    UCPD_IMR_RXOVRIE_Msk                  /*!< Enable RXOVR interrupt  */
+#define UCPD_IMR_RXMSGENDIE_Pos             (12U)
+#define UCPD_IMR_RXMSGENDIE_Msk             (0x1UL << UCPD_IMR_RXMSGENDIE_Pos)    /*!< 0x00001000 */
+#define UCPD_IMR_RXMSGENDIE                 UCPD_IMR_RXMSGENDIE_Msk               /*!< Enable RXMSGEND interrupt  */
+#define UCPD_IMR_TYPECEVT1IE_Pos            (14U)
+#define UCPD_IMR_TYPECEVT1IE_Msk            (0x1UL << UCPD_IMR_TYPECEVT1IE_Pos)   /*!< 0x00004000 */
+#define UCPD_IMR_TYPECEVT1IE                UCPD_IMR_TYPECEVT1IE_Msk              /*!< Enable TYPECEVT1IE interrupt  */
+#define UCPD_IMR_TYPECEVT2IE_Pos            (15U)
+#define UCPD_IMR_TYPECEVT2IE_Msk            (0x1UL << UCPD_IMR_TYPECEVT2IE_Pos)   /*!< 0x00008000 */
+#define UCPD_IMR_TYPECEVT2IE                UCPD_IMR_TYPECEVT2IE_Msk              /*!< Enable TYPECEVT2IE interrupt  */
+#define UCPD_IMR_FRSEVTIE_Pos               (20U)
+#define UCPD_IMR_FRSEVTIE_Msk               (0x1UL << UCPD_IMR_FRSEVTIE_Pos)      /*!< 0x00100000 */
+#define UCPD_IMR_FRSEVTIE                   UCPD_IMR_FRSEVTIE_Msk                 /*!< Fast Role Swap interrupt  */
+
+/********************  Bits definition for UCPD_SR register  ********************/
+#define UCPD_SR_TXIS_Pos                    (0U)
+#define UCPD_SR_TXIS_Msk                    (0x1UL << UCPD_SR_TXIS_Pos)           /*!< 0x00000001 */
+#define UCPD_SR_TXIS                        UCPD_SR_TXIS_Msk                      /*!< Transmit interrupt status  */
+#define UCPD_SR_TXMSGDISC_Pos               (1U)
+#define UCPD_SR_TXMSGDISC_Msk               (0x1UL << UCPD_SR_TXMSGDISC_Pos)      /*!< 0x00000002 */
+#define UCPD_SR_TXMSGDISC                   UCPD_SR_TXMSGDISC_Msk                 /*!< Transmit message discarded interrupt  */
+#define UCPD_SR_TXMSGSENT_Pos               (2U)
+#define UCPD_SR_TXMSGSENT_Msk               (0x1UL << UCPD_SR_TXMSGSENT_Pos)      /*!< 0x00000004 */
+#define UCPD_SR_TXMSGSENT                   UCPD_SR_TXMSGSENT_Msk                 /*!< Transmit message sent interrupt  */
+#define UCPD_SR_TXMSGABT_Pos                (3U)
+#define UCPD_SR_TXMSGABT_Msk                (0x1UL << UCPD_SR_TXMSGABT_Pos)       /*!< 0x00000008 */
+#define UCPD_SR_TXMSGABT                    UCPD_SR_TXMSGABT_Msk                  /*!< Transmit message abort interrupt  */
+#define UCPD_SR_HRSTDISC_Pos                (4U)
+#define UCPD_SR_HRSTDISC_Msk                (0x1UL << UCPD_SR_HRSTDISC_Pos)       /*!< 0x00000010 */
+#define UCPD_SR_HRSTDISC                    UCPD_SR_HRSTDISC_Msk                  /*!< HRST discarded interrupt  */
+#define UCPD_SR_HRSTSENT_Pos                (5U)
+#define UCPD_SR_HRSTSENT_Msk                (0x1UL << UCPD_SR_HRSTSENT_Pos)       /*!< 0x00000020 */
+#define UCPD_SR_HRSTSENT                    UCPD_SR_HRSTSENT_Msk                  /*!< HRST sent interrupt  */
+#define UCPD_SR_TXUND_Pos                   (6U)
+#define UCPD_SR_TXUND_Msk                   (0x1UL << UCPD_SR_TXUND_Pos)          /*!< 0x00000040 */
+#define UCPD_SR_TXUND                       UCPD_SR_TXUND_Msk                     /*!< Tx data underrun condition interrupt  */
+#define UCPD_SR_RXNE_Pos                    (8U)
+#define UCPD_SR_RXNE_Msk                    (0x1UL << UCPD_SR_RXNE_Pos)           /*!< 0x00000100 */
+#define UCPD_SR_RXNE                        UCPD_SR_RXNE_Msk                      /*!< Receive data register not empty interrupt  */
+#define UCPD_SR_RXORDDET_Pos                (9U)
+#define UCPD_SR_RXORDDET_Msk                (0x1UL << UCPD_SR_RXORDDET_Pos)       /*!< 0x00000200 */
+#define UCPD_SR_RXORDDET                    UCPD_SR_RXORDDET_Msk                  /*!< Rx ordered set (4 K-codes) detected interrupt  */
+#define UCPD_SR_RXHRSTDET_Pos               (10U)
+#define UCPD_SR_RXHRSTDET_Msk               (0x1UL << UCPD_SR_RXHRSTDET_Pos)      /*!< 0x00000400 */
+#define UCPD_SR_RXHRSTDET                   UCPD_SR_RXHRSTDET_Msk                 /*!< Rx Hard Reset detect interrupt  */
+#define UCPD_SR_RXOVR_Pos                   (11U)
+#define UCPD_SR_RXOVR_Msk                   (0x1UL << UCPD_SR_RXOVR_Pos)          /*!< 0x00000800 */
+#define UCPD_SR_RXOVR                       UCPD_SR_RXOVR_Msk                     /*!< Rx data overflow interrupt  */
+#define UCPD_SR_RXMSGEND_Pos                (12U)
+#define UCPD_SR_RXMSGEND_Msk                (0x1UL << UCPD_SR_RXMSGEND_Pos)       /*!< 0x00001000 */
+#define UCPD_SR_RXMSGEND                    UCPD_SR_RXMSGEND_Msk                  /*!< Rx message received  */
+#define UCPD_SR_RXERR_Pos                   (13U)
+#define UCPD_SR_RXERR_Msk                   (0x1UL << UCPD_SR_RXERR_Pos)          /*!< 0x00002000 */
+#define UCPD_SR_RXERR                       UCPD_SR_RXERR_Msk                     /*!< RX Error */
+#define UCPD_SR_TYPECEVT1_Pos               (14U)
+#define UCPD_SR_TYPECEVT1_Msk               (0x1UL << UCPD_SR_TYPECEVT1_Pos)      /*!< 0x00004000 */
+#define UCPD_SR_TYPECEVT1                   UCPD_SR_TYPECEVT1_Msk                 /*!< Type C voltage level event on CC1  */
+#define UCPD_SR_TYPECEVT2_Pos               (15U)
+#define UCPD_SR_TYPECEVT2_Msk               (0x1UL << UCPD_SR_TYPECEVT2_Pos)      /*!< 0x00008000 */
+#define UCPD_SR_TYPECEVT2                   UCPD_SR_TYPECEVT2_Msk                 /*!< Type C voltage level event on CC2  */
+#define UCPD_SR_TYPEC_VSTATE_CC1_Pos        (16U)
+#define UCPD_SR_TYPEC_VSTATE_CC1_Msk        (0x3UL << UCPD_SR_TYPEC_VSTATE_CC1_Pos) /*!< 0x00030000 */
+#define UCPD_SR_TYPEC_VSTATE_CC1            UCPD_SR_TYPEC_VSTATE_CC1_Msk            /*!< Status of DC level on CC1 pin  */
+#define UCPD_SR_TYPEC_VSTATE_CC1_0          (0x1UL << UCPD_SR_TYPEC_VSTATE_CC1_Pos) /*!< 0x00010000 */
+#define UCPD_SR_TYPEC_VSTATE_CC1_1          (0x2UL << UCPD_SR_TYPEC_VSTATE_CC1_Pos) /*!< 0x00020000 */
+#define UCPD_SR_TYPEC_VSTATE_CC2_Pos        (18U)
+#define UCPD_SR_TYPEC_VSTATE_CC2_Msk        (0x3UL << UCPD_SR_TYPEC_VSTATE_CC2_Pos) /*!< 0x000C0000 */
+#define UCPD_SR_TYPEC_VSTATE_CC2            UCPD_SR_TYPEC_VSTATE_CC2_Msk            /*!<Status of DC level on CC2 pin  */
+#define UCPD_SR_TYPEC_VSTATE_CC2_0          (0x1UL << UCPD_SR_TYPEC_VSTATE_CC2_Pos) /*!< 0x00040000 */
+#define UCPD_SR_TYPEC_VSTATE_CC2_1          (0x2UL << UCPD_SR_TYPEC_VSTATE_CC2_Pos) /*!< 0x00080000 */
+#define UCPD_SR_FRSEVT_Pos                  (20U)
+#define UCPD_SR_FRSEVT_Msk                  (0x1UL << UCPD_SR_FRSEVT_Pos)         /*!< 0x00100000 */
+#define UCPD_SR_FRSEVT                      UCPD_SR_FRSEVT_Msk                    /*!< Fast Role Swap detection event  */
+
+/********************  Bits definition for UCPD_ICR register  *******************/
+#define UCPD_ICR_TXMSGDISCCF_Pos            (1U)
+#define UCPD_ICR_TXMSGDISCCF_Msk            (0x1UL << UCPD_ICR_TXMSGDISCCF_Pos)   /*!< 0x00000002 */
+#define UCPD_ICR_TXMSGDISCCF                UCPD_ICR_TXMSGDISCCF_Msk              /*!< Tx message discarded flag (TXMSGDISC) clear  */
+#define UCPD_ICR_TXMSGSENTCF_Pos            (2U)
+#define UCPD_ICR_TXMSGSENTCF_Msk            (0x1UL << UCPD_ICR_TXMSGSENTCF_Pos)   /*!< 0x00000004 */
+#define UCPD_ICR_TXMSGSENTCF                UCPD_ICR_TXMSGSENTCF_Msk              /*!< Tx message sent flag (TXMSGSENT) clear  */
+#define UCPD_ICR_TXMSGABTCF_Pos             (3U)
+#define UCPD_ICR_TXMSGABTCF_Msk             (0x1UL << UCPD_ICR_TXMSGABTCF_Pos)    /*!< 0x00000008 */
+#define UCPD_ICR_TXMSGABTCF                 UCPD_ICR_TXMSGABTCF_Msk               /*!< Tx message abort flag (TXMSGABT) clear  */
+#define UCPD_ICR_HRSTDISCCF_Pos             (4U)
+#define UCPD_ICR_HRSTDISCCF_Msk             (0x1UL << UCPD_ICR_HRSTDISCCF_Pos)    /*!< 0x00000010 */
+#define UCPD_ICR_HRSTDISCCF                 UCPD_ICR_HRSTDISCCF_Msk               /*!< Hard reset discarded flag (HRSTDISC) clear  */
+#define UCPD_ICR_HRSTSENTCF_Pos             (5U)
+#define UCPD_ICR_HRSTSENTCF_Msk             (0x1UL << UCPD_ICR_HRSTSENTCF_Pos)    /*!< 0x00000020 */
+#define UCPD_ICR_HRSTSENTCF                 UCPD_ICR_HRSTSENTCF_Msk               /*!< Hard reset sent flag (HRSTSENT) clear  */
+#define UCPD_ICR_TXUNDCF_Pos                (6U)
+#define UCPD_ICR_TXUNDCF_Msk                (0x1UL << UCPD_ICR_TXUNDCF_Pos)       /*!< 0x00000040 */
+#define UCPD_ICR_TXUNDCF                    UCPD_ICR_TXUNDCF_Msk                  /*!< Tx underflow flag (TXUND) clear  */
+#define UCPD_ICR_RXORDDETCF_Pos             (9U)
+#define UCPD_ICR_RXORDDETCF_Msk             (0x1UL << UCPD_ICR_RXORDDETCF_Pos)    /*!< 0x00000200 */
+#define UCPD_ICR_RXORDDETCF                 UCPD_ICR_RXORDDETCF_Msk               /*!< Rx ordered set detect flag (RXORDDET) clear  */
+#define UCPD_ICR_RXHRSTDETCF_Pos            (10U)
+#define UCPD_ICR_RXHRSTDETCF_Msk            (0x1UL << UCPD_ICR_RXHRSTDETCF_Pos)   /*!< 0x00000400 */
+#define UCPD_ICR_RXHRSTDETCF                UCPD_ICR_RXHRSTDETCF_Msk              /*!< Rx Hard Reset detected flag (RXHRSTDET) clear  */
+#define UCPD_ICR_RXOVRCF_Pos                (11U)
+#define UCPD_ICR_RXOVRCF_Msk                (0x1UL << UCPD_ICR_RXOVRCF_Pos)       /*!< 0x00000800 */
+#define UCPD_ICR_RXOVRCF                    UCPD_ICR_RXOVRCF_Msk                  /*!< Rx overflow flag (RXOVR) clear  */
+#define UCPD_ICR_RXMSGENDCF_Pos             (12U)
+#define UCPD_ICR_RXMSGENDCF_Msk             (0x1UL << UCPD_ICR_RXMSGENDCF_Pos)    /*!< 0x00001000 */
+#define UCPD_ICR_RXMSGENDCF                 UCPD_ICR_RXMSGENDCF_Msk               /*!< Rx message received flag (RXMSGEND) clear  */
+#define UCPD_ICR_TYPECEVT1CF_Pos            (14U)
+#define UCPD_ICR_TYPECEVT1CF_Msk            (0x1UL << UCPD_ICR_TYPECEVT1CF_Pos)   /*!< 0x00004000 */
+#define UCPD_ICR_TYPECEVT1CF                UCPD_ICR_TYPECEVT1CF_Msk              /*!< TypeC event (CC1) flag (TYPECEVT1) clear  */
+#define UCPD_ICR_TYPECEVT2CF_Pos            (15U)
+#define UCPD_ICR_TYPECEVT2CF_Msk            (0x1UL << UCPD_ICR_TYPECEVT2CF_Pos)   /*!< 0x00008000 */
+#define UCPD_ICR_TYPECEVT2CF                UCPD_ICR_TYPECEVT2CF_Msk              /*!< TypeC event (CC2) flag (TYPECEVT2) clear  */
+#define UCPD_ICR_FRSEVTCF_Pos               (20U)
+#define UCPD_ICR_FRSEVTCF_Msk               (0x1UL << UCPD_ICR_FRSEVTCF_Pos)      /*!< 0x00100000 */
+#define UCPD_ICR_FRSEVTCF                   UCPD_ICR_FRSEVTCF_Msk                 /*!< Fast Role Swap event flag clear  */
+
+/********************  Bits definition for UCPD_TXORDSET register  **************/
+#define UCPD_TX_ORDSET_TXORDSET_Pos         (0U)
+#define UCPD_TX_ORDSET_TXORDSET_Msk         (0xFFFFFUL << UCPD_TX_ORDSET_TXORDSET_Pos) /*!< 0x000FFFFF */
+#define UCPD_TX_ORDSET_TXORDSET             UCPD_TX_ORDSET_TXORDSET_Msk                /*!< Tx Ordered Set */
+
+/********************  Bits definition for UCPD_TXPAYSZ register  ****************/
+#define UCPD_TX_PAYSZ_TXPAYSZ_Pos           (0U)
+#define UCPD_TX_PAYSZ_TXPAYSZ_Msk           (0x3FFUL << UCPD_TX_PAYSZ_TXPAYSZ_Pos) /*!< 0x000003FF */
+#define UCPD_TX_PAYSZ_TXPAYSZ               UCPD_TX_PAYSZ_TXPAYSZ_Msk              /*!< Tx payload size in bytes  */
+
+/********************  Bits definition for UCPD_TXDR register  *******************/
+#define UCPD_TXDR_TXDATA_Pos                (0U)
+#define UCPD_TXDR_TXDATA_Msk                 (0xFFUL << UCPD_TXDR_TXDATA_Pos)      /*!< 0x000000FF */
+#define UCPD_TXDR_TXDATA                    UCPD_TXDR_TXDATA_Msk                   /*!< Tx Data Register */
+
+/********************  Bits definition for UCPD_RXORDSET register  **************/
+#define UCPD_RX_ORDSET_RXORDSET_Pos         (0U)
+#define UCPD_RX_ORDSET_RXORDSET_Msk         (0x7UL << UCPD_RX_ORDSET_RXORDSET_Pos)  /*!< 0x00000007 */
+#define UCPD_RX_ORDSET_RXORDSET             UCPD_RX_ORDSET_RXORDSET_Msk             /*!< Rx Ordered Set Code detected  */
+#define UCPD_RX_ORDSET_RXORDSET_0           (0x1UL << UCPD_RX_ORDSET_RXORDSET_Pos)  /*!< 0x00000001 */
+#define UCPD_RX_ORDSET_RXORDSET_1           (0x2UL << UCPD_RX_ORDSET_RXORDSET_Pos)  /*!< 0x00000002 */
+#define UCPD_RX_ORDSET_RXORDSET_2           (0x4UL << UCPD_RX_ORDSET_RXORDSET_Pos)  /*!< 0x00000004 */
+#define UCPD_RX_ORDSET_RXSOP3OF4_Pos        (3U)
+#define UCPD_RX_ORDSET_RXSOP3OF4_Msk        (0x1UL << UCPD_RX_ORDSET_RXSOP3OF4_Pos) /*!< 0x00000008 */
+#define UCPD_RX_ORDSET_RXSOP3OF4            UCPD_RX_ORDSET_RXSOP3OF4_Msk            /*!< Rx Ordered Set Debug indication */
+#define UCPD_RX_ORDSET_RXSOPKINVALID_Pos    (4U)
+#define UCPD_RX_ORDSET_RXSOPKINVALID_Msk    (0x7UL << UCPD_RX_ORDSET_RXSOPKINVALID_Pos) /*!< 0x00000070 */
+#define UCPD_RX_ORDSET_RXSOPKINVALID        UCPD_RX_ORDSET_RXSOPKINVALID_Msk            /*!< Rx Ordered Set corrupted K-Codes (Debug) */
+
+/********************  Bits definition for UCPD_RXPAYSZ register  ****************/
+#define UCPD_RX_PAYSZ_RXPAYSZ_Pos           (0U)
+#define UCPD_RX_PAYSZ_RXPAYSZ_Msk           (0x3FFUL << UCPD_RX_PAYSZ_RXPAYSZ_Pos) /*!< 0x000003FF */
+#define UCPD_RX_PAYSZ_RXPAYSZ               UCPD_RX_PAYSZ_RXPAYSZ_Msk              /*!< Rx payload size in bytes  */
+
+/********************  Bits definition for UCPD_RXDR register  *******************/
+#define UCPD_RXDR_RXDATA_Pos                (0U)
+#define UCPD_RXDR_RXDATA_Msk                (0xFFUL << UCPD_RXDR_RXDATA_Pos)      /*!< 0x000000FF */
+#define UCPD_RXDR_RXDATA                    UCPD_RXDR_RXDATA_Msk                  /*!< 8-bit receive data  */
+
+/********************  Bits definition for UCPD_RXORDEXT1 register  **************/
+#define UCPD_RX_ORDEXT1_RXSOPX1_Pos         (0U)
+#define UCPD_RX_ORDEXT1_RXSOPX1_Msk         (0xFFFFFUL << UCPD_RX_ORDEXT1_RXSOPX1_Pos) /*!< 0x000FFFFF */
+#define UCPD_RX_ORDEXT1_RXSOPX1             UCPD_RX_ORDEXT1_RXSOPX1_Msk                /*!< RX Ordered Set Extension Register 1 */
+
+/********************  Bits definition for UCPD_RXORDEXT2 register  **************/
+#define UCPD_RX_ORDEXT2_RXSOPX2_Pos         (0U)
+#define UCPD_RX_ORDEXT2_RXSOPX2_Msk         (0xFFFFFUL << UCPD_RX_ORDEXT2_RXSOPX2_Pos) /*!< 0x000FFFFF */
+#define UCPD_RX_ORDEXT2_RXSOPX2             UCPD_RX_ORDEXT2_RXSOPX2_Msk                /*!< RX Ordered Set Extension Register 1 */
+
+
+/** @addtogroup Exported_macros
+  * @{
+  */
+
+/******************************* ADC Instances ********************************/
+#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
+
+#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)
+
+/******************************* AES Instances ********************************/
+#define IS_AES_ALL_INSTANCE(INSTANCE) ((INSTANCE) == AES)
+
+/****************************** CEC Instances *********************************/
+#define IS_CEC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CEC)
+
+/******************************** COMP Instances ******************************/
+#define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \
+                                        ((INSTANCE) == COMP2))
+
+#define IS_COMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == COMP12_COMMON)
+
+/******************** COMP Instances with window mode capability **************/
+#define IS_COMP_WINDOWMODE_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \
+                                               ((INSTANCE) == COMP2))
+
+/******************************* CRC Instances ********************************/
+#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
+
+/******************************* DAC Instances ********************************/
+#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)
+
+/******************************** DMA Instances *******************************/
+#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \
+                                       ((INSTANCE) == DMA1_Channel2) || \
+                                       ((INSTANCE) == DMA1_Channel3) || \
+                                       ((INSTANCE) == DMA1_Channel4) || \
+                                       ((INSTANCE) == DMA1_Channel5) || \
+                                       ((INSTANCE) == DMA1_Channel6) || \
+                                       ((INSTANCE) == DMA1_Channel7))
+
+/******************************** DMAMUX Instances ****************************/
+#define IS_DMAMUX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DMAMUX1)
+
+#define IS_DMAMUX_REQUEST_GEN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMAMUX1_RequestGenerator0) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator1) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator2) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator3))
+
+/******************************* GPIO Instances *******************************/
+#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                        ((INSTANCE) == GPIOB) || \
+                                        ((INSTANCE) == GPIOC) || \
+                                        ((INSTANCE) == GPIOD) || \
+                                        ((INSTANCE) == GPIOF))
+/******************************* GPIO AF Instances ****************************/
+#define IS_GPIO_AF_INSTANCE(INSTANCE)   IS_GPIO_ALL_INSTANCE(INSTANCE)
+
+/**************************** GPIO Lock Instances *****************************/
+#define IS_GPIO_LOCK_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                         ((INSTANCE) == GPIOB) || \
+                                         ((INSTANCE) == GPIOC))
+
+/******************************** I2C Instances *******************************/
+#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
+                                       ((INSTANCE) == I2C2))
+
+/******************************* RNG Instances ********************************/
+#define IS_RNG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RNG)
+
+/****************************** RTC Instances *********************************/
+#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)
+
+/****************************** SMBUS Instances *******************************/
+#define IS_SMBUS_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))
+
+/****************************** WAKEUP_FROMSTOP Instances *******************************/
+#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))
+
+/******************************** SPI Instances *******************************/
+#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
+                                       ((INSTANCE) == SPI2))
+
+/******************************** SPI Instances *******************************/
+#define IS_I2S_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == SPI1)
+
+/****************** LPTIM Instances : All supported instances *****************/
+#define IS_LPTIM_INSTANCE(INSTANCE)     (((INSTANCE) == LPTIM1) || \
+                                         ((INSTANCE) == LPTIM2))
+
+/****************** LPTIM Instances : All supported instances *****************/
+#define IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)
+
+/****************** TIM Instances : All supported instances *******************/
+#define IS_TIM_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM6)   || \
+                                         ((INSTANCE) == TIM7)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 32 bits counter ****************/
+#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) ((INSTANCE) == TIM2)
+
+/****************** TIM Instances : supporting the break function *************/
+#define IS_TIM_BREAK_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \
+                                            ((INSTANCE) == TIM15)   || \
+                                            ((INSTANCE) == TIM16)   || \
+                                            ((INSTANCE) == TIM17))
+
+/************** TIM Instances : supporting Break source selection *************/
+#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                               ((INSTANCE) == TIM15)  || \
+                                               ((INSTANCE) == TIM16)  || \
+                                               ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 2 break inputs *****************/
+#define IS_TIM_BKIN2_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/************* TIM Instances : at least 1 capture/compare channel *************/
+#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : at least 2 capture/compare channels *************/
+#define IS_TIM_CC2_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM15))
+
+/************ TIM Instances : at least 3 capture/compare channels *************/
+#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3))
+
+/************ TIM Instances : at least 4 capture/compare channels *************/
+#define IS_TIM_CC4_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : at least 5 capture/compare channels *******/
+#define IS_TIM_CC5_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : at least 6 capture/compare channels *******/
+#define IS_TIM_CC6_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.COMDE) *******/
+#define IS_TIM_CCDMA_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : DMA requests generation (TIMx_DIER.UDE) ***/
+#define IS_TIM_DMA_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM6)   || \
+                                            ((INSTANCE) == TIM7)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.CCxDE) *******/
+#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM14)  || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************** TIM Instances : DMA burst feature ***********************/
+#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************* TIM Instances : output(s) available **********************/
+#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
+    ((((INSTANCE) == TIM1) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4) ||          \
+      ((CHANNEL) == TIM_CHANNEL_5) ||          \
+      ((CHANNEL) == TIM_CHANNEL_6)))           \
+     ||                                        \
+     (((INSTANCE) == TIM2) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM3) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM14) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM15) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2)))           \
+     ||                                        \
+     (((INSTANCE) == TIM16) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM17) &&                 \
+      (((CHANNEL) == TIM_CHANNEL_1))))
+
+/****************** TIM Instances : supporting complementary output(s) ********/
+#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
+   ((((INSTANCE) == TIM1) &&                    \
+     (((CHANNEL) == TIM_CHANNEL_1) ||           \
+      ((CHANNEL) == TIM_CHANNEL_2) ||           \
+      ((CHANNEL) == TIM_CHANNEL_3)))            \
+    ||                                          \
+    (((INSTANCE) == TIM15) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1))              \
+    ||                                          \
+    (((INSTANCE) == TIM16) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1))              \
+    ||                                          \
+    (((INSTANCE) == TIM17) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1)))
+
+/****************** TIM Instances : supporting clock division *****************/
+#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)    || \
+                                                    ((INSTANCE) == TIM2)    || \
+                                                    ((INSTANCE) == TIM3)    || \
+                                                    ((INSTANCE) == TIM14)   || \
+                                                    ((INSTANCE) == TIM15)   || \
+                                                    ((INSTANCE) == TIM16)   || \
+                                                    ((INSTANCE) == TIM17))
+
+/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/
+#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/
+#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting combined 3-phase PWM mode ******/
+#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : supporting commutation event generation ***/
+#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                     ((INSTANCE) == TIM15)  || \
+                                                     ((INSTANCE) == TIM16)  || \
+                                                     ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting counting mode selection ********/
+#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting encoder interface **************/
+#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                      ((INSTANCE) == TIM2)  || \
+                                                      ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting Hall sensor interface **********/
+#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                         ((INSTANCE) == TIM2)   || \
+                                                         ((INSTANCE) == TIM3))
+
+/**************** TIM Instances : external trigger input available ************/
+#define IS_TIM_ETR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3))
+
+/************* TIM Instances : supporting ETR source selection ***************/
+#define IS_TIM_ETRSEL_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                             ((INSTANCE) == TIM2)  || \
+                                             ((INSTANCE) == TIM3))
+
+/****** TIM Instances : Master mode available (TIMx_CR2.MMS available )********/
+#define IS_TIM_MASTER_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM6)  || \
+                                            ((INSTANCE) == TIM7)  || \
+                                            ((INSTANCE) == TIM15))
+
+/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
+#define IS_TIM_SLAVE_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting OCxREF clear *******************/
+#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \
+                                                       ((INSTANCE) == TIM2) || \
+                                                       ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting bitfield OCCS in SMCR register *******************/
+#define IS_TIM_OCCS_INSTANCE(INSTANCE)                (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM2)  || \
+                                                       ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : remapping capability **********************/
+#define IS_TIM_REMAP_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : supporting repetition counter *************/
+#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM15) || \
+                                                       ((INSTANCE) == TIM16) || \
+                                                       ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/
+#define IS_TIM_TRGO2_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************* TIM Instances : Timer input XOR function *****************/
+#define IS_TIM_XOR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM15))
+
+/******************* TIM Instances : Timer input selection ********************/
+#define IS_TIM_TISEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : Advanced timers  ********************************/
+#define IS_TIM_ADVANCED_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************** UART Instances : Asynchronous mode **********************/
+#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                    ((INSTANCE) == USART2) || \
+                                    ((INSTANCE) == USART3) || \
+                                    ((INSTANCE) == USART4))
+
+/******************** USART Instances : Synchronous mode **********************/
+#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                     ((INSTANCE) == USART2) || \
+                                     ((INSTANCE) == USART3) || \
+                                     ((INSTANCE) == USART4))
+
+/****************** UART Instances : Hardware Flow control ********************/
+#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                           ((INSTANCE) == USART2) || \
+                                           ((INSTANCE) == USART3) || \
+                                           ((INSTANCE) == USART4) || \
+                                           ((INSTANCE) == LPUART1))
+
+
+/********************* USART Instances : Smard card mode ***********************/
+#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                         ((INSTANCE) == USART2))
+
+/****************** UART Instances : Auto Baud Rate detection ****************/
+#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                                            ((INSTANCE) == USART2))
+
+/******************** UART Instances : Half-Duplex mode **********************/
+#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                 ((INSTANCE) == USART2) || \
+                                                 ((INSTANCE) == USART3) || \
+                                                 ((INSTANCE) == USART4) || \
+                                                 ((INSTANCE) == LPUART1))
+
+/******************** UART Instances : LIN mode **********************/
+#define IS_UART_LIN_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                          ((INSTANCE) == USART2))
+
+/******************** UART Instances : Wake-up from Stop mode **********************/
+#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                      ((INSTANCE) == USART2) || \
+                                                      ((INSTANCE) == LPUART1))
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \
+                                                      ((INSTANCE) == USART2) || \
+                                                      ((INSTANCE) == USART3) || \
+                                                      ((INSTANCE) == USART4) || \
+                                                      ((INSTANCE) == LPUART1))
+
+
+/****************** UART Instances : SPI Slave selection mode ***************/
+#define IS_UART_SPI_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                              ((INSTANCE) == USART2) || \
+                                              ((INSTANCE) == USART3) || \
+                                              ((INSTANCE) == USART4))
+
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_FIFO_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \
+                                             ((INSTANCE) == USART2) || \
+                                             ((INSTANCE) == LPUART1))
+
+/*********************** UART Instances : IRDA mode ***************************/
+#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                    ((INSTANCE) == USART2))
+
+/******************** LPUART Instance *****************************************/
+#define IS_LPUART_INSTANCE(INSTANCE)    ((INSTANCE) == LPUART1)
+
+/****************************** IWDG Instances ********************************/
+#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)
+
+/****************************** WWDG Instances ********************************/
+#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)
+
+/****************************** UCPD Instances ********************************/
+#define IS_UCPD_ALL_INSTANCE(INSTANCE)  (((INSTANCE) == UCPD1) || \
+                                         ((INSTANCE) == UCPD2))
+
+/**
+  * @}
+  */
+
+ /**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* STM32G081xx_H */
+
+/**
+  * @}
+  */
+
+  /**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0b0xx.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0b0xx.h
new file mode 100644
index 0000000..3f1b831
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0b0xx.h
@@ -0,0 +1,9240 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0b0xx.h
+  * @author  MCD Application Team
+  * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer Header File.
+  *          This file contains all the peripheral register's definitions, bits
+  *          definitions and memory mapping for stm32g0b0xx devices.
+  *
+  *          This file contains:
+  *           - Data structures and the address mapping for all peripherals
+  *           - Peripheral's registers declarations and bits definition
+  *           - Macros to access peripheral's registers hardware
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+/** @addtogroup CMSIS_Device
+  * @{
+  */
+
+/** @addtogroup stm32g0b0xx
+  * @{
+  */
+
+#ifndef STM32G0B0xx_H
+#define STM32G0B0xx_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif /* __cplusplus */
+
+/** @addtogroup Configuration_section_for_CMSIS
+  * @{
+  */
+
+/**
+  * @brief Configuration of the Cortex-M0+ Processor and Core Peripherals
+   */
+#define __CM0PLUS_REV             0U /*!< Core Revision r0p0                            */
+#define __MPU_PRESENT             1U /*!< STM32G0xx  provides an MPU                    */
+#define __VTOR_PRESENT            1U /*!< Vector  Table  Register supported             */
+#define __NVIC_PRIO_BITS          2U /*!< STM32G0xx uses 2 Bits for the Priority Levels */
+#define __Vendor_SysTickConfig    0U /*!< Set to 1 if different SysTick Config is used  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_interrupt_number_definition
+  * @{
+  */
+
+/**
+ * @brief stm32g0b0xx Interrupt Number Definition, according to the selected device
+ *        in @ref Library_configuration_section
+ */
+
+/*!< Interrupt Number Definition */
+typedef enum
+{
+/******  Cortex-M0+ Processor Exceptions Numbers ***************************************************************/
+  NonMaskableInt_IRQn         = -14,    /*!< 2 Non Maskable Interrupt                                          */
+  HardFault_IRQn              = -13,    /*!< 3 Cortex-M Hard Fault Interrupt                                   */
+  SVC_IRQn                    = -5,     /*!< 11 Cortex-M SV Call Interrupt                                     */
+  PendSV_IRQn                 = -2,     /*!< 14 Cortex-M Pend SV Interrupt                                     */
+  SysTick_IRQn                = -1,     /*!< 15 Cortex-M System Tick Interrupt                                 */
+/******  STM32G0xxxx specific Interrupt Numbers ****************************************************************/
+  WWDG_IRQn                   = 0,      /*!< Window WatchDog Interrupt                                         */
+  RTC_TAMP_IRQn               = 2,      /*!< RTC interrupt through the EXTI line 19 & 21                       */
+  FLASH_IRQn                  = 3,      /*!< FLASH global Interrupt                                            */
+  RCC_IRQn                    = 4,      /*!< RCC global Interrupt                                              */
+  EXTI0_1_IRQn                = 5,      /*!< EXTI 0 and 1 Interrupts                                           */
+  EXTI2_3_IRQn                = 6,      /*!< EXTI Line 2 and 3 Interrupts                                      */
+  EXTI4_15_IRQn               = 7,      /*!< EXTI Line 4 to 15 Interrupts                                      */
+  USB_IRQn                    = 8,      /*!< USB Interrupt                                                     */
+  DMA1_Channel1_IRQn          = 9,      /*!< DMA1 Channel 1 Interrupt                                          */
+  DMA1_Channel2_3_IRQn        = 10,     /*!< DMA1 Channel 2 and Channel 3 Interrupts                           */
+  DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn = 11, /*!< DMA1 Ch4 to Ch7, DMA2 Ch1 to Ch5 and DMAMUX1 Overrun Interrupts */
+  ADC1_IRQn                   = 12,     /*!< ADC1 Interrupts                                                   */
+  TIM1_BRK_UP_TRG_COM_IRQn    = 13,     /*!< TIM1 Break, Update, Trigger and Commutation Interrupts            */
+  TIM1_CC_IRQn                = 14,     /*!< TIM1 Capture Compare Interrupt                                    */
+  TIM3_TIM4_IRQn              = 16,     /*!< TIM3, TIM4 global Interrupt                                       */
+  TIM6_IRQn                   = 17,     /*!< TIM6 global Interrupts                                            */
+  TIM7_IRQn                   = 18,     /*!< TIM7 global Interrupt                                             */
+  TIM14_IRQn                  = 19,     /*!< TIM14 global Interrupt                                            */
+  TIM15_IRQn                  = 20,     /*!< TIM15 global Interrupt                                            */
+  TIM16_IRQn                  = 21,     /*!< TIM16 global Interrupt                                            */
+  TIM17_IRQn                  = 22,     /*!< TIM17 global Interrupt                                            */
+  I2C1_IRQn                   = 23,     /*!< I2C1 Interrupt  (combined with EXTI 23)                           */
+  I2C2_3_IRQn                 = 24,     /*!< I2C2, I2C3 Interrupt (combined with EXTI 24 and EXTI 22)          */
+  SPI1_IRQn                   = 25,     /*!< SPI1/I2S1 Interrupt                                               */
+  SPI2_3_IRQn                 = 26,     /*!< SPI2/I2S2, SPI3/I2S3 Interrupt                                    */
+  USART1_IRQn                 = 27,     /*!< USART1 Interrupt                                                  */
+  USART2_IRQn                 = 28,     /*!< USART2 Interrupt                                                  */
+  USART3_4_5_6_IRQn           = 29,     /*!< USART3, USART4, USART5, USART6 globlal Interrupts (combined with EXTI 28) */
+} IRQn_Type;
+
+/**
+  * @}
+  */
+
+#include "core_cm0plus.h"               /* Cortex-M0+ processor and core peripherals */
+#include "system_stm32g0xx.h"
+#include <stdint.h>
+
+/** @addtogroup Peripheral_registers_structures
+  * @{
+  */
+
+/**
+  * @brief Analog to Digital Converter
+  */
+typedef struct
+{
+  __IO uint32_t ISR;          /*!< ADC interrupt and status register,             Address offset: 0x00 */
+  __IO uint32_t IER;          /*!< ADC interrupt enable register,                 Address offset: 0x04 */
+  __IO uint32_t CR;           /*!< ADC control register,                          Address offset: 0x08 */
+  __IO uint32_t CFGR1;        /*!< ADC configuration register 1,                  Address offset: 0x0C */
+  __IO uint32_t CFGR2;        /*!< ADC configuration register 2,                  Address offset: 0x10 */
+  __IO uint32_t SMPR;         /*!< ADC sampling time register,                    Address offset: 0x14 */
+       uint32_t RESERVED1;    /*!< Reserved,                                                      0x18 */
+       uint32_t RESERVED2;    /*!< Reserved,                                                      0x1C */
+  __IO uint32_t TR1;          /*!< ADC analog watchdog 1 threshold register,      Address offset: 0x20 */
+  __IO uint32_t TR2;          /*!< ADC analog watchdog 2 threshold register,      Address offset: 0x24 */
+  __IO uint32_t CHSELR;       /*!< ADC group regular sequencer register,          Address offset: 0x28 */
+  __IO uint32_t TR3;          /*!< ADC analog watchdog 3 threshold register,      Address offset: 0x2C */
+       uint32_t RESERVED3[4]; /*!< Reserved,                                               0x30 - 0x3C */
+  __IO uint32_t DR;           /*!< ADC group regular data register,               Address offset: 0x40 */
+       uint32_t RESERVED4[23];/*!< Reserved,                                               0x44 - 0x9C */
+  __IO uint32_t AWD2CR;       /*!< ADC analog watchdog 2 configuration register,  Address offset: 0xA0 */
+  __IO uint32_t AWD3CR;       /*!< ADC analog watchdog 3 configuration register,  Address offset: 0xA4 */
+       uint32_t RESERVED5[3]; /*!< Reserved,                                               0xA8 - 0xB0 */
+  __IO uint32_t CALFACT;      /*!< ADC Calibration factor register,               Address offset: 0xB4 */
+} ADC_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t CCR;          /*!< ADC common configuration register,             Address offset: ADC1 base address + 0x308 */
+} ADC_Common_TypeDef;
+
+
+
+
+/**
+  * @brief CRC calculation unit
+  */
+typedef struct
+{
+  __IO uint32_t DR;             /*!< CRC Data register,                         Address offset: 0x00 */
+  __IO uint32_t IDR;            /*!< CRC Independent data register,             Address offset: 0x04 */
+  __IO uint32_t CR;             /*!< CRC Control register,                      Address offset: 0x08 */
+       uint32_t RESERVED1;      /*!< Reserved,                                                  0x0C */
+  __IO uint32_t INIT;           /*!< Initial CRC value register,                Address offset: 0x10 */
+  __IO uint32_t POL;            /*!< CRC polynomial register,                   Address offset: 0x14 */
+} CRC_TypeDef;
+
+
+/**
+  * @brief Debug MCU
+  */
+typedef struct
+{
+  __IO uint32_t IDCODE;      /*!< MCU device ID code,              Address offset: 0x00 */
+  __IO uint32_t CR;          /*!< Debug configuration register,    Address offset: 0x04 */
+  __IO uint32_t APBFZ1;      /*!< Debug APB freeze register 1,     Address offset: 0x08 */
+  __IO uint32_t APBFZ2;      /*!< Debug APB freeze register 2,     Address offset: 0x0C */
+} DBG_TypeDef;
+
+/**
+  * @brief DMA Controller
+  */
+typedef struct
+{
+  __IO uint32_t CCR;         /*!< DMA channel x configuration register        */
+  __IO uint32_t CNDTR;       /*!< DMA channel x number of data register       */
+  __IO uint32_t CPAR;        /*!< DMA channel x peripheral address register   */
+  __IO uint32_t CMAR;        /*!< DMA channel x memory address register       */
+} DMA_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t ISR;         /*!< DMA interrupt status register,                 Address offset: 0x00 */
+  __IO uint32_t IFCR;        /*!< DMA interrupt flag clear register,             Address offset: 0x04 */
+} DMA_TypeDef;
+
+/**
+  * @brief DMA Multiplexer
+  */
+typedef struct
+{
+  __IO uint32_t   CCR;       /*!< DMA Multiplexer Channel x Control Register    Address offset: 0x0004 * (channel x) */
+}DMAMUX_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   CSR;       /*!< DMA Channel Status Register                    Address offset: 0x0080   */
+  __IO uint32_t   CFR;       /*!< DMA Channel Clear Flag Register                Address offset: 0x0084   */
+}DMAMUX_ChannelStatus_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGCR;        /*!< DMA Request Generator x Control Register     Address offset: 0x0100 + 0x0004 * (Req Gen x) */
+}DMAMUX_RequestGen_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGSR;        /*!< DMA Request Generator Status Register        Address offset: 0x0140   */
+  __IO uint32_t   RGCFR;       /*!< DMA Request Generator Clear Flag Register    Address offset: 0x0144   */
+}DMAMUX_RequestGenStatus_TypeDef;
+
+/**
+  * @brief Asynch Interrupt/Event Controller (EXTI)
+  */
+typedef struct
+{
+  __IO uint32_t RTSR1;          /*!< EXTI Rising Trigger Selection Register 1,        Address offset:   0x00 */
+  __IO uint32_t FTSR1;          /*!< EXTI Falling Trigger Selection Register 1,       Address offset:   0x04 */
+  __IO uint32_t SWIER1;         /*!< EXTI Software Interrupt event Register 1,        Address offset:   0x08 */
+  __IO uint32_t RPR1;           /*!< EXTI Rising Pending Register 1,                  Address offset:   0x0C */
+  __IO uint32_t FPR1;           /*!< EXTI Falling Pending Register 1,                 Address offset:   0x10 */
+       uint32_t RESERVED1[3];   /*!< Reserved 1,                                                0x14 -- 0x1C */
+       uint32_t RESERVED2[5];   /*!< Reserved 2,                                                0x20 -- 0x30 */
+       uint32_t RESERVED3[11];  /*!< Reserved 3,                                                0x34 -- 0x5C */
+  __IO uint32_t EXTICR[4];      /*!< EXTI External Interrupt Configuration Register,            0x60 -- 0x6C */
+       uint32_t RESERVED4[4];   /*!< Reserved 4,                                                0x70 -- 0x7C */
+  __IO uint32_t IMR1;           /*!< EXTI Interrupt Mask Register 1,                  Address offset:   0x80 */
+  __IO uint32_t EMR1;           /*!< EXTI Event Mask Register 1,                      Address offset:   0x84 */
+       uint32_t RESERVED5[2];   /*!< Reserved 5,                                                0x88 -- 0x8C */
+  __IO uint32_t IMR2;           /*!< EXTI Interrupt Mask Register 2,                  Address offset:   0x90 */
+  __IO uint32_t EMR2;           /*!< EXTI Event Mask Register 2,                      Address offset:   0x94 */
+} EXTI_TypeDef;
+
+/**
+  * @brief FLASH Registers
+  */
+typedef struct
+{
+  __IO uint32_t ACR;          /*!< FLASH Access Control register,                     Address offset: 0x00 */
+       uint32_t RESERVED1;    /*!< Reserved1,                                         Address offset: 0x04 */
+  __IO uint32_t KEYR;         /*!< FLASH Key register,                                Address offset: 0x08 */
+  __IO uint32_t OPTKEYR;      /*!< FLASH Option Key register,                         Address offset: 0x0C */
+  __IO uint32_t SR;           /*!< FLASH Status register,                             Address offset: 0x10 */
+  __IO uint32_t CR;           /*!< FLASH Control register,                            Address offset: 0x14 */
+  __IO uint32_t ECCR;          /*!< FLASH ECC bank 1 register,                        Address offset: 0x18 */
+  __IO uint32_t ECC2R;         /*!< FLASH ECC bank 2 register,                        Address offset: 0x1C */
+  __IO uint32_t OPTR;         /*!< FLASH Option register,                             Address offset: 0x20 */
+       uint32_t RESERVED3[2]; /*!< Reserved3,                                         Address offset: 0x24--0x28 */
+  __IO uint32_t WRP1AR;       /*!< FLASH Bank WRP area A address register,            Address offset: 0x2C */
+  __IO uint32_t WRP1BR;       /*!< FLASH Bank WRP area B address register,            Address offset: 0x30 */
+       uint32_t RESERVED4[2]; /*!< Reserved4,                                         Address offset: 0x34--0x38 */
+       uint32_t RESERVED5[2]; /*!< Reserved5,                                         Address offset: 0x3C--0x40 */
+       uint32_t RESERVED6[2]; /*!< Reserved6,                                         Address offset: 0x44--0x48 */
+  __IO uint32_t WRP2AR;       /*!< FLASH Bank2 WRP area A address register,           Address offset: 0x4C */
+  __IO uint32_t WRP2BR;       /*!< FLASH Bank2 WRP area B address register,           Address offset: 0x50 */
+} FLASH_TypeDef;
+
+/**
+  * @brief General Purpose I/O
+  */
+typedef struct
+{
+  __IO uint32_t MODER;       /*!< GPIO port mode register,               Address offset: 0x00      */
+  __IO uint32_t OTYPER;      /*!< GPIO port output type register,        Address offset: 0x04      */
+  __IO uint32_t OSPEEDR;     /*!< GPIO port output speed register,       Address offset: 0x08      */
+  __IO uint32_t PUPDR;       /*!< GPIO port pull-up/pull-down register,  Address offset: 0x0C      */
+  __IO uint32_t IDR;         /*!< GPIO port input data register,         Address offset: 0x10      */
+  __IO uint32_t ODR;         /*!< GPIO port output data register,        Address offset: 0x14      */
+  __IO uint32_t BSRR;        /*!< GPIO port bit set/reset  register,     Address offset: 0x18      */
+  __IO uint32_t LCKR;        /*!< GPIO port configuration lock register, Address offset: 0x1C      */
+  __IO uint32_t AFR[2];      /*!< GPIO alternate function registers,     Address offset: 0x20-0x24 */
+  __IO uint32_t BRR;         /*!< GPIO Bit Reset register,               Address offset: 0x28      */
+} GPIO_TypeDef;
+
+
+/**
+  * @brief Inter-integrated Circuit Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< I2C Control register 1,            Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< I2C Control register 2,            Address offset: 0x04 */
+  __IO uint32_t OAR1;        /*!< I2C Own address 1 register,        Address offset: 0x08 */
+  __IO uint32_t OAR2;        /*!< I2C Own address 2 register,        Address offset: 0x0C */
+  __IO uint32_t TIMINGR;     /*!< I2C Timing register,               Address offset: 0x10 */
+  __IO uint32_t TIMEOUTR;    /*!< I2C Timeout register,              Address offset: 0x14 */
+  __IO uint32_t ISR;         /*!< I2C Interrupt and status register, Address offset: 0x18 */
+  __IO uint32_t ICR;         /*!< I2C Interrupt clear register,      Address offset: 0x1C */
+  __IO uint32_t PECR;        /*!< I2C PEC register,                  Address offset: 0x20 */
+  __IO uint32_t RXDR;        /*!< I2C Receive data register,         Address offset: 0x24 */
+  __IO uint32_t TXDR;        /*!< I2C Transmit data register,        Address offset: 0x28 */
+} I2C_TypeDef;
+
+/**
+  * @brief Independent WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t KR;          /*!< IWDG Key register,       Address offset: 0x00 */
+  __IO uint32_t PR;          /*!< IWDG Prescaler register, Address offset: 0x04 */
+  __IO uint32_t RLR;         /*!< IWDG Reload register,    Address offset: 0x08 */
+  __IO uint32_t SR;          /*!< IWDG Status register,    Address offset: 0x0C */
+  __IO uint32_t WINR;        /*!< IWDG Window register,    Address offset: 0x10 */
+} IWDG_TypeDef;
+
+
+
+/**
+  * @brief Power Control
+  */
+typedef struct
+{
+  __IO uint32_t CR1;          /*!< PWR Power Control Register 1,                     Address offset: 0x00 */
+       uint32_t RESERVED0;    /*!< Reserved,                                         Address offset: 0x04 */
+  __IO uint32_t CR3;          /*!< PWR Power Control Register 3,                     Address offset: 0x08 */
+  __IO uint32_t CR4;          /*!< PWR Power Control Register 4,                     Address offset: 0x0C */
+  __IO uint32_t SR1;          /*!< PWR Power Status Register 1,                      Address offset: 0x10 */
+  __IO uint32_t SR2;          /*!< PWR Power Status Register 2,                      Address offset: 0x14 */
+  __IO uint32_t SCR;          /*!< PWR Power Status Clear Register,                  Address offset: 0x18 */
+       uint32_t RESERVED1;    /*!< Reserved,                                         Address offset: 0x1C */
+  __IO uint32_t PUCRA;        /*!< PWR Pull-Up Control Register of port A,           Address offset: 0x20 */
+  __IO uint32_t PDCRA;        /*!< PWR Pull-Down Control Register of port A,         Address offset: 0x24 */
+  __IO uint32_t PUCRB;        /*!< PWR Pull-Up Control Register of port B,           Address offset: 0x28 */
+  __IO uint32_t PDCRB;        /*!< PWR Pull-Down Control Register of port B,         Address offset: 0x2C */
+  __IO uint32_t PUCRC;        /*!< PWR Pull-Up Control Register of port C,           Address offset: 0x30 */
+  __IO uint32_t PDCRC;        /*!< PWR Pull-Down Control Register of port C,         Address offset: 0x34 */
+  __IO uint32_t PUCRD;        /*!< PWR Pull-Up Control Register of port D,           Address offset: 0x38 */
+  __IO uint32_t PDCRD;        /*!< PWR Pull-Down Control Register of port D,         Address offset: 0x3C */
+  __IO uint32_t PUCRE;        /*!< PWR Pull-Up Control Register of port E,           Address offset: 0x40 */
+  __IO uint32_t PDCRE;        /*!< PWR Pull-Down Control Register of port E,         Address offset: 0x44 */
+  __IO uint32_t PUCRF;        /*!< PWR Pull-Up Control Register of port F,           Address offset: 0x48 */
+  __IO uint32_t PDCRF;        /*!< PWR Pull-Down Control Register of port F,         Address offset: 0x4C */
+} PWR_TypeDef;
+
+/**
+  * @brief Reset and Clock Control
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< RCC Clock Sources Control Register,                                     Address offset: 0x00 */
+  __IO uint32_t ICSCR;       /*!< RCC Internal Clock Sources Calibration Register,                        Address offset: 0x04 */
+  __IO uint32_t CFGR;        /*!< RCC Regulated Domain Clocks Configuration Register,                     Address offset: 0x08 */
+  __IO uint32_t PLLCFGR;     /*!< RCC System PLL configuration Register,                                  Address offset: 0x0C */
+  __IO uint32_t RESERVED0;   /*!< Reserved,                                                               Address offset: 0x10 */
+  __IO uint32_t CRRCR;       /*!< RCC Clock Configuration Register,                                       Address offset: 0x14 */
+  __IO uint32_t CIER;        /*!< RCC Clock Interrupt Enable Register,                                    Address offset: 0x18 */
+  __IO uint32_t CIFR;        /*!< RCC Clock Interrupt Flag Register,                                      Address offset: 0x1C */
+  __IO uint32_t CICR;        /*!< RCC Clock Interrupt Clear Register,                                     Address offset: 0x20 */
+  __IO uint32_t IOPRSTR;     /*!< RCC IO port reset register,                                             Address offset: 0x24 */
+  __IO uint32_t AHBRSTR;     /*!< RCC AHB peripherals reset register,                                     Address offset: 0x28 */
+  __IO uint32_t APBRSTR1;    /*!< RCC APB peripherals reset register 1,                                   Address offset: 0x2C */
+  __IO uint32_t APBRSTR2;    /*!< RCC APB peripherals reset register 2,                                   Address offset: 0x30 */
+  __IO uint32_t IOPENR;      /*!< RCC IO port enable register,                                            Address offset: 0x34 */
+  __IO uint32_t AHBENR;      /*!< RCC AHB peripherals clock enable register,                              Address offset: 0x38 */
+  __IO uint32_t APBENR1;     /*!< RCC APB peripherals clock enable register1,                             Address offset: 0x3C */
+  __IO uint32_t APBENR2;     /*!< RCC APB peripherals clock enable register2,                             Address offset: 0x40 */
+  __IO uint32_t IOPSMENR;    /*!< RCC IO port clocks enable in sleep mode register,                       Address offset: 0x44 */
+  __IO uint32_t AHBSMENR;    /*!< RCC AHB peripheral clocks enable in sleep mode register,                Address offset: 0x48 */
+  __IO uint32_t APBSMENR1;   /*!< RCC APB peripheral clocks enable in sleep mode register1,               Address offset: 0x4C */
+  __IO uint32_t APBSMENR2;   /*!< RCC APB peripheral clocks enable in sleep mode register2,               Address offset: 0x50 */
+  __IO uint32_t CCIPR;       /*!< RCC Peripherals Independent Clocks Configuration Register,              Address offset: 0x54 */
+  __IO uint32_t CCIPR2;      /*!< RCC Peripherals Independent Clocks Configuration Register2,             Address offset: 0x58 */
+  __IO uint32_t BDCR;        /*!< RCC Backup Domain Control Register,                                     Address offset: 0x5C */
+  __IO uint32_t CSR;         /*!< RCC Unregulated Domain Clock Control and Status Register,               Address offset: 0x60 */
+} RCC_TypeDef;
+
+/**
+  * @brief Real-Time Clock
+  */
+typedef struct
+{
+  __IO uint32_t TR;          /*!< RTC time register,                                         Address offset: 0x00 */
+  __IO uint32_t DR;          /*!< RTC date register,                                         Address offset: 0x04 */
+  __IO uint32_t SSR;         /*!< RTC sub second register,                                   Address offset: 0x08 */
+  __IO uint32_t ICSR;        /*!< RTC initialization control and status register,            Address offset: 0x0C */
+  __IO uint32_t PRER;        /*!< RTC prescaler register,                                    Address offset: 0x10 */
+  __IO uint32_t WUTR;        /*!< RTC wakeup timer register,                                 Address offset: 0x14 */
+  __IO uint32_t CR;          /*!< RTC control register,                                      Address offset: 0x18 */
+       uint32_t RESERVED0;   /*!< Reserved                                                   Address offset: 0x1C */
+       uint32_t RESERVED1;   /*!< Reserved                                                   Address offset: 0x20 */
+  __IO uint32_t WPR;         /*!< RTC write protection register,                             Address offset: 0x24 */
+  __IO uint32_t CALR;        /*!< RTC calibration register,                                  Address offset: 0x28 */
+  __IO uint32_t SHIFTR;      /*!< RTC shift control register,                                Address offset: 0x2C */
+  __IO uint32_t TSTR;        /*!< RTC time stamp time register,                              Address offset: 0x30 */
+  __IO uint32_t TSDR;        /*!< RTC time stamp date register,                              Address offset: 0x34 */
+  __IO uint32_t TSSSR;       /*!< RTC time-stamp sub second register,                        Address offset: 0x38 */
+       uint32_t RESERVED2;   /*!< Reserved                                                   Address offset: 0x1C */
+  __IO uint32_t ALRMAR;      /*!< RTC alarm A register,                                      Address offset: 0x40 */
+  __IO uint32_t ALRMASSR;    /*!< RTC alarm A sub second register,                           Address offset: 0x44 */
+  __IO uint32_t ALRMBR;      /*!< RTC alarm B register,                                      Address offset: 0x48 */
+  __IO uint32_t ALRMBSSR;    /*!< RTC alarm B sub second register,                           Address offset: 0x4C */
+  __IO uint32_t SR;          /*!< RTC Status register,                                       Address offset: 0x50 */
+  __IO uint32_t MISR;        /*!< RTC Masked Interrupt Status register,                      Address offset: 0x54 */
+       uint32_t RESERVED3;   /*!< Reserved                                                   Address offset: 0x58 */
+  __IO uint32_t SCR;         /*!< RTC Status Clear register,                                 Address offset: 0x5C */
+  __IO uint32_t OR;          /*!< RTC option register,                                       Address offset: 0x60 */
+} RTC_TypeDef;
+
+/**
+  * @brief Tamper and backup registers
+  */
+typedef struct
+{
+  __IO uint32_t CR1;            /*!< TAMP configuration register 1,                             Address offset: 0x00 */
+  __IO uint32_t CR2;            /*!< TAMP configuration register 2,                             Address offset: 0x04 */
+       uint32_t RESERVED0;      /*!< Reserved                                                   Address offset: 0x08 */
+  __IO uint32_t FLTCR;          /*!< Reserved                                                   Address offset: 0x0C */
+       uint32_t RESERVED1[7];   /*!< Reserved                                                   Address offset: 0x10 -- 0x28 */
+  __IO uint32_t IER;            /*!< TAMP Interrupt enable register,                            Address offset: 0x2C */
+  __IO uint32_t SR;             /*!< TAMP Status register,                                      Address offset: 0x30 */
+  __IO uint32_t MISR;           /*!< TAMP Masked Interrupt Status register,                     Address offset: 0x34 */
+       uint32_t RESERVED2;      /*!< Reserved                                                   Address offset: 0x38 */
+  __IO uint32_t SCR;            /*!< TAMP Status clear register,                                Address offset: 0x3C */
+       uint32_t RESERVED3[48];  /*!< Reserved                                                   Address offset: 0x54 -- 0xFC */
+  __IO uint32_t BKP0R;          /*!< TAMP backup register 0,                                    Address offset: 0x100 */
+  __IO uint32_t BKP1R;          /*!< TAMP backup register 1,                                    Address offset: 0x104 */
+  __IO uint32_t BKP2R;          /*!< TAMP backup register 2,                                    Address offset: 0x108 */
+  __IO uint32_t BKP3R;          /*!< TAMP backup register 3,                                    Address offset: 0x10C */
+  __IO uint32_t BKP4R;          /*!< TAMP backup register 4,                                    Address offset: 0x110 */
+} TAMP_TypeDef;
+
+  /**
+  * @brief Serial Peripheral Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;      /*!< SPI Control register 1 (not used in I2S mode),       Address offset: 0x00 */
+  __IO uint32_t CR2;      /*!< SPI Control register 2,                              Address offset: 0x04 */
+  __IO uint32_t SR;       /*!< SPI Status register,                                 Address offset: 0x08 */
+  __IO uint32_t DR;       /*!< SPI data register,                                   Address offset: 0x0C */
+  __IO uint32_t CRCPR;    /*!< SPI CRC polynomial register (not used in I2S mode),  Address offset: 0x10 */
+  __IO uint32_t RXCRCR;   /*!< SPI Rx CRC register (not used in I2S mode),          Address offset: 0x14 */
+  __IO uint32_t TXCRCR;   /*!< SPI Tx CRC register (not used in I2S mode),          Address offset: 0x18 */
+  __IO uint32_t I2SCFGR;  /*!< SPI_I2S configuration register,                      Address offset: 0x1C */
+  __IO uint32_t I2SPR;    /*!< SPI_I2S prescaler register,                          Address offset: 0x20 */
+} SPI_TypeDef;
+
+/**
+  * @brief System configuration controller
+  */
+typedef struct
+{
+  __IO uint32_t CFGR1;          /*!< SYSCFG configuration register 1,                   Address offset: 0x00 */
+       uint32_t RESERVED0[5];   /*!< Reserved,                                                   0x04 --0x14 */
+  __IO uint32_t CFGR2;          /*!< SYSCFG configuration register 2,                   Address offset: 0x18 */
+       uint32_t RESERVED1[25];  /*!< Reserved                                                           0x1C */
+  __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register,             Address offset: 0x80 */
+} SYSCFG_TypeDef;
+
+/**
+  * @brief TIM
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< TIM control register 1,                   Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< TIM control register 2,                   Address offset: 0x04 */
+  __IO uint32_t SMCR;        /*!< TIM slave mode control register,          Address offset: 0x08 */
+  __IO uint32_t DIER;        /*!< TIM DMA/interrupt enable register,        Address offset: 0x0C */
+  __IO uint32_t SR;          /*!< TIM status register,                      Address offset: 0x10 */
+  __IO uint32_t EGR;         /*!< TIM event generation register,            Address offset: 0x14 */
+  __IO uint32_t CCMR1;       /*!< TIM capture/compare mode register 1,      Address offset: 0x18 */
+  __IO uint32_t CCMR2;       /*!< TIM capture/compare mode register 2,      Address offset: 0x1C */
+  __IO uint32_t CCER;        /*!< TIM capture/compare enable register,      Address offset: 0x20 */
+  __IO uint32_t CNT;         /*!< TIM counter register,                     Address offset: 0x24 */
+  __IO uint32_t PSC;         /*!< TIM prescaler register,                   Address offset: 0x28 */
+  __IO uint32_t ARR;         /*!< TIM auto-reload register,                 Address offset: 0x2C */
+  __IO uint32_t RCR;         /*!< TIM repetition counter register,          Address offset: 0x30 */
+  __IO uint32_t CCR1;        /*!< TIM capture/compare register 1,           Address offset: 0x34 */
+  __IO uint32_t CCR2;        /*!< TIM capture/compare register 2,           Address offset: 0x38 */
+  __IO uint32_t CCR3;        /*!< TIM capture/compare register 3,           Address offset: 0x3C */
+  __IO uint32_t CCR4;        /*!< TIM capture/compare register 4,           Address offset: 0x40 */
+  __IO uint32_t BDTR;        /*!< TIM break and dead-time register,         Address offset: 0x44 */
+  __IO uint32_t DCR;         /*!< TIM DMA control register,                 Address offset: 0x48 */
+  __IO uint32_t DMAR;        /*!< TIM DMA address for full transfer,        Address offset: 0x4C */
+  __IO uint32_t OR1;         /*!< TIM option register,                      Address offset: 0x50 */
+  __IO uint32_t CCMR3;       /*!< TIM capture/compare mode register 3,      Address offset: 0x54 */
+  __IO uint32_t CCR5;        /*!< TIM capture/compare register5,            Address offset: 0x58 */
+  __IO uint32_t CCR6;        /*!< TIM capture/compare register6,            Address offset: 0x5C */
+  __IO uint32_t AF1;         /*!< TIM alternate function register 1,        Address offset: 0x60 */
+  __IO uint32_t AF2;         /*!< TIM alternate function register 2,        Address offset: 0x64 */
+  __IO uint32_t TISEL;       /*!< TIM Input Selection register,             Address offset: 0x68 */
+} TIM_TypeDef;
+
+/**
+  * @brief Universal Synchronous Asynchronous Receiver Transmitter
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< USART Control register 1,                 Address offset: 0x00  */
+  __IO uint32_t CR2;         /*!< USART Control register 2,                 Address offset: 0x04  */
+  __IO uint32_t CR3;         /*!< USART Control register 3,                 Address offset: 0x08  */
+  __IO uint32_t BRR;         /*!< USART Baud rate register,                 Address offset: 0x0C  */
+  __IO uint32_t GTPR;        /*!< USART Guard time and prescaler register,  Address offset: 0x10  */
+  __IO uint32_t RTOR;        /*!< USART Receiver Time Out register,         Address offset: 0x14  */
+  __IO uint32_t RQR;         /*!< USART Request register,                   Address offset: 0x18  */
+  __IO uint32_t ISR;         /*!< USART Interrupt and status register,      Address offset: 0x1C  */
+  __IO uint32_t ICR;         /*!< USART Interrupt flag Clear register,      Address offset: 0x20  */
+  __IO uint32_t RDR;         /*!< USART Receive Data register,              Address offset: 0x24  */
+  __IO uint32_t TDR;         /*!< USART Transmit Data register,             Address offset: 0x28  */
+  __IO uint32_t PRESC;       /*!< USART Prescaler register,                 Address offset: 0x2C  */
+} USART_TypeDef;
+
+/**
+  * @brief Universal Serial Bus Full Speed Dual Role Device
+  */
+
+typedef struct
+{
+  __IO uint32_t CHEP0R;          /*!< USB Channel/Endpoint 0 register,      Address offset: 0x00 */
+  __IO uint32_t CHEP1R;          /*!< USB Channel/Endpoint 1 register,      Address offset: 0x04 */
+  __IO uint32_t CHEP2R;          /*!< USB Channel/Endpoint 2 register,      Address offset: 0x08 */
+  __IO uint32_t CHEP3R;          /*!< USB Channel/Endpoint 3 register,      Address offset: 0x0C */
+  __IO uint32_t CHEP4R;          /*!< USB Channel/Endpoint 4 register,      Address offset: 0x10 */
+  __IO uint32_t CHEP5R;          /*!< USB Channel/Endpoint 5 register,      Address offset: 0x14 */
+  __IO uint32_t CHEP6R;          /*!< USB Channel/Endpoint 6 register,      Address offset: 0x18 */
+  __IO uint32_t CHEP7R;          /*!< USB Channel/Endpoint 7 register,      Address offset: 0x1C */
+  __IO uint32_t RESERVED0[8];    /*!< Reserved,                                                  */
+  __IO uint32_t CNTR;            /*!< Control register,                     Address offset: 0x40 */
+  __IO uint32_t ISTR;            /*!< Interrupt status register,            Address offset: 0x44 */
+  __IO uint32_t FNR;             /*!< Frame number register,                Address offset: 0x48 */
+  __IO uint32_t DADDR;           /*!< Device address register,              Address offset: 0x4C */
+  __IO uint32_t RESERVED1;       /*!< Reserved */
+  __IO uint32_t LPMCSR;          /*!< LPM Control and Status register,      Address offset: 0x54 */
+  __IO uint32_t BCDR;            /*!< Battery Charging detector register,   Address offset: 0x58 */
+} USB_DRD_TypeDef;
+
+/**
+  * @brief Universal Serial Bus PacketMemoryArea Buffer Descriptor Table
+  */
+typedef struct
+{
+  __IO uint32_t TXBD;             /*!<Transmission buffer address*/
+  __IO uint32_t RXBD;             /*!<Reception buffer address */
+} USB_DRD_PMABuffDescTypeDef;
+
+/**
+  * @}
+  */
+
+/**
+  * @brief Window WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< WWDG Control register,       Address offset: 0x00 */
+  __IO uint32_t CFR;         /*!< WWDG Configuration register, Address offset: 0x04 */
+  __IO uint32_t SR;          /*!< WWDG Status register,        Address offset: 0x08 */
+} WWDG_TypeDef;
+
+
+
+/** @addtogroup Peripheral_memory_map
+  * @{
+  */
+#define FLASH_BASE            (0x08000000UL)  /*!< FLASH base address */
+#define SRAM_BASE             (0x20000000UL)  /*!< SRAM base address */
+#define PERIPH_BASE           (0x40000000UL)  /*!< Peripheral base address */
+#define IOPORT_BASE           (0x50000000UL)  /*!< IOPORT base address */
+/*!< USB PMA SIZE */
+#define USB_DRD_PMA_SIZE              2048U   /*!< USB PMA Size 2Kbyte */
+
+#define SRAM_SIZE_MAX         (0x00020000UL)  /*!< maximum SRAM size (up to 128 KBytes) */
+
+#define FLASH_SIZE            (((*((uint32_t *)FLASHSIZE_BASE)) & (0x03FFU)) << 10U)
+
+/*!< Peripheral memory map */
+#define APBPERIPH_BASE        (PERIPH_BASE)
+#define AHBPERIPH_BASE        (PERIPH_BASE + 0x00020000UL)
+
+/*!< APB peripherals */
+
+#define TIM3_BASE             (APBPERIPH_BASE + 0x00000400UL)
+#define TIM4_BASE             (APBPERIPH_BASE + 0x00000800UL)
+#define TIM6_BASE             (APBPERIPH_BASE + 0x00001000UL)
+#define TIM7_BASE             (APBPERIPH_BASE + 0x00001400UL)
+#define TIM14_BASE            (APBPERIPH_BASE + 0x00002000UL)
+#define RTC_BASE              (APBPERIPH_BASE + 0x00002800UL)
+#define WWDG_BASE             (APBPERIPH_BASE + 0x00002C00UL)
+#define IWDG_BASE             (APBPERIPH_BASE + 0x00003000UL)
+#define SPI2_BASE             (APBPERIPH_BASE + 0x00003800UL)
+#define SPI3_BASE             (APBPERIPH_BASE + 0x00003C00UL)
+#define USART2_BASE           (APBPERIPH_BASE + 0x00004400UL)
+#define USART3_BASE           (APBPERIPH_BASE + 0x00004800UL)
+#define USART4_BASE           (APBPERIPH_BASE + 0x00004C00UL)
+#define USART5_BASE           (APBPERIPH_BASE + 0x00005000UL)
+#define I2C1_BASE             (APBPERIPH_BASE + 0x00005400UL)
+#define I2C2_BASE             (APBPERIPH_BASE + 0x00005800UL)
+#define USB_BASE              (APBPERIPH_BASE + 0x00005C00UL)  /*!< USB_IP Peripheral Registers base address */
+#define PWR_BASE              (APBPERIPH_BASE + 0x00007000UL)
+#define I2C3_BASE             (APBPERIPH_BASE + 0x00008800UL)
+#define USB_DRD_BASE          (APBPERIPH_BASE + 0x00005C00UL) /*!< USB_DRD_IP Peripheral Registers base address */
+#define USB_DRD_PMAADDR       (APBPERIPH_BASE + 0x00009800UL) /*!< USB_DRD_IP Packet Memory Area base address */
+#define TAMP_BASE             (APBPERIPH_BASE + 0x0000B000UL)
+#define SYSCFG_BASE           (APBPERIPH_BASE + 0x00010000UL)
+#define ADC1_BASE             (APBPERIPH_BASE + 0x00012400UL)
+#define ADC1_COMMON_BASE      (APBPERIPH_BASE + 0x00012708UL)
+#define ADC_BASE              (ADC1_COMMON_BASE) /* Kept for legacy purpose */
+#define TIM1_BASE             (APBPERIPH_BASE + 0x00012C00UL)
+#define SPI1_BASE             (APBPERIPH_BASE + 0x00013000UL)
+#define USART1_BASE           (APBPERIPH_BASE + 0x00013800UL)
+#define USART6_BASE           (APBPERIPH_BASE + 0x00013C00UL)
+#define TIM15_BASE            (APBPERIPH_BASE + 0x00014000UL)
+#define TIM16_BASE            (APBPERIPH_BASE + 0x00014400UL)
+#define TIM17_BASE            (APBPERIPH_BASE + 0x00014800UL)
+#define DBG_BASE              (APBPERIPH_BASE + 0x00015800UL)
+
+
+/*!< AHB peripherals */
+#define DMA1_BASE             (AHBPERIPH_BASE)
+#define DMA2_BASE             (AHBPERIPH_BASE + 0x00000400UL)
+#define DMAMUX1_BASE          (AHBPERIPH_BASE + 0x00000800UL)
+#define RCC_BASE              (AHBPERIPH_BASE + 0x00001000UL)
+#define EXTI_BASE             (AHBPERIPH_BASE + 0x00001800UL)
+#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x00002000UL)
+#define CRC_BASE              (AHBPERIPH_BASE + 0x00003000UL)
+
+
+#define DMA1_Channel1_BASE    (DMA1_BASE + 0x00000008UL)
+#define DMA1_Channel2_BASE    (DMA1_BASE + 0x0000001CUL)
+#define DMA1_Channel3_BASE    (DMA1_BASE + 0x00000030UL)
+#define DMA1_Channel4_BASE    (DMA1_BASE + 0x00000044UL)
+#define DMA1_Channel5_BASE    (DMA1_BASE + 0x00000058UL)
+#define DMA1_Channel6_BASE    (DMA1_BASE + 0x0000006CUL)
+#define DMA1_Channel7_BASE    (DMA1_BASE + 0x00000080UL)
+#define DMA2_Channel1_BASE    (DMA2_BASE + 0x00000008UL)
+#define DMA2_Channel2_BASE    (DMA2_BASE + 0x0000001CUL)
+#define DMA2_Channel3_BASE    (DMA2_BASE + 0x00000030UL)
+#define DMA2_Channel4_BASE    (DMA2_BASE + 0x00000044UL)
+#define DMA2_Channel5_BASE    (DMA2_BASE + 0x00000058UL)
+
+#define DMAMUX1_Channel0_BASE    (DMAMUX1_BASE)
+#define DMAMUX1_Channel1_BASE    (DMAMUX1_BASE + 0x00000004UL)
+#define DMAMUX1_Channel2_BASE    (DMAMUX1_BASE + 0x00000008UL)
+#define DMAMUX1_Channel3_BASE    (DMAMUX1_BASE + 0x0000000CUL)
+#define DMAMUX1_Channel4_BASE    (DMAMUX1_BASE + 0x00000010UL)
+#define DMAMUX1_Channel5_BASE    (DMAMUX1_BASE + 0x00000014UL)
+#define DMAMUX1_Channel6_BASE    (DMAMUX1_BASE + 0x00000018UL)
+#define DMAMUX1_Channel7_BASE    (DMAMUX1_BASE + 0x0000001CUL)
+#define DMAMUX1_Channel8_BASE    (DMAMUX1_BASE + 0x00000020UL)
+#define DMAMUX1_Channel9_BASE    (DMAMUX1_BASE + 0x00000024UL)
+#define DMAMUX1_Channel10_BASE   (DMAMUX1_BASE + 0x00000028UL)
+#define DMAMUX1_Channel11_BASE   (DMAMUX1_BASE + 0x0000002CUL)
+
+#define DMAMUX1_RequestGenerator0_BASE  (DMAMUX1_BASE + 0x00000100UL)
+#define DMAMUX1_RequestGenerator1_BASE  (DMAMUX1_BASE + 0x00000104UL)
+#define DMAMUX1_RequestGenerator2_BASE  (DMAMUX1_BASE + 0x00000108UL)
+#define DMAMUX1_RequestGenerator3_BASE  (DMAMUX1_BASE + 0x0000010CUL)
+
+#define DMAMUX1_ChannelStatus_BASE      (DMAMUX1_BASE + 0x00000080UL)
+#define DMAMUX1_RequestGenStatus_BASE   (DMAMUX1_BASE + 0x00000140UL)
+
+/*!< IOPORT */
+#define GPIOA_BASE            (IOPORT_BASE + 0x00000000UL)
+#define GPIOB_BASE            (IOPORT_BASE + 0x00000400UL)
+#define GPIOC_BASE            (IOPORT_BASE + 0x00000800UL)
+#define GPIOD_BASE            (IOPORT_BASE + 0x00000C00UL)
+#define GPIOE_BASE            (IOPORT_BASE + 0x00001000UL)
+#define GPIOF_BASE            (IOPORT_BASE + 0x00001400UL)
+
+/*!< Device Electronic Signature */
+#define PACKAGE_BASE          (0x1FFF7500UL)        /*!< Package data register base address     */
+#define UID_BASE              (0x1FFF7590UL)        /*!< Unique device ID register base address */
+#define FLASHSIZE_BASE        (0x1FFF75E0UL)        /*!< Flash size data register base address  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_declaration
+  * @{
+  */
+#define TIM3                ((TIM_TypeDef *) TIM3_BASE)
+#define TIM4                ((TIM_TypeDef *) TIM4_BASE)
+#define TIM6                ((TIM_TypeDef *) TIM6_BASE)
+#define TIM7                ((TIM_TypeDef *) TIM7_BASE)
+#define TIM14               ((TIM_TypeDef *) TIM14_BASE)
+#define RTC                 ((RTC_TypeDef *) RTC_BASE)
+#define TAMP                ((TAMP_TypeDef *) TAMP_BASE)
+#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)
+#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)
+#define SPI2                ((SPI_TypeDef *) SPI2_BASE)
+#define SPI3                ((SPI_TypeDef *) SPI3_BASE)
+#define USART2              ((USART_TypeDef *) USART2_BASE)
+#define USART3              ((USART_TypeDef *) USART3_BASE)
+#define USART4              ((USART_TypeDef *) USART4_BASE)
+#define USART5              ((USART_TypeDef *) USART5_BASE)
+#define USART6              ((USART_TypeDef *) USART6_BASE)
+#define I2C1                ((I2C_TypeDef *) I2C1_BASE)
+#define I2C2                ((I2C_TypeDef *) I2C2_BASE)
+#define I2C3                ((I2C_TypeDef *) I2C3_BASE)
+#define USB_DRD_FS          ((USB_DRD_TypeDef *) USB_DRD_BASE)
+#define USB_DRD_PMA_BUFF    ((USB_DRD_PMABuffDescTypeDef*) USB_DRD_PMAADDR)
+#define PWR                 ((PWR_TypeDef *) PWR_BASE)
+#define RCC                 ((RCC_TypeDef *) RCC_BASE)
+#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)
+#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)
+#define TIM1                ((TIM_TypeDef *) TIM1_BASE)
+#define SPI1                ((SPI_TypeDef *) SPI1_BASE)
+#define USART1              ((USART_TypeDef *) USART1_BASE)
+#define TIM15               ((TIM_TypeDef *) TIM15_BASE)
+#define TIM16               ((TIM_TypeDef *) TIM16_BASE)
+#define TIM17               ((TIM_TypeDef *) TIM17_BASE)
+#define DMA1                ((DMA_TypeDef *) DMA1_BASE)
+#define DMA2                ((DMA_TypeDef *) DMA2_BASE)
+#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)
+#define CRC                 ((CRC_TypeDef *) CRC_BASE)
+#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)
+#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)
+#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)
+#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)
+#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)
+#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)
+#define ADC1                ((ADC_TypeDef *) ADC1_BASE)
+#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC1_COMMON_BASE)
+#define ADC                 (ADC1_COMMON) /* Kept for legacy purpose */
+
+
+
+#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
+#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
+#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
+#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
+#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
+#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
+#define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
+#define DMA2_Channel1       ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)
+#define DMA2_Channel2       ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)
+#define DMA2_Channel3       ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)
+#define DMA2_Channel4       ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)
+#define DMA2_Channel5       ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)
+#define DMAMUX1                ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE)
+#define DMAMUX1_Channel0       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE)
+#define DMAMUX1_Channel1       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE)
+#define DMAMUX1_Channel2       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE)
+#define DMAMUX1_Channel3       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE)
+#define DMAMUX1_Channel4       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE)
+#define DMAMUX1_Channel5       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE)
+#define DMAMUX1_Channel6       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE)
+#define DMAMUX1_Channel7       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel7_BASE)
+#define DMAMUX1_Channel8       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel8_BASE)
+#define DMAMUX1_Channel9       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel9_BASE)
+#define DMAMUX1_Channel10      ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel10_BASE)
+#define DMAMUX1_Channel11      ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel11_BASE)
+
+#define DMAMUX1_RequestGenerator0  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE)
+#define DMAMUX1_RequestGenerator1  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE)
+#define DMAMUX1_RequestGenerator2  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE)
+#define DMAMUX1_RequestGenerator3  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE)
+
+#define DMAMUX1_ChannelStatus      ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE)
+#define DMAMUX1_RequestGenStatus   ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE)
+
+#define DBG              ((DBG_TypeDef *) DBG_BASE)
+
+/**
+  * @}
+  */
+
+/** @addtogroup Exported_constants
+  * @{
+  */
+
+  /** @addtogroup Hardware_Constant_Definition
+    * @{
+    */
+#define LSI_STARTUP_TIME 130U /*!< LSI Maximum startup time in us */
+
+  /**
+    * @}
+    */
+
+  /** @addtogroup Peripheral_Registers_Bits_Definition
+  * @{
+  */
+
+/******************************************************************************/
+/*                         Peripheral Registers Bits Definition               */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Analog to Digital Converter (ADC)                     */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for ADC_ISR register  *******************/
+#define ADC_ISR_ADRDY_Pos              (0U)
+#define ADC_ISR_ADRDY_Msk              (0x1UL << ADC_ISR_ADRDY_Pos)            /*!< 0x00000001 */
+#define ADC_ISR_ADRDY                  ADC_ISR_ADRDY_Msk                       /*!< ADC ready flag */
+#define ADC_ISR_EOSMP_Pos              (1U)
+#define ADC_ISR_EOSMP_Msk              (0x1UL << ADC_ISR_EOSMP_Pos)            /*!< 0x00000002 */
+#define ADC_ISR_EOSMP                  ADC_ISR_EOSMP_Msk                       /*!< ADC group regular end of sampling flag */
+#define ADC_ISR_EOC_Pos                (2U)
+#define ADC_ISR_EOC_Msk                (0x1UL << ADC_ISR_EOC_Pos)              /*!< 0x00000004 */
+#define ADC_ISR_EOC                    ADC_ISR_EOC_Msk                         /*!< ADC group regular end of unitary conversion flag */
+#define ADC_ISR_EOS_Pos                (3U)
+#define ADC_ISR_EOS_Msk                (0x1UL << ADC_ISR_EOS_Pos)              /*!< 0x00000008 */
+#define ADC_ISR_EOS                    ADC_ISR_EOS_Msk                         /*!< ADC group regular end of sequence conversions flag */
+#define ADC_ISR_OVR_Pos                (4U)
+#define ADC_ISR_OVR_Msk                (0x1UL << ADC_ISR_OVR_Pos)              /*!< 0x00000010 */
+#define ADC_ISR_OVR                    ADC_ISR_OVR_Msk                         /*!< ADC group regular overrun flag */
+#define ADC_ISR_AWD1_Pos               (7U)
+#define ADC_ISR_AWD1_Msk               (0x1UL << ADC_ISR_AWD1_Pos)             /*!< 0x00000080 */
+#define ADC_ISR_AWD1                   ADC_ISR_AWD1_Msk                        /*!< ADC analog watchdog 1 flag */
+#define ADC_ISR_AWD2_Pos               (8U)
+#define ADC_ISR_AWD2_Msk               (0x1UL << ADC_ISR_AWD2_Pos)             /*!< 0x00000100 */
+#define ADC_ISR_AWD2                   ADC_ISR_AWD2_Msk                        /*!< ADC analog watchdog 2 flag */
+#define ADC_ISR_AWD3_Pos               (9U)
+#define ADC_ISR_AWD3_Msk               (0x1UL << ADC_ISR_AWD3_Pos)             /*!< 0x00000200 */
+#define ADC_ISR_AWD3                   ADC_ISR_AWD3_Msk                        /*!< ADC analog watchdog 3 flag */
+#define ADC_ISR_EOCAL_Pos              (11U)
+#define ADC_ISR_EOCAL_Msk              (0x1UL << ADC_ISR_EOCAL_Pos)            /*!< 0x00000800 */
+#define ADC_ISR_EOCAL                  ADC_ISR_EOCAL_Msk                       /*!< ADC end of calibration flag */
+#define ADC_ISR_CCRDY_Pos              (13U)
+#define ADC_ISR_CCRDY_Msk              (0x1UL << ADC_ISR_CCRDY_Pos)            /*!< 0x00002000 */
+#define ADC_ISR_CCRDY                  ADC_ISR_CCRDY_Msk                       /*!< ADC channel configuration ready flag */
+
+/* Legacy defines */
+#define ADC_ISR_EOSEQ           (ADC_ISR_EOS)
+
+/********************  Bit definition for ADC_IER register  *******************/
+#define ADC_IER_ADRDYIE_Pos            (0U)
+#define ADC_IER_ADRDYIE_Msk            (0x1UL << ADC_IER_ADRDYIE_Pos)          /*!< 0x00000001 */
+#define ADC_IER_ADRDYIE                ADC_IER_ADRDYIE_Msk                     /*!< ADC ready interrupt */
+#define ADC_IER_EOSMPIE_Pos            (1U)
+#define ADC_IER_EOSMPIE_Msk            (0x1UL << ADC_IER_EOSMPIE_Pos)          /*!< 0x00000002 */
+#define ADC_IER_EOSMPIE                ADC_IER_EOSMPIE_Msk                     /*!< ADC group regular end of sampling interrupt */
+#define ADC_IER_EOCIE_Pos              (2U)
+#define ADC_IER_EOCIE_Msk              (0x1UL << ADC_IER_EOCIE_Pos)            /*!< 0x00000004 */
+#define ADC_IER_EOCIE                  ADC_IER_EOCIE_Msk                       /*!< ADC group regular end of unitary conversion interrupt */
+#define ADC_IER_EOSIE_Pos              (3U)
+#define ADC_IER_EOSIE_Msk              (0x1UL << ADC_IER_EOSIE_Pos)            /*!< 0x00000008 */
+#define ADC_IER_EOSIE                  ADC_IER_EOSIE_Msk                       /*!< ADC group regular end of sequence conversions interrupt */
+#define ADC_IER_OVRIE_Pos              (4U)
+#define ADC_IER_OVRIE_Msk              (0x1UL << ADC_IER_OVRIE_Pos)            /*!< 0x00000010 */
+#define ADC_IER_OVRIE                  ADC_IER_OVRIE_Msk                       /*!< ADC group regular overrun interrupt */
+#define ADC_IER_AWD1IE_Pos             (7U)
+#define ADC_IER_AWD1IE_Msk             (0x1UL << ADC_IER_AWD1IE_Pos)           /*!< 0x00000080 */
+#define ADC_IER_AWD1IE                 ADC_IER_AWD1IE_Msk                      /*!< ADC analog watchdog 1 interrupt */
+#define ADC_IER_AWD2IE_Pos             (8U)
+#define ADC_IER_AWD2IE_Msk             (0x1UL << ADC_IER_AWD2IE_Pos)           /*!< 0x00000100 */
+#define ADC_IER_AWD2IE                 ADC_IER_AWD2IE_Msk                      /*!< ADC analog watchdog 2 interrupt */
+#define ADC_IER_AWD3IE_Pos             (9U)
+#define ADC_IER_AWD3IE_Msk             (0x1UL << ADC_IER_AWD3IE_Pos)           /*!< 0x00000200 */
+#define ADC_IER_AWD3IE                 ADC_IER_AWD3IE_Msk                      /*!< ADC analog watchdog 3 interrupt */
+#define ADC_IER_EOCALIE_Pos            (11U)
+#define ADC_IER_EOCALIE_Msk            (0x1UL << ADC_IER_EOCALIE_Pos)          /*!< 0x00000800 */
+#define ADC_IER_EOCALIE                ADC_IER_EOCALIE_Msk                     /*!< ADC end of calibration interrupt */
+#define ADC_IER_CCRDYIE_Pos            (13U)
+#define ADC_IER_CCRDYIE_Msk            (0x1UL << ADC_IER_CCRDYIE_Pos)          /*!< 0x00002000 */
+#define ADC_IER_CCRDYIE                ADC_IER_CCRDYIE_Msk                     /*!< ADC channel configuration ready interrupt */
+
+/* Legacy defines */
+#define ADC_IER_EOSEQIE           (ADC_IER_EOSIE)
+
+/********************  Bit definition for ADC_CR register  ********************/
+#define ADC_CR_ADEN_Pos                (0U)
+#define ADC_CR_ADEN_Msk                (0x1UL << ADC_CR_ADEN_Pos)              /*!< 0x00000001 */
+#define ADC_CR_ADEN                    ADC_CR_ADEN_Msk                         /*!< ADC enable */
+#define ADC_CR_ADDIS_Pos               (1U)
+#define ADC_CR_ADDIS_Msk               (0x1UL << ADC_CR_ADDIS_Pos)             /*!< 0x00000002 */
+#define ADC_CR_ADDIS                   ADC_CR_ADDIS_Msk                        /*!< ADC disable */
+#define ADC_CR_ADSTART_Pos             (2U)
+#define ADC_CR_ADSTART_Msk             (0x1UL << ADC_CR_ADSTART_Pos)           /*!< 0x00000004 */
+#define ADC_CR_ADSTART                 ADC_CR_ADSTART_Msk                      /*!< ADC group regular conversion start */
+#define ADC_CR_ADSTP_Pos               (4U)
+#define ADC_CR_ADSTP_Msk               (0x1UL << ADC_CR_ADSTP_Pos)             /*!< 0x00000010 */
+#define ADC_CR_ADSTP                   ADC_CR_ADSTP_Msk                        /*!< ADC group regular conversion stop */
+#define ADC_CR_ADVREGEN_Pos            (28U)
+#define ADC_CR_ADVREGEN_Msk            (0x1UL << ADC_CR_ADVREGEN_Pos)          /*!< 0x10000000 */
+#define ADC_CR_ADVREGEN                ADC_CR_ADVREGEN_Msk                     /*!< ADC voltage regulator enable */
+#define ADC_CR_ADCAL_Pos               (31U)
+#define ADC_CR_ADCAL_Msk               (0x1UL << ADC_CR_ADCAL_Pos)             /*!< 0x80000000 */
+#define ADC_CR_ADCAL                   ADC_CR_ADCAL_Msk                        /*!< ADC calibration */
+
+/********************  Bit definition for ADC_CFGR1 register  *****************/
+#define ADC_CFGR1_DMAEN_Pos            (0U)
+#define ADC_CFGR1_DMAEN_Msk            (0x1UL << ADC_CFGR1_DMAEN_Pos)          /*!< 0x00000001 */
+#define ADC_CFGR1_DMAEN                ADC_CFGR1_DMAEN_Msk                     /*!< ADC DMA transfer enable */
+#define ADC_CFGR1_DMACFG_Pos           (1U)
+#define ADC_CFGR1_DMACFG_Msk           (0x1UL << ADC_CFGR1_DMACFG_Pos)         /*!< 0x00000002 */
+#define ADC_CFGR1_DMACFG               ADC_CFGR1_DMACFG_Msk                    /*!< ADC DMA transfer configuration */
+
+#define ADC_CFGR1_SCANDIR_Pos          (2U)
+#define ADC_CFGR1_SCANDIR_Msk          (0x1UL << ADC_CFGR1_SCANDIR_Pos)        /*!< 0x00000004 */
+#define ADC_CFGR1_SCANDIR              ADC_CFGR1_SCANDIR_Msk                   /*!< ADC group regular sequencer scan direction */
+
+#define ADC_CFGR1_RES_Pos              (3U)
+#define ADC_CFGR1_RES_Msk              (0x3UL << ADC_CFGR1_RES_Pos)            /*!< 0x00000018 */
+#define ADC_CFGR1_RES                  ADC_CFGR1_RES_Msk                       /*!< ADC data resolution */
+#define ADC_CFGR1_RES_0                (0x1U << ADC_CFGR1_RES_Pos)             /*!< 0x00000008 */
+#define ADC_CFGR1_RES_1                (0x2U << ADC_CFGR1_RES_Pos)             /*!< 0x00000010 */
+
+#define ADC_CFGR1_ALIGN_Pos            (5U)
+#define ADC_CFGR1_ALIGN_Msk            (0x1UL << ADC_CFGR1_ALIGN_Pos)          /*!< 0x00000020 */
+#define ADC_CFGR1_ALIGN                ADC_CFGR1_ALIGN_Msk                     /*!< ADC data alignment */
+
+#define ADC_CFGR1_EXTSEL_Pos           (6U)
+#define ADC_CFGR1_EXTSEL_Msk           (0x7UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x000001C0 */
+#define ADC_CFGR1_EXTSEL               ADC_CFGR1_EXTSEL_Msk                    /*!< ADC group regular external trigger source */
+#define ADC_CFGR1_EXTSEL_0             (0x1UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000040 */
+#define ADC_CFGR1_EXTSEL_1             (0x2UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000080 */
+#define ADC_CFGR1_EXTSEL_2             (0x4UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000100 */
+
+#define ADC_CFGR1_EXTEN_Pos            (10U)
+#define ADC_CFGR1_EXTEN_Msk            (0x3UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000C00 */
+#define ADC_CFGR1_EXTEN                ADC_CFGR1_EXTEN_Msk                     /*!< ADC group regular external trigger polarity */
+#define ADC_CFGR1_EXTEN_0              (0x1UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000400 */
+#define ADC_CFGR1_EXTEN_1              (0x2UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000800 */
+
+#define ADC_CFGR1_OVRMOD_Pos           (12U)
+#define ADC_CFGR1_OVRMOD_Msk           (0x1UL << ADC_CFGR1_OVRMOD_Pos)         /*!< 0x00001000 */
+#define ADC_CFGR1_OVRMOD               ADC_CFGR1_OVRMOD_Msk                    /*!< ADC group regular overrun configuration */
+#define ADC_CFGR1_CONT_Pos             (13U)
+#define ADC_CFGR1_CONT_Msk             (0x1UL << ADC_CFGR1_CONT_Pos)           /*!< 0x00002000 */
+#define ADC_CFGR1_CONT                 ADC_CFGR1_CONT_Msk                      /*!< ADC group regular continuous conversion mode */
+#define ADC_CFGR1_WAIT_Pos             (14U)
+#define ADC_CFGR1_WAIT_Msk             (0x1UL << ADC_CFGR1_WAIT_Pos)           /*!< 0x00004000 */
+#define ADC_CFGR1_WAIT                 ADC_CFGR1_WAIT_Msk                      /*!< ADC low power auto wait */
+#define ADC_CFGR1_AUTOFF_Pos           (15U)
+#define ADC_CFGR1_AUTOFF_Msk           (0x1UL << ADC_CFGR1_AUTOFF_Pos)         /*!< 0x00008000 */
+#define ADC_CFGR1_AUTOFF               ADC_CFGR1_AUTOFF_Msk                    /*!< ADC low power auto power off */
+#define ADC_CFGR1_DISCEN_Pos           (16U)
+#define ADC_CFGR1_DISCEN_Msk           (0x1UL << ADC_CFGR1_DISCEN_Pos)         /*!< 0x00010000 */
+#define ADC_CFGR1_DISCEN               ADC_CFGR1_DISCEN_Msk                    /*!< ADC group regular sequencer discontinuous mode */
+#define ADC_CFGR1_CHSELRMOD_Pos        (21U)
+#define ADC_CFGR1_CHSELRMOD_Msk        (0x1UL << ADC_CFGR1_CHSELRMOD_Pos)      /*!< 0x00200000 */
+#define ADC_CFGR1_CHSELRMOD            ADC_CFGR1_CHSELRMOD_Msk                 /*!< ADC group regular sequencer mode */
+
+#define ADC_CFGR1_AWD1SGL_Pos          (22U)
+#define ADC_CFGR1_AWD1SGL_Msk          (0x1UL << ADC_CFGR1_AWD1SGL_Pos)        /*!< 0x00400000 */
+#define ADC_CFGR1_AWD1SGL              ADC_CFGR1_AWD1SGL_Msk                   /*!< ADC analog watchdog 1 monitoring a single channel or all channels */
+#define ADC_CFGR1_AWD1EN_Pos           (23U)
+#define ADC_CFGR1_AWD1EN_Msk           (0x1UL << ADC_CFGR1_AWD1EN_Pos)         /*!< 0x00800000 */
+#define ADC_CFGR1_AWD1EN               ADC_CFGR1_AWD1EN_Msk                    /*!< ADC analog watchdog 1 enable on scope ADC group regular */
+
+#define ADC_CFGR1_AWD1CH_Pos           (26U)
+#define ADC_CFGR1_AWD1CH_Msk           (0x1FUL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x7C000000 */
+#define ADC_CFGR1_AWD1CH               ADC_CFGR1_AWD1CH_Msk                    /*!< ADC analog watchdog 1 monitored channel selection */
+#define ADC_CFGR1_AWD1CH_0             (0x01UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x04000000 */
+#define ADC_CFGR1_AWD1CH_1             (0x02UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x08000000 */
+#define ADC_CFGR1_AWD1CH_2             (0x04UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x10000000 */
+#define ADC_CFGR1_AWD1CH_3             (0x08UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x20000000 */
+#define ADC_CFGR1_AWD1CH_4             (0x10UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x40000000 */
+
+/* Legacy defines */
+#define ADC_CFGR1_AUTDLY          (ADC_CFGR1_WAIT)
+
+/********************  Bit definition for ADC_CFGR2 register  *****************/
+#define ADC_CFGR2_OVSE_Pos             (0U)
+#define ADC_CFGR2_OVSE_Msk             (0x1UL << ADC_CFGR2_OVSE_Pos)           /*!< 0x00000001 */
+#define ADC_CFGR2_OVSE                 ADC_CFGR2_OVSE_Msk                      /*!< ADC oversampler enable on scope ADC group regular */
+
+#define ADC_CFGR2_OVSR_Pos             (2U)
+#define ADC_CFGR2_OVSR_Msk             (0x7UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x0000001C */
+#define ADC_CFGR2_OVSR                 ADC_CFGR2_OVSR_Msk                      /*!< ADC oversampling ratio */
+#define ADC_CFGR2_OVSR_0               (0x1UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000004 */
+#define ADC_CFGR2_OVSR_1               (0x2UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000008 */
+#define ADC_CFGR2_OVSR_2               (0x4UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000010 */
+
+#define ADC_CFGR2_OVSS_Pos             (5U)
+#define ADC_CFGR2_OVSS_Msk             (0xFUL << ADC_CFGR2_OVSS_Pos)           /*!< 0x000001E0 */
+#define ADC_CFGR2_OVSS                 ADC_CFGR2_OVSS_Msk                      /*!< ADC oversampling shift */
+#define ADC_CFGR2_OVSS_0               (0x1UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000020 */
+#define ADC_CFGR2_OVSS_1               (0x2UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000040 */
+#define ADC_CFGR2_OVSS_2               (0x4UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000080 */
+#define ADC_CFGR2_OVSS_3               (0x8UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000100 */
+
+#define ADC_CFGR2_TOVS_Pos             (9U)
+#define ADC_CFGR2_TOVS_Msk             (0x1UL << ADC_CFGR2_TOVS_Pos)           /*!< 0x00000200 */
+#define ADC_CFGR2_TOVS                 ADC_CFGR2_TOVS_Msk                      /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */
+
+#define ADC_CFGR2_LFTRIG_Pos           (29U)
+#define ADC_CFGR2_LFTRIG_Msk           (0x1UL << ADC_CFGR2_LFTRIG_Pos)         /*!< 0x20000000 */
+#define ADC_CFGR2_LFTRIG               ADC_CFGR2_LFTRIG_Msk                    /*!< ADC low frequency trigger mode */
+
+#define ADC_CFGR2_CKMODE_Pos           (30U)
+#define ADC_CFGR2_CKMODE_Msk           (0x3UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0xC0000000 */
+#define ADC_CFGR2_CKMODE               ADC_CFGR2_CKMODE_Msk                    /*!< ADC clock source and prescaler (prescaler only for clock source synchronous) */
+#define ADC_CFGR2_CKMODE_1             (0x2UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x80000000 */
+#define ADC_CFGR2_CKMODE_0             (0x1UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x40000000 */
+
+/********************  Bit definition for ADC_SMPR register  ******************/
+#define ADC_SMPR_SMP1_Pos              (0U)
+#define ADC_SMPR_SMP1_Msk              (0x7UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000007 */
+#define ADC_SMPR_SMP1                  ADC_SMPR_SMP1_Msk                       /*!< ADC group of channels sampling time 1 */
+#define ADC_SMPR_SMP1_0                (0x1UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000001 */
+#define ADC_SMPR_SMP1_1                (0x2UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000002 */
+#define ADC_SMPR_SMP1_2                (0x4UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000004 */
+
+#define ADC_SMPR_SMP2_Pos              (4U)
+#define ADC_SMPR_SMP2_Msk              (0x7UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000070 */
+#define ADC_SMPR_SMP2                  ADC_SMPR_SMP2_Msk                       /*!< ADC group of channels sampling time 2 */
+#define ADC_SMPR_SMP2_0                (0x1UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000010 */
+#define ADC_SMPR_SMP2_1                (0x2UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000020 */
+#define ADC_SMPR_SMP2_2                (0x4UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000040 */
+
+#define ADC_SMPR_SMPSEL_Pos            (8U)
+#define ADC_SMPR_SMPSEL_Msk            (0x7FFFFUL << ADC_SMPR_SMPSEL_Pos)      /*!< 0x07FFFF00 */
+#define ADC_SMPR_SMPSEL                ADC_SMPR_SMPSEL_Msk                     /*!< ADC all channels sampling time selection */
+#define ADC_SMPR_SMPSEL0_Pos           (8U)
+#define ADC_SMPR_SMPSEL0_Msk           (0x1UL << ADC_SMPR_SMPSEL0_Pos)         /*!< 0x00000100 */
+#define ADC_SMPR_SMPSEL0               ADC_SMPR_SMPSEL0_Msk                    /*!< ADC channel 0 sampling time selection */
+#define ADC_SMPR_SMPSEL1_Pos           (9U)
+#define ADC_SMPR_SMPSEL1_Msk           (0x1UL << ADC_SMPR_SMPSEL1_Pos)         /*!< 0x00000200 */
+#define ADC_SMPR_SMPSEL1               ADC_SMPR_SMPSEL1_Msk                    /*!< ADC channel 1 sampling time selection */
+#define ADC_SMPR_SMPSEL2_Pos           (10U)
+#define ADC_SMPR_SMPSEL2_Msk           (0x1UL << ADC_SMPR_SMPSEL2_Pos)         /*!< 0x00000400 */
+#define ADC_SMPR_SMPSEL2               ADC_SMPR_SMPSEL2_Msk                    /*!< ADC channel 2 sampling time selection */
+#define ADC_SMPR_SMPSEL3_Pos           (11U)
+#define ADC_SMPR_SMPSEL3_Msk           (0x1UL << ADC_SMPR_SMPSEL3_Pos)         /*!< 0x00000800 */
+#define ADC_SMPR_SMPSEL3               ADC_SMPR_SMPSEL3_Msk                    /*!< ADC channel 3 sampling time selection */
+#define ADC_SMPR_SMPSEL4_Pos           (12U)
+#define ADC_SMPR_SMPSEL4_Msk           (0x1UL << ADC_SMPR_SMPSEL4_Pos)         /*!< 0x00001000 */
+#define ADC_SMPR_SMPSEL4               ADC_SMPR_SMPSEL4_Msk                    /*!< ADC channel 4 sampling time selection */
+#define ADC_SMPR_SMPSEL5_Pos           (13U)
+#define ADC_SMPR_SMPSEL5_Msk           (0x1UL << ADC_SMPR_SMPSEL5_Pos)         /*!< 0x00002000 */
+#define ADC_SMPR_SMPSEL5               ADC_SMPR_SMPSEL5_Msk                    /*!< ADC channel 5 sampling time selection */
+#define ADC_SMPR_SMPSEL6_Pos           (14U)
+#define ADC_SMPR_SMPSEL6_Msk           (0x1UL << ADC_SMPR_SMPSEL6_Pos)         /*!< 0x00004000 */
+#define ADC_SMPR_SMPSEL6               ADC_SMPR_SMPSEL6_Msk                    /*!< ADC channel 6 sampling time selection */
+#define ADC_SMPR_SMPSEL7_Pos           (15U)
+#define ADC_SMPR_SMPSEL7_Msk           (0x1UL << ADC_SMPR_SMPSEL7_Pos)         /*!< 0x00008000 */
+#define ADC_SMPR_SMPSEL7               ADC_SMPR_SMPSEL7_Msk                    /*!< ADC channel 7 sampling time selection */
+#define ADC_SMPR_SMPSEL8_Pos           (16U)
+#define ADC_SMPR_SMPSEL8_Msk           (0x1UL << ADC_SMPR_SMPSEL8_Pos)         /*!< 0x00010000 */
+#define ADC_SMPR_SMPSEL8               ADC_SMPR_SMPSEL8_Msk                    /*!< ADC channel 8 sampling time selection */
+#define ADC_SMPR_SMPSEL9_Pos           (17U)
+#define ADC_SMPR_SMPSEL9_Msk           (0x1UL << ADC_SMPR_SMPSEL9_Pos)         /*!< 0x00020000 */
+#define ADC_SMPR_SMPSEL9               ADC_SMPR_SMPSEL9_Msk                    /*!< ADC channel 9 sampling time selection */
+#define ADC_SMPR_SMPSEL10_Pos          (18U)
+#define ADC_SMPR_SMPSEL10_Msk          (0x1UL << ADC_SMPR_SMPSEL10_Pos)        /*!< 0x00040000 */
+#define ADC_SMPR_SMPSEL10              ADC_SMPR_SMPSEL10_Msk                   /*!< ADC channel 10 sampling time selection */
+#define ADC_SMPR_SMPSEL11_Pos          (19U)
+#define ADC_SMPR_SMPSEL11_Msk          (0x1UL << ADC_SMPR_SMPSEL11_Pos)        /*!< 0x00080000 */
+#define ADC_SMPR_SMPSEL11              ADC_SMPR_SMPSEL11_Msk                   /*!< ADC channel 11 sampling time selection */
+#define ADC_SMPR_SMPSEL12_Pos          (20U)
+#define ADC_SMPR_SMPSEL12_Msk          (0x1UL << ADC_SMPR_SMPSEL12_Pos)        /*!< 0x00100000 */
+#define ADC_SMPR_SMPSEL12              ADC_SMPR_SMPSEL12_Msk                   /*!< ADC channel 12 sampling time selection */
+#define ADC_SMPR_SMPSEL13_Pos          (21U)
+#define ADC_SMPR_SMPSEL13_Msk          (0x1UL << ADC_SMPR_SMPSEL13_Pos)        /*!< 0x00200000 */
+#define ADC_SMPR_SMPSEL13              ADC_SMPR_SMPSEL13_Msk                   /*!< ADC channel 13 sampling time selection */
+#define ADC_SMPR_SMPSEL14_Pos          (22U)
+#define ADC_SMPR_SMPSEL14_Msk          (0x1UL << ADC_SMPR_SMPSEL14_Pos)        /*!< 0x00400000 */
+#define ADC_SMPR_SMPSEL14              ADC_SMPR_SMPSEL14_Msk                   /*!< ADC channel 14 sampling time selection */
+#define ADC_SMPR_SMPSEL15_Pos          (23U)
+#define ADC_SMPR_SMPSEL15_Msk          (0x1UL << ADC_SMPR_SMPSEL15_Pos)        /*!< 0x00800000 */
+#define ADC_SMPR_SMPSEL15              ADC_SMPR_SMPSEL15_Msk                   /*!< ADC channel 15 sampling time selection */
+#define ADC_SMPR_SMPSEL16_Pos          (24U)
+#define ADC_SMPR_SMPSEL16_Msk          (0x1UL << ADC_SMPR_SMPSEL16_Pos)        /*!< 0x01000000 */
+#define ADC_SMPR_SMPSEL16              ADC_SMPR_SMPSEL16_Msk                   /*!< ADC channel 16 sampling time selection */
+#define ADC_SMPR_SMPSEL17_Pos          (25U)
+#define ADC_SMPR_SMPSEL17_Msk          (0x1UL << ADC_SMPR_SMPSEL17_Pos)        /*!< 0x02000000 */
+#define ADC_SMPR_SMPSEL17              ADC_SMPR_SMPSEL17_Msk                   /*!< ADC channel 17 sampling time selection */
+#define ADC_SMPR_SMPSEL18_Pos          (26U)
+#define ADC_SMPR_SMPSEL18_Msk          (0x1UL << ADC_SMPR_SMPSEL18_Pos)        /*!< 0x04000000 */
+#define ADC_SMPR_SMPSEL18              ADC_SMPR_SMPSEL18_Msk                   /*!< ADC channel 18 sampling time selection */
+
+/********************  Bit definition for ADC_TR1 register  *******************/
+#define ADC_TR1_LT1_Pos                (0U)
+#define ADC_TR1_LT1_Msk                (0xFFFUL << ADC_TR1_LT1_Pos)            /*!< 0x00000FFF */
+#define ADC_TR1_LT1                    ADC_TR1_LT1_Msk                         /*!< ADC analog watchdog 1 threshold low */
+#define ADC_TR1_LT1_0                  (0x001UL << ADC_TR1_LT1_Pos)            /*!< 0x00000001 */
+#define ADC_TR1_LT1_1                  (0x002UL << ADC_TR1_LT1_Pos)            /*!< 0x00000002 */
+#define ADC_TR1_LT1_2                  (0x004UL << ADC_TR1_LT1_Pos)            /*!< 0x00000004 */
+#define ADC_TR1_LT1_3                  (0x008UL << ADC_TR1_LT1_Pos)            /*!< 0x00000008 */
+#define ADC_TR1_LT1_4                  (0x010UL << ADC_TR1_LT1_Pos)            /*!< 0x00000010 */
+#define ADC_TR1_LT1_5                  (0x020UL << ADC_TR1_LT1_Pos)            /*!< 0x00000020 */
+#define ADC_TR1_LT1_6                  (0x040UL << ADC_TR1_LT1_Pos)            /*!< 0x00000040 */
+#define ADC_TR1_LT1_7                  (0x080UL << ADC_TR1_LT1_Pos)            /*!< 0x00000080 */
+#define ADC_TR1_LT1_8                  (0x100UL << ADC_TR1_LT1_Pos)            /*!< 0x00000100 */
+#define ADC_TR1_LT1_9                  (0x200UL << ADC_TR1_LT1_Pos)            /*!< 0x00000200 */
+#define ADC_TR1_LT1_10                 (0x400UL << ADC_TR1_LT1_Pos)            /*!< 0x00000400 */
+#define ADC_TR1_LT1_11                 (0x800UL << ADC_TR1_LT1_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR1_HT1_Pos                (16U)
+#define ADC_TR1_HT1_Msk                (0xFFFUL << ADC_TR1_HT1_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR1_HT1                    ADC_TR1_HT1_Msk                         /*!< ADC Analog watchdog 1 threshold high */
+#define ADC_TR1_HT1_0                  (0x001UL << ADC_TR1_HT1_Pos)            /*!< 0x00010000 */
+#define ADC_TR1_HT1_1                  (0x002UL << ADC_TR1_HT1_Pos)            /*!< 0x00020000 */
+#define ADC_TR1_HT1_2                  (0x004UL << ADC_TR1_HT1_Pos)            /*!< 0x00040000 */
+#define ADC_TR1_HT1_3                  (0x008UL << ADC_TR1_HT1_Pos)            /*!< 0x00080000 */
+#define ADC_TR1_HT1_4                  (0x010UL << ADC_TR1_HT1_Pos)            /*!< 0x00100000 */
+#define ADC_TR1_HT1_5                  (0x020UL << ADC_TR1_HT1_Pos)            /*!< 0x00200000 */
+#define ADC_TR1_HT1_6                  (0x040UL << ADC_TR1_HT1_Pos)            /*!< 0x00400000 */
+#define ADC_TR1_HT1_7                  (0x080UL << ADC_TR1_HT1_Pos)            /*!< 0x00800000 */
+#define ADC_TR1_HT1_8                  (0x100UL << ADC_TR1_HT1_Pos)            /*!< 0x01000000 */
+#define ADC_TR1_HT1_9                  (0x200UL << ADC_TR1_HT1_Pos)            /*!< 0x02000000 */
+#define ADC_TR1_HT1_10                 (0x400UL << ADC_TR1_HT1_Pos)            /*!< 0x04000000 */
+#define ADC_TR1_HT1_11                 (0x800UL << ADC_TR1_HT1_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_TR2 register  *******************/
+#define ADC_TR2_LT2_Pos                (0U)
+#define ADC_TR2_LT2_Msk                (0xFFFUL << ADC_TR2_LT2_Pos)            /*!< 0x00000FFF */
+#define ADC_TR2_LT2                    ADC_TR2_LT2_Msk                         /*!< ADC analog watchdog 2 threshold low */
+#define ADC_TR2_LT2_0                  (0x001UL << ADC_TR2_LT2_Pos)            /*!< 0x00000001 */
+#define ADC_TR2_LT2_1                  (0x002UL << ADC_TR2_LT2_Pos)            /*!< 0x00000002 */
+#define ADC_TR2_LT2_2                  (0x004UL << ADC_TR2_LT2_Pos)            /*!< 0x00000004 */
+#define ADC_TR2_LT2_3                  (0x008UL << ADC_TR2_LT2_Pos)            /*!< 0x00000008 */
+#define ADC_TR2_LT2_4                  (0x010UL << ADC_TR2_LT2_Pos)            /*!< 0x00000010 */
+#define ADC_TR2_LT2_5                  (0x020UL << ADC_TR2_LT2_Pos)            /*!< 0x00000020 */
+#define ADC_TR2_LT2_6                  (0x040UL << ADC_TR2_LT2_Pos)            /*!< 0x00000040 */
+#define ADC_TR2_LT2_7                  (0x080UL << ADC_TR2_LT2_Pos)            /*!< 0x00000080 */
+#define ADC_TR2_LT2_8                  (0x100UL << ADC_TR2_LT2_Pos)            /*!< 0x00000100 */
+#define ADC_TR2_LT2_9                  (0x200UL << ADC_TR2_LT2_Pos)            /*!< 0x00000200 */
+#define ADC_TR2_LT2_10                 (0x400UL << ADC_TR2_LT2_Pos)            /*!< 0x00000400 */
+#define ADC_TR2_LT2_11                 (0x800UL << ADC_TR2_LT2_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR2_HT2_Pos                (16U)
+#define ADC_TR2_HT2_Msk                (0xFFFUL << ADC_TR2_HT2_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR2_HT2                    ADC_TR2_HT2_Msk                         /*!< ADC analog watchdog 2 threshold high */
+#define ADC_TR2_HT2_0                  (0x001UL << ADC_TR2_HT2_Pos)            /*!< 0x00010000 */
+#define ADC_TR2_HT2_1                  (0x002UL << ADC_TR2_HT2_Pos)            /*!< 0x00020000 */
+#define ADC_TR2_HT2_2                  (0x004UL << ADC_TR2_HT2_Pos)            /*!< 0x00040000 */
+#define ADC_TR2_HT2_3                  (0x008UL << ADC_TR2_HT2_Pos)            /*!< 0x00080000 */
+#define ADC_TR2_HT2_4                  (0x010UL << ADC_TR2_HT2_Pos)            /*!< 0x00100000 */
+#define ADC_TR2_HT2_5                  (0x020UL << ADC_TR2_HT2_Pos)            /*!< 0x00200000 */
+#define ADC_TR2_HT2_6                  (0x040UL << ADC_TR2_HT2_Pos)            /*!< 0x00400000 */
+#define ADC_TR2_HT2_7                  (0x080UL << ADC_TR2_HT2_Pos)            /*!< 0x00800000 */
+#define ADC_TR2_HT2_8                  (0x100UL << ADC_TR2_HT2_Pos)            /*!< 0x01000000 */
+#define ADC_TR2_HT2_9                  (0x200UL << ADC_TR2_HT2_Pos)            /*!< 0x02000000 */
+#define ADC_TR2_HT2_10                 (0x400UL << ADC_TR2_HT2_Pos)            /*!< 0x04000000 */
+#define ADC_TR2_HT2_11                 (0x800UL << ADC_TR2_HT2_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_CHSELR register  ****************/
+#define ADC_CHSELR_CHSEL_Pos           (0U)
+#define ADC_CHSELR_CHSEL_Msk           (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos)     /*!< 0x0007FFFF */
+#define ADC_CHSELR_CHSEL               ADC_CHSELR_CHSEL_Msk                    /*!< ADC group regular sequencer channels, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL18_Pos         (18U)
+#define ADC_CHSELR_CHSEL18_Msk         (0x1UL << ADC_CHSELR_CHSEL18_Pos)       /*!< 0x00040000 */
+#define ADC_CHSELR_CHSEL18             ADC_CHSELR_CHSEL18_Msk                  /*!< ADC group regular sequencer channel 18, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL17_Pos         (17U)
+#define ADC_CHSELR_CHSEL17_Msk         (0x1UL << ADC_CHSELR_CHSEL17_Pos)       /*!< 0x00020000 */
+#define ADC_CHSELR_CHSEL17             ADC_CHSELR_CHSEL17_Msk                  /*!< ADC group regular sequencer channel 17, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL16_Pos         (16U)
+#define ADC_CHSELR_CHSEL16_Msk         (0x1UL << ADC_CHSELR_CHSEL16_Pos)       /*!< 0x00010000 */
+#define ADC_CHSELR_CHSEL16             ADC_CHSELR_CHSEL16_Msk                  /*!< ADC group regular sequencer channel 16, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL15_Pos         (15U)
+#define ADC_CHSELR_CHSEL15_Msk         (0x1UL << ADC_CHSELR_CHSEL15_Pos)       /*!< 0x00008000 */
+#define ADC_CHSELR_CHSEL15             ADC_CHSELR_CHSEL15_Msk                  /*!< ADC group regular sequencer channel 15, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL14_Pos         (14U)
+#define ADC_CHSELR_CHSEL14_Msk         (0x1UL << ADC_CHSELR_CHSEL14_Pos)       /*!< 0x00004000 */
+#define ADC_CHSELR_CHSEL14             ADC_CHSELR_CHSEL14_Msk                  /*!< ADC group regular sequencer channel 14, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL13_Pos         (13U)
+#define ADC_CHSELR_CHSEL13_Msk         (0x1UL << ADC_CHSELR_CHSEL13_Pos)       /*!< 0x00002000 */
+#define ADC_CHSELR_CHSEL13             ADC_CHSELR_CHSEL13_Msk                  /*!< ADC group regular sequencer channel 13, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL12_Pos         (12U)
+#define ADC_CHSELR_CHSEL12_Msk         (0x1UL << ADC_CHSELR_CHSEL12_Pos)       /*!< 0x00001000 */
+#define ADC_CHSELR_CHSEL12             ADC_CHSELR_CHSEL12_Msk                  /*!< ADC group regular sequencer channel 12, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL11_Pos         (11U)
+#define ADC_CHSELR_CHSEL11_Msk         (0x1UL << ADC_CHSELR_CHSEL11_Pos)       /*!< 0x00000800 */
+#define ADC_CHSELR_CHSEL11             ADC_CHSELR_CHSEL11_Msk                  /*!< ADC group regular sequencer channel 11, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL10_Pos         (10U)
+#define ADC_CHSELR_CHSEL10_Msk         (0x1UL << ADC_CHSELR_CHSEL10_Pos)       /*!< 0x00000400 */
+#define ADC_CHSELR_CHSEL10             ADC_CHSELR_CHSEL10_Msk                  /*!< ADC group regular sequencer channel 10, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL9_Pos          (9U)
+#define ADC_CHSELR_CHSEL9_Msk          (0x1UL << ADC_CHSELR_CHSEL9_Pos)        /*!< 0x00000200 */
+#define ADC_CHSELR_CHSEL9              ADC_CHSELR_CHSEL9_Msk                   /*!< ADC group regular sequencer channel 9, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL8_Pos          (8U)
+#define ADC_CHSELR_CHSEL8_Msk          (0x1UL << ADC_CHSELR_CHSEL8_Pos)        /*!< 0x00000100 */
+#define ADC_CHSELR_CHSEL8              ADC_CHSELR_CHSEL8_Msk                   /*!< ADC group regular sequencer channel 8, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL7_Pos          (7U)
+#define ADC_CHSELR_CHSEL7_Msk          (0x1UL << ADC_CHSELR_CHSEL7_Pos)        /*!< 0x00000080 */
+#define ADC_CHSELR_CHSEL7              ADC_CHSELR_CHSEL7_Msk                   /*!< ADC group regular sequencer channel 7, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL6_Pos          (6U)
+#define ADC_CHSELR_CHSEL6_Msk          (0x1UL << ADC_CHSELR_CHSEL6_Pos)        /*!< 0x00000040 */
+#define ADC_CHSELR_CHSEL6              ADC_CHSELR_CHSEL6_Msk                   /*!< ADC group regular sequencer channel 6, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL5_Pos          (5U)
+#define ADC_CHSELR_CHSEL5_Msk          (0x1UL << ADC_CHSELR_CHSEL5_Pos)        /*!< 0x00000020 */
+#define ADC_CHSELR_CHSEL5              ADC_CHSELR_CHSEL5_Msk                   /*!< ADC group regular sequencer channel 5, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL4_Pos          (4U)
+#define ADC_CHSELR_CHSEL4_Msk          (0x1UL << ADC_CHSELR_CHSEL4_Pos)        /*!< 0x00000010 */
+#define ADC_CHSELR_CHSEL4              ADC_CHSELR_CHSEL4_Msk                   /*!< ADC group regular sequencer channel 4, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL3_Pos          (3U)
+#define ADC_CHSELR_CHSEL3_Msk          (0x1UL << ADC_CHSELR_CHSEL3_Pos)        /*!< 0x00000008 */
+#define ADC_CHSELR_CHSEL3              ADC_CHSELR_CHSEL3_Msk                   /*!< ADC group regular sequencer channel 3, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL2_Pos          (2U)
+#define ADC_CHSELR_CHSEL2_Msk          (0x1UL << ADC_CHSELR_CHSEL2_Pos)        /*!< 0x00000004 */
+#define ADC_CHSELR_CHSEL2              ADC_CHSELR_CHSEL2_Msk                   /*!< ADC group regular sequencer channel 2, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL1_Pos          (1U)
+#define ADC_CHSELR_CHSEL1_Msk          (0x1UL << ADC_CHSELR_CHSEL1_Pos)        /*!< 0x00000002 */
+#define ADC_CHSELR_CHSEL1              ADC_CHSELR_CHSEL1_Msk                   /*!< ADC group regular sequencer channel 1, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL0_Pos          (0U)
+#define ADC_CHSELR_CHSEL0_Msk          (0x1UL << ADC_CHSELR_CHSEL0_Pos)        /*!< 0x00000001 */
+#define ADC_CHSELR_CHSEL0              ADC_CHSELR_CHSEL0_Msk                   /*!< ADC group regular sequencer channel 0, available when ADC_CFGR1_CHSELRMOD is reset */
+
+#define ADC_CHSELR_SQ_ALL_Pos          (0U)
+#define ADC_CHSELR_SQ_ALL_Msk          (0xFFFFFFFFUL << ADC_CHSELR_SQ_ALL_Pos) /*!< 0xFFFFFFFF */
+#define ADC_CHSELR_SQ_ALL              ADC_CHSELR_SQ_ALL_Msk                   /*!< ADC group regular sequencer all ranks, available when ADC_CFGR1_CHSELRMOD is set */
+
+#define ADC_CHSELR_SQ8_Pos             (28U)
+#define ADC_CHSELR_SQ8_Msk             (0xFUL << ADC_CHSELR_SQ8_Pos)           /*!< 0xF0000000 */
+#define ADC_CHSELR_SQ8                 ADC_CHSELR_SQ8_Msk                      /*!< ADC group regular sequencer rank 8, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ8_0               (0x1UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x10000000 */
+#define ADC_CHSELR_SQ8_1               (0x2UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x20000000 */
+#define ADC_CHSELR_SQ8_2               (0x4UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x40000000 */
+#define ADC_CHSELR_SQ8_3               (0x8UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x80000000 */
+
+#define ADC_CHSELR_SQ7_Pos             (24U)
+#define ADC_CHSELR_SQ7_Msk             (0xFUL << ADC_CHSELR_SQ7_Pos)           /*!< 0x0F000000 */
+#define ADC_CHSELR_SQ7                 ADC_CHSELR_SQ7_Msk                      /*!< ADC group regular sequencer rank 7, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ7_0               (0x1UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x01000000 */
+#define ADC_CHSELR_SQ7_1               (0x2UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x02000000 */
+#define ADC_CHSELR_SQ7_2               (0x4UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x04000000 */
+#define ADC_CHSELR_SQ7_3               (0x8UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x08000000 */
+
+#define ADC_CHSELR_SQ6_Pos             (20U)
+#define ADC_CHSELR_SQ6_Msk             (0xFUL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00F00000 */
+#define ADC_CHSELR_SQ6                 ADC_CHSELR_SQ6_Msk                      /*!< ADC group regular sequencer rank 6, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ6_0               (0x1UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00100000 */
+#define ADC_CHSELR_SQ6_1               (0x2UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00200000 */
+#define ADC_CHSELR_SQ6_2               (0x4UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00400000 */
+#define ADC_CHSELR_SQ6_3               (0x8UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00800000 */
+
+#define ADC_CHSELR_SQ5_Pos             (16U)
+#define ADC_CHSELR_SQ5_Msk             (0xFUL << ADC_CHSELR_SQ5_Pos)           /*!< 0x000F0000 */
+#define ADC_CHSELR_SQ5                 ADC_CHSELR_SQ5_Msk                      /*!< ADC group regular sequencer rank 5, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ5_0               (0x1UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00010000 */
+#define ADC_CHSELR_SQ5_1               (0x2UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00020000 */
+#define ADC_CHSELR_SQ5_2               (0x4UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00040000 */
+#define ADC_CHSELR_SQ5_3               (0x8UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00080000 */
+
+#define ADC_CHSELR_SQ4_Pos             (12U)
+#define ADC_CHSELR_SQ4_Msk             (0xFUL << ADC_CHSELR_SQ4_Pos)           /*!< 0x0000F000 */
+#define ADC_CHSELR_SQ4                 ADC_CHSELR_SQ4_Msk                      /*!< ADC group regular sequencer rank 4, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ4_0               (0x1UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00001000 */
+#define ADC_CHSELR_SQ4_1               (0x2UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00002000 */
+#define ADC_CHSELR_SQ4_2               (0x4UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00004000 */
+#define ADC_CHSELR_SQ4_3               (0x8UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00008000 */
+
+#define ADC_CHSELR_SQ3_Pos             (8U)
+#define ADC_CHSELR_SQ3_Msk             (0xFUL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000F00 */
+#define ADC_CHSELR_SQ3                 ADC_CHSELR_SQ3_Msk                      /*!< ADC group regular sequencer rank 3, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ3_0               (0x1UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000100 */
+#define ADC_CHSELR_SQ3_1               (0x2UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000200 */
+#define ADC_CHSELR_SQ3_2               (0x4UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000400 */
+#define ADC_CHSELR_SQ3_3               (0x8UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000800 */
+
+#define ADC_CHSELR_SQ2_Pos             (4U)
+#define ADC_CHSELR_SQ2_Msk             (0xFUL << ADC_CHSELR_SQ2_Pos)           /*!< 0x000000F0 */
+#define ADC_CHSELR_SQ2                 ADC_CHSELR_SQ2_Msk                      /*!< ADC group regular sequencer rank 2, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ2_0               (0x1UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000010 */
+#define ADC_CHSELR_SQ2_1               (0x2UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000020 */
+#define ADC_CHSELR_SQ2_2               (0x4UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000040 */
+#define ADC_CHSELR_SQ2_3               (0x8UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000080 */
+
+#define ADC_CHSELR_SQ1_Pos             (0U)
+#define ADC_CHSELR_SQ1_Msk             (0xFUL << ADC_CHSELR_SQ1_Pos)           /*!< 0x0000000F */
+#define ADC_CHSELR_SQ1                 ADC_CHSELR_SQ1_Msk                      /*!< ADC group regular sequencer rank 1, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ1_0               (0x1UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000001 */
+#define ADC_CHSELR_SQ1_1               (0x2UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000002 */
+#define ADC_CHSELR_SQ1_2               (0x4UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000004 */
+#define ADC_CHSELR_SQ1_3               (0x8UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000008 */
+
+/********************  Bit definition for ADC_TR3 register  *******************/
+#define ADC_TR3_LT3_Pos                (0U)
+#define ADC_TR3_LT3_Msk                (0xFFFUL << ADC_TR3_LT3_Pos)            /*!< 0x00000FFF */
+#define ADC_TR3_LT3                    ADC_TR3_LT3_Msk                         /*!< ADC analog watchdog 3 threshold low */
+#define ADC_TR3_LT3_0                  (0x001UL << ADC_TR3_LT3_Pos)            /*!< 0x00000001 */
+#define ADC_TR3_LT3_1                  (0x002UL << ADC_TR3_LT3_Pos)            /*!< 0x00000002 */
+#define ADC_TR3_LT3_2                  (0x004UL << ADC_TR3_LT3_Pos)            /*!< 0x00000004 */
+#define ADC_TR3_LT3_3                  (0x008UL << ADC_TR3_LT3_Pos)            /*!< 0x00000008 */
+#define ADC_TR3_LT3_4                  (0x010UL << ADC_TR3_LT3_Pos)            /*!< 0x00000010 */
+#define ADC_TR3_LT3_5                  (0x020UL << ADC_TR3_LT3_Pos)            /*!< 0x00000020 */
+#define ADC_TR3_LT3_6                  (0x040UL << ADC_TR3_LT3_Pos)            /*!< 0x00000040 */
+#define ADC_TR3_LT3_7                  (0x080UL << ADC_TR3_LT3_Pos)            /*!< 0x00000080 */
+#define ADC_TR3_LT3_8                  (0x100UL << ADC_TR3_LT3_Pos)            /*!< 0x00000100 */
+#define ADC_TR3_LT3_9                  (0x200UL << ADC_TR3_LT3_Pos)            /*!< 0x00000200 */
+#define ADC_TR3_LT3_10                 (0x400UL << ADC_TR3_LT3_Pos)            /*!< 0x00000400 */
+#define ADC_TR3_LT3_11                 (0x800UL << ADC_TR3_LT3_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR3_HT3_Pos                (16U)
+#define ADC_TR3_HT3_Msk                (0xFFFUL << ADC_TR3_HT3_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR3_HT3                    ADC_TR3_HT3_Msk                         /*!< ADC analog watchdog 3 threshold high */
+#define ADC_TR3_HT3_0                  (0x001UL << ADC_TR3_HT3_Pos)            /*!< 0x00010000 */
+#define ADC_TR3_HT3_1                  (0x002UL << ADC_TR3_HT3_Pos)            /*!< 0x00020000 */
+#define ADC_TR3_HT3_2                  (0x004UL << ADC_TR3_HT3_Pos)            /*!< 0x00040000 */
+#define ADC_TR3_HT3_3                  (0x008UL << ADC_TR3_HT3_Pos)            /*!< 0x00080000 */
+#define ADC_TR3_HT3_4                  (0x010UL << ADC_TR3_HT3_Pos)            /*!< 0x00100000 */
+#define ADC_TR3_HT3_5                  (0x020UL << ADC_TR3_HT3_Pos)            /*!< 0x00200000 */
+#define ADC_TR3_HT3_6                  (0x040UL << ADC_TR3_HT3_Pos)            /*!< 0x00400000 */
+#define ADC_TR3_HT3_7                  (0x080UL << ADC_TR3_HT3_Pos)            /*!< 0x00800000 */
+#define ADC_TR3_HT3_8                  (0x100UL << ADC_TR3_HT3_Pos)            /*!< 0x01000000 */
+#define ADC_TR3_HT3_9                  (0x200UL << ADC_TR3_HT3_Pos)            /*!< 0x02000000 */
+#define ADC_TR3_HT3_10                 (0x400UL << ADC_TR3_HT3_Pos)            /*!< 0x04000000 */
+#define ADC_TR3_HT3_11                 (0x800UL << ADC_TR3_HT3_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_DR register  ********************/
+#define ADC_DR_DATA_Pos                (0U)
+#define ADC_DR_DATA_Msk                (0xFFFFUL << ADC_DR_DATA_Pos)           /*!< 0x0000FFFF */
+#define ADC_DR_DATA                    ADC_DR_DATA_Msk                         /*!< ADC group regular conversion data */
+#define ADC_DR_DATA_0                  (0x0001UL << ADC_DR_DATA_Pos)           /*!< 0x00000001 */
+#define ADC_DR_DATA_1                  (0x0002UL << ADC_DR_DATA_Pos)           /*!< 0x00000002 */
+#define ADC_DR_DATA_2                  (0x0004UL << ADC_DR_DATA_Pos)           /*!< 0x00000004 */
+#define ADC_DR_DATA_3                  (0x0008UL << ADC_DR_DATA_Pos)           /*!< 0x00000008 */
+#define ADC_DR_DATA_4                  (0x0010UL << ADC_DR_DATA_Pos)           /*!< 0x00000010 */
+#define ADC_DR_DATA_5                  (0x0020UL << ADC_DR_DATA_Pos)           /*!< 0x00000020 */
+#define ADC_DR_DATA_6                  (0x0040UL << ADC_DR_DATA_Pos)           /*!< 0x00000040 */
+#define ADC_DR_DATA_7                  (0x0080UL << ADC_DR_DATA_Pos)           /*!< 0x00000080 */
+#define ADC_DR_DATA_8                  (0x0100UL << ADC_DR_DATA_Pos)           /*!< 0x00000100 */
+#define ADC_DR_DATA_9                  (0x0200UL << ADC_DR_DATA_Pos)           /*!< 0x00000200 */
+#define ADC_DR_DATA_10                 (0x0400UL << ADC_DR_DATA_Pos)           /*!< 0x00000400 */
+#define ADC_DR_DATA_11                 (0x0800UL << ADC_DR_DATA_Pos)           /*!< 0x00000800 */
+#define ADC_DR_DATA_12                 (0x1000UL << ADC_DR_DATA_Pos)           /*!< 0x00001000 */
+#define ADC_DR_DATA_13                 (0x2000UL << ADC_DR_DATA_Pos)           /*!< 0x00002000 */
+#define ADC_DR_DATA_14                 (0x4000UL << ADC_DR_DATA_Pos)           /*!< 0x00004000 */
+#define ADC_DR_DATA_15                 (0x8000UL << ADC_DR_DATA_Pos)           /*!< 0x00008000 */
+
+/********************  Bit definition for ADC_AWD2CR register  ****************/
+#define ADC_AWD2CR_AWD2CH_Pos          (0U)
+#define ADC_AWD2CR_AWD2CH_Msk          (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD2CR_AWD2CH              ADC_AWD2CR_AWD2CH_Msk                   /*!< ADC analog watchdog 2 monitored channel selection */
+#define ADC_AWD2CR_AWD2CH_0            (0x00001UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD2CR_AWD2CH_1            (0x00002UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD2CR_AWD2CH_2            (0x00004UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD2CR_AWD2CH_3            (0x00008UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD2CR_AWD2CH_4            (0x00010UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD2CR_AWD2CH_5            (0x00020UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD2CR_AWD2CH_6            (0x00040UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD2CR_AWD2CH_7            (0x00080UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD2CR_AWD2CH_8            (0x00100UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD2CR_AWD2CH_9            (0x00200UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD2CR_AWD2CH_10           (0x00400UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD2CR_AWD2CH_11           (0x00800UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD2CR_AWD2CH_12           (0x01000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD2CR_AWD2CH_13           (0x02000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD2CR_AWD2CH_14           (0x04000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD2CR_AWD2CH_15           (0x08000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD2CR_AWD2CH_16           (0x10000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD2CR_AWD2CH_17           (0x20000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD2CR_AWD2CH_18           (0x40000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_AWD3CR register  ****************/
+#define ADC_AWD3CR_AWD3CH_Pos          (0U)
+#define ADC_AWD3CR_AWD3CH_Msk          (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD3CR_AWD3CH              ADC_AWD3CR_AWD3CH_Msk                   /*!< ADC analog watchdog 3 monitored channel selection */
+#define ADC_AWD3CR_AWD3CH_0            (0x00001UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD3CR_AWD3CH_1            (0x00002UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD3CR_AWD3CH_2            (0x00004UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD3CR_AWD3CH_3            (0x00008UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD3CR_AWD3CH_4            (0x00010UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD3CR_AWD3CH_5            (0x00020UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD3CR_AWD3CH_6            (0x00040UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD3CR_AWD3CH_7            (0x00080UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD3CR_AWD3CH_8            (0x00100UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD3CR_AWD3CH_9            (0x00200UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD3CR_AWD3CH_10           (0x00400UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD3CR_AWD3CH_11           (0x00800UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD3CR_AWD3CH_12           (0x01000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD3CR_AWD3CH_13           (0x02000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD3CR_AWD3CH_14           (0x04000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD3CR_AWD3CH_15           (0x08000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD3CR_AWD3CH_16           (0x10000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD3CR_AWD3CH_17           (0x20000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD3CR_AWD3CH_18           (0x40000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_CALFACT register  ***************/
+#define ADC_CALFACT_CALFACT_Pos        (0U)
+#define ADC_CALFACT_CALFACT_Msk        (0x7FUL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x0000007F */
+#define ADC_CALFACT_CALFACT            ADC_CALFACT_CALFACT_Msk                 /*!< ADC calibration factor in single-ended mode */
+#define ADC_CALFACT_CALFACT_0          (0x01UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000001 */
+#define ADC_CALFACT_CALFACT_1          (0x02UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000002 */
+#define ADC_CALFACT_CALFACT_2          (0x04UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000004 */
+#define ADC_CALFACT_CALFACT_3          (0x08UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000008 */
+#define ADC_CALFACT_CALFACT_4          (0x10UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000010 */
+#define ADC_CALFACT_CALFACT_5          (0x20UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000020 */
+#define ADC_CALFACT_CALFACT_6          (0x40UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000040 */
+
+/*************************  ADC Common registers  *****************************/
+/********************  Bit definition for ADC_CCR register  *******************/
+#define ADC_CCR_PRESC_Pos              (18U)
+#define ADC_CCR_PRESC_Msk              (0xFUL << ADC_CCR_PRESC_Pos)            /*!< 0x003C0000 */
+#define ADC_CCR_PRESC                  ADC_CCR_PRESC_Msk                       /*!< ADC common clock prescaler, only for clock source asynchronous */
+#define ADC_CCR_PRESC_0                (0x1UL << ADC_CCR_PRESC_Pos)            /*!< 0x00040000 */
+#define ADC_CCR_PRESC_1                (0x2UL << ADC_CCR_PRESC_Pos)            /*!< 0x00080000 */
+#define ADC_CCR_PRESC_2                (0x4UL << ADC_CCR_PRESC_Pos)            /*!< 0x00100000 */
+#define ADC_CCR_PRESC_3                (0x8UL << ADC_CCR_PRESC_Pos)            /*!< 0x00200000 */
+
+#define ADC_CCR_VREFEN_Pos             (22U)
+#define ADC_CCR_VREFEN_Msk             (0x1UL << ADC_CCR_VREFEN_Pos)           /*!< 0x00400000 */
+#define ADC_CCR_VREFEN                 ADC_CCR_VREFEN_Msk                      /*!< ADC internal path to VrefInt enable */
+#define ADC_CCR_TSEN_Pos               (23U)
+#define ADC_CCR_TSEN_Msk               (0x1UL << ADC_CCR_TSEN_Pos)             /*!< 0x00800000 */
+#define ADC_CCR_TSEN                   ADC_CCR_TSEN_Msk                        /*!< ADC internal path to temperature sensor enable */
+#define ADC_CCR_VBATEN_Pos             (24U)
+#define ADC_CCR_VBATEN_Msk             (0x1UL << ADC_CCR_VBATEN_Pos)           /*!< 0x01000000 */
+#define ADC_CCR_VBATEN                 ADC_CCR_VBATEN_Msk                      /*!< ADC internal path to battery voltage enable */
+
+/* Legacy */
+#define ADC_CCR_LFMEN_Pos              (25U)
+#define ADC_CCR_LFMEN_Msk              (0x1UL << ADC_CCR_LFMEN_Pos)            /*!< 0x02000000 */
+#define ADC_CCR_LFMEN                  ADC_CCR_LFMEN_Msk                       /*!< Legacy feature, useless on STM32G0 (ADC common clock low frequency mode is automatically managed by ADC peripheral on STM32G0) */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                          CRC calculation unit                              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for CRC_DR register  *********************/
+#define CRC_DR_DR_Pos            (0U)
+#define CRC_DR_DR_Msk            (0xFFFFFFFFUL << CRC_DR_DR_Pos)                /*!< 0xFFFFFFFF */
+#define CRC_DR_DR                CRC_DR_DR_Msk                                  /*!< Data register bits */
+
+/*******************  Bit definition for CRC_IDR register  ********************/
+#define CRC_IDR_IDR_Pos          (0U)
+#define CRC_IDR_IDR_Msk          (0xFFFFFFFFUL << CRC_IDR_IDR_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_IDR_IDR              CRC_IDR_IDR_Msk                                /*!< General-purpose 32-bits data register bits */
+
+/********************  Bit definition for CRC_CR register  ********************/
+#define CRC_CR_RESET_Pos         (0U)
+#define CRC_CR_RESET_Msk         (0x1UL << CRC_CR_RESET_Pos)                    /*!< 0x00000001 */
+#define CRC_CR_RESET             CRC_CR_RESET_Msk                               /*!< RESET the CRC computation unit bit */
+#define CRC_CR_POLYSIZE_Pos      (3U)
+#define CRC_CR_POLYSIZE_Msk      (0x3UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000018 */
+#define CRC_CR_POLYSIZE          CRC_CR_POLYSIZE_Msk                            /*!< Polynomial size bits */
+#define CRC_CR_POLYSIZE_0        (0x1UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000008 */
+#define CRC_CR_POLYSIZE_1        (0x2UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000010 */
+#define CRC_CR_REV_IN_Pos        (5U)
+#define CRC_CR_REV_IN_Msk        (0x3UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000060 */
+#define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                              /*!< REV_IN Reverse Input Data bits */
+#define CRC_CR_REV_IN_0          (0x1UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000020 */
+#define CRC_CR_REV_IN_1          (0x2UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000040 */
+#define CRC_CR_REV_OUT_Pos       (7U)
+#define CRC_CR_REV_OUT_Msk       (0x1UL << CRC_CR_REV_OUT_Pos)                  /*!< 0x00000080 */
+#define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                             /*!< REV_OUT Reverse Output Data bits */
+
+/*******************  Bit definition for CRC_INIT register  *******************/
+#define CRC_INIT_INIT_Pos        (0U)
+#define CRC_INIT_INIT_Msk        (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)            /*!< 0xFFFFFFFF */
+#define CRC_INIT_INIT            CRC_INIT_INIT_Msk                              /*!< Initial CRC value bits */
+
+/*******************  Bit definition for CRC_POL register  ********************/
+#define CRC_POL_POL_Pos          (0U)
+#define CRC_POL_POL_Msk          (0xFFFFFFFFUL << CRC_POL_POL_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_POL_POL              CRC_POL_POL_Msk                                /*!< Coefficients of the polynomial */
+
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 Debug MCU                                  */
+/*                                                                            */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                           DMA Controller (DMA)                             */
+/*                                                                            */
+/******************************************************************************/
+
+/*******************  Bit definition for DMA_ISR register  ********************/
+#define DMA_ISR_GIF1_Pos       (0U)
+#define DMA_ISR_GIF1_Msk       (0x1UL << DMA_ISR_GIF1_Pos)                     /*!< 0x00000001 */
+#define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                /*!< Channel 1 Global interrupt flag */
+#define DMA_ISR_TCIF1_Pos      (1U)
+#define DMA_ISR_TCIF1_Msk      (0x1UL << DMA_ISR_TCIF1_Pos)                    /*!< 0x00000002 */
+#define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               /*!< Channel 1 Transfer Complete flag */
+#define DMA_ISR_HTIF1_Pos      (2U)
+#define DMA_ISR_HTIF1_Msk      (0x1UL << DMA_ISR_HTIF1_Pos)                    /*!< 0x00000004 */
+#define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               /*!< Channel 1 Half Transfer flag */
+#define DMA_ISR_TEIF1_Pos      (3U)
+#define DMA_ISR_TEIF1_Msk      (0x1UL << DMA_ISR_TEIF1_Pos)                    /*!< 0x00000008 */
+#define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               /*!< Channel 1 Transfer Error flag */
+#define DMA_ISR_GIF2_Pos       (4U)
+#define DMA_ISR_GIF2_Msk       (0x1UL << DMA_ISR_GIF2_Pos)                     /*!< 0x00000010 */
+#define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                /*!< Channel 2 Global interrupt flag */
+#define DMA_ISR_TCIF2_Pos      (5U)
+#define DMA_ISR_TCIF2_Msk      (0x1UL << DMA_ISR_TCIF2_Pos)                    /*!< 0x00000020 */
+#define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               /*!< Channel 2 Transfer Complete flag */
+#define DMA_ISR_HTIF2_Pos      (6U)
+#define DMA_ISR_HTIF2_Msk      (0x1UL << DMA_ISR_HTIF2_Pos)                    /*!< 0x00000040 */
+#define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               /*!< Channel 2 Half Transfer flag */
+#define DMA_ISR_TEIF2_Pos      (7U)
+#define DMA_ISR_TEIF2_Msk      (0x1UL << DMA_ISR_TEIF2_Pos)                    /*!< 0x00000080 */
+#define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               /*!< Channel 2 Transfer Error flag */
+#define DMA_ISR_GIF3_Pos       (8U)
+#define DMA_ISR_GIF3_Msk       (0x1UL << DMA_ISR_GIF3_Pos)                     /*!< 0x00000100 */
+#define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                /*!< Channel 3 Global interrupt flag */
+#define DMA_ISR_TCIF3_Pos      (9U)
+#define DMA_ISR_TCIF3_Msk      (0x1UL << DMA_ISR_TCIF3_Pos)                    /*!< 0x00000200 */
+#define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               /*!< Channel 3 Transfer Complete flag */
+#define DMA_ISR_HTIF3_Pos      (10U)
+#define DMA_ISR_HTIF3_Msk      (0x1UL << DMA_ISR_HTIF3_Pos)                    /*!< 0x00000400 */
+#define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               /*!< Channel 3 Half Transfer flag */
+#define DMA_ISR_TEIF3_Pos      (11U)
+#define DMA_ISR_TEIF3_Msk      (0x1UL << DMA_ISR_TEIF3_Pos)                    /*!< 0x00000800 */
+#define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               /*!< Channel 3 Transfer Error flag */
+#define DMA_ISR_GIF4_Pos       (12U)
+#define DMA_ISR_GIF4_Msk       (0x1UL << DMA_ISR_GIF4_Pos)                     /*!< 0x00001000 */
+#define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                /*!< Channel 4 Global interrupt flag */
+#define DMA_ISR_TCIF4_Pos      (13U)
+#define DMA_ISR_TCIF4_Msk      (0x1UL << DMA_ISR_TCIF4_Pos)                    /*!< 0x00002000 */
+#define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               /*!< Channel 4 Transfer Complete flag */
+#define DMA_ISR_HTIF4_Pos      (14U)
+#define DMA_ISR_HTIF4_Msk      (0x1UL << DMA_ISR_HTIF4_Pos)                    /*!< 0x00004000 */
+#define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               /*!< Channel 4 Half Transfer flag */
+#define DMA_ISR_TEIF4_Pos      (15U)
+#define DMA_ISR_TEIF4_Msk      (0x1UL << DMA_ISR_TEIF4_Pos)                    /*!< 0x00008000 */
+#define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               /*!< Channel 4 Transfer Error flag */
+#define DMA_ISR_GIF5_Pos       (16U)
+#define DMA_ISR_GIF5_Msk       (0x1UL << DMA_ISR_GIF5_Pos)                     /*!< 0x00010000 */
+#define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                /*!< Channel 5 Global interrupt flag */
+#define DMA_ISR_TCIF5_Pos      (17U)
+#define DMA_ISR_TCIF5_Msk      (0x1UL << DMA_ISR_TCIF5_Pos)                    /*!< 0x00020000 */
+#define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               /*!< Channel 5 Transfer Complete flag */
+#define DMA_ISR_HTIF5_Pos      (18U)
+#define DMA_ISR_HTIF5_Msk      (0x1UL << DMA_ISR_HTIF5_Pos)                    /*!< 0x00040000 */
+#define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               /*!< Channel 5 Half Transfer flag */
+#define DMA_ISR_TEIF5_Pos      (19U)
+#define DMA_ISR_TEIF5_Msk      (0x1UL << DMA_ISR_TEIF5_Pos)                    /*!< 0x00080000 */
+#define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               /*!< Channel 5 Transfer Error flag */
+#define DMA_ISR_GIF6_Pos       (20U)
+#define DMA_ISR_GIF6_Msk       (0x1UL << DMA_ISR_GIF6_Pos)                     /*!< 0x00100000 */
+#define DMA_ISR_GIF6           DMA_ISR_GIF6_Msk                                /*!< Channel 6 Global interrupt flag */
+#define DMA_ISR_TCIF6_Pos      (21U)
+#define DMA_ISR_TCIF6_Msk      (0x1UL << DMA_ISR_TCIF6_Pos)                    /*!< 0x00200000 */
+#define DMA_ISR_TCIF6          DMA_ISR_TCIF6_Msk                               /*!< Channel 6 Transfer Complete flag */
+#define DMA_ISR_HTIF6_Pos      (22U)
+#define DMA_ISR_HTIF6_Msk      (0x1UL << DMA_ISR_HTIF6_Pos)                    /*!< 0x00400000 */
+#define DMA_ISR_HTIF6          DMA_ISR_HTIF6_Msk                               /*!< Channel 6 Half Transfer flag */
+#define DMA_ISR_TEIF6_Pos      (23U)
+#define DMA_ISR_TEIF6_Msk      (0x1UL << DMA_ISR_TEIF6_Pos)                    /*!< 0x00800000 */
+#define DMA_ISR_TEIF6          DMA_ISR_TEIF6_Msk                               /*!< Channel 6 Transfer Error flag */
+#define DMA_ISR_GIF7_Pos       (24U)
+#define DMA_ISR_GIF7_Msk       (0x1UL << DMA_ISR_GIF7_Pos)                     /*!< 0x01000000 */
+#define DMA_ISR_GIF7           DMA_ISR_GIF7_Msk                                /*!< Channel 7 Global interrupt flag */
+#define DMA_ISR_TCIF7_Pos      (25U)
+#define DMA_ISR_TCIF7_Msk      (0x1UL << DMA_ISR_TCIF7_Pos)                    /*!< 0x02000000 */
+#define DMA_ISR_TCIF7          DMA_ISR_TCIF7_Msk                               /*!< Channel 7 Transfer Complete flag */
+#define DMA_ISR_HTIF7_Pos      (26U)
+#define DMA_ISR_HTIF7_Msk      (0x1UL << DMA_ISR_HTIF7_Pos)                    /*!< 0x04000000 */
+#define DMA_ISR_HTIF7          DMA_ISR_HTIF7_Msk                               /*!< Channel 7 Half Transfer flag */
+#define DMA_ISR_TEIF7_Pos      (27U)
+#define DMA_ISR_TEIF7_Msk      (0x1UL << DMA_ISR_TEIF7_Pos)                    /*!< 0x08000000 */
+#define DMA_ISR_TEIF7          DMA_ISR_TEIF7_Msk                               /*!< Channel 7 Transfer Error flag */
+
+/*******************  Bit definition for DMA_IFCR register  *******************/
+#define DMA_IFCR_CGIF1_Pos     (0U)
+#define DMA_IFCR_CGIF1_Msk     (0x1UL << DMA_IFCR_CGIF1_Pos)                   /*!< 0x00000001 */
+#define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              /*!< Channel 1 Global interrupt clearr */
+#define DMA_IFCR_CTCIF1_Pos    (1U)
+#define DMA_IFCR_CTCIF1_Msk    (0x1UL << DMA_IFCR_CTCIF1_Pos)                  /*!< 0x00000002 */
+#define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             /*!< Channel 1 Transfer Complete clear */
+#define DMA_IFCR_CHTIF1_Pos    (2U)
+#define DMA_IFCR_CHTIF1_Msk    (0x1UL << DMA_IFCR_CHTIF1_Pos)                  /*!< 0x00000004 */
+#define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             /*!< Channel 1 Half Transfer clear */
+#define DMA_IFCR_CTEIF1_Pos    (3U)
+#define DMA_IFCR_CTEIF1_Msk    (0x1UL << DMA_IFCR_CTEIF1_Pos)                  /*!< 0x00000008 */
+#define DMA_IFCR_CTEIF1        DMA_IFCR_CTEIF1_Msk                             /*!< Channel 1 Transfer Error clear */
+#define DMA_IFCR_CGIF2_Pos     (4U)
+#define DMA_IFCR_CGIF2_Msk     (0x1UL << DMA_IFCR_CGIF2_Pos)                   /*!< 0x00000010 */
+#define DMA_IFCR_CGIF2         DMA_IFCR_CGIF2_Msk                              /*!< Channel 2 Global interrupt clear */
+#define DMA_IFCR_CTCIF2_Pos    (5U)
+#define DMA_IFCR_CTCIF2_Msk    (0x1UL << DMA_IFCR_CTCIF2_Pos)                  /*!< 0x00000020 */
+#define DMA_IFCR_CTCIF2        DMA_IFCR_CTCIF2_Msk                             /*!< Channel 2 Transfer Complete clear */
+#define DMA_IFCR_CHTIF2_Pos    (6U)
+#define DMA_IFCR_CHTIF2_Msk    (0x1UL << DMA_IFCR_CHTIF2_Pos)                  /*!< 0x00000040 */
+#define DMA_IFCR_CHTIF2        DMA_IFCR_CHTIF2_Msk                             /*!< Channel 2 Half Transfer clear */
+#define DMA_IFCR_CTEIF2_Pos    (7U)
+#define DMA_IFCR_CTEIF2_Msk    (0x1UL << DMA_IFCR_CTEIF2_Pos)                  /*!< 0x00000080 */
+#define DMA_IFCR_CTEIF2        DMA_IFCR_CTEIF2_Msk                             /*!< Channel 2 Transfer Error clear */
+#define DMA_IFCR_CGIF3_Pos     (8U)
+#define DMA_IFCR_CGIF3_Msk     (0x1UL << DMA_IFCR_CGIF3_Pos)                   /*!< 0x00000100 */
+#define DMA_IFCR_CGIF3         DMA_IFCR_CGIF3_Msk                              /*!< Channel 3 Global interrupt clear */
+#define DMA_IFCR_CTCIF3_Pos    (9U)
+#define DMA_IFCR_CTCIF3_Msk    (0x1UL << DMA_IFCR_CTCIF3_Pos)                  /*!< 0x00000200 */
+#define DMA_IFCR_CTCIF3        DMA_IFCR_CTCIF3_Msk                             /*!< Channel 3 Transfer Complete clear */
+#define DMA_IFCR_CHTIF3_Pos    (10U)
+#define DMA_IFCR_CHTIF3_Msk    (0x1UL << DMA_IFCR_CHTIF3_Pos)                  /*!< 0x00000400 */
+#define DMA_IFCR_CHTIF3        DMA_IFCR_CHTIF3_Msk                             /*!< Channel 3 Half Transfer clear */
+#define DMA_IFCR_CTEIF3_Pos    (11U)
+#define DMA_IFCR_CTEIF3_Msk    (0x1UL << DMA_IFCR_CTEIF3_Pos)                  /*!< 0x00000800 */
+#define DMA_IFCR_CTEIF3        DMA_IFCR_CTEIF3_Msk                             /*!< Channel 3 Transfer Error clear */
+#define DMA_IFCR_CGIF4_Pos     (12U)
+#define DMA_IFCR_CGIF4_Msk     (0x1UL << DMA_IFCR_CGIF4_Pos)                   /*!< 0x00001000 */
+#define DMA_IFCR_CGIF4         DMA_IFCR_CGIF4_Msk                              /*!< Channel 4 Global interrupt clear */
+#define DMA_IFCR_CTCIF4_Pos    (13U)
+#define DMA_IFCR_CTCIF4_Msk    (0x1UL << DMA_IFCR_CTCIF4_Pos)                  /*!< 0x00002000 */
+#define DMA_IFCR_CTCIF4        DMA_IFCR_CTCIF4_Msk                             /*!< Channel 4 Transfer Complete clear */
+#define DMA_IFCR_CHTIF4_Pos    (14U)
+#define DMA_IFCR_CHTIF4_Msk    (0x1UL << DMA_IFCR_CHTIF4_Pos)                  /*!< 0x00004000 */
+#define DMA_IFCR_CHTIF4        DMA_IFCR_CHTIF4_Msk                             /*!< Channel 4 Half Transfer clear */
+#define DMA_IFCR_CTEIF4_Pos    (15U)
+#define DMA_IFCR_CTEIF4_Msk    (0x1UL << DMA_IFCR_CTEIF4_Pos)                  /*!< 0x00008000 */
+#define DMA_IFCR_CTEIF4        DMA_IFCR_CTEIF4_Msk                             /*!< Channel 4 Transfer Error clear */
+#define DMA_IFCR_CGIF5_Pos     (16U)
+#define DMA_IFCR_CGIF5_Msk     (0x1UL << DMA_IFCR_CGIF5_Pos)                   /*!< 0x00010000 */
+#define DMA_IFCR_CGIF5         DMA_IFCR_CGIF5_Msk                              /*!< Channel 5 Global interrupt clear */
+#define DMA_IFCR_CTCIF5_Pos    (17U)
+#define DMA_IFCR_CTCIF5_Msk    (0x1UL << DMA_IFCR_CTCIF5_Pos)                  /*!< 0x00020000 */
+#define DMA_IFCR_CTCIF5        DMA_IFCR_CTCIF5_Msk                             /*!< Channel 5 Transfer Complete clear */
+#define DMA_IFCR_CHTIF5_Pos    (18U)
+#define DMA_IFCR_CHTIF5_Msk    (0x1UL << DMA_IFCR_CHTIF5_Pos)                  /*!< 0x00040000 */
+#define DMA_IFCR_CHTIF5        DMA_IFCR_CHTIF5_Msk                             /*!< Channel 5 Half Transfer clear */
+#define DMA_IFCR_CTEIF5_Pos    (19U)
+#define DMA_IFCR_CTEIF5_Msk    (0x1UL << DMA_IFCR_CTEIF5_Pos)                  /*!< 0x00080000 */
+#define DMA_IFCR_CTEIF5        DMA_IFCR_CTEIF5_Msk                             /*!< Channel 5 Transfer Error clear */
+#define DMA_IFCR_CGIF6_Pos     (20U)
+#define DMA_IFCR_CGIF6_Msk     (0x1UL << DMA_IFCR_CGIF6_Pos)                   /*!< 0x00100000 */
+#define DMA_IFCR_CGIF6         DMA_IFCR_CGIF6_Msk                              /*!< Channel 6 Global interrupt clear */
+#define DMA_IFCR_CTCIF6_Pos    (21U)
+#define DMA_IFCR_CTCIF6_Msk    (0x1UL << DMA_IFCR_CTCIF6_Pos)                  /*!< 0x00200000 */
+#define DMA_IFCR_CTCIF6        DMA_IFCR_CTCIF6_Msk                             /*!< Channel 6 Transfer Complete clear */
+#define DMA_IFCR_CHTIF6_Pos    (22U)
+#define DMA_IFCR_CHTIF6_Msk    (0x1UL << DMA_IFCR_CHTIF6_Pos)                  /*!< 0x00400000 */
+#define DMA_IFCR_CHTIF6        DMA_IFCR_CHTIF6_Msk                             /*!< Channel 6 Half Transfer clear */
+#define DMA_IFCR_CTEIF6_Pos    (23U)
+#define DMA_IFCR_CTEIF6_Msk    (0x1UL << DMA_IFCR_CTEIF6_Pos)                  /*!< 0x00800000 */
+#define DMA_IFCR_CTEIF6        DMA_IFCR_CTEIF6_Msk                             /*!< Channel 6 Transfer Error clear */
+#define DMA_IFCR_CGIF7_Pos     (24U)
+#define DMA_IFCR_CGIF7_Msk     (0x1UL << DMA_IFCR_CGIF7_Pos)                   /*!< 0x01000000 */
+#define DMA_IFCR_CGIF7         DMA_IFCR_CGIF7_Msk                              /*!< Channel 7 Global interrupt clear */
+#define DMA_IFCR_CTCIF7_Pos    (25U)
+#define DMA_IFCR_CTCIF7_Msk    (0x1UL << DMA_IFCR_CTCIF7_Pos)                  /*!< 0x02000000 */
+#define DMA_IFCR_CTCIF7        DMA_IFCR_CTCIF7_Msk                             /*!< Channel 7 Transfer Complete clear */
+#define DMA_IFCR_CHTIF7_Pos    (26U)
+#define DMA_IFCR_CHTIF7_Msk    (0x1UL << DMA_IFCR_CHTIF7_Pos)                  /*!< 0x04000000 */
+#define DMA_IFCR_CHTIF7        DMA_IFCR_CHTIF7_Msk                             /*!< Channel 7 Half Transfer clear */
+#define DMA_IFCR_CTEIF7_Pos    (27U)
+#define DMA_IFCR_CTEIF7_Msk    (0x1UL << DMA_IFCR_CTEIF7_Pos)                  /*!< 0x08000000 */
+#define DMA_IFCR_CTEIF7        DMA_IFCR_CTEIF7_Msk                             /*!< Channel 7 Transfer Error clear */
+
+/*******************  Bit definition for DMA_CCR register  ********************/
+#define DMA_CCR_EN_Pos         (0U)
+#define DMA_CCR_EN_Msk         (0x1UL << DMA_CCR_EN_Pos)                       /*!< 0x00000001 */
+#define DMA_CCR_EN             DMA_CCR_EN_Msk                                  /*!< Channel enable                      */
+#define DMA_CCR_TCIE_Pos       (1U)
+#define DMA_CCR_TCIE_Msk       (0x1UL << DMA_CCR_TCIE_Pos)                     /*!< 0x00000002 */
+#define DMA_CCR_TCIE           DMA_CCR_TCIE_Msk                                /*!< Transfer complete interrupt enable  */
+#define DMA_CCR_HTIE_Pos       (2U)
+#define DMA_CCR_HTIE_Msk       (0x1UL << DMA_CCR_HTIE_Pos)                     /*!< 0x00000004 */
+#define DMA_CCR_HTIE           DMA_CCR_HTIE_Msk                                /*!< Half Transfer interrupt enable      */
+#define DMA_CCR_TEIE_Pos       (3U)
+#define DMA_CCR_TEIE_Msk       (0x1UL << DMA_CCR_TEIE_Pos)                     /*!< 0x00000008 */
+#define DMA_CCR_TEIE           DMA_CCR_TEIE_Msk                                /*!< Transfer error interrupt enable     */
+#define DMA_CCR_DIR_Pos        (4U)
+#define DMA_CCR_DIR_Msk        (0x1UL << DMA_CCR_DIR_Pos)                      /*!< 0x00000010 */
+#define DMA_CCR_DIR            DMA_CCR_DIR_Msk                                 /*!< Data transfer direction             */
+#define DMA_CCR_CIRC_Pos       (5U)
+#define DMA_CCR_CIRC_Msk       (0x1UL << DMA_CCR_CIRC_Pos)                     /*!< 0x00000020 */
+#define DMA_CCR_CIRC           DMA_CCR_CIRC_Msk                                /*!< Circular mode                       */
+#define DMA_CCR_PINC_Pos       (6U)
+#define DMA_CCR_PINC_Msk       (0x1UL << DMA_CCR_PINC_Pos)                     /*!< 0x00000040 */
+#define DMA_CCR_PINC           DMA_CCR_PINC_Msk                                /*!< Peripheral increment mode           */
+#define DMA_CCR_MINC_Pos       (7U)
+#define DMA_CCR_MINC_Msk       (0x1UL << DMA_CCR_MINC_Pos)                     /*!< 0x00000080 */
+#define DMA_CCR_MINC           DMA_CCR_MINC_Msk                                /*!< Memory increment mode               */
+
+#define DMA_CCR_PSIZE_Pos      (8U)
+#define DMA_CCR_PSIZE_Msk      (0x3UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000300 */
+#define DMA_CCR_PSIZE          DMA_CCR_PSIZE_Msk                               /*!< PSIZE[1:0] bits (Peripheral size)   */
+#define DMA_CCR_PSIZE_0        (0x1UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000100 */
+#define DMA_CCR_PSIZE_1        (0x2UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000200 */
+
+#define DMA_CCR_MSIZE_Pos      (10U)
+#define DMA_CCR_MSIZE_Msk      (0x3UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000C00 */
+#define DMA_CCR_MSIZE          DMA_CCR_MSIZE_Msk                               /*!< MSIZE[1:0] bits (Memory size)       */
+#define DMA_CCR_MSIZE_0        (0x1UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000400 */
+#define DMA_CCR_MSIZE_1        (0x2UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000800 */
+
+#define DMA_CCR_PL_Pos         (12U)
+#define DMA_CCR_PL_Msk         (0x3UL << DMA_CCR_PL_Pos)                       /*!< 0x00003000 */
+#define DMA_CCR_PL             DMA_CCR_PL_Msk                                  /*!< PL[1:0] bits(Channel Priority level)*/
+#define DMA_CCR_PL_0           (0x1UL << DMA_CCR_PL_Pos)                       /*!< 0x00001000 */
+#define DMA_CCR_PL_1           (0x2UL << DMA_CCR_PL_Pos)                        /*!< 0x00002000 */
+
+#define DMA_CCR_MEM2MEM_Pos    (14U)
+#define DMA_CCR_MEM2MEM_Msk    (0x1UL << DMA_CCR_MEM2MEM_Pos)                  /*!< 0x00004000 */
+#define DMA_CCR_MEM2MEM        DMA_CCR_MEM2MEM_Msk                             /*!< Memory to memory mode               */
+
+/******************  Bit definition for DMA_CNDTR register  *******************/
+#define DMA_CNDTR_NDT_Pos      (0U)
+#define DMA_CNDTR_NDT_Msk      (0xFFFFUL << DMA_CNDTR_NDT_Pos)                 /*!< 0x0000FFFF */
+#define DMA_CNDTR_NDT          DMA_CNDTR_NDT_Msk                               /*!< Number of data to Transfer          */
+
+/******************  Bit definition for DMA_CPAR register  ********************/
+#define DMA_CPAR_PA_Pos        (0U)
+#define DMA_CPAR_PA_Msk        (0xFFFFFFFFUL << DMA_CPAR_PA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CPAR_PA            DMA_CPAR_PA_Msk                                 /*!< Peripheral Address                  */
+
+/******************  Bit definition for DMA_CMAR register  ********************/
+#define DMA_CMAR_MA_Pos        (0U)
+#define DMA_CMAR_MA_Msk        (0xFFFFFFFFUL << DMA_CMAR_MA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CMAR_MA            DMA_CMAR_MA_Msk                                 /*!< Memory Address                      */
+
+/******************************************************************************/
+/*                                                                            */
+/*                             DMAMUX Controller                              */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for DMAMUX_CxCR register  **************/
+#define DMAMUX_CxCR_DMAREQ_ID_Pos              (0U)
+#define DMAMUX_CxCR_DMAREQ_ID_Msk              (0x7FUL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x0000007F */
+#define DMAMUX_CxCR_DMAREQ_ID                  DMAMUX_CxCR_DMAREQ_ID_Msk             /*!< DMA Request ID   */
+#define DMAMUX_CxCR_DMAREQ_ID_0                (0x01UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_CxCR_DMAREQ_ID_1                (0x02UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_CxCR_DMAREQ_ID_2                (0x04UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_CxCR_DMAREQ_ID_3                (0x08UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_CxCR_DMAREQ_ID_4                (0x10UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_CxCR_DMAREQ_ID_5                (0x20UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000020 */
+#define DMAMUX_CxCR_DMAREQ_ID_6                (0x40UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000040 */
+#define DMAMUX_CxCR_SOIE_Pos                   (8U)
+#define DMAMUX_CxCR_SOIE_Msk                   (0x1UL << DMAMUX_CxCR_SOIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_CxCR_SOIE                       DMAMUX_CxCR_SOIE_Msk             /*!< Synchro overrun interrupt enable     */
+#define DMAMUX_CxCR_EGE_Pos                    (9U)
+#define DMAMUX_CxCR_EGE_Msk                    (0x1UL << DMAMUX_CxCR_EGE_Pos)   /*!< 0x00000200 */
+#define DMAMUX_CxCR_EGE                        DMAMUX_CxCR_EGE_Msk              /*!< Event generation interrupt enable    */
+#define DMAMUX_CxCR_SE_Pos                     (16U)
+#define DMAMUX_CxCR_SE_Msk                     (0x1UL << DMAMUX_CxCR_SE_Pos)    /*!< 0x00010000 */
+#define DMAMUX_CxCR_SE                         DMAMUX_CxCR_SE_Msk               /*!< Synchronization enable               */
+#define DMAMUX_CxCR_SPOL_Pos                   (17U)
+#define DMAMUX_CxCR_SPOL_Msk                   (0x3UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00060000 */
+#define DMAMUX_CxCR_SPOL                       DMAMUX_CxCR_SPOL_Msk             /*!< Synchronization polarity             */
+#define DMAMUX_CxCR_SPOL_0                     (0x1UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00020000 */
+#define DMAMUX_CxCR_SPOL_1                     (0x2UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00040000 */
+#define DMAMUX_CxCR_NBREQ_Pos                  (19U)
+#define DMAMUX_CxCR_NBREQ_Msk                  (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_CxCR_NBREQ                      DMAMUX_CxCR_NBREQ_Msk             /*!< Number of request                    */
+#define DMAMUX_CxCR_NBREQ_0                    (0x01UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_CxCR_NBREQ_1                    (0x02UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_CxCR_NBREQ_2                    (0x04UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_CxCR_NBREQ_3                    (0x08UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_CxCR_NBREQ_4                    (0x10UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00800000 */
+#define DMAMUX_CxCR_SYNC_ID_Pos                (24U)
+#define DMAMUX_CxCR_SYNC_ID_Msk                (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x1F000000 */
+#define DMAMUX_CxCR_SYNC_ID                    DMAMUX_CxCR_SYNC_ID_Msk             /*!< Synchronization ID                   */
+#define DMAMUX_CxCR_SYNC_ID_0                  (0x01UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x01000000 */
+#define DMAMUX_CxCR_SYNC_ID_1                  (0x02UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x02000000 */
+#define DMAMUX_CxCR_SYNC_ID_2                  (0x04UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x04000000 */
+#define DMAMUX_CxCR_SYNC_ID_3                  (0x08UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x08000000 */
+#define DMAMUX_CxCR_SYNC_ID_4                  (0x10UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x10000000 */
+
+/*******************  Bits definition for DMAMUX_CSR register  **************/
+#define DMAMUX_CSR_SOF0_Pos                    (0U)
+#define DMAMUX_CSR_SOF0_Msk                    (0x1UL << DMAMUX_CSR_SOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CSR_SOF0                        DMAMUX_CSR_SOF0_Msk             /*!< Synchronization Overrun Flag 0       */
+#define DMAMUX_CSR_SOF1_Pos                    (1U)
+#define DMAMUX_CSR_SOF1_Msk                    (0x1UL << DMAMUX_CSR_SOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CSR_SOF1                        DMAMUX_CSR_SOF1_Msk             /*!< Synchronization Overrun Flag 1       */
+#define DMAMUX_CSR_SOF2_Pos                    (2U)
+#define DMAMUX_CSR_SOF2_Msk                    (0x1UL << DMAMUX_CSR_SOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CSR_SOF2                        DMAMUX_CSR_SOF2_Msk             /*!< Synchronization Overrun Flag 2       */
+#define DMAMUX_CSR_SOF3_Pos                    (3U)
+#define DMAMUX_CSR_SOF3_Msk                    (0x1UL << DMAMUX_CSR_SOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CSR_SOF3                        DMAMUX_CSR_SOF3_Msk             /*!< Synchronization Overrun Flag 3       */
+#define DMAMUX_CSR_SOF4_Pos                    (4U)
+#define DMAMUX_CSR_SOF4_Msk                    (0x1UL << DMAMUX_CSR_SOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CSR_SOF4                        DMAMUX_CSR_SOF4_Msk             /*!< Synchronization Overrun Flag 4       */
+#define DMAMUX_CSR_SOF5_Pos                    (5U)
+#define DMAMUX_CSR_SOF5_Msk                    (0x1UL << DMAMUX_CSR_SOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CSR_SOF5                        DMAMUX_CSR_SOF5_Msk             /*!< Synchronization Overrun Flag 5       */
+#define DMAMUX_CSR_SOF6_Pos                    (6U)
+#define DMAMUX_CSR_SOF6_Msk                    (0x1UL << DMAMUX_CSR_SOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CSR_SOF6                        DMAMUX_CSR_SOF6_Msk             /*!< Synchronization Overrun Flag 6       */
+#define DMAMUX_CSR_SOF7_Pos                    (7U)
+#define DMAMUX_CSR_SOF7_Msk                    (0x1UL << DMAMUX_CSR_SOF7_Pos)  /*!< 0x00000080 */
+#define DMAMUX_CSR_SOF7                        DMAMUX_CSR_SOF7_Msk             /*!< Synchronization Overrun Flag 7       */
+#define DMAMUX_CSR_SOF8_Pos                    (8U)
+#define DMAMUX_CSR_SOF8_Msk                    (0x1UL << DMAMUX_CSR_SOF8_Pos)  /*!< 0x00000100 */
+#define DMAMUX_CSR_SOF8                        DMAMUX_CSR_SOF8_Msk             /*!< Synchronization Overrun Flag 8       */
+#define DMAMUX_CSR_SOF9_Pos                    (9U)
+#define DMAMUX_CSR_SOF9_Msk                    (0x1UL << DMAMUX_CSR_SOF9_Pos)  /*!< 0x00000200 */
+#define DMAMUX_CSR_SOF9                        DMAMUX_CSR_SOF9_Msk             /*!< Synchronization Overrun Flag 9       */
+#define DMAMUX_CSR_SOF10_Pos                   (10U)
+#define DMAMUX_CSR_SOF10_Msk                   (0x1UL << DMAMUX_CSR_SOF10_Pos)  /*!< 0x00000400 */
+#define DMAMUX_CSR_SOF10                       DMAMUX_CSR_SOF10_Msk             /*!< Synchronization Overrun Flag 10      */
+#define DMAMUX_CSR_SOF11_Pos                   (11U)
+#define DMAMUX_CSR_SOF11_Msk                   (0x1UL << DMAMUX_CSR_SOF11_Pos)  /*!< 0x00000800 */
+#define DMAMUX_CSR_SOF11                       DMAMUX_CSR_SOF11_Msk             /*!< Synchronization Overrun Flag 11      */
+
+/********************  Bits definition for DMAMUX_CFR register  **************/
+#define DMAMUX_CFR_CSOF0_Pos                   (0U)
+#define DMAMUX_CFR_CSOF0_Msk                   (0x1UL << DMAMUX_CFR_CSOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CFR_CSOF0                       DMAMUX_CFR_CSOF0_Msk             /*!< Clear Overrun Flag 0                 */
+#define DMAMUX_CFR_CSOF1_Pos                   (1U)
+#define DMAMUX_CFR_CSOF1_Msk                   (0x1UL << DMAMUX_CFR_CSOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CFR_CSOF1                       DMAMUX_CFR_CSOF1_Msk             /*!< Clear Overrun Flag 1                 */
+#define DMAMUX_CFR_CSOF2_Pos                   (2U)
+#define DMAMUX_CFR_CSOF2_Msk                   (0x1UL << DMAMUX_CFR_CSOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CFR_CSOF2                       DMAMUX_CFR_CSOF2_Msk             /*!< Clear Overrun Flag 2                 */
+#define DMAMUX_CFR_CSOF3_Pos                   (3U)
+#define DMAMUX_CFR_CSOF3_Msk                   (0x1UL << DMAMUX_CFR_CSOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CFR_CSOF3                       DMAMUX_CFR_CSOF3_Msk             /*!< Clear Overrun Flag 3                 */
+#define DMAMUX_CFR_CSOF4_Pos                   (4U)
+#define DMAMUX_CFR_CSOF4_Msk                   (0x1UL << DMAMUX_CFR_CSOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CFR_CSOF4                       DMAMUX_CFR_CSOF4_Msk             /*!< Clear Overrun Flag 4                 */
+#define DMAMUX_CFR_CSOF5_Pos                   (5U)
+#define DMAMUX_CFR_CSOF5_Msk                   (0x1UL << DMAMUX_CFR_CSOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CFR_CSOF5                       DMAMUX_CFR_CSOF5_Msk             /*!< Clear Overrun Flag 5                 */
+#define DMAMUX_CFR_CSOF6_Pos                   (6U)
+#define DMAMUX_CFR_CSOF6_Msk                   (0x1UL << DMAMUX_CFR_CSOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CFR_CSOF6                       DMAMUX_CFR_CSOF6_Msk             /*!< Clear Overrun Flag 6                 */
+#define DMAMUX_CFR_CSOF7_Pos                   (7U)
+#define DMAMUX_CFR_CSOF7_Msk                   (0x1UL << DMAMUX_CFR_CSOF7_Pos)  /*!< 0x00000080 */
+#define DMAMUX_CFR_CSOF7                       DMAMUX_CFR_CSOF7_Msk             /*!< Clear Overrun Flag 7                 */
+#define DMAMUX_CFR_CSOF8_Pos                   (8U)
+#define DMAMUX_CFR_CSOF8_Msk                   (0x1UL << DMAMUX_CFR_CSOF8_Pos)  /*!< 0x00000100 */
+#define DMAMUX_CFR_CSOF8                       DMAMUX_CFR_CSOF8_Msk             /*!< Clear Overrun Flag 8                 */
+#define DMAMUX_CFR_CSOF9_Pos                   (9U)
+#define DMAMUX_CFR_CSOF9_Msk                   (0x1UL << DMAMUX_CFR_CSOF9_Pos)  /*!< 0x00000200 */
+#define DMAMUX_CFR_CSOF9                       DMAMUX_CFR_CSOF9_Msk             /*!< Clear Overrun Flag 9                 */
+#define DMAMUX_CFR_CSOF10_Pos                  (10U)
+#define DMAMUX_CFR_CSOF10_Msk                  (0x1UL << DMAMUX_CFR_CSOF10_Pos)  /*!< 0x00000400 */
+#define DMAMUX_CFR_CSOF10                      DMAMUX_CFR_CSOF10_Msk             /*!< Clear Overrun Flag 10               */
+#define DMAMUX_CFR_CSOF11_Pos                  (11U)
+#define DMAMUX_CFR_CSOF11_Msk                  (0x1UL << DMAMUX_CFR_CSOF11_Pos)  /*!< 0x00000800 */
+#define DMAMUX_CFR_CSOF11                      DMAMUX_CFR_CSOF11_Msk             /*!< Clear Overrun Flag 11               */
+
+/********************  Bits definition for DMAMUX_RGxCR register  ************/
+#define DMAMUX_RGxCR_SIG_ID_Pos                (0U)
+#define DMAMUX_RGxCR_SIG_ID_Msk                (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x0000001F */
+#define DMAMUX_RGxCR_SIG_ID                    DMAMUX_RGxCR_SIG_ID_Msk             /*!< Signal ID                         */
+#define DMAMUX_RGxCR_SIG_ID_0                  (0x01UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGxCR_SIG_ID_1                  (0x02UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGxCR_SIG_ID_2                  (0x04UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGxCR_SIG_ID_3                  (0x08UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGxCR_SIG_ID_4                  (0x10UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_RGxCR_OIE_Pos                   (8U)
+#define DMAMUX_RGxCR_OIE_Msk                   (0x1UL << DMAMUX_RGxCR_OIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_RGxCR_OIE                       DMAMUX_RGxCR_OIE_Msk             /*!< Overrun interrupt enable             */
+#define DMAMUX_RGxCR_GE_Pos                    (16U)
+#define DMAMUX_RGxCR_GE_Msk                    (0x1UL << DMAMUX_RGxCR_GE_Pos)   /*!< 0x00010000 */
+#define DMAMUX_RGxCR_GE                        DMAMUX_RGxCR_GE_Msk              /*!< Generation enable                    */
+#define DMAMUX_RGxCR_GPOL_Pos                  (17U)
+#define DMAMUX_RGxCR_GPOL_Msk                  (0x3UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00060000 */
+#define DMAMUX_RGxCR_GPOL                      DMAMUX_RGxCR_GPOL_Msk            /*!< Generation polarity                  */
+#define DMAMUX_RGxCR_GPOL_0                    (0x1UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00020000 */
+#define DMAMUX_RGxCR_GPOL_1                    (0x2UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00040000 */
+#define DMAMUX_RGxCR_GNBREQ_Pos                (19U)
+#define DMAMUX_RGxCR_GNBREQ_Msk                (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_RGxCR_GNBREQ                    DMAMUX_RGxCR_GNBREQ_Msk             /*!< Number of request                 */
+#define DMAMUX_RGxCR_GNBREQ_0                  (0x01UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_RGxCR_GNBREQ_1                  (0x02UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_RGxCR_GNBREQ_2                  (0x04UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_RGxCR_GNBREQ_3                  (0x08UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_RGxCR_GNBREQ_4                  (0x10UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00800000 */
+
+/********************  Bits definition for DMAMUX_RGSR register  **************/
+#define DMAMUX_RGSR_OF0_Pos                    (0U)
+#define DMAMUX_RGSR_OF0_Msk                    (0x1UL << DMAMUX_RGSR_OF0_Pos)   /*!< 0x00000001 */
+#define DMAMUX_RGSR_OF0                        DMAMUX_RGSR_OF0_Msk              /*!< Overrun flag 0                       */
+#define DMAMUX_RGSR_OF1_Pos                    (1U)
+#define DMAMUX_RGSR_OF1_Msk                    (0x1UL << DMAMUX_RGSR_OF1_Pos)   /*!< 0x00000002 */
+#define DMAMUX_RGSR_OF1                        DMAMUX_RGSR_OF1_Msk              /*!< Overrun flag 1                       */
+#define DMAMUX_RGSR_OF2_Pos                    (2U)
+#define DMAMUX_RGSR_OF2_Msk                    (0x1UL << DMAMUX_RGSR_OF2_Pos)   /*!< 0x00000004 */
+#define DMAMUX_RGSR_OF2                        DMAMUX_RGSR_OF2_Msk              /*!< Overrun flag 2                       */
+#define DMAMUX_RGSR_OF3_Pos                    (3U)
+#define DMAMUX_RGSR_OF3_Msk                    (0x1UL << DMAMUX_RGSR_OF3_Pos)   /*!< 0x00000008 */
+#define DMAMUX_RGSR_OF3                        DMAMUX_RGSR_OF3_Msk              /*!< Overrun flag 3                       */
+
+/********************  Bits definition for DMAMUX_RGCFR register  **************/
+#define DMAMUX_RGCFR_COF0_Pos                  (0U)
+#define DMAMUX_RGCFR_COF0_Msk                  (0x1UL << DMAMUX_RGCFR_COF0_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGCFR_COF0                      DMAMUX_RGCFR_COF0_Msk            /*!< Clear Overrun flag 0                 */
+#define DMAMUX_RGCFR_COF1_Pos                  (1U)
+#define DMAMUX_RGCFR_COF1_Msk                  (0x1UL << DMAMUX_RGCFR_COF1_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGCFR_COF1                      DMAMUX_RGCFR_COF1_Msk            /*!< Clear Overrun flag 1                 */
+#define DMAMUX_RGCFR_COF2_Pos                  (2U)
+#define DMAMUX_RGCFR_COF2_Msk                  (0x1UL << DMAMUX_RGCFR_COF2_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGCFR_COF2                      DMAMUX_RGCFR_COF2_Msk            /*!< Clear Overrun flag 2                 */
+#define DMAMUX_RGCFR_COF3_Pos                  (3U)
+#define DMAMUX_RGCFR_COF3_Msk                  (0x1UL << DMAMUX_RGCFR_COF3_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGCFR_COF3                      DMAMUX_RGCFR_COF3_Msk            /*!< Clear Overrun flag 3                 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                    External Interrupt/Event Controller                     */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for EXTI_RTSR1 register  ******************/
+#define EXTI_RTSR1_RT0_Pos           (0U)
+#define EXTI_RTSR1_RT0_Msk           (0x1UL << EXTI_RTSR1_RT0_Pos)             /*!< 0x00000001 */
+#define EXTI_RTSR1_RT0               EXTI_RTSR1_RT0_Msk                        /*!< Rising trigger configuration for input line 0 */
+#define EXTI_RTSR1_RT1_Pos           (1U)
+#define EXTI_RTSR1_RT1_Msk           (0x1UL << EXTI_RTSR1_RT1_Pos)             /*!< 0x00000002 */
+#define EXTI_RTSR1_RT1               EXTI_RTSR1_RT1_Msk                        /*!< Rising trigger configuration for input line 1 */
+#define EXTI_RTSR1_RT2_Pos           (2U)
+#define EXTI_RTSR1_RT2_Msk           (0x1UL << EXTI_RTSR1_RT2_Pos)             /*!< 0x00000004 */
+#define EXTI_RTSR1_RT2               EXTI_RTSR1_RT2_Msk                        /*!< Rising trigger configuration for input line 2 */
+#define EXTI_RTSR1_RT3_Pos           (3U)
+#define EXTI_RTSR1_RT3_Msk           (0x1UL << EXTI_RTSR1_RT3_Pos)             /*!< 0x00000008 */
+#define EXTI_RTSR1_RT3               EXTI_RTSR1_RT3_Msk                        /*!< Rising trigger configuration for input line 3 */
+#define EXTI_RTSR1_RT4_Pos           (4U)
+#define EXTI_RTSR1_RT4_Msk           (0x1UL << EXTI_RTSR1_RT4_Pos)             /*!< 0x00000010 */
+#define EXTI_RTSR1_RT4               EXTI_RTSR1_RT4_Msk                        /*!< Rising trigger configuration for input line 4 */
+#define EXTI_RTSR1_RT5_Pos           (5U)
+#define EXTI_RTSR1_RT5_Msk           (0x1UL << EXTI_RTSR1_RT5_Pos)             /*!< 0x00000020 */
+#define EXTI_RTSR1_RT5               EXTI_RTSR1_RT5_Msk                        /*!< Rising trigger configuration for input line 5 */
+#define EXTI_RTSR1_RT6_Pos           (6U)
+#define EXTI_RTSR1_RT6_Msk           (0x1UL << EXTI_RTSR1_RT6_Pos)             /*!< 0x00000040 */
+#define EXTI_RTSR1_RT6               EXTI_RTSR1_RT6_Msk                        /*!< Rising trigger configuration for input line 6 */
+#define EXTI_RTSR1_RT7_Pos           (7U)
+#define EXTI_RTSR1_RT7_Msk           (0x1UL << EXTI_RTSR1_RT7_Pos)             /*!< 0x00000080 */
+#define EXTI_RTSR1_RT7               EXTI_RTSR1_RT7_Msk                        /*!< Rising trigger configuration for input line 7 */
+#define EXTI_RTSR1_RT8_Pos           (8U)
+#define EXTI_RTSR1_RT8_Msk           (0x1UL << EXTI_RTSR1_RT8_Pos)             /*!< 0x00000100 */
+#define EXTI_RTSR1_RT8               EXTI_RTSR1_RT8_Msk                        /*!< Rising trigger configuration for input line 8 */
+#define EXTI_RTSR1_RT9_Pos           (9U)
+#define EXTI_RTSR1_RT9_Msk           (0x1UL << EXTI_RTSR1_RT9_Pos)             /*!< 0x00000200 */
+#define EXTI_RTSR1_RT9               EXTI_RTSR1_RT9_Msk                        /*!< Rising trigger configuration for input line 9 */
+#define EXTI_RTSR1_RT10_Pos          (10U)
+#define EXTI_RTSR1_RT10_Msk          (0x1UL << EXTI_RTSR1_RT10_Pos)            /*!< 0x00000400 */
+#define EXTI_RTSR1_RT10              EXTI_RTSR1_RT10_Msk                       /*!< Rising trigger configuration for input line 10 */
+#define EXTI_RTSR1_RT11_Pos          (11U)
+#define EXTI_RTSR1_RT11_Msk          (0x1UL << EXTI_RTSR1_RT11_Pos)            /*!< 0x00000800 */
+#define EXTI_RTSR1_RT11              EXTI_RTSR1_RT11_Msk                       /*!< Rising trigger configuration for input line 11 */
+#define EXTI_RTSR1_RT12_Pos          (12U)
+#define EXTI_RTSR1_RT12_Msk          (0x1UL << EXTI_RTSR1_RT12_Pos)            /*!< 0x00001000 */
+#define EXTI_RTSR1_RT12              EXTI_RTSR1_RT12_Msk                       /*!< Rising trigger configuration for input line 12 */
+#define EXTI_RTSR1_RT13_Pos          (13U)
+#define EXTI_RTSR1_RT13_Msk          (0x1UL << EXTI_RTSR1_RT13_Pos)            /*!< 0x00002000 */
+#define EXTI_RTSR1_RT13              EXTI_RTSR1_RT13_Msk                       /*!< Rising trigger configuration for input line 13 */
+#define EXTI_RTSR1_RT14_Pos          (14U)
+#define EXTI_RTSR1_RT14_Msk          (0x1UL << EXTI_RTSR1_RT14_Pos)            /*!< 0x00004000 */
+#define EXTI_RTSR1_RT14              EXTI_RTSR1_RT14_Msk                       /*!< Rising trigger configuration for input line 14 */
+#define EXTI_RTSR1_RT15_Pos          (15U)
+#define EXTI_RTSR1_RT15_Msk          (0x1UL << EXTI_RTSR1_RT15_Pos)            /*!< 0x00008000 */
+#define EXTI_RTSR1_RT15              EXTI_RTSR1_RT15_Msk                       /*!< Rising trigger configuration for input line 15 */
+
+/******************  Bit definition for EXTI_FTSR1 register  ******************/
+#define EXTI_FTSR1_FT0_Pos           (0U)
+#define EXTI_FTSR1_FT0_Msk           (0x1UL << EXTI_FTSR1_FT0_Pos)             /*!< 0x00000001 */
+#define EXTI_FTSR1_FT0               EXTI_FTSR1_FT0_Msk                        /*!< Falling trigger configuration for input line 0 */
+#define EXTI_FTSR1_FT1_Pos           (1U)
+#define EXTI_FTSR1_FT1_Msk           (0x1UL << EXTI_FTSR1_FT1_Pos)             /*!< 0x00000002 */
+#define EXTI_FTSR1_FT1               EXTI_FTSR1_FT1_Msk                        /*!< Falling trigger configuration for input line 1 */
+#define EXTI_FTSR1_FT2_Pos           (2U)
+#define EXTI_FTSR1_FT2_Msk           (0x1UL << EXTI_FTSR1_FT2_Pos)             /*!< 0x00000004 */
+#define EXTI_FTSR1_FT2               EXTI_FTSR1_FT2_Msk                        /*!< Falling trigger configuration for input line 2 */
+#define EXTI_FTSR1_FT3_Pos           (3U)
+#define EXTI_FTSR1_FT3_Msk           (0x1UL << EXTI_FTSR1_FT3_Pos)             /*!< 0x00000008 */
+#define EXTI_FTSR1_FT3               EXTI_FTSR1_FT3_Msk                        /*!< Falling trigger configuration for input line 3 */
+#define EXTI_FTSR1_FT4_Pos           (4U)
+#define EXTI_FTSR1_FT4_Msk           (0x1UL << EXTI_FTSR1_FT4_Pos)             /*!< 0x00000010 */
+#define EXTI_FTSR1_FT4               EXTI_FTSR1_FT4_Msk                        /*!< Falling trigger configuration for input line 4 */
+#define EXTI_FTSR1_FT5_Pos           (5U)
+#define EXTI_FTSR1_FT5_Msk           (0x1UL << EXTI_FTSR1_FT5_Pos)             /*!< 0x00000020 */
+#define EXTI_FTSR1_FT5               EXTI_FTSR1_FT5_Msk                        /*!< Falling trigger configuration for input line 5 */
+#define EXTI_FTSR1_FT6_Pos           (6U)
+#define EXTI_FTSR1_FT6_Msk           (0x1UL << EXTI_FTSR1_FT6_Pos)             /*!< 0x00000040 */
+#define EXTI_FTSR1_FT6               EXTI_FTSR1_FT6_Msk                        /*!< Falling trigger configuration for input line 6 */
+#define EXTI_FTSR1_FT7_Pos           (7U)
+#define EXTI_FTSR1_FT7_Msk           (0x1UL << EXTI_FTSR1_FT7_Pos)             /*!< 0x00000080 */
+#define EXTI_FTSR1_FT7               EXTI_FTSR1_FT7_Msk                        /*!< Falling trigger configuration for input line 7 */
+#define EXTI_FTSR1_FT8_Pos           (8U)
+#define EXTI_FTSR1_FT8_Msk           (0x1UL << EXTI_FTSR1_FT8_Pos)             /*!< 0x00000100 */
+#define EXTI_FTSR1_FT8               EXTI_FTSR1_FT8_Msk                        /*!< Falling trigger configuration for input line 8 */
+#define EXTI_FTSR1_FT9_Pos           (9U)
+#define EXTI_FTSR1_FT9_Msk           (0x1UL << EXTI_FTSR1_FT9_Pos)             /*!< 0x00000200 */
+#define EXTI_FTSR1_FT9               EXTI_FTSR1_FT9_Msk                        /*!< Falling trigger configuration for input line 9 */
+#define EXTI_FTSR1_FT10_Pos          (10U)
+#define EXTI_FTSR1_FT10_Msk          (0x1UL << EXTI_FTSR1_FT10_Pos)            /*!< 0x00000400 */
+#define EXTI_FTSR1_FT10              EXTI_FTSR1_FT10_Msk                       /*!< Falling trigger configuration for input line 10 */
+#define EXTI_FTSR1_FT11_Pos          (11U)
+#define EXTI_FTSR1_FT11_Msk          (0x1UL << EXTI_FTSR1_FT11_Pos)            /*!< 0x00000800 */
+#define EXTI_FTSR1_FT11              EXTI_FTSR1_FT11_Msk                       /*!< Falling trigger configuration for input line 11 */
+#define EXTI_FTSR1_FT12_Pos          (12U)
+#define EXTI_FTSR1_FT12_Msk          (0x1UL << EXTI_FTSR1_FT12_Pos)            /*!< 0x00001000 */
+#define EXTI_FTSR1_FT12              EXTI_FTSR1_FT12_Msk                       /*!< Falling trigger configuration for input line 12 */
+#define EXTI_FTSR1_FT13_Pos          (13U)
+#define EXTI_FTSR1_FT13_Msk          (0x1UL << EXTI_FTSR1_FT13_Pos)            /*!< 0x00002000 */
+#define EXTI_FTSR1_FT13              EXTI_FTSR1_FT13_Msk                       /*!< Falling trigger configuration for input line 13 */
+#define EXTI_FTSR1_FT14_Pos          (14U)
+#define EXTI_FTSR1_FT14_Msk          (0x1UL << EXTI_FTSR1_FT14_Pos)            /*!< 0x00004000 */
+#define EXTI_FTSR1_FT14              EXTI_FTSR1_FT14_Msk                       /*!< Falling trigger configuration for input line 14 */
+#define EXTI_FTSR1_FT15_Pos          (15U)
+#define EXTI_FTSR1_FT15_Msk          (0x1UL << EXTI_FTSR1_FT15_Pos)            /*!< 0x00008000 */
+#define EXTI_FTSR1_FT15              EXTI_FTSR1_FT15_Msk                       /*!< Falling trigger configuration for input line 15 */
+
+/******************  Bit definition for EXTI_SWIER1 register  *****************/
+#define EXTI_SWIER1_SWI0_Pos         (0U)
+#define EXTI_SWIER1_SWI0_Msk         (0x1UL << EXTI_SWIER1_SWI0_Pos)           /*!< 0x00000001 */
+#define EXTI_SWIER1_SWI0             EXTI_SWIER1_SWI0_Msk                      /*!< Software Interrupt on line 0 */
+#define EXTI_SWIER1_SWI1_Pos         (1U)
+#define EXTI_SWIER1_SWI1_Msk         (0x1UL << EXTI_SWIER1_SWI1_Pos)           /*!< 0x00000002 */
+#define EXTI_SWIER1_SWI1             EXTI_SWIER1_SWI1_Msk                      /*!< Software Interrupt on line 1 */
+#define EXTI_SWIER1_SWI2_Pos         (2U)
+#define EXTI_SWIER1_SWI2_Msk         (0x1UL << EXTI_SWIER1_SWI2_Pos)           /*!< 0x00000004 */
+#define EXTI_SWIER1_SWI2             EXTI_SWIER1_SWI2_Msk                      /*!< Software Interrupt on line 2 */
+#define EXTI_SWIER1_SWI3_Pos         (3U)
+#define EXTI_SWIER1_SWI3_Msk         (0x1UL << EXTI_SWIER1_SWI3_Pos)           /*!< 0x00000008 */
+#define EXTI_SWIER1_SWI3             EXTI_SWIER1_SWI3_Msk                      /*!< Software Interrupt on line 3 */
+#define EXTI_SWIER1_SWI4_Pos         (4U)
+#define EXTI_SWIER1_SWI4_Msk         (0x1UL << EXTI_SWIER1_SWI4_Pos)           /*!< 0x00000010 */
+#define EXTI_SWIER1_SWI4             EXTI_SWIER1_SWI4_Msk                      /*!< Software Interrupt on line 4 */
+#define EXTI_SWIER1_SWI5_Pos         (5U)
+#define EXTI_SWIER1_SWI5_Msk         (0x1UL << EXTI_SWIER1_SWI5_Pos)           /*!< 0x00000020 */
+#define EXTI_SWIER1_SWI5             EXTI_SWIER1_SWI5_Msk                      /*!< Software Interrupt on line 5 */
+#define EXTI_SWIER1_SWI6_Pos         (6U)
+#define EXTI_SWIER1_SWI6_Msk         (0x1UL << EXTI_SWIER1_SWI6_Pos)           /*!< 0x00000040 */
+#define EXTI_SWIER1_SWI6             EXTI_SWIER1_SWI6_Msk                      /*!< Software Interrupt on line 6 */
+#define EXTI_SWIER1_SWI7_Pos         (7U)
+#define EXTI_SWIER1_SWI7_Msk         (0x1UL << EXTI_SWIER1_SWI7_Pos)           /*!< 0x00000080 */
+#define EXTI_SWIER1_SWI7             EXTI_SWIER1_SWI7_Msk                      /*!< Software Interrupt on line 7 */
+#define EXTI_SWIER1_SWI8_Pos         (8U)
+#define EXTI_SWIER1_SWI8_Msk         (0x1UL << EXTI_SWIER1_SWI8_Pos)           /*!< 0x00000100 */
+#define EXTI_SWIER1_SWI8             EXTI_SWIER1_SWI8_Msk                      /*!< Software Interrupt on line 8 */
+#define EXTI_SWIER1_SWI9_Pos         (9U)
+#define EXTI_SWIER1_SWI9_Msk         (0x1UL << EXTI_SWIER1_SWI9_Pos)           /*!< 0x00000200 */
+#define EXTI_SWIER1_SWI9             EXTI_SWIER1_SWI9_Msk                      /*!< Software Interrupt on line 9 */
+#define EXTI_SWIER1_SWI10_Pos        (10U)
+#define EXTI_SWIER1_SWI10_Msk        (0x1UL << EXTI_SWIER1_SWI10_Pos)          /*!< 0x00000400 */
+#define EXTI_SWIER1_SWI10            EXTI_SWIER1_SWI10_Msk                     /*!< Software Interrupt on line 10 */
+#define EXTI_SWIER1_SWI11_Pos        (11U)
+#define EXTI_SWIER1_SWI11_Msk        (0x1UL << EXTI_SWIER1_SWI11_Pos)          /*!< 0x00000800 */
+#define EXTI_SWIER1_SWI11            EXTI_SWIER1_SWI11_Msk                     /*!< Software Interrupt on line 11 */
+#define EXTI_SWIER1_SWI12_Pos        (12U)
+#define EXTI_SWIER1_SWI12_Msk        (0x1UL << EXTI_SWIER1_SWI12_Pos)          /*!< 0x00001000 */
+#define EXTI_SWIER1_SWI12            EXTI_SWIER1_SWI12_Msk                     /*!< Software Interrupt on line 12 */
+#define EXTI_SWIER1_SWI13_Pos        (13U)
+#define EXTI_SWIER1_SWI13_Msk        (0x1UL << EXTI_SWIER1_SWI13_Pos)          /*!< 0x00002000 */
+#define EXTI_SWIER1_SWI13            EXTI_SWIER1_SWI13_Msk                     /*!< Software Interrupt on line 13 */
+#define EXTI_SWIER1_SWI14_Pos        (14U)
+#define EXTI_SWIER1_SWI14_Msk        (0x1UL << EXTI_SWIER1_SWI14_Pos)          /*!< 0x00004000 */
+#define EXTI_SWIER1_SWI14            EXTI_SWIER1_SWI14_Msk                     /*!< Software Interrupt on line 14 */
+#define EXTI_SWIER1_SWI15_Pos        (15U)
+#define EXTI_SWIER1_SWI15_Msk        (0x1UL << EXTI_SWIER1_SWI15_Pos)          /*!< 0x00008000 */
+#define EXTI_SWIER1_SWI15            EXTI_SWIER1_SWI15_Msk                     /*!< Software Interrupt on line 15 */
+
+/*******************  Bit definition for EXTI_RPR1 register  ******************/
+#define EXTI_RPR1_RPIF0_Pos          (0U)
+#define EXTI_RPR1_RPIF0_Msk          (0x1UL << EXTI_RPR1_RPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_RPR1_RPIF0              EXTI_RPR1_RPIF0_Msk                       /*!< Rising Pending Interrupt Flag on line 0 */
+#define EXTI_RPR1_RPIF1_Pos          (1U)
+#define EXTI_RPR1_RPIF1_Msk          (0x1UL << EXTI_RPR1_RPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_RPR1_RPIF1              EXTI_RPR1_RPIF1_Msk                       /*!< Rising Pending Interrupt Flag on line 1 */
+#define EXTI_RPR1_RPIF2_Pos          (2U)
+#define EXTI_RPR1_RPIF2_Msk          (0x1UL << EXTI_RPR1_RPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_RPR1_RPIF2              EXTI_RPR1_RPIF2_Msk                       /*!< Rising Pending Interrupt Flag on line 2 */
+#define EXTI_RPR1_RPIF3_Pos          (3U)
+#define EXTI_RPR1_RPIF3_Msk          (0x1UL << EXTI_RPR1_RPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_RPR1_RPIF3              EXTI_RPR1_RPIF3_Msk                       /*!< Rising Pending Interrupt Flag on line 3 */
+#define EXTI_RPR1_RPIF4_Pos          (4U)
+#define EXTI_RPR1_RPIF4_Msk          (0x1UL << EXTI_RPR1_RPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_RPR1_RPIF4              EXTI_RPR1_RPIF4_Msk                       /*!< Rising Pending Interrupt Flag on line 4 */
+#define EXTI_RPR1_RPIF5_Pos          (5U)
+#define EXTI_RPR1_RPIF5_Msk          (0x1UL << EXTI_RPR1_RPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_RPR1_RPIF5              EXTI_RPR1_RPIF5_Msk                       /*!< Rising Pending Interrupt Flag on line 5 */
+#define EXTI_RPR1_RPIF6_Pos          (6U)
+#define EXTI_RPR1_RPIF6_Msk          (0x1UL << EXTI_RPR1_RPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_RPR1_RPIF6              EXTI_RPR1_RPIF6_Msk                       /*!< Rising Pending Interrupt Flag on line 6 */
+#define EXTI_RPR1_RPIF7_Pos          (7U)
+#define EXTI_RPR1_RPIF7_Msk          (0x1UL << EXTI_RPR1_RPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_RPR1_RPIF7              EXTI_RPR1_RPIF7_Msk                       /*!< Rising Pending Interrupt Flag on line 7 */
+#define EXTI_RPR1_RPIF8_Pos          (8U)
+#define EXTI_RPR1_RPIF8_Msk          (0x1UL << EXTI_RPR1_RPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_RPR1_RPIF8              EXTI_RPR1_RPIF8_Msk                       /*!< Rising Pending Interrupt Flag on line 8 */
+#define EXTI_RPR1_RPIF9_Pos          (9U)
+#define EXTI_RPR1_RPIF9_Msk          (0x1UL << EXTI_RPR1_RPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_RPR1_RPIF9              EXTI_RPR1_RPIF9_Msk                       /*!< Rising Pending Interrupt Flag on line 9 */
+#define EXTI_RPR1_RPIF10_Pos         (10U)
+#define EXTI_RPR1_RPIF10_Msk         (0x1UL << EXTI_RPR1_RPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_RPR1_RPIF10             EXTI_RPR1_RPIF10_Msk                      /*!< Rising Pending Interrupt Flag on line 10 */
+#define EXTI_RPR1_RPIF11_Pos         (11U)
+#define EXTI_RPR1_RPIF11_Msk         (0x1UL << EXTI_RPR1_RPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_RPR1_RPIF11             EXTI_RPR1_RPIF11_Msk                      /*!< Rising Pending Interrupt Flag on line 11 */
+#define EXTI_RPR1_RPIF12_Pos         (12U)
+#define EXTI_RPR1_RPIF12_Msk         (0x1UL << EXTI_RPR1_RPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_RPR1_RPIF12             EXTI_RPR1_RPIF12_Msk                      /*!< Rising Pending Interrupt Flag on line 12 */
+#define EXTI_RPR1_RPIF13_Pos         (13U)
+#define EXTI_RPR1_RPIF13_Msk         (0x1UL << EXTI_RPR1_RPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_RPR1_RPIF13             EXTI_RPR1_RPIF13_Msk                      /*!< Rising Pending Interrupt Flag on line 13 */
+#define EXTI_RPR1_RPIF14_Pos         (14U)
+#define EXTI_RPR1_RPIF14_Msk         (0x1UL << EXTI_RPR1_RPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_RPR1_RPIF14             EXTI_RPR1_RPIF14_Msk                      /*!< Rising Pending Interrupt Flag on line 14 */
+#define EXTI_RPR1_RPIF15_Pos         (15U)
+#define EXTI_RPR1_RPIF15_Msk         (0x1UL << EXTI_RPR1_RPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_RPR1_RPIF15             EXTI_RPR1_RPIF15_Msk                      /*!< Rising Pending Interrupt Flag on line 15 */
+
+/*******************  Bit definition for EXTI_FPR1 register  ******************/
+#define EXTI_FPR1_FPIF0_Pos          (0U)
+#define EXTI_FPR1_FPIF0_Msk          (0x1UL << EXTI_FPR1_FPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_FPR1_FPIF0              EXTI_FPR1_FPIF0_Msk                       /*!< Falling Pending Interrupt Flag on line 0 */
+#define EXTI_FPR1_FPIF1_Pos          (1U)
+#define EXTI_FPR1_FPIF1_Msk          (0x1UL << EXTI_FPR1_FPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_FPR1_FPIF1              EXTI_FPR1_FPIF1_Msk                       /*!< Falling Pending Interrupt Flag on line 1 */
+#define EXTI_FPR1_FPIF2_Pos          (2U)
+#define EXTI_FPR1_FPIF2_Msk          (0x1UL << EXTI_FPR1_FPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_FPR1_FPIF2              EXTI_FPR1_FPIF2_Msk                       /*!< Falling Pending Interrupt Flag on line 2 */
+#define EXTI_FPR1_FPIF3_Pos          (3U)
+#define EXTI_FPR1_FPIF3_Msk          (0x1UL << EXTI_FPR1_FPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_FPR1_FPIF3              EXTI_FPR1_FPIF3_Msk                       /*!< Falling Pending Interrupt Flag on line 3 */
+#define EXTI_FPR1_FPIF4_Pos          (4U)
+#define EXTI_FPR1_FPIF4_Msk          (0x1UL << EXTI_FPR1_FPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_FPR1_FPIF4              EXTI_FPR1_FPIF4_Msk                       /*!< Falling Pending Interrupt Flag on line 4 */
+#define EXTI_FPR1_FPIF5_Pos          (5U)
+#define EXTI_FPR1_FPIF5_Msk          (0x1UL << EXTI_FPR1_FPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_FPR1_FPIF5              EXTI_FPR1_FPIF5_Msk                       /*!< Falling Pending Interrupt Flag on line 5 */
+#define EXTI_FPR1_FPIF6_Pos          (6U)
+#define EXTI_FPR1_FPIF6_Msk          (0x1UL << EXTI_FPR1_FPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_FPR1_FPIF6              EXTI_FPR1_FPIF6_Msk                       /*!< Falling Pending Interrupt Flag on line 6 */
+#define EXTI_FPR1_FPIF7_Pos          (7U)
+#define EXTI_FPR1_FPIF7_Msk          (0x1UL << EXTI_FPR1_FPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_FPR1_FPIF7              EXTI_FPR1_FPIF7_Msk                       /*!< Falling Pending Interrupt Flag on line 7 */
+#define EXTI_FPR1_FPIF8_Pos          (8U)
+#define EXTI_FPR1_FPIF8_Msk          (0x1UL << EXTI_FPR1_FPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_FPR1_FPIF8              EXTI_FPR1_FPIF8_Msk                       /*!< Falling Pending Interrupt Flag on line 8 */
+#define EXTI_FPR1_FPIF9_Pos          (9U)
+#define EXTI_FPR1_FPIF9_Msk          (0x1UL << EXTI_FPR1_FPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_FPR1_FPIF9              EXTI_FPR1_FPIF9_Msk                       /*!< Falling Pending Interrupt Flag on line 9 */
+#define EXTI_FPR1_FPIF10_Pos         (10U)
+#define EXTI_FPR1_FPIF10_Msk         (0x1UL << EXTI_FPR1_FPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_FPR1_FPIF10             EXTI_FPR1_FPIF10_Msk                      /*!< Falling Pending Interrupt Flag on line 10 */
+#define EXTI_FPR1_FPIF11_Pos         (11U)
+#define EXTI_FPR1_FPIF11_Msk         (0x1UL << EXTI_FPR1_FPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_FPR1_FPIF11             EXTI_FPR1_FPIF11_Msk                      /*!< Falling Pending Interrupt Flag on line 11 */
+#define EXTI_FPR1_FPIF12_Pos         (12U)
+#define EXTI_FPR1_FPIF12_Msk         (0x1UL << EXTI_FPR1_FPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_FPR1_FPIF12             EXTI_FPR1_FPIF12_Msk                      /*!< Falling Pending Interrupt Flag on line 12 */
+#define EXTI_FPR1_FPIF13_Pos         (13U)
+#define EXTI_FPR1_FPIF13_Msk         (0x1UL << EXTI_FPR1_FPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_FPR1_FPIF13             EXTI_FPR1_FPIF13_Msk                      /*!< Falling Pending Interrupt Flag on line 13 */
+#define EXTI_FPR1_FPIF14_Pos         (14U)
+#define EXTI_FPR1_FPIF14_Msk         (0x1UL << EXTI_FPR1_FPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_FPR1_FPIF14             EXTI_FPR1_FPIF14_Msk                      /*!< Falling Pending Interrupt Flag on line 14 */
+#define EXTI_FPR1_FPIF15_Pos         (15U)
+#define EXTI_FPR1_FPIF15_Msk         (0x1UL << EXTI_FPR1_FPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_FPR1_FPIF15             EXTI_FPR1_FPIF15_Msk                      /*!< Falling Pending Interrupt Flag on line 15 */
+
+/*****************  Bit definition for EXTI_EXTICR1 register  **************/
+#define EXTI_EXTICR1_EXTI0_Pos       (0U)
+#define EXTI_EXTICR1_EXTI0_Msk       (0x7UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR1_EXTI0           EXTI_EXTICR1_EXTI0_Msk                    /*!< EXTI 0 configuration */
+#define EXTI_EXTICR1_EXTI0_0         (0x1UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR1_EXTI0_1         (0x2UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR1_EXTI0_2         (0x4UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR1_EXTI1_Pos       (8U)
+#define EXTI_EXTICR1_EXTI1_Msk       (0x7UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR1_EXTI1           EXTI_EXTICR1_EXTI1_Msk                    /*!< EXTI 1 configuration */
+#define EXTI_EXTICR1_EXTI1_0         (0x1UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR1_EXTI1_1         (0x2UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR1_EXTI1_2         (0x4UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR1_EXTI2_Pos       (16U)
+#define EXTI_EXTICR1_EXTI2_Msk       (0x7UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR1_EXTI2           EXTI_EXTICR1_EXTI2_Msk                    /*!< EXTI 2 configuration */
+#define EXTI_EXTICR1_EXTI2_0         (0x1UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR1_EXTI2_1         (0x2UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR1_EXTI2_2         (0x4UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR1_EXTI3_Pos       (24U)
+#define EXTI_EXTICR1_EXTI3_Msk       (0x7UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR1_EXTI3           EXTI_EXTICR1_EXTI3_Msk                    /*!< EXTI 3 configuration */
+#define EXTI_EXTICR1_EXTI3_0         (0x1UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR1_EXTI3_1         (0x2UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR1_EXTI3_2         (0x4UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR2 register  **************/
+#define EXTI_EXTICR2_EXTI4_Pos       (0U)
+#define EXTI_EXTICR2_EXTI4_Msk       (0x7UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR2_EXTI4           EXTI_EXTICR2_EXTI4_Msk                    /*!< EXTI 4 configuration */
+#define EXTI_EXTICR2_EXTI4_0         (0x1UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR2_EXTI4_1         (0x2UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR2_EXTI4_2         (0x4UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR2_EXTI5_Pos       (8U)
+#define EXTI_EXTICR2_EXTI5_Msk       (0x7UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR2_EXTI5           EXTI_EXTICR2_EXTI5_Msk                    /*!< EXTI 5 configuration */
+#define EXTI_EXTICR2_EXTI5_0         (0x1UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR2_EXTI5_1         (0x2UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR2_EXTI5_2         (0x4UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR2_EXTI6_Pos       (16U)
+#define EXTI_EXTICR2_EXTI6_Msk       (0x7UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR2_EXTI6           EXTI_EXTICR2_EXTI6_Msk                    /*!< EXTI 6 configuration */
+#define EXTI_EXTICR2_EXTI6_0         (0x1UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR2_EXTI6_1         (0x2UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR2_EXTI6_2         (0x4UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR2_EXTI7_Pos       (24U)
+#define EXTI_EXTICR2_EXTI7_Msk       (0x7UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR2_EXTI7           EXTI_EXTICR2_EXTI7_Msk                    /*!< EXTI 7 configuration */
+#define EXTI_EXTICR2_EXTI7_0         (0x1UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR2_EXTI7_1         (0x2UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR2_EXTI7_2         (0x4UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR3 register  **************/
+#define EXTI_EXTICR3_EXTI8_Pos       (0U)
+#define EXTI_EXTICR3_EXTI8_Msk       (0x7UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR3_EXTI8           EXTI_EXTICR3_EXTI8_Msk                    /*!< EXTI 8 configuration */
+#define EXTI_EXTICR3_EXTI8_0         (0x1UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR3_EXTI8_1         (0x2UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR3_EXTI8_2         (0x4UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR3_EXTI9_Pos       (8U)
+#define EXTI_EXTICR3_EXTI9_Msk       (0x7UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR3_EXTI9           EXTI_EXTICR3_EXTI9_Msk                    /*!< EXTI 9 configuration */
+#define EXTI_EXTICR3_EXTI9_0         (0x1UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR3_EXTI9_1         (0x2UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR3_EXTI9_2         (0x4UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR3_EXTI10_Pos      (16U)
+#define EXTI_EXTICR3_EXTI10_Msk      (0x7UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR3_EXTI10          EXTI_EXTICR3_EXTI10_Msk                   /*!< EXTI 10 configuration */
+#define EXTI_EXTICR3_EXTI10_0        (0x1UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR3_EXTI10_1        (0x2UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR3_EXTI10_2        (0x4UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR3_EXTI11_Pos      (24U)
+#define EXTI_EXTICR3_EXTI11_Msk      (0x7UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR3_EXTI11          EXTI_EXTICR3_EXTI11_Msk                   /*!< EXTI 11 configuration */
+#define EXTI_EXTICR3_EXTI11_0        (0x1UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR3_EXTI11_1        (0x2UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR3_EXTI11_2        (0x4UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR4 register  **************/
+#define EXTI_EXTICR4_EXTI12_Pos      (0U)
+#define EXTI_EXTICR4_EXTI12_Msk      (0x7UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000007 */
+#define EXTI_EXTICR4_EXTI12          EXTI_EXTICR4_EXTI12_Msk                   /*!< EXTI 12 configuration */
+#define EXTI_EXTICR4_EXTI12_0        (0x1UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000001 */
+#define EXTI_EXTICR4_EXTI12_1        (0x2UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000002 */
+#define EXTI_EXTICR4_EXTI12_2        (0x4UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000004 */
+#define EXTI_EXTICR4_EXTI13_Pos      (8U)
+#define EXTI_EXTICR4_EXTI13_Msk      (0x7UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000700 */
+#define EXTI_EXTICR4_EXTI13          EXTI_EXTICR4_EXTI13_Msk                   /*!< EXTI 13 configuration */
+#define EXTI_EXTICR4_EXTI13_0        (0x1UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000100 */
+#define EXTI_EXTICR4_EXTI13_1        (0x2UL << EXTI_EXTICR4_EXTI13_Pos)       /*!< 0x00000200 */
+#define EXTI_EXTICR4_EXTI13_2        (0x4UL << EXTI_EXTICR4_EXTI13_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR4_EXTI14_Pos      (16U)
+#define EXTI_EXTICR4_EXTI14_Msk      (0x7UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR4_EXTI14          EXTI_EXTICR4_EXTI14_Msk                   /*!< EXTI 14 configuration */
+#define EXTI_EXTICR4_EXTI14_0        (0x1UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR4_EXTI14_1        (0x2UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR4_EXTI14_2        (0x4UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR4_EXTI15_Pos      (24U)
+#define EXTI_EXTICR4_EXTI15_Msk      (0x7UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR4_EXTI15          EXTI_EXTICR4_EXTI15_Msk                   /*!< EXTI 15 configuration */
+#define EXTI_EXTICR4_EXTI15_0        (0x1UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR4_EXTI15_1        (0x2UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR4_EXTI15_2        (0x4UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x04000000 */
+
+/*******************  Bit definition for EXTI_IMR1 register  ******************/
+#define EXTI_IMR1_IM0_Pos            (0U)
+#define EXTI_IMR1_IM0_Msk            (0x1UL << EXTI_IMR1_IM0_Pos)              /*!< 0x00000001 */
+#define EXTI_IMR1_IM0                EXTI_IMR1_IM0_Msk                         /*!< Interrupt Mask on line 0 */
+#define EXTI_IMR1_IM1_Pos            (1U)
+#define EXTI_IMR1_IM1_Msk            (0x1UL << EXTI_IMR1_IM1_Pos)              /*!< 0x00000002 */
+#define EXTI_IMR1_IM1                EXTI_IMR1_IM1_Msk                         /*!< Interrupt Mask on line 1 */
+#define EXTI_IMR1_IM2_Pos            (2U)
+#define EXTI_IMR1_IM2_Msk            (0x1UL << EXTI_IMR1_IM2_Pos)              /*!< 0x00000004 */
+#define EXTI_IMR1_IM2                EXTI_IMR1_IM2_Msk                         /*!< Interrupt Mask on line 2 */
+#define EXTI_IMR1_IM3_Pos            (3U)
+#define EXTI_IMR1_IM3_Msk            (0x1UL << EXTI_IMR1_IM3_Pos)              /*!< 0x00000008 */
+#define EXTI_IMR1_IM3                EXTI_IMR1_IM3_Msk                         /*!< Interrupt Mask on line 3 */
+#define EXTI_IMR1_IM4_Pos            (4U)
+#define EXTI_IMR1_IM4_Msk            (0x1UL << EXTI_IMR1_IM4_Pos)              /*!< 0x00000010 */
+#define EXTI_IMR1_IM4                EXTI_IMR1_IM4_Msk                         /*!< Interrupt Mask on line 4 */
+#define EXTI_IMR1_IM5_Pos            (5U)
+#define EXTI_IMR1_IM5_Msk            (0x1UL << EXTI_IMR1_IM5_Pos)              /*!< 0x00000020 */
+#define EXTI_IMR1_IM5                EXTI_IMR1_IM5_Msk                         /*!< Interrupt Mask on line 5 */
+#define EXTI_IMR1_IM6_Pos            (6U)
+#define EXTI_IMR1_IM6_Msk            (0x1UL << EXTI_IMR1_IM6_Pos)              /*!< 0x00000040 */
+#define EXTI_IMR1_IM6                EXTI_IMR1_IM6_Msk                         /*!< Interrupt Mask on line 6 */
+#define EXTI_IMR1_IM7_Pos            (7U)
+#define EXTI_IMR1_IM7_Msk            (0x1UL << EXTI_IMR1_IM7_Pos)              /*!< 0x00000080 */
+#define EXTI_IMR1_IM7                EXTI_IMR1_IM7_Msk                         /*!< Interrupt Mask on line 7 */
+#define EXTI_IMR1_IM8_Pos            (8U)
+#define EXTI_IMR1_IM8_Msk            (0x1UL << EXTI_IMR1_IM8_Pos)              /*!< 0x00000100 */
+#define EXTI_IMR1_IM8                EXTI_IMR1_IM8_Msk                         /*!< Interrupt Mask on line 8 */
+#define EXTI_IMR1_IM9_Pos            (9U)
+#define EXTI_IMR1_IM9_Msk            (0x1UL << EXTI_IMR1_IM9_Pos)              /*!< 0x00000200 */
+#define EXTI_IMR1_IM9                EXTI_IMR1_IM9_Msk                         /*!< Interrupt Mask on line 9 */
+#define EXTI_IMR1_IM10_Pos           (10U)
+#define EXTI_IMR1_IM10_Msk           (0x1UL << EXTI_IMR1_IM10_Pos)             /*!< 0x00000400 */
+#define EXTI_IMR1_IM10               EXTI_IMR1_IM10_Msk                        /*!< Interrupt Mask on line 10 */
+#define EXTI_IMR1_IM11_Pos           (11U)
+#define EXTI_IMR1_IM11_Msk           (0x1UL << EXTI_IMR1_IM11_Pos)             /*!< 0x00000800 */
+#define EXTI_IMR1_IM11               EXTI_IMR1_IM11_Msk                        /*!< Interrupt Mask on line 11 */
+#define EXTI_IMR1_IM12_Pos           (12U)
+#define EXTI_IMR1_IM12_Msk           (0x1UL << EXTI_IMR1_IM12_Pos)             /*!< 0x00001000 */
+#define EXTI_IMR1_IM12               EXTI_IMR1_IM12_Msk                        /*!< Interrupt Mask on line 12 */
+#define EXTI_IMR1_IM13_Pos           (13U)
+#define EXTI_IMR1_IM13_Msk           (0x1UL << EXTI_IMR1_IM13_Pos)             /*!< 0x00002000 */
+#define EXTI_IMR1_IM13               EXTI_IMR1_IM13_Msk                        /*!< Interrupt Mask on line 13 */
+#define EXTI_IMR1_IM14_Pos           (14U)
+#define EXTI_IMR1_IM14_Msk           (0x1UL << EXTI_IMR1_IM14_Pos)             /*!< 0x00004000 */
+#define EXTI_IMR1_IM14               EXTI_IMR1_IM14_Msk                        /*!< Interrupt Mask on line 14 */
+#define EXTI_IMR1_IM15_Pos           (15U)
+#define EXTI_IMR1_IM15_Msk           (0x1UL << EXTI_IMR1_IM15_Pos)             /*!< 0x00008000 */
+#define EXTI_IMR1_IM15               EXTI_IMR1_IM15_Msk                        /*!< Interrupt Mask on line 15 */
+#define EXTI_IMR1_IM19_Pos           (19U)
+#define EXTI_IMR1_IM19_Msk           (0x1UL << EXTI_IMR1_IM19_Pos)             /*!< 0x00080000 */
+#define EXTI_IMR1_IM19               EXTI_IMR1_IM19_Msk                        /*!< Interrupt Mask on line 19 */
+#define EXTI_IMR1_IM21_Pos           (21U)
+#define EXTI_IMR1_IM21_Msk           (0x1UL << EXTI_IMR1_IM21_Pos)             /*!< 0x00200000 */
+#define EXTI_IMR1_IM21               EXTI_IMR1_IM21_Msk                        /*!< Interrupt Mask on line 21 */
+#define EXTI_IMR1_IM22_Pos           (22U)
+#define EXTI_IMR1_IM22_Msk           (0x1UL << EXTI_IMR1_IM22_Pos)             /*!< 0x00400000 */
+#define EXTI_IMR1_IM22               EXTI_IMR1_IM22_Msk                        /*!< Interrupt Mask on line 22 */
+#define EXTI_IMR1_IM23_Pos           (23U)
+#define EXTI_IMR1_IM23_Msk           (0x1UL << EXTI_IMR1_IM23_Pos)             /*!< 0x00800000 */
+#define EXTI_IMR1_IM23               EXTI_IMR1_IM23_Msk                        /*!< Interrupt Mask on line 23 */
+#define EXTI_IMR1_IM24_Pos           (24U)
+#define EXTI_IMR1_IM24_Msk           (0x1UL << EXTI_IMR1_IM24_Pos)             /*!< 0x01000000 */
+#define EXTI_IMR1_IM24               EXTI_IMR1_IM24_Msk                        /*!< Interrupt Mask on line 24 */
+#define EXTI_IMR1_IM25_Pos           (25U)
+#define EXTI_IMR1_IM25_Msk           (0x1UL << EXTI_IMR1_IM25_Pos)             /*!< 0x02000000 */
+#define EXTI_IMR1_IM25               EXTI_IMR1_IM25_Msk                        /*!< Interrupt Mask on line 25 */
+#define EXTI_IMR1_IM26_Pos           (26U)
+#define EXTI_IMR1_IM26_Msk           (0x1UL << EXTI_IMR1_IM26_Pos)             /*!< 0x04000000 */
+#define EXTI_IMR1_IM26               EXTI_IMR1_IM26_Msk                        /*!< Interrupt Mask on line 26 */
+#define EXTI_IMR1_IM31_Pos           (31U)
+#define EXTI_IMR1_IM31_Msk           (0x1UL << EXTI_IMR1_IM31_Pos)              /*!< 0x80000000 */
+#define EXTI_IMR1_IM31               EXTI_IMR1_IM31_Msk                        /*!< Interrupt Mask on line 31 */
+#define EXTI_IMR1_IM_Pos             (0U)
+#define EXTI_IMR1_IM_Msk             (0x87E8FFFFUL << EXTI_IMR1_IM_Pos)        /*!< 0x87E8FFFF */
+#define EXTI_IMR1_IM                 EXTI_IMR1_IM_Msk                          /*!< Interrupt Mask All */
+
+/*******************  Bit definition for EXTI_IMR2 register  ******************/
+#define EXTI_IMR2_IM36_Pos           (4U)
+#define EXTI_IMR2_IM36_Msk           (0x1UL << EXTI_IMR2_IM36_Pos)             /*!< 0x00000010 */
+#define EXTI_IMR2_IM36               EXTI_IMR2_IM36_Msk                        /*!< Interrupt Mask on line 36 */
+#define EXTI_IMR2_IM_Pos             (0U)
+#define EXTI_IMR2_IM_Msk             (0x10UL << EXTI_IMR2_IM_Pos)               /*!< 0x00000010 */
+#define EXTI_IMR2_IM                 EXTI_IMR2_IM_Msk                          /*!< Interrupt Mask All */
+
+/*******************  Bit definition for EXTI_EMR1 register  ******************/
+#define EXTI_EMR1_EM0_Pos            (0U)
+#define EXTI_EMR1_EM0_Msk            (0x1UL << EXTI_EMR1_EM0_Pos)              /*!< 0x00000001 */
+#define EXTI_EMR1_EM0                EXTI_EMR1_EM0_Msk                         /*!< Event Mask on line 0 */
+#define EXTI_EMR1_EM1_Pos            (1U)
+#define EXTI_EMR1_EM1_Msk            (0x1UL << EXTI_EMR1_EM1_Pos)              /*!< 0x00000002 */
+#define EXTI_EMR1_EM1                EXTI_EMR1_EM1_Msk                         /*!< Event Mask on line 1 */
+#define EXTI_EMR1_EM2_Pos            (2U)
+#define EXTI_EMR1_EM2_Msk            (0x1UL << EXTI_EMR1_EM2_Pos)              /*!< 0x00000004 */
+#define EXTI_EMR1_EM2                EXTI_EMR1_EM2_Msk                         /*!< Event Mask on line 2 */
+#define EXTI_EMR1_EM3_Pos            (3U)
+#define EXTI_EMR1_EM3_Msk            (0x1UL << EXTI_EMR1_EM3_Pos)              /*!< 0x00000008 */
+#define EXTI_EMR1_EM3                EXTI_EMR1_EM3_Msk                         /*!< Event Mask on line 3 */
+#define EXTI_EMR1_EM4_Pos            (4U)
+#define EXTI_EMR1_EM4_Msk            (0x1UL << EXTI_EMR1_EM4_Pos)              /*!< 0x00000010 */
+#define EXTI_EMR1_EM4                EXTI_EMR1_EM4_Msk                         /*!< Event Mask on line 4 */
+#define EXTI_EMR1_EM5_Pos            (5U)
+#define EXTI_EMR1_EM5_Msk            (0x1UL << EXTI_EMR1_EM5_Pos)              /*!< 0x00000020 */
+#define EXTI_EMR1_EM5                EXTI_EMR1_EM5_Msk                         /*!< Event Mask on line 5 */
+#define EXTI_EMR1_EM6_Pos            (6U)
+#define EXTI_EMR1_EM6_Msk            (0x1UL << EXTI_EMR1_EM6_Pos)              /*!< 0x00000040 */
+#define EXTI_EMR1_EM6                EXTI_EMR1_EM6_Msk                         /*!< Event Mask on line 6 */
+#define EXTI_EMR1_EM7_Pos            (7U)
+#define EXTI_EMR1_EM7_Msk            (0x1UL << EXTI_EMR1_EM7_Pos)              /*!< 0x00000080 */
+#define EXTI_EMR1_EM7                EXTI_EMR1_EM7_Msk                         /*!< Event Mask on line 7 */
+#define EXTI_EMR1_EM8_Pos            (8U)
+#define EXTI_EMR1_EM8_Msk            (0x1UL << EXTI_EMR1_EM8_Pos)              /*!< 0x00000100 */
+#define EXTI_EMR1_EM8                EXTI_EMR1_EM8_Msk                         /*!< Event Mask on line 8 */
+#define EXTI_EMR1_EM9_Pos            (9U)
+#define EXTI_EMR1_EM9_Msk            (0x1UL << EXTI_EMR1_EM9_Pos)              /*!< 0x00000200 */
+#define EXTI_EMR1_EM9                EXTI_EMR1_EM9_Msk                         /*!< Event Mask on line 9 */
+#define EXTI_EMR1_EM10_Pos           (10U)
+#define EXTI_EMR1_EM10_Msk           (0x1UL << EXTI_EMR1_EM10_Pos)             /*!< 0x00000400 */
+#define EXTI_EMR1_EM10               EXTI_EMR1_EM10_Msk                        /*!< Event Mask on line 10 */
+#define EXTI_EMR1_EM11_Pos           (11U)
+#define EXTI_EMR1_EM11_Msk           (0x1UL << EXTI_EMR1_EM11_Pos)             /*!< 0x00000800 */
+#define EXTI_EMR1_EM11               EXTI_EMR1_EM11_Msk                        /*!< Event Mask on line 11 */
+#define EXTI_EMR1_EM12_Pos           (12U)
+#define EXTI_EMR1_EM12_Msk           (0x1UL << EXTI_EMR1_EM12_Pos)             /*!< 0x00001000 */
+#define EXTI_EMR1_EM12               EXTI_EMR1_EM12_Msk                        /*!< Event Mask on line 12 */
+#define EXTI_EMR1_EM13_Pos           (13U)
+#define EXTI_EMR1_EM13_Msk           (0x1UL << EXTI_EMR1_EM13_Pos)             /*!< 0x00002000 */
+#define EXTI_EMR1_EM13               EXTI_EMR1_EM13_Msk                        /*!< Event Mask on line 13 */
+#define EXTI_EMR1_EM14_Pos           (14U)
+#define EXTI_EMR1_EM14_Msk           (0x1UL << EXTI_EMR1_EM14_Pos)             /*!< 0x00004000 */
+#define EXTI_EMR1_EM14               EXTI_EMR1_EM14_Msk                        /*!< Event Mask on line 14 */
+#define EXTI_EMR1_EM15_Pos           (15U)
+#define EXTI_EMR1_EM15_Msk           (0x1UL << EXTI_EMR1_EM15_Pos)             /*!< 0x00008000 */
+#define EXTI_EMR1_EM15               EXTI_EMR1_EM15_Msk                        /*!< Event Mask on line 15 */
+#define EXTI_EMR1_EM19_Pos           (19U)
+#define EXTI_EMR1_EM19_Msk           (0x1UL << EXTI_EMR1_EM19_Pos)             /*!< 0x00080000 */
+#define EXTI_EMR1_EM19               EXTI_EMR1_EM19_Msk                        /*!< Event Mask on line 19 */
+#define EXTI_EMR1_EM21_Pos           (21U)
+#define EXTI_EMR1_EM21_Msk           (0x1UL << EXTI_EMR1_EM21_Pos)             /*!< 0x00200000 */
+#define EXTI_EMR1_EM21               EXTI_EMR1_EM21_Msk                        /*!< Event Mask on line 21 */
+#define EXTI_EMR1_EM22_Pos           (22U)
+#define EXTI_EMR1_EM22_Msk           (0x1UL << EXTI_EMR1_EM22_Pos)             /*!< 0x00400000 */
+#define EXTI_EMR1_EM22               EXTI_EMR1_EM22_Msk                        /*!< Event Mask on line 22 */
+#define EXTI_EMR1_EM23_Pos           (23U)
+#define EXTI_EMR1_EM23_Msk           (0x1UL << EXTI_EMR1_EM23_Pos)             /*!< 0x00800000 */
+#define EXTI_EMR1_EM23               EXTI_EMR1_EM23_Msk                        /*!< Event Mask on line 23 */
+#define EXTI_EMR1_EM24_Pos           (24U)
+#define EXTI_EMR1_EM24_Msk           (0x1UL << EXTI_EMR1_EM24_Pos)             /*!< 0x01000000 */
+#define EXTI_EMR1_EM24               EXTI_EMR1_EM24_Msk                        /*!< Event Mask on line 24 */
+#define EXTI_EMR1_EM25_Pos           (25U)
+#define EXTI_EMR1_EM25_Msk           (0x1UL << EXTI_EMR1_EM25_Pos)             /*!< 0x02000000 */
+#define EXTI_EMR1_EM25               EXTI_EMR1_EM25_Msk                        /*!< Event Mask on line 25 */
+#define EXTI_EMR1_EM26_Pos           (26U)
+#define EXTI_EMR1_EM26_Msk           (0x1UL << EXTI_EMR1_EM26_Pos)             /*!< 0x04000000 */
+#define EXTI_EMR1_EM26               EXTI_EMR1_EM26_Msk                        /*!< Event Mask on line 26 */
+#define EXTI_EMR1_EM31_Pos           (31U)
+#define EXTI_EMR1_EM31_Msk           (0x1UL << EXTI_EMR1_EM31_Pos)             /*!< 0x80000000 */
+#define EXTI_EMR1_EM31               EXTI_EMR1_EM31_Msk                        /*!< Event Mask on line 31 */
+
+/*******************  Bit definition for EXTI_EMR2 register  ******************/
+#define EXTI_EMR2_EM36_Pos           (4U)
+#define EXTI_EMR2_EM36_Msk           (0x1UL << EXTI_EMR2_EM36_Pos)             /*!< 0x00000010 */
+#define EXTI_EMR2_EM36               EXTI_EMR2_EM36_Msk                        /*!< Event Mask on line 36 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                 Flexible Datarate Controller Area Network                  */
+/*                                                                            */
+/******************************************************************************/
+/*!<FDCAN control and status registers */
+/*****************  Bit definition for FDCAN_CREL register  *******************/
+#define FDCAN_CREL_DAY_Pos        (0U)
+#define FDCAN_CREL_DAY_Msk        (0xFFUL << FDCAN_CREL_DAY_Pos)               /*!< 0x000000FF */
+#define FDCAN_CREL_DAY            FDCAN_CREL_DAY_Msk                           /*!<Timestamp Day                           */
+#define FDCAN_CREL_MON_Pos        (8U)
+#define FDCAN_CREL_MON_Msk        (0xFFUL << FDCAN_CREL_MON_Pos)               /*!< 0x0000FF00 */
+#define FDCAN_CREL_MON            FDCAN_CREL_MON_Msk                           /*!<Timestamp Month                         */
+#define FDCAN_CREL_YEAR_Pos       (16U)
+#define FDCAN_CREL_YEAR_Msk       (0xFUL << FDCAN_CREL_YEAR_Pos)               /*!< 0x000F0000 */
+#define FDCAN_CREL_YEAR           FDCAN_CREL_YEAR_Msk                          /*!<Timestamp Year                          */
+#define FDCAN_CREL_SUBSTEP_Pos    (20U)
+#define FDCAN_CREL_SUBSTEP_Msk    (0xFUL << FDCAN_CREL_SUBSTEP_Pos)            /*!< 0x00F00000 */
+#define FDCAN_CREL_SUBSTEP        FDCAN_CREL_SUBSTEP_Msk                       /*!<Sub-step of Core release                */
+#define FDCAN_CREL_STEP_Pos       (24U)
+#define FDCAN_CREL_STEP_Msk       (0xFUL << FDCAN_CREL_STEP_Pos)               /*!< 0x0F000000 */
+#define FDCAN_CREL_STEP           FDCAN_CREL_STEP_Msk                          /*!<Step of Core release                    */
+#define FDCAN_CREL_REL_Pos        (28U)
+#define FDCAN_CREL_REL_Msk        (0xFUL << FDCAN_CREL_REL_Pos)                /*!< 0xF0000000 */
+#define FDCAN_CREL_REL            FDCAN_CREL_REL_Msk                           /*!<Core release                            */
+
+/*****************  Bit definition for FDCAN_ENDN register  *******************/
+#define FDCAN_ENDN_ETV_Pos        (0U)
+#define FDCAN_ENDN_ETV_Msk        (0xFFFFFFFFUL << FDCAN_ENDN_ETV_Pos)         /*!< 0xFFFFFFFF */
+#define FDCAN_ENDN_ETV            FDCAN_ENDN_ETV_Msk                           /*!<Endianness Test Value                    */
+
+/*****************  Bit definition for FDCAN_DBTP register  *******************/
+#define FDCAN_DBTP_DSJW_Pos       (0U)
+#define FDCAN_DBTP_DSJW_Msk       (0xFUL << FDCAN_DBTP_DSJW_Pos)               /*!< 0x0000000F */
+#define FDCAN_DBTP_DSJW           FDCAN_DBTP_DSJW_Msk                          /*!<Synchronization Jump Width              */
+#define FDCAN_DBTP_DTSEG2_Pos     (4U)
+#define FDCAN_DBTP_DTSEG2_Msk     (0xFUL << FDCAN_DBTP_DTSEG2_Pos)             /*!< 0x000000F0 */
+#define FDCAN_DBTP_DTSEG2         FDCAN_DBTP_DTSEG2_Msk                        /*!<Data time segment after sample point    */
+#define FDCAN_DBTP_DTSEG1_Pos     (8U)
+#define FDCAN_DBTP_DTSEG1_Msk     (0x1FUL << FDCAN_DBTP_DTSEG1_Pos)            /*!< 0x00001F00 */
+#define FDCAN_DBTP_DTSEG1         FDCAN_DBTP_DTSEG1_Msk                        /*!<Data time segment before sample point   */
+#define FDCAN_DBTP_DBRP_Pos       (16U)
+#define FDCAN_DBTP_DBRP_Msk       (0x1FUL << FDCAN_DBTP_DBRP_Pos)              /*!< 0x001F0000 */
+#define FDCAN_DBTP_DBRP           FDCAN_DBTP_DBRP_Msk                          /*!<Data BIt Rate Prescaler                 */
+#define FDCAN_DBTP_TDC_Pos        (23U)
+#define FDCAN_DBTP_TDC_Msk        (0x1UL << FDCAN_DBTP_TDC_Pos)                /*!< 0x00800000 */
+#define FDCAN_DBTP_TDC            FDCAN_DBTP_TDC_Msk                           /*!<Transceiver Delay Compensation          */
+
+/*****************  Bit definition for FDCAN_TEST register  *******************/
+#define FDCAN_TEST_LBCK_Pos       (4U)
+#define FDCAN_TEST_LBCK_Msk       (0x1UL << FDCAN_TEST_LBCK_Pos)               /*!< 0x00000010 */
+#define FDCAN_TEST_LBCK           FDCAN_TEST_LBCK_Msk                          /*!<Loop Back mode                           */
+#define FDCAN_TEST_TX_Pos         (5U)
+#define FDCAN_TEST_TX_Msk         (0x3UL << FDCAN_TEST_TX_Pos)                 /*!< 0x00000060 */
+#define FDCAN_TEST_TX             FDCAN_TEST_TX_Msk                            /*!<Control of Transmit Pin                  */
+#define FDCAN_TEST_RX_Pos         (7U)
+#define FDCAN_TEST_RX_Msk         (0x1UL << FDCAN_TEST_RX_Pos)                 /*!< 0x00000080 */
+#define FDCAN_TEST_RX             FDCAN_TEST_RX_Msk                            /*!<Receive Pin                              */
+
+/*****************  Bit definition for FDCAN_RWD register  ********************/
+#define FDCAN_RWD_WDC_Pos         (0U)
+#define FDCAN_RWD_WDC_Msk         (0xFFUL << FDCAN_RWD_WDC_Pos)                /*!< 0x000000FF */
+#define FDCAN_RWD_WDC             FDCAN_RWD_WDC_Msk                            /*!<Watchdog configuration                   */
+#define FDCAN_RWD_WDV_Pos         (8U)
+#define FDCAN_RWD_WDV_Msk         (0xFFUL << FDCAN_RWD_WDV_Pos)                /*!< 0x0000FF00 */
+#define FDCAN_RWD_WDV             FDCAN_RWD_WDV_Msk                            /*!<Watchdog value                           */
+
+/*****************  Bit definition for FDCAN_CCCR register  ********************/
+#define FDCAN_CCCR_INIT_Pos       (0U)
+#define FDCAN_CCCR_INIT_Msk       (0x1UL << FDCAN_CCCR_INIT_Pos)               /*!< 0x00000001 */
+#define FDCAN_CCCR_INIT           FDCAN_CCCR_INIT_Msk                          /*!<Initialization                           */
+#define FDCAN_CCCR_CCE_Pos        (1U)
+#define FDCAN_CCCR_CCE_Msk        (0x1UL << FDCAN_CCCR_CCE_Pos)                /*!< 0x00000002 */
+#define FDCAN_CCCR_CCE            FDCAN_CCCR_CCE_Msk                           /*!<Configuration Change Enable              */
+#define FDCAN_CCCR_ASM_Pos        (2U)
+#define FDCAN_CCCR_ASM_Msk        (0x1UL << FDCAN_CCCR_ASM_Pos)                /*!< 0x00000004 */
+#define FDCAN_CCCR_ASM            FDCAN_CCCR_ASM_Msk                           /*!<ASM Restricted Operation Mode            */
+#define FDCAN_CCCR_CSA_Pos        (3U)
+#define FDCAN_CCCR_CSA_Msk        (0x1UL << FDCAN_CCCR_CSA_Pos)                /*!< 0x00000008 */
+#define FDCAN_CCCR_CSA            FDCAN_CCCR_CSA_Msk                           /*!<Clock Stop Acknowledge                   */
+#define FDCAN_CCCR_CSR_Pos        (4U)
+#define FDCAN_CCCR_CSR_Msk        (0x1UL << FDCAN_CCCR_CSR_Pos)                /*!< 0x00000010 */
+#define FDCAN_CCCR_CSR            FDCAN_CCCR_CSR_Msk                           /*!<Clock Stop Request                       */
+#define FDCAN_CCCR_MON_Pos        (5U)
+#define FDCAN_CCCR_MON_Msk        (0x1UL << FDCAN_CCCR_MON_Pos)                /*!< 0x00000020 */
+#define FDCAN_CCCR_MON            FDCAN_CCCR_MON_Msk                           /*!<Bus Monitoring Mode                      */
+#define FDCAN_CCCR_DAR_Pos        (6U)
+#define FDCAN_CCCR_DAR_Msk        (0x1UL << FDCAN_CCCR_DAR_Pos)                /*!< 0x00000040 */
+#define FDCAN_CCCR_DAR            FDCAN_CCCR_DAR_Msk                           /*!<Disable Automatic Retransmission         */
+#define FDCAN_CCCR_TEST_Pos       (7U)
+#define FDCAN_CCCR_TEST_Msk       (0x1UL << FDCAN_CCCR_TEST_Pos)               /*!< 0x00000080 */
+#define FDCAN_CCCR_TEST           FDCAN_CCCR_TEST_Msk                          /*!<Test Mode Enable                         */
+#define FDCAN_CCCR_FDOE_Pos       (8U)
+#define FDCAN_CCCR_FDOE_Msk       (0x1UL << FDCAN_CCCR_FDOE_Pos)               /*!< 0x00000100 */
+#define FDCAN_CCCR_FDOE           FDCAN_CCCR_FDOE_Msk                          /*!<FD Operation Enable                      */
+#define FDCAN_CCCR_BRSE_Pos       (9U)
+#define FDCAN_CCCR_BRSE_Msk       (0x1UL << FDCAN_CCCR_BRSE_Pos)               /*!< 0x00000200 */
+#define FDCAN_CCCR_BRSE           FDCAN_CCCR_BRSE_Msk                          /*!<FDCAN Bit Rate Switching                 */
+#define FDCAN_CCCR_PXHD_Pos       (12U)
+#define FDCAN_CCCR_PXHD_Msk       (0x1UL << FDCAN_CCCR_PXHD_Pos)               /*!< 0x00001000 */
+#define FDCAN_CCCR_PXHD           FDCAN_CCCR_PXHD_Msk                          /*!<Protocol Exception Handling Disable      */
+#define FDCAN_CCCR_EFBI_Pos       (13U)
+#define FDCAN_CCCR_EFBI_Msk       (0x1UL << FDCAN_CCCR_EFBI_Pos)               /*!< 0x00002000 */
+#define FDCAN_CCCR_EFBI           FDCAN_CCCR_EFBI_Msk                          /*!<Edge Filtering during Bus Integration    */
+#define FDCAN_CCCR_TXP_Pos        (14U)
+#define FDCAN_CCCR_TXP_Msk        (0x1UL << FDCAN_CCCR_TXP_Pos)                /*!< 0x00004000 */
+#define FDCAN_CCCR_TXP            FDCAN_CCCR_TXP_Msk                           /*!<Two CAN bit times Pause                  */
+#define FDCAN_CCCR_NISO_Pos       (15U)
+#define FDCAN_CCCR_NISO_Msk       (0x1UL << FDCAN_CCCR_NISO_Pos)               /*!< 0x00008000 */
+#define FDCAN_CCCR_NISO           FDCAN_CCCR_NISO_Msk                          /*!<Non ISO Operation                        */
+
+/*****************  Bit definition for FDCAN_NBTP register  ********************/
+#define FDCAN_NBTP_NTSEG2_Pos     (0U)
+#define FDCAN_NBTP_NTSEG2_Msk     (0x7FUL << FDCAN_NBTP_NTSEG2_Pos)            /*!< 0x0000007F */
+#define FDCAN_NBTP_NTSEG2         FDCAN_NBTP_NTSEG2_Msk                        /*!<Nominal Time segment after sample point  */
+#define FDCAN_NBTP_NTSEG1_Pos     (8U)
+#define FDCAN_NBTP_NTSEG1_Msk     (0xFFUL << FDCAN_NBTP_NTSEG1_Pos)            /*!< 0x0000FF00 */
+#define FDCAN_NBTP_NTSEG1         FDCAN_NBTP_NTSEG1_Msk                        /*!<Nominal Time segment before sample point */
+#define FDCAN_NBTP_NBRP_Pos       (16U)
+#define FDCAN_NBTP_NBRP_Msk       (0x1FFUL << FDCAN_NBTP_NBRP_Pos)             /*!< 0x01FF0000 */
+#define FDCAN_NBTP_NBRP           FDCAN_NBTP_NBRP_Msk                          /*!<Bit Rate Prescaler                       */
+#define FDCAN_NBTP_NSJW_Pos       (25U)
+#define FDCAN_NBTP_NSJW_Msk       (0x7FUL << FDCAN_NBTP_NSJW_Pos)              /*!< 0xFE000000 */
+#define FDCAN_NBTP_NSJW           FDCAN_NBTP_NSJW_Msk                          /*!<Nominal (Re)Synchronization Jump Width   */
+
+/*****************  Bit definition for FDCAN_TSCC register  ********************/
+#define FDCAN_TSCC_TSS_Pos        (0U)
+#define FDCAN_TSCC_TSS_Msk        (0x3UL << FDCAN_TSCC_TSS_Pos)                /*!< 0x00000003 */
+#define FDCAN_TSCC_TSS            FDCAN_TSCC_TSS_Msk                           /*!<Timestamp Select                         */
+#define FDCAN_TSCC_TCP_Pos        (16U)
+#define FDCAN_TSCC_TCP_Msk        (0xFUL << FDCAN_TSCC_TCP_Pos)                /*!< 0x000F0000 */
+#define FDCAN_TSCC_TCP            FDCAN_TSCC_TCP_Msk                           /*!<Timestamp Counter Prescaler              */
+
+/*****************  Bit definition for FDCAN_TSCV register  ********************/
+#define FDCAN_TSCV_TSC_Pos        (0U)
+#define FDCAN_TSCV_TSC_Msk        (0xFFFFUL << FDCAN_TSCV_TSC_Pos)             /*!< 0x0000FFFF */
+#define FDCAN_TSCV_TSC            FDCAN_TSCV_TSC_Msk                           /*!<Timestamp Counter                        */
+
+/*****************  Bit definition for FDCAN_TOCC register  ********************/
+#define FDCAN_TOCC_ETOC_Pos       (0U)
+#define FDCAN_TOCC_ETOC_Msk       (0x1UL << FDCAN_TOCC_ETOC_Pos)               /*!< 0x00000001 */
+#define FDCAN_TOCC_ETOC           FDCAN_TOCC_ETOC_Msk                          /*!<Enable Timeout Counter                   */
+#define FDCAN_TOCC_TOS_Pos        (1U)
+#define FDCAN_TOCC_TOS_Msk        (0x3UL << FDCAN_TOCC_TOS_Pos)                /*!< 0x00000006 */
+#define FDCAN_TOCC_TOS            FDCAN_TOCC_TOS_Msk                           /*!<Timeout Select                           */
+#define FDCAN_TOCC_TOP_Pos        (16U)
+#define FDCAN_TOCC_TOP_Msk        (0xFFFFUL << FDCAN_TOCC_TOP_Pos)             /*!< 0xFFFF0000 */
+#define FDCAN_TOCC_TOP            FDCAN_TOCC_TOP_Msk                           /*!<Timeout Period                           */
+
+/*****************  Bit definition for FDCAN_TOCV register  ********************/
+#define FDCAN_TOCV_TOC_Pos        (0U)
+#define FDCAN_TOCV_TOC_Msk        (0xFFFFUL << FDCAN_TOCV_TOC_Pos)             /*!< 0x0000FFFF */
+#define FDCAN_TOCV_TOC            FDCAN_TOCV_TOC_Msk                           /*!<Timeout Counter                          */
+
+/*****************  Bit definition for FDCAN_ECR register  *********************/
+#define FDCAN_ECR_TEC_Pos         (0U)
+#define FDCAN_ECR_TEC_Msk         (0xFFUL << FDCAN_ECR_TEC_Pos)                /*!< 0x000000FF */
+#define FDCAN_ECR_TEC             FDCAN_ECR_TEC_Msk                            /*!<Transmit Error Counter                   */
+#define FDCAN_ECR_REC_Pos         (8U)
+#define FDCAN_ECR_REC_Msk         (0x7FUL << FDCAN_ECR_REC_Pos)                /*!< 0x00007F00 */
+#define FDCAN_ECR_REC             FDCAN_ECR_REC_Msk                            /*!<Receive Error Counter                    */
+#define FDCAN_ECR_RP_Pos          (15U)
+#define FDCAN_ECR_RP_Msk          (0x1UL << FDCAN_ECR_RP_Pos)                  /*!< 0x00008000 */
+#define FDCAN_ECR_RP              FDCAN_ECR_RP_Msk                             /*!<Receive Error Passive                    */
+#define FDCAN_ECR_CEL_Pos         (16U)
+#define FDCAN_ECR_CEL_Msk         (0xFFUL << FDCAN_ECR_CEL_Pos)                /*!< 0x00FF0000 */
+#define FDCAN_ECR_CEL             FDCAN_ECR_CEL_Msk                            /*!<CAN Error Logging                        */
+
+/*****************  Bit definition for FDCAN_PSR register  *********************/
+#define FDCAN_PSR_LEC_Pos         (0U)
+#define FDCAN_PSR_LEC_Msk         (0x7UL << FDCAN_PSR_LEC_Pos)                 /*!< 0x00000007 */
+#define FDCAN_PSR_LEC             FDCAN_PSR_LEC_Msk                            /*!<Last Error Code                          */
+#define FDCAN_PSR_ACT_Pos         (3U)
+#define FDCAN_PSR_ACT_Msk         (0x3UL << FDCAN_PSR_ACT_Pos)                 /*!< 0x00000018 */
+#define FDCAN_PSR_ACT             FDCAN_PSR_ACT_Msk                            /*!<Activity                                 */
+#define FDCAN_PSR_EP_Pos          (5U)
+#define FDCAN_PSR_EP_Msk          (0x1UL << FDCAN_PSR_EP_Pos)                  /*!< 0x00000020 */
+#define FDCAN_PSR_EP              FDCAN_PSR_EP_Msk                             /*!<Error Passive                            */
+#define FDCAN_PSR_EW_Pos          (6U)
+#define FDCAN_PSR_EW_Msk          (0x1UL << FDCAN_PSR_EW_Pos)                  /*!< 0x00000040 */
+#define FDCAN_PSR_EW              FDCAN_PSR_EW_Msk                             /*!<Warning Status                           */
+#define FDCAN_PSR_BO_Pos          (7U)
+#define FDCAN_PSR_BO_Msk          (0x1UL << FDCAN_PSR_BO_Pos)                  /*!< 0x00000080 */
+#define FDCAN_PSR_BO              FDCAN_PSR_BO_Msk                             /*!<Bus_Off Status                           */
+#define FDCAN_PSR_DLEC_Pos        (8U)
+#define FDCAN_PSR_DLEC_Msk        (0x7UL << FDCAN_PSR_DLEC_Pos)                /*!< 0x00000700 */
+#define FDCAN_PSR_DLEC            FDCAN_PSR_DLEC_Msk                           /*!<Data Last Error Code                     */
+#define FDCAN_PSR_RESI_Pos        (11U)
+#define FDCAN_PSR_RESI_Msk        (0x1UL << FDCAN_PSR_RESI_Pos)                /*!< 0x00000800 */
+#define FDCAN_PSR_RESI            FDCAN_PSR_RESI_Msk                           /*!<ESI flag of last received FDCAN Message  */
+#define FDCAN_PSR_RBRS_Pos        (12U)
+#define FDCAN_PSR_RBRS_Msk        (0x1UL << FDCAN_PSR_RBRS_Pos)                /*!< 0x00001000 */
+#define FDCAN_PSR_RBRS            FDCAN_PSR_RBRS_Msk                           /*!<BRS flag of last received FDCAN Message  */
+#define FDCAN_PSR_REDL_Pos        (13U)
+#define FDCAN_PSR_REDL_Msk        (0x1UL << FDCAN_PSR_REDL_Pos)                /*!< 0x00002000 */
+#define FDCAN_PSR_REDL            FDCAN_PSR_REDL_Msk                           /*!<Received FDCAN Message                   */
+#define FDCAN_PSR_PXE_Pos         (14U)
+#define FDCAN_PSR_PXE_Msk         (0x1UL << FDCAN_PSR_PXE_Pos)                 /*!< 0x00004000 */
+#define FDCAN_PSR_PXE             FDCAN_PSR_PXE_Msk                            /*!<Protocol Exception Event                 */
+#define FDCAN_PSR_TDCV_Pos        (16U)
+#define FDCAN_PSR_TDCV_Msk        (0x7FUL << FDCAN_PSR_TDCV_Pos)               /*!< 0x007F0000 */
+#define FDCAN_PSR_TDCV            FDCAN_PSR_TDCV_Msk                           /*!<Transmitter Delay Compensation Value     */
+
+/*****************  Bit definition for FDCAN_TDCR register  ********************/
+#define FDCAN_TDCR_TDCF_Pos       (0U)
+#define FDCAN_TDCR_TDCF_Msk       (0x7FUL << FDCAN_TDCR_TDCF_Pos)              /*!< 0x0000007F */
+#define FDCAN_TDCR_TDCF           FDCAN_TDCR_TDCF_Msk                          /*!<Transmitter Delay Compensation Filter    */
+#define FDCAN_TDCR_TDCO_Pos       (8U)
+#define FDCAN_TDCR_TDCO_Msk       (0x7FUL << FDCAN_TDCR_TDCO_Pos)              /*!< 0x00007F00 */
+#define FDCAN_TDCR_TDCO           FDCAN_TDCR_TDCO_Msk                          /*!<Transmitter Delay Compensation Offset    */
+
+/*****************  Bit definition for FDCAN_IR register  **********************/
+#define FDCAN_IR_RF0N_Pos         (0U)
+#define FDCAN_IR_RF0N_Msk         (0x1UL << FDCAN_IR_RF0N_Pos)                 /*!< 0x00000001 */
+#define FDCAN_IR_RF0N             FDCAN_IR_RF0N_Msk                            /*!<Rx FIFO 0 New Message                    */
+#define FDCAN_IR_RF0F_Pos         (1U)
+#define FDCAN_IR_RF0F_Msk         (0x1UL << FDCAN_IR_RF0F_Pos)                 /*!< 0x00000002 */
+#define FDCAN_IR_RF0F             FDCAN_IR_RF0F_Msk                            /*!<Rx FIFO 0 Full                           */
+#define FDCAN_IR_RF0L_Pos         (2U)
+#define FDCAN_IR_RF0L_Msk         (0x1UL << FDCAN_IR_RF0L_Pos)                 /*!< 0x00000004 */
+#define FDCAN_IR_RF0L             FDCAN_IR_RF0L_Msk                            /*!<Rx FIFO 0 Message Lost                   */
+#define FDCAN_IR_RF1N_Pos         (3U)
+#define FDCAN_IR_RF1N_Msk         (0x1UL << FDCAN_IR_RF1N_Pos)                 /*!< 0x00000008 */
+#define FDCAN_IR_RF1N             FDCAN_IR_RF1N_Msk                            /*!<Rx FIFO 1 New Message                    */
+#define FDCAN_IR_RF1F_Pos         (4U)
+#define FDCAN_IR_RF1F_Msk         (0x1UL << FDCAN_IR_RF1F_Pos)                 /*!< 0x00000010 */
+#define FDCAN_IR_RF1F             FDCAN_IR_RF1F_Msk                            /*!<Rx FIFO 1 Full                           */
+#define FDCAN_IR_RF1L_Pos         (5U)
+#define FDCAN_IR_RF1L_Msk         (0x1UL << FDCAN_IR_RF1L_Pos)                 /*!< 0x00000020 */
+#define FDCAN_IR_RF1L             FDCAN_IR_RF1L_Msk                            /*!<Rx FIFO 1 Message Lost                   */
+#define FDCAN_IR_HPM_Pos          (6U)
+#define FDCAN_IR_HPM_Msk          (0x1UL << FDCAN_IR_HPM_Pos)                  /*!< 0x00000040 */
+#define FDCAN_IR_HPM              FDCAN_IR_HPM_Msk                             /*!<High Priority Message                    */
+#define FDCAN_IR_TC_Pos           (7U)
+#define FDCAN_IR_TC_Msk           (0x1UL << FDCAN_IR_TC_Pos)                   /*!< 0x00000080 */
+#define FDCAN_IR_TC               FDCAN_IR_TC_Msk                              /*!<Transmission Completed                   */
+#define FDCAN_IR_TCF_Pos          (8U)
+#define FDCAN_IR_TCF_Msk          (0x1UL << FDCAN_IR_TCF_Pos)                  /*!< 0x00000100 */
+#define FDCAN_IR_TCF              FDCAN_IR_TCF_Msk                             /*!<Transmission Cancellation Finished       */
+#define FDCAN_IR_TFE_Pos          (9U)
+#define FDCAN_IR_TFE_Msk          (0x1UL << FDCAN_IR_TFE_Pos)                  /*!< 0x00000200 */
+#define FDCAN_IR_TFE              FDCAN_IR_TFE_Msk                             /*!<Tx FIFO Empty                            */
+#define FDCAN_IR_TEFN_Pos         (10U)
+#define FDCAN_IR_TEFN_Msk         (0x1UL << FDCAN_IR_TEFN_Pos)                 /*!< 0x00000400 */
+#define FDCAN_IR_TEFN             FDCAN_IR_TEFN_Msk                            /*!<Tx Event FIFO New Entry                  */
+#define FDCAN_IR_TEFF_Pos         (11U)
+#define FDCAN_IR_TEFF_Msk         (0x1UL << FDCAN_IR_TEFF_Pos)                 /*!< 0x00000800 */
+#define FDCAN_IR_TEFF             FDCAN_IR_TEFF_Msk                            /*!<Tx Event FIFO Full                       */
+#define FDCAN_IR_TEFL_Pos         (12U)
+#define FDCAN_IR_TEFL_Msk         (0x1UL << FDCAN_IR_TEFL_Pos)                 /*!< 0x00001000 */
+#define FDCAN_IR_TEFL             FDCAN_IR_TEFL_Msk                            /*!<Tx Event FIFO Element Lost               */
+#define FDCAN_IR_TSW_Pos          (13U)
+#define FDCAN_IR_TSW_Msk          (0x1UL << FDCAN_IR_TSW_Pos)                  /*!< 0x00002000 */
+#define FDCAN_IR_TSW              FDCAN_IR_TSW_Msk                             /*!<Timestamp Wraparound                     */
+#define FDCAN_IR_MRAF_Pos         (14U)
+#define FDCAN_IR_MRAF_Msk         (0x1UL << FDCAN_IR_MRAF_Pos)                 /*!< 0x00004000 */
+#define FDCAN_IR_MRAF             FDCAN_IR_MRAF_Msk                            /*!<Message RAM Access Failure               */
+#define FDCAN_IR_TOO_Pos          (15U)
+#define FDCAN_IR_TOO_Msk          (0x1UL << FDCAN_IR_TOO_Pos)                  /*!< 0x00008000 */
+#define FDCAN_IR_TOO              FDCAN_IR_TOO_Msk                             /*!<Timeout Occurred                         */
+#define FDCAN_IR_ELO_Pos          (16U)
+#define FDCAN_IR_ELO_Msk          (0x1UL << FDCAN_IR_ELO_Pos)                  /*!< 0x00010000 */
+#define FDCAN_IR_ELO              FDCAN_IR_ELO_Msk                             /*!<Error Logging Overflow                   */
+#define FDCAN_IR_EP_Pos           (17U)
+#define FDCAN_IR_EP_Msk           (0x1UL << FDCAN_IR_EP_Pos)                   /*!< 0x00020000 */
+#define FDCAN_IR_EP               FDCAN_IR_EP_Msk                              /*!<Error Passive                            */
+#define FDCAN_IR_EW_Pos           (18U)
+#define FDCAN_IR_EW_Msk           (0x1UL << FDCAN_IR_EW_Pos)                   /*!< 0x00040000 */
+#define FDCAN_IR_EW               FDCAN_IR_EW_Msk                              /*!<Warning Status                           */
+#define FDCAN_IR_BO_Pos           (19U)
+#define FDCAN_IR_BO_Msk           (0x1UL << FDCAN_IR_BO_Pos)                   /*!< 0x00080000 */
+#define FDCAN_IR_BO               FDCAN_IR_BO_Msk                              /*!<Bus_Off Status                           */
+#define FDCAN_IR_WDI_Pos          (20U)
+#define FDCAN_IR_WDI_Msk          (0x1UL << FDCAN_IR_WDI_Pos)                  /*!< 0x00100000 */
+#define FDCAN_IR_WDI              FDCAN_IR_WDI_Msk                             /*!<Watchdog Interrupt                       */
+#define FDCAN_IR_PEA_Pos          (21U)
+#define FDCAN_IR_PEA_Msk          (0x1UL << FDCAN_IR_PEA_Pos)                  /*!< 0x00200000 */
+#define FDCAN_IR_PEA              FDCAN_IR_PEA_Msk                             /*!<Protocol Error in Arbitration Phase      */
+#define FDCAN_IR_PED_Pos          (22U)
+#define FDCAN_IR_PED_Msk          (0x1UL << FDCAN_IR_PED_Pos)                  /*!< 0x00400000 */
+#define FDCAN_IR_PED              FDCAN_IR_PED_Msk                             /*!<Protocol Error in Data Phase             */
+#define FDCAN_IR_ARA_Pos          (23U)
+#define FDCAN_IR_ARA_Msk          (0x1UL << FDCAN_IR_ARA_Pos)                  /*!< 0x00800000 */
+#define FDCAN_IR_ARA              FDCAN_IR_ARA_Msk                             /*!<Access to Reserved Address               */
+
+/*****************  Bit definition for FDCAN_IE register  **********************/
+#define FDCAN_IE_RF0NE_Pos        (0U)
+#define FDCAN_IE_RF0NE_Msk        (0x1UL << FDCAN_IE_RF0NE_Pos)                /*!< 0x00000001 */
+#define FDCAN_IE_RF0NE            FDCAN_IE_RF0NE_Msk                           /*!<Rx FIFO 0 New Message Enable             */
+#define FDCAN_IE_RF0FE_Pos        (1U)
+#define FDCAN_IE_RF0FE_Msk        (0x1UL << FDCAN_IE_RF0FE_Pos)                /*!< 0x00000002 */
+#define FDCAN_IE_RF0FE            FDCAN_IE_RF0FE_Msk                           /*!<Rx FIFO 0 Full Enable                    */
+#define FDCAN_IE_RF0LE_Pos        (2U)
+#define FDCAN_IE_RF0LE_Msk        (0x1UL << FDCAN_IE_RF0LE_Pos)                /*!< 0x00000004 */
+#define FDCAN_IE_RF0LE            FDCAN_IE_RF0LE_Msk                           /*!<Rx FIFO 0 Message Lost Enable            */
+#define FDCAN_IE_RF1NE_Pos        (3U)
+#define FDCAN_IE_RF1NE_Msk        (0x1UL << FDCAN_IE_RF1NE_Pos)                /*!< 0x00000008 */
+#define FDCAN_IE_RF1NE            FDCAN_IE_RF1NE_Msk                           /*!<Rx FIFO 1 New Message Enable             */
+#define FDCAN_IE_RF1FE_Pos        (4U)
+#define FDCAN_IE_RF1FE_Msk        (0x1UL << FDCAN_IE_RF1FE_Pos)                /*!< 0x00000010 */
+#define FDCAN_IE_RF1FE            FDCAN_IE_RF1FE_Msk                           /*!<Rx FIFO 1 Full Enable                    */
+#define FDCAN_IE_RF1LE_Pos        (5U)
+#define FDCAN_IE_RF1LE_Msk        (0x1UL << FDCAN_IE_RF1LE_Pos)                /*!< 0x00000020 */
+#define FDCAN_IE_RF1LE            FDCAN_IE_RF1LE_Msk                           /*!<Rx FIFO 1 Message Lost Enable            */
+#define FDCAN_IE_HPME_Pos         (6U)
+#define FDCAN_IE_HPME_Msk         (0x1UL << FDCAN_IE_HPME_Pos)                 /*!< 0x00000040 */
+#define FDCAN_IE_HPME             FDCAN_IE_HPME_Msk                            /*!<High Priority Message Enable             */
+#define FDCAN_IE_TCE_Pos          (7U)
+#define FDCAN_IE_TCE_Msk          (0x1UL << FDCAN_IE_TCE_Pos)                  /*!< 0x00000080 */
+#define FDCAN_IE_TCE              FDCAN_IE_TCE_Msk                             /*!<Transmission Completed Enable            */
+#define FDCAN_IE_TCFE_Pos         (8U)
+#define FDCAN_IE_TCFE_Msk         (0x1UL << FDCAN_IE_TCFE_Pos)                 /*!< 0x00000100 */
+#define FDCAN_IE_TCFE             FDCAN_IE_TCFE_Msk                            /*!<Transmission Cancellation Finished Enable*/
+#define FDCAN_IE_TFEE_Pos         (9U)
+#define FDCAN_IE_TFEE_Msk         (0x1UL << FDCAN_IE_TFEE_Pos)                 /*!< 0x00000200 */
+#define FDCAN_IE_TFEE             FDCAN_IE_TFEE_Msk                            /*!<Tx FIFO Empty Enable                     */
+#define FDCAN_IE_TEFNE_Pos        (10U)
+#define FDCAN_IE_TEFNE_Msk        (0x1UL << FDCAN_IE_TEFNE_Pos)                /*!< 0x00000400 */
+#define FDCAN_IE_TEFNE            FDCAN_IE_TEFNE_Msk                           /*!<Tx Event FIFO New Entry Enable           */
+#define FDCAN_IE_TEFFE_Pos        (11U)
+#define FDCAN_IE_TEFFE_Msk        (0x1UL << FDCAN_IE_TEFFE_Pos)                /*!< 0x00000800 */
+#define FDCAN_IE_TEFFE            FDCAN_IE_TEFFE_Msk                           /*!<Tx Event FIFO Full Enable                */
+#define FDCAN_IE_TEFLE_Pos        (12U)
+#define FDCAN_IE_TEFLE_Msk        (0x1UL << FDCAN_IE_TEFLE_Pos)                /*!< 0x00001000 */
+#define FDCAN_IE_TEFLE            FDCAN_IE_TEFLE_Msk                           /*!<Tx Event FIFO Element Lost Enable        */
+#define FDCAN_IE_TSWE_Pos         (13U)
+#define FDCAN_IE_TSWE_Msk         (0x1UL << FDCAN_IE_TSWE_Pos)                 /*!< 0x00002000 */
+#define FDCAN_IE_TSWE             FDCAN_IE_TSWE_Msk                            /*!<Timestamp Wraparound Enable              */
+#define FDCAN_IE_MRAFE_Pos        (14U)
+#define FDCAN_IE_MRAFE_Msk        (0x1UL << FDCAN_IE_MRAFE_Pos)                /*!< 0x00004000 */
+#define FDCAN_IE_MRAFE            FDCAN_IE_MRAFE_Msk                           /*!<Message RAM Access Failure Enable        */
+#define FDCAN_IE_TOOE_Pos         (15U)
+#define FDCAN_IE_TOOE_Msk         (0x1UL << FDCAN_IE_TOOE_Pos)                 /*!< 0x00008000 */
+#define FDCAN_IE_TOOE             FDCAN_IE_TOOE_Msk                            /*!<Timeout Occurred Enable                  */
+#define FDCAN_IE_ELOE_Pos         (16U)
+#define FDCAN_IE_ELOE_Msk         (0x1UL << FDCAN_IE_ELOE_Pos)                 /*!< 0x00010000 */
+#define FDCAN_IE_ELOE             FDCAN_IE_ELOE_Msk                            /*!<Error Logging Overflow Enable            */
+#define FDCAN_IE_EPE_Pos          (17U)
+#define FDCAN_IE_EPE_Msk          (0x1UL << FDCAN_IE_EPE_Pos)                  /*!< 0x00020000 */
+#define FDCAN_IE_EPE              FDCAN_IE_EPE_Msk                             /*!<Error Passive Enable                     */
+#define FDCAN_IE_EWE_Pos          (18U)
+#define FDCAN_IE_EWE_Msk          (0x1UL << FDCAN_IE_EWE_Pos)                  /*!< 0x00040000 */
+#define FDCAN_IE_EWE              FDCAN_IE_EWE_Msk                             /*!<Warning Status Enable                    */
+#define FDCAN_IE_BOE_Pos          (19U)
+#define FDCAN_IE_BOE_Msk          (0x1UL << FDCAN_IE_BOE_Pos)                  /*!< 0x00080000 */
+#define FDCAN_IE_BOE              FDCAN_IE_BOE_Msk                             /*!<Bus_Off Status Enable                    */
+#define FDCAN_IE_WDIE_Pos         (20U)
+#define FDCAN_IE_WDIE_Msk         (0x1UL << FDCAN_IE_WDIE_Pos)                 /*!< 0x00100000 */
+#define FDCAN_IE_WDIE             FDCAN_IE_WDIE_Msk                            /*!<Watchdog Interrupt Enable                */
+#define FDCAN_IE_PEAE_Pos         (21U)
+#define FDCAN_IE_PEAE_Msk         (0x1UL << FDCAN_IE_PEAE_Pos)                 /*!< 0x00200000 */
+#define FDCAN_IE_PEAE             FDCAN_IE_PEAE_Msk                            /*!<Protocol Error in Arbitration Phase Enable*/
+#define FDCAN_IE_PEDE_Pos         (22U)
+#define FDCAN_IE_PEDE_Msk         (0x1UL << FDCAN_IE_PEDE_Pos)                 /*!< 0x00400000 */
+#define FDCAN_IE_PEDE             FDCAN_IE_PEDE_Msk                            /*!<Protocol Error in Data Phase Enable      */
+#define FDCAN_IE_ARAE_Pos         (23U)
+#define FDCAN_IE_ARAE_Msk         (0x1UL << FDCAN_IE_ARAE_Pos)                 /*!< 0x00800000 */
+#define FDCAN_IE_ARAE             FDCAN_IE_ARAE_Msk                            /*!<Access to Reserved Address Enable        */
+
+/*****************  Bit definition for FDCAN_ILS register  **********************/
+#define FDCAN_ILS_RXFIFO0_Pos     (0U)
+#define FDCAN_ILS_RXFIFO0_Msk     (0x1UL << FDCAN_ILS_RXFIFO0_Pos)             /*!< 0x00000001 */
+#define FDCAN_ILS_RXFIFO0         FDCAN_ILS_RXFIFO0_Msk                        /*!<Rx FIFO 0 Message Lost
+                                                                                   Rx FIFO 0 is Full
+                                                                                   Rx FIFO 0 Has New Message                */
+#define FDCAN_ILS_RXFIFO1_Pos     (1U)
+#define FDCAN_ILS_RXFIFO1_Msk     (0x1UL << FDCAN_ILS_RXFIFO1_Pos)             /*!< 0x00000002 */
+#define FDCAN_ILS_RXFIFO1         FDCAN_ILS_RXFIFO1_Msk                        /*!<Rx FIFO 1 Message Lost
+                                                                                   Rx FIFO 1 is Full
+                                                                                   Rx FIFO 1 Has New Message                */
+#define FDCAN_ILS_SMSG_Pos        (2U)
+#define FDCAN_ILS_SMSG_Msk        (0x1UL << FDCAN_ILS_SMSG_Pos)                /*!< 0x00000004 */
+#define FDCAN_ILS_SMSG            FDCAN_ILS_SMSG_Msk                           /*!<Transmission Cancellation Finished
+                                                                                   Transmission Completed
+                                                                                   High Priority Message                    */
+#define FDCAN_ILS_TFERR_Pos       (3U)
+#define FDCAN_ILS_TFERR_Msk       (0x1UL << FDCAN_ILS_TFERR_Pos)               /*!< 0x00000008 */
+#define FDCAN_ILS_TFERR           FDCAN_ILS_TFERR_Msk                          /*!<Tx Event FIFO Element Lost
+                                                                                   Tx Event FIFO Full
+                                                                                   Tx Event FIFO New Entry
+                                                                                   Tx FIFO Empty Interrupt Line             */
+#define FDCAN_ILS_MISC_Pos        (4U)
+#define FDCAN_ILS_MISC_Msk        (0x1UL << FDCAN_ILS_MISC_Pos)                /*!< 0x00000010 */
+#define FDCAN_ILS_MISC            FDCAN_ILS_MISC_Msk                           /*!<Timeout Occurred
+                                                                                    Message RAM Access Failure
+                                                                                    Timestamp Wraparound                    */
+#define FDCAN_ILS_BERR_Pos        (5U)
+#define FDCAN_ILS_BERR_Msk        (0x1UL << FDCAN_ILS_BERR_Pos)                /*!< 0x00000020 */
+#define FDCAN_ILS_BERR            FDCAN_ILS_BERR_Msk                           /*!<Error Passive
+                                                                                   Error Logging Overflow                   */
+#define FDCAN_ILS_PERR_Pos        (6U)
+#define FDCAN_ILS_PERR_Msk        (0x1UL << FDCAN_ILS_PERR_Pos)                /*!< 0x00000040 */
+#define FDCAN_ILS_PERR            FDCAN_ILS_PERR_Msk                           /*!<Access to Reserved Address Line
+                                                                                   Protocol Error in Data Phase Line
+                                                                                   Protocol Error in Arbitration Phase Line
+                                                                                   Watchdog Interrupt Line
+                                                                                   Bus_Off Status
+                                                                                   Warning Status                           */
+
+/*****************  Bit definition for FDCAN_ILE register  **********************/
+#define FDCAN_ILE_EINT0_Pos       (0U)
+#define FDCAN_ILE_EINT0_Msk       (0x1UL << FDCAN_ILE_EINT0_Pos)               /*!< 0x00000001 */
+#define FDCAN_ILE_EINT0           FDCAN_ILE_EINT0_Msk                          /*!<Enable Interrupt Line 0                  */
+#define FDCAN_ILE_EINT1_Pos       (1U)
+#define FDCAN_ILE_EINT1_Msk       (0x1UL << FDCAN_ILE_EINT1_Pos)               /*!< 0x00000002 */
+#define FDCAN_ILE_EINT1           FDCAN_ILE_EINT1_Msk                          /*!<Enable Interrupt Line 1                  */
+
+/*****************  Bit definition for FDCAN_RXGFC register  ********************/
+#define FDCAN_RXGFC_RRFE_Pos      (0U)
+#define FDCAN_RXGFC_RRFE_Msk      (0x1UL << FDCAN_RXGFC_RRFE_Pos)              /*!< 0x00000001 */
+#define FDCAN_RXGFC_RRFE          FDCAN_RXGFC_RRFE_Msk                         /*!<Reject Remote Frames Extended            */
+#define FDCAN_RXGFC_RRFS_Pos      (1U)
+#define FDCAN_RXGFC_RRFS_Msk      (0x1UL << FDCAN_RXGFC_RRFS_Pos)              /*!< 0x00000002 */
+#define FDCAN_RXGFC_RRFS          FDCAN_RXGFC_RRFS_Msk                         /*!<Reject Remote Frames Standard            */
+#define FDCAN_RXGFC_ANFE_Pos      (2U)
+#define FDCAN_RXGFC_ANFE_Msk      (0x3UL << FDCAN_RXGFC_ANFE_Pos)              /*!< 0x0000000C */
+#define FDCAN_RXGFC_ANFE          FDCAN_RXGFC_ANFE_Msk                         /*!<Accept Non-matching Frames Extended      */
+#define FDCAN_RXGFC_ANFS_Pos      (4U)
+#define FDCAN_RXGFC_ANFS_Msk      (0x3UL << FDCAN_RXGFC_ANFS_Pos)              /*!< 0x00000030 */
+#define FDCAN_RXGFC_ANFS          FDCAN_RXGFC_ANFS_Msk                         /*!<Accept Non-matching Frames Standard      */
+#define FDCAN_RXGFC_F1OM_Pos      (8U)
+#define FDCAN_RXGFC_F1OM_Msk      (0x1UL << FDCAN_RXGFC_F1OM_Pos)              /*!< 0x00000100 */
+#define FDCAN_RXGFC_F1OM          FDCAN_RXGFC_F1OM_Msk                         /*!<FIFO 1 operation mode                    */
+#define FDCAN_RXGFC_F0OM_Pos      (9U)
+#define FDCAN_RXGFC_F0OM_Msk      (0x1UL << FDCAN_RXGFC_F0OM_Pos)              /*!< 0x00000200 */
+#define FDCAN_RXGFC_F0OM          FDCAN_RXGFC_F0OM_Msk                         /*!<FIFO 0 operation mode                    */
+#define FDCAN_RXGFC_LSS_Pos       (16U)
+#define FDCAN_RXGFC_LSS_Msk       (0x1FUL << FDCAN_RXGFC_LSS_Pos)              /*!< 0x001F0000 */
+#define FDCAN_RXGFC_LSS           FDCAN_RXGFC_LSS_Msk                          /*!<List Size Standard                       */
+#define FDCAN_RXGFC_LSE_Pos       (24U)
+#define FDCAN_RXGFC_LSE_Msk       (0xFUL << FDCAN_RXGFC_LSE_Pos)               /*!< 0x0F000000 */
+#define FDCAN_RXGFC_LSE           FDCAN_RXGFC_LSE_Msk                          /*!<List Size Extended                       */
+
+/*****************  Bit definition for FDCAN_XIDAM register  ********************/
+#define FDCAN_XIDAM_EIDM_Pos      (0U)
+#define FDCAN_XIDAM_EIDM_Msk      (0x1FFFFFFFUL << FDCAN_XIDAM_EIDM_Pos)       /*!< 0x1FFFFFFF */
+#define FDCAN_XIDAM_EIDM          FDCAN_XIDAM_EIDM_Msk                         /*!<Extended ID Mask                         */
+
+/*****************  Bit definition for FDCAN_HPMS register  *********************/
+#define FDCAN_HPMS_BIDX_Pos       (0U)
+#define FDCAN_HPMS_BIDX_Msk       (0x7UL << FDCAN_HPMS_BIDX_Pos)               /*!< 0x00000007 */
+#define FDCAN_HPMS_BIDX           FDCAN_HPMS_BIDX_Msk                          /*!<Buffer Index                             */
+#define FDCAN_HPMS_MSI_Pos        (6U)
+#define FDCAN_HPMS_MSI_Msk        (0x3UL << FDCAN_HPMS_MSI_Pos)                /*!< 0x000000C0 */
+#define FDCAN_HPMS_MSI            FDCAN_HPMS_MSI_Msk                           /*!<Message Storage Indicator                */
+#define FDCAN_HPMS_FIDX_Pos       (8U)
+#define FDCAN_HPMS_FIDX_Msk       (0x1FUL << FDCAN_HPMS_FIDX_Pos)              /*!< 0x00001F00 */
+#define FDCAN_HPMS_FIDX           FDCAN_HPMS_FIDX_Msk                          /*!<Filter Index                             */
+#define FDCAN_HPMS_FLST_Pos       (15U)
+#define FDCAN_HPMS_FLST_Msk       (0x1UL << FDCAN_HPMS_FLST_Pos)               /*!< 0x00008000 */
+#define FDCAN_HPMS_FLST           FDCAN_HPMS_FLST_Msk                          /*!<Filter List                              */
+
+/*****************  Bit definition for FDCAN_RXF0S register  ********************/
+#define FDCAN_RXF0S_F0FL_Pos      (0U)
+#define FDCAN_RXF0S_F0FL_Msk      (0xFUL << FDCAN_RXF0S_F0FL_Pos)              /*!< 0x0000000F */
+#define FDCAN_RXF0S_F0FL          FDCAN_RXF0S_F0FL_Msk                         /*!<Rx FIFO 0 Fill Level                     */
+#define FDCAN_RXF0S_F0GI_Pos      (8U)
+#define FDCAN_RXF0S_F0GI_Msk      (0x3UL << FDCAN_RXF0S_F0GI_Pos)              /*!< 0x00000300 */
+#define FDCAN_RXF0S_F0GI          FDCAN_RXF0S_F0GI_Msk                         /*!<Rx FIFO 0 Get Index                      */
+#define FDCAN_RXF0S_F0PI_Pos      (16U)
+#define FDCAN_RXF0S_F0PI_Msk      (0x3UL << FDCAN_RXF0S_F0PI_Pos)              /*!< 0x00030000 */
+#define FDCAN_RXF0S_F0PI          FDCAN_RXF0S_F0PI_Msk                         /*!<Rx FIFO 0 Put Index                      */
+#define FDCAN_RXF0S_F0F_Pos       (24U)
+#define FDCAN_RXF0S_F0F_Msk       (0x1UL << FDCAN_RXF0S_F0F_Pos)               /*!< 0x01000000 */
+#define FDCAN_RXF0S_F0F           FDCAN_RXF0S_F0F_Msk                          /*!<Rx FIFO 0 Full                           */
+#define FDCAN_RXF0S_RF0L_Pos      (25U)
+#define FDCAN_RXF0S_RF0L_Msk      (0x1UL << FDCAN_RXF0S_RF0L_Pos)              /*!< 0x02000000 */
+#define FDCAN_RXF0S_RF0L          FDCAN_RXF0S_RF0L_Msk                         /*!<Rx FIFO 0 Message Lost                   */
+
+/*****************  Bit definition for FDCAN_RXF0A register  ********************/
+#define FDCAN_RXF0A_F0AI_Pos      (0U)
+#define FDCAN_RXF0A_F0AI_Msk      (0x7UL << FDCAN_RXF0A_F0AI_Pos)              /*!< 0x00000007 */
+#define FDCAN_RXF0A_F0AI          FDCAN_RXF0A_F0AI_Msk                         /*!<Rx FIFO 0 Acknowledge Index              */
+
+/*****************  Bit definition for FDCAN_RXF1S register  ********************/
+#define FDCAN_RXF1S_F1FL_Pos      (0U)
+#define FDCAN_RXF1S_F1FL_Msk      (0xFUL << FDCAN_RXF1S_F1FL_Pos)              /*!< 0x0000000F */
+#define FDCAN_RXF1S_F1FL          FDCAN_RXF1S_F1FL_Msk                         /*!<Rx FIFO 1 Fill Level                     */
+#define FDCAN_RXF1S_F1GI_Pos      (8U)
+#define FDCAN_RXF1S_F1GI_Msk      (0x3UL << FDCAN_RXF1S_F1GI_Pos)              /*!< 0x00000300 */
+#define FDCAN_RXF1S_F1GI          FDCAN_RXF1S_F1GI_Msk                         /*!<Rx FIFO 1 Get Index                      */
+#define FDCAN_RXF1S_F1PI_Pos      (16U)
+#define FDCAN_RXF1S_F1PI_Msk      (0x3UL << FDCAN_RXF1S_F1PI_Pos)              /*!< 0x00030000 */
+#define FDCAN_RXF1S_F1PI          FDCAN_RXF1S_F1PI_Msk                         /*!<Rx FIFO 1 Put Index                      */
+#define FDCAN_RXF1S_F1F_Pos       (24U)
+#define FDCAN_RXF1S_F1F_Msk       (0x1UL << FDCAN_RXF1S_F1F_Pos)               /*!< 0x01000000 */
+#define FDCAN_RXF1S_F1F           FDCAN_RXF1S_F1F_Msk                          /*!<Rx FIFO 1 Full                           */
+#define FDCAN_RXF1S_RF1L_Pos      (25U)
+#define FDCAN_RXF1S_RF1L_Msk      (0x1UL << FDCAN_RXF1S_RF1L_Pos)              /*!< 0x02000000 */
+#define FDCAN_RXF1S_RF1L          FDCAN_RXF1S_RF1L_Msk                         /*!<Rx FIFO 1 Message Lost                   */
+
+/*****************  Bit definition for FDCAN_RXF1A register  ********************/
+#define FDCAN_RXF1A_F1AI_Pos      (0U)
+#define FDCAN_RXF1A_F1AI_Msk      (0x7UL << FDCAN_RXF1A_F1AI_Pos)              /*!< 0x00000007 */
+#define FDCAN_RXF1A_F1AI          FDCAN_RXF1A_F1AI_Msk                         /*!<Rx FIFO 1 Acknowledge Index              */
+
+/*****************  Bit definition for FDCAN_TXBC register  *********************/
+#define FDCAN_TXBC_TFQM_Pos       (24U)
+#define FDCAN_TXBC_TFQM_Msk       (0x1UL << FDCAN_TXBC_TFQM_Pos)               /*!< 0x01000000 */
+#define FDCAN_TXBC_TFQM           FDCAN_TXBC_TFQM_Msk                          /*!<Tx FIFO/Queue Mode                       */
+
+/*****************  Bit definition for FDCAN_TXFQS register  *********************/
+#define FDCAN_TXFQS_TFFL_Pos      (0U)
+#define FDCAN_TXFQS_TFFL_Msk      (0x7UL << FDCAN_TXFQS_TFFL_Pos)              /*!< 0x00000007 */
+#define FDCAN_TXFQS_TFFL          FDCAN_TXFQS_TFFL_Msk                         /*!<Tx FIFO Free Level                       */
+#define FDCAN_TXFQS_TFGI_Pos      (8U)
+#define FDCAN_TXFQS_TFGI_Msk      (0x3UL << FDCAN_TXFQS_TFGI_Pos)              /*!< 0x00000300 */
+#define FDCAN_TXFQS_TFGI          FDCAN_TXFQS_TFGI_Msk                         /*!<Tx FIFO Get Index                        */
+#define FDCAN_TXFQS_TFQPI_Pos     (16U)
+#define FDCAN_TXFQS_TFQPI_Msk     (0x3UL << FDCAN_TXFQS_TFQPI_Pos)             /*!< 0x00030000 */
+#define FDCAN_TXFQS_TFQPI         FDCAN_TXFQS_TFQPI_Msk                        /*!<Tx FIFO/Queue Put Index                  */
+#define FDCAN_TXFQS_TFQF_Pos      (21U)
+#define FDCAN_TXFQS_TFQF_Msk      (0x1UL << FDCAN_TXFQS_TFQF_Pos)              /*!< 0x00200000 */
+#define FDCAN_TXFQS_TFQF          FDCAN_TXFQS_TFQF_Msk                         /*!<Tx FIFO/Queue Full                       */
+
+/*****************  Bit definition for FDCAN_TXBRP register  *********************/
+#define FDCAN_TXBRP_TRP_Pos       (0U)
+#define FDCAN_TXBRP_TRP_Msk       (0x7UL << FDCAN_TXBRP_TRP_Pos)               /*!< 0x00000007 */
+#define FDCAN_TXBRP_TRP           FDCAN_TXBRP_TRP_Msk                          /*!<Transmission Request Pending             */
+
+/*****************  Bit definition for FDCAN_TXBAR register  *********************/
+#define FDCAN_TXBAR_AR_Pos        (0U)
+#define FDCAN_TXBAR_AR_Msk        (0x7UL << FDCAN_TXBAR_AR_Pos)                /*!< 0x00000007 */
+#define FDCAN_TXBAR_AR            FDCAN_TXBAR_AR_Msk                           /*!<Add Request                              */
+
+/*****************  Bit definition for FDCAN_TXBCR register  *********************/
+#define FDCAN_TXBCR_CR_Pos        (0U)
+#define FDCAN_TXBCR_CR_Msk        (0x7UL << FDCAN_TXBCR_CR_Pos)                /*!< 0x00000007 */
+#define FDCAN_TXBCR_CR            FDCAN_TXBCR_CR_Msk                           /*!<Cancellation Request                     */
+
+/*****************  Bit definition for FDCAN_TXBTO register  *********************/
+#define FDCAN_TXBTO_TO_Pos        (0U)
+#define FDCAN_TXBTO_TO_Msk        (0x7UL << FDCAN_TXBTO_TO_Pos)                /*!< 0x00000007 */
+#define FDCAN_TXBTO_TO            FDCAN_TXBTO_TO_Msk                           /*!<Transmission Occurred                    */
+
+/*****************  Bit definition for FDCAN_TXBCF register  *********************/
+#define FDCAN_TXBCF_CF_Pos        (0U)
+#define FDCAN_TXBCF_CF_Msk        (0x7UL << FDCAN_TXBCF_CF_Pos)                /*!< 0x00000007 */
+#define FDCAN_TXBCF_CF            FDCAN_TXBCF_CF_Msk                           /*!<Cancellation Finished                    */
+
+/*****************  Bit definition for FDCAN_TXBTIE register  ********************/
+#define FDCAN_TXBTIE_TIE_Pos      (0U)
+#define FDCAN_TXBTIE_TIE_Msk      (0x7UL << FDCAN_TXBTIE_TIE_Pos)              /*!< 0x00000007 */
+#define FDCAN_TXBTIE_TIE          FDCAN_TXBTIE_TIE_Msk                         /*!<Transmission Interrupt Enable            */
+
+/*****************  Bit definition for FDCAN_ TXBCIE register  *******************/
+#define FDCAN_TXBCIE_CFIE_Pos     (0U)
+#define FDCAN_TXBCIE_CFIE_Msk     (0x7UL << FDCAN_TXBCIE_CFIE_Pos)             /*!< 0x00000007 */
+#define FDCAN_TXBCIE_CFIE         FDCAN_TXBCIE_CFIE_Msk                        /*!<Cancellation Finished Interrupt Enable   */
+
+/*****************  Bit definition for FDCAN_TXEFS register  *********************/
+#define FDCAN_TXEFS_EFFL_Pos      (0U)
+#define FDCAN_TXEFS_EFFL_Msk      (0x7UL << FDCAN_TXEFS_EFFL_Pos)              /*!< 0x00000007 */
+#define FDCAN_TXEFS_EFFL          FDCAN_TXEFS_EFFL_Msk                         /*!<Event FIFO Fill Level                    */
+#define FDCAN_TXEFS_EFGI_Pos      (8U)
+#define FDCAN_TXEFS_EFGI_Msk      (0x3UL << FDCAN_TXEFS_EFGI_Pos)              /*!< 0x00000300 */
+#define FDCAN_TXEFS_EFGI          FDCAN_TXEFS_EFGI_Msk                         /*!<Event FIFO Get Index                     */
+#define FDCAN_TXEFS_EFPI_Pos      (16U)
+#define FDCAN_TXEFS_EFPI_Msk      (0x3UL << FDCAN_TXEFS_EFPI_Pos)              /*!< 0x00030000 */
+#define FDCAN_TXEFS_EFPI          FDCAN_TXEFS_EFPI_Msk                         /*!<Event FIFO Put Index                     */
+#define FDCAN_TXEFS_EFF_Pos       (24U)
+#define FDCAN_TXEFS_EFF_Msk       (0x1UL << FDCAN_TXEFS_EFF_Pos)               /*!< 0x01000000 */
+#define FDCAN_TXEFS_EFF           FDCAN_TXEFS_EFF_Msk                          /*!<Event FIFO Full                          */
+#define FDCAN_TXEFS_TEFL_Pos      (25U)
+#define FDCAN_TXEFS_TEFL_Msk      (0x1UL << FDCAN_TXEFS_TEFL_Pos)              /*!< 0x02000000 */
+#define FDCAN_TXEFS_TEFL          FDCAN_TXEFS_TEFL_Msk                         /*!<Tx Event FIFO Element Lost               */
+
+/*****************  Bit definition for FDCAN_TXEFA register  *********************/
+#define FDCAN_TXEFA_EFAI_Pos      (0U)
+#define FDCAN_TXEFA_EFAI_Msk      (0x3UL << FDCAN_TXEFA_EFAI_Pos)              /*!< 0x00000003 */
+#define FDCAN_TXEFA_EFAI          FDCAN_TXEFA_EFAI_Msk                         /*!<Event FIFO Acknowledge Index             */
+
+
+/*!<FDCAN config registers */
+/*****************  Bit definition for FDCAN_CKDIV register  *********************/
+#define FDCAN_CKDIV_PDIV_Pos      (0U)
+#define FDCAN_CKDIV_PDIV_Msk      (0xFUL << FDCAN_CKDIV_PDIV_Pos)              /*!< 0x0000000F */
+#define FDCAN_CKDIV_PDIV          FDCAN_CKDIV_PDIV_Msk                         /*!<Input Clock Divider                      */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    FLASH                                   */
+/*                                                                            */
+/******************************************************************************/
+/* Note: No specific macro feature on this device */
+#define FLASH_DBANK_SUPPORT              /*!< Flash feature available only on specific devices: dualbank */
+
+/*******************  Bits definition for FLASH_ACR register  *****************/
+#define FLASH_ACR_LATENCY_Pos                  (0U)
+#define FLASH_ACR_LATENCY_Msk                  (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */
+#define FLASH_ACR_LATENCY                      FLASH_ACR_LATENCY_Msk
+#define FLASH_ACR_LATENCY_0                    (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */
+#define FLASH_ACR_LATENCY_1                    (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */
+#define FLASH_ACR_LATENCY_2                    (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */
+#define FLASH_ACR_PRFTEN_Pos                   (8U)
+#define FLASH_ACR_PRFTEN_Msk                   (0x1UL << FLASH_ACR_PRFTEN_Pos)  /*!< 0x00000100 */
+#define FLASH_ACR_PRFTEN                       FLASH_ACR_PRFTEN_Msk
+#define FLASH_ACR_ICEN_Pos                     (9U)
+#define FLASH_ACR_ICEN_Msk                     (0x1UL << FLASH_ACR_ICEN_Pos)    /*!< 0x00000200 */
+#define FLASH_ACR_ICEN                         FLASH_ACR_ICEN_Msk
+#define FLASH_ACR_ICRST_Pos                    (11U)
+#define FLASH_ACR_ICRST_Msk                    (0x1UL << FLASH_ACR_ICRST_Pos)   /*!< 0x00000800 */
+#define FLASH_ACR_ICRST                        FLASH_ACR_ICRST_Msk
+#define FLASH_ACR_PROGEMPTY_Pos                (16U)
+#define FLASH_ACR_PROGEMPTY_Msk                (0x1UL << FLASH_ACR_PROGEMPTY_Pos) /*!< 0x00010000 */
+#define FLASH_ACR_PROGEMPTY                    FLASH_ACR_PROGEMPTY_Msk
+
+/*******************  Bits definition for FLASH_SR register  ******************/
+#define FLASH_SR_EOP_Pos                       (0U)
+#define FLASH_SR_EOP_Msk                       (0x1UL << FLASH_SR_EOP_Pos)      /*!< 0x00000001 */
+#define FLASH_SR_EOP                           FLASH_SR_EOP_Msk
+#define FLASH_SR_OPERR_Pos                     (1U)
+#define FLASH_SR_OPERR_Msk                     (0x1UL << FLASH_SR_OPERR_Pos)    /*!< 0x00000002 */
+#define FLASH_SR_OPERR                         FLASH_SR_OPERR_Msk
+#define FLASH_SR_PROGERR_Pos                   (3U)
+#define FLASH_SR_PROGERR_Msk                   (0x1UL << FLASH_SR_PROGERR_Pos)  /*!< 0x00000008 */
+#define FLASH_SR_PROGERR                       FLASH_SR_PROGERR_Msk
+#define FLASH_SR_WRPERR_Pos                    (4U)
+#define FLASH_SR_WRPERR_Msk                    (0x1UL << FLASH_SR_WRPERR_Pos)   /*!< 0x00000010 */
+#define FLASH_SR_WRPERR                        FLASH_SR_WRPERR_Msk
+#define FLASH_SR_PGAERR_Pos                    (5U)
+#define FLASH_SR_PGAERR_Msk                    (0x1UL << FLASH_SR_PGAERR_Pos)   /*!< 0x00000020 */
+#define FLASH_SR_PGAERR                        FLASH_SR_PGAERR_Msk
+#define FLASH_SR_SIZERR_Pos                    (6U)
+#define FLASH_SR_SIZERR_Msk                    (0x1UL << FLASH_SR_SIZERR_Pos)   /*!< 0x00000040 */
+#define FLASH_SR_SIZERR                        FLASH_SR_SIZERR_Msk
+#define FLASH_SR_PGSERR_Pos                    (7U)
+#define FLASH_SR_PGSERR_Msk                    (0x1UL << FLASH_SR_PGSERR_Pos)   /*!< 0x00000080 */
+#define FLASH_SR_PGSERR                        FLASH_SR_PGSERR_Msk
+#define FLASH_SR_MISERR_Pos                    (8U)
+#define FLASH_SR_MISERR_Msk                    (0x1UL << FLASH_SR_MISERR_Pos)   /*!< 0x00000100 */
+#define FLASH_SR_MISERR                        FLASH_SR_MISERR_Msk
+#define FLASH_SR_FASTERR_Pos                   (9U)
+#define FLASH_SR_FASTERR_Msk                   (0x1UL << FLASH_SR_FASTERR_Pos)  /*!< 0x00000200 */
+#define FLASH_SR_FASTERR                       FLASH_SR_FASTERR_Msk
+#define FLASH_SR_OPTVERR_Pos                   (15U)
+#define FLASH_SR_OPTVERR_Msk                   (0x1UL << FLASH_SR_OPTVERR_Pos)  /*!< 0x00008000 */
+#define FLASH_SR_OPTVERR                       FLASH_SR_OPTVERR_Msk
+#define FLASH_SR_BSY1_Pos                      (16U)
+#define FLASH_SR_BSY1_Msk                      (0x1UL << FLASH_SR_BSY1_Pos)     /*!< 0x00010000 */
+#define FLASH_SR_BSY1                          FLASH_SR_BSY1_Msk
+#define FLASH_SR_BSY2_Pos                      (17U)
+#define FLASH_SR_BSY2_Msk                      (0x1UL << FLASH_SR_BSY2_Pos)     /*!< 0x00020000 */
+#define FLASH_SR_BSY2                          FLASH_SR_BSY2_Msk
+#define FLASH_SR_CFGBSY_Pos                    (18U)
+#define FLASH_SR_CFGBSY_Msk                    (0x1UL << FLASH_SR_CFGBSY_Pos)   /*!< 0x00040000 */
+#define FLASH_SR_CFGBSY                        FLASH_SR_CFGBSY_Msk
+#define FLASH_SR_PESD_Pos                      (19U)
+#define FLASH_SR_PESD_Msk                      (0x1UL << FLASH_SR_PESD_Pos)   /*!< 0x00080000 */
+#define FLASH_SR_PESD                          FLASH_SR_PESD_Msk
+
+/*******************  Bits definition for FLASH_CR register  ******************/
+#define FLASH_CR_PG_Pos                        (0U)
+#define FLASH_CR_PG_Msk                        (0x1UL << FLASH_CR_PG_Pos)         /*!< 0x00000001 */
+#define FLASH_CR_PG                            FLASH_CR_PG_Msk
+#define FLASH_CR_PER_Pos                       (1U)
+#define FLASH_CR_PER_Msk                       (0x1UL << FLASH_CR_PER_Pos)        /*!< 0x00000002 */
+#define FLASH_CR_PER                           FLASH_CR_PER_Msk
+#define FLASH_CR_MER1_Pos                      (2U)
+#define FLASH_CR_MER1_Msk                      (0x1UL << FLASH_CR_MER1_Pos)       /*!< 0x00000004 */
+#define FLASH_CR_MER1                          FLASH_CR_MER1_Msk
+#define FLASH_CR_PNB_Pos                       (3U)
+#define FLASH_CR_PNB_Msk                       (0x7FUL << FLASH_CR_PNB_Pos)       /*!< 0x000003F8 */
+#define FLASH_CR_PNB                           FLASH_CR_PNB_Msk
+#define FLASH_CR_BKER_Pos                      (13U)
+#define FLASH_CR_BKER_Msk                      (0x1UL << FLASH_CR_BKER_Pos)       /*!< 0x00002000 */
+#define FLASH_CR_BKER                          FLASH_CR_BKER_Msk
+#define FLASH_CR_MER2_Pos                      (15U)
+#define FLASH_CR_MER2_Msk                      (0x1UL << FLASH_CR_MER2_Pos)       /*!< 0x00008000 */
+#define FLASH_CR_MER2                          FLASH_CR_MER2_Msk
+#define FLASH_CR_STRT_Pos                      (16U)
+#define FLASH_CR_STRT_Msk                      (0x1UL << FLASH_CR_STRT_Pos)       /*!< 0x00010000 */
+#define FLASH_CR_STRT                          FLASH_CR_STRT_Msk
+#define FLASH_CR_OPTSTRT_Pos                   (17U)
+#define FLASH_CR_OPTSTRT_Msk                   (0x1UL << FLASH_CR_OPTSTRT_Pos)    /*!< 0x00020000 */
+#define FLASH_CR_OPTSTRT                       FLASH_CR_OPTSTRT_Msk
+#define FLASH_CR_FSTPG_Pos                     (18U)
+#define FLASH_CR_FSTPG_Msk                     (0x1UL << FLASH_CR_FSTPG_Pos)      /*!< 0x00040000 */
+#define FLASH_CR_FSTPG                         FLASH_CR_FSTPG_Msk
+#define FLASH_CR_EOPIE_Pos                     (24U)
+#define FLASH_CR_EOPIE_Msk                     (0x1UL << FLASH_CR_EOPIE_Pos)      /*!< 0x01000000 */
+#define FLASH_CR_EOPIE                         FLASH_CR_EOPIE_Msk
+#define FLASH_CR_ERRIE_Pos                     (25U)
+#define FLASH_CR_ERRIE_Msk                     (0x1UL << FLASH_CR_ERRIE_Pos)      /*!< 0x02000000 */
+#define FLASH_CR_ERRIE                         FLASH_CR_ERRIE_Msk
+#define FLASH_CR_OBL_LAUNCH_Pos                (27U)
+#define FLASH_CR_OBL_LAUNCH_Msk                (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */
+#define FLASH_CR_OBL_LAUNCH                    FLASH_CR_OBL_LAUNCH_Msk
+#define FLASH_CR_OPTLOCK_Pos                   (30U)
+#define FLASH_CR_OPTLOCK_Msk                   (0x1UL << FLASH_CR_OPTLOCK_Pos)    /*!< 0x40000000 */
+#define FLASH_CR_OPTLOCK                       FLASH_CR_OPTLOCK_Msk
+#define FLASH_CR_LOCK_Pos                      (31U)
+#define FLASH_CR_LOCK_Msk                      (0x1UL << FLASH_CR_LOCK_Pos)       /*!< 0x80000000 */
+#define FLASH_CR_LOCK                          FLASH_CR_LOCK_Msk
+
+/*******************  Bits definition for FLASH_ECCR register  ****************/
+#define FLASH_ECCR_ADDR_ECC_Pos                (0U)
+#define FLASH_ECCR_ADDR_ECC_Msk                (0x7FFFUL << FLASH_ECCR_ADDR_ECC_Pos)  /*!< 0x00007FFF */
+#define FLASH_ECCR_ADDR_ECC                    FLASH_ECCR_ADDR_ECC_Msk
+#define FLASH_ECCR_SYSF_ECC_Pos                (20U)
+#define FLASH_ECCR_SYSF_ECC_Msk                (0x1UL << FLASH_ECCR_SYSF_ECC_Pos)     /*!< 0x00100000 */
+#define FLASH_ECCR_SYSF_ECC                    FLASH_ECCR_SYSF_ECC_Msk
+#define FLASH_ECCR_ECCCIE_Pos                  (24U)
+#define FLASH_ECCR_ECCCIE_Msk                  (0x1UL << FLASH_ECCR_ECCCIE_Pos)       /*!< 0x01000000 */
+#define FLASH_ECCR_ECCCIE                      FLASH_ECCR_ECCCIE_Msk
+#define FLASH_ECCR_ECCC_Pos                    (30U)
+#define FLASH_ECCR_ECCC_Msk                    (0x1UL << FLASH_ECCR_ECCC_Pos)         /*!< 0x40000000 */
+#define FLASH_ECCR_ECCC                        FLASH_ECCR_ECCC_Msk
+#define FLASH_ECCR_ECCD_Pos                    (31U)
+#define FLASH_ECCR_ECCD_Msk                    (0x1UL << FLASH_ECCR_ECCD_Pos)         /*!< 0x80000000 */
+#define FLASH_ECCR_ECCD                        FLASH_ECCR_ECCD_Msk
+
+/*******************  Bits definition for FLASH_ECC2R register  ****************/
+#define FLASH_ECC2R_ADDR_ECC_Pos                (0U)
+#define FLASH_ECC2R_ADDR_ECC_Msk                (0x7FFFUL << FLASH_ECC2R_ADDR_ECC_Pos)  /*!< 0x00007FFF */
+#define FLASH_ECC2R_ADDR_ECC                    FLASH_ECC2R_ADDR_ECC_Msk
+#define FLASH_ECC2R_SYSF_ECC_Pos                (20U)
+#define FLASH_ECC2R_SYSF_ECC_Msk                (0x1UL << FLASH_ECC2R_SYSF_ECC_Pos)     /*!< 0x00100000 */
+#define FLASH_ECC2R_SYSF_ECC                    FLASH_ECC2R_SYSF_ECC_Msk
+#define FLASH_ECC2R_ECCCIE_Pos                  (24U)
+#define FLASH_ECC2R_ECCCIE_Msk                  (0x1UL << FLASH_ECC2R_ECCCIE_Pos)       /*!< 0x01000000 */
+#define FLASH_ECC2R_ECCCIE                      FLASH_ECC2R_ECCCIE_Msk
+#define FLASH_ECC2R_ECCC_Pos                    (30U)
+#define FLASH_ECC2R_ECCC_Msk                    (0x1UL << FLASH_ECC2R_ECCC_Pos)         /*!< 0x40000000 */
+#define FLASH_ECC2R_ECCC                        FLASH_ECC2R_ECCC_Msk
+#define FLASH_ECC2R_ECCD_Pos                    (31U)
+#define FLASH_ECC2R_ECCD_Msk                    (0x1UL << FLASH_ECC2R_ECCD_Pos)         /*!< 0x80000000 */
+#define FLASH_ECC2R_ECCD                        FLASH_ECC2R_ECCD_Msk
+
+/*******************  Bits definition for FLASH_OPTR register  ****************/
+#define FLASH_OPTR_RDP_Pos                     (0U)
+#define FLASH_OPTR_RDP_Msk                     (0xFFUL << FLASH_OPTR_RDP_Pos)             /*!< 0x000000FF */
+#define FLASH_OPTR_RDP                         FLASH_OPTR_RDP_Msk
+#define FLASH_OPTR_nRST_STOP_Pos               (13U)
+#define FLASH_OPTR_nRST_STOP_Msk               (0x1UL << FLASH_OPTR_nRST_STOP_Pos)        /*!< 0x00002000 */
+#define FLASH_OPTR_nRST_STOP                   FLASH_OPTR_nRST_STOP_Msk
+#define FLASH_OPTR_nRST_STDBY_Pos              (14U)
+#define FLASH_OPTR_nRST_STDBY_Msk              (0x1UL << FLASH_OPTR_nRST_STDBY_Pos)       /*!< 0x00004000 */
+#define FLASH_OPTR_nRST_STDBY                  FLASH_OPTR_nRST_STDBY_Msk
+#define FLASH_OPTR_IWDG_SW_Pos                 (16U)
+#define FLASH_OPTR_IWDG_SW_Msk                 (0x1UL << FLASH_OPTR_IWDG_SW_Pos)          /*!< 0x00010000 */
+#define FLASH_OPTR_IWDG_SW                     FLASH_OPTR_IWDG_SW_Msk
+#define FLASH_OPTR_IWDG_STOP_Pos               (17U)
+#define FLASH_OPTR_IWDG_STOP_Msk               (0x1UL << FLASH_OPTR_IWDG_STOP_Pos)        /*!< 0x00020000 */
+#define FLASH_OPTR_IWDG_STOP                   FLASH_OPTR_IWDG_STOP_Msk
+#define FLASH_OPTR_IWDG_STDBY_Pos              (18U)
+#define FLASH_OPTR_IWDG_STDBY_Msk              (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos)       /*!< 0x00040000 */
+#define FLASH_OPTR_IWDG_STDBY                  FLASH_OPTR_IWDG_STDBY_Msk
+#define FLASH_OPTR_WWDG_SW_Pos                 (19U)
+#define FLASH_OPTR_WWDG_SW_Msk                 (0x1UL << FLASH_OPTR_WWDG_SW_Pos)          /*!< 0x00080000 */
+#define FLASH_OPTR_WWDG_SW                     FLASH_OPTR_WWDG_SW_Msk
+#define FLASH_OPTR_nSWAP_BANK_Pos              (20U)
+#define FLASH_OPTR_nSWAP_BANK_Msk              (0x1UL << FLASH_OPTR_nSWAP_BANK_Pos)        /*!< 0x00100000 */
+#define FLASH_OPTR_nSWAP_BANK                  FLASH_OPTR_nSWAP_BANK_Msk
+#define FLASH_OPTR_DUAL_BANK_Pos               (21U)
+#define FLASH_OPTR_DUAL_BANK_Msk               (0x1UL << FLASH_OPTR_DUAL_BANK_Pos)        /*!< 0x00200000 */
+#define FLASH_OPTR_DUAL_BANK                   FLASH_OPTR_DUAL_BANK_Msk
+#define FLASH_OPTR_RAM_PARITY_CHECK_Pos        (22U)
+#define FLASH_OPTR_RAM_PARITY_CHECK_Msk        (0x1UL << FLASH_OPTR_RAM_PARITY_CHECK_Pos) /*!< 0x00400000 */
+#define FLASH_OPTR_RAM_PARITY_CHECK            FLASH_OPTR_RAM_PARITY_CHECK_Msk
+#define FLASH_OPTR_nBOOT_SEL_Pos               (24U)
+#define FLASH_OPTR_nBOOT_SEL_Msk               (0x1UL << FLASH_OPTR_nBOOT_SEL_Pos)        /*!< 0x01000000 */
+#define FLASH_OPTR_nBOOT_SEL                   FLASH_OPTR_nBOOT_SEL_Msk
+#define FLASH_OPTR_nBOOT1_Pos                  (25U)
+#define FLASH_OPTR_nBOOT1_Msk                  (0x1UL << FLASH_OPTR_nBOOT1_Pos)           /*!< 0x02000000 */
+#define FLASH_OPTR_nBOOT1                      FLASH_OPTR_nBOOT1_Msk
+#define FLASH_OPTR_nBOOT0_Pos                  (26U)
+#define FLASH_OPTR_nBOOT0_Msk                  (0x1UL << FLASH_OPTR_nBOOT0_Pos)           /*!< 0x04000000 */
+#define FLASH_OPTR_nBOOT0                      FLASH_OPTR_nBOOT0_Msk
+
+/******************  Bits definition for FLASH_WRP1AR register  ***************/
+#define FLASH_WRP1AR_WRP1A_STRT_Pos            (0U)
+#define FLASH_WRP1AR_WRP1A_STRT_Msk            (0x7FUL << FLASH_WRP1AR_WRP1A_STRT_Pos) /*!< 0x0000007F */
+#define FLASH_WRP1AR_WRP1A_STRT                FLASH_WRP1AR_WRP1A_STRT_Msk
+#define FLASH_WRP1AR_WRP1A_END_Pos             (16U)
+#define FLASH_WRP1AR_WRP1A_END_Msk             (0x7FUL << FLASH_WRP1AR_WRP1A_END_Pos) /*!< 0x007F0000 */
+#define FLASH_WRP1AR_WRP1A_END                 FLASH_WRP1AR_WRP1A_END_Msk
+
+/******************  Bits definition for FLASH_WRP1BR register  ***************/
+#define FLASH_WRP1BR_WRP1B_STRT_Pos            (0U)
+#define FLASH_WRP1BR_WRP1B_STRT_Msk            (0x7FUL << FLASH_WRP1BR_WRP1B_STRT_Pos) /*!< 0x0000007F */
+#define FLASH_WRP1BR_WRP1B_STRT                FLASH_WRP1BR_WRP1B_STRT_Msk
+#define FLASH_WRP1BR_WRP1B_END_Pos             (16U)
+#define FLASH_WRP1BR_WRP1B_END_Msk             (0x7FUL << FLASH_WRP1BR_WRP1B_END_Pos) /*!< 0x007F0000 */
+#define FLASH_WRP1BR_WRP1B_END                 FLASH_WRP1BR_WRP1B_END_Msk
+
+
+/******************  Bits definition for FLASH_WRP2AR register  ***************/
+#define FLASH_WRP2AR_WRP2A_STRT_Pos            (0U)
+#define FLASH_WRP2AR_WRP2A_STRT_Msk            (0x7FUL << FLASH_WRP2AR_WRP2A_STRT_Pos)  /*!< 0x0000007F */
+#define FLASH_WRP2AR_WRP2A_STRT                FLASH_WRP2AR_WRP2A_STRT_Msk
+#define FLASH_WRP2AR_WRP2A_END_Pos             (16U)
+#define FLASH_WRP2AR_WRP2A_END_Msk             (0x7FUL << FLASH_WRP2AR_WRP2A_END_Pos)   /*!< 0x007F0000 */
+#define FLASH_WRP2AR_WRP2A_END                 FLASH_WRP2AR_WRP2A_END_Msk
+
+/******************  Bits definition for FLASH_WRP2BSR register  ***************/
+#define FLASH_WRP2BR_WRP2B_STRT_Pos            (0U)
+#define FLASH_WRP2BR_WRP2B_STRT_Msk            (0x7FUL << FLASH_WRP2BR_WRP2B_STRT_Pos)  /*!< 0x0000007F */
+#define FLASH_WRP2BR_WRP2B_STRT                FLASH_WRP2BR_WRP2B_STRT_Msk
+#define FLASH_WRP2BR_WRP2B_END_Pos             (16U)
+#define FLASH_WRP2BR_WRP2B_END_Msk             (0x7FUL << FLASH_WRP2BR_WRP2B_END_Pos)   /*!< 0x007F0000 */
+#define FLASH_WRP2BR_WRP2B_END                 FLASH_WRP2BR_WRP2B_END_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                            General Purpose I/O                             */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bits definition for GPIO_MODER register  *****************/
+#define GPIO_MODER_MODE0_Pos           (0U)
+#define GPIO_MODER_MODE0_Msk           (0x3UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000003 */
+#define GPIO_MODER_MODE0               GPIO_MODER_MODE0_Msk
+#define GPIO_MODER_MODE0_0             (0x1UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000001 */
+#define GPIO_MODER_MODE0_1             (0x2UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000002 */
+#define GPIO_MODER_MODE1_Pos           (2U)
+#define GPIO_MODER_MODE1_Msk           (0x3UL << GPIO_MODER_MODE1_Pos)          /*!< 0x0000000C */
+#define GPIO_MODER_MODE1               GPIO_MODER_MODE1_Msk
+#define GPIO_MODER_MODE1_0             (0x1UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000004 */
+#define GPIO_MODER_MODE1_1             (0x2UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000008 */
+#define GPIO_MODER_MODE2_Pos           (4U)
+#define GPIO_MODER_MODE2_Msk           (0x3UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000030 */
+#define GPIO_MODER_MODE2               GPIO_MODER_MODE2_Msk
+#define GPIO_MODER_MODE2_0             (0x1UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000010 */
+#define GPIO_MODER_MODE2_1             (0x2UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000020 */
+#define GPIO_MODER_MODE3_Pos           (6U)
+#define GPIO_MODER_MODE3_Msk           (0x3UL << GPIO_MODER_MODE3_Pos)          /*!< 0x000000C0 */
+#define GPIO_MODER_MODE3               GPIO_MODER_MODE3_Msk
+#define GPIO_MODER_MODE3_0             (0x1UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000040 */
+#define GPIO_MODER_MODE3_1             (0x2UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000080 */
+#define GPIO_MODER_MODE4_Pos           (8U)
+#define GPIO_MODER_MODE4_Msk           (0x3UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000300 */
+#define GPIO_MODER_MODE4               GPIO_MODER_MODE4_Msk
+#define GPIO_MODER_MODE4_0             (0x1UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000100 */
+#define GPIO_MODER_MODE4_1             (0x2UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000200 */
+#define GPIO_MODER_MODE5_Pos           (10U)
+#define GPIO_MODER_MODE5_Msk           (0x3UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000C00 */
+#define GPIO_MODER_MODE5               GPIO_MODER_MODE5_Msk
+#define GPIO_MODER_MODE5_0             (0x1UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000400 */
+#define GPIO_MODER_MODE5_1             (0x2UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000800 */
+#define GPIO_MODER_MODE6_Pos           (12U)
+#define GPIO_MODER_MODE6_Msk           (0x3UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00003000 */
+#define GPIO_MODER_MODE6               GPIO_MODER_MODE6_Msk
+#define GPIO_MODER_MODE6_0             (0x1UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00001000 */
+#define GPIO_MODER_MODE6_1             (0x2UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00002000 */
+#define GPIO_MODER_MODE7_Pos           (14U)
+#define GPIO_MODER_MODE7_Msk           (0x3UL << GPIO_MODER_MODE7_Pos)          /*!< 0x0000C000 */
+#define GPIO_MODER_MODE7               GPIO_MODER_MODE7_Msk
+#define GPIO_MODER_MODE7_0             (0x1UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00004000 */
+#define GPIO_MODER_MODE7_1             (0x2UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00008000 */
+#define GPIO_MODER_MODE8_Pos           (16U)
+#define GPIO_MODER_MODE8_Msk           (0x3UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00030000 */
+#define GPIO_MODER_MODE8               GPIO_MODER_MODE8_Msk
+#define GPIO_MODER_MODE8_0             (0x1UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00010000 */
+#define GPIO_MODER_MODE8_1             (0x2UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00020000 */
+#define GPIO_MODER_MODE9_Pos           (18U)
+#define GPIO_MODER_MODE9_Msk           (0x3UL << GPIO_MODER_MODE9_Pos)          /*!< 0x000C0000 */
+#define GPIO_MODER_MODE9               GPIO_MODER_MODE9_Msk
+#define GPIO_MODER_MODE9_0             (0x1UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00040000 */
+#define GPIO_MODER_MODE9_1             (0x2UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00080000 */
+#define GPIO_MODER_MODE10_Pos          (20U)
+#define GPIO_MODER_MODE10_Msk          (0x3UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00300000 */
+#define GPIO_MODER_MODE10              GPIO_MODER_MODE10_Msk
+#define GPIO_MODER_MODE10_0            (0x1UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00100000 */
+#define GPIO_MODER_MODE10_1            (0x2UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00200000 */
+#define GPIO_MODER_MODE11_Pos          (22U)
+#define GPIO_MODER_MODE11_Msk          (0x3UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00C00000 */
+#define GPIO_MODER_MODE11              GPIO_MODER_MODE11_Msk
+#define GPIO_MODER_MODE11_0            (0x1UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00400000 */
+#define GPIO_MODER_MODE11_1            (0x2UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00800000 */
+#define GPIO_MODER_MODE12_Pos          (24U)
+#define GPIO_MODER_MODE12_Msk          (0x3UL << GPIO_MODER_MODE12_Pos)         /*!< 0x03000000 */
+#define GPIO_MODER_MODE12              GPIO_MODER_MODE12_Msk
+#define GPIO_MODER_MODE12_0            (0x1UL << GPIO_MODER_MODE12_Pos)         /*!< 0x01000000 */
+#define GPIO_MODER_MODE12_1            (0x2UL << GPIO_MODER_MODE12_Pos)         /*!< 0x02000000 */
+#define GPIO_MODER_MODE13_Pos          (26U)
+#define GPIO_MODER_MODE13_Msk          (0x3UL << GPIO_MODER_MODE13_Pos)         /*!< 0x0C000000 */
+#define GPIO_MODER_MODE13              GPIO_MODER_MODE13_Msk
+#define GPIO_MODER_MODE13_0            (0x1UL << GPIO_MODER_MODE13_Pos)         /*!< 0x04000000 */
+#define GPIO_MODER_MODE13_1            (0x2UL << GPIO_MODER_MODE13_Pos)         /*!< 0x08000000 */
+#define GPIO_MODER_MODE14_Pos          (28U)
+#define GPIO_MODER_MODE14_Msk          (0x3UL << GPIO_MODER_MODE14_Pos)         /*!< 0x30000000 */
+#define GPIO_MODER_MODE14              GPIO_MODER_MODE14_Msk
+#define GPIO_MODER_MODE14_0            (0x1UL << GPIO_MODER_MODE14_Pos)         /*!< 0x10000000 */
+#define GPIO_MODER_MODE14_1            (0x2UL << GPIO_MODER_MODE14_Pos)         /*!< 0x20000000 */
+#define GPIO_MODER_MODE15_Pos          (30U)
+#define GPIO_MODER_MODE15_Msk          (0x3UL << GPIO_MODER_MODE15_Pos)         /*!< 0xC0000000 */
+#define GPIO_MODER_MODE15              GPIO_MODER_MODE15_Msk
+#define GPIO_MODER_MODE15_0            (0x1UL << GPIO_MODER_MODE15_Pos)         /*!< 0x40000000 */
+#define GPIO_MODER_MODE15_1            (0x2UL << GPIO_MODER_MODE15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_OTYPER register  ****************/
+#define GPIO_OTYPER_OT0_Pos            (0U)
+#define GPIO_OTYPER_OT0_Msk            (0x1UL << GPIO_OTYPER_OT0_Pos)           /*!< 0x00000001 */
+#define GPIO_OTYPER_OT0                GPIO_OTYPER_OT0_Msk
+#define GPIO_OTYPER_OT1_Pos            (1U)
+#define GPIO_OTYPER_OT1_Msk            (0x1UL << GPIO_OTYPER_OT1_Pos)           /*!< 0x00000002 */
+#define GPIO_OTYPER_OT1                GPIO_OTYPER_OT1_Msk
+#define GPIO_OTYPER_OT2_Pos            (2U)
+#define GPIO_OTYPER_OT2_Msk            (0x1UL << GPIO_OTYPER_OT2_Pos)           /*!< 0x00000004 */
+#define GPIO_OTYPER_OT2                GPIO_OTYPER_OT2_Msk
+#define GPIO_OTYPER_OT3_Pos            (3U)
+#define GPIO_OTYPER_OT3_Msk            (0x1UL << GPIO_OTYPER_OT3_Pos)           /*!< 0x00000008 */
+#define GPIO_OTYPER_OT3                GPIO_OTYPER_OT3_Msk
+#define GPIO_OTYPER_OT4_Pos            (4U)
+#define GPIO_OTYPER_OT4_Msk            (0x1UL << GPIO_OTYPER_OT4_Pos)           /*!< 0x00000010 */
+#define GPIO_OTYPER_OT4                GPIO_OTYPER_OT4_Msk
+#define GPIO_OTYPER_OT5_Pos            (5U)
+#define GPIO_OTYPER_OT5_Msk            (0x1UL << GPIO_OTYPER_OT5_Pos)           /*!< 0x00000020 */
+#define GPIO_OTYPER_OT5                GPIO_OTYPER_OT5_Msk
+#define GPIO_OTYPER_OT6_Pos            (6U)
+#define GPIO_OTYPER_OT6_Msk            (0x1UL << GPIO_OTYPER_OT6_Pos)           /*!< 0x00000040 */
+#define GPIO_OTYPER_OT6                GPIO_OTYPER_OT6_Msk
+#define GPIO_OTYPER_OT7_Pos            (7U)
+#define GPIO_OTYPER_OT7_Msk            (0x1UL << GPIO_OTYPER_OT7_Pos)           /*!< 0x00000080 */
+#define GPIO_OTYPER_OT7                GPIO_OTYPER_OT7_Msk
+#define GPIO_OTYPER_OT8_Pos            (8U)
+#define GPIO_OTYPER_OT8_Msk            (0x1UL << GPIO_OTYPER_OT8_Pos)           /*!< 0x00000100 */
+#define GPIO_OTYPER_OT8                GPIO_OTYPER_OT8_Msk
+#define GPIO_OTYPER_OT9_Pos            (9U)
+#define GPIO_OTYPER_OT9_Msk            (0x1UL << GPIO_OTYPER_OT9_Pos)           /*!< 0x00000200 */
+#define GPIO_OTYPER_OT9                GPIO_OTYPER_OT9_Msk
+#define GPIO_OTYPER_OT10_Pos           (10U)
+#define GPIO_OTYPER_OT10_Msk           (0x1UL << GPIO_OTYPER_OT10_Pos)          /*!< 0x00000400 */
+#define GPIO_OTYPER_OT10               GPIO_OTYPER_OT10_Msk
+#define GPIO_OTYPER_OT11_Pos           (11U)
+#define GPIO_OTYPER_OT11_Msk           (0x1UL << GPIO_OTYPER_OT11_Pos)          /*!< 0x00000800 */
+#define GPIO_OTYPER_OT11               GPIO_OTYPER_OT11_Msk
+#define GPIO_OTYPER_OT12_Pos           (12U)
+#define GPIO_OTYPER_OT12_Msk           (0x1UL << GPIO_OTYPER_OT12_Pos)          /*!< 0x00001000 */
+#define GPIO_OTYPER_OT12               GPIO_OTYPER_OT12_Msk
+#define GPIO_OTYPER_OT13_Pos           (13U)
+#define GPIO_OTYPER_OT13_Msk           (0x1UL << GPIO_OTYPER_OT13_Pos)          /*!< 0x00002000 */
+#define GPIO_OTYPER_OT13               GPIO_OTYPER_OT13_Msk
+#define GPIO_OTYPER_OT14_Pos           (14U)
+#define GPIO_OTYPER_OT14_Msk           (0x1UL << GPIO_OTYPER_OT14_Pos)          /*!< 0x00004000 */
+#define GPIO_OTYPER_OT14               GPIO_OTYPER_OT14_Msk
+#define GPIO_OTYPER_OT15_Pos           (15U)
+#define GPIO_OTYPER_OT15_Msk           (0x1UL << GPIO_OTYPER_OT15_Pos)          /*!< 0x00008000 */
+#define GPIO_OTYPER_OT15               GPIO_OTYPER_OT15_Msk
+
+/******************  Bits definition for GPIO_OSPEEDR register  ***************/
+#define GPIO_OSPEEDR_OSPEED0_Pos       (0U)
+#define GPIO_OSPEEDR_OSPEED0_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000003 */
+#define GPIO_OSPEEDR_OSPEED0           GPIO_OSPEEDR_OSPEED0_Msk
+#define GPIO_OSPEEDR_OSPEED0_0         (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000001 */
+#define GPIO_OSPEEDR_OSPEED0_1         (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000002 */
+#define GPIO_OSPEEDR_OSPEED1_Pos       (2U)
+#define GPIO_OSPEEDR_OSPEED1_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x0000000C */
+#define GPIO_OSPEEDR_OSPEED1           GPIO_OSPEEDR_OSPEED1_Msk
+#define GPIO_OSPEEDR_OSPEED1_0         (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000004 */
+#define GPIO_OSPEEDR_OSPEED1_1         (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000008 */
+#define GPIO_OSPEEDR_OSPEED2_Pos       (4U)
+#define GPIO_OSPEEDR_OSPEED2_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000030 */
+#define GPIO_OSPEEDR_OSPEED2           GPIO_OSPEEDR_OSPEED2_Msk
+#define GPIO_OSPEEDR_OSPEED2_0         (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000010 */
+#define GPIO_OSPEEDR_OSPEED2_1         (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000020 */
+#define GPIO_OSPEEDR_OSPEED3_Pos       (6U)
+#define GPIO_OSPEEDR_OSPEED3_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x000000C0 */
+#define GPIO_OSPEEDR_OSPEED3           GPIO_OSPEEDR_OSPEED3_Msk
+#define GPIO_OSPEEDR_OSPEED3_0         (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000040 */
+#define GPIO_OSPEEDR_OSPEED3_1         (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000080 */
+#define GPIO_OSPEEDR_OSPEED4_Pos       (8U)
+#define GPIO_OSPEEDR_OSPEED4_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000300 */
+#define GPIO_OSPEEDR_OSPEED4           GPIO_OSPEEDR_OSPEED4_Msk
+#define GPIO_OSPEEDR_OSPEED4_0         (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000100 */
+#define GPIO_OSPEEDR_OSPEED4_1         (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000200 */
+#define GPIO_OSPEEDR_OSPEED5_Pos       (10U)
+#define GPIO_OSPEEDR_OSPEED5_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000C00 */
+#define GPIO_OSPEEDR_OSPEED5           GPIO_OSPEEDR_OSPEED5_Msk
+#define GPIO_OSPEEDR_OSPEED5_0         (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000400 */
+#define GPIO_OSPEEDR_OSPEED5_1         (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000800 */
+#define GPIO_OSPEEDR_OSPEED6_Pos       (12U)
+#define GPIO_OSPEEDR_OSPEED6_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00003000 */
+#define GPIO_OSPEEDR_OSPEED6           GPIO_OSPEEDR_OSPEED6_Msk
+#define GPIO_OSPEEDR_OSPEED6_0         (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00001000 */
+#define GPIO_OSPEEDR_OSPEED6_1         (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00002000 */
+#define GPIO_OSPEEDR_OSPEED7_Pos       (14U)
+#define GPIO_OSPEEDR_OSPEED7_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x0000C000 */
+#define GPIO_OSPEEDR_OSPEED7           GPIO_OSPEEDR_OSPEED7_Msk
+#define GPIO_OSPEEDR_OSPEED7_0         (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00004000 */
+#define GPIO_OSPEEDR_OSPEED7_1         (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00008000 */
+#define GPIO_OSPEEDR_OSPEED8_Pos       (16U)
+#define GPIO_OSPEEDR_OSPEED8_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00030000 */
+#define GPIO_OSPEEDR_OSPEED8           GPIO_OSPEEDR_OSPEED8_Msk
+#define GPIO_OSPEEDR_OSPEED8_0         (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00010000 */
+#define GPIO_OSPEEDR_OSPEED8_1         (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00020000 */
+#define GPIO_OSPEEDR_OSPEED9_Pos       (18U)
+#define GPIO_OSPEEDR_OSPEED9_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x000C0000 */
+#define GPIO_OSPEEDR_OSPEED9           GPIO_OSPEEDR_OSPEED9_Msk
+#define GPIO_OSPEEDR_OSPEED9_0         (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00040000 */
+#define GPIO_OSPEEDR_OSPEED9_1         (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00080000 */
+#define GPIO_OSPEEDR_OSPEED10_Pos      (20U)
+#define GPIO_OSPEEDR_OSPEED10_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00300000 */
+#define GPIO_OSPEEDR_OSPEED10          GPIO_OSPEEDR_OSPEED10_Msk
+#define GPIO_OSPEEDR_OSPEED10_0        (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00100000 */
+#define GPIO_OSPEEDR_OSPEED10_1        (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00200000 */
+#define GPIO_OSPEEDR_OSPEED11_Pos      (22U)
+#define GPIO_OSPEEDR_OSPEED11_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00C00000 */
+#define GPIO_OSPEEDR_OSPEED11          GPIO_OSPEEDR_OSPEED11_Msk
+#define GPIO_OSPEEDR_OSPEED11_0        (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00400000 */
+#define GPIO_OSPEEDR_OSPEED11_1        (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00800000 */
+#define GPIO_OSPEEDR_OSPEED12_Pos      (24U)
+#define GPIO_OSPEEDR_OSPEED12_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x03000000 */
+#define GPIO_OSPEEDR_OSPEED12          GPIO_OSPEEDR_OSPEED12_Msk
+#define GPIO_OSPEEDR_OSPEED12_0        (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x01000000 */
+#define GPIO_OSPEEDR_OSPEED12_1        (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x02000000 */
+#define GPIO_OSPEEDR_OSPEED13_Pos      (26U)
+#define GPIO_OSPEEDR_OSPEED13_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x0C000000 */
+#define GPIO_OSPEEDR_OSPEED13          GPIO_OSPEEDR_OSPEED13_Msk
+#define GPIO_OSPEEDR_OSPEED13_0        (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x04000000 */
+#define GPIO_OSPEEDR_OSPEED13_1        (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x08000000 */
+#define GPIO_OSPEEDR_OSPEED14_Pos      (28U)
+#define GPIO_OSPEEDR_OSPEED14_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x30000000 */
+#define GPIO_OSPEEDR_OSPEED14          GPIO_OSPEEDR_OSPEED14_Msk
+#define GPIO_OSPEEDR_OSPEED14_0        (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x10000000 */
+#define GPIO_OSPEEDR_OSPEED14_1        (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x20000000 */
+#define GPIO_OSPEEDR_OSPEED15_Pos      (30U)
+#define GPIO_OSPEEDR_OSPEED15_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0xC0000000 */
+#define GPIO_OSPEEDR_OSPEED15          GPIO_OSPEEDR_OSPEED15_Msk
+#define GPIO_OSPEEDR_OSPEED15_0        (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x40000000 */
+#define GPIO_OSPEEDR_OSPEED15_1        (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_PUPDR register  *****************/
+#define GPIO_PUPDR_PUPD0_Pos           (0U)
+#define GPIO_PUPDR_PUPD0_Msk           (0x3UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000003 */
+#define GPIO_PUPDR_PUPD0               GPIO_PUPDR_PUPD0_Msk
+#define GPIO_PUPDR_PUPD0_0             (0x1UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000001 */
+#define GPIO_PUPDR_PUPD0_1             (0x2UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000002 */
+#define GPIO_PUPDR_PUPD1_Pos           (2U)
+#define GPIO_PUPDR_PUPD1_Msk           (0x3UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x0000000C */
+#define GPIO_PUPDR_PUPD1               GPIO_PUPDR_PUPD1_Msk
+#define GPIO_PUPDR_PUPD1_0             (0x1UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000004 */
+#define GPIO_PUPDR_PUPD1_1             (0x2UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000008 */
+#define GPIO_PUPDR_PUPD2_Pos           (4U)
+#define GPIO_PUPDR_PUPD2_Msk           (0x3UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000030 */
+#define GPIO_PUPDR_PUPD2               GPIO_PUPDR_PUPD2_Msk
+#define GPIO_PUPDR_PUPD2_0             (0x1UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000010 */
+#define GPIO_PUPDR_PUPD2_1             (0x2UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000020 */
+#define GPIO_PUPDR_PUPD3_Pos           (6U)
+#define GPIO_PUPDR_PUPD3_Msk           (0x3UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x000000C0 */
+#define GPIO_PUPDR_PUPD3               GPIO_PUPDR_PUPD3_Msk
+#define GPIO_PUPDR_PUPD3_0             (0x1UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000040 */
+#define GPIO_PUPDR_PUPD3_1             (0x2UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000080 */
+#define GPIO_PUPDR_PUPD4_Pos           (8U)
+#define GPIO_PUPDR_PUPD4_Msk           (0x3UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000300 */
+#define GPIO_PUPDR_PUPD4               GPIO_PUPDR_PUPD4_Msk
+#define GPIO_PUPDR_PUPD4_0             (0x1UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000100 */
+#define GPIO_PUPDR_PUPD4_1             (0x2UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000200 */
+#define GPIO_PUPDR_PUPD5_Pos           (10U)
+#define GPIO_PUPDR_PUPD5_Msk           (0x3UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000C00 */
+#define GPIO_PUPDR_PUPD5               GPIO_PUPDR_PUPD5_Msk
+#define GPIO_PUPDR_PUPD5_0             (0x1UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000400 */
+#define GPIO_PUPDR_PUPD5_1             (0x2UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000800 */
+#define GPIO_PUPDR_PUPD6_Pos           (12U)
+#define GPIO_PUPDR_PUPD6_Msk           (0x3UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00003000 */
+#define GPIO_PUPDR_PUPD6               GPIO_PUPDR_PUPD6_Msk
+#define GPIO_PUPDR_PUPD6_0             (0x1UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00001000 */
+#define GPIO_PUPDR_PUPD6_1             (0x2UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00002000 */
+#define GPIO_PUPDR_PUPD7_Pos           (14U)
+#define GPIO_PUPDR_PUPD7_Msk           (0x3UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x0000C000 */
+#define GPIO_PUPDR_PUPD7               GPIO_PUPDR_PUPD7_Msk
+#define GPIO_PUPDR_PUPD7_0             (0x1UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00004000 */
+#define GPIO_PUPDR_PUPD7_1             (0x2UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00008000 */
+#define GPIO_PUPDR_PUPD8_Pos           (16U)
+#define GPIO_PUPDR_PUPD8_Msk           (0x3UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00030000 */
+#define GPIO_PUPDR_PUPD8               GPIO_PUPDR_PUPD8_Msk
+#define GPIO_PUPDR_PUPD8_0             (0x1UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00010000 */
+#define GPIO_PUPDR_PUPD8_1             (0x2UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00020000 */
+#define GPIO_PUPDR_PUPD9_Pos           (18U)
+#define GPIO_PUPDR_PUPD9_Msk           (0x3UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x000C0000 */
+#define GPIO_PUPDR_PUPD9               GPIO_PUPDR_PUPD9_Msk
+#define GPIO_PUPDR_PUPD9_0             (0x1UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00040000 */
+#define GPIO_PUPDR_PUPD9_1             (0x2UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00080000 */
+#define GPIO_PUPDR_PUPD10_Pos          (20U)
+#define GPIO_PUPDR_PUPD10_Msk          (0x3UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00300000 */
+#define GPIO_PUPDR_PUPD10              GPIO_PUPDR_PUPD10_Msk
+#define GPIO_PUPDR_PUPD10_0            (0x1UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00100000 */
+#define GPIO_PUPDR_PUPD10_1            (0x2UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00200000 */
+#define GPIO_PUPDR_PUPD11_Pos          (22U)
+#define GPIO_PUPDR_PUPD11_Msk          (0x3UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00C00000 */
+#define GPIO_PUPDR_PUPD11              GPIO_PUPDR_PUPD11_Msk
+#define GPIO_PUPDR_PUPD11_0            (0x1UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00400000 */
+#define GPIO_PUPDR_PUPD11_1            (0x2UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00800000 */
+#define GPIO_PUPDR_PUPD12_Pos          (24U)
+#define GPIO_PUPDR_PUPD12_Msk          (0x3UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x03000000 */
+#define GPIO_PUPDR_PUPD12              GPIO_PUPDR_PUPD12_Msk
+#define GPIO_PUPDR_PUPD12_0            (0x1UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x01000000 */
+#define GPIO_PUPDR_PUPD12_1            (0x2UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x02000000 */
+#define GPIO_PUPDR_PUPD13_Pos          (26U)
+#define GPIO_PUPDR_PUPD13_Msk          (0x3UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x0C000000 */
+#define GPIO_PUPDR_PUPD13              GPIO_PUPDR_PUPD13_Msk
+#define GPIO_PUPDR_PUPD13_0            (0x1UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x04000000 */
+#define GPIO_PUPDR_PUPD13_1            (0x2UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x08000000 */
+#define GPIO_PUPDR_PUPD14_Pos          (28U)
+#define GPIO_PUPDR_PUPD14_Msk          (0x3UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x30000000 */
+#define GPIO_PUPDR_PUPD14              GPIO_PUPDR_PUPD14_Msk
+#define GPIO_PUPDR_PUPD14_0            (0x1UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x10000000 */
+#define GPIO_PUPDR_PUPD14_1            (0x2UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x20000000 */
+#define GPIO_PUPDR_PUPD15_Pos          (30U)
+#define GPIO_PUPDR_PUPD15_Msk          (0x3UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0xC0000000 */
+#define GPIO_PUPDR_PUPD15              GPIO_PUPDR_PUPD15_Msk
+#define GPIO_PUPDR_PUPD15_0            (0x1UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x40000000 */
+#define GPIO_PUPDR_PUPD15_1            (0x2UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_IDR register  *******************/
+#define GPIO_IDR_ID0_Pos               (0U)
+#define GPIO_IDR_ID0_Msk               (0x1UL << GPIO_IDR_ID0_Pos)              /*!< 0x00000001 */
+#define GPIO_IDR_ID0                   GPIO_IDR_ID0_Msk
+#define GPIO_IDR_ID1_Pos               (1U)
+#define GPIO_IDR_ID1_Msk               (0x1UL << GPIO_IDR_ID1_Pos)              /*!< 0x00000002 */
+#define GPIO_IDR_ID1                   GPIO_IDR_ID1_Msk
+#define GPIO_IDR_ID2_Pos               (2U)
+#define GPIO_IDR_ID2_Msk               (0x1UL << GPIO_IDR_ID2_Pos)              /*!< 0x00000004 */
+#define GPIO_IDR_ID2                   GPIO_IDR_ID2_Msk
+#define GPIO_IDR_ID3_Pos               (3U)
+#define GPIO_IDR_ID3_Msk               (0x1UL << GPIO_IDR_ID3_Pos)              /*!< 0x00000008 */
+#define GPIO_IDR_ID3                   GPIO_IDR_ID3_Msk
+#define GPIO_IDR_ID4_Pos               (4U)
+#define GPIO_IDR_ID4_Msk               (0x1UL << GPIO_IDR_ID4_Pos)              /*!< 0x00000010 */
+#define GPIO_IDR_ID4                   GPIO_IDR_ID4_Msk
+#define GPIO_IDR_ID5_Pos               (5U)
+#define GPIO_IDR_ID5_Msk               (0x1UL << GPIO_IDR_ID5_Pos)              /*!< 0x00000020 */
+#define GPIO_IDR_ID5                   GPIO_IDR_ID5_Msk
+#define GPIO_IDR_ID6_Pos               (6U)
+#define GPIO_IDR_ID6_Msk               (0x1UL << GPIO_IDR_ID6_Pos)              /*!< 0x00000040 */
+#define GPIO_IDR_ID6                   GPIO_IDR_ID6_Msk
+#define GPIO_IDR_ID7_Pos               (7U)
+#define GPIO_IDR_ID7_Msk               (0x1UL << GPIO_IDR_ID7_Pos)              /*!< 0x00000080 */
+#define GPIO_IDR_ID7                   GPIO_IDR_ID7_Msk
+#define GPIO_IDR_ID8_Pos               (8U)
+#define GPIO_IDR_ID8_Msk               (0x1UL << GPIO_IDR_ID8_Pos)              /*!< 0x00000100 */
+#define GPIO_IDR_ID8                   GPIO_IDR_ID8_Msk
+#define GPIO_IDR_ID9_Pos               (9U)
+#define GPIO_IDR_ID9_Msk               (0x1UL << GPIO_IDR_ID9_Pos)              /*!< 0x00000200 */
+#define GPIO_IDR_ID9                   GPIO_IDR_ID9_Msk
+#define GPIO_IDR_ID10_Pos              (10U)
+#define GPIO_IDR_ID10_Msk              (0x1UL << GPIO_IDR_ID10_Pos)             /*!< 0x00000400 */
+#define GPIO_IDR_ID10                  GPIO_IDR_ID10_Msk
+#define GPIO_IDR_ID11_Pos              (11U)
+#define GPIO_IDR_ID11_Msk              (0x1UL << GPIO_IDR_ID11_Pos)             /*!< 0x00000800 */
+#define GPIO_IDR_ID11                  GPIO_IDR_ID11_Msk
+#define GPIO_IDR_ID12_Pos              (12U)
+#define GPIO_IDR_ID12_Msk              (0x1UL << GPIO_IDR_ID12_Pos)             /*!< 0x00001000 */
+#define GPIO_IDR_ID12                  GPIO_IDR_ID12_Msk
+#define GPIO_IDR_ID13_Pos              (13U)
+#define GPIO_IDR_ID13_Msk              (0x1UL << GPIO_IDR_ID13_Pos)             /*!< 0x00002000 */
+#define GPIO_IDR_ID13                  GPIO_IDR_ID13_Msk
+#define GPIO_IDR_ID14_Pos              (14U)
+#define GPIO_IDR_ID14_Msk              (0x1UL << GPIO_IDR_ID14_Pos)             /*!< 0x00004000 */
+#define GPIO_IDR_ID14                  GPIO_IDR_ID14_Msk
+#define GPIO_IDR_ID15_Pos              (15U)
+#define GPIO_IDR_ID15_Msk              (0x1UL << GPIO_IDR_ID15_Pos)             /*!< 0x00008000 */
+#define GPIO_IDR_ID15                  GPIO_IDR_ID15_Msk
+
+/******************  Bits definition for GPIO_ODR register  *******************/
+#define GPIO_ODR_OD0_Pos               (0U)
+#define GPIO_ODR_OD0_Msk               (0x1UL << GPIO_ODR_OD0_Pos)              /*!< 0x00000001 */
+#define GPIO_ODR_OD0                   GPIO_ODR_OD0_Msk
+#define GPIO_ODR_OD1_Pos               (1U)
+#define GPIO_ODR_OD1_Msk               (0x1UL << GPIO_ODR_OD1_Pos)              /*!< 0x00000002 */
+#define GPIO_ODR_OD1                   GPIO_ODR_OD1_Msk
+#define GPIO_ODR_OD2_Pos               (2U)
+#define GPIO_ODR_OD2_Msk               (0x1UL << GPIO_ODR_OD2_Pos)              /*!< 0x00000004 */
+#define GPIO_ODR_OD2                   GPIO_ODR_OD2_Msk
+#define GPIO_ODR_OD3_Pos               (3U)
+#define GPIO_ODR_OD3_Msk               (0x1UL << GPIO_ODR_OD3_Pos)              /*!< 0x00000008 */
+#define GPIO_ODR_OD3                   GPIO_ODR_OD3_Msk
+#define GPIO_ODR_OD4_Pos               (4U)
+#define GPIO_ODR_OD4_Msk               (0x1UL << GPIO_ODR_OD4_Pos)              /*!< 0x00000010 */
+#define GPIO_ODR_OD4                   GPIO_ODR_OD4_Msk
+#define GPIO_ODR_OD5_Pos               (5U)
+#define GPIO_ODR_OD5_Msk               (0x1UL << GPIO_ODR_OD5_Pos)              /*!< 0x00000020 */
+#define GPIO_ODR_OD5                   GPIO_ODR_OD5_Msk
+#define GPIO_ODR_OD6_Pos               (6U)
+#define GPIO_ODR_OD6_Msk               (0x1UL << GPIO_ODR_OD6_Pos)              /*!< 0x00000040 */
+#define GPIO_ODR_OD6                   GPIO_ODR_OD6_Msk
+#define GPIO_ODR_OD7_Pos               (7U)
+#define GPIO_ODR_OD7_Msk               (0x1UL << GPIO_ODR_OD7_Pos)              /*!< 0x00000080 */
+#define GPIO_ODR_OD7                   GPIO_ODR_OD7_Msk
+#define GPIO_ODR_OD8_Pos               (8U)
+#define GPIO_ODR_OD8_Msk               (0x1UL << GPIO_ODR_OD8_Pos)              /*!< 0x00000100 */
+#define GPIO_ODR_OD8                   GPIO_ODR_OD8_Msk
+#define GPIO_ODR_OD9_Pos               (9U)
+#define GPIO_ODR_OD9_Msk               (0x1UL << GPIO_ODR_OD9_Pos)              /*!< 0x00000200 */
+#define GPIO_ODR_OD9                   GPIO_ODR_OD9_Msk
+#define GPIO_ODR_OD10_Pos              (10U)
+#define GPIO_ODR_OD10_Msk              (0x1UL << GPIO_ODR_OD10_Pos)             /*!< 0x00000400 */
+#define GPIO_ODR_OD10                  GPIO_ODR_OD10_Msk
+#define GPIO_ODR_OD11_Pos              (11U)
+#define GPIO_ODR_OD11_Msk              (0x1UL << GPIO_ODR_OD11_Pos)             /*!< 0x00000800 */
+#define GPIO_ODR_OD11                  GPIO_ODR_OD11_Msk
+#define GPIO_ODR_OD12_Pos              (12U)
+#define GPIO_ODR_OD12_Msk              (0x1UL << GPIO_ODR_OD12_Pos)             /*!< 0x00001000 */
+#define GPIO_ODR_OD12                  GPIO_ODR_OD12_Msk
+#define GPIO_ODR_OD13_Pos              (13U)
+#define GPIO_ODR_OD13_Msk              (0x1UL << GPIO_ODR_OD13_Pos)             /*!< 0x00002000 */
+#define GPIO_ODR_OD13                  GPIO_ODR_OD13_Msk
+#define GPIO_ODR_OD14_Pos              (14U)
+#define GPIO_ODR_OD14_Msk              (0x1UL << GPIO_ODR_OD14_Pos)             /*!< 0x00004000 */
+#define GPIO_ODR_OD14                  GPIO_ODR_OD14_Msk
+#define GPIO_ODR_OD15_Pos              (15U)
+#define GPIO_ODR_OD15_Msk              (0x1UL << GPIO_ODR_OD15_Pos)             /*!< 0x00008000 */
+#define GPIO_ODR_OD15                  GPIO_ODR_OD15_Msk
+
+/******************  Bits definition for GPIO_BSRR register  ******************/
+#define GPIO_BSRR_BS0_Pos              (0U)
+#define GPIO_BSRR_BS0_Msk              (0x1UL << GPIO_BSRR_BS0_Pos)             /*!< 0x00000001 */
+#define GPIO_BSRR_BS0                  GPIO_BSRR_BS0_Msk
+#define GPIO_BSRR_BS1_Pos              (1U)
+#define GPIO_BSRR_BS1_Msk              (0x1UL << GPIO_BSRR_BS1_Pos)             /*!< 0x00000002 */
+#define GPIO_BSRR_BS1                  GPIO_BSRR_BS1_Msk
+#define GPIO_BSRR_BS2_Pos              (2U)
+#define GPIO_BSRR_BS2_Msk              (0x1UL << GPIO_BSRR_BS2_Pos)             /*!< 0x00000004 */
+#define GPIO_BSRR_BS2                  GPIO_BSRR_BS2_Msk
+#define GPIO_BSRR_BS3_Pos              (3U)
+#define GPIO_BSRR_BS3_Msk              (0x1UL << GPIO_BSRR_BS3_Pos)             /*!< 0x00000008 */
+#define GPIO_BSRR_BS3                  GPIO_BSRR_BS3_Msk
+#define GPIO_BSRR_BS4_Pos              (4U)
+#define GPIO_BSRR_BS4_Msk              (0x1UL << GPIO_BSRR_BS4_Pos)             /*!< 0x00000010 */
+#define GPIO_BSRR_BS4                  GPIO_BSRR_BS4_Msk
+#define GPIO_BSRR_BS5_Pos              (5U)
+#define GPIO_BSRR_BS5_Msk              (0x1UL << GPIO_BSRR_BS5_Pos)             /*!< 0x00000020 */
+#define GPIO_BSRR_BS5                  GPIO_BSRR_BS5_Msk
+#define GPIO_BSRR_BS6_Pos              (6U)
+#define GPIO_BSRR_BS6_Msk              (0x1UL << GPIO_BSRR_BS6_Pos)             /*!< 0x00000040 */
+#define GPIO_BSRR_BS6                  GPIO_BSRR_BS6_Msk
+#define GPIO_BSRR_BS7_Pos              (7U)
+#define GPIO_BSRR_BS7_Msk              (0x1UL << GPIO_BSRR_BS7_Pos)             /*!< 0x00000080 */
+#define GPIO_BSRR_BS7                  GPIO_BSRR_BS7_Msk
+#define GPIO_BSRR_BS8_Pos              (8U)
+#define GPIO_BSRR_BS8_Msk              (0x1UL << GPIO_BSRR_BS8_Pos)             /*!< 0x00000100 */
+#define GPIO_BSRR_BS8                  GPIO_BSRR_BS8_Msk
+#define GPIO_BSRR_BS9_Pos              (9U)
+#define GPIO_BSRR_BS9_Msk              (0x1UL << GPIO_BSRR_BS9_Pos)             /*!< 0x00000200 */
+#define GPIO_BSRR_BS9                  GPIO_BSRR_BS9_Msk
+#define GPIO_BSRR_BS10_Pos             (10U)
+#define GPIO_BSRR_BS10_Msk             (0x1UL << GPIO_BSRR_BS10_Pos)            /*!< 0x00000400 */
+#define GPIO_BSRR_BS10                 GPIO_BSRR_BS10_Msk
+#define GPIO_BSRR_BS11_Pos             (11U)
+#define GPIO_BSRR_BS11_Msk             (0x1UL << GPIO_BSRR_BS11_Pos)            /*!< 0x00000800 */
+#define GPIO_BSRR_BS11                 GPIO_BSRR_BS11_Msk
+#define GPIO_BSRR_BS12_Pos             (12U)
+#define GPIO_BSRR_BS12_Msk             (0x1UL << GPIO_BSRR_BS12_Pos)            /*!< 0x00001000 */
+#define GPIO_BSRR_BS12                 GPIO_BSRR_BS12_Msk
+#define GPIO_BSRR_BS13_Pos             (13U)
+#define GPIO_BSRR_BS13_Msk             (0x1UL << GPIO_BSRR_BS13_Pos)            /*!< 0x00002000 */
+#define GPIO_BSRR_BS13                 GPIO_BSRR_BS13_Msk
+#define GPIO_BSRR_BS14_Pos             (14U)
+#define GPIO_BSRR_BS14_Msk             (0x1UL << GPIO_BSRR_BS14_Pos)            /*!< 0x00004000 */
+#define GPIO_BSRR_BS14                 GPIO_BSRR_BS14_Msk
+#define GPIO_BSRR_BS15_Pos             (15U)
+#define GPIO_BSRR_BS15_Msk             (0x1UL << GPIO_BSRR_BS15_Pos)            /*!< 0x00008000 */
+#define GPIO_BSRR_BS15                 GPIO_BSRR_BS15_Msk
+#define GPIO_BSRR_BR0_Pos              (16U)
+#define GPIO_BSRR_BR0_Msk              (0x1UL << GPIO_BSRR_BR0_Pos)             /*!< 0x00010000 */
+#define GPIO_BSRR_BR0                  GPIO_BSRR_BR0_Msk
+#define GPIO_BSRR_BR1_Pos              (17U)
+#define GPIO_BSRR_BR1_Msk              (0x1UL << GPIO_BSRR_BR1_Pos)             /*!< 0x00020000 */
+#define GPIO_BSRR_BR1                  GPIO_BSRR_BR1_Msk
+#define GPIO_BSRR_BR2_Pos              (18U)
+#define GPIO_BSRR_BR2_Msk              (0x1UL << GPIO_BSRR_BR2_Pos)             /*!< 0x00040000 */
+#define GPIO_BSRR_BR2                  GPIO_BSRR_BR2_Msk
+#define GPIO_BSRR_BR3_Pos              (19U)
+#define GPIO_BSRR_BR3_Msk              (0x1UL << GPIO_BSRR_BR3_Pos)             /*!< 0x00080000 */
+#define GPIO_BSRR_BR3                  GPIO_BSRR_BR3_Msk
+#define GPIO_BSRR_BR4_Pos              (20U)
+#define GPIO_BSRR_BR4_Msk              (0x1UL << GPIO_BSRR_BR4_Pos)             /*!< 0x00100000 */
+#define GPIO_BSRR_BR4                  GPIO_BSRR_BR4_Msk
+#define GPIO_BSRR_BR5_Pos              (21U)
+#define GPIO_BSRR_BR5_Msk              (0x1UL << GPIO_BSRR_BR5_Pos)             /*!< 0x00200000 */
+#define GPIO_BSRR_BR5                  GPIO_BSRR_BR5_Msk
+#define GPIO_BSRR_BR6_Pos              (22U)
+#define GPIO_BSRR_BR6_Msk              (0x1UL << GPIO_BSRR_BR6_Pos)             /*!< 0x00400000 */
+#define GPIO_BSRR_BR6                  GPIO_BSRR_BR6_Msk
+#define GPIO_BSRR_BR7_Pos              (23U)
+#define GPIO_BSRR_BR7_Msk              (0x1UL << GPIO_BSRR_BR7_Pos)             /*!< 0x00800000 */
+#define GPIO_BSRR_BR7                  GPIO_BSRR_BR7_Msk
+#define GPIO_BSRR_BR8_Pos              (24U)
+#define GPIO_BSRR_BR8_Msk              (0x1UL << GPIO_BSRR_BR8_Pos)             /*!< 0x01000000 */
+#define GPIO_BSRR_BR8                  GPIO_BSRR_BR8_Msk
+#define GPIO_BSRR_BR9_Pos              (25U)
+#define GPIO_BSRR_BR9_Msk              (0x1UL << GPIO_BSRR_BR9_Pos)             /*!< 0x02000000 */
+#define GPIO_BSRR_BR9                  GPIO_BSRR_BR9_Msk
+#define GPIO_BSRR_BR10_Pos             (26U)
+#define GPIO_BSRR_BR10_Msk             (0x1UL << GPIO_BSRR_BR10_Pos)            /*!< 0x04000000 */
+#define GPIO_BSRR_BR10                 GPIO_BSRR_BR10_Msk
+#define GPIO_BSRR_BR11_Pos             (27U)
+#define GPIO_BSRR_BR11_Msk             (0x1UL << GPIO_BSRR_BR11_Pos)            /*!< 0x08000000 */
+#define GPIO_BSRR_BR11                 GPIO_BSRR_BR11_Msk
+#define GPIO_BSRR_BR12_Pos             (28U)
+#define GPIO_BSRR_BR12_Msk             (0x1UL << GPIO_BSRR_BR12_Pos)            /*!< 0x10000000 */
+#define GPIO_BSRR_BR12                 GPIO_BSRR_BR12_Msk
+#define GPIO_BSRR_BR13_Pos             (29U)
+#define GPIO_BSRR_BR13_Msk             (0x1UL << GPIO_BSRR_BR13_Pos)            /*!< 0x20000000 */
+#define GPIO_BSRR_BR13                 GPIO_BSRR_BR13_Msk
+#define GPIO_BSRR_BR14_Pos             (30U)
+#define GPIO_BSRR_BR14_Msk             (0x1UL << GPIO_BSRR_BR14_Pos)            /*!< 0x40000000 */
+#define GPIO_BSRR_BR14                 GPIO_BSRR_BR14_Msk
+#define GPIO_BSRR_BR15_Pos             (31U)
+#define GPIO_BSRR_BR15_Msk             (0x1UL << GPIO_BSRR_BR15_Pos)            /*!< 0x80000000 */
+#define GPIO_BSRR_BR15                 GPIO_BSRR_BR15_Msk
+
+/****************** Bit definition for GPIO_LCKR register *********************/
+#define GPIO_LCKR_LCK0_Pos             (0U)
+#define GPIO_LCKR_LCK0_Msk             (0x1UL << GPIO_LCKR_LCK0_Pos)            /*!< 0x00000001 */
+#define GPIO_LCKR_LCK0                 GPIO_LCKR_LCK0_Msk
+#define GPIO_LCKR_LCK1_Pos             (1U)
+#define GPIO_LCKR_LCK1_Msk             (0x1UL << GPIO_LCKR_LCK1_Pos)            /*!< 0x00000002 */
+#define GPIO_LCKR_LCK1                 GPIO_LCKR_LCK1_Msk
+#define GPIO_LCKR_LCK2_Pos             (2U)
+#define GPIO_LCKR_LCK2_Msk             (0x1UL << GPIO_LCKR_LCK2_Pos)            /*!< 0x00000004 */
+#define GPIO_LCKR_LCK2                 GPIO_LCKR_LCK2_Msk
+#define GPIO_LCKR_LCK3_Pos             (3U)
+#define GPIO_LCKR_LCK3_Msk             (0x1UL << GPIO_LCKR_LCK3_Pos)            /*!< 0x00000008 */
+#define GPIO_LCKR_LCK3                 GPIO_LCKR_LCK3_Msk
+#define GPIO_LCKR_LCK4_Pos             (4U)
+#define GPIO_LCKR_LCK4_Msk             (0x1UL << GPIO_LCKR_LCK4_Pos)            /*!< 0x00000010 */
+#define GPIO_LCKR_LCK4                 GPIO_LCKR_LCK4_Msk
+#define GPIO_LCKR_LCK5_Pos             (5U)
+#define GPIO_LCKR_LCK5_Msk             (0x1UL << GPIO_LCKR_LCK5_Pos)            /*!< 0x00000020 */
+#define GPIO_LCKR_LCK5                 GPIO_LCKR_LCK5_Msk
+#define GPIO_LCKR_LCK6_Pos             (6U)
+#define GPIO_LCKR_LCK6_Msk             (0x1UL << GPIO_LCKR_LCK6_Pos)            /*!< 0x00000040 */
+#define GPIO_LCKR_LCK6                 GPIO_LCKR_LCK6_Msk
+#define GPIO_LCKR_LCK7_Pos             (7U)
+#define GPIO_LCKR_LCK7_Msk             (0x1UL << GPIO_LCKR_LCK7_Pos)            /*!< 0x00000080 */
+#define GPIO_LCKR_LCK7                 GPIO_LCKR_LCK7_Msk
+#define GPIO_LCKR_LCK8_Pos             (8U)
+#define GPIO_LCKR_LCK8_Msk             (0x1UL << GPIO_LCKR_LCK8_Pos)            /*!< 0x00000100 */
+#define GPIO_LCKR_LCK8                 GPIO_LCKR_LCK8_Msk
+#define GPIO_LCKR_LCK9_Pos             (9U)
+#define GPIO_LCKR_LCK9_Msk             (0x1UL << GPIO_LCKR_LCK9_Pos)            /*!< 0x00000200 */
+#define GPIO_LCKR_LCK9                 GPIO_LCKR_LCK9_Msk
+#define GPIO_LCKR_LCK10_Pos            (10U)
+#define GPIO_LCKR_LCK10_Msk            (0x1UL << GPIO_LCKR_LCK10_Pos)           /*!< 0x00000400 */
+#define GPIO_LCKR_LCK10                GPIO_LCKR_LCK10_Msk
+#define GPIO_LCKR_LCK11_Pos            (11U)
+#define GPIO_LCKR_LCK11_Msk            (0x1UL << GPIO_LCKR_LCK11_Pos)           /*!< 0x00000800 */
+#define GPIO_LCKR_LCK11                GPIO_LCKR_LCK11_Msk
+#define GPIO_LCKR_LCK12_Pos            (12U)
+#define GPIO_LCKR_LCK12_Msk            (0x1UL << GPIO_LCKR_LCK12_Pos)           /*!< 0x00001000 */
+#define GPIO_LCKR_LCK12                GPIO_LCKR_LCK12_Msk
+#define GPIO_LCKR_LCK13_Pos            (13U)
+#define GPIO_LCKR_LCK13_Msk            (0x1UL << GPIO_LCKR_LCK13_Pos)           /*!< 0x00002000 */
+#define GPIO_LCKR_LCK13                GPIO_LCKR_LCK13_Msk
+#define GPIO_LCKR_LCK14_Pos            (14U)
+#define GPIO_LCKR_LCK14_Msk            (0x1UL << GPIO_LCKR_LCK14_Pos)           /*!< 0x00004000 */
+#define GPIO_LCKR_LCK14                GPIO_LCKR_LCK14_Msk
+#define GPIO_LCKR_LCK15_Pos            (15U)
+#define GPIO_LCKR_LCK15_Msk            (0x1UL << GPIO_LCKR_LCK15_Pos)           /*!< 0x00008000 */
+#define GPIO_LCKR_LCK15                GPIO_LCKR_LCK15_Msk
+#define GPIO_LCKR_LCKK_Pos             (16U)
+#define GPIO_LCKR_LCKK_Msk             (0x1UL << GPIO_LCKR_LCKK_Pos)            /*!< 0x00010000 */
+#define GPIO_LCKR_LCKK                 GPIO_LCKR_LCKK_Msk
+
+/****************** Bit definition for GPIO_AFRL register *********************/
+#define GPIO_AFRL_AFSEL0_Pos           (0U)
+#define GPIO_AFRL_AFSEL0_Msk           (0xFUL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRL_AFSEL0               GPIO_AFRL_AFSEL0_Msk
+#define GPIO_AFRL_AFSEL0_0             (0x1UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRL_AFSEL0_1             (0x2UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRL_AFSEL0_2             (0x4UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRL_AFSEL0_3             (0x8UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRL_AFSEL1_Pos           (4U)
+#define GPIO_AFRL_AFSEL1_Msk           (0xFUL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRL_AFSEL1               GPIO_AFRL_AFSEL1_Msk
+#define GPIO_AFRL_AFSEL1_0             (0x1UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRL_AFSEL1_1             (0x2UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRL_AFSEL1_2             (0x4UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRL_AFSEL1_3             (0x8UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRL_AFSEL2_Pos           (8U)
+#define GPIO_AFRL_AFSEL2_Msk           (0xFUL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000F00 */
+#define GPIO_AFRL_AFSEL2               GPIO_AFRL_AFSEL2_Msk
+#define GPIO_AFRL_AFSEL2_0             (0x1UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000100 */
+#define GPIO_AFRL_AFSEL2_1             (0x2UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000200 */
+#define GPIO_AFRL_AFSEL2_2             (0x4UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000400 */
+#define GPIO_AFRL_AFSEL2_3             (0x8UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000800 */
+#define GPIO_AFRL_AFSEL3_Pos           (12U)
+#define GPIO_AFRL_AFSEL3_Msk           (0xFUL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x0000F000 */
+#define GPIO_AFRL_AFSEL3               GPIO_AFRL_AFSEL3_Msk
+#define GPIO_AFRL_AFSEL3_0             (0x1UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00001000 */
+#define GPIO_AFRL_AFSEL3_1             (0x2UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00002000 */
+#define GPIO_AFRL_AFSEL3_2             (0x4UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00004000 */
+#define GPIO_AFRL_AFSEL3_3             (0x8UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00008000 */
+#define GPIO_AFRL_AFSEL4_Pos           (16U)
+#define GPIO_AFRL_AFSEL4_Msk           (0xFUL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x000F0000 */
+#define GPIO_AFRL_AFSEL4               GPIO_AFRL_AFSEL4_Msk
+#define GPIO_AFRL_AFSEL4_0             (0x1UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00010000 */
+#define GPIO_AFRL_AFSEL4_1             (0x2UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00020000 */
+#define GPIO_AFRL_AFSEL4_2             (0x4UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00040000 */
+#define GPIO_AFRL_AFSEL4_3             (0x8UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00080000 */
+#define GPIO_AFRL_AFSEL5_Pos           (20U)
+#define GPIO_AFRL_AFSEL5_Msk           (0xFUL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00F00000 */
+#define GPIO_AFRL_AFSEL5               GPIO_AFRL_AFSEL5_Msk
+#define GPIO_AFRL_AFSEL5_0             (0x1UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00100000 */
+#define GPIO_AFRL_AFSEL5_1             (0x2UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00200000 */
+#define GPIO_AFRL_AFSEL5_2             (0x4UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00400000 */
+#define GPIO_AFRL_AFSEL5_3             (0x8UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00800000 */
+#define GPIO_AFRL_AFSEL6_Pos           (24U)
+#define GPIO_AFRL_AFSEL6_Msk           (0xFUL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x0F000000 */
+#define GPIO_AFRL_AFSEL6               GPIO_AFRL_AFSEL6_Msk
+#define GPIO_AFRL_AFSEL6_0             (0x1UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x01000000 */
+#define GPIO_AFRL_AFSEL6_1             (0x2UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x02000000 */
+#define GPIO_AFRL_AFSEL6_2             (0x4UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x04000000 */
+#define GPIO_AFRL_AFSEL6_3             (0x8UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x08000000 */
+#define GPIO_AFRL_AFSEL7_Pos           (28U)
+#define GPIO_AFRL_AFSEL7_Msk           (0xFUL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0xF0000000 */
+#define GPIO_AFRL_AFSEL7               GPIO_AFRL_AFSEL7_Msk
+#define GPIO_AFRL_AFSEL7_0             (0x1UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x10000000 */
+#define GPIO_AFRL_AFSEL7_1             (0x2UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x20000000 */
+#define GPIO_AFRL_AFSEL7_2             (0x4UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x40000000 */
+#define GPIO_AFRL_AFSEL7_3             (0x8UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x80000000 */
+
+/****************** Bit definition for GPIO_AFRH register *********************/
+#define GPIO_AFRH_AFSEL8_Pos           (0U)
+#define GPIO_AFRH_AFSEL8_Msk           (0xFUL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRH_AFSEL8               GPIO_AFRH_AFSEL8_Msk
+#define GPIO_AFRH_AFSEL8_0             (0x1UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRH_AFSEL8_1             (0x2UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRH_AFSEL8_2             (0x4UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRH_AFSEL8_3             (0x8UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRH_AFSEL9_Pos           (4U)
+#define GPIO_AFRH_AFSEL9_Msk           (0xFUL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRH_AFSEL9               GPIO_AFRH_AFSEL9_Msk
+#define GPIO_AFRH_AFSEL9_0             (0x1UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRH_AFSEL9_1             (0x2UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRH_AFSEL9_2             (0x4UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRH_AFSEL9_3             (0x8UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRH_AFSEL10_Pos          (8U)
+#define GPIO_AFRH_AFSEL10_Msk          (0xFUL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000F00 */
+#define GPIO_AFRH_AFSEL10              GPIO_AFRH_AFSEL10_Msk
+#define GPIO_AFRH_AFSEL10_0            (0x1UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000100 */
+#define GPIO_AFRH_AFSEL10_1            (0x2UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000200 */
+#define GPIO_AFRH_AFSEL10_2            (0x4UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000400 */
+#define GPIO_AFRH_AFSEL10_3            (0x8UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000800 */
+#define GPIO_AFRH_AFSEL11_Pos          (12U)
+#define GPIO_AFRH_AFSEL11_Msk          (0xFUL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x0000F000 */
+#define GPIO_AFRH_AFSEL11              GPIO_AFRH_AFSEL11_Msk
+#define GPIO_AFRH_AFSEL11_0            (0x1UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00001000 */
+#define GPIO_AFRH_AFSEL11_1            (0x2UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00002000 */
+#define GPIO_AFRH_AFSEL11_2            (0x4UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00004000 */
+#define GPIO_AFRH_AFSEL11_3            (0x8UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00008000 */
+#define GPIO_AFRH_AFSEL12_Pos          (16U)
+#define GPIO_AFRH_AFSEL12_Msk          (0xFUL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x000F0000 */
+#define GPIO_AFRH_AFSEL12              GPIO_AFRH_AFSEL12_Msk
+#define GPIO_AFRH_AFSEL12_0            (0x1UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00010000 */
+#define GPIO_AFRH_AFSEL12_1            (0x2UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00020000 */
+#define GPIO_AFRH_AFSEL12_2            (0x4UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00040000 */
+#define GPIO_AFRH_AFSEL12_3            (0x8UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00080000 */
+#define GPIO_AFRH_AFSEL13_Pos          (20U)
+#define GPIO_AFRH_AFSEL13_Msk          (0xFUL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00F00000 */
+#define GPIO_AFRH_AFSEL13              GPIO_AFRH_AFSEL13_Msk
+#define GPIO_AFRH_AFSEL13_0            (0x1UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00100000 */
+#define GPIO_AFRH_AFSEL13_1            (0x2UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00200000 */
+#define GPIO_AFRH_AFSEL13_2            (0x4UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00400000 */
+#define GPIO_AFRH_AFSEL13_3            (0x8UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00800000 */
+#define GPIO_AFRH_AFSEL14_Pos          (24U)
+#define GPIO_AFRH_AFSEL14_Msk          (0xFUL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x0F000000 */
+#define GPIO_AFRH_AFSEL14              GPIO_AFRH_AFSEL14_Msk
+#define GPIO_AFRH_AFSEL14_0            (0x1UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x01000000 */
+#define GPIO_AFRH_AFSEL14_1            (0x2UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x02000000 */
+#define GPIO_AFRH_AFSEL14_2            (0x4UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x04000000 */
+#define GPIO_AFRH_AFSEL14_3            (0x8UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x08000000 */
+#define GPIO_AFRH_AFSEL15_Pos          (28U)
+#define GPIO_AFRH_AFSEL15_Msk          (0xFUL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0xF0000000 */
+#define GPIO_AFRH_AFSEL15              GPIO_AFRH_AFSEL15_Msk
+#define GPIO_AFRH_AFSEL15_0            (0x1UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x10000000 */
+#define GPIO_AFRH_AFSEL15_1            (0x2UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x20000000 */
+#define GPIO_AFRH_AFSEL15_2            (0x4UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x40000000 */
+#define GPIO_AFRH_AFSEL15_3            (0x8UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_BRR register  ******************/
+#define GPIO_BRR_BR0_Pos               (0U)
+#define GPIO_BRR_BR0_Msk               (0x1UL << GPIO_BRR_BR0_Pos)              /*!< 0x00000001 */
+#define GPIO_BRR_BR0                   GPIO_BRR_BR0_Msk
+#define GPIO_BRR_BR1_Pos               (1U)
+#define GPIO_BRR_BR1_Msk               (0x1UL << GPIO_BRR_BR1_Pos)              /*!< 0x00000002 */
+#define GPIO_BRR_BR1                   GPIO_BRR_BR1_Msk
+#define GPIO_BRR_BR2_Pos               (2U)
+#define GPIO_BRR_BR2_Msk               (0x1UL << GPIO_BRR_BR2_Pos)              /*!< 0x00000004 */
+#define GPIO_BRR_BR2                   GPIO_BRR_BR2_Msk
+#define GPIO_BRR_BR3_Pos               (3U)
+#define GPIO_BRR_BR3_Msk               (0x1UL << GPIO_BRR_BR3_Pos)              /*!< 0x00000008 */
+#define GPIO_BRR_BR3                   GPIO_BRR_BR3_Msk
+#define GPIO_BRR_BR4_Pos               (4U)
+#define GPIO_BRR_BR4_Msk               (0x1UL << GPIO_BRR_BR4_Pos)              /*!< 0x00000010 */
+#define GPIO_BRR_BR4                   GPIO_BRR_BR4_Msk
+#define GPIO_BRR_BR5_Pos               (5U)
+#define GPIO_BRR_BR5_Msk               (0x1UL << GPIO_BRR_BR5_Pos)              /*!< 0x00000020 */
+#define GPIO_BRR_BR5                   GPIO_BRR_BR5_Msk
+#define GPIO_BRR_BR6_Pos               (6U)
+#define GPIO_BRR_BR6_Msk               (0x1UL << GPIO_BRR_BR6_Pos)              /*!< 0x00000040 */
+#define GPIO_BRR_BR6                   GPIO_BRR_BR6_Msk
+#define GPIO_BRR_BR7_Pos               (7U)
+#define GPIO_BRR_BR7_Msk               (0x1UL << GPIO_BRR_BR7_Pos)              /*!< 0x00000080 */
+#define GPIO_BRR_BR7                   GPIO_BRR_BR7_Msk
+#define GPIO_BRR_BR8_Pos               (8U)
+#define GPIO_BRR_BR8_Msk               (0x1UL << GPIO_BRR_BR8_Pos)              /*!< 0x00000100 */
+#define GPIO_BRR_BR8                   GPIO_BRR_BR8_Msk
+#define GPIO_BRR_BR9_Pos               (9U)
+#define GPIO_BRR_BR9_Msk               (0x1UL << GPIO_BRR_BR9_Pos)              /*!< 0x00000200 */
+#define GPIO_BRR_BR9                   GPIO_BRR_BR9_Msk
+#define GPIO_BRR_BR10_Pos              (10U)
+#define GPIO_BRR_BR10_Msk              (0x1UL << GPIO_BRR_BR10_Pos)             /*!< 0x00000400 */
+#define GPIO_BRR_BR10                  GPIO_BRR_BR10_Msk
+#define GPIO_BRR_BR11_Pos              (11U)
+#define GPIO_BRR_BR11_Msk              (0x1UL << GPIO_BRR_BR11_Pos)             /*!< 0x00000800 */
+#define GPIO_BRR_BR11                  GPIO_BRR_BR11_Msk
+#define GPIO_BRR_BR12_Pos              (12U)
+#define GPIO_BRR_BR12_Msk              (0x1UL << GPIO_BRR_BR12_Pos)             /*!< 0x00001000 */
+#define GPIO_BRR_BR12                  GPIO_BRR_BR12_Msk
+#define GPIO_BRR_BR13_Pos              (13U)
+#define GPIO_BRR_BR13_Msk              (0x1UL << GPIO_BRR_BR13_Pos)             /*!< 0x00002000 */
+#define GPIO_BRR_BR13                  GPIO_BRR_BR13_Msk
+#define GPIO_BRR_BR14_Pos              (14U)
+#define GPIO_BRR_BR14_Msk              (0x1UL << GPIO_BRR_BR14_Pos)             /*!< 0x00004000 */
+#define GPIO_BRR_BR14                  GPIO_BRR_BR14_Msk
+#define GPIO_BRR_BR15_Pos              (15U)
+#define GPIO_BRR_BR15_Msk              (0x1UL << GPIO_BRR_BR15_Pos)             /*!< 0x00008000 */
+#define GPIO_BRR_BR15                  GPIO_BRR_BR15_Msk
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Inter-integrated Circuit Interface (I2C)              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for I2C_CR1 register  *******************/
+#define I2C_CR1_PE_Pos               (0U)
+#define I2C_CR1_PE_Msk               (0x1UL << I2C_CR1_PE_Pos)                 /*!< 0x00000001 */
+#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            /*!< Peripheral enable */
+#define I2C_CR1_TXIE_Pos             (1U)
+#define I2C_CR1_TXIE_Msk             (0x1UL << I2C_CR1_TXIE_Pos)               /*!< 0x00000002 */
+#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          /*!< TX interrupt enable */
+#define I2C_CR1_RXIE_Pos             (2U)
+#define I2C_CR1_RXIE_Msk             (0x1UL << I2C_CR1_RXIE_Pos)               /*!< 0x00000004 */
+#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          /*!< RX interrupt enable */
+#define I2C_CR1_ADDRIE_Pos           (3U)
+#define I2C_CR1_ADDRIE_Msk           (0x1UL << I2C_CR1_ADDRIE_Pos)             /*!< 0x00000008 */
+#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        /*!< Address match interrupt enable */
+#define I2C_CR1_NACKIE_Pos           (4U)
+#define I2C_CR1_NACKIE_Msk           (0x1UL << I2C_CR1_NACKIE_Pos)             /*!< 0x00000010 */
+#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        /*!< NACK received interrupt enable */
+#define I2C_CR1_STOPIE_Pos           (5U)
+#define I2C_CR1_STOPIE_Msk           (0x1UL << I2C_CR1_STOPIE_Pos)             /*!< 0x00000020 */
+#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        /*!< STOP detection interrupt enable */
+#define I2C_CR1_TCIE_Pos             (6U)
+#define I2C_CR1_TCIE_Msk             (0x1UL << I2C_CR1_TCIE_Pos)               /*!< 0x00000040 */
+#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          /*!< Transfer complete interrupt enable */
+#define I2C_CR1_ERRIE_Pos            (7U)
+#define I2C_CR1_ERRIE_Msk            (0x1UL << I2C_CR1_ERRIE_Pos)              /*!< 0x00000080 */
+#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         /*!< Errors interrupt enable */
+#define I2C_CR1_DNF_Pos              (8U)
+#define I2C_CR1_DNF_Msk              (0xFUL << I2C_CR1_DNF_Pos)                /*!< 0x00000F00 */
+#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           /*!< Digital noise filter */
+#define I2C_CR1_ANFOFF_Pos           (12U)
+#define I2C_CR1_ANFOFF_Msk           (0x1UL << I2C_CR1_ANFOFF_Pos)             /*!< 0x00001000 */
+#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        /*!< Analog noise filter OFF */
+#define I2C_CR1_SWRST_Pos            (13U)
+#define I2C_CR1_SWRST_Msk            (0x1UL << I2C_CR1_SWRST_Pos)              /*!< 0x00002000 */
+#define I2C_CR1_SWRST                I2C_CR1_SWRST_Msk                         /*!< Software reset */
+#define I2C_CR1_TXDMAEN_Pos          (14U)
+#define I2C_CR1_TXDMAEN_Msk          (0x1UL << I2C_CR1_TXDMAEN_Pos)            /*!< 0x00004000 */
+#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       /*!< DMA transmission requests enable */
+#define I2C_CR1_RXDMAEN_Pos          (15U)
+#define I2C_CR1_RXDMAEN_Msk          (0x1UL << I2C_CR1_RXDMAEN_Pos)            /*!< 0x00008000 */
+#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       /*!< DMA reception requests enable */
+#define I2C_CR1_SBC_Pos              (16U)
+#define I2C_CR1_SBC_Msk              (0x1UL << I2C_CR1_SBC_Pos)                /*!< 0x00010000 */
+#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           /*!< Slave byte control */
+#define I2C_CR1_NOSTRETCH_Pos        (17U)
+#define I2C_CR1_NOSTRETCH_Msk        (0x1UL << I2C_CR1_NOSTRETCH_Pos)          /*!< 0x00020000 */
+#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     /*!< Clock stretching disable */
+#define I2C_CR1_WUPEN_Pos            (18U)
+#define I2C_CR1_WUPEN_Msk            (0x1UL << I2C_CR1_WUPEN_Pos)              /*!< 0x00040000 */
+#define I2C_CR1_WUPEN                I2C_CR1_WUPEN_Msk                         /*!< Wakeup from STOP enable */
+#define I2C_CR1_GCEN_Pos             (19U)
+#define I2C_CR1_GCEN_Msk             (0x1UL << I2C_CR1_GCEN_Pos)               /*!< 0x00080000 */
+#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          /*!< General call enable */
+#define I2C_CR1_SMBHEN_Pos           (20U)
+#define I2C_CR1_SMBHEN_Msk           (0x1UL << I2C_CR1_SMBHEN_Pos)             /*!< 0x00100000 */
+#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        /*!< SMBus host address enable */
+#define I2C_CR1_SMBDEN_Pos           (21U)
+#define I2C_CR1_SMBDEN_Msk           (0x1UL << I2C_CR1_SMBDEN_Pos)             /*!< 0x00200000 */
+#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        /*!< SMBus device default address enable */
+#define I2C_CR1_ALERTEN_Pos          (22U)
+#define I2C_CR1_ALERTEN_Msk          (0x1UL << I2C_CR1_ALERTEN_Pos)            /*!< 0x00400000 */
+#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       /*!< SMBus alert enable */
+#define I2C_CR1_PECEN_Pos            (23U)
+#define I2C_CR1_PECEN_Msk            (0x1UL << I2C_CR1_PECEN_Pos)              /*!< 0x00800000 */
+#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         /*!< PEC enable */
+
+/******************  Bit definition for I2C_CR2 register  ********************/
+#define I2C_CR2_SADD_Pos             (0U)
+#define I2C_CR2_SADD_Msk             (0x3FFUL << I2C_CR2_SADD_Pos)             /*!< 0x000003FF */
+#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          /*!< Slave address (master mode) */
+#define I2C_CR2_RD_WRN_Pos           (10U)
+#define I2C_CR2_RD_WRN_Msk           (0x1UL << I2C_CR2_RD_WRN_Pos)             /*!< 0x00000400 */
+#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        /*!< Transfer direction (master mode) */
+#define I2C_CR2_ADD10_Pos            (11U)
+#define I2C_CR2_ADD10_Msk            (0x1UL << I2C_CR2_ADD10_Pos)              /*!< 0x00000800 */
+#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         /*!< 10-bit addressing mode (master mode) */
+#define I2C_CR2_HEAD10R_Pos          (12U)
+#define I2C_CR2_HEAD10R_Msk          (0x1UL << I2C_CR2_HEAD10R_Pos)            /*!< 0x00001000 */
+#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       /*!< 10-bit address header only read direction (master mode) */
+#define I2C_CR2_START_Pos            (13U)
+#define I2C_CR2_START_Msk            (0x1UL << I2C_CR2_START_Pos)              /*!< 0x00002000 */
+#define I2C_CR2_START                I2C_CR2_START_Msk                         /*!< START generation */
+#define I2C_CR2_STOP_Pos             (14U)
+#define I2C_CR2_STOP_Msk             (0x1UL << I2C_CR2_STOP_Pos)               /*!< 0x00004000 */
+#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          /*!< STOP generation (master mode) */
+#define I2C_CR2_NACK_Pos             (15U)
+#define I2C_CR2_NACK_Msk             (0x1UL << I2C_CR2_NACK_Pos)               /*!< 0x00008000 */
+#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          /*!< NACK generation (slave mode) */
+#define I2C_CR2_NBYTES_Pos           (16U)
+#define I2C_CR2_NBYTES_Msk           (0xFFUL << I2C_CR2_NBYTES_Pos)            /*!< 0x00FF0000 */
+#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        /*!< Number of bytes */
+#define I2C_CR2_RELOAD_Pos           (24U)
+#define I2C_CR2_RELOAD_Msk           (0x1UL << I2C_CR2_RELOAD_Pos)             /*!< 0x01000000 */
+#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        /*!< NBYTES reload mode */
+#define I2C_CR2_AUTOEND_Pos          (25U)
+#define I2C_CR2_AUTOEND_Msk          (0x1UL << I2C_CR2_AUTOEND_Pos)            /*!< 0x02000000 */
+#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       /*!< Automatic end mode (master mode) */
+#define I2C_CR2_PECBYTE_Pos          (26U)
+#define I2C_CR2_PECBYTE_Msk          (0x1UL << I2C_CR2_PECBYTE_Pos)            /*!< 0x04000000 */
+#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       /*!< Packet error checking byte */
+
+/*******************  Bit definition for I2C_OAR1 register  ******************/
+#define I2C_OAR1_OA1_Pos             (0U)
+#define I2C_OAR1_OA1_Msk             (0x3FFUL << I2C_OAR1_OA1_Pos)             /*!< 0x000003FF */
+#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          /*!< Interface own address 1 */
+#define I2C_OAR1_OA1MODE_Pos         (10U)
+#define I2C_OAR1_OA1MODE_Msk         (0x1UL << I2C_OAR1_OA1MODE_Pos)           /*!< 0x00000400 */
+#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      /*!< Own address 1 10-bit mode */
+#define I2C_OAR1_OA1EN_Pos           (15U)
+#define I2C_OAR1_OA1EN_Msk           (0x1UL << I2C_OAR1_OA1EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        /*!< Own address 1 enable */
+
+/*******************  Bit definition for I2C_OAR2 register  ******************/
+#define I2C_OAR2_OA2_Pos             (1U)
+#define I2C_OAR2_OA2_Msk             (0x7FUL << I2C_OAR2_OA2_Pos)              /*!< 0x000000FE */
+#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          /*!< Interface own address 2 */
+#define I2C_OAR2_OA2MSK_Pos          (8U)
+#define I2C_OAR2_OA2MSK_Msk          (0x7UL << I2C_OAR2_OA2MSK_Pos)            /*!< 0x00000700 */
+#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       /*!< Own address 2 masks */
+#define I2C_OAR2_OA2NOMASK           (0U)                                      /*!< No mask                                        */
+#define I2C_OAR2_OA2MASK01_Pos       (8U)
+#define I2C_OAR2_OA2MASK01_Msk       (0x1UL << I2C_OAR2_OA2MASK01_Pos)         /*!< 0x00000100 */
+#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    /*!< OA2[1] is masked, Only OA2[7:2] are compared   */
+#define I2C_OAR2_OA2MASK02_Pos       (9U)
+#define I2C_OAR2_OA2MASK02_Msk       (0x1UL << I2C_OAR2_OA2MASK02_Pos)         /*!< 0x00000200 */
+#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */
+#define I2C_OAR2_OA2MASK03_Pos       (8U)
+#define I2C_OAR2_OA2MASK03_Msk       (0x3UL << I2C_OAR2_OA2MASK03_Pos)         /*!< 0x00000300 */
+#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */
+#define I2C_OAR2_OA2MASK04_Pos       (10U)
+#define I2C_OAR2_OA2MASK04_Msk       (0x1UL << I2C_OAR2_OA2MASK04_Pos)         /*!< 0x00000400 */
+#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */
+#define I2C_OAR2_OA2MASK05_Pos       (8U)
+#define I2C_OAR2_OA2MASK05_Msk       (0x5UL << I2C_OAR2_OA2MASK05_Pos)         /*!< 0x00000500 */
+#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */
+#define I2C_OAR2_OA2MASK06_Pos       (9U)
+#define I2C_OAR2_OA2MASK06_Msk       (0x3UL << I2C_OAR2_OA2MASK06_Pos)         /*!< 0x00000600 */
+#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    /*!< OA2[6:1] is masked, Only OA2[7] are compared   */
+#define I2C_OAR2_OA2MASK07_Pos       (8U)
+#define I2C_OAR2_OA2MASK07_Msk       (0x7UL << I2C_OAR2_OA2MASK07_Pos)         /*!< 0x00000700 */
+#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    /*!< OA2[7:1] is masked, No comparison is done      */
+#define I2C_OAR2_OA2EN_Pos           (15U)
+#define I2C_OAR2_OA2EN_Msk           (0x1UL << I2C_OAR2_OA2EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        /*!< Own address 2 enable */
+
+/*******************  Bit definition for I2C_TIMINGR register *******************/
+#define I2C_TIMINGR_SCLL_Pos         (0U)
+#define I2C_TIMINGR_SCLL_Msk         (0xFFUL << I2C_TIMINGR_SCLL_Pos)          /*!< 0x000000FF */
+#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      /*!< SCL low period (master mode) */
+#define I2C_TIMINGR_SCLH_Pos         (8U)
+#define I2C_TIMINGR_SCLH_Msk         (0xFFUL << I2C_TIMINGR_SCLH_Pos)          /*!< 0x0000FF00 */
+#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      /*!< SCL high period (master mode) */
+#define I2C_TIMINGR_SDADEL_Pos       (16U)
+#define I2C_TIMINGR_SDADEL_Msk       (0xFUL << I2C_TIMINGR_SDADEL_Pos)         /*!< 0x000F0000 */
+#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    /*!< Data hold time */
+#define I2C_TIMINGR_SCLDEL_Pos       (20U)
+#define I2C_TIMINGR_SCLDEL_Msk       (0xFUL << I2C_TIMINGR_SCLDEL_Pos)         /*!< 0x00F00000 */
+#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    /*!< Data setup time */
+#define I2C_TIMINGR_PRESC_Pos        (28U)
+#define I2C_TIMINGR_PRESC_Msk        (0xFUL << I2C_TIMINGR_PRESC_Pos)          /*!< 0xF0000000 */
+#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     /*!< Timings prescaler */
+
+/******************* Bit definition for I2C_TIMEOUTR register *******************/
+#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)
+#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)    /*!< 0x00000FFF */
+#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 /*!< Bus timeout A */
+#define I2C_TIMEOUTR_TIDLE_Pos       (12U)
+#define I2C_TIMEOUTR_TIDLE_Msk       (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)         /*!< 0x00001000 */
+#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    /*!< Idle clock timeout detection */
+#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)
+#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)      /*!< 0x00008000 */
+#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 /*!< Clock timeout enable */
+#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)
+#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)    /*!< 0x0FFF0000 */
+#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 /*!< Bus timeout B*/
+#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)
+#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)        /*!< 0x80000000 */
+#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   /*!< Extended clock timeout enable */
+
+/******************  Bit definition for I2C_ISR register  *********************/
+#define I2C_ISR_TXE_Pos              (0U)
+#define I2C_ISR_TXE_Msk              (0x1UL << I2C_ISR_TXE_Pos)                /*!< 0x00000001 */
+#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           /*!< Transmit data register empty */
+#define I2C_ISR_TXIS_Pos             (1U)
+#define I2C_ISR_TXIS_Msk             (0x1UL << I2C_ISR_TXIS_Pos)               /*!< 0x00000002 */
+#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          /*!< Transmit interrupt status */
+#define I2C_ISR_RXNE_Pos             (2U)
+#define I2C_ISR_RXNE_Msk             (0x1UL << I2C_ISR_RXNE_Pos)               /*!< 0x00000004 */
+#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          /*!< Receive data register not empty */
+#define I2C_ISR_ADDR_Pos             (3U)
+#define I2C_ISR_ADDR_Msk             (0x1UL << I2C_ISR_ADDR_Pos)               /*!< 0x00000008 */
+#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          /*!< Address matched (slave mode)*/
+#define I2C_ISR_NACKF_Pos            (4U)
+#define I2C_ISR_NACKF_Msk            (0x1UL << I2C_ISR_NACKF_Pos)              /*!< 0x00000010 */
+#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         /*!< NACK received flag */
+#define I2C_ISR_STOPF_Pos            (5U)
+#define I2C_ISR_STOPF_Msk            (0x1UL << I2C_ISR_STOPF_Pos)              /*!< 0x00000020 */
+#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         /*!< STOP detection flag */
+#define I2C_ISR_TC_Pos               (6U)
+#define I2C_ISR_TC_Msk               (0x1UL << I2C_ISR_TC_Pos)                 /*!< 0x00000040 */
+#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            /*!< Transfer complete (master mode) */
+#define I2C_ISR_TCR_Pos              (7U)
+#define I2C_ISR_TCR_Msk              (0x1UL << I2C_ISR_TCR_Pos)                /*!< 0x00000080 */
+#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           /*!< Transfer complete reload */
+#define I2C_ISR_BERR_Pos             (8U)
+#define I2C_ISR_BERR_Msk             (0x1UL << I2C_ISR_BERR_Pos)               /*!< 0x00000100 */
+#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          /*!< Bus error */
+#define I2C_ISR_ARLO_Pos             (9U)
+#define I2C_ISR_ARLO_Msk             (0x1UL << I2C_ISR_ARLO_Pos)               /*!< 0x00000200 */
+#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          /*!< Arbitration lost */
+#define I2C_ISR_OVR_Pos              (10U)
+#define I2C_ISR_OVR_Msk              (0x1UL << I2C_ISR_OVR_Pos)                /*!< 0x00000400 */
+#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           /*!< Overrun/Underrun */
+#define I2C_ISR_PECERR_Pos           (11U)
+#define I2C_ISR_PECERR_Msk           (0x1UL << I2C_ISR_PECERR_Pos)             /*!< 0x00000800 */
+#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        /*!< PEC error in reception */
+#define I2C_ISR_TIMEOUT_Pos          (12U)
+#define I2C_ISR_TIMEOUT_Msk          (0x1UL << I2C_ISR_TIMEOUT_Pos)            /*!< 0x00001000 */
+#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       /*!< Timeout or Tlow detection flag */
+#define I2C_ISR_ALERT_Pos            (13U)
+#define I2C_ISR_ALERT_Msk            (0x1UL << I2C_ISR_ALERT_Pos)              /*!< 0x00002000 */
+#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         /*!< SMBus alert */
+#define I2C_ISR_BUSY_Pos             (15U)
+#define I2C_ISR_BUSY_Msk             (0x1UL << I2C_ISR_BUSY_Pos)               /*!< 0x00008000 */
+#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          /*!< Bus busy */
+#define I2C_ISR_DIR_Pos              (16U)
+#define I2C_ISR_DIR_Msk              (0x1UL << I2C_ISR_DIR_Pos)                /*!< 0x00010000 */
+#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           /*!< Transfer direction (slave mode) */
+#define I2C_ISR_ADDCODE_Pos          (17U)
+#define I2C_ISR_ADDCODE_Msk          (0x7FUL << I2C_ISR_ADDCODE_Pos)           /*!< 0x00FE0000 */
+#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       /*!< Address match code (slave mode) */
+
+/******************  Bit definition for I2C_ICR register  *********************/
+#define I2C_ICR_ADDRCF_Pos           (3U)
+#define I2C_ICR_ADDRCF_Msk           (0x1UL << I2C_ICR_ADDRCF_Pos)             /*!< 0x00000008 */
+#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        /*!< Address matched clear flag */
+#define I2C_ICR_NACKCF_Pos           (4U)
+#define I2C_ICR_NACKCF_Msk           (0x1UL << I2C_ICR_NACKCF_Pos)             /*!< 0x00000010 */
+#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        /*!< NACK clear flag */
+#define I2C_ICR_STOPCF_Pos           (5U)
+#define I2C_ICR_STOPCF_Msk           (0x1UL << I2C_ICR_STOPCF_Pos)             /*!< 0x00000020 */
+#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        /*!< STOP detection clear flag */
+#define I2C_ICR_BERRCF_Pos           (8U)
+#define I2C_ICR_BERRCF_Msk           (0x1UL << I2C_ICR_BERRCF_Pos)             /*!< 0x00000100 */
+#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        /*!< Bus error clear flag */
+#define I2C_ICR_ARLOCF_Pos           (9U)
+#define I2C_ICR_ARLOCF_Msk           (0x1UL << I2C_ICR_ARLOCF_Pos)             /*!< 0x00000200 */
+#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        /*!< Arbitration lost clear flag */
+#define I2C_ICR_OVRCF_Pos            (10U)
+#define I2C_ICR_OVRCF_Msk            (0x1UL << I2C_ICR_OVRCF_Pos)              /*!< 0x00000400 */
+#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         /*!< Overrun/Underrun clear flag */
+#define I2C_ICR_PECCF_Pos            (11U)
+#define I2C_ICR_PECCF_Msk            (0x1UL << I2C_ICR_PECCF_Pos)              /*!< 0x00000800 */
+#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         /*!< PAC error clear flag */
+#define I2C_ICR_TIMOUTCF_Pos         (12U)
+#define I2C_ICR_TIMOUTCF_Msk         (0x1UL << I2C_ICR_TIMOUTCF_Pos)           /*!< 0x00001000 */
+#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      /*!< Timeout clear flag */
+#define I2C_ICR_ALERTCF_Pos          (13U)
+#define I2C_ICR_ALERTCF_Msk          (0x1UL << I2C_ICR_ALERTCF_Pos)            /*!< 0x00002000 */
+#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       /*!< Alert clear flag */
+
+/******************  Bit definition for I2C_PECR register  *********************/
+#define I2C_PECR_PEC_Pos             (0U)
+#define I2C_PECR_PEC_Msk             (0xFFUL << I2C_PECR_PEC_Pos)              /*!< 0x000000FF */
+#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          /*!< PEC register */
+
+/******************  Bit definition for I2C_RXDR register  *********************/
+#define I2C_RXDR_RXDATA_Pos          (0U)
+#define I2C_RXDR_RXDATA_Msk          (0xFFUL << I2C_RXDR_RXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       /*!< 8-bit receive data */
+
+/******************  Bit definition for I2C_TXDR register  *********************/
+#define I2C_TXDR_TXDATA_Pos          (0U)
+#define I2C_TXDR_TXDATA_Msk          (0xFFUL << I2C_TXDR_TXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       /*!< 8-bit transmit data */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Independent WATCHDOG (IWDG)                         */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_KR_KEY_Pos      (0U)
+#define IWDG_KR_KEY_Msk      (0xFFFFUL << IWDG_KR_KEY_Pos)                     /*!< 0x0000FFFF */
+#define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   /*!<Key value (write only, read 0000h)  */
+
+/*******************  Bit definition for IWDG_PR register  ********************/
+#define IWDG_PR_PR_Pos       (0U)
+#define IWDG_PR_PR_Msk       (0x7UL << IWDG_PR_PR_Pos)                         /*!< 0x00000007 */
+#define IWDG_PR_PR           IWDG_PR_PR_Msk                                    /*!<PR[2:0] (Prescaler divider)         */
+#define IWDG_PR_PR_0         (0x1UL << IWDG_PR_PR_Pos)                         /*!< 0x00000001 */
+#define IWDG_PR_PR_1         (0x2UL << IWDG_PR_PR_Pos)                         /*!< 0x00000002 */
+#define IWDG_PR_PR_2         (0x4UL << IWDG_PR_PR_Pos)                         /*!< 0x00000004 */
+
+/*******************  Bit definition for IWDG_RLR register  *******************/
+#define IWDG_RLR_RL_Pos      (0U)
+#define IWDG_RLR_RL_Msk      (0xFFFUL << IWDG_RLR_RL_Pos)                      /*!< 0x00000FFF */
+#define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   /*!<Watchdog counter reload value        */
+
+/*******************  Bit definition for IWDG_SR register  ********************/
+#define IWDG_SR_PVU_Pos      (0U)
+#define IWDG_SR_PVU_Msk      (0x1UL << IWDG_SR_PVU_Pos)                        /*!< 0x00000001 */
+#define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   /*!< Watchdog prescaler value update */
+#define IWDG_SR_RVU_Pos      (1U)
+#define IWDG_SR_RVU_Msk      (0x1UL << IWDG_SR_RVU_Pos)                        /*!< 0x00000002 */
+#define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   /*!< Watchdog counter reload value update */
+#define IWDG_SR_WVU_Pos      (2U)
+#define IWDG_SR_WVU_Msk      (0x1UL << IWDG_SR_WVU_Pos)                        /*!< 0x00000004 */
+#define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   /*!< Watchdog counter window value update */
+
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_WINR_WIN_Pos    (0U)
+#define IWDG_WINR_WIN_Msk    (0xFFFUL << IWDG_WINR_WIN_Pos)                    /*!< 0x00000FFF */
+#define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 /*!< Watchdog counter window value */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Power Control                                       */
+/*                                                                            */
+/******************************************************************************/
+/* Note: No specific macro feature on this device */
+
+/********************  Bit definition for PWR_CR1 register  ********************/
+#define PWR_CR1_LPMS_Pos          (0U)
+#define PWR_CR1_LPMS_Msk          (0x7UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000007 */
+#define PWR_CR1_LPMS              PWR_CR1_LPMS_Msk                             /*!< Low Power Mode Selection */
+#define PWR_CR1_LPMS_0            (0x1UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000001 */
+#define PWR_CR1_LPMS_1            (0x2UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000002 */
+#define PWR_CR1_FPD_STOP_Pos      (3U)
+#define PWR_CR1_FPD_STOP_Msk      (0x1UL << PWR_CR1_FPD_STOP_Pos)              /*!< 0x00000008 */
+#define PWR_CR1_FPD_STOP          PWR_CR1_FPD_STOP_Msk                         /*!< Flash power down mode during stop */
+#define PWR_CR1_FPD_LPRUN_Pos     (4U)
+#define PWR_CR1_FPD_LPRUN_Msk     (0x1UL << PWR_CR1_FPD_LPRUN_Pos)             /*!< 0x00000010 */
+#define PWR_CR1_FPD_LPRUN         PWR_CR1_FPD_LPRUN_Msk                        /*!< Flash power down mode during run */
+#define PWR_CR1_FPD_LPSLP_Pos     (5U)
+#define PWR_CR1_FPD_LPSLP_Msk     (0x1UL << PWR_CR1_FPD_LPSLP_Pos)             /*!< 0x00000020 */
+#define PWR_CR1_FPD_LPSLP         PWR_CR1_FPD_LPSLP_Msk                        /*!< Flash power down mode during sleep */
+#define PWR_CR1_DBP_Pos           (8U)
+#define PWR_CR1_DBP_Msk           (0x1UL << PWR_CR1_DBP_Pos)                   /*!< 0x00000100 */
+#define PWR_CR1_DBP               PWR_CR1_DBP_Msk                              /*!< Disable Backup Domain write protection */
+#define PWR_CR1_VOS_Pos           (9U)
+#define PWR_CR1_VOS_Msk           (0x3UL << PWR_CR1_VOS_Pos)                   /*!< 0x00000600 */
+#define PWR_CR1_VOS               PWR_CR1_VOS_Msk                              /*!< Voltage scaling */
+#define PWR_CR1_VOS_0             (0x1UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 0 */
+#define PWR_CR1_VOS_1             (0x2UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 1 */
+#define PWR_CR1_LPR_Pos           (14U)
+#define PWR_CR1_LPR_Msk           (0x1UL << PWR_CR1_LPR_Pos)                   /*!< 0x00004000 */
+#define PWR_CR1_LPR               PWR_CR1_LPR_Msk                              /*!< Regulator Low-Power Run mode */
+
+
+/********************  Bit definition for PWR_CR3 register  ********************/
+#define PWR_CR3_EWUP_Pos          (0U)
+#define PWR_CR3_EWUP_Msk          (0x3FUL << PWR_CR3_EWUP_Pos)                 /*!< 0x0000003F */
+#define PWR_CR3_EWUP              PWR_CR3_EWUP_Msk                             /*!< Enable all Wake-Up Pins  */
+#define PWR_CR3_EWUP1_Pos         (0U)
+#define PWR_CR3_EWUP1_Msk         (0x1UL << PWR_CR3_EWUP1_Pos)                 /*!< 0x00000001 */
+#define PWR_CR3_EWUP1             PWR_CR3_EWUP1_Msk                            /*!< Enable WKUP pin 1 */
+#define PWR_CR3_EWUP2_Pos         (1U)
+#define PWR_CR3_EWUP2_Msk         (0x1UL << PWR_CR3_EWUP2_Pos)                 /*!< 0x00000002 */
+#define PWR_CR3_EWUP2             PWR_CR3_EWUP2_Msk                            /*!< Enable WKUP pin 2 */
+#define PWR_CR3_EWUP3_Pos         (2U)
+#define PWR_CR3_EWUP3_Msk         (0x1UL << PWR_CR3_EWUP3_Pos)                 /*!< 0x00000004 */
+#define PWR_CR3_EWUP3             PWR_CR3_EWUP3_Msk                            /*!< Enable WKUP pin 3 */
+#define PWR_CR3_EWUP4_Pos         (3U)
+#define PWR_CR3_EWUP4_Msk         (0x1UL << PWR_CR3_EWUP4_Pos)                 /*!< 0x00000008 */
+#define PWR_CR3_EWUP4             PWR_CR3_EWUP4_Msk                            /*!< Enable WKUP pin 4 */
+#define PWR_CR3_EWUP5_Pos         (4U)
+#define PWR_CR3_EWUP5_Msk         (0x1UL << PWR_CR3_EWUP5_Pos)                 /*!< 0x00000010 */
+#define PWR_CR3_EWUP5             PWR_CR3_EWUP5_Msk                            /*!< Enable WKUP pin 5 */
+#define PWR_CR3_EWUP6_Pos         (5U)
+#define PWR_CR3_EWUP6_Msk         (0x1UL << PWR_CR3_EWUP6_Pos)                 /*!< 0x00000020 */
+#define PWR_CR3_EWUP6             PWR_CR3_EWUP6_Msk                            /*!< Enable WKUP pin 6 */
+#define PWR_CR3_APC_Pos           (10U)
+#define PWR_CR3_APC_Msk           (0x1UL << PWR_CR3_APC_Pos)                   /*!< 0x00000400 */
+#define PWR_CR3_APC               PWR_CR3_APC_Msk                              /*!< Apply pull-up and pull-down configuration */
+#define PWR_CR3_EIWUL_Pos         (15U)
+#define PWR_CR3_EIWUL_Msk         (0x1UL << PWR_CR3_EIWUL_Pos)                 /*!< 0x00008000 */
+#define PWR_CR3_EIWUL             PWR_CR3_EIWUL_Msk                            /*!< Enable Internal Wake-up line */
+
+/********************  Bit definition for PWR_CR4 register  ********************/
+#define PWR_CR4_WP_Pos            (0U)
+#define PWR_CR4_WP_Msk            (0x3FUL << PWR_CR4_WP_Pos)                   /*!< 0x0000003F */
+#define PWR_CR4_WP                PWR_CR4_WP_Msk                               /*!< all Wake-Up Pin polarity */
+#define PWR_CR4_WP1_Pos           (0U)
+#define PWR_CR4_WP1_Msk           (0x1UL << PWR_CR4_WP1_Pos)                   /*!< 0x00000001 */
+#define PWR_CR4_WP1               PWR_CR4_WP1_Msk                              /*!< Wake-Up Pin 1 polarity */
+#define PWR_CR4_WP2_Pos           (1U)
+#define PWR_CR4_WP2_Msk           (0x1UL << PWR_CR4_WP2_Pos)                   /*!< 0x00000002 */
+#define PWR_CR4_WP2               PWR_CR4_WP2_Msk                              /*!< Wake-Up Pin 2 polarity */
+#define PWR_CR4_WP3_Pos           (2U)
+#define PWR_CR4_WP3_Msk           (0x1UL << PWR_CR4_WP3_Pos)                   /*!< 0x00000004 */
+#define PWR_CR4_WP3               PWR_CR4_WP3_Msk                              /*!< Wake-Up Pin 3 polarity */
+#define PWR_CR4_WP4_Pos           (3U)
+#define PWR_CR4_WP4_Msk           (0x1UL << PWR_CR4_WP4_Pos)                   /*!< 0x00000008 */
+#define PWR_CR4_WP4               PWR_CR4_WP4_Msk                              /*!< Wake-Up Pin 4 polarity */
+#define PWR_CR4_WP5_Pos           (4U)
+#define PWR_CR4_WP5_Msk           (0x1UL << PWR_CR4_WP5_Pos)                   /*!< 0x00000010 */
+#define PWR_CR4_WP5               PWR_CR4_WP5_Msk                              /*!< Wake-Up Pin 5 polarity */
+#define PWR_CR4_WP6_Pos           (5U)
+#define PWR_CR4_WP6_Msk           (0x1UL << PWR_CR4_WP6_Pos)                   /*!< 0x00000020 */
+#define PWR_CR4_WP6               PWR_CR4_WP6_Msk                              /*!< Wake-Up Pin 6 polarity */
+#define PWR_CR4_VBE_Pos           (8U)
+#define PWR_CR4_VBE_Msk           (0x1UL << PWR_CR4_VBE_Pos)                   /*!< 0x00000100 */
+#define PWR_CR4_VBE               PWR_CR4_VBE_Msk                              /*!< VBAT Battery charging Enable  */
+#define PWR_CR4_VBRS_Pos          (9U)
+#define PWR_CR4_VBRS_Msk          (0x1UL << PWR_CR4_VBRS_Pos)                  /*!< 0x00000200 */
+#define PWR_CR4_VBRS              PWR_CR4_VBRS_Msk                             /*!< VBAT Battery charging Resistor Selection */
+
+/********************  Bit definition for PWR_SR1 register  ********************/
+#define PWR_SR1_WUF_Pos           (0U)
+#define PWR_SR1_WUF_Msk           (0x3FUL << PWR_SR1_WUF_Pos)                  /*!< 0x0000003F */
+#define PWR_SR1_WUF               PWR_SR1_WUF_Msk                              /*!< Wakeup Flags  */
+#define PWR_SR1_WUF1_Pos          (0U)
+#define PWR_SR1_WUF1_Msk          (0x1UL << PWR_SR1_WUF1_Pos)                  /*!< 0x00000001 */
+#define PWR_SR1_WUF1              PWR_SR1_WUF1_Msk                             /*!< Wakeup Flag 1 */
+#define PWR_SR1_WUF2_Pos          (1U)
+#define PWR_SR1_WUF2_Msk          (0x1UL << PWR_SR1_WUF2_Pos)                  /*!< 0x00000002 */
+#define PWR_SR1_WUF2              PWR_SR1_WUF2_Msk                             /*!< Wakeup Flag 2 */
+#define PWR_SR1_WUF3_Pos          (2U)
+#define PWR_SR1_WUF3_Msk          (0x1UL << PWR_SR1_WUF3_Pos)                  /*!< 0x00000004 */
+#define PWR_SR1_WUF3              PWR_SR1_WUF3_Msk                             /*!< Wakeup Flag 3 */
+#define PWR_SR1_WUF4_Pos          (3U)
+#define PWR_SR1_WUF4_Msk          (0x1UL << PWR_SR1_WUF4_Pos)                  /*!< 0x00000008 */
+#define PWR_SR1_WUF4              PWR_SR1_WUF4_Msk                             /*!< Wakeup Flag 4 */
+#define PWR_SR1_WUF5_Pos          (4U)
+#define PWR_SR1_WUF5_Msk          (0x1UL << PWR_SR1_WUF5_Pos)                  /*!< 0x00000010 */
+#define PWR_SR1_WUF5              PWR_SR1_WUF5_Msk                             /*!< Wakeup Flag 5 */
+#define PWR_SR1_WUF6_Pos          (5U)
+#define PWR_SR1_WUF6_Msk          (0x1UL << PWR_SR1_WUF6_Pos)                  /*!< 0x00000020 */
+#define PWR_SR1_WUF6              PWR_SR1_WUF6_Msk                             /*!< Wakeup Flag 6 */
+#define PWR_SR1_SBF_Pos           (8U)
+#define PWR_SR1_SBF_Msk           (0x1UL << PWR_SR1_SBF_Pos)                   /*!< 0x00000100 */
+#define PWR_SR1_SBF               PWR_SR1_SBF_Msk                              /*!< Standby Flag  */
+#define PWR_SR1_WUFI_Pos          (15U)
+#define PWR_SR1_WUFI_Msk          (0x1UL << PWR_SR1_WUFI_Pos)                  /*!< 0x00008000 */
+#define PWR_SR1_WUFI              PWR_SR1_WUFI_Msk                             /*!< Wakeup Flag Internal */
+
+/********************  Bit definition for PWR_SR2 register  ********************/
+#define PWR_SR2_FLASH_RDY_Pos     (7U)
+#define PWR_SR2_FLASH_RDY_Msk     (0x1UL << PWR_SR2_FLASH_RDY_Pos)             /*!< 0x00000080 */
+#define PWR_SR2_FLASH_RDY         PWR_SR2_FLASH_RDY_Msk                        /*!< Flash Ready */
+#define PWR_SR2_REGLPS_Pos        (8U)
+#define PWR_SR2_REGLPS_Msk        (0x1UL << PWR_SR2_REGLPS_Pos)                /*!< 0x00000100 */
+#define PWR_SR2_REGLPS            PWR_SR2_REGLPS_Msk                           /*!< Regulator Low Power started */
+#define PWR_SR2_REGLPF_Pos        (9U)
+#define PWR_SR2_REGLPF_Msk        (0x1UL << PWR_SR2_REGLPF_Pos)                /*!< 0x00000200 */
+#define PWR_SR2_REGLPF            PWR_SR2_REGLPF_Msk                           /*!< Regulator Low Power flag    */
+#define PWR_SR2_VOSF_Pos          (10U)
+#define PWR_SR2_VOSF_Msk          (0x1UL << PWR_SR2_VOSF_Pos)                  /*!< 0x00000400 */
+#define PWR_SR2_VOSF              PWR_SR2_VOSF_Msk                             /*!< Voltage Scaling Flag */
+
+/********************  Bit definition for PWR_SCR register  ********************/
+#define PWR_SCR_CWUF_Pos          (0U)
+#define PWR_SCR_CWUF_Msk          (0x3FUL << PWR_SCR_CWUF_Pos)                 /*!< 0x0000003F */
+#define PWR_SCR_CWUF              PWR_SCR_CWUF_Msk                             /*!< Clear Wake-up Flags  */
+#define PWR_SCR_CWUF1_Pos         (0U)
+#define PWR_SCR_CWUF1_Msk         (0x1UL << PWR_SCR_CWUF1_Pos)                 /*!< 0x00000001 */
+#define PWR_SCR_CWUF1             PWR_SCR_CWUF1_Msk                            /*!< Clear Wake-up Flag 1 */
+#define PWR_SCR_CWUF2_Pos         (1U)
+#define PWR_SCR_CWUF2_Msk         (0x1UL << PWR_SCR_CWUF2_Pos)                 /*!< 0x00000002 */
+#define PWR_SCR_CWUF2             PWR_SCR_CWUF2_Msk                            /*!< Clear Wake-up Flag 2 */
+#define PWR_SCR_CWUF3_Pos         (2U)
+#define PWR_SCR_CWUF3_Msk         (0x1UL << PWR_SCR_CWUF3_Pos)                 /*!< 0x00000004 */
+#define PWR_SCR_CWUF3             PWR_SCR_CWUF3_Msk                            /*!< Clear Wake-up Flag 3 */
+#define PWR_SCR_CWUF4_Pos         (3U)
+#define PWR_SCR_CWUF4_Msk         (0x1UL << PWR_SCR_CWUF4_Pos)                 /*!< 0x00000008 */
+#define PWR_SCR_CWUF4             PWR_SCR_CWUF4_Msk                            /*!< Clear Wake-up Flag 4 */
+#define PWR_SCR_CWUF5_Pos         (4U)
+#define PWR_SCR_CWUF5_Msk         (0x1UL << PWR_SCR_CWUF5_Pos)                 /*!< 0x00000010 */
+#define PWR_SCR_CWUF5             PWR_SCR_CWUF5_Msk                            /*!< Clear Wake-up Flag 5 */
+#define PWR_SCR_CWUF6_Pos         (5U)
+#define PWR_SCR_CWUF6_Msk         (0x1UL << PWR_SCR_CWUF6_Pos)                 /*!< 0x00000020 */
+#define PWR_SCR_CWUF6             PWR_SCR_CWUF6_Msk                            /*!< Clear Wake-up Flag 6 */
+#define PWR_SCR_CSBF_Pos          (8U)
+#define PWR_SCR_CSBF_Msk          (0x1UL << PWR_SCR_CSBF_Pos)                  /*!< 0x00000100 */
+#define PWR_SCR_CSBF              PWR_SCR_CSBF_Msk                             /*!< Clear Standby Flag  */
+
+/********************  Bit definition for PWR_PUCRA register  *****************/
+#define PWR_PUCRA_PU0_Pos         (0U)
+#define PWR_PUCRA_PU0_Msk         (0x1UL << PWR_PUCRA_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRA_PU0             PWR_PUCRA_PU0_Msk                            /*!< Pin PA0 Pull-Up set */
+#define PWR_PUCRA_PU1_Pos         (1U)
+#define PWR_PUCRA_PU1_Msk         (0x1UL << PWR_PUCRA_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRA_PU1             PWR_PUCRA_PU1_Msk                            /*!< Pin PA1 Pull-Up set */
+#define PWR_PUCRA_PU2_Pos         (2U)
+#define PWR_PUCRA_PU2_Msk         (0x1UL << PWR_PUCRA_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRA_PU2             PWR_PUCRA_PU2_Msk                            /*!< Pin PA2 Pull-Up set */
+#define PWR_PUCRA_PU3_Pos         (3U)
+#define PWR_PUCRA_PU3_Msk         (0x1UL << PWR_PUCRA_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRA_PU3             PWR_PUCRA_PU3_Msk                            /*!< Pin PA3 Pull-Up set */
+#define PWR_PUCRA_PU4_Pos         (4U)
+#define PWR_PUCRA_PU4_Msk         (0x1UL << PWR_PUCRA_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRA_PU4             PWR_PUCRA_PU4_Msk                            /*!< Pin PA4 Pull-Up set */
+#define PWR_PUCRA_PU5_Pos         (5U)
+#define PWR_PUCRA_PU5_Msk         (0x1UL << PWR_PUCRA_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRA_PU5             PWR_PUCRA_PU5_Msk                            /*!< Pin PA5 Pull-Up set */
+#define PWR_PUCRA_PU6_Pos         (6U)
+#define PWR_PUCRA_PU6_Msk         (0x1UL << PWR_PUCRA_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRA_PU6             PWR_PUCRA_PU6_Msk                            /*!< Pin PA6 Pull-Up set */
+#define PWR_PUCRA_PU7_Pos         (7U)
+#define PWR_PUCRA_PU7_Msk         (0x1UL << PWR_PUCRA_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRA_PU7             PWR_PUCRA_PU7_Msk                            /*!< Pin PA7 Pull-Up set */
+#define PWR_PUCRA_PU8_Pos         (8U)
+#define PWR_PUCRA_PU8_Msk         (0x1UL << PWR_PUCRA_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRA_PU8             PWR_PUCRA_PU8_Msk                            /*!< Pin PA8 Pull-Up set */
+#define PWR_PUCRA_PU9_Pos         (9U)
+#define PWR_PUCRA_PU9_Msk         (0x1UL << PWR_PUCRA_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRA_PU9             PWR_PUCRA_PU9_Msk                            /*!< Pin PA9 Pull-Up set */
+#define PWR_PUCRA_PU10_Pos        (10U)
+#define PWR_PUCRA_PU10_Msk        (0x1UL << PWR_PUCRA_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRA_PU10            PWR_PUCRA_PU10_Msk                           /*!< Pin PA10 Pull-Up set */
+#define PWR_PUCRA_PU11_Pos        (11U)
+#define PWR_PUCRA_PU11_Msk        (0x1UL << PWR_PUCRA_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRA_PU11            PWR_PUCRA_PU11_Msk                           /*!< Pin PA11 Pull-Up set */
+#define PWR_PUCRA_PU12_Pos        (12U)
+#define PWR_PUCRA_PU12_Msk        (0x1UL << PWR_PUCRA_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRA_PU12            PWR_PUCRA_PU12_Msk                           /*!< Pin PA12 Pull-Up set */
+#define PWR_PUCRA_PU13_Pos        (13U)
+#define PWR_PUCRA_PU13_Msk        (0x1UL << PWR_PUCRA_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRA_PU13            PWR_PUCRA_PU13_Msk                           /*!< Pin PA13 Pull-Up set */
+#define PWR_PUCRA_PU14_Pos        (14U)
+#define PWR_PUCRA_PU14_Msk        (0x1UL << PWR_PUCRA_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRA_PU14            PWR_PUCRA_PU14_Msk                           /*!< Pin PA14 Pull-Up set */
+#define PWR_PUCRA_PU15_Pos        (15U)
+#define PWR_PUCRA_PU15_Msk        (0x1UL << PWR_PUCRA_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRA_PU15            PWR_PUCRA_PU15_Msk                           /*!< Pin PA15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRA register  *****************/
+#define PWR_PDCRA_PD0_Pos         (0U)
+#define PWR_PDCRA_PD0_Msk         (0x1UL << PWR_PDCRA_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRA_PD0             PWR_PDCRA_PD0_Msk                            /*!< Pin PA0 Pull-Down set */
+#define PWR_PDCRA_PD1_Pos         (1U)
+#define PWR_PDCRA_PD1_Msk         (0x1UL << PWR_PDCRA_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRA_PD1             PWR_PDCRA_PD1_Msk                            /*!< Pin PA1 Pull-Down set */
+#define PWR_PDCRA_PD2_Pos         (2U)
+#define PWR_PDCRA_PD2_Msk         (0x1UL << PWR_PDCRA_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRA_PD2             PWR_PDCRA_PD2_Msk                            /*!< Pin PA2 Pull-Down set */
+#define PWR_PDCRA_PD3_Pos         (3U)
+#define PWR_PDCRA_PD3_Msk         (0x1UL << PWR_PDCRA_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRA_PD3             PWR_PDCRA_PD3_Msk                            /*!< Pin PA3 Pull-Down set */
+#define PWR_PDCRA_PD4_Pos         (4U)
+#define PWR_PDCRA_PD4_Msk         (0x1UL << PWR_PDCRA_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRA_PD4             PWR_PDCRA_PD4_Msk                            /*!< Pin PA4 Pull-Down set */
+#define PWR_PDCRA_PD5_Pos         (5U)
+#define PWR_PDCRA_PD5_Msk         (0x1UL << PWR_PDCRA_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRA_PD5             PWR_PDCRA_PD5_Msk                            /*!< Pin PA5 Pull-Down set */
+#define PWR_PDCRA_PD6_Pos         (6U)
+#define PWR_PDCRA_PD6_Msk         (0x1UL << PWR_PDCRA_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRA_PD6             PWR_PDCRA_PD6_Msk                            /*!< Pin PA6 Pull-Down set */
+#define PWR_PDCRA_PD7_Pos         (7U)
+#define PWR_PDCRA_PD7_Msk         (0x1UL << PWR_PDCRA_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRA_PD7             PWR_PDCRA_PD7_Msk                            /*!< Pin PA7 Pull-Down set */
+#define PWR_PDCRA_PD8_Pos         (8U)
+#define PWR_PDCRA_PD8_Msk         (0x1UL << PWR_PDCRA_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRA_PD8             PWR_PDCRA_PD8_Msk                            /*!< Pin PA8 Pull-Down set */
+#define PWR_PDCRA_PD9_Pos         (9U)
+#define PWR_PDCRA_PD9_Msk         (0x1UL << PWR_PDCRA_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRA_PD9             PWR_PDCRA_PD9_Msk                            /*!< Pin PA9 Pull-Down set */
+#define PWR_PDCRA_PD10_Pos        (10U)
+#define PWR_PDCRA_PD10_Msk        (0x1UL << PWR_PDCRA_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRA_PD10            PWR_PDCRA_PD10_Msk                           /*!< Pin PA10 Pull-Down set */
+#define PWR_PDCRA_PD11_Pos        (11U)
+#define PWR_PDCRA_PD11_Msk        (0x1UL << PWR_PDCRA_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRA_PD11            PWR_PDCRA_PD11_Msk                           /*!< Pin PA11 Pull-Down set */
+#define PWR_PDCRA_PD12_Pos        (12U)
+#define PWR_PDCRA_PD12_Msk        (0x1UL << PWR_PDCRA_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRA_PD12            PWR_PDCRA_PD12_Msk                           /*!< Pin PA12 Pull-Down set */
+#define PWR_PDCRA_PD13_Pos        (13U)
+#define PWR_PDCRA_PD13_Msk        (0x1UL << PWR_PDCRA_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRA_PD13            PWR_PDCRA_PD13_Msk                           /*!< Pin PA13 Pull-Down set */
+#define PWR_PDCRA_PD14_Pos        (14U)
+#define PWR_PDCRA_PD14_Msk        (0x1UL << PWR_PDCRA_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRA_PD14            PWR_PDCRA_PD14_Msk                           /*!< Pin PA14 Pull-Down set */
+#define PWR_PDCRA_PD15_Pos        (15U)
+#define PWR_PDCRA_PD15_Msk        (0x1UL << PWR_PDCRA_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRA_PD15            PWR_PDCRA_PD15_Msk                           /*!< Pin PA15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRB register  *****************/
+#define PWR_PUCRB_PU0_Pos         (0U)
+#define PWR_PUCRB_PU0_Msk         (0x1UL << PWR_PUCRB_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRB_PU0             PWR_PUCRB_PU0_Msk                            /*!< Pin PB0 Pull-Up set */
+#define PWR_PUCRB_PU1_Pos         (1U)
+#define PWR_PUCRB_PU1_Msk         (0x1UL << PWR_PUCRB_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRB_PU1             PWR_PUCRB_PU1_Msk                            /*!< Pin PB1 Pull-Up set */
+#define PWR_PUCRB_PU2_Pos         (2U)
+#define PWR_PUCRB_PU2_Msk         (0x1UL << PWR_PUCRB_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRB_PU2             PWR_PUCRB_PU2_Msk                            /*!< Pin PB2 Pull-Up set */
+#define PWR_PUCRB_PU3_Pos         (3U)
+#define PWR_PUCRB_PU3_Msk         (0x1UL << PWR_PUCRB_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRB_PU3             PWR_PUCRB_PU3_Msk                            /*!< Pin PB3 Pull-Up set */
+#define PWR_PUCRB_PU4_Pos         (4U)
+#define PWR_PUCRB_PU4_Msk         (0x1UL << PWR_PUCRB_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRB_PU4             PWR_PUCRB_PU4_Msk                            /*!< Pin PB4 Pull-Up set */
+#define PWR_PUCRB_PU5_Pos         (5U)
+#define PWR_PUCRB_PU5_Msk         (0x1UL << PWR_PUCRB_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRB_PU5             PWR_PUCRB_PU5_Msk                            /*!< Pin PB5 Pull-Up set */
+#define PWR_PUCRB_PU6_Pos         (6U)
+#define PWR_PUCRB_PU6_Msk         (0x1UL << PWR_PUCRB_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRB_PU6             PWR_PUCRB_PU6_Msk                            /*!< Pin PB6 Pull-Up set */
+#define PWR_PUCRB_PU7_Pos         (7U)
+#define PWR_PUCRB_PU7_Msk         (0x1UL << PWR_PUCRB_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRB_PU7             PWR_PUCRB_PU7_Msk                            /*!< Pin PB7 Pull-Up set */
+#define PWR_PUCRB_PU8_Pos         (8U)
+#define PWR_PUCRB_PU8_Msk         (0x1UL << PWR_PUCRB_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRB_PU8             PWR_PUCRB_PU8_Msk                            /*!< Pin PB8 Pull-Up set */
+#define PWR_PUCRB_PU9_Pos         (9U)
+#define PWR_PUCRB_PU9_Msk         (0x1UL << PWR_PUCRB_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRB_PU9             PWR_PUCRB_PU9_Msk                            /*!< Pin PB9 Pull-Up set */
+#define PWR_PUCRB_PU10_Pos        (10U)
+#define PWR_PUCRB_PU10_Msk        (0x1UL << PWR_PUCRB_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRB_PU10            PWR_PUCRB_PU10_Msk                           /*!< Pin PB10 Pull-Up set */
+#define PWR_PUCRB_PU11_Pos        (11U)
+#define PWR_PUCRB_PU11_Msk        (0x1UL << PWR_PUCRB_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRB_PU11            PWR_PUCRB_PU11_Msk                           /*!< Pin PB11 Pull-Up set */
+#define PWR_PUCRB_PU12_Pos        (12U)
+#define PWR_PUCRB_PU12_Msk        (0x1UL << PWR_PUCRB_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRB_PU12            PWR_PUCRB_PU12_Msk                           /*!< Pin PB12 Pull-Up set */
+#define PWR_PUCRB_PU13_Pos        (13U)
+#define PWR_PUCRB_PU13_Msk        (0x1UL << PWR_PUCRB_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRB_PU13            PWR_PUCRB_PU13_Msk                           /*!< Pin PB13 Pull-Up set */
+#define PWR_PUCRB_PU14_Pos        (14U)
+#define PWR_PUCRB_PU14_Msk        (0x1UL << PWR_PUCRB_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRB_PU14            PWR_PUCRB_PU14_Msk                           /*!< Pin PB14 Pull-Up set */
+#define PWR_PUCRB_PU15_Pos        (15U)
+#define PWR_PUCRB_PU15_Msk        (0x1UL << PWR_PUCRB_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRB_PU15            PWR_PUCRB_PU15_Msk                           /*!< Pin PB15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRB register  *****************/
+#define PWR_PDCRB_PD0_Pos         (0U)
+#define PWR_PDCRB_PD0_Msk         (0x1UL << PWR_PDCRB_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRB_PD0             PWR_PDCRB_PD0_Msk                            /*!< Pin PB0 Pull-Down set */
+#define PWR_PDCRB_PD1_Pos         (1U)
+#define PWR_PDCRB_PD1_Msk         (0x1UL << PWR_PDCRB_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRB_PD1             PWR_PDCRB_PD1_Msk                            /*!< Pin PB1 Pull-Down set */
+#define PWR_PDCRB_PD2_Pos         (2U)
+#define PWR_PDCRB_PD2_Msk         (0x1UL << PWR_PDCRB_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRB_PD2             PWR_PDCRB_PD2_Msk                            /*!< Pin PB2 Pull-Down set */
+#define PWR_PDCRB_PD3_Pos         (3U)
+#define PWR_PDCRB_PD3_Msk         (0x1UL << PWR_PDCRB_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRB_PD3             PWR_PDCRB_PD3_Msk                            /*!< Pin PB3 Pull-Down set */
+#define PWR_PDCRB_PD4_Pos         (4U)
+#define PWR_PDCRB_PD4_Msk         (0x1UL << PWR_PDCRB_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRB_PD4             PWR_PDCRB_PD4_Msk                            /*!< Pin PB4 Pull-Down set */
+#define PWR_PDCRB_PD5_Pos         (5U)
+#define PWR_PDCRB_PD5_Msk         (0x1UL << PWR_PDCRB_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRB_PD5             PWR_PDCRB_PD5_Msk                            /*!< Pin PB5 Pull-Down set */
+#define PWR_PDCRB_PD6_Pos         (6U)
+#define PWR_PDCRB_PD6_Msk         (0x1UL << PWR_PDCRB_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRB_PD6             PWR_PDCRB_PD6_Msk                            /*!< Pin PB6 Pull-Down set */
+#define PWR_PDCRB_PD7_Pos         (7U)
+#define PWR_PDCRB_PD7_Msk         (0x1UL << PWR_PDCRB_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRB_PD7             PWR_PDCRB_PD7_Msk                            /*!< Pin PB7 Pull-Down set */
+#define PWR_PDCRB_PD8_Pos         (8U)
+#define PWR_PDCRB_PD8_Msk         (0x1UL << PWR_PDCRB_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRB_PD8             PWR_PDCRB_PD8_Msk                            /*!< Pin PB8 Pull-Down set */
+#define PWR_PDCRB_PD9_Pos         (9U)
+#define PWR_PDCRB_PD9_Msk         (0x1UL << PWR_PDCRB_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRB_PD9             PWR_PDCRB_PD9_Msk                            /*!< Pin PB9 Pull-Down set */
+#define PWR_PDCRB_PD10_Pos        (10U)
+#define PWR_PDCRB_PD10_Msk        (0x1UL << PWR_PDCRB_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRB_PD10            PWR_PDCRB_PD10_Msk                           /*!< Pin PB10 Pull-Down set */
+#define PWR_PDCRB_PD11_Pos        (11U)
+#define PWR_PDCRB_PD11_Msk        (0x1UL << PWR_PDCRB_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRB_PD11            PWR_PDCRB_PD11_Msk                           /*!< Pin PB11 Pull-Down set */
+#define PWR_PDCRB_PD12_Pos        (12U)
+#define PWR_PDCRB_PD12_Msk        (0x1UL << PWR_PDCRB_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRB_PD12            PWR_PDCRB_PD12_Msk                           /*!< Pin PB12 Pull-Down set */
+#define PWR_PDCRB_PD13_Pos        (13U)
+#define PWR_PDCRB_PD13_Msk        (0x1UL << PWR_PDCRB_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRB_PD13            PWR_PDCRB_PD13_Msk                           /*!< Pin PB13 Pull-Down set */
+#define PWR_PDCRB_PD14_Pos        (14U)
+#define PWR_PDCRB_PD14_Msk        (0x1UL << PWR_PDCRB_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRB_PD14            PWR_PDCRB_PD14_Msk                           /*!< Pin PB14 Pull-Down set */
+#define PWR_PDCRB_PD15_Pos        (15U)
+#define PWR_PDCRB_PD15_Msk        (0x1UL << PWR_PDCRB_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRB_PD15            PWR_PDCRB_PD15_Msk                           /*!< Pin PB15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRC register  *****************/
+#define PWR_PUCRC_PU0_Pos         (0U)
+#define PWR_PUCRC_PU0_Msk         (0x1UL << PWR_PUCRC_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRC_PU0             PWR_PUCRC_PU0_Msk                            /*!< Pin PC0 Pull-Up set */
+#define PWR_PUCRC_PU1_Pos         (1U)
+#define PWR_PUCRC_PU1_Msk         (0x1UL << PWR_PUCRC_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRC_PU1             PWR_PUCRC_PU1_Msk                            /*!< Pin PC1 Pull-Up set */
+#define PWR_PUCRC_PU2_Pos         (2U)
+#define PWR_PUCRC_PU2_Msk         (0x1UL << PWR_PUCRC_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRC_PU2             PWR_PUCRC_PU2_Msk                            /*!< Pin PC2 Pull-Up set */
+#define PWR_PUCRC_PU3_Pos         (3U)
+#define PWR_PUCRC_PU3_Msk         (0x1UL << PWR_PUCRC_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRC_PU3             PWR_PUCRC_PU3_Msk                            /*!< Pin PC3 Pull-Up set */
+#define PWR_PUCRC_PU4_Pos         (4U)
+#define PWR_PUCRC_PU4_Msk         (0x1UL << PWR_PUCRC_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRC_PU4             PWR_PUCRC_PU4_Msk                            /*!< Pin PC4 Pull-Up set */
+#define PWR_PUCRC_PU5_Pos         (5U)
+#define PWR_PUCRC_PU5_Msk         (0x1UL << PWR_PUCRC_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRC_PU5             PWR_PUCRC_PU5_Msk                            /*!< Pin PC5 Pull-Up set */
+#define PWR_PUCRC_PU6_Pos         (6U)
+#define PWR_PUCRC_PU6_Msk         (0x1UL << PWR_PUCRC_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRC_PU6             PWR_PUCRC_PU6_Msk                            /*!< Pin PC6 Pull-Up set */
+#define PWR_PUCRC_PU7_Pos         (7U)
+#define PWR_PUCRC_PU7_Msk         (0x1UL << PWR_PUCRC_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRC_PU7             PWR_PUCRC_PU7_Msk                            /*!< Pin PC7 Pull-Up set */
+#define PWR_PUCRC_PU8_Pos         (8U)
+#define PWR_PUCRC_PU8_Msk         (0x1UL << PWR_PUCRC_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRC_PU8             PWR_PUCRC_PU8_Msk                            /*!< Pin PC8 Pull-Up set */
+#define PWR_PUCRC_PU9_Pos         (9U)
+#define PWR_PUCRC_PU9_Msk         (0x1UL << PWR_PUCRC_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRC_PU9             PWR_PUCRC_PU9_Msk                            /*!< Pin PC9 Pull-Up set */
+#define PWR_PUCRC_PU10_Pos        (10U)
+#define PWR_PUCRC_PU10_Msk        (0x1UL << PWR_PUCRC_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRC_PU10            PWR_PUCRC_PU10_Msk                           /*!< Pin PC10 Pull-Up set */
+#define PWR_PUCRC_PU11_Pos        (11U)
+#define PWR_PUCRC_PU11_Msk        (0x1UL << PWR_PUCRC_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRC_PU11            PWR_PUCRC_PU11_Msk                           /*!< Pin PC11 Pull-Up set */
+#define PWR_PUCRC_PU12_Pos        (12U)
+#define PWR_PUCRC_PU12_Msk        (0x1UL << PWR_PUCRC_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRC_PU12            PWR_PUCRC_PU12_Msk                           /*!< Pin PC12 Pull-Up set */
+#define PWR_PUCRC_PU13_Pos        (13U)
+#define PWR_PUCRC_PU13_Msk        (0x1UL << PWR_PUCRC_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRC_PU13            PWR_PUCRC_PU13_Msk                           /*!< Pin PC13 Pull-Up set */
+#define PWR_PUCRC_PU14_Pos        (14U)
+#define PWR_PUCRC_PU14_Msk        (0x1UL << PWR_PUCRC_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRC_PU14            PWR_PUCRC_PU14_Msk                           /*!< Pin PC14 Pull-Up set */
+#define PWR_PUCRC_PU15_Pos        (15U)
+#define PWR_PUCRC_PU15_Msk        (0x1UL << PWR_PUCRC_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRC_PU15            PWR_PUCRC_PU15_Msk                           /*!< Pin PC15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRC register  *****************/
+#define PWR_PDCRC_PD0_Pos         (0U)
+#define PWR_PDCRC_PD0_Msk         (0x1UL << PWR_PDCRC_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRC_PD0             PWR_PDCRC_PD0_Msk                            /*!< Pin PC0 Pull-Down set */
+#define PWR_PDCRC_PD1_Pos         (1U)
+#define PWR_PDCRC_PD1_Msk         (0x1UL << PWR_PDCRC_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRC_PD1             PWR_PDCRC_PD1_Msk                            /*!< Pin PC1 Pull-Down set */
+#define PWR_PDCRC_PD2_Pos         (2U)
+#define PWR_PDCRC_PD2_Msk         (0x1UL << PWR_PDCRC_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRC_PD2             PWR_PDCRC_PD2_Msk                            /*!< Pin PC2 Pull-Down set */
+#define PWR_PDCRC_PD3_Pos         (3U)
+#define PWR_PDCRC_PD3_Msk         (0x1UL << PWR_PDCRC_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRC_PD3             PWR_PDCRC_PD3_Msk                            /*!< Pin PC3 Pull-Down set */
+#define PWR_PDCRC_PD4_Pos         (4U)
+#define PWR_PDCRC_PD4_Msk         (0x1UL << PWR_PDCRC_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRC_PD4             PWR_PDCRC_PD4_Msk                            /*!< Pin PC4 Pull-Down set */
+#define PWR_PDCRC_PD5_Pos         (5U)
+#define PWR_PDCRC_PD5_Msk         (0x1UL << PWR_PDCRC_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRC_PD5             PWR_PDCRC_PD5_Msk                            /*!< Pin PC5 Pull-Down set */
+#define PWR_PDCRC_PD6_Pos         (6U)
+#define PWR_PDCRC_PD6_Msk         (0x1UL << PWR_PDCRC_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRC_PD6             PWR_PDCRC_PD6_Msk                            /*!< Pin PC6 Pull-Down set */
+#define PWR_PDCRC_PD7_Pos         (7U)
+#define PWR_PDCRC_PD7_Msk         (0x1UL << PWR_PDCRC_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRC_PD7             PWR_PDCRC_PD7_Msk                            /*!< Pin PC7 Pull-Down set */
+#define PWR_PDCRC_PD8_Pos         (8U)
+#define PWR_PDCRC_PD8_Msk         (0x1UL << PWR_PDCRC_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRC_PD8             PWR_PDCRC_PD8_Msk                            /*!< Pin PC8 Pull-Down set */
+#define PWR_PDCRC_PD9_Pos         (9U)
+#define PWR_PDCRC_PD9_Msk         (0x1UL << PWR_PDCRC_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRC_PD9             PWR_PDCRC_PD9_Msk                            /*!< Pin PC9 Pull-Down set */
+#define PWR_PDCRC_PD10_Pos        (10U)
+#define PWR_PDCRC_PD10_Msk        (0x1UL << PWR_PDCRC_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRC_PD10            PWR_PDCRC_PD10_Msk                           /*!< Pin PC10 Pull-Down set */
+#define PWR_PDCRC_PD11_Pos        (11U)
+#define PWR_PDCRC_PD11_Msk        (0x1UL << PWR_PDCRC_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRC_PD11            PWR_PDCRC_PD11_Msk                           /*!< Pin PC11 Pull-Down set */
+#define PWR_PDCRC_PD12_Pos        (12U)
+#define PWR_PDCRC_PD12_Msk        (0x1UL << PWR_PDCRC_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRC_PD12            PWR_PDCRC_PD12_Msk                           /*!< Pin PC12 Pull-Down set */
+#define PWR_PDCRC_PD13_Pos        (13U)
+#define PWR_PDCRC_PD13_Msk        (0x1UL << PWR_PDCRC_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRC_PD13            PWR_PDCRC_PD13_Msk                           /*!< Pin PC13 Pull-Down set */
+#define PWR_PDCRC_PD14_Pos        (14U)
+#define PWR_PDCRC_PD14_Msk        (0x1UL << PWR_PDCRC_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRC_PD14            PWR_PDCRC_PD14_Msk                           /*!< Pin PC14 Pull-Down set */
+#define PWR_PDCRC_PD15_Pos        (15U)
+#define PWR_PDCRC_PD15_Msk        (0x1UL << PWR_PDCRC_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRC_PD15            PWR_PDCRC_PD15_Msk                           /*!< Pin PC15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRD register  *****************/
+#define PWR_PUCRD_PU0_Pos         (0U)
+#define PWR_PUCRD_PU0_Msk         (0x1UL << PWR_PUCRD_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRD_PU0             PWR_PUCRD_PU0_Msk                            /*!< Pin PD0 Pull-Up set */
+#define PWR_PUCRD_PU1_Pos         (1U)
+#define PWR_PUCRD_PU1_Msk         (0x1UL << PWR_PUCRD_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRD_PU1             PWR_PUCRD_PU1_Msk                            /*!< Pin PD1 Pull-Up set */
+#define PWR_PUCRD_PU2_Pos         (2U)
+#define PWR_PUCRD_PU2_Msk         (0x1UL << PWR_PUCRD_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRD_PU2             PWR_PUCRD_PU2_Msk                            /*!< Pin PD2 Pull-Up set */
+#define PWR_PUCRD_PU3_Pos         (3U)
+#define PWR_PUCRD_PU3_Msk         (0x1UL << PWR_PUCRD_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRD_PU3             PWR_PUCRD_PU3_Msk                            /*!< Pin PD3 Pull-Up set */
+#define PWR_PUCRD_PU4_Pos         (4U)
+#define PWR_PUCRD_PU4_Msk         (0x1UL << PWR_PUCRD_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRD_PU4             PWR_PUCRD_PU4_Msk                            /*!< Pin PD4 Pull-Up set */
+#define PWR_PUCRD_PU5_Pos         (5U)
+#define PWR_PUCRD_PU5_Msk         (0x1UL << PWR_PUCRD_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRD_PU5             PWR_PUCRD_PU5_Msk                            /*!< Pin PD5 Pull-Up set */
+#define PWR_PUCRD_PU6_Pos         (6U)
+#define PWR_PUCRD_PU6_Msk         (0x1UL << PWR_PUCRD_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRD_PU6             PWR_PUCRD_PU6_Msk                            /*!< Pin PD6 Pull-Up set */
+#define PWR_PUCRD_PU8_Pos         (8U)
+#define PWR_PUCRD_PU8_Msk         (0x1UL << PWR_PUCRD_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRD_PU8             PWR_PUCRD_PU8_Msk                            /*!< Pin PD8 Pull-Up set */
+#define PWR_PUCRD_PU9_Pos         (9U)
+#define PWR_PUCRD_PU9_Msk         (0x1UL << PWR_PUCRD_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRD_PU9             PWR_PUCRD_PU9_Msk                            /*!< Pin PD9 Pull-Up set */
+#define PWR_PUCRD_PD10_Pos        (10U)
+#define PWR_PUCRD_PD10_Msk        (0x1UL << PWR_PUCRD_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRD_PD10            PWR_PUCRD_PD10_Msk                           /*!< Pin PD10 Pull-Up set */
+#define PWR_PUCRD_PD11_Pos        (11U)
+#define PWR_PUCRD_PD11_Msk        (0x1UL << PWR_PUCRD_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRD_PD11            PWR_PUCRD_PD11_Msk                           /*!< Pin PD11 Pull-Up set */
+#define PWR_PUCRD_PD12_Pos        (12U)
+#define PWR_PUCRD_PD12_Msk        (0x1UL << PWR_PUCRD_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRD_PD12            PWR_PUCRD_PD12_Msk                           /*!< Pin PD12 Pull-Up set */
+#define PWR_PUCRD_PD13_Pos        (13U)
+#define PWR_PUCRD_PD13_Msk        (0x1UL << PWR_PUCRD_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRD_PD13            PWR_PUCRD_PD13_Msk                           /*!< Pin PD13 Pull-Up set */
+#define PWR_PUCRD_PD14_Pos        (14U)
+#define PWR_PUCRD_PD14_Msk        (0x1UL << PWR_PUCRD_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRD_PD14            PWR_PUCRD_PD14_Msk                           /*!< Pin PD14 Pull-Up set */
+#define PWR_PUCRD_PD15_Pos        (15U)
+#define PWR_PUCRD_PD15_Msk        (0x1UL << PWR_PUCRD_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRD_PD15            PWR_PUCRD_PD15_Msk                           /*!< Pin PD15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRD register  *****************/
+#define PWR_PDCRD_PD0_Pos         (0U)
+#define PWR_PDCRD_PD0_Msk         (0x1UL << PWR_PDCRD_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRD_PD0             PWR_PDCRD_PD0_Msk                            /*!< Pin PD0 Pull-Down set */
+#define PWR_PDCRD_PD1_Pos         (1U)
+#define PWR_PDCRD_PD1_Msk         (0x1UL << PWR_PDCRD_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRD_PD1             PWR_PDCRD_PD1_Msk                            /*!< Pin PD1 Pull-Down set */
+#define PWR_PDCRD_PD2_Pos         (2U)
+#define PWR_PDCRD_PD2_Msk         (0x1UL << PWR_PDCRD_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRD_PD2             PWR_PDCRD_PD2_Msk                            /*!< Pin PD2 Pull-Down set */
+#define PWR_PDCRD_PD3_Pos         (3U)
+#define PWR_PDCRD_PD3_Msk         (0x1UL << PWR_PDCRD_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRD_PD3             PWR_PDCRD_PD3_Msk                            /*!< Pin PD3 Pull-Down set */
+#define PWR_PDCRD_PD4_Pos         (4U)
+#define PWR_PDCRD_PD4_Msk         (0x1UL << PWR_PDCRD_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRD_PD4             PWR_PDCRD_PD4_Msk                            /*!< Pin PD4 Pull-Down set */
+#define PWR_PDCRD_PD5_Pos         (5U)
+#define PWR_PDCRD_PD5_Msk         (0x1UL << PWR_PDCRD_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRD_PD5             PWR_PDCRD_PD5_Msk                            /*!< Pin PD5 Pull-Down set */
+#define PWR_PDCRD_PD6_Pos         (6U)
+#define PWR_PDCRD_PD6_Msk         (0x1UL << PWR_PDCRD_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRD_PD6             PWR_PDCRD_PD6_Msk                            /*!< Pin PD6 Pull-Down set */
+#define PWR_PDCRD_PD8_Pos         (8U)
+#define PWR_PDCRD_PD8_Msk         (0x1UL << PWR_PDCRD_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRD_PD8             PWR_PDCRD_PD8_Msk                            /*!< Pin PD8 Pull-Down set */
+#define PWR_PDCRD_PD9_Pos         (9U)
+#define PWR_PDCRD_PD9_Msk         (0x1UL << PWR_PDCRD_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRD_PD9             PWR_PDCRD_PD9_Msk                            /*!< Pin PD9 Pull-Down set */
+#define PWR_PDCRD_PD10_Pos        (10U)
+#define PWR_PDCRD_PD10_Msk        (0x1UL << PWR_PDCRD_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRD_PD10            PWR_PDCRD_PD10_Msk                           /*!< Pin PD10 Pull-Down set */
+#define PWR_PDCRD_PD11_Pos        (11U)
+#define PWR_PDCRD_PD11_Msk        (0x1UL << PWR_PDCRD_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRD_PD11            PWR_PDCRD_PD11_Msk                           /*!< Pin PD11 Pull-Down set */
+#define PWR_PDCRD_PD12_Pos        (12U)
+#define PWR_PDCRD_PD12_Msk        (0x1UL << PWR_PDCRD_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRD_PD12            PWR_PDCRD_PD12_Msk                           /*!< Pin PD12 Pull-Down set */
+#define PWR_PDCRD_PD13_Pos        (13U)
+#define PWR_PDCRD_PD13_Msk        (0x1UL << PWR_PDCRD_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRD_PD13            PWR_PDCRD_PD13_Msk                           /*!< Pin PD13 Pull-Down set */
+#define PWR_PDCRD_PD14_Pos        (14U)
+#define PWR_PDCRD_PD14_Msk        (0x1UL << PWR_PDCRD_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRD_PD14            PWR_PDCRD_PD14_Msk                           /*!< Pin PD14 Pull-Down set */
+#define PWR_PDCRD_PD15_Pos        (15U)
+#define PWR_PDCRD_PD15_Msk        (0x1UL << PWR_PDCRD_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRD_PD15            PWR_PDCRD_PD15_Msk                           /*!< Pin PD15 Pull-Down set */
+/********************  Bit definition for PWR_PUCRE register  *****************/
+#define PWR_PUCRE_PU0_Pos         (0U)
+#define PWR_PUCRE_PU0_Msk         (0x1UL << PWR_PUCRE_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRE_PU0             PWR_PUCRE_PU0_Msk                            /*!< Pin PE0 Pull-Up set */
+#define PWR_PUCRE_PU1_Pos         (1U)
+#define PWR_PUCRE_PU1_Msk         (0x1UL << PWR_PUCRE_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRE_PU1             PWR_PUCRE_PU1_Msk                            /*!< Pin PE1 Pull-Up set */
+#define PWR_PUCRE_PU2_Pos         (2U)
+#define PWR_PUCRE_PU2_Msk         (0x1UL << PWR_PUCRE_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRE_PU2             PWR_PUCRE_PU2_Msk                            /*!< Pin PE2 Pull-Up set */
+#define PWR_PUCRE_PU3_Pos         (3U)
+#define PWR_PUCRE_PU3_Msk         (0x1UL << PWR_PUCRE_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRE_PU3             PWR_PUCRE_PU3_Msk                            /*!< Pin PE3 Pull-Up set */
+#define PWR_PUCRE_PU4_Pos         (4U)
+#define PWR_PUCRE_PU4_Msk         (0x1UL << PWR_PUCRE_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRE_PU4             PWR_PUCRE_PU4_Msk                            /*!< Pin PE4 Pull-Up set */
+#define PWR_PUCRE_PD5_Pos         (5U)
+#define PWR_PUCRE_PD5_Msk         (0x1UL << PWR_PUCRE_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRE_PD5             PWR_PUCRE_PD5_Msk                            /*!< Pin PE5 Pull-Up set */
+#define PWR_PUCRE_PD6_Pos         (6U)
+#define PWR_PUCRE_PD6_Msk         (0x1UL << PWR_PUCRE_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRE_PD6             PWR_PUCRE_PD6_Msk                            /*!< Pin PE6 Pull-Up set */
+#define PWR_PUCRE_PD7_Pos         (7U)
+#define PWR_PUCRE_PD7_Msk         (0x1UL << PWR_PUCRE_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRE_PD7             PWR_PUCRE_PD7_Msk                            /*!< Pin PE7 Pull-Up set */
+#define PWR_PUCRE_PD8_Pos         (8U)
+#define PWR_PUCRE_PD8_Msk         (0x1UL << PWR_PUCRE_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRE_PD8             PWR_PUCRE_PD8_Msk                            /*!< Pin PE8 Pull-Up set */
+#define PWR_PUCRE_PD9_Pos         (9U)
+#define PWR_PUCRE_PD9_Msk         (0x1UL << PWR_PUCRE_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRE_PD9             PWR_PUCRE_PD9_Msk                            /*!< Pin PE9 Pull-Up set */
+#define PWR_PUCRE_PD10_Pos        (10U)
+#define PWR_PUCRE_PD10_Msk        (0x1UL << PWR_PUCRE_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRE_PD10            PWR_PUCRE_PD10_Msk                           /*!< Pin PE10 Pull-Up set */
+#define PWR_PUCRE_PD11_Pos        (11U)
+#define PWR_PUCRE_PD11_Msk        (0x1UL << PWR_PUCRE_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRE_PD11            PWR_PUCRE_PD11_Msk                           /*!< Pin PE11 Pull-Up set */
+#define PWR_PUCRE_PD12_Pos        (12U)
+#define PWR_PUCRE_PD12_Msk        (0x1UL << PWR_PUCRE_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRE_PD12            PWR_PUCRE_PD12_Msk                           /*!< Pin PE12 Pull-Up set */
+#define PWR_PUCRE_PD13_Pos        (13U)
+#define PWR_PUCRE_PD13_Msk        (0x1UL << PWR_PUCRE_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRE_PD13            PWR_PUCRE_PD13_Msk                           /*!< Pin PE13 Pull-Up set */
+#define PWR_PUCRE_PD14_Pos        (14U)
+#define PWR_PUCRE_PD14_Msk        (0x1UL << PWR_PUCRE_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRE_PD14            PWR_PUCRE_PD14_Msk                           /*!< Pin PE14 Pull-Up set */
+#define PWR_PUCRE_PD15_Pos        (15U)
+#define PWR_PUCRE_PD15_Msk        (0x1UL << PWR_PUCRE_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRE_PD15            PWR_PUCRE_PD15_Msk                           /*!< Pin PE15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRE register  *****************/
+#define PWR_PDCRE_PD0_Pos         (0U)
+#define PWR_PDCRE_PD0_Msk         (0x1UL << PWR_PDCRE_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRE_PD0             PWR_PDCRE_PD0_Msk                            /*!< Pin PE0 Pull-Down set */
+#define PWR_PDCRE_PD1_Pos         (1U)
+#define PWR_PDCRE_PD1_Msk         (0x1UL << PWR_PDCRE_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRE_PD1             PWR_PDCRE_PD1_Msk                            /*!< Pin PE1 Pull-Down set */
+#define PWR_PDCRE_PD2_Pos         (2U)
+#define PWR_PDCRE_PD2_Msk         (0x1UL << PWR_PDCRE_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRE_PD2             PWR_PDCRE_PD2_Msk                            /*!< Pin PE2 Pull-Down set */
+#define PWR_PDCRE_PD3_Pos         (3U)
+#define PWR_PDCRE_PD3_Msk         (0x1UL << PWR_PDCRE_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRE_PD3             PWR_PDCRE_PD3_Msk                            /*!< Pin PE3 Pull-Down set */
+#define PWR_PDCRE_PD4_Pos         (4U)
+#define PWR_PDCRE_PD4_Msk         (0x1UL << PWR_PDCRE_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRE_PD4             PWR_PDCRE_PD4_Msk                            /*!< Pin PE4 Pull-Down set */
+#define PWR_PDCRE_PD5_Pos         (5U)
+#define PWR_PDCRE_PD5_Msk         (0x1UL << PWR_PDCRE_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRE_PD5             PWR_PDCRE_PD5_Msk                            /*!< Pin PE5 Pull-Down set */
+#define PWR_PDCRE_PD6_Pos         (6U)
+#define PWR_PDCRE_PD6_Msk         (0x1UL << PWR_PDCRE_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRE_PD6             PWR_PDCRE_PD6_Msk                            /*!< Pin PE6 Pull-Down set */
+#define PWR_PDCRE_PD7_Pos         (7U)
+#define PWR_PDCRE_PD7_Msk         (0x1UL << PWR_PDCRE_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRE_PD7             PWR_PDCRE_PD7_Msk                            /*!< Pin PE7 Pull-Down set */
+#define PWR_PDCRE_PD8_Pos         (8U)
+#define PWR_PDCRE_PD8_Msk         (0x1UL << PWR_PDCRE_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRE_PD8             PWR_PDCRE_PD8_Msk                            /*!< Pin PE8 Pull-Down set */
+#define PWR_PDCRE_PD9_Pos         (9U)
+#define PWR_PDCRE_PD9_Msk         (0x1UL << PWR_PDCRE_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRE_PD9             PWR_PDCRE_PD9_Msk                            /*!< Pin PE9 Pull-Down set */
+#define PWR_PDCRE_PD10_Pos        (10U)
+#define PWR_PDCRE_PD10_Msk        (0x1UL << PWR_PDCRE_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRE_PD10            PWR_PDCRE_PD10_Msk                           /*!< Pin PE10 Pull-Down set */
+#define PWR_PDCRE_PD11_Pos        (11U)
+#define PWR_PDCRE_PD11_Msk        (0x1UL << PWR_PDCRE_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRE_PD11            PWR_PDCRE_PD11_Msk                           /*!< Pin PE11 Pull-Down set */
+#define PWR_PDCRE_PD12_Pos        (12U)
+#define PWR_PDCRE_PD12_Msk        (0x1UL << PWR_PDCRE_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRE_PD12            PWR_PDCRE_PD12_Msk                           /*!< Pin PE12 Pull-Down set */
+#define PWR_PDCRE_PD13_Pos        (13U)
+#define PWR_PDCRE_PD13_Msk        (0x1UL << PWR_PDCRE_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRE_PD13            PWR_PDCRE_PD13_Msk                           /*!< Pin PE13 Pull-Down set */
+#define PWR_PDCRE_PD14_Pos        (14U)
+#define PWR_PDCRE_PD14_Msk        (0x1UL << PWR_PDCRE_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRE_PD14            PWR_PDCRE_PD14_Msk                           /*!< Pin PE14 Pull-Down set */
+#define PWR_PDCRE_PD15_Pos        (15U)
+#define PWR_PDCRE_PD15_Msk        (0x1UL << PWR_PDCRE_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRE_PD15            PWR_PDCRE_PD15_Msk                           /*!< Pin PE15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRF register  *****************/
+#define PWR_PUCRF_PU0_Pos         (0U)
+#define PWR_PUCRF_PU0_Msk         (0x1UL << PWR_PUCRF_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRF_PU0             PWR_PUCRF_PU0_Msk                            /*!< Pin PF0 Pull-Up set */
+#define PWR_PUCRF_PU1_Pos         (1U)
+#define PWR_PUCRF_PU1_Msk         (0x1UL << PWR_PUCRF_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRF_PU1             PWR_PUCRF_PU1_Msk                            /*!< Pin PF1 Pull-Up set */
+#define PWR_PUCRF_PU2_Pos         (2U)
+#define PWR_PUCRF_PU2_Msk         (0x1UL << PWR_PUCRF_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRF_PU2             PWR_PUCRF_PU2_Msk                            /*!< Pin PF2 Pull-Up set */
+#define PWR_PUCRF_PU3_Pos         (3U)
+#define PWR_PUCRF_PU3_Msk         (0x1UL << PWR_PUCRF_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRF_PU3             PWR_PUCRF_PU3_Msk                            /*!< Pin PF3 Pull-Up set */
+#define PWR_PUCRF_PU4_Pos         (4U)
+#define PWR_PUCRF_PU4_Msk         (0x1UL << PWR_PUCRF_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRF_PU4             PWR_PUCRF_PU4_Msk                            /*!< Pin PF4 Pull-Up set */
+#define PWR_PUCRF_PD5_Pos         (5U)
+#define PWR_PUCRF_PD5_Msk         (0x1UL << PWR_PUCRF_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRF_PD5             PWR_PUCRF_PD5_Msk                            /*!< Pin PF5 Pull-Up set */
+#define PWR_PUCRF_PD6_Pos         (6U)
+#define PWR_PUCRF_PD6_Msk         (0x1UL << PWR_PUCRF_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRF_PD6             PWR_PUCRF_PD6_Msk                            /*!< Pin PF6 Pull-Up set */
+#define PWR_PUCRF_PD7_Pos         (7U)
+#define PWR_PUCRF_PD7_Msk         (0x1UL << PWR_PUCRF_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRF_PD7             PWR_PUCRF_PD7_Msk                            /*!< Pin PF7 Pull-Up set */
+#define PWR_PUCRF_PD8_Pos         (8U)
+#define PWR_PUCRF_PD8_Msk         (0x1UL << PWR_PUCRF_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRF_PD8             PWR_PUCRF_PD8_Msk                            /*!< Pin PF8 Pull-Up set */
+#define PWR_PUCRF_PD9_Pos         (9U)
+#define PWR_PUCRF_PD9_Msk         (0x1UL << PWR_PUCRF_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRF_PD9             PWR_PUCRF_PD9_Msk                            /*!< Pin PF9 Pull-Up set */
+#define PWR_PUCRF_PD10_Pos        (10U)
+#define PWR_PUCRF_PD10_Msk        (0x1UL << PWR_PUCRF_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRF_PD10            PWR_PUCRF_PD10_Msk                           /*!< Pin PF10 Pull-Up set */
+#define PWR_PUCRF_PD11_Pos        (11U)
+#define PWR_PUCRF_PD11_Msk        (0x1UL << PWR_PUCRF_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRF_PD11            PWR_PUCRF_PD11_Msk                           /*!< Pin PF11 Pull-Up set */
+#define PWR_PUCRF_PD12_Pos        (12U)
+#define PWR_PUCRF_PD12_Msk        (0x1UL << PWR_PUCRF_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRF_PD12            PWR_PUCRF_PD12_Msk                           /*!< Pin PF12 Pull-Up set */
+#define PWR_PUCRF_PD13_Pos        (13U)
+#define PWR_PUCRF_PD13_Msk        (0x1UL << PWR_PUCRF_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRF_PD13            PWR_PUCRF_PD13_Msk                           /*!< Pin PF13 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRF register  *****************/
+#define PWR_PDCRF_PD0_Pos         (0U)
+#define PWR_PDCRF_PD0_Msk         (0x1UL << PWR_PDCRF_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRF_PD0             PWR_PDCRF_PD0_Msk                            /*!< Pin PF0 Pull-Down set */
+#define PWR_PDCRF_PD1_Pos         (1U)
+#define PWR_PDCRF_PD1_Msk         (0x1UL << PWR_PDCRF_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRF_PD1             PWR_PDCRF_PD1_Msk                            /*!< Pin PF1 Pull-Down set */
+#define PWR_PDCRF_PD2_Pos         (2U)
+#define PWR_PDCRF_PD2_Msk         (0x1UL << PWR_PDCRF_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRF_PD2             PWR_PDCRF_PD2_Msk                            /*!< Pin PF2 Pull-Down set */
+#define PWR_PDCRF_PD3_Pos         (3U)
+#define PWR_PDCRF_PD3_Msk         (0x1UL << PWR_PDCRF_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRF_PD3             PWR_PDCRF_PD3_Msk                            /*!< Pin PF3 Pull-Down set */
+#define PWR_PDCRF_PD4_Pos         (4U)
+#define PWR_PDCRF_PD4_Msk         (0x1UL << PWR_PDCRF_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRF_PD4             PWR_PDCRF_PD4_Msk                            /*!< Pin PF4 Pull-Down set */
+#define PWR_PDCRF_PD5_Pos         (5U)
+#define PWR_PDCRF_PD5_Msk         (0x1UL << PWR_PDCRF_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRF_PD5             PWR_PDCRF_PD5_Msk                            /*!< Pin PF5 Pull-Down set */
+#define PWR_PDCRF_PD6_Pos         (6U)
+#define PWR_PDCRF_PD6_Msk         (0x1UL << PWR_PDCRF_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRF_PD6             PWR_PDCRF_PD6_Msk                            /*!< Pin PF6 Pull-Down set */
+#define PWR_PDCRF_PD7_Pos         (7U)
+#define PWR_PDCRF_PD7_Msk         (0x1UL << PWR_PDCRF_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRF_PD7             PWR_PDCRF_PD7_Msk                            /*!< Pin PF7 Pull-Down set */
+#define PWR_PDCRF_PD8_Pos         (8U)
+#define PWR_PDCRF_PD8_Msk         (0x1UL << PWR_PDCRF_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRF_PD8             PWR_PDCRF_PD8_Msk                            /*!< Pin PF8 Pull-Down set */
+#define PWR_PDCRF_PD9_Pos         (9U)
+#define PWR_PDCRF_PD9_Msk         (0x1UL << PWR_PDCRF_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRF_PD9             PWR_PDCRF_PD9_Msk                            /*!< Pin PF9 Pull-Down set */
+#define PWR_PDCRF_PD10_Pos        (10U)
+#define PWR_PDCRF_PD10_Msk        (0x1UL << PWR_PDCRF_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRF_PD10            PWR_PDCRF_PD10_Msk                           /*!< Pin PF10 Pull-Down set */
+#define PWR_PDCRF_PD11_Pos        (11U)
+#define PWR_PDCRF_PD11_Msk        (0x1UL << PWR_PDCRF_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRF_PD11            PWR_PDCRF_PD11_Msk                           /*!< Pin PF11 Pull-Down set */
+#define PWR_PDCRF_PD12_Pos        (12U)
+#define PWR_PDCRF_PD12_Msk        (0x1UL << PWR_PDCRF_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRF_PD12            PWR_PDCRF_PD12_Msk                           /*!< Pin PF12 Pull-Down set */
+#define PWR_PDCRF_PD13_Pos        (13U)
+#define PWR_PDCRF_PD13_Msk        (0x1UL << PWR_PDCRF_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRF_PD13            PWR_PDCRF_PD13_Msk                           /*!< Pin PF13 Pull-Down set */
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Reset and Clock Control                          */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions  (not present on all devices in the STM32G0 series)
+*/
+#define RCC_MCO2_SUPPORT
+#define RCC_PLLQ_SUPPORT
+
+/********************  Bit definition for RCC_CR register  *****************/
+#define RCC_CR_HSION_Pos                 (8U)
+#define RCC_CR_HSION_Msk                 (0x1UL << RCC_CR_HSION_Pos)           /*!< 0x00000100 */
+#define RCC_CR_HSION                     RCC_CR_HSION_Msk                      /*!< Internal High Speed clock enable */
+#define RCC_CR_HSIKERON_Pos              (9U)
+#define RCC_CR_HSIKERON_Msk              (0x1UL << RCC_CR_HSIKERON_Pos)        /*!< 0x00000200 */
+#define RCC_CR_HSIKERON                  RCC_CR_HSIKERON_Msk                   /*!< Internal High Speed clock enable for some IPs Kernel */
+#define RCC_CR_HSIRDY_Pos                (10U)
+#define RCC_CR_HSIRDY_Msk                (0x1UL << RCC_CR_HSIRDY_Pos)          /*!< 0x00000400 */
+#define RCC_CR_HSIRDY                    RCC_CR_HSIRDY_Msk                     /*!< Internal High Speed clock ready flag */
+#define RCC_CR_HSIDIV_Pos                (11U)
+#define RCC_CR_HSIDIV_Msk                (0x7UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00003800 */
+#define RCC_CR_HSIDIV                    RCC_CR_HSIDIV_Msk                     /*!< HSIDIV[13:11] Internal High Speed clock division factor */
+#define RCC_CR_HSIDIV_0                  (0x1UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00000800 */
+#define RCC_CR_HSIDIV_1                  (0x2UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00001000 */
+#define RCC_CR_HSIDIV_2                  (0x4UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00002000 */
+#define RCC_CR_HSEON_Pos                 (16U)
+#define RCC_CR_HSEON_Msk                 (0x1UL << RCC_CR_HSEON_Pos)           /*!< 0x00010000 */
+#define RCC_CR_HSEON                     RCC_CR_HSEON_Msk                      /*!< External High Speed clock enable */
+#define RCC_CR_HSERDY_Pos                (17U)
+#define RCC_CR_HSERDY_Msk                (0x1UL << RCC_CR_HSERDY_Pos)          /*!< 0x00020000 */
+#define RCC_CR_HSERDY                    RCC_CR_HSERDY_Msk                     /*!< External High Speed clock ready */
+#define RCC_CR_HSEBYP_Pos                (18U)
+#define RCC_CR_HSEBYP_Msk                (0x1UL << RCC_CR_HSEBYP_Pos)          /*!< 0x00040000 */
+#define RCC_CR_HSEBYP                    RCC_CR_HSEBYP_Msk                     /*!< External High Speed clock Bypass */
+#define RCC_CR_CSSON_Pos                 (19U)
+#define RCC_CR_CSSON_Msk                 (0x1UL << RCC_CR_CSSON_Pos)           /*!< 0x00080000 */
+#define RCC_CR_CSSON                     RCC_CR_CSSON_Msk                      /*!< HSE Clock Security System enable */
+
+#define RCC_CR_PLLON_Pos                 (24U)
+#define RCC_CR_PLLON_Msk                 (0x1UL << RCC_CR_PLLON_Pos)           /*!< 0x01000000 */
+#define RCC_CR_PLLON                     RCC_CR_PLLON_Msk                      /*!< System PLL clock enable */
+#define RCC_CR_PLLRDY_Pos                (25U)
+#define RCC_CR_PLLRDY_Msk                (0x1UL << RCC_CR_PLLRDY_Pos)          /*!< 0x02000000 */
+#define RCC_CR_PLLRDY                    RCC_CR_PLLRDY_Msk                     /*!< System PLL clock ready */
+
+/********************  Bit definition for RCC_ICSCR register  ***************/
+/*!< HSICAL configuration */
+#define RCC_ICSCR_HSICAL_Pos             (0U)
+#define RCC_ICSCR_HSICAL_Msk             (0xFFUL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x000000FF */
+#define RCC_ICSCR_HSICAL                 RCC_ICSCR_HSICAL_Msk                  /*!< HSICAL[7:0] bits */
+#define RCC_ICSCR_HSICAL_0               (0x01UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000001 */
+#define RCC_ICSCR_HSICAL_1               (0x02UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000002 */
+#define RCC_ICSCR_HSICAL_2               (0x04UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000004 */
+#define RCC_ICSCR_HSICAL_3               (0x08UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000008 */
+#define RCC_ICSCR_HSICAL_4               (0x10UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000010 */
+#define RCC_ICSCR_HSICAL_5               (0x20UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000020 */
+#define RCC_ICSCR_HSICAL_6               (0x40UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000040 */
+#define RCC_ICSCR_HSICAL_7               (0x80UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000080 */
+
+/*!< HSITRIM configuration */
+#define RCC_ICSCR_HSITRIM_Pos            (8U)
+#define RCC_ICSCR_HSITRIM_Msk            (0x7FUL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00007F00 */
+#define RCC_ICSCR_HSITRIM                RCC_ICSCR_HSITRIM_Msk                 /*!< HSITRIM[14:8] bits */
+#define RCC_ICSCR_HSITRIM_0              (0x01UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000100 */
+#define RCC_ICSCR_HSITRIM_1              (0x02UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000200 */
+#define RCC_ICSCR_HSITRIM_2              (0x04UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000400 */
+#define RCC_ICSCR_HSITRIM_3              (0x08UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000800 */
+#define RCC_ICSCR_HSITRIM_4              (0x10UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00001000 */
+#define RCC_ICSCR_HSITRIM_5              (0x20UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00002000 */
+#define RCC_ICSCR_HSITRIM_6              (0x40UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00004000 */
+
+/********************  Bit definition for RCC_CFGR register  ***************/
+/*!< SW configuration */
+#define RCC_CFGR_SW_Pos                (0U)
+#define RCC_CFGR_SW_Msk                (0x7UL << RCC_CFGR_SW_Pos)              /*!< 0x00000007 */
+#define RCC_CFGR_SW                    RCC_CFGR_SW_Msk                         /*!< SW[2:0] bits (System clock Switch) */
+#define RCC_CFGR_SW_0                  (0x1UL << RCC_CFGR_SW_Pos)              /*!< 0x00000001 */
+#define RCC_CFGR_SW_1                  (0x2UL << RCC_CFGR_SW_Pos)              /*!< 0x00000002 */
+#define RCC_CFGR_SW_2                  (0x4UL << RCC_CFGR_SW_Pos)              /*!< 0x00000004 */
+
+/*!< SWS configuration */
+#define RCC_CFGR_SWS_Pos               (3U)
+#define RCC_CFGR_SWS_Msk               (0x7UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000038 */
+#define RCC_CFGR_SWS                   RCC_CFGR_SWS_Msk                        /*!< SWS[2:0] bits (System Clock Switch Status) */
+#define RCC_CFGR_SWS_0                 (0x1UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000008 */
+#define RCC_CFGR_SWS_1                 (0x2UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000010 */
+#define RCC_CFGR_SWS_2                 (0x4UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000020 */
+
+/*!< HPRE configuration */
+#define RCC_CFGR_HPRE_Pos              (8U)
+#define RCC_CFGR_HPRE_Msk              (0xFUL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000F00 */
+#define RCC_CFGR_HPRE                  RCC_CFGR_HPRE_Msk                       /*!< HPRE[3:0] bits (AHB prescaler) */
+#define RCC_CFGR_HPRE_0                (0x1UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000100 */
+#define RCC_CFGR_HPRE_1                (0x2UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000200 */
+#define RCC_CFGR_HPRE_2                (0x4UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000400 */
+#define RCC_CFGR_HPRE_3                (0x8UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000800 */
+
+/*!< PPRE configuration */
+#define RCC_CFGR_PPRE_Pos              (12U)
+#define RCC_CFGR_PPRE_Msk              (0x7UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00007000 */
+#define RCC_CFGR_PPRE                  RCC_CFGR_PPRE_Msk                       /*!< PRE1[2:0] bits (APB prescaler) */
+#define RCC_CFGR_PPRE_0                (0x1UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00001000 */
+#define RCC_CFGR_PPRE_1                (0x2UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00002000 */
+#define RCC_CFGR_PPRE_2                (0x4UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00004000 */
+
+/*!< MCO2SEL configuration */
+#define RCC_CFGR_MCO2SEL_Pos            (16U)
+#define RCC_CFGR_MCO2SEL_Msk            (0xFUL << RCC_CFGR_MCO2SEL_Pos)          /*!< 0x000F0000 */
+#define RCC_CFGR_MCO2SEL                RCC_CFGR_MCO2SEL_Msk                     /*!< MCO2SEL [3:0] bits (Clock output selection) */
+#define RCC_CFGR_MCO2SEL_0              (0x1UL << RCC_CFGR_MCO2SEL_Pos)          /*!< 0x00010000 */
+#define RCC_CFGR_MCO2SEL_1              (0x2UL << RCC_CFGR_MCO2SEL_Pos)          /*!< 0x00020000 */
+#define RCC_CFGR_MCO2SEL_2              (0x4UL << RCC_CFGR_MCO2SEL_Pos)          /*!< 0x00040000 */
+#define RCC_CFGR_MCO2SEL_3              (0x8UL << RCC_CFGR_MCO2SEL_Pos)          /*!< 0x00080000 */
+
+/*!< MCO2 Prescaler configuration */
+#define RCC_CFGR_MCO2PRE_Pos            (20U)
+#define RCC_CFGR_MCO2PRE_Msk            (0xFUL << RCC_CFGR_MCO2PRE_Pos)          /*!< 0x00F00000 */
+#define RCC_CFGR_MCO2PRE                RCC_CFGR_MCO2PRE_Msk                     /*!< MCO2 prescaler [3:0] */
+#define RCC_CFGR_MCO2PRE_0              (0x1UL << RCC_CFGR_MCO2PRE_Pos)          /*!< 0x00100000 */
+#define RCC_CFGR_MCO2PRE_1              (0x2UL << RCC_CFGR_MCO2PRE_Pos)          /*!< 0x00200000 */
+#define RCC_CFGR_MCO2PRE_2              (0x4UL << RCC_CFGR_MCO2PRE_Pos)          /*!< 0x00400000 */
+#define RCC_CFGR_MCO2PRE_3              (0x8UL << RCC_CFGR_MCO2PRE_Pos)          /*!< 0x00800000 */
+
+/*!< MCOSEL configuration */
+#define RCC_CFGR_MCOSEL_Pos            (24U)
+#define RCC_CFGR_MCOSEL_Msk            (0xFUL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x0F000000 */
+#define RCC_CFGR_MCOSEL                RCC_CFGR_MCOSEL_Msk                     /*!< MCOSEL [2:0] bits (Clock output selection) */
+#define RCC_CFGR_MCOSEL_0              (0x1UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x01000000 */
+#define RCC_CFGR_MCOSEL_1              (0x2UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x02000000 */
+#define RCC_CFGR_MCOSEL_2              (0x4UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x04000000 */
+#define RCC_CFGR_MCOSEL_3              (0x8UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x08000000 */
+
+/*!< MCO Prescaler configuration */
+#define RCC_CFGR_MCOPRE_Pos            (28U)
+#define RCC_CFGR_MCOPRE_Msk            (0xFUL << RCC_CFGR_MCOPRE_Pos)          /*!< 0xF0000000 */
+#define RCC_CFGR_MCOPRE                RCC_CFGR_MCOPRE_Msk                     /*!< MCO prescaler [2:0] */
+#define RCC_CFGR_MCOPRE_0              (0x1UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x10000000 */
+#define RCC_CFGR_MCOPRE_1              (0x2UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x20000000 */
+#define RCC_CFGR_MCOPRE_2              (0x4UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x40000000 */
+#define RCC_CFGR_MCOPRE_3              (0x8UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_PLLCFGR register  ***************/
+#define RCC_PLLCFGR_PLLSRC_Pos           (0U)
+#define RCC_PLLCFGR_PLLSRC_Msk           (0x3UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC               RCC_PLLCFGR_PLLSRC_Msk
+#define RCC_PLLCFGR_PLLSRC_0             (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000001 */
+#define RCC_PLLCFGR_PLLSRC_1             (0x2UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000002 */
+
+#define RCC_PLLCFGR_PLLSRC_NONE          (0x00000000UL)                        /*!< No clock sent to PLL      */
+#define RCC_PLLCFGR_PLLSRC_HSI_Pos       (1U)
+#define RCC_PLLCFGR_PLLSRC_HSI_Msk       (0x1UL << RCC_PLLCFGR_PLLSRC_HSI_Pos) /*!< 0x00000002 */
+#define RCC_PLLCFGR_PLLSRC_HSI           RCC_PLLCFGR_PLLSRC_HSI_Msk            /*!< HSI source clock selected */
+#define RCC_PLLCFGR_PLLSRC_HSE_Pos       (0U)
+#define RCC_PLLCFGR_PLLSRC_HSE_Msk       (0x3UL << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC_HSE           RCC_PLLCFGR_PLLSRC_HSE_Msk            /*!< HSE source clock selected */
+
+#define RCC_PLLCFGR_PLLM_Pos             (4U)
+#define RCC_PLLCFGR_PLLM_Msk             (0x7UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000070 */
+#define RCC_PLLCFGR_PLLM                 RCC_PLLCFGR_PLLM_Msk
+#define RCC_PLLCFGR_PLLM_0               (0x1UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000010 */
+#define RCC_PLLCFGR_PLLM_1               (0x2UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000020 */
+#define RCC_PLLCFGR_PLLM_2               (0x4UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000040 */
+
+#define RCC_PLLCFGR_PLLN_Pos             (8U)
+#define RCC_PLLCFGR_PLLN_Msk             (0x7FUL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00007F00 */
+#define RCC_PLLCFGR_PLLN                 RCC_PLLCFGR_PLLN_Msk
+#define RCC_PLLCFGR_PLLN_0               (0x01UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000100 */
+#define RCC_PLLCFGR_PLLN_1               (0x02UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000200 */
+#define RCC_PLLCFGR_PLLN_2               (0x04UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000400 */
+#define RCC_PLLCFGR_PLLN_3               (0x08UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000800 */
+#define RCC_PLLCFGR_PLLN_4               (0x10UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00001000 */
+#define RCC_PLLCFGR_PLLN_5               (0x20UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00002000 */
+#define RCC_PLLCFGR_PLLN_6               (0x40UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00004000 */
+
+#define RCC_PLLCFGR_PLLPEN_Pos           (16U)
+#define RCC_PLLCFGR_PLLPEN_Msk           (0x1UL << RCC_PLLCFGR_PLLPEN_Pos)     /*!< 0x00010000 */
+#define RCC_PLLCFGR_PLLPEN               RCC_PLLCFGR_PLLPEN_Msk
+
+#define RCC_PLLCFGR_PLLP_Pos              (17U)
+#define RCC_PLLCFGR_PLLP_Msk              (0x1FUL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x003E0000 */
+#define RCC_PLLCFGR_PLLP                  RCC_PLLCFGR_PLLP_Msk
+#define RCC_PLLCFGR_PLLP_0                (0x01UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00020000 */
+#define RCC_PLLCFGR_PLLP_1                (0x02UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00040000 */
+#define RCC_PLLCFGR_PLLP_2                (0x04UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00080000 */
+#define RCC_PLLCFGR_PLLP_3                (0x08UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00100000 */
+#define RCC_PLLCFGR_PLLP_4                (0x10UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00200000 */
+
+#define RCC_PLLCFGR_PLLQEN_Pos           (24U)
+#define RCC_PLLCFGR_PLLQEN_Msk           (0x1UL << RCC_PLLCFGR_PLLQEN_Pos)     /*!< 0x01000000 */
+#define RCC_PLLCFGR_PLLQEN               RCC_PLLCFGR_PLLQEN_Msk
+
+#define RCC_PLLCFGR_PLLQ_Pos             (25U)
+#define RCC_PLLCFGR_PLLQ_Msk             (0x7UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x0E000000 */
+#define RCC_PLLCFGR_PLLQ                 RCC_PLLCFGR_PLLQ_Msk
+#define RCC_PLLCFGR_PLLQ_0               (0x1UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x02000000 */
+#define RCC_PLLCFGR_PLLQ_1               (0x2UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x04000000 */
+#define RCC_PLLCFGR_PLLQ_2               (0x4UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x08000000 */
+
+#define RCC_PLLCFGR_PLLREN_Pos           (28U)
+#define RCC_PLLCFGR_PLLREN_Msk           (0x1UL << RCC_PLLCFGR_PLLREN_Pos)     /*!< 0x10000000 */
+#define RCC_PLLCFGR_PLLREN               RCC_PLLCFGR_PLLREN_Msk
+
+#define RCC_PLLCFGR_PLLR_Pos             (29U)
+#define RCC_PLLCFGR_PLLR_Msk             (0x7UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0xE0000000 */
+#define RCC_PLLCFGR_PLLR                 RCC_PLLCFGR_PLLR_Msk
+#define RCC_PLLCFGR_PLLR_0               (0x1UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x20000000 */
+#define RCC_PLLCFGR_PLLR_1               (0x2UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x40000000 */
+#define RCC_PLLCFGR_PLLR_2               (0x4UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_CIER register  ******************/
+#define RCC_CIER_LSIRDYIE_Pos            (0U)
+#define RCC_CIER_LSIRDYIE_Msk            (0x1UL << RCC_CIER_LSIRDYIE_Pos)      /*!< 0x00000001 */
+#define RCC_CIER_LSIRDYIE                RCC_CIER_LSIRDYIE_Msk
+#define RCC_CIER_LSERDYIE_Pos            (1U)
+#define RCC_CIER_LSERDYIE_Msk            (0x1UL << RCC_CIER_LSERDYIE_Pos)      /*!< 0x00000002 */
+#define RCC_CIER_LSERDYIE                RCC_CIER_LSERDYIE_Msk
+#define RCC_CIER_HSIRDYIE_Pos            (3U)
+#define RCC_CIER_HSIRDYIE_Msk            (0x1UL << RCC_CIER_HSIRDYIE_Pos)      /*!< 0x00000008 */
+#define RCC_CIER_HSIRDYIE                RCC_CIER_HSIRDYIE_Msk
+#define RCC_CIER_HSERDYIE_Pos            (4U)
+#define RCC_CIER_HSERDYIE_Msk            (0x1UL << RCC_CIER_HSERDYIE_Pos)      /*!< 0x00000010 */
+#define RCC_CIER_HSERDYIE                RCC_CIER_HSERDYIE_Msk
+#define RCC_CIER_PLLRDYIE_Pos            (5U)
+#define RCC_CIER_PLLRDYIE_Msk            (0x1UL << RCC_CIER_PLLRDYIE_Pos)      /*!< 0x00000020 */
+#define RCC_CIER_PLLRDYIE                RCC_CIER_PLLRDYIE_Msk
+
+/********************  Bit definition for RCC_CIFR register  ******************/
+#define RCC_CIFR_LSIRDYF_Pos             (0U)
+#define RCC_CIFR_LSIRDYF_Msk             (0x1UL << RCC_CIFR_LSIRDYF_Pos)       /*!< 0x00000001 */
+#define RCC_CIFR_LSIRDYF                 RCC_CIFR_LSIRDYF_Msk
+#define RCC_CIFR_LSERDYF_Pos             (1U)
+#define RCC_CIFR_LSERDYF_Msk             (0x1UL << RCC_CIFR_LSERDYF_Pos)       /*!< 0x00000002 */
+#define RCC_CIFR_LSERDYF                 RCC_CIFR_LSERDYF_Msk
+#define RCC_CIFR_HSIRDYF_Pos             (3U)
+#define RCC_CIFR_HSIRDYF_Msk             (0x1UL << RCC_CIFR_HSIRDYF_Pos)       /*!< 0x00000008 */
+#define RCC_CIFR_HSIRDYF                 RCC_CIFR_HSIRDYF_Msk
+#define RCC_CIFR_HSERDYF_Pos             (4U)
+#define RCC_CIFR_HSERDYF_Msk             (0x1UL << RCC_CIFR_HSERDYF_Pos)       /*!< 0x00000010 */
+#define RCC_CIFR_HSERDYF                 RCC_CIFR_HSERDYF_Msk
+#define RCC_CIFR_PLLRDYF_Pos             (5U)
+#define RCC_CIFR_PLLRDYF_Msk             (0x1UL << RCC_CIFR_PLLRDYF_Pos)       /*!< 0x00000020 */
+#define RCC_CIFR_PLLRDYF                 RCC_CIFR_PLLRDYF_Msk
+#define RCC_CIFR_CSSF_Pos                (8U)
+#define RCC_CIFR_CSSF_Msk                (0x1UL << RCC_CIFR_CSSF_Pos)          /*!< 0x00000100 */
+#define RCC_CIFR_CSSF                    RCC_CIFR_CSSF_Msk
+#define RCC_CIFR_LSECSSF_Pos             (9U)
+#define RCC_CIFR_LSECSSF_Msk             (0x1UL << RCC_CIFR_LSECSSF_Pos)       /*!< 0x00000200 */
+#define RCC_CIFR_LSECSSF                 RCC_CIFR_LSECSSF_Msk
+
+/********************  Bit definition for RCC_CICR register  ******************/
+#define RCC_CICR_LSIRDYC_Pos             (0U)
+#define RCC_CICR_LSIRDYC_Msk             (0x1UL << RCC_CICR_LSIRDYC_Pos)       /*!< 0x00000001 */
+#define RCC_CICR_LSIRDYC                 RCC_CICR_LSIRDYC_Msk
+#define RCC_CICR_LSERDYC_Pos             (1U)
+#define RCC_CICR_LSERDYC_Msk             (0x1UL << RCC_CICR_LSERDYC_Pos)       /*!< 0x00000002 */
+#define RCC_CICR_LSERDYC                 RCC_CICR_LSERDYC_Msk
+#define RCC_CICR_HSIRDYC_Pos             (3U)
+#define RCC_CICR_HSIRDYC_Msk             (0x1UL << RCC_CICR_HSIRDYC_Pos)       /*!< 0x00000008 */
+#define RCC_CICR_HSIRDYC                 RCC_CICR_HSIRDYC_Msk
+#define RCC_CICR_HSERDYC_Pos             (4U)
+#define RCC_CICR_HSERDYC_Msk             (0x1UL << RCC_CICR_HSERDYC_Pos)       /*!< 0x00000010 */
+#define RCC_CICR_HSERDYC                 RCC_CICR_HSERDYC_Msk
+#define RCC_CICR_PLLRDYC_Pos             (5U)
+#define RCC_CICR_PLLRDYC_Msk             (0x1UL << RCC_CICR_PLLRDYC_Pos)       /*!< 0x00000020 */
+#define RCC_CICR_PLLRDYC                 RCC_CICR_PLLRDYC_Msk
+#define RCC_CICR_CSSC_Pos                (8U)
+#define RCC_CICR_CSSC_Msk                (0x1UL << RCC_CICR_CSSC_Pos)          /*!< 0x00000100 */
+#define RCC_CICR_CSSC                    RCC_CICR_CSSC_Msk
+#define RCC_CICR_LSECSSC_Pos             (9U)
+#define RCC_CICR_LSECSSC_Msk             (0x1UL << RCC_CICR_LSECSSC_Pos)       /*!< 0x00000200 */
+#define RCC_CICR_LSECSSC                 RCC_CICR_LSECSSC_Msk
+
+/********************  Bit definition for RCC_IOPRSTR register  ****************/
+#define RCC_IOPRSTR_GPIOARST_Pos         (0U)
+#define RCC_IOPRSTR_GPIOARST_Msk         (0x1UL << RCC_IOPRSTR_GPIOARST_Pos)   /*!< 0x00000001 */
+#define RCC_IOPRSTR_GPIOARST             RCC_IOPRSTR_GPIOARST_Msk
+#define RCC_IOPRSTR_GPIOBRST_Pos         (1U)
+#define RCC_IOPRSTR_GPIOBRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOBRST_Pos)   /*!< 0x00000002 */
+#define RCC_IOPRSTR_GPIOBRST             RCC_IOPRSTR_GPIOBRST_Msk
+#define RCC_IOPRSTR_GPIOCRST_Pos         (2U)
+#define RCC_IOPRSTR_GPIOCRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOCRST_Pos)   /*!< 0x00000004 */
+#define RCC_IOPRSTR_GPIOCRST             RCC_IOPRSTR_GPIOCRST_Msk
+#define RCC_IOPRSTR_GPIODRST_Pos         (3U)
+#define RCC_IOPRSTR_GPIODRST_Msk         (0x1UL << RCC_IOPRSTR_GPIODRST_Pos)   /*!< 0x00000008 */
+#define RCC_IOPRSTR_GPIODRST             RCC_IOPRSTR_GPIODRST_Msk
+#define RCC_IOPRSTR_GPIOERST_Pos         (4U)
+#define RCC_IOPRSTR_GPIOERST_Msk         (0x1UL << RCC_IOPRSTR_GPIOERST_Pos)   /*!< 0x00000010 */
+#define RCC_IOPRSTR_GPIOERST             RCC_IOPRSTR_GPIOERST_Msk
+#define RCC_IOPRSTR_GPIOFRST_Pos         (5U)
+#define RCC_IOPRSTR_GPIOFRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOFRST_Pos)   /*!< 0x00000020 */
+#define RCC_IOPRSTR_GPIOFRST             RCC_IOPRSTR_GPIOFRST_Msk
+
+/********************  Bit definition for RCC_AHBRSTR register  ***************/
+#define RCC_AHBRSTR_DMA1RST_Pos          (0U)
+#define RCC_AHBRSTR_DMA1RST_Msk          (0x1UL << RCC_AHBRSTR_DMA1RST_Pos)    /*!< 0x00000001 */
+#define RCC_AHBRSTR_DMA1RST              RCC_AHBRSTR_DMA1RST_Msk
+#define RCC_AHBRSTR_DMA2RST_Pos          (1U)
+#define RCC_AHBRSTR_DMA2RST_Msk          (0x1UL << RCC_AHBRSTR_DMA2RST_Pos)    /*!< 0x00000002 */
+#define RCC_AHBRSTR_DMA2RST              RCC_AHBRSTR_DMA2RST_Msk
+#define RCC_AHBRSTR_FLASHRST_Pos         (8U)
+#define RCC_AHBRSTR_FLASHRST_Msk         (0x1UL << RCC_AHBRSTR_FLASHRST_Pos)   /*!< 0x00000100 */
+#define RCC_AHBRSTR_FLASHRST             RCC_AHBRSTR_FLASHRST_Msk
+#define RCC_AHBRSTR_CRCRST_Pos           (12U)
+#define RCC_AHBRSTR_CRCRST_Msk           (0x1UL << RCC_AHBRSTR_CRCRST_Pos)     /*!< 0x00001000 */
+#define RCC_AHBRSTR_CRCRST               RCC_AHBRSTR_CRCRST_Msk
+
+/********************  Bit definition for RCC_APBRSTR1 register  **************/
+#define RCC_APBRSTR1_TIM3RST_Pos         (1U)
+#define RCC_APBRSTR1_TIM3RST_Msk         (0x1UL << RCC_APBRSTR1_TIM3RST_Pos)   /*!< 0x00000002 */
+#define RCC_APBRSTR1_TIM3RST             RCC_APBRSTR1_TIM3RST_Msk
+#define RCC_APBRSTR1_TIM4RST_Pos         (2U)
+#define RCC_APBRSTR1_TIM4RST_Msk         (0x1UL << RCC_APBRSTR1_TIM4RST_Pos)   /*!< 0x00000004 */
+#define RCC_APBRSTR1_TIM4RST             RCC_APBRSTR1_TIM4RST_Msk
+#define RCC_APBRSTR1_TIM6RST_Pos         (4U)
+#define RCC_APBRSTR1_TIM6RST_Msk         (0x1UL << RCC_APBRSTR1_TIM6RST_Pos)   /*!< 0x00000010 */
+#define RCC_APBRSTR1_TIM6RST             RCC_APBRSTR1_TIM6RST_Msk
+#define RCC_APBRSTR1_TIM7RST_Pos         (5U)
+#define RCC_APBRSTR1_TIM7RST_Msk         (0x1UL << RCC_APBRSTR1_TIM7RST_Pos)   /*!< 0x00000020 */
+#define RCC_APBRSTR1_TIM7RST             RCC_APBRSTR1_TIM7RST_Msk
+#define RCC_APBRSTR1_USART5RST_Pos       (8U)
+#define RCC_APBRSTR1_USART5RST_Msk       (0x1UL << RCC_APBRSTR1_USART5RST_Pos) /*!< 0x00000100 */
+#define RCC_APBRSTR1_USART5RST           RCC_APBRSTR1_USART5RST_Msk
+#define RCC_APBRSTR1_USART6RST_Pos       (9U)
+#define RCC_APBRSTR1_USART6RST_Msk       (0x1UL << RCC_APBRSTR1_USART6RST_Pos) /*!< 0x00000200 */
+#define RCC_APBRSTR1_USART6RST           RCC_APBRSTR1_USART6RST_Msk
+#define RCC_APBRSTR1_USBRST_Pos          (13U)
+#define RCC_APBRSTR1_USBRST_Msk          (0x1UL << RCC_APBRSTR1_USBRST_Pos)    /*!< 0x00002000 */
+#define RCC_APBRSTR1_USBRST              RCC_APBRSTR1_USBRST_Msk
+#define RCC_APBRSTR1_SPI2RST_Pos         (14U)
+#define RCC_APBRSTR1_SPI2RST_Msk         (0x1UL << RCC_APBRSTR1_SPI2RST_Pos)   /*!< 0x00004000 */
+#define RCC_APBRSTR1_SPI2RST             RCC_APBRSTR1_SPI2RST_Msk
+#define RCC_APBRSTR1_SPI3RST_Pos         (15U)
+#define RCC_APBRSTR1_SPI3RST_Msk         (0x1UL << RCC_APBRSTR1_SPI3RST_Pos)   /*!< 0x00008000 */
+#define RCC_APBRSTR1_SPI3RST             RCC_APBRSTR1_SPI3RST_Msk
+#define RCC_APBRSTR1_USART2RST_Pos       (17U)
+#define RCC_APBRSTR1_USART2RST_Msk       (0x1UL << RCC_APBRSTR1_USART2RST_Pos) /*!< 0x00020000 */
+#define RCC_APBRSTR1_USART2RST           RCC_APBRSTR1_USART2RST_Msk
+#define RCC_APBRSTR1_USART3RST_Pos       (18U)
+#define RCC_APBRSTR1_USART3RST_Msk       (0x1UL << RCC_APBRSTR1_USART3RST_Pos) /*!< 0x00040000 */
+#define RCC_APBRSTR1_USART3RST           RCC_APBRSTR1_USART3RST_Msk
+#define RCC_APBRSTR1_USART4RST_Pos       (19U)
+#define RCC_APBRSTR1_USART4RST_Msk       (0x1UL << RCC_APBRSTR1_USART4RST_Pos) /*!< 0x00080000 */
+#define RCC_APBRSTR1_USART4RST           RCC_APBRSTR1_USART4RST_Msk
+#define RCC_APBRSTR1_I2C1RST_Pos         (21U)
+#define RCC_APBRSTR1_I2C1RST_Msk         (0x1UL << RCC_APBRSTR1_I2C1RST_Pos)    /*!< 0x00200000 */
+#define RCC_APBRSTR1_I2C1RST             RCC_APBRSTR1_I2C1RST_Msk
+#define RCC_APBRSTR1_I2C2RST_Pos         (22U)
+#define RCC_APBRSTR1_I2C2RST_Msk         (0x1UL << RCC_APBRSTR1_I2C2RST_Pos)    /*!< 0x00400000 */
+#define RCC_APBRSTR1_I2C2RST             RCC_APBRSTR1_I2C2RST_Msk
+#define RCC_APBRSTR1_I2C3RST_Pos         (23U)
+#define RCC_APBRSTR1_I2C3RST_Msk         (0x1UL << RCC_APBRSTR1_I2C3RST_Pos)    /*!< 0x00800000 */
+#define RCC_APBRSTR1_I2C3RST             RCC_APBRSTR1_I2C3RST_Msk
+#define RCC_APBRSTR1_DBGRST_Pos          (27U)
+#define RCC_APBRSTR1_DBGRST_Msk          (0x1UL << RCC_APBRSTR1_DBGRST_Pos)     /*!< 0x08000000 */
+#define RCC_APBRSTR1_DBGRST              RCC_APBRSTR1_DBGRST_Msk
+#define RCC_APBRSTR1_PWRRST_Pos          (28U)
+#define RCC_APBRSTR1_PWRRST_Msk          (0x1UL << RCC_APBRSTR1_PWRRST_Pos)     /*!< 0x10000000 */
+#define RCC_APBRSTR1_PWRRST              RCC_APBRSTR1_PWRRST_Msk
+
+/********************  Bit definition for RCC_APBRSTR2 register  **************/
+#define RCC_APBRSTR2_SYSCFGRST_Pos       (0U)
+#define RCC_APBRSTR2_SYSCFGRST_Msk       (0x1UL << RCC_APBRSTR2_SYSCFGRST_Pos)  /*!< 0x00000001 */
+#define RCC_APBRSTR2_SYSCFGRST           RCC_APBRSTR2_SYSCFGRST_Msk
+#define RCC_APBRSTR2_TIM1RST_Pos         (11U)
+#define RCC_APBRSTR2_TIM1RST_Msk         (0x1UL << RCC_APBRSTR2_TIM1RST_Pos)    /*!< 0x00000800 */
+#define RCC_APBRSTR2_TIM1RST             RCC_APBRSTR2_TIM1RST_Msk
+#define RCC_APBRSTR2_SPI1RST_Pos         (12U)
+#define RCC_APBRSTR2_SPI1RST_Msk         (0x1UL << RCC_APBRSTR2_SPI1RST_Pos)    /*!< 0x00001000 */
+#define RCC_APBRSTR2_SPI1RST             RCC_APBRSTR2_SPI1RST_Msk
+#define RCC_APBRSTR2_USART1RST_Pos       (14U)
+#define RCC_APBRSTR2_USART1RST_Msk       (0x1UL << RCC_APBRSTR2_USART1RST_Pos)  /*!< 0x00004000 */
+#define RCC_APBRSTR2_USART1RST           RCC_APBRSTR2_USART1RST_Msk
+#define RCC_APBRSTR2_TIM14RST_Pos        (15U)
+#define RCC_APBRSTR2_TIM14RST_Msk        (0x1UL << RCC_APBRSTR2_TIM14RST_Pos)   /*!< 0x00008000 */
+#define RCC_APBRSTR2_TIM14RST            RCC_APBRSTR2_TIM14RST_Msk
+#define RCC_APBRSTR2_TIM15RST_Pos        (16U)
+#define RCC_APBRSTR2_TIM15RST_Msk        (0x1UL << RCC_APBRSTR2_TIM15RST_Pos)   /*!< 0x00010000 */
+#define RCC_APBRSTR2_TIM15RST            RCC_APBRSTR2_TIM15RST_Msk
+#define RCC_APBRSTR2_TIM16RST_Pos        (17U)
+#define RCC_APBRSTR2_TIM16RST_Msk        (0x1UL << RCC_APBRSTR2_TIM16RST_Pos)   /*!< 0x00020000 */
+#define RCC_APBRSTR2_TIM16RST            RCC_APBRSTR2_TIM16RST_Msk
+#define RCC_APBRSTR2_TIM17RST_Pos        (18U)
+#define RCC_APBRSTR2_TIM17RST_Msk        (0x1UL << RCC_APBRSTR2_TIM17RST_Pos)   /*!< 0x00040000 */
+#define RCC_APBRSTR2_TIM17RST            RCC_APBRSTR2_TIM17RST_Msk
+#define RCC_APBRSTR2_ADCRST_Pos          (20U)
+#define RCC_APBRSTR2_ADCRST_Msk          (0x1UL << RCC_APBRSTR2_ADCRST_Pos)     /*!< 0x00100000 */
+#define RCC_APBRSTR2_ADCRST              RCC_APBRSTR2_ADCRST_Msk
+
+/********************  Bit definition for RCC_IOPENR register  ****************/
+#define RCC_IOPENR_GPIOAEN_Pos           (0U)
+#define RCC_IOPENR_GPIOAEN_Msk           (0x1UL << RCC_IOPENR_GPIOAEN_Pos)      /*!< 0x00000001 */
+#define RCC_IOPENR_GPIOAEN               RCC_IOPENR_GPIOAEN_Msk
+#define RCC_IOPENR_GPIOBEN_Pos           (1U)
+#define RCC_IOPENR_GPIOBEN_Msk           (0x1UL << RCC_IOPENR_GPIOBEN_Pos)      /*!< 0x00000002 */
+#define RCC_IOPENR_GPIOBEN               RCC_IOPENR_GPIOBEN_Msk
+#define RCC_IOPENR_GPIOCEN_Pos           (2U)
+#define RCC_IOPENR_GPIOCEN_Msk           (0x1UL << RCC_IOPENR_GPIOCEN_Pos)      /*!< 0x00000004 */
+#define RCC_IOPENR_GPIOCEN               RCC_IOPENR_GPIOCEN_Msk
+#define RCC_IOPENR_GPIODEN_Pos           (3U)
+#define RCC_IOPENR_GPIODEN_Msk           (0x1UL << RCC_IOPENR_GPIODEN_Pos)      /*!< 0x00000008 */
+#define RCC_IOPENR_GPIODEN               RCC_IOPENR_GPIODEN_Msk
+#define RCC_IOPENR_GPIOEEN_Pos           (4U)
+#define RCC_IOPENR_GPIOEEN_Msk           (0x1UL << RCC_IOPENR_GPIOEEN_Pos)      /*!< 0x00000010 */
+#define RCC_IOPENR_GPIOEEN               RCC_IOPENR_GPIOEEN_Msk
+#define RCC_IOPENR_GPIOFEN_Pos           (5U)
+#define RCC_IOPENR_GPIOFEN_Msk           (0x1UL << RCC_IOPENR_GPIOFEN_Pos)      /*!< 0x00000020 */
+#define RCC_IOPENR_GPIOFEN               RCC_IOPENR_GPIOFEN_Msk
+
+/********************  Bit definition for RCC_AHBENR register  ****************/
+#define RCC_AHBENR_DMA1EN_Pos            (0U)
+#define RCC_AHBENR_DMA1EN_Msk            (0x1UL << RCC_AHBENR_DMA1EN_Pos)       /*!< 0x00000001 */
+#define RCC_AHBENR_DMA1EN                RCC_AHBENR_DMA1EN_Msk
+#define RCC_AHBENR_DMA2EN_Pos            (1U)
+#define RCC_AHBENR_DMA2EN_Msk            (0x1UL << RCC_AHBENR_DMA2EN_Pos)       /*!< 0x00000002 */
+#define RCC_AHBENR_DMA2EN                RCC_AHBENR_DMA2EN_Msk
+#define RCC_AHBENR_FLASHEN_Pos           (8U)
+#define RCC_AHBENR_FLASHEN_Msk           (0x1UL << RCC_AHBENR_FLASHEN_Pos)      /*!< 0x00000100 */
+#define RCC_AHBENR_FLASHEN               RCC_AHBENR_FLASHEN_Msk
+#define RCC_AHBENR_CRCEN_Pos             (12U)
+#define RCC_AHBENR_CRCEN_Msk             (0x1UL << RCC_AHBENR_CRCEN_Pos)        /*!< 0x00001000 */
+#define RCC_AHBENR_CRCEN                 RCC_AHBENR_CRCEN_Msk
+
+/********************  Bit definition for RCC_APBENR1 register  ***************/
+#define RCC_APBENR1_TIM3EN_Pos           (1U)
+#define RCC_APBENR1_TIM3EN_Msk           (0x1UL << RCC_APBENR1_TIM3EN_Pos)      /*!< 0x00000002 */
+#define RCC_APBENR1_TIM3EN               RCC_APBENR1_TIM3EN_Msk
+#define RCC_APBENR1_TIM4EN_Pos           (2U)
+#define RCC_APBENR1_TIM4EN_Msk           (0x1UL << RCC_APBENR1_TIM4EN_Pos)      /*!< 0x00000004 */
+#define RCC_APBENR1_TIM4EN               RCC_APBENR1_TIM4EN_Msk
+#define RCC_APBENR1_TIM6EN_Pos           (4U)
+#define RCC_APBENR1_TIM6EN_Msk           (0x1UL << RCC_APBENR1_TIM6EN_Pos)      /*!< 0x00000010 */
+#define RCC_APBENR1_TIM6EN               RCC_APBENR1_TIM6EN_Msk
+#define RCC_APBENR1_TIM7EN_Pos           (5U)
+#define RCC_APBENR1_TIM7EN_Msk           (0x1UL << RCC_APBENR1_TIM7EN_Pos)      /*!< 0x00000020 */
+#define RCC_APBENR1_TIM7EN               RCC_APBENR1_TIM7EN_Msk
+#define RCC_APBENR1_USART5EN_Pos         (8U)
+#define RCC_APBENR1_USART5EN_Msk         (0x1UL << RCC_APBENR1_USART5EN_Pos)    /*!< 0x00000100 */
+#define RCC_APBENR1_USART5EN             RCC_APBENR1_USART5EN_Msk
+#define RCC_APBENR1_USART6EN_Pos         (9U)
+#define RCC_APBENR1_USART6EN_Msk         (0x1UL << RCC_APBENR1_USART6EN_Pos)    /*!< 0x00000200 */
+#define RCC_APBENR1_USART6EN             RCC_APBENR1_USART6EN_Msk
+#define RCC_APBENR1_RTCAPBEN_Pos         (10U)
+#define RCC_APBENR1_RTCAPBEN_Msk         (0x1UL << RCC_APBENR1_RTCAPBEN_Pos)    /*!< 0x00000400 */
+#define RCC_APBENR1_RTCAPBEN             RCC_APBENR1_RTCAPBEN_Msk
+#define RCC_APBENR1_WWDGEN_Pos           (11U)
+#define RCC_APBENR1_WWDGEN_Msk           (0x1UL << RCC_APBENR1_WWDGEN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR1_WWDGEN               RCC_APBENR1_WWDGEN_Msk
+#define RCC_APBENR1_USBEN_Pos            (13U)
+#define RCC_APBENR1_USBEN_Msk            (0x1UL << RCC_APBENR1_USBEN_Pos)       /*!< 0x00002000 */
+#define RCC_APBENR1_USBEN                RCC_APBENR1_USBEN_Msk
+#define RCC_APBENR1_SPI2EN_Pos           (14U)
+#define RCC_APBENR1_SPI2EN_Msk           (0x1UL << RCC_APBENR1_SPI2EN_Pos)      /*!< 0x00004000 */
+#define RCC_APBENR1_SPI2EN               RCC_APBENR1_SPI2EN_Msk
+#define RCC_APBENR1_SPI3EN_Pos           (15U)
+#define RCC_APBENR1_SPI3EN_Msk           (0x1UL << RCC_APBENR1_SPI3EN_Pos)      /*!< 0x00008000 */
+#define RCC_APBENR1_SPI3EN               RCC_APBENR1_SPI3EN_Msk
+#define RCC_APBENR1_USART2EN_Pos         (17U)
+#define RCC_APBENR1_USART2EN_Msk         (0x1UL << RCC_APBENR1_USART2EN_Pos)    /*!< 0x00020000 */
+#define RCC_APBENR1_USART2EN             RCC_APBENR1_USART2EN_Msk
+#define RCC_APBENR1_USART3EN_Pos         (18U)
+#define RCC_APBENR1_USART3EN_Msk         (0x1UL << RCC_APBENR1_USART3EN_Pos)    /*!< 0x00040000 */
+#define RCC_APBENR1_USART3EN             RCC_APBENR1_USART3EN_Msk
+#define RCC_APBENR1_USART4EN_Pos         (19U)
+#define RCC_APBENR1_USART4EN_Msk         (0x1UL << RCC_APBENR1_USART4EN_Pos)    /*!< 0x00080000 */
+#define RCC_APBENR1_USART4EN             RCC_APBENR1_USART4EN_Msk
+#define RCC_APBENR1_I2C1EN_Pos           (21U)
+#define RCC_APBENR1_I2C1EN_Msk           (0x1UL << RCC_APBENR1_I2C1EN_Pos)      /*!< 0x00200000 */
+#define RCC_APBENR1_I2C1EN               RCC_APBENR1_I2C1EN_Msk
+#define RCC_APBENR1_I2C2EN_Pos           (22U)
+#define RCC_APBENR1_I2C2EN_Msk           (0x1UL << RCC_APBENR1_I2C2EN_Pos)      /*!< 0x00400000 */
+#define RCC_APBENR1_I2C2EN               RCC_APBENR1_I2C2EN_Msk
+#define RCC_APBENR1_I2C3EN_Pos           (23U)
+#define RCC_APBENR1_I2C3EN_Msk           (0x1UL << RCC_APBENR1_I2C3EN_Pos)      /*!< 0x00800000 */
+#define RCC_APBENR1_I2C3EN               RCC_APBENR1_I2C3EN_Msk
+#define RCC_APBENR1_DBGEN_Pos            (27U)
+#define RCC_APBENR1_DBGEN_Msk            (0x1UL << RCC_APBENR1_DBGEN_Pos)       /*!< 0x08000000 */
+#define RCC_APBENR1_DBGEN                RCC_APBENR1_DBGEN_Msk
+#define RCC_APBENR1_PWREN_Pos            (28U)
+#define RCC_APBENR1_PWREN_Msk            (0x1UL << RCC_APBENR1_PWREN_Pos)       /*!< 0x10000000 */
+#define RCC_APBENR1_PWREN                RCC_APBENR1_PWREN_Msk
+
+/********************  Bit definition for RCC_APBENR2 register  **************/
+#define RCC_APBENR2_SYSCFGEN_Pos         (0U)
+#define RCC_APBENR2_SYSCFGEN_Msk         (0x1UL << RCC_APBENR2_SYSCFGEN_Pos)    /*!< 0x00000001 */
+#define RCC_APBENR2_SYSCFGEN             RCC_APBENR2_SYSCFGEN_Msk
+#define RCC_APBENR2_TIM1EN_Pos           (11U)
+#define RCC_APBENR2_TIM1EN_Msk           (0x1UL << RCC_APBENR2_TIM1EN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR2_TIM1EN               RCC_APBENR2_TIM1EN_Msk
+#define RCC_APBENR2_SPI1EN_Pos           (12U)
+#define RCC_APBENR2_SPI1EN_Msk           (0x1UL << RCC_APBENR2_SPI1EN_Pos)      /*!< 0x00001000 */
+#define RCC_APBENR2_SPI1EN               RCC_APBENR2_SPI1EN_Msk
+#define RCC_APBENR2_USART1EN_Pos         (14U)
+#define RCC_APBENR2_USART1EN_Msk         (0x1UL << RCC_APBENR2_USART1EN_Pos)    /*!< 0x00004000 */
+#define RCC_APBENR2_USART1EN             RCC_APBENR2_USART1EN_Msk
+#define RCC_APBENR2_TIM14EN_Pos          (15U)
+#define RCC_APBENR2_TIM14EN_Msk          (0x1UL << RCC_APBENR2_TIM14EN_Pos)     /*!< 0x00008000 */
+#define RCC_APBENR2_TIM14EN              RCC_APBENR2_TIM14EN_Msk
+#define RCC_APBENR2_TIM15EN_Pos          (16U)
+#define RCC_APBENR2_TIM15EN_Msk          (0x1UL << RCC_APBENR2_TIM15EN_Pos)     /*!< 0x00010000 */
+#define RCC_APBENR2_TIM15EN              RCC_APBENR2_TIM15EN_Msk
+#define RCC_APBENR2_TIM16EN_Pos          (17U)
+#define RCC_APBENR2_TIM16EN_Msk          (0x1UL << RCC_APBENR2_TIM16EN_Pos)     /*!< 0x00020000 */
+#define RCC_APBENR2_TIM16EN              RCC_APBENR2_TIM16EN_Msk
+#define RCC_APBENR2_TIM17EN_Pos          (18U)
+#define RCC_APBENR2_TIM17EN_Msk          (0x1UL << RCC_APBENR2_TIM17EN_Pos)     /*!< 0x00040000 */
+#define RCC_APBENR2_TIM17EN              RCC_APBENR2_TIM17EN_Msk
+#define RCC_APBENR2_ADCEN_Pos            (20U)
+#define RCC_APBENR2_ADCEN_Msk            (0x1UL << RCC_APBENR2_ADCEN_Pos)       /*!< 0x00100000 */
+#define RCC_APBENR2_ADCEN                RCC_APBENR2_ADCEN_Msk
+
+/********************  Bit definition for RCC_IOPSMENR register  *************/
+#define RCC_IOPSMENR_GPIOASMEN_Pos       (0U)
+#define RCC_IOPSMENR_GPIOASMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOASMEN_Pos)  /*!< 0x00000001 */
+#define RCC_IOPSMENR_GPIOASMEN           RCC_IOPSMENR_GPIOASMEN_Msk
+#define RCC_IOPSMENR_GPIOBSMEN_Pos       (1U)
+#define RCC_IOPSMENR_GPIOBSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOBSMEN_Pos)  /*!< 0x00000002 */
+#define RCC_IOPSMENR_GPIOBSMEN           RCC_IOPSMENR_GPIOBSMEN_Msk
+#define RCC_IOPSMENR_GPIOCSMEN_Pos       (2U)
+#define RCC_IOPSMENR_GPIOCSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOCSMEN_Pos)  /*!< 0x00000004 */
+#define RCC_IOPSMENR_GPIOCSMEN           RCC_IOPSMENR_GPIOCSMEN_Msk
+#define RCC_IOPSMENR_GPIODSMEN_Pos       (3U)
+#define RCC_IOPSMENR_GPIODSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIODSMEN_Pos)  /*!< 0x00000008 */
+#define RCC_IOPSMENR_GPIODSMEN           RCC_IOPSMENR_GPIODSMEN_Msk
+#define RCC_IOPSMENR_GPIOESMEN_Pos       (4U)
+#define RCC_IOPSMENR_GPIOESMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOESMEN_Pos)  /*!< 0x00000010 */
+#define RCC_IOPSMENR_GPIOESMEN           RCC_IOPSMENR_GPIOESMEN_Msk
+#define RCC_IOPSMENR_GPIOFSMEN_Pos       (5U)
+#define RCC_IOPSMENR_GPIOFSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOFSMEN_Pos)  /*!< 0x00000020 */
+#define RCC_IOPSMENR_GPIOFSMEN           RCC_IOPSMENR_GPIOFSMEN_Msk
+
+/********************  Bit definition for RCC_AHBSMENR register  *************/
+#define RCC_AHBSMENR_DMA1SMEN_Pos        (0U)
+#define RCC_AHBSMENR_DMA1SMEN_Msk        (0x1UL << RCC_AHBSMENR_DMA1SMEN_Pos)   /*!< 0x00000001 */
+#define RCC_AHBSMENR_DMA1SMEN            RCC_AHBSMENR_DMA1SMEN_Msk
+#define RCC_AHBSMENR_DMA2SMEN_Pos        (1U)
+#define RCC_AHBSMENR_DMA2SMEN_Msk        (0x1UL << RCC_AHBSMENR_DMA2SMEN_Pos)   /*!< 0x00000002 */
+#define RCC_AHBSMENR_DMA2SMEN            RCC_AHBSMENR_DMA2SMEN_Msk
+#define RCC_AHBSMENR_FLASHSMEN_Pos       (8U)
+#define RCC_AHBSMENR_FLASHSMEN_Msk       (0x1UL << RCC_AHBSMENR_FLASHSMEN_Pos)  /*!< 0x00000100 */
+#define RCC_AHBSMENR_FLASHSMEN           RCC_AHBSMENR_FLASHSMEN_Msk
+#define RCC_AHBSMENR_SRAMSMEN_Pos        (9U)
+#define RCC_AHBSMENR_SRAMSMEN_Msk        (0x1UL << RCC_AHBSMENR_SRAMSMEN_Pos)   /*!< 0x00000200 */
+#define RCC_AHBSMENR_SRAMSMEN            RCC_AHBSMENR_SRAMSMEN_Msk
+#define RCC_AHBSMENR_CRCSMEN_Pos         (12U)
+#define RCC_AHBSMENR_CRCSMEN_Msk         (0x1UL << RCC_AHBSMENR_CRCSMEN_Pos)    /*!< 0x00001000 */
+#define RCC_AHBSMENR_CRCSMEN             RCC_AHBSMENR_CRCSMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR1 register  *************/
+#define RCC_APBSMENR1_TIM3SMEN_Pos       (1U)
+#define RCC_APBSMENR1_TIM3SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM3SMEN_Pos)  /*!< 0x00000002 */
+#define RCC_APBSMENR1_TIM3SMEN           RCC_APBSMENR1_TIM3SMEN_Msk
+#define RCC_APBSMENR1_TIM4SMEN_Pos       (2U)
+#define RCC_APBSMENR1_TIM4SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM4SMEN_Pos)  /*!< 0x00000004 */
+#define RCC_APBSMENR1_TIM4SMEN           RCC_APBSMENR1_TIM4SMEN_Msk
+#define RCC_APBSMENR1_TIM6SMEN_Pos       (4U)
+#define RCC_APBSMENR1_TIM6SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM6SMEN_Pos)  /*!< 0x00000010 */
+#define RCC_APBSMENR1_TIM6SMEN           RCC_APBSMENR1_TIM6SMEN_Msk
+#define RCC_APBSMENR1_TIM7SMEN_Pos       (5U)
+#define RCC_APBSMENR1_TIM7SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM7SMEN_Pos)  /*!< 0x00000020 */
+#define RCC_APBSMENR1_TIM7SMEN           RCC_APBSMENR1_TIM7SMEN_Msk
+#define RCC_APBSMENR1_USART5SMEN_Pos     (8U)
+#define RCC_APBSMENR1_USART5SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART5SMEN_Pos) /*!< 0x00000100 */
+#define RCC_APBSMENR1_USART5SMEN         RCC_APBSMENR1_USART5SMEN_Msk
+#define RCC_APBSMENR1_USART6SMEN_Pos     (9U)
+#define RCC_APBSMENR1_USART6SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART6SMEN_Pos) /*!< 0x00000200 */
+#define RCC_APBSMENR1_USART6SMEN         RCC_APBSMENR1_USART6SMEN_Msk
+#define RCC_APBSMENR1_RTCAPBSMEN_Pos     (10U)
+#define RCC_APBSMENR1_RTCAPBSMEN_Msk     (0x1UL << RCC_APBSMENR1_RTCAPBSMEN_Pos) /*!< 0x00000400 */
+#define RCC_APBSMENR1_RTCAPBSMEN         RCC_APBSMENR1_RTCAPBSMEN_Msk
+#define RCC_APBSMENR1_WWDGSMEN_Pos       (11U)
+#define RCC_APBSMENR1_WWDGSMEN_Msk       (0x1UL << RCC_APBSMENR1_WWDGSMEN_Pos)   /*!< 0x00000800 */
+#define RCC_APBSMENR1_WWDGSMEN           RCC_APBSMENR1_WWDGSMEN_Msk
+#define RCC_APBSMENR1_USBSMEN_Pos        (13U)
+#define RCC_APBSMENR1_USBSMEN_Msk        (0x1UL << RCC_APBSMENR1_USBSMEN_Pos)    /*!< 0x00002000 */
+#define RCC_APBSMENR1_USBSMEN            RCC_APBSMENR1_USBSMEN_Msk
+#define RCC_APBSMENR1_SPI2SMEN_Pos       (14U)
+#define RCC_APBSMENR1_SPI2SMEN_Msk       (0x1UL << RCC_APBSMENR1_SPI2SMEN_Pos)   /*!< 0x00004000 */
+#define RCC_APBSMENR1_SPI2SMEN           RCC_APBSMENR1_SPI2SMEN_Msk
+#define RCC_APBSMENR1_SPI3SMEN_Pos       (15U)
+#define RCC_APBSMENR1_SPI3SMEN_Msk       (0x1UL << RCC_APBSMENR1_SPI3SMEN_Pos)   /*!< 0x00008000 */
+#define RCC_APBSMENR1_SPI3SMEN           RCC_APBSMENR1_SPI3SMEN_Msk
+#define RCC_APBSMENR1_USART2SMEN_Pos     (17U)
+#define RCC_APBSMENR1_USART2SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART2SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR1_USART2SMEN         RCC_APBSMENR1_USART2SMEN_Msk
+#define RCC_APBSMENR1_USART3SMEN_Pos     (18U)
+#define RCC_APBSMENR1_USART3SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART3SMEN_Pos) /*!< 0x00040000 */
+#define RCC_APBSMENR1_USART3SMEN         RCC_APBSMENR1_USART3SMEN_Msk
+#define RCC_APBSMENR1_USART4SMEN_Pos     (19U)
+#define RCC_APBSMENR1_USART4SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART4SMEN_Pos) /*!< 0x00080000 */
+#define RCC_APBSMENR1_USART4SMEN         RCC_APBSMENR1_USART4SMEN_Msk
+#define RCC_APBSMENR1_I2C1SMEN_Pos       (21U)
+#define RCC_APBSMENR1_I2C1SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C1SMEN_Pos)   /*!< 0x00200000 */
+#define RCC_APBSMENR1_I2C1SMEN           RCC_APBSMENR1_I2C1SMEN_Msk
+#define RCC_APBSMENR1_I2C2SMEN_Pos       (22U)
+#define RCC_APBSMENR1_I2C2SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C2SMEN_Pos)   /*!< 0x00400000 */
+#define RCC_APBSMENR1_I2C2SMEN           RCC_APBSMENR1_I2C2SMEN_Msk
+#define RCC_APBSMENR1_I2C3SMEN_Pos       (23U)
+#define RCC_APBSMENR1_I2C3SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C3SMEN_Pos)   /*!< 0x00800000 */
+#define RCC_APBSMENR1_I2C3SMEN           RCC_APBSMENR1_I2C3SMEN_Msk
+#define RCC_APBSMENR1_DBGSMEN_Pos        (27U)
+#define RCC_APBSMENR1_DBGSMEN_Msk        (0x1UL << RCC_APBSMENR1_DBGSMEN_Pos)    /*!< 0x08000000 */
+#define RCC_APBSMENR1_DBGSMEN            RCC_APBSMENR1_DBGSMEN_Msk
+#define RCC_APBSMENR1_PWRSMEN_Pos        (28U)
+#define RCC_APBSMENR1_PWRSMEN_Msk        (0x1UL << RCC_APBSMENR1_PWRSMEN_Pos)    /*!< 0x10000000 */
+#define RCC_APBSMENR1_PWRSMEN            RCC_APBSMENR1_PWRSMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR2 register  *************/
+#define RCC_APBSMENR2_SYSCFGSMEN_Pos     (0U)
+#define RCC_APBSMENR2_SYSCFGSMEN_Msk     (0x1UL << RCC_APBSMENR2_SYSCFGSMEN_Pos) /*!< 0x00000001 */
+#define RCC_APBSMENR2_SYSCFGSMEN         RCC_APBSMENR2_SYSCFGSMEN_Msk
+#define RCC_APBSMENR2_TIM1SMEN_Pos       (11U)
+#define RCC_APBSMENR2_TIM1SMEN_Msk       (0x1UL << RCC_APBSMENR2_TIM1SMEN_Pos)  /*!< 0x00000800 */
+#define RCC_APBSMENR2_TIM1SMEN           RCC_APBSMENR2_TIM1SMEN_Msk
+#define RCC_APBSMENR2_SPI1SMEN_Pos       (12U)
+#define RCC_APBSMENR2_SPI1SMEN_Msk       (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos)  /*!< 0x00001000 */
+#define RCC_APBSMENR2_SPI1SMEN           RCC_APBSMENR2_SPI1SMEN_Msk
+#define RCC_APBSMENR2_USART1SMEN_Pos     (14U)
+#define RCC_APBSMENR2_USART1SMEN_Msk     (0x1UL << RCC_APBSMENR2_USART1SMEN_Pos) /*!< 0x00004000 */
+#define RCC_APBSMENR2_USART1SMEN         RCC_APBSMENR2_USART1SMEN_Msk
+#define RCC_APBSMENR2_TIM14SMEN_Pos      (15U)
+#define RCC_APBSMENR2_TIM14SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM14SMEN_Pos) /*!< 0x00008000 */
+#define RCC_APBSMENR2_TIM14SMEN          RCC_APBSMENR2_TIM14SMEN_Msk
+#define RCC_APBSMENR2_TIM15SMEN_Pos      (16U)
+#define RCC_APBSMENR2_TIM15SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM15SMEN_Pos) /*!< 0x00010000 */
+#define RCC_APBSMENR2_TIM15SMEN          RCC_APBSMENR2_TIM15SMEN_Msk
+#define RCC_APBSMENR2_TIM16SMEN_Pos      (17U)
+#define RCC_APBSMENR2_TIM16SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM16SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR2_TIM16SMEN          RCC_APBSMENR2_TIM16SMEN_Msk
+#define RCC_APBSMENR2_TIM17SMEN_Pos      (18U)
+#define RCC_APBSMENR2_TIM17SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM17SMEN_Pos) /*!< 0x00040000 */
+#define RCC_APBSMENR2_TIM17SMEN          RCC_APBSMENR2_TIM17SMEN_Msk
+#define RCC_APBSMENR2_ADCSMEN_Pos        (20U)
+#define RCC_APBSMENR2_ADCSMEN_Msk        (0x1UL << RCC_APBSMENR2_ADCSMEN_Pos)   /*!< 0x00100000 */
+#define RCC_APBSMENR2_ADCSMEN            RCC_APBSMENR2_ADCSMEN_Msk
+
+/********************  Bit definition for RCC_CCIPR register  ******************/
+#define RCC_CCIPR_USART1SEL_Pos          (0U)
+#define RCC_CCIPR_USART1SEL_Msk          (0x3UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000003 */
+#define RCC_CCIPR_USART1SEL              RCC_CCIPR_USART1SEL_Msk
+#define RCC_CCIPR_USART1SEL_0            (0x1UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000001 */
+#define RCC_CCIPR_USART1SEL_1            (0x2UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000002 */
+
+#define RCC_CCIPR_USART2SEL_Pos          (2U)
+#define RCC_CCIPR_USART2SEL_Msk          (0x3UL << RCC_CCIPR_USART2SEL_Pos)     /*!< 0x0000000C */
+#define RCC_CCIPR_USART2SEL              RCC_CCIPR_USART2SEL_Msk
+#define RCC_CCIPR_USART2SEL_0            (0x1UL << RCC_CCIPR_USART2SEL_Pos)     /*!< 0x00000004 */
+#define RCC_CCIPR_USART2SEL_1            (0x2UL << RCC_CCIPR_USART2SEL_Pos)     /*!< 0x00000008 */
+
+#define RCC_CCIPR_USART3SEL_Pos          (4U)
+#define RCC_CCIPR_USART3SEL_Msk          (0x3UL << RCC_CCIPR_USART3SEL_Pos)     /*!< 0x00000030 */
+#define RCC_CCIPR_USART3SEL              RCC_CCIPR_USART3SEL_Msk
+#define RCC_CCIPR_USART3SEL_0            (0x1UL << RCC_CCIPR_USART3SEL_Pos)     /*!< 0x00000010 */
+#define RCC_CCIPR_USART3SEL_1            (0x2UL << RCC_CCIPR_USART3SEL_Pos)     /*!< 0x00000020 */
+
+
+#define RCC_CCIPR_I2C1SEL_Pos            (12U)
+#define RCC_CCIPR_I2C1SEL_Msk            (0x3UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00003000 */
+#define RCC_CCIPR_I2C1SEL                RCC_CCIPR_I2C1SEL_Msk
+#define RCC_CCIPR_I2C1SEL_0              (0x1UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00001000 */
+#define RCC_CCIPR_I2C1SEL_1              (0x2UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00002000 */
+
+#define RCC_CCIPR_I2C2SEL_Pos           (14U)
+#define RCC_CCIPR_I2C2SEL_Msk           (0x3UL << RCC_CCIPR_I2C2SEL_Pos)        /*!< 0x0000C000 */
+#define RCC_CCIPR_I2C2SEL               RCC_CCIPR_I2C2SEL_Msk
+#define RCC_CCIPR_I2C2SEL_0             (0x1UL << RCC_CCIPR_I2C2SEL_Pos)        /*!< 0x00004000 */
+#define RCC_CCIPR_I2C2SEL_1             (0x2UL << RCC_CCIPR_I2C2SEL_Pos)        /*!< 0x00008000 */
+
+
+
+
+#define RCC_CCIPR_ADCSEL_Pos             (30U)
+#define RCC_CCIPR_ADCSEL_Msk             (0x3UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0xC0000000 */
+#define RCC_CCIPR_ADCSEL                 RCC_CCIPR_ADCSEL_Msk
+#define RCC_CCIPR_ADCSEL_0               (0x1UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x40000000 */
+#define RCC_CCIPR_ADCSEL_1               (0x2UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_CCIPR2 register  ****************/
+#define RCC_CCIPR2_I2S1SEL_Pos            (0U)
+#define RCC_CCIPR2_I2S1SEL_Msk            (0x3UL << RCC_CCIPR2_I2S1SEL_Pos)     /*!< 0x00000003 */
+#define RCC_CCIPR2_I2S1SEL                RCC_CCIPR2_I2S1SEL_Msk
+#define RCC_CCIPR2_I2S1SEL_0              (0x1UL << RCC_CCIPR2_I2S1SEL_Pos)     /*!< 0x00000001 */
+#define RCC_CCIPR2_I2S1SEL_1              (0x2UL << RCC_CCIPR2_I2S1SEL_Pos)     /*!< 0x00000002 */
+#define RCC_CCIPR2_I2S2SEL_Pos            (2U)
+#define RCC_CCIPR2_I2S2SEL_Msk            (0x3UL << RCC_CCIPR2_I2S2SEL_Pos)     /*!< 0x0000000C */
+#define RCC_CCIPR2_I2S2SEL                RCC_CCIPR2_I2S2SEL_Msk
+#define RCC_CCIPR2_I2S2SEL_0              (0x1UL << RCC_CCIPR2_I2S2SEL_Pos)     /*!< 0x00000004 */
+#define RCC_CCIPR2_I2S2SEL_1              (0x2UL << RCC_CCIPR2_I2S2SEL_Pos)     /*!< 0x00000008 */
+#define RCC_CCIPR2_USBSEL_Pos             (12U)
+#define RCC_CCIPR2_USBSEL_Msk             (0x3UL << RCC_CCIPR2_USBSEL_Pos)     /*!< 0x00003000 */
+#define RCC_CCIPR2_USBSEL                 RCC_CCIPR2_USBSEL_Msk
+#define RCC_CCIPR2_USBSEL_0               (0x1UL << RCC_CCIPR2_USBSEL_Pos)      /*!< 0x00001000 */
+#define RCC_CCIPR2_USBSEL_1               (0x2UL << RCC_CCIPR2_USBSEL_Pos)      /*!< 0x00002000 */
+/********************  Bit definition for RCC_BDCR register  ******************/
+#define RCC_BDCR_LSEON_Pos               (0U)
+#define RCC_BDCR_LSEON_Msk               (0x1UL << RCC_BDCR_LSEON_Pos)          /*!< 0x00000001 */
+#define RCC_BDCR_LSEON                   RCC_BDCR_LSEON_Msk
+#define RCC_BDCR_LSERDY_Pos              (1U)
+#define RCC_BDCR_LSERDY_Msk              (0x1UL << RCC_BDCR_LSERDY_Pos)         /*!< 0x00000002 */
+#define RCC_BDCR_LSERDY                  RCC_BDCR_LSERDY_Msk
+#define RCC_BDCR_LSEBYP_Pos              (2U)
+#define RCC_BDCR_LSEBYP_Msk              (0x1UL << RCC_BDCR_LSEBYP_Pos)         /*!< 0x00000004 */
+#define RCC_BDCR_LSEBYP                  RCC_BDCR_LSEBYP_Msk
+
+#define RCC_BDCR_LSEDRV_Pos              (3U)
+#define RCC_BDCR_LSEDRV_Msk              (0x3UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000018 */
+#define RCC_BDCR_LSEDRV                  RCC_BDCR_LSEDRV_Msk
+#define RCC_BDCR_LSEDRV_0                (0x1UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000008 */
+#define RCC_BDCR_LSEDRV_1                (0x2UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000010 */
+
+#define RCC_BDCR_LSECSSON_Pos            (5U)
+#define RCC_BDCR_LSECSSON_Msk            (0x1UL << RCC_BDCR_LSECSSON_Pos)       /*!< 0x00000020 */
+#define RCC_BDCR_LSECSSON                RCC_BDCR_LSECSSON_Msk
+#define RCC_BDCR_LSECSSD_Pos             (6U)
+#define RCC_BDCR_LSECSSD_Msk             (0x1UL << RCC_BDCR_LSECSSD_Pos)        /*!< 0x00000040 */
+#define RCC_BDCR_LSECSSD                 RCC_BDCR_LSECSSD_Msk
+
+#define RCC_BDCR_RTCSEL_Pos              (8U)
+#define RCC_BDCR_RTCSEL_Msk              (0x3UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000300 */
+#define RCC_BDCR_RTCSEL                  RCC_BDCR_RTCSEL_Msk
+#define RCC_BDCR_RTCSEL_0                (0x1UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000100 */
+#define RCC_BDCR_RTCSEL_1                (0x2UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000200 */
+
+#define RCC_BDCR_RTCEN_Pos               (15U)
+#define RCC_BDCR_RTCEN_Msk               (0x1UL << RCC_BDCR_RTCEN_Pos)          /*!< 0x00008000 */
+#define RCC_BDCR_RTCEN                   RCC_BDCR_RTCEN_Msk
+#define RCC_BDCR_BDRST_Pos               (16U)
+#define RCC_BDCR_BDRST_Msk               (0x1UL << RCC_BDCR_BDRST_Pos)          /*!< 0x00010000 */
+#define RCC_BDCR_BDRST                   RCC_BDCR_BDRST_Msk
+
+#define RCC_BDCR_LSCOEN_Pos              (24U)
+#define RCC_BDCR_LSCOEN_Msk              (0x1UL << RCC_BDCR_LSCOEN_Pos)         /*!< 0x01000000 */
+#define RCC_BDCR_LSCOEN                  RCC_BDCR_LSCOEN_Msk
+#define RCC_BDCR_LSCOSEL_Pos             (25U)
+#define RCC_BDCR_LSCOSEL_Msk             (0x1UL << RCC_BDCR_LSCOSEL_Pos)        /*!< 0x02000000 */
+#define RCC_BDCR_LSCOSEL                 RCC_BDCR_LSCOSEL_Msk
+
+/********************  Bit definition for RCC_CSR register  *******************/
+#define RCC_CSR_LSION_Pos                (0U)
+#define RCC_CSR_LSION_Msk                (0x1UL << RCC_CSR_LSION_Pos)           /*!< 0x00000001 */
+#define RCC_CSR_LSION                    RCC_CSR_LSION_Msk
+#define RCC_CSR_LSIRDY_Pos               (1U)
+#define RCC_CSR_LSIRDY_Msk               (0x1UL << RCC_CSR_LSIRDY_Pos)          /*!< 0x00000002 */
+#define RCC_CSR_LSIRDY                   RCC_CSR_LSIRDY_Msk
+
+#define RCC_CSR_RMVF_Pos                 (23U)
+#define RCC_CSR_RMVF_Msk                 (0x1UL << RCC_CSR_RMVF_Pos)            /*!< 0x00800000 */
+#define RCC_CSR_RMVF                     RCC_CSR_RMVF_Msk
+#define RCC_CSR_OBLRSTF_Pos              (25U)
+#define RCC_CSR_OBLRSTF_Msk              (0x1UL << RCC_CSR_OBLRSTF_Pos)         /*!< 0x02000000 */
+#define RCC_CSR_OBLRSTF                  RCC_CSR_OBLRSTF_Msk
+#define RCC_CSR_PINRSTF_Pos              (26U)
+#define RCC_CSR_PINRSTF_Msk              (0x1UL << RCC_CSR_PINRSTF_Pos)         /*!< 0x04000000 */
+#define RCC_CSR_PINRSTF                  RCC_CSR_PINRSTF_Msk
+#define RCC_CSR_PWRRSTF_Pos              (27U)
+#define RCC_CSR_PWRRSTF_Msk              (0x1UL << RCC_CSR_PWRRSTF_Pos)         /*!< 0x08000000 */
+#define RCC_CSR_PWRRSTF                  RCC_CSR_PWRRSTF_Msk
+#define RCC_CSR_SFTRSTF_Pos              (28U)
+#define RCC_CSR_SFTRSTF_Msk              (0x1UL << RCC_CSR_SFTRSTF_Pos)         /*!< 0x10000000 */
+#define RCC_CSR_SFTRSTF                  RCC_CSR_SFTRSTF_Msk
+#define RCC_CSR_IWDGRSTF_Pos             (29U)
+#define RCC_CSR_IWDGRSTF_Msk             (0x1UL << RCC_CSR_IWDGRSTF_Pos)        /*!< 0x20000000 */
+#define RCC_CSR_IWDGRSTF                 RCC_CSR_IWDGRSTF_Msk
+#define RCC_CSR_WWDGRSTF_Pos             (30U)
+#define RCC_CSR_WWDGRSTF_Msk             (0x1UL << RCC_CSR_WWDGRSTF_Pos)        /*!< 0x40000000 */
+#define RCC_CSR_WWDGRSTF                 RCC_CSR_WWDGRSTF_Msk
+#define RCC_CSR_LPWRRSTF_Pos             (31U)
+#define RCC_CSR_LPWRRSTF_Msk             (0x1UL << RCC_CSR_LPWRRSTF_Pos)        /*!< 0x80000000 */
+#define RCC_CSR_LPWRRSTF                 RCC_CSR_LPWRRSTF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Real-Time Clock (RTC)                            */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions
+*/
+#define RTC_WAKEUP_SUPPORT
+#define RTC_BACKUP_SUPPORT
+#define RTC_TAMPER3_SUPPORT          /*!< TAMPER3 only available on some devices */
+
+/********************  Bits definition for RTC_TR register  *******************/
+#define RTC_TR_PM_Pos                (22U)
+#define RTC_TR_PM_Msk                (0x1UL << RTC_TR_PM_Pos)                   /*!< 0x00400000 */
+#define RTC_TR_PM                    RTC_TR_PM_Msk
+#define RTC_TR_HT_Pos                (20U)
+#define RTC_TR_HT_Msk                (0x3UL << RTC_TR_HT_Pos)                   /*!< 0x00300000 */
+#define RTC_TR_HT                    RTC_TR_HT_Msk
+#define RTC_TR_HT_0                  (0x1UL << RTC_TR_HT_Pos)                   /*!< 0x00100000 */
+#define RTC_TR_HT_1                  (0x2UL << RTC_TR_HT_Pos)                   /*!< 0x00200000 */
+#define RTC_TR_HU_Pos                (16U)
+#define RTC_TR_HU_Msk                (0xFUL << RTC_TR_HU_Pos)                   /*!< 0x000F0000 */
+#define RTC_TR_HU                    RTC_TR_HU_Msk
+#define RTC_TR_HU_0                  (0x1UL << RTC_TR_HU_Pos)                   /*!< 0x00010000 */
+#define RTC_TR_HU_1                  (0x2UL << RTC_TR_HU_Pos)                   /*!< 0x00020000 */
+#define RTC_TR_HU_2                  (0x4UL << RTC_TR_HU_Pos)                   /*!< 0x00040000 */
+#define RTC_TR_HU_3                  (0x8UL << RTC_TR_HU_Pos)                   /*!< 0x00080000 */
+#define RTC_TR_MNT_Pos               (12U)
+#define RTC_TR_MNT_Msk               (0x7UL << RTC_TR_MNT_Pos)                  /*!< 0x00007000 */
+#define RTC_TR_MNT                   RTC_TR_MNT_Msk
+#define RTC_TR_MNT_0                 (0x1UL << RTC_TR_MNT_Pos)                  /*!< 0x00001000 */
+#define RTC_TR_MNT_1                 (0x2UL << RTC_TR_MNT_Pos)                  /*!< 0x00002000 */
+#define RTC_TR_MNT_2                 (0x4UL << RTC_TR_MNT_Pos)                  /*!< 0x00004000 */
+#define RTC_TR_MNU_Pos               (8U)
+#define RTC_TR_MNU_Msk               (0xFUL << RTC_TR_MNU_Pos)                  /*!< 0x00000F00 */
+#define RTC_TR_MNU                   RTC_TR_MNU_Msk
+#define RTC_TR_MNU_0                 (0x1UL << RTC_TR_MNU_Pos)                  /*!< 0x00000100 */
+#define RTC_TR_MNU_1                 (0x2UL << RTC_TR_MNU_Pos)                  /*!< 0x00000200 */
+#define RTC_TR_MNU_2                 (0x4UL << RTC_TR_MNU_Pos)                  /*!< 0x00000400 */
+#define RTC_TR_MNU_3                 (0x8UL << RTC_TR_MNU_Pos)                  /*!< 0x00000800 */
+#define RTC_TR_ST_Pos                (4U)
+#define RTC_TR_ST_Msk                (0x7UL << RTC_TR_ST_Pos)                   /*!< 0x00000070 */
+#define RTC_TR_ST                    RTC_TR_ST_Msk
+#define RTC_TR_ST_0                  (0x1UL << RTC_TR_ST_Pos)                   /*!< 0x00000010 */
+#define RTC_TR_ST_1                  (0x2UL << RTC_TR_ST_Pos)                   /*!< 0x00000020 */
+#define RTC_TR_ST_2                  (0x4UL << RTC_TR_ST_Pos)                   /*!< 0x00000040 */
+#define RTC_TR_SU_Pos                (0U)
+#define RTC_TR_SU_Msk                (0xFUL << RTC_TR_SU_Pos)                   /*!< 0x0000000F */
+#define RTC_TR_SU                    RTC_TR_SU_Msk
+#define RTC_TR_SU_0                  (0x1UL << RTC_TR_SU_Pos)                   /*!< 0x00000001 */
+#define RTC_TR_SU_1                  (0x2UL << RTC_TR_SU_Pos)                   /*!< 0x00000002 */
+#define RTC_TR_SU_2                  (0x4UL << RTC_TR_SU_Pos)                   /*!< 0x00000004 */
+#define RTC_TR_SU_3                  (0x8UL << RTC_TR_SU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_DR register  *******************/
+#define RTC_DR_YT_Pos                (20U)
+#define RTC_DR_YT_Msk                (0xFUL << RTC_DR_YT_Pos)                   /*!< 0x00F00000 */
+#define RTC_DR_YT                    RTC_DR_YT_Msk
+#define RTC_DR_YT_0                  (0x1UL << RTC_DR_YT_Pos)                   /*!< 0x00100000 */
+#define RTC_DR_YT_1                  (0x2UL << RTC_DR_YT_Pos)                   /*!< 0x00200000 */
+#define RTC_DR_YT_2                  (0x4UL << RTC_DR_YT_Pos)                   /*!< 0x00400000 */
+#define RTC_DR_YT_3                  (0x8UL << RTC_DR_YT_Pos)                   /*!< 0x00800000 */
+#define RTC_DR_YU_Pos                (16U)
+#define RTC_DR_YU_Msk                (0xFUL << RTC_DR_YU_Pos)                   /*!< 0x000F0000 */
+#define RTC_DR_YU                    RTC_DR_YU_Msk
+#define RTC_DR_YU_0                  (0x1UL << RTC_DR_YU_Pos)                   /*!< 0x00010000 */
+#define RTC_DR_YU_1                  (0x2UL << RTC_DR_YU_Pos)                   /*!< 0x00020000 */
+#define RTC_DR_YU_2                  (0x4UL << RTC_DR_YU_Pos)                   /*!< 0x00040000 */
+#define RTC_DR_YU_3                  (0x8UL << RTC_DR_YU_Pos)                   /*!< 0x00080000 */
+#define RTC_DR_WDU_Pos               (13U)
+#define RTC_DR_WDU_Msk               (0x7UL << RTC_DR_WDU_Pos)                  /*!< 0x0000E000 */
+#define RTC_DR_WDU                   RTC_DR_WDU_Msk
+#define RTC_DR_WDU_0                 (0x1UL << RTC_DR_WDU_Pos)                  /*!< 0x00002000 */
+#define RTC_DR_WDU_1                 (0x2UL << RTC_DR_WDU_Pos)                  /*!< 0x00004000 */
+#define RTC_DR_WDU_2                 (0x4UL << RTC_DR_WDU_Pos)                  /*!< 0x00008000 */
+#define RTC_DR_MT_Pos                (12U)
+#define RTC_DR_MT_Msk                (0x1UL << RTC_DR_MT_Pos)                   /*!< 0x00001000 */
+#define RTC_DR_MT                    RTC_DR_MT_Msk
+#define RTC_DR_MU_Pos                (8U)
+#define RTC_DR_MU_Msk                (0xFUL << RTC_DR_MU_Pos)                   /*!< 0x00000F00 */
+#define RTC_DR_MU                    RTC_DR_MU_Msk
+#define RTC_DR_MU_0                  (0x1UL << RTC_DR_MU_Pos)                   /*!< 0x00000100 */
+#define RTC_DR_MU_1                  (0x2UL << RTC_DR_MU_Pos)                   /*!< 0x00000200 */
+#define RTC_DR_MU_2                  (0x4UL << RTC_DR_MU_Pos)                   /*!< 0x00000400 */
+#define RTC_DR_MU_3                  (0x8UL << RTC_DR_MU_Pos)                   /*!< 0x00000800 */
+#define RTC_DR_DT_Pos                (4U)
+#define RTC_DR_DT_Msk                (0x3UL << RTC_DR_DT_Pos)                   /*!< 0x00000030 */
+#define RTC_DR_DT                    RTC_DR_DT_Msk
+#define RTC_DR_DT_0                  (0x1UL << RTC_DR_DT_Pos)                   /*!< 0x00000010 */
+#define RTC_DR_DT_1                  (0x2UL << RTC_DR_DT_Pos)                   /*!< 0x00000020 */
+#define RTC_DR_DU_Pos                (0U)
+#define RTC_DR_DU_Msk                (0xFUL << RTC_DR_DU_Pos)                   /*!< 0x0000000F */
+#define RTC_DR_DU                    RTC_DR_DU_Msk
+#define RTC_DR_DU_0                  (0x1UL << RTC_DR_DU_Pos)                   /*!< 0x00000001 */
+#define RTC_DR_DU_1                  (0x2UL << RTC_DR_DU_Pos)                   /*!< 0x00000002 */
+#define RTC_DR_DU_2                  (0x4UL << RTC_DR_DU_Pos)                   /*!< 0x00000004 */
+#define RTC_DR_DU_3                  (0x8UL << RTC_DR_DU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_SSR register  ******************/
+#define RTC_SSR_SS_Pos               (0U)
+#define RTC_SSR_SS_Msk               (0xFFFFUL << RTC_SSR_SS_Pos)               /*!< 0x0000FFFF */
+#define RTC_SSR_SS                   RTC_SSR_SS_Msk
+
+/********************  Bits definition for RTC_ICSR register  ******************/
+#define RTC_ICSR_RECALPF_Pos         (16U)
+#define RTC_ICSR_RECALPF_Msk         (0x1UL << RTC_ICSR_RECALPF_Pos)            /*!< 0x00010000 */
+#define RTC_ICSR_RECALPF             RTC_ICSR_RECALPF_Msk
+#define RTC_ICSR_INIT_Pos            (7U)
+#define RTC_ICSR_INIT_Msk            (0x1UL << RTC_ICSR_INIT_Pos)               /*!< 0x00000080 */
+#define RTC_ICSR_INIT                RTC_ICSR_INIT_Msk
+#define RTC_ICSR_INITF_Pos           (6U)
+#define RTC_ICSR_INITF_Msk           (0x1UL << RTC_ICSR_INITF_Pos)              /*!< 0x00000040 */
+#define RTC_ICSR_INITF               RTC_ICSR_INITF_Msk
+#define RTC_ICSR_RSF_Pos             (5U)
+#define RTC_ICSR_RSF_Msk             (0x1UL << RTC_ICSR_RSF_Pos)                /*!< 0x00000020 */
+#define RTC_ICSR_RSF                 RTC_ICSR_RSF_Msk
+#define RTC_ICSR_INITS_Pos           (4U)
+#define RTC_ICSR_INITS_Msk           (0x1UL << RTC_ICSR_INITS_Pos)              /*!< 0x00000010 */
+#define RTC_ICSR_INITS               RTC_ICSR_INITS_Msk
+#define RTC_ICSR_SHPF_Pos            (3U)
+#define RTC_ICSR_SHPF_Msk            (0x1UL << RTC_ICSR_SHPF_Pos)               /*!< 0x00000008 */
+#define RTC_ICSR_SHPF                RTC_ICSR_SHPF_Msk
+#define RTC_ICSR_WUTWF_Pos           (2U)
+#define RTC_ICSR_WUTWF_Msk           (0x1UL << RTC_ICSR_WUTWF_Pos)              /*!< 0x00000004 */
+#define RTC_ICSR_WUTWF               RTC_ICSR_WUTWF_Msk                         /*!< Wakeup timer write flag > */
+#define RTC_ICSR_ALRBWF_Pos          (1U)
+#define RTC_ICSR_ALRBWF_Msk          (0x1UL << RTC_ICSR_ALRBWF_Pos)             /*!< 0x00000002 */
+#define RTC_ICSR_ALRBWF              RTC_ICSR_ALRBWF_Msk
+#define RTC_ICSR_ALRAWF_Pos          (0U)
+#define RTC_ICSR_ALRAWF_Msk          (0x1UL << RTC_ICSR_ALRAWF_Pos)             /*!< 0x00000001 */
+#define RTC_ICSR_ALRAWF              RTC_ICSR_ALRAWF_Msk
+
+/********************  Bits definition for RTC_PRER register  *****************/
+#define RTC_PRER_PREDIV_A_Pos        (16U)
+#define RTC_PRER_PREDIV_A_Msk        (0x7FUL << RTC_PRER_PREDIV_A_Pos)          /*!< 0x007F0000 */
+#define RTC_PRER_PREDIV_A            RTC_PRER_PREDIV_A_Msk
+#define RTC_PRER_PREDIV_S_Pos        (0U)
+#define RTC_PRER_PREDIV_S_Msk        (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00007FFF */
+#define RTC_PRER_PREDIV_S            RTC_PRER_PREDIV_S_Msk
+
+/********************  Bits definition for RTC_WUTR register  *****************/
+#define RTC_WUTR_WUT_Pos             (0U)
+#define RTC_WUTR_WUT_Msk             (0xFFFFUL << RTC_WUTR_WUT_Pos)            /*!< 0x0000FFFF */
+#define RTC_WUTR_WUT                 RTC_WUTR_WUT_Msk                          /*!< Wakeup auto-reload value bits > */
+
+/********************  Bits definition for RTC_CR register  *******************/
+#define RTC_CR_OUT2EN_Pos            (31U)
+#define RTC_CR_OUT2EN_Msk            (0x1UL << RTC_CR_OUT2EN_Pos)              /*!< 0x80000000 */
+#define RTC_CR_OUT2EN                RTC_CR_OUT2EN_Msk                         /*!< RTC_OUT2 output enable */
+#define RTC_CR_TAMPALRM_TYPE_Pos     (30U)
+#define RTC_CR_TAMPALRM_TYPE_Msk     (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos)       /*!< 0x40000000 */
+#define RTC_CR_TAMPALRM_TYPE         RTC_CR_TAMPALRM_TYPE_Msk                  /*!< TAMPALARM output type  */
+#define RTC_CR_TAMPALRM_PU_Pos       (29U)
+#define RTC_CR_TAMPALRM_PU_Msk       (0x1UL << RTC_CR_TAMPALRM_PU_Pos)         /*!< 0x20000000 */
+#define RTC_CR_TAMPALRM_PU           RTC_CR_TAMPALRM_PU_Msk                    /*!< TAMPALARM output pull-up config */
+#define RTC_CR_TAMPOE_Pos            (26U)
+#define RTC_CR_TAMPOE_Msk            (0x1UL << RTC_CR_TAMPOE_Pos)              /*!< 0x04000000 */
+#define RTC_CR_TAMPOE                RTC_CR_TAMPOE_Msk                         /*!< Tamper detection output enable on TAMPALARM  */
+#define RTC_CR_TAMPTS_Pos            (25U)
+#define RTC_CR_TAMPTS_Msk            (0x1UL << RTC_CR_TAMPTS_Pos)              /*!< 0x02000000 */
+#define RTC_CR_TAMPTS                RTC_CR_TAMPTS_Msk                         /*!< Activate timestamp on tamper detection event  */
+#define RTC_CR_ITSE_Pos              (24U)
+#define RTC_CR_ITSE_Msk              (0x1UL << RTC_CR_ITSE_Pos)                /*!< 0x01000000 */
+#define RTC_CR_ITSE                  RTC_CR_ITSE_Msk                           /*!< Timestamp on internal event enable  */
+#define RTC_CR_COE_Pos               (23U)
+#define RTC_CR_COE_Msk               (0x1UL << RTC_CR_COE_Pos)                 /*!< 0x00800000 */
+#define RTC_CR_COE                   RTC_CR_COE_Msk
+#define RTC_CR_OSEL_Pos              (21U)
+#define RTC_CR_OSEL_Msk              (0x3UL << RTC_CR_OSEL_Pos)                 /*!< 0x00600000 */
+#define RTC_CR_OSEL                  RTC_CR_OSEL_Msk
+#define RTC_CR_OSEL_0                (0x1UL << RTC_CR_OSEL_Pos)                 /*!< 0x00200000 */
+#define RTC_CR_OSEL_1                (0x2UL << RTC_CR_OSEL_Pos)                 /*!< 0x00400000 */
+#define RTC_CR_POL_Pos               (20U)
+#define RTC_CR_POL_Msk               (0x1UL << RTC_CR_POL_Pos)                  /*!< 0x00100000 */
+#define RTC_CR_POL                   RTC_CR_POL_Msk
+#define RTC_CR_COSEL_Pos             (19U)
+#define RTC_CR_COSEL_Msk             (0x1UL << RTC_CR_COSEL_Pos)                /*!< 0x00080000 */
+#define RTC_CR_COSEL                 RTC_CR_COSEL_Msk
+#define RTC_CR_BKP_Pos               (18U)
+#define RTC_CR_BKP_Msk               (0x1UL << RTC_CR_BKP_Pos)                  /*!< 0x00040000 */
+#define RTC_CR_BKP                   RTC_CR_BKP_Msk
+#define RTC_CR_SUB1H_Pos             (17U)
+#define RTC_CR_SUB1H_Msk             (0x1UL << RTC_CR_SUB1H_Pos)                /*!< 0x00020000 */
+#define RTC_CR_SUB1H                 RTC_CR_SUB1H_Msk
+#define RTC_CR_ADD1H_Pos             (16U)
+#define RTC_CR_ADD1H_Msk             (0x1UL << RTC_CR_ADD1H_Pos)                /*!< 0x00010000 */
+#define RTC_CR_ADD1H                 RTC_CR_ADD1H_Msk
+#define RTC_CR_TSIE_Pos              (15U)
+#define RTC_CR_TSIE_Msk              (0x1UL << RTC_CR_TSIE_Pos)                /*!< 0x00008000 */
+#define RTC_CR_TSIE                  RTC_CR_TSIE_Msk                           /*!< Timestamp interrupt enable > */
+#define RTC_CR_WUTIE_Pos             (14U)
+#define RTC_CR_WUTIE_Msk             (0x1UL << RTC_CR_WUTIE_Pos)               /*!< 0x00004000 */
+#define RTC_CR_WUTIE                 RTC_CR_WUTIE_Msk                          /*!< Wakeup timer interrupt enable > */
+#define RTC_CR_ALRBIE_Pos            (13U)
+#define RTC_CR_ALRBIE_Msk            (0x1UL << RTC_CR_ALRBIE_Pos)              /*!< 0x00002000 */
+#define RTC_CR_ALRBIE                RTC_CR_ALRBIE_Msk
+#define RTC_CR_ALRAIE_Pos            (12U)
+#define RTC_CR_ALRAIE_Msk            (0x1UL << RTC_CR_ALRAIE_Pos)              /*!< 0x00001000 */
+#define RTC_CR_ALRAIE                RTC_CR_ALRAIE_Msk
+#define RTC_CR_TSE_Pos               (11U)
+#define RTC_CR_TSE_Msk               (0x1UL << RTC_CR_TSE_Pos)                 /*!< 0x00000800 */
+#define RTC_CR_TSE                   RTC_CR_TSE_Msk                            /*!< timestamp enable > */
+#define RTC_CR_WUTE_Pos              (10U)
+#define RTC_CR_WUTE_Msk              (0x1UL << RTC_CR_WUTE_Pos)                /*!< 0x00000400 */
+#define RTC_CR_WUTE                  RTC_CR_WUTE_Msk                           /*!< Wakeup timer enable > */
+#define RTC_CR_ALRBE_Pos             (9U)
+#define RTC_CR_ALRBE_Msk             (0x1UL << RTC_CR_ALRBE_Pos)               /*!< 0x00000200 */
+#define RTC_CR_ALRBE                 RTC_CR_ALRBE_Msk
+#define RTC_CR_ALRAE_Pos             (8U)
+#define RTC_CR_ALRAE_Msk             (0x1UL << RTC_CR_ALRAE_Pos)                /*!< 0x00000100 */
+#define RTC_CR_ALRAE                 RTC_CR_ALRAE_Msk
+#define RTC_CR_FMT_Pos               (6U)
+#define RTC_CR_FMT_Msk               (0x1UL << RTC_CR_FMT_Pos)                  /*!< 0x00000040 */
+#define RTC_CR_FMT                   RTC_CR_FMT_Msk
+#define RTC_CR_BYPSHAD_Pos           (5U)
+#define RTC_CR_BYPSHAD_Msk           (0x1UL << RTC_CR_BYPSHAD_Pos)              /*!< 0x00000020 */
+#define RTC_CR_BYPSHAD               RTC_CR_BYPSHAD_Msk
+#define RTC_CR_REFCKON_Pos           (4U)
+#define RTC_CR_REFCKON_Msk           (0x1UL << RTC_CR_REFCKON_Pos)              /*!< 0x00000010 */
+#define RTC_CR_REFCKON               RTC_CR_REFCKON_Msk
+#define RTC_CR_TSEDGE_Pos            (3U)
+#define RTC_CR_TSEDGE_Msk            (0x1UL << RTC_CR_TSEDGE_Pos)              /*!< 0x00000008 */
+#define RTC_CR_TSEDGE                RTC_CR_TSEDGE_Msk                         /*!< Timestamp event active edge > */
+#define RTC_CR_WUCKSEL_Pos           (0U)
+#define RTC_CR_WUCKSEL_Msk           (0x7UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000007 */
+#define RTC_CR_WUCKSEL               RTC_CR_WUCKSEL_Msk                        /*!< Wakeup clock selection > */
+#define RTC_CR_WUCKSEL_0             (0x1UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000001 */
+#define RTC_CR_WUCKSEL_1             (0x2UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000002 */
+#define RTC_CR_WUCKSEL_2             (0x4UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000004 */
+
+/********************  Bits definition for RTC_WPR register  ******************/
+#define RTC_WPR_KEY_Pos              (0U)
+#define RTC_WPR_KEY_Msk              (0xFFUL << RTC_WPR_KEY_Pos)                /*!< 0x000000FF */
+#define RTC_WPR_KEY                  RTC_WPR_KEY_Msk
+
+/********************  Bits definition for RTC_CALR register  *****************/
+#define RTC_CALR_CALP_Pos            (15U)
+#define RTC_CALR_CALP_Msk            (0x1UL << RTC_CALR_CALP_Pos)               /*!< 0x00008000 */
+#define RTC_CALR_CALP                RTC_CALR_CALP_Msk
+#define RTC_CALR_CALW8_Pos           (14U)
+#define RTC_CALR_CALW8_Msk           (0x1UL << RTC_CALR_CALW8_Pos)              /*!< 0x00004000 */
+#define RTC_CALR_CALW8               RTC_CALR_CALW8_Msk
+#define RTC_CALR_CALW16_Pos          (13U)
+#define RTC_CALR_CALW16_Msk          (0x1UL << RTC_CALR_CALW16_Pos)             /*!< 0x00002000 */
+#define RTC_CALR_CALW16              RTC_CALR_CALW16_Msk
+#define RTC_CALR_CALM_Pos            (0U)
+#define RTC_CALR_CALM_Msk            (0x1FFUL << RTC_CALR_CALM_Pos)             /*!< 0x000001FF */
+#define RTC_CALR_CALM                RTC_CALR_CALM_Msk
+#define RTC_CALR_CALM_0              (0x001UL << RTC_CALR_CALM_Pos)             /*!< 0x00000001 */
+#define RTC_CALR_CALM_1              (0x002UL << RTC_CALR_CALM_Pos)             /*!< 0x00000002 */
+#define RTC_CALR_CALM_2              (0x004UL << RTC_CALR_CALM_Pos)             /*!< 0x00000004 */
+#define RTC_CALR_CALM_3              (0x008UL << RTC_CALR_CALM_Pos)             /*!< 0x00000008 */
+#define RTC_CALR_CALM_4              (0x010UL << RTC_CALR_CALM_Pos)             /*!< 0x00000010 */
+#define RTC_CALR_CALM_5              (0x020UL << RTC_CALR_CALM_Pos)             /*!< 0x00000020 */
+#define RTC_CALR_CALM_6              (0x040UL << RTC_CALR_CALM_Pos)             /*!< 0x00000040 */
+#define RTC_CALR_CALM_7              (0x080UL << RTC_CALR_CALM_Pos)             /*!< 0x00000080 */
+#define RTC_CALR_CALM_8              (0x100UL << RTC_CALR_CALM_Pos)             /*!< 0x00000100 */
+
+/********************  Bits definition for RTC_SHIFTR register  ***************/
+#define RTC_SHIFTR_SUBFS_Pos         (0U)
+#define RTC_SHIFTR_SUBFS_Msk         (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00007FFF */
+#define RTC_SHIFTR_SUBFS             RTC_SHIFTR_SUBFS_Msk
+#define RTC_SHIFTR_ADD1S_Pos         (31U)
+#define RTC_SHIFTR_ADD1S_Msk         (0x1UL << RTC_SHIFTR_ADD1S_Pos)            /*!< 0x80000000 */
+#define RTC_SHIFTR_ADD1S             RTC_SHIFTR_ADD1S_Msk
+
+/********************  Bits definition for RTC_TSTR register  *****************/
+#define RTC_TSTR_PM_Pos              (22U)
+#define RTC_TSTR_PM_Msk              (0x1UL << RTC_TSTR_PM_Pos)                /*!< 0x00400000 */
+#define RTC_TSTR_PM                  RTC_TSTR_PM_Msk                           /*!< AM-PM notation > */
+#define RTC_TSTR_HT_Pos              (20U)
+#define RTC_TSTR_HT_Msk              (0x3UL << RTC_TSTR_HT_Pos)                /*!< 0x00300000 */
+#define RTC_TSTR_HT                  RTC_TSTR_HT_Msk
+#define RTC_TSTR_HT_0                (0x1UL << RTC_TSTR_HT_Pos)                /*!< 0x00100000 */
+#define RTC_TSTR_HT_1                (0x2UL << RTC_TSTR_HT_Pos)                /*!< 0x00200000 */
+#define RTC_TSTR_HU_Pos              (16U)
+#define RTC_TSTR_HU_Msk              (0xFUL << RTC_TSTR_HU_Pos)                /*!< 0x000F0000 */
+#define RTC_TSTR_HU                  RTC_TSTR_HU_Msk
+#define RTC_TSTR_HU_0                (0x1UL << RTC_TSTR_HU_Pos)                /*!< 0x00010000 */
+#define RTC_TSTR_HU_1                (0x2UL << RTC_TSTR_HU_Pos)                /*!< 0x00020000 */
+#define RTC_TSTR_HU_2                (0x4UL << RTC_TSTR_HU_Pos)                /*!< 0x00040000 */
+#define RTC_TSTR_HU_3                (0x8UL << RTC_TSTR_HU_Pos)                /*!< 0x00080000 */
+#define RTC_TSTR_MNT_Pos             (12U)
+#define RTC_TSTR_MNT_Msk             (0x7UL << RTC_TSTR_MNT_Pos)               /*!< 0x00007000 */
+#define RTC_TSTR_MNT                 RTC_TSTR_MNT_Msk
+#define RTC_TSTR_MNT_0               (0x1UL << RTC_TSTR_MNT_Pos)               /*!< 0x00001000 */
+#define RTC_TSTR_MNT_1               (0x2UL << RTC_TSTR_MNT_Pos)               /*!< 0x00002000 */
+#define RTC_TSTR_MNT_2               (0x4UL << RTC_TSTR_MNT_Pos)                /*!< 0x00004000 */
+#define RTC_TSTR_MNU_Pos             (8U)
+#define RTC_TSTR_MNU_Msk             (0xFUL << RTC_TSTR_MNU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSTR_MNU                 RTC_TSTR_MNU_Msk
+#define RTC_TSTR_MNU_0               (0x1UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000100 */
+#define RTC_TSTR_MNU_1               (0x2UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000200 */
+#define RTC_TSTR_MNU_2               (0x4UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000400 */
+#define RTC_TSTR_MNU_3               (0x8UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000800 */
+#define RTC_TSTR_ST_Pos              (4U)
+#define RTC_TSTR_ST_Msk              (0x7UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000070 */
+#define RTC_TSTR_ST                  RTC_TSTR_ST_Msk
+#define RTC_TSTR_ST_0                (0x1UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000010 */
+#define RTC_TSTR_ST_1                (0x2UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000020 */
+#define RTC_TSTR_ST_2                (0x4UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000040 */
+#define RTC_TSTR_SU_Pos              (0U)
+#define RTC_TSTR_SU_Msk              (0xFUL << RTC_TSTR_SU_Pos)                 /*!< 0x0000000F */
+#define RTC_TSTR_SU                  RTC_TSTR_SU_Msk
+#define RTC_TSTR_SU_0                (0x1UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000001 */
+#define RTC_TSTR_SU_1                (0x2UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000002 */
+#define RTC_TSTR_SU_2                (0x4UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000004 */
+#define RTC_TSTR_SU_3                (0x8UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSDR register  *****************/
+#define RTC_TSDR_WDU_Pos             (13U)
+#define RTC_TSDR_WDU_Msk             (0x7UL << RTC_TSDR_WDU_Pos)               /*!< 0x0000E000 */
+#define RTC_TSDR_WDU                 RTC_TSDR_WDU_Msk                          /*!< Week day units > */
+#define RTC_TSDR_WDU_0               (0x1UL << RTC_TSDR_WDU_Pos)               /*!< 0x00002000 */
+#define RTC_TSDR_WDU_1               (0x2UL << RTC_TSDR_WDU_Pos)               /*!< 0x00004000 */
+#define RTC_TSDR_WDU_2               (0x4UL << RTC_TSDR_WDU_Pos)               /*!< 0x00008000 */
+#define RTC_TSDR_MT_Pos              (12U)
+#define RTC_TSDR_MT_Msk              (0x1UL << RTC_TSDR_MT_Pos)                /*!< 0x00001000 */
+#define RTC_TSDR_MT                  RTC_TSDR_MT_Msk
+#define RTC_TSDR_MU_Pos              (8U)
+#define RTC_TSDR_MU_Msk              (0xFUL << RTC_TSDR_MU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSDR_MU                  RTC_TSDR_MU_Msk
+#define RTC_TSDR_MU_0                (0x1UL << RTC_TSDR_MU_Pos)                /*!< 0x00000100 */
+#define RTC_TSDR_MU_1                (0x2UL << RTC_TSDR_MU_Pos)                /*!< 0x00000200 */
+#define RTC_TSDR_MU_2                (0x4UL << RTC_TSDR_MU_Pos)                /*!< 0x00000400 */
+#define RTC_TSDR_MU_3                (0x8UL << RTC_TSDR_MU_Pos)                /*!< 0x00000800 */
+#define RTC_TSDR_DT_Pos              (4U)
+#define RTC_TSDR_DT_Msk              (0x3UL << RTC_TSDR_DT_Pos)                /*!< 0x00000030 */
+#define RTC_TSDR_DT                  RTC_TSDR_DT_Msk
+#define RTC_TSDR_DT_0                (0x1UL << RTC_TSDR_DT_Pos)                /*!< 0x00000010 */
+#define RTC_TSDR_DT_1                (0x2UL << RTC_TSDR_DT_Pos)                /*!< 0x00000020 */
+#define RTC_TSDR_DU_Pos              (0U)
+#define RTC_TSDR_DU_Msk              (0xFUL << RTC_TSDR_DU_Pos)                /*!< 0x0000000F */
+#define RTC_TSDR_DU                  RTC_TSDR_DU_Msk
+#define RTC_TSDR_DU_0                (0x1UL << RTC_TSDR_DU_Pos)                /*!< 0x00000001 */
+#define RTC_TSDR_DU_1                (0x2UL << RTC_TSDR_DU_Pos)                /*!< 0x00000002 */
+#define RTC_TSDR_DU_2                (0x4UL << RTC_TSDR_DU_Pos)                /*!< 0x00000004 */
+#define RTC_TSDR_DU_3                (0x8UL << RTC_TSDR_DU_Pos)                /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSSSR register  ****************/
+#define RTC_TSSSR_SS_Pos             (0U)
+#define RTC_TSSSR_SS_Msk             (0xFFFFUL << RTC_TSSSR_SS_Pos)            /*!< 0x0000FFFF */
+#define RTC_TSSSR_SS                 RTC_TSSSR_SS_Msk                          /*!< Sub second value > */
+
+/********************  Bits definition for RTC_ALRMAR register  ***************/
+#define RTC_ALRMAR_MSK4_Pos          (31U)
+#define RTC_ALRMAR_MSK4_Msk          (0x1UL << RTC_ALRMAR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMAR_MSK4              RTC_ALRMAR_MSK4_Msk
+#define RTC_ALRMAR_WDSEL_Pos         (30U)
+#define RTC_ALRMAR_WDSEL_Msk         (0x1UL << RTC_ALRMAR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMAR_WDSEL             RTC_ALRMAR_WDSEL_Msk
+#define RTC_ALRMAR_DT_Pos            (28U)
+#define RTC_ALRMAR_DT_Msk            (0x3UL << RTC_ALRMAR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMAR_DT                RTC_ALRMAR_DT_Msk
+#define RTC_ALRMAR_DT_0              (0x1UL << RTC_ALRMAR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMAR_DT_1              (0x2UL << RTC_ALRMAR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMAR_DU_Pos            (24U)
+#define RTC_ALRMAR_DU_Msk            (0xFUL << RTC_ALRMAR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMAR_DU                RTC_ALRMAR_DU_Msk
+#define RTC_ALRMAR_DU_0              (0x1UL << RTC_ALRMAR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMAR_DU_1              (0x2UL << RTC_ALRMAR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMAR_DU_2              (0x4UL << RTC_ALRMAR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMAR_DU_3              (0x8UL << RTC_ALRMAR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMAR_MSK3_Pos          (23U)
+#define RTC_ALRMAR_MSK3_Msk          (0x1UL << RTC_ALRMAR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMAR_MSK3              RTC_ALRMAR_MSK3_Msk
+#define RTC_ALRMAR_PM_Pos            (22U)
+#define RTC_ALRMAR_PM_Msk            (0x1UL << RTC_ALRMAR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMAR_PM                RTC_ALRMAR_PM_Msk
+#define RTC_ALRMAR_HT_Pos            (20U)
+#define RTC_ALRMAR_HT_Msk            (0x3UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMAR_HT                RTC_ALRMAR_HT_Msk
+#define RTC_ALRMAR_HT_0              (0x1UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMAR_HT_1              (0x2UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMAR_HU_Pos            (16U)
+#define RTC_ALRMAR_HU_Msk            (0xFUL << RTC_ALRMAR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMAR_HU                RTC_ALRMAR_HU_Msk
+#define RTC_ALRMAR_HU_0              (0x1UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMAR_HU_1              (0x2UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMAR_HU_2              (0x4UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMAR_HU_3              (0x8UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMAR_MSK2_Pos          (15U)
+#define RTC_ALRMAR_MSK2_Msk          (0x1UL << RTC_ALRMAR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMAR_MSK2              RTC_ALRMAR_MSK2_Msk
+#define RTC_ALRMAR_MNT_Pos           (12U)
+#define RTC_ALRMAR_MNT_Msk           (0x7UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMAR_MNT               RTC_ALRMAR_MNT_Msk
+#define RTC_ALRMAR_MNT_0             (0x1UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMAR_MNT_1             (0x2UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMAR_MNT_2             (0x4UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMAR_MNU_Pos           (8U)
+#define RTC_ALRMAR_MNU_Msk           (0xFUL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMAR_MNU               RTC_ALRMAR_MNU_Msk
+#define RTC_ALRMAR_MNU_0             (0x1UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMAR_MNU_1             (0x2UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMAR_MNU_2             (0x4UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMAR_MNU_3             (0x8UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMAR_MSK1_Pos          (7U)
+#define RTC_ALRMAR_MSK1_Msk          (0x1UL << RTC_ALRMAR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMAR_MSK1              RTC_ALRMAR_MSK1_Msk
+#define RTC_ALRMAR_ST_Pos            (4U)
+#define RTC_ALRMAR_ST_Msk            (0x7UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMAR_ST                RTC_ALRMAR_ST_Msk
+#define RTC_ALRMAR_ST_0              (0x1UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMAR_ST_1              (0x2UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMAR_ST_2              (0x4UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMAR_SU_Pos            (0U)
+#define RTC_ALRMAR_SU_Msk            (0xFUL << RTC_ALRMAR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMAR_SU                RTC_ALRMAR_SU_Msk
+#define RTC_ALRMAR_SU_0              (0x1UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMAR_SU_1              (0x2UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMAR_SU_2              (0x4UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMAR_SU_3              (0x8UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMASSR_MASKSS_Pos      (24U)
+#define RTC_ALRMASSR_MASKSS_Msk      (0xFUL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMASSR_MASKSS          RTC_ALRMASSR_MASKSS_Msk
+#define RTC_ALRMASSR_MASKSS_0        (0x1UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMASSR_MASKSS_1        (0x2UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMASSR_MASKSS_2        (0x4UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMASSR_MASKSS_3        (0x8UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMASSR_SS_Pos          (0U)
+#define RTC_ALRMASSR_SS_Msk          (0x7FFFUL << RTC_ALRMASSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMASSR_SS              RTC_ALRMASSR_SS_Msk
+
+/********************  Bits definition for RTC_ALRMBR register  ***************/
+#define RTC_ALRMBR_MSK4_Pos          (31U)
+#define RTC_ALRMBR_MSK4_Msk          (0x1UL << RTC_ALRMBR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMBR_MSK4              RTC_ALRMBR_MSK4_Msk
+#define RTC_ALRMBR_WDSEL_Pos         (30U)
+#define RTC_ALRMBR_WDSEL_Msk         (0x1UL << RTC_ALRMBR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMBR_WDSEL             RTC_ALRMBR_WDSEL_Msk
+#define RTC_ALRMBR_DT_Pos            (28U)
+#define RTC_ALRMBR_DT_Msk            (0x3UL << RTC_ALRMBR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMBR_DT                RTC_ALRMBR_DT_Msk
+#define RTC_ALRMBR_DT_0              (0x1UL << RTC_ALRMBR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMBR_DT_1              (0x2UL << RTC_ALRMBR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMBR_DU_Pos            (24U)
+#define RTC_ALRMBR_DU_Msk            (0xFUL << RTC_ALRMBR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMBR_DU                RTC_ALRMBR_DU_Msk
+#define RTC_ALRMBR_DU_0              (0x1UL << RTC_ALRMBR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMBR_DU_1              (0x2UL << RTC_ALRMBR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMBR_DU_2              (0x4UL << RTC_ALRMBR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMBR_DU_3              (0x8UL << RTC_ALRMBR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMBR_MSK3_Pos          (23U)
+#define RTC_ALRMBR_MSK3_Msk          (0x1UL << RTC_ALRMBR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMBR_MSK3              RTC_ALRMBR_MSK3_Msk
+#define RTC_ALRMBR_PM_Pos            (22U)
+#define RTC_ALRMBR_PM_Msk            (0x1UL << RTC_ALRMBR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMBR_PM                RTC_ALRMBR_PM_Msk
+#define RTC_ALRMBR_HT_Pos            (20U)
+#define RTC_ALRMBR_HT_Msk            (0x3UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMBR_HT                RTC_ALRMBR_HT_Msk
+#define RTC_ALRMBR_HT_0              (0x1UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMBR_HT_1              (0x2UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMBR_HU_Pos            (16U)
+#define RTC_ALRMBR_HU_Msk            (0xFUL << RTC_ALRMBR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMBR_HU                RTC_ALRMBR_HU_Msk
+#define RTC_ALRMBR_HU_0              (0x1UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMBR_HU_1              (0x2UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMBR_HU_2              (0x4UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMBR_HU_3              (0x8UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMBR_MSK2_Pos          (15U)
+#define RTC_ALRMBR_MSK2_Msk          (0x1UL << RTC_ALRMBR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMBR_MSK2              RTC_ALRMBR_MSK2_Msk
+#define RTC_ALRMBR_MNT_Pos           (12U)
+#define RTC_ALRMBR_MNT_Msk           (0x7UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMBR_MNT               RTC_ALRMBR_MNT_Msk
+#define RTC_ALRMBR_MNT_0             (0x1UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMBR_MNT_1             (0x2UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMBR_MNT_2             (0x4UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMBR_MNU_Pos           (8U)
+#define RTC_ALRMBR_MNU_Msk           (0xFUL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMBR_MNU               RTC_ALRMBR_MNU_Msk
+#define RTC_ALRMBR_MNU_0             (0x1UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMBR_MNU_1             (0x2UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMBR_MNU_2             (0x4UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMBR_MNU_3             (0x8UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMBR_MSK1_Pos          (7U)
+#define RTC_ALRMBR_MSK1_Msk          (0x1UL << RTC_ALRMBR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMBR_MSK1              RTC_ALRMBR_MSK1_Msk
+#define RTC_ALRMBR_ST_Pos            (4U)
+#define RTC_ALRMBR_ST_Msk            (0x7UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMBR_ST                RTC_ALRMBR_ST_Msk
+#define RTC_ALRMBR_ST_0              (0x1UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMBR_ST_1              (0x2UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMBR_ST_2              (0x4UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMBR_SU_Pos            (0U)
+#define RTC_ALRMBR_SU_Msk            (0xFUL << RTC_ALRMBR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMBR_SU                RTC_ALRMBR_SU_Msk
+#define RTC_ALRMBR_SU_0              (0x1UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMBR_SU_1              (0x2UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMBR_SU_2              (0x4UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMBR_SU_3              (0x8UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMBSSR_MASKSS_Pos      (24U)
+#define RTC_ALRMBSSR_MASKSS_Msk      (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMBSSR_MASKSS          RTC_ALRMBSSR_MASKSS_Msk
+#define RTC_ALRMBSSR_MASKSS_0        (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMBSSR_MASKSS_1        (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMBSSR_MASKSS_2        (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMBSSR_MASKSS_3        (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMBSSR_SS_Pos          (0U)
+#define RTC_ALRMBSSR_SS_Msk          (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMBSSR_SS              RTC_ALRMBSSR_SS_Msk
+
+/********************  Bits definition for RTC_SR register  *******************/
+#define RTC_SR_ITSF_Pos              (5U)
+#define RTC_SR_ITSF_Msk              (0x1UL << RTC_SR_ITSF_Pos)                /*!< 0x00000020 */
+#define RTC_SR_ITSF                  RTC_SR_ITSF_Msk
+#define RTC_SR_TSOVF_Pos             (4U)
+#define RTC_SR_TSOVF_Msk             (0x1UL << RTC_SR_TSOVF_Pos)               /*!< 0x00000010 */
+#define RTC_SR_TSOVF                 RTC_SR_TSOVF_Msk                          /*!< Timestamp overflow flag > */
+#define RTC_SR_TSF_Pos               (3U)
+#define RTC_SR_TSF_Msk               (0x1UL << RTC_SR_TSF_Pos)                 /*!< 0x00000008 */
+#define RTC_SR_TSF                   RTC_SR_TSF_Msk                            /*!< Timestamp flag > */
+#define RTC_SR_WUTF_Pos              (2U)
+#define RTC_SR_WUTF_Msk              (0x1UL << RTC_SR_WUTF_Pos)                /*!< 0x00000004 */
+#define RTC_SR_WUTF                  RTC_SR_WUTF_Msk                           /*!< Wakeup timer flag > */
+#define RTC_SR_ALRBF_Pos             (1U)
+#define RTC_SR_ALRBF_Msk             (0x1UL << RTC_SR_ALRBF_Pos)               /*!< 0x00000002 */
+#define RTC_SR_ALRBF                 RTC_SR_ALRBF_Msk
+#define RTC_SR_ALRAF_Pos             (0U)
+#define RTC_SR_ALRAF_Msk             (0x1UL << RTC_SR_ALRAF_Pos)               /*!< 0x00000001 */
+#define RTC_SR_ALRAF                 RTC_SR_ALRAF_Msk
+
+/********************  Bits definition for RTC_MISR register  *****************/
+#define RTC_MISR_ITSMF_Pos           (5U)
+#define RTC_MISR_ITSMF_Msk           (0x1UL << RTC_MISR_ITSMF_Pos)             /*!< 0x00000020 */
+#define RTC_MISR_ITSMF               RTC_MISR_ITSMF_Msk
+#define RTC_MISR_TSOVMF_Pos          (4U)
+#define RTC_MISR_TSOVMF_Msk          (0x1UL << RTC_MISR_TSOVMF_Pos)            /*!< 0x00000010 */
+#define RTC_MISR_TSOVMF              RTC_MISR_TSOVMF_Msk                       /*!< Timestamp overflow masked flag > */
+#define RTC_MISR_TSMF_Pos            (3U)
+#define RTC_MISR_TSMF_Msk            (0x1UL << RTC_MISR_TSMF_Pos)              /*!< 0x00000008 */
+#define RTC_MISR_TSMF                RTC_MISR_TSMF_Msk                         /*!< Timestamp masked flag > */
+#define RTC_MISR_WUTMF_Pos           (2U)
+#define RTC_MISR_WUTMF_Msk           (0x1UL << RTC_MISR_WUTMF_Pos)             /*!< 0x00000004 */
+#define RTC_MISR_WUTMF               RTC_MISR_WUTMF_Msk                        /*!< Wakeup timer masked flag > */
+#define RTC_MISR_ALRBMF_Pos          (1U)
+#define RTC_MISR_ALRBMF_Msk          (0x1UL << RTC_MISR_ALRBMF_Pos)            /*!< 0x00000002 */
+#define RTC_MISR_ALRBMF              RTC_MISR_ALRBMF_Msk
+#define RTC_MISR_ALRAMF_Pos          (0U)
+#define RTC_MISR_ALRAMF_Msk          (0x1UL << RTC_MISR_ALRAMF_Pos)            /*!< 0x00000001 */
+#define RTC_MISR_ALRAMF              RTC_MISR_ALRAMF_Msk
+
+/********************  Bits definition for RTC_SCR register  ******************/
+#define RTC_SCR_CITSF_Pos            (5U)
+#define RTC_SCR_CITSF_Msk            (0x1UL << RTC_SCR_CITSF_Pos)              /*!< 0x00000020 */
+#define RTC_SCR_CITSF                RTC_SCR_CITSF_Msk
+#define RTC_SCR_CTSOVF_Pos           (4U)
+#define RTC_SCR_CTSOVF_Msk           (0x1UL << RTC_SCR_CTSOVF_Pos)             /*!< 0x00000010 */
+#define RTC_SCR_CTSOVF               RTC_SCR_CTSOVF_Msk                        /*!< Clear timestamp overflow flag > */
+#define RTC_SCR_CTSF_Pos             (3U)
+#define RTC_SCR_CTSF_Msk             (0x1UL << RTC_SCR_CTSF_Pos)               /*!< 0x00000008 */
+#define RTC_SCR_CTSF                 RTC_SCR_CTSF_Msk                          /*!< Clear timestamp flag > */
+#define RTC_SCR_CWUTF_Pos            (2U)
+#define RTC_SCR_CWUTF_Msk            (0x1UL << RTC_SCR_CWUTF_Pos)              /*!< 0x00000004 */
+#define RTC_SCR_CWUTF                RTC_SCR_CWUTF_Msk                         /*!< Clear wakeup timer flag > */
+#define RTC_SCR_CALRBF_Pos           (1U)
+#define RTC_SCR_CALRBF_Msk           (0x1UL << RTC_SCR_CALRBF_Pos)             /*!< 0x00000002 */
+#define RTC_SCR_CALRBF               RTC_SCR_CALRBF_Msk
+#define RTC_SCR_CALRAF_Pos           (0U)
+#define RTC_SCR_CALRAF_Msk           (0x1UL << RTC_SCR_CALRAF_Pos)             /*!< 0x00000001 */
+#define RTC_SCR_CALRAF               RTC_SCR_CALRAF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                     Tamper and backup register (TAMP)                      */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for TAMP_CR1 register  *****************/
+#define TAMP_CR1_TAMP1E_Pos          (0U)
+#define TAMP_CR1_TAMP1E_Msk          (0x1UL << TAMP_CR1_TAMP1E_Pos)             /*!< 0x00000001 */
+#define TAMP_CR1_TAMP1E              TAMP_CR1_TAMP1E_Msk
+#define TAMP_CR1_TAMP2E_Pos          (1U)
+#define TAMP_CR1_TAMP2E_Msk          (0x1UL << TAMP_CR1_TAMP2E_Pos)             /*!< 0x00000002 */
+#define TAMP_CR1_TAMP2E              TAMP_CR1_TAMP2E_Msk
+#define TAMP_CR1_TAMP3E_Pos          (2U)
+#define TAMP_CR1_TAMP3E_Msk          (0x1UL << TAMP_CR1_TAMP3E_Pos)             /*!< 0x00000004 */
+#define TAMP_CR1_TAMP3E              TAMP_CR1_TAMP3E_Msk
+#define TAMP_CR1_ITAMP3E_Pos         (18U)
+#define TAMP_CR1_ITAMP3E_Msk         (0x1UL << TAMP_CR1_ITAMP3E_Pos)            /*!< 0x00040000 */
+#define TAMP_CR1_ITAMP3E             TAMP_CR1_ITAMP3E_Msk
+#define TAMP_CR1_ITAMP4E_Pos         (19U)
+#define TAMP_CR1_ITAMP4E_Msk         (0x1UL << TAMP_CR1_ITAMP4E_Pos)            /*!< 0x00080000 */
+#define TAMP_CR1_ITAMP4E             TAMP_CR1_ITAMP4E_Msk
+#define TAMP_CR1_ITAMP5E_Pos         (20U)
+#define TAMP_CR1_ITAMP5E_Msk         (0x1UL << TAMP_CR1_ITAMP5E_Pos)            /*!< 0x00100000 */
+#define TAMP_CR1_ITAMP5E             TAMP_CR1_ITAMP5E_Msk
+#define TAMP_CR1_ITAMP6E_Pos         (21U)
+#define TAMP_CR1_ITAMP6E_Msk         (0x1UL << TAMP_CR1_ITAMP6E_Pos)            /*!< 0x00200000 */
+#define TAMP_CR1_ITAMP6E             TAMP_CR1_ITAMP6E_Msk
+
+/********************  Bits definition for TAMP_CR2 register  *****************/
+#define TAMP_CR2_TAMP1NOERASE_Pos    (0U)
+#define TAMP_CR2_TAMP1NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos)       /*!< 0x00000001 */
+#define TAMP_CR2_TAMP1NOERASE        TAMP_CR2_TAMP1NOERASE_Msk
+#define TAMP_CR2_TAMP2NOERASE_Pos    (1U)
+#define TAMP_CR2_TAMP2NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos)       /*!< 0x00000002 */
+#define TAMP_CR2_TAMP2NOERASE        TAMP_CR2_TAMP2NOERASE_Msk
+#define TAMP_CR2_TAMP3NOERASE_Pos    (2U)
+#define TAMP_CR2_TAMP3NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP3NOERASE_Pos)       /*!< 0x00000004 */
+#define TAMP_CR2_TAMP3NOERASE        TAMP_CR2_TAMP3NOERASE_Msk
+#define TAMP_CR2_TAMP1MSK_Pos        (16U)
+#define TAMP_CR2_TAMP1MSK_Msk        (0x1UL << TAMP_CR2_TAMP1MSK_Pos)           /*!< 0x00010000 */
+#define TAMP_CR2_TAMP1MSK            TAMP_CR2_TAMP1MSK_Msk
+#define TAMP_CR2_TAMP2MSK_Pos        (17U)
+#define TAMP_CR2_TAMP2MSK_Msk        (0x1UL << TAMP_CR2_TAMP2MSK_Pos)           /*!< 0x00020000 */
+#define TAMP_CR2_TAMP2MSK            TAMP_CR2_TAMP2MSK_Msk
+#define TAMP_CR2_TAMP3MSK_Pos        (18U)
+#define TAMP_CR2_TAMP3MSK_Msk        (0x1UL << TAMP_CR2_TAMP3MSK_Pos)           /*!< 0x00040000 */
+#define TAMP_CR2_TAMP3MSK            TAMP_CR2_TAMP3MSK_Msk
+#define TAMP_CR2_TAMP1TRG_Pos        (24U)
+#define TAMP_CR2_TAMP1TRG_Msk        (0x1UL << TAMP_CR2_TAMP1TRG_Pos)           /*!< 0x01000000 */
+#define TAMP_CR2_TAMP1TRG            TAMP_CR2_TAMP1TRG_Msk
+#define TAMP_CR2_TAMP2TRG_Pos        (25U)
+#define TAMP_CR2_TAMP2TRG_Msk        (0x1UL << TAMP_CR2_TAMP2TRG_Pos)           /*!< 0x02000000 */
+#define TAMP_CR2_TAMP2TRG            TAMP_CR2_TAMP2TRG_Msk
+#define TAMP_CR2_TAMP3TRG_Pos        (26U)
+#define TAMP_CR2_TAMP3TRG_Msk        (0x1UL << TAMP_CR2_TAMP3TRG_Pos)           /*!< 0x04000000 */
+#define TAMP_CR2_TAMP3TRG            TAMP_CR2_TAMP3TRG_Msk
+
+/********************  Bits definition for TAMP_FLTCR register  ***************/
+#define TAMP_FLTCR_TAMPFREQ_0        0x00000001U
+#define TAMP_FLTCR_TAMPFREQ_1        0x00000002U
+#define TAMP_FLTCR_TAMPFREQ_2        0x00000004U
+#define TAMP_FLTCR_TAMPFREQ_Pos      (0U)
+#define TAMP_FLTCR_TAMPFREQ_Msk      (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos)         /*!< 0x00000007 */
+#define TAMP_FLTCR_TAMPFREQ          TAMP_FLTCR_TAMPFREQ_Msk
+#define TAMP_FLTCR_TAMPFLT_0         0x00000008U
+#define TAMP_FLTCR_TAMPFLT_1         0x00000010U
+#define TAMP_FLTCR_TAMPFLT_Pos       (3U)
+#define TAMP_FLTCR_TAMPFLT_Msk       (0x3UL << TAMP_FLTCR_TAMPFLT_Pos)          /*!< 0x00000018 */
+#define TAMP_FLTCR_TAMPFLT           TAMP_FLTCR_TAMPFLT_Msk
+#define TAMP_FLTCR_TAMPPRCH_0        0x00000020U
+#define TAMP_FLTCR_TAMPPRCH_1        0x00000040U
+#define TAMP_FLTCR_TAMPPRCH_Pos      (5U)
+#define TAMP_FLTCR_TAMPPRCH_Msk      (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos)         /*!< 0x00000060 */
+#define TAMP_FLTCR_TAMPPRCH          TAMP_FLTCR_TAMPPRCH_Msk
+#define TAMP_FLTCR_TAMPPUDIS_Pos     (7U)
+#define TAMP_FLTCR_TAMPPUDIS_Msk     (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos)        /*!< 0x00000080 */
+#define TAMP_FLTCR_TAMPPUDIS         TAMP_FLTCR_TAMPPUDIS_Msk
+
+/********************  Bits definition for TAMP_IER register  *****************/
+#define TAMP_IER_TAMP1IE_Pos         (0U)
+#define TAMP_IER_TAMP1IE_Msk         (0x1UL << TAMP_IER_TAMP1IE_Pos)            /*!< 0x00000001 */
+#define TAMP_IER_TAMP1IE             TAMP_IER_TAMP1IE_Msk
+#define TAMP_IER_TAMP2IE_Pos         (1U)
+#define TAMP_IER_TAMP2IE_Msk         (0x1UL << TAMP_IER_TAMP2IE_Pos)            /*!< 0x00000002 */
+#define TAMP_IER_TAMP2IE             TAMP_IER_TAMP2IE_Msk
+#define TAMP_IER_TAMP3IE_Pos         (2U)
+#define TAMP_IER_TAMP3IE_Msk         (0x1UL << TAMP_IER_TAMP3IE_Pos)            /*!< 0x00000004 */
+#define TAMP_IER_TAMP3IE             TAMP_IER_TAMP3IE_Msk
+#define TAMP_IER_ITAMP3IE_Pos        (18U)
+#define TAMP_IER_ITAMP3IE_Msk        (0x1UL << TAMP_IER_ITAMP3IE_Pos)           /*!< 0x00040000 */
+#define TAMP_IER_ITAMP3IE            TAMP_IER_ITAMP3IE_Msk
+#define TAMP_IER_ITAMP4IE_Pos        (19U)
+#define TAMP_IER_ITAMP4IE_Msk        (0x1UL << TAMP_IER_ITAMP4IE_Pos)           /*!< 0x00080000 */
+#define TAMP_IER_ITAMP4IE            TAMP_IER_ITAMP4IE_Msk
+#define TAMP_IER_ITAMP5IE_Pos        (20U)
+#define TAMP_IER_ITAMP5IE_Msk        (0x1UL << TAMP_IER_ITAMP5IE_Pos)           /*!< 0x00100000 */
+#define TAMP_IER_ITAMP5IE            TAMP_IER_ITAMP5IE_Msk
+#define TAMP_IER_ITAMP6IE_Pos        (21U)
+#define TAMP_IER_ITAMP6IE_Msk        (0x1UL << TAMP_IER_ITAMP6IE_Pos)           /*!< 0x00200000 */
+#define TAMP_IER_ITAMP6IE            TAMP_IER_ITAMP6IE_Msk
+
+/********************  Bits definition for TAMP_SR register  ******************/
+#define TAMP_SR_TAMP1F_Pos           (0U)
+#define TAMP_SR_TAMP1F_Msk           (0x1UL << TAMP_SR_TAMP1F_Pos)              /*!< 0x00000001 */
+#define TAMP_SR_TAMP1F               TAMP_SR_TAMP1F_Msk
+#define TAMP_SR_TAMP2F_Pos           (1U)
+#define TAMP_SR_TAMP2F_Msk           (0x1UL << TAMP_SR_TAMP2F_Pos)              /*!< 0x00000002 */
+#define TAMP_SR_TAMP2F               TAMP_SR_TAMP2F_Msk
+#define TAMP_SR_TAMP3F_Pos           (2U)
+#define TAMP_SR_TAMP3F_Msk           (0x1UL << TAMP_SR_TAMP3F_Pos)              /*!< 0x00000004 */
+#define TAMP_SR_TAMP3F               TAMP_SR_TAMP3F_Msk
+#define TAMP_SR_ITAMP3F_Pos          (18U)
+#define TAMP_SR_ITAMP3F_Msk          (0x1UL << TAMP_SR_ITAMP3F_Pos)             /*!< 0x00040000 */
+#define TAMP_SR_ITAMP3F              TAMP_SR_ITAMP3F_Msk
+#define TAMP_SR_ITAMP4F_Pos          (19U)
+#define TAMP_SR_ITAMP4F_Msk          (0x1UL << TAMP_SR_ITAMP4F_Pos)             /*!< 0x00080000 */
+#define TAMP_SR_ITAMP4F              TAMP_SR_ITAMP4F_Msk
+#define TAMP_SR_ITAMP5F_Pos          (20U)
+#define TAMP_SR_ITAMP5F_Msk          (0x1UL << TAMP_SR_ITAMP5F_Pos)             /*!< 0x00100000 */
+#define TAMP_SR_ITAMP5F              TAMP_SR_ITAMP5F_Msk
+#define TAMP_SR_ITAMP6F_Pos          (21U)
+#define TAMP_SR_ITAMP6F_Msk          (0x1UL << TAMP_SR_ITAMP6F_Pos)             /*!< 0x00200000 */
+#define TAMP_SR_ITAMP6F              TAMP_SR_ITAMP6F_Msk
+
+/********************  Bits definition for TAMP_MISR register  ****************/
+#define TAMP_MISR_TAMP1MF_Pos        (0U)
+#define TAMP_MISR_TAMP1MF_Msk        (0x1UL << TAMP_MISR_TAMP1MF_Pos)           /*!< 0x00000001 */
+#define TAMP_MISR_TAMP1MF            TAMP_MISR_TAMP1MF_Msk
+#define TAMP_MISR_TAMP2MF_Pos        (1U)
+#define TAMP_MISR_TAMP2MF_Msk        (0x1UL << TAMP_MISR_TAMP2MF_Pos)           /*!< 0x00000002 */
+#define TAMP_MISR_TAMP2MF            TAMP_MISR_TAMP2MF_Msk
+#define TAMP_MISR_TAMP3MF_Pos        (2U)
+#define TAMP_MISR_TAMP3MF_Msk        (0x1UL << TAMP_MISR_TAMP3MF_Pos)           /*!< 0x00000004 */
+#define TAMP_MISR_TAMP3MF            TAMP_MISR_TAMP3MF_Msk
+#define TAMP_MISR_ITAMP3MF_Pos       (18U)
+#define TAMP_MISR_ITAMP3MF_Msk       (0x1UL << TAMP_MISR_ITAMP3MF_Pos)          /*!< 0x00040000 */
+#define TAMP_MISR_ITAMP3MF           TAMP_MISR_ITAMP3MF_Msk
+#define TAMP_MISR_ITAMP4MF_Pos       (19U)
+#define TAMP_MISR_ITAMP4MF_Msk       (0x1UL << TAMP_MISR_ITAMP4MF_Pos)          /*!< 0x00080000 */
+#define TAMP_MISR_ITAMP4MF           TAMP_MISR_ITAMP4MF_Msk
+#define TAMP_MISR_ITAMP5MF_Pos       (20U)
+#define TAMP_MISR_ITAMP5MF_Msk       (0x1UL << TAMP_MISR_ITAMP5MF_Pos)          /*!< 0x00100000 */
+#define TAMP_MISR_ITAMP5MF           TAMP_MISR_ITAMP5MF_Msk
+#define TAMP_MISR_ITAMP6MF_Pos       (21U)
+#define TAMP_MISR_ITAMP6MF_Msk       (0x1UL << TAMP_MISR_ITAMP6MF_Pos)          /*!< 0x00200000 */
+#define TAMP_MISR_ITAMP6MF           TAMP_MISR_ITAMP6MF_Msk
+
+/********************  Bits definition for TAMP_SCR register  *****************/
+#define TAMP_SCR_CTAMP1F_Pos         (0U)
+#define TAMP_SCR_CTAMP1F_Msk         (0x1UL << TAMP_SCR_CTAMP1F_Pos)            /*!< 0x00000001 */
+#define TAMP_SCR_CTAMP1F             TAMP_SCR_CTAMP1F_Msk
+#define TAMP_SCR_CTAMP2F_Pos         (1U)
+#define TAMP_SCR_CTAMP2F_Msk         (0x1UL << TAMP_SCR_CTAMP2F_Pos)            /*!< 0x00000002 */
+#define TAMP_SCR_CTAMP2F             TAMP_SCR_CTAMP2F_Msk
+#define TAMP_SCR_CTAMP3F_Pos         (2U)
+#define TAMP_SCR_CTAMP3F_Msk         (0x1UL << TAMP_SCR_CTAMP3F_Pos)            /*!< 0x00000004 */
+#define TAMP_SCR_CTAMP3F             TAMP_SCR_CTAMP3F_Msk
+#define TAMP_SCR_CITAMP3F_Pos        (18U)
+#define TAMP_SCR_CITAMP3F_Msk        (0x1UL << TAMP_SCR_CITAMP3F_Pos)           /*!< 0x00040000 */
+#define TAMP_SCR_CITAMP3F            TAMP_SCR_CITAMP3F_Msk
+#define TAMP_SCR_CITAMP4F_Pos        (19U)
+#define TAMP_SCR_CITAMP4F_Msk        (0x1UL << TAMP_SCR_CITAMP4F_Pos)           /*!< 0x00080000 */
+#define TAMP_SCR_CITAMP4F            TAMP_SCR_CITAMP4F_Msk
+#define TAMP_SCR_CITAMP5F_Pos        (20U)
+#define TAMP_SCR_CITAMP5F_Msk        (0x1UL << TAMP_SCR_CITAMP5F_Pos)           /*!< 0x00100000 */
+#define TAMP_SCR_CITAMP5F            TAMP_SCR_CITAMP5F_Msk
+#define TAMP_SCR_CITAMP6F_Pos        (21U)
+#define TAMP_SCR_CITAMP6F_Msk        (0x1UL << TAMP_SCR_CITAMP6F_Pos)           /*!< 0x00200000 */
+#define TAMP_SCR_CITAMP6F            TAMP_SCR_CITAMP6F_Msk
+
+/********************  Bits definition for TAMP_BKP0R register  ***************/
+#define TAMP_BKP0R_Pos               (0U)
+#define TAMP_BKP0R_Msk               (0xFFFFFFFFUL << TAMP_BKP0R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP0R                   TAMP_BKP0R_Msk
+
+/********************  Bits definition for TAMP_BKP1R register  ***************/
+#define TAMP_BKP1R_Pos               (0U)
+#define TAMP_BKP1R_Msk               (0xFFFFFFFFUL << TAMP_BKP1R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP1R                   TAMP_BKP1R_Msk
+
+/********************  Bits definition for TAMP_BKP2R register  ***************/
+#define TAMP_BKP2R_Pos               (0U)
+#define TAMP_BKP2R_Msk               (0xFFFFFFFFUL << TAMP_BKP2R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP2R                   TAMP_BKP2R_Msk
+
+/********************  Bits definition for TAMP_BKP3R register  ***************/
+#define TAMP_BKP3R_Pos               (0U)
+#define TAMP_BKP3R_Msk               (0xFFFFFFFFUL << TAMP_BKP3R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP3R                   TAMP_BKP3R_Msk
+
+/********************  Bits definition for TAMP_BKP4R register  ***************/
+#define TAMP_BKP4R_Pos               (0U)
+#define TAMP_BKP4R_Msk               (0xFFFFFFFFUL << TAMP_BKP4R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP4R                   TAMP_BKP4R_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Serial Peripheral Interface (SPI)                   */
+/*                                                                            */
+/******************************************************************************/
+/*
+ * @brief Specific device feature definitions (not present on all devices in the STM32G0 series)
+ */
+#define SPI_I2S_SUPPORT                       /*!< I2S support */
+
+/*******************  Bit definition for SPI_CR1 register  ********************/
+#define SPI_CR1_CPHA_Pos            (0U)
+#define SPI_CR1_CPHA_Msk            (0x1UL << SPI_CR1_CPHA_Pos)                /*!< 0x00000001 */
+#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           /*!<Clock Phase      */
+#define SPI_CR1_CPOL_Pos            (1U)
+#define SPI_CR1_CPOL_Msk            (0x1UL << SPI_CR1_CPOL_Pos)                /*!< 0x00000002 */
+#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           /*!<Clock Polarity   */
+#define SPI_CR1_MSTR_Pos            (2U)
+#define SPI_CR1_MSTR_Msk            (0x1UL << SPI_CR1_MSTR_Pos)                /*!< 0x00000004 */
+#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           /*!<Master Selection */
+
+#define SPI_CR1_BR_Pos              (3U)
+#define SPI_CR1_BR_Msk              (0x7UL << SPI_CR1_BR_Pos)                  /*!< 0x00000038 */
+#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             /*!<BR[2:0] bits (Baud Rate Control) */
+#define SPI_CR1_BR_0                (0x1UL << SPI_CR1_BR_Pos)                  /*!< 0x00000008 */
+#define SPI_CR1_BR_1                (0x2UL << SPI_CR1_BR_Pos)                  /*!< 0x00000010 */
+#define SPI_CR1_BR_2                (0x4UL << SPI_CR1_BR_Pos)                  /*!< 0x00000020 */
+
+#define SPI_CR1_SPE_Pos             (6U)
+#define SPI_CR1_SPE_Msk             (0x1UL << SPI_CR1_SPE_Pos)                 /*!< 0x00000040 */
+#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            /*!<SPI Enable                          */
+#define SPI_CR1_LSBFIRST_Pos        (7U)
+#define SPI_CR1_LSBFIRST_Msk        (0x1UL << SPI_CR1_LSBFIRST_Pos)            /*!< 0x00000080 */
+#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       /*!<Frame Format                        */
+#define SPI_CR1_SSI_Pos             (8U)
+#define SPI_CR1_SSI_Msk             (0x1UL << SPI_CR1_SSI_Pos)                 /*!< 0x00000100 */
+#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            /*!<Internal slave select               */
+#define SPI_CR1_SSM_Pos             (9U)
+#define SPI_CR1_SSM_Msk             (0x1UL << SPI_CR1_SSM_Pos)                 /*!< 0x00000200 */
+#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            /*!<Software slave management           */
+#define SPI_CR1_RXONLY_Pos          (10U)
+#define SPI_CR1_RXONLY_Msk          (0x1UL << SPI_CR1_RXONLY_Pos)              /*!< 0x00000400 */
+#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         /*!<Receive only                        */
+#define SPI_CR1_CRCL_Pos            (11U)
+#define SPI_CR1_CRCL_Msk            (0x1UL << SPI_CR1_CRCL_Pos)                /*!< 0x00000800 */
+#define SPI_CR1_CRCL                SPI_CR1_CRCL_Msk                           /*!< CRC Length */
+#define SPI_CR1_CRCNEXT_Pos         (12U)
+#define SPI_CR1_CRCNEXT_Msk         (0x1UL << SPI_CR1_CRCNEXT_Pos)             /*!< 0x00001000 */
+#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        /*!<Transmit CRC next                   */
+#define SPI_CR1_CRCEN_Pos           (13U)
+#define SPI_CR1_CRCEN_Msk           (0x1UL << SPI_CR1_CRCEN_Pos)               /*!< 0x00002000 */
+#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          /*!<Hardware CRC calculation enable     */
+#define SPI_CR1_BIDIOE_Pos          (14U)
+#define SPI_CR1_BIDIOE_Msk          (0x1UL << SPI_CR1_BIDIOE_Pos)              /*!< 0x00004000 */
+#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         /*!<Output enable in bidirectional mode */
+#define SPI_CR1_BIDIMODE_Pos        (15U)
+#define SPI_CR1_BIDIMODE_Msk        (0x1UL << SPI_CR1_BIDIMODE_Pos)            /*!< 0x00008000 */
+#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       /*!<Bidirectional data mode enable      */
+
+/*******************  Bit definition for SPI_CR2 register  ********************/
+#define SPI_CR2_RXDMAEN_Pos         (0U)
+#define SPI_CR2_RXDMAEN_Msk         (0x1UL << SPI_CR2_RXDMAEN_Pos)             /*!< 0x00000001 */
+#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        /*!< Rx Buffer DMA Enable */
+#define SPI_CR2_TXDMAEN_Pos         (1U)
+#define SPI_CR2_TXDMAEN_Msk         (0x1UL << SPI_CR2_TXDMAEN_Pos)             /*!< 0x00000002 */
+#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        /*!< Tx Buffer DMA Enable */
+#define SPI_CR2_SSOE_Pos            (2U)
+#define SPI_CR2_SSOE_Msk            (0x1UL << SPI_CR2_SSOE_Pos)                /*!< 0x00000004 */
+#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           /*!< SS Output Enable */
+#define SPI_CR2_NSSP_Pos            (3U)
+#define SPI_CR2_NSSP_Msk            (0x1UL << SPI_CR2_NSSP_Pos)                /*!< 0x00000008 */
+#define SPI_CR2_NSSP                SPI_CR2_NSSP_Msk                           /*!< NSS pulse management Enable */
+#define SPI_CR2_FRF_Pos             (4U)
+#define SPI_CR2_FRF_Msk             (0x1UL << SPI_CR2_FRF_Pos)                 /*!< 0x00000010 */
+#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            /*!< Frame Format Enable */
+#define SPI_CR2_ERRIE_Pos           (5U)
+#define SPI_CR2_ERRIE_Msk           (0x1UL << SPI_CR2_ERRIE_Pos)               /*!< 0x00000020 */
+#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          /*!< Error Interrupt Enable */
+#define SPI_CR2_RXNEIE_Pos          (6U)
+#define SPI_CR2_RXNEIE_Msk          (0x1UL << SPI_CR2_RXNEIE_Pos)              /*!< 0x00000040 */
+#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         /*!< RX buffer Not Empty Interrupt Enable */
+#define SPI_CR2_TXEIE_Pos           (7U)
+#define SPI_CR2_TXEIE_Msk           (0x1UL << SPI_CR2_TXEIE_Pos)               /*!< 0x00000080 */
+#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          /*!< Tx buffer Empty Interrupt Enable */
+#define SPI_CR2_DS_Pos              (8U)
+#define SPI_CR2_DS_Msk              (0xFUL << SPI_CR2_DS_Pos)                  /*!< 0x00000F00 */
+#define SPI_CR2_DS                  SPI_CR2_DS_Msk                             /*!< DS[3:0] Data Size */
+#define SPI_CR2_DS_0                (0x1UL << SPI_CR2_DS_Pos)                  /*!< 0x00000100 */
+#define SPI_CR2_DS_1                (0x2UL << SPI_CR2_DS_Pos)                  /*!< 0x00000200 */
+#define SPI_CR2_DS_2                (0x4UL << SPI_CR2_DS_Pos)                  /*!< 0x00000400 */
+#define SPI_CR2_DS_3                (0x8UL << SPI_CR2_DS_Pos)                  /*!< 0x00000800 */
+#define SPI_CR2_FRXTH_Pos           (12U)
+#define SPI_CR2_FRXTH_Msk           (0x1UL << SPI_CR2_FRXTH_Pos)               /*!< 0x00001000 */
+#define SPI_CR2_FRXTH               SPI_CR2_FRXTH_Msk                          /*!< FIFO reception Threshold */
+#define SPI_CR2_LDMARX_Pos          (13U)
+#define SPI_CR2_LDMARX_Msk          (0x1UL << SPI_CR2_LDMARX_Pos)              /*!< 0x00002000 */
+#define SPI_CR2_LDMARX              SPI_CR2_LDMARX_Msk                         /*!< Last DMA transfer for reception */
+#define SPI_CR2_LDMATX_Pos          (14U)
+#define SPI_CR2_LDMATX_Msk          (0x1UL << SPI_CR2_LDMATX_Pos)              /*!< 0x00004000 */
+#define SPI_CR2_LDMATX              SPI_CR2_LDMATX_Msk                         /*!< Last DMA transfer for transmission */
+
+/********************  Bit definition for SPI_SR register  ********************/
+#define SPI_SR_RXNE_Pos             (0U)
+#define SPI_SR_RXNE_Msk             (0x1UL << SPI_SR_RXNE_Pos)                 /*!< 0x00000001 */
+#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            /*!< Receive buffer Not Empty */
+#define SPI_SR_TXE_Pos              (1U)
+#define SPI_SR_TXE_Msk              (0x1UL << SPI_SR_TXE_Pos)                  /*!< 0x00000002 */
+#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             /*!< Transmit buffer Empty */
+#define SPI_SR_CHSIDE_Pos           (2U)
+#define SPI_SR_CHSIDE_Msk           (0x1UL << SPI_SR_CHSIDE_Pos)               /*!< 0x00000004 */
+#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          /*!< Channel side */
+#define SPI_SR_UDR_Pos              (3U)
+#define SPI_SR_UDR_Msk              (0x1UL << SPI_SR_UDR_Pos)                  /*!< 0x00000008 */
+#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             /*!< Underrun flag */
+#define SPI_SR_CRCERR_Pos           (4U)
+#define SPI_SR_CRCERR_Msk           (0x1UL << SPI_SR_CRCERR_Pos)               /*!< 0x00000010 */
+#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          /*!< CRC Error flag */
+#define SPI_SR_MODF_Pos             (5U)
+#define SPI_SR_MODF_Msk             (0x1UL << SPI_SR_MODF_Pos)                 /*!< 0x00000020 */
+#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            /*!< Mode fault */
+#define SPI_SR_OVR_Pos              (6U)
+#define SPI_SR_OVR_Msk              (0x1UL << SPI_SR_OVR_Pos)                  /*!< 0x00000040 */
+#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             /*!< Overrun flag */
+#define SPI_SR_BSY_Pos              (7U)
+#define SPI_SR_BSY_Msk              (0x1UL << SPI_SR_BSY_Pos)                  /*!< 0x00000080 */
+#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             /*!< Busy flag */
+#define SPI_SR_FRE_Pos              (8U)
+#define SPI_SR_FRE_Msk              (0x1UL << SPI_SR_FRE_Pos)                  /*!< 0x00000100 */
+#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             /*!< TI frame format error */
+#define SPI_SR_FRLVL_Pos            (9U)
+#define SPI_SR_FRLVL_Msk            (0x3UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000600 */
+#define SPI_SR_FRLVL                SPI_SR_FRLVL_Msk                           /*!< FIFO Reception Level */
+#define SPI_SR_FRLVL_0              (0x1UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000200 */
+#define SPI_SR_FRLVL_1              (0x2UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000400 */
+#define SPI_SR_FTLVL_Pos            (11U)
+#define SPI_SR_FTLVL_Msk            (0x3UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001800 */
+#define SPI_SR_FTLVL                SPI_SR_FTLVL_Msk                           /*!< FIFO Transmission Level */
+#define SPI_SR_FTLVL_0              (0x1UL << SPI_SR_FTLVL_Pos)                /*!< 0x00000800 */
+#define SPI_SR_FTLVL_1              (0x2UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001000 */
+
+/********************  Bit definition for SPI_DR register  ********************/
+#define SPI_DR_DR_Pos               (0U)
+#define SPI_DR_DR_Msk               (0xFFFFUL << SPI_DR_DR_Pos)                /*!< 0x0000FFFF */
+#define SPI_DR_DR                   SPI_DR_DR_Msk                              /*!<Data Register           */
+
+/*******************  Bit definition for SPI_CRCPR register  ******************/
+#define SPI_CRCPR_CRCPOLY_Pos       (0U)
+#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)        /*!< 0x0000FFFF */
+#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      /*!<CRC polynomial register */
+
+/******************  Bit definition for SPI_RXCRCR register  ******************/
+#define SPI_RXCRCR_RXCRC_Pos        (0U)
+#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       /*!<Rx CRC Register         */
+
+/******************  Bit definition for SPI_TXCRCR register  ******************/
+#define SPI_TXCRCR_TXCRC_Pos        (0U)
+#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       /*!<Tx CRC Register         */
+
+/******************  Bit definition for SPI_I2SCFGR register  *****************/
+#define SPI_I2SCFGR_CHLEN_Pos       (0U)
+#define SPI_I2SCFGR_CHLEN_Msk       (0x1UL << SPI_I2SCFGR_CHLEN_Pos)           /*!< 0x00000001 */
+#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      /*!<Channel length (number of bits per audio channel) */
+#define SPI_I2SCFGR_DATLEN_Pos      (1U)
+#define SPI_I2SCFGR_DATLEN_Msk      (0x3UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000006 */
+#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     /*!<DATLEN[1:0] bits (Data length to be transferred) */
+#define SPI_I2SCFGR_DATLEN_0        (0x1UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000002 */
+#define SPI_I2SCFGR_DATLEN_1        (0x2UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000004 */
+#define SPI_I2SCFGR_CKPOL_Pos       (3U)
+#define SPI_I2SCFGR_CKPOL_Msk       (0x1UL << SPI_I2SCFGR_CKPOL_Pos)           /*!< 0x00000008 */
+#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      /*!<steady state clock polarity */
+#define SPI_I2SCFGR_I2SSTD_Pos      (4U)
+#define SPI_I2SCFGR_I2SSTD_Msk      (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000030 */
+#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     /*!<I2SSTD[1:0] bits (I2S standard selection) */
+#define SPI_I2SCFGR_I2SSTD_0        (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000010 */
+#define SPI_I2SCFGR_I2SSTD_1        (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000020 */
+#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)
+#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)         /*!< 0x00000080 */
+#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    /*!<PCM frame synchronization */
+#define SPI_I2SCFGR_I2SCFG_Pos      (8U)
+#define SPI_I2SCFGR_I2SCFG_Msk      (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000300 */
+#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     /*!<I2SCFG[1:0] bits (I2S configuration mode) */
+#define SPI_I2SCFGR_I2SCFG_0        (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000100 */
+#define SPI_I2SCFGR_I2SCFG_1        (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000200 */
+#define SPI_I2SCFGR_I2SE_Pos        (10U)
+#define SPI_I2SCFGR_I2SE_Msk        (0x1UL << SPI_I2SCFGR_I2SE_Pos)            /*!< 0x00000400 */
+#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       /*!<I2S Enable */
+#define SPI_I2SCFGR_I2SMOD_Pos      (11U)
+#define SPI_I2SCFGR_I2SMOD_Msk      (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)          /*!< 0x00000800 */
+#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     /*!<I2S mode selection */
+#define SPI_I2SCFGR_ASTRTEN_Pos     (12U)
+#define SPI_I2SCFGR_ASTRTEN_Msk     (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)         /*!< 0x00001000 */
+#define SPI_I2SCFGR_ASTRTEN         SPI_I2SCFGR_ASTRTEN_Msk                    /*!<Asynchronous start enable */
+
+/******************  Bit definition for SPI_I2SPR register  *******************/
+#define SPI_I2SPR_I2SDIV_Pos        (0U)
+#define SPI_I2SPR_I2SDIV_Msk        (0xFFUL << SPI_I2SPR_I2SDIV_Pos)           /*!< 0x000000FF */
+#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       /*!<I2S Linear prescaler */
+#define SPI_I2SPR_ODD_Pos           (8U)
+#define SPI_I2SPR_ODD_Msk           (0x1UL << SPI_I2SPR_ODD_Pos)               /*!< 0x00000100 */
+#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          /*!<Odd factor for the prescaler */
+#define SPI_I2SPR_MCKOE_Pos         (9U)
+#define SPI_I2SPR_MCKOE_Msk         (0x1UL << SPI_I2SPR_MCKOE_Pos)             /*!< 0x00000200 */
+#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        /*!<Master Clock Output Enable */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 SYSCFG                                     */
+/*                                                                            */
+/******************************************************************************/
+#define SYSCFG_CDEN_SUPPORT
+/*****************  Bit definition for SYSCFG_CFGR1 register  ****************/
+#define SYSCFG_CFGR1_MEM_MODE_Pos             (0U)
+#define SYSCFG_CFGR1_MEM_MODE_Msk             (0x3UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000003 */
+#define SYSCFG_CFGR1_MEM_MODE                 SYSCFG_CFGR1_MEM_MODE_Msk            /*!< SYSCFG_Memory Remap Config */
+#define SYSCFG_CFGR1_MEM_MODE_0               (0x1UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000001 */
+#define SYSCFG_CFGR1_MEM_MODE_1               (0x2UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000002 */
+#define SYSCFG_CFGR1_PA11_RMP_Pos             (3U)
+#define SYSCFG_CFGR1_PA11_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA11_RMP_Pos) /*!< 0x00000008 */
+#define SYSCFG_CFGR1_PA11_RMP                 SYSCFG_CFGR1_PA11_RMP_Msk            /*!< PA11 Remap */
+#define SYSCFG_CFGR1_PA12_RMP_Pos             (4U)
+#define SYSCFG_CFGR1_PA12_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA12_RMP_Pos) /*!< 0x00000010 */
+#define SYSCFG_CFGR1_PA12_RMP                 SYSCFG_CFGR1_PA12_RMP_Msk            /*!< PA12 Remap */
+#define SYSCFG_CFGR1_IR_POL_Pos               (5U)
+#define SYSCFG_CFGR1_IR_POL_Msk               (0x1UL << SYSCFG_CFGR1_IR_POL_Pos) /*!< 0x00000020 */
+#define SYSCFG_CFGR1_IR_POL                   SYSCFG_CFGR1_IR_POL_Msk            /*!< IROut Polarity Selection */
+#define SYSCFG_CFGR1_IR_MOD_Pos               (6U)
+#define SYSCFG_CFGR1_IR_MOD_Msk               (0x3UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x000000C0 */
+#define SYSCFG_CFGR1_IR_MOD                   SYSCFG_CFGR1_IR_MOD_Msk            /*!< IRDA Modulation Envelope signal source selection */
+#define SYSCFG_CFGR1_IR_MOD_0                 (0x1UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000040 */
+#define SYSCFG_CFGR1_IR_MOD_1                 (0x2UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000080 */
+#define SYSCFG_CFGR1_BOOSTEN_Pos              (8U)
+#define SYSCFG_CFGR1_BOOSTEN_Msk              (0x1UL << SYSCFG_CFGR1_BOOSTEN_Pos) /*!< 0x00000100 */
+#define SYSCFG_CFGR1_BOOSTEN                  SYSCFG_CFGR1_BOOSTEN_Msk            /*!< I/O analog switch voltage booster enable */
+#define SYSCFG_CFGR1_UCPD1_STROBE_Pos         (9U)
+#define SYSCFG_CFGR1_UCPD1_STROBE_Msk         (0x1UL << SYSCFG_CFGR1_UCPD1_STROBE_Pos) /*!< 0x00000200 */
+#define SYSCFG_CFGR1_UCPD1_STROBE             SYSCFG_CFGR1_UCPD1_STROBE_Msk            /*!< Strobe signal bit for UCPD1 */
+#define SYSCFG_CFGR1_UCPD2_STROBE_Pos         (10U)
+#define SYSCFG_CFGR1_UCPD2_STROBE_Msk         (0x1UL << SYSCFG_CFGR1_UCPD2_STROBE_Pos) /*!< 0x00000400 */
+#define SYSCFG_CFGR1_UCPD2_STROBE             SYSCFG_CFGR1_UCPD2_STROBE_Msk            /*!< Strobe signal bit for UCPD2 */
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Pos          (16U)
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB6_FMP_Pos)  /*!< 0x00010000 */
+#define SYSCFG_CFGR1_I2C_PB6_FMP              SYSCFG_CFGR1_I2C_PB6_FMP_Msk             /*!< I2C PB6 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Pos          (17U)
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB7_FMP_Pos)  /*!< 0x00020000 */
+#define SYSCFG_CFGR1_I2C_PB7_FMP              SYSCFG_CFGR1_I2C_PB7_FMP_Msk             /*!< I2C PB7 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Pos          (18U)
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB8_FMP_Pos)  /*!< 0x00040000 */
+#define SYSCFG_CFGR1_I2C_PB8_FMP              SYSCFG_CFGR1_I2C_PB8_FMP_Msk             /*!< I2C PB8 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Pos          (19U)
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB9_FMP_Pos)  /*!< 0x00080000 */
+#define SYSCFG_CFGR1_I2C_PB9_FMP              SYSCFG_CFGR1_I2C_PB9_FMP_Msk             /*!< I2C PB9 Fast mode plus */
+#define SYSCFG_CFGR1_I2C1_FMP_Pos             (20U)
+#define SYSCFG_CFGR1_I2C1_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C1_FMP_Pos)     /*!< 0x00100000 */
+#define SYSCFG_CFGR1_I2C1_FMP                 SYSCFG_CFGR1_I2C1_FMP_Msk                /*!< Enable Fast Mode Plus on PB10, PB11, PF6 and PF7  */
+#define SYSCFG_CFGR1_I2C2_FMP_Pos             (21U)
+#define SYSCFG_CFGR1_I2C2_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C2_FMP_Pos)     /*!< 0x00200000 */
+#define SYSCFG_CFGR1_I2C2_FMP                 SYSCFG_CFGR1_I2C2_FMP_Msk                /*!< Enable I2C2 Fast mode plus  */
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Pos          (22U)
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PA9_FMP_Pos)  /*!< 0x00400000 */
+#define SYSCFG_CFGR1_I2C_PA9_FMP              SYSCFG_CFGR1_I2C_PA9_FMP_Msk             /*!< Enable Fast Mode Plus on PA9  */
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Pos         (23U)
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Msk         (0x1UL << SYSCFG_CFGR1_I2C_PA10_FMP_Pos) /*!< 0x00800000 */
+#define SYSCFG_CFGR1_I2C_PA10_FMP             SYSCFG_CFGR1_I2C_PA10_FMP_Msk            /*!< Enable Fast Mode Plus on PA10 */
+#define SYSCFG_CFGR1_I2C3_FMP_Pos             (24U)
+#define SYSCFG_CFGR1_I2C3_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C3_FMP_Pos)     /*!< 0x01000000 */
+#define SYSCFG_CFGR1_I2C3_FMP                 SYSCFG_CFGR1_I2C3_FMP_Msk                /*!< Enable I2C3 Fast mode plus  */
+
+/******************  Bit definition for SYSCFG_CFGR2 register  ****************/
+#define SYSCFG_CFGR2_CLL_Pos                  (0U)
+#define SYSCFG_CFGR2_CLL_Msk                  (0x1UL << SYSCFG_CFGR2_CLL_Pos)   /*!< 0x00000001 */
+#define SYSCFG_CFGR2_CLL                      SYSCFG_CFGR2_CLL_Msk              /*!< Enables and locks the LOCKUP (Hardfault) output of CortexM0 with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_SPL_Pos                  (1U)
+#define SYSCFG_CFGR2_SPL_Msk                  (0x1UL << SYSCFG_CFGR2_SPL_Pos)   /*!< 0x00000002 */
+#define SYSCFG_CFGR2_SPL                      SYSCFG_CFGR2_SPL_Msk              /*!< Enables and locks the SRAM_PARITY error signal with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_ECCL_Pos                 (3U)
+#define SYSCFG_CFGR2_ECCL_Msk                 (0x1UL << SYSCFG_CFGR2_ECCL_Pos)  /*!< 0x00000008 */
+#define SYSCFG_CFGR2_ECCL                     SYSCFG_CFGR2_ECCL_Msk             /*!< ECCL */
+#define SYSCFG_CFGR2_SPF_Pos                  (8U)
+#define SYSCFG_CFGR2_SPF_Msk                  (0x1UL << SYSCFG_CFGR2_SPF_Pos)   /*!< 0x00000100 */
+#define SYSCFG_CFGR2_SPF                      SYSCFG_CFGR2_SPF_Msk              /*!< SRAM Parity error flag */
+#define SYSCFG_CFGR2_SRAM_PE                  SYSCFG_CFGR2_SPF                  /*!< SRAM Parity error flag (define maintained for legacy purpose) */
+
+#define SYSCFG_CFGR2_PA1_CDEN_Pos             (16U)
+#define SYSCFG_CFGR2_PA1_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA1_CDEN_Pos)   /* 0x00010000 */
+#define SYSCFG_CFGR2_PA1_CDEN                 SYSCFG_CFGR2_PA1_CDEN_Msk              /*!< PA[1] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA3_CDEN_Pos             (17U)
+#define SYSCFG_CFGR2_PA3_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA3_CDEN_Pos)   /* 0x00020000 */
+#define SYSCFG_CFGR2_PA3_CDEN                 SYSCFG_CFGR2_PA3_CDEN_Msk              /*!< PA[3] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA5_CDEN_Pos             (18U)
+#define SYSCFG_CFGR2_PA5_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA5_CDEN_Pos)   /* 0x00040000 */
+#define SYSCFG_CFGR2_PA5_CDEN                 SYSCFG_CFGR2_PA5_CDEN_Msk              /*!< PA[5] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA6_CDEN_Pos             (19U)
+#define SYSCFG_CFGR2_PA6_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA6_CDEN_Pos)   /* 0x00080000 */
+#define SYSCFG_CFGR2_PA6_CDEN                 SYSCFG_CFGR2_PA6_CDEN_Msk              /*!< PA[6] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA13_CDEN_Pos            (20U)
+#define SYSCFG_CFGR2_PA13_CDEN_Msk            (0x1UL << SYSCFG_CFGR2_PA13_CDEN_Pos)  /* 0x00100000 */
+#define SYSCFG_CFGR2_PA13_CDEN                 SYSCFG_CFGR2_PA13_CDEN_Msk            /*!< PA[13] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB0_CDEN_Pos             (21U)
+#define SYSCFG_CFGR2_PB0_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB0_CDEN_Pos)   /* 0x00200000 */
+#define SYSCFG_CFGR2_PB0_CDEN                 SYSCFG_CFGR2_PB0_CDEN_Msk              /*!< PB[0] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB1_CDEN_Pos             (22U)
+#define SYSCFG_CFGR2_PB1_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB1_CDEN_Pos)   /* 0x00400000 */
+#define SYSCFG_CFGR2_PB1_CDEN                 SYSCFG_CFGR2_PB1_CDEN_Msk              /*!< PB[1] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB2_CDEN_Pos             (23U)
+#define SYSCFG_CFGR2_PB2_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB2_CDEN_Pos)   /* 0x00800000 */
+#define SYSCFG_CFGR2_PB2_CDEN                 SYSCFG_CFGR2_PB2_CDEN_Msk              /*!< PB[2] Clamping Diode Enable */
+/*****************  Bit definition for SYSCFG_ITLINEx ISR Wrapper register  ****************/
+#define SYSCFG_ITLINE0_SR_EWDG_Pos            (0U)
+#define SYSCFG_ITLINE0_SR_EWDG_Msk            (0x1UL << SYSCFG_ITLINE0_SR_EWDG_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE0_SR_EWDG                SYSCFG_ITLINE0_SR_EWDG_Msk       /*!< EWDG interrupt */
+#define SYSCFG_ITLINE2_SR_TAMPER_Pos          (0U)
+#define SYSCFG_ITLINE2_SR_TAMPER_Msk          (0x1UL << SYSCFG_ITLINE2_SR_TAMPER_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE2_SR_TAMPER              SYSCFG_ITLINE2_SR_TAMPER_Msk     /*!< TAMPER -> exti[21] interrupt */
+#define SYSCFG_ITLINE2_SR_RTC_Pos             (1U)
+#define SYSCFG_ITLINE2_SR_RTC_Msk             (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE2_SR_RTC                 SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos       (0U)
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC           SYSCFG_ITLINE3_SR_FLASH_ECC_Msk  /*!< Flash ITF ECC interrupt */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos       (1U)
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF           SYSCFG_ITLINE3_SR_FLASH_ITF_Msk  /*!< FLASH ITF interrupt */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos        (0U)
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk        (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL            SYSCFG_ITLINE4_SR_CLK_CTRL_Msk   /*!< RCC interrupt */
+#define SYSCFG_ITLINE5_SR_EXTI0_Pos           (0U)
+#define SYSCFG_ITLINE5_SR_EXTI0_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE5_SR_EXTI0               SYSCFG_ITLINE5_SR_EXTI0_Msk      /*!< External Interrupt 0 */
+#define SYSCFG_ITLINE5_SR_EXTI1_Pos           (1U)
+#define SYSCFG_ITLINE5_SR_EXTI1_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE5_SR_EXTI1               SYSCFG_ITLINE5_SR_EXTI1_Msk      /*!< External Interrupt 1 */
+#define SYSCFG_ITLINE6_SR_EXTI2_Pos           (0U)
+#define SYSCFG_ITLINE6_SR_EXTI2_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE6_SR_EXTI2               SYSCFG_ITLINE6_SR_EXTI2_Msk      /*!< External Interrupt 2 */
+#define SYSCFG_ITLINE6_SR_EXTI3_Pos           (1U)
+#define SYSCFG_ITLINE6_SR_EXTI3_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE6_SR_EXTI3               SYSCFG_ITLINE6_SR_EXTI3_Msk      /*!< External Interrupt 3 */
+#define SYSCFG_ITLINE7_SR_EXTI4_Pos           (0U)
+#define SYSCFG_ITLINE7_SR_EXTI4_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE7_SR_EXTI4               SYSCFG_ITLINE7_SR_EXTI4_Msk      /*!< External Interrupt 4 */
+#define SYSCFG_ITLINE7_SR_EXTI5_Pos           (1U)
+#define SYSCFG_ITLINE7_SR_EXTI5_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE7_SR_EXTI5               SYSCFG_ITLINE7_SR_EXTI5_Msk      /*!< External Interrupt 5 */
+#define SYSCFG_ITLINE7_SR_EXTI6_Pos           (2U)
+#define SYSCFG_ITLINE7_SR_EXTI6_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE7_SR_EXTI6               SYSCFG_ITLINE7_SR_EXTI6_Msk      /*!< External Interrupt 6 */
+#define SYSCFG_ITLINE7_SR_EXTI7_Pos           (3U)
+#define SYSCFG_ITLINE7_SR_EXTI7_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE7_SR_EXTI7               SYSCFG_ITLINE7_SR_EXTI7_Msk      /*!< External Interrupt 7 */
+#define SYSCFG_ITLINE7_SR_EXTI8_Pos           (4U)
+#define SYSCFG_ITLINE7_SR_EXTI8_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE7_SR_EXTI8               SYSCFG_ITLINE7_SR_EXTI8_Msk      /*!< External Interrupt 8 */
+#define SYSCFG_ITLINE7_SR_EXTI9_Pos           (5U)
+#define SYSCFG_ITLINE7_SR_EXTI9_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */
+#define SYSCFG_ITLINE7_SR_EXTI9               SYSCFG_ITLINE7_SR_EXTI9_Msk      /*!< External Interrupt 9 */
+#define SYSCFG_ITLINE7_SR_EXTI10_Pos          (6U)
+#define SYSCFG_ITLINE7_SR_EXTI10_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */
+#define SYSCFG_ITLINE7_SR_EXTI10              SYSCFG_ITLINE7_SR_EXTI10_Msk     /*!< External Interrupt 10 */
+#define SYSCFG_ITLINE7_SR_EXTI11_Pos          (7U)
+#define SYSCFG_ITLINE7_SR_EXTI11_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */
+#define SYSCFG_ITLINE7_SR_EXTI11              SYSCFG_ITLINE7_SR_EXTI11_Msk     /*!< External Interrupt 11 */
+#define SYSCFG_ITLINE7_SR_EXTI12_Pos          (8U)
+#define SYSCFG_ITLINE7_SR_EXTI12_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */
+#define SYSCFG_ITLINE7_SR_EXTI12              SYSCFG_ITLINE7_SR_EXTI12_Msk     /*!< External Interrupt 12 */
+#define SYSCFG_ITLINE7_SR_EXTI13_Pos          (9U)
+#define SYSCFG_ITLINE7_SR_EXTI13_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */
+#define SYSCFG_ITLINE7_SR_EXTI13              SYSCFG_ITLINE7_SR_EXTI13_Msk     /*!< External Interrupt 13 */
+#define SYSCFG_ITLINE7_SR_EXTI14_Pos          (10U)
+#define SYSCFG_ITLINE7_SR_EXTI14_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */
+#define SYSCFG_ITLINE7_SR_EXTI14              SYSCFG_ITLINE7_SR_EXTI14_Msk     /*!< External Interrupt 14 */
+#define SYSCFG_ITLINE7_SR_EXTI15_Pos          (11U)
+#define SYSCFG_ITLINE7_SR_EXTI15_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */
+#define SYSCFG_ITLINE7_SR_EXTI15              SYSCFG_ITLINE7_SR_EXTI15_Msk     /*!< External Interrupt 15 */
+#define SYSCFG_ITLINE8_SR_USB_Pos             (2U)
+#define SYSCFG_ITLINE8_SR_USB_Msk             (0x1UL << SYSCFG_ITLINE8_SR_USB_Pos)   /*!< 0x00000004 */
+#define SYSCFG_ITLINE8_SR_USB                 SYSCFG_ITLINE8_SR_USB_Msk              /*!< USB Interrupt */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos        (0U)
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk        (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1            SYSCFG_ITLINE9_SR_DMA1_CH1_Msk   /*!< DMA1 Channel 1 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos       (0U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2           SYSCFG_ITLINE10_SR_DMA1_CH2_Msk  /*!< DMA1 Channel 2 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos       (1U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3           SYSCFG_ITLINE10_SR_DMA1_CH3_Msk  /*!< DMA2 Channel 3 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos        (0U)
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk        (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE11_SR_DMAMUX1            SYSCFG_ITLINE11_SR_DMAMUX1_Msk    /*!< DMAMUX Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos       (1U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4           SYSCFG_ITLINE11_SR_DMA1_CH4_Msk  /*!< DMA1 Channel 4 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos       (2U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5           SYSCFG_ITLINE11_SR_DMA1_CH5_Msk  /*!< DMA1 Channel 5 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH6_Pos       (3U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH6_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH6_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH6           SYSCFG_ITLINE11_SR_DMA1_CH6_Msk  /*!< DMA1 Channel 6 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH7_Pos       (4U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH7_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH7_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH7           SYSCFG_ITLINE11_SR_DMA1_CH7_Msk  /*!< DMA1 Channel 7 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA2_CH1_Pos       (5U)
+#define SYSCFG_ITLINE11_SR_DMA2_CH1_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH1_Pos) /*!< 0x00000020 */
+#define SYSCFG_ITLINE11_SR_DMA2_CH1           SYSCFG_ITLINE11_SR_DMA2_CH1_Msk   /*!< DMA2 Channel 1 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA2_CH2_Pos       (6U)
+#define SYSCFG_ITLINE11_SR_DMA2_CH2_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH2_Pos) /*!< 0x00000040 */
+#define SYSCFG_ITLINE11_SR_DMA2_CH2           SYSCFG_ITLINE11_SR_DMA2_CH2_Msk  /*!< DMA2 Channel 2 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA2_CH3_Pos       (7U)
+#define SYSCFG_ITLINE11_SR_DMA2_CH3_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH3_Pos) /*!< 0x00000080 */
+#define SYSCFG_ITLINE11_SR_DMA2_CH3           SYSCFG_ITLINE11_SR_DMA2_CH3_Msk  /*!< DMA2 Channel 3 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA2_CH4_Pos       (8U)
+#define SYSCFG_ITLINE11_SR_DMA2_CH4_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH4_Pos) /*!< 0x00000100 */
+#define SYSCFG_ITLINE11_SR_DMA2_CH4           SYSCFG_ITLINE11_SR_DMA2_CH4_Msk  /*!< DMA2 Channel 4 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA2_CH5_Pos       (9U)
+#define SYSCFG_ITLINE11_SR_DMA2_CH5_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH5_Pos) /*!< 0x00000200 */
+#define SYSCFG_ITLINE11_SR_DMA2_CH5           SYSCFG_ITLINE11_SR_DMA2_CH5_Msk  /*!< DMA2 Channel 5 Interrupt */
+#define SYSCFG_ITLINE12_SR_ADC_Pos            (0U)
+#define SYSCFG_ITLINE12_SR_ADC_Msk            (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE12_SR_ADC                SYSCFG_ITLINE12_SR_ADC_Msk       /*!< ADC Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos       (0U)
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU           SYSCFG_ITLINE13_SR_TIM1_CCU_Msk  /*!< TIM1 CCU Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos       (1U)
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG           SYSCFG_ITLINE13_SR_TIM1_TRG_Msk  /*!< TIM1 TRG Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos       (2U)
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD           SYSCFG_ITLINE13_SR_TIM1_UPD_Msk  /*!< TIM1 UPD Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos       (3U)
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK           SYSCFG_ITLINE13_SR_TIM1_BRK_Msk  /*!< TIM1 BRK Interrupt */
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos        (0U)
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk        (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE14_SR_TIM1_CC            SYSCFG_ITLINE14_SR_TIM1_CC_Msk   /*!< TIM1 CC Interrupt */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos       (0U)
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk       (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB           SYSCFG_ITLINE16_SR_TIM3_GLB_Msk  /*!< TIM3 GLB Interrupt */
+#define SYSCFG_ITLINE16_SR_TIM4_GLB_Pos       (1U)
+#define SYSCFG_ITLINE16_SR_TIM4_GLB_Msk       (0x1UL << SYSCFG_ITLINE16_SR_TIM4_GLB_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE16_SR_TIM4_GLB           SYSCFG_ITLINE16_SR_TIM4_GLB_Msk  /*!< TIM4 GLB Interrupt */
+#define SYSCFG_ITLINE17_SR_TIM6_GLB_Pos       (0U)
+#define SYSCFG_ITLINE17_SR_TIM6_GLB_Msk       (0x1UL << SYSCFG_ITLINE17_SR_TIM6_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE17_SR_TIM6_GLB           SYSCFG_ITLINE17_SR_TIM6_GLB_Msk  /*!< TIM6 GLB Interrupt */
+#define SYSCFG_ITLINE18_SR_TIM7_GLB_Pos       (0U)
+#define SYSCFG_ITLINE18_SR_TIM7_GLB_Msk       (0x1UL << SYSCFG_ITLINE18_SR_TIM7_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE18_SR_TIM7_GLB           SYSCFG_ITLINE18_SR_TIM7_GLB_Msk  /*!< TIM7 GLB Interrupt */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos      (0U)
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk      (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB          SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */
+#define SYSCFG_ITLINE20_SR_TIM15_GLB_Pos      (0U)
+#define SYSCFG_ITLINE20_SR_TIM15_GLB_Msk      (0x1UL << SYSCFG_ITLINE20_SR_TIM15_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE20_SR_TIM15_GLB          SYSCFG_ITLINE20_SR_TIM15_GLB_Msk /*!< TIM15 GLB Interrupt */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos      (0U)
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk      (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB          SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos      (0U)
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk      (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB          SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos       (0U)
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk       (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB           SYSCFG_ITLINE23_SR_I2C1_GLB_Msk  /*!< I2C1 GLB Interrupt -> exti[23] */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos       (0U)
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk       (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB           SYSCFG_ITLINE24_SR_I2C2_GLB_Msk  /*!< I2C2 GLB Interrupt  -> exti[22]*/
+#define SYSCFG_ITLINE24_SR_I2C3_GLB_Pos       (1U)
+#define SYSCFG_ITLINE24_SR_I2C3_GLB_Msk       (0x1UL << SYSCFG_ITLINE24_SR_I2C3_GLB_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE24_SR_I2C3_GLB           SYSCFG_ITLINE24_SR_I2C3_GLB_Msk  /*!< I2C3 GLB Interrupt  -> exti[24]*/
+#define SYSCFG_ITLINE25_SR_SPI1_Pos           (0U)
+#define SYSCFG_ITLINE25_SR_SPI1_Msk           (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE25_SR_SPI1               SYSCFG_ITLINE25_SR_SPI1_Msk      /*!< SPI1 Interrupt */
+#define SYSCFG_ITLINE26_SR_SPI2_Pos           (0U)
+#define SYSCFG_ITLINE26_SR_SPI2_Msk           (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE26_SR_SPI2               SYSCFG_ITLINE26_SR_SPI2_Msk      /*!< SPI2  Interrupt */
+#define SYSCFG_ITLINE26_SR_SPI3_Pos           (1U)
+#define SYSCFG_ITLINE26_SR_SPI3_Msk           (0x1UL << SYSCFG_ITLINE26_SR_SPI3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE26_SR_SPI3               SYSCFG_ITLINE26_SR_SPI3_Msk      /*!< SPI3  Interrupt */
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos     (0U)
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk     (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE27_SR_USART1_GLB         SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos     (0U)
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk     (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE28_SR_USART2_GLB         SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */
+#define SYSCFG_ITLINE29_SR_USART3_GLB_Pos     (0U)
+#define SYSCFG_ITLINE29_SR_USART3_GLB_Msk     (0x1UL << SYSCFG_ITLINE29_SR_USART3_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE29_SR_USART3_GLB         SYSCFG_ITLINE29_SR_USART3_GLB_Msk /*!< USART3 GLB Interrupt */
+#define SYSCFG_ITLINE29_SR_USART4_GLB_Pos     (1U)
+#define SYSCFG_ITLINE29_SR_USART4_GLB_Msk     (0x1UL << SYSCFG_ITLINE29_SR_USART4_GLB_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE29_SR_USART4_GLB         SYSCFG_ITLINE29_SR_USART4_GLB_Msk /*!< USART4 GLB Interrupt */
+#define SYSCFG_ITLINE29_SR_USART5_GLB_Pos     (3U)
+#define SYSCFG_ITLINE29_SR_USART5_GLB_Msk     (0x1UL << SYSCFG_ITLINE29_SR_USART5_GLB_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE29_SR_USART5_GLB         SYSCFG_ITLINE29_SR_USART5_GLB_Msk /*!< USART5 GLB Interrupt */
+#define SYSCFG_ITLINE29_SR_USART6_GLB_Pos     (4U)
+#define SYSCFG_ITLINE29_SR_USART6_GLB_Msk     (0x1UL << SYSCFG_ITLINE29_SR_USART6_GLB_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE29_SR_USART6_GLB         SYSCFG_ITLINE29_SR_USART6_GLB_Msk /*!< USART6 GLB Interrupt */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    TIM                                     */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for TIM_CR1 register  ********************/
+#define TIM_CR1_CEN_Pos           (0U)
+#define TIM_CR1_CEN_Msk           (0x1UL << TIM_CR1_CEN_Pos)                   /*!< 0x00000001 */
+#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              /*!<Counter enable */
+#define TIM_CR1_UDIS_Pos          (1U)
+#define TIM_CR1_UDIS_Msk          (0x1UL << TIM_CR1_UDIS_Pos)                  /*!< 0x00000002 */
+#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             /*!<Update disable */
+#define TIM_CR1_URS_Pos           (2U)
+#define TIM_CR1_URS_Msk           (0x1UL << TIM_CR1_URS_Pos)                   /*!< 0x00000004 */
+#define TIM_CR1_URS               TIM_CR1_URS_Msk                              /*!<Update request source */
+#define TIM_CR1_OPM_Pos           (3U)
+#define TIM_CR1_OPM_Msk           (0x1UL << TIM_CR1_OPM_Pos)                   /*!< 0x00000008 */
+#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              /*!<One pulse mode */
+#define TIM_CR1_DIR_Pos           (4U)
+#define TIM_CR1_DIR_Msk           (0x1UL << TIM_CR1_DIR_Pos)                   /*!< 0x00000010 */
+#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              /*!<Direction */
+
+#define TIM_CR1_CMS_Pos           (5U)
+#define TIM_CR1_CMS_Msk           (0x3UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000060 */
+#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              /*!<CMS[1:0] bits (Center-aligned mode selection) */
+#define TIM_CR1_CMS_0             (0x1UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR1_CMS_1             (0x2UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR1_ARPE_Pos          (7U)
+#define TIM_CR1_ARPE_Msk          (0x1UL << TIM_CR1_ARPE_Pos)                  /*!< 0x00000080 */
+#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             /*!<Auto-reload preload enable */
+
+#define TIM_CR1_CKD_Pos           (8U)
+#define TIM_CR1_CKD_Msk           (0x3UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000300 */
+#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              /*!<CKD[1:0] bits (clock division) */
+#define TIM_CR1_CKD_0             (0x1UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000100 */
+#define TIM_CR1_CKD_1             (0x2UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000200 */
+
+#define TIM_CR1_UIFREMAP_Pos      (11U)
+#define TIM_CR1_UIFREMAP_Msk      (0x1UL << TIM_CR1_UIFREMAP_Pos)              /*!< 0x00000800 */
+#define TIM_CR1_UIFREMAP          TIM_CR1_UIFREMAP_Msk                         /*!<Update interrupt flag remap */
+
+/*******************  Bit definition for TIM_CR2 register  ********************/
+#define TIM_CR2_CCPC_Pos          (0U)
+#define TIM_CR2_CCPC_Msk          (0x1UL << TIM_CR2_CCPC_Pos)                  /*!< 0x00000001 */
+#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             /*!<Capture/Compare Preloaded Control */
+#define TIM_CR2_CCUS_Pos          (2U)
+#define TIM_CR2_CCUS_Msk          (0x1UL << TIM_CR2_CCUS_Pos)                  /*!< 0x00000004 */
+#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             /*!<Capture/Compare Control Update Selection */
+#define TIM_CR2_CCDS_Pos          (3U)
+#define TIM_CR2_CCDS_Msk          (0x1UL << TIM_CR2_CCDS_Pos)                  /*!< 0x00000008 */
+#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             /*!<Capture/Compare DMA Selection */
+
+#define TIM_CR2_MMS_Pos           (4U)
+#define TIM_CR2_MMS_Msk           (0x7UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000070 */
+#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS_0             (0x1UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000010 */
+#define TIM_CR2_MMS_1             (0x2UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR2_MMS_2             (0x4UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR2_TI1S_Pos          (7U)
+#define TIM_CR2_TI1S_Msk          (0x1UL << TIM_CR2_TI1S_Pos)                  /*!< 0x00000080 */
+#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             /*!<TI1 Selection */
+#define TIM_CR2_OIS1_Pos          (8U)
+#define TIM_CR2_OIS1_Msk          (0x1UL << TIM_CR2_OIS1_Pos)                  /*!< 0x00000100 */
+#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             /*!<Output Idle state 1 (OC1 output) */
+#define TIM_CR2_OIS1N_Pos         (9U)
+#define TIM_CR2_OIS1N_Msk         (0x1UL << TIM_CR2_OIS1N_Pos)                 /*!< 0x00000200 */
+#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            /*!<Output Idle state 1 (OC1N output) */
+#define TIM_CR2_OIS2_Pos          (10U)
+#define TIM_CR2_OIS2_Msk          (0x1UL << TIM_CR2_OIS2_Pos)                  /*!< 0x00000400 */
+#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             /*!<Output Idle state 2 (OC2 output) */
+#define TIM_CR2_OIS2N_Pos         (11U)
+#define TIM_CR2_OIS2N_Msk         (0x1UL << TIM_CR2_OIS2N_Pos)                 /*!< 0x00000800 */
+#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            /*!<Output Idle state 2 (OC2N output) */
+#define TIM_CR2_OIS3_Pos          (12U)
+#define TIM_CR2_OIS3_Msk          (0x1UL << TIM_CR2_OIS3_Pos)                  /*!< 0x00001000 */
+#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             /*!<Output Idle state 3 (OC3 output) */
+#define TIM_CR2_OIS3N_Pos         (13U)
+#define TIM_CR2_OIS3N_Msk         (0x1UL << TIM_CR2_OIS3N_Pos)                 /*!< 0x00002000 */
+#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            /*!<Output Idle state 3 (OC3N output) */
+#define TIM_CR2_OIS4_Pos          (14U)
+#define TIM_CR2_OIS4_Msk          (0x1UL << TIM_CR2_OIS4_Pos)                  /*!< 0x00004000 */
+#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             /*!<Output Idle state 4 (OC4 output) */
+#define TIM_CR2_OIS5_Pos          (16U)
+#define TIM_CR2_OIS5_Msk          (0x1UL << TIM_CR2_OIS5_Pos)                  /*!< 0x00010000 */
+#define TIM_CR2_OIS5              TIM_CR2_OIS5_Msk                             /*!<Output Idle state 5 (OC5 output) */
+#define TIM_CR2_OIS6_Pos          (18U)
+#define TIM_CR2_OIS6_Msk          (0x1UL << TIM_CR2_OIS6_Pos)                  /*!< 0x00040000 */
+#define TIM_CR2_OIS6              TIM_CR2_OIS6_Msk                             /*!<Output Idle state 6 (OC6 output) */
+
+#define TIM_CR2_MMS2_Pos          (20U)
+#define TIM_CR2_MMS2_Msk          (0xFUL << TIM_CR2_MMS2_Pos)                  /*!< 0x00F00000 */
+#define TIM_CR2_MMS2              TIM_CR2_MMS2_Msk                             /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS2_0            (0x1UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00100000 */
+#define TIM_CR2_MMS2_1            (0x2UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00200000 */
+#define TIM_CR2_MMS2_2            (0x4UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00400000 */
+#define TIM_CR2_MMS2_3            (0x8UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00800000 */
+
+/*******************  Bit definition for TIM_SMCR register  *******************/
+#define TIM_SMCR_SMS_Pos          (0U)
+#define TIM_SMCR_SMS_Msk          (0x10007UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010007 */
+#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             /*!<SMS[2:0] bits (Slave mode selection) */
+#define TIM_SMCR_SMS_0            (0x00001UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000001 */
+#define TIM_SMCR_SMS_1            (0x00002UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000002 */
+#define TIM_SMCR_SMS_2            (0x00004UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000004 */
+#define TIM_SMCR_SMS_3            (0x10000UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010000 */
+
+#define TIM_SMCR_OCCS_Pos         (3U)
+#define TIM_SMCR_OCCS_Msk         (0x1UL << TIM_SMCR_OCCS_Pos)                 /*!< 0x00000008 */
+#define TIM_SMCR_OCCS             TIM_SMCR_OCCS_Msk                            /*!< OCREF clear selection */
+
+#define TIM_SMCR_TS_Pos           (4U)
+#define TIM_SMCR_TS_Msk           (0x30007UL << TIM_SMCR_TS_Pos)               /*!< 0x00300070 */
+#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              /*!<TS[2:0] bits (Trigger selection) */
+#define TIM_SMCR_TS_0             (0x00001UL << TIM_SMCR_TS_Pos)               /*!< 0x00000010 */
+#define TIM_SMCR_TS_1             (0x00002UL << TIM_SMCR_TS_Pos)               /*!< 0x00000020 */
+#define TIM_SMCR_TS_2             (0x00004UL << TIM_SMCR_TS_Pos)               /*!< 0x00000040 */
+#define TIM_SMCR_TS_3             (0x10000UL << TIM_SMCR_TS_Pos)               /*!< 0x00100000 */
+#define TIM_SMCR_TS_4             (0x20000UL << TIM_SMCR_TS_Pos)               /*!< 0x00200000 */
+
+#define TIM_SMCR_MSM_Pos          (7U)
+#define TIM_SMCR_MSM_Msk          (0x1UL << TIM_SMCR_MSM_Pos)                  /*!< 0x00000080 */
+#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             /*!<Master/slave mode */
+
+#define TIM_SMCR_ETF_Pos          (8U)
+#define TIM_SMCR_ETF_Msk          (0xFUL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000F00 */
+#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             /*!<ETF[3:0] bits (External trigger filter) */
+#define TIM_SMCR_ETF_0            (0x1UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000100 */
+#define TIM_SMCR_ETF_1            (0x2UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000200 */
+#define TIM_SMCR_ETF_2            (0x4UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000400 */
+#define TIM_SMCR_ETF_3            (0x8UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000800 */
+
+#define TIM_SMCR_ETPS_Pos         (12U)
+#define TIM_SMCR_ETPS_Msk         (0x3UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00003000 */
+#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            /*!<ETPS[1:0] bits (External trigger prescaler) */
+#define TIM_SMCR_ETPS_0           (0x1UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00001000 */
+#define TIM_SMCR_ETPS_1           (0x2UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00002000 */
+
+#define TIM_SMCR_ECE_Pos          (14U)
+#define TIM_SMCR_ECE_Msk          (0x1UL << TIM_SMCR_ECE_Pos)                  /*!< 0x00004000 */
+#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             /*!<External clock enable */
+#define TIM_SMCR_ETP_Pos          (15U)
+#define TIM_SMCR_ETP_Msk          (0x1UL << TIM_SMCR_ETP_Pos)                  /*!< 0x00008000 */
+#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             /*!<External trigger polarity */
+
+/*******************  Bit definition for TIM_DIER register  *******************/
+#define TIM_DIER_UIE_Pos          (0U)
+#define TIM_DIER_UIE_Msk          (0x1UL << TIM_DIER_UIE_Pos)                  /*!< 0x00000001 */
+#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             /*!<Update interrupt enable */
+#define TIM_DIER_CC1IE_Pos        (1U)
+#define TIM_DIER_CC1IE_Msk        (0x1UL << TIM_DIER_CC1IE_Pos)                /*!< 0x00000002 */
+#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           /*!<Capture/Compare 1 interrupt enable */
+#define TIM_DIER_CC2IE_Pos        (2U)
+#define TIM_DIER_CC2IE_Msk        (0x1UL << TIM_DIER_CC2IE_Pos)                /*!< 0x00000004 */
+#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           /*!<Capture/Compare 2 interrupt enable */
+#define TIM_DIER_CC3IE_Pos        (3U)
+#define TIM_DIER_CC3IE_Msk        (0x1UL << TIM_DIER_CC3IE_Pos)                /*!< 0x00000008 */
+#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           /*!<Capture/Compare 3 interrupt enable */
+#define TIM_DIER_CC4IE_Pos        (4U)
+#define TIM_DIER_CC4IE_Msk        (0x1UL << TIM_DIER_CC4IE_Pos)                /*!< 0x00000010 */
+#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           /*!<Capture/Compare 4 interrupt enable */
+#define TIM_DIER_COMIE_Pos        (5U)
+#define TIM_DIER_COMIE_Msk        (0x1UL << TIM_DIER_COMIE_Pos)                /*!< 0x00000020 */
+#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           /*!<COM interrupt enable */
+#define TIM_DIER_TIE_Pos          (6U)
+#define TIM_DIER_TIE_Msk          (0x1UL << TIM_DIER_TIE_Pos)                  /*!< 0x00000040 */
+#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             /*!<Trigger interrupt enable */
+#define TIM_DIER_BIE_Pos          (7U)
+#define TIM_DIER_BIE_Msk          (0x1UL << TIM_DIER_BIE_Pos)                  /*!< 0x00000080 */
+#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             /*!<Break interrupt enable */
+#define TIM_DIER_UDE_Pos          (8U)
+#define TIM_DIER_UDE_Msk          (0x1UL << TIM_DIER_UDE_Pos)                  /*!< 0x00000100 */
+#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             /*!<Update DMA request enable */
+#define TIM_DIER_CC1DE_Pos        (9U)
+#define TIM_DIER_CC1DE_Msk        (0x1UL << TIM_DIER_CC1DE_Pos)                /*!< 0x00000200 */
+#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           /*!<Capture/Compare 1 DMA request enable */
+#define TIM_DIER_CC2DE_Pos        (10U)
+#define TIM_DIER_CC2DE_Msk        (0x1UL << TIM_DIER_CC2DE_Pos)                /*!< 0x00000400 */
+#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           /*!<Capture/Compare 2 DMA request enable */
+#define TIM_DIER_CC3DE_Pos        (11U)
+#define TIM_DIER_CC3DE_Msk        (0x1UL << TIM_DIER_CC3DE_Pos)                /*!< 0x00000800 */
+#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           /*!<Capture/Compare 3 DMA request enable */
+#define TIM_DIER_CC4DE_Pos        (12U)
+#define TIM_DIER_CC4DE_Msk        (0x1UL << TIM_DIER_CC4DE_Pos)                /*!< 0x00001000 */
+#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           /*!<Capture/Compare 4 DMA request enable */
+#define TIM_DIER_COMDE_Pos        (13U)
+#define TIM_DIER_COMDE_Msk        (0x1UL << TIM_DIER_COMDE_Pos)                /*!< 0x00002000 */
+#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           /*!<COM DMA request enable */
+#define TIM_DIER_TDE_Pos          (14U)
+#define TIM_DIER_TDE_Msk          (0x1UL << TIM_DIER_TDE_Pos)                  /*!< 0x00004000 */
+#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             /*!<Trigger DMA request enable */
+
+/********************  Bit definition for TIM_SR register  ********************/
+#define TIM_SR_UIF_Pos            (0U)
+#define TIM_SR_UIF_Msk            (0x1UL << TIM_SR_UIF_Pos)                    /*!< 0x00000001 */
+#define TIM_SR_UIF                TIM_SR_UIF_Msk                               /*!<Update interrupt Flag */
+#define TIM_SR_CC1IF_Pos          (1U)
+#define TIM_SR_CC1IF_Msk          (0x1UL << TIM_SR_CC1IF_Pos)                  /*!< 0x00000002 */
+#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             /*!<Capture/Compare 1 interrupt Flag */
+#define TIM_SR_CC2IF_Pos          (2U)
+#define TIM_SR_CC2IF_Msk          (0x1UL << TIM_SR_CC2IF_Pos)                  /*!< 0x00000004 */
+#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             /*!<Capture/Compare 2 interrupt Flag */
+#define TIM_SR_CC3IF_Pos          (3U)
+#define TIM_SR_CC3IF_Msk          (0x1UL << TIM_SR_CC3IF_Pos)                  /*!< 0x00000008 */
+#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             /*!<Capture/Compare 3 interrupt Flag */
+#define TIM_SR_CC4IF_Pos          (4U)
+#define TIM_SR_CC4IF_Msk          (0x1UL << TIM_SR_CC4IF_Pos)                  /*!< 0x00000010 */
+#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             /*!<Capture/Compare 4 interrupt Flag */
+#define TIM_SR_COMIF_Pos          (5U)
+#define TIM_SR_COMIF_Msk          (0x1UL << TIM_SR_COMIF_Pos)                  /*!< 0x00000020 */
+#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             /*!<COM interrupt Flag */
+#define TIM_SR_TIF_Pos            (6U)
+#define TIM_SR_TIF_Msk            (0x1UL << TIM_SR_TIF_Pos)                    /*!< 0x00000040 */
+#define TIM_SR_TIF                TIM_SR_TIF_Msk                               /*!<Trigger interrupt Flag */
+#define TIM_SR_BIF_Pos            (7U)
+#define TIM_SR_BIF_Msk            (0x1UL << TIM_SR_BIF_Pos)                    /*!< 0x00000080 */
+#define TIM_SR_BIF                TIM_SR_BIF_Msk                               /*!<Break interrupt Flag */
+#define TIM_SR_B2IF_Pos           (8U)
+#define TIM_SR_B2IF_Msk           (0x1UL << TIM_SR_B2IF_Pos)                   /*!< 0x00000100 */
+#define TIM_SR_B2IF               TIM_SR_B2IF_Msk                              /*!<Break 2 interrupt Flag */
+#define TIM_SR_CC1OF_Pos          (9U)
+#define TIM_SR_CC1OF_Msk          (0x1UL << TIM_SR_CC1OF_Pos)                  /*!< 0x00000200 */
+#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             /*!<Capture/Compare 1 Overcapture Flag */
+#define TIM_SR_CC2OF_Pos          (10U)
+#define TIM_SR_CC2OF_Msk          (0x1UL << TIM_SR_CC2OF_Pos)                  /*!< 0x00000400 */
+#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             /*!<Capture/Compare 2 Overcapture Flag */
+#define TIM_SR_CC3OF_Pos          (11U)
+#define TIM_SR_CC3OF_Msk          (0x1UL << TIM_SR_CC3OF_Pos)                  /*!< 0x00000800 */
+#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             /*!<Capture/Compare 3 Overcapture Flag */
+#define TIM_SR_CC4OF_Pos          (12U)
+#define TIM_SR_CC4OF_Msk          (0x1UL << TIM_SR_CC4OF_Pos)                  /*!< 0x00001000 */
+#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             /*!<Capture/Compare 4 Overcapture Flag */
+#define TIM_SR_SBIF_Pos           (13U)
+#define TIM_SR_SBIF_Msk           (0x1UL << TIM_SR_SBIF_Pos)                   /*!< 0x00002000 */
+#define TIM_SR_SBIF               TIM_SR_SBIF_Msk                              /*!<System Break interrupt Flag */
+#define TIM_SR_CC5IF_Pos          (16U)
+#define TIM_SR_CC5IF_Msk          (0x1UL << TIM_SR_CC5IF_Pos)                  /*!< 0x00010000 */
+#define TIM_SR_CC5IF              TIM_SR_CC5IF_Msk                             /*!<Capture/Compare 5 interrupt Flag */
+#define TIM_SR_CC6IF_Pos          (17U)
+#define TIM_SR_CC6IF_Msk          (0x1UL << TIM_SR_CC6IF_Pos)                  /*!< 0x00020000 */
+#define TIM_SR_CC6IF              TIM_SR_CC6IF_Msk                             /*!<Capture/Compare 6 interrupt Flag */
+
+
+/*******************  Bit definition for TIM_EGR register  ********************/
+#define TIM_EGR_UG_Pos            (0U)
+#define TIM_EGR_UG_Msk            (0x1UL << TIM_EGR_UG_Pos)                    /*!< 0x00000001 */
+#define TIM_EGR_UG                TIM_EGR_UG_Msk                               /*!<Update Generation */
+#define TIM_EGR_CC1G_Pos          (1U)
+#define TIM_EGR_CC1G_Msk          (0x1UL << TIM_EGR_CC1G_Pos)                  /*!< 0x00000002 */
+#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             /*!<Capture/Compare 1 Generation */
+#define TIM_EGR_CC2G_Pos          (2U)
+#define TIM_EGR_CC2G_Msk          (0x1UL << TIM_EGR_CC2G_Pos)                  /*!< 0x00000004 */
+#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             /*!<Capture/Compare 2 Generation */
+#define TIM_EGR_CC3G_Pos          (3U)
+#define TIM_EGR_CC3G_Msk          (0x1UL << TIM_EGR_CC3G_Pos)                  /*!< 0x00000008 */
+#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             /*!<Capture/Compare 3 Generation */
+#define TIM_EGR_CC4G_Pos          (4U)
+#define TIM_EGR_CC4G_Msk          (0x1UL << TIM_EGR_CC4G_Pos)                  /*!< 0x00000010 */
+#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             /*!<Capture/Compare 4 Generation */
+#define TIM_EGR_COMG_Pos          (5U)
+#define TIM_EGR_COMG_Msk          (0x1UL << TIM_EGR_COMG_Pos)                  /*!< 0x00000020 */
+#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             /*!<Capture/Compare Control Update Generation */
+#define TIM_EGR_TG_Pos            (6U)
+#define TIM_EGR_TG_Msk            (0x1UL << TIM_EGR_TG_Pos)                    /*!< 0x00000040 */
+#define TIM_EGR_TG                TIM_EGR_TG_Msk                               /*!<Trigger Generation */
+#define TIM_EGR_BG_Pos            (7U)
+#define TIM_EGR_BG_Msk            (0x1UL << TIM_EGR_BG_Pos)                    /*!< 0x00000080 */
+#define TIM_EGR_BG                TIM_EGR_BG_Msk                               /*!<Break Generation */
+#define TIM_EGR_B2G_Pos           (8U)
+#define TIM_EGR_B2G_Msk           (0x1UL << TIM_EGR_B2G_Pos)                   /*!< 0x00000100 */
+#define TIM_EGR_B2G               TIM_EGR_B2G_Msk                              /*!<Break 2 Generation */
+
+
+/******************  Bit definition for TIM_CCMR1 register  *******************/
+#define TIM_CCMR1_CC1S_Pos        (0U)
+#define TIM_CCMR1_CC1S_Msk        (0x3UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
+#define TIM_CCMR1_CC1S_0          (0x1UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR1_CC1S_1          (0x2UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR1_OC1FE_Pos       (2U)
+#define TIM_CCMR1_OC1FE_Msk       (0x1UL << TIM_CCMR1_OC1FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          /*!<Output Compare 1 Fast enable */
+#define TIM_CCMR1_OC1PE_Pos       (3U)
+#define TIM_CCMR1_OC1PE_Msk       (0x1UL << TIM_CCMR1_OC1PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          /*!<Output Compare 1 Preload enable */
+
+#define TIM_CCMR1_OC1M_Pos        (4U)
+#define TIM_CCMR1_OC1M_Msk        (0x1007UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
+#define TIM_CCMR1_OC1M_0          (0x0001UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR1_OC1M_1          (0x0002UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR1_OC1M_2          (0x0004UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR1_OC1M_3          (0x1000UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR1_OC1CE_Pos       (7U)
+#define TIM_CCMR1_OC1CE_Msk       (0x1UL << TIM_CCMR1_OC1CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          /*!<Output Compare 1 Clear Enable */
+
+#define TIM_CCMR1_CC2S_Pos        (8U)
+#define TIM_CCMR1_CC2S_Msk        (0x3UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
+#define TIM_CCMR1_CC2S_0          (0x1UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR1_CC2S_1          (0x2UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR1_OC2FE_Pos       (10U)
+#define TIM_CCMR1_OC2FE_Msk       (0x1UL << TIM_CCMR1_OC2FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          /*!<Output Compare 2 Fast enable */
+#define TIM_CCMR1_OC2PE_Pos       (11U)
+#define TIM_CCMR1_OC2PE_Msk       (0x1UL << TIM_CCMR1_OC2PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          /*!<Output Compare 2 Preload enable */
+
+#define TIM_CCMR1_OC2M_Pos        (12U)
+#define TIM_CCMR1_OC2M_Msk        (0x1007UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
+#define TIM_CCMR1_OC2M_0          (0x0001UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR1_OC2M_1          (0x0002UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR1_OC2M_2          (0x0004UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR1_OC2M_3          (0x1000UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR1_OC2CE_Pos       (15U)
+#define TIM_CCMR1_OC2CE_Msk       (0x1UL << TIM_CCMR1_OC2CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          /*!<Output Compare 2 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR1_IC1PSC_Pos      (2U)
+#define TIM_CCMR1_IC1PSC_Msk      (0x3UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
+#define TIM_CCMR1_IC1PSC_0        (0x1UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR1_IC1PSC_1        (0x2UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR1_IC1F_Pos        (4U)
+#define TIM_CCMR1_IC1F_Msk        (0xFUL << TIM_CCMR1_IC1F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
+#define TIM_CCMR1_IC1F_0          (0x1UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR1_IC1F_1          (0x2UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR1_IC1F_2          (0x4UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR1_IC1F_3          (0x8UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR1_IC2PSC_Pos      (10U)
+#define TIM_CCMR1_IC2PSC_Msk      (0x3UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
+#define TIM_CCMR1_IC2PSC_0        (0x1UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR1_IC2PSC_1        (0x2UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR1_IC2F_Pos        (12U)
+#define TIM_CCMR1_IC2F_Msk        (0xFUL << TIM_CCMR1_IC2F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
+#define TIM_CCMR1_IC2F_0          (0x1UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR1_IC2F_1          (0x2UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR1_IC2F_2          (0x4UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR1_IC2F_3          (0x8UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR2 register  *******************/
+#define TIM_CCMR2_CC3S_Pos        (0U)
+#define TIM_CCMR2_CC3S_Msk        (0x3UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
+#define TIM_CCMR2_CC3S_0          (0x1UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR2_CC3S_1          (0x2UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR2_OC3FE_Pos       (2U)
+#define TIM_CCMR2_OC3FE_Msk       (0x1UL << TIM_CCMR2_OC3FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          /*!<Output Compare 3 Fast enable */
+#define TIM_CCMR2_OC3PE_Pos       (3U)
+#define TIM_CCMR2_OC3PE_Msk       (0x1UL << TIM_CCMR2_OC3PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          /*!<Output Compare 3 Preload enable */
+
+#define TIM_CCMR2_OC3M_Pos        (4U)
+#define TIM_CCMR2_OC3M_Msk        (0x1007UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
+#define TIM_CCMR2_OC3M_0          (0x0001UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR2_OC3M_1          (0x0002UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR2_OC3M_2          (0x0004UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR2_OC3M_3          (0x1000UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR2_OC3CE_Pos       (7U)
+#define TIM_CCMR2_OC3CE_Msk       (0x1UL << TIM_CCMR2_OC3CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          /*!<Output Compare 3 Clear Enable */
+
+#define TIM_CCMR2_CC4S_Pos        (8U)
+#define TIM_CCMR2_CC4S_Msk        (0x3UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
+#define TIM_CCMR2_CC4S_0          (0x1UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR2_CC4S_1          (0x2UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR2_OC4FE_Pos       (10U)
+#define TIM_CCMR2_OC4FE_Msk       (0x1UL << TIM_CCMR2_OC4FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          /*!<Output Compare 4 Fast enable */
+#define TIM_CCMR2_OC4PE_Pos       (11U)
+#define TIM_CCMR2_OC4PE_Msk       (0x1UL << TIM_CCMR2_OC4PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          /*!<Output Compare 4 Preload enable */
+
+#define TIM_CCMR2_OC4M_Pos        (12U)
+#define TIM_CCMR2_OC4M_Msk        (0x1007UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
+#define TIM_CCMR2_OC4M_0          (0x0001UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR2_OC4M_1          (0x0002UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR2_OC4M_2          (0x0004UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR2_OC4M_3          (0x1000UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR2_OC4CE_Pos       (15U)
+#define TIM_CCMR2_OC4CE_Msk       (0x1UL << TIM_CCMR2_OC4CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          /*!<Output Compare 4 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR2_IC3PSC_Pos      (2U)
+#define TIM_CCMR2_IC3PSC_Msk      (0x3UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
+#define TIM_CCMR2_IC3PSC_0        (0x1UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR2_IC3PSC_1        (0x2UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR2_IC3F_Pos        (4U)
+#define TIM_CCMR2_IC3F_Msk        (0xFUL << TIM_CCMR2_IC3F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
+#define TIM_CCMR2_IC3F_0          (0x1UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR2_IC3F_1          (0x2UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR2_IC3F_2          (0x4UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR2_IC3F_3          (0x8UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR2_IC4PSC_Pos      (10U)
+#define TIM_CCMR2_IC4PSC_Msk      (0x3UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
+#define TIM_CCMR2_IC4PSC_0        (0x1UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR2_IC4PSC_1        (0x2UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR2_IC4F_Pos        (12U)
+#define TIM_CCMR2_IC4F_Msk        (0xFUL << TIM_CCMR2_IC4F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
+#define TIM_CCMR2_IC4F_0          (0x1UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR2_IC4F_1          (0x2UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR2_IC4F_2          (0x4UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR2_IC4F_3          (0x8UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR3 register  *******************/
+#define TIM_CCMR3_OC5FE_Pos       (2U)
+#define TIM_CCMR3_OC5FE_Msk       (0x1UL << TIM_CCMR3_OC5FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR3_OC5FE           TIM_CCMR3_OC5FE_Msk                          /*!<Output Compare 5 Fast enable */
+#define TIM_CCMR3_OC5PE_Pos       (3U)
+#define TIM_CCMR3_OC5PE_Msk       (0x1UL << TIM_CCMR3_OC5PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR3_OC5PE           TIM_CCMR3_OC5PE_Msk                          /*!<Output Compare 5 Preload enable */
+
+#define TIM_CCMR3_OC5M_Pos        (4U)
+#define TIM_CCMR3_OC5M_Msk        (0x1007UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR3_OC5M            TIM_CCMR3_OC5M_Msk                           /*!<OC5M[3:0] bits (Output Compare 5 Mode) */
+#define TIM_CCMR3_OC5M_0          (0x0001UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR3_OC5M_1          (0x0002UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR3_OC5M_2          (0x0004UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR3_OC5M_3          (0x1000UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR3_OC5CE_Pos       (7U)
+#define TIM_CCMR3_OC5CE_Msk       (0x1UL << TIM_CCMR3_OC5CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR3_OC5CE           TIM_CCMR3_OC5CE_Msk                          /*!<Output Compare 5 Clear Enable */
+
+#define TIM_CCMR3_OC6FE_Pos       (10U)
+#define TIM_CCMR3_OC6FE_Msk       (0x1UL << TIM_CCMR3_OC6FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR3_OC6FE           TIM_CCMR3_OC6FE_Msk                          /*!<Output Compare 6 Fast enable */
+#define TIM_CCMR3_OC6PE_Pos       (11U)
+#define TIM_CCMR3_OC6PE_Msk       (0x1UL << TIM_CCMR3_OC6PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR3_OC6PE           TIM_CCMR3_OC6PE_Msk                          /*!<Output Compare 6 Preload enable */
+
+#define TIM_CCMR3_OC6M_Pos        (12U)
+#define TIM_CCMR3_OC6M_Msk        (0x1007UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR3_OC6M            TIM_CCMR3_OC6M_Msk                           /*!<OC6M[3:0] bits (Output Compare 6 Mode) */
+#define TIM_CCMR3_OC6M_0          (0x0001UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR3_OC6M_1          (0x0002UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR3_OC6M_2          (0x0004UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR3_OC6M_3          (0x1000UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR3_OC6CE_Pos       (15U)
+#define TIM_CCMR3_OC6CE_Msk       (0x1UL << TIM_CCMR3_OC6CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR3_OC6CE           TIM_CCMR3_OC6CE_Msk                          /*!<Output Compare 6 Clear Enable */
+
+/*******************  Bit definition for TIM_CCER register  *******************/
+#define TIM_CCER_CC1E_Pos         (0U)
+#define TIM_CCER_CC1E_Msk         (0x1UL << TIM_CCER_CC1E_Pos)                 /*!< 0x00000001 */
+#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            /*!<Capture/Compare 1 output enable */
+#define TIM_CCER_CC1P_Pos         (1U)
+#define TIM_CCER_CC1P_Msk         (0x1UL << TIM_CCER_CC1P_Pos)                 /*!< 0x00000002 */
+#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            /*!<Capture/Compare 1 output Polarity */
+#define TIM_CCER_CC1NE_Pos        (2U)
+#define TIM_CCER_CC1NE_Msk        (0x1UL << TIM_CCER_CC1NE_Pos)                /*!< 0x00000004 */
+#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           /*!<Capture/Compare 1 Complementary output enable */
+#define TIM_CCER_CC1NP_Pos        (3U)
+#define TIM_CCER_CC1NP_Msk        (0x1UL << TIM_CCER_CC1NP_Pos)                /*!< 0x00000008 */
+#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           /*!<Capture/Compare 1 Complementary output Polarity */
+#define TIM_CCER_CC2E_Pos         (4U)
+#define TIM_CCER_CC2E_Msk         (0x1UL << TIM_CCER_CC2E_Pos)                 /*!< 0x00000010 */
+#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            /*!<Capture/Compare 2 output enable */
+#define TIM_CCER_CC2P_Pos         (5U)
+#define TIM_CCER_CC2P_Msk         (0x1UL << TIM_CCER_CC2P_Pos)                 /*!< 0x00000020 */
+#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            /*!<Capture/Compare 2 output Polarity */
+#define TIM_CCER_CC2NE_Pos        (6U)
+#define TIM_CCER_CC2NE_Msk        (0x1UL << TIM_CCER_CC2NE_Pos)                /*!< 0x00000040 */
+#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           /*!<Capture/Compare 2 Complementary output enable */
+#define TIM_CCER_CC2NP_Pos        (7U)
+#define TIM_CCER_CC2NP_Msk        (0x1UL << TIM_CCER_CC2NP_Pos)                /*!< 0x00000080 */
+#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           /*!<Capture/Compare 2 Complementary output Polarity */
+#define TIM_CCER_CC3E_Pos         (8U)
+#define TIM_CCER_CC3E_Msk         (0x1UL << TIM_CCER_CC3E_Pos)                 /*!< 0x00000100 */
+#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            /*!<Capture/Compare 3 output enable */
+#define TIM_CCER_CC3P_Pos         (9U)
+#define TIM_CCER_CC3P_Msk         (0x1UL << TIM_CCER_CC3P_Pos)                 /*!< 0x00000200 */
+#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            /*!<Capture/Compare 3 output Polarity */
+#define TIM_CCER_CC3NE_Pos        (10U)
+#define TIM_CCER_CC3NE_Msk        (0x1UL << TIM_CCER_CC3NE_Pos)                /*!< 0x00000400 */
+#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           /*!<Capture/Compare 3 Complementary output enable */
+#define TIM_CCER_CC3NP_Pos        (11U)
+#define TIM_CCER_CC3NP_Msk        (0x1UL << TIM_CCER_CC3NP_Pos)                /*!< 0x00000800 */
+#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           /*!<Capture/Compare 3 Complementary output Polarity */
+#define TIM_CCER_CC4E_Pos         (12U)
+#define TIM_CCER_CC4E_Msk         (0x1UL << TIM_CCER_CC4E_Pos)                 /*!< 0x00001000 */
+#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            /*!<Capture/Compare 4 output enable */
+#define TIM_CCER_CC4P_Pos         (13U)
+#define TIM_CCER_CC4P_Msk         (0x1UL << TIM_CCER_CC4P_Pos)                 /*!< 0x00002000 */
+#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            /*!<Capture/Compare 4 output Polarity */
+#define TIM_CCER_CC4NP_Pos        (15U)
+#define TIM_CCER_CC4NP_Msk        (0x1UL << TIM_CCER_CC4NP_Pos)                /*!< 0x00008000 */
+#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           /*!<Capture/Compare 4 Complementary output Polarity */
+#define TIM_CCER_CC5E_Pos         (16U)
+#define TIM_CCER_CC5E_Msk         (0x1UL << TIM_CCER_CC5E_Pos)                 /*!< 0x00010000 */
+#define TIM_CCER_CC5E             TIM_CCER_CC5E_Msk                            /*!<Capture/Compare 5 output enable */
+#define TIM_CCER_CC5P_Pos         (17U)
+#define TIM_CCER_CC5P_Msk         (0x1UL << TIM_CCER_CC5P_Pos)                 /*!< 0x00020000 */
+#define TIM_CCER_CC5P             TIM_CCER_CC5P_Msk                            /*!<Capture/Compare 5 output Polarity */
+#define TIM_CCER_CC6E_Pos         (20U)
+#define TIM_CCER_CC6E_Msk         (0x1UL << TIM_CCER_CC6E_Pos)                 /*!< 0x00100000 */
+#define TIM_CCER_CC6E             TIM_CCER_CC6E_Msk                            /*!<Capture/Compare 6 output enable */
+#define TIM_CCER_CC6P_Pos         (21U)
+#define TIM_CCER_CC6P_Msk         (0x1UL << TIM_CCER_CC6P_Pos)                 /*!< 0x00200000 */
+#define TIM_CCER_CC6P             TIM_CCER_CC6P_Msk                            /*!<Capture/Compare 6 output Polarity */
+
+/*******************  Bit definition for TIM_CNT register  ********************/
+#define TIM_CNT_CNT_Pos           (0U)
+#define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              /*!<Counter Value */
+#define TIM_CNT_UIFCPY_Pos        (31U)
+#define TIM_CNT_UIFCPY_Msk        (0x1UL << TIM_CNT_UIFCPY_Pos)                /*!< 0x80000000 */
+#define TIM_CNT_UIFCPY            TIM_CNT_UIFCPY_Msk                           /*!<Update interrupt flag copy (if UIFREMAP=1) */
+
+/*******************  Bit definition for TIM_PSC register  ********************/
+#define TIM_PSC_PSC_Pos           (0U)
+#define TIM_PSC_PSC_Msk           (0xFFFFUL << TIM_PSC_PSC_Pos)                /*!< 0x0000FFFF */
+#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              /*!<Prescaler Value */
+
+/*******************  Bit definition for TIM_ARR register  ********************/
+#define TIM_ARR_ARR_Pos           (0U)
+#define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              /*!<Actual auto-reload Value */
+
+/*******************  Bit definition for TIM_RCR register  ********************/
+#define TIM_RCR_REP_Pos           (0U)
+#define TIM_RCR_REP_Msk           (0xFFFFUL << TIM_RCR_REP_Pos)                /*!< 0x0000FFFF */
+#define TIM_RCR_REP               TIM_RCR_REP_Msk                              /*!<Repetition Counter Value */
+
+/*******************  Bit definition for TIM_CCR1 register  *******************/
+#define TIM_CCR1_CCR1_Pos         (0U)
+#define TIM_CCR1_CCR1_Msk         (0xFFFFUL << TIM_CCR1_CCR1_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            /*!<Capture/Compare 1 Value */
+
+/*******************  Bit definition for TIM_CCR2 register  *******************/
+#define TIM_CCR2_CCR2_Pos         (0U)
+#define TIM_CCR2_CCR2_Msk         (0xFFFFUL << TIM_CCR2_CCR2_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            /*!<Capture/Compare 2 Value */
+
+/*******************  Bit definition for TIM_CCR3 register  *******************/
+#define TIM_CCR3_CCR3_Pos         (0U)
+#define TIM_CCR3_CCR3_Msk         (0xFFFFUL << TIM_CCR3_CCR3_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            /*!<Capture/Compare 3 Value */
+
+/*******************  Bit definition for TIM_CCR4 register  *******************/
+#define TIM_CCR4_CCR4_Pos         (0U)
+#define TIM_CCR4_CCR4_Msk         (0xFFFFUL << TIM_CCR4_CCR4_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            /*!<Capture/Compare 4 Value */
+
+/*******************  Bit definition for TIM_CCR5 register  *******************/
+#define TIM_CCR5_CCR5_Pos         (0U)
+#define TIM_CCR5_CCR5_Msk         (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)          /*!< 0xFFFFFFFF */
+#define TIM_CCR5_CCR5             TIM_CCR5_CCR5_Msk                            /*!<Capture/Compare 5 Value */
+#define TIM_CCR5_GC5C1_Pos        (29U)
+#define TIM_CCR5_GC5C1_Msk        (0x1UL << TIM_CCR5_GC5C1_Pos)                /*!< 0x20000000 */
+#define TIM_CCR5_GC5C1            TIM_CCR5_GC5C1_Msk                           /*!<Group Channel 5 and Channel 1 */
+#define TIM_CCR5_GC5C2_Pos        (30U)
+#define TIM_CCR5_GC5C2_Msk        (0x1UL << TIM_CCR5_GC5C2_Pos)                /*!< 0x40000000 */
+#define TIM_CCR5_GC5C2            TIM_CCR5_GC5C2_Msk                           /*!<Group Channel 5 and Channel 2 */
+#define TIM_CCR5_GC5C3_Pos        (31U)
+#define TIM_CCR5_GC5C3_Msk        (0x1UL << TIM_CCR5_GC5C3_Pos)                /*!< 0x80000000 */
+#define TIM_CCR5_GC5C3            TIM_CCR5_GC5C3_Msk                           /*!<Group Channel 5 and Channel 3 */
+
+/*******************  Bit definition for TIM_CCR6 register  *******************/
+#define TIM_CCR6_CCR6_Pos         (0U)
+#define TIM_CCR6_CCR6_Msk         (0xFFFFUL << TIM_CCR6_CCR6_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR6_CCR6             TIM_CCR6_CCR6_Msk                            /*!<Capture/Compare 6 Value */
+
+/*******************  Bit definition for TIM_BDTR register  *******************/
+#define TIM_BDTR_DTG_Pos          (0U)
+#define TIM_BDTR_DTG_Msk          (0xFFUL << TIM_BDTR_DTG_Pos)                 /*!< 0x000000FF */
+#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
+#define TIM_BDTR_DTG_0            (0x01UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000001 */
+#define TIM_BDTR_DTG_1            (0x02UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000002 */
+#define TIM_BDTR_DTG_2            (0x04UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000004 */
+#define TIM_BDTR_DTG_3            (0x08UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000008 */
+#define TIM_BDTR_DTG_4            (0x10UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000010 */
+#define TIM_BDTR_DTG_5            (0x20UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000020 */
+#define TIM_BDTR_DTG_6            (0x40UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000040 */
+#define TIM_BDTR_DTG_7            (0x80UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000080 */
+
+#define TIM_BDTR_LOCK_Pos         (8U)
+#define TIM_BDTR_LOCK_Msk         (0x3UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000300 */
+#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            /*!<LOCK[1:0] bits (Lock Configuration) */
+#define TIM_BDTR_LOCK_0           (0x1UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000100 */
+#define TIM_BDTR_LOCK_1           (0x2UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000200 */
+
+#define TIM_BDTR_OSSI_Pos         (10U)
+#define TIM_BDTR_OSSI_Msk         (0x1UL << TIM_BDTR_OSSI_Pos)                 /*!< 0x00000400 */
+#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            /*!<Off-State Selection for Idle mode */
+#define TIM_BDTR_OSSR_Pos         (11U)
+#define TIM_BDTR_OSSR_Msk         (0x1UL << TIM_BDTR_OSSR_Pos)                 /*!< 0x00000800 */
+#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            /*!<Off-State Selection for Run mode */
+#define TIM_BDTR_BKE_Pos          (12U)
+#define TIM_BDTR_BKE_Msk          (0x1UL << TIM_BDTR_BKE_Pos)                  /*!< 0x00001000 */
+#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             /*!<Break enable for Break 1 */
+#define TIM_BDTR_BKP_Pos          (13U)
+#define TIM_BDTR_BKP_Msk          (0x1UL << TIM_BDTR_BKP_Pos)                  /*!< 0x00002000 */
+#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             /*!<Break Polarity for Break 1 */
+#define TIM_BDTR_AOE_Pos          (14U)
+#define TIM_BDTR_AOE_Msk          (0x1UL << TIM_BDTR_AOE_Pos)                  /*!< 0x00004000 */
+#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             /*!<Automatic Output enable */
+#define TIM_BDTR_MOE_Pos          (15U)
+#define TIM_BDTR_MOE_Msk          (0x1UL << TIM_BDTR_MOE_Pos)                  /*!< 0x00008000 */
+#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             /*!<Main Output enable */
+
+#define TIM_BDTR_BKF_Pos          (16U)
+#define TIM_BDTR_BKF_Msk          (0xFUL << TIM_BDTR_BKF_Pos)                  /*!< 0x000F0000 */
+#define TIM_BDTR_BKF              TIM_BDTR_BKF_Msk                             /*!<Break Filter for Break 1 */
+#define TIM_BDTR_BK2F_Pos         (20U)
+#define TIM_BDTR_BK2F_Msk         (0xFUL << TIM_BDTR_BK2F_Pos)                 /*!< 0x00F00000 */
+#define TIM_BDTR_BK2F             TIM_BDTR_BK2F_Msk                            /*!<Break Filter for Break 2 */
+
+#define TIM_BDTR_BK2E_Pos         (24U)
+#define TIM_BDTR_BK2E_Msk         (0x1UL << TIM_BDTR_BK2E_Pos)                 /*!< 0x01000000 */
+#define TIM_BDTR_BK2E             TIM_BDTR_BK2E_Msk                            /*!<Break enable for Break 2 */
+#define TIM_BDTR_BK2P_Pos         (25U)
+#define TIM_BDTR_BK2P_Msk         (0x1UL << TIM_BDTR_BK2P_Pos)                 /*!< 0x02000000 */
+#define TIM_BDTR_BK2P             TIM_BDTR_BK2P_Msk                            /*!<Break Polarity for Break 2 */
+
+#define TIM_BDTR_BKDSRM_Pos       (26U)
+#define TIM_BDTR_BKDSRM_Msk       (0x1UL << TIM_BDTR_BKDSRM_Pos)               /*!< 0x04000000 */
+#define TIM_BDTR_BKDSRM           TIM_BDTR_BKDSRM_Msk                          /*!<Break disarming/re-arming */
+#define TIM_BDTR_BK2DSRM_Pos      (27U)
+#define TIM_BDTR_BK2DSRM_Msk      (0x1UL << TIM_BDTR_BK2DSRM_Pos)              /*!< 0x08000000 */
+#define TIM_BDTR_BK2DSRM          TIM_BDTR_BK2DSRM_Msk                         /*!<Break2 disarming/re-arming */
+
+#define TIM_BDTR_BKBID_Pos        (28U)
+#define TIM_BDTR_BKBID_Msk        (0x1UL << TIM_BDTR_BKBID_Pos)                /*!< 0x10000000 */
+#define TIM_BDTR_BKBID            TIM_BDTR_BKBID_Msk                           /*!<Break BIDirectional */
+#define TIM_BDTR_BK2BID_Pos       (29U)
+#define TIM_BDTR_BK2BID_Msk       (0x1UL << TIM_BDTR_BK2BID_Pos)               /*!< 0x20000000 */
+#define TIM_BDTR_BK2BID           TIM_BDTR_BK2BID_Msk                          /*!<Break2 BIDirectional */
+
+/*******************  Bit definition for TIM_DCR register  ********************/
+#define TIM_DCR_DBA_Pos           (0U)
+#define TIM_DCR_DBA_Msk           (0x1FUL << TIM_DCR_DBA_Pos)                  /*!< 0x0000001F */
+#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              /*!<DBA[4:0] bits (DMA Base Address) */
+#define TIM_DCR_DBA_0             (0x01UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000001 */
+#define TIM_DCR_DBA_1             (0x02UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000002 */
+#define TIM_DCR_DBA_2             (0x04UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000004 */
+#define TIM_DCR_DBA_3             (0x08UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000008 */
+#define TIM_DCR_DBA_4             (0x10UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000010 */
+
+#define TIM_DCR_DBL_Pos           (8U)
+#define TIM_DCR_DBL_Msk           (0x1FUL << TIM_DCR_DBL_Pos)                  /*!< 0x00001F00 */
+#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              /*!<DBL[4:0] bits (DMA Burst Length) */
+#define TIM_DCR_DBL_0             (0x01UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000100 */
+#define TIM_DCR_DBL_1             (0x02UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000200 */
+#define TIM_DCR_DBL_2             (0x04UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000400 */
+#define TIM_DCR_DBL_3             (0x08UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000800 */
+#define TIM_DCR_DBL_4             (0x10UL << TIM_DCR_DBL_Pos)                  /*!< 0x00001000 */
+
+/*******************  Bit definition for TIM_DMAR register  *******************/
+#define TIM_DMAR_DMAB_Pos         (0U)
+#define TIM_DMAR_DMAB_Msk         (0xFFFFUL << TIM_DMAR_DMAB_Pos)              /*!< 0x0000FFFF */
+#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            /*!<DMA register for burst accesses */
+
+/*******************  Bit definition for TIM1_OR1 register  *******************/
+#define TIM1_OR1_OCREF_CLR_Pos     (0U)
+#define TIM1_OR1_OCREF_CLR_Msk     (0x1UL << TIM1_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM1_OR1_OCREF_CLR         TIM1_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM1_AF1 register  *******************/
+#define TIM1_AF1_BKINE_Pos        (0U)
+#define TIM1_AF1_BKINE_Msk        (0x1UL << TIM1_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM1_AF1_BKINE            TIM1_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM1_AF1_BKCMP1E_Pos      (1U)
+#define TIM1_AF1_BKCMP1E_Msk      (0x1UL << TIM1_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM1_AF1_BKCMP1E          TIM1_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM1_AF1_BKCMP2E_Pos      (2U)
+#define TIM1_AF1_BKCMP2E_Msk      (0x1UL << TIM1_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM1_AF1_BKCMP2E          TIM1_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM1_AF1_BKINP_Pos        (9U)
+#define TIM1_AF1_BKINP_Msk        (0x1UL << TIM1_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM1_AF1_BKINP            TIM1_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM1_AF1_BKCMP1P_Pos      (10U)
+#define TIM1_AF1_BKCMP1P_Msk      (0x1UL << TIM1_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM1_AF1_BKCMP1P          TIM1_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM1_AF1_BKCMP2P_Pos      (11U)
+#define TIM1_AF1_BKCMP2P_Msk      (0x1UL << TIM1_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM1_AF1_BKCMP2P          TIM1_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+#define TIM1_AF1_ETRSEL_Pos       (14U)
+#define TIM1_AF1_ETRSEL_Msk       (0xFUL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM1_AF1_ETRSEL           TIM1_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM1 ETR source selection) */
+#define TIM1_AF1_ETRSEL_0         (0x1UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM1_AF1_ETRSEL_1         (0x2UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM1_AF1_ETRSEL_2         (0x4UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM1_AF1_ETRSEL_3         (0x8UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM1_AF2 register  *******************/
+#define TIM1_AF2_BK2INE_Pos       (0U)
+#define TIM1_AF2_BK2INE_Msk       (0x1UL << TIM1_AF2_BK2INE_Pos)               /*!< 0x00000001 */
+#define TIM1_AF2_BK2INE           TIM1_AF2_BK2INE_Msk                          /*!<BRK2 BKIN2 input enable */
+#define TIM1_AF2_BK2CMP1E_Pos     (1U)
+#define TIM1_AF2_BK2CMP1E_Msk     (0x1UL << TIM1_AF2_BK2CMP1E_Pos)             /*!< 0x00000002 */
+#define TIM1_AF2_BK2CMP1E         TIM1_AF2_BK2CMP1E_Msk                        /*!<BRK2 COMP1 enable */
+#define TIM1_AF2_BK2CMP2E_Pos     (2U)
+#define TIM1_AF2_BK2CMP2E_Msk     (0x1UL << TIM1_AF2_BK2CMP2E_Pos)             /*!< 0x00000004 */
+#define TIM1_AF2_BK2CMP2E         TIM1_AF2_BK2CMP2E_Msk                        /*!<BRK2 COMP2 enable */
+#define TIM1_AF2_BK2INP_Pos       (9U)
+#define TIM1_AF2_BK2INP_Msk       (0x1UL << TIM1_AF2_BK2INP_Pos)               /*!< 0x00000200 */
+#define TIM1_AF2_BK2INP           TIM1_AF2_BK2INP_Msk                          /*!<BRK2 BKIN2 input polarity */
+#define TIM1_AF2_BK2CMP1P_Pos     (10U)
+#define TIM1_AF2_BK2CMP1P_Msk     (0x1UL << TIM1_AF2_BK2CMP1P_Pos)             /*!< 0x00000400 */
+#define TIM1_AF2_BK2CMP1P         TIM1_AF2_BK2CMP1P_Msk                        /*!<BRK2 COMP1 input polarity */
+#define TIM1_AF2_BK2CMP2P_Pos     (11U)
+#define TIM1_AF2_BK2CMP2P_Msk     (0x1UL << TIM1_AF2_BK2CMP2P_Pos)             /*!< 0x00000800 */
+#define TIM1_AF2_BK2CMP2P         TIM1_AF2_BK2CMP2P_Msk                        /*!<BRK2 COMP2 input polarity */
+
+
+/*******************  Bit definition for TIM3_OR1 register  *******************/
+#define TIM3_OR1_OCREF_CLR_Pos     (0U)
+#define TIM3_OR1_OCREF_CLR_Msk     (0x1UL << TIM3_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM3_OR1_OCREF_CLR         TIM3_OR1_OCREF_CLR_Msk                      /*!<OCREF clear input selection */
+
+/*******************  Bit definition for TIM3_AF1 register  *******************/
+#define TIM3_AF1_ETRSEL_Pos       (14U)
+#define TIM3_AF1_ETRSEL_Msk       (0xFUL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM3_AF1_ETRSEL           TIM3_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM3 ETR source selection) */
+#define TIM3_AF1_ETRSEL_0         (0x1UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM3_AF1_ETRSEL_1         (0x2UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM3_AF1_ETRSEL_2         (0x4UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM3_AF1_ETRSEL_3         (0x8UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM4_OR1 register  *******************/
+#define TIM4_OR1_OCREF_CLR_Pos     (0U)
+#define TIM4_OR1_OCREF_CLR_Msk     (0x3UL << TIM4_OR1_OCREF_CLR_Pos)           /*!< 0x00000003 */
+#define TIM4_OR1_OCREF_CLR         TIM4_OR1_OCREF_CLR_Msk                      /*!< OCREF_CLR[1:0] input selection */
+#define TIM4_OR1_OCREF_CLR_0       (0x1UL << TIM4_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM4_OR1_OCREF_CLR_1       (0x2UL << TIM4_OR1_OCREF_CLR_Pos)           /*!< 0x00000002 */
+
+/*******************  Bit definition for TIM4_AF1 register  *******************/
+#define TIM4_AF1_ETRSEL_Pos       (14U)
+#define TIM4_AF1_ETRSEL_Msk       (0xFUL << TIM4_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM4_AF1_ETRSEL           TIM4_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM4 ETR source selection) */
+#define TIM4_AF1_ETRSEL_0         (0x1UL << TIM4_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM4_AF1_ETRSEL_1         (0x2UL << TIM4_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM4_AF1_ETRSEL_2         (0x4UL << TIM4_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM4_AF1_ETRSEL_3         (0x8UL << TIM4_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM14_AF1 register  *******************/
+#define TIM14_AF1_ETRSEL_Pos      (14U)
+#define TIM14_AF1_ETRSEL_Msk      (0xFUL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x0003C000 */
+#define TIM14_AF1_ETRSEL          TIM14_AF1_ETRSEL_Msk                         /*!<ETRSEL[3:0] bits (TIM14 ETR source selection) */
+#define TIM14_AF1_ETRSEL_0        (0x1UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00004000 */
+#define TIM14_AF1_ETRSEL_1        (0x2UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00008000 */
+#define TIM14_AF1_ETRSEL_2        (0x4UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00010000 */
+#define TIM14_AF1_ETRSEL_3        (0x8UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM15_AF1 register  ******************/
+#define TIM15_AF1_BKINE_Pos      (0U)
+#define TIM15_AF1_BKINE_Msk      (0x1UL << TIM15_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM15_AF1_BKINE          TIM15_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM15_AF1_BKCMP1E_Pos    (1U)
+#define TIM15_AF1_BKCMP1E_Msk    (0x1UL << TIM15_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM15_AF1_BKCMP1E        TIM15_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM15_AF1_BKCMP2E_Pos    (2U)
+#define TIM15_AF1_BKCMP2E_Msk    (0x1UL << TIM15_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM15_AF1_BKCMP2E        TIM15_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM15_AF1_BKINP_Pos      (9U)
+#define TIM15_AF1_BKINP_Msk      (0x1UL << TIM15_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM15_AF1_BKINP          TIM15_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM15_AF1_BKCMP1P_Pos    (10U)
+#define TIM15_AF1_BKCMP1P_Msk    (0x1UL << TIM15_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM15_AF1_BKCMP1P        TIM15_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM15_AF1_BKCMP2P_Pos    (11U)
+#define TIM15_AF1_BKCMP2P_Msk    (0x1UL << TIM15_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM15_AF1_BKCMP2P        TIM15_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM16_AF1 register  ******************/
+#define TIM16_AF1_BKINE_Pos      (0U)
+#define TIM16_AF1_BKINE_Msk      (0x1UL << TIM16_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM16_AF1_BKINE          TIM16_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM16_AF1_BKCMP1E_Pos    (1U)
+#define TIM16_AF1_BKCMP1E_Msk    (0x1UL << TIM16_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM16_AF1_BKCMP1E        TIM16_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM16_AF1_BKCMP2E_Pos    (2U)
+#define TIM16_AF1_BKCMP2E_Msk    (0x1UL << TIM16_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM16_AF1_BKCMP2E        TIM16_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM16_AF1_BKINP_Pos      (9U)
+#define TIM16_AF1_BKINP_Msk      (0x1UL << TIM16_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM16_AF1_BKINP          TIM16_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM16_AF1_BKCMP1P_Pos    (10U)
+#define TIM16_AF1_BKCMP1P_Msk    (0x1UL << TIM16_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM16_AF1_BKCMP1P        TIM16_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM16_AF1_BKCMP2P_Pos    (11U)
+#define TIM16_AF1_BKCMP2P_Msk    (0x1UL << TIM16_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM16_AF1_BKCMP2P        TIM16_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM17_AF1 register  ******************/
+#define TIM17_AF1_BKINE_Pos      (0U)
+#define TIM17_AF1_BKINE_Msk      (0x1UL << TIM17_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM17_AF1_BKINE          TIM17_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM17_AF1_BKCMP1E_Pos    (1U)
+#define TIM17_AF1_BKCMP1E_Msk    (0x1UL << TIM17_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM17_AF1_BKCMP1E        TIM17_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM17_AF1_BKCMP2E_Pos    (2U)
+#define TIM17_AF1_BKCMP2E_Msk    (0x1UL << TIM17_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM17_AF1_BKCMP2E        TIM17_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM17_AF1_BKINP_Pos      (9U)
+#define TIM17_AF1_BKINP_Msk      (0x1UL << TIM17_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM17_AF1_BKINP          TIM17_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM17_AF1_BKCMP1P_Pos    (10U)
+#define TIM17_AF1_BKCMP1P_Msk    (0x1UL << TIM17_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM17_AF1_BKCMP1P        TIM17_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM17_AF1_BKCMP2P_Pos    (11U)
+#define TIM17_AF1_BKCMP2P_Msk    (0x1UL << TIM17_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM17_AF1_BKCMP2P        TIM17_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+
+/*******************  Bit definition for TIM_TISEL register  *********************/
+#define TIM_TISEL_TI1SEL_Pos      (0U)
+#define TIM_TISEL_TI1SEL_Msk      (0xFUL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x0000000F */
+#define TIM_TISEL_TI1SEL          TIM_TISEL_TI1SEL_Msk                         /*!<TI1SEL[3:0] bits (TIM TI1 SEL)*/
+#define TIM_TISEL_TI1SEL_0        (0x1UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000001 */
+#define TIM_TISEL_TI1SEL_1        (0x2UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000002 */
+#define TIM_TISEL_TI1SEL_2        (0x4UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000004 */
+#define TIM_TISEL_TI1SEL_3        (0x8UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000008 */
+
+#define TIM_TISEL_TI2SEL_Pos      (8U)
+#define TIM_TISEL_TI2SEL_Msk      (0xFUL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000F00 */
+#define TIM_TISEL_TI2SEL          TIM_TISEL_TI2SEL_Msk                         /*!<TI2SEL[3:0] bits (TIM TI2 SEL)*/
+#define TIM_TISEL_TI2SEL_0        (0x1UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000100 */
+#define TIM_TISEL_TI2SEL_1        (0x2UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000200 */
+#define TIM_TISEL_TI2SEL_2        (0x4UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000400 */
+#define TIM_TISEL_TI2SEL_3        (0x8UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000800 */
+
+#define TIM_TISEL_TI3SEL_Pos      (16U)
+#define TIM_TISEL_TI3SEL_Msk      (0xFUL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x000F0000 */
+#define TIM_TISEL_TI3SEL          TIM_TISEL_TI3SEL_Msk                         /*!<TI3SEL[3:0] bits (TIM TI3 SEL)*/
+#define TIM_TISEL_TI3SEL_0        (0x1UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00010000 */
+#define TIM_TISEL_TI3SEL_1        (0x2UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00020000 */
+#define TIM_TISEL_TI3SEL_2        (0x4UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00040000 */
+#define TIM_TISEL_TI3SEL_3        (0x8UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00080000 */
+
+#define TIM_TISEL_TI4SEL_Pos      (24U)
+#define TIM_TISEL_TI4SEL_Msk      (0xFUL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x0F000000 */
+#define TIM_TISEL_TI4SEL          TIM_TISEL_TI4SEL_Msk                         /*!<TI4SEL[3:0] bits (TIM TI4 SEL)*/
+#define TIM_TISEL_TI4SEL_0        (0x1UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x01000000 */
+#define TIM_TISEL_TI4SEL_1        (0x2UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x02000000 */
+#define TIM_TISEL_TI4SEL_2        (0x4UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x04000000 */
+#define TIM_TISEL_TI4SEL_3        (0x8UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x08000000 */
+
+
+
+/******************************************************************************/
+/*                                                                            */
+/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for USART_CR1 register  *******************/
+#define USART_CR1_UE_Pos             (0U)
+#define USART_CR1_UE_Msk             (0x1UL << USART_CR1_UE_Pos)               /*!< 0x00000001 */
+#define USART_CR1_UE                 USART_CR1_UE_Msk                          /*!< USART Enable */
+#define USART_CR1_UESM_Pos           (1U)
+#define USART_CR1_UESM_Msk           (0x1UL << USART_CR1_UESM_Pos)             /*!< 0x00000002 */
+#define USART_CR1_UESM               USART_CR1_UESM_Msk                        /*!< USART Enable in STOP Mode */
+#define USART_CR1_RE_Pos             (2U)
+#define USART_CR1_RE_Msk             (0x1UL << USART_CR1_RE_Pos)               /*!< 0x00000004 */
+#define USART_CR1_RE                 USART_CR1_RE_Msk                          /*!< Receiver Enable */
+#define USART_CR1_TE_Pos             (3U)
+#define USART_CR1_TE_Msk             (0x1UL << USART_CR1_TE_Pos)               /*!< 0x00000008 */
+#define USART_CR1_TE                 USART_CR1_TE_Msk                          /*!< Transmitter Enable */
+#define USART_CR1_IDLEIE_Pos         (4U)
+#define USART_CR1_IDLEIE_Msk         (0x1UL << USART_CR1_IDLEIE_Pos)           /*!< 0x00000010 */
+#define USART_CR1_IDLEIE             USART_CR1_IDLEIE_Msk                      /*!< IDLE Interrupt Enable */
+#define USART_CR1_RXNEIE_RXFNEIE_Pos   (5U)
+#define USART_CR1_RXNEIE_RXFNEIE_Msk   (0x1UL << USART_CR1_RXNEIE_RXFNEIE_Pos) /*!< 0x00000020 */
+#define USART_CR1_RXNEIE_RXFNEIE       USART_CR1_RXNEIE_RXFNEIE_Msk            /*!< RXNE/RXFIFO not empty Interrupt Enable */
+#define USART_CR1_TCIE_Pos           (6U)
+#define USART_CR1_TCIE_Msk           (0x1UL << USART_CR1_TCIE_Pos)             /*!< 0x00000040 */
+#define USART_CR1_TCIE               USART_CR1_TCIE_Msk                        /*!< Transmission Complete Interrupt Enable */
+#define USART_CR1_TXEIE_TXFNFIE_Pos  (7U)
+#define USART_CR1_TXEIE_TXFNFIE_Msk   (0x1UL << USART_CR1_TXEIE_TXFNFIE_Pos)   /*!< 0x00000080 */
+#define USART_CR1_TXEIE_TXFNFIE       USART_CR1_TXEIE_TXFNFIE_Msk              /*!< TXE/TXFIFO not full Interrupt Enable */
+#define USART_CR1_PEIE_Pos           (8U)
+#define USART_CR1_PEIE_Msk           (0x1UL << USART_CR1_PEIE_Pos)             /*!< 0x00000100 */
+#define USART_CR1_PEIE               USART_CR1_PEIE_Msk                        /*!< PE Interrupt Enable */
+#define USART_CR1_PS_Pos             (9U)
+#define USART_CR1_PS_Msk             (0x1UL << USART_CR1_PS_Pos)               /*!< 0x00000200 */
+#define USART_CR1_PS                 USART_CR1_PS_Msk                          /*!< Parity Selection */
+#define USART_CR1_PCE_Pos            (10U)
+#define USART_CR1_PCE_Msk            (0x1UL << USART_CR1_PCE_Pos)              /*!< 0x00000400 */
+#define USART_CR1_PCE                USART_CR1_PCE_Msk                         /*!< Parity Control Enable */
+#define USART_CR1_WAKE_Pos           (11U)
+#define USART_CR1_WAKE_Msk           (0x1UL << USART_CR1_WAKE_Pos)             /*!< 0x00000800 */
+#define USART_CR1_WAKE               USART_CR1_WAKE_Msk                        /*!< Receiver Wakeup method */
+#define USART_CR1_M_Pos              (12U)
+#define USART_CR1_M_Msk              (0x10001UL << USART_CR1_M_Pos)            /*!< 0x10001000 */
+#define USART_CR1_M                  USART_CR1_M_Msk                           /*!< Word length */
+#define USART_CR1_M0_Pos             (12U)
+#define USART_CR1_M0_Msk             (0x1UL << USART_CR1_M0_Pos)               /*!< 0x00001000 */
+#define USART_CR1_M0                 USART_CR1_M0_Msk                          /*!< Word length - Bit 0 */
+#define USART_CR1_MME_Pos            (13U)
+#define USART_CR1_MME_Msk            (0x1UL << USART_CR1_MME_Pos)              /*!< 0x00002000 */
+#define USART_CR1_MME                USART_CR1_MME_Msk                         /*!< Mute Mode Enable */
+#define USART_CR1_CMIE_Pos           (14U)
+#define USART_CR1_CMIE_Msk           (0x1UL << USART_CR1_CMIE_Pos)             /*!< 0x00004000 */
+#define USART_CR1_CMIE               USART_CR1_CMIE_Msk                        /*!< Character match interrupt enable */
+#define USART_CR1_OVER8_Pos          (15U)
+#define USART_CR1_OVER8_Msk          (0x1UL << USART_CR1_OVER8_Pos)            /*!< 0x00008000 */
+#define USART_CR1_OVER8              USART_CR1_OVER8_Msk                       /*!< Oversampling by 8-bit or 16-bit mode */
+#define USART_CR1_DEDT_Pos           (16U)
+#define USART_CR1_DEDT_Msk           (0x1FUL << USART_CR1_DEDT_Pos)            /*!< 0x001F0000 */
+#define USART_CR1_DEDT               USART_CR1_DEDT_Msk                        /*!< DEDT[4:0] bits (Driver Enable Deassertion Time) */
+#define USART_CR1_DEDT_0             (0x01UL << USART_CR1_DEDT_Pos)            /*!< 0x00010000 */
+#define USART_CR1_DEDT_1             (0x02UL << USART_CR1_DEDT_Pos)            /*!< 0x00020000 */
+#define USART_CR1_DEDT_2             (0x04UL << USART_CR1_DEDT_Pos)            /*!< 0x00040000 */
+#define USART_CR1_DEDT_3             (0x08UL << USART_CR1_DEDT_Pos)            /*!< 0x00080000 */
+#define USART_CR1_DEDT_4             (0x10UL << USART_CR1_DEDT_Pos)            /*!< 0x00100000 */
+#define USART_CR1_DEAT_Pos           (21U)
+#define USART_CR1_DEAT_Msk           (0x1FUL << USART_CR1_DEAT_Pos)            /*!< 0x03E00000 */
+#define USART_CR1_DEAT               USART_CR1_DEAT_Msk                        /*!< DEAT[4:0] bits (Driver Enable Assertion Time) */
+#define USART_CR1_DEAT_0             (0x01UL << USART_CR1_DEAT_Pos)            /*!< 0x00200000 */
+#define USART_CR1_DEAT_1             (0x02UL << USART_CR1_DEAT_Pos)            /*!< 0x00400000 */
+#define USART_CR1_DEAT_2             (0x04UL << USART_CR1_DEAT_Pos)            /*!< 0x00800000 */
+#define USART_CR1_DEAT_3             (0x08UL << USART_CR1_DEAT_Pos)            /*!< 0x01000000 */
+#define USART_CR1_DEAT_4             (0x10UL << USART_CR1_DEAT_Pos)            /*!< 0x02000000 */
+#define USART_CR1_RTOIE_Pos          (26U)
+#define USART_CR1_RTOIE_Msk          (0x1UL << USART_CR1_RTOIE_Pos)            /*!< 0x04000000 */
+#define USART_CR1_RTOIE              USART_CR1_RTOIE_Msk                       /*!< Receive Time Out interrupt enable */
+#define USART_CR1_EOBIE_Pos          (27U)
+#define USART_CR1_EOBIE_Msk          (0x1UL << USART_CR1_EOBIE_Pos)            /*!< 0x08000000 */
+#define USART_CR1_EOBIE              USART_CR1_EOBIE_Msk                       /*!< End of Block interrupt enable */
+#define USART_CR1_M1_Pos             (28U)
+#define USART_CR1_M1_Msk             (0x1UL << USART_CR1_M1_Pos)               /*!< 0x10000000 */
+#define USART_CR1_M1                 USART_CR1_M1_Msk                          /*!< Word length - Bit 1 */
+#define USART_CR1_FIFOEN_Pos         (29U)
+#define USART_CR1_FIFOEN_Msk         (0x1UL << USART_CR1_FIFOEN_Pos)           /*!< 0x20000000 */
+#define USART_CR1_FIFOEN             USART_CR1_FIFOEN_Msk                      /*!< FIFO mode enable */
+#define USART_CR1_TXFEIE_Pos         (30U)
+#define USART_CR1_TXFEIE_Msk         (0x1UL << USART_CR1_TXFEIE_Pos)           /*!< 0x40000000 */
+#define USART_CR1_TXFEIE             USART_CR1_TXFEIE_Msk                      /*!< TXFIFO empty interrupt enable */
+#define USART_CR1_RXFFIE_Pos         (31U)
+#define USART_CR1_RXFFIE_Msk         (0x1UL << USART_CR1_RXFFIE_Pos)           /*!< 0x80000000 */
+#define USART_CR1_RXFFIE             USART_CR1_RXFFIE_Msk                      /*!< RXFIFO Full interrupt enable */
+
+/******************  Bit definition for USART_CR2 register  *******************/
+#define USART_CR2_SLVEN_Pos          (0U)
+#define USART_CR2_SLVEN_Msk          (0x1UL << USART_CR2_SLVEN_Pos)            /*!< 0x00000001 */
+#define USART_CR2_SLVEN              USART_CR2_SLVEN_Msk                       /*!< Synchronous Slave mode enable */
+#define USART_CR2_DIS_NSS_Pos        (3U)
+#define USART_CR2_DIS_NSS_Msk        (0x1UL << USART_CR2_DIS_NSS_Pos)          /*!< 0x00000008 */
+#define USART_CR2_DIS_NSS            USART_CR2_DIS_NSS_Msk                     /*!< NSS input pin disable for SPI slave selection */
+#define USART_CR2_ADDM7_Pos          (4U)
+#define USART_CR2_ADDM7_Msk          (0x1UL << USART_CR2_ADDM7_Pos)            /*!< 0x00000010 */
+#define USART_CR2_ADDM7              USART_CR2_ADDM7_Msk                       /*!< 7-bit or 4-bit Address Detection */
+#define USART_CR2_LBDL_Pos           (5U)
+#define USART_CR2_LBDL_Msk           (0x1UL << USART_CR2_LBDL_Pos)             /*!< 0x00000020 */
+#define USART_CR2_LBDL               USART_CR2_LBDL_Msk                        /*!< LIN Break Detection Length */
+#define USART_CR2_LBDIE_Pos          (6U)
+#define USART_CR2_LBDIE_Msk          (0x1UL << USART_CR2_LBDIE_Pos)            /*!< 0x00000040 */
+#define USART_CR2_LBDIE              USART_CR2_LBDIE_Msk                       /*!< LIN Break Detection Interrupt Enable */
+#define USART_CR2_LBCL_Pos           (8U)
+#define USART_CR2_LBCL_Msk           (0x1UL << USART_CR2_LBCL_Pos)             /*!< 0x00000100 */
+#define USART_CR2_LBCL               USART_CR2_LBCL_Msk                        /*!< Last Bit Clock pulse */
+#define USART_CR2_CPHA_Pos           (9U)
+#define USART_CR2_CPHA_Msk           (0x1UL << USART_CR2_CPHA_Pos)             /*!< 0x00000200 */
+#define USART_CR2_CPHA               USART_CR2_CPHA_Msk                        /*!< Clock Phase */
+#define USART_CR2_CPOL_Pos           (10U)
+#define USART_CR2_CPOL_Msk           (0x1UL << USART_CR2_CPOL_Pos)             /*!< 0x00000400 */
+#define USART_CR2_CPOL               USART_CR2_CPOL_Msk                        /*!< Clock Polarity */
+#define USART_CR2_CLKEN_Pos          (11U)
+#define USART_CR2_CLKEN_Msk          (0x1UL << USART_CR2_CLKEN_Pos)            /*!< 0x00000800 */
+#define USART_CR2_CLKEN              USART_CR2_CLKEN_Msk                       /*!< Clock Enable */
+#define USART_CR2_STOP_Pos           (12U)
+#define USART_CR2_STOP_Msk           (0x3UL << USART_CR2_STOP_Pos)             /*!< 0x00003000 */
+#define USART_CR2_STOP               USART_CR2_STOP_Msk                        /*!< STOP[1:0] bits (STOP bits) */
+#define USART_CR2_STOP_0             (0x1UL << USART_CR2_STOP_Pos)             /*!< 0x00001000 */
+#define USART_CR2_STOP_1             (0x2UL << USART_CR2_STOP_Pos)             /*!< 0x00002000 */
+#define USART_CR2_LINEN_Pos          (14U)
+#define USART_CR2_LINEN_Msk          (0x1UL << USART_CR2_LINEN_Pos)            /*!< 0x00004000 */
+#define USART_CR2_LINEN              USART_CR2_LINEN_Msk                       /*!< LIN mode enable */
+#define USART_CR2_SWAP_Pos           (15U)
+#define USART_CR2_SWAP_Msk           (0x1UL << USART_CR2_SWAP_Pos)             /*!< 0x00008000 */
+#define USART_CR2_SWAP               USART_CR2_SWAP_Msk                        /*!< SWAP TX/RX pins */
+#define USART_CR2_RXINV_Pos          (16U)
+#define USART_CR2_RXINV_Msk          (0x1UL << USART_CR2_RXINV_Pos)            /*!< 0x00010000 */
+#define USART_CR2_RXINV              USART_CR2_RXINV_Msk                       /*!< RX pin active level inversion */
+#define USART_CR2_TXINV_Pos          (17U)
+#define USART_CR2_TXINV_Msk          (0x1UL << USART_CR2_TXINV_Pos)            /*!< 0x00020000 */
+#define USART_CR2_TXINV              USART_CR2_TXINV_Msk                       /*!< TX pin active level inversion */
+#define USART_CR2_DATAINV_Pos        (18U)
+#define USART_CR2_DATAINV_Msk        (0x1UL << USART_CR2_DATAINV_Pos)          /*!< 0x00040000 */
+#define USART_CR2_DATAINV            USART_CR2_DATAINV_Msk                     /*!< Binary data inversion */
+#define USART_CR2_MSBFIRST_Pos       (19U)
+#define USART_CR2_MSBFIRST_Msk       (0x1UL << USART_CR2_MSBFIRST_Pos)         /*!< 0x00080000 */
+#define USART_CR2_MSBFIRST           USART_CR2_MSBFIRST_Msk                    /*!< Most Significant Bit First */
+#define USART_CR2_ABREN_Pos          (20U)
+#define USART_CR2_ABREN_Msk          (0x1UL << USART_CR2_ABREN_Pos)            /*!< 0x00100000 */
+#define USART_CR2_ABREN              USART_CR2_ABREN_Msk                       /*!< Auto Baud-Rate Enable*/
+#define USART_CR2_ABRMODE_Pos        (21U)
+#define USART_CR2_ABRMODE_Msk        (0x3UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00600000 */
+#define USART_CR2_ABRMODE            USART_CR2_ABRMODE_Msk                     /*!< ABRMOD[1:0] bits (Auto Baud-Rate Mode) */
+#define USART_CR2_ABRMODE_0          (0x1UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00200000 */
+#define USART_CR2_ABRMODE_1          (0x2UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00400000 */
+#define USART_CR2_RTOEN_Pos          (23U)
+#define USART_CR2_RTOEN_Msk          (0x1UL << USART_CR2_RTOEN_Pos)            /*!< 0x00800000 */
+#define USART_CR2_RTOEN              USART_CR2_RTOEN_Msk                       /*!< Receiver Time-Out enable */
+#define USART_CR2_ADD_Pos            (24U)
+#define USART_CR2_ADD_Msk            (0xFFUL << USART_CR2_ADD_Pos)             /*!< 0xFF000000 */
+#define USART_CR2_ADD                USART_CR2_ADD_Msk                         /*!< Address of the USART node */
+
+/******************  Bit definition for USART_CR3 register  *******************/
+#define USART_CR3_EIE_Pos            (0U)
+#define USART_CR3_EIE_Msk            (0x1UL << USART_CR3_EIE_Pos)              /*!< 0x00000001 */
+#define USART_CR3_EIE                USART_CR3_EIE_Msk                         /*!< Error Interrupt Enable */
+#define USART_CR3_IREN_Pos           (1U)
+#define USART_CR3_IREN_Msk           (0x1UL << USART_CR3_IREN_Pos)             /*!< 0x00000002 */
+#define USART_CR3_IREN               USART_CR3_IREN_Msk                        /*!< IrDA mode Enable */
+#define USART_CR3_IRLP_Pos           (2U)
+#define USART_CR3_IRLP_Msk           (0x1UL << USART_CR3_IRLP_Pos)             /*!< 0x00000004 */
+#define USART_CR3_IRLP               USART_CR3_IRLP_Msk                        /*!< IrDA Low-Power */
+#define USART_CR3_HDSEL_Pos          (3U)
+#define USART_CR3_HDSEL_Msk          (0x1UL << USART_CR3_HDSEL_Pos)            /*!< 0x00000008 */
+#define USART_CR3_HDSEL              USART_CR3_HDSEL_Msk                       /*!< Half-Duplex Selection */
+#define USART_CR3_NACK_Pos           (4U)
+#define USART_CR3_NACK_Msk           (0x1UL << USART_CR3_NACK_Pos)             /*!< 0x00000010 */
+#define USART_CR3_NACK               USART_CR3_NACK_Msk                        /*!< SmartCard NACK enable */
+#define USART_CR3_SCEN_Pos           (5U)
+#define USART_CR3_SCEN_Msk           (0x1UL << USART_CR3_SCEN_Pos)             /*!< 0x00000020 */
+#define USART_CR3_SCEN               USART_CR3_SCEN_Msk                        /*!< SmartCard mode enable */
+#define USART_CR3_DMAR_Pos           (6U)
+#define USART_CR3_DMAR_Msk           (0x1UL << USART_CR3_DMAR_Pos)             /*!< 0x00000040 */
+#define USART_CR3_DMAR               USART_CR3_DMAR_Msk                        /*!< DMA Enable Receiver */
+#define USART_CR3_DMAT_Pos           (7U)
+#define USART_CR3_DMAT_Msk           (0x1UL << USART_CR3_DMAT_Pos)             /*!< 0x00000080 */
+#define USART_CR3_DMAT               USART_CR3_DMAT_Msk                        /*!< DMA Enable Transmitter */
+#define USART_CR3_RTSE_Pos           (8U)
+#define USART_CR3_RTSE_Msk           (0x1UL << USART_CR3_RTSE_Pos)             /*!< 0x00000100 */
+#define USART_CR3_RTSE               USART_CR3_RTSE_Msk                        /*!< RTS Enable */
+#define USART_CR3_CTSE_Pos           (9U)
+#define USART_CR3_CTSE_Msk           (0x1UL << USART_CR3_CTSE_Pos)             /*!< 0x00000200 */
+#define USART_CR3_CTSE               USART_CR3_CTSE_Msk                        /*!< CTS Enable */
+#define USART_CR3_CTSIE_Pos          (10U)
+#define USART_CR3_CTSIE_Msk          (0x1UL << USART_CR3_CTSIE_Pos)            /*!< 0x00000400 */
+#define USART_CR3_CTSIE              USART_CR3_CTSIE_Msk                       /*!< CTS Interrupt Enable */
+#define USART_CR3_ONEBIT_Pos         (11U)
+#define USART_CR3_ONEBIT_Msk         (0x1UL << USART_CR3_ONEBIT_Pos)           /*!< 0x00000800 */
+#define USART_CR3_ONEBIT             USART_CR3_ONEBIT_Msk                      /*!< One sample bit method enable */
+#define USART_CR3_OVRDIS_Pos         (12U)
+#define USART_CR3_OVRDIS_Msk         (0x1UL << USART_CR3_OVRDIS_Pos)           /*!< 0x00001000 */
+#define USART_CR3_OVRDIS             USART_CR3_OVRDIS_Msk                      /*!< Overrun Disable */
+#define USART_CR3_DDRE_Pos           (13U)
+#define USART_CR3_DDRE_Msk           (0x1UL << USART_CR3_DDRE_Pos)             /*!< 0x00002000 */
+#define USART_CR3_DDRE               USART_CR3_DDRE_Msk                        /*!< DMA Disable on Reception Error */
+#define USART_CR3_DEM_Pos            (14U)
+#define USART_CR3_DEM_Msk            (0x1UL << USART_CR3_DEM_Pos)              /*!< 0x00004000 */
+#define USART_CR3_DEM                USART_CR3_DEM_Msk                         /*!< Driver Enable Mode */
+#define USART_CR3_DEP_Pos            (15U)
+#define USART_CR3_DEP_Msk            (0x1UL << USART_CR3_DEP_Pos)              /*!< 0x00008000 */
+#define USART_CR3_DEP                USART_CR3_DEP_Msk                         /*!< Driver Enable Polarity Selection */
+#define USART_CR3_SCARCNT_Pos        (17U)
+#define USART_CR3_SCARCNT_Msk        (0x7UL << USART_CR3_SCARCNT_Pos)          /*!< 0x000E0000 */
+#define USART_CR3_SCARCNT            USART_CR3_SCARCNT_Msk                     /*!< SCARCNT[2:0] bits (SmartCard Auto-Retry Count) */
+#define USART_CR3_SCARCNT_0          (0x1UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00020000 */
+#define USART_CR3_SCARCNT_1          (0x2UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00040000 */
+#define USART_CR3_SCARCNT_2          (0x4UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00080000 */
+#define USART_CR3_WUS_Pos            (20U)
+#define USART_CR3_WUS_Msk            (0x3UL << USART_CR3_WUS_Pos)              /*!< 0x00300000 */
+#define USART_CR3_WUS                USART_CR3_WUS_Msk                         /*!< WUS[1:0] bits (Wake UP Interrupt Flag Selection) */
+#define USART_CR3_WUS_0              (0x1UL << USART_CR3_WUS_Pos)              /*!< 0x00100000 */
+#define USART_CR3_WUS_1              (0x2UL << USART_CR3_WUS_Pos)              /*!< 0x00200000 */
+#define USART_CR3_WUFIE_Pos          (22U)
+#define USART_CR3_WUFIE_Msk          (0x1UL << USART_CR3_WUFIE_Pos)            /*!< 0x00400000 */
+#define USART_CR3_WUFIE              USART_CR3_WUFIE_Msk                       /*!< Wake Up Interrupt Enable */
+#define USART_CR3_TXFTIE_Pos         (23U)
+#define USART_CR3_TXFTIE_Msk         (0x1UL << USART_CR3_TXFTIE_Pos)           /*!< 0x00800000 */
+#define USART_CR3_TXFTIE             USART_CR3_TXFTIE_Msk                      /*!< TXFIFO threshold interrupt enable */
+#define USART_CR3_TCBGTIE_Pos        (24U)
+#define USART_CR3_TCBGTIE_Msk        (0x1UL << USART_CR3_TCBGTIE_Pos)          /*!< 0x01000000 */
+#define USART_CR3_TCBGTIE            USART_CR3_TCBGTIE_Msk                     /*!< Transmission Complete Before Guard Time Interrupt Enable */
+#define USART_CR3_RXFTCFG_Pos        (25U)
+#define USART_CR3_RXFTCFG_Msk        (0x7UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x0E000000 */
+#define USART_CR3_RXFTCFG            USART_CR3_RXFTCFG_Msk                     /*!< RXFIFO FIFO threshold configuration */
+#define USART_CR3_RXFTCFG_0          (0x1UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x02000000 */
+#define USART_CR3_RXFTCFG_1          (0x2UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x04000000 */
+#define USART_CR3_RXFTCFG_2          (0x4UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x08000000 */
+#define USART_CR3_RXFTIE_Pos         (28U)
+#define USART_CR3_RXFTIE_Msk         (0x1UL << USART_CR3_RXFTIE_Pos)           /*!< 0x10000000 */
+#define USART_CR3_RXFTIE             USART_CR3_RXFTIE_Msk                      /*!< RXFIFO threshold interrupt enable */
+#define USART_CR3_TXFTCFG_Pos        (29U)
+#define USART_CR3_TXFTCFG_Msk        (0x7UL << USART_CR3_TXFTCFG_Pos)          /*!< 0xE0000000 */
+#define USART_CR3_TXFTCFG            USART_CR3_TXFTCFG_Msk                     /*!< TXFIFO threshold configuration */
+#define USART_CR3_TXFTCFG_0          (0x1UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x20000000 */
+#define USART_CR3_TXFTCFG_1          (0x2UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x40000000 */
+#define USART_CR3_TXFTCFG_2          (0x4UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x80000000 */
+
+/******************  Bit definition for USART_BRR register  *******************/
+#define USART_BRR_BRR                ((uint16_t)0xFFFF)                        /*!< USART  Baud rate register [15:0] */
+
+/******************  Bit definition for USART_GTPR register  ******************/
+#define USART_GTPR_PSC_Pos           (0U)
+#define USART_GTPR_PSC_Msk           (0xFFUL << USART_GTPR_PSC_Pos)            /*!< 0x000000FF */
+#define USART_GTPR_PSC               USART_GTPR_PSC_Msk                        /*!< PSC[7:0] bits (Prescaler value) */
+#define USART_GTPR_GT_Pos            (8U)
+#define USART_GTPR_GT_Msk            (0xFFUL << USART_GTPR_GT_Pos)             /*!< 0x0000FF00 */
+#define USART_GTPR_GT                USART_GTPR_GT_Msk                         /*!< GT[7:0] bits (Guard time value) */
+
+/*******************  Bit definition for USART_RTOR register  *****************/
+#define USART_RTOR_RTO_Pos           (0U)
+#define USART_RTOR_RTO_Msk           (0xFFFFFFUL << USART_RTOR_RTO_Pos)        /*!< 0x00FFFFFF */
+#define USART_RTOR_RTO               USART_RTOR_RTO_Msk                        /*!< Receiver Time Out Value */
+#define USART_RTOR_BLEN_Pos          (24U)
+#define USART_RTOR_BLEN_Msk          (0xFFUL << USART_RTOR_BLEN_Pos)           /*!< 0xFF000000 */
+#define USART_RTOR_BLEN              USART_RTOR_BLEN_Msk                       /*!< Block Length */
+
+/*******************  Bit definition for USART_RQR register  ******************/
+#define USART_RQR_ABRRQ        ((uint16_t)0x0001)                              /*!< Auto-Baud Rate Request */
+#define USART_RQR_SBKRQ        ((uint16_t)0x0002)                              /*!< Send Break Request */
+#define USART_RQR_MMRQ         ((uint16_t)0x0004)                              /*!< Mute Mode Request */
+#define USART_RQR_RXFRQ        ((uint16_t)0x0008)                              /*!< Receive Data flush Request */
+#define USART_RQR_TXFRQ        ((uint16_t)0x0010)                              /*!< Transmit data flush Request */
+
+/*******************  Bit definition for USART_ISR register  ******************/
+#define USART_ISR_PE_Pos             (0U)
+#define USART_ISR_PE_Msk             (0x1UL << USART_ISR_PE_Pos)               /*!< 0x00000001 */
+#define USART_ISR_PE                 USART_ISR_PE_Msk                          /*!< Parity Error */
+#define USART_ISR_FE_Pos             (1U)
+#define USART_ISR_FE_Msk             (0x1UL << USART_ISR_FE_Pos)               /*!< 0x00000002 */
+#define USART_ISR_FE                 USART_ISR_FE_Msk                          /*!< Framing Error */
+#define USART_ISR_NE_Pos             (2U)
+#define USART_ISR_NE_Msk             (0x1UL << USART_ISR_NE_Pos)               /*!< 0x00000004 */
+#define USART_ISR_NE                 USART_ISR_NE_Msk                          /*!< Noise detected Flag */
+#define USART_ISR_ORE_Pos            (3U)
+#define USART_ISR_ORE_Msk            (0x1UL << USART_ISR_ORE_Pos)              /*!< 0x00000008 */
+#define USART_ISR_ORE                USART_ISR_ORE_Msk                         /*!< OverRun Error */
+#define USART_ISR_IDLE_Pos           (4U)
+#define USART_ISR_IDLE_Msk           (0x1UL << USART_ISR_IDLE_Pos)             /*!< 0x00000010 */
+#define USART_ISR_IDLE               USART_ISR_IDLE_Msk                        /*!< IDLE line detected */
+#define USART_ISR_RXNE_RXFNE_Pos     (5U)
+#define USART_ISR_RXNE_RXFNE_Msk     (0x1UL << USART_ISR_RXNE_RXFNE_Pos)       /*!< 0x00000020 */
+#define USART_ISR_RXNE_RXFNE         USART_ISR_RXNE_RXFNE_Msk                  /*!< Read Data Register Not Empty/RXFIFO Not Empty */
+#define USART_ISR_TC_Pos             (6U)
+#define USART_ISR_TC_Msk             (0x1UL << USART_ISR_TC_Pos)               /*!< 0x00000040 */
+#define USART_ISR_TC                 USART_ISR_TC_Msk                          /*!< Transmission Complete */
+#define USART_ISR_TXE_TXFNF_Pos      (7U)
+#define USART_ISR_TXE_TXFNF_Msk      (0x1UL << USART_ISR_TXE_TXFNF_Pos)        /*!< 0x00000080 */
+#define USART_ISR_TXE_TXFNF          USART_ISR_TXE_TXFNF_Msk                   /*!< Transmit Data Register Empty/TXFIFO Not Full */
+#define USART_ISR_LBDF_Pos           (8U)
+#define USART_ISR_LBDF_Msk           (0x1UL << USART_ISR_LBDF_Pos)             /*!< 0x00000100 */
+#define USART_ISR_LBDF               USART_ISR_LBDF_Msk                        /*!< LIN Break Detection Flag */
+#define USART_ISR_CTSIF_Pos          (9U)
+#define USART_ISR_CTSIF_Msk          (0x1UL << USART_ISR_CTSIF_Pos)            /*!< 0x00000200 */
+#define USART_ISR_CTSIF              USART_ISR_CTSIF_Msk                       /*!< CTS interrupt flag */
+#define USART_ISR_CTS_Pos            (10U)
+#define USART_ISR_CTS_Msk            (0x1UL << USART_ISR_CTS_Pos)              /*!< 0x00000400 */
+#define USART_ISR_CTS                USART_ISR_CTS_Msk                         /*!< CTS flag */
+#define USART_ISR_RTOF_Pos           (11U)
+#define USART_ISR_RTOF_Msk           (0x1UL << USART_ISR_RTOF_Pos)             /*!< 0x00000800 */
+#define USART_ISR_RTOF               USART_ISR_RTOF_Msk                        /*!< Receiver Time Out */
+#define USART_ISR_EOBF_Pos           (12U)
+#define USART_ISR_EOBF_Msk           (0x1UL << USART_ISR_EOBF_Pos)             /*!< 0x00001000 */
+#define USART_ISR_EOBF               USART_ISR_EOBF_Msk                        /*!< End Of Block Flag */
+#define USART_ISR_UDR_Pos            (13U)
+#define USART_ISR_UDR_Msk            (0x1UL << USART_ISR_UDR_Pos)              /*!< 0x00002000 */
+#define USART_ISR_UDR                 USART_ISR_UDR_Msk                        /*!< SPI Slave Underrun Error Flag */
+#define USART_ISR_ABRE_Pos           (14U)
+#define USART_ISR_ABRE_Msk           (0x1UL << USART_ISR_ABRE_Pos)             /*!< 0x00004000 */
+#define USART_ISR_ABRE               USART_ISR_ABRE_Msk                        /*!< Auto-Baud Rate Error */
+#define USART_ISR_ABRF_Pos           (15U)
+#define USART_ISR_ABRF_Msk           (0x1UL << USART_ISR_ABRF_Pos)             /*!< 0x00008000 */
+#define USART_ISR_ABRF               USART_ISR_ABRF_Msk                        /*!< Auto-Baud Rate Flag */
+#define USART_ISR_BUSY_Pos           (16U)
+#define USART_ISR_BUSY_Msk           (0x1UL << USART_ISR_BUSY_Pos)             /*!< 0x00010000 */
+#define USART_ISR_BUSY               USART_ISR_BUSY_Msk                        /*!< Busy Flag */
+#define USART_ISR_CMF_Pos            (17U)
+#define USART_ISR_CMF_Msk            (0x1UL << USART_ISR_CMF_Pos)              /*!< 0x00020000 */
+#define USART_ISR_CMF                USART_ISR_CMF_Msk                         /*!< Character Match Flag */
+#define USART_ISR_SBKF_Pos           (18U)
+#define USART_ISR_SBKF_Msk           (0x1UL << USART_ISR_SBKF_Pos)             /*!< 0x00040000 */
+#define USART_ISR_SBKF               USART_ISR_SBKF_Msk                        /*!< Send Break Flag */
+#define USART_ISR_RWU_Pos            (19U)
+#define USART_ISR_RWU_Msk            (0x1UL << USART_ISR_RWU_Pos)              /*!< 0x00080000 */
+#define USART_ISR_RWU                USART_ISR_RWU_Msk                         /*!< Receive Wake Up from mute mode Flag */
+#define USART_ISR_WUF_Pos            (20U)
+#define USART_ISR_WUF_Msk            (0x1UL << USART_ISR_WUF_Pos)              /*!< 0x00100000 */
+#define USART_ISR_WUF                USART_ISR_WUF_Msk                         /*!< Wake Up from stop mode Flag */
+#define USART_ISR_TEACK_Pos          (21U)
+#define USART_ISR_TEACK_Msk          (0x1UL << USART_ISR_TEACK_Pos)            /*!< 0x00200000 */
+#define USART_ISR_TEACK              USART_ISR_TEACK_Msk                       /*!< Transmit Enable Acknowledge Flag */
+#define USART_ISR_REACK_Pos          (22U)
+#define USART_ISR_REACK_Msk          (0x1UL << USART_ISR_REACK_Pos)            /*!< 0x00400000 */
+#define USART_ISR_REACK              USART_ISR_REACK_Msk                       /*!< Receive Enable Acknowledge Flag */
+#define USART_ISR_TXFE_Pos           (23U)
+#define USART_ISR_TXFE_Msk           (0x1UL << USART_ISR_TXFE_Pos)             /*!< 0x00800000 */
+#define USART_ISR_TXFE               USART_ISR_TXFE_Msk                        /*!< TXFIFO Empty Flag */
+#define USART_ISR_RXFF_Pos           (24U)
+#define USART_ISR_RXFF_Msk           (0x1UL << USART_ISR_RXFF_Pos)             /*!< 0x01000000 */
+#define USART_ISR_RXFF               USART_ISR_RXFF_Msk                        /*!< RXFIFO Full Flag */
+#define USART_ISR_TCBGT_Pos          (25U)
+#define USART_ISR_TCBGT_Msk          (0x1UL << USART_ISR_TCBGT_Pos)            /*!< 0x02000000 */
+#define USART_ISR_TCBGT              USART_ISR_TCBGT_Msk                       /*!< Transmission Complete Before Guard Time Completion Flag */
+#define USART_ISR_RXFT_Pos           (26U)
+#define USART_ISR_RXFT_Msk           (0x1UL << USART_ISR_RXFT_Pos)             /*!< 0x04000000 */
+#define USART_ISR_RXFT               USART_ISR_RXFT_Msk                        /*!< RXFIFO Threshold Flag */
+#define USART_ISR_TXFT_Pos           (27U)
+#define USART_ISR_TXFT_Msk           (0x1UL << USART_ISR_TXFT_Pos)             /*!< 0x08000000 */
+#define USART_ISR_TXFT               USART_ISR_TXFT_Msk                        /*!< TXFIFO Threshold Flag */
+
+/*******************  Bit definition for USART_ICR register  ******************/
+#define USART_ICR_PECF_Pos           (0U)
+#define USART_ICR_PECF_Msk           (0x1UL << USART_ICR_PECF_Pos)             /*!< 0x00000001 */
+#define USART_ICR_PECF               USART_ICR_PECF_Msk                        /*!< Parity Error Clear Flag */
+#define USART_ICR_FECF_Pos           (1U)
+#define USART_ICR_FECF_Msk           (0x1UL << USART_ICR_FECF_Pos)             /*!< 0x00000002 */
+#define USART_ICR_FECF               USART_ICR_FECF_Msk                        /*!< Framing Error Clear Flag */
+#define USART_ICR_NECF_Pos           (2U)
+#define USART_ICR_NECF_Msk           (0x1UL << USART_ICR_NECF_Pos)             /*!< 0x00000004 */
+#define USART_ICR_NECF               USART_ICR_NECF_Msk                        /*!< Noise Error detected Clear Flag */
+#define USART_ICR_ORECF_Pos          (3U)
+#define USART_ICR_ORECF_Msk          (0x1UL << USART_ICR_ORECF_Pos)            /*!< 0x00000008 */
+#define USART_ICR_ORECF              USART_ICR_ORECF_Msk                       /*!< OverRun Error Clear Flag */
+#define USART_ICR_IDLECF_Pos         (4U)
+#define USART_ICR_IDLECF_Msk         (0x1UL << USART_ICR_IDLECF_Pos)           /*!< 0x00000010 */
+#define USART_ICR_IDLECF             USART_ICR_IDLECF_Msk                      /*!< IDLE line detected Clear Flag */
+#define USART_ICR_TXFECF_Pos         (5U)
+#define USART_ICR_TXFECF_Msk         (0x1UL << USART_ICR_TXFECF_Pos)           /*!< 0x00000020 */
+#define USART_ICR_TXFECF             USART_ICR_TXFECF_Msk                      /*!< TXFIFO Empty Clear Flag */
+#define USART_ICR_TCCF_Pos           (6U)
+#define USART_ICR_TCCF_Msk           (0x1UL << USART_ICR_TCCF_Pos)             /*!< 0x00000040 */
+#define USART_ICR_TCCF               USART_ICR_TCCF_Msk                        /*!< Transmission Complete Clear Flag */
+#define USART_ICR_TCBGTCF_Pos        (7U)
+#define USART_ICR_TCBGTCF_Msk        (0x1UL << USART_ICR_TCBGTCF_Pos)          /*!< 0x00000080 */
+#define USART_ICR_TCBGTCF            USART_ICR_TCBGTCF_Msk                     /*!< Transmission Complete Before Guard Time Clear Flag */
+#define USART_ICR_LBDCF_Pos          (8U)
+#define USART_ICR_LBDCF_Msk          (0x1UL << USART_ICR_LBDCF_Pos)            /*!< 0x00000100 */
+#define USART_ICR_LBDCF              USART_ICR_LBDCF_Msk                       /*!< LIN Break Detection Clear Flag */
+#define USART_ICR_CTSCF_Pos          (9U)
+#define USART_ICR_CTSCF_Msk          (0x1UL << USART_ICR_CTSCF_Pos)            /*!< 0x00000200 */
+#define USART_ICR_CTSCF              USART_ICR_CTSCF_Msk                       /*!< CTS Interrupt Clear Flag */
+#define USART_ICR_RTOCF_Pos          (11U)
+#define USART_ICR_RTOCF_Msk          (0x1UL << USART_ICR_RTOCF_Pos)            /*!< 0x00000800 */
+#define USART_ICR_RTOCF              USART_ICR_RTOCF_Msk                       /*!< Receiver Time Out Clear Flag */
+#define USART_ICR_EOBCF_Pos          (12U)
+#define USART_ICR_EOBCF_Msk          (0x1UL << USART_ICR_EOBCF_Pos)            /*!< 0x00001000 */
+#define USART_ICR_EOBCF              USART_ICR_EOBCF_Msk                       /*!< End Of Block Clear Flag */
+#define USART_ICR_UDRCF_Pos          (13U)
+#define USART_ICR_UDRCF_Msk          (0x1UL << USART_ICR_UDRCF_Pos)            /*!< 0x00002000 */
+#define USART_ICR_UDRCF              USART_ICR_UDRCF_Msk                       /*!< SPI Slave Underrun Clear Flag */
+#define USART_ICR_CMCF_Pos           (17U)
+#define USART_ICR_CMCF_Msk           (0x1UL << USART_ICR_CMCF_Pos)             /*!< 0x00020000 */
+#define USART_ICR_CMCF               USART_ICR_CMCF_Msk                        /*!< Character Match Clear Flag */
+#define USART_ICR_WUCF_Pos           (20U)
+#define USART_ICR_WUCF_Msk           (0x1UL << USART_ICR_WUCF_Pos)             /*!< 0x00100000 */
+#define USART_ICR_WUCF               USART_ICR_WUCF_Msk                        /*!< Wake Up from stop mode Clear Flag */
+
+/*******************  Bit definition for USART_RDR register  ******************/
+#define USART_RDR_RDR_Pos             (0U)
+#define USART_RDR_RDR_Msk             (0x1FFUL << USART_RDR_RDR_Pos)           /*!< 0x000001FF */
+#define USART_RDR_RDR                 USART_RDR_RDR_Msk                        /*!< RDR[8:0] bits (Receive Data value) */
+
+/*******************  Bit definition for USART_TDR register  ******************/
+#define USART_TDR_TDR_Pos             (0U)
+#define USART_TDR_TDR_Msk             (0x1FFUL << USART_TDR_TDR_Pos)           /*!< 0x000001FF */
+#define USART_TDR_TDR                 USART_TDR_TDR_Msk                        /*!< TDR[8:0] bits (Transmit Data value) */
+
+/*******************  Bit definition for USART_PRESC register  ****************/
+#define USART_PRESC_PRESCALER_Pos    (0U)
+#define USART_PRESC_PRESCALER_Msk    (0xFUL << USART_PRESC_PRESCALER_Pos)      /*!< 0x0000000F */
+#define USART_PRESC_PRESCALER        USART_PRESC_PRESCALER_Msk                 /*!< PRESCALER[3:0] bits (Clock prescaler) */
+#define USART_PRESC_PRESCALER_0      (0x1UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000001 */
+#define USART_PRESC_PRESCALER_1      (0x2UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000002 */
+#define USART_PRESC_PRESCALER_2      (0x4UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000004 */
+#define USART_PRESC_PRESCALER_3      (0x8UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000008 */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                            Window WATCHDOG                                 */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for WWDG_CR register  ********************/
+#define WWDG_CR_T_Pos           (0U)
+#define WWDG_CR_T_Msk           (0x7FUL << WWDG_CR_T_Pos)                      /*!< 0x0000007F */
+#define WWDG_CR_T               WWDG_CR_T_Msk                                  /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
+#define WWDG_CR_T_0             (0x01UL << WWDG_CR_T_Pos)                      /*!< 0x00000001 */
+#define WWDG_CR_T_1             (0x02UL << WWDG_CR_T_Pos)                      /*!< 0x00000002 */
+#define WWDG_CR_T_2             (0x04UL << WWDG_CR_T_Pos)                      /*!< 0x00000004 */
+#define WWDG_CR_T_3             (0x08UL << WWDG_CR_T_Pos)                      /*!< 0x00000008 */
+#define WWDG_CR_T_4             (0x10UL << WWDG_CR_T_Pos)                      /*!< 0x00000010 */
+#define WWDG_CR_T_5             (0x20UL << WWDG_CR_T_Pos)                      /*!< 0x00000020 */
+#define WWDG_CR_T_6             (0x40UL << WWDG_CR_T_Pos)                      /*!< 0x00000040 */
+
+#define WWDG_CR_WDGA_Pos        (7U)
+#define WWDG_CR_WDGA_Msk        (0x1UL << WWDG_CR_WDGA_Pos)                    /*!< 0x00000080 */
+#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               /*!<Activation bit */
+
+/*******************  Bit definition for WWDG_CFR register  *******************/
+#define WWDG_CFR_W_Pos          (0U)
+#define WWDG_CFR_W_Msk          (0x7FUL << WWDG_CFR_W_Pos)                     /*!< 0x0000007F */
+#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 /*!<W[6:0] bits (7-bit window value) */
+#define WWDG_CFR_W_0            (0x01UL << WWDG_CFR_W_Pos)                     /*!< 0x00000001 */
+#define WWDG_CFR_W_1            (0x02UL << WWDG_CFR_W_Pos)                     /*!< 0x00000002 */
+#define WWDG_CFR_W_2            (0x04UL << WWDG_CFR_W_Pos)                     /*!< 0x00000004 */
+#define WWDG_CFR_W_3            (0x08UL << WWDG_CFR_W_Pos)                     /*!< 0x00000008 */
+#define WWDG_CFR_W_4            (0x10UL << WWDG_CFR_W_Pos)                     /*!< 0x00000010 */
+#define WWDG_CFR_W_5            (0x20UL << WWDG_CFR_W_Pos)                     /*!< 0x00000020 */
+#define WWDG_CFR_W_6            (0x40UL << WWDG_CFR_W_Pos)                     /*!< 0x00000040 */
+
+#define WWDG_CFR_WDGTB_Pos      (11U)
+#define WWDG_CFR_WDGTB_Msk      (0x7UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00003800 */
+#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             /*!<WDGTB[2:0] bits (Timer Base) */
+#define WWDG_CFR_WDGTB_0        (0x1UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00000800 */
+#define WWDG_CFR_WDGTB_1        (0x2UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00001000 */
+#define WWDG_CFR_WDGTB_2        (0x4UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00002000 */
+
+#define WWDG_CFR_EWI_Pos        (9U)
+#define WWDG_CFR_EWI_Msk        (0x1UL << WWDG_CFR_EWI_Pos)                    /*!< 0x00000200 */
+#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               /*!<Early Wakeup Interrupt */
+
+/*******************  Bit definition for WWDG_SR register  ********************/
+#define WWDG_SR_EWIF_Pos        (0U)
+#define WWDG_SR_EWIF_Msk        (0x1UL << WWDG_SR_EWIF_Pos)                    /*!< 0x00000001 */
+#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               /*!<Early Wakeup Interrupt Flag */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                Debug MCU                                   */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for DBG_IDCODE register  *************/
+#define DBG_IDCODE_DEV_ID_Pos                          (0U)
+#define DBG_IDCODE_DEV_ID_Msk                          (0xFFFUL << DBG_IDCODE_DEV_ID_Pos)  /*!< 0x00000FFF */
+#define DBG_IDCODE_DEV_ID                              DBG_IDCODE_DEV_ID_Msk
+#define DBG_IDCODE_REV_ID_Pos                          (16U)
+#define DBG_IDCODE_REV_ID_Msk                          (0xFFFFUL << DBG_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
+#define DBG_IDCODE_REV_ID                              DBG_IDCODE_REV_ID_Msk
+
+/********************  Bit definition for DBG_CR register  *****************/
+#define DBG_CR_DBG_STOP_Pos                            (1U)
+#define DBG_CR_DBG_STOP_Msk                            (0x1UL << DBG_CR_DBG_STOP_Pos)      /*!< 0x00000002 */
+#define DBG_CR_DBG_STOP                                DBG_CR_DBG_STOP_Msk
+#define DBG_CR_DBG_STANDBY_Pos                         (2U)
+#define DBG_CR_DBG_STANDBY_Msk                         (0x1UL << DBG_CR_DBG_STANDBY_Pos)   /*!< 0x00000004 */
+#define DBG_CR_DBG_STANDBY                             DBG_CR_DBG_STANDBY_Msk
+
+
+/********************  Bit definition for DBG_APB_FZ1 register  ***********/
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Pos                  (1U)
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */
+#define DBG_APB_FZ1_DBG_TIM3_STOP                      DBG_APB_FZ1_DBG_TIM3_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM4_STOP_Pos                  (2U)
+#define DBG_APB_FZ1_DBG_TIM4_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM4_STOP_Pos) /*!< 0x00000004 */
+#define DBG_APB_FZ1_DBG_TIM4_STOP                      DBG_APB_FZ1_DBG_TIM4_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM6_STOP_Pos                  (4U)
+#define DBG_APB_FZ1_DBG_TIM6_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM6_STOP_Pos) /*!< 0x00000010 */
+#define DBG_APB_FZ1_DBG_TIM6_STOP                      DBG_APB_FZ1_DBG_TIM6_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM7_STOP_Pos                  (5U)
+#define DBG_APB_FZ1_DBG_TIM7_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM7_STOP_Pos) /*!< 0x00000020 */
+#define DBG_APB_FZ1_DBG_TIM7_STOP                      DBG_APB_FZ1_DBG_TIM7_STOP_Msk
+#define DBG_APB_FZ1_DBG_RTC_STOP_Pos                   (10U)
+#define DBG_APB_FZ1_DBG_RTC_STOP_Msk                   (0x1UL << DBG_APB_FZ1_DBG_RTC_STOP_Pos)  /*!< 0x00000400 */
+#define DBG_APB_FZ1_DBG_RTC_STOP                       DBG_APB_FZ1_DBG_RTC_STOP_Msk
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Pos                  (11U)
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */
+#define DBG_APB_FZ1_DBG_WWDG_STOP                      DBG_APB_FZ1_DBG_WWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Pos                  (12U)
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */
+#define DBG_APB_FZ1_DBG_IWDG_STOP                      DBG_APB_FZ1_DBG_IWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos    (21U)
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk    (0x1UL << DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos) /*!< 0x00200000 */
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP        DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk
+#define DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP_Pos    (22U)
+#define DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP_Msk    (0x1UL << DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP_Pos) /*!< 0x00400000 */
+#define DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP        DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP_Msk
+
+/********************  Bit definition for DBG_APB_FZ2 register  ************/
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Pos                  (11U)
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Msk                  (0x1UL << DBG_APB_FZ2_DBG_TIM1_STOP_Pos)  /*!< 0x00000800 */
+#define DBG_APB_FZ2_DBG_TIM1_STOP                      DBG_APB_FZ2_DBG_TIM1_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Pos                 (15U)
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM14_STOP_Pos) /*!< 0x00008000 */
+#define DBG_APB_FZ2_DBG_TIM14_STOP                     DBG_APB_FZ2_DBG_TIM14_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM15_STOP_Pos                 (16U)
+#define DBG_APB_FZ2_DBG_TIM15_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM15_STOP_Pos) /*!< 0x00010000 */
+#define DBG_APB_FZ2_DBG_TIM15_STOP                     DBG_APB_FZ2_DBG_TIM15_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Pos                 (17U)
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM16_STOP_Pos) /*!< 0x00020000 */
+#define DBG_APB_FZ2_DBG_TIM16_STOP                     DBG_APB_FZ2_DBG_TIM16_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Pos                 (18U)
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM17_STOP_Pos) /*!< 0x00040000 */
+#define DBG_APB_FZ2_DBG_TIM17_STOP                     DBG_APB_FZ2_DBG_TIM17_STOP_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                         USB Dual Role Device FS Endpoint registers         */
+/*                                                                            */
+/******************************************************************************/
+
+/******************  Bits definition for USB_DRD_CNTR register  *******************/
+#define USB_CNTR_HOST_Pos               (31U)
+#define USB_CNTR_HOST_Msk               (0x1UL << USB_CNTR_HOST_Pos)    /*!< 0x80000000 */
+#define USB_CNTR_HOST                   USB_CNTR_HOST_Msk               /*!< Host Mode  */
+#define USB_CNTR_THR512M_Pos            (16U)
+#define USB_CNTR_THR512M_Msk            (0x1UL << USB_CNTR_THR512M_Pos)  /*!< 0x00010000 */
+#define USB_CNTR_THR512M                USB_CNTR_THR512M_Msk             /*!< 512byte Threshold interrupt mask */
+#define USB_CNTR_CTRM_Pos               (15U)
+#define USB_CNTR_CTRM_Msk               (0x1UL << USB_CNTR_CTRM_Pos)    /*!< 0x00008000 */
+#define USB_CNTR_CTRM                   USB_CNTR_CTRM_Msk               /*!< Correct Transfer Mask */
+#define USB_CNTR_PMAOVRM_Pos            (14U)
+#define USB_CNTR_PMAOVRM_Msk            (0x1UL << USB_CNTR_PMAOVRM_Pos) /*!< 0x00004000 */
+#define USB_CNTR_PMAOVRM                USB_CNTR_PMAOVRM_Msk            /*!< DMA OVeR/underrun Mask */
+#define USB_CNTR_ERRM_Pos               (13U)
+#define USB_CNTR_ERRM_Msk               (0x1UL << USB_CNTR_ERRM_Pos)    /*!< 0x00002000 */
+#define USB_CNTR_ERRM                   USB_CNTR_ERRM_Msk               /*!< ERRor Mask */
+#define USB_CNTR_WKUPM_Pos              (12U)
+#define USB_CNTR_WKUPM_Msk              (0x1UL << USB_CNTR_WKUPM_Pos)   /*!< 0x00001000 */
+#define USB_CNTR_WKUPM                  USB_CNTR_WKUPM_Msk              /*!< WaKe UP Mask */
+#define USB_CNTR_SUSPM_Pos              (11U)
+#define USB_CNTR_SUSPM_Msk              (0x1UL << USB_CNTR_SUSPM_Pos)   /*!< 0x00000800 */
+#define USB_CNTR_SUSPM                  USB_CNTR_SUSPM_Msk              /*!< SUSPend Mask */
+#define USB_CNTR_RESETM_Pos             (10U)
+#define USB_CNTR_RESETM_Msk             (0x1UL << USB_CNTR_RESETM_Pos)  /*!< 0x00000400 */
+#define USB_CNTR_RESETM                 USB_CNTR_RESETM_Msk             /*!< RESET Mask */
+#define USB_CNTR_DCON                   USB_CNTR_RESETM_Msk             /*!< Disconnection Connection Mask */
+#define USB_CNTR_SOFM_Pos               (9U)
+#define USB_CNTR_SOFM_Msk               (0x1UL << USB_CNTR_SOFM_Pos)    /*!< 0x00000200 */
+#define USB_CNTR_SOFM                   USB_CNTR_SOFM_Msk               /*!< Start Of Frame Mask */
+#define USB_CNTR_ESOFM_Pos              (8U)
+#define USB_CNTR_ESOFM_Msk              (0x1UL << USB_CNTR_ESOFM_Pos)   /*!< 0x00000100 */
+#define USB_CNTR_ESOFM                  USB_CNTR_ESOFM_Msk              /*!< Expected Start Of Frame Mask */
+#define USB_CNTR_L1REQM_Pos             (7U)
+#define USB_CNTR_L1REQM_Msk             (0x1UL << USB_CNTR_L1REQM_Pos)  /*!< 0x00000080 */
+#define USB_CNTR_L1REQM                 USB_CNTR_L1REQM_Msk             /*!< LPM L1 state request interrupt Mask */
+#define USB_CNTR_L1XACT_Pos             (6U)
+#define USB_CNTR_L1XACT_Msk             (0x1UL << USB_CNTR_L1XACT_Pos)  /*!< 0x00000040 */
+#define USB_CNTR_L1XACT                 USB_CNTR_L1XACT_Msk             /*!< Host LPM L1 transaction request Mask */
+#define USB_CNTR_L1RES_Pos              (5U)
+#define USB_CNTR_L1RES_Msk              (0x1UL << USB_CNTR_L1RES_Pos)   /*!< 0x00000020 */
+#define USB_CNTR_L1RES                  USB_CNTR_L1RES_Msk              /*!< LPM L1 Resume request/ Remote Wakeup Mask */
+#define USB_CNTR_L2RES_Pos              (4U)
+#define USB_CNTR_L2RES_Msk              (0x1UL << USB_CNTR_L2RES_Pos)   /*!< 0x00000010 */
+#define USB_CNTR_L2RES                  USB_CNTR_L2RES_Msk              /*!< L2 Remote Wakeup / Resume driver Mask */
+#define USB_CNTR_SUSPEN_Pos             (3U)
+#define USB_CNTR_SUSPEN_Msk             (0x1UL << USB_CNTR_SUSPEN_Pos)  /*!< 0x00000008 */
+#define USB_CNTR_SUSPEN                 USB_CNTR_SUSPEN_Msk             /*!< Suspend state enable Mask */
+#define USB_CNTR_SUSPRDY_Pos            (2U)
+#define USB_CNTR_SUSPRDY_Msk            (0x1UL << USB_CNTR_SUSPRDY_Pos) /*!< 0x00000004 */
+#define USB_CNTR_SUSPRDY                USB_CNTR_SUSPRDY_Msk            /*!< Suspend state effective Mask */
+#define USB_CNTR_PDWN_Pos               (1U)
+#define USB_CNTR_PDWN_Msk               (0x1UL << USB_CNTR_PDWN_Pos)    /*!< 0x00000002 */
+#define USB_CNTR_PDWN                   USB_CNTR_PDWN_Msk               /*!< Power DoWN Mask */
+#define USB_CNTR_USBRST_Pos             (0U)
+#define USB_CNTR_USBRST_Msk             (0x1UL << USB_CNTR_USBRST_Pos)  /*!< 0x00000001 */
+#define USB_CNTR_USBRST                 USB_CNTR_USBRST_Msk             /*!< USB Reset Mask */
+
+/******************  Bits definition for USB_DRD_ISTR register  *******************/
+#define USB_ISTR_IDN_Pos                (0U)
+#define USB_ISTR_IDN_Msk                (0xFUL << USB_ISTR_IDN_Pos)     /*!< 0x0000000F */
+#define USB_ISTR_IDN                    USB_ISTR_IDN_Msk                /*!< EndPoint IDentifier (read-only bit) Mask */
+#define USB_ISTR_DIR_Pos                (4U)
+#define USB_ISTR_DIR_Msk                (0x1UL << USB_ISTR_DIR_Pos)     /*!< 0x00000010 */
+#define USB_ISTR_DIR                    USB_ISTR_DIR_Msk                /*!< DIRection of transaction (read-only bit) Mask */
+#define USB_ISTR_L1REQ_Pos              (7U)
+#define USB_ISTR_L1REQ_Msk              (0x1UL << USB_ISTR_L1REQ_Pos)   /*!< 0x00000080 */
+#define USB_ISTR_L1REQ                  USB_ISTR_L1REQ_Msk              /*!< LPM L1 state request Mask */
+#define USB_ISTR_ESOF_Pos               (8U)
+#define USB_ISTR_ESOF_Msk               (0x1UL << USB_ISTR_ESOF_Pos)    /*!< 0x00000100 */
+#define USB_ISTR_ESOF                   USB_ISTR_ESOF_Msk               /*!< Expected Start Of Frame (clear-only bit) Mask */
+#define USB_ISTR_SOF_Pos                (9U)
+#define USB_ISTR_SOF_Msk                (0x1UL << USB_ISTR_SOF_Pos)     /*!< 0x00000200 */
+#define USB_ISTR_SOF                    USB_ISTR_SOF_Msk                /*!< Start Of Frame (clear-only bit) Mask */
+#define USB_ISTR_RESET_Pos              (10U)
+#define USB_ISTR_RESET_Msk              (0x1UL << USB_ISTR_RESET_Pos)   /*!< 0x00000400 */
+#define USB_ISTR_RESET                  USB_ISTR_RESET_Msk              /*!< RESET Mask */
+#define USB_ISTR_DCON_Pos               (10U)
+#define USB_ISTR_DCON_Msk               (0x1UL << USB_ISTR_DCON_Pos)    /*!< 0x00000400 */
+#define USB_ISTR_DCON                   USB_ISTR_DCON_Msk               /*!< HOST MODE-Device Connection or disconnection Mask */
+#define USB_ISTR_SUSP_Pos               (11U)
+#define USB_ISTR_SUSP_Msk               (0x1UL << USB_ISTR_SUSP_Pos)    /*!< 0x00000800 */
+#define USB_ISTR_SUSP                   USB_ISTR_SUSP_Msk               /*!< SUSPend (clear-only bit) Mask */
+#define USB_ISTR_WKUP_Pos               (12U)
+#define USB_ISTR_WKUP_Msk               (0x1UL << USB_ISTR_WKUP_Pos)    /*!< 0x00001000 */
+#define USB_ISTR_WKUP                   USB_ISTR_WKUP_Msk               /*!< WaKe UP (clear-only bit) Mask */
+#define USB_ISTR_ERR_Pos                (13U)
+#define USB_ISTR_ERR_Msk                (0x1UL << USB_ISTR_ERR_Pos)     /*!< 0x00002000 */
+#define USB_ISTR_ERR                    USB_ISTR_ERR_Msk                /*!< ERRor (clear-only bit) Mask */
+#define USB_ISTR_PMAOVR_Pos             (14U)
+#define USB_ISTR_PMAOVR_Msk             (0x1UL << USB_ISTR_PMAOVR_Pos)  /*!< 0x00004000 */
+#define USB_ISTR_PMAOVR                 USB_ISTR_PMAOVR_Msk             /*!< PMA OVeR/underrun (clear-only bit) Mask */
+#define USB_ISTR_CTR_Pos                (15U)
+#define USB_ISTR_CTR_Msk                (0x1UL << USB_ISTR_CTR_Pos)     /*!< 0x00008000 */
+#define USB_ISTR_CTR                    USB_ISTR_CTR_Msk                /*!< Correct TRansfer (clear-only bit) Mask */
+#define USB_ISTR_THR512_Pos             (16U)
+#define USB_ISTR_THR512_Msk             (0x1UL << USB_ISTR_THR512_Pos)  /*!< 0x00010000 */
+#define USB_ISTR_THR512                 USB_ISTR_THR512_Msk             /*!< 512byte threshold interrupt (used with isochrnous single buffer ) */
+#define USB_ISTR_DCON_STAT_Pos          (29U)
+#define USB_ISTR_DCON_STAT_Msk          (0x1UL << USB_ISTR_DCON_STAT_Pos)/*!< 0x20000000 */
+#define USB_ISTR_DCON_STAT              USB_ISTR_DCON_STAT_Msk           /*!< Device Connection status (connected/Disconnected) don't cause an interrupt */
+#define USB_ISTR_LS_DCONN_Pos           (30U)
+#define USB_ISTR_LS_DCONN_Msk           (0x1UL << USB_ISTR_LS_DCONN_Pos)/*!< 0x40000000 */
+#define USB_ISTR_LS_DCONN               USB_ISTR_LS_DCONN_Msk           /*!< LS_DCONN Mask */
+
+/******************  Bits definition for USB_DRD_FNR register  ********************/
+#define USB_FNR_FN_Pos                  (0U)
+#define USB_FNR_FN_Msk                  (0x7FFUL << USB_FNR_FN_Pos)     /*!< 0x000007FF */
+#define USB_FNR_FN                      USB_FNR_FN_Msk                  /*!< Frame Number Mask */
+#define USB_FNR_LSOF_Pos                (11U)
+#define USB_FNR_LSOF_Msk                (0x3UL << USB_FNR_LSOF_Pos)     /*!< 0x00001800 */
+#define USB_FNR_LSOF                    USB_FNR_LSOF_Msk                /*!< Lost SOF  Mask */
+#define USB_FNR_LCK_Pos                 (13U)
+#define USB_FNR_LCK_Msk                 (0x1UL << USB_FNR_LCK_Pos)      /*!< 0x00002000 */
+#define USB_FNR_LCK                     USB_FNR_LCK_Msk                 /*!< LoCKed Mask */
+#define USB_FNR_RXDM_Pos                (14U)
+#define USB_FNR_RXDM_Msk                (0x1UL << USB_FNR_RXDM_Pos)     /*!< 0x00004000 */
+#define USB_FNR_RXDM                    USB_FNR_RXDM_Msk                /*!< status of D- data line Mask */
+#define USB_FNR_RXDP_Pos                (15U)
+#define USB_FNR_RXDP_Msk                (0x1UL << USB_FNR_RXDP_Pos)     /*!< 0x00008000 */
+#define USB_FNR_RXDP                    USB_FNR_RXDP_Msk                /*!< status of D+ data line Mask */
+
+/******************  Bits definition for USB_DRD_DADDR register    ****************/
+#define USB_DADDR_ADD_Pos               (0U)
+#define USB_DADDR_ADD_Msk               (0x7FUL << USB_DADDR_ADD_Pos)   /*!< 0x0000007F */
+#define USB_DADDR_ADD                   USB_DADDR_ADD_Msk               /*!<  ADD[6:0] bits (Device Address)Mask */
+#define USB_DADDR_ADD0_Pos              (0U)
+#define USB_DADDR_ADD0_Msk              (0x1UL << USB_DADDR_ADD0_Pos)   /*!< 0x00000001 */
+#define USB_DADDR_ADD0                  USB_DADDR_ADD0_Msk              /*!< Bit 0 Mask */
+#define USB_DADDR_ADD1_Pos              (1U)
+#define USB_DADDR_ADD1_Msk              (0x1UL << USB_DADDR_ADD1_Pos)   /*!< 0x00000002 */
+#define USB_DADDR_ADD1                  USB_DADDR_ADD1_Msk              /*!< Bit 1 Mask */
+#define USB_DADDR_ADD2_Pos              (2U)
+#define USB_DADDR_ADD2_Msk              (0x1UL << USB_DADDR_ADD2_Pos)   /*!< 0x00000004 */
+#define USB_DADDR_ADD2                  USB_DADDR_ADD2_Msk              /*!< Bit 2 Mask */
+#define USB_DADDR_ADD3_Pos              (3U)
+#define USB_DADDR_ADD3_Msk              (0x1UL << USB_DADDR_ADD3_Pos)   /*!< 0x00000008 */
+#define USB_DADDR_ADD3                  USB_DADDR_ADD3_Msk              /*!< Bit 3 Mask */
+#define USB_DADDR_ADD4_Pos              (4U)
+#define USB_DADDR_ADD4_Msk              (0x1UL << USB_DADDR_ADD4_Pos)   /*!< 0x00000010 */
+#define USB_DADDR_ADD4                  USB_DADDR_ADD4_Msk              /*!< Bit 4 Mask */
+#define USB_DADDR_ADD5_Pos              (5U)
+#define USB_DADDR_ADD5_Msk              (0x1UL << USB_DADDR_ADD5_Pos)   /*!< 0x00000020 */
+#define USB_DADDR_ADD5                  USB_DADDR_ADD5_Msk              /*!< Bit 5 Mask */
+#define USB_DADDR_ADD6_Pos              (6U)
+#define USB_DADDR_ADD6_Msk              (0x1UL << USB_DADDR_ADD6_Pos)   /*!< 0x00000040 */
+#define USB_DADDR_ADD6                  USB_DADDR_ADD6_Msk              /*!< Bit 6 Mask */
+#define USB_DADDR_EF_Pos                (7U)
+#define USB_DADDR_EF_Msk                (0x1UL << USB_DADDR_EF_Pos)     /*!< 0x00000080 */
+#define USB_DADDR_EF                    USB_DADDR_EF_Msk                /*!< Enable Function Mask */
+
+/******************  Bit definition for USB_DRD_BTABLE register  ******************/
+#define USB_BTABLE_BTABLE_Pos          (3U)
+#define USB_BTABLE_BTABLE_Msk          (0xFFF8UL << USB_BTABLE_BTABLE_Pos)/*!< 0x00000000 */
+#define USB_BTABLE_BTABLE              USB_BTABLE_BTABLE_Msk              /*!< Buffer Table Mask */
+
+/*******************  Bit definition for LPMCSR register  *********************/
+#define USB_LPMCSR_LMPEN_Pos           (0U)
+#define USB_LPMCSR_LMPEN_Msk           (0x1UL << USB_LPMCSR_LMPEN_Pos)  /*!< 0x00000001 */
+#define USB_LPMCSR_LMPEN               USB_LPMCSR_LMPEN_Msk             /*!< LPM support enable Mask */
+#define USB_LPMCSR_LPMACK_Pos          (1U)
+#define USB_LPMCSR_LPMACK_Msk          (0x1UL << USB_LPMCSR_LPMACK_Pos) /*!< 0x00000002 */
+#define USB_LPMCSR_LPMACK              USB_LPMCSR_LPMACK_Msk            /*!< LPM Token acknowledge enable Mask */
+#define USB_LPMCSR_REMWAKE_Pos         (3U)
+#define USB_LPMCSR_REMWAKE_Msk         (0x1UL << USB_LPMCSR_REMWAKE_Pos)/*!< 0x00000008 */
+#define USB_LPMCSR_REMWAKE             USB_LPMCSR_REMWAKE_Msk           /*!< bRemoteWake value received with last ACKed LPM Token Mask */
+#define USB_LPMCSR_BESL_Pos            (4U)
+#define USB_LPMCSR_BESL_Msk            (0xFUL << USB_LPMCSR_BESL_Pos)   /*!< 0x000000F0 */
+#define USB_LPMCSR_BESL                USB_LPMCSR_BESL_Msk              /*!< BESL value received with last ACKed LPM Token Mask */
+
+/******************  Bits definition for USB_DRD_BCDR register  *******************/
+#define USB_BCDR_BCDEN_Pos             (0U)
+#define USB_BCDR_BCDEN_Msk             (0x1UL << USB_BCDR_BCDEN_Pos)    /*!< 0x00000001 */
+#define USB_BCDR_BCDEN                 USB_BCDR_BCDEN_Msk               /*!< Battery charging detector (BCD) enable Mask */
+#define USB_BCDR_DCDEN_Pos             (1U)
+#define USB_BCDR_DCDEN_Msk             (0x1UL << USB_BCDR_DCDEN_Pos)    /*!< 0x00000002 */
+#define USB_BCDR_DCDEN                 USB_BCDR_DCDEN_Msk               /*!< Data contact detection (DCD) mode enable Mask */
+#define USB_BCDR_PDEN_Pos              (2U)
+#define USB_BCDR_PDEN_Msk              (0x1UL << USB_BCDR_PDEN_Pos)     /*!< 0x00000004 */
+#define USB_BCDR_PDEN                  USB_BCDR_PDEN_Msk                /*!< Primary detection (PD) mode enable Mask */
+#define USB_BCDR_SDEN_Pos              (3U)
+#define USB_BCDR_SDEN_Msk              (0x1UL << USB_BCDR_SDEN_Pos)     /*!< 0x00000008 */
+#define USB_BCDR_SDEN                  USB_BCDR_SDEN_Msk                /*!< Secondary detection (SD) mode enable Mask */
+#define USB_BCDR_DCDET_Pos             (4U)
+#define USB_BCDR_DCDET_Msk             (0x1UL << USB_BCDR_DCDET_Pos)    /*!< 0x00000010 */
+#define USB_BCDR_DCDET                 USB_BCDR_DCDET_Msk               /*!< Data contact detection (DCD) status Mask */
+#define USB_BCDR_PDET_Pos              (5U)
+#define USB_BCDR_PDET_Msk              (0x1UL << USB_BCDR_PDET_Pos)     /*!< 0x00000020 */
+#define USB_BCDR_PDET                  USB_BCDR_PDET_Msk                /*!< Primary detection (PD) status Mask */
+#define USB_BCDR_SDET_Pos              (6U)
+#define USB_BCDR_SDET_Msk              (0x1UL << USB_BCDR_SDET_Pos)     /*!< 0x00000040 */
+#define USB_BCDR_SDET                  USB_BCDR_SDET_Msk                /*!< Secondary detection (SD) status Mask */
+#define USB_BCDR_PS2DET_Pos            (7U)
+#define USB_BCDR_PS2DET_Msk            (0x1UL << USB_BCDR_PS2DET_Pos)   /*!< 0x00000080 */
+#define USB_BCDR_PS2DET                USB_BCDR_PS2DET_Msk              /*!< PS2 port or proprietary charger detected Mask */
+#define USB_BCDR_DPPU_Pos              (15U)
+#define USB_BCDR_DPPU_Msk              (0x1UL << USB_BCDR_DPPU_Pos)     /*!< 0x00008000 */
+#define USB_BCDR_DPPU                  USB_BCDR_DPPU_Msk                /*!< DP Pull-up Enable Mask */
+#define USB_BCDR_DPPD_Pos              (15U)
+#define USB_BCDR_DPPD_Msk              (0x1UL << USB_BCDR_DPPD_Pos)     /*!< 0x00008000 */
+#define USB_BCDR_DPPD                  USB_BCDR_DPPD_Msk                /*!< DP Pull-Down Enable Mask */
+
+/******************  Bits definition for USB_DRD_CHEP register  *******************/
+#define USB_CHEP_ERRRX_Pos             (26U)
+#define USB_CHEP_ERRRX_Msk             (0x01UL << USB_CHEP_ERRRX_Pos)   /*!< 0x04000000 */
+#define USB_CHEP_ERRRX                 USB_CHEP_ERRRX_Msk               /*!< Receive error */
+#define USB_EP_ERRRX                   USB_CHEP_ERRRX_Msk               /*!< EP Receive error */
+#define USB_CH_ERRRX                   USB_CHEP_ERRRX_Msk               /*!< CH Receive error */
+#define USB_CHEP_ERRTX_Pos             (25U)
+#define USB_CHEP_ERRTX_Msk             (0x01UL << USB_CHEP_ERRTX_Pos)   /*!< 0x02000000 */
+#define USB_CHEP_ERRTX                 USB_CHEP_ERRTX_Msk               /*!< Transmit error */
+#define USB_EP_ERRTX                   USB_CHEP_ERRTX_Msk               /*!< EP Transmit error */
+#define USB_CH_ERRTX                   USB_CHEP_ERRTX_Msk               /*!< CH Transmit error */
+#define USB_CHEP_LSEP_Pos              (24U)
+#define USB_CHEP_LSEP_Msk              (0x01UL << USB_CHEP_LSEP_Pos)    /*!< 0x01000000 */
+#define USB_CHEP_LSEP                  USB_CHEP_LSEP_Msk                /*!< Low Speed Endpoint (host with Hub Only) */
+#define USB_CHEP_NAK_Pos               (23U)
+#define USB_CHEP_NAK_Msk               (0x01UL << USB_CHEP_NAK_Pos)     /*!< 0x00800000 */
+#define USB_CHEP_NAK                   USB_CHEP_NAK_Msk                 /*!< Previous NAK detected */
+#define USB_CHEP_DEVADDR_Pos           (16U)
+#define USB_CHEP_DEVADDR_Msk           (0x7FU << USB_CHEP_DEVADDR_Pos)  /*!< 0x7F000000 */
+#define USB_CHEP_DEVADDR               USB_CHEP_DEVADDR_Msk             /* Target Endpoint address*/
+#define USB_CHEP_VTRX_Pos              (15U)
+#define USB_CHEP_VTRX_Msk              (0x1UL << USB_CHEP_VTRX_Pos)     /*!< 0x00008000 */
+#define USB_CHEP_VTRX                  USB_CHEP_VTRX_Msk                /*!< USB valid transaction received Mask */
+#define USB_EP_VTRX                    USB_CHEP_VTRX_Msk                /*!< USB Endpoint valid transaction received Mask */
+#define USB_CH_VTRX                    USB_CHEP_VTRX_Msk                /*!< USB valid Channel transaction received Mask */
+#define USB_CHEP_DTOG_RX_Pos           (14U)
+#define USB_CHEP_DTOG_RX_Msk           (0x1UL << USB_CHEP_DTOG_RX_Pos)  /*!< 0x00004000 */
+#define USB_CHEP_DTOG_RX               USB_CHEP_DTOG_RX_Msk             /*!< Data Toggle, for reception transfers Mask */
+#define USB_EP_DTOG_RX                 USB_CHEP_DTOG_RX_Msk             /*!< EP Data Toggle, for reception transfers Mask */
+#define USB_CH_DTOG_RX                 USB_CHEP_DTOG_RX_Msk             /*!< CH Data Toggle, for reception transfers Mask */
+#define USB_CHEP_RX_STRX_Pos           (12U)
+#define USB_CHEP_RX_STRX_Msk           (0x3UL << USB_CHEP_RX_STRX_Pos)  /*!< 0x00003000 */
+#define USB_CHEP_RX_STRX               USB_CHEP_RX_STRX_Msk             /*!< Status bits, for reception transfers Mask */
+#define USB_EP_RX_STRX                 USB_CHEP_RX_STRX_Msk             /*!< Status bits, for EP reception transfers Mask */
+#define USB_CH_RX_STRX                 USB_CHEP_RX_STRX_Msk             /*!< Status bits, for CH reception transfers Mask */
+#define USB_CHEP_SETUP_Pos             (11U)
+#define USB_CHEP_SETUP_Msk             (0x1UL << USB_CHEP_SETUP_Pos)    /*!< 0x00000800 */
+#define USB_CHEP_SETUP                 USB_CHEP_SETUP_Msk               /*!< Setup transaction completed Mask */
+#define USB_EP_SETUP                   USB_CHEP_SETUP_Msk               /*!< EP Setup transaction completed Mask */
+#define USB_CH_SETUP                   USB_CHEP_SETUP_Msk               /*!< CH Setup transaction completed Mask */
+#define USB_CHEP_UTYPE_Pos             (9U)
+#define USB_CHEP_UTYPE_Msk             (0x3UL << USB_CHEP_UTYPE_Pos)    /*!< 0x00000600 */
+#define USB_CHEP_UTYPE                 USB_CHEP_UTYPE_Msk               /*!< USB type of transaction Mask */
+#define USB_EP_UTYPE                   USB_CHEP_UTYPE_Msk               /*!< USB type of EP transaction Mask */
+#define USB_CH_UTYPE                   USB_CHEP_UTYPE_Msk               /*!< USB type of CH transaction Mask */
+#define USB_CHEP_KIND_Pos              (8U)
+#define USB_CHEP_KIND_Msk              (0x1UL << USB_CHEP_KIND_Pos)     /*!< 0x00000100 */
+#define USB_CHEP_KIND                  USB_CHEP_KIND_Msk                /*!< EndPoint KIND Mask */
+#define USB_EP_KIND                    USB_CHEP_KIND_Msk                /*!< EndPoint KIND Mask */
+#define USB_CH_KIND                    USB_CHEP_KIND_Msk                /*!< Channel KIND Mask */
+#define USB_CHEP_VTTX_Pos              (7U)
+#define USB_CHEP_VTTX_Msk              (0x1UL << USB_CHEP_VTTX_Pos)     /*!< 0x00000080 */
+#define USB_CHEP_VTTX                  USB_CHEP_VTTX_Msk                /*!< Valid USB transaction transmitted Mask */
+#define USB_EP_VTTX                    USB_CHEP_VTTX_Msk                /*!< USB Endpoint valid transaction transmitted Mask */
+#define USB_CH_VTTX                    USB_CHEP_VTTX_Msk                /*!< USB valid Channel transaction transmitted Mask */
+#define USB_CHEP_DTOG_TX_Pos           (6U)
+#define USB_CHEP_DTOG_TX_Msk           (0x1UL << USB_CHEP_DTOG_TX_Pos)  /*!< 0x00000040 */
+#define USB_CHEP_DTOG_TX               USB_CHEP_DTOG_TX_Msk             /*!< Data Toggle, for transmission transfers Mask */
+#define USB_EP_DTOG_TX                 USB_CHEP_DTOG_TX_Msk             /*!< EP Data Toggle, for transmission transfers Mask */
+#define USB_CH_DTOG_TX                 USB_CHEP_DTOG_TX_Msk             /*!< CH Data Toggle, for transmission transfers Mask */
+#define USB_CHEP_TX_STTX_Pos           (4U)
+#define USB_CHEP_TX_STTX_Msk           (0x3UL << USB_CHEP_TX_STTX_Pos)  /*!< 0x00000030 */
+#define USB_CHEP_TX_STTX               USB_CHEP_TX_STTX_Msk             /*!< Status bits, for transmission transfers Mask */
+#define USB_EP_TX_STTX                 USB_CHEP_TX_STTX_Msk             /*!< Status bits, for EP transmission transfers Mask */
+#define USB_CH_TX_STTX                 USB_CHEP_TX_STTX_Msk             /*!< Status bits, for CH transmission transfers Mask */
+#define USB_CHEP_ADDR_Pos              (0U)
+#define USB_CHEP_ADDR_Msk              (0xFUL << USB_CHEP_ADDR_Pos)     /*!< 0x0000000F */
+#define USB_CHEP_ADDR                  USB_CHEP_ADDR_Msk                /*!< Endpoint address Mask */
+
+
+/* EndPoint Register MASK (no toggle fields) */
+#define USB_CHEP_REG_MASK                          (USB_CHEP_ERRRX | USB_CHEP_ERRTX | USB_CHEP_LSEP | \
+                                                    USB_CHEP_DEVADDR | USB_CHEP_VTRX | USB_CHEP_SETUP | \
+                                                    USB_CHEP_UTYPE | USB_CHEP_KIND | USB_CHEP_VTTX | USB_CHEP_ADDR) /* =8f8f */
+
+#define USB_CHEP_TX_DTOGMASK                       (USB_CHEP_TX_STTX | USB_CHEP_REG_MASK)
+#define USB_CHEP_RX_DTOGMASK                       (USB_CHEP_RX_STRX | USB_CHEP_REG_MASK)
+
+#define USB_CHEP_TX_DTOG1                          (0x00000010UL)           /*!< Channel/EndPoint TX Data Toggle bit1 */
+#define USB_CHEP_TX_DTOG2                          (0x00000020UL)           /*!< Channel/EndPoint TX Data Toggle bit2 */
+#define USB_CHEP_RX_DTOG1                          (0x00001000UL)           /*!< Channel/EndPoint RX Data Toggle bit1 */
+#define USB_CHEP_RX_DTOG2                          (0x00002000UL)           /*!< Channel/EndPoint RX Data Toggle bit1 */
+
+/*!< EP_TYPE[1:0] Channel/EndPoint TYPE */
+#define USB_EP_TYPE_MASK                           (0x00000600UL)           /*!< Channel/EndPoint TYPE Mask */
+#define USB_EP_BULK                                (0x00000000UL)           /*!< Channel/EndPoint BULK */
+#define USB_EP_CONTROL                             (0x00000200UL)           /*!< Channel/EndPoint CONTROL */
+#define USB_EP_ISOCHRONOUS                         (0x00000400UL)           /*!< Channel/EndPoint ISOCHRONOUS */
+#define USB_EP_INTERRUPT                           (0x00000600UL)           /*!< Channel/EndPoint INTERRUPT */
+
+#define USB_EP_T_MASK                              ((~USB_EP_UTYPE) & USB_CHEP_REG_MASK) /* =0x898F */
+#define USB_CH_T_MASK                              ((~USB_CH_UTYPE) & USB_CHEP_REG_MASK) /* =0x898F */
+
+#define USB_EP_KIND_MASK                           ((~USB_EP_KIND) & USB_CHEP_REG_MASK) /*!< EP_KIND EndPoint KIND */
+#define USB_CH_KIND_MASK                           ((~USB_CH_KIND) & USB_CHEP_REG_MASK) /*!< EP_KIND EndPoint KIND */
+
+/*!< STAT_TX[1:0] STATus for TX transfer */
+#define USB_EP_TX_DIS                              (0x00000000UL)           /*!< EndPoint TX Disabled */
+#define USB_EP_TX_STALL                            (0x00000010UL)           /*!< EndPoint TX STALLed */
+#define USB_EP_TX_NAK                              (0x00000020UL)           /*!< EndPoint TX NAKed */
+#define USB_EP_TX_VALID                            (0x00000030UL)           /*!< EndPoint TX VALID */
+
+#define USB_CH_TX_DIS                              (0x00000000UL)           /*!< Channel TX Disabled */
+#define USB_CH_TX_STALL                            (0x00000010UL)           /*!< Channel TX STALLed */
+#define USB_CH_TX_NAK                              (0x00000020UL)           /*!< Channel TX NAKed */
+#define USB_CH_TX_VALID                            (0x00000030UL)           /*!< Channel TX VALID */
+
+#define USB_EP_TX_ACK_SBUF                         (0x00000000UL)           /*!< ACK single buffer mode */
+#define USB_EP_TX_ACK_DBUF                         (0x00000030UL)           /*!< ACK Double buffer mode */
+
+#define USB_CH_TX_ACK_SBUF                         (0x00000000UL)           /*!< ACK single buffer mode */
+#define USB_CH_TX_ACK_DBUF                         (0x00000030UL)           /*!< ACK Double buffer mode */
+
+/*!< STAT_RX[1:0] STATus for RX transfer */
+#define USB_EP_RX_DIS                              (0x00000000UL)           /*!< EndPoint RX Disabled */
+#define USB_EP_RX_STALL                            (0x00001000UL)           /*!< EndPoint RX STALLed */
+#define USB_EP_RX_NAK                              (0x00002000UL)           /*!< EndPoint RX NAKed */
+#define USB_EP_RX_VALID                            (0x00003000UL)           /*!< EndPoint RX VALID */
+
+#define USB_EP_RX_ACK_SBUF                         (0x00000000UL)           /*!< ACK single buffer mode */
+#define USB_EP_RX_ACK_DBUF                         (0x00003000UL)           /*!< ACK Double buffer mode */
+
+
+
+#define USB_CH_RX_DIS                              (0x00000000UL)           /*!< EndPoint RX Disabled */
+#define USB_CH_RX_STALL                            (0x00001000UL)           /*!< EndPoint RX STALLed */
+#define USB_CH_RX_NAK                              (0x00002000UL)           /*!< Channel RX NAKed */
+#define USB_CH_RX_VALID                            (0x00003000UL)           /*!< Channel RX VALID */
+
+#define USB_CH_RX_ACK_SBUF                         (0x00000000UL)           /*!< ACK single buffer mode */
+#define USB_CH_RX_ACK_DBUF                         (0x00003000UL)           /*!< ACK Double buffer mode */
+
+/*! <used For Double Buffer Enable Disable */
+#define USB_CHEP_DB_MSK                            (0xFFFF0F0FUL)
+
+/*Buffer Descriptor Mask*/
+#define USB_PMA_TXBD_ADDMSK                        (0xFFFF0000UL)
+#define USB_PMA_TXBD_COUNTMSK                      (0x0000FFFFUL)
+#define USB_PMA_RXBD_ADDMSK                        (0xFFFF0000UL)
+#define USB_PMA_RXBD_COUNTMSK                      (0x0000FFFFUL)
+
+
+/** @addtogroup Exported_macros
+  * @{
+  */
+
+/******************************* ADC Instances ********************************/
+#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
+
+#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)
+
+
+
+
+/******************************* CRC Instances ********************************/
+#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
+
+
+/******************************** DMA Instances *******************************/
+#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \
+                                       ((INSTANCE) == DMA1_Channel2) || \
+                                       ((INSTANCE) == DMA1_Channel3) || \
+                                       ((INSTANCE) == DMA1_Channel4) || \
+                                       ((INSTANCE) == DMA1_Channel5) || \
+                                       ((INSTANCE) == DMA1_Channel6) || \
+                                       ((INSTANCE) == DMA1_Channel7) || \
+                                       ((INSTANCE) == DMA2_Channel1) || \
+                                       ((INSTANCE) == DMA2_Channel2) || \
+                                       ((INSTANCE) == DMA2_Channel3) || \
+                                       ((INSTANCE) == DMA2_Channel4) || \
+                                       ((INSTANCE) == DMA2_Channel5))
+
+/******************************** DMAMUX Instances ****************************/
+#define IS_DMAMUX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DMAMUX1)
+
+#define IS_DMAMUX_REQUEST_GEN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMAMUX1_RequestGenerator0) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator1) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator2) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator3))
+
+/******************************* GPIO Instances *******************************/
+#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                        ((INSTANCE) == GPIOB) || \
+                                        ((INSTANCE) == GPIOC) || \
+                                        ((INSTANCE) == GPIOD) || \
+                                        ((INSTANCE) == GPIOE) || \
+                                        ((INSTANCE) == GPIOF))
+/******************************* GPIO AF Instances ****************************/
+#define IS_GPIO_AF_INSTANCE(INSTANCE)   IS_GPIO_ALL_INSTANCE(INSTANCE)
+
+/**************************** GPIO Lock Instances *****************************/
+#define IS_GPIO_LOCK_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                         ((INSTANCE) == GPIOB) || \
+                                         ((INSTANCE) == GPIOC))
+
+/******************************** I2C Instances *******************************/
+#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
+                                       ((INSTANCE) == I2C2) || \
+                                       ((INSTANCE) == I2C3))
+
+
+/****************************** RTC Instances *********************************/
+#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)
+
+/****************************** SMBUS Instances *******************************/
+#define IS_SMBUS_ALL_INSTANCE(INSTANCE)(((INSTANCE) == I2C1) || \
+                                        ((INSTANCE) == I2C2))
+
+/****************************** WAKEUP_FROMSTOP Instances *******************************/
+#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)(((INSTANCE) == I2C1) || \
+                                                  ((INSTANCE) == I2C2))
+
+/******************************** SPI Instances *******************************/
+#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
+                                       ((INSTANCE) == SPI2) || \
+                                       ((INSTANCE) == SPI3))
+
+
+/******************************** SPI Instances *******************************/
+#define IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
+                                       ((INSTANCE) == SPI2))
+
+
+/****************** TIM Instances : All supported instances *******************/
+#define IS_TIM_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM4)   || \
+                                         ((INSTANCE) == TIM6)   || \
+                                         ((INSTANCE) == TIM7)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 32 bits counter ****************/
+#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) (0)
+
+/****************** TIM Instances : supporting the break function *************/
+#define IS_TIM_BREAK_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \
+                                            ((INSTANCE) == TIM15)   || \
+                                            ((INSTANCE) == TIM16)   || \
+                                            ((INSTANCE) == TIM17))
+
+/************** TIM Instances : supporting Break source selection *************/
+#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                               ((INSTANCE) == TIM15)  || \
+                                               ((INSTANCE) == TIM16)  || \
+                                               ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 2 break inputs *****************/
+#define IS_TIM_BKIN2_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/************* TIM Instances : at least 1 capture/compare channel *************/
+#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM4)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : at least 2 capture/compare channels *************/
+#define IS_TIM_CC2_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM4)   || \
+                                         ((INSTANCE) == TIM15))
+
+/************ TIM Instances : at least 3 capture/compare channels *************/
+#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM4))
+
+/************ TIM Instances : at least 4 capture/compare channels *************/
+#define IS_TIM_CC4_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM4))
+
+/****************** TIM Instances : at least 5 capture/compare channels *******/
+#define IS_TIM_CC5_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : at least 6 capture/compare channels *******/
+#define IS_TIM_CC6_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.COMDE) *******/
+#define IS_TIM_CCDMA_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : DMA requests generation (TIMx_DIER.UDE) ***/
+#define IS_TIM_DMA_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM4)   || \
+                                            ((INSTANCE) == TIM6)   || \
+                                            ((INSTANCE) == TIM7)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.CCxDE) *******/
+#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM4)   || \
+                                            ((INSTANCE) == TIM14)  || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************** TIM Instances : DMA burst feature ***********************/
+#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM4)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************* TIM Instances : output(s) available **********************/
+#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
+    ((((INSTANCE) == TIM1) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4) ||          \
+      ((CHANNEL) == TIM_CHANNEL_5) ||          \
+      ((CHANNEL) == TIM_CHANNEL_6)))           \
+     ||                                        \
+     (((INSTANCE) == TIM3) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM4) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM14) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM15) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2)))           \
+     ||                                        \
+     (((INSTANCE) == TIM16) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM17) &&                 \
+      (((CHANNEL) == TIM_CHANNEL_1))))
+
+/****************** TIM Instances : supporting complementary output(s) ********/
+#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
+   ((((INSTANCE) == TIM1) &&                    \
+     (((CHANNEL) == TIM_CHANNEL_1) ||           \
+      ((CHANNEL) == TIM_CHANNEL_2) ||           \
+      ((CHANNEL) == TIM_CHANNEL_3)))            \
+    ||                                          \
+    (((INSTANCE) == TIM15) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1))              \
+    ||                                          \
+    (((INSTANCE) == TIM16) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1))              \
+    ||                                          \
+    (((INSTANCE) == TIM17) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1)))
+
+/****************** TIM Instances : supporting clock division *****************/
+#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)    || \
+                                                    ((INSTANCE) == TIM3)    || \
+                                                    ((INSTANCE) == TIM4)    || \
+                                                    ((INSTANCE) == TIM14)   || \
+                                                    ((INSTANCE) == TIM15)   || \
+                                                    ((INSTANCE) == TIM16)   || \
+                                                    ((INSTANCE) == TIM17))
+
+/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM4))
+
+/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM4))
+
+/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/
+#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM4) || \
+                                                        ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/
+#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM4) || \
+                                                        ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting combined 3-phase PWM mode ******/
+#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : supporting commutation event generation ***/
+#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                     ((INSTANCE) == TIM15)  || \
+                                                     ((INSTANCE) == TIM16)  || \
+                                                     ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting counting mode selection ********/
+#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM4))
+
+/****************** TIM Instances : supporting encoder interface **************/
+#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                      ((INSTANCE) == TIM3)  || \
+                                                      ((INSTANCE) == TIM4))
+
+/****************** TIM Instances : supporting Hall sensor interface **********/
+#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                         ((INSTANCE) == TIM3)   || \
+                                                         ((INSTANCE) == TIM4))
+
+/**************** TIM Instances : external trigger input available ************/
+#define IS_TIM_ETR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM4))
+
+/************* TIM Instances : supporting ETR source selection ***************/
+#define IS_TIM_ETRSEL_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                             ((INSTANCE) == TIM3)  || \
+                                             ((INSTANCE) == TIM4))
+
+/****** TIM Instances : Master mode available (TIMx_CR2.MMS available )********/
+#define IS_TIM_MASTER_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM4)  || \
+                                            ((INSTANCE) == TIM6)  || \
+                                            ((INSTANCE) == TIM7)  || \
+                                            ((INSTANCE) == TIM15))
+
+/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
+#define IS_TIM_SLAVE_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM4)  || \
+                                            ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting OCxREF clear *******************/
+#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \
+                                                       ((INSTANCE) == TIM3) || \
+                                                       ((INSTANCE) == TIM4))
+
+/****************** TIM Instances : supporting bitfield OCCS in SMCR register *******************/
+#define IS_TIM_OCCS_INSTANCE(INSTANCE)                (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : remapping capability **********************/
+#define IS_TIM_REMAP_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM4))
+
+/****************** TIM Instances : supporting repetition counter *************/
+#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM15) || \
+                                                       ((INSTANCE) == TIM16) || \
+                                                       ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/
+#define IS_TIM_TRGO2_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************* TIM Instances : Timer input XOR function *****************/
+#define IS_TIM_XOR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM4)   || \
+                                            ((INSTANCE) == TIM15))
+
+/******************* TIM Instances : Timer input selection ********************/
+#define IS_TIM_TISEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM4)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : Advanced timers  ********************************/
+#define IS_TIM_ADVANCED_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************** UART Instances : Asynchronous mode **********************/
+#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                    ((INSTANCE) == USART2) || \
+                                    ((INSTANCE) == USART3) || \
+                                    ((INSTANCE) == USART4) || \
+                                    ((INSTANCE) == USART5) || \
+                                    ((INSTANCE) == USART6))
+
+
+/******************** USART Instances : Synchronous mode **********************/
+#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                     ((INSTANCE) == USART2) || \
+                                     ((INSTANCE) == USART3) || \
+                                     ((INSTANCE) == USART4) || \
+                                     ((INSTANCE) == USART5) || \
+                                     ((INSTANCE) == USART6))
+
+/****************** UART Instances : Hardware Flow control ********************/
+#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                           ((INSTANCE) == USART2) || \
+                                           ((INSTANCE) == USART3) || \
+                                           ((INSTANCE) == USART4) || \
+                                           ((INSTANCE) == USART5) || \
+                                           ((INSTANCE) == USART6))
+
+/********************* USART Instances : Smard card mode ***********************/
+#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                         ((INSTANCE) == USART2) || \
+                                         ((INSTANCE) == USART3))
+/****************** UART Instances : Auto Baud Rate detection ****************/
+#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                                            ((INSTANCE) == USART2) || \
+                                                            ((INSTANCE) == USART3))
+
+/******************** UART Instances : Half-Duplex mode **********************/
+#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                 ((INSTANCE) == USART2) || \
+                                                 ((INSTANCE) == USART3) || \
+                                                 ((INSTANCE) == USART4) || \
+                                                 ((INSTANCE) == USART5) || \
+                                                 ((INSTANCE) == USART6))
+
+/******************** UART Instances : LIN mode **********************/
+#define IS_UART_LIN_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                          ((INSTANCE) == USART2) || \
+                                          ((INSTANCE) == USART3))
+/******************** UART Instances : Wake-up from Stop mode **********************/
+#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                      ((INSTANCE) == USART2) || \
+                                                      ((INSTANCE) == USART3))
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                    ((INSTANCE) == USART2) || \
+                                                    ((INSTANCE) == USART3) || \
+                                                    ((INSTANCE) == USART4) || \
+                                                    ((INSTANCE) == USART5) || \
+                                                    ((INSTANCE) == USART6))
+
+/****************** UART Instances : SPI Slave selection mode ***************/
+#define IS_UART_SPI_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                              ((INSTANCE) == USART2) || \
+                                              ((INSTANCE) == USART3) || \
+                                              ((INSTANCE) == USART4) || \
+                                              ((INSTANCE) == USART5) || \
+                                              ((INSTANCE) == USART6))
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_FIFO_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \
+                                             ((INSTANCE) == USART2) || \
+                                             ((INSTANCE) == USART3))
+
+/*********************** UART Instances : IRDA mode ***************************/
+#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                    ((INSTANCE) == USART2) || \
+                                    ((INSTANCE) == USART3))
+
+#define IS_LPUART_INSTANCE(INSTANCE)    (0U)
+
+/****************************** IWDG Instances ********************************/
+#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)
+
+/****************************** WWDG Instances ********************************/
+#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)
+
+
+/****************************** USB Instances ********************************/
+#define IS_USB_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB_DRD_FS)
+
+/*********************** USB OTG PCD Instances ********************************/
+#define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_DRD_FS))
+
+/*********************** USB OTG HCD Instances ********************************/
+#define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_DRD_FS))
+
+/**
+  * @}
+  */
+
+ /**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* STM32G0B0xx_H */
+
+/**
+  * @}
+  */
+
+  /**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0b1xx.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0b1xx.h
new file mode 100644
index 0000000..48d1571
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0b1xx.h
@@ -0,0 +1,11170 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0b1xx.h
+  * @author  MCD Application Team
+  * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer Header File.
+  *          This file contains all the peripheral register's definitions, bits
+  *          definitions and memory mapping for stm32g0b1xx devices.
+  *
+  *          This file contains:
+  *           - Data structures and the address mapping for all peripherals
+  *           - Peripheral's registers declarations and bits definition
+  *           - Macros to access peripheral's registers hardware
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+/** @addtogroup CMSIS_Device
+  * @{
+  */
+
+/** @addtogroup stm32g0b1xx
+  * @{
+  */
+
+#ifndef STM32G0B1xx_H
+#define STM32G0B1xx_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif /* __cplusplus */
+
+/** @addtogroup Configuration_section_for_CMSIS
+  * @{
+  */
+
+/**
+  * @brief Configuration of the Cortex-M0+ Processor and Core Peripherals
+   */
+#define __CM0PLUS_REV             0U /*!< Core Revision r0p0                            */
+#define __MPU_PRESENT             1U /*!< STM32G0xx  provides an MPU                    */
+#define __VTOR_PRESENT            1U /*!< Vector  Table  Register supported             */
+#define __NVIC_PRIO_BITS          2U /*!< STM32G0xx uses 2 Bits for the Priority Levels */
+#define __Vendor_SysTickConfig    0U /*!< Set to 1 if different SysTick Config is used  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_interrupt_number_definition
+  * @{
+  */
+
+/**
+ * @brief stm32g0b1xx Interrupt Number Definition, according to the selected device
+ *        in @ref Library_configuration_section
+ */
+
+/*!< Interrupt Number Definition */
+typedef enum
+{
+/******  Cortex-M0+ Processor Exceptions Numbers ***************************************************************/
+  NonMaskableInt_IRQn         = -14,    /*!< 2 Non Maskable Interrupt                                          */
+  HardFault_IRQn              = -13,    /*!< 3 Cortex-M Hard Fault Interrupt                                   */
+  SVC_IRQn                    = -5,     /*!< 11 Cortex-M SV Call Interrupt                                     */
+  PendSV_IRQn                 = -2,     /*!< 14 Cortex-M Pend SV Interrupt                                     */
+  SysTick_IRQn                = -1,     /*!< 15 Cortex-M System Tick Interrupt                                 */
+/******  STM32G0xxxx specific Interrupt Numbers ****************************************************************/
+  WWDG_IRQn                   = 0,      /*!< Window WatchDog Interrupt                                         */
+  PVD_VDDIO2_IRQn             = 1,      /*!< PVD through EXTI line 16, PVM (monit. VDDIO2) through EXTI line 34*/
+  RTC_TAMP_IRQn               = 2,      /*!< RTC interrupt through the EXTI line 19 & 21                       */
+  FLASH_IRQn                  = 3,      /*!< FLASH global Interrupt                                            */
+  RCC_CRS_IRQn                = 4,      /*!< RCC and CRS global Interrupt                                      */
+  EXTI0_1_IRQn                = 5,      /*!< EXTI 0 and 1 Interrupts                                           */
+  EXTI2_3_IRQn                = 6,      /*!< EXTI Line 2 and 3 Interrupts                                      */
+  EXTI4_15_IRQn               = 7,      /*!< EXTI Line 4 to 15 Interrupts                                      */
+  USB_UCPD1_2_IRQn            = 8,      /*!< USB, UCPD1 and UCPD2 global Interrupt                             */
+  DMA1_Channel1_IRQn          = 9,      /*!< DMA1 Channel 1 Interrupt                                          */
+  DMA1_Channel2_3_IRQn        = 10,     /*!< DMA1 Channel 2 and Channel 3 Interrupts                           */
+  DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn = 11, /*!< DMA1 Ch4 to Ch7, DMA2 Ch1 to Ch5 and DMAMUX1 Overrun Interrupts */
+  ADC1_COMP_IRQn              = 12,     /*!< ADC1, COMP1,COMP2, COMP3 Interrupts (combined with EXTI 17 & 18)  */
+  TIM1_BRK_UP_TRG_COM_IRQn    = 13,     /*!< TIM1 Break, Update, Trigger and Commutation Interrupts            */
+  TIM1_CC_IRQn                = 14,     /*!< TIM1 Capture Compare Interrupt                                    */
+  TIM2_IRQn                   = 15,     /*!< TIM2 Interrupt                                                    */
+  TIM3_TIM4_IRQn              = 16,     /*!< TIM3, TIM4 global Interrupt                                       */
+  TIM6_DAC_LPTIM1_IRQn        = 17,     /*!< TIM6, DAC and LPTIM1 global Interrupts                            */
+  TIM7_LPTIM2_IRQn            = 18,     /*!< TIM7 and LPTIM2 global Interrupt                                  */
+  TIM14_IRQn                  = 19,     /*!< TIM14 global Interrupt                                            */
+  TIM15_IRQn                  = 20,     /*!< TIM15 global Interrupt                                            */
+  TIM16_FDCAN_IT0_IRQn        = 21,     /*!< TIM16, FDCAN1_IT0 and FDCAN2_IT0 Interrupt                        */
+  TIM17_FDCAN_IT1_IRQn        = 22,     /*!< TIM17, FDCAN1_IT1 and FDCAN2_IT1 Interrupt                        */
+  I2C1_IRQn                   = 23,     /*!< I2C1 Interrupt  (combined with EXTI 23)                           */
+  I2C2_3_IRQn                 = 24,     /*!< I2C2, I2C3 Interrupt (combined with EXTI 24 and EXTI 22)          */
+  SPI1_IRQn                   = 25,     /*!< SPI1/I2S1 Interrupt                                               */
+  SPI2_3_IRQn                 = 26,     /*!< SPI2/I2S2, SPI3/I2S3 Interrupt                                    */
+  USART1_IRQn                 = 27,     /*!< USART1 Interrupt                                                  */
+  USART2_LPUART2_IRQn         = 28,     /*!< USART2 + LPUART2 Interrupt                                        */
+  USART3_4_5_6_LPUART1_IRQn   = 29,     /*!< USART3, USART4, USART5, USART6, LPUART1 globlal Interrupts (combined with EXTI 28) */
+  CEC_IRQn                    = 30,     /*!< CEC Interrupt(combined with EXTI 27)                               */
+} IRQn_Type;
+
+/**
+  * @}
+  */
+
+#include "core_cm0plus.h"               /* Cortex-M0+ processor and core peripherals */
+#include "system_stm32g0xx.h"
+#include <stdint.h>
+
+/** @addtogroup Peripheral_registers_structures
+  * @{
+  */
+
+/**
+  * @brief Analog to Digital Converter
+  */
+typedef struct
+{
+  __IO uint32_t ISR;          /*!< ADC interrupt and status register,             Address offset: 0x00 */
+  __IO uint32_t IER;          /*!< ADC interrupt enable register,                 Address offset: 0x04 */
+  __IO uint32_t CR;           /*!< ADC control register,                          Address offset: 0x08 */
+  __IO uint32_t CFGR1;        /*!< ADC configuration register 1,                  Address offset: 0x0C */
+  __IO uint32_t CFGR2;        /*!< ADC configuration register 2,                  Address offset: 0x10 */
+  __IO uint32_t SMPR;         /*!< ADC sampling time register,                    Address offset: 0x14 */
+       uint32_t RESERVED1;    /*!< Reserved,                                                      0x18 */
+       uint32_t RESERVED2;    /*!< Reserved,                                                      0x1C */
+  __IO uint32_t TR1;          /*!< ADC analog watchdog 1 threshold register,      Address offset: 0x20 */
+  __IO uint32_t TR2;          /*!< ADC analog watchdog 2 threshold register,      Address offset: 0x24 */
+  __IO uint32_t CHSELR;       /*!< ADC group regular sequencer register,          Address offset: 0x28 */
+  __IO uint32_t TR3;          /*!< ADC analog watchdog 3 threshold register,      Address offset: 0x2C */
+       uint32_t RESERVED3[4]; /*!< Reserved,                                               0x30 - 0x3C */
+  __IO uint32_t DR;           /*!< ADC group regular data register,               Address offset: 0x40 */
+       uint32_t RESERVED4[23];/*!< Reserved,                                               0x44 - 0x9C */
+  __IO uint32_t AWD2CR;       /*!< ADC analog watchdog 2 configuration register,  Address offset: 0xA0 */
+  __IO uint32_t AWD3CR;       /*!< ADC analog watchdog 3 configuration register,  Address offset: 0xA4 */
+       uint32_t RESERVED5[3]; /*!< Reserved,                                               0xA8 - 0xB0 */
+  __IO uint32_t CALFACT;      /*!< ADC Calibration factor register,               Address offset: 0xB4 */
+} ADC_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t CCR;          /*!< ADC common configuration register,             Address offset: ADC1 base address + 0x308 */
+} ADC_Common_TypeDef;
+
+/**
+  * @brief FD Controller Area Network
+  */
+
+typedef struct
+{
+  __IO uint32_t CREL;         /*!< FDCAN Core Release register,                                     Address offset: 0x000 */
+  __IO uint32_t ENDN;         /*!< FDCAN Endian register,                                           Address offset: 0x004 */
+       uint32_t RESERVED1;    /*!< Reserved,                                                                        0x008 */
+  __IO uint32_t DBTP;         /*!< FDCAN Data Bit Timing & Prescaler register,                      Address offset: 0x00C */
+  __IO uint32_t TEST;         /*!< FDCAN Test register,                                             Address offset: 0x010 */
+  __IO uint32_t RWD;          /*!< FDCAN RAM Watchdog register,                                     Address offset: 0x014 */
+  __IO uint32_t CCCR;         /*!< FDCAN CC Control register,                                       Address offset: 0x018 */
+  __IO uint32_t NBTP;         /*!< FDCAN Nominal Bit Timing & Prescaler register,                   Address offset: 0x01C */
+  __IO uint32_t TSCC;         /*!< FDCAN Timestamp Counter Configuration register,                  Address offset: 0x020 */
+  __IO uint32_t TSCV;         /*!< FDCAN Timestamp Counter Value register,                          Address offset: 0x024 */
+  __IO uint32_t TOCC;         /*!< FDCAN Timeout Counter Configuration register,                    Address offset: 0x028 */
+  __IO uint32_t TOCV;         /*!< FDCAN Timeout Counter Value register,                            Address offset: 0x02C */
+       uint32_t RESERVED2[4]; /*!< Reserved,                                                                0x030 - 0x03C */
+  __IO uint32_t ECR;          /*!< FDCAN Error Counter register,                                    Address offset: 0x040 */
+  __IO uint32_t PSR;          /*!< FDCAN Protocol Status register,                                  Address offset: 0x044 */
+  __IO uint32_t TDCR;         /*!< FDCAN Transmitter Delay Compensation register,                   Address offset: 0x048 */
+       uint32_t RESERVED3;    /*!< Reserved,                                                                        0x04C */
+  __IO uint32_t IR;           /*!< FDCAN Interrupt register,                                        Address offset: 0x050 */
+  __IO uint32_t IE;           /*!< FDCAN Interrupt Enable register,                                 Address offset: 0x054 */
+  __IO uint32_t ILS;          /*!< FDCAN Interrupt Line Select register,                            Address offset: 0x058 */
+  __IO uint32_t ILE;          /*!< FDCAN Interrupt Line Enable register,                            Address offset: 0x05C */
+       uint32_t RESERVED4[8]; /*!< Reserved,                                                                0x060 - 0x07C */
+  __IO uint32_t RXGFC;        /*!< FDCAN Global Filter Configuration register,                      Address offset: 0x080 */
+  __IO uint32_t XIDAM;        /*!< FDCAN Extended ID AND Mask register,                             Address offset: 0x084 */
+  __IO uint32_t HPMS;         /*!< FDCAN High Priority Message Status register,                     Address offset: 0x088 */
+       uint32_t RESERVED5;    /*!< Reserved,                                                                        0x08C */
+  __IO uint32_t RXF0S;        /*!< FDCAN Rx FIFO 0 Status register,                                 Address offset: 0x090 */
+  __IO uint32_t RXF0A;        /*!< FDCAN Rx FIFO 0 Acknowledge register,                            Address offset: 0x094 */
+  __IO uint32_t RXF1S;        /*!< FDCAN Rx FIFO 1 Status register,                                 Address offset: 0x098 */
+  __IO uint32_t RXF1A;        /*!< FDCAN Rx FIFO 1 Acknowledge register,                            Address offset: 0x09C */
+       uint32_t RESERVED6[8]; /*!< Reserved,                                                                0x0A0 - 0x0BC */
+  __IO uint32_t TXBC;         /*!< FDCAN Tx Buffer Configuration register,                          Address offset: 0x0C0 */
+  __IO uint32_t TXFQS;        /*!< FDCAN Tx FIFO/Queue Status register,                             Address offset: 0x0C4 */
+  __IO uint32_t TXBRP;        /*!< FDCAN Tx Buffer Request Pending register,                        Address offset: 0x0C8 */
+  __IO uint32_t TXBAR;        /*!< FDCAN Tx Buffer Add Request register,                            Address offset: 0x0CC */
+  __IO uint32_t TXBCR;        /*!< FDCAN Tx Buffer Cancellation Request register,                   Address offset: 0x0D0 */
+  __IO uint32_t TXBTO;        /*!< FDCAN Tx Buffer Transmission Occurred register,                  Address offset: 0x0D4 */
+  __IO uint32_t TXBCF;        /*!< FDCAN Tx Buffer Cancellation Finished register,                  Address offset: 0x0D8 */
+  __IO uint32_t TXBTIE;       /*!< FDCAN Tx Buffer Transmission Interrupt Enable register,          Address offset: 0x0DC */
+  __IO uint32_t TXBCIE;       /*!< FDCAN Tx Buffer Cancellation Finished Interrupt Enable register, Address offset: 0x0E0 */
+  __IO uint32_t TXEFS;        /*!< FDCAN Tx Event FIFO Status register,                             Address offset: 0x0E4 */
+  __IO uint32_t TXEFA;        /*!< FDCAN Tx Event FIFO Acknowledge register,                        Address offset: 0x0E8 */
+} FDCAN_GlobalTypeDef;
+
+/**
+  * @brief FD Controller Area Network Configuration
+  */
+
+typedef struct
+{
+  __IO uint32_t CKDIV;        /*!< FDCAN clock divider register,                            Address offset: 0x100 + 0x000 */
+} FDCAN_Config_TypeDef;
+
+/**
+  * @brief HDMI-CEC
+  */
+typedef struct
+{
+  __IO uint32_t CR;           /*!< CEC control register,                                       Address offset:0x00 */
+  __IO uint32_t CFGR;         /*!< CEC configuration register,                                 Address offset:0x04 */
+  __IO uint32_t TXDR;         /*!< CEC Tx data register ,                                      Address offset:0x08 */
+  __IO uint32_t RXDR;         /*!< CEC Rx Data Register,                                       Address offset:0x0C */
+  __IO uint32_t ISR;          /*!< CEC Interrupt and Status Register,                          Address offset:0x10 */
+  __IO uint32_t IER;          /*!< CEC interrupt enable register,                              Address offset:0x14 */
+}CEC_TypeDef;
+
+/**
+  * @brief Comparator
+  */
+typedef struct
+{
+  __IO uint32_t CSR;         /*!< COMP control and status register,                                                 Address offset: 0x00 */
+} COMP_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t CSR_ODD;    /*!< COMP control and status register located in register of comparator instance odd (exception for STM32G0 devices featuring ADC3 instance: in common group of COMP2 and COMP3, instances odd and even are inverted), used for bits common to several COMP instances, Address offset: 0x00 */
+  __IO uint32_t CSR_EVEN;   /*!< COMP control and status register located in register of comparator instance even (exception for STM32G0 devices featuring ADC3 instance: in common group of COMP2 and COMP3, instances odd and even are inverted), used for bits common to several COMP instances, Address offset: 0x04 */
+} COMP_Common_TypeDef;
+
+/**
+  * @brief CRC calculation unit
+  */
+typedef struct
+{
+  __IO uint32_t DR;             /*!< CRC Data register,                         Address offset: 0x00 */
+  __IO uint32_t IDR;            /*!< CRC Independent data register,             Address offset: 0x04 */
+  __IO uint32_t CR;             /*!< CRC Control register,                      Address offset: 0x08 */
+       uint32_t RESERVED1;      /*!< Reserved,                                                  0x0C */
+  __IO uint32_t INIT;           /*!< Initial CRC value register,                Address offset: 0x10 */
+  __IO uint32_t POL;            /*!< CRC polynomial register,                   Address offset: 0x14 */
+} CRC_TypeDef;
+
+/**
+  * @brief Clock Recovery System
+  */
+typedef struct
+{
+__IO uint32_t CR;            /*!< CRS ccontrol register,              Address offset: 0x00 */
+__IO uint32_t CFGR;          /*!< CRS configuration register,         Address offset: 0x04 */
+__IO uint32_t ISR;           /*!< CRS interrupt and status register,  Address offset: 0x08 */
+__IO uint32_t ICR;           /*!< CRS interrupt flag clear register,  Address offset: 0x0C */
+} CRS_TypeDef;
+/**
+  * @brief Digital to Analog Converter
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< DAC control register,                                    Address offset: 0x00 */
+  __IO uint32_t SWTRIGR;     /*!< DAC software trigger register,                           Address offset: 0x04 */
+  __IO uint32_t DHR12R1;     /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
+  __IO uint32_t DHR12L1;     /*!< DAC channel1 12-bit left aligned data holding register,  Address offset: 0x0C */
+  __IO uint32_t DHR8R1;      /*!< DAC channel1 8-bit right aligned data holding register,  Address offset: 0x10 */
+  __IO uint32_t DHR12R2;     /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */
+  __IO uint32_t DHR12L2;     /*!< DAC channel2 12-bit left aligned data holding register,  Address offset: 0x18 */
+  __IO uint32_t DHR8R2;      /*!< DAC channel2 8-bit right-aligned data holding register,  Address offset: 0x1C */
+  __IO uint32_t DHR12RD;     /*!< Dual DAC 12-bit right-aligned data holding register,     Address offset: 0x20 */
+  __IO uint32_t DHR12LD;     /*!< DUAL DAC 12-bit left aligned data holding register,      Address offset: 0x24 */
+  __IO uint32_t DHR8RD;      /*!< DUAL DAC 8-bit right aligned data holding register,      Address offset: 0x28 */
+  __IO uint32_t DOR1;        /*!< DAC channel1 data output register,                       Address offset: 0x2C */
+  __IO uint32_t DOR2;        /*!< DAC channel2 data output register,                       Address offset: 0x30 */
+  __IO uint32_t SR;          /*!< DAC status register,                                     Address offset: 0x34 */
+  __IO uint32_t CCR;         /*!< DAC calibration control register,                        Address offset: 0x38 */
+  __IO uint32_t MCR;         /*!< DAC mode control register,                               Address offset: 0x3C */
+  __IO uint32_t SHSR1;       /*!< DAC Sample and Hold sample time register 1,              Address offset: 0x40 */
+  __IO uint32_t SHSR2;       /*!< DAC Sample and Hold sample time register 2,              Address offset: 0x44 */
+  __IO uint32_t SHHR;        /*!< DAC Sample and Hold hold time register,                  Address offset: 0x48 */
+  __IO uint32_t SHRR;        /*!< DAC Sample and Hold refresh time register,               Address offset: 0x4C */
+} DAC_TypeDef;
+
+/**
+  * @brief Debug MCU
+  */
+typedef struct
+{
+  __IO uint32_t IDCODE;      /*!< MCU device ID code,              Address offset: 0x00 */
+  __IO uint32_t CR;          /*!< Debug configuration register,    Address offset: 0x04 */
+  __IO uint32_t APBFZ1;      /*!< Debug APB freeze register 1,     Address offset: 0x08 */
+  __IO uint32_t APBFZ2;      /*!< Debug APB freeze register 2,     Address offset: 0x0C */
+} DBG_TypeDef;
+
+/**
+  * @brief DMA Controller
+  */
+typedef struct
+{
+  __IO uint32_t CCR;         /*!< DMA channel x configuration register        */
+  __IO uint32_t CNDTR;       /*!< DMA channel x number of data register       */
+  __IO uint32_t CPAR;        /*!< DMA channel x peripheral address register   */
+  __IO uint32_t CMAR;        /*!< DMA channel x memory address register       */
+} DMA_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t ISR;         /*!< DMA interrupt status register,                 Address offset: 0x00 */
+  __IO uint32_t IFCR;        /*!< DMA interrupt flag clear register,             Address offset: 0x04 */
+} DMA_TypeDef;
+
+/**
+  * @brief DMA Multiplexer
+  */
+typedef struct
+{
+  __IO uint32_t   CCR;       /*!< DMA Multiplexer Channel x Control Register    Address offset: 0x0004 * (channel x) */
+}DMAMUX_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   CSR;       /*!< DMA Channel Status Register                    Address offset: 0x0080   */
+  __IO uint32_t   CFR;       /*!< DMA Channel Clear Flag Register                Address offset: 0x0084   */
+}DMAMUX_ChannelStatus_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGCR;        /*!< DMA Request Generator x Control Register     Address offset: 0x0100 + 0x0004 * (Req Gen x) */
+}DMAMUX_RequestGen_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGSR;        /*!< DMA Request Generator Status Register        Address offset: 0x0140   */
+  __IO uint32_t   RGCFR;       /*!< DMA Request Generator Clear Flag Register    Address offset: 0x0144   */
+}DMAMUX_RequestGenStatus_TypeDef;
+
+/**
+  * @brief Asynch Interrupt/Event Controller (EXTI)
+  */
+typedef struct
+{
+  __IO uint32_t RTSR1;          /*!< EXTI Rising Trigger Selection Register 1,        Address offset:   0x00 */
+  __IO uint32_t FTSR1;          /*!< EXTI Falling Trigger Selection Register 1,       Address offset:   0x04 */
+  __IO uint32_t SWIER1;         /*!< EXTI Software Interrupt event Register 1,        Address offset:   0x08 */
+  __IO uint32_t RPR1;           /*!< EXTI Rising Pending Register 1,                  Address offset:   0x0C */
+  __IO uint32_t FPR1;           /*!< EXTI Falling Pending Register 1,                 Address offset:   0x10 */
+       uint32_t RESERVED1[3];   /*!< Reserved 1,                                                0x14 -- 0x1C */
+  __IO uint32_t RTSR2;          /*!< EXTI Rising Trigger Selection Register 2,        Address offset:   0x20 */
+  __IO uint32_t FTSR2;          /*!< EXTI Falling Trigger Selection Register 2,       Address offset:   0x24 */
+  __IO uint32_t SWIER2;         /*!< EXTI Software Interrupt event Register 2,        Address offset:   0x28 */
+  __IO uint32_t RPR2;           /*!< EXTI Rising Pending Register 2,                  Address offset:   0x2C */
+  __IO uint32_t FPR2;           /*!< EXTI Falling Pending Register 2,                 Address offset:   0x30 */
+       uint32_t RESERVED3[11];  /*!< Reserved 3,                                                0x34 -- 0x5C */
+  __IO uint32_t EXTICR[4];      /*!< EXTI External Interrupt Configuration Register,            0x60 -- 0x6C */
+       uint32_t RESERVED4[4];   /*!< Reserved 4,                                                0x70 -- 0x7C */
+  __IO uint32_t IMR1;           /*!< EXTI Interrupt Mask Register 1,                  Address offset:   0x80 */
+  __IO uint32_t EMR1;           /*!< EXTI Event Mask Register 1,                      Address offset:   0x84 */
+       uint32_t RESERVED5[2];   /*!< Reserved 5,                                                0x88 -- 0x8C */
+  __IO uint32_t IMR2;           /*!< EXTI Interrupt Mask Register 2,                  Address offset:   0x90 */
+  __IO uint32_t EMR2;           /*!< EXTI Event Mask Register 2,                      Address offset:   0x94 */
+} EXTI_TypeDef;
+
+/**
+  * @brief FLASH Registers
+  */
+typedef struct
+{
+  __IO uint32_t ACR;          /*!< FLASH Access Control register,                     Address offset: 0x00 */
+       uint32_t RESERVED1;    /*!< Reserved1,                                         Address offset: 0x04 */
+  __IO uint32_t KEYR;         /*!< FLASH Key register,                                Address offset: 0x08 */
+  __IO uint32_t OPTKEYR;      /*!< FLASH Option Key register,                         Address offset: 0x0C */
+  __IO uint32_t SR;           /*!< FLASH Status register,                             Address offset: 0x10 */
+  __IO uint32_t CR;           /*!< FLASH Control register,                            Address offset: 0x14 */
+  __IO uint32_t ECCR;          /*!< FLASH ECC bank 1 register,                        Address offset: 0x18 */
+  __IO uint32_t ECC2R;         /*!< FLASH ECC bank 2 register,                        Address offset: 0x1C */
+  __IO uint32_t OPTR;         /*!< FLASH Option register,                             Address offset: 0x20 */
+  __IO uint32_t PCROP1ASR;    /*!< FLASH Bank PCROP area A Start address register,    Address offset: 0x24 */
+  __IO uint32_t PCROP1AER;    /*!< FLASH Bank PCROP area A End address register,      Address offset: 0x28 */
+  __IO uint32_t WRP1AR;       /*!< FLASH Bank WRP area A address register,            Address offset: 0x2C */
+  __IO uint32_t WRP1BR;       /*!< FLASH Bank WRP area B address register,            Address offset: 0x30 */
+  __IO uint32_t PCROP1BSR;    /*!< FLASH Bank PCROP area B Start address register,    Address offset: 0x34 */
+  __IO uint32_t PCROP1BER;    /*!< FLASH Bank PCROP area B End address register,      Address offset: 0x38 */
+       uint32_t RESERVED5[2]; /*!< Reserved5,                                         Address offset: 0x3C--0x40 */
+  __IO uint32_t PCROP2ASR;    /*!< FLASH Bank2 PCROP area A Start address register,   Address offset: 0x44 */
+  __IO uint32_t PCROP2AER;    /*!< FLASH Bank2 PCROP area A End address register,     Address offset: 0x48 */
+  __IO uint32_t WRP2AR;       /*!< FLASH Bank2 WRP area A address register,           Address offset: 0x4C */
+  __IO uint32_t WRP2BR;       /*!< FLASH Bank2 WRP area B address register,           Address offset: 0x50 */
+  __IO uint32_t PCROP2BSR;    /*!< FLASH Bank2 PCROP area B Start address register,   Address offset: 0x54 */
+  __IO uint32_t PCROP2BER;    /*!< FLASH Bank2 PCROP area B End address register,     Address offset: 0x58 */
+       uint32_t RESERVED7[9]; /*!< Reserved7,                                         Address offset: 0x5C--0x7C */
+  __IO uint32_t SECR;         /*!< FLASH security register ,                          Address offset: 0x80 */
+} FLASH_TypeDef;
+
+/**
+  * @brief General Purpose I/O
+  */
+typedef struct
+{
+  __IO uint32_t MODER;       /*!< GPIO port mode register,               Address offset: 0x00      */
+  __IO uint32_t OTYPER;      /*!< GPIO port output type register,        Address offset: 0x04      */
+  __IO uint32_t OSPEEDR;     /*!< GPIO port output speed register,       Address offset: 0x08      */
+  __IO uint32_t PUPDR;       /*!< GPIO port pull-up/pull-down register,  Address offset: 0x0C      */
+  __IO uint32_t IDR;         /*!< GPIO port input data register,         Address offset: 0x10      */
+  __IO uint32_t ODR;         /*!< GPIO port output data register,        Address offset: 0x14      */
+  __IO uint32_t BSRR;        /*!< GPIO port bit set/reset  register,     Address offset: 0x18      */
+  __IO uint32_t LCKR;        /*!< GPIO port configuration lock register, Address offset: 0x1C      */
+  __IO uint32_t AFR[2];      /*!< GPIO alternate function registers,     Address offset: 0x20-0x24 */
+  __IO uint32_t BRR;         /*!< GPIO Bit Reset register,               Address offset: 0x28      */
+} GPIO_TypeDef;
+
+
+/**
+  * @brief Inter-integrated Circuit Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< I2C Control register 1,            Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< I2C Control register 2,            Address offset: 0x04 */
+  __IO uint32_t OAR1;        /*!< I2C Own address 1 register,        Address offset: 0x08 */
+  __IO uint32_t OAR2;        /*!< I2C Own address 2 register,        Address offset: 0x0C */
+  __IO uint32_t TIMINGR;     /*!< I2C Timing register,               Address offset: 0x10 */
+  __IO uint32_t TIMEOUTR;    /*!< I2C Timeout register,              Address offset: 0x14 */
+  __IO uint32_t ISR;         /*!< I2C Interrupt and status register, Address offset: 0x18 */
+  __IO uint32_t ICR;         /*!< I2C Interrupt clear register,      Address offset: 0x1C */
+  __IO uint32_t PECR;        /*!< I2C PEC register,                  Address offset: 0x20 */
+  __IO uint32_t RXDR;        /*!< I2C Receive data register,         Address offset: 0x24 */
+  __IO uint32_t TXDR;        /*!< I2C Transmit data register,        Address offset: 0x28 */
+} I2C_TypeDef;
+
+/**
+  * @brief Independent WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t KR;          /*!< IWDG Key register,       Address offset: 0x00 */
+  __IO uint32_t PR;          /*!< IWDG Prescaler register, Address offset: 0x04 */
+  __IO uint32_t RLR;         /*!< IWDG Reload register,    Address offset: 0x08 */
+  __IO uint32_t SR;          /*!< IWDG Status register,    Address offset: 0x0C */
+  __IO uint32_t WINR;        /*!< IWDG Window register,    Address offset: 0x10 */
+} IWDG_TypeDef;
+
+/**
+  * @brief LPTIMER
+  */
+typedef struct
+{
+  __IO uint32_t ISR;              /*!< LPTIM Interrupt and Status register,                Address offset: 0x00 */
+  __IO uint32_t ICR;              /*!< LPTIM Interrupt Clear register,                     Address offset: 0x04 */
+  __IO uint32_t IER;              /*!< LPTIM Interrupt Enable register,                    Address offset: 0x08 */
+  __IO uint32_t CFGR;             /*!< LPTIM Configuration register,                       Address offset: 0x0C */
+  __IO uint32_t CR;               /*!< LPTIM Control register,                             Address offset: 0x10 */
+  __IO uint32_t CMP;              /*!< LPTIM Compare register,                             Address offset: 0x14 */
+  __IO uint32_t ARR;              /*!< LPTIM Autoreload register,                          Address offset: 0x18 */
+  __IO uint32_t CNT;              /*!< LPTIM Counter register,                             Address offset: 0x1C */
+  __IO uint32_t RESERVED1;        /*!< Reserved1,                                          Address offset: 0x20 */
+  __IO uint32_t CFGR2;            /*!< LPTIM Option register,                              Address offset: 0x24 */
+} LPTIM_TypeDef;
+
+
+/**
+  * @brief Power Control
+  */
+typedef struct
+{
+  __IO uint32_t CR1;          /*!< PWR Power Control Register 1,                     Address offset: 0x00 */
+  __IO uint32_t CR2;          /*!< PWR Power Control Register 2,                     Address offset: 0x04 */
+  __IO uint32_t CR3;          /*!< PWR Power Control Register 3,                     Address offset: 0x08 */
+  __IO uint32_t CR4;          /*!< PWR Power Control Register 4,                     Address offset: 0x0C */
+  __IO uint32_t SR1;          /*!< PWR Power Status Register 1,                      Address offset: 0x10 */
+  __IO uint32_t SR2;          /*!< PWR Power Status Register 2,                      Address offset: 0x14 */
+  __IO uint32_t SCR;          /*!< PWR Power Status Clear Register,                  Address offset: 0x18 */
+       uint32_t RESERVED1;    /*!< Reserved,                                         Address offset: 0x1C */
+  __IO uint32_t PUCRA;        /*!< PWR Pull-Up Control Register of port A,           Address offset: 0x20 */
+  __IO uint32_t PDCRA;        /*!< PWR Pull-Down Control Register of port A,         Address offset: 0x24 */
+  __IO uint32_t PUCRB;        /*!< PWR Pull-Up Control Register of port B,           Address offset: 0x28 */
+  __IO uint32_t PDCRB;        /*!< PWR Pull-Down Control Register of port B,         Address offset: 0x2C */
+  __IO uint32_t PUCRC;        /*!< PWR Pull-Up Control Register of port C,           Address offset: 0x30 */
+  __IO uint32_t PDCRC;        /*!< PWR Pull-Down Control Register of port C,         Address offset: 0x34 */
+  __IO uint32_t PUCRD;        /*!< PWR Pull-Up Control Register of port D,           Address offset: 0x38 */
+  __IO uint32_t PDCRD;        /*!< PWR Pull-Down Control Register of port D,         Address offset: 0x3C */
+  __IO uint32_t PUCRE;        /*!< PWR Pull-Up Control Register of port E,           Address offset: 0x40 */
+  __IO uint32_t PDCRE;        /*!< PWR Pull-Down Control Register of port E,         Address offset: 0x44 */
+  __IO uint32_t PUCRF;        /*!< PWR Pull-Up Control Register of port F,           Address offset: 0x48 */
+  __IO uint32_t PDCRF;        /*!< PWR Pull-Down Control Register of port F,         Address offset: 0x4C */
+} PWR_TypeDef;
+
+/**
+  * @brief Reset and Clock Control
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< RCC Clock Sources Control Register,                                     Address offset: 0x00 */
+  __IO uint32_t ICSCR;       /*!< RCC Internal Clock Sources Calibration Register,                        Address offset: 0x04 */
+  __IO uint32_t CFGR;        /*!< RCC Regulated Domain Clocks Configuration Register,                     Address offset: 0x08 */
+  __IO uint32_t PLLCFGR;     /*!< RCC System PLL configuration Register,                                  Address offset: 0x0C */
+  __IO uint32_t RESERVED0;   /*!< Reserved,                                                               Address offset: 0x10 */
+  __IO uint32_t CRRCR;       /*!< RCC Clock Configuration Register,                                       Address offset: 0x14 */
+  __IO uint32_t CIER;        /*!< RCC Clock Interrupt Enable Register,                                    Address offset: 0x18 */
+  __IO uint32_t CIFR;        /*!< RCC Clock Interrupt Flag Register,                                      Address offset: 0x1C */
+  __IO uint32_t CICR;        /*!< RCC Clock Interrupt Clear Register,                                     Address offset: 0x20 */
+  __IO uint32_t IOPRSTR;     /*!< RCC IO port reset register,                                             Address offset: 0x24 */
+  __IO uint32_t AHBRSTR;     /*!< RCC AHB peripherals reset register,                                     Address offset: 0x28 */
+  __IO uint32_t APBRSTR1;    /*!< RCC APB peripherals reset register 1,                                   Address offset: 0x2C */
+  __IO uint32_t APBRSTR2;    /*!< RCC APB peripherals reset register 2,                                   Address offset: 0x30 */
+  __IO uint32_t IOPENR;      /*!< RCC IO port enable register,                                            Address offset: 0x34 */
+  __IO uint32_t AHBENR;      /*!< RCC AHB peripherals clock enable register,                              Address offset: 0x38 */
+  __IO uint32_t APBENR1;     /*!< RCC APB peripherals clock enable register1,                             Address offset: 0x3C */
+  __IO uint32_t APBENR2;     /*!< RCC APB peripherals clock enable register2,                             Address offset: 0x40 */
+  __IO uint32_t IOPSMENR;    /*!< RCC IO port clocks enable in sleep mode register,                       Address offset: 0x44 */
+  __IO uint32_t AHBSMENR;    /*!< RCC AHB peripheral clocks enable in sleep mode register,                Address offset: 0x48 */
+  __IO uint32_t APBSMENR1;   /*!< RCC APB peripheral clocks enable in sleep mode register1,               Address offset: 0x4C */
+  __IO uint32_t APBSMENR2;   /*!< RCC APB peripheral clocks enable in sleep mode register2,               Address offset: 0x50 */
+  __IO uint32_t CCIPR;       /*!< RCC Peripherals Independent Clocks Configuration Register,              Address offset: 0x54 */
+  __IO uint32_t CCIPR2;      /*!< RCC Peripherals Independent Clocks Configuration Register2,             Address offset: 0x58 */
+  __IO uint32_t BDCR;        /*!< RCC Backup Domain Control Register,                                     Address offset: 0x5C */
+  __IO uint32_t CSR;         /*!< RCC Unregulated Domain Clock Control and Status Register,               Address offset: 0x60 */
+} RCC_TypeDef;
+
+/**
+  * @brief Real-Time Clock
+  */
+typedef struct
+{
+  __IO uint32_t TR;          /*!< RTC time register,                                         Address offset: 0x00 */
+  __IO uint32_t DR;          /*!< RTC date register,                                         Address offset: 0x04 */
+  __IO uint32_t SSR;         /*!< RTC sub second register,                                   Address offset: 0x08 */
+  __IO uint32_t ICSR;        /*!< RTC initialization control and status register,            Address offset: 0x0C */
+  __IO uint32_t PRER;        /*!< RTC prescaler register,                                    Address offset: 0x10 */
+  __IO uint32_t WUTR;        /*!< RTC wakeup timer register,                                 Address offset: 0x14 */
+  __IO uint32_t CR;          /*!< RTC control register,                                      Address offset: 0x18 */
+       uint32_t RESERVED0;   /*!< Reserved                                                   Address offset: 0x1C */
+       uint32_t RESERVED1;   /*!< Reserved                                                   Address offset: 0x20 */
+  __IO uint32_t WPR;         /*!< RTC write protection register,                             Address offset: 0x24 */
+  __IO uint32_t CALR;        /*!< RTC calibration register,                                  Address offset: 0x28 */
+  __IO uint32_t SHIFTR;      /*!< RTC shift control register,                                Address offset: 0x2C */
+  __IO uint32_t TSTR;        /*!< RTC time stamp time register,                              Address offset: 0x30 */
+  __IO uint32_t TSDR;        /*!< RTC time stamp date register,                              Address offset: 0x34 */
+  __IO uint32_t TSSSR;       /*!< RTC time-stamp sub second register,                        Address offset: 0x38 */
+       uint32_t RESERVED2;   /*!< Reserved                                                   Address offset: 0x1C */
+  __IO uint32_t ALRMAR;      /*!< RTC alarm A register,                                      Address offset: 0x40 */
+  __IO uint32_t ALRMASSR;    /*!< RTC alarm A sub second register,                           Address offset: 0x44 */
+  __IO uint32_t ALRMBR;      /*!< RTC alarm B register,                                      Address offset: 0x48 */
+  __IO uint32_t ALRMBSSR;    /*!< RTC alarm B sub second register,                           Address offset: 0x4C */
+  __IO uint32_t SR;          /*!< RTC Status register,                                       Address offset: 0x50 */
+  __IO uint32_t MISR;        /*!< RTC Masked Interrupt Status register,                      Address offset: 0x54 */
+       uint32_t RESERVED3;   /*!< Reserved                                                   Address offset: 0x58 */
+  __IO uint32_t SCR;         /*!< RTC Status Clear register,                                 Address offset: 0x5C */
+  __IO uint32_t OR;          /*!< RTC option register,                                       Address offset: 0x60 */
+} RTC_TypeDef;
+
+/**
+  * @brief Tamper and backup registers
+  */
+typedef struct
+{
+  __IO uint32_t CR1;            /*!< TAMP configuration register 1,                             Address offset: 0x00 */
+  __IO uint32_t CR2;            /*!< TAMP configuration register 2,                             Address offset: 0x04 */
+       uint32_t RESERVED0;      /*!< Reserved                                                   Address offset: 0x08 */
+  __IO uint32_t FLTCR;          /*!< Reserved                                                   Address offset: 0x0C */
+       uint32_t RESERVED1[7];   /*!< Reserved                                                   Address offset: 0x10 -- 0x28 */
+  __IO uint32_t IER;            /*!< TAMP Interrupt enable register,                            Address offset: 0x2C */
+  __IO uint32_t SR;             /*!< TAMP Status register,                                      Address offset: 0x30 */
+  __IO uint32_t MISR;           /*!< TAMP Masked Interrupt Status register,                     Address offset: 0x34 */
+       uint32_t RESERVED2;      /*!< Reserved                                                   Address offset: 0x38 */
+  __IO uint32_t SCR;            /*!< TAMP Status clear register,                                Address offset: 0x3C */
+       uint32_t RESERVED3[48];  /*!< Reserved                                                   Address offset: 0x54 -- 0xFC */
+  __IO uint32_t BKP0R;          /*!< TAMP backup register 0,                                    Address offset: 0x100 */
+  __IO uint32_t BKP1R;          /*!< TAMP backup register 1,                                    Address offset: 0x104 */
+  __IO uint32_t BKP2R;          /*!< TAMP backup register 2,                                    Address offset: 0x108 */
+  __IO uint32_t BKP3R;          /*!< TAMP backup register 3,                                    Address offset: 0x10C */
+  __IO uint32_t BKP4R;          /*!< TAMP backup register 4,                                    Address offset: 0x110 */
+} TAMP_TypeDef;
+
+  /**
+  * @brief Serial Peripheral Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;      /*!< SPI Control register 1 (not used in I2S mode),       Address offset: 0x00 */
+  __IO uint32_t CR2;      /*!< SPI Control register 2,                              Address offset: 0x04 */
+  __IO uint32_t SR;       /*!< SPI Status register,                                 Address offset: 0x08 */
+  __IO uint32_t DR;       /*!< SPI data register,                                   Address offset: 0x0C */
+  __IO uint32_t CRCPR;    /*!< SPI CRC polynomial register (not used in I2S mode),  Address offset: 0x10 */
+  __IO uint32_t RXCRCR;   /*!< SPI Rx CRC register (not used in I2S mode),          Address offset: 0x14 */
+  __IO uint32_t TXCRCR;   /*!< SPI Tx CRC register (not used in I2S mode),          Address offset: 0x18 */
+  __IO uint32_t I2SCFGR;  /*!< SPI_I2S configuration register,                      Address offset: 0x1C */
+  __IO uint32_t I2SPR;    /*!< SPI_I2S prescaler register,                          Address offset: 0x20 */
+} SPI_TypeDef;
+
+/**
+  * @brief System configuration controller
+  */
+typedef struct
+{
+  __IO uint32_t CFGR1;          /*!< SYSCFG configuration register 1,                   Address offset: 0x00 */
+       uint32_t RESERVED0[5];   /*!< Reserved,                                                   0x04 --0x14 */
+  __IO uint32_t CFGR2;          /*!< SYSCFG configuration register 2,                   Address offset: 0x18 */
+       uint32_t RESERVED1[25];  /*!< Reserved                                                           0x1C */
+  __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register,             Address offset: 0x80 */
+} SYSCFG_TypeDef;
+
+/**
+  * @brief TIM
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< TIM control register 1,                   Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< TIM control register 2,                   Address offset: 0x04 */
+  __IO uint32_t SMCR;        /*!< TIM slave mode control register,          Address offset: 0x08 */
+  __IO uint32_t DIER;        /*!< TIM DMA/interrupt enable register,        Address offset: 0x0C */
+  __IO uint32_t SR;          /*!< TIM status register,                      Address offset: 0x10 */
+  __IO uint32_t EGR;         /*!< TIM event generation register,            Address offset: 0x14 */
+  __IO uint32_t CCMR1;       /*!< TIM capture/compare mode register 1,      Address offset: 0x18 */
+  __IO uint32_t CCMR2;       /*!< TIM capture/compare mode register 2,      Address offset: 0x1C */
+  __IO uint32_t CCER;        /*!< TIM capture/compare enable register,      Address offset: 0x20 */
+  __IO uint32_t CNT;         /*!< TIM counter register,                     Address offset: 0x24 */
+  __IO uint32_t PSC;         /*!< TIM prescaler register,                   Address offset: 0x28 */
+  __IO uint32_t ARR;         /*!< TIM auto-reload register,                 Address offset: 0x2C */
+  __IO uint32_t RCR;         /*!< TIM repetition counter register,          Address offset: 0x30 */
+  __IO uint32_t CCR1;        /*!< TIM capture/compare register 1,           Address offset: 0x34 */
+  __IO uint32_t CCR2;        /*!< TIM capture/compare register 2,           Address offset: 0x38 */
+  __IO uint32_t CCR3;        /*!< TIM capture/compare register 3,           Address offset: 0x3C */
+  __IO uint32_t CCR4;        /*!< TIM capture/compare register 4,           Address offset: 0x40 */
+  __IO uint32_t BDTR;        /*!< TIM break and dead-time register,         Address offset: 0x44 */
+  __IO uint32_t DCR;         /*!< TIM DMA control register,                 Address offset: 0x48 */
+  __IO uint32_t DMAR;        /*!< TIM DMA address for full transfer,        Address offset: 0x4C */
+  __IO uint32_t OR1;         /*!< TIM option register,                      Address offset: 0x50 */
+  __IO uint32_t CCMR3;       /*!< TIM capture/compare mode register 3,      Address offset: 0x54 */
+  __IO uint32_t CCR5;        /*!< TIM capture/compare register5,            Address offset: 0x58 */
+  __IO uint32_t CCR6;        /*!< TIM capture/compare register6,            Address offset: 0x5C */
+  __IO uint32_t AF1;         /*!< TIM alternate function register 1,        Address offset: 0x60 */
+  __IO uint32_t AF2;         /*!< TIM alternate function register 2,        Address offset: 0x64 */
+  __IO uint32_t TISEL;       /*!< TIM Input Selection register,             Address offset: 0x68 */
+} TIM_TypeDef;
+
+/**
+  * @brief Universal Synchronous Asynchronous Receiver Transmitter
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< USART Control register 1,                 Address offset: 0x00  */
+  __IO uint32_t CR2;         /*!< USART Control register 2,                 Address offset: 0x04  */
+  __IO uint32_t CR3;         /*!< USART Control register 3,                 Address offset: 0x08  */
+  __IO uint32_t BRR;         /*!< USART Baud rate register,                 Address offset: 0x0C  */
+  __IO uint32_t GTPR;        /*!< USART Guard time and prescaler register,  Address offset: 0x10  */
+  __IO uint32_t RTOR;        /*!< USART Receiver Time Out register,         Address offset: 0x14  */
+  __IO uint32_t RQR;         /*!< USART Request register,                   Address offset: 0x18  */
+  __IO uint32_t ISR;         /*!< USART Interrupt and status register,      Address offset: 0x1C  */
+  __IO uint32_t ICR;         /*!< USART Interrupt flag Clear register,      Address offset: 0x20  */
+  __IO uint32_t RDR;         /*!< USART Receive Data register,              Address offset: 0x24  */
+  __IO uint32_t TDR;         /*!< USART Transmit Data register,             Address offset: 0x28  */
+  __IO uint32_t PRESC;       /*!< USART Prescaler register,                 Address offset: 0x2C  */
+} USART_TypeDef;
+
+/**
+  * @brief Universal Serial Bus Full Speed Dual Role Device
+  */
+
+typedef struct
+{
+  __IO uint32_t CHEP0R;          /*!< USB Channel/Endpoint 0 register,      Address offset: 0x00 */
+  __IO uint32_t CHEP1R;          /*!< USB Channel/Endpoint 1 register,      Address offset: 0x04 */
+  __IO uint32_t CHEP2R;          /*!< USB Channel/Endpoint 2 register,      Address offset: 0x08 */
+  __IO uint32_t CHEP3R;          /*!< USB Channel/Endpoint 3 register,      Address offset: 0x0C */
+  __IO uint32_t CHEP4R;          /*!< USB Channel/Endpoint 4 register,      Address offset: 0x10 */
+  __IO uint32_t CHEP5R;          /*!< USB Channel/Endpoint 5 register,      Address offset: 0x14 */
+  __IO uint32_t CHEP6R;          /*!< USB Channel/Endpoint 6 register,      Address offset: 0x18 */
+  __IO uint32_t CHEP7R;          /*!< USB Channel/Endpoint 7 register,      Address offset: 0x1C */
+  __IO uint32_t RESERVED0[8];    /*!< Reserved,                                                  */
+  __IO uint32_t CNTR;            /*!< Control register,                     Address offset: 0x40 */
+  __IO uint32_t ISTR;            /*!< Interrupt status register,            Address offset: 0x44 */
+  __IO uint32_t FNR;             /*!< Frame number register,                Address offset: 0x48 */
+  __IO uint32_t DADDR;           /*!< Device address register,              Address offset: 0x4C */
+  __IO uint32_t RESERVED1;       /*!< Reserved */
+  __IO uint32_t LPMCSR;          /*!< LPM Control and Status register,      Address offset: 0x54 */
+  __IO uint32_t BCDR;            /*!< Battery Charging detector register,   Address offset: 0x58 */
+} USB_DRD_TypeDef;
+
+/**
+  * @brief Universal Serial Bus PacketMemoryArea Buffer Descriptor Table
+  */
+typedef struct
+{
+  __IO uint32_t TXBD;             /*!<Transmission buffer address*/
+  __IO uint32_t RXBD;             /*!<Reception buffer address */
+} USB_DRD_PMABuffDescTypeDef;
+
+/**
+  * @}
+  */
+/**
+  * @brief VREFBUF
+  */
+typedef struct
+{
+  __IO uint32_t CSR;         /*!< VREFBUF control and status register,         Address offset: 0x00 */
+  __IO uint32_t CCR;         /*!< VREFBUF calibration and control register,    Address offset: 0x04 */
+} VREFBUF_TypeDef;
+
+/**
+  * @brief Window WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< WWDG Control register,       Address offset: 0x00 */
+  __IO uint32_t CFR;         /*!< WWDG Configuration register, Address offset: 0x04 */
+  __IO uint32_t SR;          /*!< WWDG Status register,        Address offset: 0x08 */
+} WWDG_TypeDef;
+
+
+/**
+  * @brief UCPD
+  */
+typedef struct
+{
+  __IO uint32_t CFG1;          /*!< UCPD configuration register 1,             Address offset: 0x00 */
+  __IO uint32_t CFG2;          /*!< UCPD configuration register 2,             Address offset: 0x04 */
+  __IO uint32_t RESERVED0;     /*!< UCPD reserved register,                    Address offset: 0x08 */
+  __IO uint32_t CR;            /*!< UCPD control register,                     Address offset: 0x0C */
+  __IO uint32_t IMR;           /*!< UCPD interrupt mask register,              Address offset: 0x10 */
+  __IO uint32_t SR;            /*!< UCPD status register,                      Address offset: 0x14 */
+  __IO uint32_t ICR;           /*!< UCPD interrupt flag clear register         Address offset: 0x18 */
+  __IO uint32_t TX_ORDSET;     /*!< UCPD Tx ordered set type register,         Address offset: 0x1C */
+  __IO uint32_t TX_PAYSZ;      /*!< UCPD Tx payload size register,             Address offset: 0x20 */
+  __IO uint32_t TXDR;          /*!< UCPD Tx data register,                     Address offset: 0x24 */
+  __IO uint32_t RX_ORDSET;     /*!< UCPD Rx ordered set type register,         Address offset: 0x28 */
+  __IO uint32_t RX_PAYSZ;      /*!< UCPD Rx payload size register,             Address offset: 0x2C */
+  __IO uint32_t RXDR;          /*!< UCPD Rx data register,                     Address offset: 0x30 */
+  __IO uint32_t RX_ORDEXT1;    /*!< UCPD Rx ordered set extension 1 register,  Address offset: 0x34 */
+  __IO uint32_t RX_ORDEXT2;    /*!< UCPD Rx ordered set extension 2 register,  Address offset: 0x38 */
+
+} UCPD_TypeDef;
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_memory_map
+  * @{
+  */
+#define FLASH_BASE            (0x08000000UL)  /*!< FLASH base address */
+#define SRAM_BASE             (0x20000000UL)  /*!< SRAM base address */
+#define PERIPH_BASE           (0x40000000UL)  /*!< Peripheral base address */
+#define IOPORT_BASE           (0x50000000UL)  /*!< IOPORT base address */
+/*!< USB PMA SIZE */
+#define USB_DRD_PMA_SIZE              2048U   /*!< USB PMA Size 2Kbyte */
+
+#define SRAM_SIZE_MAX         (0x00020000UL)  /*!< maximum SRAM size (up to 128 KBytes) */
+
+#define FLASH_SIZE            (((*((uint32_t *)FLASHSIZE_BASE)) & (0x03FFU)) << 10U)
+
+/*!< Peripheral memory map */
+#define APBPERIPH_BASE        (PERIPH_BASE)
+#define AHBPERIPH_BASE        (PERIPH_BASE + 0x00020000UL)
+
+/*!< APB peripherals */
+
+#define TIM2_BASE             (APBPERIPH_BASE + 0UL)
+#define TIM3_BASE             (APBPERIPH_BASE + 0x00000400UL)
+#define TIM4_BASE             (APBPERIPH_BASE + 0x00000800UL)
+#define TIM6_BASE             (APBPERIPH_BASE + 0x00001000UL)
+#define TIM7_BASE             (APBPERIPH_BASE + 0x00001400UL)
+#define TIM14_BASE            (APBPERIPH_BASE + 0x00002000UL)
+#define RTC_BASE              (APBPERIPH_BASE + 0x00002800UL)
+#define WWDG_BASE             (APBPERIPH_BASE + 0x00002C00UL)
+#define IWDG_BASE             (APBPERIPH_BASE + 0x00003000UL)
+#define SPI2_BASE             (APBPERIPH_BASE + 0x00003800UL)
+#define SPI3_BASE             (APBPERIPH_BASE + 0x00003C00UL)
+#define USART2_BASE           (APBPERIPH_BASE + 0x00004400UL)
+#define USART3_BASE           (APBPERIPH_BASE + 0x00004800UL)
+#define USART4_BASE           (APBPERIPH_BASE + 0x00004C00UL)
+#define USART5_BASE           (APBPERIPH_BASE + 0x00005000UL)
+#define I2C1_BASE             (APBPERIPH_BASE + 0x00005400UL)
+#define I2C2_BASE             (APBPERIPH_BASE + 0x00005800UL)
+#define USB_BASE              (APBPERIPH_BASE + 0x00005C00UL)  /*!< USB_IP Peripheral Registers base address */
+#define FDCAN1_BASE           (APBPERIPH_BASE + 0x00006400UL)
+#define FDCAN_CONFIG_BASE     (APBPERIPH_BASE + 0x00006500UL)  /*!< FDCAN configuration registers base address */
+#define FDCAN2_BASE           (APBPERIPH_BASE + 0x00006800UL)
+#define CRS_BASE              (APBPERIPH_BASE + 0x00006C00UL)
+#define PWR_BASE              (APBPERIPH_BASE + 0x00007000UL)
+#define DAC1_BASE             (APBPERIPH_BASE + 0x00007400UL)
+#define DAC_BASE              (APBPERIPH_BASE + 0x00007400UL) /* Kept for legacy purpose */
+#define CEC_BASE              (APBPERIPH_BASE + 0x00007800UL)
+#define LPTIM1_BASE           (APBPERIPH_BASE + 0x00007C00UL)
+#define LPUART1_BASE          (APBPERIPH_BASE + 0x00008000UL)
+#define LPUART2_BASE          (APBPERIPH_BASE + 0x00008400UL)
+#define I2C3_BASE             (APBPERIPH_BASE + 0x00008800UL)
+#define LPTIM2_BASE           (APBPERIPH_BASE + 0x00009400UL)
+#define USB_DRD_BASE          (APBPERIPH_BASE + 0x00005C00UL) /*!< USB_DRD_IP Peripheral Registers base address */
+#define USB_DRD_PMAADDR       (APBPERIPH_BASE + 0x00009800UL) /*!< USB_DRD_IP Packet Memory Area base address */
+#define UCPD1_BASE            (APBPERIPH_BASE + 0x0000A000UL)
+#define UCPD2_BASE            (APBPERIPH_BASE + 0x0000A400UL)
+#define TAMP_BASE             (APBPERIPH_BASE + 0x0000B000UL)
+#define SRAMCAN_BASE          (APBPERIPH_BASE + 0x0000B400UL)
+#define SYSCFG_BASE           (APBPERIPH_BASE + 0x00010000UL)
+#define VREFBUF_BASE          (APBPERIPH_BASE + 0x00010030UL)
+#define COMP1_BASE            (SYSCFG_BASE + 0x0200UL)
+#define COMP2_BASE            (SYSCFG_BASE + 0x0204UL)
+#define COMP3_BASE            (SYSCFG_BASE + 0x0208UL)
+#define ADC1_BASE             (APBPERIPH_BASE + 0x00012400UL)
+#define ADC1_COMMON_BASE      (APBPERIPH_BASE + 0x00012708UL)
+#define ADC_BASE              (ADC1_COMMON_BASE) /* Kept for legacy purpose */
+#define TIM1_BASE             (APBPERIPH_BASE + 0x00012C00UL)
+#define SPI1_BASE             (APBPERIPH_BASE + 0x00013000UL)
+#define USART1_BASE           (APBPERIPH_BASE + 0x00013800UL)
+#define USART6_BASE           (APBPERIPH_BASE + 0x00013C00UL)
+#define TIM15_BASE            (APBPERIPH_BASE + 0x00014000UL)
+#define TIM16_BASE            (APBPERIPH_BASE + 0x00014400UL)
+#define TIM17_BASE            (APBPERIPH_BASE + 0x00014800UL)
+#define DBG_BASE              (APBPERIPH_BASE + 0x00015800UL)
+
+
+/*!< AHB peripherals */
+#define DMA1_BASE             (AHBPERIPH_BASE)
+#define DMA2_BASE             (AHBPERIPH_BASE + 0x00000400UL)
+#define DMAMUX1_BASE          (AHBPERIPH_BASE + 0x00000800UL)
+#define RCC_BASE              (AHBPERIPH_BASE + 0x00001000UL)
+#define EXTI_BASE             (AHBPERIPH_BASE + 0x00001800UL)
+#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x00002000UL)
+#define CRC_BASE              (AHBPERIPH_BASE + 0x00003000UL)
+
+
+#define DMA1_Channel1_BASE    (DMA1_BASE + 0x00000008UL)
+#define DMA1_Channel2_BASE    (DMA1_BASE + 0x0000001CUL)
+#define DMA1_Channel3_BASE    (DMA1_BASE + 0x00000030UL)
+#define DMA1_Channel4_BASE    (DMA1_BASE + 0x00000044UL)
+#define DMA1_Channel5_BASE    (DMA1_BASE + 0x00000058UL)
+#define DMA1_Channel6_BASE    (DMA1_BASE + 0x0000006CUL)
+#define DMA1_Channel7_BASE    (DMA1_BASE + 0x00000080UL)
+#define DMA2_Channel1_BASE    (DMA2_BASE + 0x00000008UL)
+#define DMA2_Channel2_BASE    (DMA2_BASE + 0x0000001CUL)
+#define DMA2_Channel3_BASE    (DMA2_BASE + 0x00000030UL)
+#define DMA2_Channel4_BASE    (DMA2_BASE + 0x00000044UL)
+#define DMA2_Channel5_BASE    (DMA2_BASE + 0x00000058UL)
+
+#define DMAMUX1_Channel0_BASE    (DMAMUX1_BASE)
+#define DMAMUX1_Channel1_BASE    (DMAMUX1_BASE + 0x00000004UL)
+#define DMAMUX1_Channel2_BASE    (DMAMUX1_BASE + 0x00000008UL)
+#define DMAMUX1_Channel3_BASE    (DMAMUX1_BASE + 0x0000000CUL)
+#define DMAMUX1_Channel4_BASE    (DMAMUX1_BASE + 0x00000010UL)
+#define DMAMUX1_Channel5_BASE    (DMAMUX1_BASE + 0x00000014UL)
+#define DMAMUX1_Channel6_BASE    (DMAMUX1_BASE + 0x00000018UL)
+#define DMAMUX1_Channel7_BASE    (DMAMUX1_BASE + 0x0000001CUL)
+#define DMAMUX1_Channel8_BASE    (DMAMUX1_BASE + 0x00000020UL)
+#define DMAMUX1_Channel9_BASE    (DMAMUX1_BASE + 0x00000024UL)
+#define DMAMUX1_Channel10_BASE   (DMAMUX1_BASE + 0x00000028UL)
+#define DMAMUX1_Channel11_BASE   (DMAMUX1_BASE + 0x0000002CUL)
+
+#define DMAMUX1_RequestGenerator0_BASE  (DMAMUX1_BASE + 0x00000100UL)
+#define DMAMUX1_RequestGenerator1_BASE  (DMAMUX1_BASE + 0x00000104UL)
+#define DMAMUX1_RequestGenerator2_BASE  (DMAMUX1_BASE + 0x00000108UL)
+#define DMAMUX1_RequestGenerator3_BASE  (DMAMUX1_BASE + 0x0000010CUL)
+
+#define DMAMUX1_ChannelStatus_BASE      (DMAMUX1_BASE + 0x00000080UL)
+#define DMAMUX1_RequestGenStatus_BASE   (DMAMUX1_BASE + 0x00000140UL)
+
+/*!< IOPORT */
+#define GPIOA_BASE            (IOPORT_BASE + 0x00000000UL)
+#define GPIOB_BASE            (IOPORT_BASE + 0x00000400UL)
+#define GPIOC_BASE            (IOPORT_BASE + 0x00000800UL)
+#define GPIOD_BASE            (IOPORT_BASE + 0x00000C00UL)
+#define GPIOE_BASE            (IOPORT_BASE + 0x00001000UL)
+#define GPIOF_BASE            (IOPORT_BASE + 0x00001400UL)
+
+/*!< Device Electronic Signature */
+#define PACKAGE_BASE          (0x1FFF7500UL)        /*!< Package data register base address     */
+#define UID_BASE              (0x1FFF7590UL)        /*!< Unique device ID register base address */
+#define FLASHSIZE_BASE        (0x1FFF75E0UL)        /*!< Flash size data register base address  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_declaration
+  * @{
+  */
+#define TIM2                ((TIM_TypeDef *) TIM2_BASE)
+#define TIM3                ((TIM_TypeDef *) TIM3_BASE)
+#define TIM4                ((TIM_TypeDef *) TIM4_BASE)
+#define TIM6                ((TIM_TypeDef *) TIM6_BASE)
+#define TIM7                ((TIM_TypeDef *) TIM7_BASE)
+#define TIM14               ((TIM_TypeDef *) TIM14_BASE)
+#define CRS                 ((CRS_TypeDef *) CRS_BASE)
+#define RTC                 ((RTC_TypeDef *) RTC_BASE)
+#define TAMP                ((TAMP_TypeDef *) TAMP_BASE)
+#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)
+#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)
+#define SPI2                ((SPI_TypeDef *) SPI2_BASE)
+#define SPI3                ((SPI_TypeDef *) SPI3_BASE)
+#define USART2              ((USART_TypeDef *) USART2_BASE)
+#define USART3              ((USART_TypeDef *) USART3_BASE)
+#define USART4              ((USART_TypeDef *) USART4_BASE)
+#define USART5              ((USART_TypeDef *) USART5_BASE)
+#define USART6              ((USART_TypeDef *) USART6_BASE)
+#define I2C1                ((I2C_TypeDef *) I2C1_BASE)
+#define I2C2                ((I2C_TypeDef *) I2C2_BASE)
+#define I2C3                ((I2C_TypeDef *) I2C3_BASE)
+#define USB_DRD_FS          ((USB_DRD_TypeDef *) USB_DRD_BASE)
+#define USB_DRD_PMA_BUFF    ((USB_DRD_PMABuffDescTypeDef*) USB_DRD_PMAADDR)
+#define FDCAN1              ((FDCAN_GlobalTypeDef *) FDCAN1_BASE)
+#define FDCAN_CONFIG        ((FDCAN_Config_TypeDef *) FDCAN_CONFIG_BASE)
+#define FDCAN2              ((FDCAN_GlobalTypeDef *) FDCAN2_BASE)
+#define LPTIM1              ((LPTIM_TypeDef *) LPTIM1_BASE)
+#define PWR                 ((PWR_TypeDef *) PWR_BASE)
+#define RCC                 ((RCC_TypeDef *) RCC_BASE)
+#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)
+#define DAC1                ((DAC_TypeDef *) DAC1_BASE)
+#define DAC                 ((DAC_TypeDef *) DAC_BASE) /* Kept for legacy purpose */
+#define LPUART1             ((USART_TypeDef *) LPUART1_BASE)
+#define LPTIM2              ((LPTIM_TypeDef *) LPTIM2_BASE)
+#define LPUART2             ((USART_TypeDef *) LPUART2_BASE)
+#define CEC                 ((CEC_TypeDef *) CEC_BASE)
+#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)
+#define VREFBUF             ((VREFBUF_TypeDef *) VREFBUF_BASE)
+#define COMP1               ((COMP_TypeDef *) COMP1_BASE)
+#define COMP2               ((COMP_TypeDef *) COMP2_BASE)
+#define COMP12_COMMON       ((COMP_Common_TypeDef *) COMP1_BASE)
+#define COMP3               ((COMP_TypeDef *) COMP3_BASE)
+#define COMP23_COMMON       ((COMP_Common_TypeDef *) COMP2_BASE)
+#define TIM1                ((TIM_TypeDef *) TIM1_BASE)
+#define SPI1                ((SPI_TypeDef *) SPI1_BASE)
+#define USART1              ((USART_TypeDef *) USART1_BASE)
+#define TIM15               ((TIM_TypeDef *) TIM15_BASE)
+#define TIM16               ((TIM_TypeDef *) TIM16_BASE)
+#define TIM17               ((TIM_TypeDef *) TIM17_BASE)
+#define DMA1                ((DMA_TypeDef *) DMA1_BASE)
+#define DMA2                ((DMA_TypeDef *) DMA2_BASE)
+#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)
+#define CRC                 ((CRC_TypeDef *) CRC_BASE)
+#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)
+#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)
+#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)
+#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)
+#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)
+#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)
+#define ADC1                ((ADC_TypeDef *) ADC1_BASE)
+#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC1_COMMON_BASE)
+#define ADC                 (ADC1_COMMON) /* Kept for legacy purpose */
+
+
+#define UCPD1               ((UCPD_TypeDef *) UCPD1_BASE)
+#define UCPD2               ((UCPD_TypeDef *) UCPD2_BASE)
+
+#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
+#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
+#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
+#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
+#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
+#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
+#define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
+#define DMA2_Channel1       ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)
+#define DMA2_Channel2       ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)
+#define DMA2_Channel3       ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)
+#define DMA2_Channel4       ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)
+#define DMA2_Channel5       ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)
+#define DMAMUX1                ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE)
+#define DMAMUX1_Channel0       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE)
+#define DMAMUX1_Channel1       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE)
+#define DMAMUX1_Channel2       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE)
+#define DMAMUX1_Channel3       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE)
+#define DMAMUX1_Channel4       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE)
+#define DMAMUX1_Channel5       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE)
+#define DMAMUX1_Channel6       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE)
+#define DMAMUX1_Channel7       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel7_BASE)
+#define DMAMUX1_Channel8       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel8_BASE)
+#define DMAMUX1_Channel9       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel9_BASE)
+#define DMAMUX1_Channel10      ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel10_BASE)
+#define DMAMUX1_Channel11      ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel11_BASE)
+
+#define DMAMUX1_RequestGenerator0  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE)
+#define DMAMUX1_RequestGenerator1  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE)
+#define DMAMUX1_RequestGenerator2  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE)
+#define DMAMUX1_RequestGenerator3  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE)
+
+#define DMAMUX1_ChannelStatus      ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE)
+#define DMAMUX1_RequestGenStatus   ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE)
+
+#define DBG              ((DBG_TypeDef *) DBG_BASE)
+
+/**
+  * @}
+  */
+
+/** @addtogroup Exported_constants
+  * @{
+  */
+
+  /** @addtogroup Hardware_Constant_Definition
+    * @{
+    */
+#define LSI_STARTUP_TIME 130U /*!< LSI Maximum startup time in us */
+
+  /**
+    * @}
+    */
+
+  /** @addtogroup Peripheral_Registers_Bits_Definition
+  * @{
+  */
+
+/******************************************************************************/
+/*                         Peripheral Registers Bits Definition               */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Analog to Digital Converter (ADC)                     */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for ADC_ISR register  *******************/
+#define ADC_ISR_ADRDY_Pos              (0U)
+#define ADC_ISR_ADRDY_Msk              (0x1UL << ADC_ISR_ADRDY_Pos)            /*!< 0x00000001 */
+#define ADC_ISR_ADRDY                  ADC_ISR_ADRDY_Msk                       /*!< ADC ready flag */
+#define ADC_ISR_EOSMP_Pos              (1U)
+#define ADC_ISR_EOSMP_Msk              (0x1UL << ADC_ISR_EOSMP_Pos)            /*!< 0x00000002 */
+#define ADC_ISR_EOSMP                  ADC_ISR_EOSMP_Msk                       /*!< ADC group regular end of sampling flag */
+#define ADC_ISR_EOC_Pos                (2U)
+#define ADC_ISR_EOC_Msk                (0x1UL << ADC_ISR_EOC_Pos)              /*!< 0x00000004 */
+#define ADC_ISR_EOC                    ADC_ISR_EOC_Msk                         /*!< ADC group regular end of unitary conversion flag */
+#define ADC_ISR_EOS_Pos                (3U)
+#define ADC_ISR_EOS_Msk                (0x1UL << ADC_ISR_EOS_Pos)              /*!< 0x00000008 */
+#define ADC_ISR_EOS                    ADC_ISR_EOS_Msk                         /*!< ADC group regular end of sequence conversions flag */
+#define ADC_ISR_OVR_Pos                (4U)
+#define ADC_ISR_OVR_Msk                (0x1UL << ADC_ISR_OVR_Pos)              /*!< 0x00000010 */
+#define ADC_ISR_OVR                    ADC_ISR_OVR_Msk                         /*!< ADC group regular overrun flag */
+#define ADC_ISR_AWD1_Pos               (7U)
+#define ADC_ISR_AWD1_Msk               (0x1UL << ADC_ISR_AWD1_Pos)             /*!< 0x00000080 */
+#define ADC_ISR_AWD1                   ADC_ISR_AWD1_Msk                        /*!< ADC analog watchdog 1 flag */
+#define ADC_ISR_AWD2_Pos               (8U)
+#define ADC_ISR_AWD2_Msk               (0x1UL << ADC_ISR_AWD2_Pos)             /*!< 0x00000100 */
+#define ADC_ISR_AWD2                   ADC_ISR_AWD2_Msk                        /*!< ADC analog watchdog 2 flag */
+#define ADC_ISR_AWD3_Pos               (9U)
+#define ADC_ISR_AWD3_Msk               (0x1UL << ADC_ISR_AWD3_Pos)             /*!< 0x00000200 */
+#define ADC_ISR_AWD3                   ADC_ISR_AWD3_Msk                        /*!< ADC analog watchdog 3 flag */
+#define ADC_ISR_EOCAL_Pos              (11U)
+#define ADC_ISR_EOCAL_Msk              (0x1UL << ADC_ISR_EOCAL_Pos)            /*!< 0x00000800 */
+#define ADC_ISR_EOCAL                  ADC_ISR_EOCAL_Msk                       /*!< ADC end of calibration flag */
+#define ADC_ISR_CCRDY_Pos              (13U)
+#define ADC_ISR_CCRDY_Msk              (0x1UL << ADC_ISR_CCRDY_Pos)            /*!< 0x00002000 */
+#define ADC_ISR_CCRDY                  ADC_ISR_CCRDY_Msk                       /*!< ADC channel configuration ready flag */
+
+/* Legacy defines */
+#define ADC_ISR_EOSEQ           (ADC_ISR_EOS)
+
+/********************  Bit definition for ADC_IER register  *******************/
+#define ADC_IER_ADRDYIE_Pos            (0U)
+#define ADC_IER_ADRDYIE_Msk            (0x1UL << ADC_IER_ADRDYIE_Pos)          /*!< 0x00000001 */
+#define ADC_IER_ADRDYIE                ADC_IER_ADRDYIE_Msk                     /*!< ADC ready interrupt */
+#define ADC_IER_EOSMPIE_Pos            (1U)
+#define ADC_IER_EOSMPIE_Msk            (0x1UL << ADC_IER_EOSMPIE_Pos)          /*!< 0x00000002 */
+#define ADC_IER_EOSMPIE                ADC_IER_EOSMPIE_Msk                     /*!< ADC group regular end of sampling interrupt */
+#define ADC_IER_EOCIE_Pos              (2U)
+#define ADC_IER_EOCIE_Msk              (0x1UL << ADC_IER_EOCIE_Pos)            /*!< 0x00000004 */
+#define ADC_IER_EOCIE                  ADC_IER_EOCIE_Msk                       /*!< ADC group regular end of unitary conversion interrupt */
+#define ADC_IER_EOSIE_Pos              (3U)
+#define ADC_IER_EOSIE_Msk              (0x1UL << ADC_IER_EOSIE_Pos)            /*!< 0x00000008 */
+#define ADC_IER_EOSIE                  ADC_IER_EOSIE_Msk                       /*!< ADC group regular end of sequence conversions interrupt */
+#define ADC_IER_OVRIE_Pos              (4U)
+#define ADC_IER_OVRIE_Msk              (0x1UL << ADC_IER_OVRIE_Pos)            /*!< 0x00000010 */
+#define ADC_IER_OVRIE                  ADC_IER_OVRIE_Msk                       /*!< ADC group regular overrun interrupt */
+#define ADC_IER_AWD1IE_Pos             (7U)
+#define ADC_IER_AWD1IE_Msk             (0x1UL << ADC_IER_AWD1IE_Pos)           /*!< 0x00000080 */
+#define ADC_IER_AWD1IE                 ADC_IER_AWD1IE_Msk                      /*!< ADC analog watchdog 1 interrupt */
+#define ADC_IER_AWD2IE_Pos             (8U)
+#define ADC_IER_AWD2IE_Msk             (0x1UL << ADC_IER_AWD2IE_Pos)           /*!< 0x00000100 */
+#define ADC_IER_AWD2IE                 ADC_IER_AWD2IE_Msk                      /*!< ADC analog watchdog 2 interrupt */
+#define ADC_IER_AWD3IE_Pos             (9U)
+#define ADC_IER_AWD3IE_Msk             (0x1UL << ADC_IER_AWD3IE_Pos)           /*!< 0x00000200 */
+#define ADC_IER_AWD3IE                 ADC_IER_AWD3IE_Msk                      /*!< ADC analog watchdog 3 interrupt */
+#define ADC_IER_EOCALIE_Pos            (11U)
+#define ADC_IER_EOCALIE_Msk            (0x1UL << ADC_IER_EOCALIE_Pos)          /*!< 0x00000800 */
+#define ADC_IER_EOCALIE                ADC_IER_EOCALIE_Msk                     /*!< ADC end of calibration interrupt */
+#define ADC_IER_CCRDYIE_Pos            (13U)
+#define ADC_IER_CCRDYIE_Msk            (0x1UL << ADC_IER_CCRDYIE_Pos)          /*!< 0x00002000 */
+#define ADC_IER_CCRDYIE                ADC_IER_CCRDYIE_Msk                     /*!< ADC channel configuration ready interrupt */
+
+/* Legacy defines */
+#define ADC_IER_EOSEQIE           (ADC_IER_EOSIE)
+
+/********************  Bit definition for ADC_CR register  ********************/
+#define ADC_CR_ADEN_Pos                (0U)
+#define ADC_CR_ADEN_Msk                (0x1UL << ADC_CR_ADEN_Pos)              /*!< 0x00000001 */
+#define ADC_CR_ADEN                    ADC_CR_ADEN_Msk                         /*!< ADC enable */
+#define ADC_CR_ADDIS_Pos               (1U)
+#define ADC_CR_ADDIS_Msk               (0x1UL << ADC_CR_ADDIS_Pos)             /*!< 0x00000002 */
+#define ADC_CR_ADDIS                   ADC_CR_ADDIS_Msk                        /*!< ADC disable */
+#define ADC_CR_ADSTART_Pos             (2U)
+#define ADC_CR_ADSTART_Msk             (0x1UL << ADC_CR_ADSTART_Pos)           /*!< 0x00000004 */
+#define ADC_CR_ADSTART                 ADC_CR_ADSTART_Msk                      /*!< ADC group regular conversion start */
+#define ADC_CR_ADSTP_Pos               (4U)
+#define ADC_CR_ADSTP_Msk               (0x1UL << ADC_CR_ADSTP_Pos)             /*!< 0x00000010 */
+#define ADC_CR_ADSTP                   ADC_CR_ADSTP_Msk                        /*!< ADC group regular conversion stop */
+#define ADC_CR_ADVREGEN_Pos            (28U)
+#define ADC_CR_ADVREGEN_Msk            (0x1UL << ADC_CR_ADVREGEN_Pos)          /*!< 0x10000000 */
+#define ADC_CR_ADVREGEN                ADC_CR_ADVREGEN_Msk                     /*!< ADC voltage regulator enable */
+#define ADC_CR_ADCAL_Pos               (31U)
+#define ADC_CR_ADCAL_Msk               (0x1UL << ADC_CR_ADCAL_Pos)             /*!< 0x80000000 */
+#define ADC_CR_ADCAL                   ADC_CR_ADCAL_Msk                        /*!< ADC calibration */
+
+/********************  Bit definition for ADC_CFGR1 register  *****************/
+#define ADC_CFGR1_DMAEN_Pos            (0U)
+#define ADC_CFGR1_DMAEN_Msk            (0x1UL << ADC_CFGR1_DMAEN_Pos)          /*!< 0x00000001 */
+#define ADC_CFGR1_DMAEN                ADC_CFGR1_DMAEN_Msk                     /*!< ADC DMA transfer enable */
+#define ADC_CFGR1_DMACFG_Pos           (1U)
+#define ADC_CFGR1_DMACFG_Msk           (0x1UL << ADC_CFGR1_DMACFG_Pos)         /*!< 0x00000002 */
+#define ADC_CFGR1_DMACFG               ADC_CFGR1_DMACFG_Msk                    /*!< ADC DMA transfer configuration */
+
+#define ADC_CFGR1_SCANDIR_Pos          (2U)
+#define ADC_CFGR1_SCANDIR_Msk          (0x1UL << ADC_CFGR1_SCANDIR_Pos)        /*!< 0x00000004 */
+#define ADC_CFGR1_SCANDIR              ADC_CFGR1_SCANDIR_Msk                   /*!< ADC group regular sequencer scan direction */
+
+#define ADC_CFGR1_RES_Pos              (3U)
+#define ADC_CFGR1_RES_Msk              (0x3UL << ADC_CFGR1_RES_Pos)            /*!< 0x00000018 */
+#define ADC_CFGR1_RES                  ADC_CFGR1_RES_Msk                       /*!< ADC data resolution */
+#define ADC_CFGR1_RES_0                (0x1U << ADC_CFGR1_RES_Pos)             /*!< 0x00000008 */
+#define ADC_CFGR1_RES_1                (0x2U << ADC_CFGR1_RES_Pos)             /*!< 0x00000010 */
+
+#define ADC_CFGR1_ALIGN_Pos            (5U)
+#define ADC_CFGR1_ALIGN_Msk            (0x1UL << ADC_CFGR1_ALIGN_Pos)          /*!< 0x00000020 */
+#define ADC_CFGR1_ALIGN                ADC_CFGR1_ALIGN_Msk                     /*!< ADC data alignment */
+
+#define ADC_CFGR1_EXTSEL_Pos           (6U)
+#define ADC_CFGR1_EXTSEL_Msk           (0x7UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x000001C0 */
+#define ADC_CFGR1_EXTSEL               ADC_CFGR1_EXTSEL_Msk                    /*!< ADC group regular external trigger source */
+#define ADC_CFGR1_EXTSEL_0             (0x1UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000040 */
+#define ADC_CFGR1_EXTSEL_1             (0x2UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000080 */
+#define ADC_CFGR1_EXTSEL_2             (0x4UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000100 */
+
+#define ADC_CFGR1_EXTEN_Pos            (10U)
+#define ADC_CFGR1_EXTEN_Msk            (0x3UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000C00 */
+#define ADC_CFGR1_EXTEN                ADC_CFGR1_EXTEN_Msk                     /*!< ADC group regular external trigger polarity */
+#define ADC_CFGR1_EXTEN_0              (0x1UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000400 */
+#define ADC_CFGR1_EXTEN_1              (0x2UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000800 */
+
+#define ADC_CFGR1_OVRMOD_Pos           (12U)
+#define ADC_CFGR1_OVRMOD_Msk           (0x1UL << ADC_CFGR1_OVRMOD_Pos)         /*!< 0x00001000 */
+#define ADC_CFGR1_OVRMOD               ADC_CFGR1_OVRMOD_Msk                    /*!< ADC group regular overrun configuration */
+#define ADC_CFGR1_CONT_Pos             (13U)
+#define ADC_CFGR1_CONT_Msk             (0x1UL << ADC_CFGR1_CONT_Pos)           /*!< 0x00002000 */
+#define ADC_CFGR1_CONT                 ADC_CFGR1_CONT_Msk                      /*!< ADC group regular continuous conversion mode */
+#define ADC_CFGR1_WAIT_Pos             (14U)
+#define ADC_CFGR1_WAIT_Msk             (0x1UL << ADC_CFGR1_WAIT_Pos)           /*!< 0x00004000 */
+#define ADC_CFGR1_WAIT                 ADC_CFGR1_WAIT_Msk                      /*!< ADC low power auto wait */
+#define ADC_CFGR1_AUTOFF_Pos           (15U)
+#define ADC_CFGR1_AUTOFF_Msk           (0x1UL << ADC_CFGR1_AUTOFF_Pos)         /*!< 0x00008000 */
+#define ADC_CFGR1_AUTOFF               ADC_CFGR1_AUTOFF_Msk                    /*!< ADC low power auto power off */
+#define ADC_CFGR1_DISCEN_Pos           (16U)
+#define ADC_CFGR1_DISCEN_Msk           (0x1UL << ADC_CFGR1_DISCEN_Pos)         /*!< 0x00010000 */
+#define ADC_CFGR1_DISCEN               ADC_CFGR1_DISCEN_Msk                    /*!< ADC group regular sequencer discontinuous mode */
+#define ADC_CFGR1_CHSELRMOD_Pos        (21U)
+#define ADC_CFGR1_CHSELRMOD_Msk        (0x1UL << ADC_CFGR1_CHSELRMOD_Pos)      /*!< 0x00200000 */
+#define ADC_CFGR1_CHSELRMOD            ADC_CFGR1_CHSELRMOD_Msk                 /*!< ADC group regular sequencer mode */
+
+#define ADC_CFGR1_AWD1SGL_Pos          (22U)
+#define ADC_CFGR1_AWD1SGL_Msk          (0x1UL << ADC_CFGR1_AWD1SGL_Pos)        /*!< 0x00400000 */
+#define ADC_CFGR1_AWD1SGL              ADC_CFGR1_AWD1SGL_Msk                   /*!< ADC analog watchdog 1 monitoring a single channel or all channels */
+#define ADC_CFGR1_AWD1EN_Pos           (23U)
+#define ADC_CFGR1_AWD1EN_Msk           (0x1UL << ADC_CFGR1_AWD1EN_Pos)         /*!< 0x00800000 */
+#define ADC_CFGR1_AWD1EN               ADC_CFGR1_AWD1EN_Msk                    /*!< ADC analog watchdog 1 enable on scope ADC group regular */
+
+#define ADC_CFGR1_AWD1CH_Pos           (26U)
+#define ADC_CFGR1_AWD1CH_Msk           (0x1FUL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x7C000000 */
+#define ADC_CFGR1_AWD1CH               ADC_CFGR1_AWD1CH_Msk                    /*!< ADC analog watchdog 1 monitored channel selection */
+#define ADC_CFGR1_AWD1CH_0             (0x01UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x04000000 */
+#define ADC_CFGR1_AWD1CH_1             (0x02UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x08000000 */
+#define ADC_CFGR1_AWD1CH_2             (0x04UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x10000000 */
+#define ADC_CFGR1_AWD1CH_3             (0x08UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x20000000 */
+#define ADC_CFGR1_AWD1CH_4             (0x10UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x40000000 */
+
+/* Legacy defines */
+#define ADC_CFGR1_AUTDLY          (ADC_CFGR1_WAIT)
+
+/********************  Bit definition for ADC_CFGR2 register  *****************/
+#define ADC_CFGR2_OVSE_Pos             (0U)
+#define ADC_CFGR2_OVSE_Msk             (0x1UL << ADC_CFGR2_OVSE_Pos)           /*!< 0x00000001 */
+#define ADC_CFGR2_OVSE                 ADC_CFGR2_OVSE_Msk                      /*!< ADC oversampler enable on scope ADC group regular */
+
+#define ADC_CFGR2_OVSR_Pos             (2U)
+#define ADC_CFGR2_OVSR_Msk             (0x7UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x0000001C */
+#define ADC_CFGR2_OVSR                 ADC_CFGR2_OVSR_Msk                      /*!< ADC oversampling ratio */
+#define ADC_CFGR2_OVSR_0               (0x1UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000004 */
+#define ADC_CFGR2_OVSR_1               (0x2UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000008 */
+#define ADC_CFGR2_OVSR_2               (0x4UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000010 */
+
+#define ADC_CFGR2_OVSS_Pos             (5U)
+#define ADC_CFGR2_OVSS_Msk             (0xFUL << ADC_CFGR2_OVSS_Pos)           /*!< 0x000001E0 */
+#define ADC_CFGR2_OVSS                 ADC_CFGR2_OVSS_Msk                      /*!< ADC oversampling shift */
+#define ADC_CFGR2_OVSS_0               (0x1UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000020 */
+#define ADC_CFGR2_OVSS_1               (0x2UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000040 */
+#define ADC_CFGR2_OVSS_2               (0x4UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000080 */
+#define ADC_CFGR2_OVSS_3               (0x8UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000100 */
+
+#define ADC_CFGR2_TOVS_Pos             (9U)
+#define ADC_CFGR2_TOVS_Msk             (0x1UL << ADC_CFGR2_TOVS_Pos)           /*!< 0x00000200 */
+#define ADC_CFGR2_TOVS                 ADC_CFGR2_TOVS_Msk                      /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */
+
+#define ADC_CFGR2_LFTRIG_Pos           (29U)
+#define ADC_CFGR2_LFTRIG_Msk           (0x1UL << ADC_CFGR2_LFTRIG_Pos)         /*!< 0x20000000 */
+#define ADC_CFGR2_LFTRIG               ADC_CFGR2_LFTRIG_Msk                    /*!< ADC low frequency trigger mode */
+
+#define ADC_CFGR2_CKMODE_Pos           (30U)
+#define ADC_CFGR2_CKMODE_Msk           (0x3UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0xC0000000 */
+#define ADC_CFGR2_CKMODE               ADC_CFGR2_CKMODE_Msk                    /*!< ADC clock source and prescaler (prescaler only for clock source synchronous) */
+#define ADC_CFGR2_CKMODE_1             (0x2UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x80000000 */
+#define ADC_CFGR2_CKMODE_0             (0x1UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x40000000 */
+
+/********************  Bit definition for ADC_SMPR register  ******************/
+#define ADC_SMPR_SMP1_Pos              (0U)
+#define ADC_SMPR_SMP1_Msk              (0x7UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000007 */
+#define ADC_SMPR_SMP1                  ADC_SMPR_SMP1_Msk                       /*!< ADC group of channels sampling time 1 */
+#define ADC_SMPR_SMP1_0                (0x1UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000001 */
+#define ADC_SMPR_SMP1_1                (0x2UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000002 */
+#define ADC_SMPR_SMP1_2                (0x4UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000004 */
+
+#define ADC_SMPR_SMP2_Pos              (4U)
+#define ADC_SMPR_SMP2_Msk              (0x7UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000070 */
+#define ADC_SMPR_SMP2                  ADC_SMPR_SMP2_Msk                       /*!< ADC group of channels sampling time 2 */
+#define ADC_SMPR_SMP2_0                (0x1UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000010 */
+#define ADC_SMPR_SMP2_1                (0x2UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000020 */
+#define ADC_SMPR_SMP2_2                (0x4UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000040 */
+
+#define ADC_SMPR_SMPSEL_Pos            (8U)
+#define ADC_SMPR_SMPSEL_Msk            (0x7FFFFUL << ADC_SMPR_SMPSEL_Pos)      /*!< 0x07FFFF00 */
+#define ADC_SMPR_SMPSEL                ADC_SMPR_SMPSEL_Msk                     /*!< ADC all channels sampling time selection */
+#define ADC_SMPR_SMPSEL0_Pos           (8U)
+#define ADC_SMPR_SMPSEL0_Msk           (0x1UL << ADC_SMPR_SMPSEL0_Pos)         /*!< 0x00000100 */
+#define ADC_SMPR_SMPSEL0               ADC_SMPR_SMPSEL0_Msk                    /*!< ADC channel 0 sampling time selection */
+#define ADC_SMPR_SMPSEL1_Pos           (9U)
+#define ADC_SMPR_SMPSEL1_Msk           (0x1UL << ADC_SMPR_SMPSEL1_Pos)         /*!< 0x00000200 */
+#define ADC_SMPR_SMPSEL1               ADC_SMPR_SMPSEL1_Msk                    /*!< ADC channel 1 sampling time selection */
+#define ADC_SMPR_SMPSEL2_Pos           (10U)
+#define ADC_SMPR_SMPSEL2_Msk           (0x1UL << ADC_SMPR_SMPSEL2_Pos)         /*!< 0x00000400 */
+#define ADC_SMPR_SMPSEL2               ADC_SMPR_SMPSEL2_Msk                    /*!< ADC channel 2 sampling time selection */
+#define ADC_SMPR_SMPSEL3_Pos           (11U)
+#define ADC_SMPR_SMPSEL3_Msk           (0x1UL << ADC_SMPR_SMPSEL3_Pos)         /*!< 0x00000800 */
+#define ADC_SMPR_SMPSEL3               ADC_SMPR_SMPSEL3_Msk                    /*!< ADC channel 3 sampling time selection */
+#define ADC_SMPR_SMPSEL4_Pos           (12U)
+#define ADC_SMPR_SMPSEL4_Msk           (0x1UL << ADC_SMPR_SMPSEL4_Pos)         /*!< 0x00001000 */
+#define ADC_SMPR_SMPSEL4               ADC_SMPR_SMPSEL4_Msk                    /*!< ADC channel 4 sampling time selection */
+#define ADC_SMPR_SMPSEL5_Pos           (13U)
+#define ADC_SMPR_SMPSEL5_Msk           (0x1UL << ADC_SMPR_SMPSEL5_Pos)         /*!< 0x00002000 */
+#define ADC_SMPR_SMPSEL5               ADC_SMPR_SMPSEL5_Msk                    /*!< ADC channel 5 sampling time selection */
+#define ADC_SMPR_SMPSEL6_Pos           (14U)
+#define ADC_SMPR_SMPSEL6_Msk           (0x1UL << ADC_SMPR_SMPSEL6_Pos)         /*!< 0x00004000 */
+#define ADC_SMPR_SMPSEL6               ADC_SMPR_SMPSEL6_Msk                    /*!< ADC channel 6 sampling time selection */
+#define ADC_SMPR_SMPSEL7_Pos           (15U)
+#define ADC_SMPR_SMPSEL7_Msk           (0x1UL << ADC_SMPR_SMPSEL7_Pos)         /*!< 0x00008000 */
+#define ADC_SMPR_SMPSEL7               ADC_SMPR_SMPSEL7_Msk                    /*!< ADC channel 7 sampling time selection */
+#define ADC_SMPR_SMPSEL8_Pos           (16U)
+#define ADC_SMPR_SMPSEL8_Msk           (0x1UL << ADC_SMPR_SMPSEL8_Pos)         /*!< 0x00010000 */
+#define ADC_SMPR_SMPSEL8               ADC_SMPR_SMPSEL8_Msk                    /*!< ADC channel 8 sampling time selection */
+#define ADC_SMPR_SMPSEL9_Pos           (17U)
+#define ADC_SMPR_SMPSEL9_Msk           (0x1UL << ADC_SMPR_SMPSEL9_Pos)         /*!< 0x00020000 */
+#define ADC_SMPR_SMPSEL9               ADC_SMPR_SMPSEL9_Msk                    /*!< ADC channel 9 sampling time selection */
+#define ADC_SMPR_SMPSEL10_Pos          (18U)
+#define ADC_SMPR_SMPSEL10_Msk          (0x1UL << ADC_SMPR_SMPSEL10_Pos)        /*!< 0x00040000 */
+#define ADC_SMPR_SMPSEL10              ADC_SMPR_SMPSEL10_Msk                   /*!< ADC channel 10 sampling time selection */
+#define ADC_SMPR_SMPSEL11_Pos          (19U)
+#define ADC_SMPR_SMPSEL11_Msk          (0x1UL << ADC_SMPR_SMPSEL11_Pos)        /*!< 0x00080000 */
+#define ADC_SMPR_SMPSEL11              ADC_SMPR_SMPSEL11_Msk                   /*!< ADC channel 11 sampling time selection */
+#define ADC_SMPR_SMPSEL12_Pos          (20U)
+#define ADC_SMPR_SMPSEL12_Msk          (0x1UL << ADC_SMPR_SMPSEL12_Pos)        /*!< 0x00100000 */
+#define ADC_SMPR_SMPSEL12              ADC_SMPR_SMPSEL12_Msk                   /*!< ADC channel 12 sampling time selection */
+#define ADC_SMPR_SMPSEL13_Pos          (21U)
+#define ADC_SMPR_SMPSEL13_Msk          (0x1UL << ADC_SMPR_SMPSEL13_Pos)        /*!< 0x00200000 */
+#define ADC_SMPR_SMPSEL13              ADC_SMPR_SMPSEL13_Msk                   /*!< ADC channel 13 sampling time selection */
+#define ADC_SMPR_SMPSEL14_Pos          (22U)
+#define ADC_SMPR_SMPSEL14_Msk          (0x1UL << ADC_SMPR_SMPSEL14_Pos)        /*!< 0x00400000 */
+#define ADC_SMPR_SMPSEL14              ADC_SMPR_SMPSEL14_Msk                   /*!< ADC channel 14 sampling time selection */
+#define ADC_SMPR_SMPSEL15_Pos          (23U)
+#define ADC_SMPR_SMPSEL15_Msk          (0x1UL << ADC_SMPR_SMPSEL15_Pos)        /*!< 0x00800000 */
+#define ADC_SMPR_SMPSEL15              ADC_SMPR_SMPSEL15_Msk                   /*!< ADC channel 15 sampling time selection */
+#define ADC_SMPR_SMPSEL16_Pos          (24U)
+#define ADC_SMPR_SMPSEL16_Msk          (0x1UL << ADC_SMPR_SMPSEL16_Pos)        /*!< 0x01000000 */
+#define ADC_SMPR_SMPSEL16              ADC_SMPR_SMPSEL16_Msk                   /*!< ADC channel 16 sampling time selection */
+#define ADC_SMPR_SMPSEL17_Pos          (25U)
+#define ADC_SMPR_SMPSEL17_Msk          (0x1UL << ADC_SMPR_SMPSEL17_Pos)        /*!< 0x02000000 */
+#define ADC_SMPR_SMPSEL17              ADC_SMPR_SMPSEL17_Msk                   /*!< ADC channel 17 sampling time selection */
+#define ADC_SMPR_SMPSEL18_Pos          (26U)
+#define ADC_SMPR_SMPSEL18_Msk          (0x1UL << ADC_SMPR_SMPSEL18_Pos)        /*!< 0x04000000 */
+#define ADC_SMPR_SMPSEL18              ADC_SMPR_SMPSEL18_Msk                   /*!< ADC channel 18 sampling time selection */
+
+/********************  Bit definition for ADC_TR1 register  *******************/
+#define ADC_TR1_LT1_Pos                (0U)
+#define ADC_TR1_LT1_Msk                (0xFFFUL << ADC_TR1_LT1_Pos)            /*!< 0x00000FFF */
+#define ADC_TR1_LT1                    ADC_TR1_LT1_Msk                         /*!< ADC analog watchdog 1 threshold low */
+#define ADC_TR1_LT1_0                  (0x001UL << ADC_TR1_LT1_Pos)            /*!< 0x00000001 */
+#define ADC_TR1_LT1_1                  (0x002UL << ADC_TR1_LT1_Pos)            /*!< 0x00000002 */
+#define ADC_TR1_LT1_2                  (0x004UL << ADC_TR1_LT1_Pos)            /*!< 0x00000004 */
+#define ADC_TR1_LT1_3                  (0x008UL << ADC_TR1_LT1_Pos)            /*!< 0x00000008 */
+#define ADC_TR1_LT1_4                  (0x010UL << ADC_TR1_LT1_Pos)            /*!< 0x00000010 */
+#define ADC_TR1_LT1_5                  (0x020UL << ADC_TR1_LT1_Pos)            /*!< 0x00000020 */
+#define ADC_TR1_LT1_6                  (0x040UL << ADC_TR1_LT1_Pos)            /*!< 0x00000040 */
+#define ADC_TR1_LT1_7                  (0x080UL << ADC_TR1_LT1_Pos)            /*!< 0x00000080 */
+#define ADC_TR1_LT1_8                  (0x100UL << ADC_TR1_LT1_Pos)            /*!< 0x00000100 */
+#define ADC_TR1_LT1_9                  (0x200UL << ADC_TR1_LT1_Pos)            /*!< 0x00000200 */
+#define ADC_TR1_LT1_10                 (0x400UL << ADC_TR1_LT1_Pos)            /*!< 0x00000400 */
+#define ADC_TR1_LT1_11                 (0x800UL << ADC_TR1_LT1_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR1_HT1_Pos                (16U)
+#define ADC_TR1_HT1_Msk                (0xFFFUL << ADC_TR1_HT1_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR1_HT1                    ADC_TR1_HT1_Msk                         /*!< ADC Analog watchdog 1 threshold high */
+#define ADC_TR1_HT1_0                  (0x001UL << ADC_TR1_HT1_Pos)            /*!< 0x00010000 */
+#define ADC_TR1_HT1_1                  (0x002UL << ADC_TR1_HT1_Pos)            /*!< 0x00020000 */
+#define ADC_TR1_HT1_2                  (0x004UL << ADC_TR1_HT1_Pos)            /*!< 0x00040000 */
+#define ADC_TR1_HT1_3                  (0x008UL << ADC_TR1_HT1_Pos)            /*!< 0x00080000 */
+#define ADC_TR1_HT1_4                  (0x010UL << ADC_TR1_HT1_Pos)            /*!< 0x00100000 */
+#define ADC_TR1_HT1_5                  (0x020UL << ADC_TR1_HT1_Pos)            /*!< 0x00200000 */
+#define ADC_TR1_HT1_6                  (0x040UL << ADC_TR1_HT1_Pos)            /*!< 0x00400000 */
+#define ADC_TR1_HT1_7                  (0x080UL << ADC_TR1_HT1_Pos)            /*!< 0x00800000 */
+#define ADC_TR1_HT1_8                  (0x100UL << ADC_TR1_HT1_Pos)            /*!< 0x01000000 */
+#define ADC_TR1_HT1_9                  (0x200UL << ADC_TR1_HT1_Pos)            /*!< 0x02000000 */
+#define ADC_TR1_HT1_10                 (0x400UL << ADC_TR1_HT1_Pos)            /*!< 0x04000000 */
+#define ADC_TR1_HT1_11                 (0x800UL << ADC_TR1_HT1_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_TR2 register  *******************/
+#define ADC_TR2_LT2_Pos                (0U)
+#define ADC_TR2_LT2_Msk                (0xFFFUL << ADC_TR2_LT2_Pos)            /*!< 0x00000FFF */
+#define ADC_TR2_LT2                    ADC_TR2_LT2_Msk                         /*!< ADC analog watchdog 2 threshold low */
+#define ADC_TR2_LT2_0                  (0x001UL << ADC_TR2_LT2_Pos)            /*!< 0x00000001 */
+#define ADC_TR2_LT2_1                  (0x002UL << ADC_TR2_LT2_Pos)            /*!< 0x00000002 */
+#define ADC_TR2_LT2_2                  (0x004UL << ADC_TR2_LT2_Pos)            /*!< 0x00000004 */
+#define ADC_TR2_LT2_3                  (0x008UL << ADC_TR2_LT2_Pos)            /*!< 0x00000008 */
+#define ADC_TR2_LT2_4                  (0x010UL << ADC_TR2_LT2_Pos)            /*!< 0x00000010 */
+#define ADC_TR2_LT2_5                  (0x020UL << ADC_TR2_LT2_Pos)            /*!< 0x00000020 */
+#define ADC_TR2_LT2_6                  (0x040UL << ADC_TR2_LT2_Pos)            /*!< 0x00000040 */
+#define ADC_TR2_LT2_7                  (0x080UL << ADC_TR2_LT2_Pos)            /*!< 0x00000080 */
+#define ADC_TR2_LT2_8                  (0x100UL << ADC_TR2_LT2_Pos)            /*!< 0x00000100 */
+#define ADC_TR2_LT2_9                  (0x200UL << ADC_TR2_LT2_Pos)            /*!< 0x00000200 */
+#define ADC_TR2_LT2_10                 (0x400UL << ADC_TR2_LT2_Pos)            /*!< 0x00000400 */
+#define ADC_TR2_LT2_11                 (0x800UL << ADC_TR2_LT2_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR2_HT2_Pos                (16U)
+#define ADC_TR2_HT2_Msk                (0xFFFUL << ADC_TR2_HT2_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR2_HT2                    ADC_TR2_HT2_Msk                         /*!< ADC analog watchdog 2 threshold high */
+#define ADC_TR2_HT2_0                  (0x001UL << ADC_TR2_HT2_Pos)            /*!< 0x00010000 */
+#define ADC_TR2_HT2_1                  (0x002UL << ADC_TR2_HT2_Pos)            /*!< 0x00020000 */
+#define ADC_TR2_HT2_2                  (0x004UL << ADC_TR2_HT2_Pos)            /*!< 0x00040000 */
+#define ADC_TR2_HT2_3                  (0x008UL << ADC_TR2_HT2_Pos)            /*!< 0x00080000 */
+#define ADC_TR2_HT2_4                  (0x010UL << ADC_TR2_HT2_Pos)            /*!< 0x00100000 */
+#define ADC_TR2_HT2_5                  (0x020UL << ADC_TR2_HT2_Pos)            /*!< 0x00200000 */
+#define ADC_TR2_HT2_6                  (0x040UL << ADC_TR2_HT2_Pos)            /*!< 0x00400000 */
+#define ADC_TR2_HT2_7                  (0x080UL << ADC_TR2_HT2_Pos)            /*!< 0x00800000 */
+#define ADC_TR2_HT2_8                  (0x100UL << ADC_TR2_HT2_Pos)            /*!< 0x01000000 */
+#define ADC_TR2_HT2_9                  (0x200UL << ADC_TR2_HT2_Pos)            /*!< 0x02000000 */
+#define ADC_TR2_HT2_10                 (0x400UL << ADC_TR2_HT2_Pos)            /*!< 0x04000000 */
+#define ADC_TR2_HT2_11                 (0x800UL << ADC_TR2_HT2_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_CHSELR register  ****************/
+#define ADC_CHSELR_CHSEL_Pos           (0U)
+#define ADC_CHSELR_CHSEL_Msk           (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos)     /*!< 0x0007FFFF */
+#define ADC_CHSELR_CHSEL               ADC_CHSELR_CHSEL_Msk                    /*!< ADC group regular sequencer channels, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL18_Pos         (18U)
+#define ADC_CHSELR_CHSEL18_Msk         (0x1UL << ADC_CHSELR_CHSEL18_Pos)       /*!< 0x00040000 */
+#define ADC_CHSELR_CHSEL18             ADC_CHSELR_CHSEL18_Msk                  /*!< ADC group regular sequencer channel 18, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL17_Pos         (17U)
+#define ADC_CHSELR_CHSEL17_Msk         (0x1UL << ADC_CHSELR_CHSEL17_Pos)       /*!< 0x00020000 */
+#define ADC_CHSELR_CHSEL17             ADC_CHSELR_CHSEL17_Msk                  /*!< ADC group regular sequencer channel 17, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL16_Pos         (16U)
+#define ADC_CHSELR_CHSEL16_Msk         (0x1UL << ADC_CHSELR_CHSEL16_Pos)       /*!< 0x00010000 */
+#define ADC_CHSELR_CHSEL16             ADC_CHSELR_CHSEL16_Msk                  /*!< ADC group regular sequencer channel 16, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL15_Pos         (15U)
+#define ADC_CHSELR_CHSEL15_Msk         (0x1UL << ADC_CHSELR_CHSEL15_Pos)       /*!< 0x00008000 */
+#define ADC_CHSELR_CHSEL15             ADC_CHSELR_CHSEL15_Msk                  /*!< ADC group regular sequencer channel 15, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL14_Pos         (14U)
+#define ADC_CHSELR_CHSEL14_Msk         (0x1UL << ADC_CHSELR_CHSEL14_Pos)       /*!< 0x00004000 */
+#define ADC_CHSELR_CHSEL14             ADC_CHSELR_CHSEL14_Msk                  /*!< ADC group regular sequencer channel 14, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL13_Pos         (13U)
+#define ADC_CHSELR_CHSEL13_Msk         (0x1UL << ADC_CHSELR_CHSEL13_Pos)       /*!< 0x00002000 */
+#define ADC_CHSELR_CHSEL13             ADC_CHSELR_CHSEL13_Msk                  /*!< ADC group regular sequencer channel 13, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL12_Pos         (12U)
+#define ADC_CHSELR_CHSEL12_Msk         (0x1UL << ADC_CHSELR_CHSEL12_Pos)       /*!< 0x00001000 */
+#define ADC_CHSELR_CHSEL12             ADC_CHSELR_CHSEL12_Msk                  /*!< ADC group regular sequencer channel 12, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL11_Pos         (11U)
+#define ADC_CHSELR_CHSEL11_Msk         (0x1UL << ADC_CHSELR_CHSEL11_Pos)       /*!< 0x00000800 */
+#define ADC_CHSELR_CHSEL11             ADC_CHSELR_CHSEL11_Msk                  /*!< ADC group regular sequencer channel 11, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL10_Pos         (10U)
+#define ADC_CHSELR_CHSEL10_Msk         (0x1UL << ADC_CHSELR_CHSEL10_Pos)       /*!< 0x00000400 */
+#define ADC_CHSELR_CHSEL10             ADC_CHSELR_CHSEL10_Msk                  /*!< ADC group regular sequencer channel 10, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL9_Pos          (9U)
+#define ADC_CHSELR_CHSEL9_Msk          (0x1UL << ADC_CHSELR_CHSEL9_Pos)        /*!< 0x00000200 */
+#define ADC_CHSELR_CHSEL9              ADC_CHSELR_CHSEL9_Msk                   /*!< ADC group regular sequencer channel 9, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL8_Pos          (8U)
+#define ADC_CHSELR_CHSEL8_Msk          (0x1UL << ADC_CHSELR_CHSEL8_Pos)        /*!< 0x00000100 */
+#define ADC_CHSELR_CHSEL8              ADC_CHSELR_CHSEL8_Msk                   /*!< ADC group regular sequencer channel 8, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL7_Pos          (7U)
+#define ADC_CHSELR_CHSEL7_Msk          (0x1UL << ADC_CHSELR_CHSEL7_Pos)        /*!< 0x00000080 */
+#define ADC_CHSELR_CHSEL7              ADC_CHSELR_CHSEL7_Msk                   /*!< ADC group regular sequencer channel 7, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL6_Pos          (6U)
+#define ADC_CHSELR_CHSEL6_Msk          (0x1UL << ADC_CHSELR_CHSEL6_Pos)        /*!< 0x00000040 */
+#define ADC_CHSELR_CHSEL6              ADC_CHSELR_CHSEL6_Msk                   /*!< ADC group regular sequencer channel 6, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL5_Pos          (5U)
+#define ADC_CHSELR_CHSEL5_Msk          (0x1UL << ADC_CHSELR_CHSEL5_Pos)        /*!< 0x00000020 */
+#define ADC_CHSELR_CHSEL5              ADC_CHSELR_CHSEL5_Msk                   /*!< ADC group regular sequencer channel 5, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL4_Pos          (4U)
+#define ADC_CHSELR_CHSEL4_Msk          (0x1UL << ADC_CHSELR_CHSEL4_Pos)        /*!< 0x00000010 */
+#define ADC_CHSELR_CHSEL4              ADC_CHSELR_CHSEL4_Msk                   /*!< ADC group regular sequencer channel 4, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL3_Pos          (3U)
+#define ADC_CHSELR_CHSEL3_Msk          (0x1UL << ADC_CHSELR_CHSEL3_Pos)        /*!< 0x00000008 */
+#define ADC_CHSELR_CHSEL3              ADC_CHSELR_CHSEL3_Msk                   /*!< ADC group regular sequencer channel 3, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL2_Pos          (2U)
+#define ADC_CHSELR_CHSEL2_Msk          (0x1UL << ADC_CHSELR_CHSEL2_Pos)        /*!< 0x00000004 */
+#define ADC_CHSELR_CHSEL2              ADC_CHSELR_CHSEL2_Msk                   /*!< ADC group regular sequencer channel 2, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL1_Pos          (1U)
+#define ADC_CHSELR_CHSEL1_Msk          (0x1UL << ADC_CHSELR_CHSEL1_Pos)        /*!< 0x00000002 */
+#define ADC_CHSELR_CHSEL1              ADC_CHSELR_CHSEL1_Msk                   /*!< ADC group regular sequencer channel 1, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL0_Pos          (0U)
+#define ADC_CHSELR_CHSEL0_Msk          (0x1UL << ADC_CHSELR_CHSEL0_Pos)        /*!< 0x00000001 */
+#define ADC_CHSELR_CHSEL0              ADC_CHSELR_CHSEL0_Msk                   /*!< ADC group regular sequencer channel 0, available when ADC_CFGR1_CHSELRMOD is reset */
+
+#define ADC_CHSELR_SQ_ALL_Pos          (0U)
+#define ADC_CHSELR_SQ_ALL_Msk          (0xFFFFFFFFUL << ADC_CHSELR_SQ_ALL_Pos) /*!< 0xFFFFFFFF */
+#define ADC_CHSELR_SQ_ALL              ADC_CHSELR_SQ_ALL_Msk                   /*!< ADC group regular sequencer all ranks, available when ADC_CFGR1_CHSELRMOD is set */
+
+#define ADC_CHSELR_SQ8_Pos             (28U)
+#define ADC_CHSELR_SQ8_Msk             (0xFUL << ADC_CHSELR_SQ8_Pos)           /*!< 0xF0000000 */
+#define ADC_CHSELR_SQ8                 ADC_CHSELR_SQ8_Msk                      /*!< ADC group regular sequencer rank 8, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ8_0               (0x1UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x10000000 */
+#define ADC_CHSELR_SQ8_1               (0x2UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x20000000 */
+#define ADC_CHSELR_SQ8_2               (0x4UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x40000000 */
+#define ADC_CHSELR_SQ8_3               (0x8UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x80000000 */
+
+#define ADC_CHSELR_SQ7_Pos             (24U)
+#define ADC_CHSELR_SQ7_Msk             (0xFUL << ADC_CHSELR_SQ7_Pos)           /*!< 0x0F000000 */
+#define ADC_CHSELR_SQ7                 ADC_CHSELR_SQ7_Msk                      /*!< ADC group regular sequencer rank 7, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ7_0               (0x1UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x01000000 */
+#define ADC_CHSELR_SQ7_1               (0x2UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x02000000 */
+#define ADC_CHSELR_SQ7_2               (0x4UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x04000000 */
+#define ADC_CHSELR_SQ7_3               (0x8UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x08000000 */
+
+#define ADC_CHSELR_SQ6_Pos             (20U)
+#define ADC_CHSELR_SQ6_Msk             (0xFUL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00F00000 */
+#define ADC_CHSELR_SQ6                 ADC_CHSELR_SQ6_Msk                      /*!< ADC group regular sequencer rank 6, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ6_0               (0x1UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00100000 */
+#define ADC_CHSELR_SQ6_1               (0x2UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00200000 */
+#define ADC_CHSELR_SQ6_2               (0x4UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00400000 */
+#define ADC_CHSELR_SQ6_3               (0x8UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00800000 */
+
+#define ADC_CHSELR_SQ5_Pos             (16U)
+#define ADC_CHSELR_SQ5_Msk             (0xFUL << ADC_CHSELR_SQ5_Pos)           /*!< 0x000F0000 */
+#define ADC_CHSELR_SQ5                 ADC_CHSELR_SQ5_Msk                      /*!< ADC group regular sequencer rank 5, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ5_0               (0x1UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00010000 */
+#define ADC_CHSELR_SQ5_1               (0x2UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00020000 */
+#define ADC_CHSELR_SQ5_2               (0x4UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00040000 */
+#define ADC_CHSELR_SQ5_3               (0x8UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00080000 */
+
+#define ADC_CHSELR_SQ4_Pos             (12U)
+#define ADC_CHSELR_SQ4_Msk             (0xFUL << ADC_CHSELR_SQ4_Pos)           /*!< 0x0000F000 */
+#define ADC_CHSELR_SQ4                 ADC_CHSELR_SQ4_Msk                      /*!< ADC group regular sequencer rank 4, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ4_0               (0x1UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00001000 */
+#define ADC_CHSELR_SQ4_1               (0x2UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00002000 */
+#define ADC_CHSELR_SQ4_2               (0x4UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00004000 */
+#define ADC_CHSELR_SQ4_3               (0x8UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00008000 */
+
+#define ADC_CHSELR_SQ3_Pos             (8U)
+#define ADC_CHSELR_SQ3_Msk             (0xFUL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000F00 */
+#define ADC_CHSELR_SQ3                 ADC_CHSELR_SQ3_Msk                      /*!< ADC group regular sequencer rank 3, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ3_0               (0x1UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000100 */
+#define ADC_CHSELR_SQ3_1               (0x2UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000200 */
+#define ADC_CHSELR_SQ3_2               (0x4UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000400 */
+#define ADC_CHSELR_SQ3_3               (0x8UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000800 */
+
+#define ADC_CHSELR_SQ2_Pos             (4U)
+#define ADC_CHSELR_SQ2_Msk             (0xFUL << ADC_CHSELR_SQ2_Pos)           /*!< 0x000000F0 */
+#define ADC_CHSELR_SQ2                 ADC_CHSELR_SQ2_Msk                      /*!< ADC group regular sequencer rank 2, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ2_0               (0x1UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000010 */
+#define ADC_CHSELR_SQ2_1               (0x2UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000020 */
+#define ADC_CHSELR_SQ2_2               (0x4UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000040 */
+#define ADC_CHSELR_SQ2_3               (0x8UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000080 */
+
+#define ADC_CHSELR_SQ1_Pos             (0U)
+#define ADC_CHSELR_SQ1_Msk             (0xFUL << ADC_CHSELR_SQ1_Pos)           /*!< 0x0000000F */
+#define ADC_CHSELR_SQ1                 ADC_CHSELR_SQ1_Msk                      /*!< ADC group regular sequencer rank 1, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ1_0               (0x1UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000001 */
+#define ADC_CHSELR_SQ1_1               (0x2UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000002 */
+#define ADC_CHSELR_SQ1_2               (0x4UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000004 */
+#define ADC_CHSELR_SQ1_3               (0x8UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000008 */
+
+/********************  Bit definition for ADC_TR3 register  *******************/
+#define ADC_TR3_LT3_Pos                (0U)
+#define ADC_TR3_LT3_Msk                (0xFFFUL << ADC_TR3_LT3_Pos)            /*!< 0x00000FFF */
+#define ADC_TR3_LT3                    ADC_TR3_LT3_Msk                         /*!< ADC analog watchdog 3 threshold low */
+#define ADC_TR3_LT3_0                  (0x001UL << ADC_TR3_LT3_Pos)            /*!< 0x00000001 */
+#define ADC_TR3_LT3_1                  (0x002UL << ADC_TR3_LT3_Pos)            /*!< 0x00000002 */
+#define ADC_TR3_LT3_2                  (0x004UL << ADC_TR3_LT3_Pos)            /*!< 0x00000004 */
+#define ADC_TR3_LT3_3                  (0x008UL << ADC_TR3_LT3_Pos)            /*!< 0x00000008 */
+#define ADC_TR3_LT3_4                  (0x010UL << ADC_TR3_LT3_Pos)            /*!< 0x00000010 */
+#define ADC_TR3_LT3_5                  (0x020UL << ADC_TR3_LT3_Pos)            /*!< 0x00000020 */
+#define ADC_TR3_LT3_6                  (0x040UL << ADC_TR3_LT3_Pos)            /*!< 0x00000040 */
+#define ADC_TR3_LT3_7                  (0x080UL << ADC_TR3_LT3_Pos)            /*!< 0x00000080 */
+#define ADC_TR3_LT3_8                  (0x100UL << ADC_TR3_LT3_Pos)            /*!< 0x00000100 */
+#define ADC_TR3_LT3_9                  (0x200UL << ADC_TR3_LT3_Pos)            /*!< 0x00000200 */
+#define ADC_TR3_LT3_10                 (0x400UL << ADC_TR3_LT3_Pos)            /*!< 0x00000400 */
+#define ADC_TR3_LT3_11                 (0x800UL << ADC_TR3_LT3_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR3_HT3_Pos                (16U)
+#define ADC_TR3_HT3_Msk                (0xFFFUL << ADC_TR3_HT3_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR3_HT3                    ADC_TR3_HT3_Msk                         /*!< ADC analog watchdog 3 threshold high */
+#define ADC_TR3_HT3_0                  (0x001UL << ADC_TR3_HT3_Pos)            /*!< 0x00010000 */
+#define ADC_TR3_HT3_1                  (0x002UL << ADC_TR3_HT3_Pos)            /*!< 0x00020000 */
+#define ADC_TR3_HT3_2                  (0x004UL << ADC_TR3_HT3_Pos)            /*!< 0x00040000 */
+#define ADC_TR3_HT3_3                  (0x008UL << ADC_TR3_HT3_Pos)            /*!< 0x00080000 */
+#define ADC_TR3_HT3_4                  (0x010UL << ADC_TR3_HT3_Pos)            /*!< 0x00100000 */
+#define ADC_TR3_HT3_5                  (0x020UL << ADC_TR3_HT3_Pos)            /*!< 0x00200000 */
+#define ADC_TR3_HT3_6                  (0x040UL << ADC_TR3_HT3_Pos)            /*!< 0x00400000 */
+#define ADC_TR3_HT3_7                  (0x080UL << ADC_TR3_HT3_Pos)            /*!< 0x00800000 */
+#define ADC_TR3_HT3_8                  (0x100UL << ADC_TR3_HT3_Pos)            /*!< 0x01000000 */
+#define ADC_TR3_HT3_9                  (0x200UL << ADC_TR3_HT3_Pos)            /*!< 0x02000000 */
+#define ADC_TR3_HT3_10                 (0x400UL << ADC_TR3_HT3_Pos)            /*!< 0x04000000 */
+#define ADC_TR3_HT3_11                 (0x800UL << ADC_TR3_HT3_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_DR register  ********************/
+#define ADC_DR_DATA_Pos                (0U)
+#define ADC_DR_DATA_Msk                (0xFFFFUL << ADC_DR_DATA_Pos)           /*!< 0x0000FFFF */
+#define ADC_DR_DATA                    ADC_DR_DATA_Msk                         /*!< ADC group regular conversion data */
+#define ADC_DR_DATA_0                  (0x0001UL << ADC_DR_DATA_Pos)           /*!< 0x00000001 */
+#define ADC_DR_DATA_1                  (0x0002UL << ADC_DR_DATA_Pos)           /*!< 0x00000002 */
+#define ADC_DR_DATA_2                  (0x0004UL << ADC_DR_DATA_Pos)           /*!< 0x00000004 */
+#define ADC_DR_DATA_3                  (0x0008UL << ADC_DR_DATA_Pos)           /*!< 0x00000008 */
+#define ADC_DR_DATA_4                  (0x0010UL << ADC_DR_DATA_Pos)           /*!< 0x00000010 */
+#define ADC_DR_DATA_5                  (0x0020UL << ADC_DR_DATA_Pos)           /*!< 0x00000020 */
+#define ADC_DR_DATA_6                  (0x0040UL << ADC_DR_DATA_Pos)           /*!< 0x00000040 */
+#define ADC_DR_DATA_7                  (0x0080UL << ADC_DR_DATA_Pos)           /*!< 0x00000080 */
+#define ADC_DR_DATA_8                  (0x0100UL << ADC_DR_DATA_Pos)           /*!< 0x00000100 */
+#define ADC_DR_DATA_9                  (0x0200UL << ADC_DR_DATA_Pos)           /*!< 0x00000200 */
+#define ADC_DR_DATA_10                 (0x0400UL << ADC_DR_DATA_Pos)           /*!< 0x00000400 */
+#define ADC_DR_DATA_11                 (0x0800UL << ADC_DR_DATA_Pos)           /*!< 0x00000800 */
+#define ADC_DR_DATA_12                 (0x1000UL << ADC_DR_DATA_Pos)           /*!< 0x00001000 */
+#define ADC_DR_DATA_13                 (0x2000UL << ADC_DR_DATA_Pos)           /*!< 0x00002000 */
+#define ADC_DR_DATA_14                 (0x4000UL << ADC_DR_DATA_Pos)           /*!< 0x00004000 */
+#define ADC_DR_DATA_15                 (0x8000UL << ADC_DR_DATA_Pos)           /*!< 0x00008000 */
+
+/********************  Bit definition for ADC_AWD2CR register  ****************/
+#define ADC_AWD2CR_AWD2CH_Pos          (0U)
+#define ADC_AWD2CR_AWD2CH_Msk          (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD2CR_AWD2CH              ADC_AWD2CR_AWD2CH_Msk                   /*!< ADC analog watchdog 2 monitored channel selection */
+#define ADC_AWD2CR_AWD2CH_0            (0x00001UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD2CR_AWD2CH_1            (0x00002UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD2CR_AWD2CH_2            (0x00004UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD2CR_AWD2CH_3            (0x00008UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD2CR_AWD2CH_4            (0x00010UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD2CR_AWD2CH_5            (0x00020UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD2CR_AWD2CH_6            (0x00040UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD2CR_AWD2CH_7            (0x00080UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD2CR_AWD2CH_8            (0x00100UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD2CR_AWD2CH_9            (0x00200UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD2CR_AWD2CH_10           (0x00400UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD2CR_AWD2CH_11           (0x00800UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD2CR_AWD2CH_12           (0x01000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD2CR_AWD2CH_13           (0x02000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD2CR_AWD2CH_14           (0x04000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD2CR_AWD2CH_15           (0x08000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD2CR_AWD2CH_16           (0x10000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD2CR_AWD2CH_17           (0x20000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD2CR_AWD2CH_18           (0x40000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_AWD3CR register  ****************/
+#define ADC_AWD3CR_AWD3CH_Pos          (0U)
+#define ADC_AWD3CR_AWD3CH_Msk          (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD3CR_AWD3CH              ADC_AWD3CR_AWD3CH_Msk                   /*!< ADC analog watchdog 3 monitored channel selection */
+#define ADC_AWD3CR_AWD3CH_0            (0x00001UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD3CR_AWD3CH_1            (0x00002UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD3CR_AWD3CH_2            (0x00004UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD3CR_AWD3CH_3            (0x00008UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD3CR_AWD3CH_4            (0x00010UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD3CR_AWD3CH_5            (0x00020UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD3CR_AWD3CH_6            (0x00040UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD3CR_AWD3CH_7            (0x00080UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD3CR_AWD3CH_8            (0x00100UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD3CR_AWD3CH_9            (0x00200UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD3CR_AWD3CH_10           (0x00400UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD3CR_AWD3CH_11           (0x00800UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD3CR_AWD3CH_12           (0x01000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD3CR_AWD3CH_13           (0x02000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD3CR_AWD3CH_14           (0x04000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD3CR_AWD3CH_15           (0x08000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD3CR_AWD3CH_16           (0x10000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD3CR_AWD3CH_17           (0x20000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD3CR_AWD3CH_18           (0x40000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_CALFACT register  ***************/
+#define ADC_CALFACT_CALFACT_Pos        (0U)
+#define ADC_CALFACT_CALFACT_Msk        (0x7FUL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x0000007F */
+#define ADC_CALFACT_CALFACT            ADC_CALFACT_CALFACT_Msk                 /*!< ADC calibration factor in single-ended mode */
+#define ADC_CALFACT_CALFACT_0          (0x01UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000001 */
+#define ADC_CALFACT_CALFACT_1          (0x02UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000002 */
+#define ADC_CALFACT_CALFACT_2          (0x04UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000004 */
+#define ADC_CALFACT_CALFACT_3          (0x08UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000008 */
+#define ADC_CALFACT_CALFACT_4          (0x10UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000010 */
+#define ADC_CALFACT_CALFACT_5          (0x20UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000020 */
+#define ADC_CALFACT_CALFACT_6          (0x40UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000040 */
+
+/*************************  ADC Common registers  *****************************/
+/********************  Bit definition for ADC_CCR register  *******************/
+#define ADC_CCR_PRESC_Pos              (18U)
+#define ADC_CCR_PRESC_Msk              (0xFUL << ADC_CCR_PRESC_Pos)            /*!< 0x003C0000 */
+#define ADC_CCR_PRESC                  ADC_CCR_PRESC_Msk                       /*!< ADC common clock prescaler, only for clock source asynchronous */
+#define ADC_CCR_PRESC_0                (0x1UL << ADC_CCR_PRESC_Pos)            /*!< 0x00040000 */
+#define ADC_CCR_PRESC_1                (0x2UL << ADC_CCR_PRESC_Pos)            /*!< 0x00080000 */
+#define ADC_CCR_PRESC_2                (0x4UL << ADC_CCR_PRESC_Pos)            /*!< 0x00100000 */
+#define ADC_CCR_PRESC_3                (0x8UL << ADC_CCR_PRESC_Pos)            /*!< 0x00200000 */
+
+#define ADC_CCR_VREFEN_Pos             (22U)
+#define ADC_CCR_VREFEN_Msk             (0x1UL << ADC_CCR_VREFEN_Pos)           /*!< 0x00400000 */
+#define ADC_CCR_VREFEN                 ADC_CCR_VREFEN_Msk                      /*!< ADC internal path to VrefInt enable */
+#define ADC_CCR_TSEN_Pos               (23U)
+#define ADC_CCR_TSEN_Msk               (0x1UL << ADC_CCR_TSEN_Pos)             /*!< 0x00800000 */
+#define ADC_CCR_TSEN                   ADC_CCR_TSEN_Msk                        /*!< ADC internal path to temperature sensor enable */
+#define ADC_CCR_VBATEN_Pos             (24U)
+#define ADC_CCR_VBATEN_Msk             (0x1UL << ADC_CCR_VBATEN_Pos)           /*!< 0x01000000 */
+#define ADC_CCR_VBATEN                 ADC_CCR_VBATEN_Msk                      /*!< ADC internal path to battery voltage enable */
+
+/* Legacy */
+#define ADC_CCR_LFMEN_Pos              (25U)
+#define ADC_CCR_LFMEN_Msk              (0x1UL << ADC_CCR_LFMEN_Pos)            /*!< 0x02000000 */
+#define ADC_CCR_LFMEN                  ADC_CCR_LFMEN_Msk                       /*!< Legacy feature, useless on STM32G0 (ADC common clock low frequency mode is automatically managed by ADC peripheral on STM32G0) */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 HDMI-CEC (CEC)                             */
+/*                                                                            */
+/******************************************************************************/
+
+/*******************  Bit definition for CEC_CR register  *********************/
+#define CEC_CR_CECEN_Pos         (0U)
+#define CEC_CR_CECEN_Msk         (0x1UL << CEC_CR_CECEN_Pos)                    /*!< 0x00000001 */
+#define CEC_CR_CECEN             CEC_CR_CECEN_Msk                               /*!< CEC Enable                         */
+#define CEC_CR_TXSOM_Pos         (1U)
+#define CEC_CR_TXSOM_Msk         (0x1UL << CEC_CR_TXSOM_Pos)                    /*!< 0x00000002 */
+#define CEC_CR_TXSOM             CEC_CR_TXSOM_Msk                               /*!< CEC Tx Start Of Message            */
+#define CEC_CR_TXEOM_Pos         (2U)
+#define CEC_CR_TXEOM_Msk         (0x1UL << CEC_CR_TXEOM_Pos)                    /*!< 0x00000004 */
+#define CEC_CR_TXEOM             CEC_CR_TXEOM_Msk                               /*!< CEC Tx End Of Message              */
+
+/*******************  Bit definition for CEC_CFGR register  *******************/
+#define CEC_CFGR_SFT_Pos         (0U)
+#define CEC_CFGR_SFT_Msk         (0x7UL << CEC_CFGR_SFT_Pos)                    /*!< 0x00000007 */
+#define CEC_CFGR_SFT             CEC_CFGR_SFT_Msk                               /*!< CEC Signal Free Time               */
+#define CEC_CFGR_RXTOL_Pos       (3U)
+#define CEC_CFGR_RXTOL_Msk       (0x1UL << CEC_CFGR_RXTOL_Pos)                  /*!< 0x00000008 */
+#define CEC_CFGR_RXTOL           CEC_CFGR_RXTOL_Msk                             /*!< CEC Tolerance                      */
+#define CEC_CFGR_BRESTP_Pos      (4U)
+#define CEC_CFGR_BRESTP_Msk      (0x1UL << CEC_CFGR_BRESTP_Pos)                 /*!< 0x00000010 */
+#define CEC_CFGR_BRESTP          CEC_CFGR_BRESTP_Msk                            /*!< CEC Rx Stop                        */
+#define CEC_CFGR_BREGEN_Pos      (5U)
+#define CEC_CFGR_BREGEN_Msk      (0x1UL << CEC_CFGR_BREGEN_Pos)                 /*!< 0x00000020 */
+#define CEC_CFGR_BREGEN          CEC_CFGR_BREGEN_Msk                            /*!< CEC Bit Rising Error generation    */
+#define CEC_CFGR_LBPEGEN_Pos     (6U)
+#define CEC_CFGR_LBPEGEN_Msk     (0x1UL << CEC_CFGR_LBPEGEN_Pos)                /*!< 0x00000040 */
+#define CEC_CFGR_LBPEGEN         CEC_CFGR_LBPEGEN_Msk                           /*!< CEC Long Bit Period Error gener.   */
+#define CEC_CFGR_BRDNOGEN_Pos    (7U)
+#define CEC_CFGR_BRDNOGEN_Msk    (0x1UL << CEC_CFGR_BRDNOGEN_Pos)               /*!< 0x00000080 */
+#define CEC_CFGR_BRDNOGEN        CEC_CFGR_BRDNOGEN_Msk                          /*!< CEC Broadcast No Error generation  */
+#define CEC_CFGR_SFTOPT_Pos      (8U)
+#define CEC_CFGR_SFTOPT_Msk      (0x1UL << CEC_CFGR_SFTOPT_Pos)                 /*!< 0x00000100 */
+#define CEC_CFGR_SFTOPT          CEC_CFGR_SFTOPT_Msk                            /*!< CEC Signal Free Time optional      */
+#define CEC_CFGR_OAR_Pos         (16U)
+#define CEC_CFGR_OAR_Msk         (0x7FFFUL << CEC_CFGR_OAR_Pos)                 /*!< 0x7FFF0000 */
+#define CEC_CFGR_OAR             CEC_CFGR_OAR_Msk                               /*!< CEC Own Address                    */
+#define CEC_CFGR_LSTN_Pos        (31U)
+#define CEC_CFGR_LSTN_Msk        (0x1UL << CEC_CFGR_LSTN_Pos)                   /*!< 0x80000000 */
+#define CEC_CFGR_LSTN            CEC_CFGR_LSTN_Msk                              /*!< CEC Listen mode                    */
+
+/*******************  Bit definition for CEC_TXDR register  *******************/
+#define CEC_TXDR_TXD_Pos         (0U)
+#define CEC_TXDR_TXD_Msk         (0xFFUL << CEC_TXDR_TXD_Pos)                   /*!< 0x000000FF */
+#define CEC_TXDR_TXD             CEC_TXDR_TXD_Msk                               /*!< CEC Tx Data                        */
+
+/*******************  Bit definition for CEC_RXDR register  *******************/
+#define CEC_RXDR_RXD_Pos         (0U)
+#define CEC_RXDR_RXD_Msk         (0xFFUL << CEC_RXDR_RXD_Pos)                   /*!< 0x000000FF */
+#define CEC_RXDR_RXD             CEC_RXDR_RXD_Msk                               /*!< CEC Rx Data                        */
+
+/*******************  Bit definition for CEC_ISR register  ********************/
+#define CEC_ISR_RXBR_Pos         (0U)
+#define CEC_ISR_RXBR_Msk         (0x1UL << CEC_ISR_RXBR_Pos)                    /*!< 0x00000001 */
+#define CEC_ISR_RXBR             CEC_ISR_RXBR_Msk                               /*!< CEC Rx-Byte Received                   */
+#define CEC_ISR_RXEND_Pos        (1U)
+#define CEC_ISR_RXEND_Msk        (0x1UL << CEC_ISR_RXEND_Pos)                   /*!< 0x00000002 */
+#define CEC_ISR_RXEND            CEC_ISR_RXEND_Msk                              /*!< CEC End Of Reception                   */
+#define CEC_ISR_RXOVR_Pos        (2U)
+#define CEC_ISR_RXOVR_Msk        (0x1UL << CEC_ISR_RXOVR_Pos)                   /*!< 0x00000004 */
+#define CEC_ISR_RXOVR            CEC_ISR_RXOVR_Msk                              /*!< CEC Rx-Overrun                         */
+#define CEC_ISR_BRE_Pos          (3U)
+#define CEC_ISR_BRE_Msk          (0x1UL << CEC_ISR_BRE_Pos)                     /*!< 0x00000008 */
+#define CEC_ISR_BRE              CEC_ISR_BRE_Msk                                /*!< CEC Rx Bit Rising Error                */
+#define CEC_ISR_SBPE_Pos         (4U)
+#define CEC_ISR_SBPE_Msk         (0x1UL << CEC_ISR_SBPE_Pos)                    /*!< 0x00000010 */
+#define CEC_ISR_SBPE             CEC_ISR_SBPE_Msk                               /*!< CEC Rx Short Bit period Error          */
+#define CEC_ISR_LBPE_Pos         (5U)
+#define CEC_ISR_LBPE_Msk         (0x1UL << CEC_ISR_LBPE_Pos)                    /*!< 0x00000020 */
+#define CEC_ISR_LBPE             CEC_ISR_LBPE_Msk                               /*!< CEC Rx Long Bit period Error           */
+#define CEC_ISR_RXACKE_Pos       (6U)
+#define CEC_ISR_RXACKE_Msk       (0x1UL << CEC_ISR_RXACKE_Pos)                  /*!< 0x00000040 */
+#define CEC_ISR_RXACKE           CEC_ISR_RXACKE_Msk                             /*!< CEC Rx Missing Acknowledge             */
+#define CEC_ISR_ARBLST_Pos       (7U)
+#define CEC_ISR_ARBLST_Msk       (0x1UL << CEC_ISR_ARBLST_Pos)                  /*!< 0x00000080 */
+#define CEC_ISR_ARBLST           CEC_ISR_ARBLST_Msk                             /*!< CEC Arbitration Lost                   */
+#define CEC_ISR_TXBR_Pos         (8U)
+#define CEC_ISR_TXBR_Msk         (0x1UL << CEC_ISR_TXBR_Pos)                    /*!< 0x00000100 */
+#define CEC_ISR_TXBR             CEC_ISR_TXBR_Msk                               /*!< CEC Tx Byte Request                    */
+#define CEC_ISR_TXEND_Pos        (9U)
+#define CEC_ISR_TXEND_Msk        (0x1UL << CEC_ISR_TXEND_Pos)                   /*!< 0x00000200 */
+#define CEC_ISR_TXEND            CEC_ISR_TXEND_Msk                              /*!< CEC End of Transmission                */
+#define CEC_ISR_TXUDR_Pos        (10U)
+#define CEC_ISR_TXUDR_Msk        (0x1UL << CEC_ISR_TXUDR_Pos)                   /*!< 0x00000400 */
+#define CEC_ISR_TXUDR            CEC_ISR_TXUDR_Msk                              /*!< CEC Tx-Buffer Underrun                 */
+#define CEC_ISR_TXERR_Pos        (11U)
+#define CEC_ISR_TXERR_Msk        (0x1UL << CEC_ISR_TXERR_Pos)                   /*!< 0x00000800 */
+#define CEC_ISR_TXERR            CEC_ISR_TXERR_Msk                              /*!< CEC Tx-Error                           */
+#define CEC_ISR_TXACKE_Pos       (12U)
+#define CEC_ISR_TXACKE_Msk       (0x1UL << CEC_ISR_TXACKE_Pos)                  /*!< 0x00001000 */
+#define CEC_ISR_TXACKE           CEC_ISR_TXACKE_Msk                             /*!< CEC Tx Missing Acknowledge             */
+
+/*******************  Bit definition for CEC_IER register  ********************/
+#define CEC_IER_RXBRIE_Pos       (0U)
+#define CEC_IER_RXBRIE_Msk       (0x1UL << CEC_IER_RXBRIE_Pos)                  /*!< 0x00000001 */
+#define CEC_IER_RXBRIE           CEC_IER_RXBRIE_Msk                             /*!< CEC Rx-Byte Received IT Enable         */
+#define CEC_IER_RXENDIE_Pos      (1U)
+#define CEC_IER_RXENDIE_Msk      (0x1UL << CEC_IER_RXENDIE_Pos)                 /*!< 0x00000002 */
+#define CEC_IER_RXENDIE          CEC_IER_RXENDIE_Msk                            /*!< CEC End Of Reception IT Enable         */
+#define CEC_IER_RXOVRIE_Pos      (2U)
+#define CEC_IER_RXOVRIE_Msk      (0x1UL << CEC_IER_RXOVRIE_Pos)                 /*!< 0x00000004 */
+#define CEC_IER_RXOVRIE          CEC_IER_RXOVRIE_Msk                            /*!< CEC Rx-Overrun IT Enable               */
+#define CEC_IER_BREIE_Pos        (3U)
+#define CEC_IER_BREIE_Msk        (0x1UL << CEC_IER_BREIE_Pos)                   /*!< 0x00000008 */
+#define CEC_IER_BREIE            CEC_IER_BREIE_Msk                              /*!< CEC Rx Bit Rising Error IT Enable      */
+#define CEC_IER_SBPEIE_Pos       (4U)
+#define CEC_IER_SBPEIE_Msk       (0x1UL << CEC_IER_SBPEIE_Pos)                  /*!< 0x00000010 */
+#define CEC_IER_SBPEIE           CEC_IER_SBPEIE_Msk                             /*!< CEC Rx Short Bit period Error IT Enable*/
+#define CEC_IER_LBPEIE_Pos       (5U)
+#define CEC_IER_LBPEIE_Msk       (0x1UL << CEC_IER_LBPEIE_Pos)                  /*!< 0x00000020 */
+#define CEC_IER_LBPEIE           CEC_IER_LBPEIE_Msk                             /*!< CEC Rx Long Bit period Error IT Enable */
+#define CEC_IER_RXACKEIE_Pos     (6U)
+#define CEC_IER_RXACKEIE_Msk     (0x1UL << CEC_IER_RXACKEIE_Pos)                /*!< 0x00000040 */
+#define CEC_IER_RXACKEIE         CEC_IER_RXACKEIE_Msk                           /*!< CEC Rx Missing Acknowledge IT Enable   */
+#define CEC_IER_ARBLSTIE_Pos     (7U)
+#define CEC_IER_ARBLSTIE_Msk     (0x1UL << CEC_IER_ARBLSTIE_Pos)                /*!< 0x00000080 */
+#define CEC_IER_ARBLSTIE         CEC_IER_ARBLSTIE_Msk                           /*!< CEC Arbitration Lost IT Enable         */
+#define CEC_IER_TXBRIE_Pos       (8U)
+#define CEC_IER_TXBRIE_Msk       (0x1UL << CEC_IER_TXBRIE_Pos)                  /*!< 0x00000100 */
+#define CEC_IER_TXBRIE           CEC_IER_TXBRIE_Msk                             /*!< CEC Tx Byte Request  IT Enable         */
+#define CEC_IER_TXENDIE_Pos      (9U)
+#define CEC_IER_TXENDIE_Msk      (0x1UL << CEC_IER_TXENDIE_Pos)                 /*!< 0x00000200 */
+#define CEC_IER_TXENDIE          CEC_IER_TXENDIE_Msk                            /*!< CEC End of Transmission IT Enable      */
+#define CEC_IER_TXUDRIE_Pos      (10U)
+#define CEC_IER_TXUDRIE_Msk      (0x1UL << CEC_IER_TXUDRIE_Pos)                 /*!< 0x00000400 */
+#define CEC_IER_TXUDRIE          CEC_IER_TXUDRIE_Msk                            /*!< CEC Tx-Buffer Underrun IT Enable       */
+#define CEC_IER_TXERRIE_Pos      (11U)
+#define CEC_IER_TXERRIE_Msk      (0x1UL << CEC_IER_TXERRIE_Pos)                 /*!< 0x00000800 */
+#define CEC_IER_TXERRIE          CEC_IER_TXERRIE_Msk                            /*!< CEC Tx-Error IT Enable                 */
+#define CEC_IER_TXACKEIE_Pos     (12U)
+#define CEC_IER_TXACKEIE_Msk     (0x1UL << CEC_IER_TXACKEIE_Pos)                /*!< 0x00001000 */
+#define CEC_IER_TXACKEIE         CEC_IER_TXACKEIE_Msk                           /*!< CEC Tx Missing Acknowledge IT Enable   */
+
+/******************************************************************************/
+/*                                                                            */
+/*                          CRC calculation unit                              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for CRC_DR register  *********************/
+#define CRC_DR_DR_Pos            (0U)
+#define CRC_DR_DR_Msk            (0xFFFFFFFFUL << CRC_DR_DR_Pos)                /*!< 0xFFFFFFFF */
+#define CRC_DR_DR                CRC_DR_DR_Msk                                  /*!< Data register bits */
+
+/*******************  Bit definition for CRC_IDR register  ********************/
+#define CRC_IDR_IDR_Pos          (0U)
+#define CRC_IDR_IDR_Msk          (0xFFFFFFFFUL << CRC_IDR_IDR_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_IDR_IDR              CRC_IDR_IDR_Msk                                /*!< General-purpose 32-bits data register bits */
+
+/********************  Bit definition for CRC_CR register  ********************/
+#define CRC_CR_RESET_Pos         (0U)
+#define CRC_CR_RESET_Msk         (0x1UL << CRC_CR_RESET_Pos)                    /*!< 0x00000001 */
+#define CRC_CR_RESET             CRC_CR_RESET_Msk                               /*!< RESET the CRC computation unit bit */
+#define CRC_CR_POLYSIZE_Pos      (3U)
+#define CRC_CR_POLYSIZE_Msk      (0x3UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000018 */
+#define CRC_CR_POLYSIZE          CRC_CR_POLYSIZE_Msk                            /*!< Polynomial size bits */
+#define CRC_CR_POLYSIZE_0        (0x1UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000008 */
+#define CRC_CR_POLYSIZE_1        (0x2UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000010 */
+#define CRC_CR_REV_IN_Pos        (5U)
+#define CRC_CR_REV_IN_Msk        (0x3UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000060 */
+#define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                              /*!< REV_IN Reverse Input Data bits */
+#define CRC_CR_REV_IN_0          (0x1UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000020 */
+#define CRC_CR_REV_IN_1          (0x2UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000040 */
+#define CRC_CR_REV_OUT_Pos       (7U)
+#define CRC_CR_REV_OUT_Msk       (0x1UL << CRC_CR_REV_OUT_Pos)                  /*!< 0x00000080 */
+#define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                             /*!< REV_OUT Reverse Output Data bits */
+
+/*******************  Bit definition for CRC_INIT register  *******************/
+#define CRC_INIT_INIT_Pos        (0U)
+#define CRC_INIT_INIT_Msk        (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)            /*!< 0xFFFFFFFF */
+#define CRC_INIT_INIT            CRC_INIT_INIT_Msk                              /*!< Initial CRC value bits */
+
+/*******************  Bit definition for CRC_POL register  ********************/
+#define CRC_POL_POL_Pos          (0U)
+#define CRC_POL_POL_Msk          (0xFFFFFFFFUL << CRC_POL_POL_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_POL_POL              CRC_POL_POL_Msk                                /*!< Coefficients of the polynomial */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Digital to Analog Converter                           */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions
+*/
+#define DAC_ADDITIONAL_TRIGGERS_SUPPORT
+
+/********************  Bit definition for DAC_CR register  ********************/
+#define DAC_CR_EN1_Pos              (0U)
+#define DAC_CR_EN1_Msk              (0x1UL << DAC_CR_EN1_Pos)                  /*!< 0x00000001 */
+#define DAC_CR_EN1                  DAC_CR_EN1_Msk                             /*!<DAC channel1 enable */
+#define DAC_CR_TEN1_Pos             (1U)
+#define DAC_CR_TEN1_Msk             (0x1UL << DAC_CR_TEN1_Pos)                 /*!< 0x00000002 */
+#define DAC_CR_TEN1                 DAC_CR_TEN1_Msk                            /*!<DAC channel1 Trigger enable */
+
+#define DAC_CR_TSEL1_Pos            (2U)
+#define DAC_CR_TSEL1_Msk            (0xFUL << DAC_CR_TSEL1_Pos)                /*!< 0x0000003C */
+#define DAC_CR_TSEL1                DAC_CR_TSEL1_Msk                           /*!<TSEL1[3:0] (DAC channel1 Trigger selection) */
+#define DAC_CR_TSEL1_0              (0x1UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000004 */
+#define DAC_CR_TSEL1_1              (0x2UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000008 */
+#define DAC_CR_TSEL1_2              (0x4UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000010 */
+#define DAC_CR_TSEL1_3              (0x8UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000020 */
+
+#define DAC_CR_WAVE1_Pos            (6U)
+#define DAC_CR_WAVE1_Msk            (0x3UL << DAC_CR_WAVE1_Pos)                /*!< 0x000000C0 */
+#define DAC_CR_WAVE1                DAC_CR_WAVE1_Msk                           /*!<WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */
+#define DAC_CR_WAVE1_0              (0x1UL << DAC_CR_WAVE1_Pos)                /*!< 0x00000040 */
+#define DAC_CR_WAVE1_1              (0x2UL << DAC_CR_WAVE1_Pos)                /*!< 0x00000080 */
+
+#define DAC_CR_MAMP1_Pos            (8U)
+#define DAC_CR_MAMP1_Msk            (0xFUL << DAC_CR_MAMP1_Pos)                /*!< 0x00000F00 */
+#define DAC_CR_MAMP1                DAC_CR_MAMP1_Msk                           /*!<MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
+#define DAC_CR_MAMP1_0              (0x1UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000100 */
+#define DAC_CR_MAMP1_1              (0x2UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000200 */
+#define DAC_CR_MAMP1_2              (0x4UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000400 */
+#define DAC_CR_MAMP1_3              (0x8UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000800 */
+
+#define DAC_CR_DMAEN1_Pos           (12U)
+#define DAC_CR_DMAEN1_Msk           (0x1UL << DAC_CR_DMAEN1_Pos)               /*!< 0x00001000 */
+#define DAC_CR_DMAEN1               DAC_CR_DMAEN1_Msk                          /*!<DAC channel1 DMA enable */
+#define DAC_CR_DMAUDRIE1_Pos        (13U)
+#define DAC_CR_DMAUDRIE1_Msk        (0x1UL << DAC_CR_DMAUDRIE1_Pos)            /*!< 0x00002000 */
+#define DAC_CR_DMAUDRIE1            DAC_CR_DMAUDRIE1_Msk                       /*!<DAC channel 1 DMA underrun interrupt enable  >*/
+#define DAC_CR_CEN1_Pos             (14U)
+#define DAC_CR_CEN1_Msk             (0x1UL << DAC_CR_CEN1_Pos)                 /*!< 0x00004000 */
+#define DAC_CR_CEN1                 DAC_CR_CEN1_Msk                            /*!<DAC channel 1 calibration enable >*/
+
+#define DAC_CR_EN2_Pos              (16U)
+#define DAC_CR_EN2_Msk              (0x1UL << DAC_CR_EN2_Pos)                  /*!< 0x00010000 */
+#define DAC_CR_EN2                  DAC_CR_EN2_Msk                             /*!<DAC channel2 enable */
+#define DAC_CR_TEN2_Pos             (17U)
+#define DAC_CR_TEN2_Msk             (0x1UL << DAC_CR_TEN2_Pos)                 /*!< 0x00020000 */
+#define DAC_CR_TEN2                 DAC_CR_TEN2_Msk                            /*!<DAC channel2 Trigger enable */
+
+#define DAC_CR_TSEL2_Pos            (18U)
+#define DAC_CR_TSEL2_Msk            (0xFUL << DAC_CR_TSEL2_Pos)                /*!< 0x003C0000 */
+#define DAC_CR_TSEL2                DAC_CR_TSEL2_Msk                           /*!<TSEL2[2:0] (DAC channel2 Trigger selection) */
+#define DAC_CR_TSEL2_0              (0x1UL << DAC_CR_TSEL2_Pos)                /*!< 0x00040000 */
+#define DAC_CR_TSEL2_1              (0x2UL << DAC_CR_TSEL2_Pos)                /*!< 0x00080000 */
+#define DAC_CR_TSEL2_2              (0x4UL << DAC_CR_TSEL2_Pos)                /*!< 0x00100000 */
+#define DAC_CR_TSEL2_3              (0x8UL << DAC_CR_TSEL2_Pos)                /*!< 0x00200000 */
+
+#define DAC_CR_WAVE2_Pos            (22U)
+#define DAC_CR_WAVE2_Msk            (0x3UL << DAC_CR_WAVE2_Pos)                /*!< 0x00C00000 */
+#define DAC_CR_WAVE2                DAC_CR_WAVE2_Msk                           /*!<WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
+#define DAC_CR_WAVE2_0              (0x1UL << DAC_CR_WAVE2_Pos)                /*!< 0x00400000 */
+#define DAC_CR_WAVE2_1              (0x2UL << DAC_CR_WAVE2_Pos)                /*!< 0x00800000 */
+
+#define DAC_CR_MAMP2_Pos            (24U)
+#define DAC_CR_MAMP2_Msk            (0xFUL << DAC_CR_MAMP2_Pos)                /*!< 0x0F000000 */
+#define DAC_CR_MAMP2                DAC_CR_MAMP2_Msk                           /*!<MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
+#define DAC_CR_MAMP2_0              (0x1UL << DAC_CR_MAMP2_Pos)                /*!< 0x01000000 */
+#define DAC_CR_MAMP2_1              (0x2UL << DAC_CR_MAMP2_Pos)                /*!< 0x02000000 */
+#define DAC_CR_MAMP2_2              (0x4UL << DAC_CR_MAMP2_Pos)                /*!< 0x04000000 */
+#define DAC_CR_MAMP2_3              (0x8UL << DAC_CR_MAMP2_Pos)                /*!< 0x08000000 */
+
+#define DAC_CR_DMAEN2_Pos           (28U)
+#define DAC_CR_DMAEN2_Msk           (0x1UL << DAC_CR_DMAEN2_Pos)               /*!< 0x10000000 */
+#define DAC_CR_DMAEN2               DAC_CR_DMAEN2_Msk                          /*!<DAC channel2 DMA enabled */
+#define DAC_CR_DMAUDRIE2_Pos        (29U)
+#define DAC_CR_DMAUDRIE2_Msk        (0x1UL << DAC_CR_DMAUDRIE2_Pos)            /*!< 0x20000000 */
+#define DAC_CR_DMAUDRIE2            DAC_CR_DMAUDRIE2_Msk                       /*!<DAC channel2 DMA underrun interrupt enable  >*/
+#define DAC_CR_CEN2_Pos             (30U)
+#define DAC_CR_CEN2_Msk             (0x1UL << DAC_CR_CEN2_Pos)                 /*!< 0x40000000 */
+#define DAC_CR_CEN2                 DAC_CR_CEN2_Msk                            /*!<DAC channel2 calibration enable >*/
+
+/*****************  Bit definition for DAC_SWTRIGR register  ******************/
+#define DAC_SWTRIGR_SWTRIG1_Pos     (0U)
+#define DAC_SWTRIGR_SWTRIG1_Msk     (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)         /*!< 0x00000001 */
+#define DAC_SWTRIGR_SWTRIG1         DAC_SWTRIGR_SWTRIG1_Msk                    /*!<DAC channel1 software trigger */
+#define DAC_SWTRIGR_SWTRIG2_Pos     (1U)
+#define DAC_SWTRIGR_SWTRIG2_Msk     (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)         /*!< 0x00000002 */
+#define DAC_SWTRIGR_SWTRIG2         DAC_SWTRIGR_SWTRIG2_Msk                    /*!<DAC channel2 software trigger */
+
+/*****************  Bit definition for DAC_DHR12R1 register  ******************/
+#define DAC_DHR12R1_DACC1DHR_Pos    (0U)
+#define DAC_DHR12R1_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)      /*!< 0x00000FFF */
+#define DAC_DHR12R1_DACC1DHR        DAC_DHR12R1_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12L1 register  ******************/
+#define DAC_DHR12L1_DACC1DHR_Pos    (4U)
+#define DAC_DHR12L1_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)      /*!< 0x0000FFF0 */
+#define DAC_DHR12L1_DACC1DHR        DAC_DHR12L1_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Left aligned data */
+
+/******************  Bit definition for DAC_DHR8R1 register  ******************/
+#define DAC_DHR8R1_DACC1DHR_Pos     (0U)
+#define DAC_DHR8R1_DACC1DHR_Msk     (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)        /*!< 0x000000FF */
+#define DAC_DHR8R1_DACC1DHR         DAC_DHR8R1_DACC1DHR_Msk                    /*!<DAC channel1 8-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12R2 register  ******************/
+#define DAC_DHR12R2_DACC2DHR_Pos    (0U)
+#define DAC_DHR12R2_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)      /*!< 0x00000FFF */
+#define DAC_DHR12R2_DACC2DHR        DAC_DHR12R2_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12L2 register  ******************/
+#define DAC_DHR12L2_DACC2DHR_Pos    (4U)
+#define DAC_DHR12L2_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)      /*!< 0x0000FFF0 */
+#define DAC_DHR12L2_DACC2DHR        DAC_DHR12L2_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Left aligned data */
+
+/******************  Bit definition for DAC_DHR8R2 register  ******************/
+#define DAC_DHR8R2_DACC2DHR_Pos     (0U)
+#define DAC_DHR8R2_DACC2DHR_Msk     (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)        /*!< 0x000000FF */
+#define DAC_DHR8R2_DACC2DHR         DAC_DHR8R2_DACC2DHR_Msk                    /*!<DAC channel2 8-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12RD register  ******************/
+#define DAC_DHR12RD_DACC1DHR_Pos    (0U)
+#define DAC_DHR12RD_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)      /*!< 0x00000FFF */
+#define DAC_DHR12RD_DACC1DHR        DAC_DHR12RD_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Right aligned data */
+#define DAC_DHR12RD_DACC2DHR_Pos    (16U)
+#define DAC_DHR12RD_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)      /*!< 0x0FFF0000 */
+#define DAC_DHR12RD_DACC2DHR        DAC_DHR12RD_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12LD register  ******************/
+#define DAC_DHR12LD_DACC1DHR_Pos    (4U)
+#define DAC_DHR12LD_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)      /*!< 0x0000FFF0 */
+#define DAC_DHR12LD_DACC1DHR        DAC_DHR12LD_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Left aligned data */
+#define DAC_DHR12LD_DACC2DHR_Pos    (20U)
+#define DAC_DHR12LD_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)      /*!< 0xFFF00000 */
+#define DAC_DHR12LD_DACC2DHR        DAC_DHR12LD_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Left aligned data */
+
+/******************  Bit definition for DAC_DHR8RD register  ******************/
+#define DAC_DHR8RD_DACC1DHR_Pos     (0U)
+#define DAC_DHR8RD_DACC1DHR_Msk     (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)        /*!< 0x000000FF */
+#define DAC_DHR8RD_DACC1DHR         DAC_DHR8RD_DACC1DHR_Msk                    /*!<DAC channel1 8-bit Right aligned data */
+#define DAC_DHR8RD_DACC2DHR_Pos     (8U)
+#define DAC_DHR8RD_DACC2DHR_Msk     (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)        /*!< 0x0000FF00 */
+#define DAC_DHR8RD_DACC2DHR         DAC_DHR8RD_DACC2DHR_Msk                    /*!<DAC channel2 8-bit Right aligned data */
+
+/*******************  Bit definition for DAC_DOR1 register  *******************/
+#define DAC_DOR1_DACC1DOR_Pos       (0U)
+#define DAC_DOR1_DACC1DOR_Msk       (0xFFFUL << DAC_DOR1_DACC1DOR_Pos)         /*!< 0x00000FFF */
+#define DAC_DOR1_DACC1DOR           DAC_DOR1_DACC1DOR_Msk                      /*!<DAC channel1 data output */
+
+/*******************  Bit definition for DAC_DOR2 register  *******************/
+#define DAC_DOR2_DACC2DOR_Pos       (0U)
+#define DAC_DOR2_DACC2DOR_Msk       (0xFFFUL << DAC_DOR2_DACC2DOR_Pos)         /*!< 0x00000FFF */
+#define DAC_DOR2_DACC2DOR           DAC_DOR2_DACC2DOR_Msk                      /*!<DAC channel2 data output */
+
+/********************  Bit definition for DAC_SR register  ********************/
+#define DAC_SR_DMAUDR1_Pos          (13U)
+#define DAC_SR_DMAUDR1_Msk          (0x1UL << DAC_SR_DMAUDR1_Pos)              /*!< 0x00002000 */
+#define DAC_SR_DMAUDR1              DAC_SR_DMAUDR1_Msk                         /*!<DAC channel1 DMA underrun flag */
+#define DAC_SR_CAL_FLAG1_Pos        (14U)
+#define DAC_SR_CAL_FLAG1_Msk        (0x1UL << DAC_SR_CAL_FLAG1_Pos)            /*!< 0x00004000 */
+#define DAC_SR_CAL_FLAG1            DAC_SR_CAL_FLAG1_Msk                       /*!<DAC channel1 calibration offset status */
+#define DAC_SR_BWST1_Pos            (15U)
+#define DAC_SR_BWST1_Msk            (0x1UL << DAC_SR_BWST1_Pos)                /*!< 0x00008000 */
+#define DAC_SR_BWST1                DAC_SR_BWST1_Msk                           /*!<DAC channel1 busy writing sample time flag */
+
+#define DAC_SR_DMAUDR2_Pos          (29U)
+#define DAC_SR_DMAUDR2_Msk          (0x1UL << DAC_SR_DMAUDR2_Pos)              /*!< 0x20000000 */
+#define DAC_SR_DMAUDR2              DAC_SR_DMAUDR2_Msk                         /*!<DAC channel2 DMA underrun flag */
+#define DAC_SR_CAL_FLAG2_Pos        (30U)
+#define DAC_SR_CAL_FLAG2_Msk        (0x1UL << DAC_SR_CAL_FLAG2_Pos)            /*!< 0x40000000 */
+#define DAC_SR_CAL_FLAG2            DAC_SR_CAL_FLAG2_Msk                       /*!<DAC channel2 calibration offset status */
+#define DAC_SR_BWST2_Pos            (31U)
+#define DAC_SR_BWST2_Msk            (0x1UL << DAC_SR_BWST2_Pos)                /*!< 0x80000000 */
+#define DAC_SR_BWST2                DAC_SR_BWST2_Msk                           /*!<DAC channel2 busy writing sample time flag */
+
+/*******************  Bit definition for DAC_CCR register  ********************/
+#define DAC_CCR_OTRIM1_Pos          (0U)
+#define DAC_CCR_OTRIM1_Msk          (0x1FUL << DAC_CCR_OTRIM1_Pos)             /*!< 0x0000001F */
+#define DAC_CCR_OTRIM1              DAC_CCR_OTRIM1_Msk                         /*!<DAC channel1 offset trimming value */
+#define DAC_CCR_OTRIM2_Pos          (16U)
+#define DAC_CCR_OTRIM2_Msk          (0x1FUL << DAC_CCR_OTRIM2_Pos)             /*!< 0x001F0000 */
+#define DAC_CCR_OTRIM2              DAC_CCR_OTRIM2_Msk                         /*!<DAC channel2 offset trimming value */
+
+/*******************  Bit definition for DAC_MCR register  *******************/
+#define DAC_MCR_MODE1_Pos           (0U)
+#define DAC_MCR_MODE1_Msk           (0x7UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000007 */
+#define DAC_MCR_MODE1               DAC_MCR_MODE1_Msk                          /*!<MODE1[2:0] (DAC channel1 mode) */
+#define DAC_MCR_MODE1_0             (0x1UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000001 */
+#define DAC_MCR_MODE1_1             (0x2UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000002 */
+#define DAC_MCR_MODE1_2             (0x4UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000004 */
+
+#define DAC_MCR_MODE2_Pos           (16U)
+#define DAC_MCR_MODE2_Msk           (0x7UL << DAC_MCR_MODE2_Pos)               /*!< 0x00070000 */
+#define DAC_MCR_MODE2               DAC_MCR_MODE2_Msk                          /*!<MODE2[2:0] (DAC channel2 mode) */
+#define DAC_MCR_MODE2_0             (0x1UL << DAC_MCR_MODE2_Pos)               /*!< 0x00010000 */
+#define DAC_MCR_MODE2_1             (0x2UL << DAC_MCR_MODE2_Pos)               /*!< 0x00020000 */
+#define DAC_MCR_MODE2_2             (0x4UL << DAC_MCR_MODE2_Pos)               /*!< 0x00040000 */
+
+/******************  Bit definition for DAC_SHSR1 register  ******************/
+#define DAC_SHSR1_TSAMPLE1_Pos      (0U)
+#define DAC_SHSR1_TSAMPLE1_Msk      (0x3FFUL << DAC_SHSR1_TSAMPLE1_Pos)        /*!< 0x000003FF */
+#define DAC_SHSR1_TSAMPLE1          DAC_SHSR1_TSAMPLE1_Msk                     /*!<DAC channel1 sample time */
+
+/******************  Bit definition for DAC_SHSR2 register  ******************/
+#define DAC_SHSR2_TSAMPLE2_Pos      (0U)
+#define DAC_SHSR2_TSAMPLE2_Msk      (0x3FFUL << DAC_SHSR2_TSAMPLE2_Pos)        /*!< 0x000003FF */
+#define DAC_SHSR2_TSAMPLE2          DAC_SHSR2_TSAMPLE2_Msk                     /*!<DAC channel2 sample time */
+
+/******************  Bit definition for DAC_SHHR register  ******************/
+#define DAC_SHHR_THOLD1_Pos         (0U)
+#define DAC_SHHR_THOLD1_Msk         (0x3FFUL << DAC_SHHR_THOLD1_Pos)           /*!< 0x000003FF */
+#define DAC_SHHR_THOLD1             DAC_SHHR_THOLD1_Msk                        /*!<DAC channel1 hold time */
+#define DAC_SHHR_THOLD2_Pos         (16U)
+#define DAC_SHHR_THOLD2_Msk         (0x3FFUL << DAC_SHHR_THOLD2_Pos)           /*!< 0x03FF0000 */
+#define DAC_SHHR_THOLD2             DAC_SHHR_THOLD2_Msk                        /*!<DAC channel2 hold time */
+
+/******************  Bit definition for DAC_SHRR register  ******************/
+#define DAC_SHRR_TREFRESH1_Pos      (0U)
+#define DAC_SHRR_TREFRESH1_Msk      (0xFFUL << DAC_SHRR_TREFRESH1_Pos)         /*!< 0x000000FF */
+#define DAC_SHRR_TREFRESH1          DAC_SHRR_TREFRESH1_Msk                     /*!<DAC channel1 refresh time */
+#define DAC_SHRR_TREFRESH2_Pos      (16U)
+#define DAC_SHRR_TREFRESH2_Msk      (0xFFUL << DAC_SHRR_TREFRESH2_Pos)         /*!< 0x00FF0000 */
+#define DAC_SHRR_TREFRESH2          DAC_SHRR_TREFRESH2_Msk                     /*!<DAC channel2 refresh time */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 Debug MCU                                  */
+/*                                                                            */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                          CRS Clock Recovery System                         */
+/******************************************************************************/
+
+/*******************  Bit definition for CRS_CR register  *********************/
+#define CRS_CR_SYNCOKIE_Pos       (0U)
+#define CRS_CR_SYNCOKIE_Msk       (0x1UL << CRS_CR_SYNCOKIE_Pos)               /*!< 0x00000001 */
+#define CRS_CR_SYNCOKIE           CRS_CR_SYNCOKIE_Msk                          /*!< SYNC event OK interrupt enable */
+#define CRS_CR_SYNCWARNIE_Pos     (1U)
+#define CRS_CR_SYNCWARNIE_Msk     (0x1UL << CRS_CR_SYNCWARNIE_Pos)             /*!< 0x00000002 */
+#define CRS_CR_SYNCWARNIE         CRS_CR_SYNCWARNIE_Msk                        /*!< SYNC warning interrupt enable */
+#define CRS_CR_ERRIE_Pos          (2U)
+#define CRS_CR_ERRIE_Msk          (0x1UL << CRS_CR_ERRIE_Pos)                  /*!< 0x00000004 */
+#define CRS_CR_ERRIE              CRS_CR_ERRIE_Msk                             /*!< SYNC error or trimming error interrupt enable */
+#define CRS_CR_ESYNCIE_Pos        (3U)
+#define CRS_CR_ESYNCIE_Msk        (0x1UL << CRS_CR_ESYNCIE_Pos)                /*!< 0x00000008 */
+#define CRS_CR_ESYNCIE            CRS_CR_ESYNCIE_Msk                           /*!< Expected SYNC interrupt enable */
+#define CRS_CR_CEN_Pos            (5U)
+#define CRS_CR_CEN_Msk            (0x1UL << CRS_CR_CEN_Pos)                    /*!< 0x00000020 */
+#define CRS_CR_CEN                CRS_CR_CEN_Msk                               /*!< Frequency error counter enable */
+#define CRS_CR_AUTOTRIMEN_Pos     (6U)
+#define CRS_CR_AUTOTRIMEN_Msk     (0x1UL << CRS_CR_AUTOTRIMEN_Pos)             /*!< 0x00000040 */
+#define CRS_CR_AUTOTRIMEN         CRS_CR_AUTOTRIMEN_Msk                        /*!< Automatic trimming enable */
+#define CRS_CR_SWSYNC_Pos         (7U)
+#define CRS_CR_SWSYNC_Msk         (0x1UL << CRS_CR_SWSYNC_Pos)                 /*!< 0x00000080 */
+#define CRS_CR_SWSYNC             CRS_CR_SWSYNC_Msk                            /*!< Generate software SYNC event */
+#define CRS_CR_TRIM_Pos           (8U)
+#define CRS_CR_TRIM_Msk           (0x7FUL << CRS_CR_TRIM_Pos)                  /*!< 0x00007F00 */
+#define CRS_CR_TRIM               CRS_CR_TRIM_Msk                              /*!< HSI48 oscillator smooth trimming */
+
+/*******************  Bit definition for CRS_CFGR register  *********************/
+#define CRS_CFGR_RELOAD_Pos       (0U)
+#define CRS_CFGR_RELOAD_Msk       (0xFFFFUL << CRS_CFGR_RELOAD_Pos)            /*!< 0x0000FFFF */
+#define CRS_CFGR_RELOAD           CRS_CFGR_RELOAD_Msk                          /*!< Counter reload value */
+#define CRS_CFGR_FELIM_Pos        (16U)
+#define CRS_CFGR_FELIM_Msk        (0xFFUL << CRS_CFGR_FELIM_Pos)               /*!< 0x00FF0000 */
+#define CRS_CFGR_FELIM            CRS_CFGR_FELIM_Msk                           /*!< Frequency error limit */
+
+#define CRS_CFGR_SYNCDIV_Pos      (24U)
+#define CRS_CFGR_SYNCDIV_Msk      (0x7UL << CRS_CFGR_SYNCDIV_Pos)              /*!< 0x07000000 */
+#define CRS_CFGR_SYNCDIV          CRS_CFGR_SYNCDIV_Msk                         /*!< SYNC divider */
+#define CRS_CFGR_SYNCDIV_0        (0x1UL << CRS_CFGR_SYNCDIV_Pos)              /*!< 0x01000000 */
+#define CRS_CFGR_SYNCDIV_1        (0x2UL << CRS_CFGR_SYNCDIV_Pos)              /*!< 0x02000000 */
+#define CRS_CFGR_SYNCDIV_2        (0x4UL << CRS_CFGR_SYNCDIV_Pos)              /*!< 0x04000000 */
+
+#define CRS_CFGR_SYNCSRC_Pos      (28U)
+#define CRS_CFGR_SYNCSRC_Msk      (0x3UL << CRS_CFGR_SYNCSRC_Pos)              /*!< 0x30000000 */
+#define CRS_CFGR_SYNCSRC          CRS_CFGR_SYNCSRC_Msk                         /*!< SYNC signal source selection */
+#define CRS_CFGR_SYNCSRC_0        (0x1UL << CRS_CFGR_SYNCSRC_Pos)              /*!< 0x10000000 */
+#define CRS_CFGR_SYNCSRC_1        (0x2UL << CRS_CFGR_SYNCSRC_Pos)              /*!< 0x20000000 */
+
+#define CRS_CFGR_SYNCPOL_Pos      (31U)
+#define CRS_CFGR_SYNCPOL_Msk      (0x1UL << CRS_CFGR_SYNCPOL_Pos)              /*!< 0x80000000 */
+#define CRS_CFGR_SYNCPOL          CRS_CFGR_SYNCPOL_Msk                         /*!< SYNC polarity selection */
+
+/*******************  Bit definition for CRS_ISR register  *********************/
+#define CRS_ISR_SYNCOKF_Pos       (0U)
+#define CRS_ISR_SYNCOKF_Msk       (0x1UL << CRS_ISR_SYNCOKF_Pos)               /*!< 0x00000001 */
+#define CRS_ISR_SYNCOKF           CRS_ISR_SYNCOKF_Msk                          /*!< SYNC event OK flag */
+#define CRS_ISR_SYNCWARNF_Pos     (1U)
+#define CRS_ISR_SYNCWARNF_Msk     (0x1UL << CRS_ISR_SYNCWARNF_Pos)             /*!< 0x00000002 */
+#define CRS_ISR_SYNCWARNF         CRS_ISR_SYNCWARNF_Msk                        /*!< SYNC warning flag */
+#define CRS_ISR_ERRF_Pos          (2U)
+#define CRS_ISR_ERRF_Msk          (0x1UL << CRS_ISR_ERRF_Pos)                  /*!< 0x00000004 */
+#define CRS_ISR_ERRF              CRS_ISR_ERRF_Msk                             /*!< Error flag */
+#define CRS_ISR_ESYNCF_Pos        (3U)
+#define CRS_ISR_ESYNCF_Msk        (0x1UL << CRS_ISR_ESYNCF_Pos)                /*!< 0x00000008 */
+#define CRS_ISR_ESYNCF            CRS_ISR_ESYNCF_Msk                           /*!< Expected SYNC flag */
+#define CRS_ISR_SYNCERR_Pos       (8U)
+#define CRS_ISR_SYNCERR_Msk       (0x1UL << CRS_ISR_SYNCERR_Pos)               /*!< 0x00000100 */
+#define CRS_ISR_SYNCERR           CRS_ISR_SYNCERR_Msk                          /*!< SYNC error */
+#define CRS_ISR_SYNCMISS_Pos      (9U)
+#define CRS_ISR_SYNCMISS_Msk      (0x1UL << CRS_ISR_SYNCMISS_Pos)              /*!< 0x00000200 */
+#define CRS_ISR_SYNCMISS          CRS_ISR_SYNCMISS_Msk                         /*!< SYNC missed */
+#define CRS_ISR_TRIMOVF_Pos       (10U)
+#define CRS_ISR_TRIMOVF_Msk       (0x1UL << CRS_ISR_TRIMOVF_Pos)               /*!< 0x00000400 */
+#define CRS_ISR_TRIMOVF           CRS_ISR_TRIMOVF_Msk                          /*!< Trimming overflow or underflow */
+#define CRS_ISR_FEDIR_Pos         (15U)
+#define CRS_ISR_FEDIR_Msk         (0x1UL << CRS_ISR_FEDIR_Pos)                 /*!< 0x00008000 */
+#define CRS_ISR_FEDIR             CRS_ISR_FEDIR_Msk                            /*!< Frequency error direction */
+#define CRS_ISR_FECAP_Pos         (16U)
+#define CRS_ISR_FECAP_Msk         (0xFFFFUL << CRS_ISR_FECAP_Pos)              /*!< 0xFFFF0000 */
+#define CRS_ISR_FECAP             CRS_ISR_FECAP_Msk                            /*!< Frequency error capture */
+
+/*******************  Bit definition for CRS_ICR register  *********************/
+#define CRS_ICR_SYNCOKC_Pos       (0U)
+#define CRS_ICR_SYNCOKC_Msk       (0x1UL << CRS_ICR_SYNCOKC_Pos)               /*!< 0x00000001 */
+#define CRS_ICR_SYNCOKC           CRS_ICR_SYNCOKC_Msk                          /*!< SYNC event OK clear flag */
+#define CRS_ICR_SYNCWARNC_Pos     (1U)
+#define CRS_ICR_SYNCWARNC_Msk     (0x1UL << CRS_ICR_SYNCWARNC_Pos)             /*!< 0x00000002 */
+#define CRS_ICR_SYNCWARNC         CRS_ICR_SYNCWARNC_Msk                        /*!< SYNC warning clear flag */
+#define CRS_ICR_ERRC_Pos          (2U)
+#define CRS_ICR_ERRC_Msk          (0x1UL << CRS_ICR_ERRC_Pos)                  /*!< 0x00000004 */
+#define CRS_ICR_ERRC              CRS_ICR_ERRC_Msk                             /*!< Error clear flag */
+#define CRS_ICR_ESYNCC_Pos        (3U)
+#define CRS_ICR_ESYNCC_Msk        (0x1UL << CRS_ICR_ESYNCC_Pos)                /*!< 0x00000008 */
+#define CRS_ICR_ESYNCC            CRS_ICR_ESYNCC_Msk                           /*!< Expected SYNC clear flag */
+/******************************************************************************/
+/*                                                                            */
+/*                           DMA Controller (DMA)                             */
+/*                                                                            */
+/******************************************************************************/
+
+/*******************  Bit definition for DMA_ISR register  ********************/
+#define DMA_ISR_GIF1_Pos       (0U)
+#define DMA_ISR_GIF1_Msk       (0x1UL << DMA_ISR_GIF1_Pos)                     /*!< 0x00000001 */
+#define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                /*!< Channel 1 Global interrupt flag */
+#define DMA_ISR_TCIF1_Pos      (1U)
+#define DMA_ISR_TCIF1_Msk      (0x1UL << DMA_ISR_TCIF1_Pos)                    /*!< 0x00000002 */
+#define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               /*!< Channel 1 Transfer Complete flag */
+#define DMA_ISR_HTIF1_Pos      (2U)
+#define DMA_ISR_HTIF1_Msk      (0x1UL << DMA_ISR_HTIF1_Pos)                    /*!< 0x00000004 */
+#define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               /*!< Channel 1 Half Transfer flag */
+#define DMA_ISR_TEIF1_Pos      (3U)
+#define DMA_ISR_TEIF1_Msk      (0x1UL << DMA_ISR_TEIF1_Pos)                    /*!< 0x00000008 */
+#define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               /*!< Channel 1 Transfer Error flag */
+#define DMA_ISR_GIF2_Pos       (4U)
+#define DMA_ISR_GIF2_Msk       (0x1UL << DMA_ISR_GIF2_Pos)                     /*!< 0x00000010 */
+#define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                /*!< Channel 2 Global interrupt flag */
+#define DMA_ISR_TCIF2_Pos      (5U)
+#define DMA_ISR_TCIF2_Msk      (0x1UL << DMA_ISR_TCIF2_Pos)                    /*!< 0x00000020 */
+#define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               /*!< Channel 2 Transfer Complete flag */
+#define DMA_ISR_HTIF2_Pos      (6U)
+#define DMA_ISR_HTIF2_Msk      (0x1UL << DMA_ISR_HTIF2_Pos)                    /*!< 0x00000040 */
+#define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               /*!< Channel 2 Half Transfer flag */
+#define DMA_ISR_TEIF2_Pos      (7U)
+#define DMA_ISR_TEIF2_Msk      (0x1UL << DMA_ISR_TEIF2_Pos)                    /*!< 0x00000080 */
+#define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               /*!< Channel 2 Transfer Error flag */
+#define DMA_ISR_GIF3_Pos       (8U)
+#define DMA_ISR_GIF3_Msk       (0x1UL << DMA_ISR_GIF3_Pos)                     /*!< 0x00000100 */
+#define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                /*!< Channel 3 Global interrupt flag */
+#define DMA_ISR_TCIF3_Pos      (9U)
+#define DMA_ISR_TCIF3_Msk      (0x1UL << DMA_ISR_TCIF3_Pos)                    /*!< 0x00000200 */
+#define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               /*!< Channel 3 Transfer Complete flag */
+#define DMA_ISR_HTIF3_Pos      (10U)
+#define DMA_ISR_HTIF3_Msk      (0x1UL << DMA_ISR_HTIF3_Pos)                    /*!< 0x00000400 */
+#define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               /*!< Channel 3 Half Transfer flag */
+#define DMA_ISR_TEIF3_Pos      (11U)
+#define DMA_ISR_TEIF3_Msk      (0x1UL << DMA_ISR_TEIF3_Pos)                    /*!< 0x00000800 */
+#define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               /*!< Channel 3 Transfer Error flag */
+#define DMA_ISR_GIF4_Pos       (12U)
+#define DMA_ISR_GIF4_Msk       (0x1UL << DMA_ISR_GIF4_Pos)                     /*!< 0x00001000 */
+#define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                /*!< Channel 4 Global interrupt flag */
+#define DMA_ISR_TCIF4_Pos      (13U)
+#define DMA_ISR_TCIF4_Msk      (0x1UL << DMA_ISR_TCIF4_Pos)                    /*!< 0x00002000 */
+#define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               /*!< Channel 4 Transfer Complete flag */
+#define DMA_ISR_HTIF4_Pos      (14U)
+#define DMA_ISR_HTIF4_Msk      (0x1UL << DMA_ISR_HTIF4_Pos)                    /*!< 0x00004000 */
+#define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               /*!< Channel 4 Half Transfer flag */
+#define DMA_ISR_TEIF4_Pos      (15U)
+#define DMA_ISR_TEIF4_Msk      (0x1UL << DMA_ISR_TEIF4_Pos)                    /*!< 0x00008000 */
+#define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               /*!< Channel 4 Transfer Error flag */
+#define DMA_ISR_GIF5_Pos       (16U)
+#define DMA_ISR_GIF5_Msk       (0x1UL << DMA_ISR_GIF5_Pos)                     /*!< 0x00010000 */
+#define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                /*!< Channel 5 Global interrupt flag */
+#define DMA_ISR_TCIF5_Pos      (17U)
+#define DMA_ISR_TCIF5_Msk      (0x1UL << DMA_ISR_TCIF5_Pos)                    /*!< 0x00020000 */
+#define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               /*!< Channel 5 Transfer Complete flag */
+#define DMA_ISR_HTIF5_Pos      (18U)
+#define DMA_ISR_HTIF5_Msk      (0x1UL << DMA_ISR_HTIF5_Pos)                    /*!< 0x00040000 */
+#define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               /*!< Channel 5 Half Transfer flag */
+#define DMA_ISR_TEIF5_Pos      (19U)
+#define DMA_ISR_TEIF5_Msk      (0x1UL << DMA_ISR_TEIF5_Pos)                    /*!< 0x00080000 */
+#define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               /*!< Channel 5 Transfer Error flag */
+#define DMA_ISR_GIF6_Pos       (20U)
+#define DMA_ISR_GIF6_Msk       (0x1UL << DMA_ISR_GIF6_Pos)                     /*!< 0x00100000 */
+#define DMA_ISR_GIF6           DMA_ISR_GIF6_Msk                                /*!< Channel 6 Global interrupt flag */
+#define DMA_ISR_TCIF6_Pos      (21U)
+#define DMA_ISR_TCIF6_Msk      (0x1UL << DMA_ISR_TCIF6_Pos)                    /*!< 0x00200000 */
+#define DMA_ISR_TCIF6          DMA_ISR_TCIF6_Msk                               /*!< Channel 6 Transfer Complete flag */
+#define DMA_ISR_HTIF6_Pos      (22U)
+#define DMA_ISR_HTIF6_Msk      (0x1UL << DMA_ISR_HTIF6_Pos)                    /*!< 0x00400000 */
+#define DMA_ISR_HTIF6          DMA_ISR_HTIF6_Msk                               /*!< Channel 6 Half Transfer flag */
+#define DMA_ISR_TEIF6_Pos      (23U)
+#define DMA_ISR_TEIF6_Msk      (0x1UL << DMA_ISR_TEIF6_Pos)                    /*!< 0x00800000 */
+#define DMA_ISR_TEIF6          DMA_ISR_TEIF6_Msk                               /*!< Channel 6 Transfer Error flag */
+#define DMA_ISR_GIF7_Pos       (24U)
+#define DMA_ISR_GIF7_Msk       (0x1UL << DMA_ISR_GIF7_Pos)                     /*!< 0x01000000 */
+#define DMA_ISR_GIF7           DMA_ISR_GIF7_Msk                                /*!< Channel 7 Global interrupt flag */
+#define DMA_ISR_TCIF7_Pos      (25U)
+#define DMA_ISR_TCIF7_Msk      (0x1UL << DMA_ISR_TCIF7_Pos)                    /*!< 0x02000000 */
+#define DMA_ISR_TCIF7          DMA_ISR_TCIF7_Msk                               /*!< Channel 7 Transfer Complete flag */
+#define DMA_ISR_HTIF7_Pos      (26U)
+#define DMA_ISR_HTIF7_Msk      (0x1UL << DMA_ISR_HTIF7_Pos)                    /*!< 0x04000000 */
+#define DMA_ISR_HTIF7          DMA_ISR_HTIF7_Msk                               /*!< Channel 7 Half Transfer flag */
+#define DMA_ISR_TEIF7_Pos      (27U)
+#define DMA_ISR_TEIF7_Msk      (0x1UL << DMA_ISR_TEIF7_Pos)                    /*!< 0x08000000 */
+#define DMA_ISR_TEIF7          DMA_ISR_TEIF7_Msk                               /*!< Channel 7 Transfer Error flag */
+
+/*******************  Bit definition for DMA_IFCR register  *******************/
+#define DMA_IFCR_CGIF1_Pos     (0U)
+#define DMA_IFCR_CGIF1_Msk     (0x1UL << DMA_IFCR_CGIF1_Pos)                   /*!< 0x00000001 */
+#define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              /*!< Channel 1 Global interrupt clearr */
+#define DMA_IFCR_CTCIF1_Pos    (1U)
+#define DMA_IFCR_CTCIF1_Msk    (0x1UL << DMA_IFCR_CTCIF1_Pos)                  /*!< 0x00000002 */
+#define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             /*!< Channel 1 Transfer Complete clear */
+#define DMA_IFCR_CHTIF1_Pos    (2U)
+#define DMA_IFCR_CHTIF1_Msk    (0x1UL << DMA_IFCR_CHTIF1_Pos)                  /*!< 0x00000004 */
+#define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             /*!< Channel 1 Half Transfer clear */
+#define DMA_IFCR_CTEIF1_Pos    (3U)
+#define DMA_IFCR_CTEIF1_Msk    (0x1UL << DMA_IFCR_CTEIF1_Pos)                  /*!< 0x00000008 */
+#define DMA_IFCR_CTEIF1        DMA_IFCR_CTEIF1_Msk                             /*!< Channel 1 Transfer Error clear */
+#define DMA_IFCR_CGIF2_Pos     (4U)
+#define DMA_IFCR_CGIF2_Msk     (0x1UL << DMA_IFCR_CGIF2_Pos)                   /*!< 0x00000010 */
+#define DMA_IFCR_CGIF2         DMA_IFCR_CGIF2_Msk                              /*!< Channel 2 Global interrupt clear */
+#define DMA_IFCR_CTCIF2_Pos    (5U)
+#define DMA_IFCR_CTCIF2_Msk    (0x1UL << DMA_IFCR_CTCIF2_Pos)                  /*!< 0x00000020 */
+#define DMA_IFCR_CTCIF2        DMA_IFCR_CTCIF2_Msk                             /*!< Channel 2 Transfer Complete clear */
+#define DMA_IFCR_CHTIF2_Pos    (6U)
+#define DMA_IFCR_CHTIF2_Msk    (0x1UL << DMA_IFCR_CHTIF2_Pos)                  /*!< 0x00000040 */
+#define DMA_IFCR_CHTIF2        DMA_IFCR_CHTIF2_Msk                             /*!< Channel 2 Half Transfer clear */
+#define DMA_IFCR_CTEIF2_Pos    (7U)
+#define DMA_IFCR_CTEIF2_Msk    (0x1UL << DMA_IFCR_CTEIF2_Pos)                  /*!< 0x00000080 */
+#define DMA_IFCR_CTEIF2        DMA_IFCR_CTEIF2_Msk                             /*!< Channel 2 Transfer Error clear */
+#define DMA_IFCR_CGIF3_Pos     (8U)
+#define DMA_IFCR_CGIF3_Msk     (0x1UL << DMA_IFCR_CGIF3_Pos)                   /*!< 0x00000100 */
+#define DMA_IFCR_CGIF3         DMA_IFCR_CGIF3_Msk                              /*!< Channel 3 Global interrupt clear */
+#define DMA_IFCR_CTCIF3_Pos    (9U)
+#define DMA_IFCR_CTCIF3_Msk    (0x1UL << DMA_IFCR_CTCIF3_Pos)                  /*!< 0x00000200 */
+#define DMA_IFCR_CTCIF3        DMA_IFCR_CTCIF3_Msk                             /*!< Channel 3 Transfer Complete clear */
+#define DMA_IFCR_CHTIF3_Pos    (10U)
+#define DMA_IFCR_CHTIF3_Msk    (0x1UL << DMA_IFCR_CHTIF3_Pos)                  /*!< 0x00000400 */
+#define DMA_IFCR_CHTIF3        DMA_IFCR_CHTIF3_Msk                             /*!< Channel 3 Half Transfer clear */
+#define DMA_IFCR_CTEIF3_Pos    (11U)
+#define DMA_IFCR_CTEIF3_Msk    (0x1UL << DMA_IFCR_CTEIF3_Pos)                  /*!< 0x00000800 */
+#define DMA_IFCR_CTEIF3        DMA_IFCR_CTEIF3_Msk                             /*!< Channel 3 Transfer Error clear */
+#define DMA_IFCR_CGIF4_Pos     (12U)
+#define DMA_IFCR_CGIF4_Msk     (0x1UL << DMA_IFCR_CGIF4_Pos)                   /*!< 0x00001000 */
+#define DMA_IFCR_CGIF4         DMA_IFCR_CGIF4_Msk                              /*!< Channel 4 Global interrupt clear */
+#define DMA_IFCR_CTCIF4_Pos    (13U)
+#define DMA_IFCR_CTCIF4_Msk    (0x1UL << DMA_IFCR_CTCIF4_Pos)                  /*!< 0x00002000 */
+#define DMA_IFCR_CTCIF4        DMA_IFCR_CTCIF4_Msk                             /*!< Channel 4 Transfer Complete clear */
+#define DMA_IFCR_CHTIF4_Pos    (14U)
+#define DMA_IFCR_CHTIF4_Msk    (0x1UL << DMA_IFCR_CHTIF4_Pos)                  /*!< 0x00004000 */
+#define DMA_IFCR_CHTIF4        DMA_IFCR_CHTIF4_Msk                             /*!< Channel 4 Half Transfer clear */
+#define DMA_IFCR_CTEIF4_Pos    (15U)
+#define DMA_IFCR_CTEIF4_Msk    (0x1UL << DMA_IFCR_CTEIF4_Pos)                  /*!< 0x00008000 */
+#define DMA_IFCR_CTEIF4        DMA_IFCR_CTEIF4_Msk                             /*!< Channel 4 Transfer Error clear */
+#define DMA_IFCR_CGIF5_Pos     (16U)
+#define DMA_IFCR_CGIF5_Msk     (0x1UL << DMA_IFCR_CGIF5_Pos)                   /*!< 0x00010000 */
+#define DMA_IFCR_CGIF5         DMA_IFCR_CGIF5_Msk                              /*!< Channel 5 Global interrupt clear */
+#define DMA_IFCR_CTCIF5_Pos    (17U)
+#define DMA_IFCR_CTCIF5_Msk    (0x1UL << DMA_IFCR_CTCIF5_Pos)                  /*!< 0x00020000 */
+#define DMA_IFCR_CTCIF5        DMA_IFCR_CTCIF5_Msk                             /*!< Channel 5 Transfer Complete clear */
+#define DMA_IFCR_CHTIF5_Pos    (18U)
+#define DMA_IFCR_CHTIF5_Msk    (0x1UL << DMA_IFCR_CHTIF5_Pos)                  /*!< 0x00040000 */
+#define DMA_IFCR_CHTIF5        DMA_IFCR_CHTIF5_Msk                             /*!< Channel 5 Half Transfer clear */
+#define DMA_IFCR_CTEIF5_Pos    (19U)
+#define DMA_IFCR_CTEIF5_Msk    (0x1UL << DMA_IFCR_CTEIF5_Pos)                  /*!< 0x00080000 */
+#define DMA_IFCR_CTEIF5        DMA_IFCR_CTEIF5_Msk                             /*!< Channel 5 Transfer Error clear */
+#define DMA_IFCR_CGIF6_Pos     (20U)
+#define DMA_IFCR_CGIF6_Msk     (0x1UL << DMA_IFCR_CGIF6_Pos)                   /*!< 0x00100000 */
+#define DMA_IFCR_CGIF6         DMA_IFCR_CGIF6_Msk                              /*!< Channel 6 Global interrupt clear */
+#define DMA_IFCR_CTCIF6_Pos    (21U)
+#define DMA_IFCR_CTCIF6_Msk    (0x1UL << DMA_IFCR_CTCIF6_Pos)                  /*!< 0x00200000 */
+#define DMA_IFCR_CTCIF6        DMA_IFCR_CTCIF6_Msk                             /*!< Channel 6 Transfer Complete clear */
+#define DMA_IFCR_CHTIF6_Pos    (22U)
+#define DMA_IFCR_CHTIF6_Msk    (0x1UL << DMA_IFCR_CHTIF6_Pos)                  /*!< 0x00400000 */
+#define DMA_IFCR_CHTIF6        DMA_IFCR_CHTIF6_Msk                             /*!< Channel 6 Half Transfer clear */
+#define DMA_IFCR_CTEIF6_Pos    (23U)
+#define DMA_IFCR_CTEIF6_Msk    (0x1UL << DMA_IFCR_CTEIF6_Pos)                  /*!< 0x00800000 */
+#define DMA_IFCR_CTEIF6        DMA_IFCR_CTEIF6_Msk                             /*!< Channel 6 Transfer Error clear */
+#define DMA_IFCR_CGIF7_Pos     (24U)
+#define DMA_IFCR_CGIF7_Msk     (0x1UL << DMA_IFCR_CGIF7_Pos)                   /*!< 0x01000000 */
+#define DMA_IFCR_CGIF7         DMA_IFCR_CGIF7_Msk                              /*!< Channel 7 Global interrupt clear */
+#define DMA_IFCR_CTCIF7_Pos    (25U)
+#define DMA_IFCR_CTCIF7_Msk    (0x1UL << DMA_IFCR_CTCIF7_Pos)                  /*!< 0x02000000 */
+#define DMA_IFCR_CTCIF7        DMA_IFCR_CTCIF7_Msk                             /*!< Channel 7 Transfer Complete clear */
+#define DMA_IFCR_CHTIF7_Pos    (26U)
+#define DMA_IFCR_CHTIF7_Msk    (0x1UL << DMA_IFCR_CHTIF7_Pos)                  /*!< 0x04000000 */
+#define DMA_IFCR_CHTIF7        DMA_IFCR_CHTIF7_Msk                             /*!< Channel 7 Half Transfer clear */
+#define DMA_IFCR_CTEIF7_Pos    (27U)
+#define DMA_IFCR_CTEIF7_Msk    (0x1UL << DMA_IFCR_CTEIF7_Pos)                  /*!< 0x08000000 */
+#define DMA_IFCR_CTEIF7        DMA_IFCR_CTEIF7_Msk                             /*!< Channel 7 Transfer Error clear */
+
+/*******************  Bit definition for DMA_CCR register  ********************/
+#define DMA_CCR_EN_Pos         (0U)
+#define DMA_CCR_EN_Msk         (0x1UL << DMA_CCR_EN_Pos)                       /*!< 0x00000001 */
+#define DMA_CCR_EN             DMA_CCR_EN_Msk                                  /*!< Channel enable                      */
+#define DMA_CCR_TCIE_Pos       (1U)
+#define DMA_CCR_TCIE_Msk       (0x1UL << DMA_CCR_TCIE_Pos)                     /*!< 0x00000002 */
+#define DMA_CCR_TCIE           DMA_CCR_TCIE_Msk                                /*!< Transfer complete interrupt enable  */
+#define DMA_CCR_HTIE_Pos       (2U)
+#define DMA_CCR_HTIE_Msk       (0x1UL << DMA_CCR_HTIE_Pos)                     /*!< 0x00000004 */
+#define DMA_CCR_HTIE           DMA_CCR_HTIE_Msk                                /*!< Half Transfer interrupt enable      */
+#define DMA_CCR_TEIE_Pos       (3U)
+#define DMA_CCR_TEIE_Msk       (0x1UL << DMA_CCR_TEIE_Pos)                     /*!< 0x00000008 */
+#define DMA_CCR_TEIE           DMA_CCR_TEIE_Msk                                /*!< Transfer error interrupt enable     */
+#define DMA_CCR_DIR_Pos        (4U)
+#define DMA_CCR_DIR_Msk        (0x1UL << DMA_CCR_DIR_Pos)                      /*!< 0x00000010 */
+#define DMA_CCR_DIR            DMA_CCR_DIR_Msk                                 /*!< Data transfer direction             */
+#define DMA_CCR_CIRC_Pos       (5U)
+#define DMA_CCR_CIRC_Msk       (0x1UL << DMA_CCR_CIRC_Pos)                     /*!< 0x00000020 */
+#define DMA_CCR_CIRC           DMA_CCR_CIRC_Msk                                /*!< Circular mode                       */
+#define DMA_CCR_PINC_Pos       (6U)
+#define DMA_CCR_PINC_Msk       (0x1UL << DMA_CCR_PINC_Pos)                     /*!< 0x00000040 */
+#define DMA_CCR_PINC           DMA_CCR_PINC_Msk                                /*!< Peripheral increment mode           */
+#define DMA_CCR_MINC_Pos       (7U)
+#define DMA_CCR_MINC_Msk       (0x1UL << DMA_CCR_MINC_Pos)                     /*!< 0x00000080 */
+#define DMA_CCR_MINC           DMA_CCR_MINC_Msk                                /*!< Memory increment mode               */
+
+#define DMA_CCR_PSIZE_Pos      (8U)
+#define DMA_CCR_PSIZE_Msk      (0x3UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000300 */
+#define DMA_CCR_PSIZE          DMA_CCR_PSIZE_Msk                               /*!< PSIZE[1:0] bits (Peripheral size)   */
+#define DMA_CCR_PSIZE_0        (0x1UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000100 */
+#define DMA_CCR_PSIZE_1        (0x2UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000200 */
+
+#define DMA_CCR_MSIZE_Pos      (10U)
+#define DMA_CCR_MSIZE_Msk      (0x3UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000C00 */
+#define DMA_CCR_MSIZE          DMA_CCR_MSIZE_Msk                               /*!< MSIZE[1:0] bits (Memory size)       */
+#define DMA_CCR_MSIZE_0        (0x1UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000400 */
+#define DMA_CCR_MSIZE_1        (0x2UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000800 */
+
+#define DMA_CCR_PL_Pos         (12U)
+#define DMA_CCR_PL_Msk         (0x3UL << DMA_CCR_PL_Pos)                       /*!< 0x00003000 */
+#define DMA_CCR_PL             DMA_CCR_PL_Msk                                  /*!< PL[1:0] bits(Channel Priority level)*/
+#define DMA_CCR_PL_0           (0x1UL << DMA_CCR_PL_Pos)                       /*!< 0x00001000 */
+#define DMA_CCR_PL_1           (0x2UL << DMA_CCR_PL_Pos)                        /*!< 0x00002000 */
+
+#define DMA_CCR_MEM2MEM_Pos    (14U)
+#define DMA_CCR_MEM2MEM_Msk    (0x1UL << DMA_CCR_MEM2MEM_Pos)                  /*!< 0x00004000 */
+#define DMA_CCR_MEM2MEM        DMA_CCR_MEM2MEM_Msk                             /*!< Memory to memory mode               */
+
+/******************  Bit definition for DMA_CNDTR register  *******************/
+#define DMA_CNDTR_NDT_Pos      (0U)
+#define DMA_CNDTR_NDT_Msk      (0xFFFFUL << DMA_CNDTR_NDT_Pos)                 /*!< 0x0000FFFF */
+#define DMA_CNDTR_NDT          DMA_CNDTR_NDT_Msk                               /*!< Number of data to Transfer          */
+
+/******************  Bit definition for DMA_CPAR register  ********************/
+#define DMA_CPAR_PA_Pos        (0U)
+#define DMA_CPAR_PA_Msk        (0xFFFFFFFFUL << DMA_CPAR_PA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CPAR_PA            DMA_CPAR_PA_Msk                                 /*!< Peripheral Address                  */
+
+/******************  Bit definition for DMA_CMAR register  ********************/
+#define DMA_CMAR_MA_Pos        (0U)
+#define DMA_CMAR_MA_Msk        (0xFFFFFFFFUL << DMA_CMAR_MA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CMAR_MA            DMA_CMAR_MA_Msk                                 /*!< Memory Address                      */
+
+/******************************************************************************/
+/*                                                                            */
+/*                             DMAMUX Controller                              */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for DMAMUX_CxCR register  **************/
+#define DMAMUX_CxCR_DMAREQ_ID_Pos              (0U)
+#define DMAMUX_CxCR_DMAREQ_ID_Msk              (0x7FUL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x0000007F */
+#define DMAMUX_CxCR_DMAREQ_ID                  DMAMUX_CxCR_DMAREQ_ID_Msk             /*!< DMA Request ID   */
+#define DMAMUX_CxCR_DMAREQ_ID_0                (0x01UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_CxCR_DMAREQ_ID_1                (0x02UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_CxCR_DMAREQ_ID_2                (0x04UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_CxCR_DMAREQ_ID_3                (0x08UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_CxCR_DMAREQ_ID_4                (0x10UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_CxCR_DMAREQ_ID_5                (0x20UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000020 */
+#define DMAMUX_CxCR_DMAREQ_ID_6                (0x40UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000040 */
+#define DMAMUX_CxCR_SOIE_Pos                   (8U)
+#define DMAMUX_CxCR_SOIE_Msk                   (0x1UL << DMAMUX_CxCR_SOIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_CxCR_SOIE                       DMAMUX_CxCR_SOIE_Msk             /*!< Synchro overrun interrupt enable     */
+#define DMAMUX_CxCR_EGE_Pos                    (9U)
+#define DMAMUX_CxCR_EGE_Msk                    (0x1UL << DMAMUX_CxCR_EGE_Pos)   /*!< 0x00000200 */
+#define DMAMUX_CxCR_EGE                        DMAMUX_CxCR_EGE_Msk              /*!< Event generation interrupt enable    */
+#define DMAMUX_CxCR_SE_Pos                     (16U)
+#define DMAMUX_CxCR_SE_Msk                     (0x1UL << DMAMUX_CxCR_SE_Pos)    /*!< 0x00010000 */
+#define DMAMUX_CxCR_SE                         DMAMUX_CxCR_SE_Msk               /*!< Synchronization enable               */
+#define DMAMUX_CxCR_SPOL_Pos                   (17U)
+#define DMAMUX_CxCR_SPOL_Msk                   (0x3UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00060000 */
+#define DMAMUX_CxCR_SPOL                       DMAMUX_CxCR_SPOL_Msk             /*!< Synchronization polarity             */
+#define DMAMUX_CxCR_SPOL_0                     (0x1UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00020000 */
+#define DMAMUX_CxCR_SPOL_1                     (0x2UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00040000 */
+#define DMAMUX_CxCR_NBREQ_Pos                  (19U)
+#define DMAMUX_CxCR_NBREQ_Msk                  (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_CxCR_NBREQ                      DMAMUX_CxCR_NBREQ_Msk             /*!< Number of request                    */
+#define DMAMUX_CxCR_NBREQ_0                    (0x01UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_CxCR_NBREQ_1                    (0x02UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_CxCR_NBREQ_2                    (0x04UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_CxCR_NBREQ_3                    (0x08UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_CxCR_NBREQ_4                    (0x10UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00800000 */
+#define DMAMUX_CxCR_SYNC_ID_Pos                (24U)
+#define DMAMUX_CxCR_SYNC_ID_Msk                (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x1F000000 */
+#define DMAMUX_CxCR_SYNC_ID                    DMAMUX_CxCR_SYNC_ID_Msk             /*!< Synchronization ID                   */
+#define DMAMUX_CxCR_SYNC_ID_0                  (0x01UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x01000000 */
+#define DMAMUX_CxCR_SYNC_ID_1                  (0x02UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x02000000 */
+#define DMAMUX_CxCR_SYNC_ID_2                  (0x04UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x04000000 */
+#define DMAMUX_CxCR_SYNC_ID_3                  (0x08UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x08000000 */
+#define DMAMUX_CxCR_SYNC_ID_4                  (0x10UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x10000000 */
+
+/*******************  Bits definition for DMAMUX_CSR register  **************/
+#define DMAMUX_CSR_SOF0_Pos                    (0U)
+#define DMAMUX_CSR_SOF0_Msk                    (0x1UL << DMAMUX_CSR_SOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CSR_SOF0                        DMAMUX_CSR_SOF0_Msk             /*!< Synchronization Overrun Flag 0       */
+#define DMAMUX_CSR_SOF1_Pos                    (1U)
+#define DMAMUX_CSR_SOF1_Msk                    (0x1UL << DMAMUX_CSR_SOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CSR_SOF1                        DMAMUX_CSR_SOF1_Msk             /*!< Synchronization Overrun Flag 1       */
+#define DMAMUX_CSR_SOF2_Pos                    (2U)
+#define DMAMUX_CSR_SOF2_Msk                    (0x1UL << DMAMUX_CSR_SOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CSR_SOF2                        DMAMUX_CSR_SOF2_Msk             /*!< Synchronization Overrun Flag 2       */
+#define DMAMUX_CSR_SOF3_Pos                    (3U)
+#define DMAMUX_CSR_SOF3_Msk                    (0x1UL << DMAMUX_CSR_SOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CSR_SOF3                        DMAMUX_CSR_SOF3_Msk             /*!< Synchronization Overrun Flag 3       */
+#define DMAMUX_CSR_SOF4_Pos                    (4U)
+#define DMAMUX_CSR_SOF4_Msk                    (0x1UL << DMAMUX_CSR_SOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CSR_SOF4                        DMAMUX_CSR_SOF4_Msk             /*!< Synchronization Overrun Flag 4       */
+#define DMAMUX_CSR_SOF5_Pos                    (5U)
+#define DMAMUX_CSR_SOF5_Msk                    (0x1UL << DMAMUX_CSR_SOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CSR_SOF5                        DMAMUX_CSR_SOF5_Msk             /*!< Synchronization Overrun Flag 5       */
+#define DMAMUX_CSR_SOF6_Pos                    (6U)
+#define DMAMUX_CSR_SOF6_Msk                    (0x1UL << DMAMUX_CSR_SOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CSR_SOF6                        DMAMUX_CSR_SOF6_Msk             /*!< Synchronization Overrun Flag 6       */
+#define DMAMUX_CSR_SOF7_Pos                    (7U)
+#define DMAMUX_CSR_SOF7_Msk                    (0x1UL << DMAMUX_CSR_SOF7_Pos)  /*!< 0x00000080 */
+#define DMAMUX_CSR_SOF7                        DMAMUX_CSR_SOF7_Msk             /*!< Synchronization Overrun Flag 7       */
+#define DMAMUX_CSR_SOF8_Pos                    (8U)
+#define DMAMUX_CSR_SOF8_Msk                    (0x1UL << DMAMUX_CSR_SOF8_Pos)  /*!< 0x00000100 */
+#define DMAMUX_CSR_SOF8                        DMAMUX_CSR_SOF8_Msk             /*!< Synchronization Overrun Flag 8       */
+#define DMAMUX_CSR_SOF9_Pos                    (9U)
+#define DMAMUX_CSR_SOF9_Msk                    (0x1UL << DMAMUX_CSR_SOF9_Pos)  /*!< 0x00000200 */
+#define DMAMUX_CSR_SOF9                        DMAMUX_CSR_SOF9_Msk             /*!< Synchronization Overrun Flag 9       */
+#define DMAMUX_CSR_SOF10_Pos                   (10U)
+#define DMAMUX_CSR_SOF10_Msk                   (0x1UL << DMAMUX_CSR_SOF10_Pos)  /*!< 0x00000400 */
+#define DMAMUX_CSR_SOF10                       DMAMUX_CSR_SOF10_Msk             /*!< Synchronization Overrun Flag 10      */
+#define DMAMUX_CSR_SOF11_Pos                   (11U)
+#define DMAMUX_CSR_SOF11_Msk                   (0x1UL << DMAMUX_CSR_SOF11_Pos)  /*!< 0x00000800 */
+#define DMAMUX_CSR_SOF11                       DMAMUX_CSR_SOF11_Msk             /*!< Synchronization Overrun Flag 11      */
+
+/********************  Bits definition for DMAMUX_CFR register  **************/
+#define DMAMUX_CFR_CSOF0_Pos                   (0U)
+#define DMAMUX_CFR_CSOF0_Msk                   (0x1UL << DMAMUX_CFR_CSOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CFR_CSOF0                       DMAMUX_CFR_CSOF0_Msk             /*!< Clear Overrun Flag 0                 */
+#define DMAMUX_CFR_CSOF1_Pos                   (1U)
+#define DMAMUX_CFR_CSOF1_Msk                   (0x1UL << DMAMUX_CFR_CSOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CFR_CSOF1                       DMAMUX_CFR_CSOF1_Msk             /*!< Clear Overrun Flag 1                 */
+#define DMAMUX_CFR_CSOF2_Pos                   (2U)
+#define DMAMUX_CFR_CSOF2_Msk                   (0x1UL << DMAMUX_CFR_CSOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CFR_CSOF2                       DMAMUX_CFR_CSOF2_Msk             /*!< Clear Overrun Flag 2                 */
+#define DMAMUX_CFR_CSOF3_Pos                   (3U)
+#define DMAMUX_CFR_CSOF3_Msk                   (0x1UL << DMAMUX_CFR_CSOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CFR_CSOF3                       DMAMUX_CFR_CSOF3_Msk             /*!< Clear Overrun Flag 3                 */
+#define DMAMUX_CFR_CSOF4_Pos                   (4U)
+#define DMAMUX_CFR_CSOF4_Msk                   (0x1UL << DMAMUX_CFR_CSOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CFR_CSOF4                       DMAMUX_CFR_CSOF4_Msk             /*!< Clear Overrun Flag 4                 */
+#define DMAMUX_CFR_CSOF5_Pos                   (5U)
+#define DMAMUX_CFR_CSOF5_Msk                   (0x1UL << DMAMUX_CFR_CSOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CFR_CSOF5                       DMAMUX_CFR_CSOF5_Msk             /*!< Clear Overrun Flag 5                 */
+#define DMAMUX_CFR_CSOF6_Pos                   (6U)
+#define DMAMUX_CFR_CSOF6_Msk                   (0x1UL << DMAMUX_CFR_CSOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CFR_CSOF6                       DMAMUX_CFR_CSOF6_Msk             /*!< Clear Overrun Flag 6                 */
+#define DMAMUX_CFR_CSOF7_Pos                   (7U)
+#define DMAMUX_CFR_CSOF7_Msk                   (0x1UL << DMAMUX_CFR_CSOF7_Pos)  /*!< 0x00000080 */
+#define DMAMUX_CFR_CSOF7                       DMAMUX_CFR_CSOF7_Msk             /*!< Clear Overrun Flag 7                 */
+#define DMAMUX_CFR_CSOF8_Pos                   (8U)
+#define DMAMUX_CFR_CSOF8_Msk                   (0x1UL << DMAMUX_CFR_CSOF8_Pos)  /*!< 0x00000100 */
+#define DMAMUX_CFR_CSOF8                       DMAMUX_CFR_CSOF8_Msk             /*!< Clear Overrun Flag 8                 */
+#define DMAMUX_CFR_CSOF9_Pos                   (9U)
+#define DMAMUX_CFR_CSOF9_Msk                   (0x1UL << DMAMUX_CFR_CSOF9_Pos)  /*!< 0x00000200 */
+#define DMAMUX_CFR_CSOF9                       DMAMUX_CFR_CSOF9_Msk             /*!< Clear Overrun Flag 9                 */
+#define DMAMUX_CFR_CSOF10_Pos                  (10U)
+#define DMAMUX_CFR_CSOF10_Msk                  (0x1UL << DMAMUX_CFR_CSOF10_Pos)  /*!< 0x00000400 */
+#define DMAMUX_CFR_CSOF10                      DMAMUX_CFR_CSOF10_Msk             /*!< Clear Overrun Flag 10               */
+#define DMAMUX_CFR_CSOF11_Pos                  (11U)
+#define DMAMUX_CFR_CSOF11_Msk                  (0x1UL << DMAMUX_CFR_CSOF11_Pos)  /*!< 0x00000800 */
+#define DMAMUX_CFR_CSOF11                      DMAMUX_CFR_CSOF11_Msk             /*!< Clear Overrun Flag 11               */
+
+/********************  Bits definition for DMAMUX_RGxCR register  ************/
+#define DMAMUX_RGxCR_SIG_ID_Pos                (0U)
+#define DMAMUX_RGxCR_SIG_ID_Msk                (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x0000001F */
+#define DMAMUX_RGxCR_SIG_ID                    DMAMUX_RGxCR_SIG_ID_Msk             /*!< Signal ID                         */
+#define DMAMUX_RGxCR_SIG_ID_0                  (0x01UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGxCR_SIG_ID_1                  (0x02UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGxCR_SIG_ID_2                  (0x04UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGxCR_SIG_ID_3                  (0x08UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGxCR_SIG_ID_4                  (0x10UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_RGxCR_OIE_Pos                   (8U)
+#define DMAMUX_RGxCR_OIE_Msk                   (0x1UL << DMAMUX_RGxCR_OIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_RGxCR_OIE                       DMAMUX_RGxCR_OIE_Msk             /*!< Overrun interrupt enable             */
+#define DMAMUX_RGxCR_GE_Pos                    (16U)
+#define DMAMUX_RGxCR_GE_Msk                    (0x1UL << DMAMUX_RGxCR_GE_Pos)   /*!< 0x00010000 */
+#define DMAMUX_RGxCR_GE                        DMAMUX_RGxCR_GE_Msk              /*!< Generation enable                    */
+#define DMAMUX_RGxCR_GPOL_Pos                  (17U)
+#define DMAMUX_RGxCR_GPOL_Msk                  (0x3UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00060000 */
+#define DMAMUX_RGxCR_GPOL                      DMAMUX_RGxCR_GPOL_Msk            /*!< Generation polarity                  */
+#define DMAMUX_RGxCR_GPOL_0                    (0x1UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00020000 */
+#define DMAMUX_RGxCR_GPOL_1                    (0x2UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00040000 */
+#define DMAMUX_RGxCR_GNBREQ_Pos                (19U)
+#define DMAMUX_RGxCR_GNBREQ_Msk                (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_RGxCR_GNBREQ                    DMAMUX_RGxCR_GNBREQ_Msk             /*!< Number of request                 */
+#define DMAMUX_RGxCR_GNBREQ_0                  (0x01UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_RGxCR_GNBREQ_1                  (0x02UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_RGxCR_GNBREQ_2                  (0x04UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_RGxCR_GNBREQ_3                  (0x08UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_RGxCR_GNBREQ_4                  (0x10UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00800000 */
+
+/********************  Bits definition for DMAMUX_RGSR register  **************/
+#define DMAMUX_RGSR_OF0_Pos                    (0U)
+#define DMAMUX_RGSR_OF0_Msk                    (0x1UL << DMAMUX_RGSR_OF0_Pos)   /*!< 0x00000001 */
+#define DMAMUX_RGSR_OF0                        DMAMUX_RGSR_OF0_Msk              /*!< Overrun flag 0                       */
+#define DMAMUX_RGSR_OF1_Pos                    (1U)
+#define DMAMUX_RGSR_OF1_Msk                    (0x1UL << DMAMUX_RGSR_OF1_Pos)   /*!< 0x00000002 */
+#define DMAMUX_RGSR_OF1                        DMAMUX_RGSR_OF1_Msk              /*!< Overrun flag 1                       */
+#define DMAMUX_RGSR_OF2_Pos                    (2U)
+#define DMAMUX_RGSR_OF2_Msk                    (0x1UL << DMAMUX_RGSR_OF2_Pos)   /*!< 0x00000004 */
+#define DMAMUX_RGSR_OF2                        DMAMUX_RGSR_OF2_Msk              /*!< Overrun flag 2                       */
+#define DMAMUX_RGSR_OF3_Pos                    (3U)
+#define DMAMUX_RGSR_OF3_Msk                    (0x1UL << DMAMUX_RGSR_OF3_Pos)   /*!< 0x00000008 */
+#define DMAMUX_RGSR_OF3                        DMAMUX_RGSR_OF3_Msk              /*!< Overrun flag 3                       */
+
+/********************  Bits definition for DMAMUX_RGCFR register  **************/
+#define DMAMUX_RGCFR_COF0_Pos                  (0U)
+#define DMAMUX_RGCFR_COF0_Msk                  (0x1UL << DMAMUX_RGCFR_COF0_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGCFR_COF0                      DMAMUX_RGCFR_COF0_Msk            /*!< Clear Overrun flag 0                 */
+#define DMAMUX_RGCFR_COF1_Pos                  (1U)
+#define DMAMUX_RGCFR_COF1_Msk                  (0x1UL << DMAMUX_RGCFR_COF1_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGCFR_COF1                      DMAMUX_RGCFR_COF1_Msk            /*!< Clear Overrun flag 1                 */
+#define DMAMUX_RGCFR_COF2_Pos                  (2U)
+#define DMAMUX_RGCFR_COF2_Msk                  (0x1UL << DMAMUX_RGCFR_COF2_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGCFR_COF2                      DMAMUX_RGCFR_COF2_Msk            /*!< Clear Overrun flag 2                 */
+#define DMAMUX_RGCFR_COF3_Pos                  (3U)
+#define DMAMUX_RGCFR_COF3_Msk                  (0x1UL << DMAMUX_RGCFR_COF3_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGCFR_COF3                      DMAMUX_RGCFR_COF3_Msk            /*!< Clear Overrun flag 3                 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                    External Interrupt/Event Controller                     */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for EXTI_RTSR1 register  ******************/
+#define EXTI_RTSR1_RT0_Pos           (0U)
+#define EXTI_RTSR1_RT0_Msk           (0x1UL << EXTI_RTSR1_RT0_Pos)             /*!< 0x00000001 */
+#define EXTI_RTSR1_RT0               EXTI_RTSR1_RT0_Msk                        /*!< Rising trigger configuration for input line 0 */
+#define EXTI_RTSR1_RT1_Pos           (1U)
+#define EXTI_RTSR1_RT1_Msk           (0x1UL << EXTI_RTSR1_RT1_Pos)             /*!< 0x00000002 */
+#define EXTI_RTSR1_RT1               EXTI_RTSR1_RT1_Msk                        /*!< Rising trigger configuration for input line 1 */
+#define EXTI_RTSR1_RT2_Pos           (2U)
+#define EXTI_RTSR1_RT2_Msk           (0x1UL << EXTI_RTSR1_RT2_Pos)             /*!< 0x00000004 */
+#define EXTI_RTSR1_RT2               EXTI_RTSR1_RT2_Msk                        /*!< Rising trigger configuration for input line 2 */
+#define EXTI_RTSR1_RT3_Pos           (3U)
+#define EXTI_RTSR1_RT3_Msk           (0x1UL << EXTI_RTSR1_RT3_Pos)             /*!< 0x00000008 */
+#define EXTI_RTSR1_RT3               EXTI_RTSR1_RT3_Msk                        /*!< Rising trigger configuration for input line 3 */
+#define EXTI_RTSR1_RT4_Pos           (4U)
+#define EXTI_RTSR1_RT4_Msk           (0x1UL << EXTI_RTSR1_RT4_Pos)             /*!< 0x00000010 */
+#define EXTI_RTSR1_RT4               EXTI_RTSR1_RT4_Msk                        /*!< Rising trigger configuration for input line 4 */
+#define EXTI_RTSR1_RT5_Pos           (5U)
+#define EXTI_RTSR1_RT5_Msk           (0x1UL << EXTI_RTSR1_RT5_Pos)             /*!< 0x00000020 */
+#define EXTI_RTSR1_RT5               EXTI_RTSR1_RT5_Msk                        /*!< Rising trigger configuration for input line 5 */
+#define EXTI_RTSR1_RT6_Pos           (6U)
+#define EXTI_RTSR1_RT6_Msk           (0x1UL << EXTI_RTSR1_RT6_Pos)             /*!< 0x00000040 */
+#define EXTI_RTSR1_RT6               EXTI_RTSR1_RT6_Msk                        /*!< Rising trigger configuration for input line 6 */
+#define EXTI_RTSR1_RT7_Pos           (7U)
+#define EXTI_RTSR1_RT7_Msk           (0x1UL << EXTI_RTSR1_RT7_Pos)             /*!< 0x00000080 */
+#define EXTI_RTSR1_RT7               EXTI_RTSR1_RT7_Msk                        /*!< Rising trigger configuration for input line 7 */
+#define EXTI_RTSR1_RT8_Pos           (8U)
+#define EXTI_RTSR1_RT8_Msk           (0x1UL << EXTI_RTSR1_RT8_Pos)             /*!< 0x00000100 */
+#define EXTI_RTSR1_RT8               EXTI_RTSR1_RT8_Msk                        /*!< Rising trigger configuration for input line 8 */
+#define EXTI_RTSR1_RT9_Pos           (9U)
+#define EXTI_RTSR1_RT9_Msk           (0x1UL << EXTI_RTSR1_RT9_Pos)             /*!< 0x00000200 */
+#define EXTI_RTSR1_RT9               EXTI_RTSR1_RT9_Msk                        /*!< Rising trigger configuration for input line 9 */
+#define EXTI_RTSR1_RT10_Pos          (10U)
+#define EXTI_RTSR1_RT10_Msk          (0x1UL << EXTI_RTSR1_RT10_Pos)            /*!< 0x00000400 */
+#define EXTI_RTSR1_RT10              EXTI_RTSR1_RT10_Msk                       /*!< Rising trigger configuration for input line 10 */
+#define EXTI_RTSR1_RT11_Pos          (11U)
+#define EXTI_RTSR1_RT11_Msk          (0x1UL << EXTI_RTSR1_RT11_Pos)            /*!< 0x00000800 */
+#define EXTI_RTSR1_RT11              EXTI_RTSR1_RT11_Msk                       /*!< Rising trigger configuration for input line 11 */
+#define EXTI_RTSR1_RT12_Pos          (12U)
+#define EXTI_RTSR1_RT12_Msk          (0x1UL << EXTI_RTSR1_RT12_Pos)            /*!< 0x00001000 */
+#define EXTI_RTSR1_RT12              EXTI_RTSR1_RT12_Msk                       /*!< Rising trigger configuration for input line 12 */
+#define EXTI_RTSR1_RT13_Pos          (13U)
+#define EXTI_RTSR1_RT13_Msk          (0x1UL << EXTI_RTSR1_RT13_Pos)            /*!< 0x00002000 */
+#define EXTI_RTSR1_RT13              EXTI_RTSR1_RT13_Msk                       /*!< Rising trigger configuration for input line 13 */
+#define EXTI_RTSR1_RT14_Pos          (14U)
+#define EXTI_RTSR1_RT14_Msk          (0x1UL << EXTI_RTSR1_RT14_Pos)            /*!< 0x00004000 */
+#define EXTI_RTSR1_RT14              EXTI_RTSR1_RT14_Msk                       /*!< Rising trigger configuration for input line 14 */
+#define EXTI_RTSR1_RT15_Pos          (15U)
+#define EXTI_RTSR1_RT15_Msk          (0x1UL << EXTI_RTSR1_RT15_Pos)            /*!< 0x00008000 */
+#define EXTI_RTSR1_RT15              EXTI_RTSR1_RT15_Msk                       /*!< Rising trigger configuration for input line 15 */
+#define EXTI_RTSR1_RT16_Pos          (16U)
+#define EXTI_RTSR1_RT16_Msk          (0x1UL << EXTI_RTSR1_RT16_Pos)            /*!< 0x00010000 */
+#define EXTI_RTSR1_RT16              EXTI_RTSR1_RT16_Msk                       /*!< Rising trigger configuration for input line 16 */
+#define EXTI_RTSR1_RT17_Pos          (17U)
+#define EXTI_RTSR1_RT17_Msk          (0x1UL << EXTI_RTSR1_RT17_Pos)            /*!< 0x00020000 */
+#define EXTI_RTSR1_RT17              EXTI_RTSR1_RT17_Msk                       /*!< Rising trigger configuration for input line 17 */
+#define EXTI_RTSR1_RT18_Pos          (18U)
+#define EXTI_RTSR1_RT18_Msk          (0x1UL << EXTI_RTSR1_RT18_Pos)            /*!< 0x00040000 */
+#define EXTI_RTSR1_RT18              EXTI_RTSR1_RT18_Msk                       /*!< Rising trigger configuration for input line 18 */
+#define EXTI_RTSR1_RT20_Pos          (20U)
+#define EXTI_RTSR1_RT20_Msk          (0x1UL << EXTI_RTSR1_RT20_Pos)            /*!< 0x00100000 */
+#define EXTI_RTSR1_RT20              EXTI_RTSR1_RT20_Msk                       /*!< Rising trigger configuration for input line 20 */
+
+/******************  Bit definition for EXTI_FTSR1 register  ******************/
+#define EXTI_FTSR1_FT0_Pos           (0U)
+#define EXTI_FTSR1_FT0_Msk           (0x1UL << EXTI_FTSR1_FT0_Pos)             /*!< 0x00000001 */
+#define EXTI_FTSR1_FT0               EXTI_FTSR1_FT0_Msk                        /*!< Falling trigger configuration for input line 0 */
+#define EXTI_FTSR1_FT1_Pos           (1U)
+#define EXTI_FTSR1_FT1_Msk           (0x1UL << EXTI_FTSR1_FT1_Pos)             /*!< 0x00000002 */
+#define EXTI_FTSR1_FT1               EXTI_FTSR1_FT1_Msk                        /*!< Falling trigger configuration for input line 1 */
+#define EXTI_FTSR1_FT2_Pos           (2U)
+#define EXTI_FTSR1_FT2_Msk           (0x1UL << EXTI_FTSR1_FT2_Pos)             /*!< 0x00000004 */
+#define EXTI_FTSR1_FT2               EXTI_FTSR1_FT2_Msk                        /*!< Falling trigger configuration for input line 2 */
+#define EXTI_FTSR1_FT3_Pos           (3U)
+#define EXTI_FTSR1_FT3_Msk           (0x1UL << EXTI_FTSR1_FT3_Pos)             /*!< 0x00000008 */
+#define EXTI_FTSR1_FT3               EXTI_FTSR1_FT3_Msk                        /*!< Falling trigger configuration for input line 3 */
+#define EXTI_FTSR1_FT4_Pos           (4U)
+#define EXTI_FTSR1_FT4_Msk           (0x1UL << EXTI_FTSR1_FT4_Pos)             /*!< 0x00000010 */
+#define EXTI_FTSR1_FT4               EXTI_FTSR1_FT4_Msk                        /*!< Falling trigger configuration for input line 4 */
+#define EXTI_FTSR1_FT5_Pos           (5U)
+#define EXTI_FTSR1_FT5_Msk           (0x1UL << EXTI_FTSR1_FT5_Pos)             /*!< 0x00000020 */
+#define EXTI_FTSR1_FT5               EXTI_FTSR1_FT5_Msk                        /*!< Falling trigger configuration for input line 5 */
+#define EXTI_FTSR1_FT6_Pos           (6U)
+#define EXTI_FTSR1_FT6_Msk           (0x1UL << EXTI_FTSR1_FT6_Pos)             /*!< 0x00000040 */
+#define EXTI_FTSR1_FT6               EXTI_FTSR1_FT6_Msk                        /*!< Falling trigger configuration for input line 6 */
+#define EXTI_FTSR1_FT7_Pos           (7U)
+#define EXTI_FTSR1_FT7_Msk           (0x1UL << EXTI_FTSR1_FT7_Pos)             /*!< 0x00000080 */
+#define EXTI_FTSR1_FT7               EXTI_FTSR1_FT7_Msk                        /*!< Falling trigger configuration for input line 7 */
+#define EXTI_FTSR1_FT8_Pos           (8U)
+#define EXTI_FTSR1_FT8_Msk           (0x1UL << EXTI_FTSR1_FT8_Pos)             /*!< 0x00000100 */
+#define EXTI_FTSR1_FT8               EXTI_FTSR1_FT8_Msk                        /*!< Falling trigger configuration for input line 8 */
+#define EXTI_FTSR1_FT9_Pos           (9U)
+#define EXTI_FTSR1_FT9_Msk           (0x1UL << EXTI_FTSR1_FT9_Pos)             /*!< 0x00000200 */
+#define EXTI_FTSR1_FT9               EXTI_FTSR1_FT9_Msk                        /*!< Falling trigger configuration for input line 9 */
+#define EXTI_FTSR1_FT10_Pos          (10U)
+#define EXTI_FTSR1_FT10_Msk          (0x1UL << EXTI_FTSR1_FT10_Pos)            /*!< 0x00000400 */
+#define EXTI_FTSR1_FT10              EXTI_FTSR1_FT10_Msk                       /*!< Falling trigger configuration for input line 10 */
+#define EXTI_FTSR1_FT11_Pos          (11U)
+#define EXTI_FTSR1_FT11_Msk          (0x1UL << EXTI_FTSR1_FT11_Pos)            /*!< 0x00000800 */
+#define EXTI_FTSR1_FT11              EXTI_FTSR1_FT11_Msk                       /*!< Falling trigger configuration for input line 11 */
+#define EXTI_FTSR1_FT12_Pos          (12U)
+#define EXTI_FTSR1_FT12_Msk          (0x1UL << EXTI_FTSR1_FT12_Pos)            /*!< 0x00001000 */
+#define EXTI_FTSR1_FT12              EXTI_FTSR1_FT12_Msk                       /*!< Falling trigger configuration for input line 12 */
+#define EXTI_FTSR1_FT13_Pos          (13U)
+#define EXTI_FTSR1_FT13_Msk          (0x1UL << EXTI_FTSR1_FT13_Pos)            /*!< 0x00002000 */
+#define EXTI_FTSR1_FT13              EXTI_FTSR1_FT13_Msk                       /*!< Falling trigger configuration for input line 13 */
+#define EXTI_FTSR1_FT14_Pos          (14U)
+#define EXTI_FTSR1_FT14_Msk          (0x1UL << EXTI_FTSR1_FT14_Pos)            /*!< 0x00004000 */
+#define EXTI_FTSR1_FT14              EXTI_FTSR1_FT14_Msk                       /*!< Falling trigger configuration for input line 14 */
+#define EXTI_FTSR1_FT15_Pos          (15U)
+#define EXTI_FTSR1_FT15_Msk          (0x1UL << EXTI_FTSR1_FT15_Pos)            /*!< 0x00008000 */
+#define EXTI_FTSR1_FT15              EXTI_FTSR1_FT15_Msk                       /*!< Falling trigger configuration for input line 15 */
+#define EXTI_FTSR1_FT16_Pos          (16U)
+#define EXTI_FTSR1_FT16_Msk          (0x1UL << EXTI_FTSR1_FT16_Pos)            /*!< 0x00010000 */
+#define EXTI_FTSR1_FT16              EXTI_FTSR1_FT16_Msk                       /*!< Falling trigger configuration for input line 16 */
+#define EXTI_FTSR1_FT17_Pos          (17U)
+#define EXTI_FTSR1_FT17_Msk          (0x1UL << EXTI_FTSR1_FT17_Pos)            /*!< 0x00020000 */
+#define EXTI_FTSR1_FT17              EXTI_FTSR1_FT17_Msk                       /*!< Falling trigger configuration for input line 17 */
+#define EXTI_FTSR1_FT18_Pos          (18U)
+#define EXTI_FTSR1_FT18_Msk          (0x1UL << EXTI_FTSR1_FT18_Pos)            /*!< 0x00040000 */
+#define EXTI_FTSR1_FT18              EXTI_FTSR1_FT18_Msk                       /*!< Falling trigger configuration for input line 18 */
+#define EXTI_FTSR1_FT20_Pos          (20U)
+#define EXTI_FTSR1_FT20_Msk          (0x1UL << EXTI_FTSR1_FT20_Pos)            /*!< 0x00100000 */
+#define EXTI_FTSR1_FT20              EXTI_FTSR1_FT20_Msk                       /*!< Falling trigger configuration for input line 20 */
+
+/******************  Bit definition for EXTI_SWIER1 register  *****************/
+#define EXTI_SWIER1_SWI0_Pos         (0U)
+#define EXTI_SWIER1_SWI0_Msk         (0x1UL << EXTI_SWIER1_SWI0_Pos)           /*!< 0x00000001 */
+#define EXTI_SWIER1_SWI0             EXTI_SWIER1_SWI0_Msk                      /*!< Software Interrupt on line 0 */
+#define EXTI_SWIER1_SWI1_Pos         (1U)
+#define EXTI_SWIER1_SWI1_Msk         (0x1UL << EXTI_SWIER1_SWI1_Pos)           /*!< 0x00000002 */
+#define EXTI_SWIER1_SWI1             EXTI_SWIER1_SWI1_Msk                      /*!< Software Interrupt on line 1 */
+#define EXTI_SWIER1_SWI2_Pos         (2U)
+#define EXTI_SWIER1_SWI2_Msk         (0x1UL << EXTI_SWIER1_SWI2_Pos)           /*!< 0x00000004 */
+#define EXTI_SWIER1_SWI2             EXTI_SWIER1_SWI2_Msk                      /*!< Software Interrupt on line 2 */
+#define EXTI_SWIER1_SWI3_Pos         (3U)
+#define EXTI_SWIER1_SWI3_Msk         (0x1UL << EXTI_SWIER1_SWI3_Pos)           /*!< 0x00000008 */
+#define EXTI_SWIER1_SWI3             EXTI_SWIER1_SWI3_Msk                      /*!< Software Interrupt on line 3 */
+#define EXTI_SWIER1_SWI4_Pos         (4U)
+#define EXTI_SWIER1_SWI4_Msk         (0x1UL << EXTI_SWIER1_SWI4_Pos)           /*!< 0x00000010 */
+#define EXTI_SWIER1_SWI4             EXTI_SWIER1_SWI4_Msk                      /*!< Software Interrupt on line 4 */
+#define EXTI_SWIER1_SWI5_Pos         (5U)
+#define EXTI_SWIER1_SWI5_Msk         (0x1UL << EXTI_SWIER1_SWI5_Pos)           /*!< 0x00000020 */
+#define EXTI_SWIER1_SWI5             EXTI_SWIER1_SWI5_Msk                      /*!< Software Interrupt on line 5 */
+#define EXTI_SWIER1_SWI6_Pos         (6U)
+#define EXTI_SWIER1_SWI6_Msk         (0x1UL << EXTI_SWIER1_SWI6_Pos)           /*!< 0x00000040 */
+#define EXTI_SWIER1_SWI6             EXTI_SWIER1_SWI6_Msk                      /*!< Software Interrupt on line 6 */
+#define EXTI_SWIER1_SWI7_Pos         (7U)
+#define EXTI_SWIER1_SWI7_Msk         (0x1UL << EXTI_SWIER1_SWI7_Pos)           /*!< 0x00000080 */
+#define EXTI_SWIER1_SWI7             EXTI_SWIER1_SWI7_Msk                      /*!< Software Interrupt on line 7 */
+#define EXTI_SWIER1_SWI8_Pos         (8U)
+#define EXTI_SWIER1_SWI8_Msk         (0x1UL << EXTI_SWIER1_SWI8_Pos)           /*!< 0x00000100 */
+#define EXTI_SWIER1_SWI8             EXTI_SWIER1_SWI8_Msk                      /*!< Software Interrupt on line 8 */
+#define EXTI_SWIER1_SWI9_Pos         (9U)
+#define EXTI_SWIER1_SWI9_Msk         (0x1UL << EXTI_SWIER1_SWI9_Pos)           /*!< 0x00000200 */
+#define EXTI_SWIER1_SWI9             EXTI_SWIER1_SWI9_Msk                      /*!< Software Interrupt on line 9 */
+#define EXTI_SWIER1_SWI10_Pos        (10U)
+#define EXTI_SWIER1_SWI10_Msk        (0x1UL << EXTI_SWIER1_SWI10_Pos)          /*!< 0x00000400 */
+#define EXTI_SWIER1_SWI10            EXTI_SWIER1_SWI10_Msk                     /*!< Software Interrupt on line 10 */
+#define EXTI_SWIER1_SWI11_Pos        (11U)
+#define EXTI_SWIER1_SWI11_Msk        (0x1UL << EXTI_SWIER1_SWI11_Pos)          /*!< 0x00000800 */
+#define EXTI_SWIER1_SWI11            EXTI_SWIER1_SWI11_Msk                     /*!< Software Interrupt on line 11 */
+#define EXTI_SWIER1_SWI12_Pos        (12U)
+#define EXTI_SWIER1_SWI12_Msk        (0x1UL << EXTI_SWIER1_SWI12_Pos)          /*!< 0x00001000 */
+#define EXTI_SWIER1_SWI12            EXTI_SWIER1_SWI12_Msk                     /*!< Software Interrupt on line 12 */
+#define EXTI_SWIER1_SWI13_Pos        (13U)
+#define EXTI_SWIER1_SWI13_Msk        (0x1UL << EXTI_SWIER1_SWI13_Pos)          /*!< 0x00002000 */
+#define EXTI_SWIER1_SWI13            EXTI_SWIER1_SWI13_Msk                     /*!< Software Interrupt on line 13 */
+#define EXTI_SWIER1_SWI14_Pos        (14U)
+#define EXTI_SWIER1_SWI14_Msk        (0x1UL << EXTI_SWIER1_SWI14_Pos)          /*!< 0x00004000 */
+#define EXTI_SWIER1_SWI14            EXTI_SWIER1_SWI14_Msk                     /*!< Software Interrupt on line 14 */
+#define EXTI_SWIER1_SWI15_Pos        (15U)
+#define EXTI_SWIER1_SWI15_Msk        (0x1UL << EXTI_SWIER1_SWI15_Pos)          /*!< 0x00008000 */
+#define EXTI_SWIER1_SWI15            EXTI_SWIER1_SWI15_Msk                     /*!< Software Interrupt on line 15 */
+#define EXTI_SWIER1_SWI16_Pos        (16U)
+#define EXTI_SWIER1_SWI16_Msk        (0x1UL << EXTI_SWIER1_SWI16_Pos)          /*!< 0x00010000 */
+#define EXTI_SWIER1_SWI16            EXTI_SWIER1_SWI16_Msk                     /*!< Software Interrupt on line 16 */
+#define EXTI_SWIER1_SWI17_Pos        (17U)
+#define EXTI_SWIER1_SWI17_Msk        (0x1UL << EXTI_SWIER1_SWI17_Pos)          /*!< 0x00020000 */
+#define EXTI_SWIER1_SWI17            EXTI_SWIER1_SWI17_Msk                     /*!< Software Interrupt on line 17 */
+#define EXTI_SWIER1_SWI18_Pos        (18U)
+#define EXTI_SWIER1_SWI18_Msk        (0x1UL << EXTI_SWIER1_SWI18_Pos)          /*!< 0x00040000 */
+#define EXTI_SWIER1_SWI18            EXTI_SWIER1_SWI18_Msk                     /*!< Software Interrupt on line 18 */
+#define EXTI_SWIER1_SWI20_Pos        (20U)
+#define EXTI_SWIER1_SWI20_Msk        (0x1UL << EXTI_SWIER1_SWI20_Pos)          /*!< 0x00100000 */
+#define EXTI_SWIER1_SWI20            EXTI_SWIER1_SWI20_Msk                     /*!< Software Interrupt on line 20 */
+
+/*******************  Bit definition for EXTI_RPR1 register  ******************/
+#define EXTI_RPR1_RPIF0_Pos          (0U)
+#define EXTI_RPR1_RPIF0_Msk          (0x1UL << EXTI_RPR1_RPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_RPR1_RPIF0              EXTI_RPR1_RPIF0_Msk                       /*!< Rising Pending Interrupt Flag on line 0 */
+#define EXTI_RPR1_RPIF1_Pos          (1U)
+#define EXTI_RPR1_RPIF1_Msk          (0x1UL << EXTI_RPR1_RPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_RPR1_RPIF1              EXTI_RPR1_RPIF1_Msk                       /*!< Rising Pending Interrupt Flag on line 1 */
+#define EXTI_RPR1_RPIF2_Pos          (2U)
+#define EXTI_RPR1_RPIF2_Msk          (0x1UL << EXTI_RPR1_RPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_RPR1_RPIF2              EXTI_RPR1_RPIF2_Msk                       /*!< Rising Pending Interrupt Flag on line 2 */
+#define EXTI_RPR1_RPIF3_Pos          (3U)
+#define EXTI_RPR1_RPIF3_Msk          (0x1UL << EXTI_RPR1_RPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_RPR1_RPIF3              EXTI_RPR1_RPIF3_Msk                       /*!< Rising Pending Interrupt Flag on line 3 */
+#define EXTI_RPR1_RPIF4_Pos          (4U)
+#define EXTI_RPR1_RPIF4_Msk          (0x1UL << EXTI_RPR1_RPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_RPR1_RPIF4              EXTI_RPR1_RPIF4_Msk                       /*!< Rising Pending Interrupt Flag on line 4 */
+#define EXTI_RPR1_RPIF5_Pos          (5U)
+#define EXTI_RPR1_RPIF5_Msk          (0x1UL << EXTI_RPR1_RPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_RPR1_RPIF5              EXTI_RPR1_RPIF5_Msk                       /*!< Rising Pending Interrupt Flag on line 5 */
+#define EXTI_RPR1_RPIF6_Pos          (6U)
+#define EXTI_RPR1_RPIF6_Msk          (0x1UL << EXTI_RPR1_RPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_RPR1_RPIF6              EXTI_RPR1_RPIF6_Msk                       /*!< Rising Pending Interrupt Flag on line 6 */
+#define EXTI_RPR1_RPIF7_Pos          (7U)
+#define EXTI_RPR1_RPIF7_Msk          (0x1UL << EXTI_RPR1_RPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_RPR1_RPIF7              EXTI_RPR1_RPIF7_Msk                       /*!< Rising Pending Interrupt Flag on line 7 */
+#define EXTI_RPR1_RPIF8_Pos          (8U)
+#define EXTI_RPR1_RPIF8_Msk          (0x1UL << EXTI_RPR1_RPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_RPR1_RPIF8              EXTI_RPR1_RPIF8_Msk                       /*!< Rising Pending Interrupt Flag on line 8 */
+#define EXTI_RPR1_RPIF9_Pos          (9U)
+#define EXTI_RPR1_RPIF9_Msk          (0x1UL << EXTI_RPR1_RPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_RPR1_RPIF9              EXTI_RPR1_RPIF9_Msk                       /*!< Rising Pending Interrupt Flag on line 9 */
+#define EXTI_RPR1_RPIF10_Pos         (10U)
+#define EXTI_RPR1_RPIF10_Msk         (0x1UL << EXTI_RPR1_RPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_RPR1_RPIF10             EXTI_RPR1_RPIF10_Msk                      /*!< Rising Pending Interrupt Flag on line 10 */
+#define EXTI_RPR1_RPIF11_Pos         (11U)
+#define EXTI_RPR1_RPIF11_Msk         (0x1UL << EXTI_RPR1_RPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_RPR1_RPIF11             EXTI_RPR1_RPIF11_Msk                      /*!< Rising Pending Interrupt Flag on line 11 */
+#define EXTI_RPR1_RPIF12_Pos         (12U)
+#define EXTI_RPR1_RPIF12_Msk         (0x1UL << EXTI_RPR1_RPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_RPR1_RPIF12             EXTI_RPR1_RPIF12_Msk                      /*!< Rising Pending Interrupt Flag on line 12 */
+#define EXTI_RPR1_RPIF13_Pos         (13U)
+#define EXTI_RPR1_RPIF13_Msk         (0x1UL << EXTI_RPR1_RPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_RPR1_RPIF13             EXTI_RPR1_RPIF13_Msk                      /*!< Rising Pending Interrupt Flag on line 13 */
+#define EXTI_RPR1_RPIF14_Pos         (14U)
+#define EXTI_RPR1_RPIF14_Msk         (0x1UL << EXTI_RPR1_RPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_RPR1_RPIF14             EXTI_RPR1_RPIF14_Msk                      /*!< Rising Pending Interrupt Flag on line 14 */
+#define EXTI_RPR1_RPIF15_Pos         (15U)
+#define EXTI_RPR1_RPIF15_Msk         (0x1UL << EXTI_RPR1_RPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_RPR1_RPIF15             EXTI_RPR1_RPIF15_Msk                      /*!< Rising Pending Interrupt Flag on line 15 */
+#define EXTI_RPR1_RPIF16_Pos         (16U)
+#define EXTI_RPR1_RPIF16_Msk         (0x1UL << EXTI_RPR1_RPIF16_Pos)           /*!< 0x00010000 */
+#define EXTI_RPR1_RPIF16             EXTI_RPR1_RPIF16_Msk                      /*!< Rising Pending Interrupt Flag on line 16 */
+#define EXTI_RPR1_RPIF17_Pos         (17U)
+#define EXTI_RPR1_RPIF17_Msk         (0x1UL << EXTI_RPR1_RPIF17_Pos)           /*!< 0x00020000 */
+#define EXTI_RPR1_RPIF17             EXTI_RPR1_RPIF17_Msk                      /*!< Rising Pending Interrupt Flag on line 17 */
+#define EXTI_RPR1_RPIF18_Pos         (18U)
+#define EXTI_RPR1_RPIF18_Msk         (0x1UL << EXTI_RPR1_RPIF18_Pos)           /*!< 0x00040000 */
+#define EXTI_RPR1_RPIF18             EXTI_RPR1_RPIF18_Msk                      /*!< Rising Pending Interrupt Flag on line 18 */
+#define EXTI_RPR1_RPIF20_Pos         (20U)
+#define EXTI_RPR1_RPIF20_Msk         (0x1UL << EXTI_RPR1_RPIF20_Pos)           /*!< 0x00100000 */
+#define EXTI_RPR1_RPIF20             EXTI_RPR1_RPIF20_Msk                      /*!< Rising Pending Interrupt Flag on line 20 */
+
+/*******************  Bit definition for EXTI_FPR1 register  ******************/
+#define EXTI_FPR1_FPIF0_Pos          (0U)
+#define EXTI_FPR1_FPIF0_Msk          (0x1UL << EXTI_FPR1_FPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_FPR1_FPIF0              EXTI_FPR1_FPIF0_Msk                       /*!< Falling Pending Interrupt Flag on line 0 */
+#define EXTI_FPR1_FPIF1_Pos          (1U)
+#define EXTI_FPR1_FPIF1_Msk          (0x1UL << EXTI_FPR1_FPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_FPR1_FPIF1              EXTI_FPR1_FPIF1_Msk                       /*!< Falling Pending Interrupt Flag on line 1 */
+#define EXTI_FPR1_FPIF2_Pos          (2U)
+#define EXTI_FPR1_FPIF2_Msk          (0x1UL << EXTI_FPR1_FPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_FPR1_FPIF2              EXTI_FPR1_FPIF2_Msk                       /*!< Falling Pending Interrupt Flag on line 2 */
+#define EXTI_FPR1_FPIF3_Pos          (3U)
+#define EXTI_FPR1_FPIF3_Msk          (0x1UL << EXTI_FPR1_FPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_FPR1_FPIF3              EXTI_FPR1_FPIF3_Msk                       /*!< Falling Pending Interrupt Flag on line 3 */
+#define EXTI_FPR1_FPIF4_Pos          (4U)
+#define EXTI_FPR1_FPIF4_Msk          (0x1UL << EXTI_FPR1_FPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_FPR1_FPIF4              EXTI_FPR1_FPIF4_Msk                       /*!< Falling Pending Interrupt Flag on line 4 */
+#define EXTI_FPR1_FPIF5_Pos          (5U)
+#define EXTI_FPR1_FPIF5_Msk          (0x1UL << EXTI_FPR1_FPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_FPR1_FPIF5              EXTI_FPR1_FPIF5_Msk                       /*!< Falling Pending Interrupt Flag on line 5 */
+#define EXTI_FPR1_FPIF6_Pos          (6U)
+#define EXTI_FPR1_FPIF6_Msk          (0x1UL << EXTI_FPR1_FPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_FPR1_FPIF6              EXTI_FPR1_FPIF6_Msk                       /*!< Falling Pending Interrupt Flag on line 6 */
+#define EXTI_FPR1_FPIF7_Pos          (7U)
+#define EXTI_FPR1_FPIF7_Msk          (0x1UL << EXTI_FPR1_FPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_FPR1_FPIF7              EXTI_FPR1_FPIF7_Msk                       /*!< Falling Pending Interrupt Flag on line 7 */
+#define EXTI_FPR1_FPIF8_Pos          (8U)
+#define EXTI_FPR1_FPIF8_Msk          (0x1UL << EXTI_FPR1_FPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_FPR1_FPIF8              EXTI_FPR1_FPIF8_Msk                       /*!< Falling Pending Interrupt Flag on line 8 */
+#define EXTI_FPR1_FPIF9_Pos          (9U)
+#define EXTI_FPR1_FPIF9_Msk          (0x1UL << EXTI_FPR1_FPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_FPR1_FPIF9              EXTI_FPR1_FPIF9_Msk                       /*!< Falling Pending Interrupt Flag on line 9 */
+#define EXTI_FPR1_FPIF10_Pos         (10U)
+#define EXTI_FPR1_FPIF10_Msk         (0x1UL << EXTI_FPR1_FPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_FPR1_FPIF10             EXTI_FPR1_FPIF10_Msk                      /*!< Falling Pending Interrupt Flag on line 10 */
+#define EXTI_FPR1_FPIF11_Pos         (11U)
+#define EXTI_FPR1_FPIF11_Msk         (0x1UL << EXTI_FPR1_FPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_FPR1_FPIF11             EXTI_FPR1_FPIF11_Msk                      /*!< Falling Pending Interrupt Flag on line 11 */
+#define EXTI_FPR1_FPIF12_Pos         (12U)
+#define EXTI_FPR1_FPIF12_Msk         (0x1UL << EXTI_FPR1_FPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_FPR1_FPIF12             EXTI_FPR1_FPIF12_Msk                      /*!< Falling Pending Interrupt Flag on line 12 */
+#define EXTI_FPR1_FPIF13_Pos         (13U)
+#define EXTI_FPR1_FPIF13_Msk         (0x1UL << EXTI_FPR1_FPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_FPR1_FPIF13             EXTI_FPR1_FPIF13_Msk                      /*!< Falling Pending Interrupt Flag on line 13 */
+#define EXTI_FPR1_FPIF14_Pos         (14U)
+#define EXTI_FPR1_FPIF14_Msk         (0x1UL << EXTI_FPR1_FPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_FPR1_FPIF14             EXTI_FPR1_FPIF14_Msk                      /*!< Falling Pending Interrupt Flag on line 14 */
+#define EXTI_FPR1_FPIF15_Pos         (15U)
+#define EXTI_FPR1_FPIF15_Msk         (0x1UL << EXTI_FPR1_FPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_FPR1_FPIF15             EXTI_FPR1_FPIF15_Msk                      /*!< Falling Pending Interrupt Flag on line 15 */
+#define EXTI_FPR1_FPIF16_Pos         (16U)
+#define EXTI_FPR1_FPIF16_Msk         (0x1UL << EXTI_FPR1_FPIF16_Pos)           /*!< 0x00010000 */
+#define EXTI_FPR1_FPIF16             EXTI_FPR1_FPIF16_Msk                      /*!< Falling Pending Interrupt Flag on line 16 */
+#define EXTI_FPR1_FPIF17_Pos         (17U)
+#define EXTI_FPR1_FPIF17_Msk         (0x1UL << EXTI_FPR1_FPIF17_Pos)           /*!< 0x00020000 */
+#define EXTI_FPR1_FPIF17             EXTI_FPR1_FPIF17_Msk                      /*!< Falling Pending Interrupt Flag on line 17 */
+#define EXTI_FPR1_FPIF18_Pos         (18U)
+#define EXTI_FPR1_FPIF18_Msk         (0x1UL << EXTI_FPR1_FPIF18_Pos)           /*!< 0x00040000 */
+#define EXTI_FPR1_FPIF18             EXTI_FPR1_FPIF18_Msk                      /*!< Falling Pending Interrupt Flag on line 18 */
+#define EXTI_FPR1_FPIF20_Pos         (20U)
+#define EXTI_FPR1_FPIF20_Msk         (0x1UL << EXTI_FPR1_FPIF20_Pos)           /*!< 0x00100000 */
+#define EXTI_FPR1_FPIF20             EXTI_FPR1_FPIF20_Msk                      /*!< Falling Pending Interrupt Flag on line 20 */
+
+/******************  Bit definition for EXTI_RTSR2 register  ******************/
+#define EXTI_RTSR2_RT34_Pos           (2U)
+#define EXTI_RTSR2_RT34_Msk           (0x1UL << EXTI_RTSR2_RT34_Pos)             /*!< 0x00000004 */
+#define EXTI_RTSR2_RT34               EXTI_RTSR2_RT34_Msk                        /*!< Rising trigger configuration for input line 34 */
+
+/******************  Bit definition for EXTI_FTSR2 register  ******************/
+#define EXTI_FTSR2_FT34_Pos           (2U)
+#define EXTI_FTSR2_FT34_Msk           (0x1UL << EXTI_FTSR2_FT34_Pos)             /*!< 0x00000004 */
+#define EXTI_FTSR2_FT34               EXTI_FTSR2_FT34_Msk                        /*!< Falling trigger configuration for input line 34 */
+
+/******************  Bit definition for EXTI_SWIER2 register  *****************/
+#define EXTI_SWIER2_SWI34_Pos         (2U)
+#define EXTI_SWIER2_SWI34_Msk         (0x1UL << EXTI_SWIER2_SWI34_Pos)           /*!< 0x00000004 */
+#define EXTI_SWIER2_SWI34             EXTI_SWIER2_SWI34_Msk                      /*!< Software Interrupt on line 34 */
+
+/*******************  Bit definition for EXTI_RPR2 register  ******************/
+#define EXTI_RPR2_RPIF34_Pos         (2U)
+#define EXTI_RPR2_RPIF34_Msk         (0x1UL << EXTI_RPR2_RPIF34_Pos)            /*!< 0x00000004 */
+#define EXTI_RPR2_RPIF34             EXTI_RPR2_RPIF34_Msk                       /*!< Rising Pending Interrupt Flag on line 34 */
+
+/*******************  Bit definition for EXTI_FPR2 register  ******************/
+#define EXTI_FPR2_RPIF34_Pos         (2U)
+#define EXTI_FPR2_RPIF34_Msk         (0x1UL << EXTI_FPR2_RPIF34_Pos)            /*!< 0x00000004 */
+#define EXTI_FPR2_RPIF34             EXTI_FPR2_RPIF34_Msk                       /*!< Rising Pending Interrupt Flag on line 34 */
+
+/*****************  Bit definition for EXTI_EXTICR1 register  **************/
+#define EXTI_EXTICR1_EXTI0_Pos       (0U)
+#define EXTI_EXTICR1_EXTI0_Msk       (0x7UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR1_EXTI0           EXTI_EXTICR1_EXTI0_Msk                    /*!< EXTI 0 configuration */
+#define EXTI_EXTICR1_EXTI0_0         (0x1UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR1_EXTI0_1         (0x2UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR1_EXTI0_2         (0x4UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR1_EXTI1_Pos       (8U)
+#define EXTI_EXTICR1_EXTI1_Msk       (0x7UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR1_EXTI1           EXTI_EXTICR1_EXTI1_Msk                    /*!< EXTI 1 configuration */
+#define EXTI_EXTICR1_EXTI1_0         (0x1UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR1_EXTI1_1         (0x2UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR1_EXTI1_2         (0x4UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR1_EXTI2_Pos       (16U)
+#define EXTI_EXTICR1_EXTI2_Msk       (0x7UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR1_EXTI2           EXTI_EXTICR1_EXTI2_Msk                    /*!< EXTI 2 configuration */
+#define EXTI_EXTICR1_EXTI2_0         (0x1UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR1_EXTI2_1         (0x2UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR1_EXTI2_2         (0x4UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR1_EXTI3_Pos       (24U)
+#define EXTI_EXTICR1_EXTI3_Msk       (0x7UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR1_EXTI3           EXTI_EXTICR1_EXTI3_Msk                    /*!< EXTI 3 configuration */
+#define EXTI_EXTICR1_EXTI3_0         (0x1UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR1_EXTI3_1         (0x2UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR1_EXTI3_2         (0x4UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR2 register  **************/
+#define EXTI_EXTICR2_EXTI4_Pos       (0U)
+#define EXTI_EXTICR2_EXTI4_Msk       (0x7UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR2_EXTI4           EXTI_EXTICR2_EXTI4_Msk                    /*!< EXTI 4 configuration */
+#define EXTI_EXTICR2_EXTI4_0         (0x1UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR2_EXTI4_1         (0x2UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR2_EXTI4_2         (0x4UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR2_EXTI5_Pos       (8U)
+#define EXTI_EXTICR2_EXTI5_Msk       (0x7UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR2_EXTI5           EXTI_EXTICR2_EXTI5_Msk                    /*!< EXTI 5 configuration */
+#define EXTI_EXTICR2_EXTI5_0         (0x1UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR2_EXTI5_1         (0x2UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR2_EXTI5_2         (0x4UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR2_EXTI6_Pos       (16U)
+#define EXTI_EXTICR2_EXTI6_Msk       (0x7UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR2_EXTI6           EXTI_EXTICR2_EXTI6_Msk                    /*!< EXTI 6 configuration */
+#define EXTI_EXTICR2_EXTI6_0         (0x1UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR2_EXTI6_1         (0x2UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR2_EXTI6_2         (0x4UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR2_EXTI7_Pos       (24U)
+#define EXTI_EXTICR2_EXTI7_Msk       (0x7UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR2_EXTI7           EXTI_EXTICR2_EXTI7_Msk                    /*!< EXTI 7 configuration */
+#define EXTI_EXTICR2_EXTI7_0         (0x1UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR2_EXTI7_1         (0x2UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR2_EXTI7_2         (0x4UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR3 register  **************/
+#define EXTI_EXTICR3_EXTI8_Pos       (0U)
+#define EXTI_EXTICR3_EXTI8_Msk       (0x7UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR3_EXTI8           EXTI_EXTICR3_EXTI8_Msk                    /*!< EXTI 8 configuration */
+#define EXTI_EXTICR3_EXTI8_0         (0x1UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR3_EXTI8_1         (0x2UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR3_EXTI8_2         (0x4UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR3_EXTI9_Pos       (8U)
+#define EXTI_EXTICR3_EXTI9_Msk       (0x7UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR3_EXTI9           EXTI_EXTICR3_EXTI9_Msk                    /*!< EXTI 9 configuration */
+#define EXTI_EXTICR3_EXTI9_0         (0x1UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR3_EXTI9_1         (0x2UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR3_EXTI9_2         (0x4UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR3_EXTI10_Pos      (16U)
+#define EXTI_EXTICR3_EXTI10_Msk      (0x7UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR3_EXTI10          EXTI_EXTICR3_EXTI10_Msk                   /*!< EXTI 10 configuration */
+#define EXTI_EXTICR3_EXTI10_0        (0x1UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR3_EXTI10_1        (0x2UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR3_EXTI10_2        (0x4UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR3_EXTI11_Pos      (24U)
+#define EXTI_EXTICR3_EXTI11_Msk      (0x7UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR3_EXTI11          EXTI_EXTICR3_EXTI11_Msk                   /*!< EXTI 11 configuration */
+#define EXTI_EXTICR3_EXTI11_0        (0x1UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR3_EXTI11_1        (0x2UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR3_EXTI11_2        (0x4UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR4 register  **************/
+#define EXTI_EXTICR4_EXTI12_Pos      (0U)
+#define EXTI_EXTICR4_EXTI12_Msk      (0x7UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000007 */
+#define EXTI_EXTICR4_EXTI12          EXTI_EXTICR4_EXTI12_Msk                   /*!< EXTI 12 configuration */
+#define EXTI_EXTICR4_EXTI12_0        (0x1UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000001 */
+#define EXTI_EXTICR4_EXTI12_1        (0x2UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000002 */
+#define EXTI_EXTICR4_EXTI12_2        (0x4UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000004 */
+#define EXTI_EXTICR4_EXTI13_Pos      (8U)
+#define EXTI_EXTICR4_EXTI13_Msk      (0x7UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000700 */
+#define EXTI_EXTICR4_EXTI13          EXTI_EXTICR4_EXTI13_Msk                   /*!< EXTI 13 configuration */
+#define EXTI_EXTICR4_EXTI13_0        (0x1UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000100 */
+#define EXTI_EXTICR4_EXTI13_1        (0x2UL << EXTI_EXTICR4_EXTI13_Pos)       /*!< 0x00000200 */
+#define EXTI_EXTICR4_EXTI13_2        (0x4UL << EXTI_EXTICR4_EXTI13_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR4_EXTI14_Pos      (16U)
+#define EXTI_EXTICR4_EXTI14_Msk      (0x7UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR4_EXTI14          EXTI_EXTICR4_EXTI14_Msk                   /*!< EXTI 14 configuration */
+#define EXTI_EXTICR4_EXTI14_0        (0x1UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR4_EXTI14_1        (0x2UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR4_EXTI14_2        (0x4UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR4_EXTI15_Pos      (24U)
+#define EXTI_EXTICR4_EXTI15_Msk      (0x7UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR4_EXTI15          EXTI_EXTICR4_EXTI15_Msk                   /*!< EXTI 15 configuration */
+#define EXTI_EXTICR4_EXTI15_0        (0x1UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR4_EXTI15_1        (0x2UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR4_EXTI15_2        (0x4UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x04000000 */
+
+/*******************  Bit definition for EXTI_IMR1 register  ******************/
+#define EXTI_IMR1_IM0_Pos            (0U)
+#define EXTI_IMR1_IM0_Msk            (0x1UL << EXTI_IMR1_IM0_Pos)              /*!< 0x00000001 */
+#define EXTI_IMR1_IM0                EXTI_IMR1_IM0_Msk                         /*!< Interrupt Mask on line 0 */
+#define EXTI_IMR1_IM1_Pos            (1U)
+#define EXTI_IMR1_IM1_Msk            (0x1UL << EXTI_IMR1_IM1_Pos)              /*!< 0x00000002 */
+#define EXTI_IMR1_IM1                EXTI_IMR1_IM1_Msk                         /*!< Interrupt Mask on line 1 */
+#define EXTI_IMR1_IM2_Pos            (2U)
+#define EXTI_IMR1_IM2_Msk            (0x1UL << EXTI_IMR1_IM2_Pos)              /*!< 0x00000004 */
+#define EXTI_IMR1_IM2                EXTI_IMR1_IM2_Msk                         /*!< Interrupt Mask on line 2 */
+#define EXTI_IMR1_IM3_Pos            (3U)
+#define EXTI_IMR1_IM3_Msk            (0x1UL << EXTI_IMR1_IM3_Pos)              /*!< 0x00000008 */
+#define EXTI_IMR1_IM3                EXTI_IMR1_IM3_Msk                         /*!< Interrupt Mask on line 3 */
+#define EXTI_IMR1_IM4_Pos            (4U)
+#define EXTI_IMR1_IM4_Msk            (0x1UL << EXTI_IMR1_IM4_Pos)              /*!< 0x00000010 */
+#define EXTI_IMR1_IM4                EXTI_IMR1_IM4_Msk                         /*!< Interrupt Mask on line 4 */
+#define EXTI_IMR1_IM5_Pos            (5U)
+#define EXTI_IMR1_IM5_Msk            (0x1UL << EXTI_IMR1_IM5_Pos)              /*!< 0x00000020 */
+#define EXTI_IMR1_IM5                EXTI_IMR1_IM5_Msk                         /*!< Interrupt Mask on line 5 */
+#define EXTI_IMR1_IM6_Pos            (6U)
+#define EXTI_IMR1_IM6_Msk            (0x1UL << EXTI_IMR1_IM6_Pos)              /*!< 0x00000040 */
+#define EXTI_IMR1_IM6                EXTI_IMR1_IM6_Msk                         /*!< Interrupt Mask on line 6 */
+#define EXTI_IMR1_IM7_Pos            (7U)
+#define EXTI_IMR1_IM7_Msk            (0x1UL << EXTI_IMR1_IM7_Pos)              /*!< 0x00000080 */
+#define EXTI_IMR1_IM7                EXTI_IMR1_IM7_Msk                         /*!< Interrupt Mask on line 7 */
+#define EXTI_IMR1_IM8_Pos            (8U)
+#define EXTI_IMR1_IM8_Msk            (0x1UL << EXTI_IMR1_IM8_Pos)              /*!< 0x00000100 */
+#define EXTI_IMR1_IM8                EXTI_IMR1_IM8_Msk                         /*!< Interrupt Mask on line 8 */
+#define EXTI_IMR1_IM9_Pos            (9U)
+#define EXTI_IMR1_IM9_Msk            (0x1UL << EXTI_IMR1_IM9_Pos)              /*!< 0x00000200 */
+#define EXTI_IMR1_IM9                EXTI_IMR1_IM9_Msk                         /*!< Interrupt Mask on line 9 */
+#define EXTI_IMR1_IM10_Pos           (10U)
+#define EXTI_IMR1_IM10_Msk           (0x1UL << EXTI_IMR1_IM10_Pos)             /*!< 0x00000400 */
+#define EXTI_IMR1_IM10               EXTI_IMR1_IM10_Msk                        /*!< Interrupt Mask on line 10 */
+#define EXTI_IMR1_IM11_Pos           (11U)
+#define EXTI_IMR1_IM11_Msk           (0x1UL << EXTI_IMR1_IM11_Pos)             /*!< 0x00000800 */
+#define EXTI_IMR1_IM11               EXTI_IMR1_IM11_Msk                        /*!< Interrupt Mask on line 11 */
+#define EXTI_IMR1_IM12_Pos           (12U)
+#define EXTI_IMR1_IM12_Msk           (0x1UL << EXTI_IMR1_IM12_Pos)             /*!< 0x00001000 */
+#define EXTI_IMR1_IM12               EXTI_IMR1_IM12_Msk                        /*!< Interrupt Mask on line 12 */
+#define EXTI_IMR1_IM13_Pos           (13U)
+#define EXTI_IMR1_IM13_Msk           (0x1UL << EXTI_IMR1_IM13_Pos)             /*!< 0x00002000 */
+#define EXTI_IMR1_IM13               EXTI_IMR1_IM13_Msk                        /*!< Interrupt Mask on line 13 */
+#define EXTI_IMR1_IM14_Pos           (14U)
+#define EXTI_IMR1_IM14_Msk           (0x1UL << EXTI_IMR1_IM14_Pos)             /*!< 0x00004000 */
+#define EXTI_IMR1_IM14               EXTI_IMR1_IM14_Msk                        /*!< Interrupt Mask on line 14 */
+#define EXTI_IMR1_IM15_Pos           (15U)
+#define EXTI_IMR1_IM15_Msk           (0x1UL << EXTI_IMR1_IM15_Pos)             /*!< 0x00008000 */
+#define EXTI_IMR1_IM15               EXTI_IMR1_IM15_Msk                        /*!< Interrupt Mask on line 15 */
+#define EXTI_IMR1_IM16_Pos           (16U)
+#define EXTI_IMR1_IM16_Msk           (0x1UL << EXTI_IMR1_IM16_Pos)             /*!< 0x00010000 */
+#define EXTI_IMR1_IM16               EXTI_IMR1_IM16_Msk                        /*!< Interrupt Mask on line 16 */
+#define EXTI_IMR1_IM17_Pos           (17U)
+#define EXTI_IMR1_IM17_Msk           (0x1UL << EXTI_IMR1_IM17_Pos)             /*!< 0x00020000 */
+#define EXTI_IMR1_IM17               EXTI_IMR1_IM17_Msk                        /*!< Interrupt Mask on line 17 */
+#define EXTI_IMR1_IM18_Pos           (18U)
+#define EXTI_IMR1_IM18_Msk           (0x1UL << EXTI_IMR1_IM18_Pos)             /*!< 0x00040000 */
+#define EXTI_IMR1_IM18               EXTI_IMR1_IM18_Msk                        /*!< Interrupt Mask on line 18 */
+#define EXTI_IMR1_IM19_Pos           (19U)
+#define EXTI_IMR1_IM19_Msk           (0x1UL << EXTI_IMR1_IM19_Pos)             /*!< 0x00080000 */
+#define EXTI_IMR1_IM19               EXTI_IMR1_IM19_Msk                        /*!< Interrupt Mask on line 19 */
+#define EXTI_IMR1_IM20_Pos           (20U)
+#define EXTI_IMR1_IM20_Msk           (0x1UL << EXTI_IMR1_IM20_Pos)             /*!< 0x00100000 */
+#define EXTI_IMR1_IM20               EXTI_IMR1_IM20_Msk                        /*!< Interrupt Mask on line 20 */
+#define EXTI_IMR1_IM21_Pos           (21U)
+#define EXTI_IMR1_IM21_Msk           (0x1UL << EXTI_IMR1_IM21_Pos)             /*!< 0x00200000 */
+#define EXTI_IMR1_IM21               EXTI_IMR1_IM21_Msk                        /*!< Interrupt Mask on line 21 */
+#define EXTI_IMR1_IM22_Pos           (22U)
+#define EXTI_IMR1_IM22_Msk           (0x1UL << EXTI_IMR1_IM22_Pos)             /*!< 0x00400000 */
+#define EXTI_IMR1_IM22               EXTI_IMR1_IM22_Msk                        /*!< Interrupt Mask on line 22 */
+#define EXTI_IMR1_IM23_Pos           (23U)
+#define EXTI_IMR1_IM23_Msk           (0x1UL << EXTI_IMR1_IM23_Pos)             /*!< 0x00800000 */
+#define EXTI_IMR1_IM23               EXTI_IMR1_IM23_Msk                        /*!< Interrupt Mask on line 23 */
+#define EXTI_IMR1_IM24_Pos           (24U)
+#define EXTI_IMR1_IM24_Msk           (0x1UL << EXTI_IMR1_IM24_Pos)             /*!< 0x01000000 */
+#define EXTI_IMR1_IM24               EXTI_IMR1_IM24_Msk                        /*!< Interrupt Mask on line 24 */
+#define EXTI_IMR1_IM25_Pos           (25U)
+#define EXTI_IMR1_IM25_Msk           (0x1UL << EXTI_IMR1_IM25_Pos)             /*!< 0x02000000 */
+#define EXTI_IMR1_IM25               EXTI_IMR1_IM25_Msk                        /*!< Interrupt Mask on line 25 */
+#define EXTI_IMR1_IM26_Pos           (26U)
+#define EXTI_IMR1_IM26_Msk           (0x1UL << EXTI_IMR1_IM26_Pos)             /*!< 0x04000000 */
+#define EXTI_IMR1_IM26               EXTI_IMR1_IM26_Msk                        /*!< Interrupt Mask on line 26 */
+#define EXTI_IMR1_IM27_Pos           (27U)
+#define EXTI_IMR1_IM27_Msk           (0x1UL << EXTI_IMR1_IM27_Pos)             /*!< 0x08000000 */
+#define EXTI_IMR1_IM27               EXTI_IMR1_IM27_Msk                        /*!< Interrupt Mask on line 27 */
+#define EXTI_IMR1_IM28_Pos           (28U)
+#define EXTI_IMR1_IM28_Msk           (0x1UL << EXTI_IMR1_IM28_Pos)             /*!< 0x10000000 */
+#define EXTI_IMR1_IM28               EXTI_IMR1_IM28_Msk                        /*!< Interrupt Mask on line 28 */
+#define EXTI_IMR1_IM29_Pos           (29U)
+#define EXTI_IMR1_IM29_Msk           (0x1UL << EXTI_IMR1_IM29_Pos)             /*!< 0x20000000 */
+#define EXTI_IMR1_IM29               EXTI_IMR1_IM29_Msk                        /*!< Interrupt Mask on line 29 */
+#define EXTI_IMR1_IM30_Pos           (30U)
+#define EXTI_IMR1_IM30_Msk           (0x1UL << EXTI_IMR1_IM30_Pos)             /*!< 0x40000000 */
+#define EXTI_IMR1_IM30               EXTI_IMR1_IM30_Msk                        /*!< Interrupt Mask on line 30 */
+#define EXTI_IMR1_IM31_Pos           (31U)
+#define EXTI_IMR1_IM31_Msk           (0x1UL << EXTI_IMR1_IM31_Pos)              /*!< 0x80000000 */
+#define EXTI_IMR1_IM31               EXTI_IMR1_IM31_Msk                        /*!< Interrupt Mask on line 31 */
+#define EXTI_IMR1_IM_Pos             (0U)
+#define EXTI_IMR1_IM_Msk             (0xFFFFFFFFUL << EXTI_IMR1_IM_Pos)        /*!< 0xFFFFFFFF */
+#define EXTI_IMR1_IM                 EXTI_IMR1_IM_Msk                          /*!< Interrupt Mask All */
+
+/*******************  Bit definition for EXTI_IMR2 register  ******************/
+#define EXTI_IMR2_IM32_Pos           (0U)
+#define EXTI_IMR2_IM32_Msk           (0x1UL << EXTI_IMR2_IM32_Pos)             /*!< 0x00000001 */
+#define EXTI_IMR2_IM32               EXTI_IMR2_IM32_Msk                        /*!< Interrupt Mask on line 32 */
+#define EXTI_IMR2_IM33_Pos           (1U)
+#define EXTI_IMR2_IM33_Msk           (0x1UL << EXTI_IMR2_IM33_Pos)             /*!< 0x00000002 */
+#define EXTI_IMR2_IM33               EXTI_IMR2_IM33_Msk                        /*!< Interrupt Mask on line 33 */
+#define EXTI_IMR2_IM34_Pos           (2U)
+#define EXTI_IMR2_IM34_Msk           (0x1UL << EXTI_IMR2_IM34_Pos)             /*!< 0x00000004 */
+#define EXTI_IMR2_IM34               EXTI_IMR2_IM34_Msk                        /*!< Interrupt Mask on line 34 */
+#define EXTI_IMR2_IM35_Pos           (3U)
+#define EXTI_IMR2_IM35_Msk           (0x1UL << EXTI_IMR2_IM35_Pos)             /*!< 0x00000008 */
+#define EXTI_IMR2_IM35               EXTI_IMR2_IM35_Msk                        /*!< Interrupt Mask on line 35 */
+#define EXTI_IMR2_IM36_Pos           (4U)
+#define EXTI_IMR2_IM36_Msk           (0x1UL << EXTI_IMR2_IM36_Pos)             /*!< 0x00000010 */
+#define EXTI_IMR2_IM36               EXTI_IMR2_IM36_Msk                        /*!< Interrupt Mask on line 36 */
+#define EXTI_IMR2_IM_Pos             (0U)
+#define EXTI_IMR2_IM_Msk             (0x1FUL << EXTI_IMR2_IM_Pos)               /*!< 0x0000001F */
+#define EXTI_IMR2_IM                 EXTI_IMR2_IM_Msk                          /*!< Interrupt Mask All */
+
+/*******************  Bit definition for EXTI_EMR1 register  ******************/
+#define EXTI_EMR1_EM0_Pos            (0U)
+#define EXTI_EMR1_EM0_Msk            (0x1UL << EXTI_EMR1_EM0_Pos)              /*!< 0x00000001 */
+#define EXTI_EMR1_EM0                EXTI_EMR1_EM0_Msk                         /*!< Event Mask on line 0 */
+#define EXTI_EMR1_EM1_Pos            (1U)
+#define EXTI_EMR1_EM1_Msk            (0x1UL << EXTI_EMR1_EM1_Pos)              /*!< 0x00000002 */
+#define EXTI_EMR1_EM1                EXTI_EMR1_EM1_Msk                         /*!< Event Mask on line 1 */
+#define EXTI_EMR1_EM2_Pos            (2U)
+#define EXTI_EMR1_EM2_Msk            (0x1UL << EXTI_EMR1_EM2_Pos)              /*!< 0x00000004 */
+#define EXTI_EMR1_EM2                EXTI_EMR1_EM2_Msk                         /*!< Event Mask on line 2 */
+#define EXTI_EMR1_EM3_Pos            (3U)
+#define EXTI_EMR1_EM3_Msk            (0x1UL << EXTI_EMR1_EM3_Pos)              /*!< 0x00000008 */
+#define EXTI_EMR1_EM3                EXTI_EMR1_EM3_Msk                         /*!< Event Mask on line 3 */
+#define EXTI_EMR1_EM4_Pos            (4U)
+#define EXTI_EMR1_EM4_Msk            (0x1UL << EXTI_EMR1_EM4_Pos)              /*!< 0x00000010 */
+#define EXTI_EMR1_EM4                EXTI_EMR1_EM4_Msk                         /*!< Event Mask on line 4 */
+#define EXTI_EMR1_EM5_Pos            (5U)
+#define EXTI_EMR1_EM5_Msk            (0x1UL << EXTI_EMR1_EM5_Pos)              /*!< 0x00000020 */
+#define EXTI_EMR1_EM5                EXTI_EMR1_EM5_Msk                         /*!< Event Mask on line 5 */
+#define EXTI_EMR1_EM6_Pos            (6U)
+#define EXTI_EMR1_EM6_Msk            (0x1UL << EXTI_EMR1_EM6_Pos)              /*!< 0x00000040 */
+#define EXTI_EMR1_EM6                EXTI_EMR1_EM6_Msk                         /*!< Event Mask on line 6 */
+#define EXTI_EMR1_EM7_Pos            (7U)
+#define EXTI_EMR1_EM7_Msk            (0x1UL << EXTI_EMR1_EM7_Pos)              /*!< 0x00000080 */
+#define EXTI_EMR1_EM7                EXTI_EMR1_EM7_Msk                         /*!< Event Mask on line 7 */
+#define EXTI_EMR1_EM8_Pos            (8U)
+#define EXTI_EMR1_EM8_Msk            (0x1UL << EXTI_EMR1_EM8_Pos)              /*!< 0x00000100 */
+#define EXTI_EMR1_EM8                EXTI_EMR1_EM8_Msk                         /*!< Event Mask on line 8 */
+#define EXTI_EMR1_EM9_Pos            (9U)
+#define EXTI_EMR1_EM9_Msk            (0x1UL << EXTI_EMR1_EM9_Pos)              /*!< 0x00000200 */
+#define EXTI_EMR1_EM9                EXTI_EMR1_EM9_Msk                         /*!< Event Mask on line 9 */
+#define EXTI_EMR1_EM10_Pos           (10U)
+#define EXTI_EMR1_EM10_Msk           (0x1UL << EXTI_EMR1_EM10_Pos)             /*!< 0x00000400 */
+#define EXTI_EMR1_EM10               EXTI_EMR1_EM10_Msk                        /*!< Event Mask on line 10 */
+#define EXTI_EMR1_EM11_Pos           (11U)
+#define EXTI_EMR1_EM11_Msk           (0x1UL << EXTI_EMR1_EM11_Pos)             /*!< 0x00000800 */
+#define EXTI_EMR1_EM11               EXTI_EMR1_EM11_Msk                        /*!< Event Mask on line 11 */
+#define EXTI_EMR1_EM12_Pos           (12U)
+#define EXTI_EMR1_EM12_Msk           (0x1UL << EXTI_EMR1_EM12_Pos)             /*!< 0x00001000 */
+#define EXTI_EMR1_EM12               EXTI_EMR1_EM12_Msk                        /*!< Event Mask on line 12 */
+#define EXTI_EMR1_EM13_Pos           (13U)
+#define EXTI_EMR1_EM13_Msk           (0x1UL << EXTI_EMR1_EM13_Pos)             /*!< 0x00002000 */
+#define EXTI_EMR1_EM13               EXTI_EMR1_EM13_Msk                        /*!< Event Mask on line 13 */
+#define EXTI_EMR1_EM14_Pos           (14U)
+#define EXTI_EMR1_EM14_Msk           (0x1UL << EXTI_EMR1_EM14_Pos)             /*!< 0x00004000 */
+#define EXTI_EMR1_EM14               EXTI_EMR1_EM14_Msk                        /*!< Event Mask on line 14 */
+#define EXTI_EMR1_EM15_Pos           (15U)
+#define EXTI_EMR1_EM15_Msk           (0x1UL << EXTI_EMR1_EM15_Pos)             /*!< 0x00008000 */
+#define EXTI_EMR1_EM15               EXTI_EMR1_EM15_Msk                        /*!< Event Mask on line 15 */
+#define EXTI_EMR1_EM16_Pos           (16U)
+#define EXTI_EMR1_EM16_Msk           (0x1UL << EXTI_EMR1_EM16_Pos)             /*!< 0x00010000 */
+#define EXTI_EMR1_EM16               EXTI_EMR1_EM16_Msk                        /*!< Event Mask on line 16 */
+#define EXTI_EMR1_EM17_Pos           (17U)
+#define EXTI_EMR1_EM17_Msk           (0x1UL << EXTI_EMR1_EM17_Pos)             /*!< 0x00020000 */
+#define EXTI_EMR1_EM17               EXTI_EMR1_EM17_Msk                        /*!< Event Mask on line 17 */
+#define EXTI_EMR1_EM18_Pos           (18U)
+#define EXTI_EMR1_EM18_Msk           (0x1UL << EXTI_EMR1_EM18_Pos)             /*!< 0x00040000 */
+#define EXTI_EMR1_EM18               EXTI_EMR1_EM18_Msk                        /*!< Event Mask on line 18 */
+#define EXTI_EMR1_EM19_Pos           (19U)
+#define EXTI_EMR1_EM19_Msk           (0x1UL << EXTI_EMR1_EM19_Pos)             /*!< 0x00080000 */
+#define EXTI_EMR1_EM19               EXTI_EMR1_EM19_Msk                        /*!< Event Mask on line 19 */
+#define EXTI_EMR1_EM20_Pos           (20U)
+#define EXTI_EMR1_EM20_Msk           (0x1UL << EXTI_EMR1_EM20_Pos)             /*!< 0x00100000 */
+#define EXTI_EMR1_EM20               EXTI_EMR1_EM20_Msk                        /*!< Event Mask on line 20 */
+#define EXTI_EMR1_EM21_Pos           (21U)
+#define EXTI_EMR1_EM21_Msk           (0x1UL << EXTI_EMR1_EM21_Pos)             /*!< 0x00200000 */
+#define EXTI_EMR1_EM21               EXTI_EMR1_EM21_Msk                        /*!< Event Mask on line 21 */
+#define EXTI_EMR1_EM22_Pos           (22U)
+#define EXTI_EMR1_EM22_Msk           (0x1UL << EXTI_EMR1_EM22_Pos)             /*!< 0x00400000 */
+#define EXTI_EMR1_EM22               EXTI_EMR1_EM22_Msk                        /*!< Event Mask on line 22 */
+#define EXTI_EMR1_EM23_Pos           (23U)
+#define EXTI_EMR1_EM23_Msk           (0x1UL << EXTI_EMR1_EM23_Pos)             /*!< 0x00800000 */
+#define EXTI_EMR1_EM23               EXTI_EMR1_EM23_Msk                        /*!< Event Mask on line 23 */
+#define EXTI_EMR1_EM24_Pos           (24U)
+#define EXTI_EMR1_EM24_Msk           (0x1UL << EXTI_EMR1_EM24_Pos)             /*!< 0x01000000 */
+#define EXTI_EMR1_EM24               EXTI_EMR1_EM24_Msk                        /*!< Event Mask on line 24 */
+#define EXTI_EMR1_EM25_Pos           (25U)
+#define EXTI_EMR1_EM25_Msk           (0x1UL << EXTI_EMR1_EM25_Pos)             /*!< 0x02000000 */
+#define EXTI_EMR1_EM25               EXTI_EMR1_EM25_Msk                        /*!< Event Mask on line 25 */
+#define EXTI_EMR1_EM26_Pos           (26U)
+#define EXTI_EMR1_EM26_Msk           (0x1UL << EXTI_EMR1_EM26_Pos)             /*!< 0x04000000 */
+#define EXTI_EMR1_EM26               EXTI_EMR1_EM26_Msk                        /*!< Event Mask on line 26 */
+#define EXTI_EMR1_EM27_Pos           (27U)
+#define EXTI_EMR1_EM27_Msk           (0x1UL << EXTI_EMR1_EM27_Pos)             /*!< 0x08000000 */
+#define EXTI_EMR1_EM27               EXTI_EMR1_EM27_Msk                        /*!< Event Mask on line 27 */
+#define EXTI_EMR1_EM28_Pos           (28U)
+#define EXTI_EMR1_EM28_Msk           (0x1UL << EXTI_EMR1_EM28_Pos)             /*!< 0x10000000 */
+#define EXTI_EMR1_EM28               EXTI_EMR1_EM28_Msk                        /*!< Event Mask on line 28 */
+#define EXTI_EMR1_EM29_Pos           (29U)
+#define EXTI_EMR1_EM29_Msk           (0x1UL << EXTI_EMR1_EM29_Pos)             /*!< 0x20000000 */
+#define EXTI_EMR1_EM29               EXTI_EMR1_EM29_Msk                        /*!< Event Mask on line 29 */
+#define EXTI_EMR1_EM30_Pos           (30U)
+#define EXTI_EMR1_EM30_Msk           (0x1UL << EXTI_EMR1_EM30_Pos)             /*!< 0x40000000 */
+#define EXTI_EMR1_EM30               EXTI_EMR1_EM30_Msk                        /*!< Event Mask on line 30 */
+#define EXTI_EMR1_EM31_Pos           (31U)
+#define EXTI_EMR1_EM31_Msk           (0x1UL << EXTI_EMR1_EM31_Pos)             /*!< 0x80000000 */
+#define EXTI_EMR1_EM31               EXTI_EMR1_EM31_Msk                        /*!< Event Mask on line 31 */
+
+/*******************  Bit definition for EXTI_EMR2 register  ******************/
+#define EXTI_EMR2_EM32_Pos           (0U)
+#define EXTI_EMR2_EM32_Msk           (0x1UL << EXTI_EMR2_EM32_Pos)             /*!< 0x00000001 */
+#define EXTI_EMR2_EM32               EXTI_EMR2_EM32_Msk                        /*!< Event Mask on line 32 */
+#define EXTI_EMR2_EM33_Pos           (1U)
+#define EXTI_EMR2_EM33_Msk           (0x1UL << EXTI_EMR2_EM33_Pos)             /*!< 0x00000002 */
+#define EXTI_EMR2_EM33               EXTI_EMR2_EM33_Msk                        /*!< Event Mask on line 33 */
+#define EXTI_EMR2_EM34_Pos           (2U)
+#define EXTI_EMR2_EM34_Msk           (0x1UL << EXTI_EMR2_EM34_Pos)             /*!< 0x00000004 */
+#define EXTI_EMR2_EM34               EXTI_EMR2_EM34_Msk                        /*!< Event Mask on line 34 */
+#define EXTI_EMR2_EM35_Pos           (3U)
+#define EXTI_EMR2_EM35_Msk           (0x1UL << EXTI_EMR2_EM35_Pos)             /*!< 0x00000008 */
+#define EXTI_EMR2_EM35               EXTI_EMR2_EM35_Msk                        /*!< Event Mask on line 35 */
+#define EXTI_EMR2_EM36_Pos           (4U)
+#define EXTI_EMR2_EM36_Msk           (0x1UL << EXTI_EMR2_EM36_Pos)             /*!< 0x00000010 */
+#define EXTI_EMR2_EM36               EXTI_EMR2_EM36_Msk                        /*!< Event Mask on line 36 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                 Flexible Datarate Controller Area Network                  */
+/*                                                                            */
+/******************************************************************************/
+/*!<FDCAN control and status registers */
+/*****************  Bit definition for FDCAN_CREL register  *******************/
+#define FDCAN_CREL_DAY_Pos        (0U)
+#define FDCAN_CREL_DAY_Msk        (0xFFUL << FDCAN_CREL_DAY_Pos)               /*!< 0x000000FF */
+#define FDCAN_CREL_DAY            FDCAN_CREL_DAY_Msk                           /*!<Timestamp Day                           */
+#define FDCAN_CREL_MON_Pos        (8U)
+#define FDCAN_CREL_MON_Msk        (0xFFUL << FDCAN_CREL_MON_Pos)               /*!< 0x0000FF00 */
+#define FDCAN_CREL_MON            FDCAN_CREL_MON_Msk                           /*!<Timestamp Month                         */
+#define FDCAN_CREL_YEAR_Pos       (16U)
+#define FDCAN_CREL_YEAR_Msk       (0xFUL << FDCAN_CREL_YEAR_Pos)               /*!< 0x000F0000 */
+#define FDCAN_CREL_YEAR           FDCAN_CREL_YEAR_Msk                          /*!<Timestamp Year                          */
+#define FDCAN_CREL_SUBSTEP_Pos    (20U)
+#define FDCAN_CREL_SUBSTEP_Msk    (0xFUL << FDCAN_CREL_SUBSTEP_Pos)            /*!< 0x00F00000 */
+#define FDCAN_CREL_SUBSTEP        FDCAN_CREL_SUBSTEP_Msk                       /*!<Sub-step of Core release                */
+#define FDCAN_CREL_STEP_Pos       (24U)
+#define FDCAN_CREL_STEP_Msk       (0xFUL << FDCAN_CREL_STEP_Pos)               /*!< 0x0F000000 */
+#define FDCAN_CREL_STEP           FDCAN_CREL_STEP_Msk                          /*!<Step of Core release                    */
+#define FDCAN_CREL_REL_Pos        (28U)
+#define FDCAN_CREL_REL_Msk        (0xFUL << FDCAN_CREL_REL_Pos)                /*!< 0xF0000000 */
+#define FDCAN_CREL_REL            FDCAN_CREL_REL_Msk                           /*!<Core release                            */
+
+/*****************  Bit definition for FDCAN_ENDN register  *******************/
+#define FDCAN_ENDN_ETV_Pos        (0U)
+#define FDCAN_ENDN_ETV_Msk        (0xFFFFFFFFUL << FDCAN_ENDN_ETV_Pos)         /*!< 0xFFFFFFFF */
+#define FDCAN_ENDN_ETV            FDCAN_ENDN_ETV_Msk                           /*!<Endianness Test Value                    */
+
+/*****************  Bit definition for FDCAN_DBTP register  *******************/
+#define FDCAN_DBTP_DSJW_Pos       (0U)
+#define FDCAN_DBTP_DSJW_Msk       (0xFUL << FDCAN_DBTP_DSJW_Pos)               /*!< 0x0000000F */
+#define FDCAN_DBTP_DSJW           FDCAN_DBTP_DSJW_Msk                          /*!<Synchronization Jump Width              */
+#define FDCAN_DBTP_DTSEG2_Pos     (4U)
+#define FDCAN_DBTP_DTSEG2_Msk     (0xFUL << FDCAN_DBTP_DTSEG2_Pos)             /*!< 0x000000F0 */
+#define FDCAN_DBTP_DTSEG2         FDCAN_DBTP_DTSEG2_Msk                        /*!<Data time segment after sample point    */
+#define FDCAN_DBTP_DTSEG1_Pos     (8U)
+#define FDCAN_DBTP_DTSEG1_Msk     (0x1FUL << FDCAN_DBTP_DTSEG1_Pos)            /*!< 0x00001F00 */
+#define FDCAN_DBTP_DTSEG1         FDCAN_DBTP_DTSEG1_Msk                        /*!<Data time segment before sample point   */
+#define FDCAN_DBTP_DBRP_Pos       (16U)
+#define FDCAN_DBTP_DBRP_Msk       (0x1FUL << FDCAN_DBTP_DBRP_Pos)              /*!< 0x001F0000 */
+#define FDCAN_DBTP_DBRP           FDCAN_DBTP_DBRP_Msk                          /*!<Data BIt Rate Prescaler                 */
+#define FDCAN_DBTP_TDC_Pos        (23U)
+#define FDCAN_DBTP_TDC_Msk        (0x1UL << FDCAN_DBTP_TDC_Pos)                /*!< 0x00800000 */
+#define FDCAN_DBTP_TDC            FDCAN_DBTP_TDC_Msk                           /*!<Transceiver Delay Compensation          */
+
+/*****************  Bit definition for FDCAN_TEST register  *******************/
+#define FDCAN_TEST_LBCK_Pos       (4U)
+#define FDCAN_TEST_LBCK_Msk       (0x1UL << FDCAN_TEST_LBCK_Pos)               /*!< 0x00000010 */
+#define FDCAN_TEST_LBCK           FDCAN_TEST_LBCK_Msk                          /*!<Loop Back mode                           */
+#define FDCAN_TEST_TX_Pos         (5U)
+#define FDCAN_TEST_TX_Msk         (0x3UL << FDCAN_TEST_TX_Pos)                 /*!< 0x00000060 */
+#define FDCAN_TEST_TX             FDCAN_TEST_TX_Msk                            /*!<Control of Transmit Pin                  */
+#define FDCAN_TEST_RX_Pos         (7U)
+#define FDCAN_TEST_RX_Msk         (0x1UL << FDCAN_TEST_RX_Pos)                 /*!< 0x00000080 */
+#define FDCAN_TEST_RX             FDCAN_TEST_RX_Msk                            /*!<Receive Pin                              */
+
+/*****************  Bit definition for FDCAN_RWD register  ********************/
+#define FDCAN_RWD_WDC_Pos         (0U)
+#define FDCAN_RWD_WDC_Msk         (0xFFUL << FDCAN_RWD_WDC_Pos)                /*!< 0x000000FF */
+#define FDCAN_RWD_WDC             FDCAN_RWD_WDC_Msk                            /*!<Watchdog configuration                   */
+#define FDCAN_RWD_WDV_Pos         (8U)
+#define FDCAN_RWD_WDV_Msk         (0xFFUL << FDCAN_RWD_WDV_Pos)                /*!< 0x0000FF00 */
+#define FDCAN_RWD_WDV             FDCAN_RWD_WDV_Msk                            /*!<Watchdog value                           */
+
+/*****************  Bit definition for FDCAN_CCCR register  ********************/
+#define FDCAN_CCCR_INIT_Pos       (0U)
+#define FDCAN_CCCR_INIT_Msk       (0x1UL << FDCAN_CCCR_INIT_Pos)               /*!< 0x00000001 */
+#define FDCAN_CCCR_INIT           FDCAN_CCCR_INIT_Msk                          /*!<Initialization                           */
+#define FDCAN_CCCR_CCE_Pos        (1U)
+#define FDCAN_CCCR_CCE_Msk        (0x1UL << FDCAN_CCCR_CCE_Pos)                /*!< 0x00000002 */
+#define FDCAN_CCCR_CCE            FDCAN_CCCR_CCE_Msk                           /*!<Configuration Change Enable              */
+#define FDCAN_CCCR_ASM_Pos        (2U)
+#define FDCAN_CCCR_ASM_Msk        (0x1UL << FDCAN_CCCR_ASM_Pos)                /*!< 0x00000004 */
+#define FDCAN_CCCR_ASM            FDCAN_CCCR_ASM_Msk                           /*!<ASM Restricted Operation Mode            */
+#define FDCAN_CCCR_CSA_Pos        (3U)
+#define FDCAN_CCCR_CSA_Msk        (0x1UL << FDCAN_CCCR_CSA_Pos)                /*!< 0x00000008 */
+#define FDCAN_CCCR_CSA            FDCAN_CCCR_CSA_Msk                           /*!<Clock Stop Acknowledge                   */
+#define FDCAN_CCCR_CSR_Pos        (4U)
+#define FDCAN_CCCR_CSR_Msk        (0x1UL << FDCAN_CCCR_CSR_Pos)                /*!< 0x00000010 */
+#define FDCAN_CCCR_CSR            FDCAN_CCCR_CSR_Msk                           /*!<Clock Stop Request                       */
+#define FDCAN_CCCR_MON_Pos        (5U)
+#define FDCAN_CCCR_MON_Msk        (0x1UL << FDCAN_CCCR_MON_Pos)                /*!< 0x00000020 */
+#define FDCAN_CCCR_MON            FDCAN_CCCR_MON_Msk                           /*!<Bus Monitoring Mode                      */
+#define FDCAN_CCCR_DAR_Pos        (6U)
+#define FDCAN_CCCR_DAR_Msk        (0x1UL << FDCAN_CCCR_DAR_Pos)                /*!< 0x00000040 */
+#define FDCAN_CCCR_DAR            FDCAN_CCCR_DAR_Msk                           /*!<Disable Automatic Retransmission         */
+#define FDCAN_CCCR_TEST_Pos       (7U)
+#define FDCAN_CCCR_TEST_Msk       (0x1UL << FDCAN_CCCR_TEST_Pos)               /*!< 0x00000080 */
+#define FDCAN_CCCR_TEST           FDCAN_CCCR_TEST_Msk                          /*!<Test Mode Enable                         */
+#define FDCAN_CCCR_FDOE_Pos       (8U)
+#define FDCAN_CCCR_FDOE_Msk       (0x1UL << FDCAN_CCCR_FDOE_Pos)               /*!< 0x00000100 */
+#define FDCAN_CCCR_FDOE           FDCAN_CCCR_FDOE_Msk                          /*!<FD Operation Enable                      */
+#define FDCAN_CCCR_BRSE_Pos       (9U)
+#define FDCAN_CCCR_BRSE_Msk       (0x1UL << FDCAN_CCCR_BRSE_Pos)               /*!< 0x00000200 */
+#define FDCAN_CCCR_BRSE           FDCAN_CCCR_BRSE_Msk                          /*!<FDCAN Bit Rate Switching                 */
+#define FDCAN_CCCR_PXHD_Pos       (12U)
+#define FDCAN_CCCR_PXHD_Msk       (0x1UL << FDCAN_CCCR_PXHD_Pos)               /*!< 0x00001000 */
+#define FDCAN_CCCR_PXHD           FDCAN_CCCR_PXHD_Msk                          /*!<Protocol Exception Handling Disable      */
+#define FDCAN_CCCR_EFBI_Pos       (13U)
+#define FDCAN_CCCR_EFBI_Msk       (0x1UL << FDCAN_CCCR_EFBI_Pos)               /*!< 0x00002000 */
+#define FDCAN_CCCR_EFBI           FDCAN_CCCR_EFBI_Msk                          /*!<Edge Filtering during Bus Integration    */
+#define FDCAN_CCCR_TXP_Pos        (14U)
+#define FDCAN_CCCR_TXP_Msk        (0x1UL << FDCAN_CCCR_TXP_Pos)                /*!< 0x00004000 */
+#define FDCAN_CCCR_TXP            FDCAN_CCCR_TXP_Msk                           /*!<Two CAN bit times Pause                  */
+#define FDCAN_CCCR_NISO_Pos       (15U)
+#define FDCAN_CCCR_NISO_Msk       (0x1UL << FDCAN_CCCR_NISO_Pos)               /*!< 0x00008000 */
+#define FDCAN_CCCR_NISO           FDCAN_CCCR_NISO_Msk                          /*!<Non ISO Operation                        */
+
+/*****************  Bit definition for FDCAN_NBTP register  ********************/
+#define FDCAN_NBTP_NTSEG2_Pos     (0U)
+#define FDCAN_NBTP_NTSEG2_Msk     (0x7FUL << FDCAN_NBTP_NTSEG2_Pos)            /*!< 0x0000007F */
+#define FDCAN_NBTP_NTSEG2         FDCAN_NBTP_NTSEG2_Msk                        /*!<Nominal Time segment after sample point  */
+#define FDCAN_NBTP_NTSEG1_Pos     (8U)
+#define FDCAN_NBTP_NTSEG1_Msk     (0xFFUL << FDCAN_NBTP_NTSEG1_Pos)            /*!< 0x0000FF00 */
+#define FDCAN_NBTP_NTSEG1         FDCAN_NBTP_NTSEG1_Msk                        /*!<Nominal Time segment before sample point */
+#define FDCAN_NBTP_NBRP_Pos       (16U)
+#define FDCAN_NBTP_NBRP_Msk       (0x1FFUL << FDCAN_NBTP_NBRP_Pos)             /*!< 0x01FF0000 */
+#define FDCAN_NBTP_NBRP           FDCAN_NBTP_NBRP_Msk                          /*!<Bit Rate Prescaler                       */
+#define FDCAN_NBTP_NSJW_Pos       (25U)
+#define FDCAN_NBTP_NSJW_Msk       (0x7FUL << FDCAN_NBTP_NSJW_Pos)              /*!< 0xFE000000 */
+#define FDCAN_NBTP_NSJW           FDCAN_NBTP_NSJW_Msk                          /*!<Nominal (Re)Synchronization Jump Width   */
+
+/*****************  Bit definition for FDCAN_TSCC register  ********************/
+#define FDCAN_TSCC_TSS_Pos        (0U)
+#define FDCAN_TSCC_TSS_Msk        (0x3UL << FDCAN_TSCC_TSS_Pos)                /*!< 0x00000003 */
+#define FDCAN_TSCC_TSS            FDCAN_TSCC_TSS_Msk                           /*!<Timestamp Select                         */
+#define FDCAN_TSCC_TCP_Pos        (16U)
+#define FDCAN_TSCC_TCP_Msk        (0xFUL << FDCAN_TSCC_TCP_Pos)                /*!< 0x000F0000 */
+#define FDCAN_TSCC_TCP            FDCAN_TSCC_TCP_Msk                           /*!<Timestamp Counter Prescaler              */
+
+/*****************  Bit definition for FDCAN_TSCV register  ********************/
+#define FDCAN_TSCV_TSC_Pos        (0U)
+#define FDCAN_TSCV_TSC_Msk        (0xFFFFUL << FDCAN_TSCV_TSC_Pos)             /*!< 0x0000FFFF */
+#define FDCAN_TSCV_TSC            FDCAN_TSCV_TSC_Msk                           /*!<Timestamp Counter                        */
+
+/*****************  Bit definition for FDCAN_TOCC register  ********************/
+#define FDCAN_TOCC_ETOC_Pos       (0U)
+#define FDCAN_TOCC_ETOC_Msk       (0x1UL << FDCAN_TOCC_ETOC_Pos)               /*!< 0x00000001 */
+#define FDCAN_TOCC_ETOC           FDCAN_TOCC_ETOC_Msk                          /*!<Enable Timeout Counter                   */
+#define FDCAN_TOCC_TOS_Pos        (1U)
+#define FDCAN_TOCC_TOS_Msk        (0x3UL << FDCAN_TOCC_TOS_Pos)                /*!< 0x00000006 */
+#define FDCAN_TOCC_TOS            FDCAN_TOCC_TOS_Msk                           /*!<Timeout Select                           */
+#define FDCAN_TOCC_TOP_Pos        (16U)
+#define FDCAN_TOCC_TOP_Msk        (0xFFFFUL << FDCAN_TOCC_TOP_Pos)             /*!< 0xFFFF0000 */
+#define FDCAN_TOCC_TOP            FDCAN_TOCC_TOP_Msk                           /*!<Timeout Period                           */
+
+/*****************  Bit definition for FDCAN_TOCV register  ********************/
+#define FDCAN_TOCV_TOC_Pos        (0U)
+#define FDCAN_TOCV_TOC_Msk        (0xFFFFUL << FDCAN_TOCV_TOC_Pos)             /*!< 0x0000FFFF */
+#define FDCAN_TOCV_TOC            FDCAN_TOCV_TOC_Msk                           /*!<Timeout Counter                          */
+
+/*****************  Bit definition for FDCAN_ECR register  *********************/
+#define FDCAN_ECR_TEC_Pos         (0U)
+#define FDCAN_ECR_TEC_Msk         (0xFFUL << FDCAN_ECR_TEC_Pos)                /*!< 0x000000FF */
+#define FDCAN_ECR_TEC             FDCAN_ECR_TEC_Msk                            /*!<Transmit Error Counter                   */
+#define FDCAN_ECR_REC_Pos         (8U)
+#define FDCAN_ECR_REC_Msk         (0x7FUL << FDCAN_ECR_REC_Pos)                /*!< 0x00007F00 */
+#define FDCAN_ECR_REC             FDCAN_ECR_REC_Msk                            /*!<Receive Error Counter                    */
+#define FDCAN_ECR_RP_Pos          (15U)
+#define FDCAN_ECR_RP_Msk          (0x1UL << FDCAN_ECR_RP_Pos)                  /*!< 0x00008000 */
+#define FDCAN_ECR_RP              FDCAN_ECR_RP_Msk                             /*!<Receive Error Passive                    */
+#define FDCAN_ECR_CEL_Pos         (16U)
+#define FDCAN_ECR_CEL_Msk         (0xFFUL << FDCAN_ECR_CEL_Pos)                /*!< 0x00FF0000 */
+#define FDCAN_ECR_CEL             FDCAN_ECR_CEL_Msk                            /*!<CAN Error Logging                        */
+
+/*****************  Bit definition for FDCAN_PSR register  *********************/
+#define FDCAN_PSR_LEC_Pos         (0U)
+#define FDCAN_PSR_LEC_Msk         (0x7UL << FDCAN_PSR_LEC_Pos)                 /*!< 0x00000007 */
+#define FDCAN_PSR_LEC             FDCAN_PSR_LEC_Msk                            /*!<Last Error Code                          */
+#define FDCAN_PSR_ACT_Pos         (3U)
+#define FDCAN_PSR_ACT_Msk         (0x3UL << FDCAN_PSR_ACT_Pos)                 /*!< 0x00000018 */
+#define FDCAN_PSR_ACT             FDCAN_PSR_ACT_Msk                            /*!<Activity                                 */
+#define FDCAN_PSR_EP_Pos          (5U)
+#define FDCAN_PSR_EP_Msk          (0x1UL << FDCAN_PSR_EP_Pos)                  /*!< 0x00000020 */
+#define FDCAN_PSR_EP              FDCAN_PSR_EP_Msk                             /*!<Error Passive                            */
+#define FDCAN_PSR_EW_Pos          (6U)
+#define FDCAN_PSR_EW_Msk          (0x1UL << FDCAN_PSR_EW_Pos)                  /*!< 0x00000040 */
+#define FDCAN_PSR_EW              FDCAN_PSR_EW_Msk                             /*!<Warning Status                           */
+#define FDCAN_PSR_BO_Pos          (7U)
+#define FDCAN_PSR_BO_Msk          (0x1UL << FDCAN_PSR_BO_Pos)                  /*!< 0x00000080 */
+#define FDCAN_PSR_BO              FDCAN_PSR_BO_Msk                             /*!<Bus_Off Status                           */
+#define FDCAN_PSR_DLEC_Pos        (8U)
+#define FDCAN_PSR_DLEC_Msk        (0x7UL << FDCAN_PSR_DLEC_Pos)                /*!< 0x00000700 */
+#define FDCAN_PSR_DLEC            FDCAN_PSR_DLEC_Msk                           /*!<Data Last Error Code                     */
+#define FDCAN_PSR_RESI_Pos        (11U)
+#define FDCAN_PSR_RESI_Msk        (0x1UL << FDCAN_PSR_RESI_Pos)                /*!< 0x00000800 */
+#define FDCAN_PSR_RESI            FDCAN_PSR_RESI_Msk                           /*!<ESI flag of last received FDCAN Message  */
+#define FDCAN_PSR_RBRS_Pos        (12U)
+#define FDCAN_PSR_RBRS_Msk        (0x1UL << FDCAN_PSR_RBRS_Pos)                /*!< 0x00001000 */
+#define FDCAN_PSR_RBRS            FDCAN_PSR_RBRS_Msk                           /*!<BRS flag of last received FDCAN Message  */
+#define FDCAN_PSR_REDL_Pos        (13U)
+#define FDCAN_PSR_REDL_Msk        (0x1UL << FDCAN_PSR_REDL_Pos)                /*!< 0x00002000 */
+#define FDCAN_PSR_REDL            FDCAN_PSR_REDL_Msk                           /*!<Received FDCAN Message                   */
+#define FDCAN_PSR_PXE_Pos         (14U)
+#define FDCAN_PSR_PXE_Msk         (0x1UL << FDCAN_PSR_PXE_Pos)                 /*!< 0x00004000 */
+#define FDCAN_PSR_PXE             FDCAN_PSR_PXE_Msk                            /*!<Protocol Exception Event                 */
+#define FDCAN_PSR_TDCV_Pos        (16U)
+#define FDCAN_PSR_TDCV_Msk        (0x7FUL << FDCAN_PSR_TDCV_Pos)               /*!< 0x007F0000 */
+#define FDCAN_PSR_TDCV            FDCAN_PSR_TDCV_Msk                           /*!<Transmitter Delay Compensation Value     */
+
+/*****************  Bit definition for FDCAN_TDCR register  ********************/
+#define FDCAN_TDCR_TDCF_Pos       (0U)
+#define FDCAN_TDCR_TDCF_Msk       (0x7FUL << FDCAN_TDCR_TDCF_Pos)              /*!< 0x0000007F */
+#define FDCAN_TDCR_TDCF           FDCAN_TDCR_TDCF_Msk                          /*!<Transmitter Delay Compensation Filter    */
+#define FDCAN_TDCR_TDCO_Pos       (8U)
+#define FDCAN_TDCR_TDCO_Msk       (0x7FUL << FDCAN_TDCR_TDCO_Pos)              /*!< 0x00007F00 */
+#define FDCAN_TDCR_TDCO           FDCAN_TDCR_TDCO_Msk                          /*!<Transmitter Delay Compensation Offset    */
+
+/*****************  Bit definition for FDCAN_IR register  **********************/
+#define FDCAN_IR_RF0N_Pos         (0U)
+#define FDCAN_IR_RF0N_Msk         (0x1UL << FDCAN_IR_RF0N_Pos)                 /*!< 0x00000001 */
+#define FDCAN_IR_RF0N             FDCAN_IR_RF0N_Msk                            /*!<Rx FIFO 0 New Message                    */
+#define FDCAN_IR_RF0F_Pos         (1U)
+#define FDCAN_IR_RF0F_Msk         (0x1UL << FDCAN_IR_RF0F_Pos)                 /*!< 0x00000002 */
+#define FDCAN_IR_RF0F             FDCAN_IR_RF0F_Msk                            /*!<Rx FIFO 0 Full                           */
+#define FDCAN_IR_RF0L_Pos         (2U)
+#define FDCAN_IR_RF0L_Msk         (0x1UL << FDCAN_IR_RF0L_Pos)                 /*!< 0x00000004 */
+#define FDCAN_IR_RF0L             FDCAN_IR_RF0L_Msk                            /*!<Rx FIFO 0 Message Lost                   */
+#define FDCAN_IR_RF1N_Pos         (3U)
+#define FDCAN_IR_RF1N_Msk         (0x1UL << FDCAN_IR_RF1N_Pos)                 /*!< 0x00000008 */
+#define FDCAN_IR_RF1N             FDCAN_IR_RF1N_Msk                            /*!<Rx FIFO 1 New Message                    */
+#define FDCAN_IR_RF1F_Pos         (4U)
+#define FDCAN_IR_RF1F_Msk         (0x1UL << FDCAN_IR_RF1F_Pos)                 /*!< 0x00000010 */
+#define FDCAN_IR_RF1F             FDCAN_IR_RF1F_Msk                            /*!<Rx FIFO 1 Full                           */
+#define FDCAN_IR_RF1L_Pos         (5U)
+#define FDCAN_IR_RF1L_Msk         (0x1UL << FDCAN_IR_RF1L_Pos)                 /*!< 0x00000020 */
+#define FDCAN_IR_RF1L             FDCAN_IR_RF1L_Msk                            /*!<Rx FIFO 1 Message Lost                   */
+#define FDCAN_IR_HPM_Pos          (6U)
+#define FDCAN_IR_HPM_Msk          (0x1UL << FDCAN_IR_HPM_Pos)                  /*!< 0x00000040 */
+#define FDCAN_IR_HPM              FDCAN_IR_HPM_Msk                             /*!<High Priority Message                    */
+#define FDCAN_IR_TC_Pos           (7U)
+#define FDCAN_IR_TC_Msk           (0x1UL << FDCAN_IR_TC_Pos)                   /*!< 0x00000080 */
+#define FDCAN_IR_TC               FDCAN_IR_TC_Msk                              /*!<Transmission Completed                   */
+#define FDCAN_IR_TCF_Pos          (8U)
+#define FDCAN_IR_TCF_Msk          (0x1UL << FDCAN_IR_TCF_Pos)                  /*!< 0x00000100 */
+#define FDCAN_IR_TCF              FDCAN_IR_TCF_Msk                             /*!<Transmission Cancellation Finished       */
+#define FDCAN_IR_TFE_Pos          (9U)
+#define FDCAN_IR_TFE_Msk          (0x1UL << FDCAN_IR_TFE_Pos)                  /*!< 0x00000200 */
+#define FDCAN_IR_TFE              FDCAN_IR_TFE_Msk                             /*!<Tx FIFO Empty                            */
+#define FDCAN_IR_TEFN_Pos         (10U)
+#define FDCAN_IR_TEFN_Msk         (0x1UL << FDCAN_IR_TEFN_Pos)                 /*!< 0x00000400 */
+#define FDCAN_IR_TEFN             FDCAN_IR_TEFN_Msk                            /*!<Tx Event FIFO New Entry                  */
+#define FDCAN_IR_TEFF_Pos         (11U)
+#define FDCAN_IR_TEFF_Msk         (0x1UL << FDCAN_IR_TEFF_Pos)                 /*!< 0x00000800 */
+#define FDCAN_IR_TEFF             FDCAN_IR_TEFF_Msk                            /*!<Tx Event FIFO Full                       */
+#define FDCAN_IR_TEFL_Pos         (12U)
+#define FDCAN_IR_TEFL_Msk         (0x1UL << FDCAN_IR_TEFL_Pos)                 /*!< 0x00001000 */
+#define FDCAN_IR_TEFL             FDCAN_IR_TEFL_Msk                            /*!<Tx Event FIFO Element Lost               */
+#define FDCAN_IR_TSW_Pos          (13U)
+#define FDCAN_IR_TSW_Msk          (0x1UL << FDCAN_IR_TSW_Pos)                  /*!< 0x00002000 */
+#define FDCAN_IR_TSW              FDCAN_IR_TSW_Msk                             /*!<Timestamp Wraparound                     */
+#define FDCAN_IR_MRAF_Pos         (14U)
+#define FDCAN_IR_MRAF_Msk         (0x1UL << FDCAN_IR_MRAF_Pos)                 /*!< 0x00004000 */
+#define FDCAN_IR_MRAF             FDCAN_IR_MRAF_Msk                            /*!<Message RAM Access Failure               */
+#define FDCAN_IR_TOO_Pos          (15U)
+#define FDCAN_IR_TOO_Msk          (0x1UL << FDCAN_IR_TOO_Pos)                  /*!< 0x00008000 */
+#define FDCAN_IR_TOO              FDCAN_IR_TOO_Msk                             /*!<Timeout Occurred                         */
+#define FDCAN_IR_ELO_Pos          (16U)
+#define FDCAN_IR_ELO_Msk          (0x1UL << FDCAN_IR_ELO_Pos)                  /*!< 0x00010000 */
+#define FDCAN_IR_ELO              FDCAN_IR_ELO_Msk                             /*!<Error Logging Overflow                   */
+#define FDCAN_IR_EP_Pos           (17U)
+#define FDCAN_IR_EP_Msk           (0x1UL << FDCAN_IR_EP_Pos)                   /*!< 0x00020000 */
+#define FDCAN_IR_EP               FDCAN_IR_EP_Msk                              /*!<Error Passive                            */
+#define FDCAN_IR_EW_Pos           (18U)
+#define FDCAN_IR_EW_Msk           (0x1UL << FDCAN_IR_EW_Pos)                   /*!< 0x00040000 */
+#define FDCAN_IR_EW               FDCAN_IR_EW_Msk                              /*!<Warning Status                           */
+#define FDCAN_IR_BO_Pos           (19U)
+#define FDCAN_IR_BO_Msk           (0x1UL << FDCAN_IR_BO_Pos)                   /*!< 0x00080000 */
+#define FDCAN_IR_BO               FDCAN_IR_BO_Msk                              /*!<Bus_Off Status                           */
+#define FDCAN_IR_WDI_Pos          (20U)
+#define FDCAN_IR_WDI_Msk          (0x1UL << FDCAN_IR_WDI_Pos)                  /*!< 0x00100000 */
+#define FDCAN_IR_WDI              FDCAN_IR_WDI_Msk                             /*!<Watchdog Interrupt                       */
+#define FDCAN_IR_PEA_Pos          (21U)
+#define FDCAN_IR_PEA_Msk          (0x1UL << FDCAN_IR_PEA_Pos)                  /*!< 0x00200000 */
+#define FDCAN_IR_PEA              FDCAN_IR_PEA_Msk                             /*!<Protocol Error in Arbitration Phase      */
+#define FDCAN_IR_PED_Pos          (22U)
+#define FDCAN_IR_PED_Msk          (0x1UL << FDCAN_IR_PED_Pos)                  /*!< 0x00400000 */
+#define FDCAN_IR_PED              FDCAN_IR_PED_Msk                             /*!<Protocol Error in Data Phase             */
+#define FDCAN_IR_ARA_Pos          (23U)
+#define FDCAN_IR_ARA_Msk          (0x1UL << FDCAN_IR_ARA_Pos)                  /*!< 0x00800000 */
+#define FDCAN_IR_ARA              FDCAN_IR_ARA_Msk                             /*!<Access to Reserved Address               */
+
+/*****************  Bit definition for FDCAN_IE register  **********************/
+#define FDCAN_IE_RF0NE_Pos        (0U)
+#define FDCAN_IE_RF0NE_Msk        (0x1UL << FDCAN_IE_RF0NE_Pos)                /*!< 0x00000001 */
+#define FDCAN_IE_RF0NE            FDCAN_IE_RF0NE_Msk                           /*!<Rx FIFO 0 New Message Enable             */
+#define FDCAN_IE_RF0FE_Pos        (1U)
+#define FDCAN_IE_RF0FE_Msk        (0x1UL << FDCAN_IE_RF0FE_Pos)                /*!< 0x00000002 */
+#define FDCAN_IE_RF0FE            FDCAN_IE_RF0FE_Msk                           /*!<Rx FIFO 0 Full Enable                    */
+#define FDCAN_IE_RF0LE_Pos        (2U)
+#define FDCAN_IE_RF0LE_Msk        (0x1UL << FDCAN_IE_RF0LE_Pos)                /*!< 0x00000004 */
+#define FDCAN_IE_RF0LE            FDCAN_IE_RF0LE_Msk                           /*!<Rx FIFO 0 Message Lost Enable            */
+#define FDCAN_IE_RF1NE_Pos        (3U)
+#define FDCAN_IE_RF1NE_Msk        (0x1UL << FDCAN_IE_RF1NE_Pos)                /*!< 0x00000008 */
+#define FDCAN_IE_RF1NE            FDCAN_IE_RF1NE_Msk                           /*!<Rx FIFO 1 New Message Enable             */
+#define FDCAN_IE_RF1FE_Pos        (4U)
+#define FDCAN_IE_RF1FE_Msk        (0x1UL << FDCAN_IE_RF1FE_Pos)                /*!< 0x00000010 */
+#define FDCAN_IE_RF1FE            FDCAN_IE_RF1FE_Msk                           /*!<Rx FIFO 1 Full Enable                    */
+#define FDCAN_IE_RF1LE_Pos        (5U)
+#define FDCAN_IE_RF1LE_Msk        (0x1UL << FDCAN_IE_RF1LE_Pos)                /*!< 0x00000020 */
+#define FDCAN_IE_RF1LE            FDCAN_IE_RF1LE_Msk                           /*!<Rx FIFO 1 Message Lost Enable            */
+#define FDCAN_IE_HPME_Pos         (6U)
+#define FDCAN_IE_HPME_Msk         (0x1UL << FDCAN_IE_HPME_Pos)                 /*!< 0x00000040 */
+#define FDCAN_IE_HPME             FDCAN_IE_HPME_Msk                            /*!<High Priority Message Enable             */
+#define FDCAN_IE_TCE_Pos          (7U)
+#define FDCAN_IE_TCE_Msk          (0x1UL << FDCAN_IE_TCE_Pos)                  /*!< 0x00000080 */
+#define FDCAN_IE_TCE              FDCAN_IE_TCE_Msk                             /*!<Transmission Completed Enable            */
+#define FDCAN_IE_TCFE_Pos         (8U)
+#define FDCAN_IE_TCFE_Msk         (0x1UL << FDCAN_IE_TCFE_Pos)                 /*!< 0x00000100 */
+#define FDCAN_IE_TCFE             FDCAN_IE_TCFE_Msk                            /*!<Transmission Cancellation Finished Enable*/
+#define FDCAN_IE_TFEE_Pos         (9U)
+#define FDCAN_IE_TFEE_Msk         (0x1UL << FDCAN_IE_TFEE_Pos)                 /*!< 0x00000200 */
+#define FDCAN_IE_TFEE             FDCAN_IE_TFEE_Msk                            /*!<Tx FIFO Empty Enable                     */
+#define FDCAN_IE_TEFNE_Pos        (10U)
+#define FDCAN_IE_TEFNE_Msk        (0x1UL << FDCAN_IE_TEFNE_Pos)                /*!< 0x00000400 */
+#define FDCAN_IE_TEFNE            FDCAN_IE_TEFNE_Msk                           /*!<Tx Event FIFO New Entry Enable           */
+#define FDCAN_IE_TEFFE_Pos        (11U)
+#define FDCAN_IE_TEFFE_Msk        (0x1UL << FDCAN_IE_TEFFE_Pos)                /*!< 0x00000800 */
+#define FDCAN_IE_TEFFE            FDCAN_IE_TEFFE_Msk                           /*!<Tx Event FIFO Full Enable                */
+#define FDCAN_IE_TEFLE_Pos        (12U)
+#define FDCAN_IE_TEFLE_Msk        (0x1UL << FDCAN_IE_TEFLE_Pos)                /*!< 0x00001000 */
+#define FDCAN_IE_TEFLE            FDCAN_IE_TEFLE_Msk                           /*!<Tx Event FIFO Element Lost Enable        */
+#define FDCAN_IE_TSWE_Pos         (13U)
+#define FDCAN_IE_TSWE_Msk         (0x1UL << FDCAN_IE_TSWE_Pos)                 /*!< 0x00002000 */
+#define FDCAN_IE_TSWE             FDCAN_IE_TSWE_Msk                            /*!<Timestamp Wraparound Enable              */
+#define FDCAN_IE_MRAFE_Pos        (14U)
+#define FDCAN_IE_MRAFE_Msk        (0x1UL << FDCAN_IE_MRAFE_Pos)                /*!< 0x00004000 */
+#define FDCAN_IE_MRAFE            FDCAN_IE_MRAFE_Msk                           /*!<Message RAM Access Failure Enable        */
+#define FDCAN_IE_TOOE_Pos         (15U)
+#define FDCAN_IE_TOOE_Msk         (0x1UL << FDCAN_IE_TOOE_Pos)                 /*!< 0x00008000 */
+#define FDCAN_IE_TOOE             FDCAN_IE_TOOE_Msk                            /*!<Timeout Occurred Enable                  */
+#define FDCAN_IE_ELOE_Pos         (16U)
+#define FDCAN_IE_ELOE_Msk         (0x1UL << FDCAN_IE_ELOE_Pos)                 /*!< 0x00010000 */
+#define FDCAN_IE_ELOE             FDCAN_IE_ELOE_Msk                            /*!<Error Logging Overflow Enable            */
+#define FDCAN_IE_EPE_Pos          (17U)
+#define FDCAN_IE_EPE_Msk          (0x1UL << FDCAN_IE_EPE_Pos)                  /*!< 0x00020000 */
+#define FDCAN_IE_EPE              FDCAN_IE_EPE_Msk                             /*!<Error Passive Enable                     */
+#define FDCAN_IE_EWE_Pos          (18U)
+#define FDCAN_IE_EWE_Msk          (0x1UL << FDCAN_IE_EWE_Pos)                  /*!< 0x00040000 */
+#define FDCAN_IE_EWE              FDCAN_IE_EWE_Msk                             /*!<Warning Status Enable                    */
+#define FDCAN_IE_BOE_Pos          (19U)
+#define FDCAN_IE_BOE_Msk          (0x1UL << FDCAN_IE_BOE_Pos)                  /*!< 0x00080000 */
+#define FDCAN_IE_BOE              FDCAN_IE_BOE_Msk                             /*!<Bus_Off Status Enable                    */
+#define FDCAN_IE_WDIE_Pos         (20U)
+#define FDCAN_IE_WDIE_Msk         (0x1UL << FDCAN_IE_WDIE_Pos)                 /*!< 0x00100000 */
+#define FDCAN_IE_WDIE             FDCAN_IE_WDIE_Msk                            /*!<Watchdog Interrupt Enable                */
+#define FDCAN_IE_PEAE_Pos         (21U)
+#define FDCAN_IE_PEAE_Msk         (0x1UL << FDCAN_IE_PEAE_Pos)                 /*!< 0x00200000 */
+#define FDCAN_IE_PEAE             FDCAN_IE_PEAE_Msk                            /*!<Protocol Error in Arbitration Phase Enable*/
+#define FDCAN_IE_PEDE_Pos         (22U)
+#define FDCAN_IE_PEDE_Msk         (0x1UL << FDCAN_IE_PEDE_Pos)                 /*!< 0x00400000 */
+#define FDCAN_IE_PEDE             FDCAN_IE_PEDE_Msk                            /*!<Protocol Error in Data Phase Enable      */
+#define FDCAN_IE_ARAE_Pos         (23U)
+#define FDCAN_IE_ARAE_Msk         (0x1UL << FDCAN_IE_ARAE_Pos)                 /*!< 0x00800000 */
+#define FDCAN_IE_ARAE             FDCAN_IE_ARAE_Msk                            /*!<Access to Reserved Address Enable        */
+
+/*****************  Bit definition for FDCAN_ILS register  **********************/
+#define FDCAN_ILS_RXFIFO0_Pos     (0U)
+#define FDCAN_ILS_RXFIFO0_Msk     (0x1UL << FDCAN_ILS_RXFIFO0_Pos)             /*!< 0x00000001 */
+#define FDCAN_ILS_RXFIFO0         FDCAN_ILS_RXFIFO0_Msk                        /*!<Rx FIFO 0 Message Lost
+                                                                                   Rx FIFO 0 is Full
+                                                                                   Rx FIFO 0 Has New Message                */
+#define FDCAN_ILS_RXFIFO1_Pos     (1U)
+#define FDCAN_ILS_RXFIFO1_Msk     (0x1UL << FDCAN_ILS_RXFIFO1_Pos)             /*!< 0x00000002 */
+#define FDCAN_ILS_RXFIFO1         FDCAN_ILS_RXFIFO1_Msk                        /*!<Rx FIFO 1 Message Lost
+                                                                                   Rx FIFO 1 is Full
+                                                                                   Rx FIFO 1 Has New Message                */
+#define FDCAN_ILS_SMSG_Pos        (2U)
+#define FDCAN_ILS_SMSG_Msk        (0x1UL << FDCAN_ILS_SMSG_Pos)                /*!< 0x00000004 */
+#define FDCAN_ILS_SMSG            FDCAN_ILS_SMSG_Msk                           /*!<Transmission Cancellation Finished
+                                                                                   Transmission Completed
+                                                                                   High Priority Message                    */
+#define FDCAN_ILS_TFERR_Pos       (3U)
+#define FDCAN_ILS_TFERR_Msk       (0x1UL << FDCAN_ILS_TFERR_Pos)               /*!< 0x00000008 */
+#define FDCAN_ILS_TFERR           FDCAN_ILS_TFERR_Msk                          /*!<Tx Event FIFO Element Lost
+                                                                                   Tx Event FIFO Full
+                                                                                   Tx Event FIFO New Entry
+                                                                                   Tx FIFO Empty Interrupt Line             */
+#define FDCAN_ILS_MISC_Pos        (4U)
+#define FDCAN_ILS_MISC_Msk        (0x1UL << FDCAN_ILS_MISC_Pos)                /*!< 0x00000010 */
+#define FDCAN_ILS_MISC            FDCAN_ILS_MISC_Msk                           /*!<Timeout Occurred
+                                                                                    Message RAM Access Failure
+                                                                                    Timestamp Wraparound                    */
+#define FDCAN_ILS_BERR_Pos        (5U)
+#define FDCAN_ILS_BERR_Msk        (0x1UL << FDCAN_ILS_BERR_Pos)                /*!< 0x00000020 */
+#define FDCAN_ILS_BERR            FDCAN_ILS_BERR_Msk                           /*!<Error Passive
+                                                                                   Error Logging Overflow                   */
+#define FDCAN_ILS_PERR_Pos        (6U)
+#define FDCAN_ILS_PERR_Msk        (0x1UL << FDCAN_ILS_PERR_Pos)                /*!< 0x00000040 */
+#define FDCAN_ILS_PERR            FDCAN_ILS_PERR_Msk                           /*!<Access to Reserved Address Line
+                                                                                   Protocol Error in Data Phase Line
+                                                                                   Protocol Error in Arbitration Phase Line
+                                                                                   Watchdog Interrupt Line
+                                                                                   Bus_Off Status
+                                                                                   Warning Status                           */
+
+/*****************  Bit definition for FDCAN_ILE register  **********************/
+#define FDCAN_ILE_EINT0_Pos       (0U)
+#define FDCAN_ILE_EINT0_Msk       (0x1UL << FDCAN_ILE_EINT0_Pos)               /*!< 0x00000001 */
+#define FDCAN_ILE_EINT0           FDCAN_ILE_EINT0_Msk                          /*!<Enable Interrupt Line 0                  */
+#define FDCAN_ILE_EINT1_Pos       (1U)
+#define FDCAN_ILE_EINT1_Msk       (0x1UL << FDCAN_ILE_EINT1_Pos)               /*!< 0x00000002 */
+#define FDCAN_ILE_EINT1           FDCAN_ILE_EINT1_Msk                          /*!<Enable Interrupt Line 1                  */
+
+/*****************  Bit definition for FDCAN_RXGFC register  ********************/
+#define FDCAN_RXGFC_RRFE_Pos      (0U)
+#define FDCAN_RXGFC_RRFE_Msk      (0x1UL << FDCAN_RXGFC_RRFE_Pos)              /*!< 0x00000001 */
+#define FDCAN_RXGFC_RRFE          FDCAN_RXGFC_RRFE_Msk                         /*!<Reject Remote Frames Extended            */
+#define FDCAN_RXGFC_RRFS_Pos      (1U)
+#define FDCAN_RXGFC_RRFS_Msk      (0x1UL << FDCAN_RXGFC_RRFS_Pos)              /*!< 0x00000002 */
+#define FDCAN_RXGFC_RRFS          FDCAN_RXGFC_RRFS_Msk                         /*!<Reject Remote Frames Standard            */
+#define FDCAN_RXGFC_ANFE_Pos      (2U)
+#define FDCAN_RXGFC_ANFE_Msk      (0x3UL << FDCAN_RXGFC_ANFE_Pos)              /*!< 0x0000000C */
+#define FDCAN_RXGFC_ANFE          FDCAN_RXGFC_ANFE_Msk                         /*!<Accept Non-matching Frames Extended      */
+#define FDCAN_RXGFC_ANFS_Pos      (4U)
+#define FDCAN_RXGFC_ANFS_Msk      (0x3UL << FDCAN_RXGFC_ANFS_Pos)              /*!< 0x00000030 */
+#define FDCAN_RXGFC_ANFS          FDCAN_RXGFC_ANFS_Msk                         /*!<Accept Non-matching Frames Standard      */
+#define FDCAN_RXGFC_F1OM_Pos      (8U)
+#define FDCAN_RXGFC_F1OM_Msk      (0x1UL << FDCAN_RXGFC_F1OM_Pos)              /*!< 0x00000100 */
+#define FDCAN_RXGFC_F1OM          FDCAN_RXGFC_F1OM_Msk                         /*!<FIFO 1 operation mode                    */
+#define FDCAN_RXGFC_F0OM_Pos      (9U)
+#define FDCAN_RXGFC_F0OM_Msk      (0x1UL << FDCAN_RXGFC_F0OM_Pos)              /*!< 0x00000200 */
+#define FDCAN_RXGFC_F0OM          FDCAN_RXGFC_F0OM_Msk                         /*!<FIFO 0 operation mode                    */
+#define FDCAN_RXGFC_LSS_Pos       (16U)
+#define FDCAN_RXGFC_LSS_Msk       (0x1FUL << FDCAN_RXGFC_LSS_Pos)              /*!< 0x001F0000 */
+#define FDCAN_RXGFC_LSS           FDCAN_RXGFC_LSS_Msk                          /*!<List Size Standard                       */
+#define FDCAN_RXGFC_LSE_Pos       (24U)
+#define FDCAN_RXGFC_LSE_Msk       (0xFUL << FDCAN_RXGFC_LSE_Pos)               /*!< 0x0F000000 */
+#define FDCAN_RXGFC_LSE           FDCAN_RXGFC_LSE_Msk                          /*!<List Size Extended                       */
+
+/*****************  Bit definition for FDCAN_XIDAM register  ********************/
+#define FDCAN_XIDAM_EIDM_Pos      (0U)
+#define FDCAN_XIDAM_EIDM_Msk      (0x1FFFFFFFUL << FDCAN_XIDAM_EIDM_Pos)       /*!< 0x1FFFFFFF */
+#define FDCAN_XIDAM_EIDM          FDCAN_XIDAM_EIDM_Msk                         /*!<Extended ID Mask                         */
+
+/*****************  Bit definition for FDCAN_HPMS register  *********************/
+#define FDCAN_HPMS_BIDX_Pos       (0U)
+#define FDCAN_HPMS_BIDX_Msk       (0x7UL << FDCAN_HPMS_BIDX_Pos)               /*!< 0x00000007 */
+#define FDCAN_HPMS_BIDX           FDCAN_HPMS_BIDX_Msk                          /*!<Buffer Index                             */
+#define FDCAN_HPMS_MSI_Pos        (6U)
+#define FDCAN_HPMS_MSI_Msk        (0x3UL << FDCAN_HPMS_MSI_Pos)                /*!< 0x000000C0 */
+#define FDCAN_HPMS_MSI            FDCAN_HPMS_MSI_Msk                           /*!<Message Storage Indicator                */
+#define FDCAN_HPMS_FIDX_Pos       (8U)
+#define FDCAN_HPMS_FIDX_Msk       (0x1FUL << FDCAN_HPMS_FIDX_Pos)              /*!< 0x00001F00 */
+#define FDCAN_HPMS_FIDX           FDCAN_HPMS_FIDX_Msk                          /*!<Filter Index                             */
+#define FDCAN_HPMS_FLST_Pos       (15U)
+#define FDCAN_HPMS_FLST_Msk       (0x1UL << FDCAN_HPMS_FLST_Pos)               /*!< 0x00008000 */
+#define FDCAN_HPMS_FLST           FDCAN_HPMS_FLST_Msk                          /*!<Filter List                              */
+
+/*****************  Bit definition for FDCAN_RXF0S register  ********************/
+#define FDCAN_RXF0S_F0FL_Pos      (0U)
+#define FDCAN_RXF0S_F0FL_Msk      (0xFUL << FDCAN_RXF0S_F0FL_Pos)              /*!< 0x0000000F */
+#define FDCAN_RXF0S_F0FL          FDCAN_RXF0S_F0FL_Msk                         /*!<Rx FIFO 0 Fill Level                     */
+#define FDCAN_RXF0S_F0GI_Pos      (8U)
+#define FDCAN_RXF0S_F0GI_Msk      (0x3UL << FDCAN_RXF0S_F0GI_Pos)              /*!< 0x00000300 */
+#define FDCAN_RXF0S_F0GI          FDCAN_RXF0S_F0GI_Msk                         /*!<Rx FIFO 0 Get Index                      */
+#define FDCAN_RXF0S_F0PI_Pos      (16U)
+#define FDCAN_RXF0S_F0PI_Msk      (0x3UL << FDCAN_RXF0S_F0PI_Pos)              /*!< 0x00030000 */
+#define FDCAN_RXF0S_F0PI          FDCAN_RXF0S_F0PI_Msk                         /*!<Rx FIFO 0 Put Index                      */
+#define FDCAN_RXF0S_F0F_Pos       (24U)
+#define FDCAN_RXF0S_F0F_Msk       (0x1UL << FDCAN_RXF0S_F0F_Pos)               /*!< 0x01000000 */
+#define FDCAN_RXF0S_F0F           FDCAN_RXF0S_F0F_Msk                          /*!<Rx FIFO 0 Full                           */
+#define FDCAN_RXF0S_RF0L_Pos      (25U)
+#define FDCAN_RXF0S_RF0L_Msk      (0x1UL << FDCAN_RXF0S_RF0L_Pos)              /*!< 0x02000000 */
+#define FDCAN_RXF0S_RF0L          FDCAN_RXF0S_RF0L_Msk                         /*!<Rx FIFO 0 Message Lost                   */
+
+/*****************  Bit definition for FDCAN_RXF0A register  ********************/
+#define FDCAN_RXF0A_F0AI_Pos      (0U)
+#define FDCAN_RXF0A_F0AI_Msk      (0x7UL << FDCAN_RXF0A_F0AI_Pos)              /*!< 0x00000007 */
+#define FDCAN_RXF0A_F0AI          FDCAN_RXF0A_F0AI_Msk                         /*!<Rx FIFO 0 Acknowledge Index              */
+
+/*****************  Bit definition for FDCAN_RXF1S register  ********************/
+#define FDCAN_RXF1S_F1FL_Pos      (0U)
+#define FDCAN_RXF1S_F1FL_Msk      (0xFUL << FDCAN_RXF1S_F1FL_Pos)              /*!< 0x0000000F */
+#define FDCAN_RXF1S_F1FL          FDCAN_RXF1S_F1FL_Msk                         /*!<Rx FIFO 1 Fill Level                     */
+#define FDCAN_RXF1S_F1GI_Pos      (8U)
+#define FDCAN_RXF1S_F1GI_Msk      (0x3UL << FDCAN_RXF1S_F1GI_Pos)              /*!< 0x00000300 */
+#define FDCAN_RXF1S_F1GI          FDCAN_RXF1S_F1GI_Msk                         /*!<Rx FIFO 1 Get Index                      */
+#define FDCAN_RXF1S_F1PI_Pos      (16U)
+#define FDCAN_RXF1S_F1PI_Msk      (0x3UL << FDCAN_RXF1S_F1PI_Pos)              /*!< 0x00030000 */
+#define FDCAN_RXF1S_F1PI          FDCAN_RXF1S_F1PI_Msk                         /*!<Rx FIFO 1 Put Index                      */
+#define FDCAN_RXF1S_F1F_Pos       (24U)
+#define FDCAN_RXF1S_F1F_Msk       (0x1UL << FDCAN_RXF1S_F1F_Pos)               /*!< 0x01000000 */
+#define FDCAN_RXF1S_F1F           FDCAN_RXF1S_F1F_Msk                          /*!<Rx FIFO 1 Full                           */
+#define FDCAN_RXF1S_RF1L_Pos      (25U)
+#define FDCAN_RXF1S_RF1L_Msk      (0x1UL << FDCAN_RXF1S_RF1L_Pos)              /*!< 0x02000000 */
+#define FDCAN_RXF1S_RF1L          FDCAN_RXF1S_RF1L_Msk                         /*!<Rx FIFO 1 Message Lost                   */
+
+/*****************  Bit definition for FDCAN_RXF1A register  ********************/
+#define FDCAN_RXF1A_F1AI_Pos      (0U)
+#define FDCAN_RXF1A_F1AI_Msk      (0x7UL << FDCAN_RXF1A_F1AI_Pos)              /*!< 0x00000007 */
+#define FDCAN_RXF1A_F1AI          FDCAN_RXF1A_F1AI_Msk                         /*!<Rx FIFO 1 Acknowledge Index              */
+
+/*****************  Bit definition for FDCAN_TXBC register  *********************/
+#define FDCAN_TXBC_TFQM_Pos       (24U)
+#define FDCAN_TXBC_TFQM_Msk       (0x1UL << FDCAN_TXBC_TFQM_Pos)               /*!< 0x01000000 */
+#define FDCAN_TXBC_TFQM           FDCAN_TXBC_TFQM_Msk                          /*!<Tx FIFO/Queue Mode                       */
+
+/*****************  Bit definition for FDCAN_TXFQS register  *********************/
+#define FDCAN_TXFQS_TFFL_Pos      (0U)
+#define FDCAN_TXFQS_TFFL_Msk      (0x7UL << FDCAN_TXFQS_TFFL_Pos)              /*!< 0x00000007 */
+#define FDCAN_TXFQS_TFFL          FDCAN_TXFQS_TFFL_Msk                         /*!<Tx FIFO Free Level                       */
+#define FDCAN_TXFQS_TFGI_Pos      (8U)
+#define FDCAN_TXFQS_TFGI_Msk      (0x3UL << FDCAN_TXFQS_TFGI_Pos)              /*!< 0x00000300 */
+#define FDCAN_TXFQS_TFGI          FDCAN_TXFQS_TFGI_Msk                         /*!<Tx FIFO Get Index                        */
+#define FDCAN_TXFQS_TFQPI_Pos     (16U)
+#define FDCAN_TXFQS_TFQPI_Msk     (0x3UL << FDCAN_TXFQS_TFQPI_Pos)             /*!< 0x00030000 */
+#define FDCAN_TXFQS_TFQPI         FDCAN_TXFQS_TFQPI_Msk                        /*!<Tx FIFO/Queue Put Index                  */
+#define FDCAN_TXFQS_TFQF_Pos      (21U)
+#define FDCAN_TXFQS_TFQF_Msk      (0x1UL << FDCAN_TXFQS_TFQF_Pos)              /*!< 0x00200000 */
+#define FDCAN_TXFQS_TFQF          FDCAN_TXFQS_TFQF_Msk                         /*!<Tx FIFO/Queue Full                       */
+
+/*****************  Bit definition for FDCAN_TXBRP register  *********************/
+#define FDCAN_TXBRP_TRP_Pos       (0U)
+#define FDCAN_TXBRP_TRP_Msk       (0x7UL << FDCAN_TXBRP_TRP_Pos)               /*!< 0x00000007 */
+#define FDCAN_TXBRP_TRP           FDCAN_TXBRP_TRP_Msk                          /*!<Transmission Request Pending             */
+
+/*****************  Bit definition for FDCAN_TXBAR register  *********************/
+#define FDCAN_TXBAR_AR_Pos        (0U)
+#define FDCAN_TXBAR_AR_Msk        (0x7UL << FDCAN_TXBAR_AR_Pos)                /*!< 0x00000007 */
+#define FDCAN_TXBAR_AR            FDCAN_TXBAR_AR_Msk                           /*!<Add Request                              */
+
+/*****************  Bit definition for FDCAN_TXBCR register  *********************/
+#define FDCAN_TXBCR_CR_Pos        (0U)
+#define FDCAN_TXBCR_CR_Msk        (0x7UL << FDCAN_TXBCR_CR_Pos)                /*!< 0x00000007 */
+#define FDCAN_TXBCR_CR            FDCAN_TXBCR_CR_Msk                           /*!<Cancellation Request                     */
+
+/*****************  Bit definition for FDCAN_TXBTO register  *********************/
+#define FDCAN_TXBTO_TO_Pos        (0U)
+#define FDCAN_TXBTO_TO_Msk        (0x7UL << FDCAN_TXBTO_TO_Pos)                /*!< 0x00000007 */
+#define FDCAN_TXBTO_TO            FDCAN_TXBTO_TO_Msk                           /*!<Transmission Occurred                    */
+
+/*****************  Bit definition for FDCAN_TXBCF register  *********************/
+#define FDCAN_TXBCF_CF_Pos        (0U)
+#define FDCAN_TXBCF_CF_Msk        (0x7UL << FDCAN_TXBCF_CF_Pos)                /*!< 0x00000007 */
+#define FDCAN_TXBCF_CF            FDCAN_TXBCF_CF_Msk                           /*!<Cancellation Finished                    */
+
+/*****************  Bit definition for FDCAN_TXBTIE register  ********************/
+#define FDCAN_TXBTIE_TIE_Pos      (0U)
+#define FDCAN_TXBTIE_TIE_Msk      (0x7UL << FDCAN_TXBTIE_TIE_Pos)              /*!< 0x00000007 */
+#define FDCAN_TXBTIE_TIE          FDCAN_TXBTIE_TIE_Msk                         /*!<Transmission Interrupt Enable            */
+
+/*****************  Bit definition for FDCAN_ TXBCIE register  *******************/
+#define FDCAN_TXBCIE_CFIE_Pos     (0U)
+#define FDCAN_TXBCIE_CFIE_Msk     (0x7UL << FDCAN_TXBCIE_CFIE_Pos)             /*!< 0x00000007 */
+#define FDCAN_TXBCIE_CFIE         FDCAN_TXBCIE_CFIE_Msk                        /*!<Cancellation Finished Interrupt Enable   */
+
+/*****************  Bit definition for FDCAN_TXEFS register  *********************/
+#define FDCAN_TXEFS_EFFL_Pos      (0U)
+#define FDCAN_TXEFS_EFFL_Msk      (0x7UL << FDCAN_TXEFS_EFFL_Pos)              /*!< 0x00000007 */
+#define FDCAN_TXEFS_EFFL          FDCAN_TXEFS_EFFL_Msk                         /*!<Event FIFO Fill Level                    */
+#define FDCAN_TXEFS_EFGI_Pos      (8U)
+#define FDCAN_TXEFS_EFGI_Msk      (0x3UL << FDCAN_TXEFS_EFGI_Pos)              /*!< 0x00000300 */
+#define FDCAN_TXEFS_EFGI          FDCAN_TXEFS_EFGI_Msk                         /*!<Event FIFO Get Index                     */
+#define FDCAN_TXEFS_EFPI_Pos      (16U)
+#define FDCAN_TXEFS_EFPI_Msk      (0x3UL << FDCAN_TXEFS_EFPI_Pos)              /*!< 0x00030000 */
+#define FDCAN_TXEFS_EFPI          FDCAN_TXEFS_EFPI_Msk                         /*!<Event FIFO Put Index                     */
+#define FDCAN_TXEFS_EFF_Pos       (24U)
+#define FDCAN_TXEFS_EFF_Msk       (0x1UL << FDCAN_TXEFS_EFF_Pos)               /*!< 0x01000000 */
+#define FDCAN_TXEFS_EFF           FDCAN_TXEFS_EFF_Msk                          /*!<Event FIFO Full                          */
+#define FDCAN_TXEFS_TEFL_Pos      (25U)
+#define FDCAN_TXEFS_TEFL_Msk      (0x1UL << FDCAN_TXEFS_TEFL_Pos)              /*!< 0x02000000 */
+#define FDCAN_TXEFS_TEFL          FDCAN_TXEFS_TEFL_Msk                         /*!<Tx Event FIFO Element Lost               */
+
+/*****************  Bit definition for FDCAN_TXEFA register  *********************/
+#define FDCAN_TXEFA_EFAI_Pos      (0U)
+#define FDCAN_TXEFA_EFAI_Msk      (0x3UL << FDCAN_TXEFA_EFAI_Pos)              /*!< 0x00000003 */
+#define FDCAN_TXEFA_EFAI          FDCAN_TXEFA_EFAI_Msk                         /*!<Event FIFO Acknowledge Index             */
+
+
+/*!<FDCAN config registers */
+/*****************  Bit definition for FDCAN_CKDIV register  *********************/
+#define FDCAN_CKDIV_PDIV_Pos      (0U)
+#define FDCAN_CKDIV_PDIV_Msk      (0xFUL << FDCAN_CKDIV_PDIV_Pos)              /*!< 0x0000000F */
+#define FDCAN_CKDIV_PDIV          FDCAN_CKDIV_PDIV_Msk                         /*!<Input Clock Divider                      */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    FLASH                                   */
+/*                                                                            */
+/******************************************************************************/
+#define GPIO_NRST_CONFIG_SUPPORT         /*!< GPIO feature available only on specific devices: Configure NRST pin */
+#define FLASH_SECURABLE_MEMORY_SUPPORT   /*!< Flash feature available only on specific devices: allow to secure memory */
+#define FLASH_PCROP_SUPPORT              /*!< Flash feature available only on specific devices: proprietary code read protection areas selected by option */
+#define FLASH_DBANK_SUPPORT              /*!< Flash feature available only on specific devices: dualbank */
+
+/*******************  Bits definition for FLASH_ACR register  *****************/
+#define FLASH_ACR_LATENCY_Pos                  (0U)
+#define FLASH_ACR_LATENCY_Msk                  (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */
+#define FLASH_ACR_LATENCY                      FLASH_ACR_LATENCY_Msk
+#define FLASH_ACR_LATENCY_0                    (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */
+#define FLASH_ACR_LATENCY_1                    (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */
+#define FLASH_ACR_LATENCY_2                    (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */
+#define FLASH_ACR_PRFTEN_Pos                   (8U)
+#define FLASH_ACR_PRFTEN_Msk                   (0x1UL << FLASH_ACR_PRFTEN_Pos)  /*!< 0x00000100 */
+#define FLASH_ACR_PRFTEN                       FLASH_ACR_PRFTEN_Msk
+#define FLASH_ACR_ICEN_Pos                     (9U)
+#define FLASH_ACR_ICEN_Msk                     (0x1UL << FLASH_ACR_ICEN_Pos)    /*!< 0x00000200 */
+#define FLASH_ACR_ICEN                         FLASH_ACR_ICEN_Msk
+#define FLASH_ACR_ICRST_Pos                    (11U)
+#define FLASH_ACR_ICRST_Msk                    (0x1UL << FLASH_ACR_ICRST_Pos)   /*!< 0x00000800 */
+#define FLASH_ACR_ICRST                        FLASH_ACR_ICRST_Msk
+#define FLASH_ACR_PROGEMPTY_Pos                (16U)
+#define FLASH_ACR_PROGEMPTY_Msk                (0x1UL << FLASH_ACR_PROGEMPTY_Pos) /*!< 0x00010000 */
+#define FLASH_ACR_PROGEMPTY                    FLASH_ACR_PROGEMPTY_Msk
+#define FLASH_ACR_DBG_SWEN_Pos                 (18U)
+#define FLASH_ACR_DBG_SWEN_Msk                 (0x1UL << FLASH_ACR_DBG_SWEN_Pos) /*!< 0x00040000 */
+#define FLASH_ACR_DBG_SWEN                     FLASH_ACR_DBG_SWEN_Msk
+
+/*******************  Bits definition for FLASH_SR register  ******************/
+#define FLASH_SR_EOP_Pos                       (0U)
+#define FLASH_SR_EOP_Msk                       (0x1UL << FLASH_SR_EOP_Pos)      /*!< 0x00000001 */
+#define FLASH_SR_EOP                           FLASH_SR_EOP_Msk
+#define FLASH_SR_OPERR_Pos                     (1U)
+#define FLASH_SR_OPERR_Msk                     (0x1UL << FLASH_SR_OPERR_Pos)    /*!< 0x00000002 */
+#define FLASH_SR_OPERR                         FLASH_SR_OPERR_Msk
+#define FLASH_SR_PROGERR_Pos                   (3U)
+#define FLASH_SR_PROGERR_Msk                   (0x1UL << FLASH_SR_PROGERR_Pos)  /*!< 0x00000008 */
+#define FLASH_SR_PROGERR                       FLASH_SR_PROGERR_Msk
+#define FLASH_SR_WRPERR_Pos                    (4U)
+#define FLASH_SR_WRPERR_Msk                    (0x1UL << FLASH_SR_WRPERR_Pos)   /*!< 0x00000010 */
+#define FLASH_SR_WRPERR                        FLASH_SR_WRPERR_Msk
+#define FLASH_SR_PGAERR_Pos                    (5U)
+#define FLASH_SR_PGAERR_Msk                    (0x1UL << FLASH_SR_PGAERR_Pos)   /*!< 0x00000020 */
+#define FLASH_SR_PGAERR                        FLASH_SR_PGAERR_Msk
+#define FLASH_SR_SIZERR_Pos                    (6U)
+#define FLASH_SR_SIZERR_Msk                    (0x1UL << FLASH_SR_SIZERR_Pos)   /*!< 0x00000040 */
+#define FLASH_SR_SIZERR                        FLASH_SR_SIZERR_Msk
+#define FLASH_SR_PGSERR_Pos                    (7U)
+#define FLASH_SR_PGSERR_Msk                    (0x1UL << FLASH_SR_PGSERR_Pos)   /*!< 0x00000080 */
+#define FLASH_SR_PGSERR                        FLASH_SR_PGSERR_Msk
+#define FLASH_SR_MISERR_Pos                    (8U)
+#define FLASH_SR_MISERR_Msk                    (0x1UL << FLASH_SR_MISERR_Pos)   /*!< 0x00000100 */
+#define FLASH_SR_MISERR                        FLASH_SR_MISERR_Msk
+#define FLASH_SR_FASTERR_Pos                   (9U)
+#define FLASH_SR_FASTERR_Msk                   (0x1UL << FLASH_SR_FASTERR_Pos)  /*!< 0x00000200 */
+#define FLASH_SR_FASTERR                       FLASH_SR_FASTERR_Msk
+#define FLASH_SR_RDERR_Pos                     (14U)
+#define FLASH_SR_RDERR_Msk                     (0x1UL << FLASH_SR_RDERR_Pos)    /*!< 0x00004000 */
+#define FLASH_SR_RDERR                         FLASH_SR_RDERR_Msk
+#define FLASH_SR_OPTVERR_Pos                   (15U)
+#define FLASH_SR_OPTVERR_Msk                   (0x1UL << FLASH_SR_OPTVERR_Pos)  /*!< 0x00008000 */
+#define FLASH_SR_OPTVERR                       FLASH_SR_OPTVERR_Msk
+#define FLASH_SR_BSY1_Pos                      (16U)
+#define FLASH_SR_BSY1_Msk                      (0x1UL << FLASH_SR_BSY1_Pos)     /*!< 0x00010000 */
+#define FLASH_SR_BSY1                          FLASH_SR_BSY1_Msk
+#define FLASH_SR_BSY2_Pos                      (17U)
+#define FLASH_SR_BSY2_Msk                      (0x1UL << FLASH_SR_BSY2_Pos)     /*!< 0x00020000 */
+#define FLASH_SR_BSY2                          FLASH_SR_BSY2_Msk
+#define FLASH_SR_CFGBSY_Pos                    (18U)
+#define FLASH_SR_CFGBSY_Msk                    (0x1UL << FLASH_SR_CFGBSY_Pos)   /*!< 0x00040000 */
+#define FLASH_SR_CFGBSY                        FLASH_SR_CFGBSY_Msk
+#define FLASH_SR_PESD_Pos                      (19U)
+#define FLASH_SR_PESD_Msk                      (0x1UL << FLASH_SR_PESD_Pos)   /*!< 0x00080000 */
+#define FLASH_SR_PESD                          FLASH_SR_PESD_Msk
+
+/*******************  Bits definition for FLASH_CR register  ******************/
+#define FLASH_CR_PG_Pos                        (0U)
+#define FLASH_CR_PG_Msk                        (0x1UL << FLASH_CR_PG_Pos)         /*!< 0x00000001 */
+#define FLASH_CR_PG                            FLASH_CR_PG_Msk
+#define FLASH_CR_PER_Pos                       (1U)
+#define FLASH_CR_PER_Msk                       (0x1UL << FLASH_CR_PER_Pos)        /*!< 0x00000002 */
+#define FLASH_CR_PER                           FLASH_CR_PER_Msk
+#define FLASH_CR_MER1_Pos                      (2U)
+#define FLASH_CR_MER1_Msk                      (0x1UL << FLASH_CR_MER1_Pos)       /*!< 0x00000004 */
+#define FLASH_CR_MER1                          FLASH_CR_MER1_Msk
+#define FLASH_CR_PNB_Pos                       (3U)
+#define FLASH_CR_PNB_Msk                       (0x7FUL << FLASH_CR_PNB_Pos)       /*!< 0x000003F8 */
+#define FLASH_CR_PNB                           FLASH_CR_PNB_Msk
+#define FLASH_CR_BKER_Pos                      (13U)
+#define FLASH_CR_BKER_Msk                      (0x1UL << FLASH_CR_BKER_Pos)       /*!< 0x00002000 */
+#define FLASH_CR_BKER                          FLASH_CR_BKER_Msk
+#define FLASH_CR_MER2_Pos                      (15U)
+#define FLASH_CR_MER2_Msk                      (0x1UL << FLASH_CR_MER2_Pos)       /*!< 0x00008000 */
+#define FLASH_CR_MER2                          FLASH_CR_MER2_Msk
+#define FLASH_CR_STRT_Pos                      (16U)
+#define FLASH_CR_STRT_Msk                      (0x1UL << FLASH_CR_STRT_Pos)       /*!< 0x00010000 */
+#define FLASH_CR_STRT                          FLASH_CR_STRT_Msk
+#define FLASH_CR_OPTSTRT_Pos                   (17U)
+#define FLASH_CR_OPTSTRT_Msk                   (0x1UL << FLASH_CR_OPTSTRT_Pos)    /*!< 0x00020000 */
+#define FLASH_CR_OPTSTRT                       FLASH_CR_OPTSTRT_Msk
+#define FLASH_CR_FSTPG_Pos                     (18U)
+#define FLASH_CR_FSTPG_Msk                     (0x1UL << FLASH_CR_FSTPG_Pos)      /*!< 0x00040000 */
+#define FLASH_CR_FSTPG                         FLASH_CR_FSTPG_Msk
+#define FLASH_CR_EOPIE_Pos                     (24U)
+#define FLASH_CR_EOPIE_Msk                     (0x1UL << FLASH_CR_EOPIE_Pos)      /*!< 0x01000000 */
+#define FLASH_CR_EOPIE                         FLASH_CR_EOPIE_Msk
+#define FLASH_CR_ERRIE_Pos                     (25U)
+#define FLASH_CR_ERRIE_Msk                     (0x1UL << FLASH_CR_ERRIE_Pos)      /*!< 0x02000000 */
+#define FLASH_CR_ERRIE                         FLASH_CR_ERRIE_Msk
+#define FLASH_CR_RDERRIE_Pos                   (26U)
+#define FLASH_CR_RDERRIE_Msk                   (0x1UL << FLASH_CR_RDERRIE_Pos)    /*!< 0x04000000 */
+#define FLASH_CR_RDERRIE                       FLASH_CR_RDERRIE_Msk
+#define FLASH_CR_OBL_LAUNCH_Pos                (27U)
+#define FLASH_CR_OBL_LAUNCH_Msk                (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */
+#define FLASH_CR_OBL_LAUNCH                    FLASH_CR_OBL_LAUNCH_Msk
+#define FLASH_CR_SEC_PROT_Pos                  (28U)
+#define FLASH_CR_SEC_PROT_Msk                  (0x1UL << FLASH_CR_SEC_PROT_Pos)   /*!< 0x10000000 */
+#define FLASH_CR_SEC_PROT                      FLASH_CR_SEC_PROT_Msk
+#define FLASH_CR_SEC_PROT2_Pos                 (29U)
+#define FLASH_CR_SEC_PROT2_Msk                 (0x1UL << FLASH_CR_SEC_PROT2_Pos)  /*!< 0x20000000 */
+#define FLASH_CR_SEC_PROT2                     FLASH_CR_SEC_PROT2_Msk
+#define FLASH_CR_OPTLOCK_Pos                   (30U)
+#define FLASH_CR_OPTLOCK_Msk                   (0x1UL << FLASH_CR_OPTLOCK_Pos)    /*!< 0x40000000 */
+#define FLASH_CR_OPTLOCK                       FLASH_CR_OPTLOCK_Msk
+#define FLASH_CR_LOCK_Pos                      (31U)
+#define FLASH_CR_LOCK_Msk                      (0x1UL << FLASH_CR_LOCK_Pos)       /*!< 0x80000000 */
+#define FLASH_CR_LOCK                          FLASH_CR_LOCK_Msk
+
+/*******************  Bits definition for FLASH_ECCR register  ****************/
+#define FLASH_ECCR_ADDR_ECC_Pos                (0U)
+#define FLASH_ECCR_ADDR_ECC_Msk                (0x7FFFUL << FLASH_ECCR_ADDR_ECC_Pos)  /*!< 0x00007FFF */
+#define FLASH_ECCR_ADDR_ECC                    FLASH_ECCR_ADDR_ECC_Msk
+#define FLASH_ECCR_SYSF_ECC_Pos                (20U)
+#define FLASH_ECCR_SYSF_ECC_Msk                (0x1UL << FLASH_ECCR_SYSF_ECC_Pos)     /*!< 0x00100000 */
+#define FLASH_ECCR_SYSF_ECC                    FLASH_ECCR_SYSF_ECC_Msk
+#define FLASH_ECCR_ECCCIE_Pos                  (24U)
+#define FLASH_ECCR_ECCCIE_Msk                  (0x1UL << FLASH_ECCR_ECCCIE_Pos)       /*!< 0x01000000 */
+#define FLASH_ECCR_ECCCIE                      FLASH_ECCR_ECCCIE_Msk
+#define FLASH_ECCR_ECCC_Pos                    (30U)
+#define FLASH_ECCR_ECCC_Msk                    (0x1UL << FLASH_ECCR_ECCC_Pos)         /*!< 0x40000000 */
+#define FLASH_ECCR_ECCC                        FLASH_ECCR_ECCC_Msk
+#define FLASH_ECCR_ECCD_Pos                    (31U)
+#define FLASH_ECCR_ECCD_Msk                    (0x1UL << FLASH_ECCR_ECCD_Pos)         /*!< 0x80000000 */
+#define FLASH_ECCR_ECCD                        FLASH_ECCR_ECCD_Msk
+
+/*******************  Bits definition for FLASH_ECC2R register  ****************/
+#define FLASH_ECC2R_ADDR_ECC_Pos                (0U)
+#define FLASH_ECC2R_ADDR_ECC_Msk                (0x7FFFUL << FLASH_ECC2R_ADDR_ECC_Pos)  /*!< 0x00007FFF */
+#define FLASH_ECC2R_ADDR_ECC                    FLASH_ECC2R_ADDR_ECC_Msk
+#define FLASH_ECC2R_SYSF_ECC_Pos                (20U)
+#define FLASH_ECC2R_SYSF_ECC_Msk                (0x1UL << FLASH_ECC2R_SYSF_ECC_Pos)     /*!< 0x00100000 */
+#define FLASH_ECC2R_SYSF_ECC                    FLASH_ECC2R_SYSF_ECC_Msk
+#define FLASH_ECC2R_ECCCIE_Pos                  (24U)
+#define FLASH_ECC2R_ECCCIE_Msk                  (0x1UL << FLASH_ECC2R_ECCCIE_Pos)       /*!< 0x01000000 */
+#define FLASH_ECC2R_ECCCIE                      FLASH_ECC2R_ECCCIE_Msk
+#define FLASH_ECC2R_ECCC_Pos                    (30U)
+#define FLASH_ECC2R_ECCC_Msk                    (0x1UL << FLASH_ECC2R_ECCC_Pos)         /*!< 0x40000000 */
+#define FLASH_ECC2R_ECCC                        FLASH_ECC2R_ECCC_Msk
+#define FLASH_ECC2R_ECCD_Pos                    (31U)
+#define FLASH_ECC2R_ECCD_Msk                    (0x1UL << FLASH_ECC2R_ECCD_Pos)         /*!< 0x80000000 */
+#define FLASH_ECC2R_ECCD                        FLASH_ECC2R_ECCD_Msk
+
+/*******************  Bits definition for FLASH_OPTR register  ****************/
+#define FLASH_OPTR_RDP_Pos                     (0U)
+#define FLASH_OPTR_RDP_Msk                     (0xFFUL << FLASH_OPTR_RDP_Pos)             /*!< 0x000000FF */
+#define FLASH_OPTR_RDP                         FLASH_OPTR_RDP_Msk
+#define FLASH_OPTR_BOR_EN_Pos                  (8U)
+#define FLASH_OPTR_BOR_EN_Msk                  (0x1UL << FLASH_OPTR_BOR_EN_Pos)           /*!< 0x00000100 */
+#define FLASH_OPTR_BOR_EN                      FLASH_OPTR_BOR_EN_Msk
+#define FLASH_OPTR_BORR_LEV_Pos                (9U)
+#define FLASH_OPTR_BORR_LEV_Msk                (0x3UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000600 */
+#define FLASH_OPTR_BORR_LEV                    FLASH_OPTR_BORR_LEV_Msk
+#define FLASH_OPTR_BORR_LEV_0                  (0x1UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000200 */
+#define FLASH_OPTR_BORR_LEV_1                  (0x2UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000400 */
+#define FLASH_OPTR_BORF_LEV_Pos                (11U)
+#define FLASH_OPTR_BORF_LEV_Msk                (0x3UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00001800 */
+#define FLASH_OPTR_BORF_LEV                    FLASH_OPTR_BORF_LEV_Msk
+#define FLASH_OPTR_BORF_LEV_0                  (0x1UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00000800 */
+#define FLASH_OPTR_BORF_LEV_1                  (0x2UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00001000 */
+#define FLASH_OPTR_nRST_STOP_Pos               (13U)
+#define FLASH_OPTR_nRST_STOP_Msk               (0x1UL << FLASH_OPTR_nRST_STOP_Pos)        /*!< 0x00002000 */
+#define FLASH_OPTR_nRST_STOP                   FLASH_OPTR_nRST_STOP_Msk
+#define FLASH_OPTR_nRST_STDBY_Pos              (14U)
+#define FLASH_OPTR_nRST_STDBY_Msk              (0x1UL << FLASH_OPTR_nRST_STDBY_Pos)       /*!< 0x00004000 */
+#define FLASH_OPTR_nRST_STDBY                  FLASH_OPTR_nRST_STDBY_Msk
+#define FLASH_OPTR_nRST_SHDW_Pos               (15U)
+#define FLASH_OPTR_nRST_SHDW_Msk               (0x1UL << FLASH_OPTR_nRST_SHDW_Pos)        /*!< 0x00008000 */
+#define FLASH_OPTR_nRST_SHDW                   FLASH_OPTR_nRST_SHDW_Msk
+#define FLASH_OPTR_IWDG_SW_Pos                 (16U)
+#define FLASH_OPTR_IWDG_SW_Msk                 (0x1UL << FLASH_OPTR_IWDG_SW_Pos)          /*!< 0x00010000 */
+#define FLASH_OPTR_IWDG_SW                     FLASH_OPTR_IWDG_SW_Msk
+#define FLASH_OPTR_IWDG_STOP_Pos               (17U)
+#define FLASH_OPTR_IWDG_STOP_Msk               (0x1UL << FLASH_OPTR_IWDG_STOP_Pos)        /*!< 0x00020000 */
+#define FLASH_OPTR_IWDG_STOP                   FLASH_OPTR_IWDG_STOP_Msk
+#define FLASH_OPTR_IWDG_STDBY_Pos              (18U)
+#define FLASH_OPTR_IWDG_STDBY_Msk              (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos)       /*!< 0x00040000 */
+#define FLASH_OPTR_IWDG_STDBY                  FLASH_OPTR_IWDG_STDBY_Msk
+#define FLASH_OPTR_WWDG_SW_Pos                 (19U)
+#define FLASH_OPTR_WWDG_SW_Msk                 (0x1UL << FLASH_OPTR_WWDG_SW_Pos)          /*!< 0x00080000 */
+#define FLASH_OPTR_WWDG_SW                     FLASH_OPTR_WWDG_SW_Msk
+#define FLASH_OPTR_nSWAP_BANK_Pos              (20U)
+#define FLASH_OPTR_nSWAP_BANK_Msk              (0x1UL << FLASH_OPTR_nSWAP_BANK_Pos)        /*!< 0x00100000 */
+#define FLASH_OPTR_nSWAP_BANK                  FLASH_OPTR_nSWAP_BANK_Msk
+#define FLASH_OPTR_DUAL_BANK_Pos               (21U)
+#define FLASH_OPTR_DUAL_BANK_Msk               (0x1UL << FLASH_OPTR_DUAL_BANK_Pos)        /*!< 0x00200000 */
+#define FLASH_OPTR_DUAL_BANK                   FLASH_OPTR_DUAL_BANK_Msk
+#define FLASH_OPTR_RAM_PARITY_CHECK_Pos        (22U)
+#define FLASH_OPTR_RAM_PARITY_CHECK_Msk        (0x1UL << FLASH_OPTR_RAM_PARITY_CHECK_Pos) /*!< 0x00400000 */
+#define FLASH_OPTR_RAM_PARITY_CHECK            FLASH_OPTR_RAM_PARITY_CHECK_Msk
+#define FLASH_OPTR_nBOOT_SEL_Pos               (24U)
+#define FLASH_OPTR_nBOOT_SEL_Msk               (0x1UL << FLASH_OPTR_nBOOT_SEL_Pos)        /*!< 0x01000000 */
+#define FLASH_OPTR_nBOOT_SEL                   FLASH_OPTR_nBOOT_SEL_Msk
+#define FLASH_OPTR_nBOOT1_Pos                  (25U)
+#define FLASH_OPTR_nBOOT1_Msk                  (0x1UL << FLASH_OPTR_nBOOT1_Pos)           /*!< 0x02000000 */
+#define FLASH_OPTR_nBOOT1                      FLASH_OPTR_nBOOT1_Msk
+#define FLASH_OPTR_nBOOT0_Pos                  (26U)
+#define FLASH_OPTR_nBOOT0_Msk                  (0x1UL << FLASH_OPTR_nBOOT0_Pos)           /*!< 0x04000000 */
+#define FLASH_OPTR_nBOOT0                      FLASH_OPTR_nBOOT0_Msk
+#define FLASH_OPTR_NRST_MODE_Pos               (27U)
+#define FLASH_OPTR_NRST_MODE_Msk               (0x3UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x18000000 */
+#define FLASH_OPTR_NRST_MODE                   FLASH_OPTR_NRST_MODE_Msk
+#define FLASH_OPTR_NRST_MODE_0                 (0x1UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x08000000 */
+#define FLASH_OPTR_NRST_MODE_1                 (0x2UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x10000000 */
+#define FLASH_OPTR_IRHEN_Pos                   (29U)
+#define FLASH_OPTR_IRHEN_Msk                   (0x1UL << FLASH_OPTR_IRHEN_Pos)            /*!< 0x20000000 */
+#define FLASH_OPTR_IRHEN                       FLASH_OPTR_IRHEN_Msk
+
+/******************  Bits definition for FLASH_PCROP1ASR register  ************/
+#define FLASH_PCROP1ASR_PCROP1A_STRT_Pos       (0U)
+#define FLASH_PCROP1ASR_PCROP1A_STRT_Msk       (0x1FFUL << FLASH_PCROP1ASR_PCROP1A_STRT_Pos)  /*!< 0x0000001FF */
+#define FLASH_PCROP1ASR_PCROP1A_STRT           FLASH_PCROP1ASR_PCROP1A_STRT_Msk
+
+/******************  Bits definition for FLASH_PCROP1AER register  ************/
+#define FLASH_PCROP1AER_PCROP1A_END_Pos        (0U)
+#define FLASH_PCROP1AER_PCROP1A_END_Msk        (0x1FFUL << FLASH_PCROP1AER_PCROP1A_END_Pos)   /*!< 0x0000001FF */
+#define FLASH_PCROP1AER_PCROP1A_END            FLASH_PCROP1AER_PCROP1A_END_Msk
+#define FLASH_PCROP1AER_PCROP_RDP_Pos          (31U)
+#define FLASH_PCROP1AER_PCROP_RDP_Msk          (0x1UL << FLASH_PCROP1AER_PCROP_RDP_Pos)       /*!< 0x80000000 */
+#define FLASH_PCROP1AER_PCROP_RDP              FLASH_PCROP1AER_PCROP_RDP_Msk
+
+/******************  Bits definition for FLASH_WRP1AR register  ***************/
+#define FLASH_WRP1AR_WRP1A_STRT_Pos            (0U)
+#define FLASH_WRP1AR_WRP1A_STRT_Msk            (0x7FUL << FLASH_WRP1AR_WRP1A_STRT_Pos) /*!< 0x0000007F */
+#define FLASH_WRP1AR_WRP1A_STRT                FLASH_WRP1AR_WRP1A_STRT_Msk
+#define FLASH_WRP1AR_WRP1A_END_Pos             (16U)
+#define FLASH_WRP1AR_WRP1A_END_Msk             (0x7FUL << FLASH_WRP1AR_WRP1A_END_Pos) /*!< 0x007F0000 */
+#define FLASH_WRP1AR_WRP1A_END                 FLASH_WRP1AR_WRP1A_END_Msk
+
+/******************  Bits definition for FLASH_WRP1BR register  ***************/
+#define FLASH_WRP1BR_WRP1B_STRT_Pos            (0U)
+#define FLASH_WRP1BR_WRP1B_STRT_Msk            (0x7FUL << FLASH_WRP1BR_WRP1B_STRT_Pos) /*!< 0x0000007F */
+#define FLASH_WRP1BR_WRP1B_STRT                FLASH_WRP1BR_WRP1B_STRT_Msk
+#define FLASH_WRP1BR_WRP1B_END_Pos             (16U)
+#define FLASH_WRP1BR_WRP1B_END_Msk             (0x7FUL << FLASH_WRP1BR_WRP1B_END_Pos) /*!< 0x007F0000 */
+#define FLASH_WRP1BR_WRP1B_END                 FLASH_WRP1BR_WRP1B_END_Msk
+
+/******************  Bits definition for FLASH_PCROP1BSR register  ************/
+#define FLASH_PCROP1BSR_PCROP1B_STRT_Pos       (0U)
+#define FLASH_PCROP1BSR_PCROP1B_STRT_Msk       (0x1FFUL << FLASH_PCROP1BSR_PCROP1B_STRT_Pos)  /*!< 0x0000001FF */
+#define FLASH_PCROP1BSR_PCROP1B_STRT           FLASH_PCROP1BSR_PCROP1B_STRT_Msk
+
+/******************  Bits definition for FLASH_PCROP1BER register  ************/
+#define FLASH_PCROP1BER_PCROP1B_END_Pos        (0U)
+#define FLASH_PCROP1BER_PCROP1B_END_Msk        (0x1FFUL << FLASH_PCROP1BER_PCROP1B_END_Pos)   /*!< 0x0000001FF */
+#define FLASH_PCROP1BER_PCROP1B_END            FLASH_PCROP1BER_PCROP1B_END_Msk
+
+/******************  Bits definition for FLASH_PCROP2ASR register  ************/
+#define FLASH_PCROP2ASR_PCROP2A_STRT_Pos       (0U)
+#define FLASH_PCROP2ASR_PCROP2A_STRT_Msk       (0x1FFUL << FLASH_PCROP2ASR_PCROP2A_STRT_Pos) /*!< 0x0000001FF */
+#define FLASH_PCROP2ASR_PCROP2A_STRT           FLASH_PCROP2ASR_PCROP2A_STRT_Msk
+
+/******************  Bits definition for FLASH_PCROP2AER register  ************/
+#define FLASH_PCROP2AER_PCROP2A_END_Pos        (0U)
+#define FLASH_PCROP2AER_PCROP2A_END_Msk        (0x1FFUL << FLASH_PCROP2AER_PCROP2A_END_Pos)  /*!< 0x0000001FF */
+#define FLASH_PCROP2AER_PCROP2A_END            FLASH_PCROP2AER_PCROP2A_END_Msk
+
+
+/******************  Bits definition for FLASH_WRP2AR register  ***************/
+#define FLASH_WRP2AR_WRP2A_STRT_Pos            (0U)
+#define FLASH_WRP2AR_WRP2A_STRT_Msk            (0x7FUL << FLASH_WRP2AR_WRP2A_STRT_Pos)  /*!< 0x0000007F */
+#define FLASH_WRP2AR_WRP2A_STRT                FLASH_WRP2AR_WRP2A_STRT_Msk
+#define FLASH_WRP2AR_WRP2A_END_Pos             (16U)
+#define FLASH_WRP2AR_WRP2A_END_Msk             (0x7FUL << FLASH_WRP2AR_WRP2A_END_Pos)   /*!< 0x007F0000 */
+#define FLASH_WRP2AR_WRP2A_END                 FLASH_WRP2AR_WRP2A_END_Msk
+
+/******************  Bits definition for FLASH_WRP2BSR register  ***************/
+#define FLASH_WRP2BR_WRP2B_STRT_Pos            (0U)
+#define FLASH_WRP2BR_WRP2B_STRT_Msk            (0x7FUL << FLASH_WRP2BR_WRP2B_STRT_Pos)  /*!< 0x0000007F */
+#define FLASH_WRP2BR_WRP2B_STRT                FLASH_WRP2BR_WRP2B_STRT_Msk
+#define FLASH_WRP2BR_WRP2B_END_Pos             (16U)
+#define FLASH_WRP2BR_WRP2B_END_Msk             (0x7FUL << FLASH_WRP2BR_WRP2B_END_Pos)   /*!< 0x007F0000 */
+#define FLASH_WRP2BR_WRP2B_END                 FLASH_WRP2BR_WRP2B_END_Msk
+
+/******************  Bits definition for FLASH_PCROP2BSR register  ************/
+#define FLASH_PCROP2BSR_PCROP2B_STRT_Pos       (0U)
+#define FLASH_PCROP2BSR_PCROP2B_STRT_Msk       (0x1FFUL << FLASH_PCROP2BSR_PCROP2B_STRT_Pos) /*!< 0x0000001FF */
+#define FLASH_PCROP2BSR_PCROP2B_STRT           FLASH_PCROP2BSR_PCROP2B_STRT_Msk
+
+/******************  Bits definition for FLASH_PCROP2BER register  ************/
+#define FLASH_PCROP2BER_PCROP2B_END_Pos        (0U)
+#define FLASH_PCROP2BER_PCROP2B_END_Msk        (0x1FFUL << FLASH_PCROP2BER_PCROP2B_END_Pos)  /*!< 0x0000001FF */
+#define FLASH_PCROP2BER_PCROP2B_END            FLASH_PCROP2BER_PCROP2B_END_Msk
+
+/******************  Bits definition for FLASH_SECR register  *****************/
+#define FLASH_SECR_SEC_SIZE_Pos                (0U)
+#define FLASH_SECR_SEC_SIZE_Msk                (0xFFUL << FLASH_SECR_SEC_SIZE_Pos) /*!< 0x000000FF */
+#define FLASH_SECR_SEC_SIZE                    FLASH_SECR_SEC_SIZE_Msk
+#define FLASH_SECR_BOOT_LOCK_Pos               (16U)
+#define FLASH_SECR_BOOT_LOCK_Msk               (0x1UL << FLASH_SECR_BOOT_LOCK_Pos) /*!< 0x00010000 */
+#define FLASH_SECR_BOOT_LOCK                   FLASH_SECR_BOOT_LOCK_Msk
+#define FLASH_SECR_SEC_SIZE2_Pos               (20U)
+#define FLASH_SECR_SEC_SIZE2_Msk               (0xFFUL << FLASH_SECR_SEC_SIZE2_Pos) /*!< 0x0FF00000 */
+#define FLASH_SECR_SEC_SIZE2                   FLASH_SECR_SEC_SIZE2_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                            General Purpose I/O                             */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bits definition for GPIO_MODER register  *****************/
+#define GPIO_MODER_MODE0_Pos           (0U)
+#define GPIO_MODER_MODE0_Msk           (0x3UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000003 */
+#define GPIO_MODER_MODE0               GPIO_MODER_MODE0_Msk
+#define GPIO_MODER_MODE0_0             (0x1UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000001 */
+#define GPIO_MODER_MODE0_1             (0x2UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000002 */
+#define GPIO_MODER_MODE1_Pos           (2U)
+#define GPIO_MODER_MODE1_Msk           (0x3UL << GPIO_MODER_MODE1_Pos)          /*!< 0x0000000C */
+#define GPIO_MODER_MODE1               GPIO_MODER_MODE1_Msk
+#define GPIO_MODER_MODE1_0             (0x1UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000004 */
+#define GPIO_MODER_MODE1_1             (0x2UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000008 */
+#define GPIO_MODER_MODE2_Pos           (4U)
+#define GPIO_MODER_MODE2_Msk           (0x3UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000030 */
+#define GPIO_MODER_MODE2               GPIO_MODER_MODE2_Msk
+#define GPIO_MODER_MODE2_0             (0x1UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000010 */
+#define GPIO_MODER_MODE2_1             (0x2UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000020 */
+#define GPIO_MODER_MODE3_Pos           (6U)
+#define GPIO_MODER_MODE3_Msk           (0x3UL << GPIO_MODER_MODE3_Pos)          /*!< 0x000000C0 */
+#define GPIO_MODER_MODE3               GPIO_MODER_MODE3_Msk
+#define GPIO_MODER_MODE3_0             (0x1UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000040 */
+#define GPIO_MODER_MODE3_1             (0x2UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000080 */
+#define GPIO_MODER_MODE4_Pos           (8U)
+#define GPIO_MODER_MODE4_Msk           (0x3UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000300 */
+#define GPIO_MODER_MODE4               GPIO_MODER_MODE4_Msk
+#define GPIO_MODER_MODE4_0             (0x1UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000100 */
+#define GPIO_MODER_MODE4_1             (0x2UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000200 */
+#define GPIO_MODER_MODE5_Pos           (10U)
+#define GPIO_MODER_MODE5_Msk           (0x3UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000C00 */
+#define GPIO_MODER_MODE5               GPIO_MODER_MODE5_Msk
+#define GPIO_MODER_MODE5_0             (0x1UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000400 */
+#define GPIO_MODER_MODE5_1             (0x2UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000800 */
+#define GPIO_MODER_MODE6_Pos           (12U)
+#define GPIO_MODER_MODE6_Msk           (0x3UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00003000 */
+#define GPIO_MODER_MODE6               GPIO_MODER_MODE6_Msk
+#define GPIO_MODER_MODE6_0             (0x1UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00001000 */
+#define GPIO_MODER_MODE6_1             (0x2UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00002000 */
+#define GPIO_MODER_MODE7_Pos           (14U)
+#define GPIO_MODER_MODE7_Msk           (0x3UL << GPIO_MODER_MODE7_Pos)          /*!< 0x0000C000 */
+#define GPIO_MODER_MODE7               GPIO_MODER_MODE7_Msk
+#define GPIO_MODER_MODE7_0             (0x1UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00004000 */
+#define GPIO_MODER_MODE7_1             (0x2UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00008000 */
+#define GPIO_MODER_MODE8_Pos           (16U)
+#define GPIO_MODER_MODE8_Msk           (0x3UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00030000 */
+#define GPIO_MODER_MODE8               GPIO_MODER_MODE8_Msk
+#define GPIO_MODER_MODE8_0             (0x1UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00010000 */
+#define GPIO_MODER_MODE8_1             (0x2UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00020000 */
+#define GPIO_MODER_MODE9_Pos           (18U)
+#define GPIO_MODER_MODE9_Msk           (0x3UL << GPIO_MODER_MODE9_Pos)          /*!< 0x000C0000 */
+#define GPIO_MODER_MODE9               GPIO_MODER_MODE9_Msk
+#define GPIO_MODER_MODE9_0             (0x1UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00040000 */
+#define GPIO_MODER_MODE9_1             (0x2UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00080000 */
+#define GPIO_MODER_MODE10_Pos          (20U)
+#define GPIO_MODER_MODE10_Msk          (0x3UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00300000 */
+#define GPIO_MODER_MODE10              GPIO_MODER_MODE10_Msk
+#define GPIO_MODER_MODE10_0            (0x1UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00100000 */
+#define GPIO_MODER_MODE10_1            (0x2UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00200000 */
+#define GPIO_MODER_MODE11_Pos          (22U)
+#define GPIO_MODER_MODE11_Msk          (0x3UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00C00000 */
+#define GPIO_MODER_MODE11              GPIO_MODER_MODE11_Msk
+#define GPIO_MODER_MODE11_0            (0x1UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00400000 */
+#define GPIO_MODER_MODE11_1            (0x2UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00800000 */
+#define GPIO_MODER_MODE12_Pos          (24U)
+#define GPIO_MODER_MODE12_Msk          (0x3UL << GPIO_MODER_MODE12_Pos)         /*!< 0x03000000 */
+#define GPIO_MODER_MODE12              GPIO_MODER_MODE12_Msk
+#define GPIO_MODER_MODE12_0            (0x1UL << GPIO_MODER_MODE12_Pos)         /*!< 0x01000000 */
+#define GPIO_MODER_MODE12_1            (0x2UL << GPIO_MODER_MODE12_Pos)         /*!< 0x02000000 */
+#define GPIO_MODER_MODE13_Pos          (26U)
+#define GPIO_MODER_MODE13_Msk          (0x3UL << GPIO_MODER_MODE13_Pos)         /*!< 0x0C000000 */
+#define GPIO_MODER_MODE13              GPIO_MODER_MODE13_Msk
+#define GPIO_MODER_MODE13_0            (0x1UL << GPIO_MODER_MODE13_Pos)         /*!< 0x04000000 */
+#define GPIO_MODER_MODE13_1            (0x2UL << GPIO_MODER_MODE13_Pos)         /*!< 0x08000000 */
+#define GPIO_MODER_MODE14_Pos          (28U)
+#define GPIO_MODER_MODE14_Msk          (0x3UL << GPIO_MODER_MODE14_Pos)         /*!< 0x30000000 */
+#define GPIO_MODER_MODE14              GPIO_MODER_MODE14_Msk
+#define GPIO_MODER_MODE14_0            (0x1UL << GPIO_MODER_MODE14_Pos)         /*!< 0x10000000 */
+#define GPIO_MODER_MODE14_1            (0x2UL << GPIO_MODER_MODE14_Pos)         /*!< 0x20000000 */
+#define GPIO_MODER_MODE15_Pos          (30U)
+#define GPIO_MODER_MODE15_Msk          (0x3UL << GPIO_MODER_MODE15_Pos)         /*!< 0xC0000000 */
+#define GPIO_MODER_MODE15              GPIO_MODER_MODE15_Msk
+#define GPIO_MODER_MODE15_0            (0x1UL << GPIO_MODER_MODE15_Pos)         /*!< 0x40000000 */
+#define GPIO_MODER_MODE15_1            (0x2UL << GPIO_MODER_MODE15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_OTYPER register  ****************/
+#define GPIO_OTYPER_OT0_Pos            (0U)
+#define GPIO_OTYPER_OT0_Msk            (0x1UL << GPIO_OTYPER_OT0_Pos)           /*!< 0x00000001 */
+#define GPIO_OTYPER_OT0                GPIO_OTYPER_OT0_Msk
+#define GPIO_OTYPER_OT1_Pos            (1U)
+#define GPIO_OTYPER_OT1_Msk            (0x1UL << GPIO_OTYPER_OT1_Pos)           /*!< 0x00000002 */
+#define GPIO_OTYPER_OT1                GPIO_OTYPER_OT1_Msk
+#define GPIO_OTYPER_OT2_Pos            (2U)
+#define GPIO_OTYPER_OT2_Msk            (0x1UL << GPIO_OTYPER_OT2_Pos)           /*!< 0x00000004 */
+#define GPIO_OTYPER_OT2                GPIO_OTYPER_OT2_Msk
+#define GPIO_OTYPER_OT3_Pos            (3U)
+#define GPIO_OTYPER_OT3_Msk            (0x1UL << GPIO_OTYPER_OT3_Pos)           /*!< 0x00000008 */
+#define GPIO_OTYPER_OT3                GPIO_OTYPER_OT3_Msk
+#define GPIO_OTYPER_OT4_Pos            (4U)
+#define GPIO_OTYPER_OT4_Msk            (0x1UL << GPIO_OTYPER_OT4_Pos)           /*!< 0x00000010 */
+#define GPIO_OTYPER_OT4                GPIO_OTYPER_OT4_Msk
+#define GPIO_OTYPER_OT5_Pos            (5U)
+#define GPIO_OTYPER_OT5_Msk            (0x1UL << GPIO_OTYPER_OT5_Pos)           /*!< 0x00000020 */
+#define GPIO_OTYPER_OT5                GPIO_OTYPER_OT5_Msk
+#define GPIO_OTYPER_OT6_Pos            (6U)
+#define GPIO_OTYPER_OT6_Msk            (0x1UL << GPIO_OTYPER_OT6_Pos)           /*!< 0x00000040 */
+#define GPIO_OTYPER_OT6                GPIO_OTYPER_OT6_Msk
+#define GPIO_OTYPER_OT7_Pos            (7U)
+#define GPIO_OTYPER_OT7_Msk            (0x1UL << GPIO_OTYPER_OT7_Pos)           /*!< 0x00000080 */
+#define GPIO_OTYPER_OT7                GPIO_OTYPER_OT7_Msk
+#define GPIO_OTYPER_OT8_Pos            (8U)
+#define GPIO_OTYPER_OT8_Msk            (0x1UL << GPIO_OTYPER_OT8_Pos)           /*!< 0x00000100 */
+#define GPIO_OTYPER_OT8                GPIO_OTYPER_OT8_Msk
+#define GPIO_OTYPER_OT9_Pos            (9U)
+#define GPIO_OTYPER_OT9_Msk            (0x1UL << GPIO_OTYPER_OT9_Pos)           /*!< 0x00000200 */
+#define GPIO_OTYPER_OT9                GPIO_OTYPER_OT9_Msk
+#define GPIO_OTYPER_OT10_Pos           (10U)
+#define GPIO_OTYPER_OT10_Msk           (0x1UL << GPIO_OTYPER_OT10_Pos)          /*!< 0x00000400 */
+#define GPIO_OTYPER_OT10               GPIO_OTYPER_OT10_Msk
+#define GPIO_OTYPER_OT11_Pos           (11U)
+#define GPIO_OTYPER_OT11_Msk           (0x1UL << GPIO_OTYPER_OT11_Pos)          /*!< 0x00000800 */
+#define GPIO_OTYPER_OT11               GPIO_OTYPER_OT11_Msk
+#define GPIO_OTYPER_OT12_Pos           (12U)
+#define GPIO_OTYPER_OT12_Msk           (0x1UL << GPIO_OTYPER_OT12_Pos)          /*!< 0x00001000 */
+#define GPIO_OTYPER_OT12               GPIO_OTYPER_OT12_Msk
+#define GPIO_OTYPER_OT13_Pos           (13U)
+#define GPIO_OTYPER_OT13_Msk           (0x1UL << GPIO_OTYPER_OT13_Pos)          /*!< 0x00002000 */
+#define GPIO_OTYPER_OT13               GPIO_OTYPER_OT13_Msk
+#define GPIO_OTYPER_OT14_Pos           (14U)
+#define GPIO_OTYPER_OT14_Msk           (0x1UL << GPIO_OTYPER_OT14_Pos)          /*!< 0x00004000 */
+#define GPIO_OTYPER_OT14               GPIO_OTYPER_OT14_Msk
+#define GPIO_OTYPER_OT15_Pos           (15U)
+#define GPIO_OTYPER_OT15_Msk           (0x1UL << GPIO_OTYPER_OT15_Pos)          /*!< 0x00008000 */
+#define GPIO_OTYPER_OT15               GPIO_OTYPER_OT15_Msk
+
+/******************  Bits definition for GPIO_OSPEEDR register  ***************/
+#define GPIO_OSPEEDR_OSPEED0_Pos       (0U)
+#define GPIO_OSPEEDR_OSPEED0_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000003 */
+#define GPIO_OSPEEDR_OSPEED0           GPIO_OSPEEDR_OSPEED0_Msk
+#define GPIO_OSPEEDR_OSPEED0_0         (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000001 */
+#define GPIO_OSPEEDR_OSPEED0_1         (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000002 */
+#define GPIO_OSPEEDR_OSPEED1_Pos       (2U)
+#define GPIO_OSPEEDR_OSPEED1_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x0000000C */
+#define GPIO_OSPEEDR_OSPEED1           GPIO_OSPEEDR_OSPEED1_Msk
+#define GPIO_OSPEEDR_OSPEED1_0         (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000004 */
+#define GPIO_OSPEEDR_OSPEED1_1         (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000008 */
+#define GPIO_OSPEEDR_OSPEED2_Pos       (4U)
+#define GPIO_OSPEEDR_OSPEED2_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000030 */
+#define GPIO_OSPEEDR_OSPEED2           GPIO_OSPEEDR_OSPEED2_Msk
+#define GPIO_OSPEEDR_OSPEED2_0         (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000010 */
+#define GPIO_OSPEEDR_OSPEED2_1         (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000020 */
+#define GPIO_OSPEEDR_OSPEED3_Pos       (6U)
+#define GPIO_OSPEEDR_OSPEED3_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x000000C0 */
+#define GPIO_OSPEEDR_OSPEED3           GPIO_OSPEEDR_OSPEED3_Msk
+#define GPIO_OSPEEDR_OSPEED3_0         (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000040 */
+#define GPIO_OSPEEDR_OSPEED3_1         (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000080 */
+#define GPIO_OSPEEDR_OSPEED4_Pos       (8U)
+#define GPIO_OSPEEDR_OSPEED4_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000300 */
+#define GPIO_OSPEEDR_OSPEED4           GPIO_OSPEEDR_OSPEED4_Msk
+#define GPIO_OSPEEDR_OSPEED4_0         (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000100 */
+#define GPIO_OSPEEDR_OSPEED4_1         (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000200 */
+#define GPIO_OSPEEDR_OSPEED5_Pos       (10U)
+#define GPIO_OSPEEDR_OSPEED5_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000C00 */
+#define GPIO_OSPEEDR_OSPEED5           GPIO_OSPEEDR_OSPEED5_Msk
+#define GPIO_OSPEEDR_OSPEED5_0         (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000400 */
+#define GPIO_OSPEEDR_OSPEED5_1         (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000800 */
+#define GPIO_OSPEEDR_OSPEED6_Pos       (12U)
+#define GPIO_OSPEEDR_OSPEED6_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00003000 */
+#define GPIO_OSPEEDR_OSPEED6           GPIO_OSPEEDR_OSPEED6_Msk
+#define GPIO_OSPEEDR_OSPEED6_0         (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00001000 */
+#define GPIO_OSPEEDR_OSPEED6_1         (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00002000 */
+#define GPIO_OSPEEDR_OSPEED7_Pos       (14U)
+#define GPIO_OSPEEDR_OSPEED7_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x0000C000 */
+#define GPIO_OSPEEDR_OSPEED7           GPIO_OSPEEDR_OSPEED7_Msk
+#define GPIO_OSPEEDR_OSPEED7_0         (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00004000 */
+#define GPIO_OSPEEDR_OSPEED7_1         (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00008000 */
+#define GPIO_OSPEEDR_OSPEED8_Pos       (16U)
+#define GPIO_OSPEEDR_OSPEED8_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00030000 */
+#define GPIO_OSPEEDR_OSPEED8           GPIO_OSPEEDR_OSPEED8_Msk
+#define GPIO_OSPEEDR_OSPEED8_0         (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00010000 */
+#define GPIO_OSPEEDR_OSPEED8_1         (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00020000 */
+#define GPIO_OSPEEDR_OSPEED9_Pos       (18U)
+#define GPIO_OSPEEDR_OSPEED9_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x000C0000 */
+#define GPIO_OSPEEDR_OSPEED9           GPIO_OSPEEDR_OSPEED9_Msk
+#define GPIO_OSPEEDR_OSPEED9_0         (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00040000 */
+#define GPIO_OSPEEDR_OSPEED9_1         (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00080000 */
+#define GPIO_OSPEEDR_OSPEED10_Pos      (20U)
+#define GPIO_OSPEEDR_OSPEED10_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00300000 */
+#define GPIO_OSPEEDR_OSPEED10          GPIO_OSPEEDR_OSPEED10_Msk
+#define GPIO_OSPEEDR_OSPEED10_0        (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00100000 */
+#define GPIO_OSPEEDR_OSPEED10_1        (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00200000 */
+#define GPIO_OSPEEDR_OSPEED11_Pos      (22U)
+#define GPIO_OSPEEDR_OSPEED11_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00C00000 */
+#define GPIO_OSPEEDR_OSPEED11          GPIO_OSPEEDR_OSPEED11_Msk
+#define GPIO_OSPEEDR_OSPEED11_0        (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00400000 */
+#define GPIO_OSPEEDR_OSPEED11_1        (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00800000 */
+#define GPIO_OSPEEDR_OSPEED12_Pos      (24U)
+#define GPIO_OSPEEDR_OSPEED12_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x03000000 */
+#define GPIO_OSPEEDR_OSPEED12          GPIO_OSPEEDR_OSPEED12_Msk
+#define GPIO_OSPEEDR_OSPEED12_0        (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x01000000 */
+#define GPIO_OSPEEDR_OSPEED12_1        (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x02000000 */
+#define GPIO_OSPEEDR_OSPEED13_Pos      (26U)
+#define GPIO_OSPEEDR_OSPEED13_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x0C000000 */
+#define GPIO_OSPEEDR_OSPEED13          GPIO_OSPEEDR_OSPEED13_Msk
+#define GPIO_OSPEEDR_OSPEED13_0        (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x04000000 */
+#define GPIO_OSPEEDR_OSPEED13_1        (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x08000000 */
+#define GPIO_OSPEEDR_OSPEED14_Pos      (28U)
+#define GPIO_OSPEEDR_OSPEED14_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x30000000 */
+#define GPIO_OSPEEDR_OSPEED14          GPIO_OSPEEDR_OSPEED14_Msk
+#define GPIO_OSPEEDR_OSPEED14_0        (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x10000000 */
+#define GPIO_OSPEEDR_OSPEED14_1        (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x20000000 */
+#define GPIO_OSPEEDR_OSPEED15_Pos      (30U)
+#define GPIO_OSPEEDR_OSPEED15_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0xC0000000 */
+#define GPIO_OSPEEDR_OSPEED15          GPIO_OSPEEDR_OSPEED15_Msk
+#define GPIO_OSPEEDR_OSPEED15_0        (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x40000000 */
+#define GPIO_OSPEEDR_OSPEED15_1        (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_PUPDR register  *****************/
+#define GPIO_PUPDR_PUPD0_Pos           (0U)
+#define GPIO_PUPDR_PUPD0_Msk           (0x3UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000003 */
+#define GPIO_PUPDR_PUPD0               GPIO_PUPDR_PUPD0_Msk
+#define GPIO_PUPDR_PUPD0_0             (0x1UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000001 */
+#define GPIO_PUPDR_PUPD0_1             (0x2UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000002 */
+#define GPIO_PUPDR_PUPD1_Pos           (2U)
+#define GPIO_PUPDR_PUPD1_Msk           (0x3UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x0000000C */
+#define GPIO_PUPDR_PUPD1               GPIO_PUPDR_PUPD1_Msk
+#define GPIO_PUPDR_PUPD1_0             (0x1UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000004 */
+#define GPIO_PUPDR_PUPD1_1             (0x2UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000008 */
+#define GPIO_PUPDR_PUPD2_Pos           (4U)
+#define GPIO_PUPDR_PUPD2_Msk           (0x3UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000030 */
+#define GPIO_PUPDR_PUPD2               GPIO_PUPDR_PUPD2_Msk
+#define GPIO_PUPDR_PUPD2_0             (0x1UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000010 */
+#define GPIO_PUPDR_PUPD2_1             (0x2UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000020 */
+#define GPIO_PUPDR_PUPD3_Pos           (6U)
+#define GPIO_PUPDR_PUPD3_Msk           (0x3UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x000000C0 */
+#define GPIO_PUPDR_PUPD3               GPIO_PUPDR_PUPD3_Msk
+#define GPIO_PUPDR_PUPD3_0             (0x1UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000040 */
+#define GPIO_PUPDR_PUPD3_1             (0x2UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000080 */
+#define GPIO_PUPDR_PUPD4_Pos           (8U)
+#define GPIO_PUPDR_PUPD4_Msk           (0x3UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000300 */
+#define GPIO_PUPDR_PUPD4               GPIO_PUPDR_PUPD4_Msk
+#define GPIO_PUPDR_PUPD4_0             (0x1UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000100 */
+#define GPIO_PUPDR_PUPD4_1             (0x2UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000200 */
+#define GPIO_PUPDR_PUPD5_Pos           (10U)
+#define GPIO_PUPDR_PUPD5_Msk           (0x3UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000C00 */
+#define GPIO_PUPDR_PUPD5               GPIO_PUPDR_PUPD5_Msk
+#define GPIO_PUPDR_PUPD5_0             (0x1UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000400 */
+#define GPIO_PUPDR_PUPD5_1             (0x2UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000800 */
+#define GPIO_PUPDR_PUPD6_Pos           (12U)
+#define GPIO_PUPDR_PUPD6_Msk           (0x3UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00003000 */
+#define GPIO_PUPDR_PUPD6               GPIO_PUPDR_PUPD6_Msk
+#define GPIO_PUPDR_PUPD6_0             (0x1UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00001000 */
+#define GPIO_PUPDR_PUPD6_1             (0x2UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00002000 */
+#define GPIO_PUPDR_PUPD7_Pos           (14U)
+#define GPIO_PUPDR_PUPD7_Msk           (0x3UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x0000C000 */
+#define GPIO_PUPDR_PUPD7               GPIO_PUPDR_PUPD7_Msk
+#define GPIO_PUPDR_PUPD7_0             (0x1UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00004000 */
+#define GPIO_PUPDR_PUPD7_1             (0x2UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00008000 */
+#define GPIO_PUPDR_PUPD8_Pos           (16U)
+#define GPIO_PUPDR_PUPD8_Msk           (0x3UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00030000 */
+#define GPIO_PUPDR_PUPD8               GPIO_PUPDR_PUPD8_Msk
+#define GPIO_PUPDR_PUPD8_0             (0x1UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00010000 */
+#define GPIO_PUPDR_PUPD8_1             (0x2UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00020000 */
+#define GPIO_PUPDR_PUPD9_Pos           (18U)
+#define GPIO_PUPDR_PUPD9_Msk           (0x3UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x000C0000 */
+#define GPIO_PUPDR_PUPD9               GPIO_PUPDR_PUPD9_Msk
+#define GPIO_PUPDR_PUPD9_0             (0x1UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00040000 */
+#define GPIO_PUPDR_PUPD9_1             (0x2UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00080000 */
+#define GPIO_PUPDR_PUPD10_Pos          (20U)
+#define GPIO_PUPDR_PUPD10_Msk          (0x3UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00300000 */
+#define GPIO_PUPDR_PUPD10              GPIO_PUPDR_PUPD10_Msk
+#define GPIO_PUPDR_PUPD10_0            (0x1UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00100000 */
+#define GPIO_PUPDR_PUPD10_1            (0x2UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00200000 */
+#define GPIO_PUPDR_PUPD11_Pos          (22U)
+#define GPIO_PUPDR_PUPD11_Msk          (0x3UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00C00000 */
+#define GPIO_PUPDR_PUPD11              GPIO_PUPDR_PUPD11_Msk
+#define GPIO_PUPDR_PUPD11_0            (0x1UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00400000 */
+#define GPIO_PUPDR_PUPD11_1            (0x2UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00800000 */
+#define GPIO_PUPDR_PUPD12_Pos          (24U)
+#define GPIO_PUPDR_PUPD12_Msk          (0x3UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x03000000 */
+#define GPIO_PUPDR_PUPD12              GPIO_PUPDR_PUPD12_Msk
+#define GPIO_PUPDR_PUPD12_0            (0x1UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x01000000 */
+#define GPIO_PUPDR_PUPD12_1            (0x2UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x02000000 */
+#define GPIO_PUPDR_PUPD13_Pos          (26U)
+#define GPIO_PUPDR_PUPD13_Msk          (0x3UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x0C000000 */
+#define GPIO_PUPDR_PUPD13              GPIO_PUPDR_PUPD13_Msk
+#define GPIO_PUPDR_PUPD13_0            (0x1UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x04000000 */
+#define GPIO_PUPDR_PUPD13_1            (0x2UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x08000000 */
+#define GPIO_PUPDR_PUPD14_Pos          (28U)
+#define GPIO_PUPDR_PUPD14_Msk          (0x3UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x30000000 */
+#define GPIO_PUPDR_PUPD14              GPIO_PUPDR_PUPD14_Msk
+#define GPIO_PUPDR_PUPD14_0            (0x1UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x10000000 */
+#define GPIO_PUPDR_PUPD14_1            (0x2UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x20000000 */
+#define GPIO_PUPDR_PUPD15_Pos          (30U)
+#define GPIO_PUPDR_PUPD15_Msk          (0x3UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0xC0000000 */
+#define GPIO_PUPDR_PUPD15              GPIO_PUPDR_PUPD15_Msk
+#define GPIO_PUPDR_PUPD15_0            (0x1UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x40000000 */
+#define GPIO_PUPDR_PUPD15_1            (0x2UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_IDR register  *******************/
+#define GPIO_IDR_ID0_Pos               (0U)
+#define GPIO_IDR_ID0_Msk               (0x1UL << GPIO_IDR_ID0_Pos)              /*!< 0x00000001 */
+#define GPIO_IDR_ID0                   GPIO_IDR_ID0_Msk
+#define GPIO_IDR_ID1_Pos               (1U)
+#define GPIO_IDR_ID1_Msk               (0x1UL << GPIO_IDR_ID1_Pos)              /*!< 0x00000002 */
+#define GPIO_IDR_ID1                   GPIO_IDR_ID1_Msk
+#define GPIO_IDR_ID2_Pos               (2U)
+#define GPIO_IDR_ID2_Msk               (0x1UL << GPIO_IDR_ID2_Pos)              /*!< 0x00000004 */
+#define GPIO_IDR_ID2                   GPIO_IDR_ID2_Msk
+#define GPIO_IDR_ID3_Pos               (3U)
+#define GPIO_IDR_ID3_Msk               (0x1UL << GPIO_IDR_ID3_Pos)              /*!< 0x00000008 */
+#define GPIO_IDR_ID3                   GPIO_IDR_ID3_Msk
+#define GPIO_IDR_ID4_Pos               (4U)
+#define GPIO_IDR_ID4_Msk               (0x1UL << GPIO_IDR_ID4_Pos)              /*!< 0x00000010 */
+#define GPIO_IDR_ID4                   GPIO_IDR_ID4_Msk
+#define GPIO_IDR_ID5_Pos               (5U)
+#define GPIO_IDR_ID5_Msk               (0x1UL << GPIO_IDR_ID5_Pos)              /*!< 0x00000020 */
+#define GPIO_IDR_ID5                   GPIO_IDR_ID5_Msk
+#define GPIO_IDR_ID6_Pos               (6U)
+#define GPIO_IDR_ID6_Msk               (0x1UL << GPIO_IDR_ID6_Pos)              /*!< 0x00000040 */
+#define GPIO_IDR_ID6                   GPIO_IDR_ID6_Msk
+#define GPIO_IDR_ID7_Pos               (7U)
+#define GPIO_IDR_ID7_Msk               (0x1UL << GPIO_IDR_ID7_Pos)              /*!< 0x00000080 */
+#define GPIO_IDR_ID7                   GPIO_IDR_ID7_Msk
+#define GPIO_IDR_ID8_Pos               (8U)
+#define GPIO_IDR_ID8_Msk               (0x1UL << GPIO_IDR_ID8_Pos)              /*!< 0x00000100 */
+#define GPIO_IDR_ID8                   GPIO_IDR_ID8_Msk
+#define GPIO_IDR_ID9_Pos               (9U)
+#define GPIO_IDR_ID9_Msk               (0x1UL << GPIO_IDR_ID9_Pos)              /*!< 0x00000200 */
+#define GPIO_IDR_ID9                   GPIO_IDR_ID9_Msk
+#define GPIO_IDR_ID10_Pos              (10U)
+#define GPIO_IDR_ID10_Msk              (0x1UL << GPIO_IDR_ID10_Pos)             /*!< 0x00000400 */
+#define GPIO_IDR_ID10                  GPIO_IDR_ID10_Msk
+#define GPIO_IDR_ID11_Pos              (11U)
+#define GPIO_IDR_ID11_Msk              (0x1UL << GPIO_IDR_ID11_Pos)             /*!< 0x00000800 */
+#define GPIO_IDR_ID11                  GPIO_IDR_ID11_Msk
+#define GPIO_IDR_ID12_Pos              (12U)
+#define GPIO_IDR_ID12_Msk              (0x1UL << GPIO_IDR_ID12_Pos)             /*!< 0x00001000 */
+#define GPIO_IDR_ID12                  GPIO_IDR_ID12_Msk
+#define GPIO_IDR_ID13_Pos              (13U)
+#define GPIO_IDR_ID13_Msk              (0x1UL << GPIO_IDR_ID13_Pos)             /*!< 0x00002000 */
+#define GPIO_IDR_ID13                  GPIO_IDR_ID13_Msk
+#define GPIO_IDR_ID14_Pos              (14U)
+#define GPIO_IDR_ID14_Msk              (0x1UL << GPIO_IDR_ID14_Pos)             /*!< 0x00004000 */
+#define GPIO_IDR_ID14                  GPIO_IDR_ID14_Msk
+#define GPIO_IDR_ID15_Pos              (15U)
+#define GPIO_IDR_ID15_Msk              (0x1UL << GPIO_IDR_ID15_Pos)             /*!< 0x00008000 */
+#define GPIO_IDR_ID15                  GPIO_IDR_ID15_Msk
+
+/******************  Bits definition for GPIO_ODR register  *******************/
+#define GPIO_ODR_OD0_Pos               (0U)
+#define GPIO_ODR_OD0_Msk               (0x1UL << GPIO_ODR_OD0_Pos)              /*!< 0x00000001 */
+#define GPIO_ODR_OD0                   GPIO_ODR_OD0_Msk
+#define GPIO_ODR_OD1_Pos               (1U)
+#define GPIO_ODR_OD1_Msk               (0x1UL << GPIO_ODR_OD1_Pos)              /*!< 0x00000002 */
+#define GPIO_ODR_OD1                   GPIO_ODR_OD1_Msk
+#define GPIO_ODR_OD2_Pos               (2U)
+#define GPIO_ODR_OD2_Msk               (0x1UL << GPIO_ODR_OD2_Pos)              /*!< 0x00000004 */
+#define GPIO_ODR_OD2                   GPIO_ODR_OD2_Msk
+#define GPIO_ODR_OD3_Pos               (3U)
+#define GPIO_ODR_OD3_Msk               (0x1UL << GPIO_ODR_OD3_Pos)              /*!< 0x00000008 */
+#define GPIO_ODR_OD3                   GPIO_ODR_OD3_Msk
+#define GPIO_ODR_OD4_Pos               (4U)
+#define GPIO_ODR_OD4_Msk               (0x1UL << GPIO_ODR_OD4_Pos)              /*!< 0x00000010 */
+#define GPIO_ODR_OD4                   GPIO_ODR_OD4_Msk
+#define GPIO_ODR_OD5_Pos               (5U)
+#define GPIO_ODR_OD5_Msk               (0x1UL << GPIO_ODR_OD5_Pos)              /*!< 0x00000020 */
+#define GPIO_ODR_OD5                   GPIO_ODR_OD5_Msk
+#define GPIO_ODR_OD6_Pos               (6U)
+#define GPIO_ODR_OD6_Msk               (0x1UL << GPIO_ODR_OD6_Pos)              /*!< 0x00000040 */
+#define GPIO_ODR_OD6                   GPIO_ODR_OD6_Msk
+#define GPIO_ODR_OD7_Pos               (7U)
+#define GPIO_ODR_OD7_Msk               (0x1UL << GPIO_ODR_OD7_Pos)              /*!< 0x00000080 */
+#define GPIO_ODR_OD7                   GPIO_ODR_OD7_Msk
+#define GPIO_ODR_OD8_Pos               (8U)
+#define GPIO_ODR_OD8_Msk               (0x1UL << GPIO_ODR_OD8_Pos)              /*!< 0x00000100 */
+#define GPIO_ODR_OD8                   GPIO_ODR_OD8_Msk
+#define GPIO_ODR_OD9_Pos               (9U)
+#define GPIO_ODR_OD9_Msk               (0x1UL << GPIO_ODR_OD9_Pos)              /*!< 0x00000200 */
+#define GPIO_ODR_OD9                   GPIO_ODR_OD9_Msk
+#define GPIO_ODR_OD10_Pos              (10U)
+#define GPIO_ODR_OD10_Msk              (0x1UL << GPIO_ODR_OD10_Pos)             /*!< 0x00000400 */
+#define GPIO_ODR_OD10                  GPIO_ODR_OD10_Msk
+#define GPIO_ODR_OD11_Pos              (11U)
+#define GPIO_ODR_OD11_Msk              (0x1UL << GPIO_ODR_OD11_Pos)             /*!< 0x00000800 */
+#define GPIO_ODR_OD11                  GPIO_ODR_OD11_Msk
+#define GPIO_ODR_OD12_Pos              (12U)
+#define GPIO_ODR_OD12_Msk              (0x1UL << GPIO_ODR_OD12_Pos)             /*!< 0x00001000 */
+#define GPIO_ODR_OD12                  GPIO_ODR_OD12_Msk
+#define GPIO_ODR_OD13_Pos              (13U)
+#define GPIO_ODR_OD13_Msk              (0x1UL << GPIO_ODR_OD13_Pos)             /*!< 0x00002000 */
+#define GPIO_ODR_OD13                  GPIO_ODR_OD13_Msk
+#define GPIO_ODR_OD14_Pos              (14U)
+#define GPIO_ODR_OD14_Msk              (0x1UL << GPIO_ODR_OD14_Pos)             /*!< 0x00004000 */
+#define GPIO_ODR_OD14                  GPIO_ODR_OD14_Msk
+#define GPIO_ODR_OD15_Pos              (15U)
+#define GPIO_ODR_OD15_Msk              (0x1UL << GPIO_ODR_OD15_Pos)             /*!< 0x00008000 */
+#define GPIO_ODR_OD15                  GPIO_ODR_OD15_Msk
+
+/******************  Bits definition for GPIO_BSRR register  ******************/
+#define GPIO_BSRR_BS0_Pos              (0U)
+#define GPIO_BSRR_BS0_Msk              (0x1UL << GPIO_BSRR_BS0_Pos)             /*!< 0x00000001 */
+#define GPIO_BSRR_BS0                  GPIO_BSRR_BS0_Msk
+#define GPIO_BSRR_BS1_Pos              (1U)
+#define GPIO_BSRR_BS1_Msk              (0x1UL << GPIO_BSRR_BS1_Pos)             /*!< 0x00000002 */
+#define GPIO_BSRR_BS1                  GPIO_BSRR_BS1_Msk
+#define GPIO_BSRR_BS2_Pos              (2U)
+#define GPIO_BSRR_BS2_Msk              (0x1UL << GPIO_BSRR_BS2_Pos)             /*!< 0x00000004 */
+#define GPIO_BSRR_BS2                  GPIO_BSRR_BS2_Msk
+#define GPIO_BSRR_BS3_Pos              (3U)
+#define GPIO_BSRR_BS3_Msk              (0x1UL << GPIO_BSRR_BS3_Pos)             /*!< 0x00000008 */
+#define GPIO_BSRR_BS3                  GPIO_BSRR_BS3_Msk
+#define GPIO_BSRR_BS4_Pos              (4U)
+#define GPIO_BSRR_BS4_Msk              (0x1UL << GPIO_BSRR_BS4_Pos)             /*!< 0x00000010 */
+#define GPIO_BSRR_BS4                  GPIO_BSRR_BS4_Msk
+#define GPIO_BSRR_BS5_Pos              (5U)
+#define GPIO_BSRR_BS5_Msk              (0x1UL << GPIO_BSRR_BS5_Pos)             /*!< 0x00000020 */
+#define GPIO_BSRR_BS5                  GPIO_BSRR_BS5_Msk
+#define GPIO_BSRR_BS6_Pos              (6U)
+#define GPIO_BSRR_BS6_Msk              (0x1UL << GPIO_BSRR_BS6_Pos)             /*!< 0x00000040 */
+#define GPIO_BSRR_BS6                  GPIO_BSRR_BS6_Msk
+#define GPIO_BSRR_BS7_Pos              (7U)
+#define GPIO_BSRR_BS7_Msk              (0x1UL << GPIO_BSRR_BS7_Pos)             /*!< 0x00000080 */
+#define GPIO_BSRR_BS7                  GPIO_BSRR_BS7_Msk
+#define GPIO_BSRR_BS8_Pos              (8U)
+#define GPIO_BSRR_BS8_Msk              (0x1UL << GPIO_BSRR_BS8_Pos)             /*!< 0x00000100 */
+#define GPIO_BSRR_BS8                  GPIO_BSRR_BS8_Msk
+#define GPIO_BSRR_BS9_Pos              (9U)
+#define GPIO_BSRR_BS9_Msk              (0x1UL << GPIO_BSRR_BS9_Pos)             /*!< 0x00000200 */
+#define GPIO_BSRR_BS9                  GPIO_BSRR_BS9_Msk
+#define GPIO_BSRR_BS10_Pos             (10U)
+#define GPIO_BSRR_BS10_Msk             (0x1UL << GPIO_BSRR_BS10_Pos)            /*!< 0x00000400 */
+#define GPIO_BSRR_BS10                 GPIO_BSRR_BS10_Msk
+#define GPIO_BSRR_BS11_Pos             (11U)
+#define GPIO_BSRR_BS11_Msk             (0x1UL << GPIO_BSRR_BS11_Pos)            /*!< 0x00000800 */
+#define GPIO_BSRR_BS11                 GPIO_BSRR_BS11_Msk
+#define GPIO_BSRR_BS12_Pos             (12U)
+#define GPIO_BSRR_BS12_Msk             (0x1UL << GPIO_BSRR_BS12_Pos)            /*!< 0x00001000 */
+#define GPIO_BSRR_BS12                 GPIO_BSRR_BS12_Msk
+#define GPIO_BSRR_BS13_Pos             (13U)
+#define GPIO_BSRR_BS13_Msk             (0x1UL << GPIO_BSRR_BS13_Pos)            /*!< 0x00002000 */
+#define GPIO_BSRR_BS13                 GPIO_BSRR_BS13_Msk
+#define GPIO_BSRR_BS14_Pos             (14U)
+#define GPIO_BSRR_BS14_Msk             (0x1UL << GPIO_BSRR_BS14_Pos)            /*!< 0x00004000 */
+#define GPIO_BSRR_BS14                 GPIO_BSRR_BS14_Msk
+#define GPIO_BSRR_BS15_Pos             (15U)
+#define GPIO_BSRR_BS15_Msk             (0x1UL << GPIO_BSRR_BS15_Pos)            /*!< 0x00008000 */
+#define GPIO_BSRR_BS15                 GPIO_BSRR_BS15_Msk
+#define GPIO_BSRR_BR0_Pos              (16U)
+#define GPIO_BSRR_BR0_Msk              (0x1UL << GPIO_BSRR_BR0_Pos)             /*!< 0x00010000 */
+#define GPIO_BSRR_BR0                  GPIO_BSRR_BR0_Msk
+#define GPIO_BSRR_BR1_Pos              (17U)
+#define GPIO_BSRR_BR1_Msk              (0x1UL << GPIO_BSRR_BR1_Pos)             /*!< 0x00020000 */
+#define GPIO_BSRR_BR1                  GPIO_BSRR_BR1_Msk
+#define GPIO_BSRR_BR2_Pos              (18U)
+#define GPIO_BSRR_BR2_Msk              (0x1UL << GPIO_BSRR_BR2_Pos)             /*!< 0x00040000 */
+#define GPIO_BSRR_BR2                  GPIO_BSRR_BR2_Msk
+#define GPIO_BSRR_BR3_Pos              (19U)
+#define GPIO_BSRR_BR3_Msk              (0x1UL << GPIO_BSRR_BR3_Pos)             /*!< 0x00080000 */
+#define GPIO_BSRR_BR3                  GPIO_BSRR_BR3_Msk
+#define GPIO_BSRR_BR4_Pos              (20U)
+#define GPIO_BSRR_BR4_Msk              (0x1UL << GPIO_BSRR_BR4_Pos)             /*!< 0x00100000 */
+#define GPIO_BSRR_BR4                  GPIO_BSRR_BR4_Msk
+#define GPIO_BSRR_BR5_Pos              (21U)
+#define GPIO_BSRR_BR5_Msk              (0x1UL << GPIO_BSRR_BR5_Pos)             /*!< 0x00200000 */
+#define GPIO_BSRR_BR5                  GPIO_BSRR_BR5_Msk
+#define GPIO_BSRR_BR6_Pos              (22U)
+#define GPIO_BSRR_BR6_Msk              (0x1UL << GPIO_BSRR_BR6_Pos)             /*!< 0x00400000 */
+#define GPIO_BSRR_BR6                  GPIO_BSRR_BR6_Msk
+#define GPIO_BSRR_BR7_Pos              (23U)
+#define GPIO_BSRR_BR7_Msk              (0x1UL << GPIO_BSRR_BR7_Pos)             /*!< 0x00800000 */
+#define GPIO_BSRR_BR7                  GPIO_BSRR_BR7_Msk
+#define GPIO_BSRR_BR8_Pos              (24U)
+#define GPIO_BSRR_BR8_Msk              (0x1UL << GPIO_BSRR_BR8_Pos)             /*!< 0x01000000 */
+#define GPIO_BSRR_BR8                  GPIO_BSRR_BR8_Msk
+#define GPIO_BSRR_BR9_Pos              (25U)
+#define GPIO_BSRR_BR9_Msk              (0x1UL << GPIO_BSRR_BR9_Pos)             /*!< 0x02000000 */
+#define GPIO_BSRR_BR9                  GPIO_BSRR_BR9_Msk
+#define GPIO_BSRR_BR10_Pos             (26U)
+#define GPIO_BSRR_BR10_Msk             (0x1UL << GPIO_BSRR_BR10_Pos)            /*!< 0x04000000 */
+#define GPIO_BSRR_BR10                 GPIO_BSRR_BR10_Msk
+#define GPIO_BSRR_BR11_Pos             (27U)
+#define GPIO_BSRR_BR11_Msk             (0x1UL << GPIO_BSRR_BR11_Pos)            /*!< 0x08000000 */
+#define GPIO_BSRR_BR11                 GPIO_BSRR_BR11_Msk
+#define GPIO_BSRR_BR12_Pos             (28U)
+#define GPIO_BSRR_BR12_Msk             (0x1UL << GPIO_BSRR_BR12_Pos)            /*!< 0x10000000 */
+#define GPIO_BSRR_BR12                 GPIO_BSRR_BR12_Msk
+#define GPIO_BSRR_BR13_Pos             (29U)
+#define GPIO_BSRR_BR13_Msk             (0x1UL << GPIO_BSRR_BR13_Pos)            /*!< 0x20000000 */
+#define GPIO_BSRR_BR13                 GPIO_BSRR_BR13_Msk
+#define GPIO_BSRR_BR14_Pos             (30U)
+#define GPIO_BSRR_BR14_Msk             (0x1UL << GPIO_BSRR_BR14_Pos)            /*!< 0x40000000 */
+#define GPIO_BSRR_BR14                 GPIO_BSRR_BR14_Msk
+#define GPIO_BSRR_BR15_Pos             (31U)
+#define GPIO_BSRR_BR15_Msk             (0x1UL << GPIO_BSRR_BR15_Pos)            /*!< 0x80000000 */
+#define GPIO_BSRR_BR15                 GPIO_BSRR_BR15_Msk
+
+/****************** Bit definition for GPIO_LCKR register *********************/
+#define GPIO_LCKR_LCK0_Pos             (0U)
+#define GPIO_LCKR_LCK0_Msk             (0x1UL << GPIO_LCKR_LCK0_Pos)            /*!< 0x00000001 */
+#define GPIO_LCKR_LCK0                 GPIO_LCKR_LCK0_Msk
+#define GPIO_LCKR_LCK1_Pos             (1U)
+#define GPIO_LCKR_LCK1_Msk             (0x1UL << GPIO_LCKR_LCK1_Pos)            /*!< 0x00000002 */
+#define GPIO_LCKR_LCK1                 GPIO_LCKR_LCK1_Msk
+#define GPIO_LCKR_LCK2_Pos             (2U)
+#define GPIO_LCKR_LCK2_Msk             (0x1UL << GPIO_LCKR_LCK2_Pos)            /*!< 0x00000004 */
+#define GPIO_LCKR_LCK2                 GPIO_LCKR_LCK2_Msk
+#define GPIO_LCKR_LCK3_Pos             (3U)
+#define GPIO_LCKR_LCK3_Msk             (0x1UL << GPIO_LCKR_LCK3_Pos)            /*!< 0x00000008 */
+#define GPIO_LCKR_LCK3                 GPIO_LCKR_LCK3_Msk
+#define GPIO_LCKR_LCK4_Pos             (4U)
+#define GPIO_LCKR_LCK4_Msk             (0x1UL << GPIO_LCKR_LCK4_Pos)            /*!< 0x00000010 */
+#define GPIO_LCKR_LCK4                 GPIO_LCKR_LCK4_Msk
+#define GPIO_LCKR_LCK5_Pos             (5U)
+#define GPIO_LCKR_LCK5_Msk             (0x1UL << GPIO_LCKR_LCK5_Pos)            /*!< 0x00000020 */
+#define GPIO_LCKR_LCK5                 GPIO_LCKR_LCK5_Msk
+#define GPIO_LCKR_LCK6_Pos             (6U)
+#define GPIO_LCKR_LCK6_Msk             (0x1UL << GPIO_LCKR_LCK6_Pos)            /*!< 0x00000040 */
+#define GPIO_LCKR_LCK6                 GPIO_LCKR_LCK6_Msk
+#define GPIO_LCKR_LCK7_Pos             (7U)
+#define GPIO_LCKR_LCK7_Msk             (0x1UL << GPIO_LCKR_LCK7_Pos)            /*!< 0x00000080 */
+#define GPIO_LCKR_LCK7                 GPIO_LCKR_LCK7_Msk
+#define GPIO_LCKR_LCK8_Pos             (8U)
+#define GPIO_LCKR_LCK8_Msk             (0x1UL << GPIO_LCKR_LCK8_Pos)            /*!< 0x00000100 */
+#define GPIO_LCKR_LCK8                 GPIO_LCKR_LCK8_Msk
+#define GPIO_LCKR_LCK9_Pos             (9U)
+#define GPIO_LCKR_LCK9_Msk             (0x1UL << GPIO_LCKR_LCK9_Pos)            /*!< 0x00000200 */
+#define GPIO_LCKR_LCK9                 GPIO_LCKR_LCK9_Msk
+#define GPIO_LCKR_LCK10_Pos            (10U)
+#define GPIO_LCKR_LCK10_Msk            (0x1UL << GPIO_LCKR_LCK10_Pos)           /*!< 0x00000400 */
+#define GPIO_LCKR_LCK10                GPIO_LCKR_LCK10_Msk
+#define GPIO_LCKR_LCK11_Pos            (11U)
+#define GPIO_LCKR_LCK11_Msk            (0x1UL << GPIO_LCKR_LCK11_Pos)           /*!< 0x00000800 */
+#define GPIO_LCKR_LCK11                GPIO_LCKR_LCK11_Msk
+#define GPIO_LCKR_LCK12_Pos            (12U)
+#define GPIO_LCKR_LCK12_Msk            (0x1UL << GPIO_LCKR_LCK12_Pos)           /*!< 0x00001000 */
+#define GPIO_LCKR_LCK12                GPIO_LCKR_LCK12_Msk
+#define GPIO_LCKR_LCK13_Pos            (13U)
+#define GPIO_LCKR_LCK13_Msk            (0x1UL << GPIO_LCKR_LCK13_Pos)           /*!< 0x00002000 */
+#define GPIO_LCKR_LCK13                GPIO_LCKR_LCK13_Msk
+#define GPIO_LCKR_LCK14_Pos            (14U)
+#define GPIO_LCKR_LCK14_Msk            (0x1UL << GPIO_LCKR_LCK14_Pos)           /*!< 0x00004000 */
+#define GPIO_LCKR_LCK14                GPIO_LCKR_LCK14_Msk
+#define GPIO_LCKR_LCK15_Pos            (15U)
+#define GPIO_LCKR_LCK15_Msk            (0x1UL << GPIO_LCKR_LCK15_Pos)           /*!< 0x00008000 */
+#define GPIO_LCKR_LCK15                GPIO_LCKR_LCK15_Msk
+#define GPIO_LCKR_LCKK_Pos             (16U)
+#define GPIO_LCKR_LCKK_Msk             (0x1UL << GPIO_LCKR_LCKK_Pos)            /*!< 0x00010000 */
+#define GPIO_LCKR_LCKK                 GPIO_LCKR_LCKK_Msk
+
+/****************** Bit definition for GPIO_AFRL register *********************/
+#define GPIO_AFRL_AFSEL0_Pos           (0U)
+#define GPIO_AFRL_AFSEL0_Msk           (0xFUL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRL_AFSEL0               GPIO_AFRL_AFSEL0_Msk
+#define GPIO_AFRL_AFSEL0_0             (0x1UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRL_AFSEL0_1             (0x2UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRL_AFSEL0_2             (0x4UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRL_AFSEL0_3             (0x8UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRL_AFSEL1_Pos           (4U)
+#define GPIO_AFRL_AFSEL1_Msk           (0xFUL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRL_AFSEL1               GPIO_AFRL_AFSEL1_Msk
+#define GPIO_AFRL_AFSEL1_0             (0x1UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRL_AFSEL1_1             (0x2UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRL_AFSEL1_2             (0x4UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRL_AFSEL1_3             (0x8UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRL_AFSEL2_Pos           (8U)
+#define GPIO_AFRL_AFSEL2_Msk           (0xFUL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000F00 */
+#define GPIO_AFRL_AFSEL2               GPIO_AFRL_AFSEL2_Msk
+#define GPIO_AFRL_AFSEL2_0             (0x1UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000100 */
+#define GPIO_AFRL_AFSEL2_1             (0x2UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000200 */
+#define GPIO_AFRL_AFSEL2_2             (0x4UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000400 */
+#define GPIO_AFRL_AFSEL2_3             (0x8UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000800 */
+#define GPIO_AFRL_AFSEL3_Pos           (12U)
+#define GPIO_AFRL_AFSEL3_Msk           (0xFUL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x0000F000 */
+#define GPIO_AFRL_AFSEL3               GPIO_AFRL_AFSEL3_Msk
+#define GPIO_AFRL_AFSEL3_0             (0x1UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00001000 */
+#define GPIO_AFRL_AFSEL3_1             (0x2UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00002000 */
+#define GPIO_AFRL_AFSEL3_2             (0x4UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00004000 */
+#define GPIO_AFRL_AFSEL3_3             (0x8UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00008000 */
+#define GPIO_AFRL_AFSEL4_Pos           (16U)
+#define GPIO_AFRL_AFSEL4_Msk           (0xFUL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x000F0000 */
+#define GPIO_AFRL_AFSEL4               GPIO_AFRL_AFSEL4_Msk
+#define GPIO_AFRL_AFSEL4_0             (0x1UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00010000 */
+#define GPIO_AFRL_AFSEL4_1             (0x2UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00020000 */
+#define GPIO_AFRL_AFSEL4_2             (0x4UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00040000 */
+#define GPIO_AFRL_AFSEL4_3             (0x8UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00080000 */
+#define GPIO_AFRL_AFSEL5_Pos           (20U)
+#define GPIO_AFRL_AFSEL5_Msk           (0xFUL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00F00000 */
+#define GPIO_AFRL_AFSEL5               GPIO_AFRL_AFSEL5_Msk
+#define GPIO_AFRL_AFSEL5_0             (0x1UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00100000 */
+#define GPIO_AFRL_AFSEL5_1             (0x2UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00200000 */
+#define GPIO_AFRL_AFSEL5_2             (0x4UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00400000 */
+#define GPIO_AFRL_AFSEL5_3             (0x8UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00800000 */
+#define GPIO_AFRL_AFSEL6_Pos           (24U)
+#define GPIO_AFRL_AFSEL6_Msk           (0xFUL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x0F000000 */
+#define GPIO_AFRL_AFSEL6               GPIO_AFRL_AFSEL6_Msk
+#define GPIO_AFRL_AFSEL6_0             (0x1UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x01000000 */
+#define GPIO_AFRL_AFSEL6_1             (0x2UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x02000000 */
+#define GPIO_AFRL_AFSEL6_2             (0x4UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x04000000 */
+#define GPIO_AFRL_AFSEL6_3             (0x8UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x08000000 */
+#define GPIO_AFRL_AFSEL7_Pos           (28U)
+#define GPIO_AFRL_AFSEL7_Msk           (0xFUL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0xF0000000 */
+#define GPIO_AFRL_AFSEL7               GPIO_AFRL_AFSEL7_Msk
+#define GPIO_AFRL_AFSEL7_0             (0x1UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x10000000 */
+#define GPIO_AFRL_AFSEL7_1             (0x2UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x20000000 */
+#define GPIO_AFRL_AFSEL7_2             (0x4UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x40000000 */
+#define GPIO_AFRL_AFSEL7_3             (0x8UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x80000000 */
+
+/****************** Bit definition for GPIO_AFRH register *********************/
+#define GPIO_AFRH_AFSEL8_Pos           (0U)
+#define GPIO_AFRH_AFSEL8_Msk           (0xFUL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRH_AFSEL8               GPIO_AFRH_AFSEL8_Msk
+#define GPIO_AFRH_AFSEL8_0             (0x1UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRH_AFSEL8_1             (0x2UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRH_AFSEL8_2             (0x4UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRH_AFSEL8_3             (0x8UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRH_AFSEL9_Pos           (4U)
+#define GPIO_AFRH_AFSEL9_Msk           (0xFUL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRH_AFSEL9               GPIO_AFRH_AFSEL9_Msk
+#define GPIO_AFRH_AFSEL9_0             (0x1UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRH_AFSEL9_1             (0x2UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRH_AFSEL9_2             (0x4UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRH_AFSEL9_3             (0x8UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRH_AFSEL10_Pos          (8U)
+#define GPIO_AFRH_AFSEL10_Msk          (0xFUL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000F00 */
+#define GPIO_AFRH_AFSEL10              GPIO_AFRH_AFSEL10_Msk
+#define GPIO_AFRH_AFSEL10_0            (0x1UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000100 */
+#define GPIO_AFRH_AFSEL10_1            (0x2UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000200 */
+#define GPIO_AFRH_AFSEL10_2            (0x4UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000400 */
+#define GPIO_AFRH_AFSEL10_3            (0x8UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000800 */
+#define GPIO_AFRH_AFSEL11_Pos          (12U)
+#define GPIO_AFRH_AFSEL11_Msk          (0xFUL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x0000F000 */
+#define GPIO_AFRH_AFSEL11              GPIO_AFRH_AFSEL11_Msk
+#define GPIO_AFRH_AFSEL11_0            (0x1UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00001000 */
+#define GPIO_AFRH_AFSEL11_1            (0x2UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00002000 */
+#define GPIO_AFRH_AFSEL11_2            (0x4UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00004000 */
+#define GPIO_AFRH_AFSEL11_3            (0x8UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00008000 */
+#define GPIO_AFRH_AFSEL12_Pos          (16U)
+#define GPIO_AFRH_AFSEL12_Msk          (0xFUL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x000F0000 */
+#define GPIO_AFRH_AFSEL12              GPIO_AFRH_AFSEL12_Msk
+#define GPIO_AFRH_AFSEL12_0            (0x1UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00010000 */
+#define GPIO_AFRH_AFSEL12_1            (0x2UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00020000 */
+#define GPIO_AFRH_AFSEL12_2            (0x4UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00040000 */
+#define GPIO_AFRH_AFSEL12_3            (0x8UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00080000 */
+#define GPIO_AFRH_AFSEL13_Pos          (20U)
+#define GPIO_AFRH_AFSEL13_Msk          (0xFUL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00F00000 */
+#define GPIO_AFRH_AFSEL13              GPIO_AFRH_AFSEL13_Msk
+#define GPIO_AFRH_AFSEL13_0            (0x1UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00100000 */
+#define GPIO_AFRH_AFSEL13_1            (0x2UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00200000 */
+#define GPIO_AFRH_AFSEL13_2            (0x4UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00400000 */
+#define GPIO_AFRH_AFSEL13_3            (0x8UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00800000 */
+#define GPIO_AFRH_AFSEL14_Pos          (24U)
+#define GPIO_AFRH_AFSEL14_Msk          (0xFUL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x0F000000 */
+#define GPIO_AFRH_AFSEL14              GPIO_AFRH_AFSEL14_Msk
+#define GPIO_AFRH_AFSEL14_0            (0x1UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x01000000 */
+#define GPIO_AFRH_AFSEL14_1            (0x2UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x02000000 */
+#define GPIO_AFRH_AFSEL14_2            (0x4UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x04000000 */
+#define GPIO_AFRH_AFSEL14_3            (0x8UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x08000000 */
+#define GPIO_AFRH_AFSEL15_Pos          (28U)
+#define GPIO_AFRH_AFSEL15_Msk          (0xFUL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0xF0000000 */
+#define GPIO_AFRH_AFSEL15              GPIO_AFRH_AFSEL15_Msk
+#define GPIO_AFRH_AFSEL15_0            (0x1UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x10000000 */
+#define GPIO_AFRH_AFSEL15_1            (0x2UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x20000000 */
+#define GPIO_AFRH_AFSEL15_2            (0x4UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x40000000 */
+#define GPIO_AFRH_AFSEL15_3            (0x8UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_BRR register  ******************/
+#define GPIO_BRR_BR0_Pos               (0U)
+#define GPIO_BRR_BR0_Msk               (0x1UL << GPIO_BRR_BR0_Pos)              /*!< 0x00000001 */
+#define GPIO_BRR_BR0                   GPIO_BRR_BR0_Msk
+#define GPIO_BRR_BR1_Pos               (1U)
+#define GPIO_BRR_BR1_Msk               (0x1UL << GPIO_BRR_BR1_Pos)              /*!< 0x00000002 */
+#define GPIO_BRR_BR1                   GPIO_BRR_BR1_Msk
+#define GPIO_BRR_BR2_Pos               (2U)
+#define GPIO_BRR_BR2_Msk               (0x1UL << GPIO_BRR_BR2_Pos)              /*!< 0x00000004 */
+#define GPIO_BRR_BR2                   GPIO_BRR_BR2_Msk
+#define GPIO_BRR_BR3_Pos               (3U)
+#define GPIO_BRR_BR3_Msk               (0x1UL << GPIO_BRR_BR3_Pos)              /*!< 0x00000008 */
+#define GPIO_BRR_BR3                   GPIO_BRR_BR3_Msk
+#define GPIO_BRR_BR4_Pos               (4U)
+#define GPIO_BRR_BR4_Msk               (0x1UL << GPIO_BRR_BR4_Pos)              /*!< 0x00000010 */
+#define GPIO_BRR_BR4                   GPIO_BRR_BR4_Msk
+#define GPIO_BRR_BR5_Pos               (5U)
+#define GPIO_BRR_BR5_Msk               (0x1UL << GPIO_BRR_BR5_Pos)              /*!< 0x00000020 */
+#define GPIO_BRR_BR5                   GPIO_BRR_BR5_Msk
+#define GPIO_BRR_BR6_Pos               (6U)
+#define GPIO_BRR_BR6_Msk               (0x1UL << GPIO_BRR_BR6_Pos)              /*!< 0x00000040 */
+#define GPIO_BRR_BR6                   GPIO_BRR_BR6_Msk
+#define GPIO_BRR_BR7_Pos               (7U)
+#define GPIO_BRR_BR7_Msk               (0x1UL << GPIO_BRR_BR7_Pos)              /*!< 0x00000080 */
+#define GPIO_BRR_BR7                   GPIO_BRR_BR7_Msk
+#define GPIO_BRR_BR8_Pos               (8U)
+#define GPIO_BRR_BR8_Msk               (0x1UL << GPIO_BRR_BR8_Pos)              /*!< 0x00000100 */
+#define GPIO_BRR_BR8                   GPIO_BRR_BR8_Msk
+#define GPIO_BRR_BR9_Pos               (9U)
+#define GPIO_BRR_BR9_Msk               (0x1UL << GPIO_BRR_BR9_Pos)              /*!< 0x00000200 */
+#define GPIO_BRR_BR9                   GPIO_BRR_BR9_Msk
+#define GPIO_BRR_BR10_Pos              (10U)
+#define GPIO_BRR_BR10_Msk              (0x1UL << GPIO_BRR_BR10_Pos)             /*!< 0x00000400 */
+#define GPIO_BRR_BR10                  GPIO_BRR_BR10_Msk
+#define GPIO_BRR_BR11_Pos              (11U)
+#define GPIO_BRR_BR11_Msk              (0x1UL << GPIO_BRR_BR11_Pos)             /*!< 0x00000800 */
+#define GPIO_BRR_BR11                  GPIO_BRR_BR11_Msk
+#define GPIO_BRR_BR12_Pos              (12U)
+#define GPIO_BRR_BR12_Msk              (0x1UL << GPIO_BRR_BR12_Pos)             /*!< 0x00001000 */
+#define GPIO_BRR_BR12                  GPIO_BRR_BR12_Msk
+#define GPIO_BRR_BR13_Pos              (13U)
+#define GPIO_BRR_BR13_Msk              (0x1UL << GPIO_BRR_BR13_Pos)             /*!< 0x00002000 */
+#define GPIO_BRR_BR13                  GPIO_BRR_BR13_Msk
+#define GPIO_BRR_BR14_Pos              (14U)
+#define GPIO_BRR_BR14_Msk              (0x1UL << GPIO_BRR_BR14_Pos)             /*!< 0x00004000 */
+#define GPIO_BRR_BR14                  GPIO_BRR_BR14_Msk
+#define GPIO_BRR_BR15_Pos              (15U)
+#define GPIO_BRR_BR15_Msk              (0x1UL << GPIO_BRR_BR15_Pos)             /*!< 0x00008000 */
+#define GPIO_BRR_BR15                  GPIO_BRR_BR15_Msk
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Inter-integrated Circuit Interface (I2C)              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for I2C_CR1 register  *******************/
+#define I2C_CR1_PE_Pos               (0U)
+#define I2C_CR1_PE_Msk               (0x1UL << I2C_CR1_PE_Pos)                 /*!< 0x00000001 */
+#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            /*!< Peripheral enable */
+#define I2C_CR1_TXIE_Pos             (1U)
+#define I2C_CR1_TXIE_Msk             (0x1UL << I2C_CR1_TXIE_Pos)               /*!< 0x00000002 */
+#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          /*!< TX interrupt enable */
+#define I2C_CR1_RXIE_Pos             (2U)
+#define I2C_CR1_RXIE_Msk             (0x1UL << I2C_CR1_RXIE_Pos)               /*!< 0x00000004 */
+#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          /*!< RX interrupt enable */
+#define I2C_CR1_ADDRIE_Pos           (3U)
+#define I2C_CR1_ADDRIE_Msk           (0x1UL << I2C_CR1_ADDRIE_Pos)             /*!< 0x00000008 */
+#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        /*!< Address match interrupt enable */
+#define I2C_CR1_NACKIE_Pos           (4U)
+#define I2C_CR1_NACKIE_Msk           (0x1UL << I2C_CR1_NACKIE_Pos)             /*!< 0x00000010 */
+#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        /*!< NACK received interrupt enable */
+#define I2C_CR1_STOPIE_Pos           (5U)
+#define I2C_CR1_STOPIE_Msk           (0x1UL << I2C_CR1_STOPIE_Pos)             /*!< 0x00000020 */
+#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        /*!< STOP detection interrupt enable */
+#define I2C_CR1_TCIE_Pos             (6U)
+#define I2C_CR1_TCIE_Msk             (0x1UL << I2C_CR1_TCIE_Pos)               /*!< 0x00000040 */
+#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          /*!< Transfer complete interrupt enable */
+#define I2C_CR1_ERRIE_Pos            (7U)
+#define I2C_CR1_ERRIE_Msk            (0x1UL << I2C_CR1_ERRIE_Pos)              /*!< 0x00000080 */
+#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         /*!< Errors interrupt enable */
+#define I2C_CR1_DNF_Pos              (8U)
+#define I2C_CR1_DNF_Msk              (0xFUL << I2C_CR1_DNF_Pos)                /*!< 0x00000F00 */
+#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           /*!< Digital noise filter */
+#define I2C_CR1_ANFOFF_Pos           (12U)
+#define I2C_CR1_ANFOFF_Msk           (0x1UL << I2C_CR1_ANFOFF_Pos)             /*!< 0x00001000 */
+#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        /*!< Analog noise filter OFF */
+#define I2C_CR1_SWRST_Pos            (13U)
+#define I2C_CR1_SWRST_Msk            (0x1UL << I2C_CR1_SWRST_Pos)              /*!< 0x00002000 */
+#define I2C_CR1_SWRST                I2C_CR1_SWRST_Msk                         /*!< Software reset */
+#define I2C_CR1_TXDMAEN_Pos          (14U)
+#define I2C_CR1_TXDMAEN_Msk          (0x1UL << I2C_CR1_TXDMAEN_Pos)            /*!< 0x00004000 */
+#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       /*!< DMA transmission requests enable */
+#define I2C_CR1_RXDMAEN_Pos          (15U)
+#define I2C_CR1_RXDMAEN_Msk          (0x1UL << I2C_CR1_RXDMAEN_Pos)            /*!< 0x00008000 */
+#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       /*!< DMA reception requests enable */
+#define I2C_CR1_SBC_Pos              (16U)
+#define I2C_CR1_SBC_Msk              (0x1UL << I2C_CR1_SBC_Pos)                /*!< 0x00010000 */
+#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           /*!< Slave byte control */
+#define I2C_CR1_NOSTRETCH_Pos        (17U)
+#define I2C_CR1_NOSTRETCH_Msk        (0x1UL << I2C_CR1_NOSTRETCH_Pos)          /*!< 0x00020000 */
+#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     /*!< Clock stretching disable */
+#define I2C_CR1_WUPEN_Pos            (18U)
+#define I2C_CR1_WUPEN_Msk            (0x1UL << I2C_CR1_WUPEN_Pos)              /*!< 0x00040000 */
+#define I2C_CR1_WUPEN                I2C_CR1_WUPEN_Msk                         /*!< Wakeup from STOP enable */
+#define I2C_CR1_GCEN_Pos             (19U)
+#define I2C_CR1_GCEN_Msk             (0x1UL << I2C_CR1_GCEN_Pos)               /*!< 0x00080000 */
+#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          /*!< General call enable */
+#define I2C_CR1_SMBHEN_Pos           (20U)
+#define I2C_CR1_SMBHEN_Msk           (0x1UL << I2C_CR1_SMBHEN_Pos)             /*!< 0x00100000 */
+#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        /*!< SMBus host address enable */
+#define I2C_CR1_SMBDEN_Pos           (21U)
+#define I2C_CR1_SMBDEN_Msk           (0x1UL << I2C_CR1_SMBDEN_Pos)             /*!< 0x00200000 */
+#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        /*!< SMBus device default address enable */
+#define I2C_CR1_ALERTEN_Pos          (22U)
+#define I2C_CR1_ALERTEN_Msk          (0x1UL << I2C_CR1_ALERTEN_Pos)            /*!< 0x00400000 */
+#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       /*!< SMBus alert enable */
+#define I2C_CR1_PECEN_Pos            (23U)
+#define I2C_CR1_PECEN_Msk            (0x1UL << I2C_CR1_PECEN_Pos)              /*!< 0x00800000 */
+#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         /*!< PEC enable */
+
+/******************  Bit definition for I2C_CR2 register  ********************/
+#define I2C_CR2_SADD_Pos             (0U)
+#define I2C_CR2_SADD_Msk             (0x3FFUL << I2C_CR2_SADD_Pos)             /*!< 0x000003FF */
+#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          /*!< Slave address (master mode) */
+#define I2C_CR2_RD_WRN_Pos           (10U)
+#define I2C_CR2_RD_WRN_Msk           (0x1UL << I2C_CR2_RD_WRN_Pos)             /*!< 0x00000400 */
+#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        /*!< Transfer direction (master mode) */
+#define I2C_CR2_ADD10_Pos            (11U)
+#define I2C_CR2_ADD10_Msk            (0x1UL << I2C_CR2_ADD10_Pos)              /*!< 0x00000800 */
+#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         /*!< 10-bit addressing mode (master mode) */
+#define I2C_CR2_HEAD10R_Pos          (12U)
+#define I2C_CR2_HEAD10R_Msk          (0x1UL << I2C_CR2_HEAD10R_Pos)            /*!< 0x00001000 */
+#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       /*!< 10-bit address header only read direction (master mode) */
+#define I2C_CR2_START_Pos            (13U)
+#define I2C_CR2_START_Msk            (0x1UL << I2C_CR2_START_Pos)              /*!< 0x00002000 */
+#define I2C_CR2_START                I2C_CR2_START_Msk                         /*!< START generation */
+#define I2C_CR2_STOP_Pos             (14U)
+#define I2C_CR2_STOP_Msk             (0x1UL << I2C_CR2_STOP_Pos)               /*!< 0x00004000 */
+#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          /*!< STOP generation (master mode) */
+#define I2C_CR2_NACK_Pos             (15U)
+#define I2C_CR2_NACK_Msk             (0x1UL << I2C_CR2_NACK_Pos)               /*!< 0x00008000 */
+#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          /*!< NACK generation (slave mode) */
+#define I2C_CR2_NBYTES_Pos           (16U)
+#define I2C_CR2_NBYTES_Msk           (0xFFUL << I2C_CR2_NBYTES_Pos)            /*!< 0x00FF0000 */
+#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        /*!< Number of bytes */
+#define I2C_CR2_RELOAD_Pos           (24U)
+#define I2C_CR2_RELOAD_Msk           (0x1UL << I2C_CR2_RELOAD_Pos)             /*!< 0x01000000 */
+#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        /*!< NBYTES reload mode */
+#define I2C_CR2_AUTOEND_Pos          (25U)
+#define I2C_CR2_AUTOEND_Msk          (0x1UL << I2C_CR2_AUTOEND_Pos)            /*!< 0x02000000 */
+#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       /*!< Automatic end mode (master mode) */
+#define I2C_CR2_PECBYTE_Pos          (26U)
+#define I2C_CR2_PECBYTE_Msk          (0x1UL << I2C_CR2_PECBYTE_Pos)            /*!< 0x04000000 */
+#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       /*!< Packet error checking byte */
+
+/*******************  Bit definition for I2C_OAR1 register  ******************/
+#define I2C_OAR1_OA1_Pos             (0U)
+#define I2C_OAR1_OA1_Msk             (0x3FFUL << I2C_OAR1_OA1_Pos)             /*!< 0x000003FF */
+#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          /*!< Interface own address 1 */
+#define I2C_OAR1_OA1MODE_Pos         (10U)
+#define I2C_OAR1_OA1MODE_Msk         (0x1UL << I2C_OAR1_OA1MODE_Pos)           /*!< 0x00000400 */
+#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      /*!< Own address 1 10-bit mode */
+#define I2C_OAR1_OA1EN_Pos           (15U)
+#define I2C_OAR1_OA1EN_Msk           (0x1UL << I2C_OAR1_OA1EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        /*!< Own address 1 enable */
+
+/*******************  Bit definition for I2C_OAR2 register  ******************/
+#define I2C_OAR2_OA2_Pos             (1U)
+#define I2C_OAR2_OA2_Msk             (0x7FUL << I2C_OAR2_OA2_Pos)              /*!< 0x000000FE */
+#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          /*!< Interface own address 2 */
+#define I2C_OAR2_OA2MSK_Pos          (8U)
+#define I2C_OAR2_OA2MSK_Msk          (0x7UL << I2C_OAR2_OA2MSK_Pos)            /*!< 0x00000700 */
+#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       /*!< Own address 2 masks */
+#define I2C_OAR2_OA2NOMASK           (0U)                                      /*!< No mask                                        */
+#define I2C_OAR2_OA2MASK01_Pos       (8U)
+#define I2C_OAR2_OA2MASK01_Msk       (0x1UL << I2C_OAR2_OA2MASK01_Pos)         /*!< 0x00000100 */
+#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    /*!< OA2[1] is masked, Only OA2[7:2] are compared   */
+#define I2C_OAR2_OA2MASK02_Pos       (9U)
+#define I2C_OAR2_OA2MASK02_Msk       (0x1UL << I2C_OAR2_OA2MASK02_Pos)         /*!< 0x00000200 */
+#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */
+#define I2C_OAR2_OA2MASK03_Pos       (8U)
+#define I2C_OAR2_OA2MASK03_Msk       (0x3UL << I2C_OAR2_OA2MASK03_Pos)         /*!< 0x00000300 */
+#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */
+#define I2C_OAR2_OA2MASK04_Pos       (10U)
+#define I2C_OAR2_OA2MASK04_Msk       (0x1UL << I2C_OAR2_OA2MASK04_Pos)         /*!< 0x00000400 */
+#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */
+#define I2C_OAR2_OA2MASK05_Pos       (8U)
+#define I2C_OAR2_OA2MASK05_Msk       (0x5UL << I2C_OAR2_OA2MASK05_Pos)         /*!< 0x00000500 */
+#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */
+#define I2C_OAR2_OA2MASK06_Pos       (9U)
+#define I2C_OAR2_OA2MASK06_Msk       (0x3UL << I2C_OAR2_OA2MASK06_Pos)         /*!< 0x00000600 */
+#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    /*!< OA2[6:1] is masked, Only OA2[7] are compared   */
+#define I2C_OAR2_OA2MASK07_Pos       (8U)
+#define I2C_OAR2_OA2MASK07_Msk       (0x7UL << I2C_OAR2_OA2MASK07_Pos)         /*!< 0x00000700 */
+#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    /*!< OA2[7:1] is masked, No comparison is done      */
+#define I2C_OAR2_OA2EN_Pos           (15U)
+#define I2C_OAR2_OA2EN_Msk           (0x1UL << I2C_OAR2_OA2EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        /*!< Own address 2 enable */
+
+/*******************  Bit definition for I2C_TIMINGR register *******************/
+#define I2C_TIMINGR_SCLL_Pos         (0U)
+#define I2C_TIMINGR_SCLL_Msk         (0xFFUL << I2C_TIMINGR_SCLL_Pos)          /*!< 0x000000FF */
+#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      /*!< SCL low period (master mode) */
+#define I2C_TIMINGR_SCLH_Pos         (8U)
+#define I2C_TIMINGR_SCLH_Msk         (0xFFUL << I2C_TIMINGR_SCLH_Pos)          /*!< 0x0000FF00 */
+#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      /*!< SCL high period (master mode) */
+#define I2C_TIMINGR_SDADEL_Pos       (16U)
+#define I2C_TIMINGR_SDADEL_Msk       (0xFUL << I2C_TIMINGR_SDADEL_Pos)         /*!< 0x000F0000 */
+#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    /*!< Data hold time */
+#define I2C_TIMINGR_SCLDEL_Pos       (20U)
+#define I2C_TIMINGR_SCLDEL_Msk       (0xFUL << I2C_TIMINGR_SCLDEL_Pos)         /*!< 0x00F00000 */
+#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    /*!< Data setup time */
+#define I2C_TIMINGR_PRESC_Pos        (28U)
+#define I2C_TIMINGR_PRESC_Msk        (0xFUL << I2C_TIMINGR_PRESC_Pos)          /*!< 0xF0000000 */
+#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     /*!< Timings prescaler */
+
+/******************* Bit definition for I2C_TIMEOUTR register *******************/
+#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)
+#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)    /*!< 0x00000FFF */
+#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 /*!< Bus timeout A */
+#define I2C_TIMEOUTR_TIDLE_Pos       (12U)
+#define I2C_TIMEOUTR_TIDLE_Msk       (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)         /*!< 0x00001000 */
+#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    /*!< Idle clock timeout detection */
+#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)
+#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)      /*!< 0x00008000 */
+#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 /*!< Clock timeout enable */
+#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)
+#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)    /*!< 0x0FFF0000 */
+#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 /*!< Bus timeout B*/
+#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)
+#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)        /*!< 0x80000000 */
+#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   /*!< Extended clock timeout enable */
+
+/******************  Bit definition for I2C_ISR register  *********************/
+#define I2C_ISR_TXE_Pos              (0U)
+#define I2C_ISR_TXE_Msk              (0x1UL << I2C_ISR_TXE_Pos)                /*!< 0x00000001 */
+#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           /*!< Transmit data register empty */
+#define I2C_ISR_TXIS_Pos             (1U)
+#define I2C_ISR_TXIS_Msk             (0x1UL << I2C_ISR_TXIS_Pos)               /*!< 0x00000002 */
+#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          /*!< Transmit interrupt status */
+#define I2C_ISR_RXNE_Pos             (2U)
+#define I2C_ISR_RXNE_Msk             (0x1UL << I2C_ISR_RXNE_Pos)               /*!< 0x00000004 */
+#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          /*!< Receive data register not empty */
+#define I2C_ISR_ADDR_Pos             (3U)
+#define I2C_ISR_ADDR_Msk             (0x1UL << I2C_ISR_ADDR_Pos)               /*!< 0x00000008 */
+#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          /*!< Address matched (slave mode)*/
+#define I2C_ISR_NACKF_Pos            (4U)
+#define I2C_ISR_NACKF_Msk            (0x1UL << I2C_ISR_NACKF_Pos)              /*!< 0x00000010 */
+#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         /*!< NACK received flag */
+#define I2C_ISR_STOPF_Pos            (5U)
+#define I2C_ISR_STOPF_Msk            (0x1UL << I2C_ISR_STOPF_Pos)              /*!< 0x00000020 */
+#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         /*!< STOP detection flag */
+#define I2C_ISR_TC_Pos               (6U)
+#define I2C_ISR_TC_Msk               (0x1UL << I2C_ISR_TC_Pos)                 /*!< 0x00000040 */
+#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            /*!< Transfer complete (master mode) */
+#define I2C_ISR_TCR_Pos              (7U)
+#define I2C_ISR_TCR_Msk              (0x1UL << I2C_ISR_TCR_Pos)                /*!< 0x00000080 */
+#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           /*!< Transfer complete reload */
+#define I2C_ISR_BERR_Pos             (8U)
+#define I2C_ISR_BERR_Msk             (0x1UL << I2C_ISR_BERR_Pos)               /*!< 0x00000100 */
+#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          /*!< Bus error */
+#define I2C_ISR_ARLO_Pos             (9U)
+#define I2C_ISR_ARLO_Msk             (0x1UL << I2C_ISR_ARLO_Pos)               /*!< 0x00000200 */
+#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          /*!< Arbitration lost */
+#define I2C_ISR_OVR_Pos              (10U)
+#define I2C_ISR_OVR_Msk              (0x1UL << I2C_ISR_OVR_Pos)                /*!< 0x00000400 */
+#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           /*!< Overrun/Underrun */
+#define I2C_ISR_PECERR_Pos           (11U)
+#define I2C_ISR_PECERR_Msk           (0x1UL << I2C_ISR_PECERR_Pos)             /*!< 0x00000800 */
+#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        /*!< PEC error in reception */
+#define I2C_ISR_TIMEOUT_Pos          (12U)
+#define I2C_ISR_TIMEOUT_Msk          (0x1UL << I2C_ISR_TIMEOUT_Pos)            /*!< 0x00001000 */
+#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       /*!< Timeout or Tlow detection flag */
+#define I2C_ISR_ALERT_Pos            (13U)
+#define I2C_ISR_ALERT_Msk            (0x1UL << I2C_ISR_ALERT_Pos)              /*!< 0x00002000 */
+#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         /*!< SMBus alert */
+#define I2C_ISR_BUSY_Pos             (15U)
+#define I2C_ISR_BUSY_Msk             (0x1UL << I2C_ISR_BUSY_Pos)               /*!< 0x00008000 */
+#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          /*!< Bus busy */
+#define I2C_ISR_DIR_Pos              (16U)
+#define I2C_ISR_DIR_Msk              (0x1UL << I2C_ISR_DIR_Pos)                /*!< 0x00010000 */
+#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           /*!< Transfer direction (slave mode) */
+#define I2C_ISR_ADDCODE_Pos          (17U)
+#define I2C_ISR_ADDCODE_Msk          (0x7FUL << I2C_ISR_ADDCODE_Pos)           /*!< 0x00FE0000 */
+#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       /*!< Address match code (slave mode) */
+
+/******************  Bit definition for I2C_ICR register  *********************/
+#define I2C_ICR_ADDRCF_Pos           (3U)
+#define I2C_ICR_ADDRCF_Msk           (0x1UL << I2C_ICR_ADDRCF_Pos)             /*!< 0x00000008 */
+#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        /*!< Address matched clear flag */
+#define I2C_ICR_NACKCF_Pos           (4U)
+#define I2C_ICR_NACKCF_Msk           (0x1UL << I2C_ICR_NACKCF_Pos)             /*!< 0x00000010 */
+#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        /*!< NACK clear flag */
+#define I2C_ICR_STOPCF_Pos           (5U)
+#define I2C_ICR_STOPCF_Msk           (0x1UL << I2C_ICR_STOPCF_Pos)             /*!< 0x00000020 */
+#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        /*!< STOP detection clear flag */
+#define I2C_ICR_BERRCF_Pos           (8U)
+#define I2C_ICR_BERRCF_Msk           (0x1UL << I2C_ICR_BERRCF_Pos)             /*!< 0x00000100 */
+#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        /*!< Bus error clear flag */
+#define I2C_ICR_ARLOCF_Pos           (9U)
+#define I2C_ICR_ARLOCF_Msk           (0x1UL << I2C_ICR_ARLOCF_Pos)             /*!< 0x00000200 */
+#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        /*!< Arbitration lost clear flag */
+#define I2C_ICR_OVRCF_Pos            (10U)
+#define I2C_ICR_OVRCF_Msk            (0x1UL << I2C_ICR_OVRCF_Pos)              /*!< 0x00000400 */
+#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         /*!< Overrun/Underrun clear flag */
+#define I2C_ICR_PECCF_Pos            (11U)
+#define I2C_ICR_PECCF_Msk            (0x1UL << I2C_ICR_PECCF_Pos)              /*!< 0x00000800 */
+#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         /*!< PAC error clear flag */
+#define I2C_ICR_TIMOUTCF_Pos         (12U)
+#define I2C_ICR_TIMOUTCF_Msk         (0x1UL << I2C_ICR_TIMOUTCF_Pos)           /*!< 0x00001000 */
+#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      /*!< Timeout clear flag */
+#define I2C_ICR_ALERTCF_Pos          (13U)
+#define I2C_ICR_ALERTCF_Msk          (0x1UL << I2C_ICR_ALERTCF_Pos)            /*!< 0x00002000 */
+#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       /*!< Alert clear flag */
+
+/******************  Bit definition for I2C_PECR register  *********************/
+#define I2C_PECR_PEC_Pos             (0U)
+#define I2C_PECR_PEC_Msk             (0xFFUL << I2C_PECR_PEC_Pos)              /*!< 0x000000FF */
+#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          /*!< PEC register */
+
+/******************  Bit definition for I2C_RXDR register  *********************/
+#define I2C_RXDR_RXDATA_Pos          (0U)
+#define I2C_RXDR_RXDATA_Msk          (0xFFUL << I2C_RXDR_RXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       /*!< 8-bit receive data */
+
+/******************  Bit definition for I2C_TXDR register  *********************/
+#define I2C_TXDR_TXDATA_Pos          (0U)
+#define I2C_TXDR_TXDATA_Msk          (0xFFUL << I2C_TXDR_TXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       /*!< 8-bit transmit data */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Independent WATCHDOG (IWDG)                         */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_KR_KEY_Pos      (0U)
+#define IWDG_KR_KEY_Msk      (0xFFFFUL << IWDG_KR_KEY_Pos)                     /*!< 0x0000FFFF */
+#define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   /*!<Key value (write only, read 0000h)  */
+
+/*******************  Bit definition for IWDG_PR register  ********************/
+#define IWDG_PR_PR_Pos       (0U)
+#define IWDG_PR_PR_Msk       (0x7UL << IWDG_PR_PR_Pos)                         /*!< 0x00000007 */
+#define IWDG_PR_PR           IWDG_PR_PR_Msk                                    /*!<PR[2:0] (Prescaler divider)         */
+#define IWDG_PR_PR_0         (0x1UL << IWDG_PR_PR_Pos)                         /*!< 0x00000001 */
+#define IWDG_PR_PR_1         (0x2UL << IWDG_PR_PR_Pos)                         /*!< 0x00000002 */
+#define IWDG_PR_PR_2         (0x4UL << IWDG_PR_PR_Pos)                         /*!< 0x00000004 */
+
+/*******************  Bit definition for IWDG_RLR register  *******************/
+#define IWDG_RLR_RL_Pos      (0U)
+#define IWDG_RLR_RL_Msk      (0xFFFUL << IWDG_RLR_RL_Pos)                      /*!< 0x00000FFF */
+#define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   /*!<Watchdog counter reload value        */
+
+/*******************  Bit definition for IWDG_SR register  ********************/
+#define IWDG_SR_PVU_Pos      (0U)
+#define IWDG_SR_PVU_Msk      (0x1UL << IWDG_SR_PVU_Pos)                        /*!< 0x00000001 */
+#define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   /*!< Watchdog prescaler value update */
+#define IWDG_SR_RVU_Pos      (1U)
+#define IWDG_SR_RVU_Msk      (0x1UL << IWDG_SR_RVU_Pos)                        /*!< 0x00000002 */
+#define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   /*!< Watchdog counter reload value update */
+#define IWDG_SR_WVU_Pos      (2U)
+#define IWDG_SR_WVU_Msk      (0x1UL << IWDG_SR_WVU_Pos)                        /*!< 0x00000004 */
+#define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   /*!< Watchdog counter window value update */
+
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_WINR_WIN_Pos    (0U)
+#define IWDG_WINR_WIN_Msk    (0xFFFUL << IWDG_WINR_WIN_Pos)                    /*!< 0x00000FFF */
+#define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 /*!< Watchdog counter window value */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Power Control                                       */
+/*                                                                            */
+/******************************************************************************/
+#define PWR_PVM_SUPPORT                       /*!< PWR feature available only on specific devices: Power Voltage Monitoring feature */
+#define PWR_PVD_SUPPORT                       /*!< PWR feature available only on specific devices: Power Voltage Detection feature */
+#define PWR_BOR_SUPPORT                       /*!< PWR feature available only on specific devices: Brown-Out Reset feature         */
+#define PWR_SHDW_SUPPORT                      /*!< PWR feature available only on specific devices: Shutdown mode */
+
+/********************  Bit definition for PWR_CR1 register  ********************/
+#define PWR_CR1_LPMS_Pos          (0U)
+#define PWR_CR1_LPMS_Msk          (0x7UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000007 */
+#define PWR_CR1_LPMS              PWR_CR1_LPMS_Msk                             /*!< Low Power Mode Selection */
+#define PWR_CR1_LPMS_0            (0x1UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000001 */
+#define PWR_CR1_LPMS_1            (0x2UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000002 */
+#define PWR_CR1_LPMS_2            (0x4UL << PWR_CR1_LPMS_Pos)                   /*!< 0x00000004 */
+#define PWR_CR1_FPD_STOP_Pos      (3U)
+#define PWR_CR1_FPD_STOP_Msk      (0x1UL << PWR_CR1_FPD_STOP_Pos)              /*!< 0x00000008 */
+#define PWR_CR1_FPD_STOP          PWR_CR1_FPD_STOP_Msk                         /*!< Flash power down mode during stop */
+#define PWR_CR1_FPD_LPRUN_Pos     (4U)
+#define PWR_CR1_FPD_LPRUN_Msk     (0x1UL << PWR_CR1_FPD_LPRUN_Pos)             /*!< 0x00000010 */
+#define PWR_CR1_FPD_LPRUN         PWR_CR1_FPD_LPRUN_Msk                        /*!< Flash power down mode during run */
+#define PWR_CR1_FPD_LPSLP_Pos     (5U)
+#define PWR_CR1_FPD_LPSLP_Msk     (0x1UL << PWR_CR1_FPD_LPSLP_Pos)             /*!< 0x00000020 */
+#define PWR_CR1_FPD_LPSLP         PWR_CR1_FPD_LPSLP_Msk                        /*!< Flash power down mode during sleep */
+#define PWR_CR1_DBP_Pos           (8U)
+#define PWR_CR1_DBP_Msk           (0x1UL << PWR_CR1_DBP_Pos)                   /*!< 0x00000100 */
+#define PWR_CR1_DBP               PWR_CR1_DBP_Msk                              /*!< Disable Backup Domain write protection */
+#define PWR_CR1_VOS_Pos           (9U)
+#define PWR_CR1_VOS_Msk           (0x3UL << PWR_CR1_VOS_Pos)                   /*!< 0x00000600 */
+#define PWR_CR1_VOS               PWR_CR1_VOS_Msk                              /*!< Voltage scaling */
+#define PWR_CR1_VOS_0             (0x1UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 0 */
+#define PWR_CR1_VOS_1             (0x2UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 1 */
+#define PWR_CR1_LPR_Pos           (14U)
+#define PWR_CR1_LPR_Msk           (0x1UL << PWR_CR1_LPR_Pos)                   /*!< 0x00004000 */
+#define PWR_CR1_LPR               PWR_CR1_LPR_Msk                              /*!< Regulator Low-Power Run mode */
+
+/********************  Bit definition for PWR_CR2 register  ********************/
+#define PWR_CR2_PVDE_Pos          (0U)
+#define PWR_CR2_PVDE_Msk          (0x1UL << PWR_CR2_PVDE_Pos)                  /*!< 0x00000001 */
+#define PWR_CR2_PVDE              PWR_CR2_PVDE_Msk                             /*!< Programmable Voltage Detector Enable */
+#define PWR_CR2_PVDFT_Pos         (1U)
+#define PWR_CR2_PVDFT_Msk         (0x7UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x0000000E */
+#define PWR_CR2_PVDFT             PWR_CR2_PVDFT_Msk                            /*!< PVD Falling Threshold Selection bit field */
+#define PWR_CR2_PVDFT_0           (0x1UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000002 */
+#define PWR_CR2_PVDFT_1           (0x2UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000004 */
+#define PWR_CR2_PVDFT_2           (0x4UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000008 */
+#define PWR_CR2_PVDRT_Pos         (4U)
+#define PWR_CR2_PVDRT_Msk         (0x7UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000070 */
+#define PWR_CR2_PVDRT             PWR_CR2_PVDRT_Msk                            /*!< PVD Rising Threshold Selection bit field */
+#define PWR_CR2_PVDRT_0           (0x1UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000010 */
+#define PWR_CR2_PVDRT_1           (0x2UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000020 */
+#define PWR_CR2_PVDRT_2           (0x4UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000040 */
+#define PWR_CR2_PVMEN_USB_Pos     (8U)
+#define PWR_CR2_PVMEN_USB_Msk     (0x1UL << PWR_CR2_PVMEN_USB_Pos)             /*!< 0x00000100 */
+#define PWR_CR2_PVMEN_USB         PWR_CR2_PVMEN_USB_Msk                        /*!< USB Peripheral Voltage Monitor Enable */
+#define PWR_CR2_IOSV_Pos          (9U)
+#define PWR_CR2_IOSV_Msk          (0x1UL << PWR_CR2_IOSV_Pos)                  /*!< 0x00000200 */
+#define PWR_CR2_IOSV              PWR_CR2_IOSV_Msk                             /*!< VDDIO2 independent I/Os Supply Valid */
+#define PWR_CR2_USV_Pos           (10U)
+#define PWR_CR2_USV_Msk           (0x1UL << PWR_CR2_USV_Pos)                   /*!< 0x00000400 */
+#define PWR_CR2_USV               PWR_CR2_USV_Msk                              /*!< VDD USB Supply Valid */
+
+/********************  Bit definition for PWR_CR3 register  ********************/
+#define PWR_CR3_EWUP_Pos          (0U)
+#define PWR_CR3_EWUP_Msk          (0x3FUL << PWR_CR3_EWUP_Pos)                 /*!< 0x0000003F */
+#define PWR_CR3_EWUP              PWR_CR3_EWUP_Msk                             /*!< Enable all Wake-Up Pins  */
+#define PWR_CR3_EWUP1_Pos         (0U)
+#define PWR_CR3_EWUP1_Msk         (0x1UL << PWR_CR3_EWUP1_Pos)                 /*!< 0x00000001 */
+#define PWR_CR3_EWUP1             PWR_CR3_EWUP1_Msk                            /*!< Enable WKUP pin 1 */
+#define PWR_CR3_EWUP2_Pos         (1U)
+#define PWR_CR3_EWUP2_Msk         (0x1UL << PWR_CR3_EWUP2_Pos)                 /*!< 0x00000002 */
+#define PWR_CR3_EWUP2             PWR_CR3_EWUP2_Msk                            /*!< Enable WKUP pin 2 */
+#define PWR_CR3_EWUP3_Pos         (2U)
+#define PWR_CR3_EWUP3_Msk         (0x1UL << PWR_CR3_EWUP3_Pos)                 /*!< 0x00000004 */
+#define PWR_CR3_EWUP3             PWR_CR3_EWUP3_Msk                            /*!< Enable WKUP pin 3 */
+#define PWR_CR3_EWUP4_Pos         (3U)
+#define PWR_CR3_EWUP4_Msk         (0x1UL << PWR_CR3_EWUP4_Pos)                 /*!< 0x00000008 */
+#define PWR_CR3_EWUP4             PWR_CR3_EWUP4_Msk                            /*!< Enable WKUP pin 4 */
+#define PWR_CR3_EWUP5_Pos         (4U)
+#define PWR_CR3_EWUP5_Msk         (0x1UL << PWR_CR3_EWUP5_Pos)                 /*!< 0x00000010 */
+#define PWR_CR3_EWUP5             PWR_CR3_EWUP5_Msk                            /*!< Enable WKUP pin 5 */
+#define PWR_CR3_EWUP6_Pos         (5U)
+#define PWR_CR3_EWUP6_Msk         (0x1UL << PWR_CR3_EWUP6_Pos)                 /*!< 0x00000020 */
+#define PWR_CR3_EWUP6             PWR_CR3_EWUP6_Msk                            /*!< Enable WKUP pin 6 */
+#define PWR_CR3_RRS_Pos           (8U)
+#define PWR_CR3_RRS_Msk           (0x1UL << PWR_CR3_RRS_Pos)                   /*!< 0x00000100 */
+#define PWR_CR3_RRS               PWR_CR3_RRS_Msk                              /*!< RAM retention in Standby mode */
+#define PWR_CR3_ENB_ULP_Pos       (9U)
+#define PWR_CR3_ENB_ULP_Msk       (0x1UL << PWR_CR3_ENB_ULP_Pos)               /*!< 0x00000200 */
+#define PWR_CR3_ENB_ULP           PWR_CR3_ENB_ULP_Msk                          /*!< Enable sampling resistor bridge in the LPMU_RESET block */
+#define PWR_CR3_APC_Pos           (10U)
+#define PWR_CR3_APC_Msk           (0x1UL << PWR_CR3_APC_Pos)                   /*!< 0x00000400 */
+#define PWR_CR3_APC               PWR_CR3_APC_Msk                              /*!< Apply pull-up and pull-down configuration */
+#define PWR_CR3_EIWUL_Pos         (15U)
+#define PWR_CR3_EIWUL_Msk         (0x1UL << PWR_CR3_EIWUL_Pos)                 /*!< 0x00008000 */
+#define PWR_CR3_EIWUL             PWR_CR3_EIWUL_Msk                            /*!< Enable Internal Wake-up line */
+
+/********************  Bit definition for PWR_CR4 register  ********************/
+#define PWR_CR4_WP_Pos            (0U)
+#define PWR_CR4_WP_Msk            (0x3FUL << PWR_CR4_WP_Pos)                   /*!< 0x0000003F */
+#define PWR_CR4_WP                PWR_CR4_WP_Msk                               /*!< all Wake-Up Pin polarity */
+#define PWR_CR4_WP1_Pos           (0U)
+#define PWR_CR4_WP1_Msk           (0x1UL << PWR_CR4_WP1_Pos)                   /*!< 0x00000001 */
+#define PWR_CR4_WP1               PWR_CR4_WP1_Msk                              /*!< Wake-Up Pin 1 polarity */
+#define PWR_CR4_WP2_Pos           (1U)
+#define PWR_CR4_WP2_Msk           (0x1UL << PWR_CR4_WP2_Pos)                   /*!< 0x00000002 */
+#define PWR_CR4_WP2               PWR_CR4_WP2_Msk                              /*!< Wake-Up Pin 2 polarity */
+#define PWR_CR4_WP3_Pos           (2U)
+#define PWR_CR4_WP3_Msk           (0x1UL << PWR_CR4_WP3_Pos)                   /*!< 0x00000004 */
+#define PWR_CR4_WP3               PWR_CR4_WP3_Msk                              /*!< Wake-Up Pin 3 polarity */
+#define PWR_CR4_WP4_Pos           (3U)
+#define PWR_CR4_WP4_Msk           (0x1UL << PWR_CR4_WP4_Pos)                   /*!< 0x00000008 */
+#define PWR_CR4_WP4               PWR_CR4_WP4_Msk                              /*!< Wake-Up Pin 4 polarity */
+#define PWR_CR4_WP5_Pos           (4U)
+#define PWR_CR4_WP5_Msk           (0x1UL << PWR_CR4_WP5_Pos)                   /*!< 0x00000010 */
+#define PWR_CR4_WP5               PWR_CR4_WP5_Msk                              /*!< Wake-Up Pin 5 polarity */
+#define PWR_CR4_WP6_Pos           (5U)
+#define PWR_CR4_WP6_Msk           (0x1UL << PWR_CR4_WP6_Pos)                   /*!< 0x00000020 */
+#define PWR_CR4_WP6               PWR_CR4_WP6_Msk                              /*!< Wake-Up Pin 6 polarity */
+#define PWR_CR4_VBE_Pos           (8U)
+#define PWR_CR4_VBE_Msk           (0x1UL << PWR_CR4_VBE_Pos)                   /*!< 0x00000100 */
+#define PWR_CR4_VBE               PWR_CR4_VBE_Msk                              /*!< VBAT Battery charging Enable  */
+#define PWR_CR4_VBRS_Pos          (9U)
+#define PWR_CR4_VBRS_Msk          (0x1UL << PWR_CR4_VBRS_Pos)                  /*!< 0x00000200 */
+#define PWR_CR4_VBRS              PWR_CR4_VBRS_Msk                             /*!< VBAT Battery charging Resistor Selection */
+
+/********************  Bit definition for PWR_SR1 register  ********************/
+#define PWR_SR1_WUF_Pos           (0U)
+#define PWR_SR1_WUF_Msk           (0x3FUL << PWR_SR1_WUF_Pos)                  /*!< 0x0000003F */
+#define PWR_SR1_WUF               PWR_SR1_WUF_Msk                              /*!< Wakeup Flags  */
+#define PWR_SR1_WUF1_Pos          (0U)
+#define PWR_SR1_WUF1_Msk          (0x1UL << PWR_SR1_WUF1_Pos)                  /*!< 0x00000001 */
+#define PWR_SR1_WUF1              PWR_SR1_WUF1_Msk                             /*!< Wakeup Flag 1 */
+#define PWR_SR1_WUF2_Pos          (1U)
+#define PWR_SR1_WUF2_Msk          (0x1UL << PWR_SR1_WUF2_Pos)                  /*!< 0x00000002 */
+#define PWR_SR1_WUF2              PWR_SR1_WUF2_Msk                             /*!< Wakeup Flag 2 */
+#define PWR_SR1_WUF3_Pos          (2U)
+#define PWR_SR1_WUF3_Msk          (0x1UL << PWR_SR1_WUF3_Pos)                  /*!< 0x00000004 */
+#define PWR_SR1_WUF3              PWR_SR1_WUF3_Msk                             /*!< Wakeup Flag 3 */
+#define PWR_SR1_WUF4_Pos          (3U)
+#define PWR_SR1_WUF4_Msk          (0x1UL << PWR_SR1_WUF4_Pos)                  /*!< 0x00000008 */
+#define PWR_SR1_WUF4              PWR_SR1_WUF4_Msk                             /*!< Wakeup Flag 4 */
+#define PWR_SR1_WUF5_Pos          (4U)
+#define PWR_SR1_WUF5_Msk          (0x1UL << PWR_SR1_WUF5_Pos)                  /*!< 0x00000010 */
+#define PWR_SR1_WUF5              PWR_SR1_WUF5_Msk                             /*!< Wakeup Flag 5 */
+#define PWR_SR1_WUF6_Pos          (5U)
+#define PWR_SR1_WUF6_Msk          (0x1UL << PWR_SR1_WUF6_Pos)                  /*!< 0x00000020 */
+#define PWR_SR1_WUF6              PWR_SR1_WUF6_Msk                             /*!< Wakeup Flag 6 */
+#define PWR_SR1_SBF_Pos           (8U)
+#define PWR_SR1_SBF_Msk           (0x1UL << PWR_SR1_SBF_Pos)                   /*!< 0x00000100 */
+#define PWR_SR1_SBF               PWR_SR1_SBF_Msk                              /*!< Standby Flag  */
+#define PWR_SR1_WUFI_Pos          (15U)
+#define PWR_SR1_WUFI_Msk          (0x1UL << PWR_SR1_WUFI_Pos)                  /*!< 0x00008000 */
+#define PWR_SR1_WUFI              PWR_SR1_WUFI_Msk                             /*!< Wakeup Flag Internal */
+
+/********************  Bit definition for PWR_SR2 register  ********************/
+#define PWR_SR2_FLASH_RDY_Pos     (7U)
+#define PWR_SR2_FLASH_RDY_Msk     (0x1UL << PWR_SR2_FLASH_RDY_Pos)             /*!< 0x00000080 */
+#define PWR_SR2_FLASH_RDY         PWR_SR2_FLASH_RDY_Msk                        /*!< Flash Ready */
+#define PWR_SR2_REGLPS_Pos        (8U)
+#define PWR_SR2_REGLPS_Msk        (0x1UL << PWR_SR2_REGLPS_Pos)                /*!< 0x00000100 */
+#define PWR_SR2_REGLPS            PWR_SR2_REGLPS_Msk                           /*!< Regulator Low Power started */
+#define PWR_SR2_REGLPF_Pos        (9U)
+#define PWR_SR2_REGLPF_Msk        (0x1UL << PWR_SR2_REGLPF_Pos)                /*!< 0x00000200 */
+#define PWR_SR2_REGLPF            PWR_SR2_REGLPF_Msk                           /*!< Regulator Low Power flag    */
+#define PWR_SR2_VOSF_Pos          (10U)
+#define PWR_SR2_VOSF_Msk          (0x1UL << PWR_SR2_VOSF_Pos)                  /*!< 0x00000400 */
+#define PWR_SR2_VOSF              PWR_SR2_VOSF_Msk                             /*!< Voltage Scaling Flag */
+#define PWR_SR2_PVDO_Pos          (11U)
+#define PWR_SR2_PVDO_Msk          (0x1UL << PWR_SR2_PVDO_Pos)                  /*!< 0x00000800 */
+#define PWR_SR2_PVDO              PWR_SR2_PVDO_Msk                             /*!< Power voltage detector output */
+#define PWR_SR2_PVMO_USB_Pos      (13U)
+#define PWR_SR2_PVMO_USB_Msk      (0x1UL << PWR_SR2_PVMO_USB_Pos)              /*!< 0x00002000 */
+#define PWR_SR2_PVMO_USB          PWR_SR2_PVMO_USB_Msk                         /*!< USB Peripheral Voltage Monitoring Output */
+
+/********************  Bit definition for PWR_SCR register  ********************/
+#define PWR_SCR_CWUF_Pos          (0U)
+#define PWR_SCR_CWUF_Msk          (0x3FUL << PWR_SCR_CWUF_Pos)                 /*!< 0x0000003F */
+#define PWR_SCR_CWUF              PWR_SCR_CWUF_Msk                             /*!< Clear Wake-up Flags  */
+#define PWR_SCR_CWUF1_Pos         (0U)
+#define PWR_SCR_CWUF1_Msk         (0x1UL << PWR_SCR_CWUF1_Pos)                 /*!< 0x00000001 */
+#define PWR_SCR_CWUF1             PWR_SCR_CWUF1_Msk                            /*!< Clear Wake-up Flag 1 */
+#define PWR_SCR_CWUF2_Pos         (1U)
+#define PWR_SCR_CWUF2_Msk         (0x1UL << PWR_SCR_CWUF2_Pos)                 /*!< 0x00000002 */
+#define PWR_SCR_CWUF2             PWR_SCR_CWUF2_Msk                            /*!< Clear Wake-up Flag 2 */
+#define PWR_SCR_CWUF3_Pos         (2U)
+#define PWR_SCR_CWUF3_Msk         (0x1UL << PWR_SCR_CWUF3_Pos)                 /*!< 0x00000004 */
+#define PWR_SCR_CWUF3             PWR_SCR_CWUF3_Msk                            /*!< Clear Wake-up Flag 3 */
+#define PWR_SCR_CWUF4_Pos         (3U)
+#define PWR_SCR_CWUF4_Msk         (0x1UL << PWR_SCR_CWUF4_Pos)                 /*!< 0x00000008 */
+#define PWR_SCR_CWUF4             PWR_SCR_CWUF4_Msk                            /*!< Clear Wake-up Flag 4 */
+#define PWR_SCR_CWUF5_Pos         (4U)
+#define PWR_SCR_CWUF5_Msk         (0x1UL << PWR_SCR_CWUF5_Pos)                 /*!< 0x00000010 */
+#define PWR_SCR_CWUF5             PWR_SCR_CWUF5_Msk                            /*!< Clear Wake-up Flag 5 */
+#define PWR_SCR_CWUF6_Pos         (5U)
+#define PWR_SCR_CWUF6_Msk         (0x1UL << PWR_SCR_CWUF6_Pos)                 /*!< 0x00000020 */
+#define PWR_SCR_CWUF6             PWR_SCR_CWUF6_Msk                            /*!< Clear Wake-up Flag 6 */
+#define PWR_SCR_CSBF_Pos          (8U)
+#define PWR_SCR_CSBF_Msk          (0x1UL << PWR_SCR_CSBF_Pos)                  /*!< 0x00000100 */
+#define PWR_SCR_CSBF              PWR_SCR_CSBF_Msk                             /*!< Clear Standby Flag  */
+
+/********************  Bit definition for PWR_PUCRA register  *****************/
+#define PWR_PUCRA_PU0_Pos         (0U)
+#define PWR_PUCRA_PU0_Msk         (0x1UL << PWR_PUCRA_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRA_PU0             PWR_PUCRA_PU0_Msk                            /*!< Pin PA0 Pull-Up set */
+#define PWR_PUCRA_PU1_Pos         (1U)
+#define PWR_PUCRA_PU1_Msk         (0x1UL << PWR_PUCRA_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRA_PU1             PWR_PUCRA_PU1_Msk                            /*!< Pin PA1 Pull-Up set */
+#define PWR_PUCRA_PU2_Pos         (2U)
+#define PWR_PUCRA_PU2_Msk         (0x1UL << PWR_PUCRA_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRA_PU2             PWR_PUCRA_PU2_Msk                            /*!< Pin PA2 Pull-Up set */
+#define PWR_PUCRA_PU3_Pos         (3U)
+#define PWR_PUCRA_PU3_Msk         (0x1UL << PWR_PUCRA_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRA_PU3             PWR_PUCRA_PU3_Msk                            /*!< Pin PA3 Pull-Up set */
+#define PWR_PUCRA_PU4_Pos         (4U)
+#define PWR_PUCRA_PU4_Msk         (0x1UL << PWR_PUCRA_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRA_PU4             PWR_PUCRA_PU4_Msk                            /*!< Pin PA4 Pull-Up set */
+#define PWR_PUCRA_PU5_Pos         (5U)
+#define PWR_PUCRA_PU5_Msk         (0x1UL << PWR_PUCRA_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRA_PU5             PWR_PUCRA_PU5_Msk                            /*!< Pin PA5 Pull-Up set */
+#define PWR_PUCRA_PU6_Pos         (6U)
+#define PWR_PUCRA_PU6_Msk         (0x1UL << PWR_PUCRA_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRA_PU6             PWR_PUCRA_PU6_Msk                            /*!< Pin PA6 Pull-Up set */
+#define PWR_PUCRA_PU7_Pos         (7U)
+#define PWR_PUCRA_PU7_Msk         (0x1UL << PWR_PUCRA_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRA_PU7             PWR_PUCRA_PU7_Msk                            /*!< Pin PA7 Pull-Up set */
+#define PWR_PUCRA_PU8_Pos         (8U)
+#define PWR_PUCRA_PU8_Msk         (0x1UL << PWR_PUCRA_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRA_PU8             PWR_PUCRA_PU8_Msk                            /*!< Pin PA8 Pull-Up set */
+#define PWR_PUCRA_PU9_Pos         (9U)
+#define PWR_PUCRA_PU9_Msk         (0x1UL << PWR_PUCRA_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRA_PU9             PWR_PUCRA_PU9_Msk                            /*!< Pin PA9 Pull-Up set */
+#define PWR_PUCRA_PU10_Pos        (10U)
+#define PWR_PUCRA_PU10_Msk        (0x1UL << PWR_PUCRA_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRA_PU10            PWR_PUCRA_PU10_Msk                           /*!< Pin PA10 Pull-Up set */
+#define PWR_PUCRA_PU11_Pos        (11U)
+#define PWR_PUCRA_PU11_Msk        (0x1UL << PWR_PUCRA_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRA_PU11            PWR_PUCRA_PU11_Msk                           /*!< Pin PA11 Pull-Up set */
+#define PWR_PUCRA_PU12_Pos        (12U)
+#define PWR_PUCRA_PU12_Msk        (0x1UL << PWR_PUCRA_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRA_PU12            PWR_PUCRA_PU12_Msk                           /*!< Pin PA12 Pull-Up set */
+#define PWR_PUCRA_PU13_Pos        (13U)
+#define PWR_PUCRA_PU13_Msk        (0x1UL << PWR_PUCRA_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRA_PU13            PWR_PUCRA_PU13_Msk                           /*!< Pin PA13 Pull-Up set */
+#define PWR_PUCRA_PU14_Pos        (14U)
+#define PWR_PUCRA_PU14_Msk        (0x1UL << PWR_PUCRA_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRA_PU14            PWR_PUCRA_PU14_Msk                           /*!< Pin PA14 Pull-Up set */
+#define PWR_PUCRA_PU15_Pos        (15U)
+#define PWR_PUCRA_PU15_Msk        (0x1UL << PWR_PUCRA_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRA_PU15            PWR_PUCRA_PU15_Msk                           /*!< Pin PA15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRA register  *****************/
+#define PWR_PDCRA_PD0_Pos         (0U)
+#define PWR_PDCRA_PD0_Msk         (0x1UL << PWR_PDCRA_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRA_PD0             PWR_PDCRA_PD0_Msk                            /*!< Pin PA0 Pull-Down set */
+#define PWR_PDCRA_PD1_Pos         (1U)
+#define PWR_PDCRA_PD1_Msk         (0x1UL << PWR_PDCRA_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRA_PD1             PWR_PDCRA_PD1_Msk                            /*!< Pin PA1 Pull-Down set */
+#define PWR_PDCRA_PD2_Pos         (2U)
+#define PWR_PDCRA_PD2_Msk         (0x1UL << PWR_PDCRA_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRA_PD2             PWR_PDCRA_PD2_Msk                            /*!< Pin PA2 Pull-Down set */
+#define PWR_PDCRA_PD3_Pos         (3U)
+#define PWR_PDCRA_PD3_Msk         (0x1UL << PWR_PDCRA_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRA_PD3             PWR_PDCRA_PD3_Msk                            /*!< Pin PA3 Pull-Down set */
+#define PWR_PDCRA_PD4_Pos         (4U)
+#define PWR_PDCRA_PD4_Msk         (0x1UL << PWR_PDCRA_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRA_PD4             PWR_PDCRA_PD4_Msk                            /*!< Pin PA4 Pull-Down set */
+#define PWR_PDCRA_PD5_Pos         (5U)
+#define PWR_PDCRA_PD5_Msk         (0x1UL << PWR_PDCRA_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRA_PD5             PWR_PDCRA_PD5_Msk                            /*!< Pin PA5 Pull-Down set */
+#define PWR_PDCRA_PD6_Pos         (6U)
+#define PWR_PDCRA_PD6_Msk         (0x1UL << PWR_PDCRA_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRA_PD6             PWR_PDCRA_PD6_Msk                            /*!< Pin PA6 Pull-Down set */
+#define PWR_PDCRA_PD7_Pos         (7U)
+#define PWR_PDCRA_PD7_Msk         (0x1UL << PWR_PDCRA_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRA_PD7             PWR_PDCRA_PD7_Msk                            /*!< Pin PA7 Pull-Down set */
+#define PWR_PDCRA_PD8_Pos         (8U)
+#define PWR_PDCRA_PD8_Msk         (0x1UL << PWR_PDCRA_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRA_PD8             PWR_PDCRA_PD8_Msk                            /*!< Pin PA8 Pull-Down set */
+#define PWR_PDCRA_PD9_Pos         (9U)
+#define PWR_PDCRA_PD9_Msk         (0x1UL << PWR_PDCRA_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRA_PD9             PWR_PDCRA_PD9_Msk                            /*!< Pin PA9 Pull-Down set */
+#define PWR_PDCRA_PD10_Pos        (10U)
+#define PWR_PDCRA_PD10_Msk        (0x1UL << PWR_PDCRA_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRA_PD10            PWR_PDCRA_PD10_Msk                           /*!< Pin PA10 Pull-Down set */
+#define PWR_PDCRA_PD11_Pos        (11U)
+#define PWR_PDCRA_PD11_Msk        (0x1UL << PWR_PDCRA_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRA_PD11            PWR_PDCRA_PD11_Msk                           /*!< Pin PA11 Pull-Down set */
+#define PWR_PDCRA_PD12_Pos        (12U)
+#define PWR_PDCRA_PD12_Msk        (0x1UL << PWR_PDCRA_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRA_PD12            PWR_PDCRA_PD12_Msk                           /*!< Pin PA12 Pull-Down set */
+#define PWR_PDCRA_PD13_Pos        (13U)
+#define PWR_PDCRA_PD13_Msk        (0x1UL << PWR_PDCRA_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRA_PD13            PWR_PDCRA_PD13_Msk                           /*!< Pin PA13 Pull-Down set */
+#define PWR_PDCRA_PD14_Pos        (14U)
+#define PWR_PDCRA_PD14_Msk        (0x1UL << PWR_PDCRA_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRA_PD14            PWR_PDCRA_PD14_Msk                           /*!< Pin PA14 Pull-Down set */
+#define PWR_PDCRA_PD15_Pos        (15U)
+#define PWR_PDCRA_PD15_Msk        (0x1UL << PWR_PDCRA_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRA_PD15            PWR_PDCRA_PD15_Msk                           /*!< Pin PA15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRB register  *****************/
+#define PWR_PUCRB_PU0_Pos         (0U)
+#define PWR_PUCRB_PU0_Msk         (0x1UL << PWR_PUCRB_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRB_PU0             PWR_PUCRB_PU0_Msk                            /*!< Pin PB0 Pull-Up set */
+#define PWR_PUCRB_PU1_Pos         (1U)
+#define PWR_PUCRB_PU1_Msk         (0x1UL << PWR_PUCRB_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRB_PU1             PWR_PUCRB_PU1_Msk                            /*!< Pin PB1 Pull-Up set */
+#define PWR_PUCRB_PU2_Pos         (2U)
+#define PWR_PUCRB_PU2_Msk         (0x1UL << PWR_PUCRB_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRB_PU2             PWR_PUCRB_PU2_Msk                            /*!< Pin PB2 Pull-Up set */
+#define PWR_PUCRB_PU3_Pos         (3U)
+#define PWR_PUCRB_PU3_Msk         (0x1UL << PWR_PUCRB_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRB_PU3             PWR_PUCRB_PU3_Msk                            /*!< Pin PB3 Pull-Up set */
+#define PWR_PUCRB_PU4_Pos         (4U)
+#define PWR_PUCRB_PU4_Msk         (0x1UL << PWR_PUCRB_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRB_PU4             PWR_PUCRB_PU4_Msk                            /*!< Pin PB4 Pull-Up set */
+#define PWR_PUCRB_PU5_Pos         (5U)
+#define PWR_PUCRB_PU5_Msk         (0x1UL << PWR_PUCRB_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRB_PU5             PWR_PUCRB_PU5_Msk                            /*!< Pin PB5 Pull-Up set */
+#define PWR_PUCRB_PU6_Pos         (6U)
+#define PWR_PUCRB_PU6_Msk         (0x1UL << PWR_PUCRB_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRB_PU6             PWR_PUCRB_PU6_Msk                            /*!< Pin PB6 Pull-Up set */
+#define PWR_PUCRB_PU7_Pos         (7U)
+#define PWR_PUCRB_PU7_Msk         (0x1UL << PWR_PUCRB_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRB_PU7             PWR_PUCRB_PU7_Msk                            /*!< Pin PB7 Pull-Up set */
+#define PWR_PUCRB_PU8_Pos         (8U)
+#define PWR_PUCRB_PU8_Msk         (0x1UL << PWR_PUCRB_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRB_PU8             PWR_PUCRB_PU8_Msk                            /*!< Pin PB8 Pull-Up set */
+#define PWR_PUCRB_PU9_Pos         (9U)
+#define PWR_PUCRB_PU9_Msk         (0x1UL << PWR_PUCRB_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRB_PU9             PWR_PUCRB_PU9_Msk                            /*!< Pin PB9 Pull-Up set */
+#define PWR_PUCRB_PU10_Pos        (10U)
+#define PWR_PUCRB_PU10_Msk        (0x1UL << PWR_PUCRB_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRB_PU10            PWR_PUCRB_PU10_Msk                           /*!< Pin PB10 Pull-Up set */
+#define PWR_PUCRB_PU11_Pos        (11U)
+#define PWR_PUCRB_PU11_Msk        (0x1UL << PWR_PUCRB_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRB_PU11            PWR_PUCRB_PU11_Msk                           /*!< Pin PB11 Pull-Up set */
+#define PWR_PUCRB_PU12_Pos        (12U)
+#define PWR_PUCRB_PU12_Msk        (0x1UL << PWR_PUCRB_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRB_PU12            PWR_PUCRB_PU12_Msk                           /*!< Pin PB12 Pull-Up set */
+#define PWR_PUCRB_PU13_Pos        (13U)
+#define PWR_PUCRB_PU13_Msk        (0x1UL << PWR_PUCRB_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRB_PU13            PWR_PUCRB_PU13_Msk                           /*!< Pin PB13 Pull-Up set */
+#define PWR_PUCRB_PU14_Pos        (14U)
+#define PWR_PUCRB_PU14_Msk        (0x1UL << PWR_PUCRB_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRB_PU14            PWR_PUCRB_PU14_Msk                           /*!< Pin PB14 Pull-Up set */
+#define PWR_PUCRB_PU15_Pos        (15U)
+#define PWR_PUCRB_PU15_Msk        (0x1UL << PWR_PUCRB_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRB_PU15            PWR_PUCRB_PU15_Msk                           /*!< Pin PB15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRB register  *****************/
+#define PWR_PDCRB_PD0_Pos         (0U)
+#define PWR_PDCRB_PD0_Msk         (0x1UL << PWR_PDCRB_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRB_PD0             PWR_PDCRB_PD0_Msk                            /*!< Pin PB0 Pull-Down set */
+#define PWR_PDCRB_PD1_Pos         (1U)
+#define PWR_PDCRB_PD1_Msk         (0x1UL << PWR_PDCRB_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRB_PD1             PWR_PDCRB_PD1_Msk                            /*!< Pin PB1 Pull-Down set */
+#define PWR_PDCRB_PD2_Pos         (2U)
+#define PWR_PDCRB_PD2_Msk         (0x1UL << PWR_PDCRB_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRB_PD2             PWR_PDCRB_PD2_Msk                            /*!< Pin PB2 Pull-Down set */
+#define PWR_PDCRB_PD3_Pos         (3U)
+#define PWR_PDCRB_PD3_Msk         (0x1UL << PWR_PDCRB_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRB_PD3             PWR_PDCRB_PD3_Msk                            /*!< Pin PB3 Pull-Down set */
+#define PWR_PDCRB_PD4_Pos         (4U)
+#define PWR_PDCRB_PD4_Msk         (0x1UL << PWR_PDCRB_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRB_PD4             PWR_PDCRB_PD4_Msk                            /*!< Pin PB4 Pull-Down set */
+#define PWR_PDCRB_PD5_Pos         (5U)
+#define PWR_PDCRB_PD5_Msk         (0x1UL << PWR_PDCRB_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRB_PD5             PWR_PDCRB_PD5_Msk                            /*!< Pin PB5 Pull-Down set */
+#define PWR_PDCRB_PD6_Pos         (6U)
+#define PWR_PDCRB_PD6_Msk         (0x1UL << PWR_PDCRB_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRB_PD6             PWR_PDCRB_PD6_Msk                            /*!< Pin PB6 Pull-Down set */
+#define PWR_PDCRB_PD7_Pos         (7U)
+#define PWR_PDCRB_PD7_Msk         (0x1UL << PWR_PDCRB_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRB_PD7             PWR_PDCRB_PD7_Msk                            /*!< Pin PB7 Pull-Down set */
+#define PWR_PDCRB_PD8_Pos         (8U)
+#define PWR_PDCRB_PD8_Msk         (0x1UL << PWR_PDCRB_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRB_PD8             PWR_PDCRB_PD8_Msk                            /*!< Pin PB8 Pull-Down set */
+#define PWR_PDCRB_PD9_Pos         (9U)
+#define PWR_PDCRB_PD9_Msk         (0x1UL << PWR_PDCRB_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRB_PD9             PWR_PDCRB_PD9_Msk                            /*!< Pin PB9 Pull-Down set */
+#define PWR_PDCRB_PD10_Pos        (10U)
+#define PWR_PDCRB_PD10_Msk        (0x1UL << PWR_PDCRB_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRB_PD10            PWR_PDCRB_PD10_Msk                           /*!< Pin PB10 Pull-Down set */
+#define PWR_PDCRB_PD11_Pos        (11U)
+#define PWR_PDCRB_PD11_Msk        (0x1UL << PWR_PDCRB_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRB_PD11            PWR_PDCRB_PD11_Msk                           /*!< Pin PB11 Pull-Down set */
+#define PWR_PDCRB_PD12_Pos        (12U)
+#define PWR_PDCRB_PD12_Msk        (0x1UL << PWR_PDCRB_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRB_PD12            PWR_PDCRB_PD12_Msk                           /*!< Pin PB12 Pull-Down set */
+#define PWR_PDCRB_PD13_Pos        (13U)
+#define PWR_PDCRB_PD13_Msk        (0x1UL << PWR_PDCRB_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRB_PD13            PWR_PDCRB_PD13_Msk                           /*!< Pin PB13 Pull-Down set */
+#define PWR_PDCRB_PD14_Pos        (14U)
+#define PWR_PDCRB_PD14_Msk        (0x1UL << PWR_PDCRB_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRB_PD14            PWR_PDCRB_PD14_Msk                           /*!< Pin PB14 Pull-Down set */
+#define PWR_PDCRB_PD15_Pos        (15U)
+#define PWR_PDCRB_PD15_Msk        (0x1UL << PWR_PDCRB_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRB_PD15            PWR_PDCRB_PD15_Msk                           /*!< Pin PB15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRC register  *****************/
+#define PWR_PUCRC_PU0_Pos         (0U)
+#define PWR_PUCRC_PU0_Msk         (0x1UL << PWR_PUCRC_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRC_PU0             PWR_PUCRC_PU0_Msk                            /*!< Pin PC0 Pull-Up set */
+#define PWR_PUCRC_PU1_Pos         (1U)
+#define PWR_PUCRC_PU1_Msk         (0x1UL << PWR_PUCRC_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRC_PU1             PWR_PUCRC_PU1_Msk                            /*!< Pin PC1 Pull-Up set */
+#define PWR_PUCRC_PU2_Pos         (2U)
+#define PWR_PUCRC_PU2_Msk         (0x1UL << PWR_PUCRC_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRC_PU2             PWR_PUCRC_PU2_Msk                            /*!< Pin PC2 Pull-Up set */
+#define PWR_PUCRC_PU3_Pos         (3U)
+#define PWR_PUCRC_PU3_Msk         (0x1UL << PWR_PUCRC_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRC_PU3             PWR_PUCRC_PU3_Msk                            /*!< Pin PC3 Pull-Up set */
+#define PWR_PUCRC_PU4_Pos         (4U)
+#define PWR_PUCRC_PU4_Msk         (0x1UL << PWR_PUCRC_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRC_PU4             PWR_PUCRC_PU4_Msk                            /*!< Pin PC4 Pull-Up set */
+#define PWR_PUCRC_PU5_Pos         (5U)
+#define PWR_PUCRC_PU5_Msk         (0x1UL << PWR_PUCRC_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRC_PU5             PWR_PUCRC_PU5_Msk                            /*!< Pin PC5 Pull-Up set */
+#define PWR_PUCRC_PU6_Pos         (6U)
+#define PWR_PUCRC_PU6_Msk         (0x1UL << PWR_PUCRC_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRC_PU6             PWR_PUCRC_PU6_Msk                            /*!< Pin PC6 Pull-Up set */
+#define PWR_PUCRC_PU7_Pos         (7U)
+#define PWR_PUCRC_PU7_Msk         (0x1UL << PWR_PUCRC_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRC_PU7             PWR_PUCRC_PU7_Msk                            /*!< Pin PC7 Pull-Up set */
+#define PWR_PUCRC_PU8_Pos         (8U)
+#define PWR_PUCRC_PU8_Msk         (0x1UL << PWR_PUCRC_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRC_PU8             PWR_PUCRC_PU8_Msk                            /*!< Pin PC8 Pull-Up set */
+#define PWR_PUCRC_PU9_Pos         (9U)
+#define PWR_PUCRC_PU9_Msk         (0x1UL << PWR_PUCRC_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRC_PU9             PWR_PUCRC_PU9_Msk                            /*!< Pin PC9 Pull-Up set */
+#define PWR_PUCRC_PU10_Pos        (10U)
+#define PWR_PUCRC_PU10_Msk        (0x1UL << PWR_PUCRC_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRC_PU10            PWR_PUCRC_PU10_Msk                           /*!< Pin PC10 Pull-Up set */
+#define PWR_PUCRC_PU11_Pos        (11U)
+#define PWR_PUCRC_PU11_Msk        (0x1UL << PWR_PUCRC_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRC_PU11            PWR_PUCRC_PU11_Msk                           /*!< Pin PC11 Pull-Up set */
+#define PWR_PUCRC_PU12_Pos        (12U)
+#define PWR_PUCRC_PU12_Msk        (0x1UL << PWR_PUCRC_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRC_PU12            PWR_PUCRC_PU12_Msk                           /*!< Pin PC12 Pull-Up set */
+#define PWR_PUCRC_PU13_Pos        (13U)
+#define PWR_PUCRC_PU13_Msk        (0x1UL << PWR_PUCRC_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRC_PU13            PWR_PUCRC_PU13_Msk                           /*!< Pin PC13 Pull-Up set */
+#define PWR_PUCRC_PU14_Pos        (14U)
+#define PWR_PUCRC_PU14_Msk        (0x1UL << PWR_PUCRC_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRC_PU14            PWR_PUCRC_PU14_Msk                           /*!< Pin PC14 Pull-Up set */
+#define PWR_PUCRC_PU15_Pos        (15U)
+#define PWR_PUCRC_PU15_Msk        (0x1UL << PWR_PUCRC_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRC_PU15            PWR_PUCRC_PU15_Msk                           /*!< Pin PC15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRC register  *****************/
+#define PWR_PDCRC_PD0_Pos         (0U)
+#define PWR_PDCRC_PD0_Msk         (0x1UL << PWR_PDCRC_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRC_PD0             PWR_PDCRC_PD0_Msk                            /*!< Pin PC0 Pull-Down set */
+#define PWR_PDCRC_PD1_Pos         (1U)
+#define PWR_PDCRC_PD1_Msk         (0x1UL << PWR_PDCRC_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRC_PD1             PWR_PDCRC_PD1_Msk                            /*!< Pin PC1 Pull-Down set */
+#define PWR_PDCRC_PD2_Pos         (2U)
+#define PWR_PDCRC_PD2_Msk         (0x1UL << PWR_PDCRC_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRC_PD2             PWR_PDCRC_PD2_Msk                            /*!< Pin PC2 Pull-Down set */
+#define PWR_PDCRC_PD3_Pos         (3U)
+#define PWR_PDCRC_PD3_Msk         (0x1UL << PWR_PDCRC_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRC_PD3             PWR_PDCRC_PD3_Msk                            /*!< Pin PC3 Pull-Down set */
+#define PWR_PDCRC_PD4_Pos         (4U)
+#define PWR_PDCRC_PD4_Msk         (0x1UL << PWR_PDCRC_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRC_PD4             PWR_PDCRC_PD4_Msk                            /*!< Pin PC4 Pull-Down set */
+#define PWR_PDCRC_PD5_Pos         (5U)
+#define PWR_PDCRC_PD5_Msk         (0x1UL << PWR_PDCRC_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRC_PD5             PWR_PDCRC_PD5_Msk                            /*!< Pin PC5 Pull-Down set */
+#define PWR_PDCRC_PD6_Pos         (6U)
+#define PWR_PDCRC_PD6_Msk         (0x1UL << PWR_PDCRC_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRC_PD6             PWR_PDCRC_PD6_Msk                            /*!< Pin PC6 Pull-Down set */
+#define PWR_PDCRC_PD7_Pos         (7U)
+#define PWR_PDCRC_PD7_Msk         (0x1UL << PWR_PDCRC_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRC_PD7             PWR_PDCRC_PD7_Msk                            /*!< Pin PC7 Pull-Down set */
+#define PWR_PDCRC_PD8_Pos         (8U)
+#define PWR_PDCRC_PD8_Msk         (0x1UL << PWR_PDCRC_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRC_PD8             PWR_PDCRC_PD8_Msk                            /*!< Pin PC8 Pull-Down set */
+#define PWR_PDCRC_PD9_Pos         (9U)
+#define PWR_PDCRC_PD9_Msk         (0x1UL << PWR_PDCRC_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRC_PD9             PWR_PDCRC_PD9_Msk                            /*!< Pin PC9 Pull-Down set */
+#define PWR_PDCRC_PD10_Pos        (10U)
+#define PWR_PDCRC_PD10_Msk        (0x1UL << PWR_PDCRC_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRC_PD10            PWR_PDCRC_PD10_Msk                           /*!< Pin PC10 Pull-Down set */
+#define PWR_PDCRC_PD11_Pos        (11U)
+#define PWR_PDCRC_PD11_Msk        (0x1UL << PWR_PDCRC_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRC_PD11            PWR_PDCRC_PD11_Msk                           /*!< Pin PC11 Pull-Down set */
+#define PWR_PDCRC_PD12_Pos        (12U)
+#define PWR_PDCRC_PD12_Msk        (0x1UL << PWR_PDCRC_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRC_PD12            PWR_PDCRC_PD12_Msk                           /*!< Pin PC12 Pull-Down set */
+#define PWR_PDCRC_PD13_Pos        (13U)
+#define PWR_PDCRC_PD13_Msk        (0x1UL << PWR_PDCRC_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRC_PD13            PWR_PDCRC_PD13_Msk                           /*!< Pin PC13 Pull-Down set */
+#define PWR_PDCRC_PD14_Pos        (14U)
+#define PWR_PDCRC_PD14_Msk        (0x1UL << PWR_PDCRC_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRC_PD14            PWR_PDCRC_PD14_Msk                           /*!< Pin PC14 Pull-Down set */
+#define PWR_PDCRC_PD15_Pos        (15U)
+#define PWR_PDCRC_PD15_Msk        (0x1UL << PWR_PDCRC_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRC_PD15            PWR_PDCRC_PD15_Msk                           /*!< Pin PC15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRD register  *****************/
+#define PWR_PUCRD_PU0_Pos         (0U)
+#define PWR_PUCRD_PU0_Msk         (0x1UL << PWR_PUCRD_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRD_PU0             PWR_PUCRD_PU0_Msk                            /*!< Pin PD0 Pull-Up set */
+#define PWR_PUCRD_PU1_Pos         (1U)
+#define PWR_PUCRD_PU1_Msk         (0x1UL << PWR_PUCRD_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRD_PU1             PWR_PUCRD_PU1_Msk                            /*!< Pin PD1 Pull-Up set */
+#define PWR_PUCRD_PU2_Pos         (2U)
+#define PWR_PUCRD_PU2_Msk         (0x1UL << PWR_PUCRD_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRD_PU2             PWR_PUCRD_PU2_Msk                            /*!< Pin PD2 Pull-Up set */
+#define PWR_PUCRD_PU3_Pos         (3U)
+#define PWR_PUCRD_PU3_Msk         (0x1UL << PWR_PUCRD_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRD_PU3             PWR_PUCRD_PU3_Msk                            /*!< Pin PD3 Pull-Up set */
+#define PWR_PUCRD_PU4_Pos         (4U)
+#define PWR_PUCRD_PU4_Msk         (0x1UL << PWR_PUCRD_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRD_PU4             PWR_PUCRD_PU4_Msk                            /*!< Pin PD4 Pull-Up set */
+#define PWR_PUCRD_PU5_Pos         (5U)
+#define PWR_PUCRD_PU5_Msk         (0x1UL << PWR_PUCRD_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRD_PU5             PWR_PUCRD_PU5_Msk                            /*!< Pin PD5 Pull-Up set */
+#define PWR_PUCRD_PU6_Pos         (6U)
+#define PWR_PUCRD_PU6_Msk         (0x1UL << PWR_PUCRD_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRD_PU6             PWR_PUCRD_PU6_Msk                            /*!< Pin PD6 Pull-Up set */
+#define PWR_PUCRD_PU8_Pos         (8U)
+#define PWR_PUCRD_PU8_Msk         (0x1UL << PWR_PUCRD_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRD_PU8             PWR_PUCRD_PU8_Msk                            /*!< Pin PD8 Pull-Up set */
+#define PWR_PUCRD_PU9_Pos         (9U)
+#define PWR_PUCRD_PU9_Msk         (0x1UL << PWR_PUCRD_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRD_PU9             PWR_PUCRD_PU9_Msk                            /*!< Pin PD9 Pull-Up set */
+#define PWR_PUCRD_PD10_Pos        (10U)
+#define PWR_PUCRD_PD10_Msk        (0x1UL << PWR_PUCRD_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRD_PD10            PWR_PUCRD_PD10_Msk                           /*!< Pin PD10 Pull-Up set */
+#define PWR_PUCRD_PD11_Pos        (11U)
+#define PWR_PUCRD_PD11_Msk        (0x1UL << PWR_PUCRD_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRD_PD11            PWR_PUCRD_PD11_Msk                           /*!< Pin PD11 Pull-Up set */
+#define PWR_PUCRD_PD12_Pos        (12U)
+#define PWR_PUCRD_PD12_Msk        (0x1UL << PWR_PUCRD_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRD_PD12            PWR_PUCRD_PD12_Msk                           /*!< Pin PD12 Pull-Up set */
+#define PWR_PUCRD_PD13_Pos        (13U)
+#define PWR_PUCRD_PD13_Msk        (0x1UL << PWR_PUCRD_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRD_PD13            PWR_PUCRD_PD13_Msk                           /*!< Pin PD13 Pull-Up set */
+#define PWR_PUCRD_PD14_Pos        (14U)
+#define PWR_PUCRD_PD14_Msk        (0x1UL << PWR_PUCRD_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRD_PD14            PWR_PUCRD_PD14_Msk                           /*!< Pin PD14 Pull-Up set */
+#define PWR_PUCRD_PD15_Pos        (15U)
+#define PWR_PUCRD_PD15_Msk        (0x1UL << PWR_PUCRD_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRD_PD15            PWR_PUCRD_PD15_Msk                           /*!< Pin PD15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRD register  *****************/
+#define PWR_PDCRD_PD0_Pos         (0U)
+#define PWR_PDCRD_PD0_Msk         (0x1UL << PWR_PDCRD_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRD_PD0             PWR_PDCRD_PD0_Msk                            /*!< Pin PD0 Pull-Down set */
+#define PWR_PDCRD_PD1_Pos         (1U)
+#define PWR_PDCRD_PD1_Msk         (0x1UL << PWR_PDCRD_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRD_PD1             PWR_PDCRD_PD1_Msk                            /*!< Pin PD1 Pull-Down set */
+#define PWR_PDCRD_PD2_Pos         (2U)
+#define PWR_PDCRD_PD2_Msk         (0x1UL << PWR_PDCRD_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRD_PD2             PWR_PDCRD_PD2_Msk                            /*!< Pin PD2 Pull-Down set */
+#define PWR_PDCRD_PD3_Pos         (3U)
+#define PWR_PDCRD_PD3_Msk         (0x1UL << PWR_PDCRD_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRD_PD3             PWR_PDCRD_PD3_Msk                            /*!< Pin PD3 Pull-Down set */
+#define PWR_PDCRD_PD4_Pos         (4U)
+#define PWR_PDCRD_PD4_Msk         (0x1UL << PWR_PDCRD_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRD_PD4             PWR_PDCRD_PD4_Msk                            /*!< Pin PD4 Pull-Down set */
+#define PWR_PDCRD_PD5_Pos         (5U)
+#define PWR_PDCRD_PD5_Msk         (0x1UL << PWR_PDCRD_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRD_PD5             PWR_PDCRD_PD5_Msk                            /*!< Pin PD5 Pull-Down set */
+#define PWR_PDCRD_PD6_Pos         (6U)
+#define PWR_PDCRD_PD6_Msk         (0x1UL << PWR_PDCRD_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRD_PD6             PWR_PDCRD_PD6_Msk                            /*!< Pin PD6 Pull-Down set */
+#define PWR_PDCRD_PD8_Pos         (8U)
+#define PWR_PDCRD_PD8_Msk         (0x1UL << PWR_PDCRD_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRD_PD8             PWR_PDCRD_PD8_Msk                            /*!< Pin PD8 Pull-Down set */
+#define PWR_PDCRD_PD9_Pos         (9U)
+#define PWR_PDCRD_PD9_Msk         (0x1UL << PWR_PDCRD_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRD_PD9             PWR_PDCRD_PD9_Msk                            /*!< Pin PD9 Pull-Down set */
+#define PWR_PDCRD_PD10_Pos        (10U)
+#define PWR_PDCRD_PD10_Msk        (0x1UL << PWR_PDCRD_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRD_PD10            PWR_PDCRD_PD10_Msk                           /*!< Pin PD10 Pull-Down set */
+#define PWR_PDCRD_PD11_Pos        (11U)
+#define PWR_PDCRD_PD11_Msk        (0x1UL << PWR_PDCRD_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRD_PD11            PWR_PDCRD_PD11_Msk                           /*!< Pin PD11 Pull-Down set */
+#define PWR_PDCRD_PD12_Pos        (12U)
+#define PWR_PDCRD_PD12_Msk        (0x1UL << PWR_PDCRD_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRD_PD12            PWR_PDCRD_PD12_Msk                           /*!< Pin PD12 Pull-Down set */
+#define PWR_PDCRD_PD13_Pos        (13U)
+#define PWR_PDCRD_PD13_Msk        (0x1UL << PWR_PDCRD_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRD_PD13            PWR_PDCRD_PD13_Msk                           /*!< Pin PD13 Pull-Down set */
+#define PWR_PDCRD_PD14_Pos        (14U)
+#define PWR_PDCRD_PD14_Msk        (0x1UL << PWR_PDCRD_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRD_PD14            PWR_PDCRD_PD14_Msk                           /*!< Pin PD14 Pull-Down set */
+#define PWR_PDCRD_PD15_Pos        (15U)
+#define PWR_PDCRD_PD15_Msk        (0x1UL << PWR_PDCRD_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRD_PD15            PWR_PDCRD_PD15_Msk                           /*!< Pin PD15 Pull-Down set */
+/********************  Bit definition for PWR_PUCRE register  *****************/
+#define PWR_PUCRE_PU0_Pos         (0U)
+#define PWR_PUCRE_PU0_Msk         (0x1UL << PWR_PUCRE_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRE_PU0             PWR_PUCRE_PU0_Msk                            /*!< Pin PE0 Pull-Up set */
+#define PWR_PUCRE_PU1_Pos         (1U)
+#define PWR_PUCRE_PU1_Msk         (0x1UL << PWR_PUCRE_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRE_PU1             PWR_PUCRE_PU1_Msk                            /*!< Pin PE1 Pull-Up set */
+#define PWR_PUCRE_PU2_Pos         (2U)
+#define PWR_PUCRE_PU2_Msk         (0x1UL << PWR_PUCRE_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRE_PU2             PWR_PUCRE_PU2_Msk                            /*!< Pin PE2 Pull-Up set */
+#define PWR_PUCRE_PU3_Pos         (3U)
+#define PWR_PUCRE_PU3_Msk         (0x1UL << PWR_PUCRE_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRE_PU3             PWR_PUCRE_PU3_Msk                            /*!< Pin PE3 Pull-Up set */
+#define PWR_PUCRE_PU4_Pos         (4U)
+#define PWR_PUCRE_PU4_Msk         (0x1UL << PWR_PUCRE_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRE_PU4             PWR_PUCRE_PU4_Msk                            /*!< Pin PE4 Pull-Up set */
+#define PWR_PUCRE_PD5_Pos         (5U)
+#define PWR_PUCRE_PD5_Msk         (0x1UL << PWR_PUCRE_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRE_PD5             PWR_PUCRE_PD5_Msk                            /*!< Pin PE5 Pull-Up set */
+#define PWR_PUCRE_PD6_Pos         (6U)
+#define PWR_PUCRE_PD6_Msk         (0x1UL << PWR_PUCRE_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRE_PD6             PWR_PUCRE_PD6_Msk                            /*!< Pin PE6 Pull-Up set */
+#define PWR_PUCRE_PD7_Pos         (7U)
+#define PWR_PUCRE_PD7_Msk         (0x1UL << PWR_PUCRE_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRE_PD7             PWR_PUCRE_PD7_Msk                            /*!< Pin PE7 Pull-Up set */
+#define PWR_PUCRE_PD8_Pos         (8U)
+#define PWR_PUCRE_PD8_Msk         (0x1UL << PWR_PUCRE_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRE_PD8             PWR_PUCRE_PD8_Msk                            /*!< Pin PE8 Pull-Up set */
+#define PWR_PUCRE_PD9_Pos         (9U)
+#define PWR_PUCRE_PD9_Msk         (0x1UL << PWR_PUCRE_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRE_PD9             PWR_PUCRE_PD9_Msk                            /*!< Pin PE9 Pull-Up set */
+#define PWR_PUCRE_PD10_Pos        (10U)
+#define PWR_PUCRE_PD10_Msk        (0x1UL << PWR_PUCRE_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRE_PD10            PWR_PUCRE_PD10_Msk                           /*!< Pin PE10 Pull-Up set */
+#define PWR_PUCRE_PD11_Pos        (11U)
+#define PWR_PUCRE_PD11_Msk        (0x1UL << PWR_PUCRE_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRE_PD11            PWR_PUCRE_PD11_Msk                           /*!< Pin PE11 Pull-Up set */
+#define PWR_PUCRE_PD12_Pos        (12U)
+#define PWR_PUCRE_PD12_Msk        (0x1UL << PWR_PUCRE_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRE_PD12            PWR_PUCRE_PD12_Msk                           /*!< Pin PE12 Pull-Up set */
+#define PWR_PUCRE_PD13_Pos        (13U)
+#define PWR_PUCRE_PD13_Msk        (0x1UL << PWR_PUCRE_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRE_PD13            PWR_PUCRE_PD13_Msk                           /*!< Pin PE13 Pull-Up set */
+#define PWR_PUCRE_PD14_Pos        (14U)
+#define PWR_PUCRE_PD14_Msk        (0x1UL << PWR_PUCRE_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRE_PD14            PWR_PUCRE_PD14_Msk                           /*!< Pin PE14 Pull-Up set */
+#define PWR_PUCRE_PD15_Pos        (15U)
+#define PWR_PUCRE_PD15_Msk        (0x1UL << PWR_PUCRE_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRE_PD15            PWR_PUCRE_PD15_Msk                           /*!< Pin PE15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRE register  *****************/
+#define PWR_PDCRE_PD0_Pos         (0U)
+#define PWR_PDCRE_PD0_Msk         (0x1UL << PWR_PDCRE_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRE_PD0             PWR_PDCRE_PD0_Msk                            /*!< Pin PE0 Pull-Down set */
+#define PWR_PDCRE_PD1_Pos         (1U)
+#define PWR_PDCRE_PD1_Msk         (0x1UL << PWR_PDCRE_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRE_PD1             PWR_PDCRE_PD1_Msk                            /*!< Pin PE1 Pull-Down set */
+#define PWR_PDCRE_PD2_Pos         (2U)
+#define PWR_PDCRE_PD2_Msk         (0x1UL << PWR_PDCRE_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRE_PD2             PWR_PDCRE_PD2_Msk                            /*!< Pin PE2 Pull-Down set */
+#define PWR_PDCRE_PD3_Pos         (3U)
+#define PWR_PDCRE_PD3_Msk         (0x1UL << PWR_PDCRE_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRE_PD3             PWR_PDCRE_PD3_Msk                            /*!< Pin PE3 Pull-Down set */
+#define PWR_PDCRE_PD4_Pos         (4U)
+#define PWR_PDCRE_PD4_Msk         (0x1UL << PWR_PDCRE_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRE_PD4             PWR_PDCRE_PD4_Msk                            /*!< Pin PE4 Pull-Down set */
+#define PWR_PDCRE_PD5_Pos         (5U)
+#define PWR_PDCRE_PD5_Msk         (0x1UL << PWR_PDCRE_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRE_PD5             PWR_PDCRE_PD5_Msk                            /*!< Pin PE5 Pull-Down set */
+#define PWR_PDCRE_PD6_Pos         (6U)
+#define PWR_PDCRE_PD6_Msk         (0x1UL << PWR_PDCRE_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRE_PD6             PWR_PDCRE_PD6_Msk                            /*!< Pin PE6 Pull-Down set */
+#define PWR_PDCRE_PD7_Pos         (7U)
+#define PWR_PDCRE_PD7_Msk         (0x1UL << PWR_PDCRE_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRE_PD7             PWR_PDCRE_PD7_Msk                            /*!< Pin PE7 Pull-Down set */
+#define PWR_PDCRE_PD8_Pos         (8U)
+#define PWR_PDCRE_PD8_Msk         (0x1UL << PWR_PDCRE_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRE_PD8             PWR_PDCRE_PD8_Msk                            /*!< Pin PE8 Pull-Down set */
+#define PWR_PDCRE_PD9_Pos         (9U)
+#define PWR_PDCRE_PD9_Msk         (0x1UL << PWR_PDCRE_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRE_PD9             PWR_PDCRE_PD9_Msk                            /*!< Pin PE9 Pull-Down set */
+#define PWR_PDCRE_PD10_Pos        (10U)
+#define PWR_PDCRE_PD10_Msk        (0x1UL << PWR_PDCRE_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRE_PD10            PWR_PDCRE_PD10_Msk                           /*!< Pin PE10 Pull-Down set */
+#define PWR_PDCRE_PD11_Pos        (11U)
+#define PWR_PDCRE_PD11_Msk        (0x1UL << PWR_PDCRE_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRE_PD11            PWR_PDCRE_PD11_Msk                           /*!< Pin PE11 Pull-Down set */
+#define PWR_PDCRE_PD12_Pos        (12U)
+#define PWR_PDCRE_PD12_Msk        (0x1UL << PWR_PDCRE_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRE_PD12            PWR_PDCRE_PD12_Msk                           /*!< Pin PE12 Pull-Down set */
+#define PWR_PDCRE_PD13_Pos        (13U)
+#define PWR_PDCRE_PD13_Msk        (0x1UL << PWR_PDCRE_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRE_PD13            PWR_PDCRE_PD13_Msk                           /*!< Pin PE13 Pull-Down set */
+#define PWR_PDCRE_PD14_Pos        (14U)
+#define PWR_PDCRE_PD14_Msk        (0x1UL << PWR_PDCRE_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRE_PD14            PWR_PDCRE_PD14_Msk                           /*!< Pin PE14 Pull-Down set */
+#define PWR_PDCRE_PD15_Pos        (15U)
+#define PWR_PDCRE_PD15_Msk        (0x1UL << PWR_PDCRE_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRE_PD15            PWR_PDCRE_PD15_Msk                           /*!< Pin PE15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRF register  *****************/
+#define PWR_PUCRF_PU0_Pos         (0U)
+#define PWR_PUCRF_PU0_Msk         (0x1UL << PWR_PUCRF_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRF_PU0             PWR_PUCRF_PU0_Msk                            /*!< Pin PF0 Pull-Up set */
+#define PWR_PUCRF_PU1_Pos         (1U)
+#define PWR_PUCRF_PU1_Msk         (0x1UL << PWR_PUCRF_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRF_PU1             PWR_PUCRF_PU1_Msk                            /*!< Pin PF1 Pull-Up set */
+#define PWR_PUCRF_PU2_Pos         (2U)
+#define PWR_PUCRF_PU2_Msk         (0x1UL << PWR_PUCRF_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRF_PU2             PWR_PUCRF_PU2_Msk                            /*!< Pin PF2 Pull-Up set */
+#define PWR_PUCRF_PU3_Pos         (3U)
+#define PWR_PUCRF_PU3_Msk         (0x1UL << PWR_PUCRF_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRF_PU3             PWR_PUCRF_PU3_Msk                            /*!< Pin PF3 Pull-Up set */
+#define PWR_PUCRF_PU4_Pos         (4U)
+#define PWR_PUCRF_PU4_Msk         (0x1UL << PWR_PUCRF_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRF_PU4             PWR_PUCRF_PU4_Msk                            /*!< Pin PF4 Pull-Up set */
+#define PWR_PUCRF_PD5_Pos         (5U)
+#define PWR_PUCRF_PD5_Msk         (0x1UL << PWR_PUCRF_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRF_PD5             PWR_PUCRF_PD5_Msk                            /*!< Pin PF5 Pull-Up set */
+#define PWR_PUCRF_PD6_Pos         (6U)
+#define PWR_PUCRF_PD6_Msk         (0x1UL << PWR_PUCRF_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRF_PD6             PWR_PUCRF_PD6_Msk                            /*!< Pin PF6 Pull-Up set */
+#define PWR_PUCRF_PD7_Pos         (7U)
+#define PWR_PUCRF_PD7_Msk         (0x1UL << PWR_PUCRF_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRF_PD7             PWR_PUCRF_PD7_Msk                            /*!< Pin PF7 Pull-Up set */
+#define PWR_PUCRF_PD8_Pos         (8U)
+#define PWR_PUCRF_PD8_Msk         (0x1UL << PWR_PUCRF_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRF_PD8             PWR_PUCRF_PD8_Msk                            /*!< Pin PF8 Pull-Up set */
+#define PWR_PUCRF_PD9_Pos         (9U)
+#define PWR_PUCRF_PD9_Msk         (0x1UL << PWR_PUCRF_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRF_PD9             PWR_PUCRF_PD9_Msk                            /*!< Pin PF9 Pull-Up set */
+#define PWR_PUCRF_PD10_Pos        (10U)
+#define PWR_PUCRF_PD10_Msk        (0x1UL << PWR_PUCRF_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRF_PD10            PWR_PUCRF_PD10_Msk                           /*!< Pin PF10 Pull-Up set */
+#define PWR_PUCRF_PD11_Pos        (11U)
+#define PWR_PUCRF_PD11_Msk        (0x1UL << PWR_PUCRF_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRF_PD11            PWR_PUCRF_PD11_Msk                           /*!< Pin PF11 Pull-Up set */
+#define PWR_PUCRF_PD12_Pos        (12U)
+#define PWR_PUCRF_PD12_Msk        (0x1UL << PWR_PUCRF_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRF_PD12            PWR_PUCRF_PD12_Msk                           /*!< Pin PF12 Pull-Up set */
+#define PWR_PUCRF_PD13_Pos        (13U)
+#define PWR_PUCRF_PD13_Msk        (0x1UL << PWR_PUCRF_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRF_PD13            PWR_PUCRF_PD13_Msk                           /*!< Pin PF13 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRF register  *****************/
+#define PWR_PDCRF_PD0_Pos         (0U)
+#define PWR_PDCRF_PD0_Msk         (0x1UL << PWR_PDCRF_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRF_PD0             PWR_PDCRF_PD0_Msk                            /*!< Pin PF0 Pull-Down set */
+#define PWR_PDCRF_PD1_Pos         (1U)
+#define PWR_PDCRF_PD1_Msk         (0x1UL << PWR_PDCRF_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRF_PD1             PWR_PDCRF_PD1_Msk                            /*!< Pin PF1 Pull-Down set */
+#define PWR_PDCRF_PD2_Pos         (2U)
+#define PWR_PDCRF_PD2_Msk         (0x1UL << PWR_PDCRF_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRF_PD2             PWR_PDCRF_PD2_Msk                            /*!< Pin PF2 Pull-Down set */
+#define PWR_PDCRF_PD3_Pos         (3U)
+#define PWR_PDCRF_PD3_Msk         (0x1UL << PWR_PDCRF_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRF_PD3             PWR_PDCRF_PD3_Msk                            /*!< Pin PF3 Pull-Down set */
+#define PWR_PDCRF_PD4_Pos         (4U)
+#define PWR_PDCRF_PD4_Msk         (0x1UL << PWR_PDCRF_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRF_PD4             PWR_PDCRF_PD4_Msk                            /*!< Pin PF4 Pull-Down set */
+#define PWR_PDCRF_PD5_Pos         (5U)
+#define PWR_PDCRF_PD5_Msk         (0x1UL << PWR_PDCRF_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRF_PD5             PWR_PDCRF_PD5_Msk                            /*!< Pin PF5 Pull-Down set */
+#define PWR_PDCRF_PD6_Pos         (6U)
+#define PWR_PDCRF_PD6_Msk         (0x1UL << PWR_PDCRF_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRF_PD6             PWR_PDCRF_PD6_Msk                            /*!< Pin PF6 Pull-Down set */
+#define PWR_PDCRF_PD7_Pos         (7U)
+#define PWR_PDCRF_PD7_Msk         (0x1UL << PWR_PDCRF_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRF_PD7             PWR_PDCRF_PD7_Msk                            /*!< Pin PF7 Pull-Down set */
+#define PWR_PDCRF_PD8_Pos         (8U)
+#define PWR_PDCRF_PD8_Msk         (0x1UL << PWR_PDCRF_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRF_PD8             PWR_PDCRF_PD8_Msk                            /*!< Pin PF8 Pull-Down set */
+#define PWR_PDCRF_PD9_Pos         (9U)
+#define PWR_PDCRF_PD9_Msk         (0x1UL << PWR_PDCRF_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRF_PD9             PWR_PDCRF_PD9_Msk                            /*!< Pin PF9 Pull-Down set */
+#define PWR_PDCRF_PD10_Pos        (10U)
+#define PWR_PDCRF_PD10_Msk        (0x1UL << PWR_PDCRF_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRF_PD10            PWR_PDCRF_PD10_Msk                           /*!< Pin PF10 Pull-Down set */
+#define PWR_PDCRF_PD11_Pos        (11U)
+#define PWR_PDCRF_PD11_Msk        (0x1UL << PWR_PDCRF_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRF_PD11            PWR_PDCRF_PD11_Msk                           /*!< Pin PF11 Pull-Down set */
+#define PWR_PDCRF_PD12_Pos        (12U)
+#define PWR_PDCRF_PD12_Msk        (0x1UL << PWR_PDCRF_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRF_PD12            PWR_PDCRF_PD12_Msk                           /*!< Pin PF12 Pull-Down set */
+#define PWR_PDCRF_PD13_Pos        (13U)
+#define PWR_PDCRF_PD13_Msk        (0x1UL << PWR_PDCRF_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRF_PD13            PWR_PDCRF_PD13_Msk                           /*!< Pin PF13 Pull-Down set */
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Reset and Clock Control                          */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions  (not present on all devices in the STM32G0 series)
+*/
+#define RCC_MCO2_SUPPORT
+#define RCC_HSI48_SUPPORT
+#define RCC_PLLQ_SUPPORT
+
+/********************  Bit definition for RCC_CR register  *****************/
+#define RCC_CR_HSION_Pos                 (8U)
+#define RCC_CR_HSION_Msk                 (0x1UL << RCC_CR_HSION_Pos)           /*!< 0x00000100 */
+#define RCC_CR_HSION                     RCC_CR_HSION_Msk                      /*!< Internal High Speed clock enable */
+#define RCC_CR_HSIKERON_Pos              (9U)
+#define RCC_CR_HSIKERON_Msk              (0x1UL << RCC_CR_HSIKERON_Pos)        /*!< 0x00000200 */
+#define RCC_CR_HSIKERON                  RCC_CR_HSIKERON_Msk                   /*!< Internal High Speed clock enable for some IPs Kernel */
+#define RCC_CR_HSIRDY_Pos                (10U)
+#define RCC_CR_HSIRDY_Msk                (0x1UL << RCC_CR_HSIRDY_Pos)          /*!< 0x00000400 */
+#define RCC_CR_HSIRDY                    RCC_CR_HSIRDY_Msk                     /*!< Internal High Speed clock ready flag */
+#define RCC_CR_HSIDIV_Pos                (11U)
+#define RCC_CR_HSIDIV_Msk                (0x7UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00003800 */
+#define RCC_CR_HSIDIV                    RCC_CR_HSIDIV_Msk                     /*!< HSIDIV[13:11] Internal High Speed clock division factor */
+#define RCC_CR_HSIDIV_0                  (0x1UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00000800 */
+#define RCC_CR_HSIDIV_1                  (0x2UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00001000 */
+#define RCC_CR_HSIDIV_2                  (0x4UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00002000 */
+#define RCC_CR_HSEON_Pos                 (16U)
+#define RCC_CR_HSEON_Msk                 (0x1UL << RCC_CR_HSEON_Pos)           /*!< 0x00010000 */
+#define RCC_CR_HSEON                     RCC_CR_HSEON_Msk                      /*!< External High Speed clock enable */
+#define RCC_CR_HSERDY_Pos                (17U)
+#define RCC_CR_HSERDY_Msk                (0x1UL << RCC_CR_HSERDY_Pos)          /*!< 0x00020000 */
+#define RCC_CR_HSERDY                    RCC_CR_HSERDY_Msk                     /*!< External High Speed clock ready */
+#define RCC_CR_HSEBYP_Pos                (18U)
+#define RCC_CR_HSEBYP_Msk                (0x1UL << RCC_CR_HSEBYP_Pos)          /*!< 0x00040000 */
+#define RCC_CR_HSEBYP                    RCC_CR_HSEBYP_Msk                     /*!< External High Speed clock Bypass */
+#define RCC_CR_CSSON_Pos                 (19U)
+#define RCC_CR_CSSON_Msk                 (0x1UL << RCC_CR_CSSON_Pos)           /*!< 0x00080000 */
+#define RCC_CR_CSSON                     RCC_CR_CSSON_Msk                      /*!< HSE Clock Security System enable */
+
+#define RCC_CR_HSI48ON_Pos                (22U)
+#define RCC_CR_HSI48ON_Msk                (0x1UL << RCC_CR_HSI48ON_Pos)           /*!< 0x004000000 */
+#define RCC_CR_HSI48ON                    RCC_CR_HSI48ON_Msk                      /*!< RC48 clock enable */
+#define RCC_CR_HSI48RDY_Pos               (23U)
+#define RCC_CR_HSI48RDY_Msk               (0x1UL << RCC_CR_HSI48RDY_Pos)           /*!< 0x00800000 */
+#define RCC_CR_HSI48RDY                   RCC_CR_HSI48RDY_Msk                      /*!< RC48 clock ready */
+#define RCC_CR_PLLON_Pos                 (24U)
+#define RCC_CR_PLLON_Msk                 (0x1UL << RCC_CR_PLLON_Pos)           /*!< 0x01000000 */
+#define RCC_CR_PLLON                     RCC_CR_PLLON_Msk                      /*!< System PLL clock enable */
+#define RCC_CR_PLLRDY_Pos                (25U)
+#define RCC_CR_PLLRDY_Msk                (0x1UL << RCC_CR_PLLRDY_Pos)          /*!< 0x02000000 */
+#define RCC_CR_PLLRDY                    RCC_CR_PLLRDY_Msk                     /*!< System PLL clock ready */
+
+/********************  Bit definition for RCC_ICSCR register  ***************/
+/*!< HSICAL configuration */
+#define RCC_ICSCR_HSICAL_Pos             (0U)
+#define RCC_ICSCR_HSICAL_Msk             (0xFFUL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x000000FF */
+#define RCC_ICSCR_HSICAL                 RCC_ICSCR_HSICAL_Msk                  /*!< HSICAL[7:0] bits */
+#define RCC_ICSCR_HSICAL_0               (0x01UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000001 */
+#define RCC_ICSCR_HSICAL_1               (0x02UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000002 */
+#define RCC_ICSCR_HSICAL_2               (0x04UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000004 */
+#define RCC_ICSCR_HSICAL_3               (0x08UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000008 */
+#define RCC_ICSCR_HSICAL_4               (0x10UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000010 */
+#define RCC_ICSCR_HSICAL_5               (0x20UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000020 */
+#define RCC_ICSCR_HSICAL_6               (0x40UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000040 */
+#define RCC_ICSCR_HSICAL_7               (0x80UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000080 */
+
+/*!< HSITRIM configuration */
+#define RCC_ICSCR_HSITRIM_Pos            (8U)
+#define RCC_ICSCR_HSITRIM_Msk            (0x7FUL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00007F00 */
+#define RCC_ICSCR_HSITRIM                RCC_ICSCR_HSITRIM_Msk                 /*!< HSITRIM[14:8] bits */
+#define RCC_ICSCR_HSITRIM_0              (0x01UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000100 */
+#define RCC_ICSCR_HSITRIM_1              (0x02UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000200 */
+#define RCC_ICSCR_HSITRIM_2              (0x04UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000400 */
+#define RCC_ICSCR_HSITRIM_3              (0x08UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000800 */
+#define RCC_ICSCR_HSITRIM_4              (0x10UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00001000 */
+#define RCC_ICSCR_HSITRIM_5              (0x20UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00002000 */
+#define RCC_ICSCR_HSITRIM_6              (0x40UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00004000 */
+
+/********************  Bit definition for RCC_CFGR register  ***************/
+/*!< SW configuration */
+#define RCC_CFGR_SW_Pos                (0U)
+#define RCC_CFGR_SW_Msk                (0x7UL << RCC_CFGR_SW_Pos)              /*!< 0x00000007 */
+#define RCC_CFGR_SW                    RCC_CFGR_SW_Msk                         /*!< SW[2:0] bits (System clock Switch) */
+#define RCC_CFGR_SW_0                  (0x1UL << RCC_CFGR_SW_Pos)              /*!< 0x00000001 */
+#define RCC_CFGR_SW_1                  (0x2UL << RCC_CFGR_SW_Pos)              /*!< 0x00000002 */
+#define RCC_CFGR_SW_2                  (0x4UL << RCC_CFGR_SW_Pos)              /*!< 0x00000004 */
+
+/*!< SWS configuration */
+#define RCC_CFGR_SWS_Pos               (3U)
+#define RCC_CFGR_SWS_Msk               (0x7UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000038 */
+#define RCC_CFGR_SWS                   RCC_CFGR_SWS_Msk                        /*!< SWS[2:0] bits (System Clock Switch Status) */
+#define RCC_CFGR_SWS_0                 (0x1UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000008 */
+#define RCC_CFGR_SWS_1                 (0x2UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000010 */
+#define RCC_CFGR_SWS_2                 (0x4UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000020 */
+
+/*!< HPRE configuration */
+#define RCC_CFGR_HPRE_Pos              (8U)
+#define RCC_CFGR_HPRE_Msk              (0xFUL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000F00 */
+#define RCC_CFGR_HPRE                  RCC_CFGR_HPRE_Msk                       /*!< HPRE[3:0] bits (AHB prescaler) */
+#define RCC_CFGR_HPRE_0                (0x1UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000100 */
+#define RCC_CFGR_HPRE_1                (0x2UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000200 */
+#define RCC_CFGR_HPRE_2                (0x4UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000400 */
+#define RCC_CFGR_HPRE_3                (0x8UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000800 */
+
+/*!< PPRE configuration */
+#define RCC_CFGR_PPRE_Pos              (12U)
+#define RCC_CFGR_PPRE_Msk              (0x7UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00007000 */
+#define RCC_CFGR_PPRE                  RCC_CFGR_PPRE_Msk                       /*!< PRE1[2:0] bits (APB prescaler) */
+#define RCC_CFGR_PPRE_0                (0x1UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00001000 */
+#define RCC_CFGR_PPRE_1                (0x2UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00002000 */
+#define RCC_CFGR_PPRE_2                (0x4UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00004000 */
+
+/*!< MCO2SEL configuration */
+#define RCC_CFGR_MCO2SEL_Pos            (16U)
+#define RCC_CFGR_MCO2SEL_Msk            (0xFUL << RCC_CFGR_MCO2SEL_Pos)          /*!< 0x000F0000 */
+#define RCC_CFGR_MCO2SEL                RCC_CFGR_MCO2SEL_Msk                     /*!< MCO2SEL [3:0] bits (Clock output selection) */
+#define RCC_CFGR_MCO2SEL_0              (0x1UL << RCC_CFGR_MCO2SEL_Pos)          /*!< 0x00010000 */
+#define RCC_CFGR_MCO2SEL_1              (0x2UL << RCC_CFGR_MCO2SEL_Pos)          /*!< 0x00020000 */
+#define RCC_CFGR_MCO2SEL_2              (0x4UL << RCC_CFGR_MCO2SEL_Pos)          /*!< 0x00040000 */
+#define RCC_CFGR_MCO2SEL_3              (0x8UL << RCC_CFGR_MCO2SEL_Pos)          /*!< 0x00080000 */
+
+/*!< MCO2 Prescaler configuration */
+#define RCC_CFGR_MCO2PRE_Pos            (20U)
+#define RCC_CFGR_MCO2PRE_Msk            (0xFUL << RCC_CFGR_MCO2PRE_Pos)          /*!< 0x00F00000 */
+#define RCC_CFGR_MCO2PRE                RCC_CFGR_MCO2PRE_Msk                     /*!< MCO2 prescaler [3:0] */
+#define RCC_CFGR_MCO2PRE_0              (0x1UL << RCC_CFGR_MCO2PRE_Pos)          /*!< 0x00100000 */
+#define RCC_CFGR_MCO2PRE_1              (0x2UL << RCC_CFGR_MCO2PRE_Pos)          /*!< 0x00200000 */
+#define RCC_CFGR_MCO2PRE_2              (0x4UL << RCC_CFGR_MCO2PRE_Pos)          /*!< 0x00400000 */
+#define RCC_CFGR_MCO2PRE_3              (0x8UL << RCC_CFGR_MCO2PRE_Pos)          /*!< 0x00800000 */
+
+/*!< MCOSEL configuration */
+#define RCC_CFGR_MCOSEL_Pos            (24U)
+#define RCC_CFGR_MCOSEL_Msk            (0xFUL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x0F000000 */
+#define RCC_CFGR_MCOSEL                RCC_CFGR_MCOSEL_Msk                     /*!< MCOSEL [2:0] bits (Clock output selection) */
+#define RCC_CFGR_MCOSEL_0              (0x1UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x01000000 */
+#define RCC_CFGR_MCOSEL_1              (0x2UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x02000000 */
+#define RCC_CFGR_MCOSEL_2              (0x4UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x04000000 */
+#define RCC_CFGR_MCOSEL_3              (0x8UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x08000000 */
+
+/*!< MCO Prescaler configuration */
+#define RCC_CFGR_MCOPRE_Pos            (28U)
+#define RCC_CFGR_MCOPRE_Msk            (0xFUL << RCC_CFGR_MCOPRE_Pos)          /*!< 0xF0000000 */
+#define RCC_CFGR_MCOPRE                RCC_CFGR_MCOPRE_Msk                     /*!< MCO prescaler [2:0] */
+#define RCC_CFGR_MCOPRE_0              (0x1UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x10000000 */
+#define RCC_CFGR_MCOPRE_1              (0x2UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x20000000 */
+#define RCC_CFGR_MCOPRE_2              (0x4UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x40000000 */
+#define RCC_CFGR_MCOPRE_3              (0x8UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_PLLCFGR register  ***************/
+#define RCC_PLLCFGR_PLLSRC_Pos           (0U)
+#define RCC_PLLCFGR_PLLSRC_Msk           (0x3UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC               RCC_PLLCFGR_PLLSRC_Msk
+#define RCC_PLLCFGR_PLLSRC_0             (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000001 */
+#define RCC_PLLCFGR_PLLSRC_1             (0x2UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000002 */
+
+#define RCC_PLLCFGR_PLLSRC_NONE          (0x00000000UL)                        /*!< No clock sent to PLL      */
+#define RCC_PLLCFGR_PLLSRC_HSI_Pos       (1U)
+#define RCC_PLLCFGR_PLLSRC_HSI_Msk       (0x1UL << RCC_PLLCFGR_PLLSRC_HSI_Pos) /*!< 0x00000002 */
+#define RCC_PLLCFGR_PLLSRC_HSI           RCC_PLLCFGR_PLLSRC_HSI_Msk            /*!< HSI source clock selected */
+#define RCC_PLLCFGR_PLLSRC_HSE_Pos       (0U)
+#define RCC_PLLCFGR_PLLSRC_HSE_Msk       (0x3UL << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC_HSE           RCC_PLLCFGR_PLLSRC_HSE_Msk            /*!< HSE source clock selected */
+
+#define RCC_PLLCFGR_PLLM_Pos             (4U)
+#define RCC_PLLCFGR_PLLM_Msk             (0x7UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000070 */
+#define RCC_PLLCFGR_PLLM                 RCC_PLLCFGR_PLLM_Msk
+#define RCC_PLLCFGR_PLLM_0               (0x1UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000010 */
+#define RCC_PLLCFGR_PLLM_1               (0x2UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000020 */
+#define RCC_PLLCFGR_PLLM_2               (0x4UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000040 */
+
+#define RCC_PLLCFGR_PLLN_Pos             (8U)
+#define RCC_PLLCFGR_PLLN_Msk             (0x7FUL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00007F00 */
+#define RCC_PLLCFGR_PLLN                 RCC_PLLCFGR_PLLN_Msk
+#define RCC_PLLCFGR_PLLN_0               (0x01UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000100 */
+#define RCC_PLLCFGR_PLLN_1               (0x02UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000200 */
+#define RCC_PLLCFGR_PLLN_2               (0x04UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000400 */
+#define RCC_PLLCFGR_PLLN_3               (0x08UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000800 */
+#define RCC_PLLCFGR_PLLN_4               (0x10UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00001000 */
+#define RCC_PLLCFGR_PLLN_5               (0x20UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00002000 */
+#define RCC_PLLCFGR_PLLN_6               (0x40UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00004000 */
+
+#define RCC_PLLCFGR_PLLPEN_Pos           (16U)
+#define RCC_PLLCFGR_PLLPEN_Msk           (0x1UL << RCC_PLLCFGR_PLLPEN_Pos)     /*!< 0x00010000 */
+#define RCC_PLLCFGR_PLLPEN               RCC_PLLCFGR_PLLPEN_Msk
+
+#define RCC_PLLCFGR_PLLP_Pos              (17U)
+#define RCC_PLLCFGR_PLLP_Msk              (0x1FUL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x003E0000 */
+#define RCC_PLLCFGR_PLLP                  RCC_PLLCFGR_PLLP_Msk
+#define RCC_PLLCFGR_PLLP_0                (0x01UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00020000 */
+#define RCC_PLLCFGR_PLLP_1                (0x02UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00040000 */
+#define RCC_PLLCFGR_PLLP_2                (0x04UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00080000 */
+#define RCC_PLLCFGR_PLLP_3                (0x08UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00100000 */
+#define RCC_PLLCFGR_PLLP_4                (0x10UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00200000 */
+
+#define RCC_PLLCFGR_PLLQEN_Pos           (24U)
+#define RCC_PLLCFGR_PLLQEN_Msk           (0x1UL << RCC_PLLCFGR_PLLQEN_Pos)     /*!< 0x01000000 */
+#define RCC_PLLCFGR_PLLQEN               RCC_PLLCFGR_PLLQEN_Msk
+
+#define RCC_PLLCFGR_PLLQ_Pos             (25U)
+#define RCC_PLLCFGR_PLLQ_Msk             (0x7UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x0E000000 */
+#define RCC_PLLCFGR_PLLQ                 RCC_PLLCFGR_PLLQ_Msk
+#define RCC_PLLCFGR_PLLQ_0               (0x1UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x02000000 */
+#define RCC_PLLCFGR_PLLQ_1               (0x2UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x04000000 */
+#define RCC_PLLCFGR_PLLQ_2               (0x4UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x08000000 */
+
+#define RCC_PLLCFGR_PLLREN_Pos           (28U)
+#define RCC_PLLCFGR_PLLREN_Msk           (0x1UL << RCC_PLLCFGR_PLLREN_Pos)     /*!< 0x10000000 */
+#define RCC_PLLCFGR_PLLREN               RCC_PLLCFGR_PLLREN_Msk
+
+#define RCC_PLLCFGR_PLLR_Pos             (29U)
+#define RCC_PLLCFGR_PLLR_Msk             (0x7UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0xE0000000 */
+#define RCC_PLLCFGR_PLLR                 RCC_PLLCFGR_PLLR_Msk
+#define RCC_PLLCFGR_PLLR_0               (0x1UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x20000000 */
+#define RCC_PLLCFGR_PLLR_1               (0x2UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x40000000 */
+#define RCC_PLLCFGR_PLLR_2               (0x4UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_CRRCR register  ******************/
+/*!< RC48CAL configuration */
+#define RCC_CRRCR_HSI48CAL_Pos            (0U)
+#define RCC_CRRCR_HSI48CAL_Msk            (0x1FFUL << RCC_CRRCR_HSI48CAL_Pos)    /*!< 0x000001FF */
+#define RCC_CRRCR_HSI48CAL                RCC_CRRCR_HSI48CAL_Msk                 /*!< RC48CAL[8:0] bits */
+#define RCC_CRRCR_HSI48CAL_0              (0x01UL << RCC_CRRCR_HSI48CAL_Pos)     /*!< 0x00000001 */
+#define RCC_CRRCR_HSI48CAL_1              (0x02UL << RCC_CRRCR_HSI48CAL_Pos)     /*!< 0x00000002 */
+#define RCC_CRRCR_HSI48CAL_2              (0x04UL << RCC_CRRCR_HSI48CAL_Pos)     /*!< 0x00000004 */
+#define RCC_CRRCR_HSI48CAL_3              (0x08UL << RCC_CRRCR_HSI48CAL_Pos)     /*!< 0x00000008 */
+#define RCC_CRRCR_HSI48CAL_4              (0x10UL << RCC_CRRCR_HSI48CAL_Pos)     /*!< 0x00000010 */
+#define RCC_CRRCR_HSI48CAL_5              (0x20UL << RCC_CRRCR_HSI48CAL_Pos)     /*!< 0x00000020 */
+#define RCC_CRRCR_HSI48CAL_6              (0x40UL << RCC_CRRCR_HSI48CAL_Pos)     /*!< 0x00000040 */
+#define RCC_CRRCR_HSI48CAL_7              (0x80UL << RCC_CRRCR_HSI48CAL_Pos)     /*!< 0x00000080 */
+#define RCC_CRRCR_HSI48CAL_8              (0x100UL << RCC_CRRCR_HSI48CAL_Pos)    /*!< 0x00000100 */
+/********************  Bit definition for RCC_CIER register  ******************/
+#define RCC_CIER_LSIRDYIE_Pos            (0U)
+#define RCC_CIER_LSIRDYIE_Msk            (0x1UL << RCC_CIER_LSIRDYIE_Pos)      /*!< 0x00000001 */
+#define RCC_CIER_LSIRDYIE                RCC_CIER_LSIRDYIE_Msk
+#define RCC_CIER_LSERDYIE_Pos            (1U)
+#define RCC_CIER_LSERDYIE_Msk            (0x1UL << RCC_CIER_LSERDYIE_Pos)      /*!< 0x00000002 */
+#define RCC_CIER_LSERDYIE                RCC_CIER_LSERDYIE_Msk
+#define RCC_CIER_HSI48RDYIE_Pos          (2U)
+#define RCC_CIER_HSI48RDYIE_Msk          (0x1UL << RCC_CIER_HSI48RDYIE_Pos)      /*!< 0x00000004 */
+#define RCC_CIER_HSI48RDYIE              RCC_CIER_HSI48RDYIE_Msk
+#define RCC_CIER_HSIRDYIE_Pos            (3U)
+#define RCC_CIER_HSIRDYIE_Msk            (0x1UL << RCC_CIER_HSIRDYIE_Pos)      /*!< 0x00000008 */
+#define RCC_CIER_HSIRDYIE                RCC_CIER_HSIRDYIE_Msk
+#define RCC_CIER_HSERDYIE_Pos            (4U)
+#define RCC_CIER_HSERDYIE_Msk            (0x1UL << RCC_CIER_HSERDYIE_Pos)      /*!< 0x00000010 */
+#define RCC_CIER_HSERDYIE                RCC_CIER_HSERDYIE_Msk
+#define RCC_CIER_PLLRDYIE_Pos            (5U)
+#define RCC_CIER_PLLRDYIE_Msk            (0x1UL << RCC_CIER_PLLRDYIE_Pos)      /*!< 0x00000020 */
+#define RCC_CIER_PLLRDYIE                RCC_CIER_PLLRDYIE_Msk
+
+/********************  Bit definition for RCC_CIFR register  ******************/
+#define RCC_CIFR_LSIRDYF_Pos             (0U)
+#define RCC_CIFR_LSIRDYF_Msk             (0x1UL << RCC_CIFR_LSIRDYF_Pos)       /*!< 0x00000001 */
+#define RCC_CIFR_LSIRDYF                 RCC_CIFR_LSIRDYF_Msk
+#define RCC_CIFR_LSERDYF_Pos             (1U)
+#define RCC_CIFR_LSERDYF_Msk             (0x1UL << RCC_CIFR_LSERDYF_Pos)       /*!< 0x00000002 */
+#define RCC_CIFR_LSERDYF                 RCC_CIFR_LSERDYF_Msk
+#define RCC_CIFR_HSI48RDYF_Pos           (2U)
+#define RCC_CIFR_HSI48RDYF_Msk           (0x1UL << RCC_CIFR_HSI48RDYF_Pos)      /*!< 0x00000004 */
+#define RCC_CIFR_HSI48RDYF                RCC_CIFR_HSI48RDYF_Msk
+#define RCC_CIFR_HSIRDYF_Pos             (3U)
+#define RCC_CIFR_HSIRDYF_Msk             (0x1UL << RCC_CIFR_HSIRDYF_Pos)       /*!< 0x00000008 */
+#define RCC_CIFR_HSIRDYF                 RCC_CIFR_HSIRDYF_Msk
+#define RCC_CIFR_HSERDYF_Pos             (4U)
+#define RCC_CIFR_HSERDYF_Msk             (0x1UL << RCC_CIFR_HSERDYF_Pos)       /*!< 0x00000010 */
+#define RCC_CIFR_HSERDYF                 RCC_CIFR_HSERDYF_Msk
+#define RCC_CIFR_PLLRDYF_Pos             (5U)
+#define RCC_CIFR_PLLRDYF_Msk             (0x1UL << RCC_CIFR_PLLRDYF_Pos)       /*!< 0x00000020 */
+#define RCC_CIFR_PLLRDYF                 RCC_CIFR_PLLRDYF_Msk
+#define RCC_CIFR_CSSF_Pos                (8U)
+#define RCC_CIFR_CSSF_Msk                (0x1UL << RCC_CIFR_CSSF_Pos)          /*!< 0x00000100 */
+#define RCC_CIFR_CSSF                    RCC_CIFR_CSSF_Msk
+#define RCC_CIFR_LSECSSF_Pos             (9U)
+#define RCC_CIFR_LSECSSF_Msk             (0x1UL << RCC_CIFR_LSECSSF_Pos)       /*!< 0x00000200 */
+#define RCC_CIFR_LSECSSF                 RCC_CIFR_LSECSSF_Msk
+
+/********************  Bit definition for RCC_CICR register  ******************/
+#define RCC_CICR_LSIRDYC_Pos             (0U)
+#define RCC_CICR_LSIRDYC_Msk             (0x1UL << RCC_CICR_LSIRDYC_Pos)       /*!< 0x00000001 */
+#define RCC_CICR_LSIRDYC                 RCC_CICR_LSIRDYC_Msk
+#define RCC_CICR_LSERDYC_Pos             (1U)
+#define RCC_CICR_LSERDYC_Msk             (0x1UL << RCC_CICR_LSERDYC_Pos)       /*!< 0x00000002 */
+#define RCC_CICR_LSERDYC                 RCC_CICR_LSERDYC_Msk
+#define RCC_CICR_HSI48RDYC_Pos           (2U)
+#define RCC_CICR_HSI48RDYC_Msk           (0x1UL << RCC_CICR_HSI48RDYC_Pos)      /*!< 0x00000004 */
+#define RCC_CICR_HSI48RDYC               RCC_CICR_HSI48RDYC_Msk
+#define RCC_CICR_HSIRDYC_Pos             (3U)
+#define RCC_CICR_HSIRDYC_Msk             (0x1UL << RCC_CICR_HSIRDYC_Pos)       /*!< 0x00000008 */
+#define RCC_CICR_HSIRDYC                 RCC_CICR_HSIRDYC_Msk
+#define RCC_CICR_HSERDYC_Pos             (4U)
+#define RCC_CICR_HSERDYC_Msk             (0x1UL << RCC_CICR_HSERDYC_Pos)       /*!< 0x00000010 */
+#define RCC_CICR_HSERDYC                 RCC_CICR_HSERDYC_Msk
+#define RCC_CICR_PLLRDYC_Pos             (5U)
+#define RCC_CICR_PLLRDYC_Msk             (0x1UL << RCC_CICR_PLLRDYC_Pos)       /*!< 0x00000020 */
+#define RCC_CICR_PLLRDYC                 RCC_CICR_PLLRDYC_Msk
+#define RCC_CICR_CSSC_Pos                (8U)
+#define RCC_CICR_CSSC_Msk                (0x1UL << RCC_CICR_CSSC_Pos)          /*!< 0x00000100 */
+#define RCC_CICR_CSSC                    RCC_CICR_CSSC_Msk
+#define RCC_CICR_LSECSSC_Pos             (9U)
+#define RCC_CICR_LSECSSC_Msk             (0x1UL << RCC_CICR_LSECSSC_Pos)       /*!< 0x00000200 */
+#define RCC_CICR_LSECSSC                 RCC_CICR_LSECSSC_Msk
+
+/********************  Bit definition for RCC_IOPRSTR register  ****************/
+#define RCC_IOPRSTR_GPIOARST_Pos         (0U)
+#define RCC_IOPRSTR_GPIOARST_Msk         (0x1UL << RCC_IOPRSTR_GPIOARST_Pos)   /*!< 0x00000001 */
+#define RCC_IOPRSTR_GPIOARST             RCC_IOPRSTR_GPIOARST_Msk
+#define RCC_IOPRSTR_GPIOBRST_Pos         (1U)
+#define RCC_IOPRSTR_GPIOBRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOBRST_Pos)   /*!< 0x00000002 */
+#define RCC_IOPRSTR_GPIOBRST             RCC_IOPRSTR_GPIOBRST_Msk
+#define RCC_IOPRSTR_GPIOCRST_Pos         (2U)
+#define RCC_IOPRSTR_GPIOCRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOCRST_Pos)   /*!< 0x00000004 */
+#define RCC_IOPRSTR_GPIOCRST             RCC_IOPRSTR_GPIOCRST_Msk
+#define RCC_IOPRSTR_GPIODRST_Pos         (3U)
+#define RCC_IOPRSTR_GPIODRST_Msk         (0x1UL << RCC_IOPRSTR_GPIODRST_Pos)   /*!< 0x00000008 */
+#define RCC_IOPRSTR_GPIODRST             RCC_IOPRSTR_GPIODRST_Msk
+#define RCC_IOPRSTR_GPIOERST_Pos         (4U)
+#define RCC_IOPRSTR_GPIOERST_Msk         (0x1UL << RCC_IOPRSTR_GPIOERST_Pos)   /*!< 0x00000010 */
+#define RCC_IOPRSTR_GPIOERST             RCC_IOPRSTR_GPIOERST_Msk
+#define RCC_IOPRSTR_GPIOFRST_Pos         (5U)
+#define RCC_IOPRSTR_GPIOFRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOFRST_Pos)   /*!< 0x00000020 */
+#define RCC_IOPRSTR_GPIOFRST             RCC_IOPRSTR_GPIOFRST_Msk
+
+/********************  Bit definition for RCC_AHBRSTR register  ***************/
+#define RCC_AHBRSTR_DMA1RST_Pos          (0U)
+#define RCC_AHBRSTR_DMA1RST_Msk          (0x1UL << RCC_AHBRSTR_DMA1RST_Pos)    /*!< 0x00000001 */
+#define RCC_AHBRSTR_DMA1RST              RCC_AHBRSTR_DMA1RST_Msk
+#define RCC_AHBRSTR_DMA2RST_Pos          (1U)
+#define RCC_AHBRSTR_DMA2RST_Msk          (0x1UL << RCC_AHBRSTR_DMA2RST_Pos)    /*!< 0x00000002 */
+#define RCC_AHBRSTR_DMA2RST              RCC_AHBRSTR_DMA2RST_Msk
+#define RCC_AHBRSTR_FLASHRST_Pos         (8U)
+#define RCC_AHBRSTR_FLASHRST_Msk         (0x1UL << RCC_AHBRSTR_FLASHRST_Pos)   /*!< 0x00000100 */
+#define RCC_AHBRSTR_FLASHRST             RCC_AHBRSTR_FLASHRST_Msk
+#define RCC_AHBRSTR_CRCRST_Pos           (12U)
+#define RCC_AHBRSTR_CRCRST_Msk           (0x1UL << RCC_AHBRSTR_CRCRST_Pos)     /*!< 0x00001000 */
+#define RCC_AHBRSTR_CRCRST               RCC_AHBRSTR_CRCRST_Msk
+
+/********************  Bit definition for RCC_APBRSTR1 register  **************/
+#define RCC_APBRSTR1_TIM2RST_Pos         (0U)
+#define RCC_APBRSTR1_TIM2RST_Msk         (0x1UL << RCC_APBRSTR1_TIM2RST_Pos)   /*!< 0x00000001 */
+#define RCC_APBRSTR1_TIM2RST             RCC_APBRSTR1_TIM2RST_Msk
+#define RCC_APBRSTR1_TIM3RST_Pos         (1U)
+#define RCC_APBRSTR1_TIM3RST_Msk         (0x1UL << RCC_APBRSTR1_TIM3RST_Pos)   /*!< 0x00000002 */
+#define RCC_APBRSTR1_TIM3RST             RCC_APBRSTR1_TIM3RST_Msk
+#define RCC_APBRSTR1_TIM4RST_Pos         (2U)
+#define RCC_APBRSTR1_TIM4RST_Msk         (0x1UL << RCC_APBRSTR1_TIM4RST_Pos)   /*!< 0x00000004 */
+#define RCC_APBRSTR1_TIM4RST             RCC_APBRSTR1_TIM4RST_Msk
+#define RCC_APBRSTR1_TIM6RST_Pos         (4U)
+#define RCC_APBRSTR1_TIM6RST_Msk         (0x1UL << RCC_APBRSTR1_TIM6RST_Pos)   /*!< 0x00000010 */
+#define RCC_APBRSTR1_TIM6RST             RCC_APBRSTR1_TIM6RST_Msk
+#define RCC_APBRSTR1_TIM7RST_Pos         (5U)
+#define RCC_APBRSTR1_TIM7RST_Msk         (0x1UL << RCC_APBRSTR1_TIM7RST_Pos)   /*!< 0x00000020 */
+#define RCC_APBRSTR1_TIM7RST             RCC_APBRSTR1_TIM7RST_Msk
+#define RCC_APBRSTR1_LPUART2RST_Pos      (7U)
+#define RCC_APBRSTR1_LPUART2RST_Msk      (0x1UL << RCC_APBRSTR1_LPUART2RST_Pos)/*!< 0x00000080 */
+#define RCC_APBRSTR1_LPUART2RST          RCC_APBRSTR1_LPUART2RST_Msk
+#define RCC_APBRSTR1_USART5RST_Pos       (8U)
+#define RCC_APBRSTR1_USART5RST_Msk       (0x1UL << RCC_APBRSTR1_USART5RST_Pos) /*!< 0x00000100 */
+#define RCC_APBRSTR1_USART5RST           RCC_APBRSTR1_USART5RST_Msk
+#define RCC_APBRSTR1_USART6RST_Pos       (9U)
+#define RCC_APBRSTR1_USART6RST_Msk       (0x1UL << RCC_APBRSTR1_USART6RST_Pos) /*!< 0x00000200 */
+#define RCC_APBRSTR1_USART6RST           RCC_APBRSTR1_USART6RST_Msk
+#define RCC_APBRSTR1_FDCANRST_Pos        (12U)
+#define RCC_APBRSTR1_FDCANRST_Msk        (0x1UL << RCC_APBRSTR1_FDCANRST_Pos)  /*!< 0x00001000 */
+#define RCC_APBRSTR1_FDCANRST            RCC_APBRSTR1_FDCANRST_Msk
+#define RCC_APBRSTR1_USBRST_Pos          (13U)
+#define RCC_APBRSTR1_USBRST_Msk          (0x1UL << RCC_APBRSTR1_USBRST_Pos)    /*!< 0x00002000 */
+#define RCC_APBRSTR1_USBRST              RCC_APBRSTR1_USBRST_Msk
+#define RCC_APBRSTR1_SPI2RST_Pos         (14U)
+#define RCC_APBRSTR1_SPI2RST_Msk         (0x1UL << RCC_APBRSTR1_SPI2RST_Pos)   /*!< 0x00004000 */
+#define RCC_APBRSTR1_SPI2RST             RCC_APBRSTR1_SPI2RST_Msk
+#define RCC_APBRSTR1_SPI3RST_Pos         (15U)
+#define RCC_APBRSTR1_SPI3RST_Msk         (0x1UL << RCC_APBRSTR1_SPI3RST_Pos)   /*!< 0x00008000 */
+#define RCC_APBRSTR1_SPI3RST             RCC_APBRSTR1_SPI3RST_Msk
+#define RCC_APBRSTR1_CRSRST_Pos          (16U)
+#define RCC_APBRSTR1_CRSRST_Msk          (0x1UL << RCC_APBRSTR1_CRSRST_Pos)    /*!< 0x00010000 */
+#define RCC_APBRSTR1_CRSRST              RCC_APBRSTR1_CRSRST_Msk
+#define RCC_APBRSTR1_USART2RST_Pos       (17U)
+#define RCC_APBRSTR1_USART2RST_Msk       (0x1UL << RCC_APBRSTR1_USART2RST_Pos) /*!< 0x00020000 */
+#define RCC_APBRSTR1_USART2RST           RCC_APBRSTR1_USART2RST_Msk
+#define RCC_APBRSTR1_USART3RST_Pos       (18U)
+#define RCC_APBRSTR1_USART3RST_Msk       (0x1UL << RCC_APBRSTR1_USART3RST_Pos) /*!< 0x00040000 */
+#define RCC_APBRSTR1_USART3RST           RCC_APBRSTR1_USART3RST_Msk
+#define RCC_APBRSTR1_USART4RST_Pos       (19U)
+#define RCC_APBRSTR1_USART4RST_Msk       (0x1UL << RCC_APBRSTR1_USART4RST_Pos) /*!< 0x00080000 */
+#define RCC_APBRSTR1_USART4RST           RCC_APBRSTR1_USART4RST_Msk
+#define RCC_APBRSTR1_LPUART1RST_Pos      (20U)
+#define RCC_APBRSTR1_LPUART1RST_Msk      (0x1UL << RCC_APBRSTR1_LPUART1RST_Pos) /*!< 0x00100000 */
+#define RCC_APBRSTR1_LPUART1RST          RCC_APBRSTR1_LPUART1RST_Msk
+#define RCC_APBRSTR1_I2C1RST_Pos         (21U)
+#define RCC_APBRSTR1_I2C1RST_Msk         (0x1UL << RCC_APBRSTR1_I2C1RST_Pos)    /*!< 0x00200000 */
+#define RCC_APBRSTR1_I2C1RST             RCC_APBRSTR1_I2C1RST_Msk
+#define RCC_APBRSTR1_I2C2RST_Pos         (22U)
+#define RCC_APBRSTR1_I2C2RST_Msk         (0x1UL << RCC_APBRSTR1_I2C2RST_Pos)    /*!< 0x00400000 */
+#define RCC_APBRSTR1_I2C2RST             RCC_APBRSTR1_I2C2RST_Msk
+#define RCC_APBRSTR1_I2C3RST_Pos         (23U)
+#define RCC_APBRSTR1_I2C3RST_Msk         (0x1UL << RCC_APBRSTR1_I2C3RST_Pos)    /*!< 0x00800000 */
+#define RCC_APBRSTR1_I2C3RST             RCC_APBRSTR1_I2C3RST_Msk
+#define RCC_APBRSTR1_CECRST_Pos          (24U)
+#define RCC_APBRSTR1_CECRST_Msk          (0x1UL << RCC_APBRSTR1_CECRST_Pos)     /*!< 0x01000000 */
+#define RCC_APBRSTR1_CECRST              RCC_APBRSTR1_CECRST_Msk
+#define RCC_APBRSTR1_UCPD1RST_Pos        (25U)
+#define RCC_APBRSTR1_UCPD1RST_Msk        (0x1UL << RCC_APBRSTR1_UCPD1RST_Pos)   /*!< 0x02000000 */
+#define RCC_APBRSTR1_UCPD1RST            RCC_APBRSTR1_UCPD1RST_Msk
+#define RCC_APBRSTR1_UCPD2RST_Pos        (26U)
+#define RCC_APBRSTR1_UCPD2RST_Msk        (0x1UL << RCC_APBRSTR1_UCPD2RST_Pos)   /*!< 0x04000000 */
+#define RCC_APBRSTR1_UCPD2RST            RCC_APBRSTR1_UCPD2RST_Msk
+#define RCC_APBRSTR1_DBGRST_Pos          (27U)
+#define RCC_APBRSTR1_DBGRST_Msk          (0x1UL << RCC_APBRSTR1_DBGRST_Pos)     /*!< 0x08000000 */
+#define RCC_APBRSTR1_DBGRST              RCC_APBRSTR1_DBGRST_Msk
+#define RCC_APBRSTR1_PWRRST_Pos          (28U)
+#define RCC_APBRSTR1_PWRRST_Msk          (0x1UL << RCC_APBRSTR1_PWRRST_Pos)     /*!< 0x10000000 */
+#define RCC_APBRSTR1_PWRRST              RCC_APBRSTR1_PWRRST_Msk
+#define RCC_APBRSTR1_DAC1RST_Pos         (29U)
+#define RCC_APBRSTR1_DAC1RST_Msk         (0x1UL << RCC_APBRSTR1_DAC1RST_Pos)    /*!< 0x20000000 */
+#define RCC_APBRSTR1_DAC1RST             RCC_APBRSTR1_DAC1RST_Msk
+#define RCC_APBRSTR1_LPTIM2RST_Pos       (30U)
+#define RCC_APBRSTR1_LPTIM2RST_Msk       (0x1UL << RCC_APBRSTR1_LPTIM2RST_Pos)  /*!< 0x40000000 */
+#define RCC_APBRSTR1_LPTIM2RST           RCC_APBRSTR1_LPTIM2RST_Msk
+#define RCC_APBRSTR1_LPTIM1RST_Pos       (31U)
+#define RCC_APBRSTR1_LPTIM1RST_Msk       (0x1UL << RCC_APBRSTR1_LPTIM1RST_Pos)  /*!< 0x80000000 */
+#define RCC_APBRSTR1_LPTIM1RST           RCC_APBRSTR1_LPTIM1RST_Msk
+
+/********************  Bit definition for RCC_APBRSTR2 register  **************/
+#define RCC_APBRSTR2_SYSCFGRST_Pos       (0U)
+#define RCC_APBRSTR2_SYSCFGRST_Msk       (0x1UL << RCC_APBRSTR2_SYSCFGRST_Pos)  /*!< 0x00000001 */
+#define RCC_APBRSTR2_SYSCFGRST           RCC_APBRSTR2_SYSCFGRST_Msk
+#define RCC_APBRSTR2_TIM1RST_Pos         (11U)
+#define RCC_APBRSTR2_TIM1RST_Msk         (0x1UL << RCC_APBRSTR2_TIM1RST_Pos)    /*!< 0x00000800 */
+#define RCC_APBRSTR2_TIM1RST             RCC_APBRSTR2_TIM1RST_Msk
+#define RCC_APBRSTR2_SPI1RST_Pos         (12U)
+#define RCC_APBRSTR2_SPI1RST_Msk         (0x1UL << RCC_APBRSTR2_SPI1RST_Pos)    /*!< 0x00001000 */
+#define RCC_APBRSTR2_SPI1RST             RCC_APBRSTR2_SPI1RST_Msk
+#define RCC_APBRSTR2_USART1RST_Pos       (14U)
+#define RCC_APBRSTR2_USART1RST_Msk       (0x1UL << RCC_APBRSTR2_USART1RST_Pos)  /*!< 0x00004000 */
+#define RCC_APBRSTR2_USART1RST           RCC_APBRSTR2_USART1RST_Msk
+#define RCC_APBRSTR2_TIM14RST_Pos        (15U)
+#define RCC_APBRSTR2_TIM14RST_Msk        (0x1UL << RCC_APBRSTR2_TIM14RST_Pos)   /*!< 0x00008000 */
+#define RCC_APBRSTR2_TIM14RST            RCC_APBRSTR2_TIM14RST_Msk
+#define RCC_APBRSTR2_TIM15RST_Pos        (16U)
+#define RCC_APBRSTR2_TIM15RST_Msk        (0x1UL << RCC_APBRSTR2_TIM15RST_Pos)   /*!< 0x00010000 */
+#define RCC_APBRSTR2_TIM15RST            RCC_APBRSTR2_TIM15RST_Msk
+#define RCC_APBRSTR2_TIM16RST_Pos        (17U)
+#define RCC_APBRSTR2_TIM16RST_Msk        (0x1UL << RCC_APBRSTR2_TIM16RST_Pos)   /*!< 0x00020000 */
+#define RCC_APBRSTR2_TIM16RST            RCC_APBRSTR2_TIM16RST_Msk
+#define RCC_APBRSTR2_TIM17RST_Pos        (18U)
+#define RCC_APBRSTR2_TIM17RST_Msk        (0x1UL << RCC_APBRSTR2_TIM17RST_Pos)   /*!< 0x00040000 */
+#define RCC_APBRSTR2_TIM17RST            RCC_APBRSTR2_TIM17RST_Msk
+#define RCC_APBRSTR2_ADCRST_Pos          (20U)
+#define RCC_APBRSTR2_ADCRST_Msk          (0x1UL << RCC_APBRSTR2_ADCRST_Pos)     /*!< 0x00100000 */
+#define RCC_APBRSTR2_ADCRST              RCC_APBRSTR2_ADCRST_Msk
+
+/********************  Bit definition for RCC_IOPENR register  ****************/
+#define RCC_IOPENR_GPIOAEN_Pos           (0U)
+#define RCC_IOPENR_GPIOAEN_Msk           (0x1UL << RCC_IOPENR_GPIOAEN_Pos)      /*!< 0x00000001 */
+#define RCC_IOPENR_GPIOAEN               RCC_IOPENR_GPIOAEN_Msk
+#define RCC_IOPENR_GPIOBEN_Pos           (1U)
+#define RCC_IOPENR_GPIOBEN_Msk           (0x1UL << RCC_IOPENR_GPIOBEN_Pos)      /*!< 0x00000002 */
+#define RCC_IOPENR_GPIOBEN               RCC_IOPENR_GPIOBEN_Msk
+#define RCC_IOPENR_GPIOCEN_Pos           (2U)
+#define RCC_IOPENR_GPIOCEN_Msk           (0x1UL << RCC_IOPENR_GPIOCEN_Pos)      /*!< 0x00000004 */
+#define RCC_IOPENR_GPIOCEN               RCC_IOPENR_GPIOCEN_Msk
+#define RCC_IOPENR_GPIODEN_Pos           (3U)
+#define RCC_IOPENR_GPIODEN_Msk           (0x1UL << RCC_IOPENR_GPIODEN_Pos)      /*!< 0x00000008 */
+#define RCC_IOPENR_GPIODEN               RCC_IOPENR_GPIODEN_Msk
+#define RCC_IOPENR_GPIOEEN_Pos           (4U)
+#define RCC_IOPENR_GPIOEEN_Msk           (0x1UL << RCC_IOPENR_GPIOEEN_Pos)      /*!< 0x00000010 */
+#define RCC_IOPENR_GPIOEEN               RCC_IOPENR_GPIOEEN_Msk
+#define RCC_IOPENR_GPIOFEN_Pos           (5U)
+#define RCC_IOPENR_GPIOFEN_Msk           (0x1UL << RCC_IOPENR_GPIOFEN_Pos)      /*!< 0x00000020 */
+#define RCC_IOPENR_GPIOFEN               RCC_IOPENR_GPIOFEN_Msk
+
+/********************  Bit definition for RCC_AHBENR register  ****************/
+#define RCC_AHBENR_DMA1EN_Pos            (0U)
+#define RCC_AHBENR_DMA1EN_Msk            (0x1UL << RCC_AHBENR_DMA1EN_Pos)       /*!< 0x00000001 */
+#define RCC_AHBENR_DMA1EN                RCC_AHBENR_DMA1EN_Msk
+#define RCC_AHBENR_DMA2EN_Pos            (1U)
+#define RCC_AHBENR_DMA2EN_Msk            (0x1UL << RCC_AHBENR_DMA2EN_Pos)       /*!< 0x00000002 */
+#define RCC_AHBENR_DMA2EN                RCC_AHBENR_DMA2EN_Msk
+#define RCC_AHBENR_FLASHEN_Pos           (8U)
+#define RCC_AHBENR_FLASHEN_Msk           (0x1UL << RCC_AHBENR_FLASHEN_Pos)      /*!< 0x00000100 */
+#define RCC_AHBENR_FLASHEN               RCC_AHBENR_FLASHEN_Msk
+#define RCC_AHBENR_CRCEN_Pos             (12U)
+#define RCC_AHBENR_CRCEN_Msk             (0x1UL << RCC_AHBENR_CRCEN_Pos)        /*!< 0x00001000 */
+#define RCC_AHBENR_CRCEN                 RCC_AHBENR_CRCEN_Msk
+
+/********************  Bit definition for RCC_APBENR1 register  ***************/
+#define RCC_APBENR1_TIM2EN_Pos           (0U)
+#define RCC_APBENR1_TIM2EN_Msk           (0x1UL << RCC_APBENR1_TIM2EN_Pos)      /*!< 0x00000001 */
+#define RCC_APBENR1_TIM2EN               RCC_APBENR1_TIM2EN_Msk
+#define RCC_APBENR1_TIM3EN_Pos           (1U)
+#define RCC_APBENR1_TIM3EN_Msk           (0x1UL << RCC_APBENR1_TIM3EN_Pos)      /*!< 0x00000002 */
+#define RCC_APBENR1_TIM3EN               RCC_APBENR1_TIM3EN_Msk
+#define RCC_APBENR1_TIM4EN_Pos           (2U)
+#define RCC_APBENR1_TIM4EN_Msk           (0x1UL << RCC_APBENR1_TIM4EN_Pos)      /*!< 0x00000004 */
+#define RCC_APBENR1_TIM4EN               RCC_APBENR1_TIM4EN_Msk
+#define RCC_APBENR1_TIM6EN_Pos           (4U)
+#define RCC_APBENR1_TIM6EN_Msk           (0x1UL << RCC_APBENR1_TIM6EN_Pos)      /*!< 0x00000010 */
+#define RCC_APBENR1_TIM6EN               RCC_APBENR1_TIM6EN_Msk
+#define RCC_APBENR1_TIM7EN_Pos           (5U)
+#define RCC_APBENR1_TIM7EN_Msk           (0x1UL << RCC_APBENR1_TIM7EN_Pos)      /*!< 0x00000020 */
+#define RCC_APBENR1_TIM7EN               RCC_APBENR1_TIM7EN_Msk
+#define RCC_APBENR1_LPUART2EN_Pos        (7U)
+#define RCC_APBENR1_LPUART2EN_Msk        (0x1UL << RCC_APBENR1_LPUART2EN_Pos)   /*!< 0x00000080 */
+#define RCC_APBENR1_LPUART2EN            RCC_APBENR1_LPUART2EN_Msk
+#define RCC_APBENR1_USART5EN_Pos         (8U)
+#define RCC_APBENR1_USART5EN_Msk         (0x1UL << RCC_APBENR1_USART5EN_Pos)    /*!< 0x00000100 */
+#define RCC_APBENR1_USART5EN             RCC_APBENR1_USART5EN_Msk
+#define RCC_APBENR1_USART6EN_Pos         (9U)
+#define RCC_APBENR1_USART6EN_Msk         (0x1UL << RCC_APBENR1_USART6EN_Pos)    /*!< 0x00000200 */
+#define RCC_APBENR1_USART6EN             RCC_APBENR1_USART6EN_Msk
+#define RCC_APBENR1_RTCAPBEN_Pos         (10U)
+#define RCC_APBENR1_RTCAPBEN_Msk         (0x1UL << RCC_APBENR1_RTCAPBEN_Pos)    /*!< 0x00000400 */
+#define RCC_APBENR1_RTCAPBEN             RCC_APBENR1_RTCAPBEN_Msk
+#define RCC_APBENR1_WWDGEN_Pos           (11U)
+#define RCC_APBENR1_WWDGEN_Msk           (0x1UL << RCC_APBENR1_WWDGEN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR1_WWDGEN               RCC_APBENR1_WWDGEN_Msk
+#define RCC_APBENR1_FDCANEN_Pos          (12U)
+#define RCC_APBENR1_FDCANEN_Msk          (0x1UL << RCC_APBENR1_FDCANEN_Pos)     /*!< 0x00001000 */
+#define RCC_APBENR1_FDCANEN              RCC_APBENR1_FDCANEN_Msk
+#define RCC_APBENR1_USBEN_Pos            (13U)
+#define RCC_APBENR1_USBEN_Msk            (0x1UL << RCC_APBENR1_USBEN_Pos)       /*!< 0x00002000 */
+#define RCC_APBENR1_USBEN                RCC_APBENR1_USBEN_Msk
+#define RCC_APBENR1_SPI2EN_Pos           (14U)
+#define RCC_APBENR1_SPI2EN_Msk           (0x1UL << RCC_APBENR1_SPI2EN_Pos)      /*!< 0x00004000 */
+#define RCC_APBENR1_SPI2EN               RCC_APBENR1_SPI2EN_Msk
+#define RCC_APBENR1_SPI3EN_Pos           (15U)
+#define RCC_APBENR1_SPI3EN_Msk           (0x1UL << RCC_APBENR1_SPI3EN_Pos)      /*!< 0x00008000 */
+#define RCC_APBENR1_SPI3EN               RCC_APBENR1_SPI3EN_Msk
+#define RCC_APBENR1_CRSEN_Pos            (16U)
+#define RCC_APBENR1_CRSEN_Msk            (0x1UL << RCC_APBENR1_CRSEN_Pos)       /*!< 0x00010000 */
+#define RCC_APBENR1_CRSEN                RCC_APBENR1_CRSEN_Msk
+#define RCC_APBENR1_USART2EN_Pos         (17U)
+#define RCC_APBENR1_USART2EN_Msk         (0x1UL << RCC_APBENR1_USART2EN_Pos)    /*!< 0x00020000 */
+#define RCC_APBENR1_USART2EN             RCC_APBENR1_USART2EN_Msk
+#define RCC_APBENR1_USART3EN_Pos         (18U)
+#define RCC_APBENR1_USART3EN_Msk         (0x1UL << RCC_APBENR1_USART3EN_Pos)    /*!< 0x00040000 */
+#define RCC_APBENR1_USART3EN             RCC_APBENR1_USART3EN_Msk
+#define RCC_APBENR1_USART4EN_Pos         (19U)
+#define RCC_APBENR1_USART4EN_Msk         (0x1UL << RCC_APBENR1_USART4EN_Pos)    /*!< 0x00080000 */
+#define RCC_APBENR1_USART4EN             RCC_APBENR1_USART4EN_Msk
+#define RCC_APBENR1_LPUART1EN_Pos        (20U)
+#define RCC_APBENR1_LPUART1EN_Msk        (0x1UL << RCC_APBENR1_LPUART1EN_Pos)   /*!< 0x00100000 */
+#define RCC_APBENR1_LPUART1EN            RCC_APBENR1_LPUART1EN_Msk
+#define RCC_APBENR1_I2C1EN_Pos           (21U)
+#define RCC_APBENR1_I2C1EN_Msk           (0x1UL << RCC_APBENR1_I2C1EN_Pos)      /*!< 0x00200000 */
+#define RCC_APBENR1_I2C1EN               RCC_APBENR1_I2C1EN_Msk
+#define RCC_APBENR1_I2C2EN_Pos           (22U)
+#define RCC_APBENR1_I2C2EN_Msk           (0x1UL << RCC_APBENR1_I2C2EN_Pos)      /*!< 0x00400000 */
+#define RCC_APBENR1_I2C2EN               RCC_APBENR1_I2C2EN_Msk
+#define RCC_APBENR1_I2C3EN_Pos           (23U)
+#define RCC_APBENR1_I2C3EN_Msk           (0x1UL << RCC_APBENR1_I2C3EN_Pos)      /*!< 0x00800000 */
+#define RCC_APBENR1_I2C3EN               RCC_APBENR1_I2C3EN_Msk
+#define RCC_APBENR1_CECEN_Pos            (24U)
+#define RCC_APBENR1_CECEN_Msk            (0x1UL << RCC_APBENR1_CECEN_Pos)       /*!< 0x01000000 */
+#define RCC_APBENR1_CECEN                RCC_APBENR1_CECEN_Msk
+#define RCC_APBENR1_UCPD1EN_Pos          (25U)
+#define RCC_APBENR1_UCPD1EN_Msk          (0x1UL << RCC_APBENR1_UCPD1EN_Pos)     /*!< 0x02000000 */
+#define RCC_APBENR1_UCPD1EN              RCC_APBENR1_UCPD1EN_Msk
+#define RCC_APBENR1_UCPD2EN_Pos          (26U)
+#define RCC_APBENR1_UCPD2EN_Msk          (0x1UL << RCC_APBENR1_UCPD2EN_Pos)     /*!< 0x04000000 */
+#define RCC_APBENR1_UCPD2EN              RCC_APBENR1_UCPD2EN_Msk
+#define RCC_APBENR1_DBGEN_Pos            (27U)
+#define RCC_APBENR1_DBGEN_Msk            (0x1UL << RCC_APBENR1_DBGEN_Pos)       /*!< 0x08000000 */
+#define RCC_APBENR1_DBGEN                RCC_APBENR1_DBGEN_Msk
+#define RCC_APBENR1_PWREN_Pos            (28U)
+#define RCC_APBENR1_PWREN_Msk            (0x1UL << RCC_APBENR1_PWREN_Pos)       /*!< 0x10000000 */
+#define RCC_APBENR1_PWREN                RCC_APBENR1_PWREN_Msk
+#define RCC_APBENR1_DAC1EN_Pos           (29U)
+#define RCC_APBENR1_DAC1EN_Msk           (0x1UL << RCC_APBENR1_DAC1EN_Pos)      /*!< 0x20000000 */
+#define RCC_APBENR1_DAC1EN               RCC_APBENR1_DAC1EN_Msk
+#define RCC_APBENR1_LPTIM2EN_Pos         (30U)
+#define RCC_APBENR1_LPTIM2EN_Msk         (0x1UL << RCC_APBENR1_LPTIM2EN_Pos)    /*!< 0x40000000 */
+#define RCC_APBENR1_LPTIM2EN             RCC_APBENR1_LPTIM2EN_Msk
+#define RCC_APBENR1_LPTIM1EN_Pos         (31U)
+#define RCC_APBENR1_LPTIM1EN_Msk         (0x1UL << RCC_APBENR1_LPTIM1EN_Pos)    /*!< 0x80000000 */
+#define RCC_APBENR1_LPTIM1EN             RCC_APBENR1_LPTIM1EN_Msk
+
+/********************  Bit definition for RCC_APBENR2 register  **************/
+#define RCC_APBENR2_SYSCFGEN_Pos         (0U)
+#define RCC_APBENR2_SYSCFGEN_Msk         (0x1UL << RCC_APBENR2_SYSCFGEN_Pos)    /*!< 0x00000001 */
+#define RCC_APBENR2_SYSCFGEN             RCC_APBENR2_SYSCFGEN_Msk
+#define RCC_APBENR2_TIM1EN_Pos           (11U)
+#define RCC_APBENR2_TIM1EN_Msk           (0x1UL << RCC_APBENR2_TIM1EN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR2_TIM1EN               RCC_APBENR2_TIM1EN_Msk
+#define RCC_APBENR2_SPI1EN_Pos           (12U)
+#define RCC_APBENR2_SPI1EN_Msk           (0x1UL << RCC_APBENR2_SPI1EN_Pos)      /*!< 0x00001000 */
+#define RCC_APBENR2_SPI1EN               RCC_APBENR2_SPI1EN_Msk
+#define RCC_APBENR2_USART1EN_Pos         (14U)
+#define RCC_APBENR2_USART1EN_Msk         (0x1UL << RCC_APBENR2_USART1EN_Pos)    /*!< 0x00004000 */
+#define RCC_APBENR2_USART1EN             RCC_APBENR2_USART1EN_Msk
+#define RCC_APBENR2_TIM14EN_Pos          (15U)
+#define RCC_APBENR2_TIM14EN_Msk          (0x1UL << RCC_APBENR2_TIM14EN_Pos)     /*!< 0x00008000 */
+#define RCC_APBENR2_TIM14EN              RCC_APBENR2_TIM14EN_Msk
+#define RCC_APBENR2_TIM15EN_Pos          (16U)
+#define RCC_APBENR2_TIM15EN_Msk          (0x1UL << RCC_APBENR2_TIM15EN_Pos)     /*!< 0x00010000 */
+#define RCC_APBENR2_TIM15EN              RCC_APBENR2_TIM15EN_Msk
+#define RCC_APBENR2_TIM16EN_Pos          (17U)
+#define RCC_APBENR2_TIM16EN_Msk          (0x1UL << RCC_APBENR2_TIM16EN_Pos)     /*!< 0x00020000 */
+#define RCC_APBENR2_TIM16EN              RCC_APBENR2_TIM16EN_Msk
+#define RCC_APBENR2_TIM17EN_Pos          (18U)
+#define RCC_APBENR2_TIM17EN_Msk          (0x1UL << RCC_APBENR2_TIM17EN_Pos)     /*!< 0x00040000 */
+#define RCC_APBENR2_TIM17EN              RCC_APBENR2_TIM17EN_Msk
+#define RCC_APBENR2_ADCEN_Pos            (20U)
+#define RCC_APBENR2_ADCEN_Msk            (0x1UL << RCC_APBENR2_ADCEN_Pos)       /*!< 0x00100000 */
+#define RCC_APBENR2_ADCEN                RCC_APBENR2_ADCEN_Msk
+
+/********************  Bit definition for RCC_IOPSMENR register  *************/
+#define RCC_IOPSMENR_GPIOASMEN_Pos       (0U)
+#define RCC_IOPSMENR_GPIOASMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOASMEN_Pos)  /*!< 0x00000001 */
+#define RCC_IOPSMENR_GPIOASMEN           RCC_IOPSMENR_GPIOASMEN_Msk
+#define RCC_IOPSMENR_GPIOBSMEN_Pos       (1U)
+#define RCC_IOPSMENR_GPIOBSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOBSMEN_Pos)  /*!< 0x00000002 */
+#define RCC_IOPSMENR_GPIOBSMEN           RCC_IOPSMENR_GPIOBSMEN_Msk
+#define RCC_IOPSMENR_GPIOCSMEN_Pos       (2U)
+#define RCC_IOPSMENR_GPIOCSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOCSMEN_Pos)  /*!< 0x00000004 */
+#define RCC_IOPSMENR_GPIOCSMEN           RCC_IOPSMENR_GPIOCSMEN_Msk
+#define RCC_IOPSMENR_GPIODSMEN_Pos       (3U)
+#define RCC_IOPSMENR_GPIODSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIODSMEN_Pos)  /*!< 0x00000008 */
+#define RCC_IOPSMENR_GPIODSMEN           RCC_IOPSMENR_GPIODSMEN_Msk
+#define RCC_IOPSMENR_GPIOESMEN_Pos       (4U)
+#define RCC_IOPSMENR_GPIOESMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOESMEN_Pos)  /*!< 0x00000010 */
+#define RCC_IOPSMENR_GPIOESMEN           RCC_IOPSMENR_GPIOESMEN_Msk
+#define RCC_IOPSMENR_GPIOFSMEN_Pos       (5U)
+#define RCC_IOPSMENR_GPIOFSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOFSMEN_Pos)  /*!< 0x00000020 */
+#define RCC_IOPSMENR_GPIOFSMEN           RCC_IOPSMENR_GPIOFSMEN_Msk
+
+/********************  Bit definition for RCC_AHBSMENR register  *************/
+#define RCC_AHBSMENR_DMA1SMEN_Pos        (0U)
+#define RCC_AHBSMENR_DMA1SMEN_Msk        (0x1UL << RCC_AHBSMENR_DMA1SMEN_Pos)   /*!< 0x00000001 */
+#define RCC_AHBSMENR_DMA1SMEN            RCC_AHBSMENR_DMA1SMEN_Msk
+#define RCC_AHBSMENR_DMA2SMEN_Pos        (1U)
+#define RCC_AHBSMENR_DMA2SMEN_Msk        (0x1UL << RCC_AHBSMENR_DMA2SMEN_Pos)   /*!< 0x00000002 */
+#define RCC_AHBSMENR_DMA2SMEN            RCC_AHBSMENR_DMA2SMEN_Msk
+#define RCC_AHBSMENR_FLASHSMEN_Pos       (8U)
+#define RCC_AHBSMENR_FLASHSMEN_Msk       (0x1UL << RCC_AHBSMENR_FLASHSMEN_Pos)  /*!< 0x00000100 */
+#define RCC_AHBSMENR_FLASHSMEN           RCC_AHBSMENR_FLASHSMEN_Msk
+#define RCC_AHBSMENR_SRAMSMEN_Pos        (9U)
+#define RCC_AHBSMENR_SRAMSMEN_Msk        (0x1UL << RCC_AHBSMENR_SRAMSMEN_Pos)   /*!< 0x00000200 */
+#define RCC_AHBSMENR_SRAMSMEN            RCC_AHBSMENR_SRAMSMEN_Msk
+#define RCC_AHBSMENR_CRCSMEN_Pos         (12U)
+#define RCC_AHBSMENR_CRCSMEN_Msk         (0x1UL << RCC_AHBSMENR_CRCSMEN_Pos)    /*!< 0x00001000 */
+#define RCC_AHBSMENR_CRCSMEN             RCC_AHBSMENR_CRCSMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR1 register  *************/
+#define RCC_APBSMENR1_TIM2SMEN_Pos       (0U)
+#define RCC_APBSMENR1_TIM2SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM2SMEN_Pos)  /*!< 0x00000001 */
+#define RCC_APBSMENR1_TIM2SMEN           RCC_APBSMENR1_TIM2SMEN_Msk
+#define RCC_APBSMENR1_TIM3SMEN_Pos       (1U)
+#define RCC_APBSMENR1_TIM3SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM3SMEN_Pos)  /*!< 0x00000002 */
+#define RCC_APBSMENR1_TIM3SMEN           RCC_APBSMENR1_TIM3SMEN_Msk
+#define RCC_APBSMENR1_TIM4SMEN_Pos       (2U)
+#define RCC_APBSMENR1_TIM4SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM4SMEN_Pos)  /*!< 0x00000004 */
+#define RCC_APBSMENR1_TIM4SMEN           RCC_APBSMENR1_TIM4SMEN_Msk
+#define RCC_APBSMENR1_TIM6SMEN_Pos       (4U)
+#define RCC_APBSMENR1_TIM6SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM6SMEN_Pos)  /*!< 0x00000010 */
+#define RCC_APBSMENR1_TIM6SMEN           RCC_APBSMENR1_TIM6SMEN_Msk
+#define RCC_APBSMENR1_TIM7SMEN_Pos       (5U)
+#define RCC_APBSMENR1_TIM7SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM7SMEN_Pos)  /*!< 0x00000020 */
+#define RCC_APBSMENR1_TIM7SMEN           RCC_APBSMENR1_TIM7SMEN_Msk
+#define RCC_APBSMENR1_LPUART2SMEN_Pos    (7U)
+#define RCC_APBSMENR1_LPUART2SMEN_Msk    (0x1UL << RCC_APBSMENR1_LPUART2SMEN_Pos)/*!< 0x00000080 */
+#define RCC_APBSMENR1_LPUART2SMEN        RCC_APBSMENR1_LPUART2SMEN_Msk
+#define RCC_APBSMENR1_USART5SMEN_Pos     (8U)
+#define RCC_APBSMENR1_USART5SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART5SMEN_Pos) /*!< 0x00000100 */
+#define RCC_APBSMENR1_USART5SMEN         RCC_APBSMENR1_USART5SMEN_Msk
+#define RCC_APBSMENR1_USART6SMEN_Pos     (9U)
+#define RCC_APBSMENR1_USART6SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART6SMEN_Pos) /*!< 0x00000200 */
+#define RCC_APBSMENR1_USART6SMEN         RCC_APBSMENR1_USART6SMEN_Msk
+#define RCC_APBSMENR1_RTCAPBSMEN_Pos     (10U)
+#define RCC_APBSMENR1_RTCAPBSMEN_Msk     (0x1UL << RCC_APBSMENR1_RTCAPBSMEN_Pos) /*!< 0x00000400 */
+#define RCC_APBSMENR1_RTCAPBSMEN         RCC_APBSMENR1_RTCAPBSMEN_Msk
+#define RCC_APBSMENR1_WWDGSMEN_Pos       (11U)
+#define RCC_APBSMENR1_WWDGSMEN_Msk       (0x1UL << RCC_APBSMENR1_WWDGSMEN_Pos)   /*!< 0x00000800 */
+#define RCC_APBSMENR1_WWDGSMEN           RCC_APBSMENR1_WWDGSMEN_Msk
+#define RCC_APBSMENR1_FDCANSMEN_Pos      (12U)
+#define RCC_APBSMENR1_FDCANSMEN_Msk      (0x1UL << RCC_APBSMENR1_FDCANSMEN_Pos)  /*!< 0x00001000 */
+#define RCC_APBSMENR1_FDCANSMEN          RCC_APBSMENR1_FDCANSMEN_Msk
+#define RCC_APBSMENR1_USBSMEN_Pos        (13U)
+#define RCC_APBSMENR1_USBSMEN_Msk        (0x1UL << RCC_APBSMENR1_USBSMEN_Pos)    /*!< 0x00002000 */
+#define RCC_APBSMENR1_USBSMEN            RCC_APBSMENR1_USBSMEN_Msk
+#define RCC_APBSMENR1_SPI2SMEN_Pos       (14U)
+#define RCC_APBSMENR1_SPI2SMEN_Msk       (0x1UL << RCC_APBSMENR1_SPI2SMEN_Pos)   /*!< 0x00004000 */
+#define RCC_APBSMENR1_SPI2SMEN           RCC_APBSMENR1_SPI2SMEN_Msk
+#define RCC_APBSMENR1_SPI3SMEN_Pos       (15U)
+#define RCC_APBSMENR1_SPI3SMEN_Msk       (0x1UL << RCC_APBSMENR1_SPI3SMEN_Pos)   /*!< 0x00008000 */
+#define RCC_APBSMENR1_SPI3SMEN           RCC_APBSMENR1_SPI3SMEN_Msk
+#define RCC_APBSMENR1_CRSSMEN_Pos        (16U)
+#define RCC_APBSMENR1_CRSSMEN_Msk        (0x1UL << RCC_APBSMENR1_CRSSMEN_Pos)   /*!< 0x00010000 */
+#define RCC_APBSMENR1_CRSSMEN            RCC_APBSMENR1_CRSSMEN_Msk
+#define RCC_APBSMENR1_USART2SMEN_Pos     (17U)
+#define RCC_APBSMENR1_USART2SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART2SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR1_USART2SMEN         RCC_APBSMENR1_USART2SMEN_Msk
+#define RCC_APBSMENR1_USART3SMEN_Pos     (18U)
+#define RCC_APBSMENR1_USART3SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART3SMEN_Pos) /*!< 0x00040000 */
+#define RCC_APBSMENR1_USART3SMEN         RCC_APBSMENR1_USART3SMEN_Msk
+#define RCC_APBSMENR1_USART4SMEN_Pos     (19U)
+#define RCC_APBSMENR1_USART4SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART4SMEN_Pos) /*!< 0x00080000 */
+#define RCC_APBSMENR1_USART4SMEN         RCC_APBSMENR1_USART4SMEN_Msk
+#define RCC_APBSMENR1_LPUART1SMEN_Pos    (20U)
+#define RCC_APBSMENR1_LPUART1SMEN_Msk    (0x1UL << RCC_APBSMENR1_LPUART1SMEN_Pos) /*!< 0x00100000 */
+#define RCC_APBSMENR1_LPUART1SMEN        RCC_APBSMENR1_LPUART1SMEN_Msk
+#define RCC_APBSMENR1_I2C1SMEN_Pos       (21U)
+#define RCC_APBSMENR1_I2C1SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C1SMEN_Pos)   /*!< 0x00200000 */
+#define RCC_APBSMENR1_I2C1SMEN           RCC_APBSMENR1_I2C1SMEN_Msk
+#define RCC_APBSMENR1_I2C2SMEN_Pos       (22U)
+#define RCC_APBSMENR1_I2C2SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C2SMEN_Pos)   /*!< 0x00400000 */
+#define RCC_APBSMENR1_I2C2SMEN           RCC_APBSMENR1_I2C2SMEN_Msk
+#define RCC_APBSMENR1_I2C3SMEN_Pos       (23U)
+#define RCC_APBSMENR1_I2C3SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C3SMEN_Pos)   /*!< 0x00800000 */
+#define RCC_APBSMENR1_I2C3SMEN           RCC_APBSMENR1_I2C3SMEN_Msk
+#define RCC_APBSMENR1_CECSMEN_Pos        (24U)
+#define RCC_APBSMENR1_CECSMEN_Msk        (0x1UL << RCC_APBSMENR1_CECSMEN_Pos)    /*!< 0x01000000 */
+#define RCC_APBSMENR1_CECSMEN            RCC_APBSMENR1_CECSMEN_Msk
+#define RCC_APBSMENR1_UCPD1SMEN_Pos      (25U)
+#define RCC_APBSMENR1_UCPD1SMEN_Msk      (0x1UL << RCC_APBSMENR1_UCPD1SMEN_Pos)  /*!< 0x02000000 */
+#define RCC_APBSMENR1_UCPD1SMEN          RCC_APBSMENR1_UCPD1SMEN_Msk
+#define RCC_APBSMENR1_UCPD2SMEN_Pos      (26U)
+#define RCC_APBSMENR1_UCPD2SMEN_Msk      (0x1UL << RCC_APBSMENR1_UCPD2SMEN_Pos)  /*!< 0x04000000 */
+#define RCC_APBSMENR1_UCPD2SMEN          RCC_APBSMENR1_UCPD2SMEN_Msk
+#define RCC_APBSMENR1_DBGSMEN_Pos        (27U)
+#define RCC_APBSMENR1_DBGSMEN_Msk        (0x1UL << RCC_APBSMENR1_DBGSMEN_Pos)    /*!< 0x08000000 */
+#define RCC_APBSMENR1_DBGSMEN            RCC_APBSMENR1_DBGSMEN_Msk
+#define RCC_APBSMENR1_PWRSMEN_Pos        (28U)
+#define RCC_APBSMENR1_PWRSMEN_Msk        (0x1UL << RCC_APBSMENR1_PWRSMEN_Pos)    /*!< 0x10000000 */
+#define RCC_APBSMENR1_PWRSMEN            RCC_APBSMENR1_PWRSMEN_Msk
+#define RCC_APBSMENR1_DAC1SMEN_Pos       (29U)
+#define RCC_APBSMENR1_DAC1SMEN_Msk       (0x1UL << RCC_APBSMENR1_DAC1SMEN_Pos)   /*!< 0x20000000 */
+#define RCC_APBSMENR1_DAC1SMEN           RCC_APBSMENR1_DAC1SMEN_Msk
+#define RCC_APBSMENR1_LPTIM2SMEN_Pos     (30U)
+#define RCC_APBSMENR1_LPTIM2SMEN_Msk     (0x1UL << RCC_APBSMENR1_LPTIM2SMEN_Pos) /*!< 0x40000000 */
+#define RCC_APBSMENR1_LPTIM2SMEN         RCC_APBSMENR1_LPTIM2SMEN_Msk
+#define RCC_APBSMENR1_LPTIM1SMEN_Pos     (31U)
+#define RCC_APBSMENR1_LPTIM1SMEN_Msk     (0x1UL << RCC_APBSMENR1_LPTIM1SMEN_Pos) /*!< 0x80000000 */
+#define RCC_APBSMENR1_LPTIM1SMEN         RCC_APBSMENR1_LPTIM1SMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR2 register  *************/
+#define RCC_APBSMENR2_SYSCFGSMEN_Pos     (0U)
+#define RCC_APBSMENR2_SYSCFGSMEN_Msk     (0x1UL << RCC_APBSMENR2_SYSCFGSMEN_Pos) /*!< 0x00000001 */
+#define RCC_APBSMENR2_SYSCFGSMEN         RCC_APBSMENR2_SYSCFGSMEN_Msk
+#define RCC_APBSMENR2_TIM1SMEN_Pos       (11U)
+#define RCC_APBSMENR2_TIM1SMEN_Msk       (0x1UL << RCC_APBSMENR2_TIM1SMEN_Pos)  /*!< 0x00000800 */
+#define RCC_APBSMENR2_TIM1SMEN           RCC_APBSMENR2_TIM1SMEN_Msk
+#define RCC_APBSMENR2_SPI1SMEN_Pos       (12U)
+#define RCC_APBSMENR2_SPI1SMEN_Msk       (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos)  /*!< 0x00001000 */
+#define RCC_APBSMENR2_SPI1SMEN           RCC_APBSMENR2_SPI1SMEN_Msk
+#define RCC_APBSMENR2_USART1SMEN_Pos     (14U)
+#define RCC_APBSMENR2_USART1SMEN_Msk     (0x1UL << RCC_APBSMENR2_USART1SMEN_Pos) /*!< 0x00004000 */
+#define RCC_APBSMENR2_USART1SMEN         RCC_APBSMENR2_USART1SMEN_Msk
+#define RCC_APBSMENR2_TIM14SMEN_Pos      (15U)
+#define RCC_APBSMENR2_TIM14SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM14SMEN_Pos) /*!< 0x00008000 */
+#define RCC_APBSMENR2_TIM14SMEN          RCC_APBSMENR2_TIM14SMEN_Msk
+#define RCC_APBSMENR2_TIM15SMEN_Pos      (16U)
+#define RCC_APBSMENR2_TIM15SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM15SMEN_Pos) /*!< 0x00010000 */
+#define RCC_APBSMENR2_TIM15SMEN          RCC_APBSMENR2_TIM15SMEN_Msk
+#define RCC_APBSMENR2_TIM16SMEN_Pos      (17U)
+#define RCC_APBSMENR2_TIM16SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM16SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR2_TIM16SMEN          RCC_APBSMENR2_TIM16SMEN_Msk
+#define RCC_APBSMENR2_TIM17SMEN_Pos      (18U)
+#define RCC_APBSMENR2_TIM17SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM17SMEN_Pos) /*!< 0x00040000 */
+#define RCC_APBSMENR2_TIM17SMEN          RCC_APBSMENR2_TIM17SMEN_Msk
+#define RCC_APBSMENR2_ADCSMEN_Pos        (20U)
+#define RCC_APBSMENR2_ADCSMEN_Msk        (0x1UL << RCC_APBSMENR2_ADCSMEN_Pos)   /*!< 0x00100000 */
+#define RCC_APBSMENR2_ADCSMEN            RCC_APBSMENR2_ADCSMEN_Msk
+
+/********************  Bit definition for RCC_CCIPR register  ******************/
+#define RCC_CCIPR_USART1SEL_Pos          (0U)
+#define RCC_CCIPR_USART1SEL_Msk          (0x3UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000003 */
+#define RCC_CCIPR_USART1SEL              RCC_CCIPR_USART1SEL_Msk
+#define RCC_CCIPR_USART1SEL_0            (0x1UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000001 */
+#define RCC_CCIPR_USART1SEL_1            (0x2UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000002 */
+
+#define RCC_CCIPR_USART2SEL_Pos          (2U)
+#define RCC_CCIPR_USART2SEL_Msk          (0x3UL << RCC_CCIPR_USART2SEL_Pos)     /*!< 0x0000000C */
+#define RCC_CCIPR_USART2SEL              RCC_CCIPR_USART2SEL_Msk
+#define RCC_CCIPR_USART2SEL_0            (0x1UL << RCC_CCIPR_USART2SEL_Pos)     /*!< 0x00000004 */
+#define RCC_CCIPR_USART2SEL_1            (0x2UL << RCC_CCIPR_USART2SEL_Pos)     /*!< 0x00000008 */
+
+#define RCC_CCIPR_USART3SEL_Pos          (4U)
+#define RCC_CCIPR_USART3SEL_Msk          (0x3UL << RCC_CCIPR_USART3SEL_Pos)     /*!< 0x00000030 */
+#define RCC_CCIPR_USART3SEL              RCC_CCIPR_USART3SEL_Msk
+#define RCC_CCIPR_USART3SEL_0            (0x1UL << RCC_CCIPR_USART3SEL_Pos)     /*!< 0x00000010 */
+#define RCC_CCIPR_USART3SEL_1            (0x2UL << RCC_CCIPR_USART3SEL_Pos)     /*!< 0x00000020 */
+#define RCC_CCIPR_CECSEL_Pos             (6U)
+#define RCC_CCIPR_CECSEL_Msk             (0x1UL << RCC_CCIPR_CECSEL_Pos)        /*!< 0x00000040 */
+#define RCC_CCIPR_CECSEL                 RCC_CCIPR_CECSEL_Msk
+
+#define RCC_CCIPR_LPUART2SEL_Pos         (8U)
+#define RCC_CCIPR_LPUART2SEL_Msk         (0x3UL << RCC_CCIPR_LPUART2SEL_Pos)    /*!< 0x00000300 */
+#define RCC_CCIPR_LPUART2SEL             RCC_CCIPR_LPUART2SEL_Msk
+#define RCC_CCIPR_LPUART2SEL_0           (0x1UL << RCC_CCIPR_LPUART2SEL_Pos)    /*!< 0x00000100 */
+#define RCC_CCIPR_LPUART2SEL_1           (0x2UL << RCC_CCIPR_LPUART2SEL_Pos)    /*!< 0x00000200 */
+#define RCC_CCIPR_LPUART1SEL_Pos         (10U)
+#define RCC_CCIPR_LPUART1SEL_Msk         (0x3UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000C00 */
+#define RCC_CCIPR_LPUART1SEL             RCC_CCIPR_LPUART1SEL_Msk
+#define RCC_CCIPR_LPUART1SEL_0           (0x1UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000400 */
+#define RCC_CCIPR_LPUART1SEL_1           (0x2UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000800 */
+
+#define RCC_CCIPR_I2C1SEL_Pos            (12U)
+#define RCC_CCIPR_I2C1SEL_Msk            (0x3UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00003000 */
+#define RCC_CCIPR_I2C1SEL                RCC_CCIPR_I2C1SEL_Msk
+#define RCC_CCIPR_I2C1SEL_0              (0x1UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00001000 */
+#define RCC_CCIPR_I2C1SEL_1              (0x2UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00002000 */
+
+#define RCC_CCIPR_I2C2SEL_Pos           (14U)
+#define RCC_CCIPR_I2C2SEL_Msk           (0x3UL << RCC_CCIPR_I2C2SEL_Pos)        /*!< 0x0000C000 */
+#define RCC_CCIPR_I2C2SEL               RCC_CCIPR_I2C2SEL_Msk
+#define RCC_CCIPR_I2C2SEL_0             (0x1UL << RCC_CCIPR_I2C2SEL_Pos)        /*!< 0x00004000 */
+#define RCC_CCIPR_I2C2SEL_1             (0x2UL << RCC_CCIPR_I2C2SEL_Pos)        /*!< 0x00008000 */
+
+#define RCC_CCIPR_LPTIM1SEL_Pos          (18U)
+#define RCC_CCIPR_LPTIM1SEL_Msk          (0x3UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x000C0000 */
+#define RCC_CCIPR_LPTIM1SEL              RCC_CCIPR_LPTIM1SEL_Msk
+#define RCC_CCIPR_LPTIM1SEL_0            (0x1UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x00040000 */
+#define RCC_CCIPR_LPTIM1SEL_1            (0x2UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x00080000 */
+
+#define RCC_CCIPR_LPTIM2SEL_Pos          (20U)
+#define RCC_CCIPR_LPTIM2SEL_Msk          (0x3UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00300000 */
+#define RCC_CCIPR_LPTIM2SEL              RCC_CCIPR_LPTIM2SEL_Msk
+#define RCC_CCIPR_LPTIM2SEL_0            (0x1UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00100000 */
+#define RCC_CCIPR_LPTIM2SEL_1            (0x2UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00200000 */
+
+#define RCC_CCIPR_TIM1SEL_Pos            (22U)
+#define RCC_CCIPR_TIM1SEL_Msk            (0x1UL << RCC_CCIPR_TIM1SEL_Pos)       /*!< 0x00400000 */
+#define RCC_CCIPR_TIM1SEL                RCC_CCIPR_TIM1SEL_Msk
+
+#define RCC_CCIPR_TIM15SEL_Pos           (24U)
+#define RCC_CCIPR_TIM15SEL_Msk           (0x1UL << RCC_CCIPR_TIM15SEL_Pos)      /*!< 0x01000000 */
+#define RCC_CCIPR_TIM15SEL               RCC_CCIPR_TIM15SEL_Msk
+
+
+#define RCC_CCIPR_ADCSEL_Pos             (30U)
+#define RCC_CCIPR_ADCSEL_Msk             (0x3UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0xC0000000 */
+#define RCC_CCIPR_ADCSEL                 RCC_CCIPR_ADCSEL_Msk
+#define RCC_CCIPR_ADCSEL_0               (0x1UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x40000000 */
+#define RCC_CCIPR_ADCSEL_1               (0x2UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_CCIPR2 register  ****************/
+#define RCC_CCIPR2_I2S1SEL_Pos            (0U)
+#define RCC_CCIPR2_I2S1SEL_Msk            (0x3UL << RCC_CCIPR2_I2S1SEL_Pos)     /*!< 0x00000003 */
+#define RCC_CCIPR2_I2S1SEL                RCC_CCIPR2_I2S1SEL_Msk
+#define RCC_CCIPR2_I2S1SEL_0              (0x1UL << RCC_CCIPR2_I2S1SEL_Pos)     /*!< 0x00000001 */
+#define RCC_CCIPR2_I2S1SEL_1              (0x2UL << RCC_CCIPR2_I2S1SEL_Pos)     /*!< 0x00000002 */
+#define RCC_CCIPR2_I2S2SEL_Pos            (2U)
+#define RCC_CCIPR2_I2S2SEL_Msk            (0x3UL << RCC_CCIPR2_I2S2SEL_Pos)     /*!< 0x0000000C */
+#define RCC_CCIPR2_I2S2SEL                RCC_CCIPR2_I2S2SEL_Msk
+#define RCC_CCIPR2_I2S2SEL_0              (0x1UL << RCC_CCIPR2_I2S2SEL_Pos)     /*!< 0x00000004 */
+#define RCC_CCIPR2_I2S2SEL_1              (0x2UL << RCC_CCIPR2_I2S2SEL_Pos)     /*!< 0x00000008 */
+#define RCC_CCIPR2_FDCANSEL_Pos           (8U)
+#define RCC_CCIPR2_FDCANSEL_Msk           (0x3UL << RCC_CCIPR2_FDCANSEL_Pos)    /*!< 0x00000300 */
+#define RCC_CCIPR2_FDCANSEL               RCC_CCIPR2_FDCANSEL_Msk
+#define RCC_CCIPR2_FDCANSEL_0             (0x1UL << RCC_CCIPR2_FDCANSEL_Pos)    /*!< 0x00000100 */
+#define RCC_CCIPR2_FDCANSEL_1             (0x2UL << RCC_CCIPR2_FDCANSEL_Pos)    /*!< 0x00000200 */
+#define RCC_CCIPR2_USBSEL_Pos             (12U)
+#define RCC_CCIPR2_USBSEL_Msk             (0x3UL << RCC_CCIPR2_USBSEL_Pos)     /*!< 0x00003000 */
+#define RCC_CCIPR2_USBSEL                 RCC_CCIPR2_USBSEL_Msk
+#define RCC_CCIPR2_USBSEL_0               (0x1UL << RCC_CCIPR2_USBSEL_Pos)      /*!< 0x00001000 */
+#define RCC_CCIPR2_USBSEL_1               (0x2UL << RCC_CCIPR2_USBSEL_Pos)      /*!< 0x00002000 */
+/********************  Bit definition for RCC_BDCR register  ******************/
+#define RCC_BDCR_LSEON_Pos               (0U)
+#define RCC_BDCR_LSEON_Msk               (0x1UL << RCC_BDCR_LSEON_Pos)          /*!< 0x00000001 */
+#define RCC_BDCR_LSEON                   RCC_BDCR_LSEON_Msk
+#define RCC_BDCR_LSERDY_Pos              (1U)
+#define RCC_BDCR_LSERDY_Msk              (0x1UL << RCC_BDCR_LSERDY_Pos)         /*!< 0x00000002 */
+#define RCC_BDCR_LSERDY                  RCC_BDCR_LSERDY_Msk
+#define RCC_BDCR_LSEBYP_Pos              (2U)
+#define RCC_BDCR_LSEBYP_Msk              (0x1UL << RCC_BDCR_LSEBYP_Pos)         /*!< 0x00000004 */
+#define RCC_BDCR_LSEBYP                  RCC_BDCR_LSEBYP_Msk
+
+#define RCC_BDCR_LSEDRV_Pos              (3U)
+#define RCC_BDCR_LSEDRV_Msk              (0x3UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000018 */
+#define RCC_BDCR_LSEDRV                  RCC_BDCR_LSEDRV_Msk
+#define RCC_BDCR_LSEDRV_0                (0x1UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000008 */
+#define RCC_BDCR_LSEDRV_1                (0x2UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000010 */
+
+#define RCC_BDCR_LSECSSON_Pos            (5U)
+#define RCC_BDCR_LSECSSON_Msk            (0x1UL << RCC_BDCR_LSECSSON_Pos)       /*!< 0x00000020 */
+#define RCC_BDCR_LSECSSON                RCC_BDCR_LSECSSON_Msk
+#define RCC_BDCR_LSECSSD_Pos             (6U)
+#define RCC_BDCR_LSECSSD_Msk             (0x1UL << RCC_BDCR_LSECSSD_Pos)        /*!< 0x00000040 */
+#define RCC_BDCR_LSECSSD                 RCC_BDCR_LSECSSD_Msk
+
+#define RCC_BDCR_RTCSEL_Pos              (8U)
+#define RCC_BDCR_RTCSEL_Msk              (0x3UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000300 */
+#define RCC_BDCR_RTCSEL                  RCC_BDCR_RTCSEL_Msk
+#define RCC_BDCR_RTCSEL_0                (0x1UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000100 */
+#define RCC_BDCR_RTCSEL_1                (0x2UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000200 */
+
+#define RCC_BDCR_RTCEN_Pos               (15U)
+#define RCC_BDCR_RTCEN_Msk               (0x1UL << RCC_BDCR_RTCEN_Pos)          /*!< 0x00008000 */
+#define RCC_BDCR_RTCEN                   RCC_BDCR_RTCEN_Msk
+#define RCC_BDCR_BDRST_Pos               (16U)
+#define RCC_BDCR_BDRST_Msk               (0x1UL << RCC_BDCR_BDRST_Pos)          /*!< 0x00010000 */
+#define RCC_BDCR_BDRST                   RCC_BDCR_BDRST_Msk
+
+#define RCC_BDCR_LSCOEN_Pos              (24U)
+#define RCC_BDCR_LSCOEN_Msk              (0x1UL << RCC_BDCR_LSCOEN_Pos)         /*!< 0x01000000 */
+#define RCC_BDCR_LSCOEN                  RCC_BDCR_LSCOEN_Msk
+#define RCC_BDCR_LSCOSEL_Pos             (25U)
+#define RCC_BDCR_LSCOSEL_Msk             (0x1UL << RCC_BDCR_LSCOSEL_Pos)        /*!< 0x02000000 */
+#define RCC_BDCR_LSCOSEL                 RCC_BDCR_LSCOSEL_Msk
+
+/********************  Bit definition for RCC_CSR register  *******************/
+#define RCC_CSR_LSION_Pos                (0U)
+#define RCC_CSR_LSION_Msk                (0x1UL << RCC_CSR_LSION_Pos)           /*!< 0x00000001 */
+#define RCC_CSR_LSION                    RCC_CSR_LSION_Msk
+#define RCC_CSR_LSIRDY_Pos               (1U)
+#define RCC_CSR_LSIRDY_Msk               (0x1UL << RCC_CSR_LSIRDY_Pos)          /*!< 0x00000002 */
+#define RCC_CSR_LSIRDY                   RCC_CSR_LSIRDY_Msk
+
+#define RCC_CSR_RMVF_Pos                 (23U)
+#define RCC_CSR_RMVF_Msk                 (0x1UL << RCC_CSR_RMVF_Pos)            /*!< 0x00800000 */
+#define RCC_CSR_RMVF                     RCC_CSR_RMVF_Msk
+#define RCC_CSR_OBLRSTF_Pos              (25U)
+#define RCC_CSR_OBLRSTF_Msk              (0x1UL << RCC_CSR_OBLRSTF_Pos)         /*!< 0x02000000 */
+#define RCC_CSR_OBLRSTF                  RCC_CSR_OBLRSTF_Msk
+#define RCC_CSR_PINRSTF_Pos              (26U)
+#define RCC_CSR_PINRSTF_Msk              (0x1UL << RCC_CSR_PINRSTF_Pos)         /*!< 0x04000000 */
+#define RCC_CSR_PINRSTF                  RCC_CSR_PINRSTF_Msk
+#define RCC_CSR_PWRRSTF_Pos              (27U)
+#define RCC_CSR_PWRRSTF_Msk              (0x1UL << RCC_CSR_PWRRSTF_Pos)         /*!< 0x08000000 */
+#define RCC_CSR_PWRRSTF                  RCC_CSR_PWRRSTF_Msk
+#define RCC_CSR_SFTRSTF_Pos              (28U)
+#define RCC_CSR_SFTRSTF_Msk              (0x1UL << RCC_CSR_SFTRSTF_Pos)         /*!< 0x10000000 */
+#define RCC_CSR_SFTRSTF                  RCC_CSR_SFTRSTF_Msk
+#define RCC_CSR_IWDGRSTF_Pos             (29U)
+#define RCC_CSR_IWDGRSTF_Msk             (0x1UL << RCC_CSR_IWDGRSTF_Pos)        /*!< 0x20000000 */
+#define RCC_CSR_IWDGRSTF                 RCC_CSR_IWDGRSTF_Msk
+#define RCC_CSR_WWDGRSTF_Pos             (30U)
+#define RCC_CSR_WWDGRSTF_Msk             (0x1UL << RCC_CSR_WWDGRSTF_Pos)        /*!< 0x40000000 */
+#define RCC_CSR_WWDGRSTF                 RCC_CSR_WWDGRSTF_Msk
+#define RCC_CSR_LPWRRSTF_Pos             (31U)
+#define RCC_CSR_LPWRRSTF_Msk             (0x1UL << RCC_CSR_LPWRRSTF_Pos)        /*!< 0x80000000 */
+#define RCC_CSR_LPWRRSTF                 RCC_CSR_LPWRRSTF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Real-Time Clock (RTC)                            */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions
+*/
+#define RTC_WAKEUP_SUPPORT
+#define RTC_BACKUP_SUPPORT
+#define RTC_TAMPER3_SUPPORT          /*!< TAMPER3 only available on some devices */
+
+/********************  Bits definition for RTC_TR register  *******************/
+#define RTC_TR_PM_Pos                (22U)
+#define RTC_TR_PM_Msk                (0x1UL << RTC_TR_PM_Pos)                   /*!< 0x00400000 */
+#define RTC_TR_PM                    RTC_TR_PM_Msk
+#define RTC_TR_HT_Pos                (20U)
+#define RTC_TR_HT_Msk                (0x3UL << RTC_TR_HT_Pos)                   /*!< 0x00300000 */
+#define RTC_TR_HT                    RTC_TR_HT_Msk
+#define RTC_TR_HT_0                  (0x1UL << RTC_TR_HT_Pos)                   /*!< 0x00100000 */
+#define RTC_TR_HT_1                  (0x2UL << RTC_TR_HT_Pos)                   /*!< 0x00200000 */
+#define RTC_TR_HU_Pos                (16U)
+#define RTC_TR_HU_Msk                (0xFUL << RTC_TR_HU_Pos)                   /*!< 0x000F0000 */
+#define RTC_TR_HU                    RTC_TR_HU_Msk
+#define RTC_TR_HU_0                  (0x1UL << RTC_TR_HU_Pos)                   /*!< 0x00010000 */
+#define RTC_TR_HU_1                  (0x2UL << RTC_TR_HU_Pos)                   /*!< 0x00020000 */
+#define RTC_TR_HU_2                  (0x4UL << RTC_TR_HU_Pos)                   /*!< 0x00040000 */
+#define RTC_TR_HU_3                  (0x8UL << RTC_TR_HU_Pos)                   /*!< 0x00080000 */
+#define RTC_TR_MNT_Pos               (12U)
+#define RTC_TR_MNT_Msk               (0x7UL << RTC_TR_MNT_Pos)                  /*!< 0x00007000 */
+#define RTC_TR_MNT                   RTC_TR_MNT_Msk
+#define RTC_TR_MNT_0                 (0x1UL << RTC_TR_MNT_Pos)                  /*!< 0x00001000 */
+#define RTC_TR_MNT_1                 (0x2UL << RTC_TR_MNT_Pos)                  /*!< 0x00002000 */
+#define RTC_TR_MNT_2                 (0x4UL << RTC_TR_MNT_Pos)                  /*!< 0x00004000 */
+#define RTC_TR_MNU_Pos               (8U)
+#define RTC_TR_MNU_Msk               (0xFUL << RTC_TR_MNU_Pos)                  /*!< 0x00000F00 */
+#define RTC_TR_MNU                   RTC_TR_MNU_Msk
+#define RTC_TR_MNU_0                 (0x1UL << RTC_TR_MNU_Pos)                  /*!< 0x00000100 */
+#define RTC_TR_MNU_1                 (0x2UL << RTC_TR_MNU_Pos)                  /*!< 0x00000200 */
+#define RTC_TR_MNU_2                 (0x4UL << RTC_TR_MNU_Pos)                  /*!< 0x00000400 */
+#define RTC_TR_MNU_3                 (0x8UL << RTC_TR_MNU_Pos)                  /*!< 0x00000800 */
+#define RTC_TR_ST_Pos                (4U)
+#define RTC_TR_ST_Msk                (0x7UL << RTC_TR_ST_Pos)                   /*!< 0x00000070 */
+#define RTC_TR_ST                    RTC_TR_ST_Msk
+#define RTC_TR_ST_0                  (0x1UL << RTC_TR_ST_Pos)                   /*!< 0x00000010 */
+#define RTC_TR_ST_1                  (0x2UL << RTC_TR_ST_Pos)                   /*!< 0x00000020 */
+#define RTC_TR_ST_2                  (0x4UL << RTC_TR_ST_Pos)                   /*!< 0x00000040 */
+#define RTC_TR_SU_Pos                (0U)
+#define RTC_TR_SU_Msk                (0xFUL << RTC_TR_SU_Pos)                   /*!< 0x0000000F */
+#define RTC_TR_SU                    RTC_TR_SU_Msk
+#define RTC_TR_SU_0                  (0x1UL << RTC_TR_SU_Pos)                   /*!< 0x00000001 */
+#define RTC_TR_SU_1                  (0x2UL << RTC_TR_SU_Pos)                   /*!< 0x00000002 */
+#define RTC_TR_SU_2                  (0x4UL << RTC_TR_SU_Pos)                   /*!< 0x00000004 */
+#define RTC_TR_SU_3                  (0x8UL << RTC_TR_SU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_DR register  *******************/
+#define RTC_DR_YT_Pos                (20U)
+#define RTC_DR_YT_Msk                (0xFUL << RTC_DR_YT_Pos)                   /*!< 0x00F00000 */
+#define RTC_DR_YT                    RTC_DR_YT_Msk
+#define RTC_DR_YT_0                  (0x1UL << RTC_DR_YT_Pos)                   /*!< 0x00100000 */
+#define RTC_DR_YT_1                  (0x2UL << RTC_DR_YT_Pos)                   /*!< 0x00200000 */
+#define RTC_DR_YT_2                  (0x4UL << RTC_DR_YT_Pos)                   /*!< 0x00400000 */
+#define RTC_DR_YT_3                  (0x8UL << RTC_DR_YT_Pos)                   /*!< 0x00800000 */
+#define RTC_DR_YU_Pos                (16U)
+#define RTC_DR_YU_Msk                (0xFUL << RTC_DR_YU_Pos)                   /*!< 0x000F0000 */
+#define RTC_DR_YU                    RTC_DR_YU_Msk
+#define RTC_DR_YU_0                  (0x1UL << RTC_DR_YU_Pos)                   /*!< 0x00010000 */
+#define RTC_DR_YU_1                  (0x2UL << RTC_DR_YU_Pos)                   /*!< 0x00020000 */
+#define RTC_DR_YU_2                  (0x4UL << RTC_DR_YU_Pos)                   /*!< 0x00040000 */
+#define RTC_DR_YU_3                  (0x8UL << RTC_DR_YU_Pos)                   /*!< 0x00080000 */
+#define RTC_DR_WDU_Pos               (13U)
+#define RTC_DR_WDU_Msk               (0x7UL << RTC_DR_WDU_Pos)                  /*!< 0x0000E000 */
+#define RTC_DR_WDU                   RTC_DR_WDU_Msk
+#define RTC_DR_WDU_0                 (0x1UL << RTC_DR_WDU_Pos)                  /*!< 0x00002000 */
+#define RTC_DR_WDU_1                 (0x2UL << RTC_DR_WDU_Pos)                  /*!< 0x00004000 */
+#define RTC_DR_WDU_2                 (0x4UL << RTC_DR_WDU_Pos)                  /*!< 0x00008000 */
+#define RTC_DR_MT_Pos                (12U)
+#define RTC_DR_MT_Msk                (0x1UL << RTC_DR_MT_Pos)                   /*!< 0x00001000 */
+#define RTC_DR_MT                    RTC_DR_MT_Msk
+#define RTC_DR_MU_Pos                (8U)
+#define RTC_DR_MU_Msk                (0xFUL << RTC_DR_MU_Pos)                   /*!< 0x00000F00 */
+#define RTC_DR_MU                    RTC_DR_MU_Msk
+#define RTC_DR_MU_0                  (0x1UL << RTC_DR_MU_Pos)                   /*!< 0x00000100 */
+#define RTC_DR_MU_1                  (0x2UL << RTC_DR_MU_Pos)                   /*!< 0x00000200 */
+#define RTC_DR_MU_2                  (0x4UL << RTC_DR_MU_Pos)                   /*!< 0x00000400 */
+#define RTC_DR_MU_3                  (0x8UL << RTC_DR_MU_Pos)                   /*!< 0x00000800 */
+#define RTC_DR_DT_Pos                (4U)
+#define RTC_DR_DT_Msk                (0x3UL << RTC_DR_DT_Pos)                   /*!< 0x00000030 */
+#define RTC_DR_DT                    RTC_DR_DT_Msk
+#define RTC_DR_DT_0                  (0x1UL << RTC_DR_DT_Pos)                   /*!< 0x00000010 */
+#define RTC_DR_DT_1                  (0x2UL << RTC_DR_DT_Pos)                   /*!< 0x00000020 */
+#define RTC_DR_DU_Pos                (0U)
+#define RTC_DR_DU_Msk                (0xFUL << RTC_DR_DU_Pos)                   /*!< 0x0000000F */
+#define RTC_DR_DU                    RTC_DR_DU_Msk
+#define RTC_DR_DU_0                  (0x1UL << RTC_DR_DU_Pos)                   /*!< 0x00000001 */
+#define RTC_DR_DU_1                  (0x2UL << RTC_DR_DU_Pos)                   /*!< 0x00000002 */
+#define RTC_DR_DU_2                  (0x4UL << RTC_DR_DU_Pos)                   /*!< 0x00000004 */
+#define RTC_DR_DU_3                  (0x8UL << RTC_DR_DU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_SSR register  ******************/
+#define RTC_SSR_SS_Pos               (0U)
+#define RTC_SSR_SS_Msk               (0xFFFFUL << RTC_SSR_SS_Pos)               /*!< 0x0000FFFF */
+#define RTC_SSR_SS                   RTC_SSR_SS_Msk
+
+/********************  Bits definition for RTC_ICSR register  ******************/
+#define RTC_ICSR_RECALPF_Pos         (16U)
+#define RTC_ICSR_RECALPF_Msk         (0x1UL << RTC_ICSR_RECALPF_Pos)            /*!< 0x00010000 */
+#define RTC_ICSR_RECALPF             RTC_ICSR_RECALPF_Msk
+#define RTC_ICSR_INIT_Pos            (7U)
+#define RTC_ICSR_INIT_Msk            (0x1UL << RTC_ICSR_INIT_Pos)               /*!< 0x00000080 */
+#define RTC_ICSR_INIT                RTC_ICSR_INIT_Msk
+#define RTC_ICSR_INITF_Pos           (6U)
+#define RTC_ICSR_INITF_Msk           (0x1UL << RTC_ICSR_INITF_Pos)              /*!< 0x00000040 */
+#define RTC_ICSR_INITF               RTC_ICSR_INITF_Msk
+#define RTC_ICSR_RSF_Pos             (5U)
+#define RTC_ICSR_RSF_Msk             (0x1UL << RTC_ICSR_RSF_Pos)                /*!< 0x00000020 */
+#define RTC_ICSR_RSF                 RTC_ICSR_RSF_Msk
+#define RTC_ICSR_INITS_Pos           (4U)
+#define RTC_ICSR_INITS_Msk           (0x1UL << RTC_ICSR_INITS_Pos)              /*!< 0x00000010 */
+#define RTC_ICSR_INITS               RTC_ICSR_INITS_Msk
+#define RTC_ICSR_SHPF_Pos            (3U)
+#define RTC_ICSR_SHPF_Msk            (0x1UL << RTC_ICSR_SHPF_Pos)               /*!< 0x00000008 */
+#define RTC_ICSR_SHPF                RTC_ICSR_SHPF_Msk
+#define RTC_ICSR_WUTWF_Pos           (2U)
+#define RTC_ICSR_WUTWF_Msk           (0x1UL << RTC_ICSR_WUTWF_Pos)              /*!< 0x00000004 */
+#define RTC_ICSR_WUTWF               RTC_ICSR_WUTWF_Msk                         /*!< Wakeup timer write flag > */
+#define RTC_ICSR_ALRBWF_Pos          (1U)
+#define RTC_ICSR_ALRBWF_Msk          (0x1UL << RTC_ICSR_ALRBWF_Pos)             /*!< 0x00000002 */
+#define RTC_ICSR_ALRBWF              RTC_ICSR_ALRBWF_Msk
+#define RTC_ICSR_ALRAWF_Pos          (0U)
+#define RTC_ICSR_ALRAWF_Msk          (0x1UL << RTC_ICSR_ALRAWF_Pos)             /*!< 0x00000001 */
+#define RTC_ICSR_ALRAWF              RTC_ICSR_ALRAWF_Msk
+
+/********************  Bits definition for RTC_PRER register  *****************/
+#define RTC_PRER_PREDIV_A_Pos        (16U)
+#define RTC_PRER_PREDIV_A_Msk        (0x7FUL << RTC_PRER_PREDIV_A_Pos)          /*!< 0x007F0000 */
+#define RTC_PRER_PREDIV_A            RTC_PRER_PREDIV_A_Msk
+#define RTC_PRER_PREDIV_S_Pos        (0U)
+#define RTC_PRER_PREDIV_S_Msk        (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00007FFF */
+#define RTC_PRER_PREDIV_S            RTC_PRER_PREDIV_S_Msk
+
+/********************  Bits definition for RTC_WUTR register  *****************/
+#define RTC_WUTR_WUT_Pos             (0U)
+#define RTC_WUTR_WUT_Msk             (0xFFFFUL << RTC_WUTR_WUT_Pos)            /*!< 0x0000FFFF */
+#define RTC_WUTR_WUT                 RTC_WUTR_WUT_Msk                          /*!< Wakeup auto-reload value bits > */
+
+/********************  Bits definition for RTC_CR register  *******************/
+#define RTC_CR_OUT2EN_Pos            (31U)
+#define RTC_CR_OUT2EN_Msk            (0x1UL << RTC_CR_OUT2EN_Pos)              /*!< 0x80000000 */
+#define RTC_CR_OUT2EN                RTC_CR_OUT2EN_Msk                         /*!< RTC_OUT2 output enable */
+#define RTC_CR_TAMPALRM_TYPE_Pos     (30U)
+#define RTC_CR_TAMPALRM_TYPE_Msk     (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos)       /*!< 0x40000000 */
+#define RTC_CR_TAMPALRM_TYPE         RTC_CR_TAMPALRM_TYPE_Msk                  /*!< TAMPALARM output type  */
+#define RTC_CR_TAMPALRM_PU_Pos       (29U)
+#define RTC_CR_TAMPALRM_PU_Msk       (0x1UL << RTC_CR_TAMPALRM_PU_Pos)         /*!< 0x20000000 */
+#define RTC_CR_TAMPALRM_PU           RTC_CR_TAMPALRM_PU_Msk                    /*!< TAMPALARM output pull-up config */
+#define RTC_CR_TAMPOE_Pos            (26U)
+#define RTC_CR_TAMPOE_Msk            (0x1UL << RTC_CR_TAMPOE_Pos)              /*!< 0x04000000 */
+#define RTC_CR_TAMPOE                RTC_CR_TAMPOE_Msk                         /*!< Tamper detection output enable on TAMPALARM  */
+#define RTC_CR_TAMPTS_Pos            (25U)
+#define RTC_CR_TAMPTS_Msk            (0x1UL << RTC_CR_TAMPTS_Pos)              /*!< 0x02000000 */
+#define RTC_CR_TAMPTS                RTC_CR_TAMPTS_Msk                         /*!< Activate timestamp on tamper detection event  */
+#define RTC_CR_ITSE_Pos              (24U)
+#define RTC_CR_ITSE_Msk              (0x1UL << RTC_CR_ITSE_Pos)                /*!< 0x01000000 */
+#define RTC_CR_ITSE                  RTC_CR_ITSE_Msk                           /*!< Timestamp on internal event enable  */
+#define RTC_CR_COE_Pos               (23U)
+#define RTC_CR_COE_Msk               (0x1UL << RTC_CR_COE_Pos)                 /*!< 0x00800000 */
+#define RTC_CR_COE                   RTC_CR_COE_Msk
+#define RTC_CR_OSEL_Pos              (21U)
+#define RTC_CR_OSEL_Msk              (0x3UL << RTC_CR_OSEL_Pos)                 /*!< 0x00600000 */
+#define RTC_CR_OSEL                  RTC_CR_OSEL_Msk
+#define RTC_CR_OSEL_0                (0x1UL << RTC_CR_OSEL_Pos)                 /*!< 0x00200000 */
+#define RTC_CR_OSEL_1                (0x2UL << RTC_CR_OSEL_Pos)                 /*!< 0x00400000 */
+#define RTC_CR_POL_Pos               (20U)
+#define RTC_CR_POL_Msk               (0x1UL << RTC_CR_POL_Pos)                  /*!< 0x00100000 */
+#define RTC_CR_POL                   RTC_CR_POL_Msk
+#define RTC_CR_COSEL_Pos             (19U)
+#define RTC_CR_COSEL_Msk             (0x1UL << RTC_CR_COSEL_Pos)                /*!< 0x00080000 */
+#define RTC_CR_COSEL                 RTC_CR_COSEL_Msk
+#define RTC_CR_BKP_Pos               (18U)
+#define RTC_CR_BKP_Msk               (0x1UL << RTC_CR_BKP_Pos)                  /*!< 0x00040000 */
+#define RTC_CR_BKP                   RTC_CR_BKP_Msk
+#define RTC_CR_SUB1H_Pos             (17U)
+#define RTC_CR_SUB1H_Msk             (0x1UL << RTC_CR_SUB1H_Pos)                /*!< 0x00020000 */
+#define RTC_CR_SUB1H                 RTC_CR_SUB1H_Msk
+#define RTC_CR_ADD1H_Pos             (16U)
+#define RTC_CR_ADD1H_Msk             (0x1UL << RTC_CR_ADD1H_Pos)                /*!< 0x00010000 */
+#define RTC_CR_ADD1H                 RTC_CR_ADD1H_Msk
+#define RTC_CR_TSIE_Pos              (15U)
+#define RTC_CR_TSIE_Msk              (0x1UL << RTC_CR_TSIE_Pos)                /*!< 0x00008000 */
+#define RTC_CR_TSIE                  RTC_CR_TSIE_Msk                           /*!< Timestamp interrupt enable > */
+#define RTC_CR_WUTIE_Pos             (14U)
+#define RTC_CR_WUTIE_Msk             (0x1UL << RTC_CR_WUTIE_Pos)               /*!< 0x00004000 */
+#define RTC_CR_WUTIE                 RTC_CR_WUTIE_Msk                          /*!< Wakeup timer interrupt enable > */
+#define RTC_CR_ALRBIE_Pos            (13U)
+#define RTC_CR_ALRBIE_Msk            (0x1UL << RTC_CR_ALRBIE_Pos)              /*!< 0x00002000 */
+#define RTC_CR_ALRBIE                RTC_CR_ALRBIE_Msk
+#define RTC_CR_ALRAIE_Pos            (12U)
+#define RTC_CR_ALRAIE_Msk            (0x1UL << RTC_CR_ALRAIE_Pos)              /*!< 0x00001000 */
+#define RTC_CR_ALRAIE                RTC_CR_ALRAIE_Msk
+#define RTC_CR_TSE_Pos               (11U)
+#define RTC_CR_TSE_Msk               (0x1UL << RTC_CR_TSE_Pos)                 /*!< 0x00000800 */
+#define RTC_CR_TSE                   RTC_CR_TSE_Msk                            /*!< timestamp enable > */
+#define RTC_CR_WUTE_Pos              (10U)
+#define RTC_CR_WUTE_Msk              (0x1UL << RTC_CR_WUTE_Pos)                /*!< 0x00000400 */
+#define RTC_CR_WUTE                  RTC_CR_WUTE_Msk                           /*!< Wakeup timer enable > */
+#define RTC_CR_ALRBE_Pos             (9U)
+#define RTC_CR_ALRBE_Msk             (0x1UL << RTC_CR_ALRBE_Pos)               /*!< 0x00000200 */
+#define RTC_CR_ALRBE                 RTC_CR_ALRBE_Msk
+#define RTC_CR_ALRAE_Pos             (8U)
+#define RTC_CR_ALRAE_Msk             (0x1UL << RTC_CR_ALRAE_Pos)                /*!< 0x00000100 */
+#define RTC_CR_ALRAE                 RTC_CR_ALRAE_Msk
+#define RTC_CR_FMT_Pos               (6U)
+#define RTC_CR_FMT_Msk               (0x1UL << RTC_CR_FMT_Pos)                  /*!< 0x00000040 */
+#define RTC_CR_FMT                   RTC_CR_FMT_Msk
+#define RTC_CR_BYPSHAD_Pos           (5U)
+#define RTC_CR_BYPSHAD_Msk           (0x1UL << RTC_CR_BYPSHAD_Pos)              /*!< 0x00000020 */
+#define RTC_CR_BYPSHAD               RTC_CR_BYPSHAD_Msk
+#define RTC_CR_REFCKON_Pos           (4U)
+#define RTC_CR_REFCKON_Msk           (0x1UL << RTC_CR_REFCKON_Pos)              /*!< 0x00000010 */
+#define RTC_CR_REFCKON               RTC_CR_REFCKON_Msk
+#define RTC_CR_TSEDGE_Pos            (3U)
+#define RTC_CR_TSEDGE_Msk            (0x1UL << RTC_CR_TSEDGE_Pos)              /*!< 0x00000008 */
+#define RTC_CR_TSEDGE                RTC_CR_TSEDGE_Msk                         /*!< Timestamp event active edge > */
+#define RTC_CR_WUCKSEL_Pos           (0U)
+#define RTC_CR_WUCKSEL_Msk           (0x7UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000007 */
+#define RTC_CR_WUCKSEL               RTC_CR_WUCKSEL_Msk                        /*!< Wakeup clock selection > */
+#define RTC_CR_WUCKSEL_0             (0x1UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000001 */
+#define RTC_CR_WUCKSEL_1             (0x2UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000002 */
+#define RTC_CR_WUCKSEL_2             (0x4UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000004 */
+
+/********************  Bits definition for RTC_WPR register  ******************/
+#define RTC_WPR_KEY_Pos              (0U)
+#define RTC_WPR_KEY_Msk              (0xFFUL << RTC_WPR_KEY_Pos)                /*!< 0x000000FF */
+#define RTC_WPR_KEY                  RTC_WPR_KEY_Msk
+
+/********************  Bits definition for RTC_CALR register  *****************/
+#define RTC_CALR_CALP_Pos            (15U)
+#define RTC_CALR_CALP_Msk            (0x1UL << RTC_CALR_CALP_Pos)               /*!< 0x00008000 */
+#define RTC_CALR_CALP                RTC_CALR_CALP_Msk
+#define RTC_CALR_CALW8_Pos           (14U)
+#define RTC_CALR_CALW8_Msk           (0x1UL << RTC_CALR_CALW8_Pos)              /*!< 0x00004000 */
+#define RTC_CALR_CALW8               RTC_CALR_CALW8_Msk
+#define RTC_CALR_CALW16_Pos          (13U)
+#define RTC_CALR_CALW16_Msk          (0x1UL << RTC_CALR_CALW16_Pos)             /*!< 0x00002000 */
+#define RTC_CALR_CALW16              RTC_CALR_CALW16_Msk
+#define RTC_CALR_CALM_Pos            (0U)
+#define RTC_CALR_CALM_Msk            (0x1FFUL << RTC_CALR_CALM_Pos)             /*!< 0x000001FF */
+#define RTC_CALR_CALM                RTC_CALR_CALM_Msk
+#define RTC_CALR_CALM_0              (0x001UL << RTC_CALR_CALM_Pos)             /*!< 0x00000001 */
+#define RTC_CALR_CALM_1              (0x002UL << RTC_CALR_CALM_Pos)             /*!< 0x00000002 */
+#define RTC_CALR_CALM_2              (0x004UL << RTC_CALR_CALM_Pos)             /*!< 0x00000004 */
+#define RTC_CALR_CALM_3              (0x008UL << RTC_CALR_CALM_Pos)             /*!< 0x00000008 */
+#define RTC_CALR_CALM_4              (0x010UL << RTC_CALR_CALM_Pos)             /*!< 0x00000010 */
+#define RTC_CALR_CALM_5              (0x020UL << RTC_CALR_CALM_Pos)             /*!< 0x00000020 */
+#define RTC_CALR_CALM_6              (0x040UL << RTC_CALR_CALM_Pos)             /*!< 0x00000040 */
+#define RTC_CALR_CALM_7              (0x080UL << RTC_CALR_CALM_Pos)             /*!< 0x00000080 */
+#define RTC_CALR_CALM_8              (0x100UL << RTC_CALR_CALM_Pos)             /*!< 0x00000100 */
+
+/********************  Bits definition for RTC_SHIFTR register  ***************/
+#define RTC_SHIFTR_SUBFS_Pos         (0U)
+#define RTC_SHIFTR_SUBFS_Msk         (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00007FFF */
+#define RTC_SHIFTR_SUBFS             RTC_SHIFTR_SUBFS_Msk
+#define RTC_SHIFTR_ADD1S_Pos         (31U)
+#define RTC_SHIFTR_ADD1S_Msk         (0x1UL << RTC_SHIFTR_ADD1S_Pos)            /*!< 0x80000000 */
+#define RTC_SHIFTR_ADD1S             RTC_SHIFTR_ADD1S_Msk
+
+/********************  Bits definition for RTC_TSTR register  *****************/
+#define RTC_TSTR_PM_Pos              (22U)
+#define RTC_TSTR_PM_Msk              (0x1UL << RTC_TSTR_PM_Pos)                /*!< 0x00400000 */
+#define RTC_TSTR_PM                  RTC_TSTR_PM_Msk                           /*!< AM-PM notation > */
+#define RTC_TSTR_HT_Pos              (20U)
+#define RTC_TSTR_HT_Msk              (0x3UL << RTC_TSTR_HT_Pos)                /*!< 0x00300000 */
+#define RTC_TSTR_HT                  RTC_TSTR_HT_Msk
+#define RTC_TSTR_HT_0                (0x1UL << RTC_TSTR_HT_Pos)                /*!< 0x00100000 */
+#define RTC_TSTR_HT_1                (0x2UL << RTC_TSTR_HT_Pos)                /*!< 0x00200000 */
+#define RTC_TSTR_HU_Pos              (16U)
+#define RTC_TSTR_HU_Msk              (0xFUL << RTC_TSTR_HU_Pos)                /*!< 0x000F0000 */
+#define RTC_TSTR_HU                  RTC_TSTR_HU_Msk
+#define RTC_TSTR_HU_0                (0x1UL << RTC_TSTR_HU_Pos)                /*!< 0x00010000 */
+#define RTC_TSTR_HU_1                (0x2UL << RTC_TSTR_HU_Pos)                /*!< 0x00020000 */
+#define RTC_TSTR_HU_2                (0x4UL << RTC_TSTR_HU_Pos)                /*!< 0x00040000 */
+#define RTC_TSTR_HU_3                (0x8UL << RTC_TSTR_HU_Pos)                /*!< 0x00080000 */
+#define RTC_TSTR_MNT_Pos             (12U)
+#define RTC_TSTR_MNT_Msk             (0x7UL << RTC_TSTR_MNT_Pos)               /*!< 0x00007000 */
+#define RTC_TSTR_MNT                 RTC_TSTR_MNT_Msk
+#define RTC_TSTR_MNT_0               (0x1UL << RTC_TSTR_MNT_Pos)               /*!< 0x00001000 */
+#define RTC_TSTR_MNT_1               (0x2UL << RTC_TSTR_MNT_Pos)               /*!< 0x00002000 */
+#define RTC_TSTR_MNT_2               (0x4UL << RTC_TSTR_MNT_Pos)                /*!< 0x00004000 */
+#define RTC_TSTR_MNU_Pos             (8U)
+#define RTC_TSTR_MNU_Msk             (0xFUL << RTC_TSTR_MNU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSTR_MNU                 RTC_TSTR_MNU_Msk
+#define RTC_TSTR_MNU_0               (0x1UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000100 */
+#define RTC_TSTR_MNU_1               (0x2UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000200 */
+#define RTC_TSTR_MNU_2               (0x4UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000400 */
+#define RTC_TSTR_MNU_3               (0x8UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000800 */
+#define RTC_TSTR_ST_Pos              (4U)
+#define RTC_TSTR_ST_Msk              (0x7UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000070 */
+#define RTC_TSTR_ST                  RTC_TSTR_ST_Msk
+#define RTC_TSTR_ST_0                (0x1UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000010 */
+#define RTC_TSTR_ST_1                (0x2UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000020 */
+#define RTC_TSTR_ST_2                (0x4UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000040 */
+#define RTC_TSTR_SU_Pos              (0U)
+#define RTC_TSTR_SU_Msk              (0xFUL << RTC_TSTR_SU_Pos)                 /*!< 0x0000000F */
+#define RTC_TSTR_SU                  RTC_TSTR_SU_Msk
+#define RTC_TSTR_SU_0                (0x1UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000001 */
+#define RTC_TSTR_SU_1                (0x2UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000002 */
+#define RTC_TSTR_SU_2                (0x4UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000004 */
+#define RTC_TSTR_SU_3                (0x8UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSDR register  *****************/
+#define RTC_TSDR_WDU_Pos             (13U)
+#define RTC_TSDR_WDU_Msk             (0x7UL << RTC_TSDR_WDU_Pos)               /*!< 0x0000E000 */
+#define RTC_TSDR_WDU                 RTC_TSDR_WDU_Msk                          /*!< Week day units > */
+#define RTC_TSDR_WDU_0               (0x1UL << RTC_TSDR_WDU_Pos)               /*!< 0x00002000 */
+#define RTC_TSDR_WDU_1               (0x2UL << RTC_TSDR_WDU_Pos)               /*!< 0x00004000 */
+#define RTC_TSDR_WDU_2               (0x4UL << RTC_TSDR_WDU_Pos)               /*!< 0x00008000 */
+#define RTC_TSDR_MT_Pos              (12U)
+#define RTC_TSDR_MT_Msk              (0x1UL << RTC_TSDR_MT_Pos)                /*!< 0x00001000 */
+#define RTC_TSDR_MT                  RTC_TSDR_MT_Msk
+#define RTC_TSDR_MU_Pos              (8U)
+#define RTC_TSDR_MU_Msk              (0xFUL << RTC_TSDR_MU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSDR_MU                  RTC_TSDR_MU_Msk
+#define RTC_TSDR_MU_0                (0x1UL << RTC_TSDR_MU_Pos)                /*!< 0x00000100 */
+#define RTC_TSDR_MU_1                (0x2UL << RTC_TSDR_MU_Pos)                /*!< 0x00000200 */
+#define RTC_TSDR_MU_2                (0x4UL << RTC_TSDR_MU_Pos)                /*!< 0x00000400 */
+#define RTC_TSDR_MU_3                (0x8UL << RTC_TSDR_MU_Pos)                /*!< 0x00000800 */
+#define RTC_TSDR_DT_Pos              (4U)
+#define RTC_TSDR_DT_Msk              (0x3UL << RTC_TSDR_DT_Pos)                /*!< 0x00000030 */
+#define RTC_TSDR_DT                  RTC_TSDR_DT_Msk
+#define RTC_TSDR_DT_0                (0x1UL << RTC_TSDR_DT_Pos)                /*!< 0x00000010 */
+#define RTC_TSDR_DT_1                (0x2UL << RTC_TSDR_DT_Pos)                /*!< 0x00000020 */
+#define RTC_TSDR_DU_Pos              (0U)
+#define RTC_TSDR_DU_Msk              (0xFUL << RTC_TSDR_DU_Pos)                /*!< 0x0000000F */
+#define RTC_TSDR_DU                  RTC_TSDR_DU_Msk
+#define RTC_TSDR_DU_0                (0x1UL << RTC_TSDR_DU_Pos)                /*!< 0x00000001 */
+#define RTC_TSDR_DU_1                (0x2UL << RTC_TSDR_DU_Pos)                /*!< 0x00000002 */
+#define RTC_TSDR_DU_2                (0x4UL << RTC_TSDR_DU_Pos)                /*!< 0x00000004 */
+#define RTC_TSDR_DU_3                (0x8UL << RTC_TSDR_DU_Pos)                /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSSSR register  ****************/
+#define RTC_TSSSR_SS_Pos             (0U)
+#define RTC_TSSSR_SS_Msk             (0xFFFFUL << RTC_TSSSR_SS_Pos)            /*!< 0x0000FFFF */
+#define RTC_TSSSR_SS                 RTC_TSSSR_SS_Msk                          /*!< Sub second value > */
+
+/********************  Bits definition for RTC_ALRMAR register  ***************/
+#define RTC_ALRMAR_MSK4_Pos          (31U)
+#define RTC_ALRMAR_MSK4_Msk          (0x1UL << RTC_ALRMAR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMAR_MSK4              RTC_ALRMAR_MSK4_Msk
+#define RTC_ALRMAR_WDSEL_Pos         (30U)
+#define RTC_ALRMAR_WDSEL_Msk         (0x1UL << RTC_ALRMAR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMAR_WDSEL             RTC_ALRMAR_WDSEL_Msk
+#define RTC_ALRMAR_DT_Pos            (28U)
+#define RTC_ALRMAR_DT_Msk            (0x3UL << RTC_ALRMAR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMAR_DT                RTC_ALRMAR_DT_Msk
+#define RTC_ALRMAR_DT_0              (0x1UL << RTC_ALRMAR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMAR_DT_1              (0x2UL << RTC_ALRMAR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMAR_DU_Pos            (24U)
+#define RTC_ALRMAR_DU_Msk            (0xFUL << RTC_ALRMAR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMAR_DU                RTC_ALRMAR_DU_Msk
+#define RTC_ALRMAR_DU_0              (0x1UL << RTC_ALRMAR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMAR_DU_1              (0x2UL << RTC_ALRMAR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMAR_DU_2              (0x4UL << RTC_ALRMAR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMAR_DU_3              (0x8UL << RTC_ALRMAR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMAR_MSK3_Pos          (23U)
+#define RTC_ALRMAR_MSK3_Msk          (0x1UL << RTC_ALRMAR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMAR_MSK3              RTC_ALRMAR_MSK3_Msk
+#define RTC_ALRMAR_PM_Pos            (22U)
+#define RTC_ALRMAR_PM_Msk            (0x1UL << RTC_ALRMAR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMAR_PM                RTC_ALRMAR_PM_Msk
+#define RTC_ALRMAR_HT_Pos            (20U)
+#define RTC_ALRMAR_HT_Msk            (0x3UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMAR_HT                RTC_ALRMAR_HT_Msk
+#define RTC_ALRMAR_HT_0              (0x1UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMAR_HT_1              (0x2UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMAR_HU_Pos            (16U)
+#define RTC_ALRMAR_HU_Msk            (0xFUL << RTC_ALRMAR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMAR_HU                RTC_ALRMAR_HU_Msk
+#define RTC_ALRMAR_HU_0              (0x1UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMAR_HU_1              (0x2UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMAR_HU_2              (0x4UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMAR_HU_3              (0x8UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMAR_MSK2_Pos          (15U)
+#define RTC_ALRMAR_MSK2_Msk          (0x1UL << RTC_ALRMAR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMAR_MSK2              RTC_ALRMAR_MSK2_Msk
+#define RTC_ALRMAR_MNT_Pos           (12U)
+#define RTC_ALRMAR_MNT_Msk           (0x7UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMAR_MNT               RTC_ALRMAR_MNT_Msk
+#define RTC_ALRMAR_MNT_0             (0x1UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMAR_MNT_1             (0x2UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMAR_MNT_2             (0x4UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMAR_MNU_Pos           (8U)
+#define RTC_ALRMAR_MNU_Msk           (0xFUL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMAR_MNU               RTC_ALRMAR_MNU_Msk
+#define RTC_ALRMAR_MNU_0             (0x1UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMAR_MNU_1             (0x2UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMAR_MNU_2             (0x4UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMAR_MNU_3             (0x8UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMAR_MSK1_Pos          (7U)
+#define RTC_ALRMAR_MSK1_Msk          (0x1UL << RTC_ALRMAR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMAR_MSK1              RTC_ALRMAR_MSK1_Msk
+#define RTC_ALRMAR_ST_Pos            (4U)
+#define RTC_ALRMAR_ST_Msk            (0x7UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMAR_ST                RTC_ALRMAR_ST_Msk
+#define RTC_ALRMAR_ST_0              (0x1UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMAR_ST_1              (0x2UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMAR_ST_2              (0x4UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMAR_SU_Pos            (0U)
+#define RTC_ALRMAR_SU_Msk            (0xFUL << RTC_ALRMAR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMAR_SU                RTC_ALRMAR_SU_Msk
+#define RTC_ALRMAR_SU_0              (0x1UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMAR_SU_1              (0x2UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMAR_SU_2              (0x4UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMAR_SU_3              (0x8UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMASSR_MASKSS_Pos      (24U)
+#define RTC_ALRMASSR_MASKSS_Msk      (0xFUL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMASSR_MASKSS          RTC_ALRMASSR_MASKSS_Msk
+#define RTC_ALRMASSR_MASKSS_0        (0x1UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMASSR_MASKSS_1        (0x2UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMASSR_MASKSS_2        (0x4UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMASSR_MASKSS_3        (0x8UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMASSR_SS_Pos          (0U)
+#define RTC_ALRMASSR_SS_Msk          (0x7FFFUL << RTC_ALRMASSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMASSR_SS              RTC_ALRMASSR_SS_Msk
+
+/********************  Bits definition for RTC_ALRMBR register  ***************/
+#define RTC_ALRMBR_MSK4_Pos          (31U)
+#define RTC_ALRMBR_MSK4_Msk          (0x1UL << RTC_ALRMBR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMBR_MSK4              RTC_ALRMBR_MSK4_Msk
+#define RTC_ALRMBR_WDSEL_Pos         (30U)
+#define RTC_ALRMBR_WDSEL_Msk         (0x1UL << RTC_ALRMBR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMBR_WDSEL             RTC_ALRMBR_WDSEL_Msk
+#define RTC_ALRMBR_DT_Pos            (28U)
+#define RTC_ALRMBR_DT_Msk            (0x3UL << RTC_ALRMBR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMBR_DT                RTC_ALRMBR_DT_Msk
+#define RTC_ALRMBR_DT_0              (0x1UL << RTC_ALRMBR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMBR_DT_1              (0x2UL << RTC_ALRMBR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMBR_DU_Pos            (24U)
+#define RTC_ALRMBR_DU_Msk            (0xFUL << RTC_ALRMBR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMBR_DU                RTC_ALRMBR_DU_Msk
+#define RTC_ALRMBR_DU_0              (0x1UL << RTC_ALRMBR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMBR_DU_1              (0x2UL << RTC_ALRMBR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMBR_DU_2              (0x4UL << RTC_ALRMBR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMBR_DU_3              (0x8UL << RTC_ALRMBR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMBR_MSK3_Pos          (23U)
+#define RTC_ALRMBR_MSK3_Msk          (0x1UL << RTC_ALRMBR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMBR_MSK3              RTC_ALRMBR_MSK3_Msk
+#define RTC_ALRMBR_PM_Pos            (22U)
+#define RTC_ALRMBR_PM_Msk            (0x1UL << RTC_ALRMBR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMBR_PM                RTC_ALRMBR_PM_Msk
+#define RTC_ALRMBR_HT_Pos            (20U)
+#define RTC_ALRMBR_HT_Msk            (0x3UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMBR_HT                RTC_ALRMBR_HT_Msk
+#define RTC_ALRMBR_HT_0              (0x1UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMBR_HT_1              (0x2UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMBR_HU_Pos            (16U)
+#define RTC_ALRMBR_HU_Msk            (0xFUL << RTC_ALRMBR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMBR_HU                RTC_ALRMBR_HU_Msk
+#define RTC_ALRMBR_HU_0              (0x1UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMBR_HU_1              (0x2UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMBR_HU_2              (0x4UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMBR_HU_3              (0x8UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMBR_MSK2_Pos          (15U)
+#define RTC_ALRMBR_MSK2_Msk          (0x1UL << RTC_ALRMBR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMBR_MSK2              RTC_ALRMBR_MSK2_Msk
+#define RTC_ALRMBR_MNT_Pos           (12U)
+#define RTC_ALRMBR_MNT_Msk           (0x7UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMBR_MNT               RTC_ALRMBR_MNT_Msk
+#define RTC_ALRMBR_MNT_0             (0x1UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMBR_MNT_1             (0x2UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMBR_MNT_2             (0x4UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMBR_MNU_Pos           (8U)
+#define RTC_ALRMBR_MNU_Msk           (0xFUL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMBR_MNU               RTC_ALRMBR_MNU_Msk
+#define RTC_ALRMBR_MNU_0             (0x1UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMBR_MNU_1             (0x2UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMBR_MNU_2             (0x4UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMBR_MNU_3             (0x8UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMBR_MSK1_Pos          (7U)
+#define RTC_ALRMBR_MSK1_Msk          (0x1UL << RTC_ALRMBR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMBR_MSK1              RTC_ALRMBR_MSK1_Msk
+#define RTC_ALRMBR_ST_Pos            (4U)
+#define RTC_ALRMBR_ST_Msk            (0x7UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMBR_ST                RTC_ALRMBR_ST_Msk
+#define RTC_ALRMBR_ST_0              (0x1UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMBR_ST_1              (0x2UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMBR_ST_2              (0x4UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMBR_SU_Pos            (0U)
+#define RTC_ALRMBR_SU_Msk            (0xFUL << RTC_ALRMBR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMBR_SU                RTC_ALRMBR_SU_Msk
+#define RTC_ALRMBR_SU_0              (0x1UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMBR_SU_1              (0x2UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMBR_SU_2              (0x4UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMBR_SU_3              (0x8UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMBSSR_MASKSS_Pos      (24U)
+#define RTC_ALRMBSSR_MASKSS_Msk      (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMBSSR_MASKSS          RTC_ALRMBSSR_MASKSS_Msk
+#define RTC_ALRMBSSR_MASKSS_0        (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMBSSR_MASKSS_1        (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMBSSR_MASKSS_2        (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMBSSR_MASKSS_3        (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMBSSR_SS_Pos          (0U)
+#define RTC_ALRMBSSR_SS_Msk          (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMBSSR_SS              RTC_ALRMBSSR_SS_Msk
+
+/********************  Bits definition for RTC_SR register  *******************/
+#define RTC_SR_ITSF_Pos              (5U)
+#define RTC_SR_ITSF_Msk              (0x1UL << RTC_SR_ITSF_Pos)                /*!< 0x00000020 */
+#define RTC_SR_ITSF                  RTC_SR_ITSF_Msk
+#define RTC_SR_TSOVF_Pos             (4U)
+#define RTC_SR_TSOVF_Msk             (0x1UL << RTC_SR_TSOVF_Pos)               /*!< 0x00000010 */
+#define RTC_SR_TSOVF                 RTC_SR_TSOVF_Msk                          /*!< Timestamp overflow flag > */
+#define RTC_SR_TSF_Pos               (3U)
+#define RTC_SR_TSF_Msk               (0x1UL << RTC_SR_TSF_Pos)                 /*!< 0x00000008 */
+#define RTC_SR_TSF                   RTC_SR_TSF_Msk                            /*!< Timestamp flag > */
+#define RTC_SR_WUTF_Pos              (2U)
+#define RTC_SR_WUTF_Msk              (0x1UL << RTC_SR_WUTF_Pos)                /*!< 0x00000004 */
+#define RTC_SR_WUTF                  RTC_SR_WUTF_Msk                           /*!< Wakeup timer flag > */
+#define RTC_SR_ALRBF_Pos             (1U)
+#define RTC_SR_ALRBF_Msk             (0x1UL << RTC_SR_ALRBF_Pos)               /*!< 0x00000002 */
+#define RTC_SR_ALRBF                 RTC_SR_ALRBF_Msk
+#define RTC_SR_ALRAF_Pos             (0U)
+#define RTC_SR_ALRAF_Msk             (0x1UL << RTC_SR_ALRAF_Pos)               /*!< 0x00000001 */
+#define RTC_SR_ALRAF                 RTC_SR_ALRAF_Msk
+
+/********************  Bits definition for RTC_MISR register  *****************/
+#define RTC_MISR_ITSMF_Pos           (5U)
+#define RTC_MISR_ITSMF_Msk           (0x1UL << RTC_MISR_ITSMF_Pos)             /*!< 0x00000020 */
+#define RTC_MISR_ITSMF               RTC_MISR_ITSMF_Msk
+#define RTC_MISR_TSOVMF_Pos          (4U)
+#define RTC_MISR_TSOVMF_Msk          (0x1UL << RTC_MISR_TSOVMF_Pos)            /*!< 0x00000010 */
+#define RTC_MISR_TSOVMF              RTC_MISR_TSOVMF_Msk                       /*!< Timestamp overflow masked flag > */
+#define RTC_MISR_TSMF_Pos            (3U)
+#define RTC_MISR_TSMF_Msk            (0x1UL << RTC_MISR_TSMF_Pos)              /*!< 0x00000008 */
+#define RTC_MISR_TSMF                RTC_MISR_TSMF_Msk                         /*!< Timestamp masked flag > */
+#define RTC_MISR_WUTMF_Pos           (2U)
+#define RTC_MISR_WUTMF_Msk           (0x1UL << RTC_MISR_WUTMF_Pos)             /*!< 0x00000004 */
+#define RTC_MISR_WUTMF               RTC_MISR_WUTMF_Msk                        /*!< Wakeup timer masked flag > */
+#define RTC_MISR_ALRBMF_Pos          (1U)
+#define RTC_MISR_ALRBMF_Msk          (0x1UL << RTC_MISR_ALRBMF_Pos)            /*!< 0x00000002 */
+#define RTC_MISR_ALRBMF              RTC_MISR_ALRBMF_Msk
+#define RTC_MISR_ALRAMF_Pos          (0U)
+#define RTC_MISR_ALRAMF_Msk          (0x1UL << RTC_MISR_ALRAMF_Pos)            /*!< 0x00000001 */
+#define RTC_MISR_ALRAMF              RTC_MISR_ALRAMF_Msk
+
+/********************  Bits definition for RTC_SCR register  ******************/
+#define RTC_SCR_CITSF_Pos            (5U)
+#define RTC_SCR_CITSF_Msk            (0x1UL << RTC_SCR_CITSF_Pos)              /*!< 0x00000020 */
+#define RTC_SCR_CITSF                RTC_SCR_CITSF_Msk
+#define RTC_SCR_CTSOVF_Pos           (4U)
+#define RTC_SCR_CTSOVF_Msk           (0x1UL << RTC_SCR_CTSOVF_Pos)             /*!< 0x00000010 */
+#define RTC_SCR_CTSOVF               RTC_SCR_CTSOVF_Msk                        /*!< Clear timestamp overflow flag > */
+#define RTC_SCR_CTSF_Pos             (3U)
+#define RTC_SCR_CTSF_Msk             (0x1UL << RTC_SCR_CTSF_Pos)               /*!< 0x00000008 */
+#define RTC_SCR_CTSF                 RTC_SCR_CTSF_Msk                          /*!< Clear timestamp flag > */
+#define RTC_SCR_CWUTF_Pos            (2U)
+#define RTC_SCR_CWUTF_Msk            (0x1UL << RTC_SCR_CWUTF_Pos)              /*!< 0x00000004 */
+#define RTC_SCR_CWUTF                RTC_SCR_CWUTF_Msk                         /*!< Clear wakeup timer flag > */
+#define RTC_SCR_CALRBF_Pos           (1U)
+#define RTC_SCR_CALRBF_Msk           (0x1UL << RTC_SCR_CALRBF_Pos)             /*!< 0x00000002 */
+#define RTC_SCR_CALRBF               RTC_SCR_CALRBF_Msk
+#define RTC_SCR_CALRAF_Pos           (0U)
+#define RTC_SCR_CALRAF_Msk           (0x1UL << RTC_SCR_CALRAF_Pos)             /*!< 0x00000001 */
+#define RTC_SCR_CALRAF               RTC_SCR_CALRAF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                     Tamper and backup register (TAMP)                      */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for TAMP_CR1 register  *****************/
+#define TAMP_CR1_TAMP1E_Pos          (0U)
+#define TAMP_CR1_TAMP1E_Msk          (0x1UL << TAMP_CR1_TAMP1E_Pos)             /*!< 0x00000001 */
+#define TAMP_CR1_TAMP1E              TAMP_CR1_TAMP1E_Msk
+#define TAMP_CR1_TAMP2E_Pos          (1U)
+#define TAMP_CR1_TAMP2E_Msk          (0x1UL << TAMP_CR1_TAMP2E_Pos)             /*!< 0x00000002 */
+#define TAMP_CR1_TAMP2E              TAMP_CR1_TAMP2E_Msk
+#define TAMP_CR1_TAMP3E_Pos          (2U)
+#define TAMP_CR1_TAMP3E_Msk          (0x1UL << TAMP_CR1_TAMP3E_Pos)             /*!< 0x00000004 */
+#define TAMP_CR1_TAMP3E              TAMP_CR1_TAMP3E_Msk
+#define TAMP_CR1_ITAMP3E_Pos         (18U)
+#define TAMP_CR1_ITAMP3E_Msk         (0x1UL << TAMP_CR1_ITAMP3E_Pos)            /*!< 0x00040000 */
+#define TAMP_CR1_ITAMP3E             TAMP_CR1_ITAMP3E_Msk
+#define TAMP_CR1_ITAMP4E_Pos         (19U)
+#define TAMP_CR1_ITAMP4E_Msk         (0x1UL << TAMP_CR1_ITAMP4E_Pos)            /*!< 0x00080000 */
+#define TAMP_CR1_ITAMP4E             TAMP_CR1_ITAMP4E_Msk
+#define TAMP_CR1_ITAMP5E_Pos         (20U)
+#define TAMP_CR1_ITAMP5E_Msk         (0x1UL << TAMP_CR1_ITAMP5E_Pos)            /*!< 0x00100000 */
+#define TAMP_CR1_ITAMP5E             TAMP_CR1_ITAMP5E_Msk
+#define TAMP_CR1_ITAMP6E_Pos         (21U)
+#define TAMP_CR1_ITAMP6E_Msk         (0x1UL << TAMP_CR1_ITAMP6E_Pos)            /*!< 0x00200000 */
+#define TAMP_CR1_ITAMP6E             TAMP_CR1_ITAMP6E_Msk
+
+/********************  Bits definition for TAMP_CR2 register  *****************/
+#define TAMP_CR2_TAMP1NOERASE_Pos    (0U)
+#define TAMP_CR2_TAMP1NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos)       /*!< 0x00000001 */
+#define TAMP_CR2_TAMP1NOERASE        TAMP_CR2_TAMP1NOERASE_Msk
+#define TAMP_CR2_TAMP2NOERASE_Pos    (1U)
+#define TAMP_CR2_TAMP2NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos)       /*!< 0x00000002 */
+#define TAMP_CR2_TAMP2NOERASE        TAMP_CR2_TAMP2NOERASE_Msk
+#define TAMP_CR2_TAMP3NOERASE_Pos    (2U)
+#define TAMP_CR2_TAMP3NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP3NOERASE_Pos)       /*!< 0x00000004 */
+#define TAMP_CR2_TAMP3NOERASE        TAMP_CR2_TAMP3NOERASE_Msk
+#define TAMP_CR2_TAMP1MSK_Pos        (16U)
+#define TAMP_CR2_TAMP1MSK_Msk        (0x1UL << TAMP_CR2_TAMP1MSK_Pos)           /*!< 0x00010000 */
+#define TAMP_CR2_TAMP1MSK            TAMP_CR2_TAMP1MSK_Msk
+#define TAMP_CR2_TAMP2MSK_Pos        (17U)
+#define TAMP_CR2_TAMP2MSK_Msk        (0x1UL << TAMP_CR2_TAMP2MSK_Pos)           /*!< 0x00020000 */
+#define TAMP_CR2_TAMP2MSK            TAMP_CR2_TAMP2MSK_Msk
+#define TAMP_CR2_TAMP3MSK_Pos        (18U)
+#define TAMP_CR2_TAMP3MSK_Msk        (0x1UL << TAMP_CR2_TAMP3MSK_Pos)           /*!< 0x00040000 */
+#define TAMP_CR2_TAMP3MSK            TAMP_CR2_TAMP3MSK_Msk
+#define TAMP_CR2_TAMP1TRG_Pos        (24U)
+#define TAMP_CR2_TAMP1TRG_Msk        (0x1UL << TAMP_CR2_TAMP1TRG_Pos)           /*!< 0x01000000 */
+#define TAMP_CR2_TAMP1TRG            TAMP_CR2_TAMP1TRG_Msk
+#define TAMP_CR2_TAMP2TRG_Pos        (25U)
+#define TAMP_CR2_TAMP2TRG_Msk        (0x1UL << TAMP_CR2_TAMP2TRG_Pos)           /*!< 0x02000000 */
+#define TAMP_CR2_TAMP2TRG            TAMP_CR2_TAMP2TRG_Msk
+#define TAMP_CR2_TAMP3TRG_Pos        (26U)
+#define TAMP_CR2_TAMP3TRG_Msk        (0x1UL << TAMP_CR2_TAMP3TRG_Pos)           /*!< 0x04000000 */
+#define TAMP_CR2_TAMP3TRG            TAMP_CR2_TAMP3TRG_Msk
+
+/********************  Bits definition for TAMP_FLTCR register  ***************/
+#define TAMP_FLTCR_TAMPFREQ_0        0x00000001U
+#define TAMP_FLTCR_TAMPFREQ_1        0x00000002U
+#define TAMP_FLTCR_TAMPFREQ_2        0x00000004U
+#define TAMP_FLTCR_TAMPFREQ_Pos      (0U)
+#define TAMP_FLTCR_TAMPFREQ_Msk      (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos)         /*!< 0x00000007 */
+#define TAMP_FLTCR_TAMPFREQ          TAMP_FLTCR_TAMPFREQ_Msk
+#define TAMP_FLTCR_TAMPFLT_0         0x00000008U
+#define TAMP_FLTCR_TAMPFLT_1         0x00000010U
+#define TAMP_FLTCR_TAMPFLT_Pos       (3U)
+#define TAMP_FLTCR_TAMPFLT_Msk       (0x3UL << TAMP_FLTCR_TAMPFLT_Pos)          /*!< 0x00000018 */
+#define TAMP_FLTCR_TAMPFLT           TAMP_FLTCR_TAMPFLT_Msk
+#define TAMP_FLTCR_TAMPPRCH_0        0x00000020U
+#define TAMP_FLTCR_TAMPPRCH_1        0x00000040U
+#define TAMP_FLTCR_TAMPPRCH_Pos      (5U)
+#define TAMP_FLTCR_TAMPPRCH_Msk      (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos)         /*!< 0x00000060 */
+#define TAMP_FLTCR_TAMPPRCH          TAMP_FLTCR_TAMPPRCH_Msk
+#define TAMP_FLTCR_TAMPPUDIS_Pos     (7U)
+#define TAMP_FLTCR_TAMPPUDIS_Msk     (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos)        /*!< 0x00000080 */
+#define TAMP_FLTCR_TAMPPUDIS         TAMP_FLTCR_TAMPPUDIS_Msk
+
+/********************  Bits definition for TAMP_IER register  *****************/
+#define TAMP_IER_TAMP1IE_Pos         (0U)
+#define TAMP_IER_TAMP1IE_Msk         (0x1UL << TAMP_IER_TAMP1IE_Pos)            /*!< 0x00000001 */
+#define TAMP_IER_TAMP1IE             TAMP_IER_TAMP1IE_Msk
+#define TAMP_IER_TAMP2IE_Pos         (1U)
+#define TAMP_IER_TAMP2IE_Msk         (0x1UL << TAMP_IER_TAMP2IE_Pos)            /*!< 0x00000002 */
+#define TAMP_IER_TAMP2IE             TAMP_IER_TAMP2IE_Msk
+#define TAMP_IER_TAMP3IE_Pos         (2U)
+#define TAMP_IER_TAMP3IE_Msk         (0x1UL << TAMP_IER_TAMP3IE_Pos)            /*!< 0x00000004 */
+#define TAMP_IER_TAMP3IE             TAMP_IER_TAMP3IE_Msk
+#define TAMP_IER_ITAMP3IE_Pos        (18U)
+#define TAMP_IER_ITAMP3IE_Msk        (0x1UL << TAMP_IER_ITAMP3IE_Pos)           /*!< 0x00040000 */
+#define TAMP_IER_ITAMP3IE            TAMP_IER_ITAMP3IE_Msk
+#define TAMP_IER_ITAMP4IE_Pos        (19U)
+#define TAMP_IER_ITAMP4IE_Msk        (0x1UL << TAMP_IER_ITAMP4IE_Pos)           /*!< 0x00080000 */
+#define TAMP_IER_ITAMP4IE            TAMP_IER_ITAMP4IE_Msk
+#define TAMP_IER_ITAMP5IE_Pos        (20U)
+#define TAMP_IER_ITAMP5IE_Msk        (0x1UL << TAMP_IER_ITAMP5IE_Pos)           /*!< 0x00100000 */
+#define TAMP_IER_ITAMP5IE            TAMP_IER_ITAMP5IE_Msk
+#define TAMP_IER_ITAMP6IE_Pos        (21U)
+#define TAMP_IER_ITAMP6IE_Msk        (0x1UL << TAMP_IER_ITAMP6IE_Pos)           /*!< 0x00200000 */
+#define TAMP_IER_ITAMP6IE            TAMP_IER_ITAMP6IE_Msk
+
+/********************  Bits definition for TAMP_SR register  ******************/
+#define TAMP_SR_TAMP1F_Pos           (0U)
+#define TAMP_SR_TAMP1F_Msk           (0x1UL << TAMP_SR_TAMP1F_Pos)              /*!< 0x00000001 */
+#define TAMP_SR_TAMP1F               TAMP_SR_TAMP1F_Msk
+#define TAMP_SR_TAMP2F_Pos           (1U)
+#define TAMP_SR_TAMP2F_Msk           (0x1UL << TAMP_SR_TAMP2F_Pos)              /*!< 0x00000002 */
+#define TAMP_SR_TAMP2F               TAMP_SR_TAMP2F_Msk
+#define TAMP_SR_TAMP3F_Pos           (2U)
+#define TAMP_SR_TAMP3F_Msk           (0x1UL << TAMP_SR_TAMP3F_Pos)              /*!< 0x00000004 */
+#define TAMP_SR_TAMP3F               TAMP_SR_TAMP3F_Msk
+#define TAMP_SR_ITAMP3F_Pos          (18U)
+#define TAMP_SR_ITAMP3F_Msk          (0x1UL << TAMP_SR_ITAMP3F_Pos)             /*!< 0x00040000 */
+#define TAMP_SR_ITAMP3F              TAMP_SR_ITAMP3F_Msk
+#define TAMP_SR_ITAMP4F_Pos          (19U)
+#define TAMP_SR_ITAMP4F_Msk          (0x1UL << TAMP_SR_ITAMP4F_Pos)             /*!< 0x00080000 */
+#define TAMP_SR_ITAMP4F              TAMP_SR_ITAMP4F_Msk
+#define TAMP_SR_ITAMP5F_Pos          (20U)
+#define TAMP_SR_ITAMP5F_Msk          (0x1UL << TAMP_SR_ITAMP5F_Pos)             /*!< 0x00100000 */
+#define TAMP_SR_ITAMP5F              TAMP_SR_ITAMP5F_Msk
+#define TAMP_SR_ITAMP6F_Pos          (21U)
+#define TAMP_SR_ITAMP6F_Msk          (0x1UL << TAMP_SR_ITAMP6F_Pos)             /*!< 0x00200000 */
+#define TAMP_SR_ITAMP6F              TAMP_SR_ITAMP6F_Msk
+
+/********************  Bits definition for TAMP_MISR register  ****************/
+#define TAMP_MISR_TAMP1MF_Pos        (0U)
+#define TAMP_MISR_TAMP1MF_Msk        (0x1UL << TAMP_MISR_TAMP1MF_Pos)           /*!< 0x00000001 */
+#define TAMP_MISR_TAMP1MF            TAMP_MISR_TAMP1MF_Msk
+#define TAMP_MISR_TAMP2MF_Pos        (1U)
+#define TAMP_MISR_TAMP2MF_Msk        (0x1UL << TAMP_MISR_TAMP2MF_Pos)           /*!< 0x00000002 */
+#define TAMP_MISR_TAMP2MF            TAMP_MISR_TAMP2MF_Msk
+#define TAMP_MISR_TAMP3MF_Pos        (2U)
+#define TAMP_MISR_TAMP3MF_Msk        (0x1UL << TAMP_MISR_TAMP3MF_Pos)           /*!< 0x00000004 */
+#define TAMP_MISR_TAMP3MF            TAMP_MISR_TAMP3MF_Msk
+#define TAMP_MISR_ITAMP3MF_Pos       (18U)
+#define TAMP_MISR_ITAMP3MF_Msk       (0x1UL << TAMP_MISR_ITAMP3MF_Pos)          /*!< 0x00040000 */
+#define TAMP_MISR_ITAMP3MF           TAMP_MISR_ITAMP3MF_Msk
+#define TAMP_MISR_ITAMP4MF_Pos       (19U)
+#define TAMP_MISR_ITAMP4MF_Msk       (0x1UL << TAMP_MISR_ITAMP4MF_Pos)          /*!< 0x00080000 */
+#define TAMP_MISR_ITAMP4MF           TAMP_MISR_ITAMP4MF_Msk
+#define TAMP_MISR_ITAMP5MF_Pos       (20U)
+#define TAMP_MISR_ITAMP5MF_Msk       (0x1UL << TAMP_MISR_ITAMP5MF_Pos)          /*!< 0x00100000 */
+#define TAMP_MISR_ITAMP5MF           TAMP_MISR_ITAMP5MF_Msk
+#define TAMP_MISR_ITAMP6MF_Pos       (21U)
+#define TAMP_MISR_ITAMP6MF_Msk       (0x1UL << TAMP_MISR_ITAMP6MF_Pos)          /*!< 0x00200000 */
+#define TAMP_MISR_ITAMP6MF           TAMP_MISR_ITAMP6MF_Msk
+
+/********************  Bits definition for TAMP_SCR register  *****************/
+#define TAMP_SCR_CTAMP1F_Pos         (0U)
+#define TAMP_SCR_CTAMP1F_Msk         (0x1UL << TAMP_SCR_CTAMP1F_Pos)            /*!< 0x00000001 */
+#define TAMP_SCR_CTAMP1F             TAMP_SCR_CTAMP1F_Msk
+#define TAMP_SCR_CTAMP2F_Pos         (1U)
+#define TAMP_SCR_CTAMP2F_Msk         (0x1UL << TAMP_SCR_CTAMP2F_Pos)            /*!< 0x00000002 */
+#define TAMP_SCR_CTAMP2F             TAMP_SCR_CTAMP2F_Msk
+#define TAMP_SCR_CTAMP3F_Pos         (2U)
+#define TAMP_SCR_CTAMP3F_Msk         (0x1UL << TAMP_SCR_CTAMP3F_Pos)            /*!< 0x00000004 */
+#define TAMP_SCR_CTAMP3F             TAMP_SCR_CTAMP3F_Msk
+#define TAMP_SCR_CITAMP3F_Pos        (18U)
+#define TAMP_SCR_CITAMP3F_Msk        (0x1UL << TAMP_SCR_CITAMP3F_Pos)           /*!< 0x00040000 */
+#define TAMP_SCR_CITAMP3F            TAMP_SCR_CITAMP3F_Msk
+#define TAMP_SCR_CITAMP4F_Pos        (19U)
+#define TAMP_SCR_CITAMP4F_Msk        (0x1UL << TAMP_SCR_CITAMP4F_Pos)           /*!< 0x00080000 */
+#define TAMP_SCR_CITAMP4F            TAMP_SCR_CITAMP4F_Msk
+#define TAMP_SCR_CITAMP5F_Pos        (20U)
+#define TAMP_SCR_CITAMP5F_Msk        (0x1UL << TAMP_SCR_CITAMP5F_Pos)           /*!< 0x00100000 */
+#define TAMP_SCR_CITAMP5F            TAMP_SCR_CITAMP5F_Msk
+#define TAMP_SCR_CITAMP6F_Pos        (21U)
+#define TAMP_SCR_CITAMP6F_Msk        (0x1UL << TAMP_SCR_CITAMP6F_Pos)           /*!< 0x00200000 */
+#define TAMP_SCR_CITAMP6F            TAMP_SCR_CITAMP6F_Msk
+
+/********************  Bits definition for TAMP_BKP0R register  ***************/
+#define TAMP_BKP0R_Pos               (0U)
+#define TAMP_BKP0R_Msk               (0xFFFFFFFFUL << TAMP_BKP0R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP0R                   TAMP_BKP0R_Msk
+
+/********************  Bits definition for TAMP_BKP1R register  ***************/
+#define TAMP_BKP1R_Pos               (0U)
+#define TAMP_BKP1R_Msk               (0xFFFFFFFFUL << TAMP_BKP1R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP1R                   TAMP_BKP1R_Msk
+
+/********************  Bits definition for TAMP_BKP2R register  ***************/
+#define TAMP_BKP2R_Pos               (0U)
+#define TAMP_BKP2R_Msk               (0xFFFFFFFFUL << TAMP_BKP2R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP2R                   TAMP_BKP2R_Msk
+
+/********************  Bits definition for TAMP_BKP3R register  ***************/
+#define TAMP_BKP3R_Pos               (0U)
+#define TAMP_BKP3R_Msk               (0xFFFFFFFFUL << TAMP_BKP3R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP3R                   TAMP_BKP3R_Msk
+
+/********************  Bits definition for TAMP_BKP4R register  ***************/
+#define TAMP_BKP4R_Pos               (0U)
+#define TAMP_BKP4R_Msk               (0xFFFFFFFFUL << TAMP_BKP4R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP4R                   TAMP_BKP4R_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Serial Peripheral Interface (SPI)                   */
+/*                                                                            */
+/******************************************************************************/
+/*
+ * @brief Specific device feature definitions (not present on all devices in the STM32G0 series)
+ */
+#define SPI_I2S_SUPPORT                       /*!< I2S support */
+
+/*******************  Bit definition for SPI_CR1 register  ********************/
+#define SPI_CR1_CPHA_Pos            (0U)
+#define SPI_CR1_CPHA_Msk            (0x1UL << SPI_CR1_CPHA_Pos)                /*!< 0x00000001 */
+#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           /*!<Clock Phase      */
+#define SPI_CR1_CPOL_Pos            (1U)
+#define SPI_CR1_CPOL_Msk            (0x1UL << SPI_CR1_CPOL_Pos)                /*!< 0x00000002 */
+#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           /*!<Clock Polarity   */
+#define SPI_CR1_MSTR_Pos            (2U)
+#define SPI_CR1_MSTR_Msk            (0x1UL << SPI_CR1_MSTR_Pos)                /*!< 0x00000004 */
+#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           /*!<Master Selection */
+
+#define SPI_CR1_BR_Pos              (3U)
+#define SPI_CR1_BR_Msk              (0x7UL << SPI_CR1_BR_Pos)                  /*!< 0x00000038 */
+#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             /*!<BR[2:0] bits (Baud Rate Control) */
+#define SPI_CR1_BR_0                (0x1UL << SPI_CR1_BR_Pos)                  /*!< 0x00000008 */
+#define SPI_CR1_BR_1                (0x2UL << SPI_CR1_BR_Pos)                  /*!< 0x00000010 */
+#define SPI_CR1_BR_2                (0x4UL << SPI_CR1_BR_Pos)                  /*!< 0x00000020 */
+
+#define SPI_CR1_SPE_Pos             (6U)
+#define SPI_CR1_SPE_Msk             (0x1UL << SPI_CR1_SPE_Pos)                 /*!< 0x00000040 */
+#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            /*!<SPI Enable                          */
+#define SPI_CR1_LSBFIRST_Pos        (7U)
+#define SPI_CR1_LSBFIRST_Msk        (0x1UL << SPI_CR1_LSBFIRST_Pos)            /*!< 0x00000080 */
+#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       /*!<Frame Format                        */
+#define SPI_CR1_SSI_Pos             (8U)
+#define SPI_CR1_SSI_Msk             (0x1UL << SPI_CR1_SSI_Pos)                 /*!< 0x00000100 */
+#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            /*!<Internal slave select               */
+#define SPI_CR1_SSM_Pos             (9U)
+#define SPI_CR1_SSM_Msk             (0x1UL << SPI_CR1_SSM_Pos)                 /*!< 0x00000200 */
+#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            /*!<Software slave management           */
+#define SPI_CR1_RXONLY_Pos          (10U)
+#define SPI_CR1_RXONLY_Msk          (0x1UL << SPI_CR1_RXONLY_Pos)              /*!< 0x00000400 */
+#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         /*!<Receive only                        */
+#define SPI_CR1_CRCL_Pos            (11U)
+#define SPI_CR1_CRCL_Msk            (0x1UL << SPI_CR1_CRCL_Pos)                /*!< 0x00000800 */
+#define SPI_CR1_CRCL                SPI_CR1_CRCL_Msk                           /*!< CRC Length */
+#define SPI_CR1_CRCNEXT_Pos         (12U)
+#define SPI_CR1_CRCNEXT_Msk         (0x1UL << SPI_CR1_CRCNEXT_Pos)             /*!< 0x00001000 */
+#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        /*!<Transmit CRC next                   */
+#define SPI_CR1_CRCEN_Pos           (13U)
+#define SPI_CR1_CRCEN_Msk           (0x1UL << SPI_CR1_CRCEN_Pos)               /*!< 0x00002000 */
+#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          /*!<Hardware CRC calculation enable     */
+#define SPI_CR1_BIDIOE_Pos          (14U)
+#define SPI_CR1_BIDIOE_Msk          (0x1UL << SPI_CR1_BIDIOE_Pos)              /*!< 0x00004000 */
+#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         /*!<Output enable in bidirectional mode */
+#define SPI_CR1_BIDIMODE_Pos        (15U)
+#define SPI_CR1_BIDIMODE_Msk        (0x1UL << SPI_CR1_BIDIMODE_Pos)            /*!< 0x00008000 */
+#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       /*!<Bidirectional data mode enable      */
+
+/*******************  Bit definition for SPI_CR2 register  ********************/
+#define SPI_CR2_RXDMAEN_Pos         (0U)
+#define SPI_CR2_RXDMAEN_Msk         (0x1UL << SPI_CR2_RXDMAEN_Pos)             /*!< 0x00000001 */
+#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        /*!< Rx Buffer DMA Enable */
+#define SPI_CR2_TXDMAEN_Pos         (1U)
+#define SPI_CR2_TXDMAEN_Msk         (0x1UL << SPI_CR2_TXDMAEN_Pos)             /*!< 0x00000002 */
+#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        /*!< Tx Buffer DMA Enable */
+#define SPI_CR2_SSOE_Pos            (2U)
+#define SPI_CR2_SSOE_Msk            (0x1UL << SPI_CR2_SSOE_Pos)                /*!< 0x00000004 */
+#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           /*!< SS Output Enable */
+#define SPI_CR2_NSSP_Pos            (3U)
+#define SPI_CR2_NSSP_Msk            (0x1UL << SPI_CR2_NSSP_Pos)                /*!< 0x00000008 */
+#define SPI_CR2_NSSP                SPI_CR2_NSSP_Msk                           /*!< NSS pulse management Enable */
+#define SPI_CR2_FRF_Pos             (4U)
+#define SPI_CR2_FRF_Msk             (0x1UL << SPI_CR2_FRF_Pos)                 /*!< 0x00000010 */
+#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            /*!< Frame Format Enable */
+#define SPI_CR2_ERRIE_Pos           (5U)
+#define SPI_CR2_ERRIE_Msk           (0x1UL << SPI_CR2_ERRIE_Pos)               /*!< 0x00000020 */
+#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          /*!< Error Interrupt Enable */
+#define SPI_CR2_RXNEIE_Pos          (6U)
+#define SPI_CR2_RXNEIE_Msk          (0x1UL << SPI_CR2_RXNEIE_Pos)              /*!< 0x00000040 */
+#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         /*!< RX buffer Not Empty Interrupt Enable */
+#define SPI_CR2_TXEIE_Pos           (7U)
+#define SPI_CR2_TXEIE_Msk           (0x1UL << SPI_CR2_TXEIE_Pos)               /*!< 0x00000080 */
+#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          /*!< Tx buffer Empty Interrupt Enable */
+#define SPI_CR2_DS_Pos              (8U)
+#define SPI_CR2_DS_Msk              (0xFUL << SPI_CR2_DS_Pos)                  /*!< 0x00000F00 */
+#define SPI_CR2_DS                  SPI_CR2_DS_Msk                             /*!< DS[3:0] Data Size */
+#define SPI_CR2_DS_0                (0x1UL << SPI_CR2_DS_Pos)                  /*!< 0x00000100 */
+#define SPI_CR2_DS_1                (0x2UL << SPI_CR2_DS_Pos)                  /*!< 0x00000200 */
+#define SPI_CR2_DS_2                (0x4UL << SPI_CR2_DS_Pos)                  /*!< 0x00000400 */
+#define SPI_CR2_DS_3                (0x8UL << SPI_CR2_DS_Pos)                  /*!< 0x00000800 */
+#define SPI_CR2_FRXTH_Pos           (12U)
+#define SPI_CR2_FRXTH_Msk           (0x1UL << SPI_CR2_FRXTH_Pos)               /*!< 0x00001000 */
+#define SPI_CR2_FRXTH               SPI_CR2_FRXTH_Msk                          /*!< FIFO reception Threshold */
+#define SPI_CR2_LDMARX_Pos          (13U)
+#define SPI_CR2_LDMARX_Msk          (0x1UL << SPI_CR2_LDMARX_Pos)              /*!< 0x00002000 */
+#define SPI_CR2_LDMARX              SPI_CR2_LDMARX_Msk                         /*!< Last DMA transfer for reception */
+#define SPI_CR2_LDMATX_Pos          (14U)
+#define SPI_CR2_LDMATX_Msk          (0x1UL << SPI_CR2_LDMATX_Pos)              /*!< 0x00004000 */
+#define SPI_CR2_LDMATX              SPI_CR2_LDMATX_Msk                         /*!< Last DMA transfer for transmission */
+
+/********************  Bit definition for SPI_SR register  ********************/
+#define SPI_SR_RXNE_Pos             (0U)
+#define SPI_SR_RXNE_Msk             (0x1UL << SPI_SR_RXNE_Pos)                 /*!< 0x00000001 */
+#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            /*!< Receive buffer Not Empty */
+#define SPI_SR_TXE_Pos              (1U)
+#define SPI_SR_TXE_Msk              (0x1UL << SPI_SR_TXE_Pos)                  /*!< 0x00000002 */
+#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             /*!< Transmit buffer Empty */
+#define SPI_SR_CHSIDE_Pos           (2U)
+#define SPI_SR_CHSIDE_Msk           (0x1UL << SPI_SR_CHSIDE_Pos)               /*!< 0x00000004 */
+#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          /*!< Channel side */
+#define SPI_SR_UDR_Pos              (3U)
+#define SPI_SR_UDR_Msk              (0x1UL << SPI_SR_UDR_Pos)                  /*!< 0x00000008 */
+#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             /*!< Underrun flag */
+#define SPI_SR_CRCERR_Pos           (4U)
+#define SPI_SR_CRCERR_Msk           (0x1UL << SPI_SR_CRCERR_Pos)               /*!< 0x00000010 */
+#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          /*!< CRC Error flag */
+#define SPI_SR_MODF_Pos             (5U)
+#define SPI_SR_MODF_Msk             (0x1UL << SPI_SR_MODF_Pos)                 /*!< 0x00000020 */
+#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            /*!< Mode fault */
+#define SPI_SR_OVR_Pos              (6U)
+#define SPI_SR_OVR_Msk              (0x1UL << SPI_SR_OVR_Pos)                  /*!< 0x00000040 */
+#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             /*!< Overrun flag */
+#define SPI_SR_BSY_Pos              (7U)
+#define SPI_SR_BSY_Msk              (0x1UL << SPI_SR_BSY_Pos)                  /*!< 0x00000080 */
+#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             /*!< Busy flag */
+#define SPI_SR_FRE_Pos              (8U)
+#define SPI_SR_FRE_Msk              (0x1UL << SPI_SR_FRE_Pos)                  /*!< 0x00000100 */
+#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             /*!< TI frame format error */
+#define SPI_SR_FRLVL_Pos            (9U)
+#define SPI_SR_FRLVL_Msk            (0x3UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000600 */
+#define SPI_SR_FRLVL                SPI_SR_FRLVL_Msk                           /*!< FIFO Reception Level */
+#define SPI_SR_FRLVL_0              (0x1UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000200 */
+#define SPI_SR_FRLVL_1              (0x2UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000400 */
+#define SPI_SR_FTLVL_Pos            (11U)
+#define SPI_SR_FTLVL_Msk            (0x3UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001800 */
+#define SPI_SR_FTLVL                SPI_SR_FTLVL_Msk                           /*!< FIFO Transmission Level */
+#define SPI_SR_FTLVL_0              (0x1UL << SPI_SR_FTLVL_Pos)                /*!< 0x00000800 */
+#define SPI_SR_FTLVL_1              (0x2UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001000 */
+
+/********************  Bit definition for SPI_DR register  ********************/
+#define SPI_DR_DR_Pos               (0U)
+#define SPI_DR_DR_Msk               (0xFFFFUL << SPI_DR_DR_Pos)                /*!< 0x0000FFFF */
+#define SPI_DR_DR                   SPI_DR_DR_Msk                              /*!<Data Register           */
+
+/*******************  Bit definition for SPI_CRCPR register  ******************/
+#define SPI_CRCPR_CRCPOLY_Pos       (0U)
+#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)        /*!< 0x0000FFFF */
+#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      /*!<CRC polynomial register */
+
+/******************  Bit definition for SPI_RXCRCR register  ******************/
+#define SPI_RXCRCR_RXCRC_Pos        (0U)
+#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       /*!<Rx CRC Register         */
+
+/******************  Bit definition for SPI_TXCRCR register  ******************/
+#define SPI_TXCRCR_TXCRC_Pos        (0U)
+#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       /*!<Tx CRC Register         */
+
+/******************  Bit definition for SPI_I2SCFGR register  *****************/
+#define SPI_I2SCFGR_CHLEN_Pos       (0U)
+#define SPI_I2SCFGR_CHLEN_Msk       (0x1UL << SPI_I2SCFGR_CHLEN_Pos)           /*!< 0x00000001 */
+#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      /*!<Channel length (number of bits per audio channel) */
+#define SPI_I2SCFGR_DATLEN_Pos      (1U)
+#define SPI_I2SCFGR_DATLEN_Msk      (0x3UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000006 */
+#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     /*!<DATLEN[1:0] bits (Data length to be transferred) */
+#define SPI_I2SCFGR_DATLEN_0        (0x1UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000002 */
+#define SPI_I2SCFGR_DATLEN_1        (0x2UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000004 */
+#define SPI_I2SCFGR_CKPOL_Pos       (3U)
+#define SPI_I2SCFGR_CKPOL_Msk       (0x1UL << SPI_I2SCFGR_CKPOL_Pos)           /*!< 0x00000008 */
+#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      /*!<steady state clock polarity */
+#define SPI_I2SCFGR_I2SSTD_Pos      (4U)
+#define SPI_I2SCFGR_I2SSTD_Msk      (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000030 */
+#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     /*!<I2SSTD[1:0] bits (I2S standard selection) */
+#define SPI_I2SCFGR_I2SSTD_0        (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000010 */
+#define SPI_I2SCFGR_I2SSTD_1        (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000020 */
+#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)
+#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)         /*!< 0x00000080 */
+#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    /*!<PCM frame synchronization */
+#define SPI_I2SCFGR_I2SCFG_Pos      (8U)
+#define SPI_I2SCFGR_I2SCFG_Msk      (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000300 */
+#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     /*!<I2SCFG[1:0] bits (I2S configuration mode) */
+#define SPI_I2SCFGR_I2SCFG_0        (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000100 */
+#define SPI_I2SCFGR_I2SCFG_1        (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000200 */
+#define SPI_I2SCFGR_I2SE_Pos        (10U)
+#define SPI_I2SCFGR_I2SE_Msk        (0x1UL << SPI_I2SCFGR_I2SE_Pos)            /*!< 0x00000400 */
+#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       /*!<I2S Enable */
+#define SPI_I2SCFGR_I2SMOD_Pos      (11U)
+#define SPI_I2SCFGR_I2SMOD_Msk      (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)          /*!< 0x00000800 */
+#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     /*!<I2S mode selection */
+#define SPI_I2SCFGR_ASTRTEN_Pos     (12U)
+#define SPI_I2SCFGR_ASTRTEN_Msk     (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)         /*!< 0x00001000 */
+#define SPI_I2SCFGR_ASTRTEN         SPI_I2SCFGR_ASTRTEN_Msk                    /*!<Asynchronous start enable */
+
+/******************  Bit definition for SPI_I2SPR register  *******************/
+#define SPI_I2SPR_I2SDIV_Pos        (0U)
+#define SPI_I2SPR_I2SDIV_Msk        (0xFFUL << SPI_I2SPR_I2SDIV_Pos)           /*!< 0x000000FF */
+#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       /*!<I2S Linear prescaler */
+#define SPI_I2SPR_ODD_Pos           (8U)
+#define SPI_I2SPR_ODD_Msk           (0x1UL << SPI_I2SPR_ODD_Pos)               /*!< 0x00000100 */
+#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          /*!<Odd factor for the prescaler */
+#define SPI_I2SPR_MCKOE_Pos         (9U)
+#define SPI_I2SPR_MCKOE_Msk         (0x1UL << SPI_I2SPR_MCKOE_Pos)             /*!< 0x00000200 */
+#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        /*!<Master Clock Output Enable */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 SYSCFG                                     */
+/*                                                                            */
+/******************************************************************************/
+#define SYSCFG_CDEN_SUPPORT
+/*****************  Bit definition for SYSCFG_CFGR1 register  ****************/
+#define SYSCFG_CFGR1_MEM_MODE_Pos             (0U)
+#define SYSCFG_CFGR1_MEM_MODE_Msk             (0x3UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000003 */
+#define SYSCFG_CFGR1_MEM_MODE                 SYSCFG_CFGR1_MEM_MODE_Msk            /*!< SYSCFG_Memory Remap Config */
+#define SYSCFG_CFGR1_MEM_MODE_0               (0x1UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000001 */
+#define SYSCFG_CFGR1_MEM_MODE_1               (0x2UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000002 */
+#define SYSCFG_CFGR1_PA11_RMP_Pos             (3U)
+#define SYSCFG_CFGR1_PA11_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA11_RMP_Pos) /*!< 0x00000008 */
+#define SYSCFG_CFGR1_PA11_RMP                 SYSCFG_CFGR1_PA11_RMP_Msk            /*!< PA11 Remap */
+#define SYSCFG_CFGR1_PA12_RMP_Pos             (4U)
+#define SYSCFG_CFGR1_PA12_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA12_RMP_Pos) /*!< 0x00000010 */
+#define SYSCFG_CFGR1_PA12_RMP                 SYSCFG_CFGR1_PA12_RMP_Msk            /*!< PA12 Remap */
+#define SYSCFG_CFGR1_IR_POL_Pos               (5U)
+#define SYSCFG_CFGR1_IR_POL_Msk               (0x1UL << SYSCFG_CFGR1_IR_POL_Pos) /*!< 0x00000020 */
+#define SYSCFG_CFGR1_IR_POL                   SYSCFG_CFGR1_IR_POL_Msk            /*!< IROut Polarity Selection */
+#define SYSCFG_CFGR1_IR_MOD_Pos               (6U)
+#define SYSCFG_CFGR1_IR_MOD_Msk               (0x3UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x000000C0 */
+#define SYSCFG_CFGR1_IR_MOD                   SYSCFG_CFGR1_IR_MOD_Msk            /*!< IRDA Modulation Envelope signal source selection */
+#define SYSCFG_CFGR1_IR_MOD_0                 (0x1UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000040 */
+#define SYSCFG_CFGR1_IR_MOD_1                 (0x2UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000080 */
+#define SYSCFG_CFGR1_BOOSTEN_Pos              (8U)
+#define SYSCFG_CFGR1_BOOSTEN_Msk              (0x1UL << SYSCFG_CFGR1_BOOSTEN_Pos) /*!< 0x00000100 */
+#define SYSCFG_CFGR1_BOOSTEN                  SYSCFG_CFGR1_BOOSTEN_Msk            /*!< I/O analog switch voltage booster enable */
+#define SYSCFG_CFGR1_UCPD1_STROBE_Pos         (9U)
+#define SYSCFG_CFGR1_UCPD1_STROBE_Msk         (0x1UL << SYSCFG_CFGR1_UCPD1_STROBE_Pos) /*!< 0x00000200 */
+#define SYSCFG_CFGR1_UCPD1_STROBE             SYSCFG_CFGR1_UCPD1_STROBE_Msk            /*!< Strobe signal bit for UCPD1 */
+#define SYSCFG_CFGR1_UCPD2_STROBE_Pos         (10U)
+#define SYSCFG_CFGR1_UCPD2_STROBE_Msk         (0x1UL << SYSCFG_CFGR1_UCPD2_STROBE_Pos) /*!< 0x00000400 */
+#define SYSCFG_CFGR1_UCPD2_STROBE             SYSCFG_CFGR1_UCPD2_STROBE_Msk            /*!< Strobe signal bit for UCPD2 */
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Pos          (16U)
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB6_FMP_Pos)  /*!< 0x00010000 */
+#define SYSCFG_CFGR1_I2C_PB6_FMP              SYSCFG_CFGR1_I2C_PB6_FMP_Msk             /*!< I2C PB6 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Pos          (17U)
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB7_FMP_Pos)  /*!< 0x00020000 */
+#define SYSCFG_CFGR1_I2C_PB7_FMP              SYSCFG_CFGR1_I2C_PB7_FMP_Msk             /*!< I2C PB7 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Pos          (18U)
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB8_FMP_Pos)  /*!< 0x00040000 */
+#define SYSCFG_CFGR1_I2C_PB8_FMP              SYSCFG_CFGR1_I2C_PB8_FMP_Msk             /*!< I2C PB8 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Pos          (19U)
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB9_FMP_Pos)  /*!< 0x00080000 */
+#define SYSCFG_CFGR1_I2C_PB9_FMP              SYSCFG_CFGR1_I2C_PB9_FMP_Msk             /*!< I2C PB9 Fast mode plus */
+#define SYSCFG_CFGR1_I2C1_FMP_Pos             (20U)
+#define SYSCFG_CFGR1_I2C1_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C1_FMP_Pos)     /*!< 0x00100000 */
+#define SYSCFG_CFGR1_I2C1_FMP                 SYSCFG_CFGR1_I2C1_FMP_Msk                /*!< Enable Fast Mode Plus on PB10, PB11, PF6 and PF7  */
+#define SYSCFG_CFGR1_I2C2_FMP_Pos             (21U)
+#define SYSCFG_CFGR1_I2C2_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C2_FMP_Pos)     /*!< 0x00200000 */
+#define SYSCFG_CFGR1_I2C2_FMP                 SYSCFG_CFGR1_I2C2_FMP_Msk                /*!< Enable I2C2 Fast mode plus  */
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Pos          (22U)
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PA9_FMP_Pos)  /*!< 0x00400000 */
+#define SYSCFG_CFGR1_I2C_PA9_FMP              SYSCFG_CFGR1_I2C_PA9_FMP_Msk             /*!< Enable Fast Mode Plus on PA9  */
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Pos         (23U)
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Msk         (0x1UL << SYSCFG_CFGR1_I2C_PA10_FMP_Pos) /*!< 0x00800000 */
+#define SYSCFG_CFGR1_I2C_PA10_FMP             SYSCFG_CFGR1_I2C_PA10_FMP_Msk            /*!< Enable Fast Mode Plus on PA10 */
+#define SYSCFG_CFGR1_I2C3_FMP_Pos             (24U)
+#define SYSCFG_CFGR1_I2C3_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C3_FMP_Pos)     /*!< 0x01000000 */
+#define SYSCFG_CFGR1_I2C3_FMP                 SYSCFG_CFGR1_I2C3_FMP_Msk                /*!< Enable I2C3 Fast mode plus  */
+
+/******************  Bit definition for SYSCFG_CFGR2 register  ****************/
+#define SYSCFG_CFGR2_CLL_Pos                  (0U)
+#define SYSCFG_CFGR2_CLL_Msk                  (0x1UL << SYSCFG_CFGR2_CLL_Pos)   /*!< 0x00000001 */
+#define SYSCFG_CFGR2_CLL                      SYSCFG_CFGR2_CLL_Msk              /*!< Enables and locks the LOCKUP (Hardfault) output of CortexM0 with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_SPL_Pos                  (1U)
+#define SYSCFG_CFGR2_SPL_Msk                  (0x1UL << SYSCFG_CFGR2_SPL_Pos)   /*!< 0x00000002 */
+#define SYSCFG_CFGR2_SPL                      SYSCFG_CFGR2_SPL_Msk              /*!< Enables and locks the SRAM_PARITY error signal with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_PVDL_Pos                 (2U)
+#define SYSCFG_CFGR2_PVDL_Msk                 (0x1UL << SYSCFG_CFGR2_PVDL_Pos)  /*!< 0x00000004 */
+#define SYSCFG_CFGR2_PVDL                     SYSCFG_CFGR2_PVDL_Msk             /*!< Enables and locks the PVD connection with Timer1 Break Input and also the PVD_EN and PVDSEL[2:0] bits of the Power Control Interface */
+#define SYSCFG_CFGR2_ECCL_Pos                 (3U)
+#define SYSCFG_CFGR2_ECCL_Msk                 (0x1UL << SYSCFG_CFGR2_ECCL_Pos)  /*!< 0x00000008 */
+#define SYSCFG_CFGR2_ECCL                     SYSCFG_CFGR2_ECCL_Msk             /*!< ECCL */
+#define SYSCFG_CFGR2_SPF_Pos                  (8U)
+#define SYSCFG_CFGR2_SPF_Msk                  (0x1UL << SYSCFG_CFGR2_SPF_Pos)   /*!< 0x00000100 */
+#define SYSCFG_CFGR2_SPF                      SYSCFG_CFGR2_SPF_Msk              /*!< SRAM Parity error flag */
+#define SYSCFG_CFGR2_SRAM_PE                  SYSCFG_CFGR2_SPF                  /*!< SRAM Parity error flag (define maintained for legacy purpose) */
+
+#define SYSCFG_CFGR2_PA1_CDEN_Pos             (16U)
+#define SYSCFG_CFGR2_PA1_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA1_CDEN_Pos)   /* 0x00010000 */
+#define SYSCFG_CFGR2_PA1_CDEN                 SYSCFG_CFGR2_PA1_CDEN_Msk              /*!< PA[1] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA3_CDEN_Pos             (17U)
+#define SYSCFG_CFGR2_PA3_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA3_CDEN_Pos)   /* 0x00020000 */
+#define SYSCFG_CFGR2_PA3_CDEN                 SYSCFG_CFGR2_PA3_CDEN_Msk              /*!< PA[3] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA5_CDEN_Pos             (18U)
+#define SYSCFG_CFGR2_PA5_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA5_CDEN_Pos)   /* 0x00040000 */
+#define SYSCFG_CFGR2_PA5_CDEN                 SYSCFG_CFGR2_PA5_CDEN_Msk              /*!< PA[5] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA6_CDEN_Pos             (19U)
+#define SYSCFG_CFGR2_PA6_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA6_CDEN_Pos)   /* 0x00080000 */
+#define SYSCFG_CFGR2_PA6_CDEN                 SYSCFG_CFGR2_PA6_CDEN_Msk              /*!< PA[6] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA13_CDEN_Pos            (20U)
+#define SYSCFG_CFGR2_PA13_CDEN_Msk            (0x1UL << SYSCFG_CFGR2_PA13_CDEN_Pos)  /* 0x00100000 */
+#define SYSCFG_CFGR2_PA13_CDEN                 SYSCFG_CFGR2_PA13_CDEN_Msk            /*!< PA[13] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB0_CDEN_Pos             (21U)
+#define SYSCFG_CFGR2_PB0_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB0_CDEN_Pos)   /* 0x00200000 */
+#define SYSCFG_CFGR2_PB0_CDEN                 SYSCFG_CFGR2_PB0_CDEN_Msk              /*!< PB[0] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB1_CDEN_Pos             (22U)
+#define SYSCFG_CFGR2_PB1_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB1_CDEN_Pos)   /* 0x00400000 */
+#define SYSCFG_CFGR2_PB1_CDEN                 SYSCFG_CFGR2_PB1_CDEN_Msk              /*!< PB[1] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB2_CDEN_Pos             (23U)
+#define SYSCFG_CFGR2_PB2_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB2_CDEN_Pos)   /* 0x00800000 */
+#define SYSCFG_CFGR2_PB2_CDEN                 SYSCFG_CFGR2_PB2_CDEN_Msk              /*!< PB[2] Clamping Diode Enable */
+/*****************  Bit definition for SYSCFG_ITLINEx ISR Wrapper register  ****************/
+#define SYSCFG_ITLINE0_SR_EWDG_Pos            (0U)
+#define SYSCFG_ITLINE0_SR_EWDG_Msk            (0x1UL << SYSCFG_ITLINE0_SR_EWDG_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE0_SR_EWDG                SYSCFG_ITLINE0_SR_EWDG_Msk       /*!< EWDG interrupt */
+#define SYSCFG_ITLINE1_SR_PVDOUT_Pos          (0U)
+#define SYSCFG_ITLINE1_SR_PVDOUT_Msk          (0x1UL << SYSCFG_ITLINE1_SR_PVDOUT_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE1_SR_PVDOUT              SYSCFG_ITLINE1_SR_PVDOUT_Msk     /*!< Power voltage detection -> exti[16] Interrupt */
+#define SYSCFG_ITLINE1_SR_PVMOUT_Pos          (1U)
+#define SYSCFG_ITLINE1_SR_PVMOUT_Msk          (0x1UL << SYSCFG_ITLINE1_SR_PVMOUT_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE1_SR_PVMOUT              SYSCFG_ITLINE1_SR_PVMOUT_Msk     /*!< VDDUSB Power voltage monitor -> exti[34] Interrupt */
+#define SYSCFG_ITLINE2_SR_TAMPER_Pos          (0U)
+#define SYSCFG_ITLINE2_SR_TAMPER_Msk          (0x1UL << SYSCFG_ITLINE2_SR_TAMPER_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE2_SR_TAMPER              SYSCFG_ITLINE2_SR_TAMPER_Msk     /*!< TAMPER -> exti[21] interrupt */
+#define SYSCFG_ITLINE2_SR_RTC_Pos             (1U)
+#define SYSCFG_ITLINE2_SR_RTC_Msk             (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE2_SR_RTC                 SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos       (0U)
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC           SYSCFG_ITLINE3_SR_FLASH_ECC_Msk  /*!< Flash ITF ECC interrupt */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos       (1U)
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF           SYSCFG_ITLINE3_SR_FLASH_ITF_Msk  /*!< FLASH ITF interrupt */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos        (0U)
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk        (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL            SYSCFG_ITLINE4_SR_CLK_CTRL_Msk   /*!< RCC interrupt */
+#define SYSCFG_ITLINE4_SR_CRS_Pos             (1U)
+#define SYSCFG_ITLINE4_SR_CRS_Msk             (0x1UL << SYSCFG_ITLINE4_SR_CRS_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE4_SR_CRS                 SYSCFG_ITLINE4_SR_CRS_Msk            /*!< CRS interrupt */
+#define SYSCFG_ITLINE5_SR_EXTI0_Pos           (0U)
+#define SYSCFG_ITLINE5_SR_EXTI0_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE5_SR_EXTI0               SYSCFG_ITLINE5_SR_EXTI0_Msk      /*!< External Interrupt 0 */
+#define SYSCFG_ITLINE5_SR_EXTI1_Pos           (1U)
+#define SYSCFG_ITLINE5_SR_EXTI1_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE5_SR_EXTI1               SYSCFG_ITLINE5_SR_EXTI1_Msk      /*!< External Interrupt 1 */
+#define SYSCFG_ITLINE6_SR_EXTI2_Pos           (0U)
+#define SYSCFG_ITLINE6_SR_EXTI2_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE6_SR_EXTI2               SYSCFG_ITLINE6_SR_EXTI2_Msk      /*!< External Interrupt 2 */
+#define SYSCFG_ITLINE6_SR_EXTI3_Pos           (1U)
+#define SYSCFG_ITLINE6_SR_EXTI3_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE6_SR_EXTI3               SYSCFG_ITLINE6_SR_EXTI3_Msk      /*!< External Interrupt 3 */
+#define SYSCFG_ITLINE7_SR_EXTI4_Pos           (0U)
+#define SYSCFG_ITLINE7_SR_EXTI4_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE7_SR_EXTI4               SYSCFG_ITLINE7_SR_EXTI4_Msk      /*!< External Interrupt 4 */
+#define SYSCFG_ITLINE7_SR_EXTI5_Pos           (1U)
+#define SYSCFG_ITLINE7_SR_EXTI5_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE7_SR_EXTI5               SYSCFG_ITLINE7_SR_EXTI5_Msk      /*!< External Interrupt 5 */
+#define SYSCFG_ITLINE7_SR_EXTI6_Pos           (2U)
+#define SYSCFG_ITLINE7_SR_EXTI6_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE7_SR_EXTI6               SYSCFG_ITLINE7_SR_EXTI6_Msk      /*!< External Interrupt 6 */
+#define SYSCFG_ITLINE7_SR_EXTI7_Pos           (3U)
+#define SYSCFG_ITLINE7_SR_EXTI7_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE7_SR_EXTI7               SYSCFG_ITLINE7_SR_EXTI7_Msk      /*!< External Interrupt 7 */
+#define SYSCFG_ITLINE7_SR_EXTI8_Pos           (4U)
+#define SYSCFG_ITLINE7_SR_EXTI8_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE7_SR_EXTI8               SYSCFG_ITLINE7_SR_EXTI8_Msk      /*!< External Interrupt 8 */
+#define SYSCFG_ITLINE7_SR_EXTI9_Pos           (5U)
+#define SYSCFG_ITLINE7_SR_EXTI9_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */
+#define SYSCFG_ITLINE7_SR_EXTI9               SYSCFG_ITLINE7_SR_EXTI9_Msk      /*!< External Interrupt 9 */
+#define SYSCFG_ITLINE7_SR_EXTI10_Pos          (6U)
+#define SYSCFG_ITLINE7_SR_EXTI10_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */
+#define SYSCFG_ITLINE7_SR_EXTI10              SYSCFG_ITLINE7_SR_EXTI10_Msk     /*!< External Interrupt 10 */
+#define SYSCFG_ITLINE7_SR_EXTI11_Pos          (7U)
+#define SYSCFG_ITLINE7_SR_EXTI11_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */
+#define SYSCFG_ITLINE7_SR_EXTI11              SYSCFG_ITLINE7_SR_EXTI11_Msk     /*!< External Interrupt 11 */
+#define SYSCFG_ITLINE7_SR_EXTI12_Pos          (8U)
+#define SYSCFG_ITLINE7_SR_EXTI12_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */
+#define SYSCFG_ITLINE7_SR_EXTI12              SYSCFG_ITLINE7_SR_EXTI12_Msk     /*!< External Interrupt 12 */
+#define SYSCFG_ITLINE7_SR_EXTI13_Pos          (9U)
+#define SYSCFG_ITLINE7_SR_EXTI13_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */
+#define SYSCFG_ITLINE7_SR_EXTI13              SYSCFG_ITLINE7_SR_EXTI13_Msk     /*!< External Interrupt 13 */
+#define SYSCFG_ITLINE7_SR_EXTI14_Pos          (10U)
+#define SYSCFG_ITLINE7_SR_EXTI14_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */
+#define SYSCFG_ITLINE7_SR_EXTI14              SYSCFG_ITLINE7_SR_EXTI14_Msk     /*!< External Interrupt 14 */
+#define SYSCFG_ITLINE7_SR_EXTI15_Pos          (11U)
+#define SYSCFG_ITLINE7_SR_EXTI15_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */
+#define SYSCFG_ITLINE7_SR_EXTI15              SYSCFG_ITLINE7_SR_EXTI15_Msk     /*!< External Interrupt 15 */
+#define SYSCFG_ITLINE8_SR_UCPD1_Pos           (0U)
+#define SYSCFG_ITLINE8_SR_UCPD1_Msk           (0x1UL << SYSCFG_ITLINE8_SR_UCPD1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE8_SR_UCPD1               SYSCFG_ITLINE8_SR_UCPD1_Msk       /*!< UCPD1 -> exti[32] Interrupt */
+#define SYSCFG_ITLINE8_SR_UCPD2_Pos           (1U)
+#define SYSCFG_ITLINE8_SR_UCPD2_Msk           (0x1UL << SYSCFG_ITLINE8_SR_UCPD2_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE8_SR_UCPD2               SYSCFG_ITLINE8_SR_UCPD2_Msk       /*!< UCPD2 -> exti[33] Interrupt */
+#define SYSCFG_ITLINE8_SR_USB_Pos             (2U)
+#define SYSCFG_ITLINE8_SR_USB_Msk             (0x1UL << SYSCFG_ITLINE8_SR_USB_Pos)   /*!< 0x00000004 */
+#define SYSCFG_ITLINE8_SR_USB                 SYSCFG_ITLINE8_SR_USB_Msk              /*!< USB Interrupt */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos        (0U)
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk        (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1            SYSCFG_ITLINE9_SR_DMA1_CH1_Msk   /*!< DMA1 Channel 1 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos       (0U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2           SYSCFG_ITLINE10_SR_DMA1_CH2_Msk  /*!< DMA1 Channel 2 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos       (1U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3           SYSCFG_ITLINE10_SR_DMA1_CH3_Msk  /*!< DMA2 Channel 3 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos        (0U)
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk        (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE11_SR_DMAMUX1            SYSCFG_ITLINE11_SR_DMAMUX1_Msk    /*!< DMAMUX Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos       (1U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4           SYSCFG_ITLINE11_SR_DMA1_CH4_Msk  /*!< DMA1 Channel 4 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos       (2U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5           SYSCFG_ITLINE11_SR_DMA1_CH5_Msk  /*!< DMA1 Channel 5 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH6_Pos       (3U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH6_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH6_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH6           SYSCFG_ITLINE11_SR_DMA1_CH6_Msk  /*!< DMA1 Channel 6 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH7_Pos       (4U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH7_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH7_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH7           SYSCFG_ITLINE11_SR_DMA1_CH7_Msk  /*!< DMA1 Channel 7 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA2_CH1_Pos       (5U)
+#define SYSCFG_ITLINE11_SR_DMA2_CH1_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH1_Pos) /*!< 0x00000020 */
+#define SYSCFG_ITLINE11_SR_DMA2_CH1           SYSCFG_ITLINE11_SR_DMA2_CH1_Msk   /*!< DMA2 Channel 1 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA2_CH2_Pos       (6U)
+#define SYSCFG_ITLINE11_SR_DMA2_CH2_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH2_Pos) /*!< 0x00000040 */
+#define SYSCFG_ITLINE11_SR_DMA2_CH2           SYSCFG_ITLINE11_SR_DMA2_CH2_Msk  /*!< DMA2 Channel 2 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA2_CH3_Pos       (7U)
+#define SYSCFG_ITLINE11_SR_DMA2_CH3_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH3_Pos) /*!< 0x00000080 */
+#define SYSCFG_ITLINE11_SR_DMA2_CH3           SYSCFG_ITLINE11_SR_DMA2_CH3_Msk  /*!< DMA2 Channel 3 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA2_CH4_Pos       (8U)
+#define SYSCFG_ITLINE11_SR_DMA2_CH4_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH4_Pos) /*!< 0x00000100 */
+#define SYSCFG_ITLINE11_SR_DMA2_CH4           SYSCFG_ITLINE11_SR_DMA2_CH4_Msk  /*!< DMA2 Channel 4 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA2_CH5_Pos       (9U)
+#define SYSCFG_ITLINE11_SR_DMA2_CH5_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH5_Pos) /*!< 0x00000200 */
+#define SYSCFG_ITLINE11_SR_DMA2_CH5           SYSCFG_ITLINE11_SR_DMA2_CH5_Msk  /*!< DMA2 Channel 5 Interrupt */
+#define SYSCFG_ITLINE12_SR_ADC_Pos            (0U)
+#define SYSCFG_ITLINE12_SR_ADC_Msk            (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE12_SR_ADC                SYSCFG_ITLINE12_SR_ADC_Msk       /*!< ADC Interrupt */
+#define SYSCFG_ITLINE12_SR_COMP1_Pos          (1U)
+#define SYSCFG_ITLINE12_SR_COMP1_Msk          (0x1UL << SYSCFG_ITLINE12_SR_COMP1_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE12_SR_COMP1              SYSCFG_ITLINE12_SR_COMP1_Msk     /*!< COMP1 Interrupt -> exti[17] */
+#define SYSCFG_ITLINE12_SR_COMP2_Pos          (2U)
+#define SYSCFG_ITLINE12_SR_COMP2_Msk          (0x1UL << SYSCFG_ITLINE12_SR_COMP2_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE12_SR_COMP2              SYSCFG_ITLINE12_SR_COMP2_Msk     /*!< COMP2 Interrupt -> exti[18] */
+#define SYSCFG_ITLINE12_SR_COMP3_Pos          (3U)
+#define SYSCFG_ITLINE12_SR_COMP3_Msk          (0x1UL << SYSCFG_ITLINE12_SR_COMP3_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE12_SR_COMP3              SYSCFG_ITLINE12_SR_COMP3_Msk     /*!< COMP3 Interrupt -> exti[20] */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos       (0U)
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU           SYSCFG_ITLINE13_SR_TIM1_CCU_Msk  /*!< TIM1 CCU Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos       (1U)
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG           SYSCFG_ITLINE13_SR_TIM1_TRG_Msk  /*!< TIM1 TRG Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos       (2U)
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD           SYSCFG_ITLINE13_SR_TIM1_UPD_Msk  /*!< TIM1 UPD Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos       (3U)
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK           SYSCFG_ITLINE13_SR_TIM1_BRK_Msk  /*!< TIM1 BRK Interrupt */
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos        (0U)
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk        (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE14_SR_TIM1_CC            SYSCFG_ITLINE14_SR_TIM1_CC_Msk   /*!< TIM1 CC Interrupt */
+#define SYSCFG_ITLINE15_SR_TIM2_GLB_Pos       (0U)
+#define SYSCFG_ITLINE15_SR_TIM2_GLB_Msk       (0x1UL << SYSCFG_ITLINE15_SR_TIM2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE15_SR_TIM2_GLB           SYSCFG_ITLINE15_SR_TIM2_GLB_Msk  /*!< TIM2 GLB Interrupt */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos       (0U)
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk       (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB           SYSCFG_ITLINE16_SR_TIM3_GLB_Msk  /*!< TIM3 GLB Interrupt */
+#define SYSCFG_ITLINE16_SR_TIM4_GLB_Pos       (1U)
+#define SYSCFG_ITLINE16_SR_TIM4_GLB_Msk       (0x1UL << SYSCFG_ITLINE16_SR_TIM4_GLB_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE16_SR_TIM4_GLB           SYSCFG_ITLINE16_SR_TIM4_GLB_Msk  /*!< TIM4 GLB Interrupt */
+#define SYSCFG_ITLINE17_SR_TIM6_GLB_Pos       (0U)
+#define SYSCFG_ITLINE17_SR_TIM6_GLB_Msk       (0x1UL << SYSCFG_ITLINE17_SR_TIM6_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE17_SR_TIM6_GLB           SYSCFG_ITLINE17_SR_TIM6_GLB_Msk  /*!< TIM6 GLB Interrupt */
+#define SYSCFG_ITLINE17_SR_DAC_Pos            (1U)
+#define SYSCFG_ITLINE17_SR_DAC_Msk            (0x1UL << SYSCFG_ITLINE17_SR_DAC_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE17_SR_DAC                SYSCFG_ITLINE17_SR_DAC_Msk       /*!< DAC Interrupt */
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos     (2U)
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk     (0x1UL << SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB         SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk /*!< LPTIM1 -> exti[29] Interrupt */
+#define SYSCFG_ITLINE18_SR_TIM7_GLB_Pos       (0U)
+#define SYSCFG_ITLINE18_SR_TIM7_GLB_Msk       (0x1UL << SYSCFG_ITLINE18_SR_TIM7_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE18_SR_TIM7_GLB           SYSCFG_ITLINE18_SR_TIM7_GLB_Msk  /*!< TIM7 GLB Interrupt */
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos     (1U)
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk     (0x1UL << SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB         SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk /*!< LPTIM2 -> exti[30] Interrupt */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos      (0U)
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk      (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB          SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */
+#define SYSCFG_ITLINE20_SR_TIM15_GLB_Pos      (0U)
+#define SYSCFG_ITLINE20_SR_TIM15_GLB_Msk      (0x1UL << SYSCFG_ITLINE20_SR_TIM15_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE20_SR_TIM15_GLB          SYSCFG_ITLINE20_SR_TIM15_GLB_Msk /*!< TIM15 GLB Interrupt */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos      (0U)
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk      (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB          SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */
+#define SYSCFG_ITLINE21_SR_FDCAN1_IT0_Pos     (1U)
+#define SYSCFG_ITLINE21_SR_FDCAN1_IT0_Msk     (0x1UL << SYSCFG_ITLINE21_SR_FDCAN1_IT0_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE21_SR_FDCAN1_IT0         SYSCFG_ITLINE21_SR_FDCAN1_IT0_Msk  /*!< FDCAN1 IT0 Interrupt */
+#define SYSCFG_ITLINE21_SR_FDCAN2_IT0_Pos     (2U)
+#define SYSCFG_ITLINE21_SR_FDCAN2_IT0_Msk     (0x1UL << SYSCFG_ITLINE21_SR_FDCAN2_IT0_Pos) /*!< 0x00000003 */
+#define SYSCFG_ITLINE21_SR_FDCAN2_IT0         SYSCFG_ITLINE21_SR_FDCAN2_IT0_Msk  /*!< FDCAN2 IT0 Interrupt */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos      (0U)
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk      (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB          SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */
+#define SYSCFG_ITLINE22_SR_FDCAN1_IT1_Pos     (1U)
+#define SYSCFG_ITLINE22_SR_FDCAN1_IT1_Msk     (0x1UL << SYSCFG_ITLINE22_SR_FDCAN1_IT1_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE22_SR_FDCAN1_IT1         SYSCFG_ITLINE22_SR_FDCAN1_IT1_Msk  /*!< FDCAN1 IT1 Interrupt */
+#define SYSCFG_ITLINE22_SR_FDCAN2_IT1_Pos     (2U)
+#define SYSCFG_ITLINE22_SR_FDCAN2_IT1_Msk     (0x1UL << SYSCFG_ITLINE22_SR_FDCAN2_IT1_Pos) /*!< 0x00000003 */
+#define SYSCFG_ITLINE22_SR_FDCAN2_IT1         SYSCFG_ITLINE22_SR_FDCAN2_IT1_Msk  /*!< FDCAN2 IT1 Interrupt */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos       (0U)
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk       (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB           SYSCFG_ITLINE23_SR_I2C1_GLB_Msk  /*!< I2C1 GLB Interrupt -> exti[23] */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos       (0U)
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk       (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB           SYSCFG_ITLINE24_SR_I2C2_GLB_Msk  /*!< I2C2 GLB Interrupt  -> exti[22]*/
+#define SYSCFG_ITLINE24_SR_I2C3_GLB_Pos       (1U)
+#define SYSCFG_ITLINE24_SR_I2C3_GLB_Msk       (0x1UL << SYSCFG_ITLINE24_SR_I2C3_GLB_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE24_SR_I2C3_GLB           SYSCFG_ITLINE24_SR_I2C3_GLB_Msk  /*!< I2C3 GLB Interrupt  -> exti[24]*/
+#define SYSCFG_ITLINE25_SR_SPI1_Pos           (0U)
+#define SYSCFG_ITLINE25_SR_SPI1_Msk           (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE25_SR_SPI1               SYSCFG_ITLINE25_SR_SPI1_Msk      /*!< SPI1 Interrupt */
+#define SYSCFG_ITLINE26_SR_SPI2_Pos           (0U)
+#define SYSCFG_ITLINE26_SR_SPI2_Msk           (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE26_SR_SPI2               SYSCFG_ITLINE26_SR_SPI2_Msk      /*!< SPI2  Interrupt */
+#define SYSCFG_ITLINE26_SR_SPI3_Pos           (1U)
+#define SYSCFG_ITLINE26_SR_SPI3_Msk           (0x1UL << SYSCFG_ITLINE26_SR_SPI3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE26_SR_SPI3               SYSCFG_ITLINE26_SR_SPI3_Msk      /*!< SPI3  Interrupt */
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos     (0U)
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk     (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE27_SR_USART1_GLB         SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos     (0U)
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk     (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE28_SR_USART2_GLB         SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */
+#define SYSCFG_ITLINE28_SR_LPUART2_GLB_Pos    (1U)
+#define SYSCFG_ITLINE28_SR_LPUART2_GLB_Msk    (0x1UL << SYSCFG_ITLINE28_SR_LPUART2_GLB_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE28_SR_LPUART2_GLB        SYSCFG_ITLINE28_SR_LPUART2_GLB_Msk /*!< LPUART2 GLB Interrupt */
+#define SYSCFG_ITLINE29_SR_USART3_GLB_Pos     (0U)
+#define SYSCFG_ITLINE29_SR_USART3_GLB_Msk     (0x1UL << SYSCFG_ITLINE29_SR_USART3_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE29_SR_USART3_GLB         SYSCFG_ITLINE29_SR_USART3_GLB_Msk /*!< USART3 GLB Interrupt */
+#define SYSCFG_ITLINE29_SR_USART4_GLB_Pos     (1U)
+#define SYSCFG_ITLINE29_SR_USART4_GLB_Msk     (0x1UL << SYSCFG_ITLINE29_SR_USART4_GLB_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE29_SR_USART4_GLB         SYSCFG_ITLINE29_SR_USART4_GLB_Msk /*!< USART4 GLB Interrupt */
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos    (2U)
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk    (0x1UL << SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB        SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk /*!< LPUART1 GLB Interrupt -> exti[28] */
+#define SYSCFG_ITLINE29_SR_USART5_GLB_Pos     (3U)
+#define SYSCFG_ITLINE29_SR_USART5_GLB_Msk     (0x1UL << SYSCFG_ITLINE29_SR_USART5_GLB_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE29_SR_USART5_GLB         SYSCFG_ITLINE29_SR_USART5_GLB_Msk /*!< USART5 GLB Interrupt */
+#define SYSCFG_ITLINE29_SR_USART6_GLB_Pos     (4U)
+#define SYSCFG_ITLINE29_SR_USART6_GLB_Msk     (0x1UL << SYSCFG_ITLINE29_SR_USART6_GLB_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE29_SR_USART6_GLB         SYSCFG_ITLINE29_SR_USART6_GLB_Msk /*!< USART6 GLB Interrupt */
+#define SYSCFG_ITLINE30_SR_CEC_Pos            (0U)
+#define SYSCFG_ITLINE30_SR_CEC_Msk            (0x1UL << SYSCFG_ITLINE30_SR_CEC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE30_SR_CEC                SYSCFG_ITLINE30_SR_CEC_Msk       /*!< CEC Interrupt-> exti[27] */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    TIM                                     */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for TIM_CR1 register  ********************/
+#define TIM_CR1_CEN_Pos           (0U)
+#define TIM_CR1_CEN_Msk           (0x1UL << TIM_CR1_CEN_Pos)                   /*!< 0x00000001 */
+#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              /*!<Counter enable */
+#define TIM_CR1_UDIS_Pos          (1U)
+#define TIM_CR1_UDIS_Msk          (0x1UL << TIM_CR1_UDIS_Pos)                  /*!< 0x00000002 */
+#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             /*!<Update disable */
+#define TIM_CR1_URS_Pos           (2U)
+#define TIM_CR1_URS_Msk           (0x1UL << TIM_CR1_URS_Pos)                   /*!< 0x00000004 */
+#define TIM_CR1_URS               TIM_CR1_URS_Msk                              /*!<Update request source */
+#define TIM_CR1_OPM_Pos           (3U)
+#define TIM_CR1_OPM_Msk           (0x1UL << TIM_CR1_OPM_Pos)                   /*!< 0x00000008 */
+#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              /*!<One pulse mode */
+#define TIM_CR1_DIR_Pos           (4U)
+#define TIM_CR1_DIR_Msk           (0x1UL << TIM_CR1_DIR_Pos)                   /*!< 0x00000010 */
+#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              /*!<Direction */
+
+#define TIM_CR1_CMS_Pos           (5U)
+#define TIM_CR1_CMS_Msk           (0x3UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000060 */
+#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              /*!<CMS[1:0] bits (Center-aligned mode selection) */
+#define TIM_CR1_CMS_0             (0x1UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR1_CMS_1             (0x2UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR1_ARPE_Pos          (7U)
+#define TIM_CR1_ARPE_Msk          (0x1UL << TIM_CR1_ARPE_Pos)                  /*!< 0x00000080 */
+#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             /*!<Auto-reload preload enable */
+
+#define TIM_CR1_CKD_Pos           (8U)
+#define TIM_CR1_CKD_Msk           (0x3UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000300 */
+#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              /*!<CKD[1:0] bits (clock division) */
+#define TIM_CR1_CKD_0             (0x1UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000100 */
+#define TIM_CR1_CKD_1             (0x2UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000200 */
+
+#define TIM_CR1_UIFREMAP_Pos      (11U)
+#define TIM_CR1_UIFREMAP_Msk      (0x1UL << TIM_CR1_UIFREMAP_Pos)              /*!< 0x00000800 */
+#define TIM_CR1_UIFREMAP          TIM_CR1_UIFREMAP_Msk                         /*!<Update interrupt flag remap */
+
+/*******************  Bit definition for TIM_CR2 register  ********************/
+#define TIM_CR2_CCPC_Pos          (0U)
+#define TIM_CR2_CCPC_Msk          (0x1UL << TIM_CR2_CCPC_Pos)                  /*!< 0x00000001 */
+#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             /*!<Capture/Compare Preloaded Control */
+#define TIM_CR2_CCUS_Pos          (2U)
+#define TIM_CR2_CCUS_Msk          (0x1UL << TIM_CR2_CCUS_Pos)                  /*!< 0x00000004 */
+#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             /*!<Capture/Compare Control Update Selection */
+#define TIM_CR2_CCDS_Pos          (3U)
+#define TIM_CR2_CCDS_Msk          (0x1UL << TIM_CR2_CCDS_Pos)                  /*!< 0x00000008 */
+#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             /*!<Capture/Compare DMA Selection */
+
+#define TIM_CR2_MMS_Pos           (4U)
+#define TIM_CR2_MMS_Msk           (0x7UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000070 */
+#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS_0             (0x1UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000010 */
+#define TIM_CR2_MMS_1             (0x2UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR2_MMS_2             (0x4UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR2_TI1S_Pos          (7U)
+#define TIM_CR2_TI1S_Msk          (0x1UL << TIM_CR2_TI1S_Pos)                  /*!< 0x00000080 */
+#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             /*!<TI1 Selection */
+#define TIM_CR2_OIS1_Pos          (8U)
+#define TIM_CR2_OIS1_Msk          (0x1UL << TIM_CR2_OIS1_Pos)                  /*!< 0x00000100 */
+#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             /*!<Output Idle state 1 (OC1 output) */
+#define TIM_CR2_OIS1N_Pos         (9U)
+#define TIM_CR2_OIS1N_Msk         (0x1UL << TIM_CR2_OIS1N_Pos)                 /*!< 0x00000200 */
+#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            /*!<Output Idle state 1 (OC1N output) */
+#define TIM_CR2_OIS2_Pos          (10U)
+#define TIM_CR2_OIS2_Msk          (0x1UL << TIM_CR2_OIS2_Pos)                  /*!< 0x00000400 */
+#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             /*!<Output Idle state 2 (OC2 output) */
+#define TIM_CR2_OIS2N_Pos         (11U)
+#define TIM_CR2_OIS2N_Msk         (0x1UL << TIM_CR2_OIS2N_Pos)                 /*!< 0x00000800 */
+#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            /*!<Output Idle state 2 (OC2N output) */
+#define TIM_CR2_OIS3_Pos          (12U)
+#define TIM_CR2_OIS3_Msk          (0x1UL << TIM_CR2_OIS3_Pos)                  /*!< 0x00001000 */
+#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             /*!<Output Idle state 3 (OC3 output) */
+#define TIM_CR2_OIS3N_Pos         (13U)
+#define TIM_CR2_OIS3N_Msk         (0x1UL << TIM_CR2_OIS3N_Pos)                 /*!< 0x00002000 */
+#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            /*!<Output Idle state 3 (OC3N output) */
+#define TIM_CR2_OIS4_Pos          (14U)
+#define TIM_CR2_OIS4_Msk          (0x1UL << TIM_CR2_OIS4_Pos)                  /*!< 0x00004000 */
+#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             /*!<Output Idle state 4 (OC4 output) */
+#define TIM_CR2_OIS5_Pos          (16U)
+#define TIM_CR2_OIS5_Msk          (0x1UL << TIM_CR2_OIS5_Pos)                  /*!< 0x00010000 */
+#define TIM_CR2_OIS5              TIM_CR2_OIS5_Msk                             /*!<Output Idle state 5 (OC5 output) */
+#define TIM_CR2_OIS6_Pos          (18U)
+#define TIM_CR2_OIS6_Msk          (0x1UL << TIM_CR2_OIS6_Pos)                  /*!< 0x00040000 */
+#define TIM_CR2_OIS6              TIM_CR2_OIS6_Msk                             /*!<Output Idle state 6 (OC6 output) */
+
+#define TIM_CR2_MMS2_Pos          (20U)
+#define TIM_CR2_MMS2_Msk          (0xFUL << TIM_CR2_MMS2_Pos)                  /*!< 0x00F00000 */
+#define TIM_CR2_MMS2              TIM_CR2_MMS2_Msk                             /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS2_0            (0x1UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00100000 */
+#define TIM_CR2_MMS2_1            (0x2UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00200000 */
+#define TIM_CR2_MMS2_2            (0x4UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00400000 */
+#define TIM_CR2_MMS2_3            (0x8UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00800000 */
+
+/*******************  Bit definition for TIM_SMCR register  *******************/
+#define TIM_SMCR_SMS_Pos          (0U)
+#define TIM_SMCR_SMS_Msk          (0x10007UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010007 */
+#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             /*!<SMS[2:0] bits (Slave mode selection) */
+#define TIM_SMCR_SMS_0            (0x00001UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000001 */
+#define TIM_SMCR_SMS_1            (0x00002UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000002 */
+#define TIM_SMCR_SMS_2            (0x00004UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000004 */
+#define TIM_SMCR_SMS_3            (0x10000UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010000 */
+
+#define TIM_SMCR_OCCS_Pos         (3U)
+#define TIM_SMCR_OCCS_Msk         (0x1UL << TIM_SMCR_OCCS_Pos)                 /*!< 0x00000008 */
+#define TIM_SMCR_OCCS             TIM_SMCR_OCCS_Msk                            /*!< OCREF clear selection */
+
+#define TIM_SMCR_TS_Pos           (4U)
+#define TIM_SMCR_TS_Msk           (0x30007UL << TIM_SMCR_TS_Pos)               /*!< 0x00300070 */
+#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              /*!<TS[2:0] bits (Trigger selection) */
+#define TIM_SMCR_TS_0             (0x00001UL << TIM_SMCR_TS_Pos)               /*!< 0x00000010 */
+#define TIM_SMCR_TS_1             (0x00002UL << TIM_SMCR_TS_Pos)               /*!< 0x00000020 */
+#define TIM_SMCR_TS_2             (0x00004UL << TIM_SMCR_TS_Pos)               /*!< 0x00000040 */
+#define TIM_SMCR_TS_3             (0x10000UL << TIM_SMCR_TS_Pos)               /*!< 0x00100000 */
+#define TIM_SMCR_TS_4             (0x20000UL << TIM_SMCR_TS_Pos)               /*!< 0x00200000 */
+
+#define TIM_SMCR_MSM_Pos          (7U)
+#define TIM_SMCR_MSM_Msk          (0x1UL << TIM_SMCR_MSM_Pos)                  /*!< 0x00000080 */
+#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             /*!<Master/slave mode */
+
+#define TIM_SMCR_ETF_Pos          (8U)
+#define TIM_SMCR_ETF_Msk          (0xFUL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000F00 */
+#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             /*!<ETF[3:0] bits (External trigger filter) */
+#define TIM_SMCR_ETF_0            (0x1UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000100 */
+#define TIM_SMCR_ETF_1            (0x2UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000200 */
+#define TIM_SMCR_ETF_2            (0x4UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000400 */
+#define TIM_SMCR_ETF_3            (0x8UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000800 */
+
+#define TIM_SMCR_ETPS_Pos         (12U)
+#define TIM_SMCR_ETPS_Msk         (0x3UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00003000 */
+#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            /*!<ETPS[1:0] bits (External trigger prescaler) */
+#define TIM_SMCR_ETPS_0           (0x1UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00001000 */
+#define TIM_SMCR_ETPS_1           (0x2UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00002000 */
+
+#define TIM_SMCR_ECE_Pos          (14U)
+#define TIM_SMCR_ECE_Msk          (0x1UL << TIM_SMCR_ECE_Pos)                  /*!< 0x00004000 */
+#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             /*!<External clock enable */
+#define TIM_SMCR_ETP_Pos          (15U)
+#define TIM_SMCR_ETP_Msk          (0x1UL << TIM_SMCR_ETP_Pos)                  /*!< 0x00008000 */
+#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             /*!<External trigger polarity */
+
+/*******************  Bit definition for TIM_DIER register  *******************/
+#define TIM_DIER_UIE_Pos          (0U)
+#define TIM_DIER_UIE_Msk          (0x1UL << TIM_DIER_UIE_Pos)                  /*!< 0x00000001 */
+#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             /*!<Update interrupt enable */
+#define TIM_DIER_CC1IE_Pos        (1U)
+#define TIM_DIER_CC1IE_Msk        (0x1UL << TIM_DIER_CC1IE_Pos)                /*!< 0x00000002 */
+#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           /*!<Capture/Compare 1 interrupt enable */
+#define TIM_DIER_CC2IE_Pos        (2U)
+#define TIM_DIER_CC2IE_Msk        (0x1UL << TIM_DIER_CC2IE_Pos)                /*!< 0x00000004 */
+#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           /*!<Capture/Compare 2 interrupt enable */
+#define TIM_DIER_CC3IE_Pos        (3U)
+#define TIM_DIER_CC3IE_Msk        (0x1UL << TIM_DIER_CC3IE_Pos)                /*!< 0x00000008 */
+#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           /*!<Capture/Compare 3 interrupt enable */
+#define TIM_DIER_CC4IE_Pos        (4U)
+#define TIM_DIER_CC4IE_Msk        (0x1UL << TIM_DIER_CC4IE_Pos)                /*!< 0x00000010 */
+#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           /*!<Capture/Compare 4 interrupt enable */
+#define TIM_DIER_COMIE_Pos        (5U)
+#define TIM_DIER_COMIE_Msk        (0x1UL << TIM_DIER_COMIE_Pos)                /*!< 0x00000020 */
+#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           /*!<COM interrupt enable */
+#define TIM_DIER_TIE_Pos          (6U)
+#define TIM_DIER_TIE_Msk          (0x1UL << TIM_DIER_TIE_Pos)                  /*!< 0x00000040 */
+#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             /*!<Trigger interrupt enable */
+#define TIM_DIER_BIE_Pos          (7U)
+#define TIM_DIER_BIE_Msk          (0x1UL << TIM_DIER_BIE_Pos)                  /*!< 0x00000080 */
+#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             /*!<Break interrupt enable */
+#define TIM_DIER_UDE_Pos          (8U)
+#define TIM_DIER_UDE_Msk          (0x1UL << TIM_DIER_UDE_Pos)                  /*!< 0x00000100 */
+#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             /*!<Update DMA request enable */
+#define TIM_DIER_CC1DE_Pos        (9U)
+#define TIM_DIER_CC1DE_Msk        (0x1UL << TIM_DIER_CC1DE_Pos)                /*!< 0x00000200 */
+#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           /*!<Capture/Compare 1 DMA request enable */
+#define TIM_DIER_CC2DE_Pos        (10U)
+#define TIM_DIER_CC2DE_Msk        (0x1UL << TIM_DIER_CC2DE_Pos)                /*!< 0x00000400 */
+#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           /*!<Capture/Compare 2 DMA request enable */
+#define TIM_DIER_CC3DE_Pos        (11U)
+#define TIM_DIER_CC3DE_Msk        (0x1UL << TIM_DIER_CC3DE_Pos)                /*!< 0x00000800 */
+#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           /*!<Capture/Compare 3 DMA request enable */
+#define TIM_DIER_CC4DE_Pos        (12U)
+#define TIM_DIER_CC4DE_Msk        (0x1UL << TIM_DIER_CC4DE_Pos)                /*!< 0x00001000 */
+#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           /*!<Capture/Compare 4 DMA request enable */
+#define TIM_DIER_COMDE_Pos        (13U)
+#define TIM_DIER_COMDE_Msk        (0x1UL << TIM_DIER_COMDE_Pos)                /*!< 0x00002000 */
+#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           /*!<COM DMA request enable */
+#define TIM_DIER_TDE_Pos          (14U)
+#define TIM_DIER_TDE_Msk          (0x1UL << TIM_DIER_TDE_Pos)                  /*!< 0x00004000 */
+#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             /*!<Trigger DMA request enable */
+
+/********************  Bit definition for TIM_SR register  ********************/
+#define TIM_SR_UIF_Pos            (0U)
+#define TIM_SR_UIF_Msk            (0x1UL << TIM_SR_UIF_Pos)                    /*!< 0x00000001 */
+#define TIM_SR_UIF                TIM_SR_UIF_Msk                               /*!<Update interrupt Flag */
+#define TIM_SR_CC1IF_Pos          (1U)
+#define TIM_SR_CC1IF_Msk          (0x1UL << TIM_SR_CC1IF_Pos)                  /*!< 0x00000002 */
+#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             /*!<Capture/Compare 1 interrupt Flag */
+#define TIM_SR_CC2IF_Pos          (2U)
+#define TIM_SR_CC2IF_Msk          (0x1UL << TIM_SR_CC2IF_Pos)                  /*!< 0x00000004 */
+#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             /*!<Capture/Compare 2 interrupt Flag */
+#define TIM_SR_CC3IF_Pos          (3U)
+#define TIM_SR_CC3IF_Msk          (0x1UL << TIM_SR_CC3IF_Pos)                  /*!< 0x00000008 */
+#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             /*!<Capture/Compare 3 interrupt Flag */
+#define TIM_SR_CC4IF_Pos          (4U)
+#define TIM_SR_CC4IF_Msk          (0x1UL << TIM_SR_CC4IF_Pos)                  /*!< 0x00000010 */
+#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             /*!<Capture/Compare 4 interrupt Flag */
+#define TIM_SR_COMIF_Pos          (5U)
+#define TIM_SR_COMIF_Msk          (0x1UL << TIM_SR_COMIF_Pos)                  /*!< 0x00000020 */
+#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             /*!<COM interrupt Flag */
+#define TIM_SR_TIF_Pos            (6U)
+#define TIM_SR_TIF_Msk            (0x1UL << TIM_SR_TIF_Pos)                    /*!< 0x00000040 */
+#define TIM_SR_TIF                TIM_SR_TIF_Msk                               /*!<Trigger interrupt Flag */
+#define TIM_SR_BIF_Pos            (7U)
+#define TIM_SR_BIF_Msk            (0x1UL << TIM_SR_BIF_Pos)                    /*!< 0x00000080 */
+#define TIM_SR_BIF                TIM_SR_BIF_Msk                               /*!<Break interrupt Flag */
+#define TIM_SR_B2IF_Pos           (8U)
+#define TIM_SR_B2IF_Msk           (0x1UL << TIM_SR_B2IF_Pos)                   /*!< 0x00000100 */
+#define TIM_SR_B2IF               TIM_SR_B2IF_Msk                              /*!<Break 2 interrupt Flag */
+#define TIM_SR_CC1OF_Pos          (9U)
+#define TIM_SR_CC1OF_Msk          (0x1UL << TIM_SR_CC1OF_Pos)                  /*!< 0x00000200 */
+#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             /*!<Capture/Compare 1 Overcapture Flag */
+#define TIM_SR_CC2OF_Pos          (10U)
+#define TIM_SR_CC2OF_Msk          (0x1UL << TIM_SR_CC2OF_Pos)                  /*!< 0x00000400 */
+#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             /*!<Capture/Compare 2 Overcapture Flag */
+#define TIM_SR_CC3OF_Pos          (11U)
+#define TIM_SR_CC3OF_Msk          (0x1UL << TIM_SR_CC3OF_Pos)                  /*!< 0x00000800 */
+#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             /*!<Capture/Compare 3 Overcapture Flag */
+#define TIM_SR_CC4OF_Pos          (12U)
+#define TIM_SR_CC4OF_Msk          (0x1UL << TIM_SR_CC4OF_Pos)                  /*!< 0x00001000 */
+#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             /*!<Capture/Compare 4 Overcapture Flag */
+#define TIM_SR_SBIF_Pos           (13U)
+#define TIM_SR_SBIF_Msk           (0x1UL << TIM_SR_SBIF_Pos)                   /*!< 0x00002000 */
+#define TIM_SR_SBIF               TIM_SR_SBIF_Msk                              /*!<System Break interrupt Flag */
+#define TIM_SR_CC5IF_Pos          (16U)
+#define TIM_SR_CC5IF_Msk          (0x1UL << TIM_SR_CC5IF_Pos)                  /*!< 0x00010000 */
+#define TIM_SR_CC5IF              TIM_SR_CC5IF_Msk                             /*!<Capture/Compare 5 interrupt Flag */
+#define TIM_SR_CC6IF_Pos          (17U)
+#define TIM_SR_CC6IF_Msk          (0x1UL << TIM_SR_CC6IF_Pos)                  /*!< 0x00020000 */
+#define TIM_SR_CC6IF              TIM_SR_CC6IF_Msk                             /*!<Capture/Compare 6 interrupt Flag */
+
+
+/*******************  Bit definition for TIM_EGR register  ********************/
+#define TIM_EGR_UG_Pos            (0U)
+#define TIM_EGR_UG_Msk            (0x1UL << TIM_EGR_UG_Pos)                    /*!< 0x00000001 */
+#define TIM_EGR_UG                TIM_EGR_UG_Msk                               /*!<Update Generation */
+#define TIM_EGR_CC1G_Pos          (1U)
+#define TIM_EGR_CC1G_Msk          (0x1UL << TIM_EGR_CC1G_Pos)                  /*!< 0x00000002 */
+#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             /*!<Capture/Compare 1 Generation */
+#define TIM_EGR_CC2G_Pos          (2U)
+#define TIM_EGR_CC2G_Msk          (0x1UL << TIM_EGR_CC2G_Pos)                  /*!< 0x00000004 */
+#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             /*!<Capture/Compare 2 Generation */
+#define TIM_EGR_CC3G_Pos          (3U)
+#define TIM_EGR_CC3G_Msk          (0x1UL << TIM_EGR_CC3G_Pos)                  /*!< 0x00000008 */
+#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             /*!<Capture/Compare 3 Generation */
+#define TIM_EGR_CC4G_Pos          (4U)
+#define TIM_EGR_CC4G_Msk          (0x1UL << TIM_EGR_CC4G_Pos)                  /*!< 0x00000010 */
+#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             /*!<Capture/Compare 4 Generation */
+#define TIM_EGR_COMG_Pos          (5U)
+#define TIM_EGR_COMG_Msk          (0x1UL << TIM_EGR_COMG_Pos)                  /*!< 0x00000020 */
+#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             /*!<Capture/Compare Control Update Generation */
+#define TIM_EGR_TG_Pos            (6U)
+#define TIM_EGR_TG_Msk            (0x1UL << TIM_EGR_TG_Pos)                    /*!< 0x00000040 */
+#define TIM_EGR_TG                TIM_EGR_TG_Msk                               /*!<Trigger Generation */
+#define TIM_EGR_BG_Pos            (7U)
+#define TIM_EGR_BG_Msk            (0x1UL << TIM_EGR_BG_Pos)                    /*!< 0x00000080 */
+#define TIM_EGR_BG                TIM_EGR_BG_Msk                               /*!<Break Generation */
+#define TIM_EGR_B2G_Pos           (8U)
+#define TIM_EGR_B2G_Msk           (0x1UL << TIM_EGR_B2G_Pos)                   /*!< 0x00000100 */
+#define TIM_EGR_B2G               TIM_EGR_B2G_Msk                              /*!<Break 2 Generation */
+
+
+/******************  Bit definition for TIM_CCMR1 register  *******************/
+#define TIM_CCMR1_CC1S_Pos        (0U)
+#define TIM_CCMR1_CC1S_Msk        (0x3UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
+#define TIM_CCMR1_CC1S_0          (0x1UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR1_CC1S_1          (0x2UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR1_OC1FE_Pos       (2U)
+#define TIM_CCMR1_OC1FE_Msk       (0x1UL << TIM_CCMR1_OC1FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          /*!<Output Compare 1 Fast enable */
+#define TIM_CCMR1_OC1PE_Pos       (3U)
+#define TIM_CCMR1_OC1PE_Msk       (0x1UL << TIM_CCMR1_OC1PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          /*!<Output Compare 1 Preload enable */
+
+#define TIM_CCMR1_OC1M_Pos        (4U)
+#define TIM_CCMR1_OC1M_Msk        (0x1007UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
+#define TIM_CCMR1_OC1M_0          (0x0001UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR1_OC1M_1          (0x0002UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR1_OC1M_2          (0x0004UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR1_OC1M_3          (0x1000UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR1_OC1CE_Pos       (7U)
+#define TIM_CCMR1_OC1CE_Msk       (0x1UL << TIM_CCMR1_OC1CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          /*!<Output Compare 1 Clear Enable */
+
+#define TIM_CCMR1_CC2S_Pos        (8U)
+#define TIM_CCMR1_CC2S_Msk        (0x3UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
+#define TIM_CCMR1_CC2S_0          (0x1UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR1_CC2S_1          (0x2UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR1_OC2FE_Pos       (10U)
+#define TIM_CCMR1_OC2FE_Msk       (0x1UL << TIM_CCMR1_OC2FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          /*!<Output Compare 2 Fast enable */
+#define TIM_CCMR1_OC2PE_Pos       (11U)
+#define TIM_CCMR1_OC2PE_Msk       (0x1UL << TIM_CCMR1_OC2PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          /*!<Output Compare 2 Preload enable */
+
+#define TIM_CCMR1_OC2M_Pos        (12U)
+#define TIM_CCMR1_OC2M_Msk        (0x1007UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
+#define TIM_CCMR1_OC2M_0          (0x0001UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR1_OC2M_1          (0x0002UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR1_OC2M_2          (0x0004UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR1_OC2M_3          (0x1000UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR1_OC2CE_Pos       (15U)
+#define TIM_CCMR1_OC2CE_Msk       (0x1UL << TIM_CCMR1_OC2CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          /*!<Output Compare 2 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR1_IC1PSC_Pos      (2U)
+#define TIM_CCMR1_IC1PSC_Msk      (0x3UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
+#define TIM_CCMR1_IC1PSC_0        (0x1UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR1_IC1PSC_1        (0x2UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR1_IC1F_Pos        (4U)
+#define TIM_CCMR1_IC1F_Msk        (0xFUL << TIM_CCMR1_IC1F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
+#define TIM_CCMR1_IC1F_0          (0x1UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR1_IC1F_1          (0x2UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR1_IC1F_2          (0x4UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR1_IC1F_3          (0x8UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR1_IC2PSC_Pos      (10U)
+#define TIM_CCMR1_IC2PSC_Msk      (0x3UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
+#define TIM_CCMR1_IC2PSC_0        (0x1UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR1_IC2PSC_1        (0x2UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR1_IC2F_Pos        (12U)
+#define TIM_CCMR1_IC2F_Msk        (0xFUL << TIM_CCMR1_IC2F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
+#define TIM_CCMR1_IC2F_0          (0x1UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR1_IC2F_1          (0x2UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR1_IC2F_2          (0x4UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR1_IC2F_3          (0x8UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR2 register  *******************/
+#define TIM_CCMR2_CC3S_Pos        (0U)
+#define TIM_CCMR2_CC3S_Msk        (0x3UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
+#define TIM_CCMR2_CC3S_0          (0x1UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR2_CC3S_1          (0x2UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR2_OC3FE_Pos       (2U)
+#define TIM_CCMR2_OC3FE_Msk       (0x1UL << TIM_CCMR2_OC3FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          /*!<Output Compare 3 Fast enable */
+#define TIM_CCMR2_OC3PE_Pos       (3U)
+#define TIM_CCMR2_OC3PE_Msk       (0x1UL << TIM_CCMR2_OC3PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          /*!<Output Compare 3 Preload enable */
+
+#define TIM_CCMR2_OC3M_Pos        (4U)
+#define TIM_CCMR2_OC3M_Msk        (0x1007UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
+#define TIM_CCMR2_OC3M_0          (0x0001UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR2_OC3M_1          (0x0002UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR2_OC3M_2          (0x0004UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR2_OC3M_3          (0x1000UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR2_OC3CE_Pos       (7U)
+#define TIM_CCMR2_OC3CE_Msk       (0x1UL << TIM_CCMR2_OC3CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          /*!<Output Compare 3 Clear Enable */
+
+#define TIM_CCMR2_CC4S_Pos        (8U)
+#define TIM_CCMR2_CC4S_Msk        (0x3UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
+#define TIM_CCMR2_CC4S_0          (0x1UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR2_CC4S_1          (0x2UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR2_OC4FE_Pos       (10U)
+#define TIM_CCMR2_OC4FE_Msk       (0x1UL << TIM_CCMR2_OC4FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          /*!<Output Compare 4 Fast enable */
+#define TIM_CCMR2_OC4PE_Pos       (11U)
+#define TIM_CCMR2_OC4PE_Msk       (0x1UL << TIM_CCMR2_OC4PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          /*!<Output Compare 4 Preload enable */
+
+#define TIM_CCMR2_OC4M_Pos        (12U)
+#define TIM_CCMR2_OC4M_Msk        (0x1007UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
+#define TIM_CCMR2_OC4M_0          (0x0001UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR2_OC4M_1          (0x0002UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR2_OC4M_2          (0x0004UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR2_OC4M_3          (0x1000UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR2_OC4CE_Pos       (15U)
+#define TIM_CCMR2_OC4CE_Msk       (0x1UL << TIM_CCMR2_OC4CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          /*!<Output Compare 4 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR2_IC3PSC_Pos      (2U)
+#define TIM_CCMR2_IC3PSC_Msk      (0x3UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
+#define TIM_CCMR2_IC3PSC_0        (0x1UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR2_IC3PSC_1        (0x2UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR2_IC3F_Pos        (4U)
+#define TIM_CCMR2_IC3F_Msk        (0xFUL << TIM_CCMR2_IC3F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
+#define TIM_CCMR2_IC3F_0          (0x1UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR2_IC3F_1          (0x2UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR2_IC3F_2          (0x4UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR2_IC3F_3          (0x8UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR2_IC4PSC_Pos      (10U)
+#define TIM_CCMR2_IC4PSC_Msk      (0x3UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
+#define TIM_CCMR2_IC4PSC_0        (0x1UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR2_IC4PSC_1        (0x2UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR2_IC4F_Pos        (12U)
+#define TIM_CCMR2_IC4F_Msk        (0xFUL << TIM_CCMR2_IC4F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
+#define TIM_CCMR2_IC4F_0          (0x1UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR2_IC4F_1          (0x2UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR2_IC4F_2          (0x4UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR2_IC4F_3          (0x8UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR3 register  *******************/
+#define TIM_CCMR3_OC5FE_Pos       (2U)
+#define TIM_CCMR3_OC5FE_Msk       (0x1UL << TIM_CCMR3_OC5FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR3_OC5FE           TIM_CCMR3_OC5FE_Msk                          /*!<Output Compare 5 Fast enable */
+#define TIM_CCMR3_OC5PE_Pos       (3U)
+#define TIM_CCMR3_OC5PE_Msk       (0x1UL << TIM_CCMR3_OC5PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR3_OC5PE           TIM_CCMR3_OC5PE_Msk                          /*!<Output Compare 5 Preload enable */
+
+#define TIM_CCMR3_OC5M_Pos        (4U)
+#define TIM_CCMR3_OC5M_Msk        (0x1007UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR3_OC5M            TIM_CCMR3_OC5M_Msk                           /*!<OC5M[3:0] bits (Output Compare 5 Mode) */
+#define TIM_CCMR3_OC5M_0          (0x0001UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR3_OC5M_1          (0x0002UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR3_OC5M_2          (0x0004UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR3_OC5M_3          (0x1000UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR3_OC5CE_Pos       (7U)
+#define TIM_CCMR3_OC5CE_Msk       (0x1UL << TIM_CCMR3_OC5CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR3_OC5CE           TIM_CCMR3_OC5CE_Msk                          /*!<Output Compare 5 Clear Enable */
+
+#define TIM_CCMR3_OC6FE_Pos       (10U)
+#define TIM_CCMR3_OC6FE_Msk       (0x1UL << TIM_CCMR3_OC6FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR3_OC6FE           TIM_CCMR3_OC6FE_Msk                          /*!<Output Compare 6 Fast enable */
+#define TIM_CCMR3_OC6PE_Pos       (11U)
+#define TIM_CCMR3_OC6PE_Msk       (0x1UL << TIM_CCMR3_OC6PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR3_OC6PE           TIM_CCMR3_OC6PE_Msk                          /*!<Output Compare 6 Preload enable */
+
+#define TIM_CCMR3_OC6M_Pos        (12U)
+#define TIM_CCMR3_OC6M_Msk        (0x1007UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR3_OC6M            TIM_CCMR3_OC6M_Msk                           /*!<OC6M[3:0] bits (Output Compare 6 Mode) */
+#define TIM_CCMR3_OC6M_0          (0x0001UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR3_OC6M_1          (0x0002UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR3_OC6M_2          (0x0004UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR3_OC6M_3          (0x1000UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR3_OC6CE_Pos       (15U)
+#define TIM_CCMR3_OC6CE_Msk       (0x1UL << TIM_CCMR3_OC6CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR3_OC6CE           TIM_CCMR3_OC6CE_Msk                          /*!<Output Compare 6 Clear Enable */
+
+/*******************  Bit definition for TIM_CCER register  *******************/
+#define TIM_CCER_CC1E_Pos         (0U)
+#define TIM_CCER_CC1E_Msk         (0x1UL << TIM_CCER_CC1E_Pos)                 /*!< 0x00000001 */
+#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            /*!<Capture/Compare 1 output enable */
+#define TIM_CCER_CC1P_Pos         (1U)
+#define TIM_CCER_CC1P_Msk         (0x1UL << TIM_CCER_CC1P_Pos)                 /*!< 0x00000002 */
+#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            /*!<Capture/Compare 1 output Polarity */
+#define TIM_CCER_CC1NE_Pos        (2U)
+#define TIM_CCER_CC1NE_Msk        (0x1UL << TIM_CCER_CC1NE_Pos)                /*!< 0x00000004 */
+#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           /*!<Capture/Compare 1 Complementary output enable */
+#define TIM_CCER_CC1NP_Pos        (3U)
+#define TIM_CCER_CC1NP_Msk        (0x1UL << TIM_CCER_CC1NP_Pos)                /*!< 0x00000008 */
+#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           /*!<Capture/Compare 1 Complementary output Polarity */
+#define TIM_CCER_CC2E_Pos         (4U)
+#define TIM_CCER_CC2E_Msk         (0x1UL << TIM_CCER_CC2E_Pos)                 /*!< 0x00000010 */
+#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            /*!<Capture/Compare 2 output enable */
+#define TIM_CCER_CC2P_Pos         (5U)
+#define TIM_CCER_CC2P_Msk         (0x1UL << TIM_CCER_CC2P_Pos)                 /*!< 0x00000020 */
+#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            /*!<Capture/Compare 2 output Polarity */
+#define TIM_CCER_CC2NE_Pos        (6U)
+#define TIM_CCER_CC2NE_Msk        (0x1UL << TIM_CCER_CC2NE_Pos)                /*!< 0x00000040 */
+#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           /*!<Capture/Compare 2 Complementary output enable */
+#define TIM_CCER_CC2NP_Pos        (7U)
+#define TIM_CCER_CC2NP_Msk        (0x1UL << TIM_CCER_CC2NP_Pos)                /*!< 0x00000080 */
+#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           /*!<Capture/Compare 2 Complementary output Polarity */
+#define TIM_CCER_CC3E_Pos         (8U)
+#define TIM_CCER_CC3E_Msk         (0x1UL << TIM_CCER_CC3E_Pos)                 /*!< 0x00000100 */
+#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            /*!<Capture/Compare 3 output enable */
+#define TIM_CCER_CC3P_Pos         (9U)
+#define TIM_CCER_CC3P_Msk         (0x1UL << TIM_CCER_CC3P_Pos)                 /*!< 0x00000200 */
+#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            /*!<Capture/Compare 3 output Polarity */
+#define TIM_CCER_CC3NE_Pos        (10U)
+#define TIM_CCER_CC3NE_Msk        (0x1UL << TIM_CCER_CC3NE_Pos)                /*!< 0x00000400 */
+#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           /*!<Capture/Compare 3 Complementary output enable */
+#define TIM_CCER_CC3NP_Pos        (11U)
+#define TIM_CCER_CC3NP_Msk        (0x1UL << TIM_CCER_CC3NP_Pos)                /*!< 0x00000800 */
+#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           /*!<Capture/Compare 3 Complementary output Polarity */
+#define TIM_CCER_CC4E_Pos         (12U)
+#define TIM_CCER_CC4E_Msk         (0x1UL << TIM_CCER_CC4E_Pos)                 /*!< 0x00001000 */
+#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            /*!<Capture/Compare 4 output enable */
+#define TIM_CCER_CC4P_Pos         (13U)
+#define TIM_CCER_CC4P_Msk         (0x1UL << TIM_CCER_CC4P_Pos)                 /*!< 0x00002000 */
+#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            /*!<Capture/Compare 4 output Polarity */
+#define TIM_CCER_CC4NP_Pos        (15U)
+#define TIM_CCER_CC4NP_Msk        (0x1UL << TIM_CCER_CC4NP_Pos)                /*!< 0x00008000 */
+#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           /*!<Capture/Compare 4 Complementary output Polarity */
+#define TIM_CCER_CC5E_Pos         (16U)
+#define TIM_CCER_CC5E_Msk         (0x1UL << TIM_CCER_CC5E_Pos)                 /*!< 0x00010000 */
+#define TIM_CCER_CC5E             TIM_CCER_CC5E_Msk                            /*!<Capture/Compare 5 output enable */
+#define TIM_CCER_CC5P_Pos         (17U)
+#define TIM_CCER_CC5P_Msk         (0x1UL << TIM_CCER_CC5P_Pos)                 /*!< 0x00020000 */
+#define TIM_CCER_CC5P             TIM_CCER_CC5P_Msk                            /*!<Capture/Compare 5 output Polarity */
+#define TIM_CCER_CC6E_Pos         (20U)
+#define TIM_CCER_CC6E_Msk         (0x1UL << TIM_CCER_CC6E_Pos)                 /*!< 0x00100000 */
+#define TIM_CCER_CC6E             TIM_CCER_CC6E_Msk                            /*!<Capture/Compare 6 output enable */
+#define TIM_CCER_CC6P_Pos         (21U)
+#define TIM_CCER_CC6P_Msk         (0x1UL << TIM_CCER_CC6P_Pos)                 /*!< 0x00200000 */
+#define TIM_CCER_CC6P             TIM_CCER_CC6P_Msk                            /*!<Capture/Compare 6 output Polarity */
+
+/*******************  Bit definition for TIM_CNT register  ********************/
+#define TIM_CNT_CNT_Pos           (0U)
+#define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              /*!<Counter Value */
+#define TIM_CNT_UIFCPY_Pos        (31U)
+#define TIM_CNT_UIFCPY_Msk        (0x1UL << TIM_CNT_UIFCPY_Pos)                /*!< 0x80000000 */
+#define TIM_CNT_UIFCPY            TIM_CNT_UIFCPY_Msk                           /*!<Update interrupt flag copy (if UIFREMAP=1) */
+
+/*******************  Bit definition for TIM_PSC register  ********************/
+#define TIM_PSC_PSC_Pos           (0U)
+#define TIM_PSC_PSC_Msk           (0xFFFFUL << TIM_PSC_PSC_Pos)                /*!< 0x0000FFFF */
+#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              /*!<Prescaler Value */
+
+/*******************  Bit definition for TIM_ARR register  ********************/
+#define TIM_ARR_ARR_Pos           (0U)
+#define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              /*!<Actual auto-reload Value */
+
+/*******************  Bit definition for TIM_RCR register  ********************/
+#define TIM_RCR_REP_Pos           (0U)
+#define TIM_RCR_REP_Msk           (0xFFFFUL << TIM_RCR_REP_Pos)                /*!< 0x0000FFFF */
+#define TIM_RCR_REP               TIM_RCR_REP_Msk                              /*!<Repetition Counter Value */
+
+/*******************  Bit definition for TIM_CCR1 register  *******************/
+#define TIM_CCR1_CCR1_Pos         (0U)
+#define TIM_CCR1_CCR1_Msk         (0xFFFFUL << TIM_CCR1_CCR1_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            /*!<Capture/Compare 1 Value */
+
+/*******************  Bit definition for TIM_CCR2 register  *******************/
+#define TIM_CCR2_CCR2_Pos         (0U)
+#define TIM_CCR2_CCR2_Msk         (0xFFFFUL << TIM_CCR2_CCR2_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            /*!<Capture/Compare 2 Value */
+
+/*******************  Bit definition for TIM_CCR3 register  *******************/
+#define TIM_CCR3_CCR3_Pos         (0U)
+#define TIM_CCR3_CCR3_Msk         (0xFFFFUL << TIM_CCR3_CCR3_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            /*!<Capture/Compare 3 Value */
+
+/*******************  Bit definition for TIM_CCR4 register  *******************/
+#define TIM_CCR4_CCR4_Pos         (0U)
+#define TIM_CCR4_CCR4_Msk         (0xFFFFUL << TIM_CCR4_CCR4_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            /*!<Capture/Compare 4 Value */
+
+/*******************  Bit definition for TIM_CCR5 register  *******************/
+#define TIM_CCR5_CCR5_Pos         (0U)
+#define TIM_CCR5_CCR5_Msk         (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)          /*!< 0xFFFFFFFF */
+#define TIM_CCR5_CCR5             TIM_CCR5_CCR5_Msk                            /*!<Capture/Compare 5 Value */
+#define TIM_CCR5_GC5C1_Pos        (29U)
+#define TIM_CCR5_GC5C1_Msk        (0x1UL << TIM_CCR5_GC5C1_Pos)                /*!< 0x20000000 */
+#define TIM_CCR5_GC5C1            TIM_CCR5_GC5C1_Msk                           /*!<Group Channel 5 and Channel 1 */
+#define TIM_CCR5_GC5C2_Pos        (30U)
+#define TIM_CCR5_GC5C2_Msk        (0x1UL << TIM_CCR5_GC5C2_Pos)                /*!< 0x40000000 */
+#define TIM_CCR5_GC5C2            TIM_CCR5_GC5C2_Msk                           /*!<Group Channel 5 and Channel 2 */
+#define TIM_CCR5_GC5C3_Pos        (31U)
+#define TIM_CCR5_GC5C3_Msk        (0x1UL << TIM_CCR5_GC5C3_Pos)                /*!< 0x80000000 */
+#define TIM_CCR5_GC5C3            TIM_CCR5_GC5C3_Msk                           /*!<Group Channel 5 and Channel 3 */
+
+/*******************  Bit definition for TIM_CCR6 register  *******************/
+#define TIM_CCR6_CCR6_Pos         (0U)
+#define TIM_CCR6_CCR6_Msk         (0xFFFFUL << TIM_CCR6_CCR6_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR6_CCR6             TIM_CCR6_CCR6_Msk                            /*!<Capture/Compare 6 Value */
+
+/*******************  Bit definition for TIM_BDTR register  *******************/
+#define TIM_BDTR_DTG_Pos          (0U)
+#define TIM_BDTR_DTG_Msk          (0xFFUL << TIM_BDTR_DTG_Pos)                 /*!< 0x000000FF */
+#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
+#define TIM_BDTR_DTG_0            (0x01UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000001 */
+#define TIM_BDTR_DTG_1            (0x02UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000002 */
+#define TIM_BDTR_DTG_2            (0x04UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000004 */
+#define TIM_BDTR_DTG_3            (0x08UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000008 */
+#define TIM_BDTR_DTG_4            (0x10UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000010 */
+#define TIM_BDTR_DTG_5            (0x20UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000020 */
+#define TIM_BDTR_DTG_6            (0x40UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000040 */
+#define TIM_BDTR_DTG_7            (0x80UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000080 */
+
+#define TIM_BDTR_LOCK_Pos         (8U)
+#define TIM_BDTR_LOCK_Msk         (0x3UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000300 */
+#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            /*!<LOCK[1:0] bits (Lock Configuration) */
+#define TIM_BDTR_LOCK_0           (0x1UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000100 */
+#define TIM_BDTR_LOCK_1           (0x2UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000200 */
+
+#define TIM_BDTR_OSSI_Pos         (10U)
+#define TIM_BDTR_OSSI_Msk         (0x1UL << TIM_BDTR_OSSI_Pos)                 /*!< 0x00000400 */
+#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            /*!<Off-State Selection for Idle mode */
+#define TIM_BDTR_OSSR_Pos         (11U)
+#define TIM_BDTR_OSSR_Msk         (0x1UL << TIM_BDTR_OSSR_Pos)                 /*!< 0x00000800 */
+#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            /*!<Off-State Selection for Run mode */
+#define TIM_BDTR_BKE_Pos          (12U)
+#define TIM_BDTR_BKE_Msk          (0x1UL << TIM_BDTR_BKE_Pos)                  /*!< 0x00001000 */
+#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             /*!<Break enable for Break 1 */
+#define TIM_BDTR_BKP_Pos          (13U)
+#define TIM_BDTR_BKP_Msk          (0x1UL << TIM_BDTR_BKP_Pos)                  /*!< 0x00002000 */
+#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             /*!<Break Polarity for Break 1 */
+#define TIM_BDTR_AOE_Pos          (14U)
+#define TIM_BDTR_AOE_Msk          (0x1UL << TIM_BDTR_AOE_Pos)                  /*!< 0x00004000 */
+#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             /*!<Automatic Output enable */
+#define TIM_BDTR_MOE_Pos          (15U)
+#define TIM_BDTR_MOE_Msk          (0x1UL << TIM_BDTR_MOE_Pos)                  /*!< 0x00008000 */
+#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             /*!<Main Output enable */
+
+#define TIM_BDTR_BKF_Pos          (16U)
+#define TIM_BDTR_BKF_Msk          (0xFUL << TIM_BDTR_BKF_Pos)                  /*!< 0x000F0000 */
+#define TIM_BDTR_BKF              TIM_BDTR_BKF_Msk                             /*!<Break Filter for Break 1 */
+#define TIM_BDTR_BK2F_Pos         (20U)
+#define TIM_BDTR_BK2F_Msk         (0xFUL << TIM_BDTR_BK2F_Pos)                 /*!< 0x00F00000 */
+#define TIM_BDTR_BK2F             TIM_BDTR_BK2F_Msk                            /*!<Break Filter for Break 2 */
+
+#define TIM_BDTR_BK2E_Pos         (24U)
+#define TIM_BDTR_BK2E_Msk         (0x1UL << TIM_BDTR_BK2E_Pos)                 /*!< 0x01000000 */
+#define TIM_BDTR_BK2E             TIM_BDTR_BK2E_Msk                            /*!<Break enable for Break 2 */
+#define TIM_BDTR_BK2P_Pos         (25U)
+#define TIM_BDTR_BK2P_Msk         (0x1UL << TIM_BDTR_BK2P_Pos)                 /*!< 0x02000000 */
+#define TIM_BDTR_BK2P             TIM_BDTR_BK2P_Msk                            /*!<Break Polarity for Break 2 */
+
+#define TIM_BDTR_BKDSRM_Pos       (26U)
+#define TIM_BDTR_BKDSRM_Msk       (0x1UL << TIM_BDTR_BKDSRM_Pos)               /*!< 0x04000000 */
+#define TIM_BDTR_BKDSRM           TIM_BDTR_BKDSRM_Msk                          /*!<Break disarming/re-arming */
+#define TIM_BDTR_BK2DSRM_Pos      (27U)
+#define TIM_BDTR_BK2DSRM_Msk      (0x1UL << TIM_BDTR_BK2DSRM_Pos)              /*!< 0x08000000 */
+#define TIM_BDTR_BK2DSRM          TIM_BDTR_BK2DSRM_Msk                         /*!<Break2 disarming/re-arming */
+
+#define TIM_BDTR_BKBID_Pos        (28U)
+#define TIM_BDTR_BKBID_Msk        (0x1UL << TIM_BDTR_BKBID_Pos)                /*!< 0x10000000 */
+#define TIM_BDTR_BKBID            TIM_BDTR_BKBID_Msk                           /*!<Break BIDirectional */
+#define TIM_BDTR_BK2BID_Pos       (29U)
+#define TIM_BDTR_BK2BID_Msk       (0x1UL << TIM_BDTR_BK2BID_Pos)               /*!< 0x20000000 */
+#define TIM_BDTR_BK2BID           TIM_BDTR_BK2BID_Msk                          /*!<Break2 BIDirectional */
+
+/*******************  Bit definition for TIM_DCR register  ********************/
+#define TIM_DCR_DBA_Pos           (0U)
+#define TIM_DCR_DBA_Msk           (0x1FUL << TIM_DCR_DBA_Pos)                  /*!< 0x0000001F */
+#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              /*!<DBA[4:0] bits (DMA Base Address) */
+#define TIM_DCR_DBA_0             (0x01UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000001 */
+#define TIM_DCR_DBA_1             (0x02UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000002 */
+#define TIM_DCR_DBA_2             (0x04UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000004 */
+#define TIM_DCR_DBA_3             (0x08UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000008 */
+#define TIM_DCR_DBA_4             (0x10UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000010 */
+
+#define TIM_DCR_DBL_Pos           (8U)
+#define TIM_DCR_DBL_Msk           (0x1FUL << TIM_DCR_DBL_Pos)                  /*!< 0x00001F00 */
+#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              /*!<DBL[4:0] bits (DMA Burst Length) */
+#define TIM_DCR_DBL_0             (0x01UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000100 */
+#define TIM_DCR_DBL_1             (0x02UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000200 */
+#define TIM_DCR_DBL_2             (0x04UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000400 */
+#define TIM_DCR_DBL_3             (0x08UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000800 */
+#define TIM_DCR_DBL_4             (0x10UL << TIM_DCR_DBL_Pos)                  /*!< 0x00001000 */
+
+/*******************  Bit definition for TIM_DMAR register  *******************/
+#define TIM_DMAR_DMAB_Pos         (0U)
+#define TIM_DMAR_DMAB_Msk         (0xFFFFUL << TIM_DMAR_DMAB_Pos)              /*!< 0x0000FFFF */
+#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            /*!<DMA register for burst accesses */
+
+/*******************  Bit definition for TIM1_OR1 register  *******************/
+#define TIM1_OR1_OCREF_CLR_Pos     (0U)
+#define TIM1_OR1_OCREF_CLR_Msk     (0x3UL << TIM1_OR1_OCREF_CLR_Pos)           /*!< 0x00000003 */
+#define TIM1_OR1_OCREF_CLR         TIM1_OR1_OCREF_CLR_Msk                      /*!< OCREF_CLR[1:0] input selection */
+#define TIM1_OR1_OCREF_CLR_0       (0x1UL << TIM1_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM1_OR1_OCREF_CLR_1       (0x2UL << TIM1_OR1_OCREF_CLR_Pos)           /*!< 0x00000002 */
+
+/*******************  Bit definition for TIM1_AF1 register  *******************/
+#define TIM1_AF1_BKINE_Pos        (0U)
+#define TIM1_AF1_BKINE_Msk        (0x1UL << TIM1_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM1_AF1_BKINE            TIM1_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM1_AF1_BKCMP1E_Pos      (1U)
+#define TIM1_AF1_BKCMP1E_Msk      (0x1UL << TIM1_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM1_AF1_BKCMP1E          TIM1_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM1_AF1_BKCMP2E_Pos      (2U)
+#define TIM1_AF1_BKCMP2E_Msk      (0x1UL << TIM1_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM1_AF1_BKCMP2E          TIM1_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM1_AF1_BKCMP3E_Pos      (3U)
+#define TIM1_AF1_BKCMP3E_Msk      (0x1UL << TIM1_AF1_BKCMP3E_Pos)              /*!< 0x00000008 */
+#define TIM1_AF1_BKCMP3E          TIM1_AF1_BKCMP3E_Msk                         /*!<BRK COMP3 enable */
+#define TIM1_AF1_BKINP_Pos        (9U)
+#define TIM1_AF1_BKINP_Msk        (0x1UL << TIM1_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM1_AF1_BKINP            TIM1_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM1_AF1_BKCMP1P_Pos      (10U)
+#define TIM1_AF1_BKCMP1P_Msk      (0x1UL << TIM1_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM1_AF1_BKCMP1P          TIM1_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM1_AF1_BKCMP2P_Pos      (11U)
+#define TIM1_AF1_BKCMP2P_Msk      (0x1UL << TIM1_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM1_AF1_BKCMP2P          TIM1_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+#define TIM1_AF1_BKCMP3P_Pos      (12U)
+#define TIM1_AF1_BKCMP3P_Msk      (0x1UL << TIM1_AF1_BKCMP3P_Pos)              /*!< 0x00001000 */
+#define TIM1_AF1_BKCMP3P          TIM1_AF1_BKCMP3P_Msk                         /*!<BRK COMP3 input polarity */
+
+#define TIM1_AF1_ETRSEL_Pos       (14U)
+#define TIM1_AF1_ETRSEL_Msk       (0xFUL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM1_AF1_ETRSEL           TIM1_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM1 ETR source selection) */
+#define TIM1_AF1_ETRSEL_0         (0x1UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM1_AF1_ETRSEL_1         (0x2UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM1_AF1_ETRSEL_2         (0x4UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM1_AF1_ETRSEL_3         (0x8UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM1_AF2 register  *******************/
+#define TIM1_AF2_BK2INE_Pos       (0U)
+#define TIM1_AF2_BK2INE_Msk       (0x1UL << TIM1_AF2_BK2INE_Pos)               /*!< 0x00000001 */
+#define TIM1_AF2_BK2INE           TIM1_AF2_BK2INE_Msk                          /*!<BRK2 BKIN2 input enable */
+#define TIM1_AF2_BK2CMP1E_Pos     (1U)
+#define TIM1_AF2_BK2CMP1E_Msk     (0x1UL << TIM1_AF2_BK2CMP1E_Pos)             /*!< 0x00000002 */
+#define TIM1_AF2_BK2CMP1E         TIM1_AF2_BK2CMP1E_Msk                        /*!<BRK2 COMP1 enable */
+#define TIM1_AF2_BK2CMP2E_Pos     (2U)
+#define TIM1_AF2_BK2CMP2E_Msk     (0x1UL << TIM1_AF2_BK2CMP2E_Pos)             /*!< 0x00000004 */
+#define TIM1_AF2_BK2CMP2E         TIM1_AF2_BK2CMP2E_Msk                        /*!<BRK2 COMP2 enable */
+#define TIM1_AF2_BK2CMP3E_Pos      (3U)
+#define TIM1_AF2_BK2CMP3E_Msk      (0x1UL << TIM1_AF2_BK2CMP3E_Pos)            /*!< 0x00000008 */
+#define TIM1_AF2_BK2CMP3E          TIM1_AF2_BK2CMP3E_Msk                       /*!<BRK2 COMP3 enable */
+#define TIM1_AF2_BK2INP_Pos       (9U)
+#define TIM1_AF2_BK2INP_Msk       (0x1UL << TIM1_AF2_BK2INP_Pos)               /*!< 0x00000200 */
+#define TIM1_AF2_BK2INP           TIM1_AF2_BK2INP_Msk                          /*!<BRK2 BKIN2 input polarity */
+#define TIM1_AF2_BK2CMP1P_Pos     (10U)
+#define TIM1_AF2_BK2CMP1P_Msk     (0x1UL << TIM1_AF2_BK2CMP1P_Pos)             /*!< 0x00000400 */
+#define TIM1_AF2_BK2CMP1P         TIM1_AF2_BK2CMP1P_Msk                        /*!<BRK2 COMP1 input polarity */
+#define TIM1_AF2_BK2CMP2P_Pos     (11U)
+#define TIM1_AF2_BK2CMP2P_Msk     (0x1UL << TIM1_AF2_BK2CMP2P_Pos)             /*!< 0x00000800 */
+#define TIM1_AF2_BK2CMP2P         TIM1_AF2_BK2CMP2P_Msk                        /*!<BRK2 COMP2 input polarity */
+#define TIM1_AF2_BK2CMP3P_Pos      (12U)
+#define TIM1_AF2_BK2CMP3P_Msk      (0x1UL << TIM1_AF2_BK2CMP3P_Pos)            /*!< 0x00001000 */
+#define TIM1_AF2_BK2CMP3P          TIM1_AF2_BK2CMP3P_Msk                       /*!<BRK2 COMP3 input polarity */
+
+/*******************  Bit definition for TIM2_OR1 register  *******************/
+#define TIM2_OR1_OCREF_CLR_Pos     (0U)
+#define TIM2_OR1_OCREF_CLR_Msk     (0x3UL << TIM2_OR1_OCREF_CLR_Pos)           /*!< 0x00000003 */
+#define TIM2_OR1_OCREF_CLR         TIM2_OR1_OCREF_CLR_Msk                      /*!< OCREF_CLR[1:0] input selection */
+#define TIM2_OR1_OCREF_CLR_0       (0x1UL << TIM2_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM2_OR1_OCREF_CLR_1       (0x2UL << TIM2_OR1_OCREF_CLR_Pos)           /*!< 0x00000002 */
+
+/*******************  Bit definition for TIM2_AF1 register  *******************/
+#define TIM2_AF1_ETRSEL_Pos       (14U)
+#define TIM2_AF1_ETRSEL_Msk       (0xFUL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM2_AF1_ETRSEL           TIM2_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM2 ETR source selection) */
+#define TIM2_AF1_ETRSEL_0         (0x1UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM2_AF1_ETRSEL_1         (0x2UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM2_AF1_ETRSEL_2         (0x4UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM2_AF1_ETRSEL_3         (0x8UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM3_OR1 register  *******************/
+#define TIM3_OR1_OCREF_CLR_Pos     (0U)
+#define TIM3_OR1_OCREF_CLR_Msk     (0x3UL << TIM3_OR1_OCREF_CLR_Pos)           /*!< 0x00000003 */
+#define TIM3_OR1_OCREF_CLR         TIM3_OR1_OCREF_CLR_Msk                      /*!< OCREF_CLR[1:0] input selection */
+#define TIM3_OR1_OCREF_CLR_0       (0x1UL << TIM3_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM3_OR1_OCREF_CLR_1       (0x2UL << TIM3_OR1_OCREF_CLR_Pos)           /*!< 0x00000002 */
+
+/*******************  Bit definition for TIM3_AF1 register  *******************/
+#define TIM3_AF1_ETRSEL_Pos       (14U)
+#define TIM3_AF1_ETRSEL_Msk       (0xFUL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM3_AF1_ETRSEL           TIM3_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM3 ETR source selection) */
+#define TIM3_AF1_ETRSEL_0         (0x1UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM3_AF1_ETRSEL_1         (0x2UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM3_AF1_ETRSEL_2         (0x4UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM3_AF1_ETRSEL_3         (0x8UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM4_OR1 register  *******************/
+#define TIM4_OR1_OCREF_CLR_Pos     (0U)
+#define TIM4_OR1_OCREF_CLR_Msk     (0x3UL << TIM4_OR1_OCREF_CLR_Pos)           /*!< 0x00000003 */
+#define TIM4_OR1_OCREF_CLR         TIM4_OR1_OCREF_CLR_Msk                      /*!< OCREF_CLR[1:0] input selection */
+#define TIM4_OR1_OCREF_CLR_0       (0x1UL << TIM4_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM4_OR1_OCREF_CLR_1       (0x2UL << TIM4_OR1_OCREF_CLR_Pos)           /*!< 0x00000002 */
+
+/*******************  Bit definition for TIM4_AF1 register  *******************/
+#define TIM4_AF1_ETRSEL_Pos       (14U)
+#define TIM4_AF1_ETRSEL_Msk       (0xFUL << TIM4_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM4_AF1_ETRSEL           TIM4_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM4 ETR source selection) */
+#define TIM4_AF1_ETRSEL_0         (0x1UL << TIM4_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM4_AF1_ETRSEL_1         (0x2UL << TIM4_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM4_AF1_ETRSEL_2         (0x4UL << TIM4_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM4_AF1_ETRSEL_3         (0x8UL << TIM4_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM14_AF1 register  *******************/
+#define TIM14_AF1_ETRSEL_Pos      (14U)
+#define TIM14_AF1_ETRSEL_Msk      (0xFUL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x0003C000 */
+#define TIM14_AF1_ETRSEL          TIM14_AF1_ETRSEL_Msk                         /*!<ETRSEL[3:0] bits (TIM14 ETR source selection) */
+#define TIM14_AF1_ETRSEL_0        (0x1UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00004000 */
+#define TIM14_AF1_ETRSEL_1        (0x2UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00008000 */
+#define TIM14_AF1_ETRSEL_2        (0x4UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00010000 */
+#define TIM14_AF1_ETRSEL_3        (0x8UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM15_AF1 register  ******************/
+#define TIM15_AF1_BKINE_Pos      (0U)
+#define TIM15_AF1_BKINE_Msk      (0x1UL << TIM15_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM15_AF1_BKINE          TIM15_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM15_AF1_BKCMP1E_Pos    (1U)
+#define TIM15_AF1_BKCMP1E_Msk    (0x1UL << TIM15_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM15_AF1_BKCMP1E        TIM15_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM15_AF1_BKCMP2E_Pos    (2U)
+#define TIM15_AF1_BKCMP2E_Msk    (0x1UL << TIM15_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM15_AF1_BKCMP2E        TIM15_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM15_AF1_BKCMP3E_Pos    (3U)
+#define TIM15_AF1_BKCMP3E_Msk    (0x1UL << TIM15_AF1_BKCMP3E_Pos)              /*!< 0x00000008 */
+#define TIM15_AF1_BKCMP3E        TIM15_AF1_BKCMP3E_Msk                         /*!<BRK COMP3 enable */
+#define TIM15_AF1_BKINP_Pos      (9U)
+#define TIM15_AF1_BKINP_Msk      (0x1UL << TIM15_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM15_AF1_BKINP          TIM15_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM15_AF1_BKCMP1P_Pos    (10U)
+#define TIM15_AF1_BKCMP1P_Msk    (0x1UL << TIM15_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM15_AF1_BKCMP1P        TIM15_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM15_AF1_BKCMP2P_Pos    (11U)
+#define TIM15_AF1_BKCMP2P_Msk    (0x1UL << TIM15_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM15_AF1_BKCMP2P        TIM15_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+#define TIM15_AF1_BKCMP3P_Pos    (12U)
+#define TIM15_AF1_BKCMP3P_Msk    (0x1UL << TIM15_AF1_BKCMP3P_Pos)              /*!< 0x00000010 */
+#define TIM15_AF1_BKCMP3P        TIM15_AF1_BKCMP3P_Msk                         /*!<BRK COMP3 input polarity */
+
+/*******************  Bit definition for TIM16_AF1 register  ******************/
+#define TIM16_AF1_BKINE_Pos      (0U)
+#define TIM16_AF1_BKINE_Msk      (0x1UL << TIM16_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM16_AF1_BKINE          TIM16_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM16_AF1_BKCMP1E_Pos    (1U)
+#define TIM16_AF1_BKCMP1E_Msk    (0x1UL << TIM16_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM16_AF1_BKCMP1E        TIM16_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM16_AF1_BKCMP2E_Pos    (2U)
+#define TIM16_AF1_BKCMP2E_Msk    (0x1UL << TIM16_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM16_AF1_BKCMP2E        TIM16_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM16_AF1_BKCMP3E_Pos    (3U)
+#define TIM16_AF1_BKCMP3E_Msk    (0x1UL << TIM16_AF1_BKCMP3E_Pos)              /*!< 0x00000008 */
+#define TIM16_AF1_BKCMP3E        TIM16_AF1_BKCMP3E_Msk                         /*!<BRK COMP3 enable */
+#define TIM16_AF1_BKINP_Pos      (9U)
+#define TIM16_AF1_BKINP_Msk      (0x1UL << TIM16_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM16_AF1_BKINP          TIM16_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM16_AF1_BKCMP1P_Pos    (10U)
+#define TIM16_AF1_BKCMP1P_Msk    (0x1UL << TIM16_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM16_AF1_BKCMP1P        TIM16_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM16_AF1_BKCMP2P_Pos    (11U)
+#define TIM16_AF1_BKCMP2P_Msk    (0x1UL << TIM16_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM16_AF1_BKCMP2P        TIM16_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+#define TIM16_AF1_BKCMP3P_Pos    (12U)
+#define TIM16_AF1_BKCMP3P_Msk    (0x1UL << TIM16_AF1_BKCMP3P_Pos)              /*!< 0x00000010 */
+#define TIM16_AF1_BKCMP3P        TIM16_AF1_BKCMP3P_Msk                         /*!<BRK COMP3 input polarity */
+
+/*******************  Bit definition for TIM17_AF1 register  ******************/
+#define TIM17_AF1_BKINE_Pos      (0U)
+#define TIM17_AF1_BKINE_Msk      (0x1UL << TIM17_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM17_AF1_BKINE          TIM17_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM17_AF1_BKCMP1E_Pos    (1U)
+#define TIM17_AF1_BKCMP1E_Msk    (0x1UL << TIM17_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM17_AF1_BKCMP1E        TIM17_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM17_AF1_BKCMP2E_Pos    (2U)
+#define TIM17_AF1_BKCMP2E_Msk    (0x1UL << TIM17_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM17_AF1_BKCMP2E        TIM17_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM17_AF1_BKCMP3E_Pos    (3U)
+#define TIM17_AF1_BKCMP3E_Msk    (0x1UL << TIM17_AF1_BKCMP3E_Pos)              /*!< 0x00000008 */
+#define TIM17_AF1_BKCMP3E        TIM17_AF1_BKCMP3E_Msk                         /*!<BRK COMP3 enable */
+#define TIM17_AF1_BKINP_Pos      (9U)
+#define TIM17_AF1_BKINP_Msk      (0x1UL << TIM17_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM17_AF1_BKINP          TIM17_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM17_AF1_BKCMP1P_Pos    (10U)
+#define TIM17_AF1_BKCMP1P_Msk    (0x1UL << TIM17_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM17_AF1_BKCMP1P        TIM17_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM17_AF1_BKCMP2P_Pos    (11U)
+#define TIM17_AF1_BKCMP2P_Msk    (0x1UL << TIM17_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM17_AF1_BKCMP2P        TIM17_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+#define TIM17_AF1_BKCMP3P_Pos    (12U)
+#define TIM17_AF1_BKCMP3P_Msk    (0x1UL << TIM17_AF1_BKCMP3P_Pos)              /*!< 0x00000010 */
+#define TIM17_AF1_BKCMP3P        TIM17_AF1_BKCMP3P_Msk                         /*!<BRK COMP3 input polarity */
+
+/*******************  Bit definition for TIM_TISEL register  *********************/
+#define TIM_TISEL_TI1SEL_Pos      (0U)
+#define TIM_TISEL_TI1SEL_Msk      (0xFUL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x0000000F */
+#define TIM_TISEL_TI1SEL          TIM_TISEL_TI1SEL_Msk                         /*!<TI1SEL[3:0] bits (TIM TI1 SEL)*/
+#define TIM_TISEL_TI1SEL_0        (0x1UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000001 */
+#define TIM_TISEL_TI1SEL_1        (0x2UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000002 */
+#define TIM_TISEL_TI1SEL_2        (0x4UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000004 */
+#define TIM_TISEL_TI1SEL_3        (0x8UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000008 */
+
+#define TIM_TISEL_TI2SEL_Pos      (8U)
+#define TIM_TISEL_TI2SEL_Msk      (0xFUL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000F00 */
+#define TIM_TISEL_TI2SEL          TIM_TISEL_TI2SEL_Msk                         /*!<TI2SEL[3:0] bits (TIM TI2 SEL)*/
+#define TIM_TISEL_TI2SEL_0        (0x1UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000100 */
+#define TIM_TISEL_TI2SEL_1        (0x2UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000200 */
+#define TIM_TISEL_TI2SEL_2        (0x4UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000400 */
+#define TIM_TISEL_TI2SEL_3        (0x8UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000800 */
+
+#define TIM_TISEL_TI3SEL_Pos      (16U)
+#define TIM_TISEL_TI3SEL_Msk      (0xFUL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x000F0000 */
+#define TIM_TISEL_TI3SEL          TIM_TISEL_TI3SEL_Msk                         /*!<TI3SEL[3:0] bits (TIM TI3 SEL)*/
+#define TIM_TISEL_TI3SEL_0        (0x1UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00010000 */
+#define TIM_TISEL_TI3SEL_1        (0x2UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00020000 */
+#define TIM_TISEL_TI3SEL_2        (0x4UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00040000 */
+#define TIM_TISEL_TI3SEL_3        (0x8UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00080000 */
+
+#define TIM_TISEL_TI4SEL_Pos      (24U)
+#define TIM_TISEL_TI4SEL_Msk      (0xFUL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x0F000000 */
+#define TIM_TISEL_TI4SEL          TIM_TISEL_TI4SEL_Msk                         /*!<TI4SEL[3:0] bits (TIM TI4 SEL)*/
+#define TIM_TISEL_TI4SEL_0        (0x1UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x01000000 */
+#define TIM_TISEL_TI4SEL_1        (0x2UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x02000000 */
+#define TIM_TISEL_TI4SEL_2        (0x4UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x04000000 */
+#define TIM_TISEL_TI4SEL_3        (0x8UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x08000000 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                         Low Power Timer (LPTIM)                            */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for LPTIM_ISR register  *******************/
+#define LPTIM_ISR_CMPM_Pos          (0U)
+#define LPTIM_ISR_CMPM_Msk          (0x1UL << LPTIM_ISR_CMPM_Pos)              /*!< 0x00000001 */
+#define LPTIM_ISR_CMPM              LPTIM_ISR_CMPM_Msk                         /*!< Compare match */
+#define LPTIM_ISR_ARRM_Pos          (1U)
+#define LPTIM_ISR_ARRM_Msk          (0x1UL << LPTIM_ISR_ARRM_Pos)              /*!< 0x00000002 */
+#define LPTIM_ISR_ARRM              LPTIM_ISR_ARRM_Msk                         /*!< Autoreload match */
+#define LPTIM_ISR_EXTTRIG_Pos       (2U)
+#define LPTIM_ISR_EXTTRIG_Msk       (0x1UL << LPTIM_ISR_EXTTRIG_Pos)           /*!< 0x00000004 */
+#define LPTIM_ISR_EXTTRIG           LPTIM_ISR_EXTTRIG_Msk                      /*!< External trigger edge event */
+#define LPTIM_ISR_CMPOK_Pos         (3U)
+#define LPTIM_ISR_CMPOK_Msk         (0x1UL << LPTIM_ISR_CMPOK_Pos)             /*!< 0x00000008 */
+#define LPTIM_ISR_CMPOK             LPTIM_ISR_CMPOK_Msk                        /*!< Compare register update OK */
+#define LPTIM_ISR_ARROK_Pos         (4U)
+#define LPTIM_ISR_ARROK_Msk         (0x1UL << LPTIM_ISR_ARROK_Pos)             /*!< 0x00000010 */
+#define LPTIM_ISR_ARROK             LPTIM_ISR_ARROK_Msk                        /*!< Autoreload register update OK */
+#define LPTIM_ISR_UP_Pos            (5U)
+#define LPTIM_ISR_UP_Msk            (0x1UL << LPTIM_ISR_UP_Pos)                /*!< 0x00000020 */
+#define LPTIM_ISR_UP                LPTIM_ISR_UP_Msk                           /*!< Counter direction change down to up */
+#define LPTIM_ISR_DOWN_Pos          (6U)
+#define LPTIM_ISR_DOWN_Msk          (0x1UL << LPTIM_ISR_DOWN_Pos)              /*!< 0x00000040 */
+#define LPTIM_ISR_DOWN              LPTIM_ISR_DOWN_Msk                         /*!< Counter direction change up to down */
+
+/******************  Bit definition for LPTIM_ICR register  *******************/
+#define LPTIM_ICR_CMPMCF_Pos        (0U)
+#define LPTIM_ICR_CMPMCF_Msk        (0x1UL << LPTIM_ICR_CMPMCF_Pos)            /*!< 0x00000001 */
+#define LPTIM_ICR_CMPMCF            LPTIM_ICR_CMPMCF_Msk                       /*!< Compare match Clear Flag */
+#define LPTIM_ICR_ARRMCF_Pos        (1U)
+#define LPTIM_ICR_ARRMCF_Msk        (0x1UL << LPTIM_ICR_ARRMCF_Pos)            /*!< 0x00000002 */
+#define LPTIM_ICR_ARRMCF            LPTIM_ICR_ARRMCF_Msk                       /*!< Autoreload match Clear Flag */
+#define LPTIM_ICR_EXTTRIGCF_Pos     (2U)
+#define LPTIM_ICR_EXTTRIGCF_Msk     (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos)         /*!< 0x00000004 */
+#define LPTIM_ICR_EXTTRIGCF         LPTIM_ICR_EXTTRIGCF_Msk                    /*!< External trigger edge event Clear Flag */
+#define LPTIM_ICR_CMPOKCF_Pos       (3U)
+#define LPTIM_ICR_CMPOKCF_Msk       (0x1UL << LPTIM_ICR_CMPOKCF_Pos)           /*!< 0x00000008 */
+#define LPTIM_ICR_CMPOKCF           LPTIM_ICR_CMPOKCF_Msk                      /*!< Compare register update OK Clear Flag */
+#define LPTIM_ICR_ARROKCF_Pos       (4U)
+#define LPTIM_ICR_ARROKCF_Msk       (0x1UL << LPTIM_ICR_ARROKCF_Pos)           /*!< 0x00000010 */
+#define LPTIM_ICR_ARROKCF           LPTIM_ICR_ARROKCF_Msk                      /*!< Autoreload register update OK Clear Flag */
+#define LPTIM_ICR_UPCF_Pos          (5U)
+#define LPTIM_ICR_UPCF_Msk          (0x1UL << LPTIM_ICR_UPCF_Pos)              /*!< 0x00000020 */
+#define LPTIM_ICR_UPCF              LPTIM_ICR_UPCF_Msk                         /*!< Counter direction change down to up Clear Flag */
+#define LPTIM_ICR_DOWNCF_Pos        (6U)
+#define LPTIM_ICR_DOWNCF_Msk        (0x1UL << LPTIM_ICR_DOWNCF_Pos)            /*!< 0x00000040 */
+#define LPTIM_ICR_DOWNCF            LPTIM_ICR_DOWNCF_Msk                       /*!< Counter direction change up to down Clear Flag */
+
+/******************  Bit definition for LPTIM_IER register ********************/
+#define LPTIM_IER_CMPMIE_Pos        (0U)
+#define LPTIM_IER_CMPMIE_Msk        (0x1UL << LPTIM_IER_CMPMIE_Pos)            /*!< 0x00000001 */
+#define LPTIM_IER_CMPMIE            LPTIM_IER_CMPMIE_Msk                       /*!< Compare match Interrupt Enable */
+#define LPTIM_IER_ARRMIE_Pos        (1U)
+#define LPTIM_IER_ARRMIE_Msk        (0x1UL << LPTIM_IER_ARRMIE_Pos)            /*!< 0x00000002 */
+#define LPTIM_IER_ARRMIE            LPTIM_IER_ARRMIE_Msk                       /*!< Autoreload match Interrupt Enable */
+#define LPTIM_IER_EXTTRIGIE_Pos     (2U)
+#define LPTIM_IER_EXTTRIGIE_Msk     (0x1UL << LPTIM_IER_EXTTRIGIE_Pos)         /*!< 0x00000004 */
+#define LPTIM_IER_EXTTRIGIE         LPTIM_IER_EXTTRIGIE_Msk                    /*!< External trigger edge event Interrupt Enable */
+#define LPTIM_IER_CMPOKIE_Pos       (3U)
+#define LPTIM_IER_CMPOKIE_Msk       (0x1UL << LPTIM_IER_CMPOKIE_Pos)           /*!< 0x00000008 */
+#define LPTIM_IER_CMPOKIE           LPTIM_IER_CMPOKIE_Msk                      /*!< Compare register update OK Interrupt Enable */
+#define LPTIM_IER_ARROKIE_Pos       (4U)
+#define LPTIM_IER_ARROKIE_Msk       (0x1UL << LPTIM_IER_ARROKIE_Pos)           /*!< 0x00000010 */
+#define LPTIM_IER_ARROKIE           LPTIM_IER_ARROKIE_Msk                      /*!< Autoreload register update OK Interrupt Enable */
+#define LPTIM_IER_UPIE_Pos          (5U)
+#define LPTIM_IER_UPIE_Msk          (0x1UL << LPTIM_IER_UPIE_Pos)              /*!< 0x00000020 */
+#define LPTIM_IER_UPIE              LPTIM_IER_UPIE_Msk                         /*!< Counter direction change down to up Interrupt Enable */
+#define LPTIM_IER_DOWNIE_Pos        (6U)
+#define LPTIM_IER_DOWNIE_Msk        (0x1UL << LPTIM_IER_DOWNIE_Pos)            /*!< 0x00000040 */
+#define LPTIM_IER_DOWNIE            LPTIM_IER_DOWNIE_Msk                       /*!< Counter direction change up to down Interrupt Enable */
+
+/******************  Bit definition for LPTIM_CFGR register *******************/
+#define LPTIM_CFGR_CKSEL_Pos        (0U)
+#define LPTIM_CFGR_CKSEL_Msk        (0x1UL << LPTIM_CFGR_CKSEL_Pos)            /*!< 0x00000001 */
+#define LPTIM_CFGR_CKSEL            LPTIM_CFGR_CKSEL_Msk                       /*!< Clock selector */
+
+#define LPTIM_CFGR_CKPOL_Pos        (1U)
+#define LPTIM_CFGR_CKPOL_Msk        (0x3UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000006 */
+#define LPTIM_CFGR_CKPOL            LPTIM_CFGR_CKPOL_Msk                       /*!< CKPOL[1:0] bits (Clock polarity) */
+#define LPTIM_CFGR_CKPOL_0          (0x1UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000002 */
+#define LPTIM_CFGR_CKPOL_1          (0x2UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000004 */
+
+#define LPTIM_CFGR_CKFLT_Pos        (3U)
+#define LPTIM_CFGR_CKFLT_Msk        (0x3UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000018 */
+#define LPTIM_CFGR_CKFLT            LPTIM_CFGR_CKFLT_Msk                       /*!< CKFLT[1:0] bits (Configurable digital filter for external clock) */
+#define LPTIM_CFGR_CKFLT_0          (0x1UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000008 */
+#define LPTIM_CFGR_CKFLT_1          (0x2UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000010 */
+
+#define LPTIM_CFGR_TRGFLT_Pos       (6U)
+#define LPTIM_CFGR_TRGFLT_Msk       (0x3UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x000000C0 */
+#define LPTIM_CFGR_TRGFLT           LPTIM_CFGR_TRGFLT_Msk                      /*!< TRGFLT[1:0] bits (Configurable digital filter for trigger) */
+#define LPTIM_CFGR_TRGFLT_0         (0x1UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x00000040 */
+#define LPTIM_CFGR_TRGFLT_1         (0x2UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x00000080 */
+
+#define LPTIM_CFGR_PRESC_Pos        (9U)
+#define LPTIM_CFGR_PRESC_Msk        (0x7UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000E00 */
+#define LPTIM_CFGR_PRESC            LPTIM_CFGR_PRESC_Msk                       /*!< PRESC[2:0] bits (Clock prescaler) */
+#define LPTIM_CFGR_PRESC_0          (0x1UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000200 */
+#define LPTIM_CFGR_PRESC_1          (0x2UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000400 */
+#define LPTIM_CFGR_PRESC_2          (0x4UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000800 */
+
+#define LPTIM_CFGR_TRIGSEL_Pos      (13U)
+#define LPTIM_CFGR_TRIGSEL_Msk      (0x7UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x0000E000 */
+#define LPTIM_CFGR_TRIGSEL          LPTIM_CFGR_TRIGSEL_Msk                     /*!< TRIGSEL[2:0]] bits (Trigger selector) */
+#define LPTIM_CFGR_TRIGSEL_0        (0x1UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00002000 */
+#define LPTIM_CFGR_TRIGSEL_1        (0x2UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00004000 */
+#define LPTIM_CFGR_TRIGSEL_2        (0x4UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00008000 */
+
+#define LPTIM_CFGR_TRIGEN_Pos       (17U)
+#define LPTIM_CFGR_TRIGEN_Msk       (0x3UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00060000 */
+#define LPTIM_CFGR_TRIGEN           LPTIM_CFGR_TRIGEN_Msk                      /*!< TRIGEN[1:0] bits (Trigger enable and polarity) */
+#define LPTIM_CFGR_TRIGEN_0         (0x1UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00020000 */
+#define LPTIM_CFGR_TRIGEN_1         (0x2UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00040000 */
+
+#define LPTIM_CFGR_TIMOUT_Pos       (19U)
+#define LPTIM_CFGR_TIMOUT_Msk       (0x1UL << LPTIM_CFGR_TIMOUT_Pos)           /*!< 0x00080000 */
+#define LPTIM_CFGR_TIMOUT           LPTIM_CFGR_TIMOUT_Msk                      /*!< Timeout enable */
+#define LPTIM_CFGR_WAVE_Pos         (20U)
+#define LPTIM_CFGR_WAVE_Msk         (0x1UL << LPTIM_CFGR_WAVE_Pos)             /*!< 0x00100000 */
+#define LPTIM_CFGR_WAVE             LPTIM_CFGR_WAVE_Msk                        /*!< Waveform shape */
+#define LPTIM_CFGR_WAVPOL_Pos       (21U)
+#define LPTIM_CFGR_WAVPOL_Msk       (0x1UL << LPTIM_CFGR_WAVPOL_Pos)           /*!< 0x00200000 */
+#define LPTIM_CFGR_WAVPOL           LPTIM_CFGR_WAVPOL_Msk                      /*!< Waveform shape polarity */
+#define LPTIM_CFGR_PRELOAD_Pos      (22U)
+#define LPTIM_CFGR_PRELOAD_Msk      (0x1UL << LPTIM_CFGR_PRELOAD_Pos)          /*!< 0x00400000 */
+#define LPTIM_CFGR_PRELOAD          LPTIM_CFGR_PRELOAD_Msk                     /*!< Reg update mode */
+#define LPTIM_CFGR_COUNTMODE_Pos    (23U)
+#define LPTIM_CFGR_COUNTMODE_Msk    (0x1UL << LPTIM_CFGR_COUNTMODE_Pos)        /*!< 0x00800000 */
+#define LPTIM_CFGR_COUNTMODE        LPTIM_CFGR_COUNTMODE_Msk                   /*!< Counter mode enable */
+#define LPTIM_CFGR_ENC_Pos          (24U)
+#define LPTIM_CFGR_ENC_Msk          (0x1UL << LPTIM_CFGR_ENC_Pos)              /*!< 0x01000000 */
+#define LPTIM_CFGR_ENC              LPTIM_CFGR_ENC_Msk                         /*!< Encoder mode enable */
+
+/******************  Bit definition for LPTIM_CR register  ********************/
+#define LPTIM_CR_ENABLE_Pos         (0U)
+#define LPTIM_CR_ENABLE_Msk         (0x1UL << LPTIM_CR_ENABLE_Pos)             /*!< 0x00000001 */
+#define LPTIM_CR_ENABLE             LPTIM_CR_ENABLE_Msk                        /*!< LPTIMer enable */
+#define LPTIM_CR_SNGSTRT_Pos        (1U)
+#define LPTIM_CR_SNGSTRT_Msk        (0x1UL << LPTIM_CR_SNGSTRT_Pos)            /*!< 0x00000002 */
+#define LPTIM_CR_SNGSTRT            LPTIM_CR_SNGSTRT_Msk                       /*!< Timer start in single mode */
+#define LPTIM_CR_CNTSTRT_Pos        (2U)
+#define LPTIM_CR_CNTSTRT_Msk        (0x1UL << LPTIM_CR_CNTSTRT_Pos)            /*!< 0x00000004 */
+#define LPTIM_CR_CNTSTRT            LPTIM_CR_CNTSTRT_Msk                       /*!< Timer start in continuous mode */
+#define LPTIM_CR_COUNTRST_Pos       (3U)
+#define LPTIM_CR_COUNTRST_Msk       (0x1UL << LPTIM_CR_COUNTRST_Pos)           /*!< 0x00000008 */
+#define LPTIM_CR_COUNTRST           LPTIM_CR_COUNTRST_Msk                      /*!< Counter reset */
+#define LPTIM_CR_RSTARE_Pos         (4U)
+#define LPTIM_CR_RSTARE_Msk         (0x1UL << LPTIM_CR_RSTARE_Pos)             /*!< 0x00000010 */
+#define LPTIM_CR_RSTARE             LPTIM_CR_RSTARE_Msk                        /*!< Reset after read enable */
+
+/******************  Bit definition for LPTIM_CMP register  *******************/
+#define LPTIM_CMP_CMP_Pos           (0U)
+#define LPTIM_CMP_CMP_Msk           (0xFFFFUL << LPTIM_CMP_CMP_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_CMP_CMP               LPTIM_CMP_CMP_Msk                          /*!< Compare register */
+
+/******************  Bit definition for LPTIM_ARR register  *******************/
+#define LPTIM_ARR_ARR_Pos           (0U)
+#define LPTIM_ARR_ARR_Msk           (0xFFFFUL << LPTIM_ARR_ARR_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_ARR_ARR               LPTIM_ARR_ARR_Msk                          /*!< Auto reload register */
+
+/******************  Bit definition for LPTIM_CNT register  *******************/
+#define LPTIM_CNT_CNT_Pos           (0U)
+#define LPTIM_CNT_CNT_Msk           (0xFFFFUL << LPTIM_CNT_CNT_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_CNT_CNT               LPTIM_CNT_CNT_Msk                          /*!< Counter register */
+
+/******************  Bit definition for LPTIM_CFGR2 register  *******************/
+#define LPTIM_CFGR2_IN1SEL_Pos      (0U)
+#define LPTIM_CFGR2_IN1SEL_Msk      (0xFUL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x0000000F */
+#define LPTIM_CFGR2_IN1SEL          LPTIM_CFGR2_IN1SEL_Msk                     /*!< CFGR2[3:0] bits (INPUT1 selection) */
+#define LPTIM_CFGR2_IN1SEL_0        (0x1UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000001 */
+#define LPTIM_CFGR2_IN1SEL_1        (0x2UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000002 */
+#define LPTIM_CFGR2_IN1SEL_2        (0x4UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000004 */
+#define LPTIM_CFGR2_IN1SEL_3        (0x8UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000008 */
+
+#define LPTIM_CFGR2_IN2SEL_Pos      (4U)
+#define LPTIM_CFGR2_IN2SEL_Msk      (0xFUL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x000000F0 */
+#define LPTIM_CFGR2_IN2SEL          LPTIM_CFGR2_IN2SEL_Msk                     /*!< CFGR2[7:4] bits (INPUT2 selection) */
+#define LPTIM_CFGR2_IN2SEL_0        (0x1UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000010 */
+#define LPTIM_CFGR2_IN2SEL_1        (0x2UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000020 */
+#define LPTIM_CFGR2_IN2SEL_2        (0x4UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000040 */
+#define LPTIM_CFGR2_IN2SEL_3        (0x8UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000080 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Analog Comparators (COMP)                             */
+/*                                                                            */
+/******************************************************************************/
+/**********************  Bit definition for COMP_CSR register  ****************/
+#define COMP_CSR_EN_Pos            (0U)
+#define COMP_CSR_EN_Msk            (0x1UL << COMP_CSR_EN_Pos)                  /*!< 0x00000001 */
+#define COMP_CSR_EN                COMP_CSR_EN_Msk                             /*!< Comparator enable */
+
+#define COMP_CSR_INMSEL_Pos        (4U)
+#define COMP_CSR_INMSEL_Msk        (0xFUL << COMP_CSR_INMSEL_Pos)              /*!< 0x000000F0 */
+#define COMP_CSR_INMSEL            COMP_CSR_INMSEL_Msk                         /*!< Comparator input minus selection */
+#define COMP_CSR_INMSEL_0          (0x1UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000010 */
+#define COMP_CSR_INMSEL_1          (0x2UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000020 */
+#define COMP_CSR_INMSEL_2          (0x4UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000040 */
+#define COMP_CSR_INMSEL_3          (0x8UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000080 */
+
+#define COMP_CSR_INPSEL_Pos        (8U)
+#define COMP_CSR_INPSEL_Msk        (0x3UL << COMP_CSR_INPSEL_Pos)              /*!< 0x00000300 */
+#define COMP_CSR_INPSEL            COMP_CSR_INPSEL_Msk                         /*!< Comparator plus minus selection */
+#define COMP_CSR_INPSEL_0          (0x1UL << COMP_CSR_INPSEL_Pos)              /*!< 0x00000100 */
+#define COMP_CSR_INPSEL_1          (0x2UL << COMP_CSR_INPSEL_Pos)              /*!< 0x00000200 */
+
+#define COMP_CSR_WINMODE_Pos       (11U)
+#define COMP_CSR_WINMODE_Msk       (0x1UL << COMP_CSR_WINMODE_Pos)             /*!< 0x00000800 */
+#define COMP_CSR_WINMODE           COMP_CSR_WINMODE_Msk                        /*!< Pair of comparators window mode. Bit intended to be used with COMP common instance (COMP_Common_TypeDef) */
+#define COMP_CSR_WINOUT_Pos        (14U)
+#define COMP_CSR_WINOUT_Msk        (0x1UL << COMP_CSR_WINOUT_Pos)              /*!< 0x00004000 */
+#define COMP_CSR_WINOUT            COMP_CSR_WINOUT_Msk                         /*!< Pair of comparators window output level. Bit intended to be used with COMP common instance (COMP_Common_TypeDef) */
+
+#define COMP_CSR_POLARITY_Pos      (15U)
+#define COMP_CSR_POLARITY_Msk      (0x1UL << COMP_CSR_POLARITY_Pos)            /*!< 0x00008000 */
+#define COMP_CSR_POLARITY          COMP_CSR_POLARITY_Msk                       /*!< Comparator output polarity */
+
+#define COMP_CSR_HYST_Pos          (16U)
+#define COMP_CSR_HYST_Msk          (0x3UL << COMP_CSR_HYST_Pos)                /*!< 0x00030000 */
+#define COMP_CSR_HYST              COMP_CSR_HYST_Msk                           /*!< Comparator input hysteresis */
+#define COMP_CSR_HYST_0            (0x1UL << COMP_CSR_HYST_Pos)                /*!< 0x00010000 */
+#define COMP_CSR_HYST_1            (0x2UL << COMP_CSR_HYST_Pos)                /*!< 0x00020000 */
+
+#define COMP_CSR_PWRMODE_Pos       (18U)
+#define COMP_CSR_PWRMODE_Msk       (0x3UL << COMP_CSR_PWRMODE_Pos)             /*!< 0x000C0000 */
+#define COMP_CSR_PWRMODE           COMP_CSR_PWRMODE_Msk                        /*!< Comparator power mode */
+#define COMP_CSR_PWRMODE_0         (0x1UL << COMP_CSR_PWRMODE_Pos)             /*!< 0x00040000 */
+#define COMP_CSR_PWRMODE_1         (0x2UL << COMP_CSR_PWRMODE_Pos)             /*!< 0x00080000 */
+
+#define COMP_CSR_BLANKING_Pos      (20U)
+#define COMP_CSR_BLANKING_Msk      (0x1FUL << COMP_CSR_BLANKING_Pos)           /*!< 0x01F00000 */
+#define COMP_CSR_BLANKING          COMP_CSR_BLANKING_Msk                       /*!< Comparator blanking source */
+#define COMP_CSR_BLANKING_0        (0x01UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00100000 */
+#define COMP_CSR_BLANKING_1        (0x02UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00200000 */
+#define COMP_CSR_BLANKING_2        (0x04UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00400000 */
+#define COMP_CSR_BLANKING_3        (0x08UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00800000 */
+#define COMP_CSR_BLANKING_4        (0x10UL << COMP_CSR_BLANKING_Pos)           /*!< 0x01000000 */
+
+#define COMP_CSR_VALUE_Pos         (30U)
+#define COMP_CSR_VALUE_Msk         (0x1UL << COMP_CSR_VALUE_Pos)               /*!< 0x40000000 */
+#define COMP_CSR_VALUE             COMP_CSR_VALUE_Msk                          /*!< Comparator output level */
+
+#define COMP_CSR_LOCK_Pos          (31U)
+#define COMP_CSR_LOCK_Msk          (0x1UL << COMP_CSR_LOCK_Pos)                /*!< 0x80000000 */
+#define COMP_CSR_LOCK              COMP_CSR_LOCK_Msk                           /*!< Comparator lock */
+
+/******************************************************************************/
+/*                                                                            */
+/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for USART_CR1 register  *******************/
+#define USART_CR1_UE_Pos             (0U)
+#define USART_CR1_UE_Msk             (0x1UL << USART_CR1_UE_Pos)               /*!< 0x00000001 */
+#define USART_CR1_UE                 USART_CR1_UE_Msk                          /*!< USART Enable */
+#define USART_CR1_UESM_Pos           (1U)
+#define USART_CR1_UESM_Msk           (0x1UL << USART_CR1_UESM_Pos)             /*!< 0x00000002 */
+#define USART_CR1_UESM               USART_CR1_UESM_Msk                        /*!< USART Enable in STOP Mode */
+#define USART_CR1_RE_Pos             (2U)
+#define USART_CR1_RE_Msk             (0x1UL << USART_CR1_RE_Pos)               /*!< 0x00000004 */
+#define USART_CR1_RE                 USART_CR1_RE_Msk                          /*!< Receiver Enable */
+#define USART_CR1_TE_Pos             (3U)
+#define USART_CR1_TE_Msk             (0x1UL << USART_CR1_TE_Pos)               /*!< 0x00000008 */
+#define USART_CR1_TE                 USART_CR1_TE_Msk                          /*!< Transmitter Enable */
+#define USART_CR1_IDLEIE_Pos         (4U)
+#define USART_CR1_IDLEIE_Msk         (0x1UL << USART_CR1_IDLEIE_Pos)           /*!< 0x00000010 */
+#define USART_CR1_IDLEIE             USART_CR1_IDLEIE_Msk                      /*!< IDLE Interrupt Enable */
+#define USART_CR1_RXNEIE_RXFNEIE_Pos   (5U)
+#define USART_CR1_RXNEIE_RXFNEIE_Msk   (0x1UL << USART_CR1_RXNEIE_RXFNEIE_Pos) /*!< 0x00000020 */
+#define USART_CR1_RXNEIE_RXFNEIE       USART_CR1_RXNEIE_RXFNEIE_Msk            /*!< RXNE/RXFIFO not empty Interrupt Enable */
+#define USART_CR1_TCIE_Pos           (6U)
+#define USART_CR1_TCIE_Msk           (0x1UL << USART_CR1_TCIE_Pos)             /*!< 0x00000040 */
+#define USART_CR1_TCIE               USART_CR1_TCIE_Msk                        /*!< Transmission Complete Interrupt Enable */
+#define USART_CR1_TXEIE_TXFNFIE_Pos  (7U)
+#define USART_CR1_TXEIE_TXFNFIE_Msk   (0x1UL << USART_CR1_TXEIE_TXFNFIE_Pos)   /*!< 0x00000080 */
+#define USART_CR1_TXEIE_TXFNFIE       USART_CR1_TXEIE_TXFNFIE_Msk              /*!< TXE/TXFIFO not full Interrupt Enable */
+#define USART_CR1_PEIE_Pos           (8U)
+#define USART_CR1_PEIE_Msk           (0x1UL << USART_CR1_PEIE_Pos)             /*!< 0x00000100 */
+#define USART_CR1_PEIE               USART_CR1_PEIE_Msk                        /*!< PE Interrupt Enable */
+#define USART_CR1_PS_Pos             (9U)
+#define USART_CR1_PS_Msk             (0x1UL << USART_CR1_PS_Pos)               /*!< 0x00000200 */
+#define USART_CR1_PS                 USART_CR1_PS_Msk                          /*!< Parity Selection */
+#define USART_CR1_PCE_Pos            (10U)
+#define USART_CR1_PCE_Msk            (0x1UL << USART_CR1_PCE_Pos)              /*!< 0x00000400 */
+#define USART_CR1_PCE                USART_CR1_PCE_Msk                         /*!< Parity Control Enable */
+#define USART_CR1_WAKE_Pos           (11U)
+#define USART_CR1_WAKE_Msk           (0x1UL << USART_CR1_WAKE_Pos)             /*!< 0x00000800 */
+#define USART_CR1_WAKE               USART_CR1_WAKE_Msk                        /*!< Receiver Wakeup method */
+#define USART_CR1_M_Pos              (12U)
+#define USART_CR1_M_Msk              (0x10001UL << USART_CR1_M_Pos)            /*!< 0x10001000 */
+#define USART_CR1_M                  USART_CR1_M_Msk                           /*!< Word length */
+#define USART_CR1_M0_Pos             (12U)
+#define USART_CR1_M0_Msk             (0x1UL << USART_CR1_M0_Pos)               /*!< 0x00001000 */
+#define USART_CR1_M0                 USART_CR1_M0_Msk                          /*!< Word length - Bit 0 */
+#define USART_CR1_MME_Pos            (13U)
+#define USART_CR1_MME_Msk            (0x1UL << USART_CR1_MME_Pos)              /*!< 0x00002000 */
+#define USART_CR1_MME                USART_CR1_MME_Msk                         /*!< Mute Mode Enable */
+#define USART_CR1_CMIE_Pos           (14U)
+#define USART_CR1_CMIE_Msk           (0x1UL << USART_CR1_CMIE_Pos)             /*!< 0x00004000 */
+#define USART_CR1_CMIE               USART_CR1_CMIE_Msk                        /*!< Character match interrupt enable */
+#define USART_CR1_OVER8_Pos          (15U)
+#define USART_CR1_OVER8_Msk          (0x1UL << USART_CR1_OVER8_Pos)            /*!< 0x00008000 */
+#define USART_CR1_OVER8              USART_CR1_OVER8_Msk                       /*!< Oversampling by 8-bit or 16-bit mode */
+#define USART_CR1_DEDT_Pos           (16U)
+#define USART_CR1_DEDT_Msk           (0x1FUL << USART_CR1_DEDT_Pos)            /*!< 0x001F0000 */
+#define USART_CR1_DEDT               USART_CR1_DEDT_Msk                        /*!< DEDT[4:0] bits (Driver Enable Deassertion Time) */
+#define USART_CR1_DEDT_0             (0x01UL << USART_CR1_DEDT_Pos)            /*!< 0x00010000 */
+#define USART_CR1_DEDT_1             (0x02UL << USART_CR1_DEDT_Pos)            /*!< 0x00020000 */
+#define USART_CR1_DEDT_2             (0x04UL << USART_CR1_DEDT_Pos)            /*!< 0x00040000 */
+#define USART_CR1_DEDT_3             (0x08UL << USART_CR1_DEDT_Pos)            /*!< 0x00080000 */
+#define USART_CR1_DEDT_4             (0x10UL << USART_CR1_DEDT_Pos)            /*!< 0x00100000 */
+#define USART_CR1_DEAT_Pos           (21U)
+#define USART_CR1_DEAT_Msk           (0x1FUL << USART_CR1_DEAT_Pos)            /*!< 0x03E00000 */
+#define USART_CR1_DEAT               USART_CR1_DEAT_Msk                        /*!< DEAT[4:0] bits (Driver Enable Assertion Time) */
+#define USART_CR1_DEAT_0             (0x01UL << USART_CR1_DEAT_Pos)            /*!< 0x00200000 */
+#define USART_CR1_DEAT_1             (0x02UL << USART_CR1_DEAT_Pos)            /*!< 0x00400000 */
+#define USART_CR1_DEAT_2             (0x04UL << USART_CR1_DEAT_Pos)            /*!< 0x00800000 */
+#define USART_CR1_DEAT_3             (0x08UL << USART_CR1_DEAT_Pos)            /*!< 0x01000000 */
+#define USART_CR1_DEAT_4             (0x10UL << USART_CR1_DEAT_Pos)            /*!< 0x02000000 */
+#define USART_CR1_RTOIE_Pos          (26U)
+#define USART_CR1_RTOIE_Msk          (0x1UL << USART_CR1_RTOIE_Pos)            /*!< 0x04000000 */
+#define USART_CR1_RTOIE              USART_CR1_RTOIE_Msk                       /*!< Receive Time Out interrupt enable */
+#define USART_CR1_EOBIE_Pos          (27U)
+#define USART_CR1_EOBIE_Msk          (0x1UL << USART_CR1_EOBIE_Pos)            /*!< 0x08000000 */
+#define USART_CR1_EOBIE              USART_CR1_EOBIE_Msk                       /*!< End of Block interrupt enable */
+#define USART_CR1_M1_Pos             (28U)
+#define USART_CR1_M1_Msk             (0x1UL << USART_CR1_M1_Pos)               /*!< 0x10000000 */
+#define USART_CR1_M1                 USART_CR1_M1_Msk                          /*!< Word length - Bit 1 */
+#define USART_CR1_FIFOEN_Pos         (29U)
+#define USART_CR1_FIFOEN_Msk         (0x1UL << USART_CR1_FIFOEN_Pos)           /*!< 0x20000000 */
+#define USART_CR1_FIFOEN             USART_CR1_FIFOEN_Msk                      /*!< FIFO mode enable */
+#define USART_CR1_TXFEIE_Pos         (30U)
+#define USART_CR1_TXFEIE_Msk         (0x1UL << USART_CR1_TXFEIE_Pos)           /*!< 0x40000000 */
+#define USART_CR1_TXFEIE             USART_CR1_TXFEIE_Msk                      /*!< TXFIFO empty interrupt enable */
+#define USART_CR1_RXFFIE_Pos         (31U)
+#define USART_CR1_RXFFIE_Msk         (0x1UL << USART_CR1_RXFFIE_Pos)           /*!< 0x80000000 */
+#define USART_CR1_RXFFIE             USART_CR1_RXFFIE_Msk                      /*!< RXFIFO Full interrupt enable */
+
+/******************  Bit definition for USART_CR2 register  *******************/
+#define USART_CR2_SLVEN_Pos          (0U)
+#define USART_CR2_SLVEN_Msk          (0x1UL << USART_CR2_SLVEN_Pos)            /*!< 0x00000001 */
+#define USART_CR2_SLVEN              USART_CR2_SLVEN_Msk                       /*!< Synchronous Slave mode enable */
+#define USART_CR2_DIS_NSS_Pos        (3U)
+#define USART_CR2_DIS_NSS_Msk        (0x1UL << USART_CR2_DIS_NSS_Pos)          /*!< 0x00000008 */
+#define USART_CR2_DIS_NSS            USART_CR2_DIS_NSS_Msk                     /*!< NSS input pin disable for SPI slave selection */
+#define USART_CR2_ADDM7_Pos          (4U)
+#define USART_CR2_ADDM7_Msk          (0x1UL << USART_CR2_ADDM7_Pos)            /*!< 0x00000010 */
+#define USART_CR2_ADDM7              USART_CR2_ADDM7_Msk                       /*!< 7-bit or 4-bit Address Detection */
+#define USART_CR2_LBDL_Pos           (5U)
+#define USART_CR2_LBDL_Msk           (0x1UL << USART_CR2_LBDL_Pos)             /*!< 0x00000020 */
+#define USART_CR2_LBDL               USART_CR2_LBDL_Msk                        /*!< LIN Break Detection Length */
+#define USART_CR2_LBDIE_Pos          (6U)
+#define USART_CR2_LBDIE_Msk          (0x1UL << USART_CR2_LBDIE_Pos)            /*!< 0x00000040 */
+#define USART_CR2_LBDIE              USART_CR2_LBDIE_Msk                       /*!< LIN Break Detection Interrupt Enable */
+#define USART_CR2_LBCL_Pos           (8U)
+#define USART_CR2_LBCL_Msk           (0x1UL << USART_CR2_LBCL_Pos)             /*!< 0x00000100 */
+#define USART_CR2_LBCL               USART_CR2_LBCL_Msk                        /*!< Last Bit Clock pulse */
+#define USART_CR2_CPHA_Pos           (9U)
+#define USART_CR2_CPHA_Msk           (0x1UL << USART_CR2_CPHA_Pos)             /*!< 0x00000200 */
+#define USART_CR2_CPHA               USART_CR2_CPHA_Msk                        /*!< Clock Phase */
+#define USART_CR2_CPOL_Pos           (10U)
+#define USART_CR2_CPOL_Msk           (0x1UL << USART_CR2_CPOL_Pos)             /*!< 0x00000400 */
+#define USART_CR2_CPOL               USART_CR2_CPOL_Msk                        /*!< Clock Polarity */
+#define USART_CR2_CLKEN_Pos          (11U)
+#define USART_CR2_CLKEN_Msk          (0x1UL << USART_CR2_CLKEN_Pos)            /*!< 0x00000800 */
+#define USART_CR2_CLKEN              USART_CR2_CLKEN_Msk                       /*!< Clock Enable */
+#define USART_CR2_STOP_Pos           (12U)
+#define USART_CR2_STOP_Msk           (0x3UL << USART_CR2_STOP_Pos)             /*!< 0x00003000 */
+#define USART_CR2_STOP               USART_CR2_STOP_Msk                        /*!< STOP[1:0] bits (STOP bits) */
+#define USART_CR2_STOP_0             (0x1UL << USART_CR2_STOP_Pos)             /*!< 0x00001000 */
+#define USART_CR2_STOP_1             (0x2UL << USART_CR2_STOP_Pos)             /*!< 0x00002000 */
+#define USART_CR2_LINEN_Pos          (14U)
+#define USART_CR2_LINEN_Msk          (0x1UL << USART_CR2_LINEN_Pos)            /*!< 0x00004000 */
+#define USART_CR2_LINEN              USART_CR2_LINEN_Msk                       /*!< LIN mode enable */
+#define USART_CR2_SWAP_Pos           (15U)
+#define USART_CR2_SWAP_Msk           (0x1UL << USART_CR2_SWAP_Pos)             /*!< 0x00008000 */
+#define USART_CR2_SWAP               USART_CR2_SWAP_Msk                        /*!< SWAP TX/RX pins */
+#define USART_CR2_RXINV_Pos          (16U)
+#define USART_CR2_RXINV_Msk          (0x1UL << USART_CR2_RXINV_Pos)            /*!< 0x00010000 */
+#define USART_CR2_RXINV              USART_CR2_RXINV_Msk                       /*!< RX pin active level inversion */
+#define USART_CR2_TXINV_Pos          (17U)
+#define USART_CR2_TXINV_Msk          (0x1UL << USART_CR2_TXINV_Pos)            /*!< 0x00020000 */
+#define USART_CR2_TXINV              USART_CR2_TXINV_Msk                       /*!< TX pin active level inversion */
+#define USART_CR2_DATAINV_Pos        (18U)
+#define USART_CR2_DATAINV_Msk        (0x1UL << USART_CR2_DATAINV_Pos)          /*!< 0x00040000 */
+#define USART_CR2_DATAINV            USART_CR2_DATAINV_Msk                     /*!< Binary data inversion */
+#define USART_CR2_MSBFIRST_Pos       (19U)
+#define USART_CR2_MSBFIRST_Msk       (0x1UL << USART_CR2_MSBFIRST_Pos)         /*!< 0x00080000 */
+#define USART_CR2_MSBFIRST           USART_CR2_MSBFIRST_Msk                    /*!< Most Significant Bit First */
+#define USART_CR2_ABREN_Pos          (20U)
+#define USART_CR2_ABREN_Msk          (0x1UL << USART_CR2_ABREN_Pos)            /*!< 0x00100000 */
+#define USART_CR2_ABREN              USART_CR2_ABREN_Msk                       /*!< Auto Baud-Rate Enable*/
+#define USART_CR2_ABRMODE_Pos        (21U)
+#define USART_CR2_ABRMODE_Msk        (0x3UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00600000 */
+#define USART_CR2_ABRMODE            USART_CR2_ABRMODE_Msk                     /*!< ABRMOD[1:0] bits (Auto Baud-Rate Mode) */
+#define USART_CR2_ABRMODE_0          (0x1UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00200000 */
+#define USART_CR2_ABRMODE_1          (0x2UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00400000 */
+#define USART_CR2_RTOEN_Pos          (23U)
+#define USART_CR2_RTOEN_Msk          (0x1UL << USART_CR2_RTOEN_Pos)            /*!< 0x00800000 */
+#define USART_CR2_RTOEN              USART_CR2_RTOEN_Msk                       /*!< Receiver Time-Out enable */
+#define USART_CR2_ADD_Pos            (24U)
+#define USART_CR2_ADD_Msk            (0xFFUL << USART_CR2_ADD_Pos)             /*!< 0xFF000000 */
+#define USART_CR2_ADD                USART_CR2_ADD_Msk                         /*!< Address of the USART node */
+
+/******************  Bit definition for USART_CR3 register  *******************/
+#define USART_CR3_EIE_Pos            (0U)
+#define USART_CR3_EIE_Msk            (0x1UL << USART_CR3_EIE_Pos)              /*!< 0x00000001 */
+#define USART_CR3_EIE                USART_CR3_EIE_Msk                         /*!< Error Interrupt Enable */
+#define USART_CR3_IREN_Pos           (1U)
+#define USART_CR3_IREN_Msk           (0x1UL << USART_CR3_IREN_Pos)             /*!< 0x00000002 */
+#define USART_CR3_IREN               USART_CR3_IREN_Msk                        /*!< IrDA mode Enable */
+#define USART_CR3_IRLP_Pos           (2U)
+#define USART_CR3_IRLP_Msk           (0x1UL << USART_CR3_IRLP_Pos)             /*!< 0x00000004 */
+#define USART_CR3_IRLP               USART_CR3_IRLP_Msk                        /*!< IrDA Low-Power */
+#define USART_CR3_HDSEL_Pos          (3U)
+#define USART_CR3_HDSEL_Msk          (0x1UL << USART_CR3_HDSEL_Pos)            /*!< 0x00000008 */
+#define USART_CR3_HDSEL              USART_CR3_HDSEL_Msk                       /*!< Half-Duplex Selection */
+#define USART_CR3_NACK_Pos           (4U)
+#define USART_CR3_NACK_Msk           (0x1UL << USART_CR3_NACK_Pos)             /*!< 0x00000010 */
+#define USART_CR3_NACK               USART_CR3_NACK_Msk                        /*!< SmartCard NACK enable */
+#define USART_CR3_SCEN_Pos           (5U)
+#define USART_CR3_SCEN_Msk           (0x1UL << USART_CR3_SCEN_Pos)             /*!< 0x00000020 */
+#define USART_CR3_SCEN               USART_CR3_SCEN_Msk                        /*!< SmartCard mode enable */
+#define USART_CR3_DMAR_Pos           (6U)
+#define USART_CR3_DMAR_Msk           (0x1UL << USART_CR3_DMAR_Pos)             /*!< 0x00000040 */
+#define USART_CR3_DMAR               USART_CR3_DMAR_Msk                        /*!< DMA Enable Receiver */
+#define USART_CR3_DMAT_Pos           (7U)
+#define USART_CR3_DMAT_Msk           (0x1UL << USART_CR3_DMAT_Pos)             /*!< 0x00000080 */
+#define USART_CR3_DMAT               USART_CR3_DMAT_Msk                        /*!< DMA Enable Transmitter */
+#define USART_CR3_RTSE_Pos           (8U)
+#define USART_CR3_RTSE_Msk           (0x1UL << USART_CR3_RTSE_Pos)             /*!< 0x00000100 */
+#define USART_CR3_RTSE               USART_CR3_RTSE_Msk                        /*!< RTS Enable */
+#define USART_CR3_CTSE_Pos           (9U)
+#define USART_CR3_CTSE_Msk           (0x1UL << USART_CR3_CTSE_Pos)             /*!< 0x00000200 */
+#define USART_CR3_CTSE               USART_CR3_CTSE_Msk                        /*!< CTS Enable */
+#define USART_CR3_CTSIE_Pos          (10U)
+#define USART_CR3_CTSIE_Msk          (0x1UL << USART_CR3_CTSIE_Pos)            /*!< 0x00000400 */
+#define USART_CR3_CTSIE              USART_CR3_CTSIE_Msk                       /*!< CTS Interrupt Enable */
+#define USART_CR3_ONEBIT_Pos         (11U)
+#define USART_CR3_ONEBIT_Msk         (0x1UL << USART_CR3_ONEBIT_Pos)           /*!< 0x00000800 */
+#define USART_CR3_ONEBIT             USART_CR3_ONEBIT_Msk                      /*!< One sample bit method enable */
+#define USART_CR3_OVRDIS_Pos         (12U)
+#define USART_CR3_OVRDIS_Msk         (0x1UL << USART_CR3_OVRDIS_Pos)           /*!< 0x00001000 */
+#define USART_CR3_OVRDIS             USART_CR3_OVRDIS_Msk                      /*!< Overrun Disable */
+#define USART_CR3_DDRE_Pos           (13U)
+#define USART_CR3_DDRE_Msk           (0x1UL << USART_CR3_DDRE_Pos)             /*!< 0x00002000 */
+#define USART_CR3_DDRE               USART_CR3_DDRE_Msk                        /*!< DMA Disable on Reception Error */
+#define USART_CR3_DEM_Pos            (14U)
+#define USART_CR3_DEM_Msk            (0x1UL << USART_CR3_DEM_Pos)              /*!< 0x00004000 */
+#define USART_CR3_DEM                USART_CR3_DEM_Msk                         /*!< Driver Enable Mode */
+#define USART_CR3_DEP_Pos            (15U)
+#define USART_CR3_DEP_Msk            (0x1UL << USART_CR3_DEP_Pos)              /*!< 0x00008000 */
+#define USART_CR3_DEP                USART_CR3_DEP_Msk                         /*!< Driver Enable Polarity Selection */
+#define USART_CR3_SCARCNT_Pos        (17U)
+#define USART_CR3_SCARCNT_Msk        (0x7UL << USART_CR3_SCARCNT_Pos)          /*!< 0x000E0000 */
+#define USART_CR3_SCARCNT            USART_CR3_SCARCNT_Msk                     /*!< SCARCNT[2:0] bits (SmartCard Auto-Retry Count) */
+#define USART_CR3_SCARCNT_0          (0x1UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00020000 */
+#define USART_CR3_SCARCNT_1          (0x2UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00040000 */
+#define USART_CR3_SCARCNT_2          (0x4UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00080000 */
+#define USART_CR3_WUS_Pos            (20U)
+#define USART_CR3_WUS_Msk            (0x3UL << USART_CR3_WUS_Pos)              /*!< 0x00300000 */
+#define USART_CR3_WUS                USART_CR3_WUS_Msk                         /*!< WUS[1:0] bits (Wake UP Interrupt Flag Selection) */
+#define USART_CR3_WUS_0              (0x1UL << USART_CR3_WUS_Pos)              /*!< 0x00100000 */
+#define USART_CR3_WUS_1              (0x2UL << USART_CR3_WUS_Pos)              /*!< 0x00200000 */
+#define USART_CR3_WUFIE_Pos          (22U)
+#define USART_CR3_WUFIE_Msk          (0x1UL << USART_CR3_WUFIE_Pos)            /*!< 0x00400000 */
+#define USART_CR3_WUFIE              USART_CR3_WUFIE_Msk                       /*!< Wake Up Interrupt Enable */
+#define USART_CR3_TXFTIE_Pos         (23U)
+#define USART_CR3_TXFTIE_Msk         (0x1UL << USART_CR3_TXFTIE_Pos)           /*!< 0x00800000 */
+#define USART_CR3_TXFTIE             USART_CR3_TXFTIE_Msk                      /*!< TXFIFO threshold interrupt enable */
+#define USART_CR3_TCBGTIE_Pos        (24U)
+#define USART_CR3_TCBGTIE_Msk        (0x1UL << USART_CR3_TCBGTIE_Pos)          /*!< 0x01000000 */
+#define USART_CR3_TCBGTIE            USART_CR3_TCBGTIE_Msk                     /*!< Transmission Complete Before Guard Time Interrupt Enable */
+#define USART_CR3_RXFTCFG_Pos        (25U)
+#define USART_CR3_RXFTCFG_Msk        (0x7UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x0E000000 */
+#define USART_CR3_RXFTCFG            USART_CR3_RXFTCFG_Msk                     /*!< RXFIFO FIFO threshold configuration */
+#define USART_CR3_RXFTCFG_0          (0x1UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x02000000 */
+#define USART_CR3_RXFTCFG_1          (0x2UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x04000000 */
+#define USART_CR3_RXFTCFG_2          (0x4UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x08000000 */
+#define USART_CR3_RXFTIE_Pos         (28U)
+#define USART_CR3_RXFTIE_Msk         (0x1UL << USART_CR3_RXFTIE_Pos)           /*!< 0x10000000 */
+#define USART_CR3_RXFTIE             USART_CR3_RXFTIE_Msk                      /*!< RXFIFO threshold interrupt enable */
+#define USART_CR3_TXFTCFG_Pos        (29U)
+#define USART_CR3_TXFTCFG_Msk        (0x7UL << USART_CR3_TXFTCFG_Pos)          /*!< 0xE0000000 */
+#define USART_CR3_TXFTCFG            USART_CR3_TXFTCFG_Msk                     /*!< TXFIFO threshold configuration */
+#define USART_CR3_TXFTCFG_0          (0x1UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x20000000 */
+#define USART_CR3_TXFTCFG_1          (0x2UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x40000000 */
+#define USART_CR3_TXFTCFG_2          (0x4UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x80000000 */
+
+/******************  Bit definition for USART_BRR register  *******************/
+#define USART_BRR_LPUART_Pos         (0U)
+#define USART_BRR_LPUART_Msk         (0xFFFFFUL << USART_BRR_LPUART_Pos)       /*!< 0x000FFFFF */
+#define USART_BRR_LPUART             USART_BRR_LPUART_Msk                      /*!< LPUART Baud rate register [19:0] */
+#define USART_BRR_BRR                ((uint16_t)0xFFFF)                        /*!< USART  Baud rate register [15:0] */
+
+/******************  Bit definition for USART_GTPR register  ******************/
+#define USART_GTPR_PSC_Pos           (0U)
+#define USART_GTPR_PSC_Msk           (0xFFUL << USART_GTPR_PSC_Pos)            /*!< 0x000000FF */
+#define USART_GTPR_PSC               USART_GTPR_PSC_Msk                        /*!< PSC[7:0] bits (Prescaler value) */
+#define USART_GTPR_GT_Pos            (8U)
+#define USART_GTPR_GT_Msk            (0xFFUL << USART_GTPR_GT_Pos)             /*!< 0x0000FF00 */
+#define USART_GTPR_GT                USART_GTPR_GT_Msk                         /*!< GT[7:0] bits (Guard time value) */
+
+/*******************  Bit definition for USART_RTOR register  *****************/
+#define USART_RTOR_RTO_Pos           (0U)
+#define USART_RTOR_RTO_Msk           (0xFFFFFFUL << USART_RTOR_RTO_Pos)        /*!< 0x00FFFFFF */
+#define USART_RTOR_RTO               USART_RTOR_RTO_Msk                        /*!< Receiver Time Out Value */
+#define USART_RTOR_BLEN_Pos          (24U)
+#define USART_RTOR_BLEN_Msk          (0xFFUL << USART_RTOR_BLEN_Pos)           /*!< 0xFF000000 */
+#define USART_RTOR_BLEN              USART_RTOR_BLEN_Msk                       /*!< Block Length */
+
+/*******************  Bit definition for USART_RQR register  ******************/
+#define USART_RQR_ABRRQ        ((uint16_t)0x0001)                              /*!< Auto-Baud Rate Request */
+#define USART_RQR_SBKRQ        ((uint16_t)0x0002)                              /*!< Send Break Request */
+#define USART_RQR_MMRQ         ((uint16_t)0x0004)                              /*!< Mute Mode Request */
+#define USART_RQR_RXFRQ        ((uint16_t)0x0008)                              /*!< Receive Data flush Request */
+#define USART_RQR_TXFRQ        ((uint16_t)0x0010)                              /*!< Transmit data flush Request */
+
+/*******************  Bit definition for USART_ISR register  ******************/
+#define USART_ISR_PE_Pos             (0U)
+#define USART_ISR_PE_Msk             (0x1UL << USART_ISR_PE_Pos)               /*!< 0x00000001 */
+#define USART_ISR_PE                 USART_ISR_PE_Msk                          /*!< Parity Error */
+#define USART_ISR_FE_Pos             (1U)
+#define USART_ISR_FE_Msk             (0x1UL << USART_ISR_FE_Pos)               /*!< 0x00000002 */
+#define USART_ISR_FE                 USART_ISR_FE_Msk                          /*!< Framing Error */
+#define USART_ISR_NE_Pos             (2U)
+#define USART_ISR_NE_Msk             (0x1UL << USART_ISR_NE_Pos)               /*!< 0x00000004 */
+#define USART_ISR_NE                 USART_ISR_NE_Msk                          /*!< Noise detected Flag */
+#define USART_ISR_ORE_Pos            (3U)
+#define USART_ISR_ORE_Msk            (0x1UL << USART_ISR_ORE_Pos)              /*!< 0x00000008 */
+#define USART_ISR_ORE                USART_ISR_ORE_Msk                         /*!< OverRun Error */
+#define USART_ISR_IDLE_Pos           (4U)
+#define USART_ISR_IDLE_Msk           (0x1UL << USART_ISR_IDLE_Pos)             /*!< 0x00000010 */
+#define USART_ISR_IDLE               USART_ISR_IDLE_Msk                        /*!< IDLE line detected */
+#define USART_ISR_RXNE_RXFNE_Pos     (5U)
+#define USART_ISR_RXNE_RXFNE_Msk     (0x1UL << USART_ISR_RXNE_RXFNE_Pos)       /*!< 0x00000020 */
+#define USART_ISR_RXNE_RXFNE         USART_ISR_RXNE_RXFNE_Msk                  /*!< Read Data Register Not Empty/RXFIFO Not Empty */
+#define USART_ISR_TC_Pos             (6U)
+#define USART_ISR_TC_Msk             (0x1UL << USART_ISR_TC_Pos)               /*!< 0x00000040 */
+#define USART_ISR_TC                 USART_ISR_TC_Msk                          /*!< Transmission Complete */
+#define USART_ISR_TXE_TXFNF_Pos      (7U)
+#define USART_ISR_TXE_TXFNF_Msk      (0x1UL << USART_ISR_TXE_TXFNF_Pos)        /*!< 0x00000080 */
+#define USART_ISR_TXE_TXFNF          USART_ISR_TXE_TXFNF_Msk                   /*!< Transmit Data Register Empty/TXFIFO Not Full */
+#define USART_ISR_LBDF_Pos           (8U)
+#define USART_ISR_LBDF_Msk           (0x1UL << USART_ISR_LBDF_Pos)             /*!< 0x00000100 */
+#define USART_ISR_LBDF               USART_ISR_LBDF_Msk                        /*!< LIN Break Detection Flag */
+#define USART_ISR_CTSIF_Pos          (9U)
+#define USART_ISR_CTSIF_Msk          (0x1UL << USART_ISR_CTSIF_Pos)            /*!< 0x00000200 */
+#define USART_ISR_CTSIF              USART_ISR_CTSIF_Msk                       /*!< CTS interrupt flag */
+#define USART_ISR_CTS_Pos            (10U)
+#define USART_ISR_CTS_Msk            (0x1UL << USART_ISR_CTS_Pos)              /*!< 0x00000400 */
+#define USART_ISR_CTS                USART_ISR_CTS_Msk                         /*!< CTS flag */
+#define USART_ISR_RTOF_Pos           (11U)
+#define USART_ISR_RTOF_Msk           (0x1UL << USART_ISR_RTOF_Pos)             /*!< 0x00000800 */
+#define USART_ISR_RTOF               USART_ISR_RTOF_Msk                        /*!< Receiver Time Out */
+#define USART_ISR_EOBF_Pos           (12U)
+#define USART_ISR_EOBF_Msk           (0x1UL << USART_ISR_EOBF_Pos)             /*!< 0x00001000 */
+#define USART_ISR_EOBF               USART_ISR_EOBF_Msk                        /*!< End Of Block Flag */
+#define USART_ISR_UDR_Pos            (13U)
+#define USART_ISR_UDR_Msk            (0x1UL << USART_ISR_UDR_Pos)              /*!< 0x00002000 */
+#define USART_ISR_UDR                 USART_ISR_UDR_Msk                        /*!< SPI Slave Underrun Error Flag */
+#define USART_ISR_ABRE_Pos           (14U)
+#define USART_ISR_ABRE_Msk           (0x1UL << USART_ISR_ABRE_Pos)             /*!< 0x00004000 */
+#define USART_ISR_ABRE               USART_ISR_ABRE_Msk                        /*!< Auto-Baud Rate Error */
+#define USART_ISR_ABRF_Pos           (15U)
+#define USART_ISR_ABRF_Msk           (0x1UL << USART_ISR_ABRF_Pos)             /*!< 0x00008000 */
+#define USART_ISR_ABRF               USART_ISR_ABRF_Msk                        /*!< Auto-Baud Rate Flag */
+#define USART_ISR_BUSY_Pos           (16U)
+#define USART_ISR_BUSY_Msk           (0x1UL << USART_ISR_BUSY_Pos)             /*!< 0x00010000 */
+#define USART_ISR_BUSY               USART_ISR_BUSY_Msk                        /*!< Busy Flag */
+#define USART_ISR_CMF_Pos            (17U)
+#define USART_ISR_CMF_Msk            (0x1UL << USART_ISR_CMF_Pos)              /*!< 0x00020000 */
+#define USART_ISR_CMF                USART_ISR_CMF_Msk                         /*!< Character Match Flag */
+#define USART_ISR_SBKF_Pos           (18U)
+#define USART_ISR_SBKF_Msk           (0x1UL << USART_ISR_SBKF_Pos)             /*!< 0x00040000 */
+#define USART_ISR_SBKF               USART_ISR_SBKF_Msk                        /*!< Send Break Flag */
+#define USART_ISR_RWU_Pos            (19U)
+#define USART_ISR_RWU_Msk            (0x1UL << USART_ISR_RWU_Pos)              /*!< 0x00080000 */
+#define USART_ISR_RWU                USART_ISR_RWU_Msk                         /*!< Receive Wake Up from mute mode Flag */
+#define USART_ISR_WUF_Pos            (20U)
+#define USART_ISR_WUF_Msk            (0x1UL << USART_ISR_WUF_Pos)              /*!< 0x00100000 */
+#define USART_ISR_WUF                USART_ISR_WUF_Msk                         /*!< Wake Up from stop mode Flag */
+#define USART_ISR_TEACK_Pos          (21U)
+#define USART_ISR_TEACK_Msk          (0x1UL << USART_ISR_TEACK_Pos)            /*!< 0x00200000 */
+#define USART_ISR_TEACK              USART_ISR_TEACK_Msk                       /*!< Transmit Enable Acknowledge Flag */
+#define USART_ISR_REACK_Pos          (22U)
+#define USART_ISR_REACK_Msk          (0x1UL << USART_ISR_REACK_Pos)            /*!< 0x00400000 */
+#define USART_ISR_REACK              USART_ISR_REACK_Msk                       /*!< Receive Enable Acknowledge Flag */
+#define USART_ISR_TXFE_Pos           (23U)
+#define USART_ISR_TXFE_Msk           (0x1UL << USART_ISR_TXFE_Pos)             /*!< 0x00800000 */
+#define USART_ISR_TXFE               USART_ISR_TXFE_Msk                        /*!< TXFIFO Empty Flag */
+#define USART_ISR_RXFF_Pos           (24U)
+#define USART_ISR_RXFF_Msk           (0x1UL << USART_ISR_RXFF_Pos)             /*!< 0x01000000 */
+#define USART_ISR_RXFF               USART_ISR_RXFF_Msk                        /*!< RXFIFO Full Flag */
+#define USART_ISR_TCBGT_Pos          (25U)
+#define USART_ISR_TCBGT_Msk          (0x1UL << USART_ISR_TCBGT_Pos)            /*!< 0x02000000 */
+#define USART_ISR_TCBGT              USART_ISR_TCBGT_Msk                       /*!< Transmission Complete Before Guard Time Completion Flag */
+#define USART_ISR_RXFT_Pos           (26U)
+#define USART_ISR_RXFT_Msk           (0x1UL << USART_ISR_RXFT_Pos)             /*!< 0x04000000 */
+#define USART_ISR_RXFT               USART_ISR_RXFT_Msk                        /*!< RXFIFO Threshold Flag */
+#define USART_ISR_TXFT_Pos           (27U)
+#define USART_ISR_TXFT_Msk           (0x1UL << USART_ISR_TXFT_Pos)             /*!< 0x08000000 */
+#define USART_ISR_TXFT               USART_ISR_TXFT_Msk                        /*!< TXFIFO Threshold Flag */
+
+/*******************  Bit definition for USART_ICR register  ******************/
+#define USART_ICR_PECF_Pos           (0U)
+#define USART_ICR_PECF_Msk           (0x1UL << USART_ICR_PECF_Pos)             /*!< 0x00000001 */
+#define USART_ICR_PECF               USART_ICR_PECF_Msk                        /*!< Parity Error Clear Flag */
+#define USART_ICR_FECF_Pos           (1U)
+#define USART_ICR_FECF_Msk           (0x1UL << USART_ICR_FECF_Pos)             /*!< 0x00000002 */
+#define USART_ICR_FECF               USART_ICR_FECF_Msk                        /*!< Framing Error Clear Flag */
+#define USART_ICR_NECF_Pos           (2U)
+#define USART_ICR_NECF_Msk           (0x1UL << USART_ICR_NECF_Pos)             /*!< 0x00000004 */
+#define USART_ICR_NECF               USART_ICR_NECF_Msk                        /*!< Noise Error detected Clear Flag */
+#define USART_ICR_ORECF_Pos          (3U)
+#define USART_ICR_ORECF_Msk          (0x1UL << USART_ICR_ORECF_Pos)            /*!< 0x00000008 */
+#define USART_ICR_ORECF              USART_ICR_ORECF_Msk                       /*!< OverRun Error Clear Flag */
+#define USART_ICR_IDLECF_Pos         (4U)
+#define USART_ICR_IDLECF_Msk         (0x1UL << USART_ICR_IDLECF_Pos)           /*!< 0x00000010 */
+#define USART_ICR_IDLECF             USART_ICR_IDLECF_Msk                      /*!< IDLE line detected Clear Flag */
+#define USART_ICR_TXFECF_Pos         (5U)
+#define USART_ICR_TXFECF_Msk         (0x1UL << USART_ICR_TXFECF_Pos)           /*!< 0x00000020 */
+#define USART_ICR_TXFECF             USART_ICR_TXFECF_Msk                      /*!< TXFIFO Empty Clear Flag */
+#define USART_ICR_TCCF_Pos           (6U)
+#define USART_ICR_TCCF_Msk           (0x1UL << USART_ICR_TCCF_Pos)             /*!< 0x00000040 */
+#define USART_ICR_TCCF               USART_ICR_TCCF_Msk                        /*!< Transmission Complete Clear Flag */
+#define USART_ICR_TCBGTCF_Pos        (7U)
+#define USART_ICR_TCBGTCF_Msk        (0x1UL << USART_ICR_TCBGTCF_Pos)          /*!< 0x00000080 */
+#define USART_ICR_TCBGTCF            USART_ICR_TCBGTCF_Msk                     /*!< Transmission Complete Before Guard Time Clear Flag */
+#define USART_ICR_LBDCF_Pos          (8U)
+#define USART_ICR_LBDCF_Msk          (0x1UL << USART_ICR_LBDCF_Pos)            /*!< 0x00000100 */
+#define USART_ICR_LBDCF              USART_ICR_LBDCF_Msk                       /*!< LIN Break Detection Clear Flag */
+#define USART_ICR_CTSCF_Pos          (9U)
+#define USART_ICR_CTSCF_Msk          (0x1UL << USART_ICR_CTSCF_Pos)            /*!< 0x00000200 */
+#define USART_ICR_CTSCF              USART_ICR_CTSCF_Msk                       /*!< CTS Interrupt Clear Flag */
+#define USART_ICR_RTOCF_Pos          (11U)
+#define USART_ICR_RTOCF_Msk          (0x1UL << USART_ICR_RTOCF_Pos)            /*!< 0x00000800 */
+#define USART_ICR_RTOCF              USART_ICR_RTOCF_Msk                       /*!< Receiver Time Out Clear Flag */
+#define USART_ICR_EOBCF_Pos          (12U)
+#define USART_ICR_EOBCF_Msk          (0x1UL << USART_ICR_EOBCF_Pos)            /*!< 0x00001000 */
+#define USART_ICR_EOBCF              USART_ICR_EOBCF_Msk                       /*!< End Of Block Clear Flag */
+#define USART_ICR_UDRCF_Pos          (13U)
+#define USART_ICR_UDRCF_Msk          (0x1UL << USART_ICR_UDRCF_Pos)            /*!< 0x00002000 */
+#define USART_ICR_UDRCF              USART_ICR_UDRCF_Msk                       /*!< SPI Slave Underrun Clear Flag */
+#define USART_ICR_CMCF_Pos           (17U)
+#define USART_ICR_CMCF_Msk           (0x1UL << USART_ICR_CMCF_Pos)             /*!< 0x00020000 */
+#define USART_ICR_CMCF               USART_ICR_CMCF_Msk                        /*!< Character Match Clear Flag */
+#define USART_ICR_WUCF_Pos           (20U)
+#define USART_ICR_WUCF_Msk           (0x1UL << USART_ICR_WUCF_Pos)             /*!< 0x00100000 */
+#define USART_ICR_WUCF               USART_ICR_WUCF_Msk                        /*!< Wake Up from stop mode Clear Flag */
+
+/*******************  Bit definition for USART_RDR register  ******************/
+#define USART_RDR_RDR_Pos             (0U)
+#define USART_RDR_RDR_Msk             (0x1FFUL << USART_RDR_RDR_Pos)           /*!< 0x000001FF */
+#define USART_RDR_RDR                 USART_RDR_RDR_Msk                        /*!< RDR[8:0] bits (Receive Data value) */
+
+/*******************  Bit definition for USART_TDR register  ******************/
+#define USART_TDR_TDR_Pos             (0U)
+#define USART_TDR_TDR_Msk             (0x1FFUL << USART_TDR_TDR_Pos)           /*!< 0x000001FF */
+#define USART_TDR_TDR                 USART_TDR_TDR_Msk                        /*!< TDR[8:0] bits (Transmit Data value) */
+
+/*******************  Bit definition for USART_PRESC register  ****************/
+#define USART_PRESC_PRESCALER_Pos    (0U)
+#define USART_PRESC_PRESCALER_Msk    (0xFUL << USART_PRESC_PRESCALER_Pos)      /*!< 0x0000000F */
+#define USART_PRESC_PRESCALER        USART_PRESC_PRESCALER_Msk                 /*!< PRESCALER[3:0] bits (Clock prescaler) */
+#define USART_PRESC_PRESCALER_0      (0x1UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000001 */
+#define USART_PRESC_PRESCALER_1      (0x2UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000002 */
+#define USART_PRESC_PRESCALER_2      (0x4UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000004 */
+#define USART_PRESC_PRESCALER_3      (0x8UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000008 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 VREFBUF                                    */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for VREFBUF_CSR register  ****************/
+#define VREFBUF_CSR_ENVR_Pos    (0U)
+#define VREFBUF_CSR_ENVR_Msk    (0x1UL << VREFBUF_CSR_ENVR_Pos)                /*!< 0x00000001 */
+#define VREFBUF_CSR_ENVR        VREFBUF_CSR_ENVR_Msk                           /*!<Voltage reference buffer enable */
+#define VREFBUF_CSR_HIZ_Pos     (1U)
+#define VREFBUF_CSR_HIZ_Msk     (0x1UL << VREFBUF_CSR_HIZ_Pos)                 /*!< 0x00000002 */
+#define VREFBUF_CSR_HIZ         VREFBUF_CSR_HIZ_Msk                            /*!<High impedance mode             */
+#define VREFBUF_CSR_VRS_Pos     (2U)
+#define VREFBUF_CSR_VRS_Msk     (0x1UL << VREFBUF_CSR_VRS_Pos)                 /*!< 0x00000004 */
+#define VREFBUF_CSR_VRS         VREFBUF_CSR_VRS_Msk                            /*!<Voltage reference scale         */
+#define VREFBUF_CSR_VRR_Pos     (3U)
+#define VREFBUF_CSR_VRR_Msk     (0x1UL << VREFBUF_CSR_VRR_Pos)                 /*!< 0x00000008 */
+#define VREFBUF_CSR_VRR         VREFBUF_CSR_VRR_Msk                            /*!<Voltage reference buffer ready  */
+
+/*******************  Bit definition for VREFBUF_CCR register  ******************/
+#define VREFBUF_CCR_TRIM_Pos    (0U)
+#define VREFBUF_CCR_TRIM_Msk    (0x3FUL << VREFBUF_CCR_TRIM_Pos)               /*!< 0x0000003F */
+#define VREFBUF_CCR_TRIM        VREFBUF_CCR_TRIM_Msk                           /*!<TRIM[5:0] bits (Trimming code)  */
+
+/******************************************************************************/
+/*                                                                            */
+/*                            Window WATCHDOG                                 */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for WWDG_CR register  ********************/
+#define WWDG_CR_T_Pos           (0U)
+#define WWDG_CR_T_Msk           (0x7FUL << WWDG_CR_T_Pos)                      /*!< 0x0000007F */
+#define WWDG_CR_T               WWDG_CR_T_Msk                                  /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
+#define WWDG_CR_T_0             (0x01UL << WWDG_CR_T_Pos)                      /*!< 0x00000001 */
+#define WWDG_CR_T_1             (0x02UL << WWDG_CR_T_Pos)                      /*!< 0x00000002 */
+#define WWDG_CR_T_2             (0x04UL << WWDG_CR_T_Pos)                      /*!< 0x00000004 */
+#define WWDG_CR_T_3             (0x08UL << WWDG_CR_T_Pos)                      /*!< 0x00000008 */
+#define WWDG_CR_T_4             (0x10UL << WWDG_CR_T_Pos)                      /*!< 0x00000010 */
+#define WWDG_CR_T_5             (0x20UL << WWDG_CR_T_Pos)                      /*!< 0x00000020 */
+#define WWDG_CR_T_6             (0x40UL << WWDG_CR_T_Pos)                      /*!< 0x00000040 */
+
+#define WWDG_CR_WDGA_Pos        (7U)
+#define WWDG_CR_WDGA_Msk        (0x1UL << WWDG_CR_WDGA_Pos)                    /*!< 0x00000080 */
+#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               /*!<Activation bit */
+
+/*******************  Bit definition for WWDG_CFR register  *******************/
+#define WWDG_CFR_W_Pos          (0U)
+#define WWDG_CFR_W_Msk          (0x7FUL << WWDG_CFR_W_Pos)                     /*!< 0x0000007F */
+#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 /*!<W[6:0] bits (7-bit window value) */
+#define WWDG_CFR_W_0            (0x01UL << WWDG_CFR_W_Pos)                     /*!< 0x00000001 */
+#define WWDG_CFR_W_1            (0x02UL << WWDG_CFR_W_Pos)                     /*!< 0x00000002 */
+#define WWDG_CFR_W_2            (0x04UL << WWDG_CFR_W_Pos)                     /*!< 0x00000004 */
+#define WWDG_CFR_W_3            (0x08UL << WWDG_CFR_W_Pos)                     /*!< 0x00000008 */
+#define WWDG_CFR_W_4            (0x10UL << WWDG_CFR_W_Pos)                     /*!< 0x00000010 */
+#define WWDG_CFR_W_5            (0x20UL << WWDG_CFR_W_Pos)                     /*!< 0x00000020 */
+#define WWDG_CFR_W_6            (0x40UL << WWDG_CFR_W_Pos)                     /*!< 0x00000040 */
+
+#define WWDG_CFR_WDGTB_Pos      (11U)
+#define WWDG_CFR_WDGTB_Msk      (0x7UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00003800 */
+#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             /*!<WDGTB[2:0] bits (Timer Base) */
+#define WWDG_CFR_WDGTB_0        (0x1UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00000800 */
+#define WWDG_CFR_WDGTB_1        (0x2UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00001000 */
+#define WWDG_CFR_WDGTB_2        (0x4UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00002000 */
+
+#define WWDG_CFR_EWI_Pos        (9U)
+#define WWDG_CFR_EWI_Msk        (0x1UL << WWDG_CFR_EWI_Pos)                    /*!< 0x00000200 */
+#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               /*!<Early Wakeup Interrupt */
+
+/*******************  Bit definition for WWDG_SR register  ********************/
+#define WWDG_SR_EWIF_Pos        (0U)
+#define WWDG_SR_EWIF_Msk        (0x1UL << WWDG_SR_EWIF_Pos)                    /*!< 0x00000001 */
+#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               /*!<Early Wakeup Interrupt Flag */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                Debug MCU                                   */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for DBG_IDCODE register  *************/
+#define DBG_IDCODE_DEV_ID_Pos                          (0U)
+#define DBG_IDCODE_DEV_ID_Msk                          (0xFFFUL << DBG_IDCODE_DEV_ID_Pos)  /*!< 0x00000FFF */
+#define DBG_IDCODE_DEV_ID                              DBG_IDCODE_DEV_ID_Msk
+#define DBG_IDCODE_REV_ID_Pos                          (16U)
+#define DBG_IDCODE_REV_ID_Msk                          (0xFFFFUL << DBG_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
+#define DBG_IDCODE_REV_ID                              DBG_IDCODE_REV_ID_Msk
+
+/********************  Bit definition for DBG_CR register  *****************/
+#define DBG_CR_DBG_STOP_Pos                            (1U)
+#define DBG_CR_DBG_STOP_Msk                            (0x1UL << DBG_CR_DBG_STOP_Pos)      /*!< 0x00000002 */
+#define DBG_CR_DBG_STOP                                DBG_CR_DBG_STOP_Msk
+#define DBG_CR_DBG_STANDBY_Pos                         (2U)
+#define DBG_CR_DBG_STANDBY_Msk                         (0x1UL << DBG_CR_DBG_STANDBY_Pos)   /*!< 0x00000004 */
+#define DBG_CR_DBG_STANDBY                             DBG_CR_DBG_STANDBY_Msk
+
+
+/********************  Bit definition for DBG_APB_FZ1 register  ***********/
+#define DBG_APB_FZ1_DBG_TIM2_STOP_Pos                  (0U)
+#define DBG_APB_FZ1_DBG_TIM2_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */
+#define DBG_APB_FZ1_DBG_TIM2_STOP                      DBG_APB_FZ1_DBG_TIM2_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Pos                  (1U)
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */
+#define DBG_APB_FZ1_DBG_TIM3_STOP                      DBG_APB_FZ1_DBG_TIM3_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM4_STOP_Pos                  (2U)
+#define DBG_APB_FZ1_DBG_TIM4_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM4_STOP_Pos) /*!< 0x00000004 */
+#define DBG_APB_FZ1_DBG_TIM4_STOP                      DBG_APB_FZ1_DBG_TIM4_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM6_STOP_Pos                  (4U)
+#define DBG_APB_FZ1_DBG_TIM6_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM6_STOP_Pos) /*!< 0x00000010 */
+#define DBG_APB_FZ1_DBG_TIM6_STOP                      DBG_APB_FZ1_DBG_TIM6_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM7_STOP_Pos                  (5U)
+#define DBG_APB_FZ1_DBG_TIM7_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM7_STOP_Pos) /*!< 0x00000020 */
+#define DBG_APB_FZ1_DBG_TIM7_STOP                      DBG_APB_FZ1_DBG_TIM7_STOP_Msk
+#define DBG_APB_FZ1_DBG_RTC_STOP_Pos                   (10U)
+#define DBG_APB_FZ1_DBG_RTC_STOP_Msk                   (0x1UL << DBG_APB_FZ1_DBG_RTC_STOP_Pos)  /*!< 0x00000400 */
+#define DBG_APB_FZ1_DBG_RTC_STOP                       DBG_APB_FZ1_DBG_RTC_STOP_Msk
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Pos                  (11U)
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */
+#define DBG_APB_FZ1_DBG_WWDG_STOP                      DBG_APB_FZ1_DBG_WWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Pos                  (12U)
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */
+#define DBG_APB_FZ1_DBG_IWDG_STOP                      DBG_APB_FZ1_DBG_IWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos    (21U)
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk    (0x1UL << DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos) /*!< 0x00200000 */
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP        DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk
+#define DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP_Pos    (22U)
+#define DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP_Msk    (0x1UL << DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP_Pos) /*!< 0x00400000 */
+#define DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP        DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP_Msk
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP_Pos                (30U)
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP_Msk                (0x1UL << DBG_APB_FZ1_DBG_LPTIM2_STOP_Pos) /*!< 0x40000000 */
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP                    DBG_APB_FZ1_DBG_LPTIM2_STOP_Msk
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP_Pos                (31U)
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP_Msk                (0x1UL << DBG_APB_FZ1_DBG_LPTIM1_STOP_Pos) /*!< 0x80000000 */
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP                    DBG_APB_FZ1_DBG_LPTIM1_STOP_Msk
+
+/********************  Bit definition for DBG_APB_FZ2 register  ************/
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Pos                  (11U)
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Msk                  (0x1UL << DBG_APB_FZ2_DBG_TIM1_STOP_Pos)  /*!< 0x00000800 */
+#define DBG_APB_FZ2_DBG_TIM1_STOP                      DBG_APB_FZ2_DBG_TIM1_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Pos                 (15U)
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM14_STOP_Pos) /*!< 0x00008000 */
+#define DBG_APB_FZ2_DBG_TIM14_STOP                     DBG_APB_FZ2_DBG_TIM14_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM15_STOP_Pos                 (16U)
+#define DBG_APB_FZ2_DBG_TIM15_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM15_STOP_Pos) /*!< 0x00010000 */
+#define DBG_APB_FZ2_DBG_TIM15_STOP                     DBG_APB_FZ2_DBG_TIM15_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Pos                 (17U)
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM16_STOP_Pos) /*!< 0x00020000 */
+#define DBG_APB_FZ2_DBG_TIM16_STOP                     DBG_APB_FZ2_DBG_TIM16_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Pos                 (18U)
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM17_STOP_Pos) /*!< 0x00040000 */
+#define DBG_APB_FZ2_DBG_TIM17_STOP                     DBG_APB_FZ2_DBG_TIM17_STOP_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    UCPD                                   */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for UCPD_CFG1 register  *******************/
+#define UCPD_CFG1_HBITCLKDIV_Pos            (0U)
+#define UCPD_CFG1_HBITCLKDIV_Msk            (0x3FUL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x0000003F */
+#define UCPD_CFG1_HBITCLKDIV                UCPD_CFG1_HBITCLKDIV_Msk              /*!< Number of cycles (minus 1) for a half bit clock */
+#define UCPD_CFG1_HBITCLKDIV_0              (0x01UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000001 */
+#define UCPD_CFG1_HBITCLKDIV_1              (0x02UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000002 */
+#define UCPD_CFG1_HBITCLKDIV_2              (0x04UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000004 */
+#define UCPD_CFG1_HBITCLKDIV_3              (0x08UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000008 */
+#define UCPD_CFG1_HBITCLKDIV_4              (0x10UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000010 */
+#define UCPD_CFG1_HBITCLKDIV_5              (0x20UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000020 */
+#define UCPD_CFG1_IFRGAP_Pos                (6U)
+#define UCPD_CFG1_IFRGAP_Msk                (0x1FUL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x000007C0 */
+#define UCPD_CFG1_IFRGAP                    UCPD_CFG1_IFRGAP_Msk                  /*!< Clock divider value to generates Interframe gap */
+#define UCPD_CFG1_IFRGAP_0                  (0x01UL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x00000040 */
+#define UCPD_CFG1_IFRGAP_1                  (0x02UL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x00000080 */
+#define UCPD_CFG1_IFRGAP_2                  (0x04UL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x00000100 */
+#define UCPD_CFG1_IFRGAP_3                  (0x08UL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x00000200 */
+#define UCPD_CFG1_IFRGAP_4                  (0x10UL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x00000400 */
+#define UCPD_CFG1_TRANSWIN_Pos              (11U)
+#define UCPD_CFG1_TRANSWIN_Msk              (0x1FUL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x0000F800 */
+#define UCPD_CFG1_TRANSWIN                  UCPD_CFG1_TRANSWIN_Msk                /*!< Number of cycles (minus 1) of the half bit clock */
+#define UCPD_CFG1_TRANSWIN_0                (0x01UL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x00000800 */
+#define UCPD_CFG1_TRANSWIN_1                (0x02UL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x00001000 */
+#define UCPD_CFG1_TRANSWIN_2                (0x04UL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x00002000 */
+#define UCPD_CFG1_TRANSWIN_3                (0x08UL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x00004000 */
+#define UCPD_CFG1_TRANSWIN_4                (0x10UL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x00008000 */
+#define UCPD_CFG1_PSC_UCPDCLK_Pos           (17U)
+#define UCPD_CFG1_PSC_UCPDCLK_Msk           (0x7UL << UCPD_CFG1_PSC_UCPDCLK_Pos)  /*!< 0x000E0000 */
+#define UCPD_CFG1_PSC_UCPDCLK               UCPD_CFG1_PSC_UCPDCLK_Msk             /*!< Prescaler for UCPDCLK */
+#define UCPD_CFG1_PSC_UCPDCLK_0             (0x1UL << UCPD_CFG1_PSC_UCPDCLK_Pos)  /*!< 0x00020000 */
+#define UCPD_CFG1_PSC_UCPDCLK_1             (0x2UL << UCPD_CFG1_PSC_UCPDCLK_Pos)  /*!< 0x00040000 */
+#define UCPD_CFG1_PSC_UCPDCLK_2             (0x4UL << UCPD_CFG1_PSC_UCPDCLK_Pos)  /*!< 0x00080000 */
+#define UCPD_CFG1_RXORDSETEN_Pos            (20U)
+#define UCPD_CFG1_RXORDSETEN_Msk            (0x1FFUL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x1FF00000 */
+#define UCPD_CFG1_RXORDSETEN                UCPD_CFG1_RXORDSETEN_Msk              /*!< Receiver ordered set detection enable */
+#define UCPD_CFG1_RXORDSETEN_0              (0x001UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x00100000 */
+#define UCPD_CFG1_RXORDSETEN_1              (0x002UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x00200000 */
+#define UCPD_CFG1_RXORDSETEN_2              (0x004UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x00400000 */
+#define UCPD_CFG1_RXORDSETEN_3              (0x008UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x00800000 */
+#define UCPD_CFG1_RXORDSETEN_4              (0x010UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x01000000 */
+#define UCPD_CFG1_RXORDSETEN_5              (0x020UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x02000000 */
+#define UCPD_CFG1_RXORDSETEN_6              (0x040UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x04000000 */
+#define UCPD_CFG1_RXORDSETEN_7              (0x080UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x08000000 */
+#define UCPD_CFG1_RXORDSETEN_8              (0x100UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x10000000 */
+#define UCPD_CFG1_TXDMAEN_Pos               (29U)
+#define UCPD_CFG1_TXDMAEN_Msk               (0x1UL << UCPD_CFG1_TXDMAEN_Pos)      /*!< 0x20000000 */
+#define UCPD_CFG1_TXDMAEN                   UCPD_CFG1_TXDMAEN_Msk                 /*!< DMA transmission requests enable   */
+#define UCPD_CFG1_RXDMAEN_Pos               (30U)
+#define UCPD_CFG1_RXDMAEN_Msk               (0x1UL << UCPD_CFG1_RXDMAEN_Pos)      /*!< 0x40000000 */
+#define UCPD_CFG1_RXDMAEN                   UCPD_CFG1_RXDMAEN_Msk                 /*!< DMA reception requests enable   */
+#define UCPD_CFG1_UCPDEN_Pos                (31U)
+#define UCPD_CFG1_UCPDEN_Msk                (0x1UL << UCPD_CFG1_UCPDEN_Pos)       /*!< 0x80000000 */
+#define UCPD_CFG1_UCPDEN                    UCPD_CFG1_UCPDEN_Msk                  /*!< USB Power Delivery Block Enable */
+
+/********************  Bits definition for UCPD_CFG2 register  *******************/
+#define UCPD_CFG2_RXFILTDIS_Pos             (0U)
+#define UCPD_CFG2_RXFILTDIS_Msk             (0x1UL << UCPD_CFG2_RXFILTDIS_Pos)    /*!< 0x00000001 */
+#define UCPD_CFG2_RXFILTDIS                 UCPD_CFG2_RXFILTDIS_Msk               /*!< Enables an Rx pre-filter for the BMC decoder */
+#define UCPD_CFG2_RXFILT2N3_Pos             (1U)
+#define UCPD_CFG2_RXFILT2N3_Msk             (0x1UL << UCPD_CFG2_RXFILT2N3_Pos)    /*!< 0x00000002 */
+#define UCPD_CFG2_RXFILT2N3                 UCPD_CFG2_RXFILT2N3_Msk               /*!< Controls the sampling method for an Rx pre-filter for the BMC decode */
+#define UCPD_CFG2_FORCECLK_Pos              (2U)
+#define UCPD_CFG2_FORCECLK_Msk              (0x1UL << UCPD_CFG2_FORCECLK_Pos)     /*!< 0x00000004 */
+#define UCPD_CFG2_FORCECLK                  UCPD_CFG2_FORCECLK_Msk                /*!< Controls forcing of the clock request UCPDCLK_REQ */
+#define UCPD_CFG2_WUPEN_Pos                 (3U)
+#define UCPD_CFG2_WUPEN_Msk                 (0x1UL << UCPD_CFG2_WUPEN_Pos)        /*!< 0x00000008 */
+#define UCPD_CFG2_WUPEN                     UCPD_CFG2_WUPEN_Msk                   /*!< Wakeup from STOP enable */
+
+/********************  Bits definition for UCPD_CR register  ********************/
+#define UCPD_CR_TXMODE_Pos                  (0U)
+#define UCPD_CR_TXMODE_Msk                  (0x3UL << UCPD_CR_TXMODE_Pos)         /*!< 0x00000003 */
+#define UCPD_CR_TXMODE                      UCPD_CR_TXMODE_Msk                    /*!< Type of Tx packet  */
+#define UCPD_CR_TXMODE_0                    (0x1UL << UCPD_CR_TXMODE_Pos)         /*!< 0x00000001 */
+#define UCPD_CR_TXMODE_1                    (0x2UL << UCPD_CR_TXMODE_Pos)         /*!< 0x00000002 */
+#define UCPD_CR_TXSEND_Pos                  (2U)
+#define UCPD_CR_TXSEND_Msk                  (0x1UL << UCPD_CR_TXSEND_Pos)         /*!< 0x00000004 */
+#define UCPD_CR_TXSEND                      UCPD_CR_TXSEND_Msk                    /*!< Type of Tx packet  */
+#define UCPD_CR_TXHRST_Pos                  (3U)
+#define UCPD_CR_TXHRST_Msk                  (0x1UL << UCPD_CR_TXHRST_Pos)         /*!< 0x00000008 */
+#define UCPD_CR_TXHRST                      UCPD_CR_TXHRST_Msk                    /*!< Command to send a Tx Hard Reset  */
+#define UCPD_CR_RXMODE_Pos                  (4U)
+#define UCPD_CR_RXMODE_Msk                  (0x1UL << UCPD_CR_RXMODE_Pos)         /*!< 0x00000010 */
+#define UCPD_CR_RXMODE                      UCPD_CR_RXMODE_Msk                    /*!< Receiver mode  */
+#define UCPD_CR_PHYRXEN_Pos                 (5U)
+#define UCPD_CR_PHYRXEN_Msk                 (0x1UL << UCPD_CR_PHYRXEN_Pos)        /*!< 0x00000020 */
+#define UCPD_CR_PHYRXEN                     UCPD_CR_PHYRXEN_Msk                   /*!< Controls enable of USB Power Delivery receiver  */
+#define UCPD_CR_PHYCCSEL_Pos                (6U)
+#define UCPD_CR_PHYCCSEL_Msk                (0x1UL << UCPD_CR_PHYCCSEL_Pos)       /*!< 0x00000040 */
+#define UCPD_CR_PHYCCSEL                    UCPD_CR_PHYCCSEL_Msk                  /*!<  */
+#define UCPD_CR_ANASUBMODE_Pos              (7U)
+#define UCPD_CR_ANASUBMODE_Msk              (0x3UL << UCPD_CR_ANASUBMODE_Pos)     /*!< 0x00000180 */
+#define UCPD_CR_ANASUBMODE                  UCPD_CR_ANASUBMODE_Msk                /*!< Analog PHY sub-mode   */
+#define UCPD_CR_ANASUBMODE_0                (0x1UL << UCPD_CR_ANASUBMODE_Pos)     /*!< 0x00000080 */
+#define UCPD_CR_ANASUBMODE_1                (0x2UL << UCPD_CR_ANASUBMODE_Pos)     /*!< 0x00000100 */
+#define UCPD_CR_ANAMODE_Pos                 (9U)
+#define UCPD_CR_ANAMODE_Msk                 (0x1UL << UCPD_CR_ANAMODE_Pos)        /*!< 0x00000200 */
+#define UCPD_CR_ANAMODE                     UCPD_CR_ANAMODE_Msk                   /*!< Analog PHY working mode   */
+#define UCPD_CR_CCENABLE_Pos                (10U)
+#define UCPD_CR_CCENABLE_Msk                (0x3UL << UCPD_CR_CCENABLE_Pos)       /*!< 0x00000C00 */
+#define UCPD_CR_CCENABLE                    UCPD_CR_CCENABLE_Msk                  /*!<  */
+#define UCPD_CR_CCENABLE_0                  (0x1UL << UCPD_CR_CCENABLE_Pos)       /*!< 0x00000400 */
+#define UCPD_CR_CCENABLE_1                  (0x2UL << UCPD_CR_CCENABLE_Pos)       /*!< 0x00000800 */
+#define UCPD_CR_FRSRXEN_Pos                 (16U)
+#define UCPD_CR_FRSRXEN_Msk                 (0x1UL << UCPD_CR_FRSRXEN_Pos)        /*!< 0x00010000 */
+#define UCPD_CR_FRSRXEN                     UCPD_CR_FRSRXEN_Msk                   /*!< Enable FRS request detection function */
+#define UCPD_CR_FRSTX_Pos                   (17U)
+#define UCPD_CR_FRSTX_Msk                   (0x1UL << UCPD_CR_FRSTX_Pos)          /*!< 0x00020000 */
+#define UCPD_CR_FRSTX                       UCPD_CR_FRSTX_Msk                     /*!< Signal Fast Role Swap request */
+#define UCPD_CR_RDCH_Pos                    (18U)
+#define UCPD_CR_RDCH_Msk                    (0x1UL << UCPD_CR_RDCH_Pos)           /*!< 0x00040000 */
+#define UCPD_CR_RDCH                        UCPD_CR_RDCH_Msk                      /*!<  */
+#define UCPD_CR_CC1TCDIS_Pos                (20U)
+#define UCPD_CR_CC1TCDIS_Msk                (0x1UL << UCPD_CR_CC1TCDIS_Pos)       /*!< 0x00100000 */
+#define UCPD_CR_CC1TCDIS                    UCPD_CR_CC1TCDIS_Msk                  /*!< The bit allows the Type-C detector for CC0 to be disabled. */
+#define UCPD_CR_CC2TCDIS_Pos                (21U)
+#define UCPD_CR_CC2TCDIS_Msk                (0x1UL << UCPD_CR_CC2TCDIS_Pos)       /*!< 0x00200000 */
+#define UCPD_CR_CC2TCDIS                    UCPD_CR_CC2TCDIS_Msk                  /*!< The bit allows the Type-C detector for CC2 to be disabled. */
+
+/********************  Bits definition for UCPD_IMR register  *******************/
+#define UCPD_IMR_TXISIE_Pos                 (0U)
+#define UCPD_IMR_TXISIE_Msk                 (0x1UL << UCPD_IMR_TXISIE_Pos)        /*!< 0x00000001 */
+#define UCPD_IMR_TXISIE                     UCPD_IMR_TXISIE_Msk                   /*!< Enable TXIS interrupt  */
+#define UCPD_IMR_TXMSGDISCIE_Pos            (1U)
+#define UCPD_IMR_TXMSGDISCIE_Msk            (0x1UL << UCPD_IMR_TXMSGDISCIE_Pos)   /*!< 0x00000002 */
+#define UCPD_IMR_TXMSGDISCIE                UCPD_IMR_TXMSGDISCIE_Msk              /*!< Enable TXMSGDISC interrupt  */
+#define UCPD_IMR_TXMSGSENTIE_Pos            (2U)
+#define UCPD_IMR_TXMSGSENTIE_Msk            (0x1UL << UCPD_IMR_TXMSGSENTIE_Pos)   /*!< 0x00000004 */
+#define UCPD_IMR_TXMSGSENTIE                UCPD_IMR_TXMSGSENTIE_Msk              /*!< Enable TXMSGSENT interrupt  */
+#define UCPD_IMR_TXMSGABTIE_Pos             (3U)
+#define UCPD_IMR_TXMSGABTIE_Msk             (0x1UL << UCPD_IMR_TXMSGABTIE_Pos)    /*!< 0x00000008 */
+#define UCPD_IMR_TXMSGABTIE                 UCPD_IMR_TXMSGABTIE_Msk               /*!< Enable TXMSGABT interrupt  */
+#define UCPD_IMR_HRSTDISCIE_Pos             (4U)
+#define UCPD_IMR_HRSTDISCIE_Msk             (0x1UL << UCPD_IMR_HRSTDISCIE_Pos)    /*!< 0x00000010 */
+#define UCPD_IMR_HRSTDISCIE                 UCPD_IMR_HRSTDISCIE_Msk               /*!< Enable HRSTDISC interrupt  */
+#define UCPD_IMR_HRSTSENTIE_Pos             (5U)
+#define UCPD_IMR_HRSTSENTIE_Msk             (0x1UL << UCPD_IMR_HRSTSENTIE_Pos)    /*!< 0x00000020 */
+#define UCPD_IMR_HRSTSENTIE                 UCPD_IMR_HRSTSENTIE_Msk               /*!< Enable HRSTSENT interrupt  */
+#define UCPD_IMR_TXUNDIE_Pos                (6U)
+#define UCPD_IMR_TXUNDIE_Msk                (0x1UL << UCPD_IMR_TXUNDIE_Pos)       /*!< 0x00000040 */
+#define UCPD_IMR_TXUNDIE                    UCPD_IMR_TXUNDIE_Msk                  /*!< Enable TXUND interrupt  */
+#define UCPD_IMR_RXNEIE_Pos                 (8U)
+#define UCPD_IMR_RXNEIE_Msk                 (0x1UL << UCPD_IMR_RXNEIE_Pos)        /*!< 0x00000100 */
+#define UCPD_IMR_RXNEIE                     UCPD_IMR_RXNEIE_Msk                   /*!< Enable RXNE interrupt  */
+#define UCPD_IMR_RXORDDETIE_Pos             (9U)
+#define UCPD_IMR_RXORDDETIE_Msk             (0x1UL << UCPD_IMR_RXORDDETIE_Pos)    /*!< 0x00000200 */
+#define UCPD_IMR_RXORDDETIE                 UCPD_IMR_RXORDDETIE_Msk               /*!< Enable RXORDDET interrupt  */
+#define UCPD_IMR_RXHRSTDETIE_Pos            (10U)
+#define UCPD_IMR_RXHRSTDETIE_Msk            (0x1UL << UCPD_IMR_RXHRSTDETIE_Pos)   /*!< 0x00000400 */
+#define UCPD_IMR_RXHRSTDETIE                UCPD_IMR_RXHRSTDETIE_Msk              /*!< Enable RXHRSTDET interrupt  */
+#define UCPD_IMR_RXOVRIE_Pos                (11U)
+#define UCPD_IMR_RXOVRIE_Msk                (0x1UL << UCPD_IMR_RXOVRIE_Pos)       /*!< 0x00000800 */
+#define UCPD_IMR_RXOVRIE                    UCPD_IMR_RXOVRIE_Msk                  /*!< Enable RXOVR interrupt  */
+#define UCPD_IMR_RXMSGENDIE_Pos             (12U)
+#define UCPD_IMR_RXMSGENDIE_Msk             (0x1UL << UCPD_IMR_RXMSGENDIE_Pos)    /*!< 0x00001000 */
+#define UCPD_IMR_RXMSGENDIE                 UCPD_IMR_RXMSGENDIE_Msk               /*!< Enable RXMSGEND interrupt  */
+#define UCPD_IMR_TYPECEVT1IE_Pos            (14U)
+#define UCPD_IMR_TYPECEVT1IE_Msk            (0x1UL << UCPD_IMR_TYPECEVT1IE_Pos)   /*!< 0x00004000 */
+#define UCPD_IMR_TYPECEVT1IE                UCPD_IMR_TYPECEVT1IE_Msk              /*!< Enable TYPECEVT1IE interrupt  */
+#define UCPD_IMR_TYPECEVT2IE_Pos            (15U)
+#define UCPD_IMR_TYPECEVT2IE_Msk            (0x1UL << UCPD_IMR_TYPECEVT2IE_Pos)   /*!< 0x00008000 */
+#define UCPD_IMR_TYPECEVT2IE                UCPD_IMR_TYPECEVT2IE_Msk              /*!< Enable TYPECEVT2IE interrupt  */
+#define UCPD_IMR_FRSEVTIE_Pos               (20U)
+#define UCPD_IMR_FRSEVTIE_Msk               (0x1UL << UCPD_IMR_FRSEVTIE_Pos)      /*!< 0x00100000 */
+#define UCPD_IMR_FRSEVTIE                   UCPD_IMR_FRSEVTIE_Msk                 /*!< Fast Role Swap interrupt  */
+
+/********************  Bits definition for UCPD_SR register  ********************/
+#define UCPD_SR_TXIS_Pos                    (0U)
+#define UCPD_SR_TXIS_Msk                    (0x1UL << UCPD_SR_TXIS_Pos)           /*!< 0x00000001 */
+#define UCPD_SR_TXIS                        UCPD_SR_TXIS_Msk                      /*!< Transmit interrupt status  */
+#define UCPD_SR_TXMSGDISC_Pos               (1U)
+#define UCPD_SR_TXMSGDISC_Msk               (0x1UL << UCPD_SR_TXMSGDISC_Pos)      /*!< 0x00000002 */
+#define UCPD_SR_TXMSGDISC                   UCPD_SR_TXMSGDISC_Msk                 /*!< Transmit message discarded interrupt  */
+#define UCPD_SR_TXMSGSENT_Pos               (2U)
+#define UCPD_SR_TXMSGSENT_Msk               (0x1UL << UCPD_SR_TXMSGSENT_Pos)      /*!< 0x00000004 */
+#define UCPD_SR_TXMSGSENT                   UCPD_SR_TXMSGSENT_Msk                 /*!< Transmit message sent interrupt  */
+#define UCPD_SR_TXMSGABT_Pos                (3U)
+#define UCPD_SR_TXMSGABT_Msk                (0x1UL << UCPD_SR_TXMSGABT_Pos)       /*!< 0x00000008 */
+#define UCPD_SR_TXMSGABT                    UCPD_SR_TXMSGABT_Msk                  /*!< Transmit message abort interrupt  */
+#define UCPD_SR_HRSTDISC_Pos                (4U)
+#define UCPD_SR_HRSTDISC_Msk                (0x1UL << UCPD_SR_HRSTDISC_Pos)       /*!< 0x00000010 */
+#define UCPD_SR_HRSTDISC                    UCPD_SR_HRSTDISC_Msk                  /*!< HRST discarded interrupt  */
+#define UCPD_SR_HRSTSENT_Pos                (5U)
+#define UCPD_SR_HRSTSENT_Msk                (0x1UL << UCPD_SR_HRSTSENT_Pos)       /*!< 0x00000020 */
+#define UCPD_SR_HRSTSENT                    UCPD_SR_HRSTSENT_Msk                  /*!< HRST sent interrupt  */
+#define UCPD_SR_TXUND_Pos                   (6U)
+#define UCPD_SR_TXUND_Msk                   (0x1UL << UCPD_SR_TXUND_Pos)          /*!< 0x00000040 */
+#define UCPD_SR_TXUND                       UCPD_SR_TXUND_Msk                     /*!< Tx data underrun condition interrupt  */
+#define UCPD_SR_RXNE_Pos                    (8U)
+#define UCPD_SR_RXNE_Msk                    (0x1UL << UCPD_SR_RXNE_Pos)           /*!< 0x00000100 */
+#define UCPD_SR_RXNE                        UCPD_SR_RXNE_Msk                      /*!< Receive data register not empty interrupt  */
+#define UCPD_SR_RXORDDET_Pos                (9U)
+#define UCPD_SR_RXORDDET_Msk                (0x1UL << UCPD_SR_RXORDDET_Pos)       /*!< 0x00000200 */
+#define UCPD_SR_RXORDDET                    UCPD_SR_RXORDDET_Msk                  /*!< Rx ordered set (4 K-codes) detected interrupt  */
+#define UCPD_SR_RXHRSTDET_Pos               (10U)
+#define UCPD_SR_RXHRSTDET_Msk               (0x1UL << UCPD_SR_RXHRSTDET_Pos)      /*!< 0x00000400 */
+#define UCPD_SR_RXHRSTDET                   UCPD_SR_RXHRSTDET_Msk                 /*!< Rx Hard Reset detect interrupt  */
+#define UCPD_SR_RXOVR_Pos                   (11U)
+#define UCPD_SR_RXOVR_Msk                   (0x1UL << UCPD_SR_RXOVR_Pos)          /*!< 0x00000800 */
+#define UCPD_SR_RXOVR                       UCPD_SR_RXOVR_Msk                     /*!< Rx data overflow interrupt  */
+#define UCPD_SR_RXMSGEND_Pos                (12U)
+#define UCPD_SR_RXMSGEND_Msk                (0x1UL << UCPD_SR_RXMSGEND_Pos)       /*!< 0x00001000 */
+#define UCPD_SR_RXMSGEND                    UCPD_SR_RXMSGEND_Msk                  /*!< Rx message received  */
+#define UCPD_SR_RXERR_Pos                   (13U)
+#define UCPD_SR_RXERR_Msk                   (0x1UL << UCPD_SR_RXERR_Pos)          /*!< 0x00002000 */
+#define UCPD_SR_RXERR                       UCPD_SR_RXERR_Msk                     /*!< RX Error */
+#define UCPD_SR_TYPECEVT1_Pos               (14U)
+#define UCPD_SR_TYPECEVT1_Msk               (0x1UL << UCPD_SR_TYPECEVT1_Pos)      /*!< 0x00004000 */
+#define UCPD_SR_TYPECEVT1                   UCPD_SR_TYPECEVT1_Msk                 /*!< Type C voltage level event on CC1  */
+#define UCPD_SR_TYPECEVT2_Pos               (15U)
+#define UCPD_SR_TYPECEVT2_Msk               (0x1UL << UCPD_SR_TYPECEVT2_Pos)      /*!< 0x00008000 */
+#define UCPD_SR_TYPECEVT2                   UCPD_SR_TYPECEVT2_Msk                 /*!< Type C voltage level event on CC2  */
+#define UCPD_SR_TYPEC_VSTATE_CC1_Pos        (16U)
+#define UCPD_SR_TYPEC_VSTATE_CC1_Msk        (0x3UL << UCPD_SR_TYPEC_VSTATE_CC1_Pos) /*!< 0x00030000 */
+#define UCPD_SR_TYPEC_VSTATE_CC1            UCPD_SR_TYPEC_VSTATE_CC1_Msk            /*!< Status of DC level on CC1 pin  */
+#define UCPD_SR_TYPEC_VSTATE_CC1_0          (0x1UL << UCPD_SR_TYPEC_VSTATE_CC1_Pos) /*!< 0x00010000 */
+#define UCPD_SR_TYPEC_VSTATE_CC1_1          (0x2UL << UCPD_SR_TYPEC_VSTATE_CC1_Pos) /*!< 0x00020000 */
+#define UCPD_SR_TYPEC_VSTATE_CC2_Pos        (18U)
+#define UCPD_SR_TYPEC_VSTATE_CC2_Msk        (0x3UL << UCPD_SR_TYPEC_VSTATE_CC2_Pos) /*!< 0x000C0000 */
+#define UCPD_SR_TYPEC_VSTATE_CC2            UCPD_SR_TYPEC_VSTATE_CC2_Msk            /*!<Status of DC level on CC2 pin  */
+#define UCPD_SR_TYPEC_VSTATE_CC2_0          (0x1UL << UCPD_SR_TYPEC_VSTATE_CC2_Pos) /*!< 0x00040000 */
+#define UCPD_SR_TYPEC_VSTATE_CC2_1          (0x2UL << UCPD_SR_TYPEC_VSTATE_CC2_Pos) /*!< 0x00080000 */
+#define UCPD_SR_FRSEVT_Pos                  (20U)
+#define UCPD_SR_FRSEVT_Msk                  (0x1UL << UCPD_SR_FRSEVT_Pos)         /*!< 0x00100000 */
+#define UCPD_SR_FRSEVT                      UCPD_SR_FRSEVT_Msk                    /*!< Fast Role Swap detection event  */
+
+/********************  Bits definition for UCPD_ICR register  *******************/
+#define UCPD_ICR_TXMSGDISCCF_Pos            (1U)
+#define UCPD_ICR_TXMSGDISCCF_Msk            (0x1UL << UCPD_ICR_TXMSGDISCCF_Pos)   /*!< 0x00000002 */
+#define UCPD_ICR_TXMSGDISCCF                UCPD_ICR_TXMSGDISCCF_Msk              /*!< Tx message discarded flag (TXMSGDISC) clear  */
+#define UCPD_ICR_TXMSGSENTCF_Pos            (2U)
+#define UCPD_ICR_TXMSGSENTCF_Msk            (0x1UL << UCPD_ICR_TXMSGSENTCF_Pos)   /*!< 0x00000004 */
+#define UCPD_ICR_TXMSGSENTCF                UCPD_ICR_TXMSGSENTCF_Msk              /*!< Tx message sent flag (TXMSGSENT) clear  */
+#define UCPD_ICR_TXMSGABTCF_Pos             (3U)
+#define UCPD_ICR_TXMSGABTCF_Msk             (0x1UL << UCPD_ICR_TXMSGABTCF_Pos)    /*!< 0x00000008 */
+#define UCPD_ICR_TXMSGABTCF                 UCPD_ICR_TXMSGABTCF_Msk               /*!< Tx message abort flag (TXMSGABT) clear  */
+#define UCPD_ICR_HRSTDISCCF_Pos             (4U)
+#define UCPD_ICR_HRSTDISCCF_Msk             (0x1UL << UCPD_ICR_HRSTDISCCF_Pos)    /*!< 0x00000010 */
+#define UCPD_ICR_HRSTDISCCF                 UCPD_ICR_HRSTDISCCF_Msk               /*!< Hard reset discarded flag (HRSTDISC) clear  */
+#define UCPD_ICR_HRSTSENTCF_Pos             (5U)
+#define UCPD_ICR_HRSTSENTCF_Msk             (0x1UL << UCPD_ICR_HRSTSENTCF_Pos)    /*!< 0x00000020 */
+#define UCPD_ICR_HRSTSENTCF                 UCPD_ICR_HRSTSENTCF_Msk               /*!< Hard reset sent flag (HRSTSENT) clear  */
+#define UCPD_ICR_TXUNDCF_Pos                (6U)
+#define UCPD_ICR_TXUNDCF_Msk                (0x1UL << UCPD_ICR_TXUNDCF_Pos)       /*!< 0x00000040 */
+#define UCPD_ICR_TXUNDCF                    UCPD_ICR_TXUNDCF_Msk                  /*!< Tx underflow flag (TXUND) clear  */
+#define UCPD_ICR_RXORDDETCF_Pos             (9U)
+#define UCPD_ICR_RXORDDETCF_Msk             (0x1UL << UCPD_ICR_RXORDDETCF_Pos)    /*!< 0x00000200 */
+#define UCPD_ICR_RXORDDETCF                 UCPD_ICR_RXORDDETCF_Msk               /*!< Rx ordered set detect flag (RXORDDET) clear  */
+#define UCPD_ICR_RXHRSTDETCF_Pos            (10U)
+#define UCPD_ICR_RXHRSTDETCF_Msk            (0x1UL << UCPD_ICR_RXHRSTDETCF_Pos)   /*!< 0x00000400 */
+#define UCPD_ICR_RXHRSTDETCF                UCPD_ICR_RXHRSTDETCF_Msk              /*!< Rx Hard Reset detected flag (RXHRSTDET) clear  */
+#define UCPD_ICR_RXOVRCF_Pos                (11U)
+#define UCPD_ICR_RXOVRCF_Msk                (0x1UL << UCPD_ICR_RXOVRCF_Pos)       /*!< 0x00000800 */
+#define UCPD_ICR_RXOVRCF                    UCPD_ICR_RXOVRCF_Msk                  /*!< Rx overflow flag (RXOVR) clear  */
+#define UCPD_ICR_RXMSGENDCF_Pos             (12U)
+#define UCPD_ICR_RXMSGENDCF_Msk             (0x1UL << UCPD_ICR_RXMSGENDCF_Pos)    /*!< 0x00001000 */
+#define UCPD_ICR_RXMSGENDCF                 UCPD_ICR_RXMSGENDCF_Msk               /*!< Rx message received flag (RXMSGEND) clear  */
+#define UCPD_ICR_TYPECEVT1CF_Pos            (14U)
+#define UCPD_ICR_TYPECEVT1CF_Msk            (0x1UL << UCPD_ICR_TYPECEVT1CF_Pos)   /*!< 0x00004000 */
+#define UCPD_ICR_TYPECEVT1CF                UCPD_ICR_TYPECEVT1CF_Msk              /*!< TypeC event (CC1) flag (TYPECEVT1) clear  */
+#define UCPD_ICR_TYPECEVT2CF_Pos            (15U)
+#define UCPD_ICR_TYPECEVT2CF_Msk            (0x1UL << UCPD_ICR_TYPECEVT2CF_Pos)   /*!< 0x00008000 */
+#define UCPD_ICR_TYPECEVT2CF                UCPD_ICR_TYPECEVT2CF_Msk              /*!< TypeC event (CC2) flag (TYPECEVT2) clear  */
+#define UCPD_ICR_FRSEVTCF_Pos               (20U)
+#define UCPD_ICR_FRSEVTCF_Msk               (0x1UL << UCPD_ICR_FRSEVTCF_Pos)      /*!< 0x00100000 */
+#define UCPD_ICR_FRSEVTCF                   UCPD_ICR_FRSEVTCF_Msk                 /*!< Fast Role Swap event flag clear  */
+
+/********************  Bits definition for UCPD_TXORDSET register  **************/
+#define UCPD_TX_ORDSET_TXORDSET_Pos         (0U)
+#define UCPD_TX_ORDSET_TXORDSET_Msk         (0xFFFFFUL << UCPD_TX_ORDSET_TXORDSET_Pos) /*!< 0x000FFFFF */
+#define UCPD_TX_ORDSET_TXORDSET             UCPD_TX_ORDSET_TXORDSET_Msk                /*!< Tx Ordered Set */
+
+/********************  Bits definition for UCPD_TXPAYSZ register  ****************/
+#define UCPD_TX_PAYSZ_TXPAYSZ_Pos           (0U)
+#define UCPD_TX_PAYSZ_TXPAYSZ_Msk           (0x3FFUL << UCPD_TX_PAYSZ_TXPAYSZ_Pos) /*!< 0x000003FF */
+#define UCPD_TX_PAYSZ_TXPAYSZ               UCPD_TX_PAYSZ_TXPAYSZ_Msk              /*!< Tx payload size in bytes  */
+
+/********************  Bits definition for UCPD_TXDR register  *******************/
+#define UCPD_TXDR_TXDATA_Pos                (0U)
+#define UCPD_TXDR_TXDATA_Msk                 (0xFFUL << UCPD_TXDR_TXDATA_Pos)      /*!< 0x000000FF */
+#define UCPD_TXDR_TXDATA                    UCPD_TXDR_TXDATA_Msk                   /*!< Tx Data Register */
+
+/********************  Bits definition for UCPD_RXORDSET register  **************/
+#define UCPD_RX_ORDSET_RXORDSET_Pos         (0U)
+#define UCPD_RX_ORDSET_RXORDSET_Msk         (0x7UL << UCPD_RX_ORDSET_RXORDSET_Pos)  /*!< 0x00000007 */
+#define UCPD_RX_ORDSET_RXORDSET             UCPD_RX_ORDSET_RXORDSET_Msk             /*!< Rx Ordered Set Code detected  */
+#define UCPD_RX_ORDSET_RXORDSET_0           (0x1UL << UCPD_RX_ORDSET_RXORDSET_Pos)  /*!< 0x00000001 */
+#define UCPD_RX_ORDSET_RXORDSET_1           (0x2UL << UCPD_RX_ORDSET_RXORDSET_Pos)  /*!< 0x00000002 */
+#define UCPD_RX_ORDSET_RXORDSET_2           (0x4UL << UCPD_RX_ORDSET_RXORDSET_Pos)  /*!< 0x00000004 */
+#define UCPD_RX_ORDSET_RXSOP3OF4_Pos        (3U)
+#define UCPD_RX_ORDSET_RXSOP3OF4_Msk        (0x1UL << UCPD_RX_ORDSET_RXSOP3OF4_Pos) /*!< 0x00000008 */
+#define UCPD_RX_ORDSET_RXSOP3OF4            UCPD_RX_ORDSET_RXSOP3OF4_Msk            /*!< Rx Ordered Set Debug indication */
+#define UCPD_RX_ORDSET_RXSOPKINVALID_Pos    (4U)
+#define UCPD_RX_ORDSET_RXSOPKINVALID_Msk    (0x7UL << UCPD_RX_ORDSET_RXSOPKINVALID_Pos) /*!< 0x00000070 */
+#define UCPD_RX_ORDSET_RXSOPKINVALID        UCPD_RX_ORDSET_RXSOPKINVALID_Msk            /*!< Rx Ordered Set corrupted K-Codes (Debug) */
+
+/********************  Bits definition for UCPD_RXPAYSZ register  ****************/
+#define UCPD_RX_PAYSZ_RXPAYSZ_Pos           (0U)
+#define UCPD_RX_PAYSZ_RXPAYSZ_Msk           (0x3FFUL << UCPD_RX_PAYSZ_RXPAYSZ_Pos) /*!< 0x000003FF */
+#define UCPD_RX_PAYSZ_RXPAYSZ               UCPD_RX_PAYSZ_RXPAYSZ_Msk              /*!< Rx payload size in bytes  */
+
+/********************  Bits definition for UCPD_RXDR register  *******************/
+#define UCPD_RXDR_RXDATA_Pos                (0U)
+#define UCPD_RXDR_RXDATA_Msk                (0xFFUL << UCPD_RXDR_RXDATA_Pos)      /*!< 0x000000FF */
+#define UCPD_RXDR_RXDATA                    UCPD_RXDR_RXDATA_Msk                  /*!< 8-bit receive data  */
+
+/********************  Bits definition for UCPD_RXORDEXT1 register  **************/
+#define UCPD_RX_ORDEXT1_RXSOPX1_Pos         (0U)
+#define UCPD_RX_ORDEXT1_RXSOPX1_Msk         (0xFFFFFUL << UCPD_RX_ORDEXT1_RXSOPX1_Pos) /*!< 0x000FFFFF */
+#define UCPD_RX_ORDEXT1_RXSOPX1             UCPD_RX_ORDEXT1_RXSOPX1_Msk                /*!< RX Ordered Set Extension Register 1 */
+
+/********************  Bits definition for UCPD_RXORDEXT2 register  **************/
+#define UCPD_RX_ORDEXT2_RXSOPX2_Pos         (0U)
+#define UCPD_RX_ORDEXT2_RXSOPX2_Msk         (0xFFFFFUL << UCPD_RX_ORDEXT2_RXSOPX2_Pos) /*!< 0x000FFFFF */
+#define UCPD_RX_ORDEXT2_RXSOPX2             UCPD_RX_ORDEXT2_RXSOPX2_Msk                /*!< RX Ordered Set Extension Register 1 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                         USB Dual Role Device FS Endpoint registers         */
+/*                                                                            */
+/******************************************************************************/
+
+/******************  Bits definition for USB_DRD_CNTR register  *******************/
+#define USB_CNTR_HOST_Pos               (31U)
+#define USB_CNTR_HOST_Msk               (0x1UL << USB_CNTR_HOST_Pos)    /*!< 0x80000000 */
+#define USB_CNTR_HOST                   USB_CNTR_HOST_Msk               /*!< Host Mode  */
+#define USB_CNTR_THR512M_Pos            (16U)
+#define USB_CNTR_THR512M_Msk            (0x1UL << USB_CNTR_THR512M_Pos)  /*!< 0x00010000 */
+#define USB_CNTR_THR512M                USB_CNTR_THR512M_Msk             /*!< 512byte Threshold interrupt mask */
+#define USB_CNTR_CTRM_Pos               (15U)
+#define USB_CNTR_CTRM_Msk               (0x1UL << USB_CNTR_CTRM_Pos)    /*!< 0x00008000 */
+#define USB_CNTR_CTRM                   USB_CNTR_CTRM_Msk               /*!< Correct Transfer Mask */
+#define USB_CNTR_PMAOVRM_Pos            (14U)
+#define USB_CNTR_PMAOVRM_Msk            (0x1UL << USB_CNTR_PMAOVRM_Pos) /*!< 0x00004000 */
+#define USB_CNTR_PMAOVRM                USB_CNTR_PMAOVRM_Msk            /*!< DMA OVeR/underrun Mask */
+#define USB_CNTR_ERRM_Pos               (13U)
+#define USB_CNTR_ERRM_Msk               (0x1UL << USB_CNTR_ERRM_Pos)    /*!< 0x00002000 */
+#define USB_CNTR_ERRM                   USB_CNTR_ERRM_Msk               /*!< ERRor Mask */
+#define USB_CNTR_WKUPM_Pos              (12U)
+#define USB_CNTR_WKUPM_Msk              (0x1UL << USB_CNTR_WKUPM_Pos)   /*!< 0x00001000 */
+#define USB_CNTR_WKUPM                  USB_CNTR_WKUPM_Msk              /*!< WaKe UP Mask */
+#define USB_CNTR_SUSPM_Pos              (11U)
+#define USB_CNTR_SUSPM_Msk              (0x1UL << USB_CNTR_SUSPM_Pos)   /*!< 0x00000800 */
+#define USB_CNTR_SUSPM                  USB_CNTR_SUSPM_Msk              /*!< SUSPend Mask */
+#define USB_CNTR_RESETM_Pos             (10U)
+#define USB_CNTR_RESETM_Msk             (0x1UL << USB_CNTR_RESETM_Pos)  /*!< 0x00000400 */
+#define USB_CNTR_RESETM                 USB_CNTR_RESETM_Msk             /*!< RESET Mask */
+#define USB_CNTR_DCON                   USB_CNTR_RESETM_Msk             /*!< Disconnection Connection Mask */
+#define USB_CNTR_SOFM_Pos               (9U)
+#define USB_CNTR_SOFM_Msk               (0x1UL << USB_CNTR_SOFM_Pos)    /*!< 0x00000200 */
+#define USB_CNTR_SOFM                   USB_CNTR_SOFM_Msk               /*!< Start Of Frame Mask */
+#define USB_CNTR_ESOFM_Pos              (8U)
+#define USB_CNTR_ESOFM_Msk              (0x1UL << USB_CNTR_ESOFM_Pos)   /*!< 0x00000100 */
+#define USB_CNTR_ESOFM                  USB_CNTR_ESOFM_Msk              /*!< Expected Start Of Frame Mask */
+#define USB_CNTR_L1REQM_Pos             (7U)
+#define USB_CNTR_L1REQM_Msk             (0x1UL << USB_CNTR_L1REQM_Pos)  /*!< 0x00000080 */
+#define USB_CNTR_L1REQM                 USB_CNTR_L1REQM_Msk             /*!< LPM L1 state request interrupt Mask */
+#define USB_CNTR_L1XACT_Pos             (6U)
+#define USB_CNTR_L1XACT_Msk             (0x1UL << USB_CNTR_L1XACT_Pos)  /*!< 0x00000040 */
+#define USB_CNTR_L1XACT                 USB_CNTR_L1XACT_Msk             /*!< Host LPM L1 transaction request Mask */
+#define USB_CNTR_L1RES_Pos              (5U)
+#define USB_CNTR_L1RES_Msk              (0x1UL << USB_CNTR_L1RES_Pos)   /*!< 0x00000020 */
+#define USB_CNTR_L1RES                  USB_CNTR_L1RES_Msk              /*!< LPM L1 Resume request/ Remote Wakeup Mask */
+#define USB_CNTR_L2RES_Pos              (4U)
+#define USB_CNTR_L2RES_Msk              (0x1UL << USB_CNTR_L2RES_Pos)   /*!< 0x00000010 */
+#define USB_CNTR_L2RES                  USB_CNTR_L2RES_Msk              /*!< L2 Remote Wakeup / Resume driver Mask */
+#define USB_CNTR_SUSPEN_Pos             (3U)
+#define USB_CNTR_SUSPEN_Msk             (0x1UL << USB_CNTR_SUSPEN_Pos)  /*!< 0x00000008 */
+#define USB_CNTR_SUSPEN                 USB_CNTR_SUSPEN_Msk             /*!< Suspend state enable Mask */
+#define USB_CNTR_SUSPRDY_Pos            (2U)
+#define USB_CNTR_SUSPRDY_Msk            (0x1UL << USB_CNTR_SUSPRDY_Pos) /*!< 0x00000004 */
+#define USB_CNTR_SUSPRDY                USB_CNTR_SUSPRDY_Msk            /*!< Suspend state effective Mask */
+#define USB_CNTR_PDWN_Pos               (1U)
+#define USB_CNTR_PDWN_Msk               (0x1UL << USB_CNTR_PDWN_Pos)    /*!< 0x00000002 */
+#define USB_CNTR_PDWN                   USB_CNTR_PDWN_Msk               /*!< Power DoWN Mask */
+#define USB_CNTR_USBRST_Pos             (0U)
+#define USB_CNTR_USBRST_Msk             (0x1UL << USB_CNTR_USBRST_Pos)  /*!< 0x00000001 */
+#define USB_CNTR_USBRST                 USB_CNTR_USBRST_Msk             /*!< USB Reset Mask */
+
+/******************  Bits definition for USB_DRD_ISTR register  *******************/
+#define USB_ISTR_IDN_Pos                (0U)
+#define USB_ISTR_IDN_Msk                (0xFUL << USB_ISTR_IDN_Pos)     /*!< 0x0000000F */
+#define USB_ISTR_IDN                    USB_ISTR_IDN_Msk                /*!< EndPoint IDentifier (read-only bit) Mask */
+#define USB_ISTR_DIR_Pos                (4U)
+#define USB_ISTR_DIR_Msk                (0x1UL << USB_ISTR_DIR_Pos)     /*!< 0x00000010 */
+#define USB_ISTR_DIR                    USB_ISTR_DIR_Msk                /*!< DIRection of transaction (read-only bit) Mask */
+#define USB_ISTR_L1REQ_Pos              (7U)
+#define USB_ISTR_L1REQ_Msk              (0x1UL << USB_ISTR_L1REQ_Pos)   /*!< 0x00000080 */
+#define USB_ISTR_L1REQ                  USB_ISTR_L1REQ_Msk              /*!< LPM L1 state request Mask */
+#define USB_ISTR_ESOF_Pos               (8U)
+#define USB_ISTR_ESOF_Msk               (0x1UL << USB_ISTR_ESOF_Pos)    /*!< 0x00000100 */
+#define USB_ISTR_ESOF                   USB_ISTR_ESOF_Msk               /*!< Expected Start Of Frame (clear-only bit) Mask */
+#define USB_ISTR_SOF_Pos                (9U)
+#define USB_ISTR_SOF_Msk                (0x1UL << USB_ISTR_SOF_Pos)     /*!< 0x00000200 */
+#define USB_ISTR_SOF                    USB_ISTR_SOF_Msk                /*!< Start Of Frame (clear-only bit) Mask */
+#define USB_ISTR_RESET_Pos              (10U)
+#define USB_ISTR_RESET_Msk              (0x1UL << USB_ISTR_RESET_Pos)   /*!< 0x00000400 */
+#define USB_ISTR_RESET                  USB_ISTR_RESET_Msk              /*!< RESET Mask */
+#define USB_ISTR_DCON_Pos               (10U)
+#define USB_ISTR_DCON_Msk               (0x1UL << USB_ISTR_DCON_Pos)    /*!< 0x00000400 */
+#define USB_ISTR_DCON                   USB_ISTR_DCON_Msk               /*!< HOST MODE-Device Connection or disconnection Mask */
+#define USB_ISTR_SUSP_Pos               (11U)
+#define USB_ISTR_SUSP_Msk               (0x1UL << USB_ISTR_SUSP_Pos)    /*!< 0x00000800 */
+#define USB_ISTR_SUSP                   USB_ISTR_SUSP_Msk               /*!< SUSPend (clear-only bit) Mask */
+#define USB_ISTR_WKUP_Pos               (12U)
+#define USB_ISTR_WKUP_Msk               (0x1UL << USB_ISTR_WKUP_Pos)    /*!< 0x00001000 */
+#define USB_ISTR_WKUP                   USB_ISTR_WKUP_Msk               /*!< WaKe UP (clear-only bit) Mask */
+#define USB_ISTR_ERR_Pos                (13U)
+#define USB_ISTR_ERR_Msk                (0x1UL << USB_ISTR_ERR_Pos)     /*!< 0x00002000 */
+#define USB_ISTR_ERR                    USB_ISTR_ERR_Msk                /*!< ERRor (clear-only bit) Mask */
+#define USB_ISTR_PMAOVR_Pos             (14U)
+#define USB_ISTR_PMAOVR_Msk             (0x1UL << USB_ISTR_PMAOVR_Pos)  /*!< 0x00004000 */
+#define USB_ISTR_PMAOVR                 USB_ISTR_PMAOVR_Msk             /*!< PMA OVeR/underrun (clear-only bit) Mask */
+#define USB_ISTR_CTR_Pos                (15U)
+#define USB_ISTR_CTR_Msk                (0x1UL << USB_ISTR_CTR_Pos)     /*!< 0x00008000 */
+#define USB_ISTR_CTR                    USB_ISTR_CTR_Msk                /*!< Correct TRansfer (clear-only bit) Mask */
+#define USB_ISTR_THR512_Pos             (16U)
+#define USB_ISTR_THR512_Msk             (0x1UL << USB_ISTR_THR512_Pos)  /*!< 0x00010000 */
+#define USB_ISTR_THR512                 USB_ISTR_THR512_Msk             /*!< 512byte threshold interrupt (used with isochrnous single buffer ) */
+#define USB_ISTR_DCON_STAT_Pos          (29U)
+#define USB_ISTR_DCON_STAT_Msk          (0x1UL << USB_ISTR_DCON_STAT_Pos)/*!< 0x20000000 */
+#define USB_ISTR_DCON_STAT              USB_ISTR_DCON_STAT_Msk           /*!< Device Connection status (connected/Disconnected) don't cause an interrupt */
+#define USB_ISTR_LS_DCONN_Pos           (30U)
+#define USB_ISTR_LS_DCONN_Msk           (0x1UL << USB_ISTR_LS_DCONN_Pos)/*!< 0x40000000 */
+#define USB_ISTR_LS_DCONN               USB_ISTR_LS_DCONN_Msk           /*!< LS_DCONN Mask */
+
+/******************  Bits definition for USB_DRD_FNR register  ********************/
+#define USB_FNR_FN_Pos                  (0U)
+#define USB_FNR_FN_Msk                  (0x7FFUL << USB_FNR_FN_Pos)     /*!< 0x000007FF */
+#define USB_FNR_FN                      USB_FNR_FN_Msk                  /*!< Frame Number Mask */
+#define USB_FNR_LSOF_Pos                (11U)
+#define USB_FNR_LSOF_Msk                (0x3UL << USB_FNR_LSOF_Pos)     /*!< 0x00001800 */
+#define USB_FNR_LSOF                    USB_FNR_LSOF_Msk                /*!< Lost SOF  Mask */
+#define USB_FNR_LCK_Pos                 (13U)
+#define USB_FNR_LCK_Msk                 (0x1UL << USB_FNR_LCK_Pos)      /*!< 0x00002000 */
+#define USB_FNR_LCK                     USB_FNR_LCK_Msk                 /*!< LoCKed Mask */
+#define USB_FNR_RXDM_Pos                (14U)
+#define USB_FNR_RXDM_Msk                (0x1UL << USB_FNR_RXDM_Pos)     /*!< 0x00004000 */
+#define USB_FNR_RXDM                    USB_FNR_RXDM_Msk                /*!< status of D- data line Mask */
+#define USB_FNR_RXDP_Pos                (15U)
+#define USB_FNR_RXDP_Msk                (0x1UL << USB_FNR_RXDP_Pos)     /*!< 0x00008000 */
+#define USB_FNR_RXDP                    USB_FNR_RXDP_Msk                /*!< status of D+ data line Mask */
+
+/******************  Bits definition for USB_DRD_DADDR register    ****************/
+#define USB_DADDR_ADD_Pos               (0U)
+#define USB_DADDR_ADD_Msk               (0x7FUL << USB_DADDR_ADD_Pos)   /*!< 0x0000007F */
+#define USB_DADDR_ADD                   USB_DADDR_ADD_Msk               /*!<  ADD[6:0] bits (Device Address)Mask */
+#define USB_DADDR_ADD0_Pos              (0U)
+#define USB_DADDR_ADD0_Msk              (0x1UL << USB_DADDR_ADD0_Pos)   /*!< 0x00000001 */
+#define USB_DADDR_ADD0                  USB_DADDR_ADD0_Msk              /*!< Bit 0 Mask */
+#define USB_DADDR_ADD1_Pos              (1U)
+#define USB_DADDR_ADD1_Msk              (0x1UL << USB_DADDR_ADD1_Pos)   /*!< 0x00000002 */
+#define USB_DADDR_ADD1                  USB_DADDR_ADD1_Msk              /*!< Bit 1 Mask */
+#define USB_DADDR_ADD2_Pos              (2U)
+#define USB_DADDR_ADD2_Msk              (0x1UL << USB_DADDR_ADD2_Pos)   /*!< 0x00000004 */
+#define USB_DADDR_ADD2                  USB_DADDR_ADD2_Msk              /*!< Bit 2 Mask */
+#define USB_DADDR_ADD3_Pos              (3U)
+#define USB_DADDR_ADD3_Msk              (0x1UL << USB_DADDR_ADD3_Pos)   /*!< 0x00000008 */
+#define USB_DADDR_ADD3                  USB_DADDR_ADD3_Msk              /*!< Bit 3 Mask */
+#define USB_DADDR_ADD4_Pos              (4U)
+#define USB_DADDR_ADD4_Msk              (0x1UL << USB_DADDR_ADD4_Pos)   /*!< 0x00000010 */
+#define USB_DADDR_ADD4                  USB_DADDR_ADD4_Msk              /*!< Bit 4 Mask */
+#define USB_DADDR_ADD5_Pos              (5U)
+#define USB_DADDR_ADD5_Msk              (0x1UL << USB_DADDR_ADD5_Pos)   /*!< 0x00000020 */
+#define USB_DADDR_ADD5                  USB_DADDR_ADD5_Msk              /*!< Bit 5 Mask */
+#define USB_DADDR_ADD6_Pos              (6U)
+#define USB_DADDR_ADD6_Msk              (0x1UL << USB_DADDR_ADD6_Pos)   /*!< 0x00000040 */
+#define USB_DADDR_ADD6                  USB_DADDR_ADD6_Msk              /*!< Bit 6 Mask */
+#define USB_DADDR_EF_Pos                (7U)
+#define USB_DADDR_EF_Msk                (0x1UL << USB_DADDR_EF_Pos)     /*!< 0x00000080 */
+#define USB_DADDR_EF                    USB_DADDR_EF_Msk                /*!< Enable Function Mask */
+
+/******************  Bit definition for USB_DRD_BTABLE register  ******************/
+#define USB_BTABLE_BTABLE_Pos          (3U)
+#define USB_BTABLE_BTABLE_Msk          (0xFFF8UL << USB_BTABLE_BTABLE_Pos)/*!< 0x00000000 */
+#define USB_BTABLE_BTABLE              USB_BTABLE_BTABLE_Msk              /*!< Buffer Table Mask */
+
+/*******************  Bit definition for LPMCSR register  *********************/
+#define USB_LPMCSR_LMPEN_Pos           (0U)
+#define USB_LPMCSR_LMPEN_Msk           (0x1UL << USB_LPMCSR_LMPEN_Pos)  /*!< 0x00000001 */
+#define USB_LPMCSR_LMPEN               USB_LPMCSR_LMPEN_Msk             /*!< LPM support enable Mask */
+#define USB_LPMCSR_LPMACK_Pos          (1U)
+#define USB_LPMCSR_LPMACK_Msk          (0x1UL << USB_LPMCSR_LPMACK_Pos) /*!< 0x00000002 */
+#define USB_LPMCSR_LPMACK              USB_LPMCSR_LPMACK_Msk            /*!< LPM Token acknowledge enable Mask */
+#define USB_LPMCSR_REMWAKE_Pos         (3U)
+#define USB_LPMCSR_REMWAKE_Msk         (0x1UL << USB_LPMCSR_REMWAKE_Pos)/*!< 0x00000008 */
+#define USB_LPMCSR_REMWAKE             USB_LPMCSR_REMWAKE_Msk           /*!< bRemoteWake value received with last ACKed LPM Token Mask */
+#define USB_LPMCSR_BESL_Pos            (4U)
+#define USB_LPMCSR_BESL_Msk            (0xFUL << USB_LPMCSR_BESL_Pos)   /*!< 0x000000F0 */
+#define USB_LPMCSR_BESL                USB_LPMCSR_BESL_Msk              /*!< BESL value received with last ACKed LPM Token Mask */
+
+/******************  Bits definition for USB_DRD_BCDR register  *******************/
+#define USB_BCDR_BCDEN_Pos             (0U)
+#define USB_BCDR_BCDEN_Msk             (0x1UL << USB_BCDR_BCDEN_Pos)    /*!< 0x00000001 */
+#define USB_BCDR_BCDEN                 USB_BCDR_BCDEN_Msk               /*!< Battery charging detector (BCD) enable Mask */
+#define USB_BCDR_DCDEN_Pos             (1U)
+#define USB_BCDR_DCDEN_Msk             (0x1UL << USB_BCDR_DCDEN_Pos)    /*!< 0x00000002 */
+#define USB_BCDR_DCDEN                 USB_BCDR_DCDEN_Msk               /*!< Data contact detection (DCD) mode enable Mask */
+#define USB_BCDR_PDEN_Pos              (2U)
+#define USB_BCDR_PDEN_Msk              (0x1UL << USB_BCDR_PDEN_Pos)     /*!< 0x00000004 */
+#define USB_BCDR_PDEN                  USB_BCDR_PDEN_Msk                /*!< Primary detection (PD) mode enable Mask */
+#define USB_BCDR_SDEN_Pos              (3U)
+#define USB_BCDR_SDEN_Msk              (0x1UL << USB_BCDR_SDEN_Pos)     /*!< 0x00000008 */
+#define USB_BCDR_SDEN                  USB_BCDR_SDEN_Msk                /*!< Secondary detection (SD) mode enable Mask */
+#define USB_BCDR_DCDET_Pos             (4U)
+#define USB_BCDR_DCDET_Msk             (0x1UL << USB_BCDR_DCDET_Pos)    /*!< 0x00000010 */
+#define USB_BCDR_DCDET                 USB_BCDR_DCDET_Msk               /*!< Data contact detection (DCD) status Mask */
+#define USB_BCDR_PDET_Pos              (5U)
+#define USB_BCDR_PDET_Msk              (0x1UL << USB_BCDR_PDET_Pos)     /*!< 0x00000020 */
+#define USB_BCDR_PDET                  USB_BCDR_PDET_Msk                /*!< Primary detection (PD) status Mask */
+#define USB_BCDR_SDET_Pos              (6U)
+#define USB_BCDR_SDET_Msk              (0x1UL << USB_BCDR_SDET_Pos)     /*!< 0x00000040 */
+#define USB_BCDR_SDET                  USB_BCDR_SDET_Msk                /*!< Secondary detection (SD) status Mask */
+#define USB_BCDR_PS2DET_Pos            (7U)
+#define USB_BCDR_PS2DET_Msk            (0x1UL << USB_BCDR_PS2DET_Pos)   /*!< 0x00000080 */
+#define USB_BCDR_PS2DET                USB_BCDR_PS2DET_Msk              /*!< PS2 port or proprietary charger detected Mask */
+#define USB_BCDR_DPPU_Pos              (15U)
+#define USB_BCDR_DPPU_Msk              (0x1UL << USB_BCDR_DPPU_Pos)     /*!< 0x00008000 */
+#define USB_BCDR_DPPU                  USB_BCDR_DPPU_Msk                /*!< DP Pull-up Enable Mask */
+#define USB_BCDR_DPPD_Pos              (15U)
+#define USB_BCDR_DPPD_Msk              (0x1UL << USB_BCDR_DPPD_Pos)     /*!< 0x00008000 */
+#define USB_BCDR_DPPD                  USB_BCDR_DPPD_Msk                /*!< DP Pull-Down Enable Mask */
+
+/******************  Bits definition for USB_DRD_CHEP register  *******************/
+#define USB_CHEP_ERRRX_Pos             (26U)
+#define USB_CHEP_ERRRX_Msk             (0x01UL << USB_CHEP_ERRRX_Pos)   /*!< 0x04000000 */
+#define USB_CHEP_ERRRX                 USB_CHEP_ERRRX_Msk               /*!< Receive error */
+#define USB_EP_ERRRX                   USB_CHEP_ERRRX_Msk               /*!< EP Receive error */
+#define USB_CH_ERRRX                   USB_CHEP_ERRRX_Msk               /*!< CH Receive error */
+#define USB_CHEP_ERRTX_Pos             (25U)
+#define USB_CHEP_ERRTX_Msk             (0x01UL << USB_CHEP_ERRTX_Pos)   /*!< 0x02000000 */
+#define USB_CHEP_ERRTX                 USB_CHEP_ERRTX_Msk               /*!< Transmit error */
+#define USB_EP_ERRTX                   USB_CHEP_ERRTX_Msk               /*!< EP Transmit error */
+#define USB_CH_ERRTX                   USB_CHEP_ERRTX_Msk               /*!< CH Transmit error */
+#define USB_CHEP_LSEP_Pos              (24U)
+#define USB_CHEP_LSEP_Msk              (0x01UL << USB_CHEP_LSEP_Pos)    /*!< 0x01000000 */
+#define USB_CHEP_LSEP                  USB_CHEP_LSEP_Msk                /*!< Low Speed Endpoint (host with Hub Only) */
+#define USB_CHEP_NAK_Pos               (23U)
+#define USB_CHEP_NAK_Msk               (0x01UL << USB_CHEP_NAK_Pos)     /*!< 0x00800000 */
+#define USB_CHEP_NAK                   USB_CHEP_NAK_Msk                 /*!< Previous NAK detected */
+#define USB_CHEP_DEVADDR_Pos           (16U)
+#define USB_CHEP_DEVADDR_Msk           (0x7FU << USB_CHEP_DEVADDR_Pos)  /*!< 0x7F000000 */
+#define USB_CHEP_DEVADDR               USB_CHEP_DEVADDR_Msk             /* Target Endpoint address*/
+#define USB_CHEP_VTRX_Pos              (15U)
+#define USB_CHEP_VTRX_Msk              (0x1UL << USB_CHEP_VTRX_Pos)     /*!< 0x00008000 */
+#define USB_CHEP_VTRX                  USB_CHEP_VTRX_Msk                /*!< USB valid transaction received Mask */
+#define USB_EP_VTRX                    USB_CHEP_VTRX_Msk                /*!< USB Endpoint valid transaction received Mask */
+#define USB_CH_VTRX                    USB_CHEP_VTRX_Msk                /*!< USB valid Channel transaction received Mask */
+#define USB_CHEP_DTOG_RX_Pos           (14U)
+#define USB_CHEP_DTOG_RX_Msk           (0x1UL << USB_CHEP_DTOG_RX_Pos)  /*!< 0x00004000 */
+#define USB_CHEP_DTOG_RX               USB_CHEP_DTOG_RX_Msk             /*!< Data Toggle, for reception transfers Mask */
+#define USB_EP_DTOG_RX                 USB_CHEP_DTOG_RX_Msk             /*!< EP Data Toggle, for reception transfers Mask */
+#define USB_CH_DTOG_RX                 USB_CHEP_DTOG_RX_Msk             /*!< CH Data Toggle, for reception transfers Mask */
+#define USB_CHEP_RX_STRX_Pos           (12U)
+#define USB_CHEP_RX_STRX_Msk           (0x3UL << USB_CHEP_RX_STRX_Pos)  /*!< 0x00003000 */
+#define USB_CHEP_RX_STRX               USB_CHEP_RX_STRX_Msk             /*!< Status bits, for reception transfers Mask */
+#define USB_EP_RX_STRX                 USB_CHEP_RX_STRX_Msk             /*!< Status bits, for EP reception transfers Mask */
+#define USB_CH_RX_STRX                 USB_CHEP_RX_STRX_Msk             /*!< Status bits, for CH reception transfers Mask */
+#define USB_CHEP_SETUP_Pos             (11U)
+#define USB_CHEP_SETUP_Msk             (0x1UL << USB_CHEP_SETUP_Pos)    /*!< 0x00000800 */
+#define USB_CHEP_SETUP                 USB_CHEP_SETUP_Msk               /*!< Setup transaction completed Mask */
+#define USB_EP_SETUP                   USB_CHEP_SETUP_Msk               /*!< EP Setup transaction completed Mask */
+#define USB_CH_SETUP                   USB_CHEP_SETUP_Msk               /*!< CH Setup transaction completed Mask */
+#define USB_CHEP_UTYPE_Pos             (9U)
+#define USB_CHEP_UTYPE_Msk             (0x3UL << USB_CHEP_UTYPE_Pos)    /*!< 0x00000600 */
+#define USB_CHEP_UTYPE                 USB_CHEP_UTYPE_Msk               /*!< USB type of transaction Mask */
+#define USB_EP_UTYPE                   USB_CHEP_UTYPE_Msk               /*!< USB type of EP transaction Mask */
+#define USB_CH_UTYPE                   USB_CHEP_UTYPE_Msk               /*!< USB type of CH transaction Mask */
+#define USB_CHEP_KIND_Pos              (8U)
+#define USB_CHEP_KIND_Msk              (0x1UL << USB_CHEP_KIND_Pos)     /*!< 0x00000100 */
+#define USB_CHEP_KIND                  USB_CHEP_KIND_Msk                /*!< EndPoint KIND Mask */
+#define USB_EP_KIND                    USB_CHEP_KIND_Msk                /*!< EndPoint KIND Mask */
+#define USB_CH_KIND                    USB_CHEP_KIND_Msk                /*!< Channel KIND Mask */
+#define USB_CHEP_VTTX_Pos              (7U)
+#define USB_CHEP_VTTX_Msk              (0x1UL << USB_CHEP_VTTX_Pos)     /*!< 0x00000080 */
+#define USB_CHEP_VTTX                  USB_CHEP_VTTX_Msk                /*!< Valid USB transaction transmitted Mask */
+#define USB_EP_VTTX                    USB_CHEP_VTTX_Msk                /*!< USB Endpoint valid transaction transmitted Mask */
+#define USB_CH_VTTX                    USB_CHEP_VTTX_Msk                /*!< USB valid Channel transaction transmitted Mask */
+#define USB_CHEP_DTOG_TX_Pos           (6U)
+#define USB_CHEP_DTOG_TX_Msk           (0x1UL << USB_CHEP_DTOG_TX_Pos)  /*!< 0x00000040 */
+#define USB_CHEP_DTOG_TX               USB_CHEP_DTOG_TX_Msk             /*!< Data Toggle, for transmission transfers Mask */
+#define USB_EP_DTOG_TX                 USB_CHEP_DTOG_TX_Msk             /*!< EP Data Toggle, for transmission transfers Mask */
+#define USB_CH_DTOG_TX                 USB_CHEP_DTOG_TX_Msk             /*!< CH Data Toggle, for transmission transfers Mask */
+#define USB_CHEP_TX_STTX_Pos           (4U)
+#define USB_CHEP_TX_STTX_Msk           (0x3UL << USB_CHEP_TX_STTX_Pos)  /*!< 0x00000030 */
+#define USB_CHEP_TX_STTX               USB_CHEP_TX_STTX_Msk             /*!< Status bits, for transmission transfers Mask */
+#define USB_EP_TX_STTX                 USB_CHEP_TX_STTX_Msk             /*!< Status bits, for EP transmission transfers Mask */
+#define USB_CH_TX_STTX                 USB_CHEP_TX_STTX_Msk             /*!< Status bits, for CH transmission transfers Mask */
+#define USB_CHEP_ADDR_Pos              (0U)
+#define USB_CHEP_ADDR_Msk              (0xFUL << USB_CHEP_ADDR_Pos)     /*!< 0x0000000F */
+#define USB_CHEP_ADDR                  USB_CHEP_ADDR_Msk                /*!< Endpoint address Mask */
+
+
+/* EndPoint Register MASK (no toggle fields) */
+#define USB_CHEP_REG_MASK                          (USB_CHEP_ERRRX | USB_CHEP_ERRTX | USB_CHEP_LSEP | \
+                                                    USB_CHEP_DEVADDR | USB_CHEP_VTRX | USB_CHEP_SETUP | \
+                                                    USB_CHEP_UTYPE | USB_CHEP_KIND | USB_CHEP_VTTX | USB_CHEP_ADDR) /* =8f8f */
+
+#define USB_CHEP_TX_DTOGMASK                       (USB_CHEP_TX_STTX | USB_CHEP_REG_MASK)
+#define USB_CHEP_RX_DTOGMASK                       (USB_CHEP_RX_STRX | USB_CHEP_REG_MASK)
+
+#define USB_CHEP_TX_DTOG1                          (0x00000010UL)           /*!< Channel/EndPoint TX Data Toggle bit1 */
+#define USB_CHEP_TX_DTOG2                          (0x00000020UL)           /*!< Channel/EndPoint TX Data Toggle bit2 */
+#define USB_CHEP_RX_DTOG1                          (0x00001000UL)           /*!< Channel/EndPoint RX Data Toggle bit1 */
+#define USB_CHEP_RX_DTOG2                          (0x00002000UL)           /*!< Channel/EndPoint RX Data Toggle bit1 */
+
+/*!< EP_TYPE[1:0] Channel/EndPoint TYPE */
+#define USB_EP_TYPE_MASK                           (0x00000600UL)           /*!< Channel/EndPoint TYPE Mask */
+#define USB_EP_BULK                                (0x00000000UL)           /*!< Channel/EndPoint BULK */
+#define USB_EP_CONTROL                             (0x00000200UL)           /*!< Channel/EndPoint CONTROL */
+#define USB_EP_ISOCHRONOUS                         (0x00000400UL)           /*!< Channel/EndPoint ISOCHRONOUS */
+#define USB_EP_INTERRUPT                           (0x00000600UL)           /*!< Channel/EndPoint INTERRUPT */
+
+#define USB_EP_T_MASK                              ((~USB_EP_UTYPE) & USB_CHEP_REG_MASK) /* =0x898F */
+#define USB_CH_T_MASK                              ((~USB_CH_UTYPE) & USB_CHEP_REG_MASK) /* =0x898F */
+
+#define USB_EP_KIND_MASK                           ((~USB_EP_KIND) & USB_CHEP_REG_MASK) /*!< EP_KIND EndPoint KIND */
+#define USB_CH_KIND_MASK                           ((~USB_CH_KIND) & USB_CHEP_REG_MASK) /*!< EP_KIND EndPoint KIND */
+
+/*!< STAT_TX[1:0] STATus for TX transfer */
+#define USB_EP_TX_DIS                              (0x00000000UL)           /*!< EndPoint TX Disabled */
+#define USB_EP_TX_STALL                            (0x00000010UL)           /*!< EndPoint TX STALLed */
+#define USB_EP_TX_NAK                              (0x00000020UL)           /*!< EndPoint TX NAKed */
+#define USB_EP_TX_VALID                            (0x00000030UL)           /*!< EndPoint TX VALID */
+
+#define USB_CH_TX_DIS                              (0x00000000UL)           /*!< Channel TX Disabled */
+#define USB_CH_TX_STALL                            (0x00000010UL)           /*!< Channel TX STALLed */
+#define USB_CH_TX_NAK                              (0x00000020UL)           /*!< Channel TX NAKed */
+#define USB_CH_TX_VALID                            (0x00000030UL)           /*!< Channel TX VALID */
+
+#define USB_EP_TX_ACK_SBUF                         (0x00000000UL)           /*!< ACK single buffer mode */
+#define USB_EP_TX_ACK_DBUF                         (0x00000030UL)           /*!< ACK Double buffer mode */
+
+#define USB_CH_TX_ACK_SBUF                         (0x00000000UL)           /*!< ACK single buffer mode */
+#define USB_CH_TX_ACK_DBUF                         (0x00000030UL)           /*!< ACK Double buffer mode */
+
+/*!< STAT_RX[1:0] STATus for RX transfer */
+#define USB_EP_RX_DIS                              (0x00000000UL)           /*!< EndPoint RX Disabled */
+#define USB_EP_RX_STALL                            (0x00001000UL)           /*!< EndPoint RX STALLed */
+#define USB_EP_RX_NAK                              (0x00002000UL)           /*!< EndPoint RX NAKed */
+#define USB_EP_RX_VALID                            (0x00003000UL)           /*!< EndPoint RX VALID */
+
+#define USB_EP_RX_ACK_SBUF                         (0x00000000UL)           /*!< ACK single buffer mode */
+#define USB_EP_RX_ACK_DBUF                         (0x00003000UL)           /*!< ACK Double buffer mode */
+
+
+
+#define USB_CH_RX_DIS                              (0x00000000UL)           /*!< EndPoint RX Disabled */
+#define USB_CH_RX_STALL                            (0x00001000UL)           /*!< EndPoint RX STALLed */
+#define USB_CH_RX_NAK                              (0x00002000UL)           /*!< Channel RX NAKed */
+#define USB_CH_RX_VALID                            (0x00003000UL)           /*!< Channel RX VALID */
+
+#define USB_CH_RX_ACK_SBUF                         (0x00000000UL)           /*!< ACK single buffer mode */
+#define USB_CH_RX_ACK_DBUF                         (0x00003000UL)           /*!< ACK Double buffer mode */
+
+/*! <used For Double Buffer Enable Disable */
+#define USB_CHEP_DB_MSK                            (0xFFFF0F0FUL)
+
+/*Buffer Descriptor Mask*/
+#define USB_PMA_TXBD_ADDMSK                        (0xFFFF0000UL)
+#define USB_PMA_TXBD_COUNTMSK                      (0x0000FFFFUL)
+#define USB_PMA_RXBD_ADDMSK                        (0xFFFF0000UL)
+#define USB_PMA_RXBD_COUNTMSK                      (0x0000FFFFUL)
+
+
+/** @addtogroup Exported_macros
+  * @{
+  */
+
+/******************************* ADC Instances ********************************/
+#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
+
+#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)
+
+
+/****************************** CEC Instances *********************************/
+#define IS_CEC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CEC)
+
+/******************************** COMP Instances ******************************/
+#define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \
+                                        ((INSTANCE) == COMP2) || \
+                                        ((INSTANCE) == COMP3))
+
+#define IS_COMP_COMMON_INSTANCE(COMMON_INSTANCE) (((COMMON_INSTANCE) == COMP12_COMMON) || \
+                                                  ((COMMON_INSTANCE) == COMP23_COMMON))
+
+/******************** COMP Instances with window mode capability **************/
+#define IS_COMP_WINDOWMODE_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \
+                                               ((INSTANCE) == COMP2) || \
+                                               ((INSTANCE) == COMP3))
+
+/******************************* CRC Instances ********************************/
+#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
+
+/******************************* DAC Instances ********************************/
+#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)
+
+/******************************** DMA Instances *******************************/
+#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \
+                                       ((INSTANCE) == DMA1_Channel2) || \
+                                       ((INSTANCE) == DMA1_Channel3) || \
+                                       ((INSTANCE) == DMA1_Channel4) || \
+                                       ((INSTANCE) == DMA1_Channel5) || \
+                                       ((INSTANCE) == DMA1_Channel6) || \
+                                       ((INSTANCE) == DMA1_Channel7) || \
+                                       ((INSTANCE) == DMA2_Channel1) || \
+                                       ((INSTANCE) == DMA2_Channel2) || \
+                                       ((INSTANCE) == DMA2_Channel3) || \
+                                       ((INSTANCE) == DMA2_Channel4) || \
+                                       ((INSTANCE) == DMA2_Channel5))
+
+/******************************** DMAMUX Instances ****************************/
+#define IS_DMAMUX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DMAMUX1)
+
+#define IS_DMAMUX_REQUEST_GEN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMAMUX1_RequestGenerator0) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator1) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator2) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator3))
+
+/******************************* GPIO Instances *******************************/
+#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                        ((INSTANCE) == GPIOB) || \
+                                        ((INSTANCE) == GPIOC) || \
+                                        ((INSTANCE) == GPIOD) || \
+                                        ((INSTANCE) == GPIOE) || \
+                                        ((INSTANCE) == GPIOF))
+/******************************* GPIO AF Instances ****************************/
+#define IS_GPIO_AF_INSTANCE(INSTANCE)   IS_GPIO_ALL_INSTANCE(INSTANCE)
+
+/**************************** GPIO Lock Instances *****************************/
+#define IS_GPIO_LOCK_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                         ((INSTANCE) == GPIOB) || \
+                                         ((INSTANCE) == GPIOC))
+
+/******************************** FDCAN Instances *******************************/
+#define IS_FDCAN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == FDCAN1) || \
+                                         ((INSTANCE) == FDCAN2))
+
+/******************************** I2C Instances *******************************/
+#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
+                                       ((INSTANCE) == I2C2) || \
+                                       ((INSTANCE) == I2C3))
+
+
+/****************************** RTC Instances *********************************/
+#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)
+
+/****************************** SMBUS Instances *******************************/
+#define IS_SMBUS_ALL_INSTANCE(INSTANCE)(((INSTANCE) == I2C1) || \
+                                        ((INSTANCE) == I2C2))
+
+/****************************** WAKEUP_FROMSTOP Instances *******************************/
+#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)(((INSTANCE) == I2C1) || \
+                                                  ((INSTANCE) == I2C2))
+
+/******************************** SPI Instances *******************************/
+#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
+                                       ((INSTANCE) == SPI2) || \
+                                       ((INSTANCE) == SPI3))
+
+
+/******************************** SPI Instances *******************************/
+#define IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
+                                       ((INSTANCE) == SPI2))
+
+/****************** LPTIM Instances : All supported instances *****************/
+#define IS_LPTIM_INSTANCE(INSTANCE)     (((INSTANCE) == LPTIM1) || \
+                                         ((INSTANCE) == LPTIM2))
+
+/****************** LPTIM Instances : All supported instances *****************/
+#define IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)
+
+/****************** TIM Instances : All supported instances *******************/
+#define IS_TIM_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM4)   || \
+                                         ((INSTANCE) == TIM6)   || \
+                                         ((INSTANCE) == TIM7)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 32 bits counter ****************/
+#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) ((INSTANCE) == TIM2)
+
+/****************** TIM Instances : supporting the break function *************/
+#define IS_TIM_BREAK_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \
+                                            ((INSTANCE) == TIM15)   || \
+                                            ((INSTANCE) == TIM16)   || \
+                                            ((INSTANCE) == TIM17))
+
+/************** TIM Instances : supporting Break source selection *************/
+#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                               ((INSTANCE) == TIM15)  || \
+                                               ((INSTANCE) == TIM16)  || \
+                                               ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 2 break inputs *****************/
+#define IS_TIM_BKIN2_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/************* TIM Instances : at least 1 capture/compare channel *************/
+#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM4)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : at least 2 capture/compare channels *************/
+#define IS_TIM_CC2_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM4)   || \
+                                         ((INSTANCE) == TIM15))
+
+/************ TIM Instances : at least 3 capture/compare channels *************/
+#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM4))
+
+/************ TIM Instances : at least 4 capture/compare channels *************/
+#define IS_TIM_CC4_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM4))
+
+/****************** TIM Instances : at least 5 capture/compare channels *******/
+#define IS_TIM_CC5_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : at least 6 capture/compare channels *******/
+#define IS_TIM_CC6_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.COMDE) *******/
+#define IS_TIM_CCDMA_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : DMA requests generation (TIMx_DIER.UDE) ***/
+#define IS_TIM_DMA_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM4)   || \
+                                            ((INSTANCE) == TIM6)   || \
+                                            ((INSTANCE) == TIM7)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.CCxDE) *******/
+#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM4)   || \
+                                            ((INSTANCE) == TIM14)  || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************** TIM Instances : DMA burst feature ***********************/
+#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM4)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************* TIM Instances : output(s) available **********************/
+#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
+    ((((INSTANCE) == TIM1) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4) ||          \
+      ((CHANNEL) == TIM_CHANNEL_5) ||          \
+      ((CHANNEL) == TIM_CHANNEL_6)))           \
+     ||                                        \
+     (((INSTANCE) == TIM2) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM3) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM4) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM14) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM15) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2)))           \
+     ||                                        \
+     (((INSTANCE) == TIM16) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM17) &&                 \
+      (((CHANNEL) == TIM_CHANNEL_1))))
+
+/****************** TIM Instances : supporting complementary output(s) ********/
+#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
+   ((((INSTANCE) == TIM1) &&                    \
+     (((CHANNEL) == TIM_CHANNEL_1) ||           \
+      ((CHANNEL) == TIM_CHANNEL_2) ||           \
+      ((CHANNEL) == TIM_CHANNEL_3)))            \
+    ||                                          \
+    (((INSTANCE) == TIM15) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1))              \
+    ||                                          \
+    (((INSTANCE) == TIM16) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1))              \
+    ||                                          \
+    (((INSTANCE) == TIM17) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1)))
+
+/****************** TIM Instances : supporting clock division *****************/
+#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)    || \
+                                                    ((INSTANCE) == TIM2)    || \
+                                                    ((INSTANCE) == TIM3)    || \
+                                                    ((INSTANCE) == TIM4)    || \
+                                                    ((INSTANCE) == TIM14)   || \
+                                                    ((INSTANCE) == TIM15)   || \
+                                                    ((INSTANCE) == TIM16)   || \
+                                                    ((INSTANCE) == TIM17))
+
+/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM4))
+
+/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM4))
+
+/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/
+#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM4) || \
+                                                        ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/
+#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM4) || \
+                                                        ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting combined 3-phase PWM mode ******/
+#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : supporting commutation event generation ***/
+#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                     ((INSTANCE) == TIM15)  || \
+                                                     ((INSTANCE) == TIM16)  || \
+                                                     ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting counting mode selection ********/
+#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM4))
+
+/****************** TIM Instances : supporting encoder interface **************/
+#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                      ((INSTANCE) == TIM2)  || \
+                                                      ((INSTANCE) == TIM3)  || \
+                                                      ((INSTANCE) == TIM4))
+
+/****************** TIM Instances : supporting Hall sensor interface **********/
+#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                         ((INSTANCE) == TIM2)   || \
+                                                         ((INSTANCE) == TIM3)   || \
+                                                         ((INSTANCE) == TIM4))
+
+/**************** TIM Instances : external trigger input available ************/
+#define IS_TIM_ETR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM4))
+
+/************* TIM Instances : supporting ETR source selection ***************/
+#define IS_TIM_ETRSEL_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                             ((INSTANCE) == TIM2)  || \
+                                             ((INSTANCE) == TIM3)  || \
+                                             ((INSTANCE) == TIM4))
+
+/****** TIM Instances : Master mode available (TIMx_CR2.MMS available )********/
+#define IS_TIM_MASTER_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM4)  || \
+                                            ((INSTANCE) == TIM6)  || \
+                                            ((INSTANCE) == TIM7)  || \
+                                            ((INSTANCE) == TIM15))
+
+/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
+#define IS_TIM_SLAVE_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM4)  || \
+                                            ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting OCxREF clear *******************/
+#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \
+                                                       ((INSTANCE) == TIM2) || \
+                                                       ((INSTANCE) == TIM3) || \
+                                                       ((INSTANCE) == TIM4))
+
+/****************** TIM Instances : supporting bitfield OCCS in SMCR register *******************/
+#define IS_TIM_OCCS_INSTANCE(INSTANCE)                (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM2)  || \
+                                                       ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : remapping capability **********************/
+#define IS_TIM_REMAP_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM4))
+
+/****************** TIM Instances : supporting repetition counter *************/
+#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM15) || \
+                                                       ((INSTANCE) == TIM16) || \
+                                                       ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/
+#define IS_TIM_TRGO2_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************* TIM Instances : Timer input XOR function *****************/
+#define IS_TIM_XOR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM4)   || \
+                                            ((INSTANCE) == TIM15))
+
+/******************* TIM Instances : Timer input selection ********************/
+#define IS_TIM_TISEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM4)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : Advanced timers  ********************************/
+#define IS_TIM_ADVANCED_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************** UART Instances : Asynchronous mode **********************/
+#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                    ((INSTANCE) == USART2) || \
+                                    ((INSTANCE) == USART3) || \
+                                    ((INSTANCE) == USART4) || \
+                                    ((INSTANCE) == USART5) || \
+                                    ((INSTANCE) == USART6))
+
+
+/******************** USART Instances : Synchronous mode **********************/
+#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                     ((INSTANCE) == USART2) || \
+                                     ((INSTANCE) == USART3) || \
+                                     ((INSTANCE) == USART4) || \
+                                     ((INSTANCE) == USART5) || \
+                                     ((INSTANCE) == USART6))
+
+/****************** UART Instances : Hardware Flow control ********************/
+#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                           ((INSTANCE) == USART2) || \
+                                           ((INSTANCE) == USART3) || \
+                                           ((INSTANCE) == USART4) || \
+                                           ((INSTANCE) == USART5) || \
+                                           ((INSTANCE) == USART6) || \
+                                           ((INSTANCE) == LPUART1)|| \
+                                           ((INSTANCE) == LPUART2))
+
+
+/********************* USART Instances : Smard card mode ***********************/
+#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                         ((INSTANCE) == USART2) || \
+                                         ((INSTANCE) == USART3))
+/****************** UART Instances : Auto Baud Rate detection ****************/
+#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                                            ((INSTANCE) == USART2) || \
+                                                            ((INSTANCE) == USART3))
+
+/******************** UART Instances : Half-Duplex mode **********************/
+#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                 ((INSTANCE) == USART2) || \
+                                                 ((INSTANCE) == USART3) || \
+                                                 ((INSTANCE) == USART4) || \
+                                                 ((INSTANCE) == USART5) || \
+                                                 ((INSTANCE) == USART6) || \
+                                                 ((INSTANCE) == LPUART1)|| \
+                                                 ((INSTANCE) == LPUART2))
+
+/******************** UART Instances : LIN mode **********************/
+#define IS_UART_LIN_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                          ((INSTANCE) == USART2) || \
+                                          ((INSTANCE) == USART3))
+/******************** UART Instances : Wake-up from Stop mode **********************/
+#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                      ((INSTANCE) == USART2) || \
+                                                      ((INSTANCE) == USART3) || \
+                                                      ((INSTANCE) == LPUART1) || \
+                                                      ((INSTANCE) == LPUART2))
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                    ((INSTANCE) == USART2) || \
+                                                    ((INSTANCE) == USART3) || \
+                                                    ((INSTANCE) == USART4) || \
+                                                    ((INSTANCE) == USART5) || \
+                                                    ((INSTANCE) == USART6) || \
+                                                    ((INSTANCE) == LPUART1)|| \
+                                                    ((INSTANCE) == LPUART2))
+
+/****************** UART Instances : SPI Slave selection mode ***************/
+#define IS_UART_SPI_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                              ((INSTANCE) == USART2) || \
+                                              ((INSTANCE) == USART3) || \
+                                              ((INSTANCE) == USART4) || \
+                                              ((INSTANCE) == USART5) || \
+                                              ((INSTANCE) == USART6))
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_FIFO_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \
+                                             ((INSTANCE) == USART2) || \
+                                             ((INSTANCE) == USART3) || \
+                                             ((INSTANCE) == LPUART1) || \
+                                             ((INSTANCE) == LPUART2))
+
+/*********************** UART Instances : IRDA mode ***************************/
+#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                    ((INSTANCE) == USART2) || \
+                                    ((INSTANCE) == USART3))
+
+/******************** LPUART Instance *****************************************/
+#define IS_LPUART_INSTANCE(INSTANCE) (((INSTANCE) == LPUART1) || \
+                                      ((INSTANCE) == LPUART2))
+
+/****************************** IWDG Instances ********************************/
+#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)
+
+/****************************** WWDG Instances ********************************/
+#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)
+
+/****************************** UCPD Instances ********************************/
+#define IS_UCPD_ALL_INSTANCE(INSTANCE)  (((INSTANCE) == UCPD1) || \
+                                         ((INSTANCE) == UCPD2))
+
+/****************************** USB Instances ********************************/
+#define IS_USB_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB_DRD_FS)
+
+/*********************** USB OTG PCD Instances ********************************/
+#define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_DRD_FS))
+
+/*********************** USB OTG HCD Instances ********************************/
+#define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_DRD_FS))
+
+/**
+  * @}
+  */
+
+ /**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* STM32G0B1xx_H */
+
+/**
+  * @}
+  */
+
+  /**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0c1xx.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0c1xx.h
new file mode 100644
index 0000000..b3ffee0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0c1xx.h
@@ -0,0 +1,11478 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0c1xx.h
+  * @author  MCD Application Team
+  * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer Header File.
+  *          This file contains all the peripheral register's definitions, bits
+  *          definitions and memory mapping for stm32g0c1xx devices.
+  *
+  *          This file contains:
+  *           - Data structures and the address mapping for all peripherals
+  *           - Peripheral's registers declarations and bits definition
+  *           - Macros to access peripheral's registers hardware
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+/** @addtogroup CMSIS_Device
+  * @{
+  */
+
+/** @addtogroup stm32g0c1xx
+  * @{
+  */
+
+#ifndef STM32G0C1xx_H
+#define STM32G0C1xx_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif /* __cplusplus */
+
+/** @addtogroup Configuration_section_for_CMSIS
+  * @{
+  */
+
+/**
+  * @brief Configuration of the Cortex-M0+ Processor and Core Peripherals
+   */
+#define __CM0PLUS_REV             0U /*!< Core Revision r0p0                            */
+#define __MPU_PRESENT             1U /*!< STM32G0xx  provides an MPU                    */
+#define __VTOR_PRESENT            1U /*!< Vector  Table  Register supported             */
+#define __NVIC_PRIO_BITS          2U /*!< STM32G0xx uses 2 Bits for the Priority Levels */
+#define __Vendor_SysTickConfig    0U /*!< Set to 1 if different SysTick Config is used  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_interrupt_number_definition
+  * @{
+  */
+
+/**
+ * @brief stm32g0c1xx Interrupt Number Definition, according to the selected device
+ *        in @ref Library_configuration_section
+ */
+
+/*!< Interrupt Number Definition */
+typedef enum
+{
+/******  Cortex-M0+ Processor Exceptions Numbers ***************************************************************/
+  NonMaskableInt_IRQn         = -14,    /*!< 2 Non Maskable Interrupt                                          */
+  HardFault_IRQn              = -13,    /*!< 3 Cortex-M Hard Fault Interrupt                                   */
+  SVC_IRQn                    = -5,     /*!< 11 Cortex-M SV Call Interrupt                                     */
+  PendSV_IRQn                 = -2,     /*!< 14 Cortex-M Pend SV Interrupt                                     */
+  SysTick_IRQn                = -1,     /*!< 15 Cortex-M System Tick Interrupt                                 */
+/******  STM32G0xxxx specific Interrupt Numbers ****************************************************************/
+  WWDG_IRQn                   = 0,      /*!< Window WatchDog Interrupt                                         */
+  PVD_VDDIO2_IRQn             = 1,      /*!< PVD through EXTI line 16, PVM (monit. VDDIO2) through EXTI line 34*/
+  RTC_TAMP_IRQn               = 2,      /*!< RTC interrupt through the EXTI line 19 & 21                       */
+  FLASH_IRQn                  = 3,      /*!< FLASH global Interrupt                                            */
+  RCC_CRS_IRQn                = 4,      /*!< RCC and CRS global Interrupt                                      */
+  EXTI0_1_IRQn                = 5,      /*!< EXTI 0 and 1 Interrupts                                           */
+  EXTI2_3_IRQn                = 6,      /*!< EXTI Line 2 and 3 Interrupts                                      */
+  EXTI4_15_IRQn               = 7,      /*!< EXTI Line 4 to 15 Interrupts                                      */
+  USB_UCPD1_2_IRQn            = 8,      /*!< USB, UCPD1 and UCPD2 global Interrupt                             */
+  DMA1_Channel1_IRQn          = 9,      /*!< DMA1 Channel 1 Interrupt                                          */
+  DMA1_Channel2_3_IRQn        = 10,     /*!< DMA1 Channel 2 and Channel 3 Interrupts                           */
+  DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn = 11, /*!< DMA1 Ch4 to Ch7, DMA2 Ch1 to Ch5 and DMAMUX1 Overrun Interrupts */
+  ADC1_COMP_IRQn              = 12,     /*!< ADC1, COMP1,COMP2, COMP3 Interrupts (combined with EXTI 17 & 18)  */
+  TIM1_BRK_UP_TRG_COM_IRQn    = 13,     /*!< TIM1 Break, Update, Trigger and Commutation Interrupts            */
+  TIM1_CC_IRQn                = 14,     /*!< TIM1 Capture Compare Interrupt                                    */
+  TIM2_IRQn                   = 15,     /*!< TIM2 Interrupt                                                    */
+  TIM3_TIM4_IRQn              = 16,     /*!< TIM3, TIM4 global Interrupt                                       */
+  TIM6_DAC_LPTIM1_IRQn        = 17,     /*!< TIM6, DAC and LPTIM1 global Interrupts                            */
+  TIM7_LPTIM2_IRQn            = 18,     /*!< TIM7 and LPTIM2 global Interrupt                                  */
+  TIM14_IRQn                  = 19,     /*!< TIM14 global Interrupt                                            */
+  TIM15_IRQn                  = 20,     /*!< TIM15 global Interrupt                                            */
+  TIM16_FDCAN_IT0_IRQn        = 21,     /*!< TIM16, FDCAN1_IT0 and FDCAN2_IT0 Interrupt                        */
+  TIM17_FDCAN_IT1_IRQn        = 22,     /*!< TIM17, FDCAN1_IT1 and FDCAN2_IT1 Interrupt                        */
+  I2C1_IRQn                   = 23,     /*!< I2C1 Interrupt  (combined with EXTI 23)                           */
+  I2C2_3_IRQn                 = 24,     /*!< I2C2, I2C3 Interrupt (combined with EXTI 24 and EXTI 22)          */
+  SPI1_IRQn                   = 25,     /*!< SPI1/I2S1 Interrupt                                               */
+  SPI2_3_IRQn                 = 26,     /*!< SPI2/I2S2, SPI3/I2S3 Interrupt                                    */
+  USART1_IRQn                 = 27,     /*!< USART1 Interrupt                                                  */
+  USART2_LPUART2_IRQn         = 28,     /*!< USART2 + LPUART2 Interrupt                                        */
+  USART3_4_5_6_LPUART1_IRQn   = 29,     /*!< USART3, USART4, USART5, USART6, LPUART1 globlal Interrupts (combined with EXTI 28) */
+  CEC_IRQn                    = 30,     /*!< CEC Interrupt(combined with EXTI 27)                               */
+  AES_RNG_IRQn                = 31,     /*!< AES & RNG Interrupt                                                */
+} IRQn_Type;
+
+/**
+  * @}
+  */
+
+#include "core_cm0plus.h"               /* Cortex-M0+ processor and core peripherals */
+#include "system_stm32g0xx.h"
+#include <stdint.h>
+
+/** @addtogroup Peripheral_registers_structures
+  * @{
+  */
+
+/**
+  * @brief Analog to Digital Converter
+  */
+typedef struct
+{
+  __IO uint32_t ISR;          /*!< ADC interrupt and status register,             Address offset: 0x00 */
+  __IO uint32_t IER;          /*!< ADC interrupt enable register,                 Address offset: 0x04 */
+  __IO uint32_t CR;           /*!< ADC control register,                          Address offset: 0x08 */
+  __IO uint32_t CFGR1;        /*!< ADC configuration register 1,                  Address offset: 0x0C */
+  __IO uint32_t CFGR2;        /*!< ADC configuration register 2,                  Address offset: 0x10 */
+  __IO uint32_t SMPR;         /*!< ADC sampling time register,                    Address offset: 0x14 */
+       uint32_t RESERVED1;    /*!< Reserved,                                                      0x18 */
+       uint32_t RESERVED2;    /*!< Reserved,                                                      0x1C */
+  __IO uint32_t TR1;          /*!< ADC analog watchdog 1 threshold register,      Address offset: 0x20 */
+  __IO uint32_t TR2;          /*!< ADC analog watchdog 2 threshold register,      Address offset: 0x24 */
+  __IO uint32_t CHSELR;       /*!< ADC group regular sequencer register,          Address offset: 0x28 */
+  __IO uint32_t TR3;          /*!< ADC analog watchdog 3 threshold register,      Address offset: 0x2C */
+       uint32_t RESERVED3[4]; /*!< Reserved,                                               0x30 - 0x3C */
+  __IO uint32_t DR;           /*!< ADC group regular data register,               Address offset: 0x40 */
+       uint32_t RESERVED4[23];/*!< Reserved,                                               0x44 - 0x9C */
+  __IO uint32_t AWD2CR;       /*!< ADC analog watchdog 2 configuration register,  Address offset: 0xA0 */
+  __IO uint32_t AWD3CR;       /*!< ADC analog watchdog 3 configuration register,  Address offset: 0xA4 */
+       uint32_t RESERVED5[3]; /*!< Reserved,                                               0xA8 - 0xB0 */
+  __IO uint32_t CALFACT;      /*!< ADC Calibration factor register,               Address offset: 0xB4 */
+} ADC_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t CCR;          /*!< ADC common configuration register,             Address offset: ADC1 base address + 0x308 */
+} ADC_Common_TypeDef;
+
+/**
+  * @brief FD Controller Area Network
+  */
+
+typedef struct
+{
+  __IO uint32_t CREL;         /*!< FDCAN Core Release register,                                     Address offset: 0x000 */
+  __IO uint32_t ENDN;         /*!< FDCAN Endian register,                                           Address offset: 0x004 */
+       uint32_t RESERVED1;    /*!< Reserved,                                                                        0x008 */
+  __IO uint32_t DBTP;         /*!< FDCAN Data Bit Timing & Prescaler register,                      Address offset: 0x00C */
+  __IO uint32_t TEST;         /*!< FDCAN Test register,                                             Address offset: 0x010 */
+  __IO uint32_t RWD;          /*!< FDCAN RAM Watchdog register,                                     Address offset: 0x014 */
+  __IO uint32_t CCCR;         /*!< FDCAN CC Control register,                                       Address offset: 0x018 */
+  __IO uint32_t NBTP;         /*!< FDCAN Nominal Bit Timing & Prescaler register,                   Address offset: 0x01C */
+  __IO uint32_t TSCC;         /*!< FDCAN Timestamp Counter Configuration register,                  Address offset: 0x020 */
+  __IO uint32_t TSCV;         /*!< FDCAN Timestamp Counter Value register,                          Address offset: 0x024 */
+  __IO uint32_t TOCC;         /*!< FDCAN Timeout Counter Configuration register,                    Address offset: 0x028 */
+  __IO uint32_t TOCV;         /*!< FDCAN Timeout Counter Value register,                            Address offset: 0x02C */
+       uint32_t RESERVED2[4]; /*!< Reserved,                                                                0x030 - 0x03C */
+  __IO uint32_t ECR;          /*!< FDCAN Error Counter register,                                    Address offset: 0x040 */
+  __IO uint32_t PSR;          /*!< FDCAN Protocol Status register,                                  Address offset: 0x044 */
+  __IO uint32_t TDCR;         /*!< FDCAN Transmitter Delay Compensation register,                   Address offset: 0x048 */
+       uint32_t RESERVED3;    /*!< Reserved,                                                                        0x04C */
+  __IO uint32_t IR;           /*!< FDCAN Interrupt register,                                        Address offset: 0x050 */
+  __IO uint32_t IE;           /*!< FDCAN Interrupt Enable register,                                 Address offset: 0x054 */
+  __IO uint32_t ILS;          /*!< FDCAN Interrupt Line Select register,                            Address offset: 0x058 */
+  __IO uint32_t ILE;          /*!< FDCAN Interrupt Line Enable register,                            Address offset: 0x05C */
+       uint32_t RESERVED4[8]; /*!< Reserved,                                                                0x060 - 0x07C */
+  __IO uint32_t RXGFC;        /*!< FDCAN Global Filter Configuration register,                      Address offset: 0x080 */
+  __IO uint32_t XIDAM;        /*!< FDCAN Extended ID AND Mask register,                             Address offset: 0x084 */
+  __IO uint32_t HPMS;         /*!< FDCAN High Priority Message Status register,                     Address offset: 0x088 */
+       uint32_t RESERVED5;    /*!< Reserved,                                                                        0x08C */
+  __IO uint32_t RXF0S;        /*!< FDCAN Rx FIFO 0 Status register,                                 Address offset: 0x090 */
+  __IO uint32_t RXF0A;        /*!< FDCAN Rx FIFO 0 Acknowledge register,                            Address offset: 0x094 */
+  __IO uint32_t RXF1S;        /*!< FDCAN Rx FIFO 1 Status register,                                 Address offset: 0x098 */
+  __IO uint32_t RXF1A;        /*!< FDCAN Rx FIFO 1 Acknowledge register,                            Address offset: 0x09C */
+       uint32_t RESERVED6[8]; /*!< Reserved,                                                                0x0A0 - 0x0BC */
+  __IO uint32_t TXBC;         /*!< FDCAN Tx Buffer Configuration register,                          Address offset: 0x0C0 */
+  __IO uint32_t TXFQS;        /*!< FDCAN Tx FIFO/Queue Status register,                             Address offset: 0x0C4 */
+  __IO uint32_t TXBRP;        /*!< FDCAN Tx Buffer Request Pending register,                        Address offset: 0x0C8 */
+  __IO uint32_t TXBAR;        /*!< FDCAN Tx Buffer Add Request register,                            Address offset: 0x0CC */
+  __IO uint32_t TXBCR;        /*!< FDCAN Tx Buffer Cancellation Request register,                   Address offset: 0x0D0 */
+  __IO uint32_t TXBTO;        /*!< FDCAN Tx Buffer Transmission Occurred register,                  Address offset: 0x0D4 */
+  __IO uint32_t TXBCF;        /*!< FDCAN Tx Buffer Cancellation Finished register,                  Address offset: 0x0D8 */
+  __IO uint32_t TXBTIE;       /*!< FDCAN Tx Buffer Transmission Interrupt Enable register,          Address offset: 0x0DC */
+  __IO uint32_t TXBCIE;       /*!< FDCAN Tx Buffer Cancellation Finished Interrupt Enable register, Address offset: 0x0E0 */
+  __IO uint32_t TXEFS;        /*!< FDCAN Tx Event FIFO Status register,                             Address offset: 0x0E4 */
+  __IO uint32_t TXEFA;        /*!< FDCAN Tx Event FIFO Acknowledge register,                        Address offset: 0x0E8 */
+} FDCAN_GlobalTypeDef;
+
+/**
+  * @brief FD Controller Area Network Configuration
+  */
+
+typedef struct
+{
+  __IO uint32_t CKDIV;        /*!< FDCAN clock divider register,                            Address offset: 0x100 + 0x000 */
+} FDCAN_Config_TypeDef;
+
+/**
+  * @brief HDMI-CEC
+  */
+typedef struct
+{
+  __IO uint32_t CR;           /*!< CEC control register,                                       Address offset:0x00 */
+  __IO uint32_t CFGR;         /*!< CEC configuration register,                                 Address offset:0x04 */
+  __IO uint32_t TXDR;         /*!< CEC Tx data register ,                                      Address offset:0x08 */
+  __IO uint32_t RXDR;         /*!< CEC Rx Data Register,                                       Address offset:0x0C */
+  __IO uint32_t ISR;          /*!< CEC Interrupt and Status Register,                          Address offset:0x10 */
+  __IO uint32_t IER;          /*!< CEC interrupt enable register,                              Address offset:0x14 */
+}CEC_TypeDef;
+
+/**
+  * @brief Comparator
+  */
+typedef struct
+{
+  __IO uint32_t CSR;         /*!< COMP control and status register,                                                 Address offset: 0x00 */
+} COMP_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t CSR_ODD;    /*!< COMP control and status register located in register of comparator instance odd (exception for STM32G0 devices featuring ADC3 instance: in common group of COMP2 and COMP3, instances odd and even are inverted), used for bits common to several COMP instances, Address offset: 0x00 */
+  __IO uint32_t CSR_EVEN;   /*!< COMP control and status register located in register of comparator instance even (exception for STM32G0 devices featuring ADC3 instance: in common group of COMP2 and COMP3, instances odd and even are inverted), used for bits common to several COMP instances, Address offset: 0x04 */
+} COMP_Common_TypeDef;
+
+/**
+  * @brief CRC calculation unit
+  */
+typedef struct
+{
+  __IO uint32_t DR;             /*!< CRC Data register,                         Address offset: 0x00 */
+  __IO uint32_t IDR;            /*!< CRC Independent data register,             Address offset: 0x04 */
+  __IO uint32_t CR;             /*!< CRC Control register,                      Address offset: 0x08 */
+       uint32_t RESERVED1;      /*!< Reserved,                                                  0x0C */
+  __IO uint32_t INIT;           /*!< Initial CRC value register,                Address offset: 0x10 */
+  __IO uint32_t POL;            /*!< CRC polynomial register,                   Address offset: 0x14 */
+} CRC_TypeDef;
+
+/**
+  * @brief Clock Recovery System
+  */
+typedef struct
+{
+__IO uint32_t CR;            /*!< CRS ccontrol register,              Address offset: 0x00 */
+__IO uint32_t CFGR;          /*!< CRS configuration register,         Address offset: 0x04 */
+__IO uint32_t ISR;           /*!< CRS interrupt and status register,  Address offset: 0x08 */
+__IO uint32_t ICR;           /*!< CRS interrupt flag clear register,  Address offset: 0x0C */
+} CRS_TypeDef;
+/**
+  * @brief Digital to Analog Converter
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< DAC control register,                                    Address offset: 0x00 */
+  __IO uint32_t SWTRIGR;     /*!< DAC software trigger register,                           Address offset: 0x04 */
+  __IO uint32_t DHR12R1;     /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
+  __IO uint32_t DHR12L1;     /*!< DAC channel1 12-bit left aligned data holding register,  Address offset: 0x0C */
+  __IO uint32_t DHR8R1;      /*!< DAC channel1 8-bit right aligned data holding register,  Address offset: 0x10 */
+  __IO uint32_t DHR12R2;     /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */
+  __IO uint32_t DHR12L2;     /*!< DAC channel2 12-bit left aligned data holding register,  Address offset: 0x18 */
+  __IO uint32_t DHR8R2;      /*!< DAC channel2 8-bit right-aligned data holding register,  Address offset: 0x1C */
+  __IO uint32_t DHR12RD;     /*!< Dual DAC 12-bit right-aligned data holding register,     Address offset: 0x20 */
+  __IO uint32_t DHR12LD;     /*!< DUAL DAC 12-bit left aligned data holding register,      Address offset: 0x24 */
+  __IO uint32_t DHR8RD;      /*!< DUAL DAC 8-bit right aligned data holding register,      Address offset: 0x28 */
+  __IO uint32_t DOR1;        /*!< DAC channel1 data output register,                       Address offset: 0x2C */
+  __IO uint32_t DOR2;        /*!< DAC channel2 data output register,                       Address offset: 0x30 */
+  __IO uint32_t SR;          /*!< DAC status register,                                     Address offset: 0x34 */
+  __IO uint32_t CCR;         /*!< DAC calibration control register,                        Address offset: 0x38 */
+  __IO uint32_t MCR;         /*!< DAC mode control register,                               Address offset: 0x3C */
+  __IO uint32_t SHSR1;       /*!< DAC Sample and Hold sample time register 1,              Address offset: 0x40 */
+  __IO uint32_t SHSR2;       /*!< DAC Sample and Hold sample time register 2,              Address offset: 0x44 */
+  __IO uint32_t SHHR;        /*!< DAC Sample and Hold hold time register,                  Address offset: 0x48 */
+  __IO uint32_t SHRR;        /*!< DAC Sample and Hold refresh time register,               Address offset: 0x4C */
+} DAC_TypeDef;
+
+/**
+  * @brief Debug MCU
+  */
+typedef struct
+{
+  __IO uint32_t IDCODE;      /*!< MCU device ID code,              Address offset: 0x00 */
+  __IO uint32_t CR;          /*!< Debug configuration register,    Address offset: 0x04 */
+  __IO uint32_t APBFZ1;      /*!< Debug APB freeze register 1,     Address offset: 0x08 */
+  __IO uint32_t APBFZ2;      /*!< Debug APB freeze register 2,     Address offset: 0x0C */
+} DBG_TypeDef;
+
+/**
+  * @brief DMA Controller
+  */
+typedef struct
+{
+  __IO uint32_t CCR;         /*!< DMA channel x configuration register        */
+  __IO uint32_t CNDTR;       /*!< DMA channel x number of data register       */
+  __IO uint32_t CPAR;        /*!< DMA channel x peripheral address register   */
+  __IO uint32_t CMAR;        /*!< DMA channel x memory address register       */
+} DMA_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t ISR;         /*!< DMA interrupt status register,                 Address offset: 0x00 */
+  __IO uint32_t IFCR;        /*!< DMA interrupt flag clear register,             Address offset: 0x04 */
+} DMA_TypeDef;
+
+/**
+  * @brief DMA Multiplexer
+  */
+typedef struct
+{
+  __IO uint32_t   CCR;       /*!< DMA Multiplexer Channel x Control Register    Address offset: 0x0004 * (channel x) */
+}DMAMUX_Channel_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   CSR;       /*!< DMA Channel Status Register                    Address offset: 0x0080   */
+  __IO uint32_t   CFR;       /*!< DMA Channel Clear Flag Register                Address offset: 0x0084   */
+}DMAMUX_ChannelStatus_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGCR;        /*!< DMA Request Generator x Control Register     Address offset: 0x0100 + 0x0004 * (Req Gen x) */
+}DMAMUX_RequestGen_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t   RGSR;        /*!< DMA Request Generator Status Register        Address offset: 0x0140   */
+  __IO uint32_t   RGCFR;       /*!< DMA Request Generator Clear Flag Register    Address offset: 0x0144   */
+}DMAMUX_RequestGenStatus_TypeDef;
+
+/**
+  * @brief Asynch Interrupt/Event Controller (EXTI)
+  */
+typedef struct
+{
+  __IO uint32_t RTSR1;          /*!< EXTI Rising Trigger Selection Register 1,        Address offset:   0x00 */
+  __IO uint32_t FTSR1;          /*!< EXTI Falling Trigger Selection Register 1,       Address offset:   0x04 */
+  __IO uint32_t SWIER1;         /*!< EXTI Software Interrupt event Register 1,        Address offset:   0x08 */
+  __IO uint32_t RPR1;           /*!< EXTI Rising Pending Register 1,                  Address offset:   0x0C */
+  __IO uint32_t FPR1;           /*!< EXTI Falling Pending Register 1,                 Address offset:   0x10 */
+       uint32_t RESERVED1[3];   /*!< Reserved 1,                                                0x14 -- 0x1C */
+  __IO uint32_t RTSR2;          /*!< EXTI Rising Trigger Selection Register 2,        Address offset:   0x20 */
+  __IO uint32_t FTSR2;          /*!< EXTI Falling Trigger Selection Register 2,       Address offset:   0x24 */
+  __IO uint32_t SWIER2;         /*!< EXTI Software Interrupt event Register 2,        Address offset:   0x28 */
+  __IO uint32_t RPR2;           /*!< EXTI Rising Pending Register 2,                  Address offset:   0x2C */
+  __IO uint32_t FPR2;           /*!< EXTI Falling Pending Register 2,                 Address offset:   0x30 */
+       uint32_t RESERVED3[11];  /*!< Reserved 3,                                                0x34 -- 0x5C */
+  __IO uint32_t EXTICR[4];      /*!< EXTI External Interrupt Configuration Register,            0x60 -- 0x6C */
+       uint32_t RESERVED4[4];   /*!< Reserved 4,                                                0x70 -- 0x7C */
+  __IO uint32_t IMR1;           /*!< EXTI Interrupt Mask Register 1,                  Address offset:   0x80 */
+  __IO uint32_t EMR1;           /*!< EXTI Event Mask Register 1,                      Address offset:   0x84 */
+       uint32_t RESERVED5[2];   /*!< Reserved 5,                                                0x88 -- 0x8C */
+  __IO uint32_t IMR2;           /*!< EXTI Interrupt Mask Register 2,                  Address offset:   0x90 */
+  __IO uint32_t EMR2;           /*!< EXTI Event Mask Register 2,                      Address offset:   0x94 */
+} EXTI_TypeDef;
+
+/**
+  * @brief FLASH Registers
+  */
+typedef struct
+{
+  __IO uint32_t ACR;          /*!< FLASH Access Control register,                     Address offset: 0x00 */
+       uint32_t RESERVED1;    /*!< Reserved1,                                         Address offset: 0x04 */
+  __IO uint32_t KEYR;         /*!< FLASH Key register,                                Address offset: 0x08 */
+  __IO uint32_t OPTKEYR;      /*!< FLASH Option Key register,                         Address offset: 0x0C */
+  __IO uint32_t SR;           /*!< FLASH Status register,                             Address offset: 0x10 */
+  __IO uint32_t CR;           /*!< FLASH Control register,                            Address offset: 0x14 */
+  __IO uint32_t ECCR;          /*!< FLASH ECC bank 1 register,                        Address offset: 0x18 */
+  __IO uint32_t ECC2R;         /*!< FLASH ECC bank 2 register,                        Address offset: 0x1C */
+  __IO uint32_t OPTR;         /*!< FLASH Option register,                             Address offset: 0x20 */
+  __IO uint32_t PCROP1ASR;    /*!< FLASH Bank PCROP area A Start address register,    Address offset: 0x24 */
+  __IO uint32_t PCROP1AER;    /*!< FLASH Bank PCROP area A End address register,      Address offset: 0x28 */
+  __IO uint32_t WRP1AR;       /*!< FLASH Bank WRP area A address register,            Address offset: 0x2C */
+  __IO uint32_t WRP1BR;       /*!< FLASH Bank WRP area B address register,            Address offset: 0x30 */
+  __IO uint32_t PCROP1BSR;    /*!< FLASH Bank PCROP area B Start address register,    Address offset: 0x34 */
+  __IO uint32_t PCROP1BER;    /*!< FLASH Bank PCROP area B End address register,      Address offset: 0x38 */
+       uint32_t RESERVED5[2]; /*!< Reserved5,                                         Address offset: 0x3C--0x40 */
+  __IO uint32_t PCROP2ASR;    /*!< FLASH Bank2 PCROP area A Start address register,   Address offset: 0x44 */
+  __IO uint32_t PCROP2AER;    /*!< FLASH Bank2 PCROP area A End address register,     Address offset: 0x48 */
+  __IO uint32_t WRP2AR;       /*!< FLASH Bank2 WRP area A address register,           Address offset: 0x4C */
+  __IO uint32_t WRP2BR;       /*!< FLASH Bank2 WRP area B address register,           Address offset: 0x50 */
+  __IO uint32_t PCROP2BSR;    /*!< FLASH Bank2 PCROP area B Start address register,   Address offset: 0x54 */
+  __IO uint32_t PCROP2BER;    /*!< FLASH Bank2 PCROP area B End address register,     Address offset: 0x58 */
+       uint32_t RESERVED7[9]; /*!< Reserved7,                                         Address offset: 0x5C--0x7C */
+  __IO uint32_t SECR;         /*!< FLASH security register ,                          Address offset: 0x80 */
+} FLASH_TypeDef;
+
+/**
+  * @brief General Purpose I/O
+  */
+typedef struct
+{
+  __IO uint32_t MODER;       /*!< GPIO port mode register,               Address offset: 0x00      */
+  __IO uint32_t OTYPER;      /*!< GPIO port output type register,        Address offset: 0x04      */
+  __IO uint32_t OSPEEDR;     /*!< GPIO port output speed register,       Address offset: 0x08      */
+  __IO uint32_t PUPDR;       /*!< GPIO port pull-up/pull-down register,  Address offset: 0x0C      */
+  __IO uint32_t IDR;         /*!< GPIO port input data register,         Address offset: 0x10      */
+  __IO uint32_t ODR;         /*!< GPIO port output data register,        Address offset: 0x14      */
+  __IO uint32_t BSRR;        /*!< GPIO port bit set/reset  register,     Address offset: 0x18      */
+  __IO uint32_t LCKR;        /*!< GPIO port configuration lock register, Address offset: 0x1C      */
+  __IO uint32_t AFR[2];      /*!< GPIO alternate function registers,     Address offset: 0x20-0x24 */
+  __IO uint32_t BRR;         /*!< GPIO Bit Reset register,               Address offset: 0x28      */
+} GPIO_TypeDef;
+
+
+/**
+  * @brief Inter-integrated Circuit Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< I2C Control register 1,            Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< I2C Control register 2,            Address offset: 0x04 */
+  __IO uint32_t OAR1;        /*!< I2C Own address 1 register,        Address offset: 0x08 */
+  __IO uint32_t OAR2;        /*!< I2C Own address 2 register,        Address offset: 0x0C */
+  __IO uint32_t TIMINGR;     /*!< I2C Timing register,               Address offset: 0x10 */
+  __IO uint32_t TIMEOUTR;    /*!< I2C Timeout register,              Address offset: 0x14 */
+  __IO uint32_t ISR;         /*!< I2C Interrupt and status register, Address offset: 0x18 */
+  __IO uint32_t ICR;         /*!< I2C Interrupt clear register,      Address offset: 0x1C */
+  __IO uint32_t PECR;        /*!< I2C PEC register,                  Address offset: 0x20 */
+  __IO uint32_t RXDR;        /*!< I2C Receive data register,         Address offset: 0x24 */
+  __IO uint32_t TXDR;        /*!< I2C Transmit data register,        Address offset: 0x28 */
+} I2C_TypeDef;
+
+/**
+  * @brief Independent WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t KR;          /*!< IWDG Key register,       Address offset: 0x00 */
+  __IO uint32_t PR;          /*!< IWDG Prescaler register, Address offset: 0x04 */
+  __IO uint32_t RLR;         /*!< IWDG Reload register,    Address offset: 0x08 */
+  __IO uint32_t SR;          /*!< IWDG Status register,    Address offset: 0x0C */
+  __IO uint32_t WINR;        /*!< IWDG Window register,    Address offset: 0x10 */
+} IWDG_TypeDef;
+
+/**
+  * @brief LPTIMER
+  */
+typedef struct
+{
+  __IO uint32_t ISR;              /*!< LPTIM Interrupt and Status register,                Address offset: 0x00 */
+  __IO uint32_t ICR;              /*!< LPTIM Interrupt Clear register,                     Address offset: 0x04 */
+  __IO uint32_t IER;              /*!< LPTIM Interrupt Enable register,                    Address offset: 0x08 */
+  __IO uint32_t CFGR;             /*!< LPTIM Configuration register,                       Address offset: 0x0C */
+  __IO uint32_t CR;               /*!< LPTIM Control register,                             Address offset: 0x10 */
+  __IO uint32_t CMP;              /*!< LPTIM Compare register,                             Address offset: 0x14 */
+  __IO uint32_t ARR;              /*!< LPTIM Autoreload register,                          Address offset: 0x18 */
+  __IO uint32_t CNT;              /*!< LPTIM Counter register,                             Address offset: 0x1C */
+  __IO uint32_t RESERVED1;        /*!< Reserved1,                                          Address offset: 0x20 */
+  __IO uint32_t CFGR2;            /*!< LPTIM Option register,                              Address offset: 0x24 */
+} LPTIM_TypeDef;
+
+
+/**
+  * @brief Power Control
+  */
+typedef struct
+{
+  __IO uint32_t CR1;          /*!< PWR Power Control Register 1,                     Address offset: 0x00 */
+  __IO uint32_t CR2;          /*!< PWR Power Control Register 2,                     Address offset: 0x04 */
+  __IO uint32_t CR3;          /*!< PWR Power Control Register 3,                     Address offset: 0x08 */
+  __IO uint32_t CR4;          /*!< PWR Power Control Register 4,                     Address offset: 0x0C */
+  __IO uint32_t SR1;          /*!< PWR Power Status Register 1,                      Address offset: 0x10 */
+  __IO uint32_t SR2;          /*!< PWR Power Status Register 2,                      Address offset: 0x14 */
+  __IO uint32_t SCR;          /*!< PWR Power Status Clear Register,                  Address offset: 0x18 */
+       uint32_t RESERVED1;    /*!< Reserved,                                         Address offset: 0x1C */
+  __IO uint32_t PUCRA;        /*!< PWR Pull-Up Control Register of port A,           Address offset: 0x20 */
+  __IO uint32_t PDCRA;        /*!< PWR Pull-Down Control Register of port A,         Address offset: 0x24 */
+  __IO uint32_t PUCRB;        /*!< PWR Pull-Up Control Register of port B,           Address offset: 0x28 */
+  __IO uint32_t PDCRB;        /*!< PWR Pull-Down Control Register of port B,         Address offset: 0x2C */
+  __IO uint32_t PUCRC;        /*!< PWR Pull-Up Control Register of port C,           Address offset: 0x30 */
+  __IO uint32_t PDCRC;        /*!< PWR Pull-Down Control Register of port C,         Address offset: 0x34 */
+  __IO uint32_t PUCRD;        /*!< PWR Pull-Up Control Register of port D,           Address offset: 0x38 */
+  __IO uint32_t PDCRD;        /*!< PWR Pull-Down Control Register of port D,         Address offset: 0x3C */
+  __IO uint32_t PUCRE;        /*!< PWR Pull-Up Control Register of port E,           Address offset: 0x40 */
+  __IO uint32_t PDCRE;        /*!< PWR Pull-Down Control Register of port E,         Address offset: 0x44 */
+  __IO uint32_t PUCRF;        /*!< PWR Pull-Up Control Register of port F,           Address offset: 0x48 */
+  __IO uint32_t PDCRF;        /*!< PWR Pull-Down Control Register of port F,         Address offset: 0x4C */
+} PWR_TypeDef;
+
+/**
+  * @brief Reset and Clock Control
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< RCC Clock Sources Control Register,                                     Address offset: 0x00 */
+  __IO uint32_t ICSCR;       /*!< RCC Internal Clock Sources Calibration Register,                        Address offset: 0x04 */
+  __IO uint32_t CFGR;        /*!< RCC Regulated Domain Clocks Configuration Register,                     Address offset: 0x08 */
+  __IO uint32_t PLLCFGR;     /*!< RCC System PLL configuration Register,                                  Address offset: 0x0C */
+  __IO uint32_t RESERVED0;   /*!< Reserved,                                                               Address offset: 0x10 */
+  __IO uint32_t CRRCR;       /*!< RCC Clock Configuration Register,                                       Address offset: 0x14 */
+  __IO uint32_t CIER;        /*!< RCC Clock Interrupt Enable Register,                                    Address offset: 0x18 */
+  __IO uint32_t CIFR;        /*!< RCC Clock Interrupt Flag Register,                                      Address offset: 0x1C */
+  __IO uint32_t CICR;        /*!< RCC Clock Interrupt Clear Register,                                     Address offset: 0x20 */
+  __IO uint32_t IOPRSTR;     /*!< RCC IO port reset register,                                             Address offset: 0x24 */
+  __IO uint32_t AHBRSTR;     /*!< RCC AHB peripherals reset register,                                     Address offset: 0x28 */
+  __IO uint32_t APBRSTR1;    /*!< RCC APB peripherals reset register 1,                                   Address offset: 0x2C */
+  __IO uint32_t APBRSTR2;    /*!< RCC APB peripherals reset register 2,                                   Address offset: 0x30 */
+  __IO uint32_t IOPENR;      /*!< RCC IO port enable register,                                            Address offset: 0x34 */
+  __IO uint32_t AHBENR;      /*!< RCC AHB peripherals clock enable register,                              Address offset: 0x38 */
+  __IO uint32_t APBENR1;     /*!< RCC APB peripherals clock enable register1,                             Address offset: 0x3C */
+  __IO uint32_t APBENR2;     /*!< RCC APB peripherals clock enable register2,                             Address offset: 0x40 */
+  __IO uint32_t IOPSMENR;    /*!< RCC IO port clocks enable in sleep mode register,                       Address offset: 0x44 */
+  __IO uint32_t AHBSMENR;    /*!< RCC AHB peripheral clocks enable in sleep mode register,                Address offset: 0x48 */
+  __IO uint32_t APBSMENR1;   /*!< RCC APB peripheral clocks enable in sleep mode register1,               Address offset: 0x4C */
+  __IO uint32_t APBSMENR2;   /*!< RCC APB peripheral clocks enable in sleep mode register2,               Address offset: 0x50 */
+  __IO uint32_t CCIPR;       /*!< RCC Peripherals Independent Clocks Configuration Register,              Address offset: 0x54 */
+  __IO uint32_t CCIPR2;      /*!< RCC Peripherals Independent Clocks Configuration Register2,             Address offset: 0x58 */
+  __IO uint32_t BDCR;        /*!< RCC Backup Domain Control Register,                                     Address offset: 0x5C */
+  __IO uint32_t CSR;         /*!< RCC Unregulated Domain Clock Control and Status Register,               Address offset: 0x60 */
+} RCC_TypeDef;
+
+/**
+  * @brief Real-Time Clock
+  */
+typedef struct
+{
+  __IO uint32_t TR;          /*!< RTC time register,                                         Address offset: 0x00 */
+  __IO uint32_t DR;          /*!< RTC date register,                                         Address offset: 0x04 */
+  __IO uint32_t SSR;         /*!< RTC sub second register,                                   Address offset: 0x08 */
+  __IO uint32_t ICSR;        /*!< RTC initialization control and status register,            Address offset: 0x0C */
+  __IO uint32_t PRER;        /*!< RTC prescaler register,                                    Address offset: 0x10 */
+  __IO uint32_t WUTR;        /*!< RTC wakeup timer register,                                 Address offset: 0x14 */
+  __IO uint32_t CR;          /*!< RTC control register,                                      Address offset: 0x18 */
+       uint32_t RESERVED0;   /*!< Reserved                                                   Address offset: 0x1C */
+       uint32_t RESERVED1;   /*!< Reserved                                                   Address offset: 0x20 */
+  __IO uint32_t WPR;         /*!< RTC write protection register,                             Address offset: 0x24 */
+  __IO uint32_t CALR;        /*!< RTC calibration register,                                  Address offset: 0x28 */
+  __IO uint32_t SHIFTR;      /*!< RTC shift control register,                                Address offset: 0x2C */
+  __IO uint32_t TSTR;        /*!< RTC time stamp time register,                              Address offset: 0x30 */
+  __IO uint32_t TSDR;        /*!< RTC time stamp date register,                              Address offset: 0x34 */
+  __IO uint32_t TSSSR;       /*!< RTC time-stamp sub second register,                        Address offset: 0x38 */
+       uint32_t RESERVED2;   /*!< Reserved                                                   Address offset: 0x1C */
+  __IO uint32_t ALRMAR;      /*!< RTC alarm A register,                                      Address offset: 0x40 */
+  __IO uint32_t ALRMASSR;    /*!< RTC alarm A sub second register,                           Address offset: 0x44 */
+  __IO uint32_t ALRMBR;      /*!< RTC alarm B register,                                      Address offset: 0x48 */
+  __IO uint32_t ALRMBSSR;    /*!< RTC alarm B sub second register,                           Address offset: 0x4C */
+  __IO uint32_t SR;          /*!< RTC Status register,                                       Address offset: 0x50 */
+  __IO uint32_t MISR;        /*!< RTC Masked Interrupt Status register,                      Address offset: 0x54 */
+       uint32_t RESERVED3;   /*!< Reserved                                                   Address offset: 0x58 */
+  __IO uint32_t SCR;         /*!< RTC Status Clear register,                                 Address offset: 0x5C */
+  __IO uint32_t OR;          /*!< RTC option register,                                       Address offset: 0x60 */
+} RTC_TypeDef;
+
+/**
+  * @brief Tamper and backup registers
+  */
+typedef struct
+{
+  __IO uint32_t CR1;            /*!< TAMP configuration register 1,                             Address offset: 0x00 */
+  __IO uint32_t CR2;            /*!< TAMP configuration register 2,                             Address offset: 0x04 */
+       uint32_t RESERVED0;      /*!< Reserved                                                   Address offset: 0x08 */
+  __IO uint32_t FLTCR;          /*!< Reserved                                                   Address offset: 0x0C */
+       uint32_t RESERVED1[7];   /*!< Reserved                                                   Address offset: 0x10 -- 0x28 */
+  __IO uint32_t IER;            /*!< TAMP Interrupt enable register,                            Address offset: 0x2C */
+  __IO uint32_t SR;             /*!< TAMP Status register,                                      Address offset: 0x30 */
+  __IO uint32_t MISR;           /*!< TAMP Masked Interrupt Status register,                     Address offset: 0x34 */
+       uint32_t RESERVED2;      /*!< Reserved                                                   Address offset: 0x38 */
+  __IO uint32_t SCR;            /*!< TAMP Status clear register,                                Address offset: 0x3C */
+       uint32_t RESERVED3[48];  /*!< Reserved                                                   Address offset: 0x54 -- 0xFC */
+  __IO uint32_t BKP0R;          /*!< TAMP backup register 0,                                    Address offset: 0x100 */
+  __IO uint32_t BKP1R;          /*!< TAMP backup register 1,                                    Address offset: 0x104 */
+  __IO uint32_t BKP2R;          /*!< TAMP backup register 2,                                    Address offset: 0x108 */
+  __IO uint32_t BKP3R;          /*!< TAMP backup register 3,                                    Address offset: 0x10C */
+  __IO uint32_t BKP4R;          /*!< TAMP backup register 4,                                    Address offset: 0x110 */
+} TAMP_TypeDef;
+
+  /**
+  * @brief Serial Peripheral Interface
+  */
+typedef struct
+{
+  __IO uint32_t CR1;      /*!< SPI Control register 1 (not used in I2S mode),       Address offset: 0x00 */
+  __IO uint32_t CR2;      /*!< SPI Control register 2,                              Address offset: 0x04 */
+  __IO uint32_t SR;       /*!< SPI Status register,                                 Address offset: 0x08 */
+  __IO uint32_t DR;       /*!< SPI data register,                                   Address offset: 0x0C */
+  __IO uint32_t CRCPR;    /*!< SPI CRC polynomial register (not used in I2S mode),  Address offset: 0x10 */
+  __IO uint32_t RXCRCR;   /*!< SPI Rx CRC register (not used in I2S mode),          Address offset: 0x14 */
+  __IO uint32_t TXCRCR;   /*!< SPI Tx CRC register (not used in I2S mode),          Address offset: 0x18 */
+  __IO uint32_t I2SCFGR;  /*!< SPI_I2S configuration register,                      Address offset: 0x1C */
+  __IO uint32_t I2SPR;    /*!< SPI_I2S prescaler register,                          Address offset: 0x20 */
+} SPI_TypeDef;
+
+/**
+  * @brief System configuration controller
+  */
+typedef struct
+{
+  __IO uint32_t CFGR1;          /*!< SYSCFG configuration register 1,                   Address offset: 0x00 */
+       uint32_t RESERVED0[5];   /*!< Reserved,                                                   0x04 --0x14 */
+  __IO uint32_t CFGR2;          /*!< SYSCFG configuration register 2,                   Address offset: 0x18 */
+       uint32_t RESERVED1[25];  /*!< Reserved                                                           0x1C */
+  __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register,             Address offset: 0x80 */
+} SYSCFG_TypeDef;
+
+/**
+  * @brief TIM
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< TIM control register 1,                   Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< TIM control register 2,                   Address offset: 0x04 */
+  __IO uint32_t SMCR;        /*!< TIM slave mode control register,          Address offset: 0x08 */
+  __IO uint32_t DIER;        /*!< TIM DMA/interrupt enable register,        Address offset: 0x0C */
+  __IO uint32_t SR;          /*!< TIM status register,                      Address offset: 0x10 */
+  __IO uint32_t EGR;         /*!< TIM event generation register,            Address offset: 0x14 */
+  __IO uint32_t CCMR1;       /*!< TIM capture/compare mode register 1,      Address offset: 0x18 */
+  __IO uint32_t CCMR2;       /*!< TIM capture/compare mode register 2,      Address offset: 0x1C */
+  __IO uint32_t CCER;        /*!< TIM capture/compare enable register,      Address offset: 0x20 */
+  __IO uint32_t CNT;         /*!< TIM counter register,                     Address offset: 0x24 */
+  __IO uint32_t PSC;         /*!< TIM prescaler register,                   Address offset: 0x28 */
+  __IO uint32_t ARR;         /*!< TIM auto-reload register,                 Address offset: 0x2C */
+  __IO uint32_t RCR;         /*!< TIM repetition counter register,          Address offset: 0x30 */
+  __IO uint32_t CCR1;        /*!< TIM capture/compare register 1,           Address offset: 0x34 */
+  __IO uint32_t CCR2;        /*!< TIM capture/compare register 2,           Address offset: 0x38 */
+  __IO uint32_t CCR3;        /*!< TIM capture/compare register 3,           Address offset: 0x3C */
+  __IO uint32_t CCR4;        /*!< TIM capture/compare register 4,           Address offset: 0x40 */
+  __IO uint32_t BDTR;        /*!< TIM break and dead-time register,         Address offset: 0x44 */
+  __IO uint32_t DCR;         /*!< TIM DMA control register,                 Address offset: 0x48 */
+  __IO uint32_t DMAR;        /*!< TIM DMA address for full transfer,        Address offset: 0x4C */
+  __IO uint32_t OR1;         /*!< TIM option register,                      Address offset: 0x50 */
+  __IO uint32_t CCMR3;       /*!< TIM capture/compare mode register 3,      Address offset: 0x54 */
+  __IO uint32_t CCR5;        /*!< TIM capture/compare register5,            Address offset: 0x58 */
+  __IO uint32_t CCR6;        /*!< TIM capture/compare register6,            Address offset: 0x5C */
+  __IO uint32_t AF1;         /*!< TIM alternate function register 1,        Address offset: 0x60 */
+  __IO uint32_t AF2;         /*!< TIM alternate function register 2,        Address offset: 0x64 */
+  __IO uint32_t TISEL;       /*!< TIM Input Selection register,             Address offset: 0x68 */
+} TIM_TypeDef;
+
+/**
+  * @brief Universal Synchronous Asynchronous Receiver Transmitter
+  */
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< USART Control register 1,                 Address offset: 0x00  */
+  __IO uint32_t CR2;         /*!< USART Control register 2,                 Address offset: 0x04  */
+  __IO uint32_t CR3;         /*!< USART Control register 3,                 Address offset: 0x08  */
+  __IO uint32_t BRR;         /*!< USART Baud rate register,                 Address offset: 0x0C  */
+  __IO uint32_t GTPR;        /*!< USART Guard time and prescaler register,  Address offset: 0x10  */
+  __IO uint32_t RTOR;        /*!< USART Receiver Time Out register,         Address offset: 0x14  */
+  __IO uint32_t RQR;         /*!< USART Request register,                   Address offset: 0x18  */
+  __IO uint32_t ISR;         /*!< USART Interrupt and status register,      Address offset: 0x1C  */
+  __IO uint32_t ICR;         /*!< USART Interrupt flag Clear register,      Address offset: 0x20  */
+  __IO uint32_t RDR;         /*!< USART Receive Data register,              Address offset: 0x24  */
+  __IO uint32_t TDR;         /*!< USART Transmit Data register,             Address offset: 0x28  */
+  __IO uint32_t PRESC;       /*!< USART Prescaler register,                 Address offset: 0x2C  */
+} USART_TypeDef;
+
+/**
+  * @brief Universal Serial Bus Full Speed Dual Role Device
+  */
+
+typedef struct
+{
+  __IO uint32_t CHEP0R;          /*!< USB Channel/Endpoint 0 register,      Address offset: 0x00 */
+  __IO uint32_t CHEP1R;          /*!< USB Channel/Endpoint 1 register,      Address offset: 0x04 */
+  __IO uint32_t CHEP2R;          /*!< USB Channel/Endpoint 2 register,      Address offset: 0x08 */
+  __IO uint32_t CHEP3R;          /*!< USB Channel/Endpoint 3 register,      Address offset: 0x0C */
+  __IO uint32_t CHEP4R;          /*!< USB Channel/Endpoint 4 register,      Address offset: 0x10 */
+  __IO uint32_t CHEP5R;          /*!< USB Channel/Endpoint 5 register,      Address offset: 0x14 */
+  __IO uint32_t CHEP6R;          /*!< USB Channel/Endpoint 6 register,      Address offset: 0x18 */
+  __IO uint32_t CHEP7R;          /*!< USB Channel/Endpoint 7 register,      Address offset: 0x1C */
+  __IO uint32_t RESERVED0[8];    /*!< Reserved,                                                  */
+  __IO uint32_t CNTR;            /*!< Control register,                     Address offset: 0x40 */
+  __IO uint32_t ISTR;            /*!< Interrupt status register,            Address offset: 0x44 */
+  __IO uint32_t FNR;             /*!< Frame number register,                Address offset: 0x48 */
+  __IO uint32_t DADDR;           /*!< Device address register,              Address offset: 0x4C */
+  __IO uint32_t RESERVED1;       /*!< Reserved */
+  __IO uint32_t LPMCSR;          /*!< LPM Control and Status register,      Address offset: 0x54 */
+  __IO uint32_t BCDR;            /*!< Battery Charging detector register,   Address offset: 0x58 */
+} USB_DRD_TypeDef;
+
+/**
+  * @brief Universal Serial Bus PacketMemoryArea Buffer Descriptor Table
+  */
+typedef struct
+{
+  __IO uint32_t TXBD;             /*!<Transmission buffer address*/
+  __IO uint32_t RXBD;             /*!<Reception buffer address */
+} USB_DRD_PMABuffDescTypeDef;
+
+/**
+  * @}
+  */
+/**
+  * @brief VREFBUF
+  */
+typedef struct
+{
+  __IO uint32_t CSR;         /*!< VREFBUF control and status register,         Address offset: 0x00 */
+  __IO uint32_t CCR;         /*!< VREFBUF calibration and control register,    Address offset: 0x04 */
+} VREFBUF_TypeDef;
+
+/**
+  * @brief Window WATCHDOG
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< WWDG Control register,       Address offset: 0x00 */
+  __IO uint32_t CFR;         /*!< WWDG Configuration register, Address offset: 0x04 */
+  __IO uint32_t SR;          /*!< WWDG Status register,        Address offset: 0x08 */
+} WWDG_TypeDef;
+
+/**
+  * @brief AES hardware accelerator
+  */
+typedef struct
+{
+  __IO uint32_t CR;          /*!< AES control register,                        Address offset: 0x00 */
+  __IO uint32_t SR;          /*!< AES status register,                         Address offset: 0x04 */
+  __IO uint32_t DINR;        /*!< AES data input register,                     Address offset: 0x08 */
+  __IO uint32_t DOUTR;       /*!< AES data output register,                    Address offset: 0x0C */
+  __IO uint32_t KEYR0;       /*!< AES key register 0,                          Address offset: 0x10 */
+  __IO uint32_t KEYR1;       /*!< AES key register 1,                          Address offset: 0x14 */
+  __IO uint32_t KEYR2;       /*!< AES key register 2,                          Address offset: 0x18 */
+  __IO uint32_t KEYR3;       /*!< AES key register 3,                          Address offset: 0x1C */
+  __IO uint32_t IVR0;        /*!< AES initialization vector register 0,        Address offset: 0x20 */
+  __IO uint32_t IVR1;        /*!< AES initialization vector register 1,        Address offset: 0x24 */
+  __IO uint32_t IVR2;        /*!< AES initialization vector register 2,        Address offset: 0x28 */
+  __IO uint32_t IVR3;        /*!< AES initialization vector register 3,        Address offset: 0x2C */
+  __IO uint32_t KEYR4;       /*!< AES key register 4,                          Address offset: 0x30 */
+  __IO uint32_t KEYR5;       /*!< AES key register 5,                          Address offset: 0x34 */
+  __IO uint32_t KEYR6;       /*!< AES key register 6,                          Address offset: 0x38 */
+  __IO uint32_t KEYR7;       /*!< AES key register 7,                          Address offset: 0x3C */
+  __IO uint32_t SUSP0R;      /*!< AES Suspend register 0,                      Address offset: 0x40 */
+  __IO uint32_t SUSP1R;      /*!< AES Suspend register 1,                      Address offset: 0x44 */
+  __IO uint32_t SUSP2R;      /*!< AES Suspend register 2,                      Address offset: 0x48 */
+  __IO uint32_t SUSP3R;      /*!< AES Suspend register 3,                      Address offset: 0x4C */
+  __IO uint32_t SUSP4R;      /*!< AES Suspend register 4,                      Address offset: 0x50 */
+  __IO uint32_t SUSP5R;      /*!< AES Suspend register 5,                      Address offset: 0x54 */
+  __IO uint32_t SUSP6R;      /*!< AES Suspend register 6,                      Address offset: 0x58 */
+  __IO uint32_t SUSP7R;      /*!< AES Suspend register 7,                      Address offset: 0x5C */
+} AES_TypeDef;
+
+/**
+  * @brief RNG
+  */
+typedef struct
+{
+  __IO uint32_t CR;  /*!< RNG control register, Address offset: 0x00 */
+  __IO uint32_t SR;  /*!< RNG status register,  Address offset: 0x04 */
+  __IO uint32_t DR;  /*!< RNG data register,    Address offset: 0x08 */
+} RNG_TypeDef;
+
+
+/**
+  * @brief UCPD
+  */
+typedef struct
+{
+  __IO uint32_t CFG1;          /*!< UCPD configuration register 1,             Address offset: 0x00 */
+  __IO uint32_t CFG2;          /*!< UCPD configuration register 2,             Address offset: 0x04 */
+  __IO uint32_t RESERVED0;     /*!< UCPD reserved register,                    Address offset: 0x08 */
+  __IO uint32_t CR;            /*!< UCPD control register,                     Address offset: 0x0C */
+  __IO uint32_t IMR;           /*!< UCPD interrupt mask register,              Address offset: 0x10 */
+  __IO uint32_t SR;            /*!< UCPD status register,                      Address offset: 0x14 */
+  __IO uint32_t ICR;           /*!< UCPD interrupt flag clear register         Address offset: 0x18 */
+  __IO uint32_t TX_ORDSET;     /*!< UCPD Tx ordered set type register,         Address offset: 0x1C */
+  __IO uint32_t TX_PAYSZ;      /*!< UCPD Tx payload size register,             Address offset: 0x20 */
+  __IO uint32_t TXDR;          /*!< UCPD Tx data register,                     Address offset: 0x24 */
+  __IO uint32_t RX_ORDSET;     /*!< UCPD Rx ordered set type register,         Address offset: 0x28 */
+  __IO uint32_t RX_PAYSZ;      /*!< UCPD Rx payload size register,             Address offset: 0x2C */
+  __IO uint32_t RXDR;          /*!< UCPD Rx data register,                     Address offset: 0x30 */
+  __IO uint32_t RX_ORDEXT1;    /*!< UCPD Rx ordered set extension 1 register,  Address offset: 0x34 */
+  __IO uint32_t RX_ORDEXT2;    /*!< UCPD Rx ordered set extension 2 register,  Address offset: 0x38 */
+
+} UCPD_TypeDef;
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_memory_map
+  * @{
+  */
+#define FLASH_BASE            (0x08000000UL)  /*!< FLASH base address */
+#define SRAM_BASE             (0x20000000UL)  /*!< SRAM base address */
+#define PERIPH_BASE           (0x40000000UL)  /*!< Peripheral base address */
+#define IOPORT_BASE           (0x50000000UL)  /*!< IOPORT base address */
+/*!< USB PMA SIZE */
+#define USB_DRD_PMA_SIZE              2048U   /*!< USB PMA Size 2Kbyte */
+
+#define SRAM_SIZE_MAX         (0x00020000UL)  /*!< maximum SRAM size (up to 128 KBytes) */
+
+#define FLASH_SIZE            (((*((uint32_t *)FLASHSIZE_BASE)) & (0x03FFU)) << 10U)
+
+/*!< Peripheral memory map */
+#define APBPERIPH_BASE        (PERIPH_BASE)
+#define AHBPERIPH_BASE        (PERIPH_BASE + 0x00020000UL)
+
+/*!< APB peripherals */
+
+#define TIM2_BASE             (APBPERIPH_BASE + 0UL)
+#define TIM3_BASE             (APBPERIPH_BASE + 0x00000400UL)
+#define TIM4_BASE             (APBPERIPH_BASE + 0x00000800UL)
+#define TIM6_BASE             (APBPERIPH_BASE + 0x00001000UL)
+#define TIM7_BASE             (APBPERIPH_BASE + 0x00001400UL)
+#define TIM14_BASE            (APBPERIPH_BASE + 0x00002000UL)
+#define RTC_BASE              (APBPERIPH_BASE + 0x00002800UL)
+#define WWDG_BASE             (APBPERIPH_BASE + 0x00002C00UL)
+#define IWDG_BASE             (APBPERIPH_BASE + 0x00003000UL)
+#define SPI2_BASE             (APBPERIPH_BASE + 0x00003800UL)
+#define SPI3_BASE             (APBPERIPH_BASE + 0x00003C00UL)
+#define USART2_BASE           (APBPERIPH_BASE + 0x00004400UL)
+#define USART3_BASE           (APBPERIPH_BASE + 0x00004800UL)
+#define USART4_BASE           (APBPERIPH_BASE + 0x00004C00UL)
+#define USART5_BASE           (APBPERIPH_BASE + 0x00005000UL)
+#define I2C1_BASE             (APBPERIPH_BASE + 0x00005400UL)
+#define I2C2_BASE             (APBPERIPH_BASE + 0x00005800UL)
+#define USB_BASE              (APBPERIPH_BASE + 0x00005C00UL)  /*!< USB_IP Peripheral Registers base address */
+#define FDCAN1_BASE           (APBPERIPH_BASE + 0x00006400UL)
+#define FDCAN_CONFIG_BASE     (APBPERIPH_BASE + 0x00006500UL)  /*!< FDCAN configuration registers base address */
+#define FDCAN2_BASE           (APBPERIPH_BASE + 0x00006800UL)
+#define CRS_BASE              (APBPERIPH_BASE + 0x00006C00UL)
+#define PWR_BASE              (APBPERIPH_BASE + 0x00007000UL)
+#define DAC1_BASE             (APBPERIPH_BASE + 0x00007400UL)
+#define DAC_BASE              (APBPERIPH_BASE + 0x00007400UL) /* Kept for legacy purpose */
+#define CEC_BASE              (APBPERIPH_BASE + 0x00007800UL)
+#define LPTIM1_BASE           (APBPERIPH_BASE + 0x00007C00UL)
+#define LPUART1_BASE          (APBPERIPH_BASE + 0x00008000UL)
+#define LPUART2_BASE          (APBPERIPH_BASE + 0x00008400UL)
+#define I2C3_BASE             (APBPERIPH_BASE + 0x00008800UL)
+#define LPTIM2_BASE           (APBPERIPH_BASE + 0x00009400UL)
+#define USB_DRD_BASE          (APBPERIPH_BASE + 0x00005C00UL) /*!< USB_DRD_IP Peripheral Registers base address */
+#define USB_DRD_PMAADDR       (APBPERIPH_BASE + 0x00009800UL) /*!< USB_DRD_IP Packet Memory Area base address */
+#define UCPD1_BASE            (APBPERIPH_BASE + 0x0000A000UL)
+#define UCPD2_BASE            (APBPERIPH_BASE + 0x0000A400UL)
+#define TAMP_BASE             (APBPERIPH_BASE + 0x0000B000UL)
+#define SRAMCAN_BASE          (APBPERIPH_BASE + 0x0000B400UL)
+#define SYSCFG_BASE           (APBPERIPH_BASE + 0x00010000UL)
+#define VREFBUF_BASE          (APBPERIPH_BASE + 0x00010030UL)
+#define COMP1_BASE            (SYSCFG_BASE + 0x0200UL)
+#define COMP2_BASE            (SYSCFG_BASE + 0x0204UL)
+#define COMP3_BASE            (SYSCFG_BASE + 0x0208UL)
+#define ADC1_BASE             (APBPERIPH_BASE + 0x00012400UL)
+#define ADC1_COMMON_BASE      (APBPERIPH_BASE + 0x00012708UL)
+#define ADC_BASE              (ADC1_COMMON_BASE) /* Kept for legacy purpose */
+#define TIM1_BASE             (APBPERIPH_BASE + 0x00012C00UL)
+#define SPI1_BASE             (APBPERIPH_BASE + 0x00013000UL)
+#define USART1_BASE           (APBPERIPH_BASE + 0x00013800UL)
+#define USART6_BASE           (APBPERIPH_BASE + 0x00013C00UL)
+#define TIM15_BASE            (APBPERIPH_BASE + 0x00014000UL)
+#define TIM16_BASE            (APBPERIPH_BASE + 0x00014400UL)
+#define TIM17_BASE            (APBPERIPH_BASE + 0x00014800UL)
+#define DBG_BASE              (APBPERIPH_BASE + 0x00015800UL)
+
+
+/*!< AHB peripherals */
+#define DMA1_BASE             (AHBPERIPH_BASE)
+#define DMA2_BASE             (AHBPERIPH_BASE + 0x00000400UL)
+#define DMAMUX1_BASE          (AHBPERIPH_BASE + 0x00000800UL)
+#define RCC_BASE              (AHBPERIPH_BASE + 0x00001000UL)
+#define EXTI_BASE             (AHBPERIPH_BASE + 0x00001800UL)
+#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x00002000UL)
+#define CRC_BASE              (AHBPERIPH_BASE + 0x00003000UL)
+
+#define RNG_BASE              (AHBPERIPH_BASE + 0x00005000UL)
+#define AES_BASE              (AHBPERIPH_BASE + 0x00006000UL)
+
+#define DMA1_Channel1_BASE    (DMA1_BASE + 0x00000008UL)
+#define DMA1_Channel2_BASE    (DMA1_BASE + 0x0000001CUL)
+#define DMA1_Channel3_BASE    (DMA1_BASE + 0x00000030UL)
+#define DMA1_Channel4_BASE    (DMA1_BASE + 0x00000044UL)
+#define DMA1_Channel5_BASE    (DMA1_BASE + 0x00000058UL)
+#define DMA1_Channel6_BASE    (DMA1_BASE + 0x0000006CUL)
+#define DMA1_Channel7_BASE    (DMA1_BASE + 0x00000080UL)
+#define DMA2_Channel1_BASE    (DMA2_BASE + 0x00000008UL)
+#define DMA2_Channel2_BASE    (DMA2_BASE + 0x0000001CUL)
+#define DMA2_Channel3_BASE    (DMA2_BASE + 0x00000030UL)
+#define DMA2_Channel4_BASE    (DMA2_BASE + 0x00000044UL)
+#define DMA2_Channel5_BASE    (DMA2_BASE + 0x00000058UL)
+
+#define DMAMUX1_Channel0_BASE    (DMAMUX1_BASE)
+#define DMAMUX1_Channel1_BASE    (DMAMUX1_BASE + 0x00000004UL)
+#define DMAMUX1_Channel2_BASE    (DMAMUX1_BASE + 0x00000008UL)
+#define DMAMUX1_Channel3_BASE    (DMAMUX1_BASE + 0x0000000CUL)
+#define DMAMUX1_Channel4_BASE    (DMAMUX1_BASE + 0x00000010UL)
+#define DMAMUX1_Channel5_BASE    (DMAMUX1_BASE + 0x00000014UL)
+#define DMAMUX1_Channel6_BASE    (DMAMUX1_BASE + 0x00000018UL)
+#define DMAMUX1_Channel7_BASE    (DMAMUX1_BASE + 0x0000001CUL)
+#define DMAMUX1_Channel8_BASE    (DMAMUX1_BASE + 0x00000020UL)
+#define DMAMUX1_Channel9_BASE    (DMAMUX1_BASE + 0x00000024UL)
+#define DMAMUX1_Channel10_BASE   (DMAMUX1_BASE + 0x00000028UL)
+#define DMAMUX1_Channel11_BASE   (DMAMUX1_BASE + 0x0000002CUL)
+
+#define DMAMUX1_RequestGenerator0_BASE  (DMAMUX1_BASE + 0x00000100UL)
+#define DMAMUX1_RequestGenerator1_BASE  (DMAMUX1_BASE + 0x00000104UL)
+#define DMAMUX1_RequestGenerator2_BASE  (DMAMUX1_BASE + 0x00000108UL)
+#define DMAMUX1_RequestGenerator3_BASE  (DMAMUX1_BASE + 0x0000010CUL)
+
+#define DMAMUX1_ChannelStatus_BASE      (DMAMUX1_BASE + 0x00000080UL)
+#define DMAMUX1_RequestGenStatus_BASE   (DMAMUX1_BASE + 0x00000140UL)
+
+/*!< IOPORT */
+#define GPIOA_BASE            (IOPORT_BASE + 0x00000000UL)
+#define GPIOB_BASE            (IOPORT_BASE + 0x00000400UL)
+#define GPIOC_BASE            (IOPORT_BASE + 0x00000800UL)
+#define GPIOD_BASE            (IOPORT_BASE + 0x00000C00UL)
+#define GPIOE_BASE            (IOPORT_BASE + 0x00001000UL)
+#define GPIOF_BASE            (IOPORT_BASE + 0x00001400UL)
+
+/*!< Device Electronic Signature */
+#define PACKAGE_BASE          (0x1FFF7500UL)        /*!< Package data register base address     */
+#define UID_BASE              (0x1FFF7590UL)        /*!< Unique device ID register base address */
+#define FLASHSIZE_BASE        (0x1FFF75E0UL)        /*!< Flash size data register base address  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_declaration
+  * @{
+  */
+#define TIM2                ((TIM_TypeDef *) TIM2_BASE)
+#define TIM3                ((TIM_TypeDef *) TIM3_BASE)
+#define TIM4                ((TIM_TypeDef *) TIM4_BASE)
+#define TIM6                ((TIM_TypeDef *) TIM6_BASE)
+#define TIM7                ((TIM_TypeDef *) TIM7_BASE)
+#define TIM14               ((TIM_TypeDef *) TIM14_BASE)
+#define CRS                 ((CRS_TypeDef *) CRS_BASE)
+#define RTC                 ((RTC_TypeDef *) RTC_BASE)
+#define TAMP                ((TAMP_TypeDef *) TAMP_BASE)
+#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)
+#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)
+#define SPI2                ((SPI_TypeDef *) SPI2_BASE)
+#define SPI3                ((SPI_TypeDef *) SPI3_BASE)
+#define USART2              ((USART_TypeDef *) USART2_BASE)
+#define USART3              ((USART_TypeDef *) USART3_BASE)
+#define USART4              ((USART_TypeDef *) USART4_BASE)
+#define USART5              ((USART_TypeDef *) USART5_BASE)
+#define USART6              ((USART_TypeDef *) USART6_BASE)
+#define I2C1                ((I2C_TypeDef *) I2C1_BASE)
+#define I2C2                ((I2C_TypeDef *) I2C2_BASE)
+#define I2C3                ((I2C_TypeDef *) I2C3_BASE)
+#define USB_DRD_FS          ((USB_DRD_TypeDef *) USB_DRD_BASE)
+#define USB_DRD_PMA_BUFF    ((USB_DRD_PMABuffDescTypeDef*) USB_DRD_PMAADDR)
+#define FDCAN1              ((FDCAN_GlobalTypeDef *) FDCAN1_BASE)
+#define FDCAN_CONFIG        ((FDCAN_Config_TypeDef *) FDCAN_CONFIG_BASE)
+#define FDCAN2              ((FDCAN_GlobalTypeDef *) FDCAN2_BASE)
+#define LPTIM1              ((LPTIM_TypeDef *) LPTIM1_BASE)
+#define PWR                 ((PWR_TypeDef *) PWR_BASE)
+#define RCC                 ((RCC_TypeDef *) RCC_BASE)
+#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)
+#define DAC1                ((DAC_TypeDef *) DAC1_BASE)
+#define DAC                 ((DAC_TypeDef *) DAC_BASE) /* Kept for legacy purpose */
+#define LPUART1             ((USART_TypeDef *) LPUART1_BASE)
+#define LPTIM2              ((LPTIM_TypeDef *) LPTIM2_BASE)
+#define LPUART2             ((USART_TypeDef *) LPUART2_BASE)
+#define CEC                 ((CEC_TypeDef *) CEC_BASE)
+#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)
+#define VREFBUF             ((VREFBUF_TypeDef *) VREFBUF_BASE)
+#define COMP1               ((COMP_TypeDef *) COMP1_BASE)
+#define COMP2               ((COMP_TypeDef *) COMP2_BASE)
+#define COMP12_COMMON       ((COMP_Common_TypeDef *) COMP1_BASE)
+#define COMP3               ((COMP_TypeDef *) COMP3_BASE)
+#define COMP23_COMMON       ((COMP_Common_TypeDef *) COMP2_BASE)
+#define TIM1                ((TIM_TypeDef *) TIM1_BASE)
+#define SPI1                ((SPI_TypeDef *) SPI1_BASE)
+#define USART1              ((USART_TypeDef *) USART1_BASE)
+#define TIM15               ((TIM_TypeDef *) TIM15_BASE)
+#define TIM16               ((TIM_TypeDef *) TIM16_BASE)
+#define TIM17               ((TIM_TypeDef *) TIM17_BASE)
+#define DMA1                ((DMA_TypeDef *) DMA1_BASE)
+#define DMA2                ((DMA_TypeDef *) DMA2_BASE)
+#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)
+#define CRC                 ((CRC_TypeDef *) CRC_BASE)
+#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)
+#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)
+#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)
+#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)
+#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)
+#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)
+#define ADC1                ((ADC_TypeDef *) ADC1_BASE)
+#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC1_COMMON_BASE)
+#define ADC                 (ADC1_COMMON) /* Kept for legacy purpose */
+
+#define AES                 ((AES_TypeDef *) AES_BASE)
+#define AES1                ((AES_TypeDef *) AES_BASE)
+#define RNG                 ((RNG_TypeDef *) RNG_BASE)
+
+#define UCPD1               ((UCPD_TypeDef *) UCPD1_BASE)
+#define UCPD2               ((UCPD_TypeDef *) UCPD2_BASE)
+
+#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
+#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
+#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
+#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
+#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
+#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
+#define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
+#define DMA2_Channel1       ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)
+#define DMA2_Channel2       ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)
+#define DMA2_Channel3       ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)
+#define DMA2_Channel4       ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)
+#define DMA2_Channel5       ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)
+#define DMAMUX1                ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE)
+#define DMAMUX1_Channel0       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE)
+#define DMAMUX1_Channel1       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE)
+#define DMAMUX1_Channel2       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE)
+#define DMAMUX1_Channel3       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE)
+#define DMAMUX1_Channel4       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE)
+#define DMAMUX1_Channel5       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE)
+#define DMAMUX1_Channel6       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE)
+#define DMAMUX1_Channel7       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel7_BASE)
+#define DMAMUX1_Channel8       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel8_BASE)
+#define DMAMUX1_Channel9       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel9_BASE)
+#define DMAMUX1_Channel10      ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel10_BASE)
+#define DMAMUX1_Channel11      ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel11_BASE)
+
+#define DMAMUX1_RequestGenerator0  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE)
+#define DMAMUX1_RequestGenerator1  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE)
+#define DMAMUX1_RequestGenerator2  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE)
+#define DMAMUX1_RequestGenerator3  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE)
+
+#define DMAMUX1_ChannelStatus      ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE)
+#define DMAMUX1_RequestGenStatus   ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE)
+
+#define DBG              ((DBG_TypeDef *) DBG_BASE)
+
+/**
+  * @}
+  */
+
+/** @addtogroup Exported_constants
+  * @{
+  */
+
+  /** @addtogroup Hardware_Constant_Definition
+    * @{
+    */
+#define LSI_STARTUP_TIME 130U /*!< LSI Maximum startup time in us */
+
+  /**
+    * @}
+    */
+
+  /** @addtogroup Peripheral_Registers_Bits_Definition
+  * @{
+  */
+
+/******************************************************************************/
+/*                         Peripheral Registers Bits Definition               */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Analog to Digital Converter (ADC)                     */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for ADC_ISR register  *******************/
+#define ADC_ISR_ADRDY_Pos              (0U)
+#define ADC_ISR_ADRDY_Msk              (0x1UL << ADC_ISR_ADRDY_Pos)            /*!< 0x00000001 */
+#define ADC_ISR_ADRDY                  ADC_ISR_ADRDY_Msk                       /*!< ADC ready flag */
+#define ADC_ISR_EOSMP_Pos              (1U)
+#define ADC_ISR_EOSMP_Msk              (0x1UL << ADC_ISR_EOSMP_Pos)            /*!< 0x00000002 */
+#define ADC_ISR_EOSMP                  ADC_ISR_EOSMP_Msk                       /*!< ADC group regular end of sampling flag */
+#define ADC_ISR_EOC_Pos                (2U)
+#define ADC_ISR_EOC_Msk                (0x1UL << ADC_ISR_EOC_Pos)              /*!< 0x00000004 */
+#define ADC_ISR_EOC                    ADC_ISR_EOC_Msk                         /*!< ADC group regular end of unitary conversion flag */
+#define ADC_ISR_EOS_Pos                (3U)
+#define ADC_ISR_EOS_Msk                (0x1UL << ADC_ISR_EOS_Pos)              /*!< 0x00000008 */
+#define ADC_ISR_EOS                    ADC_ISR_EOS_Msk                         /*!< ADC group regular end of sequence conversions flag */
+#define ADC_ISR_OVR_Pos                (4U)
+#define ADC_ISR_OVR_Msk                (0x1UL << ADC_ISR_OVR_Pos)              /*!< 0x00000010 */
+#define ADC_ISR_OVR                    ADC_ISR_OVR_Msk                         /*!< ADC group regular overrun flag */
+#define ADC_ISR_AWD1_Pos               (7U)
+#define ADC_ISR_AWD1_Msk               (0x1UL << ADC_ISR_AWD1_Pos)             /*!< 0x00000080 */
+#define ADC_ISR_AWD1                   ADC_ISR_AWD1_Msk                        /*!< ADC analog watchdog 1 flag */
+#define ADC_ISR_AWD2_Pos               (8U)
+#define ADC_ISR_AWD2_Msk               (0x1UL << ADC_ISR_AWD2_Pos)             /*!< 0x00000100 */
+#define ADC_ISR_AWD2                   ADC_ISR_AWD2_Msk                        /*!< ADC analog watchdog 2 flag */
+#define ADC_ISR_AWD3_Pos               (9U)
+#define ADC_ISR_AWD3_Msk               (0x1UL << ADC_ISR_AWD3_Pos)             /*!< 0x00000200 */
+#define ADC_ISR_AWD3                   ADC_ISR_AWD3_Msk                        /*!< ADC analog watchdog 3 flag */
+#define ADC_ISR_EOCAL_Pos              (11U)
+#define ADC_ISR_EOCAL_Msk              (0x1UL << ADC_ISR_EOCAL_Pos)            /*!< 0x00000800 */
+#define ADC_ISR_EOCAL                  ADC_ISR_EOCAL_Msk                       /*!< ADC end of calibration flag */
+#define ADC_ISR_CCRDY_Pos              (13U)
+#define ADC_ISR_CCRDY_Msk              (0x1UL << ADC_ISR_CCRDY_Pos)            /*!< 0x00002000 */
+#define ADC_ISR_CCRDY                  ADC_ISR_CCRDY_Msk                       /*!< ADC channel configuration ready flag */
+
+/* Legacy defines */
+#define ADC_ISR_EOSEQ           (ADC_ISR_EOS)
+
+/********************  Bit definition for ADC_IER register  *******************/
+#define ADC_IER_ADRDYIE_Pos            (0U)
+#define ADC_IER_ADRDYIE_Msk            (0x1UL << ADC_IER_ADRDYIE_Pos)          /*!< 0x00000001 */
+#define ADC_IER_ADRDYIE                ADC_IER_ADRDYIE_Msk                     /*!< ADC ready interrupt */
+#define ADC_IER_EOSMPIE_Pos            (1U)
+#define ADC_IER_EOSMPIE_Msk            (0x1UL << ADC_IER_EOSMPIE_Pos)          /*!< 0x00000002 */
+#define ADC_IER_EOSMPIE                ADC_IER_EOSMPIE_Msk                     /*!< ADC group regular end of sampling interrupt */
+#define ADC_IER_EOCIE_Pos              (2U)
+#define ADC_IER_EOCIE_Msk              (0x1UL << ADC_IER_EOCIE_Pos)            /*!< 0x00000004 */
+#define ADC_IER_EOCIE                  ADC_IER_EOCIE_Msk                       /*!< ADC group regular end of unitary conversion interrupt */
+#define ADC_IER_EOSIE_Pos              (3U)
+#define ADC_IER_EOSIE_Msk              (0x1UL << ADC_IER_EOSIE_Pos)            /*!< 0x00000008 */
+#define ADC_IER_EOSIE                  ADC_IER_EOSIE_Msk                       /*!< ADC group regular end of sequence conversions interrupt */
+#define ADC_IER_OVRIE_Pos              (4U)
+#define ADC_IER_OVRIE_Msk              (0x1UL << ADC_IER_OVRIE_Pos)            /*!< 0x00000010 */
+#define ADC_IER_OVRIE                  ADC_IER_OVRIE_Msk                       /*!< ADC group regular overrun interrupt */
+#define ADC_IER_AWD1IE_Pos             (7U)
+#define ADC_IER_AWD1IE_Msk             (0x1UL << ADC_IER_AWD1IE_Pos)           /*!< 0x00000080 */
+#define ADC_IER_AWD1IE                 ADC_IER_AWD1IE_Msk                      /*!< ADC analog watchdog 1 interrupt */
+#define ADC_IER_AWD2IE_Pos             (8U)
+#define ADC_IER_AWD2IE_Msk             (0x1UL << ADC_IER_AWD2IE_Pos)           /*!< 0x00000100 */
+#define ADC_IER_AWD2IE                 ADC_IER_AWD2IE_Msk                      /*!< ADC analog watchdog 2 interrupt */
+#define ADC_IER_AWD3IE_Pos             (9U)
+#define ADC_IER_AWD3IE_Msk             (0x1UL << ADC_IER_AWD3IE_Pos)           /*!< 0x00000200 */
+#define ADC_IER_AWD3IE                 ADC_IER_AWD3IE_Msk                      /*!< ADC analog watchdog 3 interrupt */
+#define ADC_IER_EOCALIE_Pos            (11U)
+#define ADC_IER_EOCALIE_Msk            (0x1UL << ADC_IER_EOCALIE_Pos)          /*!< 0x00000800 */
+#define ADC_IER_EOCALIE                ADC_IER_EOCALIE_Msk                     /*!< ADC end of calibration interrupt */
+#define ADC_IER_CCRDYIE_Pos            (13U)
+#define ADC_IER_CCRDYIE_Msk            (0x1UL << ADC_IER_CCRDYIE_Pos)          /*!< 0x00002000 */
+#define ADC_IER_CCRDYIE                ADC_IER_CCRDYIE_Msk                     /*!< ADC channel configuration ready interrupt */
+
+/* Legacy defines */
+#define ADC_IER_EOSEQIE           (ADC_IER_EOSIE)
+
+/********************  Bit definition for ADC_CR register  ********************/
+#define ADC_CR_ADEN_Pos                (0U)
+#define ADC_CR_ADEN_Msk                (0x1UL << ADC_CR_ADEN_Pos)              /*!< 0x00000001 */
+#define ADC_CR_ADEN                    ADC_CR_ADEN_Msk                         /*!< ADC enable */
+#define ADC_CR_ADDIS_Pos               (1U)
+#define ADC_CR_ADDIS_Msk               (0x1UL << ADC_CR_ADDIS_Pos)             /*!< 0x00000002 */
+#define ADC_CR_ADDIS                   ADC_CR_ADDIS_Msk                        /*!< ADC disable */
+#define ADC_CR_ADSTART_Pos             (2U)
+#define ADC_CR_ADSTART_Msk             (0x1UL << ADC_CR_ADSTART_Pos)           /*!< 0x00000004 */
+#define ADC_CR_ADSTART                 ADC_CR_ADSTART_Msk                      /*!< ADC group regular conversion start */
+#define ADC_CR_ADSTP_Pos               (4U)
+#define ADC_CR_ADSTP_Msk               (0x1UL << ADC_CR_ADSTP_Pos)             /*!< 0x00000010 */
+#define ADC_CR_ADSTP                   ADC_CR_ADSTP_Msk                        /*!< ADC group regular conversion stop */
+#define ADC_CR_ADVREGEN_Pos            (28U)
+#define ADC_CR_ADVREGEN_Msk            (0x1UL << ADC_CR_ADVREGEN_Pos)          /*!< 0x10000000 */
+#define ADC_CR_ADVREGEN                ADC_CR_ADVREGEN_Msk                     /*!< ADC voltage regulator enable */
+#define ADC_CR_ADCAL_Pos               (31U)
+#define ADC_CR_ADCAL_Msk               (0x1UL << ADC_CR_ADCAL_Pos)             /*!< 0x80000000 */
+#define ADC_CR_ADCAL                   ADC_CR_ADCAL_Msk                        /*!< ADC calibration */
+
+/********************  Bit definition for ADC_CFGR1 register  *****************/
+#define ADC_CFGR1_DMAEN_Pos            (0U)
+#define ADC_CFGR1_DMAEN_Msk            (0x1UL << ADC_CFGR1_DMAEN_Pos)          /*!< 0x00000001 */
+#define ADC_CFGR1_DMAEN                ADC_CFGR1_DMAEN_Msk                     /*!< ADC DMA transfer enable */
+#define ADC_CFGR1_DMACFG_Pos           (1U)
+#define ADC_CFGR1_DMACFG_Msk           (0x1UL << ADC_CFGR1_DMACFG_Pos)         /*!< 0x00000002 */
+#define ADC_CFGR1_DMACFG               ADC_CFGR1_DMACFG_Msk                    /*!< ADC DMA transfer configuration */
+
+#define ADC_CFGR1_SCANDIR_Pos          (2U)
+#define ADC_CFGR1_SCANDIR_Msk          (0x1UL << ADC_CFGR1_SCANDIR_Pos)        /*!< 0x00000004 */
+#define ADC_CFGR1_SCANDIR              ADC_CFGR1_SCANDIR_Msk                   /*!< ADC group regular sequencer scan direction */
+
+#define ADC_CFGR1_RES_Pos              (3U)
+#define ADC_CFGR1_RES_Msk              (0x3UL << ADC_CFGR1_RES_Pos)            /*!< 0x00000018 */
+#define ADC_CFGR1_RES                  ADC_CFGR1_RES_Msk                       /*!< ADC data resolution */
+#define ADC_CFGR1_RES_0                (0x1U << ADC_CFGR1_RES_Pos)             /*!< 0x00000008 */
+#define ADC_CFGR1_RES_1                (0x2U << ADC_CFGR1_RES_Pos)             /*!< 0x00000010 */
+
+#define ADC_CFGR1_ALIGN_Pos            (5U)
+#define ADC_CFGR1_ALIGN_Msk            (0x1UL << ADC_CFGR1_ALIGN_Pos)          /*!< 0x00000020 */
+#define ADC_CFGR1_ALIGN                ADC_CFGR1_ALIGN_Msk                     /*!< ADC data alignment */
+
+#define ADC_CFGR1_EXTSEL_Pos           (6U)
+#define ADC_CFGR1_EXTSEL_Msk           (0x7UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x000001C0 */
+#define ADC_CFGR1_EXTSEL               ADC_CFGR1_EXTSEL_Msk                    /*!< ADC group regular external trigger source */
+#define ADC_CFGR1_EXTSEL_0             (0x1UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000040 */
+#define ADC_CFGR1_EXTSEL_1             (0x2UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000080 */
+#define ADC_CFGR1_EXTSEL_2             (0x4UL << ADC_CFGR1_EXTSEL_Pos)         /*!< 0x00000100 */
+
+#define ADC_CFGR1_EXTEN_Pos            (10U)
+#define ADC_CFGR1_EXTEN_Msk            (0x3UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000C00 */
+#define ADC_CFGR1_EXTEN                ADC_CFGR1_EXTEN_Msk                     /*!< ADC group regular external trigger polarity */
+#define ADC_CFGR1_EXTEN_0              (0x1UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000400 */
+#define ADC_CFGR1_EXTEN_1              (0x2UL << ADC_CFGR1_EXTEN_Pos)          /*!< 0x00000800 */
+
+#define ADC_CFGR1_OVRMOD_Pos           (12U)
+#define ADC_CFGR1_OVRMOD_Msk           (0x1UL << ADC_CFGR1_OVRMOD_Pos)         /*!< 0x00001000 */
+#define ADC_CFGR1_OVRMOD               ADC_CFGR1_OVRMOD_Msk                    /*!< ADC group regular overrun configuration */
+#define ADC_CFGR1_CONT_Pos             (13U)
+#define ADC_CFGR1_CONT_Msk             (0x1UL << ADC_CFGR1_CONT_Pos)           /*!< 0x00002000 */
+#define ADC_CFGR1_CONT                 ADC_CFGR1_CONT_Msk                      /*!< ADC group regular continuous conversion mode */
+#define ADC_CFGR1_WAIT_Pos             (14U)
+#define ADC_CFGR1_WAIT_Msk             (0x1UL << ADC_CFGR1_WAIT_Pos)           /*!< 0x00004000 */
+#define ADC_CFGR1_WAIT                 ADC_CFGR1_WAIT_Msk                      /*!< ADC low power auto wait */
+#define ADC_CFGR1_AUTOFF_Pos           (15U)
+#define ADC_CFGR1_AUTOFF_Msk           (0x1UL << ADC_CFGR1_AUTOFF_Pos)         /*!< 0x00008000 */
+#define ADC_CFGR1_AUTOFF               ADC_CFGR1_AUTOFF_Msk                    /*!< ADC low power auto power off */
+#define ADC_CFGR1_DISCEN_Pos           (16U)
+#define ADC_CFGR1_DISCEN_Msk           (0x1UL << ADC_CFGR1_DISCEN_Pos)         /*!< 0x00010000 */
+#define ADC_CFGR1_DISCEN               ADC_CFGR1_DISCEN_Msk                    /*!< ADC group regular sequencer discontinuous mode */
+#define ADC_CFGR1_CHSELRMOD_Pos        (21U)
+#define ADC_CFGR1_CHSELRMOD_Msk        (0x1UL << ADC_CFGR1_CHSELRMOD_Pos)      /*!< 0x00200000 */
+#define ADC_CFGR1_CHSELRMOD            ADC_CFGR1_CHSELRMOD_Msk                 /*!< ADC group regular sequencer mode */
+
+#define ADC_CFGR1_AWD1SGL_Pos          (22U)
+#define ADC_CFGR1_AWD1SGL_Msk          (0x1UL << ADC_CFGR1_AWD1SGL_Pos)        /*!< 0x00400000 */
+#define ADC_CFGR1_AWD1SGL              ADC_CFGR1_AWD1SGL_Msk                   /*!< ADC analog watchdog 1 monitoring a single channel or all channels */
+#define ADC_CFGR1_AWD1EN_Pos           (23U)
+#define ADC_CFGR1_AWD1EN_Msk           (0x1UL << ADC_CFGR1_AWD1EN_Pos)         /*!< 0x00800000 */
+#define ADC_CFGR1_AWD1EN               ADC_CFGR1_AWD1EN_Msk                    /*!< ADC analog watchdog 1 enable on scope ADC group regular */
+
+#define ADC_CFGR1_AWD1CH_Pos           (26U)
+#define ADC_CFGR1_AWD1CH_Msk           (0x1FUL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x7C000000 */
+#define ADC_CFGR1_AWD1CH               ADC_CFGR1_AWD1CH_Msk                    /*!< ADC analog watchdog 1 monitored channel selection */
+#define ADC_CFGR1_AWD1CH_0             (0x01UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x04000000 */
+#define ADC_CFGR1_AWD1CH_1             (0x02UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x08000000 */
+#define ADC_CFGR1_AWD1CH_2             (0x04UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x10000000 */
+#define ADC_CFGR1_AWD1CH_3             (0x08UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x20000000 */
+#define ADC_CFGR1_AWD1CH_4             (0x10UL << ADC_CFGR1_AWD1CH_Pos)        /*!< 0x40000000 */
+
+/* Legacy defines */
+#define ADC_CFGR1_AUTDLY          (ADC_CFGR1_WAIT)
+
+/********************  Bit definition for ADC_CFGR2 register  *****************/
+#define ADC_CFGR2_OVSE_Pos             (0U)
+#define ADC_CFGR2_OVSE_Msk             (0x1UL << ADC_CFGR2_OVSE_Pos)           /*!< 0x00000001 */
+#define ADC_CFGR2_OVSE                 ADC_CFGR2_OVSE_Msk                      /*!< ADC oversampler enable on scope ADC group regular */
+
+#define ADC_CFGR2_OVSR_Pos             (2U)
+#define ADC_CFGR2_OVSR_Msk             (0x7UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x0000001C */
+#define ADC_CFGR2_OVSR                 ADC_CFGR2_OVSR_Msk                      /*!< ADC oversampling ratio */
+#define ADC_CFGR2_OVSR_0               (0x1UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000004 */
+#define ADC_CFGR2_OVSR_1               (0x2UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000008 */
+#define ADC_CFGR2_OVSR_2               (0x4UL << ADC_CFGR2_OVSR_Pos)           /*!< 0x00000010 */
+
+#define ADC_CFGR2_OVSS_Pos             (5U)
+#define ADC_CFGR2_OVSS_Msk             (0xFUL << ADC_CFGR2_OVSS_Pos)           /*!< 0x000001E0 */
+#define ADC_CFGR2_OVSS                 ADC_CFGR2_OVSS_Msk                      /*!< ADC oversampling shift */
+#define ADC_CFGR2_OVSS_0               (0x1UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000020 */
+#define ADC_CFGR2_OVSS_1               (0x2UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000040 */
+#define ADC_CFGR2_OVSS_2               (0x4UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000080 */
+#define ADC_CFGR2_OVSS_3               (0x8UL << ADC_CFGR2_OVSS_Pos)           /*!< 0x00000100 */
+
+#define ADC_CFGR2_TOVS_Pos             (9U)
+#define ADC_CFGR2_TOVS_Msk             (0x1UL << ADC_CFGR2_TOVS_Pos)           /*!< 0x00000200 */
+#define ADC_CFGR2_TOVS                 ADC_CFGR2_TOVS_Msk                      /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */
+
+#define ADC_CFGR2_LFTRIG_Pos           (29U)
+#define ADC_CFGR2_LFTRIG_Msk           (0x1UL << ADC_CFGR2_LFTRIG_Pos)         /*!< 0x20000000 */
+#define ADC_CFGR2_LFTRIG               ADC_CFGR2_LFTRIG_Msk                    /*!< ADC low frequency trigger mode */
+
+#define ADC_CFGR2_CKMODE_Pos           (30U)
+#define ADC_CFGR2_CKMODE_Msk           (0x3UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0xC0000000 */
+#define ADC_CFGR2_CKMODE               ADC_CFGR2_CKMODE_Msk                    /*!< ADC clock source and prescaler (prescaler only for clock source synchronous) */
+#define ADC_CFGR2_CKMODE_1             (0x2UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x80000000 */
+#define ADC_CFGR2_CKMODE_0             (0x1UL << ADC_CFGR2_CKMODE_Pos)         /*!< 0x40000000 */
+
+/********************  Bit definition for ADC_SMPR register  ******************/
+#define ADC_SMPR_SMP1_Pos              (0U)
+#define ADC_SMPR_SMP1_Msk              (0x7UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000007 */
+#define ADC_SMPR_SMP1                  ADC_SMPR_SMP1_Msk                       /*!< ADC group of channels sampling time 1 */
+#define ADC_SMPR_SMP1_0                (0x1UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000001 */
+#define ADC_SMPR_SMP1_1                (0x2UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000002 */
+#define ADC_SMPR_SMP1_2                (0x4UL << ADC_SMPR_SMP1_Pos)            /*!< 0x00000004 */
+
+#define ADC_SMPR_SMP2_Pos              (4U)
+#define ADC_SMPR_SMP2_Msk              (0x7UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000070 */
+#define ADC_SMPR_SMP2                  ADC_SMPR_SMP2_Msk                       /*!< ADC group of channels sampling time 2 */
+#define ADC_SMPR_SMP2_0                (0x1UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000010 */
+#define ADC_SMPR_SMP2_1                (0x2UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000020 */
+#define ADC_SMPR_SMP2_2                (0x4UL << ADC_SMPR_SMP2_Pos)            /*!< 0x00000040 */
+
+#define ADC_SMPR_SMPSEL_Pos            (8U)
+#define ADC_SMPR_SMPSEL_Msk            (0x7FFFFUL << ADC_SMPR_SMPSEL_Pos)      /*!< 0x07FFFF00 */
+#define ADC_SMPR_SMPSEL                ADC_SMPR_SMPSEL_Msk                     /*!< ADC all channels sampling time selection */
+#define ADC_SMPR_SMPSEL0_Pos           (8U)
+#define ADC_SMPR_SMPSEL0_Msk           (0x1UL << ADC_SMPR_SMPSEL0_Pos)         /*!< 0x00000100 */
+#define ADC_SMPR_SMPSEL0               ADC_SMPR_SMPSEL0_Msk                    /*!< ADC channel 0 sampling time selection */
+#define ADC_SMPR_SMPSEL1_Pos           (9U)
+#define ADC_SMPR_SMPSEL1_Msk           (0x1UL << ADC_SMPR_SMPSEL1_Pos)         /*!< 0x00000200 */
+#define ADC_SMPR_SMPSEL1               ADC_SMPR_SMPSEL1_Msk                    /*!< ADC channel 1 sampling time selection */
+#define ADC_SMPR_SMPSEL2_Pos           (10U)
+#define ADC_SMPR_SMPSEL2_Msk           (0x1UL << ADC_SMPR_SMPSEL2_Pos)         /*!< 0x00000400 */
+#define ADC_SMPR_SMPSEL2               ADC_SMPR_SMPSEL2_Msk                    /*!< ADC channel 2 sampling time selection */
+#define ADC_SMPR_SMPSEL3_Pos           (11U)
+#define ADC_SMPR_SMPSEL3_Msk           (0x1UL << ADC_SMPR_SMPSEL3_Pos)         /*!< 0x00000800 */
+#define ADC_SMPR_SMPSEL3               ADC_SMPR_SMPSEL3_Msk                    /*!< ADC channel 3 sampling time selection */
+#define ADC_SMPR_SMPSEL4_Pos           (12U)
+#define ADC_SMPR_SMPSEL4_Msk           (0x1UL << ADC_SMPR_SMPSEL4_Pos)         /*!< 0x00001000 */
+#define ADC_SMPR_SMPSEL4               ADC_SMPR_SMPSEL4_Msk                    /*!< ADC channel 4 sampling time selection */
+#define ADC_SMPR_SMPSEL5_Pos           (13U)
+#define ADC_SMPR_SMPSEL5_Msk           (0x1UL << ADC_SMPR_SMPSEL5_Pos)         /*!< 0x00002000 */
+#define ADC_SMPR_SMPSEL5               ADC_SMPR_SMPSEL5_Msk                    /*!< ADC channel 5 sampling time selection */
+#define ADC_SMPR_SMPSEL6_Pos           (14U)
+#define ADC_SMPR_SMPSEL6_Msk           (0x1UL << ADC_SMPR_SMPSEL6_Pos)         /*!< 0x00004000 */
+#define ADC_SMPR_SMPSEL6               ADC_SMPR_SMPSEL6_Msk                    /*!< ADC channel 6 sampling time selection */
+#define ADC_SMPR_SMPSEL7_Pos           (15U)
+#define ADC_SMPR_SMPSEL7_Msk           (0x1UL << ADC_SMPR_SMPSEL7_Pos)         /*!< 0x00008000 */
+#define ADC_SMPR_SMPSEL7               ADC_SMPR_SMPSEL7_Msk                    /*!< ADC channel 7 sampling time selection */
+#define ADC_SMPR_SMPSEL8_Pos           (16U)
+#define ADC_SMPR_SMPSEL8_Msk           (0x1UL << ADC_SMPR_SMPSEL8_Pos)         /*!< 0x00010000 */
+#define ADC_SMPR_SMPSEL8               ADC_SMPR_SMPSEL8_Msk                    /*!< ADC channel 8 sampling time selection */
+#define ADC_SMPR_SMPSEL9_Pos           (17U)
+#define ADC_SMPR_SMPSEL9_Msk           (0x1UL << ADC_SMPR_SMPSEL9_Pos)         /*!< 0x00020000 */
+#define ADC_SMPR_SMPSEL9               ADC_SMPR_SMPSEL9_Msk                    /*!< ADC channel 9 sampling time selection */
+#define ADC_SMPR_SMPSEL10_Pos          (18U)
+#define ADC_SMPR_SMPSEL10_Msk          (0x1UL << ADC_SMPR_SMPSEL10_Pos)        /*!< 0x00040000 */
+#define ADC_SMPR_SMPSEL10              ADC_SMPR_SMPSEL10_Msk                   /*!< ADC channel 10 sampling time selection */
+#define ADC_SMPR_SMPSEL11_Pos          (19U)
+#define ADC_SMPR_SMPSEL11_Msk          (0x1UL << ADC_SMPR_SMPSEL11_Pos)        /*!< 0x00080000 */
+#define ADC_SMPR_SMPSEL11              ADC_SMPR_SMPSEL11_Msk                   /*!< ADC channel 11 sampling time selection */
+#define ADC_SMPR_SMPSEL12_Pos          (20U)
+#define ADC_SMPR_SMPSEL12_Msk          (0x1UL << ADC_SMPR_SMPSEL12_Pos)        /*!< 0x00100000 */
+#define ADC_SMPR_SMPSEL12              ADC_SMPR_SMPSEL12_Msk                   /*!< ADC channel 12 sampling time selection */
+#define ADC_SMPR_SMPSEL13_Pos          (21U)
+#define ADC_SMPR_SMPSEL13_Msk          (0x1UL << ADC_SMPR_SMPSEL13_Pos)        /*!< 0x00200000 */
+#define ADC_SMPR_SMPSEL13              ADC_SMPR_SMPSEL13_Msk                   /*!< ADC channel 13 sampling time selection */
+#define ADC_SMPR_SMPSEL14_Pos          (22U)
+#define ADC_SMPR_SMPSEL14_Msk          (0x1UL << ADC_SMPR_SMPSEL14_Pos)        /*!< 0x00400000 */
+#define ADC_SMPR_SMPSEL14              ADC_SMPR_SMPSEL14_Msk                   /*!< ADC channel 14 sampling time selection */
+#define ADC_SMPR_SMPSEL15_Pos          (23U)
+#define ADC_SMPR_SMPSEL15_Msk          (0x1UL << ADC_SMPR_SMPSEL15_Pos)        /*!< 0x00800000 */
+#define ADC_SMPR_SMPSEL15              ADC_SMPR_SMPSEL15_Msk                   /*!< ADC channel 15 sampling time selection */
+#define ADC_SMPR_SMPSEL16_Pos          (24U)
+#define ADC_SMPR_SMPSEL16_Msk          (0x1UL << ADC_SMPR_SMPSEL16_Pos)        /*!< 0x01000000 */
+#define ADC_SMPR_SMPSEL16              ADC_SMPR_SMPSEL16_Msk                   /*!< ADC channel 16 sampling time selection */
+#define ADC_SMPR_SMPSEL17_Pos          (25U)
+#define ADC_SMPR_SMPSEL17_Msk          (0x1UL << ADC_SMPR_SMPSEL17_Pos)        /*!< 0x02000000 */
+#define ADC_SMPR_SMPSEL17              ADC_SMPR_SMPSEL17_Msk                   /*!< ADC channel 17 sampling time selection */
+#define ADC_SMPR_SMPSEL18_Pos          (26U)
+#define ADC_SMPR_SMPSEL18_Msk          (0x1UL << ADC_SMPR_SMPSEL18_Pos)        /*!< 0x04000000 */
+#define ADC_SMPR_SMPSEL18              ADC_SMPR_SMPSEL18_Msk                   /*!< ADC channel 18 sampling time selection */
+
+/********************  Bit definition for ADC_TR1 register  *******************/
+#define ADC_TR1_LT1_Pos                (0U)
+#define ADC_TR1_LT1_Msk                (0xFFFUL << ADC_TR1_LT1_Pos)            /*!< 0x00000FFF */
+#define ADC_TR1_LT1                    ADC_TR1_LT1_Msk                         /*!< ADC analog watchdog 1 threshold low */
+#define ADC_TR1_LT1_0                  (0x001UL << ADC_TR1_LT1_Pos)            /*!< 0x00000001 */
+#define ADC_TR1_LT1_1                  (0x002UL << ADC_TR1_LT1_Pos)            /*!< 0x00000002 */
+#define ADC_TR1_LT1_2                  (0x004UL << ADC_TR1_LT1_Pos)            /*!< 0x00000004 */
+#define ADC_TR1_LT1_3                  (0x008UL << ADC_TR1_LT1_Pos)            /*!< 0x00000008 */
+#define ADC_TR1_LT1_4                  (0x010UL << ADC_TR1_LT1_Pos)            /*!< 0x00000010 */
+#define ADC_TR1_LT1_5                  (0x020UL << ADC_TR1_LT1_Pos)            /*!< 0x00000020 */
+#define ADC_TR1_LT1_6                  (0x040UL << ADC_TR1_LT1_Pos)            /*!< 0x00000040 */
+#define ADC_TR1_LT1_7                  (0x080UL << ADC_TR1_LT1_Pos)            /*!< 0x00000080 */
+#define ADC_TR1_LT1_8                  (0x100UL << ADC_TR1_LT1_Pos)            /*!< 0x00000100 */
+#define ADC_TR1_LT1_9                  (0x200UL << ADC_TR1_LT1_Pos)            /*!< 0x00000200 */
+#define ADC_TR1_LT1_10                 (0x400UL << ADC_TR1_LT1_Pos)            /*!< 0x00000400 */
+#define ADC_TR1_LT1_11                 (0x800UL << ADC_TR1_LT1_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR1_HT1_Pos                (16U)
+#define ADC_TR1_HT1_Msk                (0xFFFUL << ADC_TR1_HT1_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR1_HT1                    ADC_TR1_HT1_Msk                         /*!< ADC Analog watchdog 1 threshold high */
+#define ADC_TR1_HT1_0                  (0x001UL << ADC_TR1_HT1_Pos)            /*!< 0x00010000 */
+#define ADC_TR1_HT1_1                  (0x002UL << ADC_TR1_HT1_Pos)            /*!< 0x00020000 */
+#define ADC_TR1_HT1_2                  (0x004UL << ADC_TR1_HT1_Pos)            /*!< 0x00040000 */
+#define ADC_TR1_HT1_3                  (0x008UL << ADC_TR1_HT1_Pos)            /*!< 0x00080000 */
+#define ADC_TR1_HT1_4                  (0x010UL << ADC_TR1_HT1_Pos)            /*!< 0x00100000 */
+#define ADC_TR1_HT1_5                  (0x020UL << ADC_TR1_HT1_Pos)            /*!< 0x00200000 */
+#define ADC_TR1_HT1_6                  (0x040UL << ADC_TR1_HT1_Pos)            /*!< 0x00400000 */
+#define ADC_TR1_HT1_7                  (0x080UL << ADC_TR1_HT1_Pos)            /*!< 0x00800000 */
+#define ADC_TR1_HT1_8                  (0x100UL << ADC_TR1_HT1_Pos)            /*!< 0x01000000 */
+#define ADC_TR1_HT1_9                  (0x200UL << ADC_TR1_HT1_Pos)            /*!< 0x02000000 */
+#define ADC_TR1_HT1_10                 (0x400UL << ADC_TR1_HT1_Pos)            /*!< 0x04000000 */
+#define ADC_TR1_HT1_11                 (0x800UL << ADC_TR1_HT1_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_TR2 register  *******************/
+#define ADC_TR2_LT2_Pos                (0U)
+#define ADC_TR2_LT2_Msk                (0xFFFUL << ADC_TR2_LT2_Pos)            /*!< 0x00000FFF */
+#define ADC_TR2_LT2                    ADC_TR2_LT2_Msk                         /*!< ADC analog watchdog 2 threshold low */
+#define ADC_TR2_LT2_0                  (0x001UL << ADC_TR2_LT2_Pos)            /*!< 0x00000001 */
+#define ADC_TR2_LT2_1                  (0x002UL << ADC_TR2_LT2_Pos)            /*!< 0x00000002 */
+#define ADC_TR2_LT2_2                  (0x004UL << ADC_TR2_LT2_Pos)            /*!< 0x00000004 */
+#define ADC_TR2_LT2_3                  (0x008UL << ADC_TR2_LT2_Pos)            /*!< 0x00000008 */
+#define ADC_TR2_LT2_4                  (0x010UL << ADC_TR2_LT2_Pos)            /*!< 0x00000010 */
+#define ADC_TR2_LT2_5                  (0x020UL << ADC_TR2_LT2_Pos)            /*!< 0x00000020 */
+#define ADC_TR2_LT2_6                  (0x040UL << ADC_TR2_LT2_Pos)            /*!< 0x00000040 */
+#define ADC_TR2_LT2_7                  (0x080UL << ADC_TR2_LT2_Pos)            /*!< 0x00000080 */
+#define ADC_TR2_LT2_8                  (0x100UL << ADC_TR2_LT2_Pos)            /*!< 0x00000100 */
+#define ADC_TR2_LT2_9                  (0x200UL << ADC_TR2_LT2_Pos)            /*!< 0x00000200 */
+#define ADC_TR2_LT2_10                 (0x400UL << ADC_TR2_LT2_Pos)            /*!< 0x00000400 */
+#define ADC_TR2_LT2_11                 (0x800UL << ADC_TR2_LT2_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR2_HT2_Pos                (16U)
+#define ADC_TR2_HT2_Msk                (0xFFFUL << ADC_TR2_HT2_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR2_HT2                    ADC_TR2_HT2_Msk                         /*!< ADC analog watchdog 2 threshold high */
+#define ADC_TR2_HT2_0                  (0x001UL << ADC_TR2_HT2_Pos)            /*!< 0x00010000 */
+#define ADC_TR2_HT2_1                  (0x002UL << ADC_TR2_HT2_Pos)            /*!< 0x00020000 */
+#define ADC_TR2_HT2_2                  (0x004UL << ADC_TR2_HT2_Pos)            /*!< 0x00040000 */
+#define ADC_TR2_HT2_3                  (0x008UL << ADC_TR2_HT2_Pos)            /*!< 0x00080000 */
+#define ADC_TR2_HT2_4                  (0x010UL << ADC_TR2_HT2_Pos)            /*!< 0x00100000 */
+#define ADC_TR2_HT2_5                  (0x020UL << ADC_TR2_HT2_Pos)            /*!< 0x00200000 */
+#define ADC_TR2_HT2_6                  (0x040UL << ADC_TR2_HT2_Pos)            /*!< 0x00400000 */
+#define ADC_TR2_HT2_7                  (0x080UL << ADC_TR2_HT2_Pos)            /*!< 0x00800000 */
+#define ADC_TR2_HT2_8                  (0x100UL << ADC_TR2_HT2_Pos)            /*!< 0x01000000 */
+#define ADC_TR2_HT2_9                  (0x200UL << ADC_TR2_HT2_Pos)            /*!< 0x02000000 */
+#define ADC_TR2_HT2_10                 (0x400UL << ADC_TR2_HT2_Pos)            /*!< 0x04000000 */
+#define ADC_TR2_HT2_11                 (0x800UL << ADC_TR2_HT2_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_CHSELR register  ****************/
+#define ADC_CHSELR_CHSEL_Pos           (0U)
+#define ADC_CHSELR_CHSEL_Msk           (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos)     /*!< 0x0007FFFF */
+#define ADC_CHSELR_CHSEL               ADC_CHSELR_CHSEL_Msk                    /*!< ADC group regular sequencer channels, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL18_Pos         (18U)
+#define ADC_CHSELR_CHSEL18_Msk         (0x1UL << ADC_CHSELR_CHSEL18_Pos)       /*!< 0x00040000 */
+#define ADC_CHSELR_CHSEL18             ADC_CHSELR_CHSEL18_Msk                  /*!< ADC group regular sequencer channel 18, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL17_Pos         (17U)
+#define ADC_CHSELR_CHSEL17_Msk         (0x1UL << ADC_CHSELR_CHSEL17_Pos)       /*!< 0x00020000 */
+#define ADC_CHSELR_CHSEL17             ADC_CHSELR_CHSEL17_Msk                  /*!< ADC group regular sequencer channel 17, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL16_Pos         (16U)
+#define ADC_CHSELR_CHSEL16_Msk         (0x1UL << ADC_CHSELR_CHSEL16_Pos)       /*!< 0x00010000 */
+#define ADC_CHSELR_CHSEL16             ADC_CHSELR_CHSEL16_Msk                  /*!< ADC group regular sequencer channel 16, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL15_Pos         (15U)
+#define ADC_CHSELR_CHSEL15_Msk         (0x1UL << ADC_CHSELR_CHSEL15_Pos)       /*!< 0x00008000 */
+#define ADC_CHSELR_CHSEL15             ADC_CHSELR_CHSEL15_Msk                  /*!< ADC group regular sequencer channel 15, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL14_Pos         (14U)
+#define ADC_CHSELR_CHSEL14_Msk         (0x1UL << ADC_CHSELR_CHSEL14_Pos)       /*!< 0x00004000 */
+#define ADC_CHSELR_CHSEL14             ADC_CHSELR_CHSEL14_Msk                  /*!< ADC group regular sequencer channel 14, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL13_Pos         (13U)
+#define ADC_CHSELR_CHSEL13_Msk         (0x1UL << ADC_CHSELR_CHSEL13_Pos)       /*!< 0x00002000 */
+#define ADC_CHSELR_CHSEL13             ADC_CHSELR_CHSEL13_Msk                  /*!< ADC group regular sequencer channel 13, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL12_Pos         (12U)
+#define ADC_CHSELR_CHSEL12_Msk         (0x1UL << ADC_CHSELR_CHSEL12_Pos)       /*!< 0x00001000 */
+#define ADC_CHSELR_CHSEL12             ADC_CHSELR_CHSEL12_Msk                  /*!< ADC group regular sequencer channel 12, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL11_Pos         (11U)
+#define ADC_CHSELR_CHSEL11_Msk         (0x1UL << ADC_CHSELR_CHSEL11_Pos)       /*!< 0x00000800 */
+#define ADC_CHSELR_CHSEL11             ADC_CHSELR_CHSEL11_Msk                  /*!< ADC group regular sequencer channel 11, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL10_Pos         (10U)
+#define ADC_CHSELR_CHSEL10_Msk         (0x1UL << ADC_CHSELR_CHSEL10_Pos)       /*!< 0x00000400 */
+#define ADC_CHSELR_CHSEL10             ADC_CHSELR_CHSEL10_Msk                  /*!< ADC group regular sequencer channel 10, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL9_Pos          (9U)
+#define ADC_CHSELR_CHSEL9_Msk          (0x1UL << ADC_CHSELR_CHSEL9_Pos)        /*!< 0x00000200 */
+#define ADC_CHSELR_CHSEL9              ADC_CHSELR_CHSEL9_Msk                   /*!< ADC group regular sequencer channel 9, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL8_Pos          (8U)
+#define ADC_CHSELR_CHSEL8_Msk          (0x1UL << ADC_CHSELR_CHSEL8_Pos)        /*!< 0x00000100 */
+#define ADC_CHSELR_CHSEL8              ADC_CHSELR_CHSEL8_Msk                   /*!< ADC group regular sequencer channel 8, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL7_Pos          (7U)
+#define ADC_CHSELR_CHSEL7_Msk          (0x1UL << ADC_CHSELR_CHSEL7_Pos)        /*!< 0x00000080 */
+#define ADC_CHSELR_CHSEL7              ADC_CHSELR_CHSEL7_Msk                   /*!< ADC group regular sequencer channel 7, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL6_Pos          (6U)
+#define ADC_CHSELR_CHSEL6_Msk          (0x1UL << ADC_CHSELR_CHSEL6_Pos)        /*!< 0x00000040 */
+#define ADC_CHSELR_CHSEL6              ADC_CHSELR_CHSEL6_Msk                   /*!< ADC group regular sequencer channel 6, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL5_Pos          (5U)
+#define ADC_CHSELR_CHSEL5_Msk          (0x1UL << ADC_CHSELR_CHSEL5_Pos)        /*!< 0x00000020 */
+#define ADC_CHSELR_CHSEL5              ADC_CHSELR_CHSEL5_Msk                   /*!< ADC group regular sequencer channel 5, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL4_Pos          (4U)
+#define ADC_CHSELR_CHSEL4_Msk          (0x1UL << ADC_CHSELR_CHSEL4_Pos)        /*!< 0x00000010 */
+#define ADC_CHSELR_CHSEL4              ADC_CHSELR_CHSEL4_Msk                   /*!< ADC group regular sequencer channel 4, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL3_Pos          (3U)
+#define ADC_CHSELR_CHSEL3_Msk          (0x1UL << ADC_CHSELR_CHSEL3_Pos)        /*!< 0x00000008 */
+#define ADC_CHSELR_CHSEL3              ADC_CHSELR_CHSEL3_Msk                   /*!< ADC group regular sequencer channel 3, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL2_Pos          (2U)
+#define ADC_CHSELR_CHSEL2_Msk          (0x1UL << ADC_CHSELR_CHSEL2_Pos)        /*!< 0x00000004 */
+#define ADC_CHSELR_CHSEL2              ADC_CHSELR_CHSEL2_Msk                   /*!< ADC group regular sequencer channel 2, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL1_Pos          (1U)
+#define ADC_CHSELR_CHSEL1_Msk          (0x1UL << ADC_CHSELR_CHSEL1_Pos)        /*!< 0x00000002 */
+#define ADC_CHSELR_CHSEL1              ADC_CHSELR_CHSEL1_Msk                   /*!< ADC group regular sequencer channel 1, available when ADC_CFGR1_CHSELRMOD is reset */
+#define ADC_CHSELR_CHSEL0_Pos          (0U)
+#define ADC_CHSELR_CHSEL0_Msk          (0x1UL << ADC_CHSELR_CHSEL0_Pos)        /*!< 0x00000001 */
+#define ADC_CHSELR_CHSEL0              ADC_CHSELR_CHSEL0_Msk                   /*!< ADC group regular sequencer channel 0, available when ADC_CFGR1_CHSELRMOD is reset */
+
+#define ADC_CHSELR_SQ_ALL_Pos          (0U)
+#define ADC_CHSELR_SQ_ALL_Msk          (0xFFFFFFFFUL << ADC_CHSELR_SQ_ALL_Pos) /*!< 0xFFFFFFFF */
+#define ADC_CHSELR_SQ_ALL              ADC_CHSELR_SQ_ALL_Msk                   /*!< ADC group regular sequencer all ranks, available when ADC_CFGR1_CHSELRMOD is set */
+
+#define ADC_CHSELR_SQ8_Pos             (28U)
+#define ADC_CHSELR_SQ8_Msk             (0xFUL << ADC_CHSELR_SQ8_Pos)           /*!< 0xF0000000 */
+#define ADC_CHSELR_SQ8                 ADC_CHSELR_SQ8_Msk                      /*!< ADC group regular sequencer rank 8, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ8_0               (0x1UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x10000000 */
+#define ADC_CHSELR_SQ8_1               (0x2UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x20000000 */
+#define ADC_CHSELR_SQ8_2               (0x4UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x40000000 */
+#define ADC_CHSELR_SQ8_3               (0x8UL << ADC_CHSELR_SQ8_Pos)           /*!< 0x80000000 */
+
+#define ADC_CHSELR_SQ7_Pos             (24U)
+#define ADC_CHSELR_SQ7_Msk             (0xFUL << ADC_CHSELR_SQ7_Pos)           /*!< 0x0F000000 */
+#define ADC_CHSELR_SQ7                 ADC_CHSELR_SQ7_Msk                      /*!< ADC group regular sequencer rank 7, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ7_0               (0x1UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x01000000 */
+#define ADC_CHSELR_SQ7_1               (0x2UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x02000000 */
+#define ADC_CHSELR_SQ7_2               (0x4UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x04000000 */
+#define ADC_CHSELR_SQ7_3               (0x8UL << ADC_CHSELR_SQ7_Pos)           /*!< 0x08000000 */
+
+#define ADC_CHSELR_SQ6_Pos             (20U)
+#define ADC_CHSELR_SQ6_Msk             (0xFUL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00F00000 */
+#define ADC_CHSELR_SQ6                 ADC_CHSELR_SQ6_Msk                      /*!< ADC group regular sequencer rank 6, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ6_0               (0x1UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00100000 */
+#define ADC_CHSELR_SQ6_1               (0x2UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00200000 */
+#define ADC_CHSELR_SQ6_2               (0x4UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00400000 */
+#define ADC_CHSELR_SQ6_3               (0x8UL << ADC_CHSELR_SQ6_Pos)           /*!< 0x00800000 */
+
+#define ADC_CHSELR_SQ5_Pos             (16U)
+#define ADC_CHSELR_SQ5_Msk             (0xFUL << ADC_CHSELR_SQ5_Pos)           /*!< 0x000F0000 */
+#define ADC_CHSELR_SQ5                 ADC_CHSELR_SQ5_Msk                      /*!< ADC group regular sequencer rank 5, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ5_0               (0x1UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00010000 */
+#define ADC_CHSELR_SQ5_1               (0x2UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00020000 */
+#define ADC_CHSELR_SQ5_2               (0x4UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00040000 */
+#define ADC_CHSELR_SQ5_3               (0x8UL << ADC_CHSELR_SQ5_Pos)           /*!< 0x00080000 */
+
+#define ADC_CHSELR_SQ4_Pos             (12U)
+#define ADC_CHSELR_SQ4_Msk             (0xFUL << ADC_CHSELR_SQ4_Pos)           /*!< 0x0000F000 */
+#define ADC_CHSELR_SQ4                 ADC_CHSELR_SQ4_Msk                      /*!< ADC group regular sequencer rank 4, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ4_0               (0x1UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00001000 */
+#define ADC_CHSELR_SQ4_1               (0x2UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00002000 */
+#define ADC_CHSELR_SQ4_2               (0x4UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00004000 */
+#define ADC_CHSELR_SQ4_3               (0x8UL << ADC_CHSELR_SQ4_Pos)           /*!< 0x00008000 */
+
+#define ADC_CHSELR_SQ3_Pos             (8U)
+#define ADC_CHSELR_SQ3_Msk             (0xFUL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000F00 */
+#define ADC_CHSELR_SQ3                 ADC_CHSELR_SQ3_Msk                      /*!< ADC group regular sequencer rank 3, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ3_0               (0x1UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000100 */
+#define ADC_CHSELR_SQ3_1               (0x2UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000200 */
+#define ADC_CHSELR_SQ3_2               (0x4UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000400 */
+#define ADC_CHSELR_SQ3_3               (0x8UL << ADC_CHSELR_SQ3_Pos)           /*!< 0x00000800 */
+
+#define ADC_CHSELR_SQ2_Pos             (4U)
+#define ADC_CHSELR_SQ2_Msk             (0xFUL << ADC_CHSELR_SQ2_Pos)           /*!< 0x000000F0 */
+#define ADC_CHSELR_SQ2                 ADC_CHSELR_SQ2_Msk                      /*!< ADC group regular sequencer rank 2, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ2_0               (0x1UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000010 */
+#define ADC_CHSELR_SQ2_1               (0x2UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000020 */
+#define ADC_CHSELR_SQ2_2               (0x4UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000040 */
+#define ADC_CHSELR_SQ2_3               (0x8UL << ADC_CHSELR_SQ2_Pos)           /*!< 0x00000080 */
+
+#define ADC_CHSELR_SQ1_Pos             (0U)
+#define ADC_CHSELR_SQ1_Msk             (0xFUL << ADC_CHSELR_SQ1_Pos)           /*!< 0x0000000F */
+#define ADC_CHSELR_SQ1                 ADC_CHSELR_SQ1_Msk                      /*!< ADC group regular sequencer rank 1, available when ADC_CFGR1_CHSELRMOD is set */
+#define ADC_CHSELR_SQ1_0               (0x1UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000001 */
+#define ADC_CHSELR_SQ1_1               (0x2UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000002 */
+#define ADC_CHSELR_SQ1_2               (0x4UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000004 */
+#define ADC_CHSELR_SQ1_3               (0x8UL << ADC_CHSELR_SQ1_Pos)           /*!< 0x00000008 */
+
+/********************  Bit definition for ADC_TR3 register  *******************/
+#define ADC_TR3_LT3_Pos                (0U)
+#define ADC_TR3_LT3_Msk                (0xFFFUL << ADC_TR3_LT3_Pos)            /*!< 0x00000FFF */
+#define ADC_TR3_LT3                    ADC_TR3_LT3_Msk                         /*!< ADC analog watchdog 3 threshold low */
+#define ADC_TR3_LT3_0                  (0x001UL << ADC_TR3_LT3_Pos)            /*!< 0x00000001 */
+#define ADC_TR3_LT3_1                  (0x002UL << ADC_TR3_LT3_Pos)            /*!< 0x00000002 */
+#define ADC_TR3_LT3_2                  (0x004UL << ADC_TR3_LT3_Pos)            /*!< 0x00000004 */
+#define ADC_TR3_LT3_3                  (0x008UL << ADC_TR3_LT3_Pos)            /*!< 0x00000008 */
+#define ADC_TR3_LT3_4                  (0x010UL << ADC_TR3_LT3_Pos)            /*!< 0x00000010 */
+#define ADC_TR3_LT3_5                  (0x020UL << ADC_TR3_LT3_Pos)            /*!< 0x00000020 */
+#define ADC_TR3_LT3_6                  (0x040UL << ADC_TR3_LT3_Pos)            /*!< 0x00000040 */
+#define ADC_TR3_LT3_7                  (0x080UL << ADC_TR3_LT3_Pos)            /*!< 0x00000080 */
+#define ADC_TR3_LT3_8                  (0x100UL << ADC_TR3_LT3_Pos)            /*!< 0x00000100 */
+#define ADC_TR3_LT3_9                  (0x200UL << ADC_TR3_LT3_Pos)            /*!< 0x00000200 */
+#define ADC_TR3_LT3_10                 (0x400UL << ADC_TR3_LT3_Pos)            /*!< 0x00000400 */
+#define ADC_TR3_LT3_11                 (0x800UL << ADC_TR3_LT3_Pos)            /*!< 0x00000800 */
+
+#define ADC_TR3_HT3_Pos                (16U)
+#define ADC_TR3_HT3_Msk                (0xFFFUL << ADC_TR3_HT3_Pos)            /*!< 0x0FFF0000 */
+#define ADC_TR3_HT3                    ADC_TR3_HT3_Msk                         /*!< ADC analog watchdog 3 threshold high */
+#define ADC_TR3_HT3_0                  (0x001UL << ADC_TR3_HT3_Pos)            /*!< 0x00010000 */
+#define ADC_TR3_HT3_1                  (0x002UL << ADC_TR3_HT3_Pos)            /*!< 0x00020000 */
+#define ADC_TR3_HT3_2                  (0x004UL << ADC_TR3_HT3_Pos)            /*!< 0x00040000 */
+#define ADC_TR3_HT3_3                  (0x008UL << ADC_TR3_HT3_Pos)            /*!< 0x00080000 */
+#define ADC_TR3_HT3_4                  (0x010UL << ADC_TR3_HT3_Pos)            /*!< 0x00100000 */
+#define ADC_TR3_HT3_5                  (0x020UL << ADC_TR3_HT3_Pos)            /*!< 0x00200000 */
+#define ADC_TR3_HT3_6                  (0x040UL << ADC_TR3_HT3_Pos)            /*!< 0x00400000 */
+#define ADC_TR3_HT3_7                  (0x080UL << ADC_TR3_HT3_Pos)            /*!< 0x00800000 */
+#define ADC_TR3_HT3_8                  (0x100UL << ADC_TR3_HT3_Pos)            /*!< 0x01000000 */
+#define ADC_TR3_HT3_9                  (0x200UL << ADC_TR3_HT3_Pos)            /*!< 0x02000000 */
+#define ADC_TR3_HT3_10                 (0x400UL << ADC_TR3_HT3_Pos)            /*!< 0x04000000 */
+#define ADC_TR3_HT3_11                 (0x800UL << ADC_TR3_HT3_Pos)            /*!< 0x08000000 */
+
+/********************  Bit definition for ADC_DR register  ********************/
+#define ADC_DR_DATA_Pos                (0U)
+#define ADC_DR_DATA_Msk                (0xFFFFUL << ADC_DR_DATA_Pos)           /*!< 0x0000FFFF */
+#define ADC_DR_DATA                    ADC_DR_DATA_Msk                         /*!< ADC group regular conversion data */
+#define ADC_DR_DATA_0                  (0x0001UL << ADC_DR_DATA_Pos)           /*!< 0x00000001 */
+#define ADC_DR_DATA_1                  (0x0002UL << ADC_DR_DATA_Pos)           /*!< 0x00000002 */
+#define ADC_DR_DATA_2                  (0x0004UL << ADC_DR_DATA_Pos)           /*!< 0x00000004 */
+#define ADC_DR_DATA_3                  (0x0008UL << ADC_DR_DATA_Pos)           /*!< 0x00000008 */
+#define ADC_DR_DATA_4                  (0x0010UL << ADC_DR_DATA_Pos)           /*!< 0x00000010 */
+#define ADC_DR_DATA_5                  (0x0020UL << ADC_DR_DATA_Pos)           /*!< 0x00000020 */
+#define ADC_DR_DATA_6                  (0x0040UL << ADC_DR_DATA_Pos)           /*!< 0x00000040 */
+#define ADC_DR_DATA_7                  (0x0080UL << ADC_DR_DATA_Pos)           /*!< 0x00000080 */
+#define ADC_DR_DATA_8                  (0x0100UL << ADC_DR_DATA_Pos)           /*!< 0x00000100 */
+#define ADC_DR_DATA_9                  (0x0200UL << ADC_DR_DATA_Pos)           /*!< 0x00000200 */
+#define ADC_DR_DATA_10                 (0x0400UL << ADC_DR_DATA_Pos)           /*!< 0x00000400 */
+#define ADC_DR_DATA_11                 (0x0800UL << ADC_DR_DATA_Pos)           /*!< 0x00000800 */
+#define ADC_DR_DATA_12                 (0x1000UL << ADC_DR_DATA_Pos)           /*!< 0x00001000 */
+#define ADC_DR_DATA_13                 (0x2000UL << ADC_DR_DATA_Pos)           /*!< 0x00002000 */
+#define ADC_DR_DATA_14                 (0x4000UL << ADC_DR_DATA_Pos)           /*!< 0x00004000 */
+#define ADC_DR_DATA_15                 (0x8000UL << ADC_DR_DATA_Pos)           /*!< 0x00008000 */
+
+/********************  Bit definition for ADC_AWD2CR register  ****************/
+#define ADC_AWD2CR_AWD2CH_Pos          (0U)
+#define ADC_AWD2CR_AWD2CH_Msk          (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD2CR_AWD2CH              ADC_AWD2CR_AWD2CH_Msk                   /*!< ADC analog watchdog 2 monitored channel selection */
+#define ADC_AWD2CR_AWD2CH_0            (0x00001UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD2CR_AWD2CH_1            (0x00002UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD2CR_AWD2CH_2            (0x00004UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD2CR_AWD2CH_3            (0x00008UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD2CR_AWD2CH_4            (0x00010UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD2CR_AWD2CH_5            (0x00020UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD2CR_AWD2CH_6            (0x00040UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD2CR_AWD2CH_7            (0x00080UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD2CR_AWD2CH_8            (0x00100UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD2CR_AWD2CH_9            (0x00200UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD2CR_AWD2CH_10           (0x00400UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD2CR_AWD2CH_11           (0x00800UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD2CR_AWD2CH_12           (0x01000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD2CR_AWD2CH_13           (0x02000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD2CR_AWD2CH_14           (0x04000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD2CR_AWD2CH_15           (0x08000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD2CR_AWD2CH_16           (0x10000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD2CR_AWD2CH_17           (0x20000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD2CR_AWD2CH_18           (0x40000UL << ADC_AWD2CR_AWD2CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_AWD3CR register  ****************/
+#define ADC_AWD3CR_AWD3CH_Pos          (0U)
+#define ADC_AWD3CR_AWD3CH_Msk          (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x0007FFFF */
+#define ADC_AWD3CR_AWD3CH              ADC_AWD3CR_AWD3CH_Msk                   /*!< ADC analog watchdog 3 monitored channel selection */
+#define ADC_AWD3CR_AWD3CH_0            (0x00001UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000001 */
+#define ADC_AWD3CR_AWD3CH_1            (0x00002UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000002 */
+#define ADC_AWD3CR_AWD3CH_2            (0x00004UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000004 */
+#define ADC_AWD3CR_AWD3CH_3            (0x00008UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000008 */
+#define ADC_AWD3CR_AWD3CH_4            (0x00010UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000010 */
+#define ADC_AWD3CR_AWD3CH_5            (0x00020UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000020 */
+#define ADC_AWD3CR_AWD3CH_6            (0x00040UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000040 */
+#define ADC_AWD3CR_AWD3CH_7            (0x00080UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000080 */
+#define ADC_AWD3CR_AWD3CH_8            (0x00100UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000100 */
+#define ADC_AWD3CR_AWD3CH_9            (0x00200UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000200 */
+#define ADC_AWD3CR_AWD3CH_10           (0x00400UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000400 */
+#define ADC_AWD3CR_AWD3CH_11           (0x00800UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00000800 */
+#define ADC_AWD3CR_AWD3CH_12           (0x01000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00001000 */
+#define ADC_AWD3CR_AWD3CH_13           (0x02000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00002000 */
+#define ADC_AWD3CR_AWD3CH_14           (0x04000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00004000 */
+#define ADC_AWD3CR_AWD3CH_15           (0x08000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00008000 */
+#define ADC_AWD3CR_AWD3CH_16           (0x10000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00010000 */
+#define ADC_AWD3CR_AWD3CH_17           (0x20000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00020000 */
+#define ADC_AWD3CR_AWD3CH_18           (0x40000UL << ADC_AWD3CR_AWD3CH_Pos)    /*!< 0x00040000 */
+
+/********************  Bit definition for ADC_CALFACT register  ***************/
+#define ADC_CALFACT_CALFACT_Pos        (0U)
+#define ADC_CALFACT_CALFACT_Msk        (0x7FUL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x0000007F */
+#define ADC_CALFACT_CALFACT            ADC_CALFACT_CALFACT_Msk                 /*!< ADC calibration factor in single-ended mode */
+#define ADC_CALFACT_CALFACT_0          (0x01UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000001 */
+#define ADC_CALFACT_CALFACT_1          (0x02UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000002 */
+#define ADC_CALFACT_CALFACT_2          (0x04UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000004 */
+#define ADC_CALFACT_CALFACT_3          (0x08UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000008 */
+#define ADC_CALFACT_CALFACT_4          (0x10UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000010 */
+#define ADC_CALFACT_CALFACT_5          (0x20UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000020 */
+#define ADC_CALFACT_CALFACT_6          (0x40UL << ADC_CALFACT_CALFACT_Pos)     /*!< 0x00000040 */
+
+/*************************  ADC Common registers  *****************************/
+/********************  Bit definition for ADC_CCR register  *******************/
+#define ADC_CCR_PRESC_Pos              (18U)
+#define ADC_CCR_PRESC_Msk              (0xFUL << ADC_CCR_PRESC_Pos)            /*!< 0x003C0000 */
+#define ADC_CCR_PRESC                  ADC_CCR_PRESC_Msk                       /*!< ADC common clock prescaler, only for clock source asynchronous */
+#define ADC_CCR_PRESC_0                (0x1UL << ADC_CCR_PRESC_Pos)            /*!< 0x00040000 */
+#define ADC_CCR_PRESC_1                (0x2UL << ADC_CCR_PRESC_Pos)            /*!< 0x00080000 */
+#define ADC_CCR_PRESC_2                (0x4UL << ADC_CCR_PRESC_Pos)            /*!< 0x00100000 */
+#define ADC_CCR_PRESC_3                (0x8UL << ADC_CCR_PRESC_Pos)            /*!< 0x00200000 */
+
+#define ADC_CCR_VREFEN_Pos             (22U)
+#define ADC_CCR_VREFEN_Msk             (0x1UL << ADC_CCR_VREFEN_Pos)           /*!< 0x00400000 */
+#define ADC_CCR_VREFEN                 ADC_CCR_VREFEN_Msk                      /*!< ADC internal path to VrefInt enable */
+#define ADC_CCR_TSEN_Pos               (23U)
+#define ADC_CCR_TSEN_Msk               (0x1UL << ADC_CCR_TSEN_Pos)             /*!< 0x00800000 */
+#define ADC_CCR_TSEN                   ADC_CCR_TSEN_Msk                        /*!< ADC internal path to temperature sensor enable */
+#define ADC_CCR_VBATEN_Pos             (24U)
+#define ADC_CCR_VBATEN_Msk             (0x1UL << ADC_CCR_VBATEN_Pos)           /*!< 0x01000000 */
+#define ADC_CCR_VBATEN                 ADC_CCR_VBATEN_Msk                      /*!< ADC internal path to battery voltage enable */
+
+/* Legacy */
+#define ADC_CCR_LFMEN_Pos              (25U)
+#define ADC_CCR_LFMEN_Msk              (0x1UL << ADC_CCR_LFMEN_Pos)            /*!< 0x02000000 */
+#define ADC_CCR_LFMEN                  ADC_CCR_LFMEN_Msk                       /*!< Legacy feature, useless on STM32G0 (ADC common clock low frequency mode is automatically managed by ADC peripheral on STM32G0) */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 HDMI-CEC (CEC)                             */
+/*                                                                            */
+/******************************************************************************/
+
+/*******************  Bit definition for CEC_CR register  *********************/
+#define CEC_CR_CECEN_Pos         (0U)
+#define CEC_CR_CECEN_Msk         (0x1UL << CEC_CR_CECEN_Pos)                    /*!< 0x00000001 */
+#define CEC_CR_CECEN             CEC_CR_CECEN_Msk                               /*!< CEC Enable                         */
+#define CEC_CR_TXSOM_Pos         (1U)
+#define CEC_CR_TXSOM_Msk         (0x1UL << CEC_CR_TXSOM_Pos)                    /*!< 0x00000002 */
+#define CEC_CR_TXSOM             CEC_CR_TXSOM_Msk                               /*!< CEC Tx Start Of Message            */
+#define CEC_CR_TXEOM_Pos         (2U)
+#define CEC_CR_TXEOM_Msk         (0x1UL << CEC_CR_TXEOM_Pos)                    /*!< 0x00000004 */
+#define CEC_CR_TXEOM             CEC_CR_TXEOM_Msk                               /*!< CEC Tx End Of Message              */
+
+/*******************  Bit definition for CEC_CFGR register  *******************/
+#define CEC_CFGR_SFT_Pos         (0U)
+#define CEC_CFGR_SFT_Msk         (0x7UL << CEC_CFGR_SFT_Pos)                    /*!< 0x00000007 */
+#define CEC_CFGR_SFT             CEC_CFGR_SFT_Msk                               /*!< CEC Signal Free Time               */
+#define CEC_CFGR_RXTOL_Pos       (3U)
+#define CEC_CFGR_RXTOL_Msk       (0x1UL << CEC_CFGR_RXTOL_Pos)                  /*!< 0x00000008 */
+#define CEC_CFGR_RXTOL           CEC_CFGR_RXTOL_Msk                             /*!< CEC Tolerance                      */
+#define CEC_CFGR_BRESTP_Pos      (4U)
+#define CEC_CFGR_BRESTP_Msk      (0x1UL << CEC_CFGR_BRESTP_Pos)                 /*!< 0x00000010 */
+#define CEC_CFGR_BRESTP          CEC_CFGR_BRESTP_Msk                            /*!< CEC Rx Stop                        */
+#define CEC_CFGR_BREGEN_Pos      (5U)
+#define CEC_CFGR_BREGEN_Msk      (0x1UL << CEC_CFGR_BREGEN_Pos)                 /*!< 0x00000020 */
+#define CEC_CFGR_BREGEN          CEC_CFGR_BREGEN_Msk                            /*!< CEC Bit Rising Error generation    */
+#define CEC_CFGR_LBPEGEN_Pos     (6U)
+#define CEC_CFGR_LBPEGEN_Msk     (0x1UL << CEC_CFGR_LBPEGEN_Pos)                /*!< 0x00000040 */
+#define CEC_CFGR_LBPEGEN         CEC_CFGR_LBPEGEN_Msk                           /*!< CEC Long Bit Period Error gener.   */
+#define CEC_CFGR_BRDNOGEN_Pos    (7U)
+#define CEC_CFGR_BRDNOGEN_Msk    (0x1UL << CEC_CFGR_BRDNOGEN_Pos)               /*!< 0x00000080 */
+#define CEC_CFGR_BRDNOGEN        CEC_CFGR_BRDNOGEN_Msk                          /*!< CEC Broadcast No Error generation  */
+#define CEC_CFGR_SFTOPT_Pos      (8U)
+#define CEC_CFGR_SFTOPT_Msk      (0x1UL << CEC_CFGR_SFTOPT_Pos)                 /*!< 0x00000100 */
+#define CEC_CFGR_SFTOPT          CEC_CFGR_SFTOPT_Msk                            /*!< CEC Signal Free Time optional      */
+#define CEC_CFGR_OAR_Pos         (16U)
+#define CEC_CFGR_OAR_Msk         (0x7FFFUL << CEC_CFGR_OAR_Pos)                 /*!< 0x7FFF0000 */
+#define CEC_CFGR_OAR             CEC_CFGR_OAR_Msk                               /*!< CEC Own Address                    */
+#define CEC_CFGR_LSTN_Pos        (31U)
+#define CEC_CFGR_LSTN_Msk        (0x1UL << CEC_CFGR_LSTN_Pos)                   /*!< 0x80000000 */
+#define CEC_CFGR_LSTN            CEC_CFGR_LSTN_Msk                              /*!< CEC Listen mode                    */
+
+/*******************  Bit definition for CEC_TXDR register  *******************/
+#define CEC_TXDR_TXD_Pos         (0U)
+#define CEC_TXDR_TXD_Msk         (0xFFUL << CEC_TXDR_TXD_Pos)                   /*!< 0x000000FF */
+#define CEC_TXDR_TXD             CEC_TXDR_TXD_Msk                               /*!< CEC Tx Data                        */
+
+/*******************  Bit definition for CEC_RXDR register  *******************/
+#define CEC_RXDR_RXD_Pos         (0U)
+#define CEC_RXDR_RXD_Msk         (0xFFUL << CEC_RXDR_RXD_Pos)                   /*!< 0x000000FF */
+#define CEC_RXDR_RXD             CEC_RXDR_RXD_Msk                               /*!< CEC Rx Data                        */
+
+/*******************  Bit definition for CEC_ISR register  ********************/
+#define CEC_ISR_RXBR_Pos         (0U)
+#define CEC_ISR_RXBR_Msk         (0x1UL << CEC_ISR_RXBR_Pos)                    /*!< 0x00000001 */
+#define CEC_ISR_RXBR             CEC_ISR_RXBR_Msk                               /*!< CEC Rx-Byte Received                   */
+#define CEC_ISR_RXEND_Pos        (1U)
+#define CEC_ISR_RXEND_Msk        (0x1UL << CEC_ISR_RXEND_Pos)                   /*!< 0x00000002 */
+#define CEC_ISR_RXEND            CEC_ISR_RXEND_Msk                              /*!< CEC End Of Reception                   */
+#define CEC_ISR_RXOVR_Pos        (2U)
+#define CEC_ISR_RXOVR_Msk        (0x1UL << CEC_ISR_RXOVR_Pos)                   /*!< 0x00000004 */
+#define CEC_ISR_RXOVR            CEC_ISR_RXOVR_Msk                              /*!< CEC Rx-Overrun                         */
+#define CEC_ISR_BRE_Pos          (3U)
+#define CEC_ISR_BRE_Msk          (0x1UL << CEC_ISR_BRE_Pos)                     /*!< 0x00000008 */
+#define CEC_ISR_BRE              CEC_ISR_BRE_Msk                                /*!< CEC Rx Bit Rising Error                */
+#define CEC_ISR_SBPE_Pos         (4U)
+#define CEC_ISR_SBPE_Msk         (0x1UL << CEC_ISR_SBPE_Pos)                    /*!< 0x00000010 */
+#define CEC_ISR_SBPE             CEC_ISR_SBPE_Msk                               /*!< CEC Rx Short Bit period Error          */
+#define CEC_ISR_LBPE_Pos         (5U)
+#define CEC_ISR_LBPE_Msk         (0x1UL << CEC_ISR_LBPE_Pos)                    /*!< 0x00000020 */
+#define CEC_ISR_LBPE             CEC_ISR_LBPE_Msk                               /*!< CEC Rx Long Bit period Error           */
+#define CEC_ISR_RXACKE_Pos       (6U)
+#define CEC_ISR_RXACKE_Msk       (0x1UL << CEC_ISR_RXACKE_Pos)                  /*!< 0x00000040 */
+#define CEC_ISR_RXACKE           CEC_ISR_RXACKE_Msk                             /*!< CEC Rx Missing Acknowledge             */
+#define CEC_ISR_ARBLST_Pos       (7U)
+#define CEC_ISR_ARBLST_Msk       (0x1UL << CEC_ISR_ARBLST_Pos)                  /*!< 0x00000080 */
+#define CEC_ISR_ARBLST           CEC_ISR_ARBLST_Msk                             /*!< CEC Arbitration Lost                   */
+#define CEC_ISR_TXBR_Pos         (8U)
+#define CEC_ISR_TXBR_Msk         (0x1UL << CEC_ISR_TXBR_Pos)                    /*!< 0x00000100 */
+#define CEC_ISR_TXBR             CEC_ISR_TXBR_Msk                               /*!< CEC Tx Byte Request                    */
+#define CEC_ISR_TXEND_Pos        (9U)
+#define CEC_ISR_TXEND_Msk        (0x1UL << CEC_ISR_TXEND_Pos)                   /*!< 0x00000200 */
+#define CEC_ISR_TXEND            CEC_ISR_TXEND_Msk                              /*!< CEC End of Transmission                */
+#define CEC_ISR_TXUDR_Pos        (10U)
+#define CEC_ISR_TXUDR_Msk        (0x1UL << CEC_ISR_TXUDR_Pos)                   /*!< 0x00000400 */
+#define CEC_ISR_TXUDR            CEC_ISR_TXUDR_Msk                              /*!< CEC Tx-Buffer Underrun                 */
+#define CEC_ISR_TXERR_Pos        (11U)
+#define CEC_ISR_TXERR_Msk        (0x1UL << CEC_ISR_TXERR_Pos)                   /*!< 0x00000800 */
+#define CEC_ISR_TXERR            CEC_ISR_TXERR_Msk                              /*!< CEC Tx-Error                           */
+#define CEC_ISR_TXACKE_Pos       (12U)
+#define CEC_ISR_TXACKE_Msk       (0x1UL << CEC_ISR_TXACKE_Pos)                  /*!< 0x00001000 */
+#define CEC_ISR_TXACKE           CEC_ISR_TXACKE_Msk                             /*!< CEC Tx Missing Acknowledge             */
+
+/*******************  Bit definition for CEC_IER register  ********************/
+#define CEC_IER_RXBRIE_Pos       (0U)
+#define CEC_IER_RXBRIE_Msk       (0x1UL << CEC_IER_RXBRIE_Pos)                  /*!< 0x00000001 */
+#define CEC_IER_RXBRIE           CEC_IER_RXBRIE_Msk                             /*!< CEC Rx-Byte Received IT Enable         */
+#define CEC_IER_RXENDIE_Pos      (1U)
+#define CEC_IER_RXENDIE_Msk      (0x1UL << CEC_IER_RXENDIE_Pos)                 /*!< 0x00000002 */
+#define CEC_IER_RXENDIE          CEC_IER_RXENDIE_Msk                            /*!< CEC End Of Reception IT Enable         */
+#define CEC_IER_RXOVRIE_Pos      (2U)
+#define CEC_IER_RXOVRIE_Msk      (0x1UL << CEC_IER_RXOVRIE_Pos)                 /*!< 0x00000004 */
+#define CEC_IER_RXOVRIE          CEC_IER_RXOVRIE_Msk                            /*!< CEC Rx-Overrun IT Enable               */
+#define CEC_IER_BREIE_Pos        (3U)
+#define CEC_IER_BREIE_Msk        (0x1UL << CEC_IER_BREIE_Pos)                   /*!< 0x00000008 */
+#define CEC_IER_BREIE            CEC_IER_BREIE_Msk                              /*!< CEC Rx Bit Rising Error IT Enable      */
+#define CEC_IER_SBPEIE_Pos       (4U)
+#define CEC_IER_SBPEIE_Msk       (0x1UL << CEC_IER_SBPEIE_Pos)                  /*!< 0x00000010 */
+#define CEC_IER_SBPEIE           CEC_IER_SBPEIE_Msk                             /*!< CEC Rx Short Bit period Error IT Enable*/
+#define CEC_IER_LBPEIE_Pos       (5U)
+#define CEC_IER_LBPEIE_Msk       (0x1UL << CEC_IER_LBPEIE_Pos)                  /*!< 0x00000020 */
+#define CEC_IER_LBPEIE           CEC_IER_LBPEIE_Msk                             /*!< CEC Rx Long Bit period Error IT Enable */
+#define CEC_IER_RXACKEIE_Pos     (6U)
+#define CEC_IER_RXACKEIE_Msk     (0x1UL << CEC_IER_RXACKEIE_Pos)                /*!< 0x00000040 */
+#define CEC_IER_RXACKEIE         CEC_IER_RXACKEIE_Msk                           /*!< CEC Rx Missing Acknowledge IT Enable   */
+#define CEC_IER_ARBLSTIE_Pos     (7U)
+#define CEC_IER_ARBLSTIE_Msk     (0x1UL << CEC_IER_ARBLSTIE_Pos)                /*!< 0x00000080 */
+#define CEC_IER_ARBLSTIE         CEC_IER_ARBLSTIE_Msk                           /*!< CEC Arbitration Lost IT Enable         */
+#define CEC_IER_TXBRIE_Pos       (8U)
+#define CEC_IER_TXBRIE_Msk       (0x1UL << CEC_IER_TXBRIE_Pos)                  /*!< 0x00000100 */
+#define CEC_IER_TXBRIE           CEC_IER_TXBRIE_Msk                             /*!< CEC Tx Byte Request  IT Enable         */
+#define CEC_IER_TXENDIE_Pos      (9U)
+#define CEC_IER_TXENDIE_Msk      (0x1UL << CEC_IER_TXENDIE_Pos)                 /*!< 0x00000200 */
+#define CEC_IER_TXENDIE          CEC_IER_TXENDIE_Msk                            /*!< CEC End of Transmission IT Enable      */
+#define CEC_IER_TXUDRIE_Pos      (10U)
+#define CEC_IER_TXUDRIE_Msk      (0x1UL << CEC_IER_TXUDRIE_Pos)                 /*!< 0x00000400 */
+#define CEC_IER_TXUDRIE          CEC_IER_TXUDRIE_Msk                            /*!< CEC Tx-Buffer Underrun IT Enable       */
+#define CEC_IER_TXERRIE_Pos      (11U)
+#define CEC_IER_TXERRIE_Msk      (0x1UL << CEC_IER_TXERRIE_Pos)                 /*!< 0x00000800 */
+#define CEC_IER_TXERRIE          CEC_IER_TXERRIE_Msk                            /*!< CEC Tx-Error IT Enable                 */
+#define CEC_IER_TXACKEIE_Pos     (12U)
+#define CEC_IER_TXACKEIE_Msk     (0x1UL << CEC_IER_TXACKEIE_Pos)                /*!< 0x00001000 */
+#define CEC_IER_TXACKEIE         CEC_IER_TXACKEIE_Msk                           /*!< CEC Tx Missing Acknowledge IT Enable   */
+
+/******************************************************************************/
+/*                                                                            */
+/*                          CRC calculation unit                              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for CRC_DR register  *********************/
+#define CRC_DR_DR_Pos            (0U)
+#define CRC_DR_DR_Msk            (0xFFFFFFFFUL << CRC_DR_DR_Pos)                /*!< 0xFFFFFFFF */
+#define CRC_DR_DR                CRC_DR_DR_Msk                                  /*!< Data register bits */
+
+/*******************  Bit definition for CRC_IDR register  ********************/
+#define CRC_IDR_IDR_Pos          (0U)
+#define CRC_IDR_IDR_Msk          (0xFFFFFFFFUL << CRC_IDR_IDR_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_IDR_IDR              CRC_IDR_IDR_Msk                                /*!< General-purpose 32-bits data register bits */
+
+/********************  Bit definition for CRC_CR register  ********************/
+#define CRC_CR_RESET_Pos         (0U)
+#define CRC_CR_RESET_Msk         (0x1UL << CRC_CR_RESET_Pos)                    /*!< 0x00000001 */
+#define CRC_CR_RESET             CRC_CR_RESET_Msk                               /*!< RESET the CRC computation unit bit */
+#define CRC_CR_POLYSIZE_Pos      (3U)
+#define CRC_CR_POLYSIZE_Msk      (0x3UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000018 */
+#define CRC_CR_POLYSIZE          CRC_CR_POLYSIZE_Msk                            /*!< Polynomial size bits */
+#define CRC_CR_POLYSIZE_0        (0x1UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000008 */
+#define CRC_CR_POLYSIZE_1        (0x2UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000010 */
+#define CRC_CR_REV_IN_Pos        (5U)
+#define CRC_CR_REV_IN_Msk        (0x3UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000060 */
+#define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                              /*!< REV_IN Reverse Input Data bits */
+#define CRC_CR_REV_IN_0          (0x1UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000020 */
+#define CRC_CR_REV_IN_1          (0x2UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000040 */
+#define CRC_CR_REV_OUT_Pos       (7U)
+#define CRC_CR_REV_OUT_Msk       (0x1UL << CRC_CR_REV_OUT_Pos)                  /*!< 0x00000080 */
+#define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                             /*!< REV_OUT Reverse Output Data bits */
+
+/*******************  Bit definition for CRC_INIT register  *******************/
+#define CRC_INIT_INIT_Pos        (0U)
+#define CRC_INIT_INIT_Msk        (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)            /*!< 0xFFFFFFFF */
+#define CRC_INIT_INIT            CRC_INIT_INIT_Msk                              /*!< Initial CRC value bits */
+
+/*******************  Bit definition for CRC_POL register  ********************/
+#define CRC_POL_POL_Pos          (0U)
+#define CRC_POL_POL_Msk          (0xFFFFFFFFUL << CRC_POL_POL_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_POL_POL              CRC_POL_POL_Msk                                /*!< Coefficients of the polynomial */
+
+/******************************************************************************/
+/*                                                                            */
+/*                       Advanced Encryption Standard (AES)                   */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for AES_CR register  *********************/
+#define AES_CR_EN_Pos            (0U)
+#define AES_CR_EN_Msk            (0x1UL << AES_CR_EN_Pos)                       /*!< 0x00000001 */
+#define AES_CR_EN                AES_CR_EN_Msk                                  /*!< AES Enable */
+#define AES_CR_DATATYPE_Pos      (1U)
+#define AES_CR_DATATYPE_Msk      (0x3UL << AES_CR_DATATYPE_Pos)                 /*!< 0x00000006 */
+#define AES_CR_DATATYPE          AES_CR_DATATYPE_Msk                            /*!< Data type selection */
+#define AES_CR_DATATYPE_0        (0x1UL << AES_CR_DATATYPE_Pos)                 /*!< 0x00000002 */
+#define AES_CR_DATATYPE_1        (0x2UL << AES_CR_DATATYPE_Pos)                 /*!< 0x00000004 */
+
+#define AES_CR_MODE_Pos          (3U)
+#define AES_CR_MODE_Msk          (0x3UL << AES_CR_MODE_Pos)                     /*!< 0x00000018 */
+#define AES_CR_MODE              AES_CR_MODE_Msk                                /*!< AES Mode Of Operation */
+#define AES_CR_MODE_0            (0x1UL << AES_CR_MODE_Pos)                     /*!< 0x00000008 */
+#define AES_CR_MODE_1            (0x2UL << AES_CR_MODE_Pos)                     /*!< 0x00000010 */
+
+#define AES_CR_CHMOD_Pos         (5U)
+#define AES_CR_CHMOD_Msk         (0x803UL << AES_CR_CHMOD_Pos)                  /*!< 0x00010060 */
+#define AES_CR_CHMOD             AES_CR_CHMOD_Msk                               /*!< AES Chaining Mode */
+#define AES_CR_CHMOD_0           (0x001UL << AES_CR_CHMOD_Pos)                  /*!< 0x00000020 */
+#define AES_CR_CHMOD_1           (0x002UL << AES_CR_CHMOD_Pos)                  /*!< 0x00000040 */
+#define AES_CR_CHMOD_2           (0x800UL << AES_CR_CHMOD_Pos)                  /*!< 0x00010000 */
+
+#define AES_CR_CCFC_Pos          (7U)
+#define AES_CR_CCFC_Msk          (0x1UL << AES_CR_CCFC_Pos)                     /*!< 0x00000080 */
+#define AES_CR_CCFC              AES_CR_CCFC_Msk                                /*!< Computation Complete Flag Clear */
+#define AES_CR_ERRC_Pos          (8U)
+#define AES_CR_ERRC_Msk          (0x1UL << AES_CR_ERRC_Pos)                     /*!< 0x00000100 */
+#define AES_CR_ERRC              AES_CR_ERRC_Msk                                /*!< Error Clear */
+#define AES_CR_CCFIE_Pos         (9U)
+#define AES_CR_CCFIE_Msk         (0x1UL << AES_CR_CCFIE_Pos)                    /*!< 0x00000200 */
+#define AES_CR_CCFIE             AES_CR_CCFIE_Msk                               /*!< Computation Complete Flag Interrupt Enable */
+#define AES_CR_ERRIE_Pos         (10U)
+#define AES_CR_ERRIE_Msk         (0x1UL << AES_CR_ERRIE_Pos)                    /*!< 0x00000400 */
+#define AES_CR_ERRIE             AES_CR_ERRIE_Msk                               /*!< Error Interrupt Enable */
+#define AES_CR_DMAINEN_Pos       (11U)
+#define AES_CR_DMAINEN_Msk       (0x1UL << AES_CR_DMAINEN_Pos)                  /*!< 0x00000800 */
+#define AES_CR_DMAINEN           AES_CR_DMAINEN_Msk                             /*!< Enable data input phase DMA management  */
+#define AES_CR_DMAOUTEN_Pos      (12U)
+#define AES_CR_DMAOUTEN_Msk      (0x1UL << AES_CR_DMAOUTEN_Pos)                 /*!< 0x00001000 */
+#define AES_CR_DMAOUTEN          AES_CR_DMAOUTEN_Msk                            /*!< Enable data output phase DMA management */
+
+#define AES_CR_NPBLB_Pos         (20U)
+#define AES_CR_NPBLB_Msk         (0xFUL << AES_CR_NPBLB_Pos)                    /*!< 0x00F00000 */
+#define AES_CR_NPBLB             AES_CR_NPBLB_Msk                               /*!< Number of padding bytes in last block of payload. */
+#define AES_CR_NPBLB_0           (0x1UL << AES_CR_NPBLB_Pos)                    /*!< 0x00100000 */
+#define AES_CR_NPBLB_1           (0x2UL << AES_CR_NPBLB_Pos)                    /*!< 0x00200000 */
+#define AES_CR_NPBLB_2           (0x4UL << AES_CR_NPBLB_Pos)                    /*!< 0x00400000 */
+#define AES_CR_NPBLB_3           (0x8UL << AES_CR_NPBLB_Pos)                    /*!< 0x00800000 */
+
+#define AES_CR_GCMPH_Pos         (13U)
+#define AES_CR_GCMPH_Msk         (0x3UL << AES_CR_GCMPH_Pos)                    /*!< 0x00006000 */
+#define AES_CR_GCMPH             AES_CR_GCMPH_Msk                               /*!< GCM Phase */
+#define AES_CR_GCMPH_0           (0x1UL << AES_CR_GCMPH_Pos)                    /*!< 0x00002000 */
+#define AES_CR_GCMPH_1           (0x2UL << AES_CR_GCMPH_Pos)                    /*!< 0x00004000 */
+
+#define AES_CR_KEYSIZE_Pos       (18U)
+#define AES_CR_KEYSIZE_Msk       (0x1UL << AES_CR_KEYSIZE_Pos)                  /*!< 0x00040000 */
+#define AES_CR_KEYSIZE           AES_CR_KEYSIZE_Msk                             /*!< Key size selection */
+
+/*******************  Bit definition for AES_SR register  *********************/
+#define AES_SR_CCF_Pos           (0U)
+#define AES_SR_CCF_Msk           (0x1UL << AES_SR_CCF_Pos)                      /*!< 0x00000001 */
+#define AES_SR_CCF               AES_SR_CCF_Msk                                 /*!< Computation Complete Flag */
+#define AES_SR_RDERR_Pos         (1U)
+#define AES_SR_RDERR_Msk         (0x1UL << AES_SR_RDERR_Pos)                    /*!< 0x00000002 */
+#define AES_SR_RDERR             AES_SR_RDERR_Msk                               /*!< Read Error Flag */
+#define AES_SR_WRERR_Pos         (2U)
+#define AES_SR_WRERR_Msk         (0x1UL << AES_SR_WRERR_Pos)                    /*!< 0x00000004 */
+#define AES_SR_WRERR             AES_SR_WRERR_Msk                               /*!< Write Error Flag */
+#define AES_SR_BUSY_Pos          (3U)
+#define AES_SR_BUSY_Msk          (0x1UL << AES_SR_BUSY_Pos)                     /*!< 0x00000008 */
+#define AES_SR_BUSY              AES_SR_BUSY_Msk                                /*!< Busy Flag */
+
+/*******************  Bit definition for AES_DINR register  *******************/
+#define AES_DINR_Pos             (0U)
+#define AES_DINR_Msk             (0xFFFFFFFFUL << AES_DINR_Pos)                 /*!< 0xFFFFFFFF */
+#define AES_DINR                 AES_DINR_Msk                                   /*!< AES Data Input Register */
+
+/*******************  Bit definition for AES_DOUTR register  ******************/
+#define AES_DOUTR_Pos            (0U)
+#define AES_DOUTR_Msk            (0xFFFFFFFFUL << AES_DOUTR_Pos)                /*!< 0xFFFFFFFF */
+#define AES_DOUTR                AES_DOUTR_Msk                                  /*!< AES Data Output Register */
+
+/*******************  Bit definition for AES_KEYR0 register  ******************/
+#define AES_KEYR0_Pos            (0U)
+#define AES_KEYR0_Msk            (0xFFFFFFFFUL << AES_KEYR0_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR0                AES_KEYR0_Msk                                  /*!< AES Key Register 0 */
+
+/*******************  Bit definition for AES_KEYR1 register  ******************/
+#define AES_KEYR1_Pos            (0U)
+#define AES_KEYR1_Msk            (0xFFFFFFFFUL << AES_KEYR1_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR1                AES_KEYR1_Msk                                  /*!< AES Key Register 1 */
+
+/*******************  Bit definition for AES_KEYR2 register  ******************/
+#define AES_KEYR2_Pos            (0U)
+#define AES_KEYR2_Msk            (0xFFFFFFFFUL << AES_KEYR2_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR2                AES_KEYR2_Msk                                  /*!< AES Key Register 2 */
+
+/*******************  Bit definition for AES_KEYR3 register  ******************/
+#define AES_KEYR3_Pos            (0U)
+#define AES_KEYR3_Msk            (0xFFFFFFFFUL << AES_KEYR3_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR3                AES_KEYR3_Msk                                  /*!< AES Key Register 3 */
+
+/*******************  Bit definition for AES_KEYR4 register  ******************/
+#define AES_KEYR4_Pos            (0U)
+#define AES_KEYR4_Msk            (0xFFFFFFFFUL << AES_KEYR4_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR4                AES_KEYR4_Msk                                  /*!< AES Key Register 4 */
+
+/*******************  Bit definition for AES_KEYR5 register  ******************/
+#define AES_KEYR5_Pos            (0U)
+#define AES_KEYR5_Msk            (0xFFFFFFFFUL << AES_KEYR5_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR5                AES_KEYR5_Msk                                  /*!< AES Key Register 5 */
+
+/*******************  Bit definition for AES_KEYR6 register  ******************/
+#define AES_KEYR6_Pos            (0U)
+#define AES_KEYR6_Msk            (0xFFFFFFFFUL << AES_KEYR6_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR6                AES_KEYR6_Msk                                  /*!< AES Key Register 6 */
+
+/*******************  Bit definition for AES_KEYR7 register  ******************/
+#define AES_KEYR7_Pos            (0U)
+#define AES_KEYR7_Msk            (0xFFFFFFFFUL << AES_KEYR7_Pos)                /*!< 0xFFFFFFFF */
+#define AES_KEYR7                AES_KEYR7_Msk                                  /*!< AES Key Register 7 */
+
+/*******************  Bit definition for AES_IVR0 register   ******************/
+#define AES_IVR0_Pos             (0U)
+#define AES_IVR0_Msk             (0xFFFFFFFFUL << AES_IVR0_Pos)                 /*!< 0xFFFFFFFF */
+#define AES_IVR0                 AES_IVR0_Msk                                   /*!< AES Initialization Vector Register 0 */
+
+/*******************  Bit definition for AES_IVR1 register   ******************/
+#define AES_IVR1_Pos             (0U)
+#define AES_IVR1_Msk             (0xFFFFFFFFUL << AES_IVR1_Pos)                 /*!< 0xFFFFFFFF */
+#define AES_IVR1                 AES_IVR1_Msk                                   /*!< AES Initialization Vector Register 1 */
+
+/*******************  Bit definition for AES_IVR2 register   ******************/
+#define AES_IVR2_Pos             (0U)
+#define AES_IVR2_Msk             (0xFFFFFFFFUL << AES_IVR2_Pos)                /*!< 0xFFFFFFFF */
+#define AES_IVR2                 AES_IVR2_Msk                                  /*!< AES Initialization Vector Register 2 */
+
+/*******************  Bit definition for AES_IVR3 register   ******************/
+#define AES_IVR3_Pos             (0U)
+#define AES_IVR3_Msk             (0xFFFFFFFFUL << AES_IVR3_Pos)                /*!< 0xFFFFFFFF */
+#define AES_IVR3                 AES_IVR3_Msk                                  /*!< AES Initialization Vector Register 3 */
+
+/*******************  Bit definition for AES_SUSP0R register  ******************/
+#define AES_SUSP0R_Pos           (0U)
+#define AES_SUSP0R_Msk           (0xFFFFFFFFUL << AES_SUSP0R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP0R               AES_SUSP0R_Msk                                /*!< AES Suspend registers 0 */
+
+/*******************  Bit definition for AES_SUSP1R register  ******************/
+#define AES_SUSP1R_Pos           (0U)
+#define AES_SUSP1R_Msk           (0xFFFFFFFFUL << AES_SUSP1R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP1R               AES_SUSP1R_Msk                                /*!< AES Suspend registers 1 */
+
+/*******************  Bit definition for AES_SUSP2R register  ******************/
+#define AES_SUSP2R_Pos           (0U)
+#define AES_SUSP2R_Msk           (0xFFFFFFFFUL << AES_SUSP2R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP2R               AES_SUSP2R_Msk                                /*!< AES Suspend registers 2 */
+
+/*******************  Bit definition for AES_SUSP3R register  ******************/
+#define AES_SUSP3R_Pos           (0U)
+#define AES_SUSP3R_Msk           (0xFFFFFFFFUL << AES_SUSP3R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP3R               AES_SUSP3R_Msk                                /*!< AES Suspend registers 3 */
+
+/*******************  Bit definition for AES_SUSP4R register  ******************/
+#define AES_SUSP4R_Pos           (0U)
+#define AES_SUSP4R_Msk           (0xFFFFFFFFUL << AES_SUSP4R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP4R               AES_SUSP4R_Msk                                /*!< AES Suspend registers 4 */
+
+/*******************  Bit definition for AES_SUSP5R register  ******************/
+#define AES_SUSP5R_Pos           (0U)
+#define AES_SUSP5R_Msk           (0xFFFFFFFFUL << AES_SUSP5R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP5R               AES_SUSP5R_Msk                                /*!< AES Suspend registers 5 */
+
+/*******************  Bit definition for AES_SUSP6R register  ******************/
+#define AES_SUSP6R_Pos           (0U)
+#define AES_SUSP6R_Msk           (0xFFFFFFFFUL << AES_SUSP6R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP6R               AES_SUSP6R_Msk                                /*!< AES Suspend registers 6 */
+
+/*******************  Bit definition for AES_SUSP7R register  ******************/
+#define AES_SUSP7R_Pos           (0U)
+#define AES_SUSP7R_Msk           (0xFFFFFFFFUL << AES_SUSP7R_Pos)              /*!< 0xFFFFFFFF */
+#define AES_SUSP7R               AES_SUSP7R_Msk                                /*!< AES Suspend registers 7 */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Digital to Analog Converter                           */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions
+*/
+#define DAC_ADDITIONAL_TRIGGERS_SUPPORT
+
+/********************  Bit definition for DAC_CR register  ********************/
+#define DAC_CR_EN1_Pos              (0U)
+#define DAC_CR_EN1_Msk              (0x1UL << DAC_CR_EN1_Pos)                  /*!< 0x00000001 */
+#define DAC_CR_EN1                  DAC_CR_EN1_Msk                             /*!<DAC channel1 enable */
+#define DAC_CR_TEN1_Pos             (1U)
+#define DAC_CR_TEN1_Msk             (0x1UL << DAC_CR_TEN1_Pos)                 /*!< 0x00000002 */
+#define DAC_CR_TEN1                 DAC_CR_TEN1_Msk                            /*!<DAC channel1 Trigger enable */
+
+#define DAC_CR_TSEL1_Pos            (2U)
+#define DAC_CR_TSEL1_Msk            (0xFUL << DAC_CR_TSEL1_Pos)                /*!< 0x0000003C */
+#define DAC_CR_TSEL1                DAC_CR_TSEL1_Msk                           /*!<TSEL1[3:0] (DAC channel1 Trigger selection) */
+#define DAC_CR_TSEL1_0              (0x1UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000004 */
+#define DAC_CR_TSEL1_1              (0x2UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000008 */
+#define DAC_CR_TSEL1_2              (0x4UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000010 */
+#define DAC_CR_TSEL1_3              (0x8UL << DAC_CR_TSEL1_Pos)                /*!< 0x00000020 */
+
+#define DAC_CR_WAVE1_Pos            (6U)
+#define DAC_CR_WAVE1_Msk            (0x3UL << DAC_CR_WAVE1_Pos)                /*!< 0x000000C0 */
+#define DAC_CR_WAVE1                DAC_CR_WAVE1_Msk                           /*!<WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */
+#define DAC_CR_WAVE1_0              (0x1UL << DAC_CR_WAVE1_Pos)                /*!< 0x00000040 */
+#define DAC_CR_WAVE1_1              (0x2UL << DAC_CR_WAVE1_Pos)                /*!< 0x00000080 */
+
+#define DAC_CR_MAMP1_Pos            (8U)
+#define DAC_CR_MAMP1_Msk            (0xFUL << DAC_CR_MAMP1_Pos)                /*!< 0x00000F00 */
+#define DAC_CR_MAMP1                DAC_CR_MAMP1_Msk                           /*!<MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
+#define DAC_CR_MAMP1_0              (0x1UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000100 */
+#define DAC_CR_MAMP1_1              (0x2UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000200 */
+#define DAC_CR_MAMP1_2              (0x4UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000400 */
+#define DAC_CR_MAMP1_3              (0x8UL << DAC_CR_MAMP1_Pos)                /*!< 0x00000800 */
+
+#define DAC_CR_DMAEN1_Pos           (12U)
+#define DAC_CR_DMAEN1_Msk           (0x1UL << DAC_CR_DMAEN1_Pos)               /*!< 0x00001000 */
+#define DAC_CR_DMAEN1               DAC_CR_DMAEN1_Msk                          /*!<DAC channel1 DMA enable */
+#define DAC_CR_DMAUDRIE1_Pos        (13U)
+#define DAC_CR_DMAUDRIE1_Msk        (0x1UL << DAC_CR_DMAUDRIE1_Pos)            /*!< 0x00002000 */
+#define DAC_CR_DMAUDRIE1            DAC_CR_DMAUDRIE1_Msk                       /*!<DAC channel 1 DMA underrun interrupt enable  >*/
+#define DAC_CR_CEN1_Pos             (14U)
+#define DAC_CR_CEN1_Msk             (0x1UL << DAC_CR_CEN1_Pos)                 /*!< 0x00004000 */
+#define DAC_CR_CEN1                 DAC_CR_CEN1_Msk                            /*!<DAC channel 1 calibration enable >*/
+
+#define DAC_CR_EN2_Pos              (16U)
+#define DAC_CR_EN2_Msk              (0x1UL << DAC_CR_EN2_Pos)                  /*!< 0x00010000 */
+#define DAC_CR_EN2                  DAC_CR_EN2_Msk                             /*!<DAC channel2 enable */
+#define DAC_CR_TEN2_Pos             (17U)
+#define DAC_CR_TEN2_Msk             (0x1UL << DAC_CR_TEN2_Pos)                 /*!< 0x00020000 */
+#define DAC_CR_TEN2                 DAC_CR_TEN2_Msk                            /*!<DAC channel2 Trigger enable */
+
+#define DAC_CR_TSEL2_Pos            (18U)
+#define DAC_CR_TSEL2_Msk            (0xFUL << DAC_CR_TSEL2_Pos)                /*!< 0x003C0000 */
+#define DAC_CR_TSEL2                DAC_CR_TSEL2_Msk                           /*!<TSEL2[2:0] (DAC channel2 Trigger selection) */
+#define DAC_CR_TSEL2_0              (0x1UL << DAC_CR_TSEL2_Pos)                /*!< 0x00040000 */
+#define DAC_CR_TSEL2_1              (0x2UL << DAC_CR_TSEL2_Pos)                /*!< 0x00080000 */
+#define DAC_CR_TSEL2_2              (0x4UL << DAC_CR_TSEL2_Pos)                /*!< 0x00100000 */
+#define DAC_CR_TSEL2_3              (0x8UL << DAC_CR_TSEL2_Pos)                /*!< 0x00200000 */
+
+#define DAC_CR_WAVE2_Pos            (22U)
+#define DAC_CR_WAVE2_Msk            (0x3UL << DAC_CR_WAVE2_Pos)                /*!< 0x00C00000 */
+#define DAC_CR_WAVE2                DAC_CR_WAVE2_Msk                           /*!<WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
+#define DAC_CR_WAVE2_0              (0x1UL << DAC_CR_WAVE2_Pos)                /*!< 0x00400000 */
+#define DAC_CR_WAVE2_1              (0x2UL << DAC_CR_WAVE2_Pos)                /*!< 0x00800000 */
+
+#define DAC_CR_MAMP2_Pos            (24U)
+#define DAC_CR_MAMP2_Msk            (0xFUL << DAC_CR_MAMP2_Pos)                /*!< 0x0F000000 */
+#define DAC_CR_MAMP2                DAC_CR_MAMP2_Msk                           /*!<MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
+#define DAC_CR_MAMP2_0              (0x1UL << DAC_CR_MAMP2_Pos)                /*!< 0x01000000 */
+#define DAC_CR_MAMP2_1              (0x2UL << DAC_CR_MAMP2_Pos)                /*!< 0x02000000 */
+#define DAC_CR_MAMP2_2              (0x4UL << DAC_CR_MAMP2_Pos)                /*!< 0x04000000 */
+#define DAC_CR_MAMP2_3              (0x8UL << DAC_CR_MAMP2_Pos)                /*!< 0x08000000 */
+
+#define DAC_CR_DMAEN2_Pos           (28U)
+#define DAC_CR_DMAEN2_Msk           (0x1UL << DAC_CR_DMAEN2_Pos)               /*!< 0x10000000 */
+#define DAC_CR_DMAEN2               DAC_CR_DMAEN2_Msk                          /*!<DAC channel2 DMA enabled */
+#define DAC_CR_DMAUDRIE2_Pos        (29U)
+#define DAC_CR_DMAUDRIE2_Msk        (0x1UL << DAC_CR_DMAUDRIE2_Pos)            /*!< 0x20000000 */
+#define DAC_CR_DMAUDRIE2            DAC_CR_DMAUDRIE2_Msk                       /*!<DAC channel2 DMA underrun interrupt enable  >*/
+#define DAC_CR_CEN2_Pos             (30U)
+#define DAC_CR_CEN2_Msk             (0x1UL << DAC_CR_CEN2_Pos)                 /*!< 0x40000000 */
+#define DAC_CR_CEN2                 DAC_CR_CEN2_Msk                            /*!<DAC channel2 calibration enable >*/
+
+/*****************  Bit definition for DAC_SWTRIGR register  ******************/
+#define DAC_SWTRIGR_SWTRIG1_Pos     (0U)
+#define DAC_SWTRIGR_SWTRIG1_Msk     (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)         /*!< 0x00000001 */
+#define DAC_SWTRIGR_SWTRIG1         DAC_SWTRIGR_SWTRIG1_Msk                    /*!<DAC channel1 software trigger */
+#define DAC_SWTRIGR_SWTRIG2_Pos     (1U)
+#define DAC_SWTRIGR_SWTRIG2_Msk     (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)         /*!< 0x00000002 */
+#define DAC_SWTRIGR_SWTRIG2         DAC_SWTRIGR_SWTRIG2_Msk                    /*!<DAC channel2 software trigger */
+
+/*****************  Bit definition for DAC_DHR12R1 register  ******************/
+#define DAC_DHR12R1_DACC1DHR_Pos    (0U)
+#define DAC_DHR12R1_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)      /*!< 0x00000FFF */
+#define DAC_DHR12R1_DACC1DHR        DAC_DHR12R1_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12L1 register  ******************/
+#define DAC_DHR12L1_DACC1DHR_Pos    (4U)
+#define DAC_DHR12L1_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)      /*!< 0x0000FFF0 */
+#define DAC_DHR12L1_DACC1DHR        DAC_DHR12L1_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Left aligned data */
+
+/******************  Bit definition for DAC_DHR8R1 register  ******************/
+#define DAC_DHR8R1_DACC1DHR_Pos     (0U)
+#define DAC_DHR8R1_DACC1DHR_Msk     (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)        /*!< 0x000000FF */
+#define DAC_DHR8R1_DACC1DHR         DAC_DHR8R1_DACC1DHR_Msk                    /*!<DAC channel1 8-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12R2 register  ******************/
+#define DAC_DHR12R2_DACC2DHR_Pos    (0U)
+#define DAC_DHR12R2_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)      /*!< 0x00000FFF */
+#define DAC_DHR12R2_DACC2DHR        DAC_DHR12R2_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12L2 register  ******************/
+#define DAC_DHR12L2_DACC2DHR_Pos    (4U)
+#define DAC_DHR12L2_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)      /*!< 0x0000FFF0 */
+#define DAC_DHR12L2_DACC2DHR        DAC_DHR12L2_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Left aligned data */
+
+/******************  Bit definition for DAC_DHR8R2 register  ******************/
+#define DAC_DHR8R2_DACC2DHR_Pos     (0U)
+#define DAC_DHR8R2_DACC2DHR_Msk     (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)        /*!< 0x000000FF */
+#define DAC_DHR8R2_DACC2DHR         DAC_DHR8R2_DACC2DHR_Msk                    /*!<DAC channel2 8-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12RD register  ******************/
+#define DAC_DHR12RD_DACC1DHR_Pos    (0U)
+#define DAC_DHR12RD_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)      /*!< 0x00000FFF */
+#define DAC_DHR12RD_DACC1DHR        DAC_DHR12RD_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Right aligned data */
+#define DAC_DHR12RD_DACC2DHR_Pos    (16U)
+#define DAC_DHR12RD_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)      /*!< 0x0FFF0000 */
+#define DAC_DHR12RD_DACC2DHR        DAC_DHR12RD_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12LD register  ******************/
+#define DAC_DHR12LD_DACC1DHR_Pos    (4U)
+#define DAC_DHR12LD_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)      /*!< 0x0000FFF0 */
+#define DAC_DHR12LD_DACC1DHR        DAC_DHR12LD_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Left aligned data */
+#define DAC_DHR12LD_DACC2DHR_Pos    (20U)
+#define DAC_DHR12LD_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)      /*!< 0xFFF00000 */
+#define DAC_DHR12LD_DACC2DHR        DAC_DHR12LD_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Left aligned data */
+
+/******************  Bit definition for DAC_DHR8RD register  ******************/
+#define DAC_DHR8RD_DACC1DHR_Pos     (0U)
+#define DAC_DHR8RD_DACC1DHR_Msk     (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)        /*!< 0x000000FF */
+#define DAC_DHR8RD_DACC1DHR         DAC_DHR8RD_DACC1DHR_Msk                    /*!<DAC channel1 8-bit Right aligned data */
+#define DAC_DHR8RD_DACC2DHR_Pos     (8U)
+#define DAC_DHR8RD_DACC2DHR_Msk     (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)        /*!< 0x0000FF00 */
+#define DAC_DHR8RD_DACC2DHR         DAC_DHR8RD_DACC2DHR_Msk                    /*!<DAC channel2 8-bit Right aligned data */
+
+/*******************  Bit definition for DAC_DOR1 register  *******************/
+#define DAC_DOR1_DACC1DOR_Pos       (0U)
+#define DAC_DOR1_DACC1DOR_Msk       (0xFFFUL << DAC_DOR1_DACC1DOR_Pos)         /*!< 0x00000FFF */
+#define DAC_DOR1_DACC1DOR           DAC_DOR1_DACC1DOR_Msk                      /*!<DAC channel1 data output */
+
+/*******************  Bit definition for DAC_DOR2 register  *******************/
+#define DAC_DOR2_DACC2DOR_Pos       (0U)
+#define DAC_DOR2_DACC2DOR_Msk       (0xFFFUL << DAC_DOR2_DACC2DOR_Pos)         /*!< 0x00000FFF */
+#define DAC_DOR2_DACC2DOR           DAC_DOR2_DACC2DOR_Msk                      /*!<DAC channel2 data output */
+
+/********************  Bit definition for DAC_SR register  ********************/
+#define DAC_SR_DMAUDR1_Pos          (13U)
+#define DAC_SR_DMAUDR1_Msk          (0x1UL << DAC_SR_DMAUDR1_Pos)              /*!< 0x00002000 */
+#define DAC_SR_DMAUDR1              DAC_SR_DMAUDR1_Msk                         /*!<DAC channel1 DMA underrun flag */
+#define DAC_SR_CAL_FLAG1_Pos        (14U)
+#define DAC_SR_CAL_FLAG1_Msk        (0x1UL << DAC_SR_CAL_FLAG1_Pos)            /*!< 0x00004000 */
+#define DAC_SR_CAL_FLAG1            DAC_SR_CAL_FLAG1_Msk                       /*!<DAC channel1 calibration offset status */
+#define DAC_SR_BWST1_Pos            (15U)
+#define DAC_SR_BWST1_Msk            (0x1UL << DAC_SR_BWST1_Pos)                /*!< 0x00008000 */
+#define DAC_SR_BWST1                DAC_SR_BWST1_Msk                           /*!<DAC channel1 busy writing sample time flag */
+
+#define DAC_SR_DMAUDR2_Pos          (29U)
+#define DAC_SR_DMAUDR2_Msk          (0x1UL << DAC_SR_DMAUDR2_Pos)              /*!< 0x20000000 */
+#define DAC_SR_DMAUDR2              DAC_SR_DMAUDR2_Msk                         /*!<DAC channel2 DMA underrun flag */
+#define DAC_SR_CAL_FLAG2_Pos        (30U)
+#define DAC_SR_CAL_FLAG2_Msk        (0x1UL << DAC_SR_CAL_FLAG2_Pos)            /*!< 0x40000000 */
+#define DAC_SR_CAL_FLAG2            DAC_SR_CAL_FLAG2_Msk                       /*!<DAC channel2 calibration offset status */
+#define DAC_SR_BWST2_Pos            (31U)
+#define DAC_SR_BWST2_Msk            (0x1UL << DAC_SR_BWST2_Pos)                /*!< 0x80000000 */
+#define DAC_SR_BWST2                DAC_SR_BWST2_Msk                           /*!<DAC channel2 busy writing sample time flag */
+
+/*******************  Bit definition for DAC_CCR register  ********************/
+#define DAC_CCR_OTRIM1_Pos          (0U)
+#define DAC_CCR_OTRIM1_Msk          (0x1FUL << DAC_CCR_OTRIM1_Pos)             /*!< 0x0000001F */
+#define DAC_CCR_OTRIM1              DAC_CCR_OTRIM1_Msk                         /*!<DAC channel1 offset trimming value */
+#define DAC_CCR_OTRIM2_Pos          (16U)
+#define DAC_CCR_OTRIM2_Msk          (0x1FUL << DAC_CCR_OTRIM2_Pos)             /*!< 0x001F0000 */
+#define DAC_CCR_OTRIM2              DAC_CCR_OTRIM2_Msk                         /*!<DAC channel2 offset trimming value */
+
+/*******************  Bit definition for DAC_MCR register  *******************/
+#define DAC_MCR_MODE1_Pos           (0U)
+#define DAC_MCR_MODE1_Msk           (0x7UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000007 */
+#define DAC_MCR_MODE1               DAC_MCR_MODE1_Msk                          /*!<MODE1[2:0] (DAC channel1 mode) */
+#define DAC_MCR_MODE1_0             (0x1UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000001 */
+#define DAC_MCR_MODE1_1             (0x2UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000002 */
+#define DAC_MCR_MODE1_2             (0x4UL << DAC_MCR_MODE1_Pos)               /*!< 0x00000004 */
+
+#define DAC_MCR_MODE2_Pos           (16U)
+#define DAC_MCR_MODE2_Msk           (0x7UL << DAC_MCR_MODE2_Pos)               /*!< 0x00070000 */
+#define DAC_MCR_MODE2               DAC_MCR_MODE2_Msk                          /*!<MODE2[2:0] (DAC channel2 mode) */
+#define DAC_MCR_MODE2_0             (0x1UL << DAC_MCR_MODE2_Pos)               /*!< 0x00010000 */
+#define DAC_MCR_MODE2_1             (0x2UL << DAC_MCR_MODE2_Pos)               /*!< 0x00020000 */
+#define DAC_MCR_MODE2_2             (0x4UL << DAC_MCR_MODE2_Pos)               /*!< 0x00040000 */
+
+/******************  Bit definition for DAC_SHSR1 register  ******************/
+#define DAC_SHSR1_TSAMPLE1_Pos      (0U)
+#define DAC_SHSR1_TSAMPLE1_Msk      (0x3FFUL << DAC_SHSR1_TSAMPLE1_Pos)        /*!< 0x000003FF */
+#define DAC_SHSR1_TSAMPLE1          DAC_SHSR1_TSAMPLE1_Msk                     /*!<DAC channel1 sample time */
+
+/******************  Bit definition for DAC_SHSR2 register  ******************/
+#define DAC_SHSR2_TSAMPLE2_Pos      (0U)
+#define DAC_SHSR2_TSAMPLE2_Msk      (0x3FFUL << DAC_SHSR2_TSAMPLE2_Pos)        /*!< 0x000003FF */
+#define DAC_SHSR2_TSAMPLE2          DAC_SHSR2_TSAMPLE2_Msk                     /*!<DAC channel2 sample time */
+
+/******************  Bit definition for DAC_SHHR register  ******************/
+#define DAC_SHHR_THOLD1_Pos         (0U)
+#define DAC_SHHR_THOLD1_Msk         (0x3FFUL << DAC_SHHR_THOLD1_Pos)           /*!< 0x000003FF */
+#define DAC_SHHR_THOLD1             DAC_SHHR_THOLD1_Msk                        /*!<DAC channel1 hold time */
+#define DAC_SHHR_THOLD2_Pos         (16U)
+#define DAC_SHHR_THOLD2_Msk         (0x3FFUL << DAC_SHHR_THOLD2_Pos)           /*!< 0x03FF0000 */
+#define DAC_SHHR_THOLD2             DAC_SHHR_THOLD2_Msk                        /*!<DAC channel2 hold time */
+
+/******************  Bit definition for DAC_SHRR register  ******************/
+#define DAC_SHRR_TREFRESH1_Pos      (0U)
+#define DAC_SHRR_TREFRESH1_Msk      (0xFFUL << DAC_SHRR_TREFRESH1_Pos)         /*!< 0x000000FF */
+#define DAC_SHRR_TREFRESH1          DAC_SHRR_TREFRESH1_Msk                     /*!<DAC channel1 refresh time */
+#define DAC_SHRR_TREFRESH2_Pos      (16U)
+#define DAC_SHRR_TREFRESH2_Msk      (0xFFUL << DAC_SHRR_TREFRESH2_Pos)         /*!< 0x00FF0000 */
+#define DAC_SHRR_TREFRESH2          DAC_SHRR_TREFRESH2_Msk                     /*!<DAC channel2 refresh time */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 Debug MCU                                  */
+/*                                                                            */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                          CRS Clock Recovery System                         */
+/******************************************************************************/
+
+/*******************  Bit definition for CRS_CR register  *********************/
+#define CRS_CR_SYNCOKIE_Pos       (0U)
+#define CRS_CR_SYNCOKIE_Msk       (0x1UL << CRS_CR_SYNCOKIE_Pos)               /*!< 0x00000001 */
+#define CRS_CR_SYNCOKIE           CRS_CR_SYNCOKIE_Msk                          /*!< SYNC event OK interrupt enable */
+#define CRS_CR_SYNCWARNIE_Pos     (1U)
+#define CRS_CR_SYNCWARNIE_Msk     (0x1UL << CRS_CR_SYNCWARNIE_Pos)             /*!< 0x00000002 */
+#define CRS_CR_SYNCWARNIE         CRS_CR_SYNCWARNIE_Msk                        /*!< SYNC warning interrupt enable */
+#define CRS_CR_ERRIE_Pos          (2U)
+#define CRS_CR_ERRIE_Msk          (0x1UL << CRS_CR_ERRIE_Pos)                  /*!< 0x00000004 */
+#define CRS_CR_ERRIE              CRS_CR_ERRIE_Msk                             /*!< SYNC error or trimming error interrupt enable */
+#define CRS_CR_ESYNCIE_Pos        (3U)
+#define CRS_CR_ESYNCIE_Msk        (0x1UL << CRS_CR_ESYNCIE_Pos)                /*!< 0x00000008 */
+#define CRS_CR_ESYNCIE            CRS_CR_ESYNCIE_Msk                           /*!< Expected SYNC interrupt enable */
+#define CRS_CR_CEN_Pos            (5U)
+#define CRS_CR_CEN_Msk            (0x1UL << CRS_CR_CEN_Pos)                    /*!< 0x00000020 */
+#define CRS_CR_CEN                CRS_CR_CEN_Msk                               /*!< Frequency error counter enable */
+#define CRS_CR_AUTOTRIMEN_Pos     (6U)
+#define CRS_CR_AUTOTRIMEN_Msk     (0x1UL << CRS_CR_AUTOTRIMEN_Pos)             /*!< 0x00000040 */
+#define CRS_CR_AUTOTRIMEN         CRS_CR_AUTOTRIMEN_Msk                        /*!< Automatic trimming enable */
+#define CRS_CR_SWSYNC_Pos         (7U)
+#define CRS_CR_SWSYNC_Msk         (0x1UL << CRS_CR_SWSYNC_Pos)                 /*!< 0x00000080 */
+#define CRS_CR_SWSYNC             CRS_CR_SWSYNC_Msk                            /*!< Generate software SYNC event */
+#define CRS_CR_TRIM_Pos           (8U)
+#define CRS_CR_TRIM_Msk           (0x7FUL << CRS_CR_TRIM_Pos)                  /*!< 0x00007F00 */
+#define CRS_CR_TRIM               CRS_CR_TRIM_Msk                              /*!< HSI48 oscillator smooth trimming */
+
+/*******************  Bit definition for CRS_CFGR register  *********************/
+#define CRS_CFGR_RELOAD_Pos       (0U)
+#define CRS_CFGR_RELOAD_Msk       (0xFFFFUL << CRS_CFGR_RELOAD_Pos)            /*!< 0x0000FFFF */
+#define CRS_CFGR_RELOAD           CRS_CFGR_RELOAD_Msk                          /*!< Counter reload value */
+#define CRS_CFGR_FELIM_Pos        (16U)
+#define CRS_CFGR_FELIM_Msk        (0xFFUL << CRS_CFGR_FELIM_Pos)               /*!< 0x00FF0000 */
+#define CRS_CFGR_FELIM            CRS_CFGR_FELIM_Msk                           /*!< Frequency error limit */
+
+#define CRS_CFGR_SYNCDIV_Pos      (24U)
+#define CRS_CFGR_SYNCDIV_Msk      (0x7UL << CRS_CFGR_SYNCDIV_Pos)              /*!< 0x07000000 */
+#define CRS_CFGR_SYNCDIV          CRS_CFGR_SYNCDIV_Msk                         /*!< SYNC divider */
+#define CRS_CFGR_SYNCDIV_0        (0x1UL << CRS_CFGR_SYNCDIV_Pos)              /*!< 0x01000000 */
+#define CRS_CFGR_SYNCDIV_1        (0x2UL << CRS_CFGR_SYNCDIV_Pos)              /*!< 0x02000000 */
+#define CRS_CFGR_SYNCDIV_2        (0x4UL << CRS_CFGR_SYNCDIV_Pos)              /*!< 0x04000000 */
+
+#define CRS_CFGR_SYNCSRC_Pos      (28U)
+#define CRS_CFGR_SYNCSRC_Msk      (0x3UL << CRS_CFGR_SYNCSRC_Pos)              /*!< 0x30000000 */
+#define CRS_CFGR_SYNCSRC          CRS_CFGR_SYNCSRC_Msk                         /*!< SYNC signal source selection */
+#define CRS_CFGR_SYNCSRC_0        (0x1UL << CRS_CFGR_SYNCSRC_Pos)              /*!< 0x10000000 */
+#define CRS_CFGR_SYNCSRC_1        (0x2UL << CRS_CFGR_SYNCSRC_Pos)              /*!< 0x20000000 */
+
+#define CRS_CFGR_SYNCPOL_Pos      (31U)
+#define CRS_CFGR_SYNCPOL_Msk      (0x1UL << CRS_CFGR_SYNCPOL_Pos)              /*!< 0x80000000 */
+#define CRS_CFGR_SYNCPOL          CRS_CFGR_SYNCPOL_Msk                         /*!< SYNC polarity selection */
+
+/*******************  Bit definition for CRS_ISR register  *********************/
+#define CRS_ISR_SYNCOKF_Pos       (0U)
+#define CRS_ISR_SYNCOKF_Msk       (0x1UL << CRS_ISR_SYNCOKF_Pos)               /*!< 0x00000001 */
+#define CRS_ISR_SYNCOKF           CRS_ISR_SYNCOKF_Msk                          /*!< SYNC event OK flag */
+#define CRS_ISR_SYNCWARNF_Pos     (1U)
+#define CRS_ISR_SYNCWARNF_Msk     (0x1UL << CRS_ISR_SYNCWARNF_Pos)             /*!< 0x00000002 */
+#define CRS_ISR_SYNCWARNF         CRS_ISR_SYNCWARNF_Msk                        /*!< SYNC warning flag */
+#define CRS_ISR_ERRF_Pos          (2U)
+#define CRS_ISR_ERRF_Msk          (0x1UL << CRS_ISR_ERRF_Pos)                  /*!< 0x00000004 */
+#define CRS_ISR_ERRF              CRS_ISR_ERRF_Msk                             /*!< Error flag */
+#define CRS_ISR_ESYNCF_Pos        (3U)
+#define CRS_ISR_ESYNCF_Msk        (0x1UL << CRS_ISR_ESYNCF_Pos)                /*!< 0x00000008 */
+#define CRS_ISR_ESYNCF            CRS_ISR_ESYNCF_Msk                           /*!< Expected SYNC flag */
+#define CRS_ISR_SYNCERR_Pos       (8U)
+#define CRS_ISR_SYNCERR_Msk       (0x1UL << CRS_ISR_SYNCERR_Pos)               /*!< 0x00000100 */
+#define CRS_ISR_SYNCERR           CRS_ISR_SYNCERR_Msk                          /*!< SYNC error */
+#define CRS_ISR_SYNCMISS_Pos      (9U)
+#define CRS_ISR_SYNCMISS_Msk      (0x1UL << CRS_ISR_SYNCMISS_Pos)              /*!< 0x00000200 */
+#define CRS_ISR_SYNCMISS          CRS_ISR_SYNCMISS_Msk                         /*!< SYNC missed */
+#define CRS_ISR_TRIMOVF_Pos       (10U)
+#define CRS_ISR_TRIMOVF_Msk       (0x1UL << CRS_ISR_TRIMOVF_Pos)               /*!< 0x00000400 */
+#define CRS_ISR_TRIMOVF           CRS_ISR_TRIMOVF_Msk                          /*!< Trimming overflow or underflow */
+#define CRS_ISR_FEDIR_Pos         (15U)
+#define CRS_ISR_FEDIR_Msk         (0x1UL << CRS_ISR_FEDIR_Pos)                 /*!< 0x00008000 */
+#define CRS_ISR_FEDIR             CRS_ISR_FEDIR_Msk                            /*!< Frequency error direction */
+#define CRS_ISR_FECAP_Pos         (16U)
+#define CRS_ISR_FECAP_Msk         (0xFFFFUL << CRS_ISR_FECAP_Pos)              /*!< 0xFFFF0000 */
+#define CRS_ISR_FECAP             CRS_ISR_FECAP_Msk                            /*!< Frequency error capture */
+
+/*******************  Bit definition for CRS_ICR register  *********************/
+#define CRS_ICR_SYNCOKC_Pos       (0U)
+#define CRS_ICR_SYNCOKC_Msk       (0x1UL << CRS_ICR_SYNCOKC_Pos)               /*!< 0x00000001 */
+#define CRS_ICR_SYNCOKC           CRS_ICR_SYNCOKC_Msk                          /*!< SYNC event OK clear flag */
+#define CRS_ICR_SYNCWARNC_Pos     (1U)
+#define CRS_ICR_SYNCWARNC_Msk     (0x1UL << CRS_ICR_SYNCWARNC_Pos)             /*!< 0x00000002 */
+#define CRS_ICR_SYNCWARNC         CRS_ICR_SYNCWARNC_Msk                        /*!< SYNC warning clear flag */
+#define CRS_ICR_ERRC_Pos          (2U)
+#define CRS_ICR_ERRC_Msk          (0x1UL << CRS_ICR_ERRC_Pos)                  /*!< 0x00000004 */
+#define CRS_ICR_ERRC              CRS_ICR_ERRC_Msk                             /*!< Error clear flag */
+#define CRS_ICR_ESYNCC_Pos        (3U)
+#define CRS_ICR_ESYNCC_Msk        (0x1UL << CRS_ICR_ESYNCC_Pos)                /*!< 0x00000008 */
+#define CRS_ICR_ESYNCC            CRS_ICR_ESYNCC_Msk                           /*!< Expected SYNC clear flag */
+/******************************************************************************/
+/*                                                                            */
+/*                           DMA Controller (DMA)                             */
+/*                                                                            */
+/******************************************************************************/
+
+/*******************  Bit definition for DMA_ISR register  ********************/
+#define DMA_ISR_GIF1_Pos       (0U)
+#define DMA_ISR_GIF1_Msk       (0x1UL << DMA_ISR_GIF1_Pos)                     /*!< 0x00000001 */
+#define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                /*!< Channel 1 Global interrupt flag */
+#define DMA_ISR_TCIF1_Pos      (1U)
+#define DMA_ISR_TCIF1_Msk      (0x1UL << DMA_ISR_TCIF1_Pos)                    /*!< 0x00000002 */
+#define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               /*!< Channel 1 Transfer Complete flag */
+#define DMA_ISR_HTIF1_Pos      (2U)
+#define DMA_ISR_HTIF1_Msk      (0x1UL << DMA_ISR_HTIF1_Pos)                    /*!< 0x00000004 */
+#define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               /*!< Channel 1 Half Transfer flag */
+#define DMA_ISR_TEIF1_Pos      (3U)
+#define DMA_ISR_TEIF1_Msk      (0x1UL << DMA_ISR_TEIF1_Pos)                    /*!< 0x00000008 */
+#define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               /*!< Channel 1 Transfer Error flag */
+#define DMA_ISR_GIF2_Pos       (4U)
+#define DMA_ISR_GIF2_Msk       (0x1UL << DMA_ISR_GIF2_Pos)                     /*!< 0x00000010 */
+#define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                /*!< Channel 2 Global interrupt flag */
+#define DMA_ISR_TCIF2_Pos      (5U)
+#define DMA_ISR_TCIF2_Msk      (0x1UL << DMA_ISR_TCIF2_Pos)                    /*!< 0x00000020 */
+#define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               /*!< Channel 2 Transfer Complete flag */
+#define DMA_ISR_HTIF2_Pos      (6U)
+#define DMA_ISR_HTIF2_Msk      (0x1UL << DMA_ISR_HTIF2_Pos)                    /*!< 0x00000040 */
+#define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               /*!< Channel 2 Half Transfer flag */
+#define DMA_ISR_TEIF2_Pos      (7U)
+#define DMA_ISR_TEIF2_Msk      (0x1UL << DMA_ISR_TEIF2_Pos)                    /*!< 0x00000080 */
+#define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               /*!< Channel 2 Transfer Error flag */
+#define DMA_ISR_GIF3_Pos       (8U)
+#define DMA_ISR_GIF3_Msk       (0x1UL << DMA_ISR_GIF3_Pos)                     /*!< 0x00000100 */
+#define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                /*!< Channel 3 Global interrupt flag */
+#define DMA_ISR_TCIF3_Pos      (9U)
+#define DMA_ISR_TCIF3_Msk      (0x1UL << DMA_ISR_TCIF3_Pos)                    /*!< 0x00000200 */
+#define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               /*!< Channel 3 Transfer Complete flag */
+#define DMA_ISR_HTIF3_Pos      (10U)
+#define DMA_ISR_HTIF3_Msk      (0x1UL << DMA_ISR_HTIF3_Pos)                    /*!< 0x00000400 */
+#define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               /*!< Channel 3 Half Transfer flag */
+#define DMA_ISR_TEIF3_Pos      (11U)
+#define DMA_ISR_TEIF3_Msk      (0x1UL << DMA_ISR_TEIF3_Pos)                    /*!< 0x00000800 */
+#define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               /*!< Channel 3 Transfer Error flag */
+#define DMA_ISR_GIF4_Pos       (12U)
+#define DMA_ISR_GIF4_Msk       (0x1UL << DMA_ISR_GIF4_Pos)                     /*!< 0x00001000 */
+#define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                /*!< Channel 4 Global interrupt flag */
+#define DMA_ISR_TCIF4_Pos      (13U)
+#define DMA_ISR_TCIF4_Msk      (0x1UL << DMA_ISR_TCIF4_Pos)                    /*!< 0x00002000 */
+#define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               /*!< Channel 4 Transfer Complete flag */
+#define DMA_ISR_HTIF4_Pos      (14U)
+#define DMA_ISR_HTIF4_Msk      (0x1UL << DMA_ISR_HTIF4_Pos)                    /*!< 0x00004000 */
+#define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               /*!< Channel 4 Half Transfer flag */
+#define DMA_ISR_TEIF4_Pos      (15U)
+#define DMA_ISR_TEIF4_Msk      (0x1UL << DMA_ISR_TEIF4_Pos)                    /*!< 0x00008000 */
+#define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               /*!< Channel 4 Transfer Error flag */
+#define DMA_ISR_GIF5_Pos       (16U)
+#define DMA_ISR_GIF5_Msk       (0x1UL << DMA_ISR_GIF5_Pos)                     /*!< 0x00010000 */
+#define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                /*!< Channel 5 Global interrupt flag */
+#define DMA_ISR_TCIF5_Pos      (17U)
+#define DMA_ISR_TCIF5_Msk      (0x1UL << DMA_ISR_TCIF5_Pos)                    /*!< 0x00020000 */
+#define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               /*!< Channel 5 Transfer Complete flag */
+#define DMA_ISR_HTIF5_Pos      (18U)
+#define DMA_ISR_HTIF5_Msk      (0x1UL << DMA_ISR_HTIF5_Pos)                    /*!< 0x00040000 */
+#define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               /*!< Channel 5 Half Transfer flag */
+#define DMA_ISR_TEIF5_Pos      (19U)
+#define DMA_ISR_TEIF5_Msk      (0x1UL << DMA_ISR_TEIF5_Pos)                    /*!< 0x00080000 */
+#define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               /*!< Channel 5 Transfer Error flag */
+#define DMA_ISR_GIF6_Pos       (20U)
+#define DMA_ISR_GIF6_Msk       (0x1UL << DMA_ISR_GIF6_Pos)                     /*!< 0x00100000 */
+#define DMA_ISR_GIF6           DMA_ISR_GIF6_Msk                                /*!< Channel 6 Global interrupt flag */
+#define DMA_ISR_TCIF6_Pos      (21U)
+#define DMA_ISR_TCIF6_Msk      (0x1UL << DMA_ISR_TCIF6_Pos)                    /*!< 0x00200000 */
+#define DMA_ISR_TCIF6          DMA_ISR_TCIF6_Msk                               /*!< Channel 6 Transfer Complete flag */
+#define DMA_ISR_HTIF6_Pos      (22U)
+#define DMA_ISR_HTIF6_Msk      (0x1UL << DMA_ISR_HTIF6_Pos)                    /*!< 0x00400000 */
+#define DMA_ISR_HTIF6          DMA_ISR_HTIF6_Msk                               /*!< Channel 6 Half Transfer flag */
+#define DMA_ISR_TEIF6_Pos      (23U)
+#define DMA_ISR_TEIF6_Msk      (0x1UL << DMA_ISR_TEIF6_Pos)                    /*!< 0x00800000 */
+#define DMA_ISR_TEIF6          DMA_ISR_TEIF6_Msk                               /*!< Channel 6 Transfer Error flag */
+#define DMA_ISR_GIF7_Pos       (24U)
+#define DMA_ISR_GIF7_Msk       (0x1UL << DMA_ISR_GIF7_Pos)                     /*!< 0x01000000 */
+#define DMA_ISR_GIF7           DMA_ISR_GIF7_Msk                                /*!< Channel 7 Global interrupt flag */
+#define DMA_ISR_TCIF7_Pos      (25U)
+#define DMA_ISR_TCIF7_Msk      (0x1UL << DMA_ISR_TCIF7_Pos)                    /*!< 0x02000000 */
+#define DMA_ISR_TCIF7          DMA_ISR_TCIF7_Msk                               /*!< Channel 7 Transfer Complete flag */
+#define DMA_ISR_HTIF7_Pos      (26U)
+#define DMA_ISR_HTIF7_Msk      (0x1UL << DMA_ISR_HTIF7_Pos)                    /*!< 0x04000000 */
+#define DMA_ISR_HTIF7          DMA_ISR_HTIF7_Msk                               /*!< Channel 7 Half Transfer flag */
+#define DMA_ISR_TEIF7_Pos      (27U)
+#define DMA_ISR_TEIF7_Msk      (0x1UL << DMA_ISR_TEIF7_Pos)                    /*!< 0x08000000 */
+#define DMA_ISR_TEIF7          DMA_ISR_TEIF7_Msk                               /*!< Channel 7 Transfer Error flag */
+
+/*******************  Bit definition for DMA_IFCR register  *******************/
+#define DMA_IFCR_CGIF1_Pos     (0U)
+#define DMA_IFCR_CGIF1_Msk     (0x1UL << DMA_IFCR_CGIF1_Pos)                   /*!< 0x00000001 */
+#define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              /*!< Channel 1 Global interrupt clearr */
+#define DMA_IFCR_CTCIF1_Pos    (1U)
+#define DMA_IFCR_CTCIF1_Msk    (0x1UL << DMA_IFCR_CTCIF1_Pos)                  /*!< 0x00000002 */
+#define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             /*!< Channel 1 Transfer Complete clear */
+#define DMA_IFCR_CHTIF1_Pos    (2U)
+#define DMA_IFCR_CHTIF1_Msk    (0x1UL << DMA_IFCR_CHTIF1_Pos)                  /*!< 0x00000004 */
+#define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             /*!< Channel 1 Half Transfer clear */
+#define DMA_IFCR_CTEIF1_Pos    (3U)
+#define DMA_IFCR_CTEIF1_Msk    (0x1UL << DMA_IFCR_CTEIF1_Pos)                  /*!< 0x00000008 */
+#define DMA_IFCR_CTEIF1        DMA_IFCR_CTEIF1_Msk                             /*!< Channel 1 Transfer Error clear */
+#define DMA_IFCR_CGIF2_Pos     (4U)
+#define DMA_IFCR_CGIF2_Msk     (0x1UL << DMA_IFCR_CGIF2_Pos)                   /*!< 0x00000010 */
+#define DMA_IFCR_CGIF2         DMA_IFCR_CGIF2_Msk                              /*!< Channel 2 Global interrupt clear */
+#define DMA_IFCR_CTCIF2_Pos    (5U)
+#define DMA_IFCR_CTCIF2_Msk    (0x1UL << DMA_IFCR_CTCIF2_Pos)                  /*!< 0x00000020 */
+#define DMA_IFCR_CTCIF2        DMA_IFCR_CTCIF2_Msk                             /*!< Channel 2 Transfer Complete clear */
+#define DMA_IFCR_CHTIF2_Pos    (6U)
+#define DMA_IFCR_CHTIF2_Msk    (0x1UL << DMA_IFCR_CHTIF2_Pos)                  /*!< 0x00000040 */
+#define DMA_IFCR_CHTIF2        DMA_IFCR_CHTIF2_Msk                             /*!< Channel 2 Half Transfer clear */
+#define DMA_IFCR_CTEIF2_Pos    (7U)
+#define DMA_IFCR_CTEIF2_Msk    (0x1UL << DMA_IFCR_CTEIF2_Pos)                  /*!< 0x00000080 */
+#define DMA_IFCR_CTEIF2        DMA_IFCR_CTEIF2_Msk                             /*!< Channel 2 Transfer Error clear */
+#define DMA_IFCR_CGIF3_Pos     (8U)
+#define DMA_IFCR_CGIF3_Msk     (0x1UL << DMA_IFCR_CGIF3_Pos)                   /*!< 0x00000100 */
+#define DMA_IFCR_CGIF3         DMA_IFCR_CGIF3_Msk                              /*!< Channel 3 Global interrupt clear */
+#define DMA_IFCR_CTCIF3_Pos    (9U)
+#define DMA_IFCR_CTCIF3_Msk    (0x1UL << DMA_IFCR_CTCIF3_Pos)                  /*!< 0x00000200 */
+#define DMA_IFCR_CTCIF3        DMA_IFCR_CTCIF3_Msk                             /*!< Channel 3 Transfer Complete clear */
+#define DMA_IFCR_CHTIF3_Pos    (10U)
+#define DMA_IFCR_CHTIF3_Msk    (0x1UL << DMA_IFCR_CHTIF3_Pos)                  /*!< 0x00000400 */
+#define DMA_IFCR_CHTIF3        DMA_IFCR_CHTIF3_Msk                             /*!< Channel 3 Half Transfer clear */
+#define DMA_IFCR_CTEIF3_Pos    (11U)
+#define DMA_IFCR_CTEIF3_Msk    (0x1UL << DMA_IFCR_CTEIF3_Pos)                  /*!< 0x00000800 */
+#define DMA_IFCR_CTEIF3        DMA_IFCR_CTEIF3_Msk                             /*!< Channel 3 Transfer Error clear */
+#define DMA_IFCR_CGIF4_Pos     (12U)
+#define DMA_IFCR_CGIF4_Msk     (0x1UL << DMA_IFCR_CGIF4_Pos)                   /*!< 0x00001000 */
+#define DMA_IFCR_CGIF4         DMA_IFCR_CGIF4_Msk                              /*!< Channel 4 Global interrupt clear */
+#define DMA_IFCR_CTCIF4_Pos    (13U)
+#define DMA_IFCR_CTCIF4_Msk    (0x1UL << DMA_IFCR_CTCIF4_Pos)                  /*!< 0x00002000 */
+#define DMA_IFCR_CTCIF4        DMA_IFCR_CTCIF4_Msk                             /*!< Channel 4 Transfer Complete clear */
+#define DMA_IFCR_CHTIF4_Pos    (14U)
+#define DMA_IFCR_CHTIF4_Msk    (0x1UL << DMA_IFCR_CHTIF4_Pos)                  /*!< 0x00004000 */
+#define DMA_IFCR_CHTIF4        DMA_IFCR_CHTIF4_Msk                             /*!< Channel 4 Half Transfer clear */
+#define DMA_IFCR_CTEIF4_Pos    (15U)
+#define DMA_IFCR_CTEIF4_Msk    (0x1UL << DMA_IFCR_CTEIF4_Pos)                  /*!< 0x00008000 */
+#define DMA_IFCR_CTEIF4        DMA_IFCR_CTEIF4_Msk                             /*!< Channel 4 Transfer Error clear */
+#define DMA_IFCR_CGIF5_Pos     (16U)
+#define DMA_IFCR_CGIF5_Msk     (0x1UL << DMA_IFCR_CGIF5_Pos)                   /*!< 0x00010000 */
+#define DMA_IFCR_CGIF5         DMA_IFCR_CGIF5_Msk                              /*!< Channel 5 Global interrupt clear */
+#define DMA_IFCR_CTCIF5_Pos    (17U)
+#define DMA_IFCR_CTCIF5_Msk    (0x1UL << DMA_IFCR_CTCIF5_Pos)                  /*!< 0x00020000 */
+#define DMA_IFCR_CTCIF5        DMA_IFCR_CTCIF5_Msk                             /*!< Channel 5 Transfer Complete clear */
+#define DMA_IFCR_CHTIF5_Pos    (18U)
+#define DMA_IFCR_CHTIF5_Msk    (0x1UL << DMA_IFCR_CHTIF5_Pos)                  /*!< 0x00040000 */
+#define DMA_IFCR_CHTIF5        DMA_IFCR_CHTIF5_Msk                             /*!< Channel 5 Half Transfer clear */
+#define DMA_IFCR_CTEIF5_Pos    (19U)
+#define DMA_IFCR_CTEIF5_Msk    (0x1UL << DMA_IFCR_CTEIF5_Pos)                  /*!< 0x00080000 */
+#define DMA_IFCR_CTEIF5        DMA_IFCR_CTEIF5_Msk                             /*!< Channel 5 Transfer Error clear */
+#define DMA_IFCR_CGIF6_Pos     (20U)
+#define DMA_IFCR_CGIF6_Msk     (0x1UL << DMA_IFCR_CGIF6_Pos)                   /*!< 0x00100000 */
+#define DMA_IFCR_CGIF6         DMA_IFCR_CGIF6_Msk                              /*!< Channel 6 Global interrupt clear */
+#define DMA_IFCR_CTCIF6_Pos    (21U)
+#define DMA_IFCR_CTCIF6_Msk    (0x1UL << DMA_IFCR_CTCIF6_Pos)                  /*!< 0x00200000 */
+#define DMA_IFCR_CTCIF6        DMA_IFCR_CTCIF6_Msk                             /*!< Channel 6 Transfer Complete clear */
+#define DMA_IFCR_CHTIF6_Pos    (22U)
+#define DMA_IFCR_CHTIF6_Msk    (0x1UL << DMA_IFCR_CHTIF6_Pos)                  /*!< 0x00400000 */
+#define DMA_IFCR_CHTIF6        DMA_IFCR_CHTIF6_Msk                             /*!< Channel 6 Half Transfer clear */
+#define DMA_IFCR_CTEIF6_Pos    (23U)
+#define DMA_IFCR_CTEIF6_Msk    (0x1UL << DMA_IFCR_CTEIF6_Pos)                  /*!< 0x00800000 */
+#define DMA_IFCR_CTEIF6        DMA_IFCR_CTEIF6_Msk                             /*!< Channel 6 Transfer Error clear */
+#define DMA_IFCR_CGIF7_Pos     (24U)
+#define DMA_IFCR_CGIF7_Msk     (0x1UL << DMA_IFCR_CGIF7_Pos)                   /*!< 0x01000000 */
+#define DMA_IFCR_CGIF7         DMA_IFCR_CGIF7_Msk                              /*!< Channel 7 Global interrupt clear */
+#define DMA_IFCR_CTCIF7_Pos    (25U)
+#define DMA_IFCR_CTCIF7_Msk    (0x1UL << DMA_IFCR_CTCIF7_Pos)                  /*!< 0x02000000 */
+#define DMA_IFCR_CTCIF7        DMA_IFCR_CTCIF7_Msk                             /*!< Channel 7 Transfer Complete clear */
+#define DMA_IFCR_CHTIF7_Pos    (26U)
+#define DMA_IFCR_CHTIF7_Msk    (0x1UL << DMA_IFCR_CHTIF7_Pos)                  /*!< 0x04000000 */
+#define DMA_IFCR_CHTIF7        DMA_IFCR_CHTIF7_Msk                             /*!< Channel 7 Half Transfer clear */
+#define DMA_IFCR_CTEIF7_Pos    (27U)
+#define DMA_IFCR_CTEIF7_Msk    (0x1UL << DMA_IFCR_CTEIF7_Pos)                  /*!< 0x08000000 */
+#define DMA_IFCR_CTEIF7        DMA_IFCR_CTEIF7_Msk                             /*!< Channel 7 Transfer Error clear */
+
+/*******************  Bit definition for DMA_CCR register  ********************/
+#define DMA_CCR_EN_Pos         (0U)
+#define DMA_CCR_EN_Msk         (0x1UL << DMA_CCR_EN_Pos)                       /*!< 0x00000001 */
+#define DMA_CCR_EN             DMA_CCR_EN_Msk                                  /*!< Channel enable                      */
+#define DMA_CCR_TCIE_Pos       (1U)
+#define DMA_CCR_TCIE_Msk       (0x1UL << DMA_CCR_TCIE_Pos)                     /*!< 0x00000002 */
+#define DMA_CCR_TCIE           DMA_CCR_TCIE_Msk                                /*!< Transfer complete interrupt enable  */
+#define DMA_CCR_HTIE_Pos       (2U)
+#define DMA_CCR_HTIE_Msk       (0x1UL << DMA_CCR_HTIE_Pos)                     /*!< 0x00000004 */
+#define DMA_CCR_HTIE           DMA_CCR_HTIE_Msk                                /*!< Half Transfer interrupt enable      */
+#define DMA_CCR_TEIE_Pos       (3U)
+#define DMA_CCR_TEIE_Msk       (0x1UL << DMA_CCR_TEIE_Pos)                     /*!< 0x00000008 */
+#define DMA_CCR_TEIE           DMA_CCR_TEIE_Msk                                /*!< Transfer error interrupt enable     */
+#define DMA_CCR_DIR_Pos        (4U)
+#define DMA_CCR_DIR_Msk        (0x1UL << DMA_CCR_DIR_Pos)                      /*!< 0x00000010 */
+#define DMA_CCR_DIR            DMA_CCR_DIR_Msk                                 /*!< Data transfer direction             */
+#define DMA_CCR_CIRC_Pos       (5U)
+#define DMA_CCR_CIRC_Msk       (0x1UL << DMA_CCR_CIRC_Pos)                     /*!< 0x00000020 */
+#define DMA_CCR_CIRC           DMA_CCR_CIRC_Msk                                /*!< Circular mode                       */
+#define DMA_CCR_PINC_Pos       (6U)
+#define DMA_CCR_PINC_Msk       (0x1UL << DMA_CCR_PINC_Pos)                     /*!< 0x00000040 */
+#define DMA_CCR_PINC           DMA_CCR_PINC_Msk                                /*!< Peripheral increment mode           */
+#define DMA_CCR_MINC_Pos       (7U)
+#define DMA_CCR_MINC_Msk       (0x1UL << DMA_CCR_MINC_Pos)                     /*!< 0x00000080 */
+#define DMA_CCR_MINC           DMA_CCR_MINC_Msk                                /*!< Memory increment mode               */
+
+#define DMA_CCR_PSIZE_Pos      (8U)
+#define DMA_CCR_PSIZE_Msk      (0x3UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000300 */
+#define DMA_CCR_PSIZE          DMA_CCR_PSIZE_Msk                               /*!< PSIZE[1:0] bits (Peripheral size)   */
+#define DMA_CCR_PSIZE_0        (0x1UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000100 */
+#define DMA_CCR_PSIZE_1        (0x2UL << DMA_CCR_PSIZE_Pos)                    /*!< 0x00000200 */
+
+#define DMA_CCR_MSIZE_Pos      (10U)
+#define DMA_CCR_MSIZE_Msk      (0x3UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000C00 */
+#define DMA_CCR_MSIZE          DMA_CCR_MSIZE_Msk                               /*!< MSIZE[1:0] bits (Memory size)       */
+#define DMA_CCR_MSIZE_0        (0x1UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000400 */
+#define DMA_CCR_MSIZE_1        (0x2UL << DMA_CCR_MSIZE_Pos)                    /*!< 0x00000800 */
+
+#define DMA_CCR_PL_Pos         (12U)
+#define DMA_CCR_PL_Msk         (0x3UL << DMA_CCR_PL_Pos)                       /*!< 0x00003000 */
+#define DMA_CCR_PL             DMA_CCR_PL_Msk                                  /*!< PL[1:0] bits(Channel Priority level)*/
+#define DMA_CCR_PL_0           (0x1UL << DMA_CCR_PL_Pos)                       /*!< 0x00001000 */
+#define DMA_CCR_PL_1           (0x2UL << DMA_CCR_PL_Pos)                        /*!< 0x00002000 */
+
+#define DMA_CCR_MEM2MEM_Pos    (14U)
+#define DMA_CCR_MEM2MEM_Msk    (0x1UL << DMA_CCR_MEM2MEM_Pos)                  /*!< 0x00004000 */
+#define DMA_CCR_MEM2MEM        DMA_CCR_MEM2MEM_Msk                             /*!< Memory to memory mode               */
+
+/******************  Bit definition for DMA_CNDTR register  *******************/
+#define DMA_CNDTR_NDT_Pos      (0U)
+#define DMA_CNDTR_NDT_Msk      (0xFFFFUL << DMA_CNDTR_NDT_Pos)                 /*!< 0x0000FFFF */
+#define DMA_CNDTR_NDT          DMA_CNDTR_NDT_Msk                               /*!< Number of data to Transfer          */
+
+/******************  Bit definition for DMA_CPAR register  ********************/
+#define DMA_CPAR_PA_Pos        (0U)
+#define DMA_CPAR_PA_Msk        (0xFFFFFFFFUL << DMA_CPAR_PA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CPAR_PA            DMA_CPAR_PA_Msk                                 /*!< Peripheral Address                  */
+
+/******************  Bit definition for DMA_CMAR register  ********************/
+#define DMA_CMAR_MA_Pos        (0U)
+#define DMA_CMAR_MA_Msk        (0xFFFFFFFFUL << DMA_CMAR_MA_Pos)               /*!< 0xFFFFFFFF */
+#define DMA_CMAR_MA            DMA_CMAR_MA_Msk                                 /*!< Memory Address                      */
+
+/******************************************************************************/
+/*                                                                            */
+/*                             DMAMUX Controller                              */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for DMAMUX_CxCR register  **************/
+#define DMAMUX_CxCR_DMAREQ_ID_Pos              (0U)
+#define DMAMUX_CxCR_DMAREQ_ID_Msk              (0x7FUL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x0000007F */
+#define DMAMUX_CxCR_DMAREQ_ID                  DMAMUX_CxCR_DMAREQ_ID_Msk             /*!< DMA Request ID   */
+#define DMAMUX_CxCR_DMAREQ_ID_0                (0x01UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_CxCR_DMAREQ_ID_1                (0x02UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_CxCR_DMAREQ_ID_2                (0x04UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_CxCR_DMAREQ_ID_3                (0x08UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_CxCR_DMAREQ_ID_4                (0x10UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_CxCR_DMAREQ_ID_5                (0x20UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000020 */
+#define DMAMUX_CxCR_DMAREQ_ID_6                (0x40UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000040 */
+#define DMAMUX_CxCR_SOIE_Pos                   (8U)
+#define DMAMUX_CxCR_SOIE_Msk                   (0x1UL << DMAMUX_CxCR_SOIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_CxCR_SOIE                       DMAMUX_CxCR_SOIE_Msk             /*!< Synchro overrun interrupt enable     */
+#define DMAMUX_CxCR_EGE_Pos                    (9U)
+#define DMAMUX_CxCR_EGE_Msk                    (0x1UL << DMAMUX_CxCR_EGE_Pos)   /*!< 0x00000200 */
+#define DMAMUX_CxCR_EGE                        DMAMUX_CxCR_EGE_Msk              /*!< Event generation interrupt enable    */
+#define DMAMUX_CxCR_SE_Pos                     (16U)
+#define DMAMUX_CxCR_SE_Msk                     (0x1UL << DMAMUX_CxCR_SE_Pos)    /*!< 0x00010000 */
+#define DMAMUX_CxCR_SE                         DMAMUX_CxCR_SE_Msk               /*!< Synchronization enable               */
+#define DMAMUX_CxCR_SPOL_Pos                   (17U)
+#define DMAMUX_CxCR_SPOL_Msk                   (0x3UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00060000 */
+#define DMAMUX_CxCR_SPOL                       DMAMUX_CxCR_SPOL_Msk             /*!< Synchronization polarity             */
+#define DMAMUX_CxCR_SPOL_0                     (0x1UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00020000 */
+#define DMAMUX_CxCR_SPOL_1                     (0x2UL << DMAMUX_CxCR_SPOL_Pos)  /*!< 0x00040000 */
+#define DMAMUX_CxCR_NBREQ_Pos                  (19U)
+#define DMAMUX_CxCR_NBREQ_Msk                  (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_CxCR_NBREQ                      DMAMUX_CxCR_NBREQ_Msk             /*!< Number of request                    */
+#define DMAMUX_CxCR_NBREQ_0                    (0x01UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_CxCR_NBREQ_1                    (0x02UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_CxCR_NBREQ_2                    (0x04UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_CxCR_NBREQ_3                    (0x08UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_CxCR_NBREQ_4                    (0x10UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00800000 */
+#define DMAMUX_CxCR_SYNC_ID_Pos                (24U)
+#define DMAMUX_CxCR_SYNC_ID_Msk                (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x1F000000 */
+#define DMAMUX_CxCR_SYNC_ID                    DMAMUX_CxCR_SYNC_ID_Msk             /*!< Synchronization ID                   */
+#define DMAMUX_CxCR_SYNC_ID_0                  (0x01UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x01000000 */
+#define DMAMUX_CxCR_SYNC_ID_1                  (0x02UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x02000000 */
+#define DMAMUX_CxCR_SYNC_ID_2                  (0x04UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x04000000 */
+#define DMAMUX_CxCR_SYNC_ID_3                  (0x08UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x08000000 */
+#define DMAMUX_CxCR_SYNC_ID_4                  (0x10UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x10000000 */
+
+/*******************  Bits definition for DMAMUX_CSR register  **************/
+#define DMAMUX_CSR_SOF0_Pos                    (0U)
+#define DMAMUX_CSR_SOF0_Msk                    (0x1UL << DMAMUX_CSR_SOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CSR_SOF0                        DMAMUX_CSR_SOF0_Msk             /*!< Synchronization Overrun Flag 0       */
+#define DMAMUX_CSR_SOF1_Pos                    (1U)
+#define DMAMUX_CSR_SOF1_Msk                    (0x1UL << DMAMUX_CSR_SOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CSR_SOF1                        DMAMUX_CSR_SOF1_Msk             /*!< Synchronization Overrun Flag 1       */
+#define DMAMUX_CSR_SOF2_Pos                    (2U)
+#define DMAMUX_CSR_SOF2_Msk                    (0x1UL << DMAMUX_CSR_SOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CSR_SOF2                        DMAMUX_CSR_SOF2_Msk             /*!< Synchronization Overrun Flag 2       */
+#define DMAMUX_CSR_SOF3_Pos                    (3U)
+#define DMAMUX_CSR_SOF3_Msk                    (0x1UL << DMAMUX_CSR_SOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CSR_SOF3                        DMAMUX_CSR_SOF3_Msk             /*!< Synchronization Overrun Flag 3       */
+#define DMAMUX_CSR_SOF4_Pos                    (4U)
+#define DMAMUX_CSR_SOF4_Msk                    (0x1UL << DMAMUX_CSR_SOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CSR_SOF4                        DMAMUX_CSR_SOF4_Msk             /*!< Synchronization Overrun Flag 4       */
+#define DMAMUX_CSR_SOF5_Pos                    (5U)
+#define DMAMUX_CSR_SOF5_Msk                    (0x1UL << DMAMUX_CSR_SOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CSR_SOF5                        DMAMUX_CSR_SOF5_Msk             /*!< Synchronization Overrun Flag 5       */
+#define DMAMUX_CSR_SOF6_Pos                    (6U)
+#define DMAMUX_CSR_SOF6_Msk                    (0x1UL << DMAMUX_CSR_SOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CSR_SOF6                        DMAMUX_CSR_SOF6_Msk             /*!< Synchronization Overrun Flag 6       */
+#define DMAMUX_CSR_SOF7_Pos                    (7U)
+#define DMAMUX_CSR_SOF7_Msk                    (0x1UL << DMAMUX_CSR_SOF7_Pos)  /*!< 0x00000080 */
+#define DMAMUX_CSR_SOF7                        DMAMUX_CSR_SOF7_Msk             /*!< Synchronization Overrun Flag 7       */
+#define DMAMUX_CSR_SOF8_Pos                    (8U)
+#define DMAMUX_CSR_SOF8_Msk                    (0x1UL << DMAMUX_CSR_SOF8_Pos)  /*!< 0x00000100 */
+#define DMAMUX_CSR_SOF8                        DMAMUX_CSR_SOF8_Msk             /*!< Synchronization Overrun Flag 8       */
+#define DMAMUX_CSR_SOF9_Pos                    (9U)
+#define DMAMUX_CSR_SOF9_Msk                    (0x1UL << DMAMUX_CSR_SOF9_Pos)  /*!< 0x00000200 */
+#define DMAMUX_CSR_SOF9                        DMAMUX_CSR_SOF9_Msk             /*!< Synchronization Overrun Flag 9       */
+#define DMAMUX_CSR_SOF10_Pos                   (10U)
+#define DMAMUX_CSR_SOF10_Msk                   (0x1UL << DMAMUX_CSR_SOF10_Pos)  /*!< 0x00000400 */
+#define DMAMUX_CSR_SOF10                       DMAMUX_CSR_SOF10_Msk             /*!< Synchronization Overrun Flag 10      */
+#define DMAMUX_CSR_SOF11_Pos                   (11U)
+#define DMAMUX_CSR_SOF11_Msk                   (0x1UL << DMAMUX_CSR_SOF11_Pos)  /*!< 0x00000800 */
+#define DMAMUX_CSR_SOF11                       DMAMUX_CSR_SOF11_Msk             /*!< Synchronization Overrun Flag 11      */
+
+/********************  Bits definition for DMAMUX_CFR register  **************/
+#define DMAMUX_CFR_CSOF0_Pos                   (0U)
+#define DMAMUX_CFR_CSOF0_Msk                   (0x1UL << DMAMUX_CFR_CSOF0_Pos)  /*!< 0x00000001 */
+#define DMAMUX_CFR_CSOF0                       DMAMUX_CFR_CSOF0_Msk             /*!< Clear Overrun Flag 0                 */
+#define DMAMUX_CFR_CSOF1_Pos                   (1U)
+#define DMAMUX_CFR_CSOF1_Msk                   (0x1UL << DMAMUX_CFR_CSOF1_Pos)  /*!< 0x00000002 */
+#define DMAMUX_CFR_CSOF1                       DMAMUX_CFR_CSOF1_Msk             /*!< Clear Overrun Flag 1                 */
+#define DMAMUX_CFR_CSOF2_Pos                   (2U)
+#define DMAMUX_CFR_CSOF2_Msk                   (0x1UL << DMAMUX_CFR_CSOF2_Pos)  /*!< 0x00000004 */
+#define DMAMUX_CFR_CSOF2                       DMAMUX_CFR_CSOF2_Msk             /*!< Clear Overrun Flag 2                 */
+#define DMAMUX_CFR_CSOF3_Pos                   (3U)
+#define DMAMUX_CFR_CSOF3_Msk                   (0x1UL << DMAMUX_CFR_CSOF3_Pos)  /*!< 0x00000008 */
+#define DMAMUX_CFR_CSOF3                       DMAMUX_CFR_CSOF3_Msk             /*!< Clear Overrun Flag 3                 */
+#define DMAMUX_CFR_CSOF4_Pos                   (4U)
+#define DMAMUX_CFR_CSOF4_Msk                   (0x1UL << DMAMUX_CFR_CSOF4_Pos)  /*!< 0x00000010 */
+#define DMAMUX_CFR_CSOF4                       DMAMUX_CFR_CSOF4_Msk             /*!< Clear Overrun Flag 4                 */
+#define DMAMUX_CFR_CSOF5_Pos                   (5U)
+#define DMAMUX_CFR_CSOF5_Msk                   (0x1UL << DMAMUX_CFR_CSOF5_Pos)  /*!< 0x00000020 */
+#define DMAMUX_CFR_CSOF5                       DMAMUX_CFR_CSOF5_Msk             /*!< Clear Overrun Flag 5                 */
+#define DMAMUX_CFR_CSOF6_Pos                   (6U)
+#define DMAMUX_CFR_CSOF6_Msk                   (0x1UL << DMAMUX_CFR_CSOF6_Pos)  /*!< 0x00000040 */
+#define DMAMUX_CFR_CSOF6                       DMAMUX_CFR_CSOF6_Msk             /*!< Clear Overrun Flag 6                 */
+#define DMAMUX_CFR_CSOF7_Pos                   (7U)
+#define DMAMUX_CFR_CSOF7_Msk                   (0x1UL << DMAMUX_CFR_CSOF7_Pos)  /*!< 0x00000080 */
+#define DMAMUX_CFR_CSOF7                       DMAMUX_CFR_CSOF7_Msk             /*!< Clear Overrun Flag 7                 */
+#define DMAMUX_CFR_CSOF8_Pos                   (8U)
+#define DMAMUX_CFR_CSOF8_Msk                   (0x1UL << DMAMUX_CFR_CSOF8_Pos)  /*!< 0x00000100 */
+#define DMAMUX_CFR_CSOF8                       DMAMUX_CFR_CSOF8_Msk             /*!< Clear Overrun Flag 8                 */
+#define DMAMUX_CFR_CSOF9_Pos                   (9U)
+#define DMAMUX_CFR_CSOF9_Msk                   (0x1UL << DMAMUX_CFR_CSOF9_Pos)  /*!< 0x00000200 */
+#define DMAMUX_CFR_CSOF9                       DMAMUX_CFR_CSOF9_Msk             /*!< Clear Overrun Flag 9                 */
+#define DMAMUX_CFR_CSOF10_Pos                  (10U)
+#define DMAMUX_CFR_CSOF10_Msk                  (0x1UL << DMAMUX_CFR_CSOF10_Pos)  /*!< 0x00000400 */
+#define DMAMUX_CFR_CSOF10                      DMAMUX_CFR_CSOF10_Msk             /*!< Clear Overrun Flag 10               */
+#define DMAMUX_CFR_CSOF11_Pos                  (11U)
+#define DMAMUX_CFR_CSOF11_Msk                  (0x1UL << DMAMUX_CFR_CSOF11_Pos)  /*!< 0x00000800 */
+#define DMAMUX_CFR_CSOF11                      DMAMUX_CFR_CSOF11_Msk             /*!< Clear Overrun Flag 11               */
+
+/********************  Bits definition for DMAMUX_RGxCR register  ************/
+#define DMAMUX_RGxCR_SIG_ID_Pos                (0U)
+#define DMAMUX_RGxCR_SIG_ID_Msk                (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x0000001F */
+#define DMAMUX_RGxCR_SIG_ID                    DMAMUX_RGxCR_SIG_ID_Msk             /*!< Signal ID                         */
+#define DMAMUX_RGxCR_SIG_ID_0                  (0x01UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGxCR_SIG_ID_1                  (0x02UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGxCR_SIG_ID_2                  (0x04UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGxCR_SIG_ID_3                  (0x08UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGxCR_SIG_ID_4                  (0x10UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000010 */
+#define DMAMUX_RGxCR_OIE_Pos                   (8U)
+#define DMAMUX_RGxCR_OIE_Msk                   (0x1UL << DMAMUX_RGxCR_OIE_Pos)  /*!< 0x00000100 */
+#define DMAMUX_RGxCR_OIE                       DMAMUX_RGxCR_OIE_Msk             /*!< Overrun interrupt enable             */
+#define DMAMUX_RGxCR_GE_Pos                    (16U)
+#define DMAMUX_RGxCR_GE_Msk                    (0x1UL << DMAMUX_RGxCR_GE_Pos)   /*!< 0x00010000 */
+#define DMAMUX_RGxCR_GE                        DMAMUX_RGxCR_GE_Msk              /*!< Generation enable                    */
+#define DMAMUX_RGxCR_GPOL_Pos                  (17U)
+#define DMAMUX_RGxCR_GPOL_Msk                  (0x3UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00060000 */
+#define DMAMUX_RGxCR_GPOL                      DMAMUX_RGxCR_GPOL_Msk            /*!< Generation polarity                  */
+#define DMAMUX_RGxCR_GPOL_0                    (0x1UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00020000 */
+#define DMAMUX_RGxCR_GPOL_1                    (0x2UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00040000 */
+#define DMAMUX_RGxCR_GNBREQ_Pos                (19U)
+#define DMAMUX_RGxCR_GNBREQ_Msk                (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00F80000 */
+#define DMAMUX_RGxCR_GNBREQ                    DMAMUX_RGxCR_GNBREQ_Msk             /*!< Number of request                 */
+#define DMAMUX_RGxCR_GNBREQ_0                  (0x01UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00080000 */
+#define DMAMUX_RGxCR_GNBREQ_1                  (0x02UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00100000 */
+#define DMAMUX_RGxCR_GNBREQ_2                  (0x04UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00200000 */
+#define DMAMUX_RGxCR_GNBREQ_3                  (0x08UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00400000 */
+#define DMAMUX_RGxCR_GNBREQ_4                  (0x10UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00800000 */
+
+/********************  Bits definition for DMAMUX_RGSR register  **************/
+#define DMAMUX_RGSR_OF0_Pos                    (0U)
+#define DMAMUX_RGSR_OF0_Msk                    (0x1UL << DMAMUX_RGSR_OF0_Pos)   /*!< 0x00000001 */
+#define DMAMUX_RGSR_OF0                        DMAMUX_RGSR_OF0_Msk              /*!< Overrun flag 0                       */
+#define DMAMUX_RGSR_OF1_Pos                    (1U)
+#define DMAMUX_RGSR_OF1_Msk                    (0x1UL << DMAMUX_RGSR_OF1_Pos)   /*!< 0x00000002 */
+#define DMAMUX_RGSR_OF1                        DMAMUX_RGSR_OF1_Msk              /*!< Overrun flag 1                       */
+#define DMAMUX_RGSR_OF2_Pos                    (2U)
+#define DMAMUX_RGSR_OF2_Msk                    (0x1UL << DMAMUX_RGSR_OF2_Pos)   /*!< 0x00000004 */
+#define DMAMUX_RGSR_OF2                        DMAMUX_RGSR_OF2_Msk              /*!< Overrun flag 2                       */
+#define DMAMUX_RGSR_OF3_Pos                    (3U)
+#define DMAMUX_RGSR_OF3_Msk                    (0x1UL << DMAMUX_RGSR_OF3_Pos)   /*!< 0x00000008 */
+#define DMAMUX_RGSR_OF3                        DMAMUX_RGSR_OF3_Msk              /*!< Overrun flag 3                       */
+
+/********************  Bits definition for DMAMUX_RGCFR register  **************/
+#define DMAMUX_RGCFR_COF0_Pos                  (0U)
+#define DMAMUX_RGCFR_COF0_Msk                  (0x1UL << DMAMUX_RGCFR_COF0_Pos) /*!< 0x00000001 */
+#define DMAMUX_RGCFR_COF0                      DMAMUX_RGCFR_COF0_Msk            /*!< Clear Overrun flag 0                 */
+#define DMAMUX_RGCFR_COF1_Pos                  (1U)
+#define DMAMUX_RGCFR_COF1_Msk                  (0x1UL << DMAMUX_RGCFR_COF1_Pos) /*!< 0x00000002 */
+#define DMAMUX_RGCFR_COF1                      DMAMUX_RGCFR_COF1_Msk            /*!< Clear Overrun flag 1                 */
+#define DMAMUX_RGCFR_COF2_Pos                  (2U)
+#define DMAMUX_RGCFR_COF2_Msk                  (0x1UL << DMAMUX_RGCFR_COF2_Pos) /*!< 0x00000004 */
+#define DMAMUX_RGCFR_COF2                      DMAMUX_RGCFR_COF2_Msk            /*!< Clear Overrun flag 2                 */
+#define DMAMUX_RGCFR_COF3_Pos                  (3U)
+#define DMAMUX_RGCFR_COF3_Msk                  (0x1UL << DMAMUX_RGCFR_COF3_Pos) /*!< 0x00000008 */
+#define DMAMUX_RGCFR_COF3                      DMAMUX_RGCFR_COF3_Msk            /*!< Clear Overrun flag 3                 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                    External Interrupt/Event Controller                     */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for EXTI_RTSR1 register  ******************/
+#define EXTI_RTSR1_RT0_Pos           (0U)
+#define EXTI_RTSR1_RT0_Msk           (0x1UL << EXTI_RTSR1_RT0_Pos)             /*!< 0x00000001 */
+#define EXTI_RTSR1_RT0               EXTI_RTSR1_RT0_Msk                        /*!< Rising trigger configuration for input line 0 */
+#define EXTI_RTSR1_RT1_Pos           (1U)
+#define EXTI_RTSR1_RT1_Msk           (0x1UL << EXTI_RTSR1_RT1_Pos)             /*!< 0x00000002 */
+#define EXTI_RTSR1_RT1               EXTI_RTSR1_RT1_Msk                        /*!< Rising trigger configuration for input line 1 */
+#define EXTI_RTSR1_RT2_Pos           (2U)
+#define EXTI_RTSR1_RT2_Msk           (0x1UL << EXTI_RTSR1_RT2_Pos)             /*!< 0x00000004 */
+#define EXTI_RTSR1_RT2               EXTI_RTSR1_RT2_Msk                        /*!< Rising trigger configuration for input line 2 */
+#define EXTI_RTSR1_RT3_Pos           (3U)
+#define EXTI_RTSR1_RT3_Msk           (0x1UL << EXTI_RTSR1_RT3_Pos)             /*!< 0x00000008 */
+#define EXTI_RTSR1_RT3               EXTI_RTSR1_RT3_Msk                        /*!< Rising trigger configuration for input line 3 */
+#define EXTI_RTSR1_RT4_Pos           (4U)
+#define EXTI_RTSR1_RT4_Msk           (0x1UL << EXTI_RTSR1_RT4_Pos)             /*!< 0x00000010 */
+#define EXTI_RTSR1_RT4               EXTI_RTSR1_RT4_Msk                        /*!< Rising trigger configuration for input line 4 */
+#define EXTI_RTSR1_RT5_Pos           (5U)
+#define EXTI_RTSR1_RT5_Msk           (0x1UL << EXTI_RTSR1_RT5_Pos)             /*!< 0x00000020 */
+#define EXTI_RTSR1_RT5               EXTI_RTSR1_RT5_Msk                        /*!< Rising trigger configuration for input line 5 */
+#define EXTI_RTSR1_RT6_Pos           (6U)
+#define EXTI_RTSR1_RT6_Msk           (0x1UL << EXTI_RTSR1_RT6_Pos)             /*!< 0x00000040 */
+#define EXTI_RTSR1_RT6               EXTI_RTSR1_RT6_Msk                        /*!< Rising trigger configuration for input line 6 */
+#define EXTI_RTSR1_RT7_Pos           (7U)
+#define EXTI_RTSR1_RT7_Msk           (0x1UL << EXTI_RTSR1_RT7_Pos)             /*!< 0x00000080 */
+#define EXTI_RTSR1_RT7               EXTI_RTSR1_RT7_Msk                        /*!< Rising trigger configuration for input line 7 */
+#define EXTI_RTSR1_RT8_Pos           (8U)
+#define EXTI_RTSR1_RT8_Msk           (0x1UL << EXTI_RTSR1_RT8_Pos)             /*!< 0x00000100 */
+#define EXTI_RTSR1_RT8               EXTI_RTSR1_RT8_Msk                        /*!< Rising trigger configuration for input line 8 */
+#define EXTI_RTSR1_RT9_Pos           (9U)
+#define EXTI_RTSR1_RT9_Msk           (0x1UL << EXTI_RTSR1_RT9_Pos)             /*!< 0x00000200 */
+#define EXTI_RTSR1_RT9               EXTI_RTSR1_RT9_Msk                        /*!< Rising trigger configuration for input line 9 */
+#define EXTI_RTSR1_RT10_Pos          (10U)
+#define EXTI_RTSR1_RT10_Msk          (0x1UL << EXTI_RTSR1_RT10_Pos)            /*!< 0x00000400 */
+#define EXTI_RTSR1_RT10              EXTI_RTSR1_RT10_Msk                       /*!< Rising trigger configuration for input line 10 */
+#define EXTI_RTSR1_RT11_Pos          (11U)
+#define EXTI_RTSR1_RT11_Msk          (0x1UL << EXTI_RTSR1_RT11_Pos)            /*!< 0x00000800 */
+#define EXTI_RTSR1_RT11              EXTI_RTSR1_RT11_Msk                       /*!< Rising trigger configuration for input line 11 */
+#define EXTI_RTSR1_RT12_Pos          (12U)
+#define EXTI_RTSR1_RT12_Msk          (0x1UL << EXTI_RTSR1_RT12_Pos)            /*!< 0x00001000 */
+#define EXTI_RTSR1_RT12              EXTI_RTSR1_RT12_Msk                       /*!< Rising trigger configuration for input line 12 */
+#define EXTI_RTSR1_RT13_Pos          (13U)
+#define EXTI_RTSR1_RT13_Msk          (0x1UL << EXTI_RTSR1_RT13_Pos)            /*!< 0x00002000 */
+#define EXTI_RTSR1_RT13              EXTI_RTSR1_RT13_Msk                       /*!< Rising trigger configuration for input line 13 */
+#define EXTI_RTSR1_RT14_Pos          (14U)
+#define EXTI_RTSR1_RT14_Msk          (0x1UL << EXTI_RTSR1_RT14_Pos)            /*!< 0x00004000 */
+#define EXTI_RTSR1_RT14              EXTI_RTSR1_RT14_Msk                       /*!< Rising trigger configuration for input line 14 */
+#define EXTI_RTSR1_RT15_Pos          (15U)
+#define EXTI_RTSR1_RT15_Msk          (0x1UL << EXTI_RTSR1_RT15_Pos)            /*!< 0x00008000 */
+#define EXTI_RTSR1_RT15              EXTI_RTSR1_RT15_Msk                       /*!< Rising trigger configuration for input line 15 */
+#define EXTI_RTSR1_RT16_Pos          (16U)
+#define EXTI_RTSR1_RT16_Msk          (0x1UL << EXTI_RTSR1_RT16_Pos)            /*!< 0x00010000 */
+#define EXTI_RTSR1_RT16              EXTI_RTSR1_RT16_Msk                       /*!< Rising trigger configuration for input line 16 */
+#define EXTI_RTSR1_RT17_Pos          (17U)
+#define EXTI_RTSR1_RT17_Msk          (0x1UL << EXTI_RTSR1_RT17_Pos)            /*!< 0x00020000 */
+#define EXTI_RTSR1_RT17              EXTI_RTSR1_RT17_Msk                       /*!< Rising trigger configuration for input line 17 */
+#define EXTI_RTSR1_RT18_Pos          (18U)
+#define EXTI_RTSR1_RT18_Msk          (0x1UL << EXTI_RTSR1_RT18_Pos)            /*!< 0x00040000 */
+#define EXTI_RTSR1_RT18              EXTI_RTSR1_RT18_Msk                       /*!< Rising trigger configuration for input line 18 */
+#define EXTI_RTSR1_RT20_Pos          (20U)
+#define EXTI_RTSR1_RT20_Msk          (0x1UL << EXTI_RTSR1_RT20_Pos)            /*!< 0x00100000 */
+#define EXTI_RTSR1_RT20              EXTI_RTSR1_RT20_Msk                       /*!< Rising trigger configuration for input line 20 */
+
+/******************  Bit definition for EXTI_FTSR1 register  ******************/
+#define EXTI_FTSR1_FT0_Pos           (0U)
+#define EXTI_FTSR1_FT0_Msk           (0x1UL << EXTI_FTSR1_FT0_Pos)             /*!< 0x00000001 */
+#define EXTI_FTSR1_FT0               EXTI_FTSR1_FT0_Msk                        /*!< Falling trigger configuration for input line 0 */
+#define EXTI_FTSR1_FT1_Pos           (1U)
+#define EXTI_FTSR1_FT1_Msk           (0x1UL << EXTI_FTSR1_FT1_Pos)             /*!< 0x00000002 */
+#define EXTI_FTSR1_FT1               EXTI_FTSR1_FT1_Msk                        /*!< Falling trigger configuration for input line 1 */
+#define EXTI_FTSR1_FT2_Pos           (2U)
+#define EXTI_FTSR1_FT2_Msk           (0x1UL << EXTI_FTSR1_FT2_Pos)             /*!< 0x00000004 */
+#define EXTI_FTSR1_FT2               EXTI_FTSR1_FT2_Msk                        /*!< Falling trigger configuration for input line 2 */
+#define EXTI_FTSR1_FT3_Pos           (3U)
+#define EXTI_FTSR1_FT3_Msk           (0x1UL << EXTI_FTSR1_FT3_Pos)             /*!< 0x00000008 */
+#define EXTI_FTSR1_FT3               EXTI_FTSR1_FT3_Msk                        /*!< Falling trigger configuration for input line 3 */
+#define EXTI_FTSR1_FT4_Pos           (4U)
+#define EXTI_FTSR1_FT4_Msk           (0x1UL << EXTI_FTSR1_FT4_Pos)             /*!< 0x00000010 */
+#define EXTI_FTSR1_FT4               EXTI_FTSR1_FT4_Msk                        /*!< Falling trigger configuration for input line 4 */
+#define EXTI_FTSR1_FT5_Pos           (5U)
+#define EXTI_FTSR1_FT5_Msk           (0x1UL << EXTI_FTSR1_FT5_Pos)             /*!< 0x00000020 */
+#define EXTI_FTSR1_FT5               EXTI_FTSR1_FT5_Msk                        /*!< Falling trigger configuration for input line 5 */
+#define EXTI_FTSR1_FT6_Pos           (6U)
+#define EXTI_FTSR1_FT6_Msk           (0x1UL << EXTI_FTSR1_FT6_Pos)             /*!< 0x00000040 */
+#define EXTI_FTSR1_FT6               EXTI_FTSR1_FT6_Msk                        /*!< Falling trigger configuration for input line 6 */
+#define EXTI_FTSR1_FT7_Pos           (7U)
+#define EXTI_FTSR1_FT7_Msk           (0x1UL << EXTI_FTSR1_FT7_Pos)             /*!< 0x00000080 */
+#define EXTI_FTSR1_FT7               EXTI_FTSR1_FT7_Msk                        /*!< Falling trigger configuration for input line 7 */
+#define EXTI_FTSR1_FT8_Pos           (8U)
+#define EXTI_FTSR1_FT8_Msk           (0x1UL << EXTI_FTSR1_FT8_Pos)             /*!< 0x00000100 */
+#define EXTI_FTSR1_FT8               EXTI_FTSR1_FT8_Msk                        /*!< Falling trigger configuration for input line 8 */
+#define EXTI_FTSR1_FT9_Pos           (9U)
+#define EXTI_FTSR1_FT9_Msk           (0x1UL << EXTI_FTSR1_FT9_Pos)             /*!< 0x00000200 */
+#define EXTI_FTSR1_FT9               EXTI_FTSR1_FT9_Msk                        /*!< Falling trigger configuration for input line 9 */
+#define EXTI_FTSR1_FT10_Pos          (10U)
+#define EXTI_FTSR1_FT10_Msk          (0x1UL << EXTI_FTSR1_FT10_Pos)            /*!< 0x00000400 */
+#define EXTI_FTSR1_FT10              EXTI_FTSR1_FT10_Msk                       /*!< Falling trigger configuration for input line 10 */
+#define EXTI_FTSR1_FT11_Pos          (11U)
+#define EXTI_FTSR1_FT11_Msk          (0x1UL << EXTI_FTSR1_FT11_Pos)            /*!< 0x00000800 */
+#define EXTI_FTSR1_FT11              EXTI_FTSR1_FT11_Msk                       /*!< Falling trigger configuration for input line 11 */
+#define EXTI_FTSR1_FT12_Pos          (12U)
+#define EXTI_FTSR1_FT12_Msk          (0x1UL << EXTI_FTSR1_FT12_Pos)            /*!< 0x00001000 */
+#define EXTI_FTSR1_FT12              EXTI_FTSR1_FT12_Msk                       /*!< Falling trigger configuration for input line 12 */
+#define EXTI_FTSR1_FT13_Pos          (13U)
+#define EXTI_FTSR1_FT13_Msk          (0x1UL << EXTI_FTSR1_FT13_Pos)            /*!< 0x00002000 */
+#define EXTI_FTSR1_FT13              EXTI_FTSR1_FT13_Msk                       /*!< Falling trigger configuration for input line 13 */
+#define EXTI_FTSR1_FT14_Pos          (14U)
+#define EXTI_FTSR1_FT14_Msk          (0x1UL << EXTI_FTSR1_FT14_Pos)            /*!< 0x00004000 */
+#define EXTI_FTSR1_FT14              EXTI_FTSR1_FT14_Msk                       /*!< Falling trigger configuration for input line 14 */
+#define EXTI_FTSR1_FT15_Pos          (15U)
+#define EXTI_FTSR1_FT15_Msk          (0x1UL << EXTI_FTSR1_FT15_Pos)            /*!< 0x00008000 */
+#define EXTI_FTSR1_FT15              EXTI_FTSR1_FT15_Msk                       /*!< Falling trigger configuration for input line 15 */
+#define EXTI_FTSR1_FT16_Pos          (16U)
+#define EXTI_FTSR1_FT16_Msk          (0x1UL << EXTI_FTSR1_FT16_Pos)            /*!< 0x00010000 */
+#define EXTI_FTSR1_FT16              EXTI_FTSR1_FT16_Msk                       /*!< Falling trigger configuration for input line 16 */
+#define EXTI_FTSR1_FT17_Pos          (17U)
+#define EXTI_FTSR1_FT17_Msk          (0x1UL << EXTI_FTSR1_FT17_Pos)            /*!< 0x00020000 */
+#define EXTI_FTSR1_FT17              EXTI_FTSR1_FT17_Msk                       /*!< Falling trigger configuration for input line 17 */
+#define EXTI_FTSR1_FT18_Pos          (18U)
+#define EXTI_FTSR1_FT18_Msk          (0x1UL << EXTI_FTSR1_FT18_Pos)            /*!< 0x00040000 */
+#define EXTI_FTSR1_FT18              EXTI_FTSR1_FT18_Msk                       /*!< Falling trigger configuration for input line 18 */
+#define EXTI_FTSR1_FT20_Pos          (20U)
+#define EXTI_FTSR1_FT20_Msk          (0x1UL << EXTI_FTSR1_FT20_Pos)            /*!< 0x00100000 */
+#define EXTI_FTSR1_FT20              EXTI_FTSR1_FT20_Msk                       /*!< Falling trigger configuration for input line 20 */
+
+/******************  Bit definition for EXTI_SWIER1 register  *****************/
+#define EXTI_SWIER1_SWI0_Pos         (0U)
+#define EXTI_SWIER1_SWI0_Msk         (0x1UL << EXTI_SWIER1_SWI0_Pos)           /*!< 0x00000001 */
+#define EXTI_SWIER1_SWI0             EXTI_SWIER1_SWI0_Msk                      /*!< Software Interrupt on line 0 */
+#define EXTI_SWIER1_SWI1_Pos         (1U)
+#define EXTI_SWIER1_SWI1_Msk         (0x1UL << EXTI_SWIER1_SWI1_Pos)           /*!< 0x00000002 */
+#define EXTI_SWIER1_SWI1             EXTI_SWIER1_SWI1_Msk                      /*!< Software Interrupt on line 1 */
+#define EXTI_SWIER1_SWI2_Pos         (2U)
+#define EXTI_SWIER1_SWI2_Msk         (0x1UL << EXTI_SWIER1_SWI2_Pos)           /*!< 0x00000004 */
+#define EXTI_SWIER1_SWI2             EXTI_SWIER1_SWI2_Msk                      /*!< Software Interrupt on line 2 */
+#define EXTI_SWIER1_SWI3_Pos         (3U)
+#define EXTI_SWIER1_SWI3_Msk         (0x1UL << EXTI_SWIER1_SWI3_Pos)           /*!< 0x00000008 */
+#define EXTI_SWIER1_SWI3             EXTI_SWIER1_SWI3_Msk                      /*!< Software Interrupt on line 3 */
+#define EXTI_SWIER1_SWI4_Pos         (4U)
+#define EXTI_SWIER1_SWI4_Msk         (0x1UL << EXTI_SWIER1_SWI4_Pos)           /*!< 0x00000010 */
+#define EXTI_SWIER1_SWI4             EXTI_SWIER1_SWI4_Msk                      /*!< Software Interrupt on line 4 */
+#define EXTI_SWIER1_SWI5_Pos         (5U)
+#define EXTI_SWIER1_SWI5_Msk         (0x1UL << EXTI_SWIER1_SWI5_Pos)           /*!< 0x00000020 */
+#define EXTI_SWIER1_SWI5             EXTI_SWIER1_SWI5_Msk                      /*!< Software Interrupt on line 5 */
+#define EXTI_SWIER1_SWI6_Pos         (6U)
+#define EXTI_SWIER1_SWI6_Msk         (0x1UL << EXTI_SWIER1_SWI6_Pos)           /*!< 0x00000040 */
+#define EXTI_SWIER1_SWI6             EXTI_SWIER1_SWI6_Msk                      /*!< Software Interrupt on line 6 */
+#define EXTI_SWIER1_SWI7_Pos         (7U)
+#define EXTI_SWIER1_SWI7_Msk         (0x1UL << EXTI_SWIER1_SWI7_Pos)           /*!< 0x00000080 */
+#define EXTI_SWIER1_SWI7             EXTI_SWIER1_SWI7_Msk                      /*!< Software Interrupt on line 7 */
+#define EXTI_SWIER1_SWI8_Pos         (8U)
+#define EXTI_SWIER1_SWI8_Msk         (0x1UL << EXTI_SWIER1_SWI8_Pos)           /*!< 0x00000100 */
+#define EXTI_SWIER1_SWI8             EXTI_SWIER1_SWI8_Msk                      /*!< Software Interrupt on line 8 */
+#define EXTI_SWIER1_SWI9_Pos         (9U)
+#define EXTI_SWIER1_SWI9_Msk         (0x1UL << EXTI_SWIER1_SWI9_Pos)           /*!< 0x00000200 */
+#define EXTI_SWIER1_SWI9             EXTI_SWIER1_SWI9_Msk                      /*!< Software Interrupt on line 9 */
+#define EXTI_SWIER1_SWI10_Pos        (10U)
+#define EXTI_SWIER1_SWI10_Msk        (0x1UL << EXTI_SWIER1_SWI10_Pos)          /*!< 0x00000400 */
+#define EXTI_SWIER1_SWI10            EXTI_SWIER1_SWI10_Msk                     /*!< Software Interrupt on line 10 */
+#define EXTI_SWIER1_SWI11_Pos        (11U)
+#define EXTI_SWIER1_SWI11_Msk        (0x1UL << EXTI_SWIER1_SWI11_Pos)          /*!< 0x00000800 */
+#define EXTI_SWIER1_SWI11            EXTI_SWIER1_SWI11_Msk                     /*!< Software Interrupt on line 11 */
+#define EXTI_SWIER1_SWI12_Pos        (12U)
+#define EXTI_SWIER1_SWI12_Msk        (0x1UL << EXTI_SWIER1_SWI12_Pos)          /*!< 0x00001000 */
+#define EXTI_SWIER1_SWI12            EXTI_SWIER1_SWI12_Msk                     /*!< Software Interrupt on line 12 */
+#define EXTI_SWIER1_SWI13_Pos        (13U)
+#define EXTI_SWIER1_SWI13_Msk        (0x1UL << EXTI_SWIER1_SWI13_Pos)          /*!< 0x00002000 */
+#define EXTI_SWIER1_SWI13            EXTI_SWIER1_SWI13_Msk                     /*!< Software Interrupt on line 13 */
+#define EXTI_SWIER1_SWI14_Pos        (14U)
+#define EXTI_SWIER1_SWI14_Msk        (0x1UL << EXTI_SWIER1_SWI14_Pos)          /*!< 0x00004000 */
+#define EXTI_SWIER1_SWI14            EXTI_SWIER1_SWI14_Msk                     /*!< Software Interrupt on line 14 */
+#define EXTI_SWIER1_SWI15_Pos        (15U)
+#define EXTI_SWIER1_SWI15_Msk        (0x1UL << EXTI_SWIER1_SWI15_Pos)          /*!< 0x00008000 */
+#define EXTI_SWIER1_SWI15            EXTI_SWIER1_SWI15_Msk                     /*!< Software Interrupt on line 15 */
+#define EXTI_SWIER1_SWI16_Pos        (16U)
+#define EXTI_SWIER1_SWI16_Msk        (0x1UL << EXTI_SWIER1_SWI16_Pos)          /*!< 0x00010000 */
+#define EXTI_SWIER1_SWI16            EXTI_SWIER1_SWI16_Msk                     /*!< Software Interrupt on line 16 */
+#define EXTI_SWIER1_SWI17_Pos        (17U)
+#define EXTI_SWIER1_SWI17_Msk        (0x1UL << EXTI_SWIER1_SWI17_Pos)          /*!< 0x00020000 */
+#define EXTI_SWIER1_SWI17            EXTI_SWIER1_SWI17_Msk                     /*!< Software Interrupt on line 17 */
+#define EXTI_SWIER1_SWI18_Pos        (18U)
+#define EXTI_SWIER1_SWI18_Msk        (0x1UL << EXTI_SWIER1_SWI18_Pos)          /*!< 0x00040000 */
+#define EXTI_SWIER1_SWI18            EXTI_SWIER1_SWI18_Msk                     /*!< Software Interrupt on line 18 */
+#define EXTI_SWIER1_SWI20_Pos        (20U)
+#define EXTI_SWIER1_SWI20_Msk        (0x1UL << EXTI_SWIER1_SWI20_Pos)          /*!< 0x00100000 */
+#define EXTI_SWIER1_SWI20            EXTI_SWIER1_SWI20_Msk                     /*!< Software Interrupt on line 20 */
+
+/*******************  Bit definition for EXTI_RPR1 register  ******************/
+#define EXTI_RPR1_RPIF0_Pos          (0U)
+#define EXTI_RPR1_RPIF0_Msk          (0x1UL << EXTI_RPR1_RPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_RPR1_RPIF0              EXTI_RPR1_RPIF0_Msk                       /*!< Rising Pending Interrupt Flag on line 0 */
+#define EXTI_RPR1_RPIF1_Pos          (1U)
+#define EXTI_RPR1_RPIF1_Msk          (0x1UL << EXTI_RPR1_RPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_RPR1_RPIF1              EXTI_RPR1_RPIF1_Msk                       /*!< Rising Pending Interrupt Flag on line 1 */
+#define EXTI_RPR1_RPIF2_Pos          (2U)
+#define EXTI_RPR1_RPIF2_Msk          (0x1UL << EXTI_RPR1_RPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_RPR1_RPIF2              EXTI_RPR1_RPIF2_Msk                       /*!< Rising Pending Interrupt Flag on line 2 */
+#define EXTI_RPR1_RPIF3_Pos          (3U)
+#define EXTI_RPR1_RPIF3_Msk          (0x1UL << EXTI_RPR1_RPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_RPR1_RPIF3              EXTI_RPR1_RPIF3_Msk                       /*!< Rising Pending Interrupt Flag on line 3 */
+#define EXTI_RPR1_RPIF4_Pos          (4U)
+#define EXTI_RPR1_RPIF4_Msk          (0x1UL << EXTI_RPR1_RPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_RPR1_RPIF4              EXTI_RPR1_RPIF4_Msk                       /*!< Rising Pending Interrupt Flag on line 4 */
+#define EXTI_RPR1_RPIF5_Pos          (5U)
+#define EXTI_RPR1_RPIF5_Msk          (0x1UL << EXTI_RPR1_RPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_RPR1_RPIF5              EXTI_RPR1_RPIF5_Msk                       /*!< Rising Pending Interrupt Flag on line 5 */
+#define EXTI_RPR1_RPIF6_Pos          (6U)
+#define EXTI_RPR1_RPIF6_Msk          (0x1UL << EXTI_RPR1_RPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_RPR1_RPIF6              EXTI_RPR1_RPIF6_Msk                       /*!< Rising Pending Interrupt Flag on line 6 */
+#define EXTI_RPR1_RPIF7_Pos          (7U)
+#define EXTI_RPR1_RPIF7_Msk          (0x1UL << EXTI_RPR1_RPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_RPR1_RPIF7              EXTI_RPR1_RPIF7_Msk                       /*!< Rising Pending Interrupt Flag on line 7 */
+#define EXTI_RPR1_RPIF8_Pos          (8U)
+#define EXTI_RPR1_RPIF8_Msk          (0x1UL << EXTI_RPR1_RPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_RPR1_RPIF8              EXTI_RPR1_RPIF8_Msk                       /*!< Rising Pending Interrupt Flag on line 8 */
+#define EXTI_RPR1_RPIF9_Pos          (9U)
+#define EXTI_RPR1_RPIF9_Msk          (0x1UL << EXTI_RPR1_RPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_RPR1_RPIF9              EXTI_RPR1_RPIF9_Msk                       /*!< Rising Pending Interrupt Flag on line 9 */
+#define EXTI_RPR1_RPIF10_Pos         (10U)
+#define EXTI_RPR1_RPIF10_Msk         (0x1UL << EXTI_RPR1_RPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_RPR1_RPIF10             EXTI_RPR1_RPIF10_Msk                      /*!< Rising Pending Interrupt Flag on line 10 */
+#define EXTI_RPR1_RPIF11_Pos         (11U)
+#define EXTI_RPR1_RPIF11_Msk         (0x1UL << EXTI_RPR1_RPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_RPR1_RPIF11             EXTI_RPR1_RPIF11_Msk                      /*!< Rising Pending Interrupt Flag on line 11 */
+#define EXTI_RPR1_RPIF12_Pos         (12U)
+#define EXTI_RPR1_RPIF12_Msk         (0x1UL << EXTI_RPR1_RPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_RPR1_RPIF12             EXTI_RPR1_RPIF12_Msk                      /*!< Rising Pending Interrupt Flag on line 12 */
+#define EXTI_RPR1_RPIF13_Pos         (13U)
+#define EXTI_RPR1_RPIF13_Msk         (0x1UL << EXTI_RPR1_RPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_RPR1_RPIF13             EXTI_RPR1_RPIF13_Msk                      /*!< Rising Pending Interrupt Flag on line 13 */
+#define EXTI_RPR1_RPIF14_Pos         (14U)
+#define EXTI_RPR1_RPIF14_Msk         (0x1UL << EXTI_RPR1_RPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_RPR1_RPIF14             EXTI_RPR1_RPIF14_Msk                      /*!< Rising Pending Interrupt Flag on line 14 */
+#define EXTI_RPR1_RPIF15_Pos         (15U)
+#define EXTI_RPR1_RPIF15_Msk         (0x1UL << EXTI_RPR1_RPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_RPR1_RPIF15             EXTI_RPR1_RPIF15_Msk                      /*!< Rising Pending Interrupt Flag on line 15 */
+#define EXTI_RPR1_RPIF16_Pos         (16U)
+#define EXTI_RPR1_RPIF16_Msk         (0x1UL << EXTI_RPR1_RPIF16_Pos)           /*!< 0x00010000 */
+#define EXTI_RPR1_RPIF16             EXTI_RPR1_RPIF16_Msk                      /*!< Rising Pending Interrupt Flag on line 16 */
+#define EXTI_RPR1_RPIF17_Pos         (17U)
+#define EXTI_RPR1_RPIF17_Msk         (0x1UL << EXTI_RPR1_RPIF17_Pos)           /*!< 0x00020000 */
+#define EXTI_RPR1_RPIF17             EXTI_RPR1_RPIF17_Msk                      /*!< Rising Pending Interrupt Flag on line 17 */
+#define EXTI_RPR1_RPIF18_Pos         (18U)
+#define EXTI_RPR1_RPIF18_Msk         (0x1UL << EXTI_RPR1_RPIF18_Pos)           /*!< 0x00040000 */
+#define EXTI_RPR1_RPIF18             EXTI_RPR1_RPIF18_Msk                      /*!< Rising Pending Interrupt Flag on line 18 */
+#define EXTI_RPR1_RPIF20_Pos         (20U)
+#define EXTI_RPR1_RPIF20_Msk         (0x1UL << EXTI_RPR1_RPIF20_Pos)           /*!< 0x00100000 */
+#define EXTI_RPR1_RPIF20             EXTI_RPR1_RPIF20_Msk                      /*!< Rising Pending Interrupt Flag on line 20 */
+
+/*******************  Bit definition for EXTI_FPR1 register  ******************/
+#define EXTI_FPR1_FPIF0_Pos          (0U)
+#define EXTI_FPR1_FPIF0_Msk          (0x1UL << EXTI_FPR1_FPIF0_Pos)            /*!< 0x00000001 */
+#define EXTI_FPR1_FPIF0              EXTI_FPR1_FPIF0_Msk                       /*!< Falling Pending Interrupt Flag on line 0 */
+#define EXTI_FPR1_FPIF1_Pos          (1U)
+#define EXTI_FPR1_FPIF1_Msk          (0x1UL << EXTI_FPR1_FPIF1_Pos)            /*!< 0x00000002 */
+#define EXTI_FPR1_FPIF1              EXTI_FPR1_FPIF1_Msk                       /*!< Falling Pending Interrupt Flag on line 1 */
+#define EXTI_FPR1_FPIF2_Pos          (2U)
+#define EXTI_FPR1_FPIF2_Msk          (0x1UL << EXTI_FPR1_FPIF2_Pos)            /*!< 0x00000004 */
+#define EXTI_FPR1_FPIF2              EXTI_FPR1_FPIF2_Msk                       /*!< Falling Pending Interrupt Flag on line 2 */
+#define EXTI_FPR1_FPIF3_Pos          (3U)
+#define EXTI_FPR1_FPIF3_Msk          (0x1UL << EXTI_FPR1_FPIF3_Pos)            /*!< 0x00000008 */
+#define EXTI_FPR1_FPIF3              EXTI_FPR1_FPIF3_Msk                       /*!< Falling Pending Interrupt Flag on line 3 */
+#define EXTI_FPR1_FPIF4_Pos          (4U)
+#define EXTI_FPR1_FPIF4_Msk          (0x1UL << EXTI_FPR1_FPIF4_Pos)            /*!< 0x00000010 */
+#define EXTI_FPR1_FPIF4              EXTI_FPR1_FPIF4_Msk                       /*!< Falling Pending Interrupt Flag on line 4 */
+#define EXTI_FPR1_FPIF5_Pos          (5U)
+#define EXTI_FPR1_FPIF5_Msk          (0x1UL << EXTI_FPR1_FPIF5_Pos)            /*!< 0x00000020 */
+#define EXTI_FPR1_FPIF5              EXTI_FPR1_FPIF5_Msk                       /*!< Falling Pending Interrupt Flag on line 5 */
+#define EXTI_FPR1_FPIF6_Pos          (6U)
+#define EXTI_FPR1_FPIF6_Msk          (0x1UL << EXTI_FPR1_FPIF6_Pos)            /*!< 0x00000040 */
+#define EXTI_FPR1_FPIF6              EXTI_FPR1_FPIF6_Msk                       /*!< Falling Pending Interrupt Flag on line 6 */
+#define EXTI_FPR1_FPIF7_Pos          (7U)
+#define EXTI_FPR1_FPIF7_Msk          (0x1UL << EXTI_FPR1_FPIF7_Pos)            /*!< 0x00000080 */
+#define EXTI_FPR1_FPIF7              EXTI_FPR1_FPIF7_Msk                       /*!< Falling Pending Interrupt Flag on line 7 */
+#define EXTI_FPR1_FPIF8_Pos          (8U)
+#define EXTI_FPR1_FPIF8_Msk          (0x1UL << EXTI_FPR1_FPIF8_Pos)            /*!< 0x00000100 */
+#define EXTI_FPR1_FPIF8              EXTI_FPR1_FPIF8_Msk                       /*!< Falling Pending Interrupt Flag on line 8 */
+#define EXTI_FPR1_FPIF9_Pos          (9U)
+#define EXTI_FPR1_FPIF9_Msk          (0x1UL << EXTI_FPR1_FPIF9_Pos)            /*!< 0x00000200 */
+#define EXTI_FPR1_FPIF9              EXTI_FPR1_FPIF9_Msk                       /*!< Falling Pending Interrupt Flag on line 9 */
+#define EXTI_FPR1_FPIF10_Pos         (10U)
+#define EXTI_FPR1_FPIF10_Msk         (0x1UL << EXTI_FPR1_FPIF10_Pos)           /*!< 0x00000400 */
+#define EXTI_FPR1_FPIF10             EXTI_FPR1_FPIF10_Msk                      /*!< Falling Pending Interrupt Flag on line 10 */
+#define EXTI_FPR1_FPIF11_Pos         (11U)
+#define EXTI_FPR1_FPIF11_Msk         (0x1UL << EXTI_FPR1_FPIF11_Pos)           /*!< 0x00000800 */
+#define EXTI_FPR1_FPIF11             EXTI_FPR1_FPIF11_Msk                      /*!< Falling Pending Interrupt Flag on line 11 */
+#define EXTI_FPR1_FPIF12_Pos         (12U)
+#define EXTI_FPR1_FPIF12_Msk         (0x1UL << EXTI_FPR1_FPIF12_Pos)           /*!< 0x00001000 */
+#define EXTI_FPR1_FPIF12             EXTI_FPR1_FPIF12_Msk                      /*!< Falling Pending Interrupt Flag on line 12 */
+#define EXTI_FPR1_FPIF13_Pos         (13U)
+#define EXTI_FPR1_FPIF13_Msk         (0x1UL << EXTI_FPR1_FPIF13_Pos)           /*!< 0x00002000 */
+#define EXTI_FPR1_FPIF13             EXTI_FPR1_FPIF13_Msk                      /*!< Falling Pending Interrupt Flag on line 13 */
+#define EXTI_FPR1_FPIF14_Pos         (14U)
+#define EXTI_FPR1_FPIF14_Msk         (0x1UL << EXTI_FPR1_FPIF14_Pos)           /*!< 0x00004000 */
+#define EXTI_FPR1_FPIF14             EXTI_FPR1_FPIF14_Msk                      /*!< Falling Pending Interrupt Flag on line 14 */
+#define EXTI_FPR1_FPIF15_Pos         (15U)
+#define EXTI_FPR1_FPIF15_Msk         (0x1UL << EXTI_FPR1_FPIF15_Pos)           /*!< 0x00008000 */
+#define EXTI_FPR1_FPIF15             EXTI_FPR1_FPIF15_Msk                      /*!< Falling Pending Interrupt Flag on line 15 */
+#define EXTI_FPR1_FPIF16_Pos         (16U)
+#define EXTI_FPR1_FPIF16_Msk         (0x1UL << EXTI_FPR1_FPIF16_Pos)           /*!< 0x00010000 */
+#define EXTI_FPR1_FPIF16             EXTI_FPR1_FPIF16_Msk                      /*!< Falling Pending Interrupt Flag on line 16 */
+#define EXTI_FPR1_FPIF17_Pos         (17U)
+#define EXTI_FPR1_FPIF17_Msk         (0x1UL << EXTI_FPR1_FPIF17_Pos)           /*!< 0x00020000 */
+#define EXTI_FPR1_FPIF17             EXTI_FPR1_FPIF17_Msk                      /*!< Falling Pending Interrupt Flag on line 17 */
+#define EXTI_FPR1_FPIF18_Pos         (18U)
+#define EXTI_FPR1_FPIF18_Msk         (0x1UL << EXTI_FPR1_FPIF18_Pos)           /*!< 0x00040000 */
+#define EXTI_FPR1_FPIF18             EXTI_FPR1_FPIF18_Msk                      /*!< Falling Pending Interrupt Flag on line 18 */
+#define EXTI_FPR1_FPIF20_Pos         (20U)
+#define EXTI_FPR1_FPIF20_Msk         (0x1UL << EXTI_FPR1_FPIF20_Pos)           /*!< 0x00100000 */
+#define EXTI_FPR1_FPIF20             EXTI_FPR1_FPIF20_Msk                      /*!< Falling Pending Interrupt Flag on line 20 */
+
+/******************  Bit definition for EXTI_RTSR2 register  ******************/
+#define EXTI_RTSR2_RT34_Pos           (2U)
+#define EXTI_RTSR2_RT34_Msk           (0x1UL << EXTI_RTSR2_RT34_Pos)             /*!< 0x00000004 */
+#define EXTI_RTSR2_RT34               EXTI_RTSR2_RT34_Msk                        /*!< Rising trigger configuration for input line 34 */
+
+/******************  Bit definition for EXTI_FTSR2 register  ******************/
+#define EXTI_FTSR2_FT34_Pos           (2U)
+#define EXTI_FTSR2_FT34_Msk           (0x1UL << EXTI_FTSR2_FT34_Pos)             /*!< 0x00000004 */
+#define EXTI_FTSR2_FT34               EXTI_FTSR2_FT34_Msk                        /*!< Falling trigger configuration for input line 34 */
+
+/******************  Bit definition for EXTI_SWIER2 register  *****************/
+#define EXTI_SWIER2_SWI34_Pos         (2U)
+#define EXTI_SWIER2_SWI34_Msk         (0x1UL << EXTI_SWIER2_SWI34_Pos)           /*!< 0x00000004 */
+#define EXTI_SWIER2_SWI34             EXTI_SWIER2_SWI34_Msk                      /*!< Software Interrupt on line 34 */
+
+/*******************  Bit definition for EXTI_RPR2 register  ******************/
+#define EXTI_RPR2_RPIF34_Pos         (2U)
+#define EXTI_RPR2_RPIF34_Msk         (0x1UL << EXTI_RPR2_RPIF34_Pos)            /*!< 0x00000004 */
+#define EXTI_RPR2_RPIF34             EXTI_RPR2_RPIF34_Msk                       /*!< Rising Pending Interrupt Flag on line 34 */
+
+/*******************  Bit definition for EXTI_FPR2 register  ******************/
+#define EXTI_FPR2_RPIF34_Pos         (2U)
+#define EXTI_FPR2_RPIF34_Msk         (0x1UL << EXTI_FPR2_RPIF34_Pos)            /*!< 0x00000004 */
+#define EXTI_FPR2_RPIF34             EXTI_FPR2_RPIF34_Msk                       /*!< Rising Pending Interrupt Flag on line 34 */
+
+/*****************  Bit definition for EXTI_EXTICR1 register  **************/
+#define EXTI_EXTICR1_EXTI0_Pos       (0U)
+#define EXTI_EXTICR1_EXTI0_Msk       (0x7UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR1_EXTI0           EXTI_EXTICR1_EXTI0_Msk                    /*!< EXTI 0 configuration */
+#define EXTI_EXTICR1_EXTI0_0         (0x1UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR1_EXTI0_1         (0x2UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR1_EXTI0_2         (0x4UL << EXTI_EXTICR1_EXTI0_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR1_EXTI1_Pos       (8U)
+#define EXTI_EXTICR1_EXTI1_Msk       (0x7UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR1_EXTI1           EXTI_EXTICR1_EXTI1_Msk                    /*!< EXTI 1 configuration */
+#define EXTI_EXTICR1_EXTI1_0         (0x1UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR1_EXTI1_1         (0x2UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR1_EXTI1_2         (0x4UL << EXTI_EXTICR1_EXTI1_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR1_EXTI2_Pos       (16U)
+#define EXTI_EXTICR1_EXTI2_Msk       (0x7UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR1_EXTI2           EXTI_EXTICR1_EXTI2_Msk                    /*!< EXTI 2 configuration */
+#define EXTI_EXTICR1_EXTI2_0         (0x1UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR1_EXTI2_1         (0x2UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR1_EXTI2_2         (0x4UL << EXTI_EXTICR1_EXTI2_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR1_EXTI3_Pos       (24U)
+#define EXTI_EXTICR1_EXTI3_Msk       (0x7UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR1_EXTI3           EXTI_EXTICR1_EXTI3_Msk                    /*!< EXTI 3 configuration */
+#define EXTI_EXTICR1_EXTI3_0         (0x1UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR1_EXTI3_1         (0x2UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR1_EXTI3_2         (0x4UL << EXTI_EXTICR1_EXTI3_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR2 register  **************/
+#define EXTI_EXTICR2_EXTI4_Pos       (0U)
+#define EXTI_EXTICR2_EXTI4_Msk       (0x7UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR2_EXTI4           EXTI_EXTICR2_EXTI4_Msk                    /*!< EXTI 4 configuration */
+#define EXTI_EXTICR2_EXTI4_0         (0x1UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR2_EXTI4_1         (0x2UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR2_EXTI4_2         (0x4UL << EXTI_EXTICR2_EXTI4_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR2_EXTI5_Pos       (8U)
+#define EXTI_EXTICR2_EXTI5_Msk       (0x7UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR2_EXTI5           EXTI_EXTICR2_EXTI5_Msk                    /*!< EXTI 5 configuration */
+#define EXTI_EXTICR2_EXTI5_0         (0x1UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR2_EXTI5_1         (0x2UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR2_EXTI5_2         (0x4UL << EXTI_EXTICR2_EXTI5_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR2_EXTI6_Pos       (16U)
+#define EXTI_EXTICR2_EXTI6_Msk       (0x7UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00070000 */
+#define EXTI_EXTICR2_EXTI6           EXTI_EXTICR2_EXTI6_Msk                    /*!< EXTI 6 configuration */
+#define EXTI_EXTICR2_EXTI6_0         (0x1UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00010000 */
+#define EXTI_EXTICR2_EXTI6_1         (0x2UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00020000 */
+#define EXTI_EXTICR2_EXTI6_2         (0x4UL << EXTI_EXTICR2_EXTI6_Pos)         /*!< 0x00040000 */
+#define EXTI_EXTICR2_EXTI7_Pos       (24U)
+#define EXTI_EXTICR2_EXTI7_Msk       (0x7UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x07000000 */
+#define EXTI_EXTICR2_EXTI7           EXTI_EXTICR2_EXTI7_Msk                    /*!< EXTI 7 configuration */
+#define EXTI_EXTICR2_EXTI7_0         (0x1UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x01000000 */
+#define EXTI_EXTICR2_EXTI7_1         (0x2UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x02000000 */
+#define EXTI_EXTICR2_EXTI7_2         (0x4UL << EXTI_EXTICR2_EXTI7_Pos)         /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR3 register  **************/
+#define EXTI_EXTICR3_EXTI8_Pos       (0U)
+#define EXTI_EXTICR3_EXTI8_Msk       (0x7UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000007 */
+#define EXTI_EXTICR3_EXTI8           EXTI_EXTICR3_EXTI8_Msk                    /*!< EXTI 8 configuration */
+#define EXTI_EXTICR3_EXTI8_0         (0x1UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000001 */
+#define EXTI_EXTICR3_EXTI8_1         (0x2UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000002 */
+#define EXTI_EXTICR3_EXTI8_2         (0x4UL << EXTI_EXTICR3_EXTI8_Pos)         /*!< 0x00000004 */
+#define EXTI_EXTICR3_EXTI9_Pos       (8U)
+#define EXTI_EXTICR3_EXTI9_Msk       (0x7UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000700 */
+#define EXTI_EXTICR3_EXTI9           EXTI_EXTICR3_EXTI9_Msk                    /*!< EXTI 9 configuration */
+#define EXTI_EXTICR3_EXTI9_0         (0x1UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000100 */
+#define EXTI_EXTICR3_EXTI9_1         (0x2UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000200 */
+#define EXTI_EXTICR3_EXTI9_2         (0x4UL << EXTI_EXTICR3_EXTI9_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR3_EXTI10_Pos      (16U)
+#define EXTI_EXTICR3_EXTI10_Msk      (0x7UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR3_EXTI10          EXTI_EXTICR3_EXTI10_Msk                   /*!< EXTI 10 configuration */
+#define EXTI_EXTICR3_EXTI10_0        (0x1UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR3_EXTI10_1        (0x2UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR3_EXTI10_2        (0x4UL << EXTI_EXTICR3_EXTI10_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR3_EXTI11_Pos      (24U)
+#define EXTI_EXTICR3_EXTI11_Msk      (0x7UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR3_EXTI11          EXTI_EXTICR3_EXTI11_Msk                   /*!< EXTI 11 configuration */
+#define EXTI_EXTICR3_EXTI11_0        (0x1UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR3_EXTI11_1        (0x2UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR3_EXTI11_2        (0x4UL << EXTI_EXTICR3_EXTI11_Pos)        /*!< 0x04000000 */
+
+/*****************  Bit definition for EXTI_EXTICR4 register  **************/
+#define EXTI_EXTICR4_EXTI12_Pos      (0U)
+#define EXTI_EXTICR4_EXTI12_Msk      (0x7UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000007 */
+#define EXTI_EXTICR4_EXTI12          EXTI_EXTICR4_EXTI12_Msk                   /*!< EXTI 12 configuration */
+#define EXTI_EXTICR4_EXTI12_0        (0x1UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000001 */
+#define EXTI_EXTICR4_EXTI12_1        (0x2UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000002 */
+#define EXTI_EXTICR4_EXTI12_2        (0x4UL << EXTI_EXTICR4_EXTI12_Pos)        /*!< 0x00000004 */
+#define EXTI_EXTICR4_EXTI13_Pos      (8U)
+#define EXTI_EXTICR4_EXTI13_Msk      (0x7UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000700 */
+#define EXTI_EXTICR4_EXTI13          EXTI_EXTICR4_EXTI13_Msk                   /*!< EXTI 13 configuration */
+#define EXTI_EXTICR4_EXTI13_0        (0x1UL << EXTI_EXTICR4_EXTI13_Pos)        /*!< 0x00000100 */
+#define EXTI_EXTICR4_EXTI13_1        (0x2UL << EXTI_EXTICR4_EXTI13_Pos)       /*!< 0x00000200 */
+#define EXTI_EXTICR4_EXTI13_2        (0x4UL << EXTI_EXTICR4_EXTI13_Pos)         /*!< 0x00000400 */
+#define EXTI_EXTICR4_EXTI14_Pos      (16U)
+#define EXTI_EXTICR4_EXTI14_Msk      (0x7UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00070000 */
+#define EXTI_EXTICR4_EXTI14          EXTI_EXTICR4_EXTI14_Msk                   /*!< EXTI 14 configuration */
+#define EXTI_EXTICR4_EXTI14_0        (0x1UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00010000 */
+#define EXTI_EXTICR4_EXTI14_1        (0x2UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00020000 */
+#define EXTI_EXTICR4_EXTI14_2        (0x4UL << EXTI_EXTICR4_EXTI14_Pos)        /*!< 0x00040000 */
+#define EXTI_EXTICR4_EXTI15_Pos      (24U)
+#define EXTI_EXTICR4_EXTI15_Msk      (0x7UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x07000000 */
+#define EXTI_EXTICR4_EXTI15          EXTI_EXTICR4_EXTI15_Msk                   /*!< EXTI 15 configuration */
+#define EXTI_EXTICR4_EXTI15_0        (0x1UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x01000000 */
+#define EXTI_EXTICR4_EXTI15_1        (0x2UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x02000000 */
+#define EXTI_EXTICR4_EXTI15_2        (0x4UL << EXTI_EXTICR4_EXTI15_Pos)        /*!< 0x04000000 */
+
+/*******************  Bit definition for EXTI_IMR1 register  ******************/
+#define EXTI_IMR1_IM0_Pos            (0U)
+#define EXTI_IMR1_IM0_Msk            (0x1UL << EXTI_IMR1_IM0_Pos)              /*!< 0x00000001 */
+#define EXTI_IMR1_IM0                EXTI_IMR1_IM0_Msk                         /*!< Interrupt Mask on line 0 */
+#define EXTI_IMR1_IM1_Pos            (1U)
+#define EXTI_IMR1_IM1_Msk            (0x1UL << EXTI_IMR1_IM1_Pos)              /*!< 0x00000002 */
+#define EXTI_IMR1_IM1                EXTI_IMR1_IM1_Msk                         /*!< Interrupt Mask on line 1 */
+#define EXTI_IMR1_IM2_Pos            (2U)
+#define EXTI_IMR1_IM2_Msk            (0x1UL << EXTI_IMR1_IM2_Pos)              /*!< 0x00000004 */
+#define EXTI_IMR1_IM2                EXTI_IMR1_IM2_Msk                         /*!< Interrupt Mask on line 2 */
+#define EXTI_IMR1_IM3_Pos            (3U)
+#define EXTI_IMR1_IM3_Msk            (0x1UL << EXTI_IMR1_IM3_Pos)              /*!< 0x00000008 */
+#define EXTI_IMR1_IM3                EXTI_IMR1_IM3_Msk                         /*!< Interrupt Mask on line 3 */
+#define EXTI_IMR1_IM4_Pos            (4U)
+#define EXTI_IMR1_IM4_Msk            (0x1UL << EXTI_IMR1_IM4_Pos)              /*!< 0x00000010 */
+#define EXTI_IMR1_IM4                EXTI_IMR1_IM4_Msk                         /*!< Interrupt Mask on line 4 */
+#define EXTI_IMR1_IM5_Pos            (5U)
+#define EXTI_IMR1_IM5_Msk            (0x1UL << EXTI_IMR1_IM5_Pos)              /*!< 0x00000020 */
+#define EXTI_IMR1_IM5                EXTI_IMR1_IM5_Msk                         /*!< Interrupt Mask on line 5 */
+#define EXTI_IMR1_IM6_Pos            (6U)
+#define EXTI_IMR1_IM6_Msk            (0x1UL << EXTI_IMR1_IM6_Pos)              /*!< 0x00000040 */
+#define EXTI_IMR1_IM6                EXTI_IMR1_IM6_Msk                         /*!< Interrupt Mask on line 6 */
+#define EXTI_IMR1_IM7_Pos            (7U)
+#define EXTI_IMR1_IM7_Msk            (0x1UL << EXTI_IMR1_IM7_Pos)              /*!< 0x00000080 */
+#define EXTI_IMR1_IM7                EXTI_IMR1_IM7_Msk                         /*!< Interrupt Mask on line 7 */
+#define EXTI_IMR1_IM8_Pos            (8U)
+#define EXTI_IMR1_IM8_Msk            (0x1UL << EXTI_IMR1_IM8_Pos)              /*!< 0x00000100 */
+#define EXTI_IMR1_IM8                EXTI_IMR1_IM8_Msk                         /*!< Interrupt Mask on line 8 */
+#define EXTI_IMR1_IM9_Pos            (9U)
+#define EXTI_IMR1_IM9_Msk            (0x1UL << EXTI_IMR1_IM9_Pos)              /*!< 0x00000200 */
+#define EXTI_IMR1_IM9                EXTI_IMR1_IM9_Msk                         /*!< Interrupt Mask on line 9 */
+#define EXTI_IMR1_IM10_Pos           (10U)
+#define EXTI_IMR1_IM10_Msk           (0x1UL << EXTI_IMR1_IM10_Pos)             /*!< 0x00000400 */
+#define EXTI_IMR1_IM10               EXTI_IMR1_IM10_Msk                        /*!< Interrupt Mask on line 10 */
+#define EXTI_IMR1_IM11_Pos           (11U)
+#define EXTI_IMR1_IM11_Msk           (0x1UL << EXTI_IMR1_IM11_Pos)             /*!< 0x00000800 */
+#define EXTI_IMR1_IM11               EXTI_IMR1_IM11_Msk                        /*!< Interrupt Mask on line 11 */
+#define EXTI_IMR1_IM12_Pos           (12U)
+#define EXTI_IMR1_IM12_Msk           (0x1UL << EXTI_IMR1_IM12_Pos)             /*!< 0x00001000 */
+#define EXTI_IMR1_IM12               EXTI_IMR1_IM12_Msk                        /*!< Interrupt Mask on line 12 */
+#define EXTI_IMR1_IM13_Pos           (13U)
+#define EXTI_IMR1_IM13_Msk           (0x1UL << EXTI_IMR1_IM13_Pos)             /*!< 0x00002000 */
+#define EXTI_IMR1_IM13               EXTI_IMR1_IM13_Msk                        /*!< Interrupt Mask on line 13 */
+#define EXTI_IMR1_IM14_Pos           (14U)
+#define EXTI_IMR1_IM14_Msk           (0x1UL << EXTI_IMR1_IM14_Pos)             /*!< 0x00004000 */
+#define EXTI_IMR1_IM14               EXTI_IMR1_IM14_Msk                        /*!< Interrupt Mask on line 14 */
+#define EXTI_IMR1_IM15_Pos           (15U)
+#define EXTI_IMR1_IM15_Msk           (0x1UL << EXTI_IMR1_IM15_Pos)             /*!< 0x00008000 */
+#define EXTI_IMR1_IM15               EXTI_IMR1_IM15_Msk                        /*!< Interrupt Mask on line 15 */
+#define EXTI_IMR1_IM16_Pos           (16U)
+#define EXTI_IMR1_IM16_Msk           (0x1UL << EXTI_IMR1_IM16_Pos)             /*!< 0x00010000 */
+#define EXTI_IMR1_IM16               EXTI_IMR1_IM16_Msk                        /*!< Interrupt Mask on line 16 */
+#define EXTI_IMR1_IM17_Pos           (17U)
+#define EXTI_IMR1_IM17_Msk           (0x1UL << EXTI_IMR1_IM17_Pos)             /*!< 0x00020000 */
+#define EXTI_IMR1_IM17               EXTI_IMR1_IM17_Msk                        /*!< Interrupt Mask on line 17 */
+#define EXTI_IMR1_IM18_Pos           (18U)
+#define EXTI_IMR1_IM18_Msk           (0x1UL << EXTI_IMR1_IM18_Pos)             /*!< 0x00040000 */
+#define EXTI_IMR1_IM18               EXTI_IMR1_IM18_Msk                        /*!< Interrupt Mask on line 18 */
+#define EXTI_IMR1_IM19_Pos           (19U)
+#define EXTI_IMR1_IM19_Msk           (0x1UL << EXTI_IMR1_IM19_Pos)             /*!< 0x00080000 */
+#define EXTI_IMR1_IM19               EXTI_IMR1_IM19_Msk                        /*!< Interrupt Mask on line 19 */
+#define EXTI_IMR1_IM20_Pos           (20U)
+#define EXTI_IMR1_IM20_Msk           (0x1UL << EXTI_IMR1_IM20_Pos)             /*!< 0x00100000 */
+#define EXTI_IMR1_IM20               EXTI_IMR1_IM20_Msk                        /*!< Interrupt Mask on line 20 */
+#define EXTI_IMR1_IM21_Pos           (21U)
+#define EXTI_IMR1_IM21_Msk           (0x1UL << EXTI_IMR1_IM21_Pos)             /*!< 0x00200000 */
+#define EXTI_IMR1_IM21               EXTI_IMR1_IM21_Msk                        /*!< Interrupt Mask on line 21 */
+#define EXTI_IMR1_IM22_Pos           (22U)
+#define EXTI_IMR1_IM22_Msk           (0x1UL << EXTI_IMR1_IM22_Pos)             /*!< 0x00400000 */
+#define EXTI_IMR1_IM22               EXTI_IMR1_IM22_Msk                        /*!< Interrupt Mask on line 22 */
+#define EXTI_IMR1_IM23_Pos           (23U)
+#define EXTI_IMR1_IM23_Msk           (0x1UL << EXTI_IMR1_IM23_Pos)             /*!< 0x00800000 */
+#define EXTI_IMR1_IM23               EXTI_IMR1_IM23_Msk                        /*!< Interrupt Mask on line 23 */
+#define EXTI_IMR1_IM24_Pos           (24U)
+#define EXTI_IMR1_IM24_Msk           (0x1UL << EXTI_IMR1_IM24_Pos)             /*!< 0x01000000 */
+#define EXTI_IMR1_IM24               EXTI_IMR1_IM24_Msk                        /*!< Interrupt Mask on line 24 */
+#define EXTI_IMR1_IM25_Pos           (25U)
+#define EXTI_IMR1_IM25_Msk           (0x1UL << EXTI_IMR1_IM25_Pos)             /*!< 0x02000000 */
+#define EXTI_IMR1_IM25               EXTI_IMR1_IM25_Msk                        /*!< Interrupt Mask on line 25 */
+#define EXTI_IMR1_IM26_Pos           (26U)
+#define EXTI_IMR1_IM26_Msk           (0x1UL << EXTI_IMR1_IM26_Pos)             /*!< 0x04000000 */
+#define EXTI_IMR1_IM26               EXTI_IMR1_IM26_Msk                        /*!< Interrupt Mask on line 26 */
+#define EXTI_IMR1_IM27_Pos           (27U)
+#define EXTI_IMR1_IM27_Msk           (0x1UL << EXTI_IMR1_IM27_Pos)             /*!< 0x08000000 */
+#define EXTI_IMR1_IM27               EXTI_IMR1_IM27_Msk                        /*!< Interrupt Mask on line 27 */
+#define EXTI_IMR1_IM28_Pos           (28U)
+#define EXTI_IMR1_IM28_Msk           (0x1UL << EXTI_IMR1_IM28_Pos)             /*!< 0x10000000 */
+#define EXTI_IMR1_IM28               EXTI_IMR1_IM28_Msk                        /*!< Interrupt Mask on line 28 */
+#define EXTI_IMR1_IM29_Pos           (29U)
+#define EXTI_IMR1_IM29_Msk           (0x1UL << EXTI_IMR1_IM29_Pos)             /*!< 0x20000000 */
+#define EXTI_IMR1_IM29               EXTI_IMR1_IM29_Msk                        /*!< Interrupt Mask on line 29 */
+#define EXTI_IMR1_IM30_Pos           (30U)
+#define EXTI_IMR1_IM30_Msk           (0x1UL << EXTI_IMR1_IM30_Pos)             /*!< 0x40000000 */
+#define EXTI_IMR1_IM30               EXTI_IMR1_IM30_Msk                        /*!< Interrupt Mask on line 30 */
+#define EXTI_IMR1_IM31_Pos           (31U)
+#define EXTI_IMR1_IM31_Msk           (0x1UL << EXTI_IMR1_IM31_Pos)              /*!< 0x80000000 */
+#define EXTI_IMR1_IM31               EXTI_IMR1_IM31_Msk                        /*!< Interrupt Mask on line 31 */
+#define EXTI_IMR1_IM_Pos             (0U)
+#define EXTI_IMR1_IM_Msk             (0xFFFFFFFFUL << EXTI_IMR1_IM_Pos)        /*!< 0xFFFFFFFF */
+#define EXTI_IMR1_IM                 EXTI_IMR1_IM_Msk                          /*!< Interrupt Mask All */
+
+/*******************  Bit definition for EXTI_IMR2 register  ******************/
+#define EXTI_IMR2_IM32_Pos           (0U)
+#define EXTI_IMR2_IM32_Msk           (0x1UL << EXTI_IMR2_IM32_Pos)             /*!< 0x00000001 */
+#define EXTI_IMR2_IM32               EXTI_IMR2_IM32_Msk                        /*!< Interrupt Mask on line 32 */
+#define EXTI_IMR2_IM33_Pos           (1U)
+#define EXTI_IMR2_IM33_Msk           (0x1UL << EXTI_IMR2_IM33_Pos)             /*!< 0x00000002 */
+#define EXTI_IMR2_IM33               EXTI_IMR2_IM33_Msk                        /*!< Interrupt Mask on line 33 */
+#define EXTI_IMR2_IM34_Pos           (2U)
+#define EXTI_IMR2_IM34_Msk           (0x1UL << EXTI_IMR2_IM34_Pos)             /*!< 0x00000004 */
+#define EXTI_IMR2_IM34               EXTI_IMR2_IM34_Msk                        /*!< Interrupt Mask on line 34 */
+#define EXTI_IMR2_IM35_Pos           (3U)
+#define EXTI_IMR2_IM35_Msk           (0x1UL << EXTI_IMR2_IM35_Pos)             /*!< 0x00000008 */
+#define EXTI_IMR2_IM35               EXTI_IMR2_IM35_Msk                        /*!< Interrupt Mask on line 35 */
+#define EXTI_IMR2_IM36_Pos           (4U)
+#define EXTI_IMR2_IM36_Msk           (0x1UL << EXTI_IMR2_IM36_Pos)             /*!< 0x00000010 */
+#define EXTI_IMR2_IM36               EXTI_IMR2_IM36_Msk                        /*!< Interrupt Mask on line 36 */
+#define EXTI_IMR2_IM_Pos             (0U)
+#define EXTI_IMR2_IM_Msk             (0x1FUL << EXTI_IMR2_IM_Pos)               /*!< 0x0000001F */
+#define EXTI_IMR2_IM                 EXTI_IMR2_IM_Msk                          /*!< Interrupt Mask All */
+
+/*******************  Bit definition for EXTI_EMR1 register  ******************/
+#define EXTI_EMR1_EM0_Pos            (0U)
+#define EXTI_EMR1_EM0_Msk            (0x1UL << EXTI_EMR1_EM0_Pos)              /*!< 0x00000001 */
+#define EXTI_EMR1_EM0                EXTI_EMR1_EM0_Msk                         /*!< Event Mask on line 0 */
+#define EXTI_EMR1_EM1_Pos            (1U)
+#define EXTI_EMR1_EM1_Msk            (0x1UL << EXTI_EMR1_EM1_Pos)              /*!< 0x00000002 */
+#define EXTI_EMR1_EM1                EXTI_EMR1_EM1_Msk                         /*!< Event Mask on line 1 */
+#define EXTI_EMR1_EM2_Pos            (2U)
+#define EXTI_EMR1_EM2_Msk            (0x1UL << EXTI_EMR1_EM2_Pos)              /*!< 0x00000004 */
+#define EXTI_EMR1_EM2                EXTI_EMR1_EM2_Msk                         /*!< Event Mask on line 2 */
+#define EXTI_EMR1_EM3_Pos            (3U)
+#define EXTI_EMR1_EM3_Msk            (0x1UL << EXTI_EMR1_EM3_Pos)              /*!< 0x00000008 */
+#define EXTI_EMR1_EM3                EXTI_EMR1_EM3_Msk                         /*!< Event Mask on line 3 */
+#define EXTI_EMR1_EM4_Pos            (4U)
+#define EXTI_EMR1_EM4_Msk            (0x1UL << EXTI_EMR1_EM4_Pos)              /*!< 0x00000010 */
+#define EXTI_EMR1_EM4                EXTI_EMR1_EM4_Msk                         /*!< Event Mask on line 4 */
+#define EXTI_EMR1_EM5_Pos            (5U)
+#define EXTI_EMR1_EM5_Msk            (0x1UL << EXTI_EMR1_EM5_Pos)              /*!< 0x00000020 */
+#define EXTI_EMR1_EM5                EXTI_EMR1_EM5_Msk                         /*!< Event Mask on line 5 */
+#define EXTI_EMR1_EM6_Pos            (6U)
+#define EXTI_EMR1_EM6_Msk            (0x1UL << EXTI_EMR1_EM6_Pos)              /*!< 0x00000040 */
+#define EXTI_EMR1_EM6                EXTI_EMR1_EM6_Msk                         /*!< Event Mask on line 6 */
+#define EXTI_EMR1_EM7_Pos            (7U)
+#define EXTI_EMR1_EM7_Msk            (0x1UL << EXTI_EMR1_EM7_Pos)              /*!< 0x00000080 */
+#define EXTI_EMR1_EM7                EXTI_EMR1_EM7_Msk                         /*!< Event Mask on line 7 */
+#define EXTI_EMR1_EM8_Pos            (8U)
+#define EXTI_EMR1_EM8_Msk            (0x1UL << EXTI_EMR1_EM8_Pos)              /*!< 0x00000100 */
+#define EXTI_EMR1_EM8                EXTI_EMR1_EM8_Msk                         /*!< Event Mask on line 8 */
+#define EXTI_EMR1_EM9_Pos            (9U)
+#define EXTI_EMR1_EM9_Msk            (0x1UL << EXTI_EMR1_EM9_Pos)              /*!< 0x00000200 */
+#define EXTI_EMR1_EM9                EXTI_EMR1_EM9_Msk                         /*!< Event Mask on line 9 */
+#define EXTI_EMR1_EM10_Pos           (10U)
+#define EXTI_EMR1_EM10_Msk           (0x1UL << EXTI_EMR1_EM10_Pos)             /*!< 0x00000400 */
+#define EXTI_EMR1_EM10               EXTI_EMR1_EM10_Msk                        /*!< Event Mask on line 10 */
+#define EXTI_EMR1_EM11_Pos           (11U)
+#define EXTI_EMR1_EM11_Msk           (0x1UL << EXTI_EMR1_EM11_Pos)             /*!< 0x00000800 */
+#define EXTI_EMR1_EM11               EXTI_EMR1_EM11_Msk                        /*!< Event Mask on line 11 */
+#define EXTI_EMR1_EM12_Pos           (12U)
+#define EXTI_EMR1_EM12_Msk           (0x1UL << EXTI_EMR1_EM12_Pos)             /*!< 0x00001000 */
+#define EXTI_EMR1_EM12               EXTI_EMR1_EM12_Msk                        /*!< Event Mask on line 12 */
+#define EXTI_EMR1_EM13_Pos           (13U)
+#define EXTI_EMR1_EM13_Msk           (0x1UL << EXTI_EMR1_EM13_Pos)             /*!< 0x00002000 */
+#define EXTI_EMR1_EM13               EXTI_EMR1_EM13_Msk                        /*!< Event Mask on line 13 */
+#define EXTI_EMR1_EM14_Pos           (14U)
+#define EXTI_EMR1_EM14_Msk           (0x1UL << EXTI_EMR1_EM14_Pos)             /*!< 0x00004000 */
+#define EXTI_EMR1_EM14               EXTI_EMR1_EM14_Msk                        /*!< Event Mask on line 14 */
+#define EXTI_EMR1_EM15_Pos           (15U)
+#define EXTI_EMR1_EM15_Msk           (0x1UL << EXTI_EMR1_EM15_Pos)             /*!< 0x00008000 */
+#define EXTI_EMR1_EM15               EXTI_EMR1_EM15_Msk                        /*!< Event Mask on line 15 */
+#define EXTI_EMR1_EM16_Pos           (16U)
+#define EXTI_EMR1_EM16_Msk           (0x1UL << EXTI_EMR1_EM16_Pos)             /*!< 0x00010000 */
+#define EXTI_EMR1_EM16               EXTI_EMR1_EM16_Msk                        /*!< Event Mask on line 16 */
+#define EXTI_EMR1_EM17_Pos           (17U)
+#define EXTI_EMR1_EM17_Msk           (0x1UL << EXTI_EMR1_EM17_Pos)             /*!< 0x00020000 */
+#define EXTI_EMR1_EM17               EXTI_EMR1_EM17_Msk                        /*!< Event Mask on line 17 */
+#define EXTI_EMR1_EM18_Pos           (18U)
+#define EXTI_EMR1_EM18_Msk           (0x1UL << EXTI_EMR1_EM18_Pos)             /*!< 0x00040000 */
+#define EXTI_EMR1_EM18               EXTI_EMR1_EM18_Msk                        /*!< Event Mask on line 18 */
+#define EXTI_EMR1_EM19_Pos           (19U)
+#define EXTI_EMR1_EM19_Msk           (0x1UL << EXTI_EMR1_EM19_Pos)             /*!< 0x00080000 */
+#define EXTI_EMR1_EM19               EXTI_EMR1_EM19_Msk                        /*!< Event Mask on line 19 */
+#define EXTI_EMR1_EM20_Pos           (20U)
+#define EXTI_EMR1_EM20_Msk           (0x1UL << EXTI_EMR1_EM20_Pos)             /*!< 0x00100000 */
+#define EXTI_EMR1_EM20               EXTI_EMR1_EM20_Msk                        /*!< Event Mask on line 20 */
+#define EXTI_EMR1_EM21_Pos           (21U)
+#define EXTI_EMR1_EM21_Msk           (0x1UL << EXTI_EMR1_EM21_Pos)             /*!< 0x00200000 */
+#define EXTI_EMR1_EM21               EXTI_EMR1_EM21_Msk                        /*!< Event Mask on line 21 */
+#define EXTI_EMR1_EM22_Pos           (22U)
+#define EXTI_EMR1_EM22_Msk           (0x1UL << EXTI_EMR1_EM22_Pos)             /*!< 0x00400000 */
+#define EXTI_EMR1_EM22               EXTI_EMR1_EM22_Msk                        /*!< Event Mask on line 22 */
+#define EXTI_EMR1_EM23_Pos           (23U)
+#define EXTI_EMR1_EM23_Msk           (0x1UL << EXTI_EMR1_EM23_Pos)             /*!< 0x00800000 */
+#define EXTI_EMR1_EM23               EXTI_EMR1_EM23_Msk                        /*!< Event Mask on line 23 */
+#define EXTI_EMR1_EM24_Pos           (24U)
+#define EXTI_EMR1_EM24_Msk           (0x1UL << EXTI_EMR1_EM24_Pos)             /*!< 0x01000000 */
+#define EXTI_EMR1_EM24               EXTI_EMR1_EM24_Msk                        /*!< Event Mask on line 24 */
+#define EXTI_EMR1_EM25_Pos           (25U)
+#define EXTI_EMR1_EM25_Msk           (0x1UL << EXTI_EMR1_EM25_Pos)             /*!< 0x02000000 */
+#define EXTI_EMR1_EM25               EXTI_EMR1_EM25_Msk                        /*!< Event Mask on line 25 */
+#define EXTI_EMR1_EM26_Pos           (26U)
+#define EXTI_EMR1_EM26_Msk           (0x1UL << EXTI_EMR1_EM26_Pos)             /*!< 0x04000000 */
+#define EXTI_EMR1_EM26               EXTI_EMR1_EM26_Msk                        /*!< Event Mask on line 26 */
+#define EXTI_EMR1_EM27_Pos           (27U)
+#define EXTI_EMR1_EM27_Msk           (0x1UL << EXTI_EMR1_EM27_Pos)             /*!< 0x08000000 */
+#define EXTI_EMR1_EM27               EXTI_EMR1_EM27_Msk                        /*!< Event Mask on line 27 */
+#define EXTI_EMR1_EM28_Pos           (28U)
+#define EXTI_EMR1_EM28_Msk           (0x1UL << EXTI_EMR1_EM28_Pos)             /*!< 0x10000000 */
+#define EXTI_EMR1_EM28               EXTI_EMR1_EM28_Msk                        /*!< Event Mask on line 28 */
+#define EXTI_EMR1_EM29_Pos           (29U)
+#define EXTI_EMR1_EM29_Msk           (0x1UL << EXTI_EMR1_EM29_Pos)             /*!< 0x20000000 */
+#define EXTI_EMR1_EM29               EXTI_EMR1_EM29_Msk                        /*!< Event Mask on line 29 */
+#define EXTI_EMR1_EM30_Pos           (30U)
+#define EXTI_EMR1_EM30_Msk           (0x1UL << EXTI_EMR1_EM30_Pos)             /*!< 0x40000000 */
+#define EXTI_EMR1_EM30               EXTI_EMR1_EM30_Msk                        /*!< Event Mask on line 30 */
+#define EXTI_EMR1_EM31_Pos           (31U)
+#define EXTI_EMR1_EM31_Msk           (0x1UL << EXTI_EMR1_EM31_Pos)             /*!< 0x80000000 */
+#define EXTI_EMR1_EM31               EXTI_EMR1_EM31_Msk                        /*!< Event Mask on line 31 */
+
+/*******************  Bit definition for EXTI_EMR2 register  ******************/
+#define EXTI_EMR2_EM32_Pos           (0U)
+#define EXTI_EMR2_EM32_Msk           (0x1UL << EXTI_EMR2_EM32_Pos)             /*!< 0x00000001 */
+#define EXTI_EMR2_EM32               EXTI_EMR2_EM32_Msk                        /*!< Event Mask on line 32 */
+#define EXTI_EMR2_EM33_Pos           (1U)
+#define EXTI_EMR2_EM33_Msk           (0x1UL << EXTI_EMR2_EM33_Pos)             /*!< 0x00000002 */
+#define EXTI_EMR2_EM33               EXTI_EMR2_EM33_Msk                        /*!< Event Mask on line 33 */
+#define EXTI_EMR2_EM34_Pos           (2U)
+#define EXTI_EMR2_EM34_Msk           (0x1UL << EXTI_EMR2_EM34_Pos)             /*!< 0x00000004 */
+#define EXTI_EMR2_EM34               EXTI_EMR2_EM34_Msk                        /*!< Event Mask on line 34 */
+#define EXTI_EMR2_EM35_Pos           (3U)
+#define EXTI_EMR2_EM35_Msk           (0x1UL << EXTI_EMR2_EM35_Pos)             /*!< 0x00000008 */
+#define EXTI_EMR2_EM35               EXTI_EMR2_EM35_Msk                        /*!< Event Mask on line 35 */
+#define EXTI_EMR2_EM36_Pos           (4U)
+#define EXTI_EMR2_EM36_Msk           (0x1UL << EXTI_EMR2_EM36_Pos)             /*!< 0x00000010 */
+#define EXTI_EMR2_EM36               EXTI_EMR2_EM36_Msk                        /*!< Event Mask on line 36 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                 Flexible Datarate Controller Area Network                  */
+/*                                                                            */
+/******************************************************************************/
+/*!<FDCAN control and status registers */
+/*****************  Bit definition for FDCAN_CREL register  *******************/
+#define FDCAN_CREL_DAY_Pos        (0U)
+#define FDCAN_CREL_DAY_Msk        (0xFFUL << FDCAN_CREL_DAY_Pos)               /*!< 0x000000FF */
+#define FDCAN_CREL_DAY            FDCAN_CREL_DAY_Msk                           /*!<Timestamp Day                           */
+#define FDCAN_CREL_MON_Pos        (8U)
+#define FDCAN_CREL_MON_Msk        (0xFFUL << FDCAN_CREL_MON_Pos)               /*!< 0x0000FF00 */
+#define FDCAN_CREL_MON            FDCAN_CREL_MON_Msk                           /*!<Timestamp Month                         */
+#define FDCAN_CREL_YEAR_Pos       (16U)
+#define FDCAN_CREL_YEAR_Msk       (0xFUL << FDCAN_CREL_YEAR_Pos)               /*!< 0x000F0000 */
+#define FDCAN_CREL_YEAR           FDCAN_CREL_YEAR_Msk                          /*!<Timestamp Year                          */
+#define FDCAN_CREL_SUBSTEP_Pos    (20U)
+#define FDCAN_CREL_SUBSTEP_Msk    (0xFUL << FDCAN_CREL_SUBSTEP_Pos)            /*!< 0x00F00000 */
+#define FDCAN_CREL_SUBSTEP        FDCAN_CREL_SUBSTEP_Msk                       /*!<Sub-step of Core release                */
+#define FDCAN_CREL_STEP_Pos       (24U)
+#define FDCAN_CREL_STEP_Msk       (0xFUL << FDCAN_CREL_STEP_Pos)               /*!< 0x0F000000 */
+#define FDCAN_CREL_STEP           FDCAN_CREL_STEP_Msk                          /*!<Step of Core release                    */
+#define FDCAN_CREL_REL_Pos        (28U)
+#define FDCAN_CREL_REL_Msk        (0xFUL << FDCAN_CREL_REL_Pos)                /*!< 0xF0000000 */
+#define FDCAN_CREL_REL            FDCAN_CREL_REL_Msk                           /*!<Core release                            */
+
+/*****************  Bit definition for FDCAN_ENDN register  *******************/
+#define FDCAN_ENDN_ETV_Pos        (0U)
+#define FDCAN_ENDN_ETV_Msk        (0xFFFFFFFFUL << FDCAN_ENDN_ETV_Pos)         /*!< 0xFFFFFFFF */
+#define FDCAN_ENDN_ETV            FDCAN_ENDN_ETV_Msk                           /*!<Endianness Test Value                    */
+
+/*****************  Bit definition for FDCAN_DBTP register  *******************/
+#define FDCAN_DBTP_DSJW_Pos       (0U)
+#define FDCAN_DBTP_DSJW_Msk       (0xFUL << FDCAN_DBTP_DSJW_Pos)               /*!< 0x0000000F */
+#define FDCAN_DBTP_DSJW           FDCAN_DBTP_DSJW_Msk                          /*!<Synchronization Jump Width              */
+#define FDCAN_DBTP_DTSEG2_Pos     (4U)
+#define FDCAN_DBTP_DTSEG2_Msk     (0xFUL << FDCAN_DBTP_DTSEG2_Pos)             /*!< 0x000000F0 */
+#define FDCAN_DBTP_DTSEG2         FDCAN_DBTP_DTSEG2_Msk                        /*!<Data time segment after sample point    */
+#define FDCAN_DBTP_DTSEG1_Pos     (8U)
+#define FDCAN_DBTP_DTSEG1_Msk     (0x1FUL << FDCAN_DBTP_DTSEG1_Pos)            /*!< 0x00001F00 */
+#define FDCAN_DBTP_DTSEG1         FDCAN_DBTP_DTSEG1_Msk                        /*!<Data time segment before sample point   */
+#define FDCAN_DBTP_DBRP_Pos       (16U)
+#define FDCAN_DBTP_DBRP_Msk       (0x1FUL << FDCAN_DBTP_DBRP_Pos)              /*!< 0x001F0000 */
+#define FDCAN_DBTP_DBRP           FDCAN_DBTP_DBRP_Msk                          /*!<Data BIt Rate Prescaler                 */
+#define FDCAN_DBTP_TDC_Pos        (23U)
+#define FDCAN_DBTP_TDC_Msk        (0x1UL << FDCAN_DBTP_TDC_Pos)                /*!< 0x00800000 */
+#define FDCAN_DBTP_TDC            FDCAN_DBTP_TDC_Msk                           /*!<Transceiver Delay Compensation          */
+
+/*****************  Bit definition for FDCAN_TEST register  *******************/
+#define FDCAN_TEST_LBCK_Pos       (4U)
+#define FDCAN_TEST_LBCK_Msk       (0x1UL << FDCAN_TEST_LBCK_Pos)               /*!< 0x00000010 */
+#define FDCAN_TEST_LBCK           FDCAN_TEST_LBCK_Msk                          /*!<Loop Back mode                           */
+#define FDCAN_TEST_TX_Pos         (5U)
+#define FDCAN_TEST_TX_Msk         (0x3UL << FDCAN_TEST_TX_Pos)                 /*!< 0x00000060 */
+#define FDCAN_TEST_TX             FDCAN_TEST_TX_Msk                            /*!<Control of Transmit Pin                  */
+#define FDCAN_TEST_RX_Pos         (7U)
+#define FDCAN_TEST_RX_Msk         (0x1UL << FDCAN_TEST_RX_Pos)                 /*!< 0x00000080 */
+#define FDCAN_TEST_RX             FDCAN_TEST_RX_Msk                            /*!<Receive Pin                              */
+
+/*****************  Bit definition for FDCAN_RWD register  ********************/
+#define FDCAN_RWD_WDC_Pos         (0U)
+#define FDCAN_RWD_WDC_Msk         (0xFFUL << FDCAN_RWD_WDC_Pos)                /*!< 0x000000FF */
+#define FDCAN_RWD_WDC             FDCAN_RWD_WDC_Msk                            /*!<Watchdog configuration                   */
+#define FDCAN_RWD_WDV_Pos         (8U)
+#define FDCAN_RWD_WDV_Msk         (0xFFUL << FDCAN_RWD_WDV_Pos)                /*!< 0x0000FF00 */
+#define FDCAN_RWD_WDV             FDCAN_RWD_WDV_Msk                            /*!<Watchdog value                           */
+
+/*****************  Bit definition for FDCAN_CCCR register  ********************/
+#define FDCAN_CCCR_INIT_Pos       (0U)
+#define FDCAN_CCCR_INIT_Msk       (0x1UL << FDCAN_CCCR_INIT_Pos)               /*!< 0x00000001 */
+#define FDCAN_CCCR_INIT           FDCAN_CCCR_INIT_Msk                          /*!<Initialization                           */
+#define FDCAN_CCCR_CCE_Pos        (1U)
+#define FDCAN_CCCR_CCE_Msk        (0x1UL << FDCAN_CCCR_CCE_Pos)                /*!< 0x00000002 */
+#define FDCAN_CCCR_CCE            FDCAN_CCCR_CCE_Msk                           /*!<Configuration Change Enable              */
+#define FDCAN_CCCR_ASM_Pos        (2U)
+#define FDCAN_CCCR_ASM_Msk        (0x1UL << FDCAN_CCCR_ASM_Pos)                /*!< 0x00000004 */
+#define FDCAN_CCCR_ASM            FDCAN_CCCR_ASM_Msk                           /*!<ASM Restricted Operation Mode            */
+#define FDCAN_CCCR_CSA_Pos        (3U)
+#define FDCAN_CCCR_CSA_Msk        (0x1UL << FDCAN_CCCR_CSA_Pos)                /*!< 0x00000008 */
+#define FDCAN_CCCR_CSA            FDCAN_CCCR_CSA_Msk                           /*!<Clock Stop Acknowledge                   */
+#define FDCAN_CCCR_CSR_Pos        (4U)
+#define FDCAN_CCCR_CSR_Msk        (0x1UL << FDCAN_CCCR_CSR_Pos)                /*!< 0x00000010 */
+#define FDCAN_CCCR_CSR            FDCAN_CCCR_CSR_Msk                           /*!<Clock Stop Request                       */
+#define FDCAN_CCCR_MON_Pos        (5U)
+#define FDCAN_CCCR_MON_Msk        (0x1UL << FDCAN_CCCR_MON_Pos)                /*!< 0x00000020 */
+#define FDCAN_CCCR_MON            FDCAN_CCCR_MON_Msk                           /*!<Bus Monitoring Mode                      */
+#define FDCAN_CCCR_DAR_Pos        (6U)
+#define FDCAN_CCCR_DAR_Msk        (0x1UL << FDCAN_CCCR_DAR_Pos)                /*!< 0x00000040 */
+#define FDCAN_CCCR_DAR            FDCAN_CCCR_DAR_Msk                           /*!<Disable Automatic Retransmission         */
+#define FDCAN_CCCR_TEST_Pos       (7U)
+#define FDCAN_CCCR_TEST_Msk       (0x1UL << FDCAN_CCCR_TEST_Pos)               /*!< 0x00000080 */
+#define FDCAN_CCCR_TEST           FDCAN_CCCR_TEST_Msk                          /*!<Test Mode Enable                         */
+#define FDCAN_CCCR_FDOE_Pos       (8U)
+#define FDCAN_CCCR_FDOE_Msk       (0x1UL << FDCAN_CCCR_FDOE_Pos)               /*!< 0x00000100 */
+#define FDCAN_CCCR_FDOE           FDCAN_CCCR_FDOE_Msk                          /*!<FD Operation Enable                      */
+#define FDCAN_CCCR_BRSE_Pos       (9U)
+#define FDCAN_CCCR_BRSE_Msk       (0x1UL << FDCAN_CCCR_BRSE_Pos)               /*!< 0x00000200 */
+#define FDCAN_CCCR_BRSE           FDCAN_CCCR_BRSE_Msk                          /*!<FDCAN Bit Rate Switching                 */
+#define FDCAN_CCCR_PXHD_Pos       (12U)
+#define FDCAN_CCCR_PXHD_Msk       (0x1UL << FDCAN_CCCR_PXHD_Pos)               /*!< 0x00001000 */
+#define FDCAN_CCCR_PXHD           FDCAN_CCCR_PXHD_Msk                          /*!<Protocol Exception Handling Disable      */
+#define FDCAN_CCCR_EFBI_Pos       (13U)
+#define FDCAN_CCCR_EFBI_Msk       (0x1UL << FDCAN_CCCR_EFBI_Pos)               /*!< 0x00002000 */
+#define FDCAN_CCCR_EFBI           FDCAN_CCCR_EFBI_Msk                          /*!<Edge Filtering during Bus Integration    */
+#define FDCAN_CCCR_TXP_Pos        (14U)
+#define FDCAN_CCCR_TXP_Msk        (0x1UL << FDCAN_CCCR_TXP_Pos)                /*!< 0x00004000 */
+#define FDCAN_CCCR_TXP            FDCAN_CCCR_TXP_Msk                           /*!<Two CAN bit times Pause                  */
+#define FDCAN_CCCR_NISO_Pos       (15U)
+#define FDCAN_CCCR_NISO_Msk       (0x1UL << FDCAN_CCCR_NISO_Pos)               /*!< 0x00008000 */
+#define FDCAN_CCCR_NISO           FDCAN_CCCR_NISO_Msk                          /*!<Non ISO Operation                        */
+
+/*****************  Bit definition for FDCAN_NBTP register  ********************/
+#define FDCAN_NBTP_NTSEG2_Pos     (0U)
+#define FDCAN_NBTP_NTSEG2_Msk     (0x7FUL << FDCAN_NBTP_NTSEG2_Pos)            /*!< 0x0000007F */
+#define FDCAN_NBTP_NTSEG2         FDCAN_NBTP_NTSEG2_Msk                        /*!<Nominal Time segment after sample point  */
+#define FDCAN_NBTP_NTSEG1_Pos     (8U)
+#define FDCAN_NBTP_NTSEG1_Msk     (0xFFUL << FDCAN_NBTP_NTSEG1_Pos)            /*!< 0x0000FF00 */
+#define FDCAN_NBTP_NTSEG1         FDCAN_NBTP_NTSEG1_Msk                        /*!<Nominal Time segment before sample point */
+#define FDCAN_NBTP_NBRP_Pos       (16U)
+#define FDCAN_NBTP_NBRP_Msk       (0x1FFUL << FDCAN_NBTP_NBRP_Pos)             /*!< 0x01FF0000 */
+#define FDCAN_NBTP_NBRP           FDCAN_NBTP_NBRP_Msk                          /*!<Bit Rate Prescaler                       */
+#define FDCAN_NBTP_NSJW_Pos       (25U)
+#define FDCAN_NBTP_NSJW_Msk       (0x7FUL << FDCAN_NBTP_NSJW_Pos)              /*!< 0xFE000000 */
+#define FDCAN_NBTP_NSJW           FDCAN_NBTP_NSJW_Msk                          /*!<Nominal (Re)Synchronization Jump Width   */
+
+/*****************  Bit definition for FDCAN_TSCC register  ********************/
+#define FDCAN_TSCC_TSS_Pos        (0U)
+#define FDCAN_TSCC_TSS_Msk        (0x3UL << FDCAN_TSCC_TSS_Pos)                /*!< 0x00000003 */
+#define FDCAN_TSCC_TSS            FDCAN_TSCC_TSS_Msk                           /*!<Timestamp Select                         */
+#define FDCAN_TSCC_TCP_Pos        (16U)
+#define FDCAN_TSCC_TCP_Msk        (0xFUL << FDCAN_TSCC_TCP_Pos)                /*!< 0x000F0000 */
+#define FDCAN_TSCC_TCP            FDCAN_TSCC_TCP_Msk                           /*!<Timestamp Counter Prescaler              */
+
+/*****************  Bit definition for FDCAN_TSCV register  ********************/
+#define FDCAN_TSCV_TSC_Pos        (0U)
+#define FDCAN_TSCV_TSC_Msk        (0xFFFFUL << FDCAN_TSCV_TSC_Pos)             /*!< 0x0000FFFF */
+#define FDCAN_TSCV_TSC            FDCAN_TSCV_TSC_Msk                           /*!<Timestamp Counter                        */
+
+/*****************  Bit definition for FDCAN_TOCC register  ********************/
+#define FDCAN_TOCC_ETOC_Pos       (0U)
+#define FDCAN_TOCC_ETOC_Msk       (0x1UL << FDCAN_TOCC_ETOC_Pos)               /*!< 0x00000001 */
+#define FDCAN_TOCC_ETOC           FDCAN_TOCC_ETOC_Msk                          /*!<Enable Timeout Counter                   */
+#define FDCAN_TOCC_TOS_Pos        (1U)
+#define FDCAN_TOCC_TOS_Msk        (0x3UL << FDCAN_TOCC_TOS_Pos)                /*!< 0x00000006 */
+#define FDCAN_TOCC_TOS            FDCAN_TOCC_TOS_Msk                           /*!<Timeout Select                           */
+#define FDCAN_TOCC_TOP_Pos        (16U)
+#define FDCAN_TOCC_TOP_Msk        (0xFFFFUL << FDCAN_TOCC_TOP_Pos)             /*!< 0xFFFF0000 */
+#define FDCAN_TOCC_TOP            FDCAN_TOCC_TOP_Msk                           /*!<Timeout Period                           */
+
+/*****************  Bit definition for FDCAN_TOCV register  ********************/
+#define FDCAN_TOCV_TOC_Pos        (0U)
+#define FDCAN_TOCV_TOC_Msk        (0xFFFFUL << FDCAN_TOCV_TOC_Pos)             /*!< 0x0000FFFF */
+#define FDCAN_TOCV_TOC            FDCAN_TOCV_TOC_Msk                           /*!<Timeout Counter                          */
+
+/*****************  Bit definition for FDCAN_ECR register  *********************/
+#define FDCAN_ECR_TEC_Pos         (0U)
+#define FDCAN_ECR_TEC_Msk         (0xFFUL << FDCAN_ECR_TEC_Pos)                /*!< 0x000000FF */
+#define FDCAN_ECR_TEC             FDCAN_ECR_TEC_Msk                            /*!<Transmit Error Counter                   */
+#define FDCAN_ECR_REC_Pos         (8U)
+#define FDCAN_ECR_REC_Msk         (0x7FUL << FDCAN_ECR_REC_Pos)                /*!< 0x00007F00 */
+#define FDCAN_ECR_REC             FDCAN_ECR_REC_Msk                            /*!<Receive Error Counter                    */
+#define FDCAN_ECR_RP_Pos          (15U)
+#define FDCAN_ECR_RP_Msk          (0x1UL << FDCAN_ECR_RP_Pos)                  /*!< 0x00008000 */
+#define FDCAN_ECR_RP              FDCAN_ECR_RP_Msk                             /*!<Receive Error Passive                    */
+#define FDCAN_ECR_CEL_Pos         (16U)
+#define FDCAN_ECR_CEL_Msk         (0xFFUL << FDCAN_ECR_CEL_Pos)                /*!< 0x00FF0000 */
+#define FDCAN_ECR_CEL             FDCAN_ECR_CEL_Msk                            /*!<CAN Error Logging                        */
+
+/*****************  Bit definition for FDCAN_PSR register  *********************/
+#define FDCAN_PSR_LEC_Pos         (0U)
+#define FDCAN_PSR_LEC_Msk         (0x7UL << FDCAN_PSR_LEC_Pos)                 /*!< 0x00000007 */
+#define FDCAN_PSR_LEC             FDCAN_PSR_LEC_Msk                            /*!<Last Error Code                          */
+#define FDCAN_PSR_ACT_Pos         (3U)
+#define FDCAN_PSR_ACT_Msk         (0x3UL << FDCAN_PSR_ACT_Pos)                 /*!< 0x00000018 */
+#define FDCAN_PSR_ACT             FDCAN_PSR_ACT_Msk                            /*!<Activity                                 */
+#define FDCAN_PSR_EP_Pos          (5U)
+#define FDCAN_PSR_EP_Msk          (0x1UL << FDCAN_PSR_EP_Pos)                  /*!< 0x00000020 */
+#define FDCAN_PSR_EP              FDCAN_PSR_EP_Msk                             /*!<Error Passive                            */
+#define FDCAN_PSR_EW_Pos          (6U)
+#define FDCAN_PSR_EW_Msk          (0x1UL << FDCAN_PSR_EW_Pos)                  /*!< 0x00000040 */
+#define FDCAN_PSR_EW              FDCAN_PSR_EW_Msk                             /*!<Warning Status                           */
+#define FDCAN_PSR_BO_Pos          (7U)
+#define FDCAN_PSR_BO_Msk          (0x1UL << FDCAN_PSR_BO_Pos)                  /*!< 0x00000080 */
+#define FDCAN_PSR_BO              FDCAN_PSR_BO_Msk                             /*!<Bus_Off Status                           */
+#define FDCAN_PSR_DLEC_Pos        (8U)
+#define FDCAN_PSR_DLEC_Msk        (0x7UL << FDCAN_PSR_DLEC_Pos)                /*!< 0x00000700 */
+#define FDCAN_PSR_DLEC            FDCAN_PSR_DLEC_Msk                           /*!<Data Last Error Code                     */
+#define FDCAN_PSR_RESI_Pos        (11U)
+#define FDCAN_PSR_RESI_Msk        (0x1UL << FDCAN_PSR_RESI_Pos)                /*!< 0x00000800 */
+#define FDCAN_PSR_RESI            FDCAN_PSR_RESI_Msk                           /*!<ESI flag of last received FDCAN Message  */
+#define FDCAN_PSR_RBRS_Pos        (12U)
+#define FDCAN_PSR_RBRS_Msk        (0x1UL << FDCAN_PSR_RBRS_Pos)                /*!< 0x00001000 */
+#define FDCAN_PSR_RBRS            FDCAN_PSR_RBRS_Msk                           /*!<BRS flag of last received FDCAN Message  */
+#define FDCAN_PSR_REDL_Pos        (13U)
+#define FDCAN_PSR_REDL_Msk        (0x1UL << FDCAN_PSR_REDL_Pos)                /*!< 0x00002000 */
+#define FDCAN_PSR_REDL            FDCAN_PSR_REDL_Msk                           /*!<Received FDCAN Message                   */
+#define FDCAN_PSR_PXE_Pos         (14U)
+#define FDCAN_PSR_PXE_Msk         (0x1UL << FDCAN_PSR_PXE_Pos)                 /*!< 0x00004000 */
+#define FDCAN_PSR_PXE             FDCAN_PSR_PXE_Msk                            /*!<Protocol Exception Event                 */
+#define FDCAN_PSR_TDCV_Pos        (16U)
+#define FDCAN_PSR_TDCV_Msk        (0x7FUL << FDCAN_PSR_TDCV_Pos)               /*!< 0x007F0000 */
+#define FDCAN_PSR_TDCV            FDCAN_PSR_TDCV_Msk                           /*!<Transmitter Delay Compensation Value     */
+
+/*****************  Bit definition for FDCAN_TDCR register  ********************/
+#define FDCAN_TDCR_TDCF_Pos       (0U)
+#define FDCAN_TDCR_TDCF_Msk       (0x7FUL << FDCAN_TDCR_TDCF_Pos)              /*!< 0x0000007F */
+#define FDCAN_TDCR_TDCF           FDCAN_TDCR_TDCF_Msk                          /*!<Transmitter Delay Compensation Filter    */
+#define FDCAN_TDCR_TDCO_Pos       (8U)
+#define FDCAN_TDCR_TDCO_Msk       (0x7FUL << FDCAN_TDCR_TDCO_Pos)              /*!< 0x00007F00 */
+#define FDCAN_TDCR_TDCO           FDCAN_TDCR_TDCO_Msk                          /*!<Transmitter Delay Compensation Offset    */
+
+/*****************  Bit definition for FDCAN_IR register  **********************/
+#define FDCAN_IR_RF0N_Pos         (0U)
+#define FDCAN_IR_RF0N_Msk         (0x1UL << FDCAN_IR_RF0N_Pos)                 /*!< 0x00000001 */
+#define FDCAN_IR_RF0N             FDCAN_IR_RF0N_Msk                            /*!<Rx FIFO 0 New Message                    */
+#define FDCAN_IR_RF0F_Pos         (1U)
+#define FDCAN_IR_RF0F_Msk         (0x1UL << FDCAN_IR_RF0F_Pos)                 /*!< 0x00000002 */
+#define FDCAN_IR_RF0F             FDCAN_IR_RF0F_Msk                            /*!<Rx FIFO 0 Full                           */
+#define FDCAN_IR_RF0L_Pos         (2U)
+#define FDCAN_IR_RF0L_Msk         (0x1UL << FDCAN_IR_RF0L_Pos)                 /*!< 0x00000004 */
+#define FDCAN_IR_RF0L             FDCAN_IR_RF0L_Msk                            /*!<Rx FIFO 0 Message Lost                   */
+#define FDCAN_IR_RF1N_Pos         (3U)
+#define FDCAN_IR_RF1N_Msk         (0x1UL << FDCAN_IR_RF1N_Pos)                 /*!< 0x00000008 */
+#define FDCAN_IR_RF1N             FDCAN_IR_RF1N_Msk                            /*!<Rx FIFO 1 New Message                    */
+#define FDCAN_IR_RF1F_Pos         (4U)
+#define FDCAN_IR_RF1F_Msk         (0x1UL << FDCAN_IR_RF1F_Pos)                 /*!< 0x00000010 */
+#define FDCAN_IR_RF1F             FDCAN_IR_RF1F_Msk                            /*!<Rx FIFO 1 Full                           */
+#define FDCAN_IR_RF1L_Pos         (5U)
+#define FDCAN_IR_RF1L_Msk         (0x1UL << FDCAN_IR_RF1L_Pos)                 /*!< 0x00000020 */
+#define FDCAN_IR_RF1L             FDCAN_IR_RF1L_Msk                            /*!<Rx FIFO 1 Message Lost                   */
+#define FDCAN_IR_HPM_Pos          (6U)
+#define FDCAN_IR_HPM_Msk          (0x1UL << FDCAN_IR_HPM_Pos)                  /*!< 0x00000040 */
+#define FDCAN_IR_HPM              FDCAN_IR_HPM_Msk                             /*!<High Priority Message                    */
+#define FDCAN_IR_TC_Pos           (7U)
+#define FDCAN_IR_TC_Msk           (0x1UL << FDCAN_IR_TC_Pos)                   /*!< 0x00000080 */
+#define FDCAN_IR_TC               FDCAN_IR_TC_Msk                              /*!<Transmission Completed                   */
+#define FDCAN_IR_TCF_Pos          (8U)
+#define FDCAN_IR_TCF_Msk          (0x1UL << FDCAN_IR_TCF_Pos)                  /*!< 0x00000100 */
+#define FDCAN_IR_TCF              FDCAN_IR_TCF_Msk                             /*!<Transmission Cancellation Finished       */
+#define FDCAN_IR_TFE_Pos          (9U)
+#define FDCAN_IR_TFE_Msk          (0x1UL << FDCAN_IR_TFE_Pos)                  /*!< 0x00000200 */
+#define FDCAN_IR_TFE              FDCAN_IR_TFE_Msk                             /*!<Tx FIFO Empty                            */
+#define FDCAN_IR_TEFN_Pos         (10U)
+#define FDCAN_IR_TEFN_Msk         (0x1UL << FDCAN_IR_TEFN_Pos)                 /*!< 0x00000400 */
+#define FDCAN_IR_TEFN             FDCAN_IR_TEFN_Msk                            /*!<Tx Event FIFO New Entry                  */
+#define FDCAN_IR_TEFF_Pos         (11U)
+#define FDCAN_IR_TEFF_Msk         (0x1UL << FDCAN_IR_TEFF_Pos)                 /*!< 0x00000800 */
+#define FDCAN_IR_TEFF             FDCAN_IR_TEFF_Msk                            /*!<Tx Event FIFO Full                       */
+#define FDCAN_IR_TEFL_Pos         (12U)
+#define FDCAN_IR_TEFL_Msk         (0x1UL << FDCAN_IR_TEFL_Pos)                 /*!< 0x00001000 */
+#define FDCAN_IR_TEFL             FDCAN_IR_TEFL_Msk                            /*!<Tx Event FIFO Element Lost               */
+#define FDCAN_IR_TSW_Pos          (13U)
+#define FDCAN_IR_TSW_Msk          (0x1UL << FDCAN_IR_TSW_Pos)                  /*!< 0x00002000 */
+#define FDCAN_IR_TSW              FDCAN_IR_TSW_Msk                             /*!<Timestamp Wraparound                     */
+#define FDCAN_IR_MRAF_Pos         (14U)
+#define FDCAN_IR_MRAF_Msk         (0x1UL << FDCAN_IR_MRAF_Pos)                 /*!< 0x00004000 */
+#define FDCAN_IR_MRAF             FDCAN_IR_MRAF_Msk                            /*!<Message RAM Access Failure               */
+#define FDCAN_IR_TOO_Pos          (15U)
+#define FDCAN_IR_TOO_Msk          (0x1UL << FDCAN_IR_TOO_Pos)                  /*!< 0x00008000 */
+#define FDCAN_IR_TOO              FDCAN_IR_TOO_Msk                             /*!<Timeout Occurred                         */
+#define FDCAN_IR_ELO_Pos          (16U)
+#define FDCAN_IR_ELO_Msk          (0x1UL << FDCAN_IR_ELO_Pos)                  /*!< 0x00010000 */
+#define FDCAN_IR_ELO              FDCAN_IR_ELO_Msk                             /*!<Error Logging Overflow                   */
+#define FDCAN_IR_EP_Pos           (17U)
+#define FDCAN_IR_EP_Msk           (0x1UL << FDCAN_IR_EP_Pos)                   /*!< 0x00020000 */
+#define FDCAN_IR_EP               FDCAN_IR_EP_Msk                              /*!<Error Passive                            */
+#define FDCAN_IR_EW_Pos           (18U)
+#define FDCAN_IR_EW_Msk           (0x1UL << FDCAN_IR_EW_Pos)                   /*!< 0x00040000 */
+#define FDCAN_IR_EW               FDCAN_IR_EW_Msk                              /*!<Warning Status                           */
+#define FDCAN_IR_BO_Pos           (19U)
+#define FDCAN_IR_BO_Msk           (0x1UL << FDCAN_IR_BO_Pos)                   /*!< 0x00080000 */
+#define FDCAN_IR_BO               FDCAN_IR_BO_Msk                              /*!<Bus_Off Status                           */
+#define FDCAN_IR_WDI_Pos          (20U)
+#define FDCAN_IR_WDI_Msk          (0x1UL << FDCAN_IR_WDI_Pos)                  /*!< 0x00100000 */
+#define FDCAN_IR_WDI              FDCAN_IR_WDI_Msk                             /*!<Watchdog Interrupt                       */
+#define FDCAN_IR_PEA_Pos          (21U)
+#define FDCAN_IR_PEA_Msk          (0x1UL << FDCAN_IR_PEA_Pos)                  /*!< 0x00200000 */
+#define FDCAN_IR_PEA              FDCAN_IR_PEA_Msk                             /*!<Protocol Error in Arbitration Phase      */
+#define FDCAN_IR_PED_Pos          (22U)
+#define FDCAN_IR_PED_Msk          (0x1UL << FDCAN_IR_PED_Pos)                  /*!< 0x00400000 */
+#define FDCAN_IR_PED              FDCAN_IR_PED_Msk                             /*!<Protocol Error in Data Phase             */
+#define FDCAN_IR_ARA_Pos          (23U)
+#define FDCAN_IR_ARA_Msk          (0x1UL << FDCAN_IR_ARA_Pos)                  /*!< 0x00800000 */
+#define FDCAN_IR_ARA              FDCAN_IR_ARA_Msk                             /*!<Access to Reserved Address               */
+
+/*****************  Bit definition for FDCAN_IE register  **********************/
+#define FDCAN_IE_RF0NE_Pos        (0U)
+#define FDCAN_IE_RF0NE_Msk        (0x1UL << FDCAN_IE_RF0NE_Pos)                /*!< 0x00000001 */
+#define FDCAN_IE_RF0NE            FDCAN_IE_RF0NE_Msk                           /*!<Rx FIFO 0 New Message Enable             */
+#define FDCAN_IE_RF0FE_Pos        (1U)
+#define FDCAN_IE_RF0FE_Msk        (0x1UL << FDCAN_IE_RF0FE_Pos)                /*!< 0x00000002 */
+#define FDCAN_IE_RF0FE            FDCAN_IE_RF0FE_Msk                           /*!<Rx FIFO 0 Full Enable                    */
+#define FDCAN_IE_RF0LE_Pos        (2U)
+#define FDCAN_IE_RF0LE_Msk        (0x1UL << FDCAN_IE_RF0LE_Pos)                /*!< 0x00000004 */
+#define FDCAN_IE_RF0LE            FDCAN_IE_RF0LE_Msk                           /*!<Rx FIFO 0 Message Lost Enable            */
+#define FDCAN_IE_RF1NE_Pos        (3U)
+#define FDCAN_IE_RF1NE_Msk        (0x1UL << FDCAN_IE_RF1NE_Pos)                /*!< 0x00000008 */
+#define FDCAN_IE_RF1NE            FDCAN_IE_RF1NE_Msk                           /*!<Rx FIFO 1 New Message Enable             */
+#define FDCAN_IE_RF1FE_Pos        (4U)
+#define FDCAN_IE_RF1FE_Msk        (0x1UL << FDCAN_IE_RF1FE_Pos)                /*!< 0x00000010 */
+#define FDCAN_IE_RF1FE            FDCAN_IE_RF1FE_Msk                           /*!<Rx FIFO 1 Full Enable                    */
+#define FDCAN_IE_RF1LE_Pos        (5U)
+#define FDCAN_IE_RF1LE_Msk        (0x1UL << FDCAN_IE_RF1LE_Pos)                /*!< 0x00000020 */
+#define FDCAN_IE_RF1LE            FDCAN_IE_RF1LE_Msk                           /*!<Rx FIFO 1 Message Lost Enable            */
+#define FDCAN_IE_HPME_Pos         (6U)
+#define FDCAN_IE_HPME_Msk         (0x1UL << FDCAN_IE_HPME_Pos)                 /*!< 0x00000040 */
+#define FDCAN_IE_HPME             FDCAN_IE_HPME_Msk                            /*!<High Priority Message Enable             */
+#define FDCAN_IE_TCE_Pos          (7U)
+#define FDCAN_IE_TCE_Msk          (0x1UL << FDCAN_IE_TCE_Pos)                  /*!< 0x00000080 */
+#define FDCAN_IE_TCE              FDCAN_IE_TCE_Msk                             /*!<Transmission Completed Enable            */
+#define FDCAN_IE_TCFE_Pos         (8U)
+#define FDCAN_IE_TCFE_Msk         (0x1UL << FDCAN_IE_TCFE_Pos)                 /*!< 0x00000100 */
+#define FDCAN_IE_TCFE             FDCAN_IE_TCFE_Msk                            /*!<Transmission Cancellation Finished Enable*/
+#define FDCAN_IE_TFEE_Pos         (9U)
+#define FDCAN_IE_TFEE_Msk         (0x1UL << FDCAN_IE_TFEE_Pos)                 /*!< 0x00000200 */
+#define FDCAN_IE_TFEE             FDCAN_IE_TFEE_Msk                            /*!<Tx FIFO Empty Enable                     */
+#define FDCAN_IE_TEFNE_Pos        (10U)
+#define FDCAN_IE_TEFNE_Msk        (0x1UL << FDCAN_IE_TEFNE_Pos)                /*!< 0x00000400 */
+#define FDCAN_IE_TEFNE            FDCAN_IE_TEFNE_Msk                           /*!<Tx Event FIFO New Entry Enable           */
+#define FDCAN_IE_TEFFE_Pos        (11U)
+#define FDCAN_IE_TEFFE_Msk        (0x1UL << FDCAN_IE_TEFFE_Pos)                /*!< 0x00000800 */
+#define FDCAN_IE_TEFFE            FDCAN_IE_TEFFE_Msk                           /*!<Tx Event FIFO Full Enable                */
+#define FDCAN_IE_TEFLE_Pos        (12U)
+#define FDCAN_IE_TEFLE_Msk        (0x1UL << FDCAN_IE_TEFLE_Pos)                /*!< 0x00001000 */
+#define FDCAN_IE_TEFLE            FDCAN_IE_TEFLE_Msk                           /*!<Tx Event FIFO Element Lost Enable        */
+#define FDCAN_IE_TSWE_Pos         (13U)
+#define FDCAN_IE_TSWE_Msk         (0x1UL << FDCAN_IE_TSWE_Pos)                 /*!< 0x00002000 */
+#define FDCAN_IE_TSWE             FDCAN_IE_TSWE_Msk                            /*!<Timestamp Wraparound Enable              */
+#define FDCAN_IE_MRAFE_Pos        (14U)
+#define FDCAN_IE_MRAFE_Msk        (0x1UL << FDCAN_IE_MRAFE_Pos)                /*!< 0x00004000 */
+#define FDCAN_IE_MRAFE            FDCAN_IE_MRAFE_Msk                           /*!<Message RAM Access Failure Enable        */
+#define FDCAN_IE_TOOE_Pos         (15U)
+#define FDCAN_IE_TOOE_Msk         (0x1UL << FDCAN_IE_TOOE_Pos)                 /*!< 0x00008000 */
+#define FDCAN_IE_TOOE             FDCAN_IE_TOOE_Msk                            /*!<Timeout Occurred Enable                  */
+#define FDCAN_IE_ELOE_Pos         (16U)
+#define FDCAN_IE_ELOE_Msk         (0x1UL << FDCAN_IE_ELOE_Pos)                 /*!< 0x00010000 */
+#define FDCAN_IE_ELOE             FDCAN_IE_ELOE_Msk                            /*!<Error Logging Overflow Enable            */
+#define FDCAN_IE_EPE_Pos          (17U)
+#define FDCAN_IE_EPE_Msk          (0x1UL << FDCAN_IE_EPE_Pos)                  /*!< 0x00020000 */
+#define FDCAN_IE_EPE              FDCAN_IE_EPE_Msk                             /*!<Error Passive Enable                     */
+#define FDCAN_IE_EWE_Pos          (18U)
+#define FDCAN_IE_EWE_Msk          (0x1UL << FDCAN_IE_EWE_Pos)                  /*!< 0x00040000 */
+#define FDCAN_IE_EWE              FDCAN_IE_EWE_Msk                             /*!<Warning Status Enable                    */
+#define FDCAN_IE_BOE_Pos          (19U)
+#define FDCAN_IE_BOE_Msk          (0x1UL << FDCAN_IE_BOE_Pos)                  /*!< 0x00080000 */
+#define FDCAN_IE_BOE              FDCAN_IE_BOE_Msk                             /*!<Bus_Off Status Enable                    */
+#define FDCAN_IE_WDIE_Pos         (20U)
+#define FDCAN_IE_WDIE_Msk         (0x1UL << FDCAN_IE_WDIE_Pos)                 /*!< 0x00100000 */
+#define FDCAN_IE_WDIE             FDCAN_IE_WDIE_Msk                            /*!<Watchdog Interrupt Enable                */
+#define FDCAN_IE_PEAE_Pos         (21U)
+#define FDCAN_IE_PEAE_Msk         (0x1UL << FDCAN_IE_PEAE_Pos)                 /*!< 0x00200000 */
+#define FDCAN_IE_PEAE             FDCAN_IE_PEAE_Msk                            /*!<Protocol Error in Arbitration Phase Enable*/
+#define FDCAN_IE_PEDE_Pos         (22U)
+#define FDCAN_IE_PEDE_Msk         (0x1UL << FDCAN_IE_PEDE_Pos)                 /*!< 0x00400000 */
+#define FDCAN_IE_PEDE             FDCAN_IE_PEDE_Msk                            /*!<Protocol Error in Data Phase Enable      */
+#define FDCAN_IE_ARAE_Pos         (23U)
+#define FDCAN_IE_ARAE_Msk         (0x1UL << FDCAN_IE_ARAE_Pos)                 /*!< 0x00800000 */
+#define FDCAN_IE_ARAE             FDCAN_IE_ARAE_Msk                            /*!<Access to Reserved Address Enable        */
+
+/*****************  Bit definition for FDCAN_ILS register  **********************/
+#define FDCAN_ILS_RXFIFO0_Pos     (0U)
+#define FDCAN_ILS_RXFIFO0_Msk     (0x1UL << FDCAN_ILS_RXFIFO0_Pos)             /*!< 0x00000001 */
+#define FDCAN_ILS_RXFIFO0         FDCAN_ILS_RXFIFO0_Msk                        /*!<Rx FIFO 0 Message Lost
+                                                                                   Rx FIFO 0 is Full
+                                                                                   Rx FIFO 0 Has New Message                */
+#define FDCAN_ILS_RXFIFO1_Pos     (1U)
+#define FDCAN_ILS_RXFIFO1_Msk     (0x1UL << FDCAN_ILS_RXFIFO1_Pos)             /*!< 0x00000002 */
+#define FDCAN_ILS_RXFIFO1         FDCAN_ILS_RXFIFO1_Msk                        /*!<Rx FIFO 1 Message Lost
+                                                                                   Rx FIFO 1 is Full
+                                                                                   Rx FIFO 1 Has New Message                */
+#define FDCAN_ILS_SMSG_Pos        (2U)
+#define FDCAN_ILS_SMSG_Msk        (0x1UL << FDCAN_ILS_SMSG_Pos)                /*!< 0x00000004 */
+#define FDCAN_ILS_SMSG            FDCAN_ILS_SMSG_Msk                           /*!<Transmission Cancellation Finished
+                                                                                   Transmission Completed
+                                                                                   High Priority Message                    */
+#define FDCAN_ILS_TFERR_Pos       (3U)
+#define FDCAN_ILS_TFERR_Msk       (0x1UL << FDCAN_ILS_TFERR_Pos)               /*!< 0x00000008 */
+#define FDCAN_ILS_TFERR           FDCAN_ILS_TFERR_Msk                          /*!<Tx Event FIFO Element Lost
+                                                                                   Tx Event FIFO Full
+                                                                                   Tx Event FIFO New Entry
+                                                                                   Tx FIFO Empty Interrupt Line             */
+#define FDCAN_ILS_MISC_Pos        (4U)
+#define FDCAN_ILS_MISC_Msk        (0x1UL << FDCAN_ILS_MISC_Pos)                /*!< 0x00000010 */
+#define FDCAN_ILS_MISC            FDCAN_ILS_MISC_Msk                           /*!<Timeout Occurred
+                                                                                    Message RAM Access Failure
+                                                                                    Timestamp Wraparound                    */
+#define FDCAN_ILS_BERR_Pos        (5U)
+#define FDCAN_ILS_BERR_Msk        (0x1UL << FDCAN_ILS_BERR_Pos)                /*!< 0x00000020 */
+#define FDCAN_ILS_BERR            FDCAN_ILS_BERR_Msk                           /*!<Error Passive
+                                                                                   Error Logging Overflow                   */
+#define FDCAN_ILS_PERR_Pos        (6U)
+#define FDCAN_ILS_PERR_Msk        (0x1UL << FDCAN_ILS_PERR_Pos)                /*!< 0x00000040 */
+#define FDCAN_ILS_PERR            FDCAN_ILS_PERR_Msk                           /*!<Access to Reserved Address Line
+                                                                                   Protocol Error in Data Phase Line
+                                                                                   Protocol Error in Arbitration Phase Line
+                                                                                   Watchdog Interrupt Line
+                                                                                   Bus_Off Status
+                                                                                   Warning Status                           */
+
+/*****************  Bit definition for FDCAN_ILE register  **********************/
+#define FDCAN_ILE_EINT0_Pos       (0U)
+#define FDCAN_ILE_EINT0_Msk       (0x1UL << FDCAN_ILE_EINT0_Pos)               /*!< 0x00000001 */
+#define FDCAN_ILE_EINT0           FDCAN_ILE_EINT0_Msk                          /*!<Enable Interrupt Line 0                  */
+#define FDCAN_ILE_EINT1_Pos       (1U)
+#define FDCAN_ILE_EINT1_Msk       (0x1UL << FDCAN_ILE_EINT1_Pos)               /*!< 0x00000002 */
+#define FDCAN_ILE_EINT1           FDCAN_ILE_EINT1_Msk                          /*!<Enable Interrupt Line 1                  */
+
+/*****************  Bit definition for FDCAN_RXGFC register  ********************/
+#define FDCAN_RXGFC_RRFE_Pos      (0U)
+#define FDCAN_RXGFC_RRFE_Msk      (0x1UL << FDCAN_RXGFC_RRFE_Pos)              /*!< 0x00000001 */
+#define FDCAN_RXGFC_RRFE          FDCAN_RXGFC_RRFE_Msk                         /*!<Reject Remote Frames Extended            */
+#define FDCAN_RXGFC_RRFS_Pos      (1U)
+#define FDCAN_RXGFC_RRFS_Msk      (0x1UL << FDCAN_RXGFC_RRFS_Pos)              /*!< 0x00000002 */
+#define FDCAN_RXGFC_RRFS          FDCAN_RXGFC_RRFS_Msk                         /*!<Reject Remote Frames Standard            */
+#define FDCAN_RXGFC_ANFE_Pos      (2U)
+#define FDCAN_RXGFC_ANFE_Msk      (0x3UL << FDCAN_RXGFC_ANFE_Pos)              /*!< 0x0000000C */
+#define FDCAN_RXGFC_ANFE          FDCAN_RXGFC_ANFE_Msk                         /*!<Accept Non-matching Frames Extended      */
+#define FDCAN_RXGFC_ANFS_Pos      (4U)
+#define FDCAN_RXGFC_ANFS_Msk      (0x3UL << FDCAN_RXGFC_ANFS_Pos)              /*!< 0x00000030 */
+#define FDCAN_RXGFC_ANFS          FDCAN_RXGFC_ANFS_Msk                         /*!<Accept Non-matching Frames Standard      */
+#define FDCAN_RXGFC_F1OM_Pos      (8U)
+#define FDCAN_RXGFC_F1OM_Msk      (0x1UL << FDCAN_RXGFC_F1OM_Pos)              /*!< 0x00000100 */
+#define FDCAN_RXGFC_F1OM          FDCAN_RXGFC_F1OM_Msk                         /*!<FIFO 1 operation mode                    */
+#define FDCAN_RXGFC_F0OM_Pos      (9U)
+#define FDCAN_RXGFC_F0OM_Msk      (0x1UL << FDCAN_RXGFC_F0OM_Pos)              /*!< 0x00000200 */
+#define FDCAN_RXGFC_F0OM          FDCAN_RXGFC_F0OM_Msk                         /*!<FIFO 0 operation mode                    */
+#define FDCAN_RXGFC_LSS_Pos       (16U)
+#define FDCAN_RXGFC_LSS_Msk       (0x1FUL << FDCAN_RXGFC_LSS_Pos)              /*!< 0x001F0000 */
+#define FDCAN_RXGFC_LSS           FDCAN_RXGFC_LSS_Msk                          /*!<List Size Standard                       */
+#define FDCAN_RXGFC_LSE_Pos       (24U)
+#define FDCAN_RXGFC_LSE_Msk       (0xFUL << FDCAN_RXGFC_LSE_Pos)               /*!< 0x0F000000 */
+#define FDCAN_RXGFC_LSE           FDCAN_RXGFC_LSE_Msk                          /*!<List Size Extended                       */
+
+/*****************  Bit definition for FDCAN_XIDAM register  ********************/
+#define FDCAN_XIDAM_EIDM_Pos      (0U)
+#define FDCAN_XIDAM_EIDM_Msk      (0x1FFFFFFFUL << FDCAN_XIDAM_EIDM_Pos)       /*!< 0x1FFFFFFF */
+#define FDCAN_XIDAM_EIDM          FDCAN_XIDAM_EIDM_Msk                         /*!<Extended ID Mask                         */
+
+/*****************  Bit definition for FDCAN_HPMS register  *********************/
+#define FDCAN_HPMS_BIDX_Pos       (0U)
+#define FDCAN_HPMS_BIDX_Msk       (0x7UL << FDCAN_HPMS_BIDX_Pos)               /*!< 0x00000007 */
+#define FDCAN_HPMS_BIDX           FDCAN_HPMS_BIDX_Msk                          /*!<Buffer Index                             */
+#define FDCAN_HPMS_MSI_Pos        (6U)
+#define FDCAN_HPMS_MSI_Msk        (0x3UL << FDCAN_HPMS_MSI_Pos)                /*!< 0x000000C0 */
+#define FDCAN_HPMS_MSI            FDCAN_HPMS_MSI_Msk                           /*!<Message Storage Indicator                */
+#define FDCAN_HPMS_FIDX_Pos       (8U)
+#define FDCAN_HPMS_FIDX_Msk       (0x1FUL << FDCAN_HPMS_FIDX_Pos)              /*!< 0x00001F00 */
+#define FDCAN_HPMS_FIDX           FDCAN_HPMS_FIDX_Msk                          /*!<Filter Index                             */
+#define FDCAN_HPMS_FLST_Pos       (15U)
+#define FDCAN_HPMS_FLST_Msk       (0x1UL << FDCAN_HPMS_FLST_Pos)               /*!< 0x00008000 */
+#define FDCAN_HPMS_FLST           FDCAN_HPMS_FLST_Msk                          /*!<Filter List                              */
+
+/*****************  Bit definition for FDCAN_RXF0S register  ********************/
+#define FDCAN_RXF0S_F0FL_Pos      (0U)
+#define FDCAN_RXF0S_F0FL_Msk      (0xFUL << FDCAN_RXF0S_F0FL_Pos)              /*!< 0x0000000F */
+#define FDCAN_RXF0S_F0FL          FDCAN_RXF0S_F0FL_Msk                         /*!<Rx FIFO 0 Fill Level                     */
+#define FDCAN_RXF0S_F0GI_Pos      (8U)
+#define FDCAN_RXF0S_F0GI_Msk      (0x3UL << FDCAN_RXF0S_F0GI_Pos)              /*!< 0x00000300 */
+#define FDCAN_RXF0S_F0GI          FDCAN_RXF0S_F0GI_Msk                         /*!<Rx FIFO 0 Get Index                      */
+#define FDCAN_RXF0S_F0PI_Pos      (16U)
+#define FDCAN_RXF0S_F0PI_Msk      (0x3UL << FDCAN_RXF0S_F0PI_Pos)              /*!< 0x00030000 */
+#define FDCAN_RXF0S_F0PI          FDCAN_RXF0S_F0PI_Msk                         /*!<Rx FIFO 0 Put Index                      */
+#define FDCAN_RXF0S_F0F_Pos       (24U)
+#define FDCAN_RXF0S_F0F_Msk       (0x1UL << FDCAN_RXF0S_F0F_Pos)               /*!< 0x01000000 */
+#define FDCAN_RXF0S_F0F           FDCAN_RXF0S_F0F_Msk                          /*!<Rx FIFO 0 Full                           */
+#define FDCAN_RXF0S_RF0L_Pos      (25U)
+#define FDCAN_RXF0S_RF0L_Msk      (0x1UL << FDCAN_RXF0S_RF0L_Pos)              /*!< 0x02000000 */
+#define FDCAN_RXF0S_RF0L          FDCAN_RXF0S_RF0L_Msk                         /*!<Rx FIFO 0 Message Lost                   */
+
+/*****************  Bit definition for FDCAN_RXF0A register  ********************/
+#define FDCAN_RXF0A_F0AI_Pos      (0U)
+#define FDCAN_RXF0A_F0AI_Msk      (0x7UL << FDCAN_RXF0A_F0AI_Pos)              /*!< 0x00000007 */
+#define FDCAN_RXF0A_F0AI          FDCAN_RXF0A_F0AI_Msk                         /*!<Rx FIFO 0 Acknowledge Index              */
+
+/*****************  Bit definition for FDCAN_RXF1S register  ********************/
+#define FDCAN_RXF1S_F1FL_Pos      (0U)
+#define FDCAN_RXF1S_F1FL_Msk      (0xFUL << FDCAN_RXF1S_F1FL_Pos)              /*!< 0x0000000F */
+#define FDCAN_RXF1S_F1FL          FDCAN_RXF1S_F1FL_Msk                         /*!<Rx FIFO 1 Fill Level                     */
+#define FDCAN_RXF1S_F1GI_Pos      (8U)
+#define FDCAN_RXF1S_F1GI_Msk      (0x3UL << FDCAN_RXF1S_F1GI_Pos)              /*!< 0x00000300 */
+#define FDCAN_RXF1S_F1GI          FDCAN_RXF1S_F1GI_Msk                         /*!<Rx FIFO 1 Get Index                      */
+#define FDCAN_RXF1S_F1PI_Pos      (16U)
+#define FDCAN_RXF1S_F1PI_Msk      (0x3UL << FDCAN_RXF1S_F1PI_Pos)              /*!< 0x00030000 */
+#define FDCAN_RXF1S_F1PI          FDCAN_RXF1S_F1PI_Msk                         /*!<Rx FIFO 1 Put Index                      */
+#define FDCAN_RXF1S_F1F_Pos       (24U)
+#define FDCAN_RXF1S_F1F_Msk       (0x1UL << FDCAN_RXF1S_F1F_Pos)               /*!< 0x01000000 */
+#define FDCAN_RXF1S_F1F           FDCAN_RXF1S_F1F_Msk                          /*!<Rx FIFO 1 Full                           */
+#define FDCAN_RXF1S_RF1L_Pos      (25U)
+#define FDCAN_RXF1S_RF1L_Msk      (0x1UL << FDCAN_RXF1S_RF1L_Pos)              /*!< 0x02000000 */
+#define FDCAN_RXF1S_RF1L          FDCAN_RXF1S_RF1L_Msk                         /*!<Rx FIFO 1 Message Lost                   */
+
+/*****************  Bit definition for FDCAN_RXF1A register  ********************/
+#define FDCAN_RXF1A_F1AI_Pos      (0U)
+#define FDCAN_RXF1A_F1AI_Msk      (0x7UL << FDCAN_RXF1A_F1AI_Pos)              /*!< 0x00000007 */
+#define FDCAN_RXF1A_F1AI          FDCAN_RXF1A_F1AI_Msk                         /*!<Rx FIFO 1 Acknowledge Index              */
+
+/*****************  Bit definition for FDCAN_TXBC register  *********************/
+#define FDCAN_TXBC_TFQM_Pos       (24U)
+#define FDCAN_TXBC_TFQM_Msk       (0x1UL << FDCAN_TXBC_TFQM_Pos)               /*!< 0x01000000 */
+#define FDCAN_TXBC_TFQM           FDCAN_TXBC_TFQM_Msk                          /*!<Tx FIFO/Queue Mode                       */
+
+/*****************  Bit definition for FDCAN_TXFQS register  *********************/
+#define FDCAN_TXFQS_TFFL_Pos      (0U)
+#define FDCAN_TXFQS_TFFL_Msk      (0x7UL << FDCAN_TXFQS_TFFL_Pos)              /*!< 0x00000007 */
+#define FDCAN_TXFQS_TFFL          FDCAN_TXFQS_TFFL_Msk                         /*!<Tx FIFO Free Level                       */
+#define FDCAN_TXFQS_TFGI_Pos      (8U)
+#define FDCAN_TXFQS_TFGI_Msk      (0x3UL << FDCAN_TXFQS_TFGI_Pos)              /*!< 0x00000300 */
+#define FDCAN_TXFQS_TFGI          FDCAN_TXFQS_TFGI_Msk                         /*!<Tx FIFO Get Index                        */
+#define FDCAN_TXFQS_TFQPI_Pos     (16U)
+#define FDCAN_TXFQS_TFQPI_Msk     (0x3UL << FDCAN_TXFQS_TFQPI_Pos)             /*!< 0x00030000 */
+#define FDCAN_TXFQS_TFQPI         FDCAN_TXFQS_TFQPI_Msk                        /*!<Tx FIFO/Queue Put Index                  */
+#define FDCAN_TXFQS_TFQF_Pos      (21U)
+#define FDCAN_TXFQS_TFQF_Msk      (0x1UL << FDCAN_TXFQS_TFQF_Pos)              /*!< 0x00200000 */
+#define FDCAN_TXFQS_TFQF          FDCAN_TXFQS_TFQF_Msk                         /*!<Tx FIFO/Queue Full                       */
+
+/*****************  Bit definition for FDCAN_TXBRP register  *********************/
+#define FDCAN_TXBRP_TRP_Pos       (0U)
+#define FDCAN_TXBRP_TRP_Msk       (0x7UL << FDCAN_TXBRP_TRP_Pos)               /*!< 0x00000007 */
+#define FDCAN_TXBRP_TRP           FDCAN_TXBRP_TRP_Msk                          /*!<Transmission Request Pending             */
+
+/*****************  Bit definition for FDCAN_TXBAR register  *********************/
+#define FDCAN_TXBAR_AR_Pos        (0U)
+#define FDCAN_TXBAR_AR_Msk        (0x7UL << FDCAN_TXBAR_AR_Pos)                /*!< 0x00000007 */
+#define FDCAN_TXBAR_AR            FDCAN_TXBAR_AR_Msk                           /*!<Add Request                              */
+
+/*****************  Bit definition for FDCAN_TXBCR register  *********************/
+#define FDCAN_TXBCR_CR_Pos        (0U)
+#define FDCAN_TXBCR_CR_Msk        (0x7UL << FDCAN_TXBCR_CR_Pos)                /*!< 0x00000007 */
+#define FDCAN_TXBCR_CR            FDCAN_TXBCR_CR_Msk                           /*!<Cancellation Request                     */
+
+/*****************  Bit definition for FDCAN_TXBTO register  *********************/
+#define FDCAN_TXBTO_TO_Pos        (0U)
+#define FDCAN_TXBTO_TO_Msk        (0x7UL << FDCAN_TXBTO_TO_Pos)                /*!< 0x00000007 */
+#define FDCAN_TXBTO_TO            FDCAN_TXBTO_TO_Msk                           /*!<Transmission Occurred                    */
+
+/*****************  Bit definition for FDCAN_TXBCF register  *********************/
+#define FDCAN_TXBCF_CF_Pos        (0U)
+#define FDCAN_TXBCF_CF_Msk        (0x7UL << FDCAN_TXBCF_CF_Pos)                /*!< 0x00000007 */
+#define FDCAN_TXBCF_CF            FDCAN_TXBCF_CF_Msk                           /*!<Cancellation Finished                    */
+
+/*****************  Bit definition for FDCAN_TXBTIE register  ********************/
+#define FDCAN_TXBTIE_TIE_Pos      (0U)
+#define FDCAN_TXBTIE_TIE_Msk      (0x7UL << FDCAN_TXBTIE_TIE_Pos)              /*!< 0x00000007 */
+#define FDCAN_TXBTIE_TIE          FDCAN_TXBTIE_TIE_Msk                         /*!<Transmission Interrupt Enable            */
+
+/*****************  Bit definition for FDCAN_ TXBCIE register  *******************/
+#define FDCAN_TXBCIE_CFIE_Pos     (0U)
+#define FDCAN_TXBCIE_CFIE_Msk     (0x7UL << FDCAN_TXBCIE_CFIE_Pos)             /*!< 0x00000007 */
+#define FDCAN_TXBCIE_CFIE         FDCAN_TXBCIE_CFIE_Msk                        /*!<Cancellation Finished Interrupt Enable   */
+
+/*****************  Bit definition for FDCAN_TXEFS register  *********************/
+#define FDCAN_TXEFS_EFFL_Pos      (0U)
+#define FDCAN_TXEFS_EFFL_Msk      (0x7UL << FDCAN_TXEFS_EFFL_Pos)              /*!< 0x00000007 */
+#define FDCAN_TXEFS_EFFL          FDCAN_TXEFS_EFFL_Msk                         /*!<Event FIFO Fill Level                    */
+#define FDCAN_TXEFS_EFGI_Pos      (8U)
+#define FDCAN_TXEFS_EFGI_Msk      (0x3UL << FDCAN_TXEFS_EFGI_Pos)              /*!< 0x00000300 */
+#define FDCAN_TXEFS_EFGI          FDCAN_TXEFS_EFGI_Msk                         /*!<Event FIFO Get Index                     */
+#define FDCAN_TXEFS_EFPI_Pos      (16U)
+#define FDCAN_TXEFS_EFPI_Msk      (0x3UL << FDCAN_TXEFS_EFPI_Pos)              /*!< 0x00030000 */
+#define FDCAN_TXEFS_EFPI          FDCAN_TXEFS_EFPI_Msk                         /*!<Event FIFO Put Index                     */
+#define FDCAN_TXEFS_EFF_Pos       (24U)
+#define FDCAN_TXEFS_EFF_Msk       (0x1UL << FDCAN_TXEFS_EFF_Pos)               /*!< 0x01000000 */
+#define FDCAN_TXEFS_EFF           FDCAN_TXEFS_EFF_Msk                          /*!<Event FIFO Full                          */
+#define FDCAN_TXEFS_TEFL_Pos      (25U)
+#define FDCAN_TXEFS_TEFL_Msk      (0x1UL << FDCAN_TXEFS_TEFL_Pos)              /*!< 0x02000000 */
+#define FDCAN_TXEFS_TEFL          FDCAN_TXEFS_TEFL_Msk                         /*!<Tx Event FIFO Element Lost               */
+
+/*****************  Bit definition for FDCAN_TXEFA register  *********************/
+#define FDCAN_TXEFA_EFAI_Pos      (0U)
+#define FDCAN_TXEFA_EFAI_Msk      (0x3UL << FDCAN_TXEFA_EFAI_Pos)              /*!< 0x00000003 */
+#define FDCAN_TXEFA_EFAI          FDCAN_TXEFA_EFAI_Msk                         /*!<Event FIFO Acknowledge Index             */
+
+
+/*!<FDCAN config registers */
+/*****************  Bit definition for FDCAN_CKDIV register  *********************/
+#define FDCAN_CKDIV_PDIV_Pos      (0U)
+#define FDCAN_CKDIV_PDIV_Msk      (0xFUL << FDCAN_CKDIV_PDIV_Pos)              /*!< 0x0000000F */
+#define FDCAN_CKDIV_PDIV          FDCAN_CKDIV_PDIV_Msk                         /*!<Input Clock Divider                      */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    FLASH                                   */
+/*                                                                            */
+/******************************************************************************/
+#define GPIO_NRST_CONFIG_SUPPORT         /*!< GPIO feature available only on specific devices: Configure NRST pin */
+#define FLASH_SECURABLE_MEMORY_SUPPORT   /*!< Flash feature available only on specific devices: allow to secure memory */
+#define FLASH_PCROP_SUPPORT              /*!< Flash feature available only on specific devices: proprietary code read protection areas selected by option */
+#define FLASH_DBANK_SUPPORT              /*!< Flash feature available only on specific devices: dualbank */
+
+/*******************  Bits definition for FLASH_ACR register  *****************/
+#define FLASH_ACR_LATENCY_Pos                  (0U)
+#define FLASH_ACR_LATENCY_Msk                  (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */
+#define FLASH_ACR_LATENCY                      FLASH_ACR_LATENCY_Msk
+#define FLASH_ACR_LATENCY_0                    (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */
+#define FLASH_ACR_LATENCY_1                    (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */
+#define FLASH_ACR_LATENCY_2                    (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */
+#define FLASH_ACR_PRFTEN_Pos                   (8U)
+#define FLASH_ACR_PRFTEN_Msk                   (0x1UL << FLASH_ACR_PRFTEN_Pos)  /*!< 0x00000100 */
+#define FLASH_ACR_PRFTEN                       FLASH_ACR_PRFTEN_Msk
+#define FLASH_ACR_ICEN_Pos                     (9U)
+#define FLASH_ACR_ICEN_Msk                     (0x1UL << FLASH_ACR_ICEN_Pos)    /*!< 0x00000200 */
+#define FLASH_ACR_ICEN                         FLASH_ACR_ICEN_Msk
+#define FLASH_ACR_ICRST_Pos                    (11U)
+#define FLASH_ACR_ICRST_Msk                    (0x1UL << FLASH_ACR_ICRST_Pos)   /*!< 0x00000800 */
+#define FLASH_ACR_ICRST                        FLASH_ACR_ICRST_Msk
+#define FLASH_ACR_PROGEMPTY_Pos                (16U)
+#define FLASH_ACR_PROGEMPTY_Msk                (0x1UL << FLASH_ACR_PROGEMPTY_Pos) /*!< 0x00010000 */
+#define FLASH_ACR_PROGEMPTY                    FLASH_ACR_PROGEMPTY_Msk
+#define FLASH_ACR_DBG_SWEN_Pos                 (18U)
+#define FLASH_ACR_DBG_SWEN_Msk                 (0x1UL << FLASH_ACR_DBG_SWEN_Pos) /*!< 0x00040000 */
+#define FLASH_ACR_DBG_SWEN                     FLASH_ACR_DBG_SWEN_Msk
+
+/*******************  Bits definition for FLASH_SR register  ******************/
+#define FLASH_SR_EOP_Pos                       (0U)
+#define FLASH_SR_EOP_Msk                       (0x1UL << FLASH_SR_EOP_Pos)      /*!< 0x00000001 */
+#define FLASH_SR_EOP                           FLASH_SR_EOP_Msk
+#define FLASH_SR_OPERR_Pos                     (1U)
+#define FLASH_SR_OPERR_Msk                     (0x1UL << FLASH_SR_OPERR_Pos)    /*!< 0x00000002 */
+#define FLASH_SR_OPERR                         FLASH_SR_OPERR_Msk
+#define FLASH_SR_PROGERR_Pos                   (3U)
+#define FLASH_SR_PROGERR_Msk                   (0x1UL << FLASH_SR_PROGERR_Pos)  /*!< 0x00000008 */
+#define FLASH_SR_PROGERR                       FLASH_SR_PROGERR_Msk
+#define FLASH_SR_WRPERR_Pos                    (4U)
+#define FLASH_SR_WRPERR_Msk                    (0x1UL << FLASH_SR_WRPERR_Pos)   /*!< 0x00000010 */
+#define FLASH_SR_WRPERR                        FLASH_SR_WRPERR_Msk
+#define FLASH_SR_PGAERR_Pos                    (5U)
+#define FLASH_SR_PGAERR_Msk                    (0x1UL << FLASH_SR_PGAERR_Pos)   /*!< 0x00000020 */
+#define FLASH_SR_PGAERR                        FLASH_SR_PGAERR_Msk
+#define FLASH_SR_SIZERR_Pos                    (6U)
+#define FLASH_SR_SIZERR_Msk                    (0x1UL << FLASH_SR_SIZERR_Pos)   /*!< 0x00000040 */
+#define FLASH_SR_SIZERR                        FLASH_SR_SIZERR_Msk
+#define FLASH_SR_PGSERR_Pos                    (7U)
+#define FLASH_SR_PGSERR_Msk                    (0x1UL << FLASH_SR_PGSERR_Pos)   /*!< 0x00000080 */
+#define FLASH_SR_PGSERR                        FLASH_SR_PGSERR_Msk
+#define FLASH_SR_MISERR_Pos                    (8U)
+#define FLASH_SR_MISERR_Msk                    (0x1UL << FLASH_SR_MISERR_Pos)   /*!< 0x00000100 */
+#define FLASH_SR_MISERR                        FLASH_SR_MISERR_Msk
+#define FLASH_SR_FASTERR_Pos                   (9U)
+#define FLASH_SR_FASTERR_Msk                   (0x1UL << FLASH_SR_FASTERR_Pos)  /*!< 0x00000200 */
+#define FLASH_SR_FASTERR                       FLASH_SR_FASTERR_Msk
+#define FLASH_SR_RDERR_Pos                     (14U)
+#define FLASH_SR_RDERR_Msk                     (0x1UL << FLASH_SR_RDERR_Pos)    /*!< 0x00004000 */
+#define FLASH_SR_RDERR                         FLASH_SR_RDERR_Msk
+#define FLASH_SR_OPTVERR_Pos                   (15U)
+#define FLASH_SR_OPTVERR_Msk                   (0x1UL << FLASH_SR_OPTVERR_Pos)  /*!< 0x00008000 */
+#define FLASH_SR_OPTVERR                       FLASH_SR_OPTVERR_Msk
+#define FLASH_SR_BSY1_Pos                      (16U)
+#define FLASH_SR_BSY1_Msk                      (0x1UL << FLASH_SR_BSY1_Pos)     /*!< 0x00010000 */
+#define FLASH_SR_BSY1                          FLASH_SR_BSY1_Msk
+#define FLASH_SR_BSY2_Pos                      (17U)
+#define FLASH_SR_BSY2_Msk                      (0x1UL << FLASH_SR_BSY2_Pos)     /*!< 0x00020000 */
+#define FLASH_SR_BSY2                          FLASH_SR_BSY2_Msk
+#define FLASH_SR_CFGBSY_Pos                    (18U)
+#define FLASH_SR_CFGBSY_Msk                    (0x1UL << FLASH_SR_CFGBSY_Pos)   /*!< 0x00040000 */
+#define FLASH_SR_CFGBSY                        FLASH_SR_CFGBSY_Msk
+#define FLASH_SR_PESD_Pos                      (19U)
+#define FLASH_SR_PESD_Msk                      (0x1UL << FLASH_SR_PESD_Pos)   /*!< 0x00080000 */
+#define FLASH_SR_PESD                          FLASH_SR_PESD_Msk
+
+/*******************  Bits definition for FLASH_CR register  ******************/
+#define FLASH_CR_PG_Pos                        (0U)
+#define FLASH_CR_PG_Msk                        (0x1UL << FLASH_CR_PG_Pos)         /*!< 0x00000001 */
+#define FLASH_CR_PG                            FLASH_CR_PG_Msk
+#define FLASH_CR_PER_Pos                       (1U)
+#define FLASH_CR_PER_Msk                       (0x1UL << FLASH_CR_PER_Pos)        /*!< 0x00000002 */
+#define FLASH_CR_PER                           FLASH_CR_PER_Msk
+#define FLASH_CR_MER1_Pos                      (2U)
+#define FLASH_CR_MER1_Msk                      (0x1UL << FLASH_CR_MER1_Pos)       /*!< 0x00000004 */
+#define FLASH_CR_MER1                          FLASH_CR_MER1_Msk
+#define FLASH_CR_PNB_Pos                       (3U)
+#define FLASH_CR_PNB_Msk                       (0x7FUL << FLASH_CR_PNB_Pos)       /*!< 0x000003F8 */
+#define FLASH_CR_PNB                           FLASH_CR_PNB_Msk
+#define FLASH_CR_BKER_Pos                      (13U)
+#define FLASH_CR_BKER_Msk                      (0x1UL << FLASH_CR_BKER_Pos)       /*!< 0x00002000 */
+#define FLASH_CR_BKER                          FLASH_CR_BKER_Msk
+#define FLASH_CR_MER2_Pos                      (15U)
+#define FLASH_CR_MER2_Msk                      (0x1UL << FLASH_CR_MER2_Pos)       /*!< 0x00008000 */
+#define FLASH_CR_MER2                          FLASH_CR_MER2_Msk
+#define FLASH_CR_STRT_Pos                      (16U)
+#define FLASH_CR_STRT_Msk                      (0x1UL << FLASH_CR_STRT_Pos)       /*!< 0x00010000 */
+#define FLASH_CR_STRT                          FLASH_CR_STRT_Msk
+#define FLASH_CR_OPTSTRT_Pos                   (17U)
+#define FLASH_CR_OPTSTRT_Msk                   (0x1UL << FLASH_CR_OPTSTRT_Pos)    /*!< 0x00020000 */
+#define FLASH_CR_OPTSTRT                       FLASH_CR_OPTSTRT_Msk
+#define FLASH_CR_FSTPG_Pos                     (18U)
+#define FLASH_CR_FSTPG_Msk                     (0x1UL << FLASH_CR_FSTPG_Pos)      /*!< 0x00040000 */
+#define FLASH_CR_FSTPG                         FLASH_CR_FSTPG_Msk
+#define FLASH_CR_EOPIE_Pos                     (24U)
+#define FLASH_CR_EOPIE_Msk                     (0x1UL << FLASH_CR_EOPIE_Pos)      /*!< 0x01000000 */
+#define FLASH_CR_EOPIE                         FLASH_CR_EOPIE_Msk
+#define FLASH_CR_ERRIE_Pos                     (25U)
+#define FLASH_CR_ERRIE_Msk                     (0x1UL << FLASH_CR_ERRIE_Pos)      /*!< 0x02000000 */
+#define FLASH_CR_ERRIE                         FLASH_CR_ERRIE_Msk
+#define FLASH_CR_RDERRIE_Pos                   (26U)
+#define FLASH_CR_RDERRIE_Msk                   (0x1UL << FLASH_CR_RDERRIE_Pos)    /*!< 0x04000000 */
+#define FLASH_CR_RDERRIE                       FLASH_CR_RDERRIE_Msk
+#define FLASH_CR_OBL_LAUNCH_Pos                (27U)
+#define FLASH_CR_OBL_LAUNCH_Msk                (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */
+#define FLASH_CR_OBL_LAUNCH                    FLASH_CR_OBL_LAUNCH_Msk
+#define FLASH_CR_SEC_PROT_Pos                  (28U)
+#define FLASH_CR_SEC_PROT_Msk                  (0x1UL << FLASH_CR_SEC_PROT_Pos)   /*!< 0x10000000 */
+#define FLASH_CR_SEC_PROT                      FLASH_CR_SEC_PROT_Msk
+#define FLASH_CR_SEC_PROT2_Pos                 (29U)
+#define FLASH_CR_SEC_PROT2_Msk                 (0x1UL << FLASH_CR_SEC_PROT2_Pos)  /*!< 0x20000000 */
+#define FLASH_CR_SEC_PROT2                     FLASH_CR_SEC_PROT2_Msk
+#define FLASH_CR_OPTLOCK_Pos                   (30U)
+#define FLASH_CR_OPTLOCK_Msk                   (0x1UL << FLASH_CR_OPTLOCK_Pos)    /*!< 0x40000000 */
+#define FLASH_CR_OPTLOCK                       FLASH_CR_OPTLOCK_Msk
+#define FLASH_CR_LOCK_Pos                      (31U)
+#define FLASH_CR_LOCK_Msk                      (0x1UL << FLASH_CR_LOCK_Pos)       /*!< 0x80000000 */
+#define FLASH_CR_LOCK                          FLASH_CR_LOCK_Msk
+
+/*******************  Bits definition for FLASH_ECCR register  ****************/
+#define FLASH_ECCR_ADDR_ECC_Pos                (0U)
+#define FLASH_ECCR_ADDR_ECC_Msk                (0x7FFFUL << FLASH_ECCR_ADDR_ECC_Pos)  /*!< 0x00007FFF */
+#define FLASH_ECCR_ADDR_ECC                    FLASH_ECCR_ADDR_ECC_Msk
+#define FLASH_ECCR_SYSF_ECC_Pos                (20U)
+#define FLASH_ECCR_SYSF_ECC_Msk                (0x1UL << FLASH_ECCR_SYSF_ECC_Pos)     /*!< 0x00100000 */
+#define FLASH_ECCR_SYSF_ECC                    FLASH_ECCR_SYSF_ECC_Msk
+#define FLASH_ECCR_ECCCIE_Pos                  (24U)
+#define FLASH_ECCR_ECCCIE_Msk                  (0x1UL << FLASH_ECCR_ECCCIE_Pos)       /*!< 0x01000000 */
+#define FLASH_ECCR_ECCCIE                      FLASH_ECCR_ECCCIE_Msk
+#define FLASH_ECCR_ECCC_Pos                    (30U)
+#define FLASH_ECCR_ECCC_Msk                    (0x1UL << FLASH_ECCR_ECCC_Pos)         /*!< 0x40000000 */
+#define FLASH_ECCR_ECCC                        FLASH_ECCR_ECCC_Msk
+#define FLASH_ECCR_ECCD_Pos                    (31U)
+#define FLASH_ECCR_ECCD_Msk                    (0x1UL << FLASH_ECCR_ECCD_Pos)         /*!< 0x80000000 */
+#define FLASH_ECCR_ECCD                        FLASH_ECCR_ECCD_Msk
+
+/*******************  Bits definition for FLASH_ECC2R register  ****************/
+#define FLASH_ECC2R_ADDR_ECC_Pos                (0U)
+#define FLASH_ECC2R_ADDR_ECC_Msk                (0x7FFFUL << FLASH_ECC2R_ADDR_ECC_Pos)  /*!< 0x00007FFF */
+#define FLASH_ECC2R_ADDR_ECC                    FLASH_ECC2R_ADDR_ECC_Msk
+#define FLASH_ECC2R_SYSF_ECC_Pos                (20U)
+#define FLASH_ECC2R_SYSF_ECC_Msk                (0x1UL << FLASH_ECC2R_SYSF_ECC_Pos)     /*!< 0x00100000 */
+#define FLASH_ECC2R_SYSF_ECC                    FLASH_ECC2R_SYSF_ECC_Msk
+#define FLASH_ECC2R_ECCCIE_Pos                  (24U)
+#define FLASH_ECC2R_ECCCIE_Msk                  (0x1UL << FLASH_ECC2R_ECCCIE_Pos)       /*!< 0x01000000 */
+#define FLASH_ECC2R_ECCCIE                      FLASH_ECC2R_ECCCIE_Msk
+#define FLASH_ECC2R_ECCC_Pos                    (30U)
+#define FLASH_ECC2R_ECCC_Msk                    (0x1UL << FLASH_ECC2R_ECCC_Pos)         /*!< 0x40000000 */
+#define FLASH_ECC2R_ECCC                        FLASH_ECC2R_ECCC_Msk
+#define FLASH_ECC2R_ECCD_Pos                    (31U)
+#define FLASH_ECC2R_ECCD_Msk                    (0x1UL << FLASH_ECC2R_ECCD_Pos)         /*!< 0x80000000 */
+#define FLASH_ECC2R_ECCD                        FLASH_ECC2R_ECCD_Msk
+
+/*******************  Bits definition for FLASH_OPTR register  ****************/
+#define FLASH_OPTR_RDP_Pos                     (0U)
+#define FLASH_OPTR_RDP_Msk                     (0xFFUL << FLASH_OPTR_RDP_Pos)             /*!< 0x000000FF */
+#define FLASH_OPTR_RDP                         FLASH_OPTR_RDP_Msk
+#define FLASH_OPTR_BOR_EN_Pos                  (8U)
+#define FLASH_OPTR_BOR_EN_Msk                  (0x1UL << FLASH_OPTR_BOR_EN_Pos)           /*!< 0x00000100 */
+#define FLASH_OPTR_BOR_EN                      FLASH_OPTR_BOR_EN_Msk
+#define FLASH_OPTR_BORR_LEV_Pos                (9U)
+#define FLASH_OPTR_BORR_LEV_Msk                (0x3UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000600 */
+#define FLASH_OPTR_BORR_LEV                    FLASH_OPTR_BORR_LEV_Msk
+#define FLASH_OPTR_BORR_LEV_0                  (0x1UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000200 */
+#define FLASH_OPTR_BORR_LEV_1                  (0x2UL << FLASH_OPTR_BORR_LEV_Pos)         /*!< 0x00000400 */
+#define FLASH_OPTR_BORF_LEV_Pos                (11U)
+#define FLASH_OPTR_BORF_LEV_Msk                (0x3UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00001800 */
+#define FLASH_OPTR_BORF_LEV                    FLASH_OPTR_BORF_LEV_Msk
+#define FLASH_OPTR_BORF_LEV_0                  (0x1UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00000800 */
+#define FLASH_OPTR_BORF_LEV_1                  (0x2UL << FLASH_OPTR_BORF_LEV_Pos)         /*!< 0x00001000 */
+#define FLASH_OPTR_nRST_STOP_Pos               (13U)
+#define FLASH_OPTR_nRST_STOP_Msk               (0x1UL << FLASH_OPTR_nRST_STOP_Pos)        /*!< 0x00002000 */
+#define FLASH_OPTR_nRST_STOP                   FLASH_OPTR_nRST_STOP_Msk
+#define FLASH_OPTR_nRST_STDBY_Pos              (14U)
+#define FLASH_OPTR_nRST_STDBY_Msk              (0x1UL << FLASH_OPTR_nRST_STDBY_Pos)       /*!< 0x00004000 */
+#define FLASH_OPTR_nRST_STDBY                  FLASH_OPTR_nRST_STDBY_Msk
+#define FLASH_OPTR_nRST_SHDW_Pos               (15U)
+#define FLASH_OPTR_nRST_SHDW_Msk               (0x1UL << FLASH_OPTR_nRST_SHDW_Pos)        /*!< 0x00008000 */
+#define FLASH_OPTR_nRST_SHDW                   FLASH_OPTR_nRST_SHDW_Msk
+#define FLASH_OPTR_IWDG_SW_Pos                 (16U)
+#define FLASH_OPTR_IWDG_SW_Msk                 (0x1UL << FLASH_OPTR_IWDG_SW_Pos)          /*!< 0x00010000 */
+#define FLASH_OPTR_IWDG_SW                     FLASH_OPTR_IWDG_SW_Msk
+#define FLASH_OPTR_IWDG_STOP_Pos               (17U)
+#define FLASH_OPTR_IWDG_STOP_Msk               (0x1UL << FLASH_OPTR_IWDG_STOP_Pos)        /*!< 0x00020000 */
+#define FLASH_OPTR_IWDG_STOP                   FLASH_OPTR_IWDG_STOP_Msk
+#define FLASH_OPTR_IWDG_STDBY_Pos              (18U)
+#define FLASH_OPTR_IWDG_STDBY_Msk              (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos)       /*!< 0x00040000 */
+#define FLASH_OPTR_IWDG_STDBY                  FLASH_OPTR_IWDG_STDBY_Msk
+#define FLASH_OPTR_WWDG_SW_Pos                 (19U)
+#define FLASH_OPTR_WWDG_SW_Msk                 (0x1UL << FLASH_OPTR_WWDG_SW_Pos)          /*!< 0x00080000 */
+#define FLASH_OPTR_WWDG_SW                     FLASH_OPTR_WWDG_SW_Msk
+#define FLASH_OPTR_nSWAP_BANK_Pos              (20U)
+#define FLASH_OPTR_nSWAP_BANK_Msk              (0x1UL << FLASH_OPTR_nSWAP_BANK_Pos)        /*!< 0x00100000 */
+#define FLASH_OPTR_nSWAP_BANK                  FLASH_OPTR_nSWAP_BANK_Msk
+#define FLASH_OPTR_DUAL_BANK_Pos               (21U)
+#define FLASH_OPTR_DUAL_BANK_Msk               (0x1UL << FLASH_OPTR_DUAL_BANK_Pos)        /*!< 0x00200000 */
+#define FLASH_OPTR_DUAL_BANK                   FLASH_OPTR_DUAL_BANK_Msk
+#define FLASH_OPTR_RAM_PARITY_CHECK_Pos        (22U)
+#define FLASH_OPTR_RAM_PARITY_CHECK_Msk        (0x1UL << FLASH_OPTR_RAM_PARITY_CHECK_Pos) /*!< 0x00400000 */
+#define FLASH_OPTR_RAM_PARITY_CHECK            FLASH_OPTR_RAM_PARITY_CHECK_Msk
+#define FLASH_OPTR_nBOOT_SEL_Pos               (24U)
+#define FLASH_OPTR_nBOOT_SEL_Msk               (0x1UL << FLASH_OPTR_nBOOT_SEL_Pos)        /*!< 0x01000000 */
+#define FLASH_OPTR_nBOOT_SEL                   FLASH_OPTR_nBOOT_SEL_Msk
+#define FLASH_OPTR_nBOOT1_Pos                  (25U)
+#define FLASH_OPTR_nBOOT1_Msk                  (0x1UL << FLASH_OPTR_nBOOT1_Pos)           /*!< 0x02000000 */
+#define FLASH_OPTR_nBOOT1                      FLASH_OPTR_nBOOT1_Msk
+#define FLASH_OPTR_nBOOT0_Pos                  (26U)
+#define FLASH_OPTR_nBOOT0_Msk                  (0x1UL << FLASH_OPTR_nBOOT0_Pos)           /*!< 0x04000000 */
+#define FLASH_OPTR_nBOOT0                      FLASH_OPTR_nBOOT0_Msk
+#define FLASH_OPTR_NRST_MODE_Pos               (27U)
+#define FLASH_OPTR_NRST_MODE_Msk               (0x3UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x18000000 */
+#define FLASH_OPTR_NRST_MODE                   FLASH_OPTR_NRST_MODE_Msk
+#define FLASH_OPTR_NRST_MODE_0                 (0x1UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x08000000 */
+#define FLASH_OPTR_NRST_MODE_1                 (0x2UL << FLASH_OPTR_NRST_MODE_Pos)        /*!< 0x10000000 */
+#define FLASH_OPTR_IRHEN_Pos                   (29U)
+#define FLASH_OPTR_IRHEN_Msk                   (0x1UL << FLASH_OPTR_IRHEN_Pos)            /*!< 0x20000000 */
+#define FLASH_OPTR_IRHEN                       FLASH_OPTR_IRHEN_Msk
+
+/******************  Bits definition for FLASH_PCROP1ASR register  ************/
+#define FLASH_PCROP1ASR_PCROP1A_STRT_Pos       (0U)
+#define FLASH_PCROP1ASR_PCROP1A_STRT_Msk       (0x1FFUL << FLASH_PCROP1ASR_PCROP1A_STRT_Pos)  /*!< 0x0000001FF */
+#define FLASH_PCROP1ASR_PCROP1A_STRT           FLASH_PCROP1ASR_PCROP1A_STRT_Msk
+
+/******************  Bits definition for FLASH_PCROP1AER register  ************/
+#define FLASH_PCROP1AER_PCROP1A_END_Pos        (0U)
+#define FLASH_PCROP1AER_PCROP1A_END_Msk        (0x1FFUL << FLASH_PCROP1AER_PCROP1A_END_Pos)   /*!< 0x0000001FF */
+#define FLASH_PCROP1AER_PCROP1A_END            FLASH_PCROP1AER_PCROP1A_END_Msk
+#define FLASH_PCROP1AER_PCROP_RDP_Pos          (31U)
+#define FLASH_PCROP1AER_PCROP_RDP_Msk          (0x1UL << FLASH_PCROP1AER_PCROP_RDP_Pos)       /*!< 0x80000000 */
+#define FLASH_PCROP1AER_PCROP_RDP              FLASH_PCROP1AER_PCROP_RDP_Msk
+
+/******************  Bits definition for FLASH_WRP1AR register  ***************/
+#define FLASH_WRP1AR_WRP1A_STRT_Pos            (0U)
+#define FLASH_WRP1AR_WRP1A_STRT_Msk            (0x7FUL << FLASH_WRP1AR_WRP1A_STRT_Pos) /*!< 0x0000007F */
+#define FLASH_WRP1AR_WRP1A_STRT                FLASH_WRP1AR_WRP1A_STRT_Msk
+#define FLASH_WRP1AR_WRP1A_END_Pos             (16U)
+#define FLASH_WRP1AR_WRP1A_END_Msk             (0x7FUL << FLASH_WRP1AR_WRP1A_END_Pos) /*!< 0x007F0000 */
+#define FLASH_WRP1AR_WRP1A_END                 FLASH_WRP1AR_WRP1A_END_Msk
+
+/******************  Bits definition for FLASH_WRP1BR register  ***************/
+#define FLASH_WRP1BR_WRP1B_STRT_Pos            (0U)
+#define FLASH_WRP1BR_WRP1B_STRT_Msk            (0x7FUL << FLASH_WRP1BR_WRP1B_STRT_Pos) /*!< 0x0000007F */
+#define FLASH_WRP1BR_WRP1B_STRT                FLASH_WRP1BR_WRP1B_STRT_Msk
+#define FLASH_WRP1BR_WRP1B_END_Pos             (16U)
+#define FLASH_WRP1BR_WRP1B_END_Msk             (0x7FUL << FLASH_WRP1BR_WRP1B_END_Pos) /*!< 0x007F0000 */
+#define FLASH_WRP1BR_WRP1B_END                 FLASH_WRP1BR_WRP1B_END_Msk
+
+/******************  Bits definition for FLASH_PCROP1BSR register  ************/
+#define FLASH_PCROP1BSR_PCROP1B_STRT_Pos       (0U)
+#define FLASH_PCROP1BSR_PCROP1B_STRT_Msk       (0x1FFUL << FLASH_PCROP1BSR_PCROP1B_STRT_Pos)  /*!< 0x0000001FF */
+#define FLASH_PCROP1BSR_PCROP1B_STRT           FLASH_PCROP1BSR_PCROP1B_STRT_Msk
+
+/******************  Bits definition for FLASH_PCROP1BER register  ************/
+#define FLASH_PCROP1BER_PCROP1B_END_Pos        (0U)
+#define FLASH_PCROP1BER_PCROP1B_END_Msk        (0x1FFUL << FLASH_PCROP1BER_PCROP1B_END_Pos)   /*!< 0x0000001FF */
+#define FLASH_PCROP1BER_PCROP1B_END            FLASH_PCROP1BER_PCROP1B_END_Msk
+
+/******************  Bits definition for FLASH_PCROP2ASR register  ************/
+#define FLASH_PCROP2ASR_PCROP2A_STRT_Pos       (0U)
+#define FLASH_PCROP2ASR_PCROP2A_STRT_Msk       (0x1FFUL << FLASH_PCROP2ASR_PCROP2A_STRT_Pos) /*!< 0x0000001FF */
+#define FLASH_PCROP2ASR_PCROP2A_STRT           FLASH_PCROP2ASR_PCROP2A_STRT_Msk
+
+/******************  Bits definition for FLASH_PCROP2AER register  ************/
+#define FLASH_PCROP2AER_PCROP2A_END_Pos        (0U)
+#define FLASH_PCROP2AER_PCROP2A_END_Msk        (0x1FFUL << FLASH_PCROP2AER_PCROP2A_END_Pos)  /*!< 0x0000001FF */
+#define FLASH_PCROP2AER_PCROP2A_END            FLASH_PCROP2AER_PCROP2A_END_Msk
+
+
+/******************  Bits definition for FLASH_WRP2AR register  ***************/
+#define FLASH_WRP2AR_WRP2A_STRT_Pos            (0U)
+#define FLASH_WRP2AR_WRP2A_STRT_Msk            (0x7FUL << FLASH_WRP2AR_WRP2A_STRT_Pos)  /*!< 0x0000007F */
+#define FLASH_WRP2AR_WRP2A_STRT                FLASH_WRP2AR_WRP2A_STRT_Msk
+#define FLASH_WRP2AR_WRP2A_END_Pos             (16U)
+#define FLASH_WRP2AR_WRP2A_END_Msk             (0x7FUL << FLASH_WRP2AR_WRP2A_END_Pos)   /*!< 0x007F0000 */
+#define FLASH_WRP2AR_WRP2A_END                 FLASH_WRP2AR_WRP2A_END_Msk
+
+/******************  Bits definition for FLASH_WRP2BSR register  ***************/
+#define FLASH_WRP2BR_WRP2B_STRT_Pos            (0U)
+#define FLASH_WRP2BR_WRP2B_STRT_Msk            (0x7FUL << FLASH_WRP2BR_WRP2B_STRT_Pos)  /*!< 0x0000007F */
+#define FLASH_WRP2BR_WRP2B_STRT                FLASH_WRP2BR_WRP2B_STRT_Msk
+#define FLASH_WRP2BR_WRP2B_END_Pos             (16U)
+#define FLASH_WRP2BR_WRP2B_END_Msk             (0x7FUL << FLASH_WRP2BR_WRP2B_END_Pos)   /*!< 0x007F0000 */
+#define FLASH_WRP2BR_WRP2B_END                 FLASH_WRP2BR_WRP2B_END_Msk
+
+/******************  Bits definition for FLASH_PCROP2BSR register  ************/
+#define FLASH_PCROP2BSR_PCROP2B_STRT_Pos       (0U)
+#define FLASH_PCROP2BSR_PCROP2B_STRT_Msk       (0x1FFUL << FLASH_PCROP2BSR_PCROP2B_STRT_Pos) /*!< 0x0000001FF */
+#define FLASH_PCROP2BSR_PCROP2B_STRT           FLASH_PCROP2BSR_PCROP2B_STRT_Msk
+
+/******************  Bits definition for FLASH_PCROP2BER register  ************/
+#define FLASH_PCROP2BER_PCROP2B_END_Pos        (0U)
+#define FLASH_PCROP2BER_PCROP2B_END_Msk        (0x1FFUL << FLASH_PCROP2BER_PCROP2B_END_Pos)  /*!< 0x0000001FF */
+#define FLASH_PCROP2BER_PCROP2B_END            FLASH_PCROP2BER_PCROP2B_END_Msk
+
+/******************  Bits definition for FLASH_SECR register  *****************/
+#define FLASH_SECR_SEC_SIZE_Pos                (0U)
+#define FLASH_SECR_SEC_SIZE_Msk                (0xFFUL << FLASH_SECR_SEC_SIZE_Pos) /*!< 0x000000FF */
+#define FLASH_SECR_SEC_SIZE                    FLASH_SECR_SEC_SIZE_Msk
+#define FLASH_SECR_BOOT_LOCK_Pos               (16U)
+#define FLASH_SECR_BOOT_LOCK_Msk               (0x1UL << FLASH_SECR_BOOT_LOCK_Pos) /*!< 0x00010000 */
+#define FLASH_SECR_BOOT_LOCK                   FLASH_SECR_BOOT_LOCK_Msk
+#define FLASH_SECR_SEC_SIZE2_Pos               (20U)
+#define FLASH_SECR_SEC_SIZE2_Msk               (0xFFUL << FLASH_SECR_SEC_SIZE2_Pos) /*!< 0x0FF00000 */
+#define FLASH_SECR_SEC_SIZE2                   FLASH_SECR_SEC_SIZE2_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                            General Purpose I/O                             */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bits definition for GPIO_MODER register  *****************/
+#define GPIO_MODER_MODE0_Pos           (0U)
+#define GPIO_MODER_MODE0_Msk           (0x3UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000003 */
+#define GPIO_MODER_MODE0               GPIO_MODER_MODE0_Msk
+#define GPIO_MODER_MODE0_0             (0x1UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000001 */
+#define GPIO_MODER_MODE0_1             (0x2UL << GPIO_MODER_MODE0_Pos)          /*!< 0x00000002 */
+#define GPIO_MODER_MODE1_Pos           (2U)
+#define GPIO_MODER_MODE1_Msk           (0x3UL << GPIO_MODER_MODE1_Pos)          /*!< 0x0000000C */
+#define GPIO_MODER_MODE1               GPIO_MODER_MODE1_Msk
+#define GPIO_MODER_MODE1_0             (0x1UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000004 */
+#define GPIO_MODER_MODE1_1             (0x2UL << GPIO_MODER_MODE1_Pos)          /*!< 0x00000008 */
+#define GPIO_MODER_MODE2_Pos           (4U)
+#define GPIO_MODER_MODE2_Msk           (0x3UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000030 */
+#define GPIO_MODER_MODE2               GPIO_MODER_MODE2_Msk
+#define GPIO_MODER_MODE2_0             (0x1UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000010 */
+#define GPIO_MODER_MODE2_1             (0x2UL << GPIO_MODER_MODE2_Pos)          /*!< 0x00000020 */
+#define GPIO_MODER_MODE3_Pos           (6U)
+#define GPIO_MODER_MODE3_Msk           (0x3UL << GPIO_MODER_MODE3_Pos)          /*!< 0x000000C0 */
+#define GPIO_MODER_MODE3               GPIO_MODER_MODE3_Msk
+#define GPIO_MODER_MODE3_0             (0x1UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000040 */
+#define GPIO_MODER_MODE3_1             (0x2UL << GPIO_MODER_MODE3_Pos)          /*!< 0x00000080 */
+#define GPIO_MODER_MODE4_Pos           (8U)
+#define GPIO_MODER_MODE4_Msk           (0x3UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000300 */
+#define GPIO_MODER_MODE4               GPIO_MODER_MODE4_Msk
+#define GPIO_MODER_MODE4_0             (0x1UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000100 */
+#define GPIO_MODER_MODE4_1             (0x2UL << GPIO_MODER_MODE4_Pos)          /*!< 0x00000200 */
+#define GPIO_MODER_MODE5_Pos           (10U)
+#define GPIO_MODER_MODE5_Msk           (0x3UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000C00 */
+#define GPIO_MODER_MODE5               GPIO_MODER_MODE5_Msk
+#define GPIO_MODER_MODE5_0             (0x1UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000400 */
+#define GPIO_MODER_MODE5_1             (0x2UL << GPIO_MODER_MODE5_Pos)          /*!< 0x00000800 */
+#define GPIO_MODER_MODE6_Pos           (12U)
+#define GPIO_MODER_MODE6_Msk           (0x3UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00003000 */
+#define GPIO_MODER_MODE6               GPIO_MODER_MODE6_Msk
+#define GPIO_MODER_MODE6_0             (0x1UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00001000 */
+#define GPIO_MODER_MODE6_1             (0x2UL << GPIO_MODER_MODE6_Pos)          /*!< 0x00002000 */
+#define GPIO_MODER_MODE7_Pos           (14U)
+#define GPIO_MODER_MODE7_Msk           (0x3UL << GPIO_MODER_MODE7_Pos)          /*!< 0x0000C000 */
+#define GPIO_MODER_MODE7               GPIO_MODER_MODE7_Msk
+#define GPIO_MODER_MODE7_0             (0x1UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00004000 */
+#define GPIO_MODER_MODE7_1             (0x2UL << GPIO_MODER_MODE7_Pos)          /*!< 0x00008000 */
+#define GPIO_MODER_MODE8_Pos           (16U)
+#define GPIO_MODER_MODE8_Msk           (0x3UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00030000 */
+#define GPIO_MODER_MODE8               GPIO_MODER_MODE8_Msk
+#define GPIO_MODER_MODE8_0             (0x1UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00010000 */
+#define GPIO_MODER_MODE8_1             (0x2UL << GPIO_MODER_MODE8_Pos)          /*!< 0x00020000 */
+#define GPIO_MODER_MODE9_Pos           (18U)
+#define GPIO_MODER_MODE9_Msk           (0x3UL << GPIO_MODER_MODE9_Pos)          /*!< 0x000C0000 */
+#define GPIO_MODER_MODE9               GPIO_MODER_MODE9_Msk
+#define GPIO_MODER_MODE9_0             (0x1UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00040000 */
+#define GPIO_MODER_MODE9_1             (0x2UL << GPIO_MODER_MODE9_Pos)          /*!< 0x00080000 */
+#define GPIO_MODER_MODE10_Pos          (20U)
+#define GPIO_MODER_MODE10_Msk          (0x3UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00300000 */
+#define GPIO_MODER_MODE10              GPIO_MODER_MODE10_Msk
+#define GPIO_MODER_MODE10_0            (0x1UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00100000 */
+#define GPIO_MODER_MODE10_1            (0x2UL << GPIO_MODER_MODE10_Pos)         /*!< 0x00200000 */
+#define GPIO_MODER_MODE11_Pos          (22U)
+#define GPIO_MODER_MODE11_Msk          (0x3UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00C00000 */
+#define GPIO_MODER_MODE11              GPIO_MODER_MODE11_Msk
+#define GPIO_MODER_MODE11_0            (0x1UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00400000 */
+#define GPIO_MODER_MODE11_1            (0x2UL << GPIO_MODER_MODE11_Pos)         /*!< 0x00800000 */
+#define GPIO_MODER_MODE12_Pos          (24U)
+#define GPIO_MODER_MODE12_Msk          (0x3UL << GPIO_MODER_MODE12_Pos)         /*!< 0x03000000 */
+#define GPIO_MODER_MODE12              GPIO_MODER_MODE12_Msk
+#define GPIO_MODER_MODE12_0            (0x1UL << GPIO_MODER_MODE12_Pos)         /*!< 0x01000000 */
+#define GPIO_MODER_MODE12_1            (0x2UL << GPIO_MODER_MODE12_Pos)         /*!< 0x02000000 */
+#define GPIO_MODER_MODE13_Pos          (26U)
+#define GPIO_MODER_MODE13_Msk          (0x3UL << GPIO_MODER_MODE13_Pos)         /*!< 0x0C000000 */
+#define GPIO_MODER_MODE13              GPIO_MODER_MODE13_Msk
+#define GPIO_MODER_MODE13_0            (0x1UL << GPIO_MODER_MODE13_Pos)         /*!< 0x04000000 */
+#define GPIO_MODER_MODE13_1            (0x2UL << GPIO_MODER_MODE13_Pos)         /*!< 0x08000000 */
+#define GPIO_MODER_MODE14_Pos          (28U)
+#define GPIO_MODER_MODE14_Msk          (0x3UL << GPIO_MODER_MODE14_Pos)         /*!< 0x30000000 */
+#define GPIO_MODER_MODE14              GPIO_MODER_MODE14_Msk
+#define GPIO_MODER_MODE14_0            (0x1UL << GPIO_MODER_MODE14_Pos)         /*!< 0x10000000 */
+#define GPIO_MODER_MODE14_1            (0x2UL << GPIO_MODER_MODE14_Pos)         /*!< 0x20000000 */
+#define GPIO_MODER_MODE15_Pos          (30U)
+#define GPIO_MODER_MODE15_Msk          (0x3UL << GPIO_MODER_MODE15_Pos)         /*!< 0xC0000000 */
+#define GPIO_MODER_MODE15              GPIO_MODER_MODE15_Msk
+#define GPIO_MODER_MODE15_0            (0x1UL << GPIO_MODER_MODE15_Pos)         /*!< 0x40000000 */
+#define GPIO_MODER_MODE15_1            (0x2UL << GPIO_MODER_MODE15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_OTYPER register  ****************/
+#define GPIO_OTYPER_OT0_Pos            (0U)
+#define GPIO_OTYPER_OT0_Msk            (0x1UL << GPIO_OTYPER_OT0_Pos)           /*!< 0x00000001 */
+#define GPIO_OTYPER_OT0                GPIO_OTYPER_OT0_Msk
+#define GPIO_OTYPER_OT1_Pos            (1U)
+#define GPIO_OTYPER_OT1_Msk            (0x1UL << GPIO_OTYPER_OT1_Pos)           /*!< 0x00000002 */
+#define GPIO_OTYPER_OT1                GPIO_OTYPER_OT1_Msk
+#define GPIO_OTYPER_OT2_Pos            (2U)
+#define GPIO_OTYPER_OT2_Msk            (0x1UL << GPIO_OTYPER_OT2_Pos)           /*!< 0x00000004 */
+#define GPIO_OTYPER_OT2                GPIO_OTYPER_OT2_Msk
+#define GPIO_OTYPER_OT3_Pos            (3U)
+#define GPIO_OTYPER_OT3_Msk            (0x1UL << GPIO_OTYPER_OT3_Pos)           /*!< 0x00000008 */
+#define GPIO_OTYPER_OT3                GPIO_OTYPER_OT3_Msk
+#define GPIO_OTYPER_OT4_Pos            (4U)
+#define GPIO_OTYPER_OT4_Msk            (0x1UL << GPIO_OTYPER_OT4_Pos)           /*!< 0x00000010 */
+#define GPIO_OTYPER_OT4                GPIO_OTYPER_OT4_Msk
+#define GPIO_OTYPER_OT5_Pos            (5U)
+#define GPIO_OTYPER_OT5_Msk            (0x1UL << GPIO_OTYPER_OT5_Pos)           /*!< 0x00000020 */
+#define GPIO_OTYPER_OT5                GPIO_OTYPER_OT5_Msk
+#define GPIO_OTYPER_OT6_Pos            (6U)
+#define GPIO_OTYPER_OT6_Msk            (0x1UL << GPIO_OTYPER_OT6_Pos)           /*!< 0x00000040 */
+#define GPIO_OTYPER_OT6                GPIO_OTYPER_OT6_Msk
+#define GPIO_OTYPER_OT7_Pos            (7U)
+#define GPIO_OTYPER_OT7_Msk            (0x1UL << GPIO_OTYPER_OT7_Pos)           /*!< 0x00000080 */
+#define GPIO_OTYPER_OT7                GPIO_OTYPER_OT7_Msk
+#define GPIO_OTYPER_OT8_Pos            (8U)
+#define GPIO_OTYPER_OT8_Msk            (0x1UL << GPIO_OTYPER_OT8_Pos)           /*!< 0x00000100 */
+#define GPIO_OTYPER_OT8                GPIO_OTYPER_OT8_Msk
+#define GPIO_OTYPER_OT9_Pos            (9U)
+#define GPIO_OTYPER_OT9_Msk            (0x1UL << GPIO_OTYPER_OT9_Pos)           /*!< 0x00000200 */
+#define GPIO_OTYPER_OT9                GPIO_OTYPER_OT9_Msk
+#define GPIO_OTYPER_OT10_Pos           (10U)
+#define GPIO_OTYPER_OT10_Msk           (0x1UL << GPIO_OTYPER_OT10_Pos)          /*!< 0x00000400 */
+#define GPIO_OTYPER_OT10               GPIO_OTYPER_OT10_Msk
+#define GPIO_OTYPER_OT11_Pos           (11U)
+#define GPIO_OTYPER_OT11_Msk           (0x1UL << GPIO_OTYPER_OT11_Pos)          /*!< 0x00000800 */
+#define GPIO_OTYPER_OT11               GPIO_OTYPER_OT11_Msk
+#define GPIO_OTYPER_OT12_Pos           (12U)
+#define GPIO_OTYPER_OT12_Msk           (0x1UL << GPIO_OTYPER_OT12_Pos)          /*!< 0x00001000 */
+#define GPIO_OTYPER_OT12               GPIO_OTYPER_OT12_Msk
+#define GPIO_OTYPER_OT13_Pos           (13U)
+#define GPIO_OTYPER_OT13_Msk           (0x1UL << GPIO_OTYPER_OT13_Pos)          /*!< 0x00002000 */
+#define GPIO_OTYPER_OT13               GPIO_OTYPER_OT13_Msk
+#define GPIO_OTYPER_OT14_Pos           (14U)
+#define GPIO_OTYPER_OT14_Msk           (0x1UL << GPIO_OTYPER_OT14_Pos)          /*!< 0x00004000 */
+#define GPIO_OTYPER_OT14               GPIO_OTYPER_OT14_Msk
+#define GPIO_OTYPER_OT15_Pos           (15U)
+#define GPIO_OTYPER_OT15_Msk           (0x1UL << GPIO_OTYPER_OT15_Pos)          /*!< 0x00008000 */
+#define GPIO_OTYPER_OT15               GPIO_OTYPER_OT15_Msk
+
+/******************  Bits definition for GPIO_OSPEEDR register  ***************/
+#define GPIO_OSPEEDR_OSPEED0_Pos       (0U)
+#define GPIO_OSPEEDR_OSPEED0_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000003 */
+#define GPIO_OSPEEDR_OSPEED0           GPIO_OSPEEDR_OSPEED0_Msk
+#define GPIO_OSPEEDR_OSPEED0_0         (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000001 */
+#define GPIO_OSPEEDR_OSPEED0_1         (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos)      /*!< 0x00000002 */
+#define GPIO_OSPEEDR_OSPEED1_Pos       (2U)
+#define GPIO_OSPEEDR_OSPEED1_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x0000000C */
+#define GPIO_OSPEEDR_OSPEED1           GPIO_OSPEEDR_OSPEED1_Msk
+#define GPIO_OSPEEDR_OSPEED1_0         (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000004 */
+#define GPIO_OSPEEDR_OSPEED1_1         (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos)      /*!< 0x00000008 */
+#define GPIO_OSPEEDR_OSPEED2_Pos       (4U)
+#define GPIO_OSPEEDR_OSPEED2_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000030 */
+#define GPIO_OSPEEDR_OSPEED2           GPIO_OSPEEDR_OSPEED2_Msk
+#define GPIO_OSPEEDR_OSPEED2_0         (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000010 */
+#define GPIO_OSPEEDR_OSPEED2_1         (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos)      /*!< 0x00000020 */
+#define GPIO_OSPEEDR_OSPEED3_Pos       (6U)
+#define GPIO_OSPEEDR_OSPEED3_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x000000C0 */
+#define GPIO_OSPEEDR_OSPEED3           GPIO_OSPEEDR_OSPEED3_Msk
+#define GPIO_OSPEEDR_OSPEED3_0         (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000040 */
+#define GPIO_OSPEEDR_OSPEED3_1         (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos)      /*!< 0x00000080 */
+#define GPIO_OSPEEDR_OSPEED4_Pos       (8U)
+#define GPIO_OSPEEDR_OSPEED4_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000300 */
+#define GPIO_OSPEEDR_OSPEED4           GPIO_OSPEEDR_OSPEED4_Msk
+#define GPIO_OSPEEDR_OSPEED4_0         (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000100 */
+#define GPIO_OSPEEDR_OSPEED4_1         (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos)      /*!< 0x00000200 */
+#define GPIO_OSPEEDR_OSPEED5_Pos       (10U)
+#define GPIO_OSPEEDR_OSPEED5_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000C00 */
+#define GPIO_OSPEEDR_OSPEED5           GPIO_OSPEEDR_OSPEED5_Msk
+#define GPIO_OSPEEDR_OSPEED5_0         (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000400 */
+#define GPIO_OSPEEDR_OSPEED5_1         (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos)      /*!< 0x00000800 */
+#define GPIO_OSPEEDR_OSPEED6_Pos       (12U)
+#define GPIO_OSPEEDR_OSPEED6_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00003000 */
+#define GPIO_OSPEEDR_OSPEED6           GPIO_OSPEEDR_OSPEED6_Msk
+#define GPIO_OSPEEDR_OSPEED6_0         (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00001000 */
+#define GPIO_OSPEEDR_OSPEED6_1         (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos)      /*!< 0x00002000 */
+#define GPIO_OSPEEDR_OSPEED7_Pos       (14U)
+#define GPIO_OSPEEDR_OSPEED7_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x0000C000 */
+#define GPIO_OSPEEDR_OSPEED7           GPIO_OSPEEDR_OSPEED7_Msk
+#define GPIO_OSPEEDR_OSPEED7_0         (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00004000 */
+#define GPIO_OSPEEDR_OSPEED7_1         (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos)      /*!< 0x00008000 */
+#define GPIO_OSPEEDR_OSPEED8_Pos       (16U)
+#define GPIO_OSPEEDR_OSPEED8_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00030000 */
+#define GPIO_OSPEEDR_OSPEED8           GPIO_OSPEEDR_OSPEED8_Msk
+#define GPIO_OSPEEDR_OSPEED8_0         (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00010000 */
+#define GPIO_OSPEEDR_OSPEED8_1         (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos)      /*!< 0x00020000 */
+#define GPIO_OSPEEDR_OSPEED9_Pos       (18U)
+#define GPIO_OSPEEDR_OSPEED9_Msk       (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x000C0000 */
+#define GPIO_OSPEEDR_OSPEED9           GPIO_OSPEEDR_OSPEED9_Msk
+#define GPIO_OSPEEDR_OSPEED9_0         (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00040000 */
+#define GPIO_OSPEEDR_OSPEED9_1         (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos)      /*!< 0x00080000 */
+#define GPIO_OSPEEDR_OSPEED10_Pos      (20U)
+#define GPIO_OSPEEDR_OSPEED10_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00300000 */
+#define GPIO_OSPEEDR_OSPEED10          GPIO_OSPEEDR_OSPEED10_Msk
+#define GPIO_OSPEEDR_OSPEED10_0        (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00100000 */
+#define GPIO_OSPEEDR_OSPEED10_1        (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos)     /*!< 0x00200000 */
+#define GPIO_OSPEEDR_OSPEED11_Pos      (22U)
+#define GPIO_OSPEEDR_OSPEED11_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00C00000 */
+#define GPIO_OSPEEDR_OSPEED11          GPIO_OSPEEDR_OSPEED11_Msk
+#define GPIO_OSPEEDR_OSPEED11_0        (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00400000 */
+#define GPIO_OSPEEDR_OSPEED11_1        (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos)     /*!< 0x00800000 */
+#define GPIO_OSPEEDR_OSPEED12_Pos      (24U)
+#define GPIO_OSPEEDR_OSPEED12_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x03000000 */
+#define GPIO_OSPEEDR_OSPEED12          GPIO_OSPEEDR_OSPEED12_Msk
+#define GPIO_OSPEEDR_OSPEED12_0        (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x01000000 */
+#define GPIO_OSPEEDR_OSPEED12_1        (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos)     /*!< 0x02000000 */
+#define GPIO_OSPEEDR_OSPEED13_Pos      (26U)
+#define GPIO_OSPEEDR_OSPEED13_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x0C000000 */
+#define GPIO_OSPEEDR_OSPEED13          GPIO_OSPEEDR_OSPEED13_Msk
+#define GPIO_OSPEEDR_OSPEED13_0        (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x04000000 */
+#define GPIO_OSPEEDR_OSPEED13_1        (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos)     /*!< 0x08000000 */
+#define GPIO_OSPEEDR_OSPEED14_Pos      (28U)
+#define GPIO_OSPEEDR_OSPEED14_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x30000000 */
+#define GPIO_OSPEEDR_OSPEED14          GPIO_OSPEEDR_OSPEED14_Msk
+#define GPIO_OSPEEDR_OSPEED14_0        (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x10000000 */
+#define GPIO_OSPEEDR_OSPEED14_1        (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos)     /*!< 0x20000000 */
+#define GPIO_OSPEEDR_OSPEED15_Pos      (30U)
+#define GPIO_OSPEEDR_OSPEED15_Msk      (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0xC0000000 */
+#define GPIO_OSPEEDR_OSPEED15          GPIO_OSPEEDR_OSPEED15_Msk
+#define GPIO_OSPEEDR_OSPEED15_0        (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x40000000 */
+#define GPIO_OSPEEDR_OSPEED15_1        (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos)     /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_PUPDR register  *****************/
+#define GPIO_PUPDR_PUPD0_Pos           (0U)
+#define GPIO_PUPDR_PUPD0_Msk           (0x3UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000003 */
+#define GPIO_PUPDR_PUPD0               GPIO_PUPDR_PUPD0_Msk
+#define GPIO_PUPDR_PUPD0_0             (0x1UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000001 */
+#define GPIO_PUPDR_PUPD0_1             (0x2UL << GPIO_PUPDR_PUPD0_Pos)          /*!< 0x00000002 */
+#define GPIO_PUPDR_PUPD1_Pos           (2U)
+#define GPIO_PUPDR_PUPD1_Msk           (0x3UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x0000000C */
+#define GPIO_PUPDR_PUPD1               GPIO_PUPDR_PUPD1_Msk
+#define GPIO_PUPDR_PUPD1_0             (0x1UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000004 */
+#define GPIO_PUPDR_PUPD1_1             (0x2UL << GPIO_PUPDR_PUPD1_Pos)          /*!< 0x00000008 */
+#define GPIO_PUPDR_PUPD2_Pos           (4U)
+#define GPIO_PUPDR_PUPD2_Msk           (0x3UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000030 */
+#define GPIO_PUPDR_PUPD2               GPIO_PUPDR_PUPD2_Msk
+#define GPIO_PUPDR_PUPD2_0             (0x1UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000010 */
+#define GPIO_PUPDR_PUPD2_1             (0x2UL << GPIO_PUPDR_PUPD2_Pos)          /*!< 0x00000020 */
+#define GPIO_PUPDR_PUPD3_Pos           (6U)
+#define GPIO_PUPDR_PUPD3_Msk           (0x3UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x000000C0 */
+#define GPIO_PUPDR_PUPD3               GPIO_PUPDR_PUPD3_Msk
+#define GPIO_PUPDR_PUPD3_0             (0x1UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000040 */
+#define GPIO_PUPDR_PUPD3_1             (0x2UL << GPIO_PUPDR_PUPD3_Pos)          /*!< 0x00000080 */
+#define GPIO_PUPDR_PUPD4_Pos           (8U)
+#define GPIO_PUPDR_PUPD4_Msk           (0x3UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000300 */
+#define GPIO_PUPDR_PUPD4               GPIO_PUPDR_PUPD4_Msk
+#define GPIO_PUPDR_PUPD4_0             (0x1UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000100 */
+#define GPIO_PUPDR_PUPD4_1             (0x2UL << GPIO_PUPDR_PUPD4_Pos)          /*!< 0x00000200 */
+#define GPIO_PUPDR_PUPD5_Pos           (10U)
+#define GPIO_PUPDR_PUPD5_Msk           (0x3UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000C00 */
+#define GPIO_PUPDR_PUPD5               GPIO_PUPDR_PUPD5_Msk
+#define GPIO_PUPDR_PUPD5_0             (0x1UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000400 */
+#define GPIO_PUPDR_PUPD5_1             (0x2UL << GPIO_PUPDR_PUPD5_Pos)          /*!< 0x00000800 */
+#define GPIO_PUPDR_PUPD6_Pos           (12U)
+#define GPIO_PUPDR_PUPD6_Msk           (0x3UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00003000 */
+#define GPIO_PUPDR_PUPD6               GPIO_PUPDR_PUPD6_Msk
+#define GPIO_PUPDR_PUPD6_0             (0x1UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00001000 */
+#define GPIO_PUPDR_PUPD6_1             (0x2UL << GPIO_PUPDR_PUPD6_Pos)          /*!< 0x00002000 */
+#define GPIO_PUPDR_PUPD7_Pos           (14U)
+#define GPIO_PUPDR_PUPD7_Msk           (0x3UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x0000C000 */
+#define GPIO_PUPDR_PUPD7               GPIO_PUPDR_PUPD7_Msk
+#define GPIO_PUPDR_PUPD7_0             (0x1UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00004000 */
+#define GPIO_PUPDR_PUPD7_1             (0x2UL << GPIO_PUPDR_PUPD7_Pos)          /*!< 0x00008000 */
+#define GPIO_PUPDR_PUPD8_Pos           (16U)
+#define GPIO_PUPDR_PUPD8_Msk           (0x3UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00030000 */
+#define GPIO_PUPDR_PUPD8               GPIO_PUPDR_PUPD8_Msk
+#define GPIO_PUPDR_PUPD8_0             (0x1UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00010000 */
+#define GPIO_PUPDR_PUPD8_1             (0x2UL << GPIO_PUPDR_PUPD8_Pos)          /*!< 0x00020000 */
+#define GPIO_PUPDR_PUPD9_Pos           (18U)
+#define GPIO_PUPDR_PUPD9_Msk           (0x3UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x000C0000 */
+#define GPIO_PUPDR_PUPD9               GPIO_PUPDR_PUPD9_Msk
+#define GPIO_PUPDR_PUPD9_0             (0x1UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00040000 */
+#define GPIO_PUPDR_PUPD9_1             (0x2UL << GPIO_PUPDR_PUPD9_Pos)          /*!< 0x00080000 */
+#define GPIO_PUPDR_PUPD10_Pos          (20U)
+#define GPIO_PUPDR_PUPD10_Msk          (0x3UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00300000 */
+#define GPIO_PUPDR_PUPD10              GPIO_PUPDR_PUPD10_Msk
+#define GPIO_PUPDR_PUPD10_0            (0x1UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00100000 */
+#define GPIO_PUPDR_PUPD10_1            (0x2UL << GPIO_PUPDR_PUPD10_Pos)         /*!< 0x00200000 */
+#define GPIO_PUPDR_PUPD11_Pos          (22U)
+#define GPIO_PUPDR_PUPD11_Msk          (0x3UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00C00000 */
+#define GPIO_PUPDR_PUPD11              GPIO_PUPDR_PUPD11_Msk
+#define GPIO_PUPDR_PUPD11_0            (0x1UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00400000 */
+#define GPIO_PUPDR_PUPD11_1            (0x2UL << GPIO_PUPDR_PUPD11_Pos)         /*!< 0x00800000 */
+#define GPIO_PUPDR_PUPD12_Pos          (24U)
+#define GPIO_PUPDR_PUPD12_Msk          (0x3UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x03000000 */
+#define GPIO_PUPDR_PUPD12              GPIO_PUPDR_PUPD12_Msk
+#define GPIO_PUPDR_PUPD12_0            (0x1UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x01000000 */
+#define GPIO_PUPDR_PUPD12_1            (0x2UL << GPIO_PUPDR_PUPD12_Pos)         /*!< 0x02000000 */
+#define GPIO_PUPDR_PUPD13_Pos          (26U)
+#define GPIO_PUPDR_PUPD13_Msk          (0x3UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x0C000000 */
+#define GPIO_PUPDR_PUPD13              GPIO_PUPDR_PUPD13_Msk
+#define GPIO_PUPDR_PUPD13_0            (0x1UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x04000000 */
+#define GPIO_PUPDR_PUPD13_1            (0x2UL << GPIO_PUPDR_PUPD13_Pos)         /*!< 0x08000000 */
+#define GPIO_PUPDR_PUPD14_Pos          (28U)
+#define GPIO_PUPDR_PUPD14_Msk          (0x3UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x30000000 */
+#define GPIO_PUPDR_PUPD14              GPIO_PUPDR_PUPD14_Msk
+#define GPIO_PUPDR_PUPD14_0            (0x1UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x10000000 */
+#define GPIO_PUPDR_PUPD14_1            (0x2UL << GPIO_PUPDR_PUPD14_Pos)         /*!< 0x20000000 */
+#define GPIO_PUPDR_PUPD15_Pos          (30U)
+#define GPIO_PUPDR_PUPD15_Msk          (0x3UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0xC0000000 */
+#define GPIO_PUPDR_PUPD15              GPIO_PUPDR_PUPD15_Msk
+#define GPIO_PUPDR_PUPD15_0            (0x1UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x40000000 */
+#define GPIO_PUPDR_PUPD15_1            (0x2UL << GPIO_PUPDR_PUPD15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_IDR register  *******************/
+#define GPIO_IDR_ID0_Pos               (0U)
+#define GPIO_IDR_ID0_Msk               (0x1UL << GPIO_IDR_ID0_Pos)              /*!< 0x00000001 */
+#define GPIO_IDR_ID0                   GPIO_IDR_ID0_Msk
+#define GPIO_IDR_ID1_Pos               (1U)
+#define GPIO_IDR_ID1_Msk               (0x1UL << GPIO_IDR_ID1_Pos)              /*!< 0x00000002 */
+#define GPIO_IDR_ID1                   GPIO_IDR_ID1_Msk
+#define GPIO_IDR_ID2_Pos               (2U)
+#define GPIO_IDR_ID2_Msk               (0x1UL << GPIO_IDR_ID2_Pos)              /*!< 0x00000004 */
+#define GPIO_IDR_ID2                   GPIO_IDR_ID2_Msk
+#define GPIO_IDR_ID3_Pos               (3U)
+#define GPIO_IDR_ID3_Msk               (0x1UL << GPIO_IDR_ID3_Pos)              /*!< 0x00000008 */
+#define GPIO_IDR_ID3                   GPIO_IDR_ID3_Msk
+#define GPIO_IDR_ID4_Pos               (4U)
+#define GPIO_IDR_ID4_Msk               (0x1UL << GPIO_IDR_ID4_Pos)              /*!< 0x00000010 */
+#define GPIO_IDR_ID4                   GPIO_IDR_ID4_Msk
+#define GPIO_IDR_ID5_Pos               (5U)
+#define GPIO_IDR_ID5_Msk               (0x1UL << GPIO_IDR_ID5_Pos)              /*!< 0x00000020 */
+#define GPIO_IDR_ID5                   GPIO_IDR_ID5_Msk
+#define GPIO_IDR_ID6_Pos               (6U)
+#define GPIO_IDR_ID6_Msk               (0x1UL << GPIO_IDR_ID6_Pos)              /*!< 0x00000040 */
+#define GPIO_IDR_ID6                   GPIO_IDR_ID6_Msk
+#define GPIO_IDR_ID7_Pos               (7U)
+#define GPIO_IDR_ID7_Msk               (0x1UL << GPIO_IDR_ID7_Pos)              /*!< 0x00000080 */
+#define GPIO_IDR_ID7                   GPIO_IDR_ID7_Msk
+#define GPIO_IDR_ID8_Pos               (8U)
+#define GPIO_IDR_ID8_Msk               (0x1UL << GPIO_IDR_ID8_Pos)              /*!< 0x00000100 */
+#define GPIO_IDR_ID8                   GPIO_IDR_ID8_Msk
+#define GPIO_IDR_ID9_Pos               (9U)
+#define GPIO_IDR_ID9_Msk               (0x1UL << GPIO_IDR_ID9_Pos)              /*!< 0x00000200 */
+#define GPIO_IDR_ID9                   GPIO_IDR_ID9_Msk
+#define GPIO_IDR_ID10_Pos              (10U)
+#define GPIO_IDR_ID10_Msk              (0x1UL << GPIO_IDR_ID10_Pos)             /*!< 0x00000400 */
+#define GPIO_IDR_ID10                  GPIO_IDR_ID10_Msk
+#define GPIO_IDR_ID11_Pos              (11U)
+#define GPIO_IDR_ID11_Msk              (0x1UL << GPIO_IDR_ID11_Pos)             /*!< 0x00000800 */
+#define GPIO_IDR_ID11                  GPIO_IDR_ID11_Msk
+#define GPIO_IDR_ID12_Pos              (12U)
+#define GPIO_IDR_ID12_Msk              (0x1UL << GPIO_IDR_ID12_Pos)             /*!< 0x00001000 */
+#define GPIO_IDR_ID12                  GPIO_IDR_ID12_Msk
+#define GPIO_IDR_ID13_Pos              (13U)
+#define GPIO_IDR_ID13_Msk              (0x1UL << GPIO_IDR_ID13_Pos)             /*!< 0x00002000 */
+#define GPIO_IDR_ID13                  GPIO_IDR_ID13_Msk
+#define GPIO_IDR_ID14_Pos              (14U)
+#define GPIO_IDR_ID14_Msk              (0x1UL << GPIO_IDR_ID14_Pos)             /*!< 0x00004000 */
+#define GPIO_IDR_ID14                  GPIO_IDR_ID14_Msk
+#define GPIO_IDR_ID15_Pos              (15U)
+#define GPIO_IDR_ID15_Msk              (0x1UL << GPIO_IDR_ID15_Pos)             /*!< 0x00008000 */
+#define GPIO_IDR_ID15                  GPIO_IDR_ID15_Msk
+
+/******************  Bits definition for GPIO_ODR register  *******************/
+#define GPIO_ODR_OD0_Pos               (0U)
+#define GPIO_ODR_OD0_Msk               (0x1UL << GPIO_ODR_OD0_Pos)              /*!< 0x00000001 */
+#define GPIO_ODR_OD0                   GPIO_ODR_OD0_Msk
+#define GPIO_ODR_OD1_Pos               (1U)
+#define GPIO_ODR_OD1_Msk               (0x1UL << GPIO_ODR_OD1_Pos)              /*!< 0x00000002 */
+#define GPIO_ODR_OD1                   GPIO_ODR_OD1_Msk
+#define GPIO_ODR_OD2_Pos               (2U)
+#define GPIO_ODR_OD2_Msk               (0x1UL << GPIO_ODR_OD2_Pos)              /*!< 0x00000004 */
+#define GPIO_ODR_OD2                   GPIO_ODR_OD2_Msk
+#define GPIO_ODR_OD3_Pos               (3U)
+#define GPIO_ODR_OD3_Msk               (0x1UL << GPIO_ODR_OD3_Pos)              /*!< 0x00000008 */
+#define GPIO_ODR_OD3                   GPIO_ODR_OD3_Msk
+#define GPIO_ODR_OD4_Pos               (4U)
+#define GPIO_ODR_OD4_Msk               (0x1UL << GPIO_ODR_OD4_Pos)              /*!< 0x00000010 */
+#define GPIO_ODR_OD4                   GPIO_ODR_OD4_Msk
+#define GPIO_ODR_OD5_Pos               (5U)
+#define GPIO_ODR_OD5_Msk               (0x1UL << GPIO_ODR_OD5_Pos)              /*!< 0x00000020 */
+#define GPIO_ODR_OD5                   GPIO_ODR_OD5_Msk
+#define GPIO_ODR_OD6_Pos               (6U)
+#define GPIO_ODR_OD6_Msk               (0x1UL << GPIO_ODR_OD6_Pos)              /*!< 0x00000040 */
+#define GPIO_ODR_OD6                   GPIO_ODR_OD6_Msk
+#define GPIO_ODR_OD7_Pos               (7U)
+#define GPIO_ODR_OD7_Msk               (0x1UL << GPIO_ODR_OD7_Pos)              /*!< 0x00000080 */
+#define GPIO_ODR_OD7                   GPIO_ODR_OD7_Msk
+#define GPIO_ODR_OD8_Pos               (8U)
+#define GPIO_ODR_OD8_Msk               (0x1UL << GPIO_ODR_OD8_Pos)              /*!< 0x00000100 */
+#define GPIO_ODR_OD8                   GPIO_ODR_OD8_Msk
+#define GPIO_ODR_OD9_Pos               (9U)
+#define GPIO_ODR_OD9_Msk               (0x1UL << GPIO_ODR_OD9_Pos)              /*!< 0x00000200 */
+#define GPIO_ODR_OD9                   GPIO_ODR_OD9_Msk
+#define GPIO_ODR_OD10_Pos              (10U)
+#define GPIO_ODR_OD10_Msk              (0x1UL << GPIO_ODR_OD10_Pos)             /*!< 0x00000400 */
+#define GPIO_ODR_OD10                  GPIO_ODR_OD10_Msk
+#define GPIO_ODR_OD11_Pos              (11U)
+#define GPIO_ODR_OD11_Msk              (0x1UL << GPIO_ODR_OD11_Pos)             /*!< 0x00000800 */
+#define GPIO_ODR_OD11                  GPIO_ODR_OD11_Msk
+#define GPIO_ODR_OD12_Pos              (12U)
+#define GPIO_ODR_OD12_Msk              (0x1UL << GPIO_ODR_OD12_Pos)             /*!< 0x00001000 */
+#define GPIO_ODR_OD12                  GPIO_ODR_OD12_Msk
+#define GPIO_ODR_OD13_Pos              (13U)
+#define GPIO_ODR_OD13_Msk              (0x1UL << GPIO_ODR_OD13_Pos)             /*!< 0x00002000 */
+#define GPIO_ODR_OD13                  GPIO_ODR_OD13_Msk
+#define GPIO_ODR_OD14_Pos              (14U)
+#define GPIO_ODR_OD14_Msk              (0x1UL << GPIO_ODR_OD14_Pos)             /*!< 0x00004000 */
+#define GPIO_ODR_OD14                  GPIO_ODR_OD14_Msk
+#define GPIO_ODR_OD15_Pos              (15U)
+#define GPIO_ODR_OD15_Msk              (0x1UL << GPIO_ODR_OD15_Pos)             /*!< 0x00008000 */
+#define GPIO_ODR_OD15                  GPIO_ODR_OD15_Msk
+
+/******************  Bits definition for GPIO_BSRR register  ******************/
+#define GPIO_BSRR_BS0_Pos              (0U)
+#define GPIO_BSRR_BS0_Msk              (0x1UL << GPIO_BSRR_BS0_Pos)             /*!< 0x00000001 */
+#define GPIO_BSRR_BS0                  GPIO_BSRR_BS0_Msk
+#define GPIO_BSRR_BS1_Pos              (1U)
+#define GPIO_BSRR_BS1_Msk              (0x1UL << GPIO_BSRR_BS1_Pos)             /*!< 0x00000002 */
+#define GPIO_BSRR_BS1                  GPIO_BSRR_BS1_Msk
+#define GPIO_BSRR_BS2_Pos              (2U)
+#define GPIO_BSRR_BS2_Msk              (0x1UL << GPIO_BSRR_BS2_Pos)             /*!< 0x00000004 */
+#define GPIO_BSRR_BS2                  GPIO_BSRR_BS2_Msk
+#define GPIO_BSRR_BS3_Pos              (3U)
+#define GPIO_BSRR_BS3_Msk              (0x1UL << GPIO_BSRR_BS3_Pos)             /*!< 0x00000008 */
+#define GPIO_BSRR_BS3                  GPIO_BSRR_BS3_Msk
+#define GPIO_BSRR_BS4_Pos              (4U)
+#define GPIO_BSRR_BS4_Msk              (0x1UL << GPIO_BSRR_BS4_Pos)             /*!< 0x00000010 */
+#define GPIO_BSRR_BS4                  GPIO_BSRR_BS4_Msk
+#define GPIO_BSRR_BS5_Pos              (5U)
+#define GPIO_BSRR_BS5_Msk              (0x1UL << GPIO_BSRR_BS5_Pos)             /*!< 0x00000020 */
+#define GPIO_BSRR_BS5                  GPIO_BSRR_BS5_Msk
+#define GPIO_BSRR_BS6_Pos              (6U)
+#define GPIO_BSRR_BS6_Msk              (0x1UL << GPIO_BSRR_BS6_Pos)             /*!< 0x00000040 */
+#define GPIO_BSRR_BS6                  GPIO_BSRR_BS6_Msk
+#define GPIO_BSRR_BS7_Pos              (7U)
+#define GPIO_BSRR_BS7_Msk              (0x1UL << GPIO_BSRR_BS7_Pos)             /*!< 0x00000080 */
+#define GPIO_BSRR_BS7                  GPIO_BSRR_BS7_Msk
+#define GPIO_BSRR_BS8_Pos              (8U)
+#define GPIO_BSRR_BS8_Msk              (0x1UL << GPIO_BSRR_BS8_Pos)             /*!< 0x00000100 */
+#define GPIO_BSRR_BS8                  GPIO_BSRR_BS8_Msk
+#define GPIO_BSRR_BS9_Pos              (9U)
+#define GPIO_BSRR_BS9_Msk              (0x1UL << GPIO_BSRR_BS9_Pos)             /*!< 0x00000200 */
+#define GPIO_BSRR_BS9                  GPIO_BSRR_BS9_Msk
+#define GPIO_BSRR_BS10_Pos             (10U)
+#define GPIO_BSRR_BS10_Msk             (0x1UL << GPIO_BSRR_BS10_Pos)            /*!< 0x00000400 */
+#define GPIO_BSRR_BS10                 GPIO_BSRR_BS10_Msk
+#define GPIO_BSRR_BS11_Pos             (11U)
+#define GPIO_BSRR_BS11_Msk             (0x1UL << GPIO_BSRR_BS11_Pos)            /*!< 0x00000800 */
+#define GPIO_BSRR_BS11                 GPIO_BSRR_BS11_Msk
+#define GPIO_BSRR_BS12_Pos             (12U)
+#define GPIO_BSRR_BS12_Msk             (0x1UL << GPIO_BSRR_BS12_Pos)            /*!< 0x00001000 */
+#define GPIO_BSRR_BS12                 GPIO_BSRR_BS12_Msk
+#define GPIO_BSRR_BS13_Pos             (13U)
+#define GPIO_BSRR_BS13_Msk             (0x1UL << GPIO_BSRR_BS13_Pos)            /*!< 0x00002000 */
+#define GPIO_BSRR_BS13                 GPIO_BSRR_BS13_Msk
+#define GPIO_BSRR_BS14_Pos             (14U)
+#define GPIO_BSRR_BS14_Msk             (0x1UL << GPIO_BSRR_BS14_Pos)            /*!< 0x00004000 */
+#define GPIO_BSRR_BS14                 GPIO_BSRR_BS14_Msk
+#define GPIO_BSRR_BS15_Pos             (15U)
+#define GPIO_BSRR_BS15_Msk             (0x1UL << GPIO_BSRR_BS15_Pos)            /*!< 0x00008000 */
+#define GPIO_BSRR_BS15                 GPIO_BSRR_BS15_Msk
+#define GPIO_BSRR_BR0_Pos              (16U)
+#define GPIO_BSRR_BR0_Msk              (0x1UL << GPIO_BSRR_BR0_Pos)             /*!< 0x00010000 */
+#define GPIO_BSRR_BR0                  GPIO_BSRR_BR0_Msk
+#define GPIO_BSRR_BR1_Pos              (17U)
+#define GPIO_BSRR_BR1_Msk              (0x1UL << GPIO_BSRR_BR1_Pos)             /*!< 0x00020000 */
+#define GPIO_BSRR_BR1                  GPIO_BSRR_BR1_Msk
+#define GPIO_BSRR_BR2_Pos              (18U)
+#define GPIO_BSRR_BR2_Msk              (0x1UL << GPIO_BSRR_BR2_Pos)             /*!< 0x00040000 */
+#define GPIO_BSRR_BR2                  GPIO_BSRR_BR2_Msk
+#define GPIO_BSRR_BR3_Pos              (19U)
+#define GPIO_BSRR_BR3_Msk              (0x1UL << GPIO_BSRR_BR3_Pos)             /*!< 0x00080000 */
+#define GPIO_BSRR_BR3                  GPIO_BSRR_BR3_Msk
+#define GPIO_BSRR_BR4_Pos              (20U)
+#define GPIO_BSRR_BR4_Msk              (0x1UL << GPIO_BSRR_BR4_Pos)             /*!< 0x00100000 */
+#define GPIO_BSRR_BR4                  GPIO_BSRR_BR4_Msk
+#define GPIO_BSRR_BR5_Pos              (21U)
+#define GPIO_BSRR_BR5_Msk              (0x1UL << GPIO_BSRR_BR5_Pos)             /*!< 0x00200000 */
+#define GPIO_BSRR_BR5                  GPIO_BSRR_BR5_Msk
+#define GPIO_BSRR_BR6_Pos              (22U)
+#define GPIO_BSRR_BR6_Msk              (0x1UL << GPIO_BSRR_BR6_Pos)             /*!< 0x00400000 */
+#define GPIO_BSRR_BR6                  GPIO_BSRR_BR6_Msk
+#define GPIO_BSRR_BR7_Pos              (23U)
+#define GPIO_BSRR_BR7_Msk              (0x1UL << GPIO_BSRR_BR7_Pos)             /*!< 0x00800000 */
+#define GPIO_BSRR_BR7                  GPIO_BSRR_BR7_Msk
+#define GPIO_BSRR_BR8_Pos              (24U)
+#define GPIO_BSRR_BR8_Msk              (0x1UL << GPIO_BSRR_BR8_Pos)             /*!< 0x01000000 */
+#define GPIO_BSRR_BR8                  GPIO_BSRR_BR8_Msk
+#define GPIO_BSRR_BR9_Pos              (25U)
+#define GPIO_BSRR_BR9_Msk              (0x1UL << GPIO_BSRR_BR9_Pos)             /*!< 0x02000000 */
+#define GPIO_BSRR_BR9                  GPIO_BSRR_BR9_Msk
+#define GPIO_BSRR_BR10_Pos             (26U)
+#define GPIO_BSRR_BR10_Msk             (0x1UL << GPIO_BSRR_BR10_Pos)            /*!< 0x04000000 */
+#define GPIO_BSRR_BR10                 GPIO_BSRR_BR10_Msk
+#define GPIO_BSRR_BR11_Pos             (27U)
+#define GPIO_BSRR_BR11_Msk             (0x1UL << GPIO_BSRR_BR11_Pos)            /*!< 0x08000000 */
+#define GPIO_BSRR_BR11                 GPIO_BSRR_BR11_Msk
+#define GPIO_BSRR_BR12_Pos             (28U)
+#define GPIO_BSRR_BR12_Msk             (0x1UL << GPIO_BSRR_BR12_Pos)            /*!< 0x10000000 */
+#define GPIO_BSRR_BR12                 GPIO_BSRR_BR12_Msk
+#define GPIO_BSRR_BR13_Pos             (29U)
+#define GPIO_BSRR_BR13_Msk             (0x1UL << GPIO_BSRR_BR13_Pos)            /*!< 0x20000000 */
+#define GPIO_BSRR_BR13                 GPIO_BSRR_BR13_Msk
+#define GPIO_BSRR_BR14_Pos             (30U)
+#define GPIO_BSRR_BR14_Msk             (0x1UL << GPIO_BSRR_BR14_Pos)            /*!< 0x40000000 */
+#define GPIO_BSRR_BR14                 GPIO_BSRR_BR14_Msk
+#define GPIO_BSRR_BR15_Pos             (31U)
+#define GPIO_BSRR_BR15_Msk             (0x1UL << GPIO_BSRR_BR15_Pos)            /*!< 0x80000000 */
+#define GPIO_BSRR_BR15                 GPIO_BSRR_BR15_Msk
+
+/****************** Bit definition for GPIO_LCKR register *********************/
+#define GPIO_LCKR_LCK0_Pos             (0U)
+#define GPIO_LCKR_LCK0_Msk             (0x1UL << GPIO_LCKR_LCK0_Pos)            /*!< 0x00000001 */
+#define GPIO_LCKR_LCK0                 GPIO_LCKR_LCK0_Msk
+#define GPIO_LCKR_LCK1_Pos             (1U)
+#define GPIO_LCKR_LCK1_Msk             (0x1UL << GPIO_LCKR_LCK1_Pos)            /*!< 0x00000002 */
+#define GPIO_LCKR_LCK1                 GPIO_LCKR_LCK1_Msk
+#define GPIO_LCKR_LCK2_Pos             (2U)
+#define GPIO_LCKR_LCK2_Msk             (0x1UL << GPIO_LCKR_LCK2_Pos)            /*!< 0x00000004 */
+#define GPIO_LCKR_LCK2                 GPIO_LCKR_LCK2_Msk
+#define GPIO_LCKR_LCK3_Pos             (3U)
+#define GPIO_LCKR_LCK3_Msk             (0x1UL << GPIO_LCKR_LCK3_Pos)            /*!< 0x00000008 */
+#define GPIO_LCKR_LCK3                 GPIO_LCKR_LCK3_Msk
+#define GPIO_LCKR_LCK4_Pos             (4U)
+#define GPIO_LCKR_LCK4_Msk             (0x1UL << GPIO_LCKR_LCK4_Pos)            /*!< 0x00000010 */
+#define GPIO_LCKR_LCK4                 GPIO_LCKR_LCK4_Msk
+#define GPIO_LCKR_LCK5_Pos             (5U)
+#define GPIO_LCKR_LCK5_Msk             (0x1UL << GPIO_LCKR_LCK5_Pos)            /*!< 0x00000020 */
+#define GPIO_LCKR_LCK5                 GPIO_LCKR_LCK5_Msk
+#define GPIO_LCKR_LCK6_Pos             (6U)
+#define GPIO_LCKR_LCK6_Msk             (0x1UL << GPIO_LCKR_LCK6_Pos)            /*!< 0x00000040 */
+#define GPIO_LCKR_LCK6                 GPIO_LCKR_LCK6_Msk
+#define GPIO_LCKR_LCK7_Pos             (7U)
+#define GPIO_LCKR_LCK7_Msk             (0x1UL << GPIO_LCKR_LCK7_Pos)            /*!< 0x00000080 */
+#define GPIO_LCKR_LCK7                 GPIO_LCKR_LCK7_Msk
+#define GPIO_LCKR_LCK8_Pos             (8U)
+#define GPIO_LCKR_LCK8_Msk             (0x1UL << GPIO_LCKR_LCK8_Pos)            /*!< 0x00000100 */
+#define GPIO_LCKR_LCK8                 GPIO_LCKR_LCK8_Msk
+#define GPIO_LCKR_LCK9_Pos             (9U)
+#define GPIO_LCKR_LCK9_Msk             (0x1UL << GPIO_LCKR_LCK9_Pos)            /*!< 0x00000200 */
+#define GPIO_LCKR_LCK9                 GPIO_LCKR_LCK9_Msk
+#define GPIO_LCKR_LCK10_Pos            (10U)
+#define GPIO_LCKR_LCK10_Msk            (0x1UL << GPIO_LCKR_LCK10_Pos)           /*!< 0x00000400 */
+#define GPIO_LCKR_LCK10                GPIO_LCKR_LCK10_Msk
+#define GPIO_LCKR_LCK11_Pos            (11U)
+#define GPIO_LCKR_LCK11_Msk            (0x1UL << GPIO_LCKR_LCK11_Pos)           /*!< 0x00000800 */
+#define GPIO_LCKR_LCK11                GPIO_LCKR_LCK11_Msk
+#define GPIO_LCKR_LCK12_Pos            (12U)
+#define GPIO_LCKR_LCK12_Msk            (0x1UL << GPIO_LCKR_LCK12_Pos)           /*!< 0x00001000 */
+#define GPIO_LCKR_LCK12                GPIO_LCKR_LCK12_Msk
+#define GPIO_LCKR_LCK13_Pos            (13U)
+#define GPIO_LCKR_LCK13_Msk            (0x1UL << GPIO_LCKR_LCK13_Pos)           /*!< 0x00002000 */
+#define GPIO_LCKR_LCK13                GPIO_LCKR_LCK13_Msk
+#define GPIO_LCKR_LCK14_Pos            (14U)
+#define GPIO_LCKR_LCK14_Msk            (0x1UL << GPIO_LCKR_LCK14_Pos)           /*!< 0x00004000 */
+#define GPIO_LCKR_LCK14                GPIO_LCKR_LCK14_Msk
+#define GPIO_LCKR_LCK15_Pos            (15U)
+#define GPIO_LCKR_LCK15_Msk            (0x1UL << GPIO_LCKR_LCK15_Pos)           /*!< 0x00008000 */
+#define GPIO_LCKR_LCK15                GPIO_LCKR_LCK15_Msk
+#define GPIO_LCKR_LCKK_Pos             (16U)
+#define GPIO_LCKR_LCKK_Msk             (0x1UL << GPIO_LCKR_LCKK_Pos)            /*!< 0x00010000 */
+#define GPIO_LCKR_LCKK                 GPIO_LCKR_LCKK_Msk
+
+/****************** Bit definition for GPIO_AFRL register *********************/
+#define GPIO_AFRL_AFSEL0_Pos           (0U)
+#define GPIO_AFRL_AFSEL0_Msk           (0xFUL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRL_AFSEL0               GPIO_AFRL_AFSEL0_Msk
+#define GPIO_AFRL_AFSEL0_0             (0x1UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRL_AFSEL0_1             (0x2UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRL_AFSEL0_2             (0x4UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRL_AFSEL0_3             (0x8UL << GPIO_AFRL_AFSEL0_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRL_AFSEL1_Pos           (4U)
+#define GPIO_AFRL_AFSEL1_Msk           (0xFUL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRL_AFSEL1               GPIO_AFRL_AFSEL1_Msk
+#define GPIO_AFRL_AFSEL1_0             (0x1UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRL_AFSEL1_1             (0x2UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRL_AFSEL1_2             (0x4UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRL_AFSEL1_3             (0x8UL << GPIO_AFRL_AFSEL1_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRL_AFSEL2_Pos           (8U)
+#define GPIO_AFRL_AFSEL2_Msk           (0xFUL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000F00 */
+#define GPIO_AFRL_AFSEL2               GPIO_AFRL_AFSEL2_Msk
+#define GPIO_AFRL_AFSEL2_0             (0x1UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000100 */
+#define GPIO_AFRL_AFSEL2_1             (0x2UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000200 */
+#define GPIO_AFRL_AFSEL2_2             (0x4UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000400 */
+#define GPIO_AFRL_AFSEL2_3             (0x8UL << GPIO_AFRL_AFSEL2_Pos)          /*!< 0x00000800 */
+#define GPIO_AFRL_AFSEL3_Pos           (12U)
+#define GPIO_AFRL_AFSEL3_Msk           (0xFUL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x0000F000 */
+#define GPIO_AFRL_AFSEL3               GPIO_AFRL_AFSEL3_Msk
+#define GPIO_AFRL_AFSEL3_0             (0x1UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00001000 */
+#define GPIO_AFRL_AFSEL3_1             (0x2UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00002000 */
+#define GPIO_AFRL_AFSEL3_2             (0x4UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00004000 */
+#define GPIO_AFRL_AFSEL3_3             (0x8UL << GPIO_AFRL_AFSEL3_Pos)          /*!< 0x00008000 */
+#define GPIO_AFRL_AFSEL4_Pos           (16U)
+#define GPIO_AFRL_AFSEL4_Msk           (0xFUL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x000F0000 */
+#define GPIO_AFRL_AFSEL4               GPIO_AFRL_AFSEL4_Msk
+#define GPIO_AFRL_AFSEL4_0             (0x1UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00010000 */
+#define GPIO_AFRL_AFSEL4_1             (0x2UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00020000 */
+#define GPIO_AFRL_AFSEL4_2             (0x4UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00040000 */
+#define GPIO_AFRL_AFSEL4_3             (0x8UL << GPIO_AFRL_AFSEL4_Pos)          /*!< 0x00080000 */
+#define GPIO_AFRL_AFSEL5_Pos           (20U)
+#define GPIO_AFRL_AFSEL5_Msk           (0xFUL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00F00000 */
+#define GPIO_AFRL_AFSEL5               GPIO_AFRL_AFSEL5_Msk
+#define GPIO_AFRL_AFSEL5_0             (0x1UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00100000 */
+#define GPIO_AFRL_AFSEL5_1             (0x2UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00200000 */
+#define GPIO_AFRL_AFSEL5_2             (0x4UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00400000 */
+#define GPIO_AFRL_AFSEL5_3             (0x8UL << GPIO_AFRL_AFSEL5_Pos)          /*!< 0x00800000 */
+#define GPIO_AFRL_AFSEL6_Pos           (24U)
+#define GPIO_AFRL_AFSEL6_Msk           (0xFUL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x0F000000 */
+#define GPIO_AFRL_AFSEL6               GPIO_AFRL_AFSEL6_Msk
+#define GPIO_AFRL_AFSEL6_0             (0x1UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x01000000 */
+#define GPIO_AFRL_AFSEL6_1             (0x2UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x02000000 */
+#define GPIO_AFRL_AFSEL6_2             (0x4UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x04000000 */
+#define GPIO_AFRL_AFSEL6_3             (0x8UL << GPIO_AFRL_AFSEL6_Pos)          /*!< 0x08000000 */
+#define GPIO_AFRL_AFSEL7_Pos           (28U)
+#define GPIO_AFRL_AFSEL7_Msk           (0xFUL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0xF0000000 */
+#define GPIO_AFRL_AFSEL7               GPIO_AFRL_AFSEL7_Msk
+#define GPIO_AFRL_AFSEL7_0             (0x1UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x10000000 */
+#define GPIO_AFRL_AFSEL7_1             (0x2UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x20000000 */
+#define GPIO_AFRL_AFSEL7_2             (0x4UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x40000000 */
+#define GPIO_AFRL_AFSEL7_3             (0x8UL << GPIO_AFRL_AFSEL7_Pos)          /*!< 0x80000000 */
+
+/****************** Bit definition for GPIO_AFRH register *********************/
+#define GPIO_AFRH_AFSEL8_Pos           (0U)
+#define GPIO_AFRH_AFSEL8_Msk           (0xFUL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x0000000F */
+#define GPIO_AFRH_AFSEL8               GPIO_AFRH_AFSEL8_Msk
+#define GPIO_AFRH_AFSEL8_0             (0x1UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000001 */
+#define GPIO_AFRH_AFSEL8_1             (0x2UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000002 */
+#define GPIO_AFRH_AFSEL8_2             (0x4UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000004 */
+#define GPIO_AFRH_AFSEL8_3             (0x8UL << GPIO_AFRH_AFSEL8_Pos)          /*!< 0x00000008 */
+#define GPIO_AFRH_AFSEL9_Pos           (4U)
+#define GPIO_AFRH_AFSEL9_Msk           (0xFUL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x000000F0 */
+#define GPIO_AFRH_AFSEL9               GPIO_AFRH_AFSEL9_Msk
+#define GPIO_AFRH_AFSEL9_0             (0x1UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000010 */
+#define GPIO_AFRH_AFSEL9_1             (0x2UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000020 */
+#define GPIO_AFRH_AFSEL9_2             (0x4UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000040 */
+#define GPIO_AFRH_AFSEL9_3             (0x8UL << GPIO_AFRH_AFSEL9_Pos)          /*!< 0x00000080 */
+#define GPIO_AFRH_AFSEL10_Pos          (8U)
+#define GPIO_AFRH_AFSEL10_Msk          (0xFUL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000F00 */
+#define GPIO_AFRH_AFSEL10              GPIO_AFRH_AFSEL10_Msk
+#define GPIO_AFRH_AFSEL10_0            (0x1UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000100 */
+#define GPIO_AFRH_AFSEL10_1            (0x2UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000200 */
+#define GPIO_AFRH_AFSEL10_2            (0x4UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000400 */
+#define GPIO_AFRH_AFSEL10_3            (0x8UL << GPIO_AFRH_AFSEL10_Pos)         /*!< 0x00000800 */
+#define GPIO_AFRH_AFSEL11_Pos          (12U)
+#define GPIO_AFRH_AFSEL11_Msk          (0xFUL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x0000F000 */
+#define GPIO_AFRH_AFSEL11              GPIO_AFRH_AFSEL11_Msk
+#define GPIO_AFRH_AFSEL11_0            (0x1UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00001000 */
+#define GPIO_AFRH_AFSEL11_1            (0x2UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00002000 */
+#define GPIO_AFRH_AFSEL11_2            (0x4UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00004000 */
+#define GPIO_AFRH_AFSEL11_3            (0x8UL << GPIO_AFRH_AFSEL11_Pos)         /*!< 0x00008000 */
+#define GPIO_AFRH_AFSEL12_Pos          (16U)
+#define GPIO_AFRH_AFSEL12_Msk          (0xFUL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x000F0000 */
+#define GPIO_AFRH_AFSEL12              GPIO_AFRH_AFSEL12_Msk
+#define GPIO_AFRH_AFSEL12_0            (0x1UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00010000 */
+#define GPIO_AFRH_AFSEL12_1            (0x2UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00020000 */
+#define GPIO_AFRH_AFSEL12_2            (0x4UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00040000 */
+#define GPIO_AFRH_AFSEL12_3            (0x8UL << GPIO_AFRH_AFSEL12_Pos)         /*!< 0x00080000 */
+#define GPIO_AFRH_AFSEL13_Pos          (20U)
+#define GPIO_AFRH_AFSEL13_Msk          (0xFUL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00F00000 */
+#define GPIO_AFRH_AFSEL13              GPIO_AFRH_AFSEL13_Msk
+#define GPIO_AFRH_AFSEL13_0            (0x1UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00100000 */
+#define GPIO_AFRH_AFSEL13_1            (0x2UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00200000 */
+#define GPIO_AFRH_AFSEL13_2            (0x4UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00400000 */
+#define GPIO_AFRH_AFSEL13_3            (0x8UL << GPIO_AFRH_AFSEL13_Pos)         /*!< 0x00800000 */
+#define GPIO_AFRH_AFSEL14_Pos          (24U)
+#define GPIO_AFRH_AFSEL14_Msk          (0xFUL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x0F000000 */
+#define GPIO_AFRH_AFSEL14              GPIO_AFRH_AFSEL14_Msk
+#define GPIO_AFRH_AFSEL14_0            (0x1UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x01000000 */
+#define GPIO_AFRH_AFSEL14_1            (0x2UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x02000000 */
+#define GPIO_AFRH_AFSEL14_2            (0x4UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x04000000 */
+#define GPIO_AFRH_AFSEL14_3            (0x8UL << GPIO_AFRH_AFSEL14_Pos)         /*!< 0x08000000 */
+#define GPIO_AFRH_AFSEL15_Pos          (28U)
+#define GPIO_AFRH_AFSEL15_Msk          (0xFUL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0xF0000000 */
+#define GPIO_AFRH_AFSEL15              GPIO_AFRH_AFSEL15_Msk
+#define GPIO_AFRH_AFSEL15_0            (0x1UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x10000000 */
+#define GPIO_AFRH_AFSEL15_1            (0x2UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x20000000 */
+#define GPIO_AFRH_AFSEL15_2            (0x4UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x40000000 */
+#define GPIO_AFRH_AFSEL15_3            (0x8UL << GPIO_AFRH_AFSEL15_Pos)         /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_BRR register  ******************/
+#define GPIO_BRR_BR0_Pos               (0U)
+#define GPIO_BRR_BR0_Msk               (0x1UL << GPIO_BRR_BR0_Pos)              /*!< 0x00000001 */
+#define GPIO_BRR_BR0                   GPIO_BRR_BR0_Msk
+#define GPIO_BRR_BR1_Pos               (1U)
+#define GPIO_BRR_BR1_Msk               (0x1UL << GPIO_BRR_BR1_Pos)              /*!< 0x00000002 */
+#define GPIO_BRR_BR1                   GPIO_BRR_BR1_Msk
+#define GPIO_BRR_BR2_Pos               (2U)
+#define GPIO_BRR_BR2_Msk               (0x1UL << GPIO_BRR_BR2_Pos)              /*!< 0x00000004 */
+#define GPIO_BRR_BR2                   GPIO_BRR_BR2_Msk
+#define GPIO_BRR_BR3_Pos               (3U)
+#define GPIO_BRR_BR3_Msk               (0x1UL << GPIO_BRR_BR3_Pos)              /*!< 0x00000008 */
+#define GPIO_BRR_BR3                   GPIO_BRR_BR3_Msk
+#define GPIO_BRR_BR4_Pos               (4U)
+#define GPIO_BRR_BR4_Msk               (0x1UL << GPIO_BRR_BR4_Pos)              /*!< 0x00000010 */
+#define GPIO_BRR_BR4                   GPIO_BRR_BR4_Msk
+#define GPIO_BRR_BR5_Pos               (5U)
+#define GPIO_BRR_BR5_Msk               (0x1UL << GPIO_BRR_BR5_Pos)              /*!< 0x00000020 */
+#define GPIO_BRR_BR5                   GPIO_BRR_BR5_Msk
+#define GPIO_BRR_BR6_Pos               (6U)
+#define GPIO_BRR_BR6_Msk               (0x1UL << GPIO_BRR_BR6_Pos)              /*!< 0x00000040 */
+#define GPIO_BRR_BR6                   GPIO_BRR_BR6_Msk
+#define GPIO_BRR_BR7_Pos               (7U)
+#define GPIO_BRR_BR7_Msk               (0x1UL << GPIO_BRR_BR7_Pos)              /*!< 0x00000080 */
+#define GPIO_BRR_BR7                   GPIO_BRR_BR7_Msk
+#define GPIO_BRR_BR8_Pos               (8U)
+#define GPIO_BRR_BR8_Msk               (0x1UL << GPIO_BRR_BR8_Pos)              /*!< 0x00000100 */
+#define GPIO_BRR_BR8                   GPIO_BRR_BR8_Msk
+#define GPIO_BRR_BR9_Pos               (9U)
+#define GPIO_BRR_BR9_Msk               (0x1UL << GPIO_BRR_BR9_Pos)              /*!< 0x00000200 */
+#define GPIO_BRR_BR9                   GPIO_BRR_BR9_Msk
+#define GPIO_BRR_BR10_Pos              (10U)
+#define GPIO_BRR_BR10_Msk              (0x1UL << GPIO_BRR_BR10_Pos)             /*!< 0x00000400 */
+#define GPIO_BRR_BR10                  GPIO_BRR_BR10_Msk
+#define GPIO_BRR_BR11_Pos              (11U)
+#define GPIO_BRR_BR11_Msk              (0x1UL << GPIO_BRR_BR11_Pos)             /*!< 0x00000800 */
+#define GPIO_BRR_BR11                  GPIO_BRR_BR11_Msk
+#define GPIO_BRR_BR12_Pos              (12U)
+#define GPIO_BRR_BR12_Msk              (0x1UL << GPIO_BRR_BR12_Pos)             /*!< 0x00001000 */
+#define GPIO_BRR_BR12                  GPIO_BRR_BR12_Msk
+#define GPIO_BRR_BR13_Pos              (13U)
+#define GPIO_BRR_BR13_Msk              (0x1UL << GPIO_BRR_BR13_Pos)             /*!< 0x00002000 */
+#define GPIO_BRR_BR13                  GPIO_BRR_BR13_Msk
+#define GPIO_BRR_BR14_Pos              (14U)
+#define GPIO_BRR_BR14_Msk              (0x1UL << GPIO_BRR_BR14_Pos)             /*!< 0x00004000 */
+#define GPIO_BRR_BR14                  GPIO_BRR_BR14_Msk
+#define GPIO_BRR_BR15_Pos              (15U)
+#define GPIO_BRR_BR15_Msk              (0x1UL << GPIO_BRR_BR15_Pos)             /*!< 0x00008000 */
+#define GPIO_BRR_BR15                  GPIO_BRR_BR15_Msk
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Inter-integrated Circuit Interface (I2C)              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for I2C_CR1 register  *******************/
+#define I2C_CR1_PE_Pos               (0U)
+#define I2C_CR1_PE_Msk               (0x1UL << I2C_CR1_PE_Pos)                 /*!< 0x00000001 */
+#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            /*!< Peripheral enable */
+#define I2C_CR1_TXIE_Pos             (1U)
+#define I2C_CR1_TXIE_Msk             (0x1UL << I2C_CR1_TXIE_Pos)               /*!< 0x00000002 */
+#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          /*!< TX interrupt enable */
+#define I2C_CR1_RXIE_Pos             (2U)
+#define I2C_CR1_RXIE_Msk             (0x1UL << I2C_CR1_RXIE_Pos)               /*!< 0x00000004 */
+#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          /*!< RX interrupt enable */
+#define I2C_CR1_ADDRIE_Pos           (3U)
+#define I2C_CR1_ADDRIE_Msk           (0x1UL << I2C_CR1_ADDRIE_Pos)             /*!< 0x00000008 */
+#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        /*!< Address match interrupt enable */
+#define I2C_CR1_NACKIE_Pos           (4U)
+#define I2C_CR1_NACKIE_Msk           (0x1UL << I2C_CR1_NACKIE_Pos)             /*!< 0x00000010 */
+#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        /*!< NACK received interrupt enable */
+#define I2C_CR1_STOPIE_Pos           (5U)
+#define I2C_CR1_STOPIE_Msk           (0x1UL << I2C_CR1_STOPIE_Pos)             /*!< 0x00000020 */
+#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        /*!< STOP detection interrupt enable */
+#define I2C_CR1_TCIE_Pos             (6U)
+#define I2C_CR1_TCIE_Msk             (0x1UL << I2C_CR1_TCIE_Pos)               /*!< 0x00000040 */
+#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          /*!< Transfer complete interrupt enable */
+#define I2C_CR1_ERRIE_Pos            (7U)
+#define I2C_CR1_ERRIE_Msk            (0x1UL << I2C_CR1_ERRIE_Pos)              /*!< 0x00000080 */
+#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         /*!< Errors interrupt enable */
+#define I2C_CR1_DNF_Pos              (8U)
+#define I2C_CR1_DNF_Msk              (0xFUL << I2C_CR1_DNF_Pos)                /*!< 0x00000F00 */
+#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           /*!< Digital noise filter */
+#define I2C_CR1_ANFOFF_Pos           (12U)
+#define I2C_CR1_ANFOFF_Msk           (0x1UL << I2C_CR1_ANFOFF_Pos)             /*!< 0x00001000 */
+#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        /*!< Analog noise filter OFF */
+#define I2C_CR1_SWRST_Pos            (13U)
+#define I2C_CR1_SWRST_Msk            (0x1UL << I2C_CR1_SWRST_Pos)              /*!< 0x00002000 */
+#define I2C_CR1_SWRST                I2C_CR1_SWRST_Msk                         /*!< Software reset */
+#define I2C_CR1_TXDMAEN_Pos          (14U)
+#define I2C_CR1_TXDMAEN_Msk          (0x1UL << I2C_CR1_TXDMAEN_Pos)            /*!< 0x00004000 */
+#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       /*!< DMA transmission requests enable */
+#define I2C_CR1_RXDMAEN_Pos          (15U)
+#define I2C_CR1_RXDMAEN_Msk          (0x1UL << I2C_CR1_RXDMAEN_Pos)            /*!< 0x00008000 */
+#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       /*!< DMA reception requests enable */
+#define I2C_CR1_SBC_Pos              (16U)
+#define I2C_CR1_SBC_Msk              (0x1UL << I2C_CR1_SBC_Pos)                /*!< 0x00010000 */
+#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           /*!< Slave byte control */
+#define I2C_CR1_NOSTRETCH_Pos        (17U)
+#define I2C_CR1_NOSTRETCH_Msk        (0x1UL << I2C_CR1_NOSTRETCH_Pos)          /*!< 0x00020000 */
+#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     /*!< Clock stretching disable */
+#define I2C_CR1_WUPEN_Pos            (18U)
+#define I2C_CR1_WUPEN_Msk            (0x1UL << I2C_CR1_WUPEN_Pos)              /*!< 0x00040000 */
+#define I2C_CR1_WUPEN                I2C_CR1_WUPEN_Msk                         /*!< Wakeup from STOP enable */
+#define I2C_CR1_GCEN_Pos             (19U)
+#define I2C_CR1_GCEN_Msk             (0x1UL << I2C_CR1_GCEN_Pos)               /*!< 0x00080000 */
+#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          /*!< General call enable */
+#define I2C_CR1_SMBHEN_Pos           (20U)
+#define I2C_CR1_SMBHEN_Msk           (0x1UL << I2C_CR1_SMBHEN_Pos)             /*!< 0x00100000 */
+#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        /*!< SMBus host address enable */
+#define I2C_CR1_SMBDEN_Pos           (21U)
+#define I2C_CR1_SMBDEN_Msk           (0x1UL << I2C_CR1_SMBDEN_Pos)             /*!< 0x00200000 */
+#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        /*!< SMBus device default address enable */
+#define I2C_CR1_ALERTEN_Pos          (22U)
+#define I2C_CR1_ALERTEN_Msk          (0x1UL << I2C_CR1_ALERTEN_Pos)            /*!< 0x00400000 */
+#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       /*!< SMBus alert enable */
+#define I2C_CR1_PECEN_Pos            (23U)
+#define I2C_CR1_PECEN_Msk            (0x1UL << I2C_CR1_PECEN_Pos)              /*!< 0x00800000 */
+#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         /*!< PEC enable */
+
+/******************  Bit definition for I2C_CR2 register  ********************/
+#define I2C_CR2_SADD_Pos             (0U)
+#define I2C_CR2_SADD_Msk             (0x3FFUL << I2C_CR2_SADD_Pos)             /*!< 0x000003FF */
+#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          /*!< Slave address (master mode) */
+#define I2C_CR2_RD_WRN_Pos           (10U)
+#define I2C_CR2_RD_WRN_Msk           (0x1UL << I2C_CR2_RD_WRN_Pos)             /*!< 0x00000400 */
+#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        /*!< Transfer direction (master mode) */
+#define I2C_CR2_ADD10_Pos            (11U)
+#define I2C_CR2_ADD10_Msk            (0x1UL << I2C_CR2_ADD10_Pos)              /*!< 0x00000800 */
+#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         /*!< 10-bit addressing mode (master mode) */
+#define I2C_CR2_HEAD10R_Pos          (12U)
+#define I2C_CR2_HEAD10R_Msk          (0x1UL << I2C_CR2_HEAD10R_Pos)            /*!< 0x00001000 */
+#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       /*!< 10-bit address header only read direction (master mode) */
+#define I2C_CR2_START_Pos            (13U)
+#define I2C_CR2_START_Msk            (0x1UL << I2C_CR2_START_Pos)              /*!< 0x00002000 */
+#define I2C_CR2_START                I2C_CR2_START_Msk                         /*!< START generation */
+#define I2C_CR2_STOP_Pos             (14U)
+#define I2C_CR2_STOP_Msk             (0x1UL << I2C_CR2_STOP_Pos)               /*!< 0x00004000 */
+#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          /*!< STOP generation (master mode) */
+#define I2C_CR2_NACK_Pos             (15U)
+#define I2C_CR2_NACK_Msk             (0x1UL << I2C_CR2_NACK_Pos)               /*!< 0x00008000 */
+#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          /*!< NACK generation (slave mode) */
+#define I2C_CR2_NBYTES_Pos           (16U)
+#define I2C_CR2_NBYTES_Msk           (0xFFUL << I2C_CR2_NBYTES_Pos)            /*!< 0x00FF0000 */
+#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        /*!< Number of bytes */
+#define I2C_CR2_RELOAD_Pos           (24U)
+#define I2C_CR2_RELOAD_Msk           (0x1UL << I2C_CR2_RELOAD_Pos)             /*!< 0x01000000 */
+#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        /*!< NBYTES reload mode */
+#define I2C_CR2_AUTOEND_Pos          (25U)
+#define I2C_CR2_AUTOEND_Msk          (0x1UL << I2C_CR2_AUTOEND_Pos)            /*!< 0x02000000 */
+#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       /*!< Automatic end mode (master mode) */
+#define I2C_CR2_PECBYTE_Pos          (26U)
+#define I2C_CR2_PECBYTE_Msk          (0x1UL << I2C_CR2_PECBYTE_Pos)            /*!< 0x04000000 */
+#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       /*!< Packet error checking byte */
+
+/*******************  Bit definition for I2C_OAR1 register  ******************/
+#define I2C_OAR1_OA1_Pos             (0U)
+#define I2C_OAR1_OA1_Msk             (0x3FFUL << I2C_OAR1_OA1_Pos)             /*!< 0x000003FF */
+#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          /*!< Interface own address 1 */
+#define I2C_OAR1_OA1MODE_Pos         (10U)
+#define I2C_OAR1_OA1MODE_Msk         (0x1UL << I2C_OAR1_OA1MODE_Pos)           /*!< 0x00000400 */
+#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      /*!< Own address 1 10-bit mode */
+#define I2C_OAR1_OA1EN_Pos           (15U)
+#define I2C_OAR1_OA1EN_Msk           (0x1UL << I2C_OAR1_OA1EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        /*!< Own address 1 enable */
+
+/*******************  Bit definition for I2C_OAR2 register  ******************/
+#define I2C_OAR2_OA2_Pos             (1U)
+#define I2C_OAR2_OA2_Msk             (0x7FUL << I2C_OAR2_OA2_Pos)              /*!< 0x000000FE */
+#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          /*!< Interface own address 2 */
+#define I2C_OAR2_OA2MSK_Pos          (8U)
+#define I2C_OAR2_OA2MSK_Msk          (0x7UL << I2C_OAR2_OA2MSK_Pos)            /*!< 0x00000700 */
+#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       /*!< Own address 2 masks */
+#define I2C_OAR2_OA2NOMASK           (0U)                                      /*!< No mask                                        */
+#define I2C_OAR2_OA2MASK01_Pos       (8U)
+#define I2C_OAR2_OA2MASK01_Msk       (0x1UL << I2C_OAR2_OA2MASK01_Pos)         /*!< 0x00000100 */
+#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    /*!< OA2[1] is masked, Only OA2[7:2] are compared   */
+#define I2C_OAR2_OA2MASK02_Pos       (9U)
+#define I2C_OAR2_OA2MASK02_Msk       (0x1UL << I2C_OAR2_OA2MASK02_Pos)         /*!< 0x00000200 */
+#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */
+#define I2C_OAR2_OA2MASK03_Pos       (8U)
+#define I2C_OAR2_OA2MASK03_Msk       (0x3UL << I2C_OAR2_OA2MASK03_Pos)         /*!< 0x00000300 */
+#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */
+#define I2C_OAR2_OA2MASK04_Pos       (10U)
+#define I2C_OAR2_OA2MASK04_Msk       (0x1UL << I2C_OAR2_OA2MASK04_Pos)         /*!< 0x00000400 */
+#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */
+#define I2C_OAR2_OA2MASK05_Pos       (8U)
+#define I2C_OAR2_OA2MASK05_Msk       (0x5UL << I2C_OAR2_OA2MASK05_Pos)         /*!< 0x00000500 */
+#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */
+#define I2C_OAR2_OA2MASK06_Pos       (9U)
+#define I2C_OAR2_OA2MASK06_Msk       (0x3UL << I2C_OAR2_OA2MASK06_Pos)         /*!< 0x00000600 */
+#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    /*!< OA2[6:1] is masked, Only OA2[7] are compared   */
+#define I2C_OAR2_OA2MASK07_Pos       (8U)
+#define I2C_OAR2_OA2MASK07_Msk       (0x7UL << I2C_OAR2_OA2MASK07_Pos)         /*!< 0x00000700 */
+#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    /*!< OA2[7:1] is masked, No comparison is done      */
+#define I2C_OAR2_OA2EN_Pos           (15U)
+#define I2C_OAR2_OA2EN_Msk           (0x1UL << I2C_OAR2_OA2EN_Pos)             /*!< 0x00008000 */
+#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        /*!< Own address 2 enable */
+
+/*******************  Bit definition for I2C_TIMINGR register *******************/
+#define I2C_TIMINGR_SCLL_Pos         (0U)
+#define I2C_TIMINGR_SCLL_Msk         (0xFFUL << I2C_TIMINGR_SCLL_Pos)          /*!< 0x000000FF */
+#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      /*!< SCL low period (master mode) */
+#define I2C_TIMINGR_SCLH_Pos         (8U)
+#define I2C_TIMINGR_SCLH_Msk         (0xFFUL << I2C_TIMINGR_SCLH_Pos)          /*!< 0x0000FF00 */
+#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      /*!< SCL high period (master mode) */
+#define I2C_TIMINGR_SDADEL_Pos       (16U)
+#define I2C_TIMINGR_SDADEL_Msk       (0xFUL << I2C_TIMINGR_SDADEL_Pos)         /*!< 0x000F0000 */
+#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    /*!< Data hold time */
+#define I2C_TIMINGR_SCLDEL_Pos       (20U)
+#define I2C_TIMINGR_SCLDEL_Msk       (0xFUL << I2C_TIMINGR_SCLDEL_Pos)         /*!< 0x00F00000 */
+#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    /*!< Data setup time */
+#define I2C_TIMINGR_PRESC_Pos        (28U)
+#define I2C_TIMINGR_PRESC_Msk        (0xFUL << I2C_TIMINGR_PRESC_Pos)          /*!< 0xF0000000 */
+#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     /*!< Timings prescaler */
+
+/******************* Bit definition for I2C_TIMEOUTR register *******************/
+#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)
+#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)    /*!< 0x00000FFF */
+#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 /*!< Bus timeout A */
+#define I2C_TIMEOUTR_TIDLE_Pos       (12U)
+#define I2C_TIMEOUTR_TIDLE_Msk       (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)         /*!< 0x00001000 */
+#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    /*!< Idle clock timeout detection */
+#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)
+#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)      /*!< 0x00008000 */
+#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 /*!< Clock timeout enable */
+#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)
+#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)    /*!< 0x0FFF0000 */
+#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 /*!< Bus timeout B*/
+#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)
+#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)        /*!< 0x80000000 */
+#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   /*!< Extended clock timeout enable */
+
+/******************  Bit definition for I2C_ISR register  *********************/
+#define I2C_ISR_TXE_Pos              (0U)
+#define I2C_ISR_TXE_Msk              (0x1UL << I2C_ISR_TXE_Pos)                /*!< 0x00000001 */
+#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           /*!< Transmit data register empty */
+#define I2C_ISR_TXIS_Pos             (1U)
+#define I2C_ISR_TXIS_Msk             (0x1UL << I2C_ISR_TXIS_Pos)               /*!< 0x00000002 */
+#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          /*!< Transmit interrupt status */
+#define I2C_ISR_RXNE_Pos             (2U)
+#define I2C_ISR_RXNE_Msk             (0x1UL << I2C_ISR_RXNE_Pos)               /*!< 0x00000004 */
+#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          /*!< Receive data register not empty */
+#define I2C_ISR_ADDR_Pos             (3U)
+#define I2C_ISR_ADDR_Msk             (0x1UL << I2C_ISR_ADDR_Pos)               /*!< 0x00000008 */
+#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          /*!< Address matched (slave mode)*/
+#define I2C_ISR_NACKF_Pos            (4U)
+#define I2C_ISR_NACKF_Msk            (0x1UL << I2C_ISR_NACKF_Pos)              /*!< 0x00000010 */
+#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         /*!< NACK received flag */
+#define I2C_ISR_STOPF_Pos            (5U)
+#define I2C_ISR_STOPF_Msk            (0x1UL << I2C_ISR_STOPF_Pos)              /*!< 0x00000020 */
+#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         /*!< STOP detection flag */
+#define I2C_ISR_TC_Pos               (6U)
+#define I2C_ISR_TC_Msk               (0x1UL << I2C_ISR_TC_Pos)                 /*!< 0x00000040 */
+#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            /*!< Transfer complete (master mode) */
+#define I2C_ISR_TCR_Pos              (7U)
+#define I2C_ISR_TCR_Msk              (0x1UL << I2C_ISR_TCR_Pos)                /*!< 0x00000080 */
+#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           /*!< Transfer complete reload */
+#define I2C_ISR_BERR_Pos             (8U)
+#define I2C_ISR_BERR_Msk             (0x1UL << I2C_ISR_BERR_Pos)               /*!< 0x00000100 */
+#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          /*!< Bus error */
+#define I2C_ISR_ARLO_Pos             (9U)
+#define I2C_ISR_ARLO_Msk             (0x1UL << I2C_ISR_ARLO_Pos)               /*!< 0x00000200 */
+#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          /*!< Arbitration lost */
+#define I2C_ISR_OVR_Pos              (10U)
+#define I2C_ISR_OVR_Msk              (0x1UL << I2C_ISR_OVR_Pos)                /*!< 0x00000400 */
+#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           /*!< Overrun/Underrun */
+#define I2C_ISR_PECERR_Pos           (11U)
+#define I2C_ISR_PECERR_Msk           (0x1UL << I2C_ISR_PECERR_Pos)             /*!< 0x00000800 */
+#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        /*!< PEC error in reception */
+#define I2C_ISR_TIMEOUT_Pos          (12U)
+#define I2C_ISR_TIMEOUT_Msk          (0x1UL << I2C_ISR_TIMEOUT_Pos)            /*!< 0x00001000 */
+#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       /*!< Timeout or Tlow detection flag */
+#define I2C_ISR_ALERT_Pos            (13U)
+#define I2C_ISR_ALERT_Msk            (0x1UL << I2C_ISR_ALERT_Pos)              /*!< 0x00002000 */
+#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         /*!< SMBus alert */
+#define I2C_ISR_BUSY_Pos             (15U)
+#define I2C_ISR_BUSY_Msk             (0x1UL << I2C_ISR_BUSY_Pos)               /*!< 0x00008000 */
+#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          /*!< Bus busy */
+#define I2C_ISR_DIR_Pos              (16U)
+#define I2C_ISR_DIR_Msk              (0x1UL << I2C_ISR_DIR_Pos)                /*!< 0x00010000 */
+#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           /*!< Transfer direction (slave mode) */
+#define I2C_ISR_ADDCODE_Pos          (17U)
+#define I2C_ISR_ADDCODE_Msk          (0x7FUL << I2C_ISR_ADDCODE_Pos)           /*!< 0x00FE0000 */
+#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       /*!< Address match code (slave mode) */
+
+/******************  Bit definition for I2C_ICR register  *********************/
+#define I2C_ICR_ADDRCF_Pos           (3U)
+#define I2C_ICR_ADDRCF_Msk           (0x1UL << I2C_ICR_ADDRCF_Pos)             /*!< 0x00000008 */
+#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        /*!< Address matched clear flag */
+#define I2C_ICR_NACKCF_Pos           (4U)
+#define I2C_ICR_NACKCF_Msk           (0x1UL << I2C_ICR_NACKCF_Pos)             /*!< 0x00000010 */
+#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        /*!< NACK clear flag */
+#define I2C_ICR_STOPCF_Pos           (5U)
+#define I2C_ICR_STOPCF_Msk           (0x1UL << I2C_ICR_STOPCF_Pos)             /*!< 0x00000020 */
+#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        /*!< STOP detection clear flag */
+#define I2C_ICR_BERRCF_Pos           (8U)
+#define I2C_ICR_BERRCF_Msk           (0x1UL << I2C_ICR_BERRCF_Pos)             /*!< 0x00000100 */
+#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        /*!< Bus error clear flag */
+#define I2C_ICR_ARLOCF_Pos           (9U)
+#define I2C_ICR_ARLOCF_Msk           (0x1UL << I2C_ICR_ARLOCF_Pos)             /*!< 0x00000200 */
+#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        /*!< Arbitration lost clear flag */
+#define I2C_ICR_OVRCF_Pos            (10U)
+#define I2C_ICR_OVRCF_Msk            (0x1UL << I2C_ICR_OVRCF_Pos)              /*!< 0x00000400 */
+#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         /*!< Overrun/Underrun clear flag */
+#define I2C_ICR_PECCF_Pos            (11U)
+#define I2C_ICR_PECCF_Msk            (0x1UL << I2C_ICR_PECCF_Pos)              /*!< 0x00000800 */
+#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         /*!< PAC error clear flag */
+#define I2C_ICR_TIMOUTCF_Pos         (12U)
+#define I2C_ICR_TIMOUTCF_Msk         (0x1UL << I2C_ICR_TIMOUTCF_Pos)           /*!< 0x00001000 */
+#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      /*!< Timeout clear flag */
+#define I2C_ICR_ALERTCF_Pos          (13U)
+#define I2C_ICR_ALERTCF_Msk          (0x1UL << I2C_ICR_ALERTCF_Pos)            /*!< 0x00002000 */
+#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       /*!< Alert clear flag */
+
+/******************  Bit definition for I2C_PECR register  *********************/
+#define I2C_PECR_PEC_Pos             (0U)
+#define I2C_PECR_PEC_Msk             (0xFFUL << I2C_PECR_PEC_Pos)              /*!< 0x000000FF */
+#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          /*!< PEC register */
+
+/******************  Bit definition for I2C_RXDR register  *********************/
+#define I2C_RXDR_RXDATA_Pos          (0U)
+#define I2C_RXDR_RXDATA_Msk          (0xFFUL << I2C_RXDR_RXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       /*!< 8-bit receive data */
+
+/******************  Bit definition for I2C_TXDR register  *********************/
+#define I2C_TXDR_TXDATA_Pos          (0U)
+#define I2C_TXDR_TXDATA_Msk          (0xFFUL << I2C_TXDR_TXDATA_Pos)           /*!< 0x000000FF */
+#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       /*!< 8-bit transmit data */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Independent WATCHDOG (IWDG)                         */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_KR_KEY_Pos      (0U)
+#define IWDG_KR_KEY_Msk      (0xFFFFUL << IWDG_KR_KEY_Pos)                     /*!< 0x0000FFFF */
+#define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   /*!<Key value (write only, read 0000h)  */
+
+/*******************  Bit definition for IWDG_PR register  ********************/
+#define IWDG_PR_PR_Pos       (0U)
+#define IWDG_PR_PR_Msk       (0x7UL << IWDG_PR_PR_Pos)                         /*!< 0x00000007 */
+#define IWDG_PR_PR           IWDG_PR_PR_Msk                                    /*!<PR[2:0] (Prescaler divider)         */
+#define IWDG_PR_PR_0         (0x1UL << IWDG_PR_PR_Pos)                         /*!< 0x00000001 */
+#define IWDG_PR_PR_1         (0x2UL << IWDG_PR_PR_Pos)                         /*!< 0x00000002 */
+#define IWDG_PR_PR_2         (0x4UL << IWDG_PR_PR_Pos)                         /*!< 0x00000004 */
+
+/*******************  Bit definition for IWDG_RLR register  *******************/
+#define IWDG_RLR_RL_Pos      (0U)
+#define IWDG_RLR_RL_Msk      (0xFFFUL << IWDG_RLR_RL_Pos)                      /*!< 0x00000FFF */
+#define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   /*!<Watchdog counter reload value        */
+
+/*******************  Bit definition for IWDG_SR register  ********************/
+#define IWDG_SR_PVU_Pos      (0U)
+#define IWDG_SR_PVU_Msk      (0x1UL << IWDG_SR_PVU_Pos)                        /*!< 0x00000001 */
+#define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   /*!< Watchdog prescaler value update */
+#define IWDG_SR_RVU_Pos      (1U)
+#define IWDG_SR_RVU_Msk      (0x1UL << IWDG_SR_RVU_Pos)                        /*!< 0x00000002 */
+#define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   /*!< Watchdog counter reload value update */
+#define IWDG_SR_WVU_Pos      (2U)
+#define IWDG_SR_WVU_Msk      (0x1UL << IWDG_SR_WVU_Pos)                        /*!< 0x00000004 */
+#define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   /*!< Watchdog counter window value update */
+
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_WINR_WIN_Pos    (0U)
+#define IWDG_WINR_WIN_Msk    (0xFFFUL << IWDG_WINR_WIN_Pos)                    /*!< 0x00000FFF */
+#define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 /*!< Watchdog counter window value */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Power Control                                       */
+/*                                                                            */
+/******************************************************************************/
+#define PWR_PVM_SUPPORT                       /*!< PWR feature available only on specific devices: Power Voltage Monitoring feature */
+#define PWR_PVD_SUPPORT                       /*!< PWR feature available only on specific devices: Power Voltage Detection feature */
+#define PWR_BOR_SUPPORT                       /*!< PWR feature available only on specific devices: Brown-Out Reset feature         */
+#define PWR_SHDW_SUPPORT                      /*!< PWR feature available only on specific devices: Shutdown mode */
+
+/********************  Bit definition for PWR_CR1 register  ********************/
+#define PWR_CR1_LPMS_Pos          (0U)
+#define PWR_CR1_LPMS_Msk          (0x7UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000007 */
+#define PWR_CR1_LPMS              PWR_CR1_LPMS_Msk                             /*!< Low Power Mode Selection */
+#define PWR_CR1_LPMS_0            (0x1UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000001 */
+#define PWR_CR1_LPMS_1            (0x2UL << PWR_CR1_LPMS_Pos)                  /*!< 0x00000002 */
+#define PWR_CR1_LPMS_2            (0x4UL << PWR_CR1_LPMS_Pos)                   /*!< 0x00000004 */
+#define PWR_CR1_FPD_STOP_Pos      (3U)
+#define PWR_CR1_FPD_STOP_Msk      (0x1UL << PWR_CR1_FPD_STOP_Pos)              /*!< 0x00000008 */
+#define PWR_CR1_FPD_STOP          PWR_CR1_FPD_STOP_Msk                         /*!< Flash power down mode during stop */
+#define PWR_CR1_FPD_LPRUN_Pos     (4U)
+#define PWR_CR1_FPD_LPRUN_Msk     (0x1UL << PWR_CR1_FPD_LPRUN_Pos)             /*!< 0x00000010 */
+#define PWR_CR1_FPD_LPRUN         PWR_CR1_FPD_LPRUN_Msk                        /*!< Flash power down mode during run */
+#define PWR_CR1_FPD_LPSLP_Pos     (5U)
+#define PWR_CR1_FPD_LPSLP_Msk     (0x1UL << PWR_CR1_FPD_LPSLP_Pos)             /*!< 0x00000020 */
+#define PWR_CR1_FPD_LPSLP         PWR_CR1_FPD_LPSLP_Msk                        /*!< Flash power down mode during sleep */
+#define PWR_CR1_DBP_Pos           (8U)
+#define PWR_CR1_DBP_Msk           (0x1UL << PWR_CR1_DBP_Pos)                   /*!< 0x00000100 */
+#define PWR_CR1_DBP               PWR_CR1_DBP_Msk                              /*!< Disable Backup Domain write protection */
+#define PWR_CR1_VOS_Pos           (9U)
+#define PWR_CR1_VOS_Msk           (0x3UL << PWR_CR1_VOS_Pos)                   /*!< 0x00000600 */
+#define PWR_CR1_VOS               PWR_CR1_VOS_Msk                              /*!< Voltage scaling */
+#define PWR_CR1_VOS_0             (0x1UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 0 */
+#define PWR_CR1_VOS_1             (0x2UL << PWR_CR1_VOS_Pos)                   /*!< Voltage scaling bit 1 */
+#define PWR_CR1_LPR_Pos           (14U)
+#define PWR_CR1_LPR_Msk           (0x1UL << PWR_CR1_LPR_Pos)                   /*!< 0x00004000 */
+#define PWR_CR1_LPR               PWR_CR1_LPR_Msk                              /*!< Regulator Low-Power Run mode */
+
+/********************  Bit definition for PWR_CR2 register  ********************/
+#define PWR_CR2_PVDE_Pos          (0U)
+#define PWR_CR2_PVDE_Msk          (0x1UL << PWR_CR2_PVDE_Pos)                  /*!< 0x00000001 */
+#define PWR_CR2_PVDE              PWR_CR2_PVDE_Msk                             /*!< Programmable Voltage Detector Enable */
+#define PWR_CR2_PVDFT_Pos         (1U)
+#define PWR_CR2_PVDFT_Msk         (0x7UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x0000000E */
+#define PWR_CR2_PVDFT             PWR_CR2_PVDFT_Msk                            /*!< PVD Falling Threshold Selection bit field */
+#define PWR_CR2_PVDFT_0           (0x1UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000002 */
+#define PWR_CR2_PVDFT_1           (0x2UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000004 */
+#define PWR_CR2_PVDFT_2           (0x4UL << PWR_CR2_PVDFT_Pos)                 /*!< 0x00000008 */
+#define PWR_CR2_PVDRT_Pos         (4U)
+#define PWR_CR2_PVDRT_Msk         (0x7UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000070 */
+#define PWR_CR2_PVDRT             PWR_CR2_PVDRT_Msk                            /*!< PVD Rising Threshold Selection bit field */
+#define PWR_CR2_PVDRT_0           (0x1UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000010 */
+#define PWR_CR2_PVDRT_1           (0x2UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000020 */
+#define PWR_CR2_PVDRT_2           (0x4UL << PWR_CR2_PVDRT_Pos)                 /*!< 0x00000040 */
+#define PWR_CR2_PVMEN_USB_Pos     (8U)
+#define PWR_CR2_PVMEN_USB_Msk     (0x1UL << PWR_CR2_PVMEN_USB_Pos)             /*!< 0x00000100 */
+#define PWR_CR2_PVMEN_USB         PWR_CR2_PVMEN_USB_Msk                        /*!< USB Peripheral Voltage Monitor Enable */
+#define PWR_CR2_IOSV_Pos          (9U)
+#define PWR_CR2_IOSV_Msk          (0x1UL << PWR_CR2_IOSV_Pos)                  /*!< 0x00000200 */
+#define PWR_CR2_IOSV              PWR_CR2_IOSV_Msk                             /*!< VDDIO2 independent I/Os Supply Valid */
+#define PWR_CR2_USV_Pos           (10U)
+#define PWR_CR2_USV_Msk           (0x1UL << PWR_CR2_USV_Pos)                   /*!< 0x00000400 */
+#define PWR_CR2_USV               PWR_CR2_USV_Msk                              /*!< VDD USB Supply Valid */
+
+/********************  Bit definition for PWR_CR3 register  ********************/
+#define PWR_CR3_EWUP_Pos          (0U)
+#define PWR_CR3_EWUP_Msk          (0x3FUL << PWR_CR3_EWUP_Pos)                 /*!< 0x0000003F */
+#define PWR_CR3_EWUP              PWR_CR3_EWUP_Msk                             /*!< Enable all Wake-Up Pins  */
+#define PWR_CR3_EWUP1_Pos         (0U)
+#define PWR_CR3_EWUP1_Msk         (0x1UL << PWR_CR3_EWUP1_Pos)                 /*!< 0x00000001 */
+#define PWR_CR3_EWUP1             PWR_CR3_EWUP1_Msk                            /*!< Enable WKUP pin 1 */
+#define PWR_CR3_EWUP2_Pos         (1U)
+#define PWR_CR3_EWUP2_Msk         (0x1UL << PWR_CR3_EWUP2_Pos)                 /*!< 0x00000002 */
+#define PWR_CR3_EWUP2             PWR_CR3_EWUP2_Msk                            /*!< Enable WKUP pin 2 */
+#define PWR_CR3_EWUP3_Pos         (2U)
+#define PWR_CR3_EWUP3_Msk         (0x1UL << PWR_CR3_EWUP3_Pos)                 /*!< 0x00000004 */
+#define PWR_CR3_EWUP3             PWR_CR3_EWUP3_Msk                            /*!< Enable WKUP pin 3 */
+#define PWR_CR3_EWUP4_Pos         (3U)
+#define PWR_CR3_EWUP4_Msk         (0x1UL << PWR_CR3_EWUP4_Pos)                 /*!< 0x00000008 */
+#define PWR_CR3_EWUP4             PWR_CR3_EWUP4_Msk                            /*!< Enable WKUP pin 4 */
+#define PWR_CR3_EWUP5_Pos         (4U)
+#define PWR_CR3_EWUP5_Msk         (0x1UL << PWR_CR3_EWUP5_Pos)                 /*!< 0x00000010 */
+#define PWR_CR3_EWUP5             PWR_CR3_EWUP5_Msk                            /*!< Enable WKUP pin 5 */
+#define PWR_CR3_EWUP6_Pos         (5U)
+#define PWR_CR3_EWUP6_Msk         (0x1UL << PWR_CR3_EWUP6_Pos)                 /*!< 0x00000020 */
+#define PWR_CR3_EWUP6             PWR_CR3_EWUP6_Msk                            /*!< Enable WKUP pin 6 */
+#define PWR_CR3_RRS_Pos           (8U)
+#define PWR_CR3_RRS_Msk           (0x1UL << PWR_CR3_RRS_Pos)                   /*!< 0x00000100 */
+#define PWR_CR3_RRS               PWR_CR3_RRS_Msk                              /*!< RAM retention in Standby mode */
+#define PWR_CR3_ENB_ULP_Pos       (9U)
+#define PWR_CR3_ENB_ULP_Msk       (0x1UL << PWR_CR3_ENB_ULP_Pos)               /*!< 0x00000200 */
+#define PWR_CR3_ENB_ULP           PWR_CR3_ENB_ULP_Msk                          /*!< Enable sampling resistor bridge in the LPMU_RESET block */
+#define PWR_CR3_APC_Pos           (10U)
+#define PWR_CR3_APC_Msk           (0x1UL << PWR_CR3_APC_Pos)                   /*!< 0x00000400 */
+#define PWR_CR3_APC               PWR_CR3_APC_Msk                              /*!< Apply pull-up and pull-down configuration */
+#define PWR_CR3_EIWUL_Pos         (15U)
+#define PWR_CR3_EIWUL_Msk         (0x1UL << PWR_CR3_EIWUL_Pos)                 /*!< 0x00008000 */
+#define PWR_CR3_EIWUL             PWR_CR3_EIWUL_Msk                            /*!< Enable Internal Wake-up line */
+
+/********************  Bit definition for PWR_CR4 register  ********************/
+#define PWR_CR4_WP_Pos            (0U)
+#define PWR_CR4_WP_Msk            (0x3FUL << PWR_CR4_WP_Pos)                   /*!< 0x0000003F */
+#define PWR_CR4_WP                PWR_CR4_WP_Msk                               /*!< all Wake-Up Pin polarity */
+#define PWR_CR4_WP1_Pos           (0U)
+#define PWR_CR4_WP1_Msk           (0x1UL << PWR_CR4_WP1_Pos)                   /*!< 0x00000001 */
+#define PWR_CR4_WP1               PWR_CR4_WP1_Msk                              /*!< Wake-Up Pin 1 polarity */
+#define PWR_CR4_WP2_Pos           (1U)
+#define PWR_CR4_WP2_Msk           (0x1UL << PWR_CR4_WP2_Pos)                   /*!< 0x00000002 */
+#define PWR_CR4_WP2               PWR_CR4_WP2_Msk                              /*!< Wake-Up Pin 2 polarity */
+#define PWR_CR4_WP3_Pos           (2U)
+#define PWR_CR4_WP3_Msk           (0x1UL << PWR_CR4_WP3_Pos)                   /*!< 0x00000004 */
+#define PWR_CR4_WP3               PWR_CR4_WP3_Msk                              /*!< Wake-Up Pin 3 polarity */
+#define PWR_CR4_WP4_Pos           (3U)
+#define PWR_CR4_WP4_Msk           (0x1UL << PWR_CR4_WP4_Pos)                   /*!< 0x00000008 */
+#define PWR_CR4_WP4               PWR_CR4_WP4_Msk                              /*!< Wake-Up Pin 4 polarity */
+#define PWR_CR4_WP5_Pos           (4U)
+#define PWR_CR4_WP5_Msk           (0x1UL << PWR_CR4_WP5_Pos)                   /*!< 0x00000010 */
+#define PWR_CR4_WP5               PWR_CR4_WP5_Msk                              /*!< Wake-Up Pin 5 polarity */
+#define PWR_CR4_WP6_Pos           (5U)
+#define PWR_CR4_WP6_Msk           (0x1UL << PWR_CR4_WP6_Pos)                   /*!< 0x00000020 */
+#define PWR_CR4_WP6               PWR_CR4_WP6_Msk                              /*!< Wake-Up Pin 6 polarity */
+#define PWR_CR4_VBE_Pos           (8U)
+#define PWR_CR4_VBE_Msk           (0x1UL << PWR_CR4_VBE_Pos)                   /*!< 0x00000100 */
+#define PWR_CR4_VBE               PWR_CR4_VBE_Msk                              /*!< VBAT Battery charging Enable  */
+#define PWR_CR4_VBRS_Pos          (9U)
+#define PWR_CR4_VBRS_Msk          (0x1UL << PWR_CR4_VBRS_Pos)                  /*!< 0x00000200 */
+#define PWR_CR4_VBRS              PWR_CR4_VBRS_Msk                             /*!< VBAT Battery charging Resistor Selection */
+
+/********************  Bit definition for PWR_SR1 register  ********************/
+#define PWR_SR1_WUF_Pos           (0U)
+#define PWR_SR1_WUF_Msk           (0x3FUL << PWR_SR1_WUF_Pos)                  /*!< 0x0000003F */
+#define PWR_SR1_WUF               PWR_SR1_WUF_Msk                              /*!< Wakeup Flags  */
+#define PWR_SR1_WUF1_Pos          (0U)
+#define PWR_SR1_WUF1_Msk          (0x1UL << PWR_SR1_WUF1_Pos)                  /*!< 0x00000001 */
+#define PWR_SR1_WUF1              PWR_SR1_WUF1_Msk                             /*!< Wakeup Flag 1 */
+#define PWR_SR1_WUF2_Pos          (1U)
+#define PWR_SR1_WUF2_Msk          (0x1UL << PWR_SR1_WUF2_Pos)                  /*!< 0x00000002 */
+#define PWR_SR1_WUF2              PWR_SR1_WUF2_Msk                             /*!< Wakeup Flag 2 */
+#define PWR_SR1_WUF3_Pos          (2U)
+#define PWR_SR1_WUF3_Msk          (0x1UL << PWR_SR1_WUF3_Pos)                  /*!< 0x00000004 */
+#define PWR_SR1_WUF3              PWR_SR1_WUF3_Msk                             /*!< Wakeup Flag 3 */
+#define PWR_SR1_WUF4_Pos          (3U)
+#define PWR_SR1_WUF4_Msk          (0x1UL << PWR_SR1_WUF4_Pos)                  /*!< 0x00000008 */
+#define PWR_SR1_WUF4              PWR_SR1_WUF4_Msk                             /*!< Wakeup Flag 4 */
+#define PWR_SR1_WUF5_Pos          (4U)
+#define PWR_SR1_WUF5_Msk          (0x1UL << PWR_SR1_WUF5_Pos)                  /*!< 0x00000010 */
+#define PWR_SR1_WUF5              PWR_SR1_WUF5_Msk                             /*!< Wakeup Flag 5 */
+#define PWR_SR1_WUF6_Pos          (5U)
+#define PWR_SR1_WUF6_Msk          (0x1UL << PWR_SR1_WUF6_Pos)                  /*!< 0x00000020 */
+#define PWR_SR1_WUF6              PWR_SR1_WUF6_Msk                             /*!< Wakeup Flag 6 */
+#define PWR_SR1_SBF_Pos           (8U)
+#define PWR_SR1_SBF_Msk           (0x1UL << PWR_SR1_SBF_Pos)                   /*!< 0x00000100 */
+#define PWR_SR1_SBF               PWR_SR1_SBF_Msk                              /*!< Standby Flag  */
+#define PWR_SR1_WUFI_Pos          (15U)
+#define PWR_SR1_WUFI_Msk          (0x1UL << PWR_SR1_WUFI_Pos)                  /*!< 0x00008000 */
+#define PWR_SR1_WUFI              PWR_SR1_WUFI_Msk                             /*!< Wakeup Flag Internal */
+
+/********************  Bit definition for PWR_SR2 register  ********************/
+#define PWR_SR2_FLASH_RDY_Pos     (7U)
+#define PWR_SR2_FLASH_RDY_Msk     (0x1UL << PWR_SR2_FLASH_RDY_Pos)             /*!< 0x00000080 */
+#define PWR_SR2_FLASH_RDY         PWR_SR2_FLASH_RDY_Msk                        /*!< Flash Ready */
+#define PWR_SR2_REGLPS_Pos        (8U)
+#define PWR_SR2_REGLPS_Msk        (0x1UL << PWR_SR2_REGLPS_Pos)                /*!< 0x00000100 */
+#define PWR_SR2_REGLPS            PWR_SR2_REGLPS_Msk                           /*!< Regulator Low Power started */
+#define PWR_SR2_REGLPF_Pos        (9U)
+#define PWR_SR2_REGLPF_Msk        (0x1UL << PWR_SR2_REGLPF_Pos)                /*!< 0x00000200 */
+#define PWR_SR2_REGLPF            PWR_SR2_REGLPF_Msk                           /*!< Regulator Low Power flag    */
+#define PWR_SR2_VOSF_Pos          (10U)
+#define PWR_SR2_VOSF_Msk          (0x1UL << PWR_SR2_VOSF_Pos)                  /*!< 0x00000400 */
+#define PWR_SR2_VOSF              PWR_SR2_VOSF_Msk                             /*!< Voltage Scaling Flag */
+#define PWR_SR2_PVDO_Pos          (11U)
+#define PWR_SR2_PVDO_Msk          (0x1UL << PWR_SR2_PVDO_Pos)                  /*!< 0x00000800 */
+#define PWR_SR2_PVDO              PWR_SR2_PVDO_Msk                             /*!< Power voltage detector output */
+#define PWR_SR2_PVMO_USB_Pos      (13U)
+#define PWR_SR2_PVMO_USB_Msk      (0x1UL << PWR_SR2_PVMO_USB_Pos)              /*!< 0x00002000 */
+#define PWR_SR2_PVMO_USB          PWR_SR2_PVMO_USB_Msk                         /*!< USB Peripheral Voltage Monitoring Output */
+
+/********************  Bit definition for PWR_SCR register  ********************/
+#define PWR_SCR_CWUF_Pos          (0U)
+#define PWR_SCR_CWUF_Msk          (0x3FUL << PWR_SCR_CWUF_Pos)                 /*!< 0x0000003F */
+#define PWR_SCR_CWUF              PWR_SCR_CWUF_Msk                             /*!< Clear Wake-up Flags  */
+#define PWR_SCR_CWUF1_Pos         (0U)
+#define PWR_SCR_CWUF1_Msk         (0x1UL << PWR_SCR_CWUF1_Pos)                 /*!< 0x00000001 */
+#define PWR_SCR_CWUF1             PWR_SCR_CWUF1_Msk                            /*!< Clear Wake-up Flag 1 */
+#define PWR_SCR_CWUF2_Pos         (1U)
+#define PWR_SCR_CWUF2_Msk         (0x1UL << PWR_SCR_CWUF2_Pos)                 /*!< 0x00000002 */
+#define PWR_SCR_CWUF2             PWR_SCR_CWUF2_Msk                            /*!< Clear Wake-up Flag 2 */
+#define PWR_SCR_CWUF3_Pos         (2U)
+#define PWR_SCR_CWUF3_Msk         (0x1UL << PWR_SCR_CWUF3_Pos)                 /*!< 0x00000004 */
+#define PWR_SCR_CWUF3             PWR_SCR_CWUF3_Msk                            /*!< Clear Wake-up Flag 3 */
+#define PWR_SCR_CWUF4_Pos         (3U)
+#define PWR_SCR_CWUF4_Msk         (0x1UL << PWR_SCR_CWUF4_Pos)                 /*!< 0x00000008 */
+#define PWR_SCR_CWUF4             PWR_SCR_CWUF4_Msk                            /*!< Clear Wake-up Flag 4 */
+#define PWR_SCR_CWUF5_Pos         (4U)
+#define PWR_SCR_CWUF5_Msk         (0x1UL << PWR_SCR_CWUF5_Pos)                 /*!< 0x00000010 */
+#define PWR_SCR_CWUF5             PWR_SCR_CWUF5_Msk                            /*!< Clear Wake-up Flag 5 */
+#define PWR_SCR_CWUF6_Pos         (5U)
+#define PWR_SCR_CWUF6_Msk         (0x1UL << PWR_SCR_CWUF6_Pos)                 /*!< 0x00000020 */
+#define PWR_SCR_CWUF6             PWR_SCR_CWUF6_Msk                            /*!< Clear Wake-up Flag 6 */
+#define PWR_SCR_CSBF_Pos          (8U)
+#define PWR_SCR_CSBF_Msk          (0x1UL << PWR_SCR_CSBF_Pos)                  /*!< 0x00000100 */
+#define PWR_SCR_CSBF              PWR_SCR_CSBF_Msk                             /*!< Clear Standby Flag  */
+
+/********************  Bit definition for PWR_PUCRA register  *****************/
+#define PWR_PUCRA_PU0_Pos         (0U)
+#define PWR_PUCRA_PU0_Msk         (0x1UL << PWR_PUCRA_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRA_PU0             PWR_PUCRA_PU0_Msk                            /*!< Pin PA0 Pull-Up set */
+#define PWR_PUCRA_PU1_Pos         (1U)
+#define PWR_PUCRA_PU1_Msk         (0x1UL << PWR_PUCRA_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRA_PU1             PWR_PUCRA_PU1_Msk                            /*!< Pin PA1 Pull-Up set */
+#define PWR_PUCRA_PU2_Pos         (2U)
+#define PWR_PUCRA_PU2_Msk         (0x1UL << PWR_PUCRA_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRA_PU2             PWR_PUCRA_PU2_Msk                            /*!< Pin PA2 Pull-Up set */
+#define PWR_PUCRA_PU3_Pos         (3U)
+#define PWR_PUCRA_PU3_Msk         (0x1UL << PWR_PUCRA_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRA_PU3             PWR_PUCRA_PU3_Msk                            /*!< Pin PA3 Pull-Up set */
+#define PWR_PUCRA_PU4_Pos         (4U)
+#define PWR_PUCRA_PU4_Msk         (0x1UL << PWR_PUCRA_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRA_PU4             PWR_PUCRA_PU4_Msk                            /*!< Pin PA4 Pull-Up set */
+#define PWR_PUCRA_PU5_Pos         (5U)
+#define PWR_PUCRA_PU5_Msk         (0x1UL << PWR_PUCRA_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRA_PU5             PWR_PUCRA_PU5_Msk                            /*!< Pin PA5 Pull-Up set */
+#define PWR_PUCRA_PU6_Pos         (6U)
+#define PWR_PUCRA_PU6_Msk         (0x1UL << PWR_PUCRA_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRA_PU6             PWR_PUCRA_PU6_Msk                            /*!< Pin PA6 Pull-Up set */
+#define PWR_PUCRA_PU7_Pos         (7U)
+#define PWR_PUCRA_PU7_Msk         (0x1UL << PWR_PUCRA_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRA_PU7             PWR_PUCRA_PU7_Msk                            /*!< Pin PA7 Pull-Up set */
+#define PWR_PUCRA_PU8_Pos         (8U)
+#define PWR_PUCRA_PU8_Msk         (0x1UL << PWR_PUCRA_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRA_PU8             PWR_PUCRA_PU8_Msk                            /*!< Pin PA8 Pull-Up set */
+#define PWR_PUCRA_PU9_Pos         (9U)
+#define PWR_PUCRA_PU9_Msk         (0x1UL << PWR_PUCRA_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRA_PU9             PWR_PUCRA_PU9_Msk                            /*!< Pin PA9 Pull-Up set */
+#define PWR_PUCRA_PU10_Pos        (10U)
+#define PWR_PUCRA_PU10_Msk        (0x1UL << PWR_PUCRA_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRA_PU10            PWR_PUCRA_PU10_Msk                           /*!< Pin PA10 Pull-Up set */
+#define PWR_PUCRA_PU11_Pos        (11U)
+#define PWR_PUCRA_PU11_Msk        (0x1UL << PWR_PUCRA_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRA_PU11            PWR_PUCRA_PU11_Msk                           /*!< Pin PA11 Pull-Up set */
+#define PWR_PUCRA_PU12_Pos        (12U)
+#define PWR_PUCRA_PU12_Msk        (0x1UL << PWR_PUCRA_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRA_PU12            PWR_PUCRA_PU12_Msk                           /*!< Pin PA12 Pull-Up set */
+#define PWR_PUCRA_PU13_Pos        (13U)
+#define PWR_PUCRA_PU13_Msk        (0x1UL << PWR_PUCRA_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRA_PU13            PWR_PUCRA_PU13_Msk                           /*!< Pin PA13 Pull-Up set */
+#define PWR_PUCRA_PU14_Pos        (14U)
+#define PWR_PUCRA_PU14_Msk        (0x1UL << PWR_PUCRA_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRA_PU14            PWR_PUCRA_PU14_Msk                           /*!< Pin PA14 Pull-Up set */
+#define PWR_PUCRA_PU15_Pos        (15U)
+#define PWR_PUCRA_PU15_Msk        (0x1UL << PWR_PUCRA_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRA_PU15            PWR_PUCRA_PU15_Msk                           /*!< Pin PA15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRA register  *****************/
+#define PWR_PDCRA_PD0_Pos         (0U)
+#define PWR_PDCRA_PD0_Msk         (0x1UL << PWR_PDCRA_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRA_PD0             PWR_PDCRA_PD0_Msk                            /*!< Pin PA0 Pull-Down set */
+#define PWR_PDCRA_PD1_Pos         (1U)
+#define PWR_PDCRA_PD1_Msk         (0x1UL << PWR_PDCRA_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRA_PD1             PWR_PDCRA_PD1_Msk                            /*!< Pin PA1 Pull-Down set */
+#define PWR_PDCRA_PD2_Pos         (2U)
+#define PWR_PDCRA_PD2_Msk         (0x1UL << PWR_PDCRA_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRA_PD2             PWR_PDCRA_PD2_Msk                            /*!< Pin PA2 Pull-Down set */
+#define PWR_PDCRA_PD3_Pos         (3U)
+#define PWR_PDCRA_PD3_Msk         (0x1UL << PWR_PDCRA_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRA_PD3             PWR_PDCRA_PD3_Msk                            /*!< Pin PA3 Pull-Down set */
+#define PWR_PDCRA_PD4_Pos         (4U)
+#define PWR_PDCRA_PD4_Msk         (0x1UL << PWR_PDCRA_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRA_PD4             PWR_PDCRA_PD4_Msk                            /*!< Pin PA4 Pull-Down set */
+#define PWR_PDCRA_PD5_Pos         (5U)
+#define PWR_PDCRA_PD5_Msk         (0x1UL << PWR_PDCRA_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRA_PD5             PWR_PDCRA_PD5_Msk                            /*!< Pin PA5 Pull-Down set */
+#define PWR_PDCRA_PD6_Pos         (6U)
+#define PWR_PDCRA_PD6_Msk         (0x1UL << PWR_PDCRA_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRA_PD6             PWR_PDCRA_PD6_Msk                            /*!< Pin PA6 Pull-Down set */
+#define PWR_PDCRA_PD7_Pos         (7U)
+#define PWR_PDCRA_PD7_Msk         (0x1UL << PWR_PDCRA_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRA_PD7             PWR_PDCRA_PD7_Msk                            /*!< Pin PA7 Pull-Down set */
+#define PWR_PDCRA_PD8_Pos         (8U)
+#define PWR_PDCRA_PD8_Msk         (0x1UL << PWR_PDCRA_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRA_PD8             PWR_PDCRA_PD8_Msk                            /*!< Pin PA8 Pull-Down set */
+#define PWR_PDCRA_PD9_Pos         (9U)
+#define PWR_PDCRA_PD9_Msk         (0x1UL << PWR_PDCRA_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRA_PD9             PWR_PDCRA_PD9_Msk                            /*!< Pin PA9 Pull-Down set */
+#define PWR_PDCRA_PD10_Pos        (10U)
+#define PWR_PDCRA_PD10_Msk        (0x1UL << PWR_PDCRA_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRA_PD10            PWR_PDCRA_PD10_Msk                           /*!< Pin PA10 Pull-Down set */
+#define PWR_PDCRA_PD11_Pos        (11U)
+#define PWR_PDCRA_PD11_Msk        (0x1UL << PWR_PDCRA_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRA_PD11            PWR_PDCRA_PD11_Msk                           /*!< Pin PA11 Pull-Down set */
+#define PWR_PDCRA_PD12_Pos        (12U)
+#define PWR_PDCRA_PD12_Msk        (0x1UL << PWR_PDCRA_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRA_PD12            PWR_PDCRA_PD12_Msk                           /*!< Pin PA12 Pull-Down set */
+#define PWR_PDCRA_PD13_Pos        (13U)
+#define PWR_PDCRA_PD13_Msk        (0x1UL << PWR_PDCRA_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRA_PD13            PWR_PDCRA_PD13_Msk                           /*!< Pin PA13 Pull-Down set */
+#define PWR_PDCRA_PD14_Pos        (14U)
+#define PWR_PDCRA_PD14_Msk        (0x1UL << PWR_PDCRA_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRA_PD14            PWR_PDCRA_PD14_Msk                           /*!< Pin PA14 Pull-Down set */
+#define PWR_PDCRA_PD15_Pos        (15U)
+#define PWR_PDCRA_PD15_Msk        (0x1UL << PWR_PDCRA_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRA_PD15            PWR_PDCRA_PD15_Msk                           /*!< Pin PA15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRB register  *****************/
+#define PWR_PUCRB_PU0_Pos         (0U)
+#define PWR_PUCRB_PU0_Msk         (0x1UL << PWR_PUCRB_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRB_PU0             PWR_PUCRB_PU0_Msk                            /*!< Pin PB0 Pull-Up set */
+#define PWR_PUCRB_PU1_Pos         (1U)
+#define PWR_PUCRB_PU1_Msk         (0x1UL << PWR_PUCRB_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRB_PU1             PWR_PUCRB_PU1_Msk                            /*!< Pin PB1 Pull-Up set */
+#define PWR_PUCRB_PU2_Pos         (2U)
+#define PWR_PUCRB_PU2_Msk         (0x1UL << PWR_PUCRB_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRB_PU2             PWR_PUCRB_PU2_Msk                            /*!< Pin PB2 Pull-Up set */
+#define PWR_PUCRB_PU3_Pos         (3U)
+#define PWR_PUCRB_PU3_Msk         (0x1UL << PWR_PUCRB_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRB_PU3             PWR_PUCRB_PU3_Msk                            /*!< Pin PB3 Pull-Up set */
+#define PWR_PUCRB_PU4_Pos         (4U)
+#define PWR_PUCRB_PU4_Msk         (0x1UL << PWR_PUCRB_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRB_PU4             PWR_PUCRB_PU4_Msk                            /*!< Pin PB4 Pull-Up set */
+#define PWR_PUCRB_PU5_Pos         (5U)
+#define PWR_PUCRB_PU5_Msk         (0x1UL << PWR_PUCRB_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRB_PU5             PWR_PUCRB_PU5_Msk                            /*!< Pin PB5 Pull-Up set */
+#define PWR_PUCRB_PU6_Pos         (6U)
+#define PWR_PUCRB_PU6_Msk         (0x1UL << PWR_PUCRB_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRB_PU6             PWR_PUCRB_PU6_Msk                            /*!< Pin PB6 Pull-Up set */
+#define PWR_PUCRB_PU7_Pos         (7U)
+#define PWR_PUCRB_PU7_Msk         (0x1UL << PWR_PUCRB_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRB_PU7             PWR_PUCRB_PU7_Msk                            /*!< Pin PB7 Pull-Up set */
+#define PWR_PUCRB_PU8_Pos         (8U)
+#define PWR_PUCRB_PU8_Msk         (0x1UL << PWR_PUCRB_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRB_PU8             PWR_PUCRB_PU8_Msk                            /*!< Pin PB8 Pull-Up set */
+#define PWR_PUCRB_PU9_Pos         (9U)
+#define PWR_PUCRB_PU9_Msk         (0x1UL << PWR_PUCRB_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRB_PU9             PWR_PUCRB_PU9_Msk                            /*!< Pin PB9 Pull-Up set */
+#define PWR_PUCRB_PU10_Pos        (10U)
+#define PWR_PUCRB_PU10_Msk        (0x1UL << PWR_PUCRB_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRB_PU10            PWR_PUCRB_PU10_Msk                           /*!< Pin PB10 Pull-Up set */
+#define PWR_PUCRB_PU11_Pos        (11U)
+#define PWR_PUCRB_PU11_Msk        (0x1UL << PWR_PUCRB_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRB_PU11            PWR_PUCRB_PU11_Msk                           /*!< Pin PB11 Pull-Up set */
+#define PWR_PUCRB_PU12_Pos        (12U)
+#define PWR_PUCRB_PU12_Msk        (0x1UL << PWR_PUCRB_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRB_PU12            PWR_PUCRB_PU12_Msk                           /*!< Pin PB12 Pull-Up set */
+#define PWR_PUCRB_PU13_Pos        (13U)
+#define PWR_PUCRB_PU13_Msk        (0x1UL << PWR_PUCRB_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRB_PU13            PWR_PUCRB_PU13_Msk                           /*!< Pin PB13 Pull-Up set */
+#define PWR_PUCRB_PU14_Pos        (14U)
+#define PWR_PUCRB_PU14_Msk        (0x1UL << PWR_PUCRB_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRB_PU14            PWR_PUCRB_PU14_Msk                           /*!< Pin PB14 Pull-Up set */
+#define PWR_PUCRB_PU15_Pos        (15U)
+#define PWR_PUCRB_PU15_Msk        (0x1UL << PWR_PUCRB_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRB_PU15            PWR_PUCRB_PU15_Msk                           /*!< Pin PB15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRB register  *****************/
+#define PWR_PDCRB_PD0_Pos         (0U)
+#define PWR_PDCRB_PD0_Msk         (0x1UL << PWR_PDCRB_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRB_PD0             PWR_PDCRB_PD0_Msk                            /*!< Pin PB0 Pull-Down set */
+#define PWR_PDCRB_PD1_Pos         (1U)
+#define PWR_PDCRB_PD1_Msk         (0x1UL << PWR_PDCRB_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRB_PD1             PWR_PDCRB_PD1_Msk                            /*!< Pin PB1 Pull-Down set */
+#define PWR_PDCRB_PD2_Pos         (2U)
+#define PWR_PDCRB_PD2_Msk         (0x1UL << PWR_PDCRB_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRB_PD2             PWR_PDCRB_PD2_Msk                            /*!< Pin PB2 Pull-Down set */
+#define PWR_PDCRB_PD3_Pos         (3U)
+#define PWR_PDCRB_PD3_Msk         (0x1UL << PWR_PDCRB_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRB_PD3             PWR_PDCRB_PD3_Msk                            /*!< Pin PB3 Pull-Down set */
+#define PWR_PDCRB_PD4_Pos         (4U)
+#define PWR_PDCRB_PD4_Msk         (0x1UL << PWR_PDCRB_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRB_PD4             PWR_PDCRB_PD4_Msk                            /*!< Pin PB4 Pull-Down set */
+#define PWR_PDCRB_PD5_Pos         (5U)
+#define PWR_PDCRB_PD5_Msk         (0x1UL << PWR_PDCRB_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRB_PD5             PWR_PDCRB_PD5_Msk                            /*!< Pin PB5 Pull-Down set */
+#define PWR_PDCRB_PD6_Pos         (6U)
+#define PWR_PDCRB_PD6_Msk         (0x1UL << PWR_PDCRB_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRB_PD6             PWR_PDCRB_PD6_Msk                            /*!< Pin PB6 Pull-Down set */
+#define PWR_PDCRB_PD7_Pos         (7U)
+#define PWR_PDCRB_PD7_Msk         (0x1UL << PWR_PDCRB_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRB_PD7             PWR_PDCRB_PD7_Msk                            /*!< Pin PB7 Pull-Down set */
+#define PWR_PDCRB_PD8_Pos         (8U)
+#define PWR_PDCRB_PD8_Msk         (0x1UL << PWR_PDCRB_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRB_PD8             PWR_PDCRB_PD8_Msk                            /*!< Pin PB8 Pull-Down set */
+#define PWR_PDCRB_PD9_Pos         (9U)
+#define PWR_PDCRB_PD9_Msk         (0x1UL << PWR_PDCRB_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRB_PD9             PWR_PDCRB_PD9_Msk                            /*!< Pin PB9 Pull-Down set */
+#define PWR_PDCRB_PD10_Pos        (10U)
+#define PWR_PDCRB_PD10_Msk        (0x1UL << PWR_PDCRB_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRB_PD10            PWR_PDCRB_PD10_Msk                           /*!< Pin PB10 Pull-Down set */
+#define PWR_PDCRB_PD11_Pos        (11U)
+#define PWR_PDCRB_PD11_Msk        (0x1UL << PWR_PDCRB_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRB_PD11            PWR_PDCRB_PD11_Msk                           /*!< Pin PB11 Pull-Down set */
+#define PWR_PDCRB_PD12_Pos        (12U)
+#define PWR_PDCRB_PD12_Msk        (0x1UL << PWR_PDCRB_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRB_PD12            PWR_PDCRB_PD12_Msk                           /*!< Pin PB12 Pull-Down set */
+#define PWR_PDCRB_PD13_Pos        (13U)
+#define PWR_PDCRB_PD13_Msk        (0x1UL << PWR_PDCRB_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRB_PD13            PWR_PDCRB_PD13_Msk                           /*!< Pin PB13 Pull-Down set */
+#define PWR_PDCRB_PD14_Pos        (14U)
+#define PWR_PDCRB_PD14_Msk        (0x1UL << PWR_PDCRB_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRB_PD14            PWR_PDCRB_PD14_Msk                           /*!< Pin PB14 Pull-Down set */
+#define PWR_PDCRB_PD15_Pos        (15U)
+#define PWR_PDCRB_PD15_Msk        (0x1UL << PWR_PDCRB_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRB_PD15            PWR_PDCRB_PD15_Msk                           /*!< Pin PB15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRC register  *****************/
+#define PWR_PUCRC_PU0_Pos         (0U)
+#define PWR_PUCRC_PU0_Msk         (0x1UL << PWR_PUCRC_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRC_PU0             PWR_PUCRC_PU0_Msk                            /*!< Pin PC0 Pull-Up set */
+#define PWR_PUCRC_PU1_Pos         (1U)
+#define PWR_PUCRC_PU1_Msk         (0x1UL << PWR_PUCRC_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRC_PU1             PWR_PUCRC_PU1_Msk                            /*!< Pin PC1 Pull-Up set */
+#define PWR_PUCRC_PU2_Pos         (2U)
+#define PWR_PUCRC_PU2_Msk         (0x1UL << PWR_PUCRC_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRC_PU2             PWR_PUCRC_PU2_Msk                            /*!< Pin PC2 Pull-Up set */
+#define PWR_PUCRC_PU3_Pos         (3U)
+#define PWR_PUCRC_PU3_Msk         (0x1UL << PWR_PUCRC_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRC_PU3             PWR_PUCRC_PU3_Msk                            /*!< Pin PC3 Pull-Up set */
+#define PWR_PUCRC_PU4_Pos         (4U)
+#define PWR_PUCRC_PU4_Msk         (0x1UL << PWR_PUCRC_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRC_PU4             PWR_PUCRC_PU4_Msk                            /*!< Pin PC4 Pull-Up set */
+#define PWR_PUCRC_PU5_Pos         (5U)
+#define PWR_PUCRC_PU5_Msk         (0x1UL << PWR_PUCRC_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRC_PU5             PWR_PUCRC_PU5_Msk                            /*!< Pin PC5 Pull-Up set */
+#define PWR_PUCRC_PU6_Pos         (6U)
+#define PWR_PUCRC_PU6_Msk         (0x1UL << PWR_PUCRC_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRC_PU6             PWR_PUCRC_PU6_Msk                            /*!< Pin PC6 Pull-Up set */
+#define PWR_PUCRC_PU7_Pos         (7U)
+#define PWR_PUCRC_PU7_Msk         (0x1UL << PWR_PUCRC_PU7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRC_PU7             PWR_PUCRC_PU7_Msk                            /*!< Pin PC7 Pull-Up set */
+#define PWR_PUCRC_PU8_Pos         (8U)
+#define PWR_PUCRC_PU8_Msk         (0x1UL << PWR_PUCRC_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRC_PU8             PWR_PUCRC_PU8_Msk                            /*!< Pin PC8 Pull-Up set */
+#define PWR_PUCRC_PU9_Pos         (9U)
+#define PWR_PUCRC_PU9_Msk         (0x1UL << PWR_PUCRC_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRC_PU9             PWR_PUCRC_PU9_Msk                            /*!< Pin PC9 Pull-Up set */
+#define PWR_PUCRC_PU10_Pos        (10U)
+#define PWR_PUCRC_PU10_Msk        (0x1UL << PWR_PUCRC_PU10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRC_PU10            PWR_PUCRC_PU10_Msk                           /*!< Pin PC10 Pull-Up set */
+#define PWR_PUCRC_PU11_Pos        (11U)
+#define PWR_PUCRC_PU11_Msk        (0x1UL << PWR_PUCRC_PU11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRC_PU11            PWR_PUCRC_PU11_Msk                           /*!< Pin PC11 Pull-Up set */
+#define PWR_PUCRC_PU12_Pos        (12U)
+#define PWR_PUCRC_PU12_Msk        (0x1UL << PWR_PUCRC_PU12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRC_PU12            PWR_PUCRC_PU12_Msk                           /*!< Pin PC12 Pull-Up set */
+#define PWR_PUCRC_PU13_Pos        (13U)
+#define PWR_PUCRC_PU13_Msk        (0x1UL << PWR_PUCRC_PU13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRC_PU13            PWR_PUCRC_PU13_Msk                           /*!< Pin PC13 Pull-Up set */
+#define PWR_PUCRC_PU14_Pos        (14U)
+#define PWR_PUCRC_PU14_Msk        (0x1UL << PWR_PUCRC_PU14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRC_PU14            PWR_PUCRC_PU14_Msk                           /*!< Pin PC14 Pull-Up set */
+#define PWR_PUCRC_PU15_Pos        (15U)
+#define PWR_PUCRC_PU15_Msk        (0x1UL << PWR_PUCRC_PU15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRC_PU15            PWR_PUCRC_PU15_Msk                           /*!< Pin PC15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRC register  *****************/
+#define PWR_PDCRC_PD0_Pos         (0U)
+#define PWR_PDCRC_PD0_Msk         (0x1UL << PWR_PDCRC_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRC_PD0             PWR_PDCRC_PD0_Msk                            /*!< Pin PC0 Pull-Down set */
+#define PWR_PDCRC_PD1_Pos         (1U)
+#define PWR_PDCRC_PD1_Msk         (0x1UL << PWR_PDCRC_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRC_PD1             PWR_PDCRC_PD1_Msk                            /*!< Pin PC1 Pull-Down set */
+#define PWR_PDCRC_PD2_Pos         (2U)
+#define PWR_PDCRC_PD2_Msk         (0x1UL << PWR_PDCRC_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRC_PD2             PWR_PDCRC_PD2_Msk                            /*!< Pin PC2 Pull-Down set */
+#define PWR_PDCRC_PD3_Pos         (3U)
+#define PWR_PDCRC_PD3_Msk         (0x1UL << PWR_PDCRC_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRC_PD3             PWR_PDCRC_PD3_Msk                            /*!< Pin PC3 Pull-Down set */
+#define PWR_PDCRC_PD4_Pos         (4U)
+#define PWR_PDCRC_PD4_Msk         (0x1UL << PWR_PDCRC_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRC_PD4             PWR_PDCRC_PD4_Msk                            /*!< Pin PC4 Pull-Down set */
+#define PWR_PDCRC_PD5_Pos         (5U)
+#define PWR_PDCRC_PD5_Msk         (0x1UL << PWR_PDCRC_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRC_PD5             PWR_PDCRC_PD5_Msk                            /*!< Pin PC5 Pull-Down set */
+#define PWR_PDCRC_PD6_Pos         (6U)
+#define PWR_PDCRC_PD6_Msk         (0x1UL << PWR_PDCRC_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRC_PD6             PWR_PDCRC_PD6_Msk                            /*!< Pin PC6 Pull-Down set */
+#define PWR_PDCRC_PD7_Pos         (7U)
+#define PWR_PDCRC_PD7_Msk         (0x1UL << PWR_PDCRC_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRC_PD7             PWR_PDCRC_PD7_Msk                            /*!< Pin PC7 Pull-Down set */
+#define PWR_PDCRC_PD8_Pos         (8U)
+#define PWR_PDCRC_PD8_Msk         (0x1UL << PWR_PDCRC_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRC_PD8             PWR_PDCRC_PD8_Msk                            /*!< Pin PC8 Pull-Down set */
+#define PWR_PDCRC_PD9_Pos         (9U)
+#define PWR_PDCRC_PD9_Msk         (0x1UL << PWR_PDCRC_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRC_PD9             PWR_PDCRC_PD9_Msk                            /*!< Pin PC9 Pull-Down set */
+#define PWR_PDCRC_PD10_Pos        (10U)
+#define PWR_PDCRC_PD10_Msk        (0x1UL << PWR_PDCRC_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRC_PD10            PWR_PDCRC_PD10_Msk                           /*!< Pin PC10 Pull-Down set */
+#define PWR_PDCRC_PD11_Pos        (11U)
+#define PWR_PDCRC_PD11_Msk        (0x1UL << PWR_PDCRC_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRC_PD11            PWR_PDCRC_PD11_Msk                           /*!< Pin PC11 Pull-Down set */
+#define PWR_PDCRC_PD12_Pos        (12U)
+#define PWR_PDCRC_PD12_Msk        (0x1UL << PWR_PDCRC_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRC_PD12            PWR_PDCRC_PD12_Msk                           /*!< Pin PC12 Pull-Down set */
+#define PWR_PDCRC_PD13_Pos        (13U)
+#define PWR_PDCRC_PD13_Msk        (0x1UL << PWR_PDCRC_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRC_PD13            PWR_PDCRC_PD13_Msk                           /*!< Pin PC13 Pull-Down set */
+#define PWR_PDCRC_PD14_Pos        (14U)
+#define PWR_PDCRC_PD14_Msk        (0x1UL << PWR_PDCRC_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRC_PD14            PWR_PDCRC_PD14_Msk                           /*!< Pin PC14 Pull-Down set */
+#define PWR_PDCRC_PD15_Pos        (15U)
+#define PWR_PDCRC_PD15_Msk        (0x1UL << PWR_PDCRC_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRC_PD15            PWR_PDCRC_PD15_Msk                           /*!< Pin PC15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRD register  *****************/
+#define PWR_PUCRD_PU0_Pos         (0U)
+#define PWR_PUCRD_PU0_Msk         (0x1UL << PWR_PUCRD_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRD_PU0             PWR_PUCRD_PU0_Msk                            /*!< Pin PD0 Pull-Up set */
+#define PWR_PUCRD_PU1_Pos         (1U)
+#define PWR_PUCRD_PU1_Msk         (0x1UL << PWR_PUCRD_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRD_PU1             PWR_PUCRD_PU1_Msk                            /*!< Pin PD1 Pull-Up set */
+#define PWR_PUCRD_PU2_Pos         (2U)
+#define PWR_PUCRD_PU2_Msk         (0x1UL << PWR_PUCRD_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRD_PU2             PWR_PUCRD_PU2_Msk                            /*!< Pin PD2 Pull-Up set */
+#define PWR_PUCRD_PU3_Pos         (3U)
+#define PWR_PUCRD_PU3_Msk         (0x1UL << PWR_PUCRD_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRD_PU3             PWR_PUCRD_PU3_Msk                            /*!< Pin PD3 Pull-Up set */
+#define PWR_PUCRD_PU4_Pos         (4U)
+#define PWR_PUCRD_PU4_Msk         (0x1UL << PWR_PUCRD_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRD_PU4             PWR_PUCRD_PU4_Msk                            /*!< Pin PD4 Pull-Up set */
+#define PWR_PUCRD_PU5_Pos         (5U)
+#define PWR_PUCRD_PU5_Msk         (0x1UL << PWR_PUCRD_PU5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRD_PU5             PWR_PUCRD_PU5_Msk                            /*!< Pin PD5 Pull-Up set */
+#define PWR_PUCRD_PU6_Pos         (6U)
+#define PWR_PUCRD_PU6_Msk         (0x1UL << PWR_PUCRD_PU6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRD_PU6             PWR_PUCRD_PU6_Msk                            /*!< Pin PD6 Pull-Up set */
+#define PWR_PUCRD_PU8_Pos         (8U)
+#define PWR_PUCRD_PU8_Msk         (0x1UL << PWR_PUCRD_PU8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRD_PU8             PWR_PUCRD_PU8_Msk                            /*!< Pin PD8 Pull-Up set */
+#define PWR_PUCRD_PU9_Pos         (9U)
+#define PWR_PUCRD_PU9_Msk         (0x1UL << PWR_PUCRD_PU9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRD_PU9             PWR_PUCRD_PU9_Msk                            /*!< Pin PD9 Pull-Up set */
+#define PWR_PUCRD_PD10_Pos        (10U)
+#define PWR_PUCRD_PD10_Msk        (0x1UL << PWR_PUCRD_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRD_PD10            PWR_PUCRD_PD10_Msk                           /*!< Pin PD10 Pull-Up set */
+#define PWR_PUCRD_PD11_Pos        (11U)
+#define PWR_PUCRD_PD11_Msk        (0x1UL << PWR_PUCRD_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRD_PD11            PWR_PUCRD_PD11_Msk                           /*!< Pin PD11 Pull-Up set */
+#define PWR_PUCRD_PD12_Pos        (12U)
+#define PWR_PUCRD_PD12_Msk        (0x1UL << PWR_PUCRD_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRD_PD12            PWR_PUCRD_PD12_Msk                           /*!< Pin PD12 Pull-Up set */
+#define PWR_PUCRD_PD13_Pos        (13U)
+#define PWR_PUCRD_PD13_Msk        (0x1UL << PWR_PUCRD_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRD_PD13            PWR_PUCRD_PD13_Msk                           /*!< Pin PD13 Pull-Up set */
+#define PWR_PUCRD_PD14_Pos        (14U)
+#define PWR_PUCRD_PD14_Msk        (0x1UL << PWR_PUCRD_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRD_PD14            PWR_PUCRD_PD14_Msk                           /*!< Pin PD14 Pull-Up set */
+#define PWR_PUCRD_PD15_Pos        (15U)
+#define PWR_PUCRD_PD15_Msk        (0x1UL << PWR_PUCRD_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRD_PD15            PWR_PUCRD_PD15_Msk                           /*!< Pin PD15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRD register  *****************/
+#define PWR_PDCRD_PD0_Pos         (0U)
+#define PWR_PDCRD_PD0_Msk         (0x1UL << PWR_PDCRD_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRD_PD0             PWR_PDCRD_PD0_Msk                            /*!< Pin PD0 Pull-Down set */
+#define PWR_PDCRD_PD1_Pos         (1U)
+#define PWR_PDCRD_PD1_Msk         (0x1UL << PWR_PDCRD_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRD_PD1             PWR_PDCRD_PD1_Msk                            /*!< Pin PD1 Pull-Down set */
+#define PWR_PDCRD_PD2_Pos         (2U)
+#define PWR_PDCRD_PD2_Msk         (0x1UL << PWR_PDCRD_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRD_PD2             PWR_PDCRD_PD2_Msk                            /*!< Pin PD2 Pull-Down set */
+#define PWR_PDCRD_PD3_Pos         (3U)
+#define PWR_PDCRD_PD3_Msk         (0x1UL << PWR_PDCRD_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRD_PD3             PWR_PDCRD_PD3_Msk                            /*!< Pin PD3 Pull-Down set */
+#define PWR_PDCRD_PD4_Pos         (4U)
+#define PWR_PDCRD_PD4_Msk         (0x1UL << PWR_PDCRD_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRD_PD4             PWR_PDCRD_PD4_Msk                            /*!< Pin PD4 Pull-Down set */
+#define PWR_PDCRD_PD5_Pos         (5U)
+#define PWR_PDCRD_PD5_Msk         (0x1UL << PWR_PDCRD_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRD_PD5             PWR_PDCRD_PD5_Msk                            /*!< Pin PD5 Pull-Down set */
+#define PWR_PDCRD_PD6_Pos         (6U)
+#define PWR_PDCRD_PD6_Msk         (0x1UL << PWR_PDCRD_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRD_PD6             PWR_PDCRD_PD6_Msk                            /*!< Pin PD6 Pull-Down set */
+#define PWR_PDCRD_PD8_Pos         (8U)
+#define PWR_PDCRD_PD8_Msk         (0x1UL << PWR_PDCRD_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRD_PD8             PWR_PDCRD_PD8_Msk                            /*!< Pin PD8 Pull-Down set */
+#define PWR_PDCRD_PD9_Pos         (9U)
+#define PWR_PDCRD_PD9_Msk         (0x1UL << PWR_PDCRD_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRD_PD9             PWR_PDCRD_PD9_Msk                            /*!< Pin PD9 Pull-Down set */
+#define PWR_PDCRD_PD10_Pos        (10U)
+#define PWR_PDCRD_PD10_Msk        (0x1UL << PWR_PDCRD_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRD_PD10            PWR_PDCRD_PD10_Msk                           /*!< Pin PD10 Pull-Down set */
+#define PWR_PDCRD_PD11_Pos        (11U)
+#define PWR_PDCRD_PD11_Msk        (0x1UL << PWR_PDCRD_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRD_PD11            PWR_PDCRD_PD11_Msk                           /*!< Pin PD11 Pull-Down set */
+#define PWR_PDCRD_PD12_Pos        (12U)
+#define PWR_PDCRD_PD12_Msk        (0x1UL << PWR_PDCRD_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRD_PD12            PWR_PDCRD_PD12_Msk                           /*!< Pin PD12 Pull-Down set */
+#define PWR_PDCRD_PD13_Pos        (13U)
+#define PWR_PDCRD_PD13_Msk        (0x1UL << PWR_PDCRD_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRD_PD13            PWR_PDCRD_PD13_Msk                           /*!< Pin PD13 Pull-Down set */
+#define PWR_PDCRD_PD14_Pos        (14U)
+#define PWR_PDCRD_PD14_Msk        (0x1UL << PWR_PDCRD_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRD_PD14            PWR_PDCRD_PD14_Msk                           /*!< Pin PD14 Pull-Down set */
+#define PWR_PDCRD_PD15_Pos        (15U)
+#define PWR_PDCRD_PD15_Msk        (0x1UL << PWR_PDCRD_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRD_PD15            PWR_PDCRD_PD15_Msk                           /*!< Pin PD15 Pull-Down set */
+/********************  Bit definition for PWR_PUCRE register  *****************/
+#define PWR_PUCRE_PU0_Pos         (0U)
+#define PWR_PUCRE_PU0_Msk         (0x1UL << PWR_PUCRE_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRE_PU0             PWR_PUCRE_PU0_Msk                            /*!< Pin PE0 Pull-Up set */
+#define PWR_PUCRE_PU1_Pos         (1U)
+#define PWR_PUCRE_PU1_Msk         (0x1UL << PWR_PUCRE_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRE_PU1             PWR_PUCRE_PU1_Msk                            /*!< Pin PE1 Pull-Up set */
+#define PWR_PUCRE_PU2_Pos         (2U)
+#define PWR_PUCRE_PU2_Msk         (0x1UL << PWR_PUCRE_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRE_PU2             PWR_PUCRE_PU2_Msk                            /*!< Pin PE2 Pull-Up set */
+#define PWR_PUCRE_PU3_Pos         (3U)
+#define PWR_PUCRE_PU3_Msk         (0x1UL << PWR_PUCRE_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRE_PU3             PWR_PUCRE_PU3_Msk                            /*!< Pin PE3 Pull-Up set */
+#define PWR_PUCRE_PU4_Pos         (4U)
+#define PWR_PUCRE_PU4_Msk         (0x1UL << PWR_PUCRE_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRE_PU4             PWR_PUCRE_PU4_Msk                            /*!< Pin PE4 Pull-Up set */
+#define PWR_PUCRE_PD5_Pos         (5U)
+#define PWR_PUCRE_PD5_Msk         (0x1UL << PWR_PUCRE_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRE_PD5             PWR_PUCRE_PD5_Msk                            /*!< Pin PE5 Pull-Up set */
+#define PWR_PUCRE_PD6_Pos         (6U)
+#define PWR_PUCRE_PD6_Msk         (0x1UL << PWR_PUCRE_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRE_PD6             PWR_PUCRE_PD6_Msk                            /*!< Pin PE6 Pull-Up set */
+#define PWR_PUCRE_PD7_Pos         (7U)
+#define PWR_PUCRE_PD7_Msk         (0x1UL << PWR_PUCRE_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRE_PD7             PWR_PUCRE_PD7_Msk                            /*!< Pin PE7 Pull-Up set */
+#define PWR_PUCRE_PD8_Pos         (8U)
+#define PWR_PUCRE_PD8_Msk         (0x1UL << PWR_PUCRE_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRE_PD8             PWR_PUCRE_PD8_Msk                            /*!< Pin PE8 Pull-Up set */
+#define PWR_PUCRE_PD9_Pos         (9U)
+#define PWR_PUCRE_PD9_Msk         (0x1UL << PWR_PUCRE_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRE_PD9             PWR_PUCRE_PD9_Msk                            /*!< Pin PE9 Pull-Up set */
+#define PWR_PUCRE_PD10_Pos        (10U)
+#define PWR_PUCRE_PD10_Msk        (0x1UL << PWR_PUCRE_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRE_PD10            PWR_PUCRE_PD10_Msk                           /*!< Pin PE10 Pull-Up set */
+#define PWR_PUCRE_PD11_Pos        (11U)
+#define PWR_PUCRE_PD11_Msk        (0x1UL << PWR_PUCRE_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRE_PD11            PWR_PUCRE_PD11_Msk                           /*!< Pin PE11 Pull-Up set */
+#define PWR_PUCRE_PD12_Pos        (12U)
+#define PWR_PUCRE_PD12_Msk        (0x1UL << PWR_PUCRE_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRE_PD12            PWR_PUCRE_PD12_Msk                           /*!< Pin PE12 Pull-Up set */
+#define PWR_PUCRE_PD13_Pos        (13U)
+#define PWR_PUCRE_PD13_Msk        (0x1UL << PWR_PUCRE_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRE_PD13            PWR_PUCRE_PD13_Msk                           /*!< Pin PE13 Pull-Up set */
+#define PWR_PUCRE_PD14_Pos        (14U)
+#define PWR_PUCRE_PD14_Msk        (0x1UL << PWR_PUCRE_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PUCRE_PD14            PWR_PUCRE_PD14_Msk                           /*!< Pin PE14 Pull-Up set */
+#define PWR_PUCRE_PD15_Pos        (15U)
+#define PWR_PUCRE_PD15_Msk        (0x1UL << PWR_PUCRE_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PUCRE_PD15            PWR_PUCRE_PD15_Msk                           /*!< Pin PE15 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRE register  *****************/
+#define PWR_PDCRE_PD0_Pos         (0U)
+#define PWR_PDCRE_PD0_Msk         (0x1UL << PWR_PDCRE_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRE_PD0             PWR_PDCRE_PD0_Msk                            /*!< Pin PE0 Pull-Down set */
+#define PWR_PDCRE_PD1_Pos         (1U)
+#define PWR_PDCRE_PD1_Msk         (0x1UL << PWR_PDCRE_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRE_PD1             PWR_PDCRE_PD1_Msk                            /*!< Pin PE1 Pull-Down set */
+#define PWR_PDCRE_PD2_Pos         (2U)
+#define PWR_PDCRE_PD2_Msk         (0x1UL << PWR_PDCRE_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRE_PD2             PWR_PDCRE_PD2_Msk                            /*!< Pin PE2 Pull-Down set */
+#define PWR_PDCRE_PD3_Pos         (3U)
+#define PWR_PDCRE_PD3_Msk         (0x1UL << PWR_PDCRE_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRE_PD3             PWR_PDCRE_PD3_Msk                            /*!< Pin PE3 Pull-Down set */
+#define PWR_PDCRE_PD4_Pos         (4U)
+#define PWR_PDCRE_PD4_Msk         (0x1UL << PWR_PDCRE_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRE_PD4             PWR_PDCRE_PD4_Msk                            /*!< Pin PE4 Pull-Down set */
+#define PWR_PDCRE_PD5_Pos         (5U)
+#define PWR_PDCRE_PD5_Msk         (0x1UL << PWR_PDCRE_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRE_PD5             PWR_PDCRE_PD5_Msk                            /*!< Pin PE5 Pull-Down set */
+#define PWR_PDCRE_PD6_Pos         (6U)
+#define PWR_PDCRE_PD6_Msk         (0x1UL << PWR_PDCRE_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRE_PD6             PWR_PDCRE_PD6_Msk                            /*!< Pin PE6 Pull-Down set */
+#define PWR_PDCRE_PD7_Pos         (7U)
+#define PWR_PDCRE_PD7_Msk         (0x1UL << PWR_PDCRE_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRE_PD7             PWR_PDCRE_PD7_Msk                            /*!< Pin PE7 Pull-Down set */
+#define PWR_PDCRE_PD8_Pos         (8U)
+#define PWR_PDCRE_PD8_Msk         (0x1UL << PWR_PDCRE_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRE_PD8             PWR_PDCRE_PD8_Msk                            /*!< Pin PE8 Pull-Down set */
+#define PWR_PDCRE_PD9_Pos         (9U)
+#define PWR_PDCRE_PD9_Msk         (0x1UL << PWR_PDCRE_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRE_PD9             PWR_PDCRE_PD9_Msk                            /*!< Pin PE9 Pull-Down set */
+#define PWR_PDCRE_PD10_Pos        (10U)
+#define PWR_PDCRE_PD10_Msk        (0x1UL << PWR_PDCRE_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRE_PD10            PWR_PDCRE_PD10_Msk                           /*!< Pin PE10 Pull-Down set */
+#define PWR_PDCRE_PD11_Pos        (11U)
+#define PWR_PDCRE_PD11_Msk        (0x1UL << PWR_PDCRE_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRE_PD11            PWR_PDCRE_PD11_Msk                           /*!< Pin PE11 Pull-Down set */
+#define PWR_PDCRE_PD12_Pos        (12U)
+#define PWR_PDCRE_PD12_Msk        (0x1UL << PWR_PDCRE_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRE_PD12            PWR_PDCRE_PD12_Msk                           /*!< Pin PE12 Pull-Down set */
+#define PWR_PDCRE_PD13_Pos        (13U)
+#define PWR_PDCRE_PD13_Msk        (0x1UL << PWR_PDCRE_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRE_PD13            PWR_PDCRE_PD13_Msk                           /*!< Pin PE13 Pull-Down set */
+#define PWR_PDCRE_PD14_Pos        (14U)
+#define PWR_PDCRE_PD14_Msk        (0x1UL << PWR_PDCRE_PD14_Pos)                /*!< 0x00004000 */
+#define PWR_PDCRE_PD14            PWR_PDCRE_PD14_Msk                           /*!< Pin PE14 Pull-Down set */
+#define PWR_PDCRE_PD15_Pos        (15U)
+#define PWR_PDCRE_PD15_Msk        (0x1UL << PWR_PDCRE_PD15_Pos)                /*!< 0x00008000 */
+#define PWR_PDCRE_PD15            PWR_PDCRE_PD15_Msk                           /*!< Pin PE15 Pull-Down set */
+
+/********************  Bit definition for PWR_PUCRF register  *****************/
+#define PWR_PUCRF_PU0_Pos         (0U)
+#define PWR_PUCRF_PU0_Msk         (0x1UL << PWR_PUCRF_PU0_Pos)                 /*!< 0x00000001 */
+#define PWR_PUCRF_PU0             PWR_PUCRF_PU0_Msk                            /*!< Pin PF0 Pull-Up set */
+#define PWR_PUCRF_PU1_Pos         (1U)
+#define PWR_PUCRF_PU1_Msk         (0x1UL << PWR_PUCRF_PU1_Pos)                 /*!< 0x00000002 */
+#define PWR_PUCRF_PU1             PWR_PUCRF_PU1_Msk                            /*!< Pin PF1 Pull-Up set */
+#define PWR_PUCRF_PU2_Pos         (2U)
+#define PWR_PUCRF_PU2_Msk         (0x1UL << PWR_PUCRF_PU2_Pos)                 /*!< 0x00000004 */
+#define PWR_PUCRF_PU2             PWR_PUCRF_PU2_Msk                            /*!< Pin PF2 Pull-Up set */
+#define PWR_PUCRF_PU3_Pos         (3U)
+#define PWR_PUCRF_PU3_Msk         (0x1UL << PWR_PUCRF_PU3_Pos)                 /*!< 0x00000008 */
+#define PWR_PUCRF_PU3             PWR_PUCRF_PU3_Msk                            /*!< Pin PF3 Pull-Up set */
+#define PWR_PUCRF_PU4_Pos         (4U)
+#define PWR_PUCRF_PU4_Msk         (0x1UL << PWR_PUCRF_PU4_Pos)                 /*!< 0x00000010 */
+#define PWR_PUCRF_PU4             PWR_PUCRF_PU4_Msk                            /*!< Pin PF4 Pull-Up set */
+#define PWR_PUCRF_PD5_Pos         (5U)
+#define PWR_PUCRF_PD5_Msk         (0x1UL << PWR_PUCRF_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PUCRF_PD5             PWR_PUCRF_PD5_Msk                            /*!< Pin PF5 Pull-Up set */
+#define PWR_PUCRF_PD6_Pos         (6U)
+#define PWR_PUCRF_PD6_Msk         (0x1UL << PWR_PUCRF_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PUCRF_PD6             PWR_PUCRF_PD6_Msk                            /*!< Pin PF6 Pull-Up set */
+#define PWR_PUCRF_PD7_Pos         (7U)
+#define PWR_PUCRF_PD7_Msk         (0x1UL << PWR_PUCRF_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PUCRF_PD7             PWR_PUCRF_PD7_Msk                            /*!< Pin PF7 Pull-Up set */
+#define PWR_PUCRF_PD8_Pos         (8U)
+#define PWR_PUCRF_PD8_Msk         (0x1UL << PWR_PUCRF_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PUCRF_PD8             PWR_PUCRF_PD8_Msk                            /*!< Pin PF8 Pull-Up set */
+#define PWR_PUCRF_PD9_Pos         (9U)
+#define PWR_PUCRF_PD9_Msk         (0x1UL << PWR_PUCRF_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PUCRF_PD9             PWR_PUCRF_PD9_Msk                            /*!< Pin PF9 Pull-Up set */
+#define PWR_PUCRF_PD10_Pos        (10U)
+#define PWR_PUCRF_PD10_Msk        (0x1UL << PWR_PUCRF_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PUCRF_PD10            PWR_PUCRF_PD10_Msk                           /*!< Pin PF10 Pull-Up set */
+#define PWR_PUCRF_PD11_Pos        (11U)
+#define PWR_PUCRF_PD11_Msk        (0x1UL << PWR_PUCRF_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PUCRF_PD11            PWR_PUCRF_PD11_Msk                           /*!< Pin PF11 Pull-Up set */
+#define PWR_PUCRF_PD12_Pos        (12U)
+#define PWR_PUCRF_PD12_Msk        (0x1UL << PWR_PUCRF_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PUCRF_PD12            PWR_PUCRF_PD12_Msk                           /*!< Pin PF12 Pull-Up set */
+#define PWR_PUCRF_PD13_Pos        (13U)
+#define PWR_PUCRF_PD13_Msk        (0x1UL << PWR_PUCRF_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PUCRF_PD13            PWR_PUCRF_PD13_Msk                           /*!< Pin PF13 Pull-Up set */
+
+/********************  Bit definition for PWR_PDCRF register  *****************/
+#define PWR_PDCRF_PD0_Pos         (0U)
+#define PWR_PDCRF_PD0_Msk         (0x1UL << PWR_PDCRF_PD0_Pos)                 /*!< 0x00000001 */
+#define PWR_PDCRF_PD0             PWR_PDCRF_PD0_Msk                            /*!< Pin PF0 Pull-Down set */
+#define PWR_PDCRF_PD1_Pos         (1U)
+#define PWR_PDCRF_PD1_Msk         (0x1UL << PWR_PDCRF_PD1_Pos)                 /*!< 0x00000002 */
+#define PWR_PDCRF_PD1             PWR_PDCRF_PD1_Msk                            /*!< Pin PF1 Pull-Down set */
+#define PWR_PDCRF_PD2_Pos         (2U)
+#define PWR_PDCRF_PD2_Msk         (0x1UL << PWR_PDCRF_PD2_Pos)                 /*!< 0x00000004 */
+#define PWR_PDCRF_PD2             PWR_PDCRF_PD2_Msk                            /*!< Pin PF2 Pull-Down set */
+#define PWR_PDCRF_PD3_Pos         (3U)
+#define PWR_PDCRF_PD3_Msk         (0x1UL << PWR_PDCRF_PD3_Pos)                 /*!< 0x00000008 */
+#define PWR_PDCRF_PD3             PWR_PDCRF_PD3_Msk                            /*!< Pin PF3 Pull-Down set */
+#define PWR_PDCRF_PD4_Pos         (4U)
+#define PWR_PDCRF_PD4_Msk         (0x1UL << PWR_PDCRF_PD4_Pos)                 /*!< 0x00000010 */
+#define PWR_PDCRF_PD4             PWR_PDCRF_PD4_Msk                            /*!< Pin PF4 Pull-Down set */
+#define PWR_PDCRF_PD5_Pos         (5U)
+#define PWR_PDCRF_PD5_Msk         (0x1UL << PWR_PDCRF_PD5_Pos)                 /*!< 0x00000020 */
+#define PWR_PDCRF_PD5             PWR_PDCRF_PD5_Msk                            /*!< Pin PF5 Pull-Down set */
+#define PWR_PDCRF_PD6_Pos         (6U)
+#define PWR_PDCRF_PD6_Msk         (0x1UL << PWR_PDCRF_PD6_Pos)                 /*!< 0x00000040 */
+#define PWR_PDCRF_PD6             PWR_PDCRF_PD6_Msk                            /*!< Pin PF6 Pull-Down set */
+#define PWR_PDCRF_PD7_Pos         (7U)
+#define PWR_PDCRF_PD7_Msk         (0x1UL << PWR_PDCRF_PD7_Pos)                 /*!< 0x00000080 */
+#define PWR_PDCRF_PD7             PWR_PDCRF_PD7_Msk                            /*!< Pin PF7 Pull-Down set */
+#define PWR_PDCRF_PD8_Pos         (8U)
+#define PWR_PDCRF_PD8_Msk         (0x1UL << PWR_PDCRF_PD8_Pos)                 /*!< 0x00000100 */
+#define PWR_PDCRF_PD8             PWR_PDCRF_PD8_Msk                            /*!< Pin PF8 Pull-Down set */
+#define PWR_PDCRF_PD9_Pos         (9U)
+#define PWR_PDCRF_PD9_Msk         (0x1UL << PWR_PDCRF_PD9_Pos)                 /*!< 0x00000200 */
+#define PWR_PDCRF_PD9             PWR_PDCRF_PD9_Msk                            /*!< Pin PF9 Pull-Down set */
+#define PWR_PDCRF_PD10_Pos        (10U)
+#define PWR_PDCRF_PD10_Msk        (0x1UL << PWR_PDCRF_PD10_Pos)                /*!< 0x00000400 */
+#define PWR_PDCRF_PD10            PWR_PDCRF_PD10_Msk                           /*!< Pin PF10 Pull-Down set */
+#define PWR_PDCRF_PD11_Pos        (11U)
+#define PWR_PDCRF_PD11_Msk        (0x1UL << PWR_PDCRF_PD11_Pos)                /*!< 0x00000800 */
+#define PWR_PDCRF_PD11            PWR_PDCRF_PD11_Msk                           /*!< Pin PF11 Pull-Down set */
+#define PWR_PDCRF_PD12_Pos        (12U)
+#define PWR_PDCRF_PD12_Msk        (0x1UL << PWR_PDCRF_PD12_Pos)                /*!< 0x00001000 */
+#define PWR_PDCRF_PD12            PWR_PDCRF_PD12_Msk                           /*!< Pin PF12 Pull-Down set */
+#define PWR_PDCRF_PD13_Pos        (13U)
+#define PWR_PDCRF_PD13_Msk        (0x1UL << PWR_PDCRF_PD13_Pos)                /*!< 0x00002000 */
+#define PWR_PDCRF_PD13            PWR_PDCRF_PD13_Msk                           /*!< Pin PF13 Pull-Down set */
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Reset and Clock Control                          */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions  (not present on all devices in the STM32G0 series)
+*/
+#define RCC_MCO2_SUPPORT
+#define RCC_HSI48_SUPPORT
+#define RCC_PLLQ_SUPPORT
+
+/********************  Bit definition for RCC_CR register  *****************/
+#define RCC_CR_HSION_Pos                 (8U)
+#define RCC_CR_HSION_Msk                 (0x1UL << RCC_CR_HSION_Pos)           /*!< 0x00000100 */
+#define RCC_CR_HSION                     RCC_CR_HSION_Msk                      /*!< Internal High Speed clock enable */
+#define RCC_CR_HSIKERON_Pos              (9U)
+#define RCC_CR_HSIKERON_Msk              (0x1UL << RCC_CR_HSIKERON_Pos)        /*!< 0x00000200 */
+#define RCC_CR_HSIKERON                  RCC_CR_HSIKERON_Msk                   /*!< Internal High Speed clock enable for some IPs Kernel */
+#define RCC_CR_HSIRDY_Pos                (10U)
+#define RCC_CR_HSIRDY_Msk                (0x1UL << RCC_CR_HSIRDY_Pos)          /*!< 0x00000400 */
+#define RCC_CR_HSIRDY                    RCC_CR_HSIRDY_Msk                     /*!< Internal High Speed clock ready flag */
+#define RCC_CR_HSIDIV_Pos                (11U)
+#define RCC_CR_HSIDIV_Msk                (0x7UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00003800 */
+#define RCC_CR_HSIDIV                    RCC_CR_HSIDIV_Msk                     /*!< HSIDIV[13:11] Internal High Speed clock division factor */
+#define RCC_CR_HSIDIV_0                  (0x1UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00000800 */
+#define RCC_CR_HSIDIV_1                  (0x2UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00001000 */
+#define RCC_CR_HSIDIV_2                  (0x4UL << RCC_CR_HSIDIV_Pos)          /*!< 0x00002000 */
+#define RCC_CR_HSEON_Pos                 (16U)
+#define RCC_CR_HSEON_Msk                 (0x1UL << RCC_CR_HSEON_Pos)           /*!< 0x00010000 */
+#define RCC_CR_HSEON                     RCC_CR_HSEON_Msk                      /*!< External High Speed clock enable */
+#define RCC_CR_HSERDY_Pos                (17U)
+#define RCC_CR_HSERDY_Msk                (0x1UL << RCC_CR_HSERDY_Pos)          /*!< 0x00020000 */
+#define RCC_CR_HSERDY                    RCC_CR_HSERDY_Msk                     /*!< External High Speed clock ready */
+#define RCC_CR_HSEBYP_Pos                (18U)
+#define RCC_CR_HSEBYP_Msk                (0x1UL << RCC_CR_HSEBYP_Pos)          /*!< 0x00040000 */
+#define RCC_CR_HSEBYP                    RCC_CR_HSEBYP_Msk                     /*!< External High Speed clock Bypass */
+#define RCC_CR_CSSON_Pos                 (19U)
+#define RCC_CR_CSSON_Msk                 (0x1UL << RCC_CR_CSSON_Pos)           /*!< 0x00080000 */
+#define RCC_CR_CSSON                     RCC_CR_CSSON_Msk                      /*!< HSE Clock Security System enable */
+
+#define RCC_CR_HSI48ON_Pos                (22U)
+#define RCC_CR_HSI48ON_Msk                (0x1UL << RCC_CR_HSI48ON_Pos)           /*!< 0x004000000 */
+#define RCC_CR_HSI48ON                    RCC_CR_HSI48ON_Msk                      /*!< RC48 clock enable */
+#define RCC_CR_HSI48RDY_Pos               (23U)
+#define RCC_CR_HSI48RDY_Msk               (0x1UL << RCC_CR_HSI48RDY_Pos)           /*!< 0x00800000 */
+#define RCC_CR_HSI48RDY                   RCC_CR_HSI48RDY_Msk                      /*!< RC48 clock ready */
+#define RCC_CR_PLLON_Pos                 (24U)
+#define RCC_CR_PLLON_Msk                 (0x1UL << RCC_CR_PLLON_Pos)           /*!< 0x01000000 */
+#define RCC_CR_PLLON                     RCC_CR_PLLON_Msk                      /*!< System PLL clock enable */
+#define RCC_CR_PLLRDY_Pos                (25U)
+#define RCC_CR_PLLRDY_Msk                (0x1UL << RCC_CR_PLLRDY_Pos)          /*!< 0x02000000 */
+#define RCC_CR_PLLRDY                    RCC_CR_PLLRDY_Msk                     /*!< System PLL clock ready */
+
+/********************  Bit definition for RCC_ICSCR register  ***************/
+/*!< HSICAL configuration */
+#define RCC_ICSCR_HSICAL_Pos             (0U)
+#define RCC_ICSCR_HSICAL_Msk             (0xFFUL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x000000FF */
+#define RCC_ICSCR_HSICAL                 RCC_ICSCR_HSICAL_Msk                  /*!< HSICAL[7:0] bits */
+#define RCC_ICSCR_HSICAL_0               (0x01UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000001 */
+#define RCC_ICSCR_HSICAL_1               (0x02UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000002 */
+#define RCC_ICSCR_HSICAL_2               (0x04UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000004 */
+#define RCC_ICSCR_HSICAL_3               (0x08UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000008 */
+#define RCC_ICSCR_HSICAL_4               (0x10UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000010 */
+#define RCC_ICSCR_HSICAL_5               (0x20UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000020 */
+#define RCC_ICSCR_HSICAL_6               (0x40UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000040 */
+#define RCC_ICSCR_HSICAL_7               (0x80UL << RCC_ICSCR_HSICAL_Pos)      /*!< 0x00000080 */
+
+/*!< HSITRIM configuration */
+#define RCC_ICSCR_HSITRIM_Pos            (8U)
+#define RCC_ICSCR_HSITRIM_Msk            (0x7FUL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00007F00 */
+#define RCC_ICSCR_HSITRIM                RCC_ICSCR_HSITRIM_Msk                 /*!< HSITRIM[14:8] bits */
+#define RCC_ICSCR_HSITRIM_0              (0x01UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000100 */
+#define RCC_ICSCR_HSITRIM_1              (0x02UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000200 */
+#define RCC_ICSCR_HSITRIM_2              (0x04UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000400 */
+#define RCC_ICSCR_HSITRIM_3              (0x08UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00000800 */
+#define RCC_ICSCR_HSITRIM_4              (0x10UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00001000 */
+#define RCC_ICSCR_HSITRIM_5              (0x20UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00002000 */
+#define RCC_ICSCR_HSITRIM_6              (0x40UL << RCC_ICSCR_HSITRIM_Pos)     /*!< 0x00004000 */
+
+/********************  Bit definition for RCC_CFGR register  ***************/
+/*!< SW configuration */
+#define RCC_CFGR_SW_Pos                (0U)
+#define RCC_CFGR_SW_Msk                (0x7UL << RCC_CFGR_SW_Pos)              /*!< 0x00000007 */
+#define RCC_CFGR_SW                    RCC_CFGR_SW_Msk                         /*!< SW[2:0] bits (System clock Switch) */
+#define RCC_CFGR_SW_0                  (0x1UL << RCC_CFGR_SW_Pos)              /*!< 0x00000001 */
+#define RCC_CFGR_SW_1                  (0x2UL << RCC_CFGR_SW_Pos)              /*!< 0x00000002 */
+#define RCC_CFGR_SW_2                  (0x4UL << RCC_CFGR_SW_Pos)              /*!< 0x00000004 */
+
+/*!< SWS configuration */
+#define RCC_CFGR_SWS_Pos               (3U)
+#define RCC_CFGR_SWS_Msk               (0x7UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000038 */
+#define RCC_CFGR_SWS                   RCC_CFGR_SWS_Msk                        /*!< SWS[2:0] bits (System Clock Switch Status) */
+#define RCC_CFGR_SWS_0                 (0x1UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000008 */
+#define RCC_CFGR_SWS_1                 (0x2UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000010 */
+#define RCC_CFGR_SWS_2                 (0x4UL << RCC_CFGR_SWS_Pos)             /*!< 0x00000020 */
+
+/*!< HPRE configuration */
+#define RCC_CFGR_HPRE_Pos              (8U)
+#define RCC_CFGR_HPRE_Msk              (0xFUL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000F00 */
+#define RCC_CFGR_HPRE                  RCC_CFGR_HPRE_Msk                       /*!< HPRE[3:0] bits (AHB prescaler) */
+#define RCC_CFGR_HPRE_0                (0x1UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000100 */
+#define RCC_CFGR_HPRE_1                (0x2UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000200 */
+#define RCC_CFGR_HPRE_2                (0x4UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000400 */
+#define RCC_CFGR_HPRE_3                (0x8UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000800 */
+
+/*!< PPRE configuration */
+#define RCC_CFGR_PPRE_Pos              (12U)
+#define RCC_CFGR_PPRE_Msk              (0x7UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00007000 */
+#define RCC_CFGR_PPRE                  RCC_CFGR_PPRE_Msk                       /*!< PRE1[2:0] bits (APB prescaler) */
+#define RCC_CFGR_PPRE_0                (0x1UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00001000 */
+#define RCC_CFGR_PPRE_1                (0x2UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00002000 */
+#define RCC_CFGR_PPRE_2                (0x4UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00004000 */
+
+/*!< MCO2SEL configuration */
+#define RCC_CFGR_MCO2SEL_Pos            (16U)
+#define RCC_CFGR_MCO2SEL_Msk            (0xFUL << RCC_CFGR_MCO2SEL_Pos)          /*!< 0x000F0000 */
+#define RCC_CFGR_MCO2SEL                RCC_CFGR_MCO2SEL_Msk                     /*!< MCO2SEL [3:0] bits (Clock output selection) */
+#define RCC_CFGR_MCO2SEL_0              (0x1UL << RCC_CFGR_MCO2SEL_Pos)          /*!< 0x00010000 */
+#define RCC_CFGR_MCO2SEL_1              (0x2UL << RCC_CFGR_MCO2SEL_Pos)          /*!< 0x00020000 */
+#define RCC_CFGR_MCO2SEL_2              (0x4UL << RCC_CFGR_MCO2SEL_Pos)          /*!< 0x00040000 */
+#define RCC_CFGR_MCO2SEL_3              (0x8UL << RCC_CFGR_MCO2SEL_Pos)          /*!< 0x00080000 */
+
+/*!< MCO2 Prescaler configuration */
+#define RCC_CFGR_MCO2PRE_Pos            (20U)
+#define RCC_CFGR_MCO2PRE_Msk            (0xFUL << RCC_CFGR_MCO2PRE_Pos)          /*!< 0x00F00000 */
+#define RCC_CFGR_MCO2PRE                RCC_CFGR_MCO2PRE_Msk                     /*!< MCO2 prescaler [3:0] */
+#define RCC_CFGR_MCO2PRE_0              (0x1UL << RCC_CFGR_MCO2PRE_Pos)          /*!< 0x00100000 */
+#define RCC_CFGR_MCO2PRE_1              (0x2UL << RCC_CFGR_MCO2PRE_Pos)          /*!< 0x00200000 */
+#define RCC_CFGR_MCO2PRE_2              (0x4UL << RCC_CFGR_MCO2PRE_Pos)          /*!< 0x00400000 */
+#define RCC_CFGR_MCO2PRE_3              (0x8UL << RCC_CFGR_MCO2PRE_Pos)          /*!< 0x00800000 */
+
+/*!< MCOSEL configuration */
+#define RCC_CFGR_MCOSEL_Pos            (24U)
+#define RCC_CFGR_MCOSEL_Msk            (0xFUL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x0F000000 */
+#define RCC_CFGR_MCOSEL                RCC_CFGR_MCOSEL_Msk                     /*!< MCOSEL [2:0] bits (Clock output selection) */
+#define RCC_CFGR_MCOSEL_0              (0x1UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x01000000 */
+#define RCC_CFGR_MCOSEL_1              (0x2UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x02000000 */
+#define RCC_CFGR_MCOSEL_2              (0x4UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x04000000 */
+#define RCC_CFGR_MCOSEL_3              (0x8UL << RCC_CFGR_MCOSEL_Pos)          /*!< 0x08000000 */
+
+/*!< MCO Prescaler configuration */
+#define RCC_CFGR_MCOPRE_Pos            (28U)
+#define RCC_CFGR_MCOPRE_Msk            (0xFUL << RCC_CFGR_MCOPRE_Pos)          /*!< 0xF0000000 */
+#define RCC_CFGR_MCOPRE                RCC_CFGR_MCOPRE_Msk                     /*!< MCO prescaler [2:0] */
+#define RCC_CFGR_MCOPRE_0              (0x1UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x10000000 */
+#define RCC_CFGR_MCOPRE_1              (0x2UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x20000000 */
+#define RCC_CFGR_MCOPRE_2              (0x4UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x40000000 */
+#define RCC_CFGR_MCOPRE_3              (0x8UL << RCC_CFGR_MCOPRE_Pos)          /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_PLLCFGR register  ***************/
+#define RCC_PLLCFGR_PLLSRC_Pos           (0U)
+#define RCC_PLLCFGR_PLLSRC_Msk           (0x3UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC               RCC_PLLCFGR_PLLSRC_Msk
+#define RCC_PLLCFGR_PLLSRC_0             (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000001 */
+#define RCC_PLLCFGR_PLLSRC_1             (0x2UL << RCC_PLLCFGR_PLLSRC_Pos)     /*!< 0x00000002 */
+
+#define RCC_PLLCFGR_PLLSRC_NONE          (0x00000000UL)                        /*!< No clock sent to PLL      */
+#define RCC_PLLCFGR_PLLSRC_HSI_Pos       (1U)
+#define RCC_PLLCFGR_PLLSRC_HSI_Msk       (0x1UL << RCC_PLLCFGR_PLLSRC_HSI_Pos) /*!< 0x00000002 */
+#define RCC_PLLCFGR_PLLSRC_HSI           RCC_PLLCFGR_PLLSRC_HSI_Msk            /*!< HSI source clock selected */
+#define RCC_PLLCFGR_PLLSRC_HSE_Pos       (0U)
+#define RCC_PLLCFGR_PLLSRC_HSE_Msk       (0x3UL << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00000003 */
+#define RCC_PLLCFGR_PLLSRC_HSE           RCC_PLLCFGR_PLLSRC_HSE_Msk            /*!< HSE source clock selected */
+
+#define RCC_PLLCFGR_PLLM_Pos             (4U)
+#define RCC_PLLCFGR_PLLM_Msk             (0x7UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000070 */
+#define RCC_PLLCFGR_PLLM                 RCC_PLLCFGR_PLLM_Msk
+#define RCC_PLLCFGR_PLLM_0               (0x1UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000010 */
+#define RCC_PLLCFGR_PLLM_1               (0x2UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000020 */
+#define RCC_PLLCFGR_PLLM_2               (0x4UL << RCC_PLLCFGR_PLLM_Pos)       /*!< 0x00000040 */
+
+#define RCC_PLLCFGR_PLLN_Pos             (8U)
+#define RCC_PLLCFGR_PLLN_Msk             (0x7FUL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00007F00 */
+#define RCC_PLLCFGR_PLLN                 RCC_PLLCFGR_PLLN_Msk
+#define RCC_PLLCFGR_PLLN_0               (0x01UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000100 */
+#define RCC_PLLCFGR_PLLN_1               (0x02UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000200 */
+#define RCC_PLLCFGR_PLLN_2               (0x04UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000400 */
+#define RCC_PLLCFGR_PLLN_3               (0x08UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00000800 */
+#define RCC_PLLCFGR_PLLN_4               (0x10UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00001000 */
+#define RCC_PLLCFGR_PLLN_5               (0x20UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00002000 */
+#define RCC_PLLCFGR_PLLN_6               (0x40UL << RCC_PLLCFGR_PLLN_Pos)      /*!< 0x00004000 */
+
+#define RCC_PLLCFGR_PLLPEN_Pos           (16U)
+#define RCC_PLLCFGR_PLLPEN_Msk           (0x1UL << RCC_PLLCFGR_PLLPEN_Pos)     /*!< 0x00010000 */
+#define RCC_PLLCFGR_PLLPEN               RCC_PLLCFGR_PLLPEN_Msk
+
+#define RCC_PLLCFGR_PLLP_Pos              (17U)
+#define RCC_PLLCFGR_PLLP_Msk              (0x1FUL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x003E0000 */
+#define RCC_PLLCFGR_PLLP                  RCC_PLLCFGR_PLLP_Msk
+#define RCC_PLLCFGR_PLLP_0                (0x01UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00020000 */
+#define RCC_PLLCFGR_PLLP_1                (0x02UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00040000 */
+#define RCC_PLLCFGR_PLLP_2                (0x04UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00080000 */
+#define RCC_PLLCFGR_PLLP_3                (0x08UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00100000 */
+#define RCC_PLLCFGR_PLLP_4                (0x10UL << RCC_PLLCFGR_PLLP_Pos)     /*!< 0x00200000 */
+
+#define RCC_PLLCFGR_PLLQEN_Pos           (24U)
+#define RCC_PLLCFGR_PLLQEN_Msk           (0x1UL << RCC_PLLCFGR_PLLQEN_Pos)     /*!< 0x01000000 */
+#define RCC_PLLCFGR_PLLQEN               RCC_PLLCFGR_PLLQEN_Msk
+
+#define RCC_PLLCFGR_PLLQ_Pos             (25U)
+#define RCC_PLLCFGR_PLLQ_Msk             (0x7UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x0E000000 */
+#define RCC_PLLCFGR_PLLQ                 RCC_PLLCFGR_PLLQ_Msk
+#define RCC_PLLCFGR_PLLQ_0               (0x1UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x02000000 */
+#define RCC_PLLCFGR_PLLQ_1               (0x2UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x04000000 */
+#define RCC_PLLCFGR_PLLQ_2               (0x4UL << RCC_PLLCFGR_PLLQ_Pos)       /*!< 0x08000000 */
+
+#define RCC_PLLCFGR_PLLREN_Pos           (28U)
+#define RCC_PLLCFGR_PLLREN_Msk           (0x1UL << RCC_PLLCFGR_PLLREN_Pos)     /*!< 0x10000000 */
+#define RCC_PLLCFGR_PLLREN               RCC_PLLCFGR_PLLREN_Msk
+
+#define RCC_PLLCFGR_PLLR_Pos             (29U)
+#define RCC_PLLCFGR_PLLR_Msk             (0x7UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0xE0000000 */
+#define RCC_PLLCFGR_PLLR                 RCC_PLLCFGR_PLLR_Msk
+#define RCC_PLLCFGR_PLLR_0               (0x1UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x20000000 */
+#define RCC_PLLCFGR_PLLR_1               (0x2UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x40000000 */
+#define RCC_PLLCFGR_PLLR_2               (0x4UL << RCC_PLLCFGR_PLLR_Pos)       /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_CRRCR register  ******************/
+/*!< RC48CAL configuration */
+#define RCC_CRRCR_HSI48CAL_Pos            (0U)
+#define RCC_CRRCR_HSI48CAL_Msk            (0x1FFUL << RCC_CRRCR_HSI48CAL_Pos)    /*!< 0x000001FF */
+#define RCC_CRRCR_HSI48CAL                RCC_CRRCR_HSI48CAL_Msk                 /*!< RC48CAL[8:0] bits */
+#define RCC_CRRCR_HSI48CAL_0              (0x01UL << RCC_CRRCR_HSI48CAL_Pos)     /*!< 0x00000001 */
+#define RCC_CRRCR_HSI48CAL_1              (0x02UL << RCC_CRRCR_HSI48CAL_Pos)     /*!< 0x00000002 */
+#define RCC_CRRCR_HSI48CAL_2              (0x04UL << RCC_CRRCR_HSI48CAL_Pos)     /*!< 0x00000004 */
+#define RCC_CRRCR_HSI48CAL_3              (0x08UL << RCC_CRRCR_HSI48CAL_Pos)     /*!< 0x00000008 */
+#define RCC_CRRCR_HSI48CAL_4              (0x10UL << RCC_CRRCR_HSI48CAL_Pos)     /*!< 0x00000010 */
+#define RCC_CRRCR_HSI48CAL_5              (0x20UL << RCC_CRRCR_HSI48CAL_Pos)     /*!< 0x00000020 */
+#define RCC_CRRCR_HSI48CAL_6              (0x40UL << RCC_CRRCR_HSI48CAL_Pos)     /*!< 0x00000040 */
+#define RCC_CRRCR_HSI48CAL_7              (0x80UL << RCC_CRRCR_HSI48CAL_Pos)     /*!< 0x00000080 */
+#define RCC_CRRCR_HSI48CAL_8              (0x100UL << RCC_CRRCR_HSI48CAL_Pos)    /*!< 0x00000100 */
+/********************  Bit definition for RCC_CIER register  ******************/
+#define RCC_CIER_LSIRDYIE_Pos            (0U)
+#define RCC_CIER_LSIRDYIE_Msk            (0x1UL << RCC_CIER_LSIRDYIE_Pos)      /*!< 0x00000001 */
+#define RCC_CIER_LSIRDYIE                RCC_CIER_LSIRDYIE_Msk
+#define RCC_CIER_LSERDYIE_Pos            (1U)
+#define RCC_CIER_LSERDYIE_Msk            (0x1UL << RCC_CIER_LSERDYIE_Pos)      /*!< 0x00000002 */
+#define RCC_CIER_LSERDYIE                RCC_CIER_LSERDYIE_Msk
+#define RCC_CIER_HSI48RDYIE_Pos          (2U)
+#define RCC_CIER_HSI48RDYIE_Msk          (0x1UL << RCC_CIER_HSI48RDYIE_Pos)      /*!< 0x00000004 */
+#define RCC_CIER_HSI48RDYIE              RCC_CIER_HSI48RDYIE_Msk
+#define RCC_CIER_HSIRDYIE_Pos            (3U)
+#define RCC_CIER_HSIRDYIE_Msk            (0x1UL << RCC_CIER_HSIRDYIE_Pos)      /*!< 0x00000008 */
+#define RCC_CIER_HSIRDYIE                RCC_CIER_HSIRDYIE_Msk
+#define RCC_CIER_HSERDYIE_Pos            (4U)
+#define RCC_CIER_HSERDYIE_Msk            (0x1UL << RCC_CIER_HSERDYIE_Pos)      /*!< 0x00000010 */
+#define RCC_CIER_HSERDYIE                RCC_CIER_HSERDYIE_Msk
+#define RCC_CIER_PLLRDYIE_Pos            (5U)
+#define RCC_CIER_PLLRDYIE_Msk            (0x1UL << RCC_CIER_PLLRDYIE_Pos)      /*!< 0x00000020 */
+#define RCC_CIER_PLLRDYIE                RCC_CIER_PLLRDYIE_Msk
+
+/********************  Bit definition for RCC_CIFR register  ******************/
+#define RCC_CIFR_LSIRDYF_Pos             (0U)
+#define RCC_CIFR_LSIRDYF_Msk             (0x1UL << RCC_CIFR_LSIRDYF_Pos)       /*!< 0x00000001 */
+#define RCC_CIFR_LSIRDYF                 RCC_CIFR_LSIRDYF_Msk
+#define RCC_CIFR_LSERDYF_Pos             (1U)
+#define RCC_CIFR_LSERDYF_Msk             (0x1UL << RCC_CIFR_LSERDYF_Pos)       /*!< 0x00000002 */
+#define RCC_CIFR_LSERDYF                 RCC_CIFR_LSERDYF_Msk
+#define RCC_CIFR_HSI48RDYF_Pos           (2U)
+#define RCC_CIFR_HSI48RDYF_Msk           (0x1UL << RCC_CIFR_HSI48RDYF_Pos)      /*!< 0x00000004 */
+#define RCC_CIFR_HSI48RDYF                RCC_CIFR_HSI48RDYF_Msk
+#define RCC_CIFR_HSIRDYF_Pos             (3U)
+#define RCC_CIFR_HSIRDYF_Msk             (0x1UL << RCC_CIFR_HSIRDYF_Pos)       /*!< 0x00000008 */
+#define RCC_CIFR_HSIRDYF                 RCC_CIFR_HSIRDYF_Msk
+#define RCC_CIFR_HSERDYF_Pos             (4U)
+#define RCC_CIFR_HSERDYF_Msk             (0x1UL << RCC_CIFR_HSERDYF_Pos)       /*!< 0x00000010 */
+#define RCC_CIFR_HSERDYF                 RCC_CIFR_HSERDYF_Msk
+#define RCC_CIFR_PLLRDYF_Pos             (5U)
+#define RCC_CIFR_PLLRDYF_Msk             (0x1UL << RCC_CIFR_PLLRDYF_Pos)       /*!< 0x00000020 */
+#define RCC_CIFR_PLLRDYF                 RCC_CIFR_PLLRDYF_Msk
+#define RCC_CIFR_CSSF_Pos                (8U)
+#define RCC_CIFR_CSSF_Msk                (0x1UL << RCC_CIFR_CSSF_Pos)          /*!< 0x00000100 */
+#define RCC_CIFR_CSSF                    RCC_CIFR_CSSF_Msk
+#define RCC_CIFR_LSECSSF_Pos             (9U)
+#define RCC_CIFR_LSECSSF_Msk             (0x1UL << RCC_CIFR_LSECSSF_Pos)       /*!< 0x00000200 */
+#define RCC_CIFR_LSECSSF                 RCC_CIFR_LSECSSF_Msk
+
+/********************  Bit definition for RCC_CICR register  ******************/
+#define RCC_CICR_LSIRDYC_Pos             (0U)
+#define RCC_CICR_LSIRDYC_Msk             (0x1UL << RCC_CICR_LSIRDYC_Pos)       /*!< 0x00000001 */
+#define RCC_CICR_LSIRDYC                 RCC_CICR_LSIRDYC_Msk
+#define RCC_CICR_LSERDYC_Pos             (1U)
+#define RCC_CICR_LSERDYC_Msk             (0x1UL << RCC_CICR_LSERDYC_Pos)       /*!< 0x00000002 */
+#define RCC_CICR_LSERDYC                 RCC_CICR_LSERDYC_Msk
+#define RCC_CICR_HSI48RDYC_Pos           (2U)
+#define RCC_CICR_HSI48RDYC_Msk           (0x1UL << RCC_CICR_HSI48RDYC_Pos)      /*!< 0x00000004 */
+#define RCC_CICR_HSI48RDYC               RCC_CICR_HSI48RDYC_Msk
+#define RCC_CICR_HSIRDYC_Pos             (3U)
+#define RCC_CICR_HSIRDYC_Msk             (0x1UL << RCC_CICR_HSIRDYC_Pos)       /*!< 0x00000008 */
+#define RCC_CICR_HSIRDYC                 RCC_CICR_HSIRDYC_Msk
+#define RCC_CICR_HSERDYC_Pos             (4U)
+#define RCC_CICR_HSERDYC_Msk             (0x1UL << RCC_CICR_HSERDYC_Pos)       /*!< 0x00000010 */
+#define RCC_CICR_HSERDYC                 RCC_CICR_HSERDYC_Msk
+#define RCC_CICR_PLLRDYC_Pos             (5U)
+#define RCC_CICR_PLLRDYC_Msk             (0x1UL << RCC_CICR_PLLRDYC_Pos)       /*!< 0x00000020 */
+#define RCC_CICR_PLLRDYC                 RCC_CICR_PLLRDYC_Msk
+#define RCC_CICR_CSSC_Pos                (8U)
+#define RCC_CICR_CSSC_Msk                (0x1UL << RCC_CICR_CSSC_Pos)          /*!< 0x00000100 */
+#define RCC_CICR_CSSC                    RCC_CICR_CSSC_Msk
+#define RCC_CICR_LSECSSC_Pos             (9U)
+#define RCC_CICR_LSECSSC_Msk             (0x1UL << RCC_CICR_LSECSSC_Pos)       /*!< 0x00000200 */
+#define RCC_CICR_LSECSSC                 RCC_CICR_LSECSSC_Msk
+
+/********************  Bit definition for RCC_IOPRSTR register  ****************/
+#define RCC_IOPRSTR_GPIOARST_Pos         (0U)
+#define RCC_IOPRSTR_GPIOARST_Msk         (0x1UL << RCC_IOPRSTR_GPIOARST_Pos)   /*!< 0x00000001 */
+#define RCC_IOPRSTR_GPIOARST             RCC_IOPRSTR_GPIOARST_Msk
+#define RCC_IOPRSTR_GPIOBRST_Pos         (1U)
+#define RCC_IOPRSTR_GPIOBRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOBRST_Pos)   /*!< 0x00000002 */
+#define RCC_IOPRSTR_GPIOBRST             RCC_IOPRSTR_GPIOBRST_Msk
+#define RCC_IOPRSTR_GPIOCRST_Pos         (2U)
+#define RCC_IOPRSTR_GPIOCRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOCRST_Pos)   /*!< 0x00000004 */
+#define RCC_IOPRSTR_GPIOCRST             RCC_IOPRSTR_GPIOCRST_Msk
+#define RCC_IOPRSTR_GPIODRST_Pos         (3U)
+#define RCC_IOPRSTR_GPIODRST_Msk         (0x1UL << RCC_IOPRSTR_GPIODRST_Pos)   /*!< 0x00000008 */
+#define RCC_IOPRSTR_GPIODRST             RCC_IOPRSTR_GPIODRST_Msk
+#define RCC_IOPRSTR_GPIOERST_Pos         (4U)
+#define RCC_IOPRSTR_GPIOERST_Msk         (0x1UL << RCC_IOPRSTR_GPIOERST_Pos)   /*!< 0x00000010 */
+#define RCC_IOPRSTR_GPIOERST             RCC_IOPRSTR_GPIOERST_Msk
+#define RCC_IOPRSTR_GPIOFRST_Pos         (5U)
+#define RCC_IOPRSTR_GPIOFRST_Msk         (0x1UL << RCC_IOPRSTR_GPIOFRST_Pos)   /*!< 0x00000020 */
+#define RCC_IOPRSTR_GPIOFRST             RCC_IOPRSTR_GPIOFRST_Msk
+
+/********************  Bit definition for RCC_AHBRSTR register  ***************/
+#define RCC_AHBRSTR_DMA1RST_Pos          (0U)
+#define RCC_AHBRSTR_DMA1RST_Msk          (0x1UL << RCC_AHBRSTR_DMA1RST_Pos)    /*!< 0x00000001 */
+#define RCC_AHBRSTR_DMA1RST              RCC_AHBRSTR_DMA1RST_Msk
+#define RCC_AHBRSTR_DMA2RST_Pos          (1U)
+#define RCC_AHBRSTR_DMA2RST_Msk          (0x1UL << RCC_AHBRSTR_DMA2RST_Pos)    /*!< 0x00000002 */
+#define RCC_AHBRSTR_DMA2RST              RCC_AHBRSTR_DMA2RST_Msk
+#define RCC_AHBRSTR_FLASHRST_Pos         (8U)
+#define RCC_AHBRSTR_FLASHRST_Msk         (0x1UL << RCC_AHBRSTR_FLASHRST_Pos)   /*!< 0x00000100 */
+#define RCC_AHBRSTR_FLASHRST             RCC_AHBRSTR_FLASHRST_Msk
+#define RCC_AHBRSTR_CRCRST_Pos           (12U)
+#define RCC_AHBRSTR_CRCRST_Msk           (0x1UL << RCC_AHBRSTR_CRCRST_Pos)     /*!< 0x00001000 */
+#define RCC_AHBRSTR_CRCRST               RCC_AHBRSTR_CRCRST_Msk
+#define RCC_AHBRSTR_AESRST_Pos           (16U)
+#define RCC_AHBRSTR_AESRST_Msk           (0x1UL << RCC_AHBRSTR_AESRST_Pos)     /*!< 0x00010000 */
+#define RCC_AHBRSTR_AESRST               RCC_AHBRSTR_AESRST_Msk
+#define RCC_AHBRSTR_RNGRST_Pos           (18U)
+#define RCC_AHBRSTR_RNGRST_Msk           (0x1UL << RCC_AHBRSTR_RNGRST_Pos)     /*!< 0x00040000 */
+#define RCC_AHBRSTR_RNGRST               RCC_AHBRSTR_RNGRST_Msk
+
+/********************  Bit definition for RCC_APBRSTR1 register  **************/
+#define RCC_APBRSTR1_TIM2RST_Pos         (0U)
+#define RCC_APBRSTR1_TIM2RST_Msk         (0x1UL << RCC_APBRSTR1_TIM2RST_Pos)   /*!< 0x00000001 */
+#define RCC_APBRSTR1_TIM2RST             RCC_APBRSTR1_TIM2RST_Msk
+#define RCC_APBRSTR1_TIM3RST_Pos         (1U)
+#define RCC_APBRSTR1_TIM3RST_Msk         (0x1UL << RCC_APBRSTR1_TIM3RST_Pos)   /*!< 0x00000002 */
+#define RCC_APBRSTR1_TIM3RST             RCC_APBRSTR1_TIM3RST_Msk
+#define RCC_APBRSTR1_TIM4RST_Pos         (2U)
+#define RCC_APBRSTR1_TIM4RST_Msk         (0x1UL << RCC_APBRSTR1_TIM4RST_Pos)   /*!< 0x00000004 */
+#define RCC_APBRSTR1_TIM4RST             RCC_APBRSTR1_TIM4RST_Msk
+#define RCC_APBRSTR1_TIM6RST_Pos         (4U)
+#define RCC_APBRSTR1_TIM6RST_Msk         (0x1UL << RCC_APBRSTR1_TIM6RST_Pos)   /*!< 0x00000010 */
+#define RCC_APBRSTR1_TIM6RST             RCC_APBRSTR1_TIM6RST_Msk
+#define RCC_APBRSTR1_TIM7RST_Pos         (5U)
+#define RCC_APBRSTR1_TIM7RST_Msk         (0x1UL << RCC_APBRSTR1_TIM7RST_Pos)   /*!< 0x00000020 */
+#define RCC_APBRSTR1_TIM7RST             RCC_APBRSTR1_TIM7RST_Msk
+#define RCC_APBRSTR1_LPUART2RST_Pos      (7U)
+#define RCC_APBRSTR1_LPUART2RST_Msk      (0x1UL << RCC_APBRSTR1_LPUART2RST_Pos)/*!< 0x00000080 */
+#define RCC_APBRSTR1_LPUART2RST          RCC_APBRSTR1_LPUART2RST_Msk
+#define RCC_APBRSTR1_USART5RST_Pos       (8U)
+#define RCC_APBRSTR1_USART5RST_Msk       (0x1UL << RCC_APBRSTR1_USART5RST_Pos) /*!< 0x00000100 */
+#define RCC_APBRSTR1_USART5RST           RCC_APBRSTR1_USART5RST_Msk
+#define RCC_APBRSTR1_USART6RST_Pos       (9U)
+#define RCC_APBRSTR1_USART6RST_Msk       (0x1UL << RCC_APBRSTR1_USART6RST_Pos) /*!< 0x00000200 */
+#define RCC_APBRSTR1_USART6RST           RCC_APBRSTR1_USART6RST_Msk
+#define RCC_APBRSTR1_FDCANRST_Pos        (12U)
+#define RCC_APBRSTR1_FDCANRST_Msk        (0x1UL << RCC_APBRSTR1_FDCANRST_Pos)  /*!< 0x00001000 */
+#define RCC_APBRSTR1_FDCANRST            RCC_APBRSTR1_FDCANRST_Msk
+#define RCC_APBRSTR1_USBRST_Pos          (13U)
+#define RCC_APBRSTR1_USBRST_Msk          (0x1UL << RCC_APBRSTR1_USBRST_Pos)    /*!< 0x00002000 */
+#define RCC_APBRSTR1_USBRST              RCC_APBRSTR1_USBRST_Msk
+#define RCC_APBRSTR1_SPI2RST_Pos         (14U)
+#define RCC_APBRSTR1_SPI2RST_Msk         (0x1UL << RCC_APBRSTR1_SPI2RST_Pos)   /*!< 0x00004000 */
+#define RCC_APBRSTR1_SPI2RST             RCC_APBRSTR1_SPI2RST_Msk
+#define RCC_APBRSTR1_SPI3RST_Pos         (15U)
+#define RCC_APBRSTR1_SPI3RST_Msk         (0x1UL << RCC_APBRSTR1_SPI3RST_Pos)   /*!< 0x00008000 */
+#define RCC_APBRSTR1_SPI3RST             RCC_APBRSTR1_SPI3RST_Msk
+#define RCC_APBRSTR1_CRSRST_Pos          (16U)
+#define RCC_APBRSTR1_CRSRST_Msk          (0x1UL << RCC_APBRSTR1_CRSRST_Pos)    /*!< 0x00010000 */
+#define RCC_APBRSTR1_CRSRST              RCC_APBRSTR1_CRSRST_Msk
+#define RCC_APBRSTR1_USART2RST_Pos       (17U)
+#define RCC_APBRSTR1_USART2RST_Msk       (0x1UL << RCC_APBRSTR1_USART2RST_Pos) /*!< 0x00020000 */
+#define RCC_APBRSTR1_USART2RST           RCC_APBRSTR1_USART2RST_Msk
+#define RCC_APBRSTR1_USART3RST_Pos       (18U)
+#define RCC_APBRSTR1_USART3RST_Msk       (0x1UL << RCC_APBRSTR1_USART3RST_Pos) /*!< 0x00040000 */
+#define RCC_APBRSTR1_USART3RST           RCC_APBRSTR1_USART3RST_Msk
+#define RCC_APBRSTR1_USART4RST_Pos       (19U)
+#define RCC_APBRSTR1_USART4RST_Msk       (0x1UL << RCC_APBRSTR1_USART4RST_Pos) /*!< 0x00080000 */
+#define RCC_APBRSTR1_USART4RST           RCC_APBRSTR1_USART4RST_Msk
+#define RCC_APBRSTR1_LPUART1RST_Pos      (20U)
+#define RCC_APBRSTR1_LPUART1RST_Msk      (0x1UL << RCC_APBRSTR1_LPUART1RST_Pos) /*!< 0x00100000 */
+#define RCC_APBRSTR1_LPUART1RST          RCC_APBRSTR1_LPUART1RST_Msk
+#define RCC_APBRSTR1_I2C1RST_Pos         (21U)
+#define RCC_APBRSTR1_I2C1RST_Msk         (0x1UL << RCC_APBRSTR1_I2C1RST_Pos)    /*!< 0x00200000 */
+#define RCC_APBRSTR1_I2C1RST             RCC_APBRSTR1_I2C1RST_Msk
+#define RCC_APBRSTR1_I2C2RST_Pos         (22U)
+#define RCC_APBRSTR1_I2C2RST_Msk         (0x1UL << RCC_APBRSTR1_I2C2RST_Pos)    /*!< 0x00400000 */
+#define RCC_APBRSTR1_I2C2RST             RCC_APBRSTR1_I2C2RST_Msk
+#define RCC_APBRSTR1_I2C3RST_Pos         (23U)
+#define RCC_APBRSTR1_I2C3RST_Msk         (0x1UL << RCC_APBRSTR1_I2C3RST_Pos)    /*!< 0x00800000 */
+#define RCC_APBRSTR1_I2C3RST             RCC_APBRSTR1_I2C3RST_Msk
+#define RCC_APBRSTR1_CECRST_Pos          (24U)
+#define RCC_APBRSTR1_CECRST_Msk          (0x1UL << RCC_APBRSTR1_CECRST_Pos)     /*!< 0x01000000 */
+#define RCC_APBRSTR1_CECRST              RCC_APBRSTR1_CECRST_Msk
+#define RCC_APBRSTR1_UCPD1RST_Pos        (25U)
+#define RCC_APBRSTR1_UCPD1RST_Msk        (0x1UL << RCC_APBRSTR1_UCPD1RST_Pos)   /*!< 0x02000000 */
+#define RCC_APBRSTR1_UCPD1RST            RCC_APBRSTR1_UCPD1RST_Msk
+#define RCC_APBRSTR1_UCPD2RST_Pos        (26U)
+#define RCC_APBRSTR1_UCPD2RST_Msk        (0x1UL << RCC_APBRSTR1_UCPD2RST_Pos)   /*!< 0x04000000 */
+#define RCC_APBRSTR1_UCPD2RST            RCC_APBRSTR1_UCPD2RST_Msk
+#define RCC_APBRSTR1_DBGRST_Pos          (27U)
+#define RCC_APBRSTR1_DBGRST_Msk          (0x1UL << RCC_APBRSTR1_DBGRST_Pos)     /*!< 0x08000000 */
+#define RCC_APBRSTR1_DBGRST              RCC_APBRSTR1_DBGRST_Msk
+#define RCC_APBRSTR1_PWRRST_Pos          (28U)
+#define RCC_APBRSTR1_PWRRST_Msk          (0x1UL << RCC_APBRSTR1_PWRRST_Pos)     /*!< 0x10000000 */
+#define RCC_APBRSTR1_PWRRST              RCC_APBRSTR1_PWRRST_Msk
+#define RCC_APBRSTR1_DAC1RST_Pos         (29U)
+#define RCC_APBRSTR1_DAC1RST_Msk         (0x1UL << RCC_APBRSTR1_DAC1RST_Pos)    /*!< 0x20000000 */
+#define RCC_APBRSTR1_DAC1RST             RCC_APBRSTR1_DAC1RST_Msk
+#define RCC_APBRSTR1_LPTIM2RST_Pos       (30U)
+#define RCC_APBRSTR1_LPTIM2RST_Msk       (0x1UL << RCC_APBRSTR1_LPTIM2RST_Pos)  /*!< 0x40000000 */
+#define RCC_APBRSTR1_LPTIM2RST           RCC_APBRSTR1_LPTIM2RST_Msk
+#define RCC_APBRSTR1_LPTIM1RST_Pos       (31U)
+#define RCC_APBRSTR1_LPTIM1RST_Msk       (0x1UL << RCC_APBRSTR1_LPTIM1RST_Pos)  /*!< 0x80000000 */
+#define RCC_APBRSTR1_LPTIM1RST           RCC_APBRSTR1_LPTIM1RST_Msk
+
+/********************  Bit definition for RCC_APBRSTR2 register  **************/
+#define RCC_APBRSTR2_SYSCFGRST_Pos       (0U)
+#define RCC_APBRSTR2_SYSCFGRST_Msk       (0x1UL << RCC_APBRSTR2_SYSCFGRST_Pos)  /*!< 0x00000001 */
+#define RCC_APBRSTR2_SYSCFGRST           RCC_APBRSTR2_SYSCFGRST_Msk
+#define RCC_APBRSTR2_TIM1RST_Pos         (11U)
+#define RCC_APBRSTR2_TIM1RST_Msk         (0x1UL << RCC_APBRSTR2_TIM1RST_Pos)    /*!< 0x00000800 */
+#define RCC_APBRSTR2_TIM1RST             RCC_APBRSTR2_TIM1RST_Msk
+#define RCC_APBRSTR2_SPI1RST_Pos         (12U)
+#define RCC_APBRSTR2_SPI1RST_Msk         (0x1UL << RCC_APBRSTR2_SPI1RST_Pos)    /*!< 0x00001000 */
+#define RCC_APBRSTR2_SPI1RST             RCC_APBRSTR2_SPI1RST_Msk
+#define RCC_APBRSTR2_USART1RST_Pos       (14U)
+#define RCC_APBRSTR2_USART1RST_Msk       (0x1UL << RCC_APBRSTR2_USART1RST_Pos)  /*!< 0x00004000 */
+#define RCC_APBRSTR2_USART1RST           RCC_APBRSTR2_USART1RST_Msk
+#define RCC_APBRSTR2_TIM14RST_Pos        (15U)
+#define RCC_APBRSTR2_TIM14RST_Msk        (0x1UL << RCC_APBRSTR2_TIM14RST_Pos)   /*!< 0x00008000 */
+#define RCC_APBRSTR2_TIM14RST            RCC_APBRSTR2_TIM14RST_Msk
+#define RCC_APBRSTR2_TIM15RST_Pos        (16U)
+#define RCC_APBRSTR2_TIM15RST_Msk        (0x1UL << RCC_APBRSTR2_TIM15RST_Pos)   /*!< 0x00010000 */
+#define RCC_APBRSTR2_TIM15RST            RCC_APBRSTR2_TIM15RST_Msk
+#define RCC_APBRSTR2_TIM16RST_Pos        (17U)
+#define RCC_APBRSTR2_TIM16RST_Msk        (0x1UL << RCC_APBRSTR2_TIM16RST_Pos)   /*!< 0x00020000 */
+#define RCC_APBRSTR2_TIM16RST            RCC_APBRSTR2_TIM16RST_Msk
+#define RCC_APBRSTR2_TIM17RST_Pos        (18U)
+#define RCC_APBRSTR2_TIM17RST_Msk        (0x1UL << RCC_APBRSTR2_TIM17RST_Pos)   /*!< 0x00040000 */
+#define RCC_APBRSTR2_TIM17RST            RCC_APBRSTR2_TIM17RST_Msk
+#define RCC_APBRSTR2_ADCRST_Pos          (20U)
+#define RCC_APBRSTR2_ADCRST_Msk          (0x1UL << RCC_APBRSTR2_ADCRST_Pos)     /*!< 0x00100000 */
+#define RCC_APBRSTR2_ADCRST              RCC_APBRSTR2_ADCRST_Msk
+
+/********************  Bit definition for RCC_IOPENR register  ****************/
+#define RCC_IOPENR_GPIOAEN_Pos           (0U)
+#define RCC_IOPENR_GPIOAEN_Msk           (0x1UL << RCC_IOPENR_GPIOAEN_Pos)      /*!< 0x00000001 */
+#define RCC_IOPENR_GPIOAEN               RCC_IOPENR_GPIOAEN_Msk
+#define RCC_IOPENR_GPIOBEN_Pos           (1U)
+#define RCC_IOPENR_GPIOBEN_Msk           (0x1UL << RCC_IOPENR_GPIOBEN_Pos)      /*!< 0x00000002 */
+#define RCC_IOPENR_GPIOBEN               RCC_IOPENR_GPIOBEN_Msk
+#define RCC_IOPENR_GPIOCEN_Pos           (2U)
+#define RCC_IOPENR_GPIOCEN_Msk           (0x1UL << RCC_IOPENR_GPIOCEN_Pos)      /*!< 0x00000004 */
+#define RCC_IOPENR_GPIOCEN               RCC_IOPENR_GPIOCEN_Msk
+#define RCC_IOPENR_GPIODEN_Pos           (3U)
+#define RCC_IOPENR_GPIODEN_Msk           (0x1UL << RCC_IOPENR_GPIODEN_Pos)      /*!< 0x00000008 */
+#define RCC_IOPENR_GPIODEN               RCC_IOPENR_GPIODEN_Msk
+#define RCC_IOPENR_GPIOEEN_Pos           (4U)
+#define RCC_IOPENR_GPIOEEN_Msk           (0x1UL << RCC_IOPENR_GPIOEEN_Pos)      /*!< 0x00000010 */
+#define RCC_IOPENR_GPIOEEN               RCC_IOPENR_GPIOEEN_Msk
+#define RCC_IOPENR_GPIOFEN_Pos           (5U)
+#define RCC_IOPENR_GPIOFEN_Msk           (0x1UL << RCC_IOPENR_GPIOFEN_Pos)      /*!< 0x00000020 */
+#define RCC_IOPENR_GPIOFEN               RCC_IOPENR_GPIOFEN_Msk
+
+/********************  Bit definition for RCC_AHBENR register  ****************/
+#define RCC_AHBENR_DMA1EN_Pos            (0U)
+#define RCC_AHBENR_DMA1EN_Msk            (0x1UL << RCC_AHBENR_DMA1EN_Pos)       /*!< 0x00000001 */
+#define RCC_AHBENR_DMA1EN                RCC_AHBENR_DMA1EN_Msk
+#define RCC_AHBENR_DMA2EN_Pos            (1U)
+#define RCC_AHBENR_DMA2EN_Msk            (0x1UL << RCC_AHBENR_DMA2EN_Pos)       /*!< 0x00000002 */
+#define RCC_AHBENR_DMA2EN                RCC_AHBENR_DMA2EN_Msk
+#define RCC_AHBENR_FLASHEN_Pos           (8U)
+#define RCC_AHBENR_FLASHEN_Msk           (0x1UL << RCC_AHBENR_FLASHEN_Pos)      /*!< 0x00000100 */
+#define RCC_AHBENR_FLASHEN               RCC_AHBENR_FLASHEN_Msk
+#define RCC_AHBENR_CRCEN_Pos             (12U)
+#define RCC_AHBENR_CRCEN_Msk             (0x1UL << RCC_AHBENR_CRCEN_Pos)        /*!< 0x00001000 */
+#define RCC_AHBENR_CRCEN                 RCC_AHBENR_CRCEN_Msk
+#define RCC_AHBENR_AESEN_Pos             (16U)
+#define RCC_AHBENR_AESEN_Msk             (0x1UL << RCC_AHBENR_AESEN_Pos)        /*!< 0x00010000 */
+#define RCC_AHBENR_AESEN                 RCC_AHBENR_AESEN_Msk
+#define RCC_AHBENR_RNGEN_Pos             (18U)
+#define RCC_AHBENR_RNGEN_Msk             (0x1UL << RCC_AHBENR_RNGEN_Pos)        /*!< 0x00040000 */
+#define RCC_AHBENR_RNGEN                 RCC_AHBENR_RNGEN_Msk
+
+/********************  Bit definition for RCC_APBENR1 register  ***************/
+#define RCC_APBENR1_TIM2EN_Pos           (0U)
+#define RCC_APBENR1_TIM2EN_Msk           (0x1UL << RCC_APBENR1_TIM2EN_Pos)      /*!< 0x00000001 */
+#define RCC_APBENR1_TIM2EN               RCC_APBENR1_TIM2EN_Msk
+#define RCC_APBENR1_TIM3EN_Pos           (1U)
+#define RCC_APBENR1_TIM3EN_Msk           (0x1UL << RCC_APBENR1_TIM3EN_Pos)      /*!< 0x00000002 */
+#define RCC_APBENR1_TIM3EN               RCC_APBENR1_TIM3EN_Msk
+#define RCC_APBENR1_TIM4EN_Pos           (2U)
+#define RCC_APBENR1_TIM4EN_Msk           (0x1UL << RCC_APBENR1_TIM4EN_Pos)      /*!< 0x00000004 */
+#define RCC_APBENR1_TIM4EN               RCC_APBENR1_TIM4EN_Msk
+#define RCC_APBENR1_TIM6EN_Pos           (4U)
+#define RCC_APBENR1_TIM6EN_Msk           (0x1UL << RCC_APBENR1_TIM6EN_Pos)      /*!< 0x00000010 */
+#define RCC_APBENR1_TIM6EN               RCC_APBENR1_TIM6EN_Msk
+#define RCC_APBENR1_TIM7EN_Pos           (5U)
+#define RCC_APBENR1_TIM7EN_Msk           (0x1UL << RCC_APBENR1_TIM7EN_Pos)      /*!< 0x00000020 */
+#define RCC_APBENR1_TIM7EN               RCC_APBENR1_TIM7EN_Msk
+#define RCC_APBENR1_LPUART2EN_Pos        (7U)
+#define RCC_APBENR1_LPUART2EN_Msk        (0x1UL << RCC_APBENR1_LPUART2EN_Pos)   /*!< 0x00000080 */
+#define RCC_APBENR1_LPUART2EN            RCC_APBENR1_LPUART2EN_Msk
+#define RCC_APBENR1_USART5EN_Pos         (8U)
+#define RCC_APBENR1_USART5EN_Msk         (0x1UL << RCC_APBENR1_USART5EN_Pos)    /*!< 0x00000100 */
+#define RCC_APBENR1_USART5EN             RCC_APBENR1_USART5EN_Msk
+#define RCC_APBENR1_USART6EN_Pos         (9U)
+#define RCC_APBENR1_USART6EN_Msk         (0x1UL << RCC_APBENR1_USART6EN_Pos)    /*!< 0x00000200 */
+#define RCC_APBENR1_USART6EN             RCC_APBENR1_USART6EN_Msk
+#define RCC_APBENR1_RTCAPBEN_Pos         (10U)
+#define RCC_APBENR1_RTCAPBEN_Msk         (0x1UL << RCC_APBENR1_RTCAPBEN_Pos)    /*!< 0x00000400 */
+#define RCC_APBENR1_RTCAPBEN             RCC_APBENR1_RTCAPBEN_Msk
+#define RCC_APBENR1_WWDGEN_Pos           (11U)
+#define RCC_APBENR1_WWDGEN_Msk           (0x1UL << RCC_APBENR1_WWDGEN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR1_WWDGEN               RCC_APBENR1_WWDGEN_Msk
+#define RCC_APBENR1_FDCANEN_Pos          (12U)
+#define RCC_APBENR1_FDCANEN_Msk          (0x1UL << RCC_APBENR1_FDCANEN_Pos)     /*!< 0x00001000 */
+#define RCC_APBENR1_FDCANEN              RCC_APBENR1_FDCANEN_Msk
+#define RCC_APBENR1_USBEN_Pos            (13U)
+#define RCC_APBENR1_USBEN_Msk            (0x1UL << RCC_APBENR1_USBEN_Pos)       /*!< 0x00002000 */
+#define RCC_APBENR1_USBEN                RCC_APBENR1_USBEN_Msk
+#define RCC_APBENR1_SPI2EN_Pos           (14U)
+#define RCC_APBENR1_SPI2EN_Msk           (0x1UL << RCC_APBENR1_SPI2EN_Pos)      /*!< 0x00004000 */
+#define RCC_APBENR1_SPI2EN               RCC_APBENR1_SPI2EN_Msk
+#define RCC_APBENR1_SPI3EN_Pos           (15U)
+#define RCC_APBENR1_SPI3EN_Msk           (0x1UL << RCC_APBENR1_SPI3EN_Pos)      /*!< 0x00008000 */
+#define RCC_APBENR1_SPI3EN               RCC_APBENR1_SPI3EN_Msk
+#define RCC_APBENR1_CRSEN_Pos            (16U)
+#define RCC_APBENR1_CRSEN_Msk            (0x1UL << RCC_APBENR1_CRSEN_Pos)       /*!< 0x00010000 */
+#define RCC_APBENR1_CRSEN                RCC_APBENR1_CRSEN_Msk
+#define RCC_APBENR1_USART2EN_Pos         (17U)
+#define RCC_APBENR1_USART2EN_Msk         (0x1UL << RCC_APBENR1_USART2EN_Pos)    /*!< 0x00020000 */
+#define RCC_APBENR1_USART2EN             RCC_APBENR1_USART2EN_Msk
+#define RCC_APBENR1_USART3EN_Pos         (18U)
+#define RCC_APBENR1_USART3EN_Msk         (0x1UL << RCC_APBENR1_USART3EN_Pos)    /*!< 0x00040000 */
+#define RCC_APBENR1_USART3EN             RCC_APBENR1_USART3EN_Msk
+#define RCC_APBENR1_USART4EN_Pos         (19U)
+#define RCC_APBENR1_USART4EN_Msk         (0x1UL << RCC_APBENR1_USART4EN_Pos)    /*!< 0x00080000 */
+#define RCC_APBENR1_USART4EN             RCC_APBENR1_USART4EN_Msk
+#define RCC_APBENR1_LPUART1EN_Pos        (20U)
+#define RCC_APBENR1_LPUART1EN_Msk        (0x1UL << RCC_APBENR1_LPUART1EN_Pos)   /*!< 0x00100000 */
+#define RCC_APBENR1_LPUART1EN            RCC_APBENR1_LPUART1EN_Msk
+#define RCC_APBENR1_I2C1EN_Pos           (21U)
+#define RCC_APBENR1_I2C1EN_Msk           (0x1UL << RCC_APBENR1_I2C1EN_Pos)      /*!< 0x00200000 */
+#define RCC_APBENR1_I2C1EN               RCC_APBENR1_I2C1EN_Msk
+#define RCC_APBENR1_I2C2EN_Pos           (22U)
+#define RCC_APBENR1_I2C2EN_Msk           (0x1UL << RCC_APBENR1_I2C2EN_Pos)      /*!< 0x00400000 */
+#define RCC_APBENR1_I2C2EN               RCC_APBENR1_I2C2EN_Msk
+#define RCC_APBENR1_I2C3EN_Pos           (23U)
+#define RCC_APBENR1_I2C3EN_Msk           (0x1UL << RCC_APBENR1_I2C3EN_Pos)      /*!< 0x00800000 */
+#define RCC_APBENR1_I2C3EN               RCC_APBENR1_I2C3EN_Msk
+#define RCC_APBENR1_CECEN_Pos            (24U)
+#define RCC_APBENR1_CECEN_Msk            (0x1UL << RCC_APBENR1_CECEN_Pos)       /*!< 0x01000000 */
+#define RCC_APBENR1_CECEN                RCC_APBENR1_CECEN_Msk
+#define RCC_APBENR1_UCPD1EN_Pos          (25U)
+#define RCC_APBENR1_UCPD1EN_Msk          (0x1UL << RCC_APBENR1_UCPD1EN_Pos)     /*!< 0x02000000 */
+#define RCC_APBENR1_UCPD1EN              RCC_APBENR1_UCPD1EN_Msk
+#define RCC_APBENR1_UCPD2EN_Pos          (26U)
+#define RCC_APBENR1_UCPD2EN_Msk          (0x1UL << RCC_APBENR1_UCPD2EN_Pos)     /*!< 0x04000000 */
+#define RCC_APBENR1_UCPD2EN              RCC_APBENR1_UCPD2EN_Msk
+#define RCC_APBENR1_DBGEN_Pos            (27U)
+#define RCC_APBENR1_DBGEN_Msk            (0x1UL << RCC_APBENR1_DBGEN_Pos)       /*!< 0x08000000 */
+#define RCC_APBENR1_DBGEN                RCC_APBENR1_DBGEN_Msk
+#define RCC_APBENR1_PWREN_Pos            (28U)
+#define RCC_APBENR1_PWREN_Msk            (0x1UL << RCC_APBENR1_PWREN_Pos)       /*!< 0x10000000 */
+#define RCC_APBENR1_PWREN                RCC_APBENR1_PWREN_Msk
+#define RCC_APBENR1_DAC1EN_Pos           (29U)
+#define RCC_APBENR1_DAC1EN_Msk           (0x1UL << RCC_APBENR1_DAC1EN_Pos)      /*!< 0x20000000 */
+#define RCC_APBENR1_DAC1EN               RCC_APBENR1_DAC1EN_Msk
+#define RCC_APBENR1_LPTIM2EN_Pos         (30U)
+#define RCC_APBENR1_LPTIM2EN_Msk         (0x1UL << RCC_APBENR1_LPTIM2EN_Pos)    /*!< 0x40000000 */
+#define RCC_APBENR1_LPTIM2EN             RCC_APBENR1_LPTIM2EN_Msk
+#define RCC_APBENR1_LPTIM1EN_Pos         (31U)
+#define RCC_APBENR1_LPTIM1EN_Msk         (0x1UL << RCC_APBENR1_LPTIM1EN_Pos)    /*!< 0x80000000 */
+#define RCC_APBENR1_LPTIM1EN             RCC_APBENR1_LPTIM1EN_Msk
+
+/********************  Bit definition for RCC_APBENR2 register  **************/
+#define RCC_APBENR2_SYSCFGEN_Pos         (0U)
+#define RCC_APBENR2_SYSCFGEN_Msk         (0x1UL << RCC_APBENR2_SYSCFGEN_Pos)    /*!< 0x00000001 */
+#define RCC_APBENR2_SYSCFGEN             RCC_APBENR2_SYSCFGEN_Msk
+#define RCC_APBENR2_TIM1EN_Pos           (11U)
+#define RCC_APBENR2_TIM1EN_Msk           (0x1UL << RCC_APBENR2_TIM1EN_Pos)      /*!< 0x00000800 */
+#define RCC_APBENR2_TIM1EN               RCC_APBENR2_TIM1EN_Msk
+#define RCC_APBENR2_SPI1EN_Pos           (12U)
+#define RCC_APBENR2_SPI1EN_Msk           (0x1UL << RCC_APBENR2_SPI1EN_Pos)      /*!< 0x00001000 */
+#define RCC_APBENR2_SPI1EN               RCC_APBENR2_SPI1EN_Msk
+#define RCC_APBENR2_USART1EN_Pos         (14U)
+#define RCC_APBENR2_USART1EN_Msk         (0x1UL << RCC_APBENR2_USART1EN_Pos)    /*!< 0x00004000 */
+#define RCC_APBENR2_USART1EN             RCC_APBENR2_USART1EN_Msk
+#define RCC_APBENR2_TIM14EN_Pos          (15U)
+#define RCC_APBENR2_TIM14EN_Msk          (0x1UL << RCC_APBENR2_TIM14EN_Pos)     /*!< 0x00008000 */
+#define RCC_APBENR2_TIM14EN              RCC_APBENR2_TIM14EN_Msk
+#define RCC_APBENR2_TIM15EN_Pos          (16U)
+#define RCC_APBENR2_TIM15EN_Msk          (0x1UL << RCC_APBENR2_TIM15EN_Pos)     /*!< 0x00010000 */
+#define RCC_APBENR2_TIM15EN              RCC_APBENR2_TIM15EN_Msk
+#define RCC_APBENR2_TIM16EN_Pos          (17U)
+#define RCC_APBENR2_TIM16EN_Msk          (0x1UL << RCC_APBENR2_TIM16EN_Pos)     /*!< 0x00020000 */
+#define RCC_APBENR2_TIM16EN              RCC_APBENR2_TIM16EN_Msk
+#define RCC_APBENR2_TIM17EN_Pos          (18U)
+#define RCC_APBENR2_TIM17EN_Msk          (0x1UL << RCC_APBENR2_TIM17EN_Pos)     /*!< 0x00040000 */
+#define RCC_APBENR2_TIM17EN              RCC_APBENR2_TIM17EN_Msk
+#define RCC_APBENR2_ADCEN_Pos            (20U)
+#define RCC_APBENR2_ADCEN_Msk            (0x1UL << RCC_APBENR2_ADCEN_Pos)       /*!< 0x00100000 */
+#define RCC_APBENR2_ADCEN                RCC_APBENR2_ADCEN_Msk
+
+/********************  Bit definition for RCC_IOPSMENR register  *************/
+#define RCC_IOPSMENR_GPIOASMEN_Pos       (0U)
+#define RCC_IOPSMENR_GPIOASMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOASMEN_Pos)  /*!< 0x00000001 */
+#define RCC_IOPSMENR_GPIOASMEN           RCC_IOPSMENR_GPIOASMEN_Msk
+#define RCC_IOPSMENR_GPIOBSMEN_Pos       (1U)
+#define RCC_IOPSMENR_GPIOBSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOBSMEN_Pos)  /*!< 0x00000002 */
+#define RCC_IOPSMENR_GPIOBSMEN           RCC_IOPSMENR_GPIOBSMEN_Msk
+#define RCC_IOPSMENR_GPIOCSMEN_Pos       (2U)
+#define RCC_IOPSMENR_GPIOCSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOCSMEN_Pos)  /*!< 0x00000004 */
+#define RCC_IOPSMENR_GPIOCSMEN           RCC_IOPSMENR_GPIOCSMEN_Msk
+#define RCC_IOPSMENR_GPIODSMEN_Pos       (3U)
+#define RCC_IOPSMENR_GPIODSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIODSMEN_Pos)  /*!< 0x00000008 */
+#define RCC_IOPSMENR_GPIODSMEN           RCC_IOPSMENR_GPIODSMEN_Msk
+#define RCC_IOPSMENR_GPIOESMEN_Pos       (4U)
+#define RCC_IOPSMENR_GPIOESMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOESMEN_Pos)  /*!< 0x00000010 */
+#define RCC_IOPSMENR_GPIOESMEN           RCC_IOPSMENR_GPIOESMEN_Msk
+#define RCC_IOPSMENR_GPIOFSMEN_Pos       (5U)
+#define RCC_IOPSMENR_GPIOFSMEN_Msk       (0x1UL << RCC_IOPSMENR_GPIOFSMEN_Pos)  /*!< 0x00000020 */
+#define RCC_IOPSMENR_GPIOFSMEN           RCC_IOPSMENR_GPIOFSMEN_Msk
+
+/********************  Bit definition for RCC_AHBSMENR register  *************/
+#define RCC_AHBSMENR_DMA1SMEN_Pos        (0U)
+#define RCC_AHBSMENR_DMA1SMEN_Msk        (0x1UL << RCC_AHBSMENR_DMA1SMEN_Pos)   /*!< 0x00000001 */
+#define RCC_AHBSMENR_DMA1SMEN            RCC_AHBSMENR_DMA1SMEN_Msk
+#define RCC_AHBSMENR_DMA2SMEN_Pos        (1U)
+#define RCC_AHBSMENR_DMA2SMEN_Msk        (0x1UL << RCC_AHBSMENR_DMA2SMEN_Pos)   /*!< 0x00000002 */
+#define RCC_AHBSMENR_DMA2SMEN            RCC_AHBSMENR_DMA2SMEN_Msk
+#define RCC_AHBSMENR_FLASHSMEN_Pos       (8U)
+#define RCC_AHBSMENR_FLASHSMEN_Msk       (0x1UL << RCC_AHBSMENR_FLASHSMEN_Pos)  /*!< 0x00000100 */
+#define RCC_AHBSMENR_FLASHSMEN           RCC_AHBSMENR_FLASHSMEN_Msk
+#define RCC_AHBSMENR_SRAMSMEN_Pos        (9U)
+#define RCC_AHBSMENR_SRAMSMEN_Msk        (0x1UL << RCC_AHBSMENR_SRAMSMEN_Pos)   /*!< 0x00000200 */
+#define RCC_AHBSMENR_SRAMSMEN            RCC_AHBSMENR_SRAMSMEN_Msk
+#define RCC_AHBSMENR_CRCSMEN_Pos         (12U)
+#define RCC_AHBSMENR_CRCSMEN_Msk         (0x1UL << RCC_AHBSMENR_CRCSMEN_Pos)    /*!< 0x00001000 */
+#define RCC_AHBSMENR_CRCSMEN             RCC_AHBSMENR_CRCSMEN_Msk
+#define RCC_AHBSMENR_AESSMEN_Pos         (16U)
+#define RCC_AHBSMENR_AESSMEN_Msk         (0x1UL << RCC_AHBSMENR_AESSMEN_Pos)    /*!< 0x00010000 */
+#define RCC_AHBSMENR_AESSMEN             RCC_AHBSMENR_AESSMEN_Msk
+#define RCC_AHBSMENR_RNGSMEN_Pos         (18U)
+#define RCC_AHBSMENR_RNGSMEN_Msk         (0x1UL << RCC_AHBSMENR_RNGSMEN_Pos)    /*!< 0x00040000 */
+#define RCC_AHBSMENR_RNGSMEN             RCC_AHBSMENR_RNGSMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR1 register  *************/
+#define RCC_APBSMENR1_TIM2SMEN_Pos       (0U)
+#define RCC_APBSMENR1_TIM2SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM2SMEN_Pos)  /*!< 0x00000001 */
+#define RCC_APBSMENR1_TIM2SMEN           RCC_APBSMENR1_TIM2SMEN_Msk
+#define RCC_APBSMENR1_TIM3SMEN_Pos       (1U)
+#define RCC_APBSMENR1_TIM3SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM3SMEN_Pos)  /*!< 0x00000002 */
+#define RCC_APBSMENR1_TIM3SMEN           RCC_APBSMENR1_TIM3SMEN_Msk
+#define RCC_APBSMENR1_TIM4SMEN_Pos       (2U)
+#define RCC_APBSMENR1_TIM4SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM4SMEN_Pos)  /*!< 0x00000004 */
+#define RCC_APBSMENR1_TIM4SMEN           RCC_APBSMENR1_TIM4SMEN_Msk
+#define RCC_APBSMENR1_TIM6SMEN_Pos       (4U)
+#define RCC_APBSMENR1_TIM6SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM6SMEN_Pos)  /*!< 0x00000010 */
+#define RCC_APBSMENR1_TIM6SMEN           RCC_APBSMENR1_TIM6SMEN_Msk
+#define RCC_APBSMENR1_TIM7SMEN_Pos       (5U)
+#define RCC_APBSMENR1_TIM7SMEN_Msk       (0x1UL << RCC_APBSMENR1_TIM7SMEN_Pos)  /*!< 0x00000020 */
+#define RCC_APBSMENR1_TIM7SMEN           RCC_APBSMENR1_TIM7SMEN_Msk
+#define RCC_APBSMENR1_LPUART2SMEN_Pos    (7U)
+#define RCC_APBSMENR1_LPUART2SMEN_Msk    (0x1UL << RCC_APBSMENR1_LPUART2SMEN_Pos)/*!< 0x00000080 */
+#define RCC_APBSMENR1_LPUART2SMEN        RCC_APBSMENR1_LPUART2SMEN_Msk
+#define RCC_APBSMENR1_USART5SMEN_Pos     (8U)
+#define RCC_APBSMENR1_USART5SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART5SMEN_Pos) /*!< 0x00000100 */
+#define RCC_APBSMENR1_USART5SMEN         RCC_APBSMENR1_USART5SMEN_Msk
+#define RCC_APBSMENR1_USART6SMEN_Pos     (9U)
+#define RCC_APBSMENR1_USART6SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART6SMEN_Pos) /*!< 0x00000200 */
+#define RCC_APBSMENR1_USART6SMEN         RCC_APBSMENR1_USART6SMEN_Msk
+#define RCC_APBSMENR1_RTCAPBSMEN_Pos     (10U)
+#define RCC_APBSMENR1_RTCAPBSMEN_Msk     (0x1UL << RCC_APBSMENR1_RTCAPBSMEN_Pos) /*!< 0x00000400 */
+#define RCC_APBSMENR1_RTCAPBSMEN         RCC_APBSMENR1_RTCAPBSMEN_Msk
+#define RCC_APBSMENR1_WWDGSMEN_Pos       (11U)
+#define RCC_APBSMENR1_WWDGSMEN_Msk       (0x1UL << RCC_APBSMENR1_WWDGSMEN_Pos)   /*!< 0x00000800 */
+#define RCC_APBSMENR1_WWDGSMEN           RCC_APBSMENR1_WWDGSMEN_Msk
+#define RCC_APBSMENR1_FDCANSMEN_Pos      (12U)
+#define RCC_APBSMENR1_FDCANSMEN_Msk      (0x1UL << RCC_APBSMENR1_FDCANSMEN_Pos)  /*!< 0x00001000 */
+#define RCC_APBSMENR1_FDCANSMEN          RCC_APBSMENR1_FDCANSMEN_Msk
+#define RCC_APBSMENR1_USBSMEN_Pos        (13U)
+#define RCC_APBSMENR1_USBSMEN_Msk        (0x1UL << RCC_APBSMENR1_USBSMEN_Pos)    /*!< 0x00002000 */
+#define RCC_APBSMENR1_USBSMEN            RCC_APBSMENR1_USBSMEN_Msk
+#define RCC_APBSMENR1_SPI2SMEN_Pos       (14U)
+#define RCC_APBSMENR1_SPI2SMEN_Msk       (0x1UL << RCC_APBSMENR1_SPI2SMEN_Pos)   /*!< 0x00004000 */
+#define RCC_APBSMENR1_SPI2SMEN           RCC_APBSMENR1_SPI2SMEN_Msk
+#define RCC_APBSMENR1_SPI3SMEN_Pos       (15U)
+#define RCC_APBSMENR1_SPI3SMEN_Msk       (0x1UL << RCC_APBSMENR1_SPI3SMEN_Pos)   /*!< 0x00008000 */
+#define RCC_APBSMENR1_SPI3SMEN           RCC_APBSMENR1_SPI3SMEN_Msk
+#define RCC_APBSMENR1_CRSSMEN_Pos        (16U)
+#define RCC_APBSMENR1_CRSSMEN_Msk        (0x1UL << RCC_APBSMENR1_CRSSMEN_Pos)   /*!< 0x00010000 */
+#define RCC_APBSMENR1_CRSSMEN            RCC_APBSMENR1_CRSSMEN_Msk
+#define RCC_APBSMENR1_USART2SMEN_Pos     (17U)
+#define RCC_APBSMENR1_USART2SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART2SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR1_USART2SMEN         RCC_APBSMENR1_USART2SMEN_Msk
+#define RCC_APBSMENR1_USART3SMEN_Pos     (18U)
+#define RCC_APBSMENR1_USART3SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART3SMEN_Pos) /*!< 0x00040000 */
+#define RCC_APBSMENR1_USART3SMEN         RCC_APBSMENR1_USART3SMEN_Msk
+#define RCC_APBSMENR1_USART4SMEN_Pos     (19U)
+#define RCC_APBSMENR1_USART4SMEN_Msk     (0x1UL << RCC_APBSMENR1_USART4SMEN_Pos) /*!< 0x00080000 */
+#define RCC_APBSMENR1_USART4SMEN         RCC_APBSMENR1_USART4SMEN_Msk
+#define RCC_APBSMENR1_LPUART1SMEN_Pos    (20U)
+#define RCC_APBSMENR1_LPUART1SMEN_Msk    (0x1UL << RCC_APBSMENR1_LPUART1SMEN_Pos) /*!< 0x00100000 */
+#define RCC_APBSMENR1_LPUART1SMEN        RCC_APBSMENR1_LPUART1SMEN_Msk
+#define RCC_APBSMENR1_I2C1SMEN_Pos       (21U)
+#define RCC_APBSMENR1_I2C1SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C1SMEN_Pos)   /*!< 0x00200000 */
+#define RCC_APBSMENR1_I2C1SMEN           RCC_APBSMENR1_I2C1SMEN_Msk
+#define RCC_APBSMENR1_I2C2SMEN_Pos       (22U)
+#define RCC_APBSMENR1_I2C2SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C2SMEN_Pos)   /*!< 0x00400000 */
+#define RCC_APBSMENR1_I2C2SMEN           RCC_APBSMENR1_I2C2SMEN_Msk
+#define RCC_APBSMENR1_I2C3SMEN_Pos       (23U)
+#define RCC_APBSMENR1_I2C3SMEN_Msk       (0x1UL << RCC_APBSMENR1_I2C3SMEN_Pos)   /*!< 0x00800000 */
+#define RCC_APBSMENR1_I2C3SMEN           RCC_APBSMENR1_I2C3SMEN_Msk
+#define RCC_APBSMENR1_CECSMEN_Pos        (24U)
+#define RCC_APBSMENR1_CECSMEN_Msk        (0x1UL << RCC_APBSMENR1_CECSMEN_Pos)    /*!< 0x01000000 */
+#define RCC_APBSMENR1_CECSMEN            RCC_APBSMENR1_CECSMEN_Msk
+#define RCC_APBSMENR1_UCPD1SMEN_Pos      (25U)
+#define RCC_APBSMENR1_UCPD1SMEN_Msk      (0x1UL << RCC_APBSMENR1_UCPD1SMEN_Pos)  /*!< 0x02000000 */
+#define RCC_APBSMENR1_UCPD1SMEN          RCC_APBSMENR1_UCPD1SMEN_Msk
+#define RCC_APBSMENR1_UCPD2SMEN_Pos      (26U)
+#define RCC_APBSMENR1_UCPD2SMEN_Msk      (0x1UL << RCC_APBSMENR1_UCPD2SMEN_Pos)  /*!< 0x04000000 */
+#define RCC_APBSMENR1_UCPD2SMEN          RCC_APBSMENR1_UCPD2SMEN_Msk
+#define RCC_APBSMENR1_DBGSMEN_Pos        (27U)
+#define RCC_APBSMENR1_DBGSMEN_Msk        (0x1UL << RCC_APBSMENR1_DBGSMEN_Pos)    /*!< 0x08000000 */
+#define RCC_APBSMENR1_DBGSMEN            RCC_APBSMENR1_DBGSMEN_Msk
+#define RCC_APBSMENR1_PWRSMEN_Pos        (28U)
+#define RCC_APBSMENR1_PWRSMEN_Msk        (0x1UL << RCC_APBSMENR1_PWRSMEN_Pos)    /*!< 0x10000000 */
+#define RCC_APBSMENR1_PWRSMEN            RCC_APBSMENR1_PWRSMEN_Msk
+#define RCC_APBSMENR1_DAC1SMEN_Pos       (29U)
+#define RCC_APBSMENR1_DAC1SMEN_Msk       (0x1UL << RCC_APBSMENR1_DAC1SMEN_Pos)   /*!< 0x20000000 */
+#define RCC_APBSMENR1_DAC1SMEN           RCC_APBSMENR1_DAC1SMEN_Msk
+#define RCC_APBSMENR1_LPTIM2SMEN_Pos     (30U)
+#define RCC_APBSMENR1_LPTIM2SMEN_Msk     (0x1UL << RCC_APBSMENR1_LPTIM2SMEN_Pos) /*!< 0x40000000 */
+#define RCC_APBSMENR1_LPTIM2SMEN         RCC_APBSMENR1_LPTIM2SMEN_Msk
+#define RCC_APBSMENR1_LPTIM1SMEN_Pos     (31U)
+#define RCC_APBSMENR1_LPTIM1SMEN_Msk     (0x1UL << RCC_APBSMENR1_LPTIM1SMEN_Pos) /*!< 0x80000000 */
+#define RCC_APBSMENR1_LPTIM1SMEN         RCC_APBSMENR1_LPTIM1SMEN_Msk
+
+/********************  Bit definition for RCC_APBSMENR2 register  *************/
+#define RCC_APBSMENR2_SYSCFGSMEN_Pos     (0U)
+#define RCC_APBSMENR2_SYSCFGSMEN_Msk     (0x1UL << RCC_APBSMENR2_SYSCFGSMEN_Pos) /*!< 0x00000001 */
+#define RCC_APBSMENR2_SYSCFGSMEN         RCC_APBSMENR2_SYSCFGSMEN_Msk
+#define RCC_APBSMENR2_TIM1SMEN_Pos       (11U)
+#define RCC_APBSMENR2_TIM1SMEN_Msk       (0x1UL << RCC_APBSMENR2_TIM1SMEN_Pos)  /*!< 0x00000800 */
+#define RCC_APBSMENR2_TIM1SMEN           RCC_APBSMENR2_TIM1SMEN_Msk
+#define RCC_APBSMENR2_SPI1SMEN_Pos       (12U)
+#define RCC_APBSMENR2_SPI1SMEN_Msk       (0x1UL << RCC_APBSMENR2_SPI1SMEN_Pos)  /*!< 0x00001000 */
+#define RCC_APBSMENR2_SPI1SMEN           RCC_APBSMENR2_SPI1SMEN_Msk
+#define RCC_APBSMENR2_USART1SMEN_Pos     (14U)
+#define RCC_APBSMENR2_USART1SMEN_Msk     (0x1UL << RCC_APBSMENR2_USART1SMEN_Pos) /*!< 0x00004000 */
+#define RCC_APBSMENR2_USART1SMEN         RCC_APBSMENR2_USART1SMEN_Msk
+#define RCC_APBSMENR2_TIM14SMEN_Pos      (15U)
+#define RCC_APBSMENR2_TIM14SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM14SMEN_Pos) /*!< 0x00008000 */
+#define RCC_APBSMENR2_TIM14SMEN          RCC_APBSMENR2_TIM14SMEN_Msk
+#define RCC_APBSMENR2_TIM15SMEN_Pos      (16U)
+#define RCC_APBSMENR2_TIM15SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM15SMEN_Pos) /*!< 0x00010000 */
+#define RCC_APBSMENR2_TIM15SMEN          RCC_APBSMENR2_TIM15SMEN_Msk
+#define RCC_APBSMENR2_TIM16SMEN_Pos      (17U)
+#define RCC_APBSMENR2_TIM16SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM16SMEN_Pos) /*!< 0x00020000 */
+#define RCC_APBSMENR2_TIM16SMEN          RCC_APBSMENR2_TIM16SMEN_Msk
+#define RCC_APBSMENR2_TIM17SMEN_Pos      (18U)
+#define RCC_APBSMENR2_TIM17SMEN_Msk      (0x1UL << RCC_APBSMENR2_TIM17SMEN_Pos) /*!< 0x00040000 */
+#define RCC_APBSMENR2_TIM17SMEN          RCC_APBSMENR2_TIM17SMEN_Msk
+#define RCC_APBSMENR2_ADCSMEN_Pos        (20U)
+#define RCC_APBSMENR2_ADCSMEN_Msk        (0x1UL << RCC_APBSMENR2_ADCSMEN_Pos)   /*!< 0x00100000 */
+#define RCC_APBSMENR2_ADCSMEN            RCC_APBSMENR2_ADCSMEN_Msk
+
+/********************  Bit definition for RCC_CCIPR register  ******************/
+#define RCC_CCIPR_USART1SEL_Pos          (0U)
+#define RCC_CCIPR_USART1SEL_Msk          (0x3UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000003 */
+#define RCC_CCIPR_USART1SEL              RCC_CCIPR_USART1SEL_Msk
+#define RCC_CCIPR_USART1SEL_0            (0x1UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000001 */
+#define RCC_CCIPR_USART1SEL_1            (0x2UL << RCC_CCIPR_USART1SEL_Pos)     /*!< 0x00000002 */
+
+#define RCC_CCIPR_USART2SEL_Pos          (2U)
+#define RCC_CCIPR_USART2SEL_Msk          (0x3UL << RCC_CCIPR_USART2SEL_Pos)     /*!< 0x0000000C */
+#define RCC_CCIPR_USART2SEL              RCC_CCIPR_USART2SEL_Msk
+#define RCC_CCIPR_USART2SEL_0            (0x1UL << RCC_CCIPR_USART2SEL_Pos)     /*!< 0x00000004 */
+#define RCC_CCIPR_USART2SEL_1            (0x2UL << RCC_CCIPR_USART2SEL_Pos)     /*!< 0x00000008 */
+
+#define RCC_CCIPR_USART3SEL_Pos          (4U)
+#define RCC_CCIPR_USART3SEL_Msk          (0x3UL << RCC_CCIPR_USART3SEL_Pos)     /*!< 0x00000030 */
+#define RCC_CCIPR_USART3SEL              RCC_CCIPR_USART3SEL_Msk
+#define RCC_CCIPR_USART3SEL_0            (0x1UL << RCC_CCIPR_USART3SEL_Pos)     /*!< 0x00000010 */
+#define RCC_CCIPR_USART3SEL_1            (0x2UL << RCC_CCIPR_USART3SEL_Pos)     /*!< 0x00000020 */
+#define RCC_CCIPR_CECSEL_Pos             (6U)
+#define RCC_CCIPR_CECSEL_Msk             (0x1UL << RCC_CCIPR_CECSEL_Pos)        /*!< 0x00000040 */
+#define RCC_CCIPR_CECSEL                 RCC_CCIPR_CECSEL_Msk
+
+#define RCC_CCIPR_LPUART2SEL_Pos         (8U)
+#define RCC_CCIPR_LPUART2SEL_Msk         (0x3UL << RCC_CCIPR_LPUART2SEL_Pos)    /*!< 0x00000300 */
+#define RCC_CCIPR_LPUART2SEL             RCC_CCIPR_LPUART2SEL_Msk
+#define RCC_CCIPR_LPUART2SEL_0           (0x1UL << RCC_CCIPR_LPUART2SEL_Pos)    /*!< 0x00000100 */
+#define RCC_CCIPR_LPUART2SEL_1           (0x2UL << RCC_CCIPR_LPUART2SEL_Pos)    /*!< 0x00000200 */
+#define RCC_CCIPR_LPUART1SEL_Pos         (10U)
+#define RCC_CCIPR_LPUART1SEL_Msk         (0x3UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000C00 */
+#define RCC_CCIPR_LPUART1SEL             RCC_CCIPR_LPUART1SEL_Msk
+#define RCC_CCIPR_LPUART1SEL_0           (0x1UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000400 */
+#define RCC_CCIPR_LPUART1SEL_1           (0x2UL << RCC_CCIPR_LPUART1SEL_Pos)    /*!< 0x00000800 */
+
+#define RCC_CCIPR_I2C1SEL_Pos            (12U)
+#define RCC_CCIPR_I2C1SEL_Msk            (0x3UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00003000 */
+#define RCC_CCIPR_I2C1SEL                RCC_CCIPR_I2C1SEL_Msk
+#define RCC_CCIPR_I2C1SEL_0              (0x1UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00001000 */
+#define RCC_CCIPR_I2C1SEL_1              (0x2UL << RCC_CCIPR_I2C1SEL_Pos)       /*!< 0x00002000 */
+
+#define RCC_CCIPR_I2C2SEL_Pos           (14U)
+#define RCC_CCIPR_I2C2SEL_Msk           (0x3UL << RCC_CCIPR_I2C2SEL_Pos)        /*!< 0x0000C000 */
+#define RCC_CCIPR_I2C2SEL               RCC_CCIPR_I2C2SEL_Msk
+#define RCC_CCIPR_I2C2SEL_0             (0x1UL << RCC_CCIPR_I2C2SEL_Pos)        /*!< 0x00004000 */
+#define RCC_CCIPR_I2C2SEL_1             (0x2UL << RCC_CCIPR_I2C2SEL_Pos)        /*!< 0x00008000 */
+
+#define RCC_CCIPR_LPTIM1SEL_Pos          (18U)
+#define RCC_CCIPR_LPTIM1SEL_Msk          (0x3UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x000C0000 */
+#define RCC_CCIPR_LPTIM1SEL              RCC_CCIPR_LPTIM1SEL_Msk
+#define RCC_CCIPR_LPTIM1SEL_0            (0x1UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x00040000 */
+#define RCC_CCIPR_LPTIM1SEL_1            (0x2UL << RCC_CCIPR_LPTIM1SEL_Pos)     /*!< 0x00080000 */
+
+#define RCC_CCIPR_LPTIM2SEL_Pos          (20U)
+#define RCC_CCIPR_LPTIM2SEL_Msk          (0x3UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00300000 */
+#define RCC_CCIPR_LPTIM2SEL              RCC_CCIPR_LPTIM2SEL_Msk
+#define RCC_CCIPR_LPTIM2SEL_0            (0x1UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00100000 */
+#define RCC_CCIPR_LPTIM2SEL_1            (0x2UL << RCC_CCIPR_LPTIM2SEL_Pos)     /*!< 0x00200000 */
+
+#define RCC_CCIPR_TIM1SEL_Pos            (22U)
+#define RCC_CCIPR_TIM1SEL_Msk            (0x1UL << RCC_CCIPR_TIM1SEL_Pos)       /*!< 0x00400000 */
+#define RCC_CCIPR_TIM1SEL                RCC_CCIPR_TIM1SEL_Msk
+
+#define RCC_CCIPR_TIM15SEL_Pos           (24U)
+#define RCC_CCIPR_TIM15SEL_Msk           (0x1UL << RCC_CCIPR_TIM15SEL_Pos)      /*!< 0x01000000 */
+#define RCC_CCIPR_TIM15SEL               RCC_CCIPR_TIM15SEL_Msk
+
+#define RCC_CCIPR_RNGSEL_Pos             (26U)
+#define RCC_CCIPR_RNGSEL_Msk             (0x3UL << RCC_CCIPR_RNGSEL_Pos)        /*!< 0x0C000000 */
+#define RCC_CCIPR_RNGSEL                 RCC_CCIPR_RNGSEL_Msk
+#define RCC_CCIPR_RNGSEL_0               (0x1UL << RCC_CCIPR_RNGSEL_Pos)        /*!< 0x04000000 */
+#define RCC_CCIPR_RNGSEL_1               (0x2UL << RCC_CCIPR_RNGSEL_Pos)        /*!< 0x08000000 */
+
+#define RCC_CCIPR_RNGDIV_Pos             (28U)
+#define RCC_CCIPR_RNGDIV_Msk             (0x3UL << RCC_CCIPR_RNGDIV_Pos)        /*!< 0x30000000 */
+#define RCC_CCIPR_RNGDIV                 RCC_CCIPR_RNGDIV_Msk
+#define RCC_CCIPR_RNGDIV_0               (0x1UL << RCC_CCIPR_RNGDIV_Pos)        /*!< 0x10000000 */
+#define RCC_CCIPR_RNGDIV_1               (0x2UL << RCC_CCIPR_RNGDIV_Pos)        /*!< 0x20000000 */
+
+#define RCC_CCIPR_ADCSEL_Pos             (30U)
+#define RCC_CCIPR_ADCSEL_Msk             (0x3UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0xC0000000 */
+#define RCC_CCIPR_ADCSEL                 RCC_CCIPR_ADCSEL_Msk
+#define RCC_CCIPR_ADCSEL_0               (0x1UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x40000000 */
+#define RCC_CCIPR_ADCSEL_1               (0x2UL << RCC_CCIPR_ADCSEL_Pos)        /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_CCIPR2 register  ****************/
+#define RCC_CCIPR2_I2S1SEL_Pos            (0U)
+#define RCC_CCIPR2_I2S1SEL_Msk            (0x3UL << RCC_CCIPR2_I2S1SEL_Pos)     /*!< 0x00000003 */
+#define RCC_CCIPR2_I2S1SEL                RCC_CCIPR2_I2S1SEL_Msk
+#define RCC_CCIPR2_I2S1SEL_0              (0x1UL << RCC_CCIPR2_I2S1SEL_Pos)     /*!< 0x00000001 */
+#define RCC_CCIPR2_I2S1SEL_1              (0x2UL << RCC_CCIPR2_I2S1SEL_Pos)     /*!< 0x00000002 */
+#define RCC_CCIPR2_I2S2SEL_Pos            (2U)
+#define RCC_CCIPR2_I2S2SEL_Msk            (0x3UL << RCC_CCIPR2_I2S2SEL_Pos)     /*!< 0x0000000C */
+#define RCC_CCIPR2_I2S2SEL                RCC_CCIPR2_I2S2SEL_Msk
+#define RCC_CCIPR2_I2S2SEL_0              (0x1UL << RCC_CCIPR2_I2S2SEL_Pos)     /*!< 0x00000004 */
+#define RCC_CCIPR2_I2S2SEL_1              (0x2UL << RCC_CCIPR2_I2S2SEL_Pos)     /*!< 0x00000008 */
+#define RCC_CCIPR2_FDCANSEL_Pos           (8U)
+#define RCC_CCIPR2_FDCANSEL_Msk           (0x3UL << RCC_CCIPR2_FDCANSEL_Pos)    /*!< 0x00000300 */
+#define RCC_CCIPR2_FDCANSEL               RCC_CCIPR2_FDCANSEL_Msk
+#define RCC_CCIPR2_FDCANSEL_0             (0x1UL << RCC_CCIPR2_FDCANSEL_Pos)    /*!< 0x00000100 */
+#define RCC_CCIPR2_FDCANSEL_1             (0x2UL << RCC_CCIPR2_FDCANSEL_Pos)    /*!< 0x00000200 */
+#define RCC_CCIPR2_USBSEL_Pos             (12U)
+#define RCC_CCIPR2_USBSEL_Msk             (0x3UL << RCC_CCIPR2_USBSEL_Pos)     /*!< 0x00003000 */
+#define RCC_CCIPR2_USBSEL                 RCC_CCIPR2_USBSEL_Msk
+#define RCC_CCIPR2_USBSEL_0               (0x1UL << RCC_CCIPR2_USBSEL_Pos)      /*!< 0x00001000 */
+#define RCC_CCIPR2_USBSEL_1               (0x2UL << RCC_CCIPR2_USBSEL_Pos)      /*!< 0x00002000 */
+/********************  Bit definition for RCC_BDCR register  ******************/
+#define RCC_BDCR_LSEON_Pos               (0U)
+#define RCC_BDCR_LSEON_Msk               (0x1UL << RCC_BDCR_LSEON_Pos)          /*!< 0x00000001 */
+#define RCC_BDCR_LSEON                   RCC_BDCR_LSEON_Msk
+#define RCC_BDCR_LSERDY_Pos              (1U)
+#define RCC_BDCR_LSERDY_Msk              (0x1UL << RCC_BDCR_LSERDY_Pos)         /*!< 0x00000002 */
+#define RCC_BDCR_LSERDY                  RCC_BDCR_LSERDY_Msk
+#define RCC_BDCR_LSEBYP_Pos              (2U)
+#define RCC_BDCR_LSEBYP_Msk              (0x1UL << RCC_BDCR_LSEBYP_Pos)         /*!< 0x00000004 */
+#define RCC_BDCR_LSEBYP                  RCC_BDCR_LSEBYP_Msk
+
+#define RCC_BDCR_LSEDRV_Pos              (3U)
+#define RCC_BDCR_LSEDRV_Msk              (0x3UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000018 */
+#define RCC_BDCR_LSEDRV                  RCC_BDCR_LSEDRV_Msk
+#define RCC_BDCR_LSEDRV_0                (0x1UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000008 */
+#define RCC_BDCR_LSEDRV_1                (0x2UL << RCC_BDCR_LSEDRV_Pos)         /*!< 0x00000010 */
+
+#define RCC_BDCR_LSECSSON_Pos            (5U)
+#define RCC_BDCR_LSECSSON_Msk            (0x1UL << RCC_BDCR_LSECSSON_Pos)       /*!< 0x00000020 */
+#define RCC_BDCR_LSECSSON                RCC_BDCR_LSECSSON_Msk
+#define RCC_BDCR_LSECSSD_Pos             (6U)
+#define RCC_BDCR_LSECSSD_Msk             (0x1UL << RCC_BDCR_LSECSSD_Pos)        /*!< 0x00000040 */
+#define RCC_BDCR_LSECSSD                 RCC_BDCR_LSECSSD_Msk
+
+#define RCC_BDCR_RTCSEL_Pos              (8U)
+#define RCC_BDCR_RTCSEL_Msk              (0x3UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000300 */
+#define RCC_BDCR_RTCSEL                  RCC_BDCR_RTCSEL_Msk
+#define RCC_BDCR_RTCSEL_0                (0x1UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000100 */
+#define RCC_BDCR_RTCSEL_1                (0x2UL << RCC_BDCR_RTCSEL_Pos)         /*!< 0x00000200 */
+
+#define RCC_BDCR_RTCEN_Pos               (15U)
+#define RCC_BDCR_RTCEN_Msk               (0x1UL << RCC_BDCR_RTCEN_Pos)          /*!< 0x00008000 */
+#define RCC_BDCR_RTCEN                   RCC_BDCR_RTCEN_Msk
+#define RCC_BDCR_BDRST_Pos               (16U)
+#define RCC_BDCR_BDRST_Msk               (0x1UL << RCC_BDCR_BDRST_Pos)          /*!< 0x00010000 */
+#define RCC_BDCR_BDRST                   RCC_BDCR_BDRST_Msk
+
+#define RCC_BDCR_LSCOEN_Pos              (24U)
+#define RCC_BDCR_LSCOEN_Msk              (0x1UL << RCC_BDCR_LSCOEN_Pos)         /*!< 0x01000000 */
+#define RCC_BDCR_LSCOEN                  RCC_BDCR_LSCOEN_Msk
+#define RCC_BDCR_LSCOSEL_Pos             (25U)
+#define RCC_BDCR_LSCOSEL_Msk             (0x1UL << RCC_BDCR_LSCOSEL_Pos)        /*!< 0x02000000 */
+#define RCC_BDCR_LSCOSEL                 RCC_BDCR_LSCOSEL_Msk
+
+/********************  Bit definition for RCC_CSR register  *******************/
+#define RCC_CSR_LSION_Pos                (0U)
+#define RCC_CSR_LSION_Msk                (0x1UL << RCC_CSR_LSION_Pos)           /*!< 0x00000001 */
+#define RCC_CSR_LSION                    RCC_CSR_LSION_Msk
+#define RCC_CSR_LSIRDY_Pos               (1U)
+#define RCC_CSR_LSIRDY_Msk               (0x1UL << RCC_CSR_LSIRDY_Pos)          /*!< 0x00000002 */
+#define RCC_CSR_LSIRDY                   RCC_CSR_LSIRDY_Msk
+
+#define RCC_CSR_RMVF_Pos                 (23U)
+#define RCC_CSR_RMVF_Msk                 (0x1UL << RCC_CSR_RMVF_Pos)            /*!< 0x00800000 */
+#define RCC_CSR_RMVF                     RCC_CSR_RMVF_Msk
+#define RCC_CSR_OBLRSTF_Pos              (25U)
+#define RCC_CSR_OBLRSTF_Msk              (0x1UL << RCC_CSR_OBLRSTF_Pos)         /*!< 0x02000000 */
+#define RCC_CSR_OBLRSTF                  RCC_CSR_OBLRSTF_Msk
+#define RCC_CSR_PINRSTF_Pos              (26U)
+#define RCC_CSR_PINRSTF_Msk              (0x1UL << RCC_CSR_PINRSTF_Pos)         /*!< 0x04000000 */
+#define RCC_CSR_PINRSTF                  RCC_CSR_PINRSTF_Msk
+#define RCC_CSR_PWRRSTF_Pos              (27U)
+#define RCC_CSR_PWRRSTF_Msk              (0x1UL << RCC_CSR_PWRRSTF_Pos)         /*!< 0x08000000 */
+#define RCC_CSR_PWRRSTF                  RCC_CSR_PWRRSTF_Msk
+#define RCC_CSR_SFTRSTF_Pos              (28U)
+#define RCC_CSR_SFTRSTF_Msk              (0x1UL << RCC_CSR_SFTRSTF_Pos)         /*!< 0x10000000 */
+#define RCC_CSR_SFTRSTF                  RCC_CSR_SFTRSTF_Msk
+#define RCC_CSR_IWDGRSTF_Pos             (29U)
+#define RCC_CSR_IWDGRSTF_Msk             (0x1UL << RCC_CSR_IWDGRSTF_Pos)        /*!< 0x20000000 */
+#define RCC_CSR_IWDGRSTF                 RCC_CSR_IWDGRSTF_Msk
+#define RCC_CSR_WWDGRSTF_Pos             (30U)
+#define RCC_CSR_WWDGRSTF_Msk             (0x1UL << RCC_CSR_WWDGRSTF_Pos)        /*!< 0x40000000 */
+#define RCC_CSR_WWDGRSTF                 RCC_CSR_WWDGRSTF_Msk
+#define RCC_CSR_LPWRRSTF_Pos             (31U)
+#define RCC_CSR_LPWRRSTF_Msk             (0x1UL << RCC_CSR_LPWRRSTF_Pos)        /*!< 0x80000000 */
+#define RCC_CSR_LPWRRSTF                 RCC_CSR_LPWRRSTF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    RNG                                     */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for RNG_CR register  *******************/
+#define RNG_CR_RNGEN_Pos    (2U)
+#define RNG_CR_RNGEN_Msk    (0x1UL << RNG_CR_RNGEN_Pos)                         /*!< 0x00000004 */
+#define RNG_CR_RNGEN        RNG_CR_RNGEN_Msk
+#define RNG_CR_IE_Pos       (3U)
+#define RNG_CR_IE_Msk       (0x1UL << RNG_CR_IE_Pos)                            /*!< 0x00000008 */
+#define RNG_CR_IE           RNG_CR_IE_Msk
+#define RNG_CR_CED_Pos      (5U)
+#define RNG_CR_CED_Msk      (0x1UL << RNG_CR_CED_Pos)                           /*!< 0x00000020 */
+#define RNG_CR_CED          RNG_CR_CED_Msk
+
+/********************  Bits definition for RNG_SR register  *******************/
+#define RNG_SR_DRDY_Pos     (0U)
+#define RNG_SR_DRDY_Msk     (0x1UL << RNG_SR_DRDY_Pos)                          /*!< 0x00000001 */
+#define RNG_SR_DRDY         RNG_SR_DRDY_Msk
+#define RNG_SR_CECS_Pos     (1U)
+#define RNG_SR_CECS_Msk     (0x1UL << RNG_SR_CECS_Pos)                          /*!< 0x00000002 */
+#define RNG_SR_CECS         RNG_SR_CECS_Msk
+#define RNG_SR_SECS_Pos     (2U)
+#define RNG_SR_SECS_Msk     (0x1UL << RNG_SR_SECS_Pos)                          /*!< 0x00000004 */
+#define RNG_SR_SECS         RNG_SR_SECS_Msk
+#define RNG_SR_CEIS_Pos     (5U)
+#define RNG_SR_CEIS_Msk     (0x1UL << RNG_SR_CEIS_Pos)                          /*!< 0x00000020 */
+#define RNG_SR_CEIS         RNG_SR_CEIS_Msk
+#define RNG_SR_SEIS_Pos     (6U)
+#define RNG_SR_SEIS_Msk     (0x1UL << RNG_SR_SEIS_Pos)                          /*!< 0x00000040 */
+#define RNG_SR_SEIS         RNG_SR_SEIS_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Real-Time Clock (RTC)                            */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief Specific device feature definitions
+*/
+#define RTC_WAKEUP_SUPPORT
+#define RTC_BACKUP_SUPPORT
+#define RTC_TAMPER3_SUPPORT          /*!< TAMPER3 only available on some devices */
+
+/********************  Bits definition for RTC_TR register  *******************/
+#define RTC_TR_PM_Pos                (22U)
+#define RTC_TR_PM_Msk                (0x1UL << RTC_TR_PM_Pos)                   /*!< 0x00400000 */
+#define RTC_TR_PM                    RTC_TR_PM_Msk
+#define RTC_TR_HT_Pos                (20U)
+#define RTC_TR_HT_Msk                (0x3UL << RTC_TR_HT_Pos)                   /*!< 0x00300000 */
+#define RTC_TR_HT                    RTC_TR_HT_Msk
+#define RTC_TR_HT_0                  (0x1UL << RTC_TR_HT_Pos)                   /*!< 0x00100000 */
+#define RTC_TR_HT_1                  (0x2UL << RTC_TR_HT_Pos)                   /*!< 0x00200000 */
+#define RTC_TR_HU_Pos                (16U)
+#define RTC_TR_HU_Msk                (0xFUL << RTC_TR_HU_Pos)                   /*!< 0x000F0000 */
+#define RTC_TR_HU                    RTC_TR_HU_Msk
+#define RTC_TR_HU_0                  (0x1UL << RTC_TR_HU_Pos)                   /*!< 0x00010000 */
+#define RTC_TR_HU_1                  (0x2UL << RTC_TR_HU_Pos)                   /*!< 0x00020000 */
+#define RTC_TR_HU_2                  (0x4UL << RTC_TR_HU_Pos)                   /*!< 0x00040000 */
+#define RTC_TR_HU_3                  (0x8UL << RTC_TR_HU_Pos)                   /*!< 0x00080000 */
+#define RTC_TR_MNT_Pos               (12U)
+#define RTC_TR_MNT_Msk               (0x7UL << RTC_TR_MNT_Pos)                  /*!< 0x00007000 */
+#define RTC_TR_MNT                   RTC_TR_MNT_Msk
+#define RTC_TR_MNT_0                 (0x1UL << RTC_TR_MNT_Pos)                  /*!< 0x00001000 */
+#define RTC_TR_MNT_1                 (0x2UL << RTC_TR_MNT_Pos)                  /*!< 0x00002000 */
+#define RTC_TR_MNT_2                 (0x4UL << RTC_TR_MNT_Pos)                  /*!< 0x00004000 */
+#define RTC_TR_MNU_Pos               (8U)
+#define RTC_TR_MNU_Msk               (0xFUL << RTC_TR_MNU_Pos)                  /*!< 0x00000F00 */
+#define RTC_TR_MNU                   RTC_TR_MNU_Msk
+#define RTC_TR_MNU_0                 (0x1UL << RTC_TR_MNU_Pos)                  /*!< 0x00000100 */
+#define RTC_TR_MNU_1                 (0x2UL << RTC_TR_MNU_Pos)                  /*!< 0x00000200 */
+#define RTC_TR_MNU_2                 (0x4UL << RTC_TR_MNU_Pos)                  /*!< 0x00000400 */
+#define RTC_TR_MNU_3                 (0x8UL << RTC_TR_MNU_Pos)                  /*!< 0x00000800 */
+#define RTC_TR_ST_Pos                (4U)
+#define RTC_TR_ST_Msk                (0x7UL << RTC_TR_ST_Pos)                   /*!< 0x00000070 */
+#define RTC_TR_ST                    RTC_TR_ST_Msk
+#define RTC_TR_ST_0                  (0x1UL << RTC_TR_ST_Pos)                   /*!< 0x00000010 */
+#define RTC_TR_ST_1                  (0x2UL << RTC_TR_ST_Pos)                   /*!< 0x00000020 */
+#define RTC_TR_ST_2                  (0x4UL << RTC_TR_ST_Pos)                   /*!< 0x00000040 */
+#define RTC_TR_SU_Pos                (0U)
+#define RTC_TR_SU_Msk                (0xFUL << RTC_TR_SU_Pos)                   /*!< 0x0000000F */
+#define RTC_TR_SU                    RTC_TR_SU_Msk
+#define RTC_TR_SU_0                  (0x1UL << RTC_TR_SU_Pos)                   /*!< 0x00000001 */
+#define RTC_TR_SU_1                  (0x2UL << RTC_TR_SU_Pos)                   /*!< 0x00000002 */
+#define RTC_TR_SU_2                  (0x4UL << RTC_TR_SU_Pos)                   /*!< 0x00000004 */
+#define RTC_TR_SU_3                  (0x8UL << RTC_TR_SU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_DR register  *******************/
+#define RTC_DR_YT_Pos                (20U)
+#define RTC_DR_YT_Msk                (0xFUL << RTC_DR_YT_Pos)                   /*!< 0x00F00000 */
+#define RTC_DR_YT                    RTC_DR_YT_Msk
+#define RTC_DR_YT_0                  (0x1UL << RTC_DR_YT_Pos)                   /*!< 0x00100000 */
+#define RTC_DR_YT_1                  (0x2UL << RTC_DR_YT_Pos)                   /*!< 0x00200000 */
+#define RTC_DR_YT_2                  (0x4UL << RTC_DR_YT_Pos)                   /*!< 0x00400000 */
+#define RTC_DR_YT_3                  (0x8UL << RTC_DR_YT_Pos)                   /*!< 0x00800000 */
+#define RTC_DR_YU_Pos                (16U)
+#define RTC_DR_YU_Msk                (0xFUL << RTC_DR_YU_Pos)                   /*!< 0x000F0000 */
+#define RTC_DR_YU                    RTC_DR_YU_Msk
+#define RTC_DR_YU_0                  (0x1UL << RTC_DR_YU_Pos)                   /*!< 0x00010000 */
+#define RTC_DR_YU_1                  (0x2UL << RTC_DR_YU_Pos)                   /*!< 0x00020000 */
+#define RTC_DR_YU_2                  (0x4UL << RTC_DR_YU_Pos)                   /*!< 0x00040000 */
+#define RTC_DR_YU_3                  (0x8UL << RTC_DR_YU_Pos)                   /*!< 0x00080000 */
+#define RTC_DR_WDU_Pos               (13U)
+#define RTC_DR_WDU_Msk               (0x7UL << RTC_DR_WDU_Pos)                  /*!< 0x0000E000 */
+#define RTC_DR_WDU                   RTC_DR_WDU_Msk
+#define RTC_DR_WDU_0                 (0x1UL << RTC_DR_WDU_Pos)                  /*!< 0x00002000 */
+#define RTC_DR_WDU_1                 (0x2UL << RTC_DR_WDU_Pos)                  /*!< 0x00004000 */
+#define RTC_DR_WDU_2                 (0x4UL << RTC_DR_WDU_Pos)                  /*!< 0x00008000 */
+#define RTC_DR_MT_Pos                (12U)
+#define RTC_DR_MT_Msk                (0x1UL << RTC_DR_MT_Pos)                   /*!< 0x00001000 */
+#define RTC_DR_MT                    RTC_DR_MT_Msk
+#define RTC_DR_MU_Pos                (8U)
+#define RTC_DR_MU_Msk                (0xFUL << RTC_DR_MU_Pos)                   /*!< 0x00000F00 */
+#define RTC_DR_MU                    RTC_DR_MU_Msk
+#define RTC_DR_MU_0                  (0x1UL << RTC_DR_MU_Pos)                   /*!< 0x00000100 */
+#define RTC_DR_MU_1                  (0x2UL << RTC_DR_MU_Pos)                   /*!< 0x00000200 */
+#define RTC_DR_MU_2                  (0x4UL << RTC_DR_MU_Pos)                   /*!< 0x00000400 */
+#define RTC_DR_MU_3                  (0x8UL << RTC_DR_MU_Pos)                   /*!< 0x00000800 */
+#define RTC_DR_DT_Pos                (4U)
+#define RTC_DR_DT_Msk                (0x3UL << RTC_DR_DT_Pos)                   /*!< 0x00000030 */
+#define RTC_DR_DT                    RTC_DR_DT_Msk
+#define RTC_DR_DT_0                  (0x1UL << RTC_DR_DT_Pos)                   /*!< 0x00000010 */
+#define RTC_DR_DT_1                  (0x2UL << RTC_DR_DT_Pos)                   /*!< 0x00000020 */
+#define RTC_DR_DU_Pos                (0U)
+#define RTC_DR_DU_Msk                (0xFUL << RTC_DR_DU_Pos)                   /*!< 0x0000000F */
+#define RTC_DR_DU                    RTC_DR_DU_Msk
+#define RTC_DR_DU_0                  (0x1UL << RTC_DR_DU_Pos)                   /*!< 0x00000001 */
+#define RTC_DR_DU_1                  (0x2UL << RTC_DR_DU_Pos)                   /*!< 0x00000002 */
+#define RTC_DR_DU_2                  (0x4UL << RTC_DR_DU_Pos)                   /*!< 0x00000004 */
+#define RTC_DR_DU_3                  (0x8UL << RTC_DR_DU_Pos)                   /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_SSR register  ******************/
+#define RTC_SSR_SS_Pos               (0U)
+#define RTC_SSR_SS_Msk               (0xFFFFUL << RTC_SSR_SS_Pos)               /*!< 0x0000FFFF */
+#define RTC_SSR_SS                   RTC_SSR_SS_Msk
+
+/********************  Bits definition for RTC_ICSR register  ******************/
+#define RTC_ICSR_RECALPF_Pos         (16U)
+#define RTC_ICSR_RECALPF_Msk         (0x1UL << RTC_ICSR_RECALPF_Pos)            /*!< 0x00010000 */
+#define RTC_ICSR_RECALPF             RTC_ICSR_RECALPF_Msk
+#define RTC_ICSR_INIT_Pos            (7U)
+#define RTC_ICSR_INIT_Msk            (0x1UL << RTC_ICSR_INIT_Pos)               /*!< 0x00000080 */
+#define RTC_ICSR_INIT                RTC_ICSR_INIT_Msk
+#define RTC_ICSR_INITF_Pos           (6U)
+#define RTC_ICSR_INITF_Msk           (0x1UL << RTC_ICSR_INITF_Pos)              /*!< 0x00000040 */
+#define RTC_ICSR_INITF               RTC_ICSR_INITF_Msk
+#define RTC_ICSR_RSF_Pos             (5U)
+#define RTC_ICSR_RSF_Msk             (0x1UL << RTC_ICSR_RSF_Pos)                /*!< 0x00000020 */
+#define RTC_ICSR_RSF                 RTC_ICSR_RSF_Msk
+#define RTC_ICSR_INITS_Pos           (4U)
+#define RTC_ICSR_INITS_Msk           (0x1UL << RTC_ICSR_INITS_Pos)              /*!< 0x00000010 */
+#define RTC_ICSR_INITS               RTC_ICSR_INITS_Msk
+#define RTC_ICSR_SHPF_Pos            (3U)
+#define RTC_ICSR_SHPF_Msk            (0x1UL << RTC_ICSR_SHPF_Pos)               /*!< 0x00000008 */
+#define RTC_ICSR_SHPF                RTC_ICSR_SHPF_Msk
+#define RTC_ICSR_WUTWF_Pos           (2U)
+#define RTC_ICSR_WUTWF_Msk           (0x1UL << RTC_ICSR_WUTWF_Pos)              /*!< 0x00000004 */
+#define RTC_ICSR_WUTWF               RTC_ICSR_WUTWF_Msk                         /*!< Wakeup timer write flag > */
+#define RTC_ICSR_ALRBWF_Pos          (1U)
+#define RTC_ICSR_ALRBWF_Msk          (0x1UL << RTC_ICSR_ALRBWF_Pos)             /*!< 0x00000002 */
+#define RTC_ICSR_ALRBWF              RTC_ICSR_ALRBWF_Msk
+#define RTC_ICSR_ALRAWF_Pos          (0U)
+#define RTC_ICSR_ALRAWF_Msk          (0x1UL << RTC_ICSR_ALRAWF_Pos)             /*!< 0x00000001 */
+#define RTC_ICSR_ALRAWF              RTC_ICSR_ALRAWF_Msk
+
+/********************  Bits definition for RTC_PRER register  *****************/
+#define RTC_PRER_PREDIV_A_Pos        (16U)
+#define RTC_PRER_PREDIV_A_Msk        (0x7FUL << RTC_PRER_PREDIV_A_Pos)          /*!< 0x007F0000 */
+#define RTC_PRER_PREDIV_A            RTC_PRER_PREDIV_A_Msk
+#define RTC_PRER_PREDIV_S_Pos        (0U)
+#define RTC_PRER_PREDIV_S_Msk        (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)        /*!< 0x00007FFF */
+#define RTC_PRER_PREDIV_S            RTC_PRER_PREDIV_S_Msk
+
+/********************  Bits definition for RTC_WUTR register  *****************/
+#define RTC_WUTR_WUT_Pos             (0U)
+#define RTC_WUTR_WUT_Msk             (0xFFFFUL << RTC_WUTR_WUT_Pos)            /*!< 0x0000FFFF */
+#define RTC_WUTR_WUT                 RTC_WUTR_WUT_Msk                          /*!< Wakeup auto-reload value bits > */
+
+/********************  Bits definition for RTC_CR register  *******************/
+#define RTC_CR_OUT2EN_Pos            (31U)
+#define RTC_CR_OUT2EN_Msk            (0x1UL << RTC_CR_OUT2EN_Pos)              /*!< 0x80000000 */
+#define RTC_CR_OUT2EN                RTC_CR_OUT2EN_Msk                         /*!< RTC_OUT2 output enable */
+#define RTC_CR_TAMPALRM_TYPE_Pos     (30U)
+#define RTC_CR_TAMPALRM_TYPE_Msk     (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos)       /*!< 0x40000000 */
+#define RTC_CR_TAMPALRM_TYPE         RTC_CR_TAMPALRM_TYPE_Msk                  /*!< TAMPALARM output type  */
+#define RTC_CR_TAMPALRM_PU_Pos       (29U)
+#define RTC_CR_TAMPALRM_PU_Msk       (0x1UL << RTC_CR_TAMPALRM_PU_Pos)         /*!< 0x20000000 */
+#define RTC_CR_TAMPALRM_PU           RTC_CR_TAMPALRM_PU_Msk                    /*!< TAMPALARM output pull-up config */
+#define RTC_CR_TAMPOE_Pos            (26U)
+#define RTC_CR_TAMPOE_Msk            (0x1UL << RTC_CR_TAMPOE_Pos)              /*!< 0x04000000 */
+#define RTC_CR_TAMPOE                RTC_CR_TAMPOE_Msk                         /*!< Tamper detection output enable on TAMPALARM  */
+#define RTC_CR_TAMPTS_Pos            (25U)
+#define RTC_CR_TAMPTS_Msk            (0x1UL << RTC_CR_TAMPTS_Pos)              /*!< 0x02000000 */
+#define RTC_CR_TAMPTS                RTC_CR_TAMPTS_Msk                         /*!< Activate timestamp on tamper detection event  */
+#define RTC_CR_ITSE_Pos              (24U)
+#define RTC_CR_ITSE_Msk              (0x1UL << RTC_CR_ITSE_Pos)                /*!< 0x01000000 */
+#define RTC_CR_ITSE                  RTC_CR_ITSE_Msk                           /*!< Timestamp on internal event enable  */
+#define RTC_CR_COE_Pos               (23U)
+#define RTC_CR_COE_Msk               (0x1UL << RTC_CR_COE_Pos)                 /*!< 0x00800000 */
+#define RTC_CR_COE                   RTC_CR_COE_Msk
+#define RTC_CR_OSEL_Pos              (21U)
+#define RTC_CR_OSEL_Msk              (0x3UL << RTC_CR_OSEL_Pos)                 /*!< 0x00600000 */
+#define RTC_CR_OSEL                  RTC_CR_OSEL_Msk
+#define RTC_CR_OSEL_0                (0x1UL << RTC_CR_OSEL_Pos)                 /*!< 0x00200000 */
+#define RTC_CR_OSEL_1                (0x2UL << RTC_CR_OSEL_Pos)                 /*!< 0x00400000 */
+#define RTC_CR_POL_Pos               (20U)
+#define RTC_CR_POL_Msk               (0x1UL << RTC_CR_POL_Pos)                  /*!< 0x00100000 */
+#define RTC_CR_POL                   RTC_CR_POL_Msk
+#define RTC_CR_COSEL_Pos             (19U)
+#define RTC_CR_COSEL_Msk             (0x1UL << RTC_CR_COSEL_Pos)                /*!< 0x00080000 */
+#define RTC_CR_COSEL                 RTC_CR_COSEL_Msk
+#define RTC_CR_BKP_Pos               (18U)
+#define RTC_CR_BKP_Msk               (0x1UL << RTC_CR_BKP_Pos)                  /*!< 0x00040000 */
+#define RTC_CR_BKP                   RTC_CR_BKP_Msk
+#define RTC_CR_SUB1H_Pos             (17U)
+#define RTC_CR_SUB1H_Msk             (0x1UL << RTC_CR_SUB1H_Pos)                /*!< 0x00020000 */
+#define RTC_CR_SUB1H                 RTC_CR_SUB1H_Msk
+#define RTC_CR_ADD1H_Pos             (16U)
+#define RTC_CR_ADD1H_Msk             (0x1UL << RTC_CR_ADD1H_Pos)                /*!< 0x00010000 */
+#define RTC_CR_ADD1H                 RTC_CR_ADD1H_Msk
+#define RTC_CR_TSIE_Pos              (15U)
+#define RTC_CR_TSIE_Msk              (0x1UL << RTC_CR_TSIE_Pos)                /*!< 0x00008000 */
+#define RTC_CR_TSIE                  RTC_CR_TSIE_Msk                           /*!< Timestamp interrupt enable > */
+#define RTC_CR_WUTIE_Pos             (14U)
+#define RTC_CR_WUTIE_Msk             (0x1UL << RTC_CR_WUTIE_Pos)               /*!< 0x00004000 */
+#define RTC_CR_WUTIE                 RTC_CR_WUTIE_Msk                          /*!< Wakeup timer interrupt enable > */
+#define RTC_CR_ALRBIE_Pos            (13U)
+#define RTC_CR_ALRBIE_Msk            (0x1UL << RTC_CR_ALRBIE_Pos)              /*!< 0x00002000 */
+#define RTC_CR_ALRBIE                RTC_CR_ALRBIE_Msk
+#define RTC_CR_ALRAIE_Pos            (12U)
+#define RTC_CR_ALRAIE_Msk            (0x1UL << RTC_CR_ALRAIE_Pos)              /*!< 0x00001000 */
+#define RTC_CR_ALRAIE                RTC_CR_ALRAIE_Msk
+#define RTC_CR_TSE_Pos               (11U)
+#define RTC_CR_TSE_Msk               (0x1UL << RTC_CR_TSE_Pos)                 /*!< 0x00000800 */
+#define RTC_CR_TSE                   RTC_CR_TSE_Msk                            /*!< timestamp enable > */
+#define RTC_CR_WUTE_Pos              (10U)
+#define RTC_CR_WUTE_Msk              (0x1UL << RTC_CR_WUTE_Pos)                /*!< 0x00000400 */
+#define RTC_CR_WUTE                  RTC_CR_WUTE_Msk                           /*!< Wakeup timer enable > */
+#define RTC_CR_ALRBE_Pos             (9U)
+#define RTC_CR_ALRBE_Msk             (0x1UL << RTC_CR_ALRBE_Pos)               /*!< 0x00000200 */
+#define RTC_CR_ALRBE                 RTC_CR_ALRBE_Msk
+#define RTC_CR_ALRAE_Pos             (8U)
+#define RTC_CR_ALRAE_Msk             (0x1UL << RTC_CR_ALRAE_Pos)                /*!< 0x00000100 */
+#define RTC_CR_ALRAE                 RTC_CR_ALRAE_Msk
+#define RTC_CR_FMT_Pos               (6U)
+#define RTC_CR_FMT_Msk               (0x1UL << RTC_CR_FMT_Pos)                  /*!< 0x00000040 */
+#define RTC_CR_FMT                   RTC_CR_FMT_Msk
+#define RTC_CR_BYPSHAD_Pos           (5U)
+#define RTC_CR_BYPSHAD_Msk           (0x1UL << RTC_CR_BYPSHAD_Pos)              /*!< 0x00000020 */
+#define RTC_CR_BYPSHAD               RTC_CR_BYPSHAD_Msk
+#define RTC_CR_REFCKON_Pos           (4U)
+#define RTC_CR_REFCKON_Msk           (0x1UL << RTC_CR_REFCKON_Pos)              /*!< 0x00000010 */
+#define RTC_CR_REFCKON               RTC_CR_REFCKON_Msk
+#define RTC_CR_TSEDGE_Pos            (3U)
+#define RTC_CR_TSEDGE_Msk            (0x1UL << RTC_CR_TSEDGE_Pos)              /*!< 0x00000008 */
+#define RTC_CR_TSEDGE                RTC_CR_TSEDGE_Msk                         /*!< Timestamp event active edge > */
+#define RTC_CR_WUCKSEL_Pos           (0U)
+#define RTC_CR_WUCKSEL_Msk           (0x7UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000007 */
+#define RTC_CR_WUCKSEL               RTC_CR_WUCKSEL_Msk                        /*!< Wakeup clock selection > */
+#define RTC_CR_WUCKSEL_0             (0x1UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000001 */
+#define RTC_CR_WUCKSEL_1             (0x2UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000002 */
+#define RTC_CR_WUCKSEL_2             (0x4UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000004 */
+
+/********************  Bits definition for RTC_WPR register  ******************/
+#define RTC_WPR_KEY_Pos              (0U)
+#define RTC_WPR_KEY_Msk              (0xFFUL << RTC_WPR_KEY_Pos)                /*!< 0x000000FF */
+#define RTC_WPR_KEY                  RTC_WPR_KEY_Msk
+
+/********************  Bits definition for RTC_CALR register  *****************/
+#define RTC_CALR_CALP_Pos            (15U)
+#define RTC_CALR_CALP_Msk            (0x1UL << RTC_CALR_CALP_Pos)               /*!< 0x00008000 */
+#define RTC_CALR_CALP                RTC_CALR_CALP_Msk
+#define RTC_CALR_CALW8_Pos           (14U)
+#define RTC_CALR_CALW8_Msk           (0x1UL << RTC_CALR_CALW8_Pos)              /*!< 0x00004000 */
+#define RTC_CALR_CALW8               RTC_CALR_CALW8_Msk
+#define RTC_CALR_CALW16_Pos          (13U)
+#define RTC_CALR_CALW16_Msk          (0x1UL << RTC_CALR_CALW16_Pos)             /*!< 0x00002000 */
+#define RTC_CALR_CALW16              RTC_CALR_CALW16_Msk
+#define RTC_CALR_CALM_Pos            (0U)
+#define RTC_CALR_CALM_Msk            (0x1FFUL << RTC_CALR_CALM_Pos)             /*!< 0x000001FF */
+#define RTC_CALR_CALM                RTC_CALR_CALM_Msk
+#define RTC_CALR_CALM_0              (0x001UL << RTC_CALR_CALM_Pos)             /*!< 0x00000001 */
+#define RTC_CALR_CALM_1              (0x002UL << RTC_CALR_CALM_Pos)             /*!< 0x00000002 */
+#define RTC_CALR_CALM_2              (0x004UL << RTC_CALR_CALM_Pos)             /*!< 0x00000004 */
+#define RTC_CALR_CALM_3              (0x008UL << RTC_CALR_CALM_Pos)             /*!< 0x00000008 */
+#define RTC_CALR_CALM_4              (0x010UL << RTC_CALR_CALM_Pos)             /*!< 0x00000010 */
+#define RTC_CALR_CALM_5              (0x020UL << RTC_CALR_CALM_Pos)             /*!< 0x00000020 */
+#define RTC_CALR_CALM_6              (0x040UL << RTC_CALR_CALM_Pos)             /*!< 0x00000040 */
+#define RTC_CALR_CALM_7              (0x080UL << RTC_CALR_CALM_Pos)             /*!< 0x00000080 */
+#define RTC_CALR_CALM_8              (0x100UL << RTC_CALR_CALM_Pos)             /*!< 0x00000100 */
+
+/********************  Bits definition for RTC_SHIFTR register  ***************/
+#define RTC_SHIFTR_SUBFS_Pos         (0U)
+#define RTC_SHIFTR_SUBFS_Msk         (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)         /*!< 0x00007FFF */
+#define RTC_SHIFTR_SUBFS             RTC_SHIFTR_SUBFS_Msk
+#define RTC_SHIFTR_ADD1S_Pos         (31U)
+#define RTC_SHIFTR_ADD1S_Msk         (0x1UL << RTC_SHIFTR_ADD1S_Pos)            /*!< 0x80000000 */
+#define RTC_SHIFTR_ADD1S             RTC_SHIFTR_ADD1S_Msk
+
+/********************  Bits definition for RTC_TSTR register  *****************/
+#define RTC_TSTR_PM_Pos              (22U)
+#define RTC_TSTR_PM_Msk              (0x1UL << RTC_TSTR_PM_Pos)                /*!< 0x00400000 */
+#define RTC_TSTR_PM                  RTC_TSTR_PM_Msk                           /*!< AM-PM notation > */
+#define RTC_TSTR_HT_Pos              (20U)
+#define RTC_TSTR_HT_Msk              (0x3UL << RTC_TSTR_HT_Pos)                /*!< 0x00300000 */
+#define RTC_TSTR_HT                  RTC_TSTR_HT_Msk
+#define RTC_TSTR_HT_0                (0x1UL << RTC_TSTR_HT_Pos)                /*!< 0x00100000 */
+#define RTC_TSTR_HT_1                (0x2UL << RTC_TSTR_HT_Pos)                /*!< 0x00200000 */
+#define RTC_TSTR_HU_Pos              (16U)
+#define RTC_TSTR_HU_Msk              (0xFUL << RTC_TSTR_HU_Pos)                /*!< 0x000F0000 */
+#define RTC_TSTR_HU                  RTC_TSTR_HU_Msk
+#define RTC_TSTR_HU_0                (0x1UL << RTC_TSTR_HU_Pos)                /*!< 0x00010000 */
+#define RTC_TSTR_HU_1                (0x2UL << RTC_TSTR_HU_Pos)                /*!< 0x00020000 */
+#define RTC_TSTR_HU_2                (0x4UL << RTC_TSTR_HU_Pos)                /*!< 0x00040000 */
+#define RTC_TSTR_HU_3                (0x8UL << RTC_TSTR_HU_Pos)                /*!< 0x00080000 */
+#define RTC_TSTR_MNT_Pos             (12U)
+#define RTC_TSTR_MNT_Msk             (0x7UL << RTC_TSTR_MNT_Pos)               /*!< 0x00007000 */
+#define RTC_TSTR_MNT                 RTC_TSTR_MNT_Msk
+#define RTC_TSTR_MNT_0               (0x1UL << RTC_TSTR_MNT_Pos)               /*!< 0x00001000 */
+#define RTC_TSTR_MNT_1               (0x2UL << RTC_TSTR_MNT_Pos)               /*!< 0x00002000 */
+#define RTC_TSTR_MNT_2               (0x4UL << RTC_TSTR_MNT_Pos)                /*!< 0x00004000 */
+#define RTC_TSTR_MNU_Pos             (8U)
+#define RTC_TSTR_MNU_Msk             (0xFUL << RTC_TSTR_MNU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSTR_MNU                 RTC_TSTR_MNU_Msk
+#define RTC_TSTR_MNU_0               (0x1UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000100 */
+#define RTC_TSTR_MNU_1               (0x2UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000200 */
+#define RTC_TSTR_MNU_2               (0x4UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000400 */
+#define RTC_TSTR_MNU_3               (0x8UL << RTC_TSTR_MNU_Pos)                /*!< 0x00000800 */
+#define RTC_TSTR_ST_Pos              (4U)
+#define RTC_TSTR_ST_Msk              (0x7UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000070 */
+#define RTC_TSTR_ST                  RTC_TSTR_ST_Msk
+#define RTC_TSTR_ST_0                (0x1UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000010 */
+#define RTC_TSTR_ST_1                (0x2UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000020 */
+#define RTC_TSTR_ST_2                (0x4UL << RTC_TSTR_ST_Pos)                 /*!< 0x00000040 */
+#define RTC_TSTR_SU_Pos              (0U)
+#define RTC_TSTR_SU_Msk              (0xFUL << RTC_TSTR_SU_Pos)                 /*!< 0x0000000F */
+#define RTC_TSTR_SU                  RTC_TSTR_SU_Msk
+#define RTC_TSTR_SU_0                (0x1UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000001 */
+#define RTC_TSTR_SU_1                (0x2UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000002 */
+#define RTC_TSTR_SU_2                (0x4UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000004 */
+#define RTC_TSTR_SU_3                (0x8UL << RTC_TSTR_SU_Pos)                 /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSDR register  *****************/
+#define RTC_TSDR_WDU_Pos             (13U)
+#define RTC_TSDR_WDU_Msk             (0x7UL << RTC_TSDR_WDU_Pos)               /*!< 0x0000E000 */
+#define RTC_TSDR_WDU                 RTC_TSDR_WDU_Msk                          /*!< Week day units > */
+#define RTC_TSDR_WDU_0               (0x1UL << RTC_TSDR_WDU_Pos)               /*!< 0x00002000 */
+#define RTC_TSDR_WDU_1               (0x2UL << RTC_TSDR_WDU_Pos)               /*!< 0x00004000 */
+#define RTC_TSDR_WDU_2               (0x4UL << RTC_TSDR_WDU_Pos)               /*!< 0x00008000 */
+#define RTC_TSDR_MT_Pos              (12U)
+#define RTC_TSDR_MT_Msk              (0x1UL << RTC_TSDR_MT_Pos)                /*!< 0x00001000 */
+#define RTC_TSDR_MT                  RTC_TSDR_MT_Msk
+#define RTC_TSDR_MU_Pos              (8U)
+#define RTC_TSDR_MU_Msk              (0xFUL << RTC_TSDR_MU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSDR_MU                  RTC_TSDR_MU_Msk
+#define RTC_TSDR_MU_0                (0x1UL << RTC_TSDR_MU_Pos)                /*!< 0x00000100 */
+#define RTC_TSDR_MU_1                (0x2UL << RTC_TSDR_MU_Pos)                /*!< 0x00000200 */
+#define RTC_TSDR_MU_2                (0x4UL << RTC_TSDR_MU_Pos)                /*!< 0x00000400 */
+#define RTC_TSDR_MU_3                (0x8UL << RTC_TSDR_MU_Pos)                /*!< 0x00000800 */
+#define RTC_TSDR_DT_Pos              (4U)
+#define RTC_TSDR_DT_Msk              (0x3UL << RTC_TSDR_DT_Pos)                /*!< 0x00000030 */
+#define RTC_TSDR_DT                  RTC_TSDR_DT_Msk
+#define RTC_TSDR_DT_0                (0x1UL << RTC_TSDR_DT_Pos)                /*!< 0x00000010 */
+#define RTC_TSDR_DT_1                (0x2UL << RTC_TSDR_DT_Pos)                /*!< 0x00000020 */
+#define RTC_TSDR_DU_Pos              (0U)
+#define RTC_TSDR_DU_Msk              (0xFUL << RTC_TSDR_DU_Pos)                /*!< 0x0000000F */
+#define RTC_TSDR_DU                  RTC_TSDR_DU_Msk
+#define RTC_TSDR_DU_0                (0x1UL << RTC_TSDR_DU_Pos)                /*!< 0x00000001 */
+#define RTC_TSDR_DU_1                (0x2UL << RTC_TSDR_DU_Pos)                /*!< 0x00000002 */
+#define RTC_TSDR_DU_2                (0x4UL << RTC_TSDR_DU_Pos)                /*!< 0x00000004 */
+#define RTC_TSDR_DU_3                (0x8UL << RTC_TSDR_DU_Pos)                /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSSSR register  ****************/
+#define RTC_TSSSR_SS_Pos             (0U)
+#define RTC_TSSSR_SS_Msk             (0xFFFFUL << RTC_TSSSR_SS_Pos)            /*!< 0x0000FFFF */
+#define RTC_TSSSR_SS                 RTC_TSSSR_SS_Msk                          /*!< Sub second value > */
+
+/********************  Bits definition for RTC_ALRMAR register  ***************/
+#define RTC_ALRMAR_MSK4_Pos          (31U)
+#define RTC_ALRMAR_MSK4_Msk          (0x1UL << RTC_ALRMAR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMAR_MSK4              RTC_ALRMAR_MSK4_Msk
+#define RTC_ALRMAR_WDSEL_Pos         (30U)
+#define RTC_ALRMAR_WDSEL_Msk         (0x1UL << RTC_ALRMAR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMAR_WDSEL             RTC_ALRMAR_WDSEL_Msk
+#define RTC_ALRMAR_DT_Pos            (28U)
+#define RTC_ALRMAR_DT_Msk            (0x3UL << RTC_ALRMAR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMAR_DT                RTC_ALRMAR_DT_Msk
+#define RTC_ALRMAR_DT_0              (0x1UL << RTC_ALRMAR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMAR_DT_1              (0x2UL << RTC_ALRMAR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMAR_DU_Pos            (24U)
+#define RTC_ALRMAR_DU_Msk            (0xFUL << RTC_ALRMAR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMAR_DU                RTC_ALRMAR_DU_Msk
+#define RTC_ALRMAR_DU_0              (0x1UL << RTC_ALRMAR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMAR_DU_1              (0x2UL << RTC_ALRMAR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMAR_DU_2              (0x4UL << RTC_ALRMAR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMAR_DU_3              (0x8UL << RTC_ALRMAR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMAR_MSK3_Pos          (23U)
+#define RTC_ALRMAR_MSK3_Msk          (0x1UL << RTC_ALRMAR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMAR_MSK3              RTC_ALRMAR_MSK3_Msk
+#define RTC_ALRMAR_PM_Pos            (22U)
+#define RTC_ALRMAR_PM_Msk            (0x1UL << RTC_ALRMAR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMAR_PM                RTC_ALRMAR_PM_Msk
+#define RTC_ALRMAR_HT_Pos            (20U)
+#define RTC_ALRMAR_HT_Msk            (0x3UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMAR_HT                RTC_ALRMAR_HT_Msk
+#define RTC_ALRMAR_HT_0              (0x1UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMAR_HT_1              (0x2UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMAR_HU_Pos            (16U)
+#define RTC_ALRMAR_HU_Msk            (0xFUL << RTC_ALRMAR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMAR_HU                RTC_ALRMAR_HU_Msk
+#define RTC_ALRMAR_HU_0              (0x1UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMAR_HU_1              (0x2UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMAR_HU_2              (0x4UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMAR_HU_3              (0x8UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMAR_MSK2_Pos          (15U)
+#define RTC_ALRMAR_MSK2_Msk          (0x1UL << RTC_ALRMAR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMAR_MSK2              RTC_ALRMAR_MSK2_Msk
+#define RTC_ALRMAR_MNT_Pos           (12U)
+#define RTC_ALRMAR_MNT_Msk           (0x7UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMAR_MNT               RTC_ALRMAR_MNT_Msk
+#define RTC_ALRMAR_MNT_0             (0x1UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMAR_MNT_1             (0x2UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMAR_MNT_2             (0x4UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMAR_MNU_Pos           (8U)
+#define RTC_ALRMAR_MNU_Msk           (0xFUL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMAR_MNU               RTC_ALRMAR_MNU_Msk
+#define RTC_ALRMAR_MNU_0             (0x1UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMAR_MNU_1             (0x2UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMAR_MNU_2             (0x4UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMAR_MNU_3             (0x8UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMAR_MSK1_Pos          (7U)
+#define RTC_ALRMAR_MSK1_Msk          (0x1UL << RTC_ALRMAR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMAR_MSK1              RTC_ALRMAR_MSK1_Msk
+#define RTC_ALRMAR_ST_Pos            (4U)
+#define RTC_ALRMAR_ST_Msk            (0x7UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMAR_ST                RTC_ALRMAR_ST_Msk
+#define RTC_ALRMAR_ST_0              (0x1UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMAR_ST_1              (0x2UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMAR_ST_2              (0x4UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMAR_SU_Pos            (0U)
+#define RTC_ALRMAR_SU_Msk            (0xFUL << RTC_ALRMAR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMAR_SU                RTC_ALRMAR_SU_Msk
+#define RTC_ALRMAR_SU_0              (0x1UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMAR_SU_1              (0x2UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMAR_SU_2              (0x4UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMAR_SU_3              (0x8UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMASSR_MASKSS_Pos      (24U)
+#define RTC_ALRMASSR_MASKSS_Msk      (0xFUL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMASSR_MASKSS          RTC_ALRMASSR_MASKSS_Msk
+#define RTC_ALRMASSR_MASKSS_0        (0x1UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMASSR_MASKSS_1        (0x2UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMASSR_MASKSS_2        (0x4UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMASSR_MASKSS_3        (0x8UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMASSR_SS_Pos          (0U)
+#define RTC_ALRMASSR_SS_Msk          (0x7FFFUL << RTC_ALRMASSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMASSR_SS              RTC_ALRMASSR_SS_Msk
+
+/********************  Bits definition for RTC_ALRMBR register  ***************/
+#define RTC_ALRMBR_MSK4_Pos          (31U)
+#define RTC_ALRMBR_MSK4_Msk          (0x1UL << RTC_ALRMBR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMBR_MSK4              RTC_ALRMBR_MSK4_Msk
+#define RTC_ALRMBR_WDSEL_Pos         (30U)
+#define RTC_ALRMBR_WDSEL_Msk         (0x1UL << RTC_ALRMBR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMBR_WDSEL             RTC_ALRMBR_WDSEL_Msk
+#define RTC_ALRMBR_DT_Pos            (28U)
+#define RTC_ALRMBR_DT_Msk            (0x3UL << RTC_ALRMBR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMBR_DT                RTC_ALRMBR_DT_Msk
+#define RTC_ALRMBR_DT_0              (0x1UL << RTC_ALRMBR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMBR_DT_1              (0x2UL << RTC_ALRMBR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMBR_DU_Pos            (24U)
+#define RTC_ALRMBR_DU_Msk            (0xFUL << RTC_ALRMBR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMBR_DU                RTC_ALRMBR_DU_Msk
+#define RTC_ALRMBR_DU_0              (0x1UL << RTC_ALRMBR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMBR_DU_1              (0x2UL << RTC_ALRMBR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMBR_DU_2              (0x4UL << RTC_ALRMBR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMBR_DU_3              (0x8UL << RTC_ALRMBR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMBR_MSK3_Pos          (23U)
+#define RTC_ALRMBR_MSK3_Msk          (0x1UL << RTC_ALRMBR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMBR_MSK3              RTC_ALRMBR_MSK3_Msk
+#define RTC_ALRMBR_PM_Pos            (22U)
+#define RTC_ALRMBR_PM_Msk            (0x1UL << RTC_ALRMBR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMBR_PM                RTC_ALRMBR_PM_Msk
+#define RTC_ALRMBR_HT_Pos            (20U)
+#define RTC_ALRMBR_HT_Msk            (0x3UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMBR_HT                RTC_ALRMBR_HT_Msk
+#define RTC_ALRMBR_HT_0              (0x1UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMBR_HT_1              (0x2UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMBR_HU_Pos            (16U)
+#define RTC_ALRMBR_HU_Msk            (0xFUL << RTC_ALRMBR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMBR_HU                RTC_ALRMBR_HU_Msk
+#define RTC_ALRMBR_HU_0              (0x1UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMBR_HU_1              (0x2UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMBR_HU_2              (0x4UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMBR_HU_3              (0x8UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMBR_MSK2_Pos          (15U)
+#define RTC_ALRMBR_MSK2_Msk          (0x1UL << RTC_ALRMBR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMBR_MSK2              RTC_ALRMBR_MSK2_Msk
+#define RTC_ALRMBR_MNT_Pos           (12U)
+#define RTC_ALRMBR_MNT_Msk           (0x7UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMBR_MNT               RTC_ALRMBR_MNT_Msk
+#define RTC_ALRMBR_MNT_0             (0x1UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMBR_MNT_1             (0x2UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMBR_MNT_2             (0x4UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMBR_MNU_Pos           (8U)
+#define RTC_ALRMBR_MNU_Msk           (0xFUL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMBR_MNU               RTC_ALRMBR_MNU_Msk
+#define RTC_ALRMBR_MNU_0             (0x1UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMBR_MNU_1             (0x2UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMBR_MNU_2             (0x4UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMBR_MNU_3             (0x8UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMBR_MSK1_Pos          (7U)
+#define RTC_ALRMBR_MSK1_Msk          (0x1UL << RTC_ALRMBR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMBR_MSK1              RTC_ALRMBR_MSK1_Msk
+#define RTC_ALRMBR_ST_Pos            (4U)
+#define RTC_ALRMBR_ST_Msk            (0x7UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMBR_ST                RTC_ALRMBR_ST_Msk
+#define RTC_ALRMBR_ST_0              (0x1UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMBR_ST_1              (0x2UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMBR_ST_2              (0x4UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMBR_SU_Pos            (0U)
+#define RTC_ALRMBR_SU_Msk            (0xFUL << RTC_ALRMBR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMBR_SU                RTC_ALRMBR_SU_Msk
+#define RTC_ALRMBR_SU_0              (0x1UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMBR_SU_1              (0x2UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMBR_SU_2              (0x4UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMBR_SU_3              (0x8UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMBSSR_MASKSS_Pos      (24U)
+#define RTC_ALRMBSSR_MASKSS_Msk      (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMBSSR_MASKSS          RTC_ALRMBSSR_MASKSS_Msk
+#define RTC_ALRMBSSR_MASKSS_0        (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMBSSR_MASKSS_1        (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMBSSR_MASKSS_2        (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMBSSR_MASKSS_3        (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMBSSR_SS_Pos          (0U)
+#define RTC_ALRMBSSR_SS_Msk          (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMBSSR_SS              RTC_ALRMBSSR_SS_Msk
+
+/********************  Bits definition for RTC_SR register  *******************/
+#define RTC_SR_ITSF_Pos              (5U)
+#define RTC_SR_ITSF_Msk              (0x1UL << RTC_SR_ITSF_Pos)                /*!< 0x00000020 */
+#define RTC_SR_ITSF                  RTC_SR_ITSF_Msk
+#define RTC_SR_TSOVF_Pos             (4U)
+#define RTC_SR_TSOVF_Msk             (0x1UL << RTC_SR_TSOVF_Pos)               /*!< 0x00000010 */
+#define RTC_SR_TSOVF                 RTC_SR_TSOVF_Msk                          /*!< Timestamp overflow flag > */
+#define RTC_SR_TSF_Pos               (3U)
+#define RTC_SR_TSF_Msk               (0x1UL << RTC_SR_TSF_Pos)                 /*!< 0x00000008 */
+#define RTC_SR_TSF                   RTC_SR_TSF_Msk                            /*!< Timestamp flag > */
+#define RTC_SR_WUTF_Pos              (2U)
+#define RTC_SR_WUTF_Msk              (0x1UL << RTC_SR_WUTF_Pos)                /*!< 0x00000004 */
+#define RTC_SR_WUTF                  RTC_SR_WUTF_Msk                           /*!< Wakeup timer flag > */
+#define RTC_SR_ALRBF_Pos             (1U)
+#define RTC_SR_ALRBF_Msk             (0x1UL << RTC_SR_ALRBF_Pos)               /*!< 0x00000002 */
+#define RTC_SR_ALRBF                 RTC_SR_ALRBF_Msk
+#define RTC_SR_ALRAF_Pos             (0U)
+#define RTC_SR_ALRAF_Msk             (0x1UL << RTC_SR_ALRAF_Pos)               /*!< 0x00000001 */
+#define RTC_SR_ALRAF                 RTC_SR_ALRAF_Msk
+
+/********************  Bits definition for RTC_MISR register  *****************/
+#define RTC_MISR_ITSMF_Pos           (5U)
+#define RTC_MISR_ITSMF_Msk           (0x1UL << RTC_MISR_ITSMF_Pos)             /*!< 0x00000020 */
+#define RTC_MISR_ITSMF               RTC_MISR_ITSMF_Msk
+#define RTC_MISR_TSOVMF_Pos          (4U)
+#define RTC_MISR_TSOVMF_Msk          (0x1UL << RTC_MISR_TSOVMF_Pos)            /*!< 0x00000010 */
+#define RTC_MISR_TSOVMF              RTC_MISR_TSOVMF_Msk                       /*!< Timestamp overflow masked flag > */
+#define RTC_MISR_TSMF_Pos            (3U)
+#define RTC_MISR_TSMF_Msk            (0x1UL << RTC_MISR_TSMF_Pos)              /*!< 0x00000008 */
+#define RTC_MISR_TSMF                RTC_MISR_TSMF_Msk                         /*!< Timestamp masked flag > */
+#define RTC_MISR_WUTMF_Pos           (2U)
+#define RTC_MISR_WUTMF_Msk           (0x1UL << RTC_MISR_WUTMF_Pos)             /*!< 0x00000004 */
+#define RTC_MISR_WUTMF               RTC_MISR_WUTMF_Msk                        /*!< Wakeup timer masked flag > */
+#define RTC_MISR_ALRBMF_Pos          (1U)
+#define RTC_MISR_ALRBMF_Msk          (0x1UL << RTC_MISR_ALRBMF_Pos)            /*!< 0x00000002 */
+#define RTC_MISR_ALRBMF              RTC_MISR_ALRBMF_Msk
+#define RTC_MISR_ALRAMF_Pos          (0U)
+#define RTC_MISR_ALRAMF_Msk          (0x1UL << RTC_MISR_ALRAMF_Pos)            /*!< 0x00000001 */
+#define RTC_MISR_ALRAMF              RTC_MISR_ALRAMF_Msk
+
+/********************  Bits definition for RTC_SCR register  ******************/
+#define RTC_SCR_CITSF_Pos            (5U)
+#define RTC_SCR_CITSF_Msk            (0x1UL << RTC_SCR_CITSF_Pos)              /*!< 0x00000020 */
+#define RTC_SCR_CITSF                RTC_SCR_CITSF_Msk
+#define RTC_SCR_CTSOVF_Pos           (4U)
+#define RTC_SCR_CTSOVF_Msk           (0x1UL << RTC_SCR_CTSOVF_Pos)             /*!< 0x00000010 */
+#define RTC_SCR_CTSOVF               RTC_SCR_CTSOVF_Msk                        /*!< Clear timestamp overflow flag > */
+#define RTC_SCR_CTSF_Pos             (3U)
+#define RTC_SCR_CTSF_Msk             (0x1UL << RTC_SCR_CTSF_Pos)               /*!< 0x00000008 */
+#define RTC_SCR_CTSF                 RTC_SCR_CTSF_Msk                          /*!< Clear timestamp flag > */
+#define RTC_SCR_CWUTF_Pos            (2U)
+#define RTC_SCR_CWUTF_Msk            (0x1UL << RTC_SCR_CWUTF_Pos)              /*!< 0x00000004 */
+#define RTC_SCR_CWUTF                RTC_SCR_CWUTF_Msk                         /*!< Clear wakeup timer flag > */
+#define RTC_SCR_CALRBF_Pos           (1U)
+#define RTC_SCR_CALRBF_Msk           (0x1UL << RTC_SCR_CALRBF_Pos)             /*!< 0x00000002 */
+#define RTC_SCR_CALRBF               RTC_SCR_CALRBF_Msk
+#define RTC_SCR_CALRAF_Pos           (0U)
+#define RTC_SCR_CALRAF_Msk           (0x1UL << RTC_SCR_CALRAF_Pos)             /*!< 0x00000001 */
+#define RTC_SCR_CALRAF               RTC_SCR_CALRAF_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                     Tamper and backup register (TAMP)                      */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for TAMP_CR1 register  *****************/
+#define TAMP_CR1_TAMP1E_Pos          (0U)
+#define TAMP_CR1_TAMP1E_Msk          (0x1UL << TAMP_CR1_TAMP1E_Pos)             /*!< 0x00000001 */
+#define TAMP_CR1_TAMP1E              TAMP_CR1_TAMP1E_Msk
+#define TAMP_CR1_TAMP2E_Pos          (1U)
+#define TAMP_CR1_TAMP2E_Msk          (0x1UL << TAMP_CR1_TAMP2E_Pos)             /*!< 0x00000002 */
+#define TAMP_CR1_TAMP2E              TAMP_CR1_TAMP2E_Msk
+#define TAMP_CR1_TAMP3E_Pos          (2U)
+#define TAMP_CR1_TAMP3E_Msk          (0x1UL << TAMP_CR1_TAMP3E_Pos)             /*!< 0x00000004 */
+#define TAMP_CR1_TAMP3E              TAMP_CR1_TAMP3E_Msk
+#define TAMP_CR1_ITAMP3E_Pos         (18U)
+#define TAMP_CR1_ITAMP3E_Msk         (0x1UL << TAMP_CR1_ITAMP3E_Pos)            /*!< 0x00040000 */
+#define TAMP_CR1_ITAMP3E             TAMP_CR1_ITAMP3E_Msk
+#define TAMP_CR1_ITAMP4E_Pos         (19U)
+#define TAMP_CR1_ITAMP4E_Msk         (0x1UL << TAMP_CR1_ITAMP4E_Pos)            /*!< 0x00080000 */
+#define TAMP_CR1_ITAMP4E             TAMP_CR1_ITAMP4E_Msk
+#define TAMP_CR1_ITAMP5E_Pos         (20U)
+#define TAMP_CR1_ITAMP5E_Msk         (0x1UL << TAMP_CR1_ITAMP5E_Pos)            /*!< 0x00100000 */
+#define TAMP_CR1_ITAMP5E             TAMP_CR1_ITAMP5E_Msk
+#define TAMP_CR1_ITAMP6E_Pos         (21U)
+#define TAMP_CR1_ITAMP6E_Msk         (0x1UL << TAMP_CR1_ITAMP6E_Pos)            /*!< 0x00200000 */
+#define TAMP_CR1_ITAMP6E             TAMP_CR1_ITAMP6E_Msk
+
+/********************  Bits definition for TAMP_CR2 register  *****************/
+#define TAMP_CR2_TAMP1NOERASE_Pos    (0U)
+#define TAMP_CR2_TAMP1NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos)       /*!< 0x00000001 */
+#define TAMP_CR2_TAMP1NOERASE        TAMP_CR2_TAMP1NOERASE_Msk
+#define TAMP_CR2_TAMP2NOERASE_Pos    (1U)
+#define TAMP_CR2_TAMP2NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos)       /*!< 0x00000002 */
+#define TAMP_CR2_TAMP2NOERASE        TAMP_CR2_TAMP2NOERASE_Msk
+#define TAMP_CR2_TAMP3NOERASE_Pos    (2U)
+#define TAMP_CR2_TAMP3NOERASE_Msk    (0x1UL << TAMP_CR2_TAMP3NOERASE_Pos)       /*!< 0x00000004 */
+#define TAMP_CR2_TAMP3NOERASE        TAMP_CR2_TAMP3NOERASE_Msk
+#define TAMP_CR2_TAMP1MSK_Pos        (16U)
+#define TAMP_CR2_TAMP1MSK_Msk        (0x1UL << TAMP_CR2_TAMP1MSK_Pos)           /*!< 0x00010000 */
+#define TAMP_CR2_TAMP1MSK            TAMP_CR2_TAMP1MSK_Msk
+#define TAMP_CR2_TAMP2MSK_Pos        (17U)
+#define TAMP_CR2_TAMP2MSK_Msk        (0x1UL << TAMP_CR2_TAMP2MSK_Pos)           /*!< 0x00020000 */
+#define TAMP_CR2_TAMP2MSK            TAMP_CR2_TAMP2MSK_Msk
+#define TAMP_CR2_TAMP3MSK_Pos        (18U)
+#define TAMP_CR2_TAMP3MSK_Msk        (0x1UL << TAMP_CR2_TAMP3MSK_Pos)           /*!< 0x00040000 */
+#define TAMP_CR2_TAMP3MSK            TAMP_CR2_TAMP3MSK_Msk
+#define TAMP_CR2_TAMP1TRG_Pos        (24U)
+#define TAMP_CR2_TAMP1TRG_Msk        (0x1UL << TAMP_CR2_TAMP1TRG_Pos)           /*!< 0x01000000 */
+#define TAMP_CR2_TAMP1TRG            TAMP_CR2_TAMP1TRG_Msk
+#define TAMP_CR2_TAMP2TRG_Pos        (25U)
+#define TAMP_CR2_TAMP2TRG_Msk        (0x1UL << TAMP_CR2_TAMP2TRG_Pos)           /*!< 0x02000000 */
+#define TAMP_CR2_TAMP2TRG            TAMP_CR2_TAMP2TRG_Msk
+#define TAMP_CR2_TAMP3TRG_Pos        (26U)
+#define TAMP_CR2_TAMP3TRG_Msk        (0x1UL << TAMP_CR2_TAMP3TRG_Pos)           /*!< 0x04000000 */
+#define TAMP_CR2_TAMP3TRG            TAMP_CR2_TAMP3TRG_Msk
+
+/********************  Bits definition for TAMP_FLTCR register  ***************/
+#define TAMP_FLTCR_TAMPFREQ_0        0x00000001U
+#define TAMP_FLTCR_TAMPFREQ_1        0x00000002U
+#define TAMP_FLTCR_TAMPFREQ_2        0x00000004U
+#define TAMP_FLTCR_TAMPFREQ_Pos      (0U)
+#define TAMP_FLTCR_TAMPFREQ_Msk      (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos)         /*!< 0x00000007 */
+#define TAMP_FLTCR_TAMPFREQ          TAMP_FLTCR_TAMPFREQ_Msk
+#define TAMP_FLTCR_TAMPFLT_0         0x00000008U
+#define TAMP_FLTCR_TAMPFLT_1         0x00000010U
+#define TAMP_FLTCR_TAMPFLT_Pos       (3U)
+#define TAMP_FLTCR_TAMPFLT_Msk       (0x3UL << TAMP_FLTCR_TAMPFLT_Pos)          /*!< 0x00000018 */
+#define TAMP_FLTCR_TAMPFLT           TAMP_FLTCR_TAMPFLT_Msk
+#define TAMP_FLTCR_TAMPPRCH_0        0x00000020U
+#define TAMP_FLTCR_TAMPPRCH_1        0x00000040U
+#define TAMP_FLTCR_TAMPPRCH_Pos      (5U)
+#define TAMP_FLTCR_TAMPPRCH_Msk      (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos)         /*!< 0x00000060 */
+#define TAMP_FLTCR_TAMPPRCH          TAMP_FLTCR_TAMPPRCH_Msk
+#define TAMP_FLTCR_TAMPPUDIS_Pos     (7U)
+#define TAMP_FLTCR_TAMPPUDIS_Msk     (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos)        /*!< 0x00000080 */
+#define TAMP_FLTCR_TAMPPUDIS         TAMP_FLTCR_TAMPPUDIS_Msk
+
+/********************  Bits definition for TAMP_IER register  *****************/
+#define TAMP_IER_TAMP1IE_Pos         (0U)
+#define TAMP_IER_TAMP1IE_Msk         (0x1UL << TAMP_IER_TAMP1IE_Pos)            /*!< 0x00000001 */
+#define TAMP_IER_TAMP1IE             TAMP_IER_TAMP1IE_Msk
+#define TAMP_IER_TAMP2IE_Pos         (1U)
+#define TAMP_IER_TAMP2IE_Msk         (0x1UL << TAMP_IER_TAMP2IE_Pos)            /*!< 0x00000002 */
+#define TAMP_IER_TAMP2IE             TAMP_IER_TAMP2IE_Msk
+#define TAMP_IER_TAMP3IE_Pos         (2U)
+#define TAMP_IER_TAMP3IE_Msk         (0x1UL << TAMP_IER_TAMP3IE_Pos)            /*!< 0x00000004 */
+#define TAMP_IER_TAMP3IE             TAMP_IER_TAMP3IE_Msk
+#define TAMP_IER_ITAMP3IE_Pos        (18U)
+#define TAMP_IER_ITAMP3IE_Msk        (0x1UL << TAMP_IER_ITAMP3IE_Pos)           /*!< 0x00040000 */
+#define TAMP_IER_ITAMP3IE            TAMP_IER_ITAMP3IE_Msk
+#define TAMP_IER_ITAMP4IE_Pos        (19U)
+#define TAMP_IER_ITAMP4IE_Msk        (0x1UL << TAMP_IER_ITAMP4IE_Pos)           /*!< 0x00080000 */
+#define TAMP_IER_ITAMP4IE            TAMP_IER_ITAMP4IE_Msk
+#define TAMP_IER_ITAMP5IE_Pos        (20U)
+#define TAMP_IER_ITAMP5IE_Msk        (0x1UL << TAMP_IER_ITAMP5IE_Pos)           /*!< 0x00100000 */
+#define TAMP_IER_ITAMP5IE            TAMP_IER_ITAMP5IE_Msk
+#define TAMP_IER_ITAMP6IE_Pos        (21U)
+#define TAMP_IER_ITAMP6IE_Msk        (0x1UL << TAMP_IER_ITAMP6IE_Pos)           /*!< 0x00200000 */
+#define TAMP_IER_ITAMP6IE            TAMP_IER_ITAMP6IE_Msk
+
+/********************  Bits definition for TAMP_SR register  ******************/
+#define TAMP_SR_TAMP1F_Pos           (0U)
+#define TAMP_SR_TAMP1F_Msk           (0x1UL << TAMP_SR_TAMP1F_Pos)              /*!< 0x00000001 */
+#define TAMP_SR_TAMP1F               TAMP_SR_TAMP1F_Msk
+#define TAMP_SR_TAMP2F_Pos           (1U)
+#define TAMP_SR_TAMP2F_Msk           (0x1UL << TAMP_SR_TAMP2F_Pos)              /*!< 0x00000002 */
+#define TAMP_SR_TAMP2F               TAMP_SR_TAMP2F_Msk
+#define TAMP_SR_TAMP3F_Pos           (2U)
+#define TAMP_SR_TAMP3F_Msk           (0x1UL << TAMP_SR_TAMP3F_Pos)              /*!< 0x00000004 */
+#define TAMP_SR_TAMP3F               TAMP_SR_TAMP3F_Msk
+#define TAMP_SR_ITAMP3F_Pos          (18U)
+#define TAMP_SR_ITAMP3F_Msk          (0x1UL << TAMP_SR_ITAMP3F_Pos)             /*!< 0x00040000 */
+#define TAMP_SR_ITAMP3F              TAMP_SR_ITAMP3F_Msk
+#define TAMP_SR_ITAMP4F_Pos          (19U)
+#define TAMP_SR_ITAMP4F_Msk          (0x1UL << TAMP_SR_ITAMP4F_Pos)             /*!< 0x00080000 */
+#define TAMP_SR_ITAMP4F              TAMP_SR_ITAMP4F_Msk
+#define TAMP_SR_ITAMP5F_Pos          (20U)
+#define TAMP_SR_ITAMP5F_Msk          (0x1UL << TAMP_SR_ITAMP5F_Pos)             /*!< 0x00100000 */
+#define TAMP_SR_ITAMP5F              TAMP_SR_ITAMP5F_Msk
+#define TAMP_SR_ITAMP6F_Pos          (21U)
+#define TAMP_SR_ITAMP6F_Msk          (0x1UL << TAMP_SR_ITAMP6F_Pos)             /*!< 0x00200000 */
+#define TAMP_SR_ITAMP6F              TAMP_SR_ITAMP6F_Msk
+
+/********************  Bits definition for TAMP_MISR register  ****************/
+#define TAMP_MISR_TAMP1MF_Pos        (0U)
+#define TAMP_MISR_TAMP1MF_Msk        (0x1UL << TAMP_MISR_TAMP1MF_Pos)           /*!< 0x00000001 */
+#define TAMP_MISR_TAMP1MF            TAMP_MISR_TAMP1MF_Msk
+#define TAMP_MISR_TAMP2MF_Pos        (1U)
+#define TAMP_MISR_TAMP2MF_Msk        (0x1UL << TAMP_MISR_TAMP2MF_Pos)           /*!< 0x00000002 */
+#define TAMP_MISR_TAMP2MF            TAMP_MISR_TAMP2MF_Msk
+#define TAMP_MISR_TAMP3MF_Pos        (2U)
+#define TAMP_MISR_TAMP3MF_Msk        (0x1UL << TAMP_MISR_TAMP3MF_Pos)           /*!< 0x00000004 */
+#define TAMP_MISR_TAMP3MF            TAMP_MISR_TAMP3MF_Msk
+#define TAMP_MISR_ITAMP3MF_Pos       (18U)
+#define TAMP_MISR_ITAMP3MF_Msk       (0x1UL << TAMP_MISR_ITAMP3MF_Pos)          /*!< 0x00040000 */
+#define TAMP_MISR_ITAMP3MF           TAMP_MISR_ITAMP3MF_Msk
+#define TAMP_MISR_ITAMP4MF_Pos       (19U)
+#define TAMP_MISR_ITAMP4MF_Msk       (0x1UL << TAMP_MISR_ITAMP4MF_Pos)          /*!< 0x00080000 */
+#define TAMP_MISR_ITAMP4MF           TAMP_MISR_ITAMP4MF_Msk
+#define TAMP_MISR_ITAMP5MF_Pos       (20U)
+#define TAMP_MISR_ITAMP5MF_Msk       (0x1UL << TAMP_MISR_ITAMP5MF_Pos)          /*!< 0x00100000 */
+#define TAMP_MISR_ITAMP5MF           TAMP_MISR_ITAMP5MF_Msk
+#define TAMP_MISR_ITAMP6MF_Pos       (21U)
+#define TAMP_MISR_ITAMP6MF_Msk       (0x1UL << TAMP_MISR_ITAMP6MF_Pos)          /*!< 0x00200000 */
+#define TAMP_MISR_ITAMP6MF           TAMP_MISR_ITAMP6MF_Msk
+
+/********************  Bits definition for TAMP_SCR register  *****************/
+#define TAMP_SCR_CTAMP1F_Pos         (0U)
+#define TAMP_SCR_CTAMP1F_Msk         (0x1UL << TAMP_SCR_CTAMP1F_Pos)            /*!< 0x00000001 */
+#define TAMP_SCR_CTAMP1F             TAMP_SCR_CTAMP1F_Msk
+#define TAMP_SCR_CTAMP2F_Pos         (1U)
+#define TAMP_SCR_CTAMP2F_Msk         (0x1UL << TAMP_SCR_CTAMP2F_Pos)            /*!< 0x00000002 */
+#define TAMP_SCR_CTAMP2F             TAMP_SCR_CTAMP2F_Msk
+#define TAMP_SCR_CTAMP3F_Pos         (2U)
+#define TAMP_SCR_CTAMP3F_Msk         (0x1UL << TAMP_SCR_CTAMP3F_Pos)            /*!< 0x00000004 */
+#define TAMP_SCR_CTAMP3F             TAMP_SCR_CTAMP3F_Msk
+#define TAMP_SCR_CITAMP3F_Pos        (18U)
+#define TAMP_SCR_CITAMP3F_Msk        (0x1UL << TAMP_SCR_CITAMP3F_Pos)           /*!< 0x00040000 */
+#define TAMP_SCR_CITAMP3F            TAMP_SCR_CITAMP3F_Msk
+#define TAMP_SCR_CITAMP4F_Pos        (19U)
+#define TAMP_SCR_CITAMP4F_Msk        (0x1UL << TAMP_SCR_CITAMP4F_Pos)           /*!< 0x00080000 */
+#define TAMP_SCR_CITAMP4F            TAMP_SCR_CITAMP4F_Msk
+#define TAMP_SCR_CITAMP5F_Pos        (20U)
+#define TAMP_SCR_CITAMP5F_Msk        (0x1UL << TAMP_SCR_CITAMP5F_Pos)           /*!< 0x00100000 */
+#define TAMP_SCR_CITAMP5F            TAMP_SCR_CITAMP5F_Msk
+#define TAMP_SCR_CITAMP6F_Pos        (21U)
+#define TAMP_SCR_CITAMP6F_Msk        (0x1UL << TAMP_SCR_CITAMP6F_Pos)           /*!< 0x00200000 */
+#define TAMP_SCR_CITAMP6F            TAMP_SCR_CITAMP6F_Msk
+
+/********************  Bits definition for TAMP_BKP0R register  ***************/
+#define TAMP_BKP0R_Pos               (0U)
+#define TAMP_BKP0R_Msk               (0xFFFFFFFFUL << TAMP_BKP0R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP0R                   TAMP_BKP0R_Msk
+
+/********************  Bits definition for TAMP_BKP1R register  ***************/
+#define TAMP_BKP1R_Pos               (0U)
+#define TAMP_BKP1R_Msk               (0xFFFFFFFFUL << TAMP_BKP1R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP1R                   TAMP_BKP1R_Msk
+
+/********************  Bits definition for TAMP_BKP2R register  ***************/
+#define TAMP_BKP2R_Pos               (0U)
+#define TAMP_BKP2R_Msk               (0xFFFFFFFFUL << TAMP_BKP2R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP2R                   TAMP_BKP2R_Msk
+
+/********************  Bits definition for TAMP_BKP3R register  ***************/
+#define TAMP_BKP3R_Pos               (0U)
+#define TAMP_BKP3R_Msk               (0xFFFFFFFFUL << TAMP_BKP3R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP3R                   TAMP_BKP3R_Msk
+
+/********************  Bits definition for TAMP_BKP4R register  ***************/
+#define TAMP_BKP4R_Pos               (0U)
+#define TAMP_BKP4R_Msk               (0xFFFFFFFFUL << TAMP_BKP4R_Pos)           /*!< 0xFFFFFFFF */
+#define TAMP_BKP4R                   TAMP_BKP4R_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Serial Peripheral Interface (SPI)                   */
+/*                                                                            */
+/******************************************************************************/
+/*
+ * @brief Specific device feature definitions (not present on all devices in the STM32G0 series)
+ */
+#define SPI_I2S_SUPPORT                       /*!< I2S support */
+
+/*******************  Bit definition for SPI_CR1 register  ********************/
+#define SPI_CR1_CPHA_Pos            (0U)
+#define SPI_CR1_CPHA_Msk            (0x1UL << SPI_CR1_CPHA_Pos)                /*!< 0x00000001 */
+#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           /*!<Clock Phase      */
+#define SPI_CR1_CPOL_Pos            (1U)
+#define SPI_CR1_CPOL_Msk            (0x1UL << SPI_CR1_CPOL_Pos)                /*!< 0x00000002 */
+#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           /*!<Clock Polarity   */
+#define SPI_CR1_MSTR_Pos            (2U)
+#define SPI_CR1_MSTR_Msk            (0x1UL << SPI_CR1_MSTR_Pos)                /*!< 0x00000004 */
+#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           /*!<Master Selection */
+
+#define SPI_CR1_BR_Pos              (3U)
+#define SPI_CR1_BR_Msk              (0x7UL << SPI_CR1_BR_Pos)                  /*!< 0x00000038 */
+#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             /*!<BR[2:0] bits (Baud Rate Control) */
+#define SPI_CR1_BR_0                (0x1UL << SPI_CR1_BR_Pos)                  /*!< 0x00000008 */
+#define SPI_CR1_BR_1                (0x2UL << SPI_CR1_BR_Pos)                  /*!< 0x00000010 */
+#define SPI_CR1_BR_2                (0x4UL << SPI_CR1_BR_Pos)                  /*!< 0x00000020 */
+
+#define SPI_CR1_SPE_Pos             (6U)
+#define SPI_CR1_SPE_Msk             (0x1UL << SPI_CR1_SPE_Pos)                 /*!< 0x00000040 */
+#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            /*!<SPI Enable                          */
+#define SPI_CR1_LSBFIRST_Pos        (7U)
+#define SPI_CR1_LSBFIRST_Msk        (0x1UL << SPI_CR1_LSBFIRST_Pos)            /*!< 0x00000080 */
+#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       /*!<Frame Format                        */
+#define SPI_CR1_SSI_Pos             (8U)
+#define SPI_CR1_SSI_Msk             (0x1UL << SPI_CR1_SSI_Pos)                 /*!< 0x00000100 */
+#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            /*!<Internal slave select               */
+#define SPI_CR1_SSM_Pos             (9U)
+#define SPI_CR1_SSM_Msk             (0x1UL << SPI_CR1_SSM_Pos)                 /*!< 0x00000200 */
+#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            /*!<Software slave management           */
+#define SPI_CR1_RXONLY_Pos          (10U)
+#define SPI_CR1_RXONLY_Msk          (0x1UL << SPI_CR1_RXONLY_Pos)              /*!< 0x00000400 */
+#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         /*!<Receive only                        */
+#define SPI_CR1_CRCL_Pos            (11U)
+#define SPI_CR1_CRCL_Msk            (0x1UL << SPI_CR1_CRCL_Pos)                /*!< 0x00000800 */
+#define SPI_CR1_CRCL                SPI_CR1_CRCL_Msk                           /*!< CRC Length */
+#define SPI_CR1_CRCNEXT_Pos         (12U)
+#define SPI_CR1_CRCNEXT_Msk         (0x1UL << SPI_CR1_CRCNEXT_Pos)             /*!< 0x00001000 */
+#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        /*!<Transmit CRC next                   */
+#define SPI_CR1_CRCEN_Pos           (13U)
+#define SPI_CR1_CRCEN_Msk           (0x1UL << SPI_CR1_CRCEN_Pos)               /*!< 0x00002000 */
+#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          /*!<Hardware CRC calculation enable     */
+#define SPI_CR1_BIDIOE_Pos          (14U)
+#define SPI_CR1_BIDIOE_Msk          (0x1UL << SPI_CR1_BIDIOE_Pos)              /*!< 0x00004000 */
+#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         /*!<Output enable in bidirectional mode */
+#define SPI_CR1_BIDIMODE_Pos        (15U)
+#define SPI_CR1_BIDIMODE_Msk        (0x1UL << SPI_CR1_BIDIMODE_Pos)            /*!< 0x00008000 */
+#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       /*!<Bidirectional data mode enable      */
+
+/*******************  Bit definition for SPI_CR2 register  ********************/
+#define SPI_CR2_RXDMAEN_Pos         (0U)
+#define SPI_CR2_RXDMAEN_Msk         (0x1UL << SPI_CR2_RXDMAEN_Pos)             /*!< 0x00000001 */
+#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        /*!< Rx Buffer DMA Enable */
+#define SPI_CR2_TXDMAEN_Pos         (1U)
+#define SPI_CR2_TXDMAEN_Msk         (0x1UL << SPI_CR2_TXDMAEN_Pos)             /*!< 0x00000002 */
+#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        /*!< Tx Buffer DMA Enable */
+#define SPI_CR2_SSOE_Pos            (2U)
+#define SPI_CR2_SSOE_Msk            (0x1UL << SPI_CR2_SSOE_Pos)                /*!< 0x00000004 */
+#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           /*!< SS Output Enable */
+#define SPI_CR2_NSSP_Pos            (3U)
+#define SPI_CR2_NSSP_Msk            (0x1UL << SPI_CR2_NSSP_Pos)                /*!< 0x00000008 */
+#define SPI_CR2_NSSP                SPI_CR2_NSSP_Msk                           /*!< NSS pulse management Enable */
+#define SPI_CR2_FRF_Pos             (4U)
+#define SPI_CR2_FRF_Msk             (0x1UL << SPI_CR2_FRF_Pos)                 /*!< 0x00000010 */
+#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            /*!< Frame Format Enable */
+#define SPI_CR2_ERRIE_Pos           (5U)
+#define SPI_CR2_ERRIE_Msk           (0x1UL << SPI_CR2_ERRIE_Pos)               /*!< 0x00000020 */
+#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          /*!< Error Interrupt Enable */
+#define SPI_CR2_RXNEIE_Pos          (6U)
+#define SPI_CR2_RXNEIE_Msk          (0x1UL << SPI_CR2_RXNEIE_Pos)              /*!< 0x00000040 */
+#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         /*!< RX buffer Not Empty Interrupt Enable */
+#define SPI_CR2_TXEIE_Pos           (7U)
+#define SPI_CR2_TXEIE_Msk           (0x1UL << SPI_CR2_TXEIE_Pos)               /*!< 0x00000080 */
+#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          /*!< Tx buffer Empty Interrupt Enable */
+#define SPI_CR2_DS_Pos              (8U)
+#define SPI_CR2_DS_Msk              (0xFUL << SPI_CR2_DS_Pos)                  /*!< 0x00000F00 */
+#define SPI_CR2_DS                  SPI_CR2_DS_Msk                             /*!< DS[3:0] Data Size */
+#define SPI_CR2_DS_0                (0x1UL << SPI_CR2_DS_Pos)                  /*!< 0x00000100 */
+#define SPI_CR2_DS_1                (0x2UL << SPI_CR2_DS_Pos)                  /*!< 0x00000200 */
+#define SPI_CR2_DS_2                (0x4UL << SPI_CR2_DS_Pos)                  /*!< 0x00000400 */
+#define SPI_CR2_DS_3                (0x8UL << SPI_CR2_DS_Pos)                  /*!< 0x00000800 */
+#define SPI_CR2_FRXTH_Pos           (12U)
+#define SPI_CR2_FRXTH_Msk           (0x1UL << SPI_CR2_FRXTH_Pos)               /*!< 0x00001000 */
+#define SPI_CR2_FRXTH               SPI_CR2_FRXTH_Msk                          /*!< FIFO reception Threshold */
+#define SPI_CR2_LDMARX_Pos          (13U)
+#define SPI_CR2_LDMARX_Msk          (0x1UL << SPI_CR2_LDMARX_Pos)              /*!< 0x00002000 */
+#define SPI_CR2_LDMARX              SPI_CR2_LDMARX_Msk                         /*!< Last DMA transfer for reception */
+#define SPI_CR2_LDMATX_Pos          (14U)
+#define SPI_CR2_LDMATX_Msk          (0x1UL << SPI_CR2_LDMATX_Pos)              /*!< 0x00004000 */
+#define SPI_CR2_LDMATX              SPI_CR2_LDMATX_Msk                         /*!< Last DMA transfer for transmission */
+
+/********************  Bit definition for SPI_SR register  ********************/
+#define SPI_SR_RXNE_Pos             (0U)
+#define SPI_SR_RXNE_Msk             (0x1UL << SPI_SR_RXNE_Pos)                 /*!< 0x00000001 */
+#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            /*!< Receive buffer Not Empty */
+#define SPI_SR_TXE_Pos              (1U)
+#define SPI_SR_TXE_Msk              (0x1UL << SPI_SR_TXE_Pos)                  /*!< 0x00000002 */
+#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             /*!< Transmit buffer Empty */
+#define SPI_SR_CHSIDE_Pos           (2U)
+#define SPI_SR_CHSIDE_Msk           (0x1UL << SPI_SR_CHSIDE_Pos)               /*!< 0x00000004 */
+#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          /*!< Channel side */
+#define SPI_SR_UDR_Pos              (3U)
+#define SPI_SR_UDR_Msk              (0x1UL << SPI_SR_UDR_Pos)                  /*!< 0x00000008 */
+#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             /*!< Underrun flag */
+#define SPI_SR_CRCERR_Pos           (4U)
+#define SPI_SR_CRCERR_Msk           (0x1UL << SPI_SR_CRCERR_Pos)               /*!< 0x00000010 */
+#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          /*!< CRC Error flag */
+#define SPI_SR_MODF_Pos             (5U)
+#define SPI_SR_MODF_Msk             (0x1UL << SPI_SR_MODF_Pos)                 /*!< 0x00000020 */
+#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            /*!< Mode fault */
+#define SPI_SR_OVR_Pos              (6U)
+#define SPI_SR_OVR_Msk              (0x1UL << SPI_SR_OVR_Pos)                  /*!< 0x00000040 */
+#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             /*!< Overrun flag */
+#define SPI_SR_BSY_Pos              (7U)
+#define SPI_SR_BSY_Msk              (0x1UL << SPI_SR_BSY_Pos)                  /*!< 0x00000080 */
+#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             /*!< Busy flag */
+#define SPI_SR_FRE_Pos              (8U)
+#define SPI_SR_FRE_Msk              (0x1UL << SPI_SR_FRE_Pos)                  /*!< 0x00000100 */
+#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             /*!< TI frame format error */
+#define SPI_SR_FRLVL_Pos            (9U)
+#define SPI_SR_FRLVL_Msk            (0x3UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000600 */
+#define SPI_SR_FRLVL                SPI_SR_FRLVL_Msk                           /*!< FIFO Reception Level */
+#define SPI_SR_FRLVL_0              (0x1UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000200 */
+#define SPI_SR_FRLVL_1              (0x2UL << SPI_SR_FRLVL_Pos)                /*!< 0x00000400 */
+#define SPI_SR_FTLVL_Pos            (11U)
+#define SPI_SR_FTLVL_Msk            (0x3UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001800 */
+#define SPI_SR_FTLVL                SPI_SR_FTLVL_Msk                           /*!< FIFO Transmission Level */
+#define SPI_SR_FTLVL_0              (0x1UL << SPI_SR_FTLVL_Pos)                /*!< 0x00000800 */
+#define SPI_SR_FTLVL_1              (0x2UL << SPI_SR_FTLVL_Pos)                /*!< 0x00001000 */
+
+/********************  Bit definition for SPI_DR register  ********************/
+#define SPI_DR_DR_Pos               (0U)
+#define SPI_DR_DR_Msk               (0xFFFFUL << SPI_DR_DR_Pos)                /*!< 0x0000FFFF */
+#define SPI_DR_DR                   SPI_DR_DR_Msk                              /*!<Data Register           */
+
+/*******************  Bit definition for SPI_CRCPR register  ******************/
+#define SPI_CRCPR_CRCPOLY_Pos       (0U)
+#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)        /*!< 0x0000FFFF */
+#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      /*!<CRC polynomial register */
+
+/******************  Bit definition for SPI_RXCRCR register  ******************/
+#define SPI_RXCRCR_RXCRC_Pos        (0U)
+#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       /*!<Rx CRC Register         */
+
+/******************  Bit definition for SPI_TXCRCR register  ******************/
+#define SPI_TXCRCR_TXCRC_Pos        (0U)
+#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)         /*!< 0x0000FFFF */
+#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       /*!<Tx CRC Register         */
+
+/******************  Bit definition for SPI_I2SCFGR register  *****************/
+#define SPI_I2SCFGR_CHLEN_Pos       (0U)
+#define SPI_I2SCFGR_CHLEN_Msk       (0x1UL << SPI_I2SCFGR_CHLEN_Pos)           /*!< 0x00000001 */
+#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      /*!<Channel length (number of bits per audio channel) */
+#define SPI_I2SCFGR_DATLEN_Pos      (1U)
+#define SPI_I2SCFGR_DATLEN_Msk      (0x3UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000006 */
+#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     /*!<DATLEN[1:0] bits (Data length to be transferred) */
+#define SPI_I2SCFGR_DATLEN_0        (0x1UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000002 */
+#define SPI_I2SCFGR_DATLEN_1        (0x2UL << SPI_I2SCFGR_DATLEN_Pos)          /*!< 0x00000004 */
+#define SPI_I2SCFGR_CKPOL_Pos       (3U)
+#define SPI_I2SCFGR_CKPOL_Msk       (0x1UL << SPI_I2SCFGR_CKPOL_Pos)           /*!< 0x00000008 */
+#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      /*!<steady state clock polarity */
+#define SPI_I2SCFGR_I2SSTD_Pos      (4U)
+#define SPI_I2SCFGR_I2SSTD_Msk      (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000030 */
+#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     /*!<I2SSTD[1:0] bits (I2S standard selection) */
+#define SPI_I2SCFGR_I2SSTD_0        (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000010 */
+#define SPI_I2SCFGR_I2SSTD_1        (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)          /*!< 0x00000020 */
+#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)
+#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)         /*!< 0x00000080 */
+#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    /*!<PCM frame synchronization */
+#define SPI_I2SCFGR_I2SCFG_Pos      (8U)
+#define SPI_I2SCFGR_I2SCFG_Msk      (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000300 */
+#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     /*!<I2SCFG[1:0] bits (I2S configuration mode) */
+#define SPI_I2SCFGR_I2SCFG_0        (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000100 */
+#define SPI_I2SCFGR_I2SCFG_1        (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)          /*!< 0x00000200 */
+#define SPI_I2SCFGR_I2SE_Pos        (10U)
+#define SPI_I2SCFGR_I2SE_Msk        (0x1UL << SPI_I2SCFGR_I2SE_Pos)            /*!< 0x00000400 */
+#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       /*!<I2S Enable */
+#define SPI_I2SCFGR_I2SMOD_Pos      (11U)
+#define SPI_I2SCFGR_I2SMOD_Msk      (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)          /*!< 0x00000800 */
+#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     /*!<I2S mode selection */
+#define SPI_I2SCFGR_ASTRTEN_Pos     (12U)
+#define SPI_I2SCFGR_ASTRTEN_Msk     (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)         /*!< 0x00001000 */
+#define SPI_I2SCFGR_ASTRTEN         SPI_I2SCFGR_ASTRTEN_Msk                    /*!<Asynchronous start enable */
+
+/******************  Bit definition for SPI_I2SPR register  *******************/
+#define SPI_I2SPR_I2SDIV_Pos        (0U)
+#define SPI_I2SPR_I2SDIV_Msk        (0xFFUL << SPI_I2SPR_I2SDIV_Pos)           /*!< 0x000000FF */
+#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       /*!<I2S Linear prescaler */
+#define SPI_I2SPR_ODD_Pos           (8U)
+#define SPI_I2SPR_ODD_Msk           (0x1UL << SPI_I2SPR_ODD_Pos)               /*!< 0x00000100 */
+#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          /*!<Odd factor for the prescaler */
+#define SPI_I2SPR_MCKOE_Pos         (9U)
+#define SPI_I2SPR_MCKOE_Msk         (0x1UL << SPI_I2SPR_MCKOE_Pos)             /*!< 0x00000200 */
+#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        /*!<Master Clock Output Enable */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 SYSCFG                                     */
+/*                                                                            */
+/******************************************************************************/
+#define SYSCFG_CDEN_SUPPORT
+/*****************  Bit definition for SYSCFG_CFGR1 register  ****************/
+#define SYSCFG_CFGR1_MEM_MODE_Pos             (0U)
+#define SYSCFG_CFGR1_MEM_MODE_Msk             (0x3UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000003 */
+#define SYSCFG_CFGR1_MEM_MODE                 SYSCFG_CFGR1_MEM_MODE_Msk            /*!< SYSCFG_Memory Remap Config */
+#define SYSCFG_CFGR1_MEM_MODE_0               (0x1UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000001 */
+#define SYSCFG_CFGR1_MEM_MODE_1               (0x2UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000002 */
+#define SYSCFG_CFGR1_PA11_RMP_Pos             (3U)
+#define SYSCFG_CFGR1_PA11_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA11_RMP_Pos) /*!< 0x00000008 */
+#define SYSCFG_CFGR1_PA11_RMP                 SYSCFG_CFGR1_PA11_RMP_Msk            /*!< PA11 Remap */
+#define SYSCFG_CFGR1_PA12_RMP_Pos             (4U)
+#define SYSCFG_CFGR1_PA12_RMP_Msk             (0x1UL << SYSCFG_CFGR1_PA12_RMP_Pos) /*!< 0x00000010 */
+#define SYSCFG_CFGR1_PA12_RMP                 SYSCFG_CFGR1_PA12_RMP_Msk            /*!< PA12 Remap */
+#define SYSCFG_CFGR1_IR_POL_Pos               (5U)
+#define SYSCFG_CFGR1_IR_POL_Msk               (0x1UL << SYSCFG_CFGR1_IR_POL_Pos) /*!< 0x00000020 */
+#define SYSCFG_CFGR1_IR_POL                   SYSCFG_CFGR1_IR_POL_Msk            /*!< IROut Polarity Selection */
+#define SYSCFG_CFGR1_IR_MOD_Pos               (6U)
+#define SYSCFG_CFGR1_IR_MOD_Msk               (0x3UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x000000C0 */
+#define SYSCFG_CFGR1_IR_MOD                   SYSCFG_CFGR1_IR_MOD_Msk            /*!< IRDA Modulation Envelope signal source selection */
+#define SYSCFG_CFGR1_IR_MOD_0                 (0x1UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000040 */
+#define SYSCFG_CFGR1_IR_MOD_1                 (0x2UL << SYSCFG_CFGR1_IR_MOD_Pos) /*!< 0x00000080 */
+#define SYSCFG_CFGR1_BOOSTEN_Pos              (8U)
+#define SYSCFG_CFGR1_BOOSTEN_Msk              (0x1UL << SYSCFG_CFGR1_BOOSTEN_Pos) /*!< 0x00000100 */
+#define SYSCFG_CFGR1_BOOSTEN                  SYSCFG_CFGR1_BOOSTEN_Msk            /*!< I/O analog switch voltage booster enable */
+#define SYSCFG_CFGR1_UCPD1_STROBE_Pos         (9U)
+#define SYSCFG_CFGR1_UCPD1_STROBE_Msk         (0x1UL << SYSCFG_CFGR1_UCPD1_STROBE_Pos) /*!< 0x00000200 */
+#define SYSCFG_CFGR1_UCPD1_STROBE             SYSCFG_CFGR1_UCPD1_STROBE_Msk            /*!< Strobe signal bit for UCPD1 */
+#define SYSCFG_CFGR1_UCPD2_STROBE_Pos         (10U)
+#define SYSCFG_CFGR1_UCPD2_STROBE_Msk         (0x1UL << SYSCFG_CFGR1_UCPD2_STROBE_Pos) /*!< 0x00000400 */
+#define SYSCFG_CFGR1_UCPD2_STROBE             SYSCFG_CFGR1_UCPD2_STROBE_Msk            /*!< Strobe signal bit for UCPD2 */
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Pos          (16U)
+#define SYSCFG_CFGR1_I2C_PB6_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB6_FMP_Pos)  /*!< 0x00010000 */
+#define SYSCFG_CFGR1_I2C_PB6_FMP              SYSCFG_CFGR1_I2C_PB6_FMP_Msk             /*!< I2C PB6 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Pos          (17U)
+#define SYSCFG_CFGR1_I2C_PB7_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB7_FMP_Pos)  /*!< 0x00020000 */
+#define SYSCFG_CFGR1_I2C_PB7_FMP              SYSCFG_CFGR1_I2C_PB7_FMP_Msk             /*!< I2C PB7 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Pos          (18U)
+#define SYSCFG_CFGR1_I2C_PB8_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB8_FMP_Pos)  /*!< 0x00040000 */
+#define SYSCFG_CFGR1_I2C_PB8_FMP              SYSCFG_CFGR1_I2C_PB8_FMP_Msk             /*!< I2C PB8 Fast mode plus */
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Pos          (19U)
+#define SYSCFG_CFGR1_I2C_PB9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PB9_FMP_Pos)  /*!< 0x00080000 */
+#define SYSCFG_CFGR1_I2C_PB9_FMP              SYSCFG_CFGR1_I2C_PB9_FMP_Msk             /*!< I2C PB9 Fast mode plus */
+#define SYSCFG_CFGR1_I2C1_FMP_Pos             (20U)
+#define SYSCFG_CFGR1_I2C1_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C1_FMP_Pos)     /*!< 0x00100000 */
+#define SYSCFG_CFGR1_I2C1_FMP                 SYSCFG_CFGR1_I2C1_FMP_Msk                /*!< Enable Fast Mode Plus on PB10, PB11, PF6 and PF7  */
+#define SYSCFG_CFGR1_I2C2_FMP_Pos             (21U)
+#define SYSCFG_CFGR1_I2C2_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C2_FMP_Pos)     /*!< 0x00200000 */
+#define SYSCFG_CFGR1_I2C2_FMP                 SYSCFG_CFGR1_I2C2_FMP_Msk                /*!< Enable I2C2 Fast mode plus  */
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Pos          (22U)
+#define SYSCFG_CFGR1_I2C_PA9_FMP_Msk          (0x1UL << SYSCFG_CFGR1_I2C_PA9_FMP_Pos)  /*!< 0x00400000 */
+#define SYSCFG_CFGR1_I2C_PA9_FMP              SYSCFG_CFGR1_I2C_PA9_FMP_Msk             /*!< Enable Fast Mode Plus on PA9  */
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Pos         (23U)
+#define SYSCFG_CFGR1_I2C_PA10_FMP_Msk         (0x1UL << SYSCFG_CFGR1_I2C_PA10_FMP_Pos) /*!< 0x00800000 */
+#define SYSCFG_CFGR1_I2C_PA10_FMP             SYSCFG_CFGR1_I2C_PA10_FMP_Msk            /*!< Enable Fast Mode Plus on PA10 */
+#define SYSCFG_CFGR1_I2C3_FMP_Pos             (24U)
+#define SYSCFG_CFGR1_I2C3_FMP_Msk             (0x1UL << SYSCFG_CFGR1_I2C3_FMP_Pos)     /*!< 0x01000000 */
+#define SYSCFG_CFGR1_I2C3_FMP                 SYSCFG_CFGR1_I2C3_FMP_Msk                /*!< Enable I2C3 Fast mode plus  */
+
+/******************  Bit definition for SYSCFG_CFGR2 register  ****************/
+#define SYSCFG_CFGR2_CLL_Pos                  (0U)
+#define SYSCFG_CFGR2_CLL_Msk                  (0x1UL << SYSCFG_CFGR2_CLL_Pos)   /*!< 0x00000001 */
+#define SYSCFG_CFGR2_CLL                      SYSCFG_CFGR2_CLL_Msk              /*!< Enables and locks the LOCKUP (Hardfault) output of CortexM0 with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_SPL_Pos                  (1U)
+#define SYSCFG_CFGR2_SPL_Msk                  (0x1UL << SYSCFG_CFGR2_SPL_Pos)   /*!< 0x00000002 */
+#define SYSCFG_CFGR2_SPL                      SYSCFG_CFGR2_SPL_Msk              /*!< Enables and locks the SRAM_PARITY error signal with Break Input of TIMER1 */
+#define SYSCFG_CFGR2_PVDL_Pos                 (2U)
+#define SYSCFG_CFGR2_PVDL_Msk                 (0x1UL << SYSCFG_CFGR2_PVDL_Pos)  /*!< 0x00000004 */
+#define SYSCFG_CFGR2_PVDL                     SYSCFG_CFGR2_PVDL_Msk             /*!< Enables and locks the PVD connection with Timer1 Break Input and also the PVD_EN and PVDSEL[2:0] bits of the Power Control Interface */
+#define SYSCFG_CFGR2_ECCL_Pos                 (3U)
+#define SYSCFG_CFGR2_ECCL_Msk                 (0x1UL << SYSCFG_CFGR2_ECCL_Pos)  /*!< 0x00000008 */
+#define SYSCFG_CFGR2_ECCL                     SYSCFG_CFGR2_ECCL_Msk             /*!< ECCL */
+#define SYSCFG_CFGR2_SPF_Pos                  (8U)
+#define SYSCFG_CFGR2_SPF_Msk                  (0x1UL << SYSCFG_CFGR2_SPF_Pos)   /*!< 0x00000100 */
+#define SYSCFG_CFGR2_SPF                      SYSCFG_CFGR2_SPF_Msk              /*!< SRAM Parity error flag */
+#define SYSCFG_CFGR2_SRAM_PE                  SYSCFG_CFGR2_SPF                  /*!< SRAM Parity error flag (define maintained for legacy purpose) */
+
+#define SYSCFG_CFGR2_PA1_CDEN_Pos             (16U)
+#define SYSCFG_CFGR2_PA1_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA1_CDEN_Pos)   /* 0x00010000 */
+#define SYSCFG_CFGR2_PA1_CDEN                 SYSCFG_CFGR2_PA1_CDEN_Msk              /*!< PA[1] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA3_CDEN_Pos             (17U)
+#define SYSCFG_CFGR2_PA3_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA3_CDEN_Pos)   /* 0x00020000 */
+#define SYSCFG_CFGR2_PA3_CDEN                 SYSCFG_CFGR2_PA3_CDEN_Msk              /*!< PA[3] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA5_CDEN_Pos             (18U)
+#define SYSCFG_CFGR2_PA5_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA5_CDEN_Pos)   /* 0x00040000 */
+#define SYSCFG_CFGR2_PA5_CDEN                 SYSCFG_CFGR2_PA5_CDEN_Msk              /*!< PA[5] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA6_CDEN_Pos             (19U)
+#define SYSCFG_CFGR2_PA6_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PA6_CDEN_Pos)   /* 0x00080000 */
+#define SYSCFG_CFGR2_PA6_CDEN                 SYSCFG_CFGR2_PA6_CDEN_Msk              /*!< PA[6] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PA13_CDEN_Pos            (20U)
+#define SYSCFG_CFGR2_PA13_CDEN_Msk            (0x1UL << SYSCFG_CFGR2_PA13_CDEN_Pos)  /* 0x00100000 */
+#define SYSCFG_CFGR2_PA13_CDEN                 SYSCFG_CFGR2_PA13_CDEN_Msk            /*!< PA[13] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB0_CDEN_Pos             (21U)
+#define SYSCFG_CFGR2_PB0_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB0_CDEN_Pos)   /* 0x00200000 */
+#define SYSCFG_CFGR2_PB0_CDEN                 SYSCFG_CFGR2_PB0_CDEN_Msk              /*!< PB[0] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB1_CDEN_Pos             (22U)
+#define SYSCFG_CFGR2_PB1_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB1_CDEN_Pos)   /* 0x00400000 */
+#define SYSCFG_CFGR2_PB1_CDEN                 SYSCFG_CFGR2_PB1_CDEN_Msk              /*!< PB[1] Clamping Diode Enable */
+#define SYSCFG_CFGR2_PB2_CDEN_Pos             (23U)
+#define SYSCFG_CFGR2_PB2_CDEN_Msk             (0x1UL << SYSCFG_CFGR2_PB2_CDEN_Pos)   /* 0x00800000 */
+#define SYSCFG_CFGR2_PB2_CDEN                 SYSCFG_CFGR2_PB2_CDEN_Msk              /*!< PB[2] Clamping Diode Enable */
+/*****************  Bit definition for SYSCFG_ITLINEx ISR Wrapper register  ****************/
+#define SYSCFG_ITLINE0_SR_EWDG_Pos            (0U)
+#define SYSCFG_ITLINE0_SR_EWDG_Msk            (0x1UL << SYSCFG_ITLINE0_SR_EWDG_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE0_SR_EWDG                SYSCFG_ITLINE0_SR_EWDG_Msk       /*!< EWDG interrupt */
+#define SYSCFG_ITLINE1_SR_PVDOUT_Pos          (0U)
+#define SYSCFG_ITLINE1_SR_PVDOUT_Msk          (0x1UL << SYSCFG_ITLINE1_SR_PVDOUT_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE1_SR_PVDOUT              SYSCFG_ITLINE1_SR_PVDOUT_Msk     /*!< Power voltage detection -> exti[16] Interrupt */
+#define SYSCFG_ITLINE1_SR_PVMOUT_Pos          (1U)
+#define SYSCFG_ITLINE1_SR_PVMOUT_Msk          (0x1UL << SYSCFG_ITLINE1_SR_PVMOUT_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE1_SR_PVMOUT              SYSCFG_ITLINE1_SR_PVMOUT_Msk     /*!< VDDUSB Power voltage monitor -> exti[34] Interrupt */
+#define SYSCFG_ITLINE2_SR_TAMPER_Pos          (0U)
+#define SYSCFG_ITLINE2_SR_TAMPER_Msk          (0x1UL << SYSCFG_ITLINE2_SR_TAMPER_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE2_SR_TAMPER              SYSCFG_ITLINE2_SR_TAMPER_Msk     /*!< TAMPER -> exti[21] interrupt */
+#define SYSCFG_ITLINE2_SR_RTC_Pos             (1U)
+#define SYSCFG_ITLINE2_SR_RTC_Msk             (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE2_SR_RTC                 SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos       (0U)
+#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE3_SR_FLASH_ECC           SYSCFG_ITLINE3_SR_FLASH_ECC_Msk  /*!< Flash ITF ECC interrupt */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos       (1U)
+#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk       (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE3_SR_FLASH_ITF           SYSCFG_ITLINE3_SR_FLASH_ITF_Msk  /*!< FLASH ITF interrupt */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos        (0U)
+#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk        (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE4_SR_CLK_CTRL            SYSCFG_ITLINE4_SR_CLK_CTRL_Msk   /*!< RCC interrupt */
+#define SYSCFG_ITLINE4_SR_CRS_Pos             (1U)
+#define SYSCFG_ITLINE4_SR_CRS_Msk             (0x1UL << SYSCFG_ITLINE4_SR_CRS_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE4_SR_CRS                 SYSCFG_ITLINE4_SR_CRS_Msk            /*!< CRS interrupt */
+#define SYSCFG_ITLINE5_SR_EXTI0_Pos           (0U)
+#define SYSCFG_ITLINE5_SR_EXTI0_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE5_SR_EXTI0               SYSCFG_ITLINE5_SR_EXTI0_Msk      /*!< External Interrupt 0 */
+#define SYSCFG_ITLINE5_SR_EXTI1_Pos           (1U)
+#define SYSCFG_ITLINE5_SR_EXTI1_Msk           (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE5_SR_EXTI1               SYSCFG_ITLINE5_SR_EXTI1_Msk      /*!< External Interrupt 1 */
+#define SYSCFG_ITLINE6_SR_EXTI2_Pos           (0U)
+#define SYSCFG_ITLINE6_SR_EXTI2_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE6_SR_EXTI2               SYSCFG_ITLINE6_SR_EXTI2_Msk      /*!< External Interrupt 2 */
+#define SYSCFG_ITLINE6_SR_EXTI3_Pos           (1U)
+#define SYSCFG_ITLINE6_SR_EXTI3_Msk           (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE6_SR_EXTI3               SYSCFG_ITLINE6_SR_EXTI3_Msk      /*!< External Interrupt 3 */
+#define SYSCFG_ITLINE7_SR_EXTI4_Pos           (0U)
+#define SYSCFG_ITLINE7_SR_EXTI4_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE7_SR_EXTI4               SYSCFG_ITLINE7_SR_EXTI4_Msk      /*!< External Interrupt 4 */
+#define SYSCFG_ITLINE7_SR_EXTI5_Pos           (1U)
+#define SYSCFG_ITLINE7_SR_EXTI5_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE7_SR_EXTI5               SYSCFG_ITLINE7_SR_EXTI5_Msk      /*!< External Interrupt 5 */
+#define SYSCFG_ITLINE7_SR_EXTI6_Pos           (2U)
+#define SYSCFG_ITLINE7_SR_EXTI6_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE7_SR_EXTI6               SYSCFG_ITLINE7_SR_EXTI6_Msk      /*!< External Interrupt 6 */
+#define SYSCFG_ITLINE7_SR_EXTI7_Pos           (3U)
+#define SYSCFG_ITLINE7_SR_EXTI7_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE7_SR_EXTI7               SYSCFG_ITLINE7_SR_EXTI7_Msk      /*!< External Interrupt 7 */
+#define SYSCFG_ITLINE7_SR_EXTI8_Pos           (4U)
+#define SYSCFG_ITLINE7_SR_EXTI8_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE7_SR_EXTI8               SYSCFG_ITLINE7_SR_EXTI8_Msk      /*!< External Interrupt 8 */
+#define SYSCFG_ITLINE7_SR_EXTI9_Pos           (5U)
+#define SYSCFG_ITLINE7_SR_EXTI9_Msk           (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */
+#define SYSCFG_ITLINE7_SR_EXTI9               SYSCFG_ITLINE7_SR_EXTI9_Msk      /*!< External Interrupt 9 */
+#define SYSCFG_ITLINE7_SR_EXTI10_Pos          (6U)
+#define SYSCFG_ITLINE7_SR_EXTI10_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */
+#define SYSCFG_ITLINE7_SR_EXTI10              SYSCFG_ITLINE7_SR_EXTI10_Msk     /*!< External Interrupt 10 */
+#define SYSCFG_ITLINE7_SR_EXTI11_Pos          (7U)
+#define SYSCFG_ITLINE7_SR_EXTI11_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */
+#define SYSCFG_ITLINE7_SR_EXTI11              SYSCFG_ITLINE7_SR_EXTI11_Msk     /*!< External Interrupt 11 */
+#define SYSCFG_ITLINE7_SR_EXTI12_Pos          (8U)
+#define SYSCFG_ITLINE7_SR_EXTI12_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */
+#define SYSCFG_ITLINE7_SR_EXTI12              SYSCFG_ITLINE7_SR_EXTI12_Msk     /*!< External Interrupt 12 */
+#define SYSCFG_ITLINE7_SR_EXTI13_Pos          (9U)
+#define SYSCFG_ITLINE7_SR_EXTI13_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */
+#define SYSCFG_ITLINE7_SR_EXTI13              SYSCFG_ITLINE7_SR_EXTI13_Msk     /*!< External Interrupt 13 */
+#define SYSCFG_ITLINE7_SR_EXTI14_Pos          (10U)
+#define SYSCFG_ITLINE7_SR_EXTI14_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */
+#define SYSCFG_ITLINE7_SR_EXTI14              SYSCFG_ITLINE7_SR_EXTI14_Msk     /*!< External Interrupt 14 */
+#define SYSCFG_ITLINE7_SR_EXTI15_Pos          (11U)
+#define SYSCFG_ITLINE7_SR_EXTI15_Msk          (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */
+#define SYSCFG_ITLINE7_SR_EXTI15              SYSCFG_ITLINE7_SR_EXTI15_Msk     /*!< External Interrupt 15 */
+#define SYSCFG_ITLINE8_SR_UCPD1_Pos           (0U)
+#define SYSCFG_ITLINE8_SR_UCPD1_Msk           (0x1UL << SYSCFG_ITLINE8_SR_UCPD1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE8_SR_UCPD1               SYSCFG_ITLINE8_SR_UCPD1_Msk       /*!< UCPD1 -> exti[32] Interrupt */
+#define SYSCFG_ITLINE8_SR_UCPD2_Pos           (1U)
+#define SYSCFG_ITLINE8_SR_UCPD2_Msk           (0x1UL << SYSCFG_ITLINE8_SR_UCPD2_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE8_SR_UCPD2               SYSCFG_ITLINE8_SR_UCPD2_Msk       /*!< UCPD2 -> exti[33] Interrupt */
+#define SYSCFG_ITLINE8_SR_USB_Pos             (2U)
+#define SYSCFG_ITLINE8_SR_USB_Msk             (0x1UL << SYSCFG_ITLINE8_SR_USB_Pos)   /*!< 0x00000004 */
+#define SYSCFG_ITLINE8_SR_USB                 SYSCFG_ITLINE8_SR_USB_Msk              /*!< USB Interrupt */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos        (0U)
+#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk        (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE9_SR_DMA1_CH1            SYSCFG_ITLINE9_SR_DMA1_CH1_Msk   /*!< DMA1 Channel 1 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos       (0U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH2           SYSCFG_ITLINE10_SR_DMA1_CH2_Msk  /*!< DMA1 Channel 2 Interrupt */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos       (1U)
+#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk       (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE10_SR_DMA1_CH3           SYSCFG_ITLINE10_SR_DMA1_CH3_Msk  /*!< DMA2 Channel 3 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos        (0U)
+#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk        (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE11_SR_DMAMUX1            SYSCFG_ITLINE11_SR_DMAMUX1_Msk    /*!< DMAMUX Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos       (1U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH4           SYSCFG_ITLINE11_SR_DMA1_CH4_Msk  /*!< DMA1 Channel 4 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos       (2U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH5           SYSCFG_ITLINE11_SR_DMA1_CH5_Msk  /*!< DMA1 Channel 5 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH6_Pos       (3U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH6_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH6_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH6           SYSCFG_ITLINE11_SR_DMA1_CH6_Msk  /*!< DMA1 Channel 6 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA1_CH7_Pos       (4U)
+#define SYSCFG_ITLINE11_SR_DMA1_CH7_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH7_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE11_SR_DMA1_CH7           SYSCFG_ITLINE11_SR_DMA1_CH7_Msk  /*!< DMA1 Channel 7 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA2_CH1_Pos       (5U)
+#define SYSCFG_ITLINE11_SR_DMA2_CH1_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH1_Pos) /*!< 0x00000020 */
+#define SYSCFG_ITLINE11_SR_DMA2_CH1           SYSCFG_ITLINE11_SR_DMA2_CH1_Msk   /*!< DMA2 Channel 1 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA2_CH2_Pos       (6U)
+#define SYSCFG_ITLINE11_SR_DMA2_CH2_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH2_Pos) /*!< 0x00000040 */
+#define SYSCFG_ITLINE11_SR_DMA2_CH2           SYSCFG_ITLINE11_SR_DMA2_CH2_Msk  /*!< DMA2 Channel 2 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA2_CH3_Pos       (7U)
+#define SYSCFG_ITLINE11_SR_DMA2_CH3_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH3_Pos) /*!< 0x00000080 */
+#define SYSCFG_ITLINE11_SR_DMA2_CH3           SYSCFG_ITLINE11_SR_DMA2_CH3_Msk  /*!< DMA2 Channel 3 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA2_CH4_Pos       (8U)
+#define SYSCFG_ITLINE11_SR_DMA2_CH4_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH4_Pos) /*!< 0x00000100 */
+#define SYSCFG_ITLINE11_SR_DMA2_CH4           SYSCFG_ITLINE11_SR_DMA2_CH4_Msk  /*!< DMA2 Channel 4 Interrupt */
+#define SYSCFG_ITLINE11_SR_DMA2_CH5_Pos       (9U)
+#define SYSCFG_ITLINE11_SR_DMA2_CH5_Msk       (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH5_Pos) /*!< 0x00000200 */
+#define SYSCFG_ITLINE11_SR_DMA2_CH5           SYSCFG_ITLINE11_SR_DMA2_CH5_Msk  /*!< DMA2 Channel 5 Interrupt */
+#define SYSCFG_ITLINE12_SR_ADC_Pos            (0U)
+#define SYSCFG_ITLINE12_SR_ADC_Msk            (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE12_SR_ADC                SYSCFG_ITLINE12_SR_ADC_Msk       /*!< ADC Interrupt */
+#define SYSCFG_ITLINE12_SR_COMP1_Pos          (1U)
+#define SYSCFG_ITLINE12_SR_COMP1_Msk          (0x1UL << SYSCFG_ITLINE12_SR_COMP1_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE12_SR_COMP1              SYSCFG_ITLINE12_SR_COMP1_Msk     /*!< COMP1 Interrupt -> exti[17] */
+#define SYSCFG_ITLINE12_SR_COMP2_Pos          (2U)
+#define SYSCFG_ITLINE12_SR_COMP2_Msk          (0x1UL << SYSCFG_ITLINE12_SR_COMP2_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE12_SR_COMP2              SYSCFG_ITLINE12_SR_COMP2_Msk     /*!< COMP2 Interrupt -> exti[18] */
+#define SYSCFG_ITLINE12_SR_COMP3_Pos          (3U)
+#define SYSCFG_ITLINE12_SR_COMP3_Msk          (0x1UL << SYSCFG_ITLINE12_SR_COMP3_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE12_SR_COMP3              SYSCFG_ITLINE12_SR_COMP3_Msk     /*!< COMP3 Interrupt -> exti[20] */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos       (0U)
+#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE13_SR_TIM1_CCU           SYSCFG_ITLINE13_SR_TIM1_CCU_Msk  /*!< TIM1 CCU Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos       (1U)
+#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE13_SR_TIM1_TRG           SYSCFG_ITLINE13_SR_TIM1_TRG_Msk  /*!< TIM1 TRG Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos       (2U)
+#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE13_SR_TIM1_UPD           SYSCFG_ITLINE13_SR_TIM1_UPD_Msk  /*!< TIM1 UPD Interrupt */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos       (3U)
+#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk       (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE13_SR_TIM1_BRK           SYSCFG_ITLINE13_SR_TIM1_BRK_Msk  /*!< TIM1 BRK Interrupt */
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos        (0U)
+#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk        (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE14_SR_TIM1_CC            SYSCFG_ITLINE14_SR_TIM1_CC_Msk   /*!< TIM1 CC Interrupt */
+#define SYSCFG_ITLINE15_SR_TIM2_GLB_Pos       (0U)
+#define SYSCFG_ITLINE15_SR_TIM2_GLB_Msk       (0x1UL << SYSCFG_ITLINE15_SR_TIM2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE15_SR_TIM2_GLB           SYSCFG_ITLINE15_SR_TIM2_GLB_Msk  /*!< TIM2 GLB Interrupt */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos       (0U)
+#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk       (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE16_SR_TIM3_GLB           SYSCFG_ITLINE16_SR_TIM3_GLB_Msk  /*!< TIM3 GLB Interrupt */
+#define SYSCFG_ITLINE16_SR_TIM4_GLB_Pos       (1U)
+#define SYSCFG_ITLINE16_SR_TIM4_GLB_Msk       (0x1UL << SYSCFG_ITLINE16_SR_TIM4_GLB_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE16_SR_TIM4_GLB           SYSCFG_ITLINE16_SR_TIM4_GLB_Msk  /*!< TIM4 GLB Interrupt */
+#define SYSCFG_ITLINE17_SR_TIM6_GLB_Pos       (0U)
+#define SYSCFG_ITLINE17_SR_TIM6_GLB_Msk       (0x1UL << SYSCFG_ITLINE17_SR_TIM6_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE17_SR_TIM6_GLB           SYSCFG_ITLINE17_SR_TIM6_GLB_Msk  /*!< TIM6 GLB Interrupt */
+#define SYSCFG_ITLINE17_SR_DAC_Pos            (1U)
+#define SYSCFG_ITLINE17_SR_DAC_Msk            (0x1UL << SYSCFG_ITLINE17_SR_DAC_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE17_SR_DAC                SYSCFG_ITLINE17_SR_DAC_Msk       /*!< DAC Interrupt */
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos     (2U)
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk     (0x1UL << SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE17_SR_LPTIM1_GLB         SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk /*!< LPTIM1 -> exti[29] Interrupt */
+#define SYSCFG_ITLINE18_SR_TIM7_GLB_Pos       (0U)
+#define SYSCFG_ITLINE18_SR_TIM7_GLB_Msk       (0x1UL << SYSCFG_ITLINE18_SR_TIM7_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE18_SR_TIM7_GLB           SYSCFG_ITLINE18_SR_TIM7_GLB_Msk  /*!< TIM7 GLB Interrupt */
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos     (1U)
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk     (0x1UL << SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE18_SR_LPTIM2_GLB         SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk /*!< LPTIM2 -> exti[30] Interrupt */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos      (0U)
+#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk      (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE19_SR_TIM14_GLB          SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */
+#define SYSCFG_ITLINE20_SR_TIM15_GLB_Pos      (0U)
+#define SYSCFG_ITLINE20_SR_TIM15_GLB_Msk      (0x1UL << SYSCFG_ITLINE20_SR_TIM15_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE20_SR_TIM15_GLB          SYSCFG_ITLINE20_SR_TIM15_GLB_Msk /*!< TIM15 GLB Interrupt */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos      (0U)
+#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk      (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE21_SR_TIM16_GLB          SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */
+#define SYSCFG_ITLINE21_SR_FDCAN1_IT0_Pos     (1U)
+#define SYSCFG_ITLINE21_SR_FDCAN1_IT0_Msk     (0x1UL << SYSCFG_ITLINE21_SR_FDCAN1_IT0_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE21_SR_FDCAN1_IT0         SYSCFG_ITLINE21_SR_FDCAN1_IT0_Msk  /*!< FDCAN1 IT0 Interrupt */
+#define SYSCFG_ITLINE21_SR_FDCAN2_IT0_Pos     (2U)
+#define SYSCFG_ITLINE21_SR_FDCAN2_IT0_Msk     (0x1UL << SYSCFG_ITLINE21_SR_FDCAN2_IT0_Pos) /*!< 0x00000003 */
+#define SYSCFG_ITLINE21_SR_FDCAN2_IT0         SYSCFG_ITLINE21_SR_FDCAN2_IT0_Msk  /*!< FDCAN2 IT0 Interrupt */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos      (0U)
+#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk      (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE22_SR_TIM17_GLB          SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */
+#define SYSCFG_ITLINE22_SR_FDCAN1_IT1_Pos     (1U)
+#define SYSCFG_ITLINE22_SR_FDCAN1_IT1_Msk     (0x1UL << SYSCFG_ITLINE22_SR_FDCAN1_IT1_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE22_SR_FDCAN1_IT1         SYSCFG_ITLINE22_SR_FDCAN1_IT1_Msk  /*!< FDCAN1 IT1 Interrupt */
+#define SYSCFG_ITLINE22_SR_FDCAN2_IT1_Pos     (2U)
+#define SYSCFG_ITLINE22_SR_FDCAN2_IT1_Msk     (0x1UL << SYSCFG_ITLINE22_SR_FDCAN2_IT1_Pos) /*!< 0x00000003 */
+#define SYSCFG_ITLINE22_SR_FDCAN2_IT1         SYSCFG_ITLINE22_SR_FDCAN2_IT1_Msk  /*!< FDCAN2 IT1 Interrupt */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos       (0U)
+#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk       (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE23_SR_I2C1_GLB           SYSCFG_ITLINE23_SR_I2C1_GLB_Msk  /*!< I2C1 GLB Interrupt -> exti[23] */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos       (0U)
+#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk       (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE24_SR_I2C2_GLB           SYSCFG_ITLINE24_SR_I2C2_GLB_Msk  /*!< I2C2 GLB Interrupt  -> exti[22]*/
+#define SYSCFG_ITLINE24_SR_I2C3_GLB_Pos       (1U)
+#define SYSCFG_ITLINE24_SR_I2C3_GLB_Msk       (0x1UL << SYSCFG_ITLINE24_SR_I2C3_GLB_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE24_SR_I2C3_GLB           SYSCFG_ITLINE24_SR_I2C3_GLB_Msk  /*!< I2C3 GLB Interrupt  -> exti[24]*/
+#define SYSCFG_ITLINE25_SR_SPI1_Pos           (0U)
+#define SYSCFG_ITLINE25_SR_SPI1_Msk           (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE25_SR_SPI1               SYSCFG_ITLINE25_SR_SPI1_Msk      /*!< SPI1 Interrupt */
+#define SYSCFG_ITLINE26_SR_SPI2_Pos           (0U)
+#define SYSCFG_ITLINE26_SR_SPI2_Msk           (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE26_SR_SPI2               SYSCFG_ITLINE26_SR_SPI2_Msk      /*!< SPI2  Interrupt */
+#define SYSCFG_ITLINE26_SR_SPI3_Pos           (1U)
+#define SYSCFG_ITLINE26_SR_SPI3_Msk           (0x1UL << SYSCFG_ITLINE26_SR_SPI3_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE26_SR_SPI3               SYSCFG_ITLINE26_SR_SPI3_Msk      /*!< SPI3  Interrupt */
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos     (0U)
+#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk     (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE27_SR_USART1_GLB         SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos     (0U)
+#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk     (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE28_SR_USART2_GLB         SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */
+#define SYSCFG_ITLINE28_SR_LPUART2_GLB_Pos    (1U)
+#define SYSCFG_ITLINE28_SR_LPUART2_GLB_Msk    (0x1UL << SYSCFG_ITLINE28_SR_LPUART2_GLB_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE28_SR_LPUART2_GLB        SYSCFG_ITLINE28_SR_LPUART2_GLB_Msk /*!< LPUART2 GLB Interrupt */
+#define SYSCFG_ITLINE29_SR_USART3_GLB_Pos     (0U)
+#define SYSCFG_ITLINE29_SR_USART3_GLB_Msk     (0x1UL << SYSCFG_ITLINE29_SR_USART3_GLB_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE29_SR_USART3_GLB         SYSCFG_ITLINE29_SR_USART3_GLB_Msk /*!< USART3 GLB Interrupt */
+#define SYSCFG_ITLINE29_SR_USART4_GLB_Pos     (1U)
+#define SYSCFG_ITLINE29_SR_USART4_GLB_Msk     (0x1UL << SYSCFG_ITLINE29_SR_USART4_GLB_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE29_SR_USART4_GLB         SYSCFG_ITLINE29_SR_USART4_GLB_Msk /*!< USART4 GLB Interrupt */
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos    (2U)
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk    (0x1UL << SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos) /*!< 0x00000004 */
+#define SYSCFG_ITLINE29_SR_LPUART1_GLB        SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk /*!< LPUART1 GLB Interrupt -> exti[28] */
+#define SYSCFG_ITLINE29_SR_USART5_GLB_Pos     (3U)
+#define SYSCFG_ITLINE29_SR_USART5_GLB_Msk     (0x1UL << SYSCFG_ITLINE29_SR_USART5_GLB_Pos) /*!< 0x00000008 */
+#define SYSCFG_ITLINE29_SR_USART5_GLB         SYSCFG_ITLINE29_SR_USART5_GLB_Msk /*!< USART5 GLB Interrupt */
+#define SYSCFG_ITLINE29_SR_USART6_GLB_Pos     (4U)
+#define SYSCFG_ITLINE29_SR_USART6_GLB_Msk     (0x1UL << SYSCFG_ITLINE29_SR_USART6_GLB_Pos) /*!< 0x00000010 */
+#define SYSCFG_ITLINE29_SR_USART6_GLB         SYSCFG_ITLINE29_SR_USART6_GLB_Msk /*!< USART6 GLB Interrupt */
+#define SYSCFG_ITLINE30_SR_CEC_Pos            (0U)
+#define SYSCFG_ITLINE30_SR_CEC_Msk            (0x1UL << SYSCFG_ITLINE30_SR_CEC_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE30_SR_CEC                SYSCFG_ITLINE30_SR_CEC_Msk       /*!< CEC Interrupt-> exti[27] */
+#define SYSCFG_ITLINE31_SR_RNG_Pos            (0U)
+#define SYSCFG_ITLINE31_SR_RNG_Msk            (0x1UL << SYSCFG_ITLINE31_SR_RNG_Pos) /*!< 0x00000001 */
+#define SYSCFG_ITLINE31_SR_RNG                SYSCFG_ITLINE31_SR_RNG_Msk       /*!< RNG Interrupt */
+#define SYSCFG_ITLINE31_SR_AES_Pos            (1U)
+#define SYSCFG_ITLINE31_SR_AES_Msk            (0x1UL << SYSCFG_ITLINE31_SR_AES_Pos) /*!< 0x00000002 */
+#define SYSCFG_ITLINE31_SR_AES                SYSCFG_ITLINE31_SR_AES_Msk       /*!< AES Interrupt */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    TIM                                     */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for TIM_CR1 register  ********************/
+#define TIM_CR1_CEN_Pos           (0U)
+#define TIM_CR1_CEN_Msk           (0x1UL << TIM_CR1_CEN_Pos)                   /*!< 0x00000001 */
+#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              /*!<Counter enable */
+#define TIM_CR1_UDIS_Pos          (1U)
+#define TIM_CR1_UDIS_Msk          (0x1UL << TIM_CR1_UDIS_Pos)                  /*!< 0x00000002 */
+#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             /*!<Update disable */
+#define TIM_CR1_URS_Pos           (2U)
+#define TIM_CR1_URS_Msk           (0x1UL << TIM_CR1_URS_Pos)                   /*!< 0x00000004 */
+#define TIM_CR1_URS               TIM_CR1_URS_Msk                              /*!<Update request source */
+#define TIM_CR1_OPM_Pos           (3U)
+#define TIM_CR1_OPM_Msk           (0x1UL << TIM_CR1_OPM_Pos)                   /*!< 0x00000008 */
+#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              /*!<One pulse mode */
+#define TIM_CR1_DIR_Pos           (4U)
+#define TIM_CR1_DIR_Msk           (0x1UL << TIM_CR1_DIR_Pos)                   /*!< 0x00000010 */
+#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              /*!<Direction */
+
+#define TIM_CR1_CMS_Pos           (5U)
+#define TIM_CR1_CMS_Msk           (0x3UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000060 */
+#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              /*!<CMS[1:0] bits (Center-aligned mode selection) */
+#define TIM_CR1_CMS_0             (0x1UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR1_CMS_1             (0x2UL << TIM_CR1_CMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR1_ARPE_Pos          (7U)
+#define TIM_CR1_ARPE_Msk          (0x1UL << TIM_CR1_ARPE_Pos)                  /*!< 0x00000080 */
+#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             /*!<Auto-reload preload enable */
+
+#define TIM_CR1_CKD_Pos           (8U)
+#define TIM_CR1_CKD_Msk           (0x3UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000300 */
+#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              /*!<CKD[1:0] bits (clock division) */
+#define TIM_CR1_CKD_0             (0x1UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000100 */
+#define TIM_CR1_CKD_1             (0x2UL << TIM_CR1_CKD_Pos)                   /*!< 0x00000200 */
+
+#define TIM_CR1_UIFREMAP_Pos      (11U)
+#define TIM_CR1_UIFREMAP_Msk      (0x1UL << TIM_CR1_UIFREMAP_Pos)              /*!< 0x00000800 */
+#define TIM_CR1_UIFREMAP          TIM_CR1_UIFREMAP_Msk                         /*!<Update interrupt flag remap */
+
+/*******************  Bit definition for TIM_CR2 register  ********************/
+#define TIM_CR2_CCPC_Pos          (0U)
+#define TIM_CR2_CCPC_Msk          (0x1UL << TIM_CR2_CCPC_Pos)                  /*!< 0x00000001 */
+#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             /*!<Capture/Compare Preloaded Control */
+#define TIM_CR2_CCUS_Pos          (2U)
+#define TIM_CR2_CCUS_Msk          (0x1UL << TIM_CR2_CCUS_Pos)                  /*!< 0x00000004 */
+#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             /*!<Capture/Compare Control Update Selection */
+#define TIM_CR2_CCDS_Pos          (3U)
+#define TIM_CR2_CCDS_Msk          (0x1UL << TIM_CR2_CCDS_Pos)                  /*!< 0x00000008 */
+#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             /*!<Capture/Compare DMA Selection */
+
+#define TIM_CR2_MMS_Pos           (4U)
+#define TIM_CR2_MMS_Msk           (0x7UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000070 */
+#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS_0             (0x1UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000010 */
+#define TIM_CR2_MMS_1             (0x2UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000020 */
+#define TIM_CR2_MMS_2             (0x4UL << TIM_CR2_MMS_Pos)                   /*!< 0x00000040 */
+
+#define TIM_CR2_TI1S_Pos          (7U)
+#define TIM_CR2_TI1S_Msk          (0x1UL << TIM_CR2_TI1S_Pos)                  /*!< 0x00000080 */
+#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             /*!<TI1 Selection */
+#define TIM_CR2_OIS1_Pos          (8U)
+#define TIM_CR2_OIS1_Msk          (0x1UL << TIM_CR2_OIS1_Pos)                  /*!< 0x00000100 */
+#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             /*!<Output Idle state 1 (OC1 output) */
+#define TIM_CR2_OIS1N_Pos         (9U)
+#define TIM_CR2_OIS1N_Msk         (0x1UL << TIM_CR2_OIS1N_Pos)                 /*!< 0x00000200 */
+#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            /*!<Output Idle state 1 (OC1N output) */
+#define TIM_CR2_OIS2_Pos          (10U)
+#define TIM_CR2_OIS2_Msk          (0x1UL << TIM_CR2_OIS2_Pos)                  /*!< 0x00000400 */
+#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             /*!<Output Idle state 2 (OC2 output) */
+#define TIM_CR2_OIS2N_Pos         (11U)
+#define TIM_CR2_OIS2N_Msk         (0x1UL << TIM_CR2_OIS2N_Pos)                 /*!< 0x00000800 */
+#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            /*!<Output Idle state 2 (OC2N output) */
+#define TIM_CR2_OIS3_Pos          (12U)
+#define TIM_CR2_OIS3_Msk          (0x1UL << TIM_CR2_OIS3_Pos)                  /*!< 0x00001000 */
+#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             /*!<Output Idle state 3 (OC3 output) */
+#define TIM_CR2_OIS3N_Pos         (13U)
+#define TIM_CR2_OIS3N_Msk         (0x1UL << TIM_CR2_OIS3N_Pos)                 /*!< 0x00002000 */
+#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            /*!<Output Idle state 3 (OC3N output) */
+#define TIM_CR2_OIS4_Pos          (14U)
+#define TIM_CR2_OIS4_Msk          (0x1UL << TIM_CR2_OIS4_Pos)                  /*!< 0x00004000 */
+#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             /*!<Output Idle state 4 (OC4 output) */
+#define TIM_CR2_OIS5_Pos          (16U)
+#define TIM_CR2_OIS5_Msk          (0x1UL << TIM_CR2_OIS5_Pos)                  /*!< 0x00010000 */
+#define TIM_CR2_OIS5              TIM_CR2_OIS5_Msk                             /*!<Output Idle state 5 (OC5 output) */
+#define TIM_CR2_OIS6_Pos          (18U)
+#define TIM_CR2_OIS6_Msk          (0x1UL << TIM_CR2_OIS6_Pos)                  /*!< 0x00040000 */
+#define TIM_CR2_OIS6              TIM_CR2_OIS6_Msk                             /*!<Output Idle state 6 (OC6 output) */
+
+#define TIM_CR2_MMS2_Pos          (20U)
+#define TIM_CR2_MMS2_Msk          (0xFUL << TIM_CR2_MMS2_Pos)                  /*!< 0x00F00000 */
+#define TIM_CR2_MMS2              TIM_CR2_MMS2_Msk                             /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS2_0            (0x1UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00100000 */
+#define TIM_CR2_MMS2_1            (0x2UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00200000 */
+#define TIM_CR2_MMS2_2            (0x4UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00400000 */
+#define TIM_CR2_MMS2_3            (0x8UL << TIM_CR2_MMS2_Pos)                  /*!< 0x00800000 */
+
+/*******************  Bit definition for TIM_SMCR register  *******************/
+#define TIM_SMCR_SMS_Pos          (0U)
+#define TIM_SMCR_SMS_Msk          (0x10007UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010007 */
+#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             /*!<SMS[2:0] bits (Slave mode selection) */
+#define TIM_SMCR_SMS_0            (0x00001UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000001 */
+#define TIM_SMCR_SMS_1            (0x00002UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000002 */
+#define TIM_SMCR_SMS_2            (0x00004UL << TIM_SMCR_SMS_Pos)              /*!< 0x00000004 */
+#define TIM_SMCR_SMS_3            (0x10000UL << TIM_SMCR_SMS_Pos)              /*!< 0x00010000 */
+
+#define TIM_SMCR_OCCS_Pos         (3U)
+#define TIM_SMCR_OCCS_Msk         (0x1UL << TIM_SMCR_OCCS_Pos)                 /*!< 0x00000008 */
+#define TIM_SMCR_OCCS             TIM_SMCR_OCCS_Msk                            /*!< OCREF clear selection */
+
+#define TIM_SMCR_TS_Pos           (4U)
+#define TIM_SMCR_TS_Msk           (0x30007UL << TIM_SMCR_TS_Pos)               /*!< 0x00300070 */
+#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              /*!<TS[2:0] bits (Trigger selection) */
+#define TIM_SMCR_TS_0             (0x00001UL << TIM_SMCR_TS_Pos)               /*!< 0x00000010 */
+#define TIM_SMCR_TS_1             (0x00002UL << TIM_SMCR_TS_Pos)               /*!< 0x00000020 */
+#define TIM_SMCR_TS_2             (0x00004UL << TIM_SMCR_TS_Pos)               /*!< 0x00000040 */
+#define TIM_SMCR_TS_3             (0x10000UL << TIM_SMCR_TS_Pos)               /*!< 0x00100000 */
+#define TIM_SMCR_TS_4             (0x20000UL << TIM_SMCR_TS_Pos)               /*!< 0x00200000 */
+
+#define TIM_SMCR_MSM_Pos          (7U)
+#define TIM_SMCR_MSM_Msk          (0x1UL << TIM_SMCR_MSM_Pos)                  /*!< 0x00000080 */
+#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             /*!<Master/slave mode */
+
+#define TIM_SMCR_ETF_Pos          (8U)
+#define TIM_SMCR_ETF_Msk          (0xFUL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000F00 */
+#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             /*!<ETF[3:0] bits (External trigger filter) */
+#define TIM_SMCR_ETF_0            (0x1UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000100 */
+#define TIM_SMCR_ETF_1            (0x2UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000200 */
+#define TIM_SMCR_ETF_2            (0x4UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000400 */
+#define TIM_SMCR_ETF_3            (0x8UL << TIM_SMCR_ETF_Pos)                  /*!< 0x00000800 */
+
+#define TIM_SMCR_ETPS_Pos         (12U)
+#define TIM_SMCR_ETPS_Msk         (0x3UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00003000 */
+#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            /*!<ETPS[1:0] bits (External trigger prescaler) */
+#define TIM_SMCR_ETPS_0           (0x1UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00001000 */
+#define TIM_SMCR_ETPS_1           (0x2UL << TIM_SMCR_ETPS_Pos)                 /*!< 0x00002000 */
+
+#define TIM_SMCR_ECE_Pos          (14U)
+#define TIM_SMCR_ECE_Msk          (0x1UL << TIM_SMCR_ECE_Pos)                  /*!< 0x00004000 */
+#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             /*!<External clock enable */
+#define TIM_SMCR_ETP_Pos          (15U)
+#define TIM_SMCR_ETP_Msk          (0x1UL << TIM_SMCR_ETP_Pos)                  /*!< 0x00008000 */
+#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             /*!<External trigger polarity */
+
+/*******************  Bit definition for TIM_DIER register  *******************/
+#define TIM_DIER_UIE_Pos          (0U)
+#define TIM_DIER_UIE_Msk          (0x1UL << TIM_DIER_UIE_Pos)                  /*!< 0x00000001 */
+#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             /*!<Update interrupt enable */
+#define TIM_DIER_CC1IE_Pos        (1U)
+#define TIM_DIER_CC1IE_Msk        (0x1UL << TIM_DIER_CC1IE_Pos)                /*!< 0x00000002 */
+#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           /*!<Capture/Compare 1 interrupt enable */
+#define TIM_DIER_CC2IE_Pos        (2U)
+#define TIM_DIER_CC2IE_Msk        (0x1UL << TIM_DIER_CC2IE_Pos)                /*!< 0x00000004 */
+#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           /*!<Capture/Compare 2 interrupt enable */
+#define TIM_DIER_CC3IE_Pos        (3U)
+#define TIM_DIER_CC3IE_Msk        (0x1UL << TIM_DIER_CC3IE_Pos)                /*!< 0x00000008 */
+#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           /*!<Capture/Compare 3 interrupt enable */
+#define TIM_DIER_CC4IE_Pos        (4U)
+#define TIM_DIER_CC4IE_Msk        (0x1UL << TIM_DIER_CC4IE_Pos)                /*!< 0x00000010 */
+#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           /*!<Capture/Compare 4 interrupt enable */
+#define TIM_DIER_COMIE_Pos        (5U)
+#define TIM_DIER_COMIE_Msk        (0x1UL << TIM_DIER_COMIE_Pos)                /*!< 0x00000020 */
+#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           /*!<COM interrupt enable */
+#define TIM_DIER_TIE_Pos          (6U)
+#define TIM_DIER_TIE_Msk          (0x1UL << TIM_DIER_TIE_Pos)                  /*!< 0x00000040 */
+#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             /*!<Trigger interrupt enable */
+#define TIM_DIER_BIE_Pos          (7U)
+#define TIM_DIER_BIE_Msk          (0x1UL << TIM_DIER_BIE_Pos)                  /*!< 0x00000080 */
+#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             /*!<Break interrupt enable */
+#define TIM_DIER_UDE_Pos          (8U)
+#define TIM_DIER_UDE_Msk          (0x1UL << TIM_DIER_UDE_Pos)                  /*!< 0x00000100 */
+#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             /*!<Update DMA request enable */
+#define TIM_DIER_CC1DE_Pos        (9U)
+#define TIM_DIER_CC1DE_Msk        (0x1UL << TIM_DIER_CC1DE_Pos)                /*!< 0x00000200 */
+#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           /*!<Capture/Compare 1 DMA request enable */
+#define TIM_DIER_CC2DE_Pos        (10U)
+#define TIM_DIER_CC2DE_Msk        (0x1UL << TIM_DIER_CC2DE_Pos)                /*!< 0x00000400 */
+#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           /*!<Capture/Compare 2 DMA request enable */
+#define TIM_DIER_CC3DE_Pos        (11U)
+#define TIM_DIER_CC3DE_Msk        (0x1UL << TIM_DIER_CC3DE_Pos)                /*!< 0x00000800 */
+#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           /*!<Capture/Compare 3 DMA request enable */
+#define TIM_DIER_CC4DE_Pos        (12U)
+#define TIM_DIER_CC4DE_Msk        (0x1UL << TIM_DIER_CC4DE_Pos)                /*!< 0x00001000 */
+#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           /*!<Capture/Compare 4 DMA request enable */
+#define TIM_DIER_COMDE_Pos        (13U)
+#define TIM_DIER_COMDE_Msk        (0x1UL << TIM_DIER_COMDE_Pos)                /*!< 0x00002000 */
+#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           /*!<COM DMA request enable */
+#define TIM_DIER_TDE_Pos          (14U)
+#define TIM_DIER_TDE_Msk          (0x1UL << TIM_DIER_TDE_Pos)                  /*!< 0x00004000 */
+#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             /*!<Trigger DMA request enable */
+
+/********************  Bit definition for TIM_SR register  ********************/
+#define TIM_SR_UIF_Pos            (0U)
+#define TIM_SR_UIF_Msk            (0x1UL << TIM_SR_UIF_Pos)                    /*!< 0x00000001 */
+#define TIM_SR_UIF                TIM_SR_UIF_Msk                               /*!<Update interrupt Flag */
+#define TIM_SR_CC1IF_Pos          (1U)
+#define TIM_SR_CC1IF_Msk          (0x1UL << TIM_SR_CC1IF_Pos)                  /*!< 0x00000002 */
+#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             /*!<Capture/Compare 1 interrupt Flag */
+#define TIM_SR_CC2IF_Pos          (2U)
+#define TIM_SR_CC2IF_Msk          (0x1UL << TIM_SR_CC2IF_Pos)                  /*!< 0x00000004 */
+#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             /*!<Capture/Compare 2 interrupt Flag */
+#define TIM_SR_CC3IF_Pos          (3U)
+#define TIM_SR_CC3IF_Msk          (0x1UL << TIM_SR_CC3IF_Pos)                  /*!< 0x00000008 */
+#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             /*!<Capture/Compare 3 interrupt Flag */
+#define TIM_SR_CC4IF_Pos          (4U)
+#define TIM_SR_CC4IF_Msk          (0x1UL << TIM_SR_CC4IF_Pos)                  /*!< 0x00000010 */
+#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             /*!<Capture/Compare 4 interrupt Flag */
+#define TIM_SR_COMIF_Pos          (5U)
+#define TIM_SR_COMIF_Msk          (0x1UL << TIM_SR_COMIF_Pos)                  /*!< 0x00000020 */
+#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             /*!<COM interrupt Flag */
+#define TIM_SR_TIF_Pos            (6U)
+#define TIM_SR_TIF_Msk            (0x1UL << TIM_SR_TIF_Pos)                    /*!< 0x00000040 */
+#define TIM_SR_TIF                TIM_SR_TIF_Msk                               /*!<Trigger interrupt Flag */
+#define TIM_SR_BIF_Pos            (7U)
+#define TIM_SR_BIF_Msk            (0x1UL << TIM_SR_BIF_Pos)                    /*!< 0x00000080 */
+#define TIM_SR_BIF                TIM_SR_BIF_Msk                               /*!<Break interrupt Flag */
+#define TIM_SR_B2IF_Pos           (8U)
+#define TIM_SR_B2IF_Msk           (0x1UL << TIM_SR_B2IF_Pos)                   /*!< 0x00000100 */
+#define TIM_SR_B2IF               TIM_SR_B2IF_Msk                              /*!<Break 2 interrupt Flag */
+#define TIM_SR_CC1OF_Pos          (9U)
+#define TIM_SR_CC1OF_Msk          (0x1UL << TIM_SR_CC1OF_Pos)                  /*!< 0x00000200 */
+#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             /*!<Capture/Compare 1 Overcapture Flag */
+#define TIM_SR_CC2OF_Pos          (10U)
+#define TIM_SR_CC2OF_Msk          (0x1UL << TIM_SR_CC2OF_Pos)                  /*!< 0x00000400 */
+#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             /*!<Capture/Compare 2 Overcapture Flag */
+#define TIM_SR_CC3OF_Pos          (11U)
+#define TIM_SR_CC3OF_Msk          (0x1UL << TIM_SR_CC3OF_Pos)                  /*!< 0x00000800 */
+#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             /*!<Capture/Compare 3 Overcapture Flag */
+#define TIM_SR_CC4OF_Pos          (12U)
+#define TIM_SR_CC4OF_Msk          (0x1UL << TIM_SR_CC4OF_Pos)                  /*!< 0x00001000 */
+#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             /*!<Capture/Compare 4 Overcapture Flag */
+#define TIM_SR_SBIF_Pos           (13U)
+#define TIM_SR_SBIF_Msk           (0x1UL << TIM_SR_SBIF_Pos)                   /*!< 0x00002000 */
+#define TIM_SR_SBIF               TIM_SR_SBIF_Msk                              /*!<System Break interrupt Flag */
+#define TIM_SR_CC5IF_Pos          (16U)
+#define TIM_SR_CC5IF_Msk          (0x1UL << TIM_SR_CC5IF_Pos)                  /*!< 0x00010000 */
+#define TIM_SR_CC5IF              TIM_SR_CC5IF_Msk                             /*!<Capture/Compare 5 interrupt Flag */
+#define TIM_SR_CC6IF_Pos          (17U)
+#define TIM_SR_CC6IF_Msk          (0x1UL << TIM_SR_CC6IF_Pos)                  /*!< 0x00020000 */
+#define TIM_SR_CC6IF              TIM_SR_CC6IF_Msk                             /*!<Capture/Compare 6 interrupt Flag */
+
+
+/*******************  Bit definition for TIM_EGR register  ********************/
+#define TIM_EGR_UG_Pos            (0U)
+#define TIM_EGR_UG_Msk            (0x1UL << TIM_EGR_UG_Pos)                    /*!< 0x00000001 */
+#define TIM_EGR_UG                TIM_EGR_UG_Msk                               /*!<Update Generation */
+#define TIM_EGR_CC1G_Pos          (1U)
+#define TIM_EGR_CC1G_Msk          (0x1UL << TIM_EGR_CC1G_Pos)                  /*!< 0x00000002 */
+#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             /*!<Capture/Compare 1 Generation */
+#define TIM_EGR_CC2G_Pos          (2U)
+#define TIM_EGR_CC2G_Msk          (0x1UL << TIM_EGR_CC2G_Pos)                  /*!< 0x00000004 */
+#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             /*!<Capture/Compare 2 Generation */
+#define TIM_EGR_CC3G_Pos          (3U)
+#define TIM_EGR_CC3G_Msk          (0x1UL << TIM_EGR_CC3G_Pos)                  /*!< 0x00000008 */
+#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             /*!<Capture/Compare 3 Generation */
+#define TIM_EGR_CC4G_Pos          (4U)
+#define TIM_EGR_CC4G_Msk          (0x1UL << TIM_EGR_CC4G_Pos)                  /*!< 0x00000010 */
+#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             /*!<Capture/Compare 4 Generation */
+#define TIM_EGR_COMG_Pos          (5U)
+#define TIM_EGR_COMG_Msk          (0x1UL << TIM_EGR_COMG_Pos)                  /*!< 0x00000020 */
+#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             /*!<Capture/Compare Control Update Generation */
+#define TIM_EGR_TG_Pos            (6U)
+#define TIM_EGR_TG_Msk            (0x1UL << TIM_EGR_TG_Pos)                    /*!< 0x00000040 */
+#define TIM_EGR_TG                TIM_EGR_TG_Msk                               /*!<Trigger Generation */
+#define TIM_EGR_BG_Pos            (7U)
+#define TIM_EGR_BG_Msk            (0x1UL << TIM_EGR_BG_Pos)                    /*!< 0x00000080 */
+#define TIM_EGR_BG                TIM_EGR_BG_Msk                               /*!<Break Generation */
+#define TIM_EGR_B2G_Pos           (8U)
+#define TIM_EGR_B2G_Msk           (0x1UL << TIM_EGR_B2G_Pos)                   /*!< 0x00000100 */
+#define TIM_EGR_B2G               TIM_EGR_B2G_Msk                              /*!<Break 2 Generation */
+
+
+/******************  Bit definition for TIM_CCMR1 register  *******************/
+#define TIM_CCMR1_CC1S_Pos        (0U)
+#define TIM_CCMR1_CC1S_Msk        (0x3UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
+#define TIM_CCMR1_CC1S_0          (0x1UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR1_CC1S_1          (0x2UL << TIM_CCMR1_CC1S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR1_OC1FE_Pos       (2U)
+#define TIM_CCMR1_OC1FE_Msk       (0x1UL << TIM_CCMR1_OC1FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          /*!<Output Compare 1 Fast enable */
+#define TIM_CCMR1_OC1PE_Pos       (3U)
+#define TIM_CCMR1_OC1PE_Msk       (0x1UL << TIM_CCMR1_OC1PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          /*!<Output Compare 1 Preload enable */
+
+#define TIM_CCMR1_OC1M_Pos        (4U)
+#define TIM_CCMR1_OC1M_Msk        (0x1007UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
+#define TIM_CCMR1_OC1M_0          (0x0001UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR1_OC1M_1          (0x0002UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR1_OC1M_2          (0x0004UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR1_OC1M_3          (0x1000UL << TIM_CCMR1_OC1M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR1_OC1CE_Pos       (7U)
+#define TIM_CCMR1_OC1CE_Msk       (0x1UL << TIM_CCMR1_OC1CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          /*!<Output Compare 1 Clear Enable */
+
+#define TIM_CCMR1_CC2S_Pos        (8U)
+#define TIM_CCMR1_CC2S_Msk        (0x3UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
+#define TIM_CCMR1_CC2S_0          (0x1UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR1_CC2S_1          (0x2UL << TIM_CCMR1_CC2S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR1_OC2FE_Pos       (10U)
+#define TIM_CCMR1_OC2FE_Msk       (0x1UL << TIM_CCMR1_OC2FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          /*!<Output Compare 2 Fast enable */
+#define TIM_CCMR1_OC2PE_Pos       (11U)
+#define TIM_CCMR1_OC2PE_Msk       (0x1UL << TIM_CCMR1_OC2PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          /*!<Output Compare 2 Preload enable */
+
+#define TIM_CCMR1_OC2M_Pos        (12U)
+#define TIM_CCMR1_OC2M_Msk        (0x1007UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
+#define TIM_CCMR1_OC2M_0          (0x0001UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR1_OC2M_1          (0x0002UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR1_OC2M_2          (0x0004UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR1_OC2M_3          (0x1000UL << TIM_CCMR1_OC2M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR1_OC2CE_Pos       (15U)
+#define TIM_CCMR1_OC2CE_Msk       (0x1UL << TIM_CCMR1_OC2CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          /*!<Output Compare 2 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR1_IC1PSC_Pos      (2U)
+#define TIM_CCMR1_IC1PSC_Msk      (0x3UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
+#define TIM_CCMR1_IC1PSC_0        (0x1UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR1_IC1PSC_1        (0x2UL << TIM_CCMR1_IC1PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR1_IC1F_Pos        (4U)
+#define TIM_CCMR1_IC1F_Msk        (0xFUL << TIM_CCMR1_IC1F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
+#define TIM_CCMR1_IC1F_0          (0x1UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR1_IC1F_1          (0x2UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR1_IC1F_2          (0x4UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR1_IC1F_3          (0x8UL << TIM_CCMR1_IC1F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR1_IC2PSC_Pos      (10U)
+#define TIM_CCMR1_IC2PSC_Msk      (0x3UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
+#define TIM_CCMR1_IC2PSC_0        (0x1UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR1_IC2PSC_1        (0x2UL << TIM_CCMR1_IC2PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR1_IC2F_Pos        (12U)
+#define TIM_CCMR1_IC2F_Msk        (0xFUL << TIM_CCMR1_IC2F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
+#define TIM_CCMR1_IC2F_0          (0x1UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR1_IC2F_1          (0x2UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR1_IC2F_2          (0x4UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR1_IC2F_3          (0x8UL << TIM_CCMR1_IC2F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR2 register  *******************/
+#define TIM_CCMR2_CC3S_Pos        (0U)
+#define TIM_CCMR2_CC3S_Msk        (0x3UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000003 */
+#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
+#define TIM_CCMR2_CC3S_0          (0x1UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000001 */
+#define TIM_CCMR2_CC3S_1          (0x2UL << TIM_CCMR2_CC3S_Pos)                /*!< 0x00000002 */
+
+#define TIM_CCMR2_OC3FE_Pos       (2U)
+#define TIM_CCMR2_OC3FE_Msk       (0x1UL << TIM_CCMR2_OC3FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          /*!<Output Compare 3 Fast enable */
+#define TIM_CCMR2_OC3PE_Pos       (3U)
+#define TIM_CCMR2_OC3PE_Msk       (0x1UL << TIM_CCMR2_OC3PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          /*!<Output Compare 3 Preload enable */
+
+#define TIM_CCMR2_OC3M_Pos        (4U)
+#define TIM_CCMR2_OC3M_Msk        (0x1007UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
+#define TIM_CCMR2_OC3M_0          (0x0001UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR2_OC3M_1          (0x0002UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR2_OC3M_2          (0x0004UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR2_OC3M_3          (0x1000UL << TIM_CCMR2_OC3M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR2_OC3CE_Pos       (7U)
+#define TIM_CCMR2_OC3CE_Msk       (0x1UL << TIM_CCMR2_OC3CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          /*!<Output Compare 3 Clear Enable */
+
+#define TIM_CCMR2_CC4S_Pos        (8U)
+#define TIM_CCMR2_CC4S_Msk        (0x3UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000300 */
+#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
+#define TIM_CCMR2_CC4S_0          (0x1UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000100 */
+#define TIM_CCMR2_CC4S_1          (0x2UL << TIM_CCMR2_CC4S_Pos)                /*!< 0x00000200 */
+
+#define TIM_CCMR2_OC4FE_Pos       (10U)
+#define TIM_CCMR2_OC4FE_Msk       (0x1UL << TIM_CCMR2_OC4FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          /*!<Output Compare 4 Fast enable */
+#define TIM_CCMR2_OC4PE_Pos       (11U)
+#define TIM_CCMR2_OC4PE_Msk       (0x1UL << TIM_CCMR2_OC4PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          /*!<Output Compare 4 Preload enable */
+
+#define TIM_CCMR2_OC4M_Pos        (12U)
+#define TIM_CCMR2_OC4M_Msk        (0x1007UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
+#define TIM_CCMR2_OC4M_0          (0x0001UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR2_OC4M_1          (0x0002UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR2_OC4M_2          (0x0004UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR2_OC4M_3          (0x1000UL << TIM_CCMR2_OC4M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR2_OC4CE_Pos       (15U)
+#define TIM_CCMR2_OC4CE_Msk       (0x1UL << TIM_CCMR2_OC4CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          /*!<Output Compare 4 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+#define TIM_CCMR2_IC3PSC_Pos      (2U)
+#define TIM_CCMR2_IC3PSC_Msk      (0x3UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x0000000C */
+#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
+#define TIM_CCMR2_IC3PSC_0        (0x1UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000004 */
+#define TIM_CCMR2_IC3PSC_1        (0x2UL << TIM_CCMR2_IC3PSC_Pos)              /*!< 0x00000008 */
+
+#define TIM_CCMR2_IC3F_Pos        (4U)
+#define TIM_CCMR2_IC3F_Msk        (0xFUL << TIM_CCMR2_IC3F_Pos)                /*!< 0x000000F0 */
+#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
+#define TIM_CCMR2_IC3F_0          (0x1UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000010 */
+#define TIM_CCMR2_IC3F_1          (0x2UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000020 */
+#define TIM_CCMR2_IC3F_2          (0x4UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000040 */
+#define TIM_CCMR2_IC3F_3          (0x8UL << TIM_CCMR2_IC3F_Pos)                /*!< 0x00000080 */
+
+#define TIM_CCMR2_IC4PSC_Pos      (10U)
+#define TIM_CCMR2_IC4PSC_Msk      (0x3UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000C00 */
+#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
+#define TIM_CCMR2_IC4PSC_0        (0x1UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000400 */
+#define TIM_CCMR2_IC4PSC_1        (0x2UL << TIM_CCMR2_IC4PSC_Pos)              /*!< 0x00000800 */
+
+#define TIM_CCMR2_IC4F_Pos        (12U)
+#define TIM_CCMR2_IC4F_Msk        (0xFUL << TIM_CCMR2_IC4F_Pos)                /*!< 0x0000F000 */
+#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
+#define TIM_CCMR2_IC4F_0          (0x1UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00001000 */
+#define TIM_CCMR2_IC4F_1          (0x2UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00002000 */
+#define TIM_CCMR2_IC4F_2          (0x4UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00004000 */
+#define TIM_CCMR2_IC4F_3          (0x8UL << TIM_CCMR2_IC4F_Pos)                /*!< 0x00008000 */
+
+/******************  Bit definition for TIM_CCMR3 register  *******************/
+#define TIM_CCMR3_OC5FE_Pos       (2U)
+#define TIM_CCMR3_OC5FE_Msk       (0x1UL << TIM_CCMR3_OC5FE_Pos)               /*!< 0x00000004 */
+#define TIM_CCMR3_OC5FE           TIM_CCMR3_OC5FE_Msk                          /*!<Output Compare 5 Fast enable */
+#define TIM_CCMR3_OC5PE_Pos       (3U)
+#define TIM_CCMR3_OC5PE_Msk       (0x1UL << TIM_CCMR3_OC5PE_Pos)               /*!< 0x00000008 */
+#define TIM_CCMR3_OC5PE           TIM_CCMR3_OC5PE_Msk                          /*!<Output Compare 5 Preload enable */
+
+#define TIM_CCMR3_OC5M_Pos        (4U)
+#define TIM_CCMR3_OC5M_Msk        (0x1007UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010070 */
+#define TIM_CCMR3_OC5M            TIM_CCMR3_OC5M_Msk                           /*!<OC5M[3:0] bits (Output Compare 5 Mode) */
+#define TIM_CCMR3_OC5M_0          (0x0001UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000010 */
+#define TIM_CCMR3_OC5M_1          (0x0002UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000020 */
+#define TIM_CCMR3_OC5M_2          (0x0004UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00000040 */
+#define TIM_CCMR3_OC5M_3          (0x1000UL << TIM_CCMR3_OC5M_Pos)             /*!< 0x00010000 */
+
+#define TIM_CCMR3_OC5CE_Pos       (7U)
+#define TIM_CCMR3_OC5CE_Msk       (0x1UL << TIM_CCMR3_OC5CE_Pos)               /*!< 0x00000080 */
+#define TIM_CCMR3_OC5CE           TIM_CCMR3_OC5CE_Msk                          /*!<Output Compare 5 Clear Enable */
+
+#define TIM_CCMR3_OC6FE_Pos       (10U)
+#define TIM_CCMR3_OC6FE_Msk       (0x1UL << TIM_CCMR3_OC6FE_Pos)               /*!< 0x00000400 */
+#define TIM_CCMR3_OC6FE           TIM_CCMR3_OC6FE_Msk                          /*!<Output Compare 6 Fast enable */
+#define TIM_CCMR3_OC6PE_Pos       (11U)
+#define TIM_CCMR3_OC6PE_Msk       (0x1UL << TIM_CCMR3_OC6PE_Pos)               /*!< 0x00000800 */
+#define TIM_CCMR3_OC6PE           TIM_CCMR3_OC6PE_Msk                          /*!<Output Compare 6 Preload enable */
+
+#define TIM_CCMR3_OC6M_Pos        (12U)
+#define TIM_CCMR3_OC6M_Msk        (0x1007UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01007000 */
+#define TIM_CCMR3_OC6M            TIM_CCMR3_OC6M_Msk                           /*!<OC6M[3:0] bits (Output Compare 6 Mode) */
+#define TIM_CCMR3_OC6M_0          (0x0001UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00001000 */
+#define TIM_CCMR3_OC6M_1          (0x0002UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00002000 */
+#define TIM_CCMR3_OC6M_2          (0x0004UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x00004000 */
+#define TIM_CCMR3_OC6M_3          (0x1000UL << TIM_CCMR3_OC6M_Pos)             /*!< 0x01000000 */
+
+#define TIM_CCMR3_OC6CE_Pos       (15U)
+#define TIM_CCMR3_OC6CE_Msk       (0x1UL << TIM_CCMR3_OC6CE_Pos)               /*!< 0x00008000 */
+#define TIM_CCMR3_OC6CE           TIM_CCMR3_OC6CE_Msk                          /*!<Output Compare 6 Clear Enable */
+
+/*******************  Bit definition for TIM_CCER register  *******************/
+#define TIM_CCER_CC1E_Pos         (0U)
+#define TIM_CCER_CC1E_Msk         (0x1UL << TIM_CCER_CC1E_Pos)                 /*!< 0x00000001 */
+#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            /*!<Capture/Compare 1 output enable */
+#define TIM_CCER_CC1P_Pos         (1U)
+#define TIM_CCER_CC1P_Msk         (0x1UL << TIM_CCER_CC1P_Pos)                 /*!< 0x00000002 */
+#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            /*!<Capture/Compare 1 output Polarity */
+#define TIM_CCER_CC1NE_Pos        (2U)
+#define TIM_CCER_CC1NE_Msk        (0x1UL << TIM_CCER_CC1NE_Pos)                /*!< 0x00000004 */
+#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           /*!<Capture/Compare 1 Complementary output enable */
+#define TIM_CCER_CC1NP_Pos        (3U)
+#define TIM_CCER_CC1NP_Msk        (0x1UL << TIM_CCER_CC1NP_Pos)                /*!< 0x00000008 */
+#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           /*!<Capture/Compare 1 Complementary output Polarity */
+#define TIM_CCER_CC2E_Pos         (4U)
+#define TIM_CCER_CC2E_Msk         (0x1UL << TIM_CCER_CC2E_Pos)                 /*!< 0x00000010 */
+#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            /*!<Capture/Compare 2 output enable */
+#define TIM_CCER_CC2P_Pos         (5U)
+#define TIM_CCER_CC2P_Msk         (0x1UL << TIM_CCER_CC2P_Pos)                 /*!< 0x00000020 */
+#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            /*!<Capture/Compare 2 output Polarity */
+#define TIM_CCER_CC2NE_Pos        (6U)
+#define TIM_CCER_CC2NE_Msk        (0x1UL << TIM_CCER_CC2NE_Pos)                /*!< 0x00000040 */
+#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           /*!<Capture/Compare 2 Complementary output enable */
+#define TIM_CCER_CC2NP_Pos        (7U)
+#define TIM_CCER_CC2NP_Msk        (0x1UL << TIM_CCER_CC2NP_Pos)                /*!< 0x00000080 */
+#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           /*!<Capture/Compare 2 Complementary output Polarity */
+#define TIM_CCER_CC3E_Pos         (8U)
+#define TIM_CCER_CC3E_Msk         (0x1UL << TIM_CCER_CC3E_Pos)                 /*!< 0x00000100 */
+#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            /*!<Capture/Compare 3 output enable */
+#define TIM_CCER_CC3P_Pos         (9U)
+#define TIM_CCER_CC3P_Msk         (0x1UL << TIM_CCER_CC3P_Pos)                 /*!< 0x00000200 */
+#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            /*!<Capture/Compare 3 output Polarity */
+#define TIM_CCER_CC3NE_Pos        (10U)
+#define TIM_CCER_CC3NE_Msk        (0x1UL << TIM_CCER_CC3NE_Pos)                /*!< 0x00000400 */
+#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           /*!<Capture/Compare 3 Complementary output enable */
+#define TIM_CCER_CC3NP_Pos        (11U)
+#define TIM_CCER_CC3NP_Msk        (0x1UL << TIM_CCER_CC3NP_Pos)                /*!< 0x00000800 */
+#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           /*!<Capture/Compare 3 Complementary output Polarity */
+#define TIM_CCER_CC4E_Pos         (12U)
+#define TIM_CCER_CC4E_Msk         (0x1UL << TIM_CCER_CC4E_Pos)                 /*!< 0x00001000 */
+#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            /*!<Capture/Compare 4 output enable */
+#define TIM_CCER_CC4P_Pos         (13U)
+#define TIM_CCER_CC4P_Msk         (0x1UL << TIM_CCER_CC4P_Pos)                 /*!< 0x00002000 */
+#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            /*!<Capture/Compare 4 output Polarity */
+#define TIM_CCER_CC4NP_Pos        (15U)
+#define TIM_CCER_CC4NP_Msk        (0x1UL << TIM_CCER_CC4NP_Pos)                /*!< 0x00008000 */
+#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           /*!<Capture/Compare 4 Complementary output Polarity */
+#define TIM_CCER_CC5E_Pos         (16U)
+#define TIM_CCER_CC5E_Msk         (0x1UL << TIM_CCER_CC5E_Pos)                 /*!< 0x00010000 */
+#define TIM_CCER_CC5E             TIM_CCER_CC5E_Msk                            /*!<Capture/Compare 5 output enable */
+#define TIM_CCER_CC5P_Pos         (17U)
+#define TIM_CCER_CC5P_Msk         (0x1UL << TIM_CCER_CC5P_Pos)                 /*!< 0x00020000 */
+#define TIM_CCER_CC5P             TIM_CCER_CC5P_Msk                            /*!<Capture/Compare 5 output Polarity */
+#define TIM_CCER_CC6E_Pos         (20U)
+#define TIM_CCER_CC6E_Msk         (0x1UL << TIM_CCER_CC6E_Pos)                 /*!< 0x00100000 */
+#define TIM_CCER_CC6E             TIM_CCER_CC6E_Msk                            /*!<Capture/Compare 6 output enable */
+#define TIM_CCER_CC6P_Pos         (21U)
+#define TIM_CCER_CC6P_Msk         (0x1UL << TIM_CCER_CC6P_Pos)                 /*!< 0x00200000 */
+#define TIM_CCER_CC6P             TIM_CCER_CC6P_Msk                            /*!<Capture/Compare 6 output Polarity */
+
+/*******************  Bit definition for TIM_CNT register  ********************/
+#define TIM_CNT_CNT_Pos           (0U)
+#define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              /*!<Counter Value */
+#define TIM_CNT_UIFCPY_Pos        (31U)
+#define TIM_CNT_UIFCPY_Msk        (0x1UL << TIM_CNT_UIFCPY_Pos)                /*!< 0x80000000 */
+#define TIM_CNT_UIFCPY            TIM_CNT_UIFCPY_Msk                           /*!<Update interrupt flag copy (if UIFREMAP=1) */
+
+/*******************  Bit definition for TIM_PSC register  ********************/
+#define TIM_PSC_PSC_Pos           (0U)
+#define TIM_PSC_PSC_Msk           (0xFFFFUL << TIM_PSC_PSC_Pos)                /*!< 0x0000FFFF */
+#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              /*!<Prescaler Value */
+
+/*******************  Bit definition for TIM_ARR register  ********************/
+#define TIM_ARR_ARR_Pos           (0U)
+#define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)            /*!< 0xFFFFFFFF */
+#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              /*!<Actual auto-reload Value */
+
+/*******************  Bit definition for TIM_RCR register  ********************/
+#define TIM_RCR_REP_Pos           (0U)
+#define TIM_RCR_REP_Msk           (0xFFFFUL << TIM_RCR_REP_Pos)                /*!< 0x0000FFFF */
+#define TIM_RCR_REP               TIM_RCR_REP_Msk                              /*!<Repetition Counter Value */
+
+/*******************  Bit definition for TIM_CCR1 register  *******************/
+#define TIM_CCR1_CCR1_Pos         (0U)
+#define TIM_CCR1_CCR1_Msk         (0xFFFFUL << TIM_CCR1_CCR1_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            /*!<Capture/Compare 1 Value */
+
+/*******************  Bit definition for TIM_CCR2 register  *******************/
+#define TIM_CCR2_CCR2_Pos         (0U)
+#define TIM_CCR2_CCR2_Msk         (0xFFFFUL << TIM_CCR2_CCR2_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            /*!<Capture/Compare 2 Value */
+
+/*******************  Bit definition for TIM_CCR3 register  *******************/
+#define TIM_CCR3_CCR3_Pos         (0U)
+#define TIM_CCR3_CCR3_Msk         (0xFFFFUL << TIM_CCR3_CCR3_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            /*!<Capture/Compare 3 Value */
+
+/*******************  Bit definition for TIM_CCR4 register  *******************/
+#define TIM_CCR4_CCR4_Pos         (0U)
+#define TIM_CCR4_CCR4_Msk         (0xFFFFUL << TIM_CCR4_CCR4_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            /*!<Capture/Compare 4 Value */
+
+/*******************  Bit definition for TIM_CCR5 register  *******************/
+#define TIM_CCR5_CCR5_Pos         (0U)
+#define TIM_CCR5_CCR5_Msk         (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)          /*!< 0xFFFFFFFF */
+#define TIM_CCR5_CCR5             TIM_CCR5_CCR5_Msk                            /*!<Capture/Compare 5 Value */
+#define TIM_CCR5_GC5C1_Pos        (29U)
+#define TIM_CCR5_GC5C1_Msk        (0x1UL << TIM_CCR5_GC5C1_Pos)                /*!< 0x20000000 */
+#define TIM_CCR5_GC5C1            TIM_CCR5_GC5C1_Msk                           /*!<Group Channel 5 and Channel 1 */
+#define TIM_CCR5_GC5C2_Pos        (30U)
+#define TIM_CCR5_GC5C2_Msk        (0x1UL << TIM_CCR5_GC5C2_Pos)                /*!< 0x40000000 */
+#define TIM_CCR5_GC5C2            TIM_CCR5_GC5C2_Msk                           /*!<Group Channel 5 and Channel 2 */
+#define TIM_CCR5_GC5C3_Pos        (31U)
+#define TIM_CCR5_GC5C3_Msk        (0x1UL << TIM_CCR5_GC5C3_Pos)                /*!< 0x80000000 */
+#define TIM_CCR5_GC5C3            TIM_CCR5_GC5C3_Msk                           /*!<Group Channel 5 and Channel 3 */
+
+/*******************  Bit definition for TIM_CCR6 register  *******************/
+#define TIM_CCR6_CCR6_Pos         (0U)
+#define TIM_CCR6_CCR6_Msk         (0xFFFFUL << TIM_CCR6_CCR6_Pos)              /*!< 0x0000FFFF */
+#define TIM_CCR6_CCR6             TIM_CCR6_CCR6_Msk                            /*!<Capture/Compare 6 Value */
+
+/*******************  Bit definition for TIM_BDTR register  *******************/
+#define TIM_BDTR_DTG_Pos          (0U)
+#define TIM_BDTR_DTG_Msk          (0xFFUL << TIM_BDTR_DTG_Pos)                 /*!< 0x000000FF */
+#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
+#define TIM_BDTR_DTG_0            (0x01UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000001 */
+#define TIM_BDTR_DTG_1            (0x02UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000002 */
+#define TIM_BDTR_DTG_2            (0x04UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000004 */
+#define TIM_BDTR_DTG_3            (0x08UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000008 */
+#define TIM_BDTR_DTG_4            (0x10UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000010 */
+#define TIM_BDTR_DTG_5            (0x20UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000020 */
+#define TIM_BDTR_DTG_6            (0x40UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000040 */
+#define TIM_BDTR_DTG_7            (0x80UL << TIM_BDTR_DTG_Pos)                 /*!< 0x00000080 */
+
+#define TIM_BDTR_LOCK_Pos         (8U)
+#define TIM_BDTR_LOCK_Msk         (0x3UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000300 */
+#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            /*!<LOCK[1:0] bits (Lock Configuration) */
+#define TIM_BDTR_LOCK_0           (0x1UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000100 */
+#define TIM_BDTR_LOCK_1           (0x2UL << TIM_BDTR_LOCK_Pos)                 /*!< 0x00000200 */
+
+#define TIM_BDTR_OSSI_Pos         (10U)
+#define TIM_BDTR_OSSI_Msk         (0x1UL << TIM_BDTR_OSSI_Pos)                 /*!< 0x00000400 */
+#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            /*!<Off-State Selection for Idle mode */
+#define TIM_BDTR_OSSR_Pos         (11U)
+#define TIM_BDTR_OSSR_Msk         (0x1UL << TIM_BDTR_OSSR_Pos)                 /*!< 0x00000800 */
+#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            /*!<Off-State Selection for Run mode */
+#define TIM_BDTR_BKE_Pos          (12U)
+#define TIM_BDTR_BKE_Msk          (0x1UL << TIM_BDTR_BKE_Pos)                  /*!< 0x00001000 */
+#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             /*!<Break enable for Break 1 */
+#define TIM_BDTR_BKP_Pos          (13U)
+#define TIM_BDTR_BKP_Msk          (0x1UL << TIM_BDTR_BKP_Pos)                  /*!< 0x00002000 */
+#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             /*!<Break Polarity for Break 1 */
+#define TIM_BDTR_AOE_Pos          (14U)
+#define TIM_BDTR_AOE_Msk          (0x1UL << TIM_BDTR_AOE_Pos)                  /*!< 0x00004000 */
+#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             /*!<Automatic Output enable */
+#define TIM_BDTR_MOE_Pos          (15U)
+#define TIM_BDTR_MOE_Msk          (0x1UL << TIM_BDTR_MOE_Pos)                  /*!< 0x00008000 */
+#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             /*!<Main Output enable */
+
+#define TIM_BDTR_BKF_Pos          (16U)
+#define TIM_BDTR_BKF_Msk          (0xFUL << TIM_BDTR_BKF_Pos)                  /*!< 0x000F0000 */
+#define TIM_BDTR_BKF              TIM_BDTR_BKF_Msk                             /*!<Break Filter for Break 1 */
+#define TIM_BDTR_BK2F_Pos         (20U)
+#define TIM_BDTR_BK2F_Msk         (0xFUL << TIM_BDTR_BK2F_Pos)                 /*!< 0x00F00000 */
+#define TIM_BDTR_BK2F             TIM_BDTR_BK2F_Msk                            /*!<Break Filter for Break 2 */
+
+#define TIM_BDTR_BK2E_Pos         (24U)
+#define TIM_BDTR_BK2E_Msk         (0x1UL << TIM_BDTR_BK2E_Pos)                 /*!< 0x01000000 */
+#define TIM_BDTR_BK2E             TIM_BDTR_BK2E_Msk                            /*!<Break enable for Break 2 */
+#define TIM_BDTR_BK2P_Pos         (25U)
+#define TIM_BDTR_BK2P_Msk         (0x1UL << TIM_BDTR_BK2P_Pos)                 /*!< 0x02000000 */
+#define TIM_BDTR_BK2P             TIM_BDTR_BK2P_Msk                            /*!<Break Polarity for Break 2 */
+
+#define TIM_BDTR_BKDSRM_Pos       (26U)
+#define TIM_BDTR_BKDSRM_Msk       (0x1UL << TIM_BDTR_BKDSRM_Pos)               /*!< 0x04000000 */
+#define TIM_BDTR_BKDSRM           TIM_BDTR_BKDSRM_Msk                          /*!<Break disarming/re-arming */
+#define TIM_BDTR_BK2DSRM_Pos      (27U)
+#define TIM_BDTR_BK2DSRM_Msk      (0x1UL << TIM_BDTR_BK2DSRM_Pos)              /*!< 0x08000000 */
+#define TIM_BDTR_BK2DSRM          TIM_BDTR_BK2DSRM_Msk                         /*!<Break2 disarming/re-arming */
+
+#define TIM_BDTR_BKBID_Pos        (28U)
+#define TIM_BDTR_BKBID_Msk        (0x1UL << TIM_BDTR_BKBID_Pos)                /*!< 0x10000000 */
+#define TIM_BDTR_BKBID            TIM_BDTR_BKBID_Msk                           /*!<Break BIDirectional */
+#define TIM_BDTR_BK2BID_Pos       (29U)
+#define TIM_BDTR_BK2BID_Msk       (0x1UL << TIM_BDTR_BK2BID_Pos)               /*!< 0x20000000 */
+#define TIM_BDTR_BK2BID           TIM_BDTR_BK2BID_Msk                          /*!<Break2 BIDirectional */
+
+/*******************  Bit definition for TIM_DCR register  ********************/
+#define TIM_DCR_DBA_Pos           (0U)
+#define TIM_DCR_DBA_Msk           (0x1FUL << TIM_DCR_DBA_Pos)                  /*!< 0x0000001F */
+#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              /*!<DBA[4:0] bits (DMA Base Address) */
+#define TIM_DCR_DBA_0             (0x01UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000001 */
+#define TIM_DCR_DBA_1             (0x02UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000002 */
+#define TIM_DCR_DBA_2             (0x04UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000004 */
+#define TIM_DCR_DBA_3             (0x08UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000008 */
+#define TIM_DCR_DBA_4             (0x10UL << TIM_DCR_DBA_Pos)                  /*!< 0x00000010 */
+
+#define TIM_DCR_DBL_Pos           (8U)
+#define TIM_DCR_DBL_Msk           (0x1FUL << TIM_DCR_DBL_Pos)                  /*!< 0x00001F00 */
+#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              /*!<DBL[4:0] bits (DMA Burst Length) */
+#define TIM_DCR_DBL_0             (0x01UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000100 */
+#define TIM_DCR_DBL_1             (0x02UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000200 */
+#define TIM_DCR_DBL_2             (0x04UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000400 */
+#define TIM_DCR_DBL_3             (0x08UL << TIM_DCR_DBL_Pos)                  /*!< 0x00000800 */
+#define TIM_DCR_DBL_4             (0x10UL << TIM_DCR_DBL_Pos)                  /*!< 0x00001000 */
+
+/*******************  Bit definition for TIM_DMAR register  *******************/
+#define TIM_DMAR_DMAB_Pos         (0U)
+#define TIM_DMAR_DMAB_Msk         (0xFFFFUL << TIM_DMAR_DMAB_Pos)              /*!< 0x0000FFFF */
+#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            /*!<DMA register for burst accesses */
+
+/*******************  Bit definition for TIM1_OR1 register  *******************/
+#define TIM1_OR1_OCREF_CLR_Pos     (0U)
+#define TIM1_OR1_OCREF_CLR_Msk     (0x3UL << TIM1_OR1_OCREF_CLR_Pos)           /*!< 0x00000003 */
+#define TIM1_OR1_OCREF_CLR         TIM1_OR1_OCREF_CLR_Msk                      /*!< OCREF_CLR[1:0] input selection */
+#define TIM1_OR1_OCREF_CLR_0       (0x1UL << TIM1_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM1_OR1_OCREF_CLR_1       (0x2UL << TIM1_OR1_OCREF_CLR_Pos)           /*!< 0x00000002 */
+
+/*******************  Bit definition for TIM1_AF1 register  *******************/
+#define TIM1_AF1_BKINE_Pos        (0U)
+#define TIM1_AF1_BKINE_Msk        (0x1UL << TIM1_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM1_AF1_BKINE            TIM1_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM1_AF1_BKCMP1E_Pos      (1U)
+#define TIM1_AF1_BKCMP1E_Msk      (0x1UL << TIM1_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM1_AF1_BKCMP1E          TIM1_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM1_AF1_BKCMP2E_Pos      (2U)
+#define TIM1_AF1_BKCMP2E_Msk      (0x1UL << TIM1_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM1_AF1_BKCMP2E          TIM1_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM1_AF1_BKCMP3E_Pos      (3U)
+#define TIM1_AF1_BKCMP3E_Msk      (0x1UL << TIM1_AF1_BKCMP3E_Pos)              /*!< 0x00000008 */
+#define TIM1_AF1_BKCMP3E          TIM1_AF1_BKCMP3E_Msk                         /*!<BRK COMP3 enable */
+#define TIM1_AF1_BKINP_Pos        (9U)
+#define TIM1_AF1_BKINP_Msk        (0x1UL << TIM1_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM1_AF1_BKINP            TIM1_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM1_AF1_BKCMP1P_Pos      (10U)
+#define TIM1_AF1_BKCMP1P_Msk      (0x1UL << TIM1_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM1_AF1_BKCMP1P          TIM1_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM1_AF1_BKCMP2P_Pos      (11U)
+#define TIM1_AF1_BKCMP2P_Msk      (0x1UL << TIM1_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM1_AF1_BKCMP2P          TIM1_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+#define TIM1_AF1_BKCMP3P_Pos      (12U)
+#define TIM1_AF1_BKCMP3P_Msk      (0x1UL << TIM1_AF1_BKCMP3P_Pos)              /*!< 0x00001000 */
+#define TIM1_AF1_BKCMP3P          TIM1_AF1_BKCMP3P_Msk                         /*!<BRK COMP3 input polarity */
+
+#define TIM1_AF1_ETRSEL_Pos       (14U)
+#define TIM1_AF1_ETRSEL_Msk       (0xFUL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM1_AF1_ETRSEL           TIM1_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM1 ETR source selection) */
+#define TIM1_AF1_ETRSEL_0         (0x1UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM1_AF1_ETRSEL_1         (0x2UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM1_AF1_ETRSEL_2         (0x4UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM1_AF1_ETRSEL_3         (0x8UL << TIM1_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM1_AF2 register  *******************/
+#define TIM1_AF2_BK2INE_Pos       (0U)
+#define TIM1_AF2_BK2INE_Msk       (0x1UL << TIM1_AF2_BK2INE_Pos)               /*!< 0x00000001 */
+#define TIM1_AF2_BK2INE           TIM1_AF2_BK2INE_Msk                          /*!<BRK2 BKIN2 input enable */
+#define TIM1_AF2_BK2CMP1E_Pos     (1U)
+#define TIM1_AF2_BK2CMP1E_Msk     (0x1UL << TIM1_AF2_BK2CMP1E_Pos)             /*!< 0x00000002 */
+#define TIM1_AF2_BK2CMP1E         TIM1_AF2_BK2CMP1E_Msk                        /*!<BRK2 COMP1 enable */
+#define TIM1_AF2_BK2CMP2E_Pos     (2U)
+#define TIM1_AF2_BK2CMP2E_Msk     (0x1UL << TIM1_AF2_BK2CMP2E_Pos)             /*!< 0x00000004 */
+#define TIM1_AF2_BK2CMP2E         TIM1_AF2_BK2CMP2E_Msk                        /*!<BRK2 COMP2 enable */
+#define TIM1_AF2_BK2CMP3E_Pos      (3U)
+#define TIM1_AF2_BK2CMP3E_Msk      (0x1UL << TIM1_AF2_BK2CMP3E_Pos)            /*!< 0x00000008 */
+#define TIM1_AF2_BK2CMP3E          TIM1_AF2_BK2CMP3E_Msk                       /*!<BRK2 COMP3 enable */
+#define TIM1_AF2_BK2INP_Pos       (9U)
+#define TIM1_AF2_BK2INP_Msk       (0x1UL << TIM1_AF2_BK2INP_Pos)               /*!< 0x00000200 */
+#define TIM1_AF2_BK2INP           TIM1_AF2_BK2INP_Msk                          /*!<BRK2 BKIN2 input polarity */
+#define TIM1_AF2_BK2CMP1P_Pos     (10U)
+#define TIM1_AF2_BK2CMP1P_Msk     (0x1UL << TIM1_AF2_BK2CMP1P_Pos)             /*!< 0x00000400 */
+#define TIM1_AF2_BK2CMP1P         TIM1_AF2_BK2CMP1P_Msk                        /*!<BRK2 COMP1 input polarity */
+#define TIM1_AF2_BK2CMP2P_Pos     (11U)
+#define TIM1_AF2_BK2CMP2P_Msk     (0x1UL << TIM1_AF2_BK2CMP2P_Pos)             /*!< 0x00000800 */
+#define TIM1_AF2_BK2CMP2P         TIM1_AF2_BK2CMP2P_Msk                        /*!<BRK2 COMP2 input polarity */
+#define TIM1_AF2_BK2CMP3P_Pos      (12U)
+#define TIM1_AF2_BK2CMP3P_Msk      (0x1UL << TIM1_AF2_BK2CMP3P_Pos)            /*!< 0x00001000 */
+#define TIM1_AF2_BK2CMP3P          TIM1_AF2_BK2CMP3P_Msk                       /*!<BRK2 COMP3 input polarity */
+
+/*******************  Bit definition for TIM2_OR1 register  *******************/
+#define TIM2_OR1_OCREF_CLR_Pos     (0U)
+#define TIM2_OR1_OCREF_CLR_Msk     (0x3UL << TIM2_OR1_OCREF_CLR_Pos)           /*!< 0x00000003 */
+#define TIM2_OR1_OCREF_CLR         TIM2_OR1_OCREF_CLR_Msk                      /*!< OCREF_CLR[1:0] input selection */
+#define TIM2_OR1_OCREF_CLR_0       (0x1UL << TIM2_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM2_OR1_OCREF_CLR_1       (0x2UL << TIM2_OR1_OCREF_CLR_Pos)           /*!< 0x00000002 */
+
+/*******************  Bit definition for TIM2_AF1 register  *******************/
+#define TIM2_AF1_ETRSEL_Pos       (14U)
+#define TIM2_AF1_ETRSEL_Msk       (0xFUL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM2_AF1_ETRSEL           TIM2_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM2 ETR source selection) */
+#define TIM2_AF1_ETRSEL_0         (0x1UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM2_AF1_ETRSEL_1         (0x2UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM2_AF1_ETRSEL_2         (0x4UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM2_AF1_ETRSEL_3         (0x8UL << TIM2_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM3_OR1 register  *******************/
+#define TIM3_OR1_OCREF_CLR_Pos     (0U)
+#define TIM3_OR1_OCREF_CLR_Msk     (0x3UL << TIM3_OR1_OCREF_CLR_Pos)           /*!< 0x00000003 */
+#define TIM3_OR1_OCREF_CLR         TIM3_OR1_OCREF_CLR_Msk                      /*!< OCREF_CLR[1:0] input selection */
+#define TIM3_OR1_OCREF_CLR_0       (0x1UL << TIM3_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM3_OR1_OCREF_CLR_1       (0x2UL << TIM3_OR1_OCREF_CLR_Pos)           /*!< 0x00000002 */
+
+/*******************  Bit definition for TIM3_AF1 register  *******************/
+#define TIM3_AF1_ETRSEL_Pos       (14U)
+#define TIM3_AF1_ETRSEL_Msk       (0xFUL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM3_AF1_ETRSEL           TIM3_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM3 ETR source selection) */
+#define TIM3_AF1_ETRSEL_0         (0x1UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM3_AF1_ETRSEL_1         (0x2UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM3_AF1_ETRSEL_2         (0x4UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM3_AF1_ETRSEL_3         (0x8UL << TIM3_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM4_OR1 register  *******************/
+#define TIM4_OR1_OCREF_CLR_Pos     (0U)
+#define TIM4_OR1_OCREF_CLR_Msk     (0x3UL << TIM4_OR1_OCREF_CLR_Pos)           /*!< 0x00000003 */
+#define TIM4_OR1_OCREF_CLR         TIM4_OR1_OCREF_CLR_Msk                      /*!< OCREF_CLR[1:0] input selection */
+#define TIM4_OR1_OCREF_CLR_0       (0x1UL << TIM4_OR1_OCREF_CLR_Pos)           /*!< 0x00000001 */
+#define TIM4_OR1_OCREF_CLR_1       (0x2UL << TIM4_OR1_OCREF_CLR_Pos)           /*!< 0x00000002 */
+
+/*******************  Bit definition for TIM4_AF1 register  *******************/
+#define TIM4_AF1_ETRSEL_Pos       (14U)
+#define TIM4_AF1_ETRSEL_Msk       (0xFUL << TIM4_AF1_ETRSEL_Pos)               /*!< 0x0003C000 */
+#define TIM4_AF1_ETRSEL           TIM4_AF1_ETRSEL_Msk                          /*!<ETRSEL[3:0] bits (TIM4 ETR source selection) */
+#define TIM4_AF1_ETRSEL_0         (0x1UL << TIM4_AF1_ETRSEL_Pos)               /*!< 0x00004000 */
+#define TIM4_AF1_ETRSEL_1         (0x2UL << TIM4_AF1_ETRSEL_Pos)               /*!< 0x00008000 */
+#define TIM4_AF1_ETRSEL_2         (0x4UL << TIM4_AF1_ETRSEL_Pos)               /*!< 0x00010000 */
+#define TIM4_AF1_ETRSEL_3         (0x8UL << TIM4_AF1_ETRSEL_Pos)               /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM14_AF1 register  *******************/
+#define TIM14_AF1_ETRSEL_Pos      (14U)
+#define TIM14_AF1_ETRSEL_Msk      (0xFUL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x0003C000 */
+#define TIM14_AF1_ETRSEL          TIM14_AF1_ETRSEL_Msk                         /*!<ETRSEL[3:0] bits (TIM14 ETR source selection) */
+#define TIM14_AF1_ETRSEL_0        (0x1UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00004000 */
+#define TIM14_AF1_ETRSEL_1        (0x2UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00008000 */
+#define TIM14_AF1_ETRSEL_2        (0x4UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00010000 */
+#define TIM14_AF1_ETRSEL_3        (0x8UL << TIM14_AF1_ETRSEL_Pos)              /*!< 0x00020000 */
+
+/*******************  Bit definition for TIM15_AF1 register  ******************/
+#define TIM15_AF1_BKINE_Pos      (0U)
+#define TIM15_AF1_BKINE_Msk      (0x1UL << TIM15_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM15_AF1_BKINE          TIM15_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM15_AF1_BKCMP1E_Pos    (1U)
+#define TIM15_AF1_BKCMP1E_Msk    (0x1UL << TIM15_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM15_AF1_BKCMP1E        TIM15_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM15_AF1_BKCMP2E_Pos    (2U)
+#define TIM15_AF1_BKCMP2E_Msk    (0x1UL << TIM15_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM15_AF1_BKCMP2E        TIM15_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM15_AF1_BKCMP3E_Pos    (3U)
+#define TIM15_AF1_BKCMP3E_Msk    (0x1UL << TIM15_AF1_BKCMP3E_Pos)              /*!< 0x00000008 */
+#define TIM15_AF1_BKCMP3E        TIM15_AF1_BKCMP3E_Msk                         /*!<BRK COMP3 enable */
+#define TIM15_AF1_BKINP_Pos      (9U)
+#define TIM15_AF1_BKINP_Msk      (0x1UL << TIM15_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM15_AF1_BKINP          TIM15_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM15_AF1_BKCMP1P_Pos    (10U)
+#define TIM15_AF1_BKCMP1P_Msk    (0x1UL << TIM15_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM15_AF1_BKCMP1P        TIM15_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM15_AF1_BKCMP2P_Pos    (11U)
+#define TIM15_AF1_BKCMP2P_Msk    (0x1UL << TIM15_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM15_AF1_BKCMP2P        TIM15_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+#define TIM15_AF1_BKCMP3P_Pos    (12U)
+#define TIM15_AF1_BKCMP3P_Msk    (0x1UL << TIM15_AF1_BKCMP3P_Pos)              /*!< 0x00000010 */
+#define TIM15_AF1_BKCMP3P        TIM15_AF1_BKCMP3P_Msk                         /*!<BRK COMP3 input polarity */
+
+/*******************  Bit definition for TIM16_AF1 register  ******************/
+#define TIM16_AF1_BKINE_Pos      (0U)
+#define TIM16_AF1_BKINE_Msk      (0x1UL << TIM16_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM16_AF1_BKINE          TIM16_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM16_AF1_BKCMP1E_Pos    (1U)
+#define TIM16_AF1_BKCMP1E_Msk    (0x1UL << TIM16_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM16_AF1_BKCMP1E        TIM16_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM16_AF1_BKCMP2E_Pos    (2U)
+#define TIM16_AF1_BKCMP2E_Msk    (0x1UL << TIM16_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM16_AF1_BKCMP2E        TIM16_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM16_AF1_BKCMP3E_Pos    (3U)
+#define TIM16_AF1_BKCMP3E_Msk    (0x1UL << TIM16_AF1_BKCMP3E_Pos)              /*!< 0x00000008 */
+#define TIM16_AF1_BKCMP3E        TIM16_AF1_BKCMP3E_Msk                         /*!<BRK COMP3 enable */
+#define TIM16_AF1_BKINP_Pos      (9U)
+#define TIM16_AF1_BKINP_Msk      (0x1UL << TIM16_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM16_AF1_BKINP          TIM16_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM16_AF1_BKCMP1P_Pos    (10U)
+#define TIM16_AF1_BKCMP1P_Msk    (0x1UL << TIM16_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM16_AF1_BKCMP1P        TIM16_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM16_AF1_BKCMP2P_Pos    (11U)
+#define TIM16_AF1_BKCMP2P_Msk    (0x1UL << TIM16_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM16_AF1_BKCMP2P        TIM16_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+#define TIM16_AF1_BKCMP3P_Pos    (12U)
+#define TIM16_AF1_BKCMP3P_Msk    (0x1UL << TIM16_AF1_BKCMP3P_Pos)              /*!< 0x00000010 */
+#define TIM16_AF1_BKCMP3P        TIM16_AF1_BKCMP3P_Msk                         /*!<BRK COMP3 input polarity */
+
+/*******************  Bit definition for TIM17_AF1 register  ******************/
+#define TIM17_AF1_BKINE_Pos      (0U)
+#define TIM17_AF1_BKINE_Msk      (0x1UL << TIM17_AF1_BKINE_Pos)                /*!< 0x00000001 */
+#define TIM17_AF1_BKINE          TIM17_AF1_BKINE_Msk                           /*!<BRK BKIN input enable */
+#define TIM17_AF1_BKCMP1E_Pos    (1U)
+#define TIM17_AF1_BKCMP1E_Msk    (0x1UL << TIM17_AF1_BKCMP1E_Pos)              /*!< 0x00000002 */
+#define TIM17_AF1_BKCMP1E        TIM17_AF1_BKCMP1E_Msk                         /*!<BRK COMP1 enable */
+#define TIM17_AF1_BKCMP2E_Pos    (2U)
+#define TIM17_AF1_BKCMP2E_Msk    (0x1UL << TIM17_AF1_BKCMP2E_Pos)              /*!< 0x00000004 */
+#define TIM17_AF1_BKCMP2E        TIM17_AF1_BKCMP2E_Msk                         /*!<BRK COMP2 enable */
+#define TIM17_AF1_BKCMP3E_Pos    (3U)
+#define TIM17_AF1_BKCMP3E_Msk    (0x1UL << TIM17_AF1_BKCMP3E_Pos)              /*!< 0x00000008 */
+#define TIM17_AF1_BKCMP3E        TIM17_AF1_BKCMP3E_Msk                         /*!<BRK COMP3 enable */
+#define TIM17_AF1_BKINP_Pos      (9U)
+#define TIM17_AF1_BKINP_Msk      (0x1UL << TIM17_AF1_BKINP_Pos)                /*!< 0x00000200 */
+#define TIM17_AF1_BKINP          TIM17_AF1_BKINP_Msk                           /*!<BRK BKIN input polarity */
+#define TIM17_AF1_BKCMP1P_Pos    (10U)
+#define TIM17_AF1_BKCMP1P_Msk    (0x1UL << TIM17_AF1_BKCMP1P_Pos)              /*!< 0x00000400 */
+#define TIM17_AF1_BKCMP1P        TIM17_AF1_BKCMP1P_Msk                         /*!<BRK COMP1 input polarity */
+#define TIM17_AF1_BKCMP2P_Pos    (11U)
+#define TIM17_AF1_BKCMP2P_Msk    (0x1UL << TIM17_AF1_BKCMP2P_Pos)              /*!< 0x00000800 */
+#define TIM17_AF1_BKCMP2P        TIM17_AF1_BKCMP2P_Msk                         /*!<BRK COMP2 input polarity */
+#define TIM17_AF1_BKCMP3P_Pos    (12U)
+#define TIM17_AF1_BKCMP3P_Msk    (0x1UL << TIM17_AF1_BKCMP3P_Pos)              /*!< 0x00000010 */
+#define TIM17_AF1_BKCMP3P        TIM17_AF1_BKCMP3P_Msk                         /*!<BRK COMP3 input polarity */
+
+/*******************  Bit definition for TIM_TISEL register  *********************/
+#define TIM_TISEL_TI1SEL_Pos      (0U)
+#define TIM_TISEL_TI1SEL_Msk      (0xFUL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x0000000F */
+#define TIM_TISEL_TI1SEL          TIM_TISEL_TI1SEL_Msk                         /*!<TI1SEL[3:0] bits (TIM TI1 SEL)*/
+#define TIM_TISEL_TI1SEL_0        (0x1UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000001 */
+#define TIM_TISEL_TI1SEL_1        (0x2UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000002 */
+#define TIM_TISEL_TI1SEL_2        (0x4UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000004 */
+#define TIM_TISEL_TI1SEL_3        (0x8UL << TIM_TISEL_TI1SEL_Pos)              /*!< 0x00000008 */
+
+#define TIM_TISEL_TI2SEL_Pos      (8U)
+#define TIM_TISEL_TI2SEL_Msk      (0xFUL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000F00 */
+#define TIM_TISEL_TI2SEL          TIM_TISEL_TI2SEL_Msk                         /*!<TI2SEL[3:0] bits (TIM TI2 SEL)*/
+#define TIM_TISEL_TI2SEL_0        (0x1UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000100 */
+#define TIM_TISEL_TI2SEL_1        (0x2UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000200 */
+#define TIM_TISEL_TI2SEL_2        (0x4UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000400 */
+#define TIM_TISEL_TI2SEL_3        (0x8UL << TIM_TISEL_TI2SEL_Pos)              /*!< 0x00000800 */
+
+#define TIM_TISEL_TI3SEL_Pos      (16U)
+#define TIM_TISEL_TI3SEL_Msk      (0xFUL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x000F0000 */
+#define TIM_TISEL_TI3SEL          TIM_TISEL_TI3SEL_Msk                         /*!<TI3SEL[3:0] bits (TIM TI3 SEL)*/
+#define TIM_TISEL_TI3SEL_0        (0x1UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00010000 */
+#define TIM_TISEL_TI3SEL_1        (0x2UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00020000 */
+#define TIM_TISEL_TI3SEL_2        (0x4UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00040000 */
+#define TIM_TISEL_TI3SEL_3        (0x8UL << TIM_TISEL_TI3SEL_Pos)              /*!< 0x00080000 */
+
+#define TIM_TISEL_TI4SEL_Pos      (24U)
+#define TIM_TISEL_TI4SEL_Msk      (0xFUL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x0F000000 */
+#define TIM_TISEL_TI4SEL          TIM_TISEL_TI4SEL_Msk                         /*!<TI4SEL[3:0] bits (TIM TI4 SEL)*/
+#define TIM_TISEL_TI4SEL_0        (0x1UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x01000000 */
+#define TIM_TISEL_TI4SEL_1        (0x2UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x02000000 */
+#define TIM_TISEL_TI4SEL_2        (0x4UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x04000000 */
+#define TIM_TISEL_TI4SEL_3        (0x8UL << TIM_TISEL_TI4SEL_Pos)              /*!< 0x08000000 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                         Low Power Timer (LPTIM)                            */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for LPTIM_ISR register  *******************/
+#define LPTIM_ISR_CMPM_Pos          (0U)
+#define LPTIM_ISR_CMPM_Msk          (0x1UL << LPTIM_ISR_CMPM_Pos)              /*!< 0x00000001 */
+#define LPTIM_ISR_CMPM              LPTIM_ISR_CMPM_Msk                         /*!< Compare match */
+#define LPTIM_ISR_ARRM_Pos          (1U)
+#define LPTIM_ISR_ARRM_Msk          (0x1UL << LPTIM_ISR_ARRM_Pos)              /*!< 0x00000002 */
+#define LPTIM_ISR_ARRM              LPTIM_ISR_ARRM_Msk                         /*!< Autoreload match */
+#define LPTIM_ISR_EXTTRIG_Pos       (2U)
+#define LPTIM_ISR_EXTTRIG_Msk       (0x1UL << LPTIM_ISR_EXTTRIG_Pos)           /*!< 0x00000004 */
+#define LPTIM_ISR_EXTTRIG           LPTIM_ISR_EXTTRIG_Msk                      /*!< External trigger edge event */
+#define LPTIM_ISR_CMPOK_Pos         (3U)
+#define LPTIM_ISR_CMPOK_Msk         (0x1UL << LPTIM_ISR_CMPOK_Pos)             /*!< 0x00000008 */
+#define LPTIM_ISR_CMPOK             LPTIM_ISR_CMPOK_Msk                        /*!< Compare register update OK */
+#define LPTIM_ISR_ARROK_Pos         (4U)
+#define LPTIM_ISR_ARROK_Msk         (0x1UL << LPTIM_ISR_ARROK_Pos)             /*!< 0x00000010 */
+#define LPTIM_ISR_ARROK             LPTIM_ISR_ARROK_Msk                        /*!< Autoreload register update OK */
+#define LPTIM_ISR_UP_Pos            (5U)
+#define LPTIM_ISR_UP_Msk            (0x1UL << LPTIM_ISR_UP_Pos)                /*!< 0x00000020 */
+#define LPTIM_ISR_UP                LPTIM_ISR_UP_Msk                           /*!< Counter direction change down to up */
+#define LPTIM_ISR_DOWN_Pos          (6U)
+#define LPTIM_ISR_DOWN_Msk          (0x1UL << LPTIM_ISR_DOWN_Pos)              /*!< 0x00000040 */
+#define LPTIM_ISR_DOWN              LPTIM_ISR_DOWN_Msk                         /*!< Counter direction change up to down */
+
+/******************  Bit definition for LPTIM_ICR register  *******************/
+#define LPTIM_ICR_CMPMCF_Pos        (0U)
+#define LPTIM_ICR_CMPMCF_Msk        (0x1UL << LPTIM_ICR_CMPMCF_Pos)            /*!< 0x00000001 */
+#define LPTIM_ICR_CMPMCF            LPTIM_ICR_CMPMCF_Msk                       /*!< Compare match Clear Flag */
+#define LPTIM_ICR_ARRMCF_Pos        (1U)
+#define LPTIM_ICR_ARRMCF_Msk        (0x1UL << LPTIM_ICR_ARRMCF_Pos)            /*!< 0x00000002 */
+#define LPTIM_ICR_ARRMCF            LPTIM_ICR_ARRMCF_Msk                       /*!< Autoreload match Clear Flag */
+#define LPTIM_ICR_EXTTRIGCF_Pos     (2U)
+#define LPTIM_ICR_EXTTRIGCF_Msk     (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos)         /*!< 0x00000004 */
+#define LPTIM_ICR_EXTTRIGCF         LPTIM_ICR_EXTTRIGCF_Msk                    /*!< External trigger edge event Clear Flag */
+#define LPTIM_ICR_CMPOKCF_Pos       (3U)
+#define LPTIM_ICR_CMPOKCF_Msk       (0x1UL << LPTIM_ICR_CMPOKCF_Pos)           /*!< 0x00000008 */
+#define LPTIM_ICR_CMPOKCF           LPTIM_ICR_CMPOKCF_Msk                      /*!< Compare register update OK Clear Flag */
+#define LPTIM_ICR_ARROKCF_Pos       (4U)
+#define LPTIM_ICR_ARROKCF_Msk       (0x1UL << LPTIM_ICR_ARROKCF_Pos)           /*!< 0x00000010 */
+#define LPTIM_ICR_ARROKCF           LPTIM_ICR_ARROKCF_Msk                      /*!< Autoreload register update OK Clear Flag */
+#define LPTIM_ICR_UPCF_Pos          (5U)
+#define LPTIM_ICR_UPCF_Msk          (0x1UL << LPTIM_ICR_UPCF_Pos)              /*!< 0x00000020 */
+#define LPTIM_ICR_UPCF              LPTIM_ICR_UPCF_Msk                         /*!< Counter direction change down to up Clear Flag */
+#define LPTIM_ICR_DOWNCF_Pos        (6U)
+#define LPTIM_ICR_DOWNCF_Msk        (0x1UL << LPTIM_ICR_DOWNCF_Pos)            /*!< 0x00000040 */
+#define LPTIM_ICR_DOWNCF            LPTIM_ICR_DOWNCF_Msk                       /*!< Counter direction change up to down Clear Flag */
+
+/******************  Bit definition for LPTIM_IER register ********************/
+#define LPTIM_IER_CMPMIE_Pos        (0U)
+#define LPTIM_IER_CMPMIE_Msk        (0x1UL << LPTIM_IER_CMPMIE_Pos)            /*!< 0x00000001 */
+#define LPTIM_IER_CMPMIE            LPTIM_IER_CMPMIE_Msk                       /*!< Compare match Interrupt Enable */
+#define LPTIM_IER_ARRMIE_Pos        (1U)
+#define LPTIM_IER_ARRMIE_Msk        (0x1UL << LPTIM_IER_ARRMIE_Pos)            /*!< 0x00000002 */
+#define LPTIM_IER_ARRMIE            LPTIM_IER_ARRMIE_Msk                       /*!< Autoreload match Interrupt Enable */
+#define LPTIM_IER_EXTTRIGIE_Pos     (2U)
+#define LPTIM_IER_EXTTRIGIE_Msk     (0x1UL << LPTIM_IER_EXTTRIGIE_Pos)         /*!< 0x00000004 */
+#define LPTIM_IER_EXTTRIGIE         LPTIM_IER_EXTTRIGIE_Msk                    /*!< External trigger edge event Interrupt Enable */
+#define LPTIM_IER_CMPOKIE_Pos       (3U)
+#define LPTIM_IER_CMPOKIE_Msk       (0x1UL << LPTIM_IER_CMPOKIE_Pos)           /*!< 0x00000008 */
+#define LPTIM_IER_CMPOKIE           LPTIM_IER_CMPOKIE_Msk                      /*!< Compare register update OK Interrupt Enable */
+#define LPTIM_IER_ARROKIE_Pos       (4U)
+#define LPTIM_IER_ARROKIE_Msk       (0x1UL << LPTIM_IER_ARROKIE_Pos)           /*!< 0x00000010 */
+#define LPTIM_IER_ARROKIE           LPTIM_IER_ARROKIE_Msk                      /*!< Autoreload register update OK Interrupt Enable */
+#define LPTIM_IER_UPIE_Pos          (5U)
+#define LPTIM_IER_UPIE_Msk          (0x1UL << LPTIM_IER_UPIE_Pos)              /*!< 0x00000020 */
+#define LPTIM_IER_UPIE              LPTIM_IER_UPIE_Msk                         /*!< Counter direction change down to up Interrupt Enable */
+#define LPTIM_IER_DOWNIE_Pos        (6U)
+#define LPTIM_IER_DOWNIE_Msk        (0x1UL << LPTIM_IER_DOWNIE_Pos)            /*!< 0x00000040 */
+#define LPTIM_IER_DOWNIE            LPTIM_IER_DOWNIE_Msk                       /*!< Counter direction change up to down Interrupt Enable */
+
+/******************  Bit definition for LPTIM_CFGR register *******************/
+#define LPTIM_CFGR_CKSEL_Pos        (0U)
+#define LPTIM_CFGR_CKSEL_Msk        (0x1UL << LPTIM_CFGR_CKSEL_Pos)            /*!< 0x00000001 */
+#define LPTIM_CFGR_CKSEL            LPTIM_CFGR_CKSEL_Msk                       /*!< Clock selector */
+
+#define LPTIM_CFGR_CKPOL_Pos        (1U)
+#define LPTIM_CFGR_CKPOL_Msk        (0x3UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000006 */
+#define LPTIM_CFGR_CKPOL            LPTIM_CFGR_CKPOL_Msk                       /*!< CKPOL[1:0] bits (Clock polarity) */
+#define LPTIM_CFGR_CKPOL_0          (0x1UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000002 */
+#define LPTIM_CFGR_CKPOL_1          (0x2UL << LPTIM_CFGR_CKPOL_Pos)            /*!< 0x00000004 */
+
+#define LPTIM_CFGR_CKFLT_Pos        (3U)
+#define LPTIM_CFGR_CKFLT_Msk        (0x3UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000018 */
+#define LPTIM_CFGR_CKFLT            LPTIM_CFGR_CKFLT_Msk                       /*!< CKFLT[1:0] bits (Configurable digital filter for external clock) */
+#define LPTIM_CFGR_CKFLT_0          (0x1UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000008 */
+#define LPTIM_CFGR_CKFLT_1          (0x2UL << LPTIM_CFGR_CKFLT_Pos)            /*!< 0x00000010 */
+
+#define LPTIM_CFGR_TRGFLT_Pos       (6U)
+#define LPTIM_CFGR_TRGFLT_Msk       (0x3UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x000000C0 */
+#define LPTIM_CFGR_TRGFLT           LPTIM_CFGR_TRGFLT_Msk                      /*!< TRGFLT[1:0] bits (Configurable digital filter for trigger) */
+#define LPTIM_CFGR_TRGFLT_0         (0x1UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x00000040 */
+#define LPTIM_CFGR_TRGFLT_1         (0x2UL << LPTIM_CFGR_TRGFLT_Pos)           /*!< 0x00000080 */
+
+#define LPTIM_CFGR_PRESC_Pos        (9U)
+#define LPTIM_CFGR_PRESC_Msk        (0x7UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000E00 */
+#define LPTIM_CFGR_PRESC            LPTIM_CFGR_PRESC_Msk                       /*!< PRESC[2:0] bits (Clock prescaler) */
+#define LPTIM_CFGR_PRESC_0          (0x1UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000200 */
+#define LPTIM_CFGR_PRESC_1          (0x2UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000400 */
+#define LPTIM_CFGR_PRESC_2          (0x4UL << LPTIM_CFGR_PRESC_Pos)            /*!< 0x00000800 */
+
+#define LPTIM_CFGR_TRIGSEL_Pos      (13U)
+#define LPTIM_CFGR_TRIGSEL_Msk      (0x7UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x0000E000 */
+#define LPTIM_CFGR_TRIGSEL          LPTIM_CFGR_TRIGSEL_Msk                     /*!< TRIGSEL[2:0]] bits (Trigger selector) */
+#define LPTIM_CFGR_TRIGSEL_0        (0x1UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00002000 */
+#define LPTIM_CFGR_TRIGSEL_1        (0x2UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00004000 */
+#define LPTIM_CFGR_TRIGSEL_2        (0x4UL << LPTIM_CFGR_TRIGSEL_Pos)          /*!< 0x00008000 */
+
+#define LPTIM_CFGR_TRIGEN_Pos       (17U)
+#define LPTIM_CFGR_TRIGEN_Msk       (0x3UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00060000 */
+#define LPTIM_CFGR_TRIGEN           LPTIM_CFGR_TRIGEN_Msk                      /*!< TRIGEN[1:0] bits (Trigger enable and polarity) */
+#define LPTIM_CFGR_TRIGEN_0         (0x1UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00020000 */
+#define LPTIM_CFGR_TRIGEN_1         (0x2UL << LPTIM_CFGR_TRIGEN_Pos)           /*!< 0x00040000 */
+
+#define LPTIM_CFGR_TIMOUT_Pos       (19U)
+#define LPTIM_CFGR_TIMOUT_Msk       (0x1UL << LPTIM_CFGR_TIMOUT_Pos)           /*!< 0x00080000 */
+#define LPTIM_CFGR_TIMOUT           LPTIM_CFGR_TIMOUT_Msk                      /*!< Timeout enable */
+#define LPTIM_CFGR_WAVE_Pos         (20U)
+#define LPTIM_CFGR_WAVE_Msk         (0x1UL << LPTIM_CFGR_WAVE_Pos)             /*!< 0x00100000 */
+#define LPTIM_CFGR_WAVE             LPTIM_CFGR_WAVE_Msk                        /*!< Waveform shape */
+#define LPTIM_CFGR_WAVPOL_Pos       (21U)
+#define LPTIM_CFGR_WAVPOL_Msk       (0x1UL << LPTIM_CFGR_WAVPOL_Pos)           /*!< 0x00200000 */
+#define LPTIM_CFGR_WAVPOL           LPTIM_CFGR_WAVPOL_Msk                      /*!< Waveform shape polarity */
+#define LPTIM_CFGR_PRELOAD_Pos      (22U)
+#define LPTIM_CFGR_PRELOAD_Msk      (0x1UL << LPTIM_CFGR_PRELOAD_Pos)          /*!< 0x00400000 */
+#define LPTIM_CFGR_PRELOAD          LPTIM_CFGR_PRELOAD_Msk                     /*!< Reg update mode */
+#define LPTIM_CFGR_COUNTMODE_Pos    (23U)
+#define LPTIM_CFGR_COUNTMODE_Msk    (0x1UL << LPTIM_CFGR_COUNTMODE_Pos)        /*!< 0x00800000 */
+#define LPTIM_CFGR_COUNTMODE        LPTIM_CFGR_COUNTMODE_Msk                   /*!< Counter mode enable */
+#define LPTIM_CFGR_ENC_Pos          (24U)
+#define LPTIM_CFGR_ENC_Msk          (0x1UL << LPTIM_CFGR_ENC_Pos)              /*!< 0x01000000 */
+#define LPTIM_CFGR_ENC              LPTIM_CFGR_ENC_Msk                         /*!< Encoder mode enable */
+
+/******************  Bit definition for LPTIM_CR register  ********************/
+#define LPTIM_CR_ENABLE_Pos         (0U)
+#define LPTIM_CR_ENABLE_Msk         (0x1UL << LPTIM_CR_ENABLE_Pos)             /*!< 0x00000001 */
+#define LPTIM_CR_ENABLE             LPTIM_CR_ENABLE_Msk                        /*!< LPTIMer enable */
+#define LPTIM_CR_SNGSTRT_Pos        (1U)
+#define LPTIM_CR_SNGSTRT_Msk        (0x1UL << LPTIM_CR_SNGSTRT_Pos)            /*!< 0x00000002 */
+#define LPTIM_CR_SNGSTRT            LPTIM_CR_SNGSTRT_Msk                       /*!< Timer start in single mode */
+#define LPTIM_CR_CNTSTRT_Pos        (2U)
+#define LPTIM_CR_CNTSTRT_Msk        (0x1UL << LPTIM_CR_CNTSTRT_Pos)            /*!< 0x00000004 */
+#define LPTIM_CR_CNTSTRT            LPTIM_CR_CNTSTRT_Msk                       /*!< Timer start in continuous mode */
+#define LPTIM_CR_COUNTRST_Pos       (3U)
+#define LPTIM_CR_COUNTRST_Msk       (0x1UL << LPTIM_CR_COUNTRST_Pos)           /*!< 0x00000008 */
+#define LPTIM_CR_COUNTRST           LPTIM_CR_COUNTRST_Msk                      /*!< Counter reset */
+#define LPTIM_CR_RSTARE_Pos         (4U)
+#define LPTIM_CR_RSTARE_Msk         (0x1UL << LPTIM_CR_RSTARE_Pos)             /*!< 0x00000010 */
+#define LPTIM_CR_RSTARE             LPTIM_CR_RSTARE_Msk                        /*!< Reset after read enable */
+
+/******************  Bit definition for LPTIM_CMP register  *******************/
+#define LPTIM_CMP_CMP_Pos           (0U)
+#define LPTIM_CMP_CMP_Msk           (0xFFFFUL << LPTIM_CMP_CMP_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_CMP_CMP               LPTIM_CMP_CMP_Msk                          /*!< Compare register */
+
+/******************  Bit definition for LPTIM_ARR register  *******************/
+#define LPTIM_ARR_ARR_Pos           (0U)
+#define LPTIM_ARR_ARR_Msk           (0xFFFFUL << LPTIM_ARR_ARR_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_ARR_ARR               LPTIM_ARR_ARR_Msk                          /*!< Auto reload register */
+
+/******************  Bit definition for LPTIM_CNT register  *******************/
+#define LPTIM_CNT_CNT_Pos           (0U)
+#define LPTIM_CNT_CNT_Msk           (0xFFFFUL << LPTIM_CNT_CNT_Pos)            /*!< 0x0000FFFF */
+#define LPTIM_CNT_CNT               LPTIM_CNT_CNT_Msk                          /*!< Counter register */
+
+/******************  Bit definition for LPTIM_CFGR2 register  *******************/
+#define LPTIM_CFGR2_IN1SEL_Pos      (0U)
+#define LPTIM_CFGR2_IN1SEL_Msk      (0xFUL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x0000000F */
+#define LPTIM_CFGR2_IN1SEL          LPTIM_CFGR2_IN1SEL_Msk                     /*!< CFGR2[3:0] bits (INPUT1 selection) */
+#define LPTIM_CFGR2_IN1SEL_0        (0x1UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000001 */
+#define LPTIM_CFGR2_IN1SEL_1        (0x2UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000002 */
+#define LPTIM_CFGR2_IN1SEL_2        (0x4UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000004 */
+#define LPTIM_CFGR2_IN1SEL_3        (0x8UL << LPTIM_CFGR2_IN1SEL_Pos)          /*!< 0x00000008 */
+
+#define LPTIM_CFGR2_IN2SEL_Pos      (4U)
+#define LPTIM_CFGR2_IN2SEL_Msk      (0xFUL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x000000F0 */
+#define LPTIM_CFGR2_IN2SEL          LPTIM_CFGR2_IN2SEL_Msk                     /*!< CFGR2[7:4] bits (INPUT2 selection) */
+#define LPTIM_CFGR2_IN2SEL_0        (0x1UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000010 */
+#define LPTIM_CFGR2_IN2SEL_1        (0x2UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000020 */
+#define LPTIM_CFGR2_IN2SEL_2        (0x4UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000040 */
+#define LPTIM_CFGR2_IN2SEL_3        (0x8UL << LPTIM_CFGR2_IN2SEL_Pos)          /*!< 0x00000080 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Analog Comparators (COMP)                             */
+/*                                                                            */
+/******************************************************************************/
+/**********************  Bit definition for COMP_CSR register  ****************/
+#define COMP_CSR_EN_Pos            (0U)
+#define COMP_CSR_EN_Msk            (0x1UL << COMP_CSR_EN_Pos)                  /*!< 0x00000001 */
+#define COMP_CSR_EN                COMP_CSR_EN_Msk                             /*!< Comparator enable */
+
+#define COMP_CSR_INMSEL_Pos        (4U)
+#define COMP_CSR_INMSEL_Msk        (0xFUL << COMP_CSR_INMSEL_Pos)              /*!< 0x000000F0 */
+#define COMP_CSR_INMSEL            COMP_CSR_INMSEL_Msk                         /*!< Comparator input minus selection */
+#define COMP_CSR_INMSEL_0          (0x1UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000010 */
+#define COMP_CSR_INMSEL_1          (0x2UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000020 */
+#define COMP_CSR_INMSEL_2          (0x4UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000040 */
+#define COMP_CSR_INMSEL_3          (0x8UL << COMP_CSR_INMSEL_Pos)              /*!< 0x00000080 */
+
+#define COMP_CSR_INPSEL_Pos        (8U)
+#define COMP_CSR_INPSEL_Msk        (0x3UL << COMP_CSR_INPSEL_Pos)              /*!< 0x00000300 */
+#define COMP_CSR_INPSEL            COMP_CSR_INPSEL_Msk                         /*!< Comparator plus minus selection */
+#define COMP_CSR_INPSEL_0          (0x1UL << COMP_CSR_INPSEL_Pos)              /*!< 0x00000100 */
+#define COMP_CSR_INPSEL_1          (0x2UL << COMP_CSR_INPSEL_Pos)              /*!< 0x00000200 */
+
+#define COMP_CSR_WINMODE_Pos       (11U)
+#define COMP_CSR_WINMODE_Msk       (0x1UL << COMP_CSR_WINMODE_Pos)             /*!< 0x00000800 */
+#define COMP_CSR_WINMODE           COMP_CSR_WINMODE_Msk                        /*!< Pair of comparators window mode. Bit intended to be used with COMP common instance (COMP_Common_TypeDef) */
+#define COMP_CSR_WINOUT_Pos        (14U)
+#define COMP_CSR_WINOUT_Msk        (0x1UL << COMP_CSR_WINOUT_Pos)              /*!< 0x00004000 */
+#define COMP_CSR_WINOUT            COMP_CSR_WINOUT_Msk                         /*!< Pair of comparators window output level. Bit intended to be used with COMP common instance (COMP_Common_TypeDef) */
+
+#define COMP_CSR_POLARITY_Pos      (15U)
+#define COMP_CSR_POLARITY_Msk      (0x1UL << COMP_CSR_POLARITY_Pos)            /*!< 0x00008000 */
+#define COMP_CSR_POLARITY          COMP_CSR_POLARITY_Msk                       /*!< Comparator output polarity */
+
+#define COMP_CSR_HYST_Pos          (16U)
+#define COMP_CSR_HYST_Msk          (0x3UL << COMP_CSR_HYST_Pos)                /*!< 0x00030000 */
+#define COMP_CSR_HYST              COMP_CSR_HYST_Msk                           /*!< Comparator input hysteresis */
+#define COMP_CSR_HYST_0            (0x1UL << COMP_CSR_HYST_Pos)                /*!< 0x00010000 */
+#define COMP_CSR_HYST_1            (0x2UL << COMP_CSR_HYST_Pos)                /*!< 0x00020000 */
+
+#define COMP_CSR_PWRMODE_Pos       (18U)
+#define COMP_CSR_PWRMODE_Msk       (0x3UL << COMP_CSR_PWRMODE_Pos)             /*!< 0x000C0000 */
+#define COMP_CSR_PWRMODE           COMP_CSR_PWRMODE_Msk                        /*!< Comparator power mode */
+#define COMP_CSR_PWRMODE_0         (0x1UL << COMP_CSR_PWRMODE_Pos)             /*!< 0x00040000 */
+#define COMP_CSR_PWRMODE_1         (0x2UL << COMP_CSR_PWRMODE_Pos)             /*!< 0x00080000 */
+
+#define COMP_CSR_BLANKING_Pos      (20U)
+#define COMP_CSR_BLANKING_Msk      (0x1FUL << COMP_CSR_BLANKING_Pos)           /*!< 0x01F00000 */
+#define COMP_CSR_BLANKING          COMP_CSR_BLANKING_Msk                       /*!< Comparator blanking source */
+#define COMP_CSR_BLANKING_0        (0x01UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00100000 */
+#define COMP_CSR_BLANKING_1        (0x02UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00200000 */
+#define COMP_CSR_BLANKING_2        (0x04UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00400000 */
+#define COMP_CSR_BLANKING_3        (0x08UL << COMP_CSR_BLANKING_Pos)           /*!< 0x00800000 */
+#define COMP_CSR_BLANKING_4        (0x10UL << COMP_CSR_BLANKING_Pos)           /*!< 0x01000000 */
+
+#define COMP_CSR_VALUE_Pos         (30U)
+#define COMP_CSR_VALUE_Msk         (0x1UL << COMP_CSR_VALUE_Pos)               /*!< 0x40000000 */
+#define COMP_CSR_VALUE             COMP_CSR_VALUE_Msk                          /*!< Comparator output level */
+
+#define COMP_CSR_LOCK_Pos          (31U)
+#define COMP_CSR_LOCK_Msk          (0x1UL << COMP_CSR_LOCK_Pos)                /*!< 0x80000000 */
+#define COMP_CSR_LOCK              COMP_CSR_LOCK_Msk                           /*!< Comparator lock */
+
+/******************************************************************************/
+/*                                                                            */
+/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for USART_CR1 register  *******************/
+#define USART_CR1_UE_Pos             (0U)
+#define USART_CR1_UE_Msk             (0x1UL << USART_CR1_UE_Pos)               /*!< 0x00000001 */
+#define USART_CR1_UE                 USART_CR1_UE_Msk                          /*!< USART Enable */
+#define USART_CR1_UESM_Pos           (1U)
+#define USART_CR1_UESM_Msk           (0x1UL << USART_CR1_UESM_Pos)             /*!< 0x00000002 */
+#define USART_CR1_UESM               USART_CR1_UESM_Msk                        /*!< USART Enable in STOP Mode */
+#define USART_CR1_RE_Pos             (2U)
+#define USART_CR1_RE_Msk             (0x1UL << USART_CR1_RE_Pos)               /*!< 0x00000004 */
+#define USART_CR1_RE                 USART_CR1_RE_Msk                          /*!< Receiver Enable */
+#define USART_CR1_TE_Pos             (3U)
+#define USART_CR1_TE_Msk             (0x1UL << USART_CR1_TE_Pos)               /*!< 0x00000008 */
+#define USART_CR1_TE                 USART_CR1_TE_Msk                          /*!< Transmitter Enable */
+#define USART_CR1_IDLEIE_Pos         (4U)
+#define USART_CR1_IDLEIE_Msk         (0x1UL << USART_CR1_IDLEIE_Pos)           /*!< 0x00000010 */
+#define USART_CR1_IDLEIE             USART_CR1_IDLEIE_Msk                      /*!< IDLE Interrupt Enable */
+#define USART_CR1_RXNEIE_RXFNEIE_Pos   (5U)
+#define USART_CR1_RXNEIE_RXFNEIE_Msk   (0x1UL << USART_CR1_RXNEIE_RXFNEIE_Pos) /*!< 0x00000020 */
+#define USART_CR1_RXNEIE_RXFNEIE       USART_CR1_RXNEIE_RXFNEIE_Msk            /*!< RXNE/RXFIFO not empty Interrupt Enable */
+#define USART_CR1_TCIE_Pos           (6U)
+#define USART_CR1_TCIE_Msk           (0x1UL << USART_CR1_TCIE_Pos)             /*!< 0x00000040 */
+#define USART_CR1_TCIE               USART_CR1_TCIE_Msk                        /*!< Transmission Complete Interrupt Enable */
+#define USART_CR1_TXEIE_TXFNFIE_Pos  (7U)
+#define USART_CR1_TXEIE_TXFNFIE_Msk   (0x1UL << USART_CR1_TXEIE_TXFNFIE_Pos)   /*!< 0x00000080 */
+#define USART_CR1_TXEIE_TXFNFIE       USART_CR1_TXEIE_TXFNFIE_Msk              /*!< TXE/TXFIFO not full Interrupt Enable */
+#define USART_CR1_PEIE_Pos           (8U)
+#define USART_CR1_PEIE_Msk           (0x1UL << USART_CR1_PEIE_Pos)             /*!< 0x00000100 */
+#define USART_CR1_PEIE               USART_CR1_PEIE_Msk                        /*!< PE Interrupt Enable */
+#define USART_CR1_PS_Pos             (9U)
+#define USART_CR1_PS_Msk             (0x1UL << USART_CR1_PS_Pos)               /*!< 0x00000200 */
+#define USART_CR1_PS                 USART_CR1_PS_Msk                          /*!< Parity Selection */
+#define USART_CR1_PCE_Pos            (10U)
+#define USART_CR1_PCE_Msk            (0x1UL << USART_CR1_PCE_Pos)              /*!< 0x00000400 */
+#define USART_CR1_PCE                USART_CR1_PCE_Msk                         /*!< Parity Control Enable */
+#define USART_CR1_WAKE_Pos           (11U)
+#define USART_CR1_WAKE_Msk           (0x1UL << USART_CR1_WAKE_Pos)             /*!< 0x00000800 */
+#define USART_CR1_WAKE               USART_CR1_WAKE_Msk                        /*!< Receiver Wakeup method */
+#define USART_CR1_M_Pos              (12U)
+#define USART_CR1_M_Msk              (0x10001UL << USART_CR1_M_Pos)            /*!< 0x10001000 */
+#define USART_CR1_M                  USART_CR1_M_Msk                           /*!< Word length */
+#define USART_CR1_M0_Pos             (12U)
+#define USART_CR1_M0_Msk             (0x1UL << USART_CR1_M0_Pos)               /*!< 0x00001000 */
+#define USART_CR1_M0                 USART_CR1_M0_Msk                          /*!< Word length - Bit 0 */
+#define USART_CR1_MME_Pos            (13U)
+#define USART_CR1_MME_Msk            (0x1UL << USART_CR1_MME_Pos)              /*!< 0x00002000 */
+#define USART_CR1_MME                USART_CR1_MME_Msk                         /*!< Mute Mode Enable */
+#define USART_CR1_CMIE_Pos           (14U)
+#define USART_CR1_CMIE_Msk           (0x1UL << USART_CR1_CMIE_Pos)             /*!< 0x00004000 */
+#define USART_CR1_CMIE               USART_CR1_CMIE_Msk                        /*!< Character match interrupt enable */
+#define USART_CR1_OVER8_Pos          (15U)
+#define USART_CR1_OVER8_Msk          (0x1UL << USART_CR1_OVER8_Pos)            /*!< 0x00008000 */
+#define USART_CR1_OVER8              USART_CR1_OVER8_Msk                       /*!< Oversampling by 8-bit or 16-bit mode */
+#define USART_CR1_DEDT_Pos           (16U)
+#define USART_CR1_DEDT_Msk           (0x1FUL << USART_CR1_DEDT_Pos)            /*!< 0x001F0000 */
+#define USART_CR1_DEDT               USART_CR1_DEDT_Msk                        /*!< DEDT[4:0] bits (Driver Enable Deassertion Time) */
+#define USART_CR1_DEDT_0             (0x01UL << USART_CR1_DEDT_Pos)            /*!< 0x00010000 */
+#define USART_CR1_DEDT_1             (0x02UL << USART_CR1_DEDT_Pos)            /*!< 0x00020000 */
+#define USART_CR1_DEDT_2             (0x04UL << USART_CR1_DEDT_Pos)            /*!< 0x00040000 */
+#define USART_CR1_DEDT_3             (0x08UL << USART_CR1_DEDT_Pos)            /*!< 0x00080000 */
+#define USART_CR1_DEDT_4             (0x10UL << USART_CR1_DEDT_Pos)            /*!< 0x00100000 */
+#define USART_CR1_DEAT_Pos           (21U)
+#define USART_CR1_DEAT_Msk           (0x1FUL << USART_CR1_DEAT_Pos)            /*!< 0x03E00000 */
+#define USART_CR1_DEAT               USART_CR1_DEAT_Msk                        /*!< DEAT[4:0] bits (Driver Enable Assertion Time) */
+#define USART_CR1_DEAT_0             (0x01UL << USART_CR1_DEAT_Pos)            /*!< 0x00200000 */
+#define USART_CR1_DEAT_1             (0x02UL << USART_CR1_DEAT_Pos)            /*!< 0x00400000 */
+#define USART_CR1_DEAT_2             (0x04UL << USART_CR1_DEAT_Pos)            /*!< 0x00800000 */
+#define USART_CR1_DEAT_3             (0x08UL << USART_CR1_DEAT_Pos)            /*!< 0x01000000 */
+#define USART_CR1_DEAT_4             (0x10UL << USART_CR1_DEAT_Pos)            /*!< 0x02000000 */
+#define USART_CR1_RTOIE_Pos          (26U)
+#define USART_CR1_RTOIE_Msk          (0x1UL << USART_CR1_RTOIE_Pos)            /*!< 0x04000000 */
+#define USART_CR1_RTOIE              USART_CR1_RTOIE_Msk                       /*!< Receive Time Out interrupt enable */
+#define USART_CR1_EOBIE_Pos          (27U)
+#define USART_CR1_EOBIE_Msk          (0x1UL << USART_CR1_EOBIE_Pos)            /*!< 0x08000000 */
+#define USART_CR1_EOBIE              USART_CR1_EOBIE_Msk                       /*!< End of Block interrupt enable */
+#define USART_CR1_M1_Pos             (28U)
+#define USART_CR1_M1_Msk             (0x1UL << USART_CR1_M1_Pos)               /*!< 0x10000000 */
+#define USART_CR1_M1                 USART_CR1_M1_Msk                          /*!< Word length - Bit 1 */
+#define USART_CR1_FIFOEN_Pos         (29U)
+#define USART_CR1_FIFOEN_Msk         (0x1UL << USART_CR1_FIFOEN_Pos)           /*!< 0x20000000 */
+#define USART_CR1_FIFOEN             USART_CR1_FIFOEN_Msk                      /*!< FIFO mode enable */
+#define USART_CR1_TXFEIE_Pos         (30U)
+#define USART_CR1_TXFEIE_Msk         (0x1UL << USART_CR1_TXFEIE_Pos)           /*!< 0x40000000 */
+#define USART_CR1_TXFEIE             USART_CR1_TXFEIE_Msk                      /*!< TXFIFO empty interrupt enable */
+#define USART_CR1_RXFFIE_Pos         (31U)
+#define USART_CR1_RXFFIE_Msk         (0x1UL << USART_CR1_RXFFIE_Pos)           /*!< 0x80000000 */
+#define USART_CR1_RXFFIE             USART_CR1_RXFFIE_Msk                      /*!< RXFIFO Full interrupt enable */
+
+/******************  Bit definition for USART_CR2 register  *******************/
+#define USART_CR2_SLVEN_Pos          (0U)
+#define USART_CR2_SLVEN_Msk          (0x1UL << USART_CR2_SLVEN_Pos)            /*!< 0x00000001 */
+#define USART_CR2_SLVEN              USART_CR2_SLVEN_Msk                       /*!< Synchronous Slave mode enable */
+#define USART_CR2_DIS_NSS_Pos        (3U)
+#define USART_CR2_DIS_NSS_Msk        (0x1UL << USART_CR2_DIS_NSS_Pos)          /*!< 0x00000008 */
+#define USART_CR2_DIS_NSS            USART_CR2_DIS_NSS_Msk                     /*!< NSS input pin disable for SPI slave selection */
+#define USART_CR2_ADDM7_Pos          (4U)
+#define USART_CR2_ADDM7_Msk          (0x1UL << USART_CR2_ADDM7_Pos)            /*!< 0x00000010 */
+#define USART_CR2_ADDM7              USART_CR2_ADDM7_Msk                       /*!< 7-bit or 4-bit Address Detection */
+#define USART_CR2_LBDL_Pos           (5U)
+#define USART_CR2_LBDL_Msk           (0x1UL << USART_CR2_LBDL_Pos)             /*!< 0x00000020 */
+#define USART_CR2_LBDL               USART_CR2_LBDL_Msk                        /*!< LIN Break Detection Length */
+#define USART_CR2_LBDIE_Pos          (6U)
+#define USART_CR2_LBDIE_Msk          (0x1UL << USART_CR2_LBDIE_Pos)            /*!< 0x00000040 */
+#define USART_CR2_LBDIE              USART_CR2_LBDIE_Msk                       /*!< LIN Break Detection Interrupt Enable */
+#define USART_CR2_LBCL_Pos           (8U)
+#define USART_CR2_LBCL_Msk           (0x1UL << USART_CR2_LBCL_Pos)             /*!< 0x00000100 */
+#define USART_CR2_LBCL               USART_CR2_LBCL_Msk                        /*!< Last Bit Clock pulse */
+#define USART_CR2_CPHA_Pos           (9U)
+#define USART_CR2_CPHA_Msk           (0x1UL << USART_CR2_CPHA_Pos)             /*!< 0x00000200 */
+#define USART_CR2_CPHA               USART_CR2_CPHA_Msk                        /*!< Clock Phase */
+#define USART_CR2_CPOL_Pos           (10U)
+#define USART_CR2_CPOL_Msk           (0x1UL << USART_CR2_CPOL_Pos)             /*!< 0x00000400 */
+#define USART_CR2_CPOL               USART_CR2_CPOL_Msk                        /*!< Clock Polarity */
+#define USART_CR2_CLKEN_Pos          (11U)
+#define USART_CR2_CLKEN_Msk          (0x1UL << USART_CR2_CLKEN_Pos)            /*!< 0x00000800 */
+#define USART_CR2_CLKEN              USART_CR2_CLKEN_Msk                       /*!< Clock Enable */
+#define USART_CR2_STOP_Pos           (12U)
+#define USART_CR2_STOP_Msk           (0x3UL << USART_CR2_STOP_Pos)             /*!< 0x00003000 */
+#define USART_CR2_STOP               USART_CR2_STOP_Msk                        /*!< STOP[1:0] bits (STOP bits) */
+#define USART_CR2_STOP_0             (0x1UL << USART_CR2_STOP_Pos)             /*!< 0x00001000 */
+#define USART_CR2_STOP_1             (0x2UL << USART_CR2_STOP_Pos)             /*!< 0x00002000 */
+#define USART_CR2_LINEN_Pos          (14U)
+#define USART_CR2_LINEN_Msk          (0x1UL << USART_CR2_LINEN_Pos)            /*!< 0x00004000 */
+#define USART_CR2_LINEN              USART_CR2_LINEN_Msk                       /*!< LIN mode enable */
+#define USART_CR2_SWAP_Pos           (15U)
+#define USART_CR2_SWAP_Msk           (0x1UL << USART_CR2_SWAP_Pos)             /*!< 0x00008000 */
+#define USART_CR2_SWAP               USART_CR2_SWAP_Msk                        /*!< SWAP TX/RX pins */
+#define USART_CR2_RXINV_Pos          (16U)
+#define USART_CR2_RXINV_Msk          (0x1UL << USART_CR2_RXINV_Pos)            /*!< 0x00010000 */
+#define USART_CR2_RXINV              USART_CR2_RXINV_Msk                       /*!< RX pin active level inversion */
+#define USART_CR2_TXINV_Pos          (17U)
+#define USART_CR2_TXINV_Msk          (0x1UL << USART_CR2_TXINV_Pos)            /*!< 0x00020000 */
+#define USART_CR2_TXINV              USART_CR2_TXINV_Msk                       /*!< TX pin active level inversion */
+#define USART_CR2_DATAINV_Pos        (18U)
+#define USART_CR2_DATAINV_Msk        (0x1UL << USART_CR2_DATAINV_Pos)          /*!< 0x00040000 */
+#define USART_CR2_DATAINV            USART_CR2_DATAINV_Msk                     /*!< Binary data inversion */
+#define USART_CR2_MSBFIRST_Pos       (19U)
+#define USART_CR2_MSBFIRST_Msk       (0x1UL << USART_CR2_MSBFIRST_Pos)         /*!< 0x00080000 */
+#define USART_CR2_MSBFIRST           USART_CR2_MSBFIRST_Msk                    /*!< Most Significant Bit First */
+#define USART_CR2_ABREN_Pos          (20U)
+#define USART_CR2_ABREN_Msk          (0x1UL << USART_CR2_ABREN_Pos)            /*!< 0x00100000 */
+#define USART_CR2_ABREN              USART_CR2_ABREN_Msk                       /*!< Auto Baud-Rate Enable*/
+#define USART_CR2_ABRMODE_Pos        (21U)
+#define USART_CR2_ABRMODE_Msk        (0x3UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00600000 */
+#define USART_CR2_ABRMODE            USART_CR2_ABRMODE_Msk                     /*!< ABRMOD[1:0] bits (Auto Baud-Rate Mode) */
+#define USART_CR2_ABRMODE_0          (0x1UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00200000 */
+#define USART_CR2_ABRMODE_1          (0x2UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00400000 */
+#define USART_CR2_RTOEN_Pos          (23U)
+#define USART_CR2_RTOEN_Msk          (0x1UL << USART_CR2_RTOEN_Pos)            /*!< 0x00800000 */
+#define USART_CR2_RTOEN              USART_CR2_RTOEN_Msk                       /*!< Receiver Time-Out enable */
+#define USART_CR2_ADD_Pos            (24U)
+#define USART_CR2_ADD_Msk            (0xFFUL << USART_CR2_ADD_Pos)             /*!< 0xFF000000 */
+#define USART_CR2_ADD                USART_CR2_ADD_Msk                         /*!< Address of the USART node */
+
+/******************  Bit definition for USART_CR3 register  *******************/
+#define USART_CR3_EIE_Pos            (0U)
+#define USART_CR3_EIE_Msk            (0x1UL << USART_CR3_EIE_Pos)              /*!< 0x00000001 */
+#define USART_CR3_EIE                USART_CR3_EIE_Msk                         /*!< Error Interrupt Enable */
+#define USART_CR3_IREN_Pos           (1U)
+#define USART_CR3_IREN_Msk           (0x1UL << USART_CR3_IREN_Pos)             /*!< 0x00000002 */
+#define USART_CR3_IREN               USART_CR3_IREN_Msk                        /*!< IrDA mode Enable */
+#define USART_CR3_IRLP_Pos           (2U)
+#define USART_CR3_IRLP_Msk           (0x1UL << USART_CR3_IRLP_Pos)             /*!< 0x00000004 */
+#define USART_CR3_IRLP               USART_CR3_IRLP_Msk                        /*!< IrDA Low-Power */
+#define USART_CR3_HDSEL_Pos          (3U)
+#define USART_CR3_HDSEL_Msk          (0x1UL << USART_CR3_HDSEL_Pos)            /*!< 0x00000008 */
+#define USART_CR3_HDSEL              USART_CR3_HDSEL_Msk                       /*!< Half-Duplex Selection */
+#define USART_CR3_NACK_Pos           (4U)
+#define USART_CR3_NACK_Msk           (0x1UL << USART_CR3_NACK_Pos)             /*!< 0x00000010 */
+#define USART_CR3_NACK               USART_CR3_NACK_Msk                        /*!< SmartCard NACK enable */
+#define USART_CR3_SCEN_Pos           (5U)
+#define USART_CR3_SCEN_Msk           (0x1UL << USART_CR3_SCEN_Pos)             /*!< 0x00000020 */
+#define USART_CR3_SCEN               USART_CR3_SCEN_Msk                        /*!< SmartCard mode enable */
+#define USART_CR3_DMAR_Pos           (6U)
+#define USART_CR3_DMAR_Msk           (0x1UL << USART_CR3_DMAR_Pos)             /*!< 0x00000040 */
+#define USART_CR3_DMAR               USART_CR3_DMAR_Msk                        /*!< DMA Enable Receiver */
+#define USART_CR3_DMAT_Pos           (7U)
+#define USART_CR3_DMAT_Msk           (0x1UL << USART_CR3_DMAT_Pos)             /*!< 0x00000080 */
+#define USART_CR3_DMAT               USART_CR3_DMAT_Msk                        /*!< DMA Enable Transmitter */
+#define USART_CR3_RTSE_Pos           (8U)
+#define USART_CR3_RTSE_Msk           (0x1UL << USART_CR3_RTSE_Pos)             /*!< 0x00000100 */
+#define USART_CR3_RTSE               USART_CR3_RTSE_Msk                        /*!< RTS Enable */
+#define USART_CR3_CTSE_Pos           (9U)
+#define USART_CR3_CTSE_Msk           (0x1UL << USART_CR3_CTSE_Pos)             /*!< 0x00000200 */
+#define USART_CR3_CTSE               USART_CR3_CTSE_Msk                        /*!< CTS Enable */
+#define USART_CR3_CTSIE_Pos          (10U)
+#define USART_CR3_CTSIE_Msk          (0x1UL << USART_CR3_CTSIE_Pos)            /*!< 0x00000400 */
+#define USART_CR3_CTSIE              USART_CR3_CTSIE_Msk                       /*!< CTS Interrupt Enable */
+#define USART_CR3_ONEBIT_Pos         (11U)
+#define USART_CR3_ONEBIT_Msk         (0x1UL << USART_CR3_ONEBIT_Pos)           /*!< 0x00000800 */
+#define USART_CR3_ONEBIT             USART_CR3_ONEBIT_Msk                      /*!< One sample bit method enable */
+#define USART_CR3_OVRDIS_Pos         (12U)
+#define USART_CR3_OVRDIS_Msk         (0x1UL << USART_CR3_OVRDIS_Pos)           /*!< 0x00001000 */
+#define USART_CR3_OVRDIS             USART_CR3_OVRDIS_Msk                      /*!< Overrun Disable */
+#define USART_CR3_DDRE_Pos           (13U)
+#define USART_CR3_DDRE_Msk           (0x1UL << USART_CR3_DDRE_Pos)             /*!< 0x00002000 */
+#define USART_CR3_DDRE               USART_CR3_DDRE_Msk                        /*!< DMA Disable on Reception Error */
+#define USART_CR3_DEM_Pos            (14U)
+#define USART_CR3_DEM_Msk            (0x1UL << USART_CR3_DEM_Pos)              /*!< 0x00004000 */
+#define USART_CR3_DEM                USART_CR3_DEM_Msk                         /*!< Driver Enable Mode */
+#define USART_CR3_DEP_Pos            (15U)
+#define USART_CR3_DEP_Msk            (0x1UL << USART_CR3_DEP_Pos)              /*!< 0x00008000 */
+#define USART_CR3_DEP                USART_CR3_DEP_Msk                         /*!< Driver Enable Polarity Selection */
+#define USART_CR3_SCARCNT_Pos        (17U)
+#define USART_CR3_SCARCNT_Msk        (0x7UL << USART_CR3_SCARCNT_Pos)          /*!< 0x000E0000 */
+#define USART_CR3_SCARCNT            USART_CR3_SCARCNT_Msk                     /*!< SCARCNT[2:0] bits (SmartCard Auto-Retry Count) */
+#define USART_CR3_SCARCNT_0          (0x1UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00020000 */
+#define USART_CR3_SCARCNT_1          (0x2UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00040000 */
+#define USART_CR3_SCARCNT_2          (0x4UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00080000 */
+#define USART_CR3_WUS_Pos            (20U)
+#define USART_CR3_WUS_Msk            (0x3UL << USART_CR3_WUS_Pos)              /*!< 0x00300000 */
+#define USART_CR3_WUS                USART_CR3_WUS_Msk                         /*!< WUS[1:0] bits (Wake UP Interrupt Flag Selection) */
+#define USART_CR3_WUS_0              (0x1UL << USART_CR3_WUS_Pos)              /*!< 0x00100000 */
+#define USART_CR3_WUS_1              (0x2UL << USART_CR3_WUS_Pos)              /*!< 0x00200000 */
+#define USART_CR3_WUFIE_Pos          (22U)
+#define USART_CR3_WUFIE_Msk          (0x1UL << USART_CR3_WUFIE_Pos)            /*!< 0x00400000 */
+#define USART_CR3_WUFIE              USART_CR3_WUFIE_Msk                       /*!< Wake Up Interrupt Enable */
+#define USART_CR3_TXFTIE_Pos         (23U)
+#define USART_CR3_TXFTIE_Msk         (0x1UL << USART_CR3_TXFTIE_Pos)           /*!< 0x00800000 */
+#define USART_CR3_TXFTIE             USART_CR3_TXFTIE_Msk                      /*!< TXFIFO threshold interrupt enable */
+#define USART_CR3_TCBGTIE_Pos        (24U)
+#define USART_CR3_TCBGTIE_Msk        (0x1UL << USART_CR3_TCBGTIE_Pos)          /*!< 0x01000000 */
+#define USART_CR3_TCBGTIE            USART_CR3_TCBGTIE_Msk                     /*!< Transmission Complete Before Guard Time Interrupt Enable */
+#define USART_CR3_RXFTCFG_Pos        (25U)
+#define USART_CR3_RXFTCFG_Msk        (0x7UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x0E000000 */
+#define USART_CR3_RXFTCFG            USART_CR3_RXFTCFG_Msk                     /*!< RXFIFO FIFO threshold configuration */
+#define USART_CR3_RXFTCFG_0          (0x1UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x02000000 */
+#define USART_CR3_RXFTCFG_1          (0x2UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x04000000 */
+#define USART_CR3_RXFTCFG_2          (0x4UL << USART_CR3_RXFTCFG_Pos)          /*!< 0x08000000 */
+#define USART_CR3_RXFTIE_Pos         (28U)
+#define USART_CR3_RXFTIE_Msk         (0x1UL << USART_CR3_RXFTIE_Pos)           /*!< 0x10000000 */
+#define USART_CR3_RXFTIE             USART_CR3_RXFTIE_Msk                      /*!< RXFIFO threshold interrupt enable */
+#define USART_CR3_TXFTCFG_Pos        (29U)
+#define USART_CR3_TXFTCFG_Msk        (0x7UL << USART_CR3_TXFTCFG_Pos)          /*!< 0xE0000000 */
+#define USART_CR3_TXFTCFG            USART_CR3_TXFTCFG_Msk                     /*!< TXFIFO threshold configuration */
+#define USART_CR3_TXFTCFG_0          (0x1UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x20000000 */
+#define USART_CR3_TXFTCFG_1          (0x2UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x40000000 */
+#define USART_CR3_TXFTCFG_2          (0x4UL << USART_CR3_TXFTCFG_Pos)          /*!< 0x80000000 */
+
+/******************  Bit definition for USART_BRR register  *******************/
+#define USART_BRR_LPUART_Pos         (0U)
+#define USART_BRR_LPUART_Msk         (0xFFFFFUL << USART_BRR_LPUART_Pos)       /*!< 0x000FFFFF */
+#define USART_BRR_LPUART             USART_BRR_LPUART_Msk                      /*!< LPUART Baud rate register [19:0] */
+#define USART_BRR_BRR                ((uint16_t)0xFFFF)                        /*!< USART  Baud rate register [15:0] */
+
+/******************  Bit definition for USART_GTPR register  ******************/
+#define USART_GTPR_PSC_Pos           (0U)
+#define USART_GTPR_PSC_Msk           (0xFFUL << USART_GTPR_PSC_Pos)            /*!< 0x000000FF */
+#define USART_GTPR_PSC               USART_GTPR_PSC_Msk                        /*!< PSC[7:0] bits (Prescaler value) */
+#define USART_GTPR_GT_Pos            (8U)
+#define USART_GTPR_GT_Msk            (0xFFUL << USART_GTPR_GT_Pos)             /*!< 0x0000FF00 */
+#define USART_GTPR_GT                USART_GTPR_GT_Msk                         /*!< GT[7:0] bits (Guard time value) */
+
+/*******************  Bit definition for USART_RTOR register  *****************/
+#define USART_RTOR_RTO_Pos           (0U)
+#define USART_RTOR_RTO_Msk           (0xFFFFFFUL << USART_RTOR_RTO_Pos)        /*!< 0x00FFFFFF */
+#define USART_RTOR_RTO               USART_RTOR_RTO_Msk                        /*!< Receiver Time Out Value */
+#define USART_RTOR_BLEN_Pos          (24U)
+#define USART_RTOR_BLEN_Msk          (0xFFUL << USART_RTOR_BLEN_Pos)           /*!< 0xFF000000 */
+#define USART_RTOR_BLEN              USART_RTOR_BLEN_Msk                       /*!< Block Length */
+
+/*******************  Bit definition for USART_RQR register  ******************/
+#define USART_RQR_ABRRQ        ((uint16_t)0x0001)                              /*!< Auto-Baud Rate Request */
+#define USART_RQR_SBKRQ        ((uint16_t)0x0002)                              /*!< Send Break Request */
+#define USART_RQR_MMRQ         ((uint16_t)0x0004)                              /*!< Mute Mode Request */
+#define USART_RQR_RXFRQ        ((uint16_t)0x0008)                              /*!< Receive Data flush Request */
+#define USART_RQR_TXFRQ        ((uint16_t)0x0010)                              /*!< Transmit data flush Request */
+
+/*******************  Bit definition for USART_ISR register  ******************/
+#define USART_ISR_PE_Pos             (0U)
+#define USART_ISR_PE_Msk             (0x1UL << USART_ISR_PE_Pos)               /*!< 0x00000001 */
+#define USART_ISR_PE                 USART_ISR_PE_Msk                          /*!< Parity Error */
+#define USART_ISR_FE_Pos             (1U)
+#define USART_ISR_FE_Msk             (0x1UL << USART_ISR_FE_Pos)               /*!< 0x00000002 */
+#define USART_ISR_FE                 USART_ISR_FE_Msk                          /*!< Framing Error */
+#define USART_ISR_NE_Pos             (2U)
+#define USART_ISR_NE_Msk             (0x1UL << USART_ISR_NE_Pos)               /*!< 0x00000004 */
+#define USART_ISR_NE                 USART_ISR_NE_Msk                          /*!< Noise detected Flag */
+#define USART_ISR_ORE_Pos            (3U)
+#define USART_ISR_ORE_Msk            (0x1UL << USART_ISR_ORE_Pos)              /*!< 0x00000008 */
+#define USART_ISR_ORE                USART_ISR_ORE_Msk                         /*!< OverRun Error */
+#define USART_ISR_IDLE_Pos           (4U)
+#define USART_ISR_IDLE_Msk           (0x1UL << USART_ISR_IDLE_Pos)             /*!< 0x00000010 */
+#define USART_ISR_IDLE               USART_ISR_IDLE_Msk                        /*!< IDLE line detected */
+#define USART_ISR_RXNE_RXFNE_Pos     (5U)
+#define USART_ISR_RXNE_RXFNE_Msk     (0x1UL << USART_ISR_RXNE_RXFNE_Pos)       /*!< 0x00000020 */
+#define USART_ISR_RXNE_RXFNE         USART_ISR_RXNE_RXFNE_Msk                  /*!< Read Data Register Not Empty/RXFIFO Not Empty */
+#define USART_ISR_TC_Pos             (6U)
+#define USART_ISR_TC_Msk             (0x1UL << USART_ISR_TC_Pos)               /*!< 0x00000040 */
+#define USART_ISR_TC                 USART_ISR_TC_Msk                          /*!< Transmission Complete */
+#define USART_ISR_TXE_TXFNF_Pos      (7U)
+#define USART_ISR_TXE_TXFNF_Msk      (0x1UL << USART_ISR_TXE_TXFNF_Pos)        /*!< 0x00000080 */
+#define USART_ISR_TXE_TXFNF          USART_ISR_TXE_TXFNF_Msk                   /*!< Transmit Data Register Empty/TXFIFO Not Full */
+#define USART_ISR_LBDF_Pos           (8U)
+#define USART_ISR_LBDF_Msk           (0x1UL << USART_ISR_LBDF_Pos)             /*!< 0x00000100 */
+#define USART_ISR_LBDF               USART_ISR_LBDF_Msk                        /*!< LIN Break Detection Flag */
+#define USART_ISR_CTSIF_Pos          (9U)
+#define USART_ISR_CTSIF_Msk          (0x1UL << USART_ISR_CTSIF_Pos)            /*!< 0x00000200 */
+#define USART_ISR_CTSIF              USART_ISR_CTSIF_Msk                       /*!< CTS interrupt flag */
+#define USART_ISR_CTS_Pos            (10U)
+#define USART_ISR_CTS_Msk            (0x1UL << USART_ISR_CTS_Pos)              /*!< 0x00000400 */
+#define USART_ISR_CTS                USART_ISR_CTS_Msk                         /*!< CTS flag */
+#define USART_ISR_RTOF_Pos           (11U)
+#define USART_ISR_RTOF_Msk           (0x1UL << USART_ISR_RTOF_Pos)             /*!< 0x00000800 */
+#define USART_ISR_RTOF               USART_ISR_RTOF_Msk                        /*!< Receiver Time Out */
+#define USART_ISR_EOBF_Pos           (12U)
+#define USART_ISR_EOBF_Msk           (0x1UL << USART_ISR_EOBF_Pos)             /*!< 0x00001000 */
+#define USART_ISR_EOBF               USART_ISR_EOBF_Msk                        /*!< End Of Block Flag */
+#define USART_ISR_UDR_Pos            (13U)
+#define USART_ISR_UDR_Msk            (0x1UL << USART_ISR_UDR_Pos)              /*!< 0x00002000 */
+#define USART_ISR_UDR                 USART_ISR_UDR_Msk                        /*!< SPI Slave Underrun Error Flag */
+#define USART_ISR_ABRE_Pos           (14U)
+#define USART_ISR_ABRE_Msk           (0x1UL << USART_ISR_ABRE_Pos)             /*!< 0x00004000 */
+#define USART_ISR_ABRE               USART_ISR_ABRE_Msk                        /*!< Auto-Baud Rate Error */
+#define USART_ISR_ABRF_Pos           (15U)
+#define USART_ISR_ABRF_Msk           (0x1UL << USART_ISR_ABRF_Pos)             /*!< 0x00008000 */
+#define USART_ISR_ABRF               USART_ISR_ABRF_Msk                        /*!< Auto-Baud Rate Flag */
+#define USART_ISR_BUSY_Pos           (16U)
+#define USART_ISR_BUSY_Msk           (0x1UL << USART_ISR_BUSY_Pos)             /*!< 0x00010000 */
+#define USART_ISR_BUSY               USART_ISR_BUSY_Msk                        /*!< Busy Flag */
+#define USART_ISR_CMF_Pos            (17U)
+#define USART_ISR_CMF_Msk            (0x1UL << USART_ISR_CMF_Pos)              /*!< 0x00020000 */
+#define USART_ISR_CMF                USART_ISR_CMF_Msk                         /*!< Character Match Flag */
+#define USART_ISR_SBKF_Pos           (18U)
+#define USART_ISR_SBKF_Msk           (0x1UL << USART_ISR_SBKF_Pos)             /*!< 0x00040000 */
+#define USART_ISR_SBKF               USART_ISR_SBKF_Msk                        /*!< Send Break Flag */
+#define USART_ISR_RWU_Pos            (19U)
+#define USART_ISR_RWU_Msk            (0x1UL << USART_ISR_RWU_Pos)              /*!< 0x00080000 */
+#define USART_ISR_RWU                USART_ISR_RWU_Msk                         /*!< Receive Wake Up from mute mode Flag */
+#define USART_ISR_WUF_Pos            (20U)
+#define USART_ISR_WUF_Msk            (0x1UL << USART_ISR_WUF_Pos)              /*!< 0x00100000 */
+#define USART_ISR_WUF                USART_ISR_WUF_Msk                         /*!< Wake Up from stop mode Flag */
+#define USART_ISR_TEACK_Pos          (21U)
+#define USART_ISR_TEACK_Msk          (0x1UL << USART_ISR_TEACK_Pos)            /*!< 0x00200000 */
+#define USART_ISR_TEACK              USART_ISR_TEACK_Msk                       /*!< Transmit Enable Acknowledge Flag */
+#define USART_ISR_REACK_Pos          (22U)
+#define USART_ISR_REACK_Msk          (0x1UL << USART_ISR_REACK_Pos)            /*!< 0x00400000 */
+#define USART_ISR_REACK              USART_ISR_REACK_Msk                       /*!< Receive Enable Acknowledge Flag */
+#define USART_ISR_TXFE_Pos           (23U)
+#define USART_ISR_TXFE_Msk           (0x1UL << USART_ISR_TXFE_Pos)             /*!< 0x00800000 */
+#define USART_ISR_TXFE               USART_ISR_TXFE_Msk                        /*!< TXFIFO Empty Flag */
+#define USART_ISR_RXFF_Pos           (24U)
+#define USART_ISR_RXFF_Msk           (0x1UL << USART_ISR_RXFF_Pos)             /*!< 0x01000000 */
+#define USART_ISR_RXFF               USART_ISR_RXFF_Msk                        /*!< RXFIFO Full Flag */
+#define USART_ISR_TCBGT_Pos          (25U)
+#define USART_ISR_TCBGT_Msk          (0x1UL << USART_ISR_TCBGT_Pos)            /*!< 0x02000000 */
+#define USART_ISR_TCBGT              USART_ISR_TCBGT_Msk                       /*!< Transmission Complete Before Guard Time Completion Flag */
+#define USART_ISR_RXFT_Pos           (26U)
+#define USART_ISR_RXFT_Msk           (0x1UL << USART_ISR_RXFT_Pos)             /*!< 0x04000000 */
+#define USART_ISR_RXFT               USART_ISR_RXFT_Msk                        /*!< RXFIFO Threshold Flag */
+#define USART_ISR_TXFT_Pos           (27U)
+#define USART_ISR_TXFT_Msk           (0x1UL << USART_ISR_TXFT_Pos)             /*!< 0x08000000 */
+#define USART_ISR_TXFT               USART_ISR_TXFT_Msk                        /*!< TXFIFO Threshold Flag */
+
+/*******************  Bit definition for USART_ICR register  ******************/
+#define USART_ICR_PECF_Pos           (0U)
+#define USART_ICR_PECF_Msk           (0x1UL << USART_ICR_PECF_Pos)             /*!< 0x00000001 */
+#define USART_ICR_PECF               USART_ICR_PECF_Msk                        /*!< Parity Error Clear Flag */
+#define USART_ICR_FECF_Pos           (1U)
+#define USART_ICR_FECF_Msk           (0x1UL << USART_ICR_FECF_Pos)             /*!< 0x00000002 */
+#define USART_ICR_FECF               USART_ICR_FECF_Msk                        /*!< Framing Error Clear Flag */
+#define USART_ICR_NECF_Pos           (2U)
+#define USART_ICR_NECF_Msk           (0x1UL << USART_ICR_NECF_Pos)             /*!< 0x00000004 */
+#define USART_ICR_NECF               USART_ICR_NECF_Msk                        /*!< Noise Error detected Clear Flag */
+#define USART_ICR_ORECF_Pos          (3U)
+#define USART_ICR_ORECF_Msk          (0x1UL << USART_ICR_ORECF_Pos)            /*!< 0x00000008 */
+#define USART_ICR_ORECF              USART_ICR_ORECF_Msk                       /*!< OverRun Error Clear Flag */
+#define USART_ICR_IDLECF_Pos         (4U)
+#define USART_ICR_IDLECF_Msk         (0x1UL << USART_ICR_IDLECF_Pos)           /*!< 0x00000010 */
+#define USART_ICR_IDLECF             USART_ICR_IDLECF_Msk                      /*!< IDLE line detected Clear Flag */
+#define USART_ICR_TXFECF_Pos         (5U)
+#define USART_ICR_TXFECF_Msk         (0x1UL << USART_ICR_TXFECF_Pos)           /*!< 0x00000020 */
+#define USART_ICR_TXFECF             USART_ICR_TXFECF_Msk                      /*!< TXFIFO Empty Clear Flag */
+#define USART_ICR_TCCF_Pos           (6U)
+#define USART_ICR_TCCF_Msk           (0x1UL << USART_ICR_TCCF_Pos)             /*!< 0x00000040 */
+#define USART_ICR_TCCF               USART_ICR_TCCF_Msk                        /*!< Transmission Complete Clear Flag */
+#define USART_ICR_TCBGTCF_Pos        (7U)
+#define USART_ICR_TCBGTCF_Msk        (0x1UL << USART_ICR_TCBGTCF_Pos)          /*!< 0x00000080 */
+#define USART_ICR_TCBGTCF            USART_ICR_TCBGTCF_Msk                     /*!< Transmission Complete Before Guard Time Clear Flag */
+#define USART_ICR_LBDCF_Pos          (8U)
+#define USART_ICR_LBDCF_Msk          (0x1UL << USART_ICR_LBDCF_Pos)            /*!< 0x00000100 */
+#define USART_ICR_LBDCF              USART_ICR_LBDCF_Msk                       /*!< LIN Break Detection Clear Flag */
+#define USART_ICR_CTSCF_Pos          (9U)
+#define USART_ICR_CTSCF_Msk          (0x1UL << USART_ICR_CTSCF_Pos)            /*!< 0x00000200 */
+#define USART_ICR_CTSCF              USART_ICR_CTSCF_Msk                       /*!< CTS Interrupt Clear Flag */
+#define USART_ICR_RTOCF_Pos          (11U)
+#define USART_ICR_RTOCF_Msk          (0x1UL << USART_ICR_RTOCF_Pos)            /*!< 0x00000800 */
+#define USART_ICR_RTOCF              USART_ICR_RTOCF_Msk                       /*!< Receiver Time Out Clear Flag */
+#define USART_ICR_EOBCF_Pos          (12U)
+#define USART_ICR_EOBCF_Msk          (0x1UL << USART_ICR_EOBCF_Pos)            /*!< 0x00001000 */
+#define USART_ICR_EOBCF              USART_ICR_EOBCF_Msk                       /*!< End Of Block Clear Flag */
+#define USART_ICR_UDRCF_Pos          (13U)
+#define USART_ICR_UDRCF_Msk          (0x1UL << USART_ICR_UDRCF_Pos)            /*!< 0x00002000 */
+#define USART_ICR_UDRCF              USART_ICR_UDRCF_Msk                       /*!< SPI Slave Underrun Clear Flag */
+#define USART_ICR_CMCF_Pos           (17U)
+#define USART_ICR_CMCF_Msk           (0x1UL << USART_ICR_CMCF_Pos)             /*!< 0x00020000 */
+#define USART_ICR_CMCF               USART_ICR_CMCF_Msk                        /*!< Character Match Clear Flag */
+#define USART_ICR_WUCF_Pos           (20U)
+#define USART_ICR_WUCF_Msk           (0x1UL << USART_ICR_WUCF_Pos)             /*!< 0x00100000 */
+#define USART_ICR_WUCF               USART_ICR_WUCF_Msk                        /*!< Wake Up from stop mode Clear Flag */
+
+/*******************  Bit definition for USART_RDR register  ******************/
+#define USART_RDR_RDR_Pos             (0U)
+#define USART_RDR_RDR_Msk             (0x1FFUL << USART_RDR_RDR_Pos)           /*!< 0x000001FF */
+#define USART_RDR_RDR                 USART_RDR_RDR_Msk                        /*!< RDR[8:0] bits (Receive Data value) */
+
+/*******************  Bit definition for USART_TDR register  ******************/
+#define USART_TDR_TDR_Pos             (0U)
+#define USART_TDR_TDR_Msk             (0x1FFUL << USART_TDR_TDR_Pos)           /*!< 0x000001FF */
+#define USART_TDR_TDR                 USART_TDR_TDR_Msk                        /*!< TDR[8:0] bits (Transmit Data value) */
+
+/*******************  Bit definition for USART_PRESC register  ****************/
+#define USART_PRESC_PRESCALER_Pos    (0U)
+#define USART_PRESC_PRESCALER_Msk    (0xFUL << USART_PRESC_PRESCALER_Pos)      /*!< 0x0000000F */
+#define USART_PRESC_PRESCALER        USART_PRESC_PRESCALER_Msk                 /*!< PRESCALER[3:0] bits (Clock prescaler) */
+#define USART_PRESC_PRESCALER_0      (0x1UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000001 */
+#define USART_PRESC_PRESCALER_1      (0x2UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000002 */
+#define USART_PRESC_PRESCALER_2      (0x4UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000004 */
+#define USART_PRESC_PRESCALER_3      (0x8UL << USART_PRESC_PRESCALER_Pos)      /*!< 0x00000008 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 VREFBUF                                    */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for VREFBUF_CSR register  ****************/
+#define VREFBUF_CSR_ENVR_Pos    (0U)
+#define VREFBUF_CSR_ENVR_Msk    (0x1UL << VREFBUF_CSR_ENVR_Pos)                /*!< 0x00000001 */
+#define VREFBUF_CSR_ENVR        VREFBUF_CSR_ENVR_Msk                           /*!<Voltage reference buffer enable */
+#define VREFBUF_CSR_HIZ_Pos     (1U)
+#define VREFBUF_CSR_HIZ_Msk     (0x1UL << VREFBUF_CSR_HIZ_Pos)                 /*!< 0x00000002 */
+#define VREFBUF_CSR_HIZ         VREFBUF_CSR_HIZ_Msk                            /*!<High impedance mode             */
+#define VREFBUF_CSR_VRS_Pos     (2U)
+#define VREFBUF_CSR_VRS_Msk     (0x1UL << VREFBUF_CSR_VRS_Pos)                 /*!< 0x00000004 */
+#define VREFBUF_CSR_VRS         VREFBUF_CSR_VRS_Msk                            /*!<Voltage reference scale         */
+#define VREFBUF_CSR_VRR_Pos     (3U)
+#define VREFBUF_CSR_VRR_Msk     (0x1UL << VREFBUF_CSR_VRR_Pos)                 /*!< 0x00000008 */
+#define VREFBUF_CSR_VRR         VREFBUF_CSR_VRR_Msk                            /*!<Voltage reference buffer ready  */
+
+/*******************  Bit definition for VREFBUF_CCR register  ******************/
+#define VREFBUF_CCR_TRIM_Pos    (0U)
+#define VREFBUF_CCR_TRIM_Msk    (0x3FUL << VREFBUF_CCR_TRIM_Pos)               /*!< 0x0000003F */
+#define VREFBUF_CCR_TRIM        VREFBUF_CCR_TRIM_Msk                           /*!<TRIM[5:0] bits (Trimming code)  */
+
+/******************************************************************************/
+/*                                                                            */
+/*                            Window WATCHDOG                                 */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for WWDG_CR register  ********************/
+#define WWDG_CR_T_Pos           (0U)
+#define WWDG_CR_T_Msk           (0x7FUL << WWDG_CR_T_Pos)                      /*!< 0x0000007F */
+#define WWDG_CR_T               WWDG_CR_T_Msk                                  /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
+#define WWDG_CR_T_0             (0x01UL << WWDG_CR_T_Pos)                      /*!< 0x00000001 */
+#define WWDG_CR_T_1             (0x02UL << WWDG_CR_T_Pos)                      /*!< 0x00000002 */
+#define WWDG_CR_T_2             (0x04UL << WWDG_CR_T_Pos)                      /*!< 0x00000004 */
+#define WWDG_CR_T_3             (0x08UL << WWDG_CR_T_Pos)                      /*!< 0x00000008 */
+#define WWDG_CR_T_4             (0x10UL << WWDG_CR_T_Pos)                      /*!< 0x00000010 */
+#define WWDG_CR_T_5             (0x20UL << WWDG_CR_T_Pos)                      /*!< 0x00000020 */
+#define WWDG_CR_T_6             (0x40UL << WWDG_CR_T_Pos)                      /*!< 0x00000040 */
+
+#define WWDG_CR_WDGA_Pos        (7U)
+#define WWDG_CR_WDGA_Msk        (0x1UL << WWDG_CR_WDGA_Pos)                    /*!< 0x00000080 */
+#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               /*!<Activation bit */
+
+/*******************  Bit definition for WWDG_CFR register  *******************/
+#define WWDG_CFR_W_Pos          (0U)
+#define WWDG_CFR_W_Msk          (0x7FUL << WWDG_CFR_W_Pos)                     /*!< 0x0000007F */
+#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 /*!<W[6:0] bits (7-bit window value) */
+#define WWDG_CFR_W_0            (0x01UL << WWDG_CFR_W_Pos)                     /*!< 0x00000001 */
+#define WWDG_CFR_W_1            (0x02UL << WWDG_CFR_W_Pos)                     /*!< 0x00000002 */
+#define WWDG_CFR_W_2            (0x04UL << WWDG_CFR_W_Pos)                     /*!< 0x00000004 */
+#define WWDG_CFR_W_3            (0x08UL << WWDG_CFR_W_Pos)                     /*!< 0x00000008 */
+#define WWDG_CFR_W_4            (0x10UL << WWDG_CFR_W_Pos)                     /*!< 0x00000010 */
+#define WWDG_CFR_W_5            (0x20UL << WWDG_CFR_W_Pos)                     /*!< 0x00000020 */
+#define WWDG_CFR_W_6            (0x40UL << WWDG_CFR_W_Pos)                     /*!< 0x00000040 */
+
+#define WWDG_CFR_WDGTB_Pos      (11U)
+#define WWDG_CFR_WDGTB_Msk      (0x7UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00003800 */
+#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             /*!<WDGTB[2:0] bits (Timer Base) */
+#define WWDG_CFR_WDGTB_0        (0x1UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00000800 */
+#define WWDG_CFR_WDGTB_1        (0x2UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00001000 */
+#define WWDG_CFR_WDGTB_2        (0x4UL << WWDG_CFR_WDGTB_Pos)                  /*!< 0x00002000 */
+
+#define WWDG_CFR_EWI_Pos        (9U)
+#define WWDG_CFR_EWI_Msk        (0x1UL << WWDG_CFR_EWI_Pos)                    /*!< 0x00000200 */
+#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               /*!<Early Wakeup Interrupt */
+
+/*******************  Bit definition for WWDG_SR register  ********************/
+#define WWDG_SR_EWIF_Pos        (0U)
+#define WWDG_SR_EWIF_Msk        (0x1UL << WWDG_SR_EWIF_Pos)                    /*!< 0x00000001 */
+#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               /*!<Early Wakeup Interrupt Flag */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                Debug MCU                                   */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for DBG_IDCODE register  *************/
+#define DBG_IDCODE_DEV_ID_Pos                          (0U)
+#define DBG_IDCODE_DEV_ID_Msk                          (0xFFFUL << DBG_IDCODE_DEV_ID_Pos)  /*!< 0x00000FFF */
+#define DBG_IDCODE_DEV_ID                              DBG_IDCODE_DEV_ID_Msk
+#define DBG_IDCODE_REV_ID_Pos                          (16U)
+#define DBG_IDCODE_REV_ID_Msk                          (0xFFFFUL << DBG_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
+#define DBG_IDCODE_REV_ID                              DBG_IDCODE_REV_ID_Msk
+
+/********************  Bit definition for DBG_CR register  *****************/
+#define DBG_CR_DBG_STOP_Pos                            (1U)
+#define DBG_CR_DBG_STOP_Msk                            (0x1UL << DBG_CR_DBG_STOP_Pos)      /*!< 0x00000002 */
+#define DBG_CR_DBG_STOP                                DBG_CR_DBG_STOP_Msk
+#define DBG_CR_DBG_STANDBY_Pos                         (2U)
+#define DBG_CR_DBG_STANDBY_Msk                         (0x1UL << DBG_CR_DBG_STANDBY_Pos)   /*!< 0x00000004 */
+#define DBG_CR_DBG_STANDBY                             DBG_CR_DBG_STANDBY_Msk
+
+
+/********************  Bit definition for DBG_APB_FZ1 register  ***********/
+#define DBG_APB_FZ1_DBG_TIM2_STOP_Pos                  (0U)
+#define DBG_APB_FZ1_DBG_TIM2_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */
+#define DBG_APB_FZ1_DBG_TIM2_STOP                      DBG_APB_FZ1_DBG_TIM2_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Pos                  (1U)
+#define DBG_APB_FZ1_DBG_TIM3_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */
+#define DBG_APB_FZ1_DBG_TIM3_STOP                      DBG_APB_FZ1_DBG_TIM3_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM4_STOP_Pos                  (2U)
+#define DBG_APB_FZ1_DBG_TIM4_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM4_STOP_Pos) /*!< 0x00000004 */
+#define DBG_APB_FZ1_DBG_TIM4_STOP                      DBG_APB_FZ1_DBG_TIM4_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM6_STOP_Pos                  (4U)
+#define DBG_APB_FZ1_DBG_TIM6_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM6_STOP_Pos) /*!< 0x00000010 */
+#define DBG_APB_FZ1_DBG_TIM6_STOP                      DBG_APB_FZ1_DBG_TIM6_STOP_Msk
+#define DBG_APB_FZ1_DBG_TIM7_STOP_Pos                  (5U)
+#define DBG_APB_FZ1_DBG_TIM7_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_TIM7_STOP_Pos) /*!< 0x00000020 */
+#define DBG_APB_FZ1_DBG_TIM7_STOP                      DBG_APB_FZ1_DBG_TIM7_STOP_Msk
+#define DBG_APB_FZ1_DBG_RTC_STOP_Pos                   (10U)
+#define DBG_APB_FZ1_DBG_RTC_STOP_Msk                   (0x1UL << DBG_APB_FZ1_DBG_RTC_STOP_Pos)  /*!< 0x00000400 */
+#define DBG_APB_FZ1_DBG_RTC_STOP                       DBG_APB_FZ1_DBG_RTC_STOP_Msk
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Pos                  (11U)
+#define DBG_APB_FZ1_DBG_WWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */
+#define DBG_APB_FZ1_DBG_WWDG_STOP                      DBG_APB_FZ1_DBG_WWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Pos                  (12U)
+#define DBG_APB_FZ1_DBG_IWDG_STOP_Msk                  (0x1UL << DBG_APB_FZ1_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */
+#define DBG_APB_FZ1_DBG_IWDG_STOP                      DBG_APB_FZ1_DBG_IWDG_STOP_Msk
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos    (21U)
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk    (0x1UL << DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos) /*!< 0x00200000 */
+#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP        DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk
+#define DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP_Pos    (22U)
+#define DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP_Msk    (0x1UL << DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP_Pos) /*!< 0x00400000 */
+#define DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP        DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP_Msk
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP_Pos                (30U)
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP_Msk                (0x1UL << DBG_APB_FZ1_DBG_LPTIM2_STOP_Pos) /*!< 0x40000000 */
+#define DBG_APB_FZ1_DBG_LPTIM2_STOP                    DBG_APB_FZ1_DBG_LPTIM2_STOP_Msk
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP_Pos                (31U)
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP_Msk                (0x1UL << DBG_APB_FZ1_DBG_LPTIM1_STOP_Pos) /*!< 0x80000000 */
+#define DBG_APB_FZ1_DBG_LPTIM1_STOP                    DBG_APB_FZ1_DBG_LPTIM1_STOP_Msk
+
+/********************  Bit definition for DBG_APB_FZ2 register  ************/
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Pos                  (11U)
+#define DBG_APB_FZ2_DBG_TIM1_STOP_Msk                  (0x1UL << DBG_APB_FZ2_DBG_TIM1_STOP_Pos)  /*!< 0x00000800 */
+#define DBG_APB_FZ2_DBG_TIM1_STOP                      DBG_APB_FZ2_DBG_TIM1_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Pos                 (15U)
+#define DBG_APB_FZ2_DBG_TIM14_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM14_STOP_Pos) /*!< 0x00008000 */
+#define DBG_APB_FZ2_DBG_TIM14_STOP                     DBG_APB_FZ2_DBG_TIM14_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM15_STOP_Pos                 (16U)
+#define DBG_APB_FZ2_DBG_TIM15_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM15_STOP_Pos) /*!< 0x00010000 */
+#define DBG_APB_FZ2_DBG_TIM15_STOP                     DBG_APB_FZ2_DBG_TIM15_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Pos                 (17U)
+#define DBG_APB_FZ2_DBG_TIM16_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM16_STOP_Pos) /*!< 0x00020000 */
+#define DBG_APB_FZ2_DBG_TIM16_STOP                     DBG_APB_FZ2_DBG_TIM16_STOP_Msk
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Pos                 (18U)
+#define DBG_APB_FZ2_DBG_TIM17_STOP_Msk                 (0x1UL << DBG_APB_FZ2_DBG_TIM17_STOP_Pos) /*!< 0x00040000 */
+#define DBG_APB_FZ2_DBG_TIM17_STOP                     DBG_APB_FZ2_DBG_TIM17_STOP_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    UCPD                                   */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for UCPD_CFG1 register  *******************/
+#define UCPD_CFG1_HBITCLKDIV_Pos            (0U)
+#define UCPD_CFG1_HBITCLKDIV_Msk            (0x3FUL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x0000003F */
+#define UCPD_CFG1_HBITCLKDIV                UCPD_CFG1_HBITCLKDIV_Msk              /*!< Number of cycles (minus 1) for a half bit clock */
+#define UCPD_CFG1_HBITCLKDIV_0              (0x01UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000001 */
+#define UCPD_CFG1_HBITCLKDIV_1              (0x02UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000002 */
+#define UCPD_CFG1_HBITCLKDIV_2              (0x04UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000004 */
+#define UCPD_CFG1_HBITCLKDIV_3              (0x08UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000008 */
+#define UCPD_CFG1_HBITCLKDIV_4              (0x10UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000010 */
+#define UCPD_CFG1_HBITCLKDIV_5              (0x20UL << UCPD_CFG1_HBITCLKDIV_Pos)  /*!< 0x00000020 */
+#define UCPD_CFG1_IFRGAP_Pos                (6U)
+#define UCPD_CFG1_IFRGAP_Msk                (0x1FUL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x000007C0 */
+#define UCPD_CFG1_IFRGAP                    UCPD_CFG1_IFRGAP_Msk                  /*!< Clock divider value to generates Interframe gap */
+#define UCPD_CFG1_IFRGAP_0                  (0x01UL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x00000040 */
+#define UCPD_CFG1_IFRGAP_1                  (0x02UL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x00000080 */
+#define UCPD_CFG1_IFRGAP_2                  (0x04UL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x00000100 */
+#define UCPD_CFG1_IFRGAP_3                  (0x08UL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x00000200 */
+#define UCPD_CFG1_IFRGAP_4                  (0x10UL << UCPD_CFG1_IFRGAP_Pos)      /*!< 0x00000400 */
+#define UCPD_CFG1_TRANSWIN_Pos              (11U)
+#define UCPD_CFG1_TRANSWIN_Msk              (0x1FUL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x0000F800 */
+#define UCPD_CFG1_TRANSWIN                  UCPD_CFG1_TRANSWIN_Msk                /*!< Number of cycles (minus 1) of the half bit clock */
+#define UCPD_CFG1_TRANSWIN_0                (0x01UL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x00000800 */
+#define UCPD_CFG1_TRANSWIN_1                (0x02UL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x00001000 */
+#define UCPD_CFG1_TRANSWIN_2                (0x04UL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x00002000 */
+#define UCPD_CFG1_TRANSWIN_3                (0x08UL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x00004000 */
+#define UCPD_CFG1_TRANSWIN_4                (0x10UL << UCPD_CFG1_TRANSWIN_Pos)    /*!< 0x00008000 */
+#define UCPD_CFG1_PSC_UCPDCLK_Pos           (17U)
+#define UCPD_CFG1_PSC_UCPDCLK_Msk           (0x7UL << UCPD_CFG1_PSC_UCPDCLK_Pos)  /*!< 0x000E0000 */
+#define UCPD_CFG1_PSC_UCPDCLK               UCPD_CFG1_PSC_UCPDCLK_Msk             /*!< Prescaler for UCPDCLK */
+#define UCPD_CFG1_PSC_UCPDCLK_0             (0x1UL << UCPD_CFG1_PSC_UCPDCLK_Pos)  /*!< 0x00020000 */
+#define UCPD_CFG1_PSC_UCPDCLK_1             (0x2UL << UCPD_CFG1_PSC_UCPDCLK_Pos)  /*!< 0x00040000 */
+#define UCPD_CFG1_PSC_UCPDCLK_2             (0x4UL << UCPD_CFG1_PSC_UCPDCLK_Pos)  /*!< 0x00080000 */
+#define UCPD_CFG1_RXORDSETEN_Pos            (20U)
+#define UCPD_CFG1_RXORDSETEN_Msk            (0x1FFUL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x1FF00000 */
+#define UCPD_CFG1_RXORDSETEN                UCPD_CFG1_RXORDSETEN_Msk              /*!< Receiver ordered set detection enable */
+#define UCPD_CFG1_RXORDSETEN_0              (0x001UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x00100000 */
+#define UCPD_CFG1_RXORDSETEN_1              (0x002UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x00200000 */
+#define UCPD_CFG1_RXORDSETEN_2              (0x004UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x00400000 */
+#define UCPD_CFG1_RXORDSETEN_3              (0x008UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x00800000 */
+#define UCPD_CFG1_RXORDSETEN_4              (0x010UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x01000000 */
+#define UCPD_CFG1_RXORDSETEN_5              (0x020UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x02000000 */
+#define UCPD_CFG1_RXORDSETEN_6              (0x040UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x04000000 */
+#define UCPD_CFG1_RXORDSETEN_7              (0x080UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x08000000 */
+#define UCPD_CFG1_RXORDSETEN_8              (0x100UL << UCPD_CFG1_RXORDSETEN_Pos) /*!< 0x10000000 */
+#define UCPD_CFG1_TXDMAEN_Pos               (29U)
+#define UCPD_CFG1_TXDMAEN_Msk               (0x1UL << UCPD_CFG1_TXDMAEN_Pos)      /*!< 0x20000000 */
+#define UCPD_CFG1_TXDMAEN                   UCPD_CFG1_TXDMAEN_Msk                 /*!< DMA transmission requests enable   */
+#define UCPD_CFG1_RXDMAEN_Pos               (30U)
+#define UCPD_CFG1_RXDMAEN_Msk               (0x1UL << UCPD_CFG1_RXDMAEN_Pos)      /*!< 0x40000000 */
+#define UCPD_CFG1_RXDMAEN                   UCPD_CFG1_RXDMAEN_Msk                 /*!< DMA reception requests enable   */
+#define UCPD_CFG1_UCPDEN_Pos                (31U)
+#define UCPD_CFG1_UCPDEN_Msk                (0x1UL << UCPD_CFG1_UCPDEN_Pos)       /*!< 0x80000000 */
+#define UCPD_CFG1_UCPDEN                    UCPD_CFG1_UCPDEN_Msk                  /*!< USB Power Delivery Block Enable */
+
+/********************  Bits definition for UCPD_CFG2 register  *******************/
+#define UCPD_CFG2_RXFILTDIS_Pos             (0U)
+#define UCPD_CFG2_RXFILTDIS_Msk             (0x1UL << UCPD_CFG2_RXFILTDIS_Pos)    /*!< 0x00000001 */
+#define UCPD_CFG2_RXFILTDIS                 UCPD_CFG2_RXFILTDIS_Msk               /*!< Enables an Rx pre-filter for the BMC decoder */
+#define UCPD_CFG2_RXFILT2N3_Pos             (1U)
+#define UCPD_CFG2_RXFILT2N3_Msk             (0x1UL << UCPD_CFG2_RXFILT2N3_Pos)    /*!< 0x00000002 */
+#define UCPD_CFG2_RXFILT2N3                 UCPD_CFG2_RXFILT2N3_Msk               /*!< Controls the sampling method for an Rx pre-filter for the BMC decode */
+#define UCPD_CFG2_FORCECLK_Pos              (2U)
+#define UCPD_CFG2_FORCECLK_Msk              (0x1UL << UCPD_CFG2_FORCECLK_Pos)     /*!< 0x00000004 */
+#define UCPD_CFG2_FORCECLK                  UCPD_CFG2_FORCECLK_Msk                /*!< Controls forcing of the clock request UCPDCLK_REQ */
+#define UCPD_CFG2_WUPEN_Pos                 (3U)
+#define UCPD_CFG2_WUPEN_Msk                 (0x1UL << UCPD_CFG2_WUPEN_Pos)        /*!< 0x00000008 */
+#define UCPD_CFG2_WUPEN                     UCPD_CFG2_WUPEN_Msk                   /*!< Wakeup from STOP enable */
+
+/********************  Bits definition for UCPD_CR register  ********************/
+#define UCPD_CR_TXMODE_Pos                  (0U)
+#define UCPD_CR_TXMODE_Msk                  (0x3UL << UCPD_CR_TXMODE_Pos)         /*!< 0x00000003 */
+#define UCPD_CR_TXMODE                      UCPD_CR_TXMODE_Msk                    /*!< Type of Tx packet  */
+#define UCPD_CR_TXMODE_0                    (0x1UL << UCPD_CR_TXMODE_Pos)         /*!< 0x00000001 */
+#define UCPD_CR_TXMODE_1                    (0x2UL << UCPD_CR_TXMODE_Pos)         /*!< 0x00000002 */
+#define UCPD_CR_TXSEND_Pos                  (2U)
+#define UCPD_CR_TXSEND_Msk                  (0x1UL << UCPD_CR_TXSEND_Pos)         /*!< 0x00000004 */
+#define UCPD_CR_TXSEND                      UCPD_CR_TXSEND_Msk                    /*!< Type of Tx packet  */
+#define UCPD_CR_TXHRST_Pos                  (3U)
+#define UCPD_CR_TXHRST_Msk                  (0x1UL << UCPD_CR_TXHRST_Pos)         /*!< 0x00000008 */
+#define UCPD_CR_TXHRST                      UCPD_CR_TXHRST_Msk                    /*!< Command to send a Tx Hard Reset  */
+#define UCPD_CR_RXMODE_Pos                  (4U)
+#define UCPD_CR_RXMODE_Msk                  (0x1UL << UCPD_CR_RXMODE_Pos)         /*!< 0x00000010 */
+#define UCPD_CR_RXMODE                      UCPD_CR_RXMODE_Msk                    /*!< Receiver mode  */
+#define UCPD_CR_PHYRXEN_Pos                 (5U)
+#define UCPD_CR_PHYRXEN_Msk                 (0x1UL << UCPD_CR_PHYRXEN_Pos)        /*!< 0x00000020 */
+#define UCPD_CR_PHYRXEN                     UCPD_CR_PHYRXEN_Msk                   /*!< Controls enable of USB Power Delivery receiver  */
+#define UCPD_CR_PHYCCSEL_Pos                (6U)
+#define UCPD_CR_PHYCCSEL_Msk                (0x1UL << UCPD_CR_PHYCCSEL_Pos)       /*!< 0x00000040 */
+#define UCPD_CR_PHYCCSEL                    UCPD_CR_PHYCCSEL_Msk                  /*!<  */
+#define UCPD_CR_ANASUBMODE_Pos              (7U)
+#define UCPD_CR_ANASUBMODE_Msk              (0x3UL << UCPD_CR_ANASUBMODE_Pos)     /*!< 0x00000180 */
+#define UCPD_CR_ANASUBMODE                  UCPD_CR_ANASUBMODE_Msk                /*!< Analog PHY sub-mode   */
+#define UCPD_CR_ANASUBMODE_0                (0x1UL << UCPD_CR_ANASUBMODE_Pos)     /*!< 0x00000080 */
+#define UCPD_CR_ANASUBMODE_1                (0x2UL << UCPD_CR_ANASUBMODE_Pos)     /*!< 0x00000100 */
+#define UCPD_CR_ANAMODE_Pos                 (9U)
+#define UCPD_CR_ANAMODE_Msk                 (0x1UL << UCPD_CR_ANAMODE_Pos)        /*!< 0x00000200 */
+#define UCPD_CR_ANAMODE                     UCPD_CR_ANAMODE_Msk                   /*!< Analog PHY working mode   */
+#define UCPD_CR_CCENABLE_Pos                (10U)
+#define UCPD_CR_CCENABLE_Msk                (0x3UL << UCPD_CR_CCENABLE_Pos)       /*!< 0x00000C00 */
+#define UCPD_CR_CCENABLE                    UCPD_CR_CCENABLE_Msk                  /*!<  */
+#define UCPD_CR_CCENABLE_0                  (0x1UL << UCPD_CR_CCENABLE_Pos)       /*!< 0x00000400 */
+#define UCPD_CR_CCENABLE_1                  (0x2UL << UCPD_CR_CCENABLE_Pos)       /*!< 0x00000800 */
+#define UCPD_CR_FRSRXEN_Pos                 (16U)
+#define UCPD_CR_FRSRXEN_Msk                 (0x1UL << UCPD_CR_FRSRXEN_Pos)        /*!< 0x00010000 */
+#define UCPD_CR_FRSRXEN                     UCPD_CR_FRSRXEN_Msk                   /*!< Enable FRS request detection function */
+#define UCPD_CR_FRSTX_Pos                   (17U)
+#define UCPD_CR_FRSTX_Msk                   (0x1UL << UCPD_CR_FRSTX_Pos)          /*!< 0x00020000 */
+#define UCPD_CR_FRSTX                       UCPD_CR_FRSTX_Msk                     /*!< Signal Fast Role Swap request */
+#define UCPD_CR_RDCH_Pos                    (18U)
+#define UCPD_CR_RDCH_Msk                    (0x1UL << UCPD_CR_RDCH_Pos)           /*!< 0x00040000 */
+#define UCPD_CR_RDCH                        UCPD_CR_RDCH_Msk                      /*!<  */
+#define UCPD_CR_CC1TCDIS_Pos                (20U)
+#define UCPD_CR_CC1TCDIS_Msk                (0x1UL << UCPD_CR_CC1TCDIS_Pos)       /*!< 0x00100000 */
+#define UCPD_CR_CC1TCDIS                    UCPD_CR_CC1TCDIS_Msk                  /*!< The bit allows the Type-C detector for CC0 to be disabled. */
+#define UCPD_CR_CC2TCDIS_Pos                (21U)
+#define UCPD_CR_CC2TCDIS_Msk                (0x1UL << UCPD_CR_CC2TCDIS_Pos)       /*!< 0x00200000 */
+#define UCPD_CR_CC2TCDIS                    UCPD_CR_CC2TCDIS_Msk                  /*!< The bit allows the Type-C detector for CC2 to be disabled. */
+
+/********************  Bits definition for UCPD_IMR register  *******************/
+#define UCPD_IMR_TXISIE_Pos                 (0U)
+#define UCPD_IMR_TXISIE_Msk                 (0x1UL << UCPD_IMR_TXISIE_Pos)        /*!< 0x00000001 */
+#define UCPD_IMR_TXISIE                     UCPD_IMR_TXISIE_Msk                   /*!< Enable TXIS interrupt  */
+#define UCPD_IMR_TXMSGDISCIE_Pos            (1U)
+#define UCPD_IMR_TXMSGDISCIE_Msk            (0x1UL << UCPD_IMR_TXMSGDISCIE_Pos)   /*!< 0x00000002 */
+#define UCPD_IMR_TXMSGDISCIE                UCPD_IMR_TXMSGDISCIE_Msk              /*!< Enable TXMSGDISC interrupt  */
+#define UCPD_IMR_TXMSGSENTIE_Pos            (2U)
+#define UCPD_IMR_TXMSGSENTIE_Msk            (0x1UL << UCPD_IMR_TXMSGSENTIE_Pos)   /*!< 0x00000004 */
+#define UCPD_IMR_TXMSGSENTIE                UCPD_IMR_TXMSGSENTIE_Msk              /*!< Enable TXMSGSENT interrupt  */
+#define UCPD_IMR_TXMSGABTIE_Pos             (3U)
+#define UCPD_IMR_TXMSGABTIE_Msk             (0x1UL << UCPD_IMR_TXMSGABTIE_Pos)    /*!< 0x00000008 */
+#define UCPD_IMR_TXMSGABTIE                 UCPD_IMR_TXMSGABTIE_Msk               /*!< Enable TXMSGABT interrupt  */
+#define UCPD_IMR_HRSTDISCIE_Pos             (4U)
+#define UCPD_IMR_HRSTDISCIE_Msk             (0x1UL << UCPD_IMR_HRSTDISCIE_Pos)    /*!< 0x00000010 */
+#define UCPD_IMR_HRSTDISCIE                 UCPD_IMR_HRSTDISCIE_Msk               /*!< Enable HRSTDISC interrupt  */
+#define UCPD_IMR_HRSTSENTIE_Pos             (5U)
+#define UCPD_IMR_HRSTSENTIE_Msk             (0x1UL << UCPD_IMR_HRSTSENTIE_Pos)    /*!< 0x00000020 */
+#define UCPD_IMR_HRSTSENTIE                 UCPD_IMR_HRSTSENTIE_Msk               /*!< Enable HRSTSENT interrupt  */
+#define UCPD_IMR_TXUNDIE_Pos                (6U)
+#define UCPD_IMR_TXUNDIE_Msk                (0x1UL << UCPD_IMR_TXUNDIE_Pos)       /*!< 0x00000040 */
+#define UCPD_IMR_TXUNDIE                    UCPD_IMR_TXUNDIE_Msk                  /*!< Enable TXUND interrupt  */
+#define UCPD_IMR_RXNEIE_Pos                 (8U)
+#define UCPD_IMR_RXNEIE_Msk                 (0x1UL << UCPD_IMR_RXNEIE_Pos)        /*!< 0x00000100 */
+#define UCPD_IMR_RXNEIE                     UCPD_IMR_RXNEIE_Msk                   /*!< Enable RXNE interrupt  */
+#define UCPD_IMR_RXORDDETIE_Pos             (9U)
+#define UCPD_IMR_RXORDDETIE_Msk             (0x1UL << UCPD_IMR_RXORDDETIE_Pos)    /*!< 0x00000200 */
+#define UCPD_IMR_RXORDDETIE                 UCPD_IMR_RXORDDETIE_Msk               /*!< Enable RXORDDET interrupt  */
+#define UCPD_IMR_RXHRSTDETIE_Pos            (10U)
+#define UCPD_IMR_RXHRSTDETIE_Msk            (0x1UL << UCPD_IMR_RXHRSTDETIE_Pos)   /*!< 0x00000400 */
+#define UCPD_IMR_RXHRSTDETIE                UCPD_IMR_RXHRSTDETIE_Msk              /*!< Enable RXHRSTDET interrupt  */
+#define UCPD_IMR_RXOVRIE_Pos                (11U)
+#define UCPD_IMR_RXOVRIE_Msk                (0x1UL << UCPD_IMR_RXOVRIE_Pos)       /*!< 0x00000800 */
+#define UCPD_IMR_RXOVRIE                    UCPD_IMR_RXOVRIE_Msk                  /*!< Enable RXOVR interrupt  */
+#define UCPD_IMR_RXMSGENDIE_Pos             (12U)
+#define UCPD_IMR_RXMSGENDIE_Msk             (0x1UL << UCPD_IMR_RXMSGENDIE_Pos)    /*!< 0x00001000 */
+#define UCPD_IMR_RXMSGENDIE                 UCPD_IMR_RXMSGENDIE_Msk               /*!< Enable RXMSGEND interrupt  */
+#define UCPD_IMR_TYPECEVT1IE_Pos            (14U)
+#define UCPD_IMR_TYPECEVT1IE_Msk            (0x1UL << UCPD_IMR_TYPECEVT1IE_Pos)   /*!< 0x00004000 */
+#define UCPD_IMR_TYPECEVT1IE                UCPD_IMR_TYPECEVT1IE_Msk              /*!< Enable TYPECEVT1IE interrupt  */
+#define UCPD_IMR_TYPECEVT2IE_Pos            (15U)
+#define UCPD_IMR_TYPECEVT2IE_Msk            (0x1UL << UCPD_IMR_TYPECEVT2IE_Pos)   /*!< 0x00008000 */
+#define UCPD_IMR_TYPECEVT2IE                UCPD_IMR_TYPECEVT2IE_Msk              /*!< Enable TYPECEVT2IE interrupt  */
+#define UCPD_IMR_FRSEVTIE_Pos               (20U)
+#define UCPD_IMR_FRSEVTIE_Msk               (0x1UL << UCPD_IMR_FRSEVTIE_Pos)      /*!< 0x00100000 */
+#define UCPD_IMR_FRSEVTIE                   UCPD_IMR_FRSEVTIE_Msk                 /*!< Fast Role Swap interrupt  */
+
+/********************  Bits definition for UCPD_SR register  ********************/
+#define UCPD_SR_TXIS_Pos                    (0U)
+#define UCPD_SR_TXIS_Msk                    (0x1UL << UCPD_SR_TXIS_Pos)           /*!< 0x00000001 */
+#define UCPD_SR_TXIS                        UCPD_SR_TXIS_Msk                      /*!< Transmit interrupt status  */
+#define UCPD_SR_TXMSGDISC_Pos               (1U)
+#define UCPD_SR_TXMSGDISC_Msk               (0x1UL << UCPD_SR_TXMSGDISC_Pos)      /*!< 0x00000002 */
+#define UCPD_SR_TXMSGDISC                   UCPD_SR_TXMSGDISC_Msk                 /*!< Transmit message discarded interrupt  */
+#define UCPD_SR_TXMSGSENT_Pos               (2U)
+#define UCPD_SR_TXMSGSENT_Msk               (0x1UL << UCPD_SR_TXMSGSENT_Pos)      /*!< 0x00000004 */
+#define UCPD_SR_TXMSGSENT                   UCPD_SR_TXMSGSENT_Msk                 /*!< Transmit message sent interrupt  */
+#define UCPD_SR_TXMSGABT_Pos                (3U)
+#define UCPD_SR_TXMSGABT_Msk                (0x1UL << UCPD_SR_TXMSGABT_Pos)       /*!< 0x00000008 */
+#define UCPD_SR_TXMSGABT                    UCPD_SR_TXMSGABT_Msk                  /*!< Transmit message abort interrupt  */
+#define UCPD_SR_HRSTDISC_Pos                (4U)
+#define UCPD_SR_HRSTDISC_Msk                (0x1UL << UCPD_SR_HRSTDISC_Pos)       /*!< 0x00000010 */
+#define UCPD_SR_HRSTDISC                    UCPD_SR_HRSTDISC_Msk                  /*!< HRST discarded interrupt  */
+#define UCPD_SR_HRSTSENT_Pos                (5U)
+#define UCPD_SR_HRSTSENT_Msk                (0x1UL << UCPD_SR_HRSTSENT_Pos)       /*!< 0x00000020 */
+#define UCPD_SR_HRSTSENT                    UCPD_SR_HRSTSENT_Msk                  /*!< HRST sent interrupt  */
+#define UCPD_SR_TXUND_Pos                   (6U)
+#define UCPD_SR_TXUND_Msk                   (0x1UL << UCPD_SR_TXUND_Pos)          /*!< 0x00000040 */
+#define UCPD_SR_TXUND                       UCPD_SR_TXUND_Msk                     /*!< Tx data underrun condition interrupt  */
+#define UCPD_SR_RXNE_Pos                    (8U)
+#define UCPD_SR_RXNE_Msk                    (0x1UL << UCPD_SR_RXNE_Pos)           /*!< 0x00000100 */
+#define UCPD_SR_RXNE                        UCPD_SR_RXNE_Msk                      /*!< Receive data register not empty interrupt  */
+#define UCPD_SR_RXORDDET_Pos                (9U)
+#define UCPD_SR_RXORDDET_Msk                (0x1UL << UCPD_SR_RXORDDET_Pos)       /*!< 0x00000200 */
+#define UCPD_SR_RXORDDET                    UCPD_SR_RXORDDET_Msk                  /*!< Rx ordered set (4 K-codes) detected interrupt  */
+#define UCPD_SR_RXHRSTDET_Pos               (10U)
+#define UCPD_SR_RXHRSTDET_Msk               (0x1UL << UCPD_SR_RXHRSTDET_Pos)      /*!< 0x00000400 */
+#define UCPD_SR_RXHRSTDET                   UCPD_SR_RXHRSTDET_Msk                 /*!< Rx Hard Reset detect interrupt  */
+#define UCPD_SR_RXOVR_Pos                   (11U)
+#define UCPD_SR_RXOVR_Msk                   (0x1UL << UCPD_SR_RXOVR_Pos)          /*!< 0x00000800 */
+#define UCPD_SR_RXOVR                       UCPD_SR_RXOVR_Msk                     /*!< Rx data overflow interrupt  */
+#define UCPD_SR_RXMSGEND_Pos                (12U)
+#define UCPD_SR_RXMSGEND_Msk                (0x1UL << UCPD_SR_RXMSGEND_Pos)       /*!< 0x00001000 */
+#define UCPD_SR_RXMSGEND                    UCPD_SR_RXMSGEND_Msk                  /*!< Rx message received  */
+#define UCPD_SR_RXERR_Pos                   (13U)
+#define UCPD_SR_RXERR_Msk                   (0x1UL << UCPD_SR_RXERR_Pos)          /*!< 0x00002000 */
+#define UCPD_SR_RXERR                       UCPD_SR_RXERR_Msk                     /*!< RX Error */
+#define UCPD_SR_TYPECEVT1_Pos               (14U)
+#define UCPD_SR_TYPECEVT1_Msk               (0x1UL << UCPD_SR_TYPECEVT1_Pos)      /*!< 0x00004000 */
+#define UCPD_SR_TYPECEVT1                   UCPD_SR_TYPECEVT1_Msk                 /*!< Type C voltage level event on CC1  */
+#define UCPD_SR_TYPECEVT2_Pos               (15U)
+#define UCPD_SR_TYPECEVT2_Msk               (0x1UL << UCPD_SR_TYPECEVT2_Pos)      /*!< 0x00008000 */
+#define UCPD_SR_TYPECEVT2                   UCPD_SR_TYPECEVT2_Msk                 /*!< Type C voltage level event on CC2  */
+#define UCPD_SR_TYPEC_VSTATE_CC1_Pos        (16U)
+#define UCPD_SR_TYPEC_VSTATE_CC1_Msk        (0x3UL << UCPD_SR_TYPEC_VSTATE_CC1_Pos) /*!< 0x00030000 */
+#define UCPD_SR_TYPEC_VSTATE_CC1            UCPD_SR_TYPEC_VSTATE_CC1_Msk            /*!< Status of DC level on CC1 pin  */
+#define UCPD_SR_TYPEC_VSTATE_CC1_0          (0x1UL << UCPD_SR_TYPEC_VSTATE_CC1_Pos) /*!< 0x00010000 */
+#define UCPD_SR_TYPEC_VSTATE_CC1_1          (0x2UL << UCPD_SR_TYPEC_VSTATE_CC1_Pos) /*!< 0x00020000 */
+#define UCPD_SR_TYPEC_VSTATE_CC2_Pos        (18U)
+#define UCPD_SR_TYPEC_VSTATE_CC2_Msk        (0x3UL << UCPD_SR_TYPEC_VSTATE_CC2_Pos) /*!< 0x000C0000 */
+#define UCPD_SR_TYPEC_VSTATE_CC2            UCPD_SR_TYPEC_VSTATE_CC2_Msk            /*!<Status of DC level on CC2 pin  */
+#define UCPD_SR_TYPEC_VSTATE_CC2_0          (0x1UL << UCPD_SR_TYPEC_VSTATE_CC2_Pos) /*!< 0x00040000 */
+#define UCPD_SR_TYPEC_VSTATE_CC2_1          (0x2UL << UCPD_SR_TYPEC_VSTATE_CC2_Pos) /*!< 0x00080000 */
+#define UCPD_SR_FRSEVT_Pos                  (20U)
+#define UCPD_SR_FRSEVT_Msk                  (0x1UL << UCPD_SR_FRSEVT_Pos)         /*!< 0x00100000 */
+#define UCPD_SR_FRSEVT                      UCPD_SR_FRSEVT_Msk                    /*!< Fast Role Swap detection event  */
+
+/********************  Bits definition for UCPD_ICR register  *******************/
+#define UCPD_ICR_TXMSGDISCCF_Pos            (1U)
+#define UCPD_ICR_TXMSGDISCCF_Msk            (0x1UL << UCPD_ICR_TXMSGDISCCF_Pos)   /*!< 0x00000002 */
+#define UCPD_ICR_TXMSGDISCCF                UCPD_ICR_TXMSGDISCCF_Msk              /*!< Tx message discarded flag (TXMSGDISC) clear  */
+#define UCPD_ICR_TXMSGSENTCF_Pos            (2U)
+#define UCPD_ICR_TXMSGSENTCF_Msk            (0x1UL << UCPD_ICR_TXMSGSENTCF_Pos)   /*!< 0x00000004 */
+#define UCPD_ICR_TXMSGSENTCF                UCPD_ICR_TXMSGSENTCF_Msk              /*!< Tx message sent flag (TXMSGSENT) clear  */
+#define UCPD_ICR_TXMSGABTCF_Pos             (3U)
+#define UCPD_ICR_TXMSGABTCF_Msk             (0x1UL << UCPD_ICR_TXMSGABTCF_Pos)    /*!< 0x00000008 */
+#define UCPD_ICR_TXMSGABTCF                 UCPD_ICR_TXMSGABTCF_Msk               /*!< Tx message abort flag (TXMSGABT) clear  */
+#define UCPD_ICR_HRSTDISCCF_Pos             (4U)
+#define UCPD_ICR_HRSTDISCCF_Msk             (0x1UL << UCPD_ICR_HRSTDISCCF_Pos)    /*!< 0x00000010 */
+#define UCPD_ICR_HRSTDISCCF                 UCPD_ICR_HRSTDISCCF_Msk               /*!< Hard reset discarded flag (HRSTDISC) clear  */
+#define UCPD_ICR_HRSTSENTCF_Pos             (5U)
+#define UCPD_ICR_HRSTSENTCF_Msk             (0x1UL << UCPD_ICR_HRSTSENTCF_Pos)    /*!< 0x00000020 */
+#define UCPD_ICR_HRSTSENTCF                 UCPD_ICR_HRSTSENTCF_Msk               /*!< Hard reset sent flag (HRSTSENT) clear  */
+#define UCPD_ICR_TXUNDCF_Pos                (6U)
+#define UCPD_ICR_TXUNDCF_Msk                (0x1UL << UCPD_ICR_TXUNDCF_Pos)       /*!< 0x00000040 */
+#define UCPD_ICR_TXUNDCF                    UCPD_ICR_TXUNDCF_Msk                  /*!< Tx underflow flag (TXUND) clear  */
+#define UCPD_ICR_RXORDDETCF_Pos             (9U)
+#define UCPD_ICR_RXORDDETCF_Msk             (0x1UL << UCPD_ICR_RXORDDETCF_Pos)    /*!< 0x00000200 */
+#define UCPD_ICR_RXORDDETCF                 UCPD_ICR_RXORDDETCF_Msk               /*!< Rx ordered set detect flag (RXORDDET) clear  */
+#define UCPD_ICR_RXHRSTDETCF_Pos            (10U)
+#define UCPD_ICR_RXHRSTDETCF_Msk            (0x1UL << UCPD_ICR_RXHRSTDETCF_Pos)   /*!< 0x00000400 */
+#define UCPD_ICR_RXHRSTDETCF                UCPD_ICR_RXHRSTDETCF_Msk              /*!< Rx Hard Reset detected flag (RXHRSTDET) clear  */
+#define UCPD_ICR_RXOVRCF_Pos                (11U)
+#define UCPD_ICR_RXOVRCF_Msk                (0x1UL << UCPD_ICR_RXOVRCF_Pos)       /*!< 0x00000800 */
+#define UCPD_ICR_RXOVRCF                    UCPD_ICR_RXOVRCF_Msk                  /*!< Rx overflow flag (RXOVR) clear  */
+#define UCPD_ICR_RXMSGENDCF_Pos             (12U)
+#define UCPD_ICR_RXMSGENDCF_Msk             (0x1UL << UCPD_ICR_RXMSGENDCF_Pos)    /*!< 0x00001000 */
+#define UCPD_ICR_RXMSGENDCF                 UCPD_ICR_RXMSGENDCF_Msk               /*!< Rx message received flag (RXMSGEND) clear  */
+#define UCPD_ICR_TYPECEVT1CF_Pos            (14U)
+#define UCPD_ICR_TYPECEVT1CF_Msk            (0x1UL << UCPD_ICR_TYPECEVT1CF_Pos)   /*!< 0x00004000 */
+#define UCPD_ICR_TYPECEVT1CF                UCPD_ICR_TYPECEVT1CF_Msk              /*!< TypeC event (CC1) flag (TYPECEVT1) clear  */
+#define UCPD_ICR_TYPECEVT2CF_Pos            (15U)
+#define UCPD_ICR_TYPECEVT2CF_Msk            (0x1UL << UCPD_ICR_TYPECEVT2CF_Pos)   /*!< 0x00008000 */
+#define UCPD_ICR_TYPECEVT2CF                UCPD_ICR_TYPECEVT2CF_Msk              /*!< TypeC event (CC2) flag (TYPECEVT2) clear  */
+#define UCPD_ICR_FRSEVTCF_Pos               (20U)
+#define UCPD_ICR_FRSEVTCF_Msk               (0x1UL << UCPD_ICR_FRSEVTCF_Pos)      /*!< 0x00100000 */
+#define UCPD_ICR_FRSEVTCF                   UCPD_ICR_FRSEVTCF_Msk                 /*!< Fast Role Swap event flag clear  */
+
+/********************  Bits definition for UCPD_TXORDSET register  **************/
+#define UCPD_TX_ORDSET_TXORDSET_Pos         (0U)
+#define UCPD_TX_ORDSET_TXORDSET_Msk         (0xFFFFFUL << UCPD_TX_ORDSET_TXORDSET_Pos) /*!< 0x000FFFFF */
+#define UCPD_TX_ORDSET_TXORDSET             UCPD_TX_ORDSET_TXORDSET_Msk                /*!< Tx Ordered Set */
+
+/********************  Bits definition for UCPD_TXPAYSZ register  ****************/
+#define UCPD_TX_PAYSZ_TXPAYSZ_Pos           (0U)
+#define UCPD_TX_PAYSZ_TXPAYSZ_Msk           (0x3FFUL << UCPD_TX_PAYSZ_TXPAYSZ_Pos) /*!< 0x000003FF */
+#define UCPD_TX_PAYSZ_TXPAYSZ               UCPD_TX_PAYSZ_TXPAYSZ_Msk              /*!< Tx payload size in bytes  */
+
+/********************  Bits definition for UCPD_TXDR register  *******************/
+#define UCPD_TXDR_TXDATA_Pos                (0U)
+#define UCPD_TXDR_TXDATA_Msk                 (0xFFUL << UCPD_TXDR_TXDATA_Pos)      /*!< 0x000000FF */
+#define UCPD_TXDR_TXDATA                    UCPD_TXDR_TXDATA_Msk                   /*!< Tx Data Register */
+
+/********************  Bits definition for UCPD_RXORDSET register  **************/
+#define UCPD_RX_ORDSET_RXORDSET_Pos         (0U)
+#define UCPD_RX_ORDSET_RXORDSET_Msk         (0x7UL << UCPD_RX_ORDSET_RXORDSET_Pos)  /*!< 0x00000007 */
+#define UCPD_RX_ORDSET_RXORDSET             UCPD_RX_ORDSET_RXORDSET_Msk             /*!< Rx Ordered Set Code detected  */
+#define UCPD_RX_ORDSET_RXORDSET_0           (0x1UL << UCPD_RX_ORDSET_RXORDSET_Pos)  /*!< 0x00000001 */
+#define UCPD_RX_ORDSET_RXORDSET_1           (0x2UL << UCPD_RX_ORDSET_RXORDSET_Pos)  /*!< 0x00000002 */
+#define UCPD_RX_ORDSET_RXORDSET_2           (0x4UL << UCPD_RX_ORDSET_RXORDSET_Pos)  /*!< 0x00000004 */
+#define UCPD_RX_ORDSET_RXSOP3OF4_Pos        (3U)
+#define UCPD_RX_ORDSET_RXSOP3OF4_Msk        (0x1UL << UCPD_RX_ORDSET_RXSOP3OF4_Pos) /*!< 0x00000008 */
+#define UCPD_RX_ORDSET_RXSOP3OF4            UCPD_RX_ORDSET_RXSOP3OF4_Msk            /*!< Rx Ordered Set Debug indication */
+#define UCPD_RX_ORDSET_RXSOPKINVALID_Pos    (4U)
+#define UCPD_RX_ORDSET_RXSOPKINVALID_Msk    (0x7UL << UCPD_RX_ORDSET_RXSOPKINVALID_Pos) /*!< 0x00000070 */
+#define UCPD_RX_ORDSET_RXSOPKINVALID        UCPD_RX_ORDSET_RXSOPKINVALID_Msk            /*!< Rx Ordered Set corrupted K-Codes (Debug) */
+
+/********************  Bits definition for UCPD_RXPAYSZ register  ****************/
+#define UCPD_RX_PAYSZ_RXPAYSZ_Pos           (0U)
+#define UCPD_RX_PAYSZ_RXPAYSZ_Msk           (0x3FFUL << UCPD_RX_PAYSZ_RXPAYSZ_Pos) /*!< 0x000003FF */
+#define UCPD_RX_PAYSZ_RXPAYSZ               UCPD_RX_PAYSZ_RXPAYSZ_Msk              /*!< Rx payload size in bytes  */
+
+/********************  Bits definition for UCPD_RXDR register  *******************/
+#define UCPD_RXDR_RXDATA_Pos                (0U)
+#define UCPD_RXDR_RXDATA_Msk                (0xFFUL << UCPD_RXDR_RXDATA_Pos)      /*!< 0x000000FF */
+#define UCPD_RXDR_RXDATA                    UCPD_RXDR_RXDATA_Msk                  /*!< 8-bit receive data  */
+
+/********************  Bits definition for UCPD_RXORDEXT1 register  **************/
+#define UCPD_RX_ORDEXT1_RXSOPX1_Pos         (0U)
+#define UCPD_RX_ORDEXT1_RXSOPX1_Msk         (0xFFFFFUL << UCPD_RX_ORDEXT1_RXSOPX1_Pos) /*!< 0x000FFFFF */
+#define UCPD_RX_ORDEXT1_RXSOPX1             UCPD_RX_ORDEXT1_RXSOPX1_Msk                /*!< RX Ordered Set Extension Register 1 */
+
+/********************  Bits definition for UCPD_RXORDEXT2 register  **************/
+#define UCPD_RX_ORDEXT2_RXSOPX2_Pos         (0U)
+#define UCPD_RX_ORDEXT2_RXSOPX2_Msk         (0xFFFFFUL << UCPD_RX_ORDEXT2_RXSOPX2_Pos) /*!< 0x000FFFFF */
+#define UCPD_RX_ORDEXT2_RXSOPX2             UCPD_RX_ORDEXT2_RXSOPX2_Msk                /*!< RX Ordered Set Extension Register 1 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                         USB Dual Role Device FS Endpoint registers         */
+/*                                                                            */
+/******************************************************************************/
+
+/******************  Bits definition for USB_DRD_CNTR register  *******************/
+#define USB_CNTR_HOST_Pos               (31U)
+#define USB_CNTR_HOST_Msk               (0x1UL << USB_CNTR_HOST_Pos)    /*!< 0x80000000 */
+#define USB_CNTR_HOST                   USB_CNTR_HOST_Msk               /*!< Host Mode  */
+#define USB_CNTR_THR512M_Pos            (16U)
+#define USB_CNTR_THR512M_Msk            (0x1UL << USB_CNTR_THR512M_Pos)  /*!< 0x00010000 */
+#define USB_CNTR_THR512M                USB_CNTR_THR512M_Msk             /*!< 512byte Threshold interrupt mask */
+#define USB_CNTR_CTRM_Pos               (15U)
+#define USB_CNTR_CTRM_Msk               (0x1UL << USB_CNTR_CTRM_Pos)    /*!< 0x00008000 */
+#define USB_CNTR_CTRM                   USB_CNTR_CTRM_Msk               /*!< Correct Transfer Mask */
+#define USB_CNTR_PMAOVRM_Pos            (14U)
+#define USB_CNTR_PMAOVRM_Msk            (0x1UL << USB_CNTR_PMAOVRM_Pos) /*!< 0x00004000 */
+#define USB_CNTR_PMAOVRM                USB_CNTR_PMAOVRM_Msk            /*!< DMA OVeR/underrun Mask */
+#define USB_CNTR_ERRM_Pos               (13U)
+#define USB_CNTR_ERRM_Msk               (0x1UL << USB_CNTR_ERRM_Pos)    /*!< 0x00002000 */
+#define USB_CNTR_ERRM                   USB_CNTR_ERRM_Msk               /*!< ERRor Mask */
+#define USB_CNTR_WKUPM_Pos              (12U)
+#define USB_CNTR_WKUPM_Msk              (0x1UL << USB_CNTR_WKUPM_Pos)   /*!< 0x00001000 */
+#define USB_CNTR_WKUPM                  USB_CNTR_WKUPM_Msk              /*!< WaKe UP Mask */
+#define USB_CNTR_SUSPM_Pos              (11U)
+#define USB_CNTR_SUSPM_Msk              (0x1UL << USB_CNTR_SUSPM_Pos)   /*!< 0x00000800 */
+#define USB_CNTR_SUSPM                  USB_CNTR_SUSPM_Msk              /*!< SUSPend Mask */
+#define USB_CNTR_RESETM_Pos             (10U)
+#define USB_CNTR_RESETM_Msk             (0x1UL << USB_CNTR_RESETM_Pos)  /*!< 0x00000400 */
+#define USB_CNTR_RESETM                 USB_CNTR_RESETM_Msk             /*!< RESET Mask */
+#define USB_CNTR_DCON                   USB_CNTR_RESETM_Msk             /*!< Disconnection Connection Mask */
+#define USB_CNTR_SOFM_Pos               (9U)
+#define USB_CNTR_SOFM_Msk               (0x1UL << USB_CNTR_SOFM_Pos)    /*!< 0x00000200 */
+#define USB_CNTR_SOFM                   USB_CNTR_SOFM_Msk               /*!< Start Of Frame Mask */
+#define USB_CNTR_ESOFM_Pos              (8U)
+#define USB_CNTR_ESOFM_Msk              (0x1UL << USB_CNTR_ESOFM_Pos)   /*!< 0x00000100 */
+#define USB_CNTR_ESOFM                  USB_CNTR_ESOFM_Msk              /*!< Expected Start Of Frame Mask */
+#define USB_CNTR_L1REQM_Pos             (7U)
+#define USB_CNTR_L1REQM_Msk             (0x1UL << USB_CNTR_L1REQM_Pos)  /*!< 0x00000080 */
+#define USB_CNTR_L1REQM                 USB_CNTR_L1REQM_Msk             /*!< LPM L1 state request interrupt Mask */
+#define USB_CNTR_L1XACT_Pos             (6U)
+#define USB_CNTR_L1XACT_Msk             (0x1UL << USB_CNTR_L1XACT_Pos)  /*!< 0x00000040 */
+#define USB_CNTR_L1XACT                 USB_CNTR_L1XACT_Msk             /*!< Host LPM L1 transaction request Mask */
+#define USB_CNTR_L1RES_Pos              (5U)
+#define USB_CNTR_L1RES_Msk              (0x1UL << USB_CNTR_L1RES_Pos)   /*!< 0x00000020 */
+#define USB_CNTR_L1RES                  USB_CNTR_L1RES_Msk              /*!< LPM L1 Resume request/ Remote Wakeup Mask */
+#define USB_CNTR_L2RES_Pos              (4U)
+#define USB_CNTR_L2RES_Msk              (0x1UL << USB_CNTR_L2RES_Pos)   /*!< 0x00000010 */
+#define USB_CNTR_L2RES                  USB_CNTR_L2RES_Msk              /*!< L2 Remote Wakeup / Resume driver Mask */
+#define USB_CNTR_SUSPEN_Pos             (3U)
+#define USB_CNTR_SUSPEN_Msk             (0x1UL << USB_CNTR_SUSPEN_Pos)  /*!< 0x00000008 */
+#define USB_CNTR_SUSPEN                 USB_CNTR_SUSPEN_Msk             /*!< Suspend state enable Mask */
+#define USB_CNTR_SUSPRDY_Pos            (2U)
+#define USB_CNTR_SUSPRDY_Msk            (0x1UL << USB_CNTR_SUSPRDY_Pos) /*!< 0x00000004 */
+#define USB_CNTR_SUSPRDY                USB_CNTR_SUSPRDY_Msk            /*!< Suspend state effective Mask */
+#define USB_CNTR_PDWN_Pos               (1U)
+#define USB_CNTR_PDWN_Msk               (0x1UL << USB_CNTR_PDWN_Pos)    /*!< 0x00000002 */
+#define USB_CNTR_PDWN                   USB_CNTR_PDWN_Msk               /*!< Power DoWN Mask */
+#define USB_CNTR_USBRST_Pos             (0U)
+#define USB_CNTR_USBRST_Msk             (0x1UL << USB_CNTR_USBRST_Pos)  /*!< 0x00000001 */
+#define USB_CNTR_USBRST                 USB_CNTR_USBRST_Msk             /*!< USB Reset Mask */
+
+/******************  Bits definition for USB_DRD_ISTR register  *******************/
+#define USB_ISTR_IDN_Pos                (0U)
+#define USB_ISTR_IDN_Msk                (0xFUL << USB_ISTR_IDN_Pos)     /*!< 0x0000000F */
+#define USB_ISTR_IDN                    USB_ISTR_IDN_Msk                /*!< EndPoint IDentifier (read-only bit) Mask */
+#define USB_ISTR_DIR_Pos                (4U)
+#define USB_ISTR_DIR_Msk                (0x1UL << USB_ISTR_DIR_Pos)     /*!< 0x00000010 */
+#define USB_ISTR_DIR                    USB_ISTR_DIR_Msk                /*!< DIRection of transaction (read-only bit) Mask */
+#define USB_ISTR_L1REQ_Pos              (7U)
+#define USB_ISTR_L1REQ_Msk              (0x1UL << USB_ISTR_L1REQ_Pos)   /*!< 0x00000080 */
+#define USB_ISTR_L1REQ                  USB_ISTR_L1REQ_Msk              /*!< LPM L1 state request Mask */
+#define USB_ISTR_ESOF_Pos               (8U)
+#define USB_ISTR_ESOF_Msk               (0x1UL << USB_ISTR_ESOF_Pos)    /*!< 0x00000100 */
+#define USB_ISTR_ESOF                   USB_ISTR_ESOF_Msk               /*!< Expected Start Of Frame (clear-only bit) Mask */
+#define USB_ISTR_SOF_Pos                (9U)
+#define USB_ISTR_SOF_Msk                (0x1UL << USB_ISTR_SOF_Pos)     /*!< 0x00000200 */
+#define USB_ISTR_SOF                    USB_ISTR_SOF_Msk                /*!< Start Of Frame (clear-only bit) Mask */
+#define USB_ISTR_RESET_Pos              (10U)
+#define USB_ISTR_RESET_Msk              (0x1UL << USB_ISTR_RESET_Pos)   /*!< 0x00000400 */
+#define USB_ISTR_RESET                  USB_ISTR_RESET_Msk              /*!< RESET Mask */
+#define USB_ISTR_DCON_Pos               (10U)
+#define USB_ISTR_DCON_Msk               (0x1UL << USB_ISTR_DCON_Pos)    /*!< 0x00000400 */
+#define USB_ISTR_DCON                   USB_ISTR_DCON_Msk               /*!< HOST MODE-Device Connection or disconnection Mask */
+#define USB_ISTR_SUSP_Pos               (11U)
+#define USB_ISTR_SUSP_Msk               (0x1UL << USB_ISTR_SUSP_Pos)    /*!< 0x00000800 */
+#define USB_ISTR_SUSP                   USB_ISTR_SUSP_Msk               /*!< SUSPend (clear-only bit) Mask */
+#define USB_ISTR_WKUP_Pos               (12U)
+#define USB_ISTR_WKUP_Msk               (0x1UL << USB_ISTR_WKUP_Pos)    /*!< 0x00001000 */
+#define USB_ISTR_WKUP                   USB_ISTR_WKUP_Msk               /*!< WaKe UP (clear-only bit) Mask */
+#define USB_ISTR_ERR_Pos                (13U)
+#define USB_ISTR_ERR_Msk                (0x1UL << USB_ISTR_ERR_Pos)     /*!< 0x00002000 */
+#define USB_ISTR_ERR                    USB_ISTR_ERR_Msk                /*!< ERRor (clear-only bit) Mask */
+#define USB_ISTR_PMAOVR_Pos             (14U)
+#define USB_ISTR_PMAOVR_Msk             (0x1UL << USB_ISTR_PMAOVR_Pos)  /*!< 0x00004000 */
+#define USB_ISTR_PMAOVR                 USB_ISTR_PMAOVR_Msk             /*!< PMA OVeR/underrun (clear-only bit) Mask */
+#define USB_ISTR_CTR_Pos                (15U)
+#define USB_ISTR_CTR_Msk                (0x1UL << USB_ISTR_CTR_Pos)     /*!< 0x00008000 */
+#define USB_ISTR_CTR                    USB_ISTR_CTR_Msk                /*!< Correct TRansfer (clear-only bit) Mask */
+#define USB_ISTR_THR512_Pos             (16U)
+#define USB_ISTR_THR512_Msk             (0x1UL << USB_ISTR_THR512_Pos)  /*!< 0x00010000 */
+#define USB_ISTR_THR512                 USB_ISTR_THR512_Msk             /*!< 512byte threshold interrupt (used with isochrnous single buffer ) */
+#define USB_ISTR_DCON_STAT_Pos          (29U)
+#define USB_ISTR_DCON_STAT_Msk          (0x1UL << USB_ISTR_DCON_STAT_Pos)/*!< 0x20000000 */
+#define USB_ISTR_DCON_STAT              USB_ISTR_DCON_STAT_Msk           /*!< Device Connection status (connected/Disconnected) don't cause an interrupt */
+#define USB_ISTR_LS_DCONN_Pos           (30U)
+#define USB_ISTR_LS_DCONN_Msk           (0x1UL << USB_ISTR_LS_DCONN_Pos)/*!< 0x40000000 */
+#define USB_ISTR_LS_DCONN               USB_ISTR_LS_DCONN_Msk           /*!< LS_DCONN Mask */
+
+/******************  Bits definition for USB_DRD_FNR register  ********************/
+#define USB_FNR_FN_Pos                  (0U)
+#define USB_FNR_FN_Msk                  (0x7FFUL << USB_FNR_FN_Pos)     /*!< 0x000007FF */
+#define USB_FNR_FN                      USB_FNR_FN_Msk                  /*!< Frame Number Mask */
+#define USB_FNR_LSOF_Pos                (11U)
+#define USB_FNR_LSOF_Msk                (0x3UL << USB_FNR_LSOF_Pos)     /*!< 0x00001800 */
+#define USB_FNR_LSOF                    USB_FNR_LSOF_Msk                /*!< Lost SOF  Mask */
+#define USB_FNR_LCK_Pos                 (13U)
+#define USB_FNR_LCK_Msk                 (0x1UL << USB_FNR_LCK_Pos)      /*!< 0x00002000 */
+#define USB_FNR_LCK                     USB_FNR_LCK_Msk                 /*!< LoCKed Mask */
+#define USB_FNR_RXDM_Pos                (14U)
+#define USB_FNR_RXDM_Msk                (0x1UL << USB_FNR_RXDM_Pos)     /*!< 0x00004000 */
+#define USB_FNR_RXDM                    USB_FNR_RXDM_Msk                /*!< status of D- data line Mask */
+#define USB_FNR_RXDP_Pos                (15U)
+#define USB_FNR_RXDP_Msk                (0x1UL << USB_FNR_RXDP_Pos)     /*!< 0x00008000 */
+#define USB_FNR_RXDP                    USB_FNR_RXDP_Msk                /*!< status of D+ data line Mask */
+
+/******************  Bits definition for USB_DRD_DADDR register    ****************/
+#define USB_DADDR_ADD_Pos               (0U)
+#define USB_DADDR_ADD_Msk               (0x7FUL << USB_DADDR_ADD_Pos)   /*!< 0x0000007F */
+#define USB_DADDR_ADD                   USB_DADDR_ADD_Msk               /*!<  ADD[6:0] bits (Device Address)Mask */
+#define USB_DADDR_ADD0_Pos              (0U)
+#define USB_DADDR_ADD0_Msk              (0x1UL << USB_DADDR_ADD0_Pos)   /*!< 0x00000001 */
+#define USB_DADDR_ADD0                  USB_DADDR_ADD0_Msk              /*!< Bit 0 Mask */
+#define USB_DADDR_ADD1_Pos              (1U)
+#define USB_DADDR_ADD1_Msk              (0x1UL << USB_DADDR_ADD1_Pos)   /*!< 0x00000002 */
+#define USB_DADDR_ADD1                  USB_DADDR_ADD1_Msk              /*!< Bit 1 Mask */
+#define USB_DADDR_ADD2_Pos              (2U)
+#define USB_DADDR_ADD2_Msk              (0x1UL << USB_DADDR_ADD2_Pos)   /*!< 0x00000004 */
+#define USB_DADDR_ADD2                  USB_DADDR_ADD2_Msk              /*!< Bit 2 Mask */
+#define USB_DADDR_ADD3_Pos              (3U)
+#define USB_DADDR_ADD3_Msk              (0x1UL << USB_DADDR_ADD3_Pos)   /*!< 0x00000008 */
+#define USB_DADDR_ADD3                  USB_DADDR_ADD3_Msk              /*!< Bit 3 Mask */
+#define USB_DADDR_ADD4_Pos              (4U)
+#define USB_DADDR_ADD4_Msk              (0x1UL << USB_DADDR_ADD4_Pos)   /*!< 0x00000010 */
+#define USB_DADDR_ADD4                  USB_DADDR_ADD4_Msk              /*!< Bit 4 Mask */
+#define USB_DADDR_ADD5_Pos              (5U)
+#define USB_DADDR_ADD5_Msk              (0x1UL << USB_DADDR_ADD5_Pos)   /*!< 0x00000020 */
+#define USB_DADDR_ADD5                  USB_DADDR_ADD5_Msk              /*!< Bit 5 Mask */
+#define USB_DADDR_ADD6_Pos              (6U)
+#define USB_DADDR_ADD6_Msk              (0x1UL << USB_DADDR_ADD6_Pos)   /*!< 0x00000040 */
+#define USB_DADDR_ADD6                  USB_DADDR_ADD6_Msk              /*!< Bit 6 Mask */
+#define USB_DADDR_EF_Pos                (7U)
+#define USB_DADDR_EF_Msk                (0x1UL << USB_DADDR_EF_Pos)     /*!< 0x00000080 */
+#define USB_DADDR_EF                    USB_DADDR_EF_Msk                /*!< Enable Function Mask */
+
+/******************  Bit definition for USB_DRD_BTABLE register  ******************/
+#define USB_BTABLE_BTABLE_Pos          (3U)
+#define USB_BTABLE_BTABLE_Msk          (0xFFF8UL << USB_BTABLE_BTABLE_Pos)/*!< 0x00000000 */
+#define USB_BTABLE_BTABLE              USB_BTABLE_BTABLE_Msk              /*!< Buffer Table Mask */
+
+/*******************  Bit definition for LPMCSR register  *********************/
+#define USB_LPMCSR_LMPEN_Pos           (0U)
+#define USB_LPMCSR_LMPEN_Msk           (0x1UL << USB_LPMCSR_LMPEN_Pos)  /*!< 0x00000001 */
+#define USB_LPMCSR_LMPEN               USB_LPMCSR_LMPEN_Msk             /*!< LPM support enable Mask */
+#define USB_LPMCSR_LPMACK_Pos          (1U)
+#define USB_LPMCSR_LPMACK_Msk          (0x1UL << USB_LPMCSR_LPMACK_Pos) /*!< 0x00000002 */
+#define USB_LPMCSR_LPMACK              USB_LPMCSR_LPMACK_Msk            /*!< LPM Token acknowledge enable Mask */
+#define USB_LPMCSR_REMWAKE_Pos         (3U)
+#define USB_LPMCSR_REMWAKE_Msk         (0x1UL << USB_LPMCSR_REMWAKE_Pos)/*!< 0x00000008 */
+#define USB_LPMCSR_REMWAKE             USB_LPMCSR_REMWAKE_Msk           /*!< bRemoteWake value received with last ACKed LPM Token Mask */
+#define USB_LPMCSR_BESL_Pos            (4U)
+#define USB_LPMCSR_BESL_Msk            (0xFUL << USB_LPMCSR_BESL_Pos)   /*!< 0x000000F0 */
+#define USB_LPMCSR_BESL                USB_LPMCSR_BESL_Msk              /*!< BESL value received with last ACKed LPM Token Mask */
+
+/******************  Bits definition for USB_DRD_BCDR register  *******************/
+#define USB_BCDR_BCDEN_Pos             (0U)
+#define USB_BCDR_BCDEN_Msk             (0x1UL << USB_BCDR_BCDEN_Pos)    /*!< 0x00000001 */
+#define USB_BCDR_BCDEN                 USB_BCDR_BCDEN_Msk               /*!< Battery charging detector (BCD) enable Mask */
+#define USB_BCDR_DCDEN_Pos             (1U)
+#define USB_BCDR_DCDEN_Msk             (0x1UL << USB_BCDR_DCDEN_Pos)    /*!< 0x00000002 */
+#define USB_BCDR_DCDEN                 USB_BCDR_DCDEN_Msk               /*!< Data contact detection (DCD) mode enable Mask */
+#define USB_BCDR_PDEN_Pos              (2U)
+#define USB_BCDR_PDEN_Msk              (0x1UL << USB_BCDR_PDEN_Pos)     /*!< 0x00000004 */
+#define USB_BCDR_PDEN                  USB_BCDR_PDEN_Msk                /*!< Primary detection (PD) mode enable Mask */
+#define USB_BCDR_SDEN_Pos              (3U)
+#define USB_BCDR_SDEN_Msk              (0x1UL << USB_BCDR_SDEN_Pos)     /*!< 0x00000008 */
+#define USB_BCDR_SDEN                  USB_BCDR_SDEN_Msk                /*!< Secondary detection (SD) mode enable Mask */
+#define USB_BCDR_DCDET_Pos             (4U)
+#define USB_BCDR_DCDET_Msk             (0x1UL << USB_BCDR_DCDET_Pos)    /*!< 0x00000010 */
+#define USB_BCDR_DCDET                 USB_BCDR_DCDET_Msk               /*!< Data contact detection (DCD) status Mask */
+#define USB_BCDR_PDET_Pos              (5U)
+#define USB_BCDR_PDET_Msk              (0x1UL << USB_BCDR_PDET_Pos)     /*!< 0x00000020 */
+#define USB_BCDR_PDET                  USB_BCDR_PDET_Msk                /*!< Primary detection (PD) status Mask */
+#define USB_BCDR_SDET_Pos              (6U)
+#define USB_BCDR_SDET_Msk              (0x1UL << USB_BCDR_SDET_Pos)     /*!< 0x00000040 */
+#define USB_BCDR_SDET                  USB_BCDR_SDET_Msk                /*!< Secondary detection (SD) status Mask */
+#define USB_BCDR_PS2DET_Pos            (7U)
+#define USB_BCDR_PS2DET_Msk            (0x1UL << USB_BCDR_PS2DET_Pos)   /*!< 0x00000080 */
+#define USB_BCDR_PS2DET                USB_BCDR_PS2DET_Msk              /*!< PS2 port or proprietary charger detected Mask */
+#define USB_BCDR_DPPU_Pos              (15U)
+#define USB_BCDR_DPPU_Msk              (0x1UL << USB_BCDR_DPPU_Pos)     /*!< 0x00008000 */
+#define USB_BCDR_DPPU                  USB_BCDR_DPPU_Msk                /*!< DP Pull-up Enable Mask */
+#define USB_BCDR_DPPD_Pos              (15U)
+#define USB_BCDR_DPPD_Msk              (0x1UL << USB_BCDR_DPPD_Pos)     /*!< 0x00008000 */
+#define USB_BCDR_DPPD                  USB_BCDR_DPPD_Msk                /*!< DP Pull-Down Enable Mask */
+
+/******************  Bits definition for USB_DRD_CHEP register  *******************/
+#define USB_CHEP_ERRRX_Pos             (26U)
+#define USB_CHEP_ERRRX_Msk             (0x01UL << USB_CHEP_ERRRX_Pos)   /*!< 0x04000000 */
+#define USB_CHEP_ERRRX                 USB_CHEP_ERRRX_Msk               /*!< Receive error */
+#define USB_EP_ERRRX                   USB_CHEP_ERRRX_Msk               /*!< EP Receive error */
+#define USB_CH_ERRRX                   USB_CHEP_ERRRX_Msk               /*!< CH Receive error */
+#define USB_CHEP_ERRTX_Pos             (25U)
+#define USB_CHEP_ERRTX_Msk             (0x01UL << USB_CHEP_ERRTX_Pos)   /*!< 0x02000000 */
+#define USB_CHEP_ERRTX                 USB_CHEP_ERRTX_Msk               /*!< Transmit error */
+#define USB_EP_ERRTX                   USB_CHEP_ERRTX_Msk               /*!< EP Transmit error */
+#define USB_CH_ERRTX                   USB_CHEP_ERRTX_Msk               /*!< CH Transmit error */
+#define USB_CHEP_LSEP_Pos              (24U)
+#define USB_CHEP_LSEP_Msk              (0x01UL << USB_CHEP_LSEP_Pos)    /*!< 0x01000000 */
+#define USB_CHEP_LSEP                  USB_CHEP_LSEP_Msk                /*!< Low Speed Endpoint (host with Hub Only) */
+#define USB_CHEP_NAK_Pos               (23U)
+#define USB_CHEP_NAK_Msk               (0x01UL << USB_CHEP_NAK_Pos)     /*!< 0x00800000 */
+#define USB_CHEP_NAK                   USB_CHEP_NAK_Msk                 /*!< Previous NAK detected */
+#define USB_CHEP_DEVADDR_Pos           (16U)
+#define USB_CHEP_DEVADDR_Msk           (0x7FU << USB_CHEP_DEVADDR_Pos)  /*!< 0x7F000000 */
+#define USB_CHEP_DEVADDR               USB_CHEP_DEVADDR_Msk             /* Target Endpoint address*/
+#define USB_CHEP_VTRX_Pos              (15U)
+#define USB_CHEP_VTRX_Msk              (0x1UL << USB_CHEP_VTRX_Pos)     /*!< 0x00008000 */
+#define USB_CHEP_VTRX                  USB_CHEP_VTRX_Msk                /*!< USB valid transaction received Mask */
+#define USB_EP_VTRX                    USB_CHEP_VTRX_Msk                /*!< USB Endpoint valid transaction received Mask */
+#define USB_CH_VTRX                    USB_CHEP_VTRX_Msk                /*!< USB valid Channel transaction received Mask */
+#define USB_CHEP_DTOG_RX_Pos           (14U)
+#define USB_CHEP_DTOG_RX_Msk           (0x1UL << USB_CHEP_DTOG_RX_Pos)  /*!< 0x00004000 */
+#define USB_CHEP_DTOG_RX               USB_CHEP_DTOG_RX_Msk             /*!< Data Toggle, for reception transfers Mask */
+#define USB_EP_DTOG_RX                 USB_CHEP_DTOG_RX_Msk             /*!< EP Data Toggle, for reception transfers Mask */
+#define USB_CH_DTOG_RX                 USB_CHEP_DTOG_RX_Msk             /*!< CH Data Toggle, for reception transfers Mask */
+#define USB_CHEP_RX_STRX_Pos           (12U)
+#define USB_CHEP_RX_STRX_Msk           (0x3UL << USB_CHEP_RX_STRX_Pos)  /*!< 0x00003000 */
+#define USB_CHEP_RX_STRX               USB_CHEP_RX_STRX_Msk             /*!< Status bits, for reception transfers Mask */
+#define USB_EP_RX_STRX                 USB_CHEP_RX_STRX_Msk             /*!< Status bits, for EP reception transfers Mask */
+#define USB_CH_RX_STRX                 USB_CHEP_RX_STRX_Msk             /*!< Status bits, for CH reception transfers Mask */
+#define USB_CHEP_SETUP_Pos             (11U)
+#define USB_CHEP_SETUP_Msk             (0x1UL << USB_CHEP_SETUP_Pos)    /*!< 0x00000800 */
+#define USB_CHEP_SETUP                 USB_CHEP_SETUP_Msk               /*!< Setup transaction completed Mask */
+#define USB_EP_SETUP                   USB_CHEP_SETUP_Msk               /*!< EP Setup transaction completed Mask */
+#define USB_CH_SETUP                   USB_CHEP_SETUP_Msk               /*!< CH Setup transaction completed Mask */
+#define USB_CHEP_UTYPE_Pos             (9U)
+#define USB_CHEP_UTYPE_Msk             (0x3UL << USB_CHEP_UTYPE_Pos)    /*!< 0x00000600 */
+#define USB_CHEP_UTYPE                 USB_CHEP_UTYPE_Msk               /*!< USB type of transaction Mask */
+#define USB_EP_UTYPE                   USB_CHEP_UTYPE_Msk               /*!< USB type of EP transaction Mask */
+#define USB_CH_UTYPE                   USB_CHEP_UTYPE_Msk               /*!< USB type of CH transaction Mask */
+#define USB_CHEP_KIND_Pos              (8U)
+#define USB_CHEP_KIND_Msk              (0x1UL << USB_CHEP_KIND_Pos)     /*!< 0x00000100 */
+#define USB_CHEP_KIND                  USB_CHEP_KIND_Msk                /*!< EndPoint KIND Mask */
+#define USB_EP_KIND                    USB_CHEP_KIND_Msk                /*!< EndPoint KIND Mask */
+#define USB_CH_KIND                    USB_CHEP_KIND_Msk                /*!< Channel KIND Mask */
+#define USB_CHEP_VTTX_Pos              (7U)
+#define USB_CHEP_VTTX_Msk              (0x1UL << USB_CHEP_VTTX_Pos)     /*!< 0x00000080 */
+#define USB_CHEP_VTTX                  USB_CHEP_VTTX_Msk                /*!< Valid USB transaction transmitted Mask */
+#define USB_EP_VTTX                    USB_CHEP_VTTX_Msk                /*!< USB Endpoint valid transaction transmitted Mask */
+#define USB_CH_VTTX                    USB_CHEP_VTTX_Msk                /*!< USB valid Channel transaction transmitted Mask */
+#define USB_CHEP_DTOG_TX_Pos           (6U)
+#define USB_CHEP_DTOG_TX_Msk           (0x1UL << USB_CHEP_DTOG_TX_Pos)  /*!< 0x00000040 */
+#define USB_CHEP_DTOG_TX               USB_CHEP_DTOG_TX_Msk             /*!< Data Toggle, for transmission transfers Mask */
+#define USB_EP_DTOG_TX                 USB_CHEP_DTOG_TX_Msk             /*!< EP Data Toggle, for transmission transfers Mask */
+#define USB_CH_DTOG_TX                 USB_CHEP_DTOG_TX_Msk             /*!< CH Data Toggle, for transmission transfers Mask */
+#define USB_CHEP_TX_STTX_Pos           (4U)
+#define USB_CHEP_TX_STTX_Msk           (0x3UL << USB_CHEP_TX_STTX_Pos)  /*!< 0x00000030 */
+#define USB_CHEP_TX_STTX               USB_CHEP_TX_STTX_Msk             /*!< Status bits, for transmission transfers Mask */
+#define USB_EP_TX_STTX                 USB_CHEP_TX_STTX_Msk             /*!< Status bits, for EP transmission transfers Mask */
+#define USB_CH_TX_STTX                 USB_CHEP_TX_STTX_Msk             /*!< Status bits, for CH transmission transfers Mask */
+#define USB_CHEP_ADDR_Pos              (0U)
+#define USB_CHEP_ADDR_Msk              (0xFUL << USB_CHEP_ADDR_Pos)     /*!< 0x0000000F */
+#define USB_CHEP_ADDR                  USB_CHEP_ADDR_Msk                /*!< Endpoint address Mask */
+
+
+/* EndPoint Register MASK (no toggle fields) */
+#define USB_CHEP_REG_MASK                          (USB_CHEP_ERRRX | USB_CHEP_ERRTX | USB_CHEP_LSEP | \
+                                                    USB_CHEP_DEVADDR | USB_CHEP_VTRX | USB_CHEP_SETUP | \
+                                                    USB_CHEP_UTYPE | USB_CHEP_KIND | USB_CHEP_VTTX | USB_CHEP_ADDR) /* =8f8f */
+
+#define USB_CHEP_TX_DTOGMASK                       (USB_CHEP_TX_STTX | USB_CHEP_REG_MASK)
+#define USB_CHEP_RX_DTOGMASK                       (USB_CHEP_RX_STRX | USB_CHEP_REG_MASK)
+
+#define USB_CHEP_TX_DTOG1                          (0x00000010UL)           /*!< Channel/EndPoint TX Data Toggle bit1 */
+#define USB_CHEP_TX_DTOG2                          (0x00000020UL)           /*!< Channel/EndPoint TX Data Toggle bit2 */
+#define USB_CHEP_RX_DTOG1                          (0x00001000UL)           /*!< Channel/EndPoint RX Data Toggle bit1 */
+#define USB_CHEP_RX_DTOG2                          (0x00002000UL)           /*!< Channel/EndPoint RX Data Toggle bit1 */
+
+/*!< EP_TYPE[1:0] Channel/EndPoint TYPE */
+#define USB_EP_TYPE_MASK                           (0x00000600UL)           /*!< Channel/EndPoint TYPE Mask */
+#define USB_EP_BULK                                (0x00000000UL)           /*!< Channel/EndPoint BULK */
+#define USB_EP_CONTROL                             (0x00000200UL)           /*!< Channel/EndPoint CONTROL */
+#define USB_EP_ISOCHRONOUS                         (0x00000400UL)           /*!< Channel/EndPoint ISOCHRONOUS */
+#define USB_EP_INTERRUPT                           (0x00000600UL)           /*!< Channel/EndPoint INTERRUPT */
+
+#define USB_EP_T_MASK                              ((~USB_EP_UTYPE) & USB_CHEP_REG_MASK) /* =0x898F */
+#define USB_CH_T_MASK                              ((~USB_CH_UTYPE) & USB_CHEP_REG_MASK) /* =0x898F */
+
+#define USB_EP_KIND_MASK                           ((~USB_EP_KIND) & USB_CHEP_REG_MASK) /*!< EP_KIND EndPoint KIND */
+#define USB_CH_KIND_MASK                           ((~USB_CH_KIND) & USB_CHEP_REG_MASK) /*!< EP_KIND EndPoint KIND */
+
+/*!< STAT_TX[1:0] STATus for TX transfer */
+#define USB_EP_TX_DIS                              (0x00000000UL)           /*!< EndPoint TX Disabled */
+#define USB_EP_TX_STALL                            (0x00000010UL)           /*!< EndPoint TX STALLed */
+#define USB_EP_TX_NAK                              (0x00000020UL)           /*!< EndPoint TX NAKed */
+#define USB_EP_TX_VALID                            (0x00000030UL)           /*!< EndPoint TX VALID */
+
+#define USB_CH_TX_DIS                              (0x00000000UL)           /*!< Channel TX Disabled */
+#define USB_CH_TX_STALL                            (0x00000010UL)           /*!< Channel TX STALLed */
+#define USB_CH_TX_NAK                              (0x00000020UL)           /*!< Channel TX NAKed */
+#define USB_CH_TX_VALID                            (0x00000030UL)           /*!< Channel TX VALID */
+
+#define USB_EP_TX_ACK_SBUF                         (0x00000000UL)           /*!< ACK single buffer mode */
+#define USB_EP_TX_ACK_DBUF                         (0x00000030UL)           /*!< ACK Double buffer mode */
+
+#define USB_CH_TX_ACK_SBUF                         (0x00000000UL)           /*!< ACK single buffer mode */
+#define USB_CH_TX_ACK_DBUF                         (0x00000030UL)           /*!< ACK Double buffer mode */
+
+/*!< STAT_RX[1:0] STATus for RX transfer */
+#define USB_EP_RX_DIS                              (0x00000000UL)           /*!< EndPoint RX Disabled */
+#define USB_EP_RX_STALL                            (0x00001000UL)           /*!< EndPoint RX STALLed */
+#define USB_EP_RX_NAK                              (0x00002000UL)           /*!< EndPoint RX NAKed */
+#define USB_EP_RX_VALID                            (0x00003000UL)           /*!< EndPoint RX VALID */
+
+#define USB_EP_RX_ACK_SBUF                         (0x00000000UL)           /*!< ACK single buffer mode */
+#define USB_EP_RX_ACK_DBUF                         (0x00003000UL)           /*!< ACK Double buffer mode */
+
+
+
+#define USB_CH_RX_DIS                              (0x00000000UL)           /*!< EndPoint RX Disabled */
+#define USB_CH_RX_STALL                            (0x00001000UL)           /*!< EndPoint RX STALLed */
+#define USB_CH_RX_NAK                              (0x00002000UL)           /*!< Channel RX NAKed */
+#define USB_CH_RX_VALID                            (0x00003000UL)           /*!< Channel RX VALID */
+
+#define USB_CH_RX_ACK_SBUF                         (0x00000000UL)           /*!< ACK single buffer mode */
+#define USB_CH_RX_ACK_DBUF                         (0x00003000UL)           /*!< ACK Double buffer mode */
+
+/*! <used For Double Buffer Enable Disable */
+#define USB_CHEP_DB_MSK                            (0xFFFF0F0FUL)
+
+/*Buffer Descriptor Mask*/
+#define USB_PMA_TXBD_ADDMSK                        (0xFFFF0000UL)
+#define USB_PMA_TXBD_COUNTMSK                      (0x0000FFFFUL)
+#define USB_PMA_RXBD_ADDMSK                        (0xFFFF0000UL)
+#define USB_PMA_RXBD_COUNTMSK                      (0x0000FFFFUL)
+
+
+/** @addtogroup Exported_macros
+  * @{
+  */
+
+/******************************* ADC Instances ********************************/
+#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
+
+#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)
+
+/******************************* AES Instances ********************************/
+#define IS_AES_ALL_INSTANCE(INSTANCE) ((INSTANCE) == AES)
+
+/****************************** CEC Instances *********************************/
+#define IS_CEC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CEC)
+
+/******************************** COMP Instances ******************************/
+#define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \
+                                        ((INSTANCE) == COMP2) || \
+                                        ((INSTANCE) == COMP3))
+
+#define IS_COMP_COMMON_INSTANCE(COMMON_INSTANCE) (((COMMON_INSTANCE) == COMP12_COMMON) || \
+                                                  ((COMMON_INSTANCE) == COMP23_COMMON))
+
+/******************** COMP Instances with window mode capability **************/
+#define IS_COMP_WINDOWMODE_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \
+                                               ((INSTANCE) == COMP2) || \
+                                               ((INSTANCE) == COMP3))
+
+/******************************* CRC Instances ********************************/
+#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
+
+/******************************* DAC Instances ********************************/
+#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)
+
+/******************************** DMA Instances *******************************/
+#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \
+                                       ((INSTANCE) == DMA1_Channel2) || \
+                                       ((INSTANCE) == DMA1_Channel3) || \
+                                       ((INSTANCE) == DMA1_Channel4) || \
+                                       ((INSTANCE) == DMA1_Channel5) || \
+                                       ((INSTANCE) == DMA1_Channel6) || \
+                                       ((INSTANCE) == DMA1_Channel7) || \
+                                       ((INSTANCE) == DMA2_Channel1) || \
+                                       ((INSTANCE) == DMA2_Channel2) || \
+                                       ((INSTANCE) == DMA2_Channel3) || \
+                                       ((INSTANCE) == DMA2_Channel4) || \
+                                       ((INSTANCE) == DMA2_Channel5))
+
+/******************************** DMAMUX Instances ****************************/
+#define IS_DMAMUX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DMAMUX1)
+
+#define IS_DMAMUX_REQUEST_GEN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMAMUX1_RequestGenerator0) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator1) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator2) || \
+                                                      ((INSTANCE) == DMAMUX1_RequestGenerator3))
+
+/******************************* GPIO Instances *******************************/
+#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                        ((INSTANCE) == GPIOB) || \
+                                        ((INSTANCE) == GPIOC) || \
+                                        ((INSTANCE) == GPIOD) || \
+                                        ((INSTANCE) == GPIOE) || \
+                                        ((INSTANCE) == GPIOF))
+/******************************* GPIO AF Instances ****************************/
+#define IS_GPIO_AF_INSTANCE(INSTANCE)   IS_GPIO_ALL_INSTANCE(INSTANCE)
+
+/**************************** GPIO Lock Instances *****************************/
+#define IS_GPIO_LOCK_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                         ((INSTANCE) == GPIOB) || \
+                                         ((INSTANCE) == GPIOC))
+
+/******************************** FDCAN Instances *******************************/
+#define IS_FDCAN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == FDCAN1) || \
+                                         ((INSTANCE) == FDCAN2))
+
+/******************************** I2C Instances *******************************/
+#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
+                                       ((INSTANCE) == I2C2) || \
+                                       ((INSTANCE) == I2C3))
+
+/******************************* RNG Instances ********************************/
+#define IS_RNG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RNG)
+
+/****************************** RTC Instances *********************************/
+#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)
+
+/****************************** SMBUS Instances *******************************/
+#define IS_SMBUS_ALL_INSTANCE(INSTANCE)(((INSTANCE) == I2C1) || \
+                                        ((INSTANCE) == I2C2))
+
+/****************************** WAKEUP_FROMSTOP Instances *******************************/
+#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)(((INSTANCE) == I2C1) || \
+                                                  ((INSTANCE) == I2C2))
+
+/******************************** SPI Instances *******************************/
+#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
+                                       ((INSTANCE) == SPI2) || \
+                                       ((INSTANCE) == SPI3))
+
+
+/******************************** SPI Instances *******************************/
+#define IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
+                                       ((INSTANCE) == SPI2))
+
+/****************** LPTIM Instances : All supported instances *****************/
+#define IS_LPTIM_INSTANCE(INSTANCE)     (((INSTANCE) == LPTIM1) || \
+                                         ((INSTANCE) == LPTIM2))
+
+/****************** LPTIM Instances : All supported instances *****************/
+#define IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)
+
+/****************** TIM Instances : All supported instances *******************/
+#define IS_TIM_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM4)   || \
+                                         ((INSTANCE) == TIM6)   || \
+                                         ((INSTANCE) == TIM7)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 32 bits counter ****************/
+#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) ((INSTANCE) == TIM2)
+
+/****************** TIM Instances : supporting the break function *************/
+#define IS_TIM_BREAK_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \
+                                            ((INSTANCE) == TIM15)   || \
+                                            ((INSTANCE) == TIM16)   || \
+                                            ((INSTANCE) == TIM17))
+
+/************** TIM Instances : supporting Break source selection *************/
+#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                               ((INSTANCE) == TIM15)  || \
+                                               ((INSTANCE) == TIM16)  || \
+                                               ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting 2 break inputs *****************/
+#define IS_TIM_BKIN2_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/************* TIM Instances : at least 1 capture/compare channel *************/
+#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM4)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : at least 2 capture/compare channels *************/
+#define IS_TIM_CC2_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM4)   || \
+                                         ((INSTANCE) == TIM15))
+
+/************ TIM Instances : at least 3 capture/compare channels *************/
+#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM4))
+
+/************ TIM Instances : at least 4 capture/compare channels *************/
+#define IS_TIM_CC4_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM4))
+
+/****************** TIM Instances : at least 5 capture/compare channels *******/
+#define IS_TIM_CC5_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : at least 6 capture/compare channels *******/
+#define IS_TIM_CC6_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.COMDE) *******/
+#define IS_TIM_CCDMA_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : DMA requests generation (TIMx_DIER.UDE) ***/
+#define IS_TIM_DMA_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM4)   || \
+                                            ((INSTANCE) == TIM6)   || \
+                                            ((INSTANCE) == TIM7)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.CCxDE) *******/
+#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM4)   || \
+                                            ((INSTANCE) == TIM14)  || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************** TIM Instances : DMA burst feature ***********************/
+#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM4)   || \
+                                            ((INSTANCE) == TIM15)  || \
+                                            ((INSTANCE) == TIM16)  || \
+                                            ((INSTANCE) == TIM17))
+
+/******************* TIM Instances : output(s) available **********************/
+#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
+    ((((INSTANCE) == TIM1) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4) ||          \
+      ((CHANNEL) == TIM_CHANNEL_5) ||          \
+      ((CHANNEL) == TIM_CHANNEL_6)))           \
+     ||                                        \
+     (((INSTANCE) == TIM2) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM3) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM4) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+     ||                                        \
+     (((INSTANCE) == TIM14) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM15) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2)))           \
+     ||                                        \
+     (((INSTANCE) == TIM16) &&                 \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+     ||                                        \
+     (((INSTANCE) == TIM17) &&                 \
+      (((CHANNEL) == TIM_CHANNEL_1))))
+
+/****************** TIM Instances : supporting complementary output(s) ********/
+#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
+   ((((INSTANCE) == TIM1) &&                    \
+     (((CHANNEL) == TIM_CHANNEL_1) ||           \
+      ((CHANNEL) == TIM_CHANNEL_2) ||           \
+      ((CHANNEL) == TIM_CHANNEL_3)))            \
+    ||                                          \
+    (((INSTANCE) == TIM15) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1))              \
+    ||                                          \
+    (((INSTANCE) == TIM16) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1))              \
+    ||                                          \
+    (((INSTANCE) == TIM17) &&                   \
+     ((CHANNEL) == TIM_CHANNEL_1)))
+
+/****************** TIM Instances : supporting clock division *****************/
+#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)    || \
+                                                    ((INSTANCE) == TIM2)    || \
+                                                    ((INSTANCE) == TIM3)    || \
+                                                    ((INSTANCE) == TIM4)    || \
+                                                    ((INSTANCE) == TIM14)   || \
+                                                    ((INSTANCE) == TIM15)   || \
+                                                    ((INSTANCE) == TIM16)   || \
+                                                    ((INSTANCE) == TIM17))
+
+/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM4))
+
+/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM4))
+
+/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/
+#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM4) || \
+                                                        ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/
+#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM4) || \
+                                                        ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting combined 3-phase PWM mode ******/
+#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : supporting commutation event generation ***/
+#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                     ((INSTANCE) == TIM15)  || \
+                                                     ((INSTANCE) == TIM16)  || \
+                                                     ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting counting mode selection ********/
+#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM4))
+
+/****************** TIM Instances : supporting encoder interface **************/
+#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                      ((INSTANCE) == TIM2)  || \
+                                                      ((INSTANCE) == TIM3)  || \
+                                                      ((INSTANCE) == TIM4))
+
+/****************** TIM Instances : supporting Hall sensor interface **********/
+#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                         ((INSTANCE) == TIM2)   || \
+                                                         ((INSTANCE) == TIM3)   || \
+                                                         ((INSTANCE) == TIM4))
+
+/**************** TIM Instances : external trigger input available ************/
+#define IS_TIM_ETR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM4))
+
+/************* TIM Instances : supporting ETR source selection ***************/
+#define IS_TIM_ETRSEL_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                             ((INSTANCE) == TIM2)  || \
+                                             ((INSTANCE) == TIM3)  || \
+                                             ((INSTANCE) == TIM4))
+
+/****** TIM Instances : Master mode available (TIMx_CR2.MMS available )********/
+#define IS_TIM_MASTER_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM4)  || \
+                                            ((INSTANCE) == TIM6)  || \
+                                            ((INSTANCE) == TIM7)  || \
+                                            ((INSTANCE) == TIM15))
+
+/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
+#define IS_TIM_SLAVE_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM4)  || \
+                                            ((INSTANCE) == TIM15))
+
+/****************** TIM Instances : supporting OCxREF clear *******************/
+#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \
+                                                       ((INSTANCE) == TIM2) || \
+                                                       ((INSTANCE) == TIM3) || \
+                                                       ((INSTANCE) == TIM4))
+
+/****************** TIM Instances : supporting bitfield OCCS in SMCR register *******************/
+#define IS_TIM_OCCS_INSTANCE(INSTANCE)                (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM2)  || \
+                                                       ((INSTANCE) == TIM3))
+
+/****************** TIM Instances : remapping capability **********************/
+#define IS_TIM_REMAP_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \
+                                            ((INSTANCE) == TIM2)  || \
+                                            ((INSTANCE) == TIM3)  || \
+                                            ((INSTANCE) == TIM4))
+
+/****************** TIM Instances : supporting repetition counter *************/
+#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
+                                                       ((INSTANCE) == TIM15) || \
+                                                       ((INSTANCE) == TIM16) || \
+                                                       ((INSTANCE) == TIM17))
+
+/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/
+#define IS_TIM_TRGO2_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************* TIM Instances : Timer input XOR function *****************/
+#define IS_TIM_XOR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \
+                                            ((INSTANCE) == TIM2)   || \
+                                            ((INSTANCE) == TIM3)   || \
+                                            ((INSTANCE) == TIM4)   || \
+                                            ((INSTANCE) == TIM15))
+
+/******************* TIM Instances : Timer input selection ********************/
+#define IS_TIM_TISEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                         ((INSTANCE) == TIM2)   || \
+                                         ((INSTANCE) == TIM3)   || \
+                                         ((INSTANCE) == TIM4)   || \
+                                         ((INSTANCE) == TIM14)  || \
+                                         ((INSTANCE) == TIM15)  || \
+                                         ((INSTANCE) == TIM16)  || \
+                                         ((INSTANCE) == TIM17))
+
+/************ TIM Instances : Advanced timers  ********************************/
+#define IS_TIM_ADVANCED_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))
+
+/******************** UART Instances : Asynchronous mode **********************/
+#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                    ((INSTANCE) == USART2) || \
+                                    ((INSTANCE) == USART3) || \
+                                    ((INSTANCE) == USART4) || \
+                                    ((INSTANCE) == USART5) || \
+                                    ((INSTANCE) == USART6))
+
+
+/******************** USART Instances : Synchronous mode **********************/
+#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                     ((INSTANCE) == USART2) || \
+                                     ((INSTANCE) == USART3) || \
+                                     ((INSTANCE) == USART4) || \
+                                     ((INSTANCE) == USART5) || \
+                                     ((INSTANCE) == USART6))
+
+/****************** UART Instances : Hardware Flow control ********************/
+#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                           ((INSTANCE) == USART2) || \
+                                           ((INSTANCE) == USART3) || \
+                                           ((INSTANCE) == USART4) || \
+                                           ((INSTANCE) == USART5) || \
+                                           ((INSTANCE) == USART6) || \
+                                           ((INSTANCE) == LPUART1)|| \
+                                           ((INSTANCE) == LPUART2))
+
+
+/********************* USART Instances : Smard card mode ***********************/
+#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                         ((INSTANCE) == USART2) || \
+                                         ((INSTANCE) == USART3))
+/****************** UART Instances : Auto Baud Rate detection ****************/
+#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                                            ((INSTANCE) == USART2) || \
+                                                            ((INSTANCE) == USART3))
+
+/******************** UART Instances : Half-Duplex mode **********************/
+#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                 ((INSTANCE) == USART2) || \
+                                                 ((INSTANCE) == USART3) || \
+                                                 ((INSTANCE) == USART4) || \
+                                                 ((INSTANCE) == USART5) || \
+                                                 ((INSTANCE) == USART6) || \
+                                                 ((INSTANCE) == LPUART1)|| \
+                                                 ((INSTANCE) == LPUART2))
+
+/******************** UART Instances : LIN mode **********************/
+#define IS_UART_LIN_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                          ((INSTANCE) == USART2) || \
+                                          ((INSTANCE) == USART3))
+/******************** UART Instances : Wake-up from Stop mode **********************/
+#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                      ((INSTANCE) == USART2) || \
+                                                      ((INSTANCE) == USART3) || \
+                                                      ((INSTANCE) == LPUART1) || \
+                                                      ((INSTANCE) == LPUART2))
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \
+                                                    ((INSTANCE) == USART2) || \
+                                                    ((INSTANCE) == USART3) || \
+                                                    ((INSTANCE) == USART4) || \
+                                                    ((INSTANCE) == USART5) || \
+                                                    ((INSTANCE) == USART6) || \
+                                                    ((INSTANCE) == LPUART1)|| \
+                                                    ((INSTANCE) == LPUART2))
+
+/****************** UART Instances : SPI Slave selection mode ***************/
+#define IS_UART_SPI_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                              ((INSTANCE) == USART2) || \
+                                              ((INSTANCE) == USART3) || \
+                                              ((INSTANCE) == USART4) || \
+                                              ((INSTANCE) == USART5) || \
+                                              ((INSTANCE) == USART6))
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_FIFO_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \
+                                             ((INSTANCE) == USART2) || \
+                                             ((INSTANCE) == USART3) || \
+                                             ((INSTANCE) == LPUART1) || \
+                                             ((INSTANCE) == LPUART2))
+
+/*********************** UART Instances : IRDA mode ***************************/
+#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                    ((INSTANCE) == USART2) || \
+                                    ((INSTANCE) == USART3))
+
+/******************** LPUART Instance *****************************************/
+#define IS_LPUART_INSTANCE(INSTANCE) (((INSTANCE) == LPUART1) || \
+                                      ((INSTANCE) == LPUART2))
+
+/****************************** IWDG Instances ********************************/
+#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)
+
+/****************************** WWDG Instances ********************************/
+#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)
+
+/****************************** UCPD Instances ********************************/
+#define IS_UCPD_ALL_INSTANCE(INSTANCE)  (((INSTANCE) == UCPD1) || \
+                                         ((INSTANCE) == UCPD2))
+
+/****************************** USB Instances ********************************/
+#define IS_USB_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB_DRD_FS)
+
+/*********************** USB OTG PCD Instances ********************************/
+#define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_DRD_FS))
+
+/*********************** USB OTG HCD Instances ********************************/
+#define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_DRD_FS))
+
+/**
+  * @}
+  */
+
+ /**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* STM32G0C1xx_H */
+
+/**
+  * @}
+  */
+
+  /**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h
new file mode 100644
index 0000000..bd1302d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h
@@ -0,0 +1,249 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx.h
+  * @author  MCD Application Team
+  * @brief   CMSIS STM32G0xx Device Peripheral Access Layer Header File.
+  *
+  *          The file is the unique include file that the application programmer
+  *          is using in the C source code, usually in main.c. This file contains:
+  *           - Configuration section that allows to select:
+  *              - The STM32G0xx device used in the target application
+  *              - To use or not the peripherals drivers in application code(i.e.
+  *                code will be based on direct access to peripherals registers
+  *                rather than drivers API), this option is controlled by
+  *                "#define USE_HAL_DRIVER"
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+/** @addtogroup CMSIS
+  * @{
+  */
+
+/** @addtogroup stm32g0xx
+  * @{
+  */
+
+#ifndef STM32G0xx_H
+#define STM32G0xx_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif /* __cplusplus */
+
+/** @addtogroup Library_configuration_section
+  * @{
+  */
+
+/**
+  * @brief STM32 Family
+  */
+#if !defined (STM32G0)
+#define STM32G0
+#endif /* STM32G0 */
+
+/* Uncomment the line below according to the target STM32G0 device used in your
+   application
+  */
+
+#if !defined (STM32G071xx) && !defined (STM32G081xx) && !defined (STM32G070xx) \
+ && !defined (STM32G030xx) && !defined (STM32G031xx) && !defined (STM32G041xx) \
+ && !defined (STM32G0B0xx) && !defined (STM32G0B1xx) && !defined (STM32G0C1xx) \
+ && !defined (STM32G050xx) && !defined (STM32G051xx) && !defined (STM32G061xx)
+  /* #define STM32G0B0xx */   /*!< STM32G0B0xx Devices */
+  /* #define STM32G0B1xx */   /*!< STM32G0B1xx Devices */
+  /* #define STM32G0C1xx */   /*!< STM32G0C1xx Devices */
+  /* #define STM32G070xx */   /*!< STM32G070xx Devices */
+  /* #define STM32G071xx */   /*!< STM32G071xx Devices */
+  /* #define STM32G081xx */   /*!< STM32G081xx Devices */
+  /* #define STM32G050xx */   /*!< STM32G050xx Devices */
+  /* #define STM32G051xx */   /*!< STM32G051xx Devices */
+  /* #define STM32G061xx */   /*!< STM32G061xx Devices */
+  /* #define STM32G030xx */   /*!< STM32G030xx Devices */
+  /* #define STM32G031xx */   /*!< STM32G031xx Devices */
+  /* #define STM32G041xx */   /*!< STM32G041xx Devices */
+#endif
+
+/*  Tip: To avoid modifying this file each time you need to switch between these
+        devices, you can define the device in your toolchain compiler preprocessor.
+  */
+#if !defined  (USE_HAL_DRIVER)
+/**
+ * @brief Comment the line below if you will not use the peripherals drivers.
+   In this case, these drivers will not be included and the application code will
+   be based on direct access to peripherals registers
+   */
+  /*#define USE_HAL_DRIVER */
+#endif /* USE_HAL_DRIVER */
+
+/**
+  * @brief CMSIS Device version number $VERSION$
+  */
+#define __STM32G0_CMSIS_VERSION_MAIN   (0x01U) /*!< [31:24] main version */
+#define __STM32G0_CMSIS_VERSION_SUB1   (0x04U) /*!< [23:16] sub1 version */
+#define __STM32G0_CMSIS_VERSION_SUB2   (0x01U) /*!< [15:8]  sub2 version */
+#define __STM32G0_CMSIS_VERSION_RC     (0x00U) /*!< [7:0]  release candidate */
+#define __STM32G0_CMSIS_VERSION        ((__STM32G0_CMSIS_VERSION_MAIN << 24)\
+                                       |(__STM32G0_CMSIS_VERSION_SUB1 << 16)\
+                                       |(__STM32G0_CMSIS_VERSION_SUB2 << 8 )\
+                                       |(__STM32G0_CMSIS_VERSION_RC))
+
+/**
+  * @}
+  */
+
+/** @addtogroup Device_Included
+  * @{
+  */
+
+#if defined(STM32G0B1xx)
+  #include "stm32g0b1xx.h"
+#elif defined(STM32G0C1xx)
+  #include "stm32g0c1xx.h"
+#elif defined(STM32G0B0xx)
+  #include "stm32g0b0xx.h"
+#elif defined(STM32G071xx)
+  #include "stm32g071xx.h"
+#elif defined(STM32G081xx)
+  #include "stm32g081xx.h"
+#elif defined(STM32G070xx)
+  #include "stm32g070xx.h"
+#elif defined(STM32G031xx)
+  #include "stm32g031xx.h"
+#elif defined(STM32G041xx)
+  #include "stm32g041xx.h"
+#elif defined(STM32G030xx)
+  #include "stm32g030xx.h"
+#elif defined(STM32G051xx)
+  #include "stm32g051xx.h"
+#elif defined(STM32G061xx)
+  #include "stm32g061xx.h"
+#elif defined(STM32G050xx)
+  #include "stm32g050xx.h"
+#else
+ #error "Please select first the target STM32G0xx device used in your application (in stm32g0xx.h file)"
+#endif
+
+/**
+  * @}
+  */
+
+/** @addtogroup Exported_types
+  * @{
+  */
+typedef enum
+{
+  RESET = 0,
+  SET = !RESET
+} FlagStatus, ITStatus;
+
+typedef enum
+{
+  DISABLE = 0,
+  ENABLE = !DISABLE
+} FunctionalState;
+#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
+
+typedef enum
+{
+  SUCCESS = 0,
+  ERROR = !SUCCESS
+} ErrorStatus;
+
+/**
+  * @}
+  */
+
+
+/** @addtogroup Exported_macros
+  * @{
+  */
+#define SET_BIT(REG, BIT)     ((REG) |= (BIT))
+
+#define CLEAR_BIT(REG, BIT)   ((REG) &= ~(BIT))
+
+#define READ_BIT(REG, BIT)    ((REG) & (BIT))
+
+#define CLEAR_REG(REG)        ((REG) = (0x0))
+
+#define WRITE_REG(REG, VAL)   ((REG) = (VAL))
+
+#define READ_REG(REG)         ((REG))
+
+#define MODIFY_REG(REG, CLEARMASK, SETMASK)  WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))
+
+/* Use of interrupt control for register exclusive access */
+/* Atomic 32-bit register access macro to set one or several bits */
+#define ATOMIC_SET_BIT(REG, BIT)                             \
+  do {                                                       \
+    uint32_t primask;                                        \
+    primask = __get_PRIMASK();                               \
+    __set_PRIMASK(1);                                        \
+    SET_BIT((REG), (BIT));                                   \
+    __set_PRIMASK(primask);                                  \
+  } while(0)
+
+/* Atomic 32-bit register access macro to clear one or several bits */
+#define ATOMIC_CLEAR_BIT(REG, BIT)                           \
+  do {                                                       \
+    uint32_t primask;                                        \
+    primask = __get_PRIMASK();                               \
+    __set_PRIMASK(1);                                        \
+    CLEAR_BIT((REG), (BIT));                                 \
+    __set_PRIMASK(primask);                                  \
+  } while(0)
+
+/* Atomic 32-bit register access macro to clear and set one or several bits */
+#define ATOMIC_MODIFY_REG(REG, CLEARMSK, SETMASK)            \
+  do {                                                       \
+    uint32_t primask;                                        \
+    primask = __get_PRIMASK();                               \
+    __set_PRIMASK(1);                                        \
+    MODIFY_REG((REG), (CLEARMSK), (SETMASK));                \
+    __set_PRIMASK(primask);                                  \
+  } while(0)
+
+/* Atomic 16-bit register access macro to set one or several bits */
+#define ATOMIC_SETH_BIT(REG, BIT) ATOMIC_SET_BIT(REG, BIT)                                   \
+
+/* Atomic 16-bit register access macro to clear one or several bits */
+#define ATOMIC_CLEARH_BIT(REG, BIT) ATOMIC_CLEAR_BIT(REG, BIT)                               \
+
+/* Atomic 16-bit register access macro to clear and set one or several bits */
+#define ATOMIC_MODIFYH_REG(REG, CLEARMSK, SETMASK) ATOMIC_MODIFY_REG(REG, CLEARMSK, SETMASK) \
+
+/*#define POSITION_VAL(VAL)     (__CLZ(__RBIT(VAL)))*/
+/**
+  * @}
+  */
+
+#if defined (USE_HAL_DRIVER)
+ #include "stm32g0xx_hal.h"
+#endif /* USE_HAL_DRIVER */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* STM32G0xx_H */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+
+
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/system_stm32g0xx.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/system_stm32g0xx.h
new file mode 100644
index 0000000..0d2dad6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Include/system_stm32g0xx.h
@@ -0,0 +1,104 @@
+/**
+  ******************************************************************************
+  * @file    system_stm32g0xx.h
+  * @author  MCD Application Team
+  * @brief   CMSIS Cortex-M0+ Device System Source File for STM32G0xx devices.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+/** @addtogroup CMSIS
+  * @{
+  */
+
+/** @addtogroup stm32g0xx_system
+  * @{
+  */
+
+/**
+  * @brief Define to prevent recursive inclusion
+  */
+#ifndef SYSTEM_STM32G0XX_H
+#define SYSTEM_STM32G0XX_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/** @addtogroup STM32G0xx_System_Includes
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+
+/** @addtogroup STM32G0xx_System_Exported_types
+  * @{
+  */
+  /* This variable is updated in three ways:
+      1) by calling CMSIS function SystemCoreClockUpdate()
+      2) by calling HAL API function HAL_RCC_GetSysClockFreq()
+      3) each time HAL_RCC_ClockConfig()  is called to configure the system clock frequency
+         Note: If you use this function to configure the system clock; then there
+               is no need to call the 2 first functions listed above, since SystemCoreClock
+               variable is updated automatically.
+  */
+extern uint32_t SystemCoreClock;         /*!< System Clock Frequency (Core Clock) */
+
+extern const uint32_t AHBPrescTable[16];  /*!<  AHB prescalers table values */
+extern const uint32_t APBPrescTable[8];   /*!< APB prescalers table values */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32G0xx_System_Exported_Constants
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32G0xx_System_Exported_Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32G0xx_System_Exported_Functions
+  * @{
+  */
+
+extern void SystemInit(void);
+extern void SystemCoreClockUpdate(void);
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /*SYSTEM_STM32G0XX_H */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/LICENSE.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/LICENSE.txt
new file mode 100644
index 0000000..872e82b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/LICENSE.txt
@@ -0,0 +1,6 @@
+This software component is provided to you as part of a software package and
+applicable license terms are in the  Package_license file. If you received this
+software component outside of a package or without applicable license terms,
+the terms of the Apache-2.0 license shall apply. 
+You may obtain a copy of the Apache-2.0 at:
+https://opensource.org/licenses/Apache-2.0
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g030xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g030xx.s
new file mode 100644
index 0000000..fa700b8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g030xx.s
@@ -0,0 +1,236 @@
+;******************************************************************************
+;* File Name          : startup_stm32g030xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G030xx devices vector table for MDK-ARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == Reset_Handler
+;*                      - Set the vector table entries with the exceptions ISR address
+;*                      - Branches to __main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the CortexM0 processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;* <<< Use Configuration Wizard in Context Menu >>>
+;******************************************************************************
+;* @attention
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;*
+;******************************************************************************
+; Amount of memory (in bytes) allocated for Stack
+; Tailor this value to your application needs
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000200
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp                   ; Top of Stack
+                DCD     Reset_Handler                  ; Reset Handler
+                DCD     NMI_Handler                    ; NMI Handler
+                DCD     HardFault_Handler              ; Hard Fault Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     SVC_Handler                    ; SVCall Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     PendSV_Handler                 ; PendSV Handler
+                DCD     SysTick_Handler                ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WWDG_IRQHandler                ; Window Watchdog
+                DCD     0                              ; Reserved
+                DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+                DCD     FLASH_IRQHandler               ; FLASH
+                DCD     RCC_IRQHandler                 ; RCC
+                DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+                DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+                DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+                DCD     0                              ; Reserved
+                DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+                DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+                DCD     DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler ; DMA1 Channel 4 to Channel 5, DMAMUX1 overrun
+                DCD     ADC1_IRQHandler                ; ADC1
+                DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+                DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+                DCD     0                              ; Reserved
+                DCD     TIM3_IRQHandler                ; TIM3
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     TIM14_IRQHandler               ; TIM14
+                DCD     0                              ; Reserved
+                DCD     TIM16_IRQHandler               ; TIM16
+                DCD     TIM17_IRQHandler               ; TIM17
+                DCD     I2C1_IRQHandler                ; I2C1
+                DCD     I2C2_IRQHandler                ; I2C2
+                DCD     SPI1_IRQHandler                ; SPI1
+                DCD     SPI2_IRQHandler                ; SPI2
+                DCD     USART1_IRQHandler              ; USART1
+                DCD     USART2_IRQHandler              ; USART2
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+
+__Vectors_End
+
+__Vectors_Size  EQU  __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+; Reset handler routine
+Reset_Handler    PROC
+                 EXPORT  Reset_Handler                 [WEAK]
+        IMPORT  __main
+        IMPORT  SystemInit  
+                 LDR     R0, =SystemInit
+                 BLX     R0
+                 LDR     R0, =__main
+                 BX      R0
+                 ENDP
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler                    [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler              [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler                    [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler                 [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler                [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WWDG_IRQHandler                [WEAK]
+                EXPORT  RTC_TAMP_IRQHandler            [WEAK]
+                EXPORT  FLASH_IRQHandler               [WEAK]
+                EXPORT  RCC_IRQHandler                 [WEAK]
+                EXPORT  EXTI0_1_IRQHandler             [WEAK]
+                EXPORT  EXTI2_3_IRQHandler             [WEAK]
+                EXPORT  EXTI4_15_IRQHandler            [WEAK]
+                EXPORT  DMA1_Channel1_IRQHandler       [WEAK]
+                EXPORT  DMA1_Channel2_3_IRQHandler     [WEAK]
+                EXPORT  DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler [WEAK]
+                EXPORT  ADC1_IRQHandler                [WEAK]
+                EXPORT  TIM1_BRK_UP_TRG_COM_IRQHandler [WEAK]
+                EXPORT  TIM1_CC_IRQHandler             [WEAK]
+                EXPORT  TIM3_IRQHandler                [WEAK]
+                EXPORT  TIM14_IRQHandler               [WEAK]
+                EXPORT  TIM16_IRQHandler               [WEAK]
+                EXPORT  TIM17_IRQHandler               [WEAK]
+                EXPORT  I2C1_IRQHandler                [WEAK]
+                EXPORT  I2C2_IRQHandler                [WEAK]
+                EXPORT  SPI1_IRQHandler                [WEAK]
+                EXPORT  SPI2_IRQHandler                [WEAK]
+                EXPORT  USART1_IRQHandler              [WEAK]
+                EXPORT  USART2_IRQHandler              [WEAK]
+
+
+WWDG_IRQHandler
+RTC_TAMP_IRQHandler
+FLASH_IRQHandler
+RCC_IRQHandler
+EXTI0_1_IRQHandler
+EXTI2_3_IRQHandler
+EXTI4_15_IRQHandler
+DMA1_Channel1_IRQHandler
+DMA1_Channel2_3_IRQHandler
+DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler
+ADC1_IRQHandler
+TIM1_BRK_UP_TRG_COM_IRQHandler
+TIM1_CC_IRQHandler
+TIM3_IRQHandler
+TIM14_IRQHandler
+TIM16_IRQHandler
+TIM17_IRQHandler
+I2C1_IRQHandler
+I2C2_IRQHandler
+SPI1_IRQHandler
+SPI2_IRQHandler
+USART1_IRQHandler
+USART2_IRQHandler
+
+                B       .
+
+                ENDP
+
+                ALIGN
+
+;*******************************************************************************
+; User Stack and Heap initialization
+;*******************************************************************************
+                 IF      :DEF:__MICROLIB
+
+                 EXPORT  __initial_sp
+                 EXPORT  __heap_base
+                 EXPORT  __heap_limit
+
+                 ELSE
+
+                 IMPORT  __use_two_region_memory
+                 EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap
+
+                 LDR     R0, =  Heap_Mem
+                 LDR     R1, =(Stack_Mem + Stack_Size)
+                 LDR     R2, = (Heap_Mem +  Heap_Size)
+                 LDR     R3, = Stack_Mem
+                 BX      LR
+
+                 ALIGN
+
+                 ENDIF
+
+                 END
+
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g031xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g031xx.s
new file mode 100644
index 0000000..db2d223
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g031xx.s
@@ -0,0 +1,246 @@
+;******************************************************************************
+;* File Name          : startup_stm32g031xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G031xx devices vector table for MDK-ARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == Reset_Handler
+;*                      - Set the vector table entries with the exceptions ISR address
+;*                      - Branches to __main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the CortexM0 processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;* <<< Use Configuration Wizard in Context Menu >>>
+;******************************************************************************
+;* @attention
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;*
+;******************************************************************************
+; Amount of memory (in bytes) allocated for Stack
+; Tailor this value to your application needs
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000200
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp                   ; Top of Stack
+                DCD     Reset_Handler                  ; Reset Handler
+                DCD     NMI_Handler                    ; NMI Handler
+                DCD     HardFault_Handler              ; Hard Fault Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     SVC_Handler                    ; SVCall Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     PendSV_Handler                 ; PendSV Handler
+                DCD     SysTick_Handler                ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WWDG_IRQHandler                ; Window Watchdog
+                DCD     PVD_IRQHandler                 ; PVD through EXTI Line detect
+                DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+                DCD     FLASH_IRQHandler               ; FLASH
+                DCD     RCC_IRQHandler                 ; RCC
+                DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+                DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+                DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+                DCD     0                              ; Reserved
+                DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+                DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+                DCD     DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler ; DMA1 Channel 4 to Channel 5, DMAMUX1 overrun
+                DCD     ADC1_IRQHandler                ; ADC1
+                DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+                DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+                DCD     TIM2_IRQHandler                ; TIM2
+                DCD     TIM3_IRQHandler                ; TIM3
+                DCD     LPTIM1_IRQHandler              ; LPTIM1
+                DCD     LPTIM2_IRQHandler              ; LPTIM2
+                DCD     TIM14_IRQHandler               ; TIM14
+                DCD     0                              ; Reserved
+                DCD     TIM16_IRQHandler               ; TIM16
+                DCD     TIM17_IRQHandler               ; TIM17
+                DCD     I2C1_IRQHandler                ; I2C1
+                DCD     I2C2_IRQHandler                ; I2C2
+                DCD     SPI1_IRQHandler                ; SPI1
+                DCD     SPI2_IRQHandler                ; SPI2
+                DCD     USART1_IRQHandler              ; USART1
+                DCD     USART2_IRQHandler              ; USART2
+                DCD     LPUART1_IRQHandler             ; LPUART1
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+
+__Vectors_End
+
+__Vectors_Size  EQU  __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+; Reset handler routine
+Reset_Handler    PROC
+                 EXPORT  Reset_Handler                 [WEAK]
+        IMPORT  __main
+        IMPORT  SystemInit  
+                 LDR     R0, =SystemInit
+                 BLX     R0
+                 LDR     R0, =__main
+                 BX      R0
+                 ENDP
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler                    [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler              [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler                    [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler                 [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler                [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WWDG_IRQHandler                [WEAK]
+                EXPORT  PVD_IRQHandler                 [WEAK]
+                EXPORT  RTC_TAMP_IRQHandler            [WEAK]
+                EXPORT  FLASH_IRQHandler               [WEAK]
+                EXPORT  RCC_IRQHandler                 [WEAK]
+                EXPORT  EXTI0_1_IRQHandler             [WEAK]
+                EXPORT  EXTI2_3_IRQHandler             [WEAK]
+                EXPORT  EXTI4_15_IRQHandler            [WEAK]
+                EXPORT  DMA1_Channel1_IRQHandler       [WEAK]
+                EXPORT  DMA1_Channel2_3_IRQHandler     [WEAK]
+                EXPORT  DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler [WEAK]
+                EXPORT  ADC1_IRQHandler                [WEAK]
+                EXPORT  TIM1_BRK_UP_TRG_COM_IRQHandler [WEAK]
+                EXPORT  TIM1_CC_IRQHandler             [WEAK]
+                EXPORT  TIM2_IRQHandler                [WEAK]
+                EXPORT  TIM3_IRQHandler                [WEAK]
+                EXPORT  LPTIM1_IRQHandler              [WEAK]
+                EXPORT  LPTIM2_IRQHandler              [WEAK]
+                EXPORT  TIM14_IRQHandler               [WEAK]
+                EXPORT  TIM16_IRQHandler               [WEAK]
+                EXPORT  TIM17_IRQHandler               [WEAK]
+                EXPORT  I2C1_IRQHandler                [WEAK]
+                EXPORT  I2C2_IRQHandler                [WEAK]
+                EXPORT  SPI1_IRQHandler                [WEAK]
+                EXPORT  SPI2_IRQHandler                [WEAK]
+                EXPORT  USART1_IRQHandler              [WEAK]
+                EXPORT  USART2_IRQHandler              [WEAK]
+                EXPORT  LPUART1_IRQHandler             [WEAK]
+
+
+WWDG_IRQHandler
+PVD_IRQHandler
+RTC_TAMP_IRQHandler
+FLASH_IRQHandler
+RCC_IRQHandler
+EXTI0_1_IRQHandler
+EXTI2_3_IRQHandler
+EXTI4_15_IRQHandler
+DMA1_Channel1_IRQHandler
+DMA1_Channel2_3_IRQHandler
+DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler
+ADC1_IRQHandler
+TIM1_BRK_UP_TRG_COM_IRQHandler
+TIM1_CC_IRQHandler
+TIM2_IRQHandler
+TIM3_IRQHandler
+LPTIM1_IRQHandler
+LPTIM2_IRQHandler
+TIM14_IRQHandler
+TIM16_IRQHandler
+TIM17_IRQHandler
+I2C1_IRQHandler
+I2C2_IRQHandler
+SPI1_IRQHandler
+SPI2_IRQHandler
+USART1_IRQHandler
+USART2_IRQHandler
+LPUART1_IRQHandler
+
+                B       .
+
+                ENDP
+
+                ALIGN
+
+;*******************************************************************************
+; User Stack and Heap initialization
+;*******************************************************************************
+                 IF      :DEF:__MICROLIB
+
+                 EXPORT  __initial_sp
+                 EXPORT  __heap_base
+                 EXPORT  __heap_limit
+
+                 ELSE
+
+                 IMPORT  __use_two_region_memory
+                 EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap
+
+                 LDR     R0, =  Heap_Mem
+                 LDR     R1, =(Stack_Mem + Stack_Size)
+                 LDR     R2, = (Heap_Mem +  Heap_Size)
+                 LDR     R3, = Stack_Mem
+                 BX      LR
+
+                 ALIGN
+
+                 ENDIF
+
+                 END
+
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g041xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g041xx.s
new file mode 100644
index 0000000..6c02ca0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g041xx.s
@@ -0,0 +1,248 @@
+;******************************************************************************
+;* File Name          : startup_stm32g041xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G041xx devices vector table for MDK-ARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == Reset_Handler
+;*                      - Set the vector table entries with the exceptions ISR address
+;*                      - Branches to __main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the CortexM0 processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;* <<< Use Configuration Wizard in Context Menu >>>
+;******************************************************************************
+;* @attention
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;*
+;******************************************************************************
+; Amount of memory (in bytes) allocated for Stack
+; Tailor this value to your application needs
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000200
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp                   ; Top of Stack
+                DCD     Reset_Handler                  ; Reset Handler
+                DCD     NMI_Handler                    ; NMI Handler
+                DCD     HardFault_Handler              ; Hard Fault Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     SVC_Handler                    ; SVCall Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     PendSV_Handler                 ; PendSV Handler
+                DCD     SysTick_Handler                ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WWDG_IRQHandler                ; Window Watchdog
+                DCD     PVD_IRQHandler                 ; PVD through EXTI Line detect
+                DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+                DCD     FLASH_IRQHandler               ; FLASH
+                DCD     RCC_IRQHandler                 ; RCC
+                DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+                DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+                DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+                DCD     0                              ; Reserved
+                DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+                DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+                DCD     DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler ; DMA1 Channel 4 to Channel 5, DMAMUX1 overrun
+                DCD     ADC1_IRQHandler                ; ADC1
+                DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+                DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+                DCD     TIM2_IRQHandler                ; TIM2
+                DCD     TIM3_IRQHandler                ; TIM3
+                DCD     LPTIM1_IRQHandler              ; LPTIM1
+                DCD     LPTIM2_IRQHandler              ; LPTIM2
+                DCD     TIM14_IRQHandler               ; TIM14
+                DCD     0                              ; Reserved
+                DCD     TIM16_IRQHandler               ; TIM16
+                DCD     TIM17_IRQHandler               ; TIM17
+                DCD     I2C1_IRQHandler                ; I2C1
+                DCD     I2C2_IRQHandler                ; I2C2
+                DCD     SPI1_IRQHandler                ; SPI1
+                DCD     SPI2_IRQHandler                ; SPI2
+                DCD     USART1_IRQHandler              ; USART1
+                DCD     USART2_IRQHandler              ; USART2
+                DCD     LPUART1_IRQHandler             ; LPUART1
+                DCD     0                              ; Reserved
+                DCD     AES_RNG_IRQHandler             ; AES, RNG
+
+__Vectors_End
+
+__Vectors_Size  EQU  __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+; Reset handler routine
+Reset_Handler    PROC
+                 EXPORT  Reset_Handler                 [WEAK]
+        IMPORT  __main
+        IMPORT  SystemInit  
+                 LDR     R0, =SystemInit
+                 BLX     R0
+                 LDR     R0, =__main
+                 BX      R0
+                 ENDP
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler                    [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler              [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler                    [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler                 [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler                [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WWDG_IRQHandler                [WEAK]
+                EXPORT  PVD_IRQHandler                 [WEAK]
+                EXPORT  RTC_TAMP_IRQHandler            [WEAK]
+                EXPORT  FLASH_IRQHandler               [WEAK]
+                EXPORT  RCC_IRQHandler                 [WEAK]
+                EXPORT  EXTI0_1_IRQHandler             [WEAK]
+                EXPORT  EXTI2_3_IRQHandler             [WEAK]
+                EXPORT  EXTI4_15_IRQHandler            [WEAK]
+                EXPORT  DMA1_Channel1_IRQHandler       [WEAK]
+                EXPORT  DMA1_Channel2_3_IRQHandler     [WEAK]
+                EXPORT  DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler [WEAK]
+                EXPORT  ADC1_IRQHandler                [WEAK]
+                EXPORT  TIM1_BRK_UP_TRG_COM_IRQHandler [WEAK]
+                EXPORT  TIM1_CC_IRQHandler             [WEAK]
+                EXPORT  TIM2_IRQHandler                [WEAK]
+                EXPORT  TIM3_IRQHandler                [WEAK]
+                EXPORT  LPTIM1_IRQHandler              [WEAK]
+                EXPORT  LPTIM2_IRQHandler              [WEAK]
+                EXPORT  TIM14_IRQHandler               [WEAK]
+                EXPORT  TIM16_IRQHandler               [WEAK]
+                EXPORT  TIM17_IRQHandler               [WEAK]
+                EXPORT  I2C1_IRQHandler                [WEAK]
+                EXPORT  I2C2_IRQHandler                [WEAK]
+                EXPORT  SPI1_IRQHandler                [WEAK]
+                EXPORT  SPI2_IRQHandler                [WEAK]
+                EXPORT  USART1_IRQHandler              [WEAK]
+                EXPORT  USART2_IRQHandler              [WEAK]
+                EXPORT  LPUART1_IRQHandler             [WEAK]
+                EXPORT  AES_RNG_IRQHandler             [WEAK]
+
+
+WWDG_IRQHandler
+PVD_IRQHandler
+RTC_TAMP_IRQHandler
+FLASH_IRQHandler
+RCC_IRQHandler
+EXTI0_1_IRQHandler
+EXTI2_3_IRQHandler
+EXTI4_15_IRQHandler
+DMA1_Channel1_IRQHandler
+DMA1_Channel2_3_IRQHandler
+DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler
+ADC1_IRQHandler
+TIM1_BRK_UP_TRG_COM_IRQHandler
+TIM1_CC_IRQHandler
+TIM2_IRQHandler
+TIM3_IRQHandler
+LPTIM1_IRQHandler
+LPTIM2_IRQHandler
+TIM14_IRQHandler
+TIM16_IRQHandler
+TIM17_IRQHandler
+I2C1_IRQHandler
+I2C2_IRQHandler
+SPI1_IRQHandler
+SPI2_IRQHandler
+USART1_IRQHandler
+USART2_IRQHandler
+LPUART1_IRQHandler
+AES_RNG_IRQHandler
+
+                B       .
+
+                ENDP
+
+                ALIGN
+
+;*******************************************************************************
+; User Stack and Heap initialization
+;*******************************************************************************
+                 IF      :DEF:__MICROLIB
+
+                 EXPORT  __initial_sp
+                 EXPORT  __heap_base
+                 EXPORT  __heap_limit
+
+                 ELSE
+
+                 IMPORT  __use_two_region_memory
+                 EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap
+
+                 LDR     R0, =  Heap_Mem
+                 LDR     R1, =(Stack_Mem + Stack_Size)
+                 LDR     R2, = (Heap_Mem +  Heap_Size)
+                 LDR     R3, = Stack_Mem
+                 BX      LR
+
+                 ALIGN
+
+                 ENDIF
+
+                 END
+
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g050xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g050xx.s
new file mode 100644
index 0000000..4e98da2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g050xx.s
@@ -0,0 +1,239 @@
+;******************************************************************************
+;* File Name          : startup_stm32g050xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G050xx devices vector table for MDK-ARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == Reset_Handler
+;*                      - Set the vector table entries with the exceptions ISR address
+;*                      - Branches to __main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the CortexM0 processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;* <<< Use Configuration Wizard in Context Menu >>>
+;******************************************************************************
+;* @attention
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;*
+;******************************************************************************
+; Amount of memory (in bytes) allocated for Stack
+; Tailor this value to your application needs
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000200
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp                   ; Top of Stack
+                DCD     Reset_Handler                  ; Reset Handler
+                DCD     NMI_Handler                    ; NMI Handler
+                DCD     HardFault_Handler              ; Hard Fault Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     SVC_Handler                    ; SVCall Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     PendSV_Handler                 ; PendSV Handler
+                DCD     SysTick_Handler                ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WWDG_IRQHandler                ; Window Watchdog
+                DCD     0                              ; Reserved
+                DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+                DCD     FLASH_IRQHandler               ; FLASH
+                DCD     RCC_IRQHandler                 ; RCC
+                DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+                DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+                DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+                DCD     0                              ; Reserved
+                DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+                DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+                DCD     DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler ; DMA1 Channel 4 to Channel 7, DMAMUX1 overrun
+                DCD     ADC1_IRQHandler                ; ADC1
+                DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+                DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+                DCD     0                              ; Reserved
+                DCD     TIM3_IRQHandler                ; TIM3
+                DCD     TIM6_IRQHandler                ; TIM6
+                DCD     TIM7_IRQHandler                ; TIM7
+                DCD     TIM14_IRQHandler               ; TIM14
+                DCD     TIM15_IRQHandler               ; TIM15
+                DCD     TIM16_IRQHandler               ; TIM16
+                DCD     TIM17_IRQHandler               ; TIM17
+                DCD     I2C1_IRQHandler                ; I2C1
+                DCD     I2C2_IRQHandler                ; I2C2
+                DCD     SPI1_IRQHandler                ; SPI1
+                DCD     SPI2_IRQHandler                ; SPI2
+                DCD     USART1_IRQHandler              ; USART1
+                DCD     USART2_IRQHandler              ; USART2
+
+__Vectors_End
+
+__Vectors_Size  EQU  __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+; Reset handler routine
+Reset_Handler    PROC
+                 EXPORT  Reset_Handler                 [WEAK]
+        IMPORT  __main
+        IMPORT  SystemInit  
+                 LDR     R0, =SystemInit
+                 BLX     R0
+                 LDR     R0, =__main
+                 BX      R0
+                 ENDP
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler                    [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler              [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler                    [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler                 [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler                [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WWDG_IRQHandler                [WEAK]
+                EXPORT  RTC_TAMP_IRQHandler            [WEAK]
+                EXPORT  FLASH_IRQHandler               [WEAK]
+                EXPORT  RCC_IRQHandler                 [WEAK]
+                EXPORT  EXTI0_1_IRQHandler             [WEAK]
+                EXPORT  EXTI2_3_IRQHandler             [WEAK]
+                EXPORT  EXTI4_15_IRQHandler            [WEAK]
+                EXPORT  DMA1_Channel1_IRQHandler       [WEAK]
+                EXPORT  DMA1_Channel2_3_IRQHandler     [WEAK]
+                EXPORT  DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler [WEAK]
+                EXPORT  ADC1_IRQHandler                [WEAK]
+                EXPORT  TIM1_BRK_UP_TRG_COM_IRQHandler [WEAK]
+                EXPORT  TIM1_CC_IRQHandler             [WEAK]
+                EXPORT  TIM3_IRQHandler                [WEAK]
+                EXPORT  TIM6_IRQHandler                [WEAK]
+                EXPORT  TIM7_IRQHandler                [WEAK]
+                EXPORT  TIM14_IRQHandler               [WEAK]
+                EXPORT  TIM15_IRQHandler               [WEAK]
+                EXPORT  TIM16_IRQHandler               [WEAK]
+                EXPORT  TIM17_IRQHandler               [WEAK]
+                EXPORT  I2C1_IRQHandler                [WEAK]
+                EXPORT  I2C2_IRQHandler                [WEAK]
+                EXPORT  SPI1_IRQHandler                [WEAK]
+                EXPORT  SPI2_IRQHandler                [WEAK]
+                EXPORT  USART1_IRQHandler              [WEAK]
+                EXPORT  USART2_IRQHandler              [WEAK]
+
+
+WWDG_IRQHandler
+RTC_TAMP_IRQHandler
+FLASH_IRQHandler
+RCC_IRQHandler
+EXTI0_1_IRQHandler
+EXTI2_3_IRQHandler
+EXTI4_15_IRQHandler
+DMA1_Channel1_IRQHandler
+DMA1_Channel2_3_IRQHandler
+DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+ADC1_IRQHandler
+TIM1_BRK_UP_TRG_COM_IRQHandler
+TIM1_CC_IRQHandler
+TIM3_IRQHandler
+TIM6_IRQHandler
+TIM7_IRQHandler
+TIM14_IRQHandler
+TIM15_IRQHandler
+TIM16_IRQHandler
+TIM17_IRQHandler
+I2C1_IRQHandler
+I2C2_IRQHandler
+SPI1_IRQHandler
+SPI2_IRQHandler
+USART1_IRQHandler
+USART2_IRQHandler
+
+                B       .
+
+                ENDP
+
+                ALIGN
+
+;*******************************************************************************
+; User Stack and Heap initialization
+;*******************************************************************************
+                 IF      :DEF:__MICROLIB
+
+                 EXPORT  __initial_sp
+                 EXPORT  __heap_base
+                 EXPORT  __heap_limit
+
+                 ELSE
+
+                 IMPORT  __use_two_region_memory
+                 EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap
+
+                 LDR     R0, =  Heap_Mem
+                 LDR     R1, =(Stack_Mem + Stack_Size)
+                 LDR     R2, = (Heap_Mem +  Heap_Size)
+                 LDR     R3, = Stack_Mem
+                 BX      LR
+
+                 ALIGN
+
+                 ENDIF
+
+                 END
+
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g051xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g051xx.s
new file mode 100644
index 0000000..19c7dbe
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g051xx.s
@@ -0,0 +1,248 @@
+;******************************************************************************
+;* File Name          : startup_stm32g051xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G051xx devices vector table for MDK-ARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == Reset_Handler
+;*                      - Set the vector table entries with the exceptions ISR address
+;*                      - Branches to __main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the CortexM0 processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;* <<< Use Configuration Wizard in Context Menu >>>
+;******************************************************************************
+;* @attention
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;*
+;******************************************************************************
+; Amount of memory (in bytes) allocated for Stack
+; Tailor this value to your application needs
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000200
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp                   ; Top of Stack
+                DCD     Reset_Handler                  ; Reset Handler
+                DCD     NMI_Handler                    ; NMI Handler
+                DCD     HardFault_Handler              ; Hard Fault Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     SVC_Handler                    ; SVCall Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     PendSV_Handler                 ; PendSV Handler
+                DCD     SysTick_Handler                ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WWDG_IRQHandler                ; Window Watchdog
+                DCD     PVD_IRQHandler                 ; PVD through EXTI Line detect
+                DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+                DCD     FLASH_IRQHandler               ; FLASH
+                DCD     RCC_IRQHandler                 ; RCC
+                DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+                DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+                DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+                DCD     0                              ; Reserved
+                DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+                DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+                DCD     DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler ; DMA1 Channel 4 to Channel 7, DMAMUX1 overrun
+                DCD     ADC1_COMP_IRQHandler           ; ADC1, COMP1 and COMP2 
+                DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+                DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+                DCD     TIM2_IRQHandler                ; TIM2
+                DCD     TIM3_IRQHandler                ; TIM3
+                DCD     TIM6_DAC_LPTIM1_IRQHandler     ; TIM6, DAC & LPTIM1
+                DCD     TIM7_LPTIM2_IRQHandler         ; TIM7 & LPTIM2
+                DCD     TIM14_IRQHandler               ; TIM14
+                DCD     TIM15_IRQHandler               ; TIM15
+                DCD     TIM16_IRQHandler               ; TIM16
+                DCD     TIM17_IRQHandler               ; TIM17
+                DCD     I2C1_IRQHandler                ; I2C1
+                DCD     I2C2_IRQHandler                ; I2C2
+                DCD     SPI1_IRQHandler                ; SPI1
+                DCD     SPI2_IRQHandler                ; SPI2
+                DCD     USART1_IRQHandler              ; USART1
+                DCD     USART2_IRQHandler              ; USART2
+                DCD     LPUART1_IRQHandler             ; LPUART1
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+
+__Vectors_End
+
+__Vectors_Size  EQU  __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+; Reset handler routine
+Reset_Handler    PROC
+                 EXPORT  Reset_Handler                 [WEAK]
+        IMPORT  __main
+        IMPORT  SystemInit  
+                 LDR     R0, =SystemInit
+                 BLX     R0
+                 LDR     R0, =__main
+                 BX      R0
+                 ENDP
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler                    [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler              [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler                    [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler                 [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler                [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WWDG_IRQHandler                [WEAK]
+                EXPORT  PVD_IRQHandler                 [WEAK]
+                EXPORT  RTC_TAMP_IRQHandler            [WEAK]
+                EXPORT  FLASH_IRQHandler               [WEAK]
+                EXPORT  RCC_IRQHandler                 [WEAK]
+                EXPORT  EXTI0_1_IRQHandler             [WEAK]
+                EXPORT  EXTI2_3_IRQHandler             [WEAK]
+                EXPORT  EXTI4_15_IRQHandler            [WEAK]
+                EXPORT  DMA1_Channel1_IRQHandler       [WEAK]
+                EXPORT  DMA1_Channel2_3_IRQHandler     [WEAK]
+                EXPORT  DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler [WEAK]
+                EXPORT  ADC1_COMP_IRQHandler           [WEAK]
+                EXPORT  TIM1_BRK_UP_TRG_COM_IRQHandler [WEAK]
+                EXPORT  TIM1_CC_IRQHandler             [WEAK]
+                EXPORT  TIM2_IRQHandler                [WEAK]
+                EXPORT  TIM3_IRQHandler                [WEAK]
+                EXPORT  TIM6_DAC_LPTIM1_IRQHandler     [WEAK]
+                EXPORT  TIM7_LPTIM2_IRQHandler         [WEAK]
+                EXPORT  TIM14_IRQHandler               [WEAK]
+                EXPORT  TIM15_IRQHandler               [WEAK]
+                EXPORT  TIM16_IRQHandler               [WEAK]
+                EXPORT  TIM17_IRQHandler               [WEAK]
+                EXPORT  I2C1_IRQHandler                [WEAK]
+                EXPORT  I2C2_IRQHandler                [WEAK]
+                EXPORT  SPI1_IRQHandler                [WEAK]
+                EXPORT  SPI2_IRQHandler                [WEAK]
+                EXPORT  USART1_IRQHandler              [WEAK]
+                EXPORT  USART2_IRQHandler              [WEAK]
+                EXPORT  LPUART1_IRQHandler             [WEAK]
+
+
+WWDG_IRQHandler
+PVD_IRQHandler
+RTC_TAMP_IRQHandler
+FLASH_IRQHandler
+RCC_IRQHandler
+EXTI0_1_IRQHandler
+EXTI2_3_IRQHandler
+EXTI4_15_IRQHandler
+DMA1_Channel1_IRQHandler
+DMA1_Channel2_3_IRQHandler
+DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+ADC1_COMP_IRQHandler
+TIM1_BRK_UP_TRG_COM_IRQHandler
+TIM1_CC_IRQHandler
+TIM2_IRQHandler
+TIM3_IRQHandler
+TIM6_DAC_LPTIM1_IRQHandler
+TIM7_LPTIM2_IRQHandler
+TIM14_IRQHandler
+TIM15_IRQHandler
+TIM16_IRQHandler
+TIM17_IRQHandler
+I2C1_IRQHandler
+I2C2_IRQHandler
+SPI1_IRQHandler
+SPI2_IRQHandler
+USART1_IRQHandler
+USART2_IRQHandler
+LPUART1_IRQHandler
+
+                B       .
+
+                ENDP
+
+                ALIGN
+
+;*******************************************************************************
+; User Stack and Heap initialization
+;*******************************************************************************
+                 IF      :DEF:__MICROLIB
+
+                 EXPORT  __initial_sp
+                 EXPORT  __heap_base
+                 EXPORT  __heap_limit
+
+                 ELSE
+
+                 IMPORT  __use_two_region_memory
+                 EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap
+
+                 LDR     R0, =  Heap_Mem
+                 LDR     R1, =(Stack_Mem + Stack_Size)
+                 LDR     R2, = (Heap_Mem +  Heap_Size)
+                 LDR     R3, = Stack_Mem
+                 BX      LR
+
+                 ALIGN
+
+                 ENDIF
+
+                 END
+
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g061xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g061xx.s
new file mode 100644
index 0000000..a22e335
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g061xx.s
@@ -0,0 +1,250 @@
+;******************************************************************************
+;* File Name          : startup_stm32g061xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G061xx devices vector table for MDK-ARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == Reset_Handler
+;*                      - Set the vector table entries with the exceptions ISR address
+;*                      - Branches to __main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the CortexM0 processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;* <<< Use Configuration Wizard in Context Menu >>>
+;******************************************************************************
+;* @attention
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;*
+;******************************************************************************
+; Amount of memory (in bytes) allocated for Stack
+; Tailor this value to your application needs
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000200
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp                   ; Top of Stack
+                DCD     Reset_Handler                  ; Reset Handler
+                DCD     NMI_Handler                    ; NMI Handler
+                DCD     HardFault_Handler              ; Hard Fault Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     SVC_Handler                    ; SVCall Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     PendSV_Handler                 ; PendSV Handler
+                DCD     SysTick_Handler                ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WWDG_IRQHandler                ; Window Watchdog
+                DCD     PVD_IRQHandler                 ; PVD through EXTI Line detect
+                DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+                DCD     FLASH_IRQHandler               ; FLASH
+                DCD     RCC_IRQHandler                 ; RCC
+                DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+                DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+                DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+                DCD     0                              ; Reserved
+                DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+                DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+                DCD     DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler ; DMA1 Channel 4 to Channel 7, DMAMUX1 overrun
+                DCD     ADC1_COMP_IRQHandler           ; ADC1, COMP1 and COMP2 
+                DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+                DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+                DCD     TIM2_IRQHandler                ; TIM2
+                DCD     TIM3_IRQHandler                ; TIM3
+                DCD     TIM6_DAC_LPTIM1_IRQHandler     ; TIM6, DAC & LPTIM1
+                DCD     TIM7_LPTIM2_IRQHandler         ; TIM7 & LPTIM2
+                DCD     TIM14_IRQHandler               ; TIM14
+                DCD     TIM15_IRQHandler               ; TIM15
+                DCD     TIM16_IRQHandler               ; TIM16
+                DCD     TIM17_IRQHandler               ; TIM17
+                DCD     I2C1_IRQHandler                ; I2C1
+                DCD     I2C2_IRQHandler                ; I2C2
+                DCD     SPI1_IRQHandler                ; SPI1
+                DCD     SPI2_IRQHandler                ; SPI2
+                DCD     USART1_IRQHandler              ; USART1
+                DCD     USART2_IRQHandler              ; USART2
+                DCD     LPUART1_IRQHandler             ; LPUART1
+                DCD     0                              ; Reserved
+                DCD     AES_RNG_IRQHandler             ; AES, RNG
+
+__Vectors_End
+
+__Vectors_Size  EQU  __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+; Reset handler routine
+Reset_Handler    PROC
+                 EXPORT  Reset_Handler                 [WEAK]
+        IMPORT  __main
+        IMPORT  SystemInit  
+                 LDR     R0, =SystemInit
+                 BLX     R0
+                 LDR     R0, =__main
+                 BX      R0
+                 ENDP
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler                    [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler              [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler                    [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler                 [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler                [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WWDG_IRQHandler                [WEAK]
+                EXPORT  PVD_IRQHandler                 [WEAK]
+                EXPORT  RTC_TAMP_IRQHandler            [WEAK]
+                EXPORT  FLASH_IRQHandler               [WEAK]
+                EXPORT  RCC_IRQHandler                 [WEAK]
+                EXPORT  EXTI0_1_IRQHandler             [WEAK]
+                EXPORT  EXTI2_3_IRQHandler             [WEAK]
+                EXPORT  EXTI4_15_IRQHandler            [WEAK]
+                EXPORT  DMA1_Channel1_IRQHandler       [WEAK]
+                EXPORT  DMA1_Channel2_3_IRQHandler     [WEAK]
+                EXPORT  DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler [WEAK]
+                EXPORT  ADC1_COMP_IRQHandler           [WEAK]
+                EXPORT  TIM1_BRK_UP_TRG_COM_IRQHandler [WEAK]
+                EXPORT  TIM1_CC_IRQHandler             [WEAK]
+                EXPORT  TIM2_IRQHandler                [WEAK]
+                EXPORT  TIM3_IRQHandler                [WEAK]
+                EXPORT  TIM6_DAC_LPTIM1_IRQHandler     [WEAK]
+                EXPORT  TIM7_LPTIM2_IRQHandler         [WEAK]
+                EXPORT  TIM14_IRQHandler               [WEAK]
+                EXPORT  TIM15_IRQHandler               [WEAK]
+                EXPORT  TIM16_IRQHandler               [WEAK]
+                EXPORT  TIM17_IRQHandler               [WEAK]
+                EXPORT  I2C1_IRQHandler                [WEAK]
+                EXPORT  I2C2_IRQHandler                [WEAK]
+                EXPORT  SPI1_IRQHandler                [WEAK]
+                EXPORT  SPI2_IRQHandler                [WEAK]
+                EXPORT  USART1_IRQHandler              [WEAK]
+                EXPORT  USART2_IRQHandler              [WEAK]
+                EXPORT  LPUART1_IRQHandler             [WEAK]
+                EXPORT  AES_RNG_IRQHandler             [WEAK]
+
+
+WWDG_IRQHandler
+PVD_IRQHandler
+RTC_TAMP_IRQHandler
+FLASH_IRQHandler
+RCC_IRQHandler
+EXTI0_1_IRQHandler
+EXTI2_3_IRQHandler
+EXTI4_15_IRQHandler
+DMA1_Channel1_IRQHandler
+DMA1_Channel2_3_IRQHandler
+DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+ADC1_COMP_IRQHandler
+TIM1_BRK_UP_TRG_COM_IRQHandler
+TIM1_CC_IRQHandler
+TIM2_IRQHandler
+TIM3_IRQHandler
+TIM6_DAC_LPTIM1_IRQHandler
+TIM7_LPTIM2_IRQHandler
+TIM14_IRQHandler
+TIM15_IRQHandler
+TIM16_IRQHandler
+TIM17_IRQHandler
+I2C1_IRQHandler
+I2C2_IRQHandler
+SPI1_IRQHandler
+SPI2_IRQHandler
+USART1_IRQHandler
+USART2_IRQHandler
+LPUART1_IRQHandler
+AES_RNG_IRQHandler
+
+                B       .
+
+                ENDP
+
+                ALIGN
+
+;*******************************************************************************
+; User Stack and Heap initialization
+;*******************************************************************************
+                 IF      :DEF:__MICROLIB
+
+                 EXPORT  __initial_sp
+                 EXPORT  __heap_base
+                 EXPORT  __heap_limit
+
+                 ELSE
+
+                 IMPORT  __use_two_region_memory
+                 EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap
+
+                 LDR     R0, =  Heap_Mem
+                 LDR     R1, =(Stack_Mem + Stack_Size)
+                 LDR     R2, = (Heap_Mem +  Heap_Size)
+                 LDR     R3, = Stack_Mem
+                 BX      LR
+
+                 ALIGN
+
+                 ENDIF
+
+                 END
+
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g070xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g070xx.s
new file mode 100644
index 0000000..b93a65b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g070xx.s
@@ -0,0 +1,242 @@
+;******************************************************************************
+;* File Name          : startup_stm32g070xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G070xx devices vector table for MDK-ARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == Reset_Handler
+;*                      - Set the vector table entries with the exceptions ISR address
+;*                      - Branches to __main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the CortexM0 processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;* <<< Use Configuration Wizard in Context Menu >>>
+;******************************************************************************
+;* @attention
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;*
+;******************************************************************************
+; Amount of memory (in bytes) allocated for Stack
+; Tailor this value to your application needs
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000200
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp                   ; Top of Stack
+                DCD     Reset_Handler                  ; Reset Handler
+                DCD     NMI_Handler                    ; NMI Handler
+                DCD     HardFault_Handler              ; Hard Fault Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     SVC_Handler                    ; SVCall Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     PendSV_Handler                 ; PendSV Handler
+                DCD     SysTick_Handler                ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WWDG_IRQHandler                ; Window Watchdog
+                DCD     0                              ; Reserved
+                DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+                DCD     FLASH_IRQHandler               ; FLASH
+                DCD     RCC_IRQHandler                 ; RCC
+                DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+                DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+                DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+                DCD     0                              ; Reserved
+                DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+                DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+                DCD     DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler ; DMA1 Channel 4 to Channel 7, DMAMUX1 overrun
+                DCD     ADC1_IRQHandler                ; ADC1
+                DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+                DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+                DCD     0                              ; Reserved
+                DCD     TIM3_IRQHandler                ; TIM3
+                DCD     TIM6_IRQHandler                ; TIM6
+                DCD     TIM7_IRQHandler                ; TIM7
+                DCD     TIM14_IRQHandler               ; TIM14
+                DCD     TIM15_IRQHandler               ; TIM15
+                DCD     TIM16_IRQHandler               ; TIM16
+                DCD     TIM17_IRQHandler               ; TIM17
+                DCD     I2C1_IRQHandler                ; I2C1
+                DCD     I2C2_IRQHandler                ; I2C2
+                DCD     SPI1_IRQHandler                ; SPI1
+                DCD     SPI2_IRQHandler                ; SPI2
+                DCD     USART1_IRQHandler              ; USART1
+                DCD     USART2_IRQHandler              ; USART2
+                DCD     USART3_4_IRQHandler            ; USART3, USART4
+
+__Vectors_End
+
+__Vectors_Size  EQU  __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+; Reset handler routine
+Reset_Handler    PROC
+                 EXPORT  Reset_Handler                 [WEAK]
+        IMPORT  __main
+        IMPORT  SystemInit  
+                 LDR     R0, =SystemInit
+                 BLX     R0
+                 LDR     R0, =__main
+                 BX      R0
+                 ENDP
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler                    [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler              [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler                    [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler                 [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler                [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WWDG_IRQHandler                [WEAK]
+                EXPORT  RTC_TAMP_IRQHandler            [WEAK]
+                EXPORT  FLASH_IRQHandler               [WEAK]
+                EXPORT  RCC_IRQHandler                 [WEAK]
+                EXPORT  EXTI0_1_IRQHandler             [WEAK]
+                EXPORT  EXTI2_3_IRQHandler             [WEAK]
+                EXPORT  EXTI4_15_IRQHandler            [WEAK]
+                EXPORT  DMA1_Channel1_IRQHandler       [WEAK]
+                EXPORT  DMA1_Channel2_3_IRQHandler     [WEAK]
+                EXPORT  DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler [WEAK]
+                EXPORT  ADC1_IRQHandler                [WEAK]
+                EXPORT  TIM1_BRK_UP_TRG_COM_IRQHandler [WEAK]
+                EXPORT  TIM1_CC_IRQHandler             [WEAK]
+                EXPORT  TIM3_IRQHandler                [WEAK]
+                EXPORT  TIM6_IRQHandler                [WEAK]
+                EXPORT  TIM7_IRQHandler                [WEAK]
+                EXPORT  TIM14_IRQHandler               [WEAK]
+                EXPORT  TIM15_IRQHandler               [WEAK]
+                EXPORT  TIM16_IRQHandler               [WEAK]
+                EXPORT  TIM17_IRQHandler               [WEAK]
+                EXPORT  I2C1_IRQHandler                [WEAK]
+                EXPORT  I2C2_IRQHandler                [WEAK]
+                EXPORT  SPI1_IRQHandler                [WEAK]
+                EXPORT  SPI2_IRQHandler                [WEAK]
+                EXPORT  USART1_IRQHandler              [WEAK]
+                EXPORT  USART2_IRQHandler              [WEAK]
+                EXPORT  USART3_4_IRQHandler            [WEAK]
+
+
+WWDG_IRQHandler
+RTC_TAMP_IRQHandler
+FLASH_IRQHandler
+RCC_IRQHandler
+EXTI0_1_IRQHandler
+EXTI2_3_IRQHandler
+EXTI4_15_IRQHandler
+DMA1_Channel1_IRQHandler
+DMA1_Channel2_3_IRQHandler
+DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+ADC1_IRQHandler
+TIM1_BRK_UP_TRG_COM_IRQHandler
+TIM1_CC_IRQHandler
+TIM3_IRQHandler
+TIM6_IRQHandler
+TIM7_IRQHandler
+TIM14_IRQHandler
+TIM15_IRQHandler
+TIM16_IRQHandler
+TIM17_IRQHandler
+I2C1_IRQHandler
+I2C2_IRQHandler
+SPI1_IRQHandler
+SPI2_IRQHandler
+USART1_IRQHandler
+USART2_IRQHandler
+USART3_4_IRQHandler
+
+                B       .
+
+                ENDP
+
+                ALIGN
+
+;*******************************************************************************
+; User Stack and Heap initialization
+;*******************************************************************************
+                 IF      :DEF:__MICROLIB
+
+                 EXPORT  __initial_sp
+                 EXPORT  __heap_base
+                 EXPORT  __heap_limit
+
+                 ELSE
+
+                 IMPORT  __use_two_region_memory
+                 EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap
+
+                 LDR     R0, =  Heap_Mem
+                 LDR     R1, =(Stack_Mem + Stack_Size)
+                 LDR     R2, = (Heap_Mem +  Heap_Size)
+                 LDR     R3, = Stack_Mem
+                 BX      LR
+
+                 ALIGN
+
+                 ENDIF
+
+                 END
+
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g071xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g071xx.s
new file mode 100644
index 0000000..c10f454
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g071xx.s
@@ -0,0 +1,251 @@
+;******************************************************************************
+;* File Name          : startup_stm32g071xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G071xx devices vector table for MDK-ARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == Reset_Handler
+;*                      - Set the vector table entries with the exceptions ISR address
+;*                      - Branches to __main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the CortexM0 processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;* <<< Use Configuration Wizard in Context Menu >>>
+;******************************************************************************
+;* @attention
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;*
+;******************************************************************************
+; Amount of memory (in bytes) allocated for Stack
+; Tailor this value to your application needs
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000200
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp                   ; Top of Stack
+                DCD     Reset_Handler                  ; Reset Handler
+                DCD     NMI_Handler                    ; NMI Handler
+                DCD     HardFault_Handler              ; Hard Fault Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     SVC_Handler                    ; SVCall Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     PendSV_Handler                 ; PendSV Handler
+                DCD     SysTick_Handler                ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WWDG_IRQHandler                ; Window Watchdog
+                DCD     PVD_IRQHandler                 ; PVD through EXTI Line detect
+                DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+                DCD     FLASH_IRQHandler               ; FLASH
+                DCD     RCC_IRQHandler                 ; RCC
+                DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+                DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+                DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+                DCD     UCPD1_2_IRQHandler             ; UCPD1, UCPD2
+                DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+                DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+                DCD     DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler ; DMA1 Channel 4 to Channel 7, DMAMUX1 overrun
+                DCD     ADC1_COMP_IRQHandler           ; ADC1, COMP1 and COMP2 
+                DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+                DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+                DCD     TIM2_IRQHandler                ; TIM2
+                DCD     TIM3_IRQHandler                ; TIM3
+                DCD     TIM6_DAC_LPTIM1_IRQHandler     ; TIM6, DAC & LPTIM1
+                DCD     TIM7_LPTIM2_IRQHandler         ; TIM7 & LPTIM2
+                DCD     TIM14_IRQHandler               ; TIM14
+                DCD     TIM15_IRQHandler               ; TIM15
+                DCD     TIM16_IRQHandler               ; TIM16
+                DCD     TIM17_IRQHandler               ; TIM17
+                DCD     I2C1_IRQHandler                ; I2C1
+                DCD     I2C2_IRQHandler                ; I2C2
+                DCD     SPI1_IRQHandler                ; SPI1
+                DCD     SPI2_IRQHandler                ; SPI2
+                DCD     USART1_IRQHandler              ; USART1
+                DCD     USART2_IRQHandler              ; USART2
+                DCD     USART3_4_LPUART1_IRQHandler    ; USART3, USART4, LPUART1
+                DCD     CEC_IRQHandler                 ; CEC
+
+__Vectors_End
+
+__Vectors_Size  EQU  __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+; Reset handler routine
+Reset_Handler    PROC
+                 EXPORT  Reset_Handler                 [WEAK]
+        IMPORT  __main
+        IMPORT  SystemInit  
+                 LDR     R0, =SystemInit
+                 BLX     R0
+                 LDR     R0, =__main
+                 BX      R0
+                 ENDP
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler                    [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler              [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler                    [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler                 [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler                [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WWDG_IRQHandler                [WEAK]
+                EXPORT  PVD_IRQHandler                 [WEAK]
+                EXPORT  RTC_TAMP_IRQHandler            [WEAK]
+                EXPORT  FLASH_IRQHandler               [WEAK]
+                EXPORT  RCC_IRQHandler                 [WEAK]
+                EXPORT  EXTI0_1_IRQHandler             [WEAK]
+                EXPORT  EXTI2_3_IRQHandler             [WEAK]
+                EXPORT  EXTI4_15_IRQHandler            [WEAK]
+                EXPORT  UCPD1_2_IRQHandler             [WEAK]
+                EXPORT  DMA1_Channel1_IRQHandler       [WEAK]
+                EXPORT  DMA1_Channel2_3_IRQHandler     [WEAK]
+                EXPORT  DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler [WEAK]
+                EXPORT  ADC1_COMP_IRQHandler           [WEAK]
+                EXPORT  TIM1_BRK_UP_TRG_COM_IRQHandler [WEAK]
+                EXPORT  TIM1_CC_IRQHandler             [WEAK]
+                EXPORT  TIM2_IRQHandler                [WEAK]
+                EXPORT  TIM3_IRQHandler                [WEAK]
+                EXPORT  TIM6_DAC_LPTIM1_IRQHandler     [WEAK]
+                EXPORT  TIM7_LPTIM2_IRQHandler         [WEAK]
+                EXPORT  TIM14_IRQHandler               [WEAK]
+                EXPORT  TIM15_IRQHandler               [WEAK]
+                EXPORT  TIM16_IRQHandler               [WEAK]
+                EXPORT  TIM17_IRQHandler               [WEAK]
+                EXPORT  I2C1_IRQHandler                [WEAK]
+                EXPORT  I2C2_IRQHandler                [WEAK]
+                EXPORT  SPI1_IRQHandler                [WEAK]
+                EXPORT  SPI2_IRQHandler                [WEAK]
+                EXPORT  USART1_IRQHandler              [WEAK]
+                EXPORT  USART2_IRQHandler              [WEAK]
+                EXPORT  USART3_4_LPUART1_IRQHandler    [WEAK]
+                EXPORT  CEC_IRQHandler                 [WEAK]
+
+
+WWDG_IRQHandler
+PVD_IRQHandler
+RTC_TAMP_IRQHandler
+FLASH_IRQHandler
+RCC_IRQHandler
+EXTI0_1_IRQHandler
+EXTI2_3_IRQHandler
+EXTI4_15_IRQHandler
+UCPD1_2_IRQHandler
+DMA1_Channel1_IRQHandler
+DMA1_Channel2_3_IRQHandler
+DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+ADC1_COMP_IRQHandler
+TIM1_BRK_UP_TRG_COM_IRQHandler
+TIM1_CC_IRQHandler
+TIM2_IRQHandler
+TIM3_IRQHandler
+TIM6_DAC_LPTIM1_IRQHandler
+TIM7_LPTIM2_IRQHandler
+TIM14_IRQHandler
+TIM15_IRQHandler
+TIM16_IRQHandler
+TIM17_IRQHandler
+I2C1_IRQHandler
+I2C2_IRQHandler
+SPI1_IRQHandler
+SPI2_IRQHandler
+USART1_IRQHandler
+USART2_IRQHandler
+USART3_4_LPUART1_IRQHandler
+CEC_IRQHandler
+
+                B       .
+
+                ENDP
+
+                ALIGN
+
+;*******************************************************************************
+; User Stack and Heap initialization
+;*******************************************************************************
+                 IF      :DEF:__MICROLIB
+
+                 EXPORT  __initial_sp
+                 EXPORT  __heap_base
+                 EXPORT  __heap_limit
+
+                 ELSE
+
+                 IMPORT  __use_two_region_memory
+                 EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap
+
+                 LDR     R0, =  Heap_Mem
+                 LDR     R1, =(Stack_Mem + Stack_Size)
+                 LDR     R2, = (Heap_Mem +  Heap_Size)
+                 LDR     R3, = Stack_Mem
+                 BX      LR
+
+                 ALIGN
+
+                 ENDIF
+
+                 END
+
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g081xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g081xx.s
new file mode 100644
index 0000000..19744c5
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g081xx.s
@@ -0,0 +1,254 @@
+;******************************************************************************
+;* File Name          : startup_stm32g081xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G081xx devices vector table for MDK-ARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == Reset_Handler
+;*                      - Set the vector table entries with the exceptions ISR address
+;*                      - Branches to __main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the CortexM0 processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;* <<< Use Configuration Wizard in Context Menu >>>
+;******************************************************************************
+;* @attention
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;*
+;******************************************************************************
+; Amount of memory (in bytes) allocated for Stack
+; Tailor this value to your application needs
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000200
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp                   ; Top of Stack
+                DCD     Reset_Handler                  ; Reset Handler
+                DCD     NMI_Handler                    ; NMI Handler
+                DCD     HardFault_Handler              ; Hard Fault Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     SVC_Handler                    ; SVCall Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     PendSV_Handler                 ; PendSV Handler
+                DCD     SysTick_Handler                ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WWDG_IRQHandler                ; Window Watchdog
+                DCD     PVD_IRQHandler                 ; PVD through EXTI Line detect
+                DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+                DCD     FLASH_IRQHandler               ; FLASH
+                DCD     RCC_IRQHandler                 ; RCC
+                DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+                DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+                DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+                DCD     UCPD1_2_IRQHandler             ; UCPD1, UCPD2
+                DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+                DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+                DCD     DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler ; DMA1 Channel 4 to Channel 7, DMAMUX1 overrun
+                DCD     ADC1_COMP_IRQHandler           ; ADC1, COMP1 and COMP2 
+                DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+                DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+                DCD     TIM2_IRQHandler                ; TIM2
+                DCD     TIM3_IRQHandler                ; TIM3
+                DCD     TIM6_DAC_LPTIM1_IRQHandler     ; TIM6, DAC & LPTIM1
+                DCD     TIM7_LPTIM2_IRQHandler         ; TIM7 & LPTIM2
+                DCD     TIM14_IRQHandler               ; TIM14
+                DCD     TIM15_IRQHandler               ; TIM15
+                DCD     TIM16_IRQHandler               ; TIM16
+                DCD     TIM17_IRQHandler               ; TIM17
+                DCD     I2C1_IRQHandler                ; I2C1
+                DCD     I2C2_IRQHandler                ; I2C2
+                DCD     SPI1_IRQHandler                ; SPI1
+                DCD     SPI2_IRQHandler                ; SPI2
+                DCD     USART1_IRQHandler              ; USART1
+                DCD     USART2_IRQHandler              ; USART2
+                DCD     USART3_4_LPUART1_IRQHandler    ; USART3, USART4, LPUART1
+                DCD     CEC_IRQHandler                 ; CEC
+                DCD     AES_RNG_IRQHandler             ; AES, RNG
+
+__Vectors_End
+
+__Vectors_Size  EQU  __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+; Reset handler routine
+Reset_Handler    PROC
+                 EXPORT  Reset_Handler                 [WEAK]
+        IMPORT  __main
+        IMPORT  SystemInit  
+                 LDR     R0, =SystemInit
+                 BLX     R0
+                 LDR     R0, =__main
+                 BX      R0
+                 ENDP
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler                    [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler              [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler                    [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler                 [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler                [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WWDG_IRQHandler                [WEAK]
+                EXPORT  PVD_IRQHandler                 [WEAK]
+                EXPORT  RTC_TAMP_IRQHandler            [WEAK]
+                EXPORT  FLASH_IRQHandler               [WEAK]
+                EXPORT  RCC_IRQHandler                 [WEAK]
+                EXPORT  EXTI0_1_IRQHandler             [WEAK]
+                EXPORT  EXTI2_3_IRQHandler             [WEAK]
+                EXPORT  EXTI4_15_IRQHandler            [WEAK]
+                EXPORT  UCPD1_2_IRQHandler             [WEAK]
+                EXPORT  DMA1_Channel1_IRQHandler       [WEAK]
+                EXPORT  DMA1_Channel2_3_IRQHandler     [WEAK]
+                EXPORT  DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler [WEAK]
+                EXPORT  ADC1_COMP_IRQHandler           [WEAK]
+                EXPORT  TIM1_BRK_UP_TRG_COM_IRQHandler [WEAK]
+                EXPORT  TIM1_CC_IRQHandler             [WEAK]
+                EXPORT  TIM2_IRQHandler                [WEAK]
+                EXPORT  TIM3_IRQHandler                [WEAK]
+                EXPORT  TIM6_DAC_LPTIM1_IRQHandler     [WEAK]
+                EXPORT  TIM7_LPTIM2_IRQHandler         [WEAK]
+                EXPORT  TIM14_IRQHandler               [WEAK]
+                EXPORT  TIM15_IRQHandler               [WEAK]
+                EXPORT  TIM16_IRQHandler               [WEAK]
+                EXPORT  TIM17_IRQHandler               [WEAK]
+                EXPORT  I2C1_IRQHandler                [WEAK]
+                EXPORT  I2C2_IRQHandler                [WEAK]
+                EXPORT  SPI1_IRQHandler                [WEAK]
+                EXPORT  SPI2_IRQHandler                [WEAK]
+                EXPORT  USART1_IRQHandler              [WEAK]
+                EXPORT  USART2_IRQHandler              [WEAK]
+                EXPORT  USART3_4_LPUART1_IRQHandler    [WEAK]
+                EXPORT  CEC_IRQHandler                 [WEAK]
+                EXPORT  AES_RNG_IRQHandler             [WEAK]
+
+
+WWDG_IRQHandler
+PVD_IRQHandler
+RTC_TAMP_IRQHandler
+FLASH_IRQHandler
+RCC_IRQHandler
+EXTI0_1_IRQHandler
+EXTI2_3_IRQHandler
+EXTI4_15_IRQHandler
+UCPD1_2_IRQHandler
+DMA1_Channel1_IRQHandler
+DMA1_Channel2_3_IRQHandler
+DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+ADC1_COMP_IRQHandler
+TIM1_BRK_UP_TRG_COM_IRQHandler
+TIM1_CC_IRQHandler
+TIM2_IRQHandler
+TIM3_IRQHandler
+TIM6_DAC_LPTIM1_IRQHandler
+TIM7_LPTIM2_IRQHandler
+TIM14_IRQHandler
+TIM15_IRQHandler
+TIM16_IRQHandler
+TIM17_IRQHandler
+I2C1_IRQHandler
+I2C2_IRQHandler
+SPI1_IRQHandler
+SPI2_IRQHandler
+USART1_IRQHandler
+USART2_IRQHandler
+USART3_4_LPUART1_IRQHandler
+CEC_IRQHandler
+AES_RNG_IRQHandler
+
+                B       .
+
+                ENDP
+
+                ALIGN
+
+;*******************************************************************************
+; User Stack and Heap initialization
+;*******************************************************************************
+                 IF      :DEF:__MICROLIB
+
+                 EXPORT  __initial_sp
+                 EXPORT  __heap_base
+                 EXPORT  __heap_limit
+
+                 ELSE
+
+                 IMPORT  __use_two_region_memory
+                 EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap
+
+                 LDR     R0, =  Heap_Mem
+                 LDR     R1, =(Stack_Mem + Stack_Size)
+                 LDR     R2, = (Heap_Mem +  Heap_Size)
+                 LDR     R3, = Stack_Mem
+                 BX      LR
+
+                 ALIGN
+
+                 ENDIF
+
+                 END
+
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g0b0xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g0b0xx.s
new file mode 100644
index 0000000..2fae8c1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g0b0xx.s
@@ -0,0 +1,244 @@
+;******************************************************************************
+;* File Name          : startup_stm32g0b0xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G0b0xx devices vector table for MDK-ARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == Reset_Handler
+;*                      - Set the vector table entries with the exceptions ISR address
+;*                      - Branches to __main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the CortexM0 processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;* <<< Use Configuration Wizard in Context Menu >>>
+;******************************************************************************
+;* @attention
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;*
+;******************************************************************************
+; Amount of memory (in bytes) allocated for Stack
+; Tailor this value to your application needs
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000200
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp                   ; Top of Stack
+                DCD     Reset_Handler                  ; Reset Handler
+                DCD     NMI_Handler                    ; NMI Handler
+                DCD     HardFault_Handler              ; Hard Fault Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     SVC_Handler                    ; SVCall Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     PendSV_Handler                 ; PendSV Handler
+                DCD     SysTick_Handler                ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WWDG_IRQHandler                ; Window Watchdog
+                DCD     0                              ; Reserved
+                DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+                DCD     FLASH_IRQHandler               ; FLASH
+                DCD     RCC_IRQHandler                 ; RCC
+                DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+                DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+                DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+                DCD     USB_IRQHandler                 ; USB
+                DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+                DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+                DCD     DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler ; DMA1 Ch4 to Ch7, DMA2 Ch1 to Ch5 ,DMAMUX1 overrun
+                DCD     ADC1_IRQHandler                ; ADC1
+                DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+                DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+                DCD     0                              ; Reserved
+                DCD     TIM3_TIM4_IRQHandler           ; TIM3, TIM4
+                DCD     TIM6_IRQHandler                ; TIM6
+                DCD     TIM7_IRQHandler                ; TIM7
+                DCD     TIM14_IRQHandler               ; TIM14
+                DCD     TIM15_IRQHandler               ; TIM15
+                DCD     TIM16_IRQHandler               ; TIM16
+                DCD     TIM17_IRQHandler               ; TIM17
+                DCD     I2C1_IRQHandler                ; I2C1
+                DCD     I2C2_3_IRQHandler              ; I2C2, I2C3
+                DCD     SPI1_IRQHandler                ; SPI1
+                DCD     SPI2_3_IRQHandler              ; SPI2, SPI3
+                DCD     USART1_IRQHandler              ; USART1
+                DCD     USART2_IRQHandler              ; USART2
+                DCD     USART3_4_5_6_IRQHandler        ; USART3, USART4, USART5, USART6
+
+__Vectors_End
+
+__Vectors_Size  EQU  __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+; Reset handler routine
+Reset_Handler    PROC
+                 EXPORT  Reset_Handler                 [WEAK]
+        IMPORT  __main
+        IMPORT  SystemInit  
+                 LDR     R0, =SystemInit
+                 BLX     R0
+                 LDR     R0, =__main
+                 BX      R0
+                 ENDP
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler                    [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler              [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler                    [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler                 [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler                [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WWDG_IRQHandler                [WEAK]
+                EXPORT  RTC_TAMP_IRQHandler            [WEAK]
+                EXPORT  FLASH_IRQHandler               [WEAK]
+                EXPORT  RCC_IRQHandler                 [WEAK]
+                EXPORT  EXTI0_1_IRQHandler             [WEAK]
+                EXPORT  EXTI2_3_IRQHandler             [WEAK]
+                EXPORT  EXTI4_15_IRQHandler            [WEAK]
+                EXPORT  USB_IRQHandler                 [WEAK]
+                EXPORT  DMA1_Channel1_IRQHandler       [WEAK]
+                EXPORT  DMA1_Channel2_3_IRQHandler     [WEAK]
+                EXPORT  DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler [WEAK]
+                EXPORT  ADC1_IRQHandler                [WEAK]
+                EXPORT  TIM1_BRK_UP_TRG_COM_IRQHandler [WEAK]
+                EXPORT  TIM1_CC_IRQHandler             [WEAK]
+                EXPORT  TIM3_TIM4_IRQHandler           [WEAK]
+                EXPORT  TIM6_IRQHandler                [WEAK]
+                EXPORT  TIM7_IRQHandler                [WEAK]
+                EXPORT  TIM14_IRQHandler               [WEAK]
+                EXPORT  TIM15_IRQHandler               [WEAK]
+                EXPORT  TIM16_IRQHandler               [WEAK]
+                EXPORT  TIM17_IRQHandler               [WEAK]
+                EXPORT  I2C1_IRQHandler                [WEAK]
+                EXPORT  I2C2_3_IRQHandler              [WEAK]
+                EXPORT  SPI1_IRQHandler                [WEAK]
+                EXPORT  SPI2_3_IRQHandler              [WEAK]
+                EXPORT  USART1_IRQHandler              [WEAK]
+                EXPORT  USART2_IRQHandler              [WEAK]
+                EXPORT  USART3_4_5_6_IRQHandler        [WEAK]
+
+
+WWDG_IRQHandler
+RTC_TAMP_IRQHandler
+FLASH_IRQHandler
+RCC_IRQHandler
+EXTI0_1_IRQHandler
+EXTI2_3_IRQHandler
+EXTI4_15_IRQHandler
+USB_IRQHandler
+DMA1_Channel1_IRQHandler
+DMA1_Channel2_3_IRQHandler
+DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler
+ADC1_IRQHandler
+TIM1_BRK_UP_TRG_COM_IRQHandler
+TIM1_CC_IRQHandler
+TIM3_TIM4_IRQHandler
+TIM6_IRQHandler
+TIM7_IRQHandler
+TIM14_IRQHandler
+TIM15_IRQHandler
+TIM16_IRQHandler
+TIM17_IRQHandler
+I2C1_IRQHandler
+I2C2_3_IRQHandler
+SPI1_IRQHandler
+SPI2_3_IRQHandler
+USART1_IRQHandler
+USART2_IRQHandler
+USART3_4_5_6_IRQHandler
+
+                B       .
+
+                ENDP
+
+                ALIGN
+
+;*******************************************************************************
+; User Stack and Heap initialization
+;*******************************************************************************
+                 IF      :DEF:__MICROLIB
+
+                 EXPORT  __initial_sp
+                 EXPORT  __heap_base
+                 EXPORT  __heap_limit
+
+                 ELSE
+
+                 IMPORT  __use_two_region_memory
+                 EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap
+
+                 LDR     R0, =  Heap_Mem
+                 LDR     R1, =(Stack_Mem + Stack_Size)
+                 LDR     R2, = (Heap_Mem +  Heap_Size)
+                 LDR     R3, = Stack_Mem
+                 BX      LR
+
+                 ALIGN
+
+                 ENDIF
+
+                 END
+
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g0b1xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g0b1xx.s
new file mode 100644
index 0000000..aa88485
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g0b1xx.s
@@ -0,0 +1,251 @@
+;******************************************************************************
+;* File Name          : startup_stm32g0b1xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G0b1xx devices vector table for MDK-ARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == Reset_Handler
+;*                      - Set the vector table entries with the exceptions ISR address
+;*                      - Branches to __main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the CortexM0 processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;* <<< Use Configuration Wizard in Context Menu >>>
+;******************************************************************************
+;* @attention
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;*
+;******************************************************************************
+; Amount of memory (in bytes) allocated for Stack
+; Tailor this value to your application needs
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000200
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp                   ; Top of Stack
+                DCD     Reset_Handler                  ; Reset Handler
+                DCD     NMI_Handler                    ; NMI Handler
+                DCD     HardFault_Handler              ; Hard Fault Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     SVC_Handler                    ; SVCall Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     PendSV_Handler                 ; PendSV Handler
+                DCD     SysTick_Handler                ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WWDG_IRQHandler                ; Window Watchdog
+                DCD     PVD_VDDIO2_IRQHandler          ; PVD through EXTI Line detect
+                DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+                DCD     FLASH_IRQHandler               ; FLASH
+                DCD     RCC_CRS_IRQHandler             ; RCC & CRS
+                DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+                DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+                DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+                DCD     USB_UCPD1_2_IRQHandler         ; USB, UCPD1 & UCPD2
+                DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+                DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+                DCD     DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler ; DMA1 Ch4 to Ch7, DMA2 Ch1 to Ch5 ,DMAMUX1 overrun
+                DCD     ADC1_COMP_IRQHandler           ; ADC1, COMP1, COMP2 and COMP3 
+                DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+                DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+                DCD     TIM2_IRQHandler                ; TIM2
+                DCD     TIM3_TIM4_IRQHandler           ; TIM3, TIM4
+                DCD     TIM6_DAC_LPTIM1_IRQHandler     ; TIM6, DAC & LPTIM1
+                DCD     TIM7_LPTIM2_IRQHandler         ; TIM7 & LPTIM2
+                DCD     TIM14_IRQHandler               ; TIM14
+                DCD     TIM15_IRQHandler               ; TIM15
+                DCD     TIM16_FDCAN_IT0_IRQHandler     ; TIM16 & FDCAN1_IT0 & FDCAN2_IT0
+                DCD     TIM17_FDCAN_IT1_IRQHandler     ; TIM17 & FDCAN1_IT1 & FDCAN2_IT1
+                DCD     I2C1_IRQHandler                ; I2C1
+                DCD     I2C2_3_IRQHandler              ; I2C2, I2C3
+                DCD     SPI1_IRQHandler                ; SPI1
+                DCD     SPI2_3_IRQHandler              ; SPI2, SPI3
+                DCD     USART1_IRQHandler              ; USART1
+                DCD     USART2_LPUART2_IRQHandler      ; USART2 & LPUART2
+                DCD     USART3_4_5_6_LPUART1_IRQHandler ; USART3, USART4, USART5, USART6, LPUART1
+                DCD     CEC_IRQHandler                 ; CEC
+
+__Vectors_End
+
+__Vectors_Size  EQU  __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+; Reset handler routine
+Reset_Handler    PROC
+                 EXPORT  Reset_Handler                 [WEAK]
+        IMPORT  __main
+        IMPORT  SystemInit  
+                 LDR     R0, =SystemInit
+                 BLX     R0
+                 LDR     R0, =__main
+                 BX      R0
+                 ENDP
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler                    [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler              [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler                    [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler                 [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler                [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WWDG_IRQHandler                [WEAK]
+                EXPORT  PVD_VDDIO2_IRQHandler          [WEAK]
+                EXPORT  RTC_TAMP_IRQHandler            [WEAK]
+                EXPORT  FLASH_IRQHandler               [WEAK]
+                EXPORT  RCC_CRS_IRQHandler             [WEAK]
+                EXPORT  EXTI0_1_IRQHandler             [WEAK]
+                EXPORT  EXTI2_3_IRQHandler             [WEAK]
+                EXPORT  EXTI4_15_IRQHandler            [WEAK]
+                EXPORT  USB_UCPD1_2_IRQHandler         [WEAK]
+                EXPORT  DMA1_Channel1_IRQHandler       [WEAK]
+                EXPORT  DMA1_Channel2_3_IRQHandler     [WEAK]
+                EXPORT  DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler [WEAK]
+                EXPORT  ADC1_COMP_IRQHandler           [WEAK]
+                EXPORT  TIM1_BRK_UP_TRG_COM_IRQHandler [WEAK]
+                EXPORT  TIM1_CC_IRQHandler             [WEAK]
+                EXPORT  TIM2_IRQHandler                [WEAK]
+                EXPORT  TIM3_TIM4_IRQHandler           [WEAK]
+                EXPORT  TIM6_DAC_LPTIM1_IRQHandler     [WEAK]
+                EXPORT  TIM7_LPTIM2_IRQHandler         [WEAK]
+                EXPORT  TIM14_IRQHandler               [WEAK]
+                EXPORT  TIM15_IRQHandler               [WEAK]
+                EXPORT  TIM16_FDCAN_IT0_IRQHandler     [WEAK]
+                EXPORT  TIM17_FDCAN_IT1_IRQHandler     [WEAK]
+                EXPORT  I2C1_IRQHandler                [WEAK]
+                EXPORT  I2C2_3_IRQHandler              [WEAK]
+                EXPORT  SPI1_IRQHandler                [WEAK]
+                EXPORT  SPI2_3_IRQHandler              [WEAK]
+                EXPORT  USART1_IRQHandler              [WEAK]
+                EXPORT  USART2_LPUART2_IRQHandler      [WEAK]
+                EXPORT  USART3_4_5_6_LPUART1_IRQHandler [WEAK]
+                EXPORT  CEC_IRQHandler                 [WEAK]
+
+
+WWDG_IRQHandler
+PVD_VDDIO2_IRQHandler
+RTC_TAMP_IRQHandler
+FLASH_IRQHandler
+RCC_CRS_IRQHandler
+EXTI0_1_IRQHandler
+EXTI2_3_IRQHandler
+EXTI4_15_IRQHandler
+USB_UCPD1_2_IRQHandler
+DMA1_Channel1_IRQHandler
+DMA1_Channel2_3_IRQHandler
+DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler
+ADC1_COMP_IRQHandler
+TIM1_BRK_UP_TRG_COM_IRQHandler
+TIM1_CC_IRQHandler
+TIM2_IRQHandler
+TIM3_TIM4_IRQHandler
+TIM6_DAC_LPTIM1_IRQHandler
+TIM7_LPTIM2_IRQHandler
+TIM14_IRQHandler
+TIM15_IRQHandler
+TIM16_FDCAN_IT0_IRQHandler
+TIM17_FDCAN_IT1_IRQHandler
+I2C1_IRQHandler
+I2C2_3_IRQHandler
+SPI1_IRQHandler
+SPI2_3_IRQHandler
+USART1_IRQHandler
+USART2_LPUART2_IRQHandler
+USART3_4_5_6_LPUART1_IRQHandler
+CEC_IRQHandler
+
+                B       .
+
+                ENDP
+
+                ALIGN
+
+;*******************************************************************************
+; User Stack and Heap initialization
+;*******************************************************************************
+                 IF      :DEF:__MICROLIB
+
+                 EXPORT  __initial_sp
+                 EXPORT  __heap_base
+                 EXPORT  __heap_limit
+
+                 ELSE
+
+                 IMPORT  __use_two_region_memory
+                 EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap
+
+                 LDR     R0, =  Heap_Mem
+                 LDR     R1, =(Stack_Mem + Stack_Size)
+                 LDR     R2, = (Heap_Mem +  Heap_Size)
+                 LDR     R3, = Stack_Mem
+                 BX      LR
+
+                 ALIGN
+
+                 ENDIF
+
+                 END
+
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g0c1xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g0c1xx.s
new file mode 100644
index 0000000..f357825
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/arm/startup_stm32g0c1xx.s
@@ -0,0 +1,254 @@
+;******************************************************************************
+;* File Name          : startup_stm32g0c1xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G0c1xx devices vector table for MDK-ARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == Reset_Handler
+;*                      - Set the vector table entries with the exceptions ISR address
+;*                      - Branches to __main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the CortexM0 processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;* <<< Use Configuration Wizard in Context Menu >>>
+;******************************************************************************
+;* @attention
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;*
+;******************************************************************************
+; Amount of memory (in bytes) allocated for Stack
+; Tailor this value to your application needs
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000200
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp                   ; Top of Stack
+                DCD     Reset_Handler                  ; Reset Handler
+                DCD     NMI_Handler                    ; NMI Handler
+                DCD     HardFault_Handler              ; Hard Fault Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     SVC_Handler                    ; SVCall Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     PendSV_Handler                 ; PendSV Handler
+                DCD     SysTick_Handler                ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WWDG_IRQHandler                ; Window Watchdog
+                DCD     PVD_VDDIO2_IRQHandler          ; PVD through EXTI Line detect
+                DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+                DCD     FLASH_IRQHandler               ; FLASH
+                DCD     RCC_CRS_IRQHandler             ; RCC & CRS
+                DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+                DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+                DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+                DCD     USB_UCPD1_2_IRQHandler         ; USB, UCPD1 & UCPD2
+                DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+                DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+                DCD     DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler ; DMA1 Ch4 to Ch7, DMA2 Ch1 to Ch5 ,DMAMUX1 overrun
+                DCD     ADC1_COMP_IRQHandler           ; ADC1, COMP1, COMP2 and COMP3 
+                DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+                DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+                DCD     TIM2_IRQHandler                ; TIM2
+                DCD     TIM3_TIM4_IRQHandler           ; TIM3, TIM4
+                DCD     TIM6_DAC_LPTIM1_IRQHandler     ; TIM6, DAC & LPTIM1
+                DCD     TIM7_LPTIM2_IRQHandler         ; TIM7 & LPTIM2
+                DCD     TIM14_IRQHandler               ; TIM14
+                DCD     TIM15_IRQHandler               ; TIM15
+                DCD     TIM16_FDCAN_IT0_IRQHandler     ; TIM16 & FDCAN1_IT0 & FDCAN2_IT0
+                DCD     TIM17_FDCAN_IT1_IRQHandler     ; TIM17 & FDCAN1_IT1 & FDCAN2_IT1
+                DCD     I2C1_IRQHandler                ; I2C1
+                DCD     I2C2_3_IRQHandler              ; I2C2, I2C3
+                DCD     SPI1_IRQHandler                ; SPI1
+                DCD     SPI2_3_IRQHandler              ; SPI2, SPI3
+                DCD     USART1_IRQHandler              ; USART1
+                DCD     USART2_LPUART2_IRQHandler      ; USART2 & LPUART2
+                DCD     USART3_4_5_6_LPUART1_IRQHandler ; USART3, USART4, USART5, USART6, LPUART1
+                DCD     CEC_IRQHandler                 ; CEC
+                DCD     AES_RNG_IRQHandler             ; AES, RNG
+
+__Vectors_End
+
+__Vectors_Size  EQU  __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+; Reset handler routine
+Reset_Handler    PROC
+                 EXPORT  Reset_Handler                 [WEAK]
+        IMPORT  __main
+        IMPORT  SystemInit  
+                 LDR     R0, =SystemInit
+                 BLX     R0
+                 LDR     R0, =__main
+                 BX      R0
+                 ENDP
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler                    [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler              [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler                    [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler                 [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler                [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WWDG_IRQHandler                [WEAK]
+                EXPORT  PVD_VDDIO2_IRQHandler          [WEAK]
+                EXPORT  RTC_TAMP_IRQHandler            [WEAK]
+                EXPORT  FLASH_IRQHandler               [WEAK]
+                EXPORT  RCC_CRS_IRQHandler             [WEAK]
+                EXPORT  EXTI0_1_IRQHandler             [WEAK]
+                EXPORT  EXTI2_3_IRQHandler             [WEAK]
+                EXPORT  EXTI4_15_IRQHandler            [WEAK]
+                EXPORT  USB_UCPD1_2_IRQHandler         [WEAK]
+                EXPORT  DMA1_Channel1_IRQHandler       [WEAK]
+                EXPORT  DMA1_Channel2_3_IRQHandler     [WEAK]
+                EXPORT  DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler [WEAK]
+                EXPORT  ADC1_COMP_IRQHandler           [WEAK]
+                EXPORT  TIM1_BRK_UP_TRG_COM_IRQHandler [WEAK]
+                EXPORT  TIM1_CC_IRQHandler             [WEAK]
+                EXPORT  TIM2_IRQHandler                [WEAK]
+                EXPORT  TIM3_TIM4_IRQHandler           [WEAK]
+                EXPORT  TIM6_DAC_LPTIM1_IRQHandler     [WEAK]
+                EXPORT  TIM7_LPTIM2_IRQHandler         [WEAK]
+                EXPORT  TIM14_IRQHandler               [WEAK]
+                EXPORT  TIM15_IRQHandler               [WEAK]
+                EXPORT  TIM16_FDCAN_IT0_IRQHandler     [WEAK]
+                EXPORT  TIM17_FDCAN_IT1_IRQHandler     [WEAK]
+                EXPORT  I2C1_IRQHandler                [WEAK]
+                EXPORT  I2C2_3_IRQHandler              [WEAK]
+                EXPORT  SPI1_IRQHandler                [WEAK]
+                EXPORT  SPI2_3_IRQHandler              [WEAK]
+                EXPORT  USART1_IRQHandler              [WEAK]
+                EXPORT  USART2_LPUART2_IRQHandler      [WEAK]
+                EXPORT  USART3_4_5_6_LPUART1_IRQHandler [WEAK]
+                EXPORT  CEC_IRQHandler                 [WEAK]
+                EXPORT  AES_RNG_IRQHandler             [WEAK]
+
+
+WWDG_IRQHandler
+PVD_VDDIO2_IRQHandler
+RTC_TAMP_IRQHandler
+FLASH_IRQHandler
+RCC_CRS_IRQHandler
+EXTI0_1_IRQHandler
+EXTI2_3_IRQHandler
+EXTI4_15_IRQHandler
+USB_UCPD1_2_IRQHandler
+DMA1_Channel1_IRQHandler
+DMA1_Channel2_3_IRQHandler
+DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler
+ADC1_COMP_IRQHandler
+TIM1_BRK_UP_TRG_COM_IRQHandler
+TIM1_CC_IRQHandler
+TIM2_IRQHandler
+TIM3_TIM4_IRQHandler
+TIM6_DAC_LPTIM1_IRQHandler
+TIM7_LPTIM2_IRQHandler
+TIM14_IRQHandler
+TIM15_IRQHandler
+TIM16_FDCAN_IT0_IRQHandler
+TIM17_FDCAN_IT1_IRQHandler
+I2C1_IRQHandler
+I2C2_3_IRQHandler
+SPI1_IRQHandler
+SPI2_3_IRQHandler
+USART1_IRQHandler
+USART2_LPUART2_IRQHandler
+USART3_4_5_6_LPUART1_IRQHandler
+CEC_IRQHandler
+AES_RNG_IRQHandler
+
+                B       .
+
+                ENDP
+
+                ALIGN
+
+;*******************************************************************************
+; User Stack and Heap initialization
+;*******************************************************************************
+                 IF      :DEF:__MICROLIB
+
+                 EXPORT  __initial_sp
+                 EXPORT  __heap_base
+                 EXPORT  __heap_limit
+
+                 ELSE
+
+                 IMPORT  __use_two_region_memory
+                 EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap
+
+                 LDR     R0, =  Heap_Mem
+                 LDR     R1, =(Stack_Mem + Stack_Size)
+                 LDR     R2, = (Heap_Mem +  Heap_Size)
+                 LDR     R3, = Stack_Mem
+                 BX      LR
+
+                 ALIGN
+
+                 ENDIF
+
+                 END
+
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g030xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g030xx.s
new file mode 100644
index 0000000..bb9c15d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g030xx.s
@@ -0,0 +1,273 @@
+/**
+  ******************************************************************************
+  * @file      startup_stm32g030xx.s
+  * @author    MCD Application Team
+  * @brief     STM32G030xx devices vector table GCC toolchain.
+  *            This module performs:
+  *                - Set the initial SP
+  *                - Set the initial PC == Reset_Handler,
+  *                - Set the vector table entries with the exceptions ISR address
+  *                - Branches to main in the C library (which eventually
+  *                  calls main()).
+  *            After Reset the Cortex-M0+ processor is in Thread mode,
+  *            priority is Privileged, and the Stack is set to Main.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+.syntax unified
+.cpu cortex-m0plus
+.fpu softvfp
+.thumb
+
+.global g_pfnVectors
+.global Default_Handler
+
+/* start address for the initialization values of the .data section.
+defined in linker script */
+.word _sidata
+/* start address for the .data section. defined in linker script */
+.word _sdata
+/* end address for the .data section. defined in linker script */
+.word _edata
+/* start address for the .bss section. defined in linker script */
+.word _sbss
+/* end address for the .bss section. defined in linker script */
+.word _ebss
+
+/**
+ * @brief  This is the code that gets called when the processor first
+ *          starts execution following a reset event. Only the absolutely
+ *          necessary set is performed, after which the application
+ *          supplied main() routine is called.
+ * @param  None
+ * @retval None
+*/
+
+  .section .text.Reset_Handler
+  .weak Reset_Handler
+  .type Reset_Handler, %function
+Reset_Handler:
+  ldr   r0, =_estack
+  mov   sp, r0          /* set stack pointer */
+
+/* Call the clock system initialization function.*/
+  bl  SystemInit
+
+/* Copy the data segment initializers from flash to SRAM */
+  ldr r0, =_sdata
+  ldr r1, =_edata
+  ldr r2, =_sidata
+  movs r3, #0
+  b LoopCopyDataInit
+
+CopyDataInit:
+  ldr r4, [r2, r3]
+  str r4, [r0, r3]
+  adds r3, r3, #4
+
+LoopCopyDataInit:
+  adds r4, r0, r3
+  cmp r4, r1
+  bcc CopyDataInit
+
+/* Zero fill the bss segment. */
+  ldr r2, =_sbss
+  ldr r4, =_ebss
+  movs r3, #0
+  b LoopFillZerobss
+
+FillZerobss:
+  str  r3, [r2]
+  adds r2, r2, #4
+
+LoopFillZerobss:
+  cmp r2, r4
+  bcc FillZerobss
+
+/* Call static constructors */
+  bl __libc_init_array
+/* Call the application s entry point.*/
+  bl main
+
+LoopForever:
+  b LoopForever
+
+.size Reset_Handler, .-Reset_Handler
+
+/**
+ * @brief  This is the code that gets called when the processor receives an
+ *         unexpected interrupt.  This simply enters an infinite loop, preserving
+ *         the system state for examination by a debugger.
+ *
+ * @param  None
+ * @retval None
+*/
+  .section .text.Default_Handler,"ax",%progbits
+Default_Handler:
+Infinite_Loop:
+  b Infinite_Loop
+  .size Default_Handler, .-Default_Handler
+
+/******************************************************************************
+*
+* The minimal vector table for a Cortex M0.  Note that the proper constructs
+* must be placed on this to ensure that it ends up at physical address
+* 0x0000.0000.
+*
+******************************************************************************/
+  .section .isr_vector,"a",%progbits
+  .type g_pfnVectors, %object
+  .size g_pfnVectors, .-g_pfnVectors
+
+g_pfnVectors:
+  .word _estack
+  .word Reset_Handler
+  .word NMI_Handler
+  .word HardFault_Handler
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word SVC_Handler
+  .word 0
+  .word 0
+  .word PendSV_Handler
+  .word SysTick_Handler
+  .word WWDG_IRQHandler                   /* Window WatchDog              */
+  .word 0                                 /* reserved                     */
+  .word RTC_TAMP_IRQHandler               /* RTC through the EXTI line    */
+  .word FLASH_IRQHandler                  /* FLASH                        */
+  .word RCC_IRQHandler                    /* RCC                          */
+  .word EXTI0_1_IRQHandler                /* EXTI Line 0 and 1            */
+  .word EXTI2_3_IRQHandler                /* EXTI Line 2 and 3            */
+  .word EXTI4_15_IRQHandler               /* EXTI Line 4 to 15            */
+  .word 0                                 /* reserved                     */
+  .word DMA1_Channel1_IRQHandler          /* DMA1 Channel 1               */
+  .word DMA1_Channel2_3_IRQHandler        /* DMA1 Channel 2 and Channel 3 */
+  .word DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler /* DMA1 Channel 4 to Channel 5, DMAMUX1 overrun */
+  .word ADC1_IRQHandler                   /* ADC1                         */
+  .word TIM1_BRK_UP_TRG_COM_IRQHandler    /* TIM1 Break, Update, Trigger and Commutation */
+  .word TIM1_CC_IRQHandler                /* TIM1 Capture Compare         */
+  .word 0                                 /* reserved                     */
+  .word TIM3_IRQHandler                   /* TIM3                         */
+  .word 0                                 /* reserved                     */
+  .word 0                                 /* reserved                     */
+  .word TIM14_IRQHandler                  /* TIM14                        */
+  .word 0                                 /* reserved                     */
+  .word TIM16_IRQHandler                  /* TIM16                        */
+  .word TIM17_IRQHandler                  /* TIM17                        */
+  .word I2C1_IRQHandler                   /* I2C1                         */
+  .word I2C2_IRQHandler                   /* I2C2                         */
+  .word SPI1_IRQHandler                   /* SPI1                         */
+  .word SPI2_IRQHandler                   /* SPI2                         */
+  .word USART1_IRQHandler                 /* USART1                       */
+  .word USART2_IRQHandler                 /* USART2                       */
+  .word 0                                 /* reserved                     */
+
+/*******************************************************************************
+*
+* Provide weak aliases for each Exception handler to the Default_Handler.
+* As they are weak aliases, any function with the same name will override
+* this definition.
+*
+*******************************************************************************/
+
+  .weak      NMI_Handler
+  .thumb_set NMI_Handler,Default_Handler
+
+  .weak      HardFault_Handler
+  .thumb_set HardFault_Handler,Default_Handler
+
+  .weak      SVC_Handler
+  .thumb_set SVC_Handler,Default_Handler
+
+  .weak      PendSV_Handler
+  .thumb_set PendSV_Handler,Default_Handler
+
+  .weak      SysTick_Handler
+  .thumb_set SysTick_Handler,Default_Handler
+
+  .weak      WWDG_IRQHandler
+  .thumb_set WWDG_IRQHandler,Default_Handler
+
+  .weak      RTC_TAMP_IRQHandler
+  .thumb_set RTC_TAMP_IRQHandler,Default_Handler
+
+  .weak      FLASH_IRQHandler
+  .thumb_set FLASH_IRQHandler,Default_Handler
+
+  .weak      RCC_IRQHandler
+  .thumb_set RCC_IRQHandler,Default_Handler
+
+  .weak      EXTI0_1_IRQHandler
+  .thumb_set EXTI0_1_IRQHandler,Default_Handler
+
+  .weak      EXTI2_3_IRQHandler
+  .thumb_set EXTI2_3_IRQHandler,Default_Handler
+
+  .weak      EXTI4_15_IRQHandler
+  .thumb_set EXTI4_15_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel1_IRQHandler
+  .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel2_3_IRQHandler
+  .thumb_set DMA1_Channel2_3_IRQHandler,Default_Handler
+
+  .weak      DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler
+  .thumb_set DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler,Default_Handler
+
+  .weak      ADC1_IRQHandler
+  .thumb_set ADC1_IRQHandler,Default_Handler
+
+  .weak      TIM1_BRK_UP_TRG_COM_IRQHandler
+  .thumb_set TIM1_BRK_UP_TRG_COM_IRQHandler,Default_Handler
+
+  .weak      TIM1_CC_IRQHandler
+  .thumb_set TIM1_CC_IRQHandler,Default_Handler
+
+  .weak      TIM3_IRQHandler
+  .thumb_set TIM3_IRQHandler,Default_Handler
+
+  .weak      TIM14_IRQHandler
+  .thumb_set TIM14_IRQHandler,Default_Handler
+
+  .weak      TIM16_IRQHandler
+  .thumb_set TIM16_IRQHandler,Default_Handler
+
+  .weak      TIM17_IRQHandler
+  .thumb_set TIM17_IRQHandler,Default_Handler
+
+  .weak      I2C1_IRQHandler
+  .thumb_set I2C1_IRQHandler,Default_Handler
+
+  .weak      I2C2_IRQHandler
+  .thumb_set I2C2_IRQHandler,Default_Handler
+
+  .weak      SPI1_IRQHandler
+  .thumb_set SPI1_IRQHandler,Default_Handler
+
+  .weak      SPI2_IRQHandler
+  .thumb_set SPI2_IRQHandler,Default_Handler
+
+  .weak      USART1_IRQHandler
+  .thumb_set USART1_IRQHandler,Default_Handler
+
+  .weak      USART2_IRQHandler
+  .thumb_set USART2_IRQHandler,Default_Handler
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g031xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g031xx.s
new file mode 100644
index 0000000..863c5da
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g031xx.s
@@ -0,0 +1,289 @@
+/**
+  ******************************************************************************
+  * @file      startup_stm32g031xx.s
+  * @author    MCD Application Team
+  * @brief     STM32G031xx devices vector table GCC toolchain.
+  *            This module performs:
+  *                - Set the initial SP
+  *                - Set the initial PC == Reset_Handler,
+  *                - Set the vector table entries with the exceptions ISR address
+  *                - Branches to main in the C library (which eventually
+  *                  calls main()).
+  *            After Reset the Cortex-M0+ processor is in Thread mode,
+  *            priority is Privileged, and the Stack is set to Main.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+.syntax unified
+.cpu cortex-m0plus
+.fpu softvfp
+.thumb
+
+.global g_pfnVectors
+.global Default_Handler
+
+/* start address for the initialization values of the .data section.
+defined in linker script */
+.word _sidata
+/* start address for the .data section. defined in linker script */
+.word _sdata
+/* end address for the .data section. defined in linker script */
+.word _edata
+/* start address for the .bss section. defined in linker script */
+.word _sbss
+/* end address for the .bss section. defined in linker script */
+.word _ebss
+
+/**
+ * @brief  This is the code that gets called when the processor first
+ *          starts execution following a reset event. Only the absolutely
+ *          necessary set is performed, after which the application
+ *          supplied main() routine is called.
+ * @param  None
+ * @retval None
+*/
+
+  .section .text.Reset_Handler
+  .weak Reset_Handler
+  .type Reset_Handler, %function
+Reset_Handler:
+  ldr   r0, =_estack
+  mov   sp, r0          /* set stack pointer */
+
+/* Call the clock system initialization function.*/
+  bl  SystemInit
+
+/* Copy the data segment initializers from flash to SRAM */
+  ldr r0, =_sdata
+  ldr r1, =_edata
+  ldr r2, =_sidata
+  movs r3, #0
+  b LoopCopyDataInit
+
+CopyDataInit:
+  ldr r4, [r2, r3]
+  str r4, [r0, r3]
+  adds r3, r3, #4
+
+LoopCopyDataInit:
+  adds r4, r0, r3
+  cmp r4, r1
+  bcc CopyDataInit
+
+/* Zero fill the bss segment. */
+  ldr r2, =_sbss
+  ldr r4, =_ebss
+  movs r3, #0
+  b LoopFillZerobss
+
+FillZerobss:
+  str  r3, [r2]
+  adds r2, r2, #4
+
+LoopFillZerobss:
+  cmp r2, r4
+  bcc FillZerobss
+
+/* Call static constructors */
+  bl __libc_init_array
+/* Call the application s entry point.*/
+  bl main
+
+LoopForever:
+  b LoopForever
+
+.size Reset_Handler, .-Reset_Handler
+
+/**
+ * @brief  This is the code that gets called when the processor receives an
+ *         unexpected interrupt.  This simply enters an infinite loop, preserving
+ *         the system state for examination by a debugger.
+ *
+ * @param  None
+ * @retval None
+*/
+  .section .text.Default_Handler,"ax",%progbits
+Default_Handler:
+Infinite_Loop:
+  b Infinite_Loop
+  .size Default_Handler, .-Default_Handler
+
+/******************************************************************************
+*
+* The minimal vector table for a Cortex M0.  Note that the proper constructs
+* must be placed on this to ensure that it ends up at physical address
+* 0x0000.0000.
+*
+******************************************************************************/
+  .section .isr_vector,"a",%progbits
+  .type g_pfnVectors, %object
+  .size g_pfnVectors, .-g_pfnVectors
+
+g_pfnVectors:
+  .word _estack
+  .word Reset_Handler
+  .word NMI_Handler
+  .word HardFault_Handler
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word SVC_Handler
+  .word 0
+  .word 0
+  .word PendSV_Handler
+  .word SysTick_Handler
+  .word WWDG_IRQHandler                   /* Window WatchDog              */
+  .word PVD_IRQHandler                    /* PVD through EXTI Line detect */
+  .word RTC_TAMP_IRQHandler               /* RTC through the EXTI line    */
+  .word FLASH_IRQHandler                  /* FLASH                        */
+  .word RCC_IRQHandler                    /* RCC                          */
+  .word EXTI0_1_IRQHandler                /* EXTI Line 0 and 1            */
+  .word EXTI2_3_IRQHandler                /* EXTI Line 2 and 3            */
+  .word EXTI4_15_IRQHandler               /* EXTI Line 4 to 15            */
+  .word 0                                 /* reserved                     */
+  .word DMA1_Channel1_IRQHandler          /* DMA1 Channel 1               */
+  .word DMA1_Channel2_3_IRQHandler        /* DMA1 Channel 2 and Channel 3 */
+  .word DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler /* DMA1 Channel 4 to Channel 5, DMAMUX1 overrun */
+  .word ADC1_IRQHandler                   /* ADC1                        */
+  .word TIM1_BRK_UP_TRG_COM_IRQHandler    /* TIM1 Break, Update, Trigger and Commutation */
+  .word TIM1_CC_IRQHandler                /* TIM1 Capture Compare         */
+  .word TIM2_IRQHandler                   /* TIM2                         */
+  .word TIM3_IRQHandler                   /* TIM3                         */
+  .word LPTIM1_IRQHandler                 /* LPTIM1                       */
+  .word LPTIM2_IRQHandler                 /* LPTIM2                       */
+  .word TIM14_IRQHandler                  /* TIM14                        */
+  .word 0                                 /* reserved                     */
+  .word TIM16_IRQHandler                  /* TIM16                        */
+  .word TIM17_IRQHandler                  /* TIM17                        */
+  .word I2C1_IRQHandler                   /* I2C1                         */
+  .word I2C2_IRQHandler                   /* I2C2                         */
+  .word SPI1_IRQHandler                   /* SPI1                         */
+  .word SPI2_IRQHandler                   /* SPI2                         */
+  .word USART1_IRQHandler                 /* USART1                       */
+  .word USART2_IRQHandler                 /* USART2                       */
+  .word LPUART1_IRQHandler                /* LPUART1                      */
+  .word 0                                 /* reserved                     */
+
+/*******************************************************************************
+*
+* Provide weak aliases for each Exception handler to the Default_Handler.
+* As they are weak aliases, any function with the same name will override
+* this definition.
+*
+*******************************************************************************/
+
+  .weak      NMI_Handler
+  .thumb_set NMI_Handler,Default_Handler
+
+  .weak      HardFault_Handler
+  .thumb_set HardFault_Handler,Default_Handler
+
+  .weak      SVC_Handler
+  .thumb_set SVC_Handler,Default_Handler
+
+  .weak      PendSV_Handler
+  .thumb_set PendSV_Handler,Default_Handler
+
+  .weak      SysTick_Handler
+  .thumb_set SysTick_Handler,Default_Handler
+
+  .weak      WWDG_IRQHandler
+  .thumb_set WWDG_IRQHandler,Default_Handler
+
+  .weak      PVD_IRQHandler
+  .thumb_set PVD_IRQHandler,Default_Handler
+
+  .weak      RTC_TAMP_IRQHandler
+  .thumb_set RTC_TAMP_IRQHandler,Default_Handler
+
+  .weak      FLASH_IRQHandler
+  .thumb_set FLASH_IRQHandler,Default_Handler
+
+  .weak      RCC_IRQHandler
+  .thumb_set RCC_IRQHandler,Default_Handler
+
+  .weak      EXTI0_1_IRQHandler
+  .thumb_set EXTI0_1_IRQHandler,Default_Handler
+
+  .weak      EXTI2_3_IRQHandler
+  .thumb_set EXTI2_3_IRQHandler,Default_Handler
+
+  .weak      EXTI4_15_IRQHandler
+  .thumb_set EXTI4_15_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel1_IRQHandler
+  .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel2_3_IRQHandler
+  .thumb_set DMA1_Channel2_3_IRQHandler,Default_Handler
+
+  .weak      DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler
+  .thumb_set DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler,Default_Handler
+
+  .weak      ADC1_IRQHandler
+  .thumb_set ADC1_IRQHandler,Default_Handler
+
+  .weak      TIM1_BRK_UP_TRG_COM_IRQHandler
+  .thumb_set TIM1_BRK_UP_TRG_COM_IRQHandler,Default_Handler
+
+  .weak      TIM1_CC_IRQHandler
+  .thumb_set TIM1_CC_IRQHandler,Default_Handler
+
+  .weak      TIM2_IRQHandler
+  .thumb_set TIM2_IRQHandler,Default_Handler
+
+  .weak      TIM3_IRQHandler
+  .thumb_set TIM3_IRQHandler,Default_Handler
+
+  .weak      LPTIM1_IRQHandler
+  .thumb_set LPTIM1_IRQHandler,Default_Handler
+
+  .weak      LPTIM2_IRQHandler
+  .thumb_set LPTIM2_IRQHandler,Default_Handler
+
+  .weak      TIM14_IRQHandler
+  .thumb_set TIM14_IRQHandler,Default_Handler
+
+  .weak      TIM16_IRQHandler
+  .thumb_set TIM16_IRQHandler,Default_Handler
+
+  .weak      TIM17_IRQHandler
+  .thumb_set TIM17_IRQHandler,Default_Handler
+
+  .weak      I2C1_IRQHandler
+  .thumb_set I2C1_IRQHandler,Default_Handler
+
+  .weak      I2C2_IRQHandler
+  .thumb_set I2C2_IRQHandler,Default_Handler
+
+  .weak      SPI1_IRQHandler
+  .thumb_set SPI1_IRQHandler,Default_Handler
+
+  .weak      SPI2_IRQHandler
+  .thumb_set SPI2_IRQHandler,Default_Handler
+
+  .weak      USART1_IRQHandler
+  .thumb_set USART1_IRQHandler,Default_Handler
+
+  .weak      USART2_IRQHandler
+  .thumb_set USART2_IRQHandler,Default_Handler
+
+  .weak      LPUART1_IRQHandler
+  .thumb_set LPUART1_IRQHandler,Default_Handler
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g041xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g041xx.s
new file mode 100644
index 0000000..8c48c16
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g041xx.s
@@ -0,0 +1,293 @@
+/**
+  ******************************************************************************
+  * @file      startup_stm32g041xx.s
+  * @author    MCD Application Team
+  * @brief     STM32G041xx devices vector table GCC toolchain.
+  *            This module performs:
+  *                - Set the initial SP
+  *                - Set the initial PC == Reset_Handler,
+  *                - Set the vector table entries with the exceptions ISR address
+  *                - Branches to main in the C library (which eventually
+  *                  calls main()).
+  *            After Reset the Cortex-M0+ processor is in Thread mode,
+  *            priority is Privileged, and the Stack is set to Main.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+.syntax unified
+.cpu cortex-m0plus
+.fpu softvfp
+.thumb
+
+.global g_pfnVectors
+.global Default_Handler
+
+/* start address for the initialization values of the .data section.
+defined in linker script */
+.word _sidata
+/* start address for the .data section. defined in linker script */
+.word _sdata
+/* end address for the .data section. defined in linker script */
+.word _edata
+/* start address for the .bss section. defined in linker script */
+.word _sbss
+/* end address for the .bss section. defined in linker script */
+.word _ebss
+
+/**
+ * @brief  This is the code that gets called when the processor first
+ *          starts execution following a reset event. Only the absolutely
+ *          necessary set is performed, after which the application
+ *          supplied main() routine is called.
+ * @param  None
+ * @retval None
+*/
+
+  .section .text.Reset_Handler
+  .weak Reset_Handler
+  .type Reset_Handler, %function
+Reset_Handler:
+  ldr   r0, =_estack
+  mov   sp, r0          /* set stack pointer */
+
+/* Call the clock system initialization function.*/
+  bl  SystemInit
+
+/* Copy the data segment initializers from flash to SRAM */
+  ldr r0, =_sdata
+  ldr r1, =_edata
+  ldr r2, =_sidata
+  movs r3, #0
+  b LoopCopyDataInit
+
+CopyDataInit:
+  ldr r4, [r2, r3]
+  str r4, [r0, r3]
+  adds r3, r3, #4
+
+LoopCopyDataInit:
+  adds r4, r0, r3
+  cmp r4, r1
+  bcc CopyDataInit
+
+/* Zero fill the bss segment. */
+  ldr r2, =_sbss
+  ldr r4, =_ebss
+  movs r3, #0
+  b LoopFillZerobss
+
+FillZerobss:
+  str  r3, [r2]
+  adds r2, r2, #4
+
+LoopFillZerobss:
+  cmp r2, r4
+  bcc FillZerobss
+
+/* Call static constructors */
+  bl __libc_init_array
+/* Call the application s entry point.*/
+  bl main
+
+LoopForever:
+  b LoopForever
+
+.size Reset_Handler, .-Reset_Handler
+
+/**
+ * @brief  This is the code that gets called when the processor receives an
+ *         unexpected interrupt.  This simply enters an infinite loop, preserving
+ *         the system state for examination by a debugger.
+ *
+ * @param  None
+ * @retval None
+*/
+  .section .text.Default_Handler,"ax",%progbits
+Default_Handler:
+Infinite_Loop:
+  b Infinite_Loop
+  .size Default_Handler, .-Default_Handler
+
+/******************************************************************************
+*
+* The minimal vector table for a Cortex M0.  Note that the proper constructs
+* must be placed on this to ensure that it ends up at physical address
+* 0x0000.0000.
+*
+******************************************************************************/
+  .section .isr_vector,"a",%progbits
+  .type g_pfnVectors, %object
+  .size g_pfnVectors, .-g_pfnVectors
+
+g_pfnVectors:
+  .word _estack
+  .word Reset_Handler
+  .word NMI_Handler
+  .word HardFault_Handler
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word SVC_Handler
+  .word 0
+  .word 0
+  .word PendSV_Handler
+  .word SysTick_Handler
+  .word WWDG_IRQHandler                   /* Window WatchDog              */
+  .word PVD_IRQHandler                    /* PVD through EXTI Line detect */
+  .word RTC_TAMP_IRQHandler               /* RTC through the EXTI line    */
+  .word FLASH_IRQHandler                  /* FLASH                        */
+  .word RCC_IRQHandler                    /* RCC                          */
+  .word EXTI0_1_IRQHandler                /* EXTI Line 0 and 1            */
+  .word EXTI2_3_IRQHandler                /* EXTI Line 2 and 3            */
+  .word EXTI4_15_IRQHandler               /* EXTI Line 4 to 15            */
+  .word 0                                 /* reserved                     */
+  .word DMA1_Channel1_IRQHandler          /* DMA1 Channel 1               */
+  .word DMA1_Channel2_3_IRQHandler        /* DMA1 Channel 2 and Channel 3 */
+  .word DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler /* DMA1 Channel 4 to Channel 5, DMAMUX1 overrun */
+  .word ADC1_IRQHandler                   /* ADC1                        */
+  .word TIM1_BRK_UP_TRG_COM_IRQHandler    /* TIM1 Break, Update, Trigger and Commutation */
+  .word TIM1_CC_IRQHandler                /* TIM1 Capture Compare         */
+  .word TIM2_IRQHandler                   /* TIM2                         */
+  .word TIM3_IRQHandler                   /* TIM3                         */
+  .word LPTIM1_IRQHandler                 /* LPTIM1                       */
+  .word LPTIM2_IRQHandler                 /* LPTIM2                       */
+  .word TIM14_IRQHandler                  /* TIM14                        */
+  .word 0                                 /* reserved                     */
+  .word TIM16_IRQHandler                  /* TIM16                        */
+  .word TIM17_IRQHandler                  /* TIM17                        */
+  .word I2C1_IRQHandler                   /* I2C1                         */
+  .word I2C2_IRQHandler                   /* I2C2                         */
+  .word SPI1_IRQHandler                   /* SPI1                         */
+  .word SPI2_IRQHandler                   /* SPI2                         */
+  .word USART1_IRQHandler                 /* USART1                       */
+  .word USART2_IRQHandler                 /* USART2                       */
+  .word LPUART1_IRQHandler                /* LPUART1                      */
+  .word 0                                 /* reserved                     */
+  .word AES_RNG_IRQHandler                /* AES and RNG                  */
+
+/*******************************************************************************
+*
+* Provide weak aliases for each Exception handler to the Default_Handler.
+* As they are weak aliases, any function with the same name will override
+* this definition.
+*
+*******************************************************************************/
+
+  .weak      NMI_Handler
+  .thumb_set NMI_Handler,Default_Handler
+
+  .weak      HardFault_Handler
+  .thumb_set HardFault_Handler,Default_Handler
+
+  .weak      SVC_Handler
+  .thumb_set SVC_Handler,Default_Handler
+
+  .weak      PendSV_Handler
+  .thumb_set PendSV_Handler,Default_Handler
+
+  .weak      SysTick_Handler
+  .thumb_set SysTick_Handler,Default_Handler
+
+  .weak      WWDG_IRQHandler
+  .thumb_set WWDG_IRQHandler,Default_Handler
+
+  .weak      PVD_IRQHandler
+  .thumb_set PVD_IRQHandler,Default_Handler
+
+  .weak      RTC_TAMP_IRQHandler
+  .thumb_set RTC_TAMP_IRQHandler,Default_Handler
+
+  .weak      FLASH_IRQHandler
+  .thumb_set FLASH_IRQHandler,Default_Handler
+
+  .weak      RCC_IRQHandler
+  .thumb_set RCC_IRQHandler,Default_Handler
+
+  .weak      EXTI0_1_IRQHandler
+  .thumb_set EXTI0_1_IRQHandler,Default_Handler
+
+  .weak      EXTI2_3_IRQHandler
+  .thumb_set EXTI2_3_IRQHandler,Default_Handler
+
+  .weak      EXTI4_15_IRQHandler
+  .thumb_set EXTI4_15_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel1_IRQHandler
+  .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel2_3_IRQHandler
+  .thumb_set DMA1_Channel2_3_IRQHandler,Default_Handler
+
+  .weak      DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler
+  .thumb_set DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler,Default_Handler
+
+  .weak      ADC1_IRQHandler
+  .thumb_set ADC1_IRQHandler,Default_Handler
+
+  .weak      TIM1_BRK_UP_TRG_COM_IRQHandler
+  .thumb_set TIM1_BRK_UP_TRG_COM_IRQHandler,Default_Handler
+
+  .weak      TIM1_CC_IRQHandler
+  .thumb_set TIM1_CC_IRQHandler,Default_Handler
+
+  .weak      TIM2_IRQHandler
+  .thumb_set TIM2_IRQHandler,Default_Handler
+
+  .weak      TIM3_IRQHandler
+  .thumb_set TIM3_IRQHandler,Default_Handler
+
+  .weak      LPTIM1_IRQHandler
+  .thumb_set LPTIM1_IRQHandler,Default_Handler
+
+  .weak      LPTIM2_IRQHandler
+  .thumb_set LPTIM2_IRQHandler,Default_Handler
+
+  .weak      TIM14_IRQHandler
+  .thumb_set TIM14_IRQHandler,Default_Handler
+
+  .weak      TIM16_IRQHandler
+  .thumb_set TIM16_IRQHandler,Default_Handler
+
+  .weak      TIM17_IRQHandler
+  .thumb_set TIM17_IRQHandler,Default_Handler
+
+  .weak      I2C1_IRQHandler
+  .thumb_set I2C1_IRQHandler,Default_Handler
+
+  .weak      I2C2_IRQHandler
+  .thumb_set I2C2_IRQHandler,Default_Handler
+
+  .weak      SPI1_IRQHandler
+  .thumb_set SPI1_IRQHandler,Default_Handler
+
+  .weak      SPI2_IRQHandler
+  .thumb_set SPI2_IRQHandler,Default_Handler
+
+  .weak      USART1_IRQHandler
+  .thumb_set USART1_IRQHandler,Default_Handler
+
+  .weak      USART2_IRQHandler
+  .thumb_set USART2_IRQHandler,Default_Handler
+
+  .weak      LPUART1_IRQHandler
+  .thumb_set LPUART1_IRQHandler,Default_Handler
+
+  .weak      AES_RNG_IRQHandler
+  .thumb_set AES_RNG_IRQHandler,Default_Handler
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g050xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g050xx.s
new file mode 100644
index 0000000..72fdd62
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g050xx.s
@@ -0,0 +1,281 @@
+/**
+  ******************************************************************************
+  * @file      startup_stm32g050xx.s
+  * @author    MCD Application Team
+  * @brief     STM32G050xx devices vector table GCC toolchain.
+  *            This module performs:
+  *                - Set the initial SP
+  *                - Set the initial PC == Reset_Handler,
+  *                - Set the vector table entries with the exceptions ISR address
+  *                - Branches to main in the C library (which eventually
+  *                  calls main()).
+  *            After Reset the Cortex-M0+ processor is in Thread mode,
+  *            priority is Privileged, and the Stack is set to Main.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+.syntax unified
+.cpu cortex-m0plus
+.fpu softvfp
+.thumb
+
+.global g_pfnVectors
+.global Default_Handler
+
+/* start address for the initialization values of the .data section.
+defined in linker script */
+.word _sidata
+/* start address for the .data section. defined in linker script */
+.word _sdata
+/* end address for the .data section. defined in linker script */
+.word _edata
+/* start address for the .bss section. defined in linker script */
+.word _sbss
+/* end address for the .bss section. defined in linker script */
+.word _ebss
+
+/**
+ * @brief  This is the code that gets called when the processor first
+ *          starts execution following a reset event. Only the absolutely
+ *          necessary set is performed, after which the application
+ *          supplied main() routine is called.
+ * @param  None
+ * @retval None
+*/
+
+  .section .text.Reset_Handler
+  .weak Reset_Handler
+  .type Reset_Handler, %function
+Reset_Handler:
+  ldr   r0, =_estack
+  mov   sp, r0          /* set stack pointer */
+
+/* Call the clock system initialization function.*/
+  bl  SystemInit
+
+/* Copy the data segment initializers from flash to SRAM */
+  ldr r0, =_sdata
+  ldr r1, =_edata
+  ldr r2, =_sidata
+  movs r3, #0
+  b LoopCopyDataInit
+
+CopyDataInit:
+  ldr r4, [r2, r3]
+  str r4, [r0, r3]
+  adds r3, r3, #4
+
+LoopCopyDataInit:
+  adds r4, r0, r3
+  cmp r4, r1
+  bcc CopyDataInit
+
+/* Zero fill the bss segment. */
+  ldr r2, =_sbss
+  ldr r4, =_ebss
+  movs r3, #0
+  b LoopFillZerobss
+
+FillZerobss:
+  str  r3, [r2]
+  adds r2, r2, #4
+
+LoopFillZerobss:
+  cmp r2, r4
+  bcc FillZerobss
+
+/* Call static constructors */
+  bl __libc_init_array
+/* Call the application s entry point.*/
+  bl main
+
+LoopForever:
+  b LoopForever
+
+.size Reset_Handler, .-Reset_Handler
+
+/**
+ * @brief  This is the code that gets called when the processor receives an
+ *         unexpected interrupt.  This simply enters an infinite loop, preserving
+ *         the system state for examination by a debugger.
+ *
+ * @param  None
+ * @retval None
+*/
+  .section .text.Default_Handler,"ax",%progbits
+Default_Handler:
+Infinite_Loop:
+  b Infinite_Loop
+  .size Default_Handler, .-Default_Handler
+
+/******************************************************************************
+*
+* The minimal vector table for a Cortex M0.  Note that the proper constructs
+* must be placed on this to ensure that it ends up at physical address
+* 0x0000.0000.
+*
+******************************************************************************/
+  .section .isr_vector,"a",%progbits
+  .type g_pfnVectors, %object
+  .size g_pfnVectors, .-g_pfnVectors
+
+g_pfnVectors:
+  .word _estack
+  .word Reset_Handler
+  .word NMI_Handler
+  .word HardFault_Handler
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word SVC_Handler
+  .word 0
+  .word 0
+  .word PendSV_Handler
+  .word SysTick_Handler
+  .word WWDG_IRQHandler                   /* Window WatchDog              */
+  .word 0                                 /* reserved                     */
+  .word RTC_TAMP_IRQHandler               /* RTC through the EXTI line    */
+  .word FLASH_IRQHandler                  /* FLASH                        */
+  .word RCC_IRQHandler                    /* RCC                          */
+  .word EXTI0_1_IRQHandler                /* EXTI Line 0 and 1            */
+  .word EXTI2_3_IRQHandler                /* EXTI Line 2 and 3            */
+  .word EXTI4_15_IRQHandler               /* EXTI Line 4 to 15            */
+  .word 0                                 /* reserved                     */
+  .word DMA1_Channel1_IRQHandler          /* DMA1 Channel 1               */
+  .word DMA1_Channel2_3_IRQHandler        /* DMA1 Channel 2 and Channel 3 */
+  .word DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler /* DMA1 Channel 4 to Channel 7, DMAMUX1 overrun */
+  .word ADC1_IRQHandler                   /* ADC1                         */
+  .word TIM1_BRK_UP_TRG_COM_IRQHandler    /* TIM1 Break, Update, Trigger and Commutation */
+  .word TIM1_CC_IRQHandler                /* TIM1 Capture Compare         */
+  .word 0                                 /* reserved                     */
+  .word TIM3_IRQHandler                   /* TIM3                         */
+  .word TIM6_IRQHandler                   /* TIM6                         */
+  .word TIM7_IRQHandler                   /* TIM7                         */
+  .word TIM14_IRQHandler                  /* TIM14                        */
+  .word TIM15_IRQHandler                  /* TIM15                        */
+  .word TIM16_IRQHandler                  /* TIM16                        */
+  .word TIM17_IRQHandler                  /* TIM17                        */
+  .word I2C1_IRQHandler                   /* I2C1                         */
+  .word I2C2_IRQHandler                   /* I2C2                         */
+  .word SPI1_IRQHandler                   /* SPI1                         */
+  .word SPI2_IRQHandler                   /* SPI2                         */
+  .word USART1_IRQHandler                 /* USART1                       */
+  .word USART2_IRQHandler                 /* USART2                       */
+
+/*******************************************************************************
+*
+* Provide weak aliases for each Exception handler to the Default_Handler.
+* As they are weak aliases, any function with the same name will override
+* this definition.
+*
+*******************************************************************************/
+
+  .weak      NMI_Handler
+  .thumb_set NMI_Handler,Default_Handler
+
+  .weak      HardFault_Handler
+  .thumb_set HardFault_Handler,Default_Handler
+
+  .weak      SVC_Handler
+  .thumb_set SVC_Handler,Default_Handler
+
+  .weak      PendSV_Handler
+  .thumb_set PendSV_Handler,Default_Handler
+
+  .weak      SysTick_Handler
+  .thumb_set SysTick_Handler,Default_Handler
+
+  .weak      WWDG_IRQHandler
+  .thumb_set WWDG_IRQHandler,Default_Handler
+
+  .weak      RTC_TAMP_IRQHandler
+  .thumb_set RTC_TAMP_IRQHandler,Default_Handler
+
+  .weak      FLASH_IRQHandler
+  .thumb_set FLASH_IRQHandler,Default_Handler
+
+  .weak      RCC_IRQHandler
+  .thumb_set RCC_IRQHandler,Default_Handler
+
+  .weak      EXTI0_1_IRQHandler
+  .thumb_set EXTI0_1_IRQHandler,Default_Handler
+
+  .weak      EXTI2_3_IRQHandler
+  .thumb_set EXTI2_3_IRQHandler,Default_Handler
+
+  .weak      EXTI4_15_IRQHandler
+  .thumb_set EXTI4_15_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel1_IRQHandler
+  .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel2_3_IRQHandler
+  .thumb_set DMA1_Channel2_3_IRQHandler,Default_Handler
+
+  .weak      DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+  .thumb_set DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler,Default_Handler
+
+  .weak      ADC1_IRQHandler
+  .thumb_set ADC1_IRQHandler,Default_Handler
+
+  .weak      TIM1_BRK_UP_TRG_COM_IRQHandler
+  .thumb_set TIM1_BRK_UP_TRG_COM_IRQHandler,Default_Handler
+
+  .weak      TIM1_CC_IRQHandler
+  .thumb_set TIM1_CC_IRQHandler,Default_Handler
+
+  .weak      TIM3_IRQHandler
+  .thumb_set TIM3_IRQHandler,Default_Handler
+
+  .weak      TIM6_IRQHandler
+  .thumb_set TIM6_IRQHandler,Default_Handler
+
+  .weak      TIM7_IRQHandler
+  .thumb_set TIM7_IRQHandler,Default_Handler
+
+  .weak      TIM14_IRQHandler
+  .thumb_set TIM14_IRQHandler,Default_Handler
+  
+  .weak      TIM15_IRQHandler
+  .thumb_set TIM15_IRQHandler,Default_Handler
+
+  .weak      TIM16_IRQHandler
+  .thumb_set TIM16_IRQHandler,Default_Handler
+
+  .weak      TIM17_IRQHandler
+  .thumb_set TIM17_IRQHandler,Default_Handler
+
+  .weak      I2C1_IRQHandler
+  .thumb_set I2C1_IRQHandler,Default_Handler
+
+  .weak      I2C2_IRQHandler
+  .thumb_set I2C2_IRQHandler,Default_Handler
+
+  .weak      SPI1_IRQHandler
+  .thumb_set SPI1_IRQHandler,Default_Handler
+
+  .weak      SPI2_IRQHandler
+  .thumb_set SPI2_IRQHandler,Default_Handler
+
+  .weak      USART1_IRQHandler
+  .thumb_set USART1_IRQHandler,Default_Handler
+
+  .weak      USART2_IRQHandler
+  .thumb_set USART2_IRQHandler,Default_Handler
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g051xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g051xx.s
new file mode 100644
index 0000000..7a1ef49
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g051xx.s
@@ -0,0 +1,291 @@
+/**
+  ******************************************************************************
+  * @file      startup_stm32g051xx.s
+  * @author    MCD Application Team
+  * @brief     STM32G051xx devices vector table GCC toolchain.
+  *            This module performs:
+  *                - Set the initial SP
+  *                - Set the initial PC == Reset_Handler,
+  *                - Set the vector table entries with the exceptions ISR address
+  *                - Branches to main in the C library (which eventually
+  *                  calls main()).
+  *            After Reset the Cortex-M0+ processor is in Thread mode,
+  *            priority is Privileged, and the Stack is set to Main.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+.syntax unified
+.cpu cortex-m0plus
+.fpu softvfp
+.thumb
+
+.global g_pfnVectors
+.global Default_Handler
+
+/* start address for the initialization values of the .data section.
+defined in linker script */
+.word _sidata
+/* start address for the .data section. defined in linker script */
+.word _sdata
+/* end address for the .data section. defined in linker script */
+.word _edata
+/* start address for the .bss section. defined in linker script */
+.word _sbss
+/* end address for the .bss section. defined in linker script */
+.word _ebss
+
+/**
+ * @brief  This is the code that gets called when the processor first
+ *          starts execution following a reset event. Only the absolutely
+ *          necessary set is performed, after which the application
+ *          supplied main() routine is called.
+ * @param  None
+ * @retval None
+*/
+
+  .section .text.Reset_Handler
+  .weak Reset_Handler
+  .type Reset_Handler, %function
+Reset_Handler:
+  ldr   r0, =_estack
+  mov   sp, r0          /* set stack pointer */
+
+/* Call the clock system initialization function.*/
+  bl  SystemInit
+
+/* Copy the data segment initializers from flash to SRAM */
+  ldr r0, =_sdata
+  ldr r1, =_edata
+  ldr r2, =_sidata
+  movs r3, #0
+  b LoopCopyDataInit
+
+CopyDataInit:
+  ldr r4, [r2, r3]
+  str r4, [r0, r3]
+  adds r3, r3, #4
+
+LoopCopyDataInit:
+  adds r4, r0, r3
+  cmp r4, r1
+  bcc CopyDataInit
+
+/* Zero fill the bss segment. */
+  ldr r2, =_sbss
+  ldr r4, =_ebss
+  movs r3, #0
+  b LoopFillZerobss
+
+FillZerobss:
+  str  r3, [r2]
+  adds r2, r2, #4
+
+LoopFillZerobss:
+  cmp r2, r4
+  bcc FillZerobss
+
+/* Call static constructors */
+  bl __libc_init_array
+/* Call the application s entry point.*/
+  bl main
+
+LoopForever:
+  b LoopForever
+
+.size Reset_Handler, .-Reset_Handler
+
+/**
+ * @brief  This is the code that gets called when the processor receives an
+ *         unexpected interrupt.  This simply enters an infinite loop, preserving
+ *         the system state for examination by a debugger.
+ *
+ * @param  None
+ * @retval None
+*/
+  .section .text.Default_Handler,"ax",%progbits
+Default_Handler:
+Infinite_Loop:
+  b Infinite_Loop
+  .size Default_Handler, .-Default_Handler
+
+/******************************************************************************
+*
+* The minimal vector table for a Cortex M0.  Note that the proper constructs
+* must be placed on this to ensure that it ends up at physical address
+* 0x0000.0000.
+*
+******************************************************************************/
+  .section .isr_vector,"a",%progbits
+  .type g_pfnVectors, %object
+  .size g_pfnVectors, .-g_pfnVectors
+
+g_pfnVectors:
+  .word _estack
+  .word Reset_Handler
+  .word NMI_Handler
+  .word HardFault_Handler
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word SVC_Handler
+  .word 0
+  .word 0
+  .word PendSV_Handler
+  .word SysTick_Handler
+  .word WWDG_IRQHandler                   /* Window WatchDog              */
+  .word PVD_IRQHandler                    /* PVD through EXTI Line detect */
+  .word RTC_TAMP_IRQHandler               /* RTC through the EXTI line    */
+  .word FLASH_IRQHandler                  /* FLASH                        */
+  .word RCC_IRQHandler                    /* RCC                          */
+  .word EXTI0_1_IRQHandler                /* EXTI Line 0 and 1            */
+  .word EXTI2_3_IRQHandler                /* EXTI Line 2 and 3            */
+  .word EXTI4_15_IRQHandler               /* EXTI Line 4 to 15            */
+  .word 0                                 /* reserved                     */
+  .word DMA1_Channel1_IRQHandler          /* DMA1 Channel 1               */
+  .word DMA1_Channel2_3_IRQHandler        /* DMA1 Channel 2 and Channel 3 */
+  .word DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler /* DMA1 Channel 4 to Channel 7, DMAMUX1 overrun */
+  .word ADC1_COMP_IRQHandler              /* ADC1, COMP1 and COMP2        */
+  .word TIM1_BRK_UP_TRG_COM_IRQHandler    /* TIM1 Break, Update, Trigger and Commutation */
+  .word TIM1_CC_IRQHandler                /* TIM1 Capture Compare         */
+  .word TIM2_IRQHandler                   /* TIM2                         */
+  .word TIM3_IRQHandler                   /* TIM3                         */
+  .word TIM6_DAC_LPTIM1_IRQHandler        /* TIM6, DAC & LPTIM1           */
+  .word TIM7_LPTIM2_IRQHandler            /* TIM7 & LPTIM2                */
+  .word TIM14_IRQHandler                  /* TIM14                        */
+  .word TIM15_IRQHandler                  /* TIM15                        */
+  .word TIM16_IRQHandler                  /* TIM16                        */
+  .word TIM17_IRQHandler                  /* TIM17                        */
+  .word I2C1_IRQHandler                   /* I2C1                         */
+  .word I2C2_IRQHandler                   /* I2C2                         */
+  .word SPI1_IRQHandler                   /* SPI1                         */
+  .word SPI2_IRQHandler                   /* SPI2                         */
+  .word USART1_IRQHandler                 /* USART1                       */
+  .word USART2_IRQHandler                 /* USART2                       */
+  .word LPUART1_IRQHandler                /* LPUART1                      */
+
+/*******************************************************************************
+*
+* Provide weak aliases for each Exception handler to the Default_Handler.
+* As they are weak aliases, any function with the same name will override
+* this definition.
+*
+*******************************************************************************/
+
+  .weak      NMI_Handler
+  .thumb_set NMI_Handler,Default_Handler
+
+  .weak      HardFault_Handler
+  .thumb_set HardFault_Handler,Default_Handler
+
+  .weak      SVC_Handler
+  .thumb_set SVC_Handler,Default_Handler
+
+  .weak      PendSV_Handler
+  .thumb_set PendSV_Handler,Default_Handler
+
+  .weak      SysTick_Handler
+  .thumb_set SysTick_Handler,Default_Handler
+
+  .weak      WWDG_IRQHandler
+  .thumb_set WWDG_IRQHandler,Default_Handler
+
+  .weak      PVD_IRQHandler
+  .thumb_set PVD_IRQHandler,Default_Handler
+
+  .weak      RTC_TAMP_IRQHandler
+  .thumb_set RTC_TAMP_IRQHandler,Default_Handler
+
+  .weak      FLASH_IRQHandler
+  .thumb_set FLASH_IRQHandler,Default_Handler
+
+  .weak      RCC_IRQHandler
+  .thumb_set RCC_IRQHandler,Default_Handler
+
+  .weak      EXTI0_1_IRQHandler
+  .thumb_set EXTI0_1_IRQHandler,Default_Handler
+
+  .weak      EXTI2_3_IRQHandler
+  .thumb_set EXTI2_3_IRQHandler,Default_Handler
+
+  .weak      EXTI4_15_IRQHandler
+  .thumb_set EXTI4_15_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel1_IRQHandler
+  .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel2_3_IRQHandler
+  .thumb_set DMA1_Channel2_3_IRQHandler,Default_Handler
+
+  .weak      DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+  .thumb_set DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler,Default_Handler
+
+  .weak      ADC1_COMP_IRQHandler
+  .thumb_set ADC1_COMP_IRQHandler,Default_Handler
+
+  .weak      TIM1_BRK_UP_TRG_COM_IRQHandler
+  .thumb_set TIM1_BRK_UP_TRG_COM_IRQHandler,Default_Handler
+
+  .weak      TIM1_CC_IRQHandler
+  .thumb_set TIM1_CC_IRQHandler,Default_Handler
+
+  .weak      TIM2_IRQHandler
+  .thumb_set TIM2_IRQHandler,Default_Handler
+
+  .weak      TIM3_IRQHandler
+  .thumb_set TIM3_IRQHandler,Default_Handler
+
+  .weak      TIM6_DAC_LPTIM1_IRQHandler
+  .thumb_set TIM6_DAC_LPTIM1_IRQHandler,Default_Handler
+
+  .weak      TIM7_LPTIM2_IRQHandler
+  .thumb_set TIM7_LPTIM2_IRQHandler,Default_Handler
+
+  .weak      TIM14_IRQHandler
+  .thumb_set TIM14_IRQHandler,Default_Handler
+  
+  .weak      TIM15_IRQHandler
+  .thumb_set TIM15_IRQHandler,Default_Handler
+
+  .weak      TIM16_IRQHandler
+  .thumb_set TIM16_IRQHandler,Default_Handler
+
+  .weak      TIM17_IRQHandler
+  .thumb_set TIM17_IRQHandler,Default_Handler
+
+  .weak      I2C1_IRQHandler
+  .thumb_set I2C1_IRQHandler,Default_Handler
+
+  .weak      I2C2_IRQHandler
+  .thumb_set I2C2_IRQHandler,Default_Handler
+
+  .weak      SPI1_IRQHandler
+  .thumb_set SPI1_IRQHandler,Default_Handler
+
+  .weak      SPI2_IRQHandler
+  .thumb_set SPI2_IRQHandler,Default_Handler
+
+  .weak      USART1_IRQHandler
+  .thumb_set USART1_IRQHandler,Default_Handler
+
+  .weak      USART2_IRQHandler
+  .thumb_set USART2_IRQHandler,Default_Handler
+
+  .weak      LPUART1_IRQHandler
+  .thumb_set LPUART1_IRQHandler,Default_Handler
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g061xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g061xx.s
new file mode 100644
index 0000000..b52b406
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g061xx.s
@@ -0,0 +1,296 @@
+/**
+  ******************************************************************************
+  * @file      startup_stm32g061xx.s
+  * @author    MCD Application Team
+  * @brief     STM32G061xx devices vector table GCC toolchain.
+  *            This module performs:
+  *                - Set the initial SP
+  *                - Set the initial PC == Reset_Handler,
+  *                - Set the vector table entries with the exceptions ISR address
+  *                - Branches to main in the C library (which eventually
+  *                  calls main()).
+  *            After Reset the Cortex-M0+ processor is in Thread mode,
+  *            priority is Privileged, and the Stack is set to Main.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+.syntax unified
+.cpu cortex-m0plus
+.fpu softvfp
+.thumb
+
+.global g_pfnVectors
+.global Default_Handler
+
+/* start address for the initialization values of the .data section.
+defined in linker script */
+.word _sidata
+/* start address for the .data section. defined in linker script */
+.word _sdata
+/* end address for the .data section. defined in linker script */
+.word _edata
+/* start address for the .bss section. defined in linker script */
+.word _sbss
+/* end address for the .bss section. defined in linker script */
+.word _ebss
+
+/**
+ * @brief  This is the code that gets called when the processor first
+ *          starts execution following a reset event. Only the absolutely
+ *          necessary set is performed, after which the application
+ *          supplied main() routine is called.
+ * @param  None
+ * @retval None
+*/
+
+  .section .text.Reset_Handler
+  .weak Reset_Handler
+  .type Reset_Handler, %function
+Reset_Handler:
+  ldr   r0, =_estack
+  mov   sp, r0          /* set stack pointer */
+
+/* Call the clock system initialization function.*/
+  bl  SystemInit
+
+/* Copy the data segment initializers from flash to SRAM */
+  ldr r0, =_sdata
+  ldr r1, =_edata
+  ldr r2, =_sidata
+  movs r3, #0
+  b LoopCopyDataInit
+
+CopyDataInit:
+  ldr r4, [r2, r3]
+  str r4, [r0, r3]
+  adds r3, r3, #4
+
+LoopCopyDataInit:
+  adds r4, r0, r3
+  cmp r4, r1
+  bcc CopyDataInit
+
+/* Zero fill the bss segment. */
+  ldr r2, =_sbss
+  ldr r4, =_ebss
+  movs r3, #0
+  b LoopFillZerobss
+
+FillZerobss:
+  str  r3, [r2]
+  adds r2, r2, #4
+
+LoopFillZerobss:
+  cmp r2, r4
+  bcc FillZerobss
+
+/* Call static constructors */
+  bl __libc_init_array
+/* Call the application s entry point.*/
+  bl main
+
+LoopForever:
+  b LoopForever
+
+.size Reset_Handler, .-Reset_Handler
+
+/**
+ * @brief  This is the code that gets called when the processor receives an
+ *         unexpected interrupt.  This simply enters an infinite loop, preserving
+ *         the system state for examination by a debugger.
+ *
+ * @param  None
+ * @retval None
+*/
+  .section .text.Default_Handler,"ax",%progbits
+Default_Handler:
+Infinite_Loop:
+  b Infinite_Loop
+  .size Default_Handler, .-Default_Handler
+
+/******************************************************************************
+*
+* The minimal vector table for a Cortex M0.  Note that the proper constructs
+* must be placed on this to ensure that it ends up at physical address
+* 0x0000.0000.
+*
+******************************************************************************/
+  .section .isr_vector,"a",%progbits
+  .type g_pfnVectors, %object
+  .size g_pfnVectors, .-g_pfnVectors
+
+g_pfnVectors:
+  .word _estack
+  .word Reset_Handler
+  .word NMI_Handler
+  .word HardFault_Handler
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word SVC_Handler
+  .word 0
+  .word 0
+  .word PendSV_Handler
+  .word SysTick_Handler
+  .word WWDG_IRQHandler                   /* Window WatchDog              */
+  .word PVD_IRQHandler                    /* PVD through EXTI Line detect */
+  .word RTC_TAMP_IRQHandler               /* RTC through the EXTI line    */
+  .word FLASH_IRQHandler                  /* FLASH                        */
+  .word RCC_IRQHandler                    /* RCC                          */
+  .word EXTI0_1_IRQHandler                /* EXTI Line 0 and 1            */
+  .word EXTI2_3_IRQHandler                /* EXTI Line 2 and 3            */
+  .word EXTI4_15_IRQHandler               /* EXTI Line 4 to 15            */
+  .word 0                                 /* reserved                     */
+  .word DMA1_Channel1_IRQHandler          /* DMA1 Channel 1               */
+  .word DMA1_Channel2_3_IRQHandler        /* DMA1 Channel 2 and Channel 3 */
+  .word DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler /* DMA1 Channel 4 to Channel 7, DMAMUX1 overrun */
+  .word ADC1_COMP_IRQHandler              /* ADC1, COMP1 and COMP2        */
+  .word TIM1_BRK_UP_TRG_COM_IRQHandler    /* TIM1 Break, Update, Trigger and Commutation */
+  .word TIM1_CC_IRQHandler                /* TIM1 Capture Compare         */
+  .word TIM2_IRQHandler                   /* TIM2                         */
+  .word TIM3_IRQHandler                   /* TIM3                         */
+  .word TIM6_DAC_LPTIM1_IRQHandler        /* TIM6, DAC & LPTIM1           */
+  .word TIM7_LPTIM2_IRQHandler            /* TIM7 & LPTIM2                */
+  .word TIM14_IRQHandler                  /* TIM14                        */
+  .word TIM15_IRQHandler                  /* TIM15                        */
+  .word TIM16_IRQHandler                  /* TIM16                        */
+  .word TIM17_IRQHandler                  /* TIM17                        */
+  .word I2C1_IRQHandler                   /* I2C1                         */
+  .word I2C2_IRQHandler                   /* I2C2                         */
+  .word SPI1_IRQHandler                   /* SPI1                         */
+  .word SPI2_IRQHandler                   /* SPI2                         */
+  .word USART1_IRQHandler                 /* USART1                       */
+  .word USART2_IRQHandler                 /* USART2                       */
+  .word LPUART1_IRQHandler                /* LPUART1                      */
+  .word 0                                 /* reserved                     */
+  .word AES_RNG_IRQHandler                /* AES and RNG                  */
+
+/*******************************************************************************
+*
+* Provide weak aliases for each Exception handler to the Default_Handler.
+* As they are weak aliases, any function with the same name will override
+* this definition.
+*
+*******************************************************************************/
+
+  .weak      NMI_Handler
+  .thumb_set NMI_Handler,Default_Handler
+
+  .weak      HardFault_Handler
+  .thumb_set HardFault_Handler,Default_Handler
+
+  .weak      SVC_Handler
+  .thumb_set SVC_Handler,Default_Handler
+
+  .weak      PendSV_Handler
+  .thumb_set PendSV_Handler,Default_Handler
+
+  .weak      SysTick_Handler
+  .thumb_set SysTick_Handler,Default_Handler
+
+  .weak      WWDG_IRQHandler
+  .thumb_set WWDG_IRQHandler,Default_Handler
+
+  .weak      PVD_IRQHandler
+  .thumb_set PVD_IRQHandler,Default_Handler
+
+  .weak      RTC_TAMP_IRQHandler
+  .thumb_set RTC_TAMP_IRQHandler,Default_Handler
+
+  .weak      FLASH_IRQHandler
+  .thumb_set FLASH_IRQHandler,Default_Handler
+
+  .weak      RCC_IRQHandler
+  .thumb_set RCC_IRQHandler,Default_Handler
+
+  .weak      EXTI0_1_IRQHandler
+  .thumb_set EXTI0_1_IRQHandler,Default_Handler
+
+  .weak      EXTI2_3_IRQHandler
+  .thumb_set EXTI2_3_IRQHandler,Default_Handler
+
+  .weak      EXTI4_15_IRQHandler
+  .thumb_set EXTI4_15_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel1_IRQHandler
+  .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel2_3_IRQHandler
+  .thumb_set DMA1_Channel2_3_IRQHandler,Default_Handler
+
+  .weak      DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+  .thumb_set DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler,Default_Handler
+
+  .weak      ADC1_COMP_IRQHandler
+  .thumb_set ADC1_COMP_IRQHandler,Default_Handler
+
+  .weak      TIM1_BRK_UP_TRG_COM_IRQHandler
+  .thumb_set TIM1_BRK_UP_TRG_COM_IRQHandler,Default_Handler
+
+  .weak      TIM1_CC_IRQHandler
+  .thumb_set TIM1_CC_IRQHandler,Default_Handler
+
+  .weak      TIM2_IRQHandler
+  .thumb_set TIM2_IRQHandler,Default_Handler
+
+  .weak      TIM3_IRQHandler
+  .thumb_set TIM3_IRQHandler,Default_Handler
+
+  .weak      TIM6_DAC_LPTIM1_IRQHandler
+  .thumb_set TIM6_DAC_LPTIM1_IRQHandler,Default_Handler
+
+  .weak      TIM7_LPTIM2_IRQHandler
+  .thumb_set TIM7_LPTIM2_IRQHandler,Default_Handler
+
+  .weak      TIM14_IRQHandler
+  .thumb_set TIM14_IRQHandler,Default_Handler
+  
+  .weak      TIM15_IRQHandler
+  .thumb_set TIM15_IRQHandler,Default_Handler
+
+  .weak      TIM16_IRQHandler
+  .thumb_set TIM16_IRQHandler,Default_Handler
+
+  .weak      TIM17_IRQHandler
+  .thumb_set TIM17_IRQHandler,Default_Handler
+
+  .weak      I2C1_IRQHandler
+  .thumb_set I2C1_IRQHandler,Default_Handler
+
+  .weak      I2C2_IRQHandler
+  .thumb_set I2C2_IRQHandler,Default_Handler
+
+  .weak      SPI1_IRQHandler
+  .thumb_set SPI1_IRQHandler,Default_Handler
+
+  .weak      SPI2_IRQHandler
+  .thumb_set SPI2_IRQHandler,Default_Handler
+
+  .weak      USART1_IRQHandler
+  .thumb_set USART1_IRQHandler,Default_Handler
+
+  .weak      USART2_IRQHandler
+  .thumb_set USART2_IRQHandler,Default_Handler
+
+  .weak      LPUART1_IRQHandler
+  .thumb_set LPUART1_IRQHandler,Default_Handler
+
+  .weak      AES_RNG_IRQHandler
+  .thumb_set AES_RNG_IRQHandler,Default_Handler
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g070xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g070xx.s
new file mode 100644
index 0000000..ee179a4
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g070xx.s
@@ -0,0 +1,285 @@
+/**
+  ******************************************************************************
+  * @file      startup_stm32g070xx.s
+  * @author    MCD Application Team
+  * @brief     STM32G070xx devices vector table GCC toolchain.
+  *            This module performs:
+  *                - Set the initial SP
+  *                - Set the initial PC == Reset_Handler,
+  *                - Set the vector table entries with the exceptions ISR address
+  *                - Branches to main in the C library (which eventually
+  *                  calls main()).
+  *            After Reset the Cortex-M0+ processor is in Thread mode,
+  *            priority is Privileged, and the Stack is set to Main.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+.syntax unified
+.cpu cortex-m0plus
+.fpu softvfp
+.thumb
+
+.global g_pfnVectors
+.global Default_Handler
+
+/* start address for the initialization values of the .data section.
+defined in linker script */
+.word _sidata
+/* start address for the .data section. defined in linker script */
+.word _sdata
+/* end address for the .data section. defined in linker script */
+.word _edata
+/* start address for the .bss section. defined in linker script */
+.word _sbss
+/* end address for the .bss section. defined in linker script */
+.word _ebss
+
+/**
+ * @brief  This is the code that gets called when the processor first
+ *          starts execution following a reset event. Only the absolutely
+ *          necessary set is performed, after which the application
+ *          supplied main() routine is called.
+ * @param  None
+ * @retval None
+*/
+
+  .section .text.Reset_Handler
+  .weak Reset_Handler
+  .type Reset_Handler, %function
+Reset_Handler:
+  ldr   r0, =_estack
+  mov   sp, r0          /* set stack pointer */
+
+/* Call the clock system initialization function.*/
+  bl  SystemInit
+
+/* Copy the data segment initializers from flash to SRAM */
+  ldr r0, =_sdata
+  ldr r1, =_edata
+  ldr r2, =_sidata
+  movs r3, #0
+  b LoopCopyDataInit
+
+CopyDataInit:
+  ldr r4, [r2, r3]
+  str r4, [r0, r3]
+  adds r3, r3, #4
+
+LoopCopyDataInit:
+  adds r4, r0, r3
+  cmp r4, r1
+  bcc CopyDataInit
+
+/* Zero fill the bss segment. */
+  ldr r2, =_sbss
+  ldr r4, =_ebss
+  movs r3, #0
+  b LoopFillZerobss
+
+FillZerobss:
+  str  r3, [r2]
+  adds r2, r2, #4
+
+LoopFillZerobss:
+  cmp r2, r4
+  bcc FillZerobss
+
+/* Call static constructors */
+  bl __libc_init_array
+/* Call the application s entry point.*/
+  bl main
+
+LoopForever:
+  b LoopForever
+
+.size Reset_Handler, .-Reset_Handler
+
+/**
+ * @brief  This is the code that gets called when the processor receives an
+ *         unexpected interrupt.  This simply enters an infinite loop, preserving
+ *         the system state for examination by a debugger.
+ *
+ * @param  None
+ * @retval None
+*/
+  .section .text.Default_Handler,"ax",%progbits
+Default_Handler:
+Infinite_Loop:
+  b Infinite_Loop
+  .size Default_Handler, .-Default_Handler
+
+/******************************************************************************
+*
+* The minimal vector table for a Cortex M0.  Note that the proper constructs
+* must be placed on this to ensure that it ends up at physical address
+* 0x0000.0000.
+*
+******************************************************************************/
+  .section .isr_vector,"a",%progbits
+  .type g_pfnVectors, %object
+  .size g_pfnVectors, .-g_pfnVectors
+
+g_pfnVectors:
+  .word _estack
+  .word Reset_Handler
+  .word NMI_Handler
+  .word HardFault_Handler
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word SVC_Handler
+  .word 0
+  .word 0
+  .word PendSV_Handler
+  .word SysTick_Handler
+  .word WWDG_IRQHandler                   /* Window WatchDog              */
+  .word 0                                /* reserved                     */
+  .word RTC_TAMP_IRQHandler               /* RTC through the EXTI line    */
+  .word FLASH_IRQHandler                  /* FLASH                        */
+  .word RCC_IRQHandler                    /* RCC                          */
+  .word EXTI0_1_IRQHandler                /* EXTI Line 0 and 1            */
+  .word EXTI2_3_IRQHandler                /* EXTI Line 2 and 3            */
+  .word EXTI4_15_IRQHandler               /* EXTI Line 4 to 15            */
+  .word 0                                 /* reserved                     */
+  .word DMA1_Channel1_IRQHandler          /* DMA1 Channel 1               */
+  .word DMA1_Channel2_3_IRQHandler        /* DMA1 Channel 2 and Channel 3 */
+  .word DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler /* DMA1 Channel 4 to Channel 7, DMAMUX1 overrun */
+  .word ADC1_IRQHandler                   /* ADC1                         */
+  .word TIM1_BRK_UP_TRG_COM_IRQHandler    /* TIM1 Break, Update, Trigger and Commutation */
+  .word TIM1_CC_IRQHandler                /* TIM1 Capture Compare         */
+  .word 0                                 /* reserved                     */
+  .word TIM3_IRQHandler                   /* TIM3                         */
+  .word TIM6_IRQHandler                   /* TIM6                         */
+  .word TIM7_IRQHandler                   /* TIM7                         */
+  .word TIM14_IRQHandler                  /* TIM14                        */
+  .word TIM15_IRQHandler                  /* TIM15                        */
+  .word TIM16_IRQHandler                  /* TIM16                        */
+  .word TIM17_IRQHandler                  /* TIM17                        */
+  .word I2C1_IRQHandler                   /* I2C1                         */
+  .word I2C2_IRQHandler                   /* I2C2                         */
+  .word SPI1_IRQHandler                   /* SPI1                         */
+  .word SPI2_IRQHandler                   /* SPI2                         */
+  .word USART1_IRQHandler                 /* USART1                       */
+  .word USART2_IRQHandler                 /* USART2                       */
+  .word USART3_4_IRQHandler               /* USART3, USART4               */
+
+/*******************************************************************************
+*
+* Provide weak aliases for each Exception handler to the Default_Handler.
+* As they are weak aliases, any function with the same name will override
+* this definition.
+*
+*******************************************************************************/
+
+  .weak      NMI_Handler
+  .thumb_set NMI_Handler,Default_Handler
+
+  .weak      HardFault_Handler
+  .thumb_set HardFault_Handler,Default_Handler
+
+  .weak      SVC_Handler
+  .thumb_set SVC_Handler,Default_Handler
+
+  .weak      PendSV_Handler
+  .thumb_set PendSV_Handler,Default_Handler
+
+  .weak      SysTick_Handler
+  .thumb_set SysTick_Handler,Default_Handler
+
+  .weak      WWDG_IRQHandler
+  .thumb_set WWDG_IRQHandler,Default_Handler
+
+  .weak      RTC_TAMP_IRQHandler
+  .thumb_set RTC_TAMP_IRQHandler,Default_Handler
+
+  .weak      FLASH_IRQHandler
+  .thumb_set FLASH_IRQHandler,Default_Handler
+
+  .weak      RCC_IRQHandler
+  .thumb_set RCC_IRQHandler,Default_Handler
+
+  .weak      EXTI0_1_IRQHandler
+  .thumb_set EXTI0_1_IRQHandler,Default_Handler
+
+  .weak      EXTI2_3_IRQHandler
+  .thumb_set EXTI2_3_IRQHandler,Default_Handler
+
+  .weak      EXTI4_15_IRQHandler
+  .thumb_set EXTI4_15_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel1_IRQHandler
+  .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel2_3_IRQHandler
+  .thumb_set DMA1_Channel2_3_IRQHandler,Default_Handler
+
+  .weak      DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+  .thumb_set DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler,Default_Handler
+
+  .weak      ADC1_IRQHandler
+  .thumb_set ADC1_IRQHandler,Default_Handler
+
+  .weak      TIM1_BRK_UP_TRG_COM_IRQHandler
+  .thumb_set TIM1_BRK_UP_TRG_COM_IRQHandler,Default_Handler
+
+  .weak      TIM1_CC_IRQHandler
+  .thumb_set TIM1_CC_IRQHandler,Default_Handler
+
+  .weak      TIM3_IRQHandler
+  .thumb_set TIM3_IRQHandler,Default_Handler
+
+  .weak      TIM6_IRQHandler
+  .thumb_set TIM6_IRQHandler,Default_Handler
+
+  .weak      TIM7_IRQHandler
+  .thumb_set TIM7_IRQHandler,Default_Handler
+
+  .weak      TIM14_IRQHandler
+  .thumb_set TIM14_IRQHandler,Default_Handler
+
+  .weak      TIM15_IRQHandler
+  .thumb_set TIM15_IRQHandler,Default_Handler
+
+  .weak      TIM16_IRQHandler
+  .thumb_set TIM16_IRQHandler,Default_Handler
+
+  .weak      TIM17_IRQHandler
+  .thumb_set TIM17_IRQHandler,Default_Handler
+
+  .weak      I2C1_IRQHandler
+  .thumb_set I2C1_IRQHandler,Default_Handler
+
+  .weak      I2C2_IRQHandler
+  .thumb_set I2C2_IRQHandler,Default_Handler
+
+  .weak      SPI1_IRQHandler
+  .thumb_set SPI1_IRQHandler,Default_Handler
+
+  .weak      SPI2_IRQHandler
+  .thumb_set SPI2_IRQHandler,Default_Handler
+
+  .weak      USART1_IRQHandler
+  .thumb_set USART1_IRQHandler,Default_Handler
+
+  .weak      USART2_IRQHandler
+  .thumb_set USART2_IRQHandler,Default_Handler
+
+  .weak      USART3_4_IRQHandler
+  .thumb_set USART3_4_IRQHandler,Default_Handler
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g071xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g071xx.s
new file mode 100644
index 0000000..8e2bbfa
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g071xx.s
@@ -0,0 +1,298 @@
+/**
+  ******************************************************************************
+  * @file      startup_stm32g071xx.s
+  * @author    MCD Application Team
+  * @brief     STM32G071xx devices vector table GCC toolchain.
+  *            This module performs:
+  *                - Set the initial SP
+  *                - Set the initial PC == Reset_Handler,
+  *                - Set the vector table entries with the exceptions ISR address
+  *                - Branches to main in the C library (which eventually
+  *                  calls main()).
+  *            After Reset the Cortex-M0+ processor is in Thread mode,
+  *            priority is Privileged, and the Stack is set to Main.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+.syntax unified
+.cpu cortex-m0plus
+.fpu softvfp
+.thumb
+
+.global g_pfnVectors
+.global Default_Handler
+
+/* start address for the initialization values of the .data section.
+defined in linker script */
+.word _sidata
+/* start address for the .data section. defined in linker script */
+.word _sdata
+/* end address for the .data section. defined in linker script */
+.word _edata
+/* start address for the .bss section. defined in linker script */
+.word _sbss
+/* end address for the .bss section. defined in linker script */
+.word _ebss
+
+/**
+ * @brief  This is the code that gets called when the processor first
+ *          starts execution following a reset event. Only the absolutely
+ *          necessary set is performed, after which the application
+ *          supplied main() routine is called.
+ * @param  None
+ * @retval None
+*/
+
+  .section .text.Reset_Handler
+  .weak Reset_Handler
+  .type Reset_Handler, %function
+Reset_Handler:
+  ldr   r0, =_estack
+  mov   sp, r0          /* set stack pointer */
+
+/* Call the clock system initialization function.*/
+  bl  SystemInit
+
+/* Copy the data segment initializers from flash to SRAM */
+  ldr r0, =_sdata
+  ldr r1, =_edata
+  ldr r2, =_sidata
+  movs r3, #0
+  b LoopCopyDataInit
+
+CopyDataInit:
+  ldr r4, [r2, r3]
+  str r4, [r0, r3]
+  adds r3, r3, #4
+
+LoopCopyDataInit:
+  adds r4, r0, r3
+  cmp r4, r1
+  bcc CopyDataInit
+
+/* Zero fill the bss segment. */
+  ldr r2, =_sbss
+  ldr r4, =_ebss
+  movs r3, #0
+  b LoopFillZerobss
+
+FillZerobss:
+  str  r3, [r2]
+  adds r2, r2, #4
+
+LoopFillZerobss:
+  cmp r2, r4
+  bcc FillZerobss
+
+/* Call static constructors */
+  bl __libc_init_array
+/* Call the application s entry point.*/
+  bl main
+
+LoopForever:
+  b LoopForever
+
+.size Reset_Handler, .-Reset_Handler
+
+/**
+ * @brief  This is the code that gets called when the processor receives an
+ *         unexpected interrupt.  This simply enters an infinite loop, preserving
+ *         the system state for examination by a debugger.
+ *
+ * @param  None
+ * @retval None
+*/
+  .section .text.Default_Handler,"ax",%progbits
+Default_Handler:
+Infinite_Loop:
+  b Infinite_Loop
+  .size Default_Handler, .-Default_Handler
+
+/******************************************************************************
+*
+* The minimal vector table for a Cortex M0.  Note that the proper constructs
+* must be placed on this to ensure that it ends up at physical address
+* 0x0000.0000.
+*
+******************************************************************************/
+  .section .isr_vector,"a",%progbits
+  .type g_pfnVectors, %object
+  .size g_pfnVectors, .-g_pfnVectors
+
+g_pfnVectors:
+  .word _estack
+  .word Reset_Handler
+  .word NMI_Handler
+  .word HardFault_Handler
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word SVC_Handler
+  .word 0
+  .word 0
+  .word PendSV_Handler
+  .word SysTick_Handler
+  .word WWDG_IRQHandler                   /* Window WatchDog              */
+  .word PVD_IRQHandler                    /* PVD through EXTI Line detect */
+  .word RTC_TAMP_IRQHandler               /* RTC through the EXTI line    */
+  .word FLASH_IRQHandler                  /* FLASH                        */
+  .word RCC_IRQHandler                    /* RCC                          */
+  .word EXTI0_1_IRQHandler                /* EXTI Line 0 and 1            */
+  .word EXTI2_3_IRQHandler                /* EXTI Line 2 and 3            */
+  .word EXTI4_15_IRQHandler               /* EXTI Line 4 to 15            */
+  .word UCPD1_2_IRQHandler                /* UCPD1, UCPD2                 */
+  .word DMA1_Channel1_IRQHandler          /* DMA1 Channel 1               */
+  .word DMA1_Channel2_3_IRQHandler        /* DMA1 Channel 2 and Channel 3 */
+  .word DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler /* DMA1 Channel 4 to Channel 7, DMAMUX1 overrun */
+  .word ADC1_COMP_IRQHandler              /* ADC1, COMP1 and COMP2         */
+  .word TIM1_BRK_UP_TRG_COM_IRQHandler    /* TIM1 Break, Update, Trigger and Commutation */
+  .word TIM1_CC_IRQHandler                /* TIM1 Capture Compare         */
+  .word TIM2_IRQHandler                   /* TIM2                         */
+  .word TIM3_IRQHandler                   /* TIM3                         */
+  .word TIM6_DAC_LPTIM1_IRQHandler        /* TIM6, DAC and LPTIM1         */
+  .word TIM7_LPTIM2_IRQHandler            /* TIM7 and LPTIM2              */
+  .word TIM14_IRQHandler                  /* TIM14                        */
+  .word TIM15_IRQHandler                  /* TIM15                        */
+  .word TIM16_IRQHandler                  /* TIM16                        */
+  .word TIM17_IRQHandler                  /* TIM17                        */
+  .word I2C1_IRQHandler                   /* I2C1                         */
+  .word I2C2_IRQHandler                   /* I2C2                         */
+  .word SPI1_IRQHandler                   /* SPI1                         */
+  .word SPI2_IRQHandler                   /* SPI2                         */
+  .word USART1_IRQHandler                 /* USART1                       */
+  .word USART2_IRQHandler                 /* USART2                       */
+  .word USART3_4_LPUART1_IRQHandler       /* USART3, USART4 and LPUART1   */
+  .word CEC_IRQHandler                    /* CEC                          */
+
+/*******************************************************************************
+*
+* Provide weak aliases for each Exception handler to the Default_Handler.
+* As they are weak aliases, any function with the same name will override
+* this definition.
+*
+*******************************************************************************/
+
+  .weak      NMI_Handler
+  .thumb_set NMI_Handler,Default_Handler
+
+  .weak      HardFault_Handler
+  .thumb_set HardFault_Handler,Default_Handler
+
+  .weak      SVC_Handler
+  .thumb_set SVC_Handler,Default_Handler
+
+  .weak      PendSV_Handler
+  .thumb_set PendSV_Handler,Default_Handler
+
+  .weak      SysTick_Handler
+  .thumb_set SysTick_Handler,Default_Handler
+
+  .weak      WWDG_IRQHandler
+  .thumb_set WWDG_IRQHandler,Default_Handler
+
+  .weak      PVD_IRQHandler
+  .thumb_set PVD_IRQHandler,Default_Handler
+
+  .weak      RTC_TAMP_IRQHandler
+  .thumb_set RTC_TAMP_IRQHandler,Default_Handler
+
+  .weak      FLASH_IRQHandler
+  .thumb_set FLASH_IRQHandler,Default_Handler
+
+  .weak      RCC_IRQHandler
+  .thumb_set RCC_IRQHandler,Default_Handler
+
+  .weak      EXTI0_1_IRQHandler
+  .thumb_set EXTI0_1_IRQHandler,Default_Handler
+
+  .weak      EXTI2_3_IRQHandler
+  .thumb_set EXTI2_3_IRQHandler,Default_Handler
+
+  .weak      EXTI4_15_IRQHandler
+  .thumb_set EXTI4_15_IRQHandler,Default_Handler
+
+  .weak      UCPD1_2_IRQHandler
+  .thumb_set UCPD1_2_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel1_IRQHandler
+  .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel2_3_IRQHandler
+  .thumb_set DMA1_Channel2_3_IRQHandler,Default_Handler
+
+  .weak      DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+  .thumb_set DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler,Default_Handler
+
+  .weak      ADC1_COMP_IRQHandler
+  .thumb_set ADC1_COMP_IRQHandler,Default_Handler
+
+  .weak      TIM1_BRK_UP_TRG_COM_IRQHandler
+  .thumb_set TIM1_BRK_UP_TRG_COM_IRQHandler,Default_Handler
+
+  .weak      TIM1_CC_IRQHandler
+  .thumb_set TIM1_CC_IRQHandler,Default_Handler
+
+  .weak      TIM2_IRQHandler
+  .thumb_set TIM2_IRQHandler,Default_Handler
+
+  .weak      TIM3_IRQHandler
+  .thumb_set TIM3_IRQHandler,Default_Handler
+
+  .weak      TIM6_DAC_LPTIM1_IRQHandler
+  .thumb_set TIM6_DAC_LPTIM1_IRQHandler,Default_Handler
+
+  .weak      TIM7_LPTIM2_IRQHandler
+  .thumb_set TIM7_LPTIM2_IRQHandler,Default_Handler
+
+  .weak      TIM14_IRQHandler
+  .thumb_set TIM14_IRQHandler,Default_Handler
+
+  .weak      TIM15_IRQHandler
+  .thumb_set TIM15_IRQHandler,Default_Handler
+
+  .weak      TIM16_IRQHandler
+  .thumb_set TIM16_IRQHandler,Default_Handler
+
+  .weak      TIM17_IRQHandler
+  .thumb_set TIM17_IRQHandler,Default_Handler
+
+  .weak      I2C1_IRQHandler
+  .thumb_set I2C1_IRQHandler,Default_Handler
+
+  .weak      I2C2_IRQHandler
+  .thumb_set I2C2_IRQHandler,Default_Handler
+
+  .weak      SPI1_IRQHandler
+  .thumb_set SPI1_IRQHandler,Default_Handler
+
+  .weak      SPI2_IRQHandler
+  .thumb_set SPI2_IRQHandler,Default_Handler
+
+  .weak      USART1_IRQHandler
+  .thumb_set USART1_IRQHandler,Default_Handler
+
+  .weak      USART2_IRQHandler
+  .thumb_set USART2_IRQHandler,Default_Handler
+
+  .weak      USART3_4_LPUART1_IRQHandler
+  .thumb_set USART3_4_LPUART1_IRQHandler,Default_Handler
+
+  .weak      CEC_IRQHandler
+  .thumb_set CEC_IRQHandler,Default_Handler
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g081xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g081xx.s
new file mode 100644
index 0000000..100a769
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g081xx.s
@@ -0,0 +1,302 @@
+/**
+  ******************************************************************************
+  * @file      startup_stm32g081xx.s
+  * @author    MCD Application Team
+  * @brief     STM32G081xx devices vector table GCC toolchain.
+  *            This module performs:
+  *                - Set the initial SP
+  *                - Set the initial PC == Reset_Handler,
+  *                - Set the vector table entries with the exceptions ISR address
+  *                - Branches to main in the C library (which eventually
+  *                  calls main()).
+  *            After Reset the Cortex-M0+ processor is in Thread mode,
+  *            priority is Privileged, and the Stack is set to Main.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+.syntax unified
+.cpu cortex-m0plus
+.fpu softvfp
+.thumb
+
+.global g_pfnVectors
+.global Default_Handler
+
+/* start address for the initialization values of the .data section.
+defined in linker script */
+.word _sidata
+/* start address for the .data section. defined in linker script */
+.word _sdata
+/* end address for the .data section. defined in linker script */
+.word _edata
+/* start address for the .bss section. defined in linker script */
+.word _sbss
+/* end address for the .bss section. defined in linker script */
+.word _ebss
+
+/**
+ * @brief  This is the code that gets called when the processor first
+ *          starts execution following a reset event. Only the absolutely
+ *          necessary set is performed, after which the application
+ *          supplied main() routine is called.
+ * @param  None
+ * @retval None
+*/
+
+  .section .text.Reset_Handler
+  .weak Reset_Handler
+  .type Reset_Handler, %function
+Reset_Handler:
+  ldr   r0, =_estack
+  mov   sp, r0          /* set stack pointer */
+
+/* Call the clock system initialization function.*/
+  bl  SystemInit
+
+/* Copy the data segment initializers from flash to SRAM */
+  ldr r0, =_sdata
+  ldr r1, =_edata
+  ldr r2, =_sidata
+  movs r3, #0
+  b LoopCopyDataInit
+
+CopyDataInit:
+  ldr r4, [r2, r3]
+  str r4, [r0, r3]
+  adds r3, r3, #4
+
+LoopCopyDataInit:
+  adds r4, r0, r3
+  cmp r4, r1
+  bcc CopyDataInit
+
+/* Zero fill the bss segment. */
+  ldr r2, =_sbss
+  ldr r4, =_ebss
+  movs r3, #0
+  b LoopFillZerobss
+
+FillZerobss:
+  str  r3, [r2]
+  adds r2, r2, #4
+
+LoopFillZerobss:
+  cmp r2, r4
+  bcc FillZerobss
+
+/* Call static constructors */
+  bl __libc_init_array
+/* Call the application s entry point.*/
+  bl main
+
+LoopForever:
+  b LoopForever
+
+.size Reset_Handler, .-Reset_Handler
+
+/**
+ * @brief  This is the code that gets called when the processor receives an
+ *         unexpected interrupt.  This simply enters an infinite loop, preserving
+ *         the system state for examination by a debugger.
+ *
+ * @param  None
+ * @retval None
+*/
+  .section .text.Default_Handler,"ax",%progbits
+Default_Handler:
+Infinite_Loop:
+  b Infinite_Loop
+  .size Default_Handler, .-Default_Handler
+
+/******************************************************************************
+*
+* The minimal vector table for a Cortex M0.  Note that the proper constructs
+* must be placed on this to ensure that it ends up at physical address
+* 0x0000.0000.
+*
+******************************************************************************/
+  .section .isr_vector,"a",%progbits
+  .type g_pfnVectors, %object
+  .size g_pfnVectors, .-g_pfnVectors
+
+g_pfnVectors:
+  .word _estack
+  .word Reset_Handler
+  .word NMI_Handler
+  .word HardFault_Handler
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word SVC_Handler
+  .word 0
+  .word 0
+  .word PendSV_Handler
+  .word SysTick_Handler
+  .word WWDG_IRQHandler                   /* Window WatchDog              */
+  .word PVD_IRQHandler                    /* PVD through EXTI Line detect */
+  .word RTC_TAMP_IRQHandler               /* RTC through the EXTI line    */
+  .word FLASH_IRQHandler                  /* FLASH                        */
+  .word RCC_IRQHandler                    /* RCC                          */
+  .word EXTI0_1_IRQHandler                /* EXTI Line 0 and 1            */
+  .word EXTI2_3_IRQHandler                /* EXTI Line 2 and 3            */
+  .word EXTI4_15_IRQHandler               /* EXTI Line 4 to 15            */
+  .word UCPD1_2_IRQHandler                /* UCPD1, UCPD2                 */
+  .word DMA1_Channel1_IRQHandler          /* DMA1 Channel 1               */
+  .word DMA1_Channel2_3_IRQHandler        /* DMA1 Channel 2 and Channel 3 */
+  .word DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler /* DMA1 Channel 4 to Channel 7, DMAMUX1 overrun */
+  .word ADC1_COMP_IRQHandler              /* ADC1, COMP1 and COMP2         */
+  .word TIM1_BRK_UP_TRG_COM_IRQHandler    /* TIM1 Break, Update, Trigger and Commutation */
+  .word TIM1_CC_IRQHandler                /* TIM1 Capture Compare         */
+  .word TIM2_IRQHandler                   /* TIM2                         */
+  .word TIM3_IRQHandler                   /* TIM3                         */
+  .word TIM6_DAC_LPTIM1_IRQHandler        /* TIM6, DAC and LPTIM1         */
+  .word TIM7_LPTIM2_IRQHandler            /* TIM7 and LPTIM2              */
+  .word TIM14_IRQHandler                  /* TIM14                        */
+  .word TIM15_IRQHandler                  /* TIM15                        */
+  .word TIM16_IRQHandler                  /* TIM16                        */
+  .word TIM17_IRQHandler                  /* TIM17                        */
+  .word I2C1_IRQHandler                   /* I2C1                         */
+  .word I2C2_IRQHandler                   /* I2C2                         */
+  .word SPI1_IRQHandler                   /* SPI1                         */
+  .word SPI2_IRQHandler                   /* SPI2                         */
+  .word USART1_IRQHandler                 /* USART1                       */
+  .word USART2_IRQHandler                 /* USART2                       */
+  .word USART3_4_LPUART1_IRQHandler       /* USART3, USART4 and LPUART1   */
+  .word CEC_IRQHandler                    /* CEC                          */
+  .word AES_RNG_IRQHandler                /* AES and RNG                  */
+
+/*******************************************************************************
+*
+* Provide weak aliases for each Exception handler to the Default_Handler.
+* As they are weak aliases, any function with the same name will override
+* this definition.
+*
+*******************************************************************************/
+
+  .weak      NMI_Handler
+  .thumb_set NMI_Handler,Default_Handler
+
+  .weak      HardFault_Handler
+  .thumb_set HardFault_Handler,Default_Handler
+
+  .weak      SVC_Handler
+  .thumb_set SVC_Handler,Default_Handler
+
+  .weak      PendSV_Handler
+  .thumb_set PendSV_Handler,Default_Handler
+
+  .weak      SysTick_Handler
+  .thumb_set SysTick_Handler,Default_Handler
+
+  .weak      WWDG_IRQHandler
+  .thumb_set WWDG_IRQHandler,Default_Handler
+
+  .weak      PVD_IRQHandler
+  .thumb_set PVD_IRQHandler,Default_Handler
+
+  .weak      RTC_TAMP_IRQHandler
+  .thumb_set RTC_TAMP_IRQHandler,Default_Handler
+
+  .weak      FLASH_IRQHandler
+  .thumb_set FLASH_IRQHandler,Default_Handler
+
+  .weak      RCC_IRQHandler
+  .thumb_set RCC_IRQHandler,Default_Handler
+
+  .weak      EXTI0_1_IRQHandler
+  .thumb_set EXTI0_1_IRQHandler,Default_Handler
+
+  .weak      EXTI2_3_IRQHandler
+  .thumb_set EXTI2_3_IRQHandler,Default_Handler
+
+  .weak      EXTI4_15_IRQHandler
+  .thumb_set EXTI4_15_IRQHandler,Default_Handler
+
+  .weak      UCPD1_2_IRQHandler
+  .thumb_set UCPD1_2_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel1_IRQHandler
+  .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel2_3_IRQHandler
+  .thumb_set DMA1_Channel2_3_IRQHandler,Default_Handler
+
+  .weak      DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+  .thumb_set DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler,Default_Handler
+
+  .weak      ADC1_COMP_IRQHandler
+  .thumb_set ADC1_COMP_IRQHandler,Default_Handler
+
+  .weak      TIM1_BRK_UP_TRG_COM_IRQHandler
+  .thumb_set TIM1_BRK_UP_TRG_COM_IRQHandler,Default_Handler
+
+  .weak      TIM1_CC_IRQHandler
+  .thumb_set TIM1_CC_IRQHandler,Default_Handler
+
+  .weak      TIM2_IRQHandler
+  .thumb_set TIM2_IRQHandler,Default_Handler
+
+  .weak      TIM3_IRQHandler
+  .thumb_set TIM3_IRQHandler,Default_Handler
+
+  .weak      TIM6_DAC_LPTIM1_IRQHandler
+  .thumb_set TIM6_DAC_LPTIM1_IRQHandler,Default_Handler
+
+  .weak      TIM7_LPTIM2_IRQHandler
+  .thumb_set TIM7_LPTIM2_IRQHandler,Default_Handler
+
+  .weak      TIM14_IRQHandler
+  .thumb_set TIM14_IRQHandler,Default_Handler
+
+  .weak      TIM15_IRQHandler
+  .thumb_set TIM15_IRQHandler,Default_Handler
+
+  .weak      TIM16_IRQHandler
+  .thumb_set TIM16_IRQHandler,Default_Handler
+
+  .weak      TIM17_IRQHandler
+  .thumb_set TIM17_IRQHandler,Default_Handler
+
+  .weak      I2C1_IRQHandler
+  .thumb_set I2C1_IRQHandler,Default_Handler
+
+  .weak      I2C2_IRQHandler
+  .thumb_set I2C2_IRQHandler,Default_Handler
+
+  .weak      SPI1_IRQHandler
+  .thumb_set SPI1_IRQHandler,Default_Handler
+
+  .weak      SPI2_IRQHandler
+  .thumb_set SPI2_IRQHandler,Default_Handler
+
+  .weak      USART1_IRQHandler
+  .thumb_set USART1_IRQHandler,Default_Handler
+
+  .weak      USART2_IRQHandler
+  .thumb_set USART2_IRQHandler,Default_Handler
+
+  .weak      USART3_4_LPUART1_IRQHandler
+  .thumb_set USART3_4_LPUART1_IRQHandler,Default_Handler
+
+  .weak      CEC_IRQHandler
+  .thumb_set CEC_IRQHandler,Default_Handler
+
+  .weak      AES_RNG_IRQHandler
+  .thumb_set AES_RNG_IRQHandler,Default_Handler
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g0b0xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g0b0xx.s
new file mode 100644
index 0000000..25ed54f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g0b0xx.s
@@ -0,0 +1,288 @@
+/**
+  ******************************************************************************
+  * @file      startup_stm32g0b0xx.s
+  * @author    MCD Application Team
+  * @brief     STM32G0b0xx devices vector table GCC toolchain.
+  *            This module performs:
+  *                - Set the initial SP
+  *                - Set the initial PC == Reset_Handler,
+  *                - Set the vector table entries with the exceptions ISR address
+  *                - Branches to main in the C library (which eventually
+  *                  calls main()).
+  *            After Reset the Cortex-M0+ processor is in Thread mode,
+  *            priority is Privileged, and the Stack is set to Main.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+.syntax unified
+.cpu cortex-m0plus
+.fpu softvfp
+.thumb
+
+.global g_pfnVectors
+.global Default_Handler
+
+/* start address for the initialization values of the .data section.
+defined in linker script */
+.word _sidata
+/* start address for the .data section. defined in linker script */
+.word _sdata
+/* end address for the .data section. defined in linker script */
+.word _edata
+/* start address for the .bss section. defined in linker script */
+.word _sbss
+/* end address for the .bss section. defined in linker script */
+.word _ebss
+
+/**
+ * @brief  This is the code that gets called when the processor first
+ *          starts execution following a reset event. Only the absolutely
+ *          necessary set is performed, after which the application
+ *          supplied main() routine is called.
+ * @param  None
+ * @retval None
+*/
+
+  .section .text.Reset_Handler
+  .weak Reset_Handler
+  .type Reset_Handler, %function
+Reset_Handler:
+  ldr   r0, =_estack
+  mov   sp, r0          /* set stack pointer */
+
+/* Call the clock system initialization function.*/
+  bl  SystemInit
+
+/* Copy the data segment initializers from flash to SRAM */
+  ldr r0, =_sdata
+  ldr r1, =_edata
+  ldr r2, =_sidata
+  movs r3, #0
+  b LoopCopyDataInit
+
+CopyDataInit:
+  ldr r4, [r2, r3]
+  str r4, [r0, r3]
+  adds r3, r3, #4
+
+LoopCopyDataInit:
+  adds r4, r0, r3
+  cmp r4, r1
+  bcc CopyDataInit
+
+/* Zero fill the bss segment. */
+  ldr r2, =_sbss
+  ldr r4, =_ebss
+  movs r3, #0
+  b LoopFillZerobss
+
+FillZerobss:
+  str  r3, [r2]
+  adds r2, r2, #4
+
+LoopFillZerobss:
+  cmp r2, r4
+  bcc FillZerobss
+
+/* Call static constructors */
+  bl __libc_init_array
+/* Call the application s entry point.*/
+  bl main
+
+LoopForever:
+  b LoopForever
+
+.size Reset_Handler, .-Reset_Handler
+
+/**
+ * @brief  This is the code that gets called when the processor receives an
+ *         unexpected interrupt.  This simply enters an infinite loop, preserving
+ *         the system state for examination by a debugger.
+ *
+ * @param  None
+ * @retval None
+*/
+  .section .text.Default_Handler,"ax",%progbits
+Default_Handler:
+Infinite_Loop:
+  b Infinite_Loop
+  .size Default_Handler, .-Default_Handler
+
+/******************************************************************************
+*
+* The minimal vector table for a Cortex M0.  Note that the proper constructs
+* must be placed on this to ensure that it ends up at physical address
+* 0x0000.0000.
+*
+******************************************************************************/
+  .section .isr_vector,"a",%progbits
+  .type g_pfnVectors, %object
+  .size g_pfnVectors, .-g_pfnVectors
+
+g_pfnVectors:
+  .word _estack
+  .word Reset_Handler
+  .word NMI_Handler
+  .word HardFault_Handler
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word SVC_Handler
+  .word 0
+  .word 0
+  .word PendSV_Handler
+  .word SysTick_Handler
+  .word WWDG_IRQHandler                   /* Window WatchDog              */
+  .word  0                                /* reserved                     */
+  .word RTC_TAMP_IRQHandler               /* RTC through the EXTI line    */
+  .word FLASH_IRQHandler                  /* FLASH                        */
+  .word RCC_IRQHandler                    /* RCC                          */
+  .word EXTI0_1_IRQHandler                /* EXTI Line 0 and 1            */
+  .word EXTI2_3_IRQHandler                /* EXTI Line 2 and 3            */
+  .word EXTI4_15_IRQHandler               /* EXTI Line 4 to 15            */
+  .word USB_IRQHandler                    /* USB                          */
+  .word DMA1_Channel1_IRQHandler          /* DMA1 Channel 1               */
+  .word DMA1_Channel2_3_IRQHandler        /* DMA1 Channel 2 and Channel 3 */
+  .word DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler /* DMA1 Ch4 to Ch7, DMA2 Ch1 to Ch5, DMAMUX1 overrun */
+  .word ADC1_IRQHandler                   /* ADC1                         */
+  .word TIM1_BRK_UP_TRG_COM_IRQHandler    /* TIM1 Break, Update, Trigger and Commutation */
+  .word TIM1_CC_IRQHandler                /* TIM1 Capture Compare         */
+  .word  0                                /* reserved                     */
+  .word TIM3_TIM4_IRQHandler              /* TIM3, TIM4                   */
+  .word TIM6_IRQHandler                   /* TIM6                         */
+  .word TIM7_IRQHandler                   /* TIM7                         */
+  .word TIM14_IRQHandler                  /* TIM14                        */
+  .word TIM15_IRQHandler                  /* TIM15                        */
+  .word TIM16_IRQHandler                  /* TIM16                        */
+  .word TIM17_IRQHandler                  /* TIM17                        */
+  .word I2C1_IRQHandler                   /* I2C1                         */
+  .word I2C2_3_IRQHandler                 /* I2C2, I2C3                   */
+  .word SPI1_IRQHandler                   /* SPI1                         */
+  .word SPI2_3_IRQHandler                 /* SPI2, SPI3                   */
+  .word USART1_IRQHandler                 /* USART1                       */
+  .word USART2_IRQHandler                 /* USART2                       */
+  .word USART3_4_5_6_IRQHandler           /* USART3, USART4, USART5, USART6 */
+
+/*******************************************************************************
+*
+* Provide weak aliases for each Exception handler to the Default_Handler.
+* As they are weak aliases, any function with the same name will override
+* this definition.
+*
+*******************************************************************************/
+
+  .weak      NMI_Handler
+  .thumb_set NMI_Handler,Default_Handler
+
+  .weak      HardFault_Handler
+  .thumb_set HardFault_Handler,Default_Handler
+
+  .weak      SVC_Handler
+  .thumb_set SVC_Handler,Default_Handler
+
+  .weak      PendSV_Handler
+  .thumb_set PendSV_Handler,Default_Handler
+
+  .weak      SysTick_Handler
+  .thumb_set SysTick_Handler,Default_Handler
+
+  .weak      WWDG_IRQHandler
+  .thumb_set WWDG_IRQHandler,Default_Handler
+
+  .weak      RTC_TAMP_IRQHandler
+  .thumb_set RTC_TAMP_IRQHandler,Default_Handler
+
+  .weak      FLASH_IRQHandler
+  .thumb_set FLASH_IRQHandler,Default_Handler
+
+  .weak      RCC_IRQHandler
+  .thumb_set RCC_IRQHandler,Default_Handler
+
+  .weak      EXTI0_1_IRQHandler
+  .thumb_set EXTI0_1_IRQHandler,Default_Handler
+
+  .weak      EXTI2_3_IRQHandler
+  .thumb_set EXTI2_3_IRQHandler,Default_Handler
+
+  .weak      EXTI4_15_IRQHandler
+  .thumb_set EXTI4_15_IRQHandler,Default_Handler
+
+  .weak      USB_IRQHandler
+  .thumb_set USB_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel1_IRQHandler
+  .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel2_3_IRQHandler
+  .thumb_set DMA1_Channel2_3_IRQHandler,Default_Handler
+
+  .weak      DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler
+  .thumb_set DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler,Default_Handler
+
+  .weak      ADC1_IRQHandler
+  .thumb_set ADC1_IRQHandler,Default_Handler
+
+  .weak      TIM1_BRK_UP_TRG_COM_IRQHandler
+  .thumb_set TIM1_BRK_UP_TRG_COM_IRQHandler,Default_Handler
+
+  .weak      TIM1_CC_IRQHandler
+  .thumb_set TIM1_CC_IRQHandler,Default_Handler
+
+  .weak      TIM3_TIM4_IRQHandler
+  .thumb_set TIM3_TIM4_IRQHandler,Default_Handler
+
+  .weak      TIM6_IRQHandler
+  .thumb_set TIM6_IRQHandler,Default_Handler
+
+  .weak      TIM7_IRQHandler
+  .thumb_set TIM7_IRQHandler,Default_Handler
+
+  .weak      TIM14_IRQHandler
+  .thumb_set TIM14_IRQHandler,Default_Handler
+
+  .weak      TIM15_IRQHandler
+  .thumb_set TIM15_IRQHandler,Default_Handler
+
+  .weak      TIM16_IRQHandler
+  .thumb_set TIM16_IRQHandler,Default_Handler
+
+  .weak      TIM17_IRQHandler
+  .thumb_set TIM17_IRQHandler,Default_Handler
+
+  .weak      I2C1_IRQHandler
+  .thumb_set I2C1_IRQHandler,Default_Handler
+
+  .weak      I2C2_3_IRQHandler
+  .thumb_set I2C2_3_IRQHandler,Default_Handler
+
+  .weak      SPI1_IRQHandler
+  .thumb_set SPI1_IRQHandler,Default_Handler
+
+  .weak      SPI2_3_IRQHandler
+  .thumb_set SPI2_3_IRQHandler,Default_Handler
+
+  .weak      USART1_IRQHandler
+  .thumb_set USART1_IRQHandler,Default_Handler
+
+  .weak      USART2_IRQHandler
+  .thumb_set USART2_IRQHandler,Default_Handler
+
+  .weak      USART3_4_5_6_IRQHandler
+  .thumb_set USART3_4_5_6_IRQHandler,Default_Handler
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g0b1xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g0b1xx.s
new file mode 100644
index 0000000..ac06034
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g0b1xx.s
@@ -0,0 +1,298 @@
+/**
+  ******************************************************************************
+  * @file      startup_stm32g0b1xx.s
+  * @author    MCD Application Team
+  * @brief     STM32G0b1xx devices vector table GCC toolchain.
+  *            This module performs:
+  *                - Set the initial SP
+  *                - Set the initial PC == Reset_Handler,
+  *                - Set the vector table entries with the exceptions ISR address
+  *                - Branches to main in the C library (which eventually
+  *                  calls main()).
+  *            After Reset the Cortex-M0+ processor is in Thread mode,
+  *            priority is Privileged, and the Stack is set to Main.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+.syntax unified
+.cpu cortex-m0plus
+.fpu softvfp
+.thumb
+
+.global g_pfnVectors
+.global Default_Handler
+
+/* start address for the initialization values of the .data section.
+defined in linker script */
+.word _sidata
+/* start address for the .data section. defined in linker script */
+.word _sdata
+/* end address for the .data section. defined in linker script */
+.word _edata
+/* start address for the .bss section. defined in linker script */
+.word _sbss
+/* end address for the .bss section. defined in linker script */
+.word _ebss
+
+/**
+ * @brief  This is the code that gets called when the processor first
+ *          starts execution following a reset event. Only the absolutely
+ *          necessary set is performed, after which the application
+ *          supplied main() routine is called.
+ * @param  None
+ * @retval None
+*/
+
+  .section .text.Reset_Handler
+  .weak Reset_Handler
+  .type Reset_Handler, %function
+Reset_Handler:
+  ldr   r0, =_estack
+  mov   sp, r0          /* set stack pointer */
+
+/* Call the clock system initialization function.*/
+  bl  SystemInit
+
+/* Copy the data segment initializers from flash to SRAM */
+  ldr r0, =_sdata
+  ldr r1, =_edata
+  ldr r2, =_sidata
+  movs r3, #0
+  b LoopCopyDataInit
+
+CopyDataInit:
+  ldr r4, [r2, r3]
+  str r4, [r0, r3]
+  adds r3, r3, #4
+
+LoopCopyDataInit:
+  adds r4, r0, r3
+  cmp r4, r1
+  bcc CopyDataInit
+
+/* Zero fill the bss segment. */
+  ldr r2, =_sbss
+  ldr r4, =_ebss
+  movs r3, #0
+  b LoopFillZerobss
+
+FillZerobss:
+  str  r3, [r2]
+  adds r2, r2, #4
+
+LoopFillZerobss:
+  cmp r2, r4
+  bcc FillZerobss
+
+/* Call static constructors */
+  bl __libc_init_array
+/* Call the application s entry point.*/
+  bl main
+
+LoopForever:
+  b LoopForever
+
+.size Reset_Handler, .-Reset_Handler
+
+/**
+ * @brief  This is the code that gets called when the processor receives an
+ *         unexpected interrupt.  This simply enters an infinite loop, preserving
+ *         the system state for examination by a debugger.
+ *
+ * @param  None
+ * @retval None
+*/
+  .section .text.Default_Handler,"ax",%progbits
+Default_Handler:
+Infinite_Loop:
+  b Infinite_Loop
+  .size Default_Handler, .-Default_Handler
+
+/******************************************************************************
+*
+* The minimal vector table for a Cortex M0.  Note that the proper constructs
+* must be placed on this to ensure that it ends up at physical address
+* 0x0000.0000.
+*
+******************************************************************************/
+  .section .isr_vector,"a",%progbits
+  .type g_pfnVectors, %object
+  .size g_pfnVectors, .-g_pfnVectors
+
+g_pfnVectors:
+  .word _estack
+  .word Reset_Handler
+  .word NMI_Handler
+  .word HardFault_Handler
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word SVC_Handler
+  .word 0
+  .word 0
+  .word PendSV_Handler
+  .word SysTick_Handler
+  .word WWDG_IRQHandler                   /* Window WatchDog              */
+  .word PVD_VDDIO2_IRQHandler             /* PVD through EXTI Line detect */
+  .word RTC_TAMP_IRQHandler               /* RTC through the EXTI line    */
+  .word FLASH_IRQHandler                  /* FLASH                        */
+  .word RCC_CRS_IRQHandler                /* RCC & CRS                    */
+  .word EXTI0_1_IRQHandler                /* EXTI Line 0 and 1            */
+  .word EXTI2_3_IRQHandler                /* EXTI Line 2 and 3            */
+  .word EXTI4_15_IRQHandler               /* EXTI Line 4 to 15            */
+  .word USB_UCPD1_2_IRQHandler            /* USB, UCPD1, UCPD2            */
+  .word DMA1_Channel1_IRQHandler          /* DMA1 Channel 1               */
+  .word DMA1_Channel2_3_IRQHandler        /* DMA1 Channel 2 and Channel 3 */
+  .word DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler /* DMA1 Ch4 to Ch7, DMA2 Ch1 to Ch5, DMAMUX1 overrun */
+  .word ADC1_COMP_IRQHandler              /* ADC1, COMP1 and COMP2         */
+  .word TIM1_BRK_UP_TRG_COM_IRQHandler    /* TIM1 Break, Update, Trigger and Commutation */
+  .word TIM1_CC_IRQHandler                /* TIM1 Capture Compare         */
+  .word TIM2_IRQHandler                   /* TIM2                         */
+  .word TIM3_TIM4_IRQHandler              /* TIM3, TIM4                   */
+  .word TIM6_DAC_LPTIM1_IRQHandler        /* TIM6, DAC and LPTIM1         */
+  .word TIM7_LPTIM2_IRQHandler            /* TIM7 and LPTIM2              */
+  .word TIM14_IRQHandler                  /* TIM14                        */
+  .word TIM15_IRQHandler                  /* TIM15                        */
+  .word TIM16_FDCAN_IT0_IRQHandler        /* TIM16 & FDCAN1_IT0 & FDCAN2_IT0 */
+  .word TIM17_FDCAN_IT1_IRQHandler        /* TIM17 & FDCAN1_IT1 & FDCAN2_IT1 */
+  .word I2C1_IRQHandler                   /* I2C1                         */
+  .word I2C2_3_IRQHandler                 /* I2C2, I2C3                   */
+  .word SPI1_IRQHandler                   /* SPI1                         */
+  .word SPI2_3_IRQHandler                 /* SPI2, SPI3                   */
+  .word USART1_IRQHandler                 /* USART1                       */
+  .word USART2_LPUART2_IRQHandler         /* USART2 & LPUART2             */
+  .word USART3_4_5_6_LPUART1_IRQHandler   /* USART3, USART4, USART5, USART6, LPUART1   */
+  .word CEC_IRQHandler                    /* CEC                          */
+
+/*******************************************************************************
+*
+* Provide weak aliases for each Exception handler to the Default_Handler.
+* As they are weak aliases, any function with the same name will override
+* this definition.
+*
+*******************************************************************************/
+
+  .weak      NMI_Handler
+  .thumb_set NMI_Handler,Default_Handler
+
+  .weak      HardFault_Handler
+  .thumb_set HardFault_Handler,Default_Handler
+
+  .weak      SVC_Handler
+  .thumb_set SVC_Handler,Default_Handler
+
+  .weak      PendSV_Handler
+  .thumb_set PendSV_Handler,Default_Handler
+
+  .weak      SysTick_Handler
+  .thumb_set SysTick_Handler,Default_Handler
+
+  .weak      WWDG_IRQHandler
+  .thumb_set WWDG_IRQHandler,Default_Handler
+
+  .weak      PVD_VDDIO2_IRQHandler
+  .thumb_set PVD_VDDIO2_IRQHandler,Default_Handler
+
+  .weak      RTC_TAMP_IRQHandler
+  .thumb_set RTC_TAMP_IRQHandler,Default_Handler
+
+  .weak      FLASH_IRQHandler
+  .thumb_set FLASH_IRQHandler,Default_Handler
+
+  .weak      RCC_CRS_IRQHandler
+  .thumb_set RCC_CRS_IRQHandler,Default_Handler
+
+  .weak      EXTI0_1_IRQHandler
+  .thumb_set EXTI0_1_IRQHandler,Default_Handler
+
+  .weak      EXTI2_3_IRQHandler
+  .thumb_set EXTI2_3_IRQHandler,Default_Handler
+
+  .weak      EXTI4_15_IRQHandler
+  .thumb_set EXTI4_15_IRQHandler,Default_Handler
+
+  .weak      USB_UCPD1_2_IRQHandler
+  .thumb_set USB_UCPD1_2_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel1_IRQHandler
+  .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel2_3_IRQHandler
+  .thumb_set DMA1_Channel2_3_IRQHandler,Default_Handler
+
+  .weak      DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler
+  .thumb_set DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler,Default_Handler
+
+  .weak      ADC1_COMP_IRQHandler
+  .thumb_set ADC1_COMP_IRQHandler,Default_Handler
+
+  .weak      TIM1_BRK_UP_TRG_COM_IRQHandler
+  .thumb_set TIM1_BRK_UP_TRG_COM_IRQHandler,Default_Handler
+
+  .weak      TIM1_CC_IRQHandler
+  .thumb_set TIM1_CC_IRQHandler,Default_Handler
+
+  .weak      TIM2_IRQHandler
+  .thumb_set TIM2_IRQHandler,Default_Handler
+
+  .weak      TIM3_TIM4_IRQHandler
+  .thumb_set TIM3_TIM4_IRQHandler,Default_Handler
+
+  .weak      TIM6_DAC_LPTIM1_IRQHandler
+  .thumb_set TIM6_DAC_LPTIM1_IRQHandler,Default_Handler
+
+  .weak      TIM7_LPTIM2_IRQHandler
+  .thumb_set TIM7_LPTIM2_IRQHandler,Default_Handler
+
+  .weak      TIM14_IRQHandler
+  .thumb_set TIM14_IRQHandler,Default_Handler
+
+  .weak      TIM15_IRQHandler
+  .thumb_set TIM15_IRQHandler,Default_Handler
+
+  .weak      TIM16_FDCAN_IT0_IRQHandler
+  .thumb_set TIM16_FDCAN_IT0_IRQHandler,Default_Handler
+
+  .weak      TIM17_FDCAN_IT1_IRQHandler
+  .thumb_set TIM17_FDCAN_IT1_IRQHandler,Default_Handler
+
+  .weak      I2C1_IRQHandler
+  .thumb_set I2C1_IRQHandler,Default_Handler
+
+  .weak      I2C2_3_IRQHandler
+  .thumb_set I2C2_3_IRQHandler,Default_Handler
+
+  .weak      SPI1_IRQHandler
+  .thumb_set SPI1_IRQHandler,Default_Handler
+
+  .weak      SPI2_3_IRQHandler
+  .thumb_set SPI2_3_IRQHandler,Default_Handler
+
+  .weak      USART1_IRQHandler
+  .thumb_set USART1_IRQHandler,Default_Handler
+
+  .weak      USART2_LPUART2_IRQHandler
+  .thumb_set USART2_LPUART2_IRQHandler,Default_Handler
+
+  .weak      USART3_4_5_6_LPUART1_IRQHandler
+  .thumb_set USART3_4_5_6_LPUART1_IRQHandler,Default_Handler
+
+  .weak      CEC_IRQHandler
+  .thumb_set CEC_IRQHandler,Default_Handler
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g0c1xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g0c1xx.s
new file mode 100644
index 0000000..29458c8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/gcc/startup_stm32g0c1xx.s
@@ -0,0 +1,302 @@
+/**
+  ******************************************************************************
+  * @file      startup_stm32g0c1xx.s
+  * @author    MCD Application Team
+  * @brief     STM32G0c1xx devices vector table GCC toolchain.
+  *            This module performs:
+  *                - Set the initial SP
+  *                - Set the initial PC == Reset_Handler,
+  *                - Set the vector table entries with the exceptions ISR address
+  *                - Branches to main in the C library (which eventually
+  *                  calls main()).
+  *            After Reset the Cortex-M0+ processor is in Thread mode,
+  *            priority is Privileged, and the Stack is set to Main.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+.syntax unified
+.cpu cortex-m0plus
+.fpu softvfp
+.thumb
+
+.global g_pfnVectors
+.global Default_Handler
+
+/* start address for the initialization values of the .data section.
+defined in linker script */
+.word _sidata
+/* start address for the .data section. defined in linker script */
+.word _sdata
+/* end address for the .data section. defined in linker script */
+.word _edata
+/* start address for the .bss section. defined in linker script */
+.word _sbss
+/* end address for the .bss section. defined in linker script */
+.word _ebss
+
+/**
+ * @brief  This is the code that gets called when the processor first
+ *          starts execution following a reset event. Only the absolutely
+ *          necessary set is performed, after which the application
+ *          supplied main() routine is called.
+ * @param  None
+ * @retval None
+*/
+
+  .section .text.Reset_Handler
+  .weak Reset_Handler
+  .type Reset_Handler, %function
+Reset_Handler:
+  ldr   r0, =_estack
+  mov   sp, r0          /* set stack pointer */
+
+/* Call the clock system initialization function.*/
+  bl  SystemInit
+
+/* Copy the data segment initializers from flash to SRAM */
+  ldr r0, =_sdata
+  ldr r1, =_edata
+  ldr r2, =_sidata
+  movs r3, #0
+  b LoopCopyDataInit
+
+CopyDataInit:
+  ldr r4, [r2, r3]
+  str r4, [r0, r3]
+  adds r3, r3, #4
+
+LoopCopyDataInit:
+  adds r4, r0, r3
+  cmp r4, r1
+  bcc CopyDataInit
+
+/* Zero fill the bss segment. */
+  ldr r2, =_sbss
+  ldr r4, =_ebss
+  movs r3, #0
+  b LoopFillZerobss
+
+FillZerobss:
+  str  r3, [r2]
+  adds r2, r2, #4
+
+LoopFillZerobss:
+  cmp r2, r4
+  bcc FillZerobss
+
+/* Call static constructors */
+  bl __libc_init_array
+/* Call the application s entry point.*/
+  bl main
+
+LoopForever:
+  b LoopForever
+
+.size Reset_Handler, .-Reset_Handler
+
+/**
+ * @brief  This is the code that gets called when the processor receives an
+ *         unexpected interrupt.  This simply enters an infinite loop, preserving
+ *         the system state for examination by a debugger.
+ *
+ * @param  None
+ * @retval None
+*/
+  .section .text.Default_Handler,"ax",%progbits
+Default_Handler:
+Infinite_Loop:
+  b Infinite_Loop
+  .size Default_Handler, .-Default_Handler
+
+/******************************************************************************
+*
+* The minimal vector table for a Cortex M0.  Note that the proper constructs
+* must be placed on this to ensure that it ends up at physical address
+* 0x0000.0000.
+*
+******************************************************************************/
+  .section .isr_vector,"a",%progbits
+  .type g_pfnVectors, %object
+  .size g_pfnVectors, .-g_pfnVectors
+
+g_pfnVectors:
+  .word _estack
+  .word Reset_Handler
+  .word NMI_Handler
+  .word HardFault_Handler
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word 0
+  .word SVC_Handler
+  .word 0
+  .word 0
+  .word PendSV_Handler
+  .word SysTick_Handler
+  .word WWDG_IRQHandler                   /* Window WatchDog              */
+  .word PVD_VDDIO2_IRQHandler             /* PVD through EXTI Line detect */
+  .word RTC_TAMP_IRQHandler               /* RTC through the EXTI line    */
+  .word FLASH_IRQHandler                  /* FLASH                        */
+  .word RCC_CRS_IRQHandler                /* RCC & CRS                    */
+  .word EXTI0_1_IRQHandler                /* EXTI Line 0 and 1            */
+  .word EXTI2_3_IRQHandler                /* EXTI Line 2 and 3            */
+  .word EXTI4_15_IRQHandler               /* EXTI Line 4 to 15            */
+  .word USB_UCPD1_2_IRQHandler            /* USB, UCPD1, UCPD2            */
+  .word DMA1_Channel1_IRQHandler          /* DMA1 Channel 1               */
+  .word DMA1_Channel2_3_IRQHandler        /* DMA1 Channel 2 and Channel 3 */
+  .word DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler /* DMA1 Ch4 to Ch7, DMA2 Ch1 to Ch5, DMAMUX1 overrun */
+  .word ADC1_COMP_IRQHandler              /* ADC1, COMP1 and COMP2         */
+  .word TIM1_BRK_UP_TRG_COM_IRQHandler    /* TIM1 Break, Update, Trigger and Commutation */
+  .word TIM1_CC_IRQHandler                /* TIM1 Capture Compare         */
+  .word TIM2_IRQHandler                   /* TIM2                         */
+  .word TIM3_TIM4_IRQHandler              /* TIM3, TIM4                   */
+  .word TIM6_DAC_LPTIM1_IRQHandler        /* TIM6, DAC and LPTIM1         */
+  .word TIM7_LPTIM2_IRQHandler            /* TIM7 and LPTIM2              */
+  .word TIM14_IRQHandler                  /* TIM14                        */
+  .word TIM15_IRQHandler                  /* TIM15                        */
+  .word TIM16_FDCAN_IT0_IRQHandler        /* TIM16 & FDCAN1_IT0 & FDCAN2_IT0 */
+  .word TIM17_FDCAN_IT1_IRQHandler        /* TIM17 & FDCAN1_IT1 & FDCAN2_IT1 */
+  .word I2C1_IRQHandler                   /* I2C1                         */
+  .word I2C2_3_IRQHandler                 /* I2C2, I2C3                   */
+  .word SPI1_IRQHandler                   /* SPI1                         */
+  .word SPI2_3_IRQHandler                 /* SPI2, SPI3                   */
+  .word USART1_IRQHandler                 /* USART1                       */
+  .word USART2_LPUART2_IRQHandler         /* USART2 & LPUART2             */
+  .word USART3_4_5_6_LPUART1_IRQHandler   /* USART3, USART4, USART5, USART6, LPUART1   */
+  .word CEC_IRQHandler                    /* CEC                          */
+  .word AES_RNG_IRQHandler                /* AES and RNG                  */
+
+/*******************************************************************************
+*
+* Provide weak aliases for each Exception handler to the Default_Handler.
+* As they are weak aliases, any function with the same name will override
+* this definition.
+*
+*******************************************************************************/
+
+  .weak      NMI_Handler
+  .thumb_set NMI_Handler,Default_Handler
+
+  .weak      HardFault_Handler
+  .thumb_set HardFault_Handler,Default_Handler
+
+  .weak      SVC_Handler
+  .thumb_set SVC_Handler,Default_Handler
+
+  .weak      PendSV_Handler
+  .thumb_set PendSV_Handler,Default_Handler
+
+  .weak      SysTick_Handler
+  .thumb_set SysTick_Handler,Default_Handler
+
+  .weak      WWDG_IRQHandler
+  .thumb_set WWDG_IRQHandler,Default_Handler
+
+  .weak      PVD_VDDIO2_IRQHandler
+  .thumb_set PVD_VDDIO2_IRQHandler,Default_Handler
+
+  .weak      RTC_TAMP_IRQHandler
+  .thumb_set RTC_TAMP_IRQHandler,Default_Handler
+
+  .weak      FLASH_IRQHandler
+  .thumb_set FLASH_IRQHandler,Default_Handler
+
+  .weak      RCC_CRS_IRQHandler
+  .thumb_set RCC_CRS_IRQHandler,Default_Handler
+
+  .weak      EXTI0_1_IRQHandler
+  .thumb_set EXTI0_1_IRQHandler,Default_Handler
+
+  .weak      EXTI2_3_IRQHandler
+  .thumb_set EXTI2_3_IRQHandler,Default_Handler
+
+  .weak      EXTI4_15_IRQHandler
+  .thumb_set EXTI4_15_IRQHandler,Default_Handler
+
+  .weak      USB_UCPD1_2_IRQHandler
+  .thumb_set USB_UCPD1_2_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel1_IRQHandler
+  .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
+
+  .weak      DMA1_Channel2_3_IRQHandler
+  .thumb_set DMA1_Channel2_3_IRQHandler,Default_Handler
+
+  .weak      DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler
+  .thumb_set DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler,Default_Handler
+
+  .weak      ADC1_COMP_IRQHandler
+  .thumb_set ADC1_COMP_IRQHandler,Default_Handler
+
+  .weak      TIM1_BRK_UP_TRG_COM_IRQHandler
+  .thumb_set TIM1_BRK_UP_TRG_COM_IRQHandler,Default_Handler
+
+  .weak      TIM1_CC_IRQHandler
+  .thumb_set TIM1_CC_IRQHandler,Default_Handler
+
+  .weak      TIM2_IRQHandler
+  .thumb_set TIM2_IRQHandler,Default_Handler
+
+  .weak      TIM3_TIM4_IRQHandler
+  .thumb_set TIM3_TIM4_IRQHandler,Default_Handler
+
+  .weak      TIM6_DAC_LPTIM1_IRQHandler
+  .thumb_set TIM6_DAC_LPTIM1_IRQHandler,Default_Handler
+
+  .weak      TIM7_LPTIM2_IRQHandler
+  .thumb_set TIM7_LPTIM2_IRQHandler,Default_Handler
+
+  .weak      TIM14_IRQHandler
+  .thumb_set TIM14_IRQHandler,Default_Handler
+
+  .weak      TIM15_IRQHandler
+  .thumb_set TIM15_IRQHandler,Default_Handler
+
+  .weak      TIM16_FDCAN_IT0_IRQHandler
+  .thumb_set TIM16_FDCAN_IT0_IRQHandler,Default_Handler
+
+  .weak      TIM17_FDCAN_IT1_IRQHandler
+  .thumb_set TIM17_FDCAN_IT1_IRQHandler,Default_Handler
+
+  .weak      I2C1_IRQHandler
+  .thumb_set I2C1_IRQHandler,Default_Handler
+
+  .weak      I2C2_3_IRQHandler
+  .thumb_set I2C2_3_IRQHandler,Default_Handler
+
+  .weak      SPI1_IRQHandler
+  .thumb_set SPI1_IRQHandler,Default_Handler
+
+  .weak      SPI2_3_IRQHandler
+  .thumb_set SPI2_3_IRQHandler,Default_Handler
+
+  .weak      USART1_IRQHandler
+  .thumb_set USART1_IRQHandler,Default_Handler
+
+  .weak      USART2_LPUART2_IRQHandler
+  .thumb_set USART2_LPUART2_IRQHandler,Default_Handler
+
+  .weak      USART3_4_5_6_LPUART1_IRQHandler
+  .thumb_set USART3_4_5_6_LPUART1_IRQHandler,Default_Handler
+
+  .weak      CEC_IRQHandler
+  .thumb_set CEC_IRQHandler,Default_Handler
+
+  .weak      AES_RNG_IRQHandler
+  .thumb_set AES_RNG_IRQHandler,Default_Handler
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g030xx_flash.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g030xx_flash.icf
new file mode 100644
index 0000000..ac54394
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g030xx_flash.icf
@@ -0,0 +1,33 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x08000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x08000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x0800FFFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20001FFF;
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+define memory mem with size = 4G;
+define region ROM_region   = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region   = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
+
+export symbol __ICFEDIT_region_RAM_start__;
+export symbol __ICFEDIT_region_RAM_end__;
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g030xx_sram.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g030xx_sram.icf
new file mode 100644
index 0000000..de10d4d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g030xx_sram.icf
@@ -0,0 +1,33 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x20000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x20000FFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20001000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20001FFF;
+
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+
+define memory mem with size = 4G;
+define region ROM_region      = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region      = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g031xx_flash.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g031xx_flash.icf
new file mode 100644
index 0000000..ac54394
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g031xx_flash.icf
@@ -0,0 +1,33 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x08000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x08000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x0800FFFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20001FFF;
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+define memory mem with size = 4G;
+define region ROM_region   = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region   = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
+
+export symbol __ICFEDIT_region_RAM_start__;
+export symbol __ICFEDIT_region_RAM_end__;
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g031xx_sram.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g031xx_sram.icf
new file mode 100644
index 0000000..de10d4d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g031xx_sram.icf
@@ -0,0 +1,33 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x20000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x20000FFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20001000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20001FFF;
+
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+
+define memory mem with size = 4G;
+define region ROM_region      = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region      = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g041xx_flash.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g041xx_flash.icf
new file mode 100644
index 0000000..ac54394
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g041xx_flash.icf
@@ -0,0 +1,33 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x08000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x08000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x0800FFFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20001FFF;
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+define memory mem with size = 4G;
+define region ROM_region   = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region   = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
+
+export symbol __ICFEDIT_region_RAM_start__;
+export symbol __ICFEDIT_region_RAM_end__;
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g041xx_sram.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g041xx_sram.icf
new file mode 100644
index 0000000..de10d4d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g041xx_sram.icf
@@ -0,0 +1,33 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x20000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x20000FFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20001000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20001FFF;
+
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+
+define memory mem with size = 4G;
+define region ROM_region      = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region      = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g050xx_flash.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g050xx_flash.icf
new file mode 100644
index 0000000..665a4e1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g050xx_flash.icf
@@ -0,0 +1,33 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x08000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x08000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x0800FFFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20003FFF;
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+define memory mem with size = 4G;
+define region ROM_region   = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region   = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
+
+export symbol __ICFEDIT_region_RAM_start__;
+export symbol __ICFEDIT_region_RAM_end__;
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g050xx_sram.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g050xx_sram.icf
new file mode 100644
index 0000000..4c6e1d2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g050xx_sram.icf
@@ -0,0 +1,33 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x20000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x20001FFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20002000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20003FFF;
+
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+
+define memory mem with size = 4G;
+define region ROM_region      = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region      = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g051xx_flash.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g051xx_flash.icf
new file mode 100644
index 0000000..665a4e1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g051xx_flash.icf
@@ -0,0 +1,33 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x08000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x08000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x0800FFFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20003FFF;
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+define memory mem with size = 4G;
+define region ROM_region   = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region   = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
+
+export symbol __ICFEDIT_region_RAM_start__;
+export symbol __ICFEDIT_region_RAM_end__;
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g051xx_sram.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g051xx_sram.icf
new file mode 100644
index 0000000..4c6e1d2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g051xx_sram.icf
@@ -0,0 +1,33 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x20000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x20001FFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20002000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20003FFF;
+
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+
+define memory mem with size = 4G;
+define region ROM_region      = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region      = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g061xx_flash.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g061xx_flash.icf
new file mode 100644
index 0000000..665a4e1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g061xx_flash.icf
@@ -0,0 +1,33 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x08000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x08000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x0800FFFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20003FFF;
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+define memory mem with size = 4G;
+define region ROM_region   = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region   = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
+
+export symbol __ICFEDIT_region_RAM_start__;
+export symbol __ICFEDIT_region_RAM_end__;
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g061xx_sram.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g061xx_sram.icf
new file mode 100644
index 0000000..4c6e1d2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g061xx_sram.icf
@@ -0,0 +1,33 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x20000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x20001FFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20002000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20003FFF;
+
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+
+define memory mem with size = 4G;
+define region ROM_region      = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region      = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g070xx_flash.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g070xx_flash.icf
new file mode 100644
index 0000000..4d72e9a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g070xx_flash.icf
@@ -0,0 +1,33 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x08000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x08000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x0801FFFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20008FFF;
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+define memory mem with size = 4G;
+define region ROM_region   = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region   = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
+
+export symbol __ICFEDIT_region_RAM_start__;
+export symbol __ICFEDIT_region_RAM_end__;
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g070xx_sram.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g070xx_sram.icf
new file mode 100644
index 0000000..4dc9c20
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g070xx_sram.icf
@@ -0,0 +1,33 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x20000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x20002FFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20003000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20008FFF;
+
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+
+define memory mem with size = 4G;
+define region ROM_region      = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region      = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g071xx_flash.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g071xx_flash.icf
new file mode 100644
index 0000000..4d72e9a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g071xx_flash.icf
@@ -0,0 +1,33 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x08000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x08000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x0801FFFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20008FFF;
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+define memory mem with size = 4G;
+define region ROM_region   = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region   = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
+
+export symbol __ICFEDIT_region_RAM_start__;
+export symbol __ICFEDIT_region_RAM_end__;
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g071xx_sram.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g071xx_sram.icf
new file mode 100644
index 0000000..4dc9c20
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g071xx_sram.icf
@@ -0,0 +1,33 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x20000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x20002FFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20003000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20008FFF;
+
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+
+define memory mem with size = 4G;
+define region ROM_region      = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region      = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g081xx_flash.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g081xx_flash.icf
new file mode 100644
index 0000000..4d72e9a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g081xx_flash.icf
@@ -0,0 +1,33 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x08000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x08000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x0801FFFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20008FFF;
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+define memory mem with size = 4G;
+define region ROM_region   = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region   = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
+
+export symbol __ICFEDIT_region_RAM_start__;
+export symbol __ICFEDIT_region_RAM_end__;
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g081xx_sram.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g081xx_sram.icf
new file mode 100644
index 0000000..abcfa9c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g081xx_sram.icf
@@ -0,0 +1,31 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x20000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x20004FFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20005000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20008FFF;
+
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+define memory mem with size = 4G;
+define region ROM_region   = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region   = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0b0xx_flash.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0b0xx_flash.icf
new file mode 100644
index 0000000..f0bccdd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0b0xx_flash.icf
@@ -0,0 +1,34 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x08000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x08000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x0807FFFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20023FFF;
+
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+define memory mem with size = 4G;
+define region ROM_region   = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region   = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
+
+export symbol __ICFEDIT_region_RAM_start__;
+export symbol __ICFEDIT_region_RAM_end__;
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0b0xx_sram.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0b0xx_sram.icf
new file mode 100644
index 0000000..29cd016
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0b0xx_sram.icf
@@ -0,0 +1,31 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x20000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x20004FFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20005000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20023FFF;
+
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+define memory mem with size = 4G;
+define region ROM_region   = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region   = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0b1xx_flash.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0b1xx_flash.icf
new file mode 100644
index 0000000..f0bccdd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0b1xx_flash.icf
@@ -0,0 +1,34 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x08000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x08000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x0807FFFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20023FFF;
+
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+define memory mem with size = 4G;
+define region ROM_region   = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region   = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
+
+export symbol __ICFEDIT_region_RAM_start__;
+export symbol __ICFEDIT_region_RAM_end__;
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0b1xx_sram.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0b1xx_sram.icf
new file mode 100644
index 0000000..29cd016
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0b1xx_sram.icf
@@ -0,0 +1,31 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x20000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x20004FFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20005000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20023FFF;
+
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+define memory mem with size = 4G;
+define region ROM_region   = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region   = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0c1xx_flash.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0c1xx_flash.icf
new file mode 100644
index 0000000..f0bccdd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0c1xx_flash.icf
@@ -0,0 +1,34 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x08000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x08000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x0807FFFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20023FFF;
+
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+define memory mem with size = 4G;
+define region ROM_region   = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region   = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
+
+export symbol __ICFEDIT_region_RAM_start__;
+export symbol __ICFEDIT_region_RAM_end__;
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0c1xx_sram.icf b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0c1xx_sram.icf
new file mode 100644
index 0000000..29cd016
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/linker/stm32g0c1xx_sram.icf
@@ -0,0 +1,31 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x20000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__ = 0x20000000;
+define symbol __ICFEDIT_region_ROM_end__   = 0x20004FFF;
+define symbol __ICFEDIT_region_RAM_start__ = 0x20005000;
+define symbol __ICFEDIT_region_RAM_end__   = 0x20023FFF;
+
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x400;
+define symbol __ICFEDIT_size_heap__   = 0x200;
+/**** End of ICF editor section. ###ICF###*/
+
+define memory mem with size = 4G;
+define region ROM_region   = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region   = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite,
+                        block CSTACK, block HEAP };
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g030xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g030xx.s
new file mode 100644
index 0000000..0d88c7e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g030xx.s
@@ -0,0 +1,260 @@
+;******************************************************************************
+;* File Name          : startup_stm32g030xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G030xx devices vector table for EWARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == __iar_program_start,
+;*                      - Set the vector table entries with the exceptions ISR 
+;*                        address
+;*                      - Branches to main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the Cortex-M0+ processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;********************************************************************************
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;
+;*******************************************************************************
+;
+; The modules in this file are included in the libraries, and may be replaced
+; by any user-defined modules that define the PUBLIC symbol _program_start or
+; a user defined start symbol.
+; To override the cstartup defined in the library, simply add your modified
+; version to the workbench project.
+;
+; The vector table is normally located at address 0.
+; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
+; The name "__vector_table" has special meaning for C-SPY:
+; it is where the SP start value is found, and the NVIC vector
+; table register (VTOR) is initialized to this address if != 0.
+;
+; Cortex-M version
+;
+
+        MODULE  ?cstartup
+
+        ;; Forward declaration of sections.
+        SECTION CSTACK:DATA:NOROOT(3)
+
+        SECTION .intvec:CODE:NOROOT(2)
+
+        EXTERN  __iar_program_start
+        EXTERN  SystemInit
+        PUBLIC  __vector_table
+
+        DATA
+__vector_table
+        DCD     sfe(CSTACK)
+        DCD     Reset_Handler                  ; Reset Handler
+
+        DCD     NMI_Handler                    ; NMI Handler
+        DCD     HardFault_Handler              ; Hard Fault Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     SVC_Handler                    ; SVCall Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     PendSV_Handler                 ; PendSV Handler
+        DCD     SysTick_Handler                ; SysTick Handler
+
+        ; External Interrupts
+        DCD     WWDG_IRQHandler                ; Window Watchdog
+        DCD     0                              ; Reserved
+        DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+        DCD     FLASH_IRQHandler               ; FLASH
+        DCD     RCC_IRQHandler                 ; RCC
+        DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+        DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+        DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+        DCD     0                              ; Reserved
+        DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+        DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+        DCD     DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler ; DMA1 Channel 4 and Channel 5 DMAMUX1 overrun
+        DCD     ADC1_IRQHandler                ; ADC1
+        DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+        DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+        DCD     0                              ; Reserved
+        DCD     TIM3_IRQHandler                ; TIM3
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     TIM14_IRQHandler               ; TIM14
+        DCD     0                              ; Reserved
+        DCD     TIM16_IRQHandler               ; TIM16
+        DCD     TIM17_IRQHandler               ; TIM17
+        DCD     I2C1_IRQHandler                ; I2C1
+        DCD     I2C2_IRQHandler                ; I2C2
+        DCD     SPI1_IRQHandler                ; SPI1
+        DCD     SPI2_IRQHandler                ; SPI2
+        DCD     USART1_IRQHandler              ; USART1
+        DCD     USART2_IRQHandler              ; USART2
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+
+;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
+;;
+;; Default interrupt handlers.
+;;
+        THUMB
+
+        PUBWEAK Reset_Handler
+        SECTION .text:CODE:NOROOT:REORDER(2)
+Reset_Handler
+        LDR     R0, =SystemInit
+        BLX     R0
+        LDR     R0, =__iar_program_start
+        BX      R0
+        
+        PUBWEAK NMI_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+NMI_Handler
+        B NMI_Handler
+
+        PUBWEAK HardFault_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+HardFault_Handler
+        B HardFault_Handler
+
+        PUBWEAK SVC_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SVC_Handler
+        B SVC_Handler
+
+        PUBWEAK PendSV_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+PendSV_Handler
+        B PendSV_Handler
+
+        PUBWEAK SysTick_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SysTick_Handler
+        B SysTick_Handler
+
+        PUBWEAK WWDG_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+WWDG_IRQHandler
+        B WWDG_IRQHandler
+
+        PUBWEAK RTC_TAMP_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RTC_TAMP_IRQHandler
+        B RTC_TAMP_IRQHandler
+        
+        PUBWEAK FLASH_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+FLASH_IRQHandler
+        B FLASH_IRQHandler
+
+        PUBWEAK RCC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RCC_IRQHandler
+        B RCC_IRQHandler
+
+        PUBWEAK EXTI0_1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI0_1_IRQHandler
+        B EXTI0_1_IRQHandler
+
+        PUBWEAK EXTI2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI2_3_IRQHandler
+        B EXTI2_3_IRQHandler
+
+        PUBWEAK EXTI4_15_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI4_15_IRQHandler
+        B EXTI4_15_IRQHandler
+
+        PUBWEAK DMA1_Channel1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel1_IRQHandler
+        B DMA1_Channel1_IRQHandler
+
+        PUBWEAK DMA1_Channel2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel2_3_IRQHandler
+        B DMA1_Channel2_3_IRQHandler
+
+        PUBWEAK DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler
+        B DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler
+
+        PUBWEAK ADC1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+ADC1_IRQHandler
+        B ADC1_IRQHandler
+
+        PUBWEAK TIM1_BRK_UP_TRG_COM_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_BRK_UP_TRG_COM_IRQHandler
+        B TIM1_BRK_UP_TRG_COM_IRQHandler
+
+        PUBWEAK TIM1_CC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_CC_IRQHandler
+        B TIM1_CC_IRQHandler
+
+        PUBWEAK TIM3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM3_IRQHandler
+        B TIM3_IRQHandler
+
+        PUBWEAK TIM14_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM14_IRQHandler
+        B TIM14_IRQHandler
+
+        PUBWEAK TIM16_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM16_IRQHandler
+        B TIM16_IRQHandler
+
+        PUBWEAK TIM17_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM17_IRQHandler
+        B TIM17_IRQHandler
+
+        PUBWEAK I2C1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C1_IRQHandler
+        B I2C1_IRQHandler
+
+        PUBWEAK I2C2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C2_IRQHandler
+        B I2C2_IRQHandler
+
+        PUBWEAK SPI1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI1_IRQHandler
+        B SPI1_IRQHandler
+
+        PUBWEAK SPI2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI2_IRQHandler
+        B SPI2_IRQHandler
+
+        PUBWEAK USART1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART1_IRQHandler
+        B USART1_IRQHandler
+
+        PUBWEAK USART2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART2_IRQHandler
+        B USART2_IRQHandler
+
+        END
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g031xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g031xx.s
new file mode 100644
index 0000000..7c375cb
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g031xx.s
@@ -0,0 +1,285 @@
+;******************************************************************************
+;* File Name          : startup_stm32g031xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G031xx devices vector table for EWARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == __iar_program_start,
+;*                      - Set the vector table entries with the exceptions ISR 
+;*                        address
+;*                      - Branches to main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the Cortex-M0+ processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;********************************************************************************
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;
+;*******************************************************************************
+;
+; The modules in this file are included in the libraries, and may be replaced
+; by any user-defined modules that define the PUBLIC symbol _program_start or
+; a user defined start symbol.
+; To override the cstartup defined in the library, simply add your modified
+; version to the workbench project.
+;
+; The vector table is normally located at address 0.
+; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
+; The name "__vector_table" has special meaning for C-SPY:
+; it is where the SP start value is found, and the NVIC vector
+; table register (VTOR) is initialized to this address if != 0.
+;
+; Cortex-M version
+;
+
+        MODULE  ?cstartup
+
+        ;; Forward declaration of sections.
+        SECTION CSTACK:DATA:NOROOT(3)
+
+        SECTION .intvec:CODE:NOROOT(2)
+
+        EXTERN  __iar_program_start
+        EXTERN  SystemInit
+        PUBLIC  __vector_table
+
+        DATA
+__vector_table
+        DCD     sfe(CSTACK)
+        DCD     Reset_Handler                  ; Reset Handler
+
+        DCD     NMI_Handler                    ; NMI Handler
+        DCD     HardFault_Handler              ; Hard Fault Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     SVC_Handler                    ; SVCall Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     PendSV_Handler                 ; PendSV Handler
+        DCD     SysTick_Handler                ; SysTick Handler
+
+        ; External Interrupts
+        DCD     WWDG_IRQHandler                ; Window Watchdog
+        DCD     PVD_IRQHandler                 ; PVD through EXTI Line detect
+        DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+        DCD     FLASH_IRQHandler               ; FLASH
+        DCD     RCC_IRQHandler                 ; RCC
+        DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+        DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+        DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+        DCD     0                              ; Reserved
+        DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+        DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+        DCD     DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler ; DMA1 Channel 4 and Channel 5 DMAMUX1 overrun
+        DCD     ADC1_IRQHandler                ; ADC1
+        DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+        DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+        DCD     TIM2_IRQHandler                ; TIM2
+        DCD     TIM3_IRQHandler                ; TIM3
+        DCD     LPTIM1_IRQHandler              ; LPTIM1
+        DCD     LPTIM2_IRQHandler              ; LPTIM2
+        DCD     TIM14_IRQHandler               ; TIM14
+        DCD     0                              ; Reserved
+        DCD     TIM16_IRQHandler               ; TIM16
+        DCD     TIM17_IRQHandler               ; TIM17
+        DCD     I2C1_IRQHandler                ; I2C1
+        DCD     I2C2_IRQHandler                ; I2C2
+        DCD     SPI1_IRQHandler                ; SPI1
+        DCD     SPI2_IRQHandler                ; SPI2
+        DCD     USART1_IRQHandler              ; USART1
+        DCD     USART2_IRQHandler              ; USART2
+        DCD     LPUART1_IRQHandler             ; LPUART1
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+
+;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
+;;
+;; Default interrupt handlers.
+;;
+        THUMB
+
+        PUBWEAK Reset_Handler
+        SECTION .text:CODE:NOROOT:REORDER(2)
+Reset_Handler
+        LDR     R0, =SystemInit
+        BLX     R0
+        LDR     R0, =__iar_program_start
+        BX      R0
+        
+        PUBWEAK NMI_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+NMI_Handler
+        B NMI_Handler
+
+        PUBWEAK HardFault_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+HardFault_Handler
+        B HardFault_Handler
+
+        PUBWEAK SVC_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SVC_Handler
+        B SVC_Handler
+
+        PUBWEAK PendSV_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+PendSV_Handler
+        B PendSV_Handler
+
+        PUBWEAK SysTick_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SysTick_Handler
+        B SysTick_Handler
+
+        PUBWEAK WWDG_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+WWDG_IRQHandler
+        B WWDG_IRQHandler
+
+        PUBWEAK PVD_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+PVD_IRQHandler
+        B PVD_IRQHandler
+
+        PUBWEAK RTC_TAMP_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RTC_TAMP_IRQHandler
+        B RTC_TAMP_IRQHandler
+        
+        PUBWEAK FLASH_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+FLASH_IRQHandler
+        B FLASH_IRQHandler
+
+        PUBWEAK RCC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RCC_IRQHandler
+        B RCC_IRQHandler
+
+        PUBWEAK EXTI0_1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI0_1_IRQHandler
+        B EXTI0_1_IRQHandler
+
+        PUBWEAK EXTI2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI2_3_IRQHandler
+        B EXTI2_3_IRQHandler
+
+        PUBWEAK EXTI4_15_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI4_15_IRQHandler
+        B EXTI4_15_IRQHandler
+
+        PUBWEAK DMA1_Channel1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel1_IRQHandler
+        B DMA1_Channel1_IRQHandler
+
+        PUBWEAK DMA1_Channel2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel2_3_IRQHandler
+        B DMA1_Channel2_3_IRQHandler
+
+        PUBWEAK DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler
+        B DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler
+
+        PUBWEAK ADC1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+ADC1_IRQHandler
+        B ADC1_IRQHandler
+
+        PUBWEAK TIM1_BRK_UP_TRG_COM_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_BRK_UP_TRG_COM_IRQHandler
+        B TIM1_BRK_UP_TRG_COM_IRQHandler
+
+        PUBWEAK TIM1_CC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_CC_IRQHandler
+        B TIM1_CC_IRQHandler
+
+        PUBWEAK TIM2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM2_IRQHandler
+        B TIM2_IRQHandler
+
+        PUBWEAK TIM3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM3_IRQHandler
+        B TIM3_IRQHandler
+
+        PUBWEAK LPTIM1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+LPTIM1_IRQHandler
+        B LPTIM1_IRQHandler
+
+        PUBWEAK LPTIM2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+LPTIM2_IRQHandler
+        B LPTIM2_IRQHandler
+
+        PUBWEAK TIM14_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM14_IRQHandler
+        B TIM14_IRQHandler
+
+        PUBWEAK TIM16_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM16_IRQHandler
+        B TIM16_IRQHandler
+
+        PUBWEAK TIM17_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM17_IRQHandler
+        B TIM17_IRQHandler
+
+        PUBWEAK I2C1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C1_IRQHandler
+        B I2C1_IRQHandler
+
+        PUBWEAK I2C2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C2_IRQHandler
+        B I2C2_IRQHandler
+
+        PUBWEAK SPI1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI1_IRQHandler
+        B SPI1_IRQHandler
+
+        PUBWEAK SPI2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI2_IRQHandler
+        B SPI2_IRQHandler
+
+        PUBWEAK USART1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART1_IRQHandler
+        B USART1_IRQHandler
+
+        PUBWEAK USART2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART2_IRQHandler
+        B USART2_IRQHandler
+
+        PUBWEAK LPUART1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+LPUART1_IRQHandler
+        B LPUART1_IRQHandler
+
+        END
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g041xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g041xx.s
new file mode 100644
index 0000000..a4f9416
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g041xx.s
@@ -0,0 +1,290 @@
+;******************************************************************************
+;* File Name          : startup_stm32g041xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G041xx devices vector table for EWARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == __iar_program_start,
+;*                      - Set the vector table entries with the exceptions ISR 
+;*                        address
+;*                      - Branches to main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the Cortex-M0+ processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;********************************************************************************
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;
+;*******************************************************************************
+;
+; The modules in this file are included in the libraries, and may be replaced
+; by any user-defined modules that define the PUBLIC symbol _program_start or
+; a user defined start symbol.
+; To override the cstartup defined in the library, simply add your modified
+; version to the workbench project.
+;
+; The vector table is normally located at address 0.
+; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
+; The name "__vector_table" has special meaning for C-SPY:
+; it is where the SP start value is found, and the NVIC vector
+; table register (VTOR) is initialized to this address if != 0.
+;
+; Cortex-M version
+;
+
+        MODULE  ?cstartup
+
+        ;; Forward declaration of sections.
+        SECTION CSTACK:DATA:NOROOT(3)
+
+        SECTION .intvec:CODE:NOROOT(2)
+
+        EXTERN  __iar_program_start
+        EXTERN  SystemInit
+        PUBLIC  __vector_table
+
+        DATA
+__vector_table
+        DCD     sfe(CSTACK)
+        DCD     Reset_Handler                  ; Reset Handler
+
+        DCD     NMI_Handler                    ; NMI Handler
+        DCD     HardFault_Handler              ; Hard Fault Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     SVC_Handler                    ; SVCall Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     PendSV_Handler                 ; PendSV Handler
+        DCD     SysTick_Handler                ; SysTick Handler
+
+        ; External Interrupts
+        DCD     WWDG_IRQHandler                ; Window Watchdog
+        DCD     PVD_IRQHandler                 ; PVD through EXTI Line detect
+        DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+        DCD     FLASH_IRQHandler               ; FLASH
+        DCD     RCC_IRQHandler                 ; RCC
+        DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+        DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+        DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+        DCD     0                              ; Reserved
+        DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+        DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+        DCD     DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler ; DMA1 Channel 4 and Channel 5 DMAMUX1 overrun
+        DCD     ADC1_IRQHandler                ; ADC1
+        DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+        DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+        DCD     TIM2_IRQHandler                ; TIM2
+        DCD     TIM3_IRQHandler                ; TIM3
+        DCD     LPTIM1_IRQHandler              ; LPTIM1
+        DCD     LPTIM2_IRQHandler              ; LPTIM2
+        DCD     TIM14_IRQHandler               ; TIM14
+        DCD     0                              ; Reserved
+        DCD     TIM16_IRQHandler               ; TIM16
+        DCD     TIM17_IRQHandler               ; TIM17
+        DCD     I2C1_IRQHandler                ; I2C1
+        DCD     I2C2_IRQHandler                ; I2C2
+        DCD     SPI1_IRQHandler                ; SPI1
+        DCD     SPI2_IRQHandler                ; SPI2
+        DCD     USART1_IRQHandler              ; USART1
+        DCD     USART2_IRQHandler              ; USART2
+        DCD     LPUART1_IRQHandler             ; LPUART1
+        DCD     0                              ; Reserved
+        DCD     AES_RNG_IRQHandler             ; AES, RNG
+
+;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
+;;
+;; Default interrupt handlers.
+;;
+        THUMB
+
+        PUBWEAK Reset_Handler
+        SECTION .text:CODE:NOROOT:REORDER(2)
+Reset_Handler
+        LDR     R0, =SystemInit
+        BLX     R0
+        LDR     R0, =__iar_program_start
+        BX      R0
+        
+        PUBWEAK NMI_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+NMI_Handler
+        B NMI_Handler
+
+        PUBWEAK HardFault_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+HardFault_Handler
+        B HardFault_Handler
+
+        PUBWEAK SVC_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SVC_Handler
+        B SVC_Handler
+
+        PUBWEAK PendSV_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+PendSV_Handler
+        B PendSV_Handler
+
+        PUBWEAK SysTick_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SysTick_Handler
+        B SysTick_Handler
+
+        PUBWEAK WWDG_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+WWDG_IRQHandler
+        B WWDG_IRQHandler
+
+        PUBWEAK PVD_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+PVD_IRQHandler
+        B PVD_IRQHandler
+
+        PUBWEAK RTC_TAMP_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RTC_TAMP_IRQHandler
+        B RTC_TAMP_IRQHandler
+        
+        PUBWEAK FLASH_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+FLASH_IRQHandler
+        B FLASH_IRQHandler
+
+        PUBWEAK RCC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RCC_IRQHandler
+        B RCC_IRQHandler
+
+        PUBWEAK EXTI0_1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI0_1_IRQHandler
+        B EXTI0_1_IRQHandler
+
+        PUBWEAK EXTI2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI2_3_IRQHandler
+        B EXTI2_3_IRQHandler
+
+        PUBWEAK EXTI4_15_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI4_15_IRQHandler
+        B EXTI4_15_IRQHandler
+
+        PUBWEAK DMA1_Channel1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel1_IRQHandler
+        B DMA1_Channel1_IRQHandler
+
+        PUBWEAK DMA1_Channel2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel2_3_IRQHandler
+        B DMA1_Channel2_3_IRQHandler
+
+        PUBWEAK DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler
+        B DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler
+
+        PUBWEAK ADC1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+ADC1_IRQHandler
+        B ADC1_IRQHandler
+
+        PUBWEAK TIM1_BRK_UP_TRG_COM_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_BRK_UP_TRG_COM_IRQHandler
+        B TIM1_BRK_UP_TRG_COM_IRQHandler
+
+        PUBWEAK TIM1_CC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_CC_IRQHandler
+        B TIM1_CC_IRQHandler
+
+        PUBWEAK TIM2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM2_IRQHandler
+        B TIM2_IRQHandler
+
+        PUBWEAK TIM3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM3_IRQHandler
+        B TIM3_IRQHandler
+
+        PUBWEAK LPTIM1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+LPTIM1_IRQHandler
+        B LPTIM1_IRQHandler
+
+        PUBWEAK LPTIM2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+LPTIM2_IRQHandler
+        B LPTIM2_IRQHandler
+
+        PUBWEAK TIM14_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM14_IRQHandler
+        B TIM14_IRQHandler
+
+        PUBWEAK TIM16_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM16_IRQHandler
+        B TIM16_IRQHandler
+
+        PUBWEAK TIM17_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM17_IRQHandler
+        B TIM17_IRQHandler
+
+        PUBWEAK I2C1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C1_IRQHandler
+        B I2C1_IRQHandler
+
+        PUBWEAK I2C2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C2_IRQHandler
+        B I2C2_IRQHandler
+
+        PUBWEAK SPI1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI1_IRQHandler
+        B SPI1_IRQHandler
+
+        PUBWEAK SPI2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI2_IRQHandler
+        B SPI2_IRQHandler
+
+        PUBWEAK USART1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART1_IRQHandler
+        B USART1_IRQHandler
+
+        PUBWEAK USART2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART2_IRQHandler
+        B USART2_IRQHandler
+
+        PUBWEAK LPUART1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+LPUART1_IRQHandler
+        B LPUART1_IRQHandler
+
+        PUBWEAK AES_RNG_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+AES_RNG_IRQHandler
+        B AES_RNG_IRQHandler
+
+        END
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g050xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g050xx.s
new file mode 100644
index 0000000..bf82a70
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g050xx.s
@@ -0,0 +1,275 @@
+;******************************************************************************
+;* File Name          : startup_stm32g050xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G050xx devices vector table for EWARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == __iar_program_start,
+;*                      - Set the vector table entries with the exceptions ISR 
+;*                        address
+;*                      - Branches to main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the Cortex-M0+ processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;********************************************************************************
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;
+;*******************************************************************************
+;
+; The modules in this file are included in the libraries, and may be replaced
+; by any user-defined modules that define the PUBLIC symbol _program_start or
+; a user defined start symbol.
+; To override the cstartup defined in the library, simply add your modified
+; version to the workbench project.
+;
+; The vector table is normally located at address 0.
+; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
+; The name "__vector_table" has special meaning for C-SPY:
+; it is where the SP start value is found, and the NVIC vector
+; table register (VTOR) is initialized to this address if != 0.
+;
+; Cortex-M version
+;
+
+        MODULE  ?cstartup
+
+        ;; Forward declaration of sections.
+        SECTION CSTACK:DATA:NOROOT(3)
+
+        SECTION .intvec:CODE:NOROOT(2)
+
+        EXTERN  __iar_program_start
+        EXTERN  SystemInit
+        PUBLIC  __vector_table
+
+        DATA
+__vector_table
+        DCD     sfe(CSTACK)
+        DCD     Reset_Handler                  ; Reset Handler
+
+        DCD     NMI_Handler                    ; NMI Handler
+        DCD     HardFault_Handler              ; Hard Fault Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     SVC_Handler                    ; SVCall Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     PendSV_Handler                 ; PendSV Handler
+        DCD     SysTick_Handler                ; SysTick Handler
+
+        ; External Interrupts
+        DCD     WWDG_IRQHandler                ; Window Watchdog
+        DCD     0                              ; Reserved
+        DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+        DCD     FLASH_IRQHandler               ; FLASH
+        DCD     RCC_IRQHandler                 ; RCC
+        DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+        DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+        DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+        DCD     0                              ; Reserved
+        DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+        DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+        DCD     DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler ; DMA1 Channel 4 to Channel 7, DMAMUX1 overrun
+        DCD     ADC1_IRQHandler                ; ADC1
+        DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+        DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+        DCD     0                              ; Reserved
+        DCD     TIM3_IRQHandler                ; TIM3
+        DCD     TIM6_IRQHandler                ; TIM6
+        DCD     TIM7_IRQHandler                ; TIM7
+        DCD     TIM14_IRQHandler               ; TIM14
+        DCD     TIM15_IRQHandler               ; TIM15
+        DCD     TIM16_IRQHandler               ; TIM16
+        DCD     TIM17_IRQHandler               ; TIM17
+        DCD     I2C1_IRQHandler                ; I2C1
+        DCD     I2C2_IRQHandler                ; I2C2
+        DCD     SPI1_IRQHandler                ; SPI1
+        DCD     SPI2_IRQHandler                ; SPI2
+        DCD     USART1_IRQHandler              ; USART1
+        DCD     USART2_IRQHandler              ; USART2
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+
+;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
+;;
+;; Default interrupt handlers.
+;;
+        THUMB
+
+        PUBWEAK Reset_Handler
+        SECTION .text:CODE:NOROOT:REORDER(2)
+Reset_Handler
+        LDR     R0, =SystemInit
+        BLX     R0
+        LDR     R0, =__iar_program_start
+        BX      R0
+        
+        PUBWEAK NMI_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+NMI_Handler
+        B NMI_Handler
+
+        PUBWEAK HardFault_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+HardFault_Handler
+        B HardFault_Handler
+
+        PUBWEAK SVC_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SVC_Handler
+        B SVC_Handler
+
+        PUBWEAK PendSV_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+PendSV_Handler
+        B PendSV_Handler
+
+        PUBWEAK SysTick_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SysTick_Handler
+        B SysTick_Handler
+
+        PUBWEAK WWDG_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+WWDG_IRQHandler
+        B WWDG_IRQHandler
+
+        PUBWEAK RTC_TAMP_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RTC_TAMP_IRQHandler
+        B RTC_TAMP_IRQHandler
+        
+        PUBWEAK FLASH_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+FLASH_IRQHandler
+        B FLASH_IRQHandler
+
+        PUBWEAK RCC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RCC_IRQHandler
+        B RCC_IRQHandler
+
+        PUBWEAK EXTI0_1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI0_1_IRQHandler
+        B EXTI0_1_IRQHandler
+
+        PUBWEAK EXTI2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI2_3_IRQHandler
+        B EXTI2_3_IRQHandler
+
+        PUBWEAK EXTI4_15_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI4_15_IRQHandler
+        B EXTI4_15_IRQHandler
+
+        PUBWEAK DMA1_Channel1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel1_IRQHandler
+        B DMA1_Channel1_IRQHandler
+
+        PUBWEAK DMA1_Channel2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel2_3_IRQHandler
+        B DMA1_Channel2_3_IRQHandler
+
+        PUBWEAK DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+        B DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+
+        PUBWEAK ADC1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+ADC1_IRQHandler
+        B ADC1_IRQHandler
+
+        PUBWEAK TIM1_BRK_UP_TRG_COM_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_BRK_UP_TRG_COM_IRQHandler
+        B TIM1_BRK_UP_TRG_COM_IRQHandler
+
+        PUBWEAK TIM1_CC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_CC_IRQHandler
+        B TIM1_CC_IRQHandler
+
+        PUBWEAK TIM3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM3_IRQHandler
+        B TIM3_IRQHandler
+
+        PUBWEAK TIM6_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM6_IRQHandler
+        B TIM6_IRQHandler
+
+        PUBWEAK TIM7_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM7_IRQHandler
+        B TIM7_IRQHandler
+
+        PUBWEAK TIM14_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM14_IRQHandler
+        B TIM14_IRQHandler
+
+        PUBWEAK TIM15_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM15_IRQHandler
+        B TIM15_IRQHandler
+
+        PUBWEAK TIM16_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM16_IRQHandler
+        B TIM16_IRQHandler
+
+        PUBWEAK TIM17_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM17_IRQHandler
+        B TIM17_IRQHandler
+
+        PUBWEAK I2C1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C1_IRQHandler
+        B I2C1_IRQHandler
+
+        PUBWEAK I2C2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C2_IRQHandler
+        B I2C2_IRQHandler
+
+        PUBWEAK SPI1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI1_IRQHandler
+        B SPI1_IRQHandler
+
+        PUBWEAK SPI2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI2_IRQHandler
+        B SPI2_IRQHandler
+
+        PUBWEAK USART1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART1_IRQHandler
+        B USART1_IRQHandler
+
+        PUBWEAK USART2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART2_IRQHandler
+        B USART2_IRQHandler
+
+        END
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g051xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g051xx.s
new file mode 100644
index 0000000..95e67c3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g051xx.s
@@ -0,0 +1,290 @@
+;******************************************************************************
+;* File Name          : startup_stm32g051xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G051xx devices vector table for EWARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == __iar_program_start,
+;*                      - Set the vector table entries with the exceptions ISR 
+;*                        address
+;*                      - Branches to main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the Cortex-M0+ processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;********************************************************************************
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;
+;*******************************************************************************
+;
+; The modules in this file are included in the libraries, and may be replaced
+; by any user-defined modules that define the PUBLIC symbol _program_start or
+; a user defined start symbol.
+; To override the cstartup defined in the library, simply add your modified
+; version to the workbench project.
+;
+; The vector table is normally located at address 0.
+; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
+; The name "__vector_table" has special meaning for C-SPY:
+; it is where the SP start value is found, and the NVIC vector
+; table register (VTOR) is initialized to this address if != 0.
+;
+; Cortex-M version
+;
+
+        MODULE  ?cstartup
+
+        ;; Forward declaration of sections.
+        SECTION CSTACK:DATA:NOROOT(3)
+
+        SECTION .intvec:CODE:NOROOT(2)
+
+        EXTERN  __iar_program_start
+        EXTERN  SystemInit
+        PUBLIC  __vector_table
+
+        DATA
+__vector_table
+        DCD     sfe(CSTACK)
+        DCD     Reset_Handler                  ; Reset Handler
+
+        DCD     NMI_Handler                    ; NMI Handler
+        DCD     HardFault_Handler              ; Hard Fault Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     SVC_Handler                    ; SVCall Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     PendSV_Handler                 ; PendSV Handler
+        DCD     SysTick_Handler                ; SysTick Handler
+
+        ; External Interrupts
+        DCD     WWDG_IRQHandler                ; Window Watchdog
+        DCD     PVD_IRQHandler                 ; PVD through EXTI Line detect
+        DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+        DCD     FLASH_IRQHandler               ; FLASH
+        DCD     RCC_IRQHandler                 ; RCC
+        DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+        DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+        DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+        DCD     0                              ; Reserved
+        DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+        DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+        DCD     DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler ; DMA1 Channel 4 to Channel 7, DMAMUX1 overrun
+        DCD     ADC1_COMP_IRQHandler           ; ADC1, COMP1 and COMP2 
+        DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+        DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+        DCD     TIM2_IRQHandler                ; TIM2
+        DCD     TIM3_IRQHandler                ; TIM3
+        DCD     TIM6_DAC_LPTIM1_IRQHandler     ; TIM6, DAC & LPTIM1
+        DCD     TIM7_LPTIM2_IRQHandler         ; TIM7 & LPTIM2
+        DCD     TIM14_IRQHandler               ; TIM14
+        DCD     TIM15_IRQHandler               ; TIM15
+        DCD     TIM16_IRQHandler               ; TIM16
+        DCD     TIM17_IRQHandler               ; TIM17
+        DCD     I2C1_IRQHandler                ; I2C1
+        DCD     I2C2_IRQHandler                ; I2C2
+        DCD     SPI1_IRQHandler                ; SPI1
+        DCD     SPI2_IRQHandler                ; SPI2
+        DCD     USART1_IRQHandler              ; USART1
+        DCD     USART2_IRQHandler              ; USART2
+        DCD     LPUART1_IRQHandler             ; LPUART1
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+
+;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
+;;
+;; Default interrupt handlers.
+;;
+        THUMB
+
+        PUBWEAK Reset_Handler
+        SECTION .text:CODE:NOROOT:REORDER(2)
+Reset_Handler
+        LDR     R0, =SystemInit
+        BLX     R0
+        LDR     R0, =__iar_program_start
+        BX      R0
+        
+        PUBWEAK NMI_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+NMI_Handler
+        B NMI_Handler
+
+        PUBWEAK HardFault_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+HardFault_Handler
+        B HardFault_Handler
+
+        PUBWEAK SVC_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SVC_Handler
+        B SVC_Handler
+
+        PUBWEAK PendSV_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+PendSV_Handler
+        B PendSV_Handler
+
+        PUBWEAK SysTick_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SysTick_Handler
+        B SysTick_Handler
+
+        PUBWEAK WWDG_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+WWDG_IRQHandler
+        B WWDG_IRQHandler
+
+        PUBWEAK PVD_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+PVD_IRQHandler
+        B PVD_IRQHandler
+
+        PUBWEAK RTC_TAMP_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RTC_TAMP_IRQHandler
+        B RTC_TAMP_IRQHandler
+        
+        PUBWEAK FLASH_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+FLASH_IRQHandler
+        B FLASH_IRQHandler
+
+        PUBWEAK RCC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RCC_IRQHandler
+        B RCC_IRQHandler
+
+        PUBWEAK EXTI0_1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI0_1_IRQHandler
+        B EXTI0_1_IRQHandler
+
+        PUBWEAK EXTI2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI2_3_IRQHandler
+        B EXTI2_3_IRQHandler
+
+        PUBWEAK EXTI4_15_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI4_15_IRQHandler
+        B EXTI4_15_IRQHandler
+
+        PUBWEAK DMA1_Channel1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel1_IRQHandler
+        B DMA1_Channel1_IRQHandler
+
+        PUBWEAK DMA1_Channel2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel2_3_IRQHandler
+        B DMA1_Channel2_3_IRQHandler
+
+        PUBWEAK DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+        B DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+
+        PUBWEAK ADC1_COMP_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+ADC1_COMP_IRQHandler
+        B ADC1_COMP_IRQHandler
+
+        PUBWEAK TIM1_BRK_UP_TRG_COM_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_BRK_UP_TRG_COM_IRQHandler
+        B TIM1_BRK_UP_TRG_COM_IRQHandler
+
+        PUBWEAK TIM1_CC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_CC_IRQHandler
+        B TIM1_CC_IRQHandler
+
+        PUBWEAK TIM2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM2_IRQHandler
+        B TIM2_IRQHandler
+
+        PUBWEAK TIM3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM3_IRQHandler
+        B TIM3_IRQHandler
+
+        PUBWEAK TIM6_DAC_LPTIM1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM6_DAC_LPTIM1_IRQHandler
+        B TIM6_DAC_LPTIM1_IRQHandler
+
+        PUBWEAK TIM7_LPTIM2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM7_LPTIM2_IRQHandler
+        B TIM7_LPTIM2_IRQHandler
+
+        PUBWEAK TIM14_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM14_IRQHandler
+        B TIM14_IRQHandler
+
+        PUBWEAK TIM15_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM15_IRQHandler
+        B TIM15_IRQHandler
+
+        PUBWEAK TIM16_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM16_IRQHandler
+        B TIM16_IRQHandler
+
+        PUBWEAK TIM17_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM17_IRQHandler
+        B TIM17_IRQHandler
+
+        PUBWEAK I2C1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C1_IRQHandler
+        B I2C1_IRQHandler
+
+        PUBWEAK I2C2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C2_IRQHandler
+        B I2C2_IRQHandler
+
+        PUBWEAK SPI1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI1_IRQHandler
+        B SPI1_IRQHandler
+
+        PUBWEAK SPI2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI2_IRQHandler
+        B SPI2_IRQHandler
+
+        PUBWEAK USART1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART1_IRQHandler
+        B USART1_IRQHandler
+
+        PUBWEAK USART2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART2_IRQHandler
+        B USART2_IRQHandler
+
+        PUBWEAK LPUART1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+LPUART1_IRQHandler
+        B LPUART1_IRQHandler
+
+        END
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g061xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g061xx.s
new file mode 100644
index 0000000..4f3d98e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g061xx.s
@@ -0,0 +1,295 @@
+;******************************************************************************
+;* File Name          : startup_stm32g061xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G061xx devices vector table for EWARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == __iar_program_start,
+;*                      - Set the vector table entries with the exceptions ISR 
+;*                        address
+;*                      - Branches to main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the Cortex-M0+ processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;********************************************************************************
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;
+;*******************************************************************************
+;
+; The modules in this file are included in the libraries, and may be replaced
+; by any user-defined modules that define the PUBLIC symbol _program_start or
+; a user defined start symbol.
+; To override the cstartup defined in the library, simply add your modified
+; version to the workbench project.
+;
+; The vector table is normally located at address 0.
+; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
+; The name "__vector_table" has special meaning for C-SPY:
+; it is where the SP start value is found, and the NVIC vector
+; table register (VTOR) is initialized to this address if != 0.
+;
+; Cortex-M version
+;
+
+        MODULE  ?cstartup
+
+        ;; Forward declaration of sections.
+        SECTION CSTACK:DATA:NOROOT(3)
+
+        SECTION .intvec:CODE:NOROOT(2)
+
+        EXTERN  __iar_program_start
+        EXTERN  SystemInit
+        PUBLIC  __vector_table
+
+        DATA
+__vector_table
+        DCD     sfe(CSTACK)
+        DCD     Reset_Handler                  ; Reset Handler
+
+        DCD     NMI_Handler                    ; NMI Handler
+        DCD     HardFault_Handler              ; Hard Fault Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     SVC_Handler                    ; SVCall Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     PendSV_Handler                 ; PendSV Handler
+        DCD     SysTick_Handler                ; SysTick Handler
+
+        ; External Interrupts
+        DCD     WWDG_IRQHandler                ; Window Watchdog
+        DCD     PVD_IRQHandler                 ; PVD through EXTI Line detect
+        DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+        DCD     FLASH_IRQHandler               ; FLASH
+        DCD     RCC_IRQHandler                 ; RCC
+        DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+        DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+        DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+        DCD     0                              ; Reserved
+        DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+        DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+        DCD     DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler ; DMA1 Channel 4 to Channel 7, DMAMUX1 overrun
+        DCD     ADC1_COMP_IRQHandler           ; ADC1, COMP1 and COMP2 
+        DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+        DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+        DCD     TIM2_IRQHandler                ; TIM2
+        DCD     TIM3_IRQHandler                ; TIM3
+        DCD     TIM6_DAC_LPTIM1_IRQHandler     ; TIM6, DAC & LPTIM1
+        DCD     TIM7_LPTIM2_IRQHandler         ; TIM7 & LPTIM2
+        DCD     TIM14_IRQHandler               ; TIM14
+        DCD     TIM15_IRQHandler               ; TIM15
+        DCD     TIM16_IRQHandler               ; TIM16
+        DCD     TIM17_IRQHandler               ; TIM17
+        DCD     I2C1_IRQHandler                ; I2C1
+        DCD     I2C2_IRQHandler                ; I2C2
+        DCD     SPI1_IRQHandler                ; SPI1
+        DCD     SPI2_IRQHandler                ; SPI2
+        DCD     USART1_IRQHandler              ; USART1
+        DCD     USART2_IRQHandler              ; USART2
+        DCD     LPUART1_IRQHandler             ; LPUART1
+        DCD     0                              ; Reserved
+        DCD     AES_RNG_IRQHandler             ; AES, RNG
+
+;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
+;;
+;; Default interrupt handlers.
+;;
+        THUMB
+
+        PUBWEAK Reset_Handler
+        SECTION .text:CODE:NOROOT:REORDER(2)
+Reset_Handler
+        LDR     R0, =SystemInit
+        BLX     R0
+        LDR     R0, =__iar_program_start
+        BX      R0
+        
+        PUBWEAK NMI_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+NMI_Handler
+        B NMI_Handler
+
+        PUBWEAK HardFault_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+HardFault_Handler
+        B HardFault_Handler
+
+        PUBWEAK SVC_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SVC_Handler
+        B SVC_Handler
+
+        PUBWEAK PendSV_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+PendSV_Handler
+        B PendSV_Handler
+
+        PUBWEAK SysTick_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SysTick_Handler
+        B SysTick_Handler
+
+        PUBWEAK WWDG_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+WWDG_IRQHandler
+        B WWDG_IRQHandler
+
+        PUBWEAK PVD_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+PVD_IRQHandler
+        B PVD_IRQHandler
+
+        PUBWEAK RTC_TAMP_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RTC_TAMP_IRQHandler
+        B RTC_TAMP_IRQHandler
+        
+        PUBWEAK FLASH_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+FLASH_IRQHandler
+        B FLASH_IRQHandler
+
+        PUBWEAK RCC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RCC_IRQHandler
+        B RCC_IRQHandler
+
+        PUBWEAK EXTI0_1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI0_1_IRQHandler
+        B EXTI0_1_IRQHandler
+
+        PUBWEAK EXTI2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI2_3_IRQHandler
+        B EXTI2_3_IRQHandler
+
+        PUBWEAK EXTI4_15_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI4_15_IRQHandler
+        B EXTI4_15_IRQHandler
+
+        PUBWEAK DMA1_Channel1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel1_IRQHandler
+        B DMA1_Channel1_IRQHandler
+
+        PUBWEAK DMA1_Channel2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel2_3_IRQHandler
+        B DMA1_Channel2_3_IRQHandler
+
+        PUBWEAK DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+        B DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+
+        PUBWEAK ADC1_COMP_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+ADC1_COMP_IRQHandler
+        B ADC1_COMP_IRQHandler
+
+        PUBWEAK TIM1_BRK_UP_TRG_COM_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_BRK_UP_TRG_COM_IRQHandler
+        B TIM1_BRK_UP_TRG_COM_IRQHandler
+
+        PUBWEAK TIM1_CC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_CC_IRQHandler
+        B TIM1_CC_IRQHandler
+
+        PUBWEAK TIM2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM2_IRQHandler
+        B TIM2_IRQHandler
+
+        PUBWEAK TIM3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM3_IRQHandler
+        B TIM3_IRQHandler
+
+        PUBWEAK TIM6_DAC_LPTIM1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM6_DAC_LPTIM1_IRQHandler
+        B TIM6_DAC_LPTIM1_IRQHandler
+
+        PUBWEAK TIM7_LPTIM2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM7_LPTIM2_IRQHandler
+        B TIM7_LPTIM2_IRQHandler
+
+        PUBWEAK TIM14_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM14_IRQHandler
+        B TIM14_IRQHandler
+
+        PUBWEAK TIM15_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM15_IRQHandler
+        B TIM15_IRQHandler
+
+        PUBWEAK TIM16_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM16_IRQHandler
+        B TIM16_IRQHandler
+
+        PUBWEAK TIM17_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM17_IRQHandler
+        B TIM17_IRQHandler
+
+        PUBWEAK I2C1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C1_IRQHandler
+        B I2C1_IRQHandler
+
+        PUBWEAK I2C2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C2_IRQHandler
+        B I2C2_IRQHandler
+
+        PUBWEAK SPI1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI1_IRQHandler
+        B SPI1_IRQHandler
+
+        PUBWEAK SPI2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI2_IRQHandler
+        B SPI2_IRQHandler
+
+        PUBWEAK USART1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART1_IRQHandler
+        B USART1_IRQHandler
+
+        PUBWEAK USART2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART2_IRQHandler
+        B USART2_IRQHandler
+
+        PUBWEAK LPUART1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+LPUART1_IRQHandler
+        B LPUART1_IRQHandler
+
+        PUBWEAK AES_RNG_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+AES_RNG_IRQHandler
+        B AES_RNG_IRQHandler
+
+        END
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g070xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g070xx.s
new file mode 100644
index 0000000..80f7184
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g070xx.s
@@ -0,0 +1,278 @@
+;******************************************************************************
+;* File Name          : startup_stm32g070xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G070xx devices vector table for EWARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == __iar_program_start,
+;*                      - Set the vector table entries with the exceptions ISR 
+;*                        address
+;*                      - Branches to main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the Cortex-M0+ processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;********************************************************************************
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;
+;*******************************************************************************
+;
+; The modules in this file are included in the libraries, and may be replaced
+; by any user-defined modules that define the PUBLIC symbol _program_start or
+; a user defined start symbol.
+; To override the cstartup defined in the library, simply add your modified
+; version to the workbench project.
+;
+; The vector table is normally located at address 0.
+; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
+; The name "__vector_table" has special meaning for C-SPY:
+; it is where the SP start value is found, and the NVIC vector
+; table register (VTOR) is initialized to this address if != 0.
+;
+; Cortex-M version
+;
+
+        MODULE  ?cstartup
+
+        ;; Forward declaration of sections.
+        SECTION CSTACK:DATA:NOROOT(3)
+
+        SECTION .intvec:CODE:NOROOT(2)
+
+        EXTERN  __iar_program_start
+        EXTERN  SystemInit
+        PUBLIC  __vector_table
+
+        DATA
+__vector_table
+        DCD     sfe(CSTACK)
+        DCD     Reset_Handler                  ; Reset Handler
+
+        DCD     NMI_Handler                    ; NMI Handler
+        DCD     HardFault_Handler              ; Hard Fault Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     SVC_Handler                    ; SVCall Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     PendSV_Handler                 ; PendSV Handler
+        DCD     SysTick_Handler                ; SysTick Handler
+
+        ; External Interrupts
+        DCD     WWDG_IRQHandler                ; Window Watchdog
+        DCD     0                              ; Reserved
+        DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+        DCD     FLASH_IRQHandler               ; FLASH
+        DCD     RCC_IRQHandler                 ; RCC
+        DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+        DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+        DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+        DCD     0                              ; Reserved
+        DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+        DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+        DCD     DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler ; DMA1 Channel 4 to Channel 7, DMAMUX1 overrun
+        DCD     ADC1_IRQHandler                ; ADC1
+        DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+        DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+        DCD     0                              ; Reserved
+        DCD     TIM3_IRQHandler                ; TIM3
+        DCD     TIM6_IRQHandler                ; TIM6
+        DCD     TIM7_IRQHandler                ; TIM7
+        DCD     TIM14_IRQHandler               ; TIM14
+        DCD     TIM15_IRQHandler               ; TIM15
+        DCD     TIM16_IRQHandler               ; TIM16
+        DCD     TIM17_IRQHandler               ; TIM17
+        DCD     I2C1_IRQHandler                ; I2C1
+        DCD     I2C2_IRQHandler                ; I2C2
+        DCD     SPI1_IRQHandler                ; SPI1
+        DCD     SPI2_IRQHandler                ; SPI2
+        DCD     USART1_IRQHandler              ; USART1
+        DCD     USART2_IRQHandler              ; USART2
+        DCD     USART3_4_IRQHandler            ; USART3, USART4
+
+;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
+;;
+;; Default interrupt handlers.
+;;
+        THUMB
+
+        PUBWEAK Reset_Handler
+        SECTION .text:CODE:NOROOT:REORDER(2)
+Reset_Handler
+        LDR     R0, =SystemInit
+        BLX     R0
+        LDR     R0, =__iar_program_start
+        BX      R0
+        
+        PUBWEAK NMI_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+NMI_Handler
+        B NMI_Handler
+
+        PUBWEAK HardFault_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+HardFault_Handler
+        B HardFault_Handler
+
+        PUBWEAK SVC_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SVC_Handler
+        B SVC_Handler
+
+        PUBWEAK PendSV_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+PendSV_Handler
+        B PendSV_Handler
+
+        PUBWEAK SysTick_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SysTick_Handler
+        B SysTick_Handler
+
+        PUBWEAK WWDG_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+WWDG_IRQHandler
+        B WWDG_IRQHandler
+
+        PUBWEAK RTC_TAMP_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RTC_TAMP_IRQHandler
+        B RTC_TAMP_IRQHandler
+        
+        PUBWEAK FLASH_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+FLASH_IRQHandler
+        B FLASH_IRQHandler
+
+        PUBWEAK RCC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RCC_IRQHandler
+        B RCC_IRQHandler
+
+        PUBWEAK EXTI0_1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI0_1_IRQHandler
+        B EXTI0_1_IRQHandler
+
+        PUBWEAK EXTI2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI2_3_IRQHandler
+        B EXTI2_3_IRQHandler
+
+        PUBWEAK EXTI4_15_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI4_15_IRQHandler
+        B EXTI4_15_IRQHandler
+
+        PUBWEAK DMA1_Channel1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel1_IRQHandler
+        B DMA1_Channel1_IRQHandler
+
+        PUBWEAK DMA1_Channel2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel2_3_IRQHandler
+        B DMA1_Channel2_3_IRQHandler
+
+        PUBWEAK DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+        B DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+
+        PUBWEAK ADC1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+ADC1_IRQHandler
+        B ADC1_IRQHandler
+
+        PUBWEAK TIM1_BRK_UP_TRG_COM_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_BRK_UP_TRG_COM_IRQHandler
+        B TIM1_BRK_UP_TRG_COM_IRQHandler
+
+        PUBWEAK TIM1_CC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_CC_IRQHandler
+        B TIM1_CC_IRQHandler
+
+        PUBWEAK TIM3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM3_IRQHandler
+        B TIM3_IRQHandler
+
+        PUBWEAK TIM6_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM6_IRQHandler
+        B TIM6_IRQHandler
+
+        PUBWEAK TIM7_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM7_IRQHandler
+        B TIM7_IRQHandler
+
+        PUBWEAK TIM14_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM14_IRQHandler
+        B TIM14_IRQHandler
+
+        PUBWEAK TIM15_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM15_IRQHandler
+        B TIM15_IRQHandler
+
+        PUBWEAK TIM16_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM16_IRQHandler
+        B TIM16_IRQHandler
+
+        PUBWEAK TIM17_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM17_IRQHandler
+        B TIM17_IRQHandler
+
+        PUBWEAK I2C1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C1_IRQHandler
+        B I2C1_IRQHandler
+
+        PUBWEAK I2C2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C2_IRQHandler
+        B I2C2_IRQHandler
+
+        PUBWEAK SPI1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI1_IRQHandler
+        B SPI1_IRQHandler
+
+        PUBWEAK SPI2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI2_IRQHandler
+        B SPI2_IRQHandler
+
+        PUBWEAK USART1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART1_IRQHandler
+        B USART1_IRQHandler
+
+        PUBWEAK USART2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART2_IRQHandler
+        B USART2_IRQHandler
+
+        PUBWEAK USART3_4_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART3_4_IRQHandler
+        B USART3_4_IRQHandler
+
+        END
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g071xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g071xx.s
new file mode 100644
index 0000000..c139ef6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g071xx.s
@@ -0,0 +1,299 @@
+;******************************************************************************
+;* File Name          : startup_stm32g071xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G071xx devices vector table for EWARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == __iar_program_start,
+;*                      - Set the vector table entries with the exceptions ISR 
+;*                        address
+;*                      - Branches to main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the Cortex-M0+ processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;********************************************************************************
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;
+;*******************************************************************************
+;
+; The modules in this file are included in the libraries, and may be replaced
+; by any user-defined modules that define the PUBLIC symbol _program_start or
+; a user defined start symbol.
+; To override the cstartup defined in the library, simply add your modified
+; version to the workbench project.
+;
+; The vector table is normally located at address 0.
+; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
+; The name "__vector_table" has special meaning for C-SPY:
+; it is where the SP start value is found, and the NVIC vector
+; table register (VTOR) is initialized to this address if != 0.
+;
+; Cortex-M version
+;
+
+        MODULE  ?cstartup
+
+        ;; Forward declaration of sections.
+        SECTION CSTACK:DATA:NOROOT(3)
+
+        SECTION .intvec:CODE:NOROOT(2)
+
+        EXTERN  __iar_program_start
+        EXTERN  SystemInit
+        PUBLIC  __vector_table
+
+        DATA
+__vector_table
+        DCD     sfe(CSTACK)
+        DCD     Reset_Handler                  ; Reset Handler
+
+        DCD     NMI_Handler                    ; NMI Handler
+        DCD     HardFault_Handler              ; Hard Fault Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     SVC_Handler                    ; SVCall Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     PendSV_Handler                 ; PendSV Handler
+        DCD     SysTick_Handler                ; SysTick Handler
+
+        ; External Interrupts
+        DCD     WWDG_IRQHandler                ; Window Watchdog
+        DCD     PVD_IRQHandler                 ; PVD through EXTI Line detect
+        DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+        DCD     FLASH_IRQHandler               ; FLASH
+        DCD     RCC_IRQHandler                 ; RCC
+        DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+        DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+        DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+        DCD     UCPD1_2_IRQHandler             ; UCPD1, UCPD2
+        DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+        DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+        DCD     DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler ; DMA1 Channel 4 to Channel 7, DMAMUX1 overrun
+        DCD     ADC1_COMP_IRQHandler           ; ADC1, COMP1 and COMP2 
+        DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+        DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+        DCD     TIM2_IRQHandler                ; TIM2
+        DCD     TIM3_IRQHandler                ; TIM3
+        DCD     TIM6_DAC_LPTIM1_IRQHandler     ; TIM6, DAC & LPTIM1
+        DCD     TIM7_LPTIM2_IRQHandler         ; TIM7 & LPTIM2
+        DCD     TIM14_IRQHandler               ; TIM14
+        DCD     TIM15_IRQHandler               ; TIM15
+        DCD     TIM16_IRQHandler               ; TIM16
+        DCD     TIM17_IRQHandler               ; TIM17
+        DCD     I2C1_IRQHandler                ; I2C1
+        DCD     I2C2_IRQHandler                ; I2C2
+        DCD     SPI1_IRQHandler                ; SPI1
+        DCD     SPI2_IRQHandler                ; SPI2
+        DCD     USART1_IRQHandler              ; USART1
+        DCD     USART2_IRQHandler              ; USART2
+        DCD     USART3_4_LPUART1_IRQHandler    ; USART3, USART4, LPUART1
+        DCD     CEC_IRQHandler                 ; CEC
+
+;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
+;;
+;; Default interrupt handlers.
+;;
+        THUMB
+
+        PUBWEAK Reset_Handler
+        SECTION .text:CODE:NOROOT:REORDER(2)
+Reset_Handler
+        LDR     R0, =SystemInit
+        BLX     R0
+        LDR     R0, =__iar_program_start
+        BX      R0
+        
+        PUBWEAK NMI_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+NMI_Handler
+        B NMI_Handler
+
+        PUBWEAK HardFault_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+HardFault_Handler
+        B HardFault_Handler
+
+        PUBWEAK SVC_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SVC_Handler
+        B SVC_Handler
+
+        PUBWEAK PendSV_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+PendSV_Handler
+        B PendSV_Handler
+
+        PUBWEAK SysTick_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SysTick_Handler
+        B SysTick_Handler
+
+        PUBWEAK WWDG_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+WWDG_IRQHandler
+        B WWDG_IRQHandler
+
+        PUBWEAK PVD_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+PVD_IRQHandler
+        B PVD_IRQHandler
+
+        PUBWEAK RTC_TAMP_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RTC_TAMP_IRQHandler
+        B RTC_TAMP_IRQHandler
+        
+        PUBWEAK FLASH_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+FLASH_IRQHandler
+        B FLASH_IRQHandler
+
+        PUBWEAK RCC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RCC_IRQHandler
+        B RCC_IRQHandler
+
+        PUBWEAK EXTI0_1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI0_1_IRQHandler
+        B EXTI0_1_IRQHandler
+
+        PUBWEAK EXTI2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI2_3_IRQHandler
+        B EXTI2_3_IRQHandler
+
+        PUBWEAK EXTI4_15_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI4_15_IRQHandler
+        B EXTI4_15_IRQHandler
+
+        PUBWEAK UCPD1_2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+UCPD1_2_IRQHandler
+        B UCPD1_2_IRQHandler
+
+        PUBWEAK DMA1_Channel1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel1_IRQHandler
+        B DMA1_Channel1_IRQHandler
+
+        PUBWEAK DMA1_Channel2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel2_3_IRQHandler
+        B DMA1_Channel2_3_IRQHandler
+
+        PUBWEAK DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+        B DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+
+        PUBWEAK ADC1_COMP_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+ADC1_COMP_IRQHandler
+        B ADC1_COMP_IRQHandler
+
+        PUBWEAK TIM1_BRK_UP_TRG_COM_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_BRK_UP_TRG_COM_IRQHandler
+        B TIM1_BRK_UP_TRG_COM_IRQHandler
+
+        PUBWEAK TIM1_CC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_CC_IRQHandler
+        B TIM1_CC_IRQHandler
+
+        PUBWEAK TIM2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM2_IRQHandler
+        B TIM2_IRQHandler
+
+        PUBWEAK TIM3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM3_IRQHandler
+        B TIM3_IRQHandler
+
+        PUBWEAK TIM6_DAC_LPTIM1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM6_DAC_LPTIM1_IRQHandler
+        B TIM6_DAC_LPTIM1_IRQHandler
+
+        PUBWEAK TIM7_LPTIM2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM7_LPTIM2_IRQHandler
+        B TIM7_LPTIM2_IRQHandler
+
+        PUBWEAK TIM14_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM14_IRQHandler
+        B TIM14_IRQHandler
+
+        PUBWEAK TIM15_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM15_IRQHandler
+        B TIM15_IRQHandler
+
+        PUBWEAK TIM16_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM16_IRQHandler
+        B TIM16_IRQHandler
+
+        PUBWEAK TIM17_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM17_IRQHandler
+        B TIM17_IRQHandler
+
+        PUBWEAK I2C1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C1_IRQHandler
+        B I2C1_IRQHandler
+
+        PUBWEAK I2C2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C2_IRQHandler
+        B I2C2_IRQHandler
+
+        PUBWEAK SPI1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI1_IRQHandler
+        B SPI1_IRQHandler
+
+        PUBWEAK SPI2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI2_IRQHandler
+        B SPI2_IRQHandler
+
+        PUBWEAK USART1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART1_IRQHandler
+        B USART1_IRQHandler
+
+        PUBWEAK USART2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART2_IRQHandler
+        B USART2_IRQHandler
+
+        PUBWEAK USART3_4_LPUART1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART3_4_LPUART1_IRQHandler
+        B USART3_4_LPUART1_IRQHandler
+
+        PUBWEAK CEC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+CEC_IRQHandler
+        B CEC_IRQHandler
+
+        END
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g081xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g081xx.s
new file mode 100644
index 0000000..099f08b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g081xx.s
@@ -0,0 +1,305 @@
+;******************************************************************************
+;* File Name          : startup_stm32g081xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G081xx devices vector table for EWARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == __iar_program_start,
+;*                      - Set the vector table entries with the exceptions ISR 
+;*                        address
+;*                      - Branches to main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the Cortex-M0+ processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;********************************************************************************
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;
+;*******************************************************************************
+;
+; The modules in this file are included in the libraries, and may be replaced
+; by any user-defined modules that define the PUBLIC symbol _program_start or
+; a user defined start symbol.
+; To override the cstartup defined in the library, simply add your modified
+; version to the workbench project.
+;
+; The vector table is normally located at address 0.
+; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
+; The name "__vector_table" has special meaning for C-SPY:
+; it is where the SP start value is found, and the NVIC vector
+; table register (VTOR) is initialized to this address if != 0.
+;
+; Cortex-M version
+;
+
+        MODULE  ?cstartup
+
+        ;; Forward declaration of sections.
+        SECTION CSTACK:DATA:NOROOT(3)
+
+        SECTION .intvec:CODE:NOROOT(2)
+
+        EXTERN  __iar_program_start
+        EXTERN  SystemInit
+        PUBLIC  __vector_table
+
+        DATA
+__vector_table
+        DCD     sfe(CSTACK)
+        DCD     Reset_Handler                  ; Reset Handler
+
+        DCD     NMI_Handler                    ; NMI Handler
+        DCD     HardFault_Handler              ; Hard Fault Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     SVC_Handler                    ; SVCall Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     PendSV_Handler                 ; PendSV Handler
+        DCD     SysTick_Handler                ; SysTick Handler
+
+        ; External Interrupts
+        DCD     WWDG_IRQHandler                ; Window Watchdog
+        DCD     PVD_IRQHandler                 ; PVD through EXTI Line detect
+        DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+        DCD     FLASH_IRQHandler               ; FLASH
+        DCD     RCC_IRQHandler                 ; RCC
+        DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+        DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+        DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+        DCD     UCPD1_2_IRQHandler             ; UCPD1, UCPD2
+        DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+        DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+        DCD     DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler ; DMA1 Channel 4 to Channel 7, DMAMUX1 overrun
+        DCD     ADC1_COMP_IRQHandler           ; ADC1, COMP1 and COMP2 
+        DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+        DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+        DCD     TIM2_IRQHandler                ; TIM2
+        DCD     TIM3_IRQHandler                ; TIM3
+        DCD     TIM6_DAC_LPTIM1_IRQHandler     ; TIM6, DAC & LPTIM1
+        DCD     TIM7_LPTIM2_IRQHandler         ; TIM7 & LPTIM2
+        DCD     TIM14_IRQHandler               ; TIM14
+        DCD     TIM15_IRQHandler               ; TIM15
+        DCD     TIM16_IRQHandler               ; TIM16
+        DCD     TIM17_IRQHandler               ; TIM17
+        DCD     I2C1_IRQHandler                ; I2C1
+        DCD     I2C2_IRQHandler                ; I2C2
+        DCD     SPI1_IRQHandler                ; SPI1
+        DCD     SPI2_IRQHandler                ; SPI2
+        DCD     USART1_IRQHandler              ; USART1
+        DCD     USART2_IRQHandler              ; USART2
+        DCD     USART3_4_LPUART1_IRQHandler    ; USART3, USART4, LPUART1
+        DCD     CEC_IRQHandler                 ; CEC
+        DCD     AES_RNG_IRQHandler             ; AES, RNG
+
+;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
+;;
+;; Default interrupt handlers.
+;;
+        THUMB
+
+        PUBWEAK Reset_Handler
+        SECTION .text:CODE:NOROOT:REORDER(2)
+Reset_Handler
+        LDR     R0, =SystemInit
+        BLX     R0
+        LDR     R0, =__iar_program_start
+        BX      R0
+        
+        PUBWEAK NMI_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+NMI_Handler
+        B NMI_Handler
+
+        PUBWEAK HardFault_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+HardFault_Handler
+        B HardFault_Handler
+
+        PUBWEAK SVC_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SVC_Handler
+        B SVC_Handler
+
+        PUBWEAK PendSV_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+PendSV_Handler
+        B PendSV_Handler
+
+        PUBWEAK SysTick_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SysTick_Handler
+        B SysTick_Handler
+
+        PUBWEAK WWDG_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+WWDG_IRQHandler
+        B WWDG_IRQHandler
+
+        PUBWEAK PVD_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+PVD_IRQHandler
+        B PVD_IRQHandler
+
+        PUBWEAK RTC_TAMP_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RTC_TAMP_IRQHandler
+        B RTC_TAMP_IRQHandler
+        
+        PUBWEAK FLASH_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+FLASH_IRQHandler
+        B FLASH_IRQHandler
+
+        PUBWEAK RCC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RCC_IRQHandler
+        B RCC_IRQHandler
+
+        PUBWEAK EXTI0_1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI0_1_IRQHandler
+        B EXTI0_1_IRQHandler
+
+        PUBWEAK EXTI2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI2_3_IRQHandler
+        B EXTI2_3_IRQHandler
+
+        PUBWEAK EXTI4_15_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI4_15_IRQHandler
+        B EXTI4_15_IRQHandler
+
+        PUBWEAK UCPD1_2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+UCPD1_2_IRQHandler
+        B UCPD1_2_IRQHandler
+
+        PUBWEAK DMA1_Channel1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel1_IRQHandler
+        B DMA1_Channel1_IRQHandler
+
+        PUBWEAK DMA1_Channel2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel2_3_IRQHandler
+        B DMA1_Channel2_3_IRQHandler
+
+        PUBWEAK DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+        B DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
+
+        PUBWEAK ADC1_COMP_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+ADC1_COMP_IRQHandler
+        B ADC1_COMP_IRQHandler
+
+        PUBWEAK TIM1_BRK_UP_TRG_COM_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_BRK_UP_TRG_COM_IRQHandler
+        B TIM1_BRK_UP_TRG_COM_IRQHandler
+
+        PUBWEAK TIM1_CC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_CC_IRQHandler
+        B TIM1_CC_IRQHandler
+
+        PUBWEAK TIM2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM2_IRQHandler
+        B TIM2_IRQHandler
+
+        PUBWEAK TIM3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM3_IRQHandler
+        B TIM3_IRQHandler
+
+        PUBWEAK TIM6_DAC_LPTIM1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM6_DAC_LPTIM1_IRQHandler
+        B TIM6_DAC_LPTIM1_IRQHandler
+
+        PUBWEAK TIM7_LPTIM2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM7_LPTIM2_IRQHandler
+        B TIM7_LPTIM2_IRQHandler
+
+        PUBWEAK TIM14_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM14_IRQHandler
+        B TIM14_IRQHandler
+
+        PUBWEAK TIM15_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM15_IRQHandler
+        B TIM15_IRQHandler
+
+        PUBWEAK TIM16_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM16_IRQHandler
+        B TIM16_IRQHandler
+
+        PUBWEAK TIM17_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM17_IRQHandler
+        B TIM17_IRQHandler
+
+        PUBWEAK I2C1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C1_IRQHandler
+        B I2C1_IRQHandler
+
+        PUBWEAK I2C2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C2_IRQHandler
+        B I2C2_IRQHandler
+
+        PUBWEAK SPI1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI1_IRQHandler
+        B SPI1_IRQHandler
+
+        PUBWEAK SPI2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI2_IRQHandler
+        B SPI2_IRQHandler
+
+        PUBWEAK USART1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART1_IRQHandler
+        B USART1_IRQHandler
+
+        PUBWEAK USART2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART2_IRQHandler
+        B USART2_IRQHandler
+
+        PUBWEAK USART3_4_LPUART1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART3_4_LPUART1_IRQHandler
+        B USART3_4_LPUART1_IRQHandler
+
+        PUBWEAK CEC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+CEC_IRQHandler
+        B CEC_IRQHandler
+
+        PUBWEAK AES_RNG_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+AES_RNG_IRQHandler
+        B AES_RNG_IRQHandler
+
+        END
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g0b0xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g0b0xx.s
new file mode 100644
index 0000000..1cb3bdf
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g0b0xx.s
@@ -0,0 +1,283 @@
+;******************************************************************************
+;* File Name          : startup_stm32g0b0xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G0B0xx devices vector table for EWARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == __iar_program_start,
+;*                      - Set the vector table entries with the exceptions ISR 
+;*                        address
+;*                      - Branches to main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the Cortex-M0+ processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;********************************************************************************
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;
+;*******************************************************************************
+;
+; The modules in this file are included in the libraries, and may be replaced
+; by any user-defined modules that define the PUBLIC symbol _program_start or
+; a user defined start symbol.
+; To override the cstartup defined in the library, simply add your modified
+; version to the workbench project.
+;
+; The vector table is normally located at address 0.
+; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
+; The name "__vector_table" has special meaning for C-SPY:
+; it is where the SP start value is found, and the NVIC vector
+; table register (VTOR) is initialized to this address if != 0.
+;
+; Cortex-M version
+;
+
+        MODULE  ?cstartup
+
+        ;; Forward declaration of sections.
+        SECTION CSTACK:DATA:NOROOT(3)
+
+        SECTION .intvec:CODE:NOROOT(2)
+
+        EXTERN  __iar_program_start
+        EXTERN  SystemInit
+        PUBLIC  __vector_table
+
+        DATA
+__vector_table
+        DCD     sfe(CSTACK)
+        DCD     Reset_Handler                  ; Reset Handler
+
+        DCD     NMI_Handler                    ; NMI Handler
+        DCD     HardFault_Handler              ; Hard Fault Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     SVC_Handler                    ; SVCall Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     PendSV_Handler                 ; PendSV Handler
+        DCD     SysTick_Handler                ; SysTick Handler
+
+        ; External Interrupts
+        DCD     WWDG_IRQHandler                ; Window Watchdog
+        DCD     0                              ; Reserved
+        DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+        DCD     FLASH_IRQHandler               ; FLASH
+        DCD     RCC_IRQHandler                 ; RCC
+        DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+        DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+        DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+        DCD     USB_IRQHandler                 ; USB
+        DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+        DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+        DCD     DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler ; DMA1 Channel 4 to Channel 7, DMA2 Channel 1 to Channel 5, DMAMUX1 overrun
+        DCD     ADC1_IRQHandler                ; ADC1
+        DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+        DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+        DCD     0                              ; Reserved
+        DCD     TIM3_TIM4_IRQHandler           ; TIM3, TIM4
+        DCD     TIM6_IRQHandler                ; TIM6
+        DCD     TIM7_IRQHandler                ; TIM7
+        DCD     TIM14_IRQHandler               ; TIM14
+        DCD     TIM15_IRQHandler               ; TIM15
+        DCD     TIM16_IRQHandler               ; TIM16
+        DCD     TIM17_IRQHandler               ; TIM17
+        DCD     I2C1_IRQHandler                ; I2C1
+        DCD     I2C2_3_IRQHandler              ; I2C2, I2C3
+        DCD     SPI1_IRQHandler                ; SPI1/I2S1
+        DCD     SPI2_3_IRQHandler              ; SPI2/I2S2, SPI3/I2S3
+        DCD     USART1_IRQHandler              ; USART1
+        DCD     USART2_IRQHandler              ; USART2
+        DCD     USART3_4_5_6_IRQHandler        ; USART3, USART4, USART5, USART6
+
+;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
+;;
+;; Default interrupt handlers.
+;;
+        THUMB
+
+        PUBWEAK Reset_Handler
+        SECTION .text:CODE:NOROOT:REORDER(2)
+Reset_Handler
+        LDR     R0, =SystemInit
+        BLX     R0
+        LDR     R0, =__iar_program_start
+        BX      R0
+        
+        PUBWEAK NMI_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+NMI_Handler
+        B NMI_Handler
+
+        PUBWEAK HardFault_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+HardFault_Handler
+        B HardFault_Handler
+
+        PUBWEAK SVC_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SVC_Handler
+        B SVC_Handler
+
+        PUBWEAK PendSV_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+PendSV_Handler
+        B PendSV_Handler
+
+        PUBWEAK SysTick_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SysTick_Handler
+        B SysTick_Handler
+
+        PUBWEAK WWDG_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+WWDG_IRQHandler
+        B WWDG_IRQHandler
+
+        PUBWEAK RTC_TAMP_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RTC_TAMP_IRQHandler
+        B RTC_TAMP_IRQHandler
+        
+        PUBWEAK FLASH_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+FLASH_IRQHandler
+        B FLASH_IRQHandler
+
+        PUBWEAK RCC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RCC_IRQHandler
+        B RCC_IRQHandler
+
+        PUBWEAK EXTI0_1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI0_1_IRQHandler
+        B EXTI0_1_IRQHandler
+
+        PUBWEAK EXTI2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI2_3_IRQHandler
+        B EXTI2_3_IRQHandler
+
+        PUBWEAK EXTI4_15_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI4_15_IRQHandler
+        B EXTI4_15_IRQHandler
+
+        PUBWEAK USB_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USB_IRQHandler
+        B USB_IRQHandler
+
+        PUBWEAK DMA1_Channel1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel1_IRQHandler
+        B DMA1_Channel1_IRQHandler
+
+        PUBWEAK DMA1_Channel2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel2_3_IRQHandler
+        B DMA1_Channel2_3_IRQHandler
+
+        PUBWEAK DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler
+        B DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler
+
+        PUBWEAK ADC1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+ADC1_IRQHandler
+        B ADC1_IRQHandler
+
+        PUBWEAK TIM1_BRK_UP_TRG_COM_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_BRK_UP_TRG_COM_IRQHandler
+        B TIM1_BRK_UP_TRG_COM_IRQHandler
+
+        PUBWEAK TIM1_CC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_CC_IRQHandler
+        B TIM1_CC_IRQHandler
+
+        PUBWEAK TIM3_TIM4_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM3_TIM4_IRQHandler
+        B TIM3_TIM4_IRQHandler
+
+        PUBWEAK TIM6_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM6_IRQHandler
+        B TIM6_IRQHandler
+
+        PUBWEAK TIM7_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM7_IRQHandler
+        B TIM7_IRQHandler
+
+        PUBWEAK TIM14_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM14_IRQHandler
+        B TIM14_IRQHandler
+
+        PUBWEAK TIM15_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM15_IRQHandler
+        B TIM15_IRQHandler
+
+        PUBWEAK TIM16_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM16_IRQHandler
+        B TIM16_IRQHandler
+
+        PUBWEAK TIM17_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM17_IRQHandler
+        B TIM17_IRQHandler
+
+        PUBWEAK I2C1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C1_IRQHandler
+        B I2C1_IRQHandler
+
+        PUBWEAK I2C2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C2_3_IRQHandler
+        B I2C2_3_IRQHandler
+
+        PUBWEAK SPI1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI1_IRQHandler
+        B SPI1_IRQHandler
+
+        PUBWEAK SPI2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI2_3_IRQHandler
+        B SPI2_3_IRQHandler
+
+        PUBWEAK USART1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART1_IRQHandler
+        B USART1_IRQHandler
+
+        PUBWEAK USART2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART2_IRQHandler
+        B USART2_IRQHandler
+
+        PUBWEAK USART3_4_5_6_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART3_4_5_6_IRQHandler
+        B USART3_4_5_6_IRQHandler
+
+        END
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g0b1xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g0b1xx.s
new file mode 100644
index 0000000..56abb5a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g0b1xx.s
@@ -0,0 +1,299 @@
+;******************************************************************************
+;* File Name          : startup_stm32g0b1xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G0B1xx devices vector table for EWARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == __iar_program_start,
+;*                      - Set the vector table entries with the exceptions ISR 
+;*                        address
+;*                      - Branches to main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the Cortex-M0+ processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;********************************************************************************
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;
+;*******************************************************************************
+;
+; The modules in this file are included in the libraries, and may be replaced
+; by any user-defined modules that define the PUBLIC symbol _program_start or
+; a user defined start symbol.
+; To override the cstartup defined in the library, simply add your modified
+; version to the workbench project.
+;
+; The vector table is normally located at address 0.
+; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
+; The name "__vector_table" has special meaning for C-SPY:
+; it is where the SP start value is found, and the NVIC vector
+; table register (VTOR) is initialized to this address if != 0.
+;
+; Cortex-M version
+;
+
+        MODULE  ?cstartup
+
+        ;; Forward declaration of sections.
+        SECTION CSTACK:DATA:NOROOT(3)
+
+        SECTION .intvec:CODE:NOROOT(2)
+
+        EXTERN  __iar_program_start
+        EXTERN  SystemInit
+        PUBLIC  __vector_table
+
+        DATA
+__vector_table
+        DCD     sfe(CSTACK)
+        DCD     Reset_Handler                  ; Reset Handler
+
+        DCD     NMI_Handler                    ; NMI Handler
+        DCD     HardFault_Handler              ; Hard Fault Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     SVC_Handler                    ; SVCall Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     PendSV_Handler                 ; PendSV Handler
+        DCD     SysTick_Handler                ; SysTick Handler
+
+        ; External Interrupts
+        DCD     WWDG_IRQHandler                ; Window Watchdog
+        DCD     PVD_VDDIO2_IRQHandler          ; PVD through EXTI Line detect
+        DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+        DCD     FLASH_IRQHandler               ; FLASH
+        DCD     RCC_CRS_IRQHandler             ; RCC
+        DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+        DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+        DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+        DCD     USB_UCPD1_2_IRQHandler         ; UCPD1, UCPD2
+        DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+        DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+        DCD     DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler ; DMA1 Channel 4 to Channel 7, DMA2 Channel 1 to Channel 5, DMAMUX1 overrun
+        DCD     ADC1_COMP_IRQHandler           ; ADC1, COMP1, COMP2 and COMP3
+        DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+        DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+        DCD     TIM2_IRQHandler                ; TIM2
+        DCD     TIM3_TIM4_IRQHandler           ; TIM3, TIM4
+        DCD     TIM6_DAC_LPTIM1_IRQHandler     ; TIM6, DAC & LPTIM1
+        DCD     TIM7_LPTIM2_IRQHandler         ; TIM7 & LPTIM2
+        DCD     TIM14_IRQHandler               ; TIM14
+        DCD     TIM15_IRQHandler               ; TIM15
+        DCD     TIM16_FDCAN_IT0_IRQHandler     ; TIM16 & FDCAN1_IT0 & FDCAN2_IT0
+        DCD     TIM17_FDCAN_IT1_IRQHandler     ; TIM17 & FDCAN1_IT1 & FDCAN2_IT1
+        DCD     I2C1_IRQHandler                ; I2C1
+        DCD     I2C2_3_IRQHandler              ; I2C2, I2C3
+        DCD     SPI1_IRQHandler                ; SPI1/I2S1
+        DCD     SPI2_3_IRQHandler              ; SPI2/I2S2, SPI3/I2S3
+        DCD     USART1_IRQHandler              ; USART1
+        DCD     USART2_LPUART2_IRQHandler       ; USART2, LPUART2
+        DCD     USART3_4_5_6_LPUART1_IRQHandler ; USART3, USART4, USART5, USART6, LPUART1
+        DCD     CEC_IRQHandler                  ; CEC
+
+;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
+;;
+;; Default interrupt handlers.
+;;
+        THUMB
+
+        PUBWEAK Reset_Handler
+        SECTION .text:CODE:NOROOT:REORDER(2)
+Reset_Handler
+        LDR     R0, =SystemInit
+        BLX     R0
+        LDR     R0, =__iar_program_start
+        BX      R0
+        
+        PUBWEAK NMI_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+NMI_Handler
+        B NMI_Handler
+
+        PUBWEAK HardFault_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+HardFault_Handler
+        B HardFault_Handler
+
+        PUBWEAK SVC_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SVC_Handler
+        B SVC_Handler
+
+        PUBWEAK PendSV_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+PendSV_Handler
+        B PendSV_Handler
+
+        PUBWEAK SysTick_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SysTick_Handler
+        B SysTick_Handler
+
+        PUBWEAK WWDG_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+WWDG_IRQHandler
+        B WWDG_IRQHandler
+
+        PUBWEAK PVD_VDDIO2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+PVD_VDDIO2_IRQHandler
+        B PVD_VDDIO2_IRQHandler
+
+        PUBWEAK RTC_TAMP_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RTC_TAMP_IRQHandler
+        B RTC_TAMP_IRQHandler
+        
+        PUBWEAK FLASH_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+FLASH_IRQHandler
+        B FLASH_IRQHandler
+
+        PUBWEAK RCC_CRS_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RCC_CRS_IRQHandler
+        B RCC_CRS_IRQHandler
+
+        PUBWEAK EXTI0_1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI0_1_IRQHandler
+        B EXTI0_1_IRQHandler
+
+        PUBWEAK EXTI2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI2_3_IRQHandler
+        B EXTI2_3_IRQHandler
+
+        PUBWEAK EXTI4_15_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI4_15_IRQHandler
+        B EXTI4_15_IRQHandler
+
+        PUBWEAK USB_UCPD1_2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USB_UCPD1_2_IRQHandler
+        B USB_UCPD1_2_IRQHandler
+
+        PUBWEAK DMA1_Channel1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel1_IRQHandler
+        B DMA1_Channel1_IRQHandler
+
+        PUBWEAK DMA1_Channel2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel2_3_IRQHandler
+        B DMA1_Channel2_3_IRQHandler
+
+        PUBWEAK DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler
+        B DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler
+
+        PUBWEAK ADC1_COMP_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+ADC1_COMP_IRQHandler
+        B ADC1_COMP_IRQHandler
+
+        PUBWEAK TIM1_BRK_UP_TRG_COM_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_BRK_UP_TRG_COM_IRQHandler
+        B TIM1_BRK_UP_TRG_COM_IRQHandler
+
+        PUBWEAK TIM1_CC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_CC_IRQHandler
+        B TIM1_CC_IRQHandler
+
+        PUBWEAK TIM2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM2_IRQHandler
+        B TIM2_IRQHandler
+
+        PUBWEAK TIM3_TIM4_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM3_TIM4_IRQHandler
+        B TIM3_TIM4_IRQHandler
+
+        PUBWEAK TIM6_DAC_LPTIM1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM6_DAC_LPTIM1_IRQHandler
+        B TIM6_DAC_LPTIM1_IRQHandler
+
+        PUBWEAK TIM7_LPTIM2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM7_LPTIM2_IRQHandler
+        B TIM7_LPTIM2_IRQHandler
+
+        PUBWEAK TIM14_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM14_IRQHandler
+        B TIM14_IRQHandler
+
+        PUBWEAK TIM15_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM15_IRQHandler
+        B TIM15_IRQHandler
+
+        PUBWEAK TIM16_FDCAN_IT0_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM16_FDCAN_IT0_IRQHandler
+        B TIM16_FDCAN_IT0_IRQHandler
+
+        PUBWEAK TIM17_FDCAN_IT1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM17_FDCAN_IT1_IRQHandler
+        B TIM17_FDCAN_IT1_IRQHandler
+
+        PUBWEAK I2C1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C1_IRQHandler
+        B I2C1_IRQHandler
+
+        PUBWEAK I2C2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C2_3_IRQHandler
+        B I2C2_3_IRQHandler
+
+        PUBWEAK SPI1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI1_IRQHandler
+        B SPI1_IRQHandler
+
+        PUBWEAK SPI2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI2_3_IRQHandler
+        B SPI2_3_IRQHandler
+
+        PUBWEAK USART1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART1_IRQHandler
+        B USART1_IRQHandler
+
+        PUBWEAK USART2_LPUART2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART2_LPUART2_IRQHandler
+        B USART2_LPUART2_IRQHandler
+
+        PUBWEAK USART3_4_5_6_LPUART1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART3_4_5_6_LPUART1_IRQHandler
+        B USART3_4_5_6_LPUART1_IRQHandler
+
+        PUBWEAK CEC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+CEC_IRQHandler
+        B CEC_IRQHandler
+
+        END
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g0c1xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g0c1xx.s
new file mode 100644
index 0000000..b9e6d3d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/iar/startup_stm32g0c1xx.s
@@ -0,0 +1,305 @@
+;******************************************************************************
+;* File Name          : startup_stm32g0c1xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G0C1xx devices vector table for EWARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == __iar_program_start,
+;*                      - Set the vector table entries with the exceptions ISR 
+;*                        address
+;*                      - Branches to main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the Cortex-M0+ processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;********************************************************************************
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;
+;*******************************************************************************
+;
+; The modules in this file are included in the libraries, and may be replaced
+; by any user-defined modules that define the PUBLIC symbol _program_start or
+; a user defined start symbol.
+; To override the cstartup defined in the library, simply add your modified
+; version to the workbench project.
+;
+; The vector table is normally located at address 0.
+; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
+; The name "__vector_table" has special meaning for C-SPY:
+; it is where the SP start value is found, and the NVIC vector
+; table register (VTOR) is initialized to this address if != 0.
+;
+; Cortex-M version
+;
+
+        MODULE  ?cstartup
+
+        ;; Forward declaration of sections.
+        SECTION CSTACK:DATA:NOROOT(3)
+
+        SECTION .intvec:CODE:NOROOT(2)
+
+        EXTERN  __iar_program_start
+        EXTERN  SystemInit
+        PUBLIC  __vector_table
+
+        DATA
+__vector_table
+        DCD     sfe(CSTACK)
+        DCD     Reset_Handler                  ; Reset Handler
+
+        DCD     NMI_Handler                    ; NMI Handler
+        DCD     HardFault_Handler              ; Hard Fault Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     SVC_Handler                    ; SVCall Handler
+        DCD     0                              ; Reserved
+        DCD     0                              ; Reserved
+        DCD     PendSV_Handler                 ; PendSV Handler
+        DCD     SysTick_Handler                ; SysTick Handler
+
+        ; External Interrupts
+        DCD     WWDG_IRQHandler                ; Window Watchdog
+        DCD     PVD_VDDIO2_IRQHandler          ; PVD through EXTI Line detect
+        DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+        DCD     FLASH_IRQHandler               ; FLASH
+        DCD     RCC_CRS_IRQHandler             ; RCC
+        DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+        DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+        DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+        DCD     USB_UCPD1_2_IRQHandler         ; UCPD1, UCPD2
+        DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+        DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+        DCD     DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler ; DMA1 Channel 4 to Channel 7, DMA2 Channel 1 to Channel 5, DMAMUX1 overrun
+        DCD     ADC1_COMP_IRQHandler           ; ADC1, COMP1, COMP2 and COMP3
+        DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+        DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+        DCD     TIM2_IRQHandler                ; TIM2
+        DCD     TIM3_TIM4_IRQHandler           ; TIM3, TIM4
+        DCD     TIM6_DAC_LPTIM1_IRQHandler     ; TIM6, DAC & LPTIM1
+        DCD     TIM7_LPTIM2_IRQHandler         ; TIM7 & LPTIM2
+        DCD     TIM14_IRQHandler               ; TIM14
+        DCD     TIM15_IRQHandler               ; TIM15
+        DCD     TIM16_FDCAN_IT0_IRQHandler     ; TIM16 & FDCAN1_IT0 & FDCAN2_IT0
+        DCD     TIM17_FDCAN_IT1_IRQHandler     ; TIM17 & FDCAN1_IT1 & FDCAN2_IT1
+        DCD     I2C1_IRQHandler                ; I2C1
+        DCD     I2C2_3_IRQHandler              ; I2C2, I2C3
+        DCD     SPI1_IRQHandler                ; SPI1/I2S1
+        DCD     SPI2_3_IRQHandler              ; SPI2/I2S2, SPI3/I2S3
+        DCD     USART1_IRQHandler              ; USART1
+        DCD     USART2_LPUART2_IRQHandler       ; USART2, LPUART2
+        DCD     USART3_4_5_6_LPUART1_IRQHandler ; USART3, USART4, USART5, USART6, LPUART1
+        DCD     CEC_IRQHandler                  ; CEC
+        DCD     AES_RNG_IRQHandler              ; AES, RNG
+
+;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
+;;
+;; Default interrupt handlers.
+;;
+        THUMB
+
+        PUBWEAK Reset_Handler
+        SECTION .text:CODE:NOROOT:REORDER(2)
+Reset_Handler
+        LDR     R0, =SystemInit
+        BLX     R0
+        LDR     R0, =__iar_program_start
+        BX      R0
+        
+        PUBWEAK NMI_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+NMI_Handler
+        B NMI_Handler
+
+        PUBWEAK HardFault_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+HardFault_Handler
+        B HardFault_Handler
+
+        PUBWEAK SVC_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SVC_Handler
+        B SVC_Handler
+
+        PUBWEAK PendSV_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+PendSV_Handler
+        B PendSV_Handler
+
+        PUBWEAK SysTick_Handler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SysTick_Handler
+        B SysTick_Handler
+
+        PUBWEAK WWDG_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+WWDG_IRQHandler
+        B WWDG_IRQHandler
+
+        PUBWEAK PVD_VDDIO2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+PVD_VDDIO2_IRQHandler
+        B PVD_VDDIO2_IRQHandler
+
+        PUBWEAK RTC_TAMP_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RTC_TAMP_IRQHandler
+        B RTC_TAMP_IRQHandler
+        
+        PUBWEAK FLASH_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+FLASH_IRQHandler
+        B FLASH_IRQHandler
+
+        PUBWEAK RCC_CRS_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+RCC_CRS_IRQHandler
+        B RCC_CRS_IRQHandler
+
+        PUBWEAK EXTI0_1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI0_1_IRQHandler
+        B EXTI0_1_IRQHandler
+
+        PUBWEAK EXTI2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI2_3_IRQHandler
+        B EXTI2_3_IRQHandler
+
+        PUBWEAK EXTI4_15_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+EXTI4_15_IRQHandler
+        B EXTI4_15_IRQHandler
+
+        PUBWEAK USB_UCPD1_2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USB_UCPD1_2_IRQHandler
+        B USB_UCPD1_2_IRQHandler
+
+        PUBWEAK DMA1_Channel1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel1_IRQHandler
+        B DMA1_Channel1_IRQHandler
+
+        PUBWEAK DMA1_Channel2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Channel2_3_IRQHandler
+        B DMA1_Channel2_3_IRQHandler
+
+        PUBWEAK DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler
+        B DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler
+
+        PUBWEAK ADC1_COMP_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+ADC1_COMP_IRQHandler
+        B ADC1_COMP_IRQHandler
+
+        PUBWEAK TIM1_BRK_UP_TRG_COM_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_BRK_UP_TRG_COM_IRQHandler
+        B TIM1_BRK_UP_TRG_COM_IRQHandler
+
+        PUBWEAK TIM1_CC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM1_CC_IRQHandler
+        B TIM1_CC_IRQHandler
+
+        PUBWEAK TIM2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM2_IRQHandler
+        B TIM2_IRQHandler
+
+        PUBWEAK TIM3_TIM4_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM3_TIM4_IRQHandler
+        B TIM3_TIM4_IRQHandler
+
+        PUBWEAK TIM6_DAC_LPTIM1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM6_DAC_LPTIM1_IRQHandler
+        B TIM6_DAC_LPTIM1_IRQHandler
+
+        PUBWEAK TIM7_LPTIM2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM7_LPTIM2_IRQHandler
+        B TIM7_LPTIM2_IRQHandler
+
+        PUBWEAK TIM14_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM14_IRQHandler
+        B TIM14_IRQHandler
+
+        PUBWEAK TIM15_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM15_IRQHandler
+        B TIM15_IRQHandler
+
+        PUBWEAK TIM16_FDCAN_IT0_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM16_FDCAN_IT0_IRQHandler
+        B TIM16_FDCAN_IT0_IRQHandler
+
+        PUBWEAK TIM17_FDCAN_IT1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+TIM17_FDCAN_IT1_IRQHandler
+        B TIM17_FDCAN_IT1_IRQHandler
+
+        PUBWEAK I2C1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C1_IRQHandler
+        B I2C1_IRQHandler
+
+        PUBWEAK I2C2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+I2C2_3_IRQHandler
+        B I2C2_3_IRQHandler
+
+        PUBWEAK SPI1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI1_IRQHandler
+        B SPI1_IRQHandler
+
+        PUBWEAK SPI2_3_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+SPI2_3_IRQHandler
+        B SPI2_3_IRQHandler
+
+        PUBWEAK USART1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART1_IRQHandler
+        B USART1_IRQHandler
+
+        PUBWEAK USART2_LPUART2_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART2_LPUART2_IRQHandler
+        B USART2_LPUART2_IRQHandler
+
+        PUBWEAK USART3_4_5_6_LPUART1_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+USART3_4_5_6_LPUART1_IRQHandler
+        B USART3_4_5_6_LPUART1_IRQHandler
+
+        PUBWEAK CEC_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+CEC_IRQHandler
+        B CEC_IRQHandler
+
+        PUBWEAK AES_RNG_IRQHandler
+        SECTION .text:CODE:NOROOT:REORDER(1)
+AES_RNG_IRQHandler
+        B AES_RNG_IRQHandler
+
+        END
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/system_stm32g0xx.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/system_stm32g0xx.c
new file mode 100644
index 0000000..368439a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Device/ST/STM32G0xx/Source/Templates/system_stm32g0xx.c
@@ -0,0 +1,304 @@
+/**
+  ******************************************************************************
+  * @file    system_stm32g0xx.c
+  * @author  MCD Application Team
+  * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer System Source File
+  *
+  *   This file provides two functions and one global variable to be called from
+  *   user application:
+  *      - SystemInit(): This function is called at startup just after reset and
+  *                      before branch to main program. This call is made inside
+  *                      the "startup_stm32g0xx.s" file.
+  *
+  *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
+  *                                  by the user application to setup the SysTick
+  *                                  timer or configure other parameters.
+  *
+  *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
+  *                                 be called whenever the core clock is changed
+  *                                 during program execution.
+  *
+  *   After each device reset the HSI (8 MHz then 16 MHz) is used as system clock source.
+  *   Then SystemInit() function is called, in "startup_stm32g0xx.s" file, to
+  *   configure the system clock before to branch to main program.
+  *
+  *   This file configures the system clock as follows:
+  *=============================================================================
+  *-----------------------------------------------------------------------------
+  *        System Clock source                    | HSI
+  *-----------------------------------------------------------------------------
+  *        SYSCLK(Hz)                             | 16000000
+  *-----------------------------------------------------------------------------
+  *        HCLK(Hz)                               | 16000000
+  *-----------------------------------------------------------------------------
+  *        AHB Prescaler                          | 1
+  *-----------------------------------------------------------------------------
+  *        APB Prescaler                          | 1
+  *-----------------------------------------------------------------------------
+  *        HSI Division factor                    | 1
+  *-----------------------------------------------------------------------------
+  *        PLL_M                                  | 1
+  *-----------------------------------------------------------------------------
+  *        PLL_N                                  | 8
+  *-----------------------------------------------------------------------------
+  *        PLL_P                                  | 7
+  *-----------------------------------------------------------------------------
+  *        PLL_Q                                  | 2
+  *-----------------------------------------------------------------------------
+  *        PLL_R                                  | 2
+  *-----------------------------------------------------------------------------
+  *        Require 48MHz for RNG                  | Disabled
+  *-----------------------------------------------------------------------------
+  *=============================================================================
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018-2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+/** @addtogroup CMSIS
+  * @{
+  */
+
+/** @addtogroup stm32g0xx_system
+  * @{
+  */
+
+/** @addtogroup STM32G0xx_System_Private_Includes
+  * @{
+  */
+
+#include "stm32g0xx.h"
+
+#if !defined  (HSE_VALUE)
+#define HSE_VALUE    (8000000UL)    /*!< Value of the External oscillator in Hz */
+#endif /* HSE_VALUE */
+
+#if !defined  (HSI_VALUE)
+  #define HSI_VALUE  (16000000UL)   /*!< Value of the Internal oscillator in Hz*/
+#endif /* HSI_VALUE */
+
+#if !defined  (LSI_VALUE)
+ #define LSI_VALUE   (32000UL)     /*!< Value of LSI in Hz*/
+#endif /* LSI_VALUE */
+
+#if !defined  (LSE_VALUE)
+  #define LSE_VALUE  (32768UL)      /*!< Value of LSE in Hz*/
+#endif /* LSE_VALUE */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32G0xx_System_Private_TypesDefinitions
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32G0xx_System_Private_Defines
+  * @{
+  */
+
+/************************* Miscellaneous Configuration ************************/
+/* Note: Following vector table addresses must be defined in line with linker
+         configuration. */
+/*!< Uncomment the following line if you need to relocate the vector table
+     anywhere in Flash or Sram, else the vector table is kept at the automatic
+     remap of boot address selected */
+/* #define USER_VECT_TAB_ADDRESS */
+
+#if defined(USER_VECT_TAB_ADDRESS)
+/*!< Uncomment the following line if you need to relocate your vector Table
+     in Sram else user remap will be done in Flash. */
+/* #define VECT_TAB_SRAM */
+#if defined(VECT_TAB_SRAM)
+#define VECT_TAB_BASE_ADDRESS   SRAM_BASE       /*!< Vector Table base address field.
+                                                     This value must be a multiple of 0x200. */
+#define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
+                                                     This value must be a multiple of 0x200. */
+#else
+#define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
+                                                     This value must be a multiple of 0x200. */
+#define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
+                                                     This value must be a multiple of 0x200. */
+#endif /* VECT_TAB_SRAM */
+#endif /* USER_VECT_TAB_ADDRESS */
+/******************************************************************************/
+/**
+  * @}
+  */
+
+/** @addtogroup STM32G0xx_System_Private_Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32G0xx_System_Private_Variables
+  * @{
+  */
+  /* The SystemCoreClock variable is updated in three ways:
+      1) by calling CMSIS function SystemCoreClockUpdate()
+      2) by calling HAL API function HAL_RCC_GetHCLKFreq()
+      3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
+         Note: If you use this function to configure the system clock; then there
+               is no need to call the 2 first functions listed above, since SystemCoreClock
+               variable is updated automatically.
+  */
+  uint32_t SystemCoreClock = 16000000UL;
+
+  const uint32_t AHBPrescTable[16UL] = {0UL, 0UL, 0UL, 0UL, 0UL, 0UL, 0UL, 0UL, 1UL, 2UL, 3UL, 4UL, 6UL, 7UL, 8UL, 9UL};
+  const uint32_t APBPrescTable[8UL] =  {0UL, 0UL, 0UL, 0UL, 1UL, 2UL, 3UL, 4UL};
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32G0xx_System_Private_FunctionPrototypes
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32G0xx_System_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief  Setup the microcontroller system.
+  * @param  None
+  * @retval None
+  */
+void SystemInit(void)
+{
+  /* Configure the Vector Table location -------------------------------------*/
+#if defined(USER_VECT_TAB_ADDRESS)
+  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
+#endif /* USER_VECT_TAB_ADDRESS */
+}
+
+/**
+  * @brief  Update SystemCoreClock variable according to Clock Register Values.
+  *         The SystemCoreClock variable contains the core clock (HCLK), it can
+  *         be used by the user application to setup the SysTick timer or configure
+  *         other parameters.
+  *
+  * @note   Each time the core clock (HCLK) changes, this function must be called
+  *         to update SystemCoreClock variable value. Otherwise, any configuration
+  *         based on this variable will be incorrect.
+  *
+  * @note   - The system frequency computed by this function is not the real
+  *           frequency in the chip. It is calculated based on the predefined
+  *           constant and the selected clock source:
+  *
+  *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**) / HSI division factor
+  *
+  *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
+  *
+  *           - If SYSCLK source is LSI, SystemCoreClock will contain the LSI_VALUE
+  *
+  *           - If SYSCLK source is LSE, SystemCoreClock will contain the LSE_VALUE
+  *
+  *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(***)
+  *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
+  *
+  *         (**) HSI_VALUE is a constant defined in stm32g0xx_hal_conf.h file (default value
+  *              16 MHz) but the real value may vary depending on the variations
+  *              in voltage and temperature.
+  *
+  *         (***) HSE_VALUE is a constant defined in stm32g0xx_hal_conf.h file (default value
+  *              8 MHz), user has to ensure that HSE_VALUE is same as the real
+  *              frequency of the crystal used. Otherwise, this function may
+  *              have wrong result.
+  *
+  *         - The result of this function could be not correct when using fractional
+  *           value for HSE crystal.
+  *
+  * @param  None
+  * @retval None
+  */
+void SystemCoreClockUpdate(void)
+{
+  uint32_t tmp;
+  uint32_t pllvco;
+  uint32_t pllr;
+  uint32_t pllsource;
+  uint32_t pllm;
+  uint32_t hsidiv;
+
+  /* Get SYSCLK source -------------------------------------------------------*/
+  switch (RCC->CFGR & RCC_CFGR_SWS)
+  {
+    case RCC_CFGR_SWS_0:                /* HSE used as system clock */
+      SystemCoreClock = HSE_VALUE;
+      break;
+
+    case (RCC_CFGR_SWS_1 | RCC_CFGR_SWS_0):  /* LSI used as system clock */
+      SystemCoreClock = LSI_VALUE;
+      break;
+
+    case RCC_CFGR_SWS_2:                /* LSE used as system clock */
+      SystemCoreClock = LSE_VALUE;
+      break;
+
+    case RCC_CFGR_SWS_1:  /* PLL used as system clock */
+      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
+         SYSCLK = PLL_VCO / PLLR
+         */
+      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
+      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL;
+
+      if(pllsource == 0x03UL)           /* HSE used as PLL clock source */
+      {
+        pllvco = (HSE_VALUE / pllm);
+      }
+      else                              /* HSI used as PLL clock source */
+      {
+          pllvco = (HSI_VALUE / pllm);
+      }
+      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
+      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
+
+      SystemCoreClock = pllvco/pllr;
+      break;
+      
+    case 0x00000000U:                   /* HSI used as system clock */
+    default:                            /* HSI used as system clock */
+      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV))>> RCC_CR_HSIDIV_Pos));
+      SystemCoreClock = (HSI_VALUE/hsidiv);
+      break;
+  }
+  /* Compute HCLK clock frequency --------------------------------------------*/
+  /* Get HCLK prescaler */
+  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
+  /* HCLK clock frequency */
+  SystemCoreClock >>= tmp;
+}
+
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_armcc.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_armcc.h
new file mode 100644
index 0000000..59f173a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_armcc.h
@@ -0,0 +1,894 @@
+/**************************************************************************//**
+ * @file     cmsis_armcc.h
+ * @brief    CMSIS compiler ARMCC (Arm Compiler 5) header file
+ * @version  V5.1.0
+ * @date     08. May 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __CMSIS_ARMCC_H
+#define __CMSIS_ARMCC_H
+
+
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 400677)
+  #error "Please use Arm Compiler Toolchain V4.0.677 or later!"
+#endif
+
+/* CMSIS compiler control architecture macros */
+#if ((defined (__TARGET_ARCH_6_M  ) && (__TARGET_ARCH_6_M   == 1)) || \
+     (defined (__TARGET_ARCH_6S_M ) && (__TARGET_ARCH_6S_M  == 1))   )
+  #define __ARM_ARCH_6M__           1
+#endif
+
+#if (defined (__TARGET_ARCH_7_M ) && (__TARGET_ARCH_7_M  == 1))
+  #define __ARM_ARCH_7M__           1
+#endif
+
+#if (defined (__TARGET_ARCH_7E_M) && (__TARGET_ARCH_7E_M == 1))
+  #define __ARM_ARCH_7EM__          1
+#endif
+
+  /* __ARM_ARCH_8M_BASE__  not applicable */
+  /* __ARM_ARCH_8M_MAIN__  not applicable */
+
+/* CMSIS compiler control DSP macros */
+#if ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
+  #define __ARM_FEATURE_DSP         1
+#endif
+
+/* CMSIS compiler specific defines */
+#ifndef   __ASM
+  #define __ASM                                  __asm
+#endif
+#ifndef   __INLINE
+  #define __INLINE                               __inline
+#endif
+#ifndef   __STATIC_INLINE
+  #define __STATIC_INLINE                        static __inline
+#endif
+#ifndef   __STATIC_FORCEINLINE                 
+  #define __STATIC_FORCEINLINE                   static __forceinline
+#endif           
+#ifndef   __NO_RETURN
+  #define __NO_RETURN                            __declspec(noreturn)
+#endif
+#ifndef   __USED
+  #define __USED                                 __attribute__((used))
+#endif
+#ifndef   __WEAK
+  #define __WEAK                                 __attribute__((weak))
+#endif
+#ifndef   __PACKED
+  #define __PACKED                               __attribute__((packed))
+#endif
+#ifndef   __PACKED_STRUCT
+  #define __PACKED_STRUCT                        __packed struct
+#endif
+#ifndef   __PACKED_UNION
+  #define __PACKED_UNION                         __packed union
+#endif
+#ifndef   __UNALIGNED_UINT32        /* deprecated */
+  #define __UNALIGNED_UINT32(x)                  (*((__packed uint32_t *)(x)))
+#endif
+#ifndef   __UNALIGNED_UINT16_WRITE
+  #define __UNALIGNED_UINT16_WRITE(addr, val)    ((*((__packed uint16_t *)(addr))) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT16_READ
+  #define __UNALIGNED_UINT16_READ(addr)          (*((const __packed uint16_t *)(addr)))
+#endif
+#ifndef   __UNALIGNED_UINT32_WRITE
+  #define __UNALIGNED_UINT32_WRITE(addr, val)    ((*((__packed uint32_t *)(addr))) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT32_READ
+  #define __UNALIGNED_UINT32_READ(addr)          (*((const __packed uint32_t *)(addr)))
+#endif
+#ifndef   __ALIGNED
+  #define __ALIGNED(x)                           __attribute__((aligned(x)))
+#endif
+#ifndef   __RESTRICT
+  #define __RESTRICT                             __restrict
+#endif
+#ifndef   __COMPILER_BARRIER
+  #define __COMPILER_BARRIER()                   __memory_changed()
+#endif
+
+/* #########################  Startup and Lowlevel Init  ######################## */
+
+#ifndef __PROGRAM_START
+#define __PROGRAM_START           __main
+#endif
+
+#ifndef __INITIAL_SP
+#define __INITIAL_SP              Image$$ARM_LIB_STACK$$ZI$$Limit
+#endif
+
+#ifndef __STACK_LIMIT
+#define __STACK_LIMIT             Image$$ARM_LIB_STACK$$ZI$$Base
+#endif
+
+#ifndef __VECTOR_TABLE
+#define __VECTOR_TABLE            __Vectors
+#endif
+
+#ifndef __VECTOR_TABLE_ATTRIBUTE
+#define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section("RESET")))
+#endif
+
+/* ###########################  Core Function Access  ########################### */
+/** \ingroup  CMSIS_Core_FunctionInterface
+    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
+  @{
+ */
+
+/**
+  \brief   Enable IRQ Interrupts
+  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+/* intrinsic void __enable_irq();     */
+
+
+/**
+  \brief   Disable IRQ Interrupts
+  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+/* intrinsic void __disable_irq();    */
+
+/**
+  \brief   Get Control Register
+  \details Returns the content of the Control Register.
+  \return               Control Register value
+ */
+__STATIC_INLINE uint32_t __get_CONTROL(void)
+{
+  register uint32_t __regControl         __ASM("control");
+  return(__regControl);
+}
+
+
+/**
+  \brief   Set Control Register
+  \details Writes the given value to the Control Register.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_INLINE void __set_CONTROL(uint32_t control)
+{
+  register uint32_t __regControl         __ASM("control");
+  __regControl = control;
+}
+
+
+/**
+  \brief   Get IPSR Register
+  \details Returns the content of the IPSR Register.
+  \return               IPSR Register value
+ */
+__STATIC_INLINE uint32_t __get_IPSR(void)
+{
+  register uint32_t __regIPSR          __ASM("ipsr");
+  return(__regIPSR);
+}
+
+
+/**
+  \brief   Get APSR Register
+  \details Returns the content of the APSR Register.
+  \return               APSR Register value
+ */
+__STATIC_INLINE uint32_t __get_APSR(void)
+{
+  register uint32_t __regAPSR          __ASM("apsr");
+  return(__regAPSR);
+}
+
+
+/**
+  \brief   Get xPSR Register
+  \details Returns the content of the xPSR Register.
+  \return               xPSR Register value
+ */
+__STATIC_INLINE uint32_t __get_xPSR(void)
+{
+  register uint32_t __regXPSR          __ASM("xpsr");
+  return(__regXPSR);
+}
+
+
+/**
+  \brief   Get Process Stack Pointer
+  \details Returns the current value of the Process Stack Pointer (PSP).
+  \return               PSP Register value
+ */
+__STATIC_INLINE uint32_t __get_PSP(void)
+{
+  register uint32_t __regProcessStackPointer  __ASM("psp");
+  return(__regProcessStackPointer);
+}
+
+
+/**
+  \brief   Set Process Stack Pointer
+  \details Assigns the given value to the Process Stack Pointer (PSP).
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
+{
+  register uint32_t __regProcessStackPointer  __ASM("psp");
+  __regProcessStackPointer = topOfProcStack;
+}
+
+
+/**
+  \brief   Get Main Stack Pointer
+  \details Returns the current value of the Main Stack Pointer (MSP).
+  \return               MSP Register value
+ */
+__STATIC_INLINE uint32_t __get_MSP(void)
+{
+  register uint32_t __regMainStackPointer     __ASM("msp");
+  return(__regMainStackPointer);
+}
+
+
+/**
+  \brief   Set Main Stack Pointer
+  \details Assigns the given value to the Main Stack Pointer (MSP).
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
+{
+  register uint32_t __regMainStackPointer     __ASM("msp");
+  __regMainStackPointer = topOfMainStack;
+}
+
+
+/**
+  \brief   Get Priority Mask
+  \details Returns the current state of the priority mask bit from the Priority Mask Register.
+  \return               Priority Mask value
+ */
+__STATIC_INLINE uint32_t __get_PRIMASK(void)
+{
+  register uint32_t __regPriMask         __ASM("primask");
+  return(__regPriMask);
+}
+
+
+/**
+  \brief   Set Priority Mask
+  \details Assigns the given value to the Priority Mask Register.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
+{
+  register uint32_t __regPriMask         __ASM("primask");
+  __regPriMask = (priMask);
+}
+
+
+#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+     (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
+
+/**
+  \brief   Enable FIQ
+  \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+#define __enable_fault_irq                __enable_fiq
+
+
+/**
+  \brief   Disable FIQ
+  \details Disables FIQ interrupts by setting the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+#define __disable_fault_irq               __disable_fiq
+
+
+/**
+  \brief   Get Base Priority
+  \details Returns the current value of the Base Priority register.
+  \return               Base Priority register value
+ */
+__STATIC_INLINE uint32_t  __get_BASEPRI(void)
+{
+  register uint32_t __regBasePri         __ASM("basepri");
+  return(__regBasePri);
+}
+
+
+/**
+  \brief   Set Base Priority
+  \details Assigns the given value to the Base Priority register.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
+{
+  register uint32_t __regBasePri         __ASM("basepri");
+  __regBasePri = (basePri & 0xFFU);
+}
+
+
+/**
+  \brief   Set Base Priority with condition
+  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
+           or the new value increases the BASEPRI priority level.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
+{
+  register uint32_t __regBasePriMax      __ASM("basepri_max");
+  __regBasePriMax = (basePri & 0xFFU);
+}
+
+
+/**
+  \brief   Get Fault Mask
+  \details Returns the current value of the Fault Mask register.
+  \return               Fault Mask register value
+ */
+__STATIC_INLINE uint32_t __get_FAULTMASK(void)
+{
+  register uint32_t __regFaultMask       __ASM("faultmask");
+  return(__regFaultMask);
+}
+
+
+/**
+  \brief   Set Fault Mask
+  \details Assigns the given value to the Fault Mask register.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
+{
+  register uint32_t __regFaultMask       __ASM("faultmask");
+  __regFaultMask = (faultMask & (uint32_t)1U);
+}
+
+#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+           (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     ) */
+
+
+/**
+  \brief   Get FPSCR
+  \details Returns the current value of the Floating Point Status/Control register.
+  \return               Floating Point Status/Control register value
+ */
+__STATIC_INLINE uint32_t __get_FPSCR(void)
+{
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+  register uint32_t __regfpscr         __ASM("fpscr");
+  return(__regfpscr);
+#else
+   return(0U);
+#endif
+}
+
+
+/**
+  \brief   Set FPSCR
+  \details Assigns the given value to the Floating Point Status/Control register.
+  \param [in]    fpscr  Floating Point Status/Control value to set
+ */
+__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
+{
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+  register uint32_t __regfpscr         __ASM("fpscr");
+  __regfpscr = (fpscr);
+#else
+  (void)fpscr;
+#endif
+}
+
+
+/*@} end of CMSIS_Core_RegAccFunctions */
+
+
+/* ##########################  Core Instruction Access  ######################### */
+/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
+  Access to dedicated instructions
+  @{
+*/
+
+/**
+  \brief   No Operation
+  \details No Operation does nothing. This instruction can be used for code alignment purposes.
+ */
+#define __NOP                             __nop
+
+
+/**
+  \brief   Wait For Interrupt
+  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
+ */
+#define __WFI                             __wfi
+
+
+/**
+  \brief   Wait For Event
+  \details Wait For Event is a hint instruction that permits the processor to enter
+           a low-power state until one of a number of events occurs.
+ */
+#define __WFE                             __wfe
+
+
+/**
+  \brief   Send Event
+  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
+ */
+#define __SEV                             __sev
+
+
+/**
+  \brief   Instruction Synchronization Barrier
+  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
+           so that all instructions following the ISB are fetched from cache or memory,
+           after the instruction has been completed.
+ */
+#define __ISB() do {\
+                   __schedule_barrier();\
+                   __isb(0xF);\
+                   __schedule_barrier();\
+                } while (0U)
+
+/**
+  \brief   Data Synchronization Barrier
+  \details Acts as a special kind of Data Memory Barrier.
+           It completes when all explicit memory accesses before this instruction complete.
+ */
+#define __DSB() do {\
+                   __schedule_barrier();\
+                   __dsb(0xF);\
+                   __schedule_barrier();\
+                } while (0U)
+
+/**
+  \brief   Data Memory Barrier
+  \details Ensures the apparent order of the explicit memory operations before
+           and after the instruction, without ensuring their completion.
+ */
+#define __DMB() do {\
+                   __schedule_barrier();\
+                   __dmb(0xF);\
+                   __schedule_barrier();\
+                } while (0U)
+
+                  
+/**
+  \brief   Reverse byte order (32 bit)
+  \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REV                             __rev
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#ifndef __NO_EMBEDDED_ASM
+__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
+{
+  rev16 r0, r0
+  bx lr
+}
+#endif
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#ifndef __NO_EMBEDDED_ASM
+__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int16_t __REVSH(int16_t value)
+{
+  revsh r0, r0
+  bx lr
+}
+#endif
+
+
+/**
+  \brief   Rotate Right in unsigned value (32 bit)
+  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
+  \param [in]    op1  Value to rotate
+  \param [in]    op2  Number of Bits to rotate
+  \return               Rotated value
+ */
+#define __ROR                             __ror
+
+
+/**
+  \brief   Breakpoint
+  \details Causes the processor to enter Debug state.
+           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
+  \param [in]    value  is ignored by the processor.
+                 If required, a debugger can use it to store additional information about the breakpoint.
+ */
+#define __BKPT(value)                       __breakpoint(value)
+
+
+/**
+  \brief   Reverse bit order of value
+  \details Reverses the bit order of the given value.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+     (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
+  #define __RBIT                          __rbit
+#else
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
+{
+  uint32_t result;
+  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
+
+  result = value;                      /* r will be reversed bits of v; first get LSB of v */
+  for (value >>= 1U; value != 0U; value >>= 1U)
+  {
+    result <<= 1U;
+    result |= value & 1U;
+    s--;
+  }
+  result <<= s;                        /* shift when v's highest bits are zero */
+  return result;
+}
+#endif
+
+
+/**
+  \brief   Count leading zeros
+  \details Counts the number of leading zeros of a data value.
+  \param [in]  value  Value to count the leading zeros
+  \return             number of leading zeros in value
+ */
+#define __CLZ                             __clz
+
+
+#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+     (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
+
+/**
+  \brief   LDR Exclusive (8 bit)
+  \details Executes a exclusive LDR instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __LDREXB(ptr)                                                        ((uint8_t ) __ldrex(ptr))
+#else
+  #define __LDREXB(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint8_t ) __ldrex(ptr))  _Pragma("pop")
+#endif
+
+
+/**
+  \brief   LDR Exclusive (16 bit)
+  \details Executes a exclusive LDR instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __LDREXH(ptr)                                                        ((uint16_t) __ldrex(ptr))
+#else
+  #define __LDREXH(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint16_t) __ldrex(ptr))  _Pragma("pop")
+#endif
+
+
+/**
+  \brief   LDR Exclusive (32 bit)
+  \details Executes a exclusive LDR instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __LDREXW(ptr)                                                        ((uint32_t ) __ldrex(ptr))
+#else
+  #define __LDREXW(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint32_t ) __ldrex(ptr))  _Pragma("pop")
+#endif
+
+
+/**
+  \brief   STR Exclusive (8 bit)
+  \details Executes a exclusive STR instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __STREXB(value, ptr)                                                 __strex(value, ptr)
+#else
+  #define __STREXB(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
+#endif
+
+
+/**
+  \brief   STR Exclusive (16 bit)
+  \details Executes a exclusive STR instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __STREXH(value, ptr)                                                 __strex(value, ptr)
+#else
+  #define __STREXH(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
+#endif
+
+
+/**
+  \brief   STR Exclusive (32 bit)
+  \details Executes a exclusive STR instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __STREXW(value, ptr)                                                 __strex(value, ptr)
+#else
+  #define __STREXW(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
+#endif
+
+
+/**
+  \brief   Remove the exclusive lock
+  \details Removes the exclusive lock which is created by LDREX.
+ */
+#define __CLREX                           __clrex
+
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+#define __SSAT                            __ssat
+
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+#define __USAT                            __usat
+
+
+/**
+  \brief   Rotate Right with Extend (32 bit)
+  \details Moves each bit of a bitstring right by one bit.
+           The carry input is shifted in at the left end of the bitstring.
+  \param [in]    value  Value to rotate
+  \return               Rotated value
+ */
+#ifndef __NO_EMBEDDED_ASM
+__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
+{
+  rrx r0, r0
+  bx lr
+}
+#endif
+
+
+/**
+  \brief   LDRT Unprivileged (8 bit)
+  \details Executes a Unprivileged LDRT instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+#define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
+
+
+/**
+  \brief   LDRT Unprivileged (16 bit)
+  \details Executes a Unprivileged LDRT instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+#define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
+
+
+/**
+  \brief   LDRT Unprivileged (32 bit)
+  \details Executes a Unprivileged LDRT instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+#define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
+
+
+/**
+  \brief   STRT Unprivileged (8 bit)
+  \details Executes a Unprivileged STRT instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+#define __STRBT(value, ptr)               __strt(value, ptr)
+
+
+/**
+  \brief   STRT Unprivileged (16 bit)
+  \details Executes a Unprivileged STRT instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+#define __STRHT(value, ptr)               __strt(value, ptr)
+
+
+/**
+  \brief   STRT Unprivileged (32 bit)
+  \details Executes a Unprivileged STRT instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+#define __STRT(value, ptr)                __strt(value, ptr)
+
+#else  /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+           (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     ) */
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+__attribute__((always_inline)) __STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat)
+{
+  if ((sat >= 1U) && (sat <= 32U))
+  {
+    const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
+    const int32_t min = -1 - max ;
+    if (val > max)
+    {
+      return max;
+    }
+    else if (val < min)
+    {
+      return min;
+    }
+  }
+  return val;
+}
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat)
+{
+  if (sat <= 31U)
+  {
+    const uint32_t max = ((1U << sat) - 1U);
+    if (val > (int32_t)max)
+    {
+      return max;
+    }
+    else if (val < 0)
+    {
+      return 0U;
+    }
+  }
+  return (uint32_t)val;
+}
+
+#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+           (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     ) */
+
+/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
+
+
+/* ###################  Compiler specific Intrinsics  ########################### */
+/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
+  Access to dedicated SIMD instructions
+  @{
+*/
+
+#if ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
+
+#define __SADD8                           __sadd8
+#define __QADD8                           __qadd8
+#define __SHADD8                          __shadd8
+#define __UADD8                           __uadd8
+#define __UQADD8                          __uqadd8
+#define __UHADD8                          __uhadd8
+#define __SSUB8                           __ssub8
+#define __QSUB8                           __qsub8
+#define __SHSUB8                          __shsub8
+#define __USUB8                           __usub8
+#define __UQSUB8                          __uqsub8
+#define __UHSUB8                          __uhsub8
+#define __SADD16                          __sadd16
+#define __QADD16                          __qadd16
+#define __SHADD16                         __shadd16
+#define __UADD16                          __uadd16
+#define __UQADD16                         __uqadd16
+#define __UHADD16                         __uhadd16
+#define __SSUB16                          __ssub16
+#define __QSUB16                          __qsub16
+#define __SHSUB16                         __shsub16
+#define __USUB16                          __usub16
+#define __UQSUB16                         __uqsub16
+#define __UHSUB16                         __uhsub16
+#define __SASX                            __sasx
+#define __QASX                            __qasx
+#define __SHASX                           __shasx
+#define __UASX                            __uasx
+#define __UQASX                           __uqasx
+#define __UHASX                           __uhasx
+#define __SSAX                            __ssax
+#define __QSAX                            __qsax
+#define __SHSAX                           __shsax
+#define __USAX                            __usax
+#define __UQSAX                           __uqsax
+#define __UHSAX                           __uhsax
+#define __USAD8                           __usad8
+#define __USADA8                          __usada8
+#define __SSAT16                          __ssat16
+#define __USAT16                          __usat16
+#define __UXTB16                          __uxtb16
+#define __UXTAB16                         __uxtab16
+#define __SXTB16                          __sxtb16
+#define __SXTAB16                         __sxtab16
+#define __SMUAD                           __smuad
+#define __SMUADX                          __smuadx
+#define __SMLAD                           __smlad
+#define __SMLADX                          __smladx
+#define __SMLALD                          __smlald
+#define __SMLALDX                         __smlaldx
+#define __SMUSD                           __smusd
+#define __SMUSDX                          __smusdx
+#define __SMLSD                           __smlsd
+#define __SMLSDX                          __smlsdx
+#define __SMLSLD                          __smlsld
+#define __SMLSLDX                         __smlsldx
+#define __SEL                             __sel
+#define __QADD                            __qadd
+#define __QSUB                            __qsub
+
+#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |  \
+                                           ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
+
+#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |  \
+                                           ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
+
+#define __SMMLA(ARG1,ARG2,ARG3)          ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + \
+                                                      ((int64_t)(ARG3) << 32U)     ) >> 32U))
+
+#endif /* ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     ) */
+/*@} end of group CMSIS_SIMD_intrinsics */
+
+
+#endif /* __CMSIS_ARMCC_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_armclang.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_armclang.h
new file mode 100644
index 0000000..e917f35
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_armclang.h
@@ -0,0 +1,1444 @@
+/**************************************************************************//**
+ * @file     cmsis_armclang.h
+ * @brief    CMSIS compiler armclang (Arm Compiler 6) header file
+ * @version  V5.2.0
+ * @date     08. May 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/*lint -esym(9058, IRQn)*/ /* disable MISRA 2012 Rule 2.4 for IRQn */
+
+#ifndef __CMSIS_ARMCLANG_H
+#define __CMSIS_ARMCLANG_H
+
+#pragma clang system_header   /* treat file as system include file */
+
+#ifndef __ARM_COMPAT_H
+#include <arm_compat.h>    /* Compatibility header for Arm Compiler 5 intrinsics */
+#endif
+
+/* CMSIS compiler specific defines */
+#ifndef   __ASM
+  #define __ASM                                  __asm
+#endif
+#ifndef   __INLINE
+  #define __INLINE                               __inline
+#endif
+#ifndef   __STATIC_INLINE
+  #define __STATIC_INLINE                        static __inline
+#endif
+#ifndef   __STATIC_FORCEINLINE
+  #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static __inline
+#endif
+#ifndef   __NO_RETURN
+  #define __NO_RETURN                            __attribute__((__noreturn__))
+#endif
+#ifndef   __USED
+  #define __USED                                 __attribute__((used))
+#endif
+#ifndef   __WEAK
+  #define __WEAK                                 __attribute__((weak))
+#endif
+#ifndef   __PACKED
+  #define __PACKED                               __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __PACKED_STRUCT
+  #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __PACKED_UNION
+  #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __UNALIGNED_UINT32        /* deprecated */
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT32)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32 */
+  struct __attribute__((packed)) T_UINT32 { uint32_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+#endif
+#ifndef   __UNALIGNED_UINT16_WRITE
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT16_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_WRITE */
+  __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT16_READ
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT16_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_READ */
+  __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+#endif
+#ifndef   __UNALIGNED_UINT32_WRITE
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT32_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_WRITE */
+  __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT32_READ
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT32_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_READ */
+  __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+#endif
+#ifndef   __ALIGNED
+  #define __ALIGNED(x)                           __attribute__((aligned(x)))
+#endif
+#ifndef   __RESTRICT
+  #define __RESTRICT                             __restrict
+#endif
+#ifndef   __COMPILER_BARRIER
+  #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
+#endif
+
+/* #########################  Startup and Lowlevel Init  ######################## */
+
+#ifndef __PROGRAM_START
+#define __PROGRAM_START           __main
+#endif
+
+#ifndef __INITIAL_SP
+#define __INITIAL_SP              Image$$ARM_LIB_STACK$$ZI$$Limit
+#endif
+
+#ifndef __STACK_LIMIT
+#define __STACK_LIMIT             Image$$ARM_LIB_STACK$$ZI$$Base
+#endif
+
+#ifndef __VECTOR_TABLE
+#define __VECTOR_TABLE            __Vectors
+#endif
+
+#ifndef __VECTOR_TABLE_ATTRIBUTE
+#define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section("RESET")))
+#endif
+
+/* ###########################  Core Function Access  ########################### */
+/** \ingroup  CMSIS_Core_FunctionInterface
+    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
+  @{
+ */
+
+/**
+  \brief   Enable IRQ Interrupts
+  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+/* intrinsic void __enable_irq();  see arm_compat.h */
+
+
+/**
+  \brief   Disable IRQ Interrupts
+  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+/* intrinsic void __disable_irq();  see arm_compat.h */
+
+
+/**
+  \brief   Get Control Register
+  \details Returns the content of the Control Register.
+  \return               Control Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Control Register (non-secure)
+  \details Returns the content of the non-secure Control Register when in secure mode.
+  \return               non-secure Control Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Control Register
+  \details Writes the given value to the Control Register.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
+{
+  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Control Register (non-secure)
+  \details Writes the given value to the non-secure Control Register when in secure state.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
+{
+  __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
+}
+#endif
+
+
+/**
+  \brief   Get IPSR Register
+  \details Returns the content of the IPSR Register.
+  \return               IPSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get APSR Register
+  \details Returns the content of the APSR Register.
+  \return               APSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_APSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, apsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get xPSR Register
+  \details Returns the content of the xPSR Register.
+  \return               xPSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_xPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get Process Stack Pointer
+  \details Returns the current value of the Process Stack Pointer (PSP).
+  \return               PSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PSP(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Process Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state.
+  \return               PSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Process Stack Pointer
+  \details Assigns the given value to the Process Stack Pointer (PSP).
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Process Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state.
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
+}
+#endif
+
+
+/**
+  \brief   Get Main Stack Pointer
+  \details Returns the current value of the Main Stack Pointer (MSP).
+  \return               MSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_MSP(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, msp" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Main Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state.
+  \return               MSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Main Stack Pointer
+  \details Assigns the given value to the Main Stack Pointer (MSP).
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Main Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
+}
+#endif
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
+  \return               SP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Set Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
+  \param [in]    topOfStack  Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
+{
+  __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
+}
+#endif
+
+
+/**
+  \brief   Get Priority Mask
+  \details Returns the current state of the priority mask bit from the Priority Mask Register.
+  \return               Priority Mask value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Priority Mask (non-secure)
+  \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state.
+  \return               Priority Mask value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Priority Mask
+  \details Assigns the given value to the Priority Mask Register.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Priority Mask (non-secure)
+  \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
+}
+#endif
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
+/**
+  \brief   Enable FIQ
+  \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+#define __enable_fault_irq                __enable_fiq   /* see arm_compat.h */
+
+
+/**
+  \brief   Disable FIQ
+  \details Disables FIQ interrupts by setting the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+#define __disable_fault_irq               __disable_fiq   /* see arm_compat.h */
+
+
+/**
+  \brief   Get Base Priority
+  \details Returns the current value of the Base Priority register.
+  \return               Base Priority register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Base Priority (non-secure)
+  \details Returns the current value of the non-secure Base Priority register when in secure state.
+  \return               Base Priority register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Base Priority
+  \details Assigns the given value to the Base Priority register.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Base Priority (non-secure)
+  \details Assigns the given value to the non-secure Base Priority register when in secure state.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
+}
+#endif
+
+
+/**
+  \brief   Set Base Priority with condition
+  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
+           or the new value increases the BASEPRI priority level.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
+}
+
+
+/**
+  \brief   Get Fault Mask
+  \details Returns the current value of the Fault Mask register.
+  \return               Fault Mask register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Fault Mask (non-secure)
+  \details Returns the current value of the non-secure Fault Mask register when in secure state.
+  \return               Fault Mask register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Fault Mask
+  \details Assigns the given value to the Fault Mask register.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Fault Mask (non-secure)
+  \details Assigns the given value to the non-secure Fault Mask register when in secure state.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
+}
+#endif
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+
+/**
+  \brief   Get Process Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always in non-secure
+  mode.
+  
+  \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
+  \return               PSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
+  return result;
+#endif
+}
+
+#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Process Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always in non-secure
+  mode.
+
+  \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
+  \return               PSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
+  return result;
+#endif
+}
+#endif
+
+
+/**
+  \brief   Set Process Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored in non-secure
+  mode.
+  
+  \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
+  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  (void)ProcStackPtrLimit;
+#else
+  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Set Process Stack Pointer (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored in non-secure
+  mode.
+
+  \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
+  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  (void)ProcStackPtrLimit;
+#else
+  __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
+#endif
+}
+#endif
+
+
+/**
+  \brief   Get Main Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always.
+
+  \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
+  \return               MSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, msplim" : "=r" (result) );
+  return result;
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Get Main Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always.
+
+  \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state.
+  \return               MSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
+  return result;
+#endif
+}
+#endif
+
+
+/**
+  \brief   Set Main Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored.
+
+  \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
+  \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  (void)MainStackPtrLimit;
+#else
+  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Set Main Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored.
+
+  \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state.
+  \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  (void)MainStackPtrLimit;
+#else
+  __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
+#endif
+}
+#endif
+
+#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+/**
+  \brief   Get FPSCR
+  \details Returns the current value of the Floating Point Status/Control register.
+  \return               Floating Point Status/Control register value
+ */
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+#define __get_FPSCR      (uint32_t)__builtin_arm_get_fpscr
+#else
+#define __get_FPSCR()      ((uint32_t)0U)
+#endif
+
+/**
+  \brief   Set FPSCR
+  \details Assigns the given value to the Floating Point Status/Control register.
+  \param [in]    fpscr  Floating Point Status/Control value to set
+ */
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+#define __set_FPSCR      __builtin_arm_set_fpscr
+#else
+#define __set_FPSCR(x)      ((void)(x))
+#endif
+
+
+/*@} end of CMSIS_Core_RegAccFunctions */
+
+
+/* ##########################  Core Instruction Access  ######################### */
+/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
+  Access to dedicated instructions
+  @{
+*/
+
+/* Define macros for porting to both thumb1 and thumb2.
+ * For thumb1, use low register (r0-r7), specified by constraint "l"
+ * Otherwise, use general registers, specified by constraint "r" */
+#if defined (__thumb__) && !defined (__thumb2__)
+#define __CMSIS_GCC_OUT_REG(r) "=l" (r)
+#define __CMSIS_GCC_RW_REG(r) "+l" (r)
+#define __CMSIS_GCC_USE_REG(r) "l" (r)
+#else
+#define __CMSIS_GCC_OUT_REG(r) "=r" (r)
+#define __CMSIS_GCC_RW_REG(r) "+r" (r)
+#define __CMSIS_GCC_USE_REG(r) "r" (r)
+#endif
+
+/**
+  \brief   No Operation
+  \details No Operation does nothing. This instruction can be used for code alignment purposes.
+ */
+#define __NOP          __builtin_arm_nop
+
+/**
+  \brief   Wait For Interrupt
+  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
+ */
+#define __WFI          __builtin_arm_wfi
+
+
+/**
+  \brief   Wait For Event
+  \details Wait For Event is a hint instruction that permits the processor to enter
+           a low-power state until one of a number of events occurs.
+ */
+#define __WFE          __builtin_arm_wfe
+
+
+/**
+  \brief   Send Event
+  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
+ */
+#define __SEV          __builtin_arm_sev
+
+
+/**
+  \brief   Instruction Synchronization Barrier
+  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
+           so that all instructions following the ISB are fetched from cache or memory,
+           after the instruction has been completed.
+ */
+#define __ISB()        __builtin_arm_isb(0xF)
+
+/**
+  \brief   Data Synchronization Barrier
+  \details Acts as a special kind of Data Memory Barrier.
+           It completes when all explicit memory accesses before this instruction complete.
+ */
+#define __DSB()        __builtin_arm_dsb(0xF)
+
+
+/**
+  \brief   Data Memory Barrier
+  \details Ensures the apparent order of the explicit memory operations before
+           and after the instruction, without ensuring their completion.
+ */
+#define __DMB()        __builtin_arm_dmb(0xF)
+
+
+/**
+  \brief   Reverse byte order (32 bit)
+  \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REV(value)   __builtin_bswap32(value)
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REV16(value) __ROR(__REV(value), 16)
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REVSH(value) (int16_t)__builtin_bswap16(value)
+
+
+/**
+  \brief   Rotate Right in unsigned value (32 bit)
+  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
+  \param [in]    op1  Value to rotate
+  \param [in]    op2  Number of Bits to rotate
+  \return               Rotated value
+ */
+__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
+{
+  op2 %= 32U;
+  if (op2 == 0U)
+  {
+    return op1;
+  }
+  return (op1 >> op2) | (op1 << (32U - op2));
+}
+
+
+/**
+  \brief   Breakpoint
+  \details Causes the processor to enter Debug state.
+           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
+  \param [in]    value  is ignored by the processor.
+                 If required, a debugger can use it to store additional information about the breakpoint.
+ */
+#define __BKPT(value)     __ASM volatile ("bkpt "#value)
+
+
+/**
+  \brief   Reverse bit order of value
+  \details Reverses the bit order of the given value.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __RBIT            __builtin_arm_rbit
+
+/**
+  \brief   Count leading zeros
+  \details Counts the number of leading zeros of a data value.
+  \param [in]  value  Value to count the leading zeros
+  \return             number of leading zeros in value
+ */
+__STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
+{
+  /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
+     __builtin_clz(0) is undefined behaviour, so handle this case specially.
+     This guarantees ARM-compatible results if happening to compile on a non-ARM
+     target, and ensures the compiler doesn't decide to activate any
+     optimisations using the logic "value was passed to __builtin_clz, so it
+     is non-zero".
+     ARM Compiler 6.10 and possibly earlier will optimise this test away, leaving a
+     single CLZ instruction.
+   */
+  if (value == 0U)
+  {
+    return 32U;
+  }
+  return __builtin_clz(value);
+}
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+/**
+  \brief   LDR Exclusive (8 bit)
+  \details Executes a exclusive LDR instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+#define __LDREXB        (uint8_t)__builtin_arm_ldrex
+
+
+/**
+  \brief   LDR Exclusive (16 bit)
+  \details Executes a exclusive LDR instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+#define __LDREXH        (uint16_t)__builtin_arm_ldrex
+
+
+/**
+  \brief   LDR Exclusive (32 bit)
+  \details Executes a exclusive LDR instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+#define __LDREXW        (uint32_t)__builtin_arm_ldrex
+
+
+/**
+  \brief   STR Exclusive (8 bit)
+  \details Executes a exclusive STR instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define __STREXB        (uint32_t)__builtin_arm_strex
+
+
+/**
+  \brief   STR Exclusive (16 bit)
+  \details Executes a exclusive STR instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define __STREXH        (uint32_t)__builtin_arm_strex
+
+
+/**
+  \brief   STR Exclusive (32 bit)
+  \details Executes a exclusive STR instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define __STREXW        (uint32_t)__builtin_arm_strex
+
+
+/**
+  \brief   Remove the exclusive lock
+  \details Removes the exclusive lock which is created by LDREX.
+ */
+#define __CLREX             __builtin_arm_clrex
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+#define __SSAT             __builtin_arm_ssat
+
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+#define __USAT             __builtin_arm_usat
+
+
+/**
+  \brief   Rotate Right with Extend (32 bit)
+  \details Moves each bit of a bitstring right by one bit.
+           The carry input is shifted in at the left end of the bitstring.
+  \param [in]    value  Value to rotate
+  \return               Rotated value
+ */
+__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
+{
+  uint32_t result;
+
+  __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return(result);
+}
+
+
+/**
+  \brief   LDRT Unprivileged (8 bit)
+  \details Executes a Unprivileged LDRT instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint8_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (16 bit)
+  \details Executes a Unprivileged LDRT instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint16_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (32 bit)
+  \details Executes a Unprivileged LDRT instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return(result);
+}
+
+
+/**
+  \brief   STRT Unprivileged (8 bit)
+  \details Executes a Unprivileged STRT instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
+{
+  __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (16 bit)
+  \details Executes a Unprivileged STRT instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
+{
+  __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (32 bit)
+  \details Executes a Unprivileged STRT instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
+{
+  __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
+}
+
+#else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
+{
+  if ((sat >= 1U) && (sat <= 32U))
+  {
+    const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
+    const int32_t min = -1 - max ;
+    if (val > max)
+    {
+      return max;
+    }
+    else if (val < min)
+    {
+      return min;
+    }
+  }
+  return val;
+}
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
+{
+  if (sat <= 31U)
+  {
+    const uint32_t max = ((1U << sat) - 1U);
+    if (val > (int32_t)max)
+    {
+      return max;
+    }
+    else if (val < 0)
+    {
+      return 0U;
+    }
+  }
+  return (uint32_t)val;
+}
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+/**
+  \brief   Load-Acquire (8 bit)
+  \details Executes a LDAB instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint8_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire (16 bit)
+  \details Executes a LDAH instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint16_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire (32 bit)
+  \details Executes a LDA instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return(result);
+}
+
+
+/**
+  \brief   Store-Release (8 bit)
+  \details Executes a STLB instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
+{
+  __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Store-Release (16 bit)
+  \details Executes a STLH instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
+{
+  __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Store-Release (32 bit)
+  \details Executes a STL instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
+{
+  __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Load-Acquire Exclusive (8 bit)
+  \details Executes a LDAB exclusive instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+#define     __LDAEXB                 (uint8_t)__builtin_arm_ldaex
+
+
+/**
+  \brief   Load-Acquire Exclusive (16 bit)
+  \details Executes a LDAH exclusive instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+#define     __LDAEXH                 (uint16_t)__builtin_arm_ldaex
+
+
+/**
+  \brief   Load-Acquire Exclusive (32 bit)
+  \details Executes a LDA exclusive instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+#define     __LDAEX                  (uint32_t)__builtin_arm_ldaex
+
+
+/**
+  \brief   Store-Release Exclusive (8 bit)
+  \details Executes a STLB exclusive instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define     __STLEXB                 (uint32_t)__builtin_arm_stlex
+
+
+/**
+  \brief   Store-Release Exclusive (16 bit)
+  \details Executes a STLH exclusive instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define     __STLEXH                 (uint32_t)__builtin_arm_stlex
+
+
+/**
+  \brief   Store-Release Exclusive (32 bit)
+  \details Executes a STL exclusive instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define     __STLEX                  (uint32_t)__builtin_arm_stlex
+
+#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
+
+
+/* ###################  Compiler specific Intrinsics  ########################### */
+/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
+  Access to dedicated SIMD instructions
+  @{
+*/
+
+#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
+
+#define     __SADD8                 __builtin_arm_sadd8
+#define     __QADD8                 __builtin_arm_qadd8
+#define     __SHADD8                __builtin_arm_shadd8
+#define     __UADD8                 __builtin_arm_uadd8
+#define     __UQADD8                __builtin_arm_uqadd8
+#define     __UHADD8                __builtin_arm_uhadd8
+#define     __SSUB8                 __builtin_arm_ssub8
+#define     __QSUB8                 __builtin_arm_qsub8
+#define     __SHSUB8                __builtin_arm_shsub8
+#define     __USUB8                 __builtin_arm_usub8
+#define     __UQSUB8                __builtin_arm_uqsub8
+#define     __UHSUB8                __builtin_arm_uhsub8
+#define     __SADD16                __builtin_arm_sadd16
+#define     __QADD16                __builtin_arm_qadd16
+#define     __SHADD16               __builtin_arm_shadd16
+#define     __UADD16                __builtin_arm_uadd16
+#define     __UQADD16               __builtin_arm_uqadd16
+#define     __UHADD16               __builtin_arm_uhadd16
+#define     __SSUB16                __builtin_arm_ssub16
+#define     __QSUB16                __builtin_arm_qsub16
+#define     __SHSUB16               __builtin_arm_shsub16
+#define     __USUB16                __builtin_arm_usub16
+#define     __UQSUB16               __builtin_arm_uqsub16
+#define     __UHSUB16               __builtin_arm_uhsub16
+#define     __SASX                  __builtin_arm_sasx
+#define     __QASX                  __builtin_arm_qasx
+#define     __SHASX                 __builtin_arm_shasx
+#define     __UASX                  __builtin_arm_uasx
+#define     __UQASX                 __builtin_arm_uqasx
+#define     __UHASX                 __builtin_arm_uhasx
+#define     __SSAX                  __builtin_arm_ssax
+#define     __QSAX                  __builtin_arm_qsax
+#define     __SHSAX                 __builtin_arm_shsax
+#define     __USAX                  __builtin_arm_usax
+#define     __UQSAX                 __builtin_arm_uqsax
+#define     __UHSAX                 __builtin_arm_uhsax
+#define     __USAD8                 __builtin_arm_usad8
+#define     __USADA8                __builtin_arm_usada8
+#define     __SSAT16                __builtin_arm_ssat16
+#define     __USAT16                __builtin_arm_usat16
+#define     __UXTB16                __builtin_arm_uxtb16
+#define     __UXTAB16               __builtin_arm_uxtab16
+#define     __SXTB16                __builtin_arm_sxtb16
+#define     __SXTAB16               __builtin_arm_sxtab16
+#define     __SMUAD                 __builtin_arm_smuad
+#define     __SMUADX                __builtin_arm_smuadx
+#define     __SMLAD                 __builtin_arm_smlad
+#define     __SMLADX                __builtin_arm_smladx
+#define     __SMLALD                __builtin_arm_smlald
+#define     __SMLALDX               __builtin_arm_smlaldx
+#define     __SMUSD                 __builtin_arm_smusd
+#define     __SMUSDX                __builtin_arm_smusdx
+#define     __SMLSD                 __builtin_arm_smlsd
+#define     __SMLSDX                __builtin_arm_smlsdx
+#define     __SMLSLD                __builtin_arm_smlsld
+#define     __SMLSLDX               __builtin_arm_smlsldx
+#define     __SEL                   __builtin_arm_sel
+#define     __QADD                  __builtin_arm_qadd
+#define     __QSUB                  __builtin_arm_qsub
+
+#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |  \
+                                           ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
+
+#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |  \
+                                           ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
+
+__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)
+{
+  int32_t result;
+
+  __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r"  (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+#endif /* (__ARM_FEATURE_DSP == 1) */
+/*@} end of group CMSIS_SIMD_intrinsics */
+
+
+#endif /* __CMSIS_ARMCLANG_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_armclang_ltm.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_armclang_ltm.h
new file mode 100644
index 0000000..feec324
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_armclang_ltm.h
@@ -0,0 +1,1891 @@
+/**************************************************************************//**
+ * @file     cmsis_armclang_ltm.h
+ * @brief    CMSIS compiler armclang (Arm Compiler 6) header file
+ * @version  V1.2.0
+ * @date     08. May 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2018-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/*lint -esym(9058, IRQn)*/ /* disable MISRA 2012 Rule 2.4 for IRQn */
+
+#ifndef __CMSIS_ARMCLANG_H
+#define __CMSIS_ARMCLANG_H
+
+#pragma clang system_header   /* treat file as system include file */
+
+#ifndef __ARM_COMPAT_H
+#include <arm_compat.h>    /* Compatibility header for Arm Compiler 5 intrinsics */
+#endif
+
+/* CMSIS compiler specific defines */
+#ifndef   __ASM
+  #define __ASM                                  __asm
+#endif
+#ifndef   __INLINE
+  #define __INLINE                               __inline
+#endif
+#ifndef   __STATIC_INLINE
+  #define __STATIC_INLINE                        static __inline
+#endif
+#ifndef   __STATIC_FORCEINLINE
+  #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static __inline
+#endif
+#ifndef   __NO_RETURN
+  #define __NO_RETURN                            __attribute__((__noreturn__))
+#endif
+#ifndef   __USED
+  #define __USED                                 __attribute__((used))
+#endif
+#ifndef   __WEAK
+  #define __WEAK                                 __attribute__((weak))
+#endif
+#ifndef   __PACKED
+  #define __PACKED                               __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __PACKED_STRUCT
+  #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __PACKED_UNION
+  #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __UNALIGNED_UINT32        /* deprecated */
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT32)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32 */
+  struct __attribute__((packed)) T_UINT32 { uint32_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+#endif
+#ifndef   __UNALIGNED_UINT16_WRITE
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT16_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_WRITE */
+  __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT16_READ
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT16_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_READ */
+  __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+#endif
+#ifndef   __UNALIGNED_UINT32_WRITE
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT32_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_WRITE */
+  __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT32_READ
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT32_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_READ */
+  __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+#endif
+#ifndef   __ALIGNED
+  #define __ALIGNED(x)                           __attribute__((aligned(x)))
+#endif
+#ifndef   __RESTRICT
+  #define __RESTRICT                             __restrict
+#endif
+#ifndef   __COMPILER_BARRIER
+  #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
+#endif
+
+/* #########################  Startup and Lowlevel Init  ######################## */
+
+#ifndef __PROGRAM_START
+#define __PROGRAM_START           __main
+#endif
+
+#ifndef __INITIAL_SP
+#define __INITIAL_SP              Image$$ARM_LIB_STACK$$ZI$$Limit
+#endif
+
+#ifndef __STACK_LIMIT
+#define __STACK_LIMIT             Image$$ARM_LIB_STACK$$ZI$$Base
+#endif
+
+#ifndef __VECTOR_TABLE
+#define __VECTOR_TABLE            __Vectors
+#endif
+
+#ifndef __VECTOR_TABLE_ATTRIBUTE
+#define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section("RESET")))
+#endif
+
+
+/* ###########################  Core Function Access  ########################### */
+/** \ingroup  CMSIS_Core_FunctionInterface
+    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
+  @{
+ */
+
+/**
+  \brief   Enable IRQ Interrupts
+  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+/* intrinsic void __enable_irq();  see arm_compat.h */
+
+
+/**
+  \brief   Disable IRQ Interrupts
+  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+/* intrinsic void __disable_irq();  see arm_compat.h */
+
+
+/**
+  \brief   Get Control Register
+  \details Returns the content of the Control Register.
+  \return               Control Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Control Register (non-secure)
+  \details Returns the content of the non-secure Control Register when in secure mode.
+  \return               non-secure Control Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Control Register
+  \details Writes the given value to the Control Register.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
+{
+  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Control Register (non-secure)
+  \details Writes the given value to the non-secure Control Register when in secure state.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
+{
+  __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
+}
+#endif
+
+
+/**
+  \brief   Get IPSR Register
+  \details Returns the content of the IPSR Register.
+  \return               IPSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get APSR Register
+  \details Returns the content of the APSR Register.
+  \return               APSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_APSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, apsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get xPSR Register
+  \details Returns the content of the xPSR Register.
+  \return               xPSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_xPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get Process Stack Pointer
+  \details Returns the current value of the Process Stack Pointer (PSP).
+  \return               PSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PSP(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Process Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state.
+  \return               PSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Process Stack Pointer
+  \details Assigns the given value to the Process Stack Pointer (PSP).
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Process Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state.
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
+}
+#endif
+
+
+/**
+  \brief   Get Main Stack Pointer
+  \details Returns the current value of the Main Stack Pointer (MSP).
+  \return               MSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_MSP(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, msp" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Main Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state.
+  \return               MSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Main Stack Pointer
+  \details Assigns the given value to the Main Stack Pointer (MSP).
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Main Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
+}
+#endif
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
+  \return               SP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Set Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
+  \param [in]    topOfStack  Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
+{
+  __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
+}
+#endif
+
+
+/**
+  \brief   Get Priority Mask
+  \details Returns the current state of the priority mask bit from the Priority Mask Register.
+  \return               Priority Mask value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Priority Mask (non-secure)
+  \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state.
+  \return               Priority Mask value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Priority Mask
+  \details Assigns the given value to the Priority Mask Register.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Priority Mask (non-secure)
+  \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
+}
+#endif
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
+/**
+  \brief   Enable FIQ
+  \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+#define __enable_fault_irq                __enable_fiq   /* see arm_compat.h */
+
+
+/**
+  \brief   Disable FIQ
+  \details Disables FIQ interrupts by setting the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+#define __disable_fault_irq               __disable_fiq   /* see arm_compat.h */
+
+
+/**
+  \brief   Get Base Priority
+  \details Returns the current value of the Base Priority register.
+  \return               Base Priority register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Base Priority (non-secure)
+  \details Returns the current value of the non-secure Base Priority register when in secure state.
+  \return               Base Priority register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Base Priority
+  \details Assigns the given value to the Base Priority register.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Base Priority (non-secure)
+  \details Assigns the given value to the non-secure Base Priority register when in secure state.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
+}
+#endif
+
+
+/**
+  \brief   Set Base Priority with condition
+  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
+           or the new value increases the BASEPRI priority level.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
+}
+
+
+/**
+  \brief   Get Fault Mask
+  \details Returns the current value of the Fault Mask register.
+  \return               Fault Mask register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Fault Mask (non-secure)
+  \details Returns the current value of the non-secure Fault Mask register when in secure state.
+  \return               Fault Mask register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Fault Mask
+  \details Assigns the given value to the Fault Mask register.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Fault Mask (non-secure)
+  \details Assigns the given value to the non-secure Fault Mask register when in secure state.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
+}
+#endif
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+
+/**
+  \brief   Get Process Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always in non-secure
+  mode.
+  
+  \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
+  \return               PSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
+  return result;
+#endif
+}
+
+#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Process Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always in non-secure
+  mode.
+
+  \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
+  \return               PSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
+  return result;
+#endif
+}
+#endif
+
+
+/**
+  \brief   Set Process Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored in non-secure
+  mode.
+  
+  \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
+  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  (void)ProcStackPtrLimit;
+#else
+  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Set Process Stack Pointer (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored in non-secure
+  mode.
+
+  \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
+  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  (void)ProcStackPtrLimit;
+#else
+  __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
+#endif
+}
+#endif
+
+
+/**
+  \brief   Get Main Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always.
+
+  \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
+  \return               MSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, msplim" : "=r" (result) );
+  return result;
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Get Main Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always.
+
+  \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state.
+  \return               MSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
+  return result;
+#endif
+}
+#endif
+
+
+/**
+  \brief   Set Main Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored.
+
+  \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
+  \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  (void)MainStackPtrLimit;
+#else
+  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Set Main Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored.
+
+  \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state.
+  \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  (void)MainStackPtrLimit;
+#else
+  __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
+#endif
+}
+#endif
+
+#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+/**
+  \brief   Get FPSCR
+  \details Returns the current value of the Floating Point Status/Control register.
+  \return               Floating Point Status/Control register value
+ */
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+#define __get_FPSCR      (uint32_t)__builtin_arm_get_fpscr
+#else
+#define __get_FPSCR()      ((uint32_t)0U)
+#endif
+
+/**
+  \brief   Set FPSCR
+  \details Assigns the given value to the Floating Point Status/Control register.
+  \param [in]    fpscr  Floating Point Status/Control value to set
+ */
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+#define __set_FPSCR      __builtin_arm_set_fpscr
+#else
+#define __set_FPSCR(x)      ((void)(x))
+#endif
+
+
+/*@} end of CMSIS_Core_RegAccFunctions */
+
+
+/* ##########################  Core Instruction Access  ######################### */
+/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
+  Access to dedicated instructions
+  @{
+*/
+
+/* Define macros for porting to both thumb1 and thumb2.
+ * For thumb1, use low register (r0-r7), specified by constraint "l"
+ * Otherwise, use general registers, specified by constraint "r" */
+#if defined (__thumb__) && !defined (__thumb2__)
+#define __CMSIS_GCC_OUT_REG(r) "=l" (r)
+#define __CMSIS_GCC_USE_REG(r) "l" (r)
+#else
+#define __CMSIS_GCC_OUT_REG(r) "=r" (r)
+#define __CMSIS_GCC_USE_REG(r) "r" (r)
+#endif
+
+/**
+  \brief   No Operation
+  \details No Operation does nothing. This instruction can be used for code alignment purposes.
+ */
+#define __NOP          __builtin_arm_nop
+
+/**
+  \brief   Wait For Interrupt
+  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
+ */
+#define __WFI          __builtin_arm_wfi
+
+
+/**
+  \brief   Wait For Event
+  \details Wait For Event is a hint instruction that permits the processor to enter
+           a low-power state until one of a number of events occurs.
+ */
+#define __WFE          __builtin_arm_wfe
+
+
+/**
+  \brief   Send Event
+  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
+ */
+#define __SEV          __builtin_arm_sev
+
+
+/**
+  \brief   Instruction Synchronization Barrier
+  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
+           so that all instructions following the ISB are fetched from cache or memory,
+           after the instruction has been completed.
+ */
+#define __ISB()        __builtin_arm_isb(0xF)
+
+/**
+  \brief   Data Synchronization Barrier
+  \details Acts as a special kind of Data Memory Barrier.
+           It completes when all explicit memory accesses before this instruction complete.
+ */
+#define __DSB()        __builtin_arm_dsb(0xF)
+
+
+/**
+  \brief   Data Memory Barrier
+  \details Ensures the apparent order of the explicit memory operations before
+           and after the instruction, without ensuring their completion.
+ */
+#define __DMB()        __builtin_arm_dmb(0xF)
+
+
+/**
+  \brief   Reverse byte order (32 bit)
+  \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REV(value)   __builtin_bswap32(value)
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REV16(value) __ROR(__REV(value), 16)
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REVSH(value) (int16_t)__builtin_bswap16(value)
+
+
+/**
+  \brief   Rotate Right in unsigned value (32 bit)
+  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
+  \param [in]    op1  Value to rotate
+  \param [in]    op2  Number of Bits to rotate
+  \return               Rotated value
+ */
+__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
+{
+  op2 %= 32U;
+  if (op2 == 0U)
+  {
+    return op1;
+  }
+  return (op1 >> op2) | (op1 << (32U - op2));
+}
+
+
+/**
+  \brief   Breakpoint
+  \details Causes the processor to enter Debug state.
+           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
+  \param [in]    value  is ignored by the processor.
+                 If required, a debugger can use it to store additional information about the breakpoint.
+ */
+#define __BKPT(value)     __ASM volatile ("bkpt "#value)
+
+
+/**
+  \brief   Reverse bit order of value
+  \details Reverses the bit order of the given value.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __RBIT            __builtin_arm_rbit
+
+/**
+  \brief   Count leading zeros
+  \details Counts the number of leading zeros of a data value.
+  \param [in]  value  Value to count the leading zeros
+  \return             number of leading zeros in value
+ */
+__STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
+{
+  /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
+     __builtin_clz(0) is undefined behaviour, so handle this case specially.
+     This guarantees ARM-compatible results if happening to compile on a non-ARM
+     target, and ensures the compiler doesn't decide to activate any
+     optimisations using the logic "value was passed to __builtin_clz, so it
+     is non-zero".
+     ARM Compiler 6.10 and possibly earlier will optimise this test away, leaving a
+     single CLZ instruction.
+   */
+  if (value == 0U)
+  {
+    return 32U;
+  }
+  return __builtin_clz(value);
+}
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+/**
+  \brief   LDR Exclusive (8 bit)
+  \details Executes a exclusive LDR instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+#define __LDREXB        (uint8_t)__builtin_arm_ldrex
+
+
+/**
+  \brief   LDR Exclusive (16 bit)
+  \details Executes a exclusive LDR instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+#define __LDREXH        (uint16_t)__builtin_arm_ldrex
+
+
+/**
+  \brief   LDR Exclusive (32 bit)
+  \details Executes a exclusive LDR instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+#define __LDREXW        (uint32_t)__builtin_arm_ldrex
+
+
+/**
+  \brief   STR Exclusive (8 bit)
+  \details Executes a exclusive STR instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define __STREXB        (uint32_t)__builtin_arm_strex
+
+
+/**
+  \brief   STR Exclusive (16 bit)
+  \details Executes a exclusive STR instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define __STREXH        (uint32_t)__builtin_arm_strex
+
+
+/**
+  \brief   STR Exclusive (32 bit)
+  \details Executes a exclusive STR instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define __STREXW        (uint32_t)__builtin_arm_strex
+
+
+/**
+  \brief   Remove the exclusive lock
+  \details Removes the exclusive lock which is created by LDREX.
+ */
+#define __CLREX             __builtin_arm_clrex
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+#define __SSAT             __builtin_arm_ssat
+
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+#define __USAT             __builtin_arm_usat
+
+
+/**
+  \brief   Rotate Right with Extend (32 bit)
+  \details Moves each bit of a bitstring right by one bit.
+           The carry input is shifted in at the left end of the bitstring.
+  \param [in]    value  Value to rotate
+  \return               Rotated value
+ */
+__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
+{
+  uint32_t result;
+
+  __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return(result);
+}
+
+
+/**
+  \brief   LDRT Unprivileged (8 bit)
+  \details Executes a Unprivileged LDRT instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint8_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (16 bit)
+  \details Executes a Unprivileged LDRT instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint16_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (32 bit)
+  \details Executes a Unprivileged LDRT instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return(result);
+}
+
+
+/**
+  \brief   STRT Unprivileged (8 bit)
+  \details Executes a Unprivileged STRT instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
+{
+  __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (16 bit)
+  \details Executes a Unprivileged STRT instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
+{
+  __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (32 bit)
+  \details Executes a Unprivileged STRT instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
+{
+  __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
+}
+
+#else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
+{
+  if ((sat >= 1U) && (sat <= 32U))
+  {
+    const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
+    const int32_t min = -1 - max ;
+    if (val > max)
+    {
+      return max;
+    }
+    else if (val < min)
+    {
+      return min;
+    }
+  }
+  return val;
+}
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
+{
+  if (sat <= 31U)
+  {
+    const uint32_t max = ((1U << sat) - 1U);
+    if (val > (int32_t)max)
+    {
+      return max;
+    }
+    else if (val < 0)
+    {
+      return 0U;
+    }
+  }
+  return (uint32_t)val;
+}
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+/**
+  \brief   Load-Acquire (8 bit)
+  \details Executes a LDAB instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint8_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire (16 bit)
+  \details Executes a LDAH instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint16_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire (32 bit)
+  \details Executes a LDA instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return(result);
+}
+
+
+/**
+  \brief   Store-Release (8 bit)
+  \details Executes a STLB instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
+{
+  __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Store-Release (16 bit)
+  \details Executes a STLH instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
+{
+  __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Store-Release (32 bit)
+  \details Executes a STL instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
+{
+  __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Load-Acquire Exclusive (8 bit)
+  \details Executes a LDAB exclusive instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+#define     __LDAEXB                 (uint8_t)__builtin_arm_ldaex
+
+
+/**
+  \brief   Load-Acquire Exclusive (16 bit)
+  \details Executes a LDAH exclusive instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+#define     __LDAEXH                 (uint16_t)__builtin_arm_ldaex
+
+
+/**
+  \brief   Load-Acquire Exclusive (32 bit)
+  \details Executes a LDA exclusive instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+#define     __LDAEX                  (uint32_t)__builtin_arm_ldaex
+
+
+/**
+  \brief   Store-Release Exclusive (8 bit)
+  \details Executes a STLB exclusive instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define     __STLEXB                 (uint32_t)__builtin_arm_stlex
+
+
+/**
+  \brief   Store-Release Exclusive (16 bit)
+  \details Executes a STLH exclusive instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define     __STLEXH                 (uint32_t)__builtin_arm_stlex
+
+
+/**
+  \brief   Store-Release Exclusive (32 bit)
+  \details Executes a STL exclusive instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define     __STLEX                  (uint32_t)__builtin_arm_stlex
+
+#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
+
+
+/* ###################  Compiler specific Intrinsics  ########################### */
+/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
+  Access to dedicated SIMD instructions
+  @{
+*/
+
+#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
+
+__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+
+__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+
+__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+#define __SSAT16(ARG1,ARG2) \
+({                          \
+  int32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+#define __USAT16(ARG1,ARG2) \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
+{
+  uint32_t result;
+
+  __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
+{
+  uint32_t result;
+
+  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE  int32_t __QADD( int32_t op1,  int32_t op2)
+{
+  int32_t result;
+
+  __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE  int32_t __QSUB( int32_t op1,  int32_t op2)
+{
+  int32_t result;
+
+  __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |  \
+                                           ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
+
+#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |  \
+                                           ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
+
+__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)
+{
+  int32_t result;
+
+  __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r"  (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+#endif /* (__ARM_FEATURE_DSP == 1) */
+/*@} end of group CMSIS_SIMD_intrinsics */
+
+
+#endif /* __CMSIS_ARMCLANG_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_compiler.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_compiler.h
new file mode 100644
index 0000000..adbf296
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_compiler.h
@@ -0,0 +1,283 @@
+/**************************************************************************//**
+ * @file     cmsis_compiler.h
+ * @brief    CMSIS compiler generic header file
+ * @version  V5.1.0
+ * @date     09. October 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __CMSIS_COMPILER_H
+#define __CMSIS_COMPILER_H
+
+#include <stdint.h>
+
+/*
+ * Arm Compiler 4/5
+ */
+#if   defined ( __CC_ARM )
+  #include "cmsis_armcc.h"
+
+
+/*
+ * Arm Compiler 6.6 LTM (armclang)
+ */
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) && (__ARMCC_VERSION < 6100100)
+  #include "cmsis_armclang_ltm.h"
+
+  /*
+ * Arm Compiler above 6.10.1 (armclang)
+ */
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6100100)
+  #include "cmsis_armclang.h"
+
+
+/*
+ * GNU Compiler
+ */
+#elif defined ( __GNUC__ )
+  #include "cmsis_gcc.h"
+
+
+/*
+ * IAR Compiler
+ */
+#elif defined ( __ICCARM__ )
+  #include <cmsis_iccarm.h>
+
+
+/*
+ * TI Arm Compiler
+ */
+#elif defined ( __TI_ARM__ )
+  #include <cmsis_ccs.h>
+
+  #ifndef   __ASM
+    #define __ASM                                  __asm
+  #endif
+  #ifndef   __INLINE
+    #define __INLINE                               inline
+  #endif
+  #ifndef   __STATIC_INLINE
+    #define __STATIC_INLINE                        static inline
+  #endif
+  #ifndef   __STATIC_FORCEINLINE
+    #define __STATIC_FORCEINLINE                   __STATIC_INLINE
+  #endif
+  #ifndef   __NO_RETURN
+    #define __NO_RETURN                            __attribute__((noreturn))
+  #endif
+  #ifndef   __USED
+    #define __USED                                 __attribute__((used))
+  #endif
+  #ifndef   __WEAK
+    #define __WEAK                                 __attribute__((weak))
+  #endif
+  #ifndef   __PACKED
+    #define __PACKED                               __attribute__((packed))
+  #endif
+  #ifndef   __PACKED_STRUCT
+    #define __PACKED_STRUCT                        struct __attribute__((packed))
+  #endif
+  #ifndef   __PACKED_UNION
+    #define __PACKED_UNION                         union __attribute__((packed))
+  #endif
+  #ifndef   __UNALIGNED_UINT32        /* deprecated */
+    struct __attribute__((packed)) T_UINT32 { uint32_t v; };
+    #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT16_WRITE
+    __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+    #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void*)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT16_READ
+    __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+    #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT32_WRITE
+    __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+    #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT32_READ
+    __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+    #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __ALIGNED
+    #define __ALIGNED(x)                           __attribute__((aligned(x)))
+  #endif
+  #ifndef   __RESTRICT
+    #define __RESTRICT                             __restrict
+  #endif
+  #ifndef   __COMPILER_BARRIER
+    #warning No compiler specific solution for __COMPILER_BARRIER. __COMPILER_BARRIER is ignored.
+    #define __COMPILER_BARRIER()                   (void)0
+  #endif
+
+
+/*
+ * TASKING Compiler
+ */
+#elif defined ( __TASKING__ )
+  /*
+   * The CMSIS functions have been implemented as intrinsics in the compiler.
+   * Please use "carm -?i" to get an up to date list of all intrinsics,
+   * Including the CMSIS ones.
+   */
+
+  #ifndef   __ASM
+    #define __ASM                                  __asm
+  #endif
+  #ifndef   __INLINE
+    #define __INLINE                               inline
+  #endif
+  #ifndef   __STATIC_INLINE
+    #define __STATIC_INLINE                        static inline
+  #endif
+  #ifndef   __STATIC_FORCEINLINE
+    #define __STATIC_FORCEINLINE                   __STATIC_INLINE
+  #endif
+  #ifndef   __NO_RETURN
+    #define __NO_RETURN                            __attribute__((noreturn))
+  #endif
+  #ifndef   __USED
+    #define __USED                                 __attribute__((used))
+  #endif
+  #ifndef   __WEAK
+    #define __WEAK                                 __attribute__((weak))
+  #endif
+  #ifndef   __PACKED
+    #define __PACKED                               __packed__
+  #endif
+  #ifndef   __PACKED_STRUCT
+    #define __PACKED_STRUCT                        struct __packed__
+  #endif
+  #ifndef   __PACKED_UNION
+    #define __PACKED_UNION                         union __packed__
+  #endif
+  #ifndef   __UNALIGNED_UINT32        /* deprecated */
+    struct __packed__ T_UINT32 { uint32_t v; };
+    #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT16_WRITE
+    __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+    #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT16_READ
+    __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+    #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT32_WRITE
+    __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+    #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT32_READ
+    __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+    #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __ALIGNED
+    #define __ALIGNED(x)              __align(x)
+  #endif
+  #ifndef   __RESTRICT
+    #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored.
+    #define __RESTRICT
+  #endif
+  #ifndef   __COMPILER_BARRIER
+    #warning No compiler specific solution for __COMPILER_BARRIER. __COMPILER_BARRIER is ignored.
+    #define __COMPILER_BARRIER()                   (void)0
+  #endif
+
+
+/*
+ * COSMIC Compiler
+ */
+#elif defined ( __CSMC__ )
+   #include <cmsis_csm.h>
+
+ #ifndef   __ASM
+    #define __ASM                                  _asm
+  #endif
+  #ifndef   __INLINE
+    #define __INLINE                               inline
+  #endif
+  #ifndef   __STATIC_INLINE
+    #define __STATIC_INLINE                        static inline
+  #endif
+  #ifndef   __STATIC_FORCEINLINE
+    #define __STATIC_FORCEINLINE                   __STATIC_INLINE
+  #endif
+  #ifndef   __NO_RETURN
+    // NO RETURN is automatically detected hence no warning here
+    #define __NO_RETURN
+  #endif
+  #ifndef   __USED
+    #warning No compiler specific solution for __USED. __USED is ignored.
+    #define __USED
+  #endif
+  #ifndef   __WEAK
+    #define __WEAK                                 __weak
+  #endif
+  #ifndef   __PACKED
+    #define __PACKED                               @packed
+  #endif
+  #ifndef   __PACKED_STRUCT
+    #define __PACKED_STRUCT                        @packed struct
+  #endif
+  #ifndef   __PACKED_UNION
+    #define __PACKED_UNION                         @packed union
+  #endif
+  #ifndef   __UNALIGNED_UINT32        /* deprecated */
+    @packed struct T_UINT32 { uint32_t v; };
+    #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT16_WRITE
+    __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+    #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT16_READ
+    __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+    #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT32_WRITE
+    __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+    #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT32_READ
+    __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+    #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __ALIGNED
+    #warning No compiler specific solution for __ALIGNED. __ALIGNED is ignored.
+    #define __ALIGNED(x)
+  #endif
+  #ifndef   __RESTRICT
+    #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored.
+    #define __RESTRICT
+  #endif
+  #ifndef   __COMPILER_BARRIER
+    #warning No compiler specific solution for __COMPILER_BARRIER. __COMPILER_BARRIER is ignored.
+    #define __COMPILER_BARRIER()                   (void)0
+  #endif
+
+
+#else
+  #error Unknown compiler.
+#endif
+
+
+#endif /* __CMSIS_COMPILER_H */
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_gcc.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_gcc.h
new file mode 100644
index 0000000..3ddcc58
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_gcc.h
@@ -0,0 +1,2168 @@
+/**************************************************************************//**
+ * @file     cmsis_gcc.h
+ * @brief    CMSIS compiler GCC header file
+ * @version  V5.2.0
+ * @date     08. May 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __CMSIS_GCC_H
+#define __CMSIS_GCC_H
+
+/* ignore some GCC warnings */
+#pragma GCC diagnostic push
+#pragma GCC diagnostic ignored "-Wsign-conversion"
+#pragma GCC diagnostic ignored "-Wconversion"
+#pragma GCC diagnostic ignored "-Wunused-parameter"
+
+/* Fallback for __has_builtin */
+#ifndef __has_builtin
+  #define __has_builtin(x) (0)
+#endif
+
+/* CMSIS compiler specific defines */
+#ifndef   __ASM
+  #define __ASM                                  __asm
+#endif
+#ifndef   __INLINE
+  #define __INLINE                               inline
+#endif
+#ifndef   __STATIC_INLINE
+  #define __STATIC_INLINE                        static inline
+#endif
+#ifndef   __STATIC_FORCEINLINE                 
+  #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
+#endif                                           
+#ifndef   __NO_RETURN
+  #define __NO_RETURN                            __attribute__((__noreturn__))
+#endif
+#ifndef   __USED
+  #define __USED                                 __attribute__((used))
+#endif
+#ifndef   __WEAK
+  #define __WEAK                                 __attribute__((weak))
+#endif
+#ifndef   __PACKED
+  #define __PACKED                               __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __PACKED_STRUCT
+  #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __PACKED_UNION
+  #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __UNALIGNED_UINT32        /* deprecated */
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wpacked"
+  #pragma GCC diagnostic ignored "-Wattributes"
+  struct __attribute__((packed)) T_UINT32 { uint32_t v; };
+  #pragma GCC diagnostic pop
+  #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+#endif
+#ifndef   __UNALIGNED_UINT16_WRITE
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wpacked"
+  #pragma GCC diagnostic ignored "-Wattributes"
+  __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+  #pragma GCC diagnostic pop
+  #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT16_READ
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wpacked"
+  #pragma GCC diagnostic ignored "-Wattributes"
+  __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+  #pragma GCC diagnostic pop
+  #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+#endif
+#ifndef   __UNALIGNED_UINT32_WRITE
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wpacked"
+  #pragma GCC diagnostic ignored "-Wattributes"
+  __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+  #pragma GCC diagnostic pop
+  #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT32_READ
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wpacked"
+  #pragma GCC diagnostic ignored "-Wattributes"
+  __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+  #pragma GCC diagnostic pop
+  #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+#endif
+#ifndef   __ALIGNED
+  #define __ALIGNED(x)                           __attribute__((aligned(x)))
+#endif
+#ifndef   __RESTRICT
+  #define __RESTRICT                             __restrict
+#endif
+#ifndef   __COMPILER_BARRIER
+  #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
+#endif
+
+/* #########################  Startup and Lowlevel Init  ######################## */
+
+#ifndef __PROGRAM_START
+
+/**
+  \brief   Initializes data and bss sections
+  \details This default implementations initialized all data and additional bss
+           sections relying on .copy.table and .zero.table specified properly
+           in the used linker script.
+  
+ */
+__STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
+{
+  extern void _start(void) __NO_RETURN;
+  
+  typedef struct {
+    uint32_t const* src;
+    uint32_t* dest;
+    uint32_t  wlen;
+  } __copy_table_t;
+  
+  typedef struct {
+    uint32_t* dest;
+    uint32_t  wlen;
+  } __zero_table_t;
+  
+  extern const __copy_table_t __copy_table_start__;
+  extern const __copy_table_t __copy_table_end__;
+  extern const __zero_table_t __zero_table_start__;
+  extern const __zero_table_t __zero_table_end__;
+
+  for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable) {
+    for(uint32_t i=0u; i<pTable->wlen; ++i) {
+      pTable->dest[i] = pTable->src[i];
+    }
+  }
+ 
+  for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable) {
+    for(uint32_t i=0u; i<pTable->wlen; ++i) {
+      pTable->dest[i] = 0u;
+    }
+  }
+ 
+  _start();
+}
+  
+#define __PROGRAM_START           __cmsis_start
+#endif
+
+#ifndef __INITIAL_SP
+#define __INITIAL_SP              __StackTop
+#endif
+
+#ifndef __STACK_LIMIT
+#define __STACK_LIMIT             __StackLimit
+#endif
+
+#ifndef __VECTOR_TABLE
+#define __VECTOR_TABLE            __Vectors
+#endif
+
+#ifndef __VECTOR_TABLE_ATTRIBUTE
+#define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
+#endif
+
+/* ###########################  Core Function Access  ########################### */
+/** \ingroup  CMSIS_Core_FunctionInterface
+    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
+  @{
+ */
+
+/**
+  \brief   Enable IRQ Interrupts
+  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+__STATIC_FORCEINLINE void __enable_irq(void)
+{
+  __ASM volatile ("cpsie i" : : : "memory");
+}
+
+
+/**
+  \brief   Disable IRQ Interrupts
+  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+__STATIC_FORCEINLINE void __disable_irq(void)
+{
+  __ASM volatile ("cpsid i" : : : "memory");
+}
+
+
+/**
+  \brief   Get Control Register
+  \details Returns the content of the Control Register.
+  \return               Control Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Control Register (non-secure)
+  \details Returns the content of the non-secure Control Register when in secure mode.
+  \return               non-secure Control Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Control Register
+  \details Writes the given value to the Control Register.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
+{
+  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Control Register (non-secure)
+  \details Writes the given value to the non-secure Control Register when in secure state.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
+{
+  __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
+}
+#endif
+
+
+/**
+  \brief   Get IPSR Register
+  \details Returns the content of the IPSR Register.
+  \return               IPSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get APSR Register
+  \details Returns the content of the APSR Register.
+  \return               APSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_APSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, apsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get xPSR Register
+  \details Returns the content of the xPSR Register.
+  \return               xPSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_xPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get Process Stack Pointer
+  \details Returns the current value of the Process Stack Pointer (PSP).
+  \return               PSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PSP(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Process Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state.
+  \return               PSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Process Stack Pointer
+  \details Assigns the given value to the Process Stack Pointer (PSP).
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Process Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state.
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
+}
+#endif
+
+
+/**
+  \brief   Get Main Stack Pointer
+  \details Returns the current value of the Main Stack Pointer (MSP).
+  \return               MSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_MSP(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, msp" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Main Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state.
+  \return               MSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Main Stack Pointer
+  \details Assigns the given value to the Main Stack Pointer (MSP).
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Main Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
+}
+#endif
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
+  \return               SP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Set Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
+  \param [in]    topOfStack  Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
+{
+  __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
+}
+#endif
+
+
+/**
+  \brief   Get Priority Mask
+  \details Returns the current state of the priority mask bit from the Priority Mask Register.
+  \return               Priority Mask value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Priority Mask (non-secure)
+  \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state.
+  \return               Priority Mask value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Priority Mask
+  \details Assigns the given value to the Priority Mask Register.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Priority Mask (non-secure)
+  \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
+}
+#endif
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
+/**
+  \brief   Enable FIQ
+  \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+__STATIC_FORCEINLINE void __enable_fault_irq(void)
+{
+  __ASM volatile ("cpsie f" : : : "memory");
+}
+
+
+/**
+  \brief   Disable FIQ
+  \details Disables FIQ interrupts by setting the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+__STATIC_FORCEINLINE void __disable_fault_irq(void)
+{
+  __ASM volatile ("cpsid f" : : : "memory");
+}
+
+
+/**
+  \brief   Get Base Priority
+  \details Returns the current value of the Base Priority register.
+  \return               Base Priority register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Base Priority (non-secure)
+  \details Returns the current value of the non-secure Base Priority register when in secure state.
+  \return               Base Priority register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Base Priority
+  \details Assigns the given value to the Base Priority register.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Base Priority (non-secure)
+  \details Assigns the given value to the non-secure Base Priority register when in secure state.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
+}
+#endif
+
+
+/**
+  \brief   Set Base Priority with condition
+  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
+           or the new value increases the BASEPRI priority level.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
+}
+
+
+/**
+  \brief   Get Fault Mask
+  \details Returns the current value of the Fault Mask register.
+  \return               Fault Mask register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Fault Mask (non-secure)
+  \details Returns the current value of the non-secure Fault Mask register when in secure state.
+  \return               Fault Mask register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Fault Mask
+  \details Assigns the given value to the Fault Mask register.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Fault Mask (non-secure)
+  \details Assigns the given value to the non-secure Fault Mask register when in secure state.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
+}
+#endif
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+
+/**
+  \brief   Get Process Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always in non-secure
+  mode.
+  
+  \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
+  \return               PSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
+  return result;
+#endif
+}
+
+#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Process Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always.
+
+  \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
+  \return               PSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
+  return result;
+#endif
+}
+#endif
+
+
+/**
+  \brief   Set Process Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored in non-secure
+  mode.
+  
+  \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
+  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  (void)ProcStackPtrLimit;
+#else
+  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Set Process Stack Pointer (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored.
+
+  \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
+  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  (void)ProcStackPtrLimit;
+#else
+  __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
+#endif
+}
+#endif
+
+
+/**
+  \brief   Get Main Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always in non-secure
+  mode.
+
+  \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
+  \return               MSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, msplim" : "=r" (result) );
+  return result;
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Get Main Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always.
+
+  \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state.
+  \return               MSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
+  return result;
+#endif
+}
+#endif
+
+
+/**
+  \brief   Set Main Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored in non-secure
+  mode.
+
+  \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
+  \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  (void)MainStackPtrLimit;
+#else
+  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Set Main Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored.
+
+  \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state.
+  \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  (void)MainStackPtrLimit;
+#else
+  __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
+#endif
+}
+#endif
+
+#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+
+/**
+  \brief   Get FPSCR
+  \details Returns the current value of the Floating Point Status/Control register.
+  \return               Floating Point Status/Control register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
+{
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+#if __has_builtin(__builtin_arm_get_fpscr) 
+// Re-enable using built-in when GCC has been fixed
+// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
+  /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
+  return __builtin_arm_get_fpscr();
+#else
+  uint32_t result;
+
+  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
+  return(result);
+#endif
+#else
+  return(0U);
+#endif
+}
+
+
+/**
+  \brief   Set FPSCR
+  \details Assigns the given value to the Floating Point Status/Control register.
+  \param [in]    fpscr  Floating Point Status/Control value to set
+ */
+__STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
+{
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+#if __has_builtin(__builtin_arm_set_fpscr)
+// Re-enable using built-in when GCC has been fixed
+// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
+  /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
+  __builtin_arm_set_fpscr(fpscr);
+#else
+  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
+#endif
+#else
+  (void)fpscr;
+#endif
+}
+
+
+/*@} end of CMSIS_Core_RegAccFunctions */
+
+
+/* ##########################  Core Instruction Access  ######################### */
+/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
+  Access to dedicated instructions
+  @{
+*/
+
+/* Define macros for porting to both thumb1 and thumb2.
+ * For thumb1, use low register (r0-r7), specified by constraint "l"
+ * Otherwise, use general registers, specified by constraint "r" */
+#if defined (__thumb__) && !defined (__thumb2__)
+#define __CMSIS_GCC_OUT_REG(r) "=l" (r)
+#define __CMSIS_GCC_RW_REG(r) "+l" (r)
+#define __CMSIS_GCC_USE_REG(r) "l" (r)
+#else
+#define __CMSIS_GCC_OUT_REG(r) "=r" (r)
+#define __CMSIS_GCC_RW_REG(r) "+r" (r)
+#define __CMSIS_GCC_USE_REG(r) "r" (r)
+#endif
+
+/**
+  \brief   No Operation
+  \details No Operation does nothing. This instruction can be used for code alignment purposes.
+ */
+#define __NOP()                             __ASM volatile ("nop")
+
+/**
+  \brief   Wait For Interrupt
+  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
+ */
+#define __WFI()                             __ASM volatile ("wfi")
+
+
+/**
+  \brief   Wait For Event
+  \details Wait For Event is a hint instruction that permits the processor to enter
+           a low-power state until one of a number of events occurs.
+ */
+#define __WFE()                             __ASM volatile ("wfe")
+
+
+/**
+  \brief   Send Event
+  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
+ */
+#define __SEV()                             __ASM volatile ("sev")
+
+
+/**
+  \brief   Instruction Synchronization Barrier
+  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
+           so that all instructions following the ISB are fetched from cache or memory,
+           after the instruction has been completed.
+ */
+__STATIC_FORCEINLINE void __ISB(void)
+{
+  __ASM volatile ("isb 0xF":::"memory");
+}
+
+
+/**
+  \brief   Data Synchronization Barrier
+  \details Acts as a special kind of Data Memory Barrier.
+           It completes when all explicit memory accesses before this instruction complete.
+ */
+__STATIC_FORCEINLINE void __DSB(void)
+{
+  __ASM volatile ("dsb 0xF":::"memory");
+}
+
+
+/**
+  \brief   Data Memory Barrier
+  \details Ensures the apparent order of the explicit memory operations before
+           and after the instruction, without ensuring their completion.
+ */
+__STATIC_FORCEINLINE void __DMB(void)
+{
+  __ASM volatile ("dmb 0xF":::"memory");
+}
+
+
+/**
+  \brief   Reverse byte order (32 bit)
+  \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+__STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
+{
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
+  return __builtin_bswap32(value);
+#else
+  uint32_t result;
+
+  __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return result;
+#endif
+}
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+__STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
+{
+  uint32_t result;
+
+  __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return result;
+}
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+__STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
+{
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+  return (int16_t)__builtin_bswap16(value);
+#else
+  int16_t result;
+
+  __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return result;
+#endif
+}
+
+
+/**
+  \brief   Rotate Right in unsigned value (32 bit)
+  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
+  \param [in]    op1  Value to rotate
+  \param [in]    op2  Number of Bits to rotate
+  \return               Rotated value
+ */
+__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
+{
+  op2 %= 32U;
+  if (op2 == 0U)
+  {
+    return op1;
+  }
+  return (op1 >> op2) | (op1 << (32U - op2));
+}
+
+
+/**
+  \brief   Breakpoint
+  \details Causes the processor to enter Debug state.
+           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
+  \param [in]    value  is ignored by the processor.
+                 If required, a debugger can use it to store additional information about the breakpoint.
+ */
+#define __BKPT(value)                       __ASM volatile ("bkpt "#value)
+
+
+/**
+  \brief   Reverse bit order of value
+  \details Reverses the bit order of the given value.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+__STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
+{
+  uint32_t result;
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
+   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
+#else
+  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
+
+  result = value;                      /* r will be reversed bits of v; first get LSB of v */
+  for (value >>= 1U; value != 0U; value >>= 1U)
+  {
+    result <<= 1U;
+    result |= value & 1U;
+    s--;
+  }
+  result <<= s;                        /* shift when v's highest bits are zero */
+#endif
+  return result;
+}
+
+
+/**
+  \brief   Count leading zeros
+  \details Counts the number of leading zeros of a data value.
+  \param [in]  value  Value to count the leading zeros
+  \return             number of leading zeros in value
+ */
+__STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
+{
+  /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
+     __builtin_clz(0) is undefined behaviour, so handle this case specially.
+     This guarantees ARM-compatible results if happening to compile on a non-ARM
+     target, and ensures the compiler doesn't decide to activate any
+     optimisations using the logic "value was passed to __builtin_clz, so it
+     is non-zero".
+     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
+     single CLZ instruction.
+   */
+  if (value == 0U)
+  {
+    return 32U;
+  }
+  return __builtin_clz(value);
+}
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+/**
+  \brief   LDR Exclusive (8 bit)
+  \details Executes a exclusive LDR instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
+{
+    uint32_t result;
+
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+   __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
+#else
+    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
+       accepted by assembler. So has to use following less efficient pattern.
+    */
+   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
+#endif
+   return ((uint8_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDR Exclusive (16 bit)
+  \details Executes a exclusive LDR instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
+{
+    uint32_t result;
+
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+   __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
+#else
+    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
+       accepted by assembler. So has to use following less efficient pattern.
+    */
+   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
+#endif
+   return ((uint16_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDR Exclusive (32 bit)
+  \details Executes a exclusive LDR instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
+   return(result);
+}
+
+
+/**
+  \brief   STR Exclusive (8 bit)
+  \details Executes a exclusive STR instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
+{
+   uint32_t result;
+
+   __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
+   return(result);
+}
+
+
+/**
+  \brief   STR Exclusive (16 bit)
+  \details Executes a exclusive STR instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
+{
+   uint32_t result;
+
+   __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
+   return(result);
+}
+
+
+/**
+  \brief   STR Exclusive (32 bit)
+  \details Executes a exclusive STR instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
+{
+   uint32_t result;
+
+   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
+   return(result);
+}
+
+
+/**
+  \brief   Remove the exclusive lock
+  \details Removes the exclusive lock which is created by LDREX.
+ */
+__STATIC_FORCEINLINE void __CLREX(void)
+{
+  __ASM volatile ("clrex" ::: "memory");
+}
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  ARG1  Value to be saturated
+  \param [in]  ARG2  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+#define __SSAT(ARG1,ARG2) \
+__extension__ \
+({                          \
+  int32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  ARG1  Value to be saturated
+  \param [in]  ARG2  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+#define __USAT(ARG1,ARG2) \
+ __extension__ \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+
+/**
+  \brief   Rotate Right with Extend (32 bit)
+  \details Moves each bit of a bitstring right by one bit.
+           The carry input is shifted in at the left end of the bitstring.
+  \param [in]    value  Value to rotate
+  \return               Rotated value
+ */
+__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
+{
+  uint32_t result;
+
+  __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return(result);
+}
+
+
+/**
+  \brief   LDRT Unprivileged (8 bit)
+  \details Executes a Unprivileged LDRT instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
+{
+    uint32_t result;
+
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+   __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
+#else
+    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
+       accepted by assembler. So has to use following less efficient pattern.
+    */
+   __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
+#endif
+   return ((uint8_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (16 bit)
+  \details Executes a Unprivileged LDRT instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
+{
+    uint32_t result;
+
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+   __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
+#else
+    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
+       accepted by assembler. So has to use following less efficient pattern.
+    */
+   __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
+#endif
+   return ((uint16_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (32 bit)
+  \details Executes a Unprivileged LDRT instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return(result);
+}
+
+
+/**
+  \brief   STRT Unprivileged (8 bit)
+  \details Executes a Unprivileged STRT instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
+{
+   __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (16 bit)
+  \details Executes a Unprivileged STRT instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
+{
+   __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (32 bit)
+  \details Executes a Unprivileged STRT instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
+{
+   __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
+}
+
+#else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
+{
+  if ((sat >= 1U) && (sat <= 32U))
+  {
+    const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
+    const int32_t min = -1 - max ;
+    if (val > max)
+    {
+      return max;
+    }
+    else if (val < min)
+    {
+      return min;
+    }
+  }
+  return val;
+}
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
+{
+  if (sat <= 31U)
+  {
+    const uint32_t max = ((1U << sat) - 1U);
+    if (val > (int32_t)max)
+    {
+      return max;
+    }
+    else if (val < 0)
+    {
+      return 0U;
+    }
+  }
+  return (uint32_t)val;
+}
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+/**
+  \brief   Load-Acquire (8 bit)
+  \details Executes a LDAB instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return ((uint8_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire (16 bit)
+  \details Executes a LDAH instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return ((uint16_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire (32 bit)
+  \details Executes a LDA instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return(result);
+}
+
+
+/**
+  \brief   Store-Release (8 bit)
+  \details Executes a STLB instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
+{
+   __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Store-Release (16 bit)
+  \details Executes a STLH instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
+{
+   __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Store-Release (32 bit)
+  \details Executes a STL instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
+{
+   __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Load-Acquire Exclusive (8 bit)
+  \details Executes a LDAB exclusive instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return ((uint8_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire Exclusive (16 bit)
+  \details Executes a LDAH exclusive instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return ((uint16_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire Exclusive (32 bit)
+  \details Executes a LDA exclusive instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return(result);
+}
+
+
+/**
+  \brief   Store-Release Exclusive (8 bit)
+  \details Executes a STLB exclusive instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
+{
+   uint32_t result;
+
+   __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
+   return(result);
+}
+
+
+/**
+  \brief   Store-Release Exclusive (16 bit)
+  \details Executes a STLH exclusive instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
+{
+   uint32_t result;
+
+   __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
+   return(result);
+}
+
+
+/**
+  \brief   Store-Release Exclusive (32 bit)
+  \details Executes a STL exclusive instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
+{
+   uint32_t result;
+
+   __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
+   return(result);
+}
+
+#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
+
+
+/* ###################  Compiler specific Intrinsics  ########################### */
+/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
+  Access to dedicated SIMD instructions
+  @{
+*/
+
+#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
+
+__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+
+__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+
+__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+#define __SSAT16(ARG1,ARG2) \
+({                          \
+  int32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+#define __USAT16(ARG1,ARG2) \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
+{
+  uint32_t result;
+
+  __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
+{
+  uint32_t result;
+
+  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE  int32_t __QADD( int32_t op1,  int32_t op2)
+{
+  int32_t result;
+
+  __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE  int32_t __QSUB( int32_t op1,  int32_t op2)
+{
+  int32_t result;
+
+  __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+#if 0
+#define __PKHBT(ARG1,ARG2,ARG3) \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
+  __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2), "I" (ARG3)  ); \
+  __RES; \
+ })
+
+#define __PKHTB(ARG1,ARG2,ARG3) \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
+  if (ARG3 == 0) \
+    __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2)  ); \
+  else \
+    __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2), "I" (ARG3)  ); \
+  __RES; \
+ })
+#endif
+
+#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |  \
+                                           ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
+
+#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |  \
+                                           ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
+
+__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)
+{
+ int32_t result;
+
+ __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r"  (op1), "r" (op2), "r" (op3) );
+ return(result);
+}
+
+#endif /* (__ARM_FEATURE_DSP == 1) */
+/*@} end of group CMSIS_SIMD_intrinsics */
+
+
+#pragma GCC diagnostic pop
+
+#endif /* __CMSIS_GCC_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_iccarm.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_iccarm.h
new file mode 100644
index 0000000..12d68fd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_iccarm.h
@@ -0,0 +1,964 @@
+/**************************************************************************//**
+ * @file     cmsis_iccarm.h
+ * @brief    CMSIS compiler ICCARM (IAR Compiler for Arm) header file
+ * @version  V5.1.0
+ * @date     08. May 2019
+ ******************************************************************************/
+
+//------------------------------------------------------------------------------
+//
+// Copyright (c) 2017-2019 IAR Systems
+// Copyright (c) 2017-2019 Arm Limited. All rights reserved. 
+//
+// Licensed under the Apache License, Version 2.0 (the "License")
+// you may not use this file except in compliance with the License.
+// You may obtain a copy of the License at
+//     http://www.apache.org/licenses/LICENSE-2.0
+//
+// Unless required by applicable law or agreed to in writing, software
+// distributed under the License is distributed on an "AS IS" BASIS,
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+// See the License for the specific language governing permissions and
+// limitations under the License.
+//
+//------------------------------------------------------------------------------
+
+
+#ifndef __CMSIS_ICCARM_H__
+#define __CMSIS_ICCARM_H__
+
+#ifndef __ICCARM__
+  #error This file should only be compiled by ICCARM
+#endif
+
+#pragma system_include
+
+#define __IAR_FT _Pragma("inline=forced") __intrinsic
+
+#if (__VER__ >= 8000000)
+  #define __ICCARM_V8 1
+#else
+  #define __ICCARM_V8 0
+#endif
+
+#ifndef __ALIGNED
+  #if __ICCARM_V8
+    #define __ALIGNED(x) __attribute__((aligned(x)))
+  #elif (__VER__ >= 7080000)
+    /* Needs IAR language extensions */
+    #define __ALIGNED(x) __attribute__((aligned(x)))
+  #else
+    #warning No compiler specific solution for __ALIGNED.__ALIGNED is ignored.
+    #define __ALIGNED(x)
+  #endif
+#endif
+
+
+/* Define compiler macros for CPU architecture, used in CMSIS 5.
+ */
+#if __ARM_ARCH_6M__ || __ARM_ARCH_7M__ || __ARM_ARCH_7EM__ || __ARM_ARCH_8M_BASE__ || __ARM_ARCH_8M_MAIN__
+/* Macros already defined */
+#else
+  #if defined(__ARM8M_MAINLINE__) || defined(__ARM8EM_MAINLINE__)
+    #define __ARM_ARCH_8M_MAIN__ 1
+  #elif defined(__ARM8M_BASELINE__)
+    #define __ARM_ARCH_8M_BASE__ 1
+  #elif defined(__ARM_ARCH_PROFILE) && __ARM_ARCH_PROFILE == 'M'
+    #if __ARM_ARCH == 6
+      #define __ARM_ARCH_6M__ 1
+    #elif __ARM_ARCH == 7
+      #if __ARM_FEATURE_DSP
+        #define __ARM_ARCH_7EM__ 1
+      #else
+        #define __ARM_ARCH_7M__ 1
+      #endif
+    #endif /* __ARM_ARCH */
+  #endif /* __ARM_ARCH_PROFILE == 'M' */
+#endif
+
+/* Alternativ core deduction for older ICCARM's */
+#if !defined(__ARM_ARCH_6M__) && !defined(__ARM_ARCH_7M__) && !defined(__ARM_ARCH_7EM__) && \
+    !defined(__ARM_ARCH_8M_BASE__) && !defined(__ARM_ARCH_8M_MAIN__)
+  #if defined(__ARM6M__) && (__CORE__ == __ARM6M__)
+    #define __ARM_ARCH_6M__ 1
+  #elif defined(__ARM7M__) && (__CORE__ == __ARM7M__)
+    #define __ARM_ARCH_7M__ 1
+  #elif defined(__ARM7EM__) && (__CORE__ == __ARM7EM__)
+    #define __ARM_ARCH_7EM__  1
+  #elif defined(__ARM8M_BASELINE__) && (__CORE == __ARM8M_BASELINE__)
+    #define __ARM_ARCH_8M_BASE__ 1
+  #elif defined(__ARM8M_MAINLINE__) && (__CORE == __ARM8M_MAINLINE__)
+    #define __ARM_ARCH_8M_MAIN__ 1
+  #elif defined(__ARM8EM_MAINLINE__) && (__CORE == __ARM8EM_MAINLINE__)
+    #define __ARM_ARCH_8M_MAIN__ 1
+  #else
+    #error "Unknown target."
+  #endif
+#endif
+
+
+
+#if defined(__ARM_ARCH_6M__) && __ARM_ARCH_6M__==1
+  #define __IAR_M0_FAMILY  1
+#elif defined(__ARM_ARCH_8M_BASE__) && __ARM_ARCH_8M_BASE__==1
+  #define __IAR_M0_FAMILY  1
+#else
+  #define __IAR_M0_FAMILY  0
+#endif
+
+
+#ifndef __ASM
+  #define __ASM __asm
+#endif
+
+#ifndef   __COMPILER_BARRIER
+  #define __COMPILER_BARRIER() __ASM volatile("":::"memory")
+#endif
+
+#ifndef __INLINE
+  #define __INLINE inline
+#endif
+
+#ifndef   __NO_RETURN
+  #if __ICCARM_V8
+    #define __NO_RETURN __attribute__((__noreturn__))
+  #else
+    #define __NO_RETURN _Pragma("object_attribute=__noreturn")
+  #endif
+#endif
+
+#ifndef   __PACKED
+  #if __ICCARM_V8
+    #define __PACKED __attribute__((packed, aligned(1)))
+  #else
+    /* Needs IAR language extensions */
+    #define __PACKED __packed
+  #endif
+#endif
+
+#ifndef   __PACKED_STRUCT
+  #if __ICCARM_V8
+    #define __PACKED_STRUCT struct __attribute__((packed, aligned(1)))
+  #else
+    /* Needs IAR language extensions */
+    #define __PACKED_STRUCT __packed struct
+  #endif
+#endif
+
+#ifndef   __PACKED_UNION
+  #if __ICCARM_V8
+    #define __PACKED_UNION union __attribute__((packed, aligned(1)))
+  #else
+    /* Needs IAR language extensions */
+    #define __PACKED_UNION __packed union
+  #endif
+#endif
+
+#ifndef   __RESTRICT
+  #if __ICCARM_V8
+    #define __RESTRICT            __restrict
+  #else
+    /* Needs IAR language extensions */
+    #define __RESTRICT            restrict
+  #endif
+#endif
+
+#ifndef   __STATIC_INLINE
+  #define __STATIC_INLINE       static inline
+#endif
+
+#ifndef   __FORCEINLINE
+  #define __FORCEINLINE         _Pragma("inline=forced")
+#endif
+
+#ifndef   __STATIC_FORCEINLINE
+  #define __STATIC_FORCEINLINE  __FORCEINLINE __STATIC_INLINE
+#endif
+
+#ifndef __UNALIGNED_UINT16_READ
+#pragma language=save
+#pragma language=extended
+__IAR_FT uint16_t __iar_uint16_read(void const *ptr)
+{
+  return *(__packed uint16_t*)(ptr);
+}
+#pragma language=restore
+#define __UNALIGNED_UINT16_READ(PTR) __iar_uint16_read(PTR)
+#endif
+
+
+#ifndef __UNALIGNED_UINT16_WRITE
+#pragma language=save
+#pragma language=extended
+__IAR_FT void __iar_uint16_write(void const *ptr, uint16_t val)
+{
+  *(__packed uint16_t*)(ptr) = val;;
+}
+#pragma language=restore
+#define __UNALIGNED_UINT16_WRITE(PTR,VAL) __iar_uint16_write(PTR,VAL)
+#endif
+
+#ifndef __UNALIGNED_UINT32_READ
+#pragma language=save
+#pragma language=extended
+__IAR_FT uint32_t __iar_uint32_read(void const *ptr)
+{
+  return *(__packed uint32_t*)(ptr);
+}
+#pragma language=restore
+#define __UNALIGNED_UINT32_READ(PTR) __iar_uint32_read(PTR)
+#endif
+
+#ifndef __UNALIGNED_UINT32_WRITE
+#pragma language=save
+#pragma language=extended
+__IAR_FT void __iar_uint32_write(void const *ptr, uint32_t val)
+{
+  *(__packed uint32_t*)(ptr) = val;;
+}
+#pragma language=restore
+#define __UNALIGNED_UINT32_WRITE(PTR,VAL) __iar_uint32_write(PTR,VAL)
+#endif
+
+#ifndef __UNALIGNED_UINT32   /* deprecated */
+#pragma language=save
+#pragma language=extended
+__packed struct  __iar_u32 { uint32_t v; };
+#pragma language=restore
+#define __UNALIGNED_UINT32(PTR) (((struct __iar_u32 *)(PTR))->v)
+#endif
+
+#ifndef   __USED
+  #if __ICCARM_V8
+    #define __USED __attribute__((used))
+  #else
+    #define __USED _Pragma("__root")
+  #endif
+#endif
+
+#ifndef   __WEAK
+  #if __ICCARM_V8
+    #define __WEAK __attribute__((weak))
+  #else
+    #define __WEAK _Pragma("__weak")
+  #endif
+#endif
+
+#ifndef __PROGRAM_START
+#define __PROGRAM_START           __iar_program_start
+#endif
+
+#ifndef __INITIAL_SP
+#define __INITIAL_SP              CSTACK$$Limit
+#endif
+
+#ifndef __STACK_LIMIT
+#define __STACK_LIMIT             CSTACK$$Base
+#endif
+
+#ifndef __VECTOR_TABLE
+#define __VECTOR_TABLE            __vector_table
+#endif
+
+#ifndef __VECTOR_TABLE_ATTRIBUTE
+#define __VECTOR_TABLE_ATTRIBUTE  @".intvec"
+#endif
+
+#ifndef __ICCARM_INTRINSICS_VERSION__
+  #define __ICCARM_INTRINSICS_VERSION__  0
+#endif
+
+#if __ICCARM_INTRINSICS_VERSION__ == 2
+
+  #if defined(__CLZ)
+    #undef __CLZ
+  #endif
+  #if defined(__REVSH)
+    #undef __REVSH
+  #endif
+  #if defined(__RBIT)
+    #undef __RBIT
+  #endif
+  #if defined(__SSAT)
+    #undef __SSAT
+  #endif
+  #if defined(__USAT)
+    #undef __USAT
+  #endif
+
+  #include "iccarm_builtin.h"
+
+  #define __disable_fault_irq __iar_builtin_disable_fiq
+  #define __disable_irq       __iar_builtin_disable_interrupt
+  #define __enable_fault_irq  __iar_builtin_enable_fiq
+  #define __enable_irq        __iar_builtin_enable_interrupt
+  #define __arm_rsr           __iar_builtin_rsr
+  #define __arm_wsr           __iar_builtin_wsr
+
+
+  #define __get_APSR()                (__arm_rsr("APSR"))
+  #define __get_BASEPRI()             (__arm_rsr("BASEPRI"))
+  #define __get_CONTROL()             (__arm_rsr("CONTROL"))
+  #define __get_FAULTMASK()           (__arm_rsr("FAULTMASK"))
+
+  #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+       (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+    #define __get_FPSCR()             (__arm_rsr("FPSCR"))
+    #define __set_FPSCR(VALUE)        (__arm_wsr("FPSCR", (VALUE)))
+  #else
+    #define __get_FPSCR()             ( 0 )
+    #define __set_FPSCR(VALUE)        ((void)VALUE)
+  #endif
+
+  #define __get_IPSR()                (__arm_rsr("IPSR"))
+  #define __get_MSP()                 (__arm_rsr("MSP"))
+  #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+       (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure MSPLIM is RAZ/WI
+    #define __get_MSPLIM()            (0U)
+  #else
+    #define __get_MSPLIM()            (__arm_rsr("MSPLIM"))
+  #endif
+  #define __get_PRIMASK()             (__arm_rsr("PRIMASK"))
+  #define __get_PSP()                 (__arm_rsr("PSP"))
+
+  #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+       (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+    #define __get_PSPLIM()            (0U)
+  #else
+    #define __get_PSPLIM()            (__arm_rsr("PSPLIM"))
+  #endif
+
+  #define __get_xPSR()                (__arm_rsr("xPSR"))
+
+  #define __set_BASEPRI(VALUE)        (__arm_wsr("BASEPRI", (VALUE)))
+  #define __set_BASEPRI_MAX(VALUE)    (__arm_wsr("BASEPRI_MAX", (VALUE)))
+  #define __set_CONTROL(VALUE)        (__arm_wsr("CONTROL", (VALUE)))
+  #define __set_FAULTMASK(VALUE)      (__arm_wsr("FAULTMASK", (VALUE)))
+  #define __set_MSP(VALUE)            (__arm_wsr("MSP", (VALUE)))
+
+  #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+       (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure MSPLIM is RAZ/WI
+    #define __set_MSPLIM(VALUE)       ((void)(VALUE))
+  #else
+    #define __set_MSPLIM(VALUE)       (__arm_wsr("MSPLIM", (VALUE)))
+  #endif
+  #define __set_PRIMASK(VALUE)        (__arm_wsr("PRIMASK", (VALUE)))
+  #define __set_PSP(VALUE)            (__arm_wsr("PSP", (VALUE)))
+  #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+       (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+    #define __set_PSPLIM(VALUE)       ((void)(VALUE))
+  #else
+    #define __set_PSPLIM(VALUE)       (__arm_wsr("PSPLIM", (VALUE)))
+  #endif
+
+  #define __TZ_get_CONTROL_NS()       (__arm_rsr("CONTROL_NS"))
+  #define __TZ_set_CONTROL_NS(VALUE)  (__arm_wsr("CONTROL_NS", (VALUE)))
+  #define __TZ_get_PSP_NS()           (__arm_rsr("PSP_NS"))
+  #define __TZ_set_PSP_NS(VALUE)      (__arm_wsr("PSP_NS", (VALUE)))
+  #define __TZ_get_MSP_NS()           (__arm_rsr("MSP_NS"))
+  #define __TZ_set_MSP_NS(VALUE)      (__arm_wsr("MSP_NS", (VALUE)))
+  #define __TZ_get_SP_NS()            (__arm_rsr("SP_NS"))
+  #define __TZ_set_SP_NS(VALUE)       (__arm_wsr("SP_NS", (VALUE)))
+  #define __TZ_get_PRIMASK_NS()       (__arm_rsr("PRIMASK_NS"))
+  #define __TZ_set_PRIMASK_NS(VALUE)  (__arm_wsr("PRIMASK_NS", (VALUE)))
+  #define __TZ_get_BASEPRI_NS()       (__arm_rsr("BASEPRI_NS"))
+  #define __TZ_set_BASEPRI_NS(VALUE)  (__arm_wsr("BASEPRI_NS", (VALUE)))
+  #define __TZ_get_FAULTMASK_NS()     (__arm_rsr("FAULTMASK_NS"))
+  #define __TZ_set_FAULTMASK_NS(VALUE)(__arm_wsr("FAULTMASK_NS", (VALUE)))
+
+  #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+       (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+    #define __TZ_get_PSPLIM_NS()      (0U)
+    #define __TZ_set_PSPLIM_NS(VALUE) ((void)(VALUE))
+  #else
+    #define __TZ_get_PSPLIM_NS()      (__arm_rsr("PSPLIM_NS"))
+    #define __TZ_set_PSPLIM_NS(VALUE) (__arm_wsr("PSPLIM_NS", (VALUE)))
+  #endif
+
+  #define __TZ_get_MSPLIM_NS()        (__arm_rsr("MSPLIM_NS"))
+  #define __TZ_set_MSPLIM_NS(VALUE)   (__arm_wsr("MSPLIM_NS", (VALUE)))
+
+  #define __NOP     __iar_builtin_no_operation
+
+  #define __CLZ     __iar_builtin_CLZ
+  #define __CLREX   __iar_builtin_CLREX
+
+  #define __DMB     __iar_builtin_DMB
+  #define __DSB     __iar_builtin_DSB
+  #define __ISB     __iar_builtin_ISB
+
+  #define __LDREXB  __iar_builtin_LDREXB
+  #define __LDREXH  __iar_builtin_LDREXH
+  #define __LDREXW  __iar_builtin_LDREX
+
+  #define __RBIT    __iar_builtin_RBIT
+  #define __REV     __iar_builtin_REV
+  #define __REV16   __iar_builtin_REV16
+
+  __IAR_FT int16_t __REVSH(int16_t val)
+  {
+    return (int16_t) __iar_builtin_REVSH(val);
+  }
+
+  #define __ROR     __iar_builtin_ROR
+  #define __RRX     __iar_builtin_RRX
+
+  #define __SEV     __iar_builtin_SEV
+
+  #if !__IAR_M0_FAMILY
+    #define __SSAT    __iar_builtin_SSAT
+  #endif
+
+  #define __STREXB  __iar_builtin_STREXB
+  #define __STREXH  __iar_builtin_STREXH
+  #define __STREXW  __iar_builtin_STREX
+
+  #if !__IAR_M0_FAMILY
+    #define __USAT    __iar_builtin_USAT
+  #endif
+
+  #define __WFE     __iar_builtin_WFE
+  #define __WFI     __iar_builtin_WFI
+
+  #if __ARM_MEDIA__
+    #define __SADD8   __iar_builtin_SADD8
+    #define __QADD8   __iar_builtin_QADD8
+    #define __SHADD8  __iar_builtin_SHADD8
+    #define __UADD8   __iar_builtin_UADD8
+    #define __UQADD8  __iar_builtin_UQADD8
+    #define __UHADD8  __iar_builtin_UHADD8
+    #define __SSUB8   __iar_builtin_SSUB8
+    #define __QSUB8   __iar_builtin_QSUB8
+    #define __SHSUB8  __iar_builtin_SHSUB8
+    #define __USUB8   __iar_builtin_USUB8
+    #define __UQSUB8  __iar_builtin_UQSUB8
+    #define __UHSUB8  __iar_builtin_UHSUB8
+    #define __SADD16  __iar_builtin_SADD16
+    #define __QADD16  __iar_builtin_QADD16
+    #define __SHADD16 __iar_builtin_SHADD16
+    #define __UADD16  __iar_builtin_UADD16
+    #define __UQADD16 __iar_builtin_UQADD16
+    #define __UHADD16 __iar_builtin_UHADD16
+    #define __SSUB16  __iar_builtin_SSUB16
+    #define __QSUB16  __iar_builtin_QSUB16
+    #define __SHSUB16 __iar_builtin_SHSUB16
+    #define __USUB16  __iar_builtin_USUB16
+    #define __UQSUB16 __iar_builtin_UQSUB16
+    #define __UHSUB16 __iar_builtin_UHSUB16
+    #define __SASX    __iar_builtin_SASX
+    #define __QASX    __iar_builtin_QASX
+    #define __SHASX   __iar_builtin_SHASX
+    #define __UASX    __iar_builtin_UASX
+    #define __UQASX   __iar_builtin_UQASX
+    #define __UHASX   __iar_builtin_UHASX
+    #define __SSAX    __iar_builtin_SSAX
+    #define __QSAX    __iar_builtin_QSAX
+    #define __SHSAX   __iar_builtin_SHSAX
+    #define __USAX    __iar_builtin_USAX
+    #define __UQSAX   __iar_builtin_UQSAX
+    #define __UHSAX   __iar_builtin_UHSAX
+    #define __USAD8   __iar_builtin_USAD8
+    #define __USADA8  __iar_builtin_USADA8
+    #define __SSAT16  __iar_builtin_SSAT16
+    #define __USAT16  __iar_builtin_USAT16
+    #define __UXTB16  __iar_builtin_UXTB16
+    #define __UXTAB16 __iar_builtin_UXTAB16
+    #define __SXTB16  __iar_builtin_SXTB16
+    #define __SXTAB16 __iar_builtin_SXTAB16
+    #define __SMUAD   __iar_builtin_SMUAD
+    #define __SMUADX  __iar_builtin_SMUADX
+    #define __SMMLA   __iar_builtin_SMMLA
+    #define __SMLAD   __iar_builtin_SMLAD
+    #define __SMLADX  __iar_builtin_SMLADX
+    #define __SMLALD  __iar_builtin_SMLALD
+    #define __SMLALDX __iar_builtin_SMLALDX
+    #define __SMUSD   __iar_builtin_SMUSD
+    #define __SMUSDX  __iar_builtin_SMUSDX
+    #define __SMLSD   __iar_builtin_SMLSD
+    #define __SMLSDX  __iar_builtin_SMLSDX
+    #define __SMLSLD  __iar_builtin_SMLSLD
+    #define __SMLSLDX __iar_builtin_SMLSLDX
+    #define __SEL     __iar_builtin_SEL
+    #define __QADD    __iar_builtin_QADD
+    #define __QSUB    __iar_builtin_QSUB
+    #define __PKHBT   __iar_builtin_PKHBT
+    #define __PKHTB   __iar_builtin_PKHTB
+  #endif
+
+#else /* __ICCARM_INTRINSICS_VERSION__ == 2 */
+
+  #if __IAR_M0_FAMILY
+   /* Avoid clash between intrinsics.h and arm_math.h when compiling for Cortex-M0. */
+    #define __CLZ  __cmsis_iar_clz_not_active
+    #define __SSAT __cmsis_iar_ssat_not_active
+    #define __USAT __cmsis_iar_usat_not_active
+    #define __RBIT __cmsis_iar_rbit_not_active
+    #define __get_APSR  __cmsis_iar_get_APSR_not_active
+  #endif
+
+
+  #if (!((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+         (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     ))
+    #define __get_FPSCR __cmsis_iar_get_FPSR_not_active
+    #define __set_FPSCR __cmsis_iar_set_FPSR_not_active
+  #endif
+
+  #ifdef __INTRINSICS_INCLUDED
+  #error intrinsics.h is already included previously!
+  #endif
+
+  #include <intrinsics.h>
+
+  #if __IAR_M0_FAMILY
+   /* Avoid clash between intrinsics.h and arm_math.h when compiling for Cortex-M0. */
+    #undef __CLZ
+    #undef __SSAT
+    #undef __USAT
+    #undef __RBIT
+    #undef __get_APSR
+
+    __STATIC_INLINE uint8_t __CLZ(uint32_t data)
+    {
+      if (data == 0U) { return 32U; }
+
+      uint32_t count = 0U;
+      uint32_t mask = 0x80000000U;
+
+      while ((data & mask) == 0U)
+      {
+        count += 1U;
+        mask = mask >> 1U;
+      }
+      return count;
+    }
+
+    __STATIC_INLINE uint32_t __RBIT(uint32_t v)
+    {
+      uint8_t sc = 31U;
+      uint32_t r = v;
+      for (v >>= 1U; v; v >>= 1U)
+      {
+        r <<= 1U;
+        r |= v & 1U;
+        sc--;
+      }
+      return (r << sc);
+    }
+
+    __STATIC_INLINE  uint32_t __get_APSR(void)
+    {
+      uint32_t res;
+      __asm("MRS      %0,APSR" : "=r" (res));
+      return res;
+    }
+
+  #endif
+
+  #if (!((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+         (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     ))
+    #undef __get_FPSCR
+    #undef __set_FPSCR
+    #define __get_FPSCR()       (0)
+    #define __set_FPSCR(VALUE)  ((void)VALUE)
+  #endif
+
+  #pragma diag_suppress=Pe940
+  #pragma diag_suppress=Pe177
+
+  #define __enable_irq    __enable_interrupt
+  #define __disable_irq   __disable_interrupt
+  #define __NOP           __no_operation
+
+  #define __get_xPSR      __get_PSR
+
+  #if (!defined(__ARM_ARCH_6M__) || __ARM_ARCH_6M__==0)
+
+    __IAR_FT uint32_t __LDREXW(uint32_t volatile *ptr)
+    {
+      return __LDREX((unsigned long *)ptr);
+    }
+
+    __IAR_FT uint32_t __STREXW(uint32_t value, uint32_t volatile *ptr)
+    {
+      return __STREX(value, (unsigned long *)ptr);
+    }
+  #endif
+
+
+  /* __CORTEX_M is defined in core_cm0.h, core_cm3.h and core_cm4.h. */
+  #if (__CORTEX_M >= 0x03)
+
+    __IAR_FT uint32_t __RRX(uint32_t value)
+    {
+      uint32_t result;
+      __ASM("RRX      %0, %1" : "=r"(result) : "r" (value) : "cc");
+      return(result);
+    }
+
+    __IAR_FT void __set_BASEPRI_MAX(uint32_t value)
+    {
+      __asm volatile("MSR      BASEPRI_MAX,%0"::"r" (value));
+    }
+
+
+    #define __enable_fault_irq  __enable_fiq
+    #define __disable_fault_irq __disable_fiq
+
+
+  #endif /* (__CORTEX_M >= 0x03) */
+
+  __IAR_FT uint32_t __ROR(uint32_t op1, uint32_t op2)
+  {
+    return (op1 >> op2) | (op1 << ((sizeof(op1)*8)-op2));
+  }
+
+  #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+       (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+
+   __IAR_FT uint32_t __get_MSPLIM(void)
+    {
+      uint32_t res;
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure MSPLIM is RAZ/WI
+      res = 0U;
+    #else
+      __asm volatile("MRS      %0,MSPLIM" : "=r" (res));
+    #endif
+      return res;
+    }
+
+    __IAR_FT void   __set_MSPLIM(uint32_t value)
+    {
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure MSPLIM is RAZ/WI
+      (void)value;
+    #else
+      __asm volatile("MSR      MSPLIM,%0" :: "r" (value));
+    #endif
+    }
+
+    __IAR_FT uint32_t __get_PSPLIM(void)
+    {
+      uint32_t res;
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure PSPLIM is RAZ/WI
+      res = 0U;
+    #else
+      __asm volatile("MRS      %0,PSPLIM" : "=r" (res));
+    #endif
+      return res;
+    }
+
+    __IAR_FT void   __set_PSPLIM(uint32_t value)
+    {
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure PSPLIM is RAZ/WI
+      (void)value;
+    #else
+      __asm volatile("MSR      PSPLIM,%0" :: "r" (value));
+    #endif
+    }
+
+    __IAR_FT uint32_t __TZ_get_CONTROL_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,CONTROL_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_CONTROL_NS(uint32_t value)
+    {
+      __asm volatile("MSR      CONTROL_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_PSP_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,PSP_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_PSP_NS(uint32_t value)
+    {
+      __asm volatile("MSR      PSP_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_MSP_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,MSP_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_MSP_NS(uint32_t value)
+    {
+      __asm volatile("MSR      MSP_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_SP_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,SP_NS" : "=r" (res));
+      return res;
+    }
+    __IAR_FT void   __TZ_set_SP_NS(uint32_t value)
+    {
+      __asm volatile("MSR      SP_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_PRIMASK_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,PRIMASK_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_PRIMASK_NS(uint32_t value)
+    {
+      __asm volatile("MSR      PRIMASK_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_BASEPRI_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,BASEPRI_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_BASEPRI_NS(uint32_t value)
+    {
+      __asm volatile("MSR      BASEPRI_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_FAULTMASK_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,FAULTMASK_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_FAULTMASK_NS(uint32_t value)
+    {
+      __asm volatile("MSR      FAULTMASK_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_PSPLIM_NS(void)
+    {
+      uint32_t res;
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure PSPLIM is RAZ/WI
+      res = 0U;
+    #else
+      __asm volatile("MRS      %0,PSPLIM_NS" : "=r" (res));
+    #endif
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_PSPLIM_NS(uint32_t value)
+    {
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure PSPLIM is RAZ/WI
+      (void)value;
+    #else
+      __asm volatile("MSR      PSPLIM_NS,%0" :: "r" (value));
+    #endif
+    }
+
+    __IAR_FT uint32_t   __TZ_get_MSPLIM_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,MSPLIM_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_MSPLIM_NS(uint32_t value)
+    {
+      __asm volatile("MSR      MSPLIM_NS,%0" :: "r" (value));
+    }
+
+  #endif /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */
+
+#endif   /* __ICCARM_INTRINSICS_VERSION__ == 2 */
+
+#define __BKPT(value)    __asm volatile ("BKPT     %0" : : "i"(value))
+
+#if __IAR_M0_FAMILY
+  __STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat)
+  {
+    if ((sat >= 1U) && (sat <= 32U))
+    {
+      const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
+      const int32_t min = -1 - max ;
+      if (val > max)
+      {
+        return max;
+      }
+      else if (val < min)
+      {
+        return min;
+      }
+    }
+    return val;
+  }
+
+  __STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat)
+  {
+    if (sat <= 31U)
+    {
+      const uint32_t max = ((1U << sat) - 1U);
+      if (val > (int32_t)max)
+      {
+        return max;
+      }
+      else if (val < 0)
+      {
+        return 0U;
+      }
+    }
+    return (uint32_t)val;
+  }
+#endif
+
+#if (__CORTEX_M >= 0x03)   /* __CORTEX_M is defined in core_cm0.h, core_cm3.h and core_cm4.h. */
+
+  __IAR_FT uint8_t __LDRBT(volatile uint8_t *addr)
+  {
+    uint32_t res;
+    __ASM("LDRBT %0, [%1]" : "=r" (res) : "r" (addr) : "memory");
+    return ((uint8_t)res);
+  }
+
+  __IAR_FT uint16_t __LDRHT(volatile uint16_t *addr)
+  {
+    uint32_t res;
+    __ASM("LDRHT %0, [%1]" : "=r" (res) : "r" (addr) : "memory");
+    return ((uint16_t)res);
+  }
+
+  __IAR_FT uint32_t __LDRT(volatile uint32_t *addr)
+  {
+    uint32_t res;
+    __ASM("LDRT %0, [%1]" : "=r" (res) : "r" (addr) : "memory");
+    return res;
+  }
+
+  __IAR_FT void __STRBT(uint8_t value, volatile uint8_t *addr)
+  {
+    __ASM("STRBT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory");
+  }
+
+  __IAR_FT void __STRHT(uint16_t value, volatile uint16_t *addr)
+  {
+    __ASM("STRHT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory");
+  }
+
+  __IAR_FT void __STRT(uint32_t value, volatile uint32_t *addr)
+  {
+    __ASM("STRT %1, [%0]" : : "r" (addr), "r" (value) : "memory");
+  }
+
+#endif /* (__CORTEX_M >= 0x03) */
+
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+
+
+  __IAR_FT uint8_t __LDAB(volatile uint8_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDAB %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return ((uint8_t)res);
+  }
+
+  __IAR_FT uint16_t __LDAH(volatile uint16_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDAH %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return ((uint16_t)res);
+  }
+
+  __IAR_FT uint32_t __LDA(volatile uint32_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDA %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return res;
+  }
+
+  __IAR_FT void __STLB(uint8_t value, volatile uint8_t *ptr)
+  {
+    __ASM volatile ("STLB %1, [%0]" :: "r" (ptr), "r" (value) : "memory");
+  }
+
+  __IAR_FT void __STLH(uint16_t value, volatile uint16_t *ptr)
+  {
+    __ASM volatile ("STLH %1, [%0]" :: "r" (ptr), "r" (value) : "memory");
+  }
+
+  __IAR_FT void __STL(uint32_t value, volatile uint32_t *ptr)
+  {
+    __ASM volatile ("STL %1, [%0]" :: "r" (ptr), "r" (value) : "memory");
+  }
+
+  __IAR_FT uint8_t __LDAEXB(volatile uint8_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDAEXB %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return ((uint8_t)res);
+  }
+
+  __IAR_FT uint16_t __LDAEXH(volatile uint16_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDAEXH %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return ((uint16_t)res);
+  }
+
+  __IAR_FT uint32_t __LDAEX(volatile uint32_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDAEX %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return res;
+  }
+
+  __IAR_FT uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("STLEXB %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory");
+    return res;
+  }
+
+  __IAR_FT uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("STLEXH %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory");
+    return res;
+  }
+
+  __IAR_FT uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("STLEX %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory");
+    return res;
+  }
+
+#endif /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */
+
+#undef __IAR_FT
+#undef __IAR_M0_FAMILY
+#undef __ICCARM_V8
+
+#pragma diag_default=Pe940
+#pragma diag_default=Pe177
+
+#endif /* __CMSIS_ICCARM_H__ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_version.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_version.h
new file mode 100644
index 0000000..f2e2746
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/cmsis_version.h
@@ -0,0 +1,39 @@
+/**************************************************************************//**
+ * @file     cmsis_version.h
+ * @brief    CMSIS Core(M) Version definitions
+ * @version  V5.0.3
+ * @date     24. June 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CMSIS_VERSION_H
+#define __CMSIS_VERSION_H
+
+/*  CMSIS Version definitions */
+#define __CM_CMSIS_VERSION_MAIN  ( 5U)                                      /*!< [31:16] CMSIS Core(M) main version */
+#define __CM_CMSIS_VERSION_SUB   ( 3U)                                      /*!< [15:0]  CMSIS Core(M) sub version */
+#define __CM_CMSIS_VERSION       ((__CM_CMSIS_VERSION_MAIN << 16U) | \
+                                   __CM_CMSIS_VERSION_SUB           )       /*!< CMSIS Core(M) version number */
+#endif
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_armv81mml.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_armv81mml.h
new file mode 100644
index 0000000..8441e57
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_armv81mml.h
@@ -0,0 +1,2968 @@
+/**************************************************************************//**
+ * @file     core_armv81mml.h
+ * @brief    CMSIS Armv8.1-M Mainline Core Peripheral Access Layer Header File
+ * @version  V1.0.0
+ * @date     15. March 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2018-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_ARMV81MML_H_GENERIC
+#define __CORE_ARMV81MML_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_ARMV81MML
+  @{
+ */
+
+#include "cmsis_version.h"
+ 
+#define __ARM_ARCH_8M_MAIN__    1  // patching for now
+/*  CMSIS ARMV81MML definitions */
+#define __ARMv81MML_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __ARMv81MML_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __ARMv81MML_CMSIS_VERSION       ((__ARMv81MML_CMSIS_VERSION_MAIN << 16U) | \
+                                         __ARMv81MML_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                     (81U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
+*/
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U    
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+  
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U    
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+  
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U    
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+  
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U    
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+  
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_ARMV81MML_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_ARMV81MML_H_DEPENDANT
+#define __CORE_ARMV81MML_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __ARMv81MML_REV
+    #define __ARMv81MML_REV               0x0000U
+    #warning "__ARMv81MML_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DSP_PRESENT
+    #define __DSP_PRESENT             0U
+    #warning "__DSP_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group ARMv81MML */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
+#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
+    uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
+    uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SFPA_Pos                    3U                                            /*!< CONTROL: SFPA Position */
+#define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONTROL: SFPA Mask */
+
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED6[580U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ID_ADR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+  __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
+  __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
+  __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
+  __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+  __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Register */
+        uint32_t RESERVED3[92U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Register */
+        uint32_t RESERVED4[15U];
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2 */
+        uint32_t RESERVED5[1U];
+  __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
+        uint32_t RESERVED6[1U];
+  __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU */
+  __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC */
+  __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
+  __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
+  __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
+  __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
+  __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC */
+  __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way */
+        uint32_t RESERVED7[6U];
+  __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memory Control Register */
+  __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Control Registers */
+  __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
+  __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
+  __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB SHCSR: SECUREFAULTPENDED Position */
+#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB SHCSR: SECUREFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB SHCSR: SECUREFAULTENA Position */
+#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB SHCSR: SECUREFAULTENA Mask */
+
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB SHCSR: SECUREFAULTACT Position */
+#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB SHCSR: SECUREFAULTACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB CFSR (UFSR): STKOF Position */
+#define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB CFSR (UFSR): STKOF Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/* SCB Non-Secure Access Control Register Definitions */
+#define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB NSACR: CP11 Position */
+#define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB NSACR: CP11 Mask */
+
+#define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB NSACR: CP10 Position */
+#define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB NSACR: CP10 Mask */
+
+#define SCB_NSACR_CPn_Pos                   0U                                            /*!< SCB NSACR: CPn Position */
+#define SCB_NSACR_CPn_Msk                  (1UL /*<< SCB_NSACR_CPn_Pos*/)                 /*!< SCB NSACR: CPn Mask */
+
+/* SCB Cache Level ID Register Definitions */
+#define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB CLIDR: LoUU Position */
+#define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB CLIDR: LoUU Mask */
+
+#define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB CLIDR: LoC Position */
+#define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB CLIDR: LoC Mask */
+
+/* SCB Cache Type Register Definitions */
+#define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB CTR: Format Position */
+#define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB CTR: Format Mask */
+
+#define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB CTR: CWG Position */
+#define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB CTR: CWG Mask */
+
+#define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB CTR: ERG Position */
+#define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB CTR: ERG Mask */
+
+#define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB CTR: DminLine Position */
+#define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB CTR: DminLine Mask */
+
+#define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB CTR: ImInLine Position */
+#define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB CTR: ImInLine Mask */
+
+/* SCB Cache Size ID Register Definitions */
+#define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB CCSIDR: WT Position */
+#define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB CCSIDR: WT Mask */
+
+#define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB CCSIDR: WB Position */
+#define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB CCSIDR: WB Mask */
+
+#define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB CCSIDR: RA Position */
+#define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB CCSIDR: RA Mask */
+
+#define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB CCSIDR: WA Position */
+#define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB CCSIDR: WA Mask */
+
+#define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB CCSIDR: NumSets Position */
+#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB CCSIDR: NumSets Mask */
+
+#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB CCSIDR: Associativity Position */
+#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB CCSIDR: Associativity Mask */
+
+#define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB CCSIDR: LineSize Position */
+#define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB CCSIDR: LineSize Mask */
+
+/* SCB Cache Size Selection Register Definitions */
+#define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB CSSELR: Level Position */
+#define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB CSSELR: Level Mask */
+
+#define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB CSSELR: InD Position */
+#define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB CSSELR: InD Mask */
+
+/* SCB Software Triggered Interrupt Register Definitions */
+#define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB STIR: INTID Position */
+#define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB STIR: INTID Mask */
+
+/* SCB D-Cache Invalidate by Set-way Register Definitions */
+#define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB DCISW: Way Position */
+#define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB DCISW: Way Mask */
+
+#define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB DCISW: Set Position */
+#define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB DCISW: Set Mask */
+
+/* SCB D-Cache Clean by Set-way Register Definitions */
+#define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB DCCSW: Way Position */
+#define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB DCCSW: Way Mask */
+
+#define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB DCCSW: Set Position */
+#define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB DCCSW: Set Mask */
+
+/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
+#define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB DCCISW: Way Position */
+#define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB DCCISW: Way Mask */
+
+#define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB DCCISW: Set Position */
+#define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB DCCISW: Set Mask */
+
+/* Instruction Tightly-Coupled Memory Control Register Definitions */
+#define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB ITCMCR: SZ Position */
+#define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB ITCMCR: SZ Mask */
+
+#define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB ITCMCR: RETEN Position */
+#define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB ITCMCR: RETEN Mask */
+
+#define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB ITCMCR: RMW Position */
+#define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB ITCMCR: RMW Mask */
+
+#define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB ITCMCR: EN Position */
+#define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB ITCMCR: EN Mask */
+
+/* Data Tightly-Coupled Memory Control Register Definitions */
+#define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB DTCMCR: SZ Position */
+#define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB DTCMCR: SZ Mask */
+
+#define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB DTCMCR: RETEN Position */
+#define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB DTCMCR: RETEN Mask */
+
+#define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB DTCMCR: RMW Position */
+#define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB DTCMCR: RMW Mask */
+
+#define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB DTCMCR: EN Position */
+#define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB DTCMCR: EN Mask */
+
+/* AHBP Control Register Definitions */
+#define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB AHBPCR: SZ Position */
+#define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB AHBPCR: SZ Mask */
+
+#define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB AHBPCR: EN Position */
+#define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB AHBPCR: EN Mask */
+
+/* L1 Cache Control Register Definitions */
+#define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB CACR: FORCEWT Position */
+#define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB CACR: FORCEWT Mask */
+
+#define SCB_CACR_ECCEN_Pos                  1U                                            /*!< SCB CACR: ECCEN Position */
+#define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< SCB CACR: ECCEN Mask */
+
+#define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB CACR: SIWT Position */
+#define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB CACR: SIWT Mask */
+
+/* AHBS Control Register Definitions */
+#define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB AHBSCR: INITCOUNT Position */
+#define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)           /*!< SCB AHBSCR: INITCOUNT Mask */
+
+#define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB AHBSCR: TPRI Position */
+#define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBPCR_TPRI_Pos)               /*!< SCB AHBSCR: TPRI Mask */
+
+#define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB AHBSCR: CTL Position*/
+#define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBPCR_CTL_Pos*/)                /*!< SCB AHBSCR: CTL Mask */
+
+/* Auxiliary Bus Fault Status Register Definitions */
+#define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB ABFSR: AXIMTYPE Position*/
+#define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB ABFSR: AXIMTYPE Mask */
+
+#define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB ABFSR: EPPB Position*/
+#define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB ABFSR: EPPB Mask */
+
+#define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB ABFSR: AXIM Position*/
+#define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB ABFSR: AXIM Mask */
+
+#define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB ABFSR: AHBP Position*/
+#define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB ABFSR: AHBP Mask */
+
+#define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB ABFSR: DTCM Position*/
+#define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB ABFSR: DTCM Mask */
+
+#define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB ABFSR: ITCM Position*/
+#define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB ABFSR: ITCM Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+  __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[29U];
+  __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register */
+  __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
+  __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Register */
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register */
+        uint32_t RESERVED6[4U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Stimulus Port Register Definitions */
+#define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM STIM: DISABLED Position */
+#define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM STIM: DISABLED Mask */
+
+#define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM STIM: FIFOREADY Position */
+#define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM STIM: FIFOREADY Mask */
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM TCR: TSPRESCALE Position */
+#define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM TCR: TSPRESCALE Mask */
+
+#define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM TCR: STALLENA Position */
+#define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM TCR: STALLENA Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Integration Write Register Definitions */
+#define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM IWR: ATVALIDM Position */
+#define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM IWR: ATVALIDM Mask */
+
+/* ITM Integration Read Register Definitions */
+#define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM IRR: ATREADYM Position */
+#define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM IRR: ATREADYM Mask */
+
+/* ITM Integration Mode Control Register Definitions */
+#define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM IMCR: INTEGRATION Position */
+#define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM IMCR: INTEGRATION Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+        uint32_t RESERVED32[934U];
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
+        uint32_t RESERVED33[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTRL: CYCDISS Position */
+#define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTRL: CYCDISS Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Sizes Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Sizes Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
+  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
+  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
+  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration ETM Data Register Definitions (FIFO0) */
+#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
+#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
+
+#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
+#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
+
+#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
+#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
+
+#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
+#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
+
+#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
+#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
+
+#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
+#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
+
+#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
+#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
+
+/* TPI ITATBCTR2 Register Definitions */
+#define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR2: ATREADY Position */
+#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITATBCTR2: ATREADY Mask */
+
+/* TPI Integration ITM Data Register Definitions (FIFO1) */
+#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
+#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
+
+#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
+#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
+
+#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
+#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
+
+#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
+#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
+
+#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
+#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
+
+#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
+#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
+
+#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
+#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
+
+/* TPI ITATBCTR0 Register Definitions */
+#define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR0: ATREADY Position */
+#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITATBCTR0: ATREADY Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
+#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
+
+#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
+#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+#define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register Alias 1 */
+  __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Register Alias 1 */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register Alias 2 */
+  __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Register Alias 2 */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register Alias 3 */
+  __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Register Alias 3 */
+        uint32_t RESERVED0[1];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_PXN_Pos                    4U                                            /*!< MPU RLAR: PXN Position */
+#define MPU_RLAR_PXN_Msk                   (0x1UL << MPU_RLAR_PXN_Pos)                    /*!< MPU RLAR: PXN Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: Region enable bit Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: Region enable bit Disable Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#else
+        uint32_t RESERVED0[3];
+#endif
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/* Secure Fault Status Register Definitions */
+#define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU SFSR: LSERR Position */
+#define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU SFSR: LSERR Mask */
+
+#define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU SFSR: SFARVALID Position */
+#define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU SFSR: SFARVALID Mask */
+
+#define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU SFSR: LSPERR Position */
+#define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU SFSR: LSPERR Mask */
+
+#define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU SFSR: INVTRAN Position */
+#define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU SFSR: INVTRAN Mask */
+
+#define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU SFSR: AUVIOL Position */
+#define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU SFSR: AUVIOL Mask */
+
+#define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU SFSR: INVER Position */
+#define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU SFSR: INVER Mask */
+
+#define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU SFSR: INVIS Position */
+#define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU SFSR: INVIS Mask */
+
+#define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU SFSR: INVEP Position */
+#define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU SFSR: INVEP Mask */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCCR: LSPENS Position */
+#define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCCR: LSPENS bit Mask */
+
+#define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCCR: CLRONRET Position */
+#define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCCR: CLRONRET bit Mask */
+
+#define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCCR: CLRONRETS Position */
+#define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCCR: CLRONRETS bit Mask */
+
+#define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCCR: TS Position */
+#define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCCR: TS bit Mask */
+
+#define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCCR: UFRDY Position */
+#define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCCR: UFRDY bit Mask */
+
+#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCCR: SPLIMVIOL Position */
+#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCCR: SPLIMVIOL bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCCR: SFRDY Position */
+#define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCCR: SFRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCCR: Security status of the FP context bit Position */
+#define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCCR: Security status of the FP context bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+/* Media and FP Feature Register 0 Definitions */
+#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
+#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
+
+#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
+#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
+
+#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
+#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
+
+#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
+#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
+#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
+
+#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
+#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
+
+#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
+#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
+
+#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
+#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
+
+/* Media and FP Feature Register 1 Definitions */
+#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
+#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
+
+#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
+#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
+
+#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
+#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
+
+#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
+#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< Core Debug Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) /*!< System control Register not in SCB */
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< Core Debug configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit */
+  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< Core Debug Base Address           (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) /*!< System control Register not in SCB(non-secure address space) */
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< Core Debug configuration struct   (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit               (non-secure address space) */
+  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit               (non-secure address space) */
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Priority Grouping (non-secure)
+  \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB_NS->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
+  SCB_NS->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping (non-secure)
+  \details Reads the priority grouping field from the non-secure NVIC when in secure state.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)
+{
+  return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = FPU->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
+  {
+    return 2U;           /* Double + Single precision FPU */
+  }
+  else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_ARMV81MML_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_armv8mbl.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_armv8mbl.h
new file mode 100644
index 0000000..344dca5
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_armv8mbl.h
@@ -0,0 +1,1921 @@
+/**************************************************************************//**
+ * @file     core_armv8mbl.h
+ * @brief    CMSIS Armv8-M Baseline Core Peripheral Access Layer Header File
+ * @version  V5.0.8
+ * @date     12. November 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_ARMV8MBL_H_GENERIC
+#define __CORE_ARMV8MBL_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_ARMv8MBL
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS definitions */
+#define __ARMv8MBL_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __ARMv8MBL_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __ARMv8MBL_CMSIS_VERSION       ((__ARMv8MBL_CMSIS_VERSION_MAIN << 16U) | \
+                                         __ARMv8MBL_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                     ( 2U)                                            /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_ARMV8MBL_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_ARMV8MBL_H_DEPENDANT
+#define __CORE_ARMV8MBL_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __ARMv8MBL_REV
+    #define __ARMv8MBL_REV               0x0000U
+    #warning "__ARMv8MBL_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT            0U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+
+  #ifndef __ETM_PRESENT
+    #define __ETM_PRESENT             0U
+    #warning "__ETM_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MTB_PRESENT
+    #define __MTB_PRESENT             0U
+    #warning "__MTB_PRESENT not defined in device header file; using default!"
+  #endif
+
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group ARMv8MBL */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint32_t IPR[124U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+#else
+        uint32_t RESERVED0;
+#endif
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED1;
+  __IOM uint32_t SHPR[2U];               /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+#endif
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+        uint32_t RESERVED0[6U];
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x3UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Sizes Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Sizes Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[809U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  Software Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  Software Lock Status Register */
+        uint32_t RESERVED4[4U];
+  __IM  uint32_t TYPE;                   /*!< Offset: 0xFC8 (R/ )  Device Identifier Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACPR: SWOSCALER Position */
+#define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACPR: SWOSCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI Periodic Synchronization Control Register Definitions */
+#define TPI_PSCR_PSCount_Pos                0U                                         /*!< TPI PSCR: PSCount Position */
+#define TPI_PSCR_PSCount_Msk               (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/)        /*!< TPI PSCR: TPSCount Mask */
+
+/* TPI Software Lock Status Register Definitions */
+#define TPI_LSR_nTT_Pos                     1U                                         /*!< TPI LSR: Not thirty-two bit. Position */
+#define TPI_LSR_nTT_Msk                    (0x1UL << TPI_LSR_nTT_Pos)                  /*!< TPI LSR: Not thirty-two bit. Mask */
+
+#define TPI_LSR_SLK_Pos                     1U                                         /*!< TPI LSR: Software Lock status Position */
+#define TPI_LSR_SLK_Msk                    (0x1UL << TPI_LSR_SLK_Pos)                  /*!< TPI LSR: Software Lock status Mask */
+
+#define TPI_LSR_SLI_Pos                     0U                                         /*!< TPI LSR: Software Lock implemented Position */
+#define TPI_LSR_SLI_Msk                    (0x1UL /*<< TPI_LSR_SLI_Pos*/)              /*!< TPI LSR: Software Lock implemented Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFO depth Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFO depth Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+        uint32_t RESERVED0[7U];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  1U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: EN Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: EN Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#endif
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register */
+#define CoreDebug_DEMCR_DWTENA_Pos         24U                                            /*!< CoreDebug DEMCR: DWTENA Position */
+#define CoreDebug_DEMCR_DWTENA_Msk         (1UL << CoreDebug_DEMCR_DWTENA_Pos)            /*!< CoreDebug DEMCR: DWTENA Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< Core Debug Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< Core Debug configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< Core Debug Base Address           (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< Core Debug configuration struct   (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+#define __NVIC_SetPriorityGrouping(X) (void)(X)
+#define __NVIC_GetPriorityGrouping()  (0U)
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+           If VTOR is not present address 0 must be mapped to SRAM.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+#else
+  uint32_t *vectors = (uint32_t *)0x0U;
+#endif
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+#else
+  uint32_t *vectors = (uint32_t *)0x0U;
+#endif
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC_NS->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB_NS->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB_NS->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_ARMV8MBL_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_armv8mml.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_armv8mml.h
new file mode 100644
index 0000000..5ddb8ae
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_armv8mml.h
@@ -0,0 +1,2835 @@
+/**************************************************************************//**
+ * @file     core_armv8mml.h
+ * @brief    CMSIS Armv8-M Mainline Core Peripheral Access Layer Header File
+ * @version  V5.1.0
+ * @date     12. September 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_ARMV8MML_H_GENERIC
+#define __CORE_ARMV8MML_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_ARMv8MML
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS Armv8MML definitions */
+#define __ARMv8MML_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __ARMv8MML_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __ARMv8MML_CMSIS_VERSION       ((__ARMv8MML_CMSIS_VERSION_MAIN << 16U) | \
+                                         __ARMv8MML_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                     (81U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
+*/
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_ARMV8MML_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_ARMV8MML_H_DEPENDANT
+#define __CORE_ARMV8MML_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __ARMv8MML_REV
+    #define __ARMv8MML_REV               0x0000U
+    #warning "__ARMv8MML_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DSP_PRESENT
+    #define __DSP_PRESENT             0U
+    #warning "__DSP_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group ARMv8MML */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
+#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
+    uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
+    uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SFPA_Pos                    3U                                            /*!< CONTROL: SFPA Position */
+#define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONTROL: SFPA Mask */
+
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED6[580U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ID_ADR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+  __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
+  __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
+  __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
+  __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+  __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Register */
+        uint32_t RESERVED3[92U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Register */
+        uint32_t RESERVED4[15U];
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2 */
+        uint32_t RESERVED5[1U];
+  __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
+        uint32_t RESERVED6[1U];
+  __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU */
+  __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC */
+  __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
+  __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
+  __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
+  __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
+  __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC */
+  __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB SHCSR: SECUREFAULTPENDED Position */
+#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB SHCSR: SECUREFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB SHCSR: SECUREFAULTENA Position */
+#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB SHCSR: SECUREFAULTENA Mask */
+
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB SHCSR: SECUREFAULTACT Position */
+#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB SHCSR: SECUREFAULTACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB CFSR (UFSR): STKOF Position */
+#define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB CFSR (UFSR): STKOF Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/* SCB Non-Secure Access Control Register Definitions */
+#define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB NSACR: CP11 Position */
+#define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB NSACR: CP11 Mask */
+
+#define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB NSACR: CP10 Position */
+#define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB NSACR: CP10 Mask */
+
+#define SCB_NSACR_CPn_Pos                   0U                                            /*!< SCB NSACR: CPn Position */
+#define SCB_NSACR_CPn_Msk                  (1UL /*<< SCB_NSACR_CPn_Pos*/)                 /*!< SCB NSACR: CPn Mask */
+
+/* SCB Cache Level ID Register Definitions */
+#define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB CLIDR: LoUU Position */
+#define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB CLIDR: LoUU Mask */
+
+#define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB CLIDR: LoC Position */
+#define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB CLIDR: LoC Mask */
+
+/* SCB Cache Type Register Definitions */
+#define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB CTR: Format Position */
+#define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB CTR: Format Mask */
+
+#define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB CTR: CWG Position */
+#define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB CTR: CWG Mask */
+
+#define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB CTR: ERG Position */
+#define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB CTR: ERG Mask */
+
+#define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB CTR: DminLine Position */
+#define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB CTR: DminLine Mask */
+
+#define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB CTR: ImInLine Position */
+#define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB CTR: ImInLine Mask */
+
+/* SCB Cache Size ID Register Definitions */
+#define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB CCSIDR: WT Position */
+#define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB CCSIDR: WT Mask */
+
+#define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB CCSIDR: WB Position */
+#define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB CCSIDR: WB Mask */
+
+#define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB CCSIDR: RA Position */
+#define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB CCSIDR: RA Mask */
+
+#define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB CCSIDR: WA Position */
+#define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB CCSIDR: WA Mask */
+
+#define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB CCSIDR: NumSets Position */
+#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB CCSIDR: NumSets Mask */
+
+#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB CCSIDR: Associativity Position */
+#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB CCSIDR: Associativity Mask */
+
+#define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB CCSIDR: LineSize Position */
+#define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB CCSIDR: LineSize Mask */
+
+/* SCB Cache Size Selection Register Definitions */
+#define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB CSSELR: Level Position */
+#define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB CSSELR: Level Mask */
+
+#define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB CSSELR: InD Position */
+#define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB CSSELR: InD Mask */
+
+/* SCB Software Triggered Interrupt Register Definitions */
+#define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB STIR: INTID Position */
+#define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB STIR: INTID Mask */
+
+/* SCB D-Cache Invalidate by Set-way Register Definitions */
+#define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB DCISW: Way Position */
+#define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB DCISW: Way Mask */
+
+#define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB DCISW: Set Position */
+#define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB DCISW: Set Mask */
+
+/* SCB D-Cache Clean by Set-way Register Definitions */
+#define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB DCCSW: Way Position */
+#define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB DCCSW: Way Mask */
+
+#define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB DCCSW: Set Position */
+#define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB DCCSW: Set Mask */
+
+/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
+#define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB DCCISW: Way Position */
+#define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB DCCISW: Way Mask */
+
+#define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB DCCISW: Set Position */
+#define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB DCCISW: Set Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+  __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register */
+        uint32_t RESERVED6[4U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Stimulus Port Register Definitions */
+#define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM STIM: DISABLED Position */
+#define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM STIM: DISABLED Mask */
+
+#define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM STIM: FIFOREADY Position */
+#define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM STIM: FIFOREADY Mask */
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM TCR: TSPRESCALE Position */
+#define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM TCR: TSPRESCALE Mask */
+
+#define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM TCR: STALLENA Position */
+#define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM TCR: STALLENA Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+        uint32_t RESERVED32[934U];
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
+        uint32_t RESERVED33[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTRL: CYCDISS Position */
+#define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTRL: CYCDISS Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Sizes Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Sizes Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[809U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  Software Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  Software Lock Status Register */
+        uint32_t RESERVED4[4U];
+  __IM  uint32_t TYPE;                   /*!< Offset: 0xFC8 (R/ )  Device Identifier Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACPR: SWOSCALER Position */
+#define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACPR: SWOSCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI Periodic Synchronization Control Register Definitions */
+#define TPI_PSCR_PSCount_Pos                0U                                         /*!< TPI PSCR: PSCount Position */
+#define TPI_PSCR_PSCount_Msk               (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/)        /*!< TPI PSCR: TPSCount Mask */
+
+/* TPI Software Lock Status Register Definitions */
+#define TPI_LSR_nTT_Pos                     1U                                         /*!< TPI LSR: Not thirty-two bit. Position */
+#define TPI_LSR_nTT_Msk                    (0x1UL << TPI_LSR_nTT_Pos)                  /*!< TPI LSR: Not thirty-two bit. Mask */
+
+#define TPI_LSR_SLK_Pos                     1U                                         /*!< TPI LSR: Software Lock status Position */
+#define TPI_LSR_SLK_Msk                    (0x1UL << TPI_LSR_SLK_Pos)                  /*!< TPI LSR: Software Lock status Mask */
+
+#define TPI_LSR_SLI_Pos                     0U                                         /*!< TPI LSR: Software Lock implemented Position */
+#define TPI_LSR_SLI_Msk                    (0x1UL /*<< TPI_LSR_SLI_Pos*/)              /*!< TPI LSR: Software Lock implemented Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFO depth Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFO depth Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register Alias 1 */
+  __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Register Alias 1 */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register Alias 2 */
+  __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Register Alias 2 */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register Alias 3 */
+  __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Register Alias 3 */
+        uint32_t RESERVED0[1];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: Region enable bit Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: Region enable bit Disable Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#else
+        uint32_t RESERVED0[3];
+#endif
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/* Secure Fault Status Register Definitions */
+#define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU SFSR: LSERR Position */
+#define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU SFSR: LSERR Mask */
+
+#define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU SFSR: SFARVALID Position */
+#define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU SFSR: SFARVALID Mask */
+
+#define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU SFSR: LSPERR Position */
+#define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU SFSR: LSPERR Mask */
+
+#define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU SFSR: INVTRAN Position */
+#define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU SFSR: INVTRAN Mask */
+
+#define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU SFSR: AUVIOL Position */
+#define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU SFSR: AUVIOL Mask */
+
+#define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU SFSR: INVER Position */
+#define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU SFSR: INVER Mask */
+
+#define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU SFSR: INVIS Position */
+#define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU SFSR: INVIS Mask */
+
+#define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU SFSR: INVEP Position */
+#define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU SFSR: INVEP Mask */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCCR: LSPENS Position */
+#define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCCR: LSPENS bit Mask */
+
+#define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCCR: CLRONRET Position */
+#define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCCR: CLRONRET bit Mask */
+
+#define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCCR: CLRONRETS Position */
+#define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCCR: CLRONRETS bit Mask */
+
+#define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCCR: TS Position */
+#define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCCR: TS bit Mask */
+
+#define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCCR: UFRDY Position */
+#define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCCR: UFRDY bit Mask */
+
+#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCCR: SPLIMVIOL Position */
+#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCCR: SPLIMVIOL bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCCR: SFRDY Position */
+#define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCCR: SFRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCCR: Security status of the FP context bit Position */
+#define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCCR: Security status of the FP context bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+/* Media and FP Feature Register 0 Definitions */
+#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
+#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
+
+#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
+#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
+
+#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
+#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
+
+#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
+#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
+#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
+
+#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
+#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
+
+#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
+#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
+
+#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
+#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
+
+/* Media and FP Feature Register 1 Definitions */
+#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
+#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
+
+#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
+#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
+
+#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
+#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
+
+#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
+#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< Core Debug Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) /*!< System control Register not in SCB */
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< Core Debug configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit */
+  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< Core Debug Base Address           (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) /*!< System control Register not in SCB(non-secure address space) */
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< Core Debug configuration struct   (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit               (non-secure address space) */
+  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit               (non-secure address space) */
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Priority Grouping (non-secure)
+  \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB_NS->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)                      );              /* Insert write key and priority group */
+  SCB_NS->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping (non-secure)
+  \details Reads the priority grouping field from the non-secure NVIC when in secure state.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)
+{
+  return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = FPU->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
+  {
+    return 2U;           /* Double + Single precision FPU */
+  }
+  else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_ARMV8MML_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm0.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm0.h
new file mode 100644
index 0000000..cafae5a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm0.h
@@ -0,0 +1,952 @@
+/**************************************************************************//**
+ * @file     core_cm0.h
+ * @brief    CMSIS Cortex-M0 Core Peripheral Access Layer Header File
+ * @version  V5.0.6
+ * @date     13. March 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM0_H_GENERIC
+#define __CORE_CM0_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M0
+  @{
+ */
+
+#include "cmsis_version.h"
+ 
+/*  CMSIS CM0 definitions */
+#define __CM0_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM0_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN << 16U) | \
+                                    __CM0_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                (0U)                                   /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM0_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM0_H_DEPENDANT
+#define __CORE_CM0_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM0_REV
+    #define __CM0_REV               0x0000U
+    #warning "__CM0_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M0 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[31U];
+  __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RESERVED1[31U];
+  __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[31U];
+  __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[31U];
+        uint32_t RESERVED4[64U];
+  __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+        uint32_t RESERVED0;
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED1;
+  __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor.
+            Therefore they are not covered by the Cortex-M0 header file.
+  @{
+ */
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+/*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0 */
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+#define __NVIC_SetPriorityGrouping(X) (void)(X)
+#define __NVIC_GetPriorityGrouping()  (0U)
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           Address 0 must be mapped to SRAM.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t vectors = 0x0U;
+  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
+  /* ARM Application Note 321 states that the M0 does not require the architectural barrier */
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t vectors = 0x0U;
+  return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4));
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM0_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm0plus.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm0plus.h
new file mode 100644
index 0000000..d104965
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm0plus.h
@@ -0,0 +1,1085 @@
+/**************************************************************************//**
+ * @file     core_cm0plus.h
+ * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
+ * @version  V5.0.7
+ * @date     13. March 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM0PLUS_H_GENERIC
+#define __CORE_CM0PLUS_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex-M0+
+  @{
+ */
+
+#include "cmsis_version.h"
+ 
+/*  CMSIS CM0+ definitions */
+#define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM0PLUS_CMSIS_VERSION_SUB  (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
+                                       __CM0PLUS_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                   (0U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM0PLUS_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM0PLUS_H_DEPENDANT
+#define __CORE_CM0PLUS_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM0PLUS_REV
+    #define __CM0PLUS_REV             0x0000U
+    #warning "__CM0PLUS_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT            0U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex-M0+ */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core MPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[31U];
+  __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RESERVED1[31U];
+  __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[31U];
+  __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[31U];
+        uint32_t RESERVED4[64U];
+  __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+#else
+        uint32_t RESERVED0;
+#endif
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED1;
+  __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB VTOR: TBLOFF Mask */
+#endif
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  1U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor.
+            Therefore they are not covered by the Cortex-M0+ header file.
+  @{
+ */
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+/*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0+ */
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+#define __NVIC_SetPriorityGrouping(X) (void)(X)
+#define __NVIC_GetPriorityGrouping()  (0U)
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+           If VTOR is not present address 0 must be mapped to SRAM.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t vectors = SCB->VTOR;
+#else
+  uint32_t vectors = 0x0U;
+#endif
+  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
+  /* ARM Application Note 321 states that the M0+ does not require the architectural barrier */
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t vectors = SCB->VTOR;
+#else
+  uint32_t vectors = 0x0U;
+#endif
+  return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4));
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv7.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM0PLUS_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm1.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm1.h
new file mode 100644
index 0000000..76b4569
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm1.h
@@ -0,0 +1,979 @@
+/**************************************************************************//**
+ * @file     core_cm1.h
+ * @brief    CMSIS Cortex-M1 Core Peripheral Access Layer Header File
+ * @version  V1.0.1
+ * @date     12. November 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM1_H_GENERIC
+#define __CORE_CM1_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M1
+  @{
+ */
+
+#include "cmsis_version.h"
+ 
+/*  CMSIS CM1 definitions */
+#define __CM1_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM1_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM1_CMSIS_VERSION       ((__CM1_CMSIS_VERSION_MAIN << 16U) | \
+                                    __CM1_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                (1U)                                   /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM1_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM1_H_DEPENDANT
+#define __CORE_CM1_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM1_REV
+    #define __CM1_REV               0x0100U
+    #warning "__CM1_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M1 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[31U];
+  __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[31U];
+  __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[31U];
+  __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[31U];
+        uint32_t RESERVED4[64U];
+  __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+        uint32_t RESERVED0;
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED1;
+  __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+} SCnSCB_Type;
+
+/* Auxiliary Control Register Definitions */
+#define SCnSCB_ACTLR_ITCMUAEN_Pos            4U                                        /*!< ACTLR: Instruction TCM Upper Alias Enable Position */
+#define SCnSCB_ACTLR_ITCMUAEN_Msk           (1UL << SCnSCB_ACTLR_ITCMUAEN_Pos)         /*!< ACTLR: Instruction TCM Upper Alias Enable Mask */
+
+#define SCnSCB_ACTLR_ITCMLAEN_Pos            3U                                        /*!< ACTLR: Instruction TCM Lower Alias Enable Position */
+#define SCnSCB_ACTLR_ITCMLAEN_Msk           (1UL << SCnSCB_ACTLR_ITCMLAEN_Pos)         /*!< ACTLR: Instruction TCM Lower Alias Enable Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Cortex-M1 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor.
+            Therefore they are not covered by the Cortex-M1 header file.
+  @{
+ */
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+/*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M1 */
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+#define __NVIC_SetPriorityGrouping(X) (void)(X)
+#define __NVIC_GetPriorityGrouping()  (0U)
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           Address 0 must be mapped to SRAM.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)0x0U;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  /* ARM Application Note 321 states that the M1 does not require the architectural barrier */
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)0x0U;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM1_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm23.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm23.h
new file mode 100644
index 0000000..b79c6af
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm23.h
@@ -0,0 +1,1996 @@
+/**************************************************************************//**
+ * @file     core_cm23.h
+ * @brief    CMSIS Cortex-M23 Core Peripheral Access Layer Header File
+ * @version  V5.0.8
+ * @date     12. November 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM23_H_GENERIC
+#define __CORE_CM23_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M23
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS definitions */
+#define __CM23_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM23_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM23_CMSIS_VERSION       ((__CM23_CMSIS_VERSION_MAIN << 16U) | \
+                                     __CM23_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                 (23U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM23_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM23_H_DEPENDANT
+#define __CORE_CM23_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM23_REV
+    #define __CM23_REV                0x0000U
+    #warning "__CM23_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT            0U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+
+  #ifndef __ETM_PRESENT
+    #define __ETM_PRESENT             0U
+    #warning "__ETM_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MTB_PRESENT
+    #define __MTB_PRESENT             0U
+    #warning "__MTB_PRESENT not defined in device header file; using default!"
+  #endif
+
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M23 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint32_t IPR[124U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+#else
+        uint32_t RESERVED0;
+#endif
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED1;
+  __IOM uint32_t SHPR[2U];               /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+#endif
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+        uint32_t RESERVED0[6U];
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x3UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t ITFTTD0;                /*!< Offset: 0xEEC (R/ )  Integration Test FIFO Test Data 0 Register */
+  __IOM uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/W)  Integration Test ATB Control Register 2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  Integration Test ATB Control Register 0 */
+  __IM  uint32_t ITFTTD1;                /*!< Offset: 0xEFC (R/ )  Integration Test FIFO Test Data 1 Register */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  Device Configuration Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Identifier Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration Test FIFO Test Data 0 Register Definitions */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data2_Pos      16U                                         /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */
+#define TPI_ITFTTD0_ATB_IF1_data2_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data1_Pos       8U                                         /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */
+#define TPI_ITFTTD0_ATB_IF1_data1_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data0_Pos       0U                                          /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */
+#define TPI_ITFTTD0_ATB_IF1_data0_Msk      (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 2 Register Definitions */
+#define TPI_ITATBCTR2_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID2S Position */
+#define TPI_ITATBCTR2_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos)      /*!< TPI ITATBCTR2: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR2_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID1S Position */
+#define TPI_ITATBCTR2_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos)      /*!< TPI ITATBCTR2: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR2_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY2S Position */
+#define TPI_ITATBCTR2_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY2S Mask */
+
+#define TPI_ITATBCTR2_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY1S Position */
+#define TPI_ITATBCTR2_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY1S Mask */
+
+/* TPI Integration Test FIFO Test Data 1 Register Definitions */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data2_Pos      16U                                         /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */
+#define TPI_ITFTTD1_ATB_IF2_data2_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data1_Pos       8U                                         /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */
+#define TPI_ITFTTD1_ATB_IF2_data1_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data0_Pos       0U                                          /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */
+#define TPI_ITFTTD1_ATB_IF2_data0_Msk      (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 0 Definitions */
+#define TPI_ITATBCTR0_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID2S Position */
+#define TPI_ITATBCTR0_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos)      /*!< TPI ITATBCTR0: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR0_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID1S Position */
+#define TPI_ITATBCTR0_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos)      /*!< TPI ITATBCTR0: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR0_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY2S Position */
+#define TPI_ITATBCTR0_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY2S Mask */
+
+#define TPI_ITATBCTR0_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY1S Position */
+#define TPI_ITATBCTR0_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY1S Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFOSZ Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFOSZ Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+        uint32_t RESERVED0[7U];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  1U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: EN Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: EN Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#endif
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register */
+#define CoreDebug_DEMCR_DWTENA_Pos         24U                                            /*!< CoreDebug DEMCR: DWTENA Position */
+#define CoreDebug_DEMCR_DWTENA_Msk         (1UL << CoreDebug_DEMCR_DWTENA_Pos)            /*!< CoreDebug DEMCR: DWTENA Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< Core Debug Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< Core Debug configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< Core Debug Base Address           (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< Core Debug configuration struct   (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+/*#define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping   not available for Cortex-M23 */
+/*#define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping   not available for Cortex-M23 */
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */ 
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else 
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+	
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+#define __NVIC_SetPriorityGrouping(X) (void)(X)
+#define __NVIC_GetPriorityGrouping()  (0U)
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+           If VTOR is not present address 0 must be mapped to SRAM.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+#else
+  uint32_t *vectors = (uint32_t *)0x0U;
+#endif
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+#else
+  uint32_t *vectors = (uint32_t *)0x0U;
+#endif
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC_NS->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB_NS->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB_NS->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM23_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm3.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm3.h
new file mode 100644
index 0000000..8157ca7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm3.h
@@ -0,0 +1,1937 @@
+/**************************************************************************//**
+ * @file     core_cm3.h
+ * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
+ * @version  V5.1.0
+ * @date     13. March 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM3_H_GENERIC
+#define __CORE_CM3_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M3
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS CM3 definitions */
+#define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
+                                    __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM3_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM3_H_DEPENDANT
+#define __CORE_CM3_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM3_REV
+    #define __CM3_REV               0x0200U
+    #warning "__CM3_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M3 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
+    uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
+    uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit */
+    uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR: ICI/IT part 2 Position */
+#define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR: ICI/IT part 2 Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR: ICI/IT part 1 Position */
+#define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR: ICI/IT part 1 Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[24U];
+  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RESERVED1[24U];
+  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[24U];
+  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[24U];
+  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[56U];
+  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED5[644U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+        uint32_t RESERVED0[5U];
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
+#define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB VTOR: TBLBASE Position */
+#define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB VTOR: TBLBASE Mask */
+
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB VTOR: TBLOFF Mask */
+#else
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+#endif
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB AIRCR: VECTRESET Position */
+#define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB AIRCR: VECTRESET Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB CCR: NONBASETHRDENA Position */
+#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB CCR: NONBASETHRDENA Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+#if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+#else
+        uint32_t RESERVED1[1U];
+#endif
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/* Auxiliary Control Register Definitions */
+#if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
+#define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: DISOOFP Position */
+#define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: DISOOFP Mask */
+
+#define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: DISFPCA Position */
+#define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: DISFPCA Mask */
+
+#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: DISFOLD Position */
+#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: DISFOLD Mask */
+
+#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: DISDEFWBUF Position */
+#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: DISDEFWBUF Mask */
+
+#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
+#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
+#endif
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[6U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM TCR: TSPrescale Position */
+#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM TCR: TSPrescale Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+  __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+  __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+  __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+  __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Mask Register Definitions */
+#define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MASK: MASK Position */
+#define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MASK: MASK Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUNCTION: DATAVADDR1 Position */
+#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUNCTION: DATAVADDR1 Mask */
+
+#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUNCTION: DATAVADDR0 Position */
+#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUNCTION: DATAVADDR0 Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUNCTION: LNK1ENA Position */
+#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUNCTION: LNK1ENA Mask */
+
+#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUNCTION: DATAVMATCH Position */
+#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUNCTION: DATAVMATCH Mask */
+
+#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUNCTION: CYCMATCH Position */
+#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUNCTION: CYCMATCH Mask */
+
+#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUNCTION: EMITRANGE Position */
+#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUNCTION: EMITRANGE Mask */
+
+#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUNCTION: FUNCTION Position */
+#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUNCTION: FUNCTION Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
+  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
+  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration ETM Data Register Definitions (FIFO0) */
+#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
+#define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
+
+#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
+#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
+
+#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
+#define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
+
+#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
+#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
+
+#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
+#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
+
+#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
+#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
+
+#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
+#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
+
+/* TPI ITATBCTR2 Register Definitions */
+#define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY2 Position */
+#define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITATBCTR2: ATREADY2 Mask */
+
+#define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY1 Position */
+#define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITATBCTR2: ATREADY1 Mask */
+
+/* TPI Integration ITM Data Register Definitions (FIFO1) */
+#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
+#define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
+
+#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
+#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
+
+#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
+#define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
+
+#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
+#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
+
+#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
+#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
+
+#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
+#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
+
+#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
+#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
+
+/* TPI ITATBCTR0 Register Definitions */
+#define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY2 Position */
+#define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITATBCTR0: ATREADY2 Mask */
+
+#define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY1 Position */
+#define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITATBCTR0: ATREADY1 Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
+#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
+
+#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
+#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
+  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
+  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
+  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
+#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
+#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
+#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
+#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
+#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
+#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+   #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t vectors = (uint32_t )SCB->VTOR;
+  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
+  /* ARM Application Note 321 states that the M3 does not require the architectural barrier */
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t vectors = (uint32_t )SCB->VTOR;
+  return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4));
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv7.h"
+
+#endif
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM3_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm33.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm33.h
new file mode 100644
index 0000000..7fed59a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm33.h
@@ -0,0 +1,2910 @@
+/**************************************************************************//**
+ * @file     core_cm33.h
+ * @brief    CMSIS Cortex-M33 Core Peripheral Access Layer Header File
+ * @version  V5.1.0
+ * @date     12. November 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM33_H_GENERIC
+#define __CORE_CM33_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M33
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS CM33 definitions */
+#define __CM33_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM33_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM33_CMSIS_VERSION       ((__CM33_CMSIS_VERSION_MAIN << 16U) | \
+                                     __CM33_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                 (33U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
+*/
+#if defined ( __CC_ARM )
+  #if defined (__TARGET_FPU_VFP)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined (__ARM_FP)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined (__ARMVFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined (__TI_VFP_SUPPORT__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined (__FPU_VFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM33_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM33_H_DEPENDANT
+#define __CORE_CM33_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM33_REV
+    #define __CM33_REV                0x0000U
+    #warning "__CM33_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DSP_PRESENT
+    #define __DSP_PRESENT             0U
+    #warning "__DSP_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M33 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
+#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
+    uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
+    uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SFPA_Pos                    3U                                            /*!< CONTROL: SFPA Position */
+#define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONTROL: SFPA Mask */
+
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED6[580U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ID_ADR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+  __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
+  __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
+  __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
+  __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+  __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Register */
+        uint32_t RESERVED3[92U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Register */
+        uint32_t RESERVED4[15U];
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2 */
+        uint32_t RESERVED5[1U];
+  __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
+        uint32_t RESERVED6[1U];
+  __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU */
+  __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC */
+  __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
+  __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
+  __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
+  __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
+  __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC */
+  __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB SHCSR: SECUREFAULTPENDED Position */
+#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB SHCSR: SECUREFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB SHCSR: SECUREFAULTENA Position */
+#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB SHCSR: SECUREFAULTENA Mask */
+
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB SHCSR: SECUREFAULTACT Position */
+#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB SHCSR: SECUREFAULTACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB CFSR (UFSR): STKOF Position */
+#define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB CFSR (UFSR): STKOF Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/* SCB Non-Secure Access Control Register Definitions */
+#define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB NSACR: CP11 Position */
+#define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB NSACR: CP11 Mask */
+
+#define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB NSACR: CP10 Position */
+#define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB NSACR: CP10 Mask */
+
+#define SCB_NSACR_CPn_Pos                   0U                                            /*!< SCB NSACR: CPn Position */
+#define SCB_NSACR_CPn_Msk                  (1UL /*<< SCB_NSACR_CPn_Pos*/)                 /*!< SCB NSACR: CPn Mask */
+
+/* SCB Cache Level ID Register Definitions */
+#define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB CLIDR: LoUU Position */
+#define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB CLIDR: LoUU Mask */
+
+#define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB CLIDR: LoC Position */
+#define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB CLIDR: LoC Mask */
+
+/* SCB Cache Type Register Definitions */
+#define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB CTR: Format Position */
+#define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB CTR: Format Mask */
+
+#define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB CTR: CWG Position */
+#define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB CTR: CWG Mask */
+
+#define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB CTR: ERG Position */
+#define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB CTR: ERG Mask */
+
+#define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB CTR: DminLine Position */
+#define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB CTR: DminLine Mask */
+
+#define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB CTR: ImInLine Position */
+#define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB CTR: ImInLine Mask */
+
+/* SCB Cache Size ID Register Definitions */
+#define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB CCSIDR: WT Position */
+#define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB CCSIDR: WT Mask */
+
+#define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB CCSIDR: WB Position */
+#define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB CCSIDR: WB Mask */
+
+#define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB CCSIDR: RA Position */
+#define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB CCSIDR: RA Mask */
+
+#define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB CCSIDR: WA Position */
+#define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB CCSIDR: WA Mask */
+
+#define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB CCSIDR: NumSets Position */
+#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB CCSIDR: NumSets Mask */
+
+#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB CCSIDR: Associativity Position */
+#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB CCSIDR: Associativity Mask */
+
+#define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB CCSIDR: LineSize Position */
+#define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB CCSIDR: LineSize Mask */
+
+/* SCB Cache Size Selection Register Definitions */
+#define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB CSSELR: Level Position */
+#define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB CSSELR: Level Mask */
+
+#define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB CSSELR: InD Position */
+#define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB CSSELR: InD Mask */
+
+/* SCB Software Triggered Interrupt Register Definitions */
+#define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB STIR: INTID Position */
+#define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB STIR: INTID Mask */
+
+/* SCB D-Cache Invalidate by Set-way Register Definitions */
+#define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB DCISW: Way Position */
+#define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB DCISW: Way Mask */
+
+#define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB DCISW: Set Position */
+#define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB DCISW: Set Mask */
+
+/* SCB D-Cache Clean by Set-way Register Definitions */
+#define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB DCCSW: Way Position */
+#define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB DCCSW: Way Mask */
+
+#define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB DCCSW: Set Position */
+#define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB DCCSW: Set Mask */
+
+/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
+#define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB DCCISW: Way Position */
+#define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB DCCISW: Way Mask */
+
+#define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB DCCISW: Set Position */
+#define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB DCCISW: Set Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+  __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register */
+        uint32_t RESERVED6[4U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Stimulus Port Register Definitions */
+#define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM STIM: DISABLED Position */
+#define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM STIM: DISABLED Mask */
+
+#define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM STIM: FIFOREADY Position */
+#define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM STIM: FIFOREADY Mask */
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM TCR: TSPRESCALE Position */
+#define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM TCR: TSPRESCALE Mask */
+
+#define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM TCR: STALLENA Position */
+#define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM TCR: STALLENA Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+        uint32_t RESERVED32[934U];
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
+        uint32_t RESERVED33[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTRL: CYCDISS Position */
+#define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTRL: CYCDISS Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t ITFTTD0;                /*!< Offset: 0xEEC (R/ )  Integration Test FIFO Test Data 0 Register */
+  __IOM uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/W)  Integration Test ATB Control Register 2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  Integration Test ATB Control Register 0 */
+  __IM  uint32_t ITFTTD1;                /*!< Offset: 0xEFC (R/ )  Integration Test FIFO Test Data 1 Register */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  Device Configuration Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Identifier Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration Test FIFO Test Data 0 Register Definitions */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data2_Pos      16U                                         /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */
+#define TPI_ITFTTD0_ATB_IF1_data2_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data1_Pos       8U                                         /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */
+#define TPI_ITFTTD0_ATB_IF1_data1_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data0_Pos       0U                                          /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */
+#define TPI_ITFTTD0_ATB_IF1_data0_Msk      (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 2 Register Definitions */
+#define TPI_ITATBCTR2_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID2S Position */
+#define TPI_ITATBCTR2_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos)      /*!< TPI ITATBCTR2: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR2_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID1S Position */
+#define TPI_ITATBCTR2_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos)      /*!< TPI ITATBCTR2: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR2_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY2S Position */
+#define TPI_ITATBCTR2_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY2S Mask */
+
+#define TPI_ITATBCTR2_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY1S Position */
+#define TPI_ITATBCTR2_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY1S Mask */
+
+/* TPI Integration Test FIFO Test Data 1 Register Definitions */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data2_Pos      16U                                         /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */
+#define TPI_ITFTTD1_ATB_IF2_data2_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data1_Pos       8U                                         /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */
+#define TPI_ITFTTD1_ATB_IF2_data1_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data0_Pos       0U                                          /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */
+#define TPI_ITFTTD1_ATB_IF2_data0_Msk      (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 0 Definitions */
+#define TPI_ITATBCTR0_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID2S Position */
+#define TPI_ITATBCTR0_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos)      /*!< TPI ITATBCTR0: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR0_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID1S Position */
+#define TPI_ITATBCTR0_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos)      /*!< TPI ITATBCTR0: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR0_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY2S Position */
+#define TPI_ITATBCTR0_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY2S Mask */
+
+#define TPI_ITATBCTR0_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY1S Position */
+#define TPI_ITATBCTR0_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY1S Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFOSZ Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFOSZ Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register Alias 1 */
+  __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Register Alias 1 */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register Alias 2 */
+  __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Register Alias 2 */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register Alias 3 */
+  __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Register Alias 3 */
+        uint32_t RESERVED0[1];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: Region enable bit Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: Region enable bit Disable Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#else
+        uint32_t RESERVED0[3];
+#endif
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/* Secure Fault Status Register Definitions */
+#define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU SFSR: LSERR Position */
+#define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU SFSR: LSERR Mask */
+
+#define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU SFSR: SFARVALID Position */
+#define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU SFSR: SFARVALID Mask */
+
+#define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU SFSR: LSPERR Position */
+#define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU SFSR: LSPERR Mask */
+
+#define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU SFSR: INVTRAN Position */
+#define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU SFSR: INVTRAN Mask */
+
+#define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU SFSR: AUVIOL Position */
+#define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU SFSR: AUVIOL Mask */
+
+#define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU SFSR: INVER Position */
+#define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU SFSR: INVER Mask */
+
+#define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU SFSR: INVIS Position */
+#define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU SFSR: INVIS Mask */
+
+#define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU SFSR: INVEP Position */
+#define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU SFSR: INVEP Mask */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCCR: LSPENS Position */
+#define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCCR: LSPENS bit Mask */
+
+#define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCCR: CLRONRET Position */
+#define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCCR: CLRONRET bit Mask */
+
+#define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCCR: CLRONRETS Position */
+#define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCCR: CLRONRETS bit Mask */
+
+#define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCCR: TS Position */
+#define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCCR: TS bit Mask */
+
+#define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCCR: UFRDY Position */
+#define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCCR: UFRDY bit Mask */
+
+#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCCR: SPLIMVIOL Position */
+#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCCR: SPLIMVIOL bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCCR: SFRDY Position */
+#define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCCR: SFRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCCR: Security status of the FP context bit Position */
+#define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCCR: Security status of the FP context bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+/* Media and FP Feature Register 0 Definitions */
+#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
+#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
+
+#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
+#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
+
+#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
+#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
+
+#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
+#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
+#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
+
+#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
+#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
+
+#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
+#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
+
+#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
+#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
+
+/* Media and FP Feature Register 1 Definitions */
+#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
+#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
+
+#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
+#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
+
+#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
+#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
+
+#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
+#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< Core Debug Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) /*!< System control Register not in SCB */
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< Core Debug configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit */
+  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< Core Debug Base Address           (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) /*!< System control Register not in SCB(non-secure address space) */
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< Core Debug configuration struct   (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit               (non-secure address space) */
+  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit               (non-secure address space) */
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */ 
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else 
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Priority Grouping (non-secure)
+  \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB_NS->AIRCR;                                                /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB_NS->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping (non-secure)
+  \details Reads the priority grouping field from the non-secure NVIC when in secure state.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)
+{
+  return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = FPU->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
+  {
+    return 2U;           /* Double + Single precision FPU */
+  }
+  else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM33_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm35p.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm35p.h
new file mode 100644
index 0000000..5579c82
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm35p.h
@@ -0,0 +1,2910 @@
+/**************************************************************************//**
+ * @file     core_cm35p.h
+ * @brief    CMSIS Cortex-M35P Core Peripheral Access Layer Header File
+ * @version  V1.0.0
+ * @date     12. November 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM35P_H_GENERIC
+#define __CORE_CM35P_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M35P
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS CM35P definitions */
+#define __CM35P_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM35P_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM35P_CMSIS_VERSION       ((__CM35P_CMSIS_VERSION_MAIN << 16U) | \
+                                      __CM35P_CMSIS_VERSION_SUB           )    /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                 (35U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
+*/
+#if defined ( __CC_ARM )
+  #if defined (__TARGET_FPU_VFP)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined (__ARM_FP)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined (__ARMVFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined (__TI_VFP_SUPPORT__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined (__FPU_VFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM35P_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM35P_H_DEPENDANT
+#define __CORE_CM35P_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM35P_REV
+    #define __CM35P_REV               0x0000U
+    #warning "__CM35P_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DSP_PRESENT
+    #define __DSP_PRESENT             0U
+    #warning "__DSP_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M35P */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
+#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
+    uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
+    uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SFPA_Pos                    3U                                            /*!< CONTROL: SFPA Position */
+#define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONTROL: SFPA Mask */
+
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED6[580U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ID_ADR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+  __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
+  __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
+  __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
+  __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+  __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Register */
+        uint32_t RESERVED3[92U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Register */
+        uint32_t RESERVED4[15U];
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2 */
+        uint32_t RESERVED5[1U];
+  __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
+        uint32_t RESERVED6[1U];
+  __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU */
+  __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC */
+  __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
+  __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
+  __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
+  __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
+  __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC */
+  __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB SHCSR: SECUREFAULTPENDED Position */
+#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB SHCSR: SECUREFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB SHCSR: SECUREFAULTENA Position */
+#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB SHCSR: SECUREFAULTENA Mask */
+
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB SHCSR: SECUREFAULTACT Position */
+#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB SHCSR: SECUREFAULTACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB CFSR (UFSR): STKOF Position */
+#define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB CFSR (UFSR): STKOF Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/* SCB Non-Secure Access Control Register Definitions */
+#define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB NSACR: CP11 Position */
+#define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB NSACR: CP11 Mask */
+
+#define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB NSACR: CP10 Position */
+#define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB NSACR: CP10 Mask */
+
+#define SCB_NSACR_CPn_Pos                   0U                                            /*!< SCB NSACR: CPn Position */
+#define SCB_NSACR_CPn_Msk                  (1UL /*<< SCB_NSACR_CPn_Pos*/)                 /*!< SCB NSACR: CPn Mask */
+
+/* SCB Cache Level ID Register Definitions */
+#define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB CLIDR: LoUU Position */
+#define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB CLIDR: LoUU Mask */
+
+#define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB CLIDR: LoC Position */
+#define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB CLIDR: LoC Mask */
+
+/* SCB Cache Type Register Definitions */
+#define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB CTR: Format Position */
+#define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB CTR: Format Mask */
+
+#define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB CTR: CWG Position */
+#define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB CTR: CWG Mask */
+
+#define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB CTR: ERG Position */
+#define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB CTR: ERG Mask */
+
+#define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB CTR: DminLine Position */
+#define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB CTR: DminLine Mask */
+
+#define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB CTR: ImInLine Position */
+#define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB CTR: ImInLine Mask */
+
+/* SCB Cache Size ID Register Definitions */
+#define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB CCSIDR: WT Position */
+#define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB CCSIDR: WT Mask */
+
+#define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB CCSIDR: WB Position */
+#define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB CCSIDR: WB Mask */
+
+#define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB CCSIDR: RA Position */
+#define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB CCSIDR: RA Mask */
+
+#define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB CCSIDR: WA Position */
+#define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB CCSIDR: WA Mask */
+
+#define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB CCSIDR: NumSets Position */
+#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB CCSIDR: NumSets Mask */
+
+#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB CCSIDR: Associativity Position */
+#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB CCSIDR: Associativity Mask */
+
+#define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB CCSIDR: LineSize Position */
+#define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB CCSIDR: LineSize Mask */
+
+/* SCB Cache Size Selection Register Definitions */
+#define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB CSSELR: Level Position */
+#define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB CSSELR: Level Mask */
+
+#define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB CSSELR: InD Position */
+#define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB CSSELR: InD Mask */
+
+/* SCB Software Triggered Interrupt Register Definitions */
+#define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB STIR: INTID Position */
+#define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB STIR: INTID Mask */
+
+/* SCB D-Cache Invalidate by Set-way Register Definitions */
+#define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB DCISW: Way Position */
+#define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB DCISW: Way Mask */
+
+#define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB DCISW: Set Position */
+#define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB DCISW: Set Mask */
+
+/* SCB D-Cache Clean by Set-way Register Definitions */
+#define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB DCCSW: Way Position */
+#define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB DCCSW: Way Mask */
+
+#define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB DCCSW: Set Position */
+#define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB DCCSW: Set Mask */
+
+/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
+#define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB DCCISW: Way Position */
+#define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB DCCISW: Way Mask */
+
+#define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB DCCISW: Set Position */
+#define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB DCCISW: Set Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+  __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register */
+        uint32_t RESERVED6[4U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Stimulus Port Register Definitions */
+#define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM STIM: DISABLED Position */
+#define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM STIM: DISABLED Mask */
+
+#define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM STIM: FIFOREADY Position */
+#define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM STIM: FIFOREADY Mask */
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM TCR: TSPRESCALE Position */
+#define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM TCR: TSPRESCALE Mask */
+
+#define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM TCR: STALLENA Position */
+#define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM TCR: STALLENA Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+        uint32_t RESERVED32[934U];
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
+        uint32_t RESERVED33[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTRL: CYCDISS Position */
+#define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTRL: CYCDISS Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t ITFTTD0;                /*!< Offset: 0xEEC (R/ )  Integration Test FIFO Test Data 0 Register */
+  __IOM uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/W)  Integration Test ATB Control Register 2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  Integration Test ATB Control Register 0 */
+  __IM  uint32_t ITFTTD1;                /*!< Offset: 0xEFC (R/ )  Integration Test FIFO Test Data 1 Register */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  Device Configuration Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Identifier Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration Test FIFO Test Data 0 Register Definitions */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data2_Pos      16U                                         /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */
+#define TPI_ITFTTD0_ATB_IF1_data2_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data1_Pos       8U                                         /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */
+#define TPI_ITFTTD0_ATB_IF1_data1_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data0_Pos       0U                                          /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */
+#define TPI_ITFTTD0_ATB_IF1_data0_Msk      (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 2 Register Definitions */
+#define TPI_ITATBCTR2_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID2S Position */
+#define TPI_ITATBCTR2_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos)      /*!< TPI ITATBCTR2: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR2_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID1S Position */
+#define TPI_ITATBCTR2_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos)      /*!< TPI ITATBCTR2: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR2_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY2S Position */
+#define TPI_ITATBCTR2_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY2S Mask */
+
+#define TPI_ITATBCTR2_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY1S Position */
+#define TPI_ITATBCTR2_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY1S Mask */
+
+/* TPI Integration Test FIFO Test Data 1 Register Definitions */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data2_Pos      16U                                         /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */
+#define TPI_ITFTTD1_ATB_IF2_data2_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data1_Pos       8U                                         /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */
+#define TPI_ITFTTD1_ATB_IF2_data1_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data0_Pos       0U                                          /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */
+#define TPI_ITFTTD1_ATB_IF2_data0_Msk      (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 0 Definitions */
+#define TPI_ITATBCTR0_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID2S Position */
+#define TPI_ITATBCTR0_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos)      /*!< TPI ITATBCTR0: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR0_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID1S Position */
+#define TPI_ITATBCTR0_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos)      /*!< TPI ITATBCTR0: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR0_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY2S Position */
+#define TPI_ITATBCTR0_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY2S Mask */
+
+#define TPI_ITATBCTR0_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY1S Position */
+#define TPI_ITATBCTR0_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY1S Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFOSZ Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFOSZ Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register Alias 1 */
+  __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Register Alias 1 */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register Alias 2 */
+  __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Register Alias 2 */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register Alias 3 */
+  __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Register Alias 3 */
+        uint32_t RESERVED0[1];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: Region enable bit Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: Region enable bit Disable Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#else
+        uint32_t RESERVED0[3];
+#endif
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/* Secure Fault Status Register Definitions */
+#define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU SFSR: LSERR Position */
+#define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU SFSR: LSERR Mask */
+
+#define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU SFSR: SFARVALID Position */
+#define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU SFSR: SFARVALID Mask */
+
+#define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU SFSR: LSPERR Position */
+#define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU SFSR: LSPERR Mask */
+
+#define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU SFSR: INVTRAN Position */
+#define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU SFSR: INVTRAN Mask */
+
+#define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU SFSR: AUVIOL Position */
+#define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU SFSR: AUVIOL Mask */
+
+#define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU SFSR: INVER Position */
+#define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU SFSR: INVER Mask */
+
+#define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU SFSR: INVIS Position */
+#define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU SFSR: INVIS Mask */
+
+#define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU SFSR: INVEP Position */
+#define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU SFSR: INVEP Mask */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCCR: LSPENS Position */
+#define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCCR: LSPENS bit Mask */
+
+#define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCCR: CLRONRET Position */
+#define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCCR: CLRONRET bit Mask */
+
+#define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCCR: CLRONRETS Position */
+#define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCCR: CLRONRETS bit Mask */
+
+#define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCCR: TS Position */
+#define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCCR: TS bit Mask */
+
+#define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCCR: UFRDY Position */
+#define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCCR: UFRDY bit Mask */
+
+#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCCR: SPLIMVIOL Position */
+#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCCR: SPLIMVIOL bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCCR: SFRDY Position */
+#define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCCR: SFRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCCR: Security status of the FP context bit Position */
+#define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCCR: Security status of the FP context bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+/* Media and FP Feature Register 0 Definitions */
+#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
+#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
+
+#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
+#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
+
+#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
+#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
+
+#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
+#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
+#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
+
+#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
+#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
+
+#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
+#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
+
+#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
+#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
+
+/* Media and FP Feature Register 1 Definitions */
+#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
+#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
+
+#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
+#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
+
+#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
+#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
+
+#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
+#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< Core Debug Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) /*!< System control Register not in SCB */
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< Core Debug configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit */
+  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< Core Debug Base Address           (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) /*!< System control Register not in SCB(non-secure address space) */
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< Core Debug configuration struct   (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit               (non-secure address space) */
+  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit               (non-secure address space) */
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */ 
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else 
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Priority Grouping (non-secure)
+  \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB_NS->AIRCR;                                                /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB_NS->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping (non-secure)
+  \details Reads the priority grouping field from the non-secure NVIC when in secure state.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)
+{
+  return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = FPU->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
+  {
+    return 2U;           /* Double + Single precision FPU */
+  }
+  else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM35P_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm4.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm4.h
new file mode 100644
index 0000000..12c023b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm4.h
@@ -0,0 +1,2124 @@
+/**************************************************************************//**
+ * @file     core_cm4.h
+ * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
+ * @version  V5.1.0
+ * @date     13. March 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM4_H_GENERIC
+#define __CORE_CM4_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M4
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/* CMSIS CM4 definitions */
+#define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
+                                    __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
+*/
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM4_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM4_H_DEPENDANT
+#define __CORE_CM4_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM4_REV
+    #define __CM4_REV               0x0000U
+    #warning "__CM4_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M4 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
+    uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit */
+    uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR: ICI/IT part 2 Position */
+#define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR: ICI/IT part 2 Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR: ICI/IT part 1 Position */
+#define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR: ICI/IT part 1 Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
+    uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[24U];
+  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RESERVED1[24U];
+  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[24U];
+  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[24U];
+  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[56U];
+  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED5[644U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+        uint32_t RESERVED0[5U];
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB AIRCR: VECTRESET Position */
+#define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB AIRCR: VECTRESET Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB CCR: NONBASETHRDENA Position */
+#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB CCR: NONBASETHRDENA Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/* Auxiliary Control Register Definitions */
+#define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: DISOOFP Position */
+#define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: DISOOFP Mask */
+
+#define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: DISFPCA Position */
+#define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: DISFPCA Mask */
+
+#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: DISFOLD Position */
+#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: DISFOLD Mask */
+
+#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: DISDEFWBUF Position */
+#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: DISDEFWBUF Mask */
+
+#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
+#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[6U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM TCR: TSPrescale Position */
+#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM TCR: TSPrescale Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+  __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+  __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+  __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+  __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Mask Register Definitions */
+#define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MASK: MASK Position */
+#define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MASK: MASK Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUNCTION: DATAVADDR1 Position */
+#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUNCTION: DATAVADDR1 Mask */
+
+#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUNCTION: DATAVADDR0 Position */
+#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUNCTION: DATAVADDR0 Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUNCTION: LNK1ENA Position */
+#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUNCTION: LNK1ENA Mask */
+
+#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUNCTION: DATAVMATCH Position */
+#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUNCTION: DATAVMATCH Mask */
+
+#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUNCTION: CYCMATCH Position */
+#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUNCTION: CYCMATCH Mask */
+
+#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUNCTION: EMITRANGE Position */
+#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUNCTION: EMITRANGE Mask */
+
+#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUNCTION: FUNCTION Position */
+#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUNCTION: FUNCTION Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
+  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
+  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration ETM Data Register Definitions (FIFO0) */
+#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
+#define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
+
+#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
+#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
+
+#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
+#define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
+
+#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
+#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
+
+#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
+#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
+
+#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
+#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
+
+#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
+#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
+
+/* TPI ITATBCTR2 Register Definitions */
+#define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY2 Position */
+#define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITATBCTR2: ATREADY2 Mask */
+
+#define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY1 Position */
+#define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITATBCTR2: ATREADY1 Mask */
+
+/* TPI Integration ITM Data Register Definitions (FIFO1) */
+#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
+#define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
+
+#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
+#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
+
+#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
+#define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
+
+#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
+#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
+
+#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
+#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
+
+#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
+#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
+
+#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
+#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
+
+/* TPI ITATBCTR0 Register Definitions */
+#define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY2 Position */
+#define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITATBCTR0: ATREADY2 Mask */
+
+#define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY1 Position */
+#define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITATBCTR0: ATREADY1 Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
+#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
+
+#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
+#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
+  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
+  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
+  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+/* Media and FP Feature Register 0 Definitions */
+#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
+#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
+
+#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
+#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
+
+#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
+#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
+
+#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
+#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
+#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
+
+#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
+#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
+
+#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
+#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
+
+#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
+#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
+
+/* Media and FP Feature Register 1 Definitions */
+#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
+#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
+
+#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
+#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
+
+#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
+#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
+
+#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
+#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
+
+/* Media and FP Feature Register 2 Definitions */
+
+#define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR2: VFP Misc bits Position */
+#define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR2: VFP Misc bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
+#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
+#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
+#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
+#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
+#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
+#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+#define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
+#define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+#define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after return, restore floating-point state */
+#define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after return, restore floating-point state  */
+#define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after return, restore floating-point state  */
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t vectors = (uint32_t )SCB->VTOR;
+  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
+  /* ARM Application Note 321 states that the M4 does not require the architectural barrier */
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t vectors = (uint32_t )SCB->VTOR;
+  return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4));
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv7.h"
+
+#endif
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = FPU->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM4_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm7.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm7.h
new file mode 100644
index 0000000..c4515d8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_cm7.h
@@ -0,0 +1,2725 @@
+/**************************************************************************//**
+ * @file     core_cm7.h
+ * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
+ * @version  V5.1.1
+ * @date     28. March 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM7_H_GENERIC
+#define __CORE_CM7_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M7
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/* CMSIS CM7 definitions */
+#define __CM7_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM7_CMSIS_VERSION_SUB   ( __CM_CMSIS_VERSION_SUB)                  /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
+                                    __CM7_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                (7U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
+*/
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM7_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM7_H_DEPENDANT
+#define __CORE_CM7_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM7_REV
+    #define __CM7_REV               0x0000U
+    #warning "__CM7_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __ICACHE_PRESENT
+    #define __ICACHE_PRESENT          0U
+    #warning "__ICACHE_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DCACHE_PRESENT
+    #define __DCACHE_PRESENT          0U
+    #warning "__DCACHE_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DTCM_PRESENT
+    #define __DTCM_PRESENT            0U
+    #warning "__DTCM_PRESENT        not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M7 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
+    uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit */
+    uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR: ICI/IT part 2 Position */
+#define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR: ICI/IT part 2 Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR: ICI/IT part 1 Position */
+#define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR: ICI/IT part 1 Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
+    uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[24U];
+  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RESERVED1[24U];
+  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[24U];
+  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[24U];
+  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[56U];
+  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED5[644U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t ID_MFR[4U];             /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ID_ISAR[5U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
+  __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
+  __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
+  __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+        uint32_t RESERVED3[93U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Register */
+        uint32_t RESERVED4[15U];
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2 */
+        uint32_t RESERVED5[1U];
+  __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
+        uint32_t RESERVED6[1U];
+  __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU */
+  __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC */
+  __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
+  __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
+  __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
+  __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
+  __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC */
+  __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way */
+        uint32_t RESERVED7[6U];
+  __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memory Control Register */
+  __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Control Registers */
+  __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
+  __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
+  __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB AIRCR: VECTRESET Position */
+#define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB AIRCR: VECTRESET Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                      18U                                           /*!< SCB CCR: Branch prediction enable bit Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: Branch prediction enable bit Mask */
+
+#define SCB_CCR_IC_Pos                      17U                                           /*!< SCB CCR: Instruction cache enable bit Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: Instruction cache enable bit Mask */
+
+#define SCB_CCR_DC_Pos                      16U                                           /*!< SCB CCR: Cache enable bit Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: Cache enable bit Mask */
+
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB CCR: NONBASETHRDENA Position */
+#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB CCR: NONBASETHRDENA Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/* SCB Cache Level ID Register Definitions */
+#define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB CLIDR: LoUU Position */
+#define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB CLIDR: LoUU Mask */
+
+#define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB CLIDR: LoC Position */
+#define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB CLIDR: LoC Mask */
+
+/* SCB Cache Type Register Definitions */
+#define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB CTR: Format Position */
+#define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB CTR: Format Mask */
+
+#define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB CTR: CWG Position */
+#define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB CTR: CWG Mask */
+
+#define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB CTR: ERG Position */
+#define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB CTR: ERG Mask */
+
+#define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB CTR: DminLine Position */
+#define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB CTR: DminLine Mask */
+
+#define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB CTR: ImInLine Position */
+#define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB CTR: ImInLine Mask */
+
+/* SCB Cache Size ID Register Definitions */
+#define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB CCSIDR: WT Position */
+#define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB CCSIDR: WT Mask */
+
+#define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB CCSIDR: WB Position */
+#define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB CCSIDR: WB Mask */
+
+#define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB CCSIDR: RA Position */
+#define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB CCSIDR: RA Mask */
+
+#define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB CCSIDR: WA Position */
+#define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB CCSIDR: WA Mask */
+
+#define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB CCSIDR: NumSets Position */
+#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB CCSIDR: NumSets Mask */
+
+#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB CCSIDR: Associativity Position */
+#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB CCSIDR: Associativity Mask */
+
+#define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB CCSIDR: LineSize Position */
+#define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB CCSIDR: LineSize Mask */
+
+/* SCB Cache Size Selection Register Definitions */
+#define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB CSSELR: Level Position */
+#define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB CSSELR: Level Mask */
+
+#define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB CSSELR: InD Position */
+#define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB CSSELR: InD Mask */
+
+/* SCB Software Triggered Interrupt Register Definitions */
+#define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB STIR: INTID Position */
+#define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB STIR: INTID Mask */
+
+/* SCB D-Cache Invalidate by Set-way Register Definitions */
+#define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB DCISW: Way Position */
+#define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB DCISW: Way Mask */
+
+#define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB DCISW: Set Position */
+#define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB DCISW: Set Mask */
+
+/* SCB D-Cache Clean by Set-way Register Definitions */
+#define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB DCCSW: Way Position */
+#define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB DCCSW: Way Mask */
+
+#define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB DCCSW: Set Position */
+#define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB DCCSW: Set Mask */
+
+/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
+#define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB DCCISW: Way Position */
+#define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB DCCISW: Way Mask */
+
+#define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB DCCISW: Set Position */
+#define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB DCCISW: Set Mask */
+
+/* Instruction Tightly-Coupled Memory Control Register Definitions */
+#define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB ITCMCR: SZ Position */
+#define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB ITCMCR: SZ Mask */
+
+#define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB ITCMCR: RETEN Position */
+#define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB ITCMCR: RETEN Mask */
+
+#define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB ITCMCR: RMW Position */
+#define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB ITCMCR: RMW Mask */
+
+#define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB ITCMCR: EN Position */
+#define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB ITCMCR: EN Mask */
+
+/* Data Tightly-Coupled Memory Control Register Definitions */
+#define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB DTCMCR: SZ Position */
+#define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB DTCMCR: SZ Mask */
+
+#define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB DTCMCR: RETEN Position */
+#define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB DTCMCR: RETEN Mask */
+
+#define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB DTCMCR: RMW Position */
+#define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB DTCMCR: RMW Mask */
+
+#define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB DTCMCR: EN Position */
+#define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB DTCMCR: EN Mask */
+
+/* AHBP Control Register Definitions */
+#define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB AHBPCR: SZ Position */
+#define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB AHBPCR: SZ Mask */
+
+#define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB AHBPCR: EN Position */
+#define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB AHBPCR: EN Mask */
+
+/* L1 Cache Control Register Definitions */
+#define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB CACR: FORCEWT Position */
+#define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB CACR: FORCEWT Mask */
+
+#define SCB_CACR_ECCEN_Pos                  1U                                            /*!< SCB CACR: ECCEN Position */
+#define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< SCB CACR: ECCEN Mask */
+
+#define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB CACR: SIWT Position */
+#define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB CACR: SIWT Mask */
+
+/* AHBS Control Register Definitions */
+#define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB AHBSCR: INITCOUNT Position */
+#define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)           /*!< SCB AHBSCR: INITCOUNT Mask */
+
+#define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB AHBSCR: TPRI Position */
+#define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBPCR_TPRI_Pos)               /*!< SCB AHBSCR: TPRI Mask */
+
+#define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB AHBSCR: CTL Position*/
+#define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBPCR_CTL_Pos*/)                /*!< SCB AHBSCR: CTL Mask */
+
+/* Auxiliary Bus Fault Status Register Definitions */
+#define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB ABFSR: AXIMTYPE Position*/
+#define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB ABFSR: AXIMTYPE Mask */
+
+#define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB ABFSR: EPPB Position*/
+#define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB ABFSR: EPPB Mask */
+
+#define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB ABFSR: AXIM Position*/
+#define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB ABFSR: AXIM Mask */
+
+#define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB ABFSR: AHBP Position*/
+#define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB ABFSR: AHBP Mask */
+
+#define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB ABFSR: DTCM Position*/
+#define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB ABFSR: DTCM Mask */
+
+#define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB ABFSR: ITCM Position*/
+#define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB ABFSR: ITCM Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/* Auxiliary Control Register Definitions */
+#define SCnSCB_ACTLR_DISDYNADD_Pos         26U                                         /*!< ACTLR: DISDYNADD Position */
+#define SCnSCB_ACTLR_DISDYNADD_Msk         (1UL << SCnSCB_ACTLR_DISDYNADD_Pos)         /*!< ACTLR: DISDYNADD Mask */
+
+#define SCnSCB_ACTLR_DISISSCH1_Pos         21U                                         /*!< ACTLR: DISISSCH1 Position */
+#define SCnSCB_ACTLR_DISISSCH1_Msk         (0x1FUL << SCnSCB_ACTLR_DISISSCH1_Pos)      /*!< ACTLR: DISISSCH1 Mask */
+
+#define SCnSCB_ACTLR_DISDI_Pos             16U                                         /*!< ACTLR: DISDI Position */
+#define SCnSCB_ACTLR_DISDI_Msk             (0x1FUL << SCnSCB_ACTLR_DISDI_Pos)          /*!< ACTLR: DISDI Mask */
+
+#define SCnSCB_ACTLR_DISCRITAXIRUR_Pos     15U                                         /*!< ACTLR: DISCRITAXIRUR Position */
+#define SCnSCB_ACTLR_DISCRITAXIRUR_Msk     (1UL << SCnSCB_ACTLR_DISCRITAXIRUR_Pos)     /*!< ACTLR: DISCRITAXIRUR Mask */
+
+#define SCnSCB_ACTLR_DISBTACALLOC_Pos      14U                                         /*!< ACTLR: DISBTACALLOC Position */
+#define SCnSCB_ACTLR_DISBTACALLOC_Msk      (1UL << SCnSCB_ACTLR_DISBTACALLOC_Pos)      /*!< ACTLR: DISBTACALLOC Mask */
+
+#define SCnSCB_ACTLR_DISBTACREAD_Pos       13U                                         /*!< ACTLR: DISBTACREAD Position */
+#define SCnSCB_ACTLR_DISBTACREAD_Msk       (1UL << SCnSCB_ACTLR_DISBTACREAD_Pos)       /*!< ACTLR: DISBTACREAD Mask */
+
+#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12U                                         /*!< ACTLR: DISITMATBFLUSH Position */
+#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    /*!< ACTLR: DISITMATBFLUSH Mask */
+
+#define SCnSCB_ACTLR_DISRAMODE_Pos         11U                                         /*!< ACTLR: DISRAMODE Position */
+#define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)         /*!< ACTLR: DISRAMODE Mask */
+
+#define SCnSCB_ACTLR_FPEXCODIS_Pos         10U                                         /*!< ACTLR: FPEXCODIS Position */
+#define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)         /*!< ACTLR: FPEXCODIS Mask */
+
+#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: DISFOLD Position */
+#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: DISFOLD Mask */
+
+#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
+#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[6U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM TCR: TSPrescale Position */
+#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM TCR: TSPrescale Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+  __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+  __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+  __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+  __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED3[981U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 (  W)  Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Mask Register Definitions */
+#define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MASK: MASK Position */
+#define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MASK: MASK Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUNCTION: DATAVADDR1 Position */
+#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUNCTION: DATAVADDR1 Mask */
+
+#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUNCTION: DATAVADDR0 Position */
+#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUNCTION: DATAVADDR0 Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUNCTION: LNK1ENA Position */
+#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUNCTION: LNK1ENA Mask */
+
+#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUNCTION: DATAVMATCH Position */
+#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUNCTION: DATAVMATCH Mask */
+
+#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUNCTION: CYCMATCH Position */
+#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUNCTION: CYCMATCH Mask */
+
+#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUNCTION: EMITRANGE Position */
+#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUNCTION: EMITRANGE Mask */
+
+#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUNCTION: FUNCTION Position */
+#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUNCTION: FUNCTION Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
+  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
+  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration ETM Data Register Definitions (FIFO0) */
+#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
+#define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
+
+#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
+#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
+
+#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
+#define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
+
+#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
+#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
+
+#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
+#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
+
+#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
+#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
+
+#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
+#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
+
+/* TPI ITATBCTR2 Register Definitions */
+#define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY2 Position */
+#define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITATBCTR2: ATREADY2 Mask */
+
+#define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY1 Position */
+#define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITATBCTR2: ATREADY1 Mask */
+
+/* TPI Integration ITM Data Register Definitions (FIFO1) */
+#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
+#define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
+
+#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
+#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
+
+#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
+#define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
+
+#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
+#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
+
+#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
+#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
+
+#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
+#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
+
+#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
+#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
+
+/* TPI ITATBCTR0 Register Definitions */
+#define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY2 Position */
+#define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITATBCTR0: ATREADY2 Mask */
+
+#define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY1 Position */
+#define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITATBCTR0: ATREADY1 Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
+#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
+
+#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
+#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
+  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
+  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
+  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+/* Media and FP Feature Register 0 Definitions */
+#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
+#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
+
+#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
+#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
+
+#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
+#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
+
+#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
+#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
+#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
+
+#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
+#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
+
+#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
+#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
+
+#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
+#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
+
+/* Media and FP Feature Register 1 Definitions */
+#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
+#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
+
+#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
+#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
+
+#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
+#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
+
+#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
+#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
+
+/* Media and FP Feature Register 2 Definitions */
+
+#define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR2: VFP Misc bits Position */
+#define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR2: VFP Misc bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
+#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
+#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
+#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
+#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
+#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
+#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+#define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
+#define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+#define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after return, restore floating-point state */
+#define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after return, restore floating-point state  */
+#define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after return, restore floating-point state  */
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t vectors = (uint32_t )SCB->VTOR;
+  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t vectors = (uint32_t )SCB->VTOR;
+  return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4));
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv7.h"
+
+#endif
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = SCB->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
+  {
+    return 2U;           /* Double + Single precision FPU */
+  }
+  else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################  Cache functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_CacheFunctions Cache Functions
+  \brief    Functions that configure Instruction and Data cache.
+  @{
+ */
+
+/* Cache Size ID Register Macros */
+#define CCSIDR_WAYS(x)         (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos)
+#define CCSIDR_SETS(x)         (((x) & SCB_CCSIDR_NUMSETS_Msk      ) >> SCB_CCSIDR_NUMSETS_Pos      )
+
+#define __SCB_DCACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). See also register SCB_CCSIDR */
+#define __SCB_ICACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). See also register SCB_CCSIDR */
+
+/**
+  \brief   Enable I-Cache
+  \details Turns on I-Cache
+  */
+__STATIC_FORCEINLINE void SCB_EnableICache (void)
+{
+  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
+    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
+
+    __DSB();
+    __ISB();
+    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
+    __DSB();
+    __ISB();
+    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Disable I-Cache
+  \details Turns off I-Cache
+  */
+__STATIC_FORCEINLINE void SCB_DisableICache (void)
+{
+  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
+    __DSB();
+    __ISB();
+    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
+    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Invalidate I-Cache
+  \details Invalidates I-Cache
+  */
+__STATIC_FORCEINLINE void SCB_InvalidateICache (void)
+{
+  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
+    __DSB();
+    __ISB();
+    SCB->ICIALLU = 0UL;
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   I-Cache Invalidate by address
+  \details Invalidates I-Cache for the given address.
+           I-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
+           I-Cache memory blocks which are part of given address + given size are invalidated.
+  \param[in]   addr    address
+  \param[in]   isize   size of memory block (in number of bytes)
+*/
+__STATIC_FORCEINLINE void SCB_InvalidateICache_by_Addr (void *addr, int32_t isize)
+{
+  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
+    if ( isize > 0 ) {
+       int32_t op_size = isize + (((uint32_t)addr) & (__SCB_ICACHE_LINE_SIZE - 1U));
+      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_ICACHE_LINE_SIZE - 1U) */;
+
+      __DSB();
+
+      do {
+        SCB->ICIMVAU = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
+        op_addr += __SCB_ICACHE_LINE_SIZE;
+        op_size -= __SCB_ICACHE_LINE_SIZE;
+      } while ( op_size > 0 );
+
+      __DSB();
+      __ISB();
+    }
+  #endif
+}
+
+
+/**
+  \brief   Enable D-Cache
+  \details Turns on D-Cache
+  */
+__STATIC_FORCEINLINE void SCB_EnableDCache (void)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
+
+    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* invalidate D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
+                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
+    __DSB();
+
+    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Disable D-Cache
+  \details Turns off D-Cache
+  */
+__STATIC_FORCEINLINE void SCB_DisableDCache (void)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
+    __DSB();
+
+    SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* clean & invalidate D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
+                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Invalidate D-Cache
+  \details Invalidates D-Cache
+  */
+__STATIC_FORCEINLINE void SCB_InvalidateDCache (void)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* invalidate D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
+                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Clean D-Cache
+  \details Cleans D-Cache
+  */
+__STATIC_FORCEINLINE void SCB_CleanDCache (void)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* clean D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
+                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Clean & Invalidate D-Cache
+  \details Cleans and Invalidates D-Cache
+  */
+__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache (void)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* clean & invalidate D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
+                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   D-Cache Invalidate by address
+  \details Invalidates D-Cache for the given address.
+           D-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
+           D-Cache memory blocks which are part of given address + given size are invalidated.
+  \param[in]   addr    address
+  \param[in]   dsize   size of memory block (in number of bytes)
+*/
+__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    if ( dsize > 0 ) { 
+       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
+      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
+    
+      __DSB();
+
+      do {
+        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
+        op_addr += __SCB_DCACHE_LINE_SIZE;
+        op_size -= __SCB_DCACHE_LINE_SIZE;
+      } while ( op_size > 0 );
+
+      __DSB();
+      __ISB();
+    }
+  #endif
+}
+
+
+/**
+  \brief   D-Cache Clean by address
+  \details Cleans D-Cache for the given address
+           D-Cache is cleaned starting from a 32 byte aligned address in 32 byte granularity.
+           D-Cache memory blocks which are part of given address + given size are cleaned.
+  \param[in]   addr    address
+  \param[in]   dsize   size of memory block (in number of bytes)
+*/
+__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    if ( dsize > 0 ) { 
+       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
+      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
+    
+      __DSB();
+
+      do {
+        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
+        op_addr += __SCB_DCACHE_LINE_SIZE;
+        op_size -= __SCB_DCACHE_LINE_SIZE;
+      } while ( op_size > 0 );
+
+      __DSB();
+      __ISB();
+    }
+  #endif
+}
+
+
+/**
+  \brief   D-Cache Clean and Invalidate by address
+  \details Cleans and invalidates D_Cache for the given address
+           D-Cache is cleaned and invalidated starting from a 32 byte aligned address in 32 byte granularity.
+           D-Cache memory blocks which are part of given address + given size are cleaned and invalidated.
+  \param[in]   addr    address (aligned to 32-byte boundary)
+  \param[in]   dsize   size of memory block (in number of bytes)
+*/
+__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    if ( dsize > 0 ) { 
+       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
+      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
+    
+      __DSB();
+
+      do {
+        SCB->DCCIMVAC = op_addr;            /* register accepts only 32byte aligned values, only bits 31..5 are valid */
+        op_addr +=          __SCB_DCACHE_LINE_SIZE;
+        op_size -=          __SCB_DCACHE_LINE_SIZE;
+      } while ( op_size > 0 );
+
+      __DSB();
+      __ISB();
+    }
+  #endif
+}
+
+/*@} end of CMSIS_Core_CacheFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM7_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_sc000.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_sc000.h
new file mode 100644
index 0000000..cf92577
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_sc000.h
@@ -0,0 +1,1025 @@
+/**************************************************************************//**
+ * @file     core_sc000.h
+ * @brief    CMSIS SC000 Core Peripheral Access Layer Header File
+ * @version  V5.0.6
+ * @date     12. November 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_SC000_H_GENERIC
+#define __CORE_SC000_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup SC000
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS SC000 definitions */
+#define __SC000_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __SC000_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                 /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __SC000_CMSIS_VERSION       ((__SC000_CMSIS_VERSION_MAIN << 16U) | \
+                                      __SC000_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_SC                 (000U)                                   /*!< Cortex secure core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_SC000_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_SC000_H_DEPENDANT
+#define __CORE_SC000_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __SC000_REV
+    #define __SC000_REV             0x0000U
+    #warning "__SC000_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group SC000 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core MPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[31U];
+  __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[31U];
+  __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[31U];
+  __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[31U];
+        uint32_t RESERVED4[64U];
+  __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+        uint32_t RESERVED1[154U];
+  __IOM uint32_t SFCR;                   /*!< Offset: 0x290 (R/W)  Security Features Control Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+} SCnSCB_Type;
+
+/* Auxiliary Control Register Definitions */
+#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
+#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+} MPU_Type;
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    SC000 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor.
+            Therefore they are not covered by the SC000 header file.
+  @{
+ */
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+/*#define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping   not available for SC000 */
+/*#define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping   not available for SC000 */
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+/*#define NVIC_GetActive              __NVIC_GetActive             not available for SC000 */
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  /* ARM Application Note 321 states that the M0 and M0+ do not require the architectural barrier - assume SC000 is the same */
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_SC000_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_sc300.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_sc300.h
new file mode 100644
index 0000000..40f3af8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/core_sc300.h
@@ -0,0 +1,1912 @@
+/**************************************************************************//**
+ * @file     core_sc300.h
+ * @brief    CMSIS SC300 Core Peripheral Access Layer Header File
+ * @version  V5.0.8
+ * @date     31. May 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_SC300_H_GENERIC
+#define __CORE_SC300_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup SC3000
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS SC300 definitions */
+#define __SC300_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __SC300_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                 /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __SC300_CMSIS_VERSION       ((__SC300_CMSIS_VERSION_MAIN << 16U) | \
+                                      __SC300_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_SC                 (300U)                                   /*!< Cortex secure core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_SC300_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_SC300_H_DEPENDANT
+#define __CORE_SC300_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __SC300_REV
+    #define __SC300_REV               0x0000U
+    #warning "__SC300_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group SC300 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
+    uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
+    uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit */
+    uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR: ICI/IT part 2 Position */
+#define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR: ICI/IT part 2 Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR: ICI/IT part 1 Position */
+#define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR: ICI/IT part 1 Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[24U];
+  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RESERVED1[24U];
+  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[24U];
+  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[24U];
+  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[56U];
+  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED5[644U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+        uint32_t RESERVED0[5U];
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+        uint32_t RESERVED1[129U];
+  __IOM uint32_t SFCR;                   /*!< Offset: 0x290 (R/W)  Security Features Control Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB VTOR: TBLBASE Position */
+#define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB VTOR: TBLBASE Mask */
+
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB AIRCR: VECTRESET Position */
+#define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB AIRCR: VECTRESET Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB CCR: NONBASETHRDENA Position */
+#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB CCR: NONBASETHRDENA Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/* Auxiliary Control Register Definitions */
+#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: DISFOLD Position */
+#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: DISFOLD Mask */
+
+#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: DISDEFWBUF Position */
+#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: DISDEFWBUF Mask */
+
+#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
+#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[6U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM TCR: TSPrescale Position */
+#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM TCR: TSPrescale Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+  __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+  __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+  __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+  __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Mask Register Definitions */
+#define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MASK: MASK Position */
+#define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MASK: MASK Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUNCTION: DATAVADDR1 Position */
+#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUNCTION: DATAVADDR1 Mask */
+
+#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUNCTION: DATAVADDR0 Position */
+#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUNCTION: DATAVADDR0 Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUNCTION: LNK1ENA Position */
+#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUNCTION: LNK1ENA Mask */
+
+#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUNCTION: DATAVMATCH Position */
+#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUNCTION: DATAVMATCH Mask */
+
+#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUNCTION: CYCMATCH Position */
+#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUNCTION: CYCMATCH Mask */
+
+#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUNCTION: EMITRANGE Position */
+#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUNCTION: EMITRANGE Mask */
+
+#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUNCTION: FUNCTION Position */
+#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUNCTION: FUNCTION Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
+  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
+  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration ETM Data Register Definitions (FIFO0) */
+#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
+#define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
+
+#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
+#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
+
+#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
+#define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
+
+#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
+#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
+
+#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
+#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
+
+#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
+#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
+
+#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
+#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
+
+/* TPI ITATBCTR2 Register Definitions */
+#define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY2 Position */
+#define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITATBCTR2: ATREADY2 Mask */
+
+#define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY1 Position */
+#define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITATBCTR2: ATREADY1 Mask */
+
+/* TPI Integration ITM Data Register Definitions (FIFO1) */
+#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
+#define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
+
+#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
+#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
+
+#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
+#define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
+
+#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
+#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
+
+#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
+#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
+
+#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
+#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
+
+#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
+#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
+
+/* TPI ITATBCTR0 Register Definitions */
+#define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY2 Position */
+#define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITATBCTR0: ATREADY2 Mask */
+
+#define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY1 Position */
+#define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITATBCTR0: ATREADY1 Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
+#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
+
+#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
+#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
+  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
+  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
+  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
+} MPU_Type;
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
+#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
+#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
+#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
+#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
+#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
+#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t vectors = (uint32_t )SCB->VTOR;
+  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
+  /* ARM Application Note 321 states that the M3 does not require the architectural barrier */
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t vectors = (uint32_t )SCB->VTOR;
+  return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4));
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_SC300_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/mpu_armv7.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/mpu_armv7.h
new file mode 100644
index 0000000..66ef59b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/mpu_armv7.h
@@ -0,0 +1,272 @@
+/******************************************************************************
+ * @file     mpu_armv7.h
+ * @brief    CMSIS MPU API for Armv7-M MPU
+ * @version  V5.1.0
+ * @date     08. March 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2017-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+ 
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header    /* treat file as system include file */
+#endif
+ 
+#ifndef ARM_MPU_ARMV7_H
+#define ARM_MPU_ARMV7_H
+
+#define ARM_MPU_REGION_SIZE_32B      ((uint8_t)0x04U) ///!< MPU Region Size 32 Bytes
+#define ARM_MPU_REGION_SIZE_64B      ((uint8_t)0x05U) ///!< MPU Region Size 64 Bytes
+#define ARM_MPU_REGION_SIZE_128B     ((uint8_t)0x06U) ///!< MPU Region Size 128 Bytes
+#define ARM_MPU_REGION_SIZE_256B     ((uint8_t)0x07U) ///!< MPU Region Size 256 Bytes
+#define ARM_MPU_REGION_SIZE_512B     ((uint8_t)0x08U) ///!< MPU Region Size 512 Bytes
+#define ARM_MPU_REGION_SIZE_1KB      ((uint8_t)0x09U) ///!< MPU Region Size 1 KByte
+#define ARM_MPU_REGION_SIZE_2KB      ((uint8_t)0x0AU) ///!< MPU Region Size 2 KBytes
+#define ARM_MPU_REGION_SIZE_4KB      ((uint8_t)0x0BU) ///!< MPU Region Size 4 KBytes
+#define ARM_MPU_REGION_SIZE_8KB      ((uint8_t)0x0CU) ///!< MPU Region Size 8 KBytes
+#define ARM_MPU_REGION_SIZE_16KB     ((uint8_t)0x0DU) ///!< MPU Region Size 16 KBytes
+#define ARM_MPU_REGION_SIZE_32KB     ((uint8_t)0x0EU) ///!< MPU Region Size 32 KBytes
+#define ARM_MPU_REGION_SIZE_64KB     ((uint8_t)0x0FU) ///!< MPU Region Size 64 KBytes
+#define ARM_MPU_REGION_SIZE_128KB    ((uint8_t)0x10U) ///!< MPU Region Size 128 KBytes
+#define ARM_MPU_REGION_SIZE_256KB    ((uint8_t)0x11U) ///!< MPU Region Size 256 KBytes
+#define ARM_MPU_REGION_SIZE_512KB    ((uint8_t)0x12U) ///!< MPU Region Size 512 KBytes
+#define ARM_MPU_REGION_SIZE_1MB      ((uint8_t)0x13U) ///!< MPU Region Size 1 MByte
+#define ARM_MPU_REGION_SIZE_2MB      ((uint8_t)0x14U) ///!< MPU Region Size 2 MBytes
+#define ARM_MPU_REGION_SIZE_4MB      ((uint8_t)0x15U) ///!< MPU Region Size 4 MBytes
+#define ARM_MPU_REGION_SIZE_8MB      ((uint8_t)0x16U) ///!< MPU Region Size 8 MBytes
+#define ARM_MPU_REGION_SIZE_16MB     ((uint8_t)0x17U) ///!< MPU Region Size 16 MBytes
+#define ARM_MPU_REGION_SIZE_32MB     ((uint8_t)0x18U) ///!< MPU Region Size 32 MBytes
+#define ARM_MPU_REGION_SIZE_64MB     ((uint8_t)0x19U) ///!< MPU Region Size 64 MBytes
+#define ARM_MPU_REGION_SIZE_128MB    ((uint8_t)0x1AU) ///!< MPU Region Size 128 MBytes
+#define ARM_MPU_REGION_SIZE_256MB    ((uint8_t)0x1BU) ///!< MPU Region Size 256 MBytes
+#define ARM_MPU_REGION_SIZE_512MB    ((uint8_t)0x1CU) ///!< MPU Region Size 512 MBytes
+#define ARM_MPU_REGION_SIZE_1GB      ((uint8_t)0x1DU) ///!< MPU Region Size 1 GByte
+#define ARM_MPU_REGION_SIZE_2GB      ((uint8_t)0x1EU) ///!< MPU Region Size 2 GBytes
+#define ARM_MPU_REGION_SIZE_4GB      ((uint8_t)0x1FU) ///!< MPU Region Size 4 GBytes
+
+#define ARM_MPU_AP_NONE 0U ///!< MPU Access Permission no access
+#define ARM_MPU_AP_PRIV 1U ///!< MPU Access Permission privileged access only
+#define ARM_MPU_AP_URO  2U ///!< MPU Access Permission unprivileged access read-only
+#define ARM_MPU_AP_FULL 3U ///!< MPU Access Permission full access
+#define ARM_MPU_AP_PRO  5U ///!< MPU Access Permission privileged access read-only
+#define ARM_MPU_AP_RO   6U ///!< MPU Access Permission read-only access
+
+/** MPU Region Base Address Register Value
+*
+* \param Region The region to be configured, number 0 to 15.
+* \param BaseAddress The base address for the region.
+*/
+#define ARM_MPU_RBAR(Region, BaseAddress) \
+  (((BaseAddress) & MPU_RBAR_ADDR_Msk) |  \
+   ((Region) & MPU_RBAR_REGION_Msk)    |  \
+   (MPU_RBAR_VALID_Msk))
+
+/**
+* MPU Memory Access Attributes
+* 
+* \param TypeExtField      Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral.
+* \param IsShareable       Region is shareable between multiple bus masters.
+* \param IsCacheable       Region is cacheable, i.e. its value may be kept in cache.
+* \param IsBufferable      Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy.
+*/  
+#define ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable)   \
+  ((((TypeExtField) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk)                  | \
+   (((IsShareable)  << MPU_RASR_S_Pos)   & MPU_RASR_S_Msk)                    | \
+   (((IsCacheable)  << MPU_RASR_C_Pos)   & MPU_RASR_C_Msk)                    | \
+   (((IsBufferable) << MPU_RASR_B_Pos)   & MPU_RASR_B_Msk))
+
+/**
+* MPU Region Attribute and Size Register Value
+* 
+* \param DisableExec       Instruction access disable bit, 1= disable instruction fetches.
+* \param AccessPermission  Data access permissions, allows you to configure read/write access for User and Privileged mode.
+* \param AccessAttributes  Memory access attribution, see \ref ARM_MPU_ACCESS_.
+* \param SubRegionDisable  Sub-region disable field.
+* \param Size              Region size of the region to be configured, for example 4K, 8K.
+*/
+#define ARM_MPU_RASR_EX(DisableExec, AccessPermission, AccessAttributes, SubRegionDisable, Size)    \
+  ((((DisableExec)      << MPU_RASR_XN_Pos)   & MPU_RASR_XN_Msk)                                  | \
+   (((AccessPermission) << MPU_RASR_AP_Pos)   & MPU_RASR_AP_Msk)                                  | \
+   (((AccessAttributes) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk))) | \
+   (((SubRegionDisable) << MPU_RASR_SRD_Pos)  & MPU_RASR_SRD_Msk)                                 | \
+   (((Size)             << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk)                                | \
+   (((MPU_RASR_ENABLE_Msk))))
+
+/**
+* MPU Region Attribute and Size Register Value
+* 
+* \param DisableExec       Instruction access disable bit, 1= disable instruction fetches.
+* \param AccessPermission  Data access permissions, allows you to configure read/write access for User and Privileged mode.
+* \param TypeExtField      Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral.
+* \param IsShareable       Region is shareable between multiple bus masters.
+* \param IsCacheable       Region is cacheable, i.e. its value may be kept in cache.
+* \param IsBufferable      Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy.
+* \param SubRegionDisable  Sub-region disable field.
+* \param Size              Region size of the region to be configured, for example 4K, 8K.
+*/                         
+#define ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBufferable, SubRegionDisable, Size) \
+  ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size)
+
+/**
+* MPU Memory Access Attribute for strongly ordered memory.
+*  - TEX: 000b
+*  - Shareable
+*  - Non-cacheable
+*  - Non-bufferable
+*/ 
+#define ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U)
+
+/**
+* MPU Memory Access Attribute for device memory.
+*  - TEX: 000b (if shareable) or 010b (if non-shareable)
+*  - Shareable or non-shareable
+*  - Non-cacheable
+*  - Bufferable (if shareable) or non-bufferable (if non-shareable)
+*
+* \param IsShareable Configures the device memory as shareable or non-shareable.
+*/ 
+#define ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U))
+
+/**
+* MPU Memory Access Attribute for normal memory.
+*  - TEX: 1BBb (reflecting outer cacheability rules)
+*  - Shareable or non-shareable
+*  - Cacheable or non-cacheable (reflecting inner cacheability rules)
+*  - Bufferable or non-bufferable (reflecting inner cacheability rules)
+*
+* \param OuterCp Configures the outer cache policy.
+* \param InnerCp Configures the inner cache policy.
+* \param IsShareable Configures the memory as shareable or non-shareable.
+*/ 
+#define ARM_MPU_ACCESS_NORMAL(OuterCp, InnerCp, IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) & 2U), ((InnerCp) & 1U))
+
+/**
+* MPU Memory Access Attribute non-cacheable policy.
+*/
+#define ARM_MPU_CACHEP_NOCACHE 0U
+
+/**
+* MPU Memory Access Attribute write-back, write and read allocate policy.
+*/
+#define ARM_MPU_CACHEP_WB_WRA 1U
+
+/**
+* MPU Memory Access Attribute write-through, no write allocate policy.
+*/
+#define ARM_MPU_CACHEP_WT_NWA 2U
+
+/**
+* MPU Memory Access Attribute write-back, no write allocate policy.
+*/
+#define ARM_MPU_CACHEP_WB_NWA 3U
+
+
+/**
+* Struct for a single MPU Region
+*/
+typedef struct {
+  uint32_t RBAR; //!< The region base address register value (RBAR)
+  uint32_t RASR; //!< The region attribute and size register value (RASR) \ref MPU_RASR
+} ARM_MPU_Region_t;
+    
+/** Enable the MPU.
+* \param MPU_Control Default access permissions for unconfigured regions.
+*/
+__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control)
+{
+  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+  __DSB();
+  __ISB();
+}
+
+/** Disable the MPU.
+*/
+__STATIC_INLINE void ARM_MPU_Disable(void)
+{
+  __DMB();
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+  MPU->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
+}
+
+/** Clear and disable the given MPU region.
+* \param rnr Region number to be cleared.
+*/
+__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
+{
+  MPU->RNR = rnr;
+  MPU->RASR = 0U;
+}
+
+/** Configure an MPU region.
+* \param rbar Value for RBAR register.
+* \param rsar Value for RSAR register.
+*/   
+__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr)
+{
+  MPU->RBAR = rbar;
+  MPU->RASR = rasr;
+}
+
+/** Configure the given MPU region.
+* \param rnr Region number to be configured.
+* \param rbar Value for RBAR register.
+* \param rsar Value for RSAR register.
+*/   
+__STATIC_INLINE void ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr)
+{
+  MPU->RNR = rnr;
+  MPU->RBAR = rbar;
+  MPU->RASR = rasr;
+}
+
+/** Memcopy with strictly ordered memory access, e.g. for register targets.
+* \param dst Destination data is copied to.
+* \param src Source data is copied from.
+* \param len Amount of data words to be copied.
+*/
+__STATIC_INLINE void ARM_MPU_OrderedMemcpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len)
+{
+  uint32_t i;
+  for (i = 0U; i < len; ++i) 
+  {
+    dst[i] = src[i];
+  }
+}
+
+/** Load the given number of MPU regions from a table.
+* \param table Pointer to the MPU configuration table.
+* \param cnt Amount of regions to be configured.
+*/
+__STATIC_INLINE void ARM_MPU_Load(ARM_MPU_Region_t const* table, uint32_t cnt) 
+{
+  const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U;
+  while (cnt > MPU_TYPE_RALIASES) {
+    ARM_MPU_OrderedMemcpy(&(MPU->RBAR), &(table->RBAR), MPU_TYPE_RALIASES*rowWordSize);
+    table += MPU_TYPE_RALIASES;
+    cnt -= MPU_TYPE_RALIASES;
+  }
+  ARM_MPU_OrderedMemcpy(&(MPU->RBAR), &(table->RBAR), cnt*rowWordSize);
+}
+
+#endif
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/mpu_armv8.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/mpu_armv8.h
new file mode 100644
index 0000000..0041d4d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/mpu_armv8.h
@@ -0,0 +1,346 @@
+/******************************************************************************
+ * @file     mpu_armv8.h
+ * @brief    CMSIS MPU API for Armv8-M and Armv8.1-M MPU
+ * @version  V5.1.0
+ * @date     08. March 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2017-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header    /* treat file as system include file */
+#endif
+
+#ifndef ARM_MPU_ARMV8_H
+#define ARM_MPU_ARMV8_H
+
+/** \brief Attribute for device memory (outer only) */
+#define ARM_MPU_ATTR_DEVICE                           ( 0U )
+
+/** \brief Attribute for non-cacheable, normal memory */
+#define ARM_MPU_ATTR_NON_CACHEABLE                    ( 4U )
+
+/** \brief Attribute for normal memory (outer and inner)
+* \param NT Non-Transient: Set to 1 for non-transient data.
+* \param WB Write-Back: Set to 1 to use write-back update policy.
+* \param RA Read Allocation: Set to 1 to use cache allocation on read miss.
+* \param WA Write Allocation: Set to 1 to use cache allocation on write miss.
+*/
+#define ARM_MPU_ATTR_MEMORY_(NT, WB, RA, WA) \
+  (((NT & 1U) << 3U) | ((WB & 1U) << 2U) | ((RA & 1U) << 1U) | (WA & 1U))
+
+/** \brief Device memory type non Gathering, non Re-ordering, non Early Write Acknowledgement */
+#define ARM_MPU_ATTR_DEVICE_nGnRnE (0U)
+
+/** \brief Device memory type non Gathering, non Re-ordering, Early Write Acknowledgement */
+#define ARM_MPU_ATTR_DEVICE_nGnRE  (1U)
+
+/** \brief Device memory type non Gathering, Re-ordering, Early Write Acknowledgement */
+#define ARM_MPU_ATTR_DEVICE_nGRE   (2U)
+
+/** \brief Device memory type Gathering, Re-ordering, Early Write Acknowledgement */
+#define ARM_MPU_ATTR_DEVICE_GRE    (3U)
+
+/** \brief Memory Attribute
+* \param O Outer memory attributes
+* \param I O == ARM_MPU_ATTR_DEVICE: Device memory attributes, else: Inner memory attributes
+*/
+#define ARM_MPU_ATTR(O, I) (((O & 0xFU) << 4U) | (((O & 0xFU) != 0U) ? (I & 0xFU) : ((I & 0x3U) << 2U)))
+
+/** \brief Normal memory non-shareable  */
+#define ARM_MPU_SH_NON   (0U)
+
+/** \brief Normal memory outer shareable  */
+#define ARM_MPU_SH_OUTER (2U)
+
+/** \brief Normal memory inner shareable  */
+#define ARM_MPU_SH_INNER (3U)
+
+/** \brief Memory access permissions
+* \param RO Read-Only: Set to 1 for read-only memory.
+* \param NP Non-Privileged: Set to 1 for non-privileged memory.
+*/
+#define ARM_MPU_AP_(RO, NP) (((RO & 1U) << 1U) | (NP & 1U))
+
+/** \brief Region Base Address Register value
+* \param BASE The base address bits [31:5] of a memory region. The value is zero extended. Effective address gets 32 byte aligned.
+* \param SH Defines the Shareability domain for this memory region.
+* \param RO Read-Only: Set to 1 for a read-only memory region.
+* \param NP Non-Privileged: Set to 1 for a non-privileged memory region.
+* \oaram XN eXecute Never: Set to 1 for a non-executable memory region.
+*/
+#define ARM_MPU_RBAR(BASE, SH, RO, NP, XN) \
+  ((BASE & MPU_RBAR_BASE_Msk) | \
+  ((SH << MPU_RBAR_SH_Pos) & MPU_RBAR_SH_Msk) | \
+  ((ARM_MPU_AP_(RO, NP) << MPU_RBAR_AP_Pos) & MPU_RBAR_AP_Msk) | \
+  ((XN << MPU_RBAR_XN_Pos) & MPU_RBAR_XN_Msk))
+
+/** \brief Region Limit Address Register value
+* \param LIMIT The limit address bits [31:5] for this memory region. The value is one extended.
+* \param IDX The attribute index to be associated with this memory region.
+*/
+#define ARM_MPU_RLAR(LIMIT, IDX) \
+  ((LIMIT & MPU_RLAR_LIMIT_Msk) | \
+  ((IDX << MPU_RLAR_AttrIndx_Pos) & MPU_RLAR_AttrIndx_Msk) | \
+  (MPU_RLAR_EN_Msk))
+
+#if defined(MPU_RLAR_PXN_Pos)
+  
+/** \brief Region Limit Address Register with PXN value
+* \param LIMIT The limit address bits [31:5] for this memory region. The value is one extended.
+* \param PXN Privileged execute never. Defines whether code can be executed from this privileged region.
+* \param IDX The attribute index to be associated with this memory region.
+*/
+#define ARM_MPU_RLAR_PXN(LIMIT, PXN, IDX) \
+  ((LIMIT & MPU_RLAR_LIMIT_Msk) | \
+  ((PXN << MPU_RLAR_PXN_Pos) & MPU_RLAR_PXN_Msk) | \
+  ((IDX << MPU_RLAR_AttrIndx_Pos) & MPU_RLAR_AttrIndx_Msk) | \
+  (MPU_RLAR_EN_Msk))
+  
+#endif
+
+/**
+* Struct for a single MPU Region
+*/
+typedef struct {
+  uint32_t RBAR;                   /*!< Region Base Address Register value */
+  uint32_t RLAR;                   /*!< Region Limit Address Register value */
+} ARM_MPU_Region_t;
+    
+/** Enable the MPU.
+* \param MPU_Control Default access permissions for unconfigured regions.
+*/
+__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control)
+{
+  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+  __DSB();
+  __ISB();
+}
+
+/** Disable the MPU.
+*/
+__STATIC_INLINE void ARM_MPU_Disable(void)
+{
+  __DMB();
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+  MPU->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
+}
+
+#ifdef MPU_NS
+/** Enable the Non-secure MPU.
+* \param MPU_Control Default access permissions for unconfigured regions.
+*/
+__STATIC_INLINE void ARM_MPU_Enable_NS(uint32_t MPU_Control)
+{
+  MPU_NS->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB_NS->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+  __DSB();
+  __ISB();
+}
+
+/** Disable the Non-secure MPU.
+*/
+__STATIC_INLINE void ARM_MPU_Disable_NS(void)
+{
+  __DMB();
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB_NS->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+  MPU_NS->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
+}
+#endif
+
+/** Set the memory attribute encoding to the given MPU.
+* \param mpu Pointer to the MPU to be configured.
+* \param idx The attribute index to be set [0-7]
+* \param attr The attribute value to be set.
+*/
+__STATIC_INLINE void ARM_MPU_SetMemAttrEx(MPU_Type* mpu, uint8_t idx, uint8_t attr)
+{
+  const uint8_t reg = idx / 4U;
+  const uint32_t pos = ((idx % 4U) * 8U);
+  const uint32_t mask = 0xFFU << pos;
+  
+  if (reg >= (sizeof(mpu->MAIR) / sizeof(mpu->MAIR[0]))) {
+    return; // invalid index
+  }
+  
+  mpu->MAIR[reg] = ((mpu->MAIR[reg] & ~mask) | ((attr << pos) & mask));
+}
+
+/** Set the memory attribute encoding.
+* \param idx The attribute index to be set [0-7]
+* \param attr The attribute value to be set.
+*/
+__STATIC_INLINE void ARM_MPU_SetMemAttr(uint8_t idx, uint8_t attr)
+{
+  ARM_MPU_SetMemAttrEx(MPU, idx, attr);
+}
+
+#ifdef MPU_NS
+/** Set the memory attribute encoding to the Non-secure MPU.
+* \param idx The attribute index to be set [0-7]
+* \param attr The attribute value to be set.
+*/
+__STATIC_INLINE void ARM_MPU_SetMemAttr_NS(uint8_t idx, uint8_t attr)
+{
+  ARM_MPU_SetMemAttrEx(MPU_NS, idx, attr);
+}
+#endif
+
+/** Clear and disable the given MPU region of the given MPU.
+* \param mpu Pointer to MPU to be used.
+* \param rnr Region number to be cleared.
+*/
+__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
+{
+  mpu->RNR = rnr;
+  mpu->RLAR = 0U;
+}
+
+/** Clear and disable the given MPU region.
+* \param rnr Region number to be cleared.
+*/
+__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
+{
+  ARM_MPU_ClrRegionEx(MPU, rnr);
+}
+
+#ifdef MPU_NS
+/** Clear and disable the given Non-secure MPU region.
+* \param rnr Region number to be cleared.
+*/
+__STATIC_INLINE void ARM_MPU_ClrRegion_NS(uint32_t rnr)
+{  
+  ARM_MPU_ClrRegionEx(MPU_NS, rnr);
+}
+#endif
+
+/** Configure the given MPU region of the given MPU.
+* \param mpu Pointer to MPU to be used.
+* \param rnr Region number to be configured.
+* \param rbar Value for RBAR register.
+* \param rlar Value for RLAR register.
+*/   
+__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
+{
+  mpu->RNR = rnr;
+  mpu->RBAR = rbar;
+  mpu->RLAR = rlar;
+}
+
+/** Configure the given MPU region.
+* \param rnr Region number to be configured.
+* \param rbar Value for RBAR register.
+* \param rlar Value for RLAR register.
+*/   
+__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rnr, uint32_t rbar, uint32_t rlar)
+{
+  ARM_MPU_SetRegionEx(MPU, rnr, rbar, rlar);
+}
+
+#ifdef MPU_NS
+/** Configure the given Non-secure MPU region.
+* \param rnr Region number to be configured.
+* \param rbar Value for RBAR register.
+* \param rlar Value for RLAR register.
+*/   
+__STATIC_INLINE void ARM_MPU_SetRegion_NS(uint32_t rnr, uint32_t rbar, uint32_t rlar)
+{
+  ARM_MPU_SetRegionEx(MPU_NS, rnr, rbar, rlar);  
+}
+#endif
+
+/** Memcopy with strictly ordered memory access, e.g. for register targets.
+* \param dst Destination data is copied to.
+* \param src Source data is copied from.
+* \param len Amount of data words to be copied.
+*/
+__STATIC_INLINE void ARM_MPU_OrderedMemcpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len)
+{
+  uint32_t i;
+  for (i = 0U; i < len; ++i) 
+  {
+    dst[i] = src[i];
+  }
+}
+
+/** Load the given number of MPU regions from a table to the given MPU.
+* \param mpu Pointer to the MPU registers to be used.
+* \param rnr First region number to be configured.
+* \param table Pointer to the MPU configuration table.
+* \param cnt Amount of regions to be configured.
+*/
+__STATIC_INLINE void ARM_MPU_LoadEx(MPU_Type* mpu, uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) 
+{
+  const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U;
+  if (cnt == 1U) {
+    mpu->RNR = rnr;
+    ARM_MPU_OrderedMemcpy(&(mpu->RBAR), &(table->RBAR), rowWordSize);
+  } else {
+    uint32_t rnrBase   = rnr & ~(MPU_TYPE_RALIASES-1U);
+    uint32_t rnrOffset = rnr % MPU_TYPE_RALIASES;
+    
+    mpu->RNR = rnrBase;
+    while ((rnrOffset + cnt) > MPU_TYPE_RALIASES) {
+      uint32_t c = MPU_TYPE_RALIASES - rnrOffset;
+      ARM_MPU_OrderedMemcpy(&(mpu->RBAR)+(rnrOffset*2U), &(table->RBAR), c*rowWordSize);
+      table += c;
+      cnt -= c;
+      rnrOffset = 0U;
+      rnrBase += MPU_TYPE_RALIASES;
+      mpu->RNR = rnrBase;
+    }
+    
+    ARM_MPU_OrderedMemcpy(&(mpu->RBAR)+(rnrOffset*2U), &(table->RBAR), cnt*rowWordSize);
+  }
+}
+
+/** Load the given number of MPU regions from a table.
+* \param rnr First region number to be configured.
+* \param table Pointer to the MPU configuration table.
+* \param cnt Amount of regions to be configured.
+*/
+__STATIC_INLINE void ARM_MPU_Load(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) 
+{
+  ARM_MPU_LoadEx(MPU, rnr, table, cnt);
+}
+
+#ifdef MPU_NS
+/** Load the given number of MPU regions from a table to the Non-secure MPU.
+* \param rnr First region number to be configured.
+* \param table Pointer to the MPU configuration table.
+* \param cnt Amount of regions to be configured.
+*/
+__STATIC_INLINE void ARM_MPU_Load_NS(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) 
+{
+  ARM_MPU_LoadEx(MPU_NS, rnr, table, cnt);
+}
+#endif
+
+#endif
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/tz_context.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/tz_context.h
new file mode 100644
index 0000000..0d09749
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/Include/tz_context.h
@@ -0,0 +1,70 @@
+/******************************************************************************
+ * @file     tz_context.h
+ * @brief    Context Management for Armv8-M TrustZone
+ * @version  V1.0.1
+ * @date     10. January 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2017-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef TZ_CONTEXT_H
+#define TZ_CONTEXT_H
+ 
+#include <stdint.h>
+ 
+#ifndef TZ_MODULEID_T
+#define TZ_MODULEID_T
+/// \details Data type that identifies secure software modules called by a process.
+typedef uint32_t TZ_ModuleId_t;
+#endif
+ 
+/// \details TZ Memory ID identifies an allocated memory slot.
+typedef uint32_t TZ_MemoryId_t;
+  
+/// Initialize secure context memory system
+/// \return execution status (1: success, 0: error)
+uint32_t TZ_InitContextSystem_S (void);
+ 
+/// Allocate context memory for calling secure software modules in TrustZone
+/// \param[in]  module   identifies software modules called from non-secure mode
+/// \return value != 0 id TrustZone memory slot identifier
+/// \return value 0    no memory available or internal error
+TZ_MemoryId_t TZ_AllocModuleContext_S (TZ_ModuleId_t module);
+ 
+/// Free context memory that was previously allocated with \ref TZ_AllocModuleContext_S
+/// \param[in]  id  TrustZone memory slot identifier
+/// \return execution status (1: success, 0: error)
+uint32_t TZ_FreeModuleContext_S (TZ_MemoryId_t id);
+ 
+/// Load secure context (called on RTOS thread context switch)
+/// \param[in]  id  TrustZone memory slot identifier
+/// \return execution status (1: success, 0: error)
+uint32_t TZ_LoadContext_S (TZ_MemoryId_t id);
+ 
+/// Store secure context (called on RTOS thread context switch)
+/// \param[in]  id  TrustZone memory slot identifier
+/// \return execution status (1: success, 0: error)
+uint32_t TZ_StoreContext_S (TZ_MemoryId_t id);
+ 
+#endif  // TZ_CONTEXT_H
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/LICENSE.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/LICENSE.txt
new file mode 100644
index 0000000..8dada3e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/LICENSE.txt
@@ -0,0 +1,201 @@
+                                 Apache License
+                           Version 2.0, January 2004
+                        http://www.apache.org/licenses/
+
+   TERMS AND CONDITIONS FOR USE, REPRODUCTION, AND DISTRIBUTION
+
+   1. Definitions.
+
+      "License" shall mean the terms and conditions for use, reproduction,
+      and distribution as defined by Sections 1 through 9 of this document.
+
+      "Licensor" shall mean the copyright owner or entity authorized by
+      the copyright owner that is granting the License.
+
+      "Legal Entity" shall mean the union of the acting entity and all
+      other entities that control, are controlled by, or are under common
+      control with that entity. For the purposes of this definition,
+      "control" means (i) the power, direct or indirect, to cause the
+      direction or management of such entity, whether by contract or
+      otherwise, or (ii) ownership of fifty percent (50%) or more of the
+      outstanding shares, or (iii) beneficial ownership of such entity.
+
+      "You" (or "Your") shall mean an individual or Legal Entity
+      exercising permissions granted by this License.
+
+      "Source" form shall mean the preferred form for making modifications,
+      including but not limited to software source code, documentation
+      source, and configuration files.
+
+      "Object" form shall mean any form resulting from mechanical
+      transformation or translation of a Source form, including but
+      not limited to compiled object code, generated documentation,
+      and conversions to other media types.
+
+      "Work" shall mean the work of authorship, whether in Source or
+      Object form, made available under the License, as indicated by a
+      copyright notice that is included in or attached to the work
+      (an example is provided in the Appendix below).
+
+      "Derivative Works" shall mean any work, whether in Source or Object
+      form, that is based on (or derived from) the Work and for which the
+      editorial revisions, annotations, elaborations, or other modifications
+      represent, as a whole, an original work of authorship. For the purposes
+      of this License, Derivative Works shall not include works that remain
+      separable from, or merely link (or bind by name) to the interfaces of,
+      the Work and Derivative Works thereof.
+
+      "Contribution" shall mean any work of authorship, including
+      the original version of the Work and any modifications or additions
+      to that Work or Derivative Works thereof, that is intentionally
+      submitted to Licensor for inclusion in the Work by the copyright owner
+      or by an individual or Legal Entity authorized to submit on behalf of
+      the copyright owner. For the purposes of this definition, "submitted"
+      means any form of electronic, verbal, or written communication sent
+      to the Licensor or its representatives, including but not limited to
+      communication on electronic mailing lists, source code control systems,
+      and issue tracking systems that are managed by, or on behalf of, the
+      Licensor for the purpose of discussing and improving the Work, but
+      excluding communication that is conspicuously marked or otherwise
+      designated in writing by the copyright owner as "Not a Contribution."
+
+      "Contributor" shall mean Licensor and any individual or Legal Entity
+      on behalf of whom a Contribution has been received by Licensor and
+      subsequently incorporated within the Work.
+
+   2. Grant of Copyright License. Subject to the terms and conditions of
+      this License, each Contributor hereby grants to You a perpetual,
+      worldwide, non-exclusive, no-charge, royalty-free, irrevocable
+      copyright license to reproduce, prepare Derivative Works of,
+      publicly display, publicly perform, sublicense, and distribute the
+      Work and such Derivative Works in Source or Object form.
+
+   3. Grant of Patent License. Subject to the terms and conditions of
+      this License, each Contributor hereby grants to You a perpetual,
+      worldwide, non-exclusive, no-charge, royalty-free, irrevocable
+      (except as stated in this section) patent license to make, have made,
+      use, offer to sell, sell, import, and otherwise transfer the Work,
+      where such license applies only to those patent claims licensable
+      by such Contributor that are necessarily infringed by their
+      Contribution(s) alone or by combination of their Contribution(s)
+      with the Work to which such Contribution(s) was submitted. If You
+      institute patent litigation against any entity (including a
+      cross-claim or counterclaim in a lawsuit) alleging that the Work
+      or a Contribution incorporated within the Work constitutes direct
+      or contributory patent infringement, then any patent licenses
+      granted to You under this License for that Work shall terminate
+      as of the date such litigation is filed.
+
+   4. Redistribution. You may reproduce and distribute copies of the
+      Work or Derivative Works thereof in any medium, with or without
+      modifications, and in Source or Object form, provided that You
+      meet the following conditions:
+
+      (a) You must give any other recipients of the Work or
+          Derivative Works a copy of this License; and
+
+      (b) You must cause any modified files to carry prominent notices
+          stating that You changed the files; and
+
+      (c) You must retain, in the Source form of any Derivative Works
+          that You distribute, all copyright, patent, trademark, and
+          attribution notices from the Source form of the Work,
+          excluding those notices that do not pertain to any part of
+          the Derivative Works; and
+
+      (d) If the Work includes a "NOTICE" text file as part of its
+          distribution, then any Derivative Works that You distribute must
+          include a readable copy of the attribution notices contained
+          within such NOTICE file, excluding those notices that do not
+          pertain to any part of the Derivative Works, in at least one
+          of the following places: within a NOTICE text file distributed
+          as part of the Derivative Works; within the Source form or
+          documentation, if provided along with the Derivative Works; or,
+          within a display generated by the Derivative Works, if and
+          wherever such third-party notices normally appear. The contents
+          of the NOTICE file are for informational purposes only and
+          do not modify the License. You may add Your own attribution
+          notices within Derivative Works that You distribute, alongside
+          or as an addendum to the NOTICE text from the Work, provided
+          that such additional attribution notices cannot be construed
+          as modifying the License.
+
+      You may add Your own copyright statement to Your modifications and
+      may provide additional or different license terms and conditions
+      for use, reproduction, or distribution of Your modifications, or
+      for any such Derivative Works as a whole, provided Your use,
+      reproduction, and distribution of the Work otherwise complies with
+      the conditions stated in this License.
+
+   5. Submission of Contributions. Unless You explicitly state otherwise,
+      any Contribution intentionally submitted for inclusion in the Work
+      by You to the Licensor shall be under the terms and conditions of
+      this License, without any additional terms or conditions.
+      Notwithstanding the above, nothing herein shall supersede or modify
+      the terms of any separate license agreement you may have executed
+      with Licensor regarding such Contributions.
+
+   6. Trademarks. This License does not grant permission to use the trade
+      names, trademarks, service marks, or product names of the Licensor,
+      except as required for reasonable and customary use in describing the
+      origin of the Work and reproducing the content of the NOTICE file.
+
+   7. Disclaimer of Warranty. Unless required by applicable law or
+      agreed to in writing, Licensor provides the Work (and each
+      Contributor provides its Contributions) on an "AS IS" BASIS,
+      WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
+      implied, including, without limitation, any warranties or conditions
+      of TITLE, NON-INFRINGEMENT, MERCHANTABILITY, or FITNESS FOR A
+      PARTICULAR PURPOSE. You are solely responsible for determining the
+      appropriateness of using or redistributing the Work and assume any
+      risks associated with Your exercise of permissions under this License.
+
+   8. Limitation of Liability. In no event and under no legal theory,
+      whether in tort (including negligence), contract, or otherwise,
+      unless required by applicable law (such as deliberate and grossly
+      negligent acts) or agreed to in writing, shall any Contributor be
+      liable to You for damages, including any direct, indirect, special,
+      incidental, or consequential damages of any character arising as a
+      result of this License or out of the use or inability to use the
+      Work (including but not limited to damages for loss of goodwill,
+      work stoppage, computer failure or malfunction, or any and all
+      other commercial damages or losses), even if such Contributor
+      has been advised of the possibility of such damages.
+
+   9. Accepting Warranty or Additional Liability. While redistributing
+      the Work or Derivative Works thereof, You may choose to offer,
+      and charge a fee for, acceptance of support, warranty, indemnity,
+      or other liability obligations and/or rights consistent with this
+      License. However, in accepting such obligations, You may act only
+      on Your own behalf and on Your sole responsibility, not on behalf
+      of any other Contributor, and only if You agree to indemnify,
+      defend, and hold each Contributor harmless for any liability
+      incurred by, or claims asserted against, such Contributor by reason
+      of your accepting any such warranty or additional liability.
+
+   END OF TERMS AND CONDITIONS
+
+   APPENDIX: How to apply the Apache License to your work.
+
+      To apply the Apache License to your work, attach the following
+      boilerplate notice, with the fields enclosed by brackets "{}"
+      replaced with your own identifying information. (Don't include
+      the brackets!)  The text should be enclosed in the appropriate
+      comment syntax for the file format. We also recommend that a
+      file or class name and description of purpose be included on the
+      same "printed page" as the copyright notice for easier
+      identification within third-party archives.
+
+   Copyright {yyyy} {name of copyright owner}
+
+   Licensed under the Apache License, Version 2.0 (the "License");
+   you may not use this file except in compliance with the License.
+   You may obtain a copy of the License at
+
+       http://www.apache.org/licenses/LICENSE-2.0
+
+   Unless required by applicable law or agreed to in writing, software
+   distributed under the License is distributed on an "AS IS" BASIS,
+   WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+   See the License for the specific language governing permissions and
+   limitations under the License.
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Compiler/EventRecorderConf.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Compiler/EventRecorderConf.h
new file mode 100644
index 0000000..ddf354d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Compiler/EventRecorderConf.h
@@ -0,0 +1,44 @@
+/*------------------------------------------------------------------------------
+ * MDK - Component ::Event Recorder
+ * Copyright (c) 2016 ARM Germany GmbH. All rights reserved.
+ *------------------------------------------------------------------------------
+ * Name:    EventRecorderConf.h
+ * Purpose: Event Recorder Configuration
+ * Rev.:    V1.0.0
+ *----------------------------------------------------------------------------*/
+
+//-------- <<< Use Configuration Wizard in Context Menu >>> --------------------
+
+// <h>Event Recorder
+
+//   <o>Number of Records
+//     <8=>8 <16=>16 <32=>32 <64=>64 <128=>128 <256=>256 <512=>512 <1024=>1024
+//     <2048=>2048 <4096=>4096 <8192=>8192 <16384=>16384 <32768=>32768
+//     <65536=>65536 <131072=>131072 <262144=>262144 <524288=>524288
+//     <1048576=>1048576
+//   <i>Configure size of Event Record Buffer (each record is 16 bytes)
+//   <i>Must be 2^n (min=8, max=1048576)
+#define EVENT_RECORD_COUNT      64U
+
+//   <o>Time Stamp Source
+//      <0=> DWT Cycle Counter  <1=> SysTick
+//      <3=> User Timer (Normal Reset)  <4=> User Timer (Power-On Reset)
+//   <i>Selects source for 32-bit time stamp
+#define EVENT_TIMESTAMP_SOURCE  1
+
+//   <h>SysTick Configuration
+//   <i>Configure values when Time Stamp Source is set to SysTick
+
+//     <o>SysTick Input Clock Frequency [Hz] <1-1000000000>
+//     <i>Defines SysTick input clock (typical identical with processor clock)
+#define SYSTICK_CLOCK           100000000U
+
+//     <o>SysTick Interrupt Period [us] <1-1000000000>
+//     <i>Defines time period of the SysTick timer interrupt
+#define SYSTICK_PERIOD_US       1000U
+
+//   </h>
+
+// </h>
+
+//------------- <<< end of configuration section >>> ---------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM0/startup_ARMCM0.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM0/startup_ARMCM0.s
new file mode 100644
index 0000000..9fc447d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM0/startup_ARMCM0.s
@@ -0,0 +1,242 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM0.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM0 Device Series
+; * @version  V5.00
+; * @date     02. March 2016
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;/*
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+;*/
+
+
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000C00
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp              ; Top of Stack
+                DCD     Reset_Handler             ; Reset Handler
+                DCD     NMI_Handler               ; NMI Handler
+                DCD     HardFault_Handler         ; Hard Fault Handler
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     SVC_Handler               ; SVCall Handler
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     PendSV_Handler            ; PendSV Handler
+                DCD     SysTick_Handler           ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WDT_IRQHandler            ;  0:  Watchdog Timer
+                DCD     RTC_IRQHandler            ;  1:  Real Time Clock
+                DCD     TIM0_IRQHandler           ;  2:  Timer0 / Timer1
+                DCD     TIM2_IRQHandler           ;  3:  Timer2 / Timer3
+                DCD     MCIA_IRQHandler           ;  4:  MCIa
+                DCD     MCIB_IRQHandler           ;  5:  MCIb
+                DCD     UART0_IRQHandler          ;  6:  UART0 - DUT FPGA
+                DCD     UART1_IRQHandler          ;  7:  UART1 - DUT FPGA
+                DCD     UART2_IRQHandler          ;  8:  UART2 - DUT FPGA
+                DCD     UART4_IRQHandler          ;  9:  UART4 - not connected
+                DCD     AACI_IRQHandler           ; 10: AACI / AC97
+                DCD     CLCD_IRQHandler           ; 11: CLCD Combined Interrupt
+                DCD     ENET_IRQHandler           ; 12: Ethernet
+                DCD     USBDC_IRQHandler          ; 13: USB Device
+                DCD     USBHC_IRQHandler          ; 14: USB Host Controller
+                DCD     CHLCD_IRQHandler          ; 15: Character LCD
+                DCD     FLEXRAY_IRQHandler        ; 16: Flexray
+                DCD     CAN_IRQHandler            ; 17: CAN
+                DCD     LIN_IRQHandler            ; 18: LIN
+                DCD     I2C_IRQHandler            ; 19: I2C ADC/DAC
+                DCD     0                         ; 20: Reserved
+                DCD     0                         ; 21: Reserved
+                DCD     0                         ; 22: Reserved
+                DCD     0                         ; 23: Reserved
+                DCD     0                         ; 24: Reserved
+                DCD     0                         ; 25: Reserved
+                DCD     0                         ; 26: Reserved
+                DCD     0                         ; 27: Reserved
+                DCD     CPU_CLCD_IRQHandler       ; 28: Reserved - CPU FPGA CLCD
+                DCD     0                         ; 29: Reserved - CPU FPGA
+                DCD     UART3_IRQHandler          ; 30: UART3    - CPU FPGA
+                DCD     SPI_IRQHandler            ; 31: SPI Touchscreen - CPU FPGA
+__Vectors_End
+
+__Vectors_Size  EQU     __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT  Reset_Handler             [WEAK]
+                IMPORT  SystemInit
+                IMPORT  __main
+                LDR     R0, =SystemInit
+                BLX     R0
+                LDR     R0, =__main
+                BX      R0
+                ENDP
+
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler               [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler         [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler               [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler            [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler           [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WDT_IRQHandler            [WEAK]
+                EXPORT  RTC_IRQHandler            [WEAK]
+                EXPORT  TIM0_IRQHandler           [WEAK]
+                EXPORT  TIM2_IRQHandler           [WEAK]
+                EXPORT  MCIA_IRQHandler           [WEAK]
+                EXPORT  MCIB_IRQHandler           [WEAK]
+                EXPORT  UART0_IRQHandler          [WEAK]
+                EXPORT  UART1_IRQHandler          [WEAK]
+                EXPORT  UART2_IRQHandler          [WEAK]
+                EXPORT  UART3_IRQHandler          [WEAK]
+                EXPORT  UART4_IRQHandler          [WEAK]
+                EXPORT  AACI_IRQHandler           [WEAK]
+                EXPORT  CLCD_IRQHandler           [WEAK]
+                EXPORT  ENET_IRQHandler           [WEAK]
+                EXPORT  USBDC_IRQHandler          [WEAK]
+                EXPORT  USBHC_IRQHandler          [WEAK]
+                EXPORT  CHLCD_IRQHandler          [WEAK]
+                EXPORT  FLEXRAY_IRQHandler        [WEAK]
+                EXPORT  CAN_IRQHandler            [WEAK]
+                EXPORT  LIN_IRQHandler            [WEAK]
+                EXPORT  I2C_IRQHandler            [WEAK]
+                EXPORT  CPU_CLCD_IRQHandler       [WEAK]
+                EXPORT  SPI_IRQHandler            [WEAK]
+
+WDT_IRQHandler
+RTC_IRQHandler
+TIM0_IRQHandler
+TIM2_IRQHandler
+MCIA_IRQHandler
+MCIB_IRQHandler
+UART0_IRQHandler
+UART1_IRQHandler
+UART2_IRQHandler
+UART3_IRQHandler
+UART4_IRQHandler
+AACI_IRQHandler
+CLCD_IRQHandler
+ENET_IRQHandler
+USBDC_IRQHandler
+USBHC_IRQHandler
+CHLCD_IRQHandler
+FLEXRAY_IRQHandler
+CAN_IRQHandler
+LIN_IRQHandler
+I2C_IRQHandler
+CPU_CLCD_IRQHandler
+SPI_IRQHandler
+                B       .
+
+                ENDP
+
+
+                ALIGN
+
+
+; User Initial Stack & Heap
+
+                IF      :DEF:__MICROLIB
+
+                EXPORT  __initial_sp
+                EXPORT  __heap_base
+                EXPORT  __heap_limit
+
+                ELSE
+
+                IMPORT  __use_two_region_memory
+                EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap PROC
+                LDR     R0, =  Heap_Mem
+                LDR     R1, =(Stack_Mem + Stack_Size)
+                LDR     R2, = (Heap_Mem +  Heap_Size)
+                LDR     R3, = Stack_Mem
+                BX      LR
+                ENDP
+
+                ALIGN
+
+                ENDIF
+
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM0/system_ARMCM0.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM0/system_ARMCM0.c
new file mode 100644
index 0000000..66829ad
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM0/system_ARMCM0.c
@@ -0,0 +1,56 @@
+/**************************************************************************//**
+ * @file     system_ARMCM0.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM0 Device Series
+ * @version  V5.00
+ * @date     08. April 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM0.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000U)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5 * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM3/startup_ARMCM3.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM3/startup_ARMCM3.s
new file mode 100644
index 0000000..16e56b0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM3/startup_ARMCM3.s
@@ -0,0 +1,262 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM3.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM3 Device Series
+; * @version  V5.00
+; * @date     02. March 2016
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;/*
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+;*/
+
+
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000C00
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp              ; Top of Stack
+                DCD     Reset_Handler             ; Reset Handler
+                DCD     NMI_Handler               ; NMI Handler
+                DCD     HardFault_Handler         ; Hard Fault Handler
+                DCD     MemManage_Handler         ; MPU Fault Handler
+                DCD     BusFault_Handler          ; Bus Fault Handler
+                DCD     UsageFault_Handler        ; Usage Fault Handler
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     SVC_Handler               ; SVCall Handler
+                DCD     DebugMon_Handler          ; Debug Monitor Handler
+                DCD     0                         ; Reserved
+                DCD     PendSV_Handler            ; PendSV Handler
+                DCD     SysTick_Handler           ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WDT_IRQHandler            ;  0:  Watchdog Timer
+                DCD     RTC_IRQHandler            ;  1:  Real Time Clock
+                DCD     TIM0_IRQHandler           ;  2:  Timer0 / Timer1
+                DCD     TIM2_IRQHandler           ;  3:  Timer2 / Timer3
+                DCD     MCIA_IRQHandler           ;  4:  MCIa
+                DCD     MCIB_IRQHandler           ;  5:  MCIb
+                DCD     UART0_IRQHandler          ;  6:  UART0 - DUT FPGA
+                DCD     UART1_IRQHandler          ;  7:  UART1 - DUT FPGA
+                DCD     UART2_IRQHandler          ;  8:  UART2 - DUT FPGA
+                DCD     UART4_IRQHandler          ;  9:  UART4 - not connected
+                DCD     AACI_IRQHandler           ; 10: AACI / AC97
+                DCD     CLCD_IRQHandler           ; 11: CLCD Combined Interrupt
+                DCD     ENET_IRQHandler           ; 12: Ethernet
+                DCD     USBDC_IRQHandler          ; 13: USB Device
+                DCD     USBHC_IRQHandler          ; 14: USB Host Controller
+                DCD     CHLCD_IRQHandler          ; 15: Character LCD
+                DCD     FLEXRAY_IRQHandler        ; 16: Flexray
+                DCD     CAN_IRQHandler            ; 17: CAN
+                DCD     LIN_IRQHandler            ; 18: LIN
+                DCD     I2C_IRQHandler            ; 19: I2C ADC/DAC
+                DCD     0                         ; 20: Reserved
+                DCD     0                         ; 21: Reserved
+                DCD     0                         ; 22: Reserved
+                DCD     0                         ; 23: Reserved
+                DCD     0                         ; 24: Reserved
+                DCD     0                         ; 25: Reserved
+                DCD     0                         ; 26: Reserved
+                DCD     0                         ; 27: Reserved
+                DCD     CPU_CLCD_IRQHandler       ; 28: Reserved - CPU FPGA CLCD
+                DCD     0                         ; 29: Reserved - CPU FPGA
+                DCD     UART3_IRQHandler          ; 30: UART3    - CPU FPGA
+                DCD     SPI_IRQHandler            ; 31: SPI Touchscreen - CPU FPGA
+__Vectors_End
+
+__Vectors_Size  EQU     __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT  Reset_Handler             [WEAK]
+                IMPORT  SystemInit
+                IMPORT  __main
+                LDR     R0, =SystemInit
+                BLX     R0
+                LDR     R0, =__main
+                BX      R0
+                ENDP
+
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler               [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler         [WEAK]
+                B       .
+                ENDP
+MemManage_Handler\
+                PROC
+                EXPORT  MemManage_Handler         [WEAK]
+                B       .
+                ENDP
+BusFault_Handler\
+                PROC
+                EXPORT  BusFault_Handler          [WEAK]
+                B       .
+                ENDP
+UsageFault_Handler\
+                PROC
+                EXPORT  UsageFault_Handler        [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler               [WEAK]
+                B       .
+                ENDP
+DebugMon_Handler\
+                PROC
+                EXPORT  DebugMon_Handler          [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler            [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler           [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WDT_IRQHandler            [WEAK]
+                EXPORT  RTC_IRQHandler            [WEAK]
+                EXPORT  TIM0_IRQHandler           [WEAK]
+                EXPORT  TIM2_IRQHandler           [WEAK]
+                EXPORT  MCIA_IRQHandler           [WEAK]
+                EXPORT  MCIB_IRQHandler           [WEAK]
+                EXPORT  UART0_IRQHandler          [WEAK]
+                EXPORT  UART1_IRQHandler          [WEAK]
+                EXPORT  UART2_IRQHandler          [WEAK]
+                EXPORT  UART3_IRQHandler          [WEAK]
+                EXPORT  UART4_IRQHandler          [WEAK]
+                EXPORT  AACI_IRQHandler           [WEAK]
+                EXPORT  CLCD_IRQHandler           [WEAK]
+                EXPORT  ENET_IRQHandler           [WEAK]
+                EXPORT  USBDC_IRQHandler          [WEAK]
+                EXPORT  USBHC_IRQHandler          [WEAK]
+                EXPORT  CHLCD_IRQHandler          [WEAK]
+                EXPORT  FLEXRAY_IRQHandler        [WEAK]
+                EXPORT  CAN_IRQHandler            [WEAK]
+                EXPORT  LIN_IRQHandler            [WEAK]
+                EXPORT  I2C_IRQHandler            [WEAK]
+                EXPORT  CPU_CLCD_IRQHandler       [WEAK]
+                EXPORT  SPI_IRQHandler            [WEAK]
+
+WDT_IRQHandler
+RTC_IRQHandler
+TIM0_IRQHandler
+TIM2_IRQHandler
+MCIA_IRQHandler
+MCIB_IRQHandler
+UART0_IRQHandler
+UART1_IRQHandler
+UART2_IRQHandler
+UART3_IRQHandler
+UART4_IRQHandler
+AACI_IRQHandler
+CLCD_IRQHandler
+ENET_IRQHandler
+USBDC_IRQHandler
+USBHC_IRQHandler
+CHLCD_IRQHandler
+FLEXRAY_IRQHandler
+CAN_IRQHandler
+LIN_IRQHandler
+I2C_IRQHandler
+CPU_CLCD_IRQHandler
+SPI_IRQHandler
+                B       .
+
+                ENDP
+
+
+                ALIGN
+
+
+; User Initial Stack & Heap
+
+                IF      :DEF:__MICROLIB
+
+                EXPORT  __initial_sp
+                EXPORT  __heap_base
+                EXPORT  __heap_limit
+
+                ELSE
+
+                IMPORT  __use_two_region_memory
+                EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap PROC
+                LDR     R0, =  Heap_Mem
+                LDR     R1, =(Stack_Mem + Stack_Size)
+                LDR     R2, = (Heap_Mem +  Heap_Size)
+                LDR     R3, = Stack_Mem
+                BX      LR
+                ENDP
+
+                ALIGN
+
+                ENDIF
+
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM3/system_ARMCM3.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM3/system_ARMCM3.c
new file mode 100644
index 0000000..f08df7a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM3/system_ARMCM3.c
@@ -0,0 +1,68 @@
+/**************************************************************************//**
+ * @file     system_ARMCM3.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM3 Device Series
+ * @version  V5.00
+ * @date     08. April 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM3.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000U)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5 * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM4_FP/startup_ARMCM4.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
new file mode 100644
index 0000000..dae6439
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
@@ -0,0 +1,262 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM4.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM4 Device Series
+; * @version  V5.00
+; * @date     02. March 2016
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;/*
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+;*/
+
+
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000C00
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp              ; Top of Stack
+                DCD     Reset_Handler             ; Reset Handler
+                DCD     NMI_Handler               ; NMI Handler
+                DCD     HardFault_Handler         ; Hard Fault Handler
+                DCD     MemManage_Handler         ; MPU Fault Handler
+                DCD     BusFault_Handler          ; Bus Fault Handler
+                DCD     UsageFault_Handler        ; Usage Fault Handler
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     SVC_Handler               ; SVCall Handler
+                DCD     DebugMon_Handler          ; Debug Monitor Handler
+                DCD     0                         ; Reserved
+                DCD     PendSV_Handler            ; PendSV Handler
+                DCD     SysTick_Handler           ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WDT_IRQHandler            ;  0:  Watchdog Timer
+                DCD     RTC_IRQHandler            ;  1:  Real Time Clock
+                DCD     TIM0_IRQHandler           ;  2:  Timer0 / Timer1
+                DCD     TIM2_IRQHandler           ;  3:  Timer2 / Timer3
+                DCD     MCIA_IRQHandler           ;  4:  MCIa
+                DCD     MCIB_IRQHandler           ;  5:  MCIb
+                DCD     UART0_IRQHandler          ;  6:  UART0 - DUT FPGA
+                DCD     UART1_IRQHandler          ;  7:  UART1 - DUT FPGA
+                DCD     UART2_IRQHandler          ;  8:  UART2 - DUT FPGA
+                DCD     UART4_IRQHandler          ;  9:  UART4 - not connected
+                DCD     AACI_IRQHandler           ; 10: AACI / AC97
+                DCD     CLCD_IRQHandler           ; 11: CLCD Combined Interrupt
+                DCD     ENET_IRQHandler           ; 12: Ethernet
+                DCD     USBDC_IRQHandler          ; 13: USB Device
+                DCD     USBHC_IRQHandler          ; 14: USB Host Controller
+                DCD     CHLCD_IRQHandler          ; 15: Character LCD
+                DCD     FLEXRAY_IRQHandler        ; 16: Flexray
+                DCD     CAN_IRQHandler            ; 17: CAN
+                DCD     LIN_IRQHandler            ; 18: LIN
+                DCD     I2C_IRQHandler            ; 19: I2C ADC/DAC
+                DCD     0                         ; 20: Reserved
+                DCD     0                         ; 21: Reserved
+                DCD     0                         ; 22: Reserved
+                DCD     0                         ; 23: Reserved
+                DCD     0                         ; 24: Reserved
+                DCD     0                         ; 25: Reserved
+                DCD     0                         ; 26: Reserved
+                DCD     0                         ; 27: Reserved
+                DCD     CPU_CLCD_IRQHandler       ; 28: Reserved - CPU FPGA CLCD
+                DCD     0                         ; 29: Reserved - CPU FPGA
+                DCD     UART3_IRQHandler          ; 30: UART3    - CPU FPGA
+                DCD     SPI_IRQHandler            ; 31: SPI Touchscreen - CPU FPGA
+__Vectors_End
+
+__Vectors_Size  EQU     __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT  Reset_Handler             [WEAK]
+                IMPORT  SystemInit
+                IMPORT  __main
+                LDR     R0, =SystemInit
+                BLX     R0
+                LDR     R0, =__main
+                BX      R0
+                ENDP
+
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler               [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler         [WEAK]
+                B       .
+                ENDP
+MemManage_Handler\
+                PROC
+                EXPORT  MemManage_Handler         [WEAK]
+                B       .
+                ENDP
+BusFault_Handler\
+                PROC
+                EXPORT  BusFault_Handler          [WEAK]
+                B       .
+                ENDP
+UsageFault_Handler\
+                PROC
+                EXPORT  UsageFault_Handler        [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler               [WEAK]
+                B       .
+                ENDP
+DebugMon_Handler\
+                PROC
+                EXPORT  DebugMon_Handler          [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler            [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler           [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WDT_IRQHandler            [WEAK]
+                EXPORT  RTC_IRQHandler            [WEAK]
+                EXPORT  TIM0_IRQHandler           [WEAK]
+                EXPORT  TIM2_IRQHandler           [WEAK]
+                EXPORT  MCIA_IRQHandler           [WEAK]
+                EXPORT  MCIB_IRQHandler           [WEAK]
+                EXPORT  UART0_IRQHandler          [WEAK]
+                EXPORT  UART1_IRQHandler          [WEAK]
+                EXPORT  UART2_IRQHandler          [WEAK]
+                EXPORT  UART3_IRQHandler          [WEAK]
+                EXPORT  UART4_IRQHandler          [WEAK]
+                EXPORT  AACI_IRQHandler           [WEAK]
+                EXPORT  CLCD_IRQHandler           [WEAK]
+                EXPORT  ENET_IRQHandler           [WEAK]
+                EXPORT  USBDC_IRQHandler          [WEAK]
+                EXPORT  USBHC_IRQHandler          [WEAK]
+                EXPORT  CHLCD_IRQHandler          [WEAK]
+                EXPORT  FLEXRAY_IRQHandler        [WEAK]
+                EXPORT  CAN_IRQHandler            [WEAK]
+                EXPORT  LIN_IRQHandler            [WEAK]
+                EXPORT  I2C_IRQHandler            [WEAK]
+                EXPORT  CPU_CLCD_IRQHandler       [WEAK]
+                EXPORT  SPI_IRQHandler            [WEAK]
+
+WDT_IRQHandler
+RTC_IRQHandler
+TIM0_IRQHandler
+TIM2_IRQHandler
+MCIA_IRQHandler
+MCIB_IRQHandler
+UART0_IRQHandler
+UART1_IRQHandler
+UART2_IRQHandler
+UART3_IRQHandler
+UART4_IRQHandler
+AACI_IRQHandler
+CLCD_IRQHandler
+ENET_IRQHandler
+USBDC_IRQHandler
+USBHC_IRQHandler
+CHLCD_IRQHandler
+FLEXRAY_IRQHandler
+CAN_IRQHandler
+LIN_IRQHandler
+I2C_IRQHandler
+CPU_CLCD_IRQHandler
+SPI_IRQHandler
+                B       .
+
+                ENDP
+
+
+                ALIGN
+
+
+; User Initial Stack & Heap
+
+                IF      :DEF:__MICROLIB
+
+                EXPORT  __initial_sp
+                EXPORT  __heap_base
+                EXPORT  __heap_limit
+
+                ELSE
+
+                IMPORT  __use_two_region_memory
+                EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap PROC
+                LDR     R0, =  Heap_Mem
+                LDR     R1, =(Stack_Mem + Stack_Size)
+                LDR     R2, = (Heap_Mem +  Heap_Size)
+                LDR     R3, = Stack_Mem
+                BX      LR
+                ENDP
+
+                ALIGN
+
+                ENDIF
+
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM4_FP/system_ARMCM4.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM4_FP/system_ARMCM4.c
new file mode 100644
index 0000000..070fa1e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM4_FP/system_ARMCM4.c
@@ -0,0 +1,83 @@
+/**************************************************************************//**
+ * @file     system_ARMCM4.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM4 Device Series
+ * @version  V5.00
+ * @date     08. April 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM4)
+  #include "ARMCM4.h"
+#elif defined (ARMCM4_FP)
+  #include "ARMCM4_FP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000U)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5 * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1)
+  SCB->CPACR |= ((3U << 10*2) |           /* set CP10 Full Access */
+                 (3U << 11*2)  );         /* set CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM7_SP/startup_ARMCM7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM7_SP/startup_ARMCM7.c
new file mode 100644
index 0000000..26edb9f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM7_SP/startup_ARMCM7.c
@@ -0,0 +1,295 @@
+/**************************************************************************//**
+ * @file     startup_ARMCM7.s
+ * @brief    CMSIS Core Device Startup File for
+ *           ARMCM7 Device Series
+ * @version  V5.00
+ * @date     26. April 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include <stdint.h>
+
+
+/*----------------------------------------------------------------------------
+  Linker generated Symbols
+ *----------------------------------------------------------------------------*/
+extern uint32_t __etext;
+extern uint32_t __data_start__;
+extern uint32_t __data_end__;
+extern uint32_t __copy_table_start__;
+extern uint32_t __copy_table_end__;
+extern uint32_t __zero_table_start__;
+extern uint32_t __zero_table_end__;
+extern uint32_t __bss_start__;
+extern uint32_t __bss_end__;
+extern uint32_t __StackTop;
+
+/*----------------------------------------------------------------------------
+  Exception / Interrupt Handler Function Prototype
+ *----------------------------------------------------------------------------*/
+typedef void( *pFunc )( void );
+
+
+/*----------------------------------------------------------------------------
+  External References
+ *----------------------------------------------------------------------------*/
+#ifndef __START
+extern void  _start(void) __attribute__((noreturn));    /* PreeMain (C library entry point) */
+#else
+extern int  __START(void) __attribute__((noreturn));    /* main entry point */
+#endif
+
+#ifndef __NO_SYSTEM_INIT
+extern void SystemInit (void);            /* CMSIS System Initialization      */
+#endif
+
+
+/*----------------------------------------------------------------------------
+  Internal References
+ *----------------------------------------------------------------------------*/
+void Default_Handler(void);                          /* Default empty handler */
+void Reset_Handler(void);                            /* Reset Handler */
+
+
+/*----------------------------------------------------------------------------
+  User Initial Stack & Heap
+ *----------------------------------------------------------------------------*/
+#ifndef __STACK_SIZE
+  #define	__STACK_SIZE  0x00000400
+#endif
+static uint8_t stack[__STACK_SIZE] __attribute__ ((aligned(8), used, section(".stack")));
+
+#ifndef __HEAP_SIZE
+  #define	__HEAP_SIZE   0x00000C00
+#endif
+#if __HEAP_SIZE > 0
+static uint8_t heap[__HEAP_SIZE]   __attribute__ ((aligned(8), used, section(".heap")));
+#endif
+
+
+/*----------------------------------------------------------------------------
+  Exception / Interrupt Handler
+ *----------------------------------------------------------------------------*/
+/* Cortex-M7 Processor Exceptions */
+void NMI_Handler         (void) __attribute__ ((weak, alias("Default_Handler")));
+void HardFault_Handler   (void) __attribute__ ((weak, alias("Default_Handler")));
+void MemManage_Handler   (void) __attribute__ ((weak, alias("Default_Handler")));
+void BusFault_Handler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void UsageFault_Handler  (void) __attribute__ ((weak, alias("Default_Handler")));
+void SVC_Handler         (void) __attribute__ ((weak, alias("Default_Handler")));
+void DebugMon_Handler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void PendSV_Handler      (void) __attribute__ ((weak, alias("Default_Handler")));
+void SysTick_Handler     (void) __attribute__ ((weak, alias("Default_Handler")));
+
+/* ARMCM7 Specific Interrupts */
+void WDT_IRQHandler      (void) __attribute__ ((weak, alias("Default_Handler")));
+void RTC_IRQHandler      (void) __attribute__ ((weak, alias("Default_Handler")));
+void TIM0_IRQHandler     (void) __attribute__ ((weak, alias("Default_Handler")));
+void TIM2_IRQHandler     (void) __attribute__ ((weak, alias("Default_Handler")));
+void MCIA_IRQHandler     (void) __attribute__ ((weak, alias("Default_Handler")));
+void MCIB_IRQHandler     (void) __attribute__ ((weak, alias("Default_Handler")));
+void UART0_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void UART1_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void UART2_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void UART4_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void AACI_IRQHandler     (void) __attribute__ ((weak, alias("Default_Handler")));
+void CLCD_IRQHandler     (void) __attribute__ ((weak, alias("Default_Handler")));
+void ENET_IRQHandler     (void) __attribute__ ((weak, alias("Default_Handler")));
+void USBDC_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void USBHC_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void CHLCD_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void FLEXRAY_IRQHandler  (void) __attribute__ ((weak, alias("Default_Handler")));
+void CAN_IRQHandler      (void) __attribute__ ((weak, alias("Default_Handler")));
+void LIN_IRQHandler      (void) __attribute__ ((weak, alias("Default_Handler")));
+void I2C_IRQHandler      (void) __attribute__ ((weak, alias("Default_Handler")));
+void CPU_CLCD_IRQHandler (void) __attribute__ ((weak, alias("Default_Handler")));
+void UART3_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void SPI_IRQHandler      (void) __attribute__ ((weak, alias("Default_Handler")));
+
+
+/*----------------------------------------------------------------------------
+  Exception / Interrupt Vector table
+ *----------------------------------------------------------------------------*/
+const pFunc __Vectors[] __attribute__ ((section(".vectors"))) = {
+  /* Cortex-M7 Exceptions Handler */
+  (pFunc)((uint32_t)&__StackTop),           /*      Initial Stack Pointer     */
+  Reset_Handler,                            /*      Reset Handler             */
+  NMI_Handler,                              /*      NMI Handler               */
+  HardFault_Handler,                        /*      Hard Fault Handler        */
+  MemManage_Handler,                        /*      MPU Fault Handler         */
+  BusFault_Handler,                         /*      Bus Fault Handler         */
+  UsageFault_Handler,                       /*      Usage Fault Handler       */
+  0,                                        /*      Reserved                  */
+  0,                                        /*      Reserved                  */
+  0,                                        /*      Reserved                  */
+  0,                                        /*      Reserved                  */
+  SVC_Handler,                              /*      SVCall Handler            */
+  DebugMon_Handler,                         /*      Debug Monitor Handler     */
+  0,                                        /*      Reserved                  */
+  PendSV_Handler,                           /*      PendSV Handler            */
+  SysTick_Handler,                          /*      SysTick Handler           */
+
+  /* External interrupts */
+  WDT_IRQHandler,                           /*  0:  Watchdog Timer            */
+  RTC_IRQHandler,                           /*  1:  Real Time Clock           */
+  TIM0_IRQHandler,                          /*  2:  Timer0 / Timer1           */
+  TIM2_IRQHandler,                          /*  3:  Timer2 / Timer3           */
+  MCIA_IRQHandler,                          /*  4:  MCIa                      */
+  MCIB_IRQHandler,                          /*  5:  MCIb                      */
+  UART0_IRQHandler,                         /*  6:  UART0 - DUT FPGA          */
+  UART1_IRQHandler,                         /*  7:  UART1 - DUT FPGA          */
+  UART2_IRQHandler,                         /*  8:  UART2 - DUT FPGA          */
+  UART4_IRQHandler,                         /*  9:  UART4 - not connected     */
+  AACI_IRQHandler,                          /* 10: AACI / AC97                */
+  CLCD_IRQHandler,                          /* 11: CLCD Combined Interrupt    */
+  ENET_IRQHandler,                          /* 12: Ethernet                   */
+  USBDC_IRQHandler,                         /* 13: USB Device                 */
+  USBHC_IRQHandler,                         /* 14: USB Host Controller        */
+  CHLCD_IRQHandler,                         /* 15: Character LCD              */
+  FLEXRAY_IRQHandler,                       /* 16: Flexray                    */
+  CAN_IRQHandler,                           /* 17: CAN                        */
+  LIN_IRQHandler,                           /* 18: LIN                        */
+  I2C_IRQHandler,                           /* 19: I2C ADC/DAC                */
+  0,                                        /* 20: Reserved                   */
+  0,                                        /* 21: Reserved                   */
+  0,                                        /* 22: Reserved                   */
+  0,                                        /* 23: Reserved                   */
+  0,                                        /* 24: Reserved                   */
+  0,                                        /* 25: Reserved                   */
+  0,                                        /* 26: Reserved                   */
+  0,                                        /* 27: Reserved                   */
+  CPU_CLCD_IRQHandler,                      /* 28: Reserved - CPU FPGA CLCD   */
+  0,                                        /* 29: Reserved - CPU FPGA        */
+  UART3_IRQHandler,                         /* 30: UART3    - CPU FPGA        */
+  SPI_IRQHandler                            /* 31: SPI Touchscreen - CPU FPGA */
+};
+
+
+/*----------------------------------------------------------------------------
+  Reset Handler called on controller reset
+ *----------------------------------------------------------------------------*/
+void Reset_Handler(void) {
+  uint32_t *pSrc, *pDest;
+  uint32_t *pTable __attribute__((unused));
+
+/*  Firstly it copies data from read only memory to RAM. There are two schemes
+ *  to copy. One can copy more than one sections. Another can only copy
+ *  one section.  The former scheme needs more instructions and read-only
+ *  data to implement than the latter.
+ *  Macro __STARTUP_COPY_MULTIPLE is used to choose between two schemes.  */
+
+#ifdef __STARTUP_COPY_MULTIPLE
+/*  Multiple sections scheme.
+ *
+ *  Between symbol address __copy_table_start__ and __copy_table_end__,
+ *  there are array of triplets, each of which specify:
+ *    offset 0: LMA of start of a section to copy from
+ *    offset 4: VMA of start of a section to copy to
+ *    offset 8: size of the section to copy. Must be multiply of 4
+ *
+ *  All addresses must be aligned to 4 bytes boundary.
+ */
+  pTable = &__copy_table_start__;
+
+  for (; pTable < &__copy_table_end__; pTable = pTable + 3) {
+		pSrc  = (uint32_t*)*(pTable + 0);
+		pDest = (uint32_t*)*(pTable + 1);
+		for (; pDest < (uint32_t*)(*(pTable + 1) + *(pTable + 2)) ; ) {
+      *pDest++ = *pSrc++;
+		}
+	}
+#else
+/*  Single section scheme.
+ *
+ *  The ranges of copy from/to are specified by following symbols
+ *    __etext: LMA of start of the section to copy from. Usually end of text
+ *    __data_start__: VMA of start of the section to copy to
+ *    __data_end__: VMA of end of the section to copy to
+ *
+ *  All addresses must be aligned to 4 bytes boundary.
+ */
+  pSrc  = &__etext;
+  pDest = &__data_start__;
+
+  for ( ; pDest < &__data_end__ ; ) {
+    *pDest++ = *pSrc++;
+  }
+#endif /*__STARTUP_COPY_MULTIPLE */
+
+/*  This part of work usually is done in C library startup code. Otherwise,
+ *  define this macro to enable it in this startup.
+ *
+ *  There are two schemes too. One can clear multiple BSS sections. Another
+ *  can only clear one section. The former is more size expensive than the
+ *  latter.
+ *
+ *  Define macro __STARTUP_CLEAR_BSS_MULTIPLE to choose the former.
+ *  Otherwise efine macro __STARTUP_CLEAR_BSS to choose the later.
+ */
+#ifdef __STARTUP_CLEAR_BSS_MULTIPLE
+/*  Multiple sections scheme.
+ *
+ *  Between symbol address __copy_table_start__ and __copy_table_end__,
+ *  there are array of tuples specifying:
+ *    offset 0: Start of a BSS section
+ *    offset 4: Size of this BSS section. Must be multiply of 4
+ */
+  pTable = &__zero_table_start__;
+
+  for (; pTable < &__zero_table_end__; pTable = pTable + 2) {
+		pDest = (uint32_t*)*(pTable + 0);
+		for (; pDest < (uint32_t*)(*(pTable + 0) + *(pTable + 1)) ; ) {
+      *pDest++ = 0;
+		}
+	}
+#elif defined (__STARTUP_CLEAR_BSS)
+/*  Single BSS section scheme.
+ *
+ *  The BSS section is specified by following symbols
+ *    __bss_start__: start of the BSS section.
+ *    __bss_end__: end of the BSS section.
+ *
+ *  Both addresses must be aligned to 4 bytes boundary.
+ */
+  pDest = &__bss_start__;
+
+  for ( ; pDest < &__bss_end__ ; ) {
+    *pDest++ = 0UL;
+  }
+#endif /* __STARTUP_CLEAR_BSS_MULTIPLE || __STARTUP_CLEAR_BSS */
+
+#ifndef __NO_SYSTEM_INIT
+	SystemInit();
+#endif
+
+#ifndef __START
+#define __START _start
+#endif
+	__START();
+
+}
+
+
+/*----------------------------------------------------------------------------
+  Default Handler for Exceptions / Interrupts
+ *----------------------------------------------------------------------------*/
+void Default_Handler(void) {
+
+	while(1);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM7_SP/startup_ARMCM7.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
new file mode 100644
index 0000000..b69f038
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
@@ -0,0 +1,262 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM7.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM7 Device Series
+; * @version  V5.00
+; * @date     02. March 2016
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;/*
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+;*/
+
+
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000C00
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp              ; Top of Stack
+                DCD     Reset_Handler             ; Reset Handler
+                DCD     NMI_Handler               ; NMI Handler
+                DCD     HardFault_Handler         ; Hard Fault Handler
+                DCD     MemManage_Handler         ; MPU Fault Handler
+                DCD     BusFault_Handler          ; Bus Fault Handler
+                DCD     UsageFault_Handler        ; Usage Fault Handler
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     SVC_Handler               ; SVCall Handler
+                DCD     DebugMon_Handler          ; Debug Monitor Handler
+                DCD     0                         ; Reserved
+                DCD     PendSV_Handler            ; PendSV Handler
+                DCD     SysTick_Handler           ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WDT_IRQHandler            ;  0:  Watchdog Timer
+                DCD     RTC_IRQHandler            ;  1:  Real Time Clock
+                DCD     TIM0_IRQHandler           ;  2:  Timer0 / Timer1
+                DCD     TIM2_IRQHandler           ;  3:  Timer2 / Timer3
+                DCD     MCIA_IRQHandler           ;  4:  MCIa
+                DCD     MCIB_IRQHandler           ;  5:  MCIb
+                DCD     UART0_IRQHandler          ;  6:  UART0 - DUT FPGA
+                DCD     UART1_IRQHandler          ;  7:  UART1 - DUT FPGA
+                DCD     UART2_IRQHandler          ;  8:  UART2 - DUT FPGA
+                DCD     UART4_IRQHandler          ;  9:  UART4 - not connected
+                DCD     AACI_IRQHandler           ; 10: AACI / AC97
+                DCD     CLCD_IRQHandler           ; 11: CLCD Combined Interrupt
+                DCD     ENET_IRQHandler           ; 12: Ethernet
+                DCD     USBDC_IRQHandler          ; 13: USB Device
+                DCD     USBHC_IRQHandler          ; 14: USB Host Controller
+                DCD     CHLCD_IRQHandler          ; 15: Character LCD
+                DCD     FLEXRAY_IRQHandler        ; 16: Flexray
+                DCD     CAN_IRQHandler            ; 17: CAN
+                DCD     LIN_IRQHandler            ; 18: LIN
+                DCD     I2C_IRQHandler            ; 19: I2C ADC/DAC
+                DCD     0                         ; 20: Reserved
+                DCD     0                         ; 21: Reserved
+                DCD     0                         ; 22: Reserved
+                DCD     0                         ; 23: Reserved
+                DCD     0                         ; 24: Reserved
+                DCD     0                         ; 25: Reserved
+                DCD     0                         ; 26: Reserved
+                DCD     0                         ; 27: Reserved
+                DCD     CPU_CLCD_IRQHandler       ; 28: Reserved - CPU FPGA CLCD
+                DCD     0                         ; 29: Reserved - CPU FPGA
+                DCD     UART3_IRQHandler          ; 30: UART3    - CPU FPGA
+                DCD     SPI_IRQHandler            ; 31: SPI Touchscreen - CPU FPGA
+__Vectors_End
+
+__Vectors_Size  EQU     __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT  Reset_Handler             [WEAK]
+                IMPORT  SystemInit
+                IMPORT  __main
+                LDR     R0, =SystemInit
+                BLX     R0
+                LDR     R0, =__main
+                BX      R0
+                ENDP
+
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler               [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler         [WEAK]
+                B       .
+                ENDP
+MemManage_Handler\
+                PROC
+                EXPORT  MemManage_Handler         [WEAK]
+                B       .
+                ENDP
+BusFault_Handler\
+                PROC
+                EXPORT  BusFault_Handler          [WEAK]
+                B       .
+                ENDP
+UsageFault_Handler\
+                PROC
+                EXPORT  UsageFault_Handler        [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler               [WEAK]
+                B       .
+                ENDP
+DebugMon_Handler\
+                PROC
+                EXPORT  DebugMon_Handler          [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler            [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler           [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WDT_IRQHandler            [WEAK]
+                EXPORT  RTC_IRQHandler            [WEAK]
+                EXPORT  TIM0_IRQHandler           [WEAK]
+                EXPORT  TIM2_IRQHandler           [WEAK]
+                EXPORT  MCIA_IRQHandler           [WEAK]
+                EXPORT  MCIB_IRQHandler           [WEAK]
+                EXPORT  UART0_IRQHandler          [WEAK]
+                EXPORT  UART1_IRQHandler          [WEAK]
+                EXPORT  UART2_IRQHandler          [WEAK]
+                EXPORT  UART3_IRQHandler          [WEAK]
+                EXPORT  UART4_IRQHandler          [WEAK]
+                EXPORT  AACI_IRQHandler           [WEAK]
+                EXPORT  CLCD_IRQHandler           [WEAK]
+                EXPORT  ENET_IRQHandler           [WEAK]
+                EXPORT  USBDC_IRQHandler          [WEAK]
+                EXPORT  USBHC_IRQHandler          [WEAK]
+                EXPORT  CHLCD_IRQHandler          [WEAK]
+                EXPORT  FLEXRAY_IRQHandler        [WEAK]
+                EXPORT  CAN_IRQHandler            [WEAK]
+                EXPORT  LIN_IRQHandler            [WEAK]
+                EXPORT  I2C_IRQHandler            [WEAK]
+                EXPORT  CPU_CLCD_IRQHandler       [WEAK]
+                EXPORT  SPI_IRQHandler            [WEAK]
+
+WDT_IRQHandler
+RTC_IRQHandler
+TIM0_IRQHandler
+TIM2_IRQHandler
+MCIA_IRQHandler
+MCIB_IRQHandler
+UART0_IRQHandler
+UART1_IRQHandler
+UART2_IRQHandler
+UART3_IRQHandler
+UART4_IRQHandler
+AACI_IRQHandler
+CLCD_IRQHandler
+ENET_IRQHandler
+USBDC_IRQHandler
+USBHC_IRQHandler
+CHLCD_IRQHandler
+FLEXRAY_IRQHandler
+CAN_IRQHandler
+LIN_IRQHandler
+I2C_IRQHandler
+CPU_CLCD_IRQHandler
+SPI_IRQHandler
+                B       .
+
+                ENDP
+
+
+                ALIGN
+
+
+; User Initial Stack & Heap
+
+                IF      :DEF:__MICROLIB
+
+                EXPORT  __initial_sp
+                EXPORT  __heap_base
+                EXPORT  __heap_limit
+
+                ELSE
+
+                IMPORT  __use_two_region_memory
+                EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap PROC
+                LDR     R0, =  Heap_Mem
+                LDR     R1, =(Stack_Mem + Stack_Size)
+                LDR     R2, = (Heap_Mem +  Heap_Size)
+                LDR     R3, = Stack_Mem
+                BX      LR
+                ENDP
+
+                ALIGN
+
+                ENDIF
+
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM7_SP/system_ARMCM7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM7_SP/system_ARMCM7.c
new file mode 100644
index 0000000..65bfaca
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/Device/ARMCM7_SP/system_ARMCM7.c
@@ -0,0 +1,85 @@
+/**************************************************************************//**
+ * @file     system_ARMCM7.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM7 Device Series
+ * @version  V5.00
+ * @date     08. April 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM7)
+  #include "ARMCM7.h"
+#elif defined (ARMCM7_SP)
+  #include "ARMCM7_SP.h"
+#elif defined (ARMCM7_DP)
+  #include "ARMCM7_DP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000U)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5 * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1)
+  SCB->CPACR |= ((3U << 10*2) |           /* set CP10 Full Access */
+                 (3U << 11*2)  );         /* set CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/_ARMCM0/RTE_Components.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/_ARMCM0/RTE_Components.h
new file mode 100644
index 0000000..0c062ad
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/_ARMCM0/RTE_Components.h
@@ -0,0 +1,24 @@
+
+/*
+ * Auto generated Run-Time-Environment Component Configuration File
+ *      *** Do not modify ! ***
+ *
+ * Project: 'arm_nnexamples_cifar10' 
+ * Target:  'ARMCM0' 
+ */
+
+#ifndef RTE_COMPONENTS_H
+#define RTE_COMPONENTS_H
+
+
+/*
+ * Define the Device Header File: 
+ */
+#define CMSIS_device_header "ARMCM0.h"
+
+#define RTE_Compiler_EventRecorder
+          #define RTE_Compiler_EventRecorder_DAP
+#define RTE_Compiler_IO_STDOUT          /* Compiler I/O: STDOUT */
+          #define RTE_Compiler_IO_STDOUT_EVR      /* Compiler I/O: STDOUT EVR */
+
+#endif /* RTE_COMPONENTS_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/_ARMCM3/RTE_Components.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/_ARMCM3/RTE_Components.h
new file mode 100644
index 0000000..62755a7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/_ARMCM3/RTE_Components.h
@@ -0,0 +1,22 @@
+
+/*
+ * Auto generated Run-Time-Environment Component Configuration File
+ *      *** Do not modify ! ***
+ *
+ * Project: 'arm_nnexamples_cifar10' 
+ * Target:  'ARMCM3' 
+ */
+
+#ifndef RTE_COMPONENTS_H
+#define RTE_COMPONENTS_H
+
+
+/*
+ * Define the Device Header File: 
+ */
+#define CMSIS_device_header "ARMCM3.h"
+
+#define RTE_Compiler_IO_STDOUT          /* Compiler I/O: STDOUT */
+          #define RTE_Compiler_IO_STDOUT_ITM      /* Compiler I/O: STDOUT ITM */
+
+#endif /* RTE_COMPONENTS_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/_ARMCM4_FP/RTE_Components.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/_ARMCM4_FP/RTE_Components.h
new file mode 100644
index 0000000..835cb37
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/_ARMCM4_FP/RTE_Components.h
@@ -0,0 +1,22 @@
+
+/*
+ * Auto generated Run-Time-Environment Component Configuration File
+ *      *** Do not modify ! ***
+ *
+ * Project: 'arm_nnexamples_cifar10' 
+ * Target:  'ARMCM4_FP' 
+ */
+
+#ifndef RTE_COMPONENTS_H
+#define RTE_COMPONENTS_H
+
+
+/*
+ * Define the Device Header File: 
+ */
+#define CMSIS_device_header "ARMCM4_FP.h"
+
+#define RTE_Compiler_IO_STDOUT          /* Compiler I/O: STDOUT */
+          #define RTE_Compiler_IO_STDOUT_ITM      /* Compiler I/O: STDOUT ITM */
+
+#endif /* RTE_COMPONENTS_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/_ARMCM7_SP/RTE_Components.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/_ARMCM7_SP/RTE_Components.h
new file mode 100644
index 0000000..d275f41
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/RTE/_ARMCM7_SP/RTE_Components.h
@@ -0,0 +1,22 @@
+
+/*
+ * Auto generated Run-Time-Environment Component Configuration File
+ *      *** Do not modify ! ***
+ *
+ * Project: 'arm_nnexamples_cifar10' 
+ * Target:  'ARMCM7_SP' 
+ */
+
+#ifndef RTE_COMPONENTS_H
+#define RTE_COMPONENTS_H
+
+
+/*
+ * Define the Device Header File: 
+ */
+#define CMSIS_device_header "ARMCM7_SP.h"
+
+#define RTE_Compiler_IO_STDOUT          /* Compiler I/O: STDOUT */
+          #define RTE_Compiler_IO_STDOUT_ITM      /* Compiler I/O: STDOUT ITM */
+
+#endif /* RTE_COMPONENTS_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/arm_nnexamples_cifar10.cpp b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/arm_nnexamples_cifar10.cpp
new file mode 100644
index 0000000..471899c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/arm_nnexamples_cifar10.cpp
@@ -0,0 +1,196 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2018 Arm Limited. All rights reserved.
+*
+*
+* Project:       CMSIS NN Library
+* Title:         arm_nnexamples_cifar10.cpp
+*
+* Description:   Convolutional Neural Network Example
+*
+* Target Processor: Cortex-M4/Cortex-M7
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of Arm LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+* -------------------------------------------------------------------- */
+
+/**
+ * @ingroup groupExamples
+ */
+
+/**
+ * @defgroup CNNExample Convolutional Neural Network Example
+ *
+ * \par Description:
+ * \par
+ * Demonstrates a convolutional neural network (CNN) example with the use of convolution,
+ * ReLU activation, pooling and fully-connected functions.
+ *
+ * \par Model definition:
+ * \par
+ * The CNN used in this example is based on CIFAR-10 example from Caffe [1]. 
+ * The neural network consists
+ * of 3 convolution layers interspersed by ReLU activation and max pooling layers, followed by a 
+ * fully-connected layer at the end. The input to the network is a 32x32 pixel color image, which will 
+ * be classified into one of the 10 output classes. 
+ * This example model implementation needs 32.3 KB to store weights, 40 KB for activations and 
+ * 3.1 KB for storing the \c im2col data.
+ *
+ * \image html CIFAR10_CNN.gif "Neural Network model definition"
+ *
+ * \par Variables Description:
+ * \par
+ * \li \c conv1_wt, \c conv2_wt, \c conv3_wt are convolution layer weight matrices
+ * \li \c conv1_bias, \c conv2_bias, \c conv3_bias are convolution layer bias arrays
+ * \li \c ip1_wt, ip1_bias point to fully-connected layer weights and biases
+ * \li \c input_data points to the input image data
+ * \li \c output_data points to the classification output
+ * \li \c col_buffer is a buffer to store the \c im2col output
+ * \li \c scratch_buffer is used to store the activation data (intermediate layer outputs)
+ *
+ * \par CMSIS DSP Software Library Functions Used:
+ * \par
+ * - arm_convolve_HWC_q7_RGB()
+ * - arm_convolve_HWC_q7_fast()
+ * - arm_relu_q7()
+ * - arm_maxpool_q7_HWC()
+ * - arm_avepool_q7_HWC()
+ * - arm_fully_connected_q7_opt()
+ * - arm_fully_connected_q7()
+ *
+ * <b> Refer  </b>
+ * \link arm_nnexamples_cifar10.cpp \endlink
+ *
+ * \par [1] https://github.com/BVLC/caffe
+ */
+
+#include <stdint.h>
+#include <stdio.h>
+#include "arm_math.h"
+#include "arm_nnexamples_cifar10_parameter.h"
+#include "arm_nnexamples_cifar10_weights.h"
+
+#include "arm_nnfunctions.h"
+#include "arm_nnexamples_cifar10_inputs.h"
+
+#ifdef _RTE_
+#include "RTE_Components.h"
+#ifdef RTE_Compiler_EventRecorder
+#include "EventRecorder.h"
+#endif
+#endif
+
+// include the input and weights
+
+static q7_t conv1_wt[CONV1_IM_CH * CONV1_KER_DIM * CONV1_KER_DIM * CONV1_OUT_CH] = CONV1_WT;
+static q7_t conv1_bias[CONV1_OUT_CH] = CONV1_BIAS;
+
+static q7_t conv2_wt[CONV2_IM_CH * CONV2_KER_DIM * CONV2_KER_DIM * CONV2_OUT_CH] = CONV2_WT;
+static q7_t conv2_bias[CONV2_OUT_CH] = CONV2_BIAS;
+
+static q7_t conv3_wt[CONV3_IM_CH * CONV3_KER_DIM * CONV3_KER_DIM * CONV3_OUT_CH] = CONV3_WT;
+static q7_t conv3_bias[CONV3_OUT_CH] = CONV3_BIAS;
+
+static q7_t ip1_wt[IP1_DIM * IP1_OUT] = IP1_WT;
+static q7_t ip1_bias[IP1_OUT] = IP1_BIAS;
+
+/* Here the image_data should be the raw uint8 type RGB image in [RGB, RGB, RGB ... RGB] format */
+uint8_t   image_data[CONV1_IM_CH * CONV1_IM_DIM * CONV1_IM_DIM] = IMG_DATA;
+q7_t      output_data[IP1_OUT];
+
+//vector buffer: max(im2col buffer,average pool buffer, fully connected buffer)
+q7_t      col_buffer[2 * 5 * 5 * 32 * 2];
+
+q7_t      scratch_buffer[32 * 32 * 10 * 4];
+
+int main()
+{
+  #ifdef RTE_Compiler_EventRecorder
+  EventRecorderInitialize (EventRecordAll, 1);  // initialize and start Event Recorder
+  #endif
+
+  printf("start execution\n");
+  /* start the execution */
+
+  q7_t     *img_buffer1 = scratch_buffer;
+  q7_t     *img_buffer2 = img_buffer1 + 32 * 32 * 32;
+
+  /* input pre-processing */
+  int mean_data[3] = INPUT_MEAN_SHIFT;
+  unsigned int scale_data[3] = INPUT_RIGHT_SHIFT;
+  for (int i=0;i<32*32*3; i+=3) {
+    img_buffer2[i] =   (q7_t)__SSAT( ((((int)image_data[i]   - mean_data[0])<<7) + (0x1<<(scale_data[0]-1)))
+                             >> scale_data[0], 8);
+    img_buffer2[i+1] = (q7_t)__SSAT( ((((int)image_data[i+1] - mean_data[1])<<7) + (0x1<<(scale_data[1]-1)))
+                             >> scale_data[1], 8);
+    img_buffer2[i+2] = (q7_t)__SSAT( ((((int)image_data[i+2] - mean_data[2])<<7) + (0x1<<(scale_data[2]-1)))
+                             >> scale_data[2], 8);
+  }
+  
+  // conv1 img_buffer2 -> img_buffer1
+  arm_convolve_HWC_q7_RGB(img_buffer2, CONV1_IM_DIM, CONV1_IM_CH, conv1_wt, CONV1_OUT_CH, CONV1_KER_DIM, CONV1_PADDING,
+                          CONV1_STRIDE, conv1_bias, CONV1_BIAS_LSHIFT, CONV1_OUT_RSHIFT, img_buffer1, CONV1_OUT_DIM,
+                          (q15_t *) col_buffer, NULL);
+
+  arm_relu_q7(img_buffer1, CONV1_OUT_DIM * CONV1_OUT_DIM * CONV1_OUT_CH);
+
+  // pool1 img_buffer1 -> img_buffer2
+  arm_maxpool_q7_HWC(img_buffer1, CONV1_OUT_DIM, CONV1_OUT_CH, POOL1_KER_DIM,
+                     POOL1_PADDING, POOL1_STRIDE, POOL1_OUT_DIM, NULL, img_buffer2);
+
+  // conv2 img_buffer2 -> img_buffer1
+  arm_convolve_HWC_q7_fast(img_buffer2, CONV2_IM_DIM, CONV2_IM_CH, conv2_wt, CONV2_OUT_CH, CONV2_KER_DIM,
+                           CONV2_PADDING, CONV2_STRIDE, conv2_bias, CONV2_BIAS_LSHIFT, CONV2_OUT_RSHIFT, img_buffer1,
+                           CONV2_OUT_DIM, (q15_t *) col_buffer, NULL);
+
+  arm_relu_q7(img_buffer1, CONV2_OUT_DIM * CONV2_OUT_DIM * CONV2_OUT_CH);
+
+  // pool2 img_buffer1 -> img_buffer2
+  arm_maxpool_q7_HWC(img_buffer1, CONV2_OUT_DIM, CONV2_OUT_CH, POOL2_KER_DIM,
+                     POOL2_PADDING, POOL2_STRIDE, POOL2_OUT_DIM, col_buffer, img_buffer2);
+
+// conv3 img_buffer2 -> img_buffer1
+  arm_convolve_HWC_q7_fast(img_buffer2, CONV3_IM_DIM, CONV3_IM_CH, conv3_wt, CONV3_OUT_CH, CONV3_KER_DIM,
+                           CONV3_PADDING, CONV3_STRIDE, conv3_bias, CONV3_BIAS_LSHIFT, CONV3_OUT_RSHIFT, img_buffer1,
+                           CONV3_OUT_DIM, (q15_t *) col_buffer, NULL);
+
+  arm_relu_q7(img_buffer1, CONV3_OUT_DIM * CONV3_OUT_DIM * CONV3_OUT_CH);
+
+  // pool3 img_buffer-> img_buffer2
+  arm_maxpool_q7_HWC(img_buffer1, CONV3_OUT_DIM, CONV3_OUT_CH, POOL3_KER_DIM,
+                     POOL3_PADDING, POOL3_STRIDE, POOL3_OUT_DIM, col_buffer, img_buffer2);
+
+  arm_fully_connected_q7_opt(img_buffer2, ip1_wt, IP1_DIM, IP1_OUT, IP1_BIAS_LSHIFT, IP1_OUT_RSHIFT, ip1_bias,
+                             output_data, (q15_t *) img_buffer1);
+
+  arm_softmax_q7(output_data, 10, output_data);
+
+  for (int i = 0; i < 10; i++)
+  {
+      printf("%d: %d\n", i, output_data[i]);
+  }
+
+  return 0;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/arm_nnexamples_cifar10_inputs.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/arm_nnexamples_cifar10_inputs.h
new file mode 100644
index 0000000..c600c5a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/arm_nnexamples_cifar10_inputs.h
@@ -0,0 +1,6 @@
+/* Here are two different test images */
+
+//#define IMG_DATA {158,112,49,159,111,47,165,116,51,166,118,53,160,112,46,156,109,41,162,115,47,159,113,45,158,111,44,159,113,41,161,116,41,160,111,52,161,111,49,166,117,41,169,117,45,170,119,44,167,117,40,162,113,38,160,111,39,160,112,43,156,109,44,149,107,45,150,107,45,148,106,43,149,107,44,143,101,39,140,98,43,141,97,41,143,97,38,137,95,36,126,91,36,116,85,33,152,112,51,151,110,40,159,114,45,166,116,56,162,112,49,160,113,43,164,117,47,162,114,45,163,116,46,156,110,38,155,111,41,159,110,54,163,113,52,170,119,41,171,117,40,171,115,33,169,115,30,160,111,33,154,112,41,151,115,50,145,110,53,139,104,55,140,102,52,141,100,48,149,105,50,147,102,46,145,102,45,142,97,38,143,98,34,136,95,31,125,91,32,119,88,34,151,110,47,151,109,33,158,111,36,167,111,48,160,106,42,163,115,44,165,117,45,165,117,45,163,115,43,162,115,43,158,114,48,157,109,57,161,111,51,166,115,38,167,114,37,169,113,35,170,116,39,159,114,47,145,111,54,121,96,49,110,90,52,98,78,50,101,77,47,114,85,50,120,86,48,134,96,55,143,103,51,140,99,39,142,99,35,139,98,34,130,95,34,120,89,33,155,107,40,155,110,32,160,109,31,174,112,44,167,110,43,167,117,46,169,120,48,169,119,48,165,115,44,165,117,45,167,123,57,191,146,95,177,130,75,157,111,41,162,115,47,164,114,54,158,112,58,149,111,67,104,80,47,103,87,65,98,90,76,92,90,84,80,75,66,74,63,50,86,70,52,83,62,39,113,85,45,132,98,46,140,102,43,140,101,39,136,99,39,127,94,36,155,107,41,156,114,48,161,115,49,170,114,47,169,114,43,163,113,40,169,120,47,166,116,44,164,113,41,164,116,42,173,128,59,246,214,164,195,156,107,151,114,56,146,111,60,142,108,71,111,80,50,78,53,31,85,69,56,113,103,98,112,110,111,106,114,118,97,102,105,93,94,93,74,72,67,84,78,70,85,73,47,105,83,45,128,96,48,138,101,46,133,94,36,129,93,36,148,109,54,133,104,64,130,100,57,147,112,53,161,115,44,165,113,39,167,116,41,167,115,41,163,111,37,165,116,39,163,118,42,180,138,85,157,122,78,128,102,58,97,75,43,66,50,31,69,58,43,66,56,45,89,83,76,118,113,110,122,121,120,119,122,122,114,116,116,94,96,96,99,100,97,91,91,86,58,58,47,67,58,37,108,84,49,140,105,58,138,98,44,134,95,40,127,100,57,109,95,80,47,37,17,88,74,28,153,117,48,170,118,43,168,115,40,170,118,43,169,117,42,166,116,37,164,120,39,147,107,52,129,98,59,127,108,75,100,87,70,68,67,57,78,83,72,72,75,64,83,84,74,132,130,121,146,142,132,124,118,108,105,99,90,107,102,94,115,111,103,85,83,77,63,71,69,46,47,39,79,61,36,132,98,58,141,99,48,134,93,39,131,115,90,99,96,92,42,43,38,70,64,41,143,111,56,167,117,42,165,114,36,168,116,39,171,119,49,161,113,51,140,109,51,120,94,49,130,110,77,144,131,107,116,106,93,88,87,79,91,95,88,85,88,82,77,77,69,124,118,107,163,153,140,136,124,112,102,93,81,106,98,88,100,93,84,85,81,74,54,60,58,49,53,49,57,47,32,107,83,50,138,103,51,136,97,39,170,161,144,103,105,105,54,58,59,124,121,113,153,124,82,161,113,43,163,117,41,166,122,50,165,121,66,174,135,95,113,89,59,125,105,78,157,141,121,156,143,128,121,111,101,86,80,74,82,81,77,84,85,82,80,78,73,81,71,61,138,125,112,146,135,123,113,103,93,87,79,70,83,77,69,86,82,76,71,73,67,56,57,53,40,35,27,74,59,35,133,106,59,137,103,45,180,176,163,134,139,143,94,100,105,154,154,149,174,149,112,158,116,51,156,116,47,153,118,60,207,180,146,237,214,198,207,180,166,156,131,119,174,153,145,148,131,125,125,110,107,93,85,79,86,84,79,74,74,71,59,57,53,76,68,58,137,125,112,143,133,122,133,124,114,106,98,89,86,81,74,87,85,78,84,85,78,75,76,71,50,49,43,40,30,15,95,75,44,132,103,57,183,183,175,108,116,122,142,151,158,165,169,168,177,156,122,155,112,50,159,118,51,122,89,47,213,197,179,237,224,226,220,191,188,164,135,131,183,159,155,156,137,132,125,108,104,120,111,104,78,76,69,80,80,77,45,44,40,91,85,77,175,165,154,157,147,137,155,147,138,107,100,92,87,83,77,103,102,96,88,88,79,78,79,73,59,59,59,41,36,33,59,46,31,104,81,46,188,191,189,100,108,116,135,144,153,170,175,178,187,167,136,166,120,59,173,123,55,134,93,44,117,95,80,194,182,188,199,171,164,170,142,133,185,161,151,189,171,159,134,119,106,117,107,95,102,98,89,84,84,79,38,38,34,125,121,113,210,201,192,160,152,142,146,139,130,93,89,82,83,80,75,94,93,88,104,104,94,85,87,81,73,75,78,55,53,55,62,55,48,76,56,26,189,194,194,90,96,105,127,134,144,175,180,185,174,156,133,166,123,68,178,123,53,159,109,47,97,68,44,168,154,152,168,144,126,137,114,94,186,166,148,216,202,183,160,149,129,123,113,98,120,114,105,115,114,109,50,50,47,150,147,140,194,187,178,155,149,140,123,118,111,91,88,83,84,83,79,84,84,80,95,95,85,86,87,81,84,87,89,73,73,73,79,74,64,73,55,24,189,192,193,93,95,103,152,154,163,185,188,192,119,110,98,136,106,66,173,124,58,167,116,50,103,72,39,147,132,120,145,125,103,167,149,127,189,174,155,226,216,200,180,172,157,141,131,117,126,117,107,117,114,109,71,71,68,154,152,147,186,181,174,149,144,136,114,110,104,87,85,80,80,80,76,72,73,70,80,80,72,99,100,94,100,101,99,90,88,81,97,89,69,94,73,34,194,196,196,108,107,112,168,167,172,186,186,188,105,109,109,99,89,67,156,119,62,167,122,55,100,74,34,115,106,88,138,123,103,198,185,169,190,180,169,172,165,159,145,140,140,154,143,134,146,136,125,103,100,95,71,71,70,152,152,149,179,175,170,137,133,127,130,128,122,110,109,105,85,86,83,91,93,91,95,96,90,109,110,104,115,116,111,100,96,80,97,85,53,117,95,47,197,197,197,132,129,136,172,167,174,184,178,181,130,137,142,78,83,77,140,120,88,155,125,77,115,94,52,130,120,93,143,131,116,230,221,211,242,236,230,145,138,137,135,130,130,131,121,112,121,112,101,108,104,95,95,88,75,144,134,118,168,159,146,152,147,138,112,108,101,87,85,80,71,72,68,87,88,87,105,104,99,112,109,99,120,110,93,103,86,54,121,96,48,136,104,48,203,203,204,146,146,160,168,164,178,191,182,188,168,170,172,78,86,90,126,125,126,138,126,113,138,121,82,96,80,37,154,143,133,173,163,155,162,152,141,140,132,117,113,106,88,113,106,90,101,101,92,105,101,87,112,90,58,171,143,104,156,138,109,148,141,126,135,130,118,109,105,97,78,76,72,79,79,77,94,93,94,101,91,82,107,83,55,125,88,45,151,108,55,144,104,46,214,215,215,163,166,180,164,167,184,183,184,194,176,182,186,94,102,105,96,96,102,156,149,145,148,137,111,106,93,61,129,116,105,118,105,95,114,102,89,116,105,89,102,91,73,115,110,98,86,91,88,101,103,95,144,128,102,118,96,64,68,56,32,128,120,105,133,126,115,75,69,61,60,56,51,58,56,53,71,70,65,102,93,78,116,94,64,143,112,68,150,116,64,140,110,54,212,211,205,178,184,192,167,175,189,173,181,193,176,184,188,124,131,133,86,88,96,141,139,143,153,148,141,135,128,111,104,90,80,77,64,55,134,121,108,124,111,96,129,117,100,147,143,133,85,92,93,92,96,93,150,139,120,132,117,93,117,109,92,107,99,86,75,68,58,64,59,52,44,41,39,65,62,60,86,69,40,133,105,59,155,119,62,160,120,54,154,115,45,151,111,46,199,192,180,187,189,187,171,176,181,174,179,185,177,182,184,144,149,152,86,90,99,119,121,132,122,124,130,137,136,135,144,134,126,70,59,51,129,118,108,108,97,86,145,134,123,184,176,168,116,118,118,73,75,73,131,119,103,137,124,105,134,129,118,89,86,78,51,49,44,52,51,50,47,49,52,90,90,93,121,91,60,163,118,68,171,121,64,164,113,52,158,111,50,149,107,46,165,156,146,195,193,187,179,178,175,177,173,172,181,181,180,152,157,160,99,103,111,131,135,146,171,175,185,103,105,111,93,90,87,80,77,73,93,90,86,122,118,116,178,173,173,191,182,177,150,148,148,100,100,101,89,78,66,87,77,63,60,61,57,46,52,54,38,46,51,24,33,41,46,57,69,60,71,83,108,100,75,144,125,82,144,123,76,128,109,61,127,113,69,120,105,63,117,120,124,195,200,200,177,178,176,178,169,168,181,179,179,138,144,147,83,87,91,150,153,159,245,247,250,219,222,225,133,140,144,134,141,147,149,156,164,176,182,192,190,196,208,194,192,197,168,172,181,125,133,143,110,109,109,61,62,62,35,49,58,34,54,68,49,70,87,58,81,102,61,85,110,58,84,111,69,99,122,72,101,119,78,104,120,69,96,112,59,92,112,55,90,115,79,105,133,175,197,213,174,183,192,176,172,177,177,177,182,140,146,150,109,112,113,211,211,209,253,252,247,252,253,252,208,224,232,124,143,157,114,132,149,124,141,162,116,133,156,122,133,152,104,124,148,68,93,119,68,87,104,60,82,101,52,84,111,50,84,110,51,85,115,56,93,125,56,94,131,51,91,130,43,96,135,51,104,141,59,108,142,48,97,132,43,97,137,42,95,132,41,89,135,96,137,168,144,168,188,168,174,188,178,182,192,165,170,174,165,166,164,246,245,237,253,251,241,227,231,228,110,136,153,60,88,111,53,80,105,49,76,105,49,75,107,48,72,101,45,79,115,42,81,120,46,81,113,42,82,116,38,86,125,46,90,125,46,89,126,43,87,128,42,89,132,46,93,139,46,94,137,50,96,137,55,96,135,53,94,134,51,95,139,45,90,133,29,91,141,29,87,130,59,102,134,131,153,176,166,179,191,132,136,137,194,189,181,254,250,242,241,245,245,141,159,175,61,94,127,50,84,118,50,84,119,51,85,121,49,83,120,50,84,116,47,86,117,42,84,117,39,82,115,34,79,113,35,83,120,39,86,125,38,85,125,42,89,130,45,92,134,56,103,145,62,103,142,59,101,142,56,102,146,50,99,144,46,94,140,51,103,149,48,111,162,30,94,140,34,85,124,73,106,136,128,148,167,128,136,143,215,213,209,255,253,249,187,198,205,66,93,118,54,91,128,50,88,125,52,90,127,52,90,127,46,83,121,45,82,115,43,82,113,41,81,112,36,80,113,39,83,117,40,86,123,40,89,131,43,92,134,46,95,138,59,108,150,62,110,152,64,109,147,59,108,149,54,108,154,50,105,152,70,123,167,83,137,182,52,114,165,35,99,147,31,86,130,41,83,122,66,95,126,128,145,164,224,229,234,240,245,247,124,143,153,58,92,114,49,87,123,56,94,131,54,92,129,44,82,119,44,82,119,47,83,119,46,84,119,43,83,119,43,86,123,44,88,127,44,90,131,45,97,141,54,106,150,58,110,154,54,105,150,46,97,141,43,95,140,36,91,138,51,108,158,73,130,178,85,138,182,76,125,169,50,110,162,35,98,149,29,89,138,35,86,133,44,83,126,78,106,138,202,219,233,211,228,234,97,126,140,65,104,126,54,94,129,48,87,124,58,97,133,48,87,123,40,80,116,45,82,119,47,84,122,48,87,126,47,89,130,46,89,132,51,97,140,39,92,138,39,93,139,48,102,148,47,101,147,39,93,139,28,85,133,40,101,153,67,129,182,67,126,176,46,98,142,51,96,139,50,108,161,35,97,147,32,92,143,33,88,141,41,88,138,46,84,125,104,133,159,170,197,211,64,100,119,54,97,121,52,94,128,53,95,130,61,103,139,58,100,135,54,96,131,45,83,120,42,79,118,41,80,120,46,88,130,49,92,135,46,92,136,42,95,139,40,93,138,39,92,136,37,90,135,40,93,138,44,102,151,63,125,178,47,110,164,31,90,140,15,60,103,51,93,136,68,124,177,42,100,148,31,88,137,38,91,146,37,87,139,43,89,132,42,79,113,71,107,133,49,89,114,31,77,105,27,71,105,38,82,117,49,93,128,56,100,135,58,102,137,53,92,128,56,94,131,60,99,137,57,99,139,53,97,138,50,95,137,45,94,136,39,88,131,33,83,125,42,91,133,62,112,154,79,132,179,73,131,181,56,116,168,38,97,146,13,64,108,40,85,127,61,116,168,49,102,148,35,85,132,43,91,143,39,90,139,42,92,134,44,88,125,40,81,112,42,85,115,27,72,104,23,67,102,30,74,109,27,71,106,29,73,108,36,80,115,47,86,120,56,95,128,62,101,135,66,109,144,75,119,156,69,113,152,49,95,134,43,88,127,43,88,127,60,105,144,85,130,170,109,156,197,93,145,190,60,115,164,26,82,130,29,82,126,20,64,107,54,107,160,56,105,149,45,89,132,43,86,134,40,89,134,40,92,132,40,87,123,38,81,115,36,79,114,26,69,105,22,66,101,29,73,108,25,69,104,29,73,108,19,63,98,18,58,89,32,70,100,47,87,118,61,104,137,74,119,152,66,111,145,53,96,131,52,95,130,45,87,123,67,109,145,89,131,167,105,146,182,89,135,175,48,99,145,24,77,124,34,84,129,21,67,110}
+
+
+#define IMG_DATA {235,235,235,231,231,231,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,233,233,233,233,233,233,233,233,233,233,233,233,233,233,233,233,232,233,233,231,233,232,231,233,231,233,233,230,233,232,232,232,234,232,231,234,232,232,232,233,233,230,232,233,231,233,233,233,232,232,232,232,232,232,232,232,232,233,233,233,233,233,233,232,232,232,238,238,238,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,236,236,236,236,236,236,236,236,236,236,236,236,236,236,236,236,236,236,237,234,233,236,234,233,236,236,234,234,236,234,234,235,237,234,234,238,235,236,237,236,236,235,236,236,234,236,236,236,235,235,235,235,235,235,235,235,235,236,236,236,236,236,236,235,235,235,237,237,237,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,235,235,235,235,234,234,236,233,231,236,234,231,235,235,234,234,235,236,227,230,233,231,235,238,231,233,235,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,235,235,235,235,235,235,234,234,234,238,238,238,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,235,235,235,235,235,234,233,233,230,232,232,231,228,230,232,223,226,231,186,192,197,209,216,219,207,210,213,228,228,230,236,235,235,234,234,234,234,234,234,234,234,234,234,234,234,235,235,235,235,235,235,235,235,235,237,237,237,234,234,234,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,234,234,234,234,234,234,235,235,235,235,235,235,234,234,234,234,234,234,235,235,235,235,235,235,236,238,236,233,237,237,219,225,230,203,210,219,163,172,179,195,205,208,214,218,221,230,229,232,237,235,237,235,235,235,235,235,235,235,235,235,235,236,236,236,236,236,236,236,236,236,236,236,239,239,238,236,235,235,236,235,235,236,235,235,236,235,235,236,235,235,235,236,235,235,235,235,234,234,234,235,235,235,237,236,236,237,236,236,234,235,236,232,233,234,235,237,237,229,231,232,208,216,218,194,205,210,185,198,207,174,188,200,165,179,189,184,196,202,207,215,220,226,228,232,236,235,237,236,236,235,236,236,235,236,236,235,236,236,236,237,237,237,237,237,237,237,237,237,228,229,229,228,227,228,232,230,231,231,228,230,234,232,233,237,236,236,237,237,235,236,237,235,237,235,236,237,235,236,239,236,237,239,237,238,225,229,230,224,228,229,233,237,238,221,226,228,183,197,204,161,180,190,159,180,191,154,176,190,144,163,177,143,159,171,156,169,177,198,206,211,233,238,239,236,237,234,235,236,233,235,235,235,235,236,236,236,238,237,237,237,237,239,237,238,212,220,222,224,230,233,230,234,238,227,232,234,229,234,234,234,237,236,237,238,235,238,237,236,239,237,238,239,237,238,239,236,237,240,238,239,201,204,203,219,222,221,233,236,235,214,218,218,193,204,210,185,201,210,184,201,211,173,191,203,165,182,196,159,174,187,162,176,185,186,199,204,229,239,240,234,239,238,233,238,237,233,238,238,234,239,238,236,239,238,237,239,238,238,238,238,216,234,241,221,236,243,225,238,246,225,239,243,227,240,240,231,238,237,236,237,235,238,236,235,238,236,237,238,236,237,237,237,237,239,239,239,197,198,196,220,221,218,233,234,231,230,231,229,209,213,217,209,216,222,219,228,235,208,218,227,209,221,234,210,224,235,217,233,240,218,235,241,225,240,243,228,238,240,228,239,240,230,240,240,230,240,239,235,240,239,237,240,239,238,238,238,118,140,149,119,138,148,124,142,153,136,155,161,172,188,191,225,234,233,235,236,233,237,234,232,236,233,234,235,235,235,235,237,236,233,237,235,214,216,214,226,228,226,232,234,232,236,237,236,228,230,232,227,230,235,231,236,241,225,232,239,225,237,247,217,233,243,201,219,226,185,204,211,172,189,195,167,179,186,167,180,185,186,199,201,223,235,235,235,241,239,236,240,239,238,240,239,109,130,141,103,121,133,108,125,137,111,127,137,146,159,165,222,229,231,227,228,225,229,226,224,236,232,233,234,234,234,231,236,234,230,237,235,229,234,235,231,235,236,232,237,238,230,235,236,231,236,238,231,237,240,229,237,241,223,232,238,191,206,213,164,184,191,146,165,172,137,156,163,134,149,159,128,140,153,121,133,143,149,162,166,216,228,229,234,241,239,235,240,238,237,240,239,195,212,224,188,202,215,199,211,224,200,211,223,209,217,227,223,227,231,213,213,211,211,209,206,216,213,214,220,222,222,219,226,225,210,221,219,209,219,223,211,221,225,216,225,230,220,229,233,225,234,237,226,236,239,225,237,241,218,231,237,183,204,208,175,198,203,181,200,207,178,194,202,186,197,211,170,178,196,142,151,164,185,195,202,219,230,233,231,240,238,234,241,239,236,240,239,193,207,222,191,202,217,202,211,224,214,217,234,223,225,241,214,219,227,203,208,208,171,174,174,177,180,183,207,213,214,174,184,188,98,112,121,93,114,126,101,121,132,111,129,139,122,138,147,137,152,161,153,167,174,202,216,220,223,236,237,218,232,235,220,233,238,223,234,240,217,226,233,221,228,237,212,219,229,196,203,212,222,230,237,219,227,234,221,230,233,232,239,242,235,241,242,113,130,152,111,125,147,113,125,141,125,131,151,138,145,165,170,182,193,191,201,205,190,199,204,208,219,226,216,230,234,158,172,183,54,71,92,45,70,91,49,73,91,53,73,90,66,84,98,102,114,129,159,168,179,221,227,233,234,239,241,233,237,241,227,231,237,223,228,233,207,211,217,202,208,212,211,218,220,212,219,223,199,206,214,179,186,196,188,197,205,211,221,227,221,231,234,61,81,108,69,86,114,63,79,100,68,85,102,123,141,155,139,155,164,151,157,164,195,200,207,214,228,234,206,223,228,163,180,190,103,121,138,95,112,131,101,117,135,138,151,168,181,192,207,207,212,223,221,222,232,219,219,227,205,203,212,183,186,195,158,166,174,147,154,163,131,138,147,125,133,140,130,139,144,136,146,152,133,142,151,128,137,147,138,153,160,182,197,203,197,212,216,40,53,77,58,70,94,85,98,116,127,144,153,132,151,156,96,107,110,119,115,118,163,158,161,173,180,182,184,194,197,182,194,198,181,193,200,183,194,202,198,209,217,218,228,236,200,210,217,174,181,186,159,165,172,145,150,159,132,136,149,116,125,138,98,111,123,94,106,118,99,111,123,105,118,128,107,121,130,122,135,145,138,151,161,150,164,174,157,174,184,188,206,213,185,203,208,13,15,35,26,29,47,134,140,151,206,216,220,138,150,150,118,123,123,141,133,134,172,162,162,181,181,180,207,209,211,220,224,225,228,234,233,224,234,232,230,241,240,226,238,238,176,189,190,144,159,163,138,154,162,142,158,170,145,163,177,154,171,187,149,165,182,149,165,182,154,171,187,157,174,189,160,177,191,173,190,204,187,204,217,190,207,218,178,196,208,165,183,193,157,175,183,5,5,24,58,62,79,200,207,217,225,232,239,197,205,212,199,207,211,212,212,218,226,224,229,229,230,237,233,236,246,232,238,245,230,238,239,209,221,220,223,238,239,221,238,241,210,228,234,198,217,228,180,200,214,193,216,230,188,213,229,189,212,231,194,214,234,192,212,232,184,204,224,172,193,212,171,191,209,161,181,197,144,165,179,136,156,169,131,146,161,128,143,158,138,154,165,39,45,71,145,155,179,190,204,222,186,196,216,184,197,217,192,211,229,194,211,230,194,208,227,194,206,227,191,203,228,192,207,228,190,207,221,177,193,207,180,198,215,154,176,193,147,169,188,145,161,184,156,171,195,146,163,186,113,133,156,114,137,161,132,157,180,126,150,173,111,135,158,92,115,138,91,112,135,93,114,133,94,116,131,105,125,140,121,133,151,129,141,158,129,142,156,122,135,161,162,179,207,143,160,194,137,154,189,131,152,187,128,152,190,127,150,192,130,150,193,131,150,192,128,147,190,127,147,189,129,149,189,129,149,188,124,145,186,104,126,163,100,122,154,102,120,154,118,134,170,112,128,163,94,109,145,94,112,148,94,117,153,87,112,144,83,103,136,80,97,130,83,103,134,93,111,139,101,117,141,108,121,144,115,125,146,121,133,148,130,144,156,73,87,109,76,90,113,77,90,122,80,93,127,84,98,134,87,102,142,87,102,147,90,105,150,94,111,152,102,119,160,107,124,165,113,131,172,115,137,181,118,136,186,118,132,180,120,133,175,115,136,172,110,133,168,106,127,163,100,119,155,95,109,148,85,101,139,79,97,132,80,92,127,80,94,129,77,100,133,80,100,129,82,98,122,92,104,126,113,119,138,125,135,146,136,149,156,13,25,41,3,11,25,9,16,35,18,26,48,18,26,52,21,25,56,20,25,58,22,30,61,26,36,62,34,43,70,42,51,77,48,59,87,52,69,106,60,75,121,66,77,126,70,79,126,71,87,127,72,88,126,67,81,120,60,72,112,55,67,106,53,68,104,53,69,103,57,69,102,57,71,105,57,78,110,72,89,115,87,100,119,104,113,128,120,124,136,130,136,141,137,146,149,36,46,55,11,16,20,8,13,19,32,44,53,36,45,58,22,25,41,8,11,30,3,8,24,1,4,17,0,2,15,0,2,15,0,4,20,6,13,42,5,18,56,1,19,60,3,23,62,13,29,71,24,38,81,21,33,77,21,31,76,21,38,78,22,44,79,30,50,83,39,58,90,57,70,101,85,90,118,113,115,138,123,123,138,116,115,125,122,123,128,134,139,137,153,160,158,35,41,45,26,27,26,13,19,18,27,41,41,71,81,84,70,70,76,49,50,57,27,31,37,15,15,21,5,5,11,2,2,7,0,0,7,17,17,35,57,64,91,31,50,78,10,36,62,4,30,60,4,30,62,7,30,63,14,35,69,25,43,74,41,55,83,62,71,99,86,97,123,122,124,146,144,131,149,132,120,135,114,105,114,117,111,116,132,134,133,146,152,146,172,179,175,16,15,17,13,10,9,4,10,8,3,12,11,45,44,46,65,52,57,54,43,47,36,33,35,18,18,20,4,4,7,2,2,4,0,1,3,7,8,15,118,117,134,161,158,179,131,128,148,112,112,131,105,105,125,105,103,124,109,105,127,118,107,126,138,115,133,154,126,144,151,126,141,127,106,116,105,86,91,106,94,97,120,116,116,129,130,129,142,147,144,164,172,165,184,194,190,40,40,35,12,10,7,0,3,3,0,4,4,12,6,7,30,12,17,32,12,17,21,10,12,7,6,7,2,1,3,2,1,2,3,2,3,0,0,2,68,58,64,182,128,146,205,130,148,196,127,144,194,123,141,195,119,137,187,113,129,172,110,122,150,96,106,123,75,83,103,66,69,95,71,70,104,93,88,122,118,113,129,132,126,132,141,135,152,162,158,171,182,176,185,197,194,69,77,64,26,29,21,1,1,1,1,1,2,4,1,0,12,2,5,18,3,9,12,2,5,4,1,2,2,0,0,2,0,0,4,0,1,1,1,1,32,12,11,153,45,59,203,47,68,195,46,67,191,48,69,179,50,67,155,49,59,119,42,49,91,38,42,81,48,46,94,77,71,117,110,102,125,126,116,125,128,120,129,135,128,144,153,147,162,176,171,173,187,183,184,198,196,83,94,82,47,52,43,1,1,1,2,1,2,2,0,0,5,1,2,7,1,5,4,0,2,1,0,0,1,0,0,1,0,0,3,0,0,1,2,0,27,3,2,142,25,38,205,32,54,198,25,46,169,25,43,121,25,36,85,29,34,74,41,39,85,66,56,102,92,82,121,113,105,128,124,115,122,126,115,121,127,118,132,139,131,147,157,150,165,179,174,176,191,187,186,201,199,92,102,93,54,60,50,6,7,3,3,2,1,2,2,0,1,3,1,1,3,3,1,2,2,1,1,1,1,0,0,1,0,0,1,1,1,0,3,2,15,1,0,102,19,28,157,31,47,117,17,23,74,13,12,56,27,22,74,58,55,99,90,81,115,115,99,122,126,111,124,124,112,123,123,113,125,130,119,128,135,126,136,145,137,148,159,151,162,176,171,177,192,188,188,202,201,87,99,89,43,51,37,19,23,11,11,12,4,8,10,2,5,11,4,2,10,4,2,7,2,3,4,1,3,4,1,3,4,1,2,3,2,0,6,6,4,5,2,42,13,13,71,21,24,53,27,25,57,50,41,80,77,62,113,98,82,132,113,101,134,126,113,123,126,112,116,125,111,120,128,115,131,138,126,139,148,137,143,154,145,156,168,161,169,184,179,182,197,193,188,202,201,82,96,82,46,57,36,36,44,22,31,35,17,27,30,15,22,28,15,17,26,13,16,23,12,18,21,12,19,21,13,20,22,14,19,23,15,19,27,20,23,31,21,37,40,27,64,55,45,87,70,67,104,88,81,116,102,85,128,112,88,139,121,105,131,122,110,117,122,107,115,127,112,123,133,119,131,139,127,139,149,138,148,160,151,159,172,164,174,189,183,185,200,196,187,202,200,85,101,83,62,75,48,58,67,38,55,61,37,51,56,35,47,53,33,46,53,34,48,55,38,49,55,40,51,56,41,53,58,44,55,62,46,59,67,45,68,71,48,81,84,59,104,96,74,116,103,83,127,109,92,133,116,97,127,121,97,127,127,107,118,124,106,114,125,108,122,131,117,129,136,123,136,145,133,141,152,141,149,162,153,158,171,163,168,183,178,180,195,191,186,200,199}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/arm_nnexamples_cifar10_parameter.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/arm_nnexamples_cifar10_parameter.h
new file mode 100644
index 0000000..09d0ca3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/arm_nnexamples_cifar10_parameter.h
@@ -0,0 +1,43 @@
+#define CONV1_IM_DIM 32
+#define CONV1_IM_CH 3
+#define CONV1_KER_DIM 5
+#define CONV1_PADDING 2
+#define CONV1_STRIDE 1
+#define CONV1_OUT_CH 32
+#define CONV1_OUT_DIM 32
+
+#define POOL1_KER_DIM 3
+#define POOL1_STRIDE 2
+#define POOL1_PADDING 0
+#define POOL1_OUT_DIM 16
+
+#define CONV2_IM_DIM 16
+#define CONV2_IM_CH 32
+#define CONV2_KER_DIM 5
+#define CONV2_PADDING 2
+#define CONV2_STRIDE 1
+#define CONV2_OUT_CH 16
+#define CONV2_OUT_DIM 16
+
+#define POOL2_KER_DIM 3
+#define POOL2_STRIDE 2
+#define POOL2_PADDING 0
+#define POOL2_OUT_DIM 8
+
+#define CONV3_IM_DIM 8
+#define CONV3_IM_CH 16
+#define CONV3_KER_DIM 5
+#define CONV3_PADDING 2
+#define CONV3_STRIDE 1
+#define CONV3_OUT_CH 32
+#define CONV3_OUT_DIM 8
+
+#define POOL3_KER_DIM 3
+#define POOL3_STRIDE 2
+#define POOL3_PADDING 0
+#define POOL3_OUT_DIM 4
+
+#define IP1_DIM 4*4*32
+#define IP1_IM_DIM 4
+#define IP1_IM_CH 32
+#define IP1_OUT 10
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/arm_nnexamples_cifar10_weights.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/arm_nnexamples_cifar10_weights.h
new file mode 100644
index 0000000..8d92d21
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/arm_nnexamples_cifar10_weights.h
@@ -0,0 +1,26 @@
+#define CONV1_WT {-9,-1,2,6,-4,6,4,-11,8,-9,-11,10,-12,5,15,11,-1,-1,33,-25,-18,47,-35,-23,25,-27,-5,0,-4,9,2,-5,0,34,-25,-21,55,-40,-33,34,-32,-16,5,-7,2,-21,16,14,-4,5,3,14,-10,-7,3,-10,-2,-8,5,8,-29,23,12,-25,15,8,-15,4,7,-16,5,8,-13,17,12,2,-4,-1,-1,-10,9,6,-4,21,11,0,12,-10,-9,-4,13,10,12,19,11,27,0,-5,11,-21,-26,-28,-7,3,-15,16,14,26,-22,-25,-8,-29,-24,-23,0,6,-13,13,25,0,-21,-18,-3,-21,-19,-13,11,14,4,13,18,-4,6,16,-1,-10,-14,-7,12,9,5,13,8,-4,9,10,-9,-4,7,-3,7,7,-12,7,3,0,-1,-7,2,-8,-5,9,-3,6,-4,7,-10,-25,7,-7,-7,10,2,14,-4,2,17,-9,5,-3,7,-10,-25,4,-10,-8,0,0,16,-7,11,25,-14,13,4,7,-12,-23,5,-16,-17,8,0,11,2,13,21,-11,9,-3,2,-9,-9,-3,-14,-11,1,-1,6,-6,6,14,-1,16,11,7,3,-14,21,6,-6,17,13,4,1,7,-3,-6,2,2,27,13,-5,18,0,-7,-6,-4,2,-24,-11,0,-18,-8,6,24,8,-14,11,-6,-8,-8,0,12,-22,-2,13,-15,-3,7,29,6,-16,10,-6,-4,-12,-7,11,-26,-14,3,-10,-8,0,16,5,-8,-5,-5,3,-15,-2,23,-17,-5,17,1,1,12,10,3,-5,-7,-18,-7,-3,-4,2,3,6,4,4,2,-7,17,20,12,-23,-27,-15,-3,3,6,5,15,6,-2,2,-5,22,22,11,-26,-30,-19,-6,-5,3,10,12,6,2,1,-3,20,14,4,-15,-26,-18,0,-9,1,14,8,6,1,-7,-9,8,11,6,-10,-13,-11,-4,-4,8,2,5,17,-9,0,11,-9,-11,21,6,13,39,-7,1,30,2,12,36,-11,-1,28,-2,-25,-6,6,-16,-6,-9,-34,-24,3,-17,-15,2,-20,-11,0,-13,-11,25,13,6,0,-15,-20,16,7,-11,7,-3,-10,-5,-2,-6,14,22,12,-16,-5,-12,7,23,7,-10,5,-2,-10,-1,-9,7,21,8,-19,-2,-13,2,21,3,-15,9,-2,-4,-2,-2,-12,2,13,-19,1,6,0,16,-1,5,8,-28,11,-2,-4,-10,-1,21,-30,-4,22,-8,14,9,11,14,-21,20,-9,-23,0,-4,19,-28,-9,31,-30,-1,12,3,14,-11,30,3,-24,3,-8,6,-22,-9,31,-29,2,26,-5,11,8,24,2,-36,24,3,-9,-6,-17,4,-8,-8,12,1,-1,5,3,-12,15,-6,-2,-1,0,15,-11,-18,6,-18,-10,6,3,6,-3,3,-12,13,-14,-1,43,-23,-3,52,-16,-11,28,-8,4,-6,5,-11,16,-6,-20,32,-28,-24,38,-31,-22,20,-16,5,-13,7,-2,5,3,-6,17,-10,-8,22,-13,-5,13,0,11,-16,14,-3,-14,6,3,-4,4,4,-2,2,-3,-9,5,2,1,-2,-10,-6,-3,-17,-2,1,-19,2,1,-14,8,11,14,3,7,1,-13,-13,2,-1,-3,-9,0,-5,-18,4,0,18,3,9,15,-10,-8,10,-12,-18,5,-3,-16,-10,0,-14,5,4,14,14,-1,10,16,-6,-2,14,-1,-12,8,2,-18,-13,-1,17,-2,2,24,-4,-3,17,8,-1,12,9,-6,-3,-2,-9,3,-2,-13,-1,-5,-17,-5,-7,-16,-7,-8,-14,-9,3,-9,-1,0,-13,-7,4,-9,-7,3,-6,-8,-2,-4,-7,5,-7,-4,1,-8,-11,10,6,-3,14,12,-1,6,10,-2,0,-12,-16,-3,-9,-19,0,1,-12,9,12,-2,1,10,-1,10,4,-8,6,3,-11,11,14,1,12,19,8,3,16,9,-7,-1,4,-11,-1,3,1,12,8,7,15,13,-5,-2,4,-7,-5,1,-8,-3,2,1,10,9,-1,8,9,-11,-9,-2,0,-1,6,-14,-13,-6,1,3,10,3,4,11,-1,-5,5,7,4,10,-14,-17,-10,-12,-13,-6,-11,-14,-6,1,-6,1,2,-1,1,-5,-7,-3,-2,-4,1,-11,-13,-9,-12,-16,-12,-2,-1,-2,-9,-5,-4,-7,-3,3,-1,-3,8,9,-2,1,8,11,13,5,14,17,1,10,17,-1,3,18,0,-6,0,-1,0,3,4,13,16,-1,8,14,-4,2,14,-16,-20,-14,-3,-3,0,13,21,25,5,11,14,-5,-2,9,1,-5,2,-6,-9,-14,-7,-4,-8,-10,-9,-13,-10,-12,-12,7,-1,-2,-5,2,-14,-5,3,-6,1,9,3,-8,3,-1,-9,2,0,-12,-4,-21,6,17,8,17,28,22,-5,6,2,-15,-8,-7,8,21,-3,2,20,-5,-1,16,-8,7,17,3,0,6,1,11,26,0,-22,-4,-33,-36,-16,-40,-2,14,1,2,10,5,1,17,-10,-16,3,-22,-22,-1,-14,-9,10,6,-7,7,7,10,-8,5,-3,-4,-1,-7,-7,-7,1,0,-2,-7,11,9,5,-2,2,12,14,16,12,7,2,0,-9,-23,-14,-8,-23,-1,-11,-14,-7,-9,-7,14,11,7,44,35,19,34,38,12,1,3,9,-6,-4,8,-32,-28,-19,-41,-45,-37,-14,-17,-17,-7,4,-3,-5,8,8,3,16,21,8,14,24,-3,-5,6,-11,-15,-18,-8,-12,-12,-6,-14,-8,9,-6,1,16,3,11,3,3,-8,-5,0,-6,-13,-13,-13,-6,-15,-15,6,-5,-4,9,16,5,1,14,5,-4,7,-1,-12,-11,-18,0,-6,-12,5,14,0,-1,13,2,2,18,6,-9,-4,-16,0,-3,-17,4,12,0,-1,13,2,0,16,6,-6,1,-9,-5,-8,-19,18,-1,-4,16,-2,-6,18,-1,-4,9,-4,1,-12,-13,-4,9,-3,-9,6,-4,-14,15,5,-2,-5,-5,-1,-20,-9,-3,16,2,-5,12,3,-7,15,7,1,-12,-7,-2,-15,-2,2,18,7,-1,10,2,-5,-1,-8,-8,-18,-15,-7,-2,7,9,-15,-15,-17,-7,-6,-7,-12,-12,-6,-17,-12,-6,9,14,12,13,7,6,3,-3,2,-6,-7,1,-7,-4,3,-11,-12,-6,12,11,6,-4,-3,-2,-15,-12,-4,-7,-4,3,-9,-9,-4,15,17,12,-3,1,2,-18,-13,-6,4,5,10,6,1,5,9,14,8,-6,1,3,-21,-15,-7,-2,-1,5,4,-1,2,4,17,14,-4,4,9,-24,-20,-11,-7,-7,3,-2,-6,1,5,9,-10,6,9,-12,12,11,-7,4,1,-15,11,9,-6,25,15,5,21,13,5,23,14,7,13,2,-3,17,10,6,-1,-10,-2,-20,-21,-14,-11,-11,-2,-11,-12,-3,-16,-15,-3,-4,-14,6,-16,-19,-1,-3,-2,13,-1,-3,12,-6,-10,8,0,-5,10,-11,-10,4,-4,-1,8,-11,-5,3,-6,-1,8,-8,-15,0,-3,0,9,4,11,14,-3,3,4,-15,-9,-6,-12,-14,-1,-18,-8,-1,-26,-12,-8,-28,-12,-9,-30,-13,-8,10,-1,-6,15,17,5,11,22,8,15,24,8,17,25,12,10,-5,-9,4,4,-5,1,10,1,2,4,-8,6,7,-7,5,-10,-6,-1,-5,-3,3,8,10,1,4,-2,-1,0,-8,2,-8,3,0,-6,9,1,-2,-8,6,1,-3,1,-10,6,5,-6,7,-8,-12,0,11,17,-4,-7,-1,-12,1,-2,9,11,2,17,-35,-32,-21,38,52,20,-27,-17,-30,4,2,17,18,10,19,-44,-34,-34,43,59,28,-25,-17,-31,6,0,16,10,4,18,-31,-27,-22,27,31,16,-10,-9,-16,3,-6,6,-2,-11,15,10,0,14,-2,-8,-8,0,-7,-7,13,0,11,2,-7,3,10,4,3,0,-2,-14,-1,-1,-16,-1,3,-6,8,-4,3,12,4,2,4,1,-17,7,10,-8,0,10,-2,-3,-15,0,10,4,8,-10,-13,-24,-7,-2,-16,0,8,-3,-6,-6,7,7,11,13,2,9,-6,-4,11,-15,2,22,0,2,-4,-2,-10,-12,-5,24,15,25,-1,-4,-2,-11,-1,-3,7,11,5,-16,-17,-23,-29,-35,-30,53,45,54,-11,-9,-12,-3,5,4,44,39,36,-45,-51,-51,-19,-28,-16,25,24,28,-15,0,-12,7,1,2,44,42,40,-36,-41,-41,5,0,3,-1,18,5,-17,-15,-15,7,8,14,11,3,4,1,-11,-8,10,-1,-2,-5,-10,-3,6,6,10,5,9,9,-6,3,0,-14,-21,-16,-40,-39,-26,0,4,16,15,20,24,-14,-7,-5,3,-5,1,-13,-12,0,-16,-11,6,4,7,20,-11,-9,-1,11,-4,7,14,7,22,-14,-14,5,-7,-6,12,-4,-9,4,18,-6,5,14,-4,12,-2,-11,6,3,-5,11,4,-10,1,2,-1,-14,4,-6,-23,26,11,-15,12,-7,-33,6,-10,-15,13,6,-20,14,0,-25,2,-14,-34,1,-4,-11,3,9,23,1,6,-5,-6,-2,-8,-7,6,17,-5,18,42,-19,10,42,-3,-1,-2,-2,1,8,4,11,29,-18,-12,7,-16,-7,2,1,-1,9,-9,-9,15,-7,-5,18,-1,-4,6,1,2,-6,-10,7,-2,1,4,-2,-2,-4,6,5,-7,4,3,-7,-2,-11,17,0,-15,-18,-24,40,25,30,-9,-20,-18,1,4,1,-32,-12,-22,54,43,41,0,-19,-9,-29,-29,-25,5,16,20,20,6,8,29,5,16,-60,-74,-65,37,39,43,-5,-2,-2,21,-7,9,-21,-38,-19,6,22,14,2,25,17,-22,4,-11,3,6,-15,-5,2,-13,-2,12,-8,0,13,5,-4,1,5,-8,19,4,-5,28,29,-18,18,19,-20,1,-2,-9,-2,-10,-30,1,8,-57,-26,-3,-47,-28,-10,4,1,3,15,4,-1,-4,-8,4,12,-3,10,48,16,25,38,1,-1,15,-7,-4,23,-2,2,31,-7,-15,23,-17,-19,6,-20,-21,-2,-1,4,4,-4,3,9,0,8,10,-6,-3,17,-2,-11,14,-2,-20,-12,-8,18,-15,-9,20,-4,-1,23,7,6,20,-2,-3,-5,-12,-3,26,-27,-15,17,-22,-10,19,-10,-3,16,-10,-3,0,-7,-1,19,-16,-6,16,-12,-5,16,-7,-5,6,-6,-4,-9,-5,-4,8,-6,-2,9,1,-1,4,7,0,-6,9,5,-13,12,6,4,8,15,10,-22,-12,-15,-34,-20,-19,-14,-2,-3,9,0,7,13,18,21,3,21,22,-31,-11,-6,-24,-5,0,8,-10,-1,-12,-20,-13,8,13,13,16,28,24,5,21,22,3,-11,-5,1,-15,-11,18,6,0,3,1,-8,-1,2,6,-1,-5,-8,8,-5,-8,22,7,-6,6,-4,-13,-4,-12,-6,-12,-9,-10,-9,-9,-11,-6,-6,-9,-6,-7,-10,-6,-9,-10,-11,-8,-8,-9,-7,-7,-5,-3,-4,-5,-4,-4,-6,-5,-3,1,4,4,-1,3,3,1,4,4,-2,1,2,-2,1,5,-3,3,6,-5,1,4,-5,1,3,-4,0,3,-3,2,6,-9,-2,2,-6,1,3,-5,1,1,-5,0,2,-5,1,4,0,-4,-1,20,6,2,20,-2,-17,7,-1,-15,-10,4,-3,-12,-1,16,-1,-4,6,23,1,-7,22,0,-13,10,2,-2,-32,-10,14,-25,-13,11,16,3,6,25,0,-13,19,-1,-10,-27,-2,11,-41,-18,8,-1,0,11,17,-3,-12,26,0,-13,-6,10,10,-22,-1,16,-16,0,17,-3,-3,7,3,-11,-8,-19,14,-3,-12,13,2,-5,1,9,4,-1,-4,10,0,2,-20,18,2,-15,11,14,0,-6,11,20,-11,-17,17,-12,-13,-27,23,10,-18,15,25,4,-14,5,30,-16,-29,26,-13,-21,-33,21,14,-20,13,32,4,-19,2,32,-19,-29,22,-11,-18,-24,19,8,-11,12,22,5,-16,-3,25,-11,-16,7,-7,-11,-6,-3,-14,8,11,2,4,5,-2,9,-1,-1,17,-4,2,-10,-1,-9,-9,3,-4,-26,-13,-19,11,11,14,16,4,12,-11,2,-1,-19,-1,-5,-32,-12,-17,19,23,23,8,0,4,-16,-4,-5,-17,1,-3,-13,4,0,17,19,15,1,-8,-7,-16,-5,-5,-2,14,11,-3,10,6,10,7,3,-2,-11,-13}
+
+#define CONV1_BIAS {-49,-18,-7,-20,-12,-15,7,2,-10,-84,-72,-65,-53,-6,-87,-63,-64,-28,-28,-4,-3,-10,-52,-15,-5,-7,-31,-44,-102,-19,-5,-65}
+
+#define CONV2_WT {-3,-9,-16,-14,8,-17,-10,-9,-20,37,-11,-5,-21,9,-22,-10,-11,18,4,12,8,22,11,6,-14,-6,14,15,8,-15,-6,-10,-23,-32,-11,-11,34,29,-5,-14,-13,14,-31,-17,-12,8,-19,-9,11,12,-8,31,35,24,-35,7,16,-16,-6,20,3,0,9,-28,-36,-21,-12,-35,-6,-2,-10,23,10,-2,8,7,-16,26,-13,-15,-11,17,-3,16,15,-2,-23,-9,-23,-13,6,-21,7,-4,-40,-38,-24,-20,-3,-47,19,26,-3,4,21,-4,-4,9,1,24,14,-17,-26,-1,-12,38,19,13,-7,-18,49,1,1,-11,8,-7,-26,-8,-30,14,-28,-49,11,-15,-16,-8,39,1,6,-16,-23,35,4,-8,-7,-15,-15,33,14,8,-9,-2,42,27,4,15,0,-25,-13,-22,14,-10,-44,-35,-10,3,-16,14,-10,15,8,14,6,26,0,10,19,23,15,5,-8,12,-23,7,-18,14,8,19,-4,-9,4,-5,18,-31,-44,-35,9,7,-23,7,13,0,-15,-17,-2,25,-6,13,9,24,-12,26,16,35,-34,-14,19,10,-8,8,-8,16,14,-17,5,-21,4,-17,-20,6,7,43,26,-4,-2,-10,-1,30,-17,-9,-16,6,9,24,15,-21,-41,16,-4,34,11,-8,-6,-4,-39,-19,-3,-39,-21,-9,-5,-1,8,27,10,-21,-7,-3,-5,-10,-11,-11,-36,5,-14,12,6,25,-21,0,2,43,12,-13,3,-14,-36,-11,-10,-35,-37,-49,-7,-13,4,24,22,-16,-4,-16,-17,-18,-8,-13,-22,7,-30,34,6,23,-15,-22,26,3,-7,-5,-3,-20,-8,-22,21,-44,-34,3,-18,11,-27,15,15,4,25,12,-5,33,-4,-3,-5,26,-4,-8,-17,-1,-43,7,-17,13,2,-23,-23,-13,-21,-9,26,-46,-47,-5,-5,8,-34,2,28,-4,33,-23,-24,41,-15,-9,-15,5,-12,-17,6,-21,-20,-22,-6,8,-8,-22,-26,8,-1,-17,25,-28,6,-6,-35,15,-21,48,30,-5,24,-12,-48,70,-13,-12,-1,11,13,3,17,-4,-25,-9,-33,1,13,-18,-16,-15,4,-24,37,-26,11,-39,-17,8,-4,22,23,-7,21,-1,-31,44,-7,2,-37,-5,13,-16,1,2,-37,-20,-3,3,5,-14,-5,-32,-26,-2,10,16,20,-51,-9,12,4,13,9,-24,-19,13,-15,50,9,6,-16,-27,19,23,14,35,-12,-30,39,-18,2,2,-10,8,-17,29,9,-15,-12,14,-19,23,-7,-28,8,6,3,-15,-12,-26,20,-3,13,35,23,-25,-59,-32,10,36,-40,12,8,-8,15,-22,-20,1,-2,-54,-32,-14,-16,10,-30,-54,-3,0,-2,-10,-22,-10,5,-15,-5,26,23,-40,-60,-6,-12,9,-28,-21,4,-29,11,4,-28,8,4,-26,-17,-25,-44,30,-4,-24,18,4,13,-5,-23,15,22,-7,3,33,48,-28,-22,-20,-22,-3,-58,-2,32,5,22,2,-10,-20,-5,-23,15,-36,-28,42,-1,-41,12,1,18,6,-35,-4,14,1,-27,44,35,-36,-21,3,-21,-11,-50,-7,14,7,21,34,-24,1,-2,-12,3,-27,-8,54,1,-10,16,-24,-13,-27,-35,-10,7,-12,-5,21,-19,6,12,4,9,-42,-6,-16,7,-20,4,35,-9,63,-7,7,35,16,-10,49,13,-26,55,-28,17,-35,16,-40,17,4,19,32,-2,-20,-51,-21,5,38,-8,26,-2,-17,25,-6,0,21,-11,-20,8,-1,0,27,8,-38,14,-28,11,-44,3,-32,-19,-8,-25,15,-9,-16,-47,1,7,-10,-8,7,-4,1,20,-9,-34,16,-9,-26,22,-3,-15,49,11,5,21,-27,28,-31,15,54,10,-16,-21,-1,8,-2,-10,19,3,-1,-24,4,15,10,24,17,7,-13,-25,-27,26,-12,-3,9,-2,-5,34,-12,15,-23,-16,26,-2,-10,-1,-11,6,23,-21,15,6,20,-19,17,-2,-20,11,34,-8,16,-19,-3,38,-2,9,28,-9,11,21,-8,-22,-48,-15,-15,-13,-7,24,-7,-3,35,-9,18,-8,13,-1,27,-21,6,-10,36,41,32,11,12,-3,22,-10,13,-2,-16,7,-16,25,31,14,-11,6,7,6,7,-5,35,-22,3,37,18,54,-9,2,-17,-5,-6,2,-7,-1,2,21,8,5,14,8,-48,-18,-3,-3,7,-17,-11,7,23,-6,-21,-25,22,-26,21,-19,13,77,7,-29,-2,-12,1,23,-18,-4,-18,34,-1,2,19,53,6,3,9,5,4,-7,36,5,-6,-11,-18,-5,49,-15,9,15,-5,17,2,-14,12,8,42,59,-40,39,-9,7,-13,-3,-22,47,-9,-7,8,32,2,-27,0,-33,14,-10,-27,0,39,-15,23,-3,0,10,22,-7,-23,5,17,1,17,26,26,37,15,3,18,21,-20,3,-4,23,29,-7,-21,-32,34,-6,-2,42,22,-7,34,11,2,30,34,-4,-14,-7,10,14,4,6,-9,-9,37,-39,0,2,-14,21,-45,-5,28,-2,-6,8,0,16,37,-8,3,-25,30,57,15,-16,-28,-8,-17,4,-2,-45,1,-8,10,-18,1,19,-17,-11,-39,3,-27,-6,14,-19,-14,12,16,-25,-24,-41,-26,-11,57,20,-12,16,-3,-17,-1,-9,-3,-1,-5,-38,43,4,16,1,-14,38,-3,17,-5,-2,16,-16,17,26,-2,4,-17,-16,0,-10,47,25,9,22,13,-15,-16,14,13,-1,-17,-5,32,-13,5,5,-33,4,-34,9,12,10,18,-1,-27,-21,-1,1,7,11,-21,-13,4,6,12,46,24,-25,-4,-1,9,-25,18,-1,43,12,17,-15,0,-11,-22,-2,-3,-4,17,-30,3,-22,7,-12,22,34,-48,-22,-8,2,2,-6,18,-14,15,-5,16,-2,1,14,-22,-14,4,-42,-19,-30,11,16,10,-28,10,22,-7,5,-30,-14,46,29,-53,1,-37,29,2,-74,12,13,20,0,21,-40,-2,20,-10,-60,-16,-38,-4,-24,-13,0,-6,-12,-14,-1,-16,5,-20,-42,4,30,-110,-3,-6,5,-6,-85,-1,6,8,-12,-2,-49,1,-14,24,-17,11,-50,21,18,25,38,-22,-3,-16,-1,-15,24,-19,3,-16,39,-52,3,-24,3,27,-64,37,18,26,8,-4,-43,2,2,-14,-70,-15,-58,-6,-23,2,2,-8,-2,-4,15,-18,3,-27,-20,-21,3,-115,3,-33,31,14,-50,28,-13,20,8,-55,-51,34,19,-16,-42,17,-62,-9,-24,11,5,5,22,1,12,34,16,-19,-19,23,18,-103,-13,-34,29,12,-57,-2,3,17,0,-17,-25,8,9,-22,-36,-20,-34,15,-9,12,32,31,-18,17,-3,-23,-8,-8,-1,31,15,-37,-3,-29,24,1,-34,24,28,-7,11,21,-18,-21,18,-54,-68,-35,-63,-1,-19,-1,-16,8,-19,0,-19,-18,-2,-17,-39,16,3,-68,-21,-75,-17,-3,-80,-12,24,-46,4,-7,-45,-6,5,-26,4,-1,-44,39,20,18,4,-8,-2,12,-5,-16,12,-5,-17,15,6,-17,1,-75,-25,3,-51,12,46,24,19,-3,-31,1,23,-11,-58,-23,-88,8,-5,-24,-6,18,8,7,1,-27,21,-2,-32,11,-18,-88,2,-74,-6,-15,-52,-7,24,6,11,-36,-48,19,19,41,-13,3,-67,6,20,-13,31,33,5,-7,-4,4,20,11,-2,23,17,-43,-6,-49,-12,-15,24,19,34,42,8,-9,-27,-5,20,39,12,-17,-18,20,6,3,31,-11,-5,-26,26,16,-7,-5,-2,23,29,47,11,28,13,8,35,21,-7,21,3,50,1,-23,2,3,-10,-8,-36,-9,-25,-4,28,-23,-25,-17,-11,-1,2,-11,-2,-7,32,-5,1,-16,4,8,-12,-12,-5,3,1,-4,-19,-6,-28,5,17,-1,-2,19,9,32,17,-17,-18,13,-17,10,8,-5,1,-23,8,27,34,-42,-25,-8,-4,16,10,18,23,9,29,-5,3,6,-46,-26,-50,-37,-13,6,-27,6,1,-8,15,0,-7,5,-10,-18,4,-9,28,-14,-30,6,36,19,1,6,15,-35,-17,10,26,21,-1,15,6,-25,39,4,4,10,22,-26,23,-1,-1,13,16,9,-9,-2,21,7,2,22,56,25,28,36,19,4,26,9,-7,3,15,-6,-21,5,-14,28,-4,-44,8,-16,16,8,14,-18,25,-21,-5,13,-12,5,-2,4,-5,-13,27,-11,13,-13,-10,11,4,20,50,-10,11,12,1,42,-7,-5,-12,14,4,-4,3,-28,24,-14,14,0,-14,9,-1,-22,2,13,15,-17,21,3,-16,9,31,43,-36,12,8,-4,15,40,-6,29,12,14,-4,-5,-2,-37,38,-14,-5,-1,-23,-5,12,-21,-8,35,15,-4,21,-13,20,22,12,-22,-26,-13,-7,7,-26,17,-26,-11,3,-15,8,17,0,-15,-5,-16,4,-31,-3,-68,0,-22,-38,16,-3,2,21,-26,-45,10,15,-3,-25,-25,30,20,-20,15,22,-13,-5,10,-6,20,4,5,1,-12,-13,-12,-4,-2,19,-37,-17,0,17,11,15,-3,3,29,-7,-22,19,9,-11,5,19,24,-17,-51,23,-31,-19,22,4,-17,14,-30,-22,-20,-15,14,22,-23,5,-17,25,11,11,-2,-17,-6,3,4,32,14,3,13,19,12,-33,0,31,-13,0,3,-20,-30,0,16,11,-19,-33,-18,6,8,25,-2,13,-1,5,-18,-18,10,27,44,-11,22,2,-22,26,11,4,38,22,-9,11,-7,-31,-16,14,46,-2,-38,-24,-19,-3,30,24,59,-15,-20,-2,-29,43,2,0,-31,-21,-50,-27,-21,2,16,-5,-4,25,-12,-5,-15,-10,-10,-14,6,13,-55,-18,13,17,8,-43,31,-28,0,0,5,-37,-8,25,-25,-22,-61,-10,-14,25,18,38,-17,9,12,9,24,-21,-15,0,1,4,-15,-9,-18,34,-21,-8,14,-15,16,-18,25,-1,15,-15,-16,-14,5,18,-37,24,23,-17,-20,9,-22,-15,33,2,13,18,-7,-32,-2,-15,-14,3,-26,-3,1,10,-8,-24,12,37,-28,-12,52,-19,11,-6,-2,18,2,-6,14,0,-11,-4,-27,-10,18,7,33,10,-13,3,-22,7,-13,35,32,-5,-29,-18,-18,54,-16,-13,66,11,26,-9,4,14,-40,1,36,-16,14,-20,-58,-20,9,-17,26,2,-25,-10,-16,-16,14,24,74,-26,-11,-9,-27,99,13,-24,-29,-1,2,-4,-18,8,-11,21,-2,-3,6,-13,-6,18,-13,-14,-1,25,-49,0,12,-10,1,0,23,-19,-5,-17,-7,20,-13,-10,1,43,-12,-5,0,36,9,44,24,-1,29,10,30,-6,-3,-12,33,9,-14,9,30,17,-38,-12,23,-29,22,-33,5,12,-1,-27,17,-9,-9,5,-5,2,12,-5,14,9,-32,10,33,15,36,-2,23,-5,-19,-8,-18,-3,24,-14,7,25,3,-15,33,27,6,-32,13,13,7,-14,-2,-25,-40,4,7,-5,-17,-11,-30,27,17,21,18,-18,-12,4,-20,-4,10,-40,0,0,-53,-10,26,58,-13,-42,5,34,23,20,-3,-58,-98,-17,25,-17,1,-30,-74,-5,19,4,-19,-48,12,15,-22,-17,1,23,-43,-13,-32,-7,10,74,-7,-53,15,22,12,10,8,-87,-83,-1,9,-23,2,-40,-21,5,-12,19,-31,-12,-7,24,-20,-42,-23,-13,-65,-21,2,-10,-22,1,-34,-24,9,34,-10,-9,24,-70,-60,25,14,-7,7,-21,14,0,12,-25,7,-16,1,25,20,4,-18,-24,-51,-30,2,-14,6,6,-12,5,15,-9,-12,-26,31,-2,2,-7,-23,14,-30,25,-10,16,56,-6,2,9,10,-5,24,7,-16,20,41,18,-5,-8,9,1,10,-15,7,0,13,-32,-8,-23,-37,-7,-19,-7,-9,-3,-30,4,32,14,-12,-17,10,-2,2,11,-35,-4,7,2,-37,-5,4,30,-14,-52,25,41,1,11,-41,-48,-70,6,1,-31,-24,-35,-22,-22,0,8,-20,-24,22,25,23,-6,-15,33,-45,-11,-17,-1,7,27,10,-60,26,25,0,27,-34,-63,-63,4,-10,-17,-34,-35,6,-5,-14,20,7,-20,6,37,9,-25,-16,28,-32,-28,-15,-5,3,4,-48,-30,12,8,3,8,-24,-58,-65,1,-4,-9,-36,-8,3,2,67,-35,32,-13,10,36,38,6,-28,50,-25,-44,-9,-12,0,-11,-35,28,18,-7,-13,7,28,18,-13,6,6,7,0,-26,7,59,18,-2,22,6,-2,-80,33,6,-11,4,-5,-9,33,-2,-16,-20,-19,16,12,1,-36,-6,22,45,-3,-28,32,17,-7,-55,6,1,-5,12,-11,-15,21,-37,23,-14,-5,-4,2,-8,8,4,36,37,-53,-16,3,1,-11,-1,48,13,25,-22,23,0,-23,-49,17,-22,16,4,-8,1,4,-14,-23,4,16,-26,18,-21,12,1,7,-6,24,-6,30,-44,-25,-50,-11,-35,22,-37,-21,-6,8,-8,16,14,13,-9,-9,23,-50,-20,-55,7,1,-50,16,19,12,3,-16,-36,5,18,-4,7,15,1,17,1,17,-33,-16,-11,16,1,-16,20,3,-12,-23,11,-2,-17,33,13,3,-15,18,15,48,-6,-12,-27,10,-35,33,6,-7,5,10,14,-26,3,-15,23,-10,-27,-2,22,20,20,6,21,46,-44,8,-10,-14,38,-26,-34,22,-35,-14,-6,-33,-18,19,35,-1,42,14,46,-19,-1,22,10,-25,-37,16,-21,-2,23,-18,33,39,-9,58,-29,23,61,50,-24,11,-25,14,30,-47,-37,-6,-3,-19,18,9,2,10,-5,-20,5,-20,-18,17,-15,3,-3,0,27,23,25,13,1,34,8,40,-19,-15,-11,26,-15,-24,-15,-6,-54,-33,-41,-3,-36,-2,-25,-30,0,-3,-7,-1,-16,5,-7,17,-3,-49,-5,-65,14,-8,-49,14,25,-14,-4,-2,-52,-2,-4,-37,-22,14,-6,11,-21,14,-8,-21,6,3,-25,-1,-12,26,-5,12,-22,-9,5,-45,5,-7,-46,19,26,14,-17,-9,-48,3,-51,33,25,-8,52,-32,21,2,5,0,5,-4,-8,-7,-17,-14,-13,-14,29,28,-25,39,8,-16,30,11,-11,-23,6,8,18,5,-17,22,25,3,47,18,30,18,-8,-12,-6,-28,1,8,-22,-7,-22,6,33,9,22,48,-17,30,74,9,-20,-38,5,3,46,-2,-14,-24,-25,-7,8,-2,-13,31,-22,-33,-3,-12,-3,-32,-10,9,-17,6,38,8,28,-7,26,8,-10,-9,-28,-43,21,28,-4,-22,18,-26,-58,-29,-35,-7,-36,-4,-21,-17,-12,-2,12,25,-10,-1,-8,11,19,-46,17,-60,10,-29,-67,-33,16,-20,19,-14,-56,-6,28,-43,-18,11,-19,7,-20,-3,-16,-33,0,-9,22,36,-4,25,-2,11,27,-24,27,-43,-14,-27,-31,-3,11,-8,8,-16,-47,-2,-26,-17,-4,-22,-9,-17,16,-3,2,5,-15,-19,3,-24,-34,-21,-30,-28,25,-17,-35,-14,2,11,-3,22,7,-8,15,-38,-22,14,-7,-12,-8,-12,6,15,38,14,26,-5,-16,-15,14,-2,-39,-12,-25,-10,13,-48,12,-17,-1,3,22,-18,5,5,12,-34,0,-2,0,-21,-33,15,-6,-29,-6,14,2,-7,-13,-6,0,5,-17,-6,4,1,11,-11,20,-28,25,7,-36,3,5,-4,14,2,-27,-9,35,-16,-52,-24,-25,-16,-42,-20,-5,6,-10,-14,15,-2,-12,-3,0,-7,7,-31,-3,-47,13,-18,-51,-3,31,-15,13,-13,-49,1,38,-20,-20,-22,-22,14,-36,-2,-5,-6,5,-40,25,16,-9,1,6,1,18,-33,22,-29,-8,-19,-38,6,18,-4,11,-9,-57,13,-5,10,26,10,-5,-48,-13,-11,26,23,-34,-16,7,-2,-28,-22,17,13,-16,36,-10,13,-2,-22,48,29,10,-24,-25,-31,-26,-7,-11,6,11,35,28,-15,-1,19,48,17,-9,-21,31,3,-40,-19,11,11,-4,9,20,-21,-8,-5,23,16,6,4,-16,-22,-4,-2,-14,-30,-46,24,11,-23,-29,11,36,7,4,-9,-4,13,-29,-14,6,8,24,27,1,-9,17,10,-12,25,9,-3,-4,6,-26,16,15,-3,-41,-15,-11,-21,-32,-5,-2,19,1,-6,3,16,-16,-13,-4,9,6,-17,-3,-40,-4,10,-25,-27,37,-9,8,13,-53,3,18,-22,-9,-42,-26,-11,-28,21,-16,6,2,-26,14,5,-14,-18,-8,-6,7,-35,18,-21,-15,13,-30,-3,23,2,4,-3,-56,26,-29,-17,-2,13,10,-55,-25,-44,-63,21,9,5,24,-32,-46,-23,-24,-24,-7,-41,2,-26,8,-23,6,17,-8,17,7,15,14,30,-9,-27,-15,43,31,7,-7,-30,-1,3,1,-14,-6,-12,-28,-26,5,4,1,20,25,-41,5,-5,-21,2,-12,8,7,-21,38,10,-1,-17,-6,47,22,-2,16,-27,14,-36,10,-13,-6,10,-2,-27,24,42,-9,20,2,-23,14,7,-16,31,-11,0,15,4,46,26,19,-10,-15,21,-21,-7,17,-32,1,8,-1,-29,2,-14,-30,-10,28,25,-10,8,-24,-34,5,3,-15,11,-25,11,10,9,-13,-1,1,-9,5,10,13,26,58,-14,23,-13,-13,-13,-26,-26,-6,-30,24,-12,-1,23,-29,4,7,-12,23,14,-20,41,5,27,-12,15,-10,6,0,-2,16,-24,-21,3,-21,9,-14,-38,9,-11,-3,-3,-12,0,23,0,-4,4,20,15,18,15,-26,21,3,-10,-8,40,19,-23,-1,10,21,7,4,-18,6,-2,-27,-32,-19,-9,-16,8,2,-32,16,34,20,5,17,10,14,-18,-40,15,-5,-15,45,-11,25,3,26,27,41,21,6,-22,23,-32,0,31,-22,2,15,-16,1,-30,-6,23,13,-2,28,18,17,19,-15,8,4,-9,64,48,64,-10,-16,13,-5,-7,-12,-10,-6,5,-9,20,-32,-32,15,-25,26,-15,-18,14,-13,-26,24,-5,25,4,-14,18,3,9,26,17,38,19,-25,38,-17,-23,-2,0,-15,-18,-2,-20,-14,-6,-11,-27,20,-11,-6,11,-41,-21,-4,-8,25,-2,-17,-42,-13,-1,-15,7,5,19,8,13,39,40,-10,17,-33,2,-10,-10,0,1,22,-16,31,52,1,-7,-9,41,2,19,5,-23,-8,-19,17,5,15,36,55,9,2,-4,12,25,14,-3,-14,14,-16,-8,1,48,4,7,7,18,12,4,19,23,-51,17,18,15,-25,30,9,-10,44,-14,60,-2,5,3,22,43,16,9,-13,15,32,20,-24,11,3,-2,-27,8,6,-18,20,-4,-23,-1,27,47,3,20,6,-15,53,50,75,-9,15,-14,0,31,2,10,-13,23,15,18,-22,-19,4,9,8,18,-14,9,-1,-28,-3,-19,-13,20,23,32,2,-7,-12,20,10,32,-10,48,-8,-6,6,18,-34,17,22,16,23,-17,-20,12,7,18,-12,9,-45,-11,-30,2,13,2,22,10,0,-29,-31,28,-7,-13,-25,9,9,53,13,17,-38,17,-26,-17,-26,23,27,-9,14,12,-23,-28,-3,24,-9,-20,-11,0,2,17,-2,-13,7,31,25,-9,-42,-37,-27,7,14,17,-27,28,-27,-13,-2,7,-2,-20,3,-19,-3,-17,6,-62,-44,-8,-40,14,-12,-3,-9,-20,-1,-36,58,-3,-29,-17,-33,4,-25,23,-36,37,-1,18,10,18,-3,-7,-22,-11,-27,-50,15,-60,-10,25,-37,17,8,4,2,-29,-9,-10,57,13,-21,-12,-40,17,-13,11,-49,2,-9,-1,6,-6,-6,8,6,14,-33,-28,-14,-61,9,11,-18,18,36,-25,-1,-28,-32,-28,-10,42,-13,36,-8,26,-14,33,-62,-24,-12,-22,8,3,-22,13,11,19,-55,15,-30,-75,-11,7,43,-17,34,16,-10,-21,14,8,-8,10,-14,-12,-24,60,-1,5,11,-7,-4,17,16,46,30,0,-15,49,32,-9,-27,5,-21,17,-9,19,-23,28,-5,35,-5,-1,24,-27,-53,10,-21,41,13,8,-16,-3,-22,31,9,25,34,-10,-8,36,15,12,-9,-29,-20,9,-33,14,-31,-9,0,-19,-8,-9,30,15,-16,-10,-34,21,-51,19,-48,22,-1,23,20,5,24,-6,12,29,2,-24,4,-50,-26,0,-9,34,-15,1,-2,-12,-45,-15,26,20,24,-6,-44,34,-4,14,-71,28,17,10,17,6,2,6,24,12,5,-12,-25,-39,-4,21,-1,10,19,-11,-4,-7,-21,-6,-15,25,26,34,32,57,3,17,-54,6,11,13,4,-10,-12,24,19,-5,-5,39,-37,-59,4,35,-10,-21,34,-11,-7,-48,45,17,-17,27,10,-19,-17,-10,-19,-11,-1,-37,21,-24,-15,6,4,32,-14,-6,-14,4,-18,10,27,5,-18,14,22,6,-13,-12,-41,-1,-27,18,33,-25,10,10,-1,3,-16,-24,12,-3,-7,-7,-6,11,-27,-22,-8,-4,-3,-8,-5,13,-10,18,-9,-2,-20,11,-11,19,-6,20,54,-10,13,32,1,-21,-10,-8,17,-26,-4,-12,35,7,-14,-23,-10,11,-13,1,-8,-15,12,-3,-7,-3,-3,24,21,14,9,-21,12,2,37,-31,-3,3,4,2,-7,-20,23,-16,49,2,-9,-8,-16,3,-26,14,-14,-21,-18,-17,-17,26,8,14,0,-4,30,-8,22,13,-2,-24,-16,-6,3,10,-9,-23,-3,-23,27,3,-19,-6,-41,-9,-4,-13,-17,-25,-40,-45,-16,-1,17,6,-22,15,-25,37,12,-3,-5,25,-11,-1,23,0,42,-8,0,4,-1,43,-6,46,16,-21,-1,-7,17,8,21,39,-5,0,0,20,-42,10,-26,13,20,-19,-13,22,9,20,6,3,13,-1,-14,-20,-7,10,-13,19,9,-18,2,-5,-27,-3,-15,14,1,10,-20,37,-31,18,-3,6,58,7,-12,19,6,-2,-26,27,18,1,-7,-21,6,32,-5,-13,-8,4,-15,-1,-32,8,27,-41,11,-9,-18,32,-11,-37,6,-8,9,36,11,-30,4,-1,-4,-3,-21,-13,-6,-7,-20,-17,3,-13,2,-11,-18,-16,2,32,-4,-38,-2,-11,-1,-5,-8,-24,14,0,-9,21,-9,-13,-8,8,5,11,-50,-21,-19,-19,-25,-36,-11,-16,-1,-19,5,-40,-8,3,-9,-51,-8,-24,8,-26,-13,3,-13,36,-14,18,-5,36,-52,1,45,15,0,-30,32,-21,24,13,-2,10,12,-52,19,-40,6,-51,-46,44,-47,-19,33,23,-37,7,-11,34,30,11,-17,19,-35,11,6,31,-14,-23,17,-21,10,16,12,-16,-28,-24,17,-32,-11,-30,-12,22,-28,-16,17,28,-17,7,3,-11,108,32,1,18,3,-6,-43,30,-1,7,0,-10,-22,33,6,2,-24,-7,-10,-44,-18,37,21,-26,4,12,7,7,-31,-17,-3,17,34,27,-17,-21,3,-2,-35,1,4,13,11,7,-49,-11,5,13,12,-17,-30,-34,8,22,19,-31,6,12,-10,-29,14,3,-6,15,22,33,-15,-14,0,14,-15,-6,-12,15,-39,36,-52,-35,0,-13,47,-38,3,-26,-29,47,28,4,0,8,-24,-17,9,9,-3,17,-28,10,-29,-11,-49,13,24,22,-16,-10,33,-11,0,-8,-28,-17,16,-51,18,-45,-18,-7,-34,16,-30,-25,47,-26,-27,-2,-10,24,18,41,-12,-38,-27,10,-20,33,-1,-23,29,-22,-6,-1,5,-9,-24,-25,0,-44,-20,29,42,1,-18,-29,28,-12,-9,-11,-6,-17,49,45,2,-23,25,-18,-41,-2,14,0,0,-12,-31,21,11,-11,-42,-26,-36,-36,-3,46,15,-8,-8,-24,18,-26,-5,-20,-5,-27,23,27,-17,-21,16,-20,-25,-26,28,-3,13,-9,-37,-10,8,6,-11,-10,-41,5,15,36,38,-21,18,-3,-21,-22,19,48,4,0,-4,7,-9,17,25,4,-27,-18,28,12,-22,49,-30,-19,15,6,7,-25,13,0,0,1,18,6,35,-10,-40,8,26,42,-21,-8,-18,50,-23,1,-37,35,14,6,-29,13,22,-30,8,-13,-5,-8,2,-9,-9,-14,-23,36,-4,25,-36,-15,21,-34,-30,-11,-28,7,9,78,-15,-22,-7,3,-9,-1,-6,-8,16,-15,3,-7,51,4,0,-13,-34,-35,5,32,24,-7,-21,-16,6,-9,-5,-22,-4,4,6,42,-9,-30,29,-39,-9,-7,14,-23,-42,-6,-20,-15,25,-5,-19,-19,-33,-21,-32,8,0,8,-13,-10,5,-25,26,-51,19,8,-5,-12,-14,-25,26,-33,-12,-33,24,-35,-29,8,-22,-34,-9,0,-16,-22,-25,1,33,0,34,16,4,-10,-2,1,32,33,23,-16,14,32,0,25,42,18,0,-14,32,4,-10,33,-14,-15,12,-14,25,10,30,-6,35,11,36,27,17,4,-8,3,40,44,14,-3,-8,36,-16,-3,-2,-11,11,36,-5,2,7,-39,-27,-28,8,-26,-14,4,-8,-22,-26,-6,-21,15,-2,0,-5,49,-2,31,10,-50,-4,-2,24,9,2,6,-11,12,-12,-16,22,-35,-16,-26,22,-20,-20,25,13,-5,25,-20,-45,-25,13,17,-15,33,-11,20,7,-59,5,-17,17,6,-11,1,-8,2,-25,-10,26,-27,-7,-14,-5,-10,-15,-11,-2,-41,8,-13,-55,-38,28,44,-23,12,-28,-8,13,-14,-27,6,-19,3,-14,-9,-18,28,-26,-16,23,-24,-31,-9,-10,-6,-16,-26,4,-45,10,-12,-38,-31,19,4,-26,-1,-9,5,-8,16,-4,37,20,21,10,-7,-14,27,-27,-32,37,-30,0,23,-24,-16,2,15,9,16,1,-17,-16,-4,4,26,-29,13,23,32,16,-5,-10,27,-5,-17,-12,-2,22,16,-3,21,30,1,0,-18,4,-5,-23,-13,8,-22,-15,-35,8,-25,5,8,7,27,-28,9,22,-16,-34,25,3,11,7,0,30,25,7,1,27,2,-17,6,1,10,-12,-20,18,-40,12,-21,-37,-20,12,8,1,21,-20,-12,-1,-47,-59,-23,-6,32,-2,-11,15,4,-15,0,-16,-11,4,6,-9,11,-7,-5,4,-95,10,4,-77,-6,4,16,-8,-15,-50,-28,1,-6,-61,-17,-40,8,-13,-14,-18,12,-2,-4,-28,-13,-16,-6,-12,-6,4,-28,0,-91,4,18,-65,-13,6,-8,-5,-2,-43,-10,0,-2,-20,28,6,11,-11,3,-13,-10,-8,1,-5,-2,11,69,-13,-1,10,6,9,-23,10,8,-23,13,4,-1,-1,17,9,29,8,38,5,-20,2,-18,-32,-12,6,-7,6,3,-31,-27,1,-14,10,-46,3,-6,-6,34,6,-2,2,3,-16,6,7,13,11,30,-1,-5,7,2,32,20,-10,-15,14,-11,28,-30,0,23,-9,-2,11,1,11,-1,16,24,0,-22,14,-7,-18,-8,13,4,47,8,1,-11,-14,-29,-21,34,2,-28,7,-37,40,2,6,58,-9,8,-31,11,26,-37,-2,-24,-7,7,-31,31,-13,-10,7,-21,-19,-17,-14,2,-24,-44,-28,0,-17,-32,0,11,33,-2,-32,24,-13,-2,-16,9,5,-8,-7,-55,-12,18,-10,33,-13,-24,13,0,-21,-11,21,39,10,16,10,1,28,-11,-6,0,0,2,-16,-26,20,60,-18,13,23,8,-11,3,-2,-4,48,29,-9,-12,14,6,36,-17,-11,2,-3,-1,-11,-26,-7,18,-23,-7,9,-21,11,-28,36,16,-3,7,-13,-1,-19,-20,-9,36,34,-18,-21,-7,-5,-4,28,14,-17,24,-9,21,13,-6,19,34,23,19,8,-44,9,23,8,-4,6,33,9,52,8,13,14,35,26,-31,-25,0,19,-8,33,-19,-13,-7,-9,13,23,50,26,42,11,14,46,8,18,37,0,-6,9,65,42,10,31,-24,-10,49,-7,25,1,46,10,1,-11,-9,-7,13,-35,-30,2,39,9,27,25,18,21,5,-18,-10,35,-27,-15,60,39,17,6,11,-36,34,-43,24,4,1,18,2,-16,15,33,15,40,16,33,23,37,18,28,7,7,5,8,-21,37,20,2,22,19,62,0,40,-22,1,15,-3,-14,-14,11,3,36,-18,-8,7,-57,9,36,-11,-22,-17,-16,38,-19,-10,5,-32,16,-1,3,-13,-53,36,-19,-5,0,8,54,-13,-34,-38,8,-34,-7,40,-30,-36,-19,-23,7,13,10,-2,-27,25,4,5,-34,17,-4,-14,5,-13,-4,44,-9,-22,4,26,15,-20,-23,-30,10,-22,11,-11,-23,-10,-13,3,50,41,-1,8,-1,-4,28,19,0,21,-14,10,44,-6,12,33,26,-34,-13,36,36,9,-2,-3,-4,3,-27,-27,-19,9,-30,-41,-9,29,-5,-7,10,-5,6,15,-32,18,-14,-2,-3,16,-13,1,5,-29,9,28,-24,2,14,-26,1,16,-62,6,-15,-5,7,-56,24,40,25,16,2,-20,-25,4,-7,1,-8,4,-16,17,-20,44,1,64,-35,2,-3,5,0,-26,-9,-12,1,-2,18,-15,8,9,-24,15,11,10,-27,3,14,-9,8,-25,-16,4,6,-4,23,-19,-11,-6,11,-18,-6,16,36,-15,-10,-3,11,-3,5,1,-2,3,-9,32,18,21,-6,11,-6,0,17,-27,30,-21,5,-11,-7,2,-3,11,-22,-2,27,-13,28,37,-17,-20,-10,2,9,0,-17,17,-4,3,-25,1,-13,3,-8,4,20,-53,16,17,-7,1,-9,17,-33,7,23,-9,10,-18,11,5,-10,-2,2,0,15,13,11,5,0,-22,-23,-17,-9,-8,-1,-10,-11,-32,-8,25,-4,10,-23,-5,-9,-5,27,-6,28,7,-2,-40,-8,-10,9,-1,-4,6,44,20,-10,-20,-4,7,9,39,30,-17,-16,-15,-11,27,-17,0,27,-17,-11,-22,7,10,21,14,-1,10,10,7,34,-15,-11,-5,0,-10,2,-26,8,14,-16,3,1,25,11,-25,-9,16,5,-20,31,16,9,29,1,14,-5,-46,25,-33,-2,-18,-1,-6,1,-18,-13,32,3,-9,3,51,-18,4,-8,1,-5,-46,-13,-8,21,-9,-2,30,-1,-44,-22,-5,-40,-19,8,-16,-3,6,-10,29,-1,2,-31,15,-2,-25,-26,6,-31,-11,6,-14,-1,-37,-4,25,-10,-9,-27,11,-18,-21,15,6,45,4,-6,-38,-12,-16,7,-19,-15,31,-22,-12,13,-30,-10,-28,-6,-12,5,-36,-45,-12,6,28,-42,-8,-11,11,3,-24,5,19,99,29,-22,-13,-8,2,-6,-24,-3,15,17,-9,-2,-2,-12,15,16,19,-7,-15,-14,-18,11,21,-31,-10,12,-6,17,28,4,-14,34,4,-8,5,-3,-5,-12,-11,-13,-25,5,-9,16,-7,-2,17,2,21,14,27,-12,38,-40,17,-16,-1,12,9,-4,57,21,-6,-30,-5,27,-6,1,3,11,-24,-33,22,-33,-2,20,-10,-2,46,5,2,33,22,-1,-43,-21,-20,-11,7,-12,9,-1,-19,45,26,-1,5,11,-15,-6,-9,22,-10,-15,52,34,12,16,-7,-47,-34,-6,-10,4,-4,-22,-60,14,-5,-27,10,-31,6,-7,-28,32,26,127,55,-12,-9,-17,-13,30,-35,-13,70,47,9,-1,0,-22,-48,-9,18,-11,-14,-51,-14,19,9,-36,2,-2,8,6,-55,-1,-2,110,17,-28,-30,-14,-6,-8,-13,-1,16,11,25,23,9,-15,4,4,24,2,22,-22,5,10,29,-1,-7,-8,17,14,-16,2,-4,20,-7,9,-9,5,-5,-13,-11,-22,-11,-20,-6,6,-19,-19,-48,10,34,4,11,13,35,-34,16,4,-15,22,-23,-26,65,5,-6,24,-19,7,-26,17,-18,33,-8,-26,18,13,-16,-6,1,-29,-49,0,12,8,-22,-26,-5,2,-8,-28,4,-2,-2,-19,1,6,0,25,25,-8,-33,-3,-18,-2,-29,-35,72,53,47,-17,-8,-35,-68,-8,-15,-31,-21,-32,-38,3,-14,-12,4,-29,-28,4,-56,24,7,95,19,-36,-57,3,-27,8,-8,-20,68,-4,59,-25,-19,-22,-16,-26,-24,-20,13,-13,-14,1,-4,9,-33,-27,-26,8,-94,-29,-30,23,11,-7,-45,5,-27,-2,-13,6,26,-16,12,-9,-20,-6,37,-60,20,6,7,9,-39,-16,-4,2,9,-21,-5,-12,-52,-31,-37,-18,2,20,-31,0,-22,-15,-23,-50,33,25,41,0,-32,-33,-93,-11,1,-33,0,-34,-12,3,6,2,14,-21,-42,-41,9,-1,33,21,19,22,-24,11,-8,3,10,-33,-7,34,35,4,17,-13,-58,-16,-23,9,0,-30,4,17,15,5,-27,-20,-4,0,-7,-24,37,18,-12,7,-63,9,6,-1,-46,-41,-5,35,-3,14,2,-5,14,-11,-4,21,28,26,12,-2,4,17,-38,-23,-12,-11,19,-18,-1,-9,-11,-23,2,0,3,-35,1,-33,-2,-9,15,-46,15,2,48,12,6,5,19,32,19,-11,-19,25,4,-21,-14,9,17,-27,-5,-11,24,-4,4,-16,11,2,24,-4,24,-3,3,-9,3,25,61,12,33,42,-13,8,-14,-6,-7,10,11,9,-20,-9,-18,-4,-8,-8,54,23,12,-8,-16,-23,-6,-32,31,4,-30,-38,-11,-38,3,-21,-16,6,24,0,0,20,2,-17,-13,-52,0,2,2,-14,-19,-6,-29,0,-13,-5,-16,29,16,-11,-10,-9,-16,-40,-11,-16,17,0,-7,19,-15,1,17,14,-23,-35,-4,-56,-6,9,60,-18,-26,-32,-27,-14,10,-4,-6,2,1,-4,-31,19,-7,-2,-6,7,28,57,19,16,-7,22,31,11,-15,21,-21,3,9,28,76,-40,8,-44,-22,-37,21,0,26,-20,-22,1,-17,53,-15,6,-19,29,21,31,15,2,6,4,-21,8,-7,-25,-19,6,-3,21,16,-18,3,-13,-21,-27,-24,19,43,4,-13,3,-20,23,-5,21,-14,8,-2,16,-12,-19,-11,0,-24,18,-18,-23,-7,-5,-14,20,25,-20,1,21,1,1,-15,7,2,20,-15,-36,31,-13,-29,-14,21,-40,-10,-34,12,-16,-23,7,-26,7,-1,-24,0,-43,2,17,33,-7,-10,11,6,7,18,10,-26,-17,9,-31,16,-19,-47,-31,11,-26,-2,-8,13,-25,-17,-8,-8,19,-24,-35,-16,-8,-10,1,16,-27,-17,-4,14,1,24,0,-21,-46,-11,-30,-29,5,-31,-7,37,10,33,11,-3,-10,10,-27,34,4,-17,1,-23,-12,-22,-4,55,-14,-12,23,-14,-18,-16,-2,-2,-51,3,-29,-29,30,-14,-12,-16,0,29,-3,-2,-8,-16,-6,29,5,5,-17,-19,-19,-7,-8,31,-14,-13,40,-21,-19,-33,4,20,-18,11,-18,30,18,-18,12,-13,0,9,8,-14,-29,-25,-14,-15,35,-16,-31,-23,-18,-2,14,12,-9,-18,31,-18,-4,10,0,21,24,-16,-38,16,-45,-30,-49,-19,-16,-35,-36,16,-2,-3,-3,-28,-23,3,-27,-7,-9,-11,-15,14,6,54,-2,15,39,3,7,-30,-17,-15,-40,24,-23,-28,-44,-28,-18,-20,-34,17,-21,-3,-16,-28,-29,-4,-26,6,-6,-40,-18,12,-29,24,-5,15,47,33,0,-31,-53,-33,-53,31,-17,-28,-26,-9,9,0,-17,4,-21,18,-46,21,-22,-2,0,11,8,-29,-17,21,-30,37,-5,20,56,54,-2,-19,-14,-10,-45,5,-2,-29,-32,-19,16,23,-22,-35,-29,-1,-6,31,-5,-3,2,-6,-11,-24,-32,39,-11,25,29,43,46,4,-6,23,12,24,-34,39,15,9,15,-6,0,14,2,-13,-23,-10,6,31,5,1,-7,-5,-28,-6,-22,-23,4,-6,42,28,5,13,-12,-30,-4,-18,-29,53,-36,-2,-34,0,-24,-31,-36,27,-8,11,-17,-17,-18,23,-17,-36,-21,-23,-12,26,-5,-7,21,18,28,-11,7,-48,-23,-21,-28,51,-15,-12,-36,3,-24,-5,-28,27,5,-3,-6,-3,-20,9,-9,-6,-13,-32,-23,-7,-24,24,3,37,34,-17,4,-47,-24,-24,-34,28,-28,9,-38,17,-12,10,-26,9,6,-24,-27,16,-33,7,14,9,-2,12,-13,-15,-34,24,42,24,40,-18,9,-37,2,-21,-11,31,-14,9,-34,-8,-16,22,-36,7,3,-17,-4,12,-8,-10,-8,-7,-9,10,8,10,-5,14,21,40,28,-1,1,-28,18,-10,1,-5,14,40,-5,7,-14,27,-37,11,6,-2,-5,-14,-2,8,-3,-23,4,-12,-6,13,-41,13,28,0,-19,-6,-18,-33,-19,-24,-27,71,-11,23,-43,16,-9,-28,-54,33,-17,26,-11,-10,-21,0,1,-14,-20,8,-14,-20,-36,50,49,0,31,-1,3,-22,20,6,-21,26,-24,18,-49,11,-13,-4,-53,-6,-5,13,-21,19,-7,-15,-2,-25,-21,-19,-17,-21,-26,62,26,-10,40,-32,-6,-49,23,-22,-34,16,-15,25,-35,21,-7,11,-24,-3,-10,-4,-26,61,-16,-8,-19,-18,13,13,-13,-24,-35,59,21,40,53,-25,-5,-54,0,-4,-7,-14,-31,39,-18,-3,-13,18,3,23,12,-16,-9,31,12,22,-25,6,2,4,10,-11,-32,50,53,54,42,-49,-7,-39,26,-12,-2,6,-8,49,-14,-6,-8,20,-1,28,31,-9,11,2,5,55,-4,20,11,1,-1,-50,-24,71,3,36,4,-55,-6,-9,-7,-24,11,23,0,25,24,-16,-67,2,-27,-2,3,-58,21,-33,6,28,-47,-26,-2,-13,-21,-20,-22,-8,3,-19,-20,31,-32,-13,16,4,-9,10,28,-43,19,21,-47,-33,-40,-14,12,-27,10,2,-8,-6,-35,54,8,-21,-8,5,28,-6,61,44,-16,-46,18,9,27,10,-3,11,-28,-6,-32,-9,-66,-13,-25,-21,2,-28,-10,14,4,18,-11,32,14,-35,5,23,2,-5,-12,-13,-21,-1,21,-38,-26,-2,-10,20,-24,8,-1,-10,-63,3,19,-10,-19,-13,-17,42,10,10,-25,7,-37,0,40,57,-16,-18,-24,-5,-28,40,9,-26,-8,-10,-19,27,-3,12,13,-38,-42,20,9,24,-30,-13,15,-24,6,36,-20,-5,-24,-5,-25,-7,1,-31,-2,17,-25,20,4,10,-22,-23,26,-15,-23,15,7,5,-12,28,-29,-13,-33,10,-13,-17,30,16,21,-83,-4,11,-1,-12,-6,10,6,-34,12,50,-17,0,12,-17,-10,-11,-35,58,7,22,42,-42,-43,-3,9,21,15,27,-42,-2,5,25,-1,2,-5,-1,24,32,70,60,10,-26,28,6,37,-6,-10,-13,-2,22,-8,5,26,-38,-34,-12,-15,-38,66,70,-32,-19,2,83,5,-26,-21,2,16,15,6,30,2,9,26,60,-9,2,-10,7,41,-20,-21,12,13,9,52,12,-9,-21,-24,-9,-3,-5,23,11,-22,3,1,92,1,-8,-25,28,-11,31,5,49,-16,-4,-22,-1,36,-17,0,-13,13,37,30,29,-11,7,-29,-20,11,1,8,-41,-11,-15,-14,-16,-17,-7,-11,-25,0,-25,4,4,12,-5,30,13,-20,-21,21,-23,-21,34,-15,20,-64,2,19,-12,20,17,13,-77,-17,-27,-13,-5,22,-20,-32,-42,11,-18,-17,-2,3,6,-13,-21,-7,48,-8,6,23,-44,16,-15,-19,-5,1,10,-22,-14,-15,-1,-1,18,-18,15,1,11,0,11,-21,15,18,2,25,24,-46,40,-2,33,54,-2,25,-71,22,-38,-34,15,-18,60,-16,-9,-30,58,-16,8,-14,53,8,-20,56,88,-30,-3,11,94,7,-6,-34,24,22,-21,15,-19,10,-18,4,-23,-4,-9,-38,31,-15,-16,-1,-2,-2,11,-9,27,22,-27,23,82,-40,18,-8,73,-22,-34,-16,-1,44,-20,-6,-24,-4,39,7,14,-17,-6,-9,-11,41,-13,12,-68,-26,-1,-1,0,-21,-41,14,-14,-11,-39,-8,-3,-6,-6,14,-24,-5,-17,-11,-24,9,22,-10,16,-1,8,30,-15,7,22,21,-55,-12,-34,-9,15,-2,-27,-49,-24,24,-9,-25,14,-7,24,-8,2,15,30,11,-11,21,-29,12,-21,21,-11,22,13,2,-6,-5,-23,-1,-19,-13,37,-33,-30,-27,-21,7,18,7,32,-10,-21,-24,4,10,4,20,19,-2,-53,49,-30,-10,-14,14,-12,-28,17,-10,13,-32,-44,-1,26,-6,35,22,0,-3,-1,10,28,23,-37,-31,43,-3,14,20,16,17,-18,16,-6,0,-22,-36,5,9,22,18,-6,6,-15,-1,-27,6,6,24,-4,-13,-27,-13,17,1,-28,-28,19,-16,-9,-22,-16,10,13,-2,-8,-15,-29,30,-27,21,-9,16,-46,5,-20,0,-18,-13,8,-3,6,-3,12,-3,-1,-33,12,2,-9,27,7,-16,-19,-27,10,-17,14,14,-10,-28,-63,20,-24,10,-13,-20,1,-10,32,21,-2,-43,-22,15,15,-18,6,4,35,-7,-27,30,-3,4,-30,11,-11,3,-13,59,-26,-24,-6,6,-22,18,-1,-5,-9,-32,35,30,18,-35,-18,21,-10,7,21,8,8,-8,16,19,-26,-43,-9,-8,-19,29,7,13,-34,-22,15,6,16,-30,20,16,-30,-36,-17,41,16,-20,-14,6,-17,6,27,21,-23,-10,34,15,26,5,18,9,-18,11,17,-9,-40,9,-17,-3,20,6,2,34,-13,4,4,-5,22,5,13,10,-35,0,-4,13,18,-21,31,-36,14,-5,-6,6,12,5,-4,-19,-25,34,-36,17,-19,29,-42,-14,-16,-2,-1,-6,9,4,-8,-2,-13,10,-16,25,-4,-10,10,2,10,21,-13,-5,-1,15,28,23,-21,-6,-36,-13,11,19,-20,10,-13,-36,-12,26,19,14,22,-11,60,-3,26,-7,7,17,32,-12,-30,-26,32,-11,39,-3,42,1,-18,22,1,-6,-28,-6,-3,2,-25,-2,1,5,5,1,12,-1,21,14,-30,1,-15,34,2,-7,-6,-46,-24,16,3,-3,4,16,-38,37,1,35,2,-35,26,-7,-24,-38,19,25,-8,-13,5,7,34,14,-17,4,-31,49,-27,16,-6,3,0,21,24,9,21,5,-16,-1,-13,2,11,9,-14,-3,6,-37,19,10,2,1,-11,10,25,-8,8,11,-29,35,-9,4,-3,12,10,15,35,1,2,3,-3,11,20,-18,-18,19,-48,4,21,-22,11,4,-4,3,1,18,-32,-13,-4,6,-21,1,7,-42,-9,-18,9,-32,-16,-42,-26,20,-28,-18,-31,-18,9,14,-16,25,-19,-16,-42,-3,-28,36,11,28,14,-17,-5,0,4,23,20,-12,-1,-19,-10,-32,12,-13,-22,34,40,22,-5,-16,-12,-12,-8,2,-22,0,15,-11,10,44,-12,22,-20,-1,12,-9,-14,3,1,0,39,-46,-19,-7,8,-22,-39,32,26,29,-43,11,1,-33,6,-18,-9,-22,27,33,-11,-21,-24,34,-17,-8,57,5,0,9,-7,24,-13,-14,-4,4,21,-53,-14,17,-29,8,-39,0,-3,10,-37,5,5,-9,11,-13,-3,2,-24,34,-22,-23,-11,-17,-5,42,1,16,19,21,8,6,21,-39,-12,-17,-30,13,38,18,-8,0,-24,11,-21,-34,24,-22,23,-13,-1,27,28,-12,12,38,-14,-9,9,-48,6,-4,14,-4,-26,-20,-4,-16,5,-60,-16,-17,39,-2,14,-6,29,-7,-21,-18,13,33,-10,7,-11,-7,6,0,7,-16,40,14,7,40,17,4,8,-8,-21,-42,26,5,-2,1,3,-9,-1,-53,50,-2,38,23,8,85,-15,1,-16,2,-5,12,-49,14,-8,11,35,18,-13,42,37,-5,-23,1,21,1,16,45,-39,-32,2,-1,39,-14,60,81,-47,-17,-39,15,39,-2,38,10,-16,31,-31,22,-1,33,-21,19,55,-10,-6,13,-2,3,-19,20,2,-3,-21,38,42,19,-15,7,31,-21,-20,-1,-21,-9,38,-13,-9,42,-7,-25,16,-9,21,1,9,-35,-17,-4,-7,13,18,1,18,-6,-14,45,-9,-6,-33,-2,26,-12,63,27,6,4,-41,12,6,-27,20,9,-32,-7,6,-35,-56,-10,50,1,24,-34,22,5,32,-18,-24,-10,43,-9,-6,4,-16,-2,-15,-12,-59,-5,18,-23,-15,-26,-12,43,23,50,-1,11,-52,-13,7,-65,-5,-22,-60,-7,6,-10,-55,-46,20,-11,-6,16,-12,18,-32,-39,-85,-19,-18,21,-27,-7,-14,-5,2,26,-38,49,7,7,-16,-17,-44,-48,3,90,-21,-17,-24,-45,35,-14,20,12,-45,-7,-65,-11,-33,-16,11,44,-17,14,-29,7,9,13,-16,12,30,-15,-11,17,9,-7,40,19,-11,-3,-16,-22,50,28,-31,-20,-8,-30,-11,-16,6,5,20,-8,-10,19,10,-11,23,-25,13,-20,-4,-40,-7,-2,8,14,23,-21,33,21,37,16,-17,-4,-38,-2,-3,-30,38,11,14,0,-25,-13,-7,-28,-4,19,-11,45,5,-47,-43,-14,12,6,0,-45,21,30,25,10,-6,18,-1,-5,46,4,-17,3,29,-30,-1,9,3,-12,-24,-24,-12,86,45,27,-36,-5,-34,-16,-22,-50,-44,-46,-17,15,-15,12,-37,-6,-1,7,14,26,-14,21,-11,-43,-75,-41,-32,16,-1,-17,27,55,10,22,-26,13,3,-14,-36,15,-50,-29,-3,20,-20,29,-52,-7,9,15,-10,-50,-43,60,-8,-22,2,-33,24,68,-14,44,-5,16,-17,17,20,-2,39,-2,8,65,-7,5,31,-3,-12,-8,-13,21,-2,30,-30,-6,-14,-25,-9,-11,38,12,37,-8,-26,45,-37,-24,-12,-29,18,-7,-18,-34,29,23,20,5,44,-5,20,13,52,47,-34,-18,-24,0,13,-34,36,17,37,28,0,-32,0,-16,2,-14,8,-7,-8,-13,4,19,28,-22,-2,-16,-20,-20,-31,5,-25,-11,-29,7,11,-17,23,-21,-16,6,4,-4,-21,12,6,-22,10,-39,8,-5,-13,-24,6,8,8,-1,-12,25,10,-33,6,25,-49,-20,-13,39,11,-10,20,18,-10,10,-18,-1,3,17,12,-26,1,-13,31,12,-33,-7,-27,35,-7,1,-24,-13,2,-21,9,17,-37,-20,18,6,-5,-34,-14,10,-31,3,26,11,11,46,-4,-4,16,-13,28,23,-18,-3,-14,42,3,28,0,-2,10,-44,-1,-19,-19,-22,18,-6,31,-18,-30,6,-6,0,30,3,-23,-3,19,-7,11,-3,3,-22,-17,27,-17,7,-3,12,-11,-14,-11,18,16,34,-23,-19,-22,-16,13,0,-42,-14,-17,17,-3,-9,-25,1,-29,-10,-7,-14,3,-37,-22,-4,-10,0,5,-30,11,-11,-41,-11,-35,-6,-13,-17,-26,-4,-38,-31,10,-44,-33,-13,-8,-7,-22,6,8,-6,-17,15,10,6,11,14,7,24,7,-24,0,11,-27,15,-7,23,-19,23,3,24,5,-30,13,-13,-31,-15,9,-4,11,23,4,-6,-20,-14,35,-23,-9,-14,-5,84,-5,5,-32,-11,-17,13,-17,-37,-27,-16,8,-17,55,-32,26,-57,-48,-18,3,-8,21,52,8,16,-31,-20,15,-26,-6,-18,19,77,18,41,-36,-18,22,4,-4,-5,12,-20,-17,-1,61,-24,-4,-30,-40,-11,0,-12,21,58,15,12,21,-7,12,-25,46,10,28,36,30,68,-17,-13,57,8,35,23,46,2,-54,-7,5,-27,-44,-9,-14,-8,32,-15,14,8,-16,-8,7,-8,12,-15,-30,4,-25,-16,-12,-8,9,-4,-4,-11,-8,-4,-17,-14,-25,-12,16,-1,-11,-26,21,-6,-6,-10,-13,-16,15,-2,1,31,11,3,-27,5,-5,4,3,-8,28,-10,-17,-13,-35,14,-26,-36,-27,-5,-26,-16,10,-8,-25,10,21,-7,15,-12,-18,-8,4,-12,19,-7,-40,-3,-22,32,6,-2,29,0,-10,22,-14,-38,-38,-49,-5,-43,-3,5,13,-24,-26,19,-2,-9,0,33,11,-16,38,-58,-1,-30,-23,-3,7,84,-2,4,-21,-3,12,17,18,-9,-2,-24,-30,9,41,-23,-35,-11,-17,11,-30,15,34,33,12,-14,12,-28,6,22,43,-26,24,45,26,24,-47,-5,33,30,24,-22,-1,-5,-22,6,21,-21,-5,-33,-1,-30,-9,5,33,22,9,19,-1,-9,6,17,16,-16,-24,-11,-31,-11,11,-13,-10,-5,-18,-6,-4,-10,-39,-1,12,17,5,18,12,-6,-8,-13,-10,6,13,10,-28,30,37,-14,17,-15,-11,12,-15,-9,3,-16,-9,-22,-17,9,5,-23,-37,0,-9,-9,-14,-28,-3,13,20,-11,-17,-8,5,-7,32,7,21,8,20,-11,-20,-10,-16,-7,28,26,2,-8,30,-9,13,-22,-25,-31,-21,4,-27,21,10,21,-15,1,-1,-19,13,-27,49,-21,-21,-11,-2,11,-1,33,2,-9,-18,18,-9,-6,19,-18,5,-11,-29,3,-21,17,-29,42,8,19,-13,30,-3,-19,20,-28,14,-31,-14,13,-12,-4,17,31,17,5,-31,26,39,12,-5,-37,-5,6,16,-5,-17,-8,-13,34,-4,-7,-30,35,4,-21,2,15,5,16,2,16,17,-2,-12,-9,-31,1,11,-10,4,2,3,-9,10,7,-30,-4,-6,14,-13,-12,-5,-2,1,1,-5,20,19,27,-4,12,5,-1,2,10,-12,23,-18,1,-8,17,19,-28,7,32,13,4,6,8,-33,-27,-14,9,6,6,5,-8,-16,28,8,16,-6,11,13,6,-8,-2,-11,1,-14,1,27,28,10,-18,12,28,6,-6,9,-20,-2,-4,1,10,-1,9,-4,-1,-6,-18,19,-10,16,31,-24,2,-20,10,-2,-18,-10,-9,16,6,12,6,2,-8,-2,-11,11,16,13,22,8,-8,-31,18,-6,23,-17,-21,20,-20,-11,16,-21,2,-34,-3,25,-2,0,-24,-33,-13,-13,0,-25,1,4,-8,13,-4,11,-2,0,-4,-21,-3,19,41,-16,-35,-1,-24,20,-5,-14,-13,-18,-10,-33,-19,-14,-21,-14,-14,-17,-22,-3,24,-4,-5,-24,-3,-23,2,-7,11,19,3,-6,19,-9,8,-2,-18,-12,0,-1,2,2,3,-20,-17,14,2,2,6,-9,-20,19,2,-16,14,-19,8,9,30,10,-17,12,13,13,8,-1,-11,6,-20,-1,22,-25,15,-10,-2,-6,-15,19,1,31,-1,-13,-7,12,-23,-18,-15,-6,14,16,3,30,-31,-6,1,16,-10,5,-9,11,-20,-11,12,7,-5,-18,-15,3,-8,11,-13,30,-5,4,-5,2,3,-19,15,-23,18,5,-6,18,-31,-26,-13,19,-10,12,-15,6,-31,-6,13,5,-29,10,-23,-20,8,6,-18,-6,7,28,-4,-3,-20,-21,-21,-14,15,48,-4,-8,-33,-16,6,10,-12,18,19,-7,0,25,-3,9,-6,-23,3,-21,5,-1,2,4,16,-20,-5,16,23,9,10,-10,-13,-48,7,12,-18,-3,14,-12,3,5,20,2,-11,-6,16,27,-12,8,-3,-20,-9,1,10,9,17,18,0,25,-4,6,13,-50,9,-11,17,16,-57,-7,14,23,10,16,-10,1,-9,-30,32,7,5,12,-9,-20,-22,3,-8,39,-3,12,19,27,-11,-14,10,-15,19,-20,-14,8,-39,-13,0,-7,3,32,4,-34,-21,-3,23,5,12,8,-22,1,-10,-2,-23,31,-13,-19,11,7,18,-45,3,-15,7,-31,-35,-17,-43,-51,-18,22,-4,21,22,-7,-32,-28,8,3,-15,2,-17,-9,-8,-16,-24,-3,23,11,-3,4,7,-38,-3,-30,22,19,-9,-24,37,-48,-5,-1,-11,-5,16,5,29,-8,1,40,14,-35,-9,-25,2,12,-18,1,-7,-3,-23,-2,9,3,2,-65,-5,-16,16,2,-47,1,3,19,-11,-19,23,-24,7,30,8,-5,-34,-15,-15,-30,-31,-5,-10,-1,-28,48,-17,11,-15,5,14,-61,-14,-23,4,-9,22,27,-7,19,0,12,-6,-30,-7,16,12,0,-24,-4,1,-22,-17,-30,-15,16,-45,63,-5,36,0,-23,11,-32,-13,32,-6,-2,8,62,-11,-8,1,9,0,-18,-7,-37,-1,26,-3,-27,4,-7,9,-34,-2,11,-36,20,8,24,-5,-54,-4,-22,0,-4,17,-10,-24,32,-21,-4,-5,22,13,0,-16,-2,33,28,-10,-8,12,8,7,-23,5,-2,-9,3,16,30,17,-25,-11,-28,25,16,-13,-19,22,-44,-28,3,-19,14,33,24,19,40,-6,3,14,-16,3,-43,32,14,10,-15,-12,18,-8,3,16,-9,12,-32,-4,6,5,38,29,19,-10,14,0,-30,19,-12,-6,68,36,-31,-11,2,-12,-25,-13,20,8,-24,-51,-18,-22,8,-22,-30,69,-25,-5,-44,-1,98,76,58,-26,8,0,4,-1,-10,-16,59,14,-9,-40,5,-10,-27,12,4,-15,2,-32,-2,11,30,18,-32,24,-47,-38,6,-11,38,1,32,-32,24,3,-5,13,-16,10,-8,-19,13,-26,-37,2,-36,5,-31,4,2,-28,14,38,32,7,-44,-13,-31,-15,30,8,-6,-56,-15,-32,14,6,-22,43,-23,9,-29,36,17,-9,-46,5,-10,13,-27,18,-37,-28,-12,23,25,9,-21,-28,-14,-3,52,7,-2,-36,-29,-30,26,1,7,27,7,13,38,16,-9,2,17,29,-34,18,-6,22,-23,9,14,28,-15,24,9,-5,-12,-26,-18,7,16,19,0,12,3,5,5,5,-16,-7,23,36,-35,18,27,15,-22,-10,-10,-14,-31,-9,-22,-6,-17,-25,-6,35,-6,-21,-40,15,45,3,-7,3,-28,17,11,-8,-7,-7,-25,20,15,-12,23,18,-31,-31,-7,-29,1,-7,2,-8,-15,21,7,10,-28,-31,-12,23,9,-44,-30,-8,-17,16,-27,30,1,13,-18,39,3,-14,12,5,-41,-11,-10,-5,1,3,4,36,2,20,3,12,-25,-6,46,-9,-25,7,-30,2,13,12,-22,24,-9,21,-27,62,-9,7,-16,-1,-7,26,6,9,-21,1,8,52,1,14,-16,21,-22,-12,61,50,-11,-30,-34,-5,34,16,-18,-3,3,12,-40,-22,-12,-48,17,-40,-19,-1,31,-4,-8,-7,-17,-2,-24,-5,-29,-9,-42,5,29,-25,-32,13,0,4,20,-8,-3,-32,12,18,-34,3,-12,-20,3,15,-1,27,-9,17,-1,-9,21,5,-27,-29,-6,-41,-50,-28,25,3,-23,-55,-4,1,53,-2,24,-21,-21,4,-81,4,-54,-16,10,38,16,11,-11,28,-32,-10,15,-5,-32,0,-3,-46,-29,-40,53,2,-41,-68,-44,-9,47,4,53,-37,-33,19,-51,10,-31,-24,0,36,53,22,-1,7,7,-14,39,-12,-21,5,-13,-38,-14,-23,15,29,-37,-43,-18,-14,48,2,43,-18,-13,4,-2,9,3,-9,25,34,63,20,-3,4,-1,-10,6,-9,-14,1,-24,-15,0,-7,58,30,3,-28,-16,-11,33,8,30,18,20,19,18,13,34,6,-12,-46,-4,22,22,21,5,55,23,-3,4,16,8,13,0,32,4,-37,0,34,-9,8,9,-11,-4,-7,20,17,2,-20,-6,-24,-16,-8,-38,19,2,14,6,6,7,34,-9,-27,1,-13,10,-11,24,-6,-29,-12,-13,10,-5,-12,34,-3,-22,24,-30,15,-26,12,9,65,-34,13,-13,16,0,-10,6,18,-7,-4,-18,1,-7,-25,90,16,-50,-67,-61,6,13,3,16,-13,-19,31,-49,16,-21,-7,-9,62,18,20,-11,29,-8,-9,21,-19,-13,16,-18,1,-38,-18,56,-7,-58,-22,-63,-10,8,-2,45,-31,-51,13,-29,19,-14,-23,-9,24,34,39,-15,9,19,-61,41,-15,-32,-15,6,26,-25,-41,5,-8,2,-45,-43,-6,38,5,47,-29,-28,2,41,5,31,-6,0,-27,14,-12,14,-5,29,34,1,-13,4,-5,-3,-8,0,20,42,-3,34,34,12,1,13,-10,-17,5,33,7,46,-30,-8,-20,2,-8,2,-26,8,5,-2,5,25,26,-9,-29,-5,-2,-1,9,5,-33,-3,4,-13,17,-1,-4,4,11,-2,-2,-6,8,-18,-12,10,23,-29,38,-23,-4,-13,9,6,7,-11,-8,-18,-14,0,-6,47,-14,-40,16,-40,7,-30,-3,20,12,8,5,-36,14,-31,-22,-26,20,-23,46,-19,-18,-14,-21,4,24,-8,17,-49,-19,-46,-24,75,-15,-58,-37,-43,-13,-10,-15,38,8,-21,12,-15,31,-36,-19,-21,26,-8,29,-3,13,22,0,72,-3,-14,-26,6,4,-17,-43,70,25,-37,-25,-17,-3,15,-6,39,-4,-28,-15,-5,-21,16,-13,-29,-23,22,17,2,21,2,2,-10,15,9,-21,21,-9,-22,17,19,21,11,-11,-7,6,5,9,-12,-15,10,0,9,-45,-12,-17,-20,-26,16,12,13,19,-1,13,13,17,-3,-40,5,2,10,9,-9,-15,-7,14,-17,17,-27,4,18,14,13,-26,-2,12,-18,7,-5,2,2,5,0,-8,-6,-28,-12,47,-5,-20,-15,-13,-3,-2,-9,-30,-37,4,-30,14,-6,-19,17,-7,51,-24,-22,-38,-18,-17,-38,-15,-24,15,-4,-12,-2,-3,-2,24,10,7,-36,-28,-29,-4,29,-6,-59,-26,-31,-1,-25,-11,12,1,20,-20,-16,22,1,-1,5,3,-50,31,12,3,8,0,-22,11,33,-17,-26,16,-22,-32,29,2,-31,-14,-29,14,-18,-5,27,-12,12,-2,-2,-24,-15,15,-39,-28,46,12,10,-18,1,58,-30,21,16,-12,13,-19,-28,6,26,-5,-3,25,10,19,-9,4,-12,-13,9,-3,11,-19,-3,6,-42,-20,17,16,-10,-7,-13,19,-15,3,1,-20,-5,-25,27,29,-15,-17,4,-10,3,22,0,2,-3,24,-4,-21,-6,-16,0,22,-6,9,16,16,5,-31,-3,-12,2,3,-2,22,-13,-31,34,9,2,-13,7,33,10,10,-13,-13,-5,12,53,-36,-3,-20,17,-16,-40,-36,0,0,-8,-9,-4,15,-2,-14,40,33,-13,-27,33,17,36,-25,-4,52,-7,-8,9,-9,4,27,10,-32,8,11,-3,-4,-6,-14,-39,4,3,12,40,19,-22,-26,36,6,-25,0,17,13,50,-9,5,41,-8,1,-5,9,3,14,33,5,-9,-10,4,-15,47,-49,-21,-15,-26,-15,33,-7,-10,-6,-32,13,-11,5,-1,-2,-62,22,-20,-31,-13,7,-14,-5,-24,5,37,23,-12,-27,22,10,34,-60,-12,7,-27,-14,16,18,-25,16,-19,-5,1,-3,-10,-5,-15,-23,-16,-27,-31,0,-9,-10,-4,-10,16,21,-3,0,11,15,-1,13,-25,-15,-14,12,-20,13,-80,13,1,20,-2,-16,6,1,-8,-24,-25,-5,-16,4,23,-8,9,31,21,-10,27,25,0,37,9,23,-32,31,19,13,-19,-30,-50,-6,41,39,-33,-16,37,-10,3,-16,3,1,-55,-26,-9,-4,16,46,-4,-36,9,33,45,8,62,2,40,-3,41,21,6,-25,49,8,38,-47,24,13,26,19,27,3,-19,20,-26,19,-22,11,4,-5,-1,13,-42,-11,17,9,-11,-25,-25,0,-10,-10,28,-24,41,-14,-35,9,-10,26,-16,-11,-21,25,15,8,23,6,16,-7,-38,4,14,23,-32,-14,-8,-10,-13,-40,-17,4,-5,-39,20,-2,-5,17,-30,-28,2,1,-12,-14,-13,7,-11,-14,4,7,-2,-17,5,-23,8,15,-50,-9,10,10,-44,11,-36,0,-23,-7,-5,-28,-57,-1,-10,7,-10,-36,-3,-37,-54,9,-54,-23,-33,10,2,-20,5,14,-1,-22,-26,21,6,4,-34,21,-28,-17,6,-19,-24,-47,-81,-28,-6,37,-35,-46,47,-13,-61,-35,-16,-26,-68,-27,-27,7,24,37,-32,-20,44,24,43,26,7,-2,30,5,8,16,-9,-15,21,-33,5,-14,-16,31,31,6,-11,-7,-16,-5,-56,12,30,36,-20,-3,-4,29,-6,-19,24,1,3,-4,13,34,7,19,-12,-14,56,-17,0,31,37,37,-10,24,3,7,12,20,54,-14,16,-4,1,-9,-5,26,3,30,-5,-19,15,22,22,-10,7,-14,-7,3,-7,30,-6,10,43,36,-29,12,-6,-5,-10,27,35,13,-11,-4,21,-15,-2,9,-43,10,-12,18,-4,26,1,3,-27,16,-29,-13,-39,19,16,19,-9,-16,10,0,4,36,-79,1,13,12,-12,-7,28,30,11,-39,-35,33,16,35,-9,36,-15,1,4,-6,-41,-22,-55,-34,14,29,-50,-58,50,26,-23,-13,-28,-32,-31,-34,-50,5,18,26,7,-28,-10,60,43,55,-8,9,25,8,-29,9,-25,-12,-9,-7,-6,9,-44,31,17,40,-13,-24,-35,-5,-21,-14,5,6,-8,5,-15,9,3,-29,-12,0,-5,-3,14,-15,-5,5,-25,2,4,-11,-19,16,22,-1,3,16,-10,-13,17,-13,27,-8,20,17,-21,-18,-25,10,-4,26,-1,-7,-4,17,16,-16,-2,-20,-21,-2,-17,11,-5,26,-2,-25,-39,-11,-19,-2,-11,0,0,6,-16,23,22,-10,12,18,-31,6,7,17,-15,2,-3,7,9,10,-45,22,-33,11,1,12,-48,-51,-1,2,-9,6,-41,-30,-24,5,-30,13,17,3,25,-22,-45,46,27,-9,-40,19,-24,4,13,6,-14,-6,-47,-9,15,-5,-43,-63,34,16,-14,-15,-12,-39,-34,-39,-49,12,12,23,-12,-1,-18,25,39,18,-24,30,-3,41,-1,5,-3,-24,-7,5,3,2,-49,13,-19,31,-15,-1,-26,-21,-19,-16,-36,-4,42,15,-21,-9,-2,-11,3,-15,2,31,11,-11,-15,5,-2,-22,45,18,-28,6,7,1,22,15,-23,-27,36,-6,15,4,-19,14,15,5,-14,4,-4,6,1,-23,5,11,2,-25,-13,-8,25,0,21,7,-10,26,-28,1,-1,-11,-30,20,17,-4,31,17,-19,0,55,-11,22,21,-1,-19,12,21,-10,27,-1,-1,8,4,4,12,-11,-21,-7,16,-52,-14,-4,-2,14,-1,-13,-14,15,12,-35,-12,16,-16,28,-1,-6,27,3,2,-9,-4,20,-16,12,14,-1,25,-6,-23,9,-23,-46,-42,29,9,-7,15,2,-20,-17,-13,-27,-11,0,20,9,8,38,5,11,-12,-5,16,18,0,33,-3,-4,12,46,2,25,-3,-29,18,-31,-9,36,0,-16,-3,-17,-3,4,-3,20,18,-15,-6,21,14,26,14,-20,-18,13,-35,7,-14,-4,46,-61,7,-16,-3,-26,-28,-10,-6,-26,26,29,24,8,-10,-35,-20,9,30,7,-7,10,-19,35,7,-22,-20,-20,-53,25,-6,1,20,-61,-32,-3,-12,6,-23,-45,-9,-66,26,55,44,12,-13,-1,-16,-13,-20,48,-25,33,26,21,9,-29,-18,-16,-28,12,-7,-1,-2,-49,3,8,1,20,-4,-37,12,-9,41,64,2,-17,5,12,-7,-24,26,57,-29,1,47,2,22,-28,-20,4,-7,9,16,-7,18,-19,11,-9,23,-1,-19,-40,25,8,6,17,-15,-48,16,12,-1,-32,1,18,-8,-25,1,-19,-29,-58,6,11,16,4,24,1,20,-22,49,-8,2,-22,-16,-6,18,-18,17,-9,-30,-49,5,10,14,-39,-16,-13,-12,15,22,40,15,-10,10,19,-8,5,-10,-29,20,-63,23,-1,-27,-10,-11,6,-15,22,-8,-1,3,30,6,-10,-14,2,31,-1,-1,10,-50,23,-31,-5,-23,-4,-46,3,-3,-18,-13,-57,-5,-12,6,9,-10,-32,13,-43,15,17,-15,-20,-11,-41,-11,-34,-15,13,-13,-33,-16,17,-23,-22,-21,-16,-55,-10,-1,-26,4,-40,-9,4,9,16,-32,-35,-3,-31,18,-5,-1,-48,15,-15,-9,-22,-4,-5,-13,-9,27,-9,-20,-27,-35,-7,-37,-4,4,-32,1,-29,7,-5,13,19,-22,-29,17,19,-16,-33,-23,-47,16,7,-1,-18,-17,0,-3,1,20,-18,-20,-24,-6,4,13,12,13,-12,26,-42,26,-9,-7,-11,-2,-2,31,18,8,-29,-23,-28,15,25,2,-14,-19,-5,10,-62,88,23,23,-16,67,4,26,26,-13,-4,21,0,8,-7,-34,-15,14,39,-28,88,-9,38,3,-4,-1,42,-17,36,17,-22,11,-46,3,3,-4,-17,30,-5,17,-8,15,5,17,-10,-5,-13,6,16,19,-4,-1,22,-3,4,-23,-49,-4,23,3,17,-13,-15,-7,-13,-23,3,-40,-33,4,-24,-30,5,15,18,-12,-21,-2,-5,-2,-17,9,-36,-5,-61,11,10,-68,-30,20,20,9,20,-12,-16,-5,-1,0,5,-28,-29,-41,-28,-28,20,-11,20,4,-30,-2,-17,-8,-9,26,-15,10,-14,-27,36,6,-19,7,-13,12,-2,-28,-2,0,3,9,18,-4,-11,-14,-27,-3,20,-4,27,55,-52,33,-15,30,-30,37,-15,29,10,-1,41,40,14,-9,-18,4,1,-19,31,27,-3,42,-9,17,-29,70,-8,35,-25,4,-14,6,7,26,-19,-29,-15,-26,6,1,38,1,-21,1,8,18,14,2,35,7,-2,31,-39,11,-9,15,-12,55,-6,53,-2,4,-28,-14,6,22,-22,2,-3,-1,-20,4,47,23,-64,-34,4,13,44,10,31,-6,5,11,-6,-18,-30,-23,-5,20,-12,12,4,22,3,9,10,27,-8,-21,-26,22,13,-13,12,11,-19,-28,7,25,7,18,14,-13,-25,-9,19,-10,12,-27,-12,-32,-16,-23,16,-7,27,11,-7,-16,1,-16,-22,20,-6,5,-61,10,32,6,16,13,-24,6,-3,-18,10,-10,2,-12,26,11,-17,-25,-29,-26,3,-6,20,21,-3,10,25,32,-23,-2,-13,26,14,22,3,24,7,-12,-29,-3,-10,19,31,33,-13,-21,-20,-24,-33,20,-3,21,-4,-5,29,35,25,3,-3,-23,19,-16,-5,1,19,5,-4,31,31,29,14,23,3,-12,-15,14,5,32,-21,16,-5,50,10,30,-3,-33,-17,-11,10,7,-3,-18,1,4,10,-6,29,29,-4,5,16,11,35,17,20,-9,15,2,0,5,-27,2,-1,40,4,29,14,-6,-21,-7,12,15,3,-12,-8,6,17,-19,1,-3,-15,20,11,3,28,26,6,16,-34,1,1,-5,8,3,-14,-35,5,0,29,0,0,-7,-16,13,-2,-14,-14,9,16,-9,-25,-18,11,8,-14,-25,-5,6,22,-13,-14,-7,-25,-21,43,-5,-38,-20,-13,-4,13,10,37,6,11,-10,8,7,-9,-11,3,-2,-10,17,2,1,-14,-26,42,-11,-6,9,11}
+
+#define CONV2_BIAS {55,50,34,43,-37,35,-21,10,35,-53,-76,7,14,-1,92,20}
+
+#define CONV3_WT {15,10,3,1,-20,-11,5,-18,-9,-1,-4,-11,-5,-19,-26,-15,13,5,1,7,6,16,1,-20,3,35,0,-2,8,12,-41,-5,-20,4,6,3,-3,0,-28,-13,6,16,-4,-4,1,8,17,2,-4,-10,-9,-11,3,-2,-4,-9,-21,-10,-18,2,-6,-18,27,5,2,5,-5,-3,-4,-2,-16,17,1,-17,-13,-12,-1,-18,10,6,7,-4,-1,7,1,-4,7,-8,0,4,12,-4,-5,-13,8,-17,0,-22,-2,5,12,20,3,-6,4,10,16,4,-3,-7,0,-15,-17,-1,14,25,2,3,-15,-11,1,-4,-2,-14,-2,5,12,-2,5,-13,8,-1,-4,0,-6,12,-3,-22,-20,7,3,11,8,6,6,2,10,7,-5,-6,-6,18,-2,-23,2,1,-12,-9,-3,-2,0,-3,-9,4,-16,-3,-7,-23,-10,-8,-1,-26,-3,9,30,-16,-11,-13,-9,-11,-14,5,5,-9,-16,1,10,-5,-18,-14,31,-6,-1,1,5,-7,1,2,-17,3,8,1,2,-3,-4,3,-6,7,23,-10,-6,-3,-9,-9,-38,14,-3,9,-10,-3,17,13,-6,12,22,8,8,-6,9,9,-6,13,-1,-11,12,-2,-4,-3,-2,17,2,-8,-15,-2,-9,-10,-9,-19,2,-11,6,-5,-5,8,28,2,-23,12,-19,-12,-33,2,-8,-17,-3,-15,-1,23,-18,9,23,2,-9,18,-17,-29,17,9,21,6,13,3,13,32,-4,0,-7,10,-2,-2,-10,-5,-4,-5,8,-1,-1,-9,-20,11,1,4,-10,1,-1,-6,-24,-1,-6,-2,11,6,7,-9,2,8,-6,-8,-19,11,6,-10,5,-5,0,-14,18,-11,13,5,3,-7,0,6,-21,4,2,12,-14,3,-14,0,-10,-6,10,0,-21,17,3,19,-19,-2,13,21,-10,-11,-5,-18,-10,6,25,1,-19,0,2,-11,-36,-13,11,-24,4,-16,-3,-28,0,1,-9,-6,-3,-1,6,-11,-19,3,5,-6,-7,16,-22,-19,-11,-20,6,-2,-1,-12,24,3,-27,-2,-15,-18,-2,-3,5,-12,-8,-4,-23,1,5,19,-30,12,-5,-4,-1,10,-1,13,2,-4,-12,6,-3,2,13,5,-18,-3,2,1,4,20,13,8,22,-6,-3,8,-12,-10,-28,12,-12,-5,5,-12,-6,13,1,-17,-32,-11,20,-14,-9,-6,-11,-1,-8,-2,-13,-10,-1,31,-12,21,-32,-2,-14,-1,0,11,-1,-1,-13,16,-10,-8,-10,20,-2,1,3,-7,-17,-1,-12,-4,-14,-16,-20,-1,-2,-4,-3,11,16,6,-12,-11,3,0,2,-1,-2,-18,-21,-4,5,-9,12,16,7,21,9,13,-4,2,4,0,-21,-17,-3,2,-10,-24,-10,7,3,-15,3,-11,1,1,5,-8,0,-7,3,0,-3,2,0,31,-5,7,0,6,-13,-7,11,-15,-1,-13,2,13,-2,8,25,-6,-1,-16,-3,7,3,-21,10,0,-14,13,17,7,0,-7,14,10,-1,-6,-8,-14,-6,-16,4,-26,-11,-5,-1,-14,15,10,26,-1,-27,-22,6,23,-16,-14,-1,-12,-26,-21,-3,-5,1,-9,-13,-9,-9,-12,0,-6,-3,-6,-9,-2,-10,-3,-13,5,-4,4,-2,1,-3,1,-3,-13,6,-5,3,-18,-11,-6,-19,-2,-13,12,4,-10,23,-8,-23,15,10,-3,18,4,-5,2,5,10,1,-16,15,-14,2,33,-5,-4,5,-11,-19,-4,6,5,16,-14,20,12,6,-14,-24,-29,-11,1,16,-6,11,-8,-25,7,-9,-6,7,20,-19,-3,-7,-19,2,-8,15,-7,-5,2,-11,-11,-6,-4,4,-7,-1,-4,15,-2,-3,-2,7,-9,-16,-6,-4,-19,5,-6,6,12,14,-2,-3,-1,17,3,-11,-5,25,4,15,-7,8,7,1,-19,9,-32,19,17,6,4,8,2,-5,29,28,-9,14,14,-13,-3,5,-9,-20,-17,4,-12,0,-4,-2,14,9,5,9,-28,-15,8,-8,11,-16,-34,8,-3,-2,4,8,-20,-1,-11,-19,-14,-1,-14,-5,-3,25,-16,12,13,14,22,6,-4,1,-12,3,-15,3,-14,-12,-5,23,4,-13,3,-22,19,8,-3,-29,9,-12,-21,-12,-18,-15,-9,8,-6,1,-5,-21,7,-2,1,3,-9,-16,27,-11,-19,8,0,0,-1,-2,-9,-28,-25,-24,2,-7,-5,-20,1,-27,-15,2,8,-13,-1,-1,3,-21,-6,-10,9,4,15,-15,12,-12,-10,-6,-15,2,0,5,0,-2,-18,4,-8,-3,4,1,-9,-1,16,-8,20,11,7,12,-4,-34,11,-21,-6,-9,-12,-18,-39,7,14,-14,-1,-11,4,4,-5,-21,2,-7,9,-5,-9,20,31,17,-18,-14,-1,-6,1,-6,-14,-21,-11,-6,3,8,-4,5,26,2,-18,0,19,0,4,3,-8,2,-10,-6,13,7,-3,3,16,-7,-11,9,-11,19,-9,-6,-5,2,-1,-1,-8,-10,13,7,-9,-12,-2,0,24,10,-7,13,13,14,19,-6,0,-19,-14,10,-21,15,-1,-11,-3,21,0,1,23,-37,1,3,-9,0,13,10,13,31,-29,-3,-1,9,-2,-8,-11,-11,-6,-5,-17,15,-20,0,11,7,12,6,13,0,-12,-8,-13,-2,-3,-5,-1,-10,-6,4,6,0,8,-8,-7,10,-5,-6,-2,-23,-4,-4,-13,3,16,-1,16,5,-3,-12,9,-5,-2,11,-16,13,15,7,-12,0,-4,-18,-9,-7,4,-25,-6,-6,6,-19,-5,13,9,-1,-5,3,4,-7,16,5,-8,-6,3,5,1,-6,4,14,-4,14,2,2,-10,13,23,7,3,5,11,3,-13,-4,9,12,-6,-7,-2,-11,-3,0,-6,2,-2,23,8,-4,-13,-1,-7,4,-9,4,9,-8,-3,-8,5,-12,-14,-15,-13,-1,3,14,1,-9,4,-2,-8,-2,18,-5,-5,10,-4,-2,-8,12,30,-10,17,1,-10,-1,-15,-17,17,6,-3,-4,0,1,-13,0,2,-14,3,-4,-18,6,-12,9,12,-12,3,13,5,-6,-4,-7,2,-17,11,-7,3,-7,-2,12,0,-9,21,1,9,24,13,11,-2,-18,2,-3,-1,-14,-13,-14,2,-1,0,-2,19,-8,-3,-9,6,-20,-9,-5,-5,-4,-9,-17,-4,-4,3,-3,14,11,3,1,6,-20,12,-9,-16,-12,1,4,-6,-7,6,3,-5,0,-14,-2,20,-12,-2,-29,-15,-10,6,14,-17,1,-23,4,-2,-5,0,3,5,4,12,-20,1,6,-2,-1,1,-7,2,-2,-23,0,0,3,8,0,1,-20,17,-16,-7,-12,-2,5,1,-6,-15,6,-8,3,5,-14,-11,-2,3,-1,7,-2,13,-13,4,6,21,-18,-1,9,-7,-12,2,-12,-9,-6,1,10,5,-12,-5,5,-1,-18,-15,-13,19,1,10,-21,1,-8,8,-2,-5,-13,-8,9,0,-17,-11,-9,0,6,13,-4,10,0,-19,0,15,-15,-3,15,-7,-9,-8,-3,-5,2,5,-8,17,-5,1,-11,3,-10,10,8,4,11,-1,4,-12,-10,-11,9,-1,2,-6,-3,16,2,14,-15,2,0,0,8,-3,-20,-16,13,-1,-14,2,8,4,13,5,2,14,7,-26,11,2,-1,-13,-5,2,-9,1,-9,-3,-6,-2,19,-2,-26,0,8,-19,14,2,-8,2,-13,-16,-1,2,-12,-8,32,9,-23,-3,15,19,-22,2,25,-4,-1,-16,10,8,-18,4,23,8,4,8,-9,-12,-7,2,21,-4,3,-13,-13,-10,-12,-2,-13,-20,11,5,-8,8,-2,14,13,-5,8,-2,-10,-16,-4,-2,7,-7,12,-13,-5,10,11,18,10,6,12,-9,-12,17,15,3,13,7,-26,-13,16,-8,18,-9,1,8,-7,-3,4,6,11,-19,10,6,-4,-10,13,5,-16,-2,32,-2,-11,-2,-4,15,-30,-5,13,17,-14,9,-4,10,-30,-14,16,-17,0,-11,-8,-37,-5,9,-36,-6,-8,11,3,18,-11,-6,-1,-8,5,-10,0,-9,-7,4,-20,-7,-1,16,-5,-8,-3,-10,-7,-5,9,-2,-15,-11,2,8,-9,-18,16,7,-13,-1,0,10,-12,-12,13,21,-20,7,8,-17,-6,-9,15,9,11,-7,-17,-4,-11,-34,-5,0,-19,9,-15,-28,-10,0,-13,13,19,-7,-10,-10,-4,-8,4,-7,-15,18,18,10,-27,-9,-14,3,7,20,-5,1,-10,10,-3,-16,-1,2,14,-18,-2,-3,-2,5,8,12,-7,7,-9,14,1,-12,2,7,-12,4,-6,-7,-21,-3,15,0,-14,-9,-11,-11,3,-7,0,-4,-22,-15,2,-8,-25,11,15,6,8,2,4,-7,5,-2,-4,-13,-13,-17,-3,9,-9,-5,3,-5,-4,-1,-9,-7,3,-29,-1,0,-9,6,9,6,-13,-2,-5,10,0,4,-9,-3,12,-17,-3,-5,2,-3,13,2,-5,-6,-2,7,-8,9,5,5,-2,-15,-6,0,-9,-21,9,13,-13,-19,2,4,-2,-9,2,-12,4,-21,15,2,-12,0,-2,-17,-1,11,-7,2,27,-16,16,0,22,-18,-2,-8,-19,-16,-6,23,-12,-20,5,-24,-15,-3,-8,7,-1,-6,-1,-28,-6,0,11,-20,-1,-14,8,-8,-3,11,-4,-8,2,-15,-8,7,3,8,18,-20,-6,-17,3,-25,-6,-11,-15,-7,-12,20,3,0,-9,-31,20,-11,-16,-14,5,-5,-19,-10,-20,-11,-10,17,4,-18,-4,-5,-12,-6,-13,-11,-4,-8,1,-28,7,7,-7,16,1,-7,2,3,1,19,25,-10,12,-13,16,2,11,7,1,-2,5,8,-9,-7,0,3,27,-2,-11,-3,2,8,23,4,-7,-7,-3,-5,6,1,3,-1,12,8,3,-15,-2,0,-7,1,8,9,18,26,10,13,1,-7,17,2,-13,-2,17,-19,-7,-7,0,-4,6,-3,-5,-9,-12,-13,7,-11,-2,-11,5,-1,15,-12,-24,7,-13,0,-1,24,4,-21,-4,27,16,-9,-2,5,-7,-11,-19,-6,-7,33,2,6,9,-15,15,11,-16,-3,-26,13,-7,5,-15,-12,13,-9,-7,-1,3,-10,8,18,-2,-14,0,0,-5,-2,15,6,-4,15,-18,23,-2,-9,20,8,-21,-16,0,-8,11,-28,11,-8,2,-2,-11,6,-18,-11,-1,4,-16,-7,2,11,-15,-26,11,3,-20,-1,-14,14,-6,-8,-4,-16,3,6,13,-4,9,9,3,-14,-13,-11,13,5,0,-4,9,4,-13,10,-1,-19,-1,-5,-6,-12,-14,-23,-1,-19,-2,2,19,38,-8,-18,11,-2,-7,-12,14,-7,-18,-1,6,3,4,-12,-5,-20,3,8,4,4,-22,-5,-20,-2,10,-1,-3,-7,3,-2,9,-23,3,13,20,-3,19,-18,-29,-12,-4,-6,7,-2,-18,-8,2,-13,4,3,10,0,-1,15,5,-8,-5,2,14,18,4,-1,5,4,13,2,-1,-11,-2,20,16,12,3,-5,-16,1,10,3,9,13,3,-14,18,8,7,-1,8,-3,-22,7,-28,-7,8,19,-19,-12,2,3,-9,-1,13,2,9,-9,-4,-18,-19,0,-6,-1,0,-14,5,16,-14,-23,-14,-29,-12,-2,17,-11,-1,28,21,6,1,-2,5,1,-10,6,17,8,-2,-16,-11,0,-6,-1,-2,-18,6,1,0,-5,-3,5,-3,1,9,-16,-12,-13,-13,-7,-11,-11,4,26,5,-5,-4,1,-6,2,13,2,-21,-9,-12,-7,-24,-26,5,28,-8,-15,10,-23,-7,8,20,35,-4,-12,-19,-16,-21,-16,-4,-7,-16,10,9,9,-24,0,-4,8,-1,-5,1,15,8,-26,-23,0,2,1,-17,3,7,16,-14,1,-9,-7,-10,-22,8,-4,-6,-18,-14,-7,-19,3,-10,4,13,-4,-2,-2,-10,-24,-1,-18,3,-16,-7,2,-2,7,-12,1,-3,-32,-6,2,1,-31,-6,-24,-2,15,-13,-6,11,-6,9,2,26,14,1,9,-17,-22,-11,-16,5,-6,4,3,15,32,0,17,2,0,3,32,5,-8,-16,13,-1,-13,7,0,-8,-12,-18,-2,-22,-11,8,-11,-5,-17,-2,7,-9,-22,-4,-10,-6,-8,-4,1,8,4,25,-6,13,-3,-8,1,-10,-25,-5,-5,-10,-13,-2,19,-11,-7,10,9,-13,-19,-4,4,1,-6,5,1,-8,-7,8,4,-11,2,3,14,-3,-15,-18,14,-6,-4,24,-11,-4,1,-13,-8,-7,13,2,2,30,1,-18,32,-18,-15,24,6,5,-2,-24,2,-21,-1,8,-23,-3,21,-5,-5,-8,-9,7,-9,-13,-12,-17,-13,-2,5,21,6,5,10,-12,-16,-1,29,21,3,-7,-31,4,-25,-6,18,-8,10,-7,-2,-14,-19,3,26,33,10,0,-10,5,-11,-20,-4,-9,-14,10,-16,-12,6,21,3,10,-14,-20,4,-29,12,-8,9,1,29,-13,-4,9,-12,-20,-10,-1,-6,18,7,-16,-1,-25,14,-10,1,-22,6,8,-10,-27,-13,-8,-11,2,-1,1,13,-15,-1,15,-5,8,3,-8,3,-3,7,6,2,-3,-18,17,-15,-9,-21,0,0,18,-16,-22,-9,-9,-9,9,-16,-12,-17,25,-11,-15,-9,11,-21,21,-14,-9,7,-12,-24,-7,-5,-2,0,11,27,-12,0,25,17,2,8,23,-6,13,0,-10,8,-12,3,-25,10,12,2,-29,5,-6,-18,16,6,-9,2,-1,17,-9,-1,0,14,-2,-1,-2,-10,0,-16,-19,-15,6,18,-12,19,5,-10,43,-1,4,6,-8,-6,18,-11,6,-12,6,5,17,-34,-17,-3,-6,-17,-4,4,-1,3,12,5,41,10,-16,-16,-15,8,-6,-8,-27,6,-14,-14,-11,-13,-10,22,11,2,4,-5,-7,-2,-11,-10,-19,0,14,-8,-10,-1,-1,-7,10,6,-20,-11,-8,13,-2,-17,2,-11,-8,4,1,5,-10,-18,3,-9,-1,-10,-13,-4,15,2,11,8,-11,4,0,-17,19,0,3,-18,16,-10,1,-14,-5,-3,-10,7,-11,0,-9,5,-4,-1,16,4,-2,-24,6,9,-18,-22,-5,-9,1,-9,-3,-14,-7,-3,-16,18,37,-7,1,0,-3,-4,-1,2,12,-7,-3,-11,4,1,11,-9,-1,16,5,24,10,6,-5,1,-1,6,-10,-11,-7,-1,6,3,12,-1,2,5,-17,-1,6,13,8,-4,-11,-24,0,-2,0,1,16,10,17,6,-6,-4,8,-1,16,-8,-10,-6,-5,-9,14,1,-22,-13,6,1,-11,-18,1,4,10,-1,0,-1,-25,-4,-6,-8,-2,5,-2,20,9,1,-18,22,-9,-8,11,-25,1,5,5,-12,7,5,-15,15,-4,15,1,3,0,-17,1,-21,-11,-4,4,6,-4,4,-2,-12,-18,-3,-9,3,-10,-23,-8,-14,-1,-14,14,-7,4,-7,-4,4,-19,-14,-13,-9,-2,0,1,-2,-11,-5,8,1,15,-6,-2,-1,-13,-12,-9,18,-2,-8,-1,0,8,12,-4,-8,-23,-8,0,6,-4,-8,-4,32,-28,-3,1,-9,6,-24,-8,-11,12,22,7,1,6,-4,1,11,3,-6,-6,-22,14,1,14,-3,1,6,-11,-1,-8,-9,-1,0,-2,-14,-13,-7,9,-4,9,-15,12,13,-22,6,-1,-21,-2,-25,9,-7,-13,-11,16,9,4,20,12,-8,-25,12,0,-6,-12,14,6,1,9,-4,1,4,-3,-2,-21,-7,13,-1,-13,3,5,-1,-11,2,-16,-15,-6,-35,3,-11,0,11,47,-1,-13,3,7,-15,-2,-1,-9,-25,6,-12,-10,-15,-6,6,19,-1,-4,-15,7,-13,0,-4,2,1,4,15,-24,-23,18,22,-3,0,8,-1,5,-19,22,1,15,8,12,10,-1,-5,-5,14,-31,18,-8,10,-19,-17,1,2,-3,23,-6,-8,7,-3,-3,-2,1,-14,-16,12,-3,-14,0,0,-7,27,-6,-15,-8,13,-1,-23,47,-19,-15,13,3,-5,4,-4,-2,3,9,-34,-2,1,7,-22,20,-14,0,-2,26,-5,-17,-4,-5,-5,-7,10,-16,-28,13,-7,8,-13,-12,11,0,1,-14,-13,4,20,-9,2,3,-14,-5,-4,-10,1,-5,32,-26,12,-13,-9,-23,6,-1,-10,5,-2,-4,3,-25,-5,-2,-6,-5,17,23,0,-6,22,-9,29,-8,7,-14,-5,-9,1,-8,-13,28,1,6,-5,6,-1,-6,-20,15,-4,-2,-5,-25,-6,-19,-14,31,-10,-17,4,-6,-7,12,-2,-8,-7,-5,-7,-12,-13,-9,5,1,4,-4,-13,17,6,2,-1,3,3,-23,12,-8,19,-5,-7,-9,17,-8,-4,-2,3,-1,-13,-30,25,-17,-25,9,1,-1,2,-31,6,-5,-21,-15,2,1,-11,4,20,-10,-17,5,-3,-2,6,3,12,0,-11,13,12,0,-9,-1,-13,11,0,-2,-17,5,0,-15,8,5,-6,-5,-3,4,7,13,15,5,-10,0,-14,-10,-7,-9,-9,7,-4,-15,-11,12,-7,-2,13,-28,-7,-14,-2,-8,16,-9,-3,-8,16,-4,14,1,-12,1,-10,1,-7,-16,-7,0,7,-25,13,5,-17,-10,-2,-11,27,3,11,-2,-2,2,10,4,-11,-9,-6,3,-18,22,15,-4,-2,-9,-7,-2,1,-5,-15,-3,11,-20,2,6,-2,4,-6,4,1,-2,13,-9,2,-5,-13,6,1,0,-3,16,12,-13,0,10,-18,6,-12,-14,0,6,18,30,-3,-19,-16,0,21,-15,-1,-4,-4,8,-10,18,5,-2,-20,-6,-8,8,-8,21,0,-16,-19,6,17,-4,-22,24,-13,4,-8,4,-27,14,8,5,-11,0,-10,4,1,21,16,1,0,6,-23,-5,-10,-25,-17,16,-12,15,-11,9,-2,29,13,3,21,2,-34,-1,-11,1,-14,13,-1,-19,-7,-3,-9,-14,-14,-5,17,22,-24,17,12,-12,-23,0,-3,-8,-3,-3,5,-9,-24,-16,7,-19,5,-7,5,-2,-11,-8,1,-10,17,18,4,6,-6,7,9,-12,20,-10,-18,6,-2,4,0,-15,-2,0,15,6,-8,-20,6,-4,-3,-7,-5,-10,0,-4,-19,-10,-22,4,-2,20,7,-4,-15,-2,-7,-1,6,8,1,-15,-8,-17,-9,-9,-1,4,-3,7,-9,8,-7,-11,2,-9,-4,-5,-17,4,15,-2,24,21,10,-1,-2,-13,9,7,-4,-24,-25,-17,6,12,21,6,13,-18,8,1,-6,-9,8,-26,-14,-9,-28,6,22,19,4,-6,13,-17,5,-11,12,-7,-21,-2,-21,-5,-7,21,-3,-17,-11,-13,1,-15,2,-6,-22,-1,-8,-7,-1,8,-6,14,-3,-17,-2,-10,18,9,-6,-15,-15,3,-5,-17,1,3,-10,10,-7,-4,27,-1,-1,22,16,4,4,9,-13,-3,3,7,-6,-13,-43,0,3,21,-10,-3,-2,13,2,-11,-12,2,-11,-19,-12,-5,-10,-18,15,11,-6,-10,-7,-4,-17,8,14,-4,-4,-16,-10,-26,-19,-11,-9,-8,15,11,-11,-5,-19,-4,9,4,8,10,8,14,-10,4,16,2,17,13,-13,-2,2,18,12,1,6,3,10,18,4,-14,8,-2,13,5,-3,-9,-20,37,-16,-19,18,2,-15,-21,5,-1,-9,3,-12,-11,-2,16,-2,1,-12,-6,-3,-3,-27,-10,-16,16,22,-13,22,16,-17,-8,-23,-1,7,-15,9,-6,5,-22,-6,15,3,-7,-1,26,9,-3,-6,-5,8,4,8,-11,-5,2,-14,7,7,15,-6,19,14,9,-5,8,9,0,2,11,-4,15,-8,-4,4,-4,-4,-8,-5,-5,-4,-20,-9,-5,-40,-40,-20,-3,60,-16,-24,-3,-25,-23,-20,-4,4,-10,-5,-1,2,-17,-18,-19,35,25,-32,4,20,-6,-25,-25,-10,2,-2,2,2,1,8,-25,-1,12,-6,-15,11,-7,-18,-5,11,10,-10,19,-8,7,-13,-6,-13,-1,-8,1,0,-23,1,5,5,3,8,6,-6,1,-7,15,-7,-8,1,-1,-2,-9,-2,-6,0,-25,-4,-7,-13,-3,-4,-13,68,-31,-6,-7,-27,-10,7,-18,12,-1,12,-11,16,-12,20,-7,-4,-9,7,14,-14,-10,3,-10,-9,4,15,-22,3,-2,-1,-25,-26,0,8,-12,-19,-15,1,7,12,3,-21,9,-3,3,6,-16,-11,-1,-8,0,-4,-2,1,-2,9,1,-2,-8,6,-12,-12,-4,-7,0,6,-10,7,-6,5,2,6,15,-6,-2,-7,-8,-7,-26,5,-23,2,11,-25,-15,5,-26,8,-8,-10,5,3,4,22,-7,-30,0,16,10,-16,5,-7,-13,-8,-8,-2,-7,17,9,14,2,-28,6,-2,0,16,8,9,5,-10,3,-7,1,9,-2,14,28,-11,-2,-6,7,19,6,-7,8,-2,14,9,-14,5,-6,-8,22,-12,5,1,-4,6,14,4,3,1,18,10,-6,-8,-24,-5,-2,-4,-5,-15,-4,-5,-1,-7,-14,-11,15,7,2,-2,-7,2,-3,13,3,-12,-11,-1,10,-9,-28,2,12,-18,-3,-12,0,-4,-17,-6,-5,14,2,-16,-1,-19,-7,2,-16,-8,6,-4,14,-8,-7,-15,-6,5,36,-8,1,-20,11,5,1,-2,9,-1,-5,6,-21,-1,-7,9,16,-5,13,1,1,-14,-17,9,23,-10,14,-6,-4,-13,-9,-16,-21,-13,15,-21,-3,-19,3,25,8,-14,9,1,-9,-12,3,8,-3,-8,23,-5,-13,-16,-11,-6,-14,-15,-10,12,-13,-3,-10,19,-9,-18,-11,-9,-8,-7,-9,-12,-3,-10,-2,-22,-6,4,3,-10,3,-4,-1,-23,6,-2,-7,14,-6,14,10,-17,-13,-13,-13,-7,-11,-4,-6,-5,8,-12,26,-22,0,-9,9,-10,-27,-13,-4,3,0,11,-11,-1,25,0,24,-2,-5,-19,27,13,-15,-11,1,38,5,-3,8,-8,5,-14,2,-19,-6,0,-8,39,-10,-13,11,2,19,-11,26,-18,-12,0,4,-20,-4,-10,-16,-10,-17,9,-6,-3,-7,-1,-4,-19,0,-1,15,4,9,8,5,-2,-2,-12,-3,-9,-14,-4,-4,0,-9,-3,4,-7,-20,-5,12,5,-13,10,-3,8,2,24,-8,-10,-6,6,-20,11,-15,-9,21,1,-27,27,-1,-12,-17,10,-1,-10,-4,16,-7,9,2,22,-3,1,18,10,24,4,-1,-8,1,15,-7,-9,-13,-4,1,10,-8,-8,-3,12,3,-9,1,-3,-11,13,0,15,2,3,-6,0,2,-1,11,22,13,-13,-25,21,-1,-7,13,3,-9,7,-15,5,-29,-4,-37,-7,-18,-2,11,-2,17,15,-13,10,-18,4,-18,-8,-6,11,-1,-2,-17,2,10,-6,-21,2,-11,1,17,-4,-12,-12,-4,5,16,-9,18,4,1,8,6,-7,-6,-7,6,7,4,-1,-1,2,1,6,20,10,-26,2,-5,-3,29,-4,12,7,11,5,17,7,0,-9,-13,2,0,-11,-10,-16,-15,-1,9,-5,13,3,16,1,13,-1,-1,8,10,4,-12,-13,6,5,9,-11,-14,8,-3,12,9,2,-12,8,3,-2,-9,-12,-11,-2,-9,18,-22,11,-10,5,1,4,-10,-20,8,-1,-13,1,-10,-4,-7,-6,-12,4,-5,-12,12,-13,-25,21,-10,-15,9,-5,20,-2,14,-19,-9,7,-12,-2,-10,-5,-39,13,2,-2,-16,7,-15,-11,-6,-4,3,0,-15,-7,-7,-10,-11,-18,-5,-9,-21,-12,2,5,-9,6,11,-8,-9,5,-11,3,-4,-10,0,6,-21,5,8,19,4,-18,27,-25,-6,15,-4,-17,-23,-14,-7,-4,-10,13,-15,4,6,-5,1,-18,-8,-7,2,-10,-1,6,10,-1,-6,-22,3,2,5,-16,-11,-4,0,1,-10,-3,23,-14,-6,7,-30,3,20,-15,3,16,-22,5,-16,-7,-8,7,9,3,-20,-8,-14,4,4,-4,-15,22,-1,-11,-5,6,-5,4,9,12,12,7,-13,22,0,5,-3,17,11,6,-14,-5,0,-3,-12,-13,1,3,24,18,8,-19,13,-8,2,1,-20,-11,-1,26,26,-16,6,1,5,-8,-7,-2,1,17,-17,-33,8,16,-30,16,89,-24,13,8,-16,-3,8,16,14,15,-24,-14,3,-16,-9,4,-6,9,-1,9,1,-13,3,-4,-5,20,-9,5,16,-9,-10,0,-1,16,5,5,-5,-19,-8,-4,-8,11,7,14,39,-9,14,-13,-14,-5,12,-1,13,-5,2,-16,6,-10,-14,23,-17,1,3,-2,-18,-13,-8,-20,18,-2,-19,16,-1,5,-12,0,0,24,-19,-26,11,0,-12,8,-3,-13,-9,0,8,-13,3,10,15,-3,12,2,-3,-2,19,3,-9,15,2,4,-4,-3,2,4,-11,4,-2,1,-5,-5,7,-6,-1,4,-1,-2,-8,-10,-14,-6,1,-8,11,-10,-9,-17,1,-3,-16,-8,0,15,4,-13,4,6,-23,8,3,9,-19,-6,-6,1,-9,1,-11,11,4,-7,-3,-3,-6,6,-14,18,-6,-1,0,-3,-4,4,4,-6,-12,8,6,-17,0,-8,-5,-3,-2,-15,-6,-8,8,4,-4,-20,6,-5,5,0,0,-15,-6,-1,-10,-7,-12,-10,15,-7,-23,-36,-5,-9,19,19,-5,-14,-13,-11,21,-15,-21,-21,-16,6,5,0,-10,2,11,16,-4,-16,-11,-1,6,-5,-10,-2,-15,-11,18,2,5,1,-3,5,-1,-6,2,9,0,-17,7,-16,6,-16,-15,6,20,2,-2,-17,-2,12,-9,1,11,-28,-4,4,-11,7,-8,-4,-2,1,-2,-7,1,11,4,0,-4,1,-14,-3,13,4,-9,-23,17,-10,-5,-23,1,4,-8,3,2,0,-2,9,16,1,20,-12,8,-11,-2,1,-3,6,-8,-8,12,-13,4,-5,5,4,3,-10,7,-4,-2,10,12,10,-4,0,34,-7,17,7,15,0,-9,16,0,-8,-12,-2,-6,-7,-7,23,-8,-25,-19,15,-33,-5,3,6,4,-9,1,-11,-5,-6,-2,11,-8,-4,-31,11,0,-16,-1,30,-7,-10,-9,-22,-15,-9,1,-2,-5,30,-23,13,1,2,15,5,-1,4,-17,-11,2,7,-9,10,-2,2,-5,-9,-11,-17,-2,-1,-2,14,-2,-7,-6,-4,-12,3,16,-1,-1,2,-1,-17,9,-24,4,-12,-22,1,-5,-28,-29,18,-12,9,-11,7,-25,3,-1,-28,-3,-13,-7,-12,1,-22,-11,-7,-15,1,-24,13,-9,-19,13,20,-18,-13,1,-22,-9,-22,-4,-32,-22,45,-9,14,-6,-3,-5,31,-4,-13,-12,-24,-1,-6,9,0,-11,-9,-1,7,-2,-3,-5,15,-1,-8,-13,-16,-3,0,-3,-6,-5,-6,-8,-8,-13,-9,31,-8,11,-8,-16,5,-11,-4,7,28,23,13,16,26,-22,11,6,-13,-1,-5,6,-8,-2,-15,-7,-8,16,10,-4,4,-24,3,15,-23,7,-9,22,-5,7,0,18,-24,-12,12,-4,7,-4,4,1,-23,3,-12,-5,-6,0,-1,31,-16,10,0,7,11,19,-18,-4,0,10,-4,-19,-2,-18,6,7,16,3,-9,-5,10,3,0,-10,18,2,8,-10,-13,-15,-6,-2,1,8,6,0,-2,-3,-10,23,6,-5,-2,-1,2,23,0,2,-15,-9,-3,-5,10,-20,4,-4,-21,5,-17,34,17,-10,-2,-5,2,-6,6,-3,2,-9,-9,1,-14,-7,-21,-7,-9,-6,4,-15,-6,10,-10,10,7,11,-26,-12,-10,9,-24,4,-20,10,7,7,13,24,8,-3,17,-14,11,-2,1,-19,9,-16,-8,-6,-9,-10,-8,-4,-1,-8,-2,8,-3,12,26,2,7,-5,-11,-3,-12,-6,-2,-14,9,-4,-1,4,-1,1,-2,0,-3,11,-9,-28,6,-10,-1,-20,3,-6,0,10,-9,-23,-20,-11,2,-11,-12,-5,-11,-26,3,17,-30,-2,-3,9,13,-23,-8,4,-9,-8,-11,-1,2,-12,0,16,-12,0,1,-12,-15,-13,-13,-28,14,9,-19,-16,0,-5,-12,2,-7,-1,-7,5,13,27,7,9,20,-27,-22,-7,-7,-23,-17,1,-2,9,5,-6,9,30,29,-10,19,-20,11,-19,-9,-4,-20,-17,27,-5,20,4,4,-5,13,-17,19,-30,-3,-23,-2,13,1,-6,3,-15,-29,5,-13,-18,30,21,34,-15,0,-12,40,12,1,-13,-11,-4,-20,-8,0,-8,-11,2,-8,-4,-10,10,-2,-6,-14,3,-9,0,-5,-4,0,-20,-29,-12,6,0,-1,10,-4,-10,-16,22,-14,3,3,-4,19,11,0,-13,34,-14,1,-4,-7,-15,-18,-8,4,-7,12,18,19,2,5,-6,11,0,-5,-13,-14,-6,-1,-4,-6,-7,-9,3,1,-4,23,-6,21,6,-1,2,10,-1,7,-9,3,6,-3,-10,13,29,-1,10,-12,8,13,-15,2,1,15,1,-3,-8,-12,-20,-15,-19,-11,8,-9,-9,19,-6,3,-4,-21,-13,8,-12,-5,-9,-6,-7,-7,15,17,-13,10,-4,-8,-22,-8,10,8,-7,13,20,16,11,2,1,-10,5,-5,-13,-14,-5,-9,-3,-5,-15,8,7,5,12,11,6,-5,-3,0,10,4,-14,6,3,3,-7,8,-7,-9,-19,-13,-13,-4,-4,-7,-4,1,-11,-8,3,22,11,-4,-3,26,-29,-18,3,-7,2,14,5,2,4,9,6,-6,3,3,4,-14,27,21,-13,4,2,6,10,-3,22,9,-5,-16,18,-1,-18,-17,22,4,-14,5,20,10,-10,-1,27,-10,-18,7,5,-7,8,2,-3,6,-7,-5,-3,10,3,-10,-13,12,5,-3,-1,3,7,6,-7,-11,-9,0,4,-8,-16,-2,5,-15,-30,-2,0,-14,2,2,-16,-23,5,3,-3,-8,-27,-13,-11,-11,-8,-6,-14,-31,6,-12,11,0,24,13,-2,-2,-7,-23,-23,9,3,-16,-20,-11,-31,-9,22,0,8,-5,6,-19,-14,-2,7,-4,-13,-8,-15,-7,-12,-17,28,-8,-8,-4,-8,-10,-15,-11,-3,4,20,-18,-4,-11,1,-9,-11,-31,0,-11,11,28,8,-5,-5,1,15,7,4,-2,21,19,-18,-22,8,9,-2,14,11,-1,5,-7,7,1,-2,-10,24,-12,-3,-19,11,21,-1,15,27,-7,-20,1,-15,-6,-13,-10,-2,-13,18,1,-5,-7,2,-5,0,-17,8,9,-8,12,1,-8,-5,-13,8,-2,2,3,-6,2,4,-12,-12,-1,7,7,-2,5,9,3,14,-9,-12,4,-12,-16,1,10,-3,10,-21,-9,-8,5,6,2,1,-10,2,2,-2,12,-20,2,6,-7,0,14,-7,-4,13,-13,2,-10,5,14,-1,-6,8,-12,-22,-11,-12,-15,-5,-17,-14,-8,18,9,-21,1,-9,-3,-13,-17,-3,-12,4,-17,5,5,19,-12,2,1,-1,-2,-7,3,-16,4,3,-8,-4,21,1,6,16,-28,7,0,-18,17,-17,-2,-2,0,-10,5,17,-16,-9,16,-9,-1,-3,-5,-4,5,3,19,5,16,11,-10,17,-8,8,-5,5,-4,-1,-14,12,-20,27,2,-6,0,-20,0,15,5,-4,-28,-18,1,10,2,-5,-12,9,-13,-3,-12,-15,9,25,-16,4,-3,-4,-12,-3,-23,-2,-12,3,-2,16,8,-7,0,-5,8,14,-7,13,-21,-2,-22,5,-5,0,-11,-15,-7,14,-30,25,6,1,25,4,-15,3,-7,-9,-5,15,-12,10,-1,6,-9,9,-2,17,7,4,-24,2,11,-11,-23,4,4,-8,-14,-13,35,-7,-15,-12,-6,3,-23,7,13,-4,-3,15,-1,-9,-7,-3,19,-12,-13,4,-9,-1,-18,5,-20,6,-1,4,3,-4,0,0,-27,-16,6,-3,-4,-7,0,2,-19,16,-1,-2,5,-5,-7,13,-15,7,10,-28,16,1,17,9,-4,-6,4,-7,-6,11,-18,-18,-13,13,10,-16,23,-11,4,2,11,-24,-8,5,-16,15,3,-22,2,-9,-10,-18,-16,-24,0,0,17,7,-12,8,-6,8,14,-7,15,14,-18,12,-19,-5,-4,4,-9,15,-15,4,14,-7,17,1,-4,11,15,8,-11,9,-12,-8,13,1,-13,9,8,3,3,-3,-25,-21,5,3,13,16,4,3,-16,28,-11,-11,5,2,-37,-13,-2,-1,42,-16,28,6,-11,-7,-1,-5,-2,-10,-15,21,2,6,-4,-4,-7,-25,-20,-41,9,-18,-9,22,7,-10,0,-2,15,-18,-8,39,-8,19,-25,17,-4,-5,-6,5,6,-12,9,-2,-28,-11,-17,11,8,-2,-13,0,-15,0,-13,7,-6,10,4,9,7,0,-7,6,-20,1,-18,2,9,2,-20,-3,-12,-16,14,-12,-16,-6,21,-7,-11,26,-16,16,-1,-10,0,-24,-7,-11,-17,-27,-6,3,-21,-15,-21,-4,-22,-34,-1,-27,-17,-13,2,0,3,-8,-11,8,7,11,8,9,-5,3,-26,13,-3,9,28,-13,8,15,-15,0,-14,-19,0,5,11,15,-3,8,-13,-9,-5,-7,-11,-11,6,-7,3,2,-4,5,-18,13,7,17,1,-16,-4,-4,5,-18,-27,16,19,9,9,9,7,2,0,9,4,-29,-15,4,-11,-14,8,1,9,-24,-2,-6,-33,-34,11,-8,6,-1,3,22,-11,-13,28,0,11,-19,16,4,1,5,-25,-8,14,14,2,-9,6,6,-2,4,-9,2,-6,5,27,6,-3,4,1,-8,14,-8,-3,-17,-10,-13,-4,-6,-14,-11,8,-20,-4,-5,29,-13,33,-3,-26,-3,-8,-14,-10,-24,12,-19,-8,1,12,1,26,16,2,-21,19,4,0,6,-7,-5,-2,2,3,5,7,-10,-23,8,-23,-3,-12,-3,5,-6,3,6,-4,16,5,1,-20,-13,-15,-27,14,-3,-1,-6,-4,1,25,21,-5,-2,-6,-3,0,19,8,0,17,4,-26,-13,-9,-11,8,-2,-7,-12,-2,-15,9,6,15,-4,23,5,-10,18,-6,2,-10,-7,-1,3,-9,-5,2,9,4,-3,-24,-9,-17,14,13,23,-15,5,3,-8,-5,-2,-1,-10,-25,-17,-18,14,-21,-17,7,-3,-6,9,-6,-9,2,-5,-4,-13,-13,-11,-3,-6,-9,-3,1,18,2,0,4,-3,-15,-12,3,-6,1,6,6,4,-19,16,-2,-4,26,7,-20,26,-20,-13,36,-4,-9,8,5,-9,13,9,38,-5,-1,17,-21,9,-6,0,-4,7,-21,9,-5,-9,-7,-6,31,-6,2,16,-2,-1,-15,-29,4,18,8,-8,2,10,0,-15,5,-18,-12,-7,-24,-11,-24,0,-13,2,10,8,7,-2,-6,2,11,13,-1,0,-11,-11,-8,-8,-17,-12,-17,40,-2,-16,-20,-3,16,-21,-16,-12,-3,11,-11,-20,-8,1,-5,-8,-25,-27,11,8,-20,-4,-17,8,19,-14,-1,9,-5,7,-13,-5,7,-8,2,-9,-10,-19,18,-1,31,-16,-5,-8,11,16,6,-22,-2,15,-14,-10,5,-7,-7,-13,-2,-5,-3,12,-11,15,17,-19,9,9,12,-27,7,-3,-15,-20,-18,-12,-7,-12,-18,-29,-21,-4,-21,-9,-13,-3,26,-12,-6,0,3,34,4,-4,-4,-12,-9,-8,2,-34,1,-14,-26,13,1,15,18,9,17,25,-23,-8,-17,-5,3,3,9,-11,-18,1,6,2,2,-1,2,3,-13,0,7,9,14,8,-4,8,5,-10,-5,-4,-1,9,9,19,5,18,9,14,17,0,3,19,-10,-7,-16,-22,-15,-2,-8,8,10,-16,-10,2,-16,-23,-10,-28,6,0,-18,-15,5,3,4,12,1,4,2,4,-13,-14,0,-7,-1,3,-15,-13,2,-11,-9,-7,1,5,-3,0,-12,15,-2,-10,14,-3,-21,-2,17,-3,-13,1,-22,2,4,14,1,-1,25,-10,-20,1,35,3,-11,2,-2,2,-4,-17,-18,-6,32,-11,-9,-13,-13,-2,24,2,-7,-1,5,15,-1,-10,-15,-18,-17,-16,19,-16,7,19,-11,-13,7,9,1,7,-2,1,6,17,-14,-9,15,-13,5,20,2,-6,-1,-7,-9,-28,-13,0,-2,10,-17,1,4,-12,15,16,-16,13,-6,-9,4,-4,4,6,-7,-3,-3,0,3,-19,-1,19,-7,16,4,0,-4,15,1,-16,3,9,13,-3,-11,-19,0,1,-15,18,-15,-9,0,3,-22,8,13,-24,-4,-10,-8,10,25,-2,9,-11,3,22,9,-9,-1,16,9,7,-7,1,-7,11,-17,-14,-14,-12,-15,-2,-1,-19,0,-17,7,-9,-23,29,4,-9,0,4,-15,-29,0,10,-17,-2,9,-12,3,-12,-9,7,34,-1,24,30,-20,-1,17,2,-18,9,-11,-14,2,11,9,8,12,6,-3,0,-28,-5,-16,-13,-3,1,-19,-5,15,-8,-4,-20,-8,7,19,11,-5,11,5,9,-7,-16,-21,11,-20,-11,-9,-29,-2,12,-8,-17,6,0,-1,-9,3,-23,-8,-19,-17,-16,4,10,7,22,-13,-26,-3,-13,-16,-11,-6,-19,16,-4,2,5,3,10,8,3,0,-2,-20,-14,4,3,-21,-6,11,5,-13,8,3,-9,-9,17,-3,-1,-5,-22,-3,-10,-3,1,-1,-8,-3,0,3,7,2,-1,20,-6,-14,11,-14,3,6,-8,-5,-7,-10,4,-14,-10,-4,-4,-18,16,-7,3,7,-8,-2,-2,-23,7,-14,-12,11,1,-6,-6,1,11,13,5,-4,6,-4,-8,-8,12,-9,1,4,-20,-21,2,15,-6,23,9,2,7,-5,-6,14,17,8,1,-10,-9,-22,3,13,-3,9,-3,-7,10,-4,-1,8,-7,-32,29,-13,-20,2,0,-4,-2,4,-15,16,9,19,6,-9,-17,4,36,-11,4,17,29,-10,-24,-4,24,6,19,4,-19,11,-4,0,-20,-17,-10,-14,3,-17,-5,-1,6,-5,22,-11,8,-5,-4,-18,-13,-12,-4,18,-13,-14,-9,-6,15,1,7,-8,25,-10,-10,1,5,7,-3,-2,-24,-2,-6,8,7,16,0,-11,5,12,-18,-33,-34,1,-13,-11,3,19,6,-4,-13,11,-5,-6,12,-5,-13,-5,-9,13,4,8,24,-8,-17,-15,1,-13,-17,-6,-19,9,-12,-3,-13,-1,4,-24,6,4,-5,1,2,-2,-34,4,-18,-3,-14,-7,-14,7,-19,-6,-3,-6,-2,12,8,-15,-14,3,-1,1,-2,-3,12,12,-6,-25,-20,-4,-4,10,-7,-21,-20,-2,-14,21,14,-3,-29,5,-11,-18,-18,5,4,-4,13,-19,-20,-18,48,-5,3,9,-11,23,0,-23,-14,-22,3,-30,4,-24,-21,-16,1,1,11,2,-4,10,5,-21,-25,18,14,-27,-3,-11,-4,-20,10,-10,19,4,-5,17,4,-2,22,11,0,-5,-4,-9,-8,-4,22,1,29,0,23,18,-2,-7,0,-11,-8,-12,1,7,-6,8,3,-15,19,-7,-11,-19,-11,-6,-23,-14,7,-15,-5,-23,-7,-22,-2,-4,12,12,-9,-14,-5,-12,-5,-9,15,-18,-8,-16,-9,-20,-15,-18,-7,5,-11,-3,-7,9,-1,8,-2,-18,-4,-16,4,11,-8,-11,-10,9,-12,-12,14,-5,5,-1,-1,8,-6,4,-13,-13,9,-2,6,15,-7,-5,3,4,-1,-6,-7,0,5,1,6,3,16,-8,27,-12,8,1,-6,0,-10,-8,10,1,2,-11,-2,2,-9,-3,6,1,15,2,-16,-15,-1,-7,7,-14,8,-6,-11,-15,-8,-12,-6,-5,4,3,-13,7,-8,21,7,-4,4,6,15,16,-14,3,1,16,-10,-10,2,-7,7,10,7,14,-3,13,4,8,-7,18,9,13,12,-2,-5,-7,-5,-2,-9,-12,8,11,-14,0,-15,6,4,-2,11,-2,-5,-3,-4,-27,-4,14,-8,5,-20,9,6,-7,-1,-1,22,-1,-11,13,-10,-23,-1,1,-11,7,-21,10,8,-11,-8,-12,24,2,-18,-10,-12,0,-9,-13,1,-21,-16,-14,4,-4,-17,-10,-7,-9,-7,-6,7,6,-3,-8,0,-5,-7,0,9,12,1,-4,8,-7,-2,-5,21,0,3,-6,15,-6,-14,-6,5,-3,17,-10,13,1,-5,11,14,5,-13,17,1,11,8,4,9,-1,-10,-7,17,-3,-19,11,6,4,-7,31,-7,-13,4,1,5,12,-10,-27,2,18,-25,0,-13,-12,-6,10,-10,-8,10,-8,17,-5,-21,-11,-13,0,-1,5,-5,20,-1,12,-8,-13,0,1,0,14,-14,9,0,1,-18,-2,6,-3,-13,7,18,-8,7,28,3,18,15,-1,-12,9,-10,8,3,12,-10,-7,-3,-12,2,-12,13,-12,5,-6,8,-10,-12,4,-18,-2,-7,3,3,-19,7,-17,-12,-23,10,-20,-19,18,23,8,-31,-15,19,-12,-27,2,-6,-22,-23,-16,-6,13,-12,-7,34,11,-25,15,15,-2,-6,5,-11,-11,-13,-9,-19,13,-1,12,12,6,-27,-3,-12,-15,-7,24,6,8,0,-11,-21,8,-6,-13,-9,-7,-16,-13,12,-14,3,-17,3,9,-13,9,-2,2,-9,-17,-6,0,-5,-16,9,-3,14,-4,9,3,-20,-7,17,-6,-22,13,-2,-6,-9,-8,21,-10,-10,-3,16,-10,-13,2,2,8,-11,-7,0,-11,-14,-2,13,-3,-7,2,14,-22,-15,4,1,5,3,6,2,-7,-10,-4,-5,-16,-16,11,-6,-5,-10,-24,1,-14,8,9,-23,9,-10,-12,-7,0,3,-8,2,13,10,-12,4,-19,-1,18,-8,9,-5,-5,-1,2,5,25,9,17,8,-11,15,-4,0,3,0,13,-1,-1,-12,-16,-11,-10,17,-2,5,11,0,12,-11,-10,-4,12,0,11,5,-1,-11,9,9,-15,1,-11,1,5,0,-15,0,14,2,4,-1,-7,-7,29,8,-15,10,0,-14,3,8,-7,12,-3,-24,3,10,0,-21,-21,-13,-17,-33,-30,22,18,-6,-7,13,-29,-33,-11,3,-6,-17,-13,-12,-18,-29,-23,33,13,-4,-16,31,17,-12,8,31,15,-9,-3,12,-17,-21,-19,4,-10,6,3,-3,20,16,10,-4,5,5,14,4,-9,6,-14,-10,-5,4,5,-29,-7,-3,-2,-17,-20,1,-13,9,-9,24,0,-7,15,1,-5,23,-1,-12,17,9,-19,-7,-1,-4,-18,-27,-7,2,9,-5,-8,2,-1,-5,18,1,-23,-1,-9,-5,-10,5,-7,5,-15,3,-20,-15,5,-14,26,-7,-9,-8,-11,-12,-15,-1,-2,9,-8,12,-11,-17,6,-12,-8,-12,5,12,7,-16,-6,-6,7,-6,6,12,22,-3,0,-17,-10,8,-9,18,2,6,7,4,-8,-15,16,-5,-2,15,14,-9,3,13,-5,2,15,-7,-10,5,-4,-8,-6,-2,-5,-7,2,19,12,5,-7,-6,3,10,-11,3,15,-16,7,-2,-1,-14,-1,-4,17,10,4,-20,-2,2,-13,-15,-11,-33,-9,-12,-13,-7,7,13,-14,-13,16,3,-9,-3,12,-3,-6,-10,6,-7,9,13,11,2,2,4,-11,-8,-16,-10,3,-8,18,-18,0,-4,14,0,-5,6,1,2,-16,-16,9,-11,-10,8,1,-3,-1,18,5,-23,8,8,2,1,-19,-4,1,9,-6,16,-4,6,-4,5,-7,0,-6,2,14,10,-2,-8,12,1,-30,14,12,-7,-11,-7,-8,-7,8,4,-23,-15,1,-10,1,-8,3,8,2,-13,8,17,7,-7,1,4,-9,1,-16,-23,-10,0,5,17,-2,-7,13,9,7,-2,-7,-3,15,4,-23,-16,-7,-6,-16,-15,14,0,-6,0,5,-11,12,-9,-2,-4,-5,-11,-3,-7,-12,0,-12,2,-12,4,15,-7,25,0,11,7,8,12,23,15,-18,2,-4,5,-16,9,-3,-13,0,-7,-14,-19,16,19,7,5,7,-3,-2,-5,4,10,-3,-3,-15,9,-8,-7,5,-4,-2,-3,8,5,-4,0,-9,-4,18,11,-2,6,5,-11,1,-8,33,2,-12,1,-5,4,-7,24,19,-14,15,-17,-1,-7,4,-15,-8,-6,-4,-16,12,1,17,5,-2,-19,0,-4,-15,-13,-1,4,-9,-8,-7,-14,26,9,-2,6,-5,-16,-1,4,-23,-15,-22,-12,-13,-2,-8,4,-13,15,4,2,-11,-5,11,16,-10,-8,-13,-12,4,-7,-21,1,-8,10,17,-2,-9,24,11,13,-4,-8,1,4,-2,11,6,-4,6,-11,-7,-10,15,6,-11,-17,-6,1,11,-12,-3,-5,-15,12,12,-18,-8,-10,-3,-25,-16,-4,-19,2,-13,3,-8,-19,-5,12,9,-13,-8,-4,-1,-8,-2,1,-14,-2,-7,2,-14,-7,-19,16,-9,0,5,-13,-4,6,7,5,-6,3,-1,0,1,-14,-7,-1,-6,-3,20,3,6,10,-7,3,-7,11,8,3,-14,4,8,-4,6,-8,-4,-14,18,5,-2,-13,-3,-5,-13,-3,-10,-2,-5,12,-9,2,2,-10,10,-27,-2,12,-20,-6,-9,3,-9,-16,3,15,4,12,-3,-12,-5,-19,-20,-4,-2,-9,-19,-1,-27,-14,-10,2,-6,27,11,-20,3,-24,-1,2,-5,-1,-16,8,-15,-13,4,-5,2,-7,14,8,8,-25,-10,-8,2,-13,-14,3,5,9,-7,25,2,-19,-3,-9,-3,-27,-12,-18,-6,-16,-18,-1,-7,-3,-7,8,6,-12,7,-15,-1,-29,-7,-10,-7,-2,-4,6,-23,-10,9,27,13,-12,-8,-6,7,-27,-37,-8,15,-1,-10,15,-19,-6,-5,5,10,-14,-1,-4,13,-10,-30,-19,39,-12,-16,8,-19,11,-5,9,5,12,8,9,0,-15,-13,15,3,-2,-7,10,15,-4,-7,2,-3,14,-1,-9,-5,4,-6,-18,-14,3,6,-7,-5,-8,2,-10,1,19,-5,-31,-17,5,-3,3,4,19,10,-8,18,-1,23,10,8,20,-11,-12,-13,18,-11,-10,10,11,17,1,5,2,-9,7,-12,7,-19,2,2,26,-13,4,35,-1,15,-2,-20,4,-25,-4,-4,8,-18,-5,-29,-16,16,-23,8,1,16,-15,-2,24,-1,-1,-2,8,-24,-3,-11,-8,-11,-12,-5,3,0,-19,-11,8,1,-22,-21,4,-18,2,-7,-20,-24,-32,21,18,3,8,2,-17,3,5,-25,-2,-11,-13,8,-19,-5,-28,4,24,-3,-1,-19,-7,-10,-14,-9,9,-10,-6,-28,-16,-10,-8,1,3,1,3,-2,5,10,2,-8,-16,-16,-6,-10,-2,17,-5,14,-19,10,17,-6,-6,-14,8,16,15,-9,-16,5,-1,-4,-9,-3,8,0,5,-2,-3,-10,-10,1,10,-14,-8,-18,-1,-12,-15,-2,20,9,-6,0,-2,-1,3,-18,-12,-11,-18,-1,-27,9,1,-17,3,-6,13,4,-10,-12,-10,-10,0,6,2,-18,-6,1,0,-13,-7,7,4,5,-2,2,15,-8,27,5,-12,-14,3,5,4,-14,-14,10,-20,4,8,2,31,-10,8,-5,-3,-1,-12,-6,-17,-1,-9,8,14,-1,3,-4,4,-1,16,-5,-5,-4,10,-15,-14,10,11,15,12,1,-3,1,-21,9,15,0,-22,14,-5,2,-1,23,-17,8,18,-7,-12,7,-1,-8,6,6,12,14,-9,5,-5,13,12,6,-8,12,3,-8,27,1,-10,15,-5,2,-4,-11,-20,-21,1,-19,7,-3,-6,8,5,14,10,-9,-15,-6,-6,-3,-22,-18,14,-6,-16,8,4,29,-12,-14,-12,-20,0,3,5,-28,-12,18,-9,-14,1,-8,-15,-11,-34,-11,-23,-9,-12,-13,13,-17,-9,26,-6,-13,1,-9,12,-3,-16,-21,-16,10,-11,5,14,-13,-15,9,-2,-18,-21,-10,4,-21,-6,6,8,13,20,20,2,8,14,-8,0,13,9,0,7,1,-21,10,3,10,-17,2,-10,9,-12,-10,32,18,-10,11,-2,9,-7,-11,10,-3,5,-4,-14,16,-14,3,-12,17,1,-3,6,-3,-8,-29,5,0,3,-7,-4,11,-13,-18,-12,19,6,-4,7,-17,-15,-15,5,26,13,-2,-2,-1,0,16,5,5,-8,4,4,-6,-1,11,-3,-11,-2,8,-10,-9,-1,1,-11,-2,-6,-7,3,-14,-7,3,19,4,14,7,-18,-11,-5,-12,10,-8,-8,1,16,0,23,-26,12,13,-23,21,-10,-13,-13,2,3,6,3,1,-16,-20,20,-12,-5,4,4,-1,-6,10,-11,16,5,-2,-10,-1,15,-23,-7,4,-13,-2,18,-22,-19,-5,-9,6,-10,4,-20,-1,38,-5,-5,7,-24,-4,15,-20,-13,19,1,21,2,4,8,6,1,-10,-13,18,4,18,15,-1,-12,-7,-5,-12,7,-7,-1,1,10,-10,-8,5,3,14,-9,-7,-3,-11,1,-7,-11,3,-19,8,-1,-6,0,-10,7,-4,-4,-13,-3,3,-3,3,3,-7,-18,1,-8,-15,-1,-4,-3,-12,4,-5,-10,0,-3,-8,-5,0,4,11,-12,20,-5,9,-18,-31,6,-15,12,6,-21,6,-11,-9,33,9,5,18,6,-15,23,9,-28,-1,23,12,-6,-10,10,-15,19,22,-16,-2,-21,2,5,29,-32,11,0,9,-2,-2,4,-14,-1,7,-9,6,-24,15,16,-1,-24,0,-2,-5,-3,-2,34,8,3,8,2,-6,-2,-1,12,-33,8,16,11,-6,-2,-8,2,-13,13,2,2,8,-5,-3,-15,-34,-8,1,-6,-17,-5,-29,-13,-9,48,8,-12,-4,4,-7,3,-10,-13,18,-14,-9,-5,-13,-11,-2,-6,-2,-1,-13,-18,-7,-14,2,-30,9,-18,6,7,7,-6,-4,-2,-1,-1,0,8,-2,-17,-10,-7,-2,2,11,1,4,12,10,2,-6,7,-12,-5,-2,3,-20,4,8,-1,10,6,0,-12,-10,10,-17,12,4,13,-25,-13,-11,-1,17,-17,-10,13,-11,-3,0,-22,-6,-14,-13,-17,0,-6,2,14,20,4,-19,-8,-16,-2,-8,-28,-20,5,-10,-7,12,27,9,-8,-4,0,0,15,7,1,-13,-20,-21,1,-7,-4,-8,18,15,-10,-11,17,10,8,-4,6,10,-6,-3,-2,-19,2,-17,6,5,8,2,7,13,4,-14,-1,10,1,-6,0,-10,26,-18,1,6,-18,-8,-10,4,-18,-5,9,0,-8,-5,4,1,-3,17,-10,15,-15,-8,-1,-1,9,1,-16,-4,-18,10,-4,-32,-3,-4,-1,5,9,14,-5,-3,-10,1,-3,-10,-14,3,-1,2,-5,-11,-7,-5,-7,-4,-1,-3,-10,15,7,8,7,7,1,-12,19,-7,-5,10,13,9,13,-21,-6,-6,-15,-1,1,20,-21,-9,-18,1,9,-5,1,4,0,15,-5,-12,7,4,5,0,3,9,-15,-10,2,3,6,8,14,-15,3,-6,-17,-11,-15,24,-5,-11,-15,-14,-1,1,1,-1,-2,-23,-18,-4,-5,-5,-23,17,1,10,-20,-23,-7,-7,-18,-23,-1,0,-3,10,-3,10,-6,28,2,-8,7,-6,6,0,33,0,1,-12,-4,-5,-8,8,-6,18,-3,9,-10,14,-23,6,-2,11,6,7,-2,6,8,-2,-17,-11,-11,12,27,-13,-9,8,12,6,-4,-12,4,2,-14,-4,-5,0,-18,3,17,-15,-1,10,24,18,9,-1,17,6,-1,-6,-13,8,-26,14,27,-11,-2,-1,-3,-21,-2,-1,7,6,-20,-5,-20,-14,-14,-7,11,-9,-4,-30,20,-5,-7,-18,14,1,-3,21,-19,3,16,7,8,-25,-15,-22,4,-8,10,-17,-15,7,0,-8,8,-3,-12,-7,0,-5,-7,-11,17,3,14,-7,-13,-4,23,-12,-2,-13,-11,16,-8,-12,-2,12,10,12,-7,-18,-1,-13,20,-23,-5,-35,-9,12,-3,-23,-1,-6,0,7,1,13,-11,3,11,1,13,-12,-24,9,-12,2,11,-27,3,-7,0,3,-10,9,12,4,-13,7,-2,-12,15,1,5,-18,3,13,-7,-2,-17,-7,-9,19,-2,-1,-13,11,-18,-16,12,-12,5,11,-9,2,-4,-12,14,15,-9,-4,-10,13,-8,-14,12,-7,28,1,-14,-11,-7,0,9,3,-22,-9,1,12,-8,-26,-6,-22,8,19,-10,-4,12,9,-1,-13,1,6,-1,-5,-2,-8,13,-16,1,3,2,16,-2,2,-9,17,4,-7,-8,5,11,-8,-3,-12,-13,-4,29,4,1,-32,0,-19,3,-7,-15,2,-1,-12,-1,-8,2,-19,-6,22,15,-10,1,13,-13,-12,-2,16,3,-16,-4,-4,13,-14,-3,-2,9,4,-5,-6,-13,-6,-5,-8,-6,-22,0,1,-5,-14,-9,-3,16,3,5,-10,2,-4,0,-6,-1,-17,2,9,11,-15,-15,-8,-5,-16,-2,0,-1,23,15,-23,7,8,-1,-28,20,-11,-2,-25,15,-17,-6,6,19,-6,-13,-8,5,-19,-1,-28,0,-11,-6,2,15,-2,-15,10,28,10,0,5,4,-6,1,4,7,11,34,-27,-12,2,-11,-15,-2,3,2,-15,-9,-27,11,19,-2,1,6,-3,-26,-12,1,5,-18,-4,-7,1,-15,-14,9,6,-10,4,-7,-13,-12,-26,-6,14,2,6,-3,-10,-21,-19,-6,9,-6,-1,-26,-17,-17,12,-14,9,0,-5,-7,-15,8,7,-9,8,-7,30,-9,5,-15,-2,6,15,-3,12,2,7,4,6,10,11,7,29,-1,-6,-17,0,-11,3,-13,7,-9,1,-25,-10,21,23,2,-4,12,2,-11,-4,-1,-1,-15,-12,1,3,-11,-11,13,-1,-6,17,2,-4,-7,-8,-22,0,-12,-7,-9,-23,1,-14,6,32,12,11,-31,2,-24,13,-17,-25,-18,-4,-7,-21,3,1,-22,31,-12,-5,-21,22,-11,-10,18,4,7,3,7,6,9,-10,-2,-19,-22,-11,-10,13,2,-5,8,1,6,6,-8,3,-10,-3,-9,-9,-8,-11,-11,-2,1,4,-7,-8,-3,11,-1,15,-6,-4,11,0,0,6,0,3,1,-1,-12,-15,-7,-10,-4,7,3,-9,11,9,-9,9,4,7,-6,12,-1,-5,-16,-7,-1,-12,2,24,-4,11,11,1,-6,-2,-3,0,15,17,-19,21,-2,11,11,-9,16,-10,-10,2,-4,4,0,3,4,-6,-2,-6,5,4,9,-13,8,2,-7,9,-18,9,-7,-1,-2,1,-2,9,1,15,9,-4,11,6,6,-3,-10,5,6,-10,-21,-24,-6,-3,1,15,0,-6,2,-2,6,-5,-14,6,-9,-7,-17,-14,-2,-5,3,-21,3,-2,-10,-1,-15,-14,-5,0,-4,-13,-8,-5,-13,6,-7,-9,8,-15,14,-20,1,4,-20,-9,-18,21,17,1,6,-2,-8,-2,9,-22,8,-8,-14,-22,4,-15,-17,41,6,-24,4,-16,-6,-14,-3,-17,-21,-11,-9,27,17,0,-21,27,-12,-39,-4,-19,-6,-27,10,2,-7,-11,5,6,2,-1,-11,-9,6,-8,3,-5,-11,-11,14,0,-14,7,-14,-11,8,-8,3,-12,1,-6,4,8,-13,-13,11,-14,9,-1,-14,4,-10,-2,-19,-5,8,10,-8,15,-11,2,6,-17,13,-7,7,-14,-12,-11,-15,6,8,-2,-3,-9,9,8,7,-13,10,-5,25,4,1,-8,34,0,-9,-6,4,-23,-2,-27,-22,-4,-3,-22,-6,17,1,-6,-23,-13,4,-13,3,-17,2,-17,-5,11,-8,0,-9,-4,-5,-14,-2,-20,8,-21,8,6,1,-9,3,-18,-12,1,4,-9,-11,2,-23,-20,24,6,2,8,-4,1,-11,5,-7,-18,-8,-1,-4,10,-7,-25,-6,15,5,16,5,21,3,-10,1,-21,33,-3,5,10,25,-6,-10,9,22,-4,-5,-1,-13,10,20,6,-16,10,17,-2,2,-2,12,-15,-15,4,0,-9,-1,3,19,20,-8,-5,15,-6,17,-16,8,-2,-14,11,4,-6,3,-5,-1,13,-4,14,9,-10,3,-8,-5,-4,-7,2,13,-15,6,-3,-10,5,2,0,9,0,-13,4,5,-4,-20,8,10,9,-12,-15,-6,-12,-15,-13,-10,6,-1,4,-1,-1,-13,1,-1,-4,-14,5,2,4,23,2,-8,16,4,9,-9,-11,-9,2,8,-7,-6,-2,12,15,26,-2,-7,-1,-1,-10,10,-9,17,5,6,-10,-6,-6,15,20,30,20,-20,-3,8,-4,-11,-11,-5,-8,11,-4,-8,3,-5,1,11,-9,-5,-8,-7,12,-3,-5,-3,9,-11,-18,-3,-10,0,-13,15,-7,-16,-18,-20,-6,-2,13,-4,-3,-14,-20,15,-19,1,-20,-1,-13,-5,6,-11,-19,-23,15,18,-11,0,33,-3,-7,6,7,8,-5,7,-19,0,-12,-18,-2,-5,-8,0,9,2,-8,-7,5,-19,-15,-6,7,-3,19,-1,-14,-18,1,-7,-3,9,-2,-15,-10,-27,6,-5,19,22,23,8,-12,-9,-8,-4,-16,-10,-6,21,-6,-14,4,-8,4,28,1,2,-13,-11,-21,-16,-16,-22,-21,-6,-18,-19,-4,-1,-12,-5,-14,-11,18,7,-27,-16,0,-9,-2,-5,20,-10,-13,-7,2,-2,-17,8,-7,-12,-17,-6,-3,-5,-5,-10,7,-12,-14,-21,22,-29,28,28,0,0,-5,-6,-15,1,19,-4,-5,-21,7,-13,6,0,8,12,10,-4,-14,-8,-14,-16,-10,23,0,-11,1,-31,-9,-8,-1,-3,-4,-25,-12,7,-12,-15,-16,-12,19,-10,-15,-24,20,-2,-8,-21,-15,-4,6,-22,-18,-2,-10,9,16,16,-20,5,40,6,3,17,19,-12,5,-1,-7,-30,-35,5,-10,-7,-2,-1,1,-1,-28,14,19,-14,3,28,2,-14,-23,0,14,-9,-14,18,-8,-8,-18,-16,0,-5,12,8,-8,8,-8,0,33,3,-5,-14,-8,-32,-14,0,-13,-14,3,1,4,-2,-7,16,11,3,-2,-6,5,7,27,-8,-16,-17,-4,-3,12,-5,12,4,-20,5,8,6,0,-18,6,24,15,7,-2,-11,-13,1,2,13,-27,3,40,1,-14,-10,-19,-3,19,30,1,4,17,1,-12,3,2,-1,14,-6,4,-11,-9,0,-17,10,-8,19,10,3,2,-5,-7,4,1,11,0,-9,18,15,-6,15,-6,14,8,13,2,13,11,5,2,4,-5,-2,4,7,-2,-5,10,6,12,4,-8,-16,-10,-6,-3,15,-6,0,-16,-5,3,5,16,2,-10,21,-4,-2,14,-4,10,8,-8,0,-5,-19,9,11,-4,-4,3,16,-8,-6,18,-1,6,-5,0,11,-5,-4,-9,-5,2,10,-8,5,-18,-14,13,-5,24,0,2,5,-9,-1,-23,-7,-3,-12,-10,-10,4,8,12,12,7,-14,11,-20,-10,1,8,-11,1,19,4,-17,1,2,-11,-3,-11,-19,-12,-34,2,-1,-15,-9,-12,8,-2,0,-14,6,2,-6,-22,-24,15,-6,1,-2,-26,-2,-12,-8,20,-9,12,-4,-16,1,-13,-8,4,-5,4,17,-14,1,-7,-20,14,16,7,5,-17,8,14,2,-12,0,-2,-13,-14,0,-3,-4,1,18,12,-5,4,8,4,-4,22,0,-3,3,1,-8,3,-7,0,-5,8,-2,-12,-2,-14,-14,-6,-7,18,-1,-9,-1,-25,-13,-13,14,5,-6,-19,11,-4,-10,25,12,14,-7,2,18,-11,8,0,4,6,1,-11,8,0,1,0,18,-8,18,-11,-3,-2,-4,-9,12,-3,15,2,-2,5,1,-19,4,-15,-11,-14,5,-2,-6,-7,9,9,2,0,-5,1,-8,0,10,5,-5,19,-8,-7,10,-11,-8,6,15,5,-8,-19,8,-5,12,0,2,-4,-6,-6,6,-1,-8,-5,1,-8,-1,-4,4,36,-18,0,6,7,-9,-4,20,2,1,-13,14,4,0,1,-8,24,-4,5,5,-10,-23,4,17,-11,-1,0,1,-6,0,9,-6,-11,-15,-8,-9,2,13,-4,-8,-10,19,9,-13,10,1,-18,-12,5,10,-10,4,3,-6,-20,-8,-5,-2,-5,-5,12,8,5,-1,-5,5,-16,-1,-9,5,-13,-15,-8,-5,-16,-8,-19,-7,-12,-11,-5,20,3,2,14,-9,-2,-13,-10,-22,-9,-3,1,-8,3,14,-20,5,-9,-1,-27,-13,-10,-1,-21,12,-6,-9,1,-5,1,2,2,4,-15,1,-12,-9,-14,-2,-16,20,-21,-1,-6,21,-2,-11,20,7,-7,10,-9,7,4,17,10,1,5,9,4,3,15,-18,-13,-5,6,-1,-3,-1,-8,3,-13,-1,1,8,-13,3,-9,-13,-12,4,-22,5,28,17,22,0,-28,-22,-25,19,5,4,4,8,-20,9,-25,-12,-5,10,-1,-18,-38,-11,-13,17,-3,0,-5,28,-4,23,-9,13,8,11,-4,1,-32,-14,-21,8,-12,6,-8,40,-13,-8,-15,-17,-2,-3,-8,-3,-15,4,-10,14,-13,7,-17,-19,-19,-14,-16,-5,21,26,8,-11,1,-1,-9,-6,-20,-7,-22,-16,10,11,13,-15,-8,29,1,-22,2,-2,-21,-3,-18,0,1,-4,4,1,7,-2,-9,-28,5,-12,-28,-10,11,0,5,-16,1,-1,-7,-10,1,10,2,15,2,4,0,-12,-4,15,-17,4,-21,7,-10,11,12,-19,0,-8,-21,18,-15,6,-15,2,2,-2,6,8,-2,-5,19,-12,-8,-2,-9,-4,-8,-11,-10,-4,7,3,20,11,11,10,21,-6,-6,-10,-4,-5,-9,-3,-23,-10,2,4,-6,-7,5,1,-5,5,-9,-14,-2,-5,-21,3,5,-27,40,-10,17,5,-12,-23,-7,4,-24,-9,3,15,5,9,12,19,24,-6,16,6,13,5,0,-4,-6,-34,-19,6,-3,-7,-19,-11,15,10,13,1,17,-15,10,1,0,-6,-9,1,-10,-1,10,-19,-5,34,20,-20,51,-4,9,8,-4,-19,-32,-9,-10,-13,10,-6,-16,15,-12,-17,24,21,-13,9,-7,-20,-22,8,-2,-29,-9,6,9,-10,-1,-14,2,6,-27,-9,-20,-3,31,2,33,6,-7,-17,-1,3,3,11,8,16,-15,1,-16,8,-10,-3,1,1,3,-3,1,-6,1,5,-6,8,-16,-4,2,17,-7,16,-11,-2,-11,-6,-13,0,-14,-12,-16,-12,9,-7,-14,-10,-5,13,-11,10,10,-11,-11,7,-12,-11,-18,-21,-1,-7,3,-4,-35,1,-10,9,14,12,-2,-15,-9,-9,-2,-20,-7,-8,11,14,-17,9,10,4,-17,5,-13,10,-12,-2,-13,-8,0,-1,-28,8,-6,-13,-8,-1,3,3,9,13,-5,-6,-9,11,-2,12,-9,0,25,3,-12,14,-5,8,-14,-6,-7,-17,-11,-24,0,9,-5,-10,5,-5,-27,32,1,-2,-7,2,9,-12,-1,-11,6,1,40,-8,-8,-7,-16,-6,-13,-5,-1,-25,5,1,14,-21,3,-17,52,-17,-5,13,-19,-10,-17,-10,-5,-19,-8,-3,15,-3,-18,-9,-6,-24,17,8,-2,-6,-38,-9,-8,-5,11,-18,14,-7,-33,-25,20,8,5,23,5,0,-3,8,-10,18,4,4,-1,4,5,-12,7,2,2,15,4,3,-8,12,-5,-7,-11,-4,11,-8,-7,14,4,-4,-6,-7,11,-19,-21,13,-1,3,16,10,-3,-13,-7,4,-9,-5,13,9,-16,12,-7,-7,-13,-22,-9,-9,4,-27,-16,-11,-4,-2,-31,-29,-6,-8,-15,-10,-10,-2,5,-7,0,-20,-24,-13,1,5,2,-23,-9,-1,9,8,-3,14,0,-3,2,-7,23,-11,1,-2,17,-5,-2,16,10,-9,-12,13,-11,-17,-12,-16,5,9,4,-14,-17,-4,5,-7,-2,12,-3,13,3,0,-9,-2,-5,22,-3,-21,-7,5,6,-1,-16,5,-19,-5,-7,-2,20,-12,2,1,-7,6,1,-22,7,17,4,-18,0,5,10,-16,2,-15,1,-14,1,30,2,0,5,12,-2,-6,-6,15,9,-7,1,-3,15,-8,1,4,10,10,-6,2,0,-10,-8,7,1,-32,-13,-13,4,-16,-8,-4,1,-12,-12,-15,-13,4,-6,1,-1,-21,-9,-14,-15,-2,11,-20,5,-3,-3,-13,-1,-7,-8,-13,-6,8,4,1,7,3,-15,16,16,6,0,16,-9,-17,5,7,5,8,-5,-3,-6,-13,-11,13,7,-2,12,3,1,11,-1,9,-13,9,2,8,20,0,3,-2,3,13,-2,10,-15,3,-12,2,4,-25,-14,-1,14,-7,-5,9,-6,-9,-10,1,23,21,-9,-4,-13,-11,-3,-2,-4,-12,4,-5,-4,-2,-1,-13,11,-18,-19,4,-23,-7,-4,21,8,-13,-4,9,13,1,-4,-3,0,-16,6,-4,-19,7,7,0,0,-12,-10,-6,-7,-7,-2,-13,3,-1,3,-2,-15,5,10,0,10,8,9,-6,5,5,1,13,-11,8,-1,14,-3,-6,-1,-3,-4,0,-1,0,-4,-4,-3,6,11,-9,18,14,-24,-16,13,2,-12,-1,14,-12,8,9,-2,-4,12,-7,7,32,-3,-24,-18,-5,-9,-29,6,4,0,-14,-5,-22,24,21,32,6,-13,-4,-11,3,-18,8,1,-2,2,-5,23,-4,-7,27,-15,-17,-23,2,-22,-5,-13,30,12,-5,4,0,6,11,-7,-14,-13,2,-11,-19,-2,-9,5,19,-5,-7,-8,-2,-13,-11,-6,-8,4,-5,10,-2,15,-12,10,-9,-11,-4,-9,-3,4,-23,-9,4,3,-11,-21,-7,16,4,-4,11,-8,-13,8,-2,4,-14,28,-17,-14,3,-13,-10,0,32,10,1,2,-13,-6,-11,11,17,13,-12,-8,-9,23,25,23,-9,20,-10,17,4,-2,0,-22,-5,12,-9,5,-8,4,10,15,-12,13,-15,-5,5,21,-5,-10,-2,18,6,2,0,14,-3,10,-15,-9,-1,-11,-6,0,13,8,1,-15,23,-11,-2,-17,-16,18,27,5,0,-16,13,2,-5,-14,-18,-25,11,-23,6,13,-19,-16,7,-25,-15,19,-5,13,-8,15,21,-1,-23,-7,7,5,-7,-11,1,-11,-22,6,-3,-1,10,-7,-8,-12,-5,2,8,-7,-9,0,2,10,-11,-7,26,7,17,-1,-26,1,2,7,4,15,7,0,-6,9,9,-14,-3,-11,-11,-19,-8,24,16,-4,0,-6,11,-8,-17,-13,-14,-4,-3,-23,-9,-33,0,-12,1,-3,0,7,-3,2,-25,-12,6,17,2,-6,-5,1,23,-20,0,-10,-11,5,-24,-8,3,-29,4,-20,1,-2,-1,2,8,-12,3,-1,5,-14,-11,-14,8,-12,16,-5,-15,14,-10,20,2,-12,7,-12,-14,-12,-14,7,-8,6,6,-1,-4,8,-6,-7,-10,-3,10,-15,10,-4,26,-24,-4,-10,-22,-18,9,-10,3,-24,2,-13,5,-1,-4,-5,8,11,-3,-2,-8,14,-5,0,-6,-5,9,-23,1,-15,4,-16,-12,-7,2,10,-16,7,-9,-5,-13,-10,6,0,9,2,9,-4,4,-20,16,4,-11,19,-12,2,-1,-2,25,2,9,11,10,22,-20,-16,2,-3,-9,-6,-5,4,16,-7,4,8}
+
+#define CONV3_BIAS {18,36,-46,-45,64,8,13,-19,28,1,14,-57,23,20,-2,32,48,-11,85,73,-7,52,125,33,125,13,92,-72,89,-1,11,70}
+
+#define IP1_WT {38,-13,5,-20,15,-4,-3,13,36,-19,10,14,-18,-17,-11,15,25,-18,-16,-9,-9,-8,-4,21,-11,10,4,6,7,9,-14,-9,17,-6,1,8,18,5,14,12,0,2,9,-8,-3,15,-7,2,-18,-6,-26,20,-6,9,10,-2,12,11,-10,-7,18,-12,-12,41,18,6,11,-3,-1,2,11,24,1,22,9,6,4,33,-18,-12,-26,-22,7,3,-2,-8,-3,-8,19,-16,28,-18,1,2,16,-26,-30,-18,-12,-30,9,9,-7,13,7,12,-11,16,-2,-1,14,-10,15,11,4,-15,-5,-12,7,22,-15,-12,-7,1,22,1,-12,29,3,1,-3,-12,-5,-7,-1,22,20,-6,-20,25,3,5,1,2,-17,-2,-2,4,4,0,15,-19,6,-7,-20,11,-18,-26,14,1,0,-9,4,-8,11,-16,-1,15,-16,-7,17,-13,-10,1,2,8,14,-2,-16,32,-10,-10,12,-16,9,-11,-10,-15,3,9,-30,58,4,-20,6,-10,-6,11,0,-1,13,14,-14,0,-3,-12,-4,22,2,2,14,1,10,1,-12,-8,17,-12,-1,-10,-9,-9,-2,11,-28,-25,-6,-5,4,10,-3,11,6,16,13,-3,-6,5,35,-12,-1,5,26,-3,-29,2,-4,-6,-15,-6,-11,8,-8,-12,1,-13,-2,7,12,-16,7,-5,11,20,-6,-2,42,21,36,-4,-12,1,-4,25,6,0,-12,5,28,-5,1,5,-15,1,-2,1,-5,-4,-10,41,-14,9,-11,-23,0,33,0,-9,13,-9,-3,6,1,4,1,3,-9,4,2,-16,-2,21,-32,-9,6,-12,-2,3,-7,29,-8,-27,10,-3,-3,10,-20,-3,12,0,-4,-4,-11,7,-6,8,2,-11,6,7,-6,-13,-2,-4,17,-11,5,0,11,1,4,-6,-17,-9,-25,7,4,4,21,17,14,-5,4,-12,-17,5,46,-7,17,-10,22,0,-9,-13,-13,12,-4,1,-4,-17,-2,-7,-14,-14,-14,7,9,-11,-2,3,6,15,4,6,3,8,20,10,16,-4,-20,-10,25,7,-4,5,3,1,-2,-2,8,2,9,-2,-6,2,-5,-11,4,1,24,-10,-11,11,-17,-4,-5,-14,11,2,2,0,10,13,-31,9,-14,13,19,21,-29,-10,4,9,-33,3,9,0,-13,-16,-1,-3,-4,20,3,-2,12,-6,-38,-16,-17,-8,10,12,18,-10,-8,16,25,8,-4,-1,4,-12,-6,-8,-2,11,-10,2,-16,-11,40,-17,11,5,4,-21,-1,25,33,-5,12,-7,1,6,2,-4,5,-17,17,12,-18,3,6,-8,-9,33,-5,10,-22,-3,16,-3,-22,29,45,-5,-5,-19,11,13,-10,-12,-15,8,1,16,14,-3,-4,7,-9,-5,-6,1,2,5,-15,-32,-11,-9,8,-8,9,3,-18,-4,23,12,4,-14,36,3,-4,41,14,-3,-2,2,-3,12,4,-4,8,-15,-2,7,8,8,3,2,4,11,-1,10,-26,12,-7,11,-16,-1,28,-25,19,8,-5,-8,-3,-8,-4,16,-8,-14,-9,3,16,8,8,8,4,-12,3,-6,-12,3,22,-7,-21,-11,-14,-4,-1,7,-10,-3,6,13,-14,61,-10,-14,-15,-3,13,5,-30,-20,-15,-25,5,10,-9,12,8,-1,-7,5,-17,-1,-13,0,11,-6,60,5,0,-20,6,21,-22,6,-12,-9,1,-3,1,-19,-21,-7,-4,7,-15,-6,-9,11,-5,-5,12,-12,6,8,15,2,-6,-23,-23,0,-4,6,-8,-9,-21,31,-5,3,-5,1,5,-1,-7,-6,30,-14,-3,11,11,5,-4,0,15,-7,-8,-3,-4,2,-15,-4,-20,-7,13,-10,-15,-19,-25,-16,76,-15,17,26,2,7,-16,-17,-14,-1,-9,21,-4,-5,2,42,-6,2,-8,-6,6,6,-5,3,-10,-2,6,14,-12,0,4,22,26,-5,-12,-1,-4,28,19,2,11,-22,27,-20,-6,15,-9,1,-10,-9,4,-6,-5,4,0,2,5,-11,-9,-11,-6,16,22,-4,-3,2,1,-7,11,6,6,8,-13,-9,-16,7,1,7,-16,-15,-2,-3,11,3,-12,6,-17,-15,18,-5,11,8,-10,-8,22,5,-6,-4,-17,-10,-2,12,-16,2,-7,-5,12,4,-18,1,9,-14,-5,1,-4,13,-6,-2,11,-8,4,1,-8,-8,0,1,6,-4,23,4,-3,-7,1,20,-11,-8,1,-14,3,12,10,-6,-5,44,11,5,-2,-3,24,3,6,2,1,0,-13,7,2,13,-9,7,9,2,-14,2,27,-14,1,-10,3,1,23,-10,6,4,-5,12,11,-7,-3,-7,1,-11,-9,12,-21,7,-10,-9,-14,17,-2,-2,-4,2,24,-8,-12,-4,4,14,5,21,12,-7,0,-3,3,-12,0,2,5,-5,11,-4,6,-2,33,-10,-2,15,-6,-10,12,-10,5,6,7,-2,11,3,1,16,2,-11,-6,11,-10,-5,-3,6,-7,-27,5,1,-1,-2,-2,3,-18,0,4,-10,4,1,-3,-10,5,-7,13,-16,-15,22,2,8,-2,16,23,-11,19,-3,-12,-11,9,-11,-24,8,-17,-5,-3,-22,6,2,8,12,-17,10,4,-1,-6,0,-17,5,5,-1,-22,1,1,3,31,-7,6,-3,5,6,8,-4,-1,-11,11,-12,-10,31,-8,-2,-10,-9,28,2,-10,-8,-19,6,7,4,-16,17,-5,9,-17,-11,-3,13,15,-14,-5,10,-19,0,-2,7,-6,1,2,13,3,4,-14,-1,-14,-7,-11,46,18,2,6,-10,-18,55,14,-4,-1,3,7,-12,23,19,8,0,-12,9,-4,-11,-10,-21,7,9,4,-16,-2,-6,18,-14,-15,-9,-11,-10,-8,3,4,-21,3,-9,9,13,0,19,8,-12,-8,-30,1,6,6,9,-23,-1,3,-25,39,-27,11,-19,8,-12,7,17,0,10,-7,-5,-2,19,-3,-12,-20,9,4,18,4,4,10,-6,10,-20,1,6,-3,6,4,5,-7,-3,-6,-8,5,16,14,12,-20,2,-6,9,-14,-2,-26,2,12,12,-15,-16,14,6,3,-8,-5,-1,-4,0,-12,1,6,6,1,8,-4,-9,-13,-5,-16,42,-11,7,-8,-21,-2,-5,-13,-15,-11,-7,5,-11,15,32,-3,-10,6,-10,11,-8,10,19,-17,-28,-1,-14,-8,-12,-5,2,-12,3,31,5,-19,33,3,10,-9,-1,4,-15,1,12,0,-8,-20,2,2,-13,1,-5,11,0,-17,1,-8,5,4,3,15,27,4,-2,5,-36,2,-2,-16,0,12,-5,-3,6,31,-12,-14,0,-8,-1,-14,8,29,-8,-2,5,-3,1,-12,-4,10,12,-4,-8,19,-1,-15,-1,9,14,2,-16,-2,15,3,10,-11,-5,-2,2,9,2,-12,4,11,0,3,2,-10,-11,15,1,0,-23,3,-3,-23,0,-6,-12,-1,11,-12,-13,2,-4,-5,-3,17,0,0,0,9,-3,4,5,-9,-11,4,-5,7,-9,-1,-9,11,-7,-16,-3,-9,-7,-11,8,-2,-6,3,11,3,-4,-7,-14,1,12,-12,-1,-9,15,19,8,5,2,26,7,-19,-7,-17,-4,-7,-1,33,-15,1,-8,1,-4,-6,-5,-3,-14,10,-1,-2,12,6,8,-7,26,-6,-12,6,0,31,-9,19,-11,-2,14,-6,16,-1,1,5,6,-4,-13,4,11,-6,2,7,-6,-15,2,-3,7,-3,-13,2,-5,-6,6,4,-4,11,-2,32,-3,12,0,20,-1,-8,-1,-10,5,18,-37,-13,-5,16,-3,11,6,10,-3,-2,9,1,-17,1,-13,4,4,5,-6,2,1,11,-18,-7,-11,11,-2,-9,-3,7,0,-16,6,3,3,9,-9,1,26,-9,3,-6,-12,3,1,17,1,-5,4,2,3,-22,6,-18,-18,-17,-15,27,6,9,5,9,12,-9,-2,-13,-3,-12,10,0,-3,-8,-3,8,7,16,1,-9,38,14,-9,-8,0,-8,6,-11,-19,-3,-9,-18,13,5,-5,13,-4,-2,-8,-15,5,42,-14,-4,0,0,-3,12,-2,-5,5,18,-39,13,-6,12,7,13,6,8,0,7,2,-49,23,-15,-11,23,3,1,11,-1,-3,7,-1,-26,24,7,-2,-11,3,15,2,14,3,-5,21,-19,-17,4,-4,-16,-18,9,-11,25,1,5,-7,7,-2,-15,0,-5,6,10,-2,5,7,-12,-8,-4,10,16,0,-32,7,-7,-26,-24,20,-5,4,-6,2,-5,-4,-3,6,13,-17,10,14,-3,-11,-9,15,4,1,-11,-8,-10,0,20,18,19,-5,22,-11,23,-2,-8,5,9,11,2,-11,31,-14,0,-14,1,11,-6,28,30,-7,-7,9,14,-6,8,1,-5,22,17,-19,-18,-13,5,18,3,11,-1,3,3,-7,4,-11,-3,-9,-30,20,-18,14,8,11,-1,23,-13,5,-11,0,-8,-4,-5,-9,10,2,2,0,17,14,-21,25,-18,-2,-8,0,1,0,-1,-29,17,-4,-18,18,-10,7,9,3,-3,0,-5,23,18,8,9,9,17,-14,4,10,-10,3,-13,-4,-3,6,-9,21,-25,2,6,-2,-26,23,-9,1,20,8,9,-12,-2,3,-6,-2,-10,-6,5,-3,23,-7,14,-7,-14,3,-7,-4,-16,-6,13,-3,-5,-5,30,-6,7,7,6,5,-23,12,8,-18,-14,-6,23,-14,-5,4,-1,19,18,1,-6,6,-14,-2,9,21,5,5,-1,2,2,-8,4,-5,2,-8,-14,-1,-3,15,13,6,-10,0,3,1,5,-12,12,-6,10,-7,16,3,22,10,-6,25,-19,-2,-11,-15,8,-14,6,-9,10,-3,8,5,-2,-13,-10,-4,-5,0,-1,-5,-1,-16,-3,3,6,4,22,9,17,-2,-6,-16,25,1,4,4,23,-10,0,-2,-26,10,2,25,22,-1,0,1,-16,-5,-7,-10,-22,-14,10,-7,15,31,15,-17,-7,36,12,-22,-3,-7,10,8,-2,2,7,-4,8,2,-11,6,17,-15,2,-22,-33,-19,19,-23,-8,1,9,-10,10,2,4,5,-6,17,6,0,11,-8,-10,-18,-6,-2,21,3,-11,-1,4,6,2,17,15,-13,-1,7,27,-11,-1,-2,2,-9,2,5,3,2,-3,-3,3,18,12,-1,11,-7,24,-7,-5,-9,16,3,6,-5,8,7,1,-12,-2,15,9,-18,1,-1,-12,0,-5,5,9,-17,31,-4,-8,-10,-12,9,-2,9,4,-18,12,-11,-6,5,0,3,16,2,1,10,-16,-4,9,-6,-3,-2,9,-10,-16,12,5,9,-6,31,11,-2,-16,-12,10,3,1,-9,-8,10,4,-7,-6,-15,6,-10,4,17,-24,17,2,-33,9,-23,-1,-1,32,-5,16,-8,3,12,21,-1,-24,-1,-24,27,-3,-8,18,-1,-10,-7,45,-39,-18,2,-4,-6,5,5,-19,34,15,36,11,8,-7,-14,-11,0,0,-11,2,6,-18,-25,-17,1,-3,-15,-31,37,-9,-14,10,-24,1,-16,1,13,-21,-11,-5,15,5,6,27,4,27,24,-5,-19,37,-19,-18,-10,-17,-17,-16,-1,18,14,11,12,6,35,-17,35,-14,-12,-5,7,1,-8,-9,10,-8,-14,1,23,1,-24,-7,-4,-20,49,18,15,8,-12,-30,10,0,-7,-8,10,-3,-2,6,-25,-22,-10,-10,0,1,9,-18,-7,6,-11,11,-6,7,-12,1,-16,-15,-10,22,-5,86,-12,16,-41,-11,-1,-1,12,26,11,-7,12,-20,42,6,8,16,6,-27,4,2,-24,-20,7,43,-15,-5,-2,-8,3,-15,12,-16,-4,5,-5,1,2,9,3,-17,19,4,-11,-1,8,0,-13,6,-10,15,12,-28,-14,55,-4,13,16,-42,-5,46,-10,-8,-3,-14,-13,-15,0,26,-7,-8,25,34,-12,-34,22,-10,-9,-17,-5,11,-11,-14,-6,-6,-9,0,14,7,-14,-19,7,-8,37,-13,-7,-7,17,-16,19,23,-14,-13,-7,-18,9,18,-20,-25,1,-22,-26,14,-28,16,-17,-6,4,6,-26,-6,-5,-6,-17,-5,-5,19,13,22,-16,-14,4,-8,-15,3,2,8,7,-3,-6,-2,17,9,5,1,-12,-14,0,-14,-9,11,15,39,-5,-25,2,-18,-5,4,-1,23,18,-9,-7,2,22,-10,10,-13,37,14,-11,-9,-6,-5,14,-6,-9,-8,0,-8,6,28,-7,7,25,-13,-6,25,-3,7,-11,-14,-8,-7,-14,15,10,6,11,33,-2,-23,-16,10,14,-3,8,-10,0,-14,17,7,2,24,-6,-9,23,-1,-19,-7,14,-14,-4,-2,6,2,5,6,-1,-11,9,5,-7,9,-7,-6,14,-14,-6,3,9,0,-1,-4,2,14,-22,-11,18,8,-36,2,-1,9,-14,-4,2,-8,4,-1,5,-8,29,-16,10,-1,1,-8,35,1,10,4,-17,-13,15,-4,0,0,22,-31,4,18,-7,0,-2,-11,-15,29,10,3,7,3,5,-16,26,-6,33,-8,8,2,-7,9,12,11,10,11,10,2,-4,-17,9,-16,-29,-7,-1,-19,29,-11,0,3,-3,1,26,23,-3,7,-4,19,-5,-29,20,21,7,-4,3,-23,-5,-11,3,1,-27,-5,20,-12,22,-5,7,14,-6,-15,-16,5,-19,-7,11,-2,-16,-7,-12,-12,-21,-9,3,-9,1,-14,11,-11,-9,6,-27,-13,-7,-6,4,49,-7,4,9,-13,-12,56,4,11,14,-15,12,19,-4,-25,11,-17,-22,15,4,-6,-8,2,-5,0,-11,1,-23,-6,3,21,-12,-1,-7,-22,-23,-1,19,1,-7,-10,-20,5,-8,5,-21,-1,-2,13,-6,-11,5,-9,-9,-13,18,-3,2,5,-12,-6,30,-13,-4,-18,20,0,8,-8,8,4,0,-7,6,5,6,29,9,42,-2,-12,7,14,-10,-13,1,-1,-17,8,-19,4,-17,-13,-20,8,25,-1,-17,19,10,5,10,-6,3,-12,14,30,-6,-11,-8,-4,-17,-12,-9,-12,41,-16,-21,-2,-15,22,2,9,2,-5,5,2,22,-8,-13,-19,56,-16,6,33,-4,35,-3,10,-15,13,-11,-5,11,0,1,-5,3,-6,21,-12,-6,-16,7,15,-6,-5,-15,1,-8,1,-3,-17,-29,-2,1,-12,9,-8,-8,-8,30,10,18,17,-34,10,5,2,17,-14,-6,-3,0,-22,6,20,-32,-5,-21,-16,8,-8,1,-2,16,-3,-6,-20,-13,5,3,10,13,-9,-13,11,0,4,5,-10,-9,5,-19,10,-4,-11,-3,-12,-4,-11,-7,-21,-30,-10,6,14,8,-2,-1,16,1,19,-15,-14,4,-1,-4,4,-7,12,-13,-12,29,-1,3,0,2,4,-11,-3,-3,-22,4,-6,3,6,9,-25,16,-4,-14,36,3,5,2,-15,-4,1,-11,13,-4,-3,-4,0,-4,-3,44,14,-2,-7,-7,13,-1,-6,-9,2,0,28,-13,-8,-6,1,-5,-6,-9,6,6,10,-3,6,-2,12,-15,5,0,0,17,-2,-18,4,6,2,3,-7,-2,-10,-19,-4,-7,-3,-4,3,9,-17,10,-4,-10,-12,-2,-10,7,-22,-7,-7,1,7,-2,6,-8,-8,7,18,9,-5,3,-6,-4,-10,4,-14,-11,-7,9,13,1,-5,-15,27,7,-4,-13,0,-9,11,8,11,0,-1,0,-4,9,5,9,-15,5,-10,27,-8,6,11,15,-11,13,-25,-15,-16,-9,9,-4,14,-7,-6,-2,-2,3,2,-21,-8,-1,-22,-5,-27,-6,4,9,7,13,0,-7,-2,-8,-12,5,6,-5,-8,-7,-2,-5,8,7,-16,1,16,1,4,0,-6,11,7,-14,-6,15,-4,17,-5,-1,5,24,5,5,-14,11,-8,-6,-18,-3,-14,-13,3,-4,-10,8,-7,19,-2,4,6,36,22,8,18,-20,-8,10,-7,1,-12,8,-5,4,-8,7,-2,-3,-7,-6,-16,0,-9,11,10,3,-1,-9,-6,0,-3,-8,-11,2,-13,19,-1,-22,4,0,-6,0,-10,-12,12,7,-12,-5,-17,3,-12,-4,12,-5,27,19,-11,10,-6,13,7,1,-1,27,-8,12,7,6,-2,-6,6,-7,-16,24,-10,-2,-12,-11,13,-10,-5,-19,-27,-14,-11,1,-1,-15,-2,18,-19,-10,3,3,-3,19,9,-11,-8,-5,24,-3,2,20,-18,-24,-5,11,4,14,14,2,-9,8,0,-9,-12,-2,12,-2,17,-19,-17,4,16,17,-10,5,-5,14,15,5,20,-10,3,-8,24,-16,-4,-1,4,-20,-10,-20,-5,-2,5,2,5,6,-22,-18,3,-8,-7,5,5,-3,12,0,18,-8,12,-2,13,-4,2,3,-4,11,-15,-13,-14,11,0,-4,-10,-10,-22,17,25,20,-4,-10,-5,34,-2,29,3,4,-12,-8,-11,9,-10,13,-16,-5,3,-2,6,8,-4,-5,-10,1,-2,-6,15,3,14,-7,-5,6,-5,-2,13,7,-9,-13,-10,14,-7,-4,6,-2,8,-15,29,15,-14,15,-8,48,-2,-13,-3,-8,-6,-20,12,-3,6,-9,-16,-4,-8,-8,31,-6,11,-3,0,-10,-10,-6,17,6,-12,1,18,-10,1,9,2,3,2,-27,17,-5,-8,-6,-7,-2,6,-15,-12,-12,13,-12,-10,1,-6,10,13,7,0,-13,8,-18,0,25,7,-7,4,-8,-5,1,9,-3,-2,-12,-3,-4,-22,-7,4,6,18,1,1,-11,-7,7,5,-3,15,-6,5,10,-22,11,-9,-16,10,-6,6,2,21,-2,-1,2,12,-10,-2,-4,5,3,20,3,10,-9,-7,-4,-10,12,-14,-6,2,1,-8,7,5,0,-9,-4,46,-14,4,12,-13,3,2,0,8,4,31,-13,6,-7,1,-14,-2,8,4,-12,9,-13,-7,5,4,1,10,-7,-14,-6,-7,10,15,1,-4,-4,11,-2,-3,-13,15,-4,-11,-8,4,2,7,10,-1,-7,37,-15,-3,-7,-16,2,13,11,-3,-23,3,-19,-5,-2,-21,9,-8,1,0,8,10,-4,0,-4,-17,11,6,9,-22,12,-11,11,-1,14,10,22,2,1,6,-11,-7,-4,-4,5,-5,-13,9,-9,-5,-7,-9,-17,1,9,-2,3,0,7,-1,16,-5,14,-4,3,-6,-12,8,16,1,7,-14,1,0,-4,9,-14,1,1,7,13,-3,11,7,9,5,-12,5,-8,0,-2,18,-15,-9,-5,-13,12,-7,-5,2,13,-11,3,2,19,21,-16,-8,12,13,7,4,2,-18,-4,-5,-6,-16,-12,-16,0,4,9,4,-10,9,0,-7,10,-8,6,-5,6,-20,-14,-6,-5,3,-23,-10,-4,18,3,-10,6,-7,15,-8,7,0,-22,3,-21,-2,5,-11,33,2,-6,6,-13,-7,14,1,10,0,13,-20,-16,-15,21,-16,16,5,40,5,1,15,-10,8,17,2,-21,-24,3,-9,5,3,-4,-6,-7,-13,-4,0,2,-23,28,-4,0,6,0,3,11,1,-13,-6,-8,16,-3,36,2,8,6,-12,20,6,8,9,-7,-5,6,3,-1,16,-14,-10,-1,40,-16,-5,12,26,-1,5,-3,23,21,-14,-5,0,2,-3,15,6,-13,5,-14,-4,-1,-16,-13,-16,20,-1,23,0,-38,-2,-10,17,16,-9,-24,-9,7,17,9,-8,-10,11,0,-26,6,-5,-5,-8,-17,1,1,10,0,-11,-16,-18,-10,5,11,14,7,-22,5,-1,-1,-9,1,-5,18,-17,17,-15,-6,-7,31,-4,-4,-1,4,6,-2,-4,-11,1,-15,-3,-5,11,1,1,-16,-6,-1,7,4,-5,18,0,-9,2,17,-14,-15,-8,-25,-7,-9,13,14,5,12,-4,31,-6,2,-1,0,7,3,-18,18,-5,-7,14,-13,-11,-6,-10,-6,2,-16,-14,26,9,-3,28,-9,9,7,-2,-2,-15,-1,3,9,-6,-24,-2,2,-7,-1,3,3,21,-3,3,-7,-10,18,-1,-7,14,1,22,-10,-18,-5,26,7,-6,-6,-8,-6,-2,7,2,-18,10,9,9,3,-2,5,-11,16,27,-5,-5,-16,-12,-14,-3,7,2,-16,-17,-1,-10,7,0,-8,22,-9,7,-5,-1,5,4,13,-6,8,7,-10,-2,-5,-8,4,-1,-2,7,-16,0,-2,-12,3,-10,-3,-2,1,-8,-1,-13,5,5,9,16,-4,14,6,12,4,7,29,14,3,-4,-6,-3,22,-23,-5,15,-28,5,2,8,-12,5,-18,8,5,-3,-18,-8,4,-17,18,5,-6,-8,-12,0,-5,-2,-10,1,6,-17,6,10,-8,-6,17,2,-5,5,11,1,-5,-4,-26,-3,14,-10,-4,3,-11,-11,-16,-3,-1,-5,2,9,2,24,17,8,4,-4,38,16,14,6,-6,-11,-2,14,-10,11,-11,12,4,-8,-8,-26,-13,13,-8,-14,21,1,-8,10,11,22,-17,7,-4,-7,-10,0,-11,18,9,5,0,10,-17,0,-2,2,15,1,-2,-7,-2,2,17,-6,-14,-13,7,11,3,1,14,0,10,8,-11,20,-19,0,-4,16,8,-13,3,4,-1,4,0,29,-12,-24,26,4,11,-14,-12,-10,15,15,-5,1,6,-3,-8,3,-13,-15,7,-6,1,-3,-11,2,-18,14,-1,-17,-2,12,12,-6,12,-23,-13,9,-18,4,0,5,-3,-14,20,7,-6,-6,-11,10,-7,-6,6,-24,4,-18,26,-23,-2,18,-14,-13,-3,-10,28,-4,30,-22,9,-13,-17,11,-19,-9,-12,14,2,-6,25,27,0,1,-7,-17,-6,-16,4,1,13,-12,-6,-6,-11,2,-12,-22,17,-5,-15,-7,-4,5,15,35,0,-3,10,-14,13,-16,4,7,-5,12,-1,11,-2,-23,-9,-3,10,-8,-3,-5,9,12,-3,-12,-4,6,3,-26,-7,5,-24,-11,-3,-9,23,-9,-32,-16,3,30,0,16,7,5,-1,0,-15,-7,40,-20,-6,-9,-2,-13,-7,-2,-2,-4,0,-22,-4,12,-14,5,-1,-3,-6,-8,2,41,32,-10,-6,3,-10,-15,-16,10,-12,-7,-12,-5,-13,51,4,-9,5,-16,15,2,1,-10,40,-14,9,36,1,-16,-7,-3,6,5,25,23,-15,-6,-14,-11,-4,-2,-9,3,-2,17,-5,-4,0,10,17,18,-1,1,-17,3,8,-6,6,15,-1,2,-14,5,-10,7,-5,11,-1,0,-10,3,13,1,-10,16,7,-8,-6,-6,-13,-3,9,20,4,2,-13,-9,-22,-8,-2,-16,12,5,-16,7,-15,9,6,1,5,2,8,9,-7,15,-2,7,35,-11,0,-2,1,1,-9,17,-7,7,-7,-20,-8,11,-2,6,9,0,10,-4,-11,29,7,0,-2,-10,-15,-3,-1,-4,4,-15,-27,1,12,22,-10,-3,20,-17,19,7,-3,5,37,-4,9,18,-3,-7,-12,-3,15,2,0,16,-11,-12,7,8,10,-2,-15,20,-14,2,13,-1,6,4,13,17,15,6,8,-6,9,-7,6,16,4,-2,-3,-7,14,-14,2,-3,-10,-7,-14,4,8,-3,10,0,12,-4,4,5,-5,-10,17,42,-9,2,5,2,5,3,-3,-14,12,2,6,4,-41,-6,2,-3,9,3,0,-7,-8,7,1,-3,11,-3,0,-11,4,2,-3,23,-11,-3,-8,10,-21,26,12,-9,16,-8,16,2,-8,13,-13,-8,-16,-18,18,-19,8,-3,2,-6,-21,8,1,-13,-17,-14,-7,6,18,-21,-36,16,8,20,-13,-8,-16,8,-9,2,-3,2,-5,-5,-7,-3,-12,-4,0,3,-7,-5,-9,12,17,-16,-6,-18,-19,7,25,-12,-17,9,1,-14,-3,-14,6,4,-17,-5,-1,-13,-7,-4,15,-6,5,1,-5,1,-4,-2,1,3,9,-28,-9,-28,-10,28,-3,-12,-6,24,6,-5,-7,-6,1,5,1,38,-34,-3,-14,-15,14,-4,37,2,-8,-21,-21,-6,-13,1,6,-46,-12,-8,-5,5,10,3,-15,28,-10,4,-4,-12,2,1,5,-13,10,19,-12,2,7,-8,-3,0,-13,-33,-5,10,0,13,-2,-2,1,-21,-6,6,-19,-3,14,-21,9,7,6,23,-1,-23,-13,8,-2,16,1,0,-4,11,7,5,-6,-11,-10,0,1,20,6,12,-2,-1,-5,20,-14,5,44,4,1,-7,-7,10,1,-12,22,6,1,10,-6,-9,4,3,3,0,5,-1,0,0,13,-10,-1,-14,13,0,8,11,-14,-15,19,-11,-4,-3,-15,2,4,-9,37,11,-28,-4,-6,-4,-2,-17,-3,-2,-5,-28,19,15,-8,-30,-1,-13,4,6,-3,8,-9,18,6,-2,-24,-14,-13,-16,3,12,34,8,9,0,-3,-9,18,-13,0,-8,-11,19,-1,15,-6,37,7,-12,-1,11,-2,-12,3,-3,-29,2,-10,0,-7,36,-18,-10,-4,-9,0,3,-1,12,-8,-6,-14,13,18,24,12,-1,-4,40,3,-10,10,4,-3,21,14,13,-2,11,12,-5,-11,-6,11,-2,18,7,4,-3,-3,-2,10,6,6,6,-11,9,-14,-14,6,17,11,0,0,1,-1,8,-3,1,-3,5,0,14,-3,4,12,3,-4,-1,-19,-9,-6,3,-1,-1,-7,8,7,10,-14,10,-19,-7,3,10,-8,-2,-1,2,-7,-8,-7,2,26,2,17,-3,5,0,6,4,32,-3,-4,-3,-13,-11,-7,-10,12,4,11,33,0,-12,-10,11,5,16,-7,9,-4,-4,-16,-8,-8,14,2,9,-6,-5,-11,-6,14,-13,-6,-5,-8,-7,-3,-11,28,9,8,6,5,10,-11,-8,3,-23,-16,1,12,-14,0,-2,18,3,-10,5,25,9,-20,0,15,-3,1,4,1,-10,-7,-7,16,23,-7,21,0,-14,2,3,6,-14,-3,-15,-5,-15,-4,-8,14,5,4,-19,4,-6,-18,-8,15,-2,8,-4,3,-6,-5,-11,14,16,-10,-12,-3,-10,6,-1,-6,-9,12,-4,-9,-8,-1,-4,30,-4,24,-11,16,-2,7,6,27,5,-10,-2,0,17,-8,-14,-7,-10,3,27,29,-19,-11,-5,2,-10,-1,-14,2,-2,0,-9,1,-2,23,-23,15,-8,-12,21,4,14,-6,-1,-11,-1,10,-5,11,16,-3,9,35,-7,2,1,6,-4,-11,-7,-14,-3,-8,18,9,12,7,-12,34,-1,-27,9,11,7,-9,-8,9,6,-9,-4,7,-4,-10,10,10,-11,6,-7,4,-11,-6,0,-4,-1,10,-2,15,-13,13,-31,24,1,-13,-19,8,-2,-5,7,-4,10,-4,-10,-10,-10,-8,-1,-10,-8,-3,1,-9,-3,1,1,-11,-2,6,-10,34,-5,12,-15,34,-1,-20}
+
+#define IP1_BIAS {30,-121,-51,77,40,20,46,-35,28,-33}
+
+#define CONV1_BIAS_LSHIFT 6
+#define CONV1_OUT_RSHIFT 9
+#define CONV2_BIAS_LSHIFT 4
+#define CONV2_OUT_RSHIFT 9
+#define CONV3_BIAS_LSHIFT 1
+#define CONV3_OUT_RSHIFT 7
+#define IP1_BIAS_LSHIFT 1
+#define IP1_OUT_RSHIFT 8
+#define INPUT_MEAN_SHIFT {125,123,114}
+#define INPUT_RIGHT_SHIFT {8,8,8}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/readme.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/readme.txt
new file mode 100644
index 0000000..774fef8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/cifar10/readme.txt
@@ -0,0 +1,4 @@
+CMSIS NN Lib example arm_nnexample_cifar10 for
+  Cortex-M4 and Cortex-M7.
+
+The example is configured for uVision Simulator.
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Compiler/EventRecorderConf.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Compiler/EventRecorderConf.h
new file mode 100644
index 0000000..ddf354d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Compiler/EventRecorderConf.h
@@ -0,0 +1,44 @@
+/*------------------------------------------------------------------------------
+ * MDK - Component ::Event Recorder
+ * Copyright (c) 2016 ARM Germany GmbH. All rights reserved.
+ *------------------------------------------------------------------------------
+ * Name:    EventRecorderConf.h
+ * Purpose: Event Recorder Configuration
+ * Rev.:    V1.0.0
+ *----------------------------------------------------------------------------*/
+
+//-------- <<< Use Configuration Wizard in Context Menu >>> --------------------
+
+// <h>Event Recorder
+
+//   <o>Number of Records
+//     <8=>8 <16=>16 <32=>32 <64=>64 <128=>128 <256=>256 <512=>512 <1024=>1024
+//     <2048=>2048 <4096=>4096 <8192=>8192 <16384=>16384 <32768=>32768
+//     <65536=>65536 <131072=>131072 <262144=>262144 <524288=>524288
+//     <1048576=>1048576
+//   <i>Configure size of Event Record Buffer (each record is 16 bytes)
+//   <i>Must be 2^n (min=8, max=1048576)
+#define EVENT_RECORD_COUNT      64U
+
+//   <o>Time Stamp Source
+//      <0=> DWT Cycle Counter  <1=> SysTick
+//      <3=> User Timer (Normal Reset)  <4=> User Timer (Power-On Reset)
+//   <i>Selects source for 32-bit time stamp
+#define EVENT_TIMESTAMP_SOURCE  1
+
+//   <h>SysTick Configuration
+//   <i>Configure values when Time Stamp Source is set to SysTick
+
+//     <o>SysTick Input Clock Frequency [Hz] <1-1000000000>
+//     <i>Defines SysTick input clock (typical identical with processor clock)
+#define SYSTICK_CLOCK           100000000U
+
+//     <o>SysTick Interrupt Period [us] <1-1000000000>
+//     <i>Defines time period of the SysTick timer interrupt
+#define SYSTICK_PERIOD_US       1000U
+
+//   </h>
+
+// </h>
+
+//------------- <<< end of configuration section >>> ---------------------------
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM0/startup_ARMCM0.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM0/startup_ARMCM0.s
new file mode 100644
index 0000000..9fc447d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM0/startup_ARMCM0.s
@@ -0,0 +1,242 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM0.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM0 Device Series
+; * @version  V5.00
+; * @date     02. March 2016
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;/*
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+;*/
+
+
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000C00
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp              ; Top of Stack
+                DCD     Reset_Handler             ; Reset Handler
+                DCD     NMI_Handler               ; NMI Handler
+                DCD     HardFault_Handler         ; Hard Fault Handler
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     SVC_Handler               ; SVCall Handler
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     PendSV_Handler            ; PendSV Handler
+                DCD     SysTick_Handler           ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WDT_IRQHandler            ;  0:  Watchdog Timer
+                DCD     RTC_IRQHandler            ;  1:  Real Time Clock
+                DCD     TIM0_IRQHandler           ;  2:  Timer0 / Timer1
+                DCD     TIM2_IRQHandler           ;  3:  Timer2 / Timer3
+                DCD     MCIA_IRQHandler           ;  4:  MCIa
+                DCD     MCIB_IRQHandler           ;  5:  MCIb
+                DCD     UART0_IRQHandler          ;  6:  UART0 - DUT FPGA
+                DCD     UART1_IRQHandler          ;  7:  UART1 - DUT FPGA
+                DCD     UART2_IRQHandler          ;  8:  UART2 - DUT FPGA
+                DCD     UART4_IRQHandler          ;  9:  UART4 - not connected
+                DCD     AACI_IRQHandler           ; 10: AACI / AC97
+                DCD     CLCD_IRQHandler           ; 11: CLCD Combined Interrupt
+                DCD     ENET_IRQHandler           ; 12: Ethernet
+                DCD     USBDC_IRQHandler          ; 13: USB Device
+                DCD     USBHC_IRQHandler          ; 14: USB Host Controller
+                DCD     CHLCD_IRQHandler          ; 15: Character LCD
+                DCD     FLEXRAY_IRQHandler        ; 16: Flexray
+                DCD     CAN_IRQHandler            ; 17: CAN
+                DCD     LIN_IRQHandler            ; 18: LIN
+                DCD     I2C_IRQHandler            ; 19: I2C ADC/DAC
+                DCD     0                         ; 20: Reserved
+                DCD     0                         ; 21: Reserved
+                DCD     0                         ; 22: Reserved
+                DCD     0                         ; 23: Reserved
+                DCD     0                         ; 24: Reserved
+                DCD     0                         ; 25: Reserved
+                DCD     0                         ; 26: Reserved
+                DCD     0                         ; 27: Reserved
+                DCD     CPU_CLCD_IRQHandler       ; 28: Reserved - CPU FPGA CLCD
+                DCD     0                         ; 29: Reserved - CPU FPGA
+                DCD     UART3_IRQHandler          ; 30: UART3    - CPU FPGA
+                DCD     SPI_IRQHandler            ; 31: SPI Touchscreen - CPU FPGA
+__Vectors_End
+
+__Vectors_Size  EQU     __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT  Reset_Handler             [WEAK]
+                IMPORT  SystemInit
+                IMPORT  __main
+                LDR     R0, =SystemInit
+                BLX     R0
+                LDR     R0, =__main
+                BX      R0
+                ENDP
+
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler               [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler         [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler               [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler            [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler           [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WDT_IRQHandler            [WEAK]
+                EXPORT  RTC_IRQHandler            [WEAK]
+                EXPORT  TIM0_IRQHandler           [WEAK]
+                EXPORT  TIM2_IRQHandler           [WEAK]
+                EXPORT  MCIA_IRQHandler           [WEAK]
+                EXPORT  MCIB_IRQHandler           [WEAK]
+                EXPORT  UART0_IRQHandler          [WEAK]
+                EXPORT  UART1_IRQHandler          [WEAK]
+                EXPORT  UART2_IRQHandler          [WEAK]
+                EXPORT  UART3_IRQHandler          [WEAK]
+                EXPORT  UART4_IRQHandler          [WEAK]
+                EXPORT  AACI_IRQHandler           [WEAK]
+                EXPORT  CLCD_IRQHandler           [WEAK]
+                EXPORT  ENET_IRQHandler           [WEAK]
+                EXPORT  USBDC_IRQHandler          [WEAK]
+                EXPORT  USBHC_IRQHandler          [WEAK]
+                EXPORT  CHLCD_IRQHandler          [WEAK]
+                EXPORT  FLEXRAY_IRQHandler        [WEAK]
+                EXPORT  CAN_IRQHandler            [WEAK]
+                EXPORT  LIN_IRQHandler            [WEAK]
+                EXPORT  I2C_IRQHandler            [WEAK]
+                EXPORT  CPU_CLCD_IRQHandler       [WEAK]
+                EXPORT  SPI_IRQHandler            [WEAK]
+
+WDT_IRQHandler
+RTC_IRQHandler
+TIM0_IRQHandler
+TIM2_IRQHandler
+MCIA_IRQHandler
+MCIB_IRQHandler
+UART0_IRQHandler
+UART1_IRQHandler
+UART2_IRQHandler
+UART3_IRQHandler
+UART4_IRQHandler
+AACI_IRQHandler
+CLCD_IRQHandler
+ENET_IRQHandler
+USBDC_IRQHandler
+USBHC_IRQHandler
+CHLCD_IRQHandler
+FLEXRAY_IRQHandler
+CAN_IRQHandler
+LIN_IRQHandler
+I2C_IRQHandler
+CPU_CLCD_IRQHandler
+SPI_IRQHandler
+                B       .
+
+                ENDP
+
+
+                ALIGN
+
+
+; User Initial Stack & Heap
+
+                IF      :DEF:__MICROLIB
+
+                EXPORT  __initial_sp
+                EXPORT  __heap_base
+                EXPORT  __heap_limit
+
+                ELSE
+
+                IMPORT  __use_two_region_memory
+                EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap PROC
+                LDR     R0, =  Heap_Mem
+                LDR     R1, =(Stack_Mem + Stack_Size)
+                LDR     R2, = (Heap_Mem +  Heap_Size)
+                LDR     R3, = Stack_Mem
+                BX      LR
+                ENDP
+
+                ALIGN
+
+                ENDIF
+
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM0/system_ARMCM0.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM0/system_ARMCM0.c
new file mode 100644
index 0000000..66829ad
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM0/system_ARMCM0.c
@@ -0,0 +1,56 @@
+/**************************************************************************//**
+ * @file     system_ARMCM0.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM0 Device Series
+ * @version  V5.00
+ * @date     08. April 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM0.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000U)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5 * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM3/startup_ARMCM3.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM3/startup_ARMCM3.s
new file mode 100644
index 0000000..16e56b0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM3/startup_ARMCM3.s
@@ -0,0 +1,262 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM3.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM3 Device Series
+; * @version  V5.00
+; * @date     02. March 2016
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;/*
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+;*/
+
+
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000C00
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp              ; Top of Stack
+                DCD     Reset_Handler             ; Reset Handler
+                DCD     NMI_Handler               ; NMI Handler
+                DCD     HardFault_Handler         ; Hard Fault Handler
+                DCD     MemManage_Handler         ; MPU Fault Handler
+                DCD     BusFault_Handler          ; Bus Fault Handler
+                DCD     UsageFault_Handler        ; Usage Fault Handler
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     SVC_Handler               ; SVCall Handler
+                DCD     DebugMon_Handler          ; Debug Monitor Handler
+                DCD     0                         ; Reserved
+                DCD     PendSV_Handler            ; PendSV Handler
+                DCD     SysTick_Handler           ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WDT_IRQHandler            ;  0:  Watchdog Timer
+                DCD     RTC_IRQHandler            ;  1:  Real Time Clock
+                DCD     TIM0_IRQHandler           ;  2:  Timer0 / Timer1
+                DCD     TIM2_IRQHandler           ;  3:  Timer2 / Timer3
+                DCD     MCIA_IRQHandler           ;  4:  MCIa
+                DCD     MCIB_IRQHandler           ;  5:  MCIb
+                DCD     UART0_IRQHandler          ;  6:  UART0 - DUT FPGA
+                DCD     UART1_IRQHandler          ;  7:  UART1 - DUT FPGA
+                DCD     UART2_IRQHandler          ;  8:  UART2 - DUT FPGA
+                DCD     UART4_IRQHandler          ;  9:  UART4 - not connected
+                DCD     AACI_IRQHandler           ; 10: AACI / AC97
+                DCD     CLCD_IRQHandler           ; 11: CLCD Combined Interrupt
+                DCD     ENET_IRQHandler           ; 12: Ethernet
+                DCD     USBDC_IRQHandler          ; 13: USB Device
+                DCD     USBHC_IRQHandler          ; 14: USB Host Controller
+                DCD     CHLCD_IRQHandler          ; 15: Character LCD
+                DCD     FLEXRAY_IRQHandler        ; 16: Flexray
+                DCD     CAN_IRQHandler            ; 17: CAN
+                DCD     LIN_IRQHandler            ; 18: LIN
+                DCD     I2C_IRQHandler            ; 19: I2C ADC/DAC
+                DCD     0                         ; 20: Reserved
+                DCD     0                         ; 21: Reserved
+                DCD     0                         ; 22: Reserved
+                DCD     0                         ; 23: Reserved
+                DCD     0                         ; 24: Reserved
+                DCD     0                         ; 25: Reserved
+                DCD     0                         ; 26: Reserved
+                DCD     0                         ; 27: Reserved
+                DCD     CPU_CLCD_IRQHandler       ; 28: Reserved - CPU FPGA CLCD
+                DCD     0                         ; 29: Reserved - CPU FPGA
+                DCD     UART3_IRQHandler          ; 30: UART3    - CPU FPGA
+                DCD     SPI_IRQHandler            ; 31: SPI Touchscreen - CPU FPGA
+__Vectors_End
+
+__Vectors_Size  EQU     __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT  Reset_Handler             [WEAK]
+                IMPORT  SystemInit
+                IMPORT  __main
+                LDR     R0, =SystemInit
+                BLX     R0
+                LDR     R0, =__main
+                BX      R0
+                ENDP
+
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler               [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler         [WEAK]
+                B       .
+                ENDP
+MemManage_Handler\
+                PROC
+                EXPORT  MemManage_Handler         [WEAK]
+                B       .
+                ENDP
+BusFault_Handler\
+                PROC
+                EXPORT  BusFault_Handler          [WEAK]
+                B       .
+                ENDP
+UsageFault_Handler\
+                PROC
+                EXPORT  UsageFault_Handler        [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler               [WEAK]
+                B       .
+                ENDP
+DebugMon_Handler\
+                PROC
+                EXPORT  DebugMon_Handler          [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler            [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler           [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WDT_IRQHandler            [WEAK]
+                EXPORT  RTC_IRQHandler            [WEAK]
+                EXPORT  TIM0_IRQHandler           [WEAK]
+                EXPORT  TIM2_IRQHandler           [WEAK]
+                EXPORT  MCIA_IRQHandler           [WEAK]
+                EXPORT  MCIB_IRQHandler           [WEAK]
+                EXPORT  UART0_IRQHandler          [WEAK]
+                EXPORT  UART1_IRQHandler          [WEAK]
+                EXPORT  UART2_IRQHandler          [WEAK]
+                EXPORT  UART3_IRQHandler          [WEAK]
+                EXPORT  UART4_IRQHandler          [WEAK]
+                EXPORT  AACI_IRQHandler           [WEAK]
+                EXPORT  CLCD_IRQHandler           [WEAK]
+                EXPORT  ENET_IRQHandler           [WEAK]
+                EXPORT  USBDC_IRQHandler          [WEAK]
+                EXPORT  USBHC_IRQHandler          [WEAK]
+                EXPORT  CHLCD_IRQHandler          [WEAK]
+                EXPORT  FLEXRAY_IRQHandler        [WEAK]
+                EXPORT  CAN_IRQHandler            [WEAK]
+                EXPORT  LIN_IRQHandler            [WEAK]
+                EXPORT  I2C_IRQHandler            [WEAK]
+                EXPORT  CPU_CLCD_IRQHandler       [WEAK]
+                EXPORT  SPI_IRQHandler            [WEAK]
+
+WDT_IRQHandler
+RTC_IRQHandler
+TIM0_IRQHandler
+TIM2_IRQHandler
+MCIA_IRQHandler
+MCIB_IRQHandler
+UART0_IRQHandler
+UART1_IRQHandler
+UART2_IRQHandler
+UART3_IRQHandler
+UART4_IRQHandler
+AACI_IRQHandler
+CLCD_IRQHandler
+ENET_IRQHandler
+USBDC_IRQHandler
+USBHC_IRQHandler
+CHLCD_IRQHandler
+FLEXRAY_IRQHandler
+CAN_IRQHandler
+LIN_IRQHandler
+I2C_IRQHandler
+CPU_CLCD_IRQHandler
+SPI_IRQHandler
+                B       .
+
+                ENDP
+
+
+                ALIGN
+
+
+; User Initial Stack & Heap
+
+                IF      :DEF:__MICROLIB
+
+                EXPORT  __initial_sp
+                EXPORT  __heap_base
+                EXPORT  __heap_limit
+
+                ELSE
+
+                IMPORT  __use_two_region_memory
+                EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap PROC
+                LDR     R0, =  Heap_Mem
+                LDR     R1, =(Stack_Mem + Stack_Size)
+                LDR     R2, = (Heap_Mem +  Heap_Size)
+                LDR     R3, = Stack_Mem
+                BX      LR
+                ENDP
+
+                ALIGN
+
+                ENDIF
+
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM3/system_ARMCM3.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM3/system_ARMCM3.c
new file mode 100644
index 0000000..f08df7a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM3/system_ARMCM3.c
@@ -0,0 +1,68 @@
+/**************************************************************************//**
+ * @file     system_ARMCM3.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM3 Device Series
+ * @version  V5.00
+ * @date     08. April 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM3.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000U)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5 * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM4_FP/startup_ARMCM4.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
new file mode 100644
index 0000000..dae6439
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
@@ -0,0 +1,262 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM4.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM4 Device Series
+; * @version  V5.00
+; * @date     02. March 2016
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;/*
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+;*/
+
+
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000C00
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp              ; Top of Stack
+                DCD     Reset_Handler             ; Reset Handler
+                DCD     NMI_Handler               ; NMI Handler
+                DCD     HardFault_Handler         ; Hard Fault Handler
+                DCD     MemManage_Handler         ; MPU Fault Handler
+                DCD     BusFault_Handler          ; Bus Fault Handler
+                DCD     UsageFault_Handler        ; Usage Fault Handler
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     SVC_Handler               ; SVCall Handler
+                DCD     DebugMon_Handler          ; Debug Monitor Handler
+                DCD     0                         ; Reserved
+                DCD     PendSV_Handler            ; PendSV Handler
+                DCD     SysTick_Handler           ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WDT_IRQHandler            ;  0:  Watchdog Timer
+                DCD     RTC_IRQHandler            ;  1:  Real Time Clock
+                DCD     TIM0_IRQHandler           ;  2:  Timer0 / Timer1
+                DCD     TIM2_IRQHandler           ;  3:  Timer2 / Timer3
+                DCD     MCIA_IRQHandler           ;  4:  MCIa
+                DCD     MCIB_IRQHandler           ;  5:  MCIb
+                DCD     UART0_IRQHandler          ;  6:  UART0 - DUT FPGA
+                DCD     UART1_IRQHandler          ;  7:  UART1 - DUT FPGA
+                DCD     UART2_IRQHandler          ;  8:  UART2 - DUT FPGA
+                DCD     UART4_IRQHandler          ;  9:  UART4 - not connected
+                DCD     AACI_IRQHandler           ; 10: AACI / AC97
+                DCD     CLCD_IRQHandler           ; 11: CLCD Combined Interrupt
+                DCD     ENET_IRQHandler           ; 12: Ethernet
+                DCD     USBDC_IRQHandler          ; 13: USB Device
+                DCD     USBHC_IRQHandler          ; 14: USB Host Controller
+                DCD     CHLCD_IRQHandler          ; 15: Character LCD
+                DCD     FLEXRAY_IRQHandler        ; 16: Flexray
+                DCD     CAN_IRQHandler            ; 17: CAN
+                DCD     LIN_IRQHandler            ; 18: LIN
+                DCD     I2C_IRQHandler            ; 19: I2C ADC/DAC
+                DCD     0                         ; 20: Reserved
+                DCD     0                         ; 21: Reserved
+                DCD     0                         ; 22: Reserved
+                DCD     0                         ; 23: Reserved
+                DCD     0                         ; 24: Reserved
+                DCD     0                         ; 25: Reserved
+                DCD     0                         ; 26: Reserved
+                DCD     0                         ; 27: Reserved
+                DCD     CPU_CLCD_IRQHandler       ; 28: Reserved - CPU FPGA CLCD
+                DCD     0                         ; 29: Reserved - CPU FPGA
+                DCD     UART3_IRQHandler          ; 30: UART3    - CPU FPGA
+                DCD     SPI_IRQHandler            ; 31: SPI Touchscreen - CPU FPGA
+__Vectors_End
+
+__Vectors_Size  EQU     __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT  Reset_Handler             [WEAK]
+                IMPORT  SystemInit
+                IMPORT  __main
+                LDR     R0, =SystemInit
+                BLX     R0
+                LDR     R0, =__main
+                BX      R0
+                ENDP
+
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler               [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler         [WEAK]
+                B       .
+                ENDP
+MemManage_Handler\
+                PROC
+                EXPORT  MemManage_Handler         [WEAK]
+                B       .
+                ENDP
+BusFault_Handler\
+                PROC
+                EXPORT  BusFault_Handler          [WEAK]
+                B       .
+                ENDP
+UsageFault_Handler\
+                PROC
+                EXPORT  UsageFault_Handler        [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler               [WEAK]
+                B       .
+                ENDP
+DebugMon_Handler\
+                PROC
+                EXPORT  DebugMon_Handler          [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler            [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler           [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WDT_IRQHandler            [WEAK]
+                EXPORT  RTC_IRQHandler            [WEAK]
+                EXPORT  TIM0_IRQHandler           [WEAK]
+                EXPORT  TIM2_IRQHandler           [WEAK]
+                EXPORT  MCIA_IRQHandler           [WEAK]
+                EXPORT  MCIB_IRQHandler           [WEAK]
+                EXPORT  UART0_IRQHandler          [WEAK]
+                EXPORT  UART1_IRQHandler          [WEAK]
+                EXPORT  UART2_IRQHandler          [WEAK]
+                EXPORT  UART3_IRQHandler          [WEAK]
+                EXPORT  UART4_IRQHandler          [WEAK]
+                EXPORT  AACI_IRQHandler           [WEAK]
+                EXPORT  CLCD_IRQHandler           [WEAK]
+                EXPORT  ENET_IRQHandler           [WEAK]
+                EXPORT  USBDC_IRQHandler          [WEAK]
+                EXPORT  USBHC_IRQHandler          [WEAK]
+                EXPORT  CHLCD_IRQHandler          [WEAK]
+                EXPORT  FLEXRAY_IRQHandler        [WEAK]
+                EXPORT  CAN_IRQHandler            [WEAK]
+                EXPORT  LIN_IRQHandler            [WEAK]
+                EXPORT  I2C_IRQHandler            [WEAK]
+                EXPORT  CPU_CLCD_IRQHandler       [WEAK]
+                EXPORT  SPI_IRQHandler            [WEAK]
+
+WDT_IRQHandler
+RTC_IRQHandler
+TIM0_IRQHandler
+TIM2_IRQHandler
+MCIA_IRQHandler
+MCIB_IRQHandler
+UART0_IRQHandler
+UART1_IRQHandler
+UART2_IRQHandler
+UART3_IRQHandler
+UART4_IRQHandler
+AACI_IRQHandler
+CLCD_IRQHandler
+ENET_IRQHandler
+USBDC_IRQHandler
+USBHC_IRQHandler
+CHLCD_IRQHandler
+FLEXRAY_IRQHandler
+CAN_IRQHandler
+LIN_IRQHandler
+I2C_IRQHandler
+CPU_CLCD_IRQHandler
+SPI_IRQHandler
+                B       .
+
+                ENDP
+
+
+                ALIGN
+
+
+; User Initial Stack & Heap
+
+                IF      :DEF:__MICROLIB
+
+                EXPORT  __initial_sp
+                EXPORT  __heap_base
+                EXPORT  __heap_limit
+
+                ELSE
+
+                IMPORT  __use_two_region_memory
+                EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap PROC
+                LDR     R0, =  Heap_Mem
+                LDR     R1, =(Stack_Mem + Stack_Size)
+                LDR     R2, = (Heap_Mem +  Heap_Size)
+                LDR     R3, = Stack_Mem
+                BX      LR
+                ENDP
+
+                ALIGN
+
+                ENDIF
+
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM4_FP/system_ARMCM4.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM4_FP/system_ARMCM4.c
new file mode 100644
index 0000000..070fa1e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM4_FP/system_ARMCM4.c
@@ -0,0 +1,83 @@
+/**************************************************************************//**
+ * @file     system_ARMCM4.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM4 Device Series
+ * @version  V5.00
+ * @date     08. April 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM4)
+  #include "ARMCM4.h"
+#elif defined (ARMCM4_FP)
+  #include "ARMCM4_FP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000U)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5 * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1)
+  SCB->CPACR |= ((3U << 10*2) |           /* set CP10 Full Access */
+                 (3U << 11*2)  );         /* set CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM7_SP/startup_ARMCM7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM7_SP/startup_ARMCM7.c
new file mode 100644
index 0000000..26edb9f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM7_SP/startup_ARMCM7.c
@@ -0,0 +1,295 @@
+/**************************************************************************//**
+ * @file     startup_ARMCM7.s
+ * @brief    CMSIS Core Device Startup File for
+ *           ARMCM7 Device Series
+ * @version  V5.00
+ * @date     26. April 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include <stdint.h>
+
+
+/*----------------------------------------------------------------------------
+  Linker generated Symbols
+ *----------------------------------------------------------------------------*/
+extern uint32_t __etext;
+extern uint32_t __data_start__;
+extern uint32_t __data_end__;
+extern uint32_t __copy_table_start__;
+extern uint32_t __copy_table_end__;
+extern uint32_t __zero_table_start__;
+extern uint32_t __zero_table_end__;
+extern uint32_t __bss_start__;
+extern uint32_t __bss_end__;
+extern uint32_t __StackTop;
+
+/*----------------------------------------------------------------------------
+  Exception / Interrupt Handler Function Prototype
+ *----------------------------------------------------------------------------*/
+typedef void( *pFunc )( void );
+
+
+/*----------------------------------------------------------------------------
+  External References
+ *----------------------------------------------------------------------------*/
+#ifndef __START
+extern void  _start(void) __attribute__((noreturn));    /* PreeMain (C library entry point) */
+#else
+extern int  __START(void) __attribute__((noreturn));    /* main entry point */
+#endif
+
+#ifndef __NO_SYSTEM_INIT
+extern void SystemInit (void);            /* CMSIS System Initialization      */
+#endif
+
+
+/*----------------------------------------------------------------------------
+  Internal References
+ *----------------------------------------------------------------------------*/
+void Default_Handler(void);                          /* Default empty handler */
+void Reset_Handler(void);                            /* Reset Handler */
+
+
+/*----------------------------------------------------------------------------
+  User Initial Stack & Heap
+ *----------------------------------------------------------------------------*/
+#ifndef __STACK_SIZE
+  #define	__STACK_SIZE  0x00000400
+#endif
+static uint8_t stack[__STACK_SIZE] __attribute__ ((aligned(8), used, section(".stack")));
+
+#ifndef __HEAP_SIZE
+  #define	__HEAP_SIZE   0x00000C00
+#endif
+#if __HEAP_SIZE > 0
+static uint8_t heap[__HEAP_SIZE]   __attribute__ ((aligned(8), used, section(".heap")));
+#endif
+
+
+/*----------------------------------------------------------------------------
+  Exception / Interrupt Handler
+ *----------------------------------------------------------------------------*/
+/* Cortex-M7 Processor Exceptions */
+void NMI_Handler         (void) __attribute__ ((weak, alias("Default_Handler")));
+void HardFault_Handler   (void) __attribute__ ((weak, alias("Default_Handler")));
+void MemManage_Handler   (void) __attribute__ ((weak, alias("Default_Handler")));
+void BusFault_Handler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void UsageFault_Handler  (void) __attribute__ ((weak, alias("Default_Handler")));
+void SVC_Handler         (void) __attribute__ ((weak, alias("Default_Handler")));
+void DebugMon_Handler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void PendSV_Handler      (void) __attribute__ ((weak, alias("Default_Handler")));
+void SysTick_Handler     (void) __attribute__ ((weak, alias("Default_Handler")));
+
+/* ARMCM7 Specific Interrupts */
+void WDT_IRQHandler      (void) __attribute__ ((weak, alias("Default_Handler")));
+void RTC_IRQHandler      (void) __attribute__ ((weak, alias("Default_Handler")));
+void TIM0_IRQHandler     (void) __attribute__ ((weak, alias("Default_Handler")));
+void TIM2_IRQHandler     (void) __attribute__ ((weak, alias("Default_Handler")));
+void MCIA_IRQHandler     (void) __attribute__ ((weak, alias("Default_Handler")));
+void MCIB_IRQHandler     (void) __attribute__ ((weak, alias("Default_Handler")));
+void UART0_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void UART1_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void UART2_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void UART4_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void AACI_IRQHandler     (void) __attribute__ ((weak, alias("Default_Handler")));
+void CLCD_IRQHandler     (void) __attribute__ ((weak, alias("Default_Handler")));
+void ENET_IRQHandler     (void) __attribute__ ((weak, alias("Default_Handler")));
+void USBDC_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void USBHC_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void CHLCD_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void FLEXRAY_IRQHandler  (void) __attribute__ ((weak, alias("Default_Handler")));
+void CAN_IRQHandler      (void) __attribute__ ((weak, alias("Default_Handler")));
+void LIN_IRQHandler      (void) __attribute__ ((weak, alias("Default_Handler")));
+void I2C_IRQHandler      (void) __attribute__ ((weak, alias("Default_Handler")));
+void CPU_CLCD_IRQHandler (void) __attribute__ ((weak, alias("Default_Handler")));
+void UART3_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void SPI_IRQHandler      (void) __attribute__ ((weak, alias("Default_Handler")));
+
+
+/*----------------------------------------------------------------------------
+  Exception / Interrupt Vector table
+ *----------------------------------------------------------------------------*/
+const pFunc __Vectors[] __attribute__ ((section(".vectors"))) = {
+  /* Cortex-M7 Exceptions Handler */
+  (pFunc)((uint32_t)&__StackTop),           /*      Initial Stack Pointer     */
+  Reset_Handler,                            /*      Reset Handler             */
+  NMI_Handler,                              /*      NMI Handler               */
+  HardFault_Handler,                        /*      Hard Fault Handler        */
+  MemManage_Handler,                        /*      MPU Fault Handler         */
+  BusFault_Handler,                         /*      Bus Fault Handler         */
+  UsageFault_Handler,                       /*      Usage Fault Handler       */
+  0,                                        /*      Reserved                  */
+  0,                                        /*      Reserved                  */
+  0,                                        /*      Reserved                  */
+  0,                                        /*      Reserved                  */
+  SVC_Handler,                              /*      SVCall Handler            */
+  DebugMon_Handler,                         /*      Debug Monitor Handler     */
+  0,                                        /*      Reserved                  */
+  PendSV_Handler,                           /*      PendSV Handler            */
+  SysTick_Handler,                          /*      SysTick Handler           */
+
+  /* External interrupts */
+  WDT_IRQHandler,                           /*  0:  Watchdog Timer            */
+  RTC_IRQHandler,                           /*  1:  Real Time Clock           */
+  TIM0_IRQHandler,                          /*  2:  Timer0 / Timer1           */
+  TIM2_IRQHandler,                          /*  3:  Timer2 / Timer3           */
+  MCIA_IRQHandler,                          /*  4:  MCIa                      */
+  MCIB_IRQHandler,                          /*  5:  MCIb                      */
+  UART0_IRQHandler,                         /*  6:  UART0 - DUT FPGA          */
+  UART1_IRQHandler,                         /*  7:  UART1 - DUT FPGA          */
+  UART2_IRQHandler,                         /*  8:  UART2 - DUT FPGA          */
+  UART4_IRQHandler,                         /*  9:  UART4 - not connected     */
+  AACI_IRQHandler,                          /* 10: AACI / AC97                */
+  CLCD_IRQHandler,                          /* 11: CLCD Combined Interrupt    */
+  ENET_IRQHandler,                          /* 12: Ethernet                   */
+  USBDC_IRQHandler,                         /* 13: USB Device                 */
+  USBHC_IRQHandler,                         /* 14: USB Host Controller        */
+  CHLCD_IRQHandler,                         /* 15: Character LCD              */
+  FLEXRAY_IRQHandler,                       /* 16: Flexray                    */
+  CAN_IRQHandler,                           /* 17: CAN                        */
+  LIN_IRQHandler,                           /* 18: LIN                        */
+  I2C_IRQHandler,                           /* 19: I2C ADC/DAC                */
+  0,                                        /* 20: Reserved                   */
+  0,                                        /* 21: Reserved                   */
+  0,                                        /* 22: Reserved                   */
+  0,                                        /* 23: Reserved                   */
+  0,                                        /* 24: Reserved                   */
+  0,                                        /* 25: Reserved                   */
+  0,                                        /* 26: Reserved                   */
+  0,                                        /* 27: Reserved                   */
+  CPU_CLCD_IRQHandler,                      /* 28: Reserved - CPU FPGA CLCD   */
+  0,                                        /* 29: Reserved - CPU FPGA        */
+  UART3_IRQHandler,                         /* 30: UART3    - CPU FPGA        */
+  SPI_IRQHandler                            /* 31: SPI Touchscreen - CPU FPGA */
+};
+
+
+/*----------------------------------------------------------------------------
+  Reset Handler called on controller reset
+ *----------------------------------------------------------------------------*/
+void Reset_Handler(void) {
+  uint32_t *pSrc, *pDest;
+  uint32_t *pTable __attribute__((unused));
+
+/*  Firstly it copies data from read only memory to RAM. There are two schemes
+ *  to copy. One can copy more than one sections. Another can only copy
+ *  one section.  The former scheme needs more instructions and read-only
+ *  data to implement than the latter.
+ *  Macro __STARTUP_COPY_MULTIPLE is used to choose between two schemes.  */
+
+#ifdef __STARTUP_COPY_MULTIPLE
+/*  Multiple sections scheme.
+ *
+ *  Between symbol address __copy_table_start__ and __copy_table_end__,
+ *  there are array of triplets, each of which specify:
+ *    offset 0: LMA of start of a section to copy from
+ *    offset 4: VMA of start of a section to copy to
+ *    offset 8: size of the section to copy. Must be multiply of 4
+ *
+ *  All addresses must be aligned to 4 bytes boundary.
+ */
+  pTable = &__copy_table_start__;
+
+  for (; pTable < &__copy_table_end__; pTable = pTable + 3) {
+		pSrc  = (uint32_t*)*(pTable + 0);
+		pDest = (uint32_t*)*(pTable + 1);
+		for (; pDest < (uint32_t*)(*(pTable + 1) + *(pTable + 2)) ; ) {
+      *pDest++ = *pSrc++;
+		}
+	}
+#else
+/*  Single section scheme.
+ *
+ *  The ranges of copy from/to are specified by following symbols
+ *    __etext: LMA of start of the section to copy from. Usually end of text
+ *    __data_start__: VMA of start of the section to copy to
+ *    __data_end__: VMA of end of the section to copy to
+ *
+ *  All addresses must be aligned to 4 bytes boundary.
+ */
+  pSrc  = &__etext;
+  pDest = &__data_start__;
+
+  for ( ; pDest < &__data_end__ ; ) {
+    *pDest++ = *pSrc++;
+  }
+#endif /*__STARTUP_COPY_MULTIPLE */
+
+/*  This part of work usually is done in C library startup code. Otherwise,
+ *  define this macro to enable it in this startup.
+ *
+ *  There are two schemes too. One can clear multiple BSS sections. Another
+ *  can only clear one section. The former is more size expensive than the
+ *  latter.
+ *
+ *  Define macro __STARTUP_CLEAR_BSS_MULTIPLE to choose the former.
+ *  Otherwise efine macro __STARTUP_CLEAR_BSS to choose the later.
+ */
+#ifdef __STARTUP_CLEAR_BSS_MULTIPLE
+/*  Multiple sections scheme.
+ *
+ *  Between symbol address __copy_table_start__ and __copy_table_end__,
+ *  there are array of tuples specifying:
+ *    offset 0: Start of a BSS section
+ *    offset 4: Size of this BSS section. Must be multiply of 4
+ */
+  pTable = &__zero_table_start__;
+
+  for (; pTable < &__zero_table_end__; pTable = pTable + 2) {
+		pDest = (uint32_t*)*(pTable + 0);
+		for (; pDest < (uint32_t*)(*(pTable + 0) + *(pTable + 1)) ; ) {
+      *pDest++ = 0;
+		}
+	}
+#elif defined (__STARTUP_CLEAR_BSS)
+/*  Single BSS section scheme.
+ *
+ *  The BSS section is specified by following symbols
+ *    __bss_start__: start of the BSS section.
+ *    __bss_end__: end of the BSS section.
+ *
+ *  Both addresses must be aligned to 4 bytes boundary.
+ */
+  pDest = &__bss_start__;
+
+  for ( ; pDest < &__bss_end__ ; ) {
+    *pDest++ = 0UL;
+  }
+#endif /* __STARTUP_CLEAR_BSS_MULTIPLE || __STARTUP_CLEAR_BSS */
+
+#ifndef __NO_SYSTEM_INIT
+	SystemInit();
+#endif
+
+#ifndef __START
+#define __START _start
+#endif
+	__START();
+
+}
+
+
+/*----------------------------------------------------------------------------
+  Default Handler for Exceptions / Interrupts
+ *----------------------------------------------------------------------------*/
+void Default_Handler(void) {
+
+	while(1);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM7_SP/startup_ARMCM7.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
new file mode 100644
index 0000000..b69f038
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
@@ -0,0 +1,262 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM7.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM7 Device Series
+; * @version  V5.00
+; * @date     02. March 2016
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;/*
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+;*/
+
+
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000C00
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp              ; Top of Stack
+                DCD     Reset_Handler             ; Reset Handler
+                DCD     NMI_Handler               ; NMI Handler
+                DCD     HardFault_Handler         ; Hard Fault Handler
+                DCD     MemManage_Handler         ; MPU Fault Handler
+                DCD     BusFault_Handler          ; Bus Fault Handler
+                DCD     UsageFault_Handler        ; Usage Fault Handler
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     SVC_Handler               ; SVCall Handler
+                DCD     DebugMon_Handler          ; Debug Monitor Handler
+                DCD     0                         ; Reserved
+                DCD     PendSV_Handler            ; PendSV Handler
+                DCD     SysTick_Handler           ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WDT_IRQHandler            ;  0:  Watchdog Timer
+                DCD     RTC_IRQHandler            ;  1:  Real Time Clock
+                DCD     TIM0_IRQHandler           ;  2:  Timer0 / Timer1
+                DCD     TIM2_IRQHandler           ;  3:  Timer2 / Timer3
+                DCD     MCIA_IRQHandler           ;  4:  MCIa
+                DCD     MCIB_IRQHandler           ;  5:  MCIb
+                DCD     UART0_IRQHandler          ;  6:  UART0 - DUT FPGA
+                DCD     UART1_IRQHandler          ;  7:  UART1 - DUT FPGA
+                DCD     UART2_IRQHandler          ;  8:  UART2 - DUT FPGA
+                DCD     UART4_IRQHandler          ;  9:  UART4 - not connected
+                DCD     AACI_IRQHandler           ; 10: AACI / AC97
+                DCD     CLCD_IRQHandler           ; 11: CLCD Combined Interrupt
+                DCD     ENET_IRQHandler           ; 12: Ethernet
+                DCD     USBDC_IRQHandler          ; 13: USB Device
+                DCD     USBHC_IRQHandler          ; 14: USB Host Controller
+                DCD     CHLCD_IRQHandler          ; 15: Character LCD
+                DCD     FLEXRAY_IRQHandler        ; 16: Flexray
+                DCD     CAN_IRQHandler            ; 17: CAN
+                DCD     LIN_IRQHandler            ; 18: LIN
+                DCD     I2C_IRQHandler            ; 19: I2C ADC/DAC
+                DCD     0                         ; 20: Reserved
+                DCD     0                         ; 21: Reserved
+                DCD     0                         ; 22: Reserved
+                DCD     0                         ; 23: Reserved
+                DCD     0                         ; 24: Reserved
+                DCD     0                         ; 25: Reserved
+                DCD     0                         ; 26: Reserved
+                DCD     0                         ; 27: Reserved
+                DCD     CPU_CLCD_IRQHandler       ; 28: Reserved - CPU FPGA CLCD
+                DCD     0                         ; 29: Reserved - CPU FPGA
+                DCD     UART3_IRQHandler          ; 30: UART3    - CPU FPGA
+                DCD     SPI_IRQHandler            ; 31: SPI Touchscreen - CPU FPGA
+__Vectors_End
+
+__Vectors_Size  EQU     __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT  Reset_Handler             [WEAK]
+                IMPORT  SystemInit
+                IMPORT  __main
+                LDR     R0, =SystemInit
+                BLX     R0
+                LDR     R0, =__main
+                BX      R0
+                ENDP
+
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler               [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler         [WEAK]
+                B       .
+                ENDP
+MemManage_Handler\
+                PROC
+                EXPORT  MemManage_Handler         [WEAK]
+                B       .
+                ENDP
+BusFault_Handler\
+                PROC
+                EXPORT  BusFault_Handler          [WEAK]
+                B       .
+                ENDP
+UsageFault_Handler\
+                PROC
+                EXPORT  UsageFault_Handler        [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler               [WEAK]
+                B       .
+                ENDP
+DebugMon_Handler\
+                PROC
+                EXPORT  DebugMon_Handler          [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler            [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler           [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WDT_IRQHandler            [WEAK]
+                EXPORT  RTC_IRQHandler            [WEAK]
+                EXPORT  TIM0_IRQHandler           [WEAK]
+                EXPORT  TIM2_IRQHandler           [WEAK]
+                EXPORT  MCIA_IRQHandler           [WEAK]
+                EXPORT  MCIB_IRQHandler           [WEAK]
+                EXPORT  UART0_IRQHandler          [WEAK]
+                EXPORT  UART1_IRQHandler          [WEAK]
+                EXPORT  UART2_IRQHandler          [WEAK]
+                EXPORT  UART3_IRQHandler          [WEAK]
+                EXPORT  UART4_IRQHandler          [WEAK]
+                EXPORT  AACI_IRQHandler           [WEAK]
+                EXPORT  CLCD_IRQHandler           [WEAK]
+                EXPORT  ENET_IRQHandler           [WEAK]
+                EXPORT  USBDC_IRQHandler          [WEAK]
+                EXPORT  USBHC_IRQHandler          [WEAK]
+                EXPORT  CHLCD_IRQHandler          [WEAK]
+                EXPORT  FLEXRAY_IRQHandler        [WEAK]
+                EXPORT  CAN_IRQHandler            [WEAK]
+                EXPORT  LIN_IRQHandler            [WEAK]
+                EXPORT  I2C_IRQHandler            [WEAK]
+                EXPORT  CPU_CLCD_IRQHandler       [WEAK]
+                EXPORT  SPI_IRQHandler            [WEAK]
+
+WDT_IRQHandler
+RTC_IRQHandler
+TIM0_IRQHandler
+TIM2_IRQHandler
+MCIA_IRQHandler
+MCIB_IRQHandler
+UART0_IRQHandler
+UART1_IRQHandler
+UART2_IRQHandler
+UART3_IRQHandler
+UART4_IRQHandler
+AACI_IRQHandler
+CLCD_IRQHandler
+ENET_IRQHandler
+USBDC_IRQHandler
+USBHC_IRQHandler
+CHLCD_IRQHandler
+FLEXRAY_IRQHandler
+CAN_IRQHandler
+LIN_IRQHandler
+I2C_IRQHandler
+CPU_CLCD_IRQHandler
+SPI_IRQHandler
+                B       .
+
+                ENDP
+
+
+                ALIGN
+
+
+; User Initial Stack & Heap
+
+                IF      :DEF:__MICROLIB
+
+                EXPORT  __initial_sp
+                EXPORT  __heap_base
+                EXPORT  __heap_limit
+
+                ELSE
+
+                IMPORT  __use_two_region_memory
+                EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap PROC
+                LDR     R0, =  Heap_Mem
+                LDR     R1, =(Stack_Mem + Stack_Size)
+                LDR     R2, = (Heap_Mem +  Heap_Size)
+                LDR     R3, = Stack_Mem
+                BX      LR
+                ENDP
+
+                ALIGN
+
+                ENDIF
+
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM7_SP/system_ARMCM7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM7_SP/system_ARMCM7.c
new file mode 100644
index 0000000..65bfaca
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/Device/ARMCM7_SP/system_ARMCM7.c
@@ -0,0 +1,85 @@
+/**************************************************************************//**
+ * @file     system_ARMCM7.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM7 Device Series
+ * @version  V5.00
+ * @date     08. April 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM7)
+  #include "ARMCM7.h"
+#elif defined (ARMCM7_SP)
+  #include "ARMCM7_SP.h"
+#elif defined (ARMCM7_DP)
+  #include "ARMCM7_DP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000U)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5 * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1)
+  SCB->CPACR |= ((3U << 10*2) |           /* set CP10 Full Access */
+                 (3U << 11*2)  );         /* set CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/_ARMCM0/RTE_Components.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/_ARMCM0/RTE_Components.h
new file mode 100644
index 0000000..b3b3076
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/_ARMCM0/RTE_Components.h
@@ -0,0 +1,24 @@
+
+/*
+ * Auto generated Run-Time-Environment Component Configuration File
+ *      *** Do not modify ! ***
+ *
+ * Project: 'arm_nnexamples_gru' 
+ * Target:  'ARMCM0' 
+ */
+
+#ifndef RTE_COMPONENTS_H
+#define RTE_COMPONENTS_H
+
+
+/*
+ * Define the Device Header File: 
+ */
+#define CMSIS_device_header "ARMCM0.h"
+
+#define RTE_Compiler_EventRecorder
+          #define RTE_Compiler_EventRecorder_DAP
+#define RTE_Compiler_IO_STDOUT          /* Compiler I/O: STDOUT */
+          #define RTE_Compiler_IO_STDOUT_EVR      /* Compiler I/O: STDOUT EVR */
+
+#endif /* RTE_COMPONENTS_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/_ARMCM3/RTE_Components.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/_ARMCM3/RTE_Components.h
new file mode 100644
index 0000000..2df6879
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/_ARMCM3/RTE_Components.h
@@ -0,0 +1,22 @@
+
+/*
+ * Auto generated Run-Time-Environment Component Configuration File
+ *      *** Do not modify ! ***
+ *
+ * Project: 'arm_nnexamples_gru' 
+ * Target:  'ARMCM3' 
+ */
+
+#ifndef RTE_COMPONENTS_H
+#define RTE_COMPONENTS_H
+
+
+/*
+ * Define the Device Header File: 
+ */
+#define CMSIS_device_header "ARMCM3.h"
+
+#define RTE_Compiler_IO_STDOUT          /* Compiler I/O: STDOUT */
+          #define RTE_Compiler_IO_STDOUT_ITM      /* Compiler I/O: STDOUT ITM */
+
+#endif /* RTE_COMPONENTS_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/_ARMCM4_FP/RTE_Components.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/_ARMCM4_FP/RTE_Components.h
new file mode 100644
index 0000000..f29db07
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/_ARMCM4_FP/RTE_Components.h
@@ -0,0 +1,22 @@
+
+/*
+ * Auto generated Run-Time-Environment Component Configuration File
+ *      *** Do not modify ! ***
+ *
+ * Project: 'arm_nnexamples_gru' 
+ * Target:  'ARMCM4_FP' 
+ */
+
+#ifndef RTE_COMPONENTS_H
+#define RTE_COMPONENTS_H
+
+
+/*
+ * Define the Device Header File: 
+ */
+#define CMSIS_device_header "ARMCM4_FP.h"
+
+#define RTE_Compiler_IO_STDOUT          /* Compiler I/O: STDOUT */
+          #define RTE_Compiler_IO_STDOUT_ITM      /* Compiler I/O: STDOUT ITM */
+
+#endif /* RTE_COMPONENTS_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/_ARMCM7_SP/RTE_Components.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/_ARMCM7_SP/RTE_Components.h
new file mode 100644
index 0000000..6cd8e76
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/RTE/_ARMCM7_SP/RTE_Components.h
@@ -0,0 +1,22 @@
+
+/*
+ * Auto generated Run-Time-Environment Component Configuration File
+ *      *** Do not modify ! ***
+ *
+ * Project: 'arm_nnexamples_gru' 
+ * Target:  'ARMCM7_SP' 
+ */
+
+#ifndef RTE_COMPONENTS_H
+#define RTE_COMPONENTS_H
+
+
+/*
+ * Define the Device Header File: 
+ */
+#define CMSIS_device_header "ARMCM7_SP.h"
+
+#define RTE_Compiler_IO_STDOUT          /* Compiler I/O: STDOUT */
+          #define RTE_Compiler_IO_STDOUT_ITM      /* Compiler I/O: STDOUT ITM */
+
+#endif /* RTE_COMPONENTS_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/arm_nnexamples_gru.cpp b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/arm_nnexamples_gru.cpp
new file mode 100644
index 0000000..340dc33
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/arm_nnexamples_gru.cpp
@@ -0,0 +1,221 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2018 Arm Limited. All rights reserved.
+*
+*
+* Project:       CMSIS NN Library
+* Title:         arm_nnexamples_gru.cpp
+*
+* Description:   Gated Recurrent Unit Example
+*
+* Target Processor: Cortex-M4/Cortex-M7
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of Arm LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+* -------------------------------------------------------------------- */
+
+/**
+ * @ingroup groupExamples
+ */
+
+/**
+ * @defgroup GRUExample Gated Recurrent Unit Example
+ *
+ * \par Description:
+ * \par
+ * Demonstrates a gated recurrent unit (GRU) example with the use of fully-connected,
+ * Tanh/Sigmoid activation functions.
+ *
+ * \par Model definition:
+ * \par
+ * GRU is a type of recurrent neural network (RNN). It contains two sigmoid gates and one hidden
+ * state. 
+ * \par
+ * The computation can be summarized as:
+ * <pre>z[t] = sigmoid( W_z &sdot; {h[t-1],x[t]} )
+ * r[t] = sigmoid( W_r &sdot; {h[t-1],x[t]} ) 
+ * n[t] = tanh( W_n &sdot; [r[t] &times; {h[t-1], x[t]} ) 
+ * h[t] = (1 - z[t]) &times; h[t-1] + z[t] &times; n[t] </pre>
+ * \image html GRU.gif "Gate Recurrent Unit Diagram"
+ *
+ * \par Variables Description:
+ * \par
+ * \li \c update_gate_weights, \c reset_gate_weights, \c hidden_state_weights are weights corresponding to update gate (W_z), reset gate (W_r), and hidden state (W_n).
+ * \li \c update_gate_bias, \c reset_gate_bias, \c hidden_state_bias are layer bias arrays
+ * \li \c test_input1, \c test_input2, \c test_history are the inputs and initial history
+ *
+ * \par
+ * The buffer is allocated as:
+ * \par
+ * | reset | input | history | update | hidden_state |
+ * \par
+ * In this way, the concatination is automatically done since (reset, input) and (input, history)
+ * are physically concatinated in memory.
+ * \par
+ *  The ordering of the weight matrix should be adjusted accordingly.
+ *
+  *
+ * 
+ * \par CMSIS DSP Software Library Functions Used:
+ * \par
+ * - arm_fully_connected_mat_q7_vec_q15_opt()
+ * - arm_nn_activations_direct_q15()
+ * - arm_mult_q15()
+ * - arm_offset_q15()
+ * - arm_sub_q15()
+ * - arm_copy_q15()
+ *
+ * <b> Refer  </b>
+ * \link arm_nnexamples_gru.cpp \endlink
+ *
+ */
+
+#include <stdio.h>
+#include <stdlib.h>
+#include <math.h>
+#include "arm_nnexamples_gru_test_data.h"
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+#ifdef _RTE_
+#include "RTE_Components.h"
+#ifdef RTE_Compiler_EventRecorder
+#include "EventRecorder.h"
+#endif
+#endif
+
+#define DIM_HISTORY 32
+#define DIM_INPUT 32
+#define DIM_VEC 64
+
+#define USE_X4
+
+#ifndef USE_X4
+static q7_t update_gate_weights[DIM_VEC * DIM_HISTORY] = UPDATE_GATE_WEIGHT_X2;
+static q7_t reset_gate_weights[DIM_VEC * DIM_HISTORY] = RESET_GATE_WEIGHT_X2;
+static q7_t hidden_state_weights[DIM_VEC * DIM_HISTORY] = HIDDEN_STATE_WEIGHT_X2;
+#else
+static q7_t update_gate_weights[DIM_VEC * DIM_HISTORY] = UPDATE_GATE_WEIGHT_X4;
+static q7_t reset_gate_weights[DIM_VEC * DIM_HISTORY] = RESET_GATE_WEIGHT_X4;
+static q7_t hidden_state_weights[DIM_VEC * DIM_HISTORY] = HIDDEN_STATE_WEIGHT_X4;
+#endif
+
+static q7_t update_gate_bias[DIM_HISTORY] = UPDATE_GATE_BIAS;
+static q7_t reset_gate_bias[DIM_HISTORY] = RESET_GATE_BIAS;
+static q7_t hidden_state_bias[DIM_HISTORY] = HIDDEN_STATE_BIAS;
+
+static q15_t test_input1[DIM_INPUT] = INPUT_DATA1;
+static q15_t test_input2[DIM_INPUT] = INPUT_DATA2;
+static q15_t test_history[DIM_HISTORY] = HISTORY_DATA;
+
+q15_t     scratch_buffer[DIM_HISTORY * 4 + DIM_INPUT];
+
+void gru_example(q15_t * scratch_input, uint16_t input_size, uint16_t history_size,
+                 q7_t * weights_update, q7_t * weights_reset, q7_t * weights_hidden_state,
+                 q7_t * bias_update, q7_t * bias_reset, q7_t * bias_hidden_state)
+{
+  q15_t    *reset = scratch_input;
+  q15_t    *input = scratch_input + history_size;
+  q15_t    *history = scratch_input + history_size + input_size;
+  q15_t    *update = scratch_input + 2 * history_size + input_size;
+  q15_t    *hidden_state = scratch_input + 3 * history_size + input_size;
+
+  // reset gate calculation
+  // the range of the output can be adjusted with bias_shift and output_shift
+#ifndef USE_X4
+  arm_fully_connected_mat_q7_vec_q15(input, weights_reset, input_size + history_size, history_size, 0, 15, bias_reset,
+                                     reset, NULL);
+#else
+  arm_fully_connected_mat_q7_vec_q15_opt(input, weights_reset, input_size + history_size, history_size, 0, 15,
+                                         bias_reset, reset, NULL);
+#endif
+  // sigmoid function, the size of the integer bit-width should be consistent with out_shift
+  arm_nn_activations_direct_q15(reset, history_size, 0, ARM_SIGMOID);
+  arm_mult_q15(history, reset, reset, history_size);
+
+  // update gate calculation
+  // the range of the output can be adjusted with bias_shift and output_shift
+#ifndef USE_X4
+  arm_fully_connected_mat_q7_vec_q15(input, weights_update, input_size + history_size, history_size, 0, 15,
+                                     bias_update, update, NULL);
+#else
+  arm_fully_connected_mat_q7_vec_q15_opt(input, weights_update, input_size + history_size, history_size, 0, 15,
+                                         bias_update, update, NULL);
+#endif
+
+  // sigmoid function, the size of the integer bit-width should be consistent with out_shift
+  arm_nn_activations_direct_q15(update, history_size, 0, ARM_SIGMOID);
+
+  // hidden state calculation
+#ifndef USE_X4
+  arm_fully_connected_mat_q7_vec_q15(reset, weights_hidden_state, input_size + history_size, history_size, 0, 15,
+                                     bias_hidden_state, hidden_state, NULL);
+#else
+  arm_fully_connected_mat_q7_vec_q15_opt(reset, weights_hidden_state, input_size + history_size, history_size, 0, 15,
+                                         bias_hidden_state, hidden_state, NULL);
+#endif
+
+  // tanh function, the size of the integer bit-width should be consistent with out_shift
+  arm_nn_activations_direct_q15(hidden_state, history_size, 0, ARM_TANH);
+  arm_mult_q15(update, hidden_state, hidden_state, history_size);
+
+  // we calculate z - 1 here
+  // so final addition becomes substraction
+  arm_offset_q15(update, 0x8000, update, history_size);
+  // multiply history
+  arm_mult_q15(history, update, update, history_size);
+  // calculate history_out
+  arm_sub_q15(hidden_state, update, history, history_size);
+
+  return;
+}
+
+int main()
+{
+  #ifdef RTE_Compiler_EventRecorder
+  EventRecorderInitialize (EventRecordAll, 1);  // initialize and start Event Recorder
+  #endif
+
+  printf("Start GRU execution\n");
+  int       input_size = DIM_INPUT;
+  int       history_size = DIM_HISTORY;
+
+  // copy over the input data 
+  arm_copy_q15(test_input1, scratch_buffer + history_size, input_size);
+  arm_copy_q15(test_history, scratch_buffer + history_size + input_size, history_size);
+
+  gru_example(scratch_buffer, input_size, history_size,
+              update_gate_weights, reset_gate_weights, hidden_state_weights,
+              update_gate_bias, reset_gate_bias, hidden_state_bias);
+  printf("Complete first iteration on GRU\n");
+
+  arm_copy_q15(test_input2, scratch_buffer + history_size, input_size);
+  gru_example(scratch_buffer, input_size, history_size,
+              update_gate_weights, reset_gate_weights, hidden_state_weights,
+              update_gate_bias, reset_gate_bias, hidden_state_bias);
+  printf("Complete second iteration on GRU\n");
+
+  return 0;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/arm_nnexamples_gru_test_data.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/arm_nnexamples_gru_test_data.h
new file mode 100644
index 0000000..4fd2bb0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/arm_nnexamples_gru_test_data.h
@@ -0,0 +1,23 @@
+#define UPDATE_GATE_WEIGHT_X2 {-62,83,-58,-89,-80,1,-93,31,101,95,121,-83,71,18,-98,-5,44,-100,-16,-73,25,62,34,-22,-16,42,9,-125,60,-78,15,-76,-76,-63,71,-25,78,-66,38,-118,-71,-120,-80,28,33,51,82,-105,26,-47,38,86,-114,44,90,-98,105,-123,24,95,-12,11,49,-35,78,104,104,17,-116,-40,-83,4,88,-110,-111,-98,18,-89,120,-84,66,-69,-8,-22,-91,-29,-41,110,55,-124,-67,103,-40,-100,1,-25,-68,-62,-89,-75,-20,-78,101,-92,-51,-97,-54,59,-78,41,34,-102,-9,-53,56,103,-55,13,81,-75,-20,-37,29,36,110,84,-80,-127,-68,-33,-70,-16,-42,-9,-104,107,-81,-16,42,-74,-63,-4,-128,-109,-105,55,-51,-68,-88,19,-39,116,-7,66,52,-29,63,-94,71,-2,-127,31,-103,120,124,41,-13,-23,127,59,-22,54,-2,32,-87,-109,85,-31,-5,-59,-122,-97,-14,-88,-19,43,-30,115,42,14,10,121,28,-63,83,-85,101,40,23,-39,74,-99,73,50,-20,123,-88,-13,-126,-25,70,-11,16,-28,121,-29,20,-69,104,117,-40,-1,-97,-12,31,32,15,-32,77,31,16,40,107,-52,-52,-89,-17,124,-95,54,48,-40,37,24,-46,42,119,5,-118,-45,-10,106,83,57,-74,-10,-56,85,37,-25,83,-31,-54,111,-78,-96,-114,-65,-100,28,-31,-111,33,66,74,-43,112,119,-80,-26,74,-81,-123,55,-126,32,-66,110,-86,-118,-21,15,16,26,13,-109,41,-16,88,81,-82,-55,-89,109,-52,118,-39,57,-16,86,-68,-10,-19,110,-50,-17,-84,103,-3,94,-8,50,15,-44,-87,6,18,8,61,66,-108,-67,-6,107,-68,25,25,25,-82,71,62,121,-31,-4,17,-6,-60,-17,116,-67,45,117,-90,12,-68,20,121,-65,-43,74,-104,-42,-69,35,4,-17,5,95,-82,18,65,43,-57,89,1,-8,37,-51,10,67,4,-50,-18,81,-120,44,98,16,-98,25,127,88,-111,-49,114,111,-17,-74,40,-18,35,19,31,48,-23,53,102,41,89,-27,87,-54,-121,-113,97,125,125,-108,58,-17,8,70,-67,-55,59,42,-85,78,27,16,66,67,54,-74,33,-19,72,77,126,-122,-7,-109,58,78,-88,15,2,16,37,-34,-114,-88,-53,88,115,19,7,-67,93,80,-48,-11,-61,31,38,29,-59,-70,0,25,106,-7,-44,53,62,19,-64,109,70,-103,-114,97,57,112,24,-66,-127,29,29,-31,-87,-125,54,-98,101,-39,56,-88,-63,-113,-73,-91,80,112,-27,-75,-42,-5,79,60,-55,23,-61,66,51,39,-91,96,-60,-64,-1,75,55,-108,73,38,75,-113,-9,-92,-92,-3,-30,93,-27,-100,-55,125,52,72,110,12,84,-83,65,-79,92,11,87,-106,35,-38,-24,-79,15,-11,-109,-22,95,82,-1,-2,-113,116,-64,93,-62,-11,101,35,-91,51,-6,21,29,25,-16,68,-103,-111,-23,-123,-80,24,-17,-7,53,23,114,-13,-105,-88,120,13,-25,-40,29,-38,-43,3,2,-121,-110,54,-43,30,66,28,60,-81,-6,-8,126,-80,64,-42,126,75,-69,-116,-41,81,94,31,-116,5,-46,5,-21,-105,78,-20,-34,54,46,-124,120,-83,44,-17,-52,-23,-110,34,-35,31,61,88,-108,-38,31,117,-26,38,-57,65,9,0,59,124,14,-39,-95,-91,107,-34,85,-83,-31,-68,-78,-86,21,-118,56,60,-3,-116,33,53,-94,85,77,91,-94,100,-89,97,88,111,36,74,-110,7,-74,91,-112,21,32,-59,98,36,10,-41,44,-114,-88,92,111,72,43,58,42,-125,-11,96,126,25,96,-105,-128,-70,85,-82,-17,103,23,-37,76,58,108,16,-116,-44,22,89,0,6,-108,27,-34,88,-125,22,-45,-116,28,-29,-70,-3,-81,-80,42,119,105,-40,-109,105,64,5,72,-32,-95,90,60,6,-29,40,-19,57,89,-50,34,-123,-32,-18,20,9,-19,-81,-45,-120,-120,20,2,18,70,75,100,64,126,-9,63,-82,114,-62,106,-11,104,-9,-13,88,-40,101,73,108,52,33,116,-54,-114,-47,85,2,-117,-80,100,-20,98,-75,-83,-24,-125,-91,-97,95,-46,15,-94,-21,53,-27,-18,65,87,112,38,-115,-27,37,-84,1,103,85,-50,36,-49,-119,68,20,119,-113,43,-67,105,44,4,-48,16,-42,83,-39,106,31,-34,-76,-51,68,82,-111,-116,-104,-118,109,-29,-6,-91,81,-102,-76,-82,64,121,27,-98,-24,-88,36,115,59,-84,-121,4,29,45,73,110,-56,-12,109,-88,85,-30,87,18,118,23,21,106,40,115,78,-72,-103,11,83,44,117,-63,98,30,115,123,-39,25,15,84,52,46,77,64,-104,125,-13,34,125,65,6,57,-128,-2,115,7,-65,-73,82,72,-109,99,43,-94,-106,-39,-4,-127,58,123,-128,29,-80,4,51,109,-50,-38,25,-13,-52,-106,87,76,44,78,101,16,-102,-20,104,23,107,-88,18,-85,119,-21,-53,-84,-7,-8,-114,23,-54,74,80,77,-40,19,-75,-41,60,77,82,-96,-121,-43,114,-124,-1,-75,32,34,-117,21,64,-87,-100,-29,-36,-45,-46,-111,4,-44,-94,-117,100,-25,-27,105,95,15,88,25,-38,-88,122,62,-62,-28,95,-86,125,-83,-9,-100,101,-124,22,21,-91,50,-100,-27,-92,115,86,85,33,-112,-43,61,114,62,-31,-84,-7,5,-26,-10,-21,-89,60,-96,48,-34,88,-80,-91,92,12,118,-2,-38,83,-50,-109,-111,-26,-109,-78,-7,84,60,-95,15,-71,112,126,71,36,39,-42,-85,-126,-68,105,-18,-127,48,-41,57,-93,13,-25,-71,66,-43,-23,122,4,-70,123,115,124,-61,-32,18,-18,49,123,-101,37,-50,-111,-73,124,-18,54,-64,93,-69,16,112,21,-56,56,127,113,-48,-57,-4,85,-84,53,44,28,-126,-59,-11,94,58,-64,112,82,127,58,50,5,-6,-102,90,-18,-86,104,17,108,-64,-22,73,-102,-17,-31,-11,-105,-40,-49,84,-82,104,57,30,112,-119,-92,78,-92,35,90,-45,-13,-75,-125,-19,-83,-75,29,15,-33,127,-14,29,-80,61,41,67,-14,-18,101,101,108,-24,-61,-90,-59,-48,-114,1,-14,106,52,109,-45,-100,74,-33,-68,-94,-68,-22,-99,31,-86,85,-27,-70,69,127,92,125,-95,117,-87,-8,-71,18,94,-90,103,-31,-1,-50,-60,-2,96,31,-1,-98,75,104,-6,-38,-24,127,94,-48,97,-96,4,-108,106,76,-31,-7,-41,58,-13,-72,-81,-116,-24,-45,46,-20,114,97,-14,125,11,22,26,27,-2,-88,-28,-76,119,50,52,66,65,120,-42,-43,-59,-56,-28,-42,-87,-18,-47,-85,74,119,97,-6,-127,-86,30,18,-43,48,-73,22,-5,34,122,9,115,-32,-63,-13,61,119,18,-113,-12,80,26,-39,-76,-101,-104,-6,48,38,-82,-52,-91,-38,112,110,115,76,69,100,-116,109,3,-35,16,94,24,110,86,25,-5,84,2,62,57,-121,-28,-108,29,127,-25,89,16,-86,15,-68,97,-115,-73,-110,-13,41,16,-47,-74,75,-71,-52,-20,-29,3,-34,68,-2,-29,63,-5,95,-79,26,-42,-91,-109,-19,107,-102,62,111,-35,80,36,55,-65,26,76,-86,26,-88,-116,110,84,-62,-13,120,-31,-47,-32,84,-98,58,74,18,-22,5,-83,-3,11,53,114,32,-118,16,-91,-74,-67,-68,78,-34,102,88,-80,-5,63,-35,22,-87,-97,-30,-76,94,116,44,-109,-122,38,112,-103,99,-119,49,35,107,108,47,54,11,-50,-73,37,-56,71,-125,108,-47,15,-115,-65,-90,-13,-27,-16,-94,72,-101,-74,-58,27,121,-91,110,-101,45,-54,105,-8,-88,-66,-71,-128,-35,-53,-50,-51,-85,113,96,16,-72,-80,-54,78,47,75,-82,-115,-53,40,-39,54,-43,23,-35,43,81,125,-8,51,49,-91,122,123,-102,-65,-78,19,14,51,-68,60,43,-36,105,44,-100,36,89,-40,123,31,105,26,-128,63,-49,-115,48,96,-91,-73,99,37,2,3,-52,-103,-11,10,31,-106,-119,-67,118,-71,-67,-52,-12,43,-21,99,-64,-88,64,100,-62,-11,-32,23,-90,68,-102,116,-21,-78,1,108,-2,116,-122,114,53,-33,102,65,33,73,92,-79,-51,-50,-65,49,76,119,-51,15,-21,95,-109,80,17,7,115,115,-117,-77,-39,-115,-19,-83,-35,-122,56,94,1,-13,83,8,-84,72,-88,87,77,-82,-125,-18,75,10,-106,51,-59,120,-85,22,-45,-68,-44,-38,64,38,-75,-69,122,88,53,18,41,-108,48,38,-127,34,-85,36,-116,-96,56,105,38,76,92,-41,99,-101,-100,112,74,57,60,85,-14,95,0,-73,-46,12,-93,-14,-78,-1,-2,-10,34,111,115,-91,16,-79,76,-108,-8,-84,33,111,-98,2,-6,8,0,-77,1,52,18,-5,-77,-46,-80,-20,-61,-30,-81,-73,-7,49,-107,-25,-97,-125,69,-89,31,-124,-108,76,96,58,88,24,49,79,11,-43,-60,100,108,62,21,-72,-111,81,46,-108,-107,29,90,-13,55,-23,-63,-10,-128,-124,86,88,3,-39,-39,98,-57,-24,-97,-124,85,-84,-78,4,11,59,-73,120,66,21,-73,20,-95,91,-53,76,98,-29,49,-76,-74,-67,-80,-29,-106,111,60,32,-127,-87,104,30,95,-21,93,-23,-97,26,-46,63,12,-28,123,12,30,102,-115,36,74,-54,-54,-103,-57,-95,-72,-60,24,-14,-41,27,9,19,-74,-12,-65,-7,17,122,-85,123,16,-127,22,75,-85,-28,-50,125,-102,-28,24,120,-53,-128,-108,-65,-37,60,-53,-10,28,-38,-11,71,-45,21,-77,-108,-115,-24,103,-29,121,-23,11,-102,-115,-108,-78,-55,84,-17,-58,-8,-118,-119,-56,1,-109,42,-94,51,54,6,-30,56,12,23,-10,121,-113,-74,9,12,0,-93,67,51,-110,44,-69,-40,-72,49,-16,-31,-16,9,-43,7,90,96,-63,-24,-74,-26,35,-16,109,-101,38,87,-13,11,-18,-54,33,37,106,84,79,80,23,-76,-80,-45,-106,56,3,-103,-92,86,-81,68,90,-126,-125,102,-83,-36,83,97,-39,-44,-14,-14,79,-9,-31,119,114,29,-27,-29,55,-72,-3,54,49,-40,22,-37,54,68,71,66,-66,-23,49,69,-73,83,-14,-70,9,117,-63,111,65,66,92,58,-56,15,20,52,-72,-4,34,-94,119,-95}
+
+#define UPDATE_GATE_WEIGHT_X4 {-62,78,83,104,-68,28,-33,-63,-58,104,-89,17,-70,83,-16,-85,-80,-116,1,-40,-42,101,-9,40,-93,-83,31,4,-104,23,107,-39,101,88,95,-110,-81,74,-16,-99,121,-111,-83,-98,42,73,-74,50,71,18,18,-89,-63,-20,-4,123,-98,120,-5,-84,-128,-88,-109,-13,44,66,-100,-69,-105,-126,55,-25,-16,-8,-73,-22,-51,70,-68,-11,25,-91,62,-29,-88,16,19,-28,34,-41,-22,110,-39,121,116,-29,-16,55,42,-124,-7,20,66,-69,9,-67,-125,103,52,104,-29,117,60,-40,-78,-100,63,-40,-94,-1,15,1,-76,-25,71,-97,-2,-12,-76,-68,-63,-62,-127,31,31,32,71,-89,-25,-75,-103,15,120,-32,78,-20,-66,-78,124,77,41,31,38,101,-118,-92,-13,16,-23,40,-71,-51,-120,-97,127,107,59,-52,-80,-54,28,59,-22,-52,54,-89,33,-78,51,41,-2,-17,32,124,82,34,-105,-102,-87,-95,-109,54,26,-9,-47,-53,85,48,-31,-40,38,56,86,103,-5,37,-59,24,-114,-55,44,13,-122,-46,-97,42,90,81,-98,-75,-14,119,-88,5,105,-20,-123,-37,-19,-118,43,-45,24,29,95,36,-30,-10,115,106,-12,110,11,84,42,83,14,57,49,-80,-35,-127,10,-74,121,-10,-56,-8,85,50,-120,37,44,-34,37,15,-25,-44,98,-114,16,-88,83,-87,-31,6,-98,-53,25,88,-54,18,111,8,127,115,88,19,-78,61,-96,66,-111,7,-49,-67,-114,-108,-65,-67,114,93,111,80,-100,-6,28,107,-17,-48,-74,-11,-31,-68,-111,25,40,-61,-18,31,33,25,66,25,35,38,19,29,74,-82,-43,71,31,-59,48,-70,112,62,119,121,-23,0,53,25,-80,-31,-26,-4,102,106,41,-7,74,17,-81,-6,89,-44,-27,53,-123,-60,55,-17,87,62,-54,19,-126,116,32,-67,-121,-64,-113,109,-66,45,110,117,97,70,125,-103,-86,-90,-118,12,125,-114,-108,97,-21,-68,15,20,58,57,-17,112,16,121,26,-65,8,24,70,-66,13,-43,-109,74,-67,-127,-55,29,41,-104,-16,-42,59,29,42,-31,88,-69,81,35,-85,-87,78,-125,-82,4,-55,-17,27,54,16,-98,-89,5,109,95,66,101,67,-39,-52,-82,118,18,54,56,-74,-88,-39,65,57,43,33,-63,-19,-113,-16,-57,86,89,72,-73,77,-91,-68,1,-10,-8,126,80,-122,112,-19,37,110,-51,-7,-27,-109,-75,-50,10,-17,67,58,-42,78,-5,-84,4,103,-50,-88,79,15,60,-3,-18,94,81,2,-55,16,23,-61,-16,66,68,-52,44,-23,-114,51,-103,39,-111,-110,-88,34,92,-91,-23,96,-123,-35,111,31,72,-60,-80,-64,24,61,43,88,58,-1,-17,75,-7,-108,42,-38,-125,55,53,-108,23,31,-11,117,96,73,114,38,-13,-26,126,38,25,75,-105,-113,-88,-57,96,65,-105,-9,120,-92,13,9,-128,0,-70,-92,-25,-3,-40,59,85,124,-82,-30,29,93,-38,14,-17,-39,103,-27,-43,-100,3,-95,23,-91,-37,-55,2,125,-121,107,76,-34,58,52,-110,72,54,85,108,-83,16,110,-43,12,30,-31,-116,-68,-44,84,66,-83,28,-78,22,-86,89,65,60,-79,-81,21,0,-118,6,92,-6,11,-8,56,-108,60,27,87,126,-106,-80,-3,-34,-116,88,35,64,-38,-42,33,-125,53,22,-24,126,-79,75,-94,-45,85,-116,15,-69,-11,-116,77,28,91,-29,-109,-41,-22,81,-94,-70,100,-3,95,94,82,31,-89,-81,97,-80,-1,-116,-2,5,88,42,111,119,-113,-46,116,5,36,105,74,-40,-64,-21,93,-105,-110,-109,7,105,-62,78,-11,-20,-74,64,91,5,101,-34,35,54,-112,72,21,-32,-91,46,51,-124,32,-95,-59,90,-6,120,21,-83,98,60,36,6,29,44,25,-17,10,-29,-41,40,-19,-18,57,65,110,4,-56,51,89,87,-50,112,-12,109,109,-50,34,38,-123,-115,-88,-38,85,25,-32,-27,-18,37,-30,-13,87,-52,20,-84,9,1,18,-106,118,87,-19,103,-81,85,23,76,21,44,-45,-50,-120,36,106,78,40,101,-120,-49,20,-119,115,16,78,-102,2,68,18,20,-72,-20,-103,104,70,119,75,-113,11,23,83,107,100,43,64,-67,44,-88,117,18,126,105,-9,44,-63,-85,98,119,63,4,-82,-48,30,-21,115,-53,114,16,-62,-42,123,-84,-39,-7,106,83,-11,-39,25,-8,15,-114,104,106,-9,31,84,23,52,-54,-13,-34,88,-76,46,74,77,80,-40,-51,101,68,64,77,-104,-40,73,82,108,-111,125,19,-13,-75,52,-116,33,-104,34,-41,125,60,116,-118,-54,109,65,77,6,82,-114,-29,-47,-6,57,-96,-128,-121,85,-91,2,81,-2,-43,115,114,-117,-102,-80,-76,7,-124,-65,-1,100,-82,-20,64,-73,-75,82,32,98,121,-75,27,72,34,-109,-117,-83,-98,-24,-24,99,21,43,64,-125,-88,-91,36,-94,-87,-106,-100,-97,115,95,59,-39,-29,-4,-36,-46,-84,15,-121,-127,-45,58,-46,-94,4,-21,29,123,-111,-128,4,53,45,-27,73,29,-44,-80,-94,-117,-109,100,-78,-84,-18,53,101,-25,-7,-27,84,44,101,28,108,105,60,95,-95,-126,-24,-59,-61,15,15,88,-71,-11,-90,94,-59,25,112,-38,126,58,-48,-64,-114,-88,71,122,36,112,1,82,-14,62,39,-62,-42,127,106,58,52,-28,-85,95,-126,50,109,5,-45,-86,-68,125,105,-6,-100,-102,74,-83,-18,-9,-127,90,-33,-18,-68,-100,48,101,-41,-86,-94,104,-68,-124,57,22,-93,17,-22,108,-99,21,13,-91,-25,-64,31,-22,-86,50,-71,-100,66,73,85,-102,-27,-27,-43,-92,-23,-17,-70,-31,69,115,122,86,4,-11,127,-105,92,85,-70,33,123,-40,125,-49,-95,-112,115,-43,124,84,117,-82,-87,61,-61,114,-32,104,-8,57,-71,62,18,-31,-18,30,18,112,94,-84,49,-7,123,-119,-90,-92,103,5,-101,-26,37,78,-31,-92,-1,-10,-50,-21,-111,35,-50,90,-60,-89,-73,60,124,-45,-2,-13,96,-96,-18,48,54,-75,31,-125,-1,-34,-64,88,93,-19,-98,-83,75,-80,-69,-91,16,-75,104,29,-6,92,112,12,21,15,-38,-33,-24,118,-56,-2,56,127,127,-14,94,-38,127,83,113,29,-48,-80,97,-50,-48,-109,-57,61,-96,41,4,-111,-4,-26,85,67,-108,-14,106,76,-113,-31,-12,-2,-30,-29,-76,-7,80,-41,26,63,94,-5,116,58,-39,-13,-76,95,44,-79,-109,-72,-101,-81,-104,26,-122,-42,38,-116,-6,-24,48,-91,112,-109,-103,-45,38,46,-82,-19,99,107,-119,-20,-52,114,-91,-102,49,62,35,97,-38,-14,112,111,107,-35,108,125,110,11,115,80,47,36,54,22,76,26,69,55,11,-65,-50,27,100,-2,-116,26,-73,76,37,-88,109,-28,3,-86,-56,26,71,-76,-35,119,16,-88,-125,-116,108,50,94,52,24,110,-47,84,15,66,110,65,86,-62,-115,-13,-65,120,25,-42,-5,120,-90,-31,-13,-43,84,-59,2,-47,-27,-32,-16,-56,62,-28,57,84,-94,-98,72,-42,-121,-87,-28,58,-101,74,-74,-18,-108,-47,29,18,-58,-22,27,-85,127,74,-25,5,121,-83,-91,119,89,97,16,-3,110,11,-101,-6,-86,-127,15,53,45,114,-54,-86,-68,30,97,32,105,-118,-8,18,-115,-43,-73,16,-88,-91,-66,48,-110,-73,-13,-74,-71,-67,-128,22,41,-5,16,-68,-35,78,-53,34,-47,122,-74,-34,-50,102,-51,9,75,115,-71,88,-85,-80,113,-32,-52,-63,-20,-5,96,63,16,-13,-29,61,3,-35,-72,22,-80,119,-34,18,68,-87,-54,-97,78,47,-12,75,43,-88,115,87,-91,-82,-21,-115,99,77,16,-82,-79,-53,-64,40,-88,-125,76,-18,-108,-39,64,54,100,75,-8,10,-84,-43,-62,23,-11,-106,33,51,111,-35,-32,43,23,-59,-98,120,2,81,-90,125,68,-85,-6,22,8,-8,-102,51,116,-45,0,-68,-77,49,-21,-91,-78,-44,1,-38,52,122,1,123,108,64,18,38,-5,-102,-2,-65,116,-75,-77,-69,-46,-78,-122,19,114,122,-80,88,-20,14,53,51,-33,53,-61,18,-30,-68,102,60,65,41,-81,-108,-73,43,33,-36,73,48,-7,38,49,105,92,44,-79,-127,-107,34,-25,-100,-51,36,-50,-85,-97,36,-125,89,-65,-40,49,-116,69,-96,-89,123,76,31,119,56,31,105,-124,105,-51,26,15,38,-108,76,76,-128,-21,63,95,92,96,-41,58,-49,-109,-115,80,99,88,-101,24,48,17,96,7,-100,49,112,79,-91,115,-73,115,74,11,57,-43,99,-117,37,-77,60,-60,85,100,2,-39,3,-115,-14,108,95,62,-52,-19,-103,-83,0,21,-73,-72,-11,-35,10,-122,-46,-111,12,81,31,56,-106,94,-93,46,-14,-108,-119,1,-67,-13,-78,-107,-1,29,118,83,-71,8,-2,90,-10,-13,-67,-84,-52,72,34,55,111,-23,-63,-54,-10,-103,-118,3,-119,-103,-128,-57,-124,-95,-56,-92,1,86,86,-72,88,-60,-109,-81,42,68,3,24,-39,-14,-94,90,51,-126,-39,-41,98,27,54,-125,6,102,-57,9,-24,19,-30,-83,56,-36,-97,-74,-124,-12,12,83,23,97,85,-65,-84,-7,-10,-39,121,-44,-78,17,4,122,-113,-14,-74,-14,11,-85,59,123,9,79,12,-9,-73,16,120,-127,0,-31,-93,119,66,22,21,75,67,114,51,29,-73,-85,20,-28,-110,-27,44,-29,-95,-50,91,125,-69,55,-40,-72,-53,-102,76,-28,-72,-3,49,54,98,24,-29,120,-16,49,-31,-40,49,-53,-76,-128,-16,22,9,-37,-74,-108,-67,-65,-43,54,7,68,-80,-37,-29,60,90,71,96,66,-106,-53,111,-10,-63,-66,-24,-23,60,28,32,-38,-74,49,-26,69,-127,-11,-87,71,35,-73,-16,83,104,-45,30,21,109,-14,-101,-70,95,-77,-21,-108,38,9,87,117,93,-115,-23,-24,-13,-63,11,111,-97,103,26,-29,-18,65,-54,66,-46,121,63,-23,33,92,37,58,12,11,-28,-102,106,-56,84,15,123,-115,12,-108,79,20,80,52,30,-78,102,-55,23,-72,-76,-4,-115,84,36,-17,-80,34,-45,-94,74,-58,-54,-8,-106,119,56,-95}
+
+#define RESET_GATE_WEIGHT_X2 {65,-28,-36,70,67,55,86,-53,23,25,-19,59,67,43,-92,48,94,-113,60,-58,24,76,-15,-19,15,36,-74,115,-59,3,34,-43,21,-125,-45,127,92,-5,-65,-103,-83,51,42,109,-51,-39,-97,-64,-4,57,79,-42,88,-4,-108,83,-4,20,86,82,-87,95,12,-69,28,30,-97,-13,-33,-48,75,119,18,31,-83,-59,-114,-21,127,34,-27,-26,-47,86,-83,-49,8,29,-48,-31,-94,-59,-49,-36,0,28,-64,113,65,-8,47,-55,-49,112,-40,-39,-100,-42,32,82,27,-78,-105,3,19,88,15,-121,-120,7,-9,-107,-23,104,114,66,113,-102,-90,24,80,-34,106,48,-91,-11,22,-96,-82,75,26,-42,59,-45,23,78,79,-76,6,20,63,-118,-125,-42,111,-80,-79,-59,-121,-79,83,49,-95,-49,81,15,-11,-54,-45,64,-30,-49,81,-57,71,91,113,-46,-63,-4,-96,-95,-27,5,-52,35,67,112,58,-62,48,112,106,80,-19,103,4,-32,-118,-74,12,13,-126,-20,-5,115,-74,-30,123,-74,-66,11,-99,-16,-102,-100,-81,-20,-24,92,-79,-31,44,-24,-85,-123,5,-52,-111,73,29,28,-19,18,23,-112,-32,-52,-38,99,-59,-52,-31,87,124,28,-42,-39,81,-87,-24,16,47,20,36,1,-70,121,124,13,1,30,112,87,-86,11,36,-18,74,-104,-100,-14,0,-24,28,-53,53,66,-63,-109,-10,-50,-15,63,34,82,-59,85,-44,105,-10,-27,99,5,-105,-69,-75,2,-47,-66,71,-30,73,-11,-45,93,47,-37,-34,-8,90,-106,103,112,65,-100,-25,-13,38,74,54,27,-81,-8,19,49,94,118,-121,-116,120,-71,-87,36,-65,-112,8,-59,-106,-40,-16,68,87,-109,53,12,-7,9,6,67,78,8,-42,-123,79,-93,-102,-40,12,-66,-109,47,15,-8,-5,51,-62,111,8,-66,-82,-102,120,68,-67,9,-73,-69,-79,56,-36,-10,-69,-99,-2,-11,-66,76,37,4,92,1,-89,74,85,-124,-25,40,106,-102,42,-19,-30,0,-70,82,84,106,-84,48,16,37,33,-114,38,-29,-117,51,101,26,56,127,-81,-76,38,-124,103,-25,54,-21,-112,40,102,3,63,36,-54,16,-18,114,39,5,105,83,117,-92,-5,-14,-102,-87,-48,-77,-19,-82,-55,119,-95,-43,97,126,-48,-50,-97,-25,-102,-53,47,111,66,-82,-16,-38,76,-15,23,20,88,-19,125,-90,107,-31,102,107,30,-111,71,38,26,43,-85,82,29,-99,126,-109,21,-42,-107,-115,-123,30,-46,39,4,-19,-44,-69,86,41,4,33,57,-110,95,-22,123,71,1,119,77,90,105,81,-68,74,-38,-109,6,-82,-20,-115,-104,38,27,-44,82,-107,99,-41,-28,-55,100,10,-42,7,91,56,-91,113,-91,70,-66,-48,-18,109,-27,42,-89,-20,-63,-41,77,-13,73,10,-74,-51,88,28,50,-5,7,92,18,-98,-41,-14,8,-16,99,30,-109,7,52,110,-120,-17,33,53,1,106,-99,-14,-93,-46,-60,7,-54,100,91,93,89,-84,118,58,-84,38,57,-24,-25,22,-52,119,-85,-75,-79,60,-97,1,-13,54,-43,98,-92,65,37,-110,64,21,-18,-111,-9,86,90,42,-71,-29,86,-10,-15,-20,106,-45,-22,44,105,55,-61,-89,-119,31,93,-97,-35,9,-113,86,-113,22,-68,-29,-36,-123,98,79,34,-29,71,44,49,56,93,4,63,-3,45,12,54,-96,27,-55,-72,84,69,27,-28,-111,-57,-41,92,-106,-90,55,105,-60,94,34,94,-1,112,-86,-55,-58,68,-65,37,110,-107,-62,66,61,-69,-52,27,-61,70,-56,-116,-101,-103,127,-98,-79,25,-117,40,33,111,10,-3,-65,1,84,-41,5,-93,-85,-96,78,54,43,70,77,-53,-71,-38,48,103,-88,115,94,20,-5,-125,-7,-61,30,-25,-57,-42,-100,63,-114,40,-53,123,50,-7,121,75,67,75,3,-38,-101,-44,-46,54,38,-22,4,18,102,-126,44,86,-10,-1,118,98,102,-125,74,32,18,74,73,72,64,47,105,-72,5,73,98,9,39,18,10,-68,81,-128,-89,27,-51,51,16,119,-71,-53,51,-84,107,-116,7,73,106,20,52,-85,-74,-103,-18,29,-13,73,106,-92,107,-115,5,65,83,-79,-7,98,-42,-33,82,-64,75,-32,100,-67,-122,84,43,-111,114,-99,46,12,99,43,50,-24,-88,-60,111,68,64,54,-105,-120,119,68,5,51,63,89,-57,-75,-25,-35,-28,42,-64,101,-103,-35,-99,-96,-18,-64,-94,-46,89,-65,-38,-1,-97,127,-67,84,-18,86,115,60,-78,-109,-61,-93,-67,-87,-80,124,26,-9,111,115,-88,-71,-86,-71,-65,-15,108,-25,111,9,86,-115,-55,-23,57,27,103,108,-28,65,86,68,114,62,126,-4,33,-34,-123,87,-76,-104,-126,26,-13,44,108,105,12,-35,-58,3,-5,-32,91,49,89,88,37,38,119,-125,-48,37,53,85,-73,67,116,-116,-127,103,127,-115,92,-35,-83,-45,25,-96,-13,-90,41,-27,105,119,85,27,-3,-64,93,17,-53,104,-70,-43,65,45,-90,61,-31,-49,-99,84,46,93,-37,84,-79,13,-59,-76,62,19,-11,-96,-104,-3,-8,-78,92,98,50,-7,-39,-82,37,-126,127,-113,67,94,115,-9,-33,-57,26,-67,9,28,-8,81,-98,-10,84,34,111,-95,127,75,38,-7,-2,-71,-62,-72,99,-74,25,123,114,51,-28,103,-110,43,113,7,58,75,-95,-52,19,-112,101,26,65,-115,-91,85,-5,-45,110,-103,-34,-69,50,-15,-19,-110,-44,-7,-112,-93,29,50,-84,-55,-41,11,19,-31,-47,-62,-12,-105,-47,68,-124,-47,-113,-55,30,25,55,-14,85,-66,-5,-105,62,-27,-89,-124,-84,112,34,52,25,104,32,-30,84,-46,-38,60,-2,-107,-95,-86,-25,117,60,-121,32,84,8,-88,-1,91,-46,-76,81,44,79,105,-105,82,20,59,-115,96,21,-113,19,92,122,76,36,-112,78,16,38,73,69,54,97,41,-49,78,-71,-69,95,-85,117,10,-98,25,72,126,47,-17,4,-44,-32,-16,-12,105,76,4,-82,-91,-21,-117,30,-67,46,-8,-125,84,-51,94,0,-60,127,99,43,60,16,55,-16,-121,-61,-115,38,25,17,35,23,68,9,-107,-44,118,119,43,99,-95,40,42,-70,54,19,92,-36,82,-35,122,-96,54,-29,-50,100,-79,-71,-99,-60,-2,-100,41,97,-93,-58,-123,126,-102,81,-5,83,110,-50,58,-86,41,-126,43,-49,98,-59,94,-91,115,16,-3,-58,-30,-109,110,-114,124,22,-88,-79,-29,-100,54,-33,23,-1,-77,52,-126,114,70,-50,90,82,-13,-25,-125,16,48,101,-93,19,-103,67,-1,-32,28,-72,-26,73,45,-22,83,-68,-61,89,57,-37,90,16,-38,-124,47,-5,-113,81,71,-30,-46,-18,-52,-104,-40,49,-101,106,38,6,125,-70,25,-88,-50,-77,-12,53,110,-84,23,-109,-53,112,2,88,101,-55,-10,-72,123,-35,42,-15,98,-85,48,-100,-54,123,52,-105,7,-28,86,-125,85,12,86,-34,103,-8,-65,-24,88,-43,57,-16,114,-98,101,81,34,-83,-8,3,-27,5,110,-24,-80,9,85,-108,96,-93,-34,76,-107,71,84,-98,-10,-94,71,71,-38,-96,-112,100,127,52,-32,-127,102,61,-119,-46,-119,125,109,-23,-80,-11,-68,84,-53,35,-115,105,-88,72,110,109,17,-121,80,-87,-72,-123,-31,13,71,63,-126,107,115,-100,27,39,10,75,-128,58,103,-104,126,-59,31,89,-67,97,-96,-69,87,19,99,49,111,9,91,-98,-4,-118,103,-63,-92,-74,106,-53,52,122,12,24,123,-126,-105,104,38,107,118,10,74,-38,14,-11,76,-112,-112,30,-47,95,112,65,-94,120,21,85,33,52,55,-54,-57,-77,-16,52,88,-81,-77,52,0,90,-126,66,88,-81,83,50,81,-28,-56,-36,-8,50,4,115,58,-30,-53,-78,-114,-16,-100,33,-80,-6,96,108,4,-27,-90,8,48,-118,-112,22,-56,114,-66,4,-11,-48,118,61,104,118,-27,13,52,2,74,112,-127,48,27,59,-37,-58,18,85,-5,-41,-91,-32,-56,-5,-40,-117,-89,-48,-8,-32,43,-75,-118,-109,-92,-122,67,88,107,79,-90,30,-65,-102,-100,-112,-104,57,-33,-103,69,-26,15,-12,106,-17,50,-20,33,51,14,98,-118,-82,63,-65,-40,-89,-8,-75,-16,-1,-13,118,76,34,-100,83,-10,72,26,-13,50,92,69,12,-33,-66,76,62,-47,-10,-31,60,-52,52,74,77,30,59,-98,-78,-124,107,38,-121,97,-39,-12,-1,63,-112,71,-65,9,-66,-31,50,39,77,56,-81,-125,-109,-36,-62,-74,12,31,-128,64,62,86,-9,26,69,-45,-35,46,39,95,78,-22,81,-5,-22,90,-47,-36,58,65,88,-89,37,81,115,-3,-108,52,7,-32,80,-96,-24,-22,104,-95,-3,117,59,105,66,-113,28,55,-75,46,45,-118,79,-3,-113,119,-114,-3,-64,56,34,118,67,32,25,-8,1,-64,91,112,31,-88,91,-53,115,33,-3,14,-43,82,-42,-57,-128,-124,127,-69,-112,98,-40,-9,-35,29,-87,-74,27,120,77,-70,93,39,95,118,-39,82,83,-26,60,106,-116,43,8,-114,66,28,5,-95,111,-11,68,24,44,65,-93,26,50,13,100,-33,-93,99,6,0,77,98,5,-10,84,77,46,4,-13,-31,-83,84,-78,-97,-58,76,-71,-6,2,27,-73,81,100,-126,-7,117,-10,-6,118,52,-4,25,56,43,-26,-43,-64,23,-44,-108,-53,45,-117,91,-88,-45,-87,63,120,82,70,73,-108,89,-12,35,-81,-98,-124,-114,-126,86,21,-35,-32,-105,122,111,98,77,38,-18,-7,-48,69,22,74,-127,-62,-47,-20,-8,9,-48,-2,-53,-58,-37,51,27,-91,57,69,-27,-91,76,-127,78,76,-108,-1,13,-71,-41,38,46,60,-5,-73,-98,123,106,35,-38,-102,2,125,25,-63,-110,9,25,-106,-21,-113,-111,97,-33,33,83,55,123,72,-11,-78,-85,35,56,-110,-18,118,9,85,-100,-65,126,24,-18,50,-32,98,40,114,59,-60,-6,-72,-68,16,21,-10,-6,113,-23,-24,-27,-116,-126,119,6,-78,118,15,-53,7,113,3,83,52,44,-44,-53,-85,78,-108,-83,-128,63,-10,-122,-92,24,28,21,-87}
+
+#define RESET_GATE_WEIGHT_X4 {65,28,-28,30,-90,106,24,80,-36,-97,70,-13,80,-19,-34,103,67,-33,55,-48,106,4,48,-32,86,75,-53,119,-91,-118,-11,-74,23,18,25,31,22,12,-96,13,-19,-83,59,-59,-82,-126,75,-20,67,-114,43,-21,26,-5,-42,115,-92,127,48,34,59,-74,-45,-30,94,-27,-113,-26,23,123,78,-74,60,-47,-58,86,79,-66,-76,11,24,-83,76,-49,6,-99,20,-16,-15,8,-19,29,63,-102,-118,-100,15,-48,36,-31,-125,-81,-42,-20,-74,-94,115,-59,111,-24,-80,92,-59,-49,3,-36,-79,-79,-59,-31,34,0,-43,28,-121,44,-79,-24,21,-64,-125,113,83,-85,49,-123,-45,65,127,-8,-95,5,-49,-52,92,47,-5,-55,81,-111,15,73,-65,-49,-103,112,-11,29,-54,28,-83,-40,51,-39,-45,-19,64,18,42,-100,109,-42,-30,23,-49,-112,-51,32,-39,82,81,-32,-57,-52,-97,27,-64,-78,71,-38,91,99,-4,-105,57,3,113,-59,-46,-52,79,19,-42,88,-63,-31,-4,87,88,15,-4,-121,-96,124,-95,28,-108,-120,83,7,-27,-42,5,-39,-4,-9,20,-107,-52,81,35,-87,86,-23,82,104,67,-24,112,16,-87,114,95,66,58,47,-62,20,12,113,-69,-102,48,36,112,1,-70,54,121,27,-2,-102,-11,-87,124,-81,13,-8,-66,-48,76,-77,1,19,30,49,37,-19,4,-82,112,94,87,118,92,-55,1,119,-86,-121,11,-116,-89,-95,74,-43,36,120,-18,-71,85,97,-124,126,74,-87,-104,36,-25,-48,40,-50,-100,-65,-14,-112,106,-97,-102,-25,0,8,-24,-59,42,-102,-19,-53,28,-106,-53,-40,-30,47,0,111,53,-16,66,68,-70,66,82,-82,-63,87,-109,-109,84,-16,106,-38,-10,53,-50,12,-84,76,48,-15,-15,-7,63,9,16,23,37,20,34,6,82,67,33,88,-114,-19,-59,78,85,8,38,125,-29,-90,-44,-42,105,-123,-117,107,51,-31,-10,79,-27,-93,101,102,26,107,99,-102,5,-40,56,30,127,-111,-105,12,-69,-66,-81,71,-76,38,-75,-109,2,47,38,26,-124,43,-47,15,-66,-8,103,-85,-25,82,71,-5,-30,51,54,29,-21,-99,73,-62,-11,111,-112,126,40,-109,-45,8,93,-66,102,21,3,-42,47,-82,-37,-102,63,-107,36,-115,-34,120,-8,68,-54,-123,16,30,90,-67,-106,9,-18,-46,114,39,103,-73,112,-69,39,4,5,-19,65,-79,-100,56,105,-44,83,-69,-25,-36,-13,-10,117,86,-92,41,38,-69,74,-99,-5,4,-14,33,57,-41,-110,-14,-15,68,-20,-65,95,8,-22,-16,106,37,-45,110,123,99,71,30,-22,-107,44,-62,1,-109,119,7,105,66,55,61,77,52,90,110,-61,-69,-89,-52,105,-120,81,-17,-119,27,31,-61,-68,33,74,53,93,70,-97,-56,-38,1,-109,106,-35,-116,9,-101,6,-99,-82,-14,-113,-103,86,127,-20,-93,-115,-46,-113,-98,22,-79,-104,-60,38,7,-68,25,-29,-117,27,-54,-44,100,-36,40,-123,33,82,91,-107,93,98,111,79,10,99,89,-41,-84,34,-3,-29,-65,-28,118,-55,58,71,1,44,84,100,-84,10,38,49,-41,56,5,-42,57,7,-24,93,-93,4,-85,91,-25,56,22,63,-96,-3,78,-91,-52,113,119,45,54,12,43,-91,-85,70,-75,54,70,-96,77,-66,-79,-48,60,27,-53,-55,-71,-18,-97,109,1,-72,-38,84,48,-27,-13,42,54,69,103,27,-88,-89,-43,-20,98,-28,115,-111,94,-63,-92,-41,65,-57,20,-41,-5,77,37,-13,-110,92,-125,-106,-7,73,64,10,21,-90,-61,55,30,-74,-18,-51,-111,105,-25,-60,-57,88,-9,28,86,94,-42,34,-100,50,90,-5,42,94,63,-1,-114,7,-71,92,-29,112,40,-86,-53,18,86,-98,-10,-55,123,-58,50,-7,-103,121,-18,-46,-35,89,-58,75,29,67,-13,-65,3,-38,-5,75,73,3,106,-1,-32,-97,91,-38,-92,-101,107,127,49,-67,89,-44,-115,-46,5,84,88,-18,37,54,65,38,83,86,38,115,119,-22,-79,4,-7,60,-125,-78,-48,18,98,102,-42,-109,37,-61,53,-126,-33,44,82,-93,85,-67,-73,86,-64,-10,75,-87,67,-80,116,-1,-32,118,100,124,-116,26,-127,98,-67,102,-122,-9,103,111,127,-125,84,74,43,115,-115,-88,92,32,-111,18,114,-71,-35,-86,-83,74,-99,73,46,-71,-45,-65,25,72,12,64,99,-15,-96,108,-13,47,43,105,50,-25,-90,111,41,-72,-24,5,-88,9,-27,86,105,73,-60,98,111,-115,119,-55,85,9,68,39,64,-23,27,57,-3,18,54,10,-105,27,-64,103,93,-68,-120,81,119,108,17,-28,-53,-128,68,-89,5,65,104,86,-70,27,51,-51,63,68,-43,114,65,51,89,16,-57,62,45,126,-90,119,-75,-71,-25,-4,61,33,-31,-53,-35,51,-28,-34,-49,-123,-99,-84,42,107,-64,87,84,-76,46,-116,101,7,-103,-104,93,-126,-37,73,-35,106,-99,26,84,-13,-79,20,-96,52,-18,44,13,108,-59,-85,-64,-74,-94,105,-76,12,62,19,-115,-11,-91,117,-67,60,46,-96,85,-104,-5,-121,-8,32,-125,-3,-45,-8,110,84,84,8,-51,-78,-103,92,-34,-88,94,-1,0,98,-69,50,50,91,-60,-46,127,-7,-15,-39,-19,-76,99,81,43,-82,-110,37,-44,44,60,79,16,-126,-7,127,-112,105,55,-105,-16,-113,-93,67,29,82,-121,20,-61,94,50,115,-84,59,-115,-115,38,-9,-55,-33,-41,96,25,21,17,-57,11,26,19,-113,35,19,23,-67,-31,9,-47,92,68,122,9,28,-62,-8,-12,76,-107,36,-44,81,-105,-98,-47,-112,118,78,119,-10,68,84,-124,16,43,38,99,34,-47,111,-113,73,-95,69,40,-95,-55,127,30,54,42,97,-70,75,25,38,55,41,54,-49,19,-7,-14,-2,85,78,92,-71,-36,-71,-66,-62,-5,-69,82,95,-35,-72,-105,99,62,-85,122,117,-96,-74,-27,25,-89,10,54,-98,-29,123,-124,114,-84,25,-50,72,100,51,112,-28,34,126,-79,47,-71,103,52,-110,25,-17,-99,4,-60,43,104,113,32,-44,-2,-32,-100,7,-30,58,84,-16,41,-12,97,75,-46,-95,-38,105,-93,76,-58,-52,60,19,-2,4,-123,-82,126,-112,-107,101,-95,-91,-102,-21,81,26,-86,65,-25,-117,-5,30,83,110,-38,-50,-124,57,-31,-16,13,58,47,-86,-5,114,71,-98,63,41,-113,-126,81,101,-126,81,107,43,71,-49,-30,34,115,-83,-100,98,-46,-59,-18,-8,27,3,39,94,-52,-91,-104,-27,10,5,75,115,-40,16,49,110,-128,-24,58,-3,-101,-58,106,-80,103,9,-104,-30,38,-109,6,85,126,-108,-59,110,125,-114,-70,96,31,-93,89,124,25,22,-88,-34,-67,76,97,-88,-50,-79,-77,-107,-96,71,-69,-29,-12,-100,53,84,87,-98,19,54,110,-33,-84,-10,99,-94,49,23,23,-1,-109,71,111,71,9,-77,-53,52,112,-38,91,-96,-98,-126,2,114,88,-112,-4,100,-118,70,101,-50,-55,127,103,52,-63,90,-10,82,-72,-32,-92,-127,-74,-13,123,-25,-35,102,106,61,-53,-125,42,16,-15,-119,52,-46,122,48,98,101,-85,-119,12,125,24,-93,48,19,-100,109,123,-23,-126,-103,-54,67,123,-80,-105,-11,104,-1,52,-32,-105,-68,38,84,107,28,7,-72,-28,-53,118,35,10,-26,86,73,-125,-115,74,105,-38,45,85,-22,12,-88,14,72,-11,83,86,-68,-34,110,76,109,-112,-61,103,89,-8,17,-112,-121,30,57,-65,-37,-24,80,-47,-87,95,90,88,16,-43,-72,112,-123,65,-94,52,120,2,-16,26,-1,69,21,74,85,112,-13,-45,118,-35,33,-127,52,48,76,46,34,39,55,27,-54,59,-100,95,83,78,-57,-37,-77,-58,-10,-22,72,81,-16,18,52,85,26,-5,-13,-22,88,-5,-81,-41,50,90,92,-47,-77,-91,52,-32,69,-36,12,58,0,-56,90,-5,-33,65,-66,88,-126,-40,66,-117,76,-89,62,37,88,-89,-81,-48,-47,81,-10,115,83,-8,50,-32,-31,-3,60,-108,81,43,-28,-75,-52,52,52,7,-56,-118,-36,-109,74,-32,77,80,-8,-92,50,-122,30,-96,59,-24,4,67,115,88,-98,-22,-78,104,58,107,-30,79,-124,-95,107,-3,-53,-90,-78,30,38,117,-121,59,-114,-65,-16,-102,97,105,-39,66,-100,-100,33,-112,-12,-113,-1,28,-80,-104,-6,57,63,55,-112,-75,96,-33,108,-103,71,46,-65,45,4,69,-27,-26,9,-118,-66,79,-90,15,8,-12,-31,-3,50,-113,48,106,-118,-17,39,119,77,-114,-112,50,22,-20,56,-3,-81,-64,-56,33,114,51,-125,56,-109,34,-66,14,4,98,-36,118,-62,67,-11,-118,-48,-82,-74,32,12,25,118,63,61,-65,31,-8,-128,1,104,-40,118,-89,64,-64,62,91,-27,-8,13,-75,86,112,-9,31,-88,-10,91,84,111,123,98,72,-53,77,115,46,77,-11,38,-78,33,4,-3,-13,-18,-85,-7,35,14,-31,-43,-83,-48,56,69,-110,82,84,-42,-78,22,-18,74,118,-57,-97,-128,-58,-127,9,-62,85,-124,76,127,-71,-47,-100,-20,-65,-69,-6,-112,2,-8,126,9,24,98,27,-40,-73,-48,-18,-2,50,-9,81,-35,100,-53,-32,-58,98,29,-126,-87,-7,-37,40,51,114,-74,117,27,-10,27,59,-91,-60,120,-6,77,118,57,-6,69,-72,-70,52,93,-4,-27,-68,-91,16,39,25,95,56,76,21,-127,-10,118,43,-39,-26,78,-6,76,113,82,-43,83,-64,-108,-23,-1,-24,-26,23,60,-44,13,-27,-71,-116,106,-108,-116,-53,-41,-126,38,119,43,45,8,-117,46,6,60,-78,-114,91,66,-88,-5,118,-73,15,28,-45,5,-87,-98,-53,123,7,-95,63,111,120,106,113,35,3,-11,82,68,70,-38,83,-102,52,24,73,44,-108,2,44,125,-44,65,89,-93,-12,25,-53,-63,-85,26,35,50,-81,-110,78,9,-108,13,-98,100,-124,25,-83,-106,-128,-33,-114,-93,-126,-21,63,-113,-10,99,86,6,21,-111,-122,97,-92,0,-35,77,-32,-33,24,33,28,98,-105,5,122,83,21,55,-87}
+
+#define HIDDEN_STATE_WEIGHT_X2 {-3,-33,59,21,117,70,0,44,108,108,-47,-80,-118,34,88,-91,-123,-108,8,51,26,82,-80,107,-100,-69,97,-90,17,19,63,111,-40,-125,110,24,58,-69,26,-31,-65,-37,-47,-41,-109,106,-100,108,-99,108,116,104,86,-50,-45,10,-53,112,34,96,-10,-39,-32,-25,69,102,-2,-4,-25,121,-1,-28,-48,-100,0,-128,60,-73,42,-32,118,-88,-113,-112,-113,70,-98,118,95,77,-52,123,-99,72,26,-102,-32,120,113,22,6,-68,84,-33,103,66,111,60,-76,33,10,25,-43,93,41,-79,110,13,67,107,-113,90,58,64,-125,79,-85,-18,76,80,-59,11,-18,-74,15,-102,99,-19,117,99,65,-50,-108,-121,-9,-104,33,94,-95,110,-48,-97,76,36,1,-58,86,-115,45,-88,38,51,123,-23,-20,-43,-37,15,91,-85,-88,6,-96,58,78,13,23,1,-43,62,-70,-108,44,30,74,90,79,-80,-20,71,-21,0,60,19,-59,-52,44,-14,77,92,-69,121,-123,-27,119,-84,79,87,24,85,118,1,-51,-96,60,102,-6,15,96,120,-109,6,35,11,-119,-109,-18,16,-112,91,-126,71,-29,121,-21,-120,37,57,-117,-39,93,56,-73,-104,77,-107,-52,111,-61,-4,44,-119,67,72,-66,36,-127,-113,-124,123,21,98,84,86,76,23,78,7,-127,-4,1,-46,-107,59,-21,53,-65,-99,-15,-98,53,-31,7,64,7,105,51,-75,50,-52,48,101,-126,-120,5,34,3,81,-39,70,41,112,25,30,79,-6,107,-11,-97,92,-84,67,49,107,60,101,-37,27,-91,-61,-96,120,-113,87,-46,68,64,102,-86,-60,13,-71,56,-105,90,-9,-35,27,103,120,39,23,-39,-1,-85,-95,-6,119,-41,-2,-69,102,102,-119,-3,-11,-125,-111,40,-115,-41,-117,-44,-7,83,123,-21,23,99,-107,43,100,-99,-3,89,3,-113,103,47,-94,-69,-38,-28,-37,49,-117,-49,-126,17,-98,37,92,55,-116,-70,-50,77,120,47,124,78,114,67,-48,6,-42,-115,85,116,-114,-46,-50,-13,70,-101,110,-55,20,-51,125,-19,-9,-15,46,30,-27,-123,114,-50,-30,-72,76,-83,71,47,-45,74,102,44,108,-26,108,-113,-43,110,-91,37,-69,76,-33,106,-76,-96,20,-117,63,-33,-5,11,-121,-51,63,-56,59,-16,-33,114,74,124,73,99,-50,51,-71,118,106,30,-92,26,-40,119,-121,2,-45,9,0,-5,-2,-89,88,-11,-85,-60,19,81,-96,75,82,-40,124,89,-36,-117,-100,-2,-34,112,101,39,-101,-106,60,59,-126,-32,96,68,-53,87,20,54,-24,46,-95,65,-112,22,60,122,-22,-106,-124,97,-37,-86,95,-110,-8,44,58,-12,-120,-45,-86,-32,-86,-94,-14,15,29,-8,-114,71,70,-93,-69,100,-123,-18,-47,-12,127,104,-102,93,-11,-73,121,87,-79,-92,46,92,-108,-107,79,121,-71,-89,16,-11,-52,72,-114,-32,-60,-9,-57,-4,10,-81,-22,68,74,76,-68,-127,96,-84,69,-3,-26,-106,-3,-87,-65,105,109,122,-103,31,-108,-86,-5,-39,85,88,67,-82,0,-25,93,61,-62,5,-54,-114,-51,-9,-114,20,49,-26,38,19,39,-103,33,-120,37,-97,32,-89,119,111,-124,-99,78,-49,-128,76,-18,-12,-109,96,90,-73,-104,59,-59,-92,123,55,54,-120,-80,-48,-16,-95,96,36,118,-119,-58,93,45,-43,-75,64,38,-2,-72,-111,22,-89,-75,-120,-42,45,108,59,-105,40,27,32,-66,121,-22,-71,-9,118,124,60,-96,47,4,14,-27,64,70,47,-91,-70,1,-44,94,-46,53,4,23,-124,-92,-95,83,-49,-81,40,-80,48,0,39,1,-113,32,40,-21,-1,-110,102,1,-74,-51,40,108,-35,-36,89,84,123,-48,-115,-115,83,-61,114,-127,-61,114,100,-82,-45,60,87,60,19,86,97,-68,40,-66,75,86,-32,-128,88,-57,-27,77,3,-27,43,-39,-62,66,5,-82,45,-104,-78,34,57,96,89,-90,66,-10,37,-110,-30,82,-58,13,94,12,115,35,117,0,80,61,-7,107,-104,-21,21,-70,-93,-94,-51,-61,39,-62,64,-82,-109,76,84,58,-47,-100,52,46,-51,88,91,8,-47,108,-80,25,-58,111,-59,-83,-75,92,98,110,54,106,65,-47,-120,-5,90,-123,101,-61,-85,-93,109,88,0,8,59,86,56,126,17,-26,58,-101,-25,35,0,-123,-3,-56,112,-128,8,17,-52,88,31,-3,105,-56,68,-1,-94,96,-19,10,-22,-88,-10,119,-44,19,42,75,-86,18,-107,89,-82,-120,76,40,84,-122,29,33,-47,17,-50,-13,23,-66,-46,85,-29,-110,42,-68,8,99,-93,-29,101,16,52,-13,127,0,86,-117,-92,-70,-32,-27,127,-123,1,34,-13,92,114,-11,29,-103,-121,-54,20,73,16,74,108,16,-61,89,50,-30,-14,116,44,-31,16,96,24,-51,7,39,-87,-69,-61,-98,61,-46,113,85,-95,103,67,99,-66,-45,-42,-70,96,104,5,-111,69,-25,99,-118,23,109,11,4,-41,-94,73,100,96,6,90,-75,-25,79,-13,-43,-6,-12,51,12,40,124,-56,81,-8,59,-60,-26,-54,33,122,85,53,-99,125,19,-26,94,41,-5,46,-48,-70,-10,41,102,-1,-98,-9,15,29,46,-66,-118,-53,45,119,-127,94,53,-58,90,124,5,-110,-98,-80,-77,77,29,19,105,-121,92,9,-124,50,-119,59,40,67,104,-12,13,103,101,47,-51,34,-66,-101,-117,112,-5,118,-48,-60,-114,38,-71,2,51,114,80,115,-5,116,20,16,-47,-19,30,24,-68,7,-30,-3,-64,-7,-34,-12,44,34,-91,-97,116,112,-99,108,-75,17,26,-14,-61,80,22,-7,34,47,-93,45,106,121,78,43,-97,39,-99,-68,-72,-7,64,-49,-82,-127,78,-64,48,18,15,126,-125,-111,-69,-111,10,-46,111,-75,123,-44,-67,-31,-96,-67,-53,-53,-106,67,-101,23,62,30,9,-114,-12,-57,-38,-78,95,-10,-3,110,88,123,-26,78,-125,114,53,10,-57,26,38,-51,73,92,-124,79,15,75,-62,109,-113,-67,1,35,52,-36,55,7,111,-43,109,101,88,122,-21,-32,-87,59,16,-122,-109,-118,17,-22,-39,53,-105,77,90,-24,-65,43,-27,113,30,-117,-30,106,37,55,59,54,-70,99,99,-73,120,97,-39,-88,-54,101,51,-76,70,-121,-68,23,-73,-31,75,-8,-63,-123,-93,96,-81,99,-95,28,-36,55,-104,32,-64,41,-97,95,-89,126,-26,-25,126,2,-26,-54,110,-86,110,74,-3,-110,56,-60,-49,117,-82,-55,-103,-112,70,-85,85,-63,82,7,75,-61,90,32,35,-115,72,73,-121,63,-84,-52,-29,-59,-4,29,64,119,127,58,-117,48,126,120,-115,-15,-10,27,27,-81,117,-5,121,-72,113,31,-13,10,27,-106,-51,81,-96,-22,19,-78,6,71,-34,123,118,75,-23,-72,-97,111,-121,0,80,28,52,95,59,-116,72,80,-75,-62,88,23,-102,13,6,113,-85,98,45,-96,-32,94,-7,12,-9,86,18,59,-15,75,13,-70,50,-93,52,67,53,-31,19,45,-111,36,39,-91,-77,104,71,7,-44,-76,3,-62,121,43,37,-7,-96,-6,57,-104,30,-126,-94,118,-44,91,29,124,-86,-13,55,41,-41,91,-112,-25,103,81,-70,-112,113,-25,-73,-82,16,67,-5,104,56,66,-115,-90,-126,106,80,-78,-51,-15,-68,-3,102,-10,-123,-10,-71,-111,86,48,-45,101,81,-114,-94,77,-127,-96,-100,86,109,-33,15,-34,60,88,-86,-63,-103,-46,101,-127,-88,90,-37,82,-125,-28,-6,61,-104,77,0,-52,59,-9,-82,59,-78,79,80,-77,-125,-95,16,26,-55,-16,15,-76,-9,56,110,85,-102,-23,-12,-6,-97,-34,32,-79,-95,71,126,127,30,-112,-115,75,-8,125,103,-118,65,-43,107,46,96,-41,-87,-64,-18,126,82,10,81,45,95,61,9,28,-113,-71,47,117,26,-81,73,49,-55,-126,-33,62,-84,-87,-56,-71,97,49,-124,-76,-9,97,119,-23,127,-29,20,-66,-80,-122,40,-2,116,126,-120,-48,124,57,-107,104,80,-13,81,118,33,88,119,-110,33,-35,-75,-6,89,-41,99,46,127,-36,54,-55,50,24,51,49,-71,37,-117,114,6,110,88,84,-30,-45,-50,113,-12,-57,59,-18,49,99,-124,46,-48,88,-82,-121,-97,15,-73,-128,-121,46,30,-93,-109,-15,-86,-2,75,1,-32,-27,-86,-13,-38,48,10,-36,-107,-27,-48,88,-7,-88,98,-83,61,-81,20,-123,18,-41,-127,-55,-66,24,-107,73,30,-42,-74,124,-43,-125,102,98,6,32,24,-123,32,113,105,-81,117,-41,-54,-113,-126,-28,31,-56,-64,-6,-103,-36,-2,-59,34,-40,-64,-39,-64,-74,-105,50,-86,-66,-14,-71,35,-116,-20,15,-119,-12,90,-117,-29,13,-8,-75,57,67,124,-38,66,113,-80,113,105,45,-74,-80,108,-24,-3,36,62,-8,109,-40,-101,106,12,-47,-113,-118,-12,-3,-86,-52,-93,-24,-62,-119,-93,67,39,4,-18,-103,24,1,71,93,95,-113,-7,34,-10,-77,-74,96,86,52,-2,-45,-71,-48,124,-97,1,23,-59,-117,-74,58,-31,-115,114,-14,-115,77,82,100,67,117,-16,-64,105,-19,59,124,124,-116,-33,22,-115,30,102,91,98,-124,38,12,-38,-23,-106,52,75,-45,74,-6,-29,31,117,20,99,66,27,-92,127,-67,-53,68,-66,-26,35,114,-84,-74,-94,-14,-43,-106,-32,-67,-27,28,29,-32,-101,-60,-55,-6,-101,-42,61,111,107,-87,-67,102,-36,119,-81,-54,52,-114,5,-26,115,-7,44,-30,-21,-67,33,-92,29,-30,3,7,-101,-83,-115,29,68,49,-70,-40,-116,63,-49,115,97,123,119,22,-13,47,-4,-14,-94,94,-122,56,58,57,-127,-60,-46,29,94,-105,49,-72,94,20,-8,104,35,-90,19,-26,24,-7,109,10,-9,80,-105,0,126,94,105,63,85,43,-63,-2,-32,39,-119,-12,-108,33,-67,127,-66,-23,-123,8,41,-21,-30,117,20,-85,-39,-87,2,96,-12,-128,83,67,-53,-101,3,-3,-22,-16,51,125,-125,-76,25,42,101,101,35,-36,103,85,-71,-24,6,26,105,60,112,-91,69,13,21,10,-93,22,-111,0,-38,4,-34,45,-86,121,-42,-54,7}
+
+#define HIDDEN_STATE_WEIGHT_X4 {-3,69,-33,102,76,60,80,19,59,-2,21,-4,-59,-59,11,-52,117,-25,70,121,-18,44,-74,-14,0,-1,44,-28,15,77,-102,92,108,-48,108,-100,99,-69,-19,121,-47,0,-80,-128,117,-123,99,-27,-118,60,34,-73,65,119,-50,-84,88,42,-91,-32,-108,79,-121,87,-123,118,-108,-88,-9,24,-104,85,8,-113,51,-112,33,118,94,1,26,-113,82,70,-95,-51,110,-96,-80,-98,107,118,-48,60,-97,102,-100,95,-69,77,76,-6,36,15,97,-52,-90,123,1,96,-58,120,17,-99,19,72,86,-109,-115,6,63,26,111,-102,45,35,-88,11,-40,-32,-125,120,38,-119,51,-109,110,113,24,22,123,-18,-23,16,58,6,-69,-68,-20,-112,-43,91,26,84,-31,-33,-37,-126,15,71,-65,103,-37,66,91,-29,-85,121,-47,111,-41,60,-88,-21,6,-120,-109,-76,106,33,-96,37,58,57,-100,10,108,25,78,-117,13,-39,-99,-43,108,93,23,93,1,56,116,41,104,-79,-43,-73,62,-104,86,110,-50,13,-70,77,-108,-107,-45,67,10,107,44,-52,30,111,-53,-113,112,90,74,-61,90,-4,34,58,96,64,79,44,-80,-119,-10,-125,-39,79,-20,67,71,72,-32,-85,-25,-18,-21,-66,0,36,-127,-96,-113,120,49,76,-117,-33,-124,-113,123,87,-49,106,-126,-76,21,-46,98,68,17,-96,-98,20,84,64,86,102,37,-117,92,63,76,-86,23,-60,55,-33,-116,-5,78,13,7,-71,-70,11,-50,-121,-127,56,-4,-105,77,-51,120,63,1,90,-46,-9,47,-56,124,59,-107,-35,59,27,78,-16,114,-33,-21,103,53,120,67,114,-48,74,-65,39,-99,23,6,124,-42,73,-15,-39,-98,-1,-115,99,85,-50,53,-85,-31,-95,116,51,-114,-71,7,-6,64,119,-46,118,-50,106,7,-41,105,-2,-13,30,70,-92,51,-69,-75,102,-101,26,110,-40,50,102,-52,-119,-55,119,20,-121,48,-3,101,-11,-51,2,125,-45,-126,-125,-120,-111,-19,9,-9,0,5,40,34,-115,-15,-5,46,-2,3,-41,81,-117,30,-89,-27,88,-39,-44,70,-7,-123,-11,114,-85,41,83,112,123,-50,-60,-30,19,25,-21,30,23,-72,81,76,-96,79,99,-6,-107,-83,75,71,82,107,43,-11,100,47,-40,-45,124,-97,-99,92,-3,74,89,102,-36,-84,89,67,3,44,-117,108,-100,49,-113,107,103,-26,-2,108,-34,60,47,101,-94,-113,112,-43,101,-37,-69,27,-38,110,39,-91,-101,-91,-28,-61,-37,37,-106,-69,60,59,121,-126,-71,-97,47,32,4,-32,-89,96,16,-89,14,119,-27,68,-11,-53,-52,111,64,-124,70,87,72,20,-114,-99,47,78,-91,54,-32,-24,-60,-49,-70,-128,1,46,-9,-95,-57,76,-44,-18,94,65,-4,-112,10,-12,-46,-109,53,22,-81,60,-22,96,4,90,23,122,68,-22,74,-73,-124,-104,-92,-106,76,-124,-68,59,-95,-59,83,97,-127,-37,96,-92,-49,123,-81,-86,-84,95,69,55,40,54,-80,-110,-3,-8,-26,-120,48,-80,0,44,-106,58,-3,-48,39,-16,1,-12,-87,-120,-65,-95,-113,96,32,-45,105,-86,109,36,40,118,-21,-32,122,-86,-103,-119,-1,-58,-110,-94,31,-14,-108,93,102,45,1,15,-86,29,-5,-43,-74,-75,-51,-8,-39,-114,85,64,40,38,108,71,88,70,67,-2,-35,-72,-36,-93,-82,-69,0,-111,89,22,84,100,-25,-123,93,-89,123,-75,-48,-18,61,-47,-62,-120,-115,-42,-115,-12,5,127,-54,45,83,108,-61,104,-114,-102,-51,59,114,-105,-127,93,-9,-11,-114,40,-61,27,114,-73,20,121,49,32,100,-66,-82,87,-26,-79,38,121,-45,-22,60,-92,19,46,39,-71,87,-9,60,92,-103,-108,33,118,19,124,86,-107,-120,79,37,60,97,-96,-68,40,-51,-66,88,-10,-61,119,89,75,91,86,8,-44,50,19,-30,-32,-47,-128,108,42,-14,75,116,88,-80,-57,25,-86,44,18,-31,-27,-58,77,111,-107,16,89,96,3,-59,-27,-83,-82,24,-120,-51,43,-75,-39,92,76,7,40,39,-62,98,66,110,84,-87,-122,-69,5,54,-82,106,29,-61,33,-98,45,65,-104,-47,-47,61,17,-46,-78,-120,34,-5,-50,113,-13,85,57,90,96,-123,23,-95,-66,103,89,101,-90,-61,-46,67,85,99,66,-85,-10,-93,-29,-66,-110,-45,37,109,-110,88,42,-42,-68,-70,-30,0,82,8,8,96,99,104,-58,59,13,86,-93,5,-29,-111,94,56,12,126,101,69,16,-25,115,17,35,-26,52,99,-13,-118,117,58,0,-101,127,23,0,109,80,-25,61,35,86,11,-117,4,-7,0,107,-123,-92,-41,-70,-94,-104,-3,-21,-56,-32,73,-27,100,21,112,-70,-128,127,96,-123,6,-93,8,-94,17,1,90,34,-75,-51,-52,-61,88,-13,-25,92,79,39,31,-62,-3,114,-13,-11,-43,64,105,-82,-56,29,-6,-103,-12,-109,68,76,-1,-121,51,-54,12,84,-94,58,96,20,40,73,124,-47,-19,-100,10,16,-56,74,81,52,-22,46,-88,108,-8,16,59,-60,-101,-26,-117,-127,-36,78,55,-54,112,33,-5,-64,7,48,111,122,118,85,-48,18,-43,15,109,53,-60,-99,-114,126,101,-125,88,125,38,19,-71,-111,122,-69,-21,-26,2,94,51,-111,-32,10,-87,41,114,-5,80,-46,59,111,16,46,115,-48,-5,-75,-122,123,-109,-70,116,-10,20,-44,-118,-67,17,41,16,102,-47,-31,-22,-96,-39,-1,-19,-98,30,-67,53,-53,-105,-9,24,15,-68,-53,77,-106,90,29,7,46,-30,67,-24,-101,-65,-66,-3,-118,-64,23,43,62,-27,-53,-7,45,-34,30,113,9,30,119,-12,-127,44,-114,-117,-12,-30,94,34,53,-91,-57,106,-38,37,-58,-97,90,116,-78,55,95,59,124,112,5,-99,-10,54,-3,-70,-110,108,-98,-75,110,99,88,99,-80,17,-77,26,123,-73,-26,120,77,-14,29,-61,78,97,-125,-39,19,80,105,22,114,-88,53,-54,-121,-7,92,34,10,101,-57,51,9,47,-124,-93,26,-76,38,70,50,45,-119,106,-51,-121,73,-68,59,121,40,78,92,23,-124,-73,67,43,104,-97,79,-31,15,75,-12,39,13,-99,75,-8,-62,-63,103,-68,101,-72,109,-123,-113,-93,47,-7,-51,64,-67,96,1,-81,34,-49,-66,-82,35,99,52,-95,28,27,-36,27,-93,-15,52,-68,55,-81,-104,117,67,-3,53,102,32,-5,-64,121,-31,-10,19,-123,41,-72,-97,113,45,-10,-111,-71,95,31,-89,-13,36,-111,39,86,126,10,-26,27,-91,48,-77,-45,-25,-106,126,-51,104,101,71,81,2,81,-26,-96,7,-114,-44,-94,-54,-22,110,19,-76,77,3,-127,-86,-78,110,6,-62,-96,121,-100,74,71,-3,-34,43,86,37,109,-110,123,56,118,-7,-33,-96,15,-60,75,-49,-23,-6,-34,57,60,117,-72,-82,-97,-104,88,30,-86,-55,111,-103,-121,-126,-63,-94,-103,-112,0,70,80,118,-46,-44,101,-85,28,85,52,91,-127,29,-88,-63,95,82,59,124,90,-86,-37,7,-116,75,72,-13,82,55,-125,-61,80,90,-75,41,-28,-41,-6,32,-62,35,88,91,61,-112,-104,-115,23,72,-102,-25,77,103,0,73,13,-121,6,81,-52,-70,59,63,113,-84,-85,-112,-9,113,-82,-52,98,-29,45,-25,59,-73,-78,-59,-96,-4,-32,-82,79,16,80,29,94,64,-7,67,-77,-5,-125,119,12,127,-9,104,-95,56,16,58,86,-117,18,66,26,-115,-55,48,59,126,-15,-90,-16,-126,15,120,75,-115,13,106,-76,80,-9,-15,-70,-10,50,-78,56,-51,110,85,-29,-102,20,15,-56,-73,-64,-23,-66,-12,-80,-128,-6,-121,-103,-6,-122,-97,40,46,-36,30,-2,-34,-2,32,116,-93,-59,-109,34,-79,126,-95,-120,-15,-40,-86,-64,71,-48,126,124,-2,-39,75,-64,127,57,30,-107,1,-74,-32,-105,-112,104,-115,80,-27,50,-86,-86,75,-13,-8,81,-13,-66,-38,-14,125,118,103,33,48,-71,10,35,-118,88,65,119,-36,-116,-107,-20,-43,-110,107,33,-27,15,-48,-119,46,-35,96,-75,88,-12,-7,90,-41,-6,-87,89,-88,-117,98,-29,-64,-41,-18,99,-83,13,61,-8,126,46,82,127,-81,-75,20,57,10,-36,81,54,-123,67,18,124,45,-55,95,50,-41,-38,-127,66,61,24,9,51,-55,113,-66,-80,28,49,-113,-71,24,113,-107,105,-71,37,47,-117,73,45,30,-74,117,114,26,6,-42,-80,-74,108,-81,110,73,88,124,-24,-43,-3,49,84,-55,-30,-125,36,102,62,-126,-45,-33,-50,98,-8,6,109,62,113,-84,-12,32,-40,24,-101,-87,-57,-56,59,-123,106,32,12,-71,-18,97,49,113,-47,105,-113,49,99,-124,-124,-81,-118,117,-12,-76,46,-9,-48,-41,-3,-54,-86,97,88,119,-82,-113,-52,-126,-93,-23,-121,127,-97,-28,-24,31,-62,-119,52,-93,75,7,33,-101,-67,67,-45,39,74,-83,127,-115,-66,4,-6,-18,-29,29,-23,68,-123,-103,31,24,117,49,8,-70,41,1,20,71,99,-40,-21,-116,-30,93,66,95,27,63,117,-49,20,-113,-92,-7,127,115,-85,97,-39,34,-67,-10,-53,123,-87,119,2,-77,68,-74,-66,22,96,-13,-12,96,-26,86,35,47,-128,-4,83,52,114,-2,-84,-14,67,-94,-53,-45,-74,-71,-94,94,-101,-122,3,-48,-14,124,-43,56,-3,58,-22,-97,-106,1,-32,57,-16,-127,51,23,-67,-59,-27,-60,125,-46,-125,-117,28,-74,29,29,-76,94,25,58,-32,-31,-101,-105,42,49,101,-115,-60,114,-55,-72,101,94,35,-14,-6,-115,-101,20,-36,-8,103,77,-42,82,61,104,85,35,-71,100,111,67,107,-90,-24,19,6,117,-87,-16,-67,-26,26,24,105,-64,102,105,-36,-7,60,109,112,-19,119,59,-81,10,-91,-9,69,124,-54,124,52,80,13,-105,21,-116,-114,-33,5,0,10,126,-93,22,-26,-115,115,94,22,105,-111,30,-7,102,44,63,0,85,-38,91,-30,98,-21,43,4,-63,-34,-124,-67,38,33,-2,45,-32,-86,12,-92,-38,29,39,121,-119,-42,-23,-30,-106,3,-12,-54,-108,7}
+
+#define UPDATE_GATE_BIAS {-85,78,113,70,33,38,8,114,70,-35,-67,65,31,-24,-70,-124,-89,104,124,-122,111,61,-87,75,-61,-98,83,-69,-63,45,-11,103}
+
+#define RESET_GATE_BIAS {-77,67,-93,-3,98,59,-121,33,49,50,41,91,-115,-33,71,47,-70,45,89,-115,72,106,-22,100,97,-100,-95,108,-33,3,14,30}
+
+#define HIDDEN_STATE_BIAS {-85,78,113,70,33,38,8,114,70,-35,-67,65,31,-24,-70,-124,-89,104,124,-122,111,61,-87,75,-61,-98,83,-69,-63,45,-11,103}
+
+#define INPUT_DATA1 {-367,-338,0,-89,453,-413,-343,-16,42,418,201,274,-352,477,-290,-92,266,-49,342,453,-398,247,-153,328,217,342,85,69,-38,351,73,128}
+
+#define INPUT_DATA2 {280,41,-322,61,315,350,504,-227,-221,-483,352,252,455,-236,344,364,-378,229,-187,-498,295,357,-511,58,-349,-458,-420,-66,-400,-379,477,-60}
+
+#define HISTORY_DATA {-38,53,105,-79,-463,51,-343,-226,-435,-282,218,441,-299,-215,-109,335,340,-471,-109,273,33,-245,-469,170,-26,-59,192,-119,76,-6,236,-145}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/readme.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/readme.txt
new file mode 100644
index 0000000..fdfe60f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/ARM/arm_nn_examples/gru/readme.txt
@@ -0,0 +1,4 @@
+CMSIS NN Lib example arm_nnexample_gru0 for
+  Cortex-M4 and Cortex-M7.
+
+The example is configured for uVision Simulator.
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-cifar10/arm_nnexamples_cifar10.cpp b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-cifar10/arm_nnexamples_cifar10.cpp
new file mode 100644
index 0000000..471899c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-cifar10/arm_nnexamples_cifar10.cpp
@@ -0,0 +1,196 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2018 Arm Limited. All rights reserved.
+*
+*
+* Project:       CMSIS NN Library
+* Title:         arm_nnexamples_cifar10.cpp
+*
+* Description:   Convolutional Neural Network Example
+*
+* Target Processor: Cortex-M4/Cortex-M7
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of Arm LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+* -------------------------------------------------------------------- */
+
+/**
+ * @ingroup groupExamples
+ */
+
+/**
+ * @defgroup CNNExample Convolutional Neural Network Example
+ *
+ * \par Description:
+ * \par
+ * Demonstrates a convolutional neural network (CNN) example with the use of convolution,
+ * ReLU activation, pooling and fully-connected functions.
+ *
+ * \par Model definition:
+ * \par
+ * The CNN used in this example is based on CIFAR-10 example from Caffe [1]. 
+ * The neural network consists
+ * of 3 convolution layers interspersed by ReLU activation and max pooling layers, followed by a 
+ * fully-connected layer at the end. The input to the network is a 32x32 pixel color image, which will 
+ * be classified into one of the 10 output classes. 
+ * This example model implementation needs 32.3 KB to store weights, 40 KB for activations and 
+ * 3.1 KB for storing the \c im2col data.
+ *
+ * \image html CIFAR10_CNN.gif "Neural Network model definition"
+ *
+ * \par Variables Description:
+ * \par
+ * \li \c conv1_wt, \c conv2_wt, \c conv3_wt are convolution layer weight matrices
+ * \li \c conv1_bias, \c conv2_bias, \c conv3_bias are convolution layer bias arrays
+ * \li \c ip1_wt, ip1_bias point to fully-connected layer weights and biases
+ * \li \c input_data points to the input image data
+ * \li \c output_data points to the classification output
+ * \li \c col_buffer is a buffer to store the \c im2col output
+ * \li \c scratch_buffer is used to store the activation data (intermediate layer outputs)
+ *
+ * \par CMSIS DSP Software Library Functions Used:
+ * \par
+ * - arm_convolve_HWC_q7_RGB()
+ * - arm_convolve_HWC_q7_fast()
+ * - arm_relu_q7()
+ * - arm_maxpool_q7_HWC()
+ * - arm_avepool_q7_HWC()
+ * - arm_fully_connected_q7_opt()
+ * - arm_fully_connected_q7()
+ *
+ * <b> Refer  </b>
+ * \link arm_nnexamples_cifar10.cpp \endlink
+ *
+ * \par [1] https://github.com/BVLC/caffe
+ */
+
+#include <stdint.h>
+#include <stdio.h>
+#include "arm_math.h"
+#include "arm_nnexamples_cifar10_parameter.h"
+#include "arm_nnexamples_cifar10_weights.h"
+
+#include "arm_nnfunctions.h"
+#include "arm_nnexamples_cifar10_inputs.h"
+
+#ifdef _RTE_
+#include "RTE_Components.h"
+#ifdef RTE_Compiler_EventRecorder
+#include "EventRecorder.h"
+#endif
+#endif
+
+// include the input and weights
+
+static q7_t conv1_wt[CONV1_IM_CH * CONV1_KER_DIM * CONV1_KER_DIM * CONV1_OUT_CH] = CONV1_WT;
+static q7_t conv1_bias[CONV1_OUT_CH] = CONV1_BIAS;
+
+static q7_t conv2_wt[CONV2_IM_CH * CONV2_KER_DIM * CONV2_KER_DIM * CONV2_OUT_CH] = CONV2_WT;
+static q7_t conv2_bias[CONV2_OUT_CH] = CONV2_BIAS;
+
+static q7_t conv3_wt[CONV3_IM_CH * CONV3_KER_DIM * CONV3_KER_DIM * CONV3_OUT_CH] = CONV3_WT;
+static q7_t conv3_bias[CONV3_OUT_CH] = CONV3_BIAS;
+
+static q7_t ip1_wt[IP1_DIM * IP1_OUT] = IP1_WT;
+static q7_t ip1_bias[IP1_OUT] = IP1_BIAS;
+
+/* Here the image_data should be the raw uint8 type RGB image in [RGB, RGB, RGB ... RGB] format */
+uint8_t   image_data[CONV1_IM_CH * CONV1_IM_DIM * CONV1_IM_DIM] = IMG_DATA;
+q7_t      output_data[IP1_OUT];
+
+//vector buffer: max(im2col buffer,average pool buffer, fully connected buffer)
+q7_t      col_buffer[2 * 5 * 5 * 32 * 2];
+
+q7_t      scratch_buffer[32 * 32 * 10 * 4];
+
+int main()
+{
+  #ifdef RTE_Compiler_EventRecorder
+  EventRecorderInitialize (EventRecordAll, 1);  // initialize and start Event Recorder
+  #endif
+
+  printf("start execution\n");
+  /* start the execution */
+
+  q7_t     *img_buffer1 = scratch_buffer;
+  q7_t     *img_buffer2 = img_buffer1 + 32 * 32 * 32;
+
+  /* input pre-processing */
+  int mean_data[3] = INPUT_MEAN_SHIFT;
+  unsigned int scale_data[3] = INPUT_RIGHT_SHIFT;
+  for (int i=0;i<32*32*3; i+=3) {
+    img_buffer2[i] =   (q7_t)__SSAT( ((((int)image_data[i]   - mean_data[0])<<7) + (0x1<<(scale_data[0]-1)))
+                             >> scale_data[0], 8);
+    img_buffer2[i+1] = (q7_t)__SSAT( ((((int)image_data[i+1] - mean_data[1])<<7) + (0x1<<(scale_data[1]-1)))
+                             >> scale_data[1], 8);
+    img_buffer2[i+2] = (q7_t)__SSAT( ((((int)image_data[i+2] - mean_data[2])<<7) + (0x1<<(scale_data[2]-1)))
+                             >> scale_data[2], 8);
+  }
+  
+  // conv1 img_buffer2 -> img_buffer1
+  arm_convolve_HWC_q7_RGB(img_buffer2, CONV1_IM_DIM, CONV1_IM_CH, conv1_wt, CONV1_OUT_CH, CONV1_KER_DIM, CONV1_PADDING,
+                          CONV1_STRIDE, conv1_bias, CONV1_BIAS_LSHIFT, CONV1_OUT_RSHIFT, img_buffer1, CONV1_OUT_DIM,
+                          (q15_t *) col_buffer, NULL);
+
+  arm_relu_q7(img_buffer1, CONV1_OUT_DIM * CONV1_OUT_DIM * CONV1_OUT_CH);
+
+  // pool1 img_buffer1 -> img_buffer2
+  arm_maxpool_q7_HWC(img_buffer1, CONV1_OUT_DIM, CONV1_OUT_CH, POOL1_KER_DIM,
+                     POOL1_PADDING, POOL1_STRIDE, POOL1_OUT_DIM, NULL, img_buffer2);
+
+  // conv2 img_buffer2 -> img_buffer1
+  arm_convolve_HWC_q7_fast(img_buffer2, CONV2_IM_DIM, CONV2_IM_CH, conv2_wt, CONV2_OUT_CH, CONV2_KER_DIM,
+                           CONV2_PADDING, CONV2_STRIDE, conv2_bias, CONV2_BIAS_LSHIFT, CONV2_OUT_RSHIFT, img_buffer1,
+                           CONV2_OUT_DIM, (q15_t *) col_buffer, NULL);
+
+  arm_relu_q7(img_buffer1, CONV2_OUT_DIM * CONV2_OUT_DIM * CONV2_OUT_CH);
+
+  // pool2 img_buffer1 -> img_buffer2
+  arm_maxpool_q7_HWC(img_buffer1, CONV2_OUT_DIM, CONV2_OUT_CH, POOL2_KER_DIM,
+                     POOL2_PADDING, POOL2_STRIDE, POOL2_OUT_DIM, col_buffer, img_buffer2);
+
+// conv3 img_buffer2 -> img_buffer1
+  arm_convolve_HWC_q7_fast(img_buffer2, CONV3_IM_DIM, CONV3_IM_CH, conv3_wt, CONV3_OUT_CH, CONV3_KER_DIM,
+                           CONV3_PADDING, CONV3_STRIDE, conv3_bias, CONV3_BIAS_LSHIFT, CONV3_OUT_RSHIFT, img_buffer1,
+                           CONV3_OUT_DIM, (q15_t *) col_buffer, NULL);
+
+  arm_relu_q7(img_buffer1, CONV3_OUT_DIM * CONV3_OUT_DIM * CONV3_OUT_CH);
+
+  // pool3 img_buffer-> img_buffer2
+  arm_maxpool_q7_HWC(img_buffer1, CONV3_OUT_DIM, CONV3_OUT_CH, POOL3_KER_DIM,
+                     POOL3_PADDING, POOL3_STRIDE, POOL3_OUT_DIM, col_buffer, img_buffer2);
+
+  arm_fully_connected_q7_opt(img_buffer2, ip1_wt, IP1_DIM, IP1_OUT, IP1_BIAS_LSHIFT, IP1_OUT_RSHIFT, ip1_bias,
+                             output_data, (q15_t *) img_buffer1);
+
+  arm_softmax_q7(output_data, 10, output_data);
+
+  for (int i = 0; i < 10; i++)
+  {
+      printf("%d: %d\n", i, output_data[i]);
+  }
+
+  return 0;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-cifar10/arm_nnexamples_cifar10_inputs.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-cifar10/arm_nnexamples_cifar10_inputs.h
new file mode 100644
index 0000000..c600c5a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-cifar10/arm_nnexamples_cifar10_inputs.h
@@ -0,0 +1,6 @@
+/* Here are two different test images */
+
+//#define IMG_DATA {158,112,49,159,111,47,165,116,51,166,118,53,160,112,46,156,109,41,162,115,47,159,113,45,158,111,44,159,113,41,161,116,41,160,111,52,161,111,49,166,117,41,169,117,45,170,119,44,167,117,40,162,113,38,160,111,39,160,112,43,156,109,44,149,107,45,150,107,45,148,106,43,149,107,44,143,101,39,140,98,43,141,97,41,143,97,38,137,95,36,126,91,36,116,85,33,152,112,51,151,110,40,159,114,45,166,116,56,162,112,49,160,113,43,164,117,47,162,114,45,163,116,46,156,110,38,155,111,41,159,110,54,163,113,52,170,119,41,171,117,40,171,115,33,169,115,30,160,111,33,154,112,41,151,115,50,145,110,53,139,104,55,140,102,52,141,100,48,149,105,50,147,102,46,145,102,45,142,97,38,143,98,34,136,95,31,125,91,32,119,88,34,151,110,47,151,109,33,158,111,36,167,111,48,160,106,42,163,115,44,165,117,45,165,117,45,163,115,43,162,115,43,158,114,48,157,109,57,161,111,51,166,115,38,167,114,37,169,113,35,170,116,39,159,114,47,145,111,54,121,96,49,110,90,52,98,78,50,101,77,47,114,85,50,120,86,48,134,96,55,143,103,51,140,99,39,142,99,35,139,98,34,130,95,34,120,89,33,155,107,40,155,110,32,160,109,31,174,112,44,167,110,43,167,117,46,169,120,48,169,119,48,165,115,44,165,117,45,167,123,57,191,146,95,177,130,75,157,111,41,162,115,47,164,114,54,158,112,58,149,111,67,104,80,47,103,87,65,98,90,76,92,90,84,80,75,66,74,63,50,86,70,52,83,62,39,113,85,45,132,98,46,140,102,43,140,101,39,136,99,39,127,94,36,155,107,41,156,114,48,161,115,49,170,114,47,169,114,43,163,113,40,169,120,47,166,116,44,164,113,41,164,116,42,173,128,59,246,214,164,195,156,107,151,114,56,146,111,60,142,108,71,111,80,50,78,53,31,85,69,56,113,103,98,112,110,111,106,114,118,97,102,105,93,94,93,74,72,67,84,78,70,85,73,47,105,83,45,128,96,48,138,101,46,133,94,36,129,93,36,148,109,54,133,104,64,130,100,57,147,112,53,161,115,44,165,113,39,167,116,41,167,115,41,163,111,37,165,116,39,163,118,42,180,138,85,157,122,78,128,102,58,97,75,43,66,50,31,69,58,43,66,56,45,89,83,76,118,113,110,122,121,120,119,122,122,114,116,116,94,96,96,99,100,97,91,91,86,58,58,47,67,58,37,108,84,49,140,105,58,138,98,44,134,95,40,127,100,57,109,95,80,47,37,17,88,74,28,153,117,48,170,118,43,168,115,40,170,118,43,169,117,42,166,116,37,164,120,39,147,107,52,129,98,59,127,108,75,100,87,70,68,67,57,78,83,72,72,75,64,83,84,74,132,130,121,146,142,132,124,118,108,105,99,90,107,102,94,115,111,103,85,83,77,63,71,69,46,47,39,79,61,36,132,98,58,141,99,48,134,93,39,131,115,90,99,96,92,42,43,38,70,64,41,143,111,56,167,117,42,165,114,36,168,116,39,171,119,49,161,113,51,140,109,51,120,94,49,130,110,77,144,131,107,116,106,93,88,87,79,91,95,88,85,88,82,77,77,69,124,118,107,163,153,140,136,124,112,102,93,81,106,98,88,100,93,84,85,81,74,54,60,58,49,53,49,57,47,32,107,83,50,138,103,51,136,97,39,170,161,144,103,105,105,54,58,59,124,121,113,153,124,82,161,113,43,163,117,41,166,122,50,165,121,66,174,135,95,113,89,59,125,105,78,157,141,121,156,143,128,121,111,101,86,80,74,82,81,77,84,85,82,80,78,73,81,71,61,138,125,112,146,135,123,113,103,93,87,79,70,83,77,69,86,82,76,71,73,67,56,57,53,40,35,27,74,59,35,133,106,59,137,103,45,180,176,163,134,139,143,94,100,105,154,154,149,174,149,112,158,116,51,156,116,47,153,118,60,207,180,146,237,214,198,207,180,166,156,131,119,174,153,145,148,131,125,125,110,107,93,85,79,86,84,79,74,74,71,59,57,53,76,68,58,137,125,112,143,133,122,133,124,114,106,98,89,86,81,74,87,85,78,84,85,78,75,76,71,50,49,43,40,30,15,95,75,44,132,103,57,183,183,175,108,116,122,142,151,158,165,169,168,177,156,122,155,112,50,159,118,51,122,89,47,213,197,179,237,224,226,220,191,188,164,135,131,183,159,155,156,137,132,125,108,104,120,111,104,78,76,69,80,80,77,45,44,40,91,85,77,175,165,154,157,147,137,155,147,138,107,100,92,87,83,77,103,102,96,88,88,79,78,79,73,59,59,59,41,36,33,59,46,31,104,81,46,188,191,189,100,108,116,135,144,153,170,175,178,187,167,136,166,120,59,173,123,55,134,93,44,117,95,80,194,182,188,199,171,164,170,142,133,185,161,151,189,171,159,134,119,106,117,107,95,102,98,89,84,84,79,38,38,34,125,121,113,210,201,192,160,152,142,146,139,130,93,89,82,83,80,75,94,93,88,104,104,94,85,87,81,73,75,78,55,53,55,62,55,48,76,56,26,189,194,194,90,96,105,127,134,144,175,180,185,174,156,133,166,123,68,178,123,53,159,109,47,97,68,44,168,154,152,168,144,126,137,114,94,186,166,148,216,202,183,160,149,129,123,113,98,120,114,105,115,114,109,50,50,47,150,147,140,194,187,178,155,149,140,123,118,111,91,88,83,84,83,79,84,84,80,95,95,85,86,87,81,84,87,89,73,73,73,79,74,64,73,55,24,189,192,193,93,95,103,152,154,163,185,188,192,119,110,98,136,106,66,173,124,58,167,116,50,103,72,39,147,132,120,145,125,103,167,149,127,189,174,155,226,216,200,180,172,157,141,131,117,126,117,107,117,114,109,71,71,68,154,152,147,186,181,174,149,144,136,114,110,104,87,85,80,80,80,76,72,73,70,80,80,72,99,100,94,100,101,99,90,88,81,97,89,69,94,73,34,194,196,196,108,107,112,168,167,172,186,186,188,105,109,109,99,89,67,156,119,62,167,122,55,100,74,34,115,106,88,138,123,103,198,185,169,190,180,169,172,165,159,145,140,140,154,143,134,146,136,125,103,100,95,71,71,70,152,152,149,179,175,170,137,133,127,130,128,122,110,109,105,85,86,83,91,93,91,95,96,90,109,110,104,115,116,111,100,96,80,97,85,53,117,95,47,197,197,197,132,129,136,172,167,174,184,178,181,130,137,142,78,83,77,140,120,88,155,125,77,115,94,52,130,120,93,143,131,116,230,221,211,242,236,230,145,138,137,135,130,130,131,121,112,121,112,101,108,104,95,95,88,75,144,134,118,168,159,146,152,147,138,112,108,101,87,85,80,71,72,68,87,88,87,105,104,99,112,109,99,120,110,93,103,86,54,121,96,48,136,104,48,203,203,204,146,146,160,168,164,178,191,182,188,168,170,172,78,86,90,126,125,126,138,126,113,138,121,82,96,80,37,154,143,133,173,163,155,162,152,141,140,132,117,113,106,88,113,106,90,101,101,92,105,101,87,112,90,58,171,143,104,156,138,109,148,141,126,135,130,118,109,105,97,78,76,72,79,79,77,94,93,94,101,91,82,107,83,55,125,88,45,151,108,55,144,104,46,214,215,215,163,166,180,164,167,184,183,184,194,176,182,186,94,102,105,96,96,102,156,149,145,148,137,111,106,93,61,129,116,105,118,105,95,114,102,89,116,105,89,102,91,73,115,110,98,86,91,88,101,103,95,144,128,102,118,96,64,68,56,32,128,120,105,133,126,115,75,69,61,60,56,51,58,56,53,71,70,65,102,93,78,116,94,64,143,112,68,150,116,64,140,110,54,212,211,205,178,184,192,167,175,189,173,181,193,176,184,188,124,131,133,86,88,96,141,139,143,153,148,141,135,128,111,104,90,80,77,64,55,134,121,108,124,111,96,129,117,100,147,143,133,85,92,93,92,96,93,150,139,120,132,117,93,117,109,92,107,99,86,75,68,58,64,59,52,44,41,39,65,62,60,86,69,40,133,105,59,155,119,62,160,120,54,154,115,45,151,111,46,199,192,180,187,189,187,171,176,181,174,179,185,177,182,184,144,149,152,86,90,99,119,121,132,122,124,130,137,136,135,144,134,126,70,59,51,129,118,108,108,97,86,145,134,123,184,176,168,116,118,118,73,75,73,131,119,103,137,124,105,134,129,118,89,86,78,51,49,44,52,51,50,47,49,52,90,90,93,121,91,60,163,118,68,171,121,64,164,113,52,158,111,50,149,107,46,165,156,146,195,193,187,179,178,175,177,173,172,181,181,180,152,157,160,99,103,111,131,135,146,171,175,185,103,105,111,93,90,87,80,77,73,93,90,86,122,118,116,178,173,173,191,182,177,150,148,148,100,100,101,89,78,66,87,77,63,60,61,57,46,52,54,38,46,51,24,33,41,46,57,69,60,71,83,108,100,75,144,125,82,144,123,76,128,109,61,127,113,69,120,105,63,117,120,124,195,200,200,177,178,176,178,169,168,181,179,179,138,144,147,83,87,91,150,153,159,245,247,250,219,222,225,133,140,144,134,141,147,149,156,164,176,182,192,190,196,208,194,192,197,168,172,181,125,133,143,110,109,109,61,62,62,35,49,58,34,54,68,49,70,87,58,81,102,61,85,110,58,84,111,69,99,122,72,101,119,78,104,120,69,96,112,59,92,112,55,90,115,79,105,133,175,197,213,174,183,192,176,172,177,177,177,182,140,146,150,109,112,113,211,211,209,253,252,247,252,253,252,208,224,232,124,143,157,114,132,149,124,141,162,116,133,156,122,133,152,104,124,148,68,93,119,68,87,104,60,82,101,52,84,111,50,84,110,51,85,115,56,93,125,56,94,131,51,91,130,43,96,135,51,104,141,59,108,142,48,97,132,43,97,137,42,95,132,41,89,135,96,137,168,144,168,188,168,174,188,178,182,192,165,170,174,165,166,164,246,245,237,253,251,241,227,231,228,110,136,153,60,88,111,53,80,105,49,76,105,49,75,107,48,72,101,45,79,115,42,81,120,46,81,113,42,82,116,38,86,125,46,90,125,46,89,126,43,87,128,42,89,132,46,93,139,46,94,137,50,96,137,55,96,135,53,94,134,51,95,139,45,90,133,29,91,141,29,87,130,59,102,134,131,153,176,166,179,191,132,136,137,194,189,181,254,250,242,241,245,245,141,159,175,61,94,127,50,84,118,50,84,119,51,85,121,49,83,120,50,84,116,47,86,117,42,84,117,39,82,115,34,79,113,35,83,120,39,86,125,38,85,125,42,89,130,45,92,134,56,103,145,62,103,142,59,101,142,56,102,146,50,99,144,46,94,140,51,103,149,48,111,162,30,94,140,34,85,124,73,106,136,128,148,167,128,136,143,215,213,209,255,253,249,187,198,205,66,93,118,54,91,128,50,88,125,52,90,127,52,90,127,46,83,121,45,82,115,43,82,113,41,81,112,36,80,113,39,83,117,40,86,123,40,89,131,43,92,134,46,95,138,59,108,150,62,110,152,64,109,147,59,108,149,54,108,154,50,105,152,70,123,167,83,137,182,52,114,165,35,99,147,31,86,130,41,83,122,66,95,126,128,145,164,224,229,234,240,245,247,124,143,153,58,92,114,49,87,123,56,94,131,54,92,129,44,82,119,44,82,119,47,83,119,46,84,119,43,83,119,43,86,123,44,88,127,44,90,131,45,97,141,54,106,150,58,110,154,54,105,150,46,97,141,43,95,140,36,91,138,51,108,158,73,130,178,85,138,182,76,125,169,50,110,162,35,98,149,29,89,138,35,86,133,44,83,126,78,106,138,202,219,233,211,228,234,97,126,140,65,104,126,54,94,129,48,87,124,58,97,133,48,87,123,40,80,116,45,82,119,47,84,122,48,87,126,47,89,130,46,89,132,51,97,140,39,92,138,39,93,139,48,102,148,47,101,147,39,93,139,28,85,133,40,101,153,67,129,182,67,126,176,46,98,142,51,96,139,50,108,161,35,97,147,32,92,143,33,88,141,41,88,138,46,84,125,104,133,159,170,197,211,64,100,119,54,97,121,52,94,128,53,95,130,61,103,139,58,100,135,54,96,131,45,83,120,42,79,118,41,80,120,46,88,130,49,92,135,46,92,136,42,95,139,40,93,138,39,92,136,37,90,135,40,93,138,44,102,151,63,125,178,47,110,164,31,90,140,15,60,103,51,93,136,68,124,177,42,100,148,31,88,137,38,91,146,37,87,139,43,89,132,42,79,113,71,107,133,49,89,114,31,77,105,27,71,105,38,82,117,49,93,128,56,100,135,58,102,137,53,92,128,56,94,131,60,99,137,57,99,139,53,97,138,50,95,137,45,94,136,39,88,131,33,83,125,42,91,133,62,112,154,79,132,179,73,131,181,56,116,168,38,97,146,13,64,108,40,85,127,61,116,168,49,102,148,35,85,132,43,91,143,39,90,139,42,92,134,44,88,125,40,81,112,42,85,115,27,72,104,23,67,102,30,74,109,27,71,106,29,73,108,36,80,115,47,86,120,56,95,128,62,101,135,66,109,144,75,119,156,69,113,152,49,95,134,43,88,127,43,88,127,60,105,144,85,130,170,109,156,197,93,145,190,60,115,164,26,82,130,29,82,126,20,64,107,54,107,160,56,105,149,45,89,132,43,86,134,40,89,134,40,92,132,40,87,123,38,81,115,36,79,114,26,69,105,22,66,101,29,73,108,25,69,104,29,73,108,19,63,98,18,58,89,32,70,100,47,87,118,61,104,137,74,119,152,66,111,145,53,96,131,52,95,130,45,87,123,67,109,145,89,131,167,105,146,182,89,135,175,48,99,145,24,77,124,34,84,129,21,67,110}
+
+
+#define IMG_DATA {235,235,235,231,231,231,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,232,233,233,233,233,233,233,233,233,233,233,233,233,233,233,233,233,232,233,233,231,233,232,231,233,231,233,233,230,233,232,232,232,234,232,231,234,232,232,232,233,233,230,232,233,231,233,233,233,232,232,232,232,232,232,232,232,232,233,233,233,233,233,233,232,232,232,238,238,238,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,236,236,236,236,236,236,236,236,236,236,236,236,236,236,236,236,236,236,237,234,233,236,234,233,236,236,234,234,236,234,234,235,237,234,234,238,235,236,237,236,236,235,236,236,234,236,236,236,235,235,235,235,235,235,235,235,235,236,236,236,236,236,236,235,235,235,237,237,237,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,235,235,235,235,234,234,236,233,231,236,234,231,235,235,234,234,235,236,227,230,233,231,235,238,231,233,235,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,235,235,235,235,235,235,234,234,234,238,238,238,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,234,235,235,235,235,235,234,233,233,230,232,232,231,228,230,232,223,226,231,186,192,197,209,216,219,207,210,213,228,228,230,236,235,235,234,234,234,234,234,234,234,234,234,234,234,234,235,235,235,235,235,235,235,235,235,237,237,237,234,234,234,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,234,234,234,234,234,234,235,235,235,235,235,235,234,234,234,234,234,234,235,235,235,235,235,235,236,238,236,233,237,237,219,225,230,203,210,219,163,172,179,195,205,208,214,218,221,230,229,232,237,235,237,235,235,235,235,235,235,235,235,235,235,236,236,236,236,236,236,236,236,236,236,236,239,239,238,236,235,235,236,235,235,236,235,235,236,235,235,236,235,235,235,236,235,235,235,235,234,234,234,235,235,235,237,236,236,237,236,236,234,235,236,232,233,234,235,237,237,229,231,232,208,216,218,194,205,210,185,198,207,174,188,200,165,179,189,184,196,202,207,215,220,226,228,232,236,235,237,236,236,235,236,236,235,236,236,235,236,236,236,237,237,237,237,237,237,237,237,237,228,229,229,228,227,228,232,230,231,231,228,230,234,232,233,237,236,236,237,237,235,236,237,235,237,235,236,237,235,236,239,236,237,239,237,238,225,229,230,224,228,229,233,237,238,221,226,228,183,197,204,161,180,190,159,180,191,154,176,190,144,163,177,143,159,171,156,169,177,198,206,211,233,238,239,236,237,234,235,236,233,235,235,235,235,236,236,236,238,237,237,237,237,239,237,238,212,220,222,224,230,233,230,234,238,227,232,234,229,234,234,234,237,236,237,238,235,238,237,236,239,237,238,239,237,238,239,236,237,240,238,239,201,204,203,219,222,221,233,236,235,214,218,218,193,204,210,185,201,210,184,201,211,173,191,203,165,182,196,159,174,187,162,176,185,186,199,204,229,239,240,234,239,238,233,238,237,233,238,238,234,239,238,236,239,238,237,239,238,238,238,238,216,234,241,221,236,243,225,238,246,225,239,243,227,240,240,231,238,237,236,237,235,238,236,235,238,236,237,238,236,237,237,237,237,239,239,239,197,198,196,220,221,218,233,234,231,230,231,229,209,213,217,209,216,222,219,228,235,208,218,227,209,221,234,210,224,235,217,233,240,218,235,241,225,240,243,228,238,240,228,239,240,230,240,240,230,240,239,235,240,239,237,240,239,238,238,238,118,140,149,119,138,148,124,142,153,136,155,161,172,188,191,225,234,233,235,236,233,237,234,232,236,233,234,235,235,235,235,237,236,233,237,235,214,216,214,226,228,226,232,234,232,236,237,236,228,230,232,227,230,235,231,236,241,225,232,239,225,237,247,217,233,243,201,219,226,185,204,211,172,189,195,167,179,186,167,180,185,186,199,201,223,235,235,235,241,239,236,240,239,238,240,239,109,130,141,103,121,133,108,125,137,111,127,137,146,159,165,222,229,231,227,228,225,229,226,224,236,232,233,234,234,234,231,236,234,230,237,235,229,234,235,231,235,236,232,237,238,230,235,236,231,236,238,231,237,240,229,237,241,223,232,238,191,206,213,164,184,191,146,165,172,137,156,163,134,149,159,128,140,153,121,133,143,149,162,166,216,228,229,234,241,239,235,240,238,237,240,239,195,212,224,188,202,215,199,211,224,200,211,223,209,217,227,223,227,231,213,213,211,211,209,206,216,213,214,220,222,222,219,226,225,210,221,219,209,219,223,211,221,225,216,225,230,220,229,233,225,234,237,226,236,239,225,237,241,218,231,237,183,204,208,175,198,203,181,200,207,178,194,202,186,197,211,170,178,196,142,151,164,185,195,202,219,230,233,231,240,238,234,241,239,236,240,239,193,207,222,191,202,217,202,211,224,214,217,234,223,225,241,214,219,227,203,208,208,171,174,174,177,180,183,207,213,214,174,184,188,98,112,121,93,114,126,101,121,132,111,129,139,122,138,147,137,152,161,153,167,174,202,216,220,223,236,237,218,232,235,220,233,238,223,234,240,217,226,233,221,228,237,212,219,229,196,203,212,222,230,237,219,227,234,221,230,233,232,239,242,235,241,242,113,130,152,111,125,147,113,125,141,125,131,151,138,145,165,170,182,193,191,201,205,190,199,204,208,219,226,216,230,234,158,172,183,54,71,92,45,70,91,49,73,91,53,73,90,66,84,98,102,114,129,159,168,179,221,227,233,234,239,241,233,237,241,227,231,237,223,228,233,207,211,217,202,208,212,211,218,220,212,219,223,199,206,214,179,186,196,188,197,205,211,221,227,221,231,234,61,81,108,69,86,114,63,79,100,68,85,102,123,141,155,139,155,164,151,157,164,195,200,207,214,228,234,206,223,228,163,180,190,103,121,138,95,112,131,101,117,135,138,151,168,181,192,207,207,212,223,221,222,232,219,219,227,205,203,212,183,186,195,158,166,174,147,154,163,131,138,147,125,133,140,130,139,144,136,146,152,133,142,151,128,137,147,138,153,160,182,197,203,197,212,216,40,53,77,58,70,94,85,98,116,127,144,153,132,151,156,96,107,110,119,115,118,163,158,161,173,180,182,184,194,197,182,194,198,181,193,200,183,194,202,198,209,217,218,228,236,200,210,217,174,181,186,159,165,172,145,150,159,132,136,149,116,125,138,98,111,123,94,106,118,99,111,123,105,118,128,107,121,130,122,135,145,138,151,161,150,164,174,157,174,184,188,206,213,185,203,208,13,15,35,26,29,47,134,140,151,206,216,220,138,150,150,118,123,123,141,133,134,172,162,162,181,181,180,207,209,211,220,224,225,228,234,233,224,234,232,230,241,240,226,238,238,176,189,190,144,159,163,138,154,162,142,158,170,145,163,177,154,171,187,149,165,182,149,165,182,154,171,187,157,174,189,160,177,191,173,190,204,187,204,217,190,207,218,178,196,208,165,183,193,157,175,183,5,5,24,58,62,79,200,207,217,225,232,239,197,205,212,199,207,211,212,212,218,226,224,229,229,230,237,233,236,246,232,238,245,230,238,239,209,221,220,223,238,239,221,238,241,210,228,234,198,217,228,180,200,214,193,216,230,188,213,229,189,212,231,194,214,234,192,212,232,184,204,224,172,193,212,171,191,209,161,181,197,144,165,179,136,156,169,131,146,161,128,143,158,138,154,165,39,45,71,145,155,179,190,204,222,186,196,216,184,197,217,192,211,229,194,211,230,194,208,227,194,206,227,191,203,228,192,207,228,190,207,221,177,193,207,180,198,215,154,176,193,147,169,188,145,161,184,156,171,195,146,163,186,113,133,156,114,137,161,132,157,180,126,150,173,111,135,158,92,115,138,91,112,135,93,114,133,94,116,131,105,125,140,121,133,151,129,141,158,129,142,156,122,135,161,162,179,207,143,160,194,137,154,189,131,152,187,128,152,190,127,150,192,130,150,193,131,150,192,128,147,190,127,147,189,129,149,189,129,149,188,124,145,186,104,126,163,100,122,154,102,120,154,118,134,170,112,128,163,94,109,145,94,112,148,94,117,153,87,112,144,83,103,136,80,97,130,83,103,134,93,111,139,101,117,141,108,121,144,115,125,146,121,133,148,130,144,156,73,87,109,76,90,113,77,90,122,80,93,127,84,98,134,87,102,142,87,102,147,90,105,150,94,111,152,102,119,160,107,124,165,113,131,172,115,137,181,118,136,186,118,132,180,120,133,175,115,136,172,110,133,168,106,127,163,100,119,155,95,109,148,85,101,139,79,97,132,80,92,127,80,94,129,77,100,133,80,100,129,82,98,122,92,104,126,113,119,138,125,135,146,136,149,156,13,25,41,3,11,25,9,16,35,18,26,48,18,26,52,21,25,56,20,25,58,22,30,61,26,36,62,34,43,70,42,51,77,48,59,87,52,69,106,60,75,121,66,77,126,70,79,126,71,87,127,72,88,126,67,81,120,60,72,112,55,67,106,53,68,104,53,69,103,57,69,102,57,71,105,57,78,110,72,89,115,87,100,119,104,113,128,120,124,136,130,136,141,137,146,149,36,46,55,11,16,20,8,13,19,32,44,53,36,45,58,22,25,41,8,11,30,3,8,24,1,4,17,0,2,15,0,2,15,0,4,20,6,13,42,5,18,56,1,19,60,3,23,62,13,29,71,24,38,81,21,33,77,21,31,76,21,38,78,22,44,79,30,50,83,39,58,90,57,70,101,85,90,118,113,115,138,123,123,138,116,115,125,122,123,128,134,139,137,153,160,158,35,41,45,26,27,26,13,19,18,27,41,41,71,81,84,70,70,76,49,50,57,27,31,37,15,15,21,5,5,11,2,2,7,0,0,7,17,17,35,57,64,91,31,50,78,10,36,62,4,30,60,4,30,62,7,30,63,14,35,69,25,43,74,41,55,83,62,71,99,86,97,123,122,124,146,144,131,149,132,120,135,114,105,114,117,111,116,132,134,133,146,152,146,172,179,175,16,15,17,13,10,9,4,10,8,3,12,11,45,44,46,65,52,57,54,43,47,36,33,35,18,18,20,4,4,7,2,2,4,0,1,3,7,8,15,118,117,134,161,158,179,131,128,148,112,112,131,105,105,125,105,103,124,109,105,127,118,107,126,138,115,133,154,126,144,151,126,141,127,106,116,105,86,91,106,94,97,120,116,116,129,130,129,142,147,144,164,172,165,184,194,190,40,40,35,12,10,7,0,3,3,0,4,4,12,6,7,30,12,17,32,12,17,21,10,12,7,6,7,2,1,3,2,1,2,3,2,3,0,0,2,68,58,64,182,128,146,205,130,148,196,127,144,194,123,141,195,119,137,187,113,129,172,110,122,150,96,106,123,75,83,103,66,69,95,71,70,104,93,88,122,118,113,129,132,126,132,141,135,152,162,158,171,182,176,185,197,194,69,77,64,26,29,21,1,1,1,1,1,2,4,1,0,12,2,5,18,3,9,12,2,5,4,1,2,2,0,0,2,0,0,4,0,1,1,1,1,32,12,11,153,45,59,203,47,68,195,46,67,191,48,69,179,50,67,155,49,59,119,42,49,91,38,42,81,48,46,94,77,71,117,110,102,125,126,116,125,128,120,129,135,128,144,153,147,162,176,171,173,187,183,184,198,196,83,94,82,47,52,43,1,1,1,2,1,2,2,0,0,5,1,2,7,1,5,4,0,2,1,0,0,1,0,0,1,0,0,3,0,0,1,2,0,27,3,2,142,25,38,205,32,54,198,25,46,169,25,43,121,25,36,85,29,34,74,41,39,85,66,56,102,92,82,121,113,105,128,124,115,122,126,115,121,127,118,132,139,131,147,157,150,165,179,174,176,191,187,186,201,199,92,102,93,54,60,50,6,7,3,3,2,1,2,2,0,1,3,1,1,3,3,1,2,2,1,1,1,1,0,0,1,0,0,1,1,1,0,3,2,15,1,0,102,19,28,157,31,47,117,17,23,74,13,12,56,27,22,74,58,55,99,90,81,115,115,99,122,126,111,124,124,112,123,123,113,125,130,119,128,135,126,136,145,137,148,159,151,162,176,171,177,192,188,188,202,201,87,99,89,43,51,37,19,23,11,11,12,4,8,10,2,5,11,4,2,10,4,2,7,2,3,4,1,3,4,1,3,4,1,2,3,2,0,6,6,4,5,2,42,13,13,71,21,24,53,27,25,57,50,41,80,77,62,113,98,82,132,113,101,134,126,113,123,126,112,116,125,111,120,128,115,131,138,126,139,148,137,143,154,145,156,168,161,169,184,179,182,197,193,188,202,201,82,96,82,46,57,36,36,44,22,31,35,17,27,30,15,22,28,15,17,26,13,16,23,12,18,21,12,19,21,13,20,22,14,19,23,15,19,27,20,23,31,21,37,40,27,64,55,45,87,70,67,104,88,81,116,102,85,128,112,88,139,121,105,131,122,110,117,122,107,115,127,112,123,133,119,131,139,127,139,149,138,148,160,151,159,172,164,174,189,183,185,200,196,187,202,200,85,101,83,62,75,48,58,67,38,55,61,37,51,56,35,47,53,33,46,53,34,48,55,38,49,55,40,51,56,41,53,58,44,55,62,46,59,67,45,68,71,48,81,84,59,104,96,74,116,103,83,127,109,92,133,116,97,127,121,97,127,127,107,118,124,106,114,125,108,122,131,117,129,136,123,136,145,133,141,152,141,149,162,153,158,171,163,168,183,178,180,195,191,186,200,199}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-cifar10/arm_nnexamples_cifar10_parameter.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-cifar10/arm_nnexamples_cifar10_parameter.h
new file mode 100644
index 0000000..09d0ca3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-cifar10/arm_nnexamples_cifar10_parameter.h
@@ -0,0 +1,43 @@
+#define CONV1_IM_DIM 32
+#define CONV1_IM_CH 3
+#define CONV1_KER_DIM 5
+#define CONV1_PADDING 2
+#define CONV1_STRIDE 1
+#define CONV1_OUT_CH 32
+#define CONV1_OUT_DIM 32
+
+#define POOL1_KER_DIM 3
+#define POOL1_STRIDE 2
+#define POOL1_PADDING 0
+#define POOL1_OUT_DIM 16
+
+#define CONV2_IM_DIM 16
+#define CONV2_IM_CH 32
+#define CONV2_KER_DIM 5
+#define CONV2_PADDING 2
+#define CONV2_STRIDE 1
+#define CONV2_OUT_CH 16
+#define CONV2_OUT_DIM 16
+
+#define POOL2_KER_DIM 3
+#define POOL2_STRIDE 2
+#define POOL2_PADDING 0
+#define POOL2_OUT_DIM 8
+
+#define CONV3_IM_DIM 8
+#define CONV3_IM_CH 16
+#define CONV3_KER_DIM 5
+#define CONV3_PADDING 2
+#define CONV3_STRIDE 1
+#define CONV3_OUT_CH 32
+#define CONV3_OUT_DIM 8
+
+#define POOL3_KER_DIM 3
+#define POOL3_STRIDE 2
+#define POOL3_PADDING 0
+#define POOL3_OUT_DIM 4
+
+#define IP1_DIM 4*4*32
+#define IP1_IM_DIM 4
+#define IP1_IM_CH 32
+#define IP1_OUT 10
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-cifar10/arm_nnexamples_cifar10_weights.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-cifar10/arm_nnexamples_cifar10_weights.h
new file mode 100644
index 0000000..8d92d21
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-cifar10/arm_nnexamples_cifar10_weights.h
@@ -0,0 +1,26 @@
+#define CONV1_WT {-9,-1,2,6,-4,6,4,-11,8,-9,-11,10,-12,5,15,11,-1,-1,33,-25,-18,47,-35,-23,25,-27,-5,0,-4,9,2,-5,0,34,-25,-21,55,-40,-33,34,-32,-16,5,-7,2,-21,16,14,-4,5,3,14,-10,-7,3,-10,-2,-8,5,8,-29,23,12,-25,15,8,-15,4,7,-16,5,8,-13,17,12,2,-4,-1,-1,-10,9,6,-4,21,11,0,12,-10,-9,-4,13,10,12,19,11,27,0,-5,11,-21,-26,-28,-7,3,-15,16,14,26,-22,-25,-8,-29,-24,-23,0,6,-13,13,25,0,-21,-18,-3,-21,-19,-13,11,14,4,13,18,-4,6,16,-1,-10,-14,-7,12,9,5,13,8,-4,9,10,-9,-4,7,-3,7,7,-12,7,3,0,-1,-7,2,-8,-5,9,-3,6,-4,7,-10,-25,7,-7,-7,10,2,14,-4,2,17,-9,5,-3,7,-10,-25,4,-10,-8,0,0,16,-7,11,25,-14,13,4,7,-12,-23,5,-16,-17,8,0,11,2,13,21,-11,9,-3,2,-9,-9,-3,-14,-11,1,-1,6,-6,6,14,-1,16,11,7,3,-14,21,6,-6,17,13,4,1,7,-3,-6,2,2,27,13,-5,18,0,-7,-6,-4,2,-24,-11,0,-18,-8,6,24,8,-14,11,-6,-8,-8,0,12,-22,-2,13,-15,-3,7,29,6,-16,10,-6,-4,-12,-7,11,-26,-14,3,-10,-8,0,16,5,-8,-5,-5,3,-15,-2,23,-17,-5,17,1,1,12,10,3,-5,-7,-18,-7,-3,-4,2,3,6,4,4,2,-7,17,20,12,-23,-27,-15,-3,3,6,5,15,6,-2,2,-5,22,22,11,-26,-30,-19,-6,-5,3,10,12,6,2,1,-3,20,14,4,-15,-26,-18,0,-9,1,14,8,6,1,-7,-9,8,11,6,-10,-13,-11,-4,-4,8,2,5,17,-9,0,11,-9,-11,21,6,13,39,-7,1,30,2,12,36,-11,-1,28,-2,-25,-6,6,-16,-6,-9,-34,-24,3,-17,-15,2,-20,-11,0,-13,-11,25,13,6,0,-15,-20,16,7,-11,7,-3,-10,-5,-2,-6,14,22,12,-16,-5,-12,7,23,7,-10,5,-2,-10,-1,-9,7,21,8,-19,-2,-13,2,21,3,-15,9,-2,-4,-2,-2,-12,2,13,-19,1,6,0,16,-1,5,8,-28,11,-2,-4,-10,-1,21,-30,-4,22,-8,14,9,11,14,-21,20,-9,-23,0,-4,19,-28,-9,31,-30,-1,12,3,14,-11,30,3,-24,3,-8,6,-22,-9,31,-29,2,26,-5,11,8,24,2,-36,24,3,-9,-6,-17,4,-8,-8,12,1,-1,5,3,-12,15,-6,-2,-1,0,15,-11,-18,6,-18,-10,6,3,6,-3,3,-12,13,-14,-1,43,-23,-3,52,-16,-11,28,-8,4,-6,5,-11,16,-6,-20,32,-28,-24,38,-31,-22,20,-16,5,-13,7,-2,5,3,-6,17,-10,-8,22,-13,-5,13,0,11,-16,14,-3,-14,6,3,-4,4,4,-2,2,-3,-9,5,2,1,-2,-10,-6,-3,-17,-2,1,-19,2,1,-14,8,11,14,3,7,1,-13,-13,2,-1,-3,-9,0,-5,-18,4,0,18,3,9,15,-10,-8,10,-12,-18,5,-3,-16,-10,0,-14,5,4,14,14,-1,10,16,-6,-2,14,-1,-12,8,2,-18,-13,-1,17,-2,2,24,-4,-3,17,8,-1,12,9,-6,-3,-2,-9,3,-2,-13,-1,-5,-17,-5,-7,-16,-7,-8,-14,-9,3,-9,-1,0,-13,-7,4,-9,-7,3,-6,-8,-2,-4,-7,5,-7,-4,1,-8,-11,10,6,-3,14,12,-1,6,10,-2,0,-12,-16,-3,-9,-19,0,1,-12,9,12,-2,1,10,-1,10,4,-8,6,3,-11,11,14,1,12,19,8,3,16,9,-7,-1,4,-11,-1,3,1,12,8,7,15,13,-5,-2,4,-7,-5,1,-8,-3,2,1,10,9,-1,8,9,-11,-9,-2,0,-1,6,-14,-13,-6,1,3,10,3,4,11,-1,-5,5,7,4,10,-14,-17,-10,-12,-13,-6,-11,-14,-6,1,-6,1,2,-1,1,-5,-7,-3,-2,-4,1,-11,-13,-9,-12,-16,-12,-2,-1,-2,-9,-5,-4,-7,-3,3,-1,-3,8,9,-2,1,8,11,13,5,14,17,1,10,17,-1,3,18,0,-6,0,-1,0,3,4,13,16,-1,8,14,-4,2,14,-16,-20,-14,-3,-3,0,13,21,25,5,11,14,-5,-2,9,1,-5,2,-6,-9,-14,-7,-4,-8,-10,-9,-13,-10,-12,-12,7,-1,-2,-5,2,-14,-5,3,-6,1,9,3,-8,3,-1,-9,2,0,-12,-4,-21,6,17,8,17,28,22,-5,6,2,-15,-8,-7,8,21,-3,2,20,-5,-1,16,-8,7,17,3,0,6,1,11,26,0,-22,-4,-33,-36,-16,-40,-2,14,1,2,10,5,1,17,-10,-16,3,-22,-22,-1,-14,-9,10,6,-7,7,7,10,-8,5,-3,-4,-1,-7,-7,-7,1,0,-2,-7,11,9,5,-2,2,12,14,16,12,7,2,0,-9,-23,-14,-8,-23,-1,-11,-14,-7,-9,-7,14,11,7,44,35,19,34,38,12,1,3,9,-6,-4,8,-32,-28,-19,-41,-45,-37,-14,-17,-17,-7,4,-3,-5,8,8,3,16,21,8,14,24,-3,-5,6,-11,-15,-18,-8,-12,-12,-6,-14,-8,9,-6,1,16,3,11,3,3,-8,-5,0,-6,-13,-13,-13,-6,-15,-15,6,-5,-4,9,16,5,1,14,5,-4,7,-1,-12,-11,-18,0,-6,-12,5,14,0,-1,13,2,2,18,6,-9,-4,-16,0,-3,-17,4,12,0,-1,13,2,0,16,6,-6,1,-9,-5,-8,-19,18,-1,-4,16,-2,-6,18,-1,-4,9,-4,1,-12,-13,-4,9,-3,-9,6,-4,-14,15,5,-2,-5,-5,-1,-20,-9,-3,16,2,-5,12,3,-7,15,7,1,-12,-7,-2,-15,-2,2,18,7,-1,10,2,-5,-1,-8,-8,-18,-15,-7,-2,7,9,-15,-15,-17,-7,-6,-7,-12,-12,-6,-17,-12,-6,9,14,12,13,7,6,3,-3,2,-6,-7,1,-7,-4,3,-11,-12,-6,12,11,6,-4,-3,-2,-15,-12,-4,-7,-4,3,-9,-9,-4,15,17,12,-3,1,2,-18,-13,-6,4,5,10,6,1,5,9,14,8,-6,1,3,-21,-15,-7,-2,-1,5,4,-1,2,4,17,14,-4,4,9,-24,-20,-11,-7,-7,3,-2,-6,1,5,9,-10,6,9,-12,12,11,-7,4,1,-15,11,9,-6,25,15,5,21,13,5,23,14,7,13,2,-3,17,10,6,-1,-10,-2,-20,-21,-14,-11,-11,-2,-11,-12,-3,-16,-15,-3,-4,-14,6,-16,-19,-1,-3,-2,13,-1,-3,12,-6,-10,8,0,-5,10,-11,-10,4,-4,-1,8,-11,-5,3,-6,-1,8,-8,-15,0,-3,0,9,4,11,14,-3,3,4,-15,-9,-6,-12,-14,-1,-18,-8,-1,-26,-12,-8,-28,-12,-9,-30,-13,-8,10,-1,-6,15,17,5,11,22,8,15,24,8,17,25,12,10,-5,-9,4,4,-5,1,10,1,2,4,-8,6,7,-7,5,-10,-6,-1,-5,-3,3,8,10,1,4,-2,-1,0,-8,2,-8,3,0,-6,9,1,-2,-8,6,1,-3,1,-10,6,5,-6,7,-8,-12,0,11,17,-4,-7,-1,-12,1,-2,9,11,2,17,-35,-32,-21,38,52,20,-27,-17,-30,4,2,17,18,10,19,-44,-34,-34,43,59,28,-25,-17,-31,6,0,16,10,4,18,-31,-27,-22,27,31,16,-10,-9,-16,3,-6,6,-2,-11,15,10,0,14,-2,-8,-8,0,-7,-7,13,0,11,2,-7,3,10,4,3,0,-2,-14,-1,-1,-16,-1,3,-6,8,-4,3,12,4,2,4,1,-17,7,10,-8,0,10,-2,-3,-15,0,10,4,8,-10,-13,-24,-7,-2,-16,0,8,-3,-6,-6,7,7,11,13,2,9,-6,-4,11,-15,2,22,0,2,-4,-2,-10,-12,-5,24,15,25,-1,-4,-2,-11,-1,-3,7,11,5,-16,-17,-23,-29,-35,-30,53,45,54,-11,-9,-12,-3,5,4,44,39,36,-45,-51,-51,-19,-28,-16,25,24,28,-15,0,-12,7,1,2,44,42,40,-36,-41,-41,5,0,3,-1,18,5,-17,-15,-15,7,8,14,11,3,4,1,-11,-8,10,-1,-2,-5,-10,-3,6,6,10,5,9,9,-6,3,0,-14,-21,-16,-40,-39,-26,0,4,16,15,20,24,-14,-7,-5,3,-5,1,-13,-12,0,-16,-11,6,4,7,20,-11,-9,-1,11,-4,7,14,7,22,-14,-14,5,-7,-6,12,-4,-9,4,18,-6,5,14,-4,12,-2,-11,6,3,-5,11,4,-10,1,2,-1,-14,4,-6,-23,26,11,-15,12,-7,-33,6,-10,-15,13,6,-20,14,0,-25,2,-14,-34,1,-4,-11,3,9,23,1,6,-5,-6,-2,-8,-7,6,17,-5,18,42,-19,10,42,-3,-1,-2,-2,1,8,4,11,29,-18,-12,7,-16,-7,2,1,-1,9,-9,-9,15,-7,-5,18,-1,-4,6,1,2,-6,-10,7,-2,1,4,-2,-2,-4,6,5,-7,4,3,-7,-2,-11,17,0,-15,-18,-24,40,25,30,-9,-20,-18,1,4,1,-32,-12,-22,54,43,41,0,-19,-9,-29,-29,-25,5,16,20,20,6,8,29,5,16,-60,-74,-65,37,39,43,-5,-2,-2,21,-7,9,-21,-38,-19,6,22,14,2,25,17,-22,4,-11,3,6,-15,-5,2,-13,-2,12,-8,0,13,5,-4,1,5,-8,19,4,-5,28,29,-18,18,19,-20,1,-2,-9,-2,-10,-30,1,8,-57,-26,-3,-47,-28,-10,4,1,3,15,4,-1,-4,-8,4,12,-3,10,48,16,25,38,1,-1,15,-7,-4,23,-2,2,31,-7,-15,23,-17,-19,6,-20,-21,-2,-1,4,4,-4,3,9,0,8,10,-6,-3,17,-2,-11,14,-2,-20,-12,-8,18,-15,-9,20,-4,-1,23,7,6,20,-2,-3,-5,-12,-3,26,-27,-15,17,-22,-10,19,-10,-3,16,-10,-3,0,-7,-1,19,-16,-6,16,-12,-5,16,-7,-5,6,-6,-4,-9,-5,-4,8,-6,-2,9,1,-1,4,7,0,-6,9,5,-13,12,6,4,8,15,10,-22,-12,-15,-34,-20,-19,-14,-2,-3,9,0,7,13,18,21,3,21,22,-31,-11,-6,-24,-5,0,8,-10,-1,-12,-20,-13,8,13,13,16,28,24,5,21,22,3,-11,-5,1,-15,-11,18,6,0,3,1,-8,-1,2,6,-1,-5,-8,8,-5,-8,22,7,-6,6,-4,-13,-4,-12,-6,-12,-9,-10,-9,-9,-11,-6,-6,-9,-6,-7,-10,-6,-9,-10,-11,-8,-8,-9,-7,-7,-5,-3,-4,-5,-4,-4,-6,-5,-3,1,4,4,-1,3,3,1,4,4,-2,1,2,-2,1,5,-3,3,6,-5,1,4,-5,1,3,-4,0,3,-3,2,6,-9,-2,2,-6,1,3,-5,1,1,-5,0,2,-5,1,4,0,-4,-1,20,6,2,20,-2,-17,7,-1,-15,-10,4,-3,-12,-1,16,-1,-4,6,23,1,-7,22,0,-13,10,2,-2,-32,-10,14,-25,-13,11,16,3,6,25,0,-13,19,-1,-10,-27,-2,11,-41,-18,8,-1,0,11,17,-3,-12,26,0,-13,-6,10,10,-22,-1,16,-16,0,17,-3,-3,7,3,-11,-8,-19,14,-3,-12,13,2,-5,1,9,4,-1,-4,10,0,2,-20,18,2,-15,11,14,0,-6,11,20,-11,-17,17,-12,-13,-27,23,10,-18,15,25,4,-14,5,30,-16,-29,26,-13,-21,-33,21,14,-20,13,32,4,-19,2,32,-19,-29,22,-11,-18,-24,19,8,-11,12,22,5,-16,-3,25,-11,-16,7,-7,-11,-6,-3,-14,8,11,2,4,5,-2,9,-1,-1,17,-4,2,-10,-1,-9,-9,3,-4,-26,-13,-19,11,11,14,16,4,12,-11,2,-1,-19,-1,-5,-32,-12,-17,19,23,23,8,0,4,-16,-4,-5,-17,1,-3,-13,4,0,17,19,15,1,-8,-7,-16,-5,-5,-2,14,11,-3,10,6,10,7,3,-2,-11,-13}
+
+#define CONV1_BIAS {-49,-18,-7,-20,-12,-15,7,2,-10,-84,-72,-65,-53,-6,-87,-63,-64,-28,-28,-4,-3,-10,-52,-15,-5,-7,-31,-44,-102,-19,-5,-65}
+
+#define CONV2_WT {-3,-9,-16,-14,8,-17,-10,-9,-20,37,-11,-5,-21,9,-22,-10,-11,18,4,12,8,22,11,6,-14,-6,14,15,8,-15,-6,-10,-23,-32,-11,-11,34,29,-5,-14,-13,14,-31,-17,-12,8,-19,-9,11,12,-8,31,35,24,-35,7,16,-16,-6,20,3,0,9,-28,-36,-21,-12,-35,-6,-2,-10,23,10,-2,8,7,-16,26,-13,-15,-11,17,-3,16,15,-2,-23,-9,-23,-13,6,-21,7,-4,-40,-38,-24,-20,-3,-47,19,26,-3,4,21,-4,-4,9,1,24,14,-17,-26,-1,-12,38,19,13,-7,-18,49,1,1,-11,8,-7,-26,-8,-30,14,-28,-49,11,-15,-16,-8,39,1,6,-16,-23,35,4,-8,-7,-15,-15,33,14,8,-9,-2,42,27,4,15,0,-25,-13,-22,14,-10,-44,-35,-10,3,-16,14,-10,15,8,14,6,26,0,10,19,23,15,5,-8,12,-23,7,-18,14,8,19,-4,-9,4,-5,18,-31,-44,-35,9,7,-23,7,13,0,-15,-17,-2,25,-6,13,9,24,-12,26,16,35,-34,-14,19,10,-8,8,-8,16,14,-17,5,-21,4,-17,-20,6,7,43,26,-4,-2,-10,-1,30,-17,-9,-16,6,9,24,15,-21,-41,16,-4,34,11,-8,-6,-4,-39,-19,-3,-39,-21,-9,-5,-1,8,27,10,-21,-7,-3,-5,-10,-11,-11,-36,5,-14,12,6,25,-21,0,2,43,12,-13,3,-14,-36,-11,-10,-35,-37,-49,-7,-13,4,24,22,-16,-4,-16,-17,-18,-8,-13,-22,7,-30,34,6,23,-15,-22,26,3,-7,-5,-3,-20,-8,-22,21,-44,-34,3,-18,11,-27,15,15,4,25,12,-5,33,-4,-3,-5,26,-4,-8,-17,-1,-43,7,-17,13,2,-23,-23,-13,-21,-9,26,-46,-47,-5,-5,8,-34,2,28,-4,33,-23,-24,41,-15,-9,-15,5,-12,-17,6,-21,-20,-22,-6,8,-8,-22,-26,8,-1,-17,25,-28,6,-6,-35,15,-21,48,30,-5,24,-12,-48,70,-13,-12,-1,11,13,3,17,-4,-25,-9,-33,1,13,-18,-16,-15,4,-24,37,-26,11,-39,-17,8,-4,22,23,-7,21,-1,-31,44,-7,2,-37,-5,13,-16,1,2,-37,-20,-3,3,5,-14,-5,-32,-26,-2,10,16,20,-51,-9,12,4,13,9,-24,-19,13,-15,50,9,6,-16,-27,19,23,14,35,-12,-30,39,-18,2,2,-10,8,-17,29,9,-15,-12,14,-19,23,-7,-28,8,6,3,-15,-12,-26,20,-3,13,35,23,-25,-59,-32,10,36,-40,12,8,-8,15,-22,-20,1,-2,-54,-32,-14,-16,10,-30,-54,-3,0,-2,-10,-22,-10,5,-15,-5,26,23,-40,-60,-6,-12,9,-28,-21,4,-29,11,4,-28,8,4,-26,-17,-25,-44,30,-4,-24,18,4,13,-5,-23,15,22,-7,3,33,48,-28,-22,-20,-22,-3,-58,-2,32,5,22,2,-10,-20,-5,-23,15,-36,-28,42,-1,-41,12,1,18,6,-35,-4,14,1,-27,44,35,-36,-21,3,-21,-11,-50,-7,14,7,21,34,-24,1,-2,-12,3,-27,-8,54,1,-10,16,-24,-13,-27,-35,-10,7,-12,-5,21,-19,6,12,4,9,-42,-6,-16,7,-20,4,35,-9,63,-7,7,35,16,-10,49,13,-26,55,-28,17,-35,16,-40,17,4,19,32,-2,-20,-51,-21,5,38,-8,26,-2,-17,25,-6,0,21,-11,-20,8,-1,0,27,8,-38,14,-28,11,-44,3,-32,-19,-8,-25,15,-9,-16,-47,1,7,-10,-8,7,-4,1,20,-9,-34,16,-9,-26,22,-3,-15,49,11,5,21,-27,28,-31,15,54,10,-16,-21,-1,8,-2,-10,19,3,-1,-24,4,15,10,24,17,7,-13,-25,-27,26,-12,-3,9,-2,-5,34,-12,15,-23,-16,26,-2,-10,-1,-11,6,23,-21,15,6,20,-19,17,-2,-20,11,34,-8,16,-19,-3,38,-2,9,28,-9,11,21,-8,-22,-48,-15,-15,-13,-7,24,-7,-3,35,-9,18,-8,13,-1,27,-21,6,-10,36,41,32,11,12,-3,22,-10,13,-2,-16,7,-16,25,31,14,-11,6,7,6,7,-5,35,-22,3,37,18,54,-9,2,-17,-5,-6,2,-7,-1,2,21,8,5,14,8,-48,-18,-3,-3,7,-17,-11,7,23,-6,-21,-25,22,-26,21,-19,13,77,7,-29,-2,-12,1,23,-18,-4,-18,34,-1,2,19,53,6,3,9,5,4,-7,36,5,-6,-11,-18,-5,49,-15,9,15,-5,17,2,-14,12,8,42,59,-40,39,-9,7,-13,-3,-22,47,-9,-7,8,32,2,-27,0,-33,14,-10,-27,0,39,-15,23,-3,0,10,22,-7,-23,5,17,1,17,26,26,37,15,3,18,21,-20,3,-4,23,29,-7,-21,-32,34,-6,-2,42,22,-7,34,11,2,30,34,-4,-14,-7,10,14,4,6,-9,-9,37,-39,0,2,-14,21,-45,-5,28,-2,-6,8,0,16,37,-8,3,-25,30,57,15,-16,-28,-8,-17,4,-2,-45,1,-8,10,-18,1,19,-17,-11,-39,3,-27,-6,14,-19,-14,12,16,-25,-24,-41,-26,-11,57,20,-12,16,-3,-17,-1,-9,-3,-1,-5,-38,43,4,16,1,-14,38,-3,17,-5,-2,16,-16,17,26,-2,4,-17,-16,0,-10,47,25,9,22,13,-15,-16,14,13,-1,-17,-5,32,-13,5,5,-33,4,-34,9,12,10,18,-1,-27,-21,-1,1,7,11,-21,-13,4,6,12,46,24,-25,-4,-1,9,-25,18,-1,43,12,17,-15,0,-11,-22,-2,-3,-4,17,-30,3,-22,7,-12,22,34,-48,-22,-8,2,2,-6,18,-14,15,-5,16,-2,1,14,-22,-14,4,-42,-19,-30,11,16,10,-28,10,22,-7,5,-30,-14,46,29,-53,1,-37,29,2,-74,12,13,20,0,21,-40,-2,20,-10,-60,-16,-38,-4,-24,-13,0,-6,-12,-14,-1,-16,5,-20,-42,4,30,-110,-3,-6,5,-6,-85,-1,6,8,-12,-2,-49,1,-14,24,-17,11,-50,21,18,25,38,-22,-3,-16,-1,-15,24,-19,3,-16,39,-52,3,-24,3,27,-64,37,18,26,8,-4,-43,2,2,-14,-70,-15,-58,-6,-23,2,2,-8,-2,-4,15,-18,3,-27,-20,-21,3,-115,3,-33,31,14,-50,28,-13,20,8,-55,-51,34,19,-16,-42,17,-62,-9,-24,11,5,5,22,1,12,34,16,-19,-19,23,18,-103,-13,-34,29,12,-57,-2,3,17,0,-17,-25,8,9,-22,-36,-20,-34,15,-9,12,32,31,-18,17,-3,-23,-8,-8,-1,31,15,-37,-3,-29,24,1,-34,24,28,-7,11,21,-18,-21,18,-54,-68,-35,-63,-1,-19,-1,-16,8,-19,0,-19,-18,-2,-17,-39,16,3,-68,-21,-75,-17,-3,-80,-12,24,-46,4,-7,-45,-6,5,-26,4,-1,-44,39,20,18,4,-8,-2,12,-5,-16,12,-5,-17,15,6,-17,1,-75,-25,3,-51,12,46,24,19,-3,-31,1,23,-11,-58,-23,-88,8,-5,-24,-6,18,8,7,1,-27,21,-2,-32,11,-18,-88,2,-74,-6,-15,-52,-7,24,6,11,-36,-48,19,19,41,-13,3,-67,6,20,-13,31,33,5,-7,-4,4,20,11,-2,23,17,-43,-6,-49,-12,-15,24,19,34,42,8,-9,-27,-5,20,39,12,-17,-18,20,6,3,31,-11,-5,-26,26,16,-7,-5,-2,23,29,47,11,28,13,8,35,21,-7,21,3,50,1,-23,2,3,-10,-8,-36,-9,-25,-4,28,-23,-25,-17,-11,-1,2,-11,-2,-7,32,-5,1,-16,4,8,-12,-12,-5,3,1,-4,-19,-6,-28,5,17,-1,-2,19,9,32,17,-17,-18,13,-17,10,8,-5,1,-23,8,27,34,-42,-25,-8,-4,16,10,18,23,9,29,-5,3,6,-46,-26,-50,-37,-13,6,-27,6,1,-8,15,0,-7,5,-10,-18,4,-9,28,-14,-30,6,36,19,1,6,15,-35,-17,10,26,21,-1,15,6,-25,39,4,4,10,22,-26,23,-1,-1,13,16,9,-9,-2,21,7,2,22,56,25,28,36,19,4,26,9,-7,3,15,-6,-21,5,-14,28,-4,-44,8,-16,16,8,14,-18,25,-21,-5,13,-12,5,-2,4,-5,-13,27,-11,13,-13,-10,11,4,20,50,-10,11,12,1,42,-7,-5,-12,14,4,-4,3,-28,24,-14,14,0,-14,9,-1,-22,2,13,15,-17,21,3,-16,9,31,43,-36,12,8,-4,15,40,-6,29,12,14,-4,-5,-2,-37,38,-14,-5,-1,-23,-5,12,-21,-8,35,15,-4,21,-13,20,22,12,-22,-26,-13,-7,7,-26,17,-26,-11,3,-15,8,17,0,-15,-5,-16,4,-31,-3,-68,0,-22,-38,16,-3,2,21,-26,-45,10,15,-3,-25,-25,30,20,-20,15,22,-13,-5,10,-6,20,4,5,1,-12,-13,-12,-4,-2,19,-37,-17,0,17,11,15,-3,3,29,-7,-22,19,9,-11,5,19,24,-17,-51,23,-31,-19,22,4,-17,14,-30,-22,-20,-15,14,22,-23,5,-17,25,11,11,-2,-17,-6,3,4,32,14,3,13,19,12,-33,0,31,-13,0,3,-20,-30,0,16,11,-19,-33,-18,6,8,25,-2,13,-1,5,-18,-18,10,27,44,-11,22,2,-22,26,11,4,38,22,-9,11,-7,-31,-16,14,46,-2,-38,-24,-19,-3,30,24,59,-15,-20,-2,-29,43,2,0,-31,-21,-50,-27,-21,2,16,-5,-4,25,-12,-5,-15,-10,-10,-14,6,13,-55,-18,13,17,8,-43,31,-28,0,0,5,-37,-8,25,-25,-22,-61,-10,-14,25,18,38,-17,9,12,9,24,-21,-15,0,1,4,-15,-9,-18,34,-21,-8,14,-15,16,-18,25,-1,15,-15,-16,-14,5,18,-37,24,23,-17,-20,9,-22,-15,33,2,13,18,-7,-32,-2,-15,-14,3,-26,-3,1,10,-8,-24,12,37,-28,-12,52,-19,11,-6,-2,18,2,-6,14,0,-11,-4,-27,-10,18,7,33,10,-13,3,-22,7,-13,35,32,-5,-29,-18,-18,54,-16,-13,66,11,26,-9,4,14,-40,1,36,-16,14,-20,-58,-20,9,-17,26,2,-25,-10,-16,-16,14,24,74,-26,-11,-9,-27,99,13,-24,-29,-1,2,-4,-18,8,-11,21,-2,-3,6,-13,-6,18,-13,-14,-1,25,-49,0,12,-10,1,0,23,-19,-5,-17,-7,20,-13,-10,1,43,-12,-5,0,36,9,44,24,-1,29,10,30,-6,-3,-12,33,9,-14,9,30,17,-38,-12,23,-29,22,-33,5,12,-1,-27,17,-9,-9,5,-5,2,12,-5,14,9,-32,10,33,15,36,-2,23,-5,-19,-8,-18,-3,24,-14,7,25,3,-15,33,27,6,-32,13,13,7,-14,-2,-25,-40,4,7,-5,-17,-11,-30,27,17,21,18,-18,-12,4,-20,-4,10,-40,0,0,-53,-10,26,58,-13,-42,5,34,23,20,-3,-58,-98,-17,25,-17,1,-30,-74,-5,19,4,-19,-48,12,15,-22,-17,1,23,-43,-13,-32,-7,10,74,-7,-53,15,22,12,10,8,-87,-83,-1,9,-23,2,-40,-21,5,-12,19,-31,-12,-7,24,-20,-42,-23,-13,-65,-21,2,-10,-22,1,-34,-24,9,34,-10,-9,24,-70,-60,25,14,-7,7,-21,14,0,12,-25,7,-16,1,25,20,4,-18,-24,-51,-30,2,-14,6,6,-12,5,15,-9,-12,-26,31,-2,2,-7,-23,14,-30,25,-10,16,56,-6,2,9,10,-5,24,7,-16,20,41,18,-5,-8,9,1,10,-15,7,0,13,-32,-8,-23,-37,-7,-19,-7,-9,-3,-30,4,32,14,-12,-17,10,-2,2,11,-35,-4,7,2,-37,-5,4,30,-14,-52,25,41,1,11,-41,-48,-70,6,1,-31,-24,-35,-22,-22,0,8,-20,-24,22,25,23,-6,-15,33,-45,-11,-17,-1,7,27,10,-60,26,25,0,27,-34,-63,-63,4,-10,-17,-34,-35,6,-5,-14,20,7,-20,6,37,9,-25,-16,28,-32,-28,-15,-5,3,4,-48,-30,12,8,3,8,-24,-58,-65,1,-4,-9,-36,-8,3,2,67,-35,32,-13,10,36,38,6,-28,50,-25,-44,-9,-12,0,-11,-35,28,18,-7,-13,7,28,18,-13,6,6,7,0,-26,7,59,18,-2,22,6,-2,-80,33,6,-11,4,-5,-9,33,-2,-16,-20,-19,16,12,1,-36,-6,22,45,-3,-28,32,17,-7,-55,6,1,-5,12,-11,-15,21,-37,23,-14,-5,-4,2,-8,8,4,36,37,-53,-16,3,1,-11,-1,48,13,25,-22,23,0,-23,-49,17,-22,16,4,-8,1,4,-14,-23,4,16,-26,18,-21,12,1,7,-6,24,-6,30,-44,-25,-50,-11,-35,22,-37,-21,-6,8,-8,16,14,13,-9,-9,23,-50,-20,-55,7,1,-50,16,19,12,3,-16,-36,5,18,-4,7,15,1,17,1,17,-33,-16,-11,16,1,-16,20,3,-12,-23,11,-2,-17,33,13,3,-15,18,15,48,-6,-12,-27,10,-35,33,6,-7,5,10,14,-26,3,-15,23,-10,-27,-2,22,20,20,6,21,46,-44,8,-10,-14,38,-26,-34,22,-35,-14,-6,-33,-18,19,35,-1,42,14,46,-19,-1,22,10,-25,-37,16,-21,-2,23,-18,33,39,-9,58,-29,23,61,50,-24,11,-25,14,30,-47,-37,-6,-3,-19,18,9,2,10,-5,-20,5,-20,-18,17,-15,3,-3,0,27,23,25,13,1,34,8,40,-19,-15,-11,26,-15,-24,-15,-6,-54,-33,-41,-3,-36,-2,-25,-30,0,-3,-7,-1,-16,5,-7,17,-3,-49,-5,-65,14,-8,-49,14,25,-14,-4,-2,-52,-2,-4,-37,-22,14,-6,11,-21,14,-8,-21,6,3,-25,-1,-12,26,-5,12,-22,-9,5,-45,5,-7,-46,19,26,14,-17,-9,-48,3,-51,33,25,-8,52,-32,21,2,5,0,5,-4,-8,-7,-17,-14,-13,-14,29,28,-25,39,8,-16,30,11,-11,-23,6,8,18,5,-17,22,25,3,47,18,30,18,-8,-12,-6,-28,1,8,-22,-7,-22,6,33,9,22,48,-17,30,74,9,-20,-38,5,3,46,-2,-14,-24,-25,-7,8,-2,-13,31,-22,-33,-3,-12,-3,-32,-10,9,-17,6,38,8,28,-7,26,8,-10,-9,-28,-43,21,28,-4,-22,18,-26,-58,-29,-35,-7,-36,-4,-21,-17,-12,-2,12,25,-10,-1,-8,11,19,-46,17,-60,10,-29,-67,-33,16,-20,19,-14,-56,-6,28,-43,-18,11,-19,7,-20,-3,-16,-33,0,-9,22,36,-4,25,-2,11,27,-24,27,-43,-14,-27,-31,-3,11,-8,8,-16,-47,-2,-26,-17,-4,-22,-9,-17,16,-3,2,5,-15,-19,3,-24,-34,-21,-30,-28,25,-17,-35,-14,2,11,-3,22,7,-8,15,-38,-22,14,-7,-12,-8,-12,6,15,38,14,26,-5,-16,-15,14,-2,-39,-12,-25,-10,13,-48,12,-17,-1,3,22,-18,5,5,12,-34,0,-2,0,-21,-33,15,-6,-29,-6,14,2,-7,-13,-6,0,5,-17,-6,4,1,11,-11,20,-28,25,7,-36,3,5,-4,14,2,-27,-9,35,-16,-52,-24,-25,-16,-42,-20,-5,6,-10,-14,15,-2,-12,-3,0,-7,7,-31,-3,-47,13,-18,-51,-3,31,-15,13,-13,-49,1,38,-20,-20,-22,-22,14,-36,-2,-5,-6,5,-40,25,16,-9,1,6,1,18,-33,22,-29,-8,-19,-38,6,18,-4,11,-9,-57,13,-5,10,26,10,-5,-48,-13,-11,26,23,-34,-16,7,-2,-28,-22,17,13,-16,36,-10,13,-2,-22,48,29,10,-24,-25,-31,-26,-7,-11,6,11,35,28,-15,-1,19,48,17,-9,-21,31,3,-40,-19,11,11,-4,9,20,-21,-8,-5,23,16,6,4,-16,-22,-4,-2,-14,-30,-46,24,11,-23,-29,11,36,7,4,-9,-4,13,-29,-14,6,8,24,27,1,-9,17,10,-12,25,9,-3,-4,6,-26,16,15,-3,-41,-15,-11,-21,-32,-5,-2,19,1,-6,3,16,-16,-13,-4,9,6,-17,-3,-40,-4,10,-25,-27,37,-9,8,13,-53,3,18,-22,-9,-42,-26,-11,-28,21,-16,6,2,-26,14,5,-14,-18,-8,-6,7,-35,18,-21,-15,13,-30,-3,23,2,4,-3,-56,26,-29,-17,-2,13,10,-55,-25,-44,-63,21,9,5,24,-32,-46,-23,-24,-24,-7,-41,2,-26,8,-23,6,17,-8,17,7,15,14,30,-9,-27,-15,43,31,7,-7,-30,-1,3,1,-14,-6,-12,-28,-26,5,4,1,20,25,-41,5,-5,-21,2,-12,8,7,-21,38,10,-1,-17,-6,47,22,-2,16,-27,14,-36,10,-13,-6,10,-2,-27,24,42,-9,20,2,-23,14,7,-16,31,-11,0,15,4,46,26,19,-10,-15,21,-21,-7,17,-32,1,8,-1,-29,2,-14,-30,-10,28,25,-10,8,-24,-34,5,3,-15,11,-25,11,10,9,-13,-1,1,-9,5,10,13,26,58,-14,23,-13,-13,-13,-26,-26,-6,-30,24,-12,-1,23,-29,4,7,-12,23,14,-20,41,5,27,-12,15,-10,6,0,-2,16,-24,-21,3,-21,9,-14,-38,9,-11,-3,-3,-12,0,23,0,-4,4,20,15,18,15,-26,21,3,-10,-8,40,19,-23,-1,10,21,7,4,-18,6,-2,-27,-32,-19,-9,-16,8,2,-32,16,34,20,5,17,10,14,-18,-40,15,-5,-15,45,-11,25,3,26,27,41,21,6,-22,23,-32,0,31,-22,2,15,-16,1,-30,-6,23,13,-2,28,18,17,19,-15,8,4,-9,64,48,64,-10,-16,13,-5,-7,-12,-10,-6,5,-9,20,-32,-32,15,-25,26,-15,-18,14,-13,-26,24,-5,25,4,-14,18,3,9,26,17,38,19,-25,38,-17,-23,-2,0,-15,-18,-2,-20,-14,-6,-11,-27,20,-11,-6,11,-41,-21,-4,-8,25,-2,-17,-42,-13,-1,-15,7,5,19,8,13,39,40,-10,17,-33,2,-10,-10,0,1,22,-16,31,52,1,-7,-9,41,2,19,5,-23,-8,-19,17,5,15,36,55,9,2,-4,12,25,14,-3,-14,14,-16,-8,1,48,4,7,7,18,12,4,19,23,-51,17,18,15,-25,30,9,-10,44,-14,60,-2,5,3,22,43,16,9,-13,15,32,20,-24,11,3,-2,-27,8,6,-18,20,-4,-23,-1,27,47,3,20,6,-15,53,50,75,-9,15,-14,0,31,2,10,-13,23,15,18,-22,-19,4,9,8,18,-14,9,-1,-28,-3,-19,-13,20,23,32,2,-7,-12,20,10,32,-10,48,-8,-6,6,18,-34,17,22,16,23,-17,-20,12,7,18,-12,9,-45,-11,-30,2,13,2,22,10,0,-29,-31,28,-7,-13,-25,9,9,53,13,17,-38,17,-26,-17,-26,23,27,-9,14,12,-23,-28,-3,24,-9,-20,-11,0,2,17,-2,-13,7,31,25,-9,-42,-37,-27,7,14,17,-27,28,-27,-13,-2,7,-2,-20,3,-19,-3,-17,6,-62,-44,-8,-40,14,-12,-3,-9,-20,-1,-36,58,-3,-29,-17,-33,4,-25,23,-36,37,-1,18,10,18,-3,-7,-22,-11,-27,-50,15,-60,-10,25,-37,17,8,4,2,-29,-9,-10,57,13,-21,-12,-40,17,-13,11,-49,2,-9,-1,6,-6,-6,8,6,14,-33,-28,-14,-61,9,11,-18,18,36,-25,-1,-28,-32,-28,-10,42,-13,36,-8,26,-14,33,-62,-24,-12,-22,8,3,-22,13,11,19,-55,15,-30,-75,-11,7,43,-17,34,16,-10,-21,14,8,-8,10,-14,-12,-24,60,-1,5,11,-7,-4,17,16,46,30,0,-15,49,32,-9,-27,5,-21,17,-9,19,-23,28,-5,35,-5,-1,24,-27,-53,10,-21,41,13,8,-16,-3,-22,31,9,25,34,-10,-8,36,15,12,-9,-29,-20,9,-33,14,-31,-9,0,-19,-8,-9,30,15,-16,-10,-34,21,-51,19,-48,22,-1,23,20,5,24,-6,12,29,2,-24,4,-50,-26,0,-9,34,-15,1,-2,-12,-45,-15,26,20,24,-6,-44,34,-4,14,-71,28,17,10,17,6,2,6,24,12,5,-12,-25,-39,-4,21,-1,10,19,-11,-4,-7,-21,-6,-15,25,26,34,32,57,3,17,-54,6,11,13,4,-10,-12,24,19,-5,-5,39,-37,-59,4,35,-10,-21,34,-11,-7,-48,45,17,-17,27,10,-19,-17,-10,-19,-11,-1,-37,21,-24,-15,6,4,32,-14,-6,-14,4,-18,10,27,5,-18,14,22,6,-13,-12,-41,-1,-27,18,33,-25,10,10,-1,3,-16,-24,12,-3,-7,-7,-6,11,-27,-22,-8,-4,-3,-8,-5,13,-10,18,-9,-2,-20,11,-11,19,-6,20,54,-10,13,32,1,-21,-10,-8,17,-26,-4,-12,35,7,-14,-23,-10,11,-13,1,-8,-15,12,-3,-7,-3,-3,24,21,14,9,-21,12,2,37,-31,-3,3,4,2,-7,-20,23,-16,49,2,-9,-8,-16,3,-26,14,-14,-21,-18,-17,-17,26,8,14,0,-4,30,-8,22,13,-2,-24,-16,-6,3,10,-9,-23,-3,-23,27,3,-19,-6,-41,-9,-4,-13,-17,-25,-40,-45,-16,-1,17,6,-22,15,-25,37,12,-3,-5,25,-11,-1,23,0,42,-8,0,4,-1,43,-6,46,16,-21,-1,-7,17,8,21,39,-5,0,0,20,-42,10,-26,13,20,-19,-13,22,9,20,6,3,13,-1,-14,-20,-7,10,-13,19,9,-18,2,-5,-27,-3,-15,14,1,10,-20,37,-31,18,-3,6,58,7,-12,19,6,-2,-26,27,18,1,-7,-21,6,32,-5,-13,-8,4,-15,-1,-32,8,27,-41,11,-9,-18,32,-11,-37,6,-8,9,36,11,-30,4,-1,-4,-3,-21,-13,-6,-7,-20,-17,3,-13,2,-11,-18,-16,2,32,-4,-38,-2,-11,-1,-5,-8,-24,14,0,-9,21,-9,-13,-8,8,5,11,-50,-21,-19,-19,-25,-36,-11,-16,-1,-19,5,-40,-8,3,-9,-51,-8,-24,8,-26,-13,3,-13,36,-14,18,-5,36,-52,1,45,15,0,-30,32,-21,24,13,-2,10,12,-52,19,-40,6,-51,-46,44,-47,-19,33,23,-37,7,-11,34,30,11,-17,19,-35,11,6,31,-14,-23,17,-21,10,16,12,-16,-28,-24,17,-32,-11,-30,-12,22,-28,-16,17,28,-17,7,3,-11,108,32,1,18,3,-6,-43,30,-1,7,0,-10,-22,33,6,2,-24,-7,-10,-44,-18,37,21,-26,4,12,7,7,-31,-17,-3,17,34,27,-17,-21,3,-2,-35,1,4,13,11,7,-49,-11,5,13,12,-17,-30,-34,8,22,19,-31,6,12,-10,-29,14,3,-6,15,22,33,-15,-14,0,14,-15,-6,-12,15,-39,36,-52,-35,0,-13,47,-38,3,-26,-29,47,28,4,0,8,-24,-17,9,9,-3,17,-28,10,-29,-11,-49,13,24,22,-16,-10,33,-11,0,-8,-28,-17,16,-51,18,-45,-18,-7,-34,16,-30,-25,47,-26,-27,-2,-10,24,18,41,-12,-38,-27,10,-20,33,-1,-23,29,-22,-6,-1,5,-9,-24,-25,0,-44,-20,29,42,1,-18,-29,28,-12,-9,-11,-6,-17,49,45,2,-23,25,-18,-41,-2,14,0,0,-12,-31,21,11,-11,-42,-26,-36,-36,-3,46,15,-8,-8,-24,18,-26,-5,-20,-5,-27,23,27,-17,-21,16,-20,-25,-26,28,-3,13,-9,-37,-10,8,6,-11,-10,-41,5,15,36,38,-21,18,-3,-21,-22,19,48,4,0,-4,7,-9,17,25,4,-27,-18,28,12,-22,49,-30,-19,15,6,7,-25,13,0,0,1,18,6,35,-10,-40,8,26,42,-21,-8,-18,50,-23,1,-37,35,14,6,-29,13,22,-30,8,-13,-5,-8,2,-9,-9,-14,-23,36,-4,25,-36,-15,21,-34,-30,-11,-28,7,9,78,-15,-22,-7,3,-9,-1,-6,-8,16,-15,3,-7,51,4,0,-13,-34,-35,5,32,24,-7,-21,-16,6,-9,-5,-22,-4,4,6,42,-9,-30,29,-39,-9,-7,14,-23,-42,-6,-20,-15,25,-5,-19,-19,-33,-21,-32,8,0,8,-13,-10,5,-25,26,-51,19,8,-5,-12,-14,-25,26,-33,-12,-33,24,-35,-29,8,-22,-34,-9,0,-16,-22,-25,1,33,0,34,16,4,-10,-2,1,32,33,23,-16,14,32,0,25,42,18,0,-14,32,4,-10,33,-14,-15,12,-14,25,10,30,-6,35,11,36,27,17,4,-8,3,40,44,14,-3,-8,36,-16,-3,-2,-11,11,36,-5,2,7,-39,-27,-28,8,-26,-14,4,-8,-22,-26,-6,-21,15,-2,0,-5,49,-2,31,10,-50,-4,-2,24,9,2,6,-11,12,-12,-16,22,-35,-16,-26,22,-20,-20,25,13,-5,25,-20,-45,-25,13,17,-15,33,-11,20,7,-59,5,-17,17,6,-11,1,-8,2,-25,-10,26,-27,-7,-14,-5,-10,-15,-11,-2,-41,8,-13,-55,-38,28,44,-23,12,-28,-8,13,-14,-27,6,-19,3,-14,-9,-18,28,-26,-16,23,-24,-31,-9,-10,-6,-16,-26,4,-45,10,-12,-38,-31,19,4,-26,-1,-9,5,-8,16,-4,37,20,21,10,-7,-14,27,-27,-32,37,-30,0,23,-24,-16,2,15,9,16,1,-17,-16,-4,4,26,-29,13,23,32,16,-5,-10,27,-5,-17,-12,-2,22,16,-3,21,30,1,0,-18,4,-5,-23,-13,8,-22,-15,-35,8,-25,5,8,7,27,-28,9,22,-16,-34,25,3,11,7,0,30,25,7,1,27,2,-17,6,1,10,-12,-20,18,-40,12,-21,-37,-20,12,8,1,21,-20,-12,-1,-47,-59,-23,-6,32,-2,-11,15,4,-15,0,-16,-11,4,6,-9,11,-7,-5,4,-95,10,4,-77,-6,4,16,-8,-15,-50,-28,1,-6,-61,-17,-40,8,-13,-14,-18,12,-2,-4,-28,-13,-16,-6,-12,-6,4,-28,0,-91,4,18,-65,-13,6,-8,-5,-2,-43,-10,0,-2,-20,28,6,11,-11,3,-13,-10,-8,1,-5,-2,11,69,-13,-1,10,6,9,-23,10,8,-23,13,4,-1,-1,17,9,29,8,38,5,-20,2,-18,-32,-12,6,-7,6,3,-31,-27,1,-14,10,-46,3,-6,-6,34,6,-2,2,3,-16,6,7,13,11,30,-1,-5,7,2,32,20,-10,-15,14,-11,28,-30,0,23,-9,-2,11,1,11,-1,16,24,0,-22,14,-7,-18,-8,13,4,47,8,1,-11,-14,-29,-21,34,2,-28,7,-37,40,2,6,58,-9,8,-31,11,26,-37,-2,-24,-7,7,-31,31,-13,-10,7,-21,-19,-17,-14,2,-24,-44,-28,0,-17,-32,0,11,33,-2,-32,24,-13,-2,-16,9,5,-8,-7,-55,-12,18,-10,33,-13,-24,13,0,-21,-11,21,39,10,16,10,1,28,-11,-6,0,0,2,-16,-26,20,60,-18,13,23,8,-11,3,-2,-4,48,29,-9,-12,14,6,36,-17,-11,2,-3,-1,-11,-26,-7,18,-23,-7,9,-21,11,-28,36,16,-3,7,-13,-1,-19,-20,-9,36,34,-18,-21,-7,-5,-4,28,14,-17,24,-9,21,13,-6,19,34,23,19,8,-44,9,23,8,-4,6,33,9,52,8,13,14,35,26,-31,-25,0,19,-8,33,-19,-13,-7,-9,13,23,50,26,42,11,14,46,8,18,37,0,-6,9,65,42,10,31,-24,-10,49,-7,25,1,46,10,1,-11,-9,-7,13,-35,-30,2,39,9,27,25,18,21,5,-18,-10,35,-27,-15,60,39,17,6,11,-36,34,-43,24,4,1,18,2,-16,15,33,15,40,16,33,23,37,18,28,7,7,5,8,-21,37,20,2,22,19,62,0,40,-22,1,15,-3,-14,-14,11,3,36,-18,-8,7,-57,9,36,-11,-22,-17,-16,38,-19,-10,5,-32,16,-1,3,-13,-53,36,-19,-5,0,8,54,-13,-34,-38,8,-34,-7,40,-30,-36,-19,-23,7,13,10,-2,-27,25,4,5,-34,17,-4,-14,5,-13,-4,44,-9,-22,4,26,15,-20,-23,-30,10,-22,11,-11,-23,-10,-13,3,50,41,-1,8,-1,-4,28,19,0,21,-14,10,44,-6,12,33,26,-34,-13,36,36,9,-2,-3,-4,3,-27,-27,-19,9,-30,-41,-9,29,-5,-7,10,-5,6,15,-32,18,-14,-2,-3,16,-13,1,5,-29,9,28,-24,2,14,-26,1,16,-62,6,-15,-5,7,-56,24,40,25,16,2,-20,-25,4,-7,1,-8,4,-16,17,-20,44,1,64,-35,2,-3,5,0,-26,-9,-12,1,-2,18,-15,8,9,-24,15,11,10,-27,3,14,-9,8,-25,-16,4,6,-4,23,-19,-11,-6,11,-18,-6,16,36,-15,-10,-3,11,-3,5,1,-2,3,-9,32,18,21,-6,11,-6,0,17,-27,30,-21,5,-11,-7,2,-3,11,-22,-2,27,-13,28,37,-17,-20,-10,2,9,0,-17,17,-4,3,-25,1,-13,3,-8,4,20,-53,16,17,-7,1,-9,17,-33,7,23,-9,10,-18,11,5,-10,-2,2,0,15,13,11,5,0,-22,-23,-17,-9,-8,-1,-10,-11,-32,-8,25,-4,10,-23,-5,-9,-5,27,-6,28,7,-2,-40,-8,-10,9,-1,-4,6,44,20,-10,-20,-4,7,9,39,30,-17,-16,-15,-11,27,-17,0,27,-17,-11,-22,7,10,21,14,-1,10,10,7,34,-15,-11,-5,0,-10,2,-26,8,14,-16,3,1,25,11,-25,-9,16,5,-20,31,16,9,29,1,14,-5,-46,25,-33,-2,-18,-1,-6,1,-18,-13,32,3,-9,3,51,-18,4,-8,1,-5,-46,-13,-8,21,-9,-2,30,-1,-44,-22,-5,-40,-19,8,-16,-3,6,-10,29,-1,2,-31,15,-2,-25,-26,6,-31,-11,6,-14,-1,-37,-4,25,-10,-9,-27,11,-18,-21,15,6,45,4,-6,-38,-12,-16,7,-19,-15,31,-22,-12,13,-30,-10,-28,-6,-12,5,-36,-45,-12,6,28,-42,-8,-11,11,3,-24,5,19,99,29,-22,-13,-8,2,-6,-24,-3,15,17,-9,-2,-2,-12,15,16,19,-7,-15,-14,-18,11,21,-31,-10,12,-6,17,28,4,-14,34,4,-8,5,-3,-5,-12,-11,-13,-25,5,-9,16,-7,-2,17,2,21,14,27,-12,38,-40,17,-16,-1,12,9,-4,57,21,-6,-30,-5,27,-6,1,3,11,-24,-33,22,-33,-2,20,-10,-2,46,5,2,33,22,-1,-43,-21,-20,-11,7,-12,9,-1,-19,45,26,-1,5,11,-15,-6,-9,22,-10,-15,52,34,12,16,-7,-47,-34,-6,-10,4,-4,-22,-60,14,-5,-27,10,-31,6,-7,-28,32,26,127,55,-12,-9,-17,-13,30,-35,-13,70,47,9,-1,0,-22,-48,-9,18,-11,-14,-51,-14,19,9,-36,2,-2,8,6,-55,-1,-2,110,17,-28,-30,-14,-6,-8,-13,-1,16,11,25,23,9,-15,4,4,24,2,22,-22,5,10,29,-1,-7,-8,17,14,-16,2,-4,20,-7,9,-9,5,-5,-13,-11,-22,-11,-20,-6,6,-19,-19,-48,10,34,4,11,13,35,-34,16,4,-15,22,-23,-26,65,5,-6,24,-19,7,-26,17,-18,33,-8,-26,18,13,-16,-6,1,-29,-49,0,12,8,-22,-26,-5,2,-8,-28,4,-2,-2,-19,1,6,0,25,25,-8,-33,-3,-18,-2,-29,-35,72,53,47,-17,-8,-35,-68,-8,-15,-31,-21,-32,-38,3,-14,-12,4,-29,-28,4,-56,24,7,95,19,-36,-57,3,-27,8,-8,-20,68,-4,59,-25,-19,-22,-16,-26,-24,-20,13,-13,-14,1,-4,9,-33,-27,-26,8,-94,-29,-30,23,11,-7,-45,5,-27,-2,-13,6,26,-16,12,-9,-20,-6,37,-60,20,6,7,9,-39,-16,-4,2,9,-21,-5,-12,-52,-31,-37,-18,2,20,-31,0,-22,-15,-23,-50,33,25,41,0,-32,-33,-93,-11,1,-33,0,-34,-12,3,6,2,14,-21,-42,-41,9,-1,33,21,19,22,-24,11,-8,3,10,-33,-7,34,35,4,17,-13,-58,-16,-23,9,0,-30,4,17,15,5,-27,-20,-4,0,-7,-24,37,18,-12,7,-63,9,6,-1,-46,-41,-5,35,-3,14,2,-5,14,-11,-4,21,28,26,12,-2,4,17,-38,-23,-12,-11,19,-18,-1,-9,-11,-23,2,0,3,-35,1,-33,-2,-9,15,-46,15,2,48,12,6,5,19,32,19,-11,-19,25,4,-21,-14,9,17,-27,-5,-11,24,-4,4,-16,11,2,24,-4,24,-3,3,-9,3,25,61,12,33,42,-13,8,-14,-6,-7,10,11,9,-20,-9,-18,-4,-8,-8,54,23,12,-8,-16,-23,-6,-32,31,4,-30,-38,-11,-38,3,-21,-16,6,24,0,0,20,2,-17,-13,-52,0,2,2,-14,-19,-6,-29,0,-13,-5,-16,29,16,-11,-10,-9,-16,-40,-11,-16,17,0,-7,19,-15,1,17,14,-23,-35,-4,-56,-6,9,60,-18,-26,-32,-27,-14,10,-4,-6,2,1,-4,-31,19,-7,-2,-6,7,28,57,19,16,-7,22,31,11,-15,21,-21,3,9,28,76,-40,8,-44,-22,-37,21,0,26,-20,-22,1,-17,53,-15,6,-19,29,21,31,15,2,6,4,-21,8,-7,-25,-19,6,-3,21,16,-18,3,-13,-21,-27,-24,19,43,4,-13,3,-20,23,-5,21,-14,8,-2,16,-12,-19,-11,0,-24,18,-18,-23,-7,-5,-14,20,25,-20,1,21,1,1,-15,7,2,20,-15,-36,31,-13,-29,-14,21,-40,-10,-34,12,-16,-23,7,-26,7,-1,-24,0,-43,2,17,33,-7,-10,11,6,7,18,10,-26,-17,9,-31,16,-19,-47,-31,11,-26,-2,-8,13,-25,-17,-8,-8,19,-24,-35,-16,-8,-10,1,16,-27,-17,-4,14,1,24,0,-21,-46,-11,-30,-29,5,-31,-7,37,10,33,11,-3,-10,10,-27,34,4,-17,1,-23,-12,-22,-4,55,-14,-12,23,-14,-18,-16,-2,-2,-51,3,-29,-29,30,-14,-12,-16,0,29,-3,-2,-8,-16,-6,29,5,5,-17,-19,-19,-7,-8,31,-14,-13,40,-21,-19,-33,4,20,-18,11,-18,30,18,-18,12,-13,0,9,8,-14,-29,-25,-14,-15,35,-16,-31,-23,-18,-2,14,12,-9,-18,31,-18,-4,10,0,21,24,-16,-38,16,-45,-30,-49,-19,-16,-35,-36,16,-2,-3,-3,-28,-23,3,-27,-7,-9,-11,-15,14,6,54,-2,15,39,3,7,-30,-17,-15,-40,24,-23,-28,-44,-28,-18,-20,-34,17,-21,-3,-16,-28,-29,-4,-26,6,-6,-40,-18,12,-29,24,-5,15,47,33,0,-31,-53,-33,-53,31,-17,-28,-26,-9,9,0,-17,4,-21,18,-46,21,-22,-2,0,11,8,-29,-17,21,-30,37,-5,20,56,54,-2,-19,-14,-10,-45,5,-2,-29,-32,-19,16,23,-22,-35,-29,-1,-6,31,-5,-3,2,-6,-11,-24,-32,39,-11,25,29,43,46,4,-6,23,12,24,-34,39,15,9,15,-6,0,14,2,-13,-23,-10,6,31,5,1,-7,-5,-28,-6,-22,-23,4,-6,42,28,5,13,-12,-30,-4,-18,-29,53,-36,-2,-34,0,-24,-31,-36,27,-8,11,-17,-17,-18,23,-17,-36,-21,-23,-12,26,-5,-7,21,18,28,-11,7,-48,-23,-21,-28,51,-15,-12,-36,3,-24,-5,-28,27,5,-3,-6,-3,-20,9,-9,-6,-13,-32,-23,-7,-24,24,3,37,34,-17,4,-47,-24,-24,-34,28,-28,9,-38,17,-12,10,-26,9,6,-24,-27,16,-33,7,14,9,-2,12,-13,-15,-34,24,42,24,40,-18,9,-37,2,-21,-11,31,-14,9,-34,-8,-16,22,-36,7,3,-17,-4,12,-8,-10,-8,-7,-9,10,8,10,-5,14,21,40,28,-1,1,-28,18,-10,1,-5,14,40,-5,7,-14,27,-37,11,6,-2,-5,-14,-2,8,-3,-23,4,-12,-6,13,-41,13,28,0,-19,-6,-18,-33,-19,-24,-27,71,-11,23,-43,16,-9,-28,-54,33,-17,26,-11,-10,-21,0,1,-14,-20,8,-14,-20,-36,50,49,0,31,-1,3,-22,20,6,-21,26,-24,18,-49,11,-13,-4,-53,-6,-5,13,-21,19,-7,-15,-2,-25,-21,-19,-17,-21,-26,62,26,-10,40,-32,-6,-49,23,-22,-34,16,-15,25,-35,21,-7,11,-24,-3,-10,-4,-26,61,-16,-8,-19,-18,13,13,-13,-24,-35,59,21,40,53,-25,-5,-54,0,-4,-7,-14,-31,39,-18,-3,-13,18,3,23,12,-16,-9,31,12,22,-25,6,2,4,10,-11,-32,50,53,54,42,-49,-7,-39,26,-12,-2,6,-8,49,-14,-6,-8,20,-1,28,31,-9,11,2,5,55,-4,20,11,1,-1,-50,-24,71,3,36,4,-55,-6,-9,-7,-24,11,23,0,25,24,-16,-67,2,-27,-2,3,-58,21,-33,6,28,-47,-26,-2,-13,-21,-20,-22,-8,3,-19,-20,31,-32,-13,16,4,-9,10,28,-43,19,21,-47,-33,-40,-14,12,-27,10,2,-8,-6,-35,54,8,-21,-8,5,28,-6,61,44,-16,-46,18,9,27,10,-3,11,-28,-6,-32,-9,-66,-13,-25,-21,2,-28,-10,14,4,18,-11,32,14,-35,5,23,2,-5,-12,-13,-21,-1,21,-38,-26,-2,-10,20,-24,8,-1,-10,-63,3,19,-10,-19,-13,-17,42,10,10,-25,7,-37,0,40,57,-16,-18,-24,-5,-28,40,9,-26,-8,-10,-19,27,-3,12,13,-38,-42,20,9,24,-30,-13,15,-24,6,36,-20,-5,-24,-5,-25,-7,1,-31,-2,17,-25,20,4,10,-22,-23,26,-15,-23,15,7,5,-12,28,-29,-13,-33,10,-13,-17,30,16,21,-83,-4,11,-1,-12,-6,10,6,-34,12,50,-17,0,12,-17,-10,-11,-35,58,7,22,42,-42,-43,-3,9,21,15,27,-42,-2,5,25,-1,2,-5,-1,24,32,70,60,10,-26,28,6,37,-6,-10,-13,-2,22,-8,5,26,-38,-34,-12,-15,-38,66,70,-32,-19,2,83,5,-26,-21,2,16,15,6,30,2,9,26,60,-9,2,-10,7,41,-20,-21,12,13,9,52,12,-9,-21,-24,-9,-3,-5,23,11,-22,3,1,92,1,-8,-25,28,-11,31,5,49,-16,-4,-22,-1,36,-17,0,-13,13,37,30,29,-11,7,-29,-20,11,1,8,-41,-11,-15,-14,-16,-17,-7,-11,-25,0,-25,4,4,12,-5,30,13,-20,-21,21,-23,-21,34,-15,20,-64,2,19,-12,20,17,13,-77,-17,-27,-13,-5,22,-20,-32,-42,11,-18,-17,-2,3,6,-13,-21,-7,48,-8,6,23,-44,16,-15,-19,-5,1,10,-22,-14,-15,-1,-1,18,-18,15,1,11,0,11,-21,15,18,2,25,24,-46,40,-2,33,54,-2,25,-71,22,-38,-34,15,-18,60,-16,-9,-30,58,-16,8,-14,53,8,-20,56,88,-30,-3,11,94,7,-6,-34,24,22,-21,15,-19,10,-18,4,-23,-4,-9,-38,31,-15,-16,-1,-2,-2,11,-9,27,22,-27,23,82,-40,18,-8,73,-22,-34,-16,-1,44,-20,-6,-24,-4,39,7,14,-17,-6,-9,-11,41,-13,12,-68,-26,-1,-1,0,-21,-41,14,-14,-11,-39,-8,-3,-6,-6,14,-24,-5,-17,-11,-24,9,22,-10,16,-1,8,30,-15,7,22,21,-55,-12,-34,-9,15,-2,-27,-49,-24,24,-9,-25,14,-7,24,-8,2,15,30,11,-11,21,-29,12,-21,21,-11,22,13,2,-6,-5,-23,-1,-19,-13,37,-33,-30,-27,-21,7,18,7,32,-10,-21,-24,4,10,4,20,19,-2,-53,49,-30,-10,-14,14,-12,-28,17,-10,13,-32,-44,-1,26,-6,35,22,0,-3,-1,10,28,23,-37,-31,43,-3,14,20,16,17,-18,16,-6,0,-22,-36,5,9,22,18,-6,6,-15,-1,-27,6,6,24,-4,-13,-27,-13,17,1,-28,-28,19,-16,-9,-22,-16,10,13,-2,-8,-15,-29,30,-27,21,-9,16,-46,5,-20,0,-18,-13,8,-3,6,-3,12,-3,-1,-33,12,2,-9,27,7,-16,-19,-27,10,-17,14,14,-10,-28,-63,20,-24,10,-13,-20,1,-10,32,21,-2,-43,-22,15,15,-18,6,4,35,-7,-27,30,-3,4,-30,11,-11,3,-13,59,-26,-24,-6,6,-22,18,-1,-5,-9,-32,35,30,18,-35,-18,21,-10,7,21,8,8,-8,16,19,-26,-43,-9,-8,-19,29,7,13,-34,-22,15,6,16,-30,20,16,-30,-36,-17,41,16,-20,-14,6,-17,6,27,21,-23,-10,34,15,26,5,18,9,-18,11,17,-9,-40,9,-17,-3,20,6,2,34,-13,4,4,-5,22,5,13,10,-35,0,-4,13,18,-21,31,-36,14,-5,-6,6,12,5,-4,-19,-25,34,-36,17,-19,29,-42,-14,-16,-2,-1,-6,9,4,-8,-2,-13,10,-16,25,-4,-10,10,2,10,21,-13,-5,-1,15,28,23,-21,-6,-36,-13,11,19,-20,10,-13,-36,-12,26,19,14,22,-11,60,-3,26,-7,7,17,32,-12,-30,-26,32,-11,39,-3,42,1,-18,22,1,-6,-28,-6,-3,2,-25,-2,1,5,5,1,12,-1,21,14,-30,1,-15,34,2,-7,-6,-46,-24,16,3,-3,4,16,-38,37,1,35,2,-35,26,-7,-24,-38,19,25,-8,-13,5,7,34,14,-17,4,-31,49,-27,16,-6,3,0,21,24,9,21,5,-16,-1,-13,2,11,9,-14,-3,6,-37,19,10,2,1,-11,10,25,-8,8,11,-29,35,-9,4,-3,12,10,15,35,1,2,3,-3,11,20,-18,-18,19,-48,4,21,-22,11,4,-4,3,1,18,-32,-13,-4,6,-21,1,7,-42,-9,-18,9,-32,-16,-42,-26,20,-28,-18,-31,-18,9,14,-16,25,-19,-16,-42,-3,-28,36,11,28,14,-17,-5,0,4,23,20,-12,-1,-19,-10,-32,12,-13,-22,34,40,22,-5,-16,-12,-12,-8,2,-22,0,15,-11,10,44,-12,22,-20,-1,12,-9,-14,3,1,0,39,-46,-19,-7,8,-22,-39,32,26,29,-43,11,1,-33,6,-18,-9,-22,27,33,-11,-21,-24,34,-17,-8,57,5,0,9,-7,24,-13,-14,-4,4,21,-53,-14,17,-29,8,-39,0,-3,10,-37,5,5,-9,11,-13,-3,2,-24,34,-22,-23,-11,-17,-5,42,1,16,19,21,8,6,21,-39,-12,-17,-30,13,38,18,-8,0,-24,11,-21,-34,24,-22,23,-13,-1,27,28,-12,12,38,-14,-9,9,-48,6,-4,14,-4,-26,-20,-4,-16,5,-60,-16,-17,39,-2,14,-6,29,-7,-21,-18,13,33,-10,7,-11,-7,6,0,7,-16,40,14,7,40,17,4,8,-8,-21,-42,26,5,-2,1,3,-9,-1,-53,50,-2,38,23,8,85,-15,1,-16,2,-5,12,-49,14,-8,11,35,18,-13,42,37,-5,-23,1,21,1,16,45,-39,-32,2,-1,39,-14,60,81,-47,-17,-39,15,39,-2,38,10,-16,31,-31,22,-1,33,-21,19,55,-10,-6,13,-2,3,-19,20,2,-3,-21,38,42,19,-15,7,31,-21,-20,-1,-21,-9,38,-13,-9,42,-7,-25,16,-9,21,1,9,-35,-17,-4,-7,13,18,1,18,-6,-14,45,-9,-6,-33,-2,26,-12,63,27,6,4,-41,12,6,-27,20,9,-32,-7,6,-35,-56,-10,50,1,24,-34,22,5,32,-18,-24,-10,43,-9,-6,4,-16,-2,-15,-12,-59,-5,18,-23,-15,-26,-12,43,23,50,-1,11,-52,-13,7,-65,-5,-22,-60,-7,6,-10,-55,-46,20,-11,-6,16,-12,18,-32,-39,-85,-19,-18,21,-27,-7,-14,-5,2,26,-38,49,7,7,-16,-17,-44,-48,3,90,-21,-17,-24,-45,35,-14,20,12,-45,-7,-65,-11,-33,-16,11,44,-17,14,-29,7,9,13,-16,12,30,-15,-11,17,9,-7,40,19,-11,-3,-16,-22,50,28,-31,-20,-8,-30,-11,-16,6,5,20,-8,-10,19,10,-11,23,-25,13,-20,-4,-40,-7,-2,8,14,23,-21,33,21,37,16,-17,-4,-38,-2,-3,-30,38,11,14,0,-25,-13,-7,-28,-4,19,-11,45,5,-47,-43,-14,12,6,0,-45,21,30,25,10,-6,18,-1,-5,46,4,-17,3,29,-30,-1,9,3,-12,-24,-24,-12,86,45,27,-36,-5,-34,-16,-22,-50,-44,-46,-17,15,-15,12,-37,-6,-1,7,14,26,-14,21,-11,-43,-75,-41,-32,16,-1,-17,27,55,10,22,-26,13,3,-14,-36,15,-50,-29,-3,20,-20,29,-52,-7,9,15,-10,-50,-43,60,-8,-22,2,-33,24,68,-14,44,-5,16,-17,17,20,-2,39,-2,8,65,-7,5,31,-3,-12,-8,-13,21,-2,30,-30,-6,-14,-25,-9,-11,38,12,37,-8,-26,45,-37,-24,-12,-29,18,-7,-18,-34,29,23,20,5,44,-5,20,13,52,47,-34,-18,-24,0,13,-34,36,17,37,28,0,-32,0,-16,2,-14,8,-7,-8,-13,4,19,28,-22,-2,-16,-20,-20,-31,5,-25,-11,-29,7,11,-17,23,-21,-16,6,4,-4,-21,12,6,-22,10,-39,8,-5,-13,-24,6,8,8,-1,-12,25,10,-33,6,25,-49,-20,-13,39,11,-10,20,18,-10,10,-18,-1,3,17,12,-26,1,-13,31,12,-33,-7,-27,35,-7,1,-24,-13,2,-21,9,17,-37,-20,18,6,-5,-34,-14,10,-31,3,26,11,11,46,-4,-4,16,-13,28,23,-18,-3,-14,42,3,28,0,-2,10,-44,-1,-19,-19,-22,18,-6,31,-18,-30,6,-6,0,30,3,-23,-3,19,-7,11,-3,3,-22,-17,27,-17,7,-3,12,-11,-14,-11,18,16,34,-23,-19,-22,-16,13,0,-42,-14,-17,17,-3,-9,-25,1,-29,-10,-7,-14,3,-37,-22,-4,-10,0,5,-30,11,-11,-41,-11,-35,-6,-13,-17,-26,-4,-38,-31,10,-44,-33,-13,-8,-7,-22,6,8,-6,-17,15,10,6,11,14,7,24,7,-24,0,11,-27,15,-7,23,-19,23,3,24,5,-30,13,-13,-31,-15,9,-4,11,23,4,-6,-20,-14,35,-23,-9,-14,-5,84,-5,5,-32,-11,-17,13,-17,-37,-27,-16,8,-17,55,-32,26,-57,-48,-18,3,-8,21,52,8,16,-31,-20,15,-26,-6,-18,19,77,18,41,-36,-18,22,4,-4,-5,12,-20,-17,-1,61,-24,-4,-30,-40,-11,0,-12,21,58,15,12,21,-7,12,-25,46,10,28,36,30,68,-17,-13,57,8,35,23,46,2,-54,-7,5,-27,-44,-9,-14,-8,32,-15,14,8,-16,-8,7,-8,12,-15,-30,4,-25,-16,-12,-8,9,-4,-4,-11,-8,-4,-17,-14,-25,-12,16,-1,-11,-26,21,-6,-6,-10,-13,-16,15,-2,1,31,11,3,-27,5,-5,4,3,-8,28,-10,-17,-13,-35,14,-26,-36,-27,-5,-26,-16,10,-8,-25,10,21,-7,15,-12,-18,-8,4,-12,19,-7,-40,-3,-22,32,6,-2,29,0,-10,22,-14,-38,-38,-49,-5,-43,-3,5,13,-24,-26,19,-2,-9,0,33,11,-16,38,-58,-1,-30,-23,-3,7,84,-2,4,-21,-3,12,17,18,-9,-2,-24,-30,9,41,-23,-35,-11,-17,11,-30,15,34,33,12,-14,12,-28,6,22,43,-26,24,45,26,24,-47,-5,33,30,24,-22,-1,-5,-22,6,21,-21,-5,-33,-1,-30,-9,5,33,22,9,19,-1,-9,6,17,16,-16,-24,-11,-31,-11,11,-13,-10,-5,-18,-6,-4,-10,-39,-1,12,17,5,18,12,-6,-8,-13,-10,6,13,10,-28,30,37,-14,17,-15,-11,12,-15,-9,3,-16,-9,-22,-17,9,5,-23,-37,0,-9,-9,-14,-28,-3,13,20,-11,-17,-8,5,-7,32,7,21,8,20,-11,-20,-10,-16,-7,28,26,2,-8,30,-9,13,-22,-25,-31,-21,4,-27,21,10,21,-15,1,-1,-19,13,-27,49,-21,-21,-11,-2,11,-1,33,2,-9,-18,18,-9,-6,19,-18,5,-11,-29,3,-21,17,-29,42,8,19,-13,30,-3,-19,20,-28,14,-31,-14,13,-12,-4,17,31,17,5,-31,26,39,12,-5,-37,-5,6,16,-5,-17,-8,-13,34,-4,-7,-30,35,4,-21,2,15,5,16,2,16,17,-2,-12,-9,-31,1,11,-10,4,2,3,-9,10,7,-30,-4,-6,14,-13,-12,-5,-2,1,1,-5,20,19,27,-4,12,5,-1,2,10,-12,23,-18,1,-8,17,19,-28,7,32,13,4,6,8,-33,-27,-14,9,6,6,5,-8,-16,28,8,16,-6,11,13,6,-8,-2,-11,1,-14,1,27,28,10,-18,12,28,6,-6,9,-20,-2,-4,1,10,-1,9,-4,-1,-6,-18,19,-10,16,31,-24,2,-20,10,-2,-18,-10,-9,16,6,12,6,2,-8,-2,-11,11,16,13,22,8,-8,-31,18,-6,23,-17,-21,20,-20,-11,16,-21,2,-34,-3,25,-2,0,-24,-33,-13,-13,0,-25,1,4,-8,13,-4,11,-2,0,-4,-21,-3,19,41,-16,-35,-1,-24,20,-5,-14,-13,-18,-10,-33,-19,-14,-21,-14,-14,-17,-22,-3,24,-4,-5,-24,-3,-23,2,-7,11,19,3,-6,19,-9,8,-2,-18,-12,0,-1,2,2,3,-20,-17,14,2,2,6,-9,-20,19,2,-16,14,-19,8,9,30,10,-17,12,13,13,8,-1,-11,6,-20,-1,22,-25,15,-10,-2,-6,-15,19,1,31,-1,-13,-7,12,-23,-18,-15,-6,14,16,3,30,-31,-6,1,16,-10,5,-9,11,-20,-11,12,7,-5,-18,-15,3,-8,11,-13,30,-5,4,-5,2,3,-19,15,-23,18,5,-6,18,-31,-26,-13,19,-10,12,-15,6,-31,-6,13,5,-29,10,-23,-20,8,6,-18,-6,7,28,-4,-3,-20,-21,-21,-14,15,48,-4,-8,-33,-16,6,10,-12,18,19,-7,0,25,-3,9,-6,-23,3,-21,5,-1,2,4,16,-20,-5,16,23,9,10,-10,-13,-48,7,12,-18,-3,14,-12,3,5,20,2,-11,-6,16,27,-12,8,-3,-20,-9,1,10,9,17,18,0,25,-4,6,13,-50,9,-11,17,16,-57,-7,14,23,10,16,-10,1,-9,-30,32,7,5,12,-9,-20,-22,3,-8,39,-3,12,19,27,-11,-14,10,-15,19,-20,-14,8,-39,-13,0,-7,3,32,4,-34,-21,-3,23,5,12,8,-22,1,-10,-2,-23,31,-13,-19,11,7,18,-45,3,-15,7,-31,-35,-17,-43,-51,-18,22,-4,21,22,-7,-32,-28,8,3,-15,2,-17,-9,-8,-16,-24,-3,23,11,-3,4,7,-38,-3,-30,22,19,-9,-24,37,-48,-5,-1,-11,-5,16,5,29,-8,1,40,14,-35,-9,-25,2,12,-18,1,-7,-3,-23,-2,9,3,2,-65,-5,-16,16,2,-47,1,3,19,-11,-19,23,-24,7,30,8,-5,-34,-15,-15,-30,-31,-5,-10,-1,-28,48,-17,11,-15,5,14,-61,-14,-23,4,-9,22,27,-7,19,0,12,-6,-30,-7,16,12,0,-24,-4,1,-22,-17,-30,-15,16,-45,63,-5,36,0,-23,11,-32,-13,32,-6,-2,8,62,-11,-8,1,9,0,-18,-7,-37,-1,26,-3,-27,4,-7,9,-34,-2,11,-36,20,8,24,-5,-54,-4,-22,0,-4,17,-10,-24,32,-21,-4,-5,22,13,0,-16,-2,33,28,-10,-8,12,8,7,-23,5,-2,-9,3,16,30,17,-25,-11,-28,25,16,-13,-19,22,-44,-28,3,-19,14,33,24,19,40,-6,3,14,-16,3,-43,32,14,10,-15,-12,18,-8,3,16,-9,12,-32,-4,6,5,38,29,19,-10,14,0,-30,19,-12,-6,68,36,-31,-11,2,-12,-25,-13,20,8,-24,-51,-18,-22,8,-22,-30,69,-25,-5,-44,-1,98,76,58,-26,8,0,4,-1,-10,-16,59,14,-9,-40,5,-10,-27,12,4,-15,2,-32,-2,11,30,18,-32,24,-47,-38,6,-11,38,1,32,-32,24,3,-5,13,-16,10,-8,-19,13,-26,-37,2,-36,5,-31,4,2,-28,14,38,32,7,-44,-13,-31,-15,30,8,-6,-56,-15,-32,14,6,-22,43,-23,9,-29,36,17,-9,-46,5,-10,13,-27,18,-37,-28,-12,23,25,9,-21,-28,-14,-3,52,7,-2,-36,-29,-30,26,1,7,27,7,13,38,16,-9,2,17,29,-34,18,-6,22,-23,9,14,28,-15,24,9,-5,-12,-26,-18,7,16,19,0,12,3,5,5,5,-16,-7,23,36,-35,18,27,15,-22,-10,-10,-14,-31,-9,-22,-6,-17,-25,-6,35,-6,-21,-40,15,45,3,-7,3,-28,17,11,-8,-7,-7,-25,20,15,-12,23,18,-31,-31,-7,-29,1,-7,2,-8,-15,21,7,10,-28,-31,-12,23,9,-44,-30,-8,-17,16,-27,30,1,13,-18,39,3,-14,12,5,-41,-11,-10,-5,1,3,4,36,2,20,3,12,-25,-6,46,-9,-25,7,-30,2,13,12,-22,24,-9,21,-27,62,-9,7,-16,-1,-7,26,6,9,-21,1,8,52,1,14,-16,21,-22,-12,61,50,-11,-30,-34,-5,34,16,-18,-3,3,12,-40,-22,-12,-48,17,-40,-19,-1,31,-4,-8,-7,-17,-2,-24,-5,-29,-9,-42,5,29,-25,-32,13,0,4,20,-8,-3,-32,12,18,-34,3,-12,-20,3,15,-1,27,-9,17,-1,-9,21,5,-27,-29,-6,-41,-50,-28,25,3,-23,-55,-4,1,53,-2,24,-21,-21,4,-81,4,-54,-16,10,38,16,11,-11,28,-32,-10,15,-5,-32,0,-3,-46,-29,-40,53,2,-41,-68,-44,-9,47,4,53,-37,-33,19,-51,10,-31,-24,0,36,53,22,-1,7,7,-14,39,-12,-21,5,-13,-38,-14,-23,15,29,-37,-43,-18,-14,48,2,43,-18,-13,4,-2,9,3,-9,25,34,63,20,-3,4,-1,-10,6,-9,-14,1,-24,-15,0,-7,58,30,3,-28,-16,-11,33,8,30,18,20,19,18,13,34,6,-12,-46,-4,22,22,21,5,55,23,-3,4,16,8,13,0,32,4,-37,0,34,-9,8,9,-11,-4,-7,20,17,2,-20,-6,-24,-16,-8,-38,19,2,14,6,6,7,34,-9,-27,1,-13,10,-11,24,-6,-29,-12,-13,10,-5,-12,34,-3,-22,24,-30,15,-26,12,9,65,-34,13,-13,16,0,-10,6,18,-7,-4,-18,1,-7,-25,90,16,-50,-67,-61,6,13,3,16,-13,-19,31,-49,16,-21,-7,-9,62,18,20,-11,29,-8,-9,21,-19,-13,16,-18,1,-38,-18,56,-7,-58,-22,-63,-10,8,-2,45,-31,-51,13,-29,19,-14,-23,-9,24,34,39,-15,9,19,-61,41,-15,-32,-15,6,26,-25,-41,5,-8,2,-45,-43,-6,38,5,47,-29,-28,2,41,5,31,-6,0,-27,14,-12,14,-5,29,34,1,-13,4,-5,-3,-8,0,20,42,-3,34,34,12,1,13,-10,-17,5,33,7,46,-30,-8,-20,2,-8,2,-26,8,5,-2,5,25,26,-9,-29,-5,-2,-1,9,5,-33,-3,4,-13,17,-1,-4,4,11,-2,-2,-6,8,-18,-12,10,23,-29,38,-23,-4,-13,9,6,7,-11,-8,-18,-14,0,-6,47,-14,-40,16,-40,7,-30,-3,20,12,8,5,-36,14,-31,-22,-26,20,-23,46,-19,-18,-14,-21,4,24,-8,17,-49,-19,-46,-24,75,-15,-58,-37,-43,-13,-10,-15,38,8,-21,12,-15,31,-36,-19,-21,26,-8,29,-3,13,22,0,72,-3,-14,-26,6,4,-17,-43,70,25,-37,-25,-17,-3,15,-6,39,-4,-28,-15,-5,-21,16,-13,-29,-23,22,17,2,21,2,2,-10,15,9,-21,21,-9,-22,17,19,21,11,-11,-7,6,5,9,-12,-15,10,0,9,-45,-12,-17,-20,-26,16,12,13,19,-1,13,13,17,-3,-40,5,2,10,9,-9,-15,-7,14,-17,17,-27,4,18,14,13,-26,-2,12,-18,7,-5,2,2,5,0,-8,-6,-28,-12,47,-5,-20,-15,-13,-3,-2,-9,-30,-37,4,-30,14,-6,-19,17,-7,51,-24,-22,-38,-18,-17,-38,-15,-24,15,-4,-12,-2,-3,-2,24,10,7,-36,-28,-29,-4,29,-6,-59,-26,-31,-1,-25,-11,12,1,20,-20,-16,22,1,-1,5,3,-50,31,12,3,8,0,-22,11,33,-17,-26,16,-22,-32,29,2,-31,-14,-29,14,-18,-5,27,-12,12,-2,-2,-24,-15,15,-39,-28,46,12,10,-18,1,58,-30,21,16,-12,13,-19,-28,6,26,-5,-3,25,10,19,-9,4,-12,-13,9,-3,11,-19,-3,6,-42,-20,17,16,-10,-7,-13,19,-15,3,1,-20,-5,-25,27,29,-15,-17,4,-10,3,22,0,2,-3,24,-4,-21,-6,-16,0,22,-6,9,16,16,5,-31,-3,-12,2,3,-2,22,-13,-31,34,9,2,-13,7,33,10,10,-13,-13,-5,12,53,-36,-3,-20,17,-16,-40,-36,0,0,-8,-9,-4,15,-2,-14,40,33,-13,-27,33,17,36,-25,-4,52,-7,-8,9,-9,4,27,10,-32,8,11,-3,-4,-6,-14,-39,4,3,12,40,19,-22,-26,36,6,-25,0,17,13,50,-9,5,41,-8,1,-5,9,3,14,33,5,-9,-10,4,-15,47,-49,-21,-15,-26,-15,33,-7,-10,-6,-32,13,-11,5,-1,-2,-62,22,-20,-31,-13,7,-14,-5,-24,5,37,23,-12,-27,22,10,34,-60,-12,7,-27,-14,16,18,-25,16,-19,-5,1,-3,-10,-5,-15,-23,-16,-27,-31,0,-9,-10,-4,-10,16,21,-3,0,11,15,-1,13,-25,-15,-14,12,-20,13,-80,13,1,20,-2,-16,6,1,-8,-24,-25,-5,-16,4,23,-8,9,31,21,-10,27,25,0,37,9,23,-32,31,19,13,-19,-30,-50,-6,41,39,-33,-16,37,-10,3,-16,3,1,-55,-26,-9,-4,16,46,-4,-36,9,33,45,8,62,2,40,-3,41,21,6,-25,49,8,38,-47,24,13,26,19,27,3,-19,20,-26,19,-22,11,4,-5,-1,13,-42,-11,17,9,-11,-25,-25,0,-10,-10,28,-24,41,-14,-35,9,-10,26,-16,-11,-21,25,15,8,23,6,16,-7,-38,4,14,23,-32,-14,-8,-10,-13,-40,-17,4,-5,-39,20,-2,-5,17,-30,-28,2,1,-12,-14,-13,7,-11,-14,4,7,-2,-17,5,-23,8,15,-50,-9,10,10,-44,11,-36,0,-23,-7,-5,-28,-57,-1,-10,7,-10,-36,-3,-37,-54,9,-54,-23,-33,10,2,-20,5,14,-1,-22,-26,21,6,4,-34,21,-28,-17,6,-19,-24,-47,-81,-28,-6,37,-35,-46,47,-13,-61,-35,-16,-26,-68,-27,-27,7,24,37,-32,-20,44,24,43,26,7,-2,30,5,8,16,-9,-15,21,-33,5,-14,-16,31,31,6,-11,-7,-16,-5,-56,12,30,36,-20,-3,-4,29,-6,-19,24,1,3,-4,13,34,7,19,-12,-14,56,-17,0,31,37,37,-10,24,3,7,12,20,54,-14,16,-4,1,-9,-5,26,3,30,-5,-19,15,22,22,-10,7,-14,-7,3,-7,30,-6,10,43,36,-29,12,-6,-5,-10,27,35,13,-11,-4,21,-15,-2,9,-43,10,-12,18,-4,26,1,3,-27,16,-29,-13,-39,19,16,19,-9,-16,10,0,4,36,-79,1,13,12,-12,-7,28,30,11,-39,-35,33,16,35,-9,36,-15,1,4,-6,-41,-22,-55,-34,14,29,-50,-58,50,26,-23,-13,-28,-32,-31,-34,-50,5,18,26,7,-28,-10,60,43,55,-8,9,25,8,-29,9,-25,-12,-9,-7,-6,9,-44,31,17,40,-13,-24,-35,-5,-21,-14,5,6,-8,5,-15,9,3,-29,-12,0,-5,-3,14,-15,-5,5,-25,2,4,-11,-19,16,22,-1,3,16,-10,-13,17,-13,27,-8,20,17,-21,-18,-25,10,-4,26,-1,-7,-4,17,16,-16,-2,-20,-21,-2,-17,11,-5,26,-2,-25,-39,-11,-19,-2,-11,0,0,6,-16,23,22,-10,12,18,-31,6,7,17,-15,2,-3,7,9,10,-45,22,-33,11,1,12,-48,-51,-1,2,-9,6,-41,-30,-24,5,-30,13,17,3,25,-22,-45,46,27,-9,-40,19,-24,4,13,6,-14,-6,-47,-9,15,-5,-43,-63,34,16,-14,-15,-12,-39,-34,-39,-49,12,12,23,-12,-1,-18,25,39,18,-24,30,-3,41,-1,5,-3,-24,-7,5,3,2,-49,13,-19,31,-15,-1,-26,-21,-19,-16,-36,-4,42,15,-21,-9,-2,-11,3,-15,2,31,11,-11,-15,5,-2,-22,45,18,-28,6,7,1,22,15,-23,-27,36,-6,15,4,-19,14,15,5,-14,4,-4,6,1,-23,5,11,2,-25,-13,-8,25,0,21,7,-10,26,-28,1,-1,-11,-30,20,17,-4,31,17,-19,0,55,-11,22,21,-1,-19,12,21,-10,27,-1,-1,8,4,4,12,-11,-21,-7,16,-52,-14,-4,-2,14,-1,-13,-14,15,12,-35,-12,16,-16,28,-1,-6,27,3,2,-9,-4,20,-16,12,14,-1,25,-6,-23,9,-23,-46,-42,29,9,-7,15,2,-20,-17,-13,-27,-11,0,20,9,8,38,5,11,-12,-5,16,18,0,33,-3,-4,12,46,2,25,-3,-29,18,-31,-9,36,0,-16,-3,-17,-3,4,-3,20,18,-15,-6,21,14,26,14,-20,-18,13,-35,7,-14,-4,46,-61,7,-16,-3,-26,-28,-10,-6,-26,26,29,24,8,-10,-35,-20,9,30,7,-7,10,-19,35,7,-22,-20,-20,-53,25,-6,1,20,-61,-32,-3,-12,6,-23,-45,-9,-66,26,55,44,12,-13,-1,-16,-13,-20,48,-25,33,26,21,9,-29,-18,-16,-28,12,-7,-1,-2,-49,3,8,1,20,-4,-37,12,-9,41,64,2,-17,5,12,-7,-24,26,57,-29,1,47,2,22,-28,-20,4,-7,9,16,-7,18,-19,11,-9,23,-1,-19,-40,25,8,6,17,-15,-48,16,12,-1,-32,1,18,-8,-25,1,-19,-29,-58,6,11,16,4,24,1,20,-22,49,-8,2,-22,-16,-6,18,-18,17,-9,-30,-49,5,10,14,-39,-16,-13,-12,15,22,40,15,-10,10,19,-8,5,-10,-29,20,-63,23,-1,-27,-10,-11,6,-15,22,-8,-1,3,30,6,-10,-14,2,31,-1,-1,10,-50,23,-31,-5,-23,-4,-46,3,-3,-18,-13,-57,-5,-12,6,9,-10,-32,13,-43,15,17,-15,-20,-11,-41,-11,-34,-15,13,-13,-33,-16,17,-23,-22,-21,-16,-55,-10,-1,-26,4,-40,-9,4,9,16,-32,-35,-3,-31,18,-5,-1,-48,15,-15,-9,-22,-4,-5,-13,-9,27,-9,-20,-27,-35,-7,-37,-4,4,-32,1,-29,7,-5,13,19,-22,-29,17,19,-16,-33,-23,-47,16,7,-1,-18,-17,0,-3,1,20,-18,-20,-24,-6,4,13,12,13,-12,26,-42,26,-9,-7,-11,-2,-2,31,18,8,-29,-23,-28,15,25,2,-14,-19,-5,10,-62,88,23,23,-16,67,4,26,26,-13,-4,21,0,8,-7,-34,-15,14,39,-28,88,-9,38,3,-4,-1,42,-17,36,17,-22,11,-46,3,3,-4,-17,30,-5,17,-8,15,5,17,-10,-5,-13,6,16,19,-4,-1,22,-3,4,-23,-49,-4,23,3,17,-13,-15,-7,-13,-23,3,-40,-33,4,-24,-30,5,15,18,-12,-21,-2,-5,-2,-17,9,-36,-5,-61,11,10,-68,-30,20,20,9,20,-12,-16,-5,-1,0,5,-28,-29,-41,-28,-28,20,-11,20,4,-30,-2,-17,-8,-9,26,-15,10,-14,-27,36,6,-19,7,-13,12,-2,-28,-2,0,3,9,18,-4,-11,-14,-27,-3,20,-4,27,55,-52,33,-15,30,-30,37,-15,29,10,-1,41,40,14,-9,-18,4,1,-19,31,27,-3,42,-9,17,-29,70,-8,35,-25,4,-14,6,7,26,-19,-29,-15,-26,6,1,38,1,-21,1,8,18,14,2,35,7,-2,31,-39,11,-9,15,-12,55,-6,53,-2,4,-28,-14,6,22,-22,2,-3,-1,-20,4,47,23,-64,-34,4,13,44,10,31,-6,5,11,-6,-18,-30,-23,-5,20,-12,12,4,22,3,9,10,27,-8,-21,-26,22,13,-13,12,11,-19,-28,7,25,7,18,14,-13,-25,-9,19,-10,12,-27,-12,-32,-16,-23,16,-7,27,11,-7,-16,1,-16,-22,20,-6,5,-61,10,32,6,16,13,-24,6,-3,-18,10,-10,2,-12,26,11,-17,-25,-29,-26,3,-6,20,21,-3,10,25,32,-23,-2,-13,26,14,22,3,24,7,-12,-29,-3,-10,19,31,33,-13,-21,-20,-24,-33,20,-3,21,-4,-5,29,35,25,3,-3,-23,19,-16,-5,1,19,5,-4,31,31,29,14,23,3,-12,-15,14,5,32,-21,16,-5,50,10,30,-3,-33,-17,-11,10,7,-3,-18,1,4,10,-6,29,29,-4,5,16,11,35,17,20,-9,15,2,0,5,-27,2,-1,40,4,29,14,-6,-21,-7,12,15,3,-12,-8,6,17,-19,1,-3,-15,20,11,3,28,26,6,16,-34,1,1,-5,8,3,-14,-35,5,0,29,0,0,-7,-16,13,-2,-14,-14,9,16,-9,-25,-18,11,8,-14,-25,-5,6,22,-13,-14,-7,-25,-21,43,-5,-38,-20,-13,-4,13,10,37,6,11,-10,8,7,-9,-11,3,-2,-10,17,2,1,-14,-26,42,-11,-6,9,11}
+
+#define CONV2_BIAS {55,50,34,43,-37,35,-21,10,35,-53,-76,7,14,-1,92,20}
+
+#define CONV3_WT {15,10,3,1,-20,-11,5,-18,-9,-1,-4,-11,-5,-19,-26,-15,13,5,1,7,6,16,1,-20,3,35,0,-2,8,12,-41,-5,-20,4,6,3,-3,0,-28,-13,6,16,-4,-4,1,8,17,2,-4,-10,-9,-11,3,-2,-4,-9,-21,-10,-18,2,-6,-18,27,5,2,5,-5,-3,-4,-2,-16,17,1,-17,-13,-12,-1,-18,10,6,7,-4,-1,7,1,-4,7,-8,0,4,12,-4,-5,-13,8,-17,0,-22,-2,5,12,20,3,-6,4,10,16,4,-3,-7,0,-15,-17,-1,14,25,2,3,-15,-11,1,-4,-2,-14,-2,5,12,-2,5,-13,8,-1,-4,0,-6,12,-3,-22,-20,7,3,11,8,6,6,2,10,7,-5,-6,-6,18,-2,-23,2,1,-12,-9,-3,-2,0,-3,-9,4,-16,-3,-7,-23,-10,-8,-1,-26,-3,9,30,-16,-11,-13,-9,-11,-14,5,5,-9,-16,1,10,-5,-18,-14,31,-6,-1,1,5,-7,1,2,-17,3,8,1,2,-3,-4,3,-6,7,23,-10,-6,-3,-9,-9,-38,14,-3,9,-10,-3,17,13,-6,12,22,8,8,-6,9,9,-6,13,-1,-11,12,-2,-4,-3,-2,17,2,-8,-15,-2,-9,-10,-9,-19,2,-11,6,-5,-5,8,28,2,-23,12,-19,-12,-33,2,-8,-17,-3,-15,-1,23,-18,9,23,2,-9,18,-17,-29,17,9,21,6,13,3,13,32,-4,0,-7,10,-2,-2,-10,-5,-4,-5,8,-1,-1,-9,-20,11,1,4,-10,1,-1,-6,-24,-1,-6,-2,11,6,7,-9,2,8,-6,-8,-19,11,6,-10,5,-5,0,-14,18,-11,13,5,3,-7,0,6,-21,4,2,12,-14,3,-14,0,-10,-6,10,0,-21,17,3,19,-19,-2,13,21,-10,-11,-5,-18,-10,6,25,1,-19,0,2,-11,-36,-13,11,-24,4,-16,-3,-28,0,1,-9,-6,-3,-1,6,-11,-19,3,5,-6,-7,16,-22,-19,-11,-20,6,-2,-1,-12,24,3,-27,-2,-15,-18,-2,-3,5,-12,-8,-4,-23,1,5,19,-30,12,-5,-4,-1,10,-1,13,2,-4,-12,6,-3,2,13,5,-18,-3,2,1,4,20,13,8,22,-6,-3,8,-12,-10,-28,12,-12,-5,5,-12,-6,13,1,-17,-32,-11,20,-14,-9,-6,-11,-1,-8,-2,-13,-10,-1,31,-12,21,-32,-2,-14,-1,0,11,-1,-1,-13,16,-10,-8,-10,20,-2,1,3,-7,-17,-1,-12,-4,-14,-16,-20,-1,-2,-4,-3,11,16,6,-12,-11,3,0,2,-1,-2,-18,-21,-4,5,-9,12,16,7,21,9,13,-4,2,4,0,-21,-17,-3,2,-10,-24,-10,7,3,-15,3,-11,1,1,5,-8,0,-7,3,0,-3,2,0,31,-5,7,0,6,-13,-7,11,-15,-1,-13,2,13,-2,8,25,-6,-1,-16,-3,7,3,-21,10,0,-14,13,17,7,0,-7,14,10,-1,-6,-8,-14,-6,-16,4,-26,-11,-5,-1,-14,15,10,26,-1,-27,-22,6,23,-16,-14,-1,-12,-26,-21,-3,-5,1,-9,-13,-9,-9,-12,0,-6,-3,-6,-9,-2,-10,-3,-13,5,-4,4,-2,1,-3,1,-3,-13,6,-5,3,-18,-11,-6,-19,-2,-13,12,4,-10,23,-8,-23,15,10,-3,18,4,-5,2,5,10,1,-16,15,-14,2,33,-5,-4,5,-11,-19,-4,6,5,16,-14,20,12,6,-14,-24,-29,-11,1,16,-6,11,-8,-25,7,-9,-6,7,20,-19,-3,-7,-19,2,-8,15,-7,-5,2,-11,-11,-6,-4,4,-7,-1,-4,15,-2,-3,-2,7,-9,-16,-6,-4,-19,5,-6,6,12,14,-2,-3,-1,17,3,-11,-5,25,4,15,-7,8,7,1,-19,9,-32,19,17,6,4,8,2,-5,29,28,-9,14,14,-13,-3,5,-9,-20,-17,4,-12,0,-4,-2,14,9,5,9,-28,-15,8,-8,11,-16,-34,8,-3,-2,4,8,-20,-1,-11,-19,-14,-1,-14,-5,-3,25,-16,12,13,14,22,6,-4,1,-12,3,-15,3,-14,-12,-5,23,4,-13,3,-22,19,8,-3,-29,9,-12,-21,-12,-18,-15,-9,8,-6,1,-5,-21,7,-2,1,3,-9,-16,27,-11,-19,8,0,0,-1,-2,-9,-28,-25,-24,2,-7,-5,-20,1,-27,-15,2,8,-13,-1,-1,3,-21,-6,-10,9,4,15,-15,12,-12,-10,-6,-15,2,0,5,0,-2,-18,4,-8,-3,4,1,-9,-1,16,-8,20,11,7,12,-4,-34,11,-21,-6,-9,-12,-18,-39,7,14,-14,-1,-11,4,4,-5,-21,2,-7,9,-5,-9,20,31,17,-18,-14,-1,-6,1,-6,-14,-21,-11,-6,3,8,-4,5,26,2,-18,0,19,0,4,3,-8,2,-10,-6,13,7,-3,3,16,-7,-11,9,-11,19,-9,-6,-5,2,-1,-1,-8,-10,13,7,-9,-12,-2,0,24,10,-7,13,13,14,19,-6,0,-19,-14,10,-21,15,-1,-11,-3,21,0,1,23,-37,1,3,-9,0,13,10,13,31,-29,-3,-1,9,-2,-8,-11,-11,-6,-5,-17,15,-20,0,11,7,12,6,13,0,-12,-8,-13,-2,-3,-5,-1,-10,-6,4,6,0,8,-8,-7,10,-5,-6,-2,-23,-4,-4,-13,3,16,-1,16,5,-3,-12,9,-5,-2,11,-16,13,15,7,-12,0,-4,-18,-9,-7,4,-25,-6,-6,6,-19,-5,13,9,-1,-5,3,4,-7,16,5,-8,-6,3,5,1,-6,4,14,-4,14,2,2,-10,13,23,7,3,5,11,3,-13,-4,9,12,-6,-7,-2,-11,-3,0,-6,2,-2,23,8,-4,-13,-1,-7,4,-9,4,9,-8,-3,-8,5,-12,-14,-15,-13,-1,3,14,1,-9,4,-2,-8,-2,18,-5,-5,10,-4,-2,-8,12,30,-10,17,1,-10,-1,-15,-17,17,6,-3,-4,0,1,-13,0,2,-14,3,-4,-18,6,-12,9,12,-12,3,13,5,-6,-4,-7,2,-17,11,-7,3,-7,-2,12,0,-9,21,1,9,24,13,11,-2,-18,2,-3,-1,-14,-13,-14,2,-1,0,-2,19,-8,-3,-9,6,-20,-9,-5,-5,-4,-9,-17,-4,-4,3,-3,14,11,3,1,6,-20,12,-9,-16,-12,1,4,-6,-7,6,3,-5,0,-14,-2,20,-12,-2,-29,-15,-10,6,14,-17,1,-23,4,-2,-5,0,3,5,4,12,-20,1,6,-2,-1,1,-7,2,-2,-23,0,0,3,8,0,1,-20,17,-16,-7,-12,-2,5,1,-6,-15,6,-8,3,5,-14,-11,-2,3,-1,7,-2,13,-13,4,6,21,-18,-1,9,-7,-12,2,-12,-9,-6,1,10,5,-12,-5,5,-1,-18,-15,-13,19,1,10,-21,1,-8,8,-2,-5,-13,-8,9,0,-17,-11,-9,0,6,13,-4,10,0,-19,0,15,-15,-3,15,-7,-9,-8,-3,-5,2,5,-8,17,-5,1,-11,3,-10,10,8,4,11,-1,4,-12,-10,-11,9,-1,2,-6,-3,16,2,14,-15,2,0,0,8,-3,-20,-16,13,-1,-14,2,8,4,13,5,2,14,7,-26,11,2,-1,-13,-5,2,-9,1,-9,-3,-6,-2,19,-2,-26,0,8,-19,14,2,-8,2,-13,-16,-1,2,-12,-8,32,9,-23,-3,15,19,-22,2,25,-4,-1,-16,10,8,-18,4,23,8,4,8,-9,-12,-7,2,21,-4,3,-13,-13,-10,-12,-2,-13,-20,11,5,-8,8,-2,14,13,-5,8,-2,-10,-16,-4,-2,7,-7,12,-13,-5,10,11,18,10,6,12,-9,-12,17,15,3,13,7,-26,-13,16,-8,18,-9,1,8,-7,-3,4,6,11,-19,10,6,-4,-10,13,5,-16,-2,32,-2,-11,-2,-4,15,-30,-5,13,17,-14,9,-4,10,-30,-14,16,-17,0,-11,-8,-37,-5,9,-36,-6,-8,11,3,18,-11,-6,-1,-8,5,-10,0,-9,-7,4,-20,-7,-1,16,-5,-8,-3,-10,-7,-5,9,-2,-15,-11,2,8,-9,-18,16,7,-13,-1,0,10,-12,-12,13,21,-20,7,8,-17,-6,-9,15,9,11,-7,-17,-4,-11,-34,-5,0,-19,9,-15,-28,-10,0,-13,13,19,-7,-10,-10,-4,-8,4,-7,-15,18,18,10,-27,-9,-14,3,7,20,-5,1,-10,10,-3,-16,-1,2,14,-18,-2,-3,-2,5,8,12,-7,7,-9,14,1,-12,2,7,-12,4,-6,-7,-21,-3,15,0,-14,-9,-11,-11,3,-7,0,-4,-22,-15,2,-8,-25,11,15,6,8,2,4,-7,5,-2,-4,-13,-13,-17,-3,9,-9,-5,3,-5,-4,-1,-9,-7,3,-29,-1,0,-9,6,9,6,-13,-2,-5,10,0,4,-9,-3,12,-17,-3,-5,2,-3,13,2,-5,-6,-2,7,-8,9,5,5,-2,-15,-6,0,-9,-21,9,13,-13,-19,2,4,-2,-9,2,-12,4,-21,15,2,-12,0,-2,-17,-1,11,-7,2,27,-16,16,0,22,-18,-2,-8,-19,-16,-6,23,-12,-20,5,-24,-15,-3,-8,7,-1,-6,-1,-28,-6,0,11,-20,-1,-14,8,-8,-3,11,-4,-8,2,-15,-8,7,3,8,18,-20,-6,-17,3,-25,-6,-11,-15,-7,-12,20,3,0,-9,-31,20,-11,-16,-14,5,-5,-19,-10,-20,-11,-10,17,4,-18,-4,-5,-12,-6,-13,-11,-4,-8,1,-28,7,7,-7,16,1,-7,2,3,1,19,25,-10,12,-13,16,2,11,7,1,-2,5,8,-9,-7,0,3,27,-2,-11,-3,2,8,23,4,-7,-7,-3,-5,6,1,3,-1,12,8,3,-15,-2,0,-7,1,8,9,18,26,10,13,1,-7,17,2,-13,-2,17,-19,-7,-7,0,-4,6,-3,-5,-9,-12,-13,7,-11,-2,-11,5,-1,15,-12,-24,7,-13,0,-1,24,4,-21,-4,27,16,-9,-2,5,-7,-11,-19,-6,-7,33,2,6,9,-15,15,11,-16,-3,-26,13,-7,5,-15,-12,13,-9,-7,-1,3,-10,8,18,-2,-14,0,0,-5,-2,15,6,-4,15,-18,23,-2,-9,20,8,-21,-16,0,-8,11,-28,11,-8,2,-2,-11,6,-18,-11,-1,4,-16,-7,2,11,-15,-26,11,3,-20,-1,-14,14,-6,-8,-4,-16,3,6,13,-4,9,9,3,-14,-13,-11,13,5,0,-4,9,4,-13,10,-1,-19,-1,-5,-6,-12,-14,-23,-1,-19,-2,2,19,38,-8,-18,11,-2,-7,-12,14,-7,-18,-1,6,3,4,-12,-5,-20,3,8,4,4,-22,-5,-20,-2,10,-1,-3,-7,3,-2,9,-23,3,13,20,-3,19,-18,-29,-12,-4,-6,7,-2,-18,-8,2,-13,4,3,10,0,-1,15,5,-8,-5,2,14,18,4,-1,5,4,13,2,-1,-11,-2,20,16,12,3,-5,-16,1,10,3,9,13,3,-14,18,8,7,-1,8,-3,-22,7,-28,-7,8,19,-19,-12,2,3,-9,-1,13,2,9,-9,-4,-18,-19,0,-6,-1,0,-14,5,16,-14,-23,-14,-29,-12,-2,17,-11,-1,28,21,6,1,-2,5,1,-10,6,17,8,-2,-16,-11,0,-6,-1,-2,-18,6,1,0,-5,-3,5,-3,1,9,-16,-12,-13,-13,-7,-11,-11,4,26,5,-5,-4,1,-6,2,13,2,-21,-9,-12,-7,-24,-26,5,28,-8,-15,10,-23,-7,8,20,35,-4,-12,-19,-16,-21,-16,-4,-7,-16,10,9,9,-24,0,-4,8,-1,-5,1,15,8,-26,-23,0,2,1,-17,3,7,16,-14,1,-9,-7,-10,-22,8,-4,-6,-18,-14,-7,-19,3,-10,4,13,-4,-2,-2,-10,-24,-1,-18,3,-16,-7,2,-2,7,-12,1,-3,-32,-6,2,1,-31,-6,-24,-2,15,-13,-6,11,-6,9,2,26,14,1,9,-17,-22,-11,-16,5,-6,4,3,15,32,0,17,2,0,3,32,5,-8,-16,13,-1,-13,7,0,-8,-12,-18,-2,-22,-11,8,-11,-5,-17,-2,7,-9,-22,-4,-10,-6,-8,-4,1,8,4,25,-6,13,-3,-8,1,-10,-25,-5,-5,-10,-13,-2,19,-11,-7,10,9,-13,-19,-4,4,1,-6,5,1,-8,-7,8,4,-11,2,3,14,-3,-15,-18,14,-6,-4,24,-11,-4,1,-13,-8,-7,13,2,2,30,1,-18,32,-18,-15,24,6,5,-2,-24,2,-21,-1,8,-23,-3,21,-5,-5,-8,-9,7,-9,-13,-12,-17,-13,-2,5,21,6,5,10,-12,-16,-1,29,21,3,-7,-31,4,-25,-6,18,-8,10,-7,-2,-14,-19,3,26,33,10,0,-10,5,-11,-20,-4,-9,-14,10,-16,-12,6,21,3,10,-14,-20,4,-29,12,-8,9,1,29,-13,-4,9,-12,-20,-10,-1,-6,18,7,-16,-1,-25,14,-10,1,-22,6,8,-10,-27,-13,-8,-11,2,-1,1,13,-15,-1,15,-5,8,3,-8,3,-3,7,6,2,-3,-18,17,-15,-9,-21,0,0,18,-16,-22,-9,-9,-9,9,-16,-12,-17,25,-11,-15,-9,11,-21,21,-14,-9,7,-12,-24,-7,-5,-2,0,11,27,-12,0,25,17,2,8,23,-6,13,0,-10,8,-12,3,-25,10,12,2,-29,5,-6,-18,16,6,-9,2,-1,17,-9,-1,0,14,-2,-1,-2,-10,0,-16,-19,-15,6,18,-12,19,5,-10,43,-1,4,6,-8,-6,18,-11,6,-12,6,5,17,-34,-17,-3,-6,-17,-4,4,-1,3,12,5,41,10,-16,-16,-15,8,-6,-8,-27,6,-14,-14,-11,-13,-10,22,11,2,4,-5,-7,-2,-11,-10,-19,0,14,-8,-10,-1,-1,-7,10,6,-20,-11,-8,13,-2,-17,2,-11,-8,4,1,5,-10,-18,3,-9,-1,-10,-13,-4,15,2,11,8,-11,4,0,-17,19,0,3,-18,16,-10,1,-14,-5,-3,-10,7,-11,0,-9,5,-4,-1,16,4,-2,-24,6,9,-18,-22,-5,-9,1,-9,-3,-14,-7,-3,-16,18,37,-7,1,0,-3,-4,-1,2,12,-7,-3,-11,4,1,11,-9,-1,16,5,24,10,6,-5,1,-1,6,-10,-11,-7,-1,6,3,12,-1,2,5,-17,-1,6,13,8,-4,-11,-24,0,-2,0,1,16,10,17,6,-6,-4,8,-1,16,-8,-10,-6,-5,-9,14,1,-22,-13,6,1,-11,-18,1,4,10,-1,0,-1,-25,-4,-6,-8,-2,5,-2,20,9,1,-18,22,-9,-8,11,-25,1,5,5,-12,7,5,-15,15,-4,15,1,3,0,-17,1,-21,-11,-4,4,6,-4,4,-2,-12,-18,-3,-9,3,-10,-23,-8,-14,-1,-14,14,-7,4,-7,-4,4,-19,-14,-13,-9,-2,0,1,-2,-11,-5,8,1,15,-6,-2,-1,-13,-12,-9,18,-2,-8,-1,0,8,12,-4,-8,-23,-8,0,6,-4,-8,-4,32,-28,-3,1,-9,6,-24,-8,-11,12,22,7,1,6,-4,1,11,3,-6,-6,-22,14,1,14,-3,1,6,-11,-1,-8,-9,-1,0,-2,-14,-13,-7,9,-4,9,-15,12,13,-22,6,-1,-21,-2,-25,9,-7,-13,-11,16,9,4,20,12,-8,-25,12,0,-6,-12,14,6,1,9,-4,1,4,-3,-2,-21,-7,13,-1,-13,3,5,-1,-11,2,-16,-15,-6,-35,3,-11,0,11,47,-1,-13,3,7,-15,-2,-1,-9,-25,6,-12,-10,-15,-6,6,19,-1,-4,-15,7,-13,0,-4,2,1,4,15,-24,-23,18,22,-3,0,8,-1,5,-19,22,1,15,8,12,10,-1,-5,-5,14,-31,18,-8,10,-19,-17,1,2,-3,23,-6,-8,7,-3,-3,-2,1,-14,-16,12,-3,-14,0,0,-7,27,-6,-15,-8,13,-1,-23,47,-19,-15,13,3,-5,4,-4,-2,3,9,-34,-2,1,7,-22,20,-14,0,-2,26,-5,-17,-4,-5,-5,-7,10,-16,-28,13,-7,8,-13,-12,11,0,1,-14,-13,4,20,-9,2,3,-14,-5,-4,-10,1,-5,32,-26,12,-13,-9,-23,6,-1,-10,5,-2,-4,3,-25,-5,-2,-6,-5,17,23,0,-6,22,-9,29,-8,7,-14,-5,-9,1,-8,-13,28,1,6,-5,6,-1,-6,-20,15,-4,-2,-5,-25,-6,-19,-14,31,-10,-17,4,-6,-7,12,-2,-8,-7,-5,-7,-12,-13,-9,5,1,4,-4,-13,17,6,2,-1,3,3,-23,12,-8,19,-5,-7,-9,17,-8,-4,-2,3,-1,-13,-30,25,-17,-25,9,1,-1,2,-31,6,-5,-21,-15,2,1,-11,4,20,-10,-17,5,-3,-2,6,3,12,0,-11,13,12,0,-9,-1,-13,11,0,-2,-17,5,0,-15,8,5,-6,-5,-3,4,7,13,15,5,-10,0,-14,-10,-7,-9,-9,7,-4,-15,-11,12,-7,-2,13,-28,-7,-14,-2,-8,16,-9,-3,-8,16,-4,14,1,-12,1,-10,1,-7,-16,-7,0,7,-25,13,5,-17,-10,-2,-11,27,3,11,-2,-2,2,10,4,-11,-9,-6,3,-18,22,15,-4,-2,-9,-7,-2,1,-5,-15,-3,11,-20,2,6,-2,4,-6,4,1,-2,13,-9,2,-5,-13,6,1,0,-3,16,12,-13,0,10,-18,6,-12,-14,0,6,18,30,-3,-19,-16,0,21,-15,-1,-4,-4,8,-10,18,5,-2,-20,-6,-8,8,-8,21,0,-16,-19,6,17,-4,-22,24,-13,4,-8,4,-27,14,8,5,-11,0,-10,4,1,21,16,1,0,6,-23,-5,-10,-25,-17,16,-12,15,-11,9,-2,29,13,3,21,2,-34,-1,-11,1,-14,13,-1,-19,-7,-3,-9,-14,-14,-5,17,22,-24,17,12,-12,-23,0,-3,-8,-3,-3,5,-9,-24,-16,7,-19,5,-7,5,-2,-11,-8,1,-10,17,18,4,6,-6,7,9,-12,20,-10,-18,6,-2,4,0,-15,-2,0,15,6,-8,-20,6,-4,-3,-7,-5,-10,0,-4,-19,-10,-22,4,-2,20,7,-4,-15,-2,-7,-1,6,8,1,-15,-8,-17,-9,-9,-1,4,-3,7,-9,8,-7,-11,2,-9,-4,-5,-17,4,15,-2,24,21,10,-1,-2,-13,9,7,-4,-24,-25,-17,6,12,21,6,13,-18,8,1,-6,-9,8,-26,-14,-9,-28,6,22,19,4,-6,13,-17,5,-11,12,-7,-21,-2,-21,-5,-7,21,-3,-17,-11,-13,1,-15,2,-6,-22,-1,-8,-7,-1,8,-6,14,-3,-17,-2,-10,18,9,-6,-15,-15,3,-5,-17,1,3,-10,10,-7,-4,27,-1,-1,22,16,4,4,9,-13,-3,3,7,-6,-13,-43,0,3,21,-10,-3,-2,13,2,-11,-12,2,-11,-19,-12,-5,-10,-18,15,11,-6,-10,-7,-4,-17,8,14,-4,-4,-16,-10,-26,-19,-11,-9,-8,15,11,-11,-5,-19,-4,9,4,8,10,8,14,-10,4,16,2,17,13,-13,-2,2,18,12,1,6,3,10,18,4,-14,8,-2,13,5,-3,-9,-20,37,-16,-19,18,2,-15,-21,5,-1,-9,3,-12,-11,-2,16,-2,1,-12,-6,-3,-3,-27,-10,-16,16,22,-13,22,16,-17,-8,-23,-1,7,-15,9,-6,5,-22,-6,15,3,-7,-1,26,9,-3,-6,-5,8,4,8,-11,-5,2,-14,7,7,15,-6,19,14,9,-5,8,9,0,2,11,-4,15,-8,-4,4,-4,-4,-8,-5,-5,-4,-20,-9,-5,-40,-40,-20,-3,60,-16,-24,-3,-25,-23,-20,-4,4,-10,-5,-1,2,-17,-18,-19,35,25,-32,4,20,-6,-25,-25,-10,2,-2,2,2,1,8,-25,-1,12,-6,-15,11,-7,-18,-5,11,10,-10,19,-8,7,-13,-6,-13,-1,-8,1,0,-23,1,5,5,3,8,6,-6,1,-7,15,-7,-8,1,-1,-2,-9,-2,-6,0,-25,-4,-7,-13,-3,-4,-13,68,-31,-6,-7,-27,-10,7,-18,12,-1,12,-11,16,-12,20,-7,-4,-9,7,14,-14,-10,3,-10,-9,4,15,-22,3,-2,-1,-25,-26,0,8,-12,-19,-15,1,7,12,3,-21,9,-3,3,6,-16,-11,-1,-8,0,-4,-2,1,-2,9,1,-2,-8,6,-12,-12,-4,-7,0,6,-10,7,-6,5,2,6,15,-6,-2,-7,-8,-7,-26,5,-23,2,11,-25,-15,5,-26,8,-8,-10,5,3,4,22,-7,-30,0,16,10,-16,5,-7,-13,-8,-8,-2,-7,17,9,14,2,-28,6,-2,0,16,8,9,5,-10,3,-7,1,9,-2,14,28,-11,-2,-6,7,19,6,-7,8,-2,14,9,-14,5,-6,-8,22,-12,5,1,-4,6,14,4,3,1,18,10,-6,-8,-24,-5,-2,-4,-5,-15,-4,-5,-1,-7,-14,-11,15,7,2,-2,-7,2,-3,13,3,-12,-11,-1,10,-9,-28,2,12,-18,-3,-12,0,-4,-17,-6,-5,14,2,-16,-1,-19,-7,2,-16,-8,6,-4,14,-8,-7,-15,-6,5,36,-8,1,-20,11,5,1,-2,9,-1,-5,6,-21,-1,-7,9,16,-5,13,1,1,-14,-17,9,23,-10,14,-6,-4,-13,-9,-16,-21,-13,15,-21,-3,-19,3,25,8,-14,9,1,-9,-12,3,8,-3,-8,23,-5,-13,-16,-11,-6,-14,-15,-10,12,-13,-3,-10,19,-9,-18,-11,-9,-8,-7,-9,-12,-3,-10,-2,-22,-6,4,3,-10,3,-4,-1,-23,6,-2,-7,14,-6,14,10,-17,-13,-13,-13,-7,-11,-4,-6,-5,8,-12,26,-22,0,-9,9,-10,-27,-13,-4,3,0,11,-11,-1,25,0,24,-2,-5,-19,27,13,-15,-11,1,38,5,-3,8,-8,5,-14,2,-19,-6,0,-8,39,-10,-13,11,2,19,-11,26,-18,-12,0,4,-20,-4,-10,-16,-10,-17,9,-6,-3,-7,-1,-4,-19,0,-1,15,4,9,8,5,-2,-2,-12,-3,-9,-14,-4,-4,0,-9,-3,4,-7,-20,-5,12,5,-13,10,-3,8,2,24,-8,-10,-6,6,-20,11,-15,-9,21,1,-27,27,-1,-12,-17,10,-1,-10,-4,16,-7,9,2,22,-3,1,18,10,24,4,-1,-8,1,15,-7,-9,-13,-4,1,10,-8,-8,-3,12,3,-9,1,-3,-11,13,0,15,2,3,-6,0,2,-1,11,22,13,-13,-25,21,-1,-7,13,3,-9,7,-15,5,-29,-4,-37,-7,-18,-2,11,-2,17,15,-13,10,-18,4,-18,-8,-6,11,-1,-2,-17,2,10,-6,-21,2,-11,1,17,-4,-12,-12,-4,5,16,-9,18,4,1,8,6,-7,-6,-7,6,7,4,-1,-1,2,1,6,20,10,-26,2,-5,-3,29,-4,12,7,11,5,17,7,0,-9,-13,2,0,-11,-10,-16,-15,-1,9,-5,13,3,16,1,13,-1,-1,8,10,4,-12,-13,6,5,9,-11,-14,8,-3,12,9,2,-12,8,3,-2,-9,-12,-11,-2,-9,18,-22,11,-10,5,1,4,-10,-20,8,-1,-13,1,-10,-4,-7,-6,-12,4,-5,-12,12,-13,-25,21,-10,-15,9,-5,20,-2,14,-19,-9,7,-12,-2,-10,-5,-39,13,2,-2,-16,7,-15,-11,-6,-4,3,0,-15,-7,-7,-10,-11,-18,-5,-9,-21,-12,2,5,-9,6,11,-8,-9,5,-11,3,-4,-10,0,6,-21,5,8,19,4,-18,27,-25,-6,15,-4,-17,-23,-14,-7,-4,-10,13,-15,4,6,-5,1,-18,-8,-7,2,-10,-1,6,10,-1,-6,-22,3,2,5,-16,-11,-4,0,1,-10,-3,23,-14,-6,7,-30,3,20,-15,3,16,-22,5,-16,-7,-8,7,9,3,-20,-8,-14,4,4,-4,-15,22,-1,-11,-5,6,-5,4,9,12,12,7,-13,22,0,5,-3,17,11,6,-14,-5,0,-3,-12,-13,1,3,24,18,8,-19,13,-8,2,1,-20,-11,-1,26,26,-16,6,1,5,-8,-7,-2,1,17,-17,-33,8,16,-30,16,89,-24,13,8,-16,-3,8,16,14,15,-24,-14,3,-16,-9,4,-6,9,-1,9,1,-13,3,-4,-5,20,-9,5,16,-9,-10,0,-1,16,5,5,-5,-19,-8,-4,-8,11,7,14,39,-9,14,-13,-14,-5,12,-1,13,-5,2,-16,6,-10,-14,23,-17,1,3,-2,-18,-13,-8,-20,18,-2,-19,16,-1,5,-12,0,0,24,-19,-26,11,0,-12,8,-3,-13,-9,0,8,-13,3,10,15,-3,12,2,-3,-2,19,3,-9,15,2,4,-4,-3,2,4,-11,4,-2,1,-5,-5,7,-6,-1,4,-1,-2,-8,-10,-14,-6,1,-8,11,-10,-9,-17,1,-3,-16,-8,0,15,4,-13,4,6,-23,8,3,9,-19,-6,-6,1,-9,1,-11,11,4,-7,-3,-3,-6,6,-14,18,-6,-1,0,-3,-4,4,4,-6,-12,8,6,-17,0,-8,-5,-3,-2,-15,-6,-8,8,4,-4,-20,6,-5,5,0,0,-15,-6,-1,-10,-7,-12,-10,15,-7,-23,-36,-5,-9,19,19,-5,-14,-13,-11,21,-15,-21,-21,-16,6,5,0,-10,2,11,16,-4,-16,-11,-1,6,-5,-10,-2,-15,-11,18,2,5,1,-3,5,-1,-6,2,9,0,-17,7,-16,6,-16,-15,6,20,2,-2,-17,-2,12,-9,1,11,-28,-4,4,-11,7,-8,-4,-2,1,-2,-7,1,11,4,0,-4,1,-14,-3,13,4,-9,-23,17,-10,-5,-23,1,4,-8,3,2,0,-2,9,16,1,20,-12,8,-11,-2,1,-3,6,-8,-8,12,-13,4,-5,5,4,3,-10,7,-4,-2,10,12,10,-4,0,34,-7,17,7,15,0,-9,16,0,-8,-12,-2,-6,-7,-7,23,-8,-25,-19,15,-33,-5,3,6,4,-9,1,-11,-5,-6,-2,11,-8,-4,-31,11,0,-16,-1,30,-7,-10,-9,-22,-15,-9,1,-2,-5,30,-23,13,1,2,15,5,-1,4,-17,-11,2,7,-9,10,-2,2,-5,-9,-11,-17,-2,-1,-2,14,-2,-7,-6,-4,-12,3,16,-1,-1,2,-1,-17,9,-24,4,-12,-22,1,-5,-28,-29,18,-12,9,-11,7,-25,3,-1,-28,-3,-13,-7,-12,1,-22,-11,-7,-15,1,-24,13,-9,-19,13,20,-18,-13,1,-22,-9,-22,-4,-32,-22,45,-9,14,-6,-3,-5,31,-4,-13,-12,-24,-1,-6,9,0,-11,-9,-1,7,-2,-3,-5,15,-1,-8,-13,-16,-3,0,-3,-6,-5,-6,-8,-8,-13,-9,31,-8,11,-8,-16,5,-11,-4,7,28,23,13,16,26,-22,11,6,-13,-1,-5,6,-8,-2,-15,-7,-8,16,10,-4,4,-24,3,15,-23,7,-9,22,-5,7,0,18,-24,-12,12,-4,7,-4,4,1,-23,3,-12,-5,-6,0,-1,31,-16,10,0,7,11,19,-18,-4,0,10,-4,-19,-2,-18,6,7,16,3,-9,-5,10,3,0,-10,18,2,8,-10,-13,-15,-6,-2,1,8,6,0,-2,-3,-10,23,6,-5,-2,-1,2,23,0,2,-15,-9,-3,-5,10,-20,4,-4,-21,5,-17,34,17,-10,-2,-5,2,-6,6,-3,2,-9,-9,1,-14,-7,-21,-7,-9,-6,4,-15,-6,10,-10,10,7,11,-26,-12,-10,9,-24,4,-20,10,7,7,13,24,8,-3,17,-14,11,-2,1,-19,9,-16,-8,-6,-9,-10,-8,-4,-1,-8,-2,8,-3,12,26,2,7,-5,-11,-3,-12,-6,-2,-14,9,-4,-1,4,-1,1,-2,0,-3,11,-9,-28,6,-10,-1,-20,3,-6,0,10,-9,-23,-20,-11,2,-11,-12,-5,-11,-26,3,17,-30,-2,-3,9,13,-23,-8,4,-9,-8,-11,-1,2,-12,0,16,-12,0,1,-12,-15,-13,-13,-28,14,9,-19,-16,0,-5,-12,2,-7,-1,-7,5,13,27,7,9,20,-27,-22,-7,-7,-23,-17,1,-2,9,5,-6,9,30,29,-10,19,-20,11,-19,-9,-4,-20,-17,27,-5,20,4,4,-5,13,-17,19,-30,-3,-23,-2,13,1,-6,3,-15,-29,5,-13,-18,30,21,34,-15,0,-12,40,12,1,-13,-11,-4,-20,-8,0,-8,-11,2,-8,-4,-10,10,-2,-6,-14,3,-9,0,-5,-4,0,-20,-29,-12,6,0,-1,10,-4,-10,-16,22,-14,3,3,-4,19,11,0,-13,34,-14,1,-4,-7,-15,-18,-8,4,-7,12,18,19,2,5,-6,11,0,-5,-13,-14,-6,-1,-4,-6,-7,-9,3,1,-4,23,-6,21,6,-1,2,10,-1,7,-9,3,6,-3,-10,13,29,-1,10,-12,8,13,-15,2,1,15,1,-3,-8,-12,-20,-15,-19,-11,8,-9,-9,19,-6,3,-4,-21,-13,8,-12,-5,-9,-6,-7,-7,15,17,-13,10,-4,-8,-22,-8,10,8,-7,13,20,16,11,2,1,-10,5,-5,-13,-14,-5,-9,-3,-5,-15,8,7,5,12,11,6,-5,-3,0,10,4,-14,6,3,3,-7,8,-7,-9,-19,-13,-13,-4,-4,-7,-4,1,-11,-8,3,22,11,-4,-3,26,-29,-18,3,-7,2,14,5,2,4,9,6,-6,3,3,4,-14,27,21,-13,4,2,6,10,-3,22,9,-5,-16,18,-1,-18,-17,22,4,-14,5,20,10,-10,-1,27,-10,-18,7,5,-7,8,2,-3,6,-7,-5,-3,10,3,-10,-13,12,5,-3,-1,3,7,6,-7,-11,-9,0,4,-8,-16,-2,5,-15,-30,-2,0,-14,2,2,-16,-23,5,3,-3,-8,-27,-13,-11,-11,-8,-6,-14,-31,6,-12,11,0,24,13,-2,-2,-7,-23,-23,9,3,-16,-20,-11,-31,-9,22,0,8,-5,6,-19,-14,-2,7,-4,-13,-8,-15,-7,-12,-17,28,-8,-8,-4,-8,-10,-15,-11,-3,4,20,-18,-4,-11,1,-9,-11,-31,0,-11,11,28,8,-5,-5,1,15,7,4,-2,21,19,-18,-22,8,9,-2,14,11,-1,5,-7,7,1,-2,-10,24,-12,-3,-19,11,21,-1,15,27,-7,-20,1,-15,-6,-13,-10,-2,-13,18,1,-5,-7,2,-5,0,-17,8,9,-8,12,1,-8,-5,-13,8,-2,2,3,-6,2,4,-12,-12,-1,7,7,-2,5,9,3,14,-9,-12,4,-12,-16,1,10,-3,10,-21,-9,-8,5,6,2,1,-10,2,2,-2,12,-20,2,6,-7,0,14,-7,-4,13,-13,2,-10,5,14,-1,-6,8,-12,-22,-11,-12,-15,-5,-17,-14,-8,18,9,-21,1,-9,-3,-13,-17,-3,-12,4,-17,5,5,19,-12,2,1,-1,-2,-7,3,-16,4,3,-8,-4,21,1,6,16,-28,7,0,-18,17,-17,-2,-2,0,-10,5,17,-16,-9,16,-9,-1,-3,-5,-4,5,3,19,5,16,11,-10,17,-8,8,-5,5,-4,-1,-14,12,-20,27,2,-6,0,-20,0,15,5,-4,-28,-18,1,10,2,-5,-12,9,-13,-3,-12,-15,9,25,-16,4,-3,-4,-12,-3,-23,-2,-12,3,-2,16,8,-7,0,-5,8,14,-7,13,-21,-2,-22,5,-5,0,-11,-15,-7,14,-30,25,6,1,25,4,-15,3,-7,-9,-5,15,-12,10,-1,6,-9,9,-2,17,7,4,-24,2,11,-11,-23,4,4,-8,-14,-13,35,-7,-15,-12,-6,3,-23,7,13,-4,-3,15,-1,-9,-7,-3,19,-12,-13,4,-9,-1,-18,5,-20,6,-1,4,3,-4,0,0,-27,-16,6,-3,-4,-7,0,2,-19,16,-1,-2,5,-5,-7,13,-15,7,10,-28,16,1,17,9,-4,-6,4,-7,-6,11,-18,-18,-13,13,10,-16,23,-11,4,2,11,-24,-8,5,-16,15,3,-22,2,-9,-10,-18,-16,-24,0,0,17,7,-12,8,-6,8,14,-7,15,14,-18,12,-19,-5,-4,4,-9,15,-15,4,14,-7,17,1,-4,11,15,8,-11,9,-12,-8,13,1,-13,9,8,3,3,-3,-25,-21,5,3,13,16,4,3,-16,28,-11,-11,5,2,-37,-13,-2,-1,42,-16,28,6,-11,-7,-1,-5,-2,-10,-15,21,2,6,-4,-4,-7,-25,-20,-41,9,-18,-9,22,7,-10,0,-2,15,-18,-8,39,-8,19,-25,17,-4,-5,-6,5,6,-12,9,-2,-28,-11,-17,11,8,-2,-13,0,-15,0,-13,7,-6,10,4,9,7,0,-7,6,-20,1,-18,2,9,2,-20,-3,-12,-16,14,-12,-16,-6,21,-7,-11,26,-16,16,-1,-10,0,-24,-7,-11,-17,-27,-6,3,-21,-15,-21,-4,-22,-34,-1,-27,-17,-13,2,0,3,-8,-11,8,7,11,8,9,-5,3,-26,13,-3,9,28,-13,8,15,-15,0,-14,-19,0,5,11,15,-3,8,-13,-9,-5,-7,-11,-11,6,-7,3,2,-4,5,-18,13,7,17,1,-16,-4,-4,5,-18,-27,16,19,9,9,9,7,2,0,9,4,-29,-15,4,-11,-14,8,1,9,-24,-2,-6,-33,-34,11,-8,6,-1,3,22,-11,-13,28,0,11,-19,16,4,1,5,-25,-8,14,14,2,-9,6,6,-2,4,-9,2,-6,5,27,6,-3,4,1,-8,14,-8,-3,-17,-10,-13,-4,-6,-14,-11,8,-20,-4,-5,29,-13,33,-3,-26,-3,-8,-14,-10,-24,12,-19,-8,1,12,1,26,16,2,-21,19,4,0,6,-7,-5,-2,2,3,5,7,-10,-23,8,-23,-3,-12,-3,5,-6,3,6,-4,16,5,1,-20,-13,-15,-27,14,-3,-1,-6,-4,1,25,21,-5,-2,-6,-3,0,19,8,0,17,4,-26,-13,-9,-11,8,-2,-7,-12,-2,-15,9,6,15,-4,23,5,-10,18,-6,2,-10,-7,-1,3,-9,-5,2,9,4,-3,-24,-9,-17,14,13,23,-15,5,3,-8,-5,-2,-1,-10,-25,-17,-18,14,-21,-17,7,-3,-6,9,-6,-9,2,-5,-4,-13,-13,-11,-3,-6,-9,-3,1,18,2,0,4,-3,-15,-12,3,-6,1,6,6,4,-19,16,-2,-4,26,7,-20,26,-20,-13,36,-4,-9,8,5,-9,13,9,38,-5,-1,17,-21,9,-6,0,-4,7,-21,9,-5,-9,-7,-6,31,-6,2,16,-2,-1,-15,-29,4,18,8,-8,2,10,0,-15,5,-18,-12,-7,-24,-11,-24,0,-13,2,10,8,7,-2,-6,2,11,13,-1,0,-11,-11,-8,-8,-17,-12,-17,40,-2,-16,-20,-3,16,-21,-16,-12,-3,11,-11,-20,-8,1,-5,-8,-25,-27,11,8,-20,-4,-17,8,19,-14,-1,9,-5,7,-13,-5,7,-8,2,-9,-10,-19,18,-1,31,-16,-5,-8,11,16,6,-22,-2,15,-14,-10,5,-7,-7,-13,-2,-5,-3,12,-11,15,17,-19,9,9,12,-27,7,-3,-15,-20,-18,-12,-7,-12,-18,-29,-21,-4,-21,-9,-13,-3,26,-12,-6,0,3,34,4,-4,-4,-12,-9,-8,2,-34,1,-14,-26,13,1,15,18,9,17,25,-23,-8,-17,-5,3,3,9,-11,-18,1,6,2,2,-1,2,3,-13,0,7,9,14,8,-4,8,5,-10,-5,-4,-1,9,9,19,5,18,9,14,17,0,3,19,-10,-7,-16,-22,-15,-2,-8,8,10,-16,-10,2,-16,-23,-10,-28,6,0,-18,-15,5,3,4,12,1,4,2,4,-13,-14,0,-7,-1,3,-15,-13,2,-11,-9,-7,1,5,-3,0,-12,15,-2,-10,14,-3,-21,-2,17,-3,-13,1,-22,2,4,14,1,-1,25,-10,-20,1,35,3,-11,2,-2,2,-4,-17,-18,-6,32,-11,-9,-13,-13,-2,24,2,-7,-1,5,15,-1,-10,-15,-18,-17,-16,19,-16,7,19,-11,-13,7,9,1,7,-2,1,6,17,-14,-9,15,-13,5,20,2,-6,-1,-7,-9,-28,-13,0,-2,10,-17,1,4,-12,15,16,-16,13,-6,-9,4,-4,4,6,-7,-3,-3,0,3,-19,-1,19,-7,16,4,0,-4,15,1,-16,3,9,13,-3,-11,-19,0,1,-15,18,-15,-9,0,3,-22,8,13,-24,-4,-10,-8,10,25,-2,9,-11,3,22,9,-9,-1,16,9,7,-7,1,-7,11,-17,-14,-14,-12,-15,-2,-1,-19,0,-17,7,-9,-23,29,4,-9,0,4,-15,-29,0,10,-17,-2,9,-12,3,-12,-9,7,34,-1,24,30,-20,-1,17,2,-18,9,-11,-14,2,11,9,8,12,6,-3,0,-28,-5,-16,-13,-3,1,-19,-5,15,-8,-4,-20,-8,7,19,11,-5,11,5,9,-7,-16,-21,11,-20,-11,-9,-29,-2,12,-8,-17,6,0,-1,-9,3,-23,-8,-19,-17,-16,4,10,7,22,-13,-26,-3,-13,-16,-11,-6,-19,16,-4,2,5,3,10,8,3,0,-2,-20,-14,4,3,-21,-6,11,5,-13,8,3,-9,-9,17,-3,-1,-5,-22,-3,-10,-3,1,-1,-8,-3,0,3,7,2,-1,20,-6,-14,11,-14,3,6,-8,-5,-7,-10,4,-14,-10,-4,-4,-18,16,-7,3,7,-8,-2,-2,-23,7,-14,-12,11,1,-6,-6,1,11,13,5,-4,6,-4,-8,-8,12,-9,1,4,-20,-21,2,15,-6,23,9,2,7,-5,-6,14,17,8,1,-10,-9,-22,3,13,-3,9,-3,-7,10,-4,-1,8,-7,-32,29,-13,-20,2,0,-4,-2,4,-15,16,9,19,6,-9,-17,4,36,-11,4,17,29,-10,-24,-4,24,6,19,4,-19,11,-4,0,-20,-17,-10,-14,3,-17,-5,-1,6,-5,22,-11,8,-5,-4,-18,-13,-12,-4,18,-13,-14,-9,-6,15,1,7,-8,25,-10,-10,1,5,7,-3,-2,-24,-2,-6,8,7,16,0,-11,5,12,-18,-33,-34,1,-13,-11,3,19,6,-4,-13,11,-5,-6,12,-5,-13,-5,-9,13,4,8,24,-8,-17,-15,1,-13,-17,-6,-19,9,-12,-3,-13,-1,4,-24,6,4,-5,1,2,-2,-34,4,-18,-3,-14,-7,-14,7,-19,-6,-3,-6,-2,12,8,-15,-14,3,-1,1,-2,-3,12,12,-6,-25,-20,-4,-4,10,-7,-21,-20,-2,-14,21,14,-3,-29,5,-11,-18,-18,5,4,-4,13,-19,-20,-18,48,-5,3,9,-11,23,0,-23,-14,-22,3,-30,4,-24,-21,-16,1,1,11,2,-4,10,5,-21,-25,18,14,-27,-3,-11,-4,-20,10,-10,19,4,-5,17,4,-2,22,11,0,-5,-4,-9,-8,-4,22,1,29,0,23,18,-2,-7,0,-11,-8,-12,1,7,-6,8,3,-15,19,-7,-11,-19,-11,-6,-23,-14,7,-15,-5,-23,-7,-22,-2,-4,12,12,-9,-14,-5,-12,-5,-9,15,-18,-8,-16,-9,-20,-15,-18,-7,5,-11,-3,-7,9,-1,8,-2,-18,-4,-16,4,11,-8,-11,-10,9,-12,-12,14,-5,5,-1,-1,8,-6,4,-13,-13,9,-2,6,15,-7,-5,3,4,-1,-6,-7,0,5,1,6,3,16,-8,27,-12,8,1,-6,0,-10,-8,10,1,2,-11,-2,2,-9,-3,6,1,15,2,-16,-15,-1,-7,7,-14,8,-6,-11,-15,-8,-12,-6,-5,4,3,-13,7,-8,21,7,-4,4,6,15,16,-14,3,1,16,-10,-10,2,-7,7,10,7,14,-3,13,4,8,-7,18,9,13,12,-2,-5,-7,-5,-2,-9,-12,8,11,-14,0,-15,6,4,-2,11,-2,-5,-3,-4,-27,-4,14,-8,5,-20,9,6,-7,-1,-1,22,-1,-11,13,-10,-23,-1,1,-11,7,-21,10,8,-11,-8,-12,24,2,-18,-10,-12,0,-9,-13,1,-21,-16,-14,4,-4,-17,-10,-7,-9,-7,-6,7,6,-3,-8,0,-5,-7,0,9,12,1,-4,8,-7,-2,-5,21,0,3,-6,15,-6,-14,-6,5,-3,17,-10,13,1,-5,11,14,5,-13,17,1,11,8,4,9,-1,-10,-7,17,-3,-19,11,6,4,-7,31,-7,-13,4,1,5,12,-10,-27,2,18,-25,0,-13,-12,-6,10,-10,-8,10,-8,17,-5,-21,-11,-13,0,-1,5,-5,20,-1,12,-8,-13,0,1,0,14,-14,9,0,1,-18,-2,6,-3,-13,7,18,-8,7,28,3,18,15,-1,-12,9,-10,8,3,12,-10,-7,-3,-12,2,-12,13,-12,5,-6,8,-10,-12,4,-18,-2,-7,3,3,-19,7,-17,-12,-23,10,-20,-19,18,23,8,-31,-15,19,-12,-27,2,-6,-22,-23,-16,-6,13,-12,-7,34,11,-25,15,15,-2,-6,5,-11,-11,-13,-9,-19,13,-1,12,12,6,-27,-3,-12,-15,-7,24,6,8,0,-11,-21,8,-6,-13,-9,-7,-16,-13,12,-14,3,-17,3,9,-13,9,-2,2,-9,-17,-6,0,-5,-16,9,-3,14,-4,9,3,-20,-7,17,-6,-22,13,-2,-6,-9,-8,21,-10,-10,-3,16,-10,-13,2,2,8,-11,-7,0,-11,-14,-2,13,-3,-7,2,14,-22,-15,4,1,5,3,6,2,-7,-10,-4,-5,-16,-16,11,-6,-5,-10,-24,1,-14,8,9,-23,9,-10,-12,-7,0,3,-8,2,13,10,-12,4,-19,-1,18,-8,9,-5,-5,-1,2,5,25,9,17,8,-11,15,-4,0,3,0,13,-1,-1,-12,-16,-11,-10,17,-2,5,11,0,12,-11,-10,-4,12,0,11,5,-1,-11,9,9,-15,1,-11,1,5,0,-15,0,14,2,4,-1,-7,-7,29,8,-15,10,0,-14,3,8,-7,12,-3,-24,3,10,0,-21,-21,-13,-17,-33,-30,22,18,-6,-7,13,-29,-33,-11,3,-6,-17,-13,-12,-18,-29,-23,33,13,-4,-16,31,17,-12,8,31,15,-9,-3,12,-17,-21,-19,4,-10,6,3,-3,20,16,10,-4,5,5,14,4,-9,6,-14,-10,-5,4,5,-29,-7,-3,-2,-17,-20,1,-13,9,-9,24,0,-7,15,1,-5,23,-1,-12,17,9,-19,-7,-1,-4,-18,-27,-7,2,9,-5,-8,2,-1,-5,18,1,-23,-1,-9,-5,-10,5,-7,5,-15,3,-20,-15,5,-14,26,-7,-9,-8,-11,-12,-15,-1,-2,9,-8,12,-11,-17,6,-12,-8,-12,5,12,7,-16,-6,-6,7,-6,6,12,22,-3,0,-17,-10,8,-9,18,2,6,7,4,-8,-15,16,-5,-2,15,14,-9,3,13,-5,2,15,-7,-10,5,-4,-8,-6,-2,-5,-7,2,19,12,5,-7,-6,3,10,-11,3,15,-16,7,-2,-1,-14,-1,-4,17,10,4,-20,-2,2,-13,-15,-11,-33,-9,-12,-13,-7,7,13,-14,-13,16,3,-9,-3,12,-3,-6,-10,6,-7,9,13,11,2,2,4,-11,-8,-16,-10,3,-8,18,-18,0,-4,14,0,-5,6,1,2,-16,-16,9,-11,-10,8,1,-3,-1,18,5,-23,8,8,2,1,-19,-4,1,9,-6,16,-4,6,-4,5,-7,0,-6,2,14,10,-2,-8,12,1,-30,14,12,-7,-11,-7,-8,-7,8,4,-23,-15,1,-10,1,-8,3,8,2,-13,8,17,7,-7,1,4,-9,1,-16,-23,-10,0,5,17,-2,-7,13,9,7,-2,-7,-3,15,4,-23,-16,-7,-6,-16,-15,14,0,-6,0,5,-11,12,-9,-2,-4,-5,-11,-3,-7,-12,0,-12,2,-12,4,15,-7,25,0,11,7,8,12,23,15,-18,2,-4,5,-16,9,-3,-13,0,-7,-14,-19,16,19,7,5,7,-3,-2,-5,4,10,-3,-3,-15,9,-8,-7,5,-4,-2,-3,8,5,-4,0,-9,-4,18,11,-2,6,5,-11,1,-8,33,2,-12,1,-5,4,-7,24,19,-14,15,-17,-1,-7,4,-15,-8,-6,-4,-16,12,1,17,5,-2,-19,0,-4,-15,-13,-1,4,-9,-8,-7,-14,26,9,-2,6,-5,-16,-1,4,-23,-15,-22,-12,-13,-2,-8,4,-13,15,4,2,-11,-5,11,16,-10,-8,-13,-12,4,-7,-21,1,-8,10,17,-2,-9,24,11,13,-4,-8,1,4,-2,11,6,-4,6,-11,-7,-10,15,6,-11,-17,-6,1,11,-12,-3,-5,-15,12,12,-18,-8,-10,-3,-25,-16,-4,-19,2,-13,3,-8,-19,-5,12,9,-13,-8,-4,-1,-8,-2,1,-14,-2,-7,2,-14,-7,-19,16,-9,0,5,-13,-4,6,7,5,-6,3,-1,0,1,-14,-7,-1,-6,-3,20,3,6,10,-7,3,-7,11,8,3,-14,4,8,-4,6,-8,-4,-14,18,5,-2,-13,-3,-5,-13,-3,-10,-2,-5,12,-9,2,2,-10,10,-27,-2,12,-20,-6,-9,3,-9,-16,3,15,4,12,-3,-12,-5,-19,-20,-4,-2,-9,-19,-1,-27,-14,-10,2,-6,27,11,-20,3,-24,-1,2,-5,-1,-16,8,-15,-13,4,-5,2,-7,14,8,8,-25,-10,-8,2,-13,-14,3,5,9,-7,25,2,-19,-3,-9,-3,-27,-12,-18,-6,-16,-18,-1,-7,-3,-7,8,6,-12,7,-15,-1,-29,-7,-10,-7,-2,-4,6,-23,-10,9,27,13,-12,-8,-6,7,-27,-37,-8,15,-1,-10,15,-19,-6,-5,5,10,-14,-1,-4,13,-10,-30,-19,39,-12,-16,8,-19,11,-5,9,5,12,8,9,0,-15,-13,15,3,-2,-7,10,15,-4,-7,2,-3,14,-1,-9,-5,4,-6,-18,-14,3,6,-7,-5,-8,2,-10,1,19,-5,-31,-17,5,-3,3,4,19,10,-8,18,-1,23,10,8,20,-11,-12,-13,18,-11,-10,10,11,17,1,5,2,-9,7,-12,7,-19,2,2,26,-13,4,35,-1,15,-2,-20,4,-25,-4,-4,8,-18,-5,-29,-16,16,-23,8,1,16,-15,-2,24,-1,-1,-2,8,-24,-3,-11,-8,-11,-12,-5,3,0,-19,-11,8,1,-22,-21,4,-18,2,-7,-20,-24,-32,21,18,3,8,2,-17,3,5,-25,-2,-11,-13,8,-19,-5,-28,4,24,-3,-1,-19,-7,-10,-14,-9,9,-10,-6,-28,-16,-10,-8,1,3,1,3,-2,5,10,2,-8,-16,-16,-6,-10,-2,17,-5,14,-19,10,17,-6,-6,-14,8,16,15,-9,-16,5,-1,-4,-9,-3,8,0,5,-2,-3,-10,-10,1,10,-14,-8,-18,-1,-12,-15,-2,20,9,-6,0,-2,-1,3,-18,-12,-11,-18,-1,-27,9,1,-17,3,-6,13,4,-10,-12,-10,-10,0,6,2,-18,-6,1,0,-13,-7,7,4,5,-2,2,15,-8,27,5,-12,-14,3,5,4,-14,-14,10,-20,4,8,2,31,-10,8,-5,-3,-1,-12,-6,-17,-1,-9,8,14,-1,3,-4,4,-1,16,-5,-5,-4,10,-15,-14,10,11,15,12,1,-3,1,-21,9,15,0,-22,14,-5,2,-1,23,-17,8,18,-7,-12,7,-1,-8,6,6,12,14,-9,5,-5,13,12,6,-8,12,3,-8,27,1,-10,15,-5,2,-4,-11,-20,-21,1,-19,7,-3,-6,8,5,14,10,-9,-15,-6,-6,-3,-22,-18,14,-6,-16,8,4,29,-12,-14,-12,-20,0,3,5,-28,-12,18,-9,-14,1,-8,-15,-11,-34,-11,-23,-9,-12,-13,13,-17,-9,26,-6,-13,1,-9,12,-3,-16,-21,-16,10,-11,5,14,-13,-15,9,-2,-18,-21,-10,4,-21,-6,6,8,13,20,20,2,8,14,-8,0,13,9,0,7,1,-21,10,3,10,-17,2,-10,9,-12,-10,32,18,-10,11,-2,9,-7,-11,10,-3,5,-4,-14,16,-14,3,-12,17,1,-3,6,-3,-8,-29,5,0,3,-7,-4,11,-13,-18,-12,19,6,-4,7,-17,-15,-15,5,26,13,-2,-2,-1,0,16,5,5,-8,4,4,-6,-1,11,-3,-11,-2,8,-10,-9,-1,1,-11,-2,-6,-7,3,-14,-7,3,19,4,14,7,-18,-11,-5,-12,10,-8,-8,1,16,0,23,-26,12,13,-23,21,-10,-13,-13,2,3,6,3,1,-16,-20,20,-12,-5,4,4,-1,-6,10,-11,16,5,-2,-10,-1,15,-23,-7,4,-13,-2,18,-22,-19,-5,-9,6,-10,4,-20,-1,38,-5,-5,7,-24,-4,15,-20,-13,19,1,21,2,4,8,6,1,-10,-13,18,4,18,15,-1,-12,-7,-5,-12,7,-7,-1,1,10,-10,-8,5,3,14,-9,-7,-3,-11,1,-7,-11,3,-19,8,-1,-6,0,-10,7,-4,-4,-13,-3,3,-3,3,3,-7,-18,1,-8,-15,-1,-4,-3,-12,4,-5,-10,0,-3,-8,-5,0,4,11,-12,20,-5,9,-18,-31,6,-15,12,6,-21,6,-11,-9,33,9,5,18,6,-15,23,9,-28,-1,23,12,-6,-10,10,-15,19,22,-16,-2,-21,2,5,29,-32,11,0,9,-2,-2,4,-14,-1,7,-9,6,-24,15,16,-1,-24,0,-2,-5,-3,-2,34,8,3,8,2,-6,-2,-1,12,-33,8,16,11,-6,-2,-8,2,-13,13,2,2,8,-5,-3,-15,-34,-8,1,-6,-17,-5,-29,-13,-9,48,8,-12,-4,4,-7,3,-10,-13,18,-14,-9,-5,-13,-11,-2,-6,-2,-1,-13,-18,-7,-14,2,-30,9,-18,6,7,7,-6,-4,-2,-1,-1,0,8,-2,-17,-10,-7,-2,2,11,1,4,12,10,2,-6,7,-12,-5,-2,3,-20,4,8,-1,10,6,0,-12,-10,10,-17,12,4,13,-25,-13,-11,-1,17,-17,-10,13,-11,-3,0,-22,-6,-14,-13,-17,0,-6,2,14,20,4,-19,-8,-16,-2,-8,-28,-20,5,-10,-7,12,27,9,-8,-4,0,0,15,7,1,-13,-20,-21,1,-7,-4,-8,18,15,-10,-11,17,10,8,-4,6,10,-6,-3,-2,-19,2,-17,6,5,8,2,7,13,4,-14,-1,10,1,-6,0,-10,26,-18,1,6,-18,-8,-10,4,-18,-5,9,0,-8,-5,4,1,-3,17,-10,15,-15,-8,-1,-1,9,1,-16,-4,-18,10,-4,-32,-3,-4,-1,5,9,14,-5,-3,-10,1,-3,-10,-14,3,-1,2,-5,-11,-7,-5,-7,-4,-1,-3,-10,15,7,8,7,7,1,-12,19,-7,-5,10,13,9,13,-21,-6,-6,-15,-1,1,20,-21,-9,-18,1,9,-5,1,4,0,15,-5,-12,7,4,5,0,3,9,-15,-10,2,3,6,8,14,-15,3,-6,-17,-11,-15,24,-5,-11,-15,-14,-1,1,1,-1,-2,-23,-18,-4,-5,-5,-23,17,1,10,-20,-23,-7,-7,-18,-23,-1,0,-3,10,-3,10,-6,28,2,-8,7,-6,6,0,33,0,1,-12,-4,-5,-8,8,-6,18,-3,9,-10,14,-23,6,-2,11,6,7,-2,6,8,-2,-17,-11,-11,12,27,-13,-9,8,12,6,-4,-12,4,2,-14,-4,-5,0,-18,3,17,-15,-1,10,24,18,9,-1,17,6,-1,-6,-13,8,-26,14,27,-11,-2,-1,-3,-21,-2,-1,7,6,-20,-5,-20,-14,-14,-7,11,-9,-4,-30,20,-5,-7,-18,14,1,-3,21,-19,3,16,7,8,-25,-15,-22,4,-8,10,-17,-15,7,0,-8,8,-3,-12,-7,0,-5,-7,-11,17,3,14,-7,-13,-4,23,-12,-2,-13,-11,16,-8,-12,-2,12,10,12,-7,-18,-1,-13,20,-23,-5,-35,-9,12,-3,-23,-1,-6,0,7,1,13,-11,3,11,1,13,-12,-24,9,-12,2,11,-27,3,-7,0,3,-10,9,12,4,-13,7,-2,-12,15,1,5,-18,3,13,-7,-2,-17,-7,-9,19,-2,-1,-13,11,-18,-16,12,-12,5,11,-9,2,-4,-12,14,15,-9,-4,-10,13,-8,-14,12,-7,28,1,-14,-11,-7,0,9,3,-22,-9,1,12,-8,-26,-6,-22,8,19,-10,-4,12,9,-1,-13,1,6,-1,-5,-2,-8,13,-16,1,3,2,16,-2,2,-9,17,4,-7,-8,5,11,-8,-3,-12,-13,-4,29,4,1,-32,0,-19,3,-7,-15,2,-1,-12,-1,-8,2,-19,-6,22,15,-10,1,13,-13,-12,-2,16,3,-16,-4,-4,13,-14,-3,-2,9,4,-5,-6,-13,-6,-5,-8,-6,-22,0,1,-5,-14,-9,-3,16,3,5,-10,2,-4,0,-6,-1,-17,2,9,11,-15,-15,-8,-5,-16,-2,0,-1,23,15,-23,7,8,-1,-28,20,-11,-2,-25,15,-17,-6,6,19,-6,-13,-8,5,-19,-1,-28,0,-11,-6,2,15,-2,-15,10,28,10,0,5,4,-6,1,4,7,11,34,-27,-12,2,-11,-15,-2,3,2,-15,-9,-27,11,19,-2,1,6,-3,-26,-12,1,5,-18,-4,-7,1,-15,-14,9,6,-10,4,-7,-13,-12,-26,-6,14,2,6,-3,-10,-21,-19,-6,9,-6,-1,-26,-17,-17,12,-14,9,0,-5,-7,-15,8,7,-9,8,-7,30,-9,5,-15,-2,6,15,-3,12,2,7,4,6,10,11,7,29,-1,-6,-17,0,-11,3,-13,7,-9,1,-25,-10,21,23,2,-4,12,2,-11,-4,-1,-1,-15,-12,1,3,-11,-11,13,-1,-6,17,2,-4,-7,-8,-22,0,-12,-7,-9,-23,1,-14,6,32,12,11,-31,2,-24,13,-17,-25,-18,-4,-7,-21,3,1,-22,31,-12,-5,-21,22,-11,-10,18,4,7,3,7,6,9,-10,-2,-19,-22,-11,-10,13,2,-5,8,1,6,6,-8,3,-10,-3,-9,-9,-8,-11,-11,-2,1,4,-7,-8,-3,11,-1,15,-6,-4,11,0,0,6,0,3,1,-1,-12,-15,-7,-10,-4,7,3,-9,11,9,-9,9,4,7,-6,12,-1,-5,-16,-7,-1,-12,2,24,-4,11,11,1,-6,-2,-3,0,15,17,-19,21,-2,11,11,-9,16,-10,-10,2,-4,4,0,3,4,-6,-2,-6,5,4,9,-13,8,2,-7,9,-18,9,-7,-1,-2,1,-2,9,1,15,9,-4,11,6,6,-3,-10,5,6,-10,-21,-24,-6,-3,1,15,0,-6,2,-2,6,-5,-14,6,-9,-7,-17,-14,-2,-5,3,-21,3,-2,-10,-1,-15,-14,-5,0,-4,-13,-8,-5,-13,6,-7,-9,8,-15,14,-20,1,4,-20,-9,-18,21,17,1,6,-2,-8,-2,9,-22,8,-8,-14,-22,4,-15,-17,41,6,-24,4,-16,-6,-14,-3,-17,-21,-11,-9,27,17,0,-21,27,-12,-39,-4,-19,-6,-27,10,2,-7,-11,5,6,2,-1,-11,-9,6,-8,3,-5,-11,-11,14,0,-14,7,-14,-11,8,-8,3,-12,1,-6,4,8,-13,-13,11,-14,9,-1,-14,4,-10,-2,-19,-5,8,10,-8,15,-11,2,6,-17,13,-7,7,-14,-12,-11,-15,6,8,-2,-3,-9,9,8,7,-13,10,-5,25,4,1,-8,34,0,-9,-6,4,-23,-2,-27,-22,-4,-3,-22,-6,17,1,-6,-23,-13,4,-13,3,-17,2,-17,-5,11,-8,0,-9,-4,-5,-14,-2,-20,8,-21,8,6,1,-9,3,-18,-12,1,4,-9,-11,2,-23,-20,24,6,2,8,-4,1,-11,5,-7,-18,-8,-1,-4,10,-7,-25,-6,15,5,16,5,21,3,-10,1,-21,33,-3,5,10,25,-6,-10,9,22,-4,-5,-1,-13,10,20,6,-16,10,17,-2,2,-2,12,-15,-15,4,0,-9,-1,3,19,20,-8,-5,15,-6,17,-16,8,-2,-14,11,4,-6,3,-5,-1,13,-4,14,9,-10,3,-8,-5,-4,-7,2,13,-15,6,-3,-10,5,2,0,9,0,-13,4,5,-4,-20,8,10,9,-12,-15,-6,-12,-15,-13,-10,6,-1,4,-1,-1,-13,1,-1,-4,-14,5,2,4,23,2,-8,16,4,9,-9,-11,-9,2,8,-7,-6,-2,12,15,26,-2,-7,-1,-1,-10,10,-9,17,5,6,-10,-6,-6,15,20,30,20,-20,-3,8,-4,-11,-11,-5,-8,11,-4,-8,3,-5,1,11,-9,-5,-8,-7,12,-3,-5,-3,9,-11,-18,-3,-10,0,-13,15,-7,-16,-18,-20,-6,-2,13,-4,-3,-14,-20,15,-19,1,-20,-1,-13,-5,6,-11,-19,-23,15,18,-11,0,33,-3,-7,6,7,8,-5,7,-19,0,-12,-18,-2,-5,-8,0,9,2,-8,-7,5,-19,-15,-6,7,-3,19,-1,-14,-18,1,-7,-3,9,-2,-15,-10,-27,6,-5,19,22,23,8,-12,-9,-8,-4,-16,-10,-6,21,-6,-14,4,-8,4,28,1,2,-13,-11,-21,-16,-16,-22,-21,-6,-18,-19,-4,-1,-12,-5,-14,-11,18,7,-27,-16,0,-9,-2,-5,20,-10,-13,-7,2,-2,-17,8,-7,-12,-17,-6,-3,-5,-5,-10,7,-12,-14,-21,22,-29,28,28,0,0,-5,-6,-15,1,19,-4,-5,-21,7,-13,6,0,8,12,10,-4,-14,-8,-14,-16,-10,23,0,-11,1,-31,-9,-8,-1,-3,-4,-25,-12,7,-12,-15,-16,-12,19,-10,-15,-24,20,-2,-8,-21,-15,-4,6,-22,-18,-2,-10,9,16,16,-20,5,40,6,3,17,19,-12,5,-1,-7,-30,-35,5,-10,-7,-2,-1,1,-1,-28,14,19,-14,3,28,2,-14,-23,0,14,-9,-14,18,-8,-8,-18,-16,0,-5,12,8,-8,8,-8,0,33,3,-5,-14,-8,-32,-14,0,-13,-14,3,1,4,-2,-7,16,11,3,-2,-6,5,7,27,-8,-16,-17,-4,-3,12,-5,12,4,-20,5,8,6,0,-18,6,24,15,7,-2,-11,-13,1,2,13,-27,3,40,1,-14,-10,-19,-3,19,30,1,4,17,1,-12,3,2,-1,14,-6,4,-11,-9,0,-17,10,-8,19,10,3,2,-5,-7,4,1,11,0,-9,18,15,-6,15,-6,14,8,13,2,13,11,5,2,4,-5,-2,4,7,-2,-5,10,6,12,4,-8,-16,-10,-6,-3,15,-6,0,-16,-5,3,5,16,2,-10,21,-4,-2,14,-4,10,8,-8,0,-5,-19,9,11,-4,-4,3,16,-8,-6,18,-1,6,-5,0,11,-5,-4,-9,-5,2,10,-8,5,-18,-14,13,-5,24,0,2,5,-9,-1,-23,-7,-3,-12,-10,-10,4,8,12,12,7,-14,11,-20,-10,1,8,-11,1,19,4,-17,1,2,-11,-3,-11,-19,-12,-34,2,-1,-15,-9,-12,8,-2,0,-14,6,2,-6,-22,-24,15,-6,1,-2,-26,-2,-12,-8,20,-9,12,-4,-16,1,-13,-8,4,-5,4,17,-14,1,-7,-20,14,16,7,5,-17,8,14,2,-12,0,-2,-13,-14,0,-3,-4,1,18,12,-5,4,8,4,-4,22,0,-3,3,1,-8,3,-7,0,-5,8,-2,-12,-2,-14,-14,-6,-7,18,-1,-9,-1,-25,-13,-13,14,5,-6,-19,11,-4,-10,25,12,14,-7,2,18,-11,8,0,4,6,1,-11,8,0,1,0,18,-8,18,-11,-3,-2,-4,-9,12,-3,15,2,-2,5,1,-19,4,-15,-11,-14,5,-2,-6,-7,9,9,2,0,-5,1,-8,0,10,5,-5,19,-8,-7,10,-11,-8,6,15,5,-8,-19,8,-5,12,0,2,-4,-6,-6,6,-1,-8,-5,1,-8,-1,-4,4,36,-18,0,6,7,-9,-4,20,2,1,-13,14,4,0,1,-8,24,-4,5,5,-10,-23,4,17,-11,-1,0,1,-6,0,9,-6,-11,-15,-8,-9,2,13,-4,-8,-10,19,9,-13,10,1,-18,-12,5,10,-10,4,3,-6,-20,-8,-5,-2,-5,-5,12,8,5,-1,-5,5,-16,-1,-9,5,-13,-15,-8,-5,-16,-8,-19,-7,-12,-11,-5,20,3,2,14,-9,-2,-13,-10,-22,-9,-3,1,-8,3,14,-20,5,-9,-1,-27,-13,-10,-1,-21,12,-6,-9,1,-5,1,2,2,4,-15,1,-12,-9,-14,-2,-16,20,-21,-1,-6,21,-2,-11,20,7,-7,10,-9,7,4,17,10,1,5,9,4,3,15,-18,-13,-5,6,-1,-3,-1,-8,3,-13,-1,1,8,-13,3,-9,-13,-12,4,-22,5,28,17,22,0,-28,-22,-25,19,5,4,4,8,-20,9,-25,-12,-5,10,-1,-18,-38,-11,-13,17,-3,0,-5,28,-4,23,-9,13,8,11,-4,1,-32,-14,-21,8,-12,6,-8,40,-13,-8,-15,-17,-2,-3,-8,-3,-15,4,-10,14,-13,7,-17,-19,-19,-14,-16,-5,21,26,8,-11,1,-1,-9,-6,-20,-7,-22,-16,10,11,13,-15,-8,29,1,-22,2,-2,-21,-3,-18,0,1,-4,4,1,7,-2,-9,-28,5,-12,-28,-10,11,0,5,-16,1,-1,-7,-10,1,10,2,15,2,4,0,-12,-4,15,-17,4,-21,7,-10,11,12,-19,0,-8,-21,18,-15,6,-15,2,2,-2,6,8,-2,-5,19,-12,-8,-2,-9,-4,-8,-11,-10,-4,7,3,20,11,11,10,21,-6,-6,-10,-4,-5,-9,-3,-23,-10,2,4,-6,-7,5,1,-5,5,-9,-14,-2,-5,-21,3,5,-27,40,-10,17,5,-12,-23,-7,4,-24,-9,3,15,5,9,12,19,24,-6,16,6,13,5,0,-4,-6,-34,-19,6,-3,-7,-19,-11,15,10,13,1,17,-15,10,1,0,-6,-9,1,-10,-1,10,-19,-5,34,20,-20,51,-4,9,8,-4,-19,-32,-9,-10,-13,10,-6,-16,15,-12,-17,24,21,-13,9,-7,-20,-22,8,-2,-29,-9,6,9,-10,-1,-14,2,6,-27,-9,-20,-3,31,2,33,6,-7,-17,-1,3,3,11,8,16,-15,1,-16,8,-10,-3,1,1,3,-3,1,-6,1,5,-6,8,-16,-4,2,17,-7,16,-11,-2,-11,-6,-13,0,-14,-12,-16,-12,9,-7,-14,-10,-5,13,-11,10,10,-11,-11,7,-12,-11,-18,-21,-1,-7,3,-4,-35,1,-10,9,14,12,-2,-15,-9,-9,-2,-20,-7,-8,11,14,-17,9,10,4,-17,5,-13,10,-12,-2,-13,-8,0,-1,-28,8,-6,-13,-8,-1,3,3,9,13,-5,-6,-9,11,-2,12,-9,0,25,3,-12,14,-5,8,-14,-6,-7,-17,-11,-24,0,9,-5,-10,5,-5,-27,32,1,-2,-7,2,9,-12,-1,-11,6,1,40,-8,-8,-7,-16,-6,-13,-5,-1,-25,5,1,14,-21,3,-17,52,-17,-5,13,-19,-10,-17,-10,-5,-19,-8,-3,15,-3,-18,-9,-6,-24,17,8,-2,-6,-38,-9,-8,-5,11,-18,14,-7,-33,-25,20,8,5,23,5,0,-3,8,-10,18,4,4,-1,4,5,-12,7,2,2,15,4,3,-8,12,-5,-7,-11,-4,11,-8,-7,14,4,-4,-6,-7,11,-19,-21,13,-1,3,16,10,-3,-13,-7,4,-9,-5,13,9,-16,12,-7,-7,-13,-22,-9,-9,4,-27,-16,-11,-4,-2,-31,-29,-6,-8,-15,-10,-10,-2,5,-7,0,-20,-24,-13,1,5,2,-23,-9,-1,9,8,-3,14,0,-3,2,-7,23,-11,1,-2,17,-5,-2,16,10,-9,-12,13,-11,-17,-12,-16,5,9,4,-14,-17,-4,5,-7,-2,12,-3,13,3,0,-9,-2,-5,22,-3,-21,-7,5,6,-1,-16,5,-19,-5,-7,-2,20,-12,2,1,-7,6,1,-22,7,17,4,-18,0,5,10,-16,2,-15,1,-14,1,30,2,0,5,12,-2,-6,-6,15,9,-7,1,-3,15,-8,1,4,10,10,-6,2,0,-10,-8,7,1,-32,-13,-13,4,-16,-8,-4,1,-12,-12,-15,-13,4,-6,1,-1,-21,-9,-14,-15,-2,11,-20,5,-3,-3,-13,-1,-7,-8,-13,-6,8,4,1,7,3,-15,16,16,6,0,16,-9,-17,5,7,5,8,-5,-3,-6,-13,-11,13,7,-2,12,3,1,11,-1,9,-13,9,2,8,20,0,3,-2,3,13,-2,10,-15,3,-12,2,4,-25,-14,-1,14,-7,-5,9,-6,-9,-10,1,23,21,-9,-4,-13,-11,-3,-2,-4,-12,4,-5,-4,-2,-1,-13,11,-18,-19,4,-23,-7,-4,21,8,-13,-4,9,13,1,-4,-3,0,-16,6,-4,-19,7,7,0,0,-12,-10,-6,-7,-7,-2,-13,3,-1,3,-2,-15,5,10,0,10,8,9,-6,5,5,1,13,-11,8,-1,14,-3,-6,-1,-3,-4,0,-1,0,-4,-4,-3,6,11,-9,18,14,-24,-16,13,2,-12,-1,14,-12,8,9,-2,-4,12,-7,7,32,-3,-24,-18,-5,-9,-29,6,4,0,-14,-5,-22,24,21,32,6,-13,-4,-11,3,-18,8,1,-2,2,-5,23,-4,-7,27,-15,-17,-23,2,-22,-5,-13,30,12,-5,4,0,6,11,-7,-14,-13,2,-11,-19,-2,-9,5,19,-5,-7,-8,-2,-13,-11,-6,-8,4,-5,10,-2,15,-12,10,-9,-11,-4,-9,-3,4,-23,-9,4,3,-11,-21,-7,16,4,-4,11,-8,-13,8,-2,4,-14,28,-17,-14,3,-13,-10,0,32,10,1,2,-13,-6,-11,11,17,13,-12,-8,-9,23,25,23,-9,20,-10,17,4,-2,0,-22,-5,12,-9,5,-8,4,10,15,-12,13,-15,-5,5,21,-5,-10,-2,18,6,2,0,14,-3,10,-15,-9,-1,-11,-6,0,13,8,1,-15,23,-11,-2,-17,-16,18,27,5,0,-16,13,2,-5,-14,-18,-25,11,-23,6,13,-19,-16,7,-25,-15,19,-5,13,-8,15,21,-1,-23,-7,7,5,-7,-11,1,-11,-22,6,-3,-1,10,-7,-8,-12,-5,2,8,-7,-9,0,2,10,-11,-7,26,7,17,-1,-26,1,2,7,4,15,7,0,-6,9,9,-14,-3,-11,-11,-19,-8,24,16,-4,0,-6,11,-8,-17,-13,-14,-4,-3,-23,-9,-33,0,-12,1,-3,0,7,-3,2,-25,-12,6,17,2,-6,-5,1,23,-20,0,-10,-11,5,-24,-8,3,-29,4,-20,1,-2,-1,2,8,-12,3,-1,5,-14,-11,-14,8,-12,16,-5,-15,14,-10,20,2,-12,7,-12,-14,-12,-14,7,-8,6,6,-1,-4,8,-6,-7,-10,-3,10,-15,10,-4,26,-24,-4,-10,-22,-18,9,-10,3,-24,2,-13,5,-1,-4,-5,8,11,-3,-2,-8,14,-5,0,-6,-5,9,-23,1,-15,4,-16,-12,-7,2,10,-16,7,-9,-5,-13,-10,6,0,9,2,9,-4,4,-20,16,4,-11,19,-12,2,-1,-2,25,2,9,11,10,22,-20,-16,2,-3,-9,-6,-5,4,16,-7,4,8}
+
+#define CONV3_BIAS {18,36,-46,-45,64,8,13,-19,28,1,14,-57,23,20,-2,32,48,-11,85,73,-7,52,125,33,125,13,92,-72,89,-1,11,70}
+
+#define IP1_WT {38,-13,5,-20,15,-4,-3,13,36,-19,10,14,-18,-17,-11,15,25,-18,-16,-9,-9,-8,-4,21,-11,10,4,6,7,9,-14,-9,17,-6,1,8,18,5,14,12,0,2,9,-8,-3,15,-7,2,-18,-6,-26,20,-6,9,10,-2,12,11,-10,-7,18,-12,-12,41,18,6,11,-3,-1,2,11,24,1,22,9,6,4,33,-18,-12,-26,-22,7,3,-2,-8,-3,-8,19,-16,28,-18,1,2,16,-26,-30,-18,-12,-30,9,9,-7,13,7,12,-11,16,-2,-1,14,-10,15,11,4,-15,-5,-12,7,22,-15,-12,-7,1,22,1,-12,29,3,1,-3,-12,-5,-7,-1,22,20,-6,-20,25,3,5,1,2,-17,-2,-2,4,4,0,15,-19,6,-7,-20,11,-18,-26,14,1,0,-9,4,-8,11,-16,-1,15,-16,-7,17,-13,-10,1,2,8,14,-2,-16,32,-10,-10,12,-16,9,-11,-10,-15,3,9,-30,58,4,-20,6,-10,-6,11,0,-1,13,14,-14,0,-3,-12,-4,22,2,2,14,1,10,1,-12,-8,17,-12,-1,-10,-9,-9,-2,11,-28,-25,-6,-5,4,10,-3,11,6,16,13,-3,-6,5,35,-12,-1,5,26,-3,-29,2,-4,-6,-15,-6,-11,8,-8,-12,1,-13,-2,7,12,-16,7,-5,11,20,-6,-2,42,21,36,-4,-12,1,-4,25,6,0,-12,5,28,-5,1,5,-15,1,-2,1,-5,-4,-10,41,-14,9,-11,-23,0,33,0,-9,13,-9,-3,6,1,4,1,3,-9,4,2,-16,-2,21,-32,-9,6,-12,-2,3,-7,29,-8,-27,10,-3,-3,10,-20,-3,12,0,-4,-4,-11,7,-6,8,2,-11,6,7,-6,-13,-2,-4,17,-11,5,0,11,1,4,-6,-17,-9,-25,7,4,4,21,17,14,-5,4,-12,-17,5,46,-7,17,-10,22,0,-9,-13,-13,12,-4,1,-4,-17,-2,-7,-14,-14,-14,7,9,-11,-2,3,6,15,4,6,3,8,20,10,16,-4,-20,-10,25,7,-4,5,3,1,-2,-2,8,2,9,-2,-6,2,-5,-11,4,1,24,-10,-11,11,-17,-4,-5,-14,11,2,2,0,10,13,-31,9,-14,13,19,21,-29,-10,4,9,-33,3,9,0,-13,-16,-1,-3,-4,20,3,-2,12,-6,-38,-16,-17,-8,10,12,18,-10,-8,16,25,8,-4,-1,4,-12,-6,-8,-2,11,-10,2,-16,-11,40,-17,11,5,4,-21,-1,25,33,-5,12,-7,1,6,2,-4,5,-17,17,12,-18,3,6,-8,-9,33,-5,10,-22,-3,16,-3,-22,29,45,-5,-5,-19,11,13,-10,-12,-15,8,1,16,14,-3,-4,7,-9,-5,-6,1,2,5,-15,-32,-11,-9,8,-8,9,3,-18,-4,23,12,4,-14,36,3,-4,41,14,-3,-2,2,-3,12,4,-4,8,-15,-2,7,8,8,3,2,4,11,-1,10,-26,12,-7,11,-16,-1,28,-25,19,8,-5,-8,-3,-8,-4,16,-8,-14,-9,3,16,8,8,8,4,-12,3,-6,-12,3,22,-7,-21,-11,-14,-4,-1,7,-10,-3,6,13,-14,61,-10,-14,-15,-3,13,5,-30,-20,-15,-25,5,10,-9,12,8,-1,-7,5,-17,-1,-13,0,11,-6,60,5,0,-20,6,21,-22,6,-12,-9,1,-3,1,-19,-21,-7,-4,7,-15,-6,-9,11,-5,-5,12,-12,6,8,15,2,-6,-23,-23,0,-4,6,-8,-9,-21,31,-5,3,-5,1,5,-1,-7,-6,30,-14,-3,11,11,5,-4,0,15,-7,-8,-3,-4,2,-15,-4,-20,-7,13,-10,-15,-19,-25,-16,76,-15,17,26,2,7,-16,-17,-14,-1,-9,21,-4,-5,2,42,-6,2,-8,-6,6,6,-5,3,-10,-2,6,14,-12,0,4,22,26,-5,-12,-1,-4,28,19,2,11,-22,27,-20,-6,15,-9,1,-10,-9,4,-6,-5,4,0,2,5,-11,-9,-11,-6,16,22,-4,-3,2,1,-7,11,6,6,8,-13,-9,-16,7,1,7,-16,-15,-2,-3,11,3,-12,6,-17,-15,18,-5,11,8,-10,-8,22,5,-6,-4,-17,-10,-2,12,-16,2,-7,-5,12,4,-18,1,9,-14,-5,1,-4,13,-6,-2,11,-8,4,1,-8,-8,0,1,6,-4,23,4,-3,-7,1,20,-11,-8,1,-14,3,12,10,-6,-5,44,11,5,-2,-3,24,3,6,2,1,0,-13,7,2,13,-9,7,9,2,-14,2,27,-14,1,-10,3,1,23,-10,6,4,-5,12,11,-7,-3,-7,1,-11,-9,12,-21,7,-10,-9,-14,17,-2,-2,-4,2,24,-8,-12,-4,4,14,5,21,12,-7,0,-3,3,-12,0,2,5,-5,11,-4,6,-2,33,-10,-2,15,-6,-10,12,-10,5,6,7,-2,11,3,1,16,2,-11,-6,11,-10,-5,-3,6,-7,-27,5,1,-1,-2,-2,3,-18,0,4,-10,4,1,-3,-10,5,-7,13,-16,-15,22,2,8,-2,16,23,-11,19,-3,-12,-11,9,-11,-24,8,-17,-5,-3,-22,6,2,8,12,-17,10,4,-1,-6,0,-17,5,5,-1,-22,1,1,3,31,-7,6,-3,5,6,8,-4,-1,-11,11,-12,-10,31,-8,-2,-10,-9,28,2,-10,-8,-19,6,7,4,-16,17,-5,9,-17,-11,-3,13,15,-14,-5,10,-19,0,-2,7,-6,1,2,13,3,4,-14,-1,-14,-7,-11,46,18,2,6,-10,-18,55,14,-4,-1,3,7,-12,23,19,8,0,-12,9,-4,-11,-10,-21,7,9,4,-16,-2,-6,18,-14,-15,-9,-11,-10,-8,3,4,-21,3,-9,9,13,0,19,8,-12,-8,-30,1,6,6,9,-23,-1,3,-25,39,-27,11,-19,8,-12,7,17,0,10,-7,-5,-2,19,-3,-12,-20,9,4,18,4,4,10,-6,10,-20,1,6,-3,6,4,5,-7,-3,-6,-8,5,16,14,12,-20,2,-6,9,-14,-2,-26,2,12,12,-15,-16,14,6,3,-8,-5,-1,-4,0,-12,1,6,6,1,8,-4,-9,-13,-5,-16,42,-11,7,-8,-21,-2,-5,-13,-15,-11,-7,5,-11,15,32,-3,-10,6,-10,11,-8,10,19,-17,-28,-1,-14,-8,-12,-5,2,-12,3,31,5,-19,33,3,10,-9,-1,4,-15,1,12,0,-8,-20,2,2,-13,1,-5,11,0,-17,1,-8,5,4,3,15,27,4,-2,5,-36,2,-2,-16,0,12,-5,-3,6,31,-12,-14,0,-8,-1,-14,8,29,-8,-2,5,-3,1,-12,-4,10,12,-4,-8,19,-1,-15,-1,9,14,2,-16,-2,15,3,10,-11,-5,-2,2,9,2,-12,4,11,0,3,2,-10,-11,15,1,0,-23,3,-3,-23,0,-6,-12,-1,11,-12,-13,2,-4,-5,-3,17,0,0,0,9,-3,4,5,-9,-11,4,-5,7,-9,-1,-9,11,-7,-16,-3,-9,-7,-11,8,-2,-6,3,11,3,-4,-7,-14,1,12,-12,-1,-9,15,19,8,5,2,26,7,-19,-7,-17,-4,-7,-1,33,-15,1,-8,1,-4,-6,-5,-3,-14,10,-1,-2,12,6,8,-7,26,-6,-12,6,0,31,-9,19,-11,-2,14,-6,16,-1,1,5,6,-4,-13,4,11,-6,2,7,-6,-15,2,-3,7,-3,-13,2,-5,-6,6,4,-4,11,-2,32,-3,12,0,20,-1,-8,-1,-10,5,18,-37,-13,-5,16,-3,11,6,10,-3,-2,9,1,-17,1,-13,4,4,5,-6,2,1,11,-18,-7,-11,11,-2,-9,-3,7,0,-16,6,3,3,9,-9,1,26,-9,3,-6,-12,3,1,17,1,-5,4,2,3,-22,6,-18,-18,-17,-15,27,6,9,5,9,12,-9,-2,-13,-3,-12,10,0,-3,-8,-3,8,7,16,1,-9,38,14,-9,-8,0,-8,6,-11,-19,-3,-9,-18,13,5,-5,13,-4,-2,-8,-15,5,42,-14,-4,0,0,-3,12,-2,-5,5,18,-39,13,-6,12,7,13,6,8,0,7,2,-49,23,-15,-11,23,3,1,11,-1,-3,7,-1,-26,24,7,-2,-11,3,15,2,14,3,-5,21,-19,-17,4,-4,-16,-18,9,-11,25,1,5,-7,7,-2,-15,0,-5,6,10,-2,5,7,-12,-8,-4,10,16,0,-32,7,-7,-26,-24,20,-5,4,-6,2,-5,-4,-3,6,13,-17,10,14,-3,-11,-9,15,4,1,-11,-8,-10,0,20,18,19,-5,22,-11,23,-2,-8,5,9,11,2,-11,31,-14,0,-14,1,11,-6,28,30,-7,-7,9,14,-6,8,1,-5,22,17,-19,-18,-13,5,18,3,11,-1,3,3,-7,4,-11,-3,-9,-30,20,-18,14,8,11,-1,23,-13,5,-11,0,-8,-4,-5,-9,10,2,2,0,17,14,-21,25,-18,-2,-8,0,1,0,-1,-29,17,-4,-18,18,-10,7,9,3,-3,0,-5,23,18,8,9,9,17,-14,4,10,-10,3,-13,-4,-3,6,-9,21,-25,2,6,-2,-26,23,-9,1,20,8,9,-12,-2,3,-6,-2,-10,-6,5,-3,23,-7,14,-7,-14,3,-7,-4,-16,-6,13,-3,-5,-5,30,-6,7,7,6,5,-23,12,8,-18,-14,-6,23,-14,-5,4,-1,19,18,1,-6,6,-14,-2,9,21,5,5,-1,2,2,-8,4,-5,2,-8,-14,-1,-3,15,13,6,-10,0,3,1,5,-12,12,-6,10,-7,16,3,22,10,-6,25,-19,-2,-11,-15,8,-14,6,-9,10,-3,8,5,-2,-13,-10,-4,-5,0,-1,-5,-1,-16,-3,3,6,4,22,9,17,-2,-6,-16,25,1,4,4,23,-10,0,-2,-26,10,2,25,22,-1,0,1,-16,-5,-7,-10,-22,-14,10,-7,15,31,15,-17,-7,36,12,-22,-3,-7,10,8,-2,2,7,-4,8,2,-11,6,17,-15,2,-22,-33,-19,19,-23,-8,1,9,-10,10,2,4,5,-6,17,6,0,11,-8,-10,-18,-6,-2,21,3,-11,-1,4,6,2,17,15,-13,-1,7,27,-11,-1,-2,2,-9,2,5,3,2,-3,-3,3,18,12,-1,11,-7,24,-7,-5,-9,16,3,6,-5,8,7,1,-12,-2,15,9,-18,1,-1,-12,0,-5,5,9,-17,31,-4,-8,-10,-12,9,-2,9,4,-18,12,-11,-6,5,0,3,16,2,1,10,-16,-4,9,-6,-3,-2,9,-10,-16,12,5,9,-6,31,11,-2,-16,-12,10,3,1,-9,-8,10,4,-7,-6,-15,6,-10,4,17,-24,17,2,-33,9,-23,-1,-1,32,-5,16,-8,3,12,21,-1,-24,-1,-24,27,-3,-8,18,-1,-10,-7,45,-39,-18,2,-4,-6,5,5,-19,34,15,36,11,8,-7,-14,-11,0,0,-11,2,6,-18,-25,-17,1,-3,-15,-31,37,-9,-14,10,-24,1,-16,1,13,-21,-11,-5,15,5,6,27,4,27,24,-5,-19,37,-19,-18,-10,-17,-17,-16,-1,18,14,11,12,6,35,-17,35,-14,-12,-5,7,1,-8,-9,10,-8,-14,1,23,1,-24,-7,-4,-20,49,18,15,8,-12,-30,10,0,-7,-8,10,-3,-2,6,-25,-22,-10,-10,0,1,9,-18,-7,6,-11,11,-6,7,-12,1,-16,-15,-10,22,-5,86,-12,16,-41,-11,-1,-1,12,26,11,-7,12,-20,42,6,8,16,6,-27,4,2,-24,-20,7,43,-15,-5,-2,-8,3,-15,12,-16,-4,5,-5,1,2,9,3,-17,19,4,-11,-1,8,0,-13,6,-10,15,12,-28,-14,55,-4,13,16,-42,-5,46,-10,-8,-3,-14,-13,-15,0,26,-7,-8,25,34,-12,-34,22,-10,-9,-17,-5,11,-11,-14,-6,-6,-9,0,14,7,-14,-19,7,-8,37,-13,-7,-7,17,-16,19,23,-14,-13,-7,-18,9,18,-20,-25,1,-22,-26,14,-28,16,-17,-6,4,6,-26,-6,-5,-6,-17,-5,-5,19,13,22,-16,-14,4,-8,-15,3,2,8,7,-3,-6,-2,17,9,5,1,-12,-14,0,-14,-9,11,15,39,-5,-25,2,-18,-5,4,-1,23,18,-9,-7,2,22,-10,10,-13,37,14,-11,-9,-6,-5,14,-6,-9,-8,0,-8,6,28,-7,7,25,-13,-6,25,-3,7,-11,-14,-8,-7,-14,15,10,6,11,33,-2,-23,-16,10,14,-3,8,-10,0,-14,17,7,2,24,-6,-9,23,-1,-19,-7,14,-14,-4,-2,6,2,5,6,-1,-11,9,5,-7,9,-7,-6,14,-14,-6,3,9,0,-1,-4,2,14,-22,-11,18,8,-36,2,-1,9,-14,-4,2,-8,4,-1,5,-8,29,-16,10,-1,1,-8,35,1,10,4,-17,-13,15,-4,0,0,22,-31,4,18,-7,0,-2,-11,-15,29,10,3,7,3,5,-16,26,-6,33,-8,8,2,-7,9,12,11,10,11,10,2,-4,-17,9,-16,-29,-7,-1,-19,29,-11,0,3,-3,1,26,23,-3,7,-4,19,-5,-29,20,21,7,-4,3,-23,-5,-11,3,1,-27,-5,20,-12,22,-5,7,14,-6,-15,-16,5,-19,-7,11,-2,-16,-7,-12,-12,-21,-9,3,-9,1,-14,11,-11,-9,6,-27,-13,-7,-6,4,49,-7,4,9,-13,-12,56,4,11,14,-15,12,19,-4,-25,11,-17,-22,15,4,-6,-8,2,-5,0,-11,1,-23,-6,3,21,-12,-1,-7,-22,-23,-1,19,1,-7,-10,-20,5,-8,5,-21,-1,-2,13,-6,-11,5,-9,-9,-13,18,-3,2,5,-12,-6,30,-13,-4,-18,20,0,8,-8,8,4,0,-7,6,5,6,29,9,42,-2,-12,7,14,-10,-13,1,-1,-17,8,-19,4,-17,-13,-20,8,25,-1,-17,19,10,5,10,-6,3,-12,14,30,-6,-11,-8,-4,-17,-12,-9,-12,41,-16,-21,-2,-15,22,2,9,2,-5,5,2,22,-8,-13,-19,56,-16,6,33,-4,35,-3,10,-15,13,-11,-5,11,0,1,-5,3,-6,21,-12,-6,-16,7,15,-6,-5,-15,1,-8,1,-3,-17,-29,-2,1,-12,9,-8,-8,-8,30,10,18,17,-34,10,5,2,17,-14,-6,-3,0,-22,6,20,-32,-5,-21,-16,8,-8,1,-2,16,-3,-6,-20,-13,5,3,10,13,-9,-13,11,0,4,5,-10,-9,5,-19,10,-4,-11,-3,-12,-4,-11,-7,-21,-30,-10,6,14,8,-2,-1,16,1,19,-15,-14,4,-1,-4,4,-7,12,-13,-12,29,-1,3,0,2,4,-11,-3,-3,-22,4,-6,3,6,9,-25,16,-4,-14,36,3,5,2,-15,-4,1,-11,13,-4,-3,-4,0,-4,-3,44,14,-2,-7,-7,13,-1,-6,-9,2,0,28,-13,-8,-6,1,-5,-6,-9,6,6,10,-3,6,-2,12,-15,5,0,0,17,-2,-18,4,6,2,3,-7,-2,-10,-19,-4,-7,-3,-4,3,9,-17,10,-4,-10,-12,-2,-10,7,-22,-7,-7,1,7,-2,6,-8,-8,7,18,9,-5,3,-6,-4,-10,4,-14,-11,-7,9,13,1,-5,-15,27,7,-4,-13,0,-9,11,8,11,0,-1,0,-4,9,5,9,-15,5,-10,27,-8,6,11,15,-11,13,-25,-15,-16,-9,9,-4,14,-7,-6,-2,-2,3,2,-21,-8,-1,-22,-5,-27,-6,4,9,7,13,0,-7,-2,-8,-12,5,6,-5,-8,-7,-2,-5,8,7,-16,1,16,1,4,0,-6,11,7,-14,-6,15,-4,17,-5,-1,5,24,5,5,-14,11,-8,-6,-18,-3,-14,-13,3,-4,-10,8,-7,19,-2,4,6,36,22,8,18,-20,-8,10,-7,1,-12,8,-5,4,-8,7,-2,-3,-7,-6,-16,0,-9,11,10,3,-1,-9,-6,0,-3,-8,-11,2,-13,19,-1,-22,4,0,-6,0,-10,-12,12,7,-12,-5,-17,3,-12,-4,12,-5,27,19,-11,10,-6,13,7,1,-1,27,-8,12,7,6,-2,-6,6,-7,-16,24,-10,-2,-12,-11,13,-10,-5,-19,-27,-14,-11,1,-1,-15,-2,18,-19,-10,3,3,-3,19,9,-11,-8,-5,24,-3,2,20,-18,-24,-5,11,4,14,14,2,-9,8,0,-9,-12,-2,12,-2,17,-19,-17,4,16,17,-10,5,-5,14,15,5,20,-10,3,-8,24,-16,-4,-1,4,-20,-10,-20,-5,-2,5,2,5,6,-22,-18,3,-8,-7,5,5,-3,12,0,18,-8,12,-2,13,-4,2,3,-4,11,-15,-13,-14,11,0,-4,-10,-10,-22,17,25,20,-4,-10,-5,34,-2,29,3,4,-12,-8,-11,9,-10,13,-16,-5,3,-2,6,8,-4,-5,-10,1,-2,-6,15,3,14,-7,-5,6,-5,-2,13,7,-9,-13,-10,14,-7,-4,6,-2,8,-15,29,15,-14,15,-8,48,-2,-13,-3,-8,-6,-20,12,-3,6,-9,-16,-4,-8,-8,31,-6,11,-3,0,-10,-10,-6,17,6,-12,1,18,-10,1,9,2,3,2,-27,17,-5,-8,-6,-7,-2,6,-15,-12,-12,13,-12,-10,1,-6,10,13,7,0,-13,8,-18,0,25,7,-7,4,-8,-5,1,9,-3,-2,-12,-3,-4,-22,-7,4,6,18,1,1,-11,-7,7,5,-3,15,-6,5,10,-22,11,-9,-16,10,-6,6,2,21,-2,-1,2,12,-10,-2,-4,5,3,20,3,10,-9,-7,-4,-10,12,-14,-6,2,1,-8,7,5,0,-9,-4,46,-14,4,12,-13,3,2,0,8,4,31,-13,6,-7,1,-14,-2,8,4,-12,9,-13,-7,5,4,1,10,-7,-14,-6,-7,10,15,1,-4,-4,11,-2,-3,-13,15,-4,-11,-8,4,2,7,10,-1,-7,37,-15,-3,-7,-16,2,13,11,-3,-23,3,-19,-5,-2,-21,9,-8,1,0,8,10,-4,0,-4,-17,11,6,9,-22,12,-11,11,-1,14,10,22,2,1,6,-11,-7,-4,-4,5,-5,-13,9,-9,-5,-7,-9,-17,1,9,-2,3,0,7,-1,16,-5,14,-4,3,-6,-12,8,16,1,7,-14,1,0,-4,9,-14,1,1,7,13,-3,11,7,9,5,-12,5,-8,0,-2,18,-15,-9,-5,-13,12,-7,-5,2,13,-11,3,2,19,21,-16,-8,12,13,7,4,2,-18,-4,-5,-6,-16,-12,-16,0,4,9,4,-10,9,0,-7,10,-8,6,-5,6,-20,-14,-6,-5,3,-23,-10,-4,18,3,-10,6,-7,15,-8,7,0,-22,3,-21,-2,5,-11,33,2,-6,6,-13,-7,14,1,10,0,13,-20,-16,-15,21,-16,16,5,40,5,1,15,-10,8,17,2,-21,-24,3,-9,5,3,-4,-6,-7,-13,-4,0,2,-23,28,-4,0,6,0,3,11,1,-13,-6,-8,16,-3,36,2,8,6,-12,20,6,8,9,-7,-5,6,3,-1,16,-14,-10,-1,40,-16,-5,12,26,-1,5,-3,23,21,-14,-5,0,2,-3,15,6,-13,5,-14,-4,-1,-16,-13,-16,20,-1,23,0,-38,-2,-10,17,16,-9,-24,-9,7,17,9,-8,-10,11,0,-26,6,-5,-5,-8,-17,1,1,10,0,-11,-16,-18,-10,5,11,14,7,-22,5,-1,-1,-9,1,-5,18,-17,17,-15,-6,-7,31,-4,-4,-1,4,6,-2,-4,-11,1,-15,-3,-5,11,1,1,-16,-6,-1,7,4,-5,18,0,-9,2,17,-14,-15,-8,-25,-7,-9,13,14,5,12,-4,31,-6,2,-1,0,7,3,-18,18,-5,-7,14,-13,-11,-6,-10,-6,2,-16,-14,26,9,-3,28,-9,9,7,-2,-2,-15,-1,3,9,-6,-24,-2,2,-7,-1,3,3,21,-3,3,-7,-10,18,-1,-7,14,1,22,-10,-18,-5,26,7,-6,-6,-8,-6,-2,7,2,-18,10,9,9,3,-2,5,-11,16,27,-5,-5,-16,-12,-14,-3,7,2,-16,-17,-1,-10,7,0,-8,22,-9,7,-5,-1,5,4,13,-6,8,7,-10,-2,-5,-8,4,-1,-2,7,-16,0,-2,-12,3,-10,-3,-2,1,-8,-1,-13,5,5,9,16,-4,14,6,12,4,7,29,14,3,-4,-6,-3,22,-23,-5,15,-28,5,2,8,-12,5,-18,8,5,-3,-18,-8,4,-17,18,5,-6,-8,-12,0,-5,-2,-10,1,6,-17,6,10,-8,-6,17,2,-5,5,11,1,-5,-4,-26,-3,14,-10,-4,3,-11,-11,-16,-3,-1,-5,2,9,2,24,17,8,4,-4,38,16,14,6,-6,-11,-2,14,-10,11,-11,12,4,-8,-8,-26,-13,13,-8,-14,21,1,-8,10,11,22,-17,7,-4,-7,-10,0,-11,18,9,5,0,10,-17,0,-2,2,15,1,-2,-7,-2,2,17,-6,-14,-13,7,11,3,1,14,0,10,8,-11,20,-19,0,-4,16,8,-13,3,4,-1,4,0,29,-12,-24,26,4,11,-14,-12,-10,15,15,-5,1,6,-3,-8,3,-13,-15,7,-6,1,-3,-11,2,-18,14,-1,-17,-2,12,12,-6,12,-23,-13,9,-18,4,0,5,-3,-14,20,7,-6,-6,-11,10,-7,-6,6,-24,4,-18,26,-23,-2,18,-14,-13,-3,-10,28,-4,30,-22,9,-13,-17,11,-19,-9,-12,14,2,-6,25,27,0,1,-7,-17,-6,-16,4,1,13,-12,-6,-6,-11,2,-12,-22,17,-5,-15,-7,-4,5,15,35,0,-3,10,-14,13,-16,4,7,-5,12,-1,11,-2,-23,-9,-3,10,-8,-3,-5,9,12,-3,-12,-4,6,3,-26,-7,5,-24,-11,-3,-9,23,-9,-32,-16,3,30,0,16,7,5,-1,0,-15,-7,40,-20,-6,-9,-2,-13,-7,-2,-2,-4,0,-22,-4,12,-14,5,-1,-3,-6,-8,2,41,32,-10,-6,3,-10,-15,-16,10,-12,-7,-12,-5,-13,51,4,-9,5,-16,15,2,1,-10,40,-14,9,36,1,-16,-7,-3,6,5,25,23,-15,-6,-14,-11,-4,-2,-9,3,-2,17,-5,-4,0,10,17,18,-1,1,-17,3,8,-6,6,15,-1,2,-14,5,-10,7,-5,11,-1,0,-10,3,13,1,-10,16,7,-8,-6,-6,-13,-3,9,20,4,2,-13,-9,-22,-8,-2,-16,12,5,-16,7,-15,9,6,1,5,2,8,9,-7,15,-2,7,35,-11,0,-2,1,1,-9,17,-7,7,-7,-20,-8,11,-2,6,9,0,10,-4,-11,29,7,0,-2,-10,-15,-3,-1,-4,4,-15,-27,1,12,22,-10,-3,20,-17,19,7,-3,5,37,-4,9,18,-3,-7,-12,-3,15,2,0,16,-11,-12,7,8,10,-2,-15,20,-14,2,13,-1,6,4,13,17,15,6,8,-6,9,-7,6,16,4,-2,-3,-7,14,-14,2,-3,-10,-7,-14,4,8,-3,10,0,12,-4,4,5,-5,-10,17,42,-9,2,5,2,5,3,-3,-14,12,2,6,4,-41,-6,2,-3,9,3,0,-7,-8,7,1,-3,11,-3,0,-11,4,2,-3,23,-11,-3,-8,10,-21,26,12,-9,16,-8,16,2,-8,13,-13,-8,-16,-18,18,-19,8,-3,2,-6,-21,8,1,-13,-17,-14,-7,6,18,-21,-36,16,8,20,-13,-8,-16,8,-9,2,-3,2,-5,-5,-7,-3,-12,-4,0,3,-7,-5,-9,12,17,-16,-6,-18,-19,7,25,-12,-17,9,1,-14,-3,-14,6,4,-17,-5,-1,-13,-7,-4,15,-6,5,1,-5,1,-4,-2,1,3,9,-28,-9,-28,-10,28,-3,-12,-6,24,6,-5,-7,-6,1,5,1,38,-34,-3,-14,-15,14,-4,37,2,-8,-21,-21,-6,-13,1,6,-46,-12,-8,-5,5,10,3,-15,28,-10,4,-4,-12,2,1,5,-13,10,19,-12,2,7,-8,-3,0,-13,-33,-5,10,0,13,-2,-2,1,-21,-6,6,-19,-3,14,-21,9,7,6,23,-1,-23,-13,8,-2,16,1,0,-4,11,7,5,-6,-11,-10,0,1,20,6,12,-2,-1,-5,20,-14,5,44,4,1,-7,-7,10,1,-12,22,6,1,10,-6,-9,4,3,3,0,5,-1,0,0,13,-10,-1,-14,13,0,8,11,-14,-15,19,-11,-4,-3,-15,2,4,-9,37,11,-28,-4,-6,-4,-2,-17,-3,-2,-5,-28,19,15,-8,-30,-1,-13,4,6,-3,8,-9,18,6,-2,-24,-14,-13,-16,3,12,34,8,9,0,-3,-9,18,-13,0,-8,-11,19,-1,15,-6,37,7,-12,-1,11,-2,-12,3,-3,-29,2,-10,0,-7,36,-18,-10,-4,-9,0,3,-1,12,-8,-6,-14,13,18,24,12,-1,-4,40,3,-10,10,4,-3,21,14,13,-2,11,12,-5,-11,-6,11,-2,18,7,4,-3,-3,-2,10,6,6,6,-11,9,-14,-14,6,17,11,0,0,1,-1,8,-3,1,-3,5,0,14,-3,4,12,3,-4,-1,-19,-9,-6,3,-1,-1,-7,8,7,10,-14,10,-19,-7,3,10,-8,-2,-1,2,-7,-8,-7,2,26,2,17,-3,5,0,6,4,32,-3,-4,-3,-13,-11,-7,-10,12,4,11,33,0,-12,-10,11,5,16,-7,9,-4,-4,-16,-8,-8,14,2,9,-6,-5,-11,-6,14,-13,-6,-5,-8,-7,-3,-11,28,9,8,6,5,10,-11,-8,3,-23,-16,1,12,-14,0,-2,18,3,-10,5,25,9,-20,0,15,-3,1,4,1,-10,-7,-7,16,23,-7,21,0,-14,2,3,6,-14,-3,-15,-5,-15,-4,-8,14,5,4,-19,4,-6,-18,-8,15,-2,8,-4,3,-6,-5,-11,14,16,-10,-12,-3,-10,6,-1,-6,-9,12,-4,-9,-8,-1,-4,30,-4,24,-11,16,-2,7,6,27,5,-10,-2,0,17,-8,-14,-7,-10,3,27,29,-19,-11,-5,2,-10,-1,-14,2,-2,0,-9,1,-2,23,-23,15,-8,-12,21,4,14,-6,-1,-11,-1,10,-5,11,16,-3,9,35,-7,2,1,6,-4,-11,-7,-14,-3,-8,18,9,12,7,-12,34,-1,-27,9,11,7,-9,-8,9,6,-9,-4,7,-4,-10,10,10,-11,6,-7,4,-11,-6,0,-4,-1,10,-2,15,-13,13,-31,24,1,-13,-19,8,-2,-5,7,-4,10,-4,-10,-10,-10,-8,-1,-10,-8,-3,1,-9,-3,1,1,-11,-2,6,-10,34,-5,12,-15,34,-1,-20}
+
+#define IP1_BIAS {30,-121,-51,77,40,20,46,-35,28,-33}
+
+#define CONV1_BIAS_LSHIFT 6
+#define CONV1_OUT_RSHIFT 9
+#define CONV2_BIAS_LSHIFT 4
+#define CONV2_OUT_RSHIFT 9
+#define CONV3_BIAS_LSHIFT 1
+#define CONV3_OUT_RSHIFT 7
+#define IP1_BIAS_LSHIFT 1
+#define IP1_OUT_RSHIFT 8
+#define INPUT_MEAN_SHIFT {125,123,114}
+#define INPUT_RIGHT_SHIFT {8,8,8}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-cifar10/readme_iar.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-cifar10/readme_iar.txt
new file mode 100644
index 0000000..8ca1d5c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-cifar10/readme_iar.txt
@@ -0,0 +1,7 @@
+CMSIS NN Lib example arm_nnexample_cifar10 for
+  Cortex-M0, Cortex-M3, Cortex-M4 and Cortex-M7.
+
+The example is configured for IAR Embedded Workbench for ARM Simulator.
+
+When changing target, remember to change the ARM_MATH_CMx and __FPU_PRESENT
+Preprocessor defines for C/C++ Compiler
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-gru/arm_nnexamples_gru.cpp b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-gru/arm_nnexamples_gru.cpp
new file mode 100644
index 0000000..340dc33
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-gru/arm_nnexamples_gru.cpp
@@ -0,0 +1,221 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2018 Arm Limited. All rights reserved.
+*
+*
+* Project:       CMSIS NN Library
+* Title:         arm_nnexamples_gru.cpp
+*
+* Description:   Gated Recurrent Unit Example
+*
+* Target Processor: Cortex-M4/Cortex-M7
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of Arm LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+* -------------------------------------------------------------------- */
+
+/**
+ * @ingroup groupExamples
+ */
+
+/**
+ * @defgroup GRUExample Gated Recurrent Unit Example
+ *
+ * \par Description:
+ * \par
+ * Demonstrates a gated recurrent unit (GRU) example with the use of fully-connected,
+ * Tanh/Sigmoid activation functions.
+ *
+ * \par Model definition:
+ * \par
+ * GRU is a type of recurrent neural network (RNN). It contains two sigmoid gates and one hidden
+ * state. 
+ * \par
+ * The computation can be summarized as:
+ * <pre>z[t] = sigmoid( W_z &sdot; {h[t-1],x[t]} )
+ * r[t] = sigmoid( W_r &sdot; {h[t-1],x[t]} ) 
+ * n[t] = tanh( W_n &sdot; [r[t] &times; {h[t-1], x[t]} ) 
+ * h[t] = (1 - z[t]) &times; h[t-1] + z[t] &times; n[t] </pre>
+ * \image html GRU.gif "Gate Recurrent Unit Diagram"
+ *
+ * \par Variables Description:
+ * \par
+ * \li \c update_gate_weights, \c reset_gate_weights, \c hidden_state_weights are weights corresponding to update gate (W_z), reset gate (W_r), and hidden state (W_n).
+ * \li \c update_gate_bias, \c reset_gate_bias, \c hidden_state_bias are layer bias arrays
+ * \li \c test_input1, \c test_input2, \c test_history are the inputs and initial history
+ *
+ * \par
+ * The buffer is allocated as:
+ * \par
+ * | reset | input | history | update | hidden_state |
+ * \par
+ * In this way, the concatination is automatically done since (reset, input) and (input, history)
+ * are physically concatinated in memory.
+ * \par
+ *  The ordering of the weight matrix should be adjusted accordingly.
+ *
+  *
+ * 
+ * \par CMSIS DSP Software Library Functions Used:
+ * \par
+ * - arm_fully_connected_mat_q7_vec_q15_opt()
+ * - arm_nn_activations_direct_q15()
+ * - arm_mult_q15()
+ * - arm_offset_q15()
+ * - arm_sub_q15()
+ * - arm_copy_q15()
+ *
+ * <b> Refer  </b>
+ * \link arm_nnexamples_gru.cpp \endlink
+ *
+ */
+
+#include <stdio.h>
+#include <stdlib.h>
+#include <math.h>
+#include "arm_nnexamples_gru_test_data.h"
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+#ifdef _RTE_
+#include "RTE_Components.h"
+#ifdef RTE_Compiler_EventRecorder
+#include "EventRecorder.h"
+#endif
+#endif
+
+#define DIM_HISTORY 32
+#define DIM_INPUT 32
+#define DIM_VEC 64
+
+#define USE_X4
+
+#ifndef USE_X4
+static q7_t update_gate_weights[DIM_VEC * DIM_HISTORY] = UPDATE_GATE_WEIGHT_X2;
+static q7_t reset_gate_weights[DIM_VEC * DIM_HISTORY] = RESET_GATE_WEIGHT_X2;
+static q7_t hidden_state_weights[DIM_VEC * DIM_HISTORY] = HIDDEN_STATE_WEIGHT_X2;
+#else
+static q7_t update_gate_weights[DIM_VEC * DIM_HISTORY] = UPDATE_GATE_WEIGHT_X4;
+static q7_t reset_gate_weights[DIM_VEC * DIM_HISTORY] = RESET_GATE_WEIGHT_X4;
+static q7_t hidden_state_weights[DIM_VEC * DIM_HISTORY] = HIDDEN_STATE_WEIGHT_X4;
+#endif
+
+static q7_t update_gate_bias[DIM_HISTORY] = UPDATE_GATE_BIAS;
+static q7_t reset_gate_bias[DIM_HISTORY] = RESET_GATE_BIAS;
+static q7_t hidden_state_bias[DIM_HISTORY] = HIDDEN_STATE_BIAS;
+
+static q15_t test_input1[DIM_INPUT] = INPUT_DATA1;
+static q15_t test_input2[DIM_INPUT] = INPUT_DATA2;
+static q15_t test_history[DIM_HISTORY] = HISTORY_DATA;
+
+q15_t     scratch_buffer[DIM_HISTORY * 4 + DIM_INPUT];
+
+void gru_example(q15_t * scratch_input, uint16_t input_size, uint16_t history_size,
+                 q7_t * weights_update, q7_t * weights_reset, q7_t * weights_hidden_state,
+                 q7_t * bias_update, q7_t * bias_reset, q7_t * bias_hidden_state)
+{
+  q15_t    *reset = scratch_input;
+  q15_t    *input = scratch_input + history_size;
+  q15_t    *history = scratch_input + history_size + input_size;
+  q15_t    *update = scratch_input + 2 * history_size + input_size;
+  q15_t    *hidden_state = scratch_input + 3 * history_size + input_size;
+
+  // reset gate calculation
+  // the range of the output can be adjusted with bias_shift and output_shift
+#ifndef USE_X4
+  arm_fully_connected_mat_q7_vec_q15(input, weights_reset, input_size + history_size, history_size, 0, 15, bias_reset,
+                                     reset, NULL);
+#else
+  arm_fully_connected_mat_q7_vec_q15_opt(input, weights_reset, input_size + history_size, history_size, 0, 15,
+                                         bias_reset, reset, NULL);
+#endif
+  // sigmoid function, the size of the integer bit-width should be consistent with out_shift
+  arm_nn_activations_direct_q15(reset, history_size, 0, ARM_SIGMOID);
+  arm_mult_q15(history, reset, reset, history_size);
+
+  // update gate calculation
+  // the range of the output can be adjusted with bias_shift and output_shift
+#ifndef USE_X4
+  arm_fully_connected_mat_q7_vec_q15(input, weights_update, input_size + history_size, history_size, 0, 15,
+                                     bias_update, update, NULL);
+#else
+  arm_fully_connected_mat_q7_vec_q15_opt(input, weights_update, input_size + history_size, history_size, 0, 15,
+                                         bias_update, update, NULL);
+#endif
+
+  // sigmoid function, the size of the integer bit-width should be consistent with out_shift
+  arm_nn_activations_direct_q15(update, history_size, 0, ARM_SIGMOID);
+
+  // hidden state calculation
+#ifndef USE_X4
+  arm_fully_connected_mat_q7_vec_q15(reset, weights_hidden_state, input_size + history_size, history_size, 0, 15,
+                                     bias_hidden_state, hidden_state, NULL);
+#else
+  arm_fully_connected_mat_q7_vec_q15_opt(reset, weights_hidden_state, input_size + history_size, history_size, 0, 15,
+                                         bias_hidden_state, hidden_state, NULL);
+#endif
+
+  // tanh function, the size of the integer bit-width should be consistent with out_shift
+  arm_nn_activations_direct_q15(hidden_state, history_size, 0, ARM_TANH);
+  arm_mult_q15(update, hidden_state, hidden_state, history_size);
+
+  // we calculate z - 1 here
+  // so final addition becomes substraction
+  arm_offset_q15(update, 0x8000, update, history_size);
+  // multiply history
+  arm_mult_q15(history, update, update, history_size);
+  // calculate history_out
+  arm_sub_q15(hidden_state, update, history, history_size);
+
+  return;
+}
+
+int main()
+{
+  #ifdef RTE_Compiler_EventRecorder
+  EventRecorderInitialize (EventRecordAll, 1);  // initialize and start Event Recorder
+  #endif
+
+  printf("Start GRU execution\n");
+  int       input_size = DIM_INPUT;
+  int       history_size = DIM_HISTORY;
+
+  // copy over the input data 
+  arm_copy_q15(test_input1, scratch_buffer + history_size, input_size);
+  arm_copy_q15(test_history, scratch_buffer + history_size + input_size, history_size);
+
+  gru_example(scratch_buffer, input_size, history_size,
+              update_gate_weights, reset_gate_weights, hidden_state_weights,
+              update_gate_bias, reset_gate_bias, hidden_state_bias);
+  printf("Complete first iteration on GRU\n");
+
+  arm_copy_q15(test_input2, scratch_buffer + history_size, input_size);
+  gru_example(scratch_buffer, input_size, history_size,
+              update_gate_weights, reset_gate_weights, hidden_state_weights,
+              update_gate_bias, reset_gate_bias, hidden_state_bias);
+  printf("Complete second iteration on GRU\n");
+
+  return 0;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-gru/arm_nnexamples_gru_test_data.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-gru/arm_nnexamples_gru_test_data.h
new file mode 100644
index 0000000..4fd2bb0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-gru/arm_nnexamples_gru_test_data.h
@@ -0,0 +1,23 @@
+#define UPDATE_GATE_WEIGHT_X2 {-62,83,-58,-89,-80,1,-93,31,101,95,121,-83,71,18,-98,-5,44,-100,-16,-73,25,62,34,-22,-16,42,9,-125,60,-78,15,-76,-76,-63,71,-25,78,-66,38,-118,-71,-120,-80,28,33,51,82,-105,26,-47,38,86,-114,44,90,-98,105,-123,24,95,-12,11,49,-35,78,104,104,17,-116,-40,-83,4,88,-110,-111,-98,18,-89,120,-84,66,-69,-8,-22,-91,-29,-41,110,55,-124,-67,103,-40,-100,1,-25,-68,-62,-89,-75,-20,-78,101,-92,-51,-97,-54,59,-78,41,34,-102,-9,-53,56,103,-55,13,81,-75,-20,-37,29,36,110,84,-80,-127,-68,-33,-70,-16,-42,-9,-104,107,-81,-16,42,-74,-63,-4,-128,-109,-105,55,-51,-68,-88,19,-39,116,-7,66,52,-29,63,-94,71,-2,-127,31,-103,120,124,41,-13,-23,127,59,-22,54,-2,32,-87,-109,85,-31,-5,-59,-122,-97,-14,-88,-19,43,-30,115,42,14,10,121,28,-63,83,-85,101,40,23,-39,74,-99,73,50,-20,123,-88,-13,-126,-25,70,-11,16,-28,121,-29,20,-69,104,117,-40,-1,-97,-12,31,32,15,-32,77,31,16,40,107,-52,-52,-89,-17,124,-95,54,48,-40,37,24,-46,42,119,5,-118,-45,-10,106,83,57,-74,-10,-56,85,37,-25,83,-31,-54,111,-78,-96,-114,-65,-100,28,-31,-111,33,66,74,-43,112,119,-80,-26,74,-81,-123,55,-126,32,-66,110,-86,-118,-21,15,16,26,13,-109,41,-16,88,81,-82,-55,-89,109,-52,118,-39,57,-16,86,-68,-10,-19,110,-50,-17,-84,103,-3,94,-8,50,15,-44,-87,6,18,8,61,66,-108,-67,-6,107,-68,25,25,25,-82,71,62,121,-31,-4,17,-6,-60,-17,116,-67,45,117,-90,12,-68,20,121,-65,-43,74,-104,-42,-69,35,4,-17,5,95,-82,18,65,43,-57,89,1,-8,37,-51,10,67,4,-50,-18,81,-120,44,98,16,-98,25,127,88,-111,-49,114,111,-17,-74,40,-18,35,19,31,48,-23,53,102,41,89,-27,87,-54,-121,-113,97,125,125,-108,58,-17,8,70,-67,-55,59,42,-85,78,27,16,66,67,54,-74,33,-19,72,77,126,-122,-7,-109,58,78,-88,15,2,16,37,-34,-114,-88,-53,88,115,19,7,-67,93,80,-48,-11,-61,31,38,29,-59,-70,0,25,106,-7,-44,53,62,19,-64,109,70,-103,-114,97,57,112,24,-66,-127,29,29,-31,-87,-125,54,-98,101,-39,56,-88,-63,-113,-73,-91,80,112,-27,-75,-42,-5,79,60,-55,23,-61,66,51,39,-91,96,-60,-64,-1,75,55,-108,73,38,75,-113,-9,-92,-92,-3,-30,93,-27,-100,-55,125,52,72,110,12,84,-83,65,-79,92,11,87,-106,35,-38,-24,-79,15,-11,-109,-22,95,82,-1,-2,-113,116,-64,93,-62,-11,101,35,-91,51,-6,21,29,25,-16,68,-103,-111,-23,-123,-80,24,-17,-7,53,23,114,-13,-105,-88,120,13,-25,-40,29,-38,-43,3,2,-121,-110,54,-43,30,66,28,60,-81,-6,-8,126,-80,64,-42,126,75,-69,-116,-41,81,94,31,-116,5,-46,5,-21,-105,78,-20,-34,54,46,-124,120,-83,44,-17,-52,-23,-110,34,-35,31,61,88,-108,-38,31,117,-26,38,-57,65,9,0,59,124,14,-39,-95,-91,107,-34,85,-83,-31,-68,-78,-86,21,-118,56,60,-3,-116,33,53,-94,85,77,91,-94,100,-89,97,88,111,36,74,-110,7,-74,91,-112,21,32,-59,98,36,10,-41,44,-114,-88,92,111,72,43,58,42,-125,-11,96,126,25,96,-105,-128,-70,85,-82,-17,103,23,-37,76,58,108,16,-116,-44,22,89,0,6,-108,27,-34,88,-125,22,-45,-116,28,-29,-70,-3,-81,-80,42,119,105,-40,-109,105,64,5,72,-32,-95,90,60,6,-29,40,-19,57,89,-50,34,-123,-32,-18,20,9,-19,-81,-45,-120,-120,20,2,18,70,75,100,64,126,-9,63,-82,114,-62,106,-11,104,-9,-13,88,-40,101,73,108,52,33,116,-54,-114,-47,85,2,-117,-80,100,-20,98,-75,-83,-24,-125,-91,-97,95,-46,15,-94,-21,53,-27,-18,65,87,112,38,-115,-27,37,-84,1,103,85,-50,36,-49,-119,68,20,119,-113,43,-67,105,44,4,-48,16,-42,83,-39,106,31,-34,-76,-51,68,82,-111,-116,-104,-118,109,-29,-6,-91,81,-102,-76,-82,64,121,27,-98,-24,-88,36,115,59,-84,-121,4,29,45,73,110,-56,-12,109,-88,85,-30,87,18,118,23,21,106,40,115,78,-72,-103,11,83,44,117,-63,98,30,115,123,-39,25,15,84,52,46,77,64,-104,125,-13,34,125,65,6,57,-128,-2,115,7,-65,-73,82,72,-109,99,43,-94,-106,-39,-4,-127,58,123,-128,29,-80,4,51,109,-50,-38,25,-13,-52,-106,87,76,44,78,101,16,-102,-20,104,23,107,-88,18,-85,119,-21,-53,-84,-7,-8,-114,23,-54,74,80,77,-40,19,-75,-41,60,77,82,-96,-121,-43,114,-124,-1,-75,32,34,-117,21,64,-87,-100,-29,-36,-45,-46,-111,4,-44,-94,-117,100,-25,-27,105,95,15,88,25,-38,-88,122,62,-62,-28,95,-86,125,-83,-9,-100,101,-124,22,21,-91,50,-100,-27,-92,115,86,85,33,-112,-43,61,114,62,-31,-84,-7,5,-26,-10,-21,-89,60,-96,48,-34,88,-80,-91,92,12,118,-2,-38,83,-50,-109,-111,-26,-109,-78,-7,84,60,-95,15,-71,112,126,71,36,39,-42,-85,-126,-68,105,-18,-127,48,-41,57,-93,13,-25,-71,66,-43,-23,122,4,-70,123,115,124,-61,-32,18,-18,49,123,-101,37,-50,-111,-73,124,-18,54,-64,93,-69,16,112,21,-56,56,127,113,-48,-57,-4,85,-84,53,44,28,-126,-59,-11,94,58,-64,112,82,127,58,50,5,-6,-102,90,-18,-86,104,17,108,-64,-22,73,-102,-17,-31,-11,-105,-40,-49,84,-82,104,57,30,112,-119,-92,78,-92,35,90,-45,-13,-75,-125,-19,-83,-75,29,15,-33,127,-14,29,-80,61,41,67,-14,-18,101,101,108,-24,-61,-90,-59,-48,-114,1,-14,106,52,109,-45,-100,74,-33,-68,-94,-68,-22,-99,31,-86,85,-27,-70,69,127,92,125,-95,117,-87,-8,-71,18,94,-90,103,-31,-1,-50,-60,-2,96,31,-1,-98,75,104,-6,-38,-24,127,94,-48,97,-96,4,-108,106,76,-31,-7,-41,58,-13,-72,-81,-116,-24,-45,46,-20,114,97,-14,125,11,22,26,27,-2,-88,-28,-76,119,50,52,66,65,120,-42,-43,-59,-56,-28,-42,-87,-18,-47,-85,74,119,97,-6,-127,-86,30,18,-43,48,-73,22,-5,34,122,9,115,-32,-63,-13,61,119,18,-113,-12,80,26,-39,-76,-101,-104,-6,48,38,-82,-52,-91,-38,112,110,115,76,69,100,-116,109,3,-35,16,94,24,110,86,25,-5,84,2,62,57,-121,-28,-108,29,127,-25,89,16,-86,15,-68,97,-115,-73,-110,-13,41,16,-47,-74,75,-71,-52,-20,-29,3,-34,68,-2,-29,63,-5,95,-79,26,-42,-91,-109,-19,107,-102,62,111,-35,80,36,55,-65,26,76,-86,26,-88,-116,110,84,-62,-13,120,-31,-47,-32,84,-98,58,74,18,-22,5,-83,-3,11,53,114,32,-118,16,-91,-74,-67,-68,78,-34,102,88,-80,-5,63,-35,22,-87,-97,-30,-76,94,116,44,-109,-122,38,112,-103,99,-119,49,35,107,108,47,54,11,-50,-73,37,-56,71,-125,108,-47,15,-115,-65,-90,-13,-27,-16,-94,72,-101,-74,-58,27,121,-91,110,-101,45,-54,105,-8,-88,-66,-71,-128,-35,-53,-50,-51,-85,113,96,16,-72,-80,-54,78,47,75,-82,-115,-53,40,-39,54,-43,23,-35,43,81,125,-8,51,49,-91,122,123,-102,-65,-78,19,14,51,-68,60,43,-36,105,44,-100,36,89,-40,123,31,105,26,-128,63,-49,-115,48,96,-91,-73,99,37,2,3,-52,-103,-11,10,31,-106,-119,-67,118,-71,-67,-52,-12,43,-21,99,-64,-88,64,100,-62,-11,-32,23,-90,68,-102,116,-21,-78,1,108,-2,116,-122,114,53,-33,102,65,33,73,92,-79,-51,-50,-65,49,76,119,-51,15,-21,95,-109,80,17,7,115,115,-117,-77,-39,-115,-19,-83,-35,-122,56,94,1,-13,83,8,-84,72,-88,87,77,-82,-125,-18,75,10,-106,51,-59,120,-85,22,-45,-68,-44,-38,64,38,-75,-69,122,88,53,18,41,-108,48,38,-127,34,-85,36,-116,-96,56,105,38,76,92,-41,99,-101,-100,112,74,57,60,85,-14,95,0,-73,-46,12,-93,-14,-78,-1,-2,-10,34,111,115,-91,16,-79,76,-108,-8,-84,33,111,-98,2,-6,8,0,-77,1,52,18,-5,-77,-46,-80,-20,-61,-30,-81,-73,-7,49,-107,-25,-97,-125,69,-89,31,-124,-108,76,96,58,88,24,49,79,11,-43,-60,100,108,62,21,-72,-111,81,46,-108,-107,29,90,-13,55,-23,-63,-10,-128,-124,86,88,3,-39,-39,98,-57,-24,-97,-124,85,-84,-78,4,11,59,-73,120,66,21,-73,20,-95,91,-53,76,98,-29,49,-76,-74,-67,-80,-29,-106,111,60,32,-127,-87,104,30,95,-21,93,-23,-97,26,-46,63,12,-28,123,12,30,102,-115,36,74,-54,-54,-103,-57,-95,-72,-60,24,-14,-41,27,9,19,-74,-12,-65,-7,17,122,-85,123,16,-127,22,75,-85,-28,-50,125,-102,-28,24,120,-53,-128,-108,-65,-37,60,-53,-10,28,-38,-11,71,-45,21,-77,-108,-115,-24,103,-29,121,-23,11,-102,-115,-108,-78,-55,84,-17,-58,-8,-118,-119,-56,1,-109,42,-94,51,54,6,-30,56,12,23,-10,121,-113,-74,9,12,0,-93,67,51,-110,44,-69,-40,-72,49,-16,-31,-16,9,-43,7,90,96,-63,-24,-74,-26,35,-16,109,-101,38,87,-13,11,-18,-54,33,37,106,84,79,80,23,-76,-80,-45,-106,56,3,-103,-92,86,-81,68,90,-126,-125,102,-83,-36,83,97,-39,-44,-14,-14,79,-9,-31,119,114,29,-27,-29,55,-72,-3,54,49,-40,22,-37,54,68,71,66,-66,-23,49,69,-73,83,-14,-70,9,117,-63,111,65,66,92,58,-56,15,20,52,-72,-4,34,-94,119,-95}
+
+#define UPDATE_GATE_WEIGHT_X4 {-62,78,83,104,-68,28,-33,-63,-58,104,-89,17,-70,83,-16,-85,-80,-116,1,-40,-42,101,-9,40,-93,-83,31,4,-104,23,107,-39,101,88,95,-110,-81,74,-16,-99,121,-111,-83,-98,42,73,-74,50,71,18,18,-89,-63,-20,-4,123,-98,120,-5,-84,-128,-88,-109,-13,44,66,-100,-69,-105,-126,55,-25,-16,-8,-73,-22,-51,70,-68,-11,25,-91,62,-29,-88,16,19,-28,34,-41,-22,110,-39,121,116,-29,-16,55,42,-124,-7,20,66,-69,9,-67,-125,103,52,104,-29,117,60,-40,-78,-100,63,-40,-94,-1,15,1,-76,-25,71,-97,-2,-12,-76,-68,-63,-62,-127,31,31,32,71,-89,-25,-75,-103,15,120,-32,78,-20,-66,-78,124,77,41,31,38,101,-118,-92,-13,16,-23,40,-71,-51,-120,-97,127,107,59,-52,-80,-54,28,59,-22,-52,54,-89,33,-78,51,41,-2,-17,32,124,82,34,-105,-102,-87,-95,-109,54,26,-9,-47,-53,85,48,-31,-40,38,56,86,103,-5,37,-59,24,-114,-55,44,13,-122,-46,-97,42,90,81,-98,-75,-14,119,-88,5,105,-20,-123,-37,-19,-118,43,-45,24,29,95,36,-30,-10,115,106,-12,110,11,84,42,83,14,57,49,-80,-35,-127,10,-74,121,-10,-56,-8,85,50,-120,37,44,-34,37,15,-25,-44,98,-114,16,-88,83,-87,-31,6,-98,-53,25,88,-54,18,111,8,127,115,88,19,-78,61,-96,66,-111,7,-49,-67,-114,-108,-65,-67,114,93,111,80,-100,-6,28,107,-17,-48,-74,-11,-31,-68,-111,25,40,-61,-18,31,33,25,66,25,35,38,19,29,74,-82,-43,71,31,-59,48,-70,112,62,119,121,-23,0,53,25,-80,-31,-26,-4,102,106,41,-7,74,17,-81,-6,89,-44,-27,53,-123,-60,55,-17,87,62,-54,19,-126,116,32,-67,-121,-64,-113,109,-66,45,110,117,97,70,125,-103,-86,-90,-118,12,125,-114,-108,97,-21,-68,15,20,58,57,-17,112,16,121,26,-65,8,24,70,-66,13,-43,-109,74,-67,-127,-55,29,41,-104,-16,-42,59,29,42,-31,88,-69,81,35,-85,-87,78,-125,-82,4,-55,-17,27,54,16,-98,-89,5,109,95,66,101,67,-39,-52,-82,118,18,54,56,-74,-88,-39,65,57,43,33,-63,-19,-113,-16,-57,86,89,72,-73,77,-91,-68,1,-10,-8,126,80,-122,112,-19,37,110,-51,-7,-27,-109,-75,-50,10,-17,67,58,-42,78,-5,-84,4,103,-50,-88,79,15,60,-3,-18,94,81,2,-55,16,23,-61,-16,66,68,-52,44,-23,-114,51,-103,39,-111,-110,-88,34,92,-91,-23,96,-123,-35,111,31,72,-60,-80,-64,24,61,43,88,58,-1,-17,75,-7,-108,42,-38,-125,55,53,-108,23,31,-11,117,96,73,114,38,-13,-26,126,38,25,75,-105,-113,-88,-57,96,65,-105,-9,120,-92,13,9,-128,0,-70,-92,-25,-3,-40,59,85,124,-82,-30,29,93,-38,14,-17,-39,103,-27,-43,-100,3,-95,23,-91,-37,-55,2,125,-121,107,76,-34,58,52,-110,72,54,85,108,-83,16,110,-43,12,30,-31,-116,-68,-44,84,66,-83,28,-78,22,-86,89,65,60,-79,-81,21,0,-118,6,92,-6,11,-8,56,-108,60,27,87,126,-106,-80,-3,-34,-116,88,35,64,-38,-42,33,-125,53,22,-24,126,-79,75,-94,-45,85,-116,15,-69,-11,-116,77,28,91,-29,-109,-41,-22,81,-94,-70,100,-3,95,94,82,31,-89,-81,97,-80,-1,-116,-2,5,88,42,111,119,-113,-46,116,5,36,105,74,-40,-64,-21,93,-105,-110,-109,7,105,-62,78,-11,-20,-74,64,91,5,101,-34,35,54,-112,72,21,-32,-91,46,51,-124,32,-95,-59,90,-6,120,21,-83,98,60,36,6,29,44,25,-17,10,-29,-41,40,-19,-18,57,65,110,4,-56,51,89,87,-50,112,-12,109,109,-50,34,38,-123,-115,-88,-38,85,25,-32,-27,-18,37,-30,-13,87,-52,20,-84,9,1,18,-106,118,87,-19,103,-81,85,23,76,21,44,-45,-50,-120,36,106,78,40,101,-120,-49,20,-119,115,16,78,-102,2,68,18,20,-72,-20,-103,104,70,119,75,-113,11,23,83,107,100,43,64,-67,44,-88,117,18,126,105,-9,44,-63,-85,98,119,63,4,-82,-48,30,-21,115,-53,114,16,-62,-42,123,-84,-39,-7,106,83,-11,-39,25,-8,15,-114,104,106,-9,31,84,23,52,-54,-13,-34,88,-76,46,74,77,80,-40,-51,101,68,64,77,-104,-40,73,82,108,-111,125,19,-13,-75,52,-116,33,-104,34,-41,125,60,116,-118,-54,109,65,77,6,82,-114,-29,-47,-6,57,-96,-128,-121,85,-91,2,81,-2,-43,115,114,-117,-102,-80,-76,7,-124,-65,-1,100,-82,-20,64,-73,-75,82,32,98,121,-75,27,72,34,-109,-117,-83,-98,-24,-24,99,21,43,64,-125,-88,-91,36,-94,-87,-106,-100,-97,115,95,59,-39,-29,-4,-36,-46,-84,15,-121,-127,-45,58,-46,-94,4,-21,29,123,-111,-128,4,53,45,-27,73,29,-44,-80,-94,-117,-109,100,-78,-84,-18,53,101,-25,-7,-27,84,44,101,28,108,105,60,95,-95,-126,-24,-59,-61,15,15,88,-71,-11,-90,94,-59,25,112,-38,126,58,-48,-64,-114,-88,71,122,36,112,1,82,-14,62,39,-62,-42,127,106,58,52,-28,-85,95,-126,50,109,5,-45,-86,-68,125,105,-6,-100,-102,74,-83,-18,-9,-127,90,-33,-18,-68,-100,48,101,-41,-86,-94,104,-68,-124,57,22,-93,17,-22,108,-99,21,13,-91,-25,-64,31,-22,-86,50,-71,-100,66,73,85,-102,-27,-27,-43,-92,-23,-17,-70,-31,69,115,122,86,4,-11,127,-105,92,85,-70,33,123,-40,125,-49,-95,-112,115,-43,124,84,117,-82,-87,61,-61,114,-32,104,-8,57,-71,62,18,-31,-18,30,18,112,94,-84,49,-7,123,-119,-90,-92,103,5,-101,-26,37,78,-31,-92,-1,-10,-50,-21,-111,35,-50,90,-60,-89,-73,60,124,-45,-2,-13,96,-96,-18,48,54,-75,31,-125,-1,-34,-64,88,93,-19,-98,-83,75,-80,-69,-91,16,-75,104,29,-6,92,112,12,21,15,-38,-33,-24,118,-56,-2,56,127,127,-14,94,-38,127,83,113,29,-48,-80,97,-50,-48,-109,-57,61,-96,41,4,-111,-4,-26,85,67,-108,-14,106,76,-113,-31,-12,-2,-30,-29,-76,-7,80,-41,26,63,94,-5,116,58,-39,-13,-76,95,44,-79,-109,-72,-101,-81,-104,26,-122,-42,38,-116,-6,-24,48,-91,112,-109,-103,-45,38,46,-82,-19,99,107,-119,-20,-52,114,-91,-102,49,62,35,97,-38,-14,112,111,107,-35,108,125,110,11,115,80,47,36,54,22,76,26,69,55,11,-65,-50,27,100,-2,-116,26,-73,76,37,-88,109,-28,3,-86,-56,26,71,-76,-35,119,16,-88,-125,-116,108,50,94,52,24,110,-47,84,15,66,110,65,86,-62,-115,-13,-65,120,25,-42,-5,120,-90,-31,-13,-43,84,-59,2,-47,-27,-32,-16,-56,62,-28,57,84,-94,-98,72,-42,-121,-87,-28,58,-101,74,-74,-18,-108,-47,29,18,-58,-22,27,-85,127,74,-25,5,121,-83,-91,119,89,97,16,-3,110,11,-101,-6,-86,-127,15,53,45,114,-54,-86,-68,30,97,32,105,-118,-8,18,-115,-43,-73,16,-88,-91,-66,48,-110,-73,-13,-74,-71,-67,-128,22,41,-5,16,-68,-35,78,-53,34,-47,122,-74,-34,-50,102,-51,9,75,115,-71,88,-85,-80,113,-32,-52,-63,-20,-5,96,63,16,-13,-29,61,3,-35,-72,22,-80,119,-34,18,68,-87,-54,-97,78,47,-12,75,43,-88,115,87,-91,-82,-21,-115,99,77,16,-82,-79,-53,-64,40,-88,-125,76,-18,-108,-39,64,54,100,75,-8,10,-84,-43,-62,23,-11,-106,33,51,111,-35,-32,43,23,-59,-98,120,2,81,-90,125,68,-85,-6,22,8,-8,-102,51,116,-45,0,-68,-77,49,-21,-91,-78,-44,1,-38,52,122,1,123,108,64,18,38,-5,-102,-2,-65,116,-75,-77,-69,-46,-78,-122,19,114,122,-80,88,-20,14,53,51,-33,53,-61,18,-30,-68,102,60,65,41,-81,-108,-73,43,33,-36,73,48,-7,38,49,105,92,44,-79,-127,-107,34,-25,-100,-51,36,-50,-85,-97,36,-125,89,-65,-40,49,-116,69,-96,-89,123,76,31,119,56,31,105,-124,105,-51,26,15,38,-108,76,76,-128,-21,63,95,92,96,-41,58,-49,-109,-115,80,99,88,-101,24,48,17,96,7,-100,49,112,79,-91,115,-73,115,74,11,57,-43,99,-117,37,-77,60,-60,85,100,2,-39,3,-115,-14,108,95,62,-52,-19,-103,-83,0,21,-73,-72,-11,-35,10,-122,-46,-111,12,81,31,56,-106,94,-93,46,-14,-108,-119,1,-67,-13,-78,-107,-1,29,118,83,-71,8,-2,90,-10,-13,-67,-84,-52,72,34,55,111,-23,-63,-54,-10,-103,-118,3,-119,-103,-128,-57,-124,-95,-56,-92,1,86,86,-72,88,-60,-109,-81,42,68,3,24,-39,-14,-94,90,51,-126,-39,-41,98,27,54,-125,6,102,-57,9,-24,19,-30,-83,56,-36,-97,-74,-124,-12,12,83,23,97,85,-65,-84,-7,-10,-39,121,-44,-78,17,4,122,-113,-14,-74,-14,11,-85,59,123,9,79,12,-9,-73,16,120,-127,0,-31,-93,119,66,22,21,75,67,114,51,29,-73,-85,20,-28,-110,-27,44,-29,-95,-50,91,125,-69,55,-40,-72,-53,-102,76,-28,-72,-3,49,54,98,24,-29,120,-16,49,-31,-40,49,-53,-76,-128,-16,22,9,-37,-74,-108,-67,-65,-43,54,7,68,-80,-37,-29,60,90,71,96,66,-106,-53,111,-10,-63,-66,-24,-23,60,28,32,-38,-74,49,-26,69,-127,-11,-87,71,35,-73,-16,83,104,-45,30,21,109,-14,-101,-70,95,-77,-21,-108,38,9,87,117,93,-115,-23,-24,-13,-63,11,111,-97,103,26,-29,-18,65,-54,66,-46,121,63,-23,33,92,37,58,12,11,-28,-102,106,-56,84,15,123,-115,12,-108,79,20,80,52,30,-78,102,-55,23,-72,-76,-4,-115,84,36,-17,-80,34,-45,-94,74,-58,-54,-8,-106,119,56,-95}
+
+#define RESET_GATE_WEIGHT_X2 {65,-28,-36,70,67,55,86,-53,23,25,-19,59,67,43,-92,48,94,-113,60,-58,24,76,-15,-19,15,36,-74,115,-59,3,34,-43,21,-125,-45,127,92,-5,-65,-103,-83,51,42,109,-51,-39,-97,-64,-4,57,79,-42,88,-4,-108,83,-4,20,86,82,-87,95,12,-69,28,30,-97,-13,-33,-48,75,119,18,31,-83,-59,-114,-21,127,34,-27,-26,-47,86,-83,-49,8,29,-48,-31,-94,-59,-49,-36,0,28,-64,113,65,-8,47,-55,-49,112,-40,-39,-100,-42,32,82,27,-78,-105,3,19,88,15,-121,-120,7,-9,-107,-23,104,114,66,113,-102,-90,24,80,-34,106,48,-91,-11,22,-96,-82,75,26,-42,59,-45,23,78,79,-76,6,20,63,-118,-125,-42,111,-80,-79,-59,-121,-79,83,49,-95,-49,81,15,-11,-54,-45,64,-30,-49,81,-57,71,91,113,-46,-63,-4,-96,-95,-27,5,-52,35,67,112,58,-62,48,112,106,80,-19,103,4,-32,-118,-74,12,13,-126,-20,-5,115,-74,-30,123,-74,-66,11,-99,-16,-102,-100,-81,-20,-24,92,-79,-31,44,-24,-85,-123,5,-52,-111,73,29,28,-19,18,23,-112,-32,-52,-38,99,-59,-52,-31,87,124,28,-42,-39,81,-87,-24,16,47,20,36,1,-70,121,124,13,1,30,112,87,-86,11,36,-18,74,-104,-100,-14,0,-24,28,-53,53,66,-63,-109,-10,-50,-15,63,34,82,-59,85,-44,105,-10,-27,99,5,-105,-69,-75,2,-47,-66,71,-30,73,-11,-45,93,47,-37,-34,-8,90,-106,103,112,65,-100,-25,-13,38,74,54,27,-81,-8,19,49,94,118,-121,-116,120,-71,-87,36,-65,-112,8,-59,-106,-40,-16,68,87,-109,53,12,-7,9,6,67,78,8,-42,-123,79,-93,-102,-40,12,-66,-109,47,15,-8,-5,51,-62,111,8,-66,-82,-102,120,68,-67,9,-73,-69,-79,56,-36,-10,-69,-99,-2,-11,-66,76,37,4,92,1,-89,74,85,-124,-25,40,106,-102,42,-19,-30,0,-70,82,84,106,-84,48,16,37,33,-114,38,-29,-117,51,101,26,56,127,-81,-76,38,-124,103,-25,54,-21,-112,40,102,3,63,36,-54,16,-18,114,39,5,105,83,117,-92,-5,-14,-102,-87,-48,-77,-19,-82,-55,119,-95,-43,97,126,-48,-50,-97,-25,-102,-53,47,111,66,-82,-16,-38,76,-15,23,20,88,-19,125,-90,107,-31,102,107,30,-111,71,38,26,43,-85,82,29,-99,126,-109,21,-42,-107,-115,-123,30,-46,39,4,-19,-44,-69,86,41,4,33,57,-110,95,-22,123,71,1,119,77,90,105,81,-68,74,-38,-109,6,-82,-20,-115,-104,38,27,-44,82,-107,99,-41,-28,-55,100,10,-42,7,91,56,-91,113,-91,70,-66,-48,-18,109,-27,42,-89,-20,-63,-41,77,-13,73,10,-74,-51,88,28,50,-5,7,92,18,-98,-41,-14,8,-16,99,30,-109,7,52,110,-120,-17,33,53,1,106,-99,-14,-93,-46,-60,7,-54,100,91,93,89,-84,118,58,-84,38,57,-24,-25,22,-52,119,-85,-75,-79,60,-97,1,-13,54,-43,98,-92,65,37,-110,64,21,-18,-111,-9,86,90,42,-71,-29,86,-10,-15,-20,106,-45,-22,44,105,55,-61,-89,-119,31,93,-97,-35,9,-113,86,-113,22,-68,-29,-36,-123,98,79,34,-29,71,44,49,56,93,4,63,-3,45,12,54,-96,27,-55,-72,84,69,27,-28,-111,-57,-41,92,-106,-90,55,105,-60,94,34,94,-1,112,-86,-55,-58,68,-65,37,110,-107,-62,66,61,-69,-52,27,-61,70,-56,-116,-101,-103,127,-98,-79,25,-117,40,33,111,10,-3,-65,1,84,-41,5,-93,-85,-96,78,54,43,70,77,-53,-71,-38,48,103,-88,115,94,20,-5,-125,-7,-61,30,-25,-57,-42,-100,63,-114,40,-53,123,50,-7,121,75,67,75,3,-38,-101,-44,-46,54,38,-22,4,18,102,-126,44,86,-10,-1,118,98,102,-125,74,32,18,74,73,72,64,47,105,-72,5,73,98,9,39,18,10,-68,81,-128,-89,27,-51,51,16,119,-71,-53,51,-84,107,-116,7,73,106,20,52,-85,-74,-103,-18,29,-13,73,106,-92,107,-115,5,65,83,-79,-7,98,-42,-33,82,-64,75,-32,100,-67,-122,84,43,-111,114,-99,46,12,99,43,50,-24,-88,-60,111,68,64,54,-105,-120,119,68,5,51,63,89,-57,-75,-25,-35,-28,42,-64,101,-103,-35,-99,-96,-18,-64,-94,-46,89,-65,-38,-1,-97,127,-67,84,-18,86,115,60,-78,-109,-61,-93,-67,-87,-80,124,26,-9,111,115,-88,-71,-86,-71,-65,-15,108,-25,111,9,86,-115,-55,-23,57,27,103,108,-28,65,86,68,114,62,126,-4,33,-34,-123,87,-76,-104,-126,26,-13,44,108,105,12,-35,-58,3,-5,-32,91,49,89,88,37,38,119,-125,-48,37,53,85,-73,67,116,-116,-127,103,127,-115,92,-35,-83,-45,25,-96,-13,-90,41,-27,105,119,85,27,-3,-64,93,17,-53,104,-70,-43,65,45,-90,61,-31,-49,-99,84,46,93,-37,84,-79,13,-59,-76,62,19,-11,-96,-104,-3,-8,-78,92,98,50,-7,-39,-82,37,-126,127,-113,67,94,115,-9,-33,-57,26,-67,9,28,-8,81,-98,-10,84,34,111,-95,127,75,38,-7,-2,-71,-62,-72,99,-74,25,123,114,51,-28,103,-110,43,113,7,58,75,-95,-52,19,-112,101,26,65,-115,-91,85,-5,-45,110,-103,-34,-69,50,-15,-19,-110,-44,-7,-112,-93,29,50,-84,-55,-41,11,19,-31,-47,-62,-12,-105,-47,68,-124,-47,-113,-55,30,25,55,-14,85,-66,-5,-105,62,-27,-89,-124,-84,112,34,52,25,104,32,-30,84,-46,-38,60,-2,-107,-95,-86,-25,117,60,-121,32,84,8,-88,-1,91,-46,-76,81,44,79,105,-105,82,20,59,-115,96,21,-113,19,92,122,76,36,-112,78,16,38,73,69,54,97,41,-49,78,-71,-69,95,-85,117,10,-98,25,72,126,47,-17,4,-44,-32,-16,-12,105,76,4,-82,-91,-21,-117,30,-67,46,-8,-125,84,-51,94,0,-60,127,99,43,60,16,55,-16,-121,-61,-115,38,25,17,35,23,68,9,-107,-44,118,119,43,99,-95,40,42,-70,54,19,92,-36,82,-35,122,-96,54,-29,-50,100,-79,-71,-99,-60,-2,-100,41,97,-93,-58,-123,126,-102,81,-5,83,110,-50,58,-86,41,-126,43,-49,98,-59,94,-91,115,16,-3,-58,-30,-109,110,-114,124,22,-88,-79,-29,-100,54,-33,23,-1,-77,52,-126,114,70,-50,90,82,-13,-25,-125,16,48,101,-93,19,-103,67,-1,-32,28,-72,-26,73,45,-22,83,-68,-61,89,57,-37,90,16,-38,-124,47,-5,-113,81,71,-30,-46,-18,-52,-104,-40,49,-101,106,38,6,125,-70,25,-88,-50,-77,-12,53,110,-84,23,-109,-53,112,2,88,101,-55,-10,-72,123,-35,42,-15,98,-85,48,-100,-54,123,52,-105,7,-28,86,-125,85,12,86,-34,103,-8,-65,-24,88,-43,57,-16,114,-98,101,81,34,-83,-8,3,-27,5,110,-24,-80,9,85,-108,96,-93,-34,76,-107,71,84,-98,-10,-94,71,71,-38,-96,-112,100,127,52,-32,-127,102,61,-119,-46,-119,125,109,-23,-80,-11,-68,84,-53,35,-115,105,-88,72,110,109,17,-121,80,-87,-72,-123,-31,13,71,63,-126,107,115,-100,27,39,10,75,-128,58,103,-104,126,-59,31,89,-67,97,-96,-69,87,19,99,49,111,9,91,-98,-4,-118,103,-63,-92,-74,106,-53,52,122,12,24,123,-126,-105,104,38,107,118,10,74,-38,14,-11,76,-112,-112,30,-47,95,112,65,-94,120,21,85,33,52,55,-54,-57,-77,-16,52,88,-81,-77,52,0,90,-126,66,88,-81,83,50,81,-28,-56,-36,-8,50,4,115,58,-30,-53,-78,-114,-16,-100,33,-80,-6,96,108,4,-27,-90,8,48,-118,-112,22,-56,114,-66,4,-11,-48,118,61,104,118,-27,13,52,2,74,112,-127,48,27,59,-37,-58,18,85,-5,-41,-91,-32,-56,-5,-40,-117,-89,-48,-8,-32,43,-75,-118,-109,-92,-122,67,88,107,79,-90,30,-65,-102,-100,-112,-104,57,-33,-103,69,-26,15,-12,106,-17,50,-20,33,51,14,98,-118,-82,63,-65,-40,-89,-8,-75,-16,-1,-13,118,76,34,-100,83,-10,72,26,-13,50,92,69,12,-33,-66,76,62,-47,-10,-31,60,-52,52,74,77,30,59,-98,-78,-124,107,38,-121,97,-39,-12,-1,63,-112,71,-65,9,-66,-31,50,39,77,56,-81,-125,-109,-36,-62,-74,12,31,-128,64,62,86,-9,26,69,-45,-35,46,39,95,78,-22,81,-5,-22,90,-47,-36,58,65,88,-89,37,81,115,-3,-108,52,7,-32,80,-96,-24,-22,104,-95,-3,117,59,105,66,-113,28,55,-75,46,45,-118,79,-3,-113,119,-114,-3,-64,56,34,118,67,32,25,-8,1,-64,91,112,31,-88,91,-53,115,33,-3,14,-43,82,-42,-57,-128,-124,127,-69,-112,98,-40,-9,-35,29,-87,-74,27,120,77,-70,93,39,95,118,-39,82,83,-26,60,106,-116,43,8,-114,66,28,5,-95,111,-11,68,24,44,65,-93,26,50,13,100,-33,-93,99,6,0,77,98,5,-10,84,77,46,4,-13,-31,-83,84,-78,-97,-58,76,-71,-6,2,27,-73,81,100,-126,-7,117,-10,-6,118,52,-4,25,56,43,-26,-43,-64,23,-44,-108,-53,45,-117,91,-88,-45,-87,63,120,82,70,73,-108,89,-12,35,-81,-98,-124,-114,-126,86,21,-35,-32,-105,122,111,98,77,38,-18,-7,-48,69,22,74,-127,-62,-47,-20,-8,9,-48,-2,-53,-58,-37,51,27,-91,57,69,-27,-91,76,-127,78,76,-108,-1,13,-71,-41,38,46,60,-5,-73,-98,123,106,35,-38,-102,2,125,25,-63,-110,9,25,-106,-21,-113,-111,97,-33,33,83,55,123,72,-11,-78,-85,35,56,-110,-18,118,9,85,-100,-65,126,24,-18,50,-32,98,40,114,59,-60,-6,-72,-68,16,21,-10,-6,113,-23,-24,-27,-116,-126,119,6,-78,118,15,-53,7,113,3,83,52,44,-44,-53,-85,78,-108,-83,-128,63,-10,-122,-92,24,28,21,-87}
+
+#define RESET_GATE_WEIGHT_X4 {65,28,-28,30,-90,106,24,80,-36,-97,70,-13,80,-19,-34,103,67,-33,55,-48,106,4,48,-32,86,75,-53,119,-91,-118,-11,-74,23,18,25,31,22,12,-96,13,-19,-83,59,-59,-82,-126,75,-20,67,-114,43,-21,26,-5,-42,115,-92,127,48,34,59,-74,-45,-30,94,-27,-113,-26,23,123,78,-74,60,-47,-58,86,79,-66,-76,11,24,-83,76,-49,6,-99,20,-16,-15,8,-19,29,63,-102,-118,-100,15,-48,36,-31,-125,-81,-42,-20,-74,-94,115,-59,111,-24,-80,92,-59,-49,3,-36,-79,-79,-59,-31,34,0,-43,28,-121,44,-79,-24,21,-64,-125,113,83,-85,49,-123,-45,65,127,-8,-95,5,-49,-52,92,47,-5,-55,81,-111,15,73,-65,-49,-103,112,-11,29,-54,28,-83,-40,51,-39,-45,-19,64,18,42,-100,109,-42,-30,23,-49,-112,-51,32,-39,82,81,-32,-57,-52,-97,27,-64,-78,71,-38,91,99,-4,-105,57,3,113,-59,-46,-52,79,19,-42,88,-63,-31,-4,87,88,15,-4,-121,-96,124,-95,28,-108,-120,83,7,-27,-42,5,-39,-4,-9,20,-107,-52,81,35,-87,86,-23,82,104,67,-24,112,16,-87,114,95,66,58,47,-62,20,12,113,-69,-102,48,36,112,1,-70,54,121,27,-2,-102,-11,-87,124,-81,13,-8,-66,-48,76,-77,1,19,30,49,37,-19,4,-82,112,94,87,118,92,-55,1,119,-86,-121,11,-116,-89,-95,74,-43,36,120,-18,-71,85,97,-124,126,74,-87,-104,36,-25,-48,40,-50,-100,-65,-14,-112,106,-97,-102,-25,0,8,-24,-59,42,-102,-19,-53,28,-106,-53,-40,-30,47,0,111,53,-16,66,68,-70,66,82,-82,-63,87,-109,-109,84,-16,106,-38,-10,53,-50,12,-84,76,48,-15,-15,-7,63,9,16,23,37,20,34,6,82,67,33,88,-114,-19,-59,78,85,8,38,125,-29,-90,-44,-42,105,-123,-117,107,51,-31,-10,79,-27,-93,101,102,26,107,99,-102,5,-40,56,30,127,-111,-105,12,-69,-66,-81,71,-76,38,-75,-109,2,47,38,26,-124,43,-47,15,-66,-8,103,-85,-25,82,71,-5,-30,51,54,29,-21,-99,73,-62,-11,111,-112,126,40,-109,-45,8,93,-66,102,21,3,-42,47,-82,-37,-102,63,-107,36,-115,-34,120,-8,68,-54,-123,16,30,90,-67,-106,9,-18,-46,114,39,103,-73,112,-69,39,4,5,-19,65,-79,-100,56,105,-44,83,-69,-25,-36,-13,-10,117,86,-92,41,38,-69,74,-99,-5,4,-14,33,57,-41,-110,-14,-15,68,-20,-65,95,8,-22,-16,106,37,-45,110,123,99,71,30,-22,-107,44,-62,1,-109,119,7,105,66,55,61,77,52,90,110,-61,-69,-89,-52,105,-120,81,-17,-119,27,31,-61,-68,33,74,53,93,70,-97,-56,-38,1,-109,106,-35,-116,9,-101,6,-99,-82,-14,-113,-103,86,127,-20,-93,-115,-46,-113,-98,22,-79,-104,-60,38,7,-68,25,-29,-117,27,-54,-44,100,-36,40,-123,33,82,91,-107,93,98,111,79,10,99,89,-41,-84,34,-3,-29,-65,-28,118,-55,58,71,1,44,84,100,-84,10,38,49,-41,56,5,-42,57,7,-24,93,-93,4,-85,91,-25,56,22,63,-96,-3,78,-91,-52,113,119,45,54,12,43,-91,-85,70,-75,54,70,-96,77,-66,-79,-48,60,27,-53,-55,-71,-18,-97,109,1,-72,-38,84,48,-27,-13,42,54,69,103,27,-88,-89,-43,-20,98,-28,115,-111,94,-63,-92,-41,65,-57,20,-41,-5,77,37,-13,-110,92,-125,-106,-7,73,64,10,21,-90,-61,55,30,-74,-18,-51,-111,105,-25,-60,-57,88,-9,28,86,94,-42,34,-100,50,90,-5,42,94,63,-1,-114,7,-71,92,-29,112,40,-86,-53,18,86,-98,-10,-55,123,-58,50,-7,-103,121,-18,-46,-35,89,-58,75,29,67,-13,-65,3,-38,-5,75,73,3,106,-1,-32,-97,91,-38,-92,-101,107,127,49,-67,89,-44,-115,-46,5,84,88,-18,37,54,65,38,83,86,38,115,119,-22,-79,4,-7,60,-125,-78,-48,18,98,102,-42,-109,37,-61,53,-126,-33,44,82,-93,85,-67,-73,86,-64,-10,75,-87,67,-80,116,-1,-32,118,100,124,-116,26,-127,98,-67,102,-122,-9,103,111,127,-125,84,74,43,115,-115,-88,92,32,-111,18,114,-71,-35,-86,-83,74,-99,73,46,-71,-45,-65,25,72,12,64,99,-15,-96,108,-13,47,43,105,50,-25,-90,111,41,-72,-24,5,-88,9,-27,86,105,73,-60,98,111,-115,119,-55,85,9,68,39,64,-23,27,57,-3,18,54,10,-105,27,-64,103,93,-68,-120,81,119,108,17,-28,-53,-128,68,-89,5,65,104,86,-70,27,51,-51,63,68,-43,114,65,51,89,16,-57,62,45,126,-90,119,-75,-71,-25,-4,61,33,-31,-53,-35,51,-28,-34,-49,-123,-99,-84,42,107,-64,87,84,-76,46,-116,101,7,-103,-104,93,-126,-37,73,-35,106,-99,26,84,-13,-79,20,-96,52,-18,44,13,108,-59,-85,-64,-74,-94,105,-76,12,62,19,-115,-11,-91,117,-67,60,46,-96,85,-104,-5,-121,-8,32,-125,-3,-45,-8,110,84,84,8,-51,-78,-103,92,-34,-88,94,-1,0,98,-69,50,50,91,-60,-46,127,-7,-15,-39,-19,-76,99,81,43,-82,-110,37,-44,44,60,79,16,-126,-7,127,-112,105,55,-105,-16,-113,-93,67,29,82,-121,20,-61,94,50,115,-84,59,-115,-115,38,-9,-55,-33,-41,96,25,21,17,-57,11,26,19,-113,35,19,23,-67,-31,9,-47,92,68,122,9,28,-62,-8,-12,76,-107,36,-44,81,-105,-98,-47,-112,118,78,119,-10,68,84,-124,16,43,38,99,34,-47,111,-113,73,-95,69,40,-95,-55,127,30,54,42,97,-70,75,25,38,55,41,54,-49,19,-7,-14,-2,85,78,92,-71,-36,-71,-66,-62,-5,-69,82,95,-35,-72,-105,99,62,-85,122,117,-96,-74,-27,25,-89,10,54,-98,-29,123,-124,114,-84,25,-50,72,100,51,112,-28,34,126,-79,47,-71,103,52,-110,25,-17,-99,4,-60,43,104,113,32,-44,-2,-32,-100,7,-30,58,84,-16,41,-12,97,75,-46,-95,-38,105,-93,76,-58,-52,60,19,-2,4,-123,-82,126,-112,-107,101,-95,-91,-102,-21,81,26,-86,65,-25,-117,-5,30,83,110,-38,-50,-124,57,-31,-16,13,58,47,-86,-5,114,71,-98,63,41,-113,-126,81,101,-126,81,107,43,71,-49,-30,34,115,-83,-100,98,-46,-59,-18,-8,27,3,39,94,-52,-91,-104,-27,10,5,75,115,-40,16,49,110,-128,-24,58,-3,-101,-58,106,-80,103,9,-104,-30,38,-109,6,85,126,-108,-59,110,125,-114,-70,96,31,-93,89,124,25,22,-88,-34,-67,76,97,-88,-50,-79,-77,-107,-96,71,-69,-29,-12,-100,53,84,87,-98,19,54,110,-33,-84,-10,99,-94,49,23,23,-1,-109,71,111,71,9,-77,-53,52,112,-38,91,-96,-98,-126,2,114,88,-112,-4,100,-118,70,101,-50,-55,127,103,52,-63,90,-10,82,-72,-32,-92,-127,-74,-13,123,-25,-35,102,106,61,-53,-125,42,16,-15,-119,52,-46,122,48,98,101,-85,-119,12,125,24,-93,48,19,-100,109,123,-23,-126,-103,-54,67,123,-80,-105,-11,104,-1,52,-32,-105,-68,38,84,107,28,7,-72,-28,-53,118,35,10,-26,86,73,-125,-115,74,105,-38,45,85,-22,12,-88,14,72,-11,83,86,-68,-34,110,76,109,-112,-61,103,89,-8,17,-112,-121,30,57,-65,-37,-24,80,-47,-87,95,90,88,16,-43,-72,112,-123,65,-94,52,120,2,-16,26,-1,69,21,74,85,112,-13,-45,118,-35,33,-127,52,48,76,46,34,39,55,27,-54,59,-100,95,83,78,-57,-37,-77,-58,-10,-22,72,81,-16,18,52,85,26,-5,-13,-22,88,-5,-81,-41,50,90,92,-47,-77,-91,52,-32,69,-36,12,58,0,-56,90,-5,-33,65,-66,88,-126,-40,66,-117,76,-89,62,37,88,-89,-81,-48,-47,81,-10,115,83,-8,50,-32,-31,-3,60,-108,81,43,-28,-75,-52,52,52,7,-56,-118,-36,-109,74,-32,77,80,-8,-92,50,-122,30,-96,59,-24,4,67,115,88,-98,-22,-78,104,58,107,-30,79,-124,-95,107,-3,-53,-90,-78,30,38,117,-121,59,-114,-65,-16,-102,97,105,-39,66,-100,-100,33,-112,-12,-113,-1,28,-80,-104,-6,57,63,55,-112,-75,96,-33,108,-103,71,46,-65,45,4,69,-27,-26,9,-118,-66,79,-90,15,8,-12,-31,-3,50,-113,48,106,-118,-17,39,119,77,-114,-112,50,22,-20,56,-3,-81,-64,-56,33,114,51,-125,56,-109,34,-66,14,4,98,-36,118,-62,67,-11,-118,-48,-82,-74,32,12,25,118,63,61,-65,31,-8,-128,1,104,-40,118,-89,64,-64,62,91,-27,-8,13,-75,86,112,-9,31,-88,-10,91,84,111,123,98,72,-53,77,115,46,77,-11,38,-78,33,4,-3,-13,-18,-85,-7,35,14,-31,-43,-83,-48,56,69,-110,82,84,-42,-78,22,-18,74,118,-57,-97,-128,-58,-127,9,-62,85,-124,76,127,-71,-47,-100,-20,-65,-69,-6,-112,2,-8,126,9,24,98,27,-40,-73,-48,-18,-2,50,-9,81,-35,100,-53,-32,-58,98,29,-126,-87,-7,-37,40,51,114,-74,117,27,-10,27,59,-91,-60,120,-6,77,118,57,-6,69,-72,-70,52,93,-4,-27,-68,-91,16,39,25,95,56,76,21,-127,-10,118,43,-39,-26,78,-6,76,113,82,-43,83,-64,-108,-23,-1,-24,-26,23,60,-44,13,-27,-71,-116,106,-108,-116,-53,-41,-126,38,119,43,45,8,-117,46,6,60,-78,-114,91,66,-88,-5,118,-73,15,28,-45,5,-87,-98,-53,123,7,-95,63,111,120,106,113,35,3,-11,82,68,70,-38,83,-102,52,24,73,44,-108,2,44,125,-44,65,89,-93,-12,25,-53,-63,-85,26,35,50,-81,-110,78,9,-108,13,-98,100,-124,25,-83,-106,-128,-33,-114,-93,-126,-21,63,-113,-10,99,86,6,21,-111,-122,97,-92,0,-35,77,-32,-33,24,33,28,98,-105,5,122,83,21,55,-87}
+
+#define HIDDEN_STATE_WEIGHT_X2 {-3,-33,59,21,117,70,0,44,108,108,-47,-80,-118,34,88,-91,-123,-108,8,51,26,82,-80,107,-100,-69,97,-90,17,19,63,111,-40,-125,110,24,58,-69,26,-31,-65,-37,-47,-41,-109,106,-100,108,-99,108,116,104,86,-50,-45,10,-53,112,34,96,-10,-39,-32,-25,69,102,-2,-4,-25,121,-1,-28,-48,-100,0,-128,60,-73,42,-32,118,-88,-113,-112,-113,70,-98,118,95,77,-52,123,-99,72,26,-102,-32,120,113,22,6,-68,84,-33,103,66,111,60,-76,33,10,25,-43,93,41,-79,110,13,67,107,-113,90,58,64,-125,79,-85,-18,76,80,-59,11,-18,-74,15,-102,99,-19,117,99,65,-50,-108,-121,-9,-104,33,94,-95,110,-48,-97,76,36,1,-58,86,-115,45,-88,38,51,123,-23,-20,-43,-37,15,91,-85,-88,6,-96,58,78,13,23,1,-43,62,-70,-108,44,30,74,90,79,-80,-20,71,-21,0,60,19,-59,-52,44,-14,77,92,-69,121,-123,-27,119,-84,79,87,24,85,118,1,-51,-96,60,102,-6,15,96,120,-109,6,35,11,-119,-109,-18,16,-112,91,-126,71,-29,121,-21,-120,37,57,-117,-39,93,56,-73,-104,77,-107,-52,111,-61,-4,44,-119,67,72,-66,36,-127,-113,-124,123,21,98,84,86,76,23,78,7,-127,-4,1,-46,-107,59,-21,53,-65,-99,-15,-98,53,-31,7,64,7,105,51,-75,50,-52,48,101,-126,-120,5,34,3,81,-39,70,41,112,25,30,79,-6,107,-11,-97,92,-84,67,49,107,60,101,-37,27,-91,-61,-96,120,-113,87,-46,68,64,102,-86,-60,13,-71,56,-105,90,-9,-35,27,103,120,39,23,-39,-1,-85,-95,-6,119,-41,-2,-69,102,102,-119,-3,-11,-125,-111,40,-115,-41,-117,-44,-7,83,123,-21,23,99,-107,43,100,-99,-3,89,3,-113,103,47,-94,-69,-38,-28,-37,49,-117,-49,-126,17,-98,37,92,55,-116,-70,-50,77,120,47,124,78,114,67,-48,6,-42,-115,85,116,-114,-46,-50,-13,70,-101,110,-55,20,-51,125,-19,-9,-15,46,30,-27,-123,114,-50,-30,-72,76,-83,71,47,-45,74,102,44,108,-26,108,-113,-43,110,-91,37,-69,76,-33,106,-76,-96,20,-117,63,-33,-5,11,-121,-51,63,-56,59,-16,-33,114,74,124,73,99,-50,51,-71,118,106,30,-92,26,-40,119,-121,2,-45,9,0,-5,-2,-89,88,-11,-85,-60,19,81,-96,75,82,-40,124,89,-36,-117,-100,-2,-34,112,101,39,-101,-106,60,59,-126,-32,96,68,-53,87,20,54,-24,46,-95,65,-112,22,60,122,-22,-106,-124,97,-37,-86,95,-110,-8,44,58,-12,-120,-45,-86,-32,-86,-94,-14,15,29,-8,-114,71,70,-93,-69,100,-123,-18,-47,-12,127,104,-102,93,-11,-73,121,87,-79,-92,46,92,-108,-107,79,121,-71,-89,16,-11,-52,72,-114,-32,-60,-9,-57,-4,10,-81,-22,68,74,76,-68,-127,96,-84,69,-3,-26,-106,-3,-87,-65,105,109,122,-103,31,-108,-86,-5,-39,85,88,67,-82,0,-25,93,61,-62,5,-54,-114,-51,-9,-114,20,49,-26,38,19,39,-103,33,-120,37,-97,32,-89,119,111,-124,-99,78,-49,-128,76,-18,-12,-109,96,90,-73,-104,59,-59,-92,123,55,54,-120,-80,-48,-16,-95,96,36,118,-119,-58,93,45,-43,-75,64,38,-2,-72,-111,22,-89,-75,-120,-42,45,108,59,-105,40,27,32,-66,121,-22,-71,-9,118,124,60,-96,47,4,14,-27,64,70,47,-91,-70,1,-44,94,-46,53,4,23,-124,-92,-95,83,-49,-81,40,-80,48,0,39,1,-113,32,40,-21,-1,-110,102,1,-74,-51,40,108,-35,-36,89,84,123,-48,-115,-115,83,-61,114,-127,-61,114,100,-82,-45,60,87,60,19,86,97,-68,40,-66,75,86,-32,-128,88,-57,-27,77,3,-27,43,-39,-62,66,5,-82,45,-104,-78,34,57,96,89,-90,66,-10,37,-110,-30,82,-58,13,94,12,115,35,117,0,80,61,-7,107,-104,-21,21,-70,-93,-94,-51,-61,39,-62,64,-82,-109,76,84,58,-47,-100,52,46,-51,88,91,8,-47,108,-80,25,-58,111,-59,-83,-75,92,98,110,54,106,65,-47,-120,-5,90,-123,101,-61,-85,-93,109,88,0,8,59,86,56,126,17,-26,58,-101,-25,35,0,-123,-3,-56,112,-128,8,17,-52,88,31,-3,105,-56,68,-1,-94,96,-19,10,-22,-88,-10,119,-44,19,42,75,-86,18,-107,89,-82,-120,76,40,84,-122,29,33,-47,17,-50,-13,23,-66,-46,85,-29,-110,42,-68,8,99,-93,-29,101,16,52,-13,127,0,86,-117,-92,-70,-32,-27,127,-123,1,34,-13,92,114,-11,29,-103,-121,-54,20,73,16,74,108,16,-61,89,50,-30,-14,116,44,-31,16,96,24,-51,7,39,-87,-69,-61,-98,61,-46,113,85,-95,103,67,99,-66,-45,-42,-70,96,104,5,-111,69,-25,99,-118,23,109,11,4,-41,-94,73,100,96,6,90,-75,-25,79,-13,-43,-6,-12,51,12,40,124,-56,81,-8,59,-60,-26,-54,33,122,85,53,-99,125,19,-26,94,41,-5,46,-48,-70,-10,41,102,-1,-98,-9,15,29,46,-66,-118,-53,45,119,-127,94,53,-58,90,124,5,-110,-98,-80,-77,77,29,19,105,-121,92,9,-124,50,-119,59,40,67,104,-12,13,103,101,47,-51,34,-66,-101,-117,112,-5,118,-48,-60,-114,38,-71,2,51,114,80,115,-5,116,20,16,-47,-19,30,24,-68,7,-30,-3,-64,-7,-34,-12,44,34,-91,-97,116,112,-99,108,-75,17,26,-14,-61,80,22,-7,34,47,-93,45,106,121,78,43,-97,39,-99,-68,-72,-7,64,-49,-82,-127,78,-64,48,18,15,126,-125,-111,-69,-111,10,-46,111,-75,123,-44,-67,-31,-96,-67,-53,-53,-106,67,-101,23,62,30,9,-114,-12,-57,-38,-78,95,-10,-3,110,88,123,-26,78,-125,114,53,10,-57,26,38,-51,73,92,-124,79,15,75,-62,109,-113,-67,1,35,52,-36,55,7,111,-43,109,101,88,122,-21,-32,-87,59,16,-122,-109,-118,17,-22,-39,53,-105,77,90,-24,-65,43,-27,113,30,-117,-30,106,37,55,59,54,-70,99,99,-73,120,97,-39,-88,-54,101,51,-76,70,-121,-68,23,-73,-31,75,-8,-63,-123,-93,96,-81,99,-95,28,-36,55,-104,32,-64,41,-97,95,-89,126,-26,-25,126,2,-26,-54,110,-86,110,74,-3,-110,56,-60,-49,117,-82,-55,-103,-112,70,-85,85,-63,82,7,75,-61,90,32,35,-115,72,73,-121,63,-84,-52,-29,-59,-4,29,64,119,127,58,-117,48,126,120,-115,-15,-10,27,27,-81,117,-5,121,-72,113,31,-13,10,27,-106,-51,81,-96,-22,19,-78,6,71,-34,123,118,75,-23,-72,-97,111,-121,0,80,28,52,95,59,-116,72,80,-75,-62,88,23,-102,13,6,113,-85,98,45,-96,-32,94,-7,12,-9,86,18,59,-15,75,13,-70,50,-93,52,67,53,-31,19,45,-111,36,39,-91,-77,104,71,7,-44,-76,3,-62,121,43,37,-7,-96,-6,57,-104,30,-126,-94,118,-44,91,29,124,-86,-13,55,41,-41,91,-112,-25,103,81,-70,-112,113,-25,-73,-82,16,67,-5,104,56,66,-115,-90,-126,106,80,-78,-51,-15,-68,-3,102,-10,-123,-10,-71,-111,86,48,-45,101,81,-114,-94,77,-127,-96,-100,86,109,-33,15,-34,60,88,-86,-63,-103,-46,101,-127,-88,90,-37,82,-125,-28,-6,61,-104,77,0,-52,59,-9,-82,59,-78,79,80,-77,-125,-95,16,26,-55,-16,15,-76,-9,56,110,85,-102,-23,-12,-6,-97,-34,32,-79,-95,71,126,127,30,-112,-115,75,-8,125,103,-118,65,-43,107,46,96,-41,-87,-64,-18,126,82,10,81,45,95,61,9,28,-113,-71,47,117,26,-81,73,49,-55,-126,-33,62,-84,-87,-56,-71,97,49,-124,-76,-9,97,119,-23,127,-29,20,-66,-80,-122,40,-2,116,126,-120,-48,124,57,-107,104,80,-13,81,118,33,88,119,-110,33,-35,-75,-6,89,-41,99,46,127,-36,54,-55,50,24,51,49,-71,37,-117,114,6,110,88,84,-30,-45,-50,113,-12,-57,59,-18,49,99,-124,46,-48,88,-82,-121,-97,15,-73,-128,-121,46,30,-93,-109,-15,-86,-2,75,1,-32,-27,-86,-13,-38,48,10,-36,-107,-27,-48,88,-7,-88,98,-83,61,-81,20,-123,18,-41,-127,-55,-66,24,-107,73,30,-42,-74,124,-43,-125,102,98,6,32,24,-123,32,113,105,-81,117,-41,-54,-113,-126,-28,31,-56,-64,-6,-103,-36,-2,-59,34,-40,-64,-39,-64,-74,-105,50,-86,-66,-14,-71,35,-116,-20,15,-119,-12,90,-117,-29,13,-8,-75,57,67,124,-38,66,113,-80,113,105,45,-74,-80,108,-24,-3,36,62,-8,109,-40,-101,106,12,-47,-113,-118,-12,-3,-86,-52,-93,-24,-62,-119,-93,67,39,4,-18,-103,24,1,71,93,95,-113,-7,34,-10,-77,-74,96,86,52,-2,-45,-71,-48,124,-97,1,23,-59,-117,-74,58,-31,-115,114,-14,-115,77,82,100,67,117,-16,-64,105,-19,59,124,124,-116,-33,22,-115,30,102,91,98,-124,38,12,-38,-23,-106,52,75,-45,74,-6,-29,31,117,20,99,66,27,-92,127,-67,-53,68,-66,-26,35,114,-84,-74,-94,-14,-43,-106,-32,-67,-27,28,29,-32,-101,-60,-55,-6,-101,-42,61,111,107,-87,-67,102,-36,119,-81,-54,52,-114,5,-26,115,-7,44,-30,-21,-67,33,-92,29,-30,3,7,-101,-83,-115,29,68,49,-70,-40,-116,63,-49,115,97,123,119,22,-13,47,-4,-14,-94,94,-122,56,58,57,-127,-60,-46,29,94,-105,49,-72,94,20,-8,104,35,-90,19,-26,24,-7,109,10,-9,80,-105,0,126,94,105,63,85,43,-63,-2,-32,39,-119,-12,-108,33,-67,127,-66,-23,-123,8,41,-21,-30,117,20,-85,-39,-87,2,96,-12,-128,83,67,-53,-101,3,-3,-22,-16,51,125,-125,-76,25,42,101,101,35,-36,103,85,-71,-24,6,26,105,60,112,-91,69,13,21,10,-93,22,-111,0,-38,4,-34,45,-86,121,-42,-54,7}
+
+#define HIDDEN_STATE_WEIGHT_X4 {-3,69,-33,102,76,60,80,19,59,-2,21,-4,-59,-59,11,-52,117,-25,70,121,-18,44,-74,-14,0,-1,44,-28,15,77,-102,92,108,-48,108,-100,99,-69,-19,121,-47,0,-80,-128,117,-123,99,-27,-118,60,34,-73,65,119,-50,-84,88,42,-91,-32,-108,79,-121,87,-123,118,-108,-88,-9,24,-104,85,8,-113,51,-112,33,118,94,1,26,-113,82,70,-95,-51,110,-96,-80,-98,107,118,-48,60,-97,102,-100,95,-69,77,76,-6,36,15,97,-52,-90,123,1,96,-58,120,17,-99,19,72,86,-109,-115,6,63,26,111,-102,45,35,-88,11,-40,-32,-125,120,38,-119,51,-109,110,113,24,22,123,-18,-23,16,58,6,-69,-68,-20,-112,-43,91,26,84,-31,-33,-37,-126,15,71,-65,103,-37,66,91,-29,-85,121,-47,111,-41,60,-88,-21,6,-120,-109,-76,106,33,-96,37,58,57,-100,10,108,25,78,-117,13,-39,-99,-43,108,93,23,93,1,56,116,41,104,-79,-43,-73,62,-104,86,110,-50,13,-70,77,-108,-107,-45,67,10,107,44,-52,30,111,-53,-113,112,90,74,-61,90,-4,34,58,96,64,79,44,-80,-119,-10,-125,-39,79,-20,67,71,72,-32,-85,-25,-18,-21,-66,0,36,-127,-96,-113,120,49,76,-117,-33,-124,-113,123,87,-49,106,-126,-76,21,-46,98,68,17,-96,-98,20,84,64,86,102,37,-117,92,63,76,-86,23,-60,55,-33,-116,-5,78,13,7,-71,-70,11,-50,-121,-127,56,-4,-105,77,-51,120,63,1,90,-46,-9,47,-56,124,59,-107,-35,59,27,78,-16,114,-33,-21,103,53,120,67,114,-48,74,-65,39,-99,23,6,124,-42,73,-15,-39,-98,-1,-115,99,85,-50,53,-85,-31,-95,116,51,-114,-71,7,-6,64,119,-46,118,-50,106,7,-41,105,-2,-13,30,70,-92,51,-69,-75,102,-101,26,110,-40,50,102,-52,-119,-55,119,20,-121,48,-3,101,-11,-51,2,125,-45,-126,-125,-120,-111,-19,9,-9,0,5,40,34,-115,-15,-5,46,-2,3,-41,81,-117,30,-89,-27,88,-39,-44,70,-7,-123,-11,114,-85,41,83,112,123,-50,-60,-30,19,25,-21,30,23,-72,81,76,-96,79,99,-6,-107,-83,75,71,82,107,43,-11,100,47,-40,-45,124,-97,-99,92,-3,74,89,102,-36,-84,89,67,3,44,-117,108,-100,49,-113,107,103,-26,-2,108,-34,60,47,101,-94,-113,112,-43,101,-37,-69,27,-38,110,39,-91,-101,-91,-28,-61,-37,37,-106,-69,60,59,121,-126,-71,-97,47,32,4,-32,-89,96,16,-89,14,119,-27,68,-11,-53,-52,111,64,-124,70,87,72,20,-114,-99,47,78,-91,54,-32,-24,-60,-49,-70,-128,1,46,-9,-95,-57,76,-44,-18,94,65,-4,-112,10,-12,-46,-109,53,22,-81,60,-22,96,4,90,23,122,68,-22,74,-73,-124,-104,-92,-106,76,-124,-68,59,-95,-59,83,97,-127,-37,96,-92,-49,123,-81,-86,-84,95,69,55,40,54,-80,-110,-3,-8,-26,-120,48,-80,0,44,-106,58,-3,-48,39,-16,1,-12,-87,-120,-65,-95,-113,96,32,-45,105,-86,109,36,40,118,-21,-32,122,-86,-103,-119,-1,-58,-110,-94,31,-14,-108,93,102,45,1,15,-86,29,-5,-43,-74,-75,-51,-8,-39,-114,85,64,40,38,108,71,88,70,67,-2,-35,-72,-36,-93,-82,-69,0,-111,89,22,84,100,-25,-123,93,-89,123,-75,-48,-18,61,-47,-62,-120,-115,-42,-115,-12,5,127,-54,45,83,108,-61,104,-114,-102,-51,59,114,-105,-127,93,-9,-11,-114,40,-61,27,114,-73,20,121,49,32,100,-66,-82,87,-26,-79,38,121,-45,-22,60,-92,19,46,39,-71,87,-9,60,92,-103,-108,33,118,19,124,86,-107,-120,79,37,60,97,-96,-68,40,-51,-66,88,-10,-61,119,89,75,91,86,8,-44,50,19,-30,-32,-47,-128,108,42,-14,75,116,88,-80,-57,25,-86,44,18,-31,-27,-58,77,111,-107,16,89,96,3,-59,-27,-83,-82,24,-120,-51,43,-75,-39,92,76,7,40,39,-62,98,66,110,84,-87,-122,-69,5,54,-82,106,29,-61,33,-98,45,65,-104,-47,-47,61,17,-46,-78,-120,34,-5,-50,113,-13,85,57,90,96,-123,23,-95,-66,103,89,101,-90,-61,-46,67,85,99,66,-85,-10,-93,-29,-66,-110,-45,37,109,-110,88,42,-42,-68,-70,-30,0,82,8,8,96,99,104,-58,59,13,86,-93,5,-29,-111,94,56,12,126,101,69,16,-25,115,17,35,-26,52,99,-13,-118,117,58,0,-101,127,23,0,109,80,-25,61,35,86,11,-117,4,-7,0,107,-123,-92,-41,-70,-94,-104,-3,-21,-56,-32,73,-27,100,21,112,-70,-128,127,96,-123,6,-93,8,-94,17,1,90,34,-75,-51,-52,-61,88,-13,-25,92,79,39,31,-62,-3,114,-13,-11,-43,64,105,-82,-56,29,-6,-103,-12,-109,68,76,-1,-121,51,-54,12,84,-94,58,96,20,40,73,124,-47,-19,-100,10,16,-56,74,81,52,-22,46,-88,108,-8,16,59,-60,-101,-26,-117,-127,-36,78,55,-54,112,33,-5,-64,7,48,111,122,118,85,-48,18,-43,15,109,53,-60,-99,-114,126,101,-125,88,125,38,19,-71,-111,122,-69,-21,-26,2,94,51,-111,-32,10,-87,41,114,-5,80,-46,59,111,16,46,115,-48,-5,-75,-122,123,-109,-70,116,-10,20,-44,-118,-67,17,41,16,102,-47,-31,-22,-96,-39,-1,-19,-98,30,-67,53,-53,-105,-9,24,15,-68,-53,77,-106,90,29,7,46,-30,67,-24,-101,-65,-66,-3,-118,-64,23,43,62,-27,-53,-7,45,-34,30,113,9,30,119,-12,-127,44,-114,-117,-12,-30,94,34,53,-91,-57,106,-38,37,-58,-97,90,116,-78,55,95,59,124,112,5,-99,-10,54,-3,-70,-110,108,-98,-75,110,99,88,99,-80,17,-77,26,123,-73,-26,120,77,-14,29,-61,78,97,-125,-39,19,80,105,22,114,-88,53,-54,-121,-7,92,34,10,101,-57,51,9,47,-124,-93,26,-76,38,70,50,45,-119,106,-51,-121,73,-68,59,121,40,78,92,23,-124,-73,67,43,104,-97,79,-31,15,75,-12,39,13,-99,75,-8,-62,-63,103,-68,101,-72,109,-123,-113,-93,47,-7,-51,64,-67,96,1,-81,34,-49,-66,-82,35,99,52,-95,28,27,-36,27,-93,-15,52,-68,55,-81,-104,117,67,-3,53,102,32,-5,-64,121,-31,-10,19,-123,41,-72,-97,113,45,-10,-111,-71,95,31,-89,-13,36,-111,39,86,126,10,-26,27,-91,48,-77,-45,-25,-106,126,-51,104,101,71,81,2,81,-26,-96,7,-114,-44,-94,-54,-22,110,19,-76,77,3,-127,-86,-78,110,6,-62,-96,121,-100,74,71,-3,-34,43,86,37,109,-110,123,56,118,-7,-33,-96,15,-60,75,-49,-23,-6,-34,57,60,117,-72,-82,-97,-104,88,30,-86,-55,111,-103,-121,-126,-63,-94,-103,-112,0,70,80,118,-46,-44,101,-85,28,85,52,91,-127,29,-88,-63,95,82,59,124,90,-86,-37,7,-116,75,72,-13,82,55,-125,-61,80,90,-75,41,-28,-41,-6,32,-62,35,88,91,61,-112,-104,-115,23,72,-102,-25,77,103,0,73,13,-121,6,81,-52,-70,59,63,113,-84,-85,-112,-9,113,-82,-52,98,-29,45,-25,59,-73,-78,-59,-96,-4,-32,-82,79,16,80,29,94,64,-7,67,-77,-5,-125,119,12,127,-9,104,-95,56,16,58,86,-117,18,66,26,-115,-55,48,59,126,-15,-90,-16,-126,15,120,75,-115,13,106,-76,80,-9,-15,-70,-10,50,-78,56,-51,110,85,-29,-102,20,15,-56,-73,-64,-23,-66,-12,-80,-128,-6,-121,-103,-6,-122,-97,40,46,-36,30,-2,-34,-2,32,116,-93,-59,-109,34,-79,126,-95,-120,-15,-40,-86,-64,71,-48,126,124,-2,-39,75,-64,127,57,30,-107,1,-74,-32,-105,-112,104,-115,80,-27,50,-86,-86,75,-13,-8,81,-13,-66,-38,-14,125,118,103,33,48,-71,10,35,-118,88,65,119,-36,-116,-107,-20,-43,-110,107,33,-27,15,-48,-119,46,-35,96,-75,88,-12,-7,90,-41,-6,-87,89,-88,-117,98,-29,-64,-41,-18,99,-83,13,61,-8,126,46,82,127,-81,-75,20,57,10,-36,81,54,-123,67,18,124,45,-55,95,50,-41,-38,-127,66,61,24,9,51,-55,113,-66,-80,28,49,-113,-71,24,113,-107,105,-71,37,47,-117,73,45,30,-74,117,114,26,6,-42,-80,-74,108,-81,110,73,88,124,-24,-43,-3,49,84,-55,-30,-125,36,102,62,-126,-45,-33,-50,98,-8,6,109,62,113,-84,-12,32,-40,24,-101,-87,-57,-56,59,-123,106,32,12,-71,-18,97,49,113,-47,105,-113,49,99,-124,-124,-81,-118,117,-12,-76,46,-9,-48,-41,-3,-54,-86,97,88,119,-82,-113,-52,-126,-93,-23,-121,127,-97,-28,-24,31,-62,-119,52,-93,75,7,33,-101,-67,67,-45,39,74,-83,127,-115,-66,4,-6,-18,-29,29,-23,68,-123,-103,31,24,117,49,8,-70,41,1,20,71,99,-40,-21,-116,-30,93,66,95,27,63,117,-49,20,-113,-92,-7,127,115,-85,97,-39,34,-67,-10,-53,123,-87,119,2,-77,68,-74,-66,22,96,-13,-12,96,-26,86,35,47,-128,-4,83,52,114,-2,-84,-14,67,-94,-53,-45,-74,-71,-94,94,-101,-122,3,-48,-14,124,-43,56,-3,58,-22,-97,-106,1,-32,57,-16,-127,51,23,-67,-59,-27,-60,125,-46,-125,-117,28,-74,29,29,-76,94,25,58,-32,-31,-101,-105,42,49,101,-115,-60,114,-55,-72,101,94,35,-14,-6,-115,-101,20,-36,-8,103,77,-42,82,61,104,85,35,-71,100,111,67,107,-90,-24,19,6,117,-87,-16,-67,-26,26,24,105,-64,102,105,-36,-7,60,109,112,-19,119,59,-81,10,-91,-9,69,124,-54,124,52,80,13,-105,21,-116,-114,-33,5,0,10,126,-93,22,-26,-115,115,94,22,105,-111,30,-7,102,44,63,0,85,-38,91,-30,98,-21,43,4,-63,-34,-124,-67,38,33,-2,45,-32,-86,12,-92,-38,29,39,121,-119,-42,-23,-30,-106,3,-12,-54,-108,7}
+
+#define UPDATE_GATE_BIAS {-85,78,113,70,33,38,8,114,70,-35,-67,65,31,-24,-70,-124,-89,104,124,-122,111,61,-87,75,-61,-98,83,-69,-63,45,-11,103}
+
+#define RESET_GATE_BIAS {-77,67,-93,-3,98,59,-121,33,49,50,41,91,-115,-33,71,47,-70,45,89,-115,72,106,-22,100,97,-100,-95,108,-33,3,14,30}
+
+#define HIDDEN_STATE_BIAS {-85,78,113,70,33,38,8,114,70,-35,-67,65,31,-24,-70,-124,-89,104,124,-122,111,61,-87,75,-61,-98,83,-69,-63,45,-11,103}
+
+#define INPUT_DATA1 {-367,-338,0,-89,453,-413,-343,-16,42,418,201,274,-352,477,-290,-92,266,-49,342,453,-398,247,-153,328,217,342,85,69,-38,351,73,128}
+
+#define INPUT_DATA2 {280,41,-322,61,315,350,504,-227,-221,-483,352,252,455,-236,344,364,-378,229,-187,-498,295,357,-511,58,-349,-458,-420,-66,-400,-379,477,-60}
+
+#define HISTORY_DATA {-38,53,105,-79,-463,51,-343,-226,-435,-282,218,441,-299,-215,-109,335,340,-471,-109,273,33,-245,-469,170,-26,-59,192,-119,76,-6,236,-145}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-gru/readme_iar.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-gru/readme_iar.txt
new file mode 100644
index 0000000..a73e193
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Examples/IAR/iar_nn_examples/NN-example-gru/readme_iar.txt
@@ -0,0 +1,7 @@
+CMSIS NN Lib example arm_nnexample_gru0 for
+  Cortex-M0, Cortex-M3, Cortex-M4 and Cortex-M7.
+
+The example is configured for IAR Embedded Workbench for ARM Simulator.
+
+When changing target, remember to change the ARM_MATH_CMx and __FPU_PRESENT
+Preprocessor defines for C/C++ Compiler
\ No newline at end of file
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Include/arm_nn_tables.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Include/arm_nn_tables.h
new file mode 100644
index 0000000..36be5a8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Include/arm_nn_tables.h
@@ -0,0 +1,56 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_nn_tables.h
+ * Description:  Extern declaration for NN tables
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef _ARM_NN_TABLES_H
+#define _ARM_NN_TABLES_H
+
+#include "arm_math.h"
+
+/**
+* @brief tables for various activation functions
+*
+*/
+
+extern const q15_t sigmoidTable_q15[256];
+extern const q7_t sigmoidTable_q7[256];
+
+extern const q7_t tanhTable_q7[256];
+extern const q15_t tanhTable_q15[256];
+
+  /**
+   * @brief 2-way tables for various activation functions
+   *
+   * 2-way table, H table for value larger than 1/4
+   * L table for value smaller than 1/4, H table for remaining
+   * We have this only for the q15_t version. It does not make
+   * sense to have it for q7_t type
+   */
+extern const q15_t sigmoidHTable_q15[192];
+extern const q15_t sigmoidLTable_q15[128];
+
+#endif                          /*  ARM_NN_TABLES_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Include/arm_nnfunctions.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Include/arm_nnfunctions.h
new file mode 100644
index 0000000..331255b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Include/arm_nnfunctions.h
@@ -0,0 +1,1075 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_nnfunctions.h
+ * Description:  Public header file for CMSIS NN Library
+ *
+ * $Date:        13. July 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ * -------------------------------------------------------------------- */
+
+/**
+   \mainpage CMSIS NN Software Library
+   *
+   * Introduction
+   * ------------
+   *
+   * This user manual describes the CMSIS NN software library,
+   * a collection of efficient neural network kernels developed to maximize the
+   * performance and minimize the memory footprint of neural networks on Cortex-M processor cores.
+   *
+   * The library is divided into a number of functions each covering a specific category:
+   * - Neural Network Convolution Functions
+   * - Neural Network Activation Functions
+   * - Fully-connected Layer Functions
+   * - Neural Network Pooling Functions
+   * - Softmax Functions
+   * - Neural Network Support Functions
+   *
+   * The library has separate functions for operating on different weight and activation data
+   * types including 8-bit integers (q7_t) and 16-bit integers (q15_t). The descrition of the
+   * kernels are included in the function description. The implementation details are also
+   * described in this paper [1].
+   *
+   * Block Diagram
+   * --------
+   * \image html CMSIS-NN-OVERVIEW.PNG
+   *
+   * Examples
+   * --------
+   *
+   * The library ships with a number of examples which demonstrate how to use the library functions.
+   *
+   * Pre-processor Macros
+   * ------------
+   *
+   * Each library project have differant pre-processor macros.
+   *
+   * - ARM_MATH_DSP:
+   *
+   * Define macro ARM_MATH_DSP, If the silicon supports DSP instructions.
+   *
+   * - ARM_MATH_BIG_ENDIAN:
+   *
+   * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default library builds for little endian targets.
+   *
+   * - ARM_NN_TRUNCATE:
+   *
+   * Define macro ARM_NN_TRUNCATE to use floor instead of round-to-the-nearest-int for the computation.
+   *
+   * Copyright Notice
+   * ------------
+   *
+   * Copyright (C) 2010-2018 Arm Limited. All rights reserved.
+   *
+   * [1] CMSIS-NN: Efficient Neural Network Kernels for Arm Cortex-M CPUs https://arxiv.org/abs/1801.06601
+   */
+
+/**
+ * @defgroup groupNN Neural Network Functions
+ * These functions perform basic operations for neural network layers.
+ */
+
+#ifndef _ARM_NNFUNCTIONS_H
+#define _ARM_NNFUNCTIONS_H
+
+#include "arm_nnsupportfunctions.h"
+#include "arm_nn_tables.h"
+
+#define USE_INTRINSIC
+
+//#define ARM_NN_TRUNCATE /* This config the rounding model to floor or round to the nearest int */
+
+#ifdef __cplusplus
+extern    "C"
+{
+#endif
+
+/**
+ * @defgroup NNConv Neural Network Convolution Functions
+ *
+ * Perform convolution layer
+ *
+ * The convolution is implemented in 2 steps: im2col and GEMM
+ *
+ * im2col is a process of converting each patch of image data into
+ * a column. After im2col, the convolution is computed as matrix-matrix
+ * multiplication.
+ *
+ * To reduce the memory footprint, the im2col is performed partially.
+ * Each iteration, only a few column (i.e., patches) are generated and
+ * computed with GEMM kernels similar to CMSIS-DSP arm_mat_mult functions.
+ *
+ */
+
+  /**
+   * @brief Basic Q7 convolution function
+   * @param[in]       Im_in       pointer to input tensor
+   * @param[in]       dim_im_in   input tensor dimention
+   * @param[in]       ch_im_in    number of input tensor channels
+   * @param[in]       wt          pointer to kernel weights
+   * @param[in]       ch_im_out   number of filters, i.e., output tensor channels
+   * @param[in]       dim_kernel  filter kernel size
+   * @param[in]       padding     padding sizes
+   * @param[in]       stride      convolution stride
+   * @param[in]       bias        pointer to bias
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in,out]   Im_out      pointer to output tensor
+   * @param[in]       dim_im_out  output tensor dimension
+   * @param[in,out]   bufferA     pointer to buffer space for input
+   * @param[in,out]   bufferB     pointer to buffer space for output
+   * @return     The function returns <code>ARM_MATH_SUCCESS</code>
+   *
+   */
+
+    arm_status arm_convolve_HWC_q7_basic(const q7_t * Im_in,
+                                         const uint16_t dim_im_in,
+                                         const uint16_t ch_im_in,
+                                         const q7_t * wt,
+                                         const uint16_t ch_im_out,
+                                         const uint16_t dim_kernel,
+                                         const uint16_t padding,
+                                         const uint16_t stride,
+                                         const q7_t * bias,
+                                         const uint16_t bias_shift,
+                                         const uint16_t out_shift,
+                                         q7_t * Im_out,
+                                         const uint16_t dim_im_out,
+                                         q15_t * bufferA,
+                                         q7_t * bufferB);
+
+  /**
+   * @brief Basic Q7 convolution function (non-sqaure shape)
+   * @param[in]       Im_in        pointer to input tensor
+   * @param[in]       dim_im_in_x  input tensor dimention x
+   * @param[in]       dim_im_in_y  input tensor dimention y
+   * @param[in]       ch_im_in     number of input tensor channels
+   * @param[in]       wt           pointer to kernel weights
+   * @param[in]       ch_im_out    number of filters, i.e., output tensor channels
+   * @param[in]       dim_kernel_x filter kernel size x
+   * @param[in]       dim_kernel_y filter kernel size y
+   * @param[in]       padding_x    padding size x
+   * @param[in]       padding_y    padding size y
+   * @param[in]       stride_x     convolution stride x
+   * @param[in]       stride_y     convolution stride y
+   * @param[in]       bias         pointer to bias
+   * @param[in]       bias_shift   amount of left-shift for bias
+   * @param[in]       out_shift    amount of right-shift for output
+   * @param[in,out]   Im_out       pointer to output tensor
+   * @param[in]       dim_im_out_x output tensor dimension x
+   * @param[in]       dim_im_out_y output tensor dimension y
+   * @param[in,out]   bufferA      pointer to buffer space for input
+   * @param[in,out]   bufferB      pointer to buffer space for output
+   * @return     The function returns <code>ARM_MATH_SUCCESS</code>
+   */
+
+    arm_status arm_convolve_HWC_q7_basic_nonsquare(const q7_t * Im_in,
+                                                  const uint16_t dim_im_in_x,
+                                                  const uint16_t dim_im_in_y,
+                                                  const uint16_t ch_im_in,
+                                                  const q7_t * wt,
+                                                  const uint16_t ch_im_out,
+                                                  const uint16_t dim_kernel_x,
+                                                  const uint16_t dim_kernel_y,
+                                                  const uint16_t padding_x,
+                                                  const uint16_t padding_y,
+                                                  const uint16_t stride_x,
+                                                  const uint16_t stride_y,
+                                                  const q7_t * bias,
+                                                  const uint16_t bias_shift,
+                                                  const uint16_t out_shift,
+                                                  q7_t * Im_out,
+                                                  const uint16_t dim_im_out_x,
+                                                  const uint16_t dim_im_out_y,
+                                                  q15_t * bufferA,
+                                                  q7_t * bufferB);
+
+  /**
+   * @brief Basic Q15 convolution function
+   * @param[in]       Im_in       pointer to input tensor
+   * @param[in]       dim_im_in   input tensor dimention
+   * @param[in]       ch_im_in    number of input tensor channels
+   * @param[in]       wt          pointer to kernel weights
+   * @param[in]       ch_im_out   number of filters, i.e., output tensor channels
+   * @param[in]       dim_kernel  filter kernel size
+   * @param[in]       padding     padding sizes
+   * @param[in]       stride      convolution stride
+   * @param[in]       bias        pointer to bias
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in,out]   Im_out      pointer to output tensor
+   * @param[in]       dim_im_out  output tensor dimension
+   * @param[in,out]   bufferA     pointer to buffer space for input
+   * @param[in,out]   bufferB     pointer to buffer space for output
+   * @return     The function returns <code>ARM_MATH_SUCCESS</code>
+   *
+   */
+
+    arm_status arm_convolve_HWC_q15_basic(const q15_t * Im_in,
+                                          const uint16_t dim_im_in,
+                                          const uint16_t ch_im_in,
+                                          const q15_t * wt,
+                                          const uint16_t ch_im_out,
+                                          const uint16_t dim_kernel,
+                                          const uint16_t padding,
+                                          const uint16_t stride,
+                                          const q15_t * bias,
+                                          const uint16_t bias_shift,
+                                          const uint16_t out_shift,
+                                          q15_t * Im_out,
+                                          const uint16_t dim_im_out,
+                                          q15_t * bufferA,
+                                          q7_t * bufferB);
+
+  /**
+   * @brief Fast Q7 convolution function
+   * @param[in]       Im_in       pointer to input tensor
+   * @param[in]       dim_im_in   input tensor dimention
+   * @param[in]       ch_im_in    number of input tensor channels
+   * @param[in]       wt          pointer to kernel weights
+   * @param[in]       ch_im_out   number of filters, i.e., output tensor channels
+   * @param[in]       dim_kernel  filter kernel size
+   * @param[in]       padding     padding sizes
+   * @param[in]       stride      convolution stride
+   * @param[in]       bias        pointer to bias
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in,out]   Im_out      pointer to output tensor
+   * @param[in]       dim_im_out  output tensor dimension
+   * @param[in,out]   bufferA     pointer to buffer space for input
+   * @param[in,out]   bufferB     pointer to buffer space for output
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   *
+   * This function is the version with full list of optimization tricks, but with
+   * some contraints:
+   *   ch_im_in is multiple of 4
+   *   ch_im_out is multiple of 2
+   */
+
+    arm_status arm_convolve_HWC_q7_fast(const q7_t * Im_in,
+                                        const uint16_t dim_im_in,
+                                        const uint16_t ch_im_in,
+                                        const q7_t * wt,
+                                        const uint16_t ch_im_out,
+                                        const uint16_t dim_kernel,
+                                        const uint16_t padding,
+                                        const uint16_t stride,
+                                        const q7_t * bias,
+                                        const uint16_t bias_shift,
+                                        const uint16_t out_shift,
+                                        q7_t * Im_out,
+                                        const uint16_t dim_im_out,
+                                        q15_t * bufferA,
+                                        q7_t * bufferB);
+
+  /**
+   * @brief Fast Q7 convolution function (non-sqaure shape)
+   * @param[in]       Im_in        pointer to input tensor
+   * @param[in]       dim_im_in_x  input tensor dimention x
+   * @param[in]       dim_im_in_y  input tensor dimention y
+   * @param[in]       ch_im_in     number of input tensor channels
+   * @param[in]       wt           pointer to kernel weights
+   * @param[in]       ch_im_out    number of filters, i.e., output tensor channels
+   * @param[in]       dim_kernel_x filter kernel size x
+   * @param[in]       dim_kernel_y filter kernel size y
+   * @param[in]       padding_x    padding size x
+   * @param[in]       padding_y    padding size y
+   * @param[in]       stride_x     convolution stride x
+   * @param[in]       stride_y     convolution stride y
+   * @param[in]       bias         pointer to bias
+   * @param[in]       bias_shift   amount of left-shift for bias
+   * @param[in]       out_shift    amount of right-shift for output
+   * @param[in,out]   Im_out       pointer to output tensor
+   * @param[in]       dim_im_out_x output tensor dimension x
+   * @param[in]       dim_im_out_y output tensor dimension y
+   * @param[in,out]   bufferA      pointer to buffer space for input
+   * @param[in,out]   bufferB      pointer to buffer space for output
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   *
+   * This function is the version with full list of optimization tricks, but with
+   * some contraints:
+   *   ch_im_in is multiple of 4
+   *   ch_im_out is multiple of 2
+   */
+
+    arm_status arm_convolve_HWC_q7_fast_nonsquare(const q7_t * Im_in,
+                                                  const uint16_t dim_im_in_x,
+                                                  const uint16_t dim_im_in_y,
+                                                  const uint16_t ch_im_in,
+                                                  const q7_t * wt,
+                                                  const uint16_t ch_im_out,
+                                                  const uint16_t dim_kernel_x,
+                                                  const uint16_t dim_kernel_y,
+                                                  const uint16_t padding_x,
+                                                  const uint16_t padding_y,
+                                                  const uint16_t stride_x,
+                                                  const uint16_t stride_y,
+                                                  const q7_t * bias,
+                                                  const uint16_t bias_shift,
+                                                  const uint16_t out_shift,
+                                                  q7_t * Im_out,
+                                                  const uint16_t dim_im_out_x,
+                                                  const uint16_t dim_im_out_y,
+                                                  q15_t * bufferA,
+                                                  q7_t * bufferB);
+
+  /**
+   * @brief Fast Q7 version of 1x1 convolution (non-sqaure shape)
+   * @param[in]       Im_in        pointer to input tensor
+   * @param[in]       dim_im_in_x  input tensor dimention x
+   * @param[in]       dim_im_in_y  input tensor dimention y
+   * @param[in]       ch_im_in     number of input tensor channels
+   * @param[in]       wt           pointer to kernel weights
+   * @param[in]       ch_im_out    number of filters, i.e., output tensor channels
+   * @param[in]       dim_kernel_x filter kernel size x
+   * @param[in]       dim_kernel_y filter kernel size y
+   * @param[in]       padding_x    padding size x
+   * @param[in]       padding_y    padding size y
+   * @param[in]       stride_x     convolution stride x
+   * @param[in]       stride_y     convolution stride y
+   * @param[in]       bias         pointer to bias
+   * @param[in]       bias_shift   amount of left-shift for bias
+   * @param[in]       out_shift    amount of right-shift for output
+   * @param[in,out]   Im_out       pointer to output tensor
+   * @param[in]       dim_im_out_x output tensor dimension x
+   * @param[in]       dim_im_out_y output tensor dimension y
+   * @param[in,out]   bufferA      pointer to buffer space for input
+   * @param[in,out]   bufferB      pointer to buffer space for output
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   *
+   * This function implement convolution with 1x1 kernel size (i.e., dim_kernel_x=1
+   * and dim_kernel_y=1). It can be used for
+   * second half of MobileNets after depthwise separable convolution.
+   *
+   * This function is the version with full list of optimization tricks, but with
+   * some contraints:
+   *   ch_im_in is multiple of 4
+   *   ch_im_out is multiple of 2
+   */
+    arm_status arm_convolve_1x1_HWC_q7_fast_nonsquare(const q7_t * Im_in,
+                                                      const uint16_t dim_im_in_x,
+                                                      const uint16_t dim_im_in_y,
+                                                      const uint16_t ch_im_in,
+                                                      const q7_t * wt,
+                                                      const uint16_t ch_im_out,
+                                                      const uint16_t dim_kernel_x,
+                                                      const uint16_t dim_kernel_y,
+                                                      const uint16_t padding_x,
+                                                      const uint16_t padding_y,
+                                                      const uint16_t stride_x,
+                                                      const uint16_t stride_y,
+                                                      const q7_t * bias,
+                                                      const uint16_t bias_shift,
+                                                      const uint16_t out_shift,
+                                                      q7_t * Im_out,
+                                                      const uint16_t dim_im_out_x,
+                                                      const uint16_t dim_im_out_y,
+                                                      q15_t * bufferA,
+                                                      q7_t * bufferB);
+
+  /**
+   * @brief Q7 version of convolution for RGB image
+   * @param[in]       Im_in       pointer to input tensor
+   * @param[in]       dim_im_in   input tensor dimention
+   * @param[in]       ch_im_in    number of input tensor channels
+   * @param[in]       wt          pointer to kernel weights
+   * @param[in]       ch_im_out   number of filters, i.e., output tensor channels
+   * @param[in]       dim_kernel  filter kernel size
+   * @param[in]       padding     padding sizes
+   * @param[in]       stride      convolution stride
+   * @param[in]       bias        pointer to bias
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in,out]   Im_out      pointer to output tensor
+   * @param[in]       dim_im_out  output tensor dimension
+   * @param[in,out]   bufferA     pointer to buffer space for input
+   * @param[in,out]   bufferB     pointer to buffer space for output
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   *
+   * This kernel is written exclusively for convolution with ch_im_in
+   * equals 3. This applies on the first layer of CNNs which has input
+   * image with RGB format.
+   */
+
+    arm_status arm_convolve_HWC_q7_RGB(const q7_t * Im_in,
+                                       const uint16_t dim_im_in,
+                                       const uint16_t ch_im_in,
+                                       const q7_t * wt,
+                                       const uint16_t ch_im_out,
+                                       const uint16_t dim_kernel,
+                                       const uint16_t padding,
+                                       const uint16_t stride,
+                                       const q7_t * bias,
+                                       const uint16_t bias_shift,
+                                       const uint16_t out_shift,
+                                       q7_t * Im_out,
+                                       const uint16_t dim_im_out,
+                                       q15_t * bufferA,
+                                       q7_t * bufferB);
+
+  /**
+   * @brief Fast Q15 convolution function
+   * @param[in]       Im_in       pointer to input tensor
+   * @param[in]       dim_im_in   input tensor dimention
+   * @param[in]       ch_im_in    number of input tensor channels
+   * @param[in]       wt          pointer to kernel weights
+   * @param[in]       ch_im_out   number of filters, i.e., output tensor channels
+   * @param[in]       dim_kernel  filter kernel size
+   * @param[in]       padding     padding sizes
+   * @param[in]       stride      convolution stride
+   * @param[in]       bias        pointer to bias
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in,out]   Im_out      pointer to output tensor
+   * @param[in]       dim_im_out  output tensor dimension
+   * @param[in,out]   bufferA     pointer to buffer space for input
+   * @param[in,out]   bufferB     pointer to buffer space for output
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   *
+   * This function is the version with full list of optimization tricks, but with
+   * some contraints:
+   *   ch_im_in is multiple of 2
+   *   ch_im_out is multiple of 2
+   */
+
+    arm_status arm_convolve_HWC_q15_fast(const q15_t * Im_in,
+                                         const uint16_t dim_im_in,
+                                         const uint16_t ch_im_in,
+                                         const q15_t * wt,
+                                         const uint16_t ch_im_out,
+                                         const uint16_t dim_kernel,
+                                         const uint16_t padding,
+                                         const uint16_t stride,
+                                         const q15_t * bias,
+                                         const uint16_t bias_shift,
+                                         const uint16_t out_shift,
+                                         q15_t * Im_out,
+                                         const uint16_t dim_im_out,
+                                         q15_t * bufferA,
+                                         q7_t * bufferB);
+
+  /**
+   * @brief Fast Q15 convolution function (non-sqaure shape)
+   * @param[in]       Im_in        pointer to input tensor
+   * @param[in]       dim_im_in_x  input tensor dimention x
+   * @param[in]       dim_im_in_y  input tensor dimention y
+   * @param[in]       ch_im_in     number of input tensor channels
+   * @param[in]       wt           pointer to kernel weights
+   * @param[in]       ch_im_out    number of filters, i.e., output tensor channels
+   * @param[in]       dim_kernel_x filter kernel size x
+   * @param[in]       dim_kernel_y filter kernel size y
+   * @param[in]       padding_x    padding size x
+   * @param[in]       padding_y    padding size y
+   * @param[in]       stride_x     convolution stride x
+   * @param[in]       stride_y     convolution stride y
+   * @param[in]       bias         pointer to bias
+   * @param[in]       bias_shift   amount of left-shift for bias
+   * @param[in]       out_shift    amount of right-shift for output
+   * @param[in,out]   Im_out       pointer to output tensor
+   * @param[in]       dim_im_out_x output tensor dimension x
+   * @param[in]       dim_im_out_y output tensor dimension y
+   * @param[in,out]   bufferA      pointer to buffer space for input
+   * @param[in,out]   bufferB      pointer to buffer space for output
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   *
+   * @details
+   *
+   * <b>Buffer size:</b>
+   *
+   * bufferA size: 2*ch_im_in*dim_kernel*dim_kernel
+   *
+   * bufferB size: 0
+   *
+   * <b>Input dimension constraints:</b>
+   *
+   * ch_im_in is multiple of 2
+   *
+   * ch_im_out is multipe of 2
+   *
+   */
+
+    arm_status
+    arm_convolve_HWC_q15_fast_nonsquare(const q15_t * Im_in,
+                              const uint16_t dim_im_in_x,
+                              const uint16_t dim_im_in_y,
+                              const uint16_t ch_im_in,
+                              const q15_t * wt,
+                              const uint16_t ch_im_out,
+                              const uint16_t dim_kernel_x,
+                              const uint16_t dim_kernel_y,
+                              const uint16_t padding_x,
+                              const uint16_t padding_y,
+                              const uint16_t stride_x,
+                              const uint16_t stride_y,
+                              const q15_t * bias,
+                              const uint16_t bias_shift,
+                              const uint16_t out_shift,
+                              q15_t * Im_out,
+                              const uint16_t dim_im_out_x,
+                              const uint16_t dim_im_out_y,
+                              q15_t * bufferA,
+                              q7_t * bufferB);
+
+  /**
+   * @brief Q7 depthwise separable convolution function
+   * @param[in]       Im_in       pointer to input tensor
+   * @param[in]       dim_im_in   input tensor dimention
+   * @param[in]       ch_im_in    number of input tensor channels
+   * @param[in]       wt          pointer to kernel weights
+   * @param[in]       ch_im_out   number of filters, i.e., output tensor channels
+   * @param[in]       dim_kernel  filter kernel size
+   * @param[in]       padding     padding sizes
+   * @param[in]       stride      convolution stride
+   * @param[in]       bias        pointer to bias
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in,out]   Im_out      pointer to output tensor
+   * @param[in]       dim_im_out  output tensor dimension
+   * @param[in,out]   bufferA     pointer to buffer space for input
+   * @param[in,out]   bufferB     pointer to buffer space for output
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   *
+   * This function is the version with full list of optimization tricks, but with
+   * some contraints:
+   *   ch_im_in is multiple of 2
+   *   ch_im_out is multiple of 2
+   */
+
+    arm_status arm_depthwise_separable_conv_HWC_q7(const q7_t * Im_in,
+                                                   const uint16_t dim_im_in,
+                                                   const uint16_t ch_im_in,
+                                                   const q7_t * wt,
+                                                   const uint16_t ch_im_out,
+                                                   const uint16_t dim_kernel,
+                                                   const uint16_t padding,
+                                                   const uint16_t stride,
+                                                   const q7_t * bias,
+                                                   const uint16_t bias_shift,
+                                                   const uint16_t out_shift,
+                                                   q7_t * Im_out,
+                                                   const uint16_t dim_im_out,
+                                                   q15_t * bufferA,
+                                                   q7_t * bufferB);
+
+  /**
+   * @brief Q7 depthwise separable convolution function (non-square shape)
+   * @param[in]       Im_in         pointer to input tensor
+   * @param[in]       dim_im_in_x   input tensor dimention x
+   * @param[in]       dim_im_in_y   input tensor dimention y
+   * @param[in]       ch_im_in      number of input tensor channels
+   * @param[in]       wt            pointer to kernel weights
+   * @param[in]       ch_im_out     number of filters, i.e., output tensor channels
+   * @param[in]       dim_kernel_x  filter kernel size x
+   * @param[in]       dim_kernel_y  filter kernel size y
+   * @param[in]       padding_x     padding sizes x
+   * @param[in]       padding_y     padding sizes y
+   * @param[in]       stride_x      convolution stride x
+   * @param[in]       stride_y      convolution stride y
+   * @param[in]       bias          pointer to bias
+   * @param[in]       bias_shift    amount of left-shift for bias
+   * @param[in]       out_shift     amount of right-shift for output
+   * @param[in,out]   Im_out        pointer to output tensor
+   * @param[in]       dim_im_out_x  output tensor dimension x
+   * @param[in]       dim_im_out_y  output tensor dimension y
+   * @param[in,out]   bufferA       pointer to buffer space for input
+   * @param[in,out]   bufferB       pointer to buffer space for output
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   *
+   * This function is the version with full list of optimization tricks, but with
+   * some contraints:
+   *   ch_im_in is multiple of 2
+   *   ch_im_out is multiple of 2
+   */
+    arm_status arm_depthwise_separable_conv_HWC_q7_nonsquare(const q7_t * Im_in,
+                                                             const uint16_t dim_im_in_x,
+                                                             const uint16_t dim_im_in_y,
+                                                             const uint16_t ch_im_in,
+                                                             const q7_t * wt,
+                                                             const uint16_t ch_im_out,
+                                                             const uint16_t dim_kernel_x,
+                                                             const uint16_t dim_kernel_y,
+                                                             const uint16_t padding_x,
+                                                             const uint16_t padding_y,
+                                                             const uint16_t stride_x,
+                                                             const uint16_t stride_y,
+                                                             const q7_t * bias,
+                                                             const uint16_t bias_shift,
+                                                             const uint16_t out_shift,
+                                                             q7_t * Im_out,
+                                                             const uint16_t dim_im_out_x,
+                                                             const uint16_t dim_im_out_y,
+                                                             q15_t * bufferA,
+                                                             q7_t * bufferB);
+
+
+/**
+ * @defgroup FC Fully-connected Layer Functions
+ *
+ * Perform fully-connected layer
+ *
+ * Fully-connected layer is basically a matrix-vector multiplication
+ * with bias. The matrix is the weights and the input/output vectors
+ * are the activation values. Supported {weight, activation} precisions
+ * include {8-bit, 8-bit}, {16-bit, 16-bit}, and {8-bit, 16-bit}.
+ *
+ * Here we have two types of kernel functions. The basic function
+ * implements the function using regular GEMV approach. The opt functions
+ * operates with weights in interleaved formats.
+ *
+ */
+
+  /**
+   * @brief Q7 basic fully-connected layer function
+   * @param[in]       pV          pointer to input vector
+   * @param[in]       pM          pointer to matrix weights
+   * @param[in]       dim_vec     length of the vector
+   * @param[in]       num_of_rows number of rows in weight matrix
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in]       bias        pointer to bias
+   * @param[in,out]   pOut        pointer to output vector
+   * @param[in,out]   vec_buffer  pointer to buffer space for input
+   * @return     The function returns <code>ARM_MATH_SUCCESS</code>
+   *
+   */
+
+    arm_status arm_fully_connected_q7(const q7_t * pV,
+                                      const q7_t * pM,
+                                      const uint16_t dim_vec,
+                                      const uint16_t num_of_rows,
+                                      const uint16_t bias_shift,
+                                      const uint16_t out_shift,
+                                      const q7_t * bias,
+                                      q7_t * pOut,
+                                      q15_t * vec_buffer);
+
+  /**
+   * @brief Q7 opt fully-connected layer function
+   * @param[in]       pV          pointer to input vector
+   * @param[in]       pM          pointer to matrix weights
+   * @param[in]       dim_vec     length of the vector
+   * @param[in]       num_of_rows number of rows in weight matrix
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in]       bias        pointer to bias
+   * @param[in,out]   pOut        pointer to output vector
+   * @param[in,out]   vec_buffer  pointer to buffer space for input
+   * @return     The function returns <code>ARM_MATH_SUCCESS</code>
+   *
+   */
+
+    arm_status arm_fully_connected_q7_opt(const q7_t * pV,
+                                          const q7_t * pM,
+                                          const uint16_t dim_vec,
+                                          const uint16_t num_of_rows,
+                                          const uint16_t bias_shift,
+                                          const uint16_t out_shift,
+                                          const q7_t * bias,
+                                          q7_t * pOut,
+                                          q15_t * vec_buffer);
+
+  /**
+   * @brief Q15 basic fully-connected layer function
+   * @param[in]       pV          pointer to input vector
+   * @param[in]       pM          pointer to matrix weights
+   * @param[in]       dim_vec     length of the vector
+   * @param[in]       num_of_rows number of rows in weight matrix
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in]       bias        pointer to bias
+   * @param[in,out]   pOut        pointer to output vector
+   * @param[in,out]   vec_buffer  pointer to buffer space for input
+   * @return     The function returns <code>ARM_MATH_SUCCESS</code>
+   *
+   */
+
+    arm_status arm_fully_connected_q15(const q15_t * pV,
+                                       const q15_t * pM,
+                                       const uint16_t dim_vec,
+                                       const uint16_t num_of_rows,
+                                       const uint16_t bias_shift,
+                                       const uint16_t out_shift,
+                                       const q15_t * bias,
+                                       q15_t * pOut,
+                                       q15_t * vec_buffer);
+
+  /**
+   * @brief Q15 opt fully-connected layer function
+   * @param[in]       pV          pointer to input vector
+   * @param[in]       pM          pointer to matrix weights
+   * @param[in]       dim_vec     length of the vector
+   * @param[in]       num_of_rows number of rows in weight matrix
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in]       bias        pointer to bias
+   * @param[in,out]   pOut        pointer to output vector
+   * @param[in,out]   vec_buffer  pointer to buffer space for input
+   * @return     The function returns <code>ARM_MATH_SUCCESS</code>
+   *
+   */
+
+    arm_status arm_fully_connected_q15_opt(const q15_t * pV,
+                                           const q15_t * pM,
+                                           const uint16_t dim_vec,
+                                           const uint16_t num_of_rows,
+                                           const uint16_t bias_shift,
+                                           const uint16_t out_shift,
+                                           const q15_t * bias,
+                                           q15_t * pOut,
+                                           q15_t * vec_buffer);
+
+  /**
+   * @brief Mixed Q15-Q7 fully-connected layer function
+   * @param[in]       pV          pointer to input vector
+   * @param[in]       pM          pointer to matrix weights
+   * @param[in]       dim_vec     length of the vector
+   * @param[in]       num_of_rows number of rows in weight matrix
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in]       bias        pointer to bias
+   * @param[in,out]   pOut        pointer to output vector
+   * @param[in,out]   vec_buffer  pointer to buffer space for input
+   * @return     The function returns <code>ARM_MATH_SUCCESS</code>
+   *
+   */
+
+    arm_status arm_fully_connected_mat_q7_vec_q15(const q15_t * pV,
+                                                  const q7_t * pM,
+                                                  const uint16_t dim_vec,
+                                                  const uint16_t num_of_rows,
+                                                  const uint16_t bias_shift,
+                                                  const uint16_t out_shift,
+                                                  const q7_t * bias,
+                                                  q15_t * pOut,
+                                                  q15_t * vec_buffer);
+
+  /**
+   * @brief Mixed Q15-Q7 opt fully-connected layer function
+   * @param[in]       pV          pointer to input vector
+   * @param[in]       pM          pointer to matrix weights
+   * @param[in]       dim_vec     length of the vector
+   * @param[in]       num_of_rows number of rows in weight matrix
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in]       bias        pointer to bias
+   * @param[in,out]   pOut        pointer to output vector
+   * @param[in,out]   vec_buffer  pointer to buffer space for input
+   * @return     The function returns <code>ARM_MATH_SUCCESS</code>
+   *
+   */
+
+    arm_status arm_fully_connected_mat_q7_vec_q15_opt(const q15_t * pV,
+                                                      const q7_t * pM,
+                                                      const uint16_t dim_vec,
+                                                      const uint16_t num_of_rows,
+                                                      const uint16_t bias_shift,
+                                                      const uint16_t out_shift,
+                                                      const q7_t * bias,
+                                                      q15_t * pOut,
+                                                      q15_t * vec_buffer);
+
+/**
+ * @brief Matrix-Multiplication Kernels for Convolution
+ *
+ * These functions are used within convolution layer functions for
+ * matrix multiplication.
+ *
+ * The implementation is similar to CMSIS-DSP arm_mat_mult functions
+ * with one Q7 and one Q15 operands. The Q15 operand is the im2col
+ * output which is always with 2 columns.
+ *
+ */
+
+  /**
+   * @brief Matrix-multiplication function for convolution
+   * @param[in]       pA          pointer to operand A
+   * @param[in]       pInBuffer   pointer to operand B, always conssists of 2 vectors
+   * @param[in]       ch_im_out   numRow of A
+   * @param[in]       numCol_A    numCol of A
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in]       bias        the bias
+   * @param[in,out]   pOut        pointer to output
+   * @return     The function returns the incremented output pointer
+   */
+
+    q7_t     *arm_nn_mat_mult_kernel_q7_q15(const q7_t * pA,
+                                            const q15_t * pInBuffer,
+                                            const uint16_t ch_im_out,
+                                            const uint16_t numCol_A,
+                                            const uint16_t bias_shift,
+                                            const uint16_t out_shift,
+                                            const q7_t * bias,
+                                            q7_t * pOut);
+
+  /**
+   * @brief Matrix-multiplication function for convolution with reordered columns
+   * @param[in]       pA          pointer to operand A
+   * @param[in]       pInBuffer   pointer to operand B, always conssists of 2 vectors
+   * @param[in]       ch_im_out   numRow of A
+   * @param[in]       numCol_A    numCol of A
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in]       bias        the bias
+   * @param[in,out]   pOut        pointer to output
+   * @return     The function returns the incremented output pointer
+   */
+
+    q7_t     *arm_nn_mat_mult_kernel_q7_q15_reordered(const q7_t * pA,
+                                                      const q15_t * pInBuffer,
+                                                      const uint16_t ch_im_out,
+                                                      const uint16_t numCol_A,
+                                                      const uint16_t bias_shift,
+                                                      const uint16_t out_shift,
+                                                      const q7_t * bias,
+                                                      q7_t * pOut);
+
+#ifdef __cplusplus
+}
+#endif
+
+/*
+ *  Other functions
+ *  These layers are typically not timing critical
+ *  Basic implementation is supported here
+ */
+
+#ifdef __cplusplus
+extern    "C"
+{
+#endif
+
+/**
+ * @defgroup Acti Neural Network Activation Functions
+ *
+ * Perform activation layers, including ReLU (Rectified Linear Unit),
+ * sigmoid and tanh
+ *
+ */
+
+  /**
+   * @brief Q7 RELU function
+   * @param[in,out]   data        pointer to input
+   * @param[in]       size        number of elements
+   * @return none.
+   */
+
+    void      arm_relu_q7(q7_t * data, uint16_t size);
+
+  /**
+   * @brief Q15 RELU function
+   * @param[in,out]   data        pointer to input
+   * @param[in]       size        number of elements
+   * @return none.
+   */
+
+    void      arm_relu_q15(q15_t * data, uint16_t size);
+
+  /**
+   * @brief Q7 neural network activation function using direct table look-up
+   * @param[in,out]   data        pointer to input
+   * @param[in]       size        number of elements
+   * @param[in]       int_width   bit-width of the integer part, assume to be smaller than 3
+   * @param[in]       type        type of activation functions
+   * @return none.
+   */
+
+    void      arm_nn_activations_direct_q7(q7_t * data, uint16_t size, uint16_t int_width,
+                                           arm_nn_activation_type type);
+
+  /**
+   * @brief Q15 neural network activation function using direct table look-up
+   * @param[in,out]   data        pointer to input
+   * @param[in]       size        number of elements
+   * @param[in]       int_width   bit-width of the integer part, assume to be smaller than 3
+   * @param[in]       type        type of activation functions
+   * @return none.
+   */
+
+    void      arm_nn_activations_direct_q15(q15_t * data, uint16_t size, uint16_t int_width,
+                                            arm_nn_activation_type type);
+
+/**
+ * @defgroup Pooling Neural Network Pooling Functions
+ *
+ * Perform pooling functions, including max pooling and average pooling
+ *
+ */
+
+  /**
+   * @brief Q7 max pooling function
+   * @param[in]       Im_in       pointer to input tensor
+   * @param[in]       dim_im_in   input tensor dimention
+   * @param[in]       ch_im_in    number of input tensor channels
+   * @param[in]       dim_kernel  filter kernel size
+   * @param[in]       padding     padding sizes
+   * @param[in]       stride      convolution stride
+   * @param[in]       dim_im_out  output tensor dimension
+   * @param[in,out]   bufferA     pointer to buffer space for input
+   * @param[in,out]   Im_out      pointer to output tensor
+   * @return none.
+   *
+   */
+
+    void      arm_maxpool_q7_HWC(q7_t * Im_in,
+                                 const uint16_t dim_im_in,
+                                 const uint16_t ch_im_in,
+                                 const uint16_t dim_kernel,
+                                 const uint16_t padding,
+                                 const uint16_t stride,
+                                 const uint16_t dim_im_out,
+                                 q7_t * bufferA,
+                                 q7_t * Im_out);
+
+  /**
+   * @brief Q7 average pooling function
+   * @param[in]       Im_in       pointer to input tensor
+   * @param[in]       dim_im_in   input tensor dimention
+   * @param[in]       ch_im_in    number of input tensor channels
+   * @param[in]       dim_kernel  filter kernel size
+   * @param[in]       padding     padding sizes
+   * @param[in]       stride      convolution stride
+   * @param[in]       dim_im_out  output tensor dimension
+   * @param[in,out]   bufferA     pointer to buffer space for input
+   * @param[in,out]   Im_out      pointer to output tensor
+   * @return none.
+   *
+   */
+
+    void      arm_avepool_q7_HWC(q7_t * Im_in,
+                                 const uint16_t dim_im_in,
+                                 const uint16_t ch_im_in,
+                                 const uint16_t dim_kernel,
+                                 const uint16_t padding,
+                                 const uint16_t stride,
+                                 const uint16_t dim_im_out,
+                                 q7_t * bufferA,
+                                 q7_t * Im_out);
+
+/**
+ * @defgroup Softmax Softmax Functions
+ *
+ * EXP(2) based softmax function
+ *
+ */
+
+  /**
+   * @brief Q7 softmax function
+   * @param[in]       vec_in      pointer to input vector
+   * @param[in]       dim_vec     input vector dimention
+   * @param[out]      p_out       pointer to output vector
+   * @return none.
+   *
+   */
+
+    void      arm_softmax_q7(const q7_t * vec_in, const uint16_t dim_vec, q7_t * p_out);
+
+  /**
+   * @brief Q15 softmax function
+   * @param[in]       vec_in      pointer to input vector
+   * @param[in]       dim_vec     input vector dimention
+   * @param[out]      p_out       pointer to output vector
+   * @return none.
+   *
+   */
+
+    void      arm_softmax_q15(const q15_t * vec_in, const uint16_t dim_vec, q15_t * p_out);
+
+  /**
+   * @brief uint8 depthwise convolution function with asymmetric quantization for even number of channel multiplier
+   *        and input channels. Unless specified otherwise, arguments are mandatory.
+   *
+   * @param[in]     input     Pointer to input tensor
+   * @param[in]     input_x   Width of input tensor
+   * @param[in]     input_y   Height of input tensor
+   * @param[in]     input_ch  Channels in input tensor
+   * @param[in]     kernel    Pointer to kernel weights
+   * @param[in]     kernel_x  Width of kernel
+   * @param[in]     kernel_y  Height of kernel
+   * @param[in]     ch_mult   Number of channel multiplier
+   * @param[in]     pad_x     Padding sizes x
+   * @param[in]     pad_y     Padding sizes y
+   * @param[in]     stride_x  Convolution stride along the width
+   * @param[in]     stride_y  Convolution stride along the height
+   * @param[in]     dilation_x Dilation along width. Not used and intended for future enhancement.
+   * @param[in]     dilation_y Dilation along height. Not used and intended for future enhancement.
+   * @param[in]     bias       Pointer to optional bias values. If no bias is
+   *                           availble, NULL is expected
+   * @param[in]     input_offset  Input tensor zero offset
+   * @param[in]     filter_offset Kernel tensor zero offset
+   * @param[in]     output_offset Output tensor zero offset
+   * @param[in,out] output        Pointer to output tensor
+   * @param[in]     output_x  Width of output tensor
+   * @param[in]     output_y  Height of output tensor
+   * @param[in]     output_activation_min   Minimum value to clamp the output to. Range : {0, 255}
+   * @param[in]     output_activation_max   Minimum value to clamp the output to. Range : {0, 255}
+   * @param[in]     out_shift  Amount of right-shift for output
+   * @param[in]     out_mult   Output multiplier for requantization
+   * @return        The function returns one of the following
+   *                <code>ARM_MATH_SIZE_MISMATCH</code> - Not supported dimension of tensors
+   *                <code>ARM_MATH_SUCCESS</code> - Successful operation
+   *                <code>ARM_MATH_ARGUMENT_ERROR</code> - Implementation not available
+   *
+   * <b> Input constraints</b>
+   * ch_mult  is multiple of 2
+   * kernel_x is multiple of 2
+   *
+   */
+    arm_status arm_depthwise_conv_u8_basic_ver1(const uint8_t *input,
+                                                const uint16_t input_x,
+                                                const uint16_t input_y,
+                                                const uint16_t input_ch,
+                                                const uint8_t *kernel,
+                                                const uint16_t kernel_x,
+                                                const uint16_t kernel_y,
+                                                const int16_t ch_mult,
+                                                const int16_t pad_x,
+                                                const int16_t pad_y,
+                                                const int16_t stride_x,
+                                                const int16_t stride_y,
+                                                const int16_t dilation_x,
+                                                const int16_t dilation_y,
+                                                const int32_t *bias,
+                                                const int32_t input_offset,
+                                                const int32_t filter_offset,
+                                                const int32_t output_offset,
+                                                uint8_t *output,
+                                                const uint16_t output_x,
+                                                const uint16_t output_y,
+                                                const int32_t output_activation_min,
+                                                const int32_t output_activation_max,
+                                                const int32_t out_shift,
+                                                const int32_t out_mult);
+#ifdef __cplusplus
+}
+#endif
+
+#endif
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Include/arm_nnsupportfunctions.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Include/arm_nnsupportfunctions.h
new file mode 100644
index 0000000..af426e1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Include/arm_nnsupportfunctions.h
@@ -0,0 +1,269 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_nnsupportfunctions.h
+ * Description:  Public header file of support functions for CMSIS NN Library
+ *
+ * $Date:        13. July 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ * -------------------------------------------------------------------- */
+
+#ifndef _ARM_NNSUPPORTFUNCTIONS_H_
+#define _ARM_NNSUPPORTFUNCTIONS_H_
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+#ifdef __cplusplus
+extern    "C"
+{
+#endif
+
+#define LEFT_SHIFT(_shift)  (_shift > 0 ? _shift : 0)
+#define RIGHT_SHIFT(_shift) (_shift > 0 ? 0 : -_shift)
+#define Q31_MIN (0x80000000L)
+#define Q31_MAX (0x7FFFFFFFL)
+
+/**
+ * @brief Union for SIMD access of Q31/Q15/Q7 types
+ */
+union arm_nnword
+{
+    q31_t     word;
+               /**< Q31 type */
+    q15_t     half_words[2];
+               /**< Q15 type */
+    q7_t      bytes[4];
+               /**< Q7 type */
+};
+
+/**
+ * @brief Struct for specifying activation function types
+ *
+ */
+typedef enum
+{
+    ARM_SIGMOID = 0,
+                /**< Sigmoid activation function */
+    ARM_TANH = 1,
+             /**< Tanh activation function */
+} arm_nn_activation_type;
+
+/**
+ * @defgroup nndata_convert Neural Network Data Conversion Functions
+ *
+ * Perform data type conversion in-between neural network operations
+ *
+ */
+
+/**
+ * @brief Converts the elements of the Q7 vector to Q15 vector without left-shift
+ * @param[in]       *pSrc points to the Q7 input vector
+ * @param[out]      *pDst points to the Q15 output vector
+ * @param[in]       blockSize length of the input vector
+ * @return none.
+ *
+ */
+
+void      arm_q7_to_q15_no_shift(const q7_t * pSrc, q15_t * pDst, uint32_t blockSize);
+
+/**
+ * @brief  Converts the elements of the Q7 vector to reordered Q15 vector without left-shift
+ * @param[in]       *pSrc points to the Q7 input vector
+ * @param[out]      *pDst points to the Q15 output vector
+ * @param[in]       blockSize length of the input vector
+ * @return none.
+ *
+ */
+
+void      arm_q7_to_q15_reordered_no_shift(const q7_t * pSrc, q15_t * pDst, uint32_t blockSize);
+
+#if defined (ARM_MATH_DSP)
+
+/**
+ * @brief read and expand one Q7 word into two Q15 words
+ */
+
+__STATIC_FORCEINLINE void *read_and_pad(void *source, q31_t * out1, q31_t * out2)
+{
+        q31_t     inA = *__SIMD32(source)++;
+        q31_t     inAbuf1 = __SXTB16(__ROR(inA, 8));
+        q31_t     inAbuf2 = __SXTB16(inA);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+        *out2 = __PKHTB(inAbuf1, inAbuf2, 16);
+        *out1 = __PKHBT(inAbuf2, inAbuf1, 16);
+#else
+        *out1 = __PKHTB(inAbuf1, inAbuf2, 16);
+        *out2 = __PKHBT(inAbuf2, inAbuf1, 16);
+#endif
+
+        return source;
+}
+
+/**
+ * @brief read and expand one Q7 word into two Q15 words with reordering
+ */
+
+__STATIC_FORCEINLINE void *read_and_pad_reordered(void *source, q31_t * out1, q31_t * out2)
+{
+        q31_t     inA = *__SIMD32(source)++;
+#ifndef ARM_MATH_BIG_ENDIAN
+        *out2 = __SXTB16(__ROR(inA, 8));
+        *out1 = __SXTB16(inA);
+#else
+        *out1 = __SXTB16(__ROR(inA, 8));
+        *out2 = __SXTB16(inA);
+#endif
+
+        return source;
+}
+#endif
+
+/**
+ * @defgroup NNBasicMath Basic Math Functions for Neural Network Computation
+ *
+ * Basic Math Functions for Neural Network Computation
+ *
+ */
+
+/**
+ * @brief           Q7 vector multiplication with variable output shifts
+ * @param[in]       *pSrcA        pointer to the first input vector
+ * @param[in]       *pSrcB        pointer to the second input vector
+ * @param[out]      *pDst         pointer to the output vector
+ * @param[in]       out_shift     amount of right-shift for output
+ * @param[in]       blockSize     number of samples in each vector
+ * @return none.
+ *
+ * <b>Scaling and Overflow Behavior:</b>
+ * \par
+ * The function uses saturating arithmetic.
+ * Results outside of the allowable Q15 range [0x8000 0x7FFF] will be saturated.
+ */
+
+void arm_nn_mult_q15(
+  q15_t * pSrcA,
+  q15_t * pSrcB,
+  q15_t * pDst,
+  const uint16_t out_shift,
+  uint32_t blockSize);
+
+/**
+ * @brief           Q7 vector multiplication with variable output shifts
+ * @param[in]       *pSrcA        pointer to the first input vector
+ * @param[in]       *pSrcB        pointer to the second input vector
+ * @param[out]      *pDst         pointer to the output vector
+ * @param[in]       out_shift     amount of right-shift for output
+ * @param[in]       blockSize     number of samples in each vector
+ * @return none.
+ *
+ * <b>Scaling and Overflow Behavior:</b>
+ * \par
+ * The function uses saturating arithmetic.
+ * Results outside of the allowable Q7 range [0x80 0x7F] will be saturated.
+ */
+
+void arm_nn_mult_q7(
+  q7_t * pSrcA,
+  q7_t * pSrcB,
+  q7_t * pDst,
+  const uint16_t out_shift,
+  uint32_t blockSize);
+
+/**
+ * @brief macro for adding rounding offset
+ */
+#ifndef ARM_NN_TRUNCATE
+    #define NN_ROUND(out_shift) ( (0x1u << out_shift) >> 1 )
+#else
+    #define NN_ROUND(out_shift) 0
+#endif
+
+/**
+ * @brief           Saturating doubling high multiply. Result matches
+ *                  NEON instruction VQRDMULH.
+ * @param[in]       m1        Multiplicand
+ * @param[in]       m2        Multiplier
+ * @return          Result of multiplication.
+ *
+ */
+__STATIC_FORCEINLINE q31_t arm_nn_sat_doubling_high_mult(const q31_t m1, const q31_t m2)
+{
+    q31_t result = 0;
+    // Rounding offset to add for a right shift of 31
+    q63_t mult = 1 << 30;
+
+    if ((m1 < 0) ^ (m2 < 0))
+    {
+        mult = 1 - mult;
+    }
+    // Gets resolved as a SMLAL instruction
+    mult = mult + (q63_t)m1 * m2;
+
+    // Utilize all of the upper 32 bits. This is the doubling step
+    // as well.
+    result = mult / (1UL << 31);
+
+    if ((m1 == m2) && (m1 == Q31_MIN))
+    {
+        result = Q31_MAX;
+    }
+    return result;
+}
+
+/**
+ * @brief           Rounding divide by power of two.
+ * @param[in]       dividend - Dividend
+ * @param[in]       exponent - Divisor = power(2, exponent)
+ *                             Range: [0, 31]
+ * @return          Rounded result of division. Midpoint is rounded away from zero.
+ *
+ */
+__STATIC_FORCEINLINE q31_t arm_nn_divide_by_power_of_two(const q31_t dividend, const q31_t exponent)
+{
+    q31_t result = 0;
+    const q31_t remainder_mask = (1l << exponent) - 1;
+    int32_t remainder = remainder_mask & dividend;
+
+    // Basic division
+    result = dividend >> exponent;
+
+    // Adjust 'result' for rounding (mid point away from zero)
+    q31_t threshold = remainder_mask >> 1;
+    if (result < 0)
+    {
+        threshold++;
+    }
+    if (remainder > threshold)
+    {
+        result++;
+    }
+
+    return result;
+}
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM0/startup_ARMCM0.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM0/startup_ARMCM0.s
new file mode 100644
index 0000000..9fc447d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM0/startup_ARMCM0.s
@@ -0,0 +1,242 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM0.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM0 Device Series
+; * @version  V5.00
+; * @date     02. March 2016
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;/*
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+;*/
+
+
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000C00
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp              ; Top of Stack
+                DCD     Reset_Handler             ; Reset Handler
+                DCD     NMI_Handler               ; NMI Handler
+                DCD     HardFault_Handler         ; Hard Fault Handler
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     SVC_Handler               ; SVCall Handler
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     PendSV_Handler            ; PendSV Handler
+                DCD     SysTick_Handler           ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WDT_IRQHandler            ;  0:  Watchdog Timer
+                DCD     RTC_IRQHandler            ;  1:  Real Time Clock
+                DCD     TIM0_IRQHandler           ;  2:  Timer0 / Timer1
+                DCD     TIM2_IRQHandler           ;  3:  Timer2 / Timer3
+                DCD     MCIA_IRQHandler           ;  4:  MCIa
+                DCD     MCIB_IRQHandler           ;  5:  MCIb
+                DCD     UART0_IRQHandler          ;  6:  UART0 - DUT FPGA
+                DCD     UART1_IRQHandler          ;  7:  UART1 - DUT FPGA
+                DCD     UART2_IRQHandler          ;  8:  UART2 - DUT FPGA
+                DCD     UART4_IRQHandler          ;  9:  UART4 - not connected
+                DCD     AACI_IRQHandler           ; 10: AACI / AC97
+                DCD     CLCD_IRQHandler           ; 11: CLCD Combined Interrupt
+                DCD     ENET_IRQHandler           ; 12: Ethernet
+                DCD     USBDC_IRQHandler          ; 13: USB Device
+                DCD     USBHC_IRQHandler          ; 14: USB Host Controller
+                DCD     CHLCD_IRQHandler          ; 15: Character LCD
+                DCD     FLEXRAY_IRQHandler        ; 16: Flexray
+                DCD     CAN_IRQHandler            ; 17: CAN
+                DCD     LIN_IRQHandler            ; 18: LIN
+                DCD     I2C_IRQHandler            ; 19: I2C ADC/DAC
+                DCD     0                         ; 20: Reserved
+                DCD     0                         ; 21: Reserved
+                DCD     0                         ; 22: Reserved
+                DCD     0                         ; 23: Reserved
+                DCD     0                         ; 24: Reserved
+                DCD     0                         ; 25: Reserved
+                DCD     0                         ; 26: Reserved
+                DCD     0                         ; 27: Reserved
+                DCD     CPU_CLCD_IRQHandler       ; 28: Reserved - CPU FPGA CLCD
+                DCD     0                         ; 29: Reserved - CPU FPGA
+                DCD     UART3_IRQHandler          ; 30: UART3    - CPU FPGA
+                DCD     SPI_IRQHandler            ; 31: SPI Touchscreen - CPU FPGA
+__Vectors_End
+
+__Vectors_Size  EQU     __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT  Reset_Handler             [WEAK]
+                IMPORT  SystemInit
+                IMPORT  __main
+                LDR     R0, =SystemInit
+                BLX     R0
+                LDR     R0, =__main
+                BX      R0
+                ENDP
+
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler               [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler         [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler               [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler            [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler           [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WDT_IRQHandler            [WEAK]
+                EXPORT  RTC_IRQHandler            [WEAK]
+                EXPORT  TIM0_IRQHandler           [WEAK]
+                EXPORT  TIM2_IRQHandler           [WEAK]
+                EXPORT  MCIA_IRQHandler           [WEAK]
+                EXPORT  MCIB_IRQHandler           [WEAK]
+                EXPORT  UART0_IRQHandler          [WEAK]
+                EXPORT  UART1_IRQHandler          [WEAK]
+                EXPORT  UART2_IRQHandler          [WEAK]
+                EXPORT  UART3_IRQHandler          [WEAK]
+                EXPORT  UART4_IRQHandler          [WEAK]
+                EXPORT  AACI_IRQHandler           [WEAK]
+                EXPORT  CLCD_IRQHandler           [WEAK]
+                EXPORT  ENET_IRQHandler           [WEAK]
+                EXPORT  USBDC_IRQHandler          [WEAK]
+                EXPORT  USBHC_IRQHandler          [WEAK]
+                EXPORT  CHLCD_IRQHandler          [WEAK]
+                EXPORT  FLEXRAY_IRQHandler        [WEAK]
+                EXPORT  CAN_IRQHandler            [WEAK]
+                EXPORT  LIN_IRQHandler            [WEAK]
+                EXPORT  I2C_IRQHandler            [WEAK]
+                EXPORT  CPU_CLCD_IRQHandler       [WEAK]
+                EXPORT  SPI_IRQHandler            [WEAK]
+
+WDT_IRQHandler
+RTC_IRQHandler
+TIM0_IRQHandler
+TIM2_IRQHandler
+MCIA_IRQHandler
+MCIB_IRQHandler
+UART0_IRQHandler
+UART1_IRQHandler
+UART2_IRQHandler
+UART3_IRQHandler
+UART4_IRQHandler
+AACI_IRQHandler
+CLCD_IRQHandler
+ENET_IRQHandler
+USBDC_IRQHandler
+USBHC_IRQHandler
+CHLCD_IRQHandler
+FLEXRAY_IRQHandler
+CAN_IRQHandler
+LIN_IRQHandler
+I2C_IRQHandler
+CPU_CLCD_IRQHandler
+SPI_IRQHandler
+                B       .
+
+                ENDP
+
+
+                ALIGN
+
+
+; User Initial Stack & Heap
+
+                IF      :DEF:__MICROLIB
+
+                EXPORT  __initial_sp
+                EXPORT  __heap_base
+                EXPORT  __heap_limit
+
+                ELSE
+
+                IMPORT  __use_two_region_memory
+                EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap PROC
+                LDR     R0, =  Heap_Mem
+                LDR     R1, =(Stack_Mem + Stack_Size)
+                LDR     R2, = (Heap_Mem +  Heap_Size)
+                LDR     R3, = Stack_Mem
+                BX      LR
+                ENDP
+
+                ALIGN
+
+                ENDIF
+
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM0/system_ARMCM0.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM0/system_ARMCM0.c
new file mode 100644
index 0000000..66829ad
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM0/system_ARMCM0.c
@@ -0,0 +1,56 @@
+/**************************************************************************//**
+ * @file     system_ARMCM0.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM0 Device Series
+ * @version  V5.00
+ * @date     08. April 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM0.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000U)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5 * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM3/startup_ARMCM3.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM3/startup_ARMCM3.s
new file mode 100644
index 0000000..e3ea17f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM3/startup_ARMCM3.s
@@ -0,0 +1,262 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM3.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM3 Device Series
+; * @version  V5.00
+; * @date     02. March 2016
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;/*
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+;*/
+
+
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00080000
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp              ; Top of Stack
+                DCD     Reset_Handler             ; Reset Handler
+                DCD     NMI_Handler               ; NMI Handler
+                DCD     HardFault_Handler         ; Hard Fault Handler
+                DCD     MemManage_Handler         ; MPU Fault Handler
+                DCD     BusFault_Handler          ; Bus Fault Handler
+                DCD     UsageFault_Handler        ; Usage Fault Handler
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     SVC_Handler               ; SVCall Handler
+                DCD     DebugMon_Handler          ; Debug Monitor Handler
+                DCD     0                         ; Reserved
+                DCD     PendSV_Handler            ; PendSV Handler
+                DCD     SysTick_Handler           ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WDT_IRQHandler            ;  0:  Watchdog Timer
+                DCD     RTC_IRQHandler            ;  1:  Real Time Clock
+                DCD     TIM0_IRQHandler           ;  2:  Timer0 / Timer1
+                DCD     TIM2_IRQHandler           ;  3:  Timer2 / Timer3
+                DCD     MCIA_IRQHandler           ;  4:  MCIa
+                DCD     MCIB_IRQHandler           ;  5:  MCIb
+                DCD     UART0_IRQHandler          ;  6:  UART0 - DUT FPGA
+                DCD     UART1_IRQHandler          ;  7:  UART1 - DUT FPGA
+                DCD     UART2_IRQHandler          ;  8:  UART2 - DUT FPGA
+                DCD     UART4_IRQHandler          ;  9:  UART4 - not connected
+                DCD     AACI_IRQHandler           ; 10: AACI / AC97
+                DCD     CLCD_IRQHandler           ; 11: CLCD Combined Interrupt
+                DCD     ENET_IRQHandler           ; 12: Ethernet
+                DCD     USBDC_IRQHandler          ; 13: USB Device
+                DCD     USBHC_IRQHandler          ; 14: USB Host Controller
+                DCD     CHLCD_IRQHandler          ; 15: Character LCD
+                DCD     FLEXRAY_IRQHandler        ; 16: Flexray
+                DCD     CAN_IRQHandler            ; 17: CAN
+                DCD     LIN_IRQHandler            ; 18: LIN
+                DCD     I2C_IRQHandler            ; 19: I2C ADC/DAC
+                DCD     0                         ; 20: Reserved
+                DCD     0                         ; 21: Reserved
+                DCD     0                         ; 22: Reserved
+                DCD     0                         ; 23: Reserved
+                DCD     0                         ; 24: Reserved
+                DCD     0                         ; 25: Reserved
+                DCD     0                         ; 26: Reserved
+                DCD     0                         ; 27: Reserved
+                DCD     CPU_CLCD_IRQHandler       ; 28: Reserved - CPU FPGA CLCD
+                DCD     0                         ; 29: Reserved - CPU FPGA
+                DCD     UART3_IRQHandler          ; 30: UART3    - CPU FPGA
+                DCD     SPI_IRQHandler            ; 31: SPI Touchscreen - CPU FPGA
+__Vectors_End
+
+__Vectors_Size  EQU     __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT  Reset_Handler             [WEAK]
+                IMPORT  SystemInit
+                IMPORT  __main
+                LDR     R0, =SystemInit
+                BLX     R0
+                LDR     R0, =__main
+                BX      R0
+                ENDP
+
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler               [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler         [WEAK]
+                B       .
+                ENDP
+MemManage_Handler\
+                PROC
+                EXPORT  MemManage_Handler         [WEAK]
+                B       .
+                ENDP
+BusFault_Handler\
+                PROC
+                EXPORT  BusFault_Handler          [WEAK]
+                B       .
+                ENDP
+UsageFault_Handler\
+                PROC
+                EXPORT  UsageFault_Handler        [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler               [WEAK]
+                B       .
+                ENDP
+DebugMon_Handler\
+                PROC
+                EXPORT  DebugMon_Handler          [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler            [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler           [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WDT_IRQHandler            [WEAK]
+                EXPORT  RTC_IRQHandler            [WEAK]
+                EXPORT  TIM0_IRQHandler           [WEAK]
+                EXPORT  TIM2_IRQHandler           [WEAK]
+                EXPORT  MCIA_IRQHandler           [WEAK]
+                EXPORT  MCIB_IRQHandler           [WEAK]
+                EXPORT  UART0_IRQHandler          [WEAK]
+                EXPORT  UART1_IRQHandler          [WEAK]
+                EXPORT  UART2_IRQHandler          [WEAK]
+                EXPORT  UART3_IRQHandler          [WEAK]
+                EXPORT  UART4_IRQHandler          [WEAK]
+                EXPORT  AACI_IRQHandler           [WEAK]
+                EXPORT  CLCD_IRQHandler           [WEAK]
+                EXPORT  ENET_IRQHandler           [WEAK]
+                EXPORT  USBDC_IRQHandler          [WEAK]
+                EXPORT  USBHC_IRQHandler          [WEAK]
+                EXPORT  CHLCD_IRQHandler          [WEAK]
+                EXPORT  FLEXRAY_IRQHandler        [WEAK]
+                EXPORT  CAN_IRQHandler            [WEAK]
+                EXPORT  LIN_IRQHandler            [WEAK]
+                EXPORT  I2C_IRQHandler            [WEAK]
+                EXPORT  CPU_CLCD_IRQHandler       [WEAK]
+                EXPORT  SPI_IRQHandler            [WEAK]
+
+WDT_IRQHandler
+RTC_IRQHandler
+TIM0_IRQHandler
+TIM2_IRQHandler
+MCIA_IRQHandler
+MCIB_IRQHandler
+UART0_IRQHandler
+UART1_IRQHandler
+UART2_IRQHandler
+UART3_IRQHandler
+UART4_IRQHandler
+AACI_IRQHandler
+CLCD_IRQHandler
+ENET_IRQHandler
+USBDC_IRQHandler
+USBHC_IRQHandler
+CHLCD_IRQHandler
+FLEXRAY_IRQHandler
+CAN_IRQHandler
+LIN_IRQHandler
+I2C_IRQHandler
+CPU_CLCD_IRQHandler
+SPI_IRQHandler
+                B       .
+
+                ENDP
+
+
+                ALIGN
+
+
+; User Initial Stack & Heap
+
+                IF      :DEF:__MICROLIB
+
+                EXPORT  __initial_sp
+                EXPORT  __heap_base
+                EXPORT  __heap_limit
+
+                ELSE
+
+                IMPORT  __use_two_region_memory
+                EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap PROC
+                LDR     R0, =  Heap_Mem
+                LDR     R1, =(Stack_Mem + Stack_Size)
+                LDR     R2, = (Heap_Mem +  Heap_Size)
+                LDR     R3, = Stack_Mem
+                BX      LR
+                ENDP
+
+                ALIGN
+
+                ENDIF
+
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM3/system_ARMCM3.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM3/system_ARMCM3.c
new file mode 100644
index 0000000..f08df7a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM3/system_ARMCM3.c
@@ -0,0 +1,68 @@
+/**************************************************************************//**
+ * @file     system_ARMCM3.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM3 Device Series
+ * @version  V5.00
+ * @date     08. April 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ARMCM3.h"
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000U)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5 * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM4/startup_ARMCM4.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM4/startup_ARMCM4.s
new file mode 100644
index 0000000..dae6439
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM4/startup_ARMCM4.s
@@ -0,0 +1,262 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM4.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM4 Device Series
+; * @version  V5.00
+; * @date     02. March 2016
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;/*
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+;*/
+
+
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000C00
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp              ; Top of Stack
+                DCD     Reset_Handler             ; Reset Handler
+                DCD     NMI_Handler               ; NMI Handler
+                DCD     HardFault_Handler         ; Hard Fault Handler
+                DCD     MemManage_Handler         ; MPU Fault Handler
+                DCD     BusFault_Handler          ; Bus Fault Handler
+                DCD     UsageFault_Handler        ; Usage Fault Handler
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     SVC_Handler               ; SVCall Handler
+                DCD     DebugMon_Handler          ; Debug Monitor Handler
+                DCD     0                         ; Reserved
+                DCD     PendSV_Handler            ; PendSV Handler
+                DCD     SysTick_Handler           ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WDT_IRQHandler            ;  0:  Watchdog Timer
+                DCD     RTC_IRQHandler            ;  1:  Real Time Clock
+                DCD     TIM0_IRQHandler           ;  2:  Timer0 / Timer1
+                DCD     TIM2_IRQHandler           ;  3:  Timer2 / Timer3
+                DCD     MCIA_IRQHandler           ;  4:  MCIa
+                DCD     MCIB_IRQHandler           ;  5:  MCIb
+                DCD     UART0_IRQHandler          ;  6:  UART0 - DUT FPGA
+                DCD     UART1_IRQHandler          ;  7:  UART1 - DUT FPGA
+                DCD     UART2_IRQHandler          ;  8:  UART2 - DUT FPGA
+                DCD     UART4_IRQHandler          ;  9:  UART4 - not connected
+                DCD     AACI_IRQHandler           ; 10: AACI / AC97
+                DCD     CLCD_IRQHandler           ; 11: CLCD Combined Interrupt
+                DCD     ENET_IRQHandler           ; 12: Ethernet
+                DCD     USBDC_IRQHandler          ; 13: USB Device
+                DCD     USBHC_IRQHandler          ; 14: USB Host Controller
+                DCD     CHLCD_IRQHandler          ; 15: Character LCD
+                DCD     FLEXRAY_IRQHandler        ; 16: Flexray
+                DCD     CAN_IRQHandler            ; 17: CAN
+                DCD     LIN_IRQHandler            ; 18: LIN
+                DCD     I2C_IRQHandler            ; 19: I2C ADC/DAC
+                DCD     0                         ; 20: Reserved
+                DCD     0                         ; 21: Reserved
+                DCD     0                         ; 22: Reserved
+                DCD     0                         ; 23: Reserved
+                DCD     0                         ; 24: Reserved
+                DCD     0                         ; 25: Reserved
+                DCD     0                         ; 26: Reserved
+                DCD     0                         ; 27: Reserved
+                DCD     CPU_CLCD_IRQHandler       ; 28: Reserved - CPU FPGA CLCD
+                DCD     0                         ; 29: Reserved - CPU FPGA
+                DCD     UART3_IRQHandler          ; 30: UART3    - CPU FPGA
+                DCD     SPI_IRQHandler            ; 31: SPI Touchscreen - CPU FPGA
+__Vectors_End
+
+__Vectors_Size  EQU     __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT  Reset_Handler             [WEAK]
+                IMPORT  SystemInit
+                IMPORT  __main
+                LDR     R0, =SystemInit
+                BLX     R0
+                LDR     R0, =__main
+                BX      R0
+                ENDP
+
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler               [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler         [WEAK]
+                B       .
+                ENDP
+MemManage_Handler\
+                PROC
+                EXPORT  MemManage_Handler         [WEAK]
+                B       .
+                ENDP
+BusFault_Handler\
+                PROC
+                EXPORT  BusFault_Handler          [WEAK]
+                B       .
+                ENDP
+UsageFault_Handler\
+                PROC
+                EXPORT  UsageFault_Handler        [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler               [WEAK]
+                B       .
+                ENDP
+DebugMon_Handler\
+                PROC
+                EXPORT  DebugMon_Handler          [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler            [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler           [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WDT_IRQHandler            [WEAK]
+                EXPORT  RTC_IRQHandler            [WEAK]
+                EXPORT  TIM0_IRQHandler           [WEAK]
+                EXPORT  TIM2_IRQHandler           [WEAK]
+                EXPORT  MCIA_IRQHandler           [WEAK]
+                EXPORT  MCIB_IRQHandler           [WEAK]
+                EXPORT  UART0_IRQHandler          [WEAK]
+                EXPORT  UART1_IRQHandler          [WEAK]
+                EXPORT  UART2_IRQHandler          [WEAK]
+                EXPORT  UART3_IRQHandler          [WEAK]
+                EXPORT  UART4_IRQHandler          [WEAK]
+                EXPORT  AACI_IRQHandler           [WEAK]
+                EXPORT  CLCD_IRQHandler           [WEAK]
+                EXPORT  ENET_IRQHandler           [WEAK]
+                EXPORT  USBDC_IRQHandler          [WEAK]
+                EXPORT  USBHC_IRQHandler          [WEAK]
+                EXPORT  CHLCD_IRQHandler          [WEAK]
+                EXPORT  FLEXRAY_IRQHandler        [WEAK]
+                EXPORT  CAN_IRQHandler            [WEAK]
+                EXPORT  LIN_IRQHandler            [WEAK]
+                EXPORT  I2C_IRQHandler            [WEAK]
+                EXPORT  CPU_CLCD_IRQHandler       [WEAK]
+                EXPORT  SPI_IRQHandler            [WEAK]
+
+WDT_IRQHandler
+RTC_IRQHandler
+TIM0_IRQHandler
+TIM2_IRQHandler
+MCIA_IRQHandler
+MCIB_IRQHandler
+UART0_IRQHandler
+UART1_IRQHandler
+UART2_IRQHandler
+UART3_IRQHandler
+UART4_IRQHandler
+AACI_IRQHandler
+CLCD_IRQHandler
+ENET_IRQHandler
+USBDC_IRQHandler
+USBHC_IRQHandler
+CHLCD_IRQHandler
+FLEXRAY_IRQHandler
+CAN_IRQHandler
+LIN_IRQHandler
+I2C_IRQHandler
+CPU_CLCD_IRQHandler
+SPI_IRQHandler
+                B       .
+
+                ENDP
+
+
+                ALIGN
+
+
+; User Initial Stack & Heap
+
+                IF      :DEF:__MICROLIB
+
+                EXPORT  __initial_sp
+                EXPORT  __heap_base
+                EXPORT  __heap_limit
+
+                ELSE
+
+                IMPORT  __use_two_region_memory
+                EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap PROC
+                LDR     R0, =  Heap_Mem
+                LDR     R1, =(Stack_Mem + Stack_Size)
+                LDR     R2, = (Heap_Mem +  Heap_Size)
+                LDR     R3, = Stack_Mem
+                BX      LR
+                ENDP
+
+                ALIGN
+
+                ENDIF
+
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM4/system_ARMCM4.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM4/system_ARMCM4.c
new file mode 100644
index 0000000..af23005
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM4/system_ARMCM4.c
@@ -0,0 +1,83 @@
+/**************************************************************************//**
+ * @file     system_ARMCM4.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM4 Device Series
+ * @version  V5.00
+ * @date     07. September 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM4)
+  #include "ARMCM4.h"
+#elif defined (ARMCM4_FP)
+  #include "ARMCM4_FP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000UL)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5U * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1U)
+  SCB->CPACR |= ((3U << 10U*2U) |           /* set CP10 Full Access */
+                 (3U << 11U*2U)  );         /* set CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM4_FP/startup_ARMCM4.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
new file mode 100644
index 0000000..116c5cb
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM4_FP/startup_ARMCM4.s
@@ -0,0 +1,262 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM4.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM4 Device Series
+; * @version  V5.00
+; * @date     02. March 2016
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;/*
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+;*/
+
+
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00004000
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00100000
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp              ; Top of Stack
+                DCD     Reset_Handler             ; Reset Handler
+                DCD     NMI_Handler               ; NMI Handler
+                DCD     HardFault_Handler         ; Hard Fault Handler
+                DCD     MemManage_Handler         ; MPU Fault Handler
+                DCD     BusFault_Handler          ; Bus Fault Handler
+                DCD     UsageFault_Handler        ; Usage Fault Handler
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     SVC_Handler               ; SVCall Handler
+                DCD     DebugMon_Handler          ; Debug Monitor Handler
+                DCD     0                         ; Reserved
+                DCD     PendSV_Handler            ; PendSV Handler
+                DCD     SysTick_Handler           ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WDT_IRQHandler            ;  0:  Watchdog Timer
+                DCD     RTC_IRQHandler            ;  1:  Real Time Clock
+                DCD     TIM0_IRQHandler           ;  2:  Timer0 / Timer1
+                DCD     TIM2_IRQHandler           ;  3:  Timer2 / Timer3
+                DCD     MCIA_IRQHandler           ;  4:  MCIa
+                DCD     MCIB_IRQHandler           ;  5:  MCIb
+                DCD     UART0_IRQHandler          ;  6:  UART0 - DUT FPGA
+                DCD     UART1_IRQHandler          ;  7:  UART1 - DUT FPGA
+                DCD     UART2_IRQHandler          ;  8:  UART2 - DUT FPGA
+                DCD     UART4_IRQHandler          ;  9:  UART4 - not connected
+                DCD     AACI_IRQHandler           ; 10: AACI / AC97
+                DCD     CLCD_IRQHandler           ; 11: CLCD Combined Interrupt
+                DCD     ENET_IRQHandler           ; 12: Ethernet
+                DCD     USBDC_IRQHandler          ; 13: USB Device
+                DCD     USBHC_IRQHandler          ; 14: USB Host Controller
+                DCD     CHLCD_IRQHandler          ; 15: Character LCD
+                DCD     FLEXRAY_IRQHandler        ; 16: Flexray
+                DCD     CAN_IRQHandler            ; 17: CAN
+                DCD     LIN_IRQHandler            ; 18: LIN
+                DCD     I2C_IRQHandler            ; 19: I2C ADC/DAC
+                DCD     0                         ; 20: Reserved
+                DCD     0                         ; 21: Reserved
+                DCD     0                         ; 22: Reserved
+                DCD     0                         ; 23: Reserved
+                DCD     0                         ; 24: Reserved
+                DCD     0                         ; 25: Reserved
+                DCD     0                         ; 26: Reserved
+                DCD     0                         ; 27: Reserved
+                DCD     CPU_CLCD_IRQHandler       ; 28: Reserved - CPU FPGA CLCD
+                DCD     0                         ; 29: Reserved - CPU FPGA
+                DCD     UART3_IRQHandler          ; 30: UART3    - CPU FPGA
+                DCD     SPI_IRQHandler            ; 31: SPI Touchscreen - CPU FPGA
+__Vectors_End
+
+__Vectors_Size  EQU     __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT  Reset_Handler             [WEAK]
+                IMPORT  SystemInit
+                IMPORT  __main
+                LDR     R0, =SystemInit
+                BLX     R0
+                LDR     R0, =__main
+                BX      R0
+                ENDP
+
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler               [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler         [WEAK]
+                B       .
+                ENDP
+MemManage_Handler\
+                PROC
+                EXPORT  MemManage_Handler         [WEAK]
+                B       .
+                ENDP
+BusFault_Handler\
+                PROC
+                EXPORT  BusFault_Handler          [WEAK]
+                B       .
+                ENDP
+UsageFault_Handler\
+                PROC
+                EXPORT  UsageFault_Handler        [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler               [WEAK]
+                B       .
+                ENDP
+DebugMon_Handler\
+                PROC
+                EXPORT  DebugMon_Handler          [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler            [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler           [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WDT_IRQHandler            [WEAK]
+                EXPORT  RTC_IRQHandler            [WEAK]
+                EXPORT  TIM0_IRQHandler           [WEAK]
+                EXPORT  TIM2_IRQHandler           [WEAK]
+                EXPORT  MCIA_IRQHandler           [WEAK]
+                EXPORT  MCIB_IRQHandler           [WEAK]
+                EXPORT  UART0_IRQHandler          [WEAK]
+                EXPORT  UART1_IRQHandler          [WEAK]
+                EXPORT  UART2_IRQHandler          [WEAK]
+                EXPORT  UART3_IRQHandler          [WEAK]
+                EXPORT  UART4_IRQHandler          [WEAK]
+                EXPORT  AACI_IRQHandler           [WEAK]
+                EXPORT  CLCD_IRQHandler           [WEAK]
+                EXPORT  ENET_IRQHandler           [WEAK]
+                EXPORT  USBDC_IRQHandler          [WEAK]
+                EXPORT  USBHC_IRQHandler          [WEAK]
+                EXPORT  CHLCD_IRQHandler          [WEAK]
+                EXPORT  FLEXRAY_IRQHandler        [WEAK]
+                EXPORT  CAN_IRQHandler            [WEAK]
+                EXPORT  LIN_IRQHandler            [WEAK]
+                EXPORT  I2C_IRQHandler            [WEAK]
+                EXPORT  CPU_CLCD_IRQHandler       [WEAK]
+                EXPORT  SPI_IRQHandler            [WEAK]
+
+WDT_IRQHandler
+RTC_IRQHandler
+TIM0_IRQHandler
+TIM2_IRQHandler
+MCIA_IRQHandler
+MCIB_IRQHandler
+UART0_IRQHandler
+UART1_IRQHandler
+UART2_IRQHandler
+UART3_IRQHandler
+UART4_IRQHandler
+AACI_IRQHandler
+CLCD_IRQHandler
+ENET_IRQHandler
+USBDC_IRQHandler
+USBHC_IRQHandler
+CHLCD_IRQHandler
+FLEXRAY_IRQHandler
+CAN_IRQHandler
+LIN_IRQHandler
+I2C_IRQHandler
+CPU_CLCD_IRQHandler
+SPI_IRQHandler
+                B       .
+
+                ENDP
+
+
+                ALIGN
+
+
+; User Initial Stack & Heap
+
+                IF      :DEF:__MICROLIB
+
+                EXPORT  __initial_sp
+                EXPORT  __heap_base
+                EXPORT  __heap_limit
+
+                ELSE
+
+                IMPORT  __use_two_region_memory
+                EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap PROC
+                LDR     R0, =  Heap_Mem
+                LDR     R1, =(Stack_Mem + Stack_Size)
+                LDR     R2, = (Heap_Mem +  Heap_Size)
+                LDR     R3, = Stack_Mem
+                BX      LR
+                ENDP
+
+                ALIGN
+
+                ENDIF
+
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM4_FP/system_ARMCM4.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM4_FP/system_ARMCM4.c
new file mode 100644
index 0000000..070fa1e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM4_FP/system_ARMCM4.c
@@ -0,0 +1,83 @@
+/**************************************************************************//**
+ * @file     system_ARMCM4.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM4 Device Series
+ * @version  V5.00
+ * @date     08. April 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM4)
+  #include "ARMCM4.h"
+#elif defined (ARMCM4_FP)
+  #include "ARMCM4_FP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000U)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5 * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1)
+  SCB->CPACR |= ((3U << 10*2) |           /* set CP10 Full Access */
+                 (3U << 11*2)  );         /* set CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM7_SP/startup_ARMCM7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM7_SP/startup_ARMCM7.c
new file mode 100644
index 0000000..26edb9f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM7_SP/startup_ARMCM7.c
@@ -0,0 +1,295 @@
+/**************************************************************************//**
+ * @file     startup_ARMCM7.s
+ * @brief    CMSIS Core Device Startup File for
+ *           ARMCM7 Device Series
+ * @version  V5.00
+ * @date     26. April 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include <stdint.h>
+
+
+/*----------------------------------------------------------------------------
+  Linker generated Symbols
+ *----------------------------------------------------------------------------*/
+extern uint32_t __etext;
+extern uint32_t __data_start__;
+extern uint32_t __data_end__;
+extern uint32_t __copy_table_start__;
+extern uint32_t __copy_table_end__;
+extern uint32_t __zero_table_start__;
+extern uint32_t __zero_table_end__;
+extern uint32_t __bss_start__;
+extern uint32_t __bss_end__;
+extern uint32_t __StackTop;
+
+/*----------------------------------------------------------------------------
+  Exception / Interrupt Handler Function Prototype
+ *----------------------------------------------------------------------------*/
+typedef void( *pFunc )( void );
+
+
+/*----------------------------------------------------------------------------
+  External References
+ *----------------------------------------------------------------------------*/
+#ifndef __START
+extern void  _start(void) __attribute__((noreturn));    /* PreeMain (C library entry point) */
+#else
+extern int  __START(void) __attribute__((noreturn));    /* main entry point */
+#endif
+
+#ifndef __NO_SYSTEM_INIT
+extern void SystemInit (void);            /* CMSIS System Initialization      */
+#endif
+
+
+/*----------------------------------------------------------------------------
+  Internal References
+ *----------------------------------------------------------------------------*/
+void Default_Handler(void);                          /* Default empty handler */
+void Reset_Handler(void);                            /* Reset Handler */
+
+
+/*----------------------------------------------------------------------------
+  User Initial Stack & Heap
+ *----------------------------------------------------------------------------*/
+#ifndef __STACK_SIZE
+  #define	__STACK_SIZE  0x00000400
+#endif
+static uint8_t stack[__STACK_SIZE] __attribute__ ((aligned(8), used, section(".stack")));
+
+#ifndef __HEAP_SIZE
+  #define	__HEAP_SIZE   0x00000C00
+#endif
+#if __HEAP_SIZE > 0
+static uint8_t heap[__HEAP_SIZE]   __attribute__ ((aligned(8), used, section(".heap")));
+#endif
+
+
+/*----------------------------------------------------------------------------
+  Exception / Interrupt Handler
+ *----------------------------------------------------------------------------*/
+/* Cortex-M7 Processor Exceptions */
+void NMI_Handler         (void) __attribute__ ((weak, alias("Default_Handler")));
+void HardFault_Handler   (void) __attribute__ ((weak, alias("Default_Handler")));
+void MemManage_Handler   (void) __attribute__ ((weak, alias("Default_Handler")));
+void BusFault_Handler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void UsageFault_Handler  (void) __attribute__ ((weak, alias("Default_Handler")));
+void SVC_Handler         (void) __attribute__ ((weak, alias("Default_Handler")));
+void DebugMon_Handler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void PendSV_Handler      (void) __attribute__ ((weak, alias("Default_Handler")));
+void SysTick_Handler     (void) __attribute__ ((weak, alias("Default_Handler")));
+
+/* ARMCM7 Specific Interrupts */
+void WDT_IRQHandler      (void) __attribute__ ((weak, alias("Default_Handler")));
+void RTC_IRQHandler      (void) __attribute__ ((weak, alias("Default_Handler")));
+void TIM0_IRQHandler     (void) __attribute__ ((weak, alias("Default_Handler")));
+void TIM2_IRQHandler     (void) __attribute__ ((weak, alias("Default_Handler")));
+void MCIA_IRQHandler     (void) __attribute__ ((weak, alias("Default_Handler")));
+void MCIB_IRQHandler     (void) __attribute__ ((weak, alias("Default_Handler")));
+void UART0_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void UART1_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void UART2_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void UART4_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void AACI_IRQHandler     (void) __attribute__ ((weak, alias("Default_Handler")));
+void CLCD_IRQHandler     (void) __attribute__ ((weak, alias("Default_Handler")));
+void ENET_IRQHandler     (void) __attribute__ ((weak, alias("Default_Handler")));
+void USBDC_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void USBHC_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void CHLCD_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void FLEXRAY_IRQHandler  (void) __attribute__ ((weak, alias("Default_Handler")));
+void CAN_IRQHandler      (void) __attribute__ ((weak, alias("Default_Handler")));
+void LIN_IRQHandler      (void) __attribute__ ((weak, alias("Default_Handler")));
+void I2C_IRQHandler      (void) __attribute__ ((weak, alias("Default_Handler")));
+void CPU_CLCD_IRQHandler (void) __attribute__ ((weak, alias("Default_Handler")));
+void UART3_IRQHandler    (void) __attribute__ ((weak, alias("Default_Handler")));
+void SPI_IRQHandler      (void) __attribute__ ((weak, alias("Default_Handler")));
+
+
+/*----------------------------------------------------------------------------
+  Exception / Interrupt Vector table
+ *----------------------------------------------------------------------------*/
+const pFunc __Vectors[] __attribute__ ((section(".vectors"))) = {
+  /* Cortex-M7 Exceptions Handler */
+  (pFunc)((uint32_t)&__StackTop),           /*      Initial Stack Pointer     */
+  Reset_Handler,                            /*      Reset Handler             */
+  NMI_Handler,                              /*      NMI Handler               */
+  HardFault_Handler,                        /*      Hard Fault Handler        */
+  MemManage_Handler,                        /*      MPU Fault Handler         */
+  BusFault_Handler,                         /*      Bus Fault Handler         */
+  UsageFault_Handler,                       /*      Usage Fault Handler       */
+  0,                                        /*      Reserved                  */
+  0,                                        /*      Reserved                  */
+  0,                                        /*      Reserved                  */
+  0,                                        /*      Reserved                  */
+  SVC_Handler,                              /*      SVCall Handler            */
+  DebugMon_Handler,                         /*      Debug Monitor Handler     */
+  0,                                        /*      Reserved                  */
+  PendSV_Handler,                           /*      PendSV Handler            */
+  SysTick_Handler,                          /*      SysTick Handler           */
+
+  /* External interrupts */
+  WDT_IRQHandler,                           /*  0:  Watchdog Timer            */
+  RTC_IRQHandler,                           /*  1:  Real Time Clock           */
+  TIM0_IRQHandler,                          /*  2:  Timer0 / Timer1           */
+  TIM2_IRQHandler,                          /*  3:  Timer2 / Timer3           */
+  MCIA_IRQHandler,                          /*  4:  MCIa                      */
+  MCIB_IRQHandler,                          /*  5:  MCIb                      */
+  UART0_IRQHandler,                         /*  6:  UART0 - DUT FPGA          */
+  UART1_IRQHandler,                         /*  7:  UART1 - DUT FPGA          */
+  UART2_IRQHandler,                         /*  8:  UART2 - DUT FPGA          */
+  UART4_IRQHandler,                         /*  9:  UART4 - not connected     */
+  AACI_IRQHandler,                          /* 10: AACI / AC97                */
+  CLCD_IRQHandler,                          /* 11: CLCD Combined Interrupt    */
+  ENET_IRQHandler,                          /* 12: Ethernet                   */
+  USBDC_IRQHandler,                         /* 13: USB Device                 */
+  USBHC_IRQHandler,                         /* 14: USB Host Controller        */
+  CHLCD_IRQHandler,                         /* 15: Character LCD              */
+  FLEXRAY_IRQHandler,                       /* 16: Flexray                    */
+  CAN_IRQHandler,                           /* 17: CAN                        */
+  LIN_IRQHandler,                           /* 18: LIN                        */
+  I2C_IRQHandler,                           /* 19: I2C ADC/DAC                */
+  0,                                        /* 20: Reserved                   */
+  0,                                        /* 21: Reserved                   */
+  0,                                        /* 22: Reserved                   */
+  0,                                        /* 23: Reserved                   */
+  0,                                        /* 24: Reserved                   */
+  0,                                        /* 25: Reserved                   */
+  0,                                        /* 26: Reserved                   */
+  0,                                        /* 27: Reserved                   */
+  CPU_CLCD_IRQHandler,                      /* 28: Reserved - CPU FPGA CLCD   */
+  0,                                        /* 29: Reserved - CPU FPGA        */
+  UART3_IRQHandler,                         /* 30: UART3    - CPU FPGA        */
+  SPI_IRQHandler                            /* 31: SPI Touchscreen - CPU FPGA */
+};
+
+
+/*----------------------------------------------------------------------------
+  Reset Handler called on controller reset
+ *----------------------------------------------------------------------------*/
+void Reset_Handler(void) {
+  uint32_t *pSrc, *pDest;
+  uint32_t *pTable __attribute__((unused));
+
+/*  Firstly it copies data from read only memory to RAM. There are two schemes
+ *  to copy. One can copy more than one sections. Another can only copy
+ *  one section.  The former scheme needs more instructions and read-only
+ *  data to implement than the latter.
+ *  Macro __STARTUP_COPY_MULTIPLE is used to choose between two schemes.  */
+
+#ifdef __STARTUP_COPY_MULTIPLE
+/*  Multiple sections scheme.
+ *
+ *  Between symbol address __copy_table_start__ and __copy_table_end__,
+ *  there are array of triplets, each of which specify:
+ *    offset 0: LMA of start of a section to copy from
+ *    offset 4: VMA of start of a section to copy to
+ *    offset 8: size of the section to copy. Must be multiply of 4
+ *
+ *  All addresses must be aligned to 4 bytes boundary.
+ */
+  pTable = &__copy_table_start__;
+
+  for (; pTable < &__copy_table_end__; pTable = pTable + 3) {
+		pSrc  = (uint32_t*)*(pTable + 0);
+		pDest = (uint32_t*)*(pTable + 1);
+		for (; pDest < (uint32_t*)(*(pTable + 1) + *(pTable + 2)) ; ) {
+      *pDest++ = *pSrc++;
+		}
+	}
+#else
+/*  Single section scheme.
+ *
+ *  The ranges of copy from/to are specified by following symbols
+ *    __etext: LMA of start of the section to copy from. Usually end of text
+ *    __data_start__: VMA of start of the section to copy to
+ *    __data_end__: VMA of end of the section to copy to
+ *
+ *  All addresses must be aligned to 4 bytes boundary.
+ */
+  pSrc  = &__etext;
+  pDest = &__data_start__;
+
+  for ( ; pDest < &__data_end__ ; ) {
+    *pDest++ = *pSrc++;
+  }
+#endif /*__STARTUP_COPY_MULTIPLE */
+
+/*  This part of work usually is done in C library startup code. Otherwise,
+ *  define this macro to enable it in this startup.
+ *
+ *  There are two schemes too. One can clear multiple BSS sections. Another
+ *  can only clear one section. The former is more size expensive than the
+ *  latter.
+ *
+ *  Define macro __STARTUP_CLEAR_BSS_MULTIPLE to choose the former.
+ *  Otherwise efine macro __STARTUP_CLEAR_BSS to choose the later.
+ */
+#ifdef __STARTUP_CLEAR_BSS_MULTIPLE
+/*  Multiple sections scheme.
+ *
+ *  Between symbol address __copy_table_start__ and __copy_table_end__,
+ *  there are array of tuples specifying:
+ *    offset 0: Start of a BSS section
+ *    offset 4: Size of this BSS section. Must be multiply of 4
+ */
+  pTable = &__zero_table_start__;
+
+  for (; pTable < &__zero_table_end__; pTable = pTable + 2) {
+		pDest = (uint32_t*)*(pTable + 0);
+		for (; pDest < (uint32_t*)(*(pTable + 0) + *(pTable + 1)) ; ) {
+      *pDest++ = 0;
+		}
+	}
+#elif defined (__STARTUP_CLEAR_BSS)
+/*  Single BSS section scheme.
+ *
+ *  The BSS section is specified by following symbols
+ *    __bss_start__: start of the BSS section.
+ *    __bss_end__: end of the BSS section.
+ *
+ *  Both addresses must be aligned to 4 bytes boundary.
+ */
+  pDest = &__bss_start__;
+
+  for ( ; pDest < &__bss_end__ ; ) {
+    *pDest++ = 0UL;
+  }
+#endif /* __STARTUP_CLEAR_BSS_MULTIPLE || __STARTUP_CLEAR_BSS */
+
+#ifndef __NO_SYSTEM_INIT
+	SystemInit();
+#endif
+
+#ifndef __START
+#define __START _start
+#endif
+	__START();
+
+}
+
+
+/*----------------------------------------------------------------------------
+  Default Handler for Exceptions / Interrupts
+ *----------------------------------------------------------------------------*/
+void Default_Handler(void) {
+
+	while(1);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM7_SP/startup_ARMCM7.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
new file mode 100644
index 0000000..0170ef4
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM7_SP/startup_ARMCM7.s
@@ -0,0 +1,262 @@
+;/**************************************************************************//**
+; * @file     startup_ARMCM7.s
+; * @brief    CMSIS Core Device Startup File for
+; *           ARMCM7 Device Series
+; * @version  V5.00
+; * @date     02. March 2016
+; ******************************************************************************/
+;/*
+; * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+; *
+; * SPDX-License-Identifier: Apache-2.0
+; *
+; * Licensed under the Apache License, Version 2.0 (the License); you may
+; * not use this file except in compliance with the License.
+; * You may obtain a copy of the License at
+; *
+; * www.apache.org/licenses/LICENSE-2.0
+; *
+; * Unless required by applicable law or agreed to in writing, software
+; * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+; * See the License for the specific language governing permissions and
+; * limitations under the License.
+; */
+
+;/*
+;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
+;*/
+
+
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00080000
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp              ; Top of Stack
+                DCD     Reset_Handler             ; Reset Handler
+                DCD     NMI_Handler               ; NMI Handler
+                DCD     HardFault_Handler         ; Hard Fault Handler
+                DCD     MemManage_Handler         ; MPU Fault Handler
+                DCD     BusFault_Handler          ; Bus Fault Handler
+                DCD     UsageFault_Handler        ; Usage Fault Handler
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     0                         ; Reserved
+                DCD     SVC_Handler               ; SVCall Handler
+                DCD     DebugMon_Handler          ; Debug Monitor Handler
+                DCD     0                         ; Reserved
+                DCD     PendSV_Handler            ; PendSV Handler
+                DCD     SysTick_Handler           ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WDT_IRQHandler            ;  0:  Watchdog Timer
+                DCD     RTC_IRQHandler            ;  1:  Real Time Clock
+                DCD     TIM0_IRQHandler           ;  2:  Timer0 / Timer1
+                DCD     TIM2_IRQHandler           ;  3:  Timer2 / Timer3
+                DCD     MCIA_IRQHandler           ;  4:  MCIa
+                DCD     MCIB_IRQHandler           ;  5:  MCIb
+                DCD     UART0_IRQHandler          ;  6:  UART0 - DUT FPGA
+                DCD     UART1_IRQHandler          ;  7:  UART1 - DUT FPGA
+                DCD     UART2_IRQHandler          ;  8:  UART2 - DUT FPGA
+                DCD     UART4_IRQHandler          ;  9:  UART4 - not connected
+                DCD     AACI_IRQHandler           ; 10: AACI / AC97
+                DCD     CLCD_IRQHandler           ; 11: CLCD Combined Interrupt
+                DCD     ENET_IRQHandler           ; 12: Ethernet
+                DCD     USBDC_IRQHandler          ; 13: USB Device
+                DCD     USBHC_IRQHandler          ; 14: USB Host Controller
+                DCD     CHLCD_IRQHandler          ; 15: Character LCD
+                DCD     FLEXRAY_IRQHandler        ; 16: Flexray
+                DCD     CAN_IRQHandler            ; 17: CAN
+                DCD     LIN_IRQHandler            ; 18: LIN
+                DCD     I2C_IRQHandler            ; 19: I2C ADC/DAC
+                DCD     0                         ; 20: Reserved
+                DCD     0                         ; 21: Reserved
+                DCD     0                         ; 22: Reserved
+                DCD     0                         ; 23: Reserved
+                DCD     0                         ; 24: Reserved
+                DCD     0                         ; 25: Reserved
+                DCD     0                         ; 26: Reserved
+                DCD     0                         ; 27: Reserved
+                DCD     CPU_CLCD_IRQHandler       ; 28: Reserved - CPU FPGA CLCD
+                DCD     0                         ; 29: Reserved - CPU FPGA
+                DCD     UART3_IRQHandler          ; 30: UART3    - CPU FPGA
+                DCD     SPI_IRQHandler            ; 31: SPI Touchscreen - CPU FPGA
+__Vectors_End
+
+__Vectors_Size  EQU     __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+
+; Reset Handler
+
+Reset_Handler   PROC
+                EXPORT  Reset_Handler             [WEAK]
+                IMPORT  SystemInit
+                IMPORT  __main
+                LDR     R0, =SystemInit
+                BLX     R0
+                LDR     R0, =__main
+                BX      R0
+                ENDP
+
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler               [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler         [WEAK]
+                B       .
+                ENDP
+MemManage_Handler\
+                PROC
+                EXPORT  MemManage_Handler         [WEAK]
+                B       .
+                ENDP
+BusFault_Handler\
+                PROC
+                EXPORT  BusFault_Handler          [WEAK]
+                B       .
+                ENDP
+UsageFault_Handler\
+                PROC
+                EXPORT  UsageFault_Handler        [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler               [WEAK]
+                B       .
+                ENDP
+DebugMon_Handler\
+                PROC
+                EXPORT  DebugMon_Handler          [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler            [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler           [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WDT_IRQHandler            [WEAK]
+                EXPORT  RTC_IRQHandler            [WEAK]
+                EXPORT  TIM0_IRQHandler           [WEAK]
+                EXPORT  TIM2_IRQHandler           [WEAK]
+                EXPORT  MCIA_IRQHandler           [WEAK]
+                EXPORT  MCIB_IRQHandler           [WEAK]
+                EXPORT  UART0_IRQHandler          [WEAK]
+                EXPORT  UART1_IRQHandler          [WEAK]
+                EXPORT  UART2_IRQHandler          [WEAK]
+                EXPORT  UART3_IRQHandler          [WEAK]
+                EXPORT  UART4_IRQHandler          [WEAK]
+                EXPORT  AACI_IRQHandler           [WEAK]
+                EXPORT  CLCD_IRQHandler           [WEAK]
+                EXPORT  ENET_IRQHandler           [WEAK]
+                EXPORT  USBDC_IRQHandler          [WEAK]
+                EXPORT  USBHC_IRQHandler          [WEAK]
+                EXPORT  CHLCD_IRQHandler          [WEAK]
+                EXPORT  FLEXRAY_IRQHandler        [WEAK]
+                EXPORT  CAN_IRQHandler            [WEAK]
+                EXPORT  LIN_IRQHandler            [WEAK]
+                EXPORT  I2C_IRQHandler            [WEAK]
+                EXPORT  CPU_CLCD_IRQHandler       [WEAK]
+                EXPORT  SPI_IRQHandler            [WEAK]
+
+WDT_IRQHandler
+RTC_IRQHandler
+TIM0_IRQHandler
+TIM2_IRQHandler
+MCIA_IRQHandler
+MCIB_IRQHandler
+UART0_IRQHandler
+UART1_IRQHandler
+UART2_IRQHandler
+UART3_IRQHandler
+UART4_IRQHandler
+AACI_IRQHandler
+CLCD_IRQHandler
+ENET_IRQHandler
+USBDC_IRQHandler
+USBHC_IRQHandler
+CHLCD_IRQHandler
+FLEXRAY_IRQHandler
+CAN_IRQHandler
+LIN_IRQHandler
+I2C_IRQHandler
+CPU_CLCD_IRQHandler
+SPI_IRQHandler
+                B       .
+
+                ENDP
+
+
+                ALIGN
+
+
+; User Initial Stack & Heap
+
+                IF      :DEF:__MICROLIB
+
+                EXPORT  __initial_sp
+                EXPORT  __heap_base
+                EXPORT  __heap_limit
+
+                ELSE
+
+                IMPORT  __use_two_region_memory
+                EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap PROC
+                LDR     R0, =  Heap_Mem
+                LDR     R1, =(Stack_Mem + Stack_Size)
+                LDR     R2, = (Heap_Mem +  Heap_Size)
+                LDR     R3, = Stack_Mem
+                BX      LR
+                ENDP
+
+                ALIGN
+
+                ENDIF
+
+
+                END
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM7_SP/system_ARMCM7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM7_SP/system_ARMCM7.c
new file mode 100644
index 0000000..65bfaca
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/ARMCM7_SP/system_ARMCM7.c
@@ -0,0 +1,85 @@
+/**************************************************************************//**
+ * @file     system_ARMCM7.c
+ * @brief    CMSIS Device System Source File for
+ *           ARMCM7 Device Series
+ * @version  V5.00
+ * @date     08. April 2016
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if defined (ARMCM7)
+  #include "ARMCM7.h"
+#elif defined (ARMCM7_SP)
+  #include "ARMCM7_SP.h"
+#elif defined (ARMCM7_DP)
+  #include "ARMCM7_DP.h"
+#else
+  #error device not specified!
+#endif
+
+/*----------------------------------------------------------------------------
+  Define clocks
+ *----------------------------------------------------------------------------*/
+#define  XTAL            ( 5000000U)      /* Oscillator frequency */
+
+#define  SYSTEM_CLOCK    (5 * XTAL)
+
+
+/*----------------------------------------------------------------------------
+  Externals
+ *----------------------------------------------------------------------------*/
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1)
+  extern uint32_t __Vectors;
+#endif
+
+/*----------------------------------------------------------------------------
+  System Core Clock Variable
+ *----------------------------------------------------------------------------*/
+uint32_t SystemCoreClock = SYSTEM_CLOCK;
+
+
+/*----------------------------------------------------------------------------
+  System Core Clock update function
+ *----------------------------------------------------------------------------*/
+void SystemCoreClockUpdate (void)
+{
+  SystemCoreClock = SYSTEM_CLOCK;
+}
+
+/*----------------------------------------------------------------------------
+  System initialization function
+ *----------------------------------------------------------------------------*/
+void SystemInit (void)
+{
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1)
+  SCB->VTOR = (uint32_t) &__Vectors;
+#endif
+
+#if defined (__FPU_USED) && (__FPU_USED == 1)
+  SCB->CPACR |= ((3U << 10*2) |           /* set CP10 Full Access */
+                 (3U << 11*2)  );         /* set CP11 Full Access */
+#endif
+
+#ifdef UNALIGNED_SUPPORT_DISABLE
+  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
+#endif
+
+  SystemCoreClock = SYSTEM_CLOCK;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/STM32F411RETx/startup_stm32f411xe.s b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/STM32F411RETx/startup_stm32f411xe.s
new file mode 100644
index 0000000..9b70614
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/STM32F411RETx/startup_stm32f411xe.s
@@ -0,0 +1,395 @@
+;******************** (C) COPYRIGHT 2016 STMicroelectronics ********************
+;* File Name          : startup_stm32f411xe.s
+;* Author             : MCD Application Team
+;* Version            : V2.6.0
+;* Date               : 04-November-2016
+;* Description        : STM32F411xExx devices vector table for MDK-ARM toolchain. 
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == Reset_Handler
+;*                      - Set the vector table entries with the exceptions ISR address
+;*                      - Branches to __main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the CortexM4 processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;* <<< Use Configuration Wizard in Context Menu >>>   
+;*******************************************************************************
+; 
+;* Redistribution and use in source and binary forms, with or without modification,
+;* are permitted provided that the following conditions are met:
+;*   1. Redistributions of source code must retain the above copyright notice,
+;*      this list of conditions and the following disclaimer.
+;*   2. Redistributions in binary form must reproduce the above copyright notice,
+;*      this list of conditions and the following disclaimer in the documentation
+;*      and/or other materials provided with the distribution.
+;*   3. Neither the name of STMicroelectronics nor the names of its contributors
+;*      may be used to endorse or promote products derived from this software
+;*      without specific prior written permission.
+;*
+;* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+;* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+;* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+;* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+;* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+;* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+;* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+;* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+;* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+;* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+; 
+;*******************************************************************************
+
+; Amount of memory (in bytes) allocated for Stack
+; Tailor this value to your application needs
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size      EQU     0x00000400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size       EQU     0x00000200
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp               ; Top of Stack
+                DCD     Reset_Handler              ; Reset Handler
+                DCD     NMI_Handler                ; NMI Handler
+                DCD     HardFault_Handler          ; Hard Fault Handler
+                DCD     MemManage_Handler          ; MPU Fault Handler
+                DCD     BusFault_Handler           ; Bus Fault Handler
+                DCD     UsageFault_Handler         ; Usage Fault Handler
+                DCD     0                          ; Reserved
+                DCD     0                          ; Reserved
+                DCD     0                          ; Reserved
+                DCD     0                          ; Reserved
+                DCD     SVC_Handler                ; SVCall Handler
+                DCD     DebugMon_Handler           ; Debug Monitor Handler
+                DCD     0                          ; Reserved
+                DCD     PendSV_Handler             ; PendSV Handler
+                DCD     SysTick_Handler            ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WWDG_IRQHandler                   ; Window WatchDog                                        
+                DCD     PVD_IRQHandler                    ; PVD through EXTI Line detection                        
+                DCD     TAMP_STAMP_IRQHandler             ; Tamper and TimeStamps through the EXTI line            
+                DCD     RTC_WKUP_IRQHandler               ; RTC Wakeup through the EXTI line                       
+                DCD     FLASH_IRQHandler                  ; FLASH                                           
+                DCD     RCC_IRQHandler                    ; RCC                                             
+                DCD     EXTI0_IRQHandler                  ; EXTI Line0                                             
+                DCD     EXTI1_IRQHandler                  ; EXTI Line1                                             
+                DCD     EXTI2_IRQHandler                  ; EXTI Line2                                             
+                DCD     EXTI3_IRQHandler                  ; EXTI Line3                                             
+                DCD     EXTI4_IRQHandler                  ; EXTI Line4                                             
+                DCD     DMA1_Stream0_IRQHandler           ; DMA1 Stream 0                                   
+                DCD     DMA1_Stream1_IRQHandler           ; DMA1 Stream 1                                   
+                DCD     DMA1_Stream2_IRQHandler           ; DMA1 Stream 2                                   
+                DCD     DMA1_Stream3_IRQHandler           ; DMA1 Stream 3                                   
+                DCD     DMA1_Stream4_IRQHandler           ; DMA1 Stream 4                                   
+                DCD     DMA1_Stream5_IRQHandler           ; DMA1 Stream 5                                   
+                DCD     DMA1_Stream6_IRQHandler           ; DMA1 Stream 6                                   
+                DCD     ADC_IRQHandler                    ; ADC1, ADC2 and ADC3s                            
+                DCD     0                                 ; Reserved                                                
+                DCD     0                                 ; Reserved                                               
+                DCD     0                                 ; Reserved                                             
+                DCD     0                                 ; Reserved                                               
+                DCD     EXTI9_5_IRQHandler                ; External Line[9:5]s                                    
+                DCD     TIM1_BRK_TIM9_IRQHandler          ; TIM1 Break and TIM9                   
+                DCD     TIM1_UP_TIM10_IRQHandler          ; TIM1 Update and TIM10                 
+                DCD     TIM1_TRG_COM_TIM11_IRQHandler     ; TIM1 Trigger and Commutation and TIM11
+                DCD     TIM1_CC_IRQHandler                ; TIM1 Capture Compare                                   
+                DCD     TIM2_IRQHandler                   ; TIM2                                            
+                DCD     TIM3_IRQHandler                   ; TIM3                                            
+                DCD     TIM4_IRQHandler                   ; TIM4                                            
+                DCD     I2C1_EV_IRQHandler                ; I2C1 Event                                             
+                DCD     I2C1_ER_IRQHandler                ; I2C1 Error                                             
+                DCD     I2C2_EV_IRQHandler                ; I2C2 Event                                             
+                DCD     I2C2_ER_IRQHandler                ; I2C2 Error                                               
+                DCD     SPI1_IRQHandler                   ; SPI1                                            
+                DCD     SPI2_IRQHandler                   ; SPI2                                            
+                DCD     USART1_IRQHandler                 ; USART1                                          
+                DCD     USART2_IRQHandler                 ; USART2                                          
+                DCD     0                                 ; Reserved                                          
+                DCD     EXTI15_10_IRQHandler              ; External Line[15:10]s                                  
+                DCD     RTC_Alarm_IRQHandler              ; RTC Alarm (A and B) through EXTI Line                  
+                DCD     OTG_FS_WKUP_IRQHandler            ; USB OTG FS Wakeup through EXTI line                        
+                DCD     0                                 ; Reserved                  
+                DCD     0                                 ; Reserved                 
+                DCD     0                                 ; Reserved
+                DCD     0                                 ; Reserved                                   
+                DCD     DMA1_Stream7_IRQHandler           ; DMA1 Stream7                                           
+                DCD     0                                 ; Reserved                                             
+                DCD     SDIO_IRQHandler                   ; SDIO                                            
+                DCD     TIM5_IRQHandler                   ; TIM5                                            
+                DCD     SPI3_IRQHandler                   ; SPI3                                            
+                DCD     0                                 ; Reserved                                           
+                DCD     0                                 ; Reserved                                           
+                DCD     0                                 ; Reserved                   
+                DCD     0                                 ; Reserved                   
+                DCD     DMA2_Stream0_IRQHandler           ; DMA2 Stream 0                                   
+                DCD     DMA2_Stream1_IRQHandler           ; DMA2 Stream 1                                   
+                DCD     DMA2_Stream2_IRQHandler           ; DMA2 Stream 2                                   
+                DCD     DMA2_Stream3_IRQHandler           ; DMA2 Stream 3                                   
+                DCD     DMA2_Stream4_IRQHandler           ; DMA2 Stream 4
+                DCD     0                                 ; Reserved  
+                DCD     0                                 ; Reserved  
+                DCD     0                                 ; Reserved                                              
+                DCD     0                                 ; Reserved                                               
+                DCD     0                                 ; Reserved                                               
+                DCD     0                                 ; Reserved                                               
+                DCD     OTG_FS_IRQHandler                 ; USB OTG FS                                      
+                DCD     DMA2_Stream5_IRQHandler           ; DMA2 Stream 5                                   
+                DCD     DMA2_Stream6_IRQHandler           ; DMA2 Stream 6                                   
+                DCD     DMA2_Stream7_IRQHandler           ; DMA2 Stream 7                                   
+                DCD     USART6_IRQHandler                 ; USART6                                           
+                DCD     I2C3_EV_IRQHandler                ; I2C3 event                                             
+                DCD     I2C3_ER_IRQHandler                ; I2C3 error                                             
+                DCD     0                                 ; Reserved                     
+                DCD     0                                 ; Reserved                       
+                DCD     0                                 ; Reserved                         
+                DCD     0                                 ; Reserved                                    
+                DCD     0                                 ; Reserved  
+                DCD     0                                 ; Reserved				                              
+                DCD     0                                 ; Reserved
+                DCD     FPU_IRQHandler                    ; FPU
+                DCD     0                                 ; Reserved
+		        DCD     0                                 ; Reserved
+		        DCD     SPI4_IRQHandler                   ; SPI4
+				DCD     SPI5_IRQHandler                   ; SPI5
+                                         
+__Vectors_End
+
+__Vectors_Size  EQU  __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+; Reset handler
+Reset_Handler    PROC
+                 EXPORT  Reset_Handler             [WEAK]
+        IMPORT  SystemInit
+        IMPORT  __main
+
+                 LDR     R0, =SystemInit
+                 BLX     R0
+                 LDR     R0, =__main
+                 BX      R0
+                 ENDP
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler                [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler          [WEAK]
+                B       .
+                ENDP
+MemManage_Handler\
+                PROC
+                EXPORT  MemManage_Handler          [WEAK]
+                B       .
+                ENDP
+BusFault_Handler\
+                PROC
+                EXPORT  BusFault_Handler           [WEAK]
+                B       .
+                ENDP
+UsageFault_Handler\
+                PROC
+                EXPORT  UsageFault_Handler         [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler                [WEAK]
+                B       .
+                ENDP
+DebugMon_Handler\
+                PROC
+                EXPORT  DebugMon_Handler           [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler             [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler            [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WWDG_IRQHandler                   [WEAK]                                        
+                EXPORT  PVD_IRQHandler                    [WEAK]                      
+                EXPORT  TAMP_STAMP_IRQHandler             [WEAK]         
+                EXPORT  RTC_WKUP_IRQHandler               [WEAK]                     
+                EXPORT  FLASH_IRQHandler                  [WEAK]                                         
+                EXPORT  RCC_IRQHandler                    [WEAK]                                            
+                EXPORT  EXTI0_IRQHandler                  [WEAK]                                            
+                EXPORT  EXTI1_IRQHandler                  [WEAK]                                             
+                EXPORT  EXTI2_IRQHandler                  [WEAK]                                            
+                EXPORT  EXTI3_IRQHandler                  [WEAK]                                           
+                EXPORT  EXTI4_IRQHandler                  [WEAK]                                            
+                EXPORT  DMA1_Stream0_IRQHandler           [WEAK]                                
+                EXPORT  DMA1_Stream1_IRQHandler           [WEAK]                                   
+                EXPORT  DMA1_Stream2_IRQHandler           [WEAK]                                   
+                EXPORT  DMA1_Stream3_IRQHandler           [WEAK]                                   
+                EXPORT  DMA1_Stream4_IRQHandler           [WEAK]                                   
+                EXPORT  DMA1_Stream5_IRQHandler           [WEAK]                                   
+                EXPORT  DMA1_Stream6_IRQHandler           [WEAK]                                   
+                EXPORT  ADC_IRQHandler                    [WEAK]                                                                        
+                EXPORT  EXTI9_5_IRQHandler                [WEAK]                                    
+                EXPORT  TIM1_BRK_TIM9_IRQHandler          [WEAK]                  
+                EXPORT  TIM1_UP_TIM10_IRQHandler          [WEAK]                
+                EXPORT  TIM1_TRG_COM_TIM11_IRQHandler     [WEAK] 
+                EXPORT  TIM1_CC_IRQHandler                [WEAK]                                   
+                EXPORT  TIM2_IRQHandler                   [WEAK]                                            
+                EXPORT  TIM3_IRQHandler                   [WEAK]                                            
+                EXPORT  TIM4_IRQHandler                   [WEAK]                                            
+                EXPORT  I2C1_EV_IRQHandler                [WEAK]                                             
+                EXPORT  I2C1_ER_IRQHandler                [WEAK]                                             
+                EXPORT  I2C2_EV_IRQHandler                [WEAK]                                            
+                EXPORT  I2C2_ER_IRQHandler                [WEAK]                                               
+                EXPORT  SPI1_IRQHandler                   [WEAK]                                           
+                EXPORT  SPI2_IRQHandler                   [WEAK]                                            
+                EXPORT  USART1_IRQHandler                 [WEAK]                                          
+                EXPORT  USART2_IRQHandler                 [WEAK]                                                                                  
+                EXPORT  EXTI15_10_IRQHandler              [WEAK]                                  
+                EXPORT  RTC_Alarm_IRQHandler              [WEAK]                  
+                EXPORT  OTG_FS_WKUP_IRQHandler            [WEAK]                        
+                EXPORT  DMA1_Stream7_IRQHandler           [WEAK]                                                                                     
+                EXPORT  SDIO_IRQHandler                   [WEAK]                                             
+                EXPORT  TIM5_IRQHandler                   [WEAK]                                             
+                EXPORT  SPI3_IRQHandler                   [WEAK]                                                               
+                EXPORT  DMA2_Stream0_IRQHandler           [WEAK]                                  
+                EXPORT  DMA2_Stream1_IRQHandler           [WEAK]                                   
+                EXPORT  DMA2_Stream2_IRQHandler           [WEAK]                                    
+                EXPORT  DMA2_Stream3_IRQHandler           [WEAK]                                    
+                EXPORT  DMA2_Stream4_IRQHandler           [WEAK]                                                                                                     
+                EXPORT  OTG_FS_IRQHandler                 [WEAK]                                       
+                EXPORT  DMA2_Stream5_IRQHandler           [WEAK]                                   
+                EXPORT  DMA2_Stream6_IRQHandler           [WEAK]                                   
+                EXPORT  DMA2_Stream7_IRQHandler           [WEAK]                                   
+                EXPORT  USART6_IRQHandler                 [WEAK]                                           
+                EXPORT  I2C3_EV_IRQHandler                [WEAK]                                              
+                EXPORT  I2C3_ER_IRQHandler                [WEAK]                                              
+                EXPORT  FPU_IRQHandler                    [WEAK]
+				EXPORT  SPI4_IRQHandler                   [WEAK]
+                EXPORT  SPI5_IRQHandler                   [WEAK]
+
+WWDG_IRQHandler                                                       
+PVD_IRQHandler                                      
+TAMP_STAMP_IRQHandler                  
+RTC_WKUP_IRQHandler                                
+FLASH_IRQHandler                                                       
+RCC_IRQHandler                                                            
+EXTI0_IRQHandler                                                          
+EXTI1_IRQHandler                                                           
+EXTI2_IRQHandler                                                          
+EXTI3_IRQHandler                                                         
+EXTI4_IRQHandler                                                          
+DMA1_Stream0_IRQHandler                                       
+DMA1_Stream1_IRQHandler                                          
+DMA1_Stream2_IRQHandler                                          
+DMA1_Stream3_IRQHandler                                          
+DMA1_Stream4_IRQHandler                                          
+DMA1_Stream5_IRQHandler                                          
+DMA1_Stream6_IRQHandler                                          
+ADC_IRQHandler                                                                                                    
+EXTI9_5_IRQHandler                                                
+TIM1_BRK_TIM9_IRQHandler                        
+TIM1_UP_TIM10_IRQHandler                      
+TIM1_TRG_COM_TIM11_IRQHandler  
+TIM1_CC_IRQHandler                                               
+TIM2_IRQHandler                                                           
+TIM3_IRQHandler                                                           
+TIM4_IRQHandler                                                           
+I2C1_EV_IRQHandler                                                         
+I2C1_ER_IRQHandler                                                         
+I2C2_EV_IRQHandler                                                        
+I2C2_ER_IRQHandler                                                           
+SPI1_IRQHandler                                                          
+SPI2_IRQHandler                                                           
+USART1_IRQHandler                                                       
+USART2_IRQHandler                                                                                                           
+EXTI15_10_IRQHandler                                            
+RTC_Alarm_IRQHandler                            
+OTG_FS_WKUP_IRQHandler                                                                           
+DMA1_Stream7_IRQHandler                                                                                                             
+SDIO_IRQHandler                                                            
+TIM5_IRQHandler                                                            
+SPI3_IRQHandler                                                                                     
+DMA2_Stream0_IRQHandler                                         
+DMA2_Stream1_IRQHandler                                          
+DMA2_Stream2_IRQHandler                                           
+DMA2_Stream3_IRQHandler                                           
+DMA2_Stream4_IRQHandler                                                                                                                                  
+OTG_FS_IRQHandler                                                    
+DMA2_Stream5_IRQHandler                                          
+DMA2_Stream6_IRQHandler                                          
+DMA2_Stream7_IRQHandler                                          
+USART6_IRQHandler                                                        
+I2C3_EV_IRQHandler                                                          
+I2C3_ER_IRQHandler                                                          
+FPU_IRQHandler
+SPI4_IRQHandler
+SPI5_IRQHandler
+
+                B       .
+
+                ENDP
+
+                ALIGN
+
+;*******************************************************************************
+; User Stack and Heap initialization
+;*******************************************************************************
+                 IF      :DEF:__MICROLIB
+                
+                 EXPORT  __initial_sp
+                 EXPORT  __heap_base
+                 EXPORT  __heap_limit
+                
+                 ELSE
+                
+                 IMPORT  __use_two_region_memory
+                 EXPORT  __user_initial_stackheap
+                 
+__user_initial_stackheap
+
+                 LDR     R0, =  Heap_Mem
+                 LDR     R1, =(Stack_Mem + Stack_Size)
+                 LDR     R2, = (Heap_Mem +  Heap_Size)
+                 LDR     R3, = Stack_Mem
+                 BX      LR
+
+                 ALIGN
+
+                 ENDIF
+
+                 END
+
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/STM32F411RETx/system_stm32f4xx.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/STM32F411RETx/system_stm32f4xx.c
new file mode 100644
index 0000000..bca0633
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/Device/STM32F411RETx/system_stm32f4xx.c
@@ -0,0 +1,763 @@
+/**
+  ******************************************************************************
+  * @file    system_stm32f4xx.c
+  * @author  MCD Application Team
+  * @version V2.6.0
+  * @date    04-November-2016
+  * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
+  *
+  *   This file provides two functions and one global variable to be called from 
+  *   user application:
+  *      - SystemInit(): This function is called at startup just after reset and 
+  *                      before branch to main program. This call is made inside
+  *                      the "startup_stm32f4xx.s" file.
+  *
+  *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
+  *                                  by the user application to setup the SysTick 
+  *                                  timer or configure other parameters.
+  *                                     
+  *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
+  *                                 be called whenever the core clock is changed
+  *                                 during program execution.
+  *
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; COPYRIGHT 2016 STMicroelectronics</center></h2>
+  *
+  * Redistribution and use in source and binary forms, with or without modification,
+  * are permitted provided that the following conditions are met:
+  *   1. Redistributions of source code must retain the above copyright notice,
+  *      this list of conditions and the following disclaimer.
+  *   2. Redistributions in binary form must reproduce the above copyright notice,
+  *      this list of conditions and the following disclaimer in the documentation
+  *      and/or other materials provided with the distribution.
+  *   3. Neither the name of STMicroelectronics nor the names of its contributors
+  *      may be used to endorse or promote products derived from this software
+  *      without specific prior written permission.
+  *
+  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+  *
+  ******************************************************************************
+  */
+
+/** @addtogroup CMSIS
+  * @{
+  */
+
+/** @addtogroup stm32f4xx_system
+  * @{
+  */  
+  
+/** @addtogroup STM32F4xx_System_Private_Includes
+  * @{
+  */
+
+
+#include "stm32f4xx.h"
+
+#if !defined  (HSE_VALUE) 
+  #define HSE_VALUE    ((uint32_t)25000000) /*!< Default value of the External oscillator in Hz */
+#endif /* HSE_VALUE */
+
+#if !defined  (HSI_VALUE)
+  #define HSI_VALUE    ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
+#endif /* HSI_VALUE */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32F4xx_System_Private_TypesDefinitions
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32F4xx_System_Private_Defines
+  * @{
+  */
+
+/************************* Miscellaneous Configuration ************************/
+/*!< Uncomment the following line if you need to use external SRAM or SDRAM as data memory  */
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)\
+ || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
+ || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx)
+/* #define DATA_IN_ExtSRAM */
+#endif /* STM32F40xxx || STM32F41xxx || STM32F42xxx || STM32F43xxx || STM32F469xx || STM32F479xx ||\
+          STM32F412Zx || STM32F412Vx */
+ 
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
+ || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
+/* #define DATA_IN_ExtSDRAM */
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx ||\
+          STM32F479xx */
+
+/*!< Uncomment the following line if you need to relocate your vector Table in
+     Internal SRAM. */
+/* #define VECT_TAB_SRAM */
+#define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
+                                   This value must be a multiple of 0x200. */
+/******************************************************************************/
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32F4xx_System_Private_Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32F4xx_System_Private_Variables
+  * @{
+  */
+  /* This variable is updated in three ways:
+      1) by calling CMSIS function SystemCoreClockUpdate()
+      2) by calling HAL API function HAL_RCC_GetHCLKFreq()
+      3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
+         Note: If you use this function to configure the system clock; then there
+               is no need to call the 2 first functions listed above, since SystemCoreClock
+               variable is updated automatically.
+  */
+uint32_t SystemCoreClock = 16000000;
+const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
+const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
+/**
+  * @}
+  */
+
+/** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
+  * @{
+  */
+
+#if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
+  static void SystemInit_ExtMemCtl(void); 
+#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32F4xx_System_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief  Setup the microcontroller system
+  *         Initialize the FPU setting, vector table location and External memory 
+  *         configuration.
+  * @param  None
+  * @retval None
+  */
+void SystemInit(void)
+{
+  /* FPU settings ------------------------------------------------------------*/
+  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
+    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
+  #endif
+  /* Reset the RCC clock configuration to the default reset state ------------*/
+  /* Set HSION bit */
+  RCC->CR |= (uint32_t)0x00000001;
+
+  /* Reset CFGR register */
+  RCC->CFGR = 0x00000000;
+
+  /* Reset HSEON, CSSON and PLLON bits */
+  RCC->CR &= (uint32_t)0xFEF6FFFF;
+
+  /* Reset PLLCFGR register */
+  RCC->PLLCFGR = 0x24003010;
+
+  /* Reset HSEBYP bit */
+  RCC->CR &= (uint32_t)0xFFFBFFFF;
+
+  /* Disable all interrupts */
+  RCC->CIR = 0x00000000;
+
+#if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
+  SystemInit_ExtMemCtl(); 
+#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
+
+  /* Configure the Vector Table location add offset address ------------------*/
+#ifdef VECT_TAB_SRAM
+  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
+#else
+  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
+#endif
+}
+
+/**
+   * @brief  Update SystemCoreClock variable according to Clock Register Values.
+  *         The SystemCoreClock variable contains the core clock (HCLK), it can
+  *         be used by the user application to setup the SysTick timer or configure
+  *         other parameters.
+  *           
+  * @note   Each time the core clock (HCLK) changes, this function must be called
+  *         to update SystemCoreClock variable value. Otherwise, any configuration
+  *         based on this variable will be incorrect.         
+  *     
+  * @note   - The system frequency computed by this function is not the real 
+  *           frequency in the chip. It is calculated based on the predefined 
+  *           constant and the selected clock source:
+  *             
+  *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
+  *                                              
+  *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
+  *                          
+  *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
+  *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
+  *         
+  *         (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
+  *             16 MHz) but the real value may vary depending on the variations
+  *             in voltage and temperature.   
+  *    
+  *         (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (its value
+  *              depends on the application requirements), user has to ensure that HSE_VALUE
+  *              is same as the real frequency of the crystal used. Otherwise, this function
+  *              may have wrong result.
+  *                
+  *         - The result of this function could be not correct when using fractional
+  *           value for HSE crystal.
+  *     
+  * @param  None
+  * @retval None
+  */
+void SystemCoreClockUpdate(void)
+{
+  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
+  
+  /* Get SYSCLK source -------------------------------------------------------*/
+  tmp = RCC->CFGR & RCC_CFGR_SWS;
+
+  switch (tmp)
+  {
+    case 0x00:  /* HSI used as system clock source */
+      SystemCoreClock = HSI_VALUE;
+      break;
+    case 0x04:  /* HSE used as system clock source */
+      SystemCoreClock = HSE_VALUE;
+      break;
+    case 0x08:  /* PLL used as system clock source */
+
+      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
+         SYSCLK = PLL_VCO / PLL_P
+         */    
+      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
+      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
+      
+      if (pllsource != 0)
+      {
+        /* HSE used as PLL clock source */
+        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
+      }
+      else
+      {
+        /* HSI used as PLL clock source */
+        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
+      }
+
+      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
+      SystemCoreClock = pllvco/pllp;
+      break;
+    default:
+      SystemCoreClock = HSI_VALUE;
+      break;
+  }
+  /* Compute HCLK frequency --------------------------------------------------*/
+  /* Get HCLK prescaler */
+  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
+  /* HCLK frequency */
+  SystemCoreClock >>= tmp;
+}
+
+#if defined (DATA_IN_ExtSRAM) && defined (DATA_IN_ExtSDRAM)
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
+ || defined(STM32F469xx) || defined(STM32F479xx)
+/**
+  * @brief  Setup the external memory controller.
+  *         Called in startup_stm32f4xx.s before jump to main.
+  *         This function configures the external memories (SRAM/SDRAM)
+  *         This SRAM/SDRAM will be used as program data memory (including heap and stack).
+  * @param  None
+  * @retval None
+  */
+void SystemInit_ExtMemCtl(void)
+{
+  __IO uint32_t tmp = 0x00;
+
+  register uint32_t tmpreg = 0, timeout = 0xFFFF;
+  register __IO uint32_t index;
+
+  /* Enable GPIOC, GPIOD, GPIOE, GPIOF, GPIOG, GPIOH and GPIOI interface clock */
+  RCC->AHB1ENR |= 0x000001F8;
+
+  /* Delay after an RCC peripheral clock enabling */
+  tmp = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN);
+  
+  /* Connect PDx pins to FMC Alternate function */
+  GPIOD->AFR[0]  = 0x00CCC0CC;
+  GPIOD->AFR[1]  = 0xCCCCCCCC;
+  /* Configure PDx pins in Alternate function mode */  
+  GPIOD->MODER   = 0xAAAA0A8A;
+  /* Configure PDx pins speed to 100 MHz */  
+  GPIOD->OSPEEDR = 0xFFFF0FCF;
+  /* Configure PDx pins Output type to push-pull */  
+  GPIOD->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PDx pins */ 
+  GPIOD->PUPDR   = 0x00000000;
+
+  /* Connect PEx pins to FMC Alternate function */
+  GPIOE->AFR[0]  = 0xC00CC0CC;
+  GPIOE->AFR[1]  = 0xCCCCCCCC;
+  /* Configure PEx pins in Alternate function mode */ 
+  GPIOE->MODER   = 0xAAAA828A;
+  /* Configure PEx pins speed to 100 MHz */ 
+  GPIOE->OSPEEDR = 0xFFFFC3CF;
+  /* Configure PEx pins Output type to push-pull */  
+  GPIOE->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PEx pins */ 
+  GPIOE->PUPDR   = 0x00000000;
+  
+  /* Connect PFx pins to FMC Alternate function */
+  GPIOF->AFR[0]  = 0xCCCCCCCC;
+  GPIOF->AFR[1]  = 0xCCCCCCCC;
+  /* Configure PFx pins in Alternate function mode */   
+  GPIOF->MODER   = 0xAA800AAA;
+  /* Configure PFx pins speed to 50 MHz */ 
+  GPIOF->OSPEEDR = 0xAA800AAA;
+  /* Configure PFx pins Output type to push-pull */  
+  GPIOF->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PFx pins */ 
+  GPIOF->PUPDR   = 0x00000000;
+
+  /* Connect PGx pins to FMC Alternate function */
+  GPIOG->AFR[0]  = 0xCCCCCCCC;
+  GPIOG->AFR[1]  = 0xCCCCCCCC;
+  /* Configure PGx pins in Alternate function mode */ 
+  GPIOG->MODER   = 0xAAAAAAAA;
+  /* Configure PGx pins speed to 50 MHz */ 
+  GPIOG->OSPEEDR = 0xAAAAAAAA;
+  /* Configure PGx pins Output type to push-pull */  
+  GPIOG->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PGx pins */ 
+  GPIOG->PUPDR   = 0x00000000;
+  
+  /* Connect PHx pins to FMC Alternate function */
+  GPIOH->AFR[0]  = 0x00C0CC00;
+  GPIOH->AFR[1]  = 0xCCCCCCCC;
+  /* Configure PHx pins in Alternate function mode */ 
+  GPIOH->MODER   = 0xAAAA08A0;
+  /* Configure PHx pins speed to 50 MHz */ 
+  GPIOH->OSPEEDR = 0xAAAA08A0;
+  /* Configure PHx pins Output type to push-pull */  
+  GPIOH->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PHx pins */ 
+  GPIOH->PUPDR   = 0x00000000;
+  
+  /* Connect PIx pins to FMC Alternate function */
+  GPIOI->AFR[0]  = 0xCCCCCCCC;
+  GPIOI->AFR[1]  = 0x00000CC0;
+  /* Configure PIx pins in Alternate function mode */ 
+  GPIOI->MODER   = 0x0028AAAA;
+  /* Configure PIx pins speed to 50 MHz */ 
+  GPIOI->OSPEEDR = 0x0028AAAA;
+  /* Configure PIx pins Output type to push-pull */  
+  GPIOI->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PIx pins */ 
+  GPIOI->PUPDR   = 0x00000000;
+  
+/*-- FMC Configuration -------------------------------------------------------*/
+  /* Enable the FMC interface clock */
+  RCC->AHB3ENR |= 0x00000001;
+  /* Delay after an RCC peripheral clock enabling */
+  tmp = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
+
+  FMC_Bank5_6->SDCR[0] = 0x000019E4;
+  FMC_Bank5_6->SDTR[0] = 0x01115351;      
+  
+  /* SDRAM initialization sequence */
+  /* Clock enable command */
+  FMC_Bank5_6->SDCMR = 0x00000011; 
+  tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
+  while((tmpreg != 0) && (timeout-- > 0))
+  {
+    tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
+  }
+
+  /* Delay */
+  for (index = 0; index<1000; index++);
+  
+  /* PALL command */
+  FMC_Bank5_6->SDCMR = 0x00000012;           
+  timeout = 0xFFFF;
+  while((tmpreg != 0) && (timeout-- > 0))
+  {
+    tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
+  }
+  
+  /* Auto refresh command */
+  FMC_Bank5_6->SDCMR = 0x00000073;
+  timeout = 0xFFFF;
+  while((tmpreg != 0) && (timeout-- > 0))
+  {
+    tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
+  }
+ 
+  /* MRD register program */
+  FMC_Bank5_6->SDCMR = 0x00046014;
+  timeout = 0xFFFF;
+  while((tmpreg != 0) && (timeout-- > 0))
+  {
+    tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
+  } 
+  
+  /* Set refresh count */
+  tmpreg = FMC_Bank5_6->SDRTR;
+  FMC_Bank5_6->SDRTR = (tmpreg | (0x0000027C<<1));
+  
+  /* Disable write protection */
+  tmpreg = FMC_Bank5_6->SDCR[0]; 
+  FMC_Bank5_6->SDCR[0] = (tmpreg & 0xFFFFFDFF);
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)
+  /* Configure and enable Bank1_SRAM2 */
+  FMC_Bank1->BTCR[2]  = 0x00001011;
+  FMC_Bank1->BTCR[3]  = 0x00000201;
+  FMC_Bank1E->BWTR[2] = 0x0fffffff;
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */ 
+#if defined(STM32F469xx) || defined(STM32F479xx)
+  /* Configure and enable Bank1_SRAM2 */
+  FMC_Bank1->BTCR[2]  = 0x00001091;
+  FMC_Bank1->BTCR[3]  = 0x00110212;
+  FMC_Bank1E->BWTR[2] = 0x0fffffff;
+#endif /* STM32F469xx || STM32F479xx */
+
+  (void)(tmp); 
+}
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+#elif defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
+/**
+  * @brief  Setup the external memory controller.
+  *         Called in startup_stm32f4xx.s before jump to main.
+  *         This function configures the external memories (SRAM/SDRAM)
+  *         This SRAM/SDRAM will be used as program data memory (including heap and stack).
+  * @param  None
+  * @retval None
+  */
+void SystemInit_ExtMemCtl(void)
+{
+  __IO uint32_t tmp = 0x00;
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
+ || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
+#if defined (DATA_IN_ExtSDRAM)
+  register uint32_t tmpreg = 0, timeout = 0xFFFF;
+  register __IO uint32_t index;
+
+#if defined(STM32F446xx)
+  /* Enable GPIOA, GPIOC, GPIOD, GPIOE, GPIOF, GPIOG interface
+      clock */
+  RCC->AHB1ENR |= 0x0000007D;
+#else
+  /* Enable GPIOC, GPIOD, GPIOE, GPIOF, GPIOG, GPIOH and GPIOI interface 
+      clock */
+  RCC->AHB1ENR |= 0x000001F8;
+#endif /* STM32F446xx */  
+  /* Delay after an RCC peripheral clock enabling */
+  tmp = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN);
+  
+#if defined(STM32F446xx)
+  /* Connect PAx pins to FMC Alternate function */
+  GPIOA->AFR[0]  |= 0xC0000000;
+  GPIOA->AFR[1]  |= 0x00000000;
+  /* Configure PDx pins in Alternate function mode */
+  GPIOA->MODER   |= 0x00008000;
+  /* Configure PDx pins speed to 50 MHz */
+  GPIOA->OSPEEDR |= 0x00008000;
+  /* Configure PDx pins Output type to push-pull */
+  GPIOA->OTYPER  |= 0x00000000;
+  /* No pull-up, pull-down for PDx pins */
+  GPIOA->PUPDR   |= 0x00000000;
+
+  /* Connect PCx pins to FMC Alternate function */
+  GPIOC->AFR[0]  |= 0x00CC0000;
+  GPIOC->AFR[1]  |= 0x00000000;
+  /* Configure PDx pins in Alternate function mode */
+  GPIOC->MODER   |= 0x00000A00;
+  /* Configure PDx pins speed to 50 MHz */
+  GPIOC->OSPEEDR |= 0x00000A00;
+  /* Configure PDx pins Output type to push-pull */
+  GPIOC->OTYPER  |= 0x00000000;
+  /* No pull-up, pull-down for PDx pins */
+  GPIOC->PUPDR   |= 0x00000000;
+#endif /* STM32F446xx */
+
+  /* Connect PDx pins to FMC Alternate function */
+  GPIOD->AFR[0]  = 0x000000CC;
+  GPIOD->AFR[1]  = 0xCC000CCC;
+  /* Configure PDx pins in Alternate function mode */  
+  GPIOD->MODER   = 0xA02A000A;
+  /* Configure PDx pins speed to 50 MHz */  
+  GPIOD->OSPEEDR = 0xA02A000A;
+  /* Configure PDx pins Output type to push-pull */  
+  GPIOD->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PDx pins */ 
+  GPIOD->PUPDR   = 0x00000000;
+
+  /* Connect PEx pins to FMC Alternate function */
+  GPIOE->AFR[0]  = 0xC00000CC;
+  GPIOE->AFR[1]  = 0xCCCCCCCC;
+  /* Configure PEx pins in Alternate function mode */ 
+  GPIOE->MODER   = 0xAAAA800A;
+  /* Configure PEx pins speed to 50 MHz */ 
+  GPIOE->OSPEEDR = 0xAAAA800A;
+  /* Configure PEx pins Output type to push-pull */  
+  GPIOE->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PEx pins */ 
+  GPIOE->PUPDR   = 0x00000000;
+
+  /* Connect PFx pins to FMC Alternate function */
+  GPIOF->AFR[0]  = 0xCCCCCCCC;
+  GPIOF->AFR[1]  = 0xCCCCCCCC;
+  /* Configure PFx pins in Alternate function mode */   
+  GPIOF->MODER   = 0xAA800AAA;
+  /* Configure PFx pins speed to 50 MHz */ 
+  GPIOF->OSPEEDR = 0xAA800AAA;
+  /* Configure PFx pins Output type to push-pull */  
+  GPIOF->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PFx pins */ 
+  GPIOF->PUPDR   = 0x00000000;
+
+  /* Connect PGx pins to FMC Alternate function */
+  GPIOG->AFR[0]  = 0xCCCCCCCC;
+  GPIOG->AFR[1]  = 0xCCCCCCCC;
+  /* Configure PGx pins in Alternate function mode */ 
+  GPIOG->MODER   = 0xAAAAAAAA;
+  /* Configure PGx pins speed to 50 MHz */ 
+  GPIOG->OSPEEDR = 0xAAAAAAAA;
+  /* Configure PGx pins Output type to push-pull */  
+  GPIOG->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PGx pins */ 
+  GPIOG->PUPDR   = 0x00000000;
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
+ || defined(STM32F469xx) || defined(STM32F479xx)  
+  /* Connect PHx pins to FMC Alternate function */
+  GPIOH->AFR[0]  = 0x00C0CC00;
+  GPIOH->AFR[1]  = 0xCCCCCCCC;
+  /* Configure PHx pins in Alternate function mode */ 
+  GPIOH->MODER   = 0xAAAA08A0;
+  /* Configure PHx pins speed to 50 MHz */ 
+  GPIOH->OSPEEDR = 0xAAAA08A0;
+  /* Configure PHx pins Output type to push-pull */  
+  GPIOH->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PHx pins */ 
+  GPIOH->PUPDR   = 0x00000000;
+  
+  /* Connect PIx pins to FMC Alternate function */
+  GPIOI->AFR[0]  = 0xCCCCCCCC;
+  GPIOI->AFR[1]  = 0x00000CC0;
+  /* Configure PIx pins in Alternate function mode */ 
+  GPIOI->MODER   = 0x0028AAAA;
+  /* Configure PIx pins speed to 50 MHz */ 
+  GPIOI->OSPEEDR = 0x0028AAAA;
+  /* Configure PIx pins Output type to push-pull */  
+  GPIOI->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PIx pins */ 
+  GPIOI->PUPDR   = 0x00000000;
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+  
+/*-- FMC Configuration -------------------------------------------------------*/
+  /* Enable the FMC interface clock */
+  RCC->AHB3ENR |= 0x00000001;
+  /* Delay after an RCC peripheral clock enabling */
+  tmp = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
+
+  /* Configure and enable SDRAM bank1 */
+#if defined(STM32F446xx)
+  FMC_Bank5_6->SDCR[0] = 0x00001954;
+#else  
+  FMC_Bank5_6->SDCR[0] = 0x000019E4;
+#endif /* STM32F446xx */
+  FMC_Bank5_6->SDTR[0] = 0x01115351;      
+  
+  /* SDRAM initialization sequence */
+  /* Clock enable command */
+  FMC_Bank5_6->SDCMR = 0x00000011; 
+  tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
+  while((tmpreg != 0) && (timeout-- > 0))
+  {
+    tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
+  }
+
+  /* Delay */
+  for (index = 0; index<1000; index++);
+  
+  /* PALL command */
+  FMC_Bank5_6->SDCMR = 0x00000012;           
+  timeout = 0xFFFF;
+  while((tmpreg != 0) && (timeout-- > 0))
+  {
+    tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
+  }
+  
+  /* Auto refresh command */
+#if defined(STM32F446xx)
+  FMC_Bank5_6->SDCMR = 0x000000F3;
+#else  
+  FMC_Bank5_6->SDCMR = 0x00000073;
+#endif /* STM32F446xx */
+  timeout = 0xFFFF;
+  while((tmpreg != 0) && (timeout-- > 0))
+  {
+    tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
+  }
+ 
+  /* MRD register program */
+#if defined(STM32F446xx)
+  FMC_Bank5_6->SDCMR = 0x00044014;
+#else  
+  FMC_Bank5_6->SDCMR = 0x00046014;
+#endif /* STM32F446xx */
+  timeout = 0xFFFF;
+  while((tmpreg != 0) && (timeout-- > 0))
+  {
+    tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
+  } 
+  
+  /* Set refresh count */
+  tmpreg = FMC_Bank5_6->SDRTR;
+#if defined(STM32F446xx)
+  FMC_Bank5_6->SDRTR = (tmpreg | (0x0000050C<<1));
+#else    
+  FMC_Bank5_6->SDRTR = (tmpreg | (0x0000027C<<1));
+#endif /* STM32F446xx */
+  
+  /* Disable write protection */
+  tmpreg = FMC_Bank5_6->SDCR[0]; 
+  FMC_Bank5_6->SDCR[0] = (tmpreg & 0xFFFFFDFF);
+#endif /* DATA_IN_ExtSDRAM */
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)\
+ || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
+ || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx)
+
+#if defined(DATA_IN_ExtSRAM)
+/*-- GPIOs Configuration -----------------------------------------------------*/
+   /* Enable GPIOD, GPIOE, GPIOF and GPIOG interface clock */
+  RCC->AHB1ENR   |= 0x00000078;
+  /* Delay after an RCC peripheral clock enabling */
+  tmp = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);
+  
+  /* Connect PDx pins to FMC Alternate function */
+  GPIOD->AFR[0]  = 0x00CCC0CC;
+  GPIOD->AFR[1]  = 0xCCCCCCCC;
+  /* Configure PDx pins in Alternate function mode */  
+  GPIOD->MODER   = 0xAAAA0A8A;
+  /* Configure PDx pins speed to 100 MHz */  
+  GPIOD->OSPEEDR = 0xFFFF0FCF;
+  /* Configure PDx pins Output type to push-pull */  
+  GPIOD->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PDx pins */ 
+  GPIOD->PUPDR   = 0x00000000;
+
+  /* Connect PEx pins to FMC Alternate function */
+  GPIOE->AFR[0]  = 0xC00CC0CC;
+  GPIOE->AFR[1]  = 0xCCCCCCCC;
+  /* Configure PEx pins in Alternate function mode */ 
+  GPIOE->MODER   = 0xAAAA828A;
+  /* Configure PEx pins speed to 100 MHz */ 
+  GPIOE->OSPEEDR = 0xFFFFC3CF;
+  /* Configure PEx pins Output type to push-pull */  
+  GPIOE->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PEx pins */ 
+  GPIOE->PUPDR   = 0x00000000;
+
+  /* Connect PFx pins to FMC Alternate function */
+  GPIOF->AFR[0]  = 0x00CCCCCC;
+  GPIOF->AFR[1]  = 0xCCCC0000;
+  /* Configure PFx pins in Alternate function mode */   
+  GPIOF->MODER   = 0xAA000AAA;
+  /* Configure PFx pins speed to 100 MHz */ 
+  GPIOF->OSPEEDR = 0xFF000FFF;
+  /* Configure PFx pins Output type to push-pull */  
+  GPIOF->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PFx pins */ 
+  GPIOF->PUPDR   = 0x00000000;
+
+  /* Connect PGx pins to FMC Alternate function */
+  GPIOG->AFR[0]  = 0x00CCCCCC;
+  GPIOG->AFR[1]  = 0x000000C0;
+  /* Configure PGx pins in Alternate function mode */ 
+  GPIOG->MODER   = 0x00085AAA;
+  /* Configure PGx pins speed to 100 MHz */ 
+  GPIOG->OSPEEDR = 0x000CAFFF;
+  /* Configure PGx pins Output type to push-pull */  
+  GPIOG->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PGx pins */ 
+  GPIOG->PUPDR   = 0x00000000;
+  
+/*-- FMC/FSMC Configuration --------------------------------------------------*/
+  /* Enable the FMC/FSMC interface clock */
+  RCC->AHB3ENR         |= 0x00000001;
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)
+  /* Delay after an RCC peripheral clock enabling */
+  tmp = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
+  /* Configure and enable Bank1_SRAM2 */
+  FMC_Bank1->BTCR[2]  = 0x00001011;
+  FMC_Bank1->BTCR[3]  = 0x00000201;
+  FMC_Bank1E->BWTR[2] = 0x0fffffff;
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */ 
+#if defined(STM32F469xx) || defined(STM32F479xx)
+  /* Delay after an RCC peripheral clock enabling */
+  tmp = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
+  /* Configure and enable Bank1_SRAM2 */
+  FMC_Bank1->BTCR[2]  = 0x00001091;
+  FMC_Bank1->BTCR[3]  = 0x00110212;
+  FMC_Bank1E->BWTR[2] = 0x0fffffff;
+#endif /* STM32F469xx || STM32F479xx */
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx)\
+   || defined(STM32F412Zx) || defined(STM32F412Vx)
+  /* Delay after an RCC peripheral clock enabling */
+  tmp = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FSMCEN);
+  /* Configure and enable Bank1_SRAM2 */
+  FSMC_Bank1->BTCR[2]  = 0x00001011;
+  FSMC_Bank1->BTCR[3]  = 0x00000201;
+  FSMC_Bank1E->BWTR[2] = 0x0FFFFFFF;
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F412Zx || STM32F412Vx */
+
+#endif /* DATA_IN_ExtSRAM */
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx ||\
+          STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx  */ 
+  (void)(tmp); 
+}
+#endif /* DATA_IN_ExtSRAM && DATA_IN_ExtSDRAM */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/_ARMCM0/RTE_Components.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/_ARMCM0/RTE_Components.h
new file mode 100644
index 0000000..4459a74
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/_ARMCM0/RTE_Components.h
@@ -0,0 +1,20 @@
+
+/*
+ * Auto generated Run-Time-Environment Component Configuration File
+ *      *** Do not modify ! ***
+ *
+ * Project: 'arm_nnexamples_cifar10' 
+ * Target:  'ARMCM0' 
+ */
+
+#ifndef RTE_COMPONENTS_H
+#define RTE_COMPONENTS_H
+
+
+/*
+ * Define the Device Header File: 
+ */
+#define CMSIS_device_header "ARMCM0.h"
+
+
+#endif /* RTE_COMPONENTS_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/_ARMCM3/RTE_Components.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/_ARMCM3/RTE_Components.h
new file mode 100644
index 0000000..f12e4f3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/_ARMCM3/RTE_Components.h
@@ -0,0 +1,26 @@
+
+/*
+ * Auto generated Run-Time-Environment Component Configuration File
+ *      *** Do not modify ! ***
+ *
+ * Project: 'arm_nnexamples_nn_test' 
+ * Target:  'ARMCM3' 
+ */
+
+#ifndef RTE_COMPONENTS_H
+#define RTE_COMPONENTS_H
+
+
+/*
+ * Define the Device Header File: 
+ */
+#define CMSIS_device_header "ARMCM3.h"
+
+#define RTE_Compiler_IO_STDERR          /* Compiler I/O: STDERR */
+          #define RTE_Compiler_IO_STDERR_ITM      /* Compiler I/O: STDERR ITM */
+#define RTE_Compiler_IO_STDOUT          /* Compiler I/O: STDOUT */
+          #define RTE_Compiler_IO_STDOUT_ITM      /* Compiler I/O: STDOUT ITM */
+#define RTE_Compiler_IO_TTY             /* Compiler I/O: TTY */
+          #define RTE_Compiler_IO_TTY_ITM         /* Compiler I/O: TTY ITM */
+
+#endif /* RTE_COMPONENTS_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/_ARMCM4_FP/RTE_Components.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/_ARMCM4_FP/RTE_Components.h
new file mode 100644
index 0000000..d4542f5
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/_ARMCM4_FP/RTE_Components.h
@@ -0,0 +1,26 @@
+
+/*
+ * Auto generated Run-Time-Environment Component Configuration File
+ *      *** Do not modify ! ***
+ *
+ * Project: 'arm_nnexamples_nn_test' 
+ * Target:  'ARMCM4_FP' 
+ */
+
+#ifndef RTE_COMPONENTS_H
+#define RTE_COMPONENTS_H
+
+
+/*
+ * Define the Device Header File: 
+ */
+#define CMSIS_device_header "ARMCM4_FP.h"
+
+#define RTE_Compiler_IO_STDERR          /* Compiler I/O: STDERR */
+          #define RTE_Compiler_IO_STDERR_ITM      /* Compiler I/O: STDERR ITM */
+#define RTE_Compiler_IO_STDOUT          /* Compiler I/O: STDOUT */
+          #define RTE_Compiler_IO_STDOUT_ITM      /* Compiler I/O: STDOUT ITM */
+#define RTE_Compiler_IO_TTY             /* Compiler I/O: TTY */
+          #define RTE_Compiler_IO_TTY_ITM         /* Compiler I/O: TTY ITM */
+
+#endif /* RTE_COMPONENTS_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/_ARMCM7_SP/RTE_Components.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/_ARMCM7_SP/RTE_Components.h
new file mode 100644
index 0000000..97ef09a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/RTE/_ARMCM7_SP/RTE_Components.h
@@ -0,0 +1,26 @@
+
+/*
+ * Auto generated Run-Time-Environment Component Configuration File
+ *      *** Do not modify ! ***
+ *
+ * Project: 'arm_nnexamples_nn_test' 
+ * Target:  'ARMCM7_SP' 
+ */
+
+#ifndef RTE_COMPONENTS_H
+#define RTE_COMPONENTS_H
+
+
+/*
+ * Define the Device Header File: 
+ */
+#define CMSIS_device_header "ARMCM7_SP.h"
+
+#define RTE_Compiler_IO_STDERR          /* Compiler I/O: STDERR */
+          #define RTE_Compiler_IO_STDERR_ITM      /* Compiler I/O: STDERR ITM */
+#define RTE_Compiler_IO_STDOUT          /* Compiler I/O: STDOUT */
+          #define RTE_Compiler_IO_STDOUT_ITM      /* Compiler I/O: STDOUT ITM */
+#define RTE_Compiler_IO_TTY             /* Compiler I/O: TTY */
+          #define RTE_Compiler_IO_TTY_ITM         /* Compiler I/O: TTY ITM */
+
+#endif /* RTE_COMPONENTS_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_convolve_HWC_q15_ref.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_convolve_HWC_q15_ref.c
new file mode 100644
index 0000000..0089709
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_convolve_HWC_q15_ref.c
@@ -0,0 +1,71 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ref_functions.h"
+
+void arm_convolve_HWC_q15_ref(const q15_t * Im_in,  // input image
+                              const uint16_t dim_im_in, // input image dimention
+                              const uint16_t ch_im_in,  // number of input image channels
+                              const q15_t * wt, // kernel weights 
+                              const uint16_t ch_im_out, // number of filters, i.e., output image channels
+                              const uint16_t dim_kernel,    // filter kernel size
+                              const uint16_t padding,   // padding sizes
+                              const uint16_t stride,    // stride
+                              const q15_t * bias,   // bias
+                              const uint16_t bias_shift, const uint16_t out_shift, q15_t * Im_out,  // output image
+                              const uint16_t dim_im_out,    // output image dimension
+                              q15_t * bufferA,  //buffer space for input
+                              q7_t * bufferB    //buffer space for output
+    )
+{
+    int       i, j, k, l, m, n;
+    int       conv_out;
+    int       in_row, in_col;
+
+    for (i = 0; i < ch_im_out; i++)
+    {
+        for (j = 0; j < dim_im_out; j++)
+        {
+            for (k = 0; k < dim_im_out; k++)
+            {
+#ifndef ARM_NN_TRUNCATE
+                conv_out = (bias[i] << bias_shift) + (0x1 << (out_shift - 1));
+#else
+                conv_out = bias[i] << bias_shift;
+#endif
+                for (m = 0; m < dim_kernel; m++)
+                {
+                    for (n = 0; n < dim_kernel; n++)
+                    {
+                        in_row = stride * j + m - padding;
+                        in_col = stride * k + n - padding;
+                        if (in_row >= 0 && in_col >= 0 && in_row < dim_im_in && in_col < dim_im_in)
+                        {
+                            for (l = 0; l < ch_im_in; l++)
+                            {
+                                conv_out += Im_in[(in_row * dim_im_in + in_col) * ch_im_in + l] *
+                                    wt[i * ch_im_in * dim_kernel * dim_kernel + (m * dim_kernel + n) * ch_im_in + l];
+                            }
+                        }
+                    }
+                }
+                Im_out[i + (j * dim_im_out + k) * ch_im_out] = (q15_t) __SSAT((conv_out >> out_shift), 16);
+            }
+        }
+    }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_convolve_HWC_q15_ref_nonsquare.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_convolve_HWC_q15_ref_nonsquare.c
new file mode 100644
index 0000000..e355ebf
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_convolve_HWC_q15_ref_nonsquare.c
@@ -0,0 +1,83 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ref_functions.h"
+
+void
+arm_convolve_HWC_q15_nonsquare_ref(const q15_t * Im_in,
+                          const uint16_t dim_im_in_x,
+                          const uint16_t dim_im_in_y,
+                          const uint16_t ch_im_in,
+                          const q15_t * wt,
+                          const uint16_t ch_im_out,
+                          const uint16_t dim_kernel_x,
+                          const uint16_t dim_kernel_y,
+                          const uint16_t padding_x,
+                          const uint16_t padding_y,
+                          const uint16_t stride_x,
+                          const uint16_t stride_y,
+                          const q15_t * bias,
+                          const uint16_t bias_shift,
+                          const uint16_t out_shift,
+                          q15_t * Im_out,
+                          const uint16_t dim_im_out_x,
+                          const uint16_t dim_im_out_y, 
+                          q15_t * bufferA, 
+                          q7_t * bufferB)
+
+{	
+    uint16_t  i, j, k, l, m, n;
+    int       conv_out;
+    signed char in_row, in_col;
+
+    for (i = 0; i < ch_im_out; i++)
+    {
+        for (j = 0; j < dim_im_out_y; j++)
+        {
+            for (k = 0; k < dim_im_out_x; k++)
+            {
+#ifndef ARM_NN_TRUNCATE
+                conv_out = (bias[i] << bias_shift) + (0x1 << (out_shift - 1));
+#else
+                conv_out = bias[i] << bias_shift;
+#endif
+                for (m = 0; m < dim_kernel_y; m++)
+                {
+                    for (n = 0; n < dim_kernel_x; n++)
+                    {
+                        in_row = stride_y * j + m - padding_y;
+                        in_col = stride_x * k + n - padding_x;
+                        if (in_row >= 0 && in_col >= 0 && in_row < dim_im_in_y && in_col < dim_im_in_x)
+                        {
+                            for (l = 0; l < ch_im_in; l++)
+                            {
+                                conv_out +=
+                                    Im_in[(in_row * dim_im_in_x + in_col) * ch_im_in +
+                                          l] * wt[i * ch_im_in * dim_kernel_x * dim_kernel_y + (m * dim_kernel_x +
+                                                                                            n) * ch_im_in + l];
+                            }
+                        }
+                    }
+                }
+                Im_out[i + (j * dim_im_out_x + k) * ch_im_out] = (q15_t) __SSAT((conv_out >> out_shift), 16);
+            }
+        }
+    }
+}	
+
+	
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_convolve_HWC_q7_ref.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_convolve_HWC_q7_ref.c
new file mode 100644
index 0000000..560cd23
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_convolve_HWC_q7_ref.c
@@ -0,0 +1,72 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ref_functions.h"
+
+void arm_convolve_HWC_q7_ref(const q7_t * Im_in,    // input image
+                             const uint16_t dim_im_in,  // input image dimention
+                             const uint16_t ch_im_in,   // number of input image channels
+                             const q7_t * wt,   // kernel weights 
+                             const uint16_t ch_im_out,  // number of filters, i.e., output image channels
+                             const uint16_t dim_kernel, // filter kernel size
+                             const uint16_t padding,    // padding sizes
+                             const uint16_t stride, // stride
+                             const q7_t * bias, // bias
+                             const uint16_t bias_shift, const uint16_t out_shift, q7_t * Im_out,    // output image
+                             const uint16_t dim_im_out, // output image dimension
+                             q15_t * bufferA,   //buffer space for input
+                             q7_t * bufferB //buffer space for output
+    )
+{
+    int       i, j, k, l, m, n;
+    int       conv_out;
+    int       in_row, in_col;
+
+    for (i = 0; i < ch_im_out; i++)
+    {
+        for (j = 0; j < dim_im_out; j++)
+        {
+            for (k = 0; k < dim_im_out; k++)
+            {
+#ifndef ARM_NN_TRUNCATE
+                conv_out = ((q31_t) (bias[i]) << bias_shift) + (0x1 << (out_shift - 1));
+#else
+                conv_out = bias[i] << bias_shift;
+#endif
+                for (m = 0; m < dim_kernel; m++)
+                {
+                    for (n = 0; n < dim_kernel; n++)
+                    {
+                        // if-for implementation
+                        in_row = stride * j + m - padding;
+                        in_col = stride * k + n - padding;
+                        if (in_row >= 0 && in_col >= 0 && in_row < dim_im_in && in_col < dim_im_in)
+                        {
+                            for (l = 0; l < ch_im_in; l++)
+                            {
+                                conv_out += Im_in[(in_row * dim_im_in + in_col) * ch_im_in + l] *
+                                    wt[i * ch_im_in * dim_kernel * dim_kernel + (m * dim_kernel + n) * ch_im_in + l];
+                            }
+                        }
+                    }
+                }
+                Im_out[i + (j * dim_im_out + k) * ch_im_out] = (q7_t) __SSAT((conv_out >> out_shift), 8);
+            }
+        }
+    }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_convolve_HWC_q7_ref_nonsquare.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_convolve_HWC_q7_ref_nonsquare.c
new file mode 100644
index 0000000..1e2d19e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_convolve_HWC_q7_ref_nonsquare.c
@@ -0,0 +1,78 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ref_functions.h"
+
+void arm_convolve_HWC_q7_ref_nonsquare(const q7_t * Im_in,  // input image
+                                       const uint16_t dim_im_in_x,  // input image dimention x
+                                       const uint16_t dim_im_in_y,  // input image dimention y
+                                       const uint16_t ch_im_in, // number of input image channels
+                                       const q7_t * wt, // kernel weights 
+                                       const uint16_t ch_im_out,    // number of filters, i.e., output image channels
+                                       const uint16_t dim_kernel_x, // filter kernel size x
+                                       const uint16_t dim_kernel_y, // filter kernel size y
+                                       const uint16_t padding_x,    // padding sizes x
+                                       const uint16_t padding_y,    // padding sizes y
+                                       const uint16_t stride_x, // stride x
+                                       const uint16_t stride_y, // stride y
+                                       const q7_t * bias,   // bias
+                                       const uint16_t bias_shift, const uint16_t out_shift, q7_t * Im_out,  // output image
+                                       const uint16_t dim_im_out_x, // output image dimension x
+                                       const uint16_t dim_im_out_y, // output image dimension y
+                                       q15_t * bufferA, //buffer space for input
+                                       q7_t * bufferB   //buffer space for output
+    )
+{
+    int       i, j, k, l, m, n;
+    int       conv_out;
+    int       in_row, in_col;
+
+    for (i = 0; i < ch_im_out; i++)
+    {
+        for (j = 0; j < dim_im_out_y; j++)
+        {
+            for (k = 0; k < dim_im_out_x; k++)
+            {
+#ifndef ARM_NN_TRUNCATE
+                conv_out = ((q31_t) (bias[i]) << bias_shift) + (0x1 << (out_shift - 1));
+#else
+                conv_out = bias[i] << bias_shift;
+#endif
+                for (m = 0; m < dim_kernel_y; m++)
+                {
+                    for (n = 0; n < dim_kernel_x; n++)
+                    {
+                        // if-for implementation
+                        in_row = stride_y * j + m - padding_y;
+                        in_col = stride_x * k + n - padding_x;
+                        if (in_row >= 0 && in_col >= 0 && in_row < dim_im_in_y && in_col < dim_im_in_x)
+                        {
+                            for (l = 0; l < ch_im_in; l++)
+                            {
+                                conv_out += Im_in[(in_row * dim_im_in_x + in_col) * ch_im_in + l] *
+                                    wt[i * ch_im_in * dim_kernel_y * dim_kernel_x + (m * dim_kernel_x + n) * ch_im_in +
+                                       l];
+                            }
+                        }
+                    }
+                }
+                Im_out[i + (j * dim_im_out_x + k) * ch_im_out] = (q7_t) __SSAT((conv_out >> out_shift), 8);
+            }
+        }
+    }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_depthwise_separable_conv_HWC_q7_ref.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_depthwise_separable_conv_HWC_q7_ref.c
new file mode 100644
index 0000000..1672a4e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_depthwise_separable_conv_HWC_q7_ref.c
@@ -0,0 +1,70 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ref_functions.h"
+
+void arm_depthwise_separable_conv_HWC_q7_ref(const q7_t * Im_in,    // input image
+                                             const uint16_t dim_im_in,  // input image dimention
+                                             const uint16_t ch_im_in,   // number of input image channels
+                                             const q7_t * wt,   // kernel weights 
+                                             const uint16_t ch_im_out,  // number of filters, i.e., output image channels
+                                             const uint16_t dim_kernel, // filter kernel size
+                                             const uint16_t padding,    // padding sizes
+                                             const uint16_t stride, // stride
+                                             const q7_t * bias, // bias
+                                             const uint16_t bias_shift, // amount of left-shift for bias
+                                             const uint16_t out_shift,  // amount of right-shift for output
+                                             q7_t * Im_out, // output image
+                                             const uint16_t dim_im_out, // output image dimension
+                                             q15_t * bufferA,   //buffer space for input
+                                             q7_t * bufferB //buffer space for output
+    )
+{
+    int       i_out_y, i_out_x, i_ch_out;
+    int       i_ker_y, i_ker_x;
+    for (i_out_y = 0; i_out_y < dim_im_out; i_out_y++)
+    {
+        for (i_out_x = 0; i_out_x < dim_im_out; i_out_x++)
+        {
+            for (i_ch_out = 0; i_ch_out < ch_im_out; i_ch_out++)
+            {
+                // for each output
+#ifndef ARM_NN_TRUNCATE
+                int       conv_out = (bias[i_ch_out] << bias_shift) + (0x1 << (out_shift - 1));
+#else
+                int       conv_out = bias[i_ch_out] << bias_shift;
+#endif
+                for (i_ker_y = 0; i_ker_y < dim_kernel; i_ker_y++)
+                {
+                    for (i_ker_x = 0; i_ker_x < dim_kernel; i_ker_x++)
+                    {
+                        int       in_row = stride * i_out_y + i_ker_y - padding;
+                        int       in_col = stride * i_out_x + i_ker_x - padding;
+                        if (in_row >= 0 && in_col >= 0 && in_row < dim_im_in && in_col < dim_im_in)
+                        {
+                            conv_out += Im_in[(in_row * dim_im_in + in_col) * ch_im_in + i_ch_out] *
+                                wt[(i_ker_y * dim_kernel + i_ker_x) * ch_im_out + i_ch_out];
+                        }
+                    }
+                }
+                Im_out[(i_out_y * dim_im_out + i_out_x) * ch_im_out + i_ch_out] =
+                    (q7_t) __SSAT((conv_out >> out_shift), 8);
+            }
+        }
+    }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_depthwise_separable_conv_HWC_q7_ref_nonsquare.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_depthwise_separable_conv_HWC_q7_ref_nonsquare.c
new file mode 100644
index 0000000..6ebd1f0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_depthwise_separable_conv_HWC_q7_ref_nonsquare.c
@@ -0,0 +1,75 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ref_functions.h"
+
+void arm_depthwise_separable_conv_HWC_q7_ref_nonsquare(const q7_t * Im_in,  // input image
+                                                       const uint16_t dim_im_in_x,  // input image dimention x
+                                                       const uint16_t dim_im_in_y,  // input image dimention y
+                                                       const uint16_t ch_im_in, // number of input image channels
+                                                       const q7_t * wt, // kernel weights 
+                                                       const uint16_t ch_im_out,    // number of filters, i.e., output image channels
+                                                       const uint16_t dim_kernel_x, // filter kernel size x
+                                                       const uint16_t dim_kernel_y, // filter kernel size y
+                                                       const uint16_t padding_x,    // padding sizes x
+                                                       const uint16_t padding_y,    // padding sizes y
+                                                       const uint16_t stride_x, // stride x
+                                                       const uint16_t stride_y, // stride y
+                                                       const q7_t * bias,   // bias
+                                                       const uint16_t bias_shift,   // amount of left-shift for bias
+                                                       const uint16_t out_shift,    // amount of right-shift for output
+                                                       q7_t * Im_out,   // output image
+                                                       const uint16_t dim_im_out_x, // output image dimension x
+                                                       const uint16_t dim_im_out_y, // output image dimension y
+                                                       q15_t * bufferA, //buffer space for input
+                                                       q7_t * bufferB   //buffer space for output
+    )
+{
+    int       i_out_y, i_out_x, i_ch_out;
+    int       i_ker_y, i_ker_x;
+    for (i_out_y = 0; i_out_y < dim_im_out_y; i_out_y++)
+    {
+        for (i_out_x = 0; i_out_x < dim_im_out_x; i_out_x++)
+        {
+            for (i_ch_out = 0; i_ch_out < ch_im_out; i_ch_out++)
+            {
+                // for each output
+#ifndef ARM_NN_TRUNCATE
+                int       conv_out = (bias[i_ch_out] << bias_shift) + (0x1 << (out_shift - 1));
+#else
+                int       conv_out = bias[i_ch_out] << bias_shift;
+#endif
+                for (i_ker_y = 0; i_ker_y < dim_kernel_y; i_ker_y++)
+                {
+                    for (i_ker_x = 0; i_ker_x < dim_kernel_x; i_ker_x++)
+                    {
+                        int       in_row = stride_y * i_out_y + i_ker_y - padding_y;
+                        int       in_col = stride_x * i_out_x + i_ker_x - padding_x;
+                        if (in_row >= 0 && in_col >= 0 && in_row < dim_im_in_y && in_col < dim_im_in_x)
+                        {
+                            conv_out += Im_in[(in_row * dim_im_in_x + in_col) * ch_im_in + i_ch_out] *
+                                wt[(i_ker_y * dim_kernel_x + i_ker_x) * ch_im_out + i_ch_out];
+                        }
+                    }
+                }
+                Im_out[(i_out_y * dim_im_out_x + i_out_x) * ch_im_out + i_ch_out] =
+                    (q7_t) __SSAT((conv_out >> out_shift), 8);
+            }
+        }
+    }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_mat_q7_vec_q15_opt_ref.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_mat_q7_vec_q15_opt_ref.c
new file mode 100644
index 0000000..09dd653
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_mat_q7_vec_q15_opt_ref.c
@@ -0,0 +1,120 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ref_functions.h"
+
+void arm_fully_connected_mat_q7_vec_q15_opt_ref(const q15_t * pV,   // pointer to vector
+                                                const q7_t * pM,    // pointer to matrix
+                                                const uint16_t dim_vec, // length of the vector
+                                                const uint16_t num_of_rows, // numCol of A
+                                                const uint16_t bias_shift,  // amount of left-shift for bias
+                                                const uint16_t out_shift,   // amount of right-shift for output
+                                                const q7_t * bias, q15_t * pOut,    // output operand
+                                                q15_t * vec_buffer)
+{
+
+    uint16_t  rowCnt = num_of_rows >> 2;
+    const q7_t *pB = pM;
+    const q15_t *pA;
+    q15_t    *pO = pOut;
+    const q7_t *pBias = bias;
+
+    while (rowCnt)
+    {
+        pA = pV;
+#ifndef ARM_NN_TRUNCATE
+        q31_t     sum = (*pBias++ << bias_shift) + (0x1 << (out_shift - 1));
+        q31_t     sum2 = (*pBias++ << bias_shift) + (0x1 << (out_shift - 1));
+        q31_t     sum3 = (*pBias++ << bias_shift) + (0x1 << (out_shift - 1));
+        q31_t     sum4 = (*pBias++ << bias_shift) + (0x1 << (out_shift - 1));
+#else
+        q31_t     sum = *pBias++ << bias_shift;
+        q31_t     sum2 = *pBias++ << bias_shift;
+        q31_t     sum3 = *pBias++ << bias_shift;
+        q31_t     sum4 = *pBias++ << bias_shift;
+#endif
+
+        uint16_t  colCnt = dim_vec >> 1;
+
+        while (colCnt)
+        {
+            q15_t     inA1 = *pA++;
+            q15_t     inA2 = *pA++;
+
+            q7_t      inB1 = *pB++;
+            q7_t      inB3 = *pB++;
+            q7_t      inB2 = *pB++;
+            q7_t      inB4 = *pB++;
+
+            sum += inA1 * inB1 + inA2 * inB2;
+            sum2 += inA1 * inB3 + inA2 * inB4;
+
+            inB1 = *pB++;
+            inB3 = *pB++;
+            inB2 = *pB++;
+            inB4 = *pB++;
+
+            sum3 += inA1 * inB1 + inA2 * inB2;
+            sum4 += inA1 * inB3 + inA2 * inB4;
+
+            colCnt--;
+        }
+        colCnt = dim_vec & 0x1;
+        while (colCnt)
+        {
+            q15_t     inA = *pA++;
+            q7_t      inB = *pB++;
+            sum += inA * inB;
+            inB = *pB++;
+            sum2 += inA * inB;
+            inB = *pB++;
+            sum3 += inA * inB;
+            inB = *pB++;
+            sum4 += inA * inB;
+
+            colCnt--;
+        }
+        *pO++ = (q15_t) __SSAT((sum >> out_shift), 16);
+        *pO++ = (q15_t) __SSAT((sum2 >> out_shift), 16);
+        *pO++ = (q15_t) __SSAT((sum3 >> out_shift), 16);
+        *pO++ = (q15_t) __SSAT((sum4 >> out_shift), 16);
+
+        rowCnt--;
+    }
+
+    rowCnt = num_of_rows & 0x3;
+
+    while (rowCnt)
+    {
+        pA = pV;
+#ifndef ARM_NN_TRUNCATE
+        int       ip_out = (*pBias++ << bias_shift) + (0x1 << (out_shift - 1));
+#else
+        int       ip_out = *pBias++ << bias_shift;
+#endif
+        for (int j = 0; j < dim_vec; j++)
+        {
+            q15_t     inA = *pA++;
+            q7_t      inB = *pB++;
+            ip_out += inA * inB;
+        }
+        *pO++ = (q15_t) __SSAT((ip_out >> out_shift), 16);
+
+        rowCnt--;
+    }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_mat_q7_vec_q15_ref.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_mat_q7_vec_q15_ref.c
new file mode 100644
index 0000000..8fc74d4
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_mat_q7_vec_q15_ref.c
@@ -0,0 +1,43 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ref_functions.h"
+
+void arm_fully_connected_mat_q7_vec_q15_ref(const q15_t * pV,   // pointer to vector
+                                            const q7_t * pM,    // pointer to matrix
+                                            const uint16_t dim_vec, // length of the vector
+                                            const uint16_t num_of_rows, // numCol of A
+                                            const uint16_t bias_shift,  // amount of left-shift for bias
+                                            const uint16_t out_shift,   // amount of right-shift for output
+                                            const q7_t * bias, q15_t * pOut,    // output operand
+                                            q15_t * vec_buffer)
+{
+    for (int i = 0; i < num_of_rows; i++)
+    {
+#ifndef ARM_NN_TRUNCATE
+        int       ip_out = (bias[i] << bias_shift) + (0x1 << (out_shift - 1));
+#else
+        int       ip_out = bias[i] << bias_shift;
+#endif
+        for (int j = 0; j < dim_vec; j++)
+        {
+            ip_out += pV[j] * pM[i * dim_vec + j];
+        }
+        pOut[i] = (q15_t) __SSAT((ip_out >> out_shift), 16);
+    }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_q15_opt_ref.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_q15_opt_ref.c
new file mode 100644
index 0000000..2118f99
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_q15_opt_ref.c
@@ -0,0 +1,119 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ref_functions.h"
+
+void arm_fully_connected_q15_opt_ref(const q15_t * pV,  // pointer to vector
+                                     const q15_t * pM,  // pointer to matrix
+                                     const uint16_t dim_vec,    // length of the vector
+                                     const uint16_t num_of_rows,    // numCol of A
+                                     const uint16_t bias_shift, // amount of left-shift for bias
+                                     const uint16_t out_shift,  // amount of right-shift for output
+                                     const q15_t * bias, q15_t * pOut,  // output operand
+                                     q15_t * vec_buffer)
+{
+
+    uint16_t  rowCnt = num_of_rows >> 2;
+    const q15_t *pB = pM;
+    const q15_t *pA;
+    q15_t    *pO = pOut;
+    const q15_t *pBias = bias;
+
+    while (rowCnt)
+    {
+        pA = pV;
+#ifndef ARM_NN_TRUNCATE
+        q31_t     sum = (*pBias++ << bias_shift) + (0x1 << (out_shift - 1));
+        q31_t     sum2 = (*pBias++ << bias_shift) + (0x1 << (out_shift - 1));
+        q31_t     sum3 = (*pBias++ << bias_shift) + (0x1 << (out_shift - 1));
+        q31_t     sum4 = (*pBias++ << bias_shift) + (0x1 << (out_shift - 1));
+#else
+        q31_t     sum = *pBias++ << bias_shift;
+        q31_t     sum2 = *pBias++ << bias_shift;
+        q31_t     sum3 = *pBias++ << bias_shift;
+        q31_t     sum4 = *pBias++ << bias_shift;
+#endif
+
+        uint16_t  colCnt = dim_vec >> 1;
+
+        while (colCnt)
+        {
+            q15_t     inA1 = *pA++;
+            q15_t     inA2 = *pA++;
+
+            q15_t     inB1 = *pB++;
+            q15_t     inB2 = *pB++;
+            sum += inA1 * inB1 + inA2 * inB2;
+
+            inB1 = *pB++;
+            inB2 = *pB++;
+            sum2 += inA1 * inB1 + inA2 * inB2;
+
+            inB1 = *pB++;
+            inB2 = *pB++;
+            sum3 += inA1 * inB1 + inA2 * inB2;
+
+            inB1 = *pB++;
+            inB2 = *pB++;
+            sum4 += inA1 * inB1 + inA2 * inB2;
+
+            colCnt--;
+        }
+        colCnt = dim_vec & 0x1;
+        while (colCnt)
+        {
+            q15_t     inA = *pA++;
+            q15_t     inB = *pB++;
+            sum += inA * inB;
+            inB = *pB++;
+            sum2 += inA * inB;
+            inB = *pB++;
+            sum3 += inA * inB;
+            inB = *pB++;
+            sum4 += inA * inB;
+            colCnt--;
+        }
+        *pO++ = (q15_t) __SSAT((sum >> out_shift), 16);
+        *pO++ = (q15_t) __SSAT((sum2 >> out_shift), 16);
+        *pO++ = (q15_t) __SSAT((sum3 >> out_shift), 16);
+        *pO++ = (q15_t) __SSAT((sum4 >> out_shift), 16);
+
+        rowCnt--;
+    }
+
+    rowCnt = num_of_rows & 0x3;
+
+    while (rowCnt)
+    {
+        pA = pV;
+#ifndef ARM_NN_TRUNCATE
+        int       ip_out = (*pBias++ << bias_shift) + (0x1 << (out_shift - 1));
+#else
+        int       ip_out = *pBias++ << bias_shift;
+#endif
+        for (int j = 0; j < dim_vec; j++)
+        {
+            q15_t     inA = *pA++;
+            q15_t     inB = *pB++;
+            ip_out += inA * inB;
+        }
+        *pO++ = (q15_t) __SSAT((ip_out >> out_shift), 16);
+
+        rowCnt--;
+    }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_q15_ref.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_q15_ref.c
new file mode 100644
index 0000000..99ab4d9
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_q15_ref.c
@@ -0,0 +1,43 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ref_functions.h"
+
+void arm_fully_connected_q15_ref(const q15_t * pV,  // pointer to vector
+                                 const q15_t * pM,  // pointer to matrix
+                                 const uint16_t dim_vec,    // length of the vector
+                                 const uint16_t num_of_rows,    // numCol of A
+                                 const uint16_t bias_shift, // amount of left-shift for bias
+                                 const uint16_t out_shift,  // amount of right-shift for output
+                                 const q15_t * bias, q15_t * pOut,  // output operand
+                                 q15_t * vec_buffer)
+{
+    for (int i = 0; i < num_of_rows; i++)
+    {
+#ifndef ARM_NN_TRUNCATE
+        int       ip_out = (bias[i] << bias_shift) + (0x1 << (out_shift - 1));
+#else
+        int       ip_out = bias[i] << bias_shift;
+#endif
+        for (int j = 0; j < dim_vec; j++)
+        {
+            ip_out += pV[j] * pM[i * dim_vec + j];
+        }
+        pOut[i] = (q15_t) __SSAT((ip_out >> out_shift), 16);
+    }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_q7_opt_ref.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_q7_opt_ref.c
new file mode 100644
index 0000000..567f964
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_q7_opt_ref.c
@@ -0,0 +1,138 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ref_functions.h"
+
+void arm_fully_connected_q7_opt_ref(const q7_t * pV,    // pointer to vector
+                                    const q7_t * pM,    // pointer to matrix
+                                    const uint16_t dim_vec, // length of the vector
+                                    const uint16_t num_of_rows, // numCol of A
+                                    const uint16_t bias_shift,  // amount of left-shift for bias
+                                    const uint16_t out_shift,   // amount of right-shift for output
+                                    const q7_t * bias, q7_t * pOut, // output operand
+                                    q15_t * vec_buffer)
+{
+
+    uint16_t  rowCnt = num_of_rows >> 2;
+    const q7_t *pB = pM;
+    const q7_t *pA;
+    q7_t     *pO = pOut;
+    const q7_t *pBias = bias;
+
+    while (rowCnt)
+    {
+        pA = pV;
+#ifndef ARM_NN_TRUNCATE
+        q31_t     sum = (*pBias++ << bias_shift) + (0x1 << (out_shift - 1));
+        q31_t     sum2 = (*pBias++ << bias_shift) + (0x1 << (out_shift - 1));
+        q31_t     sum3 = (*pBias++ << bias_shift) + (0x1 << (out_shift - 1));
+        q31_t     sum4 = (*pBias++ << bias_shift) + (0x1 << (out_shift - 1));
+#else
+        q31_t     sum = *pBias++ << bias_shift;
+        q31_t     sum2 = *pBias++ << bias_shift;
+        q31_t     sum3 = *pBias++ << bias_shift;
+        q31_t     sum4 = *pBias++ << bias_shift;
+#endif
+
+        uint16_t  colCnt = dim_vec >> 2;
+
+        while (colCnt)
+        {
+            q7_t      inA1 = *pA++;
+            q7_t      inA3 = *pA++;
+            q7_t      inA2 = *pA++;
+            q7_t      inA4 = *pA++;
+
+            q7_t      inB1 = *pB++;
+            q7_t      inB3 = *pB++;
+            q7_t      inB2 = *pB++;
+            q7_t      inB4 = *pB++;
+
+            sum += inA1 * inB1 + inA2 * inB2;
+            sum2 += inA1 * inB3 + inA2 * inB4;
+
+            inB1 = *pB++;
+            inB3 = *pB++;
+            inB2 = *pB++;
+            inB4 = *pB++;
+
+            sum3 += inA1 * inB1 + inA2 * inB2;
+            sum4 += inA1 * inB3 + inA2 * inB4;
+
+            inB1 = *pB++;
+            inB3 = *pB++;
+            inB2 = *pB++;
+            inB4 = *pB++;
+
+            sum += inA3 * inB1 + inA4 * inB2;
+            sum2 += inA3 * inB3 + inA4 * inB4;
+
+            inB1 = *pB++;
+            inB3 = *pB++;
+            inB2 = *pB++;
+            inB4 = *pB++;
+
+            sum3 += inA3 * inB1 + inA4 * inB2;
+            sum4 += inA3 * inB3 + inA4 * inB4;
+
+            colCnt--;
+        }
+        colCnt = dim_vec & 0x3;
+        while (colCnt)
+        {
+            q7_t      inA = *pA++;
+            q7_t      inB = *pB++;
+            sum += inA * inB;
+            inB = *pB++;
+            sum2 += inA * inB;
+            inB = *pB++;
+            sum3 += inA * inB;
+            inB = *pB++;
+            sum4 += inA * inB;
+
+            colCnt--;
+        }
+        *pO++ = (q7_t) __SSAT((sum >> out_shift), 8);
+        *pO++ = (q7_t) __SSAT((sum2 >> out_shift), 8);
+        *pO++ = (q7_t) __SSAT((sum3 >> out_shift), 8);
+        *pO++ = (q7_t) __SSAT((sum4 >> out_shift), 8);
+
+        rowCnt--;
+    }
+
+    rowCnt = num_of_rows & 0x3;
+
+    while (rowCnt)
+    {
+        pA = pV;
+#ifndef ARM_NN_TRUNCATE
+        int       ip_out = (*pBias++ << bias_shift) + (0x1 << (out_shift - 1));
+#else
+        int       ip_out = *pBias++ << bias_shift;
+#endif
+        for (int j = 0; j < dim_vec; j++)
+        {
+            q7_t      inA = *pA++;
+            q7_t      inB = *pB++;
+            ip_out += inA * inB;
+        }
+        *pO++ = (q7_t) __SSAT((ip_out >> out_shift), 8);
+
+        rowCnt--;
+    }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_q7_ref.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_q7_ref.c
new file mode 100644
index 0000000..f59f3db
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_fully_connected_q7_ref.c
@@ -0,0 +1,43 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ref_functions.h"
+
+void arm_fully_connected_q7_ref(const q7_t * pV,    // pointer to vector
+                                const q7_t * pM,    // pointer to matrix
+                                const uint16_t dim_vec, // length of the vector
+                                const uint16_t num_of_rows, // numCol of A
+                                const uint16_t bias_shift,  // amount of left-shift for bias
+                                const uint16_t out_shift,   // amount of right-shift for output
+                                const q7_t * bias, q7_t * pOut, // output operand
+                                q15_t * vec_buffer)
+{
+    for (int i = 0; i < num_of_rows; i++)
+    {
+#ifndef ARM_NN_TRUNCATE
+        int       ip_out = (bias[i] << bias_shift) + (0x1 << (out_shift - 1));
+#else
+        int       ip_out = bias[i] << bias_shift;
+#endif
+        for (int j = 0; j < dim_vec; j++)
+        {
+            ip_out += pV[j] * pM[i * dim_vec + j];
+        }
+        pOut[i] = (q7_t) __SSAT((ip_out >> out_shift), 8);
+    }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_nn_mult_ref.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_nn_mult_ref.c
new file mode 100644
index 0000000..2cc6b72
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_nn_mult_ref.c
@@ -0,0 +1,58 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+void      arm_nn_mult_q7_ref(q7_t * pSrcA, 
+                             q7_t * pSrcB, 
+                             q7_t * pDst, 
+                             const uint16_t out_shift, 
+                             uint32_t blockSize) {
+    uint16_t  i;
+
+for (i = 0; i < blockSize; i++)
+    {
+		q31_t product = pSrcA[i] * pSrcB[i];
+#ifndef ARM_NN_TRUNCATE
+        pDst[i] = (q7_t)__SSAT((product + (0x1 << (out_shift - 1)))>>out_shift, 8);
+#else
+        pDst[i] = (q7_t)__SSAT(product >> out_shift, 8);
+#endif
+    }
+}
+
+void     arm_nn_mult_q15_ref(q15_t * pSrcA, 
+                             q15_t * pSrcB, 
+                             q15_t * pDst, 
+                             const uint16_t out_shift, 
+                             uint32_t blockSize) {
+    uint16_t  i;
+
+for (i = 0; i < blockSize; i++)
+    {
+		q31_t product = pSrcA[i] * pSrcB[i];
+#ifndef ARM_NN_TRUNCATE
+        pDst[i] = (q15_t)__SSAT((product + (0x1 << (out_shift - 1)))>>out_shift, 16);
+#else
+        pDst[i] = (q15_t)__SSAT(product >> out_shift, 16);
+#endif
+
+
+    }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_pool_ref.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_pool_ref.c
new file mode 100644
index 0000000..9a4adb2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_pool_ref.c
@@ -0,0 +1,96 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "ref_functions.h"
+
+void arm_avepool_q7_HWC_ref(const q7_t * Im_in, // input image
+                            const uint16_t dim_im_in,   // input image dimension
+                            const uint16_t ch_im_in,    // number of input image channels
+                            const uint16_t dim_kernel,  // window kernel size
+                            const uint16_t padding, // padding sizes
+                            const uint16_t stride,  // stride
+                            const uint16_t dim_im_out,  // output image dimension
+                            q7_t * bufferA, // a buffer for local storage
+                            q7_t * Im_out)
+{
+    int16_t   i_ch_in, i_x, i_y;
+    int16_t   k_x, k_y;
+
+    for (i_ch_in = 0; i_ch_in < ch_im_in; i_ch_in++)
+    {
+        for (i_y = 0; i_y < dim_im_out; i_y++)
+        {
+            for (i_x = 0; i_x < dim_im_out; i_x++)
+            {
+                int       sum = 0;
+                int       count = 0;
+                for (k_y = i_y * stride - padding; k_y < i_y * stride - padding + dim_kernel; k_y++)
+                {
+                    for (k_x = i_x * stride - padding; k_x < i_x * stride - padding + dim_kernel; k_x++)
+                    {
+                        if (k_y >= 0 && k_x >= 0 && k_y < dim_im_in && k_x < dim_im_in)
+                        {
+                            sum += Im_in[i_ch_in + ch_im_in * (k_x + k_y * dim_im_in)];
+                            count++;
+                        }
+                    }
+                }
+                Im_out[i_ch_in + ch_im_in * (i_x + i_y * dim_im_out)] = sum / count;
+            }
+        }
+    }
+}
+
+void arm_maxpool_q7_HWC_ref(const q7_t * Im_in, // input image
+                            const uint16_t dim_im_in,   // input image dimension
+                            const uint16_t ch_im_in,    // number of input image channels
+                            const uint16_t dim_kernel,  // window kernel size
+                            const uint16_t padding, // padding sizes
+                            const uint16_t stride,  // stride
+                            const uint16_t dim_im_out,  // output image dimension
+                            q7_t * bufferA, // a buffer for local storage
+                            q7_t * Im_out)
+{
+    int16_t   i_ch_in, i_x, i_y;
+    int16_t   k_x, k_y;
+
+    for (i_ch_in = 0; i_ch_in < ch_im_in; i_ch_in++)
+    {
+        for (i_y = 0; i_y < dim_im_out; i_y++)
+        {
+            for (i_x = 0; i_x < dim_im_out; i_x++)
+            {
+                int       max = -129;
+                for (k_y = i_y * stride - padding; k_y < i_y * stride - padding + dim_kernel; k_y++)
+                {
+                    for (k_x = i_x * stride - padding; k_x < i_x * stride - padding + dim_kernel; k_x++)
+                    {
+                        if (k_y >= 0 && k_x >= 0 && k_y < dim_im_in && k_x < dim_im_in)
+                        {
+                            if (Im_in[i_ch_in + ch_im_in * (k_x + k_y * dim_im_in)] > max)
+                            {
+                                max = Im_in[i_ch_in + ch_im_in * (k_x + k_y * dim_im_in)];
+                            }
+                        }
+                    }
+                }
+                Im_out[i_ch_in + ch_im_in * (i_x + i_y * dim_im_out)] = max;
+            }
+        }
+    }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_relu_ref.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_relu_ref.c
new file mode 100644
index 0000000..323fc11
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/arm_relu_ref.c
@@ -0,0 +1,42 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+void arm_relu_q7_ref(q7_t * data, uint16_t size)
+{
+    uint16_t  i;
+
+    for (i = 0; i < size; i++)
+    {
+        if (data[i] < 0)
+            data[i] = 0;
+    }
+}
+
+void arm_relu_q15_ref(q15_t * data, uint16_t size)
+{
+    uint16_t  i;
+
+    for (i = 0; i < size; i++)
+    {
+        if (data[i] < 0)
+            data[i] = 0;
+    }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/fully_connected_testing_weights.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/fully_connected_testing_weights.h
new file mode 100644
index 0000000..74b79f8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/fully_connected_testing_weights.h
@@ -0,0 +1,7 @@
+#define IP2_WEIGHT {18,-12,-120,-75,60,-92,62,106,43,43,-108,-80,78,76,94,13,-125,63,54,-121,-61,26,60,-125,-79,112,-45,-97,-59,-100,28,35,-15,26,-41,-65,-99,106,115,109,-20,-75,83,-106,51,-55,25,-126,15,-46,-73,62,-89,-15,-37,-79,-12,43,-30,120,46,116,113,11,-57,-81,113,-53,4,117,18,-31,101,65,125,60,76,91,-53,-63,-74,73,-47,-51,-87,-27,-126,-12,107,103,79,113,-41,93,124,122,-72,67,93,-103,-97,-61,62,-17,10,30,124,-119,-17,31,-60,4,88,-76,18,25,-109,-47,19,33,102,71,66,-42,-111,8,-4,-44,78,40,-19,107,-118,11,-105,-116,48,0,-73,-101,-55,-20,-81,71,-121,60,107,110,103,-28,88,-85,34,-90,12,-105,-21,-10,-115,118,-84,97,86,-67,-80,-43,-107,115,108,-49,-59,22,19,122,-76,82,-16,93,67,-100,-57,-41,-43,99,-1,-69,-79,54,-46,24,-59,-1,77,-94,111,-20,-35,108,54,3,107,-59,17,-112,106,-108,95,37,63,60,9,-65,-63,7,-118,-69,-48,111,120,40,44,63,-67,108,26,-37,127,96,-54,-1,21,88,-24,-112,-115,-27,-9,59,-89,22,109,45,47,-42,68,-72,94,55,-121,-23,-2,83,105,-18,104,-34,29,-80,58,-104,-6,-20,53,-86,-5,115,94,39,100,70,-70,-69,-121,-106,-43,94,83,120,121,-93,-97,90,0,-26,-87,6,-26,1,94,67,-26,-71,-21,64,53,35,-46,-102,-58,-103,-7,-34,15,-19,117,-27,59,20,111,-31,-31,43,-36,-19,49,94,-17,119,32,118,110,-19,121,24,30,-74,-12,-38,52,21,-38,98,-58,63,-115,-84,29,22,-93,63,-127,-113,56,25,-2,43,88,107,29,14,116,88,-24,115,-22,-14,-65,116,-119,-95,88,57,-64,18,-127,8,-123,-51,-80,75,-8,-98,2,-109,19,76,40,3,117,121,-4,61,92,-56,21,94,47,-32,24,-50,-38,-26,111,-61,118,-111,94,-14,-74,51,-38,-116,111,62,-39,-121,97,109,-45,-122,-37,-62,108,-74,73,34,59,-21,-20,37,-2,-102,45,121,-41,-116,80,-2,110,-52,-39,62,-12,-127,52,99,13,124,-15,-89,89,85,67,-119,110,-38,-13,-14,-53,-97,119,-121,16,14,-53,-65,-118,26,-4,19,111,-44,22,-57,81,110,-26,-70,45,55,-55,108,-122,-78,-34,24,-69,90,-48,-76,-80,-123,-49,10,113,89,58,119,68,-26,109,-35,-90,88,-90,-66,-24,78,-122,-84,82,76,93,106,123,-52,2,-19,-125,38,36,105,31,3,-99,-27,74,54,-29,8,40,30,-111,21,-118,87,95,58,-29,-117,84,-83,114,-75,96,64,94,-23,-44,46,-77,-82,62,104,74,26,-91,7,63,81,14,-27,33,41,31,-9,64,-19,60,-79,21,-120,49,26,63,-8,105,-116,-58,65,87,-38,-27,109,-97,-50,63,83,-70,111,32,-70,104,22,-123,74,-61,98,60,58,-13,-80,-37,-62,76,-82,-26,76,109,25,81,78,-104,96,-29,-9,-6,-46,-120,54,-33,-30,-108,41,22,110,-54,78,52,14,-40,-70,59,-101,-38,61,-122,77,46,116,-3,-21,-124,-23,41,80,83,29,-71,-43,9,101,77,35,-119,2,93,-30,22,-62,97,-12,29,40,41,36,106,-87,21,93,-41,-112,60,-100,81,91,-89,-10,79,-69,-7,-113,111,-47,51,-23,14,16,-56,98,26,-50,121,127,-104,39,-38,44,-22,-73,-69,125,61,15,-78,-119,-47,-15,-44,-90,-72,29,61,92,109,-10,25,-16,-49,-31,-109,121,5,-2,-125,10,53,80,-13,46,38,1,73,116,66,75,-18,-50,99,-44,-126,-60,-126,-26,-57,-121,-35,105,57,77,112,44,56,83,66,-94,106,60,-119,-124,-25,57,104,106,122,-52,-51,-38,68,47,64,-50,25,-64,-72,-127,73,124,-51,-96,116,53,75,-18,97,97,-96,-12,-16,46,29,105,-118,11,53,-31,-127,-98,-126,2,-115,-116,12,-47,-70,-106,-41,73,-115,-55,-96,126,-124,-41,-48,-43,-6,18,-107,-106,-59,86,-5,85,89,-17,91,-71,103,-116,-122,-80,99,-26,-87,-14,-4,-110,52,-44,-124,-47,15,104,-52,-16,18,62,92,-92,-81,101,94,38,45,-77,-103,-124,74,67,70,-113,25,25,-53,-125,124,33,-84,-119,118,105,-70,-101,-108,-48,111,118,-91,-49,38,102,105,24,56,-95,-119,-45,-96,88,33,126,-101,74,-30,17,-35,24,-23,123,47,-41,-82,91,-3,60,15,-4,46,38,49,-8,-35,82,28,110,8,-58,-108,-124,60,125,-5,49,31,69,-73,94,-25,75,107,75,-1,53,-32,66,20,121,-75,-39,-13,-84,120,15,8,-33,-46,-30,-121,-119,-17,73,-102,-36,103,-20,11,-62,-80,-111,69,-84,-37,38,82,-87,8,69,-110,80,66,-41,122,102,125,-90,72,109,-120,-25,-56,-43,-44,-93,48,63,-59,-30,106,85,-83,-68,44,112,-75,-61,-127,-4,21,-124,-79,-111,-65,68,0,-111,62,-14,41,27,53,68,69,102,-55,122,99,-5,-74,74,2,96,71,107,49,88,19,55,10,84,-124,2,10,-47,-66,-1,-61,-70,3,-101,37,113,120,33,3,18,3,52,-86,38,91,-88,-48,-115,104,-20,49,-25,26,-108,-82,86,80,-125,-86,-73,-109,-72,-49,108,56,-8,-103,-10,-115,-99,97,-120,15,-94,-52,90,-1,-39,-1,-2,89,-103,-69,-82,-63,-32,59,101,-23,-83,-67,-112,-23,-12,-47,-105,-85,-117,-9,-80,-34,-38,108,-77,89,112,-63,28,-69,70,-99,47,59,82,16,-89,47,-78,-21,-101,23,115,-98,-89,23,83,-113,-26,6,-15,101,-72,95,15,-116,46,107,117,67,-98,45,21,-30,10,108,120,99,-30,-91,-96,100,53,-62,-126,54,103,96,-20,-57,14,-128,123,-104,-7,-62,-49,-94,105,108,-104,52,5,-91,114,62,102,-103,10,84,1,30,-102,-17,-112,91,-115,14,1,54,-110,4,99,-10,-35,78,84,78,-66,120,-110,-29,-92,105,-96,118,64,81,48,-127,-32,-9,51,69,-31,40,-84,111,4,-123,-43,54,55,100,-61,19,33,-65,-50,-27,42,120,-66,-126,-17,36,107,2,53,80,95,-94,17,64,50,-25,29,9,-67,-101,-24,82,97,-53,-58,-119,-40,-10,8,-99,60,-29,79,-79,-43,-127,-73,26,-60,-26,114,-82,-19,-111,49,3,-54,100,67,45,72,-84,-50,-17,123,54,-94,-86,80,-9,-87,-51,-57,-32,-92,123,40,-93,-44,-61,-24,-128,-85,-52,-56,-52,51,32,-23,-108,-32,8,-69,9,-2,84,-36,24,126,-80,-73,3,42,20,30,-46,-29,25,89,-30,48,115,37,57,-47,-95,-100,-77,-38,-8,26,-37,-23,-31,124,65,67,-87,35,19,-80,107,-71,120,106,21,-28,69,24,-110,103,-43,-68,94,95,-105,28,-16,-49,-6,88,121,-36,-83,28,-101,102,-28,40,-7,-108,28,97,11,-98,117,80,2,-92,-62,-43,-67,113,74,59,18,-72,-124,-126,-52,102,-128,-14,125,-116,-40,21,82,13,-2,59,-111,-110,-125,-44,-94,109,111,49,-71,40,-52,1,2,-73,-62,-40,-30,-93,-43,25,-103,-94,-110,126,-112,78,32,24,-95,-121,101,25,95,66,-63,5,72,-61,-83,-66,-88,-57,118,113,-110,92,-44,-3,15,24,-14,-114,14,33,-76,-75,80,76,-110,122,-56,101,12,66,-89,21,-76,42,86,-49,77,65,97,127,-20,43,0,-117,115,9,-83,-27,119,15,-122,4,21,-47,72,-113,-68,-98,-124,-89,125,-90,-83,35,-74,79,101,-65,127,60,-118,104,73,44,-41,-111,79,54,-70,-52,-97,10,18,-17,91,-46,-72,3,-35,-23,44,84,-11,-17,-11,-45,-38,67,75,-100,3,54,-16,-22,66,-98,-79,41,-110,-49,-76,-6,-33,-109,30,6,-18,84,63,50,-119,64,-127,-79,101,-91,59,-87,-51,0,-18,-23,-102,-99,120,-28,123,-86,59,-81,-22,-13,43,107,-13,-92,78,95,-10,26,-108,36,-57,-44,-118,-93,-62,-77,-33,-6,-50,-122,-103,-20,57,24,3,-25,-95,-91,-47,74,14,20,16,23,52,78,-15,-17,69,13,-98,126,84,115,74,-125,23,62,110,34,124,-38,111,6,106,-24,82,53,-102,-53,-36,7,60,1,19,80,-26,-111,58,83,-76,-19,112,121,41,-45,69,112,-95,98,-126,68,-37,-109,-55,-70,77,-97,35,-61,12,-58,54,-36,93,-48,4,10,104,102,37,70,4,10,-18,33,26,0,60,69,-49,26,66,-114,-22,-72,-96,124,16,-6,-92,-52,83,103,96,77,-99,4,80,10,-119,-108,-117,122,39,-13,-72,-7,77,-91,58,111,3,29,52,93,116,-123,-16,44,-60,107,60,-57,83,15,42,33,-93,-16,60,-97,53,86,5,-76,120,-42,-88,-35,18,12,110,-4,-62,84,2,-46,-14,-99,27,96,96,-69,15,102,79,-84,-24,-7,-64,-49,107,-51,17,108,-3,-41,-104,122,-123,-2,-58,-69,-36,-69,-33,81,-78,12,0,11,-63,125,97,58,-43,-63,-49,48,73,-78,-87,-88,-94,94,97,56,-31,-27,-113,125,-128,-25,-65,5,67,71,-26,7,40,-115,-55,-119,74,-34,-111,-42,-77,-15,-80,41,71,-121,-62,54,-95,-76,122,-115,101,-80,36,82,-55,-25,11,11,105,39,-98,-80,-77,-45,-58,93,-118,64,126,124,-46,1,26,113,37,107,108,-117,-127,123,-17,-120,-64,-35,-99,10,81,2,55,-110,-122,-120,-3,-24,-11,109,126,72,60,-18,92,-79,32,84,2,103,-7,-22,-7,-2,-108,-40,-55,45,47,14,-77,-60,50,43,-98,67,-52,51,101,107,105,45,-24,52,93,46,-61,-45,-36,-63,-33,-33,50,-81,-30,38,-124,73,-106,-90,54,-116,-86,-77,76,-63,-5,121,-22,-79,-73,-87,29,69,68,5,87,-85,-36,43,124,0,-62,104,72,-98,-63,-90,76,88,52,12,107,63,119,-54,102,-30,80,-63,-50,51,-5,79,110,-101,-11,32,80,-90,-22,-28,78,42,-76,89,-22,74,111,9,-78,28,-76,-17,20,-113,44,99,-82,31,-94,40,42,-75,-10,57,27,41,-29,42,-104,127,-70,-119,115,-77,54,114,-5,89,-63,9,-51,-68,-117,99,13,-23,103,-30,-117,76,78,112,-118,-16,-87,41,-23,72,67,-4,-69,30,-16,-18,-97,-111,-93,-68,-104,-112,55,-92,123,52,-14,-78,3,69,61,-35,-108,68,88,87,-114,-81,-126,26,-94,-111,80,10,47,43,98,28,-115,-122,103,-88,20,-58,79,33,103,-48,118,102,6,86,35,52,126,123,-62,62,-37,-126,-52,65,84,28,127,49,120,-67,-80,-8,96,-60,-25,100,-47,-14,103,-79,-29,-11,75,-77,-29,-56,1,-88,75,39,-36,-12,-71,-77,34,-98,-35,-103,-89,-41,-106,-86,-56,-36,-119,113,-17,-1,118,48,-59,101,-9,-51,-117,4,-71,31,23,6,80,3,40,-52,18,103,-127,50,75,-102,-56,0,47,-16,29,-15,-38,-32,-10,97,60,-4,-77,-105,-38,115,32,-14,5,-57,34,-22,-125,107,-32,99,115,64,-114,-90,118,-101,-25,125,33,-98,105,-88,85,-121,-66,-62,-46,-108,49,-19,-15,86,-83,49,50,42,-25,-128,-3,-89,-107,99,-116,-101,-45,-44,5,-53,57,-96,107,-77,-119,127,-76,99,-94,45,59,-6,-1,6,108,-71,-46,-35,-3,-26,4,104,-106,23,-51,52,104,-67,-74,-38,-125,-107,-9,-24,-93,75,-123,80,-68,28,-98,-119,-69,15,91,105,-17,46,-110,4,76,39,106,18,23,-55,69,-77,7,105,-16,-19,53,38,-95,100,46,73,23,44,86,19,64,87,-28,76,-1,81,-59,-123,-39,70,127,-120,81,89,110,-27,-54,-92,36,70,-45,-3,-12,-72,88,-109,96,123,-80,26,101,87,-113,-100,-45,0,29,122,111,-86,-67,-104,-87,-6,-109,-49,94,110,-85,113,93,-49,-110,-48,67,-85,34,-60,50,89,-34,-1,-46,12,3,-74,-25,0,-23,-48,-100,-98,54,-126,101,95,68,127,-118,-22,9,-106,84,95,-124,-31,-90,-39,18,23,10,7,45,35,52,6,-102,37,40,-31,-9,-33,69,-95,119,-36,6,-124,-3,-100,75,-91,126,106,77,126,112,-72,-60,53,-127,90,-112,45,115,69,32,61,69,-82,56,80,-40,-115,50,-124,34,-13,109,35,-21,-19,-82,90,65,-93,10,-121,106,39,114,-81,10,-43,-58,91,-26,-88,125,-36,93,-19,70,40,121,-26,-124,-28,-28,-70,18,-94,-120,109,10,100,-19,96,-78,-26,62,127,60,91,-6,-52,-64,-52,34,-47,47,-85,-49,-2,-44,91,56,-100,90,-62,124,-113,-67,-127,-15,-67,-39,10,53,87,38,41,3,-58,83,14,36,109,13,57,32,-37,-97,-18,-4,3,5,-33,-31,-7,46,73,-1,-120,-117,33,-82,91,76,84,-35,-128,100,41,117,-102,126,71,-50,18,41,16,-109,117,-86,102,-36,56,-66,-77,-92,-67,-70,-66,75,49,98,53,-36,50,103,62,61,-15,61,11,-19,-51,126,79,14,76,32,-120,35,-21,106,93,66,-74,4,13,19,-18,68,-90,-91,55,93,27,68,70,-64,-97,13,-32,-112,65,-116,91,3,37,13,-77,21,-17,83,53,-56,69,-86,55,-107,-116,106,-49,2,-5,-59,63,124,16,30,-81,-27,-61,-60,65,92,103,72,39,-88,113,112,-31,-52,55,-46,53,-58,-50,50,51,57,-71,-112,-99,42,76,-33,58,2,115,-111,15,27,-49,114,74,-63,5,123,-108,-73,-56,8,-26,-122,-35,88,40,18,51,52,20,65,-35,-24,-41,-7,67,65,-47,20,8,-118,51,107,36,17,96,-108,-69,-40,-72,-61,-67,-17,-109,61,-26,59,-83,-31,10,-25,-62,-47,-113,65,46,25,13,86,-61,-14,113,-52,64,-100,0,110,34,-64,-35,-88,121,-84,81,46,33,-19,22,-23,106,49,40,4,-76,-89,53,110,86,-50,-71,-67,28,14,49,-123,-66,-18,66,-100,-83,111,101,54,18,-70,63,9,-48,-70,-115,-22,21,-71,-14,-74,65,-71,-2,-77,53,-62,-35,-127,-100,33,24,-5,-87,65,82,52,0,87,-37,20,104,-62,-52,31,11,29,-45,-58,-54,107,126,-119,-113,-47,-9,-72,-77,43,102,-116,-4,-79,-120,-90,79,-117,39,1,53,-91,127,123,41,-70,-104,38,31,-53,-85,-18,-127,45,18,13,-59,-5,-75,-110,1,24,-60,28,-110,58,-9,0,43,-104,92,-125,106,-91,-16,-75,-1,113,-115,-83,-95,66,-25,63,-120,-96,-26,101,51,83,27,47,-75,60,83,63,-58,-26,42,-88,-22,111,116,-72,-5,-65,-44,-78,-70,12,-109,95,-71,-27,125,9,-6,-72,104,-39,70,98,-38,48,117,67,-66,-117,-125,-89,49,-72,-71,127,-67,8,8,36,-76,-71,-105,-127,70,-100,-78,115,-84,32,38,78,26,85,43,62,-79,56,-78,113,-2,-12,-37,4,49,-17,123,-87,51,36,-90,-62,-27,11,47,73,-1,-37,18,75,18,19,-109,30,44,-96,91,-21,-115,-88,85,108,-17,-18,52,111,32,-88,108,66,-9,113,13,-117,-44,-49,15,-37,27,28,-57,-15,125,106,43,60,98,-21,-119,36,42,52,6,65,52,23,-39,60,-46,-61,100,50,116,111,8,-128,87,29,-27,-42,93,122,125,50,-82,45,95,-86,6,-10,21,-23,87,21,61,-14,-102,27,-64,43,8,3,-118,-97,-82,-66,-119,-82,56,-13,90,-109,-36,-116,-21,-42,64,-38,-55,-77,-14,-97,93,126,-10,77,39,-78,64,-39,46,-17,27,114,114,-88,80,-86,-88,-20,-121,-7,97,-20,100,82,-3,81,-108,-10,-40,53,-54,59,-103,31,-58,96,85,87,-76,118,-60,24,-41,78,84,38,-56,121,39,-101,55,6,103,40,-39,117,44,-26,-67,14,-33,-71,36,-38,-88,73,-5,28,-41,-21,-31,33,-53,82,93,54,-28,-63,31,-17,94,-48,-128,115,-62,-89,36,-28,-4,-48,75,-104,25,113,-76,-52,103,24,-96,-24,-44,107,-17,124,-95,-75,122,-64,122,51,74,121,106,-45,41,-77,-91,97,-17,87,111,106,-25,-38,-109,-87,-91,42,-71,-97,-111,-69,18,77,66,46,96,10,24,-89,16,-25,10,-1,-114,26,123,68,46,75,-115,44,-125,-121,-60,112,48,-110,-50,-10,-55,-10,75,4,-79,53,-84,99,98,-36,56,52,-66,67,-126,-77,29,-31,-88,-35,26,62,79,-79,-10,-114,-52,110,-21,-22,124,47,-114,-18,-101,-105,-44,-50,-114,-12,-104,-77,-38,-128,60,-81,-110,30,101,13,107,-57,-69,-40,14,-97,-50,-54,92,-60,59,127,-128,-95,95,-8,0,-119,83,24,-96,-106,-84,96,-29,14,-80,82,-120,-28,-116,-55,-78,-31,95,112,-82,68,92,-121,74,75,-62,24,-5,97,6,42,-123,-99,82,-82,-70,56,16,118,-84,66,111,80,-82,-15,-104,69,-12,-76,-23,-69,-55,-46,-48,22,79,16,-51,34,-115,64,23,-106,-77,71,-8,107,46,-22,34,-14,60,-80,117,-8,89,-108,123,25,-58,15,-25,64,-114,-19,69,50,95,-7,-95,120,98,106,-41,-31,-120,-127,88,71,53,41,-50,-68,-80,40,55,96,26,-8,-6,54,96,106,98,-60,-71,90,60,-17,48,24,17,-36,10,95,74,126,-123,51,79,118,115,69,-106,-78,65,121,77,96,78,-70,-49,91,27,-91,-51,62,53,-68,5,-96,-108,12,-45,79,-19,-80,-61,-30,-40,127,-117,77,83,22,116,19,-70,70,-95,95,-77,-120,59,24,-41,79,-100,95,-112,-22,89,-99,77,94,60,84,-5,112,55,-33,-92,63,88,-89,-88,-23,123,-20,-6,115,22,29,125,-46,65,-118,77,-50,94,-31,24,111,-107,63,19,-71,22,-69,-102,-26,-26,22,85,111,126,-55,46,90,-13,34,77,-5,61,43,-29,-60,13,114,107,19,-64,-107,108,-101,-63,103,51,32,-26,79,-115,-91,22,-120,-58,33,-83,-114,95,-48,-126,84,-112,-38,-38,54,-52,-113,46,111,-38,-111,-69,55,26,-43,-88,-81,94,-96,120,102,54,80,-68,-10,11,53,-68,102,32,-50,-60,50,20,124,-27,-57,15,87,-92,57,-50,51,49,-70,-124,32,-76,-51,-3,-38,22,-9,-18,102,-78,49,27,-96,-47,-9,89,-81,-39,37,-82,-70,-88,-104,46,95,31,-17,10,-62,-66,68,26,118,-104,-50,-50,-17,-108,24,-120,-88,22,-31,59,-7,-5,-15,75,101,-102,-17,106,57,12,93,-99,-105,24,51,-14,-7,107,-111,46,98,75,-8,-101,121,42,5,4,89,-110,-42,21,-14,-110,-46,49,-67,-64,-20,-85,72,41,-89,95,79,89,-97,43,48,14,121,109,-53,-50,35,-35,-103,12,-97,-111,-17,2,-89,28,-126,-36,-96,-98,71,-98,-9,74,-59,112,81,-89,-123,31,115,28,110,-20,-109,101,-107,-98,122,-101,15,47,27,-63,-19,85,-113,99,-67,109,-45,55,5,18,-97,31,117,-3,104,-8,11,24,-63,34,-86,42,-65,55,16,103,51,-82,-121,73,-61,104,76,-115,-92,30,86,-30,-110,-51,-115,-43,-108,-13,114,-89,-104,-51,-26,-112,-83,-29,79,8,112,-30,-47,94,71,-21,89,-38,7,-57,-70,105,62,-116,76,-12,95,-94,114,9,55,7,-46,-95,-105,96,61,24,88,25,-126,42,31,69,20,-93,-86,126,-79,97,39,87,-74,-104,-71,66,-83,87,-81,108,75,8,1,-121,120,-10,-1,-29,-47,-20,38,-73,67,7,52,-89,100,-57,92,9,-38,-58,-71,-112,-57,108,-121,-17,-127,-59,40,0,-69,-45,-98,115,-67,49,55,-76,-97,57,-94,-67,-60,97,-25,-13,-77,91,-54,118,36,-122,14,63,29,-66,-41,-87,2,9,-83,14,-42,34,25,-36,54,19,93,95,69,77,115,115,-67,-20,90,110,70,-83,-68,65,28,122,-51,102,-112,123,-55,-6,-88,42,76,-8,-96,127,117,-121,-97,36,62,120,90,-58,-89,79,56,-114,-1,62,69,-44,-96,-49,-18,102,6,-43,-9,-26,34,-127,83,-97,-74,-48,0,118,52,-66,42,-74,126,-89,-107,-37,-72,-114,64,-109,51,-2,34,-104,47,-122,-20,65,-48,24,81,2,-29,122,44,-11,61,27,11,114,75,21,18,22,39,114,-46,-109,124,-41,59,-99,-28,55,53,24,77,-63,51,118,122,101,-48,11,71,91,18,37,-41,-86,65,-69,-48,15,-101,-2,-43,122,20,-102,-58,-97,-88,25,3,47,22,-91,51,37,-14,70,118,-2,-47,25,49,111,45,83,15,-70,-96,8,23,112,-8,-79,-89,49,68,-35,118,101,-1,39,11,-51,98,-5,-67,-64,52,-41,-128,-128,30,-128,74,113,-85,-25,30,-22,2,127,-20,13,-85,-92,-32,-4,-21,31,-105,3,-47,22,35,5,29,-82,126,62,83,-28,-4,-94,93,-93,-120,44,16,19,-67,-70,5,-31,-100,85,80,30,123,-89,-9,52,2,87,79,105,45,82,-93,-46,99,-110,87,-13,-4,-52,19,7,17,54,-92,-118,-127,-24,71,-79,55,-102,0,30,-71,-42,-6,-112,-78,-55,85,29,-32,-103,-54,72,27,-76,-95,30,-7,-6,67,112,76,-79,84,-56,7,-84,85,33,-86,-39,-77,-27,103,100,99,-43,105,68,12,85,44,-92,76,-109,31,20,27,-28,-39,78,30,94,46,-28,-79,76,-103,-26,25,52,-21,-79,9,26,-26,-84,-17,-102,15,-120,70,-100,89,55,-3,-125,-80,-65,-27,89,-41,74,-8,-63,77,99,-9,-9,89,87,74,-101,-44,-16,112,100,102,9,-47,-40,-41,15,-53,-88,59,-44,93,-8,-51,26,76,-54,21,102,94,23,-81,9,110,-125,-76,59,-45,22,-78,72,19,98,127,21,-113,12,62,-80,-27,-21,58,-38,7,-112,-109,-111,-123,32,73,-29,-65,8,23,20,-58,106,-101,-30,20,-93,-36,-38,48,31,57,-26,-76,-93,93,-33,-99,12,25,-68,64,-90,120,-86,82,-102,103,-11,56,-96,104,3,101,83,-82,8,36,-38,-72,98,-94,112,-112,-83,-60,-123,125,86,96,64,17,89,113,34,2,68,51,-85,109,-92,102,50,64,-57,-64,114,66,-37,-120,-32,-102,96,-38,-90,-114,-81,46,-15,108,72,19,118,-98,64,33,-58,-93,-13,70,-93,41,67,93,-61,99,-53,88,-79,-64,-85,48,-67,56,-54,-46,58,2,-14,58,-127,-72,73,34,-12,-50,-50,31,48,-75,33,-89,-7,-93,-76,-95,-96,-52,85,122,35,-14,73,-30,-107,-112,127,-22,74,85,-127,44,13,-78,-85,-63,-86,-121,-58,126,-117,71,113,59,-95,117,41,48,-73,2,-89,34,18,-3,90,112,15,-26,-5,69,46,-24,99,-6,35,38,-33,-55,52,104,53,77,-114,-37,43,-36,-70,114,36,88,-43,-81,53,-99,75,108,-70,92,99,-6,102,-80,-128,-112,119,-107,-22,36,27,123,105,-80,76,-103,83,127,20,-7,14,-52,76,-23,-128,123,63,-65,-111,-53,25,100,-6,40,40,34,-42,-25,-44,-40,8,-36,-46,84,41,-123,106,117,-89,69,-53,-33,-58,-41,90,-114,-68,26,-80,-124,8,-77,92,-49,103,-48,-27,-77,-50,-96,-113,-6,55,-5,-60,106,112,-6,-111,-89,-127,-38,-33,99,83,-88,113,-2,-23,-73,-7,-88,-49,76,69,-42,35,46,58,-96,67,29,84,117,52,-97,93,-113,64,123,-90,-104,109,-41,-26,-50,-48,85,-52,41,104,-20,38,45,25,-105,37,85,15,-92,79,-23,81,-125,-40,-49,18,1,-124,-34,-125,59,-97,65,68,93,64,38,-5,-31,-59,-74,43,-104,-62,-100,95,14,-85,-60,-56,-37,37,116,27,41,106,63,124,64,75,109,72,47,44,-128,-119,60,28,105,58,20,-104,-35,-98,63,118,-61,-11,-28,32,-97,92,57,114,99,47,-80,92,39,-115,-55,-35,-57,-79,4,-113,28,43,124,-31,-119,-83,56,101,-114,-53,116,-102,-126,-73,-124,-97,46,83,-17,49,-17,-13,96,23,3,-60,-93,-73,23,4,-35,-119,-71,5,-118,30,-51,71,112,121,-95,97,23,-37,47,55,102,-6,17,107,-16,-70,124,-81,28,-5,71,77,-70,43,20,71,44,-72,-125,88,123,32,40,-27,98,62,-6,35,47,49,-74,20,-56,-112,82,-50,22,113,82,-11,102,-67,114,-6,-41,123,41,-73,-102,-65,-97,-39,-41,70,-25,-21,96,58,74,119,-125,-112,-101,-57,87,116,-29,-25,-79,24,8,-83,17,76,-28,40,25,80,-59,-77,61,-50,41,69,-21,38,-56,61,26,114,32,49,50,-47,5,-53,29,-43,41,-5,-80,38,-112,49,49,-26,-34,-54,-95,50,103,16,95,28,-31,-126,-31,-2,-48,74,122,-83,-73,-22,-122,89,52,-12,13,18,117,-80,52,-36,88,-57,-37,32,-107,33,-55,15,78,80,23,-30,-44,126,125,124,12,125,73,-3,-8,37,-15,8,29,70,73,92,19,63,-5,24,-123,60,53,-14,-27,-92,20,-12,-38,49,-43,9,-118,111,39,110,50,-16,98,-85,21,23,30,-9,93,-96,77,52,-107,-58,-19,-72,69,21,-127,-43,-43,19,-39,121,-103,-125,58,-105,2,90,92,-49,-74,-95,-52,119,81,38,-13,-63,11,112,-2,125,-34,-82,81,13,65,-43,-88,-74,5,17,-112,-41,26,60,-71,58,-93,-92,-75,-65,-24,-49,119,55,-118,-4,125,34,7,97,20,60,-3,105,-44,-111,-96,-73,53,-79,-83,-53,59,33,-20,-3,-89,117,59,98,-104,-43,-48,19,100,60,-125,76,58,-125,94,78,-40,23,-49,46,85,45,-108,-126,-108,-19,-101,-27,-68,-111,-16,-62,-4,123,18,98,-82,110,-81,-41,-120,76,-41,-76,123,21,-55,58,-24,-86,-125,-94,-37,-127,-77,31,108,-2,30,-24,123,116,10,-16,104,-111,-68,80,-113,62,-64,64,-78,-81,127,101,125,-15,-54,87,-48,-108,86,-119,-55,52,122,-118,47,-121,59,-84,-45,54,-97,-72,94,-38,114,-105,8,-53,-61,69,-113,-27,-30,75,-37,13,-51,24,-49,-122,12,97,111,29,68,-111,-35,21,50,-9,-105,-94,90,43,52,-80,0,-100,61,100,-68,-89,103,-52,-105,29,-128,109,-32,52,-88,77,59,6,38,69,-31,-110,-85,102,112,93,-64,-79,-51,-117,70,11,-51,100,102,-120,-48,79,123,-86,-32,5,5,-108,116,111,-34,-47,-90,79,-17,40,-59,-85,95,-69,-9,42,12,-77,54,-75,-3,68,-128,-88,-32,118,-126,19,20,56,118,-84,-30,-87,87,99,-19,-125,-62,-31,123,-19,-56,-83,21,87,1,-38,-96,73,-30,20,22,95,35,45,87,-61,48,10,80,125,122,24,33,27,37,85,-30,-54,-99,-7,-75,68,-63,-28,-22,14,-84,82,-89,-17,-82,-63,123,-76,77,107,89,-46,49,-69,-88,96,48,5,73,122,33,-16,67,-67,-92,-33,87,-68,113,-23,-45,93,69,-128,-8,-39,87,-91,-104,-76,13,71,-17,-20,-128,111,80,-43,55,34,110,85,-128,-111,48,-109,102,-52,-93,-26,-25,-88,90,81,123,88,-119,-54,63,-96,3,-13,-40,-48,-41,-79,-10,86,69,-62,65,105,-116,49,-107,-98,-38,23,-76,120,86,-74,-69,119,19,-58,-13,100,23,-121,-4,-85,-85,-41,93,117,-52,-75,89,119,55,-13,31,98,-51,110,18,-17,4,73,90,106,99,86,74,-80,45,-18,102,74,-83,-119,124,75,-72,-18,-27,93,-9,-77,-65,-33,86,-76,-94,-11,29,63,-69,-106,-115,107,81,9,-117,44,77,-4,-36,-109,-78,-40,-94,-79,15,-59,40,42,117,44,-44,-51,71,124,-65,73,-46,59,-61,59,45,-56,-95,-96,16,10,-28,-94,120,67,-92,86,-86,-43,-7,-95,112,-37,74,55,-21,-75,-112,97,-20,73,52,-53,-59,-120,71,-40,58,91,85,77,49,-15,-82,-86,-39,-67,-122,-91,-118,-30,-36,-7,50,-89,93,30,17,-99,-104,107,-76,8,-37,-14,101,-15,83,92,101,-82,-46,-91,45,-74,-122,-70,-93,-41,-50,-38,120,-17,-106,-118,98,80,-49,-70,-52,13,-29,39,-119,55,62,-43,-82,-40,-89,-59,112,-120,40,8,9,-81,-62,-6,84,-63,80,-2,-82,-17,-47,100,-64,100,5,13,-128,-81,-122,100,87,29,-100,-49,6,53,-103,52,86,4,-41,17,-126,63,16,79,-89,92,-123,120,34,-102,77,90,-65,-62,101,-36,63,-19,-125,113,-18,-120,-85,-50,55,-34,-69,101,-108,-46,106,-31,12,37,21,-53,-64,122,121,-73,109,-74,-74,-110,-122,54,6,31,114,-20,-63,-25,111,69,119,80,-24,-25,87,-11,-113,-76,-103,111,10,2,94,-22,124,-117,90,52,-85,92,15,-76,-24,-74,102,-57,-47,86,-77,67,-110,95,64,-118,-84,-113,-1,-123,5,5,-108,-28,-33,47,20,-126,58,-45,34,-128,57,-44,-23,-124,123,-13,-125,-87,-75,-60,-124,125,-127,-105,-77,63,-103,122,-3,-106,-99,51,4,65,-115,105,-115,98,-36,32,110,-24,-33,84,76,10,29,22,-85,45,-126,-108,30,-56,-121,47,-121,-114,82,-34,-21,-107,-46,60,-78,29,2,-87,109,-68,-25,-84,80,106,-62,-64,-73,-72,42,29,-46,10,-43,76,-12,-121,-5,39,86,73,74,-32,-115,-99,112,-10,-68,-38,-18,103,22,-122,-119,-52,-76,-124,13,127,47,1,-29,26,-108,-17,-86,52,-28,-81,-35,-1,-99,68,94,12,97,-24,-98,70,63,-96,-58,-37,105,-48,-62,107,-113,12,121,42,105,-7,112,86,-18,116,117,82,123,-54,2,-110,76,-118,54,57,82,68,92,22,76,-109,96,-71,-88,56,81,108,-8,76,-98,-104,-80,-116,77,-44,16,1,-103,-127,32,-25,-109,-127,-6,83,123,33,56,38,8,4,89,40,-116,77,-109,28,12,-88,89,-65,-27,-87,22,-37,62,23,68,15,30,-43,-49,-42,-32,-74,-11,104,-24,-78,-20,50,-9,96,-73,90,116,-68,-43,47,2,-84,-115,2,-39,3,-17,-21,-114,-104,38,114,-68,23,-97,-96,-25,68,-39,93,80,-117,-27,-96,-21,23,-50,-109,44,75,38,-8,-16,-99,-110,-29,34,-128,117,-4,53,-77,-110,-35,77,100,-117,-4,-101,-40,108,-86,65,-44,15,-63,-83,80,-50,34,-61,113,18,-29,-31,25,-128,-4,-105,89,120,3,-107,-29,31,-38,26,102,-7,-6,-34,-44,-2,25,-23,-30,108,25,124,100,-48,-46,-60,-71,62,-118,-89,58,-73,96,-128,73,-87,-99,63,-24,124,-86,38,34,-51,27,-71,53,117,99,-7,121,-9,-35,-108,-64,-105,99,-42,-6,72,-22,-19,36,107,-109,90,-27,32,-112,76,106,-81,-63,-57,-29,-11,-24,-118,77,-80,111,-52,48,-37,123,67,-124,-64,-101,34,100,-62,-37,113,-68,122,43,112,-86,-110,64,-33,-17,29,38,-90,107,40,-58,91,23,64,58,-101,94,-22,78,-36,48,-8,-49,28,15,-90,36,103,45,127,-89,-84,-56,-27,103,45,-112,121,104,-13,118,24,-84,-66,122,121,12,-78,-2,22,-59,92,7,116,92,-115,62,-3,-126,-24,113,122,-71,0,-68,-105,59,-62,18,110,-24,13,48,50,8,19,64,-127,74,-46,-86,-99,14,-115,-18,-124,-42,51,-27,-26,-119,-99,97,82,-47,47,117,78,-59,-109,-13,-61,-49,12,-86,-91,47,-64,-71,-79,67,-33,56,6,-33,-29,-76,-16,95,94,-76,-72,45,27,-117,-99,27,-37,47,-58,69,-90,100,107,23,-44,-76,-50,-9,113,20,44,121,-125,100,43,81,45,-66,104,-65,-31,-54,-81,-13,20,-54,-23,-35,37,44,78,61,-102,-106,46,-79,-52,-59,57,-18,28,81,-110,-94,44,83,-43,-51,19,-78,7,80,99,59,-61,100,21,96,100,-55,-108,-90,-41,94,-37,53,14,48,116,-4,111,-9,-32,88,-61,-15,79,36,-55,67,-35,38,13,-82,-61,-61,-70,14,34,30,-99,4,-29,41,-94,14,-58,45,90,-24,-63,54,3,110,113,-18,36,-5,39,82,121,-101,-81,107,-57,-4,-51,114,-77,105,-82,-15,83,-53,44,14,51,-58,-44,106,-79,-21,-106,-47,114,-91,-76,-55,81,-128,94,118,90,2,116,-69,103,14,-62,-35,-32,127,117,77,87,-115,-16,-3,-104,-67,-39,-91,61,-5,-34,-62,102,-123,89,-38,111,-2,92,-29,-2,-66,124,107,98,-74,-93,-58,-65,-103,-38,-23,88,82,99,76,67,56,-62,-121,-17,-80,-77,-4,-45,77,-85,-75,116,7,0,76,71,-104,-70,98,-66,26,44,27,63,-44,-97,-13,37,-7,8,-125,11,100,47,77,112,73,67,68,-96,23,-35,48,-56,-11,29,-78,116,-72,123,39,-21,10,-21,47,18,40,-7,-8,1,-50,18,35,-103,-99,-49,7,-10,84,34,-11,-62,-105,38,-55,-101,-46,-103,-3,44,-90,-78,-71,-103,70,-60,-93,59,48,3,60,11,-112,-44,88,102,52,-77,-90,46,101,47,32,-19,-78,8,-36,-66,60,-71,39,-100,103,127,-95,109,11,87,-71,-106,-118,72,73,119,37,-41,68,-41,38,-84,110,-63,77,112,72,-90,63,125,76,46,95,101,95,8,18,77,2,2,114,99,-88,65,13,48,11,28,99,32,101,-94,84,19,-48,4,5,-26,105,-14,-36,68,-20,-43,8,28,-98,97,-89,-47,102,-67,-41,49,20,50,-118,-121,-74,82,-68,81,102,7,99,-89,85,2,71,9,-104,124,81,-110,17,73,-32,81,-15,7,119,116,-26,-12,39,-43,96,-68,3,-88,-93,-56,-36,66,77,102,-80,1,-44,-81,63,83,-80,29,56,-124,-60,80,96,126,-74,53,-16,-117,6,52,-57,45,20,2,-33,34,27,-16,21,127,76,-105,56,68,6,-26,-21,35,-108,46,10,-58,80,-100,-77,63,-10,111,71,-22,-3,95,104,-90,-38,-11,-104,-31,111,-113,26,-4,-2,-30,-2,58,100,-112,49,-76,101,-40,-106,-45,-126,39,-24,5,-97,-90,-84,-113,-77,-18,41,63,-25,42,16,-85,90,-4,-80,-2,-117,21,-75,-35,28,-118,-20,45,83,88,122,30,-78,-127,54,-13,96,34,9,103,-88,92,120,-59,-87,48,86,116,-36,-38,-65,103,104,-70,-1,90,66,-35,71,-54,-7,-107,-3,-78,-49,-105,-87,82,22,29,-3,-13,23,108,87,-65,-39,78,37,-13,-19,59,6,83,118,85,3,58,5,-113,-23,-47,58,83,25,-85,-80,87,86,84,-75,-111,106,-89,-17,71,32,-81,106,-30,-125,-50,95,-74,-14,-86,-78,102,53,-66,89,95,-35,39,-83,32,-86,-56,103,71,110,-79,-97,-107,-24,29,-19,84,103,87,48,-13,-14,-40,17,-64,-74,21,74,-29,2,53,-84,4,-113,50,66,92,26,5,34,9,-126,109,67,19,116,85,-87,-53,12,-99,87,63,100,-80,-62,85,-99,60,-6,-80,-59,17,-56,-111,-7,-114,21,-13,-110,-115,112,70,-70,-40,-47,64,87,74,59,52,-96,-79,-61,12,32,-119,57,80,27,89,16,-95,-78,23,90,-14,-42,-117,-49,40,-2,-122,-94,-47,101,-47,43,-94,22,96,7,-7,30,78,-110,-19,-66,-86,4,-83,118,-105,83,46,-104,75,88,20,-82,-106,-80,-71,52,121,117,-39,77,3,105,-112,49,54,15,33,61,-48,6,-76,2,-101,-54,8,-50,-36,-105,-55,126,2,76,10,95,44,-85,-53,3,-75,-42,-102,6,-70,-9,88,91,33,84,-18,-28,21,33,-65,-97,-87,73,103,-96,-67,93,39,-58,-49,92,-48,-75,54,61,123,-29,-68,16,-84,-90,14,-84,-100,-37,82,57,-61,84,63,101,9,-97,-124,-31,102,98,-57,-77,26,-110,-16,102,119,80,-38,-54,-35,-45,-115,-114,123,-35,-99,111,-52,10,-99,-112,-16,99,30,-50,109,-66,70,48,-62,-45,37,-25,125,22,19,54,61,116,-52,108,70,120,9,-56,71,-8,-64,-5,-99,-7,65,-60,23,13,79,-63,-79,96,22,89,61,-41,-51,51,88,-61,-12,45,15,-71,-9,51,29,-105,-82,33,13,-29,-73,43,123,33,-86,-90,41,106,10,-124,52,11,114,82,-60,30,-47,-118,-6,117,-33,-5,1,-57,0,-60,27,-17,21,46,-83,-121,98,-59,92,4,-21,-109,-88,75,-40,80,97,-32,9,127,-2,-15,109,17,-55,-53,-94,65,79,64,-29,-24,-123,-121,-109,-99,-43,10,-111,-79,-124,68,-55,-83,-85,103,112,-122,-101,29,0,97,-61,-67,95,10,-86,53,-42,-119,12,-42,-24,20,3,123,87,74,-12,-102,105,-6,85,10,116,24,40,96,-5,-7,19,43,-104,121,32,7,-6,16,91,-70,80,39,62,44,29,-114,68,51,50,-51,17,-120,27,-52,-43,109,49,0,-13,74,26,83,-44,-108,96,99,5,-33,-69,-35,-80,47,-13,-117,-65,-78,110,61,-75,107,88,-100,-55,-64,-73,-29,65,26,-86,77,-54,127,-56,-77,61,65,10,-18,-57,28,2,-63,125,-116,88,12,-112,106,78,-36,4,-98,63,-57,83,-32,40,-19,-72,36,-59,3,10,-114,26,-1,-87,32,-36,13,8,-112,124,-50,-1,-28,-47,63,10,-28,69,-42,-101,15,-89,19,59,-76,115,14,68,-83,68,-2,-19,19,-93,31,61,29,116,121,-80,-84,115,69,75,-22,68,-51,-27,-106,105,-109,-48,-65,54,123,100,-13,-110,-79,103,-28,10,124,91,114,95,13,39,-34,-101,-128,-121,-18,-35,-102,101,-127,74,-107,-100,-19,-84,-56,-33,109,-48,29,-65,-86,-26,-111,-119,113,-35,-95,-24,125,-85,-105,9,-76,2,11,90,22,48,44,-2,76,-11,72,91,-93,79,-28,92,-39,-23,50,-34,91,56,-101,-86,3,-113,53,46,52,-108,25,57,117,-108,-59,105,-127,-108,65,-92,15,-71,-23,114,108,120,-36,77,-23,54,-100,-65,112,118,69,-118,-78,-43,-56,94,-47,30,-49,-111,-17,-109,-105,-41,-25,-80,-38,111,40,11,112,-95,-68,-13,-103,-46,-91,108,32,52,-76,-30,39,-52,-57,-15,-63,-48,-23,-57,27,29,117,-74,-112,20,109,24,4,25,-64,125,-1,-63,-29,-25,-89,83,-3,28,-63,30,47,1,-1,-29,22,24,43,-18,69,19,90,-37,27,-51,69,98,-13,-96,72,61,44,-103,72,74,92,83,98,94,92,79,-26,115,60,-73,-73,-98,34,-90,58,51,-77,-51,67,-124,-50,28,-54,-43,-111,35,-97,-50,22,83,98,29,13,-44,56,65,66,-31,-111,79,124,-28,-72,118,-88,116,-125,-66,-120,78,-79,-42,90,-115,-123,-19,-98,-86,68,40,-91,125,65,91,-111,114,90,5,-68,-52,97,59,64,102,107,1,25,-64,64,-21,29,115,15,-8,74,10,-104,-99,35,-94,20,43,-22,-44,23,-106,104,54,72,49,-12,40,33,-12,-108,-85,-48,-123,-111,-105,-107,-116,54,-25,-17,46,26,32,-31,42,-21,30,20,94,-33,35,-30,33,15,28,40,98,83,-102,-88,11,-8,95,-73,-109,81,77,-44,115,-36,86,43,-16,-98,-72,-33,6,-18,-27,-116,-113,14,-91,-17,28,-64,-1,-58,119,-16,109,-8,-17,108,-58,43,-54,-80,-75,117,-58,-72,-51,4,-33,20,123,-97,-15,41,93,24,-86,-87,-123,-40,2,-111,57,60,11,-45,83,-43,-62,-125,-97,-51,-12,94,-74,-37,-123,-31,2,18,8,37,-1,-105,40,43,40,-63,77,-53,86,-95,-96,120,107,-67,18,38,-70,111,14,-109,98,-72,60,7,-121,-10,-128,36,101,20,126,-72,-29,-11,95,27,-74,-51,-115,18,-101,16,-59,-43,68,38,106,-110,38,-122,-46,-61,77,-110,-23,62,-33,32,-96,38,53,84,-80,34,-115,91,-19,106,35,7,18,-51,88,109,-114,-121,51,-76,-43,-87,-46,15,-55,83,74,-38,-3,43,82,-5,85,-100,-55,127,117,-75,90,92,106,-41,-39,-120,-41,35,5,83,126,62,-105,-33,117,-81,69,110,43,-122,43,100,45,-46,-104,-2,21,75,27,90,-82,80,110,24,-40,113,64,-79,110,97,-121,-14,-128,-60,-30,-91,7,-89,36,85,57,-17,15,11,91,-98,64,38,-96,67,-71,0,44,-8,119,123,38,-122,45,7,-6,-92,-111,-67,27,-95,-126,86,40,46,30,90,-123,105,127,81,-70,4,-123,86,21,-125,-12,-25,-119,42,22,46,78,50,-123,-112,-83,-19,86,-33,-109,104,-28,111,69,-48,61,53,-80,-102,56,105,88,74,6,-49,123,88,60,9,122,-32,94,-60,-80,73,-27,-9,113,34,-66,-93,-117,-35,51,36,45,-95,88,95,4,-22,98,-38,102,119,-40,-115,82,-80,88,77,-97,-49,99,10,-71,-3,-82,-124,-27,25,74,-9,21,-33,77,-43,44,-15,112,100,85,-124,90,-10,83,59,64,-108,-89,-1,77,-14,-74,84,-128,-11,41,74,80,95,-69,3,-86,-111,-26,-34,-54,-37,81,112,-40,-44,32,-83,-55,-62,52,-33,127,106,-69,17,-70,48,-34,0,-92,44,-110,22,113,-51,30,73,30,86,89,-90,-95,69,30,125,54,4,6,3,-80,-76,16,53,-67,-27,-42,-105,-98,-32,-66,-93,126,107,45,-110,19,125,54,121,102,52,-121,119,103,49,-32,90,-115,60,54,-77,-94,59,-119,42,-42,-6,106,-5,-90,-6,-74,-32,-81,113,-103,-69,-126,119,-90,7,24,52,115,-52,-96,59,74,-113,32,69,5,127,-38,-91,126,-126,74,-90,94,50,-39,-117,-22,-102,-106,-98,109,52,122,12,-111,123,-100,-87,35,-54,14,-89,126,-119,88,-107,62,-88,56,95,9,-95,-106,-25,69,84,-67,35,-42,-76,-61,-99,-88,-82,-24,-20,-26,75,109,74,27,-100,-55,-77,72,-6,52,76,96,-100,67,53,5,111,48,-16,38,89,3,-1,-115,59,-19,-16,-34,-61,-94,-115,-16,90,-110,116,65,-121,-117,104,109,-107,-26,-72,123,108,-49,55,36,-100,91,59,-93,-7,40,77,-91,84,80,102,-108,-113,-104,-22,-64,-90,-57,-37,-63,78,33,-95,-78,102,20,-105,94,24,59,-81,-39,120,54,-40,-56,-45,9,-107,-104,74,72,29,-45,91,-18,-106,11,91,-51,62,-87,-109,70,126,-49,-117,119,-89,-117,79,-124,-95,-93,21,108,122,39,18,48,3,-107,30,-99,-19,103,-91,83,-110,41,107,-78,99,-23,58,-99,39,50,-47,89,126,-119,58,123,31,7,23,43,-17,64,65,93,7,-26,-107,50,-11,-63,-24,-39,2,-55,-119,68,6,119,-90,-16,-92,93,111,-79,-89,78,-4,95,-7,-65,32,-100,35,-20,76,114,-126,-69,-13,-127,-43,-11,62,-107,77,10,114,-76,94,85,-97,99,50,-76,-57,-72,-117,86,9,28,124,14,-108,26,19,37,83,38,-125,21,-56,-42,51,-69,-3,-108,51,70,15,33,-125,-36,-122,-34,126,29,25,103,9,66,-126,54,-54,105,-9,-124,59,-105,78,76,3,101,-94,-67,-71,90,-7,62,-77,94,26,49,-14,-112,55,67,92,-26,97,80,-36,-13,106,33,-111,-110,51,-12,118,21,-75,-25,14,75,2,-109,123,-11,98,77,109,-47,6,22,-38,124,-100,61,27,-124,89,-54,-108,-28,123,-99,-24,-77,115,70,105,-32,49,-83,-99,-29,87,-11,79,26,77,-83,-22,-38,-13,-56,-82,10,-66,4,-69,-26,-19,-7,91,-58,35,101,-31,80,-5,-37,53,-73,-126,90,-76,20,-51,-1,55,51,-93,96,-39,-81,-64,-111,65,-47,46,-87,-65,-89,100,-36,-5,-9,-2,81,-37,-97,98,-25,117,-75,79,-81,-118,112,76,-105,120,34,-116,23,-125,-13,77,-73,87,-115,-108,-44,19,-96,-103,89,-56,-60,52,-3,-105,-59,37,-43,124,76,-2,25,57,92,-57,113,-20,22,79,32,122,48,115,-85,-6,-35,-103,9,13,93,-26,-123,-98,109,7,29,4,92,-54,-89,52,-92,74,8,55,13,97,-49,87,-26,-28,-11,14,72,-29,112,-82,12,4,50,-24,63,-112,84,74,122,23,57,-58,-125,20,-85,104,-32,125,126,-86,50,-83,14,-82,107,-124,26,101,-55,-118,-72,-100,-105,102,-111,-76,123,47,103,10,-14,-109,56,-70,104,27,-18,-33,30,41,-56,122,-117,-56,-76,-45,49,41,-34,-45,-35,100,77,-36,-24,0,102,88,123,11,116,47,-1,-9,-3,78,127,-108,33,64,27,-115,30,110,-105,-92,-15,56,21,20,-70,15,47,127,9,-21,122,83,105,117,21,10,-5,31,-91,-126,63,-7,-128,-20,46,106,22,3,-102,96,110,-106,71,-93,-52,112,121,-117,-74,-49,-7,118,121,78,76,-94,93,108,52,-67,-10,-103,54,62,109,5,81,-90,-100,24,109,22,30,-48,-36,-61,-36,119,120,-47,-92,112,-125,-41,-7,-11,-106,50,-23,32,84,-125,79,-36,-6,68,41,-97,-102,-51,-72,114,-105,126,-127,-13,53,-112,-71,38,44,-98,0,93,123,-60,-19,69,108,-68,-106,-68,-53,-55,-21,-37,118,-117,-121,52,-52,88,-36,63,-82,-72,-77,-25,68,115,112,62,-124,-71,122,-68,30,42,110,98,-42,27,22,-112,22,-56,-64,74,72,-92,32,-119,-50,-69,-64,-106,-59,83,9,125,20,49,-65,-128,-33,102,-28,46,97,28,74,-47,-59,-32,-113,-96,33,-54,20,-18,7,107,-61,51,6,104,23,15,-128,123,-92,-12,-75,0,-37,-89,-17,-14,-106,126,-5,-25,57,39,-66,102,82,32,28,97,-78,33,93,125,53,4,-74,-102,121,-51,-126,84,57,34,127,22,97,4,-24,88,-23,-65,-63,89,85,119,-99,97,6,94,-107,-69,18,107,-79,-25,-71,68,14,-16,-75,-21,30,-20,106,98,71,38,105,48,-41,110,-45,-70,68,8,-42,-82,110,29,-32,71,60,-77,-53,-20,6,-94,-90,88,107,28,74,58,-95,-19,26,-63,-73,88,4,21,125,82,-71,16,85,107,-67,-48,119,-17,27,-63,49,102,-78,-20,31,98,125,64,56,-100,23,-82,-89,-65,10,49,-105,-38,18,48,-50,-114,-23,87,71,-84,-28,-101,-65,34,-112,-18,38,-80,-120,-95,90,-79,-27,92,28,8,63,49,30,3,-85,-111,-114,52,-111,-53,42,-118,22,119,35,65,21,-8,3,72,-89,-111,-121,-29,45,-125,53,-122,-24,49,-64,-80,-107,-23,125,-84,-91,-115,102,26,124,-9,-72,67,-57,29,-34,57,15,-2,-14,16,-84,5,-95,115,-97,15,-58,39,2,-24,80,-37,55,-62,-43,24,38,11,-110,-76,54,-58,-109,112,24,-65,6,-127,-94,78,107,-67,21,-23,16,-29,62,48,-53,46,41,-123,-39,51,-82,114,83,14,93,41,-59,69,-23,-17,50,-113,-41,-117,40,-95,2,4,45,23,75,-110,-90,74,-18,77,9,113,97,66,-102,-76,-16,78,2,49,-105,71,-105,94,-43,74,-86,-89,71,126,117,-51,-72,73,-27,-100,116,17,-60,-83,-55,42,-45,-37,91,-100,-75,-51,-11,90,41,102,-99,-108,-8,28,114,-24,-41,127,36,-23,118,-44,8,-41,48,-62,-127,-89,124,3,89,-1,19,38,-64,-128,123,121,14,-99,-79,-19,23,88,-53,-80,-35,119,38,51,84,-104,-50,-103,10,-41,-39,-88,-118,-37,-55,46,-41,123,1,-94,-50,-24,119,-86,-110,93,59,51,-56,71,-48,0,-110,4,-4,-56,-99,-99,-31,29,-21,-65,-23,116,1,93,3,25,-29,95,-1,-109,33,77,21,-116,78,40,-124,14,-114,-50,35,116,-19,-52,112,26,-110,47,-120,72,-36,19,-97,-53,-28,-64,71,4,104,101,-2,44,-26,-102,-4,-18,8,30,-35,6,39,-93,-39,44,-3,-92,16,-87,-38,51,-87,-82,79,17,-20,28,-18,-118,-21,-19,-18,127,-48,19,-43,36,93,42,-46,-34,-70,-121,-51,-128,83,20,-19,120,37,-8,118,58,30,-95,63,-108,-55,-1,-80,78,1,34,37,71,-16,8,20,-55,8,-15,122,107,-125,-21,111,38,75,87,12,-20,-77,115,26,-102,-86,94,-85,-97,-109,29,95,-48,-22,-117,-104,-28,-94,91,-65,51,-79,-51,-90,97,112,3,59,73,16,-119,-88,-21,52,4,-66,-107,85,-114,71,87,-68,116,11,-3,-123,-22,81,-77,-72,108,19,118,-18,-54,21,-35,24,1,76,9,72,-58,-31,-1,-124,-19,121,-47,71,118,-83,-12,54,40,-125,45,23,-121,-46,81,-16,-73,-127,56,-117,-112,-99,-128,-81,51,52,10,27,97,67,112,67,-1,-97,-94,-42,27,91,-28,-9,-82,-112,50,12,108,3,-42,86,22,115,-72,74,3,-17,28,38,79,-29,113,32,-27,-61,-87,-99,119,-53,112,-82,-17,100,-111,80,112,-106,72,94,-124,12,-29,-88,95,54,-107,-123,64,-3,124,-83,-63,120,-91,-46,-117,123,-21,-108,-65,-26,-63,-115,-54,126,81,27,80,-6,-56,71,-91,-22,46,23,-39,26,42,61,74,46,0,-56,28,28,-75,66,-20,45,-72,-86,36,-73,-41,14,115,97,102,20,55,46,-120,-26,-18,-24,-46,99,47,-2,10,-57,24,10,90,43,123,10,-90,112,99,-16,54,-3,107,-72,-84,-125,30,112,127,76,-107,114,-120,49,-117,-9,-109,116,-103,52,-108,-37,-68,-2,-107,24,-110,6,-53,-6,44,13,66,-92,29,34,-57,-41,-49,45,47,99,-15,-11,-104,127,-110,3,68,24,-97,-97,49,89,-9,-1,-53,-6,-18,-36,-18,-108,-97,-118,-104,21,-11,-55,-16,59,-72,-118,-23,87,-79,-118,-49,31,116,-62,40,88,-7,-18,-91,-36,54,28,103,44,-16,-121,-2,-122,17,38,44,91,-70,52,110,29,-53,-88,-102,-101,-91,85,115,-50,33,-24,-66,-43,-14,126,-30,81,34,88,51,-85,-37,123,64,-74,25,-82,-17,124,40,-74,63,14,-41,52,-65,-118,78,24,-15,-91,-115,-89,121,93,-28,49,-28,14,-37,-49,-100,93,-7,98,-99,86,23,-111,114,58,-26,5,22,-20,-51,-29,21,-67,57,39,5,-79,-87,94,26,-36,77,-69,127,114,31,-69,62,-44,127,-26,-84,-119,34,70,-108,53,-125,7,-12,-76,121,-125,-85,-19,-43,-121,34,-59,-4,-54,12,-89,67,-38,15,100,-44,-92,34,-7,38,-19,110,-45,6,-45,17,121,-71,36,-46,-32,53,117,82,36,101,-47,7,-108,-71,-25,117,-112,104,93,115,-116,-90,55,8,-4,109,-83,104,-54,64,14,60,89,6,-70,109,115,27,26,-74,77,48,1,-26,-21,82,-50,-39,-87,-115,-26,-41,11,17,46,-84,102,65,-5,67,24,19,-43,-105,-11,77,-44,-30,20,-11,44,-71,-84,2,98,95,-9,40,-111,-95,112,-96,85,-102,-53,113,-73,68,12,84,75,72,-59,63,-35,-81,-58,0,-67,-13,5,-14,-37,-45,72,-90,89,49,12,120,34,-37,123,-104,113,-75,25,-100,-113,58,-99,11,-58,41,64,-93,43,53,-90,-75,92,122,-39,-26,14,-108,-81,18,-125,33,41,10,53,-74,-77,69,89,65,72,-12,13,40,105,44,-20,-109,-37,-64,-47,36,-98,-62,-38,-56,-112,-53,-96,60,29,58,-84,104,36,-103,37,-93,38,19,107,-120,24,-122,38,35,-8,-4,-65,7,9,-61,-33,48,0,-99,10,-61,104,108,-83,122,14,23,89,104,107,-100,31,-111,-45,-5,16,-6,84,-15,-105,-27,-28,-31,-86,-119,35,-106,-19,-45,-5,38,113,-14,70,-100,118,39,102,59,44,90,-47,59,-28,-94,-85,75,1,-124,-45,-90,36,86,-45,-16,19,122,-57,-111,11,-53,19,-36,-32,79,123,114,-124,-116,67,-110,-3,47,-19,-21,-33,63,-121,14,50,30,-11,-94,-10,-41,65,7,18,13,-3,106,73,116,2,-7,31,-6,113,-15,117,-121,60,68,117,-101,-57,-15,-27,114,36,-27,-34,29,-100,79,19,12,-27,-14,-4,-120,116,-83,124,2,110,-37,67,99,-43,-103,-64,-31,-30,-100,-25,-94,-16,-62,-80,12,-128,-64,-3,0,95,102,-61,-42,51,93,-74,18,70,98,-60,-67,-2,-89,52,-35,0,-80,-70,39,16,-115,69,-115,127,39,65,-4,-67,-43,22,127,-83,59,99,91,-33,115,-86,4,-5,107,-68,-40,-56,20,37,94,31,-62,-100,-85,83,14,-65,-7,106,61,-70,-77,87,104,-59,-23,-108,125,-119,-39,-102,-126,96,6,72,61,-127,88,-57,111,-62,65,68,-32,-78,5,-65,61,46,97,125,-47,16,81,-20,-77,66,44,116,-80,-18,14,-77,-88,60,111,1,93,-64,-55,97,53,26,80,-23,20,-52,73,55,42,-13,-85,-17,-11,-54,-31,-109,-102,64,-87,104,-105,-121,86,67,32,44,72,-84,-67,-62,-54,28,-61,-46,-124,-100,-120,-49,53,-102,-113,-19,-54,-114,-115,127,27,-21,-27,-44,-86,-126,108,110,-120,85,67,-58,-91,-128,-68,10,-64,-65,-33,67,-32,41,-17,45,-121,-78,-114,74,117,26,56,-125,69,-117,43,52,-38,-19,-42,-4,110,95,-89,35,82,-83,54,-37,-39,-24,103,37,-65,-5,120,4,64,-88,69,54,-23,104,-100,-73,-80,-126,77,-18,-15,27,45,1,-40,51,108,-74,-69,121,-45,27,110,-74,43,60,68,-79,-7,-111,-1,-63,-59,0,-90,96,-12,103,58,39,-18,88,-62,-26,-19,-111,51,73,-82,50,-84,-126,-23,-110,11,4,-11,49,-54,-69,-50,-27,65,20,-19,-27,75,-46,-98,-42,-74,53,-23,10,-59,-99,106,-87,-83,-4,-2,95,-12,85,58,-12,-9,88,-2,86,35,-81,5,-120,-87,-9,-40,78,-9,76,-32,-101,80,-98,97,24,-56,25,109,74,99,15,-78,-15,98,-17,-102,-79,69,74,123,94,59,104,-85,-80,-123,-19,84,-124,44,-87,95,-64,-120,105,-27,-71,-92,116,-110,-26,-101,-123,87,11,62,-79,-79,-91,98,9,-36,-112,-113,94,87,-29,108,38,47,116,-110,-6,-11,-118,-67,93,-31,-36,46,-53,117,-24,82,-76,121,7,108,-107,84,-39,-82,75,-31,51,78,-92,-69,61,26,-67,-127,-49,-37,-67,17,78,-47,-31,68,77,116,105,-74,45,42,-59,-109,-89,-10,-26,64,-28,109,114,80,-71,-64,56,-75,16,-50,-20,96,-23,-39,42,-84,46,94,61,-100,-43,-63,35,54,110,37,48,54,9,32,-40,17,-100,33,-33,-103,-90,-86,5,21,45,-75,89,45,-78,-18,-55,-97,23,-15,-5,-108,-41,-102,-9,10,42,-36,-28,-17,-84,-53,-76,117,104,80,-112,-10,87,51,32,96,-87,-15,47,-44,-16,44,-55,-34,-122,-65,89,-59,61,93,-70,-10,-124,-64,-65,-118,64,-88,-100,-68,26,-44,51,-51,-112,53,-38,43,48,-60,-55,-101,116,-42,-89,-59,-47,-41,37,-122,61,109,-97,-94,-99,85,-128,11,120,-32,-71,59,-84,50,-26,-111,118,-10,-74,-105,85,-63,75,-73,96,-122,108,12,-2,122,2,22,-128,-8,15,-50,20,14,-58,-99,-91,62,66,32,19,112,-38,-9,-101,-40,50,68,58,-117,51,94,-18,112,19,88,-47,73,-109,81,67,-49,121,-67,-113,52,-116,-38,-53,18,83,124,34,-116,66,74,-47,-96,-64,76,-125,74,97,36,-53,-30,118,14,-23,97,-10,-87,-54,-103,-22,-122,-6,80,-82,-44,-59,-56,65,-66,-65,-73,-84,82,-66,127,-63,24,-26,38,105,-109,110,62,-17,-51,15,-123,-96,-122,-111,114,-52,122,120,-49,-51,-19,28,-11,-22,-55,77,54,99,-121,30,36,19,-84,-53,59,-118,-127,-18,81,-94,-75,101,106,94,5,35,87,-114,84,-93,112,-55,34,84,82,-100,102,114,38,-66,41,89,-73,-107,-67,16,-119,61,22,119,7,-103,-84,34,-116,20,67,-57,61,-38,-94,-96,-51,-44,54,10,-62,15,108,-68,-123,25,-122,67,-41,1,-77,67,-4,3,-120,8,106,86,-26,71,10,-19,121,52,29,84,52,-27,73,81,9,35,-73,-15,-62,100,-19,93,5,-30,31,-71,-43,-63,10,3,-103,-41,10,-16,94,101,-8,-11,44,105,-113,87,21,-75,30,-79,-44,55,-113,-105,36,42,-100,-128,93,-122,-99,-72,-86,90,-9,-106,29,-58,33,85,45,-49,-115,38,-114,-76,115,-13,43,77,-82,23,-3,117,93,101,-1,-89,-71,-113,123,5,3,-64,36,69,-124,97,65,-109,-62,106,33,81,-46,-40,-33,28,-89,-67,117,29,-110,98,-36,102,47,91,55,-67,-34,57,31,-124,13,99,108,-9,105,99,40,-95,-64,114,-108,-60,-4,-28,-1,-126,-1,121,-80,103,-4,-104,-78,-92,20,120,113,-19,-46,-13,11,-105,110,19,-82,76,-85,89,-103,107,-35,-14,-56,-92,-95,83,10,123,-73,113,-82,-53,-128,-6,44,-64,126,44,-63,67,-25,45,-69,48,-76,47,6,89,115,-17,-100,-92,-106,33,-79,-60,44,74,106,-90,-120,-107,-59,89,33,96,66,70,-104,102,-35,-4,14,101,99,-3,-120,105,122,35,48,-125,7,101,-95,86,-39,-8,90,-112,127,-77,13,-36,27,-83,48,-10,-40,102,97,50,-48,-111,110,45,-72,-4,-86,33,-13,126,95,67,-1,-4,-66,-91,119,67,-32,35,-124,-36,31,25,118,21,-2,-24,126,49,-102,74,100,-127,-15,89,84,-83,-17,-25,-54,35,-123,28,-98,52,-27,75,-45,-116,85,-112,-43,104,51,36,-84,82,-122,35,98,-20,-17,-62,-99,92,92,-26,85,108,-70,-118,-78,-85,-56,-2,-60,-115,54,-77,-8,-28,-57,-81,-16,-57,-92,40,89,-58,-19,-125,-31,-90,44,-117,-88,46,-12,96,-93,112,-67,50,-41,0,81,-26,-128,117,-53,65,-85,54,105,-124,-84,-5,-16,13,101,92,-51,-115,98,109,40,-23,43,-41,-28,-45,-10,18,5,-125,48,-116,111,-54,19,20,33,82,30,-123,55,120,3,79,-32,-55,70,90,-33,60,121,1,-28,77,-64,22,-95,37,-40,83,33,-107,-72,-96,-47,59,-76,117,-34,-13,-81,-38,117,36,-106,93,33,-86,-118,81,-71,-49,-126,-74,-61,66,73,-91,80,-98,-56,-31,60,4,36,-104,24,-53,-106,44,-120,5,90,79,83,-88,34,71,-32,-78,-50,-39,-42,-21,98,60,86,79,6,43,-27,32,-6,57,-54,-98,71,23,-60,22,-126,-86,64,-28,-128,-40,63,53,-31,-124,-98,13,-98,-81,-52,107,-46,71,34,-9,108,-50,9,16,64,93,-6,11,125,2,45,18,15,-15,116,111,109,-47,-107,-17,127,-19,125,-95,97,-79,41,56,44,46,-8,-12,86,36,-56,-92,4,-111,127,76,95,77,75,87,67,91,5,-35,89,43,-80,47,-84,11,0,-33,-44,-73,-104,46,-48,-28,-38,49,105,-30,-95,102,-112,-62,-1,72,-54,-56,49,85,47,41,114,42,-67,-97,9,7,113,-85,-22,58,90,25,118,-111,-62,-47,-81,-5,42,65,-111,89,-126,-46,-22,45,118,25,-29,74,-62,-77,124,-1,123,123,-46,-74,-24,-115,-5,-111,-82,24,-1,109,-70,-13,-1,37,121,-66,-119,-36,19,-61,-62,-6,82,-103,48,94,-24,15,-106,90,13,124,-94,16,83,-38,98,-30,-101,52,105,-13,3,-98,58,111,-61,-16,-32,-47,5,41,28,-126,86,5,22,77,-34,-55,64,100,-104,44,59,121,70,-7,110,-12,-19,68,-124,30,-97,105,17,14,-100,-48,56,26,108,-78,-56,-3,81,58,-14,-73,-83,51,-51,-116,-20,114,55,49,106,-64,-75,24,57,18,-113,74,-86,-14,109,-124,-21,-121,-78,46,-104,62,-39,34,-47,-110,77,-107,-23,43,-82,32,-111,-75,1,33,78,60,56,-6,120,-90,-92,-35,77,11,-42,-81,-123,64,-78,-43,118,52,-62,-96,53,8,70,-64,41,6,80,-20,-104,-124,-101,90,-24,-17,-11,99,105,88,122,-114,67,-122,69,7,56,23,67,61,74,-65,0,-50,-29,21,-76,84,85,-42,-60,103,-102,107,-24,-110,61,-102,102,-27,-81,-110,4,-79,-9,0,58,-38,62,94,-99,-44,64,76,8,-74,-118,-96,102,-40,112,-81,83,-72,97,-9,-102,-126,101,62,-44,-122,-107,25,-35,107,-100,-124,-65,1,109,-102,0,-96,37,-84,26,-67,91,46,83,-23,16,57,-70,75,-14,-123,-72,-102,38,79,-78,25,-121,-112,58,-9,-128,-70,30,-40,-51,122,27,-92,-8,119,-115,-125,71,-40,115,54,104,71,65,120,-95,14,-96,-69,-89,13,-56,2,26,71,-70,87,126,11,-6,94,-31,110,43,97,-22,-83,-93,-79,34,-116,-102,44,43,-54,-65,81,89,51,76,42,-28,18,115,-33,108,-17,88,61,101,-42,27,39,-20,120,-2,-83,26,-100,67,-13,27,-60,-120,-15,-7,59,-39,-53,107,-54,-44,-123,-110,104,-119,122,-90,102,-51,1,-85,30,-75,82,-94,6,39,-92,3,60,-2,2,43,-71,-110,-55,-102,116,116,-128,-85,70,48,93,-83,-127,82,-35,119,109,-107,48,-23,-8,-127,95,81,88,-109,-45,73,46,89,-107,15,-11,-108,-67,66,108,59,-80,25,-64,108,-29,53,72,75,23,-29,-9,7,-30,103,-6,29,-63,57,54,74,-115,-3,116,-54,68,-31,-13,-115,85,120,-69,-79,-44,75,117,-28,-67,121,-46,56,-83,114,-86,11,7,121,119,-49,7,87,-117,-105,21,50,9,65,-122,-13,16,127,100,121,-43,56,45,59,18,-70,-17,43,-40,-19,123,-22,56,35,-16,55,67,-23,-60,12,101,48,68,25,118,103,-85,-7,42,-52,-32,-11,-44,31,71,-72,-15,114,75,112,-37,8,-32,69,-21,-30,-78,106,9,-109,-15,37,-106,65,127,47,115,24,-119,-103,-20,-8,95,90,-7,113,37,-103,-113,87,-79,92,-11,31,-49,-21,-64,89,62,91,-109,65,-2,62,-48,-55,-25,86,29,-81,0,-23,-5,-4,58,65,123,-121,-108,119,-104,117,-68,52,118,75,-19,-64,-126,72,73,-121,-91,42,-104,0,-1,-103,-104,16,-109,-50,-29,-32,109,-9,-19,-105,-103,-50,77,-123,-23,-99,-95,58,-14,-90,-21,-38,24,-74,94,-121,-98,110,95,4,-48,122,-69,21,23,57,-50,76,-112,32,48,-38,116,-62,-54,-57,-39,-32,121,60,-67,-41,-107,31,29,65,122,90,107,-128,126,101,115,76,-109,-59,-58,-52,56,-114,-115,102,19,55,-53,-83,-61,-103,-26,-63,123,113,14,-83,-59,59,-104,3,7,-1,-39,-51,61,25,36,-84,-30,65,69,-66,-75,66,29,9,-128,99,-70,-18,1,-68,-22,-96,41,14,-54,11,-5,62,-115,-87,-40,57,-53,-117,70,-12,32,-123,31,-44,-63,16,-43,-34,126,-82,-115,68,-121,98,-68,4,-80,5,35,35,-53,17,70,34,14,125,-122,80,80,50,113,-39,52,-34,7,89,-87,-118,-25,-94,58,118,-69,-112,55,17,116,53,33,-84,22,-49,55,48,48,-102,78,76,-55,112,101,-75,-55,63,32,98,19,79,95,-13,67,113,15,-22,-123,51,34,114,-10,88,-62,59,88,23,53,109,-42,24,-21,61,25,-34,24,50,24,6,-95,-102,-85,65,127,62,-59,41,55,-67,-99,11,78,61,-108,64,58,-54,21,-119,76,-9,64,23,-48,-82,54,6,52,103,59,123,-35,55,24,35,-68,-56,-39,-74,32,17,-29,-7,37,62,-103,-58,19,-37,-123,28,-53,30,101,46,88,-127,14,72,27,-124,8,94,-56,-90,-97,-80,-17,90,-32,-12,107,92,-110,0,54,-36,-69,37,-95,-74,98,-57,-72,-38,79,-8,-31,77,122,-62,-118,68,-6,90,109,-1,121,114,91,-51,-58,73,13,-110,40,59,-25,-121,-65,31,-87,25,35,-72,-22,52,-60,15,-117,-37,26,-15,-32,99,94,-94,-53,117,-7,-108,10,-82,-55,-58,-28,-6,122,103,121,31,-68,11,-26,60,-66,-97,81,117,65,90,73,-11,102,-56,104,12,-75,20,-116,76,-116,-115,32,74,-46,94,105,53,74,-8,-21,45,-2,-65,108,-5,39,94,62,20,-61,36,-97,10,8,54,-117,61,40,-123,24,-16,63,24,-4,11,28,61,-104,127,-46,-90,114,72,-70,-105,-7,60,-51,-35,-5,71,-113,102,-66,-83,111,52,-128,6,100,114,84,-77,-52,50,-94,-33,56,55,-114,44,91,63,113,-5,127,66,-73,55,68,13,-76,10,-95,94,93,-124,28,-82,-117,37,31,-27,-36,-72,-31,-66,69,56,-8,-123,-102,76,-113,40,18,95,47,76,-90,73,-84,-46,-75,55,25,7,-95,38,-34,72,18,-84,-104,62,-92,-5,-77,-67,85,16,122,63,-31,64,97,-23,-55,-63,11,-90,-105,-80,57,5,-60,10,34,56,-39,-102,-104,-87,-85,23,-96,121,75,32,10,7,61,45,19,-110,106,58,-50,67,49,76,19,81,19,-65,-25,16,-79,80,96,125,107,93,-119,-43,13,15,-76,-127,-29,38,-29,-95,-43,-92,-120,-126,22,-39,-34,-81,-91,43,113,-13,-7,105,94,126,100,-79,77,7,25,-99,113,115,-125,26,2,-5,106,-89,76,-106,-70,-92,-71,-104,48,-16,88,-21,123,82,-58,109,7,-47,-62,-62,121,-75,122,-100,-103,51,86,95,101,-99,115,27,-8,-97,-109,50,-68,-15,64,126,76,-94,-94,87,-13,-45,11,62,-27,35,126,-56,-115,12,39,54,108,-127,-17,-76,-95,61,-98,-10,-14,-65,-52,87,9,45,-66,-110,114,-65,-54,-7,-115,-126,86,32,-21,24,97,-117,-50,-52,49,-106,-116,53,-39,15,112,99,90,111,34,24,-70,16,80,-85,-29,113,-90,-21,69,120,-111,47,73,110,-36,108,21,-117,-72,-63,-15,84,-65,13,-40,-96,57,-15,44,126,-114,51,1,105,40,-20,77,76,44,34,-115,-28,-114,22,-108,-96,110,-128,42,69,87,-68,-96,-57,89,66,-86,-32,43,-14,41,-114,16,106,-27,-22,23,23,16,-57,72,-53,116,9,59,44,20,46,29,77,-42,-17,-119,-66,1,-75,-88,33,-94,107,78,-28,-125,-96,-27,-71,-43,-52,-74,-126,-86,-77,33,37,22,-105,124,-5,80,-124,65,29,14,-23,2,13,102,-11,-86,0,24,76,-18,63,-66,111,5,-15,76,-125,126,-82,-92,43,-3,-59,-126,-99,-46,37,-76,10,-127,-80,21,98,24,-62,-99,62,-51,85,70,43,-112,-97,111,-111,120,-54,-56,-52,-93,-30,53,-107,53,53,21,-104,-97,-30,89,25,-54,-62,54,88,-83,74,109,120,85,15,48,76,76,-74,50,-36,-52,-99,-112,121,54,18,-75,-40,30,-64,-72,110,28,-7,45,-91,-65,115,-67,-20,22,107,14,103,-71,-102,92,-33,33,-72,-4,92,100,110,-70,91,-27,-52,-63,116,64,-124,50,-37,-48,-93,-23,51,56,-77,87,55,61,-37,-23,-96,19,-73,79,119,3,-34,31,65,86,-127,-120,21,-39,-117,-78,-18,109,89,-33,-42,49,5,-28,65,40,52,-99,-27,114,-28,42,36,38,-46,-36,-88,-8,-94,45,116,-120,48,-109,78,-22,-20,50,74,11,-11,-16,-73,-127,45,109,24,28,-113,102,-33,109,111,-70,-40,33,-112,81,19,40,6,9,65,-25,-38,45,122,-57,-69,-65,-28,37,86,42,-113,119,11,60,-114,4,69,125,93,-60,-52,-58,-72,76,-8,93,77,69,107,-42,-84,-28,100,38,41,-119,-115,-114,-80,-111,95,-113,-122,37,-10,-118,-21,-6,-45,87,-30,88,44,54,101,95,-29,122,124,-101,-72,92,28,-74,6,-29,83,-48,67,43,-92,94,-69,-99,20,124,22,13,-76,-104,-46,-74,-83,-61,48,-81,-115,93,7,-85,-125,-81,-37,81,-28,-85,-14,-79,10,74,86,91,65,127,-66,87,-30,24,126,45,114,-32,-7,-25,-9,-45,-113,28,-53,-106,19,53,85,65,91,-67,-107,-106,-103,-31,49,27,59,-52,113,119,90,125,126,-13,90,7,58,-93,78,-124,-59,80,-59,34,105,-49,-100,-119,-126,-86,73,-54,22,-71,88,112,36,60,-9,88,-96,-113,-70,-83,-105,126,36,-9,118,-33,58,-47,-17,29,-86,98,13,-103,-106,79,69,-102,37,-104,-35,97,53,-99,38,72,100,-88,121,112,116,26,-32,-105,-98,97,82,-125,64,81,-81,12,68,-86,-56,-80,5,123,21,48,-122,-99,50,10,-98,94,-30,51,-86,-97,-24,-95,109,-11,61,-1,-24,-103,-125,-28,-101,73,-111,-32,-41,75,117,96,-9,36,68,-34,121,-122,-83,-42,84,41,-116,-101,-29,-51,-104,-32,65,-37,-49,-117,-22,106,110,-20,73,-5,-105,59,-96,-79,-47,-115,-115,-103,83,5,-104,-126,97,94,39,107,1,-105,-91,-103,-70,-92,121,82,89,-85,-103,-5,122,-43,-10,94,-59,-116,-12,72,-73,54,17,-43,71,127,-7,-125,-31,-57,126,56,-96,-37,36,112,-80,-42,26,-118,81,124,59,96,-36,-31,8,-49,-80,83,62,-52,38,-106,122,-112,93,32,-47,-67,56,41,-120,110,43,-44,-31,119,-64,98,54,76,64,-28,122,95,-7,63,-41,-48,-95,76,71,-94,125,-82,-91,59,65,125,20,109,-42,23,78,3,-91,-29,-19,-84,37,-21,59,-80,-84,-50,-77,-46,-42,75,6,-14,-46,-102,-81,-94,-102,-68,91,-26,-85,-61,-43,-128,-84,-55,87,-45,-67,90,-24,91,-20,117,81,-2,124,65,-113,124,54,-116,-106,41,106,-12,55,6,-93,7,31,-44,54,-50,-16,-119,-17,-23,14,88,22,-41,-9,-3,52,78,-33,-61,-16,114,-101,-57,46,-113,-76,112,121,-82,2,-3,-50,117,-74,104,67,64,-45,84,-36,125,30,11,-16,40,-69,83,-80,115,-127,-72,-41,103,-16,71,-33,-38,22,-39,-81,54,72,-73,20,-105,65,61,97,57,-122,23,106,-111,-87,-72,-97,115,89,113,57,38,-67,-25,-29,-93,116,-123,113,-68,-111,92,46,-25,27,-44,-11,79,101,-30,12,-89,-29,82,68,22,-17,-52,71,105,52,85,-112,-72,34,-109,17,86,-55,42,-90,22,67,119,43,-80,-14,51,40,-73,85,-51,102,95,28,-44,82,-28,-74,127,-104,31,58,-27,92,-125,-125,80,47,-47,24,-24,37,-71,123,91,49,102,67,-42,-111,97,41,48,-111,-45,81,-31,72,-64,38,-118,70,-114,-102,42,7,-87,-41,-9,-54,118,-48,121,-105,19,-28,-109,-84,-108,110,-55,-107,122,-74,99,69,100,85,-105,83,-66,-78,-8,-51,-88,-102,40,-5,-9,-110,3,-36,-20,120,-121,-97,-53,-37,-80,-46,-101,85,-61,-46,-22,117,-80,-120,64,-3,120,-46,-117,-121,-122,-53,-9,15,127,-29,11,-32,9,11,-87,86,15,57,-59,100,-90,64,-47,121,-34,-43,52,91,-116,-35,122,117,122,-90,115,-128,112,29,66,-73,39,95,-107,44,124,-31,18,-104,102,59,78,-14,-47,-30,41,-21,26,18,122,-19,43,-66,59,28,105,45,-3,98,-77,60,100,81,-22,8,3,80,105,-87,62,116,-21,83,31,-95,112,-114,-126,-58,8,121,-65,46,-112,-94,79,-128,112,24,99,-114,83,28,-104,89,-18,-121,-10,16,-73,-18,-97,69,-94,-81,-18,108,-86,53,-87,-17,-30,99,-23,54,1,-111,11,-52,-63,112,-55,-125,60,56,70,4,-103,114,89,114,-80,53,-50,49,90,-97,-54,-89,126,-17,110,-99,-30,-9,-71,95,74,63,92,-38,26,111,61,37,53,-76,27,110,-96,101,63,21,-99,121,68,-10,-124,-17,32,-83,-19,-92,-72,-26,-78,108,105,-80,115,60,-10,52,-74,-46,-77,-70,123,109,-77,-48,57,-54,-30,-37,22,-90,66,-41,112,-125,-1,89,120,-93,68,-103,-97,1,7,94,116,-108,39,-102,-7,-113,79,-90,56,-76,-8,38,27,123,-40,-111,87,-47,105,114,77,-9,-69,54,-109,34,-25,85,-65,-16,106,-94,-75,-103,87,12,-123,101,-41,-3,-1,-7,48,-46,56,-1,92,-18,-4,120,-46,110,96,81,21,92,-37,-54,36,121,-18,86,-55,118,101,87,55,49,79,-96,-28,19,56,71,-27,-127,110,104,107,30,65,-128,-107,110,-20,-57,112,-103,-41,88,12,113,117,-5,46,33,-20,-115,-113,-106,-19,101,-120,5,-125,-89,-107,-33,-116,-69,107,-85,-101,-39,44,31,-69,108,-124,-2,67,15,37,32,41,0,-20,78,59,79,-8,-80,-50,-82,-115,-6,12,1,-30,-85,-90,7,-61,96,-81,99,97,51,123,-107,-68,-102,127,-82,58,23,11,42,62,-82,-51,-59,-40,73,76,0,66,-42,103,-104,59,25,-48,-25,-99,55,-9,43,123,82,-108,53,-32,-20,-4,-36,39,23,-48,100,-1,-114,20,-108,74,114,-12,83,111,-77,89,-14,-37,74,6,126,-52,29,109,62,110,-108,38,-32,55,36,-92,-16,88,60,-84,0,-3,96,-50,36,3,-111,92,-3,-13,-23,19,-122,-32,-35,43,-48,52,5,62,78,27,-86,-59,-114,-19,60,-111,-75,0,-120,122,125,77,-128,-124,11,-112,29,74,18,15,43,82,58,63,-69,-26,-90,63,125,25,122,39,48,-64,-103,-107,41,-105,-122,84,46,-95,-57,39,36,76,-3,19,-21,-57,-56,-47,34,-30,-41,-128,-47,-10,66,118,37,119,48,76,97,95,-119,-71,17,66,-128,47,96,15,83,-48,117,-22,-43,-68,-44,-128,102,17,-16,62,-34,85,79,80,-11,-2,123,-123,-68,-36,126,98,-5,99,-56,71,76,23,45,69,38,28,-9,-96,-80,-107,-9,-87,1,53,69,-10,-69,-74,-107,-38,83,-7,-46,105,-117,-30,49,-126,-29,-55,35,56,-18,-4,95,119,-9,-114,9,29,-32,-19,-55,-123,72,-30,-17,-56,-117,121,-92,-18,-11,67,-71,33,28,-9,92,48,-100,-7,-120,-18,-37,16,-105,-18,106,98,124,45,-45,46,90,-39,-120,-67,120,125,88,-12,125,-42,114,-84,-8,-63,-17,-109,41,80,-57,19,82,9,-87,-4,-58,-52,-60,-76,20,41,43,126,-19,-110,-26,32,-107,126,8,-74,29,108,59,28,71,-39,-12,100,-82,89,118,97,-96,-77,-41,31,4,-119,-38,85,-23,7,116,53,-115,-35,117,-67,-122,75,109,18,50,115,99,97,-72,-94,-48,-22,-122,-21,-22,81,47,108,51,-68,-115,109,7,91,-56,11,-6,12,-15,-62,2,26,-100,52,111,5,60,-52,82,110,93,-116,-31,-62,-2,83,113,10,20,-82,-58,-78,0,52,-108,-67,121,20,-18,79,90,79,94,35,88,68,92,20,46,67,79,-21,-23,27,68,-50,-9,-16,-113,-76,30,-35,-86,-10,17,-102,-88,-89,-112,-99,-67,-123,-108,84,110,-9,-92,-57,73,31,-107,98,60,111,-82,-127,88,45,64,116,-125,29,-115,-33,-81,-127,-121,109,112,126,126,-76,37,56,39,-45,-35,-53,69,-74,94,58,62,35,-120,-17,9,29,-92,-66,-110,-71,-96,-52,-25,-55,-98,23,102,115,-84,-115,3,29,83,61,27,-40,38,-8,-102,95,-83,-115,96,-2,-90,74,0,-13,-39,98,-119,117,-78,-87,36,98,-30,-96,-110,-122,-105,0,-113,-23,-115,86,31,-86,21,-91,54,15,-29,112,120,-128,18,-35,-67,15,77,33,115,-18,74,-51,126,99,-6,46,37,-13,-33,-47,92,-88,-108,-43,-25,-74,59,-67,-89,9,8,92,-126,-82,22,88,-51,-48,41,-111,-55,103,-36,-41,29,-11,-6,30,67,25,-109,-47,-43,-120,-15,-40,-69,-120,19,-113,-61,78,-21,-121,-127,125,30,-20,95,16,122,10,111,-37,107,-77,43,-97,-98,106,-121,-86,-94,-104,-39,86,10,-44,99,-14,37,-52,113,-37,-49,-44,10,-61,-55,2,-107,36,78,52,115,76,83,54,125,86,20,97,36,55,18,-114,-49,83,-48,-23,-90,83,69,-73,57,-128,-85,-16,-11,49,84,-15,9,83,4,-60,100,126,-41,-81,80,-16,114,-2,-92,60,28,77,118,102,45,86,50,79,29,1,81,126,53,15,79,-110,-113,-87,-55,-95,-46,75,-29,-56,88,-90,-17,-4,-24,-57,4,-101,-38,-86,54,-80,26,70,-97,-112,-53,-57,-58,-97,-38,2,-30,30,-53,60,102,-113,-78,9,39,-9,28,-37,69,-11,98,-78,11,-9,-38,54,-27,65,-86,101,-82,102,-36,-66,-55,-123,-1,107,94,41,-103,-47,-21,26,-40,-57,43,127,127,121,124,-126,-104,105,-121,-39,9,-107,121,125,-67,-79,64,-77,88,-47,-96,-78,27,-19,41,-57,36,39,-54,101,46,-27,-48,-95,-60,27,77,-26,-23,-52,122,-101,101,-96,44,-48,-7,-109,23,53,65,17,-119,52,-15,110,-49,-124,-17,62,-122,-91,95,-56,-100,-81,77,-10,30,-124,34,79,-9,117,85,-70,3,-64,24,-29,-78,-106,97,46,-16,35,54,-44,117,52,-29,54,68,-120,-11,111,81,0,-123,-4,-42,5,-69,34,51,-113,-116,-108,-91,34,126,-56,126,74,-20,-98,20,75,87,-63,-123,-85,6,-70,8,72,-60,-25,-78,19,62,-32,13,6,-48,-83,20,-20,70,-30,-114,48,-107,-60,99,-10,101,-50,7,116,-33,15,-73,41,27,-82,-117,-56,-25,10,9,85,108,44,20,-69,92,28,-61,116,-55,1,-25,31,75,-68,-21,21,-3,22,41,-111,-22,25,25,12,-32,-10,84,41,-3,-11,96,-83,85,-33,-59,74,107,-80,-40,-102,123,-28,18,-93,115,-66,117,-128,-88,-10,-99,101,58,-3,-51,-47,40,4,-36,50,28,-57,-126,-91,100,44,-47,36,-124,117,-46,-47,109,-65,112,-43,51,-48,-116,51,-113,-106,71,115,-123,-111,-82,-18,-126,10,94,98,-39,-50,-60,-58,-14,43,-124,18,25,98,-99,86,77,35,-85,-58,-127,10,-23,79,60,119,28,3,-11,-44,7,-70,108,115,-122,58,66,-96,55,76,-2,-1,15,98,-121,84,-120,94,121,-80,-58,84,110,92,107,-125,-61,75,-4,-94,-52,-7,3,84,96,12,-48,-16,-25,-36,6,-91,70,-80,-22,91,61,-82,-77,83,111,-47,22,-82,65,28,119,63,-71,94,-53,-74,-119,57,-103,-81,12,-26,-73,-113,124,100,-91,-102,-90,24,113,11,3,-18,-4,-50,-73,72,-2,-16,121,94,-70,106,-62,-105,-50,4,-46,-34,-52,-31,-15,-89,62,-11,-78,43,-36,-104,-118,-68,87,-106,-2,-86,112,-51,3,-24,120,-78,-20,14,44,-58,103,-70,-15,10,93,9,15,-66,-75,74,-106,-117,-65,-8,16,-10,-31,107,-114,125,-44,-84,-75,26,-97,2,12,-27,-117,80,45,-115,-29,8,97,-74,108,75,-60,17,-119,1,-14,10,-14,-18,81,-81,11,8,29,-110,122,122,-24,-35,-120,113,-78,86,27,-31,87,-89,76,9,-114,-29,-75,-43,-12,-70,-118,-94,-1,70,62,-56,34,-32,-99,-126,-15,97,-38,-86,88,-37,20,94,119,103,64,41,-44,-66,-78,33,22,-67,120,-109,84,-106,-62,-34,12,104,36,-88,21,-35,52,-78,74,37,6,121,70,-78,-109,26,8,-18,42,102,-104,22,25,87,120,-8,125,-90,-82,127,-100,1,6,102,-72,78,-42,-100,-59,-87,-125,-13,-86,34,43,-12,-109,-61,13,36,87,-108,29,33,24,-124,-36,-114,34,-88,114,-41,21,-115,-71,-3,-108,36,-31,19,57,-95,97,-114,46,-121,-102,114,77,76,82,79,11,124,-82,-124,-50,31,92,113,-100,-102,27,-88,122,4,-87,7,102,118,30,-98,-84,72,-73,24,-112,-97,-125,-29,58,-101,52,48,82,111,78,71,88,-40,-58,-28,11,-94,125,-6,12,-18,50,-62,78,-18,-62,102,29,127,80,-31,-126,7,114,-25,-100,-116,120,-75,69,25,26,124,-23,-68,-15,-79,-5,-14,108,4,11,-69,-41,75,59,-72,113,26,-66,48,-4,103,57,71,-94,-2,14,-28,-36,22,-8,-25,39,-51,25,99,91,70,63,11,-124,69,46,-34,-21,99,-70,-110,-90,32,116,34,-74,82,43,-104,-56,31,-117,-43,67,12,-72,115,-84,-62,-9,21,-30,105,82,94,86,12,40,-47,-39,40,-114,-67,-89,-72,-64,-62,-124,-105,32,95,-124,-41,-14,48,26,8,-116,-57,24,-45,-45,-75,-40,-111,-118,107,116,66,-97,-57,-79,-96,-85,-55,49,-55,-32,-87,-76,-12,42,-85,85,-16,75,-41,-112,49,-29,-28,-124,-10,-60,62,-2,-112,15,-36,-33,81,-95,117,120,51,99,-64,30,11,106,-21,-42,43,-59,51,117,12,45,3,-116,110,88,104,60,67,102,-74,108,80,-58,-108,28,38,-108,16,63,100,-24,-36,-1,70,97,7,32,118,-112,-122,-31,-36,106,10,115,-89,35,58,-15,-5,63,19,-123,-99,-11,-94,108,-18,-13,70,-12,-1,126,-15,-9,-25,113,111,66,-59,81,-88,-114,97,-121,-76,16,8,72,62,3,-107,106,-43,92,-91,63,60,-90,-61,96,-9,93,-24,-17,-22,38,-24,29,-27,-36,-25,117,99,-10,76,66,-77,-71,33,-87,100,48,-13,-122,-49,56,-104,72,72,-84,103,72,115,-10,45,19,-22,52,-97,-77,-107,50,-81,-93,-79,102,-71,46,73,6,-21,-52,5,-96,32,112,15,-44,-4,110,5,-26,-85,89,-87,35,73,-17,59,-95,-5,-123,94,127,-83,9,-122,-64,-58,-72,-111,33,-91,-82,56,63,1,6,-67,-106,-55,26,-12,-105,-32,115,-38,-95,118,117,67,-17,95,99,120,-75,2,28,-113,-105,117,-15,111,22,-46,116,25,-91,40,44,84,37,-4,-66,-125,15,69,-14,49,-12,-11,87,-68,20,91,110,117,125,-65,-34,-36,84,-29,-87,-27,60,-66,-118,-125,49,69,81,54,7,-119,53,-23,-60,-9,22,-116,-125,-58}
+
+#define IP4_WEIGHT {18,-44,-120,40,104,61,29,-56,-12,78,-75,-19,-34,92,-80,21,60,107,62,11,58,94,-6,-32,-92,-118,106,-105,-104,47,-20,24,43,-116,-108,0,53,-50,-5,-26,43,48,-80,-73,-86,-38,115,111,78,-101,94,-20,94,-61,100,-111,76,-55,13,-81,39,118,70,94,-125,71,54,60,-70,-14,-121,51,63,-121,-121,107,-69,-74,-106,-38,-61,110,60,-28,-43,-116,83,62,26,103,-125,88,94,111,120,-39,-79,-85,-45,-90,121,-121,-97,109,112,34,-97,12,-93,97,90,-45,-59,-105,28,-10,0,-122,-87,-62,-100,-21,35,-115,-26,-37,6,108,-15,118,-41,97,-26,-74,94,34,26,-84,-65,86,1,73,67,59,-99,-67,115,-43,-26,-21,-21,37,106,-80,109,-107,-71,-20,64,-2,-20,115,83,-49,53,-102,-46,121,-75,108,-106,-59,35,45,-102,-41,51,22,25,122,-58,-116,-7,-2,-55,19,-126,-76,-103,80,-34,110,15,82,-73,93,15,-52,117,62,-46,-16,62,67,-19,-39,-27,-12,-89,-100,-37,-41,59,-127,111,99,-15,-57,-79,-43,20,52,-31,13,-12,99,-30,-69,-31,124,-36,-89,43,-1,120,-79,43,-15,-19,89,46,54,113,24,49,85,-17,-119,116,-46,11,-59,94,67,119,110,-57,-1,113,-94,32,-38,110,-14,-81,77,-53,111,118,-13,-19,-53,4,-20,18,108,121,-97,30,-121,117,-35,-31,54,24,119,-74,16,101,3,125,-59,-12,14,52,-65,65,107,60,17,-38,-53,21,-118,76,-112,-53,-108,-38,26,-58,19,91,106,-63,95,98,-4,63,111,-74,37,-47,60,-115,-44,29,-57,73,63,-51,9,-84,22,22,81,-87,-65,-126,7,-93,110,-127,-70,-27,-63,-12,-118,63,-26,-113,45,107,-69,79,111,56,55,-2,108,103,-48,113,120,25,-55,43,-122,-41,40,124,63,88,-78,29,24,93,44,122,-67,107,-34,14,-69,-72,108,93,-37,116,90,-24,-76,67,26,-103,127,88,-48,115,-80,-97,96,62,-1,-22,-123,-65,10,-61,-54,-17,21,-14,-49,116,113,10,88,124,-112,-119,89,88,119,30,-24,-119,-115,-95,58,57,68,-17,-27,-60,59,-64,-26,-127,-35,31,-9,4,-89,18,109,8,-90,88,22,18,45,-123,88,-80,-66,-76,109,25,47,-51,-90,75,-24,-109,-42,19,-72,-8,78,2,-84,-47,68,33,94,-98,-122,-109,82,102,55,66,-23,19,76,40,106,71,-121,-42,-2,76,93,3,123,-111,83,117,-52,8,105,121,2,-4,-18,-4,-19,-125,80,36,29,25,123,-72,-41,38,83,105,-71,-64,47,-127,-82,31,-43,-99,101,73,91,-51,60,3,9,-27,77,124,-3,-96,15,74,35,-29,2,116,-4,75,38,54,-119,8,93,53,46,-18,49,40,-30,-111,-62,97,-8,-96,82,30,22,21,97,97,-35,-12,28,-118,-12,95,40,-16,110,29,-58,87,29,58,41,46,8,105,-108,-29,36,84,-87,-118,-124,53,125,-117,106,-83,21,11,60,-31,-5,114,93,96,-112,-127,49,-126,69,-75,-41,64,60,-98,31,2,-73,94,-100,-44,91,-115,94,12,75,-23,81,46,-89,-116,-25,-47,107,-77,-10,62,-69,-70,75,-41,53,-82,79,104,-7,-106,-1,73,-32,74,-113,-91,-47,-115,66,-96,121,26,111,7,51,-55,20,126,-75,63,-23,14,16,-124,-39,-48,-84,81,14,-27,-56,-41,-13,-43,120,33,98,31,-50,-6,15,-107,-33,41,26,-9,121,18,8,-106,-46,64,127,60,39,-59,-30,-5,-119,-19,-104,-79,-38,86,-121,85,-17,21,44,49,-73,89,73,91,-36,-120,-22,26,-69,-17,-102,-71,103,63,125,105,15,103,-20,-122,-62,-8,61,-116,-78,-116,11,-80,-80,-58,-119,87,-15,99,-111,-87,-84,65,-47,-38,-44,-26,69,-14,-37,-27,-90,-97,29,-4,38,52,-87,109,-72,-50,61,-110,82,-44,8,63,92,-70,-10,-124,69,15,80,83,109,111,25,-47,-110,104,66,32,-16,104,-31,-52,-41,18,102,-70,-49,22,-109,-16,122,62,125,-123,121,-61,-2,92,-90,-81,109,74,5,98,-125,-92,72,101,-120,60,10,-13,80,94,-25,45,-43,58,53,-80,-13,38,-56,-77,-44,-37,46,76,1,-103,-93,74,63,-62,38,-82,73,-124,48,67,-59,-26,116,109,75,70,-30,25,85,76,66,25,-18,-113,106,25,-83,81,-50,-104,-44,-53,-68,124,112,78,99,96,-126,-125,44,33,-75,-29,-60,-6,-26,-84,-61,118,-4,-9,-126,-46,-57,-119,-127,105,21,-120,-121,-33,105,-70,-124,-108,-111,54,-35,-30,57,-101,-79,-48,-65,-108,77,22,44,111,68,-91,-111,41,112,110,56,118,0,-49,62,-54,83,52,-94,38,-14,105,27,78,66,14,106,102,41,24,53,-40,60,59,-124,56,68,-119,102,-70,-119,-101,-25,-95,69,-45,-55,-38,57,-122,106,-96,122,33,-5,61,104,77,122,88,99,126,-74,46,-52,-3,-38,-101,74,-30,96,116,-51,-21,68,74,2,17,71,-124,47,-35,107,-23,64,24,49,41,-50,-23,88,19,-30,10,-96,3,-14,100,-116,55,-91,84,100,-54,125,67,-40,-124,53,10,-126,45,21,-84,13,2,-62,-47,54,72,82,-50,-2,-66,103,-61,-20,-17,59,54,-110,-1,96,-70,-57,123,-111,-94,-125,3,14,37,123,-86,-44,-9,109,-101,-128,113,-104,80,-94,-87,111,120,-7,3,-49,-51,49,-32,40,33,-62,18,-94,-57,-71,-92,-52,3,105,-86,-104,123,1,-93,-73,52,108,38,52,40,2,-44,-62,91,5,-48,114,-61,-40,-128,-93,-88,-91,-115,62,-24,-30,-85,-43,104,102,49,10,-52,25,-52,-94,-20,-103,-25,84,-56,-103,51,-110,26,1,-82,-102,32,126,-108,78,-108,30,86,-17,-23,-112,-32,32,80,-112,-86,-115,8,24,9,-121,-125,91,-73,14,-69,-95,-2,101,-109,1,-49,-110,84,25,24,66,-72,54,108,4,-36,95,126,-63,56,99,-103,-35,-80,5,3,-61,-8,-10,-10,78,-73,72,42,-83,-115,84,97,-66,20,-66,-46,-57,-99,78,-120,120,30,-88,-29,118,15,-110,-52,-92,25,113,-30,92,-94,-29,90,105,89,-110,48,-44,-1,-96,-1,64,115,-3,57,24,-39,118,-2,81,37,15,-47,-14,89,48,-69,-32,-95,-114,-77,33,-103,-127,-82,-9,-100,14,-38,-76,-63,51,59,-31,-8,-75,-37,76,-32,69,101,40,26,80,-23,-110,-23,-84,-67,4,-31,122,65,101,-83,111,-112,-123,124,-56,67,12,-23,-43,-47,55,-87,66,19,21,-12,54,-105,100,35,-89,-80,-76,-85,-61,-9,33,107,42,120,-49,-117,19,-80,-65,-71,86,106,77,-34,-50,108,42,21,65,69,127,-38,-27,-77,120,-28,97,24,-20,89,-66,-63,-17,-110,43,-43,-117,112,-126,28,36,103,0,-68,115,-69,107,-99,53,94,9,-105,-27,70,2,47,80,95,-83,28,119,59,95,16,17,-16,15,-6,4,82,-94,-89,64,-49,-122,88,21,47,50,-21,29,121,-47,-83,-113,-78,-25,-101,9,-36,72,28,-68,23,-67,-98,-24,-101,-98,-28,-89,115,-101,-89,82,102,-124,40,125,23,97,-113,-58,-7,-90,28,35,83,-53,-26,-119,-108,-83,97,-74,6,-40,101,8,11,79,117,-65,-15,-10,-72,-99,-98,101,80,127,95,60,-116,79,2,60,-62,104,15,-29,46,-79,-92,-118,-43,73,107,-43,67,-73,-67,44,74,-111,117,-127,-98,26,113,-41,59,79,45,-60,-30,114,18,54,-124,-52,21,-26,10,-82,-72,-70,-126,-97,108,-19,-52,10,120,-111,102,18,99,49,-128,-17,91,83,-72,-19,-3,45,-104,14,-46,-76,3,112,-41,47,122,-77,-35,121,44,-45,-123,-60,-58,43,-23,41,84,69,-2,50,-69,-98,-11,112,-11,98,-36,67,-33,51,-17,-95,-45,-126,-69,-52,81,101,-38,68,75,-109,-78,107,0,45,67,-37,-100,-55,12,105,11,-24,3,-70,-16,-97,-63,52,97,46,54,77,-22,35,125,93,58,-61,66,-61,-79,-58,-43,-45,-49,-63,-98,12,41,54,-63,-36,48,-33,-110,-36,-76,-48,73,-33,-87,-81,-49,93,-6,4,-78,50,-88,-30,-33,10,30,102,-94,38,97,73,-109,104,6,37,94,-124,56,-106,-18,70,63,10,-31,-90,-113,-116,84,4,50,-18,-27,54,125,-86,-119,33,-127,0,-128,-77,-65,-63,64,26,-79,60,-25,76,5,-5,101,69,59,26,67,121,-26,-79,-91,-49,-87,66,71,-22,7,-73,-51,-114,-18,-72,40,-87,-55,69,0,-22,-23,-96,-115,29,-119,68,-102,124,120,-6,74,5,-111,-85,-99,16,-28,-92,-34,87,-42,-36,123,-52,59,103,-77,43,-80,0,-86,83,-81,96,-15,124,41,-62,-22,77,43,4,71,104,-62,-98,-13,-99,107,80,-121,72,54,-63,-13,10,78,-108,-95,-90,122,88,-92,-119,95,-117,-76,76,-115,52,-10,122,-108,-13,101,12,36,63,26,39,36,-72,-80,107,82,119,-57,-7,-118,-91,-55,-54,11,-30,-44,77,-93,58,-25,102,11,80,-62,111,-33,29,105,-63,-98,51,-77,3,-6,52,39,-50,-80,-5,-50,93,-103,-123,-77,79,-58,-101,-122,116,-20,-16,-45,110,93,-11,57,44,3,107,-118,32,126,-90,24,-60,-25,60,64,80,124,-22,-95,-57,-47,15,-46,-28,26,42,-91,83,74,42,1,78,113,-76,14,33,16,-16,37,89,108,74,20,-93,23,60,107,-22,-117,111,52,-97,-15,86,-127,9,-17,28,78,53,-17,5,123,-78,-120,-76,69,-76,-98,-42,-64,-17,-99,-113,13,120,126,-88,-35,20,10,44,84,-35,74,12,81,99,55,31,115,18,-125,110,2,-82,-110,-94,23,-4,110,84,-122,40,-3,-75,62,-62,34,2,-120,42,-24,-10,124,-46,111,-99,-11,57,126,41,-38,-14,6,27,109,27,72,-29,106,96,82,-69,60,42,92,127,-24,96,53,15,-18,-104,-79,-70,-102,102,-36,-84,32,-119,2,-77,-53,79,7,-24,84,115,103,54,60,-7,19,-49,-7,114,-7,89,1,-64,80,107,-22,-5,-2,-63,-26,-51,-108,9,-111,17,-40,-51,58,108,-55,-68,-117,-51,13,4,-17,-33,-110,-95,99,-117,-23,-71,46,69,4,119,103,31,-117,6,76,-36,106,-124,-30,23,76,80,39,6,18,-3,78,3,-118,-52,23,-100,69,-91,112,40,-16,18,-55,75,-77,126,-87,103,-23,50,7,106,-16,126,41,-127,72,75,105,77,-19,112,67,-102,-69,0,53,-72,-95,53,-4,-56,30,47,38,-60,100,-127,-16,-16,-97,-15,46,90,23,45,-18,29,-111,-38,73,-112,44,115,-93,-32,-104,97,86,69,64,61,-68,-10,-112,60,19,32,87,69,55,-4,123,-105,-28,-82,-1,80,-92,-77,52,-38,76,56,81,-40,-14,115,3,-14,-59,-115,-39,-124,-78,32,69,5,-123,50,70,34,61,-57,-108,-22,127,-13,81,35,-35,34,68,-125,-120,109,89,-21,88,107,-114,99,110,-19,-54,90,87,-32,-81,115,-27,-82,-92,65,-126,64,-94,-90,36,-93,-45,-121,26,-114,-111,118,70,10,-3,106,80,-101,47,125,-12,39,88,-81,10,-25,43,33,-72,114,-109,10,98,-98,-115,-88,96,-43,-80,91,28,105,-122,85,123,-58,26,-26,103,-121,20,-62,101,-88,-113,-36,-88,-66,-58,-46,87,125,-100,93,79,-108,103,-19,-45,-19,29,40,33,49,-48,-15,0,70,122,121,118,86,6,49,111,-26,-67,-28,102,-83,86,50,-86,-124,-104,-28,35,42,126,-128,-87,-70,-109,-94,52,-25,123,-3,-6,18,-49,-120,-62,-89,-37,99,94,109,-85,100,62,-107,-126,-116,110,10,113,-19,-52,-101,84,-44,93,96,-110,-26,65,-45,28,5,-49,-78,-48,62,127,-53,120,-96,67,127,34,91,49,57,-67,107,-85,60,-60,-6,-80,-77,96,127,50,-52,-34,-52,-8,-119,-60,-76,89,-64,-1,34,-25,99,-47,45,-46,-47,3,-85,100,-94,-14,59,12,47,-74,-49,103,-6,-29,6,-25,-2,-23,91,-79,-1,-11,108,0,-44,-48,56,75,-71,-29,-35,-100,-100,54,-62,-77,-46,-56,-3,-98,90,-126,124,1,-26,75,104,101,-113,68,-127,-88,4,39,-106,95,-67,127,-15,-36,23,-71,52,-118,-67,9,10,-12,-51,-77,104,-22,-39,-106,53,34,-67,-35,-38,84,87,-124,41,-98,-74,-103,-125,95,38,-31,3,-89,-107,-106,-24,-90,-58,18,14,-41,-9,-86,-93,-39,83,23,36,-56,75,-119,80,10,109,45,57,-36,-123,113,-68,7,13,35,32,-17,28,118,-119,52,-37,-102,-18,-1,-98,48,-69,6,-97,37,-4,-59,15,40,3,101,91,-31,5,-9,105,-9,-33,-31,-71,46,-99,-71,70,-77,-38,-7,-112,73,42,-2,98,53,48,-1,76,-117,58,-62,117,-127,-66,-120,-33,33,2,-35,67,-100,-117,-82,115,76,15,33,-125,-5,49,91,-111,84,27,24,-89,-87,-72,-35,-49,100,74,65,-71,52,-67,-128,114,41,-63,82,127,0,8,117,5,126,-108,87,8,20,-76,-102,123,71,-73,-37,36,104,-71,-50,-56,41,-26,-62,-105,31,70,18,8,16,-122,-52,-127,11,-100,-109,-35,-86,40,29,-78,-58,-84,117,88,102,18,-45,115,-54,32,-36,51,-66,20,107,38,-119,26,56,52,-77,65,126,78,-113,85,-92,-35,-70,-41,-47,43,-72,-79,-67,-24,-66,-7,-9,62,-77,56,75,67,98,-47,43,-78,-116,-2,49,65,53,20,102,113,-4,-12,-36,8,103,51,-79,-37,-90,49,50,-118,62,107,-120,4,79,-17,61,36,61,96,-117,123,1,51,-15,17,11,-108,39,-87,53,36,-19,-69,126,-72,-91,-90,123,-27,-51,-40,79,-61,127,-62,41,11,14,-67,32,-109,-70,47,38,-1,76,-17,-120,61,-104,73,31,-37,35,-26,106,-83,-53,18,-18,18,-21,59,93,-31,-85,75,-127,19,66,10,4,-62,45,-109,13,44,-74,-25,13,-47,18,30,-59,-96,19,-113,68,46,-5,91,-110,-115,-18,65,-90,25,-75,-21,1,-88,-91,13,93,-61,24,85,28,-17,55,86,27,-14,-60,108,-110,-18,68,113,-64,64,58,52,0,32,70,-52,-97,-100,-9,111,43,-88,13,0,-112,34,-104,108,-125,-9,-32,110,65,-64,92,66,106,113,-116,-35,3,121,-91,13,-75,-44,91,-88,37,-84,-16,-117,-1,-49,13,81,21,33,113,15,-83,27,-77,46,-17,-19,-115,-37,-95,28,83,22,-56,106,66,-57,63,125,53,-23,69,49,-25,-15,-120,106,-86,40,-107,-76,-96,43,101,98,55,4,-116,-89,-26,60,51,-21,106,53,2,86,83,-119,47,42,-49,110,-5,-50,27,36,-75,52,-59,-71,124,28,60,6,63,52,63,-67,16,14,83,65,-58,23,30,49,-27,-66,-26,-39,-88,-46,-81,-123,-61,-18,42,60,-22,-61,-60,66,92,-83,111,100,-72,116,65,-100,103,111,116,50,-5,111,72,101,-88,18,-65,8,-78,87,39,54,113,-70,-44,-128,-70,29,112,63,-52,-48,12,-27,95,93,-31,9,55,-70,-109,-42,-71,122,-46,-115,-58,21,-27,125,9,-82,53,-22,-50,-71,125,50,-6,45,50,-14,-72,95,51,-74,104,-86,57,65,-39,6,-10,-76,-23,103,127,17,-95,10,21,-52,87,24,-128,-36,95,95,21,-96,-14,-44,-8,74,-119,-123,61,-24,-102,107,0,126,83,51,27,-17,43,-95,24,79,-106,115,-64,124,8,-75,-96,118,-84,69,3,122,-97,122,96,-106,14,65,-118,-64,-82,51,-29,-78,-80,121,-66,74,-82,106,82,77,-28,78,-119,121,56,-45,-120,96,-116,-70,-13,41,-109,-91,-55,-49,-31,27,90,-77,-36,97,-78,91,95,-91,-116,-17,-42,111,112,-51,68,53,-21,87,64,106,-82,62,92,-68,-38,-25,-77,-109,-121,5,75,-108,-55,-38,-14,-87,74,-96,-62,12,-97,-91,126,-71,24,-45,97,-19,93,42,-10,-97,-5,79,6,-80,77,-111,-78,18,42,-61,-99,-40,39,-69,64,77,-123,-30,82,127,-39,66,-17,96,-82,-117,56,83,46,46,27,10,-70,77,16,22,114,24,-88,16,118,116,66,-70,114,-89,80,-25,-84,19,111,70,-86,10,-20,-114,80,-95,-15,-77,-88,-1,-121,26,-82,95,-104,-120,-7,123,-20,46,69,59,-76,-41,97,68,100,75,-12,24,-23,79,82,-115,81,-125,-69,-100,-46,-112,-3,44,-108,-121,-55,95,-48,-22,-10,-60,53,48,22,89,16,77,-40,112,-54,-110,79,-99,-51,94,59,-50,31,-55,34,60,64,-5,-103,-10,-58,-10,-115,84,23,112,96,75,87,-79,-106,55,71,-92,85,4,-76,53,-77,-33,-8,63,118,-84,24,98,107,88,-22,-88,-60,99,-41,-36,46,-89,34,-23,78,56,38,-66,-14,123,-80,-6,84,52,-56,67,60,-20,117,115,121,-126,-101,29,-8,22,-108,125,39,-77,55,-31,89,29,123,-46,6,-88,40,26,25,65,15,77,103,-35,-39,62,-58,-118,-25,-50,117,79,-26,-10,64,94,-19,24,44,-79,-67,-114,-114,-31,69,111,14,-52,-71,-21,50,-107,-7,19,-33,110,36,-22,95,63,-95,-71,-38,124,73,-114,120,22,106,-102,-88,47,-5,-18,98,-69,-41,-26,28,-101,-21,-44,-31,-26,-127,85,-41,-105,-31,-50,-120,22,88,111,33,-114,82,-104,71,126,41,46,-53,-12,93,-77,53,-55,-50,90,54,-38,-63,60,-68,-13,40,77,-28,-128,31,-81,-80,34,55,-5,-17,-110,-48,101,96,61,-8,-29,94,30,-128,13,26,43,-6,-60,115,107,-89,-69,54,13,106,107,-62,-57,36,-40,96,114,98,19,-28,14,-48,-50,-60,-64,90,108,-4,-97,75,-54,-71,-107,60,-101,-104,92,-17,-63,25,-60,48,103,113,59,24,51,32,-101,79,42,71,-83,89,65,-26,121,-115,5,-21,-68,-38,28,-91,4,-120,-110,7,122,-70,102,22,89,-58,-42,-57,-51,105,-112,33,21,-114,-110,62,123,76,-6,-83,-14,95,-46,-116,-55,-12,-88,-48,49,84,-64,95,42,114,-8,-126,-67,-112,-20,-94,76,9,-96,-38,-85,54,41,55,127,-46,-121,-38,72,-52,-89,7,117,-95,-97,-113,95,111,89,-105,36,61,120,46,79,-38,-97,96,62,24,90,-111,43,55,14,88,-58,-126,79,-69,48,26,121,25,-89,42,56,-43,109,-81,-50,31,-114,20,62,-88,-53,94,35,69,-1,-93,69,-96,-35,102,12,-86,-44,-79,-49,120,-103,54,-97,126,-96,97,-18,80,-111,-10,2,39,102,-74,-43,-68,-17,11,-89,87,6,-104,-9,53,28,102,-36,-71,-26,-83,-127,-68,-126,32,-96,66,34,87,83,-50,-98,50,-98,-81,-97,75,-48,-60,71,20,-9,108,-74,8,0,124,74,-57,112,1,118,120,-66,-27,-59,15,81,-121,52,-10,42,87,-89,57,31,-1,-74,-47,-89,-92,-123,-50,115,-29,126,-20,-107,51,28,-70,-20,38,-37,67,-114,49,110,-124,-109,-73,-72,7,64,32,101,-51,-98,52,-109,100,-2,-76,-107,-3,122,-89,51,-57,34,-38,-101,-9,47,92,-104,-38,-122,22,15,-18,27,9,47,-58,-20,102,-63,49,85,-71,65,-57,24,-78,-19,27,-113,-112,-48,108,81,-96,99,-9,109,-121,2,-127,122,-47,-67,89,-45,-17,-29,-59,44,-81,55,37,18,40,-11,-69,27,-39,5,-82,-97,0,61,-45,11,-70,31,-104,-3,-98,114,-67,21,-88,117,46,104,115,75,49,18,95,-8,-17,24,55,22,-97,114,31,11,10,-63,-76,39,57,-46,-62,34,68,42,-94,-109,-60,-41,-66,-86,26,-65,-67,124,97,59,118,55,-50,103,-25,-99,-77,55,-104,16,-50,51,-13,-28,91,53,-17,-82,24,73,-54,24,36,-63,-108,-121,-120,-61,118,77,-122,51,-88,104,-31,-115,14,118,29,101,22,76,59,-92,63,122,-66,-48,-7,30,-15,-30,-41,11,2,91,-5,86,75,-110,-87,71,9,18,101,-51,-17,-43,-83,37,-42,-86,-102,-115,106,-108,14,-41,34,65,57,-13,93,-89,25,-69,54,15,12,114,-99,-104,-36,-48,19,-101,-105,-51,51,-112,93,-2,69,122,24,-26,-14,-83,95,-43,77,20,-7,-29,-111,8,115,-102,-67,-97,107,79,46,112,115,-58,-20,-88,98,-30,90,25,75,-47,110,3,-8,94,70,47,22,-103,51,72,58,-12,7,-50,-91,-54,37,27,-38,-50,-112,31,-14,-76,118,30,-109,48,-123,33,70,-95,-2,-7,-111,-75,32,-89,-47,-6,49,112,73,-7,-65,-76,25,67,111,76,-29,-93,8,-95,45,-79,15,-56,23,-96,-58,85,83,84,-70,7,20,-52,106,122,-96,-84,23,33,-101,35,20,73,8,85,112,-86,-30,-14,-93,-30,-8,-39,-89,-27,-36,-107,48,127,-79,-77,49,103,-38,-112,31,-22,68,100,118,-43,57,74,-76,-127,-35,99,101,105,-26,85,-93,44,-1,68,11,85,93,13,-99,-85,39,12,-51,44,-33,-78,12,-63,98,-92,-67,-109,25,-86,64,-58,-5,76,-64,31,-68,-121,-90,126,52,20,-128,-28,120,-117,82,113,-41,27,-128,-39,-86,71,-102,59,30,78,74,94,103,-95,56,41,-128,30,113,46,-11,117,-96,48,-85,-28,30,76,104,-73,101,-89,-25,-79,-22,-103,3,2,83,34,2,-26,-20,52,-82,18,36,90,127,25,13,-21,8,-3,-38,112,-85,-79,-32,26,-72,15,-94,-5,-92,9,-4,-26,98,-26,112,69,-21,-84,-105,-102,-112,46,-60,99,31,-17,3,15,-83,-24,-123,-6,-47,-120,35,-100,125,35,96,-33,22,70,5,89,86,38,64,-55,29,55,126,-125,17,52,113,53,-82,-3,62,-80,89,104,34,77,83,-65,-4,89,2,-114,51,43,-28,-27,-94,-41,68,-37,-85,-36,93,74,-120,-63,109,-70,102,36,-93,-8,44,77,-92,114,50,88,16,99,-67,-9,64,-43,-64,53,19,-9,-70,89,-57,-81,114,-99,5,87,-100,-101,66,75,-120,-70,-31,74,85,-44,-37,108,-32,92,80,-16,123,100,-102,99,-38,102,30,112,-89,102,96,-6,-90,-80,-9,9,2,-40,-114,-128,46,119,52,-47,87,-41,-81,-112,-15,-107,79,15,45,-88,108,-22,19,27,105,-53,82,59,72,36,118,123,-93,-44,99,-8,-98,105,33,76,-46,93,-110,-51,64,-80,-58,-103,87,26,-4,-54,-93,83,70,20,-13,76,-52,21,-13,127,-93,-7,19,102,17,23,41,14,93,76,7,94,54,-81,67,-52,-61,-23,-92,9,-127,-125,99,-128,88,63,-118,110,-24,-76,-53,123,-79,-65,71,59,55,22,-64,-111,48,25,-79,-45,-102,-78,-85,-53,-67,100,0,72,-71,98,56,-6,-46,40,30,19,-42,127,-54,40,58,34,-6,21,-78,12,2,-42,58,-44,-112,-113,-55,62,-14,-25,-127,-40,85,-80,-72,8,29,-27,73,-36,-32,-21,34,-46,84,75,-123,72,-41,-92,41,-12,41,109,106,47,123,20,-73,-38,117,44,69,-119,-102,49,-97,9,-89,-128,-53,60,-65,-43,-39,-118,-33,28,-41,58,-41,111,-25,110,-58,105,90,20,70,39,-21,50,-114,-104,26,-98,96,-16,74,-85,-68,-35,-80,63,58,98,119,21,-124,118,-77,-11,-125,23,-101,-9,8,-61,92,-28,-112,30,-57,93,-49,32,-48,92,87,-96,-29,52,103,-97,-27,57,116,77,-25,-107,-77,114,-96,47,-79,-58,8,-72,-50,99,-113,-80,24,-19,-83,69,-6,92,-5,-115,17,21,-28,-43,55,39,-60,-55,76,-127,40,-43,106,-35,-6,-79,25,19,-59,121,112,-57,-111,4,80,-39,-77,-103,-89,-113,-38,43,61,-125,41,-105,-127,28,-33,124,-50,58,69,2,99,-31,-88,-83,-21,90,-56,-49,83,-119,113,56,38,92,61,-74,-2,101,-73,-53,26,-95,32,119,-23,-114,-7,116,114,-52,49,81,-88,-102,76,-73,50,38,5,-63,-49,-126,69,-124,-47,-13,-53,11,-42,-97,46,83,29,112,41,125,35,46,58,-17,-43,-2,-5,-34,-96,49,29,-13,-80,-82,-112,13,67,-17,84,96,38,81,49,65,117,23,-97,-60,49,-43,-34,-74,52,3,93,-93,-26,-88,-54,5,-113,-73,123,4,-95,17,103,-41,64,23,-90,-35,50,-112,16,26,-104,-119,-41,5,95,60,-31,58,109,-71,-26,-118,28,-71,-126,-93,-50,30,85,71,-31,-92,-48,-65,-48,-51,-52,112,-2,-75,74,-24,41,121,-20,97,122,-49,-73,55,104,-95,38,23,-83,119,-22,-118,45,-37,-105,55,-122,-4,52,34,25,47,37,102,89,125,-12,7,85,-6,-92,107,13,97,117,60,15,17,79,-16,18,20,-80,-3,-23,-70,-125,-81,52,105,88,-111,81,124,-40,28,-36,-44,-57,-96,-49,-5,1,77,-37,-73,-107,-79,18,71,-124,-70,32,53,33,-83,-34,43,59,71,-55,-53,78,33,-125,20,-97,44,15,59,80,-20,65,-72,93,88,23,-3,-44,117,68,-125,64,123,-30,-89,126,59,38,32,-31,-27,125,98,12,-43,-5,40,-59,98,124,-104,125,-48,-74,62,-104,35,73,19,-8,60,43,-6,-62,47,-3,100,37,-125,-100,49,14,20,-15,76,29,-125,95,-74,-85,-56,8,58,70,94,-60,-112,-37,-50,73,78,19,23,-56,82,37,22,92,-40,63,-49,116,113,41,-11,-5,46,-123,45,27,82,106,102,24,85,60,-108,63,-67,53,-126,124,114,-14,-108,64,-6,-27,-19,-101,102,-68,93,-45,-4,69,-109,-27,112,-111,-64,93,-36,-128,-78,-16,-79,-4,-117,-8,-40,87,-79,-62,-51,123,70,-39,-94,-91,15,18,11,-82,100,-104,-59,13,42,98,-51,110,102,-76,40,71,117,-81,-120,-120,79,-17,44,-128,-51,-41,-48,76,123,-20,-44,111,71,-41,-86,123,5,80,124,55,73,-76,-32,21,5,-43,-65,34,-46,-55,-108,-24,111,110,59,-128,59,58,116,-86,-34,85,-61,-111,45,-125,-47,-37,79,48,-56,102,-96,-94,-90,-127,-17,-109,-95,-52,16,-77,40,108,-85,-93,10,-25,-94,31,-59,-2,95,-26,-28,-88,120,30,-69,123,42,90,67,123,86,-24,-9,116,12,81,-92,88,-86,10,-77,104,-75,-119,-43,63,-95,-16,54,-111,-3,-54,-7,-96,112,-68,68,-113,-88,3,-37,-40,55,80,-128,62,-32,-13,74,-48,-21,-64,118,-78,19,-41,-75,-10,97,64,-126,-81,20,-79,-112,86,-20,127,56,125,-84,69,73,65,-53,101,118,-15,-30,-62,52,105,-59,-54,-87,-48,99,-116,-120,-107,-40,87,87,-108,-19,49,71,-98,58,86,-125,-55,-31,-38,91,-76,77,-119,-62,52,123,23,85,120,49,122,-19,47,-83,86,-15,-69,-86,-118,-56,-121,21,-74,-82,119,-39,59,87,-45,-38,19,-67,-13,-91,-84,1,54,-96,-58,-122,100,-118,-97,73,94,20,23,-30,-4,-7,-72,-30,-38,22,-121,-36,-85,50,114,95,8,45,-85,-89,93,30,-105,35,-53,87,-41,93,117,17,-61,-61,-113,10,-52,-99,89,107,69,48,-27,80,-75,-104,119,-76,-30,125,-37,24,55,8,31,-14,75,122,13,33,-13,-37,98,101,-51,27,-49,85,-51,-15,18,92,24,37,-122,-30,110,83,-17,101,12,-54,111,-7,4,-82,90,-91,97,-99,29,-75,73,-46,106,45,68,68,-35,-28,99,-74,74,-70,-111,-63,21,-22,86,-122,-80,-93,50,14,-105,82,45,-41,102,-38,-9,-84,-94,-89,-18,-50,74,120,90,-17,52,-63,-83,-17,124,-118,43,-82,-80,123,-119,-106,75,98,0,-76,61,107,-72,80,-27,-70,-100,77,100,89,-18,-49,93,-52,-68,-46,103,-69,-9,13,-65,39,-89,49,-52,-88,-77,-29,-33,-119,-105,96,-128,5,86,55,-94,-43,29,48,109,73,-76,62,-11,-82,-32,122,-88,-16,29,-40,-69,-59,52,33,77,67,63,-89,-106,112,59,-67,38,-33,-115,-120,81,8,6,-92,69,87,107,40,9,9,-31,-68,-117,-81,-110,113,44,-62,-85,-23,77,-6,84,-126,80,-45,105,75,-62,-8,-63,58,-2,34,-48,38,107,-16,-82,-128,-47,-44,-113,-99,121,-29,-17,57,100,-23,12,-110,42,34,-64,-124,5,-13,105,-128,112,-4,100,123,13,-125,-7,117,86,53,-128,-87,-122,-60,-18,-77,117,-35,-81,-75,100,-124,116,-110,82,77,87,125,-100,-105,123,100,2,-4,29,-127,-49,-77,-54,-117,-110,-101,6,63,-103,122,76,-40,54,-86,53,-103,52,-3,-118,108,57,65,86,-106,-41,51,82,-44,92,-63,4,-99,17,4,68,15,22,-83,-126,65,16,105,76,80,96,34,63,-115,79,-115,-109,-50,-71,-61,-89,98,-123,32,-88,113,81,-29,92,-36,120,110,56,18,108,-31,34,-24,77,84,-8,25,-98,-4,-102,-33,90,76,76,-128,-104,-105,-65,10,101,22,-80,89,77,3,-62,29,-36,-85,-116,120,-44,-107,63,45,-125,-108,16,-29,-103,-38,-19,-126,113,30,1,31,-127,26,-18,-56,-85,47,32,102,-109,-6,-120,-121,-50,-121,-25,-7,-127,-34,55,-114,-69,-34,-6,-44,123,25,-34,82,101,-21,83,-2,33,-23,-108,-107,106,60,56,-30,8,25,-46,-46,-31,-78,38,108,4,124,12,29,21,-87,89,100,-116,-46,37,2,-53,109,40,-48,77,-60,-64,-68,121,-84,-109,-71,12,-118,122,-25,-73,80,28,62,-88,-89,109,106,-74,-64,89,58,-27,96,-74,-62,-110,-73,-65,-73,-87,-128,-122,-72,6,29,22,73,62,-99,54,42,31,-46,-37,-87,23,63,114,10,-63,76,68,-24,30,-86,-20,-43,-25,-12,15,124,-43,38,111,-121,119,39,-49,34,-32,27,69,-5,80,86,-42,-51,-74,-71,-24,73,87,-32,-11,53,-24,99,-25,74,-11,-115,104,117,-78,-7,-113,-99,-103,-10,-20,121,-9,-35,-76,112,111,-68,50,-9,96,-108,10,-38,94,103,-73,-64,116,99,2,-18,-22,22,90,-105,-68,-42,124,-122,90,-52,-43,-6,2,-22,-117,-119,52,-76,47,72,-84,-19,-85,-124,15,127,-115,36,-39,-109,92,13,-76,47,2,107,3,90,-24,1,102,26,-17,-27,-114,-112,-74,-29,-57,-108,-21,32,-104,76,-47,-17,-77,52,38,106,-68,-63,86,-86,67,-28,114,-81,23,-57,-110,-81,64,-1,-97,-29,-25,-24,95,-35,-118,-99,-96,-11,68,-118,-84,68,-1,12,-39,77,80,111,-113,94,-123,97,93,-80,-117,-52,5,-24,-108,70,-27,48,-21,123,5,-98,-28,63,-96,-37,23,67,-33,-96,-50,-124,47,-58,-109,-64,20,-37,44,-101,34,95,-62,-76,-57,39,-51,10,100,94,-37,-72,-4,-21,114,-21,113,45,122,-117,-77,47,-82,40,-68,27,43,-99,105,18,-15,-7,112,27,-110,47,83,-8,44,-50,-86,-37,64,-58,-53,1,14,18,-33,69,29,100,51,35,-44,-99,-17,-90,38,107,-58,-103,106,-49,-90,23,40,-76,-79,7,-106,84,107,-44,-58,-50,-21,-10,-47,34,91,-9,64,20,114,-11,-76,-105,23,113,58,44,-91,-62,-55,38,-101,121,-22,100,81,-55,94,-46,94,-125,78,43,-128,-101,118,-103,-36,81,-8,-66,90,-3,116,-90,48,45,-49,104,2,44,-69,-78,28,-65,-90,-54,103,-71,-62,70,15,-31,36,-81,14,-103,-35,-60,103,-13,127,-54,-32,-93,117,48,45,20,-89,-23,127,59,77,3,-84,-35,-27,44,87,60,-16,-112,-56,37,103,78,-115,11,-3,-44,45,61,121,-106,-104,88,-39,52,-112,-102,104,46,-67,102,-91,-77,-13,-79,24,-59,61,-90,-34,101,118,-52,-84,57,-5,46,-62,47,-66,-18,121,81,102,32,89,-78,122,28,12,-110,-123,-19,-38,8,-78,-94,22,83,111,-36,92,60,-2,44,-59,-43,-2,-66,-29,-71,92,-51,116,-78,-2,39,124,103,7,19,92,7,-66,-100,107,127,-115,80,-3,59,98,-95,-93,11,62,99,-126,-61,-74,109,-58,87,-24,100,122,96,-65,-71,-38,-118,113,21,-71,100,-103,-106,-23,72,0,-55,-105,-90,88,73,99,37,-68,-108,59,-41,82,119,76,-41,-62,94,110,53,67,68,-62,38,18,-37,-24,14,56,-41,-121,-84,13,48,50,-4,-17,110,-77,77,48,116,8,111,-80,-63,-4,112,19,-9,-127,88,-45,72,-85,63,64,-32,74,-61,77,-90,-75,125,-46,-15,-99,36,116,76,0,95,-86,79,14,-55,7,46,76,101,-115,67,-124,38,71,95,-70,18,-18,-35,-42,13,-104,8,98,77,51,-82,-26,-61,-66,2,44,114,-27,-61,-119,-70,26,2,27,99,-99,14,82,30,63,-88,-97,13,97,34,-47,-99,-44,65,-13,48,47,4,78,41,37,11,8,99,117,-29,-59,-94,-7,28,-125,32,-109,14,-61,45,11,101,47,84,-13,-58,-49,90,100,-94,77,19,12,-24,-91,54,112,-48,67,5,-86,-63,47,3,73,4,68,-26,-64,110,-79,-18,-96,105,-35,-36,-71,113,67,36,23,-14,48,68,-33,-5,6,82,-56,-20,29,8,56,39,-33,121,-11,-43,-78,28,-29,-101,116,-98,-76,-81,-72,97,-16,107,123,-89,-47,-84,-67,-77,-107,105,29,49,102,-113,-41,-18,-24,-112,-19,54,49,41,50,-25,84,15,87,61,20,63,-118,42,103,33,48,-48,-121,16,82,90,-13,6,-40,2,-74,-85,-68,-4,-14,-76,17,-101,81,-80,7,-117,-64,-54,21,-50,102,-2,99,21,-74,8,74,-36,-89,-75,2,28,-29,-105,53,126,85,-35,71,-118,2,-55,-84,2,9,-20,124,83,4,76,50,95,-104,45,81,88,-113,10,66,44,-110,122,73,-78,92,-85,5,3,17,30,-32,-127,26,-53,34,-75,81,54,7,96,9,-42,109,6,-15,-13,119,34,-126,-102,67,-70,116,9,-12,-88,19,-9,85,91,-26,103,39,92,116,88,-87,33,-43,120,-68,-87,-53,84,-99,-28,96,-59,3,48,12,-18,87,21,-88,86,-56,-36,63,33,-80,-97,-93,116,-36,-38,100,-65,-62,-87,66,-65,102,104,85,73,60,-96,77,103,-80,-70,-99,103,-6,-67,1,-1,-81,66,-80,93,17,-58,-44,90,63,-35,-59,39,-56,-49,83,71,29,-7,-111,92,-114,-75,-80,-54,56,-107,-7,-48,21,54,-124,-3,80,-49,-13,61,-115,-29,-60,-78,96,-105,-110,123,112,-68,126,-87,53,22,70,16,-40,-90,-74,82,-16,29,-70,-84,-47,14,-117,-3,52,23,64,-84,74,-37,6,-13,-57,108,87,-100,59,82,45,87,2,-39,52,57,-79,84,20,-65,-33,78,-96,-61,-61,63,34,37,-16,-19,12,101,-119,-97,27,-13,21,59,32,9,57,-124,127,6,-105,118,80,-31,89,98,76,83,56,85,27,102,16,-57,68,3,-26,5,-95,-77,23,-110,6,58,-21,-113,-78,26,90,-16,35,-23,46,58,-14,102,-117,80,-108,-47,10,83,-42,119,-49,-38,-58,25,-100,-80,40,-54,-122,-45,80,-85,-77,87,-2,-35,-94,-115,63,86,111,-75,-47,-114,-47,-35,-10,84,71,-111,101,123,43,-99,-22,106,95,-17,-94,111,96,10,-3,-89,104,71,22,-52,7,-99,-90,32,-11,106,-7,-112,78,99,-38,-81,-104,-30,30,-16,-110,30,-31,-125,-113,95,-19,-50,-86,-66,111,-50,26,-74,-66,109,4,70,-4,-14,-30,-78,-83,48,-105,-45,-2,-86,-2,102,118,-62,83,37,58,53,-112,89,46,-25,75,22,100,-66,49,95,-104,125,88,19,-76,-35,-40,-83,20,54,-106,116,101,39,-106,32,-82,61,-80,-52,-45,-86,39,103,-71,108,121,120,-126,-56,-24,71,52,70,117,9,5,110,-39,-56,-97,-79,77,71,-90,-97,3,-8,-64,-102,-99,-6,59,-100,115,112,-5,105,-7,85,-76,-65,14,118,65,10,23,24,68,69,68,-78,-60,116,13,40,-83,-118,-2,-43,79,96,-79,-7,-19,-56,-93,-47,-63,-5,96,19,19,94,31,30,22,43,61,121,61,-49,116,-17,89,-104,-41,32,29,-111,121,-109,-51,7,88,16,-80,-105,115,-25,51,-6,-61,91,-84,-41,69,-80,-12,-70,15,39,75,-38,68,40,45,80,-71,62,-22,111,-51,11,-9,44,29,-114,-27,112,105,-68,51,29,-105,68,-106,-95,-109,-13,-82,51,13,-51,-48,-103,54,-91,33,50,-29,17,-65,-46,123,108,-73,-120,123,-52,100,32,-110,-76,43,27,33,-43,-13,52,-79,-30,-86,109,41,0,103,39,10,-57,-90,49,106,-13,-28,-52,124,-15,10,74,52,83,91,-63,95,-23,-124,26,11,-44,114,-48,13,-57,114,-108,-60,99,39,27,-101,117,82,96,30,5,-34,29,-128,-74,-47,-33,-6,-35,-121,-112,-35,109,-118,-69,117,-80,-18,20,-102,24,-33,47,1,-117,101,4,74,-64,-5,-13,-57,-65,-127,25,-107,125,0,-78,27,61,-100,-1,-84,-29,-60,110,-17,-75,-19,-63,-56,-25,21,107,-83,-100,-33,-89,-48,-3,46,88,-121,-55,109,83,29,28,98,-64,92,-29,-65,-63,-26,47,-59,-73,4,65,-86,30,-111,1,-21,26,-88,77,-119,-1,-35,22,-109,-86,75,-54,113,-29,-95,24,-40,127,97,-77,-24,43,-85,69,80,-56,-32,61,125,-18,-105,19,9,65,-2,-18,9,90,2,27,127,10,-15,-57,-76,-37,11,-51,109,28,-55,-63,90,69,48,-13,17,2,-53,125,22,98,44,-96,-94,-116,79,12,-2,72,-11,44,65,88,64,-112,76,61,72,-103,-29,106,-123,-36,91,72,79,92,-24,78,-121,4,-93,74,-28,83,-109,-98,-43,-57,92,98,-23,92,-99,63,10,83,-39,94,50,79,-111,-32,-124,-19,-34,-26,56,60,-79,40,68,-72,91,115,-101,-73,-55,36,-85,3,-86,-73,-113,34,-83,-59,103,10,3,-98,53,-90,112,-114,-101,-1,46,58,-108,-77,-122,26,29,-87,52,51,25,-51,0,32,-61,13,57,67,-108,-50,97,-36,-67,8,117,-124,-59,28,95,-112,-86,-50,105,-54,-108,-111,10,124,53,-1,-127,-43,65,35,-42,-28,12,63,-92,-97,-71,22,-119,-47,-42,10,15,-50,-23,83,-24,-28,3,-42,114,98,120,13,20,69,123,-101,108,29,-36,-44,87,15,77,56,74,-89,-23,65,-12,19,54,66,-31,-16,79,-8,-43,111,-46,-48,-111,109,124,-17,-87,69,15,61,-28,108,118,43,-55,53,74,-102,-72,-58,-88,-54,83,-80,-38,56,116,-80,-66,117,-3,105,82,74,-125,-75,-120,-58,43,88,-5,6,78,-72,-42,4,85,-49,-55,88,-79,-51,90,-33,-100,123,127,60,-115,20,-19,-97,117,9,90,-32,-123,123,-98,-15,-75,122,92,94,-86,41,40,24,106,-60,-39,73,68,93,-91,-86,-41,-80,-120,-27,125,-87,91,-40,-41,-9,5,34,65,-123,-111,2,35,113,83,-66,114,-111,5,60,126,-93,-105,-35,90,57,-68,11,62,-117,-33,51,-52,-45,59,-43,117,36,69,-95,97,83,64,-62,-81,45,110,88,102,-125,1,-51,43,95,43,-22,107,-97,25,-12,-122,4,100,98,-64,94,-21,-37,45,-38,-104,119,64,-74,29,-123,-46,102,-2,-40,115,-31,-8,18,21,-115,27,-80,15,2,74,8,75,82,90,88,10,37,-99,-105,-82,77,110,-49,-104,-1,35,40,80,-97,24,99,-94,43,43,-63,-40,10,64,-3,20,40,-22,77,113,-71,-79,-82,-44,-53,-106,-95,110,-124,-121,25,23,86,104,-96,97,-27,-14,74,54,120,49,-67,-128,-9,-30,-33,72,107,-12,18,-60,21,-91,77,40,38,-12,111,7,-43,36,-15,33,-70,-108,14,-89,44,85,112,-85,-109,-123,-72,57,100,15,-124,-48,98,-111,60,-17,85,11,90,-105,7,-116,-10,91,-10,64,59,-107,-121,54,-128,-98,83,38,64,-25,36,46,20,-96,-108,-71,-1,-17,101,26,126,67,-89,0,77,32,-72,42,-11,44,-14,119,84,-31,-29,-21,95,-8,-74,123,-128,30,27,94,-51,38,-11,45,74,20,-74,-33,-115,-122,41,7,80,35,18,33,16,-6,95,-111,3,-30,-101,15,-59,-92,-69,-67,-86,28,-43,98,38,27,-111,-126,-34,40,68,83,106,-95,-26,86,-54,-102,-110,11,-122,40,-37,30,112,-88,38,-8,-46,46,81,90,-40,95,-61,-109,-110,-123,-44,127,-83,-73,77,81,-23,105,32,81,-55,77,62,115,32,-70,-62,-123,-33,-44,-33,-36,-96,4,52,86,127,86,38,-16,84,21,106,-12,17,43,53,-98,-80,-125,-69,-25,-70,-72,34,6,91,-119,48,22,0,-33,-115,-18,-19,42,-34,46,-92,-27,106,-113,7,78,44,-123,22,-116,35,14,18,50,-110,-112,113,-91,-51,28,109,-83,-51,86,73,-17,88,-64,-114,-19,30,-33,30,-1,-121,-109,86,-58,51,104,89,119,-76,-28,-90,-95,-100,30,-77,-23,-14,-99,55,69,-55,125,72,58,-112,39,67,54,-6,6,76,50,92,89,97,4,52,3,96,-47,-26,126,80,-80,-100,16,53,-119,-36,123,106,-76,67,53,5,58,-13,31,33,-67,111,-42,-16,7,-111,43,51,-27,48,-105,38,23,-110,-17,-12,-98,89,-66,-1,64,118,93,-75,-32,3,-93,-115,65,21,7,-25,126,59,45,-16,-26,14,50,2,107,-19,-110,-34,-107,75,-11,-109,19,-61,54,-115,-63,123,-39,98,125,-94,121,-16,-24,-11,2,77,102,90,-121,116,-55,109,68,6,52,-110,119,65,-119,-47,6,22,103,-121,-32,104,119,-38,-16,-100,49,-117,90,109,-90,124,-92,61,-115,-107,54,-72,93,27,-79,89,60,-26,-77,123,111,-124,-89,-54,-94,108,-119,55,78,-108,95,123,59,-49,42,36,-4,-28,-7,-99,-42,-100,106,59,-65,-24,-100,115,-6,91,-5,-93,32,-77,35,70,-90,-7,-74,77,-20,105,114,49,-6,40,-32,-91,76,-32,-126,-83,-81,84,-103,102,-69,-99,-127,87,113,80,-69,-108,-13,-29,-43,-11,-126,-113,-90,-22,-11,79,-107,77,119,-104,7,-64,62,26,77,-83,24,-90,115,-37,10,-22,-76,-13,52,-57,-52,-63,114,-38,94,-56,-96,78,74,-95,85,-82,99,-66,59,33,-113,-78,-97,10,50,4,32,102,5,-105,-76,-69,-72,-19,69,20,127,94,-57,-26,-117,-7,-38,24,126,-81,86,91,28,35,-91,59,-126,-39,9,-58,124,101,74,120,94,-40,14,-31,26,-5,-90,54,50,-56,-108,80,19,-37,-39,-45,-22,-107,37,53,38,-126,-117,9,-102,-104,83,-73,-125,90,-106,74,109,29,21,-76,-42,-51,-98,72,52,-45,-56,20,51,-1,122,91,-111,-106,-69,55,-108,-93,12,-18,123,11,-3,51,51,96,-100,91,35,62,70,-39,33,-64,-87,-51,-54,-87,15,-81,-125,-111,14,-109,126,126,-36,65,-34,46,-89,70,-119,-49,-122,-47,126,-87,88,-117,62,-89,29,-65,103,100,-107,119,-88,-117,25,-89,9,-36,56,79,9,-95,66,-5,54,-2,95,-124,-95,-93,-126,-9,-54,81,-106,21,69,122,105,-37,-124,98,-25,108,84,39,-9,-97,59,-25,-67,18,-42,3,-105,117,76,79,35,48,-76,-107,78,-75,3,-81,-61,30,-88,-19,101,-118,-67,76,-99,-99,-82,103,-94,112,-71,-105,-24,-91,-26,-110,90,120,62,-116,-20,83,75,41,-7,34,-77,23,109,107,94,-125,74,-78,26,-13,27,99,49,77,-73,100,-115,-36,0,88,123,-65,87,77,-108,-24,93,-23,-60,-63,-44,0,-96,88,-19,89,108,119,19,102,-103,123,69,85,-68,-99,89,11,-60,47,-106,97,-53,94,-56,116,52,-1,-68,6,-55,-107,-3,-9,-59,78,-21,-69,118,107,-105,-3,37,127,-37,18,-117,-79,-43,-108,76,64,-121,-25,-52,68,124,33,-2,27,52,-71,88,14,25,-115,92,110,-36,-16,-82,-21,57,30,-57,-105,63,-75,-72,30,113,-92,22,56,-77,-20,68,98,-20,-15,79,21,-25,106,115,71,32,20,48,15,112,38,-124,48,122,-70,115,47,62,105,-71,-41,-85,127,-35,-21,122,110,30,-70,-6,9,-103,122,-68,-45,42,68,9,83,93,117,110,8,-42,-82,13,105,-26,21,98,-42,27,110,-123,10,109,31,22,29,22,71,-98,-5,7,-91,-112,-32,-56,60,29,-126,92,-7,-64,-77,72,-20,4,63,-54,-128,74,-53,-92,6,-89,-20,-92,106,32,-94,-50,88,52,46,74,22,-119,-90,-69,107,8,3,13,96,-64,28,-59,58,55,-102,97,110,-106,74,83,-95,-49,-106,-26,-93,9,-19,20,-63,87,71,-28,-52,125,26,49,-73,-11,112,72,-117,-65,88,-33,21,14,121,-29,-74,-128,4,102,125,112,-49,12,118,-28,82,97,16,-82,-7,4,121,46,-71,28,85,50,78,63,-94,74,107,-59,-48,-24,76,-112,93,-47,-67,-32,119,84,108,122,-67,-113,-17,33,-63,74,52,23,-10,-96,27,-54,49,57,-103,-125,62,20,102,7,-20,-58,54,20,109,-18,-78,107,31,-85,5,-32,-90,-61,98,6,64,104,81,125,-100,51,125,104,56,126,24,50,22,23,-100,-128,-82,-86,109,-83,30,15,23,123,-89,14,-48,107,-61,-92,-65,-75,49,-82,-36,-124,-36,-12,10,0,-105,26,119,-55,-47,-37,-38,-17,48,101,120,-118,-92,-89,18,-14,-50,-72,112,-105,-41,-106,-114,-5,87,-100,-125,102,-7,126,-23,-25,71,-111,-11,123,50,57,-84,-66,-101,-76,-106,47,-23,39,-28,102,-65,103,32,-14,-125,82,34,28,-18,10,84,-109,79,32,-112,97,38,56,-36,104,68,-78,-80,93,-95,-70,-6,27,41,33,-120,125,90,-18,-97,30,-51,53,-79,-74,92,-33,-102,41,-72,4,-27,-102,28,-56,114,-117,126,121,8,-126,49,122,-105,-56,-127,-51,63,84,30,-76,-13,49,-112,57,3,127,-111,-45,53,41,-71,34,-85,22,-114,-34,38,97,52,-45,44,4,-111,-35,-98,-24,-53,42,74,22,-89,-19,-119,112,-21,-118,-86,119,71,-52,-88,26,52,35,126,21,-51,-110,4,-120,-107,65,117,-8,-72,47,-66,72,85,3,73,-89,-100,-36,-114,-97,87,72,-27,-111,116,19,71,-53,-68,-121,17,45,-83,-28,116,71,-3,-29,-60,-125,-55,-64,11,4,-123,53,42,-24,-37,104,-22,-2,-77,-122,-45,49,91,101,81,44,-72,-64,-100,-107,-51,-26,108,-4,118,-80,-75,-23,-11,-102,19,-18,-18,125,90,-91,102,8,-54,-35,-35,-84,41,-115,-99,30,21,6,24,102,-108,124,28,39,1,-39,9,26,-8,-9,114,-93,76,44,72,-72,-24,-57,127,-3,-58,16,-1,67,-41,29,36,-92,-31,-87,-124,-34,-23,15,-44,-38,-19,-87,-47,57,118,-2,8,51,121,-82,71,-14,-41,-84,-62,79,118,-20,-12,16,48,5,-127,17,-83,28,54,-95,-89,-97,3,-18,40,-21,45,115,124,15,89,-118,-125,-19,23,-58,-1,2,38,-18,-121,-48,81,39,19,-24,-64,127,-46,19,-16,80,-128,55,121,-43,-73,93,56,-37,123,-62,14,36,-127,42,-117,-43,-99,38,-19,-46,-112,-70,-128,24,-79,11,23,-34,-99,-121,-81,-110,88,54,-80,-51,51,83,10,-76,-53,-58,-35,-128,52,20,27,-109,119,24,51,-19,97,37,112,112,38,-65,84,120,67,-8,67,6,-104,-94,-103,118,-1,30,-94,-127,-50,78,10,58,-97,-95,-42,107,-41,21,-88,63,27,-55,-28,-67,-39,-23,-118,-108,91,-1,-9,16,-37,62,46,-80,-82,1,50,-29,-55,48,-41,78,-112,34,12,-53,123,41,-94,37,108,-16,-42,46,1,-123,-50,71,3,8,86,-39,-24,-82,-86,20,22,8,-72,51,119,114,-110,-55,115,-15,74,83,93,93,51,122,3,-125,28,14,59,41,-56,107,-17,-21,38,-59,71,-23,0,111,79,75,113,69,-48,-17,-110,38,-29,87,32,50,4,-41,-56,12,-27,-77,-87,-113,-4,-117,-99,-20,-61,115,-99,40,-99,2,29,26,119,-86,112,-95,-31,4,-21,-102,-53,94,-82,45,-65,75,116,-85,-17,-109,-111,23,-23,-110,1,-97,100,29,80,-90,93,-18,25,95,112,-22,72,74,3,77,-29,-48,-106,-117,94,9,95,97,-109,-104,-124,-94,-29,113,-1,66,33,-28,12,91,-88,-102,77,-16,-116,-65,95,-79,-107,-76,21,78,78,51,54,-51,-123,2,40,-105,14,-90,64,112,124,49,-124,71,-114,97,-3,3,-83,-105,-50,59,-63,94,35,73,120,-43,116,16,-91,-46,-18,123,-97,-26,84,-119,72,-117,-108,-21,-118,-84,75,34,-59,-108,-104,-26,-11,70,63,53,-81,-65,21,-63,-55,-108,-35,-125,-58,-115,-16,126,-72,7,0,-76,-13,-54,59,81,-118,-12,-67,121,5,27,-23,-6,-79,-125,-14,-19,-45,80,87,-56,-118,-85,-37,-43,72,71,-49,-22,116,-121,-90,-59,49,-91,31,46,-62,34,89,-4,12,23,40,26,-7,-54,120,-89,-37,-39,88,42,-18,12,34,67,123,61,-91,46,54,-38,-104,100,-75,74,-36,0,28,15,113,-44,25,-56,103,28,-16,-92,-100,-7,58,28,44,-75,-121,34,-113,38,-99,66,-2,45,17,-19,11,-45,41,-20,-122,-72,38,110,-58,6,64,-86,44,-73,-70,-45,-93,121,53,36,91,-41,52,17,43,-71,-90,14,110,97,-53,36,-75,-32,122,115,29,102,-88,-46,92,53,-39,20,-102,46,-91,117,-26,36,-108,55,-101,-120,85,82,14,101,-81,-26,115,-24,33,-47,18,-108,33,-18,-50,-46,-24,7,-125,-71,41,99,-66,-2,-14,-25,10,-112,-74,47,-43,10,126,117,53,104,-77,-57,-30,10,34,93,69,-116,65,24,81,90,88,115,89,-90,72,43,51,10,-37,55,-12,-4,40,123,-85,-90,123,8,13,109,105,112,64,-16,25,-83,44,-54,-109,99,-74,54,-82,104,-20,64,-37,-3,-17,-72,40,14,-64,89,36,107,124,-84,-74,60,-47,6,-98,-125,63,112,-41,-70,-62,115,-56,30,14,127,52,109,-38,27,-112,76,-65,114,78,26,-53,77,60,-107,-118,-120,24,-74,-96,48,29,49,-15,-9,-115,1,58,-21,104,-117,-91,-109,-89,-26,-84,82,36,116,121,52,-28,-50,-103,-87,-93,-103,93,-108,49,-39,37,-115,38,-37,-28,-2,-37,-26,19,11,-120,-68,14,-107,-49,-41,107,17,24,24,-100,6,-7,46,-122,102,35,-110,93,-53,98,-84,38,65,-8,-6,-99,13,23,-5,-4,24,7,44,86,66,-111,67,-65,19,9,-92,114,34,-26,-43,-61,-11,48,29,58,-57,5,-105,-33,77,0,-41,22,45,-51,-44,-99,20,-61,-49,-20,47,-29,-30,10,-11,104,99,21,-11,57,44,108,-84,122,-15,-67,-104,39,-71,-83,2,14,127,5,3,-87,98,23,-9,104,-110,-79,68,94,95,89,40,107,24,26,-97,77,-111,-100,112,-111,-97,-36,49,-69,-95,31,-96,-45,89,127,-1,31,85,-5,-53,-6,-9,114,-53,-69,-102,16,113,84,-6,62,-73,-15,-18,-44,68,-105,-36,127,12,-27,-28,-42,-86,93,-121,-19,67,51,-31,51,-119,-74,86,-111,32,73,35,18,-19,98,44,-82,-84,-84,-106,70,-45,-60,72,50,-67,-126,-5,-67,113,-89,-62,-23,28,11,38,-2,-14,52,-54,-110,-61,4,70,-35,118,-80,-46,-11,-100,-54,-100,0,39,-70,-124,49,-120,-69,102,39,44,-115,-49,-50,-102,65,59,16,90,69,53,-27,-113,20,-47,-115,-28,39,-19,-19,-114,75,59,127,-94,65,-54,-27,-115,-46,-85,-4,1,-43,127,-98,-21,-74,75,-67,-124,22,27,-42,-27,53,-45,127,36,59,-44,-23,-126,-59,-90,-83,86,99,-86,10,108,-99,-45,91,19,115,110,106,85,-83,-16,-33,122,-86,-120,-87,67,-4,-57,4,11,107,-58,-2,-128,-12,-111,-5,-53,-68,-91,95,-68,85,19,-40,-32,20,10,58,-65,-9,-36,-56,79,37,-64,-12,-33,88,123,94,-124,-62,67,-2,41,35,114,31,-116,-100,-32,86,-17,-81,67,-85,-3,14,45,5,-78,-87,-110,83,47,-65,-121,-120,-114,-9,-19,-7,-33,61,74,-40,26,-9,-21,106,63,-70,117,78,56,76,-121,-77,50,104,-125,-32,-117,80,14,87,30,-59,69,-101,43,-98,-11,-23,-10,125,52,97,-19,-56,-94,-108,-41,-119,-38,24,-42,25,65,-39,18,-126,-4,109,95,99,7,-102,13,96,110,74,-89,15,-3,6,73,61,35,-78,-83,98,106,72,116,-127,82,-15,54,-17,2,88,31,111,-37,-102,-24,69,-7,-57,-6,-62,-39,-79,103,74,113,65,117,-32,37,123,-5,59,-15,68,-121,-78,-65,94,120,104,60,5,117,61,4,-85,-88,-123,68,-65,-101,46,64,-80,69,-19,-57,97,-27,-47,54,84,104,44,-15,125,114,16,-23,-124,-100,-87,36,81,-34,-77,-73,95,-126,-120,-27,-20,29,66,-80,-64,77,105,-100,44,19,-80,-18,-27,27,-92,79,116,12,-18,-15,-71,45,116,-27,14,-4,-88,1,-110,51,-101,-14,-77,-120,60,-40,-26,108,-123,116,111,124,93,-74,87,121,62,-83,1,2,-64,-69,11,-45,-79,110,-55,67,53,27,-79,-74,98,-37,97,99,26,110,-91,43,9,-43,80,-64,20,60,-36,-79,-113,-103,-23,-31,-52,68,-112,-7,94,-30,73,-25,42,-111,87,-63,108,-100,55,-94,-13,-1,-29,-59,38,-16,-85,-80,-11,0,47,96,-110,-62,-17,12,-54,-90,116,-12,-6,-128,-31,-3,-102,103,-11,39,-67,-64,-109,0,64,58,-118,-18,93,95,-87,88,-31,102,104,-62,-36,-61,-105,-26,46,-53,93,-24,-10,-54,121,-22,29,117,-70,82,-124,-103,52,-122,84,-76,-64,7,-118,-6,52,-82,73,121,-65,108,64,80,-27,-44,81,-107,-88,-39,-68,-59,9,65,-73,84,-100,-82,26,-56,35,-66,-15,75,-44,51,-51,-65,-62,-84,-19,-31,51,78,-112,-73,100,82,93,-92,53,61,43,-66,5,-63,31,-69,-38,26,48,127,-30,24,-71,-67,-60,-49,-101,-26,-43,105,10,-127,-55,-37,116,38,-63,-109,3,-67,-42,78,-59,110,-103,-17,10,17,-89,-47,-47,62,-41,-51,-16,-31,-41,77,-122,15,94,-96,-8,68,37,116,61,-123,101,-122,-11,105,109,45,-94,-111,44,-52,-113,-74,-97,42,-99,114,105,122,87,-59,85,-89,11,120,21,-51,30,-109,-128,-10,120,-49,-75,-19,-79,-26,-32,-28,59,28,-44,-22,-113,64,-71,109,-84,-11,55,-55,-105,114,50,-71,-111,77,36,99,-100,80,-26,-64,118,54,42,-121,-128,56,-10,16,-105,30,93,19,-99,-75,-74,-50,85,36,-122,-84,-72,-20,-63,-23,-73,-53,-86,-118,-9,96,75,-39,96,59,90,-127,-106,42,-122,46,12,-18,29,-94,33,-84,108,94,-2,81,-58,-75,85,61,122,-43,22,101,45,94,-115,-100,2,-63,-128,106,-49,5,38,35,-8,110,-50,35,-114,-114,115,54,15,37,20,87,-76,84,-13,48,14,9,-99,-93,43,-55,-82,54,-58,32,-91,112,77,34,23,-40,62,-100,32,84,-3,-100,93,17,66,33,19,82,117,102,101,-33,112,-90,-9,114,-1,-66,-71,-103,-38,-86,-101,38,-89,41,-113,5,-40,45,68,89,123,-107,3,21,50,-75,58,-73,5,-67,-64,89,-117,-78,94,16,36,61,-124,45,51,-18,-18,-119,69,22,97,-55,112,23,88,119,65,-103,-62,-97,19,-15,-47,7,-109,-84,106,-5,73,-41,81,34,33,20,-46,-108,-109,-102,67,-116,81,67,-40,-9,-49,42,-67,-57,-33,-38,-89,10,121,-36,-113,61,28,-94,-67,-28,52,-84,-38,-96,117,-44,-110,-17,-116,-53,-53,-51,29,54,98,-76,18,104,124,10,-36,15,47,117,83,80,34,-62,102,108,91,-112,-116,87,74,-68,55,25,-34,-10,66,51,-47,-123,-67,-122,57,32,-96,-87,76,67,31,1,13,96,-64,-15,-125,-41,-124,-77,99,47,74,-16,36,67,108,3,105,-44,97,44,-53,-4,-9,-120,99,-55,-30,-122,14,8,40,86,-64,-34,118,-65,-23,106,-95,-26,114,89,97,71,-108,-59,-10,10,-60,61,-87,-19,-4,-28,-32,-126,-124,-123,109,120,-107,-1,35,-1,-36,55,-47,3,-17,121,31,103,118,79,127,-55,125,-80,25,-4,21,-32,-19,70,-95,-104,-2,-92,126,90,97,60,41,-78,-24,20,49,-33,-79,121,56,120,-102,-19,100,1,44,77,-8,113,74,-46,-127,-28,46,-64,-12,-13,-15,-105,84,22,86,37,-56,11,89,110,-83,-95,36,-40,-92,19,-17,76,-54,83,4,-107,127,-82,-25,-85,35,33,-111,-72,76,89,-123,107,-98,-96,95,59,75,-103,28,-35,52,-47,77,-76,87,-14,-27,-92,-45,117,67,-13,5,-56,75,-95,-116,-34,91,-81,-35,83,85,123,-43,-38,89,36,-80,10,-112,-73,104,117,43,-106,47,113,51,-53,-84,93,-84,-86,0,-82,36,-128,82,33,11,-118,-33,-6,-122,-64,98,81,-44,-49,-104,44,35,126,-20,-71,-73,-126,46,44,-17,67,-99,-74,-48,66,-38,-63,-62,-25,92,-61,-28,73,49,45,92,48,85,-91,105,-98,-95,-69,-26,-76,108,80,-30,-56,102,47,-70,89,-78,-31,-112,4,-1,6,-118,115,-85,60,-62,36,72,-17,-56,-92,-60,-104,-54,-53,49,-100,-2,-106,-115,24,-56,-106,85,33,54,-60,-8,44,47,5,114,-79,-77,44,-28,-120,41,90,42,74,-57,-90,-16,79,-67,-88,9,106,-81,-120,-57,83,-97,34,7,-107,-92,89,89,71,113,-78,-22,-59,40,33,-58,-32,-85,-50,58,96,-19,70,-31,-39,90,-21,118,66,-125,-104,-90,-42,25,98,-111,102,44,-4,-88,60,-62,79,-81,-35,-117,14,46,86,-47,6,-5,101,-12,-3,-93,43,42,32,-111,99,96,-120,112,-27,65,-6,89,105,-67,35,-41,57,-126,-98,-22,122,50,48,0,-54,-46,71,45,-125,81,101,-128,23,118,22,-29,7,-26,-95,117,-60,25,-126,74,86,-53,-8,-85,-86,-62,-28,124,-39,65,90,54,64,-77,-128,-1,-112,105,-77,-84,-40,123,53,-46,127,-124,13,-5,63,123,-31,-74,-36,-16,-83,101,-124,-24,13,-5,27,13,48,92,-98,-115,-98,-111,-10,-51,102,98,-81,-82,107,-1,-40,-115,97,109,-52,24,-46,109,50,40,-111,43,71,-70,-9,-1,-48,-23,110,-41,34,-13,108,37,45,-28,-4,-10,-50,121,16,-119,-72,-45,-86,18,9,-66,64,-36,33,5,126,48,93,19,11,-62,-13,-125,95,-116,-6,-61,125,-6,67,111,-4,19,2,82,18,48,-1,-54,-66,20,45,-103,15,94,-91,33,-15,-24,119,82,116,15,67,30,111,-106,90,80,124,-104,71,66,120,59,13,-20,-94,-124,65,108,-95,-80,16,-101,-38,-24,14,25,-69,108,83,90,98,-17,-96,-64,-89,-29,-30,-11,52,105,13,53,2,75,-101,99,105,88,-56,72,26,23,-13,122,-98,67,71,-29,87,7,3,-114,58,-122,-70,-9,126,-30,111,69,-16,56,11,103,94,29,-61,7,-32,23,-6,-6,-31,-63,-47,67,41,74,110,57,97,74,5,61,28,-65,43,54,-22,-115,-126,0,5,-29,-83,-3,-79,-54,86,-50,22,21,-93,116,34,68,77,-76,-55,85,-116,-31,44,-115,-34,84,64,-42,-102,-13,43,85,100,-60,44,-102,-54,120,81,-79,-104,103,59,107,-65,-69,89,-44,121,-24,-7,61,51,75,42,-28,70,-110,110,-102,76,117,-28,-67,-12,102,68,-81,18,121,-33,56,-19,-27,-124,-110,115,-46,108,-83,30,4,105,-9,-17,114,61,11,-97,-79,17,0,88,-86,101,7,14,58,-48,62,-42,121,39,-49,-100,-38,56,94,27,119,-20,7,26,-99,-78,64,120,87,-83,-105,108,-44,-56,76,-2,-117,26,21,-3,8,58,-118,-100,50,-13,65,81,-74,-14,-96,67,9,27,-122,-73,102,51,112,-60,-13,-15,127,-83,-40,-51,-81,-120,16,-7,100,-116,83,114,97,59,121,-53,56,-20,-72,55,-9,-39,-43,107,45,49,-102,-64,101,-54,59,-123,-70,106,-126,-75,62,-44,18,-110,-17,24,-44,18,-107,104,43,122,-19,57,-122,-113,25,-119,-40,-90,123,74,-35,-14,-100,102,-22,1,35,-86,107,109,-124,-51,56,-85,-16,-124,-65,-121,109,30,55,82,-23,-21,1,-78,-102,-75,67,-94,-60,46,0,62,37,6,12,-92,48,-104,-96,-39,-84,39,101,3,68,34,26,-110,91,60,25,2,103,-47,-67,77,46,-2,118,43,-85,-107,83,43,16,-71,-7,-55,-52,-23,-23,-82,57,-110,42,-102,-32,32,-70,-75,-14,116,-11,-128,31,-111,75,1,-123,116,-44,-85,71,33,-72,60,38,70,-72,93,114,78,-102,56,79,48,-15,-83,75,-6,-78,-90,-121,-127,112,-35,8,120,25,-92,-112,82,-37,119,-32,-35,58,11,-128,109,69,48,-30,77,-9,-42,-70,-107,-21,-23,-78,-81,30,64,-51,-8,106,95,-109,-123,-40,-78,122,-127,9,81,-15,-43,27,52,-8,88,37,-45,65,118,-92,-62,119,-109,-106,73,127,-96,-115,8,71,46,47,-107,24,53,-125,70,-40,89,115,15,-119,-64,115,-11,-103,41,54,-108,-20,6,104,-67,-8,95,102,-7,55,15,73,-123,-110,90,19,113,-53,-22,13,51,40,37,-83,-113,-103,34,59,-10,-121,-103,-61,87,-26,114,-25,88,-65,-79,-63,-11,113,-62,31,88,25,92,123,31,14,59,-87,23,35,-49,-83,-64,59,53,-72,-42,52,-21,-59,89,-104,109,-22,24,-60,62,3,-109,-1,-21,15,25,-37,91,7,65,-39,61,-117,-34,26,-2,-51,-48,25,24,-15,24,99,62,61,-55,36,50,-32,6,94,-25,-84,29,65,-95,-94,-85,117,86,-30,-81,69,-102,-53,65,-7,0,-66,-5,66,127,-108,-59,-82,-23,-75,-4,29,62,10,41,-55,58,9,123,99,55,-58,-99,-6,65,-128,-121,-70,-67,-28,11,122,-108,-18,-104,-68,78,103,-108,31,119,1,117,-22,61,121,64,-68,-68,-96,118,14,58,11,21,60,52,41,75,-54,-54,-26,-119,-66,-19,11,-126,62,76,-97,64,117,-64,-5,72,-115,-9,81,23,65,73,-87,-91,57,-48,90,54,-11,-121,-40,42,-53,-82,73,6,102,-104,-117,-1,-12,52,-56,59,12,0,70,-103,32,103,104,123,-75,-104,-123,-109,-44,-35,20,24,76,16,31,-50,-63,55,-116,35,-116,-29,16,109,-34,-68,-115,-39,74,-32,-43,-9,126,-56,32,-74,-46,-19,-82,-103,68,32,94,-29,53,-105,-115,-50,-121,17,105,-7,74,77,98,-23,4,37,-8,-103,45,-123,-68,-99,-80,62,-21,-58,-2,-95,5,-14,35,19,-65,-123,-5,58,35,-90,-53,-37,108,28,39,-21,17,24,34,-53,94,101,20,-38,70,-74,14,30,62,46,-61,94,125,-98,80,88,36,14,10,-121,-122,110,80,-127,-97,72,8,95,50,-48,-39,27,54,8,61,4,113,122,52,-124,-117,94,40,-69,-34,23,89,-56,-123,-97,-16,21,7,57,-87,-90,24,-80,63,-50,-118,-112,-94,-17,24,-32,11,76,-25,32,58,90,-4,-12,28,48,118,116,-112,107,61,-110,127,-38,-69,-62,55,92,-104,0,-46,-54,17,-39,53,54,-90,-69,72,-57,116,-32,33,-36,114,37,-70,121,-84,-67,-49,-95,-105,98,60,60,22,-41,55,-74,-7,-57,-51,-107,48,29,-102,-72,-35,79,71,31,48,65,78,-38,-5,-8,-113,122,76,107,112,-31,102,122,-83,90,-55,-128,101,77,-66,-62,111,126,-75,115,63,-118,52,-6,6,101,-55,76,32,68,-128,90,100,-109,98,-58,79,109,114,121,-77,-59,19,-52,95,-1,84,114,-52,56,-13,91,50,-114,67,-51,-94,-115,113,-58,-33,56,-92,-114,-126,80,-125,-29,-82,55,-120,44,22,-85,126,113,-92,91,-39,113,-81,-90,43,69,-59,63,-34,-5,-91,-21,-3,120,-126,127,43,-73,-13,-111,-99,73,37,66,113,55,-7,47,-46,110,-76,68,105,-76,126,-36,10,21,-80,13,94,10,100,108,-127,-117,21,-95,-79,93,7,-72,98,-15,-62,94,77,-124,25,-63,24,84,-99,28,-99,-117,115,-65,62,-40,85,-82,113,37,-125,13,-51,-96,70,31,26,-36,-5,57,43,44,-97,-27,2,-72,106,-15,-112,126,111,-31,-89,69,-106,-114,-111,1,-54,-66,76,56,-70,51,120,105,-56,-8,-92,-102,-104,40,-52,77,-30,-123,-71,76,48,-20,-93,76,53,-113,-16,18,-21,44,-107,-115,53,40,88,95,123,34,53,-28,21,47,82,-90,109,-114,-104,-108,-30,76,-58,73,7,22,-97,-96,89,-84,-47,-75,-62,110,25,42,-62,-46,-62,55,121,-128,-54,69,54,25,-75,-95,-100,87,88,-96,74,7,122,38,-103,-68,-83,-57,109,-34,51,18,95,89,120,-86,15,72,86,-84,101,66,85,-32,48,-104,-99,-92,27,43,76,41,-74,62,115,-5,-8,-14,76,-114,50,-77,-97,85,50,16,-36,-27,-99,-67,-109,16,-68,106,-52,-22,-112,122,-15,-31,126,23,121,16,18,63,64,64,76,23,54,-57,-75,97,-94,-55,87,72,-40,116,-64,-23,-94,-63,-13,-53,30,9,-72,11,-45,-105,62,59,110,20,-7,-90,11,-80,-27,44,28,46,45,57,35,-60,-56,29,-91,-42,115,5,126,10,-115,77,-65,-17,-67,34,12,-39,54,-119,-20,1,107,56,39,-102,108,-66,22,-75,14,-104,-127,-85,-76,-88,103,-94,-102,-87,-17,23,-95,33,-71,107,92,-96,61,75,-10,78,-33,-125,-72,121,-98,32,-14,-28,33,-96,-4,10,-65,61,87,-27,92,-43,110,7,-52,45,9,-71,100,-52,-70,19,45,106,-110,-74,91,-86,-52,-110,-66,58,114,-126,-27,-77,-63,-50,-65,49,-7,33,116,22,-124,67,-54,76,-115,37,64,-105,50,19,-126,19,32,124,-37,80,-93,81,86,-65,-21,-5,-48,-124,-23,-25,24,-79,-117,65,51,14,-77,16,97,80,-50,29,56,-23,87,96,-52,107,-106,2,55,102,-37,125,49,93,-116,13,61,-11,-23,-119,53,13,15,-86,-96,24,-73,-43,-39,15,112,0,19,76,79,-76,99,-29,111,-18,119,-66,-34,-127,90,38,34,63,3,111,31,-29,24,5,65,-95,-70,-15,86,-43,16,76,-127,-120,6,-39,83,97,-31,-99,126,21,-29,-117,-48,53,-57,38,56,-78,67,109,-92,72,-96,-88,36,-18,43,89,94,100,-37,121,112,-33,-69,49,20,112,-80,26,26,-42,-99,5,124,116,-42,-32,-118,-28,22,40,-76,-105,81,97,59,65,13,52,-104,-98,124,82,96,-99,-46,114,-83,-125,-36,81,8,-27,-74,-28,-61,64,-31,-81,-49,42,48,38,-115,12,-80,-86,62,36,-81,-46,93,68,83,-56,-52,-36,7,-8,-125,-80,38,123,122,-88,-85,-94,-81,5,-106,21,-112,45,-37,-120,-28,48,93,-99,-47,116,81,48,-85,-122,32,50,-67,-109,-14,-22,10,10,56,94,-120,78,-79,-20,74,-98,41,-30,110,50,86,11,65,51,43,-97,-31,74,91,-11,127,-86,-44,-24,119,-16,-66,-127,-30,-95,-64,-11,54,-73,87,45,24,109,98,61,76,109,126,28,114,-1,64,-103,122,24,45,-113,-32,-24,-28,-125,95,102,-7,109,-9,-28,-7,73,-41,-33,-25,111,-45,-101,63,-111,-48,-70,-113,33,-53,-32,-95,75,71,-40,28,-112,-106,-41,76,117,-94,81,19,40,85,96,125,36,-91,19,53,6,65,-9,-82,68,59,9,91,-25,-107,-34,65,-122,20,65,-67,-38,-106,121,125,-83,109,45,-103,-57,49,-42,-42,41,78,122,-31,-69,27,84,23,-116,3,-65,59,37,113,-101,-91,-51,-19,-28,-52,86,119,-29,-29,-104,-84,42,90,119,126,-32,37,-37,59,-113,125,11,-13,65,-21,-49,-80,60,90,4,58,-117,-84,106,-77,-114,7,69,-93,-22,-50,110,-46,125,78,-60,-59,-20,-42,-5,6,93,-124,-52,80,73,75,-105,-14,-58,-59,76,105,59,-46,-79,-81,-72,34,-8,-49,-96,-102,-47,-94,93,-100,69,-126,-115,-102,-103,91,77,-119,107,-86,-115,-68,83,-26,-42,73,-28,22,5,-85,-126,-43,-84,-54,100,-71,-104,-61,97,-128,38,88,-119,36,94,-84,107,87,41,112,-115,60,39,-55,1,-45,-114,-9,-111,-96,-105,-67,-103,-24,-80,88,95,-113,-91,90,-70,91,-113,-70,37,-105,-92,-20,82,81,-122,-83,-10,126,121,117,89,-2,-118,36,-6,118,-85,124,-5,-113,-21,-9,-45,-33,-103,65,122,124,87,58,88,-17,-43,54,94,-106,-30,-47,44,29,-10,-116,-59,41,54,-86,95,13,-116,106,72,55,101,98,-29,-103,-12,-12,-73,6,122,-106,-101,69,54,-93,-43,31,124,79,-72,-102,17,7,71,-44,92,37,127,54,28,-104,-7,-50,-74,-35,-125,-16,-119,28,-23,82,122,63,122,-38,-17,-44,14,-28,117,92,-90,26,88,-74,-41,-104,115,111,112,37,22,127,-9,31,-128,61,29,53,-3,58,78,92,66,-76,39,110,52,-27,-33,-125,-73,27,95,-96,-61,-125,114,47,-107,101,124,21,-16,80,-101,-47,44,63,-31,-99,-57,24,-113,37,18,121,102,-10,46,-24,-76,-71,-104,68,59,-124,112,123,-82,49,78,-17,-47,-83,121,91,2,102,-14,32,-30,-19,-3,67,117,-111,41,-92,26,-26,-50,-42,-74,97,-21,-72,18,-78,104,41,64,-111,122,108,43,-80,67,48,-45,-45,-19,105,-66,115,84,81,125,72,59,60,105,52,-36,-31,30,-64,28,-10,45,-74,11,38,40,70,-3,-46,-77,-70,-16,-118,-69,-114,98,-77,60,123,83,-102,115,7,100,109,-22,-48,-80,42,-127,-87,81,-77,8,57,-72,-41,103,-54,3,-54,105,-37,-41,-9,-16,118,80,-30,-87,22,71,-48,-38,-105,62,-90,-21,-41,-33,121,22,19,116,66,83,112,-39,-28,54,-84,31,-125,112,89,-81,-109,72,-108,-95,-1,-114,120,-73,110,-105,-107,-126,-93,8,-103,20,-55,65,122,-58,68,121,-97,61,-74,57,69,-65,1,-112,94,97,99,-122,100,46,7,-94,116,23,85,-111,83,79,-108,112,-102,106,-105,-87,-66,-128,39,24,-7,-72,-78,115,-51,99,-113,83,-90,-97,-8,89,-88,-114,79,28,56,113,-102,38,-5,-104,-76,-18,38,57,40,-67,-9,89,-8,-121,27,-25,-110,-93,-36,-10,123,-73,-111,-29,3,116,-20,16,-40,-18,87,-123,120,-68,-97,-97,-47,-94,114,113,-121,-111,-53,69,105,-81,77,92,-37,-25,-46,-18,-9,-86,54,46,-80,27,-101,108,-69,53,-109,-44,85,79,-46,-87,34,-30,85,-11,-61,101,-22,-17,-25,99,-65,-30,117,-89,-120,-23,-16,1,-94,12,-80,-29,64,54,106,-111,-75,82,-3,22,-46,11,-103,-63,12,68,120,-17,-117,-52,87,112,-123,-52,-121,105,-53,-55,101,60,-3,71,-122,52,-9,-125,-41,56,-1,85,15,-72,-29,70,-7,-103,-46,-112,127,34,11,4,48,114,56,-109,-32,86,11,89,-1,-80,-18,17,9,-55,-87,114,92,53,-4,42,86,22,57,-50,120,90,110,-90,15,67,-59,49,-46,-97,96,119,100,-80,64,-54,81,126,92,43,-90,-14,-47,-89,21,-17,-37,51,121,-73,-43,110,-54,-30,121,40,-34,85,52,-99,36,-9,-18,-51,91,-71,86,102,-116,95,-55,95,-35,74,118,101,-114,55,-108,-48,-60,-22,20,87,20,49,74,117,-76,-43,41,79,114,-28,83,-68,43,-128,-19,-96,-12,19,111,-44,126,102,-110,56,-77,-27,-14,17,-26,62,-107,71,89,-127,-37,-16,32,-34,126,110,74,107,126,85,8,80,29,104,6,30,-52,79,-74,-11,108,65,29,-107,62,-2,59,-123,71,-128,109,110,110,123,28,-68,-39,-20,-108,112,-32,-36,-12,98,-82,-57,38,-103,55,126,100,-5,89,-41,36,12,-16,99,118,71,-96,88,-92,113,88,-56,97,76,-77,117,60,46,0,23,-41,69,4,-5,-84,33,-3,45,31,38,-119,-20,96,-113,36,28,-38,-96,-23,-115,-50,-106,3,-9,85,-80,7,-19,-111,-120,-3,-107,116,-87,-115,101,92,5,-13,-9,53,1,-35,-125,-23,-107,-122,53,117,-10,-122,-89,19,-33,-32,69,-67,-69,75,-116,-35,107,-48,-74,109,-38,50,-69,43,-85,52,-107,18,83,115,-101,5,44,78,-7,99,105,-72,-39,62,31,27,-46,97,-117,-94,-69,-86,-124,-114,-30,-48,-126,-122,108,-59,-2,-19,49,-22,-29,-21,67,60,37,-75,-55,-22,56,47,15,-111,32,0,35,81,-18,108,41,-120,-20,125,-4,51,119,-115,0,122,78,77,95,-68,-9,109,59,-128,-8,11,-114,7,29,-56,79,-124,-80,-112,9,91,-32,11,-50,29,-115,18,-19,-6,-123,-15,-82,74,-6,15,-55,12,72,-62,12,43,-30,58,-30,2,-56,-100,1,82,-85,63,-17,26,-117,52,-90,-69,-61,-90,121,111,-18,60,7,-26,96,63,-92,5,-11,-52,-81,125,97,122,67,82,33,93,99,25,51,39,-71,110,28,-116,123,48,-68,-103,-9,-31,48,-2,-107,-64,-102,-107,92,-62,-100,83,127,41,58,-122,-7,113,-18,20,-82,-105,23,84,-120,10,-37,-82,11,46,62,-57,16,-58,-18,0,42,-95,-82,39,-105,-78,106,52,-51,36,-40,-3,98,-108,45,121,-59,76,73,19,124,-67,-45,20,76,-21,66,-56,46,-18,-39,90,0,-57,-42,-47,90,79,-120,79,103,34,59,-41,-67,94,125,88,-104,-30,25,-128,120,35,88,68,-48,-47,-99,66,-12,92,-42,46,-25,-10,55,118,125,20,114,67,-9,37,123,48,-84,79,-63,-23,43,119,82,76,-8,-21,-17,27,-108,97,-32,-119,-109,68,80,-9,53,95,-20,-71,41,-50,-57,-16,-4,17,39,-128,19,-113,9,30,-36,66,23,47,82,-76,-87,-35,-48,96,-4,-86,100,15,-58,-10,-1,83,-52,17,-102,37,-89,-33,-2,-23,60,122,-88,-13,-112,-47,-92,-52,28,-101,-99,92,-123,-108,77,101,102,44,-67,-88,-108,-43,118,-96,45,-48,84,-25,-9,59,86,-7,79,23,110,-74,-92,-67,50,-109,29,53,-57,-89,31,8,1,65,126,-119,73,9,-107,92,81,17,53,52,98,-126,111,22,15,-15,-110,-49,60,-82,-82,88,79,110,-113,-124,-127,-51,45,41,-87,-17,-95,-122,88,-48,64,-111,-55,62,-46,-91,116,-55,29,-36,75,95,-56,-100,-125,103,-115,-41,-29,-56,88,-81,-33,29,-127,-6,-90,77,-4,30,-81,-11,-121,30,-17,-10,-24,-124,109,67,126,-109,-57,34,-101,-9,112,25,126,-47,4,79,-38,117,-76,-43,56,-15,-86,85,-80,3,37,-120,39,-40,54,-70,26,-64,-45,-69,-53,19,70,24,-112,-78,-35,-120,69,-113,-97,-29,-53,-106,-74,-61,58,-21,-57,97,-97,-16,94,78,62,-121,-58,46,-38,35,35,-127,-17,30,2,54,30,117,-120,125,9,-20,-30,-44,-53,52,29,95,-66,122,60,-29,-113,68,-92,16,-110,10,102,54,-78,-120,-71,111,-52,107,9,-11,-9,81,-96,-37,-25,-77,39,111,28,0,-55,43,23,-98,-37,-123,-11,-42,-98,-97,102,106,69,-4,98,5,115,-121,-115,-94,-78,-69,-9,51,-84,-86,3,-104,11,34,-38,-113,29,-39,61,10,54,-116,65,-91,83,86,27,-44,-27,-108,-86,34,-40,99,-8,37,101,126,102,126,38,-14,-102,-52,-82,-56,-36,74,95,113,-115,-49,-66,-20,-123,20,-83,-37,96,-44,-55,-98,-1,75,-2,10,74,-55,107,87,41,-123,-90,-61,0,2,94,-63,-103,-85,-13,-107,98,78,-47,6,26,8,-39,36,-119,52,-21,-70,-40,72,117,115,-87,83,-57,-60,127,-78,-78,76,36,54,43,-25,127,19,98,125,-96,20,121,62,-126,13,-30,86,-110,97,124,-32,-104,6,-122,36,0,18,105,-48,-39,20,-105,55,-113,-114,-121,-83,9,-20,-23,-49,86,-48,-107,70,125,-114,-115,83,31,-23,121,-30,-67,48,-86,-90,-91,69,-79,-107,-77,99,21,83,54,-73,64,-60,88,-10,15,57,112,-85,-47,101,-78,7,-29,-128,120,-16,-96,-50,27,116,-128,-11,-35,84,-19,-33,-57,-73,18,49,-67,-15,41,15,36,41,15,9,33,4,39,27,101,-117,77,83,115,-60,-54,-82,46,-56,-18,100,-51,-41,-27,-25,-95,9,74,126,126,-81,-48,10,-60,85,99,80,27,108,-6,-16,77,44,46,114,-26,20,-69,15,28,-121,107,-59,125,-125,92,98,-61,84,-114,-87,-44,-13,116,-120,1,121,-84,-86,26,43,-55,94,-25,-80,-75,34,-97,-12,31,-58,-68,110,2,-109,-27,13,75,84,-21,92,12,-61,-117,36,21,107,22,-61,80,87,-115,29,-3,-125,41,75,45,-108,-29,33,-111,-4,25,-52,8,24,-74,-36,-22,-94,25,-7,97,-124,108,-114,12,3,-10,96,75,34,17,114,-32,84,84,12,-60,-88,-119,-41,41,-48,-11,-25,1,21,10,-71,-3,-16,96,-36,-14,-115,-14,-3,-83,6,-33,70,-18,-108,-81,-31,85,-91,-59,-80,81,36,11,19,74,-22,-80,61,8,57,-110,97,107,91,-40,-82,29,-95,122,-114,-102,-77,-28,111,122,46,-35,-102,123,83,18,-47,-24,-121,-120,114,-93,22,-66,65,113,77,86,82,115,-82,117,28,-78,76,27,79,-128,119,-10,-71,-31,11,-89,-82,-88,63,-99,94,87,124,76,-124,101,-53,-3,-119,9,-50,-29,92,58,-74,-51,57,-114,31,-75,113,-47,-103,4,12,-43,-100,-70,27,40,-81,-36,-26,-12,-102,-118,-88,50,-73,-57,124,-94,122,70,-87,28,-113,-126,100,-1,4,62,7,-91,-91,44,-90,-56,102,-32,30,100,-102,-47,24,34,118,-99,-98,36,113,117,3,-126,-84,97,-73,-124,11,-46,-18,-15,72,-38,24,-47,-4,-65,-73,-86,-112,-37,-125,109,-50,112,72,88,-97,20,-29,-43,-2,-48,121,94,58,103,52,51,-16,-116,94,119,-101,64,48,51,-70,-106,-62,41,82,-66,78,-113,106,71,-105,-44,111,-78,71,115,-50,-111,-46,33,88,-67,-58,-123,4,-82,-34,22,-40,120,-28,-18,-52,10,-15,-109,11,-106,125,-126,-31,94,-89,84,-94,-62,-6,98,62,-50,-78,-34,12,104,50,-39,-11,-60,43,12,-18,36,-62,-58,-36,43,-118,-88,78,-35,-62,-14,-104,-124,-68,21,-18,52,102,18,87,98,-2,-78,29,37,80,25,-106,-99,-86,74,127,6,-31,86,112,35,3,121,-126,-78,114,77,-51,-85,-24,70,7,-109,-25,-58,120,10,-20,26,-100,-18,120,-127,-78,-23,14,8,-116,42,-75,79,44,119,103,102,69,22,26,60,-58,28,-70,-104,25,25,124,3,-15,-44,93,87,-23,-8,-15,-11,10,7,9,120,-68,125,-79,-70,15,115,-75,-90,-5,127,108,108,-66,-122,74,-82,-14,-100,4,58,-106,-96,-65,1,11,102,-41,66,-117,55,-8,6,-69,-72,75,76,16,78,59,-2,-10,-42,-72,-1,-31,-100,113,26,-66,48,-4,103,57,71,-94,-2,14,-28,-36,22,-8,-25,39,-51,25,99,91,70,63,11,-124,69,46,-34,-21,99,-70,-110,-90,32,116,34,-74,82,43,-104,-56,31,-117,-43,67,12,-72,115,-84,-62,-9,21,-30,105,82,94,86,12,40,-47,-39,40,-114,-67,-89,-72,-64,-62,-124,-105,32,95,-124,-41,-14,48,26,8,-116,-57,24,-45,-45,-75,-40,-111,-118,107,116,66,-97,-57,-79,-96,-85,-55,49,-55,-32,-87,-76,-12,42,-85,85,-16,75,-41,-112,49,-29,-28,-124,-10,-60,62,-2,-112,15,-36,-33,81,-95,117,120,51,99,-64,30,11,106,-21,-42,43,-59,51,117,12,45,3,-116,110,88,104,60,67,102,-74,108,80,-58,-108,28,38,-108,16,63,100,-24,-36,-1,70,97,7,32,118,-112,-122,-31,-36,106,10,115,-89,35,58,-15,-5,63,19,-123,-99,-11,-94,108,-18,-13,70,-12,-1,126,-15,-9,-25,113,111,66,-59,81,-88,-114,97,-121,-76,16,8,72,62,3,-107,106,-43,92,-91,63,60,-90,-61,96,-9,93,-24,-17,-22,38,-24,29,-27,-36,-25,117,99,-10,76,66,-77,-71,33,-87,100,48,-13,-122,-49,56,-104,72,72,-84,103,72,115,-10,45,19,-22,52,-97,-77,-107,50,-81,-93,-79,102,-71,46,73,6,-21,-52,5,-96,32,112,15,-44,-4,110,5,-26,-85,89,-87,35,73,-17,59,-95,-5,-123,94,127,-83,9,-122,-64,-58,-72,-111,33,-91,-82,56,63,1,6,-67,-106,-55,26,-12,-105,-32,115,-38,-95,118,117,67,-17,95,99,120,-75,2,28,-113,-105,117,-15,111,22,-46,116,25,-91,40,44,84,37,-4,-66,-125,15,69,-14,49,-12,-11,87,-68,20,91,110,117,125,-65,-34,-36,84,-29,-87,-27,60,-66,-118,-125,49,69,81,54,7,-119,53,-23,-60,-9,22,-116,-125,-58}
+
+#define IP4_q7_q15_WEIGHT {18,-44,-12,78,104,61,-34,92,-120,40,-75,-19,29,-56,-80,21,60,107,-92,-118,58,94,-104,47,62,11,106,-105,-6,-32,-20,24,43,-116,43,48,53,-50,-86,-38,-108,0,-80,-73,-5,-26,115,111,78,-101,76,-55,94,-61,39,118,94,-20,13,-81,100,-111,70,94,-125,71,63,-121,-70,-14,-69,-74,54,60,-121,107,-121,51,-106,-38,-61,110,26,103,-43,-116,94,111,60,-28,-125,88,83,62,120,-39,-79,-85,112,34,121,-121,-93,97,-45,-90,-97,12,-97,109,90,-45,-59,-105,-100,-21,0,-122,-26,-37,28,-10,35,-115,-87,-62,6,108,-15,118,26,-84,-26,-74,1,73,-41,97,-65,86,94,34,67,59,-99,-67,106,-80,-26,-21,-71,-20,115,-43,109,-107,-21,37,64,-2,-20,115,-75,108,53,-102,35,45,83,-49,-106,-59,-46,121,-102,-41,51,22,-55,19,-58,-116,-103,80,25,122,-126,-76,-7,-2,-34,110,15,82,-46,-16,15,-52,-19,-39,-73,93,62,67,117,62,-27,-12,-89,-100,-15,-57,59,-127,20,52,-37,-41,-79,-43,111,99,-31,13,-12,99,43,-1,-31,124,43,-15,-30,-69,120,-79,-36,-89,-19,89,46,54,116,-46,49,85,94,67,113,24,11,-59,-17,-119,119,110,-57,-1,-81,77,32,-38,118,-13,113,-94,-53,111,110,-14,-19,-53,4,-20,117,-35,121,-97,24,119,18,108,-31,54,30,-121,-74,16,101,3,65,107,-12,14,-38,-53,125,-59,60,17,52,-65,21,-118,76,-112,91,106,-38,26,98,-4,-53,-108,-63,95,-58,19,63,111,-74,37,73,63,-115,-44,-84,22,-47,60,-51,9,29,-57,22,81,-87,-65,-27,-63,-93,110,63,-26,-126,7,-12,-118,-127,-70,-113,45,107,-69,103,-48,56,55,25,-55,79,111,113,120,-2,108,43,-122,-41,40,93,44,88,-78,107,-34,124,63,122,-67,29,24,14,-69,-72,108,67,26,116,90,88,-48,93,-37,-103,127,-24,-76,115,-80,-97,96,-61,-54,-22,-123,-14,-49,62,-1,-17,21,-65,10,116,113,10,88,30,-24,-119,89,-95,58,124,-112,-119,-115,88,119,57,68,-17,-27,31,-9,-64,-26,18,109,-60,59,4,-89,-127,-35,8,-90,88,22,-76,109,-123,88,-51,-90,18,45,25,47,-80,-66,75,-24,-109,-42,-47,68,-8,78,-98,-122,19,-72,33,94,2,-84,-109,82,102,55,71,-121,19,76,76,93,66,-23,-42,-2,40,106,3,123,-111,83,8,105,117,-52,121,2,-4,-18,-4,-19,-125,80,38,83,25,123,-64,47,36,29,105,-71,-72,-41,-127,-82,31,-43,3,9,73,91,124,-3,-99,101,-27,77,-51,60,-96,15,74,35,54,-119,116,-4,53,46,-29,2,8,93,75,38,-18,49,40,-30,30,22,97,-8,97,-35,-111,-62,21,97,-96,82,-12,28,-118,-12,87,29,-16,110,46,8,95,40,58,41,29,-58,105,-108,-29,36,-117,106,-118,-124,11,60,84,-87,-83,21,53,125,-31,-5,114,93,-75,-41,-127,49,-98,31,96,-112,64,60,-126,69,2,-73,94,-100,-23,81,-115,94,-116,-25,-44,91,46,-89,12,75,-47,107,-77,-10,-82,79,-70,75,-106,-1,62,-69,104,-7,-41,53,73,-32,74,-113,26,111,-115,66,-55,20,-91,-47,7,51,-96,121,126,-75,63,-23,81,14,-124,-39,-41,-13,14,16,-27,-56,-48,-84,-43,120,33,98,41,26,-6,15,18,8,31,-50,-9,121,-107,-33,-106,-46,64,127,-19,-104,-59,-30,86,-121,60,39,-79,-38,-5,-119,85,-17,21,44,-120,-22,89,73,-17,-102,49,-73,26,-69,91,-36,-71,103,63,125,-8,61,103,-20,-116,11,105,15,-116,-78,-122,-62,-80,-80,-58,-119,65,-47,99,-111,-26,69,87,-15,-38,-44,-87,-84,-14,-37,-27,-90,109,-72,-4,38,-110,82,-97,29,-50,61,52,-87,-44,8,63,92,83,109,-124,69,-47,-110,-70,-10,111,25,15,80,104,66,32,-16,-70,-49,-52,-41,-16,122,104,-31,22,-109,18,102,62,125,-123,121,74,5,92,-90,-92,72,-61,-2,98,-125,-81,109,101,-120,60,10,58,53,94,-25,38,-56,-13,80,-80,-13,45,-43,-77,-44,-37,46,-62,38,-103,-93,-124,48,76,1,-82,73,74,63,67,-59,-26,116,76,66,70,-30,-113,106,109,75,25,-18,25,85,25,-83,81,-50,78,99,-53,-68,-125,44,-104,-44,96,-126,124,112,33,-75,-29,-60,-9,-126,-84,-61,-119,-127,-6,-26,-46,-57,118,-4,105,21,-120,-121,54,-35,-70,-124,-101,-79,-33,105,-30,57,-108,-111,-48,-65,-108,77,41,112,111,68,118,0,22,44,110,56,-91,-111,-49,62,-54,83,78,66,38,-14,102,41,52,-94,14,106,105,27,24,53,-40,60,-70,-119,56,68,-95,69,59,-124,-101,-25,-119,102,-45,-55,-38,57,61,104,-96,122,88,99,-122,106,77,122,33,-5,126,-74,46,-52,116,-51,-101,74,74,2,-3,-38,-21,68,-30,96,17,71,-124,47,-23,64,-35,107,24,49,41,-50,-23,88,19,-30,55,-91,3,-14,-54,125,10,-96,84,100,100,-116,67,-40,-124,53,2,-62,45,21,72,82,10,-126,-47,54,-84,13,-50,-2,-66,103,-1,96,-17,59,123,-111,-61,-20,-70,-57,54,-110,-94,-125,3,14,-101,-128,-86,-44,80,-94,37,123,113,-104,-9,109,-87,111,120,-7,33,-62,-51,49,-57,-71,3,-49,18,-94,-32,40,-92,-52,3,105,52,108,123,1,40,2,-86,-104,38,52,-93,-73,-44,-62,91,5,-88,-91,-61,-40,-24,-30,-48,114,-115,62,-128,-93,-85,-43,104,102,-20,-103,-52,25,-56,-103,49,10,-25,84,-52,-94,51,-110,26,1,-108,30,32,126,-23,-112,-82,-102,86,-17,-108,78,-32,32,80,-112,-125,91,8,24,-69,-95,-86,-115,-73,14,9,-121,-2,101,-109,1,-72,54,84,25,-36,95,-49,-110,108,4,24,66,126,-63,56,99,-8,-10,-80,5,-73,72,-103,-35,-10,78,3,-61,42,-83,-115,84,-99,78,20,-66,30,-88,97,-66,-120,120,-46,-57,-29,118,15,-110,-94,-29,25,113,89,-110,-52,-92,90,105,-30,92,48,-44,-1,-96,-39,118,115,-3,37,15,-1,64,-2,81,57,24,-47,-14,89,48,-103,-127,-95,-114,-100,14,-69,-32,-82,-9,-77,33,-38,-76,-63,51,-32,69,-8,-75,26,80,59,-31,101,40,-37,76,-23,-110,-23,-84,-83,111,-31,122,124,-56,-67,4,-112,-123,65,101,67,12,-23,-43,-12,54,-87,66,35,-89,-47,55,-105,100,19,21,-80,-76,-85,-61,-117,19,107,42,-71,86,-9,33,-80,-65,120,-49,106,77,-34,-50,-38,-27,21,65,-28,97,108,42,-77,120,69,127,24,-20,89,-66,112,-126,-110,43,103,0,-63,-17,28,36,-43,-117,-68,115,-69,107,70,2,94,9,95,-83,-99,53,47,80,-105,-27,28,119,59,95,82,-94,-16,15,-49,-122,16,17,-89,64,-6,4,88,21,47,50,-78,-25,121,-47,-36,72,-21,29,-101,9,-83,-113,28,-68,23,-67,115,-101,-101,-98,102,-124,-98,-24,-89,82,-28,-89,40,125,23,97,83,-53,-7,-90,-108,-83,-113,-58,-26,-119,28,35,97,-74,6,-40,-15,-10,11,79,-98,101,101,8,-72,-99,117,-65,80,127,95,60,15,-29,2,60,-92,-118,-116,79,46,-79,-62,104,-43,73,107,-43,117,-127,-67,44,113,-41,67,-73,-98,26,74,-111,59,79,45,-60,21,-26,18,54,-72,-70,-30,114,10,-82,-124,-52,-126,-97,108,-19,120,-111,-52,10,102,18,99,49,-128,-17,91,83,-46,-76,-3,45,-41,47,-72,-19,3,112,-104,14,122,-77,-35,121,-23,41,-123,-60,-2,50,44,-45,84,69,-58,43,-69,-98,-11,112,-17,-95,-36,67,-69,-52,-11,98,-45,-126,-33,51,81,101,-38,68,67,-37,-78,107,12,105,75,-109,-100,-55,0,45,11,-24,3,-70,54,77,-63,52,125,93,-16,-97,-22,35,97,46,58,-61,66,-61,-98,12,-43,-45,-63,-36,-79,-58,41,54,-49,-63,48,-33,-110,-36,-49,93,73,-33,-78,50,-76,-48,-6,4,-87,-81,-88,-30,-33,10,-109,104,-94,38,94,-124,30,102,6,37,97,73,56,-106,-18,70,84,4,-31,-90,-27,54,63,10,50,-18,-113,-116,125,-86,-119,33,64,26,-128,-77,-25,76,-127,0,-79,60,-65,-63,5,-5,101,69,-91,-49,67,121,71,-22,59,26,-87,66,-26,-79,7,-73,-51,-114,0,-22,40,-87,-115,29,-18,-72,-23,-96,-55,69,-119,68,-102,124,-99,16,74,5,-34,87,120,-6,-28,-92,-111,-85,-42,-36,123,-52,-86,83,-77,43,-15,124,59,103,-81,96,-80,0,41,-62,-22,77,-13,-99,71,104,-121,72,43,4,107,80,-62,-98,54,-63,-13,10,-92,-119,-95,-90,-76,76,78,-108,95,-117,122,88,-115,52,-10,122,26,39,101,12,-80,107,-108,-13,36,-72,36,63,82,119,-57,-7,-44,77,-55,-54,-25,102,-118,-91,-93,58,11,-30,11,80,-62,111,-77,3,105,-63,39,-50,-33,29,-6,52,-98,51,-80,-5,-50,93,-122,116,-77,79,-45,110,-103,-123,-20,-16,-58,-101,93,-11,57,44,24,-60,-118,32,64,80,3,107,-25,60,126,-90,124,-22,-95,-57,-91,83,-46,-28,1,78,-47,15,74,42,26,42,113,-76,14,33,20,-93,37,89,107,-22,16,-16,23,60,108,74,-117,111,52,-97,78,53,-127,9,123,-78,-15,86,-17,5,-17,28,-120,-76,69,-76,13,120,-64,-17,-35,20,-98,-42,126,-88,-99,-113,10,44,84,-35,115,18,81,99,2,-82,74,12,-125,110,55,31,-110,-94,23,-4,62,-62,-122,40,-120,42,110,84,34,2,-3,-75,-24,-10,124,-46,-38,-14,-11,57,109,27,111,-99,6,27,126,41,72,-29,106,96,-24,96,60,42,-18,-104,82,-69,53,15,92,127,-79,-70,-102,102,-53,79,32,-119,84,115,-36,-84,7,-24,2,-77,103,54,60,-7,1,-64,-7,114,-22,-5,19,-49,80,107,-7,89,-2,-63,-26,-51,-111,17,-108,9,-40,-51,58,108,-55,-68,-117,-51,99,-117,-17,-33,46,69,13,4,-23,-71,-110,-95,4,119,103,31,-30,23,76,-36,39,6,-117,6,76,80,106,-124,18,-3,78,3,112,40,23,-100,-55,75,-118,-52,-16,18,69,-91,-77,126,-87,103,41,-127,7,106,105,77,-23,50,72,75,-16,126,-19,112,67,-102,-4,-56,53,-72,38,-60,-69,0,30,47,-95,53,100,-127,-16,-16,-18,29,46,90,73,-112,-97,-15,-111,-38,23,45,44,115,-93,-32,-68,-10,86,69,19,32,-104,97,-112,60,64,61,87,69,55,-4,-92,-77,-28,-82,76,56,123,-105,52,-38,-1,80,81,-40,-14,115,-78,32,-59,-115,-123,50,3,-14,69,5,-39,-124,70,34,61,-57,-35,34,127,-13,-120,109,-108,-22,68,-125,81,35,89,-21,88,107,87,-32,110,-19,-27,-82,-114,99,-81,115,-54,90,-92,65,-126,64,26,-114,36,-93,70,10,-94,-90,-111,118,-45,-121,-3,106,80,-101,10,-25,-12,39,-72,114,47,125,43,33,88,-81,-109,10,98,-98,28,105,96,-43,123,-58,-115,-88,-122,85,-80,91,26,-26,103,-121,-88,-66,101,-88,87,125,20,-62,-58,-46,-113,-36,-100,93,79,-108,33,49,-45,-19,0,70,103,-19,-48,-15,29,40,122,121,118,86,102,-83,111,-26,-86,-124,6,49,86,50,-67,-28,-104,-28,35,42,52,-25,-87,-70,-6,18,126,-128,123,-3,-109,-94,-49,-120,-62,-89,62,-107,94,109,110,10,-37,99,-126,-116,-85,100,113,-19,-52,-101,65,-45,93,96,-49,-78,84,-44,28,5,-110,-26,-48,62,127,-53,49,57,67,127,-85,60,120,-96,-67,107,34,91,-60,-6,-80,-77,-8,-119,50,-52,89,-64,96,127,-60,-76,-34,-52,-1,34,-25,99,100,-94,-46,-47,12,47,-47,45,-14,59,3,-85,-74,-49,103,-6,-79,-1,-25,-2,0,-44,-29,6,-11,108,-23,91,-48,56,75,-71,-77,-46,-100,-100,-98,90,-29,-35,-56,-3,54,-62,-126,124,1,-26,-88,4,101,-113,95,-67,75,104,39,-106,68,-127,127,-15,-36,23,-12,-51,-118,-67,-22,-39,-71,52,-77,104,9,10,-106,53,34,-67,-98,-74,84,87,95,38,-35,-38,-103,-125,-124,41,-31,3,-89,-107,-41,-9,-90,-58,-39,83,-106,-24,-86,-93,18,14,23,36,-56,75,-36,-123,10,109,7,13,-119,80,113,-68,45,57,35,32,-17,28,-1,-98,52,-37,6,-97,118,-119,48,-69,-102,-18,37,-4,-59,15,101,91,40,3,-31,5,-9,105,-9,-33,-31,-71,-7,-112,-71,70,-2,98,46,-99,73,42,-77,-38,53,48,-1,76,-120,-33,-62,117,-35,67,-117,58,33,2,-127,-66,-100,-117,-82,115,91,-111,33,-125,24,-89,76,15,84,27,-5,49,-87,-72,-35,-49,-128,114,65,-71,82,127,100,74,41,-63,52,-67,0,8,117,5,-102,123,87,8,-37,36,126,-108,71,-73,20,-76,104,-71,-50,-56,18,8,-62,-105,-52,-127,41,-26,16,-122,31,70,11,-100,-109,-35,117,88,29,-78,-45,115,-86,40,102,18,-58,-84,-54,32,-36,51,56,52,107,38,126,78,-66,20,-77,65,-119,26,-113,85,-92,-35,-67,-24,-47,43,-9,62,-70,-41,-66,-7,-72,-79,-77,56,75,67,49,65,43,-78,102,113,98,-47,53,20,-116,-2,-4,-12,-36,8,50,-118,-79,-37,-120,4,103,51,62,107,-90,49,79,-17,61,36,-15,17,-117,123,39,-87,61,96,11,-108,1,51,53,36,-19,-69,-51,-40,-91,-90,127,-62,126,-72,79,-61,123,-27,41,11,14,-67,76,-17,-70,47,-104,73,32,-109,-120,61,38,-1,31,-37,35,-26,-21,59,-53,18,-85,75,106,-83,93,-31,-18,18,-127,19,66,10,-74,-25,45,-109,18,30,4,-62,13,-47,13,44,-59,-96,19,-113,-18,65,-5,91,-75,-21,68,46,-90,25,-110,-115,1,-88,-91,13,55,86,24,85,-60,108,93,-61,27,-14,28,-17,-110,-18,68,113,70,-52,58,52,-9,111,-64,64,-97,-100,0,32,43,-88,13,0,-32,110,-104,108,92,66,-112,34,65,-64,-125,-9,106,113,-116,-35,91,-88,-91,13,-16,-117,3,121,37,-84,-75,-44,-1,-49,13,81,-77,46,113,15,-115,-37,21,33,-17,-19,-83,27,-95,28,83,22,53,-23,66,-57,-25,-15,-56,106,69,49,63,125,-120,106,-86,40,55,4,-96,43,-26,60,-107,-76,-116,-89,101,98,51,-21,106,53,-49,110,83,-119,27,36,2,86,-5,-50,47,42,-75,52,-59,-71,63,-67,60,6,83,65,124,28,16,14,63,52,-58,23,30,49,-81,-123,-26,-39,42,60,-27,-66,-61,-18,-88,-46,-22,-61,-60,66,65,-100,111,100,116,50,92,-83,103,111,-72,116,-5,111,72,101,39,54,-65,8,-44,-128,-88,18,113,-70,-78,87,-70,29,112,63,-31,9,12,-27,-109,-42,-52,-48,55,-70,95,93,-71,122,-46,-115,53,-22,-27,125,125,50,-58,21,-50,-71,9,-82,-6,45,50,-14,51,-74,-72,95,104,-86,57,65,-39,6,-10,-76,21,-52,127,17,-128,-36,-23,103,87,24,-95,10,95,95,21,-96,61,-24,-8,74,0,126,-14,-44,-102,107,-119,-123,83,51,27,-17,-64,124,24,79,-96,118,43,-95,8,-75,-106,115,-84,69,3,122,-118,-64,96,-106,-29,-78,-97,122,-82,51,14,65,-80,121,-66,74,-119,121,82,77,-120,96,-82,106,56,-45,-28,78,-116,-70,-13,41,90,-77,-55,-49,-78,91,-109,-91,-36,97,-31,27,95,-91,-116,-17,-21,87,112,-51,-82,62,-42,111,64,106,68,53,92,-68,-38,-25,-55,-38,-121,5,74,-96,-77,-109,-14,-87,75,-108,-62,12,-97,-91,93,42,24,-45,-5,79,126,-71,-10,-97,97,-19,6,-80,77,-111,39,-69,42,-61,-123,-30,-78,18,64,77,-99,-40,82,127,-39,66,46,46,-82,-117,-70,77,-17,96,27,10,56,83,16,22,114,24,114,-89,118,116,-84,19,-88,16,80,-25,66,-70,111,70,-86,10,-88,-1,80,-95,-82,95,-20,-114,-121,26,-15,-77,-104,-120,-7,123,97,68,69,59,-12,24,-20,46,100,75,-76,-41,-23,79,82,-115,-3,44,-69,-100,-55,95,81,-125,-108,-121,-46,-112,-48,-22,-10,-60,-40,112,22,89,79,-99,53,48,-54,-110,16,77,-51,94,59,-50,-103,-10,34,60,-115,84,31,-55,-58,-10,64,-5,23,112,96,75,85,4,-106,55,-77,-33,87,-79,-76,53,71,-92,-8,63,118,-84,-60,99,107,88,46,-89,24,98,-41,-36,-22,-88,34,-23,78,56,84,52,-14,123,60,-20,38,-66,-56,67,-80,-6,117,115,121,-126,39,-77,-8,22,89,29,-101,29,55,-31,-108,125,123,-46,6,-88,103,-35,25,65,-58,-118,40,26,-39,62,15,77,-25,-50,117,79,44,-79,64,94,-114,-31,-26,-10,-67,-114,-19,24,69,111,14,-52,-33,110,50,-107,95,63,-71,-21,36,-22,-7,19,-95,-71,-38,124,-88,47,120,22,98,-69,73,-114,-5,-18,106,-102,-41,-26,28,-101,-41,-105,-31,-26,-120,22,-21,-44,-31,-50,-127,85,88,111,33,-114,-53,-12,71,126,53,-55,82,-104,93,-77,41,46,-50,90,54,-38,-28,-128,-68,-13,-80,34,-63,60,31,-81,40,77,55,-5,-17,-110,94,30,96,61,26,43,-48,101,-128,13,-8,-29,-6,-60,115,107,-62,-57,54,13,96,114,-89,-69,36,-40,106,107,98,19,-28,14,-4,-97,-60,-64,-71,-107,-48,-50,75,-54,90,108,60,-101,-104,92,25,-60,-17,-63,48,103,113,59,24,51,32,-101,-26,121,71,-83,-21,-68,79,42,-115,5,89,65,-38,28,-91,4,22,89,7,122,-57,-51,-120,-110,-58,-42,-70,102,105,-112,33,21,-83,-14,62,123,-116,-55,-114,-110,95,-46,76,-6,-12,-88,-48,49,-126,-67,95,42,-94,76,84,-64,-112,-20,114,-8,9,-96,-38,-85,-38,72,55,127,7,117,54,41,-52,-89,-46,-121,-95,-97,-113,95,46,79,-105,36,96,62,111,89,-38,-97,61,120,24,90,-111,43,-69,48,88,-58,25,-89,55,14,26,121,-126,79,42,56,-43,109,-88,-53,31,-114,69,-1,-81,-50,94,35,20,62,-93,69,-96,-35,120,-103,-86,-44,126,-96,102,12,54,-97,-79,-49,97,-18,80,-111,-68,-17,39,102,87,6,-10,2,11,-89,-74,-43,-104,-9,53,28,-68,-126,-71,-26,66,34,102,-36,32,-96,-83,-127,87,83,-50,-98,-60,71,-81,-97,108,-74,50,-98,20,-9,75,-48,8,0,124,74,-27,-59,1,118,-121,52,-57,112,15,81,120,-66,-10,42,87,-89,-92,-123,-1,-74,-29,126,57,31,-50,115,-47,-89,-20,-107,51,28,49,110,38,-37,-73,-72,-70,-20,-124,-109,67,-114,7,64,32,101,-76,-107,52,-109,-89,51,-51,-98,-3,122,100,-2,-57,34,-38,-101,22,15,92,-104,9,47,-9,47,-18,27,-38,-122,-58,-20,102,-63,-78,-19,-71,65,-112,-48,49,85,27,-113,-57,24,108,81,-96,99,-47,-67,-121,2,-17,-29,-9,109,89,-45,-127,122,-59,44,-81,55,-39,5,40,-11,0,61,37,18,-82,-97,-69,27,-45,11,-70,31,-88,117,-98,114,115,75,-104,-3,46,104,-67,21,49,18,95,-8,31,11,55,22,-76,39,-17,24,10,-63,-97,114,57,-46,-62,34,-66,-86,-94,-109,-67,124,68,42,26,-65,-60,-41,97,59,118,55,-104,16,-25,-99,-13,-28,-50,103,-50,51,-77,55,91,53,-17,-82,-108,-121,-54,24,118,77,24,73,-120,-61,36,-63,-122,51,-88,104,22,76,14,118,63,122,-31,-115,59,-92,29,101,-66,-48,-7,30,-5,86,-41,11,-87,71,-15,-30,75,-110,2,91,9,18,101,-51,-102,-115,-83,37,14,-41,-17,-43,106,-108,-42,-86,34,65,57,-13,12,114,25,-69,-36,-48,93,-89,-99,-104,54,15,19,-101,-105,-51,24,-26,93,-2,95,-43,51,-112,-14,-83,69,122,77,20,-7,-29,107,79,115,-102,115,-58,-111,8,46,112,-67,-97,-20,-88,98,-30,75,-47,90,25,110,3,-8,94,70,47,22,-103,-91,-54,58,-12,-38,-50,51,72,37,27,7,-50,-112,31,-14,-76,70,-95,-109,48,-111,-75,118,30,-2,-7,-123,33,32,-89,-47,-6,25,67,73,-7,-29,-93,49,112,111,76,-65,-76,8,-95,45,-79,83,84,23,-96,20,-52,15,-56,-70,7,-58,85,106,122,-96,-84,8,85,-101,35,-30,-14,23,33,112,-86,20,73,-93,-30,-8,-39,-79,-77,-36,-107,-38,-112,-89,-27,49,103,48,127,31,-22,68,100,-35,99,57,74,-26,85,118,-43,101,105,-76,-127,-93,44,-1,68,39,12,93,13,-33,-78,11,85,-51,44,-99,-85,12,-63,98,-92,-5,76,25,-86,-68,-121,-67,-109,-64,31,64,-58,-90,126,52,20,-41,27,120,-117,-86,71,-128,-28,-128,-39,82,113,-102,59,30,78,-128,30,103,-95,-11,117,74,94,113,46,56,41,-96,48,-85,-28,-25,-79,104,-73,3,2,30,76,-22,-103,101,-89,83,34,2,-26,127,25,-82,18,8,-3,-20,52,13,-21,36,90,-38,112,-85,-79,-92,9,-72,15,98,-26,-32,26,-4,-26,-94,-5,112,69,-21,-84,31,-17,-112,46,-83,-24,-105,-102,3,15,-60,99,-123,-6,-47,-120,22,70,125,35,86,38,35,-100,5,89,96,-33,64,-55,29,55,-82,-3,17,52,89,104,126,-125,62,-80,113,53,34,77,83,-65,-28,-27,2,-114,68,-37,-4,89,-94,-41,51,43,-85,-36,93,74,-93,-8,109,-70,-92,114,-120,-63,44,77,102,36,50,88,16,99,19,-9,64,-43,-57,-81,-67,-9,-70,89,-64,53,114,-99,5,87,-31,74,66,75,-37,108,-100,-101,85,-44,-120,-70,-32,92,80,-16,30,112,-102,99,96,-6,123,100,-89,102,-38,102,-90,-80,-9,9,52,-47,-114,-128,-81,-112,2,-40,87,-41,46,119,-15,-107,79,15,105,-53,108,-22,72,36,45,-88,82,59,19,27,118,123,-93,-44,-46,93,-98,105,64,-80,99,-8,-110,-51,33,76,-58,-103,87,26,-13,76,-93,83,-13,127,-4,-54,-52,21,70,20,-93,-7,19,102,7,94,41,14,67,-52,17,23,54,-81,93,76,-61,-23,-92,9,-118,110,99,-128,-53,123,-127,-125,-24,-76,88,63,-79,-65,71,59,-79,-45,-64,-111,-85,-53,55,22,-102,-78,48,25,-67,100,0,72,30,19,56,-6,-54,40,-71,98,-42,127,-46,40,58,34,-6,21,-112,-113,2,-42,-14,-25,-78,12,-55,62,58,-44,-127,-40,85,-80,29,-27,-72,8,73,-36,-32,-21,34,-46,84,75,41,109,-41,-92,123,20,-123,72,106,47,41,-12,-73,-38,117,44,-89,-128,-102,49,-65,-43,69,-119,-53,60,-97,9,-39,-118,-33,28,-58,105,-41,111,70,39,-41,58,90,20,-25,110,-21,50,-114,-104,-68,-35,96,-16,58,98,26,-98,-80,63,74,-85,119,21,-124,118,8,-61,-125,23,-112,30,-77,-11,92,-28,-101,-9,-57,93,-49,32,103,-97,87,-96,116,77,-48,92,-27,57,-29,52,-25,-107,-77,114,-50,99,-79,-58,24,-19,-96,47,-113,-80,8,-72,-83,69,-6,92,55,39,17,21,76,-127,-5,-115,-60,-55,-28,-43,40,-43,106,-35,112,-57,25,19,80,-39,-6,-79,-111,4,-59,121,-77,-103,-89,-113,-127,28,61,-125,-50,58,-38,43,-33,124,41,-105,69,2,99,-31,83,-119,-21,90,38,92,-88,-83,113,56,-56,-49,61,-74,-2,101,-23,-114,26,-95,114,-52,-73,-53,-7,116,32,119,49,81,-88,-102,-49,-126,50,38,-47,-13,76,-73,69,-124,5,-63,-53,11,-42,-97,35,46,29,112,-43,-2,46,83,58,-17,41,125,-5,-34,-96,49,67,-17,-80,-82,38,81,29,-13,84,96,-112,13,49,65,117,23,52,3,49,-43,-26,-88,-97,-60,93,-93,-34,-74,-54,5,-113,-73,64,23,-95,17,50,-112,123,4,-90,-35,103,-41,16,26,-104,-119,109,-71,95,60,28,-71,-41,5,-26,-118,-31,58,-126,-93,-50,30,-48,-51,-31,-92,-2,-75,85,71,-52,112,-48,-65,74,-24,41,121,104,-95,122,-49,-83,119,-20,97,38,23,-73,55,-22,-118,45,-37,25,47,-122,-4,89,125,-105,55,37,102,52,34,-12,7,85,-6,15,17,13,97,18,20,-92,107,79,-16,117,60,-80,-3,-23,-70,81,124,52,105,-36,-44,-125,-81,-40,28,88,-111,-57,-96,-49,-5,18,71,-37,-73,32,53,1,77,-124,-70,-107,-79,33,-83,-34,43,-125,20,-55,-53,15,59,59,71,-97,44,78,33,80,-20,65,-72,68,-125,23,-3,-30,-89,93,88,64,123,-44,117,126,59,38,32,-5,40,125,98,124,-104,-31,-27,-59,98,12,-43,125,-48,-74,62,43,-6,73,19,-3,100,-104,35,-62,47,-8,60,37,-125,-100,49,95,-74,-15,76,8,58,14,20,-85,-56,29,-125,70,94,-60,-112,-56,82,73,78,92,-40,-37,-50,37,22,19,23,63,-49,116,113,27,82,-5,46,24,85,41,-11,106,102,-123,45,60,-108,63,-67,124,114,53,-126,-14,-108,64,-6,-27,-19,-101,102,-27,112,-45,-4,93,-36,-68,93,-111,-64,69,-109,-128,-78,-16,-79,-62,-51,-8,-40,-39,-94,-4,-117,123,70,87,-79,-91,15,18,11,98,-51,-104,-59,-76,40,-82,100,110,102,13,42,71,117,-81,-120,-41,-48,-17,44,-20,-44,-120,79,76,123,-128,-51,111,71,-41,-86,-76,-32,80,124,-43,-65,123,5,21,5,55,73,34,-46,-55,-108,58,116,110,59,85,-61,-24,111,-86,-34,-128,59,-111,45,-125,-47,-94,-90,48,-56,-109,-95,-37,79,-127,-17,102,-96,-52,16,-77,40,31,-59,-93,10,-26,-28,108,-85,-2,95,-25,-94,-88,120,30,-69,-24,-9,90,67,81,-92,123,42,116,12,123,86,88,-86,10,-77,-16,54,-119,-43,-54,-7,104,-75,-111,-3,63,-95,-96,112,-68,68,80,-128,3,-37,-13,74,-113,-88,62,-32,-40,55,-48,-21,-64,118,64,-126,-41,-75,-79,-112,-78,19,-81,20,-10,97,86,-20,127,56,101,118,69,73,-62,52,125,-84,-15,-30,65,-53,105,-59,-54,-87,87,87,-116,-120,49,71,-48,99,-108,-19,-107,-40,-98,58,86,-125,-119,-62,-38,91,23,85,-55,-31,52,123,-76,77,120,49,122,-19,-118,-56,86,-15,-74,-82,47,-83,-121,21,-69,-86,119,-39,59,87,-84,1,19,-67,-58,-122,-45,-38,54,-96,-13,-91,100,-118,-97,73,-72,-30,23,-30,-121,-36,94,20,-38,22,-4,-7,-85,50,114,95,-105,35,-85,-89,-41,93,8,45,-53,87,93,30,117,17,-61,-61,69,48,-52,-99,-75,-104,-113,10,-27,80,89,107,119,-76,-30,125,75,122,55,8,-13,-37,-37,24,13,33,31,-14,98,101,-51,27,24,37,-51,-15,110,83,-49,85,-122,-30,18,92,-17,101,12,-54,97,-99,4,-82,73,-46,111,-7,29,-75,90,-91,106,45,68,68,-111,-63,99,-74,86,-122,-35,-28,21,-22,74,-70,-80,-93,50,14,-9,-84,45,-41,-18,-50,-105,82,-94,-89,102,-38,74,120,90,-17,43,-82,-83,-17,-119,-106,52,-63,-80,123,124,-118,75,98,0,-76,-100,77,-72,80,-18,-49,61,107,100,89,-27,-70,93,-52,-68,-46,-89,49,-9,13,-77,-29,103,-69,-52,-88,-65,39,-33,-119,-105,96,29,48,86,55,-76,62,-128,5,109,73,-94,-43,-11,-82,-32,122,52,33,29,-40,63,-89,-88,-16,77,67,-69,-59,-106,112,59,-67,6,-92,-115,-120,107,40,38,-33,69,87,81,8,9,9,-31,-68,-110,113,-117,-81,44,-62,-85,-23,77,-6,84,-126,-63,58,105,75,-48,38,80,-45,-2,34,-62,-8,107,-16,-82,-128,-17,57,-113,-99,12,-110,-47,-44,100,-23,121,-29,42,34,-64,-124,100,123,105,-128,-7,117,5,-13,13,-125,112,-4,86,53,-128,-87,-81,-75,-18,-77,116,-110,-122,-60,100,-124,117,-35,82,77,87,125,29,-127,123,100,-54,-117,-100,-105,-49,-77,2,-4,-110,-101,6,63,53,-103,76,-40,-118,108,-103,122,52,-3,54,-86,57,65,86,-106,4,-99,82,-44,68,15,-41,51,17,4,92,-63,22,-83,-126,65,63,-115,76,80,-109,-50,16,105,79,-115,96,34,-71,-61,-89,98,92,-36,-88,113,56,18,-123,32,120,110,81,-29,108,-31,34,-24,-102,-33,-8,25,76,-128,77,84,90,76,-98,-4,-104,-105,-65,10,-62,29,-80,89,-116,120,101,22,-36,-85,77,3,-44,-107,63,45,-19,-126,16,-29,1,31,-125,-108,113,30,-103,-38,-127,26,-18,-56,-120,-121,32,102,-25,-7,-85,47,-50,-121,-109,-6,-127,-34,55,-114,-34,82,-6,-44,83,-2,-69,-34,101,-21,123,25,33,-23,-108,-107,-46,-46,56,-30,38,108,106,60,-31,-78,8,25,4,124,12,29,37,2,89,100,40,-48,21,-87,-53,109,-116,-46,77,-60,-64,-68,122,-25,-109,-71,28,62,121,-84,-73,80,12,-118,-88,-89,109,106,-74,-62,89,58,-65,-73,-74,-64,-110,-73,-27,96,-87,-128,-122,-72,54,42,22,73,-37,-87,6,29,31,-46,62,-99,23,63,114,10,-20,-43,68,-24,15,124,-63,76,-25,-12,30,-86,-43,38,111,-121,69,-5,-49,34,-42,-51,119,39,80,86,-32,27,-74,-71,-24,73,-25,74,-11,53,104,117,87,-32,-11,-115,-24,99,-78,-7,-113,-99,-76,112,-20,121,50,-9,-103,-10,111,-68,-9,-35,96,-108,10,-38,2,-18,-73,-64,90,-105,94,103,-22,22,116,99,-68,-42,124,-122,-117,-119,-43,-6,47,72,90,-52,52,-76,2,-22,-84,-19,-85,-124,92,13,-115,36,2,107,15,127,-76,47,-39,-109,3,90,-24,1,-74,-29,-17,-27,-21,32,102,26,-57,-108,-114,-112,-104,76,-47,-17,86,-86,38,106,114,-81,-77,52,67,-28,-68,-63,23,-57,-110,-81,95,-35,-97,-29,-96,-11,64,-1,-118,-99,-25,-24,68,-118,-84,68,-113,94,-39,77,93,-80,-1,12,-123,97,80,111,-117,-52,5,-24,5,-98,-27,48,-96,-37,-108,70,-28,63,-21,123,23,67,-33,-96,47,-58,-50,-124,-109,-64,20,-37,44,-101,34,95,100,94,-57,39,-4,-21,-62,-76,-37,-72,-51,10,114,-21,113,45,-68,27,-77,47,105,18,122,-117,43,-99,-82,40,-15,-7,112,27,-86,-37,83,-8,-53,1,-110,47,64,-58,44,-50,14,18,-33,69,-17,-90,51,35,-58,-103,29,100,38,107,-44,-99,106,-49,-90,23,107,-44,-79,7,-21,-10,40,-76,-58,-50,-106,84,-47,34,91,-9,23,113,114,-11,-91,-62,64,20,58,44,-76,-105,-55,38,-101,121,94,-125,81,-55,-128,-101,-22,100,78,43,94,-46,118,-103,-36,81,48,45,90,-3,2,44,-8,-66,-49,104,116,-90,-69,-78,28,-65,15,-31,103,-71,14,-103,-90,-54,36,-81,-62,70,-35,-60,103,-13,45,20,-32,-93,127,59,127,-54,-89,-23,117,48,77,3,-84,-35,-56,37,87,60,-115,11,-27,44,103,78,-16,-112,-3,-44,45,61,-112,-102,-104,88,-67,102,121,-106,104,46,-39,52,-91,-77,-13,-79,118,-52,61,-90,-5,46,24,-59,-84,57,-34,101,-62,47,-66,-18,122,28,102,32,-123,-19,121,81,12,-110,89,-78,-38,8,-78,-94,-2,44,111,-36,-2,-66,22,83,-59,-43,92,60,-29,-71,92,-51,7,19,-2,39,-66,-100,116,-78,92,7,124,103,107,127,-115,80,62,99,98,-95,-74,109,-3,59,-126,-61,-93,11,-58,87,-24,100,113,21,-65,-71,-103,-106,122,96,-71,100,-38,-118,-23,72,0,-55,-68,-108,88,73,82,119,-105,-90,59,-41,99,37,76,-41,-62,94,18,-37,67,68,56,-41,110,53,-24,14,-62,38,-121,-84,13,48,48,116,-17,110,-80,-63,50,-4,8,111,-77,77,-4,112,19,-9,64,-32,-45,72,77,-90,-127,88,74,-61,-85,63,-75,125,-46,-15,-86,79,116,76,7,46,-99,36,14,-55,0,95,76,101,-115,67,-18,-35,71,95,-104,8,-124,38,-42,13,-70,18,98,77,51,-82,-27,-61,-66,2,26,2,-26,-61,-119,-70,44,114,27,99,-99,14,97,34,63,-88,-44,65,82,30,-47,-99,-97,13,-13,48,47,4,117,-29,37,11,-7,28,78,41,-59,-94,8,99,-125,32,-109,14,-13,-58,11,101,100,-94,-61,45,-49,90,47,84,77,19,12,-24,-86,-63,112,-48,73,4,-91,54,47,3,67,5,68,-26,-64,110,-71,113,-96,105,23,-14,-79,-18,67,36,-35,-36,48,68,-33,-5,56,39,-56,-20,-11,-43,6,82,-33,121,29,8,-78,28,-29,-101,-76,-81,116,-98,-72,97,-16,107,123,-89,-47,-84,102,-113,-107,105,-24,-112,-67,-77,-41,-18,29,49,-19,54,49,41,20,63,84,15,103,33,50,-25,-118,42,87,61,48,-48,-121,16,-74,-85,-13,6,-14,-76,82,90,-68,-4,-40,2,17,-101,81,-80,102,-2,-64,-54,-74,8,7,-117,99,21,21,-50,74,-36,-89,-75,85,-35,-29,-105,2,-55,2,28,71,-118,53,126,-84,2,9,-20,-104,45,4,76,-113,10,124,83,81,88,50,95,66,44,-110,122,17,30,92,-85,26,-53,73,-78,-32,-127,5,3,34,-75,81,54,-15,-13,9,-42,-126,-102,7,96,119,34,109,6,67,-70,116,9,-26,103,19,-9,116,88,-12,-88,39,92,85,91,-87,33,-43,120,96,-59,-53,84,12,-18,-68,-87,3,48,-99,-28,87,21,-88,86,-93,116,63,33,100,-65,-56,-36,-36,-38,-80,-97,-62,-87,66,-65,77,103,85,73,-99,103,102,104,-80,-70,60,-96,-6,-67,1,-1,-44,90,-80,93,-59,39,-81,66,63,-35,17,-58,-56,-49,83,71,-80,-54,-111,92,-7,-48,29,-7,56,-107,-114,-75,21,54,-124,-3,-60,-78,-13,61,-110,123,80,-49,96,-105,-115,-29,112,-68,126,-87,-74,82,70,16,-70,-84,53,22,-16,29,-40,-90,-47,14,-117,-3,6,-13,64,-84,87,-100,52,23,-57,108,74,-37,59,82,45,87,20,-65,52,57,-96,-61,2,-39,-33,78,-79,84,-61,63,34,37,27,-13,12,101,32,9,-16,-19,21,59,-119,-97,57,-124,127,6,76,83,80,-31,27,102,-105,118,56,85,89,98,16,-57,68,3,6,58,-95,-77,-78,26,-26,5,-21,-113,23,-110,90,-16,35,-23,-108,-47,-14,102,-42,119,46,58,10,83,-117,80,-49,-38,-58,25,80,-85,40,-54,-2,-35,-100,-80,-77,87,-122,-45,-94,-115,63,86,-10,84,-47,-114,101,123,111,-75,71,-111,-47,-35,43,-99,-22,106,-3,-89,-94,111,22,-52,95,-17,104,71,96,10,7,-99,-90,32,-38,-81,-7,-112,30,-16,-11,106,-104,-30,78,99,-110,30,-31,-125,111,-50,-19,-50,-66,109,-113,95,26,-74,-86,-66,4,70,-4,-14,-2,-86,-83,48,118,-62,-30,-78,-2,102,-105,-45,83,37,58,53,100,-66,46,-25,-104,125,-112,89,49,95,75,22,88,19,-76,-35,101,39,20,54,-82,61,-40,-83,-106,32,-106,116,-80,-52,-45,-86,-126,-56,-71,108,52,70,39,103,-24,71,121,120,117,9,5,110,-97,-79,-39,-56,77,71,-90,-97,3,-8,-64,-102,-5,105,59,-100,-76,-65,-99,-6,-7,85,115,112,14,118,65,10,-60,116,68,69,-83,-118,23,24,13,40,68,-78,-2,-43,79,96,-63,-5,-19,-56,19,94,-79,-7,96,19,-93,-47,31,30,22,43,89,-104,61,-49,29,-111,61,121,-41,32,116,-17,121,-109,-51,7,51,-6,-80,-105,-84,-41,88,16,-61,91,115,-25,69,-80,-12,-70,45,80,75,-38,-22,111,15,39,-71,62,68,40,-51,11,-9,44,51,29,-27,112,-106,-95,29,-114,-105,68,105,-68,-109,-13,-82,51,33,50,-48,-103,-65,-46,13,-51,-29,17,54,-91,123,108,-73,-120,43,27,100,32,-13,52,123,-52,33,-43,-110,-76,-79,-30,-86,109,-90,49,103,39,-28,-52,41,0,106,-13,10,-57,124,-15,10,74,-124,26,91,-63,114,-48,52,83,11,-44,95,-23,13,-57,114,-108,82,96,39,27,-34,29,-60,99,30,5,-101,117,-128,-74,-47,-33,-118,-69,-121,-112,-18,20,-6,-35,117,-80,-35,109,-102,24,-33,47,-5,-13,101,4,-127,25,1,-117,-57,-65,74,-64,-107,125,0,-78,-60,110,-100,-1,-19,-63,27,61,-17,-75,-84,-29,-56,-25,21,107,46,88,-33,-89,109,83,-83,-100,-121,-55,-48,-3,29,28,98,-64,-59,-73,-65,-63,-86,30,92,-29,4,65,-26,47,-111,1,-21,26,-109,-86,-119,-1,113,-29,-88,77,75,-54,-35,22,-95,24,-40,127,80,-56,-24,43,125,-18,97,-77,-32,61,-85,69,-105,19,9,65,127,10,9,90,-76,-37,-2,-18,-15,-57,2,27,11,-51,109,28,17,2,90,69,22,98,-55,-63,-53,125,48,-13,44,-96,-94,-116,65,88,-2,72,76,61,79,12,64,-112,-11,44,72,-103,-29,106,-24,78,91,72,-93,74,-123,-36,-121,4,79,92,-28,83,-109,-98,-99,63,92,98,-39,94,-43,-57,10,83,-23,92,50,79,-111,-32,-79,40,-34,-26,91,115,-124,-19,68,-72,56,60,-101,-73,-55,36,-83,-59,-86,-73,3,-98,-85,3,103,10,-113,34,53,-90,112,-114,-122,26,46,58,52,51,-101,-1,29,-87,-108,-77,25,-51,0,32,97,-36,57,67,117,-124,-61,13,-67,8,-108,-50,-59,28,95,-112,10,124,105,-54,-127,-43,-86,-50,53,-1,-108,-111,65,35,-42,-28,-119,-47,-92,-97,15,-50,12,63,-42,10,-71,22,-23,83,-24,-28,20,69,114,98,108,29,3,-42,123,-101,120,13,-36,-44,87,15,74,-89,77,56,-23,65,-12,19,54,66,-31,-16,-111,109,-43,111,-87,69,79,-8,124,-17,-46,-48,15,61,-28,108,-72,-58,-55,53,83,-80,118,43,-88,-54,74,-102,-38,56,116,-80,-125,-75,-3,105,43,88,-66,117,-120,-58,82,74,-5,6,78,-72,-79,-51,85,-49,-100,123,-42,4,90,-33,-55,88,127,60,-115,20,-123,123,117,9,-75,122,-19,-97,-98,-15,90,-32,92,94,-86,41,68,93,106,-60,-41,-80,40,24,-91,-86,-39,73,-120,-27,125,-87,65,-123,-41,-9,35,113,91,-40,-111,2,5,34,83,-66,114,-111,90,57,126,-93,62,-117,5,60,-68,11,-105,-35,-33,51,-52,-45,97,83,117,36,-81,45,59,-43,64,-62,69,-95,110,88,102,-125,107,-97,43,95,-122,4,1,-51,25,-12,43,-22,100,98,-64,94,64,-74,45,-38,-46,102,-21,-37,29,-123,-104,119,-2,-40,115,-31,15,2,21,-115,75,82,-8,18,74,8,27,-80,90,88,10,37,-104,-1,-82,77,80,-97,-99,-105,35,40,110,-49,24,99,-94,43,20,40,-40,10,113,-71,43,-63,-22,77,64,-3,-79,-82,-44,-53,23,86,110,-124,97,-27,-106,-95,104,-96,-121,25,-14,74,54,120,72,107,-128,-9,-60,21,49,-67,-12,18,-30,-33,-91,77,40,38,33,-70,7,-43,-89,44,-12,111,-108,14,36,-15,85,112,-85,-109,-48,98,57,100,-17,85,-123,-72,-111,60,15,-124,11,90,-105,7,-107,-121,91,-10,-98,83,-116,-10,54,-128,64,59,38,64,-25,36,-17,101,-96,-108,67,-89,46,20,26,126,-71,-1,0,77,32,-72,-31,-29,44,-14,-8,-74,42,-11,-21,95,119,84,123,-128,30,27,20,-74,38,-11,-122,41,94,-51,-33,-115,45,74,7,80,35,18,-30,-101,-6,95,-92,-69,33,16,15,-59,-111,3,-67,-86,28,-43,40,68,27,-111,-95,-26,98,38,83,106,-126,-34,86,-54,-102,-110,-88,38,40,-37,46,81,11,-122,-8,-46,30,112,90,-40,95,-61,-73,77,-123,-44,105,32,-109,-110,81,-23,127,-83,81,-55,77,62,-44,-33,-70,-62,4,52,115,32,-36,-96,-123,-33,86,127,86,38,43,53,21,106,-125,-69,-16,84,-98,-80,-12,17,-25,-70,-72,34,-33,-115,-119,48,42,-34,6,91,-18,-19,22,0,46,-92,-27,106,-116,35,78,44,50,-110,-113,7,14,18,-123,22,-112,113,-91,-51,-17,88,-83,-51,-19,30,28,109,-64,-114,86,73,-33,30,-1,-121,-58,51,-109,86,104,89,119,-76,-28,-90,-95,-100,69,-55,-23,-14,58,-112,30,-77,125,72,-99,55,39,67,54,-6,4,52,50,92,-47,-26,6,76,3,96,89,97,126,80,-80,-100,-76,67,-119,-36,58,-13,16,53,53,5,123,106,31,33,-67,111,-27,48,7,-111,23,-110,-42,-16,-105,38,43,51,-17,-12,-98,89,-32,3,64,118,65,21,-66,-1,-93,-115,93,-75,7,-25,126,59,107,-19,-26,14,-107,75,45,-16,-110,-34,50,2,-11,-109,19,-61,125,-94,-63,123,-24,-11,54,-115,121,-16,-39,98,2,77,102,90,52,-110,-55,109,-119,-47,-121,116,119,65,68,6,6,22,103,-121,49,-117,119,-38,-90,124,-32,104,90,109,-16,-100,-92,61,-115,-107,60,-26,93,27,111,-124,54,-72,-77,123,-79,89,-89,-54,-94,108,59,-49,78,-108,-4,-28,-119,55,42,36,95,123,-7,-99,-42,-100,-6,91,-65,-24,32,-77,106,59,-5,-93,-100,115,35,70,-90,-7,-6,40,-20,105,76,-32,-74,77,-32,-91,114,49,-126,-83,-81,84,113,80,-69,-99,-13,-29,-103,102,-69,-108,-127,87,-43,-11,-126,-113,119,-104,-11,79,62,26,-90,-22,7,-64,-107,77,77,-83,24,-90,52,-57,10,-22,114,-38,115,-37,-52,-63,-76,-13,94,-56,-96,78,59,33,85,-82,-97,10,74,-95,-113,-78,99,-66,50,4,32,102,69,20,-76,-69,-57,-26,5,-105,127,94,-72,-19,-117,-7,-38,24,-91,59,86,91,9,-58,126,-81,-126,-39,28,35,124,101,74,120,-90,54,14,-31,-108,80,94,-40,50,-56,26,-5,19,-37,-39,-45,-117,9,37,53,83,-73,-22,-107,-102,-104,38,-126,-125,90,-106,74,-98,72,21,-76,-56,20,109,29,52,-45,-42,-51,51,-1,122,91,12,-18,-69,55,-3,51,-111,-106,123,11,-108,-93,51,96,-100,91,-87,-51,70,-39,15,-81,35,62,-54,-87,33,-64,-125,-111,14,-109,-89,70,-36,65,-122,-47,126,126,-119,-49,-34,46,126,-87,88,-117,-107,119,29,-65,25,-89,62,-89,-88,-117,103,100,9,-36,56,79,95,-124,66,-5,-126,-9,9,-95,-95,-93,54,-2,-54,81,-106,21,-25,108,105,-37,-9,-97,69,122,84,39,-124,98,59,-25,-67,18,35,48,-105,117,78,-75,-42,3,-76,-107,76,79,3,-81,-61,30,-99,-99,101,-118,-94,112,-88,-19,-82,103,-67,76,-71,-105,-24,-91,-20,83,90,120,-7,34,-26,-110,75,41,62,-116,-77,23,109,107,74,-78,94,-125,26,-13,27,99,49,77,-73,100,87,77,0,88,93,-23,-115,-36,-108,-24,123,-65,-60,-63,-44,0,19,102,-19,89,69,85,-96,88,-103,123,108,119,-68,-99,89,11,-56,116,-106,97,-68,6,-60,47,52,-1,-53,94,-55,-107,-3,-9,-105,-3,-21,-69,-37,18,-59,78,37,127,118,107,-117,-79,-43,-108,124,33,-121,-25,52,-71,76,64,-2,27,-52,68,88,14,25,-115,57,30,-36,-16,63,-75,92,110,-57,-105,-82,-21,-72,30,113,-92,-20,-15,-77,-20,-25,106,22,56,79,21,68,98,115,71,32,20,122,-70,112,38,62,105,48,15,115,47,-124,48,-71,-41,-85,127,-6,9,122,110,-68,-45,-35,-21,-103,122,30,-70,42,68,9,83,13,105,110,8,98,-42,93,117,-26,21,-42,-82,27,110,-123,10,-98,-5,22,29,-112,-32,109,31,7,-91,22,71,-56,60,29,-126,4,63,-64,-77,74,-53,92,-7,-54,-128,72,-20,-92,6,-89,-20,52,46,32,-94,-119,-90,-92,106,74,22,-50,88,-69,107,8,3,55,-102,-64,28,-106,74,13,96,97,110,-59,58,83,-95,-49,-106,87,71,9,-19,125,26,-26,-93,-28,-52,20,-63,49,-73,-11,112,14,121,-65,88,-128,4,72,-117,-29,-74,-33,21,102,125,112,-49,-82,-7,-28,82,46,-71,12,118,4,121,97,16,28,85,50,78,-24,76,74,107,-47,-67,63,-94,-112,93,-59,-48,-32,119,84,108,74,52,-113,-17,-96,27,122,-67,23,-10,33,-63,-54,49,57,-103,-58,54,20,102,-18,-78,-125,62,20,109,7,-20,107,31,-85,5,104,81,-61,98,51,125,-32,-90,125,-100,6,64,104,56,126,24,-86,109,23,-100,15,23,50,22,-83,30,-128,-82,123,-89,14,-48,-82,-36,-92,-65,-12,10,107,-61,-124,-36,-75,49,0,-105,26,119,101,120,-37,-38,-89,18,-55,-47,-118,-92,-17,48,-14,-50,-72,112,-100,-125,-106,-114,126,-23,-105,-41,102,-7,-5,87,-25,71,-111,-11,-76,-106,57,-84,39,-28,123,50,47,-23,-66,-101,102,-65,103,32,10,84,82,34,32,-112,-14,-125,-109,79,28,-18,97,38,56,-36,-70,-6,-78,-80,33,-120,104,68,27,41,93,-95,125,90,-18,-97,-33,-102,53,-79,4,-27,30,-51,41,-72,-74,92,-102,28,-56,114,122,-105,121,8,-51,63,-117,126,-56,-127,-126,49,84,30,-76,-13,-45,53,57,3,34,-85,49,-112,41,-71,127,-111,22,-114,-34,38,-45,44,97,52,4,-111,-35,-98,-24,-53,42,74,-118,-86,-19,-119,-52,-88,22,-89,119,71,112,-21,26,52,35,126,65,117,-110,4,47,-66,21,-51,-8,-72,-120,-107,72,85,3,73,72,-27,-36,-114,19,71,-89,-100,-111,116,-97,87,-53,-68,-121,17,-29,-60,-28,116,-64,11,45,-83,-125,-55,71,-3,4,-123,53,42,-122,-45,104,-22,101,81,-24,-37,49,91,-2,-77,44,-72,-64,-100,-80,-75,-26,108,-102,19,-107,-51,-23,-11,-4,118,-18,-18,125,90,-84,41,8,-54,30,21,-91,102,-115,-99,-35,-35,6,24,102,-108,26,-8,39,1,-93,76,124,28,-9,114,-39,9,44,72,-72,-24,67,-41,-3,-58,-92,-31,-57,127,29,36,16,-1,-87,-124,-34,-23,57,118,-38,-19,51,121,15,-44,-2,8,-87,-47,-82,71,-14,-41,16,48,79,118,17,-83,-84,-62,5,-127,-20,-12,28,54,-95,-89,115,124,-18,40,-118,-125,-97,3,15,89,-21,45,-19,23,-58,-1,39,19,-18,-121,127,-46,2,38,-24,-64,-48,81,19,-16,80,-128,-37,123,-43,-73,36,-127,55,121,-62,14,93,56,42,-117,-43,-99,24,-79,-46,-112,-34,-99,38,-19,11,23,-70,-128,-121,-81,-110,88,-76,-53,-51,51,-128,52,54,-80,-58,-35,83,10,20,27,-109,119,112,38,-19,97,120,67,24,51,-65,84,37,112,-8,67,6,-104,-127,-50,118,-1,58,-97,-94,-103,78,10,30,-94,-95,-42,107,-41,-67,-39,63,27,-108,91,21,-88,-23,-118,-55,-28,-1,-9,16,-37,-29,-55,-80,-82,78,-112,62,46,48,-41,1,50,34,12,-53,123,46,1,37,108,71,3,41,-94,-123,-50,-16,-42,8,86,-39,-24,51,119,20,22,-55,115,-82,-86,114,-110,8,-72,-15,74,83,93,14,59,122,3,107,-17,93,51,41,-56,-125,28,-21,38,-59,71,69,-48,111,79,38,-29,-23,0,-17,-110,75,113,87,32,50,4,-113,-4,12,-27,-20,-61,-41,-56,-117,-99,-77,-87,115,-99,40,-99,-95,-31,26,119,-102,-53,2,29,4,-21,-86,112,94,-82,45,-65,23,-23,-85,-17,-97,100,75,116,-110,1,-109,-111,29,80,-90,93,74,3,95,112,-48,-106,-18,25,77,-29,-22,72,-117,94,9,95,113,-1,-104,-124,-28,12,97,-109,66,33,-94,-29,91,-88,-102,77,-76,21,-65,95,51,54,-16,-116,78,78,-79,-107,-51,-123,2,40,49,-124,-90,64,97,-3,-105,14,71,-114,112,124,3,-83,-105,-50,94,35,59,-63,73,120,-43,116,16,-91,-46,-18,-117,-108,-26,84,-84,75,123,-97,-21,-118,-119,72,34,-59,-108,-104,-65,21,70,63,-108,-35,-26,-11,-63,-55,53,-81,-125,-58,-115,-16,-54,59,7,0,-12,-67,126,-72,81,-118,-76,-13,121,5,27,-23,80,87,-125,-14,-85,-37,-6,-79,-56,-118,-19,-45,-43,72,71,-49,-91,31,-121,-90,34,89,-22,116,46,-62,-59,49,-4,12,23,40,-39,88,-54,120,12,34,26,-7,42,-18,-89,-37,67,123,61,-91,74,-36,-38,-104,15,113,46,54,0,28,100,-75,-44,25,-56,103,28,44,-92,-100,34,-113,28,-16,-75,-121,-7,58,38,-99,66,-2,-20,-122,-19,11,110,-58,45,17,-72,38,-45,41,6,64,-86,44,36,91,-45,-93,17,43,-73,-70,-41,52,121,53,-71,-90,14,110,115,29,36,-75,-46,92,97,-53,102,-88,-32,122,53,-39,20,-102,55,-101,117,-26,82,14,46,-91,-120,85,36,-108,101,-81,-26,115,-18,-50,-47,18,7,-125,-24,33,-46,-24,-108,33,-71,41,99,-66,47,-43,-25,10,117,53,-2,-14,10,126,-112,-74,104,-77,-57,-30,24,81,93,69,115,89,10,34,90,88,-116,65,-90,72,43,51,123,-85,55,-12,8,13,10,-37,-90,123,-4,40,109,105,112,64,99,-74,-83,44,104,-20,-16,25,54,-82,-54,-109,64,-37,-3,-17,107,124,14,-64,60,-47,-72,40,-84,-74,89,36,6,-98,-125,63,30,14,-70,-62,109,-38,112,-41,127,52,115,-56,27,-112,76,-65,-107,-118,26,-53,-74,-96,114,78,-120,24,77,60,48,29,49,-15,-117,-91,1,58,-26,-84,-9,-115,-109,-89,-21,104,82,36,116,121,-103,93,-50,-103,-39,37,52,-28,-108,49,-87,-93,-115,38,-37,-28,-68,14,-26,19,-41,107,-2,-37,-107,-49,11,-120,17,24,24,-100,-110,93,46,-122,-84,38,6,-7,-53,98,102,35,65,-8,-6,-99,44,86,-5,-4,67,-65,13,23,66,-111,24,7,19,9,-92,114,29,58,-43,-61,-105,-33,34,-26,-57,5,-11,48,77,0,-41,22,-49,-20,-44,-99,-30,10,45,-51,47,-29,20,-61,-11,104,99,21,-15,-67,44,108,-71,-83,-11,57,-104,39,-84,122,2,14,127,5,-110,-79,98,23,95,89,3,-87,68,94,-9,104,40,107,24,26,-97,-36,-111,-100,-95,31,-97,77,49,-69,112,-111,-96,-45,89,127,-9,114,85,-5,-102,16,-1,31,-53,-69,-53,-6,113,84,-6,62,-18,-44,-73,-15,68,-105,-36,127,12,-27,-28,-42,-31,51,-121,-19,86,-111,-86,93,-119,-74,67,51,32,73,35,18,-106,70,44,-82,72,50,-19,98,-45,-60,-84,-84,-67,-126,-5,-67,38,-2,-62,-23,-54,-110,113,-89,-14,52,28,11,-61,4,70,-35,-100,0,-46,-11,-124,49,118,-80,39,-70,-100,-54,-120,-69,102,39,59,16,-49,-50,53,-27,44,-115,90,69,-102,65,-113,20,-47,-115,59,127,-19,-19,-54,-27,-28,39,-94,65,-114,75,-115,-46,-85,-4,75,-67,127,-98,27,-42,1,-43,-124,22,-21,-74,-27,53,-45,127,-90,-83,-44,-23,-86,10,36,59,86,99,-126,-59,108,-99,-45,91,-16,-33,110,106,-120,-87,19,115,122,-86,85,-83,67,-4,-57,4,-111,-5,-58,-2,-91,95,11,107,-53,-68,-128,-12,-68,85,19,-40,-36,-56,10,58,-64,-12,-32,20,79,37,-65,-9,-33,88,123,94,114,31,67,-2,-32,86,-124,-62,-116,-100,41,35,-17,-81,67,-85,-110,83,45,5,-121,-120,-3,14,47,-65,-78,-87,-114,-9,-19,-7,-21,106,74,-40,117,78,-33,61,63,-70,26,-9,56,76,-121,-77,14,87,-125,-32,69,-101,50,104,30,-59,-117,80,43,-98,-11,-23,-94,-108,52,97,-38,24,-10,125,-41,-119,-19,-56,-42,25,65,-39,7,-102,-4,109,110,74,18,-126,13,96,95,99,-89,15,-3,6,106,72,35,-78,82,-15,73,61,116,-127,-83,98,54,-17,2,88,-7,-57,-37,-102,-39,-79,31,111,-6,-62,-24,69,103,74,113,65,-15,68,37,123,-65,94,117,-32,-121,-78,-5,59,120,104,60,5,68,-65,4,-85,64,-80,117,61,-101,46,-88,-123,69,-19,-57,97,-15,125,54,84,-23,-124,-27,-47,114,16,104,44,-100,-87,36,81,-27,-20,-73,95,-80,-64,-34,-77,29,66,-126,-120,77,105,-100,44,79,116,-18,-27,-15,-71,19,-80,12,-18,27,-92,45,116,-27,14,-14,-77,1,-110,-40,-26,-4,-88,-120,60,51,-101,108,-123,116,111,-83,1,-74,87,-69,11,124,93,2,-64,121,62,-45,-79,110,-55,-37,97,27,-79,110,-91,67,53,99,26,-74,98,43,9,-43,80,-103,-23,60,-36,68,-112,-64,20,-31,-52,-79,-113,-7,94,-30,73,-100,55,-111,87,-1,-29,-25,42,-94,-13,-63,108,-59,38,-16,-85,-62,-17,0,47,-90,116,-80,-11,12,-54,96,-110,-12,-6,-128,-31,-64,-109,103,-11,58,-118,-3,-102,0,64,39,-67,-18,93,95,-87,102,104,88,-31,-62,-36,-61,-105,-26,46,-53,93,117,-70,-54,121,-103,52,-24,-10,82,-124,-22,29,-122,84,-76,-64,121,-65,-6,52,80,-27,7,-118,108,64,-82,73,-44,81,-107,-88,84,-100,-59,9,-56,35,-39,-68,-82,26,65,-73,-66,-15,75,-44,-31,51,-65,-62,-73,100,51,-51,78,-112,-84,-19,82,93,-92,53,-69,-38,-66,5,127,-30,61,43,26,48,-63,31,24,-71,-67,-60,-127,-55,-26,-43,38,-63,-49,-101,-37,116,105,10,-109,3,-67,-42,17,-89,110,-103,62,-41,78,-59,-47,-47,-17,10,-51,-16,-31,-41,68,37,15,94,-123,101,77,-122,116,61,-96,-8,-122,-11,105,109,-74,-97,-111,44,114,105,45,-94,42,-99,-52,-113,122,87,-59,85,-109,-128,120,21,-49,-75,-89,11,-10,120,-51,30,-19,-79,-26,-32,64,-71,28,-44,-11,55,-28,59,109,-84,-22,-113,-55,-105,114,50,80,-26,77,36,54,42,-71,-111,-64,118,99,-100,-121,-128,56,-10,-75,-74,30,93,36,-122,16,-105,-50,85,19,-99,-84,-72,-20,-63,96,75,-53,-86,59,90,-23,-73,-39,96,-118,-9,-127,-106,42,-122,-84,108,-18,29,81,-58,46,12,94,-2,-94,33,-75,85,61,122,-100,2,101,45,106,-49,-43,22,-63,-128,94,-115,5,38,35,-8,54,15,35,-114,87,-76,110,-50,37,20,-114,115,84,-13,48,14,54,-58,-93,43,112,77,9,-99,32,-91,-55,-82,34,23,-40,62,17,66,84,-3,82,117,-100,32,33,19,-100,93,102,101,-33,112,-103,-38,114,-1,38,-89,-90,-9,-86,-101,-66,-71,41,-113,5,-40,21,50,89,123,-73,5,45,68,-75,58,-107,3,-67,-64,89,-117,45,51,16,36,-119,69,-78,94,-18,-18,61,-124,22,97,-55,112,-97,19,119,65,7,-109,23,88,-15,-47,-103,-62,-84,106,-5,73,-108,-109,34,33,-116,81,-41,81,-102,67,20,-46,67,-40,-9,-49,10,121,-57,-33,61,28,42,-67,-36,-113,-38,-89,-94,-67,-28,52,-17,-116,-96,117,-51,29,-84,-38,-53,-53,-44,-110,54,98,-76,18,117,83,10,-36,-62,102,104,124,80,34,15,47,108,91,-112,-116,-10,66,-68,55,-123,-67,87,74,51,-47,25,-34,-122,57,32,-96,96,-64,67,31,-41,-124,-87,76,-15,-125,1,13,-77,99,47,74,-44,97,67,108,-4,-9,-16,36,44,-53,3,105,-120,99,-55,-30,-34,118,8,40,106,-95,-122,14,-65,-23,86,-64,-26,114,89,97,-59,-10,71,-108,10,-60,61,-87,-19,-4,-28,-32,-1,35,-123,109,55,-47,-126,-124,-1,-36,120,-107,3,-17,121,31,-80,25,79,127,-32,-19,103,118,-4,21,-55,125,70,-95,-104,-2,-78,-24,90,97,-33,-79,-92,126,20,49,60,41,121,56,120,-102,113,74,1,44,-28,46,-19,100,-46,-127,77,-8,-64,-12,-13,-15,11,89,22,86,-95,36,-105,84,110,-83,37,-56,-40,-92,19,-17,-82,-25,83,4,33,-111,76,-54,-85,35,-107,127,-72,76,89,-123,-103,28,-96,95,-47,77,107,-98,-35,52,59,75,-76,87,-14,-27,-56,75,117,67,-34,91,-92,-45,-95,-116,-13,5,-81,-35,83,85,10,-112,-38,89,117,43,123,-43,-73,104,36,-80,-106,47,113,51,-82,36,93,-84,33,11,-53,-84,-128,82,-86,0,-118,-33,-6,-122,44,35,81,-44,-71,-73,-64,98,126,-20,-49,-104,-126,46,44,-17,-63,-62,-74,-48,-61,-28,67,-99,-25,92,66,-38,73,49,45,92,-69,-26,-91,105,80,-30,48,85,-76,108,-98,-95,-56,102,47,-70,6,-118,-31,-112,60,-62,89,-78,115,-85,4,-1,36,72,-17,-56,-100,-2,-104,-54,24,-56,-92,-60,-106,-115,-53,49,-106,85,33,54,-79,-77,44,47,-120,41,-60,-8,44,-28,5,114,90,42,74,-57,106,-81,79,-67,83,-97,-90,-16,-120,-57,-88,9,34,7,-107,-92,-59,40,71,113,-32,-85,89,89,33,-58,-78,-22,-50,58,96,-19,66,-125,-39,90,-42,25,70,-31,-104,-90,-21,118,98,-111,102,44,-35,-117,60,-62,86,-47,-4,-88,14,46,79,-81,6,-5,101,-12,99,96,43,42,-27,65,-3,-93,-120,112,32,-111,-6,89,105,-67,122,50,57,-126,-54,-46,35,-41,48,0,-98,-22,71,45,-125,81,7,-26,23,118,-60,25,101,-128,-95,117,22,-29,-126,74,86,-53,-39,65,-86,-62,64,-77,-8,-85,90,54,-28,124,-128,-1,-112,105,127,-124,-40,123,63,123,-77,-84,13,-5,53,-46,-31,-74,-36,-16,27,13,-124,-24,-98,-115,-83,101,48,92,13,-5,-98,-111,-10,-51,-40,-115,-81,-82,-52,24,102,98,97,109,107,-1,-46,109,50,40,-48,-23,71,-70,34,-13,-111,43,110,-41,-9,-1,108,37,45,-28,-72,-45,-50,121,9,-66,-4,-10,-86,18,16,-119,64,-36,33,5,-13,-125,93,19,-6,-61,126,48,95,-116,11,-62,125,-6,67,111,-1,-54,2,82,45,-103,-4,19,-66,20,18,48,15,94,-91,33,119,82,-15,-24,116,15,67,30,111,-106,90,80,13,-20,71,66,65,108,124,-104,-94,-124,120,59,-95,-80,16,-101,83,90,14,25,-96,-64,-38,-24,98,-17,-69,108,-89,-29,-30,-11,-101,99,13,53,-56,72,52,105,105,88,2,75,26,23,-13,122,3,-114,71,-29,-70,-9,-98,67,58,-122,87,7,126,-30,111,69,-61,7,11,103,-6,-6,-16,56,-32,23,94,29,-31,-63,-47,67,5,61,110,57,43,54,41,74,28,-65,97,74,-22,-115,-126,0,86,-50,-83,-3,-93,116,5,-29,22,21,-79,-54,34,68,77,-76,-34,84,-116,-31,-102,-13,-55,85,64,-42,44,-115,43,85,100,-60,-104,103,-54,120,-65,-69,44,-102,59,107,81,-79,89,-44,121,-24,70,-110,51,75,76,117,-7,61,110,-102,42,-28,-28,-67,-12,102,-19,-27,18,121,115,-46,68,-81,-124,-110,-33,56,108,-83,30,4,-97,-79,-17,114,88,-86,105,-9,17,0,61,11,101,7,14,58,-100,-38,-42,121,27,119,-48,62,56,94,39,-49,-20,7,26,-99,108,-44,120,87,-2,-117,-78,64,-56,76,-83,-105,26,21,-3,8,81,-74,-100,50,67,9,58,-118,-14,-96,-13,65,27,-122,-73,102,-83,-40,-60,-13,-120,16,51,112,-51,-81,-15,127,-7,100,-116,83,-20,-72,59,121,-39,-43,114,97,55,-9,-53,56,107,45,49,-102,106,-126,-54,59,-44,18,-64,101,-75,62,-123,-70,-110,-17,24,-44,57,-122,104,43,-119,-40,18,-107,-113,25,122,-19,-90,123,74,-35,-86,107,102,-22,-51,56,-14,-100,109,-124,1,35,-85,-16,-124,-65,-21,1,30,55,-75,67,-121,109,-78,-102,82,-23,-94,-60,46,0,-104,-96,6,12,39,101,62,37,-39,-84,-92,48,3,68,34,26,-47,-67,60,25,-2,118,-110,91,77,46,2,103,43,-85,-107,83,-23,-23,-71,-7,-110,42,43,16,-82,57,-55,-52,-102,-32,32,-70,-111,75,116,-11,116,-44,-75,-14,1,-123,-128,31,-85,71,33,-72,78,-102,70,-72,48,-15,60,38,56,79,93,114,-83,75,-6,-78,120,25,-127,112,82,-37,-90,-121,-92,-112,-35,8,119,-32,-35,58,77,-9,109,69,-107,-21,11,-128,-42,-70,48,-30,-23,-78,-81,30,-123,-40,-8,106,-127,9,64,-51,-78,122,95,-109,81,-15,-43,27,118,-92,88,37,-109,-106,52,-8,-62,119,-45,65,73,127,-96,-115,53,-125,46,47,89,115,8,71,70,-40,-107,24,15,-119,-64,115,41,54,-11,-103,-108,-20,6,104,-67,-8,95,102,90,19,15,73,-22,13,-7,55,113,-53,-123,-110,51,40,37,-83,-103,-61,34,59,114,-25,-113,-103,87,-26,-10,-121,88,-65,-79,-63,92,123,-62,31,59,-87,-11,113,31,14,88,25,23,35,-49,-83,-21,-59,53,-72,109,-22,-64,59,89,-104,-42,52,24,-60,62,3,91,7,-21,15,61,-117,-109,-1,65,-39,25,-37,-34,26,-2,-51,62,61,24,-15,50,-32,-48,25,-55,36,24,99,6,94,-25,-84,86,-30,-95,-94,-102,-53,29,65,-81,69,-85,117,65,-7,0,-66,-23,-75,127,-108,62,10,-5,66,-4,29,-59,-82,41,-55,58,9,65,-128,55,-58,-67,-28,123,99,-121,-70,-99,-6,11,122,-108,-18,119,1,78,103,61,121,-104,-68,117,-22,-108,31,64,-68,-68,-96,52,41,58,11,-54,-26,118,14,75,-54,21,60,-119,-66,-19,11,-64,-5,76,-97,-9,81,-126,62,72,-115,64,117,23,65,73,-87,-121,-40,-48,90,-82,73,-91,57,42,-53,54,-11,6,102,-104,-117,0,70,52,-56,103,104,-1,-12,-103,32,59,12,123,-75,-104,-123,16,31,-35,20,55,-116,-109,-44,-50,-63,24,76,35,-116,-29,16,-32,-43,-68,-115,-56,32,109,-34,-9,126,-39,74,-74,-46,-19,-82,-105,-115,32,94,17,105,-103,68,-50,-121,-29,53,-7,74,77,98,-123,-68,37,-8,62,-21,-23,4,-99,-80,-103,45,-58,-2,-95,5,58,35,19,-65,-37,108,-14,35,-90,-53,-123,-5,28,39,-21,17,-38,70,-53,94,30,62,24,34,-74,14,101,20,46,-61,94,125,-121,-122,88,36,-127,-97,-98,80,110,80,14,10,72,8,95,50,4,113,27,54,-124,-117,-48,-39,122,52,8,61,94,40,-69,-34,21,7,-56,-123,-90,24,23,89,57,-87,-97,-16,-80,63,-50,-118,76,-25,-17,24,90,-4,-112,-94,32,58,-32,11,-12,28,48,118,-38,-69,107,61,92,-104,116,-112,-62,55,-110,127,0,-46,-54,17,-57,116,54,-90,-36,114,-39,53,-32,33,-69,72,37,-70,121,-84,60,22,-95,-105,-74,-7,-67,-49,-41,55,98,60,-57,-51,-107,48,31,48,-72,-35,-38,-5,29,-102,65,78,79,71,-8,-113,122,76,90,-55,-31,102,77,-66,107,112,-128,101,122,-83,-62,111,126,-75,101,-55,-118,52,68,-128,115,63,76,32,-6,6,90,100,-109,98,-59,19,109,114,-1,84,-58,79,-52,95,121,-77,114,-52,56,-13,-114,67,91,50,-51,-94,-115,113,-58,-33,56,-92,55,-120,80,-125,-85,126,-114,-126,44,22,-29,-82,113,-92,91,-39,63,-34,-90,43,-21,-3,113,-81,-5,-91,69,-59,120,-126,127,43,66,113,-111,-99,47,-46,-73,-13,55,-7,73,37,110,-76,68,105,13,94,-36,10,108,-127,-76,126,10,100,21,-80,-117,21,-95,-79,94,77,-72,98,-63,24,93,7,-124,25,-15,-62,84,-99,28,-99,-82,113,-65,62,13,-51,-117,115,37,-125,-40,85,-96,70,31,26,-27,2,57,43,-15,-112,-36,-5,-72,106,44,-97,126,111,-31,-89,-66,76,-114,-111,51,120,69,-106,56,-70,1,-54,105,-56,-8,-92,-123,-71,40,-52,-20,-93,-102,-104,76,48,77,-30,76,53,-113,-16,40,88,44,-107,34,53,18,-21,95,123,-115,53,-28,21,47,82,76,-58,-114,-104,22,-97,-90,109,73,7,-108,-30,-96,89,-84,-47,-46,-62,110,25,-128,-54,-75,-62,55,121,42,-62,69,54,25,-75,7,122,87,88,-68,-83,-95,-100,38,-103,-96,74,-57,109,-34,51,72,86,89,120,66,85,18,95,-84,101,-86,15,-32,48,-104,-99,62,115,43,76,-14,76,-92,27,-5,-8,41,-74,-114,50,-77,-97,-67,-109,16,-36,106,-52,85,50,16,-68,-27,-99,-22,-112,122,-15,63,64,23,121,23,54,-31,126,64,76,16,18,-57,-75,97,-94,-23,-94,72,-40,-53,30,-55,87,-63,-13,116,-64,9,-72,11,-45,-90,11,59,110,44,28,-105,62,-80,-27,20,-7,46,45,57,35,5,126,29,-91,77,-65,-60,-56,10,-115,-42,115,-17,-67,34,12,56,39,-119,-20,-66,22,-39,54,-102,108,1,107,-75,14,-104,-127,-87,-17,-88,103,33,-71,-85,-76,23,-95,-94,-102,107,92,-96,61,121,-98,78,-33,-28,33,75,-10,32,-14,-125,-72,-96,-4,10,-65,7,-52,-27,92,-71,100,61,87,45,9,-43,110,-52,-70,19,45,-110,-66,-74,91,-126,-27,106,-110,58,114,-86,-52,-77,-63,-50,-65,67,-54,33,116,37,64,49,-7,76,-115,22,-124,-105,50,19,-126,81,86,124,-37,-5,-48,19,32,-65,-21,80,-93,-124,-23,-25,24,16,97,65,51,29,56,-79,-117,80,-50,14,-77,-23,87,96,-52,125,49,2,55,13,61,107,-106,93,-116,102,-37,-11,-23,-119,53,-43,-39,-86,-96,0,19,13,15,15,112,24,-73,76,79,-76,99,-127,90,-18,119,63,3,-29,111,38,34,-66,-34,111,31,-29,24,-95,-70,5,65,-15,86,-43,16,76,-127,-120,6,21,-29,97,-31,53,-57,-39,83,-117,-48,-99,126,38,56,-78,67,-18,43,72,-96,100,-37,109,-92,89,94,-88,36,121,112,-33,-69,-42,-99,112,-80,116,-42,49,20,5,124,26,26,-32,-118,-28,22,65,13,-105,81,-98,124,40,-76,52,-104,97,59,82,96,-99,-46,-27,-74,-125,-36,64,-31,114,-83,-28,-61,81,8,-81,-49,42,48,36,-81,12,-80,68,83,38,-115,-46,93,-86,62,-56,-52,-36,7,-88,-85,-80,38,5,-106,-8,-125,-94,-81,123,122,21,-112,45,-37,116,81,48,93,-122,32,-120,-28,48,-85,-99,-47,50,-67,-109,-14,78,-79,10,56,-98,41,-22,10,-20,74,94,-120,-30,110,50,86,74,91,51,43,-86,-44,11,65,-11,127,-97,-31,-24,119,-16,-66,-73,87,-95,-64,109,98,-127,-30,45,24,-11,54,61,76,109,126,24,45,-1,64,-24,-28,28,114,-113,-32,-103,122,-125,95,102,-7,-33,-25,-28,-7,-101,63,109,-9,111,-45,73,-41,-111,-48,-70,-113,-40,28,-32,-95,-41,76,33,-53,-112,-106,75,71,117,-94,81,19,19,53,96,125,-9,-82,40,85,6,65,36,-91,68,59,9,91,65,-67,-34,65,121,125,-25,-107,-38,-106,-122,20,-83,109,45,-103,122,-31,-42,-42,84,23,-57,49,-69,27,41,78,-116,3,-65,59,-28,-52,-101,-91,-29,-29,37,113,86,119,-51,-19,-104,-84,42,90,-113,125,-32,37,65,-21,119,126,11,-13,-37,59,-49,-80,60,90,-114,7,-117,-84,-22,-50,4,58,69,-93,106,-77,110,-46,125,78,93,-124,-20,-42,73,75,-60,-59,-52,80,-5,6,-105,-14,-58,-59,-72,34,59,-46,-96,-102,76,105,-8,-49,-79,-81,-47,-94,93,-100,77,-119,-115,-102,-115,-68,69,-126,107,-86,-103,91,83,-26,-42,73,-84,-54,5,-85,-104,-61,-28,22,100,-71,-126,-43,97,-128,38,88,41,112,94,-84,39,-55,-119,36,-115,60,107,87,1,-45,-114,-9,-80,88,-105,-67,-91,90,-111,-96,95,-113,-103,-24,-70,91,-113,-70,-122,-83,-92,-20,121,117,37,-105,-10,126,82,81,89,-2,-118,36,-21,-9,-85,124,-103,65,-6,118,-45,-33,-5,-113,122,124,87,58,-30,-47,-43,54,-10,-116,88,-17,44,29,94,-106,-59,41,54,-86,101,98,-116,106,-12,-12,95,13,-29,-103,72,55,-73,6,122,-106,124,79,54,-93,17,7,-101,69,-72,-102,-43,31,71,-44,92,37,28,-104,127,54,-7,-50,-74,-35,-125,-16,-119,28,-17,-44,122,63,117,92,-23,82,14,-28,122,-38,-90,26,88,-74,22,127,115,111,-128,61,-41,-104,-9,31,112,37,29,53,-3,58,52,-27,66,-76,-73,27,78,92,-33,-125,39,110,95,-96,-61,-125,-16,80,-107,101,44,63,114,47,-101,-47,124,21,-31,-99,-57,24,46,-24,18,121,-104,68,-113,37,-76,-71,102,-10,59,-124,112,123,121,91,78,-17,-14,32,-82,49,2,102,-47,-83,-30,-19,-3,67,-50,-42,41,-92,-21,-72,117,-111,-74,97,26,-26,18,-78,104,41,67,48,122,108,-19,105,64,-111,-45,-45,43,-80,-66,115,84,81,-36,-31,59,60,28,-10,125,72,30,-64,105,52,45,-74,11,38,-16,-118,-3,-46,98,-77,40,70,-69,-114,-77,-70,60,123,83,-102,-80,42,100,109,81,-77,115,7,-127,-87,-22,-48,8,57,-72,-41,-41,-9,3,-54,80,-30,103,-54,-16,118,105,-37,-87,22,71,-48,-33,121,62,-90,116,66,-38,-105,22,19,-21,-41,83,112,-39,-28,-81,-109,31,-125,-95,-1,54,-84,72,-108,112,89,-114,120,-73,110,20,-55,-126,-93,-58,68,-105,-107,65,122,8,-103,121,-97,61,-74,97,99,-65,1,46,7,57,69,-122,100,-112,94,-94,116,23,85,106,-105,79,-108,-128,39,-111,83,-87,-66,112,-102,24,-7,-72,-78,-97,-8,99,-113,-114,79,115,-51,89,-88,83,-90,28,56,113,-102,57,40,-104,-76,89,-8,38,-5,-67,-9,-18,38,-121,27,-25,-110,-29,3,-10,123,16,-40,-93,-36,116,-20,-73,-111,-18,87,-123,120,113,-121,-97,-47,69,105,-68,-97,-111,-53,-94,114,-81,77,92,-37,46,-80,-18,-9,108,-69,-25,-46,27,-101,-86,54,53,-109,-44,85,-11,-61,-87,34,-17,-25,79,-46,101,-22,-30,85,99,-65,-30,117,12,-80,-23,-16,54,106,-89,-120,-29,64,1,-94,-111,-75,82,-3,68,120,11,-103,-52,87,22,-46,-17,-117,-63,12,112,-123,-52,-121,71,-122,-55,101,-125,-41,105,-53,52,-9,60,-3,56,-1,85,15,-112,127,70,-7,4,48,-72,-29,34,11,-103,-46,114,56,-109,-32,17,9,89,-1,114,92,86,11,-55,-87,-80,-18,53,-4,42,86,-90,15,-50,120,49,-46,22,57,67,-59,90,110,-97,96,119,100,43,-90,-54,81,-89,21,-80,64,-14,-47,126,92,-17,-37,51,121,40,-34,110,-54,-99,36,-73,-43,85,52,-30,121,-9,-18,-51,91,102,-116,-71,86,95,-55,95,-35,74,118,101,-114,87,20,-48,-60,117,-76,55,-108,49,74,-22,20,-43,41,79,114,-96,-12,-68,43,-44,126,-28,83,19,111,-128,-19,102,-110,56,-77,71,89,17,-26,-16,32,-27,-14,-127,-37,62,-107,-34,126,110,74,104,6,85,8,79,-74,107,126,30,-52,80,29,-11,108,65,29,-128,109,-2,59,123,28,-107,62,110,110,-123,71,-68,-39,-20,-108,-57,38,-36,-12,126,100,112,-32,-103,55,98,-82,-5,89,-41,36,88,-92,99,118,-56,97,12,-16,113,88,71,-96,76,-77,117,60,-5,-84,23,-41,45,31,46,0,33,-3,69,4,38,-119,-20,96,-115,-50,28,-38,-9,85,-113,36,-106,3,-96,-23,-80,7,-19,-111,101,92,-107,116,-9,53,-120,-3,5,-13,-87,-115,1,-35,-125,-23,-89,19,53,117,69,-67,-107,-122,-33,-32,-10,-122,-69,75,-116,-35,-69,43,-74,109,-107,18,107,-48,-85,52,-38,50,83,115,-101,5,-39,62,-7,99,-46,97,44,78,31,27,105,-72,-117,-94,-69,-86,108,-59,-30,-48,49,-22,-124,-114,-2,-19,-126,-122,-29,-21,67,60,15,-111,-55,-22,35,81,37,-75,32,0,56,47,-18,108,41,-120,0,122,-4,51,95,-68,-20,125,78,77,119,-115,-9,109,59,-128,79,-124,-114,7,9,91,-8,11,-80,-112,29,-56,-32,11,-50,29,-82,74,-19,-6,-55,12,-115,18,-6,15,-123,-15,72,-62,12,43,1,82,-30,2,-17,26,-30,58,-85,63,-56,-100,-117,52,-90,-69,7,-26,121,111,-92,5,-61,-90,96,63,-18,60,-11,-52,-81,125,99,25,67,82,-71,110,97,122,51,39,33,93,28,-116,123,48,-107,-64,-9,-31,92,-62,-68,-103,-102,-107,48,-2,-100,83,127,41,-82,-105,-7,113,-120,10,58,-122,23,84,-18,20,-37,-82,11,46,42,-95,16,-58,-105,-78,62,-57,-82,39,-18,0,106,52,-51,36,-59,76,98,-108,124,-67,-40,-3,73,19,45,121,-45,20,76,-21,0,-57,46,-18,90,79,66,-56,-42,-47,-39,90,-120,79,103,34,-104,-30,-67,94,120,35,59,-41,25,-128,125,88,88,68,-48,-47,-25,-10,-12,92,125,20,-99,66,55,118,-42,46,114,67,-9,37,43,119,-84,79,-8,-21,123,48,82,76,-63,-23,-17,27,-108,97,53,95,-109,68,41,-50,-32,-119,-20,-71,80,-9,-57,-16,-4,17,-36,66,19,-113,82,-76,39,-128,23,47,9,30,-87,-35,-48,96,100,15,-4,-86,-58,-10,-1,83,-52,17,-102,37,-88,-13,-2,-23,-92,-52,-89,-33,-112,-47,60,122,28,-101,-99,92,-67,-88,77,101,118,-96,-123,-108,-108,-43,102,44,45,-48,84,-25,110,-74,86,-7,50,-109,-9,59,-92,-67,79,23,29,53,-57,-89,73,9,1,65,81,17,31,8,-107,92,126,-119,53,52,98,-126,60,-82,15,-15,79,110,111,22,-82,88,-110,-49,-113,-124,-127,-51,88,-48,-87,-17,-55,62,45,41,64,-111,-95,-122,-46,-91,116,-55,-125,103,75,95,-29,-56,29,-36,-115,-41,-56,-100,88,-81,-33,29,-81,-11,-90,77,-17,-10,-127,-6,-121,30,-4,30,-24,-124,109,67,112,25,-57,34,4,79,126,-109,126,-47,-101,-9,-38,117,-76,-43,37,-120,-86,85,54,-70,56,-15,39,-40,-80,3,26,-64,-45,-69,-35,-120,70,24,-97,-29,-53,19,69,-113,-112,-78,-53,-106,-74,-61,94,78,-57,97,-58,46,58,-21,62,-121,-97,-16,-38,35,35,-127,-120,125,2,54,-30,-44,-17,30,9,-20,30,117,-53,52,29,95,-92,16,60,-29,102,54,-66,122,-110,10,-113,68,-78,-120,-71,111,-96,-37,9,-11,39,111,-52,107,-25,-77,-9,81,28,0,-55,43,-98,-97,-37,-123,69,-4,23,-98,102,106,-11,-42,98,5,115,-121,-84,-86,-78,-69,11,34,-115,-94,3,-104,-9,51,-38,-113,29,-39,83,86,54,-116,-27,-108,61,10,27,-44,65,-91,-86,34,-40,99,38,-14,101,126,-82,-56,-8,37,-102,-52,102,126,-36,74,95,113,-83,-37,-66,-20,-55,-98,-115,-49,96,-44,-123,20,-1,75,-2,10,-90,-61,107,87,94,-63,74,-55,0,2,41,-123,-103,-85,-13,-107,-39,36,-47,6,-21,-70,98,78,-119,52,26,8,-40,72,117,115,-78,76,-57,-60,43,-25,-87,83,36,54,127,-78,127,19,98,125,-30,86,121,62,124,-32,-96,20,-110,97,-126,13,-104,6,-122,36,-105,55,105,-48,-121,-83,0,18,-113,-114,-39,20,9,-20,-23,-49,-115,83,-107,70,121,-30,86,-48,31,-23,125,-114,-67,48,-86,-90,21,83,-79,-107,64,-60,-91,69,54,-73,-77,99,88,-10,15,57,-29,-128,-47,101,-96,-50,112,-85,120,-16,-78,7,27,116,-128,-11,18,49,-19,-33,41,15,-35,84,-67,-15,-57,-73,36,41,15,9,77,83,39,27,-54,-82,33,4,115,-60,101,-117,46,-56,-18,100,74,126,-27,-25,-48,10,-51,-41,126,-81,-95,9,-60,85,99,80,-6,-16,27,108,77,44,46,114,-26,20,-69,15,92,98,107,-59,-114,-87,28,-121,-61,84,125,-125,-44,-13,116,-120,-55,94,-84,-86,-75,34,1,121,-25,-80,26,43,-97,-12,31,-58,75,84,2,-109,12,-61,-68,110,-21,92,-27,13,-117,36,21,107,-3,-125,80,87,45,-108,22,-61,41,75,-115,29,-29,33,-111,-4,-22,-94,8,24,97,-124,25,-52,25,-7,-74,-36,108,-114,12,3,-32,84,75,34,-60,-88,-10,96,84,12,17,114,-119,-41,41,-48,-3,-16,1,21,-14,-115,-11,-25,96,-36,10,-71,-14,-3,-83,6,85,-91,-18,-108,81,36,-33,70,-59,-80,-81,-31,11,19,74,-22,107,91,8,57,29,-95,-80,61,-40,-82,-110,97,122,-114,-102,-77,123,83,122,46,-24,-121,-28,111,18,-47,-35,-102,-120,114,-93,22,115,-82,113,77,-78,76,-66,65,117,28,86,82,27,79,-128,119,-88,63,-31,11,87,124,-10,-71,-99,94,-89,-82,76,-124,101,-53,58,-74,9,-50,-114,31,-3,-119,-51,57,-29,92,-75,113,-47,-103,40,-81,-43,-100,-12,-102,4,12,-36,-26,-70,27,-118,-88,50,-73,28,-113,-94,122,-1,4,-57,124,-126,100,70,-87,62,7,-91,-91,100,-102,-56,102,34,118,44,-90,-47,24,-32,30,-99,-98,36,113,-124,11,-126,-84,-15,72,117,3,-46,-18,97,-73,-38,24,-47,-4,109,-50,-86,-112,88,-97,-65,-73,112,72,-37,-125,20,-29,-43,-2,51,-16,94,58,119,-101,-48,121,-116,94,103,52,64,48,51,-70,-113,106,41,82,-44,111,-106,-62,71,-105,-66,78,-78,71,115,-50,-123,4,33,88,22,-40,-111,-46,-82,-34,-67,-58,120,-28,-18,-52,-126,-31,-109,11,84,-94,10,-15,94,-89,-106,125,-62,-6,98,62,-39,-11,-34,12,12,-18,-50,-78,-60,43,104,50,36,-62,-58,-36,-14,-104,-88,78,21,-18,43,-118,-124,-68,-35,-62,52,102,18,87,25,-106,-78,29,74,127,98,-2,-99,-86,37,80,6,-31,86,112,77,-51,121,-126,70,7,35,3,-85,-24,-78,114,-109,-25,-58,120,-127,-78,26,-100,8,-116,10,-20,-23,14,-18,120,42,-75,79,44,60,-58,102,69,-104,25,119,103,28,-70,22,26,25,124,3,-15,-11,10,87,-23,120,-68,-44,93,7,9,-8,-15,125,-79,-70,15,108,-66,-90,-5,-82,-14,115,-75,-122,74,127,108,-100,4,58,-106,66,-117,1,11,6,-69,-96,-65,55,-8,102,-41,-72,75,76,16,-2,-10,78,59,-42,-72,-1,-31,-100,113,26,-66,48,-4,103,57,71,-94,-2,14,-28,-36,22,-8,-25,39,-51,25,99,91,70,63,11,-124,69,46,-34,-21,99,-70,-110,-90,32,116,34,-74,82,43,-104,-56,31,-117,-43,67,12,-72,115,-84,-62,-9,21,-30,105,82,94,86,12,40,-47,-39,40,-114,-67,-89,-72,-64,-62,-124,-105,32,95,-124,-41,-14,48,26,8,-116,-57,24,-45,-45,-75,-40,-111,-118,107,116,66,-97,-57,-79,-96,-85,-55,49,-55,-32,-87,-76,-12,42,-85,85,-16,75,-41,-112,49,-29,-28,-124,-10,-60,62,-2,-112,15,-36,-33,81,-95,117,120,51,99,-64,30,11,106,-21,-42,43,-59,51,117,12,45,3,-116,110,88,104,60,67,102,-74,108,80,-58,-108,28,38,-108,16,63,100,-24,-36,-1,70,97,7,32,118,-112,-122,-31,-36,106,10,115,-89,35,58,-15,-5,63,19,-123,-99,-11,-94,108,-18,-13,70,-12,-1,126,-15,-9,-25,113,111,66,-59,81,-88,-114,97,-121,-76,16,8,72,62,3,-107,106,-43,92,-91,63,60,-90,-61,96,-9,93,-24,-17,-22,38,-24,29,-27,-36,-25,117,99,-10,76,66,-77,-71,33,-87,100,48,-13,-122,-49,56,-104,72,72,-84,103,72,115,-10,45,19,-22,52,-97,-77,-107,50,-81,-93,-79,102,-71,46,73,6,-21,-52,5,-96,32,112,15,-44,-4,110,5,-26,-85,89,-87,35,73,-17,59,-95,-5,-123,94,127,-83,9,-122,-64,-58,-72,-111,33,-91,-82,56,63,1,6,-67,-106,-55,26,-12,-105,-32,115,-38,-95,118,117,67,-17,95,99,120,-75,2,28,-113,-105,117,-15,111,22,-46,116,25,-91,40,44,84,37,-4,-66,-125,15,69,-14,49,-12,-11,87,-68,20,91,110,117,125,-65,-34,-36,84,-29,-87,-27,60,-66,-118,-125,49,69,81,54,7,-119,53,-23,-60,-9,22,-116,-125,-58}
+
+#define IP4_WEIGHT_Q15 {18,-12,-44,78,104,-34,61,92,-120,-75,40,-19,29,-80,-56,21,60,-92,107,-118,58,-104,94,47,62,106,11,-105,-6,-20,-32,24,43,43,-116,48,53,-86,-50,-38,-108,-80,0,-73,-5,115,-26,111,78,76,-101,-55,94,39,-61,118,94,13,-20,-81,100,70,-111,94,-125,63,71,-121,-70,-69,-14,-74,54,-121,60,107,-121,-106,51,-38,-61,26,110,103,-43,94,-116,111,60,-125,-28,88,83,120,62,-39,-79,112,-85,34,121,-93,-121,97,-45,-97,-90,12,-97,90,109,-45,-59,-100,-105,-21,0,-26,-122,-37,28,35,-10,-115,-87,6,-62,108,-15,26,118,-84,-26,1,-74,73,-41,-65,97,86,94,67,34,59,-99,106,-67,-80,-26,-71,-21,-20,115,109,-43,-107,-21,64,37,-2,-20,-75,115,108,53,35,-102,45,83,-106,-49,-59,-46,-102,121,-41,51,-55,22,19,-58,-103,-116,80,25,-126,122,-76,-7,-34,-2,110,15,-46,82,-16,15,-19,-52,-39,-73,62,93,67,117,-27,62,-12,-89,-15,-100,-57,59,20,-127,52,-37,-79,-41,-43,111,-31,99,13,-12,43,99,-1,-31,43,124,-15,-30,120,-69,-79,-36,-19,-89,89,46,116,54,-46,49,94,85,67,113,11,24,-59,-17,119,-119,110,-57,-81,-1,77,32,118,-38,-13,113,-53,-94,111,110,-19,-14,-53,4,117,-20,-35,121,24,-97,119,18,-31,108,54,30,-74,-121,16,101,65,3,107,-12,-38,14,-53,125,60,-59,17,52,21,-65,-118,76,91,-112,106,-38,98,26,-4,-53,-63,-108,95,-58,63,19,111,-74,73,37,63,-115,-84,-44,22,-47,-51,60,9,29,22,-57,81,-87,-27,-65,-63,-93,63,110,-26,-126,-12,7,-118,-127,-113,-70,45,107,103,-69,-48,56,25,55,-55,79,113,111,120,-2,43,108,-122,-41,93,40,44,88,107,-78,-34,124,122,63,-67,29,14,24,-69,-72,67,108,26,116,88,90,-48,93,-103,-37,127,-24,115,-76,-80,-97,-61,96,-54,-22,-14,-123,-49,62,-17,-1,21,-65,116,10,113,10,30,88,-24,-119,-95,89,58,124,-119,-112,-115,88,57,119,68,-17,31,-27,-9,-64,18,-26,109,-60,4,59,-89,-127,8,-35,-90,88,-76,22,109,-123,-51,88,-90,18,25,45,47,-80,75,-66,-24,-109,-47,-42,68,-8,-98,78,-122,19,33,-72,94,2,-109,-84,82,102,71,55,-121,19,76,76,93,66,-42,-23,-2,40,3,106,123,-111,8,83,105,117,121,-52,2,-4,-18,-4,-19,-125,38,80,83,25,-64,123,47,36,105,29,-71,-72,-127,-41,-82,31,3,-43,9,73,124,91,-3,-99,-27,101,77,-51,-96,60,15,74,54,35,-119,116,53,-4,46,-29,8,2,93,75,-18,38,49,40,30,-30,22,97,97,-8,-35,-111,21,-62,97,-96,-12,82,28,-118,87,-12,29,-16,46,110,8,95,58,40,41,29,105,-58,-108,-29,-117,36,106,-118,11,-124,60,84,-83,-87,21,53,-31,125,-5,114,-75,93,-41,-127,-98,49,31,96,64,-112,60,-126,2,69,-73,94,-23,-100,81,-115,-116,94,-25,-44,46,91,-89,12,-47,75,107,-77,-82,-10,79,-70,-106,75,-1,62,104,-69,-7,-41,73,53,-32,74,26,-113,111,-115,-55,66,20,-91,7,-47,51,-96,126,121,-75,63,81,-23,14,-124,-41,-39,-13,14,-27,16,-56,-48,-43,-84,120,33,41,98,26,-6,18,15,8,31,-9,-50,121,-107,-106,-33,-46,64,-19,127,-104,-59,86,-30,-121,60,-79,39,-38,-5,85,-119,-17,21,-120,44,-22,89,-17,73,-102,49,26,-73,-69,91,-71,-36,103,63,-8,125,61,103,-116,-20,11,105,-116,15,-78,-122,-80,-62,-80,-58,65,-119,-47,99,-26,-111,69,87,-38,-15,-44,-87,-14,-84,-37,-27,109,-90,-72,-4,-110,38,82,-97,-50,29,61,52,-44,-87,8,63,83,92,109,-124,-47,69,-110,-70,111,-10,25,15,104,80,66,32,-70,-16,-49,-52,-16,-41,122,104,22,-31,-109,18,62,102,125,-123,74,121,5,92,-92,-90,72,-61,98,-2,-125,-81,101,109,-120,60,58,10,53,94,38,-25,-56,-13,-80,80,-13,45,-77,-43,-44,-37,-62,46,38,-103,-124,-93,48,76,-82,1,73,74,67,63,-59,-26,76,116,66,70,-113,-30,106,109,25,75,-18,25,25,85,-83,81,78,-50,99,-53,-125,-68,44,-104,96,-44,-126,124,33,112,-75,-29,-9,-60,-126,-84,-119,-61,-127,-6,-46,-26,-57,118,105,-4,21,-120,54,-121,-35,-70,-101,-124,-79,-33,-30,105,57,-108,-48,-111,-65,-108,41,77,112,111,118,68,0,22,110,44,56,-91,-49,-111,62,-54,78,83,66,38,102,-14,41,52,14,-94,106,105,24,27,53,-40,-70,60,-119,56,-95,68,69,59,-101,-124,-25,-119,-45,102,-55,-38,61,57,104,-96,88,122,99,-122,77,106,122,33,126,-5,-74,46,116,-52,-51,-101,74,74,2,-3,-21,-38,68,-30,17,96,71,-124,-23,47,64,-35,24,107,49,41,-50,-23,88,19,55,-30,-91,3,-54,-14,125,10,84,-96,100,100,67,-116,-40,-124,2,53,-62,45,72,21,82,10,-47,-126,54,-84,-50,13,-2,-66,-1,103,96,-17,123,59,-111,-61,-70,-20,-57,54,-94,-110,-125,3,-101,14,-128,-86,80,-44,-94,37,113,123,-104,-9,-87,109,111,120,33,-7,-62,-51,-57,49,-71,3,18,-49,-94,-32,-92,40,-52,3,52,105,108,123,40,1,2,-86,38,-104,52,-93,-44,-73,-62,91,-88,5,-91,-61,-24,-40,-30,-48,-115,114,62,-128,-85,-93,-43,104,-20,102,-103,-52,-56,25,-103,49,-25,10,84,-52,51,-94,-110,26,-108,1,30,32,-23,126,-112,-82,86,-102,-17,-108,-32,78,32,80,-125,-112,91,8,-69,24,-95,-86,-73,-115,14,9,-2,-121,101,-109,-72,1,54,84,-36,25,95,-49,108,-110,4,24,126,66,-63,56,-8,99,-10,-80,-73,5,72,-103,-10,-35,78,3,42,-61,-83,-115,-99,84,78,20,30,-66,-88,97,-120,-66,120,-46,-29,-57,118,15,-94,-110,-29,25,89,113,-110,-52,90,-92,105,-30,48,92,-44,-1,-39,-96,118,115,37,-3,15,-1,-2,64,81,57,-47,24,-14,89,-103,48,-127,-95,-100,-114,14,-69,-82,-32,-9,-77,-38,33,-76,-63,-32,51,69,-8,26,-75,80,59,101,-31,40,-37,-23,76,-110,-23,-83,-84,111,-31,124,122,-56,-67,-112,4,-123,65,67,101,12,-23,-12,-43,54,-87,35,66,-89,-47,-105,55,100,19,-80,21,-76,-85,-117,-61,19,107,-71,42,86,-9,-80,33,-65,120,106,-49,77,-34,-38,-50,-27,21,-28,65,97,108,-77,42,120,69,24,127,-20,89,112,-66,-126,-110,103,43,0,-63,28,-17,36,-43,-68,-117,115,-69,70,107,2,94,95,9,-83,-99,47,53,80,-105,28,-27,119,59,82,95,-94,-16,-49,15,-122,16,-89,17,64,-6,88,4,21,47,-78,50,-25,121,-36,-47,72,-21,-101,29,9,-83,28,-113,-68,23,115,-67,-101,-101,102,-98,-124,-98,-89,-24,82,-28,40,-89,125,23,83,97,-53,-7,-108,-90,-83,-113,-26,-58,-119,28,97,35,-74,6,-15,-40,-10,11,-98,79,101,101,-72,8,-99,117,80,-65,127,95,15,60,-29,2,-92,60,-118,-116,46,79,-79,-62,-43,104,73,107,117,-43,-127,-67,113,44,-41,67,-98,-73,26,74,59,-111,79,45,21,-60,-26,18,-72,54,-70,-30,10,114,-82,-124,-126,-52,-97,108,120,-19,-111,-52,102,10,18,99,49,-128,-17,91,-46,83,-76,-3,-41,45,47,-72,3,-19,112,-104,122,14,-77,-35,-23,121,41,-123,-2,-60,50,44,84,-45,69,-58,-69,43,-98,-11,-17,112,-95,-36,-69,67,-52,-11,-45,98,-126,-33,81,51,101,-38,67,68,-37,-78,12,107,105,75,-100,-109,-55,0,11,45,-24,3,54,-70,77,-63,125,52,93,-16,-22,-97,35,97,58,46,-61,66,-98,-61,12,-43,-63,-45,-36,-79,41,-58,54,-49,48,-63,-33,-110,-49,-36,93,73,-78,-33,50,-76,-6,-48,4,-87,-88,-81,-30,-33,-109,10,104,-94,94,38,-124,30,6,102,37,97,56,73,-106,-18,84,70,4,-31,-27,-90,54,63,50,10,-18,-113,125,-116,-86,-119,64,33,26,-128,-25,-77,76,-127,-79,0,60,-65,5,-63,-5,101,-91,69,-49,67,71,121,-22,59,-87,26,66,-26,7,-79,-73,-51,0,-114,-22,40,-115,-87,29,-18,-23,-72,-96,-55,-119,69,68,-102,-99,124,16,74,-34,5,87,120,-28,-6,-92,-111,-42,-85,-36,123,-86,-52,83,-77,-15,43,124,59,-81,103,96,-80,41,0,-62,-22,-13,77,-99,71,-121,104,72,43,107,4,80,-62,54,-98,-63,-13,-92,10,-119,-95,-76,-90,76,78,95,-108,-117,122,-115,88,52,-10,26,122,39,101,-80,12,107,-108,36,-13,-72,36,82,63,119,-57,-44,-7,77,-55,-25,-54,102,-118,-93,-91,58,11,11,-30,80,-62,-77,111,3,105,39,-63,-50,-33,-6,29,52,-98,-80,51,-5,-50,-122,93,116,-77,-45,79,110,-103,-20,-123,-16,-58,93,-101,-11,57,24,44,-60,-118,64,32,80,3,-25,107,60,126,124,-90,-22,-95,-91,-57,83,-46,1,-28,78,-47,74,15,42,26,113,42,-76,14,20,33,-93,37,107,89,-22,16,23,-16,60,108,-117,74,111,52,78,-97,53,-127,123,9,-78,-15,-17,86,5,-17,-120,28,-76,69,13,-76,120,-64,-35,-17,20,-98,126,-42,-88,-99,10,-113,44,84,115,-35,18,81,2,99,-82,74,-125,12,110,55,-110,31,-94,23,62,-4,-62,-122,-120,40,42,110,34,84,2,-3,-24,-75,-10,124,-38,-46,-14,-11,109,57,27,111,6,-99,27,126,72,41,-29,106,-24,96,96,60,-18,42,-104,82,53,-69,15,92,-79,127,-70,-102,-53,102,79,32,84,-119,115,-36,7,-84,-24,2,103,-77,54,60,1,-7,-64,-7,-22,114,-5,19,80,-49,107,-7,-2,89,-63,-26,-111,-51,17,-108,-40,9,-51,58,108,-55,-68,-117,99,-51,-117,-17,46,-33,69,13,-23,4,-71,-110,4,-95,119,103,-30,31,23,76,39,-36,6,-117,76,6,80,106,18,-124,-3,78,112,3,40,23,-55,-100,75,-118,-16,-52,18,69,-77,-91,126,-87,41,103,-127,7,105,106,77,-23,72,50,75,-16,-19,126,112,67,-4,-102,-56,53,38,-72,-60,-69,30,0,47,-95,100,53,-127,-16,-18,-16,29,46,73,90,-112,-97,-111,-15,-38,23,44,45,115,-93,-68,-32,-10,86,19,69,32,-104,-112,97,60,64,87,61,69,55,-92,-4,-77,-28,76,-82,56,123,52,-105,-38,-1,81,80,-40,-14,-78,115,32,-59,-123,-115,50,3,69,-14,5,-39,70,-124,34,61,-35,-57,34,127,-120,-13,109,-108,68,-22,-125,81,89,35,-21,88,87,107,-32,110,-27,-19,-82,-114,-81,99,115,-54,-92,90,65,-126,26,64,-114,36,70,-93,10,-94,-111,-90,118,-45,-3,-121,106,80,10,-101,-25,-12,-72,39,114,47,43,125,33,88,-109,-81,10,98,28,-98,105,96,123,-43,-58,-115,-122,-88,85,-80,26,91,-26,103,-88,-121,-66,101,87,-88,125,20,-58,-62,-46,-113,-100,-36,93,79,33,-108,49,-45,0,-19,70,103,-48,-19,-15,29,122,40,121,118,102,86,-83,111,-86,-26,-124,6,86,49,50,-67,-104,-28,-28,35,52,42,-25,-87,-6,-70,18,126,123,-128,-3,-109,-49,-94,-120,-62,62,-89,-107,94,110,109,10,-37,-126,99,-116,-85,113,100,-19,-52,65,-101,-45,93,-49,96,-78,84,28,-44,5,-110,-48,-26,62,127,49,-53,57,67,-85,127,60,120,-67,-96,107,34,-60,91,-6,-80,-8,-77,-119,50,89,-52,-64,96,-60,127,-76,-34,-1,-52,34,-25,100,99,-94,-46,12,-47,47,-47,-14,45,59,3,-74,-85,-49,103,-79,-6,-1,-25,0,-2,-44,-29,-11,6,108,-23,-48,91,56,75,-77,-71,-46,-100,-98,-100,90,-29,-56,-35,-3,54,-126,-62,124,1,-88,-26,4,101,95,-113,-67,75,39,104,-106,68,127,-127,-15,-36,-12,23,-51,-118,-22,-67,-39,-71,-77,52,104,9,-106,10,53,34,-98,-67,-74,84,95,87,38,-35,-103,-38,-125,-124,-31,41,3,-89,-41,-107,-9,-90,-39,-58,83,-106,-86,-24,-93,18,23,14,36,-56,-36,75,-123,10,7,109,13,-119,113,80,-68,45,35,57,32,-17,-1,28,-98,52,6,-37,-97,118,48,-119,-69,-102,37,-18,-4,-59,101,15,91,40,-31,3,5,-9,105,-9,-33,-31,-7,-71,-112,-71,-2,70,98,46,73,-99,42,-77,53,-38,48,-1,-120,76,-33,-62,-35,117,67,-117,33,58,2,-127,-100,-66,-117,-82,91,115,-111,33,24,-125,-89,76,84,15,27,-5,-87,49,-72,-35,-128,-49,114,65,82,-71,127,100,41,74,-63,52,0,-67,8,117,-102,5,123,87,-37,8,36,126,71,-108,-73,20,104,-76,-71,-50,18,-56,8,-62,-52,-105,-127,41,16,-26,-122,31,11,70,-100,-109,117,-35,88,29,-45,-78,115,-86,102,40,18,-58,-54,-84,32,-36,56,51,52,107,126,38,78,-66,-77,20,65,-119,-113,26,85,-92,-67,-35,-24,-47,-9,43,62,-70,-66,-41,-7,-72,-77,-79,56,75,49,67,65,43,102,-78,113,98,53,-47,20,-116,-4,-2,-12,-36,50,8,-118,-79,-120,-37,4,103,62,51,107,-90,79,49,-17,61,-15,36,17,-117,39,123,-87,61,11,96,-108,1,53,51,36,-19,-51,-69,-40,-91,127,-90,-62,126,79,-72,-61,123,41,-27,11,14,76,-67,-17,-70,-104,47,73,32,-120,-109,61,38,31,-1,-37,35,-21,-26,59,-53,-85,18,75,106,93,-83,-31,-18,-127,18,19,66,-74,10,-25,45,18,-109,30,4,13,-62,-47,13,-59,44,-96,19,-18,-113,65,-5,-75,91,-21,68,-90,46,25,-110,1,-115,-88,-91,55,13,86,24,-60,85,108,93,27,-61,-14,28,-110,-17,-18,68,70,113,-52,58,-9,52,111,-64,-97,64,-100,0,43,32,-88,13,-32,0,110,-104,92,108,66,-112,65,34,-64,-125,106,-9,113,-116,91,-35,-88,-91,-16,13,-117,3,37,121,-84,-75,-1,-44,-49,13,-77,81,46,113,-115,15,-37,21,-17,33,-19,-83,-95,27,28,83,53,22,-23,66,-25,-57,-15,-56,69,106,49,63,-120,125,106,-86,55,40,4,-96,-26,43,60,-107,-116,-76,-89,101,51,98,-21,106,-49,53,110,83,27,-119,36,2,-5,86,-50,47,-75,42,52,-59,63,-71,-67,60,83,6,65,124,16,28,14,63,-58,52,23,30,-81,49,-123,-26,42,-39,60,-27,-61,-66,-18,-88,-22,-46,-61,-60,65,66,-100,111,116,100,50,92,103,-83,111,-72,-5,116,111,72,39,101,54,-65,-44,8,-128,-88,113,18,-70,-78,-70,87,29,112,-31,63,9,12,-109,-27,-42,-52,55,-48,-70,95,-71,93,122,-46,53,-115,-22,-27,125,125,50,-58,-50,21,-71,9,-6,-82,45,50,51,-14,-74,-72,104,95,-86,57,65,-39,6,-10,21,-76,-52,127,-128,17,-36,-23,87,103,24,-95,95,10,95,21,61,-96,-24,-8,0,74,126,-14,-102,-44,107,-119,83,-123,51,27,-64,-17,124,24,-96,79,118,43,8,-95,-75,-106,-84,115,69,3,-118,122,-64,96,-29,-106,-78,-97,-82,122,51,14,-80,65,121,-66,-119,74,121,82,-120,77,96,-82,56,106,-45,-28,-116,78,-70,-13,90,41,-77,-55,-78,-49,91,-109,-36,-91,97,-31,95,27,-91,-116,-21,-17,87,112,-82,-51,62,-42,64,111,106,68,92,53,-68,-38,-55,-25,-38,-121,74,5,-96,-77,-14,-109,-87,75,-62,-108,12,-97,93,-91,42,24,-5,-45,79,126,-10,-71,-97,97,6,-19,-80,77,39,-111,-69,42,-123,-61,-30,-78,64,18,77,-99,82,-40,127,-39,46,66,46,-82,-70,-117,77,-17,27,96,10,56,16,83,22,114,114,24,-89,118,-84,116,19,-88,80,16,-25,66,111,-70,70,-86,-88,10,-1,80,-82,-95,95,-20,-121,-114,26,-15,-104,-77,-120,-7,97,123,68,69,-12,59,24,-20,100,46,75,-76,-23,-41,79,82,-3,-115,44,-69,-55,-100,95,81,-108,-125,-121,-46,-48,-112,-22,-10,-40,-60,112,22,79,89,-99,53,-54,48,-110,16,-51,77,94,59,-103,-50,-10,34,-115,60,84,31,-58,-55,-10,64,23,-5,112,96,85,75,4,-106,-77,55,-33,87,-76,-79,53,71,-8,-92,63,118,-60,-84,99,107,46,88,-89,24,-41,98,-36,-22,34,-88,-23,78,84,56,52,-14,60,123,-20,38,-56,-66,67,-80,117,-6,115,121,39,-126,-77,-8,89,22,29,-101,55,29,-31,-108,123,125,-46,6,103,-88,-35,25,-58,65,-118,40,-39,26,62,15,-25,77,-50,117,44,79,-79,64,-114,94,-31,-26,-67,-10,-114,-19,69,24,111,14,-33,-52,110,50,95,-107,63,-71,36,-21,-22,-7,-95,19,-71,-38,-88,124,47,120,98,22,-69,73,-5,-114,-18,106,-41,-102,-26,28,-41,-101,-105,-31,-120,-26,22,-21,-31,-44,-50,-127,88,85,111,33,-53,-114,-12,71,53,126,-55,82,93,-104,-77,41,-50,46,90,54,-28,-38,-128,-68,-80,-13,34,-63,31,60,-81,40,55,77,-5,-17,94,-110,30,96,26,61,43,-48,-128,101,13,-8,-6,-29,-60,115,-62,107,-57,54,96,13,114,-89,36,-69,-40,106,98,107,19,-28,-4,14,-97,-60,-71,-64,-107,-48,75,-50,-54,90,60,108,-101,-104,25,92,-60,-17,48,-63,103,113,59,24,51,32,-26,-101,121,71,-21,-83,-68,79,-115,42,5,89,-38,65,28,-91,22,4,89,7,-57,122,-51,-120,-58,-110,-42,-70,105,102,-112,33,-83,21,-14,62,-116,123,-55,-114,95,-110,-46,76,-12,-6,-88,-48,-126,49,-67,95,-94,42,76,84,-112,-64,-20,114,9,-8,-96,-38,-38,-85,72,55,7,127,117,54,-52,41,-89,-46,-95,-121,-97,-113,46,95,79,-105,96,36,62,111,-38,89,-97,61,24,120,90,-111,-69,43,48,88,25,-58,-89,55,26,14,121,-126,42,79,56,-43,-88,109,-53,31,69,-114,-1,-81,94,-50,35,20,-93,62,69,-96,120,-35,-103,-86,126,-44,-96,102,54,12,-97,-79,97,-49,-18,80,-68,-111,-17,39,87,102,6,-10,11,2,-89,-74,-104,-43,-9,53,-68,28,-126,-71,66,-26,34,102,32,-36,-96,-83,87,-127,83,-50,-60,-98,71,-81,108,-97,-74,50,20,-98,-9,75,8,-48,0,124,-27,74,-59,1,-121,118,52,-57,15,112,81,120,-10,-66,42,87,-92,-89,-123,-1,-29,-74,126,57,-50,31,115,-47,-20,-89,-107,51,49,28,110,38,-73,-37,-72,-70,-124,-20,-109,67,7,-114,64,32,-76,101,-107,52,-89,-109,51,-51,-3,-98,122,100,-57,-2,34,-38,22,-101,15,92,9,-104,47,-9,-18,47,27,-38,-58,-122,-20,102,-78,-63,-19,-71,-112,65,-48,49,27,85,-113,-57,108,24,81,-96,-47,99,-67,-121,-17,2,-29,-9,89,109,-45,-127,-59,122,44,-81,-39,55,5,40,0,-11,61,37,-82,18,-97,-69,-45,27,11,-70,-88,31,117,-98,115,114,75,-104,46,-3,104,-67,49,21,18,95,31,-8,11,55,-76,22,39,-17,10,24,-63,-97,57,114,-46,-62,-66,34,-86,-94,-67,-109,124,68,26,42,-65,-60,97,-41,59,118,-104,55,16,-25,-13,-99,-28,-50,-50,103,51,-77,91,55,53,-17,-108,-82,-121,-54,118,24,77,24,-120,73,-61,36,-122,-63,51,-88,22,104,76,14,63,118,122,-31,59,-115,-92,29,-66,101,-48,-7,-5,30,86,-41,-87,11,71,-15,75,-30,-110,2,9,91,18,101,-102,-51,-115,-83,14,37,-41,-17,106,-43,-108,-42,34,-86,65,57,12,-13,114,25,-36,-69,-48,93,-99,-89,-104,54,19,15,-101,-105,24,-51,-26,93,95,-2,-43,51,-14,-112,-83,69,77,122,20,-7,107,-29,79,115,115,-102,-58,-111,46,8,112,-67,-20,-97,-88,98,75,-30,-47,90,110,25,3,-8,94,70,47,22,-91,-103,-54,58,-38,-12,-50,51,37,72,27,7,-112,-50,31,-14,70,-76,-95,-109,-111,48,-75,118,-2,30,-7,-123,32,33,-89,-47,25,-6,67,73,-29,-7,-93,49,111,112,76,-65,8,-76,-95,45,83,-79,84,23,20,-96,-52,15,-70,-56,7,-58,106,85,122,-96,8,-84,85,-101,-30,35,-14,23,112,33,-86,20,-93,73,-30,-8,-79,-39,-77,-36,-38,-107,-112,-89,49,-27,103,48,31,127,-22,68,-35,100,99,57,-26,74,85,118,101,-43,105,-76,-93,-127,44,-1,39,68,12,93,-33,13,-78,11,-51,85,44,-99,12,-85,-63,98,-5,-92,76,25,-68,-86,-121,-67,-64,-109,31,64,-90,-58,126,52,-41,20,27,120,-86,-117,71,-128,-128,-28,-39,82,-102,113,59,30,-128,78,30,103,-11,-95,117,74,113,94,46,56,-96,41,48,-85,-25,-28,-79,104,3,-73,2,30,-22,76,-103,101,83,-89,34,2,127,-26,25,-82,8,18,-3,-20,13,52,-21,36,-38,90,112,-85,-92,-79,9,-72,98,15,-26,-32,-4,26,-26,-94,112,-5,69,-21,31,-84,-17,-112,-83,46,-24,-105,3,-102,15,-60,-123,99,-6,-47,22,-120,70,125,86,35,38,35,5,-100,89,96,64,-33,-55,29,-82,55,-3,17,89,52,104,126,62,-125,-80,113,34,53,77,83,-28,-65,-27,2,68,-114,-37,-4,-94,89,-41,51,-85,43,-36,93,-93,74,-8,109,-92,-70,114,-120,44,-63,77,102,50,36,88,16,19,99,-9,64,-57,-43,-81,-67,-70,-9,89,-64,114,53,-99,5,-31,87,74,66,-37,75,108,-100,85,-101,-44,-120,-32,-70,92,80,30,-16,112,-102,96,99,-6,123,-89,100,102,-38,-90,102,-80,-9,52,9,-47,-114,-81,-128,-112,2,87,-40,-41,46,-15,119,-107,79,105,15,-53,108,72,-22,36,45,82,-88,59,19,118,27,123,-93,-46,-44,93,-98,64,105,-80,99,-110,-8,-51,33,-58,76,-103,87,-13,26,76,-93,-13,83,127,-4,-52,-54,21,70,-93,20,-7,19,7,102,94,41,67,14,-52,17,54,23,-81,93,-61,76,-23,-92,-118,9,110,99,-53,-128,123,-127,-24,-125,-76,88,-79,63,-65,71,-79,59,-45,-64,-85,-111,-53,55,-102,22,-78,48,-67,25,100,0,30,72,19,56,-54,-6,40,-71,-42,98,127,-46,58,40,34,-6,-112,21,-113,2,-14,-42,-25,-78,-55,12,62,58,-127,-44,-40,85,29,-80,-27,-72,73,8,-36,-32,-21,34,-46,84,41,75,109,-41,123,-92,20,-123,106,72,47,41,-73,-12,-38,117,-89,44,-128,-102,-65,49,-43,69,-53,-119,60,-97,-39,9,-118,-33,-58,28,105,-41,70,111,39,-41,90,58,20,-25,-21,110,50,-114,-68,-104,-35,96,58,-16,98,26,-80,-98,63,74,119,-85,21,-124,8,118,-61,-125,-112,23,30,-77,92,-11,-28,-101,-57,-9,93,-49,103,32,-97,87,116,-96,77,-48,-27,92,57,-29,-25,52,-107,-77,-50,114,99,-79,24,-58,-19,-96,-113,47,-80,8,-83,-72,69,-6,55,92,39,17,76,21,-127,-5,-60,-115,-55,-28,40,-43,-43,106,112,-35,-57,25,80,19,-39,-6,-111,-79,4,-59,-77,121,-103,-89,-127,-113,28,61,-50,-125,58,-38,-33,43,124,41,69,-105,2,99,83,-31,-119,-21,38,90,92,-88,113,-83,56,-56,61,-49,-74,-2,-23,101,-114,26,114,-95,-52,-73,-7,-53,116,32,49,119,81,-88,-49,-102,-126,50,-47,38,-13,76,69,-73,-124,5,-53,-63,11,-42,35,-97,46,29,-43,112,-2,46,58,83,-17,41,-5,125,-34,-96,67,49,-17,-80,38,-82,81,29,84,-13,96,-112,49,13,65,117,52,23,3,49,-26,-43,-88,-97,93,-60,-93,-34,-54,-74,5,-113,64,-73,23,-95,50,17,-112,123,-90,4,-35,103,16,-41,26,-104,109,-119,-71,95,28,60,-71,-41,-26,5,-118,-31,-126,58,-93,-50,-48,30,-51,-31,-2,-92,-75,85,-52,71,112,-48,74,-65,-24,41,104,121,-95,122,-83,-49,119,-20,38,97,23,-73,-22,55,-118,45,25,-37,47,-122,89,-4,125,-105,37,55,102,52,-12,34,7,85,15,-6,17,13,18,97,20,-92,79,107,-16,117,-80,60,-3,-23,81,-70,124,52,-36,105,-44,-125,-40,-81,28,88,-57,-111,-96,-49,18,-5,71,-37,32,-73,53,1,-124,77,-70,-107,33,-79,-83,-34,-125,43,20,-55,15,-53,59,59,-97,71,44,78,80,33,-20,65,68,-72,-125,23,-30,-3,-89,93,64,88,123,-44,126,117,59,38,-5,32,40,125,124,98,-104,-31,-59,-27,98,12,125,-43,-48,-74,43,62,-6,73,-3,19,100,-104,-62,35,47,-8,37,60,-125,-100,95,49,-74,-15,8,76,58,14,-85,20,-56,29,70,-125,94,-60,-56,-112,82,73,92,78,-40,-37,37,-50,22,19,63,23,-49,116,27,113,82,-5,24,46,85,41,106,-11,102,-123,60,45,-108,63,124,-67,114,53,-14,-126,-108,64,-6,-27,-19,-101,-27,102,112,-45,93,-4,-36,-68,-111,93,-64,69,-128,-109,-78,-16,-62,-79,-51,-8,-39,-40,-94,-4,123,-117,70,87,-91,-79,15,18,98,11,-51,-104,-76,-59,40,-82,110,100,102,13,71,42,117,-81,-41,-120,-48,-17,-20,44,-44,-120,76,79,123,-128,111,-51,71,-41,-76,-86,-32,80,-43,124,-65,123,21,5,5,55,34,73,-46,-55,58,-108,116,110,85,59,-61,-24,-86,111,-34,-128,-111,59,45,-125,-94,-47,-90,48,-109,-56,-95,-37,-127,79,-17,102,-52,-96,16,-77,31,40,-59,-93,-26,10,-28,108,-2,-85,95,-25,-88,-94,120,30,-24,-69,-9,90,81,67,-92,123,116,42,12,123,88,86,-86,10,-16,-77,54,-119,-54,-43,-7,104,-111,-75,-3,63,-96,-95,112,-68,80,68,-128,3,-13,-37,74,-113,62,-88,-32,-40,-48,55,-21,-64,64,118,-126,-41,-79,-75,-112,-78,-81,19,20,-10,86,97,-20,127,101,56,118,69,-62,73,52,125,-15,-84,-30,65,105,-53,-59,-54,87,-87,87,-116,49,-120,71,-48,-108,99,-19,-107,-98,-40,58,86,-119,-125,-62,-38,23,91,85,-55,52,-31,123,-76,120,77,49,122,-118,-19,-56,86,-74,-15,-82,47,-121,-83,21,-69,119,-86,-39,59,-84,87,1,19,-58,-67,-122,-45,54,-38,-96,-13,100,-91,-118,-97,-72,73,-30,23,-121,-30,-36,94,-38,20,22,-4,-85,-7,50,114,-105,95,35,-85,-41,-89,93,8,-53,45,87,93,117,30,17,-61,69,-61,48,-52,-75,-99,-104,-113,-27,10,80,89,119,107,-76,-30,75,125,122,55,-13,8,-37,-37,13,24,33,31,98,-14,101,-51,24,27,37,-51,110,-15,83,-49,-122,85,-30,18,-17,92,101,12,97,-54,-99,4,73,-82,-46,111,29,-7,-75,90,106,-91,45,68,-111,68,-63,99,86,-74,-122,-35,21,-28,-22,74,-80,-70,-93,50,-9,14,-84,45,-18,-41,-50,-105,-94,82,-89,102,74,-38,120,90,43,-17,-82,-83,-119,-17,-106,52,-80,-63,123,124,75,-118,98,0,-100,-76,77,-72,-18,80,-49,61,100,107,89,-27,93,-70,-52,-68,-89,-46,49,-9,-77,13,-29,103,-52,-69,-88,-65,-33,39,-119,-105,29,96,48,86,-76,55,62,-128,109,5,73,-94,-11,-43,-82,-32,52,122,33,29,63,-40,-89,-88,77,-16,67,-69,-106,-59,112,59,6,-67,-92,-115,107,-120,40,38,69,-33,87,81,9,8,9,-31,-110,-68,113,-117,44,-81,-62,-85,-23,77,-6,84,-63,-126,58,105,-48,75,38,80,-2,-45,34,-62,107,-8,-16,-82,-17,-128,57,-113,12,-99,-110,-47,100,-44,-23,121,42,-29,34,-64,100,-124,123,105,-7,-128,117,5,13,-13,-125,112,86,-4,53,-128,-81,-87,-75,-18,116,-77,-110,-122,100,-60,-124,117,82,-35,77,87,29,125,-127,123,-54,100,-117,-100,-49,-105,-77,2,-110,-4,-101,6,53,63,-103,76,-118,-40,108,-103,52,122,-3,54,57,-86,65,86,4,-106,-99,82,68,-44,15,-41,17,51,4,92,22,-63,-83,-126,63,65,-115,76,-109,80,-50,16,79,105,-115,96,-71,34,-61,-89,92,98,-36,-88,56,113,18,-123,120,32,110,81,108,-29,-31,34,-102,-24,-33,-8,76,25,-128,77,90,84,76,-98,-104,-4,-105,-65,-62,10,29,-80,-116,89,120,101,-36,22,-85,77,-44,3,-107,63,-19,45,-126,16,1,-29,31,-125,113,-108,30,-103,-127,-38,26,-18,-120,-56,-121,32,-25,102,-7,-85,-50,47,-121,-109,-127,-6,-34,55,-34,-114,82,-6,83,-44,-2,-69,101,-34,-21,123,33,25,-23,-108,-46,-107,-46,56,38,-30,108,106,-31,60,-78,8,4,25,124,12,37,29,2,89,40,100,-48,21,-53,-87,109,-116,77,-46,-60,-64,122,-68,-25,-109,28,-71,62,121,-73,-84,80,12,-88,-118,-89,109,-74,106,-62,89,-65,58,-73,-74,-110,-64,-73,-27,-87,96,-128,-122,54,-72,42,22,-37,73,-87,6,31,29,-46,62,23,-99,63,114,-20,10,-43,68,15,-24,124,-63,-25,76,-12,30,-43,-86,38,111,69,-121,-5,-49,-42,34,-51,119,80,39,86,-32,-74,27,-71,-24,-25,73,74,-11,104,53,117,87,-11,-32,-115,-24,-78,99,-7,-113,-76,-99,112,-20,50,121,-9,-103,111,-10,-68,-9,96,-35,-108,10,2,-38,-18,-73,90,-64,-105,94,-22,103,22,116,-68,99,-42,124,-117,-122,-119,-43,47,-6,72,90,52,-52,-76,2,-84,-22,-19,-85,92,-124,13,-115,2,36,107,15,-76,127,47,-39,3,-109,90,-24,-74,1,-29,-17,-21,-27,32,102,-57,26,-108,-114,-104,-112,76,-47,86,-17,-86,38,114,106,-81,-77,67,52,-28,-68,23,-63,-57,-110,95,-81,-35,-97,-96,-29,-11,64,-118,-1,-99,-25,68,-24,-118,-84,-113,68,94,-39,93,77,-80,-1,-123,12,97,80,-117,111,-52,5,5,-24,-98,-27,-96,48,-37,-108,-28,70,63,-21,23,123,67,-33,47,-96,-58,-50,-109,-124,-64,20,-37,44,-101,34,100,95,94,-57,-4,39,-21,-62,-37,-76,-72,-51,114,10,-21,113,-68,45,27,-77,105,47,18,122,43,-117,-99,-82,-15,40,-7,112,-86,27,-37,83,-53,-8,1,-110,64,47,-58,44,14,-50,18,-33,-17,69,-90,51,-58,35,-103,29,38,100,107,-44,106,-99,-49,-90,107,23,-44,-79,-21,7,-10,40,-58,-76,-50,-106,-47,84,34,91,23,-9,113,114,-91,-11,-62,64,58,20,44,-76,-55,-105,38,-101,94,121,-125,81,-128,-55,-101,-22,78,100,43,94,118,-46,-103,-36,48,81,45,90,2,-3,44,-8,-49,-66,104,116,-69,-90,-78,28,15,-65,-31,103,14,-71,-103,-90,36,-54,-81,-62,-35,70,-60,103,45,-13,20,-32,127,-93,59,127,-89,-54,-23,117,77,48,3,-84,-56,-35,37,87,-115,60,11,-27,103,44,78,-16,-3,-112,-44,45,-112,61,-102,-104,-67,88,102,121,104,-106,46,-39,-91,52,-77,-13,118,-79,-52,61,-5,-90,46,24,-84,-59,57,-34,-62,101,47,-66,122,-18,28,102,-123,32,-19,121,12,81,-110,89,-38,-78,8,-78,-2,-94,44,111,-2,-36,-66,22,-59,83,-43,92,-29,60,-71,92,7,-51,19,-2,-66,39,-100,116,92,-78,7,124,107,103,127,-115,62,80,99,98,-74,-95,109,-3,-126,59,-61,-93,-58,11,87,-24,113,100,21,-65,-103,-71,-106,122,-71,96,100,-38,-23,-118,72,0,-68,-55,-108,88,82,73,119,-105,59,-90,-41,99,76,37,-41,-62,18,94,-37,67,56,68,-41,110,-24,53,14,-62,-121,38,-84,13,48,48,116,-17,-80,110,-63,50,8,-4,111,-77,-4,77,112,19,64,-9,-32,-45,77,72,-90,-127,74,88,-61,-85,-75,63,125,-46,-86,-15,79,116,7,76,46,-99,14,36,-55,0,76,95,101,-115,-18,67,-35,71,-104,95,8,-124,-42,38,13,-70,98,18,77,51,-27,-82,-61,-66,26,2,2,-26,-119,-61,-70,44,27,114,99,-99,97,14,34,63,-44,-88,65,82,-47,30,-99,-97,-13,13,48,47,117,4,-29,37,-7,11,28,78,-59,41,-94,8,-125,99,32,-109,-13,14,-58,11,100,101,-94,-61,-49,45,90,47,77,84,19,12,-86,-24,-63,112,73,-48,4,-91,47,54,3,67,68,5,-26,-64,-71,110,113,-96,23,105,-14,-79,67,-18,36,-35,48,-36,68,-33,56,-5,39,-56,-11,-20,-43,6,-33,82,121,29,-78,8,28,-29,-76,-101,-81,116,-72,-98,97,-16,107,123,-89,-47,102,-84,-113,-107,-24,105,-112,-67,-41,-77,-18,29,-19,49,54,49,20,41,63,84,103,15,33,50,-118,-25,42,87,48,61,-48,-121,-74,16,-85,-13,-14,6,-76,82,-68,90,-4,-40,17,2,-101,81,102,-80,-2,-64,-74,-54,8,7,99,-117,21,21,74,-50,-36,-89,85,-75,-35,-29,2,-105,-55,2,71,28,-118,53,-84,126,2,9,-104,-20,45,4,-113,76,10,124,81,83,88,50,66,95,44,-110,17,122,30,92,26,-85,-53,73,-32,-78,-127,5,34,3,-75,81,-15,54,-13,9,-126,-42,-102,7,119,96,34,109,67,6,-70,116,-26,9,103,19,116,-9,88,-12,39,-88,92,85,-87,91,33,-43,96,120,-59,-53,12,84,-18,-68,3,-87,48,-99,87,-28,21,-88,-93,86,116,63,100,33,-65,-56,-36,-36,-38,-80,-62,-97,-87,66,77,-65,103,85,-99,73,103,102,-80,104,-70,60,-6,-96,-67,1,-44,-1,90,-80,-59,93,39,-81,63,66,-35,17,-56,-58,-49,83,-80,71,-54,-111,-7,92,-48,29,56,-7,-107,-114,21,-75,54,-124,-60,-3,-78,-13,-110,61,123,80,96,-49,-105,-115,112,-29,-68,126,-74,-87,82,70,-70,16,-84,53,-16,22,29,-40,-47,-90,14,-117,6,-3,-13,64,87,-84,-100,52,-57,23,108,74,59,-37,82,45,20,87,-65,52,-96,57,-61,2,-33,-39,78,-79,-61,84,63,34,27,37,-13,12,32,101,9,-16,21,-19,59,-119,57,-97,-124,127,76,6,83,80,27,-31,102,-105,56,118,85,89,16,98,-57,68,6,3,58,-95,-78,-77,26,-26,-21,5,-113,23,90,-110,-16,35,-108,-23,-47,-14,-42,102,119,46,10,58,83,-117,-49,80,-38,-58,80,25,-85,40,-2,-54,-35,-100,-77,-80,87,-122,-94,-45,-115,63,-10,86,84,-47,101,-114,123,111,71,-75,-111,-47,43,-35,-99,-22,-3,106,-89,-94,22,111,-52,95,104,-17,71,96,7,10,-99,-90,-38,32,-81,-7,30,-112,-16,-11,-104,106,-30,78,-110,99,30,-31,111,-125,-50,-19,-66,-50,109,-113,26,95,-74,-86,4,-66,70,-4,-2,-14,-86,-83,118,48,-62,-30,-2,-78,102,-105,83,-45,37,58,100,53,-66,46,-104,-25,125,-112,49,89,95,75,88,22,19,-76,101,-35,39,20,-82,54,61,-40,-106,-83,32,-106,-80,116,-52,-45,-126,-86,-56,-71,52,108,70,39,-24,103,71,121,117,120,9,5,-97,110,-79,-39,77,-56,71,-90,-97,3,-8,-64,-5,-102,105,59,-76,-100,-65,-99,-7,-6,85,115,14,112,118,65,-60,10,116,68,-83,69,-118,23,13,24,40,68,-2,-78,-43,79,-63,96,-5,-19,19,-56,94,-79,96,-7,19,-93,31,-47,30,22,89,43,-104,61,29,-49,-111,61,-41,121,32,116,121,-17,-109,-51,51,7,-6,-80,-84,-105,-41,88,-61,16,91,115,69,-25,-80,-12,45,-70,80,75,-22,-38,111,15,-71,39,62,68,-51,40,11,-9,51,44,29,-27,-106,112,-95,29,-105,-114,68,105,-109,-68,-13,-82,33,51,50,-48,-65,-103,-46,13,-29,-51,17,54,123,-91,108,-73,43,-120,27,100,-13,32,52,123,33,-52,-43,-110,-79,-76,-30,-86,-90,109,49,103,-28,39,-52,41,106,0,-13,10,124,-57,-15,10,-124,74,26,91,114,-63,-48,52,11,83,-44,95,13,-23,-57,114,82,-108,96,39,-34,27,29,-60,30,99,5,-101,-128,117,-74,-47,-118,-33,-69,-121,-18,-112,20,-6,117,-35,-80,-35,-102,109,24,-33,-5,47,-13,101,-127,4,25,1,-57,-117,-65,74,-107,-64,125,0,-60,-78,110,-100,-19,-1,-63,27,-17,61,-75,-84,-56,-29,-25,21,46,107,88,-33,109,-89,83,-83,-121,-100,-55,-48,29,-3,28,98,-59,-64,-73,-65,-86,-63,30,92,4,-29,65,-26,-111,47,1,-21,-109,26,-86,-119,113,-1,-29,-88,75,77,-54,-35,-95,22,24,-40,80,127,-56,-24,125,43,-18,97,-32,-77,61,-85,-105,69,19,9,127,65,10,9,-76,90,-37,-2,-15,-18,-57,2,11,27,-51,109,17,28,2,90,22,69,98,-55,-53,-63,125,48,44,-13,-96,-94,65,-116,88,-2,76,72,61,79,64,12,-112,-11,72,44,-103,-29,-24,106,78,91,-93,72,74,-123,-121,-36,4,79,-28,92,83,-109,-99,-98,63,92,-39,98,94,-43,10,-57,83,-23,50,92,79,-111,-79,-32,40,-34,91,-26,115,-124,68,-19,-72,56,-101,60,-73,-55,-83,36,-59,-86,3,-73,-98,-85,103,3,10,-113,53,34,-90,112,-122,-114,26,46,52,58,51,-101,29,-1,-87,-108,25,-77,-51,0,97,32,-36,57,117,67,-124,-61,-67,13,8,-108,-59,-50,28,95,10,-112,124,105,-127,-54,-43,-86,53,-50,-1,-108,65,-111,35,-42,-119,-28,-47,-92,15,-97,-50,12,-42,63,10,-71,-23,22,83,-24,20,-28,69,114,108,98,29,3,123,-42,-101,120,-36,13,-44,87,74,15,-89,77,-23,56,65,-12,19,54,66,-31,-111,-16,109,-43,-87,111,69,79,124,-8,-17,-46,15,-48,61,-28,-72,108,-58,-55,83,53,-80,118,-88,43,-54,74,-38,-102,56,116,-125,-80,-75,-3,43,105,88,-66,-120,117,-58,82,-5,74,6,78,-79,-72,-51,85,-100,-49,123,-42,90,4,-33,-55,127,88,60,-115,-123,20,123,117,-75,9,122,-19,-98,-97,-15,90,92,-32,94,-86,68,41,93,106,-41,-60,-80,40,-91,24,-86,-39,-120,73,-27,125,65,-87,-123,-41,35,-9,113,91,-111,-40,2,5,83,34,-66,114,90,-111,57,126,62,-93,-117,5,-68,60,11,-105,-33,-35,51,-52,97,-45,83,117,-81,36,45,59,64,-43,-62,69,110,-95,88,102,107,-125,-97,43,-122,95,4,1,25,-51,-12,43,100,-22,98,-64,64,94,-74,45,-46,-38,102,-21,29,-37,-123,-104,-2,119,-40,115,15,-31,2,21,75,-115,82,-8,74,18,8,27,90,-80,88,10,-104,37,-1,-82,80,77,-97,-99,35,-105,40,110,24,-49,99,-94,20,43,40,-40,113,10,-71,43,-22,-63,77,64,-79,-3,-82,-44,23,-53,86,110,97,-124,-27,-106,104,-95,-96,-121,-14,25,74,54,72,120,107,-128,-60,-9,21,49,-12,-67,18,-30,-91,-33,77,40,33,38,-70,7,-89,-43,44,-12,-108,111,14,36,85,-15,112,-85,-48,-109,98,57,-17,100,85,-123,-111,-72,60,15,11,-124,90,-105,-107,7,-121,91,-98,-10,83,-116,54,-10,-128,64,38,59,64,-25,-17,36,101,-96,67,-108,-89,46,26,20,126,-71,0,-1,77,32,-31,-72,-29,44,-8,-14,-74,42,-21,-11,95,119,123,84,-128,30,20,27,-74,38,-122,-11,41,94,-33,-51,-115,45,7,74,80,35,-30,18,-101,-6,-92,95,-69,33,15,16,-59,-111,-67,3,-86,28,40,-43,68,27,-95,-111,-26,98,83,38,106,-126,86,-34,-54,-102,-88,-110,38,40,46,-37,81,11,-8,-122,-46,30,90,112,-40,95,-73,-61,77,-123,105,-44,32,-109,81,-110,-23,127,81,-83,-55,77,-44,62,-33,-70,4,-62,52,115,-36,32,-96,-123,86,-33,127,86,43,38,53,21,-125,106,-69,-16,-98,84,-80,-12,-25,17,-70,-72,-33,34,-115,-119,42,48,-34,6,-18,91,-19,22,46,0,-92,-27,-116,106,35,78,50,44,-110,-113,14,7,18,-123,-112,22,113,-91,-17,-51,88,-83,-19,-51,30,28,-64,109,-114,86,-33,73,30,-1,-58,-121,51,-109,104,86,89,119,-76,-28,-90,-95,69,-100,-55,-23,58,-14,-112,30,125,-77,72,-99,39,55,67,54,4,-6,52,50,-47,92,-26,6,3,76,96,89,126,97,80,-80,-76,-100,67,-119,58,-36,-13,16,53,53,5,123,31,106,33,-67,-27,111,48,7,23,-111,-110,-42,-105,-16,38,43,-17,51,-12,-98,-32,89,3,64,65,118,21,-66,-93,-1,-115,93,7,-75,-25,126,107,59,-19,-26,-107,14,75,45,-110,-16,-34,50,-11,2,-109,19,125,-61,-94,-63,-24,123,-11,54,121,-115,-16,-39,2,98,77,102,52,90,-110,-55,-119,109,-47,-121,119,116,65,68,6,6,22,103,49,-121,-117,119,-90,-38,124,-32,90,104,109,-16,-92,-100,61,-115,60,-107,-26,93,111,27,-124,54,-77,-72,123,-79,-89,89,-54,-94,59,108,-49,78,-4,-108,-28,-119,42,55,36,95,-7,123,-99,-42,-6,-100,91,-65,32,-24,-77,106,-5,59,-93,-100,35,115,70,-90,-6,-7,40,-20,76,105,-32,-74,-32,77,-91,114,-126,49,-83,-81,113,84,80,-69,-13,-99,-29,-103,-69,102,-108,-127,-43,87,-11,-126,119,-113,-104,-11,62,79,26,-90,7,-22,-64,-107,77,77,-83,24,52,-90,-57,10,114,-22,-38,115,-52,-37,-63,-76,94,-13,-56,-96,59,78,33,85,-97,-82,10,74,-113,-95,-78,99,50,-66,4,32,69,102,20,-76,-57,-69,-26,5,127,-105,94,-72,-117,-19,-7,-38,-91,24,59,86,9,91,-58,126,-126,-81,-39,28,124,35,101,74,-90,120,54,14,-108,-31,80,94,50,-40,-56,26,19,-5,-37,-39,-117,-45,9,37,83,53,-73,-22,-102,-107,-104,38,-125,-126,90,-106,-98,74,72,21,-56,-76,20,109,52,29,-45,-42,51,-51,-1,122,12,91,-18,-69,-3,55,51,-111,123,-106,11,-108,51,-93,96,-100,-87,91,-51,70,15,-39,-81,35,-54,62,-87,33,-125,-64,-111,14,-89,-109,70,-36,-122,65,-47,126,-119,126,-49,-34,126,46,-87,88,-107,-117,119,29,25,-65,-89,62,-88,-89,-117,103,9,100,-36,56,95,79,-124,66,-126,-5,-9,9,-95,-95,-93,54,-54,-2,81,-106,-25,21,108,105,-9,-37,-97,69,84,122,39,-124,59,98,-25,-67,35,18,48,-105,78,117,-75,-42,-76,3,-107,76,3,79,-81,-61,-99,30,-99,101,-94,-118,112,-88,-82,-19,103,-67,-71,76,-105,-24,-20,-91,83,90,-7,120,34,-26,75,-110,41,62,-77,-116,23,109,74,107,-78,94,26,-125,-13,27,99,49,77,-73,87,100,77,0,93,88,-23,-115,-108,-36,-24,123,-60,-65,-63,-44,19,0,102,-19,69,89,85,-96,-103,88,123,108,-68,119,-99,89,-56,11,116,-106,-68,97,6,-60,52,47,-1,-53,-55,94,-107,-3,-105,-9,-3,-21,-37,-69,18,-59,37,78,127,118,-117,107,-79,-43,124,-108,33,-121,52,-25,-71,76,-2,64,27,-52,88,68,14,25,57,-115,30,-36,63,-16,-75,92,-57,110,-105,-82,-72,-21,30,113,-20,-92,-15,-77,-25,-20,106,22,79,56,21,68,115,98,71,32,122,20,-70,112,62,38,105,48,115,15,47,-124,-71,48,-41,-85,-6,127,9,122,-68,110,-45,-35,-103,-21,122,30,42,-70,68,9,13,83,105,110,98,8,-42,93,-26,117,21,-42,27,-82,110,-123,-98,10,-5,22,-112,29,-32,109,7,31,-91,22,-56,71,60,29,4,-126,63,-64,74,-77,-53,92,-54,-7,-128,72,-92,-20,6,-89,52,-20,46,32,-119,-94,-90,-92,74,106,22,-50,-69,88,107,8,55,3,-102,-64,-106,28,74,13,97,96,110,-59,83,58,-95,-49,87,-106,71,9,125,-19,26,-26,-28,-93,-52,20,49,-63,-73,-11,14,112,121,-65,-128,88,4,72,-29,-117,-74,-33,102,21,125,112,-82,-49,-7,-28,46,82,-71,12,4,118,121,97,28,16,85,50,-24,78,76,74,-47,107,-67,63,-112,-94,93,-59,-32,-48,119,84,74,108,52,-113,-96,-17,27,122,23,-67,-10,33,-54,-63,49,57,-58,-103,54,20,-18,102,-78,-125,20,62,109,7,107,-20,31,-85,104,5,81,-61,51,98,125,-32,125,-90,-100,6,104,64,56,126,-86,24,109,23,15,-100,23,50,-83,22,30,-128,123,-82,-89,14,-82,-48,-36,-92,-12,-65,10,107,-124,-61,-36,-75,0,49,-105,26,101,119,120,-37,-89,-38,18,-55,-118,-47,-92,-17,-14,48,-50,-72,-100,112,-125,-106,126,-114,-23,-105,102,-41,-7,-5,-25,87,71,-111,-76,-11,-106,57,39,-84,-28,123,47,50,-23,-66,102,-101,-65,103,10,32,84,82,32,34,-112,-14,-109,-125,79,28,97,-18,38,56,-70,-36,-6,-78,33,-80,-120,104,27,68,41,93,125,-95,90,-18,-33,-97,-102,53,4,-79,-27,30,41,-51,-72,-74,-102,92,28,-56,122,114,-105,121,-51,8,63,-117,-56,126,-127,-126,84,49,30,-76,-45,-13,53,57,34,3,-85,49,41,-112,-71,127,22,-111,-114,-34,-45,38,44,97,4,52,-111,-35,-98,-24,-53,42,-118,74,-86,-19,-52,-119,-88,22,119,-89,71,112,26,-21,52,35,65,126,117,-110,47,4,-66,21,-8,-51,-72,-120,72,-107,85,3,72,73,-27,-36,19,-114,71,-89,-111,-100,116,-97,-53,87,-68,-121,-29,17,-60,-28,-64,116,11,45,-125,-83,-55,71,4,-3,-123,53,-122,42,-45,104,101,-22,81,-24,49,-37,91,-2,44,-77,-72,-64,-80,-100,-75,-26,-102,108,19,-107,-23,-51,-11,-4,-18,118,-18,125,-84,90,41,8,30,-54,21,-91,-115,102,-99,-35,6,-35,24,102,26,-108,-8,39,-93,1,76,124,-9,28,114,-39,44,9,72,-72,67,-24,-41,-3,-92,-58,-31,-57,29,127,36,16,-87,-1,-124,-34,57,-23,118,-38,51,-19,121,15,-2,-44,8,-87,-82,-47,71,-14,16,-41,48,79,17,118,-83,-84,5,-62,-127,-20,28,-12,54,-95,115,-89,124,-18,-118,40,-125,-97,15,3,89,-21,-19,45,23,-58,39,-1,19,-18,127,-121,-46,2,-24,38,-64,-48,19,81,-16,80,-37,-128,123,-43,36,-73,-127,55,-62,121,14,93,42,56,-117,-43,24,-99,-79,-46,-34,-112,-99,38,11,-19,23,-70,-121,-128,-81,-110,-76,88,-53,-51,-128,51,52,54,-58,-80,-35,83,20,10,27,-109,112,119,38,-19,120,97,67,24,-65,51,84,37,-8,112,67,6,-127,-104,-50,118,58,-1,-97,-94,78,-103,10,30,-95,-94,-42,107,-67,-41,-39,63,-108,27,91,21,-23,-88,-118,-55,-1,-28,-9,16,-29,-37,-55,-80,78,-82,-112,62,48,46,-41,1,34,50,12,-53,46,123,1,37,71,108,3,41,-123,-94,-50,-16,8,-42,86,-39,51,-24,119,20,-55,22,115,-82,114,-86,-110,8,-15,-72,74,83,14,93,59,122,107,3,-17,93,41,51,-56,-125,-21,28,38,-59,69,71,-48,111,38,79,-29,-23,-17,0,-110,75,87,113,32,50,-113,4,-4,12,-20,-27,-61,-41,-117,-56,-99,-77,115,-87,-99,40,-95,-99,-31,26,-102,119,-53,2,4,29,-21,-86,94,112,-82,45,23,-65,-23,-85,-97,-17,100,75,-110,116,1,-109,29,-111,80,-90,74,93,3,95,-48,112,-106,-18,77,25,-29,-22,-117,72,94,9,113,95,-1,-104,-28,-124,12,97,66,-109,33,-94,91,-29,-88,-102,-76,77,21,-65,51,95,54,-16,78,-116,78,-79,-51,-107,-123,2,49,40,-124,-90,97,64,-3,-105,71,14,-114,112,3,124,-83,-105,94,-50,35,59,73,-63,120,-43,116,16,-91,-46,-117,-18,-108,-26,-84,84,75,123,-21,-97,-118,-119,34,72,-59,-108,-65,-104,21,70,-108,63,-35,-26,-63,-11,-55,53,-125,-81,-58,-115,-54,-16,59,7,-12,0,-67,126,81,-72,-118,-76,121,-13,5,27,80,-23,87,-125,-85,-14,-37,-6,-56,-79,-118,-19,-43,-45,72,71,-91,-49,31,-121,34,-90,89,-22,46,116,-62,-59,-4,49,12,23,-39,40,88,-54,12,120,34,26,42,-7,-18,-89,67,-37,123,61,74,-91,-36,-38,15,-104,113,46,0,54,28,100,-44,-75,25,-56,28,103,44,-92,34,-100,-113,28,-75,-16,-121,-7,38,58,-99,66,-20,-2,-122,-19,110,11,-58,45,-72,17,38,-45,6,41,64,-86,36,44,91,-45,17,-93,43,-73,-41,-70,52,121,-71,53,-90,14,115,110,29,36,-46,-75,92,97,102,-53,-88,-32,53,122,-39,20,55,-102,-101,117,82,-26,14,46,-120,-91,85,36,101,-108,-81,-26,-18,115,-50,-47,7,18,-125,-24,-46,33,-24,-108,-71,33,41,99,47,-66,-43,-25,117,10,53,-2,10,-14,126,-112,104,-74,-77,-57,24,-30,81,93,115,69,89,10,90,34,88,-116,-90,65,72,43,123,51,-85,55,8,-12,13,10,-90,-37,123,-4,109,40,105,112,99,64,-74,-83,104,44,-20,-16,54,25,-82,-54,64,-109,-37,-3,107,-17,124,14,60,-64,-47,-72,-84,40,-74,89,6,36,-98,-125,30,63,14,-70,109,-62,-38,112,127,-41,52,115,27,-56,-112,76,-107,-65,-118,26,-74,-53,-96,114,-120,78,24,77,48,60,29,49,-117,-15,-91,1,-26,58,-84,-9,-109,-115,-89,-21,82,104,36,116,-103,121,93,-50,-39,-103,37,52,-108,-28,49,-87,-115,-93,38,-37,-68,-28,14,-26,-41,19,107,-2,-107,-37,-49,11,17,-120,24,24,-110,-100,93,46,-84,-122,38,6,-53,-7,98,102,65,35,-8,-6,44,-99,86,-5,67,-4,-65,13,66,23,-111,24,19,7,9,-92,29,114,58,-43,-105,-61,-33,34,-57,-26,5,-11,77,48,0,-41,-49,22,-20,-44,-30,-99,10,45,47,-51,-29,20,-11,-61,104,99,-15,21,-67,44,-71,108,-83,-11,-104,57,39,-84,2,122,14,127,-110,5,-79,98,95,23,89,3,68,-87,94,-9,40,104,107,24,-97,26,-36,-111,-95,-100,31,-97,49,77,-69,112,-96,-111,-45,89,-9,127,114,85,-102,-5,16,-1,-53,31,-69,-53,113,-6,84,-6,-18,62,-44,-73,68,-15,-105,-36,127,12,-27,-28,-31,-42,51,-121,86,-19,-111,-86,-119,93,-74,67,32,51,73,35,-106,18,70,44,72,-82,50,-19,-45,98,-60,-84,-67,-84,-126,-5,38,-67,-2,-62,-54,-23,-110,113,-14,-89,52,28,-61,11,4,70,-100,-35,0,-46,-124,-11,49,118,39,-80,-70,-100,-120,-54,-69,102,59,39,16,-49,53,-50,-27,44,90,-115,69,-102,-113,65,20,-47,59,-115,127,-19,-54,-19,-27,-28,-94,39,65,-114,-115,75,-46,-85,75,-4,-67,127,27,-98,-42,1,-124,-43,22,-21,-27,-74,53,-45,-90,127,-83,-44,-86,-23,10,36,86,59,99,-126,108,-59,-99,-45,-16,91,-33,110,-120,106,-87,19,122,115,-86,85,67,-83,-4,-57,-111,4,-5,-58,-91,-2,95,11,-53,107,-68,-128,-68,-12,85,19,-36,-40,-56,10,-64,58,-12,-32,79,20,37,-65,-33,-9,88,123,114,94,31,67,-32,-2,86,-124,-116,-62,-100,41,-17,35,-81,67,-110,-85,83,45,-121,5,-120,-3,47,14,-65,-78,-114,-87,-9,-19,-21,-7,106,74,117,-40,78,-33,63,61,-70,26,56,-9,76,-121,14,-77,87,-125,69,-32,-101,50,30,104,-59,-117,43,80,-98,-11,-94,-23,-108,52,-38,97,24,-10,-41,125,-119,-19,-42,-56,25,65,7,-39,-102,-4,110,109,74,18,13,-126,96,95,-89,99,15,-3,106,6,72,35,82,-78,-15,73,116,61,-127,-83,54,98,-17,2,-7,88,-57,-37,-39,-102,-79,31,-6,111,-62,-24,103,69,74,113,-15,65,68,37,-65,123,94,117,-121,-32,-78,-5,120,59,104,60,68,5,-65,4,64,-85,-80,117,-101,61,46,-88,69,-123,-19,-57,-15,97,125,54,-23,84,-124,-27,114,-47,16,104,-100,44,-87,36,-27,81,-20,-73,-80,95,-64,-34,29,-77,66,-126,77,-120,105,-100,79,44,116,-18,-15,-27,-71,19,12,-80,-18,27,45,-92,116,-27,-14,14,-77,1,-40,-110,-26,-4,-120,-88,60,51,108,-101,-123,116,-83,111,1,-74,-69,87,11,124,2,93,-64,121,-45,62,-79,110,-37,-55,97,27,110,-79,-91,67,99,53,26,-74,43,98,9,-43,-103,80,-23,60,68,-36,-112,-64,-31,20,-52,-79,-7,-113,94,-30,-100,73,55,-111,-1,87,-29,-25,-94,42,-13,-63,-59,108,38,-16,-62,-85,-17,0,-90,47,116,-80,12,-11,-54,96,-12,-110,-6,-128,-64,-31,-109,103,58,-11,-118,-3,0,-102,64,39,-18,-67,93,95,102,-87,104,88,-62,-31,-36,-61,-105,-26,46,-53,117,93,-70,-54,-103,121,52,-24,82,-10,-124,-22,-122,29,84,-76,121,-64,-65,-6,80,52,-27,7,108,-118,64,-82,-44,73,81,-107,84,-88,-100,-59,-56,9,35,-39,-82,-68,26,65,-66,-73,-15,75,-31,-44,51,-65,-73,-62,100,51,78,-51,-112,-84,82,-19,93,-92,-69,53,-38,-66,127,5,-30,61,26,43,48,-63,24,31,-71,-67,-127,-60,-55,-26,38,-43,-63,-49,-37,-101,116,105,-109,10,3,-67,17,-42,-89,110,62,-103,-41,78,-47,-59,-47,-17,-51,10,-16,-31,68,-41,37,15,-123,94,101,77,116,-122,61,-96,-122,-8,-11,105,-74,109,-97,-111,114,44,105,45,42,-94,-99,-52,122,-113,87,-59,-109,85,-128,120,-49,21,-75,-89,-10,11,120,-51,-19,30,-79,-26,64,-32,-71,28,-11,-44,55,-28,109,59,-84,-22,-55,-113,-105,114,80,50,-26,77,54,36,42,-71,-64,-111,118,99,-121,-100,-128,56,-75,-10,-74,30,36,93,-122,16,-50,-105,85,19,-84,-99,-72,-20,96,-63,75,-53,59,-86,90,-23,-39,-73,96,-118,-127,-9,-106,42,-84,-122,108,-18,81,29,-58,46,94,12,-2,-94,-75,33,85,61,-100,122,2,101,106,45,-49,-43,-63,22,-128,94,5,-115,38,35,54,-8,15,35,87,-114,-76,110,37,-50,20,-114,84,115,-13,48,54,14,-58,-93,112,43,77,9,32,-99,-91,-55,34,-82,23,-40,17,62,66,84,82,-3,117,-100,33,32,19,-100,102,93,101,-33,-103,112,-38,114,38,-1,-89,-90,-86,-9,-101,-66,41,-71,-113,5,21,-40,50,89,-73,123,5,45,-75,68,58,-107,-67,3,-64,89,45,-117,51,16,-119,36,69,-78,-18,94,-18,61,22,-124,97,-55,-97,112,19,119,7,65,-109,23,-15,88,-47,-103,-84,-62,106,-5,-108,73,-109,34,-116,33,81,-41,-102,81,67,20,67,-46,-40,-9,10,-49,121,-57,61,-33,28,42,-36,-67,-113,-38,-94,-89,-67,-28,-17,52,-116,-96,-51,117,29,-84,-53,-38,-53,-44,54,-110,98,-76,117,18,83,10,-62,-36,102,104,80,124,34,15,108,47,91,-112,-10,-116,66,-68,-123,55,-67,87,51,74,-47,25,-122,-34,57,32,96,-96,-64,67,-41,31,-124,-87,-15,76,-125,1,-77,13,99,47,-44,74,97,67,-4,108,-9,-16,44,36,-53,3,-120,105,99,-55,-34,-30,118,8,106,40,-95,-122,-65,14,-23,86,-26,-64,114,89,-59,97,-10,71,10,-108,-60,61,-87,-19,-4,-28,-1,-32,35,-123,55,109,-47,-126,-1,-124,-36,120,3,-107,-17,121,-80,31,25,79,-32,127,-19,103,-4,118,21,-55,70,125,-95,-104,-78,-2,-24,90,-33,97,-79,-92,20,126,49,60,121,41,56,120,113,-102,74,1,-28,44,46,-19,-46,100,-127,77,-64,-8,-12,-13,11,-15,89,22,-95,86,36,-105,110,84,-83,37,-40,-56,-92,19,-82,-17,-25,83,33,4,-111,76,-85,-54,35,-107,-72,127,76,89,-103,-123,28,-96,-47,95,77,107,-35,-98,52,59,-76,75,87,-14,-56,-27,75,117,-34,67,91,-92,-95,-45,-116,-13,-81,5,-35,83,10,85,-112,-38,117,89,43,123,-73,-43,104,36,-106,-80,47,113,-82,51,36,93,33,-84,11,-53,-128,-84,82,-86,-118,0,-33,-6,44,-122,35,81,-71,-44,-73,-64,126,98,-20,-49,-126,-104,46,44,-63,-17,-62,-74,-61,-48,-28,67,-25,-99,92,66,73,-38,49,45,-69,92,-26,-91,80,105,-30,48,-76,85,108,-98,-56,-95,102,47,6,-70,-118,-31,60,-112,-62,89,115,-78,-85,4,36,-1,72,-17,-100,-56,-2,-104,24,-54,-56,-92,-106,-60,-115,-53,-106,49,85,33,-79,54,-77,44,-120,47,41,-60,44,-8,-28,5,90,114,42,74,106,-57,-81,79,83,-67,-97,-90,-120,-16,-57,-88,34,9,7,-107,-59,-92,40,71,-32,113,-85,89,33,89,-58,-78,-50,-22,58,96,66,-19,-125,-39,-42,90,25,70,-104,-31,-90,-21,98,118,-111,102,-35,44,-117,60,86,-62,-47,-4,14,-88,46,79,6,-81,-5,101,99,-12,96,43,-27,42,65,-3,-120,-93,112,32,-6,-111,89,105,122,-67,50,57,-54,-126,-46,35,48,-41,0,-98,71,-22,45,-125,7,81,-26,23,-60,118,25,101,-95,-128,117,22,-126,-29,74,86,-39,-53,65,-86,64,-62,-77,-8,90,-85,54,-28,-128,124,-1,-112,127,105,-124,-40,63,123,123,-77,13,-84,-5,53,-31,-46,-74,-36,27,-16,13,-124,-98,-24,-115,-83,48,101,92,13,-98,-5,-111,-10,-40,-51,-115,-81,-52,-82,24,102,97,98,109,107,-46,-1,109,50,-48,40,-23,71,34,-70,-13,-111,110,43,-41,-9,108,-1,37,45,-72,-28,-45,-50,9,121,-66,-4,-86,-10,18,16,64,-119,-36,33,-13,5,-125,93,-6,19,-61,126,95,48,-116,11,125,-62,-6,67,-1,111,-54,2,45,82,-103,-4,-66,19,20,18,15,48,94,-91,119,33,82,-15,116,-24,15,67,30,111,-106,90,13,80,-20,71,65,66,108,124,-94,-104,-124,120,-95,59,-80,16,83,-101,90,14,-96,25,-64,-38,98,-24,-17,-69,-89,108,-29,-30,-101,-11,99,13,-56,53,72,52,105,105,88,2,26,75,23,-13,3,122,-114,71,-70,-29,-9,-98,58,67,-122,87,126,7,-30,111,-61,69,7,11,-6,103,-6,-16,-32,56,23,94,-31,29,-63,-47,5,67,61,110,43,57,54,41,28,74,-65,97,-22,74,-115,-126,86,0,-50,-83,-93,-3,116,5,22,-29,21,-79,34,-54,68,77,-34,-76,84,-116,-102,-31,-13,-55,64,85,-42,44,43,-115,85,100,-104,-60,103,-54,-65,120,-69,44,59,-102,107,81,89,-79,-44,121,70,-24,-110,51,76,75,117,-7,110,61,-102,42,-28,-28,-67,-12,-19,102,-27,18,115,121,-46,68,-124,-81,-110,-33,108,56,-83,30,-97,4,-79,-17,88,114,-86,105,17,-9,0,61,101,11,7,14,-100,58,-38,-42,27,121,119,-48,56,62,94,39,-20,-49,7,26,108,-99,-44,120,-2,87,-117,-78,-56,64,76,-83,26,-105,21,-3,81,8,-74,-100,67,50,9,58,-14,-118,-96,-13,27,65,-122,-73,-83,102,-40,-60,-120,-13,16,51,-51,112,-81,-15,-7,127,100,-116,-20,83,-72,59,-39,121,-43,114,55,97,-9,-53,107,56,45,49,106,-102,-126,-54,-44,59,18,-64,-75,101,62,-123,-110,-70,-17,24,57,-44,-122,104,-119,43,-40,18,-113,-107,25,122,-90,-19,123,74,-86,-35,107,102,-51,-22,56,-14,109,-100,-124,1,-85,35,-16,-124,-21,-65,1,30,-75,55,67,-121,-78,109,-102,82,-94,-23,-60,46,-104,0,-96,6,39,12,101,62,-39,37,-84,-92,3,48,68,34,-47,26,-67,60,-2,25,118,-110,77,91,46,2,43,103,-85,-107,-23,83,-23,-71,-110,-7,42,43,-82,16,57,-55,-102,-52,-32,32,-111,-70,75,116,116,-11,-44,-75,1,-14,-123,-128,-85,31,71,33,78,-72,-102,70,48,-72,-15,60,56,38,79,93,-83,114,75,-6,120,-78,25,-127,82,112,-37,-90,-92,-121,-112,-35,119,8,-32,-35,77,58,-9,109,-107,69,-21,11,-42,-128,-70,48,-23,-30,-78,-81,-123,30,-40,-8,-127,106,9,64,-78,-51,122,95,81,-109,-15,-43,118,27,-92,88,-109,37,-106,52,-62,-8,119,-45,73,65,127,-96,53,-115,-125,46,89,47,115,8,70,71,-40,-107,15,24,-119,-64,41,115,54,-11,-108,-103,-20,6,104,-67,-8,95,90,102,19,15,-22,73,13,-7,113,55,-53,-123,51,-110,40,37,-103,-83,-61,34,114,59,-25,-113,87,-103,-26,-10,88,-121,-65,-79,92,-63,123,-62,59,31,-87,-11,31,113,14,88,23,25,35,-49,-21,-83,-59,53,109,-72,-22,-64,89,59,-104,-42,24,52,-60,62,91,3,7,-21,61,15,-117,-109,65,-1,-39,25,-34,-37,26,-2,62,-51,61,24,50,-15,-32,-48,-55,25,36,24,6,99,94,-25,86,-84,-30,-95,-102,-94,-53,29,-81,65,69,-85,65,117,-7,0,-23,-66,-75,127,62,-108,10,-5,-4,66,29,-59,41,-82,-55,58,65,9,-128,55,-67,-58,-28,123,-121,99,-70,-99,11,-6,122,-108,119,-18,1,78,61,103,121,-104,117,-68,-22,-108,64,31,-68,-68,52,-96,41,58,-54,11,-26,118,75,14,-54,21,-119,60,-66,-19,-64,11,-5,76,-9,-97,81,-126,72,62,-115,64,23,117,65,73,-121,-87,-40,-48,-82,90,73,-91,42,57,-53,54,6,-11,102,-104,0,-117,70,52,103,-56,104,-1,-103,-12,32,59,123,12,-75,-104,16,-123,31,-35,55,20,-116,-109,-50,-44,-63,24,35,76,-116,-29,-32,16,-43,-68,-56,-115,32,109,-9,-34,126,-39,-74,74,-46,-19,-105,-82,-115,32,17,94,105,-103,-50,68,-121,-29,-7,53,74,77,-123,98,-68,37,62,-8,-21,-23,-99,4,-80,-103,-58,45,-2,-95,58,5,35,19,-37,-65,108,-14,-90,35,-53,-123,28,-5,39,-21,-38,17,70,-53,30,94,62,24,-74,34,14,101,46,20,-61,94,-121,125,-122,88,-127,36,-97,-98,110,80,80,14,72,10,8,95,4,50,113,27,-124,54,-117,-48,122,-39,52,8,94,61,40,-69,21,-34,7,-56,-90,-123,24,23,57,89,-87,-97,-80,-16,63,-50,76,-118,-25,-17,90,24,-4,-112,32,-94,58,-32,-12,11,28,48,-38,118,-69,107,92,61,-104,116,-62,-112,55,-110,0,127,-46,-54,-57,17,116,54,-36,-90,114,-39,-32,53,33,-69,37,72,-70,121,60,-84,22,-95,-74,-105,-7,-67,-41,-49,55,98,-57,60,-51,-107,31,48,48,-72,-38,-35,-5,29,65,-102,78,79,-8,71,-113,122,90,76,-55,-31,77,102,-66,107,-128,112,101,122,-62,-83,111,126,101,-75,-55,-118,68,52,-128,115,76,63,32,-6,90,6,100,-109,-59,98,19,109,-1,114,84,-58,-52,79,95,121,114,-77,-52,56,-114,-13,67,91,-51,50,-94,-115,113,-58,-33,56,55,-92,-120,80,-85,-125,126,-114,44,-126,22,-29,113,-82,-92,91,63,-39,-34,-90,-21,43,-3,113,-5,-81,-91,69,120,-59,-126,127,66,43,113,-111,47,-99,-46,-73,55,-13,-7,73,110,37,-76,68,13,105,94,-36,108,10,-127,-76,10,126,100,21,-117,-80,21,-95,94,-79,77,-72,-63,98,24,93,-124,7,25,-15,84,-62,-99,28,-82,-99,113,-65,13,62,-51,-117,37,115,-125,-40,-96,85,70,31,-27,26,2,57,-15,43,-112,-36,-72,-5,106,44,126,-97,111,-31,-66,-89,76,-114,51,-111,120,69,56,-106,-70,1,105,-54,-56,-8,-123,-92,-71,40,-20,-52,-93,-102,76,-104,48,77,76,-30,53,-113,40,-16,88,44,34,-107,53,18,95,-21,123,-115,-28,53,21,47,76,82,-58,-114,22,-104,-97,-90,73,109,7,-108,-96,-30,89,-84,-46,-47,-62,110,-128,25,-54,-75,55,-62,121,42,69,-62,54,25,7,-75,122,87,-68,88,-83,-95,38,-100,-103,-96,-57,74,109,-34,72,51,86,89,66,120,85,18,-84,95,101,-86,-32,15,48,-104,62,-99,115,43,-14,76,76,-92,-5,27,-8,41,-114,-74,50,-77,-67,-97,-109,16,106,-36,-52,85,16,50,-68,-27,-22,-99,-112,122,63,-15,64,23,23,121,54,-31,64,126,76,16,-57,18,-75,97,-23,-94,-94,72,-53,-40,30,-55,-63,87,-13,116,9,-64,-72,11,-90,-45,11,59,44,110,28,-105,-80,62,-27,20,46,-7,45,57,5,35,126,29,77,-91,-65,-60,10,-56,-115,-42,-17,115,-67,34,56,12,39,-119,-66,-20,22,-39,-102,54,108,1,-75,107,14,-104,-87,-127,-17,-88,33,103,-71,-85,23,-76,-95,-94,107,-102,92,-96,121,61,-98,78,-28,-33,33,75,32,-10,-14,-125,-96,-72,-4,10,7,-65,-52,-27,-71,92,100,61,45,87,9,-43,-52,110,-70,19,-110,45,-66,-74,-126,91,-27,106,58,-110,114,-86,-77,-52,-63,-50,67,-65,-54,33,37,116,64,49,76,-7,-115,22,-105,-124,50,19,81,-126,86,124,-5,-37,-48,19,-65,32,-21,80,-124,-93,-23,-25,16,24,97,65,29,51,56,-79,80,-117,-50,14,-23,-77,87,96,125,-52,49,2,13,55,61,107,93,-106,-116,102,-11,-37,-23,-119,-43,53,-39,-86,0,-96,19,13,15,15,112,24,76,-73,79,-76,-127,99,90,-18,63,119,3,-29,38,111,34,-66,111,-34,31,-29,-95,24,-70,5,-15,65,86,-43,16,76,-127,-120,21,6,-29,97,53,-31,-57,-39,-117,83,-48,-99,38,126,56,-78,-18,67,43,72,100,-96,-37,109,89,-92,94,-88,121,36,112,-33,-42,-69,-99,112,116,-80,-42,49,5,20,124,26,-32,26,-118,-28,65,22,13,-105,-98,81,124,40,52,-76,-104,97,82,59,96,-99,-27,-46,-74,-125,64,-36,-31,114,-28,-83,-61,81,-81,8,-49,42,36,48,-81,12,68,-80,83,38,-46,-115,93,-86,-56,62,-52,-36,-88,7,-85,-80,5,38,-106,-8,-94,-125,-81,123,21,122,-112,45,116,-37,81,48,-122,93,32,-120,48,-28,-85,-99,50,-47,-67,-109,78,-14,-79,10,-98,56,41,-22,-20,10,74,94,-30,-120,110,50,74,86,91,51,-86,43,-44,11,-11,65,127,-97,-24,-31,119,-16,-73,-66,87,-95,109,-64,98,-127,45,-30,24,-11,61,54,76,109,24,126,45,-1,-24,64,-28,28,-113,114,-32,-103,-125,122,95,102,-33,-7,-25,-28,-101,-7,63,109,111,-9,-45,73,-111,-41,-48,-70,-40,-113,28,-32,-41,-95,76,33,-112,-53,-106,75,117,71,-94,81,19,19,53,96,-9,125,-82,40,6,85,65,36,68,-91,59,9,65,91,-67,-34,121,65,125,-25,-38,-107,-106,-122,-83,20,109,45,122,-103,-31,-42,84,-42,23,-57,-69,49,27,41,-116,78,3,-65,-28,59,-52,-101,-29,-91,-29,37,86,113,119,-51,-104,-19,-84,42,-113,90,125,-32,65,37,-21,119,11,126,-13,-37,-49,59,-80,60,-114,90,7,-117,-22,-84,-50,4,69,58,-93,106,110,-77,-46,125,93,78,-124,-20,73,-42,75,-60,-52,-59,80,-5,-105,6,-14,-58,-72,-59,34,59,-96,-46,-102,76,-8,105,-49,-79,-47,-81,-94,93,77,-100,-119,-115,-115,-102,-68,69,107,-126,-86,-103,83,91,-26,-42,-84,73,-54,5,-104,-85,-61,-28,100,22,-71,-126,97,-43,-128,38,41,88,112,94,39,-84,-55,-119,-115,36,60,107,1,87,-45,-114,-80,-9,88,-105,-91,-67,90,-111,95,-96,-113,-103,-70,-24,91,-113,-122,-70,-83,-92,121,-20,117,37,-10,-105,126,82,89,81,-2,-118,-21,36,-9,-85,-103,124,65,-6,-45,118,-33,-5,122,-113,124,87,-30,58,-47,-43,-10,54,-116,88,44,-17,29,94,-59,-106,41,54,101,-86,98,-116,-12,106,-12,95,-29,13,-103,72,-73,55,6,122,124,-106,79,54,17,-93,7,-101,-72,69,-102,-43,71,31,-44,92,28,37,-104,127,-7,54,-50,-74,-35,-125,-16,-119,-17,28,-44,122,117,63,92,-23,14,82,-28,122,-90,-38,26,88,22,-74,127,115,-128,111,61,-41,-9,-104,31,112,29,37,53,-3,52,58,-27,66,-73,-76,27,78,-33,92,-125,39,95,110,-96,-61,-16,-125,80,-107,44,101,63,114,-101,47,-47,124,-31,21,-99,-57,46,24,-24,18,-104,121,68,-113,-76,37,-71,102,59,-10,-124,112,121,123,91,78,-14,-17,32,-82,2,49,102,-47,-30,-83,-19,-3,-50,67,-42,41,-21,-92,-72,117,-74,-111,97,26,18,-26,-78,104,67,41,48,122,-19,108,105,64,-45,-111,-45,43,-66,-80,115,84,-36,81,-31,59,28,60,-10,125,30,72,-64,105,45,52,-74,11,-16,38,-118,-3,98,-46,-77,40,-69,70,-114,-77,60,-70,123,83,-80,-102,42,100,81,109,-77,115,-127,7,-87,-22,8,-48,57,-72,-41,-41,-9,3,80,-54,-30,103,-16,-54,118,105,-87,-37,22,71,-33,-48,121,62,116,-90,66,-38,22,-105,19,-21,83,-41,112,-39,-81,-28,-109,31,-95,-125,-1,54,72,-84,-108,112,-114,89,120,-73,20,110,-55,-126,-58,-93,68,-105,65,-107,122,8,121,-103,-97,61,97,-74,99,-65,46,1,7,57,-122,69,100,-112,-94,94,116,23,106,85,-105,79,-128,-108,39,-111,-87,83,-66,112,24,-102,-7,-72,-97,-78,-8,99,-114,-113,79,115,89,-51,-88,83,28,-90,56,113,57,-102,40,-104,89,-76,-8,38,-67,-5,-9,-18,-121,38,27,-25,-29,-110,3,-10,16,123,-40,-93,116,-36,-20,-73,-18,-111,87,-123,113,120,-121,-97,69,-47,105,-68,-111,-97,-53,-94,-81,114,77,92,46,-37,-80,-18,108,-9,-69,-25,27,-46,-101,-86,53,54,-109,-44,-11,85,-61,-87,-17,34,-25,79,101,-46,-22,-30,99,85,-65,-30,12,117,-80,-23,54,-16,106,-89,-29,-120,64,1,-111,-94,-75,82,68,-3,120,11,-52,-103,87,22,-17,-46,-117,-63,112,12,-123,-52,71,-121,-122,-55,-125,101,-41,105,52,-53,-9,60,56,-3,-1,85,-112,15,127,70,4,-7,48,-72,34,-29,11,-103,114,-46,56,-109,17,-32,9,89,114,-1,92,86,-55,11,-87,-80,53,-18,-4,42,-90,86,15,-50,49,120,-46,22,67,57,-59,90,-97,110,96,119,43,100,-90,-54,-89,81,21,-80,-14,64,-47,126,-17,92,-37,51,40,121,-34,110,-99,-54,36,-73,85,-43,52,-30,-9,121,-18,-51,102,91,-116,-71,95,86,-55,95,-35,74,118,101,87,-114,20,-48,117,-60,-76,55,49,-108,74,-22,-43,20,41,79,-96,114,-12,-68,-44,43,126,-28,19,83,111,-128,102,-19,-110,56,71,-77,89,17,-16,-26,32,-27,-127,-14,-37,62,-34,-107,126,110,104,74,6,85,79,8,-74,107,30,126,-52,80,-11,29,108,65,-128,29,109,-2,123,59,28,-107,110,62,110,-123,-68,71,-39,-20,-57,-108,38,-36,126,-12,100,112,-103,-32,55,98,-5,-82,89,-41,88,36,-92,99,-56,118,97,12,113,-16,88,71,76,-96,-77,117,-5,60,-84,23,45,-41,31,46,33,0,-3,69,38,4,-119,-20,-115,96,-50,28,-9,-38,85,-113,-106,36,3,-96,-80,-23,7,-19,101,-111,92,-107,-9,116,53,-120,5,-3,-13,-87,1,-115,-35,-125,-89,-23,19,53,69,117,-67,-107,-33,-122,-32,-10,-69,-122,75,-116,-69,-35,43,-74,-107,109,18,107,-85,-48,52,-38,83,50,115,-101,-39,5,62,-7,-46,99,97,44,31,78,27,105,-117,-72,-94,-69,108,-86,-59,-30,49,-48,-22,-124,-2,-114,-19,-126,-29,-122,-21,67,15,60,-111,-55,35,-22,81,37,32,-75,0,56,-18,47,108,41,0,-120,122,-4,95,51,-68,-20,78,125,77,119,-9,-115,109,59,79,-128,-124,-114,9,7,91,-8,-80,11,-112,29,-32,-56,11,-50,-82,29,74,-19,-55,-6,12,-115,-6,18,15,-123,72,-15,-62,12,1,43,82,-30,-17,2,26,-30,-85,58,63,-56,-117,-100,52,-90,7,-69,-26,121,-92,111,5,-61,96,-90,63,-18,-11,60,-52,-81,99,125,25,67,-71,82,110,97,51,122,39,33,28,93,-116,123,-107,48,-64,-9,92,-31,-62,-68,-102,-103,-107,48,-100,-2,83,127,-82,41,-105,-7,-120,113,10,58,23,-122,84,-18,-37,20,-82,11,42,46,-95,16,-105,-58,-78,62,-82,-57,39,-18,106,0,52,-51,-59,36,76,98,124,-108,-67,-40,73,-3,19,45,-45,121,20,76,0,-21,-57,46,90,-18,79,66,-42,-56,-47,-39,-120,90,79,103,-104,34,-30,-67,120,94,35,59,25,-41,-128,125,88,88,68,-48,-25,-47,-10,-12,125,92,20,-99,55,66,118,-42,114,46,67,-9,43,37,119,-84,-8,79,-21,123,82,48,76,-63,-17,-23,27,-108,53,97,95,-109,41,68,-50,-32,-20,-119,-71,80,-57,-9,-16,-4,-36,17,66,19,82,-113,-76,39,23,-128,47,9,-87,30,-35,-48,100,96,15,-4,-58,-86,-10,-1,83,-52,17,-102,-88,37,-13,-2,-92,-23,-52,-89,-112,-33,-47,60,28,122,-101,-99,-67,92,-88,77,118,101,-96,-123,-108,-108,-43,102,45,44,-48,84,110,-25,-74,86,50,-7,-109,-9,-92,59,-67,79,29,23,53,-57,73,-89,9,1,81,65,17,31,-107,8,92,126,53,-119,52,98,60,-126,-82,15,79,-15,110,111,-82,22,88,-110,-113,-49,-124,-127,88,-51,-48,-87,-55,-17,62,45,64,41,-111,-95,-46,-122,-91,116,-125,-55,103,75,-29,95,-56,29,-115,-36,-41,-56,88,-100,-81,-33,-81,29,-11,-90,-17,77,-10,-127,-121,-6,30,-4,-24,30,-124,109,112,67,25,-57,4,34,79,126,126,-109,-47,-101,-38,-9,117,-76,37,-43,-120,-86,54,85,-70,56,39,-15,-40,-80,26,3,-64,-45,-35,-69,-120,70,-97,24,-29,-53,69,19,-113,-112,-53,-78,-106,-74,94,-61,78,-57,-58,97,46,58,62,-21,-121,-97,-38,-16,35,35,-120,-127,125,2,-30,54,-44,-17,9,30,-20,30,-53,117,52,29,-92,95,16,60,102,-29,54,-66,-110,122,10,-113,-78,68,-120,-71,-96,111,-37,9,39,-11,111,-52,-25,107,-77,-9,28,81,0,-55,-98,43,-97,-37,69,-123,-4,23,102,-98,106,-11,98,-42,5,115,-84,-121,-86,-78,11,-69,34,-115,3,-94,-104,-9,-38,51,-113,29,83,-39,86,54,-27,-116,-108,61,27,10,-44,65,-86,-91,34,-40,38,99,-14,101,-82,126,-56,-8,-102,37,-52,102,-36,126,74,95,-83,113,-37,-66,-55,-20,-98,-115,96,-49,-44,-123,-1,20,75,-2,-90,10,-61,107,94,87,-63,74,0,-55,2,41,-103,-123,-85,-13,-39,-107,36,-47,-21,6,-70,98,-119,78,52,26,-40,8,72,117,-78,115,76,-57,43,-60,-25,-87,36,83,54,127,127,-78,19,98,-30,125,86,121,124,62,-32,-96,-110,20,97,-126,-104,13,6,-122,-105,36,55,105,-121,-48,-83,0,-113,18,-114,-39,9,20,-20,-23,-115,-49,83,-107,121,70,-30,86,31,-48,-23,125,-67,-114,48,-86,21,-90,83,-79,64,-107,-60,-91,54,69,-73,-77,88,99,-10,15,-29,57,-128,-47,-96,101,-50,112,120,-85,-16,-78,27,7,116,-128,18,-11,49,-19,41,-33,15,-35,-67,84,-15,-57,36,-73,41,15,77,9,83,39,-54,27,-82,33,115,4,-60,101,46,-117,-56,-18,74,100,126,-27,-48,-25,10,-51,126,-41,-81,-95,-60,9,85,99,-6,80,-16,27,77,108,44,46,114,-26,20,-69,92,15,98,107,-114,-59,-87,28,-61,-121,84,125,-44,-125,-13,116,-55,-120,94,-84,-75,-86,34,1,-25,121,-80,26,-97,43,-12,31,75,-58,84,2,12,-109,-61,-68,-21,110,92,-27,-117,13,36,21,-3,107,-125,80,45,87,-108,22,41,-61,75,-115,-29,29,33,-111,-22,-4,-94,8,97,24,-124,25,25,-52,-7,-74,108,-36,-114,12,-32,3,84,75,-60,34,-88,-10,84,96,12,17,-119,114,-41,41,-3,-48,-16,1,-14,21,-115,-11,96,-25,-36,10,-14,-71,-3,-83,85,6,-91,-18,81,-108,36,-33,-59,70,-80,-81,11,-31,19,74,107,-22,91,8,29,57,-95,-80,-40,61,-82,-110,122,97,-114,-102,123,-77,83,122,-24,46,-121,-28,18,111,-47,-35,-120,-102,114,-93,115,22,-82,113,-78,77,76,-66,117,65,28,86,27,82,79,-128,-88,119,63,-31,87,11,124,-10,-99,-71,94,-89,76,-82,-124,101,58,-53,-74,9,-114,-50,31,-3,-51,-119,57,-29,-75,92,113,-47,40,-103,-81,-43,-12,-100,-102,4,-36,12,-26,-70,-118,27,-88,50,28,-73,-113,-94,-1,122,4,-57,-126,124,100,70,62,-87,7,-91,100,-91,-102,-56,34,102,118,44,-47,-90,24,-32,-99,30,-98,36,-124,113,11,-126,-15,-84,72,117,-46,3,-18,97,-38,-73,24,-47,109,-4,-50,-86,88,-112,-97,-65,112,-73,72,-37,20,-125,-29,-43,51,-2,-16,94,119,58,-101,-48,-116,121,94,103,64,52,48,51,-113,-70,106,41,-44,82,111,-106,71,-62,-105,-66,-78,78,71,115,-123,-50,4,33,22,88,-40,-111,-82,-46,-34,-67,120,-58,-28,-18,-126,-52,-31,-109,84,11,-94,10,94,-15,-89,-106,-62,125,-6,98,-39,62,-11,-34,12,12,-18,-50,-60,-78,43,104,36,50,-62,-58,-14,-36,-104,-88,21,78,-18,43,-124,-118,-68,-35,52,-62,102,18,25,87,-106,-78,74,29,127,98,-99,-2,-86,37,6,80,-31,86,77,112,-51,121,70,-126,7,35,-85,3,-24,-78,-109,114,-25,-58,-127,120,-78,26,8,-100,-116,10,-23,-20,14,-18,42,120,-75,79,60,44,-58,102,-104,69,25,119,28,103,-70,22,25,26,124,3,-11,-15,10,87,120,-23,-68,-44,7,93,9,-8,125,-15,-79,-70,108,15,-66,-90,-82,-5,-14,115,-122,-75,74,127,-100,108,4,58,66,-106,-117,1,6,11,-69,-96,55,-65,-8,102,-72,-41,75,76,-2,16,-10,78,-42,59,-72,-1,-31,-100,113,26,-66,48,-4,103,57,71,-94,-2,14,-28,-36,22,-8,-25,39,-51,25,99,91,70,63,11,-124,69,46,-34,-21,99,-70,-110,-90,32,116,34,-74,82,43,-104,-56,31,-117,-43,67,12,-72,115,-84,-62,-9,21,-30,105,82,94,86,12,40,-47,-39,40,-114,-67,-89,-72,-64,-62,-124,-105,32,95,-124,-41,-14,48,26,8,-116,-57,24,-45,-45,-75,-40,-111,-118,107,116,66,-97,-57,-79,-96,-85,-55,49,-55,-32,-87,-76,-12,42,-85,85,-16,75,-41,-112,49,-29,-28,-124,-10,-60,62,-2,-112,15,-36,-33,81,-95,117,120,51,99,-64,30,11,106,-21,-42,43,-59,51,117,12,45,3,-116,110,88,104,60,67,102,-74,108,80,-58,-108,28,38,-108,16,63,100,-24,-36,-1,70,97,7,32,118,-112,-122,-31,-36,106,10,115,-89,35,58,-15,-5,63,19,-123,-99,-11,-94,108,-18,-13,70,-12,-1,126,-15,-9,-25,113,111,66,-59,81,-88,-114,97,-121,-76,16,8,72,62,3,-107,106,-43,92,-91,63,60,-90,-61,96,-9,93,-24,-17,-22,38,-24,29,-27,-36,-25,117,99,-10,76,66,-77,-71,33,-87,100,48,-13,-122,-49,56,-104,72,72,-84,103,72,115,-10,45,19,-22,52,-97,-77,-107,50,-81,-93,-79,102,-71,46,73,6,-21,-52,5,-96,32,112,15,-44,-4,110,5,-26,-85,89,-87,35,73,-17,59,-95,-5,-123,94,127,-83,9,-122,-64,-58,-72,-111,33,-91,-82,56,63,1,6,-67,-106,-55,26,-12,-105,-32,115,-38,-95,118,117,67,-17,95,99,120,-75,2,28,-113,-105,117,-15,111,22,-46,116,25,-91,40,44,84,37,-4,-66,-125,15,69,-14,49,-12,-11,87,-68,20,91,110,117,125,-65,-34,-36,84,-29,-87,-27,60,-66,-118,-125,49,69,81,54,7,-119,53,-23,-60,-9,22,-116,-125,-58}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/ref_functions.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/ref_functions.h
new file mode 100644
index 0000000..4a0647a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/Ref_Implementations/ref_functions.h
@@ -0,0 +1,250 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef _REF_FUNCTIONS_H_
+#define _REF_FUNCTIONS_H_
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+//#include "arm_nnsupportfunctions.h"
+#include "fully_connected_testing_weights.h"
+
+#ifdef __cplusplus
+extern    "C"
+{
+#endif
+
+/*
+ *
+ * Convolution reference implemenation
+ *
+ */
+
+    void      arm_convolve_HWC_q7_ref(const q7_t * Im_in,   // input image
+                                      const uint16_t dim_im_in, // input image dimention
+                                      const uint16_t ch_im_in,  // number of input image channels
+                                      const q7_t * wt,  // kernel weights 
+                                      const uint16_t ch_im_out, // number of filters, i.e., output image channels
+                                      const uint16_t dim_kernel,    // filter kernel size
+                                      const uint16_t padding,   // padding sizes
+                                      const uint16_t stride,    // stride
+                                      const q7_t * bias,    // bias
+                                      const uint16_t bias_shift, const uint16_t out_shift, q7_t * Im_out,   // output image
+                                      const uint16_t dim_im_out,    // output image dimension
+                                      q15_t * bufferA,  //buffer space for input
+                                      q7_t * bufferB    //buffer space for output
+        );
+
+    void      arm_convolve_HWC_q7_ref_nonsquare(const q7_t * Im_in, // input image
+                                                const uint16_t dim_im_in_x, // input image dimention x
+                                                const uint16_t dim_im_in_y, // input image dimention y
+                                                const uint16_t ch_im_in,    // number of input image channels
+                                                const q7_t * wt,    // kernel weights 
+                                                const uint16_t ch_im_out,   // number of filters, i.e., output image channels
+                                                const uint16_t dim_kernel_x,    // filter kernel size x
+                                                const uint16_t dim_kernel_y,    // filter kernel size y
+                                                const uint16_t padding_x,   // padding sizes x
+                                                const uint16_t padding_y,   // padding sizes y
+                                                const uint16_t stride_x,    // stride x
+                                                const uint16_t stride_y,    // stride y
+                                                const q7_t * bias,  // bias
+                                                const uint16_t bias_shift, const uint16_t out_shift, q7_t * Im_out, // output image
+                                                const uint16_t dim_im_out_x,    // output image dimension x
+                                                const uint16_t dim_im_out_y,    // output image dimension y
+                                                q15_t * bufferA,    //buffer space for input
+                                                q7_t * bufferB  //buffer space for output
+        );
+
+    void      arm_convolve_HWC_q15_ref(const q15_t * Im_in, // input image
+                                       const uint16_t dim_im_in,    // input image dimention
+                                       const uint16_t ch_im_in, // number of input image channels
+                                       const q15_t * wt,    // kernel weights 
+                                       const uint16_t ch_im_out,    // number of filters, i.e., output image channels
+                                       const uint16_t dim_kernel,   // filter kernel size
+                                       const uint16_t padding,  // padding sizes
+                                       const uint16_t stride,   // stride
+                                       const q15_t * bias,  // bias
+                                       const uint16_t bias_shift, const uint16_t out_shift, q15_t * Im_out, // output image
+                                       const uint16_t dim_im_out,   // output image dimension
+                                       q15_t * bufferA, //buffer space for input
+                                       q7_t * bufferB   //buffer space for output
+        );
+    void      arm_convolve_HWC_q15_nonsquare_ref(const q15_t * Im_in,
+                                                      const uint16_t dim_im_in_x,
+                                                      const uint16_t dim_im_in_y,
+                                                      const uint16_t ch_im_in,
+                                                      const q15_t * wt,
+                                                      const uint16_t ch_im_out,
+                                                      const uint16_t dim_kernel_x,
+                                                      const uint16_t dim_kernel_y,
+                                                      const uint16_t padding_x,
+                                                      const uint16_t padding_y,
+                                                      const uint16_t stride_x,
+                                                      const uint16_t stride_y,
+                                                      const q15_t * bias,
+                                                      const uint16_t bias_shift,
+                                                      const uint16_t out_shift,
+                                                      q15_t * Im_out,
+                                                      const uint16_t dim_im_out_x,
+                                                      const uint16_t dim_im_out_y, 
+                                                      q15_t * bufferA, 
+                                                      q7_t * bufferB);
+													  
+    void      arm_depthwise_separable_conv_HWC_q7_ref(const q7_t * Im_in,   // input image
+                                                      const uint16_t dim_im_in, // input image dimention
+                                                      const uint16_t ch_im_in,  // number of input image channels
+                                                      const q7_t * wt,  // kernel weights 
+                                                      const uint16_t ch_im_out, // number of filters, i.e., output image channels
+                                                      const uint16_t dim_kernel,    // filter kernel size
+                                                      const uint16_t padding,   // padding sizes
+                                                      const uint16_t stride,    // stride
+                                                      const q7_t * bias,    // bias
+                                                      const uint16_t bias_shift,    // amount of left-shift for bias
+                                                      const uint16_t out_shift, // amount of right-shift for output
+                                                      q7_t * Im_out,    // output image
+                                                      const uint16_t dim_im_out,    // output image dimension
+                                                      q15_t * bufferA,  //buffer space for input
+                                                      q7_t * bufferB    //buffer space for output
+        );
+    void      arm_depthwise_separable_conv_HWC_q7_ref_nonsquare(const q7_t * Im_in, // input image
+                                                                const uint16_t dim_im_in_x, // input image dimention x
+                                                                const uint16_t dim_im_in_y, // input image dimention y
+                                                                const uint16_t ch_im_in,    // number of input image channels
+                                                                const q7_t * wt,    // kernel weights 
+                                                                const uint16_t ch_im_out,   // number of filters, i.e., output image channels
+                                                                const uint16_t dim_kernel_x,    // filter kernel size x
+                                                                const uint16_t dim_kernel_y,    // filter kernel size y
+                                                                const uint16_t padding_x,   // padding sizes x
+                                                                const uint16_t padding_y,   // padding sizes y
+                                                                const uint16_t stride_x,    // stride x
+                                                                const uint16_t stride_y,    // stride y
+                                                                const q7_t * bias,  // bias
+                                                                const uint16_t bias_shift,  // amount of left-shift for bias
+                                                                const uint16_t out_shift,   // amount of right-shift for output
+                                                                q7_t * Im_out,  // output image
+                                                                const uint16_t dim_im_out_x,    // output image dimension x
+                                                                const uint16_t dim_im_out_y,    // output image dimension y
+                                                                q15_t * bufferA,    //buffer space for input
+                                                                q7_t * bufferB  //buffer space for output
+        );
+
+/*
+ *
+ * Fully-connected reference implemenation
+ *
+ */
+
+    void      arm_fully_connected_q7_ref(const q7_t * pV,   // pointer to vector
+                                         const q7_t * pM,   // pointer to matrix
+                                         const uint16_t dim_vec,    // length of the vector
+                                         const uint16_t num_of_rows,    // numCol of A
+                                         const uint16_t bias_shift, // amount of left-shift for bias
+                                         const uint16_t out_shift,  // amount of right-shift for output
+                                         const q7_t * bias, q7_t * pOut,    // output operand
+                                         q15_t * vec_buffer);
+
+    void      arm_fully_connected_q15_ref(const q15_t * pV, // pointer to vector
+                                          const q15_t * pM, // pointer to matrix
+                                          const uint16_t dim_vec,   // length of the vector
+                                          const uint16_t num_of_rows,   // numCol of A
+                                          const uint16_t bias_shift,    // amount of left-shift for bias
+                                          const uint16_t out_shift, // amount of right-shift for output
+                                          const q15_t * bias, q15_t * pOut, // output operand
+                                          q15_t * vec_buffer);
+
+    void      arm_fully_connected_mat_q7_vec_q15_ref(const q15_t * pV,  // pointer to vector
+                                                     const q7_t * pM,   // pointer to matrix
+                                                     const uint16_t dim_vec,    // length of the vector
+                                                     const uint16_t num_of_rows,    // numCol of A
+                                                     const uint16_t bias_shift, // amount of left-shift for bias
+                                                     const uint16_t out_shift,  // amount of right-shift for output
+                                                     const q7_t * bias, q15_t * pOut,   // output operand
+                                                     q15_t * vec_buffer);
+
+    void      arm_fully_connected_q7_opt_ref(const q7_t * pV,   // pointer to vector
+                                             const q7_t * pM,   // pointer to matrix
+                                             const uint16_t dim_vec,    // length of the vector
+                                             const uint16_t num_of_rows,    // numCol of A
+                                             const uint16_t bias_shift, // amount of left-shift for bias
+                                             const uint16_t out_shift,  // amount of right-shift for output
+                                             const q7_t * bias, q7_t * pOut,    // output operand
+                                             q15_t * vec_buffer);
+
+    void      arm_fully_connected_q15_opt_ref(const q15_t * pV, // pointer to vector
+                                              const q15_t * pM, // pointer to matrix
+                                              const uint16_t dim_vec,   // length of the vector
+                                              const uint16_t num_of_rows,   // numCol of A
+                                              const uint16_t bias_shift,    // amount of left-shift for bias
+                                              const uint16_t out_shift, // amount of right-shift for output
+                                              const q15_t * bias, q15_t * pOut, // output operand
+                                              q15_t * vec_buffer);
+
+    void      arm_fully_connected_mat_q7_vec_q15_opt_ref(const q15_t * pV,  // pointer to vector
+                                                         const q7_t * pM,   // pointer to matrix
+                                                         const uint16_t dim_vec,    // length of the vector
+                                                         const uint16_t num_of_rows,    // numCol of A
+                                                         const uint16_t bias_shift, // amount of left-shift for bias
+                                                         const uint16_t out_shift,  // amount of right-shift for output
+                                                         const q7_t * bias, q15_t * pOut,   // output operand
+                                                         q15_t * vec_buffer);
+
+/*
+ *
+ * Pooling reference implemenation
+ *
+ */
+
+    void      arm_avepool_q7_HWC_ref(const q7_t * Im_in,    // input image
+                                     const uint16_t dim_im_in,  // input image dimension
+                                     const uint16_t ch_im_in,   // number of input image channels
+                                     const uint16_t dim_kernel, // window kernel size
+                                     const uint16_t padding,    // padding sizes
+                                     const uint16_t stride, // stride
+                                     const uint16_t dim_im_out, // output image dimension
+                                     q7_t * bufferA,    // a buffer for local storage
+                                     q7_t * Im_out);
+
+    void      arm_maxpool_q7_HWC_ref(const q7_t * Im_in,    // input image
+                                     const uint16_t dim_im_in,  // input image dimension
+                                     const uint16_t ch_im_in,   // number of input image channels
+                                     const uint16_t dim_kernel, // window kernel size
+                                     const uint16_t padding,    // padding sizes
+                                     const uint16_t stride, // stride
+                                     const uint16_t dim_im_out, // output image dimension
+                                     q7_t * bufferA,    // a buffer for local storage
+                                     q7_t * Im_out);
+
+/*
+ *
+ * Other reference implemenation
+ *
+ */
+
+    void      arm_relu_q7_ref(q7_t * data, uint16_t size);
+
+    void      arm_relu_q15_ref(q15_t * data, uint16_t size);
+
+    void      arm_nn_mult_q7_ref(q7_t * pSrcA, q7_t * pSrcB, q7_t * pDst, const uint16_t out_shift, uint32_t blockSize);
+
+    void      arm_nn_mult_q15_ref(q15_t * pSrcA, q15_t * pSrcB, q15_t * pDst, const uint16_t out_shift, uint32_t blockSize);
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/arm_nnexamples_nn_test.cpp b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/arm_nnexamples_nn_test.cpp
new file mode 100644
index 0000000..5cf72a2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/arm_nnexamples_nn_test.cpp
@@ -0,0 +1,801 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2018 Arm Limited. All rights reserved.
+*
+*
+* Project:       CMSIS NN Library
+* Title:         arm_nnexamples_nn_test.cpp
+*
+* Description:   Example code for NN kernel testing.
+*
+* Target Processor: Cortex-M cores
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+* -------------------------------------------------------------------- */
+
+#include "arm_nnexamples_nn_test.h"
+
+//#define TEST_SIGMOID
+//#define TEST_TANH
+#define TEST_POOL
+#define TEST_RELU
+#define TEST_IP
+#define TEST_CONV
+#define TEST_NONSQUARE
+#define TEST_NNMULT
+
+int test_index = 0;
+q7_t test_flags[50];
+bool test_pass;
+
+int main()
+{
+    printf("start tests\n");
+
+    srand(1);
+
+    // common pointers for testing data
+    q7_t     *test1;
+    q15_t    *test2;
+    q7_t     *test3;
+    q15_t    *test4;
+
+    for (test_index = 0; test_index<50; test_index++) {
+        test_flags[test_index] = -1;
+    }
+    test_index = 0;
+
+#ifdef TEST_NNMULT
+#define NNMULT_DIM 128
+    test1 = new q7_t[NNMULT_DIM*2];
+    test2 = new q15_t[NNMULT_DIM*2];
+    test3 = new q7_t[NNMULT_DIM*2];
+    test4 = new q15_t[NNMULT_DIM*2];
+
+    q7_t * mult_out_q7 = test3;
+    q7_t * mult_ref_q7 = test3 + NNMULT_DIM;
+    q15_t * mult_out_q15 = test4;
+    q15_t * mult_ref_q15 = test4 + NNMULT_DIM;
+
+    for (int i=0;i<NNMULT_DIM*2;i++) {
+        test1[i] = (rand() % 256 - 128);
+        test2[i] = (rand() % 65536 - 32768);
+    }
+
+    // Test q7
+    arm_nn_mult_q7(test1, test1+NNMULT_DIM, mult_out_q7, 5, NNMULT_DIM);
+
+    arm_nn_mult_q7_ref(test1, test1+NNMULT_DIM, mult_ref_q7, 5, NNMULT_DIM);
+
+    verify_results_q7(mult_out_q7, mult_ref_q7, NNMULT_DIM);
+
+    arm_nn_mult_q7(test1, test1+NNMULT_DIM, mult_out_q7, 9, NNMULT_DIM);
+
+    arm_nn_mult_q7_ref(test1, test1+NNMULT_DIM, mult_ref_q7, 9, NNMULT_DIM);
+
+    verify_results_q7(mult_out_q7, mult_ref_q7, NNMULT_DIM);
+
+    // Test q15
+    arm_nn_mult_q15(test2, test2+NNMULT_DIM, mult_out_q15, 13, NNMULT_DIM);
+
+    arm_nn_mult_q15_ref(test2, test2+NNMULT_DIM, mult_ref_q15, 13, NNMULT_DIM);
+
+    verify_results_q15(mult_out_q15, mult_ref_q15, NNMULT_DIM);
+
+    arm_nn_mult_q15(test2, test2+NNMULT_DIM, mult_out_q15, 18, NNMULT_DIM);
+
+    arm_nn_mult_q15_ref(test2, test2+NNMULT_DIM, mult_ref_q15, 18, NNMULT_DIM);
+
+    verify_results_q15(mult_out_q15, mult_ref_q15, NNMULT_DIM);
+
+#endif
+
+#ifdef TEST_SIGMOID
+
+#define SIGMOID_DIM 128
+
+    /* This part tests the running of sigmoid functions */
+
+    test1 = new q7_t[SIGMOID_DIM];
+    test2 = new q15_t[SIGMOID_DIM];
+    test3 = new q7_t[SIGMOID_DIM];
+    test4 = new q15_t[SIGMOID_DIM];
+
+    srand(1);
+
+    for (int i = 0; i < SIGMOID_DIM; i++)
+    {
+        test1[i] = (rand() % 256 - 128);
+        test2[i] = (rand() % 65536 - 32768);
+        test3[i] = test1[i];
+        test4[i] = test2[i];
+    }
+
+    arm_nn_activations_direct_q7(test3, SIGMOID_DIM, 3, ARM_SIGMOID);
+
+    for (int i = 0; i < SIGMOID_DIM; i++)
+    {
+        printf("in: %d  out: %d\n", test1[i], test3[i]);
+    }
+
+    printf("start testing q15_t sigmoid\n\n");
+
+    arm_nn_activations_direct_q15(test4, SIGMOID_DIM, 3, ARM_SIGMOID);
+
+    for (int i = 0; i < SIGMOID_DIM; i++)
+    {
+        printf("in: %d  out: %d\n", test2[i], test4[i]);
+    }
+
+    delete[]test1;
+    delete[]test2;
+    delete[]test3;
+    delete[]test4;
+
+#endif
+
+#ifdef TEST_TANH
+
+#define TANH_DIM 128
+
+    /* This part tests the running of sigmoid functions */
+
+    test1 = new q7_t[TANH_DIM];
+    test2 = new q15_t[TANH_DIM];
+    test3 = new q7_t[TANH_DIM];
+    test4 = new q15_t[TANH_DIM];
+
+    srand(1);
+
+    for (int i = 0; i < TANH_DIM; i++)
+    {
+        test1[i] = (rand() % 256 - 128);
+        test2[i] = (rand() % 65536 - 32768);
+        test3[i] = test1[i];
+        test4[i] = test2[i];
+    }
+
+    arm_nn_activations_direct_q7(test3, TANH_DIM, 3, ARM_TANH);
+
+    printf("start testing q7_t tanh\n\n");
+
+    for (int i = 0; i < TANH_DIM; i++)
+    {
+        printf("in: %d  out: %d\n", test1[i], test3[i]);
+    }
+
+    printf("start testing q15_t tanh\n\n");
+
+    arm_nn_activations_direct_q15(test4, TANH_DIM, 3, ARM_TANH);
+
+    for (int i = 0; i < TANH_DIM; i++)
+    {
+        printf("in: %d  out: %d\n", test2[i], test4[i]);
+    }
+
+    delete[]test1;
+    delete[]test2;
+    delete[]test3;
+    delete[]test4;
+
+#endif
+
+#ifdef TEST_POOL
+
+#define POOL_IM_DIM 32
+#define POOL_IM_CH 8
+
+    test1 = new q7_t[POOL_IM_DIM * POOL_IM_DIM * POOL_IM_CH * 2];
+    test2 = new q15_t[POOL_IM_DIM * POOL_IM_CH];
+    test3 = new q7_t[POOL_IM_DIM * POOL_IM_DIM * POOL_IM_CH];
+
+    for (int i = 0; i < POOL_IM_DIM * POOL_IM_DIM * POOL_IM_CH; i++)
+    {
+        test1[i] = (rand() % 256 - 128);
+    }
+
+    q7_t     *img_in = test1 + POOL_IM_DIM * POOL_IM_DIM * POOL_IM_CH;
+    q7_t     *pool_out_ref = test3;
+    q7_t     *pool_out_opt = test3 + POOL_IM_DIM * POOL_IM_DIM * POOL_IM_CH / 2;
+
+    for (int i = 0; i < POOL_IM_DIM * POOL_IM_DIM * POOL_IM_CH; i++)
+    {
+        test3[i] = 0;
+    }
+
+    // copy over the img input
+    for (int i = 0; i < POOL_IM_DIM * POOL_IM_DIM * POOL_IM_CH; i++)
+    {
+        img_in[i] = test1[i];
+    }
+
+    initialize_results_q7(pool_out_ref, pool_out_opt, POOL_IM_DIM / 2 * POOL_IM_DIM / 2 * POOL_IM_CH);
+
+    printf("Start maxpool reference implementation\n");
+
+    arm_maxpool_q7_HWC_ref(img_in, POOL_IM_DIM, POOL_IM_CH, 3, 0, 2, POOL_IM_DIM / 2, (q7_t *) test2, pool_out_ref);
+
+    // copy over the img input
+    for (int i = 0; i < POOL_IM_DIM * POOL_IM_DIM * POOL_IM_CH; i++)
+    {
+        img_in[i] = test1[i];
+    }
+
+    printf("Start maxpool opt implementation\n");
+
+    arm_maxpool_q7_HWC(img_in, POOL_IM_DIM, POOL_IM_CH, 3, 0, 2, POOL_IM_DIM / 2, (q7_t *) test2, pool_out_opt);
+
+    verify_results_q7(pool_out_ref, pool_out_opt, POOL_IM_DIM / 2 * POOL_IM_DIM / 2 * POOL_IM_CH);
+
+    // copy over the img input
+    for (int i = 0; i < POOL_IM_DIM * POOL_IM_DIM * POOL_IM_CH; i++)
+    {
+        img_in[i] = test1[i];
+    }
+
+    // copy over the img input
+    for (int i = 0; i < POOL_IM_DIM * POOL_IM_DIM * POOL_IM_CH; i++)
+    {
+        img_in[i] = test1[i];
+    }
+
+    printf("Start avepool ref implementation\n");
+
+    arm_avepool_q7_HWC_ref(img_in, POOL_IM_DIM, POOL_IM_CH, 3, 0, 2, POOL_IM_DIM / 2, (q7_t *) test2, pool_out_ref);
+
+    // copy over the img input
+    for (int i = 0; i < POOL_IM_DIM * POOL_IM_DIM * POOL_IM_CH; i++)
+    {
+        img_in[i] = test1[i];
+    }
+
+    printf("Start avepool opt implementation\n");
+
+    arm_avepool_q7_HWC(img_in, POOL_IM_DIM, POOL_IM_CH, 3, 0, 2, POOL_IM_DIM / 2, (q7_t *) test2, pool_out_opt);
+
+    // special check here
+    bool      if_ave_pool_match = true;
+    for (int i = 0; i < POOL_IM_DIM / 2 * POOL_IM_DIM / 2 * POOL_IM_CH; i++)
+    {
+        // we tolerate at most difference of 1 here because of rounding errors
+        if (pool_out_ref[i] - pool_out_opt[i] >= 2 || pool_out_opt[i] - pool_out_ref[i] >= 2)
+        {
+            printf("Output mismatch at %d, expected %d, actual %d\n", i, pool_out_ref[i], pool_out_opt[i]);
+            if_ave_pool_match = false;
+        }
+    }
+    if (if_ave_pool_match == true)
+    {
+        printf("Outputs match.\n");
+    }
+
+    delete[]test1;
+    delete[]test2;
+    delete[]test3;
+
+#endif
+
+#ifdef TEST_RELU
+
+#define RELU_DIM 127
+
+    test1 = new q7_t[RELU_DIM];
+    test2 = new q15_t[RELU_DIM];
+    test3 = new q7_t[RELU_DIM];
+    test4 = new q15_t[RELU_DIM];
+
+    for (int i = 0; i < RELU_DIM; i++)
+    {
+        test1[i] = (rand() % 256 - 128);
+        test2[i] = (rand() % 65536 - 32768);
+        test3[i] = test1[i];
+        test4[i] = test2[i];
+    }
+
+    q7_t     *relu_ref_data_q7 = test1;
+    q7_t     *relu_opt_data_q7 = test3;
+    q15_t    *relu_ref_data_q15 = test2;
+    q15_t    *relu_opt_data_q15 = test4;
+
+    printf("Start ref relu q7 implementation\n");
+
+    arm_relu_q7_ref(relu_ref_data_q7, RELU_DIM);
+
+    printf("Start opt relu q7 implementation\n");
+
+    arm_relu_q7(relu_opt_data_q7, RELU_DIM);
+
+    verify_results_q7(relu_ref_data_q7, relu_opt_data_q7, RELU_DIM);
+
+    printf("Start ref relu q15 implementation\n");
+
+    arm_relu_q15_ref(relu_ref_data_q15, RELU_DIM);
+
+    printf("Start opt relu q15 implementation\n");
+
+    arm_relu_q15(relu_opt_data_q15, RELU_DIM);
+
+    verify_results_q15(relu_ref_data_q15, relu_opt_data_q15, RELU_DIM);
+
+    delete[]test1;
+    delete[]test2;
+    delete[]test3;
+    delete[]test4;
+
+#endif
+
+#ifdef TEST_IP
+
+#define IP_ROW_DIM 127
+#define IP_COL_DIM 127
+
+    q7_t      ip_weights[IP_ROW_DIM * IP_COL_DIM] = IP2_WEIGHT;
+    q7_t      ip_q7_opt_weights[IP_ROW_DIM * IP_COL_DIM] = IP4_WEIGHT;
+    q7_t      ip_q7_q15_opt_weights[IP_ROW_DIM * IP_COL_DIM] = IP4_q7_q15_WEIGHT;
+    q15_t     ip_q15_weights[IP_ROW_DIM * IP_COL_DIM] = IP2_WEIGHT;
+    q15_t     ip_q15_opt_weights[IP_ROW_DIM * IP_COL_DIM] = IP4_WEIGHT_Q15;
+
+    test1 = new q7_t[IP_COL_DIM + IP_ROW_DIM];
+    test2 = new q15_t[IP_COL_DIM];
+    test3 = new q7_t[IP_ROW_DIM * 3];
+    test4 = new q15_t[IP_COL_DIM + IP_ROW_DIM * 2];
+
+    for (int i = 0; i < IP_ROW_DIM + IP_COL_DIM; i++)
+    {
+        test1[i] = rand() % 256 - 100;
+    }
+    for (int i = 0; i < IP_ROW_DIM * 3; i++)
+    {
+        test3[i] = 0;
+    }
+
+    q7_t     *ip_bias_q7 = test1 + IP_COL_DIM;
+
+    q7_t     *ip_out_q7_ref = test3;
+    q7_t     *ip_out_q7_opt = test3 + IP_ROW_DIM;
+    q7_t     *ip_out_q7_opt_fast = test3 + 2 * IP_ROW_DIM;
+    q15_t    *ip_out_q15_ref = test4 + IP_COL_DIM;
+    q15_t    *ip_out_q15_opt = test4 + IP_COL_DIM + IP_ROW_DIM;
+
+    initialize_results_q7(ip_out_q7_ref, ip_out_q7_opt, IP_ROW_DIM);
+    initialize_results_q7(ip_out_q7_ref, ip_out_q7_opt_fast, IP_ROW_DIM);
+    initialize_results_q7(ip_out_q7_ref, ip_out_q7_opt_fast, IP_ROW_DIM);
+
+    printf("Start ref q7 implementation\n");
+
+    arm_fully_connected_q7_ref(test1, ip_weights, IP_COL_DIM, IP_ROW_DIM, 1, 7, ip_bias_q7, ip_out_q7_ref, test2);
+
+    printf("Start q7 implementation\n");
+
+    arm_fully_connected_q7(test1, ip_weights, IP_COL_DIM, IP_ROW_DIM, 1, 7, ip_bias_q7, ip_out_q7_opt, test2);
+
+    verify_results_q7(ip_out_q7_ref, ip_out_q7_opt, IP_ROW_DIM);
+
+    printf("Start q7 ref opt implementation\n");
+
+    arm_fully_connected_q7_opt_ref(test1, ip_q7_opt_weights, IP_COL_DIM, IP_ROW_DIM, 1, 7, ip_bias_q7,
+                                   ip_out_q7_opt_fast, test2);
+
+    verify_results_q7(ip_out_q7_ref, ip_out_q7_opt_fast, IP_ROW_DIM);
+
+    printf("Start q7 opt implementation\n");
+
+    arm_fully_connected_q7_opt(test1, ip_q7_opt_weights, IP_COL_DIM, IP_ROW_DIM, 1, 7, ip_bias_q7, ip_out_q7_opt_fast,
+                               test2);
+
+    verify_results_q7(ip_out_q7_ref, ip_out_q7_opt_fast, IP_ROW_DIM);
+
+    for (int i = 0; i < IP_ROW_DIM + IP_COL_DIM; i++)
+    {
+        test4[i] = (rand() % 65536 - 32768);
+    }
+
+    initialize_results_q15(ip_out_q15_ref, ip_out_q15_opt, IP_ROW_DIM);
+
+    printf("Start ref q15 implementation\n");
+
+    arm_fully_connected_q15_ref(test4, ip_q15_weights, IP_COL_DIM, IP_ROW_DIM, 1, 7, test2, ip_out_q15_ref, NULL);
+
+    printf("Start q15 implementation\n");
+
+    arm_fully_connected_q15(test4, ip_q15_weights, IP_COL_DIM, IP_ROW_DIM, 1, 7, test2, ip_out_q15_opt, NULL);
+
+    verify_results_q15(ip_out_q15_ref, ip_out_q15_opt, IP_ROW_DIM);
+
+    printf("Start ref opt q15 implementation\n");
+
+    arm_fully_connected_q15_opt_ref(test4, ip_q15_opt_weights, IP_COL_DIM, IP_ROW_DIM, 1, 7, test2, ip_out_q15_opt,
+                                    NULL);
+
+    verify_results_q15(ip_out_q15_ref, ip_out_q15_opt, IP_ROW_DIM);
+
+    printf("Start opt q15 implementation\n");
+
+    arm_fully_connected_q15_opt(test4, ip_q15_opt_weights, IP_COL_DIM, IP_ROW_DIM, 1, 7, test2, ip_out_q15_opt, NULL);
+
+    verify_results_q15(ip_out_q15_ref, ip_out_q15_opt, IP_ROW_DIM);
+
+    initialize_results_q15(ip_out_q15_ref, ip_out_q15_opt, IP_ROW_DIM);
+
+    printf("Start ref q7_q15 implementation\n");
+
+    arm_fully_connected_mat_q7_vec_q15_ref(test4, ip_weights, IP_COL_DIM, IP_ROW_DIM, 1, 7, ip_bias_q7, ip_out_q15_ref,
+                                           test2);
+
+    printf("Start q7_q15 implementation\n");
+
+    arm_fully_connected_mat_q7_vec_q15(test4, ip_weights, IP_COL_DIM, IP_ROW_DIM, 1, 7, ip_bias_q7, ip_out_q15_opt,
+                                       test2);
+
+    verify_results_q15(ip_out_q15_ref, ip_out_q15_opt, IP_ROW_DIM);
+
+    printf("Start ref opt q7_q15 implementation\n");
+
+    arm_fully_connected_mat_q7_vec_q15_opt_ref(test4, ip_q7_q15_opt_weights, IP_COL_DIM, IP_ROW_DIM, 1, 7, ip_bias_q7,
+                                               ip_out_q15_opt, test2);
+
+    verify_results_q15(ip_out_q15_ref, ip_out_q15_opt, IP_ROW_DIM);
+
+    printf("Start opt q7_q15 implementation\n");
+
+    arm_fully_connected_mat_q7_vec_q15_opt(test4, ip_q7_q15_opt_weights, IP_COL_DIM, IP_ROW_DIM, 1, 7, ip_bias_q7,
+                                           ip_out_q15_opt, test2);
+
+    verify_results_q15(ip_out_q15_ref, ip_out_q15_opt, IP_ROW_DIM);
+
+    delete[]test1;
+    delete[]test2;
+    delete[]test3;
+    delete[]test4;
+
+#endif
+
+#ifdef TEST_NONSQUARE
+
+/* Use RCONV to differential with square CONV */
+
+#define RCONV_IM_DIM_X 10
+#define RCONV_IM_DIM_Y 8
+#define RCONV_IM_CH 4
+#define RCONV_KER_DIM_X 5
+#define RCONV_KER_DIM_Y 3
+#define RCONV_STRIDE_X 1
+#define RCONV_STRIDE_Y 1
+#define RCONV_PADDING_X 2
+#define RCONV_PADDING_Y 1
+#define RCONV_OUT_CH 4
+#define RCONV_OUT_DIM_X 10
+#define RCONV_OUT_DIM_Y 8
+
+    test1 = new q7_t[RCONV_KER_DIM_Y * RCONV_KER_DIM_X * RCONV_IM_CH * RCONV_OUT_CH + RCONV_OUT_CH];
+    test2 = new q15_t[2 * RCONV_KER_DIM_Y * RCONV_KER_DIM_X * RCONV_IM_CH];
+    test3 =
+        new q7_t[RCONV_IM_DIM_Y * RCONV_IM_DIM_X * RCONV_IM_CH + 2 * RCONV_OUT_DIM_Y * RCONV_OUT_DIM_X * RCONV_OUT_CH];
+
+    for (int i = 0; i < RCONV_KER_DIM_Y * RCONV_KER_DIM_X * RCONV_IM_CH * RCONV_OUT_CH + RCONV_OUT_CH; i++)
+    {
+        test1[i] = rand() % 256 - 100;
+    }
+
+    for (int i = 0;
+         i < RCONV_IM_DIM_Y * RCONV_IM_DIM_X * RCONV_IM_CH + 2 * RCONV_OUT_DIM_Y * RCONV_OUT_DIM_X * RCONV_OUT_CH; i++)
+    {
+        test3[i] = rand() % 256 - 100;
+    }
+
+    q7_t     *rconv_weight_q7 = test1;
+    q7_t     *rconv_bias_q7 = test1 + RCONV_KER_DIM_Y * RCONV_KER_DIM_X * RCONV_IM_CH * RCONV_OUT_CH;
+
+    q15_t    *rconv_buf = test2;
+
+    q7_t     *rconv_im_in_q7 = test3;
+    q7_t     *rconv_im_out_ref_q7 = test3 + RCONV_IM_DIM_Y * RCONV_IM_DIM_X * RCONV_IM_CH;
+    q7_t     *rconv_im_out_opt_q7 =
+        test3 + RCONV_IM_DIM_Y * RCONV_IM_DIM_X * RCONV_IM_CH + RCONV_OUT_DIM_Y * RCONV_OUT_DIM_X * RCONV_OUT_CH;
+
+    initialize_results_q7(rconv_im_out_ref_q7, rconv_im_out_opt_q7, RCONV_OUT_DIM_Y * RCONV_OUT_DIM_X * RCONV_OUT_CH);
+
+    printf("start conv q7 nonsquare ref implementation\n");
+    arm_convolve_HWC_q7_ref_nonsquare(rconv_im_in_q7, RCONV_IM_DIM_X, RCONV_IM_DIM_Y, RCONV_IM_CH, rconv_weight_q7,
+                                      RCONV_OUT_CH, RCONV_KER_DIM_X, RCONV_KER_DIM_Y, RCONV_PADDING_X, RCONV_PADDING_Y,
+                                      RCONV_STRIDE_X, RCONV_STRIDE_Y, rconv_bias_q7, 1, 7, rconv_im_out_ref_q7,
+                                      RCONV_OUT_DIM_X, RCONV_OUT_DIM_Y, rconv_buf, NULL);
+
+    printf("start conv q7 nonsquare opt implementation\n");
+    arm_convolve_HWC_q7_fast_nonsquare(rconv_im_in_q7, RCONV_IM_DIM_X, RCONV_IM_DIM_Y, RCONV_IM_CH, rconv_weight_q7,
+                                       RCONV_OUT_CH, RCONV_KER_DIM_X, RCONV_KER_DIM_Y, RCONV_PADDING_X, RCONV_PADDING_Y,
+                                       RCONV_STRIDE_X, RCONV_STRIDE_Y, rconv_bias_q7, 1, 7, rconv_im_out_opt_q7,
+                                       RCONV_OUT_DIM_X, RCONV_OUT_DIM_Y, rconv_buf, NULL);
+
+    verify_results_q7(rconv_im_out_ref_q7, rconv_im_out_opt_q7, RCONV_OUT_DIM_Y * RCONV_OUT_DIM_X * RCONV_OUT_CH);
+
+    initialize_results_q7(rconv_im_out_ref_q7, rconv_im_out_opt_q7, RCONV_OUT_DIM_Y * RCONV_OUT_DIM_X * RCONV_OUT_CH);
+
+    printf("start conv q7 nonsquare ref implementation\n");
+    arm_convolve_HWC_q7_ref_nonsquare(rconv_im_in_q7, RCONV_IM_DIM_X, RCONV_IM_DIM_Y, RCONV_IM_CH, rconv_weight_q7,
+                                      RCONV_OUT_CH, RCONV_KER_DIM_X, RCONV_KER_DIM_Y, RCONV_PADDING_X, RCONV_PADDING_Y,
+                                      RCONV_STRIDE_X, RCONV_STRIDE_Y, rconv_bias_q7, 1, 7, rconv_im_out_ref_q7,
+                                      RCONV_OUT_DIM_X, RCONV_OUT_DIM_Y, rconv_buf, NULL);
+
+    printf("start conv q7 nonsquare basic implementation\n");
+    arm_convolve_HWC_q7_basic_nonsquare(rconv_im_in_q7, RCONV_IM_DIM_X, RCONV_IM_DIM_Y, RCONV_IM_CH, rconv_weight_q7,
+                                       RCONV_OUT_CH, RCONV_KER_DIM_X, RCONV_KER_DIM_Y, RCONV_PADDING_X, RCONV_PADDING_Y,
+                                       RCONV_STRIDE_X, RCONV_STRIDE_Y, rconv_bias_q7, 1, 7, rconv_im_out_opt_q7,
+                                       RCONV_OUT_DIM_X, RCONV_OUT_DIM_Y, rconv_buf, NULL);
+
+    verify_results_q7(rconv_im_out_ref_q7, rconv_im_out_opt_q7, RCONV_OUT_DIM_Y * RCONV_OUT_DIM_X * RCONV_OUT_CH);
+
+    initialize_results_q7(rconv_im_out_ref_q7, rconv_im_out_opt_q7, RCONV_OUT_DIM_Y * RCONV_OUT_DIM_X * RCONV_OUT_CH);
+
+    printf("start 1x1 conv q7 nonsquare fast implementation\n");
+    arm_convolve_HWC_q7_fast_nonsquare(rconv_im_in_q7, RCONV_IM_DIM_X, RCONV_IM_DIM_Y, RCONV_IM_CH, rconv_weight_q7,
+                                       RCONV_OUT_CH, 1, 1, 0, 0, RCONV_STRIDE_X,
+                                       RCONV_STRIDE_Y, rconv_bias_q7, 1, 7, rconv_im_out_ref_q7, RCONV_OUT_DIM_X,
+                                       RCONV_OUT_DIM_Y, rconv_buf, NULL);
+
+    printf("start 1x1 conv q7 nonsquare dedicated function implementation\n");
+    arm_convolve_1x1_HWC_q7_fast_nonsquare(rconv_im_in_q7, RCONV_IM_DIM_X, RCONV_IM_DIM_Y, RCONV_IM_CH, rconv_weight_q7,
+                                           RCONV_OUT_CH, 1, 1, 0, 0, RCONV_STRIDE_X,
+                                           RCONV_STRIDE_Y, rconv_bias_q7, 1, 7, rconv_im_out_opt_q7, RCONV_OUT_DIM_X,
+                                           RCONV_OUT_DIM_Y, rconv_buf, NULL);
+
+    verify_results_q7(rconv_im_out_ref_q7, rconv_im_out_opt_q7, RCONV_OUT_DIM_Y * RCONV_OUT_DIM_X * RCONV_OUT_CH);
+
+    printf("start depthwise separable conv q7 nonsquare ref implementation\n");
+    arm_depthwise_separable_conv_HWC_q7_ref_nonsquare(rconv_im_in_q7, RCONV_IM_DIM_X, RCONV_IM_DIM_Y, RCONV_IM_CH,
+                                                      rconv_weight_q7, RCONV_OUT_CH, RCONV_KER_DIM_X, RCONV_KER_DIM_Y,
+                                                      RCONV_PADDING_X, RCONV_PADDING_Y, RCONV_STRIDE_X, RCONV_STRIDE_Y,
+                                                      rconv_bias_q7, 1, 7, rconv_im_out_ref_q7, RCONV_OUT_DIM_X,
+                                                      RCONV_OUT_DIM_Y, rconv_buf, NULL);
+
+    printf("start depthwise separable conv q7 nonsquare opt implementation\n");
+    arm_depthwise_separable_conv_HWC_q7_nonsquare(rconv_im_in_q7, RCONV_IM_DIM_X, RCONV_IM_DIM_Y, RCONV_IM_CH,
+                                                  rconv_weight_q7, RCONV_OUT_CH, RCONV_KER_DIM_X, RCONV_KER_DIM_Y,
+                                                  RCONV_PADDING_X, RCONV_PADDING_Y, RCONV_STRIDE_X, RCONV_STRIDE_Y,
+                                                  rconv_bias_q7, 1, 7, rconv_im_out_opt_q7, RCONV_OUT_DIM_X,
+                                                  RCONV_OUT_DIM_Y, rconv_buf, NULL);
+
+    verify_results_q7(rconv_im_out_ref_q7, rconv_im_out_opt_q7, RCONV_OUT_DIM_Y * RCONV_OUT_DIM_X * RCONV_OUT_CH);
+
+    delete[]test1;
+    delete[]test2;
+    delete[]test3;
+	
+	test2 = new q15_t[RCONV_KER_DIM_Y * RCONV_KER_DIM_X * RCONV_IM_CH * RCONV_OUT_CH + RCONV_OUT_CH]; // weights + bias
+	test4 = new q15_t[2 * RCONV_KER_DIM_Y * RCONV_KER_DIM_X * RCONV_IM_CH   //buffer
+	         + RCONV_IM_DIM_Y * RCONV_IM_DIM_X * RCONV_IM_CH + 2 * RCONV_OUT_DIM_Y * RCONV_OUT_DIM_X * RCONV_OUT_CH]; // i/o
+
+    for (int i = 0; i < RCONV_KER_DIM_Y * RCONV_KER_DIM_X * RCONV_IM_CH * RCONV_OUT_CH + RCONV_OUT_CH; i++)
+    {
+        test2[i] = rand() % 256 - 100;
+    }
+
+    for (int i = 0;
+         i < 2 * RCONV_KER_DIM_Y * RCONV_KER_DIM_X * RCONV_IM_CH
+         + RCONV_IM_DIM_Y * RCONV_IM_DIM_X * RCONV_IM_CH + 2 * RCONV_OUT_DIM_Y * RCONV_OUT_DIM_X * RCONV_OUT_CH;
+        i++)
+    {
+        test4[i] = rand() % 256 - 100;
+    }
+
+    q15_t     *rconv_weight_q15 = test2;
+    q15_t     *rconv_bias_q15 = test2 + RCONV_KER_DIM_Y * RCONV_KER_DIM_X * RCONV_IM_CH * RCONV_OUT_CH;
+
+    rconv_buf = test4;
+
+    q15_t     *rconv_im_in_q15 = test4 + 2 * RCONV_KER_DIM_Y * RCONV_KER_DIM_X * RCONV_IM_CH;
+    q15_t     *rconv_im_out_ref_q15 = rconv_im_in_q15 + RCONV_IM_DIM_Y * RCONV_IM_DIM_X * RCONV_IM_CH;
+    q15_t     *rconv_im_out_opt_q15 = rconv_im_out_ref_q15 + RCONV_OUT_DIM_Y * RCONV_OUT_DIM_X * RCONV_OUT_CH;
+
+    initialize_results_q15(rconv_im_out_ref_q15, rconv_im_out_opt_q15, RCONV_OUT_DIM_Y * RCONV_OUT_DIM_X * RCONV_OUT_CH);
+
+    printf("start conv q15 nonsquare ref implementation\n");
+    arm_convolve_HWC_q15_nonsquare_ref(rconv_im_in_q15, RCONV_IM_DIM_X, RCONV_IM_DIM_Y, RCONV_IM_CH, rconv_weight_q15,
+                                      RCONV_OUT_CH, RCONV_KER_DIM_X, RCONV_KER_DIM_Y, RCONV_PADDING_X, RCONV_PADDING_Y,
+                                      RCONV_STRIDE_X, RCONV_STRIDE_Y, rconv_bias_q15, 1, 7, rconv_im_out_ref_q15,
+                                      RCONV_OUT_DIM_X, RCONV_OUT_DIM_Y, rconv_buf, NULL);
+
+    printf("start conv q5 nonsquare opt implementation\n");
+    arm_convolve_HWC_q15_fast_nonsquare(rconv_im_in_q15, RCONV_IM_DIM_X, RCONV_IM_DIM_Y, RCONV_IM_CH, rconv_weight_q15,
+                                       RCONV_OUT_CH, RCONV_KER_DIM_X, RCONV_KER_DIM_Y, RCONV_PADDING_X, RCONV_PADDING_Y,
+                                       RCONV_STRIDE_X, RCONV_STRIDE_Y, rconv_bias_q15, 1, 7, rconv_im_out_opt_q15,
+                                       RCONV_OUT_DIM_X, RCONV_OUT_DIM_Y, rconv_buf, NULL);
+
+    verify_results_q15(rconv_im_out_ref_q15, rconv_im_out_opt_q15, RCONV_OUT_DIM_Y * RCONV_OUT_DIM_X * RCONV_OUT_CH);
+	
+    delete [] test2;
+    delete [] test4;
+#endif
+
+#ifdef TEST_CONV
+
+#define CONV_IM_DIM 16
+#define CONV_IM_CH 16
+#define CONV_KER_DIM 5
+#define CONV_OUT_CH 16
+#define CONV_OUT_DIM 16
+
+    test1 = new q7_t[CONV_KER_DIM * CONV_KER_DIM * CONV_IM_CH * CONV_OUT_CH + CONV_OUT_CH];
+    test2 =
+        new q15_t[CONV_KER_DIM * CONV_KER_DIM * CONV_IM_CH * CONV_OUT_CH +
+                  2 * CONV_KER_DIM * CONV_KER_DIM * CONV_IM_CH * CONV_OUT_CH + CONV_OUT_CH];
+    test3 = new q7_t[CONV_IM_DIM * CONV_IM_DIM * CONV_IM_CH + 2 * CONV_OUT_DIM * CONV_OUT_DIM * CONV_OUT_CH];
+    test4 = new q15_t[CONV_IM_DIM * CONV_IM_DIM * CONV_IM_CH + 2 * CONV_OUT_DIM * CONV_OUT_DIM * CONV_OUT_CH];
+
+    for (int i = 0; i < CONV_KER_DIM * CONV_KER_DIM * CONV_IM_CH * CONV_OUT_CH + CONV_OUT_CH; i++)
+    {
+        test1[i] = rand() % 256 - 100;
+    }
+
+    for (int i = 0;
+         i <
+         CONV_KER_DIM * CONV_KER_DIM * CONV_IM_CH * CONV_OUT_CH +
+         2 * CONV_KER_DIM * CONV_KER_DIM * CONV_IM_CH * CONV_OUT_CH + CONV_OUT_CH; i++)
+    {
+        test2[i] = (rand() % 65536 - 32768);
+    }
+
+    for (int i = 0; i < CONV_IM_DIM * CONV_IM_DIM * CONV_IM_CH + 2 * CONV_OUT_DIM * CONV_OUT_DIM * CONV_OUT_CH; i++)
+    {
+        test3[i] = rand() % 256 - 100;
+    }
+
+    for (int i = 0; i < CONV_IM_DIM * CONV_IM_DIM * CONV_IM_CH + 2 * CONV_OUT_DIM * CONV_OUT_DIM * CONV_OUT_CH; i++)
+    {
+        test4[i] = (rand() % 65536 - 32768);
+    }
+
+    q7_t     *conv_weight_q7 = test1;
+    q7_t     *conv_bias_q7 = test1 + CONV_KER_DIM * CONV_KER_DIM * CONV_IM_CH * CONV_OUT_CH;
+
+    q15_t    *conv_weight_q15 = test2;
+    q15_t    *conv_buf = test2 + CONV_KER_DIM * CONV_KER_DIM * CONV_IM_CH * CONV_OUT_CH;
+    q15_t    *conv_bias_q15 =
+        test2 + CONV_KER_DIM * CONV_KER_DIM * CONV_IM_CH * CONV_OUT_CH +
+        2 * CONV_KER_DIM * CONV_KER_DIM * CONV_IM_CH * CONV_OUT_CH;
+
+    q7_t     *conv_im_in_q7 = test3;
+    q7_t     *conv_im_out_ref_q7 = test3 + CONV_IM_DIM * CONV_IM_DIM * CONV_IM_CH;
+    q7_t     *conv_im_out_opt_q7 =
+        test3 + CONV_IM_DIM * CONV_IM_DIM * CONV_IM_CH + CONV_OUT_DIM * CONV_OUT_DIM * CONV_OUT_CH;
+
+    q15_t    *conv_im_in_q15 = test4;
+    q15_t    *conv_im_out_ref_q15 = test4 + CONV_IM_DIM * CONV_IM_DIM * CONV_IM_CH;
+    q15_t    *conv_im_out_opt_q15 =
+        test4 + CONV_IM_DIM * CONV_IM_DIM * CONV_IM_CH + CONV_OUT_DIM * CONV_OUT_DIM * CONV_OUT_CH;
+
+    initialize_results_q7(conv_im_out_ref_q7, conv_im_out_opt_q7, CONV_OUT_DIM * CONV_OUT_DIM * CONV_OUT_CH);
+
+    printf("start q7 ref implementation\n");
+
+    arm_convolve_HWC_q7_ref(conv_im_in_q7, CONV_IM_DIM, CONV_IM_CH, conv_weight_q7,
+                            CONV_OUT_CH, CONV_KER_DIM, 2, 1, conv_bias_q7, 1, 7, conv_im_out_ref_q7,
+                            CONV_OUT_DIM, conv_buf, NULL);
+
+    printf("start q7 basic implementation\n");
+
+    arm_convolve_HWC_q7_basic(conv_im_in_q7, CONV_IM_DIM, CONV_IM_CH, conv_weight_q7,
+                              CONV_OUT_CH, CONV_KER_DIM, 2, 1, conv_bias_q7, 1, 7, conv_im_out_opt_q7,
+                              CONV_OUT_DIM, conv_buf, NULL);
+
+    verify_results_q7(conv_im_out_ref_q7, conv_im_out_opt_q7, CONV_OUT_DIM * CONV_OUT_DIM * CONV_OUT_CH);
+
+    printf("start q7 fast implementation\n");
+
+    arm_convolve_HWC_q7_fast(conv_im_in_q7, CONV_IM_DIM, CONV_IM_CH, conv_weight_q7,
+                             CONV_OUT_CH, CONV_KER_DIM, 2, 1, conv_bias_q7, 1, 7, conv_im_out_opt_q7,
+                             CONV_OUT_DIM, conv_buf, NULL);
+
+    verify_results_q7(conv_im_out_ref_q7, conv_im_out_opt_q7, CONV_OUT_DIM * CONV_OUT_DIM * CONV_OUT_CH);
+
+    // testing with RGB
+    printf("start q7 ref implementation for RGB\n");
+
+    arm_convolve_HWC_q7_ref(conv_im_in_q7, CONV_IM_DIM, 3, conv_weight_q7,
+                            CONV_OUT_CH, CONV_KER_DIM, 2, 1, conv_bias_q7, 1, 7, conv_im_out_ref_q7,
+                            CONV_OUT_DIM, conv_buf, NULL);
+
+    printf("start q7 basic implementation for RGB\n");
+
+    arm_convolve_HWC_q7_basic(conv_im_in_q7, CONV_IM_DIM, 3, conv_weight_q7,
+                              CONV_OUT_CH, CONV_KER_DIM, 2, 1, conv_bias_q7, 1, 7, conv_im_out_opt_q7,
+                              CONV_OUT_DIM, conv_buf, NULL);
+
+    verify_results_q7(conv_im_out_ref_q7, conv_im_out_opt_q7, CONV_OUT_DIM * CONV_OUT_DIM * CONV_OUT_CH);
+
+    printf("start q7 RGB implementation for RGB\n");
+
+    arm_convolve_HWC_q7_RGB(conv_im_in_q7, CONV_IM_DIM, 3, conv_weight_q7,
+                            CONV_OUT_CH, CONV_KER_DIM, 2, 1, conv_bias_q7, 1, 7, conv_im_out_opt_q7,
+                            CONV_OUT_DIM, conv_buf, NULL);
+
+    verify_results_q7(conv_im_out_ref_q7, conv_im_out_opt_q7, CONV_OUT_DIM * CONV_OUT_DIM * CONV_OUT_CH);
+
+    // testing q15
+    initialize_results_q15(conv_im_out_ref_q15, conv_im_out_opt_q15, CONV_OUT_DIM * CONV_OUT_DIM * CONV_OUT_CH);
+
+    printf("start q15 ref implementation\n");
+
+    arm_convolve_HWC_q15_ref(conv_im_in_q15, CONV_IM_DIM, CONV_IM_CH, conv_weight_q15,
+                             CONV_OUT_CH, CONV_KER_DIM, 2, 1, conv_bias_q15, 0, 15, conv_im_out_ref_q15,
+                             CONV_OUT_DIM, conv_buf, NULL);
+
+    printf("start q15 basic implementation\n");
+
+    arm_convolve_HWC_q15_basic(conv_im_in_q15, CONV_IM_DIM, CONV_IM_CH, conv_weight_q15,
+                               CONV_OUT_CH, CONV_KER_DIM, 2, 1, conv_bias_q15, 0, 15, conv_im_out_opt_q15,
+                               CONV_OUT_DIM, conv_buf, NULL);
+
+    verify_results_q15(conv_im_out_ref_q15, conv_im_out_opt_q15, CONV_OUT_DIM * CONV_OUT_DIM * CONV_OUT_CH);
+
+    printf("start q15 fast implementation\n");
+
+    arm_convolve_HWC_q15_fast(conv_im_in_q15, CONV_IM_DIM, CONV_IM_CH, conv_weight_q15,
+                              CONV_OUT_CH, CONV_KER_DIM, 2, 1, conv_bias_q15, 0, 15, conv_im_out_opt_q15,
+                              CONV_OUT_DIM, conv_buf, NULL);
+
+    verify_results_q15(conv_im_out_ref_q15, conv_im_out_opt_q15, CONV_OUT_DIM * CONV_OUT_DIM * CONV_OUT_CH);
+
+    // depthwise separable conv
+    initialize_results_q7(conv_im_out_ref_q7, conv_im_out_opt_q7, CONV_OUT_DIM * CONV_OUT_DIM * CONV_OUT_CH);
+
+    printf("start q7 depthwise_separable_conv ref implementation\n");
+
+    arm_depthwise_separable_conv_HWC_q7_ref(conv_im_in_q7, CONV_IM_DIM, CONV_IM_CH, conv_weight_q7,
+                                            CONV_OUT_CH, CONV_KER_DIM, 2, 1, conv_bias_q7, 1, 7, conv_im_out_ref_q7,
+                                            CONV_OUT_DIM, conv_buf, NULL);
+
+    printf("start q7 depthwise_separable_conv implementation\n");
+
+    arm_depthwise_separable_conv_HWC_q7(conv_im_in_q7, CONV_IM_DIM, CONV_IM_CH, conv_weight_q7,
+                                        CONV_OUT_CH, CONV_KER_DIM, 2, 1, conv_bias_q7, 1, 7, conv_im_out_opt_q7,
+                                        CONV_OUT_DIM, conv_buf, NULL);
+
+    verify_results_q7(conv_im_out_ref_q7, conv_im_out_opt_q7, CONV_OUT_DIM * CONV_OUT_DIM * CONV_OUT_CH);
+
+    delete[]test1;
+    delete[]test2;
+    delete[]test3;
+    delete[]test4;
+
+#endif
+
+    test_pass = true;
+    test_index = 0;
+    while (test_flags[test_index] != -1) {
+        if (test_flags[test_index]) {
+             test_pass = false;
+        }
+        test_index ++;
+    }
+    if (test_pass) {
+        printf("All tests passed\n");
+    } else {
+        printf("Test failed passed\n");
+    }
+
+    return 0;
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/arm_nnexamples_nn_test.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/arm_nnexamples_nn_test.h
new file mode 100644
index 0000000..264b755
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/arm_nnexamples_nn_test.h
@@ -0,0 +1,78 @@
+#ifndef _MAIN_H_
+#define _MAIN_H_
+
+#include <stdio.h>
+#include <stdlib.h>
+#include <math.h>
+
+#include "arm_math.h"
+
+#include "arm_nnfunctions.h"
+#include "ref_functions.h"
+
+extern int test_index;
+extern q7_t test_flags[50];
+
+void initialize_results_q7(q7_t * ref, q7_t * opt, int length)
+{
+    arm_fill_q7(0, ref, length);
+    arm_fill_q7(37, opt, length);
+}
+
+void initialize_results_q15(q15_t * ref, q15_t * opt, int length)
+{
+    arm_fill_q15(0, ref, length);
+    arm_fill_q15(0x5F5, opt, length);
+}
+
+void verify_results_q7(q7_t * ref, q7_t * opt, int length)
+{
+
+    bool      if_match = true;
+
+    for (int i = 0; i < length; i++)
+    {
+        if (ref[i] != opt[i])
+        {
+            printf("Output mismatch at %d, expected %d, actual %d\r\n", i, ref[i], opt[i]);
+
+            if_match = false;
+        }
+    }
+
+    if (if_match == true)
+    {
+        printf("Outputs match.\r\n\r\n");
+        test_flags[test_index++] = 0;
+    } else {
+        test_flags[test_index++] = 1;
+    }
+
+}
+
+void verify_results_q15(q15_t * ref, q15_t * opt, int length)
+{
+
+    bool      if_match = true;
+
+    for (int i = 0; i < length; i++)
+    {
+        if (ref[i] != opt[i])
+        {
+            printf("Output mismatch at %d, expected %d, actual %d\r\n", i, ref[i], opt[i]);
+
+            if_match = false;
+        }
+    }
+
+    if (if_match == true)
+    {
+        printf("Outputs match.\r\n\r\n");
+        test_flags[test_index++] = 0;
+    } else {
+        test_flags[test_index++] = 1;
+    }
+
+}
+
+#endif
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/readme.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/readme.txt
new file mode 100644
index 0000000..2e9e171
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/NN_Lib_Tests/nn_test/readme.txt
@@ -0,0 +1,4 @@
+CMSIS DSP_Lib example arm_nnexample_nn_test for
+  Cortex-M3, Cortex-M4 and Cortex-M7.
+
+The example is configured for uVision Simulator.
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ActivationFunctions/arm_nn_activations_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ActivationFunctions/arm_nn_activations_q15.c
new file mode 100644
index 0000000..9c64e2a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ActivationFunctions/arm_nn_activations_q15.c
@@ -0,0 +1,101 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_nn_activations_q15.c
+ * Description:  Q15 neural network activation function using direct table look-up
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup Acti
+ * @{
+ */
+
+  /**
+   * @brief Q15 neural network activation function using direct table look-up
+   * @param[in,out]   data        pointer to input
+   * @param[in]       size        number of elements
+   * @param[in]       int_width   bit-width of the integer part, assume to be smaller than 3
+   * @param[in]       type        type of activation functions
+   * @return none.
+   *
+   * @details
+   * 
+   * This is the direct table look-up approach.
+   *
+   * Assume here the integer part of the fixed-point is <= 3.
+   * More than 3 just not making much sense, makes no difference with
+   * saturation followed by any of these activation functions. 
+   */
+
+void arm_nn_activations_direct_q15(q15_t * data, uint16_t size, uint16_t int_width, arm_nn_activation_type type)
+{
+    uint16_t  i = size;
+    q15_t    *pIn = data;
+    q15_t    *pOut = data;
+    uint16_t  shift_size = 8 + 3 - int_width;
+    uint32_t  bit_mask = 0x7FF >> int_width;
+    uint32_t  full_frac = bit_mask + 1;
+    const q15_t *lookup_table;
+
+    switch (type)
+    {
+    case ARM_SIGMOID:
+        lookup_table = sigmoidTable_q15;
+        break;
+    case ARM_TANH:
+    default:
+        lookup_table = tanhTable_q15;
+        break;
+    }
+
+    while (i)
+    {
+        q15_t     out;
+        q15_t     in = *pIn++;
+        q15_t     frac = (uint32_t) in & bit_mask;
+        q15_t     value = lookup_table[__USAT(in >> shift_size, 8)];
+        q15_t     value2 = lookup_table[__USAT(1 + (in >> shift_size), 8)];
+
+        /* doing the interpolation here for better accuracy */
+        out = ((q31_t) (full_frac - frac) * value + (q31_t) value2 * frac) >> shift_size;
+
+        *pOut++ = out;
+        i--;
+    }
+
+}
+
+/**
+ * @} end of Acti group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ActivationFunctions/arm_nn_activations_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ActivationFunctions/arm_nn_activations_q7.c
new file mode 100644
index 0000000..1ca429f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ActivationFunctions/arm_nn_activations_q7.c
@@ -0,0 +1,91 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_nn_activations_q7.c
+ * Description:  Q7 neural network activation function using direct table look-up
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup Acti
+ * @{
+ */
+
+  /**
+   * @brief Q7 neural network activation function using direct table look-up
+   * @param[in,out]   data        pointer to input
+   * @param[in]       size        number of elements
+   * @param[in]       int_width   bit-width of the integer part, assume to be smaller than 3
+   * @param[in]       type        type of activation functions
+   * @return none.
+   *
+   * @details
+   * 
+   * This is the direct table look-up approach.
+   *
+   * Assume here the integer part of the fixed-point is <= 3.
+   * More than 3 just not making much sense, makes no difference with
+   * saturation followed by any of these activation functions. 
+   */
+
+void arm_nn_activations_direct_q7(q7_t * data, uint16_t size, uint16_t int_width, arm_nn_activation_type type)
+{
+    uint16_t  i = size;
+    q7_t     *pIn = data;
+    q7_t     *pOut = data;
+    q7_t      in;
+    q7_t      out;
+    uint16_t  shift_size = 3 - int_width;
+    const q7_t *lookup_table;
+    switch (type)
+    {
+    case ARM_SIGMOID:
+        lookup_table = sigmoidTable_q7;
+        break;
+    case ARM_TANH:
+    default:
+        lookup_table = tanhTable_q7;
+        break;
+    }
+    while (i)
+    {
+        in = *pIn++;
+        out = lookup_table[(uint8_t) (in >> shift_size)];
+        *pOut++ = out;
+        i--;
+    }
+}
+
+/**
+ * @} end of Acti group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ActivationFunctions/arm_relu_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ActivationFunctions/arm_relu_q15.c
new file mode 100644
index 0000000..571d51c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ActivationFunctions/arm_relu_q15.c
@@ -0,0 +1,106 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_relu_q15.c
+ * Description:  Q15 version of ReLU
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup Acti
+ * @{
+ */
+
+  /**
+   * @brief Q15 RELU function
+   * @param[in,out]   data        pointer to input
+   * @param[in]       size        number of elements
+   * @return none.
+   * 
+   * @details
+   *
+   * Optimized relu with QSUB instructions.
+   *
+   */
+
+void arm_relu_q15(q15_t * data, uint16_t size)
+{
+
+#if defined (ARM_MATH_DSP)
+    /* Run the following code for Cortex-M4 and Cortex-M7 */
+
+    uint16_t  i = size >> 1;
+    q15_t    *pIn = data;
+    q15_t    *pOut = data;
+    q31_t     in;
+    q31_t     buf;
+    q31_t     mask;
+
+    while (i)
+    {
+        in = *__SIMD32(pIn)++;
+
+        /* extract the first bit */
+        buf = __ROR(in & 0x80008000, 15);
+
+        /* if MSB=1, mask will be 0xFF, 0x0 otherwise */
+        mask = __QSUB16(0x00000000, buf);
+
+        *__SIMD32(pOut)++ = in & (~mask);
+        i--;
+    }
+
+    if (size & 0x1)
+    {
+        if (*pIn < 0)
+        {
+            *pIn = 0;
+        }
+        pIn++;
+    }
+#else
+    /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
+    uint16_t  i;
+
+    for (i = 0; i < size; i++)
+    {
+        if (data[i] < 0)
+            data[i] = 0;
+    }
+
+#endif                          /* ARM_MATH_DSP */
+
+}
+
+/**
+ * @} end of Acti group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ActivationFunctions/arm_relu_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ActivationFunctions/arm_relu_q7.c
new file mode 100644
index 0000000..013325c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ActivationFunctions/arm_relu_q7.c
@@ -0,0 +1,110 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_relu_q7.c
+ * Description:  Q7 version of ReLU
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup Acti
+ * @{
+ */
+
+  /**
+   * @brief Q7 RELU function
+   * @param[in,out]   data        pointer to input
+   * @param[in]       size        number of elements
+   * @return none.
+   * 
+   * @details
+   *
+   * Optimized relu with QSUB instructions.
+   *
+   */
+
+void arm_relu_q7(q7_t * data, uint16_t size)
+{
+
+#if defined (ARM_MATH_DSP)
+    /* Run the following code for Cortex-M4 and Cortex-M7 */
+
+    uint16_t  i = size >> 2;
+    q7_t     *pIn = data;
+    q7_t     *pOut = data;
+    q31_t     in;
+    q31_t     buf;
+    q31_t     mask;
+
+    while (i)
+    {
+        in = *__SIMD32(pIn)++;
+
+        /* extract the first bit */
+        buf = __ROR(in & 0x80808080, 7);
+
+        /* if MSB=1, mask will be 0xFF, 0x0 otherwise */
+        mask = __QSUB8(0x00000000, buf);
+
+        *__SIMD32(pOut)++ = in & (~mask);
+        i--;
+    }
+
+    i = size & 0x3;
+    while (i)
+    {
+        if (*pIn < 0)
+        {
+            *pIn = 0;
+        }
+        pIn++;
+        i--;
+    }
+
+#else
+    /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
+
+    uint16_t  i;
+
+    for (i = 0; i < size; i++)
+    {
+        if (data[i] < 0)
+            data[i] = 0;
+    }
+
+#endif                          /* ARM_MATH_DSP */
+
+}
+
+/**
+ * @} end of Acti group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_1x1_HWC_q7_fast_nonsquare.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_1x1_HWC_q7_fast_nonsquare.c
new file mode 100644
index 0000000..2f4133c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_1x1_HWC_q7_fast_nonsquare.c
@@ -0,0 +1,235 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_convolve_1x1_HWC_q7_fast_nonsquare.c
+ * Description:  Fast Q7 version of 1x1 convolution (non-square shape)
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup NNConv
+ * @{
+ */
+
+/**
+ * @brief Fast Q7 version of 1x1 convolution (non-sqaure shape)
+ * @param[in]       Im_in        pointer to input tensor
+ * @param[in]       dim_im_in_x  input tensor dimention x
+ * @param[in]       dim_im_in_y  input tensor dimention y
+ * @param[in]       ch_im_in     number of input tensor channels
+ * @param[in]       wt           pointer to kernel weights
+ * @param[in]       ch_im_out    number of filters, i.e., output tensor channels
+ * @param[in]       dim_kernel_x filter kernel size x
+ * @param[in]       dim_kernel_y filter kernel size y
+ * @param[in]       padding_x    padding size x
+ * @param[in]       padding_y    padding size y
+ * @param[in]       stride_x     convolution stride x
+ * @param[in]       stride_y     convolution stride y
+ * @param[in]       bias         pointer to bias
+ * @param[in]       bias_shift   amount of left-shift for bias
+ * @param[in]       out_shift    amount of right-shift for output
+ * @param[in,out]   Im_out       pointer to output tensor
+ * @param[in]       dim_im_out_x output tensor dimension x
+ * @param[in]       dim_im_out_y output tensor dimension y
+ * @param[in,out]   bufferA      pointer to buffer space for input 
+ * @param[in,out]   bufferB      pointer to buffer space for output
+ * @return     The function returns either
+ * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+ *
+ * This function is optimized for convolution with 1x1 kernel size (i.e., dim_kernel_x=1
+ * and dim_kernel_y=1). It can be used for the second half of MobileNets [1] after depthwise 
+ * separable convolution.
+ *
+ * This function is the version with full list of optimization tricks, but with
+ * some contraints:
+ *   ch_im_in is multiple of 4
+ *   ch_im_out is multiple of 2
+ *
+ * [1] MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applications
+ * https://arxiv.org/abs/1704.04861
+ */
+
+arm_status arm_convolve_1x1_HWC_q7_fast_nonsquare(const q7_t * Im_in,
+                                                  const uint16_t dim_im_in_x,
+                                                  const uint16_t dim_im_in_y,
+                                                  const uint16_t ch_im_in,
+                                                  const q7_t * wt,
+                                                  const uint16_t ch_im_out,
+                                                  const uint16_t dim_kernel_x,
+                                                  const uint16_t dim_kernel_y,
+                                                  const uint16_t padding_x,
+                                                  const uint16_t padding_y,
+                                                  const uint16_t stride_x,
+                                                  const uint16_t stride_y,
+                                                  const q7_t * bias,
+                                                  const uint16_t bias_shift,
+                                                  const uint16_t out_shift,
+                                                  q7_t * Im_out,
+                                                  const uint16_t dim_im_out_x,
+                                                  const uint16_t dim_im_out_y, 
+                                                  q15_t * bufferA, 
+                                                  q7_t * bufferB)
+{
+
+#if defined (ARM_MATH_DSP)
+    /* Run the following code for Cortex-M4 and Cortex-M7 */
+
+    int16_t   i_out_y, i_out_x;
+    int16_t   i_ch_out;
+
+    /* -----------------------
+     *  Here we use bufferA as q15_t internally as computation are done with q15_t level
+     *  im2col are done to output in q15_t format from q7_t input
+     */
+
+    q15_t    *pBuffer = bufferA;
+    q7_t     *pOut = Im_out;
+
+    if (ch_im_in % 4 != 0 || ch_im_out % 2 != 0 || dim_kernel_x != 1 || dim_kernel_y != 1
+        || padding_x != 0 || padding_y != 0 || stride_x != 1 || stride_y != 1)
+    {
+        /* check if the input dimension meets the constraints */
+        return ARM_MATH_SIZE_MISMATCH;
+    }
+
+    for (i_out_y = 0; i_out_y < dim_im_out_y; i_out_y++)
+    {
+        for (i_out_x = 0; i_out_x < dim_im_out_x; i_out_x++)
+        {
+            /* This part implements the im2col function */
+            arm_q7_to_q15_reordered_no_shift((q7_t *) Im_in + (i_out_y * dim_im_in_x + i_out_x) * ch_im_in, pBuffer,
+                                             ch_im_in);
+            pBuffer += ch_im_in;
+
+            if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel_x * dim_kernel_y)
+            {
+                pOut =
+                    arm_nn_mat_mult_kernel_q7_q15_reordered(wt, bufferA, ch_im_out, ch_im_in, bias_shift, out_shift, bias, pOut);
+                /* counter reset */
+                pBuffer = bufferA;
+            }
+        }
+    }
+
+    /* check if there is left-over for compute */
+    if (pBuffer != bufferA)
+    {
+        const q7_t *pA = wt;
+        for (i_ch_out = 0; i_ch_out < ch_im_out; i_ch_out++)
+        {
+            q31_t     sum = ((q31_t)(bias[i_ch_out]) << bias_shift) + NN_ROUND(out_shift);
+            q15_t    *pB = bufferA;
+            /* basically each time it process 4 entries */
+            uint16_t  colCnt = ch_im_in * dim_kernel_x * dim_kernel_y >> 2;
+
+            while (colCnt)
+            {
+
+                q31_t     inA1, inA2;
+                q31_t     inB1, inB2;
+
+                pA = (const q7_t *)read_and_pad_reordered((void *)pA, &inA1, &inA2);
+
+                inB1 = *__SIMD32(pB)++;
+                sum = __SMLAD(inA1, inB1, sum);
+                inB2 = *__SIMD32(pB)++;
+                sum = __SMLAD(inA2, inB2, sum);
+
+                colCnt--;
+            }
+            colCnt = ch_im_in * dim_kernel_y * dim_kernel_x & 0x3;
+            while (colCnt)
+            {
+                q7_t      inA1 = *pA++;
+                q15_t     inB1 = *pB++;
+                sum += inA1 * inB1;
+                colCnt--;
+            }
+            *pOut = (q7_t) __SSAT((sum >> out_shift), 8);
+            pOut++;
+
+        }
+
+    }
+
+#else
+    /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
+		
+    int       i, j, k, l, m, n;
+    int       conv_out;
+    int       in_row, in_col;
+
+    if (ch_im_in % 4 != 0 || ch_im_out % 2 != 0 || dim_kernel_x != 1 || dim_kernel_y != 1
+        || padding_x != 0 || padding_y != 0 || stride_x != 1 || stride_y != 1)
+    {
+        /* check if the input dimension meets the constraints */
+        return ARM_MATH_SIZE_MISMATCH;
+    }
+
+    for (i = 0; i < ch_im_out; i++)
+    {
+        for (j = 0; j < dim_im_out_y; j++)
+        {
+            for (k = 0; k < dim_im_out_x; k++)
+            {
+                conv_out = ((q31_t)(bias[i]) << bias_shift) + NN_ROUND(out_shift);
+                for (m = 0; m < dim_kernel_y; m++)
+                {
+                    for (n = 0; n < dim_kernel_x; n++)
+                    {
+                        // if-for implementation
+                        in_row = stride_y * j + m - padding_y;
+                        in_col = stride_x * k + n - padding_x;
+                        if (in_row >= 0 && in_col >= 0 && in_row < dim_im_in_y && in_col < dim_im_in_x)
+                        {
+                            for (l = 0; l < ch_im_in; l++)
+                            {
+                                conv_out += Im_in[(in_row * dim_im_in_x + in_col) * ch_im_in + l] *
+                                    wt[i * ch_im_in * dim_kernel_y * dim_kernel_x + (m * dim_kernel_y + n) * ch_im_in + l];
+                            }
+                        }
+                    }
+                }
+                Im_out[i + (j * dim_im_out_x + k) * ch_im_out] = (q7_t) __SSAT((conv_out >> out_shift), 8);
+            }
+        }
+    }
+
+#endif                          /* ARM_MATH_DSP */
+
+    /* Return to application */
+    return ARM_MATH_SUCCESS;
+}
+
+/**
+ * @} end of NNConv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q15_basic.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q15_basic.c
new file mode 100644
index 0000000..00b5aa5
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q15_basic.c
@@ -0,0 +1,207 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_convolve_HWC_q15_basic.c
+ * Description:  Q15 version of convolution
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup NNConv
+ * @{
+ */
+
+  /**
+   * @brief Basic Q15 convolution function
+   * @param[in]       Im_in       pointer to input tensor
+   * @param[in]       dim_im_in   input tensor dimention
+   * @param[in]       ch_im_in    number of input tensor channels
+   * @param[in]       wt          pointer to kernel weights
+   * @param[in]       ch_im_out   number of filters, i.e., output tensor channels
+   * @param[in]       dim_kernel  filter kernel size
+   * @param[in]       padding     padding sizes
+   * @param[in]       stride      convolution stride
+   * @param[in]       bias        pointer to bias
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in,out]   Im_out      pointer to output tensor
+   * @param[in]       dim_im_out  output tensor dimension
+   * @param[in,out]   bufferA     pointer to buffer space for input
+   * @param[in,out]   bufferB     pointer to buffer space for output
+   * @return     The function returns <code>ARM_MATH_SUCCESS</code> 
+   *
+   * @details
+   *
+   * <b>Buffer size:</b>
+   *
+   * bufferA size: ch_im_in*dim_kernel*dim_kernel
+   *
+   * bufferB size: 0
+   *
+   * This basic version is designed to work for any input tensor and weight
+   * dimension. 
+   */
+
+arm_status
+arm_convolve_HWC_q15_basic(const q15_t * Im_in,
+                           const uint16_t dim_im_in,
+                           const uint16_t ch_im_in,
+                           const q15_t * wt,
+                           const uint16_t ch_im_out,
+                           const uint16_t dim_kernel,
+                           const uint16_t padding,
+                           const uint16_t stride,
+                           const q15_t * bias,
+                           const uint16_t bias_shift,
+                           const uint16_t out_shift,
+                           q15_t * Im_out, 
+                           const uint16_t dim_im_out, 
+                           q15_t * bufferA, 
+                           q7_t * bufferB)
+{
+
+#if defined (ARM_MATH_DSP)
+    /* Run the following code for Cortex-M4 and Cortex-M7 */
+
+    int16_t   i_out_y, i_out_x, i_ker_y, i_ker_x;
+
+    uint16_t  im2col_out_pixel_index = 0;
+    q15_t    *pBuffer = bufferA;
+    q15_t    *pOut = Im_out;
+    q15_t    *im_buffer = bufferA;
+    const q15_t *pA;
+    int       i;
+
+    /* This part implements the im2col function */
+    for (i_out_y = 0; i_out_y < dim_im_out; i_out_y++)
+    {
+        for (i_out_x = 0; i_out_x < dim_im_out; i_out_x++)
+        {
+            for (i_ker_y = i_out_y * stride - padding; i_ker_y < i_out_y * stride - padding + dim_kernel; i_ker_y++)
+            {
+                for (i_ker_x = i_out_x * stride - padding; i_ker_x < i_out_x * stride - padding + dim_kernel; i_ker_x++)
+                {
+                    if (i_ker_y < 0 || i_ker_y >= dim_im_in || i_ker_x < 0 || i_ker_x >= dim_im_in)
+                    {
+                        /* Filling 0 for out-of-bound paddings */
+                        /* arm_fill_q15(0, pBuffer, ch_im_in); */
+                        memset(pBuffer, 0, sizeof(q15_t)*ch_im_in);
+                    } else
+                    {
+                        /* arm_copy_q15((q15_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, ch_im_in); */
+                        memcpy(pBuffer, (q15_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, sizeof(q15_t)*ch_im_in);
+                    }
+                    pBuffer += ch_im_in;
+                }
+            }
+
+            pA = wt;
+            for (i = 0; i < ch_im_out; i++)
+            {
+                q31_t     sum = ((q31_t)bias[i] << bias_shift) + NN_ROUND(out_shift);
+                q15_t    *pB = im_buffer;
+                uint16_t  colCnt = ch_im_in * dim_kernel * dim_kernel >> 2;
+                while (colCnt)
+                {
+                    q31_t     inA1 = *__SIMD32(pA)++;
+                    q31_t     inB1 = *__SIMD32(pB)++;
+                    q31_t     inA2 = *__SIMD32(pA)++;
+                    q31_t     inB2 = *__SIMD32(pB)++;
+
+                    sum = __SMLAD(inA1, inB1, sum);
+                    sum = __SMLAD(inA2, inB2, sum);
+
+                    colCnt--;
+                }
+                colCnt = ch_im_in * dim_kernel * dim_kernel & 0x3;
+                while (colCnt)
+                {
+                    q15_t     inA1 = *pA++;
+                    q15_t     inB1 = *pB++;
+                    sum += inA1 * inB1;
+                    colCnt--;
+                }
+                *pOut = (q15_t) __SSAT((sum >> out_shift), 16);
+                pOut++;
+            }
+
+            /* counter reset */
+            pBuffer = im_buffer;
+            im2col_out_pixel_index++;
+        }
+    }
+
+#else
+    /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
+    uint16_t  i, j, k, l, m, n;
+    int       conv_out;
+    signed char in_row, in_col;
+
+    for (i = 0; i < ch_im_out; i++)
+    {
+        for (j = 0; j < dim_im_out; j++)
+        {
+            for (k = 0; k < dim_im_out; k++)
+            {
+                conv_out = ((q31_t)bias[i] << bias_shift) + NN_ROUND(out_shift);
+                for (m = 0; m < dim_kernel; m++)
+                {
+                    for (n = 0; n < dim_kernel; n++)
+                    {
+                        in_row = stride * j + m - padding;
+                        in_col = stride * k + n - padding;
+                        if (in_row >= 0 && in_col >= 0 && in_row < dim_im_in && in_col < dim_im_in)
+                        {
+                            for (l = 0; l < ch_im_in; l++)
+                            {
+                                conv_out +=
+                                    Im_in[(in_row * dim_im_in + in_col) * ch_im_in +
+                                          l] * wt[i * ch_im_in * dim_kernel * dim_kernel + (m * dim_kernel +
+                                                                                            n) * ch_im_in + l];
+                            }
+                        }
+                    }
+                }
+                Im_out[i + (j * dim_im_out + k) * ch_im_out] = (q15_t) __SSAT((conv_out >> out_shift), 16);
+            }
+        }
+    }
+
+#endif                          /* ARM_MATH_DSP */
+
+    /* Return to application */
+    return ARM_MATH_SUCCESS;
+}
+
+/**
+ * @} end of NNConv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q15_fast.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q15_fast.c
new file mode 100644
index 0000000..c9873c1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q15_fast.c
@@ -0,0 +1,255 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_convolve_HWC_q15_fast.c
+ * Description:  Fast Q15 version of convolution
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup NNConv
+ * @{
+ */
+
+  /**
+   * @brief Fast Q15 convolution function
+   * @param[in]       Im_in       pointer to input tensor
+   * @param[in]       dim_im_in   input tensor dimention
+   * @param[in]       ch_im_in    number of input tensor channels
+   * @param[in]       wt          pointer to kernel weights
+   * @param[in]       ch_im_out   number of filters, i.e., output tensor channels
+   * @param[in]       dim_kernel  filter kernel size
+   * @param[in]       padding     padding sizes
+   * @param[in]       stride      convolution stride
+   * @param[in]       bias        pointer to bias
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in,out]   Im_out      pointer to output tensor
+   * @param[in]       dim_im_out  output tensor dimension
+   * @param[in,out]   bufferA     pointer to buffer space for input 
+   * @param[in,out]   bufferB     pointer to buffer space for output
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   *
+   * @details
+   *
+   * <b>Buffer size:</b>
+   *
+   * bufferA size: 2*ch_im_in*dim_kernel*dim_kernel
+   *
+   * bufferB size: 0
+   *
+   * <b>Input dimension constraints:</b>
+   *
+   * ch_im_in is multiple of 2 
+   *
+   * ch_im_out is multipe of 2
+   *
+   */
+
+arm_status
+arm_convolve_HWC_q15_fast(const q15_t * Im_in,
+                          const uint16_t dim_im_in,
+                          const uint16_t ch_im_in,
+                          const q15_t * wt,
+                          const uint16_t ch_im_out,
+                          const uint16_t dim_kernel,
+                          const uint16_t padding,
+                          const uint16_t stride,
+                          const q15_t * bias,
+                          const uint16_t bias_shift,
+                          const uint16_t out_shift,
+                          q15_t * Im_out, 
+                          const uint16_t dim_im_out, 
+                          q15_t * bufferA, 
+                          q7_t * bufferB)
+{
+
+#if defined (ARM_MATH_DSP)
+    int16_t   i_out_y, i_out_x, i_ker_y, i_ker_x;
+
+    q15_t    *pBuffer = bufferA;
+    q15_t    *im_buffer = bufferA;
+    q15_t    *pOut = Im_out;
+
+    if (ch_im_in % 2 != 0 || ch_im_out % 2 != 0)
+    {
+        /* check if the input dimension meets the constraints */
+        return ARM_MATH_SIZE_MISMATCH;
+    }
+
+    /* Run the following code for Cortex-M4 and Cortex-M7 */
+
+    /* This part implements the im2col function */
+    for (i_out_y = 0; i_out_y < dim_im_out; i_out_y++)
+    {
+        for (i_out_x = 0; i_out_x < dim_im_out; i_out_x++)
+        {
+            for (i_ker_y = i_out_y * stride - padding; i_ker_y < i_out_y * stride - padding + dim_kernel; i_ker_y++)
+            {
+                for (i_ker_x = i_out_x * stride - padding; i_ker_x < i_out_x * stride - padding + dim_kernel; i_ker_x++)
+                {
+                    if (i_ker_y < 0 || i_ker_y >= dim_im_in || i_ker_x < 0 || i_ker_x >= dim_im_in)
+                    {
+                        /* arm_fill_q15(0, pBuffer, ch_im_in); */
+                        memset(pBuffer, 0, sizeof(q15_t)*ch_im_in);
+                    } else
+                    {
+                        /* arm_copy_q15((q15_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, ch_im_in); */
+                        memcpy(pBuffer, (q15_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, sizeof(q15_t)*ch_im_in);
+                    }
+                    pBuffer += ch_im_in;
+                }
+            }
+
+            if (i_out_x & 0x1)
+            {
+                int       i;
+                /* initialize the matrix pointers for A */
+                const q15_t *pA = wt;
+
+                /* set up the second output pointers */
+                q15_t    *pOut2 = pOut + ch_im_out;
+
+                /* this loop over rows in A */
+                for (i = 0; i < ch_im_out; i += 2)
+                {
+                    /* setup pointers for B */
+                    q15_t    *pB = im_buffer;
+                    const q15_t *pB2 = pB + ch_im_in * dim_kernel * dim_kernel;
+
+                    /* aling the second pointer for A */
+                    const q15_t *pA2 = pA + ch_im_in * dim_kernel * dim_kernel;
+
+                    /* init the sum with bias */
+                    q31_t     sum =  ((q31_t)bias[i] << bias_shift) + NN_ROUND(out_shift);
+                    q31_t     sum2 = ((q31_t)bias[i] << bias_shift) + NN_ROUND(out_shift);
+                    q31_t     sum3 = ((q31_t)bias[i + 1] << bias_shift) + NN_ROUND(out_shift);
+                    q31_t     sum4 = ((q31_t)bias[i + 1] << bias_shift) + NN_ROUND(out_shift);
+
+                    uint16_t  colCnt = ch_im_in * dim_kernel * dim_kernel >> 1;
+                    /* accumulate over the vector */
+                    while (colCnt)
+                    {
+                        q31_t     inA1 = *__SIMD32(pA)++;
+                        q31_t     inB1 = *__SIMD32(pB)++;
+                        q31_t     inA2 = *__SIMD32(pA2)++;
+                        q31_t     inB2 = *__SIMD32(pB2)++;
+
+                        sum = __SMLAD(inA1, inB1, sum);
+                        sum2 = __SMLAD(inA1, inB2, sum2);
+                        sum3 = __SMLAD(inA2, inB1, sum3);
+                        sum4 = __SMLAD(inA2, inB2, sum4);
+
+                        colCnt--;
+                    }           /* while over colCnt */
+                    colCnt = ch_im_in * dim_kernel * dim_kernel & 0x1;
+                    while (colCnt)
+                    {
+                        q15_t     inA1 = *pA++;
+                        q15_t     inB1 = *pB++;
+                        q15_t     inA2 = *pA2++;
+                        q15_t     inB2 = *pB2++;
+
+                        sum += inA1 * inB1;
+                        sum2 += inA1 * inB2;
+                        sum3 += inA2 * inB1;
+                        sum4 += inA2 * inB2;
+                        colCnt--;
+                    }           /* while over colCnt */
+                    *pOut++ = (q15_t) __SSAT(sum >> out_shift, 16);
+                    *pOut++ = (q15_t) __SSAT(sum3 >> out_shift, 16);
+                    *pOut2++ = (q15_t) __SSAT(sum2 >> out_shift, 16);
+                    *pOut2++ = (q15_t) __SSAT(sum4 >> out_shift, 16);
+
+                    /* skip the row computed with A2 */
+                    pA += ch_im_in * dim_kernel * dim_kernel;
+                }               /* for over ch_im_out */
+
+                pOut += ch_im_out;
+                /* counter reset */
+                pBuffer = im_buffer;
+            }
+        }
+    }
+
+#else
+    /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
+    uint16_t  i, j, k, l, m, n;
+    int       conv_out;
+    signed char in_row, in_col;
+
+    if (ch_im_in % 2 != 0 || ch_im_out % 2 != 0)
+    {
+        /* check if the input dimension meets the constraints */
+        return ARM_MATH_SIZE_MISMATCH;
+    }
+
+    for (i = 0; i < ch_im_out; i++)
+    {
+        for (j = 0; j < dim_im_out; j++)
+        {
+            for (k = 0; k < dim_im_out; k++)
+            {
+                conv_out = ((q31_t)bias[i] << bias_shift) + NN_ROUND(out_shift);
+                for (m = 0; m < dim_kernel; m++)
+                {
+                    for (n = 0; n < dim_kernel; n++)
+                    {
+                        in_row = stride * j + m - padding;
+                        in_col = stride * k + n - padding;
+                        if (in_row >= 0 && in_col >= 0 && in_row < dim_im_in && in_col < dim_im_in)
+                        {
+                            for (l = 0; l < ch_im_in; l++)
+                            {
+                                conv_out +=
+                                    Im_in[(in_row * dim_im_in + in_col) * ch_im_in +
+                                          l] * wt[i * ch_im_in * dim_kernel * dim_kernel + (m * dim_kernel +
+                                                                                            n) * ch_im_in + l];
+                            }
+                        }
+                    }
+                }
+                Im_out[i + (j * dim_im_out + k) * ch_im_out] = (q15_t) __SSAT((conv_out >> out_shift), 16);
+            }
+        }
+    }
+
+#endif                          /* ARM_MATH_DSP */
+
+    /* Return to application */
+    return ARM_MATH_SUCCESS;
+}
+
+/**
+ * @} end of NNConv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q15_fast_nonsquare.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q15_fast_nonsquare.c
new file mode 100644
index 0000000..0274202
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q15_fast_nonsquare.c
@@ -0,0 +1,265 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_convolve_HWC_q15_fast.c
+ * Description:  Fast Q15 version of convolution
+ *
+ * $Date:        24. May 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup NNConv
+ * @{
+ */
+
+  /**
+   * @brief Fast Q15 convolution function (non-sqaure shape)
+   * @param[in]       Im_in        pointer to input tensor
+   * @param[in]       dim_im_in_x  input tensor dimention x
+   * @param[in]       dim_im_in_y  input tensor dimention y
+   * @param[in]       ch_im_in     number of input tensor channels
+   * @param[in]       wt           pointer to kernel weights
+   * @param[in]       ch_im_out    number of filters, i.e., output tensor channels
+   * @param[in]       dim_kernel_x filter kernel size x
+   * @param[in]       dim_kernel_y filter kernel size y
+   * @param[in]       padding_x    padding size x
+   * @param[in]       padding_y    padding size y
+   * @param[in]       stride_x     convolution stride x
+   * @param[in]       stride_y     convolution stride y
+   * @param[in]       bias         pointer to bias
+   * @param[in]       bias_shift   amount of left-shift for bias
+   * @param[in]       out_shift    amount of right-shift for output
+   * @param[in,out]   Im_out       pointer to output tensor
+   * @param[in]       dim_im_out_x output tensor dimension x
+   * @param[in]       dim_im_out_y output tensor dimension y
+   * @param[in,out]   bufferA      pointer to buffer space for input 
+   * @param[in,out]   bufferB      pointer to buffer space for output
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   *
+   * @details
+   *
+   * <b>Buffer size:</b>
+   *
+   * bufferA size: 2*ch_im_in*dim_kernel*dim_kernel
+   *
+   * bufferB size: 0
+   *
+   * <b>Input dimension constraints:</b>
+   *
+   * ch_im_in is multiple of 2 
+   *
+   * ch_im_out is multipe of 2
+   *
+   */
+
+arm_status
+arm_convolve_HWC_q15_fast_nonsquare(const q15_t * Im_in,
+                                    const uint16_t dim_im_in_x,
+                                    const uint16_t dim_im_in_y,
+                                    const uint16_t ch_im_in,
+                                    const q15_t * wt,
+                                    const uint16_t ch_im_out,
+                                    const uint16_t dim_kernel_x,
+                                    const uint16_t dim_kernel_y,
+                                    const uint16_t padding_x,
+                                    const uint16_t padding_y,
+                                    const uint16_t stride_x,
+                                    const uint16_t stride_y,
+                                    const q15_t * bias,
+                                    const uint16_t bias_shift,
+                                    const uint16_t out_shift,
+                                    q15_t * Im_out,
+                                    const uint16_t dim_im_out_x,
+                                    const uint16_t dim_im_out_y, 
+                                    q15_t * bufferA, 
+                                    q7_t * bufferB)
+{
+
+#if defined (ARM_MATH_DSP)
+    int16_t   i_out_y, i_out_x, i_ker_y, i_ker_x;
+
+    q15_t    *pBuffer = bufferA;
+    q15_t    *im_buffer = bufferA;
+    q15_t    *pOut = Im_out;
+
+    if (ch_im_in % 2 != 0 || ch_im_out % 2 != 0)
+    {
+        /* check if the input dimension meets the constraints */
+        return ARM_MATH_SIZE_MISMATCH;
+    }
+
+    /* Run the following code for Cortex-M4 and Cortex-M7 */
+
+    /* This part implements the im2col function */
+    for (i_out_y = 0; i_out_y < dim_im_out_y; i_out_y++)
+    {
+        for (i_out_x = 0; i_out_x < dim_im_out_x; i_out_x++)
+        {
+            for (i_ker_y = i_out_y * stride_y - padding_y; i_ker_y < i_out_y * stride_y - padding_y + dim_kernel_y; i_ker_y++)
+            {
+                for (i_ker_x = i_out_x * stride_x - padding_x; i_ker_x < i_out_x * stride_x - padding_x + dim_kernel_x; i_ker_x++)
+                {
+                    if (i_ker_y < 0 || i_ker_y >= dim_im_in_y || i_ker_x < 0 || i_ker_x >= dim_im_in_x)
+                    {
+                        /* arm_fill_q15(0, pBuffer, ch_im_in); */
+                        memset(pBuffer, 0, sizeof(q15_t)*ch_im_in);
+                    } else
+                    {
+                        /* arm_copy_q15((q15_t *) Im_in + (i_ker_y * dim_im_in_x + i_ker_x) * ch_im_in, pBuffer, ch_im_in); */
+                        memcpy(pBuffer, (q15_t *) Im_in + (i_ker_y * dim_im_in_x + i_ker_x) * ch_im_in, sizeof(q15_t)*ch_im_in);
+                    }
+                    pBuffer += ch_im_in;
+                }
+            }
+
+            if (i_out_x & 0x1)
+            {
+                int       i;
+                /* initialize the matrix pointers for A */
+                const q15_t *pA = wt;
+
+                /* set up the second output pointers */
+                q15_t    *pOut2 = pOut + ch_im_out;
+
+                /* this loop over rows in A */
+                for (i = 0; i < ch_im_out; i += 2)
+                {
+                    /* setup pointers for B */
+                    q15_t    *pB = im_buffer;
+                    const q15_t *pB2 = pB + ch_im_in * dim_kernel_y * dim_kernel_x;
+
+                    /* aling the second pointer for A */
+                    const q15_t *pA2 = pA + ch_im_in * dim_kernel_y * dim_kernel_x;
+
+                    /* init the sum with bias */
+                    q31_t     sum =  ((q31_t)bias[i] << bias_shift) + NN_ROUND(out_shift);
+                    q31_t     sum2 = ((q31_t)bias[i] << bias_shift) + NN_ROUND(out_shift);
+                    q31_t     sum3 = ((q31_t)bias[i + 1] << bias_shift) + NN_ROUND(out_shift);
+                    q31_t     sum4 = ((q31_t)bias[i + 1] << bias_shift) + NN_ROUND(out_shift);
+
+                    uint16_t  colCnt = ch_im_in * dim_kernel_y * dim_kernel_x >> 1;
+                    /* accumulate over the vector */
+                    while (colCnt)
+                    {
+                        q31_t     inA1 = *__SIMD32(pA)++;
+                        q31_t     inB1 = *__SIMD32(pB)++;
+                        q31_t     inA2 = *__SIMD32(pA2)++;
+                        q31_t     inB2 = *__SIMD32(pB2)++;
+
+                        sum = __SMLAD(inA1, inB1, sum);
+                        sum2 = __SMLAD(inA1, inB2, sum2);
+                        sum3 = __SMLAD(inA2, inB1, sum3);
+                        sum4 = __SMLAD(inA2, inB2, sum4);
+
+                        colCnt--;
+                    }           /* while over colCnt */
+                    colCnt = ch_im_in * dim_kernel_y * dim_kernel_x & 0x1;
+                    while (colCnt)
+                    {
+                        q15_t     inA1 = *pA++;
+                        q15_t     inB1 = *pB++;
+                        q15_t     inA2 = *pA2++;
+                        q15_t     inB2 = *pB2++;
+
+                        sum += inA1 * inB1;
+                        sum2 += inA1 * inB2;
+                        sum3 += inA2 * inB1;
+                        sum4 += inA2 * inB2;
+                        colCnt--;
+                    }           /* while over colCnt */
+                    *pOut++ = (q15_t) __SSAT(sum >> out_shift, 16);
+                    *pOut++ = (q15_t) __SSAT(sum3 >> out_shift, 16);
+                    *pOut2++ = (q15_t) __SSAT(sum2 >> out_shift, 16);
+                    *pOut2++ = (q15_t) __SSAT(sum4 >> out_shift, 16);
+
+                    /* skip the row computed with A2 */
+                    pA += ch_im_in * dim_kernel_y * dim_kernel_x;
+                }               /* for over ch_im_out */
+
+                pOut += ch_im_out;
+                /* counter reset */
+                pBuffer = im_buffer;
+            }
+        }
+    }
+
+#else
+    /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
+    uint16_t  i, j, k, l, m, n;
+    int       conv_out;
+    signed char in_row, in_col;
+
+    if (ch_im_in % 2 != 0 || ch_im_out % 2 != 0)
+    {
+        /* check if the input dimension meets the constraints */
+        return ARM_MATH_SIZE_MISMATCH;
+    }
+
+    for (i = 0; i < ch_im_out; i++)
+    {
+        for (j = 0; j < dim_im_out_y; j++)
+        {
+            for (k = 0; k < dim_im_out_x; k++)
+            {
+                conv_out = ((q31_t)bias[i] << bias_shift) + NN_ROUND(out_shift);
+                for (m = 0; m < dim_kernel_y; m++)
+                {
+                    for (n = 0; n < dim_kernel_x; n++)
+                    {
+                        in_row = stride_y * j + m - padding_y;
+                        in_col = stride_x * k + n - padding_x;
+                        if (in_row >= 0 && in_col >= 0 && in_row < dim_im_in_y && in_col < dim_im_in_x)
+                        {
+                            for (l = 0; l < ch_im_in; l++)
+                            {
+                                conv_out +=
+                                    Im_in[(in_row * dim_im_in_x + in_col) * ch_im_in +
+                                          l] * wt[i * ch_im_in * dim_kernel_x * dim_kernel_y + (m * dim_kernel_x +
+                                                                                            n) * ch_im_in + l];
+                            }
+                        }
+                    }
+                }
+                Im_out[i + (j * dim_im_out_x + k) * ch_im_out] = (q15_t) __SSAT((conv_out >> out_shift), 16);
+            }
+        }
+    }
+
+#endif                          /* ARM_MATH_DSP */
+
+    /* Return to application */
+    return ARM_MATH_SUCCESS;
+}
+
+/**
+ * @} end of NNConv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_RGB.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_RGB.c
new file mode 100644
index 0000000..42bfb1f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_RGB.c
@@ -0,0 +1,279 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_convolve_HWC_q7_RGB.c
+ * Description:  Q7 version of convolution for RGB image
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup NNConv
+ * @{
+ */
+
+  /**
+   * @brief Q7 convolution function for RGB image
+   * @param[in]       Im_in       pointer to input tensor
+   * @param[in]       dim_im_in   input tensor dimention
+   * @param[in]       ch_im_in    number of input tensor channels
+   * @param[in]       wt          pointer to kernel weights
+   * @param[in]       ch_im_out   number of filters, i.e., output tensor channels
+   * @param[in]       dim_kernel  filter kernel size
+   * @param[in]       padding     padding sizes
+   * @param[in]       stride      convolution stride
+   * @param[in]       bias        pointer to bias
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in,out]   Im_out      pointer to output tensor
+   * @param[in]       dim_im_out  output tensor dimension
+   * @param[in,out]   bufferA     pointer to buffer space for input
+   * @param[in,out]   bufferB     pointer to buffer space for output
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   *
+   * @details
+   *
+   * <b>Buffer size:</b>
+   *
+   * bufferA size: 2*ch_im_in*dim_kernel*dim_kernel
+   *
+   * bufferB size: 0
+   *
+   * <b>Input dimension constraints:</b>
+   *
+   * ch_im_in equals 3
+   *
+   * This kernel is written exclusively for convolution with ch_im_in
+   * equals 3. This applies on the first layer of CNNs which has input
+   * image with RGB format.
+   */
+
+arm_status
+arm_convolve_HWC_q7_RGB(const q7_t * Im_in,
+                        const uint16_t dim_im_in,
+                        const uint16_t ch_im_in,
+                        const q7_t * wt,
+                        const uint16_t ch_im_out,
+                        const uint16_t dim_kernel,
+                        const uint16_t padding,
+                        const uint16_t stride,
+                        const q7_t * bias,
+                        const uint16_t bias_shift,
+                        const uint16_t out_shift,
+                        q7_t * Im_out, const uint16_t dim_im_out, q15_t * bufferA, q7_t * bufferB)
+{
+
+#if defined (ARM_MATH_DSP)
+    /* Run the following code for Cortex-M4 and Cortex-M7 */
+    int16_t   i_out_y, i_out_x, i_ker_y, i_ker_x;
+
+    /*
+     *  Here we use bufferA as q15_t internally as computation are done with q15_t level
+     *  im2col are done to output in q15_t format from q7_t input
+     */
+    q15_t    *pBuffer = bufferA;
+    q7_t     *pOut = Im_out;
+
+    // check if number of input channels is 3
+    if (ch_im_in != 3)
+    {
+        return ARM_MATH_SIZE_MISMATCH;
+    }
+    // This part implements the im2col function
+    for (i_out_y = 0; i_out_y < dim_im_out; i_out_y++)
+    {
+        for (i_out_x = 0; i_out_x < dim_im_out; i_out_x++)
+        {
+            for (i_ker_y = i_out_y * stride - padding; i_ker_y < i_out_y * stride - padding + dim_kernel; i_ker_y++)
+            {
+                for (i_ker_x = i_out_x * stride - padding; i_ker_x < i_out_x * stride - padding + dim_kernel; i_ker_x++)
+                {
+                    if (i_ker_y < 0 || i_ker_y >= dim_im_in || i_ker_x < 0 || i_ker_x >= dim_im_in)
+                    {
+                        /* Equivalent to arm_fill_q15(0, pBuffer, ch_im_in) with assumption: ch_im_in = 3 */
+                        *__SIMD32(pBuffer) = 0x0;
+                        *(pBuffer + 2) = 0;
+                        pBuffer += 3;
+                    } else
+                    {
+                        /* 
+                         * Equivalent to:
+                         *  arm_q7_to_q15_no_shift( (q7_t*)Im_in+(i_ker_y*dim_im_in+i_ker_x)*3, pBuffer, 3);
+                         */
+
+                        const q7_t *pPixel = Im_in + (i_ker_y * dim_im_in + i_ker_x) * 3;
+                        q31_t     buf = *__SIMD32(pPixel);
+
+                        union arm_nnword top;
+                        union arm_nnword bottom;
+
+                        top.word = __SXTB16(buf);
+                        bottom.word = __SXTB16(__ROR(buf, 8));
+
+#ifndef ARM_MATH_BIG_ENDIAN
+                        /*
+                         *  little-endian, | omit | 3rd  | 2nd  | 1st  |
+                         *                MSB                         LSB
+                         *   top | 3rd | 1st |; bottom | omit | 2nd |
+                         *
+                         *  version 1, need to swap 2nd and 3rd weight
+                         * *__SIMD32(pBuffer) = top.word;
+                         * *(pBuffer+2) = bottom.half_words[0];
+                         *
+                         *  version 2, no weight shuffling required
+                         */
+                        *pBuffer++ = top.half_words[0];
+                        *__SIMD32(pBuffer) = __PKHBT(bottom.word, top.word, 0);
+#else
+                        /*
+                         *  big-endian,    | 1st  | 2nd  | 3rd  | omit | 
+                         *                MSB                         LSB
+                         *  top | 2nd | omit |; bottom | 1st | 3rd |
+                         * 
+                         *  version 1, need to swap 2nd and 3rd weight
+                         * *__SIMD32(pBuffer) = bottom.word;
+                         * *(pBuffer+2) = top.half_words[1];
+                         * 
+                         *  version 2, no weight shuffling required
+                         */
+                        *pBuffer++ = bottom.half_words[0];
+                        *__SIMD32(pBuffer) = __PKHTB(top.word, bottom.word, 0);
+#endif
+                        pBuffer += 2;
+                    }
+                }
+            }
+
+            if (pBuffer == bufferA + 2 * 3 * dim_kernel * dim_kernel)
+            {
+                pOut =
+                    arm_nn_mat_mult_kernel_q7_q15(wt, bufferA,
+                                                  ch_im_out,
+                                                  3 * dim_kernel * dim_kernel, bias_shift, out_shift, bias, pOut);
+
+                /* counter reset */
+                pBuffer = bufferA;
+            }
+        }
+    }
+
+    /* left-over because odd number of output pixels */
+    if (pBuffer != bufferA)
+    {
+        const q7_t *pA = wt;
+        int       i;
+
+        for (i = 0; i < ch_im_out; i++)
+        {
+            q31_t     sum = ((q31_t)bias[i] << bias_shift) + NN_ROUND(out_shift);
+            q15_t    *pB = bufferA;
+            /* basically each time it process 4 entries */
+            uint16_t  colCnt = 3 * dim_kernel * dim_kernel >> 2;
+
+            while (colCnt)
+            {
+
+                q31_t     inA1, inA2;
+                q31_t     inB1, inB2;
+
+                pA = (q7_t *) read_and_pad((void *)pA, &inA1, &inA2);
+
+                inB1 = *__SIMD32(pB)++;
+                sum = __SMLAD(inA1, inB1, sum);
+                inB2 = *__SIMD32(pB)++;
+                sum = __SMLAD(inA2, inB2, sum);
+
+                colCnt--;
+            }
+            colCnt = 3 * dim_kernel * dim_kernel & 0x3;
+            while (colCnt)
+            {
+                q7_t      inA1 = *pA++;
+                q15_t     inB1 = *pB++;
+                sum += inA1 * inB1;
+                colCnt--;
+            }
+            *pOut++ = (q7_t) __SSAT((sum >> out_shift), 8);
+        }
+    }
+#else
+    /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
+
+    uint16_t  i, j, k, l, m, n;
+    int       conv_out;
+    signed char in_row, in_col;
+
+    // check if number of input channels is 3
+    if (ch_im_in != 3)
+    {
+        return ARM_MATH_SIZE_MISMATCH;
+    }
+
+    for (i = 0; i < ch_im_out; i++)
+    {
+        for (j = 0; j < dim_im_out; j++)
+        {
+            for (k = 0; k < dim_im_out; k++)
+            {
+                conv_out = (bias[i] << bias_shift) + NN_ROUND(out_shift);
+                for (m = 0; m < dim_kernel; m++)
+                {
+                    for (n = 0; n < dim_kernel; n++)
+                    {
+                        /* if-for implementation */
+                        in_row = stride * j + m - padding;
+                        in_col = stride * k + n - padding;
+                        if (in_row >= 0 && in_col >= 0 && in_row < dim_im_in && in_col < dim_im_in)
+                        {
+                            for (l = 0; l < ch_im_in; l++)
+                            {
+                                conv_out +=
+                                    Im_in[(in_row * dim_im_in + in_col) * ch_im_in +
+                                          l] * wt[i * ch_im_in * dim_kernel * dim_kernel + (m * dim_kernel +
+                                                                                            n) * ch_im_in + l];
+                            }
+                        }
+                    }
+                }
+                Im_out[i + (j * dim_im_out + k) * ch_im_out] = (q7_t) __SSAT((conv_out >> out_shift), 8);
+            }
+        }
+    }
+
+#endif                          /* ARM_MATH_DSP */
+
+    /* Return to application */
+    return (ARM_MATH_SUCCESS);
+}
+
+/**
+ * @} end of NNConv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_basic.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_basic.c
new file mode 100644
index 0000000..a926086
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_basic.c
@@ -0,0 +1,230 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_convolve_HWC_q7_basic.c
+ * Description:	 Q7 version of convolution
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup NNConv
+ * @{
+ */
+
+  /**
+   * @brief Basic Q7 convolution function
+   * @param[in]       Im_in       pointer to input tensor
+   * @param[in]       dim_im_in   input tensor dimention
+   * @param[in]       ch_im_in    number of input tensor channels
+   * @param[in]       wt          pointer to kernel weights
+   * @param[in]       ch_im_out   number of filters, i.e., output tensor channels
+   * @param[in]       dim_kernel  filter kernel size
+   * @param[in]       padding     padding sizes
+   * @param[in]       stride      convolution stride
+   * @param[in]       bias        pointer to bias
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in,out]   Im_out      pointer to output tensor
+   * @param[in]       dim_im_out  output tensor dimension
+   * @param[in,out]   bufferA     pointer to buffer space for input 
+   * @param[in,out]   bufferB     pointer to buffer space for output
+   * @return     The function returns <code>ARM_MATH_SUCCESS</code> 
+   *
+   * @details
+   *
+   * <b>Buffer size:</b>
+   *
+   * bufferA size: 2*ch_im_in*dim_kernel*dim_kernel
+   *
+   * bufferB size: 0
+   *
+   * This basic version is designed to work for any input tensor and weight
+   * dimension. 
+   */
+
+arm_status
+arm_convolve_HWC_q7_basic(const q7_t * Im_in,
+                          const uint16_t dim_im_in,
+                          const uint16_t ch_im_in,
+                          const q7_t * wt,
+                          const uint16_t ch_im_out,
+                          const uint16_t dim_kernel,
+                          const uint16_t padding,
+                          const uint16_t stride,
+                          const q7_t * bias,
+                          const uint16_t bias_shift,
+                          const uint16_t out_shift,
+                          q7_t * Im_out, 
+                          const uint16_t dim_im_out, 
+                          q15_t * bufferA, 
+                          q7_t * bufferB)
+{
+
+#if defined (ARM_MATH_DSP)
+    /* Run the following code for Cortex-M4 and Cortex-M7 */
+
+    int16_t   i_out_y, i_out_x, i_ker_y, i_ker_x;
+
+    /* 
+     *  Here we use bufferA as q15_t internally as computation are done with q15_t level
+     *  im2col are done to output in q15_t format from q7_t input
+     */
+    q15_t    *pBuffer = bufferA;
+    q7_t     *pOut = Im_out;
+
+    /* This part implements the im2col function */
+    for (i_out_y = 0; i_out_y < dim_im_out; i_out_y++)
+    {
+        for (i_out_x = 0; i_out_x < dim_im_out; i_out_x++)
+        {
+            for (i_ker_y = i_out_y * stride - padding; i_ker_y < i_out_y * stride - padding + dim_kernel; i_ker_y++)
+            {
+                for (i_ker_x = i_out_x * stride - padding; i_ker_x < i_out_x * stride - padding + dim_kernel; i_ker_x++)
+                {
+                    if (i_ker_y < 0 || i_ker_y >= dim_im_in || i_ker_x < 0 || i_ker_x >= dim_im_in)
+                    {
+                        /* Filling 0 for out-of-bound paddings */
+                        /* arm_fill_q15(0, pBuffer, ch_im_in); */
+                        memset(pBuffer, 0, sizeof(q15_t)*ch_im_in);
+                    } else
+                    {
+                        /* Copying the pixel data to column */
+                        arm_q7_to_q15_no_shift((q7_t *)
+                                               Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, ch_im_in);
+                    }
+                    pBuffer += ch_im_in;
+                }
+            }
+
+            /* Computation is filed for every 2 columns */
+            if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel * dim_kernel)
+            {
+                pOut =
+                    arm_nn_mat_mult_kernel_q7_q15(wt, bufferA,
+                                                  ch_im_out,
+                                                  ch_im_in *
+                                                  dim_kernel * dim_kernel, bias_shift, out_shift, bias, pOut);
+
+                /* counter reset */
+                pBuffer = bufferA;
+            }
+        }
+    }
+
+    /* left-over because odd number of output pixels */
+    if (pBuffer != bufferA)
+    {
+        const q7_t *pA = wt;
+        int       i;
+
+        for (i = 0; i < ch_im_out; i++)
+        {
+            /* Load the accumulator with bias first */
+            q31_t     sum = ((q31_t)bias[i] << bias_shift) + NN_ROUND(out_shift);
+
+            /* Point to the beging of the im2col buffer */
+            q15_t    *pB = bufferA;
+
+            /* Each time it process 4 entries */
+            uint16_t  colCnt = ch_im_in * dim_kernel * dim_kernel >> 2;
+
+            while (colCnt)
+            {
+                q31_t     inA1, inA2;
+                q31_t     inB1, inB2;
+
+                pA = (q7_t *) read_and_pad((void *)pA, &inA1, &inA2);
+
+                inB1 = *__SIMD32(pB)++;
+                sum = __SMLAD(inA1, inB1, sum);
+                inB2 = *__SIMD32(pB)++;
+                sum = __SMLAD(inA2, inB2, sum);
+
+                colCnt--;
+            }
+            colCnt = ch_im_in * dim_kernel * dim_kernel & 0x3;
+            while (colCnt)
+            {
+                q7_t      inA1 = *pA++;
+                q15_t     inB1 = *pB++;
+                sum += inA1 * inB1;
+                colCnt--;
+            }
+            *pOut++ = (q7_t) __SSAT((sum >> out_shift), 8);
+        }
+    }
+#else
+    /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
+
+    uint16_t  i, j, k, l, m, n;
+    int       conv_out;
+    signed char in_row, in_col;
+
+    for (i = 0; i < ch_im_out; i++)
+    {
+        for (j = 0; j < dim_im_out; j++)
+        {
+            for (k = 0; k < dim_im_out; k++)
+            {
+                conv_out = ((q31_t)bias[i] << bias_shift) + NN_ROUND(out_shift);
+                for (m = 0; m < dim_kernel; m++)
+                {
+                    for (n = 0; n < dim_kernel; n++)
+                    {
+                        // if-for implementation
+                        in_row = stride * j + m - padding;
+                        in_col = stride * k + n - padding;
+                        if (in_row >= 0 && in_col >= 0 && in_row < dim_im_in && in_col < dim_im_in)
+                        {
+                            for (l = 0; l < ch_im_in; l++)
+                            {
+                                conv_out +=
+                                    Im_in[(in_row * dim_im_in + in_col) * ch_im_in +
+                                          l] * wt[i * ch_im_in * dim_kernel * dim_kernel + (m * dim_kernel +
+                                                                                            n) * ch_im_in + l];
+                            }
+                        }
+                    }
+                }
+                Im_out[i + (j * dim_im_out + k) * ch_im_out] = (q7_t) __SSAT((conv_out >> out_shift), 8);
+            }
+        }
+    }
+
+#endif                          /* ARM_MATH_DSP */
+
+    /* Return to application */
+    return ARM_MATH_SUCCESS;
+}
+
+/**
+ * @} end of NNConv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_basic_nonsquare.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_basic_nonsquare.c
new file mode 100644
index 0000000..b426b92
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_basic_nonsquare.c
@@ -0,0 +1,228 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_convolve_HWC_q7_basic.c
+ * Description:	 Q7 version of convolution
+ *
+ * $Date:        13. July 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup NNConv
+ * @{
+ */
+
+  /**
+   * @brief Basic Q7 convolution function (non-sqaure shape)
+   * @param[in]       Im_in        pointer to input tensor
+   * @param[in]       dim_im_in_x  input tensor dimention x
+   * @param[in]       dim_im_in_y  input tensor dimention y
+   * @param[in]       ch_im_in     number of input tensor channels
+   * @param[in]       wt           pointer to kernel weights
+   * @param[in]       ch_im_out    number of filters, i.e., output tensor channels
+   * @param[in]       dim_kernel_x filter kernel size x
+   * @param[in]       dim_kernel_y filter kernel size y
+   * @param[in]       padding_x    padding size x
+   * @param[in]       padding_y    padding size y
+   * @param[in]       stride_x     convolution stride x
+   * @param[in]       stride_y     convolution stride y
+   * @param[in]       bias         pointer to bias
+   * @param[in]       bias_shift   amount of left-shift for bias
+   * @param[in]       out_shift    amount of right-shift for output
+   * @param[in,out]   Im_out       pointer to output tensor
+   * @param[in]       dim_im_out_x output tensor dimension x
+   * @param[in]       dim_im_out_y output tensor dimension y
+   * @param[in,out]   bufferA      pointer to buffer space for input
+   * @param[in,out]   bufferB      pointer to buffer space for output
+   * @return     The function returns <code>ARM_MATH_SUCCESS</code>
+   */
+
+arm_status arm_convolve_HWC_q7_basic_nonsquare(const q7_t * Im_in,
+                                               const uint16_t dim_im_in_x,
+                                               const uint16_t dim_im_in_y,
+                                               const uint16_t ch_im_in,
+                                               const q7_t * wt,
+                                               const uint16_t ch_im_out,
+                                               const uint16_t dim_kernel_x,
+                                               const uint16_t dim_kernel_y,
+                                               const uint16_t padding_x,
+                                               const uint16_t padding_y,
+                                               const uint16_t stride_x,
+                                               const uint16_t stride_y,
+                                               const q7_t * bias,
+                                               const uint16_t bias_shift,
+                                               const uint16_t out_shift,
+                                               q7_t * Im_out,
+                                               const uint16_t dim_im_out_x,
+                                               const uint16_t dim_im_out_y,
+                                               q15_t * bufferA,
+                                               q7_t * bufferB)
+{
+
+#if defined (ARM_MATH_DSP)
+    /* Run the following code for Cortex-M4 and Cortex-M7 */
+
+    int16_t   i_out_y, i_out_x, i_ker_y, i_ker_x;
+
+    /* 
+     *  Here we use bufferA as q15_t internally as computation are done with q15_t level
+     *  im2col are done to output in q15_t format from q7_t input
+     */
+    q15_t    *pBuffer = bufferA;
+    q7_t     *pOut = Im_out;
+
+    /* This part implements the im2col function */
+    for (i_out_y = 0; i_out_y < dim_im_out_y; i_out_y++)
+    {
+        for (i_out_x = 0; i_out_x < dim_im_out_x; i_out_x++)
+        {
+            for (i_ker_y = i_out_y * stride_y - padding_y; i_ker_y < i_out_y * stride_y - padding_y + dim_kernel_y; i_ker_y++)
+            {
+                for (i_ker_x = i_out_x * stride_x - padding_x; i_ker_x < i_out_x * stride_x - padding_x + dim_kernel_x; i_ker_x++)
+                {
+                    if (i_ker_y < 0 || i_ker_y >= dim_im_in_y || i_ker_x < 0 || i_ker_x >= dim_im_in_x)
+                    {
+                        /* Filling 0 for out-of-bound paddings */
+                        /* arm_fill_q15(0, pBuffer, ch_im_in); */
+                        memset(pBuffer, 0, sizeof(q15_t)*ch_im_in);
+                    } else
+                    {
+                        /* Copying the pixel data to column */
+                        arm_q7_to_q15_no_shift((q7_t *)
+                                               Im_in + (i_ker_y * dim_im_in_x + i_ker_x) * ch_im_in, pBuffer, ch_im_in);
+                    }
+                    pBuffer += ch_im_in;
+                }
+            }
+
+            /* Computation is filed for every 2 columns */
+            if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel_y * dim_kernel_x)
+            {
+                pOut =
+                    arm_nn_mat_mult_kernel_q7_q15(wt, bufferA,
+                                                  ch_im_out,
+                                                  ch_im_in *
+                                                  dim_kernel_y * dim_kernel_x, bias_shift, out_shift, bias, pOut);
+
+                /* counter reset */
+                pBuffer = bufferA;
+            }
+        }
+    }
+
+    /* left-over because odd number of output pixels */
+    if (pBuffer != bufferA)
+    {
+        const q7_t *pA = wt;
+        int       i;
+
+        for (i = 0; i < ch_im_out; i++)
+        {
+            /* Load the accumulator with bias first */
+            q31_t     sum = ((q31_t)bias[i] << bias_shift) + NN_ROUND(out_shift);
+
+            /* Point to the beging of the im2col buffer */
+            q15_t    *pB = bufferA;
+
+            /* Each time it process 4 entries */
+            uint16_t  colCnt = ch_im_in * dim_kernel_y * dim_kernel_x >> 2;
+
+            while (colCnt)
+            {
+                q31_t     inA1, inA2;
+                q31_t     inB1, inB2;
+
+                pA = (q7_t *) read_and_pad((void *)pA, &inA1, &inA2);
+
+                inB1 = *__SIMD32(pB)++;
+                sum = __SMLAD(inA1, inB1, sum);
+                inB2 = *__SIMD32(pB)++;
+                sum = __SMLAD(inA2, inB2, sum);
+
+                colCnt--;
+            }
+            colCnt = ch_im_in * dim_kernel_y * dim_kernel_x & 0x3;
+            while (colCnt)
+            {
+                q7_t      inA1 = *pA++;
+                q15_t     inB1 = *pB++;
+                sum += inA1 * inB1;
+                colCnt--;
+            }
+            *pOut++ = (q7_t) __SSAT((sum >> out_shift), 8);
+        }
+    }
+#else
+    /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
+
+    uint16_t  i, j, k, l, m, n;
+    int       conv_out;
+    signed char in_row, in_col;
+
+    for (i = 0; i < ch_im_out; i++)
+    {
+        for (j = 0; j < dim_im_out_y; j++)
+        {
+            for (k = 0; k < dim_im_out_x; k++)
+            {
+                conv_out = ((q31_t)bias[i] << bias_shift) + NN_ROUND(out_shift);
+                for (m = 0; m < dim_kernel_y; m++)
+                {
+                    for (n = 0; n < dim_kernel_x; n++)
+                    {
+                        // if-for implementation
+                        in_row = stride_y * j + m - padding_y;
+                        in_col = stride_x * k + n - padding_x;
+                        if (in_row >= 0 && in_col >= 0 && in_row < dim_im_in_y && in_col < dim_im_in_x)
+                        {
+                            for (l = 0; l < ch_im_in; l++)
+                            {
+                                conv_out +=
+                                    Im_in[(in_row * dim_im_in_x + in_col) * ch_im_in + l] * 
+                                         wt[i * ch_im_in * dim_kernel_y * dim_kernel_x + 
+                                         (m * dim_kernel_x + n) * ch_im_in + l];
+                            }
+                        }
+                    }
+                }
+                Im_out[i + (j * dim_im_out_x + k) * ch_im_out] = (q7_t) __SSAT((conv_out >> out_shift), 8);
+            }
+        }
+    }
+
+#endif                          /* ARM_MATH_DSP */
+
+    /* Return to application */
+    return ARM_MATH_SUCCESS;
+}
+
+/**
+ * @} end of NNConv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c
new file mode 100644
index 0000000..7b59d79
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c
@@ -0,0 +1,408 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_convolve_HWC_q7_fast.c
+ * Description:  Fast Q7 version of convolution
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup NNConv
+ * @{
+ */
+
+  /**
+   * @brief Fast Q7 convolution function
+   * @param[in]       Im_in       pointer to input tensor
+   * @param[in]       dim_im_in   input tensor dimention
+   * @param[in]       ch_im_in    number of input tensor channels
+   * @param[in]       wt          pointer to kernel weights
+   * @param[in]       ch_im_out   number of filters, i.e., output tensor channels
+   * @param[in]       dim_kernel  filter kernel size
+   * @param[in]       padding     padding sizes
+   * @param[in]       stride      convolution stride
+   * @param[in]       bias        pointer to bias
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in,out]   Im_out      pointer to output tensor
+   * @param[in]       dim_im_out  output tensor dimension
+   * @param[in,out]   bufferA     pointer to buffer space for input 
+   * @param[in,out]   bufferB     pointer to buffer space for output
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   *
+   * @details
+   *
+   * <b>Buffer size:</b>
+   *
+   * bufferA size: 2*ch_im_in*dim_kernel*dim_kernel
+   *
+   * bufferB size: 0
+   *
+   * <b>Input dimension constraints:</b>
+   *
+   * ch_im_in is multiple of 4    ( because of the SIMD32 read and swap )
+   *
+   * ch_im_out is multipe of 2    ( bacause 2x2 mat_mult kernel )
+   *
+   * The im2col converts the Q7 tensor input into Q15 column, which is stored in
+   * bufferA. There is reordering happenning during this im2col process with
+   * arm_q7_to_q15_reordered_no_shift. For every four elements, the second and
+   * third elements are swapped. 
+   *
+   * The computation kernel arm_nn_mat_mult_kernel_q7_q15_reordered does the
+   * GEMM computation with the reordered columns.
+   *
+   * To speed-up the determination of the padding condition, we split the
+   * computation into 3x3 parts, i.e., {top, mid, bottom} X {left, mid, right}.
+   * This reduces the total number of boundary condition checks and improves
+   * the data copying performance.
+   */
+
+arm_status
+arm_convolve_HWC_q7_fast(const q7_t * Im_in,
+                         const uint16_t dim_im_in,
+                         const uint16_t ch_im_in,
+                         const q7_t * wt,
+                         const uint16_t ch_im_out,
+                         const uint16_t dim_kernel,
+                         const uint16_t padding,
+                         const uint16_t stride,
+                         const q7_t * bias,
+                         const uint16_t bias_shift,
+                         const uint16_t out_shift,
+                         q7_t * Im_out, 
+                         const uint16_t dim_im_out, 
+                         q15_t * bufferA, 
+                         q7_t * bufferB)
+{
+
+#if defined (ARM_MATH_DSP)
+    /* Run the following code for Cortex-M4 and Cortex-M7 */
+
+    int16_t   i_out_y, i_out_x, i_ker_y, i_ker_x;
+
+    /*
+     *  Here we use bufferA as q15_t internally as computation are done with q15_t level
+     *  im2col are done to output in q15_t format from q7_t input
+     */
+
+    q15_t    *pBuffer = bufferA;
+    q7_t     *pOut = Im_out;
+
+    if (ch_im_in % 4 != 0 || ch_im_out % 2 != 0)
+    {
+        /* check if the input dimension meets the constraints */
+        return ARM_MATH_SIZE_MISMATCH;
+    }
+
+    /*
+     *  Here we split the entire matrix into three regions depending on the padding situation
+     *    Top: i_out_y from 0 to padding - 1
+     * Middle: i_out_y from padding to dim_im_out-padding-1
+     * Bottom: i_out_y from dim_im_out-padding to dim_im_out-1
+     */
+
+    /* top part */
+    for (i_out_y = 0; i_out_y < padding; i_out_y++)
+    {
+        for (i_out_x = 0; i_out_x < dim_im_out; i_out_x++)
+        {
+            /* This part implements the im2col function */
+            for (i_ker_y = i_out_y * stride - padding; i_ker_y < i_out_y * stride - padding + dim_kernel; i_ker_y++)
+            {
+                for (i_ker_x = i_out_x * stride - padding; i_ker_x < i_out_x * stride - padding + dim_kernel; i_ker_x++)
+                {
+                    if (i_ker_y < 0 || i_ker_y >= dim_im_in || i_ker_x < 0 || i_ker_x >= dim_im_in)
+                    {
+                        /* arm_fill_q15(0, pBuffer, ch_im_in); */
+                        memset(pBuffer, 0, sizeof(q15_t)*ch_im_in);
+                    } else
+                    {
+                        arm_q7_to_q15_reordered_no_shift
+                            ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, ch_im_in);
+                    }
+                    pBuffer += ch_im_in;
+                }
+            }
+
+            if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel * dim_kernel)
+            {
+                pOut =
+                    arm_nn_mat_mult_kernel_q7_q15_reordered(wt,
+                                                            bufferA,
+                                                            ch_im_out,
+                                                            ch_im_in
+                                                            *
+                                                            dim_kernel * dim_kernel, bias_shift, out_shift, bias, pOut);
+                /* counter reset */
+                pBuffer = bufferA;
+            }
+        }
+    }
+
+    /* middle part, here we also divide the x into left, mid and right */
+    for (; i_out_y < dim_im_out - padding; i_out_y++)
+    {
+
+        /* left part */
+        for (i_out_x = 0; i_out_x < padding; i_out_x++)
+        {
+            /* This part implements the im2col function */
+            for (i_ker_y = i_out_y * stride - padding; i_ker_y < i_out_y * stride - padding + dim_kernel; i_ker_y++)
+            {
+                for (i_ker_x = i_out_x * stride - padding; i_ker_x < i_out_x * stride - padding + dim_kernel; i_ker_x++)
+                {
+                    if (i_ker_x < 0 || i_ker_x >= dim_im_in)
+                    {
+                        /* arm_fill_q15(0, pBuffer, ch_im_in); */
+                        memset(pBuffer, 0, sizeof(q15_t)*ch_im_in);
+                    } else
+                    {
+                        arm_q7_to_q15_reordered_no_shift
+                            ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, ch_im_in);
+                    }
+                    pBuffer += ch_im_in;
+                }
+            }
+
+            if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel * dim_kernel)
+            {
+                pOut =
+                    arm_nn_mat_mult_kernel_q7_q15_reordered(wt,
+                                                            bufferA,
+                                                            ch_im_out,
+                                                            ch_im_in
+                                                            *
+                                                            dim_kernel * dim_kernel, bias_shift, out_shift, bias, pOut);
+                /* counter reset */
+                pBuffer = bufferA;
+            }
+        }
+
+        /* mid part */
+        for (; i_out_x < dim_im_out - padding; i_out_x++)
+        {
+            /* This part implements the im2col function */
+            for (i_ker_y = i_out_y * stride - padding; i_ker_y < i_out_y * stride - padding + dim_kernel; i_ker_y++)
+            {
+                arm_q7_to_q15_reordered_no_shift((q7_t *) Im_in
+                                                 +
+                                                 (i_ker_y *
+                                                  dim_im_in +
+                                                  i_out_x *
+                                                  stride - padding) * ch_im_in, pBuffer, ch_im_in * dim_kernel);
+                pBuffer += ch_im_in * dim_kernel;
+            }
+
+            if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel * dim_kernel)
+            {
+                pOut =
+                    arm_nn_mat_mult_kernel_q7_q15_reordered(wt,
+                                                            bufferA,
+                                                            ch_im_out,
+                                                            ch_im_in
+                                                            *
+                                                            dim_kernel * dim_kernel, bias_shift, out_shift, bias, pOut);
+                /* counter reset */
+                pBuffer = bufferA;
+            }
+        }
+
+        /* right part */
+        for (; i_out_x < dim_im_out; i_out_x++)
+        {
+            /* This part implements the im2col function */
+            for (i_ker_y = i_out_y * stride - padding; i_ker_y < i_out_y * stride - padding + dim_kernel; i_ker_y++)
+            {
+                for (i_ker_x = i_out_x * stride - padding; i_ker_x < i_out_x * stride - padding + dim_kernel; i_ker_x++)
+                {
+                    if (i_ker_x < 0 || i_ker_x >= dim_im_in)
+                    {
+                        /* arm_fill_q15(0, pBuffer, ch_im_in); */
+                        memset(pBuffer, 0, sizeof(q15_t)*ch_im_in);
+                    } else
+                    {
+                        arm_q7_to_q15_reordered_no_shift
+                            ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, ch_im_in);
+                    }
+                    pBuffer += ch_im_in;
+                }
+            }
+
+            if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel * dim_kernel)
+            {
+                pOut =
+                    arm_nn_mat_mult_kernel_q7_q15_reordered(wt,
+                                                            bufferA,
+                                                            ch_im_out,
+                                                            ch_im_in
+                                                            *
+                                                            dim_kernel * dim_kernel, bias_shift, out_shift, bias, pOut);
+                /* counter reset */
+                pBuffer = bufferA;
+            }
+        }
+    }
+
+    for (; i_out_y < dim_im_out; i_out_y++)
+    {
+        for (i_out_x = 0; i_out_x < dim_im_out; i_out_x++)
+        {
+            /* This part implements the im2col function */
+            for (i_ker_y = i_out_y * stride - padding; i_ker_y < i_out_y * stride - padding + dim_kernel; i_ker_y++)
+            {
+                for (i_ker_x = i_out_x * stride - padding; i_ker_x < i_out_x * stride - padding + dim_kernel; i_ker_x++)
+                {
+                    if (i_ker_y < 0 || i_ker_y >= dim_im_in || i_ker_x < 0 || i_ker_x >= dim_im_in)
+                    {
+                        /* arm_fill_q15(0, pBuffer, ch_im_in); */
+                        memset(pBuffer, 0, sizeof(q15_t)*ch_im_in);
+                    } else
+                    {
+                        arm_q7_to_q15_reordered_no_shift
+                            ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, ch_im_in);
+                    }
+                    pBuffer += ch_im_in;
+                }
+            }
+
+            if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel * dim_kernel)
+            {
+                pOut =
+                    arm_nn_mat_mult_kernel_q7_q15_reordered(wt,
+                                                            bufferA,
+                                                            ch_im_out,
+                                                            ch_im_in
+                                                            *
+                                                            dim_kernel * dim_kernel, bias_shift, out_shift, bias, pOut);
+                /* counter reset */
+                pBuffer = bufferA;
+            }
+        }
+    }
+
+    /* check if there is left-over for compute */
+    if (pBuffer != bufferA)
+    {
+        const q7_t *pA = wt;
+        int       i;
+
+        for (i = 0; i < ch_im_out; i++)
+        {
+            q31_t     sum = ((q31_t)bias[i] << bias_shift) + NN_ROUND(out_shift);
+            q15_t    *pB = bufferA;
+            /* each time it process 4 entries */
+            uint16_t  colCnt = ch_im_in * dim_kernel * dim_kernel >> 2;
+
+            while (colCnt)
+            {
+
+                q31_t     inA1, inA2;
+                q31_t     inB1, inB2;
+
+                pA = (q7_t *) read_and_pad_reordered((void *)pA, &inA1, &inA2);
+
+                inB1 = *__SIMD32(pB)++;
+                sum = __SMLAD(inA1, inB1, sum);
+                inB2 = *__SIMD32(pB)++;
+                sum = __SMLAD(inA2, inB2, sum);
+
+                colCnt--;
+            }
+            colCnt = ch_im_in * dim_kernel * dim_kernel & 0x3;
+            while (colCnt)
+            {
+                q7_t      inA1 = *pA++;
+                q15_t     inB1 = *pB++;
+                sum += inA1 * inB1;
+                colCnt--;
+            }
+            *pOut = (q7_t) __SSAT((sum >> out_shift), 8);
+            pOut++;
+
+        }
+
+    }
+#else
+    /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
+
+    uint16_t  i, j, k, l, m, n;
+    int       conv_out;
+    signed char in_row, in_col;
+
+    if (ch_im_in % 4 != 0 || ch_im_out % 2 != 0)
+    {
+        /* check if the input dimension meets the constraints */
+        return ARM_MATH_SIZE_MISMATCH;
+    }
+
+    for (i = 0; i < ch_im_out; i++)
+    {
+        for (j = 0; j < dim_im_out; j++)
+        {
+            for (k = 0; k < dim_im_out; k++)
+            {
+                conv_out = (bias[i] << bias_shift) + NN_ROUND(out_shift);
+                for (m = 0; m < dim_kernel; m++)
+                {
+                    for (n = 0; n < dim_kernel; n++)
+                    {
+                        // if-for implementation
+                        in_row = stride * j + m - padding;
+                        in_col = stride * k + n - padding;
+                        if (in_row >= 0 && in_col >= 0 && in_row < dim_im_in && in_col < dim_im_in)
+                        {
+                            for (l = 0; l < ch_im_in; l++)
+                            {
+                                conv_out +=
+                                    Im_in[(in_row * dim_im_in + in_col) * ch_im_in +
+                                          l] * wt[i * ch_im_in * dim_kernel * dim_kernel + (m * dim_kernel +
+                                                                                            n) * ch_im_in + l];
+                            }
+                        }
+                    }
+                }
+                Im_out[i + (j * dim_im_out + k) * ch_im_out] = (q7_t) __SSAT((conv_out >> out_shift), 8);
+            }
+        }
+    }
+
+#endif                          /* ARM_MATH_DSP */
+
+    /* Return to application */
+    return ARM_MATH_SUCCESS;
+}
+
+/**
+ * @} end of NNConv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast_nonsquare.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast_nonsquare.c
new file mode 100644
index 0000000..f2aa4a2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast_nonsquare.c
@@ -0,0 +1,379 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_convolve_HWC_q7_fast_nonsquare.c
+ * Description:  Fast Q7 version of convolution (non-sqaure shape)
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup NNConv
+ * @{
+ */
+
+/**
+ * @brief Fast Q7 convolution function (non-sqaure shape)
+ * @param[in]       Im_in        pointer to input tensor
+ * @param[in]       dim_im_in_x  input tensor dimention x
+ * @param[in]       dim_im_in_y  input tensor dimention y
+ * @param[in]       ch_im_in     number of input tensor channels
+ * @param[in]       wt           pointer to kernel weights
+ * @param[in]       ch_im_out    number of filters, i.e., output tensor channels
+ * @param[in]       dim_kernel_x filter kernel size x
+ * @param[in]       dim_kernel_y filter kernel size y
+ * @param[in]       padding_x    padding size x
+ * @param[in]       padding_y    padding size y
+ * @param[in]       stride_x     convolution stride x
+ * @param[in]       stride_y     convolution stride y
+ * @param[in]       bias         pointer to bias
+ * @param[in]       bias_shift   amount of left-shift for bias
+ * @param[in]       out_shift    amount of right-shift for output
+ * @param[in,out]   Im_out       pointer to output tensor
+ * @param[in]       dim_im_out_x output tensor dimension x
+ * @param[in]       dim_im_out_y output tensor dimension y
+ * @param[in,out]   bufferA      pointer to buffer space for input 
+ * @param[in,out]   bufferB      pointer to buffer space for output
+ * @return     The function returns either
+ * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+ *
+ * This function is the version with full list of optimization tricks, but with
+ * some contraints:
+ *   ch_im_in is multiple of 4
+ *   ch_im_out is multiple of 2
+ */
+
+arm_status arm_convolve_HWC_q7_fast_nonsquare(const q7_t * Im_in,
+                                              const uint16_t dim_im_in_x,
+                                              const uint16_t dim_im_in_y,
+                                              const uint16_t ch_im_in,
+                                              const q7_t * wt,
+                                              const uint16_t ch_im_out,
+                                              const uint16_t dim_kernel_x,
+                                              const uint16_t dim_kernel_y,
+                                              const uint16_t padding_x,
+                                              const uint16_t padding_y,
+                                              const uint16_t stride_x,
+                                              const uint16_t stride_y,
+                                              const q7_t * bias,
+                                              const uint16_t bias_shift,
+                                              const uint16_t out_shift,
+                                              q7_t * Im_out,
+                                              const uint16_t dim_im_out_x,
+                                              const uint16_t dim_im_out_y, 
+                                              q15_t * bufferA, 
+                                              q7_t * bufferB)
+{
+
+#if defined (ARM_MATH_DSP)
+    /* Run the following code for Cortex-M4 and Cortex-M7 */
+
+    int16_t   i_out_y, i_out_x, i_ker_y, i_ker_x;
+
+    /* -----------------------
+     *  Here we use bufferA as q15_t internally as computation are done with q15_t level
+     *  im2col are done to output in q15_t format from q7_t input
+     */
+
+    q15_t    *pBuffer = bufferA;
+    q7_t     *pOut = Im_out;
+
+    if (ch_im_in % 4 != 0 || ch_im_out % 2 != 0)
+    {
+        /* check if the input dimension meets the constraints */
+        return ARM_MATH_SIZE_MISMATCH;
+    }
+
+    /*
+     *  Here we split the entire matrix into three regions depending on the padding situation
+     *    Top: i_out_y from 0 to padding - 1
+     * Middle: i_out_y from padding to dim_im_out-padding-1
+     * Bottom: i_out_y from dim_im_out-padding to dim_im_out-1
+     */
+
+    /* top part */
+    for (i_out_y = 0; i_out_y < padding_y; i_out_y++)
+    {
+        for (i_out_x = 0; i_out_x < dim_im_out_x; i_out_x++)
+        {
+            /* This part implements the im2col function */
+            for (i_ker_y = i_out_y * stride_y - padding_y; i_ker_y < i_out_y * stride_y - padding_y + dim_kernel_y;
+                 i_ker_y++)
+            {
+                for (i_ker_x = i_out_x * stride_x - padding_x; i_ker_x < i_out_x * stride_x - padding_x + dim_kernel_x;
+                     i_ker_x++)
+                {
+                    if (i_ker_y < 0 || i_ker_y >= dim_im_in_y || i_ker_x < 0 || i_ker_x >= dim_im_in_x)
+                    {
+                        /* arm_fill_q15(0, pBuffer, ch_im_in); */
+                        memset(pBuffer, 0, sizeof(q15_t)*ch_im_in);
+                    } else
+                    {
+                        arm_q7_to_q15_reordered_no_shift((q7_t *) Im_in + (i_ker_y * dim_im_in_x + i_ker_x) * ch_im_in,
+                                                         pBuffer, ch_im_in);
+                    }
+                    pBuffer += ch_im_in;
+                }
+            }
+
+            if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel_x * dim_kernel_y)
+            {
+                pOut =
+                    arm_nn_mat_mult_kernel_q7_q15_reordered(wt, bufferA, ch_im_out, ch_im_in * dim_kernel_x * dim_kernel_y,
+                                                  bias_shift, out_shift, bias, pOut);
+                /* counter reset */
+                pBuffer = bufferA;
+            }
+        }
+    }
+
+    /* middle part, here we also divide the x into left, mid and right */
+    for (; i_out_y < dim_im_out_y - padding_y; i_out_y++)
+    {
+
+        /* left part */
+        for (i_out_x = 0; i_out_x < padding_x; i_out_x++)
+        {
+            /* This part implements the im2col function */
+            for (i_ker_y = i_out_y * stride_y - padding_y; i_ker_y < i_out_y * stride_y - padding_y + dim_kernel_y;
+                 i_ker_y++)
+            {
+                for (i_ker_x = i_out_x * stride_x - padding_x; i_ker_x < i_out_x * stride_x - padding_x + dim_kernel_x;
+                     i_ker_x++)
+                {
+                    if (i_ker_x < 0 || i_ker_x >= dim_im_in_x)
+                    {
+                        /* arm_fill_q15(0, pBuffer, ch_im_in); */
+                        memset(pBuffer, 0, sizeof(q15_t)*ch_im_in);
+                    } else
+                    {
+                        arm_q7_to_q15_reordered_no_shift((q7_t *) Im_in + (i_ker_y * dim_im_in_x + i_ker_x) * ch_im_in,
+                                                         pBuffer, ch_im_in);
+                    }
+                    pBuffer += ch_im_in;
+                }
+            }
+
+            if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel_x * dim_kernel_y)
+            {
+                pOut =
+                    arm_nn_mat_mult_kernel_q7_q15_reordered(wt, bufferA, ch_im_out, ch_im_in * dim_kernel_x * dim_kernel_y,
+                                                  bias_shift, out_shift, bias, pOut);
+                /* counter reset */
+                pBuffer = bufferA;
+            }
+        }
+
+        /* mid part */
+        for (; i_out_x < dim_im_out_x - padding_x; i_out_x++)
+        {
+            /* This part implements the im2col function */
+            for (i_ker_y = i_out_y * stride_y - padding_y; i_ker_y < i_out_y * stride_y - padding_y + dim_kernel_y;
+                 i_ker_y++)
+            {
+                arm_q7_to_q15_reordered_no_shift((q7_t *) Im_in +
+                                                 (i_ker_y * dim_im_in_x + i_out_x * stride_x - padding_x) * ch_im_in,
+                                                 pBuffer, ch_im_in * dim_kernel_x);
+                pBuffer += ch_im_in * dim_kernel_x;
+            }
+
+            if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel_x * dim_kernel_y)
+            {
+                pOut =
+                    arm_nn_mat_mult_kernel_q7_q15_reordered(wt, bufferA, ch_im_out, ch_im_in * dim_kernel_x * dim_kernel_y,
+                                                  bias_shift, out_shift, bias, pOut);
+                /* counter reset */
+                pBuffer = bufferA;
+            }
+        }
+
+        /* right part */
+        for (; i_out_x < dim_im_out_x; i_out_x++)
+        {
+            /* This part implements the im2col function */
+            for (i_ker_y = i_out_y * stride_y - padding_y; i_ker_y < i_out_y * stride_y - padding_y + dim_kernel_y;
+                 i_ker_y++)
+            {
+                for (i_ker_x = i_out_x * stride_x - padding_x; i_ker_x < i_out_x * stride_x - padding_x + dim_kernel_x;
+                     i_ker_x++)
+                {
+                    if (i_ker_x < 0 || i_ker_x >= dim_im_in_x)
+                    {
+                        /* arm_fill_q15(0, pBuffer, ch_im_in); */
+                        memset(pBuffer, 0, sizeof(q15_t)*ch_im_in);
+                    } else
+                    {
+                        arm_q7_to_q15_reordered_no_shift((q7_t *) Im_in + (i_ker_y * dim_im_in_x + i_ker_x) * ch_im_in,
+                                                         pBuffer, ch_im_in);
+                    }
+                    pBuffer += ch_im_in;
+                }
+            }
+
+            if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel_x * dim_kernel_y)
+            {
+                pOut =
+                    arm_nn_mat_mult_kernel_q7_q15_reordered(wt, bufferA, ch_im_out, ch_im_in * dim_kernel_x * dim_kernel_y,
+                                                  bias_shift, out_shift, bias, pOut);
+                /* counter reset */
+                pBuffer = bufferA;
+            }
+        }
+    }
+
+    for (; i_out_y < dim_im_out_y; i_out_y++)
+    {
+        for (i_out_x = 0; i_out_x < dim_im_out_x; i_out_x++)
+        {
+            /* This part implements the im2col function */
+            for (i_ker_y = i_out_y * stride_y - padding_y; i_ker_y < i_out_y * stride_y - padding_y + dim_kernel_y;
+                 i_ker_y++)
+            {
+                for (i_ker_x = i_out_x * stride_x - padding_x; i_ker_x < i_out_x * stride_x - padding_x + dim_kernel_x;
+                     i_ker_x++)
+                {
+                    if (i_ker_y < 0 || i_ker_y >= dim_im_in_y || i_ker_x < 0 || i_ker_x >= dim_im_in_x)
+                    {
+                        /* arm_fill_q15(0, pBuffer, ch_im_in); */
+                        memset(pBuffer, 0, sizeof(q15_t)*ch_im_in);
+                    } else
+                    {
+                        arm_q7_to_q15_reordered_no_shift((q7_t *) Im_in + (i_ker_y * dim_im_in_x + i_ker_x) * ch_im_in,
+                                                         pBuffer, ch_im_in);
+                    }
+                    pBuffer += ch_im_in;
+                }
+            }
+
+            if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel_x * dim_kernel_y)
+            {
+                pOut =
+                    arm_nn_mat_mult_kernel_q7_q15_reordered(wt, bufferA, ch_im_out, ch_im_in * dim_kernel_x * dim_kernel_y,
+                                                  bias_shift, out_shift, bias, pOut);
+                /* counter reset */
+                pBuffer = bufferA;
+            }
+        }
+    }
+
+    /* check if there is left-over for compute */
+    if (pBuffer != bufferA)
+    {
+        const q7_t *pA = wt;
+        int       i;
+        for (i = 0; i < ch_im_out; i++)
+        {
+            q31_t     sum = ((q31_t)(bias[i]) << bias_shift) + NN_ROUND(out_shift);
+            q15_t    *pB = bufferA;
+            /* basically each time it process 4 entries */
+            uint16_t  colCnt = ch_im_in * dim_kernel_x * dim_kernel_y >> 2;
+
+            while (colCnt)
+            {
+
+                q31_t     inA1, inA2;
+                q31_t     inB1, inB2;
+
+                pA = (const q7_t *)read_and_pad_reordered((void *)pA, &inA1, &inA2);
+
+                inB1 = *__SIMD32(pB)++;
+                sum = __SMLAD(inA1, inB1, sum);
+                inB2 = *__SIMD32(pB)++;
+                sum = __SMLAD(inA2, inB2, sum);
+
+                colCnt--;
+            }
+            colCnt = (ch_im_in * dim_kernel_y * dim_kernel_x) & 0x3;
+            while (colCnt)
+            {
+                q7_t      inA1 = *pA++;
+                q15_t     inB1 = *pB++;
+                sum += inA1 * inB1;
+                colCnt--;
+            }
+            *pOut = (q7_t) __SSAT((sum >> out_shift), 8);
+            pOut++;
+
+        }
+
+    }
+
+#else
+    /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
+    int       i, j, k, l, m, n;
+    int       conv_out;
+    int       in_row, in_col;
+
+    if (ch_im_in % 4 != 0 || ch_im_out % 2 != 0)
+    {
+        /* check if the input dimension meets the constraints */
+        return ARM_MATH_SIZE_MISMATCH;
+    }
+
+    for (i = 0; i < ch_im_out; i++)
+    {
+        for (j = 0; j < dim_im_out_y; j++)
+        {
+            for (k = 0; k < dim_im_out_x; k++)
+            {
+                conv_out = ((q31_t)(bias[i]) << bias_shift) + NN_ROUND(out_shift);
+                for (m = 0; m < dim_kernel_y; m++)
+                {
+                    for (n = 0; n < dim_kernel_x; n++)
+                    {
+                        /* if-for implementation */
+                        in_row = stride_y * j + m - padding_y;
+                        in_col = stride_x * k + n - padding_x;
+                        if (in_row >= 0 && in_col >= 0 && in_row < dim_im_in_y && in_col < dim_im_in_x)
+                        {
+                            for (l = 0; l < ch_im_in; l++)
+                            {
+                                conv_out += Im_in[(in_row * dim_im_in_x + in_col) * ch_im_in + l] *
+                                    wt[i * ch_im_in * dim_kernel_y * dim_kernel_x + (m * dim_kernel_x + n) * ch_im_in + l];      
+                            }
+                        }
+                    }
+                }
+                Im_out[i + (j * dim_im_out_x + k) * ch_im_out] = (q7_t) __SSAT((conv_out >> out_shift), 8);
+            }
+        }
+    }
+
+
+#endif                          /* ARM_MATH_DSP */
+
+    /* Return to application */
+    return ARM_MATH_SUCCESS;
+}
+
+/**
+ * @} end of NNConv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_depthwise_conv_u8_basic_ver1.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_depthwise_conv_u8_basic_ver1.c
new file mode 100644
index 0000000..b6cd573
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_depthwise_conv_u8_basic_ver1.c
@@ -0,0 +1,239 @@
+/*
+ * Copyright (C) 2010-2019 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_depthwise_conv_u8_basic_ver1.c
+ * Description:  u8 depthwise convolution function
+ *
+ * $Date:        June, 2019
+ * $Revision:    V.0.8.0
+ *
+ * Target :  Cortex-M cores with DSP extension
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+#include <stdint.h>
+#include <stdio.h>
+
+#define DILATION_X (1)
+#define DILATION_Y (1)
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup NNConv
+ * @{
+ */
+
+/**
+ * @brief uint8 depthwise convolution function with asymmetric quantization for even number of channel multiplier
+ *        and input channels. Unless specified otherwise, arguments are mandatory. Both square and non-square inputs
+ *        are accepted.
+ *
+ * @param[in]     input     Pointer to input tensor
+ * @param[in]     input_x   Width of input tensor
+ * @param[in]     input_y   Height of input tensor
+ * @param[in]     input_ch  Channels in input tensor
+ * @param[in]     kernel    Pointer to kernel weights
+ * @param[in]     kernel_x  Width of kernel
+ * @param[in]     kernel_y  Height of kernel
+ * @param[in]     ch_mult   Number of channel multiplier
+ * @param[in]     pad_x     Padding sizes x
+ * @param[in]     pad_y     Padding sizes y
+ * @param[in]     stride_x  Convolution stride along the width
+ * @param[in]     stride_y  Convolution stride along the height
+ * @param[in]     dilation_x Dilation along width. Not used and intended for future enhancement.
+ * @param[in]     dilation_y Dilation along height. Not used and intended for future enhancement.
+ * @param[in]     bias       Pointer to optional bias values. If no bias is
+ *                           availble, NULL is expected
+ * @param[in]     input_offset  Input tensor zero offset
+ * @param[in]     filter_offset Kernel tensor zero offset
+ * @param[in]     output_offset Output tensor zero offset
+ * @param[in,out] output        Pointer to output tensor
+ * @param[in]     output_x  Width of output tensor
+ * @param[in]     output_y  Height of output tensor
+ * @param[in]     output_activation_min   Minimum value to clamp the output to. Range : {0, 255}
+ * @param[in]     output_activation_max   Minimum value to clamp the output to. Range : {0, 255}
+ * @param[in]     out_shift  Amount of right-shift for output
+ * @param[in]     out_mult   Output multiplier for requantization
+ * @return        The function returns one of the following
+ *                <code>ARM_MATH_SIZE_MISMATCH</code> - Not supported dimension of tensors
+ *                <code>ARM_MATH_SUCCESS</code> - Successful operation
+ *                <code>ARM_MATH_ARGUMENT_ERROR</code> - Implementation not available
+ *
+ * <b> Input constraints</b>
+ * ch_mult  is multiple of 2
+ * kernel_x is multiple of 2
+ *
+ */
+
+arm_status arm_depthwise_conv_u8_basic_ver1(const uint8_t *input,
+                                            const uint16_t input_x,
+                                            const uint16_t input_y,
+                                            const uint16_t input_ch,
+                                            const uint8_t *kernel,
+                                            const uint16_t kernel_x,
+                                            const uint16_t kernel_y,
+                                            const int16_t ch_mult,
+                                            const int16_t pad_x,
+                                            const int16_t pad_y,
+                                            const int16_t stride_x,
+                                            const int16_t stride_y,
+                                            const int16_t dilation_x,
+                                            const int16_t dilation_y,
+                                            const int32_t *bias,
+                                            const int32_t input_offset,
+                                            const int32_t filter_offset,
+                                            const int32_t output_offset,
+                                            uint8_t *output,
+                                            const uint16_t output_x,
+                                            const uint16_t output_y,
+                                            const int32_t output_activation_min,
+                                            const int32_t output_activation_max,
+                                            const int32_t out_shift,
+                                            const int32_t out_mult)
+{
+    arm_status status = ARM_MATH_SUCCESS;
+ #if defined (ARM_MATH_DSP)
+    int i_out = 0;
+    (void)dilation_x;
+    (void)dilation_y;
+
+    const int32_t input_offset_pkd = (input_offset & 0xFFFF) | (input_offset & 0xFFFF) << 16;
+    const int32_t kernel_offset_pkd = (filter_offset & 0xFFFF) | (filter_offset & 0xFFFF) << 16;
+
+    if (0 != ch_mult % 2 || 0 != kernel_x % 2)
+    {
+        return ARM_MATH_SIZE_MISMATCH;
+    }
+
+    for (int i_out_y = 0; i_out_y < output_y; i_out_y++)
+    {
+        const int16_t base_idx_y = (i_out_y * stride_y) - pad_y;
+        for (int i_out_x = 0; i_out_x < output_x; i_out_x++)
+        {
+            const int16_t base_idx_x = (i_out_x * stride_x) - pad_x;
+            for (int i_input_ch = 0; i_input_ch < input_ch; i_input_ch++)
+            {
+                for (int i_ch_mult = 0; i_ch_mult < ch_mult; i_ch_mult += 2)
+                {
+                    const int idx_out_ch = i_ch_mult + i_input_ch * ch_mult;
+
+                    int32_t acc_0 = 0;
+                    int32_t acc_1 = 0;
+                    if (NULL != bias)
+                    {
+                        acc_0 = bias[idx_out_ch];
+                        acc_1 = bias[idx_out_ch + 1];
+                    }
+
+                    for (int i_ker_y = 0; i_ker_y < kernel_y; i_ker_y++)
+                    {
+                        const int32_t idx_y = base_idx_y + DILATION_Y * i_ker_y;
+                        const int32_t y_in_range = (idx_y >= 0) && (idx_y < input_y);
+
+                        for (int i_ker_x = 0; i_ker_x < kernel_x; i_ker_x += 2)
+                        {
+                            if (1 == y_in_range)
+                            {
+                                const int32_t idx_x = base_idx_x + DILATION_X * i_ker_x;
+                                const int32_t idx_x1 = base_idx_x + DILATION_X * (i_ker_x + 1);
+                                /* Range check for first input */
+                                if (idx_x >= 0 && idx_x < input_x)
+                                {
+                                    const int32_t idx_0 = (idx_y * input_x + idx_x) * input_ch + i_input_ch;
+
+                                    const int32_t ker_idx_0 =
+                                        (i_ker_y * kernel_x + i_ker_x) * (input_ch * ch_mult) + idx_out_ch;
+                                    const int32_t ker_idx_1 = ker_idx_0 + input_ch * ch_mult;
+
+                                    int32_t input_pkd = input[idx_0] | (input[idx_0 + input_ch] << 16);
+                                    int32_t kernel_pkd = kernel[ker_idx_0] | (kernel[ker_idx_1] << 16);
+
+                                    input_pkd = __SADD16(input_pkd, input_offset_pkd);
+                                    kernel_pkd = __SADD16(kernel_pkd, kernel_offset_pkd);
+                                    /* Range check for second input */
+                                    if (idx_x1 >= input_x)
+                                    {
+                                        input_pkd &= 0xFFFF;
+                                    }
+                                    acc_0 = __SMLAD(input_pkd, kernel_pkd, acc_0);
+
+                                    kernel_pkd = kernel[ker_idx_0 + 1] | (kernel[ker_idx_1 + 1] << 16);
+                                    kernel_pkd = __SADD16(kernel_pkd, kernel_offset_pkd);
+                                    acc_1 = __SMLAD(input_pkd, kernel_pkd, acc_1);
+                                }
+                            }
+                        }
+                    }
+
+                    /* Requantize and clamp output to provided range */
+                    acc_0 = arm_nn_divide_by_power_of_two(arm_nn_sat_doubling_high_mult(
+                                                              acc_0 * (1 << LEFT_SHIFT(out_shift)), out_mult),
+                                                          RIGHT_SHIFT(out_shift));
+
+                    acc_0 += output_offset;
+
+                    if (output_activation_min > acc_0)
+                    {
+                        acc_0 = output_activation_min;
+                    }
+
+                    if (acc_0 > output_activation_max)
+                    {
+                        acc_0 = output_activation_max;
+                    }
+                    output[i_out++] = acc_0;
+
+                    /* Requantize and clamp output to provided range */
+                    acc_1 = arm_nn_divide_by_power_of_two(arm_nn_sat_doubling_high_mult(
+                                                              acc_1 * (1 << LEFT_SHIFT(out_shift)), out_mult),
+                                                          RIGHT_SHIFT(out_shift));
+                    acc_1 += output_offset;
+
+                    if (output_activation_min > acc_1)
+                    {
+                        acc_1 = output_activation_min;
+                    }
+
+                    if (acc_1 > output_activation_max)
+                    {
+                        acc_1 = output_activation_max;
+                    }
+                    output[i_out++] = acc_1;
+                }
+            }
+        }
+    }
+#else
+    /* No available implementation. */
+    status = ARM_MATH_ARGUMENT_ERROR;
+#endif
+    return status;
+}
+
+/**
+ * @} end of NNConv group
+ */
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_depthwise_separable_conv_HWC_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_depthwise_separable_conv_HWC_q7.c
new file mode 100644
index 0000000..68ebeb8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_depthwise_separable_conv_HWC_q7.c
@@ -0,0 +1,418 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_depthwise_separable_conv_HWC_q7.c
+ * Description:  Q7 depthwise separable convolution function
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup NNConv
+ * @{
+ */
+
+/**
+ * @brief Q7 depthwise separable convolution function
+ * @param[in]       Im_in       pointer to input tensor
+ * @param[in]       dim_im_in   input tensor dimention
+ * @param[in]       ch_im_in    number of input tensor channels
+ * @param[in]       wt          pointer to kernel weights
+ * @param[in]       ch_im_out   number of filters, i.e., output tensor channels
+ * @param[in]       dim_kernel  filter kernel size
+ * @param[in]       padding     padding sizes
+ * @param[in]       stride      convolution stride
+ * @param[in]       bias        pointer to bias
+ * @param[in]       bias_shift  amount of left-shift for bias
+ * @param[in]       out_shift   amount of right-shift for output
+ * @param[in,out]   Im_out      pointer to output tensor
+ * @param[in]       dim_im_out  output tensor dimension
+ * @param[in,out]   bufferA     pointer to buffer space for input
+ * @param[in,out]   bufferB     pointer to buffer space for output
+ * @return     The function returns either
+ * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+ *
+ * @details
+ *
+ * <b>Buffer size:</b>
+ *
+ * bufferA size: 2*ch_im_in*dim_kernel*dim_kernel
+ *
+ * bufferB size: 0
+ *
+ * <b>Input dimension constraints:</b>
+ *
+ * ch_im_in equals ch_im_out
+ *
+ * Implementation:
+ * There are 3 nested loop here:
+ * Inner loop: calculate each output value with MAC instruction over an accumulator
+ * Mid   loop: loop over different output channel
+ * Outer loop: loop over different output (x, y)
+ */
+
+arm_status arm_depthwise_separable_conv_HWC_q7(const q7_t * Im_in,
+                                               const uint16_t dim_im_in,
+                                               const uint16_t ch_im_in,
+                                               const q7_t * wt,
+                                               const uint16_t ch_im_out,
+                                               const uint16_t dim_kernel,
+                                               const uint16_t padding,
+                                               const uint16_t stride,
+                                               const q7_t * bias,
+                                               const uint16_t bias_shift,
+                                               const uint16_t out_shift,
+                                               q7_t * Im_out, 
+                                               const uint16_t dim_im_out, 
+                                               q15_t * bufferA, 
+                                               q7_t * bufferB)
+{
+
+#if defined (ARM_MATH_DSP)
+    /* Run the following code for Cortex-M4 and Cortex-M7 */
+
+    int16_t   i_out_y, i_out_x;
+    int16_t   i_ker_y, i_ker_x;
+    q7_t     *colBuffer = (q7_t *) bufferA;
+    q7_t     *pBuffer = colBuffer;
+    const q7_t *pBias = bias;
+    q7_t     *pOut = Im_out;
+    uint16_t  rowCnt;
+    uint16_t  row_shift;
+
+    /* do some checking here, basically ch_im_in == ch_im_out */
+    if (ch_im_in != ch_im_out)
+    {
+        return ARM_MATH_SIZE_MISMATCH;
+    }
+
+    for (i_out_y = 0; i_out_y < dim_im_out; i_out_y++)
+    {
+        for (i_out_x = 0; i_out_x < dim_im_out; i_out_x++)
+        {
+            /* we first do im2col here */
+            for (i_ker_y = i_out_y * stride - padding; i_ker_y < i_out_y * stride - padding + dim_kernel; i_ker_y++)
+            {
+                for (i_ker_x = i_out_x * stride - padding; i_ker_x < i_out_x * stride - padding + dim_kernel; i_ker_x++)
+                {
+                    if (i_ker_y < 0 || i_ker_y >= dim_im_in || i_ker_x < 0 || i_ker_x >= dim_im_in)
+                    {
+                        /* arm_fill_q7(0, pBuffer, ch_im_in); */
+                        memset(pBuffer, 0, ch_im_in);
+                    } else
+                    {
+                        /* arm_copy_q7((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, ch_im_in); */
+                        memcpy(pBuffer, (q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, ch_im_in);
+                    }
+                    pBuffer += ch_im_in;
+                }
+            }
+
+            /* we will do the computation here for each channel */
+            rowCnt = ch_im_out >> 2;
+            row_shift = 0;
+            pBias = bias;
+
+            while (rowCnt)
+            {
+                q31_t     sum =  ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+                q31_t     sum2 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+                q31_t     sum3 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+                q31_t     sum4 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+
+                uint16_t  colCnt = (dim_kernel * dim_kernel) >> 1;
+                q7_t     *pB = colBuffer + row_shift;
+                const q7_t *pA = wt + row_shift;
+                row_shift += 4;
+
+#ifdef USE_INTRINSIC
+
+#ifndef ARM_MATH_BIG_ENDIAN
+
+                while (colCnt)
+                {
+                    q31_t     inA1, inA2, inB1, inB2, opA, opB;
+
+                    inB1 = *__SIMD32(pB);
+                    pB += ch_im_in;
+                    opB = *__SIMD32(pB);
+                    pB += ch_im_in;
+                    inB2 = __PKHTB(opB, inB1, 16);
+                    inB1 = __PKHBT(inB1, opB, 16);
+                    inA1 = *__SIMD32(pA);
+                    pA += ch_im_in;
+                    opB = *__SIMD32(pA);
+                    pA += ch_im_in;
+                    inA2 = __PKHTB(opB, inA1, 16);
+                    inA1 = __PKHBT(inA1, opB, 16);
+                    opA = __SXTB16(inA1);
+                    opB = __SXTB16(inB1);
+                    sum = __SMLAD(opA, opB, sum);
+                    opA = __SXTB16(__ROR(inA1, 8));
+                    opB = __SXTB16(__ROR(inB1, 8));
+                    sum2 = __SMLAD(opA, opB, sum2);
+                    opA = __SXTB16(inA2);
+                    opB = __SXTB16(inB2);
+                    sum3 = __SMLAD(opA, opB, sum3);
+                    opA = __SXTB16(__ROR(inA2, 8));
+                    opB = __SXTB16(__ROR(inB2, 8));
+                    sum4 = __SMLAD(opA, opB, sum4);
+                    colCnt--;
+                }
+#else
+
+                while (colCnt)
+                {
+                    q31_t     inA1, inA2, inB1, inB2, opA, opB;
+
+                    inB1 = *__SIMD32(pB);
+                    pB += ch_im_in;
+                    opB = *__SIMD32(pB);
+                    pB += ch_im_in;
+                    inB2 = __PKHBT(opB, inB1, 16);
+                    inB1 = __PKHTB(inB1, opB, 16);
+                    inA1 = *__SIMD32(pA);
+                    pA += ch_im_in;
+                    opB = *__SIMD32(pA);
+                    pA += ch_im_in;
+                    inA2 = __PKHBT(opB, inA1, 16);
+                    inA1 = __PKHTB(inA1, opB, 16);
+                    opA = __SXTB16(inA1);
+                    opB = __SXTB16(inB1);
+                    sum2 = __SMLAD(opA, opB, sum2);
+                    opA = __SXTB16(__ROR(inA1, 8));
+                    opB = __SXTB16(__ROR(inB1, 8));
+                    sum = __SMLAD(opA, opB, sum);
+                    opA = __SXTB16(inA2);
+                    opB = __SXTB16(inB2);
+                    sum4 = __SMLAD(opA, opB, sum4);
+                    opA = __SXTB16(__ROR(inA2, 8));
+                    opB = __SXTB16(__ROR(inB2, 8));
+                    sum3 = __SMLAD(opA, opB, sum3);
+                    colCnt--;
+                }
+
+#endif                          /* ARM_MATH_BIG_ENDIAN */
+
+#else
+
+#ifndef ARM_MATH_BIG_ENDIAN
+                /*
+                 *   r0    r1    r2    r3    r4   r5
+                 *  inA1, inA2, inB1, inB2, opA, opB
+                 */
+
+                asm volatile ("COL_LOOP_%=:\n"
+                              "ldr.w r2, [%[pB], #0]\n"
+                              "add.w %[pB], %[pB], %[ch_im_in]\n"
+                              "ldr.w r5, [%[pB], #0]\n"
+                              "add.w %[pB], %[pB], %[ch_im_in]\n"
+                              "pkhtb r3, r5, r2, ASR #16\n"
+                              "pkhbt r2, r2, r5, LSL #16\n"
+                              "ldr.w r0, [%[pA], #0]\n"
+                              "add.w %[pA], %[pA], %[ch_im_in]\n"
+                              "ldr.w r5, [%[pA], #0]\n"
+                              "add.w %[pA], %[pA], %[ch_im_in]\n"
+                              "pkhtb r1, r5, r0, ASR #16\n"
+                              "pkhbt r0, r0, r5, LSL #16\n"
+                              "sxtb16 r4, r0\n"
+                              "sxtb16 r5, r2\n"
+                              "smlad %[sum], r4, r5, %[sum]\n"
+                              "mov.w r4, r0, ror #8\n"
+                              "mov.w r5, r2, ror #8\n"
+                              "sxtb16 r4, r4\n"
+                              "sxtb16 r5, r5\n"
+                              "smlad %[sum2], r4, r5, %[sum2]\n"
+                              "sxtb16 r4, r1\n"
+                              "sxtb16 r5, r3\n"
+                              "smlad %[sum3], r4, r5, %[sum3]\n"
+                              "mov.w r4, r1, ror #8\n"
+                              "mov.w r5, r3, ror #8\n"
+                              "sxtb16 r4, r4\n"
+                              "sxtb16 r5, r5\n"
+                              "smlad %[sum4], r4, r5, %[sum4]\n"
+                              "subs %[colCnt], #1\n"
+                              "bne COL_LOOP_%=\n":[sum]
+                              "+r"(sum),[sum2] "+r"(sum2),
+                              [sum3] "+r"(sum3),
+                              [sum4] "+r"(sum4),[pB] "+r"(pB),
+                              [pA] "+r"(pA):[colCnt]
+                              "r"(colCnt),[ch_im_in] "r"(ch_im_in):"r0", "r1", "r2", "r3", "r4", "r5");
+#else
+                /*
+                 *  r0    r1    r2    r3    r4   r5
+                 * inA1, inA2, inB1, inB2, opA, opB
+                 */
+                asm volatile ("COL_LOOP_%=:\n"
+                              "ldr.w r2, [%[pB], #0]\n"
+                              "add.w %[pB], %[pB], %[ch_im_in]\n"
+                              "ldr.w r5, [%[pB], #0]\n"
+                              "add.w %[pB], %[pB], %[ch_im_in]\n"
+                              "pkhbt r3, r5, r2, LSL #16\n"
+                              "pkhtb r2, r2, r5, ASR #16\n"
+                              "ldr.w r0, [%[pA], #0]\n"
+                              "add.w %[pA], %[pA], %[ch_im_in]\n"
+                              "ldr.w r5, [%[pA], #0]\n"
+                              "add.w %[pA], %[pA], %[ch_im_in]\n"
+                              "pkhbt r1, r5, r0, LSL #16\n"
+                              "pkhtb r0, r0, r5, ASR #16\n"
+                              "sxtb16 r4, r0\n"
+                              "sxtb16 r5, r2\n"
+                              "smlad %[sum2], r4, r5, %[sum2]\n"
+                              "mov.w r4, r0, ror #8\n"
+                              "mov.w r5, r2, ror #8\n"
+                              "sxtb16 r4, r4\n"
+                              "sxtb16 r5, r5\n"
+                              "smlad %[sum], r4, r5, %[sum]\n"
+                              "sxtb16 r4, r1\n"
+                              "sxtb16 r5, r3\n"
+                              "smlad %[sum4], r4, r5, %[sum4]\n"
+                              "mov.w r4, r1, ror #8\n"
+                              "mov.w r5, r3, ror #8\n"
+                              "sxtb16 r4, r4\n"
+                              "sxtb16 r5, r5\n"
+                              "smlad %[sum3], r4, r5, %[sum3]\n"
+                              "subs %[colCnt], #1\n"
+                              "bne COL_LOOP_%=\n":[sum]
+                              "+r"(sum),[sum2] "+r"(sum2),
+                              [sum3] "+r"(sum3),
+                              [sum4] "+r"(sum4),[pB] "+r"(pB),
+                              [pA] "+r"(pA):[colCnt]
+                              "r"(colCnt),[ch_im_in] "r"(ch_im_in):"r0", "r1", "r2", "r3", "r4", "r5");
+
+#endif                          /* ARM_MATH_BIG_ENDIAN */
+
+#endif                          /* USE_INTRINSIC */
+
+                colCnt = (dim_kernel * dim_kernel) & 0x1;
+                while (colCnt)
+                {
+                    union arm_nnword inA, inB;
+                    inA.word = *__SIMD32(pA);
+                    pA += ch_im_in;
+                    inB.word = *__SIMD32(pB);
+                    pB += ch_im_in;
+                    sum += inA.bytes[0] * inB.bytes[0];
+                    sum2 += inA.bytes[1] * inB.bytes[1];
+                    sum3 += inA.bytes[2] * inB.bytes[2];
+                    sum4 += inA.bytes[3] * inB.bytes[3];
+                    colCnt--;
+                }
+
+                *pOut++ = (q7_t) __SSAT((sum >> out_shift), 8);
+                *pOut++ = (q7_t) __SSAT((sum2 >> out_shift), 8);
+                *pOut++ = (q7_t) __SSAT((sum3 >> out_shift), 8);
+                *pOut++ = (q7_t) __SSAT((sum4 >> out_shift), 8);
+
+                rowCnt--;
+            }
+
+            rowCnt = ch_im_out & 0x3;
+            while (rowCnt)
+            {
+                q7_t     *pB = colBuffer + row_shift;
+                const q7_t *pA = wt + row_shift;
+                q31_t     sum = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+                uint16_t  colCnt = (dim_kernel * dim_kernel);
+
+                row_shift += 1;
+
+                while (colCnt)
+                {
+                    q7_t      A1 = *pA;
+                    q7_t      B1 = *pB;
+                    pA += ch_im_in;
+                    pB += ch_im_in;
+                    sum += A1 * B1;
+
+                    colCnt--;
+                }
+                *pOut++ = (q7_t) __SSAT((sum >> out_shift), 8);
+                rowCnt--;
+            }
+
+            /* clear counter and pointers */
+            pBuffer = colBuffer;
+        }
+    }
+
+#else
+    /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
+    int       i_out_y, i_out_x, i_ch_out, i_ker_x, i_ker_y;
+    int       conv_out;
+
+    /* do some checking here, basically ch_im_in == ch_im_out */
+    if (ch_im_in != ch_im_out)
+    {
+        return ARM_MATH_SIZE_MISMATCH;
+    }
+
+    for (i_out_y = 0; i_out_y < dim_im_out; i_out_y++)
+    {
+        for (i_out_x = 0; i_out_x < dim_im_out; i_out_x++)
+        {
+            for (i_ch_out = 0; i_ch_out < ch_im_out; i_ch_out++)
+            {
+                // for each output
+                conv_out = ((q31_t)(bias[i_ch_out]) << bias_shift) + NN_ROUND(out_shift);
+                for (i_ker_y = 0; i_ker_y < dim_kernel; i_ker_y++)
+                {
+                    for (i_ker_x = 0; i_ker_x < dim_kernel; i_ker_x++)
+                    {
+                        int       in_row = stride * i_out_y + i_ker_y - padding;
+                        int       in_col = stride * i_out_x + i_ker_x - padding;
+                        if (in_row >= 0 && in_col >= 0 && in_row < dim_im_in && in_col < dim_im_in)
+                        {
+                            conv_out +=
+                                Im_in[(in_row *
+                                       dim_im_in +
+                                       in_col) *
+                                      ch_im_in +
+                                      i_ch_out] * wt[(i_ker_y * dim_kernel + i_ker_x) * ch_im_out + i_ch_out];
+                        }
+                    }
+                }
+                Im_out[(i_out_y * dim_im_out +
+                        i_out_x) * ch_im_out + i_ch_out] = (q7_t) __SSAT((conv_out >> out_shift), 8);
+            }
+        }
+    }
+
+#endif                          /* ARM_MATH_DSP */
+
+    /* Return to application */
+    return ARM_MATH_SUCCESS;
+
+}
+
+/**
+ * @} end of NNConv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_depthwise_separable_conv_HWC_q7_nonsquare.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_depthwise_separable_conv_HWC_q7_nonsquare.c
new file mode 100644
index 0000000..397f233
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_depthwise_separable_conv_HWC_q7_nonsquare.c
@@ -0,0 +1,411 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_depthwise_separable_conv_HWC_q7_nonsquare.c
+ * Description:  Q7 depthwise separable convolution function (non-square shape)
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup NNConv
+ * @{
+ */
+
+/**
+ * @brief Q7 depthwise separable convolution function (non-square shape)
+ * @param[in]       Im_in         pointer to input tensor
+ * @param[in]       dim_im_in_x   input tensor dimention x
+ * @param[in]       dim_im_in_y   input tensor dimention y
+ * @param[in]       ch_im_in      number of input tensor channels
+ * @param[in]       wt            pointer to kernel weights
+ * @param[in]       ch_im_out     number of filters, i.e., output tensor channels
+ * @param[in]       dim_kernel_x  filter kernel size x
+ * @param[in]       dim_kernel_y  filter kernel size y
+ * @param[in]       padding_x     padding sizes x
+ * @param[in]       padding_y     padding sizes y
+ * @param[in]       stride_x      convolution stride x
+ * @param[in]       stride_y      convolution stride y
+ * @param[in]       bias          pointer to bias
+ * @param[in]       bias_shift    amount of left-shift for bias
+ * @param[in]       out_shift     amount of right-shift for output
+ * @param[in,out]   Im_out        pointer to output tensor
+ * @param[in]       dim_im_out_x  output tensor dimension x
+ * @param[in]       dim_im_out_y  output tensor dimension y
+ * @param[in,out]   bufferA       pointer to buffer space for input 
+ * @param[in,out]   bufferB       pointer to buffer space for output
+ * @return     The function returns either
+ * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+ *
+ * This function is the version with full list of optimization tricks, but with
+ * some contraints:
+ *   ch_im_in is multiple of 2
+ *   ch_im_out is multiple of 2
+ */
+
+arm_status arm_depthwise_separable_conv_HWC_q7_nonsquare(const q7_t * Im_in,
+                                                         const uint16_t dim_im_in_x,
+                                                         const uint16_t dim_im_in_y,
+                                                         const uint16_t ch_im_in,
+                                                         const q7_t * wt,
+                                                         const uint16_t ch_im_out,
+                                                         const uint16_t dim_kernel_x,
+                                                         const uint16_t dim_kernel_y,
+                                                         const uint16_t padding_x,
+                                                         const uint16_t padding_y,
+                                                         const uint16_t stride_x,
+                                                         const uint16_t stride_y,
+                                                         const q7_t * bias,
+                                                         const uint16_t bias_shift,
+                                                         const uint16_t out_shift,
+                                                         q7_t * Im_out,
+                                                         const uint16_t dim_im_out_x,
+                                                         const uint16_t dim_im_out_y, 
+                                                         q15_t * bufferA, 
+                                                         q7_t * bufferB)
+{
+
+#if defined (ARM_MATH_DSP)
+    /* Run the following code for Cortex-M4 and Cortex-M7 */
+
+/*
+ * Implementation:
+ * There are 3 nested loop here:
+ * Inner loop: calculate each output value with MAC instruction over an accumulator
+ * Mid   loop: loop over different output channel
+ * Outer loop: loop over different output (x, y)
+ *
+ */
+
+    int16_t   i_out_y, i_out_x;
+    int16_t   i_ker_y, i_ker_x;
+    q7_t     *colBuffer = (q7_t *) bufferA;
+    q7_t     *pBuffer = colBuffer;
+    const q7_t *pBias = bias;
+    q7_t     *pOut = Im_out;
+    uint16_t  rowCnt;
+    uint16_t  row_shift;
+
+    /* do some checking here, basically ch_im_in == ch_im_out */
+    if (ch_im_in != ch_im_out)
+    {
+        return ARM_MATH_SIZE_MISMATCH;
+    }
+
+    for (i_out_y = 0; i_out_y < dim_im_out_y; i_out_y++)
+    {
+        for (i_out_x = 0; i_out_x < dim_im_out_x; i_out_x++)
+        {
+            /* we first do im2col here */
+            for (i_ker_y = i_out_y * stride_y - padding_y; i_ker_y < i_out_y * stride_y - padding_y + dim_kernel_y;
+                 i_ker_y++)
+            {
+                for (i_ker_x = i_out_x * stride_x - padding_x; i_ker_x < i_out_x * stride_x - padding_x + dim_kernel_x;
+                     i_ker_x++)
+                {
+                    if (i_ker_y < 0 || i_ker_y >= dim_im_in_y || i_ker_x < 0 || i_ker_x >= dim_im_in_x)
+                    {
+                        /* arm_fill_q7(0, pBuffer, ch_im_in); */
+                        memset(pBuffer, 0, ch_im_in);
+                    } else
+                    {
+                        /* arm_copy_q7((q7_t *) Im_in + (i_ker_y * dim_im_in_x + i_ker_x) * ch_im_in, pBuffer, ch_im_in); */
+                        memcpy(pBuffer, (q7_t *) Im_in + (i_ker_y * dim_im_in_x + i_ker_x) * ch_im_in, ch_im_in);
+                    }
+                    pBuffer += ch_im_in;
+                }
+            }
+
+            /* we will do the computation here for each channel */
+            rowCnt = ch_im_out >> 2;
+            row_shift = 0;
+            pBias = bias;
+
+            while (rowCnt)
+            {
+                q31_t     sum =  ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+                q31_t     sum2 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+                q31_t     sum3 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+                q31_t     sum4 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+
+                uint16_t  colCnt = (dim_kernel_x * dim_kernel_y) >> 1;
+                q7_t     *pB = colBuffer + row_shift;
+                const q7_t *pA = wt + row_shift;
+                row_shift += 4;
+
+#ifdef USE_INTRINSIC
+
+#ifndef ARM_MATH_BIG_ENDIAN
+
+                while (colCnt)
+                {
+                    q31_t     inA1, inA2, inB1, inB2, opA, opB;
+
+                    inB1 = *__SIMD32(pB);
+                    pB += ch_im_in;
+                    opB = *__SIMD32(pB);
+                    pB += ch_im_in;
+                    inB2 = __PKHTB(opB, inB1, 16);
+                    inB1 = __PKHBT(inB1, opB, 16);
+                    inA1 = *__SIMD32(pA);
+                    pA += ch_im_in;
+                    opB = *__SIMD32(pA);
+                    pA += ch_im_in;
+                    inA2 = __PKHTB(opB, inA1, 16);
+                    inA1 = __PKHBT(inA1, opB, 16);
+                    opA = __SXTB16(inA1);
+                    opB = __SXTB16(inB1);
+                    sum = __SMLAD(opA, opB, sum);
+                    opA = __SXTB16(__ROR(inA1, 8));
+                    opB = __SXTB16(__ROR(inB1, 8));
+                    sum2 = __SMLAD(opA, opB, sum2);
+                    opA = __SXTB16(inA2);
+                    opB = __SXTB16(inB2);
+                    sum3 = __SMLAD(opA, opB, sum3);
+                    opA = __SXTB16(__ROR(inA2, 8));
+                    opB = __SXTB16(__ROR(inB2, 8));
+                    sum4 = __SMLAD(opA, opB, sum4);
+                    colCnt--;
+                }
+#else
+
+                while (colCnt)
+                {
+                    q31_t     inA1, inA2, inB1, inB2, opA, opB;
+
+                    inB1 = *__SIMD32(pB);
+                    pB += ch_im_in;
+                    opB = *__SIMD32(pB);
+                    pB += ch_im_in;
+                    inB2 = __PKHBT(opB, inB1, 16);
+                    inB1 = __PKHTB(inB1, opB, 16);
+                    inA1 = *__SIMD32(pA);
+                    pA += ch_im_in;
+                    opB = *__SIMD32(pA);
+                    pA += ch_im_in;
+                    inA2 = __PKHBT(opB, inA1, 16);
+                    inA1 = __PKHTB(inA1, opB, 16);
+                    opA = __SXTB16(inA1);
+                    opB = __SXTB16(inB1);
+                    sum2 = __SMLAD(opA, opB, sum2);
+                    opA = __SXTB16(__ROR(inA1, 8));
+                    opB = __SXTB16(__ROR(inB1, 8));
+                    sum = __SMLAD(opA, opB, sum);
+                    opA = __SXTB16(inA2);
+                    opB = __SXTB16(inB2);
+                    sum4 = __SMLAD(opA, opB, sum4);
+                    opA = __SXTB16(__ROR(inA2, 8));
+                    opB = __SXTB16(__ROR(inB2, 8));
+                    sum3 = __SMLAD(opA, opB, sum3);
+                    colCnt--;
+                }
+
+#endif                          /* ARM_MATH_BIG_ENDIAN */
+
+#else
+
+#ifndef ARM_MATH_BIG_ENDIAN
+                //  r0    r1    r2    r3    r4   r5
+                // inA1, inA2, inB1, inB2, opA, opB
+                asm volatile ("COL_LOOP:\n"
+                              "ldr.w r2, [%[pB], #0]\n"
+                              "add.w %[pB], %[pB], %[ch_im_in]\n"
+                              "ldr.w r5, [%[pB], #0]\n"
+                              "add.w %[pB], %[pB], %[ch_im_in]\n"
+                              "pkhtb r3, r5, r2, ASR #16\n"
+                              "pkhbt r2, r2, r5, LSL #16\n"
+                              "ldr.w r0, [%[pA], #0]\n"
+                              "add.w %[pA], %[pA], %[ch_im_in]\n"
+                              "ldr.w r5, [%[pA], #0]\n"
+                              "add.w %[pA], %[pA], %[ch_im_in]\n"
+                              "pkhtb r1, r5, r0, ASR #16\n"
+                              "pkhbt r0, r0, r5, LSL #16\n"
+                              "sxtb16 r4, r0\n"
+                              "sxtb16 r5, r2\n"
+                              "smlad %[sum], r4, r5, %[sum]\n"
+                              "mov.w r4, r0, ror #8\n"
+                              "mov.w r5, r2, ror #8\n"
+                              "sxtb16 r4, r4\n"
+                              "sxtb16 r5, r5\n"
+                              "smlad %[sum2], r4, r5, %[sum2]\n"
+                              "sxtb16 r4, r1\n"
+                              "sxtb16 r5, r3\n"
+                              "smlad %[sum3], r4, r5, %[sum3]\n"
+                              "mov.w r4, r1, ror #8\n"
+                              "mov.w r5, r3, ror #8\n"
+                              "sxtb16 r4, r4\n"
+                              "sxtb16 r5, r5\n"
+                              "smlad %[sum4], r4, r5, %[sum4]\n"
+                              "subs %[colCnt], #1\n"
+                              "bne COL_LOOP\n":[sum] "+r"(sum),[sum2] "+r"(sum2),[sum3] "+r"(sum3),
+                              [sum4] "+r"(sum4),[pB] "+r"(pB),[pA] "+r"(pA):[colCnt] "r"(colCnt),
+                              [ch_im_in] "r"(ch_im_in):"r0", "r1", "r2", "r3", "r4", "r5");
+#else
+                //  r0    r1    r2    r3    r4   r5
+                // inA1, inA2, inB1, inB2, opA, opB
+                asm volatile ("COL_LOOP:\n"
+                              "ldr.w r2, [%[pB], #0]\n"
+                              "add.w %[pB], %[pB], %[ch_im_in]\n"
+                              "ldr.w r5, [%[pB], #0]\n"
+                              "add.w %[pB], %[pB], %[ch_im_in]\n"
+                              "pkhbt r3, r5, r2, LSL #16\n"
+                              "pkhtb r2, r2, r5, ASR #16\n"
+                              "ldr.w r0, [%[pA], #0]\n"
+                              "add.w %[pA], %[pA], %[ch_im_in]\n"
+                              "ldr.w r5, [%[pA], #0]\n"
+                              "add.w %[pA], %[pA], %[ch_im_in]\n"
+                              "pkhbt r1, r5, r0, LSL #16\n"
+                              "pkhtb r0, r0, r5, ASR #16\n"
+                              "sxtb16 r4, r0\n"
+                              "sxtb16 r5, r2\n"
+                              "smlad %[sum2], r4, r5, %[sum2]\n"
+                              "mov.w r4, r0, ror #8\n"
+                              "mov.w r5, r2, ror #8\n"
+                              "sxtb16 r4, r4\n"
+                              "sxtb16 r5, r5\n"
+                              "smlad %[sum], r4, r5, %[sum]\n"
+                              "sxtb16 r4, r1\n"
+                              "sxtb16 r5, r3\n"
+                              "smlad %[sum4], r4, r5, %[sum4]\n"
+                              "mov.w r4, r1, ror #8\n"
+                              "mov.w r5, r3, ror #8\n"
+                              "sxtb16 r4, r4\n"
+                              "sxtb16 r5, r5\n"
+                              "smlad %[sum3], r4, r5, %[sum3]\n"
+                              "subs %[colCnt], #1\n"
+                              "bne COL_LOOP\n":[sum] "+r"(sum),[sum2] "+r"(sum2),[sum3] "+r"(sum3),
+                              [sum4] "+r"(sum4),[pB] "+r"(pB),[pA] "+r"(pA):[colCnt] "r"(colCnt),
+                              [ch_im_in] "r"(ch_im_in):"r0", "r1", "r2", "r3", "r4", "r5");
+#endif                          /*ARM_MATH_BIG_ENDIAN */
+
+#endif                          /* USE_INTRINSIC */
+
+                colCnt = (dim_kernel_x * dim_kernel_y) & 0x1;
+                while (colCnt)
+                {
+                    union arm_nnword inA, inB;
+                    inA.word = *__SIMD32(pA);
+                    pA += ch_im_in;
+                    inB.word = *__SIMD32(pB);
+                    pB += ch_im_in;
+                    sum += inA.bytes[0] * inB.bytes[0];
+                    sum2 += inA.bytes[1] * inB.bytes[1];
+                    sum3 += inA.bytes[2] * inB.bytes[2];
+                    sum4 += inA.bytes[3] * inB.bytes[3];
+                    colCnt--;
+                }
+
+                *pOut++ = (q7_t) __SSAT((sum >> out_shift), 8);
+                *pOut++ = (q7_t) __SSAT((sum2 >> out_shift), 8);
+                *pOut++ = (q7_t) __SSAT((sum3 >> out_shift), 8);
+                *pOut++ = (q7_t) __SSAT((sum4 >> out_shift), 8);
+
+                rowCnt--;
+            }
+
+            rowCnt = ch_im_out & 0x3;
+            while (rowCnt)
+            {
+                q7_t     *pB = colBuffer + row_shift;
+                const q7_t *pA = wt + row_shift;
+                q31_t     sum = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+                uint16_t  colCnt = (dim_kernel_x * dim_kernel_y);
+
+                row_shift += 1;
+
+                while (colCnt)
+                {
+                    q7_t      A1 = *pA;
+                    q7_t      B1 = *pB;
+                    pA += ch_im_in;
+                    pB += ch_im_in;
+                    sum += A1 * B1;
+
+                    colCnt--;
+                }
+                *pOut++ = (q7_t) __SSAT((sum >> out_shift), 8);
+                rowCnt--;
+            }
+
+            // clear counter and pointers
+            pBuffer = colBuffer;
+        }
+    }
+
+#else
+    /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
+    int       i_out_y, i_out_x, i_ch_out;
+    int       i_ker_y, i_ker_x; 
+
+    /* do some checking here, basically ch_im_in == ch_im_out */
+    if (ch_im_in != ch_im_out)
+    {
+        return ARM_MATH_SIZE_MISMATCH;
+    }
+
+    for (i_out_y = 0; i_out_y < dim_im_out_y; i_out_y++)
+    {
+        for (i_out_x = 0; i_out_x < dim_im_out_x; i_out_x++)
+        {
+            for (i_ch_out = 0; i_ch_out < ch_im_out; i_ch_out++)
+            {
+                // for each output 
+                int       conv_out = ((q31_t)(bias[i_ch_out]) << bias_shift) + NN_ROUND(out_shift);
+                for (i_ker_y = 0; i_ker_y < dim_kernel_y; i_ker_y++)
+                {
+                    for (i_ker_x = 0; i_ker_x < dim_kernel_x; i_ker_x++)
+                    {
+                        int       in_row = stride_y * i_out_y + i_ker_y - padding_y;
+                        int       in_col = stride_x * i_out_x + i_ker_x - padding_x;
+                        if (in_row >= 0 && in_col >= 0 && in_row < dim_im_in_y && in_col < dim_im_in_x)
+                        {
+                            conv_out += Im_in[(in_row * dim_im_in_x + in_col) * ch_im_in + i_ch_out] *                        
+                                wt[(i_ker_y * dim_kernel_x + i_ker_x) * ch_im_out + i_ch_out];
+                        }
+                    }
+                }
+                Im_out[(i_out_y * dim_im_out_x + i_out_x) * ch_im_out + i_ch_out] =
+                    (q7_t) __SSAT((conv_out >> out_shift), 8);
+            }
+        }
+    }
+
+#endif                          /* ARM_MATH_DSP */
+
+
+    /* Return to application */
+    return ARM_MATH_SUCCESS;
+
+}
+
+/**
+ * @} end of NNConv group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_q7_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_q7_q15.c
new file mode 100644
index 0000000..a4adc5d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_q7_q15.c
@@ -0,0 +1,187 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_nn_mat_mult_kernel_q7_q15.c
+ * Description:  Matrix-multiplication function for convolution
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+  /**
+   * @brief Matrix-multiplication function for convolution
+   * @param[in]       pA          pointer to operand A
+   * @param[in]       pInBuffer   pointer to operand B, always conssists of 2 vectors
+   * @param[in]       ch_im_out   numRow of A
+   * @param[in]       numCol_A    numCol of A
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in]       bias        the bias
+   * @param[in,out]   pOut        pointer to output
+   * @return     The function returns the incremented output pointer
+   *
+   * @details
+   *
+   * This function does the matrix multiplication with weight matrix
+   * and 2 columns from im2col. 
+   */
+
+q7_t     *arm_nn_mat_mult_kernel_q7_q15(const q7_t * pA,
+                                        const q15_t * pInBuffer,
+                                        const uint16_t ch_im_out,
+                                        const uint16_t numCol_A,
+                                        const uint16_t bias_shift,
+                                        const uint16_t out_shift, 
+                                        const q7_t * bias, 
+                                        q7_t * pOut)
+{
+#if defined (ARM_MATH_DSP)
+    /* set up the second output pointers */
+    q7_t     *pOut2 = pOut + ch_im_out;
+    const q7_t *pBias = bias;
+
+    uint16_t  rowCnt = ch_im_out >> 1;
+    /* this loop over rows in A */
+    while (rowCnt)
+    {
+        /* setup pointers for B */
+        const q15_t *pB = pInBuffer;
+        const q15_t *pB2 = pB + numCol_A;
+
+        /* align the second pointer for A */
+        const q7_t *pA2 = pA + numCol_A;
+
+        /* init the sum with bias */
+        q31_t     sum =  ((q31_t)(*pBias) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum2 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum3 = ((q31_t)(*pBias) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum4 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+
+        uint16_t  colCnt = numCol_A >> 2;
+        /* accumulate over the vector */
+        while (colCnt)
+        {
+            q31_t     inA11, inA12, inA21, inA22;
+            q31_t     inB1 = *__SIMD32(pB)++;
+            q31_t     inB2 = *__SIMD32(pB2)++;
+
+            pA = (q7_t *) read_and_pad((void *)pA, &inA11, &inA12);
+            pA2 = (q7_t *) read_and_pad((void *)pA2, &inA21, &inA22);
+
+            sum = __SMLAD(inA11, inB1, sum);
+            sum2 = __SMLAD(inA11, inB2, sum2);
+            sum3 = __SMLAD(inA21, inB1, sum3);
+            sum4 = __SMLAD(inA21, inB2, sum4);
+
+            inB1 = *__SIMD32(pB)++;
+            inB2 = *__SIMD32(pB2)++;
+
+            sum = __SMLAD(inA12, inB1, sum);
+            sum2 = __SMLAD(inA12, inB2, sum2);
+            sum3 = __SMLAD(inA22, inB1, sum3);
+            sum4 = __SMLAD(inA22, inB2, sum4);
+
+            colCnt--;
+        }                       /* while over colCnt */
+        colCnt = numCol_A & 0x3;
+        while (colCnt)
+        {
+            q7_t      inA1 = *pA++;
+            q15_t     inB1 = *pB++;
+            q7_t      inA2 = *pA2++;
+            q15_t     inB2 = *pB2++;
+
+            sum += inA1 * inB1;
+            sum2 += inA1 * inB2;
+            sum3 += inA2 * inB1;
+            sum4 += inA2 * inB2;
+            colCnt--;
+        }                       /* while over colCnt */
+        *pOut++ = (q7_t) __SSAT((sum >> out_shift), 8);
+        *pOut++ = (q7_t) __SSAT((sum3 >> out_shift), 8);
+        *pOut2++ = (q7_t) __SSAT((sum2 >> out_shift), 8);
+        *pOut2++ = (q7_t) __SSAT((sum4 >> out_shift), 8);
+
+        /* skip the row computed with A2 */
+        pA += numCol_A;
+        rowCnt--;
+    }                           /* for over ch_im_out */
+
+    /* compute left-over row if any */
+    if (ch_im_out & 0x1)
+    {
+        /* setup pointers for B */
+        const q15_t *pB = pInBuffer;
+        const q15_t *pB2 = pB + numCol_A;
+
+        /* load the bias */
+        q31_t     sum = ((q31_t)(*pBias) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum2 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+
+        uint16_t  colCnt = numCol_A >> 2;
+        while (colCnt)
+        {
+            q31_t     inA11, inA12;
+            q31_t     inB1 = *__SIMD32(pB)++;
+            q31_t     inB2 = *__SIMD32(pB2)++;
+
+            pA = (q7_t *) read_and_pad((void *)pA, &inA11, &inA12);
+
+            sum = __SMLAD(inA11, inB1, sum);
+            sum2 = __SMLAD(inA11, inB2, sum2);
+
+            inB1 = *__SIMD32(pB)++;
+            inB2 = *__SIMD32(pB2)++;
+            sum = __SMLAD(inA12, inB1, sum);
+            sum2 = __SMLAD(inA12, inB2, sum2);
+
+            colCnt--;
+        }
+        colCnt = numCol_A & 0x3;
+        while (colCnt)
+        {
+            q7_t      inA1 = *pA++;
+            q15_t     inB1 = *pB++;
+            q15_t     inB2 = *pB2++;
+
+            sum += inA1 * inB1;
+            sum2 += inA1 * inB2;
+            colCnt--;
+        }
+
+        *pOut++ = (q7_t) __SSAT((sum >> out_shift), 8);
+        *pOut2++ = (q7_t) __SSAT((sum2 >> out_shift), 8);
+    }
+
+    pOut += ch_im_out;
+
+    /* return the new output pointer with offset */
+    return pOut;
+#else
+    /* To be completed */
+    return NULL;
+#endif                          /* ARM_MATH_DSP */
+
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_q7_q15_reordered.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_q7_q15_reordered.c
new file mode 100644
index 0000000..deef7c6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_q7_q15_reordered.c
@@ -0,0 +1,138 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_nn_mat_mult_kernel_q7_q15_reordered.c
+ * Description:  Matrix-multiplication function for convolution with reordered columns
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ * -------------------------------------------------------------------- */
+
+#include "arm_nnfunctions.h"
+#include "arm_math.h"
+
+  /**
+   * @brief Matrix-multiplication function for convolution with reordered columns
+   * @param[in]       pA          pointer to operand A
+   * @param[in]       pInBuffer   pointer to operand B, always conssists of 2 vectors
+   * @param[in]       ch_im_out   numRow of A
+   * @param[in]       numCol_A    numCol of A
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in]       bias        the bias
+   * @param[in,out]   pOut        pointer to output
+   * @return     The function returns the incremented output pointer
+   *
+   * @details
+   *
+   * This function assumes that data in pInBuffer are reordered
+   */
+
+q7_t     *arm_nn_mat_mult_kernel_q7_q15_reordered(const q7_t * pA,
+                                                  const q15_t * pInBuffer,
+                                                  const uint16_t ch_im_out,
+                                                  const uint16_t numCol_A,
+                                                  const uint16_t bias_shift,
+                                                  const uint16_t out_shift, 
+                                                  const q7_t * bias, 
+                                                  q7_t * pOut)
+{
+
+#if defined (ARM_MATH_DSP)
+    /* set up the second output pointers */
+    q7_t     *pOut2 = pOut + ch_im_out;
+    int       i;
+
+    /* this loop over rows in A */
+    for (i = 0; i < ch_im_out; i += 2)
+    {
+        /* setup pointers for B */
+        const q15_t *pB = pInBuffer;
+        const q15_t *pB2 = pB + numCol_A;
+
+        /* align the second pointer for A */
+        const q7_t *pA2 = pA + numCol_A;
+
+        /* init the sum with bias */
+        q31_t     sum =  ((q31_t)(bias[i]) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum2 = ((q31_t)(bias[i]) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum3 = ((q31_t)(bias[i + 1]) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum4 = ((q31_t)(bias[i + 1]) << bias_shift) + NN_ROUND(out_shift);
+
+        uint16_t  colCnt = numCol_A >> 2;
+        /* accumulate over the vector */
+        while (colCnt)
+        {
+            q31_t     inA11, inA12, inA21, inA22;
+            q31_t     inB1 = *__SIMD32(pB)++;
+            q31_t     inB2 = *__SIMD32(pB2)++;
+
+            pA = (q7_t *) read_and_pad_reordered((void *)pA, &inA11, &inA12);
+            pA2 = (q7_t *) read_and_pad_reordered((void *)pA2, &inA21, &inA22);
+
+            sum = __SMLAD(inA11, inB1, sum);
+            sum2 = __SMLAD(inA11, inB2, sum2);
+            sum3 = __SMLAD(inA21, inB1, sum3);
+            sum4 = __SMLAD(inA21, inB2, sum4);
+
+            inB1 = *__SIMD32(pB)++;
+            inB2 = *__SIMD32(pB2)++;
+
+            sum = __SMLAD(inA12, inB1, sum);
+            sum2 = __SMLAD(inA12, inB2, sum2);
+            sum3 = __SMLAD(inA22, inB1, sum3);
+            sum4 = __SMLAD(inA22, inB2, sum4);
+
+            colCnt--;
+        }                       /* while over colCnt */
+        colCnt = numCol_A & 0x3;
+        while (colCnt)
+        {
+            q7_t      inA1 = *pA++;
+            q15_t     inB1 = *pB++;
+            q7_t      inA2 = *pA2++;
+            q15_t     inB2 = *pB2++;
+
+            sum += inA1 * inB1;
+            sum2 += inA1 * inB2;
+            sum3 += inA2 * inB1;
+            sum4 += inA2 * inB2;
+            colCnt--;
+        }                       /* while over colCnt */
+        *pOut++ = (q7_t) __SSAT((sum >> out_shift), 8);
+        *pOut++ = (q7_t) __SSAT((sum3 >> out_shift), 8);
+        *pOut2++ = (q7_t) __SSAT((sum2 >> out_shift), 8);
+        *pOut2++ = (q7_t) __SSAT((sum4 >> out_shift), 8);
+
+        /* skip the row computed with A2 */
+        pA += numCol_A;
+    }                           /* for over ch_im_out */
+
+    pOut += ch_im_out;
+
+    /* return the new output pointer with offset */
+    return pOut;
+#else
+    /* To be completed */
+    return NULL;
+#endif                          /* ARM_MATH_DSP */
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_mat_q7_vec_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_mat_q7_vec_q15.c
new file mode 100644
index 0000000..2746967
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_mat_q7_vec_q15.c
@@ -0,0 +1,199 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_fully_connected_mat_q7_vec_q15.c
+ * Description:  Mixed Q15-Q7 fully-connected layer function
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup FC
+ * @{
+ */
+
+  /**
+   * @brief Mixed Q15-Q7 fully-connected layer function
+   * @param[in]       pV          pointer to input vector
+   * @param[in]       pM          pointer to matrix weights
+   * @param[in]       dim_vec     length of the vector
+   * @param[in]       num_of_rows number of rows in weight matrix
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in]       bias        pointer to bias
+   * @param[in,out]   pOut        pointer to output vector
+   * @param[in,out]   vec_buffer  pointer to buffer space for input
+   * @return     The function returns <code>ARM_MATH_SUCCESS</code>
+   *
+   * @details
+   *
+   * <b>Buffer size:</b>
+   *
+   * vec_buffer size: 0
+   *
+   *  Q7_Q15 version of the fully connected layer
+   *
+   *  Weights are in q7_t and Activations are in q15_t
+   *
+   */
+
+arm_status
+arm_fully_connected_mat_q7_vec_q15(const q15_t * pV,
+                                   const q7_t * pM,
+                                   const uint16_t dim_vec,
+                                   const uint16_t num_of_rows,
+                                   const uint16_t bias_shift,
+                                   const uint16_t out_shift, 
+                                   const q7_t * bias, 
+                                   q15_t * pOut, 
+                                   q15_t * vec_buffer)
+{
+
+#if defined (ARM_MATH_DSP)
+    /* Run the following code for Cortex-M4 and Cortex-M7 */
+
+    const q7_t *pB = pM;
+    const q7_t *pB2;
+    q15_t    *pO = pOut;
+    const q7_t *pBias = bias;
+    const q15_t *pA = pV;
+
+    uint16_t  rowCnt = num_of_rows >> 1;
+
+    while (rowCnt)
+    {
+        q31_t     sum =  ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum2 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        uint16_t  colCnt = dim_vec >> 2;
+
+        pA = pV;
+        pB2 = pB + dim_vec;
+
+        while (colCnt)
+        {
+            q31_t     inV, inM11, inM12, inM21, inM22;
+            pB = (q7_t *) read_and_pad((void *)pB, &inM11, &inM12);
+            pB2 = (q7_t *) read_and_pad((void *)pB2, &inM21, &inM22);
+
+            inV = *__SIMD32(pA)++;
+
+            sum = __SMLAD(inV, inM11, sum);
+            sum2 = __SMLAD(inV, inM21, sum2);
+
+            inV = *__SIMD32(pA)++;
+
+            sum = __SMLAD(inV, inM12, sum);
+            sum2 = __SMLAD(inV, inM22, sum2);
+
+            colCnt--;
+        }
+        colCnt = dim_vec & 0x3;
+        while (colCnt)
+        {
+            q15_t     inV = *pA++;
+            q7_t      inM = *pB++;
+            q7_t      inM2 = *pB2++;
+
+            sum += inV * inM;
+            sum2 += inV * inM2;
+            colCnt--;
+        }                       /* while over colCnt */
+        *pO++ = (q15_t) (__SSAT((sum >> out_shift), 16));
+        *pO++ = (q15_t) (__SSAT((sum2 >> out_shift), 16));
+
+        /*adjust the pointers and counters */
+        pB += dim_vec;
+        rowCnt--;
+    }
+
+    /* left-over part of the rows */
+    rowCnt = num_of_rows & 0x1;
+
+    while (rowCnt)
+    {
+        q31_t     sum = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        uint16_t  colCnt = dim_vec >> 2;
+
+        pA = pV;
+
+        while (colCnt)
+        {
+            q31_t     inV1, inV2, inM11, inM12;
+
+            pB = (q7_t *) read_and_pad((void *)pB, &inM11, &inM12);
+
+            inV1 = *__SIMD32(pA)++;
+            sum = __SMLAD(inV1, inM11, sum);
+
+            inV2 = *__SIMD32(pA)++;
+            sum = __SMLAD(inV2, inM12, sum);
+
+            colCnt--;
+        }
+
+        /* left-over of the vector */
+        colCnt = dim_vec & 0x3;
+        while (colCnt)
+        {
+            q15_t     inV = *pA++;
+            q7_t      inM = *pB++;
+            sum += inV * inM;
+            colCnt--;
+        }
+
+        *pO++ = (q15_t) (__SSAT((sum >> out_shift), 16));
+
+        rowCnt--;
+    }
+
+#else
+    int       i, j;
+    /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
+    for (i = 0; i < num_of_rows; i++)
+    {
+        int       ip_out = ((q31_t)(bias[i]) << bias_shift) + NN_ROUND(out_shift);
+        for (j = 0; j < dim_vec; j++)
+        {
+            ip_out += pV[j] * pM[i * dim_vec + j];
+        }
+        pOut[i] = (q15_t) __SSAT((ip_out >> out_shift), 16);
+    }
+
+#endif                          /* ARM_MATH_DSP */
+
+    /* Return to ARM_MATH_SUCCESS */
+    return (ARM_MATH_SUCCESS);
+
+}
+
+/**
+ * @} end of FC group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_mat_q7_vec_q15_opt.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_mat_q7_vec_q15_opt.c
new file mode 100644
index 0000000..7be156f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_mat_q7_vec_q15_opt.c
@@ -0,0 +1,403 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_fully_connected_mat_q7_vec_q15_opt.c
+ * Description:  Mixed Q15-Q7 opt fully-connected layer function
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup FC
+ * @{
+ */
+
+  /**
+   * @brief Mixed Q15-Q7 opt fully-connected layer function
+   * @param[in]       pV          pointer to input vector
+   * @param[in]       pM          pointer to matrix weights
+   * @param[in]       dim_vec     length of the vector
+   * @param[in]       num_of_rows number of rows in weight matrix
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in]       bias        pointer to bias
+   * @param[in,out]   pOut        pointer to output vector
+   * @param[in,out]   vec_buffer  pointer to buffer space for input
+   * @return     The function returns <code>ARM_MATH_SUCCESS</code>
+   *
+   * @details
+   *
+   * <b>Buffer size:</b>
+   *
+   * vec_buffer size: 0
+   *
+   *  Q7_Q15 version of the fully connected layer
+   *
+   *  Weights are in q7_t and Activations are in q15_t
+   *
+   *  Limitation: x4 version requires weight reordering to work
+   *
+   *  Here we use only one pointer to read 4 rows in the weight
+   *  matrix. So if the original q7_t matrix looks like this:
+   *
+   *  | a11 | a12 | a13 | a14 | a15 | a16 | a17 |
+   *
+   *  | a21 | a22 | a23 | a24 | a25 | a26 | a27 |
+   *
+   *  | a31 | a32 | a33 | a34 | a35 | a36 | a37 |
+   *
+   *  | a41 | a42 | a43 | a44 | a45 | a46 | a47 |
+   *
+   *  | a51 | a52 | a53 | a54 | a55 | a56 | a57 |
+   *
+   *  | a61 | a62 | a63 | a64 | a65 | a66 | a67 |
+   *
+   *  We operates on multiple-of-4 rows, so the first four rows becomes
+   *
+   *  | a11 | a21 | a12 | a22 | a31 | a41 | a32 | a42 |
+   *
+   *  | a13 | a23 | a14 | a24 | a33 | a43 | a34 | a44 |
+   *
+   *  | a15 | a25 | a16 | a26 | a35 | a45 | a36 | a46 |
+   *
+   *  The column left over will be in-order.
+   *  which is:
+   *  | a17 | a27 | a37 | a47 |
+   *
+   *  For the left-over rows, we do 1x1 computation, so the data remains
+   *  as its original order. 
+   *
+   *  So the stored weight matrix looks like this:
+   *
+   *  | a11 | a21 | a12 | a22 | a31 | a41 |
+   *
+   *  | a32 | a42 | a13 | a23 | a14 | a24 |
+   *
+   *  | a33 | a43 | a34 | a44 | a15 | a25 |
+   *
+   *  | a16 | a26 | a35 | a45 | a36 | a46 |
+   *
+   *  | a17 | a27 | a37 | a47 | a51 | a52 |
+   *
+   *  | a53 | a54 | a55 | a56 | a57 | a61 |
+   *
+   *  | a62 | a63 | a64 | a65 | a66 | a67 |
+   *
+   */
+
+arm_status
+arm_fully_connected_mat_q7_vec_q15_opt(const q15_t * pV,
+                                       const q7_t * pM,
+                                       const uint16_t dim_vec,
+                                       const uint16_t num_of_rows,
+                                       const uint16_t bias_shift,
+                                       const uint16_t out_shift, const q7_t * bias, q15_t * pOut, q15_t * vec_buffer)
+{
+
+#if defined (ARM_MATH_DSP)
+    /* Run the following code for Cortex-M4 and Cortex-M7 */
+
+    const q7_t *pB = pM;
+    q15_t    *pO = pOut;
+    const q7_t *pBias = bias;
+    const q15_t *pA = pV;
+
+    uint16_t  rowCnt = num_of_rows >> 2;
+
+    while (rowCnt)
+    {
+        q31_t     sum =  ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum2 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum3 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum4 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+
+        uint16_t  colCnt = dim_vec >> 1;
+
+        pA = pV;
+
+#ifdef USE_INTRINSIC
+
+#ifndef ARM_MATH_BIG_ENDIAN
+
+        while (colCnt)
+        {
+            q31_t     inM11, inM12, inM13, inM14;
+            q31_t     inV;
+
+            inV = *__SIMD32(pA)++;
+            inM11 = *__SIMD32(pB)++;
+            inM12 = __SXTB16(__ROR(inM11, 8));
+            inM11 = __SXTB16(inM11);
+            sum = __SMLAD(inM11, inV, sum);
+            sum2 = __SMLAD(inM12, inV, sum2);
+            inM13 = *__SIMD32(pB)++;
+            inM14 = __SXTB16(__ROR(inM13, 8));
+            inM13 = __SXTB16(inM13);
+            sum3 = __SMLAD(inM13, inV, sum3);
+            sum4 = __SMLAD(inM14, inV, sum4);
+            colCnt--;
+        }
+
+#else
+
+        while (colCnt)
+        {
+            q31_t     inM11, inM12, inM13, inM14;
+            q31_t     inV;
+
+            inV = *__SIMD32(pA)++;
+            inM11 = *__SIMD32(pB)++;
+            inM12 = __SXTB16(__ROR(inM11, 8));
+            inM11 = __SXTB16(inM11);
+            sum = __SMLAD(inM12, inV, sum);
+            sum2 = __SMLAD(inM11, inV, sum2);
+            inM13 = *__SIMD32(pB)++;
+            inM14 = __SXTB16(__ROR(inM13, 8));
+            inM13 = __SXTB16(inM13);
+            sum3 = __SMLAD(inM14, inV, sum3);
+            sum4 = __SMLAD(inM13, inV, sum4);
+            colCnt--;
+        }
+
+#endif                          /* ARM_MATH_BIG_ENDIAN */
+
+#else
+
+        /*
+         * register needed:
+         * loop counter: colCnt
+         * accumulators: sum, sum2, sum3, sum4
+         * pointers: pB, pA
+         * weight data: inM11, inM12, inM13, inM14
+         * activation data: inV
+         */
+
+#ifndef ARM_MATH_BIG_ENDIAN
+        asm volatile ("COL_LOOP_%=:\n"
+                      "ldr.w r4, [%[pA]], #4\n"
+                      "ldr.w r1, [%[pB]], #8\n"
+                      "mov.w r0, r1, ror #8\n"
+                      "sxtb16 r0, r0\n"
+                      "sxtb16 r1, r1\n"
+                      "smlad %[sum], r4, r1, %[sum]\n"
+                      "smlad %[sum2], r4, r0, %[sum2]\n"
+                      "ldr.w r3, [%[pB], #-4]\n"
+                      "mov.w r2, r3, ror #8\n"
+                      "sxtb16 r2, r2\n"
+                      "sxtb16 r3, r3\n"
+                      "smlad %[sum3], r4, r3, %[sum3]\n"
+                      "smlad %[sum4], r4, r2, %[sum4]\n"
+                      "subs %[colCnt], #1\n"
+                      "bne COL_LOOP_%=\n":[sum] "+r"(sum),
+                      [sum2] "+r"(sum2),[sum3] "+r"(sum3),
+                      [sum4] "+r"(sum4),[pB] "+r"(pB),[pA] "+r"(pA):[colCnt] "r"(colCnt):"r0", "r1", "r2", "r3", "r4");
+#else
+        asm volatile ("COL_LOOP_%=:\n"
+                      "ldr.w r4, [%[pA]], #4\n"
+                      "ldr.w r1, [%[pB]], #8\n"
+                      "mov.w r0, r1, ror #8\n"
+                      "sxtb16 r0, r0\n"
+                      "sxtb16 r1, r1\n"
+                      "smlad %[sum], r4, r0, %[sum]\n"
+                      "smlad %[sum2], r4, r1, %[sum2]\n"
+                      "ldr.w r3, [%[pB], #-4]\n"
+                      "mov.w r2, r3, ror #8\n"
+                      "sxtb16 r2, r2\n"
+                      "sxtb16 r3, r3\n"
+                      "smlad %[sum3], r4, r2, %[sum3]\n"
+                      "smlad %[sum4], r4, r3, %[sum4]\n"
+                      "subs %[colCnt], #1\n"
+                      "bne COL_LOOP_%=\n":[sum] "+r"(sum),
+                      [sum2] "+r"(sum2),[sum3] "+r"(sum3),
+                      [sum4] "+r"(sum4),[pB] "+r"(pB),[pA] "+r"(pA):[colCnt] "r"(colCnt):"r0", "r1", "r2", "r3", "r4");
+#endif                          /* ARM_MATH_BIG_ENDIAN */
+
+#endif                          /* USE_INTRINSIC */
+
+        colCnt = dim_vec & 0x1;
+        while (colCnt)
+        {
+            q15_t     inV = *pA++;
+            q7_t      inM = *pB++;
+            q7_t      inM2 = *pB++;
+            q7_t      inM3 = *pB++;
+            q7_t      inM4 = *pB++;
+
+            sum += inV * inM;
+            sum2 += inV * inM2;
+            sum3 += inV * inM3;
+            sum4 += inV * inM4;
+            colCnt--;
+        }                       /* while over colCnt */
+        *pO++ = (q15_t) (__SSAT((sum >> out_shift), 16));
+        *pO++ = (q15_t) (__SSAT((sum2 >> out_shift), 16));
+        *pO++ = (q15_t) (__SSAT((sum3 >> out_shift), 16));
+        *pO++ = (q15_t) (__SSAT((sum4 >> out_shift), 16));
+
+        /* adjust the pointers and counters */
+        rowCnt--;
+    }
+
+    /* left-over part of the rows */
+    rowCnt = num_of_rows & 0x3;
+
+    while (rowCnt)
+    {
+        q31_t     sum = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+
+        uint16_t  colCnt = dim_vec >> 2;
+
+        pA = pV;
+
+        while (colCnt)
+        {
+            q31_t     inV1, inV2, inM11, inM12;
+
+            pB = (q7_t *) read_and_pad((void *)pB, &inM11, &inM12);
+
+            inV1 = *__SIMD32(pA)++;
+            sum = __SMLAD(inV1, inM11, sum);
+
+            inV2 = *__SIMD32(pA)++;
+            sum = __SMLAD(inV2, inM12, sum);
+
+            colCnt--;
+        }
+
+        /* left-over of the vector */
+        colCnt = dim_vec & 0x3;
+        while (colCnt)
+        {
+            q15_t     inV = *pA++;
+            q7_t      inM = *pB++;
+            sum += inV * inM;
+            colCnt--;
+        }
+
+        *pO++ = (q15_t) (__SSAT((sum >> out_shift), 16));
+
+        rowCnt--;
+    }
+
+#else
+    /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
+    uint16_t  rowCnt = num_of_rows >> 2;
+    const q7_t *pB = pM;
+    const q15_t *pA;
+    q15_t    *pO = pOut;
+    const q7_t *pBias = bias;
+
+    while (rowCnt)
+    {
+        q31_t     sum =  ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum2 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum3 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift); 
+        q31_t     sum4 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift); 
+        uint16_t  colCnt = dim_vec >> 1;
+
+        pA = pV;
+
+        while (colCnt)
+        {
+            q15_t     inA1 = *pA++;
+            q15_t     inA2 = *pA++;
+
+            q7_t      inB1 = *pB++;
+            q7_t      inB3 = *pB++;
+            q7_t      inB2 = *pB++;
+            q7_t      inB4 = *pB++;
+
+            sum += inA1 * inB1 + inA2 * inB2;
+            sum2 += inA1 * inB3 + inA2 * inB4;
+
+            inB1 = *pB++;
+            inB3 = *pB++;
+            inB2 = *pB++;
+            inB4 = *pB++;
+
+            sum3 += inA1 * inB1 + inA2 * inB2;
+            sum4 += inA1 * inB3 + inA2 * inB4;
+
+            colCnt--;
+        }
+
+        colCnt = dim_vec & 0x1;
+        while (colCnt)
+        {
+            q15_t     inA = *pA++;
+            q7_t      inB = *pB++;
+            sum += inA * inB;
+            inB = *pB++;
+            sum2 += inA * inB;
+            inB = *pB++;
+            sum3 += inA * inB;
+            inB = *pB++;
+            sum4 += inA * inB;
+
+            colCnt--;
+        }
+        *pO++ = (q15_t) __SSAT((sum >> out_shift), 16);
+        *pO++ = (q15_t) __SSAT((sum2 >> out_shift), 16);
+        *pO++ = (q15_t) __SSAT((sum3 >> out_shift), 16);
+        *pO++ = (q15_t) __SSAT((sum4 >> out_shift), 16);
+
+        rowCnt--;
+    }
+
+    rowCnt = num_of_rows & 0x3;
+
+    while (rowCnt)
+    {
+        int       ip_out = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        int       j;
+
+        pA = pV;
+        for (j = 0; j < dim_vec; j++)
+        {
+            q15_t     inA = *pA++;
+            q7_t      inB = *pB++;
+            ip_out += inA * inB;
+        }
+        *pO++ = (q15_t) __SSAT((ip_out >> out_shift), 16);
+
+        rowCnt--;
+    }
+
+#endif                          /* ARM_MATH_DSP */
+
+    /* Return to ARM_MATH_SUCCESS */
+    return (ARM_MATH_SUCCESS);
+
+}
+
+/**
+ * @} end of FC group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_q15.c
new file mode 100644
index 0000000..c3e7cf2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_q15.c
@@ -0,0 +1,193 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_fully_connected_q15.c
+ * Description:  Q15 basic fully-connected layer function
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup FC
+ * @{
+ */
+
+  /**
+   * @brief Q15 opt fully-connected layer function
+   * @param[in]       pV          pointer to input vector
+   * @param[in]       pM          pointer to matrix weights
+   * @param[in]       dim_vec     length of the vector
+   * @param[in]       num_of_rows number of rows in weight matrix
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in]       bias        pointer to bias
+   * @param[in,out]   pOut        pointer to output vector
+   * @param[in,out]   vec_buffer  pointer to buffer space for input
+   * @return     The function returns <code>ARM_MATH_SUCCESS</code>
+   *
+   *
+   * @details
+   *
+   * <b>Buffer size:</b>
+   *
+   * vec_buffer size: 0
+   *
+   */
+
+arm_status
+arm_fully_connected_q15(const q15_t * pV,
+                        const q15_t * pM,
+                        const uint16_t dim_vec,
+                        const uint16_t num_of_rows,
+                        const uint16_t bias_shift,
+                        const uint16_t out_shift, 
+                        const q15_t * bias, 
+                        q15_t * pOut,
+                        q15_t * vec_buffer)
+{
+
+#if defined (ARM_MATH_DSP)
+    /* Run the following code for Cortex-M4 and Cortex-M7 */
+
+    const q15_t *pB = pM;
+    const q15_t *pB2 = pB + dim_vec;
+    q15_t    *pO = pOut;
+    const q15_t    *pA;
+    const q15_t    *pBias = bias;
+    uint16_t rowCnt = num_of_rows >> 1;
+
+    /* this loop loops over different output */
+    while (rowCnt) {
+        q31_t     sum =  ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum2 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+
+        uint16_t  colCnt = dim_vec >> 2;
+
+        pA = pV;
+        pB2 = pB + dim_vec;
+
+        while (colCnt)
+        {
+            q31_t     inV1, inM1, inM2;
+            inV1 = *__SIMD32(pA)++;
+            inM1 = *__SIMD32(pB)++;
+            sum = __SMLAD(inV1, inM1, sum);
+            inM2 = *__SIMD32(pB2)++;
+            sum2 = __SMLAD(inV1, inM2, sum2);
+
+            inV1 = *__SIMD32(pA)++;
+            inM1 = *__SIMD32(pB)++;
+            sum = __SMLAD(inV1, inM1, sum);
+            inM2 = *__SIMD32(pB2)++;
+            sum2 = __SMLAD(inV1, inM2, sum2);
+
+            colCnt--;
+        }
+        colCnt = dim_vec & 0x3;
+        while (colCnt)
+        {
+            q15_t     inV = *pA++;
+            q15_t     inM = *pB++;
+            q15_t     inM2 = *pB2++;
+
+            sum += inV * inM;
+            sum2 += inV * inM2;
+            colCnt--;
+        }                       /* while over colCnt */
+        *pO++ =  (q15_t) (__SSAT((sum >> out_shift), 16));
+        *pO++ = (q15_t) (__SSAT((sum2>> out_shift), 16));
+		
+        /* adjust the pointers and counters */
+        pB = pB + dim_vec;
+        rowCnt --;
+    }
+
+    rowCnt = num_of_rows & 0x1;
+
+    while (rowCnt) {
+        q31_t     sum = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+
+        uint16_t  colCnt = dim_vec >> 2;
+
+        pA = pV;
+      
+        while (colCnt) {
+            q31_t     inV1, inM1;
+            inV1 = *__SIMD32(pA)++;
+            inM1 = *__SIMD32(pB)++;
+            sum = __SMLAD(inV1, inM1, sum);
+            
+            inV1 = *__SIMD32(pA)++;
+            inM1 = *__SIMD32(pB)++;
+            sum = __SMLAD(inV1, inM1, sum);
+				
+            colCnt--;
+	}
+			
+	/* left-over of the vector */
+	colCnt = dim_vec & 0x3;
+	while(colCnt) {
+            q15_t     inV = *pA++;
+            q15_t     inM = *pB++;
+
+            sum += inV * inM;
+
+            colCnt--;
+	}
+
+        *pO++ =  (q15_t) (__SSAT((sum >> out_shift), 16));
+			
+        rowCnt --;
+    }
+
+#else
+    int       i, j;
+    /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
+    for (i = 0; i < num_of_rows; i++)
+    {
+        int       ip_out = ((q31_t)(bias[i]) << bias_shift) + NN_ROUND(out_shift);
+        for (j = 0; j < dim_vec; j++)
+        {
+            ip_out += pV[j] * pM[i * dim_vec + j];
+        }
+        pOut[i] = (q15_t) __SSAT((ip_out >> out_shift), 16);
+    }
+
+#endif                          /* ARM_MATH_DSP */
+
+    /* Return to application */
+    return (ARM_MATH_SUCCESS);
+
+}
+
+/**
+ * @} end of FC group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_q15_opt.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_q15_opt.c
new file mode 100644
index 0000000..f7a3915
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_q15_opt.c
@@ -0,0 +1,332 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_fully_connected_q15_opt.c
+ * Description:  Q15 opt fully-connected layer function
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup FC
+ * @{
+ */
+
+  /**
+   * @brief Q15 opt fully-connected layer function
+   * @param[in]       pV          pointer to input vector
+   * @param[in]       pM          pointer to matrix weights
+   * @param[in]       dim_vec     length of the vector
+   * @param[in]       num_of_rows number of rows in weight matrix
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in]       bias        pointer to bias
+   * @param[in,out]   pOut        pointer to output vector
+   * @param[in,out]   vec_buffer  pointer to buffer space for input
+   * @return     The function returns <code>ARM_MATH_SUCCESS</code>
+   *
+   *
+   * @details
+   *
+   * <b>Buffer size:</b>
+   *
+   * vec_buffer size: 0
+   *
+   *  Here we use only one pointer to read 4 rows in the weight
+   *  matrix. So if the original matrix looks like this:
+   *
+   *  | a11 | a12 | a13 |
+   *
+   *  | a21 | a22 | a23 |
+   *
+   *  | a31 | a32 | a33 |
+   *
+   *  | a41 | a42 | a43 |
+   *
+   *  | a51 | a52 | a53 |
+   *
+   *  | a61 | a62 | a63 |
+   *
+   *  We operates on multiple-of-4 rows, so the first four rows becomes
+   *
+   *  | a11 | a12 | a21 | a22 | a31 | a32 | a41 | a42 |
+   *
+   *  | a13 | a23 | a33 | a43 |
+   *
+   *  Remaining rows are kept the same original order.
+   *
+   *  So the stored weight matrix looks like this:
+   *
+   *
+   *  | a11 | a12 | a21 | a22 | a31 | a32 | a41 | a42 |
+   *
+   *  | a13 | a23 | a33 | a43 | a51 | a52 | a53 | a61 |
+   *
+   *  | a62 | a63 |
+   */
+
+arm_status
+arm_fully_connected_q15_opt(const q15_t * pV,
+                            const q15_t * pM,
+                            const uint16_t dim_vec,
+                            const uint16_t num_of_rows,
+                            const uint16_t bias_shift,
+                            const uint16_t out_shift, 
+                            const q15_t * bias, 
+                            q15_t * pOut, 
+                            q15_t * vec_buffer)
+{
+
+#if defined (ARM_MATH_DSP)
+    /* Run the following code for Cortex-M4 and Cortex-M7 */
+
+    const q15_t *pB = pM;
+    q15_t    *pO = pOut;
+    const q15_t *pBias = bias;
+    const q15_t *pA = pV;
+
+    uint16_t  rowCnt = num_of_rows >> 2;
+
+    while (rowCnt)
+    {
+        q31_t     sum =  ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum2 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift); 
+        q31_t     sum3 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift); 
+        q31_t     sum4 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift); 
+
+        uint16_t  colCnt = dim_vec >> 1;
+
+        pA = pV;
+
+#ifdef USE_INTRINSIC
+
+        while (colCnt)
+        {
+            q31_t     inM11, inM12, inM13, inM14;
+            q31_t     inV;
+
+            inV = *__SIMD32(pA)++;
+            inM11 = *__SIMD32(pB)++;
+            sum = __SMLAD(inV, inM11, sum);
+            inM12 = *__SIMD32(pB)++;
+            sum2 = __SMLAD(inV, inM12, sum2);
+            inM13 = *__SIMD32(pB)++;
+            sum3 = __SMLAD(inV, inM13, sum3);
+            inM14 = *__SIMD32(pB)++;
+            sum4 = __SMLAD(inV, inM14, sum4);
+            colCnt--;
+        }
+
+#else
+
+        /*
+         * register needed:
+         * loop counter: colCnt
+         * accumulators: sum, sum2, sum3, sum4
+         * pointers: pB, pA
+         * weight data: inM11, inM12, inM13, inM14
+         * activation data: inV
+         */
+
+        asm volatile ("COL_LOOP_%=:\n"
+                      "ldr.w r4, [%[pA]], #4\n"
+                      "ldr.w r0, [%[pB]], #16\n"
+                      "smlad %[sum], r4, r0, %[sum]\n"
+                      "ldr.w r1, [%[pB] , #-12]\n"
+                      "smlad %[sum2], r4, r1, %[sum2]\n"
+                      "ldr.w r2, [%[pB] , #-8]\n"
+                      "smlad %[sum3], r4, r2, %[sum3]\n"
+                      "ldr.w r3, [%[pB] , #-4]\n"
+                      "smlad %[sum4], r4, r3, %[sum4]\n"
+                      "subs %[colCnt], #1\n"
+                      "bne COL_LOOP_%=\n":[sum] "+r"(sum),
+                      [sum2] "+r"(sum2),[sum3] "+r"(sum3),
+                      [sum4] "+r"(sum4),[pB] "+r"(pB),[pA] "+r"(pA):[colCnt] "r"(colCnt):"r0", "r1", "r2", "r3", "r4");
+
+#endif                          /* USE_INTRINSIC */
+
+        colCnt = dim_vec & 0x1;
+        while (colCnt)
+        {
+
+            q15_t     inV = *pA++;
+            q15_t     inM = *pB++;
+            q15_t     inM2 = *pB++;
+            q15_t     inM3 = *pB++;
+            q15_t     inM4 = *pB++;
+
+            sum += inV * inM;
+            sum2 += inV * inM2;
+            sum3 += inV * inM3;
+            sum4 += inV * inM4;
+            colCnt--;
+        }                       /* while over colCnt */
+        *pO++ = (q15_t) (__SSAT((sum >> out_shift), 16));
+        *pO++ = (q15_t) (__SSAT((sum2 >> out_shift), 16));
+        *pO++ = (q15_t) (__SSAT((sum3 >> out_shift), 16));
+        *pO++ = (q15_t) (__SSAT((sum4 >> out_shift), 16));
+
+        /* adjust the pointers and counters */
+        rowCnt--;
+    }
+
+    /* left-over part of the rows */
+    rowCnt = num_of_rows & 0x3;
+
+    while (rowCnt)
+    {
+        q31_t     sum = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+
+        uint16_t  colCnt = dim_vec >> 2;
+
+        pA = pV;
+
+        while (colCnt)
+        {
+            q31_t     inV1, inV2, inM1, inM2;
+
+            inM1 = *__SIMD32(pB)++;
+            inV1 = *__SIMD32(pA)++;
+            sum = __SMLAD(inV1, inM1, sum);
+
+            inM2 = *__SIMD32(pB)++;
+            inV2 = *__SIMD32(pA)++;
+            sum = __SMLAD(inV2, inM2, sum);
+
+            colCnt--;
+        }
+
+        /* left-over of the vector */
+        colCnt = dim_vec & 0x3;
+        while (colCnt)
+        {
+            q15_t     inV = *pA++;
+            q15_t     inM = *pB++;
+            sum += inV * inM;
+            colCnt--;
+        }
+
+        *pO++ = (q15_t) (__SSAT((sum >> out_shift), 16));
+
+        rowCnt--;
+    }
+
+#else
+    /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
+    uint16_t  rowCnt = num_of_rows >> 2;
+    const q15_t *pB = pM;
+    const q15_t *pA;
+    q15_t    *pO = pOut;
+    const q15_t *pBias = bias;
+
+    while (rowCnt)
+    {
+        q31_t     sum =  ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum2 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum3 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum4 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+
+        uint16_t  colCnt = dim_vec >> 1;
+
+        pA = pV;
+        while (colCnt)
+        {
+            q15_t     inA1 = *pA++;
+            q15_t     inA2 = *pA++;
+
+            q15_t     inB1 = *pB++;
+            q15_t     inB2 = *pB++;
+            sum += inA1 * inB1 + inA2 * inB2;
+
+            inB1 = *pB++;
+            inB2 = *pB++;
+            sum2 += inA1 * inB1 + inA2 * inB2;
+
+            inB1 = *pB++;
+            inB2 = *pB++;
+            sum3 += inA1 * inB1 + inA2 * inB2;
+
+            inB1 = *pB++;
+            inB2 = *pB++;
+            sum4 += inA1 * inB1 + inA2 * inB2;
+
+            colCnt--;
+        }
+        colCnt = dim_vec & 0x1;
+        while (colCnt)
+        {
+            q15_t     inA = *pA++;
+            q15_t     inB = *pB++;
+            sum += inA * inB;
+            inB = *pB++;
+            sum2 += inA * inB;
+            inB = *pB++;
+            sum3 += inA * inB;
+            inB = *pB++;
+            sum4 += inA * inB;
+            colCnt--;
+        }
+        *pO++ = (q15_t) __SSAT((sum >> out_shift), 16);
+        *pO++ = (q15_t) __SSAT((sum2 >> out_shift), 16);
+        *pO++ = (q15_t) __SSAT((sum3 >> out_shift), 16);
+        *pO++ = (q15_t) __SSAT((sum4 >> out_shift), 16);
+
+        rowCnt--;
+    }
+    rowCnt = num_of_rows & 0x3;
+
+    while (rowCnt)
+    {
+        int       ip_out = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        int       j;
+
+        pA = pV;
+        for (j = 0; j < dim_vec; j++)
+        {
+            q15_t     inA = *pA++;
+            q15_t     inB = *pB++;
+            ip_out += inA * inB;
+        }
+        *pO++ = (q15_t) __SSAT((ip_out >> out_shift), 16);
+
+        rowCnt--;
+    }
+
+#endif                          /* ARM_MATH_DSP */
+
+    /* Return to ARM_MATH_SUCCESS */
+    return (ARM_MATH_SUCCESS);
+
+}
+
+/**
+ * @} end of FC group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_q7.c
new file mode 100644
index 0000000..d8efc04
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_q7.c
@@ -0,0 +1,198 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_fully_connected_q7.c
+ * Description:  Q7 basic fully-connected layer function
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup FC
+ * @{
+ */
+
+  /**
+   * @brief Q7 basic fully-connected layer function
+   * @param[in]       pV          pointer to input vector
+   * @param[in]       pM          pointer to matrix weights
+   * @param[in]       dim_vec     length of the vector
+   * @param[in]       num_of_rows number of rows in weight matrix
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in]       bias        pointer to bias
+   * @param[in,out]   pOut        pointer to output vector
+   * @param[in,out]   vec_buffer  pointer to buffer space for input
+   * @return     The function returns <code>ARM_MATH_SUCCESS</code>
+   *
+   * @details
+   *
+   * <b>Buffer size:</b>
+   *
+   * vec_buffer size: dim_vec
+   *
+   * This basic function is designed to work with regular weight
+   * matrix without interleaving.
+   *
+   */
+
+arm_status
+arm_fully_connected_q7(const q7_t * pV,
+                       const q7_t * pM,
+                       const uint16_t dim_vec,
+                       const uint16_t num_of_rows,
+                       const uint16_t bias_shift,
+                       const uint16_t out_shift, const q7_t * bias, q7_t * pOut, q15_t * vec_buffer)
+{
+
+#if defined (ARM_MATH_DSP)
+    /* Run the following code for Cortex-M4 and Cortex-M7 */
+
+    const q7_t *pB = pM;
+    const q7_t *pB2;
+    q7_t     *pO = pOut;
+    const q7_t *pBias = bias;
+    q15_t    *pA;
+    uint16_t  rowCnt = num_of_rows >> 1;
+
+    /* expand the vector into the buffer */
+    arm_q7_to_q15_reordered_no_shift(pV, vec_buffer, dim_vec);
+
+    while (rowCnt)
+    {
+        q31_t     sum =  ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum2 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        uint16_t  colCnt = dim_vec >> 2;
+
+        pA = vec_buffer;
+        pB2 = pB + dim_vec;
+
+        while (colCnt)
+        {
+            q31_t     inV, inM11, inM12, inM21, inM22;
+            pB = (q7_t *) read_and_pad_reordered((void *)pB, &inM11, &inM12);
+            pB2 = (q7_t *) read_and_pad_reordered((void *)pB2, &inM21, &inM22);
+
+            inV = *__SIMD32(pA)++;
+
+            sum = __SMLAD(inV, inM11, sum);
+            sum2 = __SMLAD(inV, inM21, sum2);
+
+            inV = *__SIMD32(pA)++;
+
+            sum = __SMLAD(inV, inM12, sum);
+            sum2 = __SMLAD(inV, inM22, sum2);
+
+            colCnt--;
+        }
+        colCnt = dim_vec & 0x3;
+        while (colCnt)
+        {
+            q7_t      inV = *pA++;
+            q15_t     inM = *pB++;
+            q15_t     inM2 = *pB2++;
+
+            sum += inV * inM;
+            sum2 += inV * inM2;
+            colCnt--;
+        }                       /* while over colCnt */
+        *pO++ = (q7_t) (__SSAT((sum >> out_shift), 8));
+        *pO++ = (q7_t) (__SSAT((sum2 >> out_shift), 8));
+
+        /* adjust the pointers and counters */
+        pB += dim_vec;
+        rowCnt--;
+    }
+
+    /* left-over part of the rows */
+    rowCnt = num_of_rows & 0x1;
+
+    while (rowCnt)
+    {
+        uint16_t  colCnt = dim_vec >> 2;
+        q31_t     sum = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+
+        pA = vec_buffer;
+
+        while (colCnt)
+        {
+            q31_t     inV1, inV2, inM11, inM12;
+
+            pB = (q7_t *) read_and_pad_reordered((void *)pB, &inM11, &inM12);
+
+            inV1 = *__SIMD32(pA)++;
+            sum = __SMLAD(inV1, inM11, sum);
+
+            inV2 = *__SIMD32(pA)++;
+            sum = __SMLAD(inV2, inM12, sum);
+
+            colCnt--;
+        }
+
+        /* left-over of the vector */
+        colCnt = dim_vec & 0x3;
+        while (colCnt)
+        {
+            q7_t      inV = *pA++;
+            q15_t     inM = *pB++;
+            sum += inV * inM;
+            colCnt--;
+        }
+
+        *pO++ = (q7_t) (__SSAT((sum >> out_shift), 8));
+
+        rowCnt--;
+    }
+
+#else
+    int       i, j;
+
+    /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
+    for (i = 0; i < num_of_rows; i++)
+    {
+        int       ip_out = ((q31_t)(bias[i]) << bias_shift) + NN_ROUND(out_shift);
+        for (j = 0; j < dim_vec; j++)
+        {
+            ip_out += pV[j] * pM[i * dim_vec + j];
+        }
+        pOut[i] = (q7_t) __SSAT((ip_out >> out_shift), 8);
+    }
+
+#endif                          /* ARM_MATH_DSP */
+
+    /* Return to ARM_MATH_SUCCESS */
+    return (ARM_MATH_SUCCESS);
+
+}
+
+/**
+ * @} end of FC group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_q7_opt.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_q7_opt.c
new file mode 100644
index 0000000..e3d0874
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/FullyConnectedFunctions/arm_fully_connected_q7_opt.c
@@ -0,0 +1,484 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_fully_connected_q7_opt.c
+ * Description:  Q7 basic fully-connected layer function
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup FC
+ * @{
+ */
+
+  /**
+   * @brief Q7 opt fully-connected layer function
+   * @param[in]       pV          pointer to input vector
+   * @param[in]       pM          pointer to matrix weights
+   * @param[in]       dim_vec     length of the vector
+   * @param[in]       num_of_rows number of rows in weight matrix
+   * @param[in]       bias_shift  amount of left-shift for bias
+   * @param[in]       out_shift   amount of right-shift for output
+   * @param[in]       bias        pointer to bias
+   * @param[in,out]   pOut        pointer to output vector
+   * @param[in,out]   vec_buffer  pointer to buffer space for input
+   * @return     The function returns <code>ARM_MATH_SUCCESS</code>
+   *
+   * @details
+   *
+   * <b>Buffer size:</b>
+   *
+   * vec_buffer size: dim_vec
+   *
+   * This opt function is designed to work with interleaved weight
+   * matrix. The vector input is assumed in q7_t format, we call
+   *  arm_q7_to_q15_no_shift_shuffle function to expand into
+   *  q15_t format with certain weight re-ordering, refer to the function
+   *  comments for more details.
+   *  Here we use only one pointer to read 4 rows in the weight
+   *  matrix. So if the original q7_t matrix looks like this:
+   *
+   *  | a11 | a12 | a13 | a14 | a15 | a16 | a17 |
+   *
+   *  | a21 | a22 | a23 | a24 | a25 | a26 | a27 |
+   *
+   *  | a31 | a32 | a33 | a34 | a35 | a36 | a37 |
+   *
+   *  | a41 | a42 | a43 | a44 | a45 | a46 | a47 |
+   *
+   *  | a51 | a52 | a53 | a54 | a55 | a56 | a57 |
+   *
+   *  | a61 | a62 | a63 | a64 | a65 | a66 | a67 |
+   *
+   *
+   *  We operates on multiple-of-4 rows, so the first four rows becomes
+   *
+   *  | a11 | a21 | a13 | a23 | a31 | a41 | a33 | a43 |
+   *
+   *  | a12 | a22 | a14 | a24 | a32 | a42 | a34 | a44 |
+   *
+   *  | a15 | a25 | a35 | a45 | a16 | a26 | a36 | a46 |
+   *
+   *  So within the kernel, we first read the re-ordered vector in as:
+   *
+   *  | b1  | b3  | and | b2  | b4  |
+   *
+   *  the four q31_t weights will look like
+   *
+   *  | a11 | a13 |, | a21 | a23 |, | a31 | a33 |, | a41 | a43 |
+   *
+   *  | a12 | a14 |, | a22 | a24 |, | a32 | a34 |, | a42 | a44 |
+   *
+   *  The column left over will be in-order.
+   *  which is:
+   *
+   *  | a17 | a27 | a37 | a47 |
+   *
+   *  For the left-over rows, we do 1x1 computation, so the data remains
+   *  as its original order. 
+   *
+   *  So the stored weight matrix looks like this:
+   *
+   *  | a11 | a21 | a13 | a23 | a31 | a41 |
+   *
+   *  | a33 | a43 | a12 | a22 | a14 | a24 |
+   *
+   *  | a32 | a42 | a34 | a44 | a15 | a25 |
+   *
+   *  | a35 | a45 | a16 | a26 | a36 | a46 |
+   *
+   *  | a17 | a27 | a37 | a47 | a51 | a52 |
+   *
+   *  | a53 | a54 | a55 | a56 | a57 | a61 |
+   *
+   *  | a62 | a63 | a64 | a65 | a66 | a67 |
+   *
+   *
+   */
+
+arm_status
+arm_fully_connected_q7_opt(const q7_t * pV,
+                           const q7_t * pM,
+                           const uint16_t dim_vec,
+                           const uint16_t num_of_rows,
+                           const uint16_t bias_shift,
+                           const uint16_t out_shift, 
+                           const q7_t * bias, 
+                           q7_t * pOut, 
+                           q15_t * vec_buffer)
+{
+
+#if defined (ARM_MATH_DSP)
+    /* Run the following code for Cortex-M4 and Cortex-M7 */
+
+    const q7_t *pB = pM;
+    q7_t     *pO = pOut;
+    const q7_t *pBias = bias;
+    q15_t    *pA;
+    uint16_t  rowCnt = num_of_rows >> 2;
+
+    arm_q7_to_q15_reordered_no_shift(pV, vec_buffer, dim_vec);
+
+    while (rowCnt)
+    {
+
+        q31_t     sum =  ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum2 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum3 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum4 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+
+        uint16_t  colCnt = dim_vec >> 2;
+
+        pA = vec_buffer;
+
+#ifdef USE_INTRINSIC
+
+#ifndef ARM_MATH_BIG_ENDIAN
+        while (colCnt)
+        {
+            q31_t     inM11, inM12, inM13, inM14;
+            q31_t     inV;
+
+            inV = *__SIMD32(pA)++;
+            inM11 = *__SIMD32(pB)++;
+            inM12 = __SXTB16(__ROR(inM11, 8));
+            inM11 = __SXTB16(inM11);
+            sum = __SMLAD(inM11, inV, sum);
+            sum2 = __SMLAD(inM12, inV, sum2);
+            inM13 = *__SIMD32(pB)++;
+            inM14 = __SXTB16(__ROR(inM13, 8));
+            inM13 = __SXTB16(inM13);
+            sum3 = __SMLAD(inM13, inV, sum3);
+            sum4 = __SMLAD(inM14, inV, sum4);
+
+            inV = *__SIMD32(pA)++;
+            inM11 = *__SIMD32(pB)++;
+            inM12 = __SXTB16(__ROR(inM11, 8));
+            inM11 = __SXTB16(inM11);
+            sum = __SMLAD(inM11, inV, sum);
+            sum2 = __SMLAD(inM12, inV, sum2);
+            inM13 = *__SIMD32(pB)++;
+            inM14 = __SXTB16(__ROR(inM13, 8));
+            inM13 = __SXTB16(inM13);
+            sum3 = __SMLAD(inM13, inV, sum3);
+            sum4 = __SMLAD(inM14, inV, sum4);
+            colCnt--;
+        }
+#else
+        while (colCnt)
+        {
+            q31_t     inM11, inM12, inM13, inM14;
+            q31_t     inV;
+
+            inV = *__SIMD32(pA)++;
+            inM11 = *__SIMD32(pB)++;
+            inM12 = __SXTB16(__ROR(inM11, 8));
+            inM11 = __SXTB16(inM11);
+            sum = __SMLAD(inM12, inV, sum);
+            sum2 = __SMLAD(inM11, inV, sum2);
+            inM13 = *__SIMD32(pB)++;
+            inM14 = __SXTB16(__ROR(inM13, 8));
+            inM13 = __SXTB16(inM13);
+            sum3 = __SMLAD(inM14, inV, sum3);
+            sum4 = __SMLAD(inM13, inV, sum4);
+
+            inV = *__SIMD32(pA)++;
+            inM11 = *__SIMD32(pB)++;
+            inM12 = __SXTB16(__ROR(inM11, 8));
+            inM11 = __SXTB16(inM11);
+            sum = __SMLAD(inM12, inV, sum);
+            sum2 = __SMLAD(inM11, inV, sum2);
+            inM13 = *__SIMD32(pB)++;
+            inM14 = __SXTB16(__ROR(inM13, 8));
+            inM13 = __SXTB16(inM13);
+            sum3 = __SMLAD(inM14, inV, sum3);
+            sum4 = __SMLAD(inM13, inV, sum4);
+            colCnt--;
+        }
+#endif                          /* ARM_MATH_BIG_ENDIAN */
+
+#else
+
+        /*
+         * register needed:
+         * loop counter: colCnt
+         * accumulators: sum, sum2, sum3, sum4
+         * pointers: pB, pA
+         * weight data: inM11, inM12, inM13, inM14
+         * activation data: inV
+         */
+
+#ifndef ARM_MATH_BIG_ENDIAN
+        asm volatile ("COL_LOOP_%=:\n"
+                      "ldr.w r4, [%[pA]], #8\n"
+                      "ldr.w r1, [%[pB]], #16\n"
+                      "mov.w r0, r1, ror #8\n"
+                      "sxtb16 r0, r0\n"
+                      "sxtb16 r1, r1\n"
+                      "smlad %[sum], r4, r1, %[sum]\n"
+                      "smlad %[sum2], r4, r0, %[sum2]\n"
+                      "ldr.w r3, [%[pB], #-12]\n"
+                      "mov.w r2, r3, ror #8\n"
+                      "sxtb16 r2, r2\n"
+                      "sxtb16 r3, r3\n"
+                      "smlad %[sum3], r4, r3, %[sum3]\n"
+                      "smlad %[sum4], r4, r2, %[sum4]\n"
+                      "ldr.w r4, [%[pA], #-4]\n"
+                      "ldr.w r1, [%[pB], #-8]\n"
+                      "mov.w r0, r1, ror #8\n"
+                      "sxtb16 r0, r0\n"
+                      "sxtb16 r1, r1\n"
+                      "smlad %[sum], r4, r1, %[sum]\n"
+                      "smlad %[sum2], r4, r0, %[sum2]\n"
+                      "ldr.w r3, [%[pB], #-4]\n"
+                      "mov.w r2, r3, ror #8\n"
+                      "sxtb16 r2, r2\n"
+                      "sxtb16 r3, r3\n"
+                      "smlad %[sum3], r4, r3, %[sum3]\n"
+                      "smlad %[sum4], r4, r2, %[sum4]\n"
+                      "subs %[colCnt], #1\n"
+                      "bne COL_LOOP_%=\n":[sum] "+r"(sum),
+                      [sum2] "+r"(sum2),[sum3] "+r"(sum3),
+                      [sum4] "+r"(sum4),[pB] "+r"(pB),[pA] "+r"(pA):[colCnt] "r"(colCnt):"r0", "r1", "r2", "r3", "r4");
+#else
+        asm volatile ("COL_LOOP_%=:\n"
+                      "ldr.w r4, [%[pA]], #8\n"
+                      "ldr.w r1, [%[pB]], #16\n"
+                      "mov.w r0, r1, ror #8\n"
+                      "sxtb16 r0, r0\n"
+                      "sxtb16 r1, r1\n"
+                      "smlad %[sum], r4, r0, %[sum]\n"
+                      "smlad %[sum2], r4, r1, %[sum2]\n"
+                      "ldr.w r3, [%[pB], #-12]\n"
+                      "mov.w r2, r3, ror #8\n"
+                      "sxtb16 r2, r2\n"
+                      "sxtb16 r3, r3\n"
+                      "smlad %[sum3], r4, r2, %[sum3]\n"
+                      "smlad %[sum4], r4, r3, %[sum4]\n"
+                      "ldr.w r4, [%[pA], #-4]\n"
+                      "ldr.w r1, [%[pB], #-8]\n"
+                      "mov.w r0, r1, ror #8\n"
+                      "sxtb16 r0, r0\n"
+                      "sxtb16 r1, r1\n"
+                      "smlad %[sum], r4, r0, %[sum]\n"
+                      "smlad %[sum2], r4, r1, %[sum2]\n"
+                      "ldr.w r3, [%[pB], #-4]\n"
+                      "mov.w r2, r3, ror #8\n"
+                      "sxtb16 r2, r2\n"
+                      "sxtb16 r3, r3\n"
+                      "smlad %[sum3], r4, r2, %[sum3]\n"
+                      "smlad %[sum4], r4, r3, %[sum4]\n"
+                      "subs %[colCnt], #1\n"
+                      "bne COL_LOOP_%=\n":[sum] "+r"(sum),
+                      [sum2] "+r"(sum2),[sum3] "+r"(sum3),
+                      [sum4] "+r"(sum4),[pB] "+r"(pB),[pA] "+r"(pA):[colCnt] "r"(colCnt):"r0", "r1", "r2", "r3", "r4");
+#endif                          /* ARM_MATH_BIG_ENDIAN */
+
+#endif                          /* USE_INTRINSIC */
+
+        colCnt = dim_vec & 0x3;
+        while (colCnt)
+        {
+            q15_t     inV = *pA++;
+            q7_t      inM = *pB++;
+            q7_t      inM2 = *pB++;
+            q7_t      inM3 = *pB++;
+            q7_t      inM4 = *pB++;
+
+            sum += inV * inM;
+            sum2 += inV * inM2;
+            sum3 += inV * inM3;
+            sum4 += inV * inM4;
+            colCnt--;
+        }                       /* while over colCnt */
+        *pO++ = (q7_t) (__SSAT((sum >> out_shift), 8));
+        *pO++ = (q7_t) (__SSAT((sum2 >> out_shift), 8));
+        *pO++ = (q7_t) (__SSAT((sum3 >> out_shift), 8));
+        *pO++ = (q7_t) (__SSAT((sum4 >> out_shift), 8));
+
+        /* adjust the pointers and counters */
+        rowCnt--;
+    }
+
+    /* left-over part of the rows */
+    rowCnt = num_of_rows & 0x3;
+
+    while (rowCnt)
+    {
+        q31_t     sum = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        uint16_t  colCnt = dim_vec >> 2;
+
+        pA = vec_buffer;
+
+        while (colCnt)
+        {
+            q31_t     inV1, inV2, inM11, inM12;
+
+            pB = (q7_t *) read_and_pad_reordered((void *)pB, &inM11, &inM12);
+
+            inV1 = *__SIMD32(pA)++;
+            sum = __SMLAD(inV1, inM11, sum);
+
+            inV2 = *__SIMD32(pA)++;
+            sum = __SMLAD(inV2, inM12, sum);
+
+            colCnt--;
+        }
+
+        /* left-over of the vector */
+        colCnt = dim_vec & 0x3;
+        while (colCnt)
+        {
+            q15_t     inV = *pA++;
+            q7_t      inM = *pB++;
+            sum += inV * inM;
+            colCnt--;
+        }
+
+        *pO++ = (q7_t) (__SSAT((sum >> out_shift), 8));
+
+        rowCnt--;
+    }
+
+#else
+    /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
+    uint16_t  rowCnt = num_of_rows >> 2;
+    const q7_t *pB = pM;
+    const q7_t *pA;
+    q7_t     *pO = pOut;
+    const q7_t *pBias = bias;
+
+    while (rowCnt)
+    {
+        q31_t     sum =  ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum2 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum3 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+        q31_t     sum4 = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+
+        uint16_t  colCnt = dim_vec >> 2;
+
+        pA = pV;
+
+        while (colCnt)
+        {
+            q7_t      inA1 = *pA++;
+            q7_t      inA3 = *pA++;
+            q7_t      inA2 = *pA++;
+            q7_t      inA4 = *pA++;
+
+            q7_t      inB1 = *pB++;
+            q7_t      inB3 = *pB++;
+            q7_t      inB2 = *pB++;
+            q7_t      inB4 = *pB++;
+
+            sum += inA1 * inB1 + inA2 * inB2;
+            sum2 += inA1 * inB3 + inA2 * inB4;
+
+            inB1 = *pB++;
+            inB3 = *pB++;
+            inB2 = *pB++;
+            inB4 = *pB++;
+
+            sum3 += inA1 * inB1 + inA2 * inB2;
+            sum4 += inA1 * inB3 + inA2 * inB4;
+
+            inB1 = *pB++;
+            inB3 = *pB++;
+            inB2 = *pB++;
+            inB4 = *pB++;
+
+            sum += inA3 * inB1 + inA4 * inB2;
+            sum2 += inA3 * inB3 + inA4 * inB4;
+
+            inB1 = *pB++;
+            inB3 = *pB++;
+            inB2 = *pB++;
+            inB4 = *pB++;
+
+            sum3 += inA3 * inB1 + inA4 * inB2;
+            sum4 += inA3 * inB3 + inA4 * inB4;
+
+            colCnt--;
+        }
+        colCnt = dim_vec & 0x3;
+        while (colCnt)
+        {
+            q7_t      inA = *pA++;
+            q7_t      inB = *pB++;
+            sum += inA * inB;
+            inB = *pB++;
+            sum2 += inA * inB;
+            inB = *pB++;
+            sum3 += inA * inB;
+            inB = *pB++;
+            sum4 += inA * inB;
+
+            colCnt--;
+        }
+        *pO++ = (q7_t) __SSAT((sum >> out_shift), 8);
+        *pO++ = (q7_t) __SSAT((sum2 >> out_shift), 8);
+        *pO++ = (q7_t) __SSAT((sum3 >> out_shift), 8);
+        *pO++ = (q7_t) __SSAT((sum4 >> out_shift), 8);
+
+        rowCnt--;
+    }
+
+    rowCnt = num_of_rows & 0x3;
+
+    while (rowCnt)
+    {
+        int       ip_out = ((q31_t)(*pBias++) << bias_shift) + NN_ROUND(out_shift);
+
+        int       j;
+
+        pA = pV;
+        for (j = 0; j < dim_vec; j++)
+        {
+            q7_t      inA = *pA++;
+            q7_t      inB = *pB++;
+            ip_out += inA * inB;
+        }
+        *pO++ = (q7_t) __SSAT((ip_out >> out_shift), 8);
+
+        rowCnt--;
+    }
+
+#endif                          /* ARM_MATH_DSP */
+
+    /* Return to ARM_MATH_SUCCESS */
+    return (ARM_MATH_SUCCESS);
+
+}
+
+/**
+ * @} end of FC group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/NNSupportFunctions/arm_nn_mult_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/NNSupportFunctions/arm_nn_mult_q15.c
new file mode 100644
index 0000000..5a60459
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/NNSupportFunctions/arm_nn_mult_q15.c
@@ -0,0 +1,147 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_nn_mult_q15.c
+ * Description:  Q15 vector multiplication with variable output shifts
+ *
+ * $Date:        13. July 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_nnfunctions.h"
+
+/**    
+ * @ingroup groupSupport    
+ */
+
+/**
+ * @addtogroup NNBasicMath
+ * @{
+ */
+
+
+/**
+ * @brief           Q7 vector multiplication with variable output shifts
+ * @param[in]       *pSrcA        pointer to the first input vector
+ * @param[in]       *pSrcB        pointer to the second input vector
+ * @param[out]      *pDst         pointer to the output vector
+ * @param[in]       out_shift     amount of right-shift for output
+ * @param[in]       blockSize     number of samples in each vector
+ * @return none.
+ *
+ * <b>Scaling and Overflow Behavior:</b>
+ * \par
+ * The function uses saturating arithmetic.
+ * Results outside of the allowable Q15 range [0x8000 0x7FFF] will be saturated.
+ */
+
+void arm_nn_mult_q15(
+  q15_t * pSrcA,
+  q15_t * pSrcB,
+  q15_t * pDst,
+  const uint16_t out_shift,
+  uint32_t blockSize)
+{
+  uint32_t blkCnt;                               /* loop counters */
+
+#if defined (ARM_MATH_DSP)
+
+/* Run the below code for Cortex-M4 and Cortex-M3 */
+  q31_t inA1, inA2, inB1, inB2;                  /* temporary input variables */
+  q15_t out1, out2, out3, out4;                  /* temporary output variables */
+  q31_t mul1, mul2, mul3, mul4;                  /* temporary variables */
+
+  /* loop Unrolling */
+  blkCnt = blockSize >> 2U;
+
+  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
+   ** a second loop below computes the remaining 1 to 3 samples. */
+  while (blkCnt > 0U)
+  {
+    /* read two samples at a time from sourceA */
+    inA1 = *__SIMD32(pSrcA)++;
+    /* read two samples at a time from sourceB */
+    inB1 = *__SIMD32(pSrcB)++;
+    /* read two samples at a time from sourceA */
+    inA2 = *__SIMD32(pSrcA)++;
+    /* read two samples at a time from sourceB */
+    inB2 = *__SIMD32(pSrcB)++;
+
+    /* multiply mul = sourceA * sourceB */
+    mul1 = (q31_t) ((q15_t) (inA1 >> 16) * (q15_t) (inB1 >> 16));
+    mul2 = (q31_t) ((q15_t) inA1 * (q15_t) inB1);
+    mul3 = (q31_t) ((q15_t) (inA2 >> 16) * (q15_t) (inB2 >> 16));
+    mul4 = (q31_t) ((q15_t) inA2 * (q15_t) inB2);
+
+    /* saturate result to 16 bit */
+    out1 = (q15_t) __SSAT((mul1 + NN_ROUND(out_shift)) >> out_shift, 16);
+    out2 = (q15_t) __SSAT((mul2 + NN_ROUND(out_shift)) >> out_shift, 16);
+    out3 = (q15_t) __SSAT((mul3 + NN_ROUND(out_shift)) >> out_shift, 16);
+    out4 = (q15_t) __SSAT((mul4 + NN_ROUND(out_shift)) >> out_shift, 16);
+
+    /* store the result */
+#ifndef ARM_MATH_BIG_ENDIAN
+
+    *__SIMD32(pDst)++ = __PKHBT(out2, out1, 16);
+    *__SIMD32(pDst)++ = __PKHBT(out4, out3, 16);
+
+#else
+
+    *__SIMD32(pDst)++ = __PKHBT(out2, out1, 16);
+    *__SIMD32(pDst)++ = __PKHBT(out4, out3, 16);
+
+#endif /* #ifndef ARM_MATH_BIG_ENDIAN */
+
+    /* Decrement the blockSize loop counter */
+    blkCnt--;
+  }
+
+  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
+   ** No loop unrolling is used. */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Run the below code for Cortex-M0 */
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+
+  while (blkCnt > 0U)
+  {
+    /* C = A * B */
+    /* Multiply the inputs and store the result in the destination buffer */
+    *pDst++ = (q15_t) __SSAT((((q31_t) (*pSrcA++) * (*pSrcB++) + NN_ROUND(out_shift)) >> out_shift), 16);
+
+    /* Decrement the blockSize loop counter */
+    blkCnt--;
+  }
+}
+
+/**
+ * @} end of NNBasicMath group
+ */
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/NNSupportFunctions/arm_nn_mult_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/NNSupportFunctions/arm_nn_mult_q7.c
new file mode 100644
index 0000000..3735c04
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/NNSupportFunctions/arm_nn_mult_q7.c
@@ -0,0 +1,119 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_nn_mult_q7.c
+ * Description:  Q7 vector multiplication with variable output shifts
+ *
+ * $Date:        13. July 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_nnfunctions.h"
+
+/**    
+ * @ingroup groupSupport    
+ */
+
+/**
+ * @addtogroup NNBasicMath
+ * @{
+ */
+
+/**
+ * @brief           Q7 vector multiplication with variable output shifts
+ * @param[in]       *pSrcA        pointer to the first input vector
+ * @param[in]       *pSrcB        pointer to the second input vector
+ * @param[out]      *pDst         pointer to the output vector
+ * @param[in]       out_shift     amount of right-shift for output
+ * @param[in]       blockSize     number of samples in each vector
+ * @return none.
+ *
+ * <b>Scaling and Overflow Behavior:</b>
+ * \par
+ * The function uses saturating arithmetic.
+ * Results outside of the allowable Q7 range [0x80 0x7F] will be saturated.
+ */
+
+void arm_nn_mult_q7(
+  q7_t * pSrcA,
+  q7_t * pSrcB,
+  q7_t * pDst,
+  const uint16_t out_shift,
+  uint32_t blockSize)
+{
+  uint32_t blkCnt;                               /* loop counters */
+
+#if defined (ARM_MATH_DSP)
+
+/* Run the below code for Cortex-M4 and Cortex-M3 */
+  q7_t out1, out2, out3, out4;                   /* Temporary variables to store the product */
+
+  /* loop Unrolling */
+  blkCnt = blockSize >> 2U;
+
+  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
+   ** a second loop below computes the remaining 1 to 3 samples. */
+  while (blkCnt > 0U)
+  {
+    /* C = A * B */
+    /* Multiply the inputs and store the results in temporary variables */
+    out1 = (q7_t) __SSAT((((q15_t) (*pSrcA++) * (*pSrcB++) + NN_ROUND(out_shift)) >> out_shift), 8);
+    out2 = (q7_t) __SSAT((((q15_t) (*pSrcA++) * (*pSrcB++) + NN_ROUND(out_shift)) >> out_shift), 8);
+    out3 = (q7_t) __SSAT((((q15_t) (*pSrcA++) * (*pSrcB++) + NN_ROUND(out_shift)) >> out_shift), 8);
+    out4 = (q7_t) __SSAT((((q15_t) (*pSrcA++) * (*pSrcB++) + NN_ROUND(out_shift)) >> out_shift), 8);
+
+    /* Store the results of 4 inputs in the destination buffer in single cycle by packing */
+    *__SIMD32(pDst)++ = __PACKq7(out1, out2, out3, out4);
+
+    /* Decrement the blockSize loop counter */
+    blkCnt--;
+  }
+
+  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
+   ** No loop unrolling is used. */
+  blkCnt = blockSize % 0x4U;
+
+#else
+
+  /* Run the below code for Cortex-M0 */
+
+  /* Initialize blkCnt with number of samples */
+  blkCnt = blockSize;
+
+#endif /* #if defined (ARM_MATH_DSP) */
+
+
+  while (blkCnt > 0U)
+  {
+    /* C = A * B */
+    /* Multiply the inputs and store the result in the destination buffer */
+    *pDst++ = (q7_t) __SSAT((((q15_t) (*pSrcA++) * (*pSrcB++) + NN_ROUND(out_shift)) >> out_shift), 8);
+
+    /* Decrement the blockSize loop counter */
+    blkCnt--;
+  }
+}
+
+/**
+ * @} end of NNBasicMath group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/NNSupportFunctions/arm_nntables.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/NNSupportFunctions/arm_nntables.c
new file mode 100644
index 0000000..c28f1a6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/NNSupportFunctions/arm_nntables.c
@@ -0,0 +1,297 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_nntables.c
+ * Description:  Converts the elements of the Q7 vector to Q15 vector without left-shift
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_nnsupportfunctions.h"
+
+/**
+ * @brief tables for various activation functions
+ *
+ * This file include the declaration of common tables.
+ * Most of them are used for activation functions 
+ *
+ * Assumption:
+ * Unified table: input is 3.x format, i.e, range of [-8, 8)
+ * sigmoid(8) = 0.9996646498695336
+ * tanh(8) = 0.9999997749296758
+ * The accuracy here should be good enough
+ *
+ * 2-stage HL table: 
+ *
+ * The entire input range is divided into two parts:
+ *
+ * Low range table: 0x000x xxxx or 0x111x xxxx 
+ * table entry will be the binary number excluding the first
+ * two digits, i.e., 0x0x xxxx or 0x1x xxxx
+ * 
+ *
+ *
+ * High range table 0x0010 0000 -- 0x0111 1111
+ *                  0x1000 0000 -- 0x1101 1111
+ * 
+ * For positive numbers, table entry will be
+ * 0x0010 0000 -- 0x0111 1111 minus 0x0010 0000
+ * i.e., 0x0000 0000 - 0x0101 11111
+ *
+ * same thing for the negative numbers, table entry will be
+ * 0x1000 0000 -- 0x1101 1111 minux 0x0010 0000
+ * i.e., 0x0110 0000 - 0x1011 1111
+ */
+
+const q7_t sigmoidTable_q7[256] = {
+    0x40, 0x42, 0x44, 0x46, 0x48, 0x4a, 0x4c, 0x4e,
+    0x50, 0x52, 0x53, 0x55, 0x57, 0x59, 0x5a, 0x5c,
+    0x5e, 0x5f, 0x61, 0x62, 0x63, 0x65, 0x66, 0x67,
+    0x69, 0x6a, 0x6b, 0x6c, 0x6d, 0x6e, 0x6f, 0x70,
+    0x71, 0x72, 0x72, 0x73, 0x74, 0x74, 0x75, 0x76,
+    0x76, 0x77, 0x77, 0x78, 0x78, 0x79, 0x79, 0x7a,
+    0x7a, 0x7a, 0x7b, 0x7b, 0x7b, 0x7c, 0x7c, 0x7c,
+    0x7c, 0x7c, 0x7d, 0x7d, 0x7d, 0x7d, 0x7d, 0x7e,
+    0x7e, 0x7e, 0x7e, 0x7e, 0x7e, 0x7e, 0x7e, 0x7f,
+    0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,
+    0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,
+    0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,
+    0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,
+    0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,
+    0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,
+    0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+    0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01,
+    0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01,
+    0x01, 0x01, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02,
+    0x02, 0x02, 0x03, 0x03, 0x03, 0x03, 0x03, 0x04,
+    0x04, 0x04, 0x04, 0x04, 0x05, 0x05, 0x05, 0x06,
+    0x06, 0x06, 0x07, 0x07, 0x08, 0x08, 0x09, 0x09,
+    0x0a, 0x0a, 0x0b, 0x0c, 0x0c, 0x0d, 0x0e, 0x0e,
+    0x0f, 0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16,
+    0x17, 0x19, 0x1a, 0x1b, 0x1d, 0x1e, 0x1f, 0x21,
+    0x22, 0x24, 0x26, 0x27, 0x29, 0x2b, 0x2d, 0x2e,
+    0x30, 0x32, 0x34, 0x36, 0x38, 0x3a, 0x3c, 0x3e,
+};
+
+const q15_t sigmoidTable_q15[256] = {
+    0x4000, 0x4200, 0x43ff, 0x45fc, 0x47f5, 0x49eb, 0x4bdc, 0x4dc8,
+    0x4fad, 0x518a, 0x5360, 0x552c, 0x56ef, 0x58a8, 0x5a57, 0x5bfb,
+    0x5d93, 0x5f20, 0x60a1, 0x6216, 0x637f, 0x64db, 0x662b, 0x676f,
+    0x68a6, 0x69d2, 0x6af1, 0x6c05, 0x6d0d, 0x6e09, 0x6efb, 0x6fe2,
+    0x70be, 0x7190, 0x7258, 0x7316, 0x73cc, 0x7478, 0x751b, 0x75b7,
+    0x764a, 0x76d6, 0x775b, 0x77d8, 0x784f, 0x78c0, 0x792a, 0x798f,
+    0x79ee, 0x7a48, 0x7a9d, 0x7aed, 0x7b39, 0x7b80, 0x7bc4, 0x7c03,
+    0x7c3f, 0x7c78, 0x7cad, 0x7ce0, 0x7d0f, 0x7d3c, 0x7d66, 0x7d8d,
+    0x7db3, 0x7dd6, 0x7df7, 0x7e16, 0x7e33, 0x7e4f, 0x7e69, 0x7e81,
+    0x7e98, 0x7eae, 0x7ec2, 0x7ed5, 0x7ee7, 0x7ef8, 0x7f08, 0x7f17,
+    0x7f25, 0x7f32, 0x7f3e, 0x7f4a, 0x7f55, 0x7f5f, 0x7f69, 0x7f72,
+    0x7f7b, 0x7f83, 0x7f8a, 0x7f91, 0x7f98, 0x7f9e, 0x7fa4, 0x7faa,
+    0x7faf, 0x7fb4, 0x7fb8, 0x7fbd, 0x7fc1, 0x7fc5, 0x7fc8, 0x7fcc,
+    0x7fcf, 0x7fd2, 0x7fd5, 0x7fd7, 0x7fda, 0x7fdc, 0x7fde, 0x7fe0,
+    0x7fe2, 0x7fe4, 0x7fe6, 0x7fe7, 0x7fe9, 0x7fea, 0x7feb, 0x7fed,
+    0x7fee, 0x7fef, 0x7ff0, 0x7ff1, 0x7ff2, 0x7ff3, 0x7ff4, 0x7ff4,
+    0x000b, 0x000c, 0x000c, 0x000d, 0x000e, 0x000f, 0x0010, 0x0011,
+    0x0012, 0x0013, 0x0015, 0x0016, 0x0017, 0x0019, 0x001a, 0x001c,
+    0x001e, 0x0020, 0x0022, 0x0024, 0x0026, 0x0029, 0x002b, 0x002e,
+    0x0031, 0x0034, 0x0038, 0x003b, 0x003f, 0x0043, 0x0048, 0x004c,
+    0x0051, 0x0056, 0x005c, 0x0062, 0x0068, 0x006f, 0x0076, 0x007d,
+    0x0085, 0x008e, 0x0097, 0x00a1, 0x00ab, 0x00b6, 0x00c2, 0x00ce,
+    0x00db, 0x00e9, 0x00f8, 0x0108, 0x0119, 0x012b, 0x013e, 0x0152,
+    0x0168, 0x017f, 0x0197, 0x01b1, 0x01cd, 0x01ea, 0x0209, 0x022a,
+    0x024d, 0x0273, 0x029a, 0x02c4, 0x02f1, 0x0320, 0x0353, 0x0388,
+    0x03c1, 0x03fd, 0x043c, 0x0480, 0x04c7, 0x0513, 0x0563, 0x05b8,
+    0x0612, 0x0671, 0x06d6, 0x0740, 0x07b1, 0x0828, 0x08a5, 0x092a,
+    0x09b6, 0x0a49, 0x0ae5, 0x0b88, 0x0c34, 0x0cea, 0x0da8, 0x0e70,
+    0x0f42, 0x101e, 0x1105, 0x11f7, 0x12f3, 0x13fb, 0x150f, 0x162e,
+    0x175a, 0x1891, 0x19d5, 0x1b25, 0x1c81, 0x1dea, 0x1f5f, 0x20e0,
+    0x226d, 0x2405, 0x25a9, 0x2758, 0x2911, 0x2ad4, 0x2ca0, 0x2e76,
+    0x3053, 0x3238, 0x3424, 0x3615, 0x380b, 0x3a04, 0x3c01, 0x3e00,
+};
+
+const q15_t sigmoidLTable_q15[128] = {
+    0x4000, 0x4100, 0x4200, 0x42ff, 0x43ff, 0x44fd, 0x45fc, 0x46f9,
+    0x47f5, 0x48f1, 0x49eb, 0x4ae5, 0x4bdc, 0x4cd3, 0x4dc8, 0x4ebb,
+    0x4fad, 0x509c, 0x518a, 0x5276, 0x5360, 0x5447, 0x552c, 0x560f,
+    0x56ef, 0x57cd, 0x58a8, 0x5981, 0x5a57, 0x5b2a, 0x5bfb, 0x5cc9,
+    0x5d93, 0x5e5b, 0x5f20, 0x5fe2, 0x60a1, 0x615d, 0x6216, 0x62cc,
+    0x637f, 0x642e, 0x64db, 0x6584, 0x662b, 0x66ce, 0x676f, 0x680c,
+    0x68a6, 0x693d, 0x69d2, 0x6a63, 0x6af1, 0x6b7c, 0x6c05, 0x6c8a,
+    0x6d0d, 0x6d8d, 0x6e09, 0x6e84, 0x6efb, 0x6f70, 0x6fe2, 0x7051,
+    0x0f42, 0x0faf, 0x101e, 0x1090, 0x1105, 0x117c, 0x11f7, 0x1273,
+    0x12f3, 0x1376, 0x13fb, 0x1484, 0x150f, 0x159d, 0x162e, 0x16c3,
+    0x175a, 0x17f4, 0x1891, 0x1932, 0x19d5, 0x1a7c, 0x1b25, 0x1bd2,
+    0x1c81, 0x1d34, 0x1dea, 0x1ea3, 0x1f5f, 0x201e, 0x20e0, 0x21a5,
+    0x226d, 0x2337, 0x2405, 0x24d6, 0x25a9, 0x267f, 0x2758, 0x2833,
+    0x2911, 0x29f1, 0x2ad4, 0x2bb9, 0x2ca0, 0x2d8a, 0x2e76, 0x2f64,
+    0x3053, 0x3145, 0x3238, 0x332d, 0x3424, 0x351b, 0x3615, 0x370f,
+    0x380b, 0x3907, 0x3a04, 0x3b03, 0x3c01, 0x3d01, 0x3e00, 0x3f00,
+};
+
+const q15_t sigmoidHTable_q15[192] = {
+    0x70be, 0x7190, 0x7258, 0x7316, 0x73cc, 0x7478, 0x751b, 0x75b7,
+    0x764a, 0x76d6, 0x775b, 0x77d8, 0x784f, 0x78c0, 0x792a, 0x798f,
+    0x79ee, 0x7a48, 0x7a9d, 0x7aed, 0x7b39, 0x7b80, 0x7bc4, 0x7c03,
+    0x7c3f, 0x7c78, 0x7cad, 0x7ce0, 0x7d0f, 0x7d3c, 0x7d66, 0x7d8d,
+    0x7db3, 0x7dd6, 0x7df7, 0x7e16, 0x7e33, 0x7e4f, 0x7e69, 0x7e81,
+    0x7e98, 0x7eae, 0x7ec2, 0x7ed5, 0x7ee7, 0x7ef8, 0x7f08, 0x7f17,
+    0x7f25, 0x7f32, 0x7f3e, 0x7f4a, 0x7f55, 0x7f5f, 0x7f69, 0x7f72,
+    0x7f7b, 0x7f83, 0x7f8a, 0x7f91, 0x7f98, 0x7f9e, 0x7fa4, 0x7faa,
+    0x7faf, 0x7fb4, 0x7fb8, 0x7fbd, 0x7fc1, 0x7fc5, 0x7fc8, 0x7fcc,
+    0x7fcf, 0x7fd2, 0x7fd5, 0x7fd7, 0x7fda, 0x7fdc, 0x7fde, 0x7fe0,
+    0x7fe2, 0x7fe4, 0x7fe6, 0x7fe7, 0x7fe9, 0x7fea, 0x7feb, 0x7fed,
+    0x7fee, 0x7fef, 0x7ff0, 0x7ff1, 0x7ff2, 0x7ff3, 0x7ff4, 0x7ff4,
+    0x000b, 0x000c, 0x000c, 0x000d, 0x000e, 0x000f, 0x0010, 0x0011,
+    0x0012, 0x0013, 0x0015, 0x0016, 0x0017, 0x0019, 0x001a, 0x001c,
+    0x001e, 0x0020, 0x0022, 0x0024, 0x0026, 0x0029, 0x002b, 0x002e,
+    0x0031, 0x0034, 0x0038, 0x003b, 0x003f, 0x0043, 0x0048, 0x004c,
+    0x0051, 0x0056, 0x005c, 0x0062, 0x0068, 0x006f, 0x0076, 0x007d,
+    0x0085, 0x008e, 0x0097, 0x00a1, 0x00ab, 0x00b6, 0x00c2, 0x00ce,
+    0x00db, 0x00e9, 0x00f8, 0x0108, 0x0119, 0x012b, 0x013e, 0x0152,
+    0x0168, 0x017f, 0x0197, 0x01b1, 0x01cd, 0x01ea, 0x0209, 0x022a,
+    0x024d, 0x0273, 0x029a, 0x02c4, 0x02f1, 0x0320, 0x0353, 0x0388,
+    0x03c1, 0x03fd, 0x043c, 0x0480, 0x04c7, 0x0513, 0x0563, 0x05b8,
+    0x0612, 0x0671, 0x06d6, 0x0740, 0x07b1, 0x0828, 0x08a5, 0x092a,
+    0x09b6, 0x0a49, 0x0ae5, 0x0b88, 0x0c34, 0x0cea, 0x0da8, 0x0e70,
+};
+
+const q7_t tanhTable_q7[256] = {
+    0x00, 0x08, 0x10, 0x18, 0x1f, 0x27, 0x2e, 0x35,
+    0x3b, 0x41, 0x47, 0x4c, 0x51, 0x56, 0x5a, 0x5e,
+    0x61, 0x65, 0x68, 0x6a, 0x6d, 0x6f, 0x71, 0x72,
+    0x74, 0x75, 0x76, 0x78, 0x78, 0x79, 0x7a, 0x7b,
+    0x7b, 0x7c, 0x7c, 0x7d, 0x7d, 0x7e, 0x7e, 0x7e,
+    0x7e, 0x7e, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,
+    0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,
+    0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,
+    0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,
+    0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,
+    0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,
+    0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,
+    0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,
+    0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,
+    0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,
+    0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,
+    0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80,
+    0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80,
+    0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80,
+    0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80,
+    0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80,
+    0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80,
+    0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80,
+    0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80,
+    0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80,
+    0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x81,
+    0x81, 0x81, 0x81, 0x81, 0x81, 0x81, 0x81, 0x82,
+    0x82, 0x82, 0x82, 0x82, 0x83, 0x83, 0x84, 0x84,
+    0x85, 0x85, 0x86, 0x87, 0x88, 0x88, 0x8a, 0x8b,
+    0x8c, 0x8e, 0x8f, 0x91, 0x93, 0x96, 0x98, 0x9b,
+    0x9f, 0xa2, 0xa6, 0xaa, 0xaf, 0xb4, 0xb9, 0xbf,
+    0xc5, 0xcb, 0xd2, 0xd9, 0xe1, 0xe8, 0xf0, 0xf8,
+};
+
+const q15_t tanhTable_q15[256] = {
+    0x0000, 0x07fd, 0x0feb, 0x17b9, 0x1f59, 0x26bf, 0x2ddf, 0x34ae,
+    0x3b27, 0x4142, 0x46fd, 0x4c56, 0x514d, 0x55e2, 0x5a1a, 0x5df6,
+    0x617c, 0x64b0, 0x6797, 0x6a37, 0x6c95, 0x6eb5, 0x709e, 0x7254,
+    0x73dc, 0x753a, 0x7672, 0x7788, 0x787f, 0x795b, 0x7a1e, 0x7acb,
+    0x7b65, 0x7bee, 0x7c66, 0x7cd1, 0x7d30, 0x7d84, 0x7dce, 0x7e0f,
+    0x7e49, 0x7e7d, 0x7eaa, 0x7ed2, 0x7ef5, 0x7f14, 0x7f30, 0x7f48,
+    0x7f5e, 0x7f71, 0x7f82, 0x7f91, 0x7f9e, 0x7fa9, 0x7fb3, 0x7fbc,
+    0x7fc4, 0x7fcb, 0x7fd1, 0x7fd7, 0x7fdc, 0x7fe0, 0x7fe4, 0x7fe7,
+    0x7fea, 0x7fed, 0x7fef, 0x7ff1, 0x7ff3, 0x7ff4, 0x7ff6, 0x7ff7,
+    0x7ff8, 0x7ff9, 0x7ffa, 0x7ffa, 0x7ffb, 0x7ffc, 0x7ffc, 0x7ffd,
+    0x7ffd, 0x7ffd, 0x7ffe, 0x7ffe, 0x7ffe, 0x7ffe, 0x7fff, 0x7fff,
+    0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff,
+    0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff,
+    0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff,
+    0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff,
+    0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff,
+    0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000,
+    0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000,
+    0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000,
+    0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000,
+    0x8000, 0x8000, 0x8001, 0x8001, 0x8001, 0x8001, 0x8001, 0x8001,
+    0x8001, 0x8001, 0x8001, 0x8002, 0x8002, 0x8002, 0x8002, 0x8003,
+    0x8003, 0x8003, 0x8004, 0x8004, 0x8005, 0x8006, 0x8006, 0x8007,
+    0x8008, 0x8009, 0x800a, 0x800c, 0x800d, 0x800f, 0x8011, 0x8013,
+    0x8016, 0x8019, 0x801c, 0x8020, 0x8024, 0x8029, 0x802f, 0x8035,
+    0x803c, 0x8044, 0x804d, 0x8057, 0x8062, 0x806f, 0x807e, 0x808f,
+    0x80a2, 0x80b8, 0x80d0, 0x80ec, 0x810b, 0x812e, 0x8156, 0x8183,
+    0x81b7, 0x81f1, 0x8232, 0x827c, 0x82d0, 0x832f, 0x839a, 0x8412,
+    0x849b, 0x8535, 0x85e2, 0x86a5, 0x8781, 0x8878, 0x898e, 0x8ac6,
+    0x8c24, 0x8dac, 0x8f62, 0x914b, 0x936b, 0x95c9, 0x9869, 0x9b50,
+    0x9e84, 0xa20a, 0xa5e6, 0xaa1e, 0xaeb3, 0xb3aa, 0xb903, 0xbebe,
+    0xc4d9, 0xcb52, 0xd221, 0xd941, 0xe0a7, 0xe847, 0xf015, 0xf803,
+};
+
+const q15_t tanhLTable_q15[128] = {
+    0x0000, 0x0400, 0x07fd, 0x0bf7, 0x0feb, 0x13d7, 0x17b9, 0x1b90,
+    0x1f59, 0x2314, 0x26bf, 0x2a58, 0x2ddf, 0x3151, 0x34ae, 0x37f6,
+    0x3b27, 0x3e40, 0x4142, 0x442c, 0x46fd, 0x49b6, 0x4c56, 0x4edd,
+    0x514d, 0x53a3, 0x55e2, 0x580a, 0x5a1a, 0x5c13, 0x5df6, 0x5fc4,
+    0x617c, 0x6320, 0x64b0, 0x662d, 0x6797, 0x68f0, 0x6a37, 0x6b6e,
+    0x6c95, 0x6dac, 0x6eb5, 0x6fb0, 0x709e, 0x717f, 0x7254, 0x731e,
+    0x73dc, 0x7490, 0x753a, 0x75da, 0x7672, 0x7701, 0x7788, 0x7807,
+    0x787f, 0x78f0, 0x795b, 0x79bf, 0x7a1e, 0x7a77, 0x7acb, 0x7b1b,
+    0x849b, 0x84e5, 0x8535, 0x8589, 0x85e2, 0x8641, 0x86a5, 0x8710,
+    0x8781, 0x87f9, 0x8878, 0x88ff, 0x898e, 0x8a26, 0x8ac6, 0x8b70,
+    0x8c24, 0x8ce2, 0x8dac, 0x8e81, 0x8f62, 0x9050, 0x914b, 0x9254,
+    0x936b, 0x9492, 0x95c9, 0x9710, 0x9869, 0x99d3, 0x9b50, 0x9ce0,
+    0x9e84, 0xa03c, 0xa20a, 0xa3ed, 0xa5e6, 0xa7f6, 0xaa1e, 0xac5d,
+    0xaeb3, 0xb123, 0xb3aa, 0xb64a, 0xb903, 0xbbd4, 0xbebe, 0xc1c0,
+    0xc4d9, 0xc80a, 0xcb52, 0xceaf, 0xd221, 0xd5a8, 0xd941, 0xdcec,
+    0xe0a7, 0xe470, 0xe847, 0xec29, 0xf015, 0xf409, 0xf803, 0xfc00,
+};
+
+const q15_t tanhHTable_q15[192] = {
+    0x7b65, 0x7bee, 0x7c66, 0x7cd1, 0x7d30, 0x7d84, 0x7dce, 0x7e0f,
+    0x7e49, 0x7e7d, 0x7eaa, 0x7ed2, 0x7ef5, 0x7f14, 0x7f30, 0x7f48,
+    0x7f5e, 0x7f71, 0x7f82, 0x7f91, 0x7f9e, 0x7fa9, 0x7fb3, 0x7fbc,
+    0x7fc4, 0x7fcb, 0x7fd1, 0x7fd7, 0x7fdc, 0x7fe0, 0x7fe4, 0x7fe7,
+    0x7fea, 0x7fed, 0x7fef, 0x7ff1, 0x7ff3, 0x7ff4, 0x7ff6, 0x7ff7,
+    0x7ff8, 0x7ff9, 0x7ffa, 0x7ffa, 0x7ffb, 0x7ffc, 0x7ffc, 0x7ffd,
+    0x7ffd, 0x7ffd, 0x7ffe, 0x7ffe, 0x7ffe, 0x7ffe, 0x7fff, 0x7fff,
+    0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff,
+    0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff,
+    0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff,
+    0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff,
+    0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff, 0x7fff,
+    0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000,
+    0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000,
+    0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000,
+    0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000, 0x8000,
+    0x8000, 0x8000, 0x8001, 0x8001, 0x8001, 0x8001, 0x8001, 0x8001,
+    0x8001, 0x8001, 0x8001, 0x8002, 0x8002, 0x8002, 0x8002, 0x8003,
+    0x8003, 0x8003, 0x8004, 0x8004, 0x8005, 0x8006, 0x8006, 0x8007,
+    0x8008, 0x8009, 0x800a, 0x800c, 0x800d, 0x800f, 0x8011, 0x8013,
+    0x8016, 0x8019, 0x801c, 0x8020, 0x8024, 0x8029, 0x802f, 0x8035,
+    0x803c, 0x8044, 0x804d, 0x8057, 0x8062, 0x806f, 0x807e, 0x808f,
+    0x80a2, 0x80b8, 0x80d0, 0x80ec, 0x810b, 0x812e, 0x8156, 0x8183,
+    0x81b7, 0x81f1, 0x8232, 0x827c, 0x82d0, 0x832f, 0x839a, 0x8412,
+};
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/NNSupportFunctions/arm_q7_to_q15_no_shift.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/NNSupportFunctions/arm_q7_to_q15_no_shift.c
new file mode 100644
index 0000000..264e760
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/NNSupportFunctions/arm_q7_to_q15_no_shift.c
@@ -0,0 +1,134 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_q7_to_q15_no_shift.c
+ * Description:  Converts the elements of the Q7 vector to Q15 vector without left-shift
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_nnsupportfunctions.h"
+
+/**    
+ * @ingroup groupSupport    
+ */
+
+/**    
+ * @addtogroup nndata_convert    
+ * @{    
+ */
+
+/**    
+ * @brief Converts the elements of the Q7 vector to Q15 vector without left-shift 
+ * @param[in]       *pSrc points to the Q7 input vector    
+ * @param[out]      *pDst points to the Q15 output vector   
+ * @param[in]       blockSize length of the input vector    
+ * @return none.    
+ *    
+ * \par Description:    
+ *    
+ * The equation used for the conversion process is:    
+ *   
+ * <pre>    
+ * 	pDst[n] = (q15_t) pSrc[n];   0 <= n < blockSize.    
+ * </pre>    
+ *   
+ */
+
+void arm_q7_to_q15_no_shift(const q7_t * pSrc, q15_t * pDst, uint32_t blockSize)
+{
+    const q7_t *pIn = pSrc;     /* Src pointer */
+    uint32_t  blkCnt;           /* loop counter */
+
+#ifndef ARM_MATH_CM0_FAMILY
+    q31_t     in;
+    q31_t     in1, in2;
+    q31_t     out1, out2;
+
+    /* Run the below code for Cortex-M4 and Cortex-M3 */
+
+    /*loop Unrolling */
+    blkCnt = blockSize >> 2u;
+
+    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
+     ** a second loop below computes the remaining 1 to 3 samples. */
+    while (blkCnt > 0u)
+    {
+        /* C = (q15_t) A << 8 */
+        /* convert from q7 to q15 and then store the results in the destination buffer */
+        in = *__SIMD32(pIn)++;
+
+        /* rotatate in by 8 and extend two q7_t values to q15_t values */
+        in1 = __SXTB16(__ROR(in, 8));
+
+        /* extend remainig two q7_t values to q15_t values */
+        in2 = __SXTB16(in);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+
+        out2 = __PKHTB(in1, in2, 16);
+        out1 = __PKHBT(in2, in1, 16);
+
+#else
+
+        out1 = __PKHTB(in1, in2, 16);
+        out2 = __PKHBT(in2, in1, 16);
+
+#endif
+
+        *__SIMD32(pDst)++ = out1;
+        *__SIMD32(pDst)++ = out2;
+
+        /* Decrement the loop counter */
+        blkCnt--;
+    }
+
+    /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
+     ** No loop unrolling is used. */
+    blkCnt = blockSize % 0x4u;
+
+#else
+
+    /* Run the below code for Cortex-M0 */
+
+    /* Loop over blockSize number of values */
+    blkCnt = blockSize;
+
+#endif                          /* #ifndef ARM_MATH_CM0_FAMILY */
+
+    while (blkCnt > 0u)
+    {
+        /* C = (q15_t) A << 8 */
+        /* convert from q7 to q15 and then store the results in the destination buffer */
+        *pDst++ = (q15_t) * pIn++;
+
+        /* Decrement the loop counter */
+        blkCnt--;
+    }
+
+}
+
+/**    
+ * @} end of nndata_convert group   
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/NNSupportFunctions/arm_q7_to_q15_reordered_no_shift.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/NNSupportFunctions/arm_q7_to_q15_reordered_no_shift.c
new file mode 100644
index 0000000..7d29aa4
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/NNSupportFunctions/arm_q7_to_q15_reordered_no_shift.c
@@ -0,0 +1,145 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_q7_to_q15_reordered_no_shift.c
+ * Description:  Converts the elements of the Q7 vector to reordered Q15 vector without left-shift
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_nnsupportfunctions.h"
+
+/**    
+ * @ingroup groupSupport    
+ */
+
+/**    
+ * @addtogroup nndata_convert    
+ * @{    
+ */
+
+/**    
+ * @brief Converts the elements of the Q7 vector to reordered Q15 vector without left-shift
+ * @param[in]       *pSrc points to the Q7 input vector    
+ * @param[out]      *pDst points to the Q15 output vector   
+ * @param[in]       blockSize length of the input vector    
+ * @return none.    
+ *    
+ * @details
+ *
+ * This function does the q7 to q15 expansion with re-ordering 
+ *
+ * <pre>
+ *                          |   A1   |   A2   |   A3   |   A4   |
+ *
+ *                           0      7 8     15 16    23 24    31
+ * </pre>
+ *
+ * is converted into:
+ *
+ * <pre>
+ *  |       A1       |       A3       |   and  |       A2       |       A4       |
+ *
+ *   0             15 16            31          0             15 16            31
+ * </pre>
+ *
+ *
+ * This looks strange but is natural considering how sign-extension is done at
+ * assembly level. 
+ *
+ * The expansion of other other oprand will follow the same rule so that the end 
+ * results are the same.
+ *
+ * The tail (i.e., last (N % 4) elements) will still be in original order.
+ *   
+ */
+
+void arm_q7_to_q15_reordered_no_shift(const q7_t * pSrc, q15_t * pDst, uint32_t blockSize)
+{
+    const q7_t *pIn = pSrc;     /* Src pointer */
+    uint32_t  blkCnt;           /* loop counter */
+
+#ifndef ARM_MATH_CM0_FAMILY
+    q31_t     in;
+    q31_t     in1, in2;
+
+    /* Run the below code for Cortex-M4 and Cortex-M3 */
+
+    /*loop Unrolling */
+    blkCnt = blockSize >> 2u;
+
+    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
+     ** a second loop below computes the remaining 1 to 3 samples. */
+    while (blkCnt > 0u)
+    {
+        /* C = (q15_t) A << 8 */
+        /* convert from q7 to q15 and then store the results in the destination buffer */
+        in = *__SIMD32(pIn)++;
+
+        /* rotatate in by 8 and extend two q7_t values to q15_t values */
+        in1 = __SXTB16(__ROR(in, 8));
+
+        /* extend remainig two q7_t values to q15_t values */
+        in2 = __SXTB16(in);
+
+#ifndef ARM_MATH_BIG_ENDIAN
+        *__SIMD32(pDst)++ = in2;
+        *__SIMD32(pDst)++ = in1;
+#else
+        *__SIMD32(pDst)++ = in1;
+        *__SIMD32(pDst)++ = in2;
+#endif
+
+        /* Decrement the loop counter */
+        blkCnt--;
+    }
+
+    /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
+     ** No loop unrolling is used. */
+    blkCnt = blockSize % 0x4u;
+
+#else
+
+    /* Run the below code for Cortex-M0 */
+
+    /* Loop over blockSize number of values */
+    blkCnt = blockSize;
+
+#endif                          /* #ifndef ARM_MATH_CM0_FAMILY */
+
+    while (blkCnt > 0u)
+    {
+        /* C = (q15_t) A << 8 */
+        /* convert from q7 to q15 and then store the results in the destination buffer */
+        *pDst++ = (q15_t) * pIn++;
+
+        /* Decrement the loop counter */
+        blkCnt--;
+    }
+
+}
+
+/**    
+ * @} end of q7_to_x group    
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c
new file mode 100644
index 0000000..2956774
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/PoolingFunctions/arm_pool_q7_HWC.c
@@ -0,0 +1,460 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_pool_q7_HWC.c
+ * Description:  Pooling function implementations
+ *
+ * $Date:        17. January 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+#if defined (ARM_MATH_DSP)
+
+/**
+ * @brief A few utility functions used by pooling functions
+ *
+ * 
+ */
+
+static void buffer_scale_back_q15_to_q7(q15_t * buffer, q7_t * target, uint16_t length, uint16_t scale)
+{
+    int       i;
+
+    for (i = 0; i < length; i++)
+    {
+        target[i] = (q7_t) (buffer[i] / scale);
+    }
+}
+
+static void compare_and_replace_if_larger_q7(q7_t * base,   // base data
+                                             const q7_t * target,   // compare target
+                                             const uint16_t length  // data length
+    )
+{
+    q7_t     *pIn = base;
+    const q7_t     *pCom = target;
+    union arm_nnword in;
+    union arm_nnword com;
+    uint16_t  cnt = length >> 2;
+
+    while (cnt > 0u)
+    {
+        in.word = *__SIMD32(pIn);
+        com.word = *__SIMD32(pCom)++;
+
+        // if version
+        if (com.bytes[0] > in.bytes[0])
+            in.bytes[0] = com.bytes[0];
+        if (com.bytes[1] > in.bytes[1])
+            in.bytes[1] = com.bytes[1];
+        if (com.bytes[2] > in.bytes[2])
+            in.bytes[2] = com.bytes[2];
+        if (com.bytes[3] > in.bytes[3])
+            in.bytes[3] = com.bytes[3];
+
+        *__SIMD32(pIn)++ = in.word;
+
+        cnt--;
+    }
+
+    cnt = length & 0x3;
+    while (cnt > 0u)
+    {
+      if (*pCom > *pIn)
+      {
+        *pIn = *pCom;
+      }
+      pIn++;
+      pCom++;
+      cnt--;
+    }
+}
+
+static void accumulate_q7_to_q15(q15_t * base, q7_t * target, const uint16_t length)
+{
+    q15_t    *pCnt = base;
+    q7_t     *pV = target;
+    q31_t     v1, v2, vo1, vo2;
+    uint16_t  cnt = length >> 2;
+    q31_t     in;
+
+    while (cnt > 0u)
+    {
+        q31_t     value = *__SIMD32(pV)++;
+        v1 = __SXTB16(__ROR(value, 8));
+        v2 = __SXTB16(value);
+#ifndef ARM_MATH_BIG_ENDIAN
+
+        vo2 = __PKHTB(v1, v2, 16);
+        vo1 = __PKHBT(v2, v1, 16);
+
+#else
+
+        vo1 = __PKHTB(v1, v2, 16);
+        vo2 = __PKHBT(v2, v1, 16);
+
+#endif
+
+        in = *__SIMD32(pCnt);
+        *__SIMD32(pCnt)++ = __QADD16(vo1, in);
+
+        in = *__SIMD32(pCnt);
+        *__SIMD32(pCnt)++ = __QADD16(vo2, in);
+
+        cnt--;
+    }
+    cnt = length & 0x3;
+    while (cnt > 0u)
+    {
+        *pCnt++ += *pV++;
+        cnt--;
+    }
+}
+
+#endif                          // ARM_MATH_DSP
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup Pooling
+ * @{
+ */
+
+  /**
+   * @brief Q7 max pooling function
+   * @param[in, out]  Im_in       pointer to input tensor
+   * @param[in]       dim_im_in   input tensor dimention
+   * @param[in]       ch_im_in    number of input tensor channels
+   * @param[in]       dim_kernel  filter kernel size
+   * @param[in]       padding     padding sizes
+   * @param[in]       stride      convolution stride
+   * @param[in]       dim_im_out  output tensor dimension
+   * @param[in,out]   bufferA     pointer to buffer space for input
+   * @param[in,out]   Im_out      pointer to output tensor
+   * @return none.
+   *
+   * @details
+   *
+   * <b>Buffer size:</b>
+   *
+   * bufferA size:  0
+   *
+   * The pooling function is implemented as split x-pooling then
+   * y-pooling.
+   *
+   * This pooling function is input-destructive. Input data is undefined
+   * after calling this function.
+   *
+   */
+
+void
+arm_maxpool_q7_HWC(q7_t * Im_in,
+                   const uint16_t dim_im_in,
+                   const uint16_t ch_im_in,
+                   const uint16_t dim_kernel,
+                   const uint16_t padding,
+                   const uint16_t stride, const uint16_t dim_im_out, q7_t * bufferA, q7_t * Im_out)
+{
+
+#if defined (ARM_MATH_DSP)
+    /* Run the following code for Cortex-M4 and Cortex-M7 */
+
+    int16_t   i_x, i_y;
+
+    /* first does the pooling along x axis */
+    for (i_y = 0; i_y < dim_im_in; i_y++)
+    {
+
+        for (i_x = 0; i_x < dim_im_out; i_x++)
+        {
+            /* for each output pixel */
+            q7_t     *target = Im_in + (i_y * dim_im_in + i_x) * ch_im_in;
+            q7_t     *win_start;
+            q7_t     *win_stop;
+            if (i_x * stride - padding < 0)
+            {
+                win_start = target;
+            } else
+            {
+                win_start = Im_in + (i_y * dim_im_in + i_x * stride - padding) * ch_im_in;
+            }
+
+            if (i_x * stride - padding + dim_kernel >= dim_im_in)
+            {
+                win_stop = Im_in + (i_y * dim_im_in + dim_im_in) * ch_im_in;
+            } else
+            {
+                win_stop = Im_in + (i_y * dim_im_in + i_x * stride - padding + dim_kernel) * ch_im_in;
+            }
+
+            /* first step is to copy over initial data */
+            /* arm_copy_q7(win_start, target, ch_im_in); */
+            memmove(target, win_start, ch_im_in);
+
+            /* start the max operation from the second part */
+            win_start += ch_im_in;
+            for (; win_start < win_stop; win_start += ch_im_in)
+            {
+                compare_and_replace_if_larger_q7(target, win_start, ch_im_in);
+            }
+        }
+    }
+
+    /* then does the pooling along y axis */
+    for (i_y = 0; i_y < dim_im_out; i_y++)
+    {
+
+        /* for each output row */
+        q7_t     *target = Im_out + i_y * dim_im_out * ch_im_in;
+        q7_t     *row_start;
+        q7_t     *row_end;
+        /* setting the starting row */
+        if (i_y * stride - padding < 0)
+        {
+            row_start = Im_in;
+        } else
+        {
+            row_start = Im_in + (i_y * stride - padding) * dim_im_in * ch_im_in;
+        }
+        /* setting the stopping row */
+        if (i_y * stride - padding + dim_kernel >= dim_im_in)
+        {
+            row_end = Im_in + dim_im_in * dim_im_in * ch_im_in;
+        } else
+        {
+            row_end = Im_in + (i_y * stride - padding + dim_kernel) * dim_im_in * ch_im_in;
+        }
+
+        /* copy over the first row */
+        /* arm_copy_q7(row_start, target, dim_im_out * ch_im_in); */
+        memmove(target, row_start, dim_im_out * ch_im_in);
+
+        /* move over to next row */
+        row_start += ch_im_in * dim_im_in;
+
+        for (; row_start < row_end; row_start += dim_im_in * ch_im_in)
+        {
+            compare_and_replace_if_larger_q7(target, row_start, dim_im_out * ch_im_in);
+        }
+    }
+
+#else
+    /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
+
+    int16_t   i_ch_in, i_x, i_y;
+    int16_t   k_x, k_y;
+
+    for (i_ch_in = 0; i_ch_in < ch_im_in; i_ch_in++)
+    {
+        for (i_y = 0; i_y < dim_im_out; i_y++)
+        {
+            for (i_x = 0; i_x < dim_im_out; i_x++)
+            {
+                int       max = -129;
+                for (k_y = i_y * stride - padding; k_y < i_y * stride - padding + dim_kernel; k_y++)
+                {
+                    for (k_x = i_x * stride - padding; k_x < i_x * stride - padding + dim_kernel; k_x++)
+                    {
+                        if (k_y >= 0 && k_x >= 0 && k_y < dim_im_in && k_x < dim_im_in)
+                        {
+                            if (Im_in[i_ch_in + ch_im_in * (k_x + k_y * dim_im_in)] > max)
+                            {
+                                max = Im_in[i_ch_in + ch_im_in * (k_x + k_y * dim_im_in)];
+                            }
+                        }
+                    }
+                }
+                Im_out[i_ch_in + ch_im_in * (i_x + i_y * dim_im_out)] = max;
+            }
+        }
+    }
+
+#endif                          /* ARM_MATH_DSP */
+
+}
+
+  /**
+   * @brief Q7 average pooling function
+   * @param[in,out]   Im_in       pointer to input tensor
+   * @param[in]       dim_im_in   input tensor dimention
+   * @param[in]       ch_im_in    number of input tensor channels
+   * @param[in]       dim_kernel  filter kernel size
+   * @param[in]       padding     padding sizes
+   * @param[in]       stride      convolution stride
+   * @param[in]       dim_im_out  output tensor dimension
+   * @param[in,out]   bufferA     pointer to buffer space for input
+   * @param[in,out]   Im_out      pointer to output tensor
+   * @return none.
+   *
+   * @details
+   *
+   * <b>Buffer size:</b>
+   *
+   * bufferA size:  2*dim_im_out*ch_im_in
+   *
+   * The pooling function is implemented as split x-pooling then
+   * y-pooling.
+   *
+   * This pooling function is input-destructive. Input data is undefined
+   * after calling this function.
+   *
+   */
+
+void
+arm_avepool_q7_HWC(q7_t * Im_in,
+                   const uint16_t dim_im_in,
+                   const uint16_t ch_im_in,
+                   const uint16_t dim_kernel,
+                   const uint16_t padding,
+                   const uint16_t stride, const uint16_t dim_im_out, q7_t * bufferA, q7_t * Im_out)
+{
+
+#if defined (ARM_MATH_DSP)
+    /* Run the following code for Cortex-M4 and Cortex-M7 */
+
+    q15_t    *buffer = (q15_t *) bufferA;
+    int16_t   i_x, i_y;
+    int16_t   count = 0;
+
+    /* first does the pooling along x axis */
+    for (i_y = 0; i_y < dim_im_in; i_y++)
+    {
+
+        for (i_x = 0; i_x < dim_im_out; i_x++)
+        {
+            /* for each output pixel */
+            q7_t     *target = Im_in + (i_y * dim_im_in + i_x) * ch_im_in;
+            q7_t     *win_start;
+            q7_t     *win_stop;
+            if (i_x * stride - padding < 0)
+            {
+                win_start = target;
+            } else
+            {
+                win_start = Im_in + (i_y * dim_im_in + i_x * stride - padding) * ch_im_in;
+            }
+
+            if (i_x * stride - padding + dim_kernel >= dim_im_in)
+            {
+                win_stop = Im_in + (i_y * dim_im_in + dim_im_in) * ch_im_in;
+            } else
+            {
+                win_stop = Im_in + (i_y * dim_im_in + i_x * stride - padding + dim_kernel) * ch_im_in;
+            }
+
+            /* first step is to copy over initial data */
+            arm_q7_to_q15_no_shift(win_start, buffer, ch_im_in);
+            count = 1;
+
+            /* start the max operation from the second part */
+            win_start += ch_im_in;
+            for (; win_start < win_stop; win_start += ch_im_in)
+            {
+                accumulate_q7_to_q15(buffer, win_start, ch_im_in);
+                count++;
+            }
+            buffer_scale_back_q15_to_q7(buffer, target, ch_im_in, count);
+        }
+    }
+
+    /* then does the pooling along y axis */
+    for (i_y = 0; i_y < dim_im_out; i_y++)
+    {
+        /* for each output row */
+        q7_t     *target = Im_out + i_y * dim_im_out * ch_im_in;
+        q7_t     *row_start;
+        q7_t     *row_end;
+        /* setting the starting row */
+        if (i_y * stride - padding < 0)
+        {
+            row_start = Im_in;
+        } else
+        {
+            row_start = Im_in + (i_y * stride - padding) * dim_im_in * ch_im_in;
+        }
+        /* setting the stopping row */
+        if (i_y * stride - padding + dim_kernel >= dim_im_in)
+        {
+            row_end = Im_in + dim_im_in * dim_im_in * ch_im_in;
+        } else
+        {
+            row_end = Im_in + (i_y * stride - padding + dim_kernel) * dim_im_in * ch_im_in;
+        }
+
+        /* copy over the first row */
+        arm_q7_to_q15_no_shift(row_start, buffer, dim_im_out * ch_im_in);
+        count = 1;
+
+        /* move over to next row */
+        row_start += ch_im_in * dim_im_in;
+
+        for (; row_start < row_end; row_start += dim_im_in * ch_im_in)
+        {
+            accumulate_q7_to_q15(buffer, row_start, dim_im_out * ch_im_in);
+            count++;
+        }
+        buffer_scale_back_q15_to_q7(buffer, target, dim_im_out * ch_im_in, count);
+    }
+
+#else
+    /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
+
+    int16_t   i_ch_in, i_x, i_y;
+    int16_t   k_x, k_y;
+
+    for (i_ch_in = 0; i_ch_in < ch_im_in; i_ch_in++)
+    {
+        for (i_y = 0; i_y < dim_im_out; i_y++)
+        {
+            for (i_x = 0; i_x < dim_im_out; i_x++)
+            {
+                int       sum = 0;
+                int       count = 0;
+                for (k_y = i_y * stride - padding; k_y < i_y * stride - padding + dim_kernel; k_y++)
+                {
+                    for (k_x = i_x * stride - padding; k_x < i_x * stride - padding + dim_kernel; k_x++)
+                    {
+                        if (k_y >= 0 && k_x >= 0 && k_y < dim_im_in && k_x < dim_im_in)
+                        {
+                            sum += Im_in[i_ch_in + ch_im_in * (k_x + k_y * dim_im_in)];
+                            count++;
+                        }
+                    }
+                }
+                Im_out[i_ch_in + ch_im_in * (i_x + i_y * dim_im_out)] = sum / count;
+            }
+        }
+    }
+
+#endif                          /* ARM_MATH_DSP */
+
+}
+
+/**
+ * @} end of Pooling group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/SoftmaxFunctions/arm_softmax_q15.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/SoftmaxFunctions/arm_softmax_q15.c
new file mode 100644
index 0000000..abc2737
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/SoftmaxFunctions/arm_softmax_q15.c
@@ -0,0 +1,120 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_softmax_q15.c
+ * Description:  Q15 softmax function
+ *
+ * $Date:        20. February 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup Softmax
+ * @{
+ */
+
+  /**
+   * @brief Q15 softmax function
+   * @param[in]       vec_in      pointer to input vector
+   * @param[in]       dim_vec     input vector dimention
+   * @param[out]      p_out       pointer to output vector
+   * @return none.
+   *
+   * @details
+   *
+   *  Here, instead of typical e based softmax, we use
+   *  2-based softmax, i.e.,:
+   *
+   *  y_i = 2^(x_i) / sum(2^x_j)
+   *
+   *  The relative output will be different here.
+   *  But mathematically, the gradient will be the same
+   *  with a log(2) scaling factor.
+   *
+   */
+
+void arm_softmax_q15(const q15_t * vec_in, const uint16_t dim_vec, q15_t * p_out)
+{
+    q31_t     sum;
+    int16_t   i;
+    uint8_t   shift;
+    q31_t     base;
+    base = -1 * 0x100000;
+    for (i = 0; i < dim_vec; i++)
+    {
+        if (vec_in[i] > base)
+        {
+            base = vec_in[i];
+        }
+    }
+
+    /* we ignore really small values  
+     * anyway, they will be 0 after shrinking
+     * to q15_t
+     */
+    base = base - 16;
+
+    sum = 0;
+
+    for (i = 0; i < dim_vec; i++)
+    {
+        if (vec_in[i] > base)
+        {
+            shift = (uint8_t)__USAT(vec_in[i] - base, 5);
+            sum += 0x1 << shift;
+        }
+    }
+
+    /* This is effectively (0x1 << 32) / sum */
+    int64_t div_base = 0x100000000LL;
+    int output_base = (int32_t)(div_base / sum);
+
+    /* Final confidence will be output_base >> ( 17 - (vec_in[i] - base) )
+     * so 32768 (0x1<<15) -> 100% confidence when sum = 0x1 << 16, output_base = 0x1 << 16
+     * and vec_in[i]-base = 16
+     */
+    for (i = 0; i < dim_vec; i++)
+    {
+        if (vec_in[i] > base) 
+        {
+            /* Here minimum value of 17+base-vec[i] will be 1 */
+            shift = (uint8_t)__USAT(17+base-vec_in[i], 5);
+            p_out[i] = (q15_t) __SSAT((output_base >> shift), 16);
+        } else
+        {
+            p_out[i] = 0;
+        }
+    }
+
+}
+
+/**
+ * @} end of Softmax group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/SoftmaxFunctions/arm_softmax_q7.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/SoftmaxFunctions/arm_softmax_q7.c
new file mode 100644
index 0000000..a4e2548
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/NN/Source/SoftmaxFunctions/arm_softmax_q7.c
@@ -0,0 +1,121 @@
+/*
+ * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS NN Library
+ * Title:        arm_softmax_q7.c
+ * Description:  Q7 softmax function
+ *
+ * $Date:        20. February 2018
+ * $Revision:    V.1.0.0
+ *
+ * Target Processor:  Cortex-M cores
+ *
+ * -------------------------------------------------------------------- */
+
+#include "arm_math.h"
+#include "arm_nnfunctions.h"
+
+/**
+ *  @ingroup groupNN
+ */
+
+/**
+ * @addtogroup Softmax
+ * @{
+ */
+
+  /**
+   * @brief Q7 softmax function
+   * @param[in]       vec_in      pointer to input vector
+   * @param[in]       dim_vec     input vector dimention
+   * @param[out]      p_out       pointer to output vector
+   * @return none.
+   *
+   * @details
+   *
+   *  Here, instead of typical natural logarithm e based softmax, we use
+   *  2-based softmax here, i.e.,:
+   * 
+   *  y_i = 2^(x_i) / sum(2^x_j)
+   *
+   *  The relative output will be different here.
+   *  But mathematically, the gradient will be the same
+   *  with a log(2) scaling factor.
+   *
+   */
+
+void arm_softmax_q7(const q7_t * vec_in, const uint16_t dim_vec, q7_t * p_out)
+{
+    q31_t     sum;
+    int16_t   i;
+    uint8_t   shift;
+    q15_t     base;
+    base = -257;
+
+    /* We first search for the maximum */
+    for (i = 0; i < dim_vec; i++)
+    {
+        if (vec_in[i] > base)
+        {
+            base = vec_in[i];
+        }
+    }
+
+    /* 
+     * So the base is set to max-8, meaning 
+     * that we ignore really small values. 
+     * anyway, they will be 0 after shrinking to q7_t.
+     */
+    base = base - 8;
+
+    sum = 0;
+
+    for (i = 0; i < dim_vec; i++)
+    {
+        if (vec_in[i] > base) 
+        {
+            shift = (uint8_t)__USAT(vec_in[i] - base, 5);
+            sum += 0x1 << shift;
+        }
+    }
+
+    /* This is effectively (0x1 << 20) / sum */
+    int output_base = 0x100000 / sum;
+
+    /* 
+     * Final confidence will be output_base >> ( 13 - (vec_in[i] - base) )
+     * so 128 (0x1<<7) -> 100% confidence when sum = 0x1 << 8, output_base = 0x1 << 12 
+     * and vec_in[i]-base = 8
+     */
+    for (i = 0; i < dim_vec; i++) 
+    {
+        if (vec_in[i] > base) 
+        {
+            /* Here minimum value of 13+base-vec_in[i] will be 5 */
+            shift = (uint8_t)__USAT(13+base-vec_in[i], 5);
+            p_out[i] = (q7_t) __SSAT((output_base >> shift), 8);
+        } else {
+            p_out[i] = 0;
+        }
+    }
+}
+
+/**
+ * @} end of Softmax group
+ */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS/Template/cmsis_os.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS/Template/cmsis_os.h
new file mode 100644
index 0000000..30068d3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS/Template/cmsis_os.h
@@ -0,0 +1,698 @@
+/* ----------------------------------------------------------------------
+ * $Date:        5. February 2013
+ * $Revision:    V1.02
+ *
+ * Project:      CMSIS-RTOS API
+ * Title:        cmsis_os.h template header file
+ *
+ * Version 0.02
+ *    Initial Proposal Phase
+ * Version 0.03
+ *    osKernelStart added, optional feature: main started as thread
+ *    osSemaphores have standard behavior
+ *    osTimerCreate does not start the timer, added osTimerStart
+ *    osThreadPass is renamed to osThreadYield
+ * Version 1.01
+ *    Support for C++ interface
+ *     - const attribute removed from the osXxxxDef_t typedef's
+ *     - const attribute added to the osXxxxDef macros
+ *    Added: osTimerDelete, osMutexDelete, osSemaphoreDelete
+ *    Added: osKernelInitialize
+ * Version 1.02
+ *    Control functions for short timeouts in microsecond resolution:
+ *    Added: osKernelSysTick, osKernelSysTickFrequency, osKernelSysTickMicroSec
+ *    Removed: osSignalGet 
+ *----------------------------------------------------------------------------
+ *
+ * Copyright (c) 2013-2017 ARM LIMITED
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ *---------------------------------------------------------------------------*/
+ 
+ 
+#ifndef _CMSIS_OS_H
+#define _CMSIS_OS_H
+ 
+/// \note MUST REMAIN UNCHANGED: \b osCMSIS identifies the CMSIS-RTOS API version.
+#define osCMSIS           0x10002      ///< API version (main [31:16] .sub [15:0])
+ 
+/// \note CAN BE CHANGED: \b osCMSIS_KERNEL identifies the underlying RTOS kernel and version number.
+#define osCMSIS_KERNEL    0x10000	   ///< RTOS identification and version (main [31:16] .sub [15:0])
+ 
+/// \note MUST REMAIN UNCHANGED: \b osKernelSystemId shall be consistent in every CMSIS-RTOS.
+#define osKernelSystemId "KERNEL V1.00"   ///< RTOS identification string
+ 
+/// \note MUST REMAIN UNCHANGED: \b osFeature_xxx shall be consistent in every CMSIS-RTOS.
+#define osFeature_MainThread   1       ///< main thread      1=main can be thread, 0=not available
+#define osFeature_Pool         1       ///< Memory Pools:    1=available, 0=not available
+#define osFeature_MailQ        1       ///< Mail Queues:     1=available, 0=not available
+#define osFeature_MessageQ     1       ///< Message Queues:  1=available, 0=not available
+#define osFeature_Signals      8       ///< maximum number of Signal Flags available per thread
+#define osFeature_Semaphore    30      ///< maximum count for \ref osSemaphoreCreate function
+#define osFeature_Wait         1       ///< osWait function: 1=available, 0=not available
+#define osFeature_SysTick      1       ///< osKernelSysTick functions: 1=available, 0=not available
+ 
+#include <stdint.h>
+#include <stddef.h>
+ 
+#ifdef  __cplusplus
+extern "C"
+{
+#endif
+ 
+ 
+// ==== Enumeration, structures, defines ====
+ 
+/// Priority used for thread control.
+/// \note MUST REMAIN UNCHANGED: \b osPriority shall be consistent in every CMSIS-RTOS.
+typedef enum  {
+  osPriorityIdle          = -3,          ///< priority: idle (lowest)
+  osPriorityLow           = -2,          ///< priority: low
+  osPriorityBelowNormal   = -1,          ///< priority: below normal
+  osPriorityNormal        =  0,          ///< priority: normal (default)
+  osPriorityAboveNormal   = +1,          ///< priority: above normal
+  osPriorityHigh          = +2,          ///< priority: high
+  osPriorityRealtime      = +3,          ///< priority: realtime (highest)
+  osPriorityError         =  0x84        ///< system cannot determine priority or thread has illegal priority
+} osPriority;
+ 
+/// Timeout value.
+/// \note MUST REMAIN UNCHANGED: \b osWaitForever shall be consistent in every CMSIS-RTOS.
+#define osWaitForever     0xFFFFFFFF     ///< wait forever timeout value
+ 
+/// Status code values returned by CMSIS-RTOS functions.
+/// \note MUST REMAIN UNCHANGED: \b osStatus shall be consistent in every CMSIS-RTOS.
+typedef enum  {
+  osOK                    =     0,       ///< function completed; no error or event occurred.
+  osEventSignal           =  0x08,       ///< function completed; signal event occurred.
+  osEventMessage          =  0x10,       ///< function completed; message event occurred.
+  osEventMail             =  0x20,       ///< function completed; mail event occurred.
+  osEventTimeout          =  0x40,       ///< function completed; timeout occurred.
+  osErrorParameter        =  0x80,       ///< parameter error: a mandatory parameter was missing or specified an incorrect object.
+  osErrorResource         =  0x81,       ///< resource not available: a specified resource was not available.
+  osErrorTimeoutResource  =  0xC1,       ///< resource not available within given time: a specified resource was not available within the timeout period.
+  osErrorISR              =  0x82,       ///< not allowed in ISR context: the function cannot be called from interrupt service routines.
+  osErrorISRRecursive     =  0x83,       ///< function called multiple times from ISR with same object.
+  osErrorPriority         =  0x84,       ///< system cannot determine priority or thread has illegal priority.
+  osErrorNoMemory         =  0x85,       ///< system is out of memory: it was impossible to allocate or reserve memory for the operation.
+  osErrorValue            =  0x86,       ///< value of a parameter is out of range.
+  osErrorOS               =  0xFF,       ///< unspecified RTOS error: run-time error but no other error message fits.
+  os_status_reserved      =  0x7FFFFFFF  ///< prevent from enum down-size compiler optimization.
+} osStatus;
+ 
+ 
+/// Timer type value for the timer definition.
+/// \note MUST REMAIN UNCHANGED: \b os_timer_type shall be consistent in every CMSIS-RTOS.
+typedef enum  {
+  osTimerOnce             =     0,       ///< one-shot timer
+  osTimerPeriodic         =     1        ///< repeating timer
+} os_timer_type;
+ 
+/// Entry point of a thread.
+/// \note MUST REMAIN UNCHANGED: \b os_pthread shall be consistent in every CMSIS-RTOS.
+typedef void (*os_pthread) (void const *argument);
+ 
+/// Entry point of a timer call back function.
+/// \note MUST REMAIN UNCHANGED: \b os_ptimer shall be consistent in every CMSIS-RTOS.
+typedef void (*os_ptimer) (void const *argument);
+ 
+// >>> the following data type definitions may shall adapted towards a specific RTOS
+ 
+/// Thread ID identifies the thread (pointer to a thread control block).
+/// \note CAN BE CHANGED: \b os_thread_cb is implementation specific in every CMSIS-RTOS.
+typedef struct os_thread_cb *osThreadId;
+ 
+/// Timer ID identifies the timer (pointer to a timer control block).
+/// \note CAN BE CHANGED: \b os_timer_cb is implementation specific in every CMSIS-RTOS.
+typedef struct os_timer_cb *osTimerId;
+ 
+/// Mutex ID identifies the mutex (pointer to a mutex control block).
+/// \note CAN BE CHANGED: \b os_mutex_cb is implementation specific in every CMSIS-RTOS.
+typedef struct os_mutex_cb *osMutexId;
+ 
+/// Semaphore ID identifies the semaphore (pointer to a semaphore control block).
+/// \note CAN BE CHANGED: \b os_semaphore_cb is implementation specific in every CMSIS-RTOS.
+typedef struct os_semaphore_cb *osSemaphoreId;
+ 
+/// Pool ID identifies the memory pool (pointer to a memory pool control block).
+/// \note CAN BE CHANGED: \b os_pool_cb is implementation specific in every CMSIS-RTOS.
+typedef struct os_pool_cb *osPoolId;
+ 
+/// Message ID identifies the message queue (pointer to a message queue control block).
+/// \note CAN BE CHANGED: \b os_messageQ_cb is implementation specific in every CMSIS-RTOS.
+typedef struct os_messageQ_cb *osMessageQId;
+ 
+/// Mail ID identifies the mail queue (pointer to a mail queue control block).
+/// \note CAN BE CHANGED: \b os_mailQ_cb is implementation specific in every CMSIS-RTOS.
+typedef struct os_mailQ_cb *osMailQId;
+ 
+ 
+/// Thread Definition structure contains startup information of a thread.
+/// \note CAN BE CHANGED: \b os_thread_def is implementation specific in every CMSIS-RTOS.
+typedef struct os_thread_def  {
+  os_pthread               pthread;    ///< start address of thread function
+  osPriority             tpriority;    ///< initial thread priority
+  uint32_t               instances;    ///< maximum number of instances of that thread function
+  uint32_t               stacksize;    ///< stack size requirements in bytes; 0 is default stack size
+} osThreadDef_t;
+ 
+/// Timer Definition structure contains timer parameters.
+/// \note CAN BE CHANGED: \b os_timer_def is implementation specific in every CMSIS-RTOS.
+typedef struct os_timer_def  {
+  os_ptimer                 ptimer;    ///< start address of a timer function
+} osTimerDef_t;
+ 
+/// Mutex Definition structure contains setup information for a mutex.
+/// \note CAN BE CHANGED: \b os_mutex_def is implementation specific in every CMSIS-RTOS.
+typedef struct os_mutex_def  {
+  uint32_t                   dummy;    ///< dummy value.
+} osMutexDef_t;
+ 
+/// Semaphore Definition structure contains setup information for a semaphore.
+/// \note CAN BE CHANGED: \b os_semaphore_def is implementation specific in every CMSIS-RTOS.
+typedef struct os_semaphore_def  {
+  uint32_t                   dummy;    ///< dummy value.
+} osSemaphoreDef_t;
+ 
+/// Definition structure for memory block allocation.
+/// \note CAN BE CHANGED: \b os_pool_def is implementation specific in every CMSIS-RTOS.
+typedef struct os_pool_def  {
+  uint32_t                 pool_sz;    ///< number of items (elements) in the pool
+  uint32_t                 item_sz;    ///< size of an item
+  void                       *pool;    ///< pointer to memory for pool
+} osPoolDef_t;
+ 
+/// Definition structure for message queue.
+/// \note CAN BE CHANGED: \b os_messageQ_def is implementation specific in every CMSIS-RTOS.
+typedef struct os_messageQ_def  {
+  uint32_t                queue_sz;    ///< number of elements in the queue
+  uint32_t                 item_sz;    ///< size of an item
+  void                       *pool;    ///< memory array for messages
+} osMessageQDef_t;
+ 
+/// Definition structure for mail queue.
+/// \note CAN BE CHANGED: \b os_mailQ_def is implementation specific in every CMSIS-RTOS.
+typedef struct os_mailQ_def  {
+  uint32_t                queue_sz;    ///< number of elements in the queue
+  uint32_t                 item_sz;    ///< size of an item
+  void                       *pool;    ///< memory array for mail
+} osMailQDef_t;
+ 
+/// Event structure contains detailed information about an event.
+/// \note MUST REMAIN UNCHANGED: \b os_event shall be consistent in every CMSIS-RTOS.
+///       However the struct may be extended at the end.
+typedef struct  {
+  osStatus                 status;     ///< status code: event or error information
+  union  {
+    uint32_t                    v;     ///< message as 32-bit value
+    void                       *p;     ///< message or mail as void pointer
+    int32_t               signals;     ///< signal flags
+  } value;                             ///< event value
+  union  {
+    osMailQId             mail_id;     ///< mail id obtained by \ref osMailCreate
+    osMessageQId       message_id;     ///< message id obtained by \ref osMessageCreate
+  } def;                               ///< event definition
+} osEvent;
+ 
+ 
+//  ==== Kernel Control Functions ====
+ 
+/// Initialize the RTOS Kernel for creating objects.
+/// \return status code that indicates the execution status of the function.
+/// \note MUST REMAIN UNCHANGED: \b osKernelInitialize shall be consistent in every CMSIS-RTOS.
+osStatus osKernelInitialize (void);
+ 
+/// Start the RTOS Kernel.
+/// \return status code that indicates the execution status of the function.
+/// \note MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
+osStatus osKernelStart (void);
+ 
+/// Check if the RTOS kernel is already started.
+/// \note MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
+/// \return 0 RTOS is not started, 1 RTOS is started.
+int32_t osKernelRunning(void);
+ 
+#if (defined (osFeature_SysTick)  &&  (osFeature_SysTick != 0))     // System Timer available
+ 
+/// Get the RTOS kernel system timer counter 
+/// \note MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
+/// \return RTOS kernel system timer as 32-bit value 
+uint32_t osKernelSysTick (void);
+ 
+/// The RTOS kernel system timer frequency in Hz
+/// \note Reflects the system timer setting and is typically defined in a configuration file.
+#define osKernelSysTickFrequency 100000000
+ 
+/// Convert a microseconds value to a RTOS kernel system timer value.
+/// \param         microsec     time value in microseconds.
+/// \return time value normalized to the \ref osKernelSysTickFrequency
+#define osKernelSysTickMicroSec(microsec) (((uint64_t)microsec * (osKernelSysTickFrequency)) / 1000000)
+ 
+#endif    // System Timer available
+ 
+//  ==== Thread Management ====
+ 
+/// Create a Thread Definition with function, priority, and stack requirements.
+/// \param         name         name of the thread function.
+/// \param         priority     initial priority of the thread function.
+/// \param         instances    number of possible thread instances.
+/// \param         stacksz      stack size (in bytes) requirements for the thread function.
+/// \note CAN BE CHANGED: The parameters to \b osThreadDef shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#if defined (osObjectsExternal)  // object is external
+#define osThreadDef(name, priority, instances, stacksz)  \
+extern const osThreadDef_t os_thread_def_##name
+#else                            // define the object
+#define osThreadDef(name, priority, instances, stacksz)  \
+const osThreadDef_t os_thread_def_##name = \
+{ (name), (priority), (instances), (stacksz)  }
+#endif
+ 
+/// Access a Thread definition.
+/// \param         name          name of the thread definition object.
+/// \note CAN BE CHANGED: The parameter to \b osThread shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#define osThread(name)  \
+&os_thread_def_##name
+ 
+/// Create a thread and add it to Active Threads and set it to state READY.
+/// \param[in]     thread_def    thread definition referenced with \ref osThread.
+/// \param[in]     argument      pointer that is passed to the thread function as start argument.
+/// \return thread ID for reference by other functions or NULL in case of error.
+/// \note MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
+osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument);
+ 
+/// Return the thread ID of the current running thread.
+/// \return thread ID for reference by other functions or NULL in case of error.
+/// \note MUST REMAIN UNCHANGED: \b osThreadGetId shall be consistent in every CMSIS-RTOS.
+osThreadId osThreadGetId (void);
+ 
+/// Terminate execution of a thread and remove it from Active Threads.
+/// \param[in]     thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
+/// \return status code that indicates the execution status of the function.
+/// \note MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
+osStatus osThreadTerminate (osThreadId thread_id);
+ 
+/// Pass control to next thread that is in state \b READY.
+/// \return status code that indicates the execution status of the function.
+/// \note MUST REMAIN UNCHANGED: \b osThreadYield shall be consistent in every CMSIS-RTOS.
+osStatus osThreadYield (void);
+ 
+/// Change priority of an active thread.
+/// \param[in]     thread_id     thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
+/// \param[in]     priority      new priority value for the thread function.
+/// \return status code that indicates the execution status of the function.
+/// \note MUST REMAIN UNCHANGED: \b osThreadSetPriority shall be consistent in every CMSIS-RTOS.
+osStatus osThreadSetPriority (osThreadId thread_id, osPriority priority);
+ 
+/// Get current priority of an active thread.
+/// \param[in]     thread_id     thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
+/// \return current priority value of the thread function.
+/// \note MUST REMAIN UNCHANGED: \b osThreadGetPriority shall be consistent in every CMSIS-RTOS.
+osPriority osThreadGetPriority (osThreadId thread_id);
+ 
+ 
+//  ==== Generic Wait Functions ====
+ 
+/// Wait for Timeout (Time Delay).
+/// \param[in]     millisec      \ref CMSIS_RTOS_TimeOutValue "time delay" value
+/// \return status code that indicates the execution status of the function.
+osStatus osDelay (uint32_t millisec);
+ 
+#if (defined (osFeature_Wait)  &&  (osFeature_Wait != 0))     // Generic Wait available
+ 
+/// Wait for Signal, Message, Mail, or Timeout.
+/// \param[in] millisec          \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out
+/// \return event that contains signal, message, or mail information or error code.
+/// \note MUST REMAIN UNCHANGED: \b osWait shall be consistent in every CMSIS-RTOS.
+osEvent osWait (uint32_t millisec);
+ 
+#endif  // Generic Wait available
+ 
+ 
+//  ==== Timer Management Functions ====
+/// Define a Timer object.
+/// \param         name          name of the timer object.
+/// \param         function      name of the timer call back function.
+/// \note CAN BE CHANGED: The parameter to \b osTimerDef shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#if defined (osObjectsExternal)  // object is external
+#define osTimerDef(name, function)  \
+extern const osTimerDef_t os_timer_def_##name
+#else                            // define the object
+#define osTimerDef(name, function)  \
+const osTimerDef_t os_timer_def_##name = \
+{ (function) }
+#endif
+ 
+/// Access a Timer definition.
+/// \param         name          name of the timer object.
+/// \note CAN BE CHANGED: The parameter to \b osTimer shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#define osTimer(name) \
+&os_timer_def_##name
+ 
+/// Create a timer.
+/// \param[in]     timer_def     timer object referenced with \ref osTimer.
+/// \param[in]     type          osTimerOnce for one-shot or osTimerPeriodic for periodic behavior.
+/// \param[in]     argument      argument to the timer call back function.
+/// \return timer ID for reference by other functions or NULL in case of error.
+/// \note MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
+osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument);
+ 
+/// Start or restart a timer.
+/// \param[in]     timer_id      timer ID obtained by \ref osTimerCreate.
+/// \param[in]     millisec      \ref CMSIS_RTOS_TimeOutValue "time delay" value of the timer.
+/// \return status code that indicates the execution status of the function.
+/// \note MUST REMAIN UNCHANGED: \b osTimerStart shall be consistent in every CMSIS-RTOS.
+osStatus osTimerStart (osTimerId timer_id, uint32_t millisec);
+ 
+/// Stop the timer.
+/// \param[in]     timer_id      timer ID obtained by \ref osTimerCreate.
+/// \return status code that indicates the execution status of the function.
+/// \note MUST REMAIN UNCHANGED: \b osTimerStop shall be consistent in every CMSIS-RTOS.
+osStatus osTimerStop (osTimerId timer_id);
+ 
+/// Delete a timer that was created by \ref osTimerCreate.
+/// \param[in]     timer_id      timer ID obtained by \ref osTimerCreate.
+/// \return status code that indicates the execution status of the function.
+/// \note MUST REMAIN UNCHANGED: \b osTimerDelete shall be consistent in every CMSIS-RTOS.
+osStatus osTimerDelete (osTimerId timer_id);
+ 
+ 
+//  ==== Signal Management ====
+ 
+/// Set the specified Signal Flags of an active thread.
+/// \param[in]     thread_id     thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
+/// \param[in]     signals       specifies the signal flags of the thread that should be set.
+/// \return previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
+/// \note MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.
+int32_t osSignalSet (osThreadId thread_id, int32_t signals);
+ 
+/// Clear the specified Signal Flags of an active thread.
+/// \param[in]     thread_id     thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
+/// \param[in]     signals       specifies the signal flags of the thread that shall be cleared.
+/// \return previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters or call from ISR.
+/// \note MUST REMAIN UNCHANGED: \b osSignalClear shall be consistent in every CMSIS-RTOS.
+int32_t osSignalClear (osThreadId thread_id, int32_t signals);
+ 
+/// Wait for one or more Signal Flags to become signaled for the current \b RUNNING thread.
+/// \param[in]     signals       wait until all specified signal flags set or 0 for any single signal flag.
+/// \param[in]     millisec      \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out.
+/// \return event flag information or error code.
+/// \note MUST REMAIN UNCHANGED: \b osSignalWait shall be consistent in every CMSIS-RTOS.
+osEvent osSignalWait (int32_t signals, uint32_t millisec);
+ 
+ 
+//  ==== Mutex Management ====
+ 
+/// Define a Mutex.
+/// \param         name          name of the mutex object.
+/// \note CAN BE CHANGED: The parameter to \b osMutexDef shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#if defined (osObjectsExternal)  // object is external
+#define osMutexDef(name)  \
+extern const osMutexDef_t os_mutex_def_##name
+#else                            // define the object
+#define osMutexDef(name)  \
+const osMutexDef_t os_mutex_def_##name = { 0 }
+#endif
+ 
+/// Access a Mutex definition.
+/// \param         name          name of the mutex object.
+/// \note CAN BE CHANGED: The parameter to \b osMutex shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#define osMutex(name)  \
+&os_mutex_def_##name
+ 
+/// Create and Initialize a Mutex object.
+/// \param[in]     mutex_def     mutex definition referenced with \ref osMutex.
+/// \return mutex ID for reference by other functions or NULL in case of error.
+/// \note MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
+osMutexId osMutexCreate (const osMutexDef_t *mutex_def);
+ 
+/// Wait until a Mutex becomes available.
+/// \param[in]     mutex_id      mutex ID obtained by \ref osMutexCreate.
+/// \param[in]     millisec      \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out.
+/// \return status code that indicates the execution status of the function.
+/// \note MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
+osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec);
+ 
+/// Release a Mutex that was obtained by \ref osMutexWait.
+/// \param[in]     mutex_id      mutex ID obtained by \ref osMutexCreate.
+/// \return status code that indicates the execution status of the function.
+/// \note MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
+osStatus osMutexRelease (osMutexId mutex_id);
+ 
+/// Delete a Mutex that was created by \ref osMutexCreate.
+/// \param[in]     mutex_id      mutex ID obtained by \ref osMutexCreate.
+/// \return status code that indicates the execution status of the function.
+/// \note MUST REMAIN UNCHANGED: \b osMutexDelete shall be consistent in every CMSIS-RTOS.
+osStatus osMutexDelete (osMutexId mutex_id);
+ 
+ 
+//  ==== Semaphore Management Functions ====
+ 
+#if (defined (osFeature_Semaphore)  &&  (osFeature_Semaphore != 0))     // Semaphore available
+ 
+/// Define a Semaphore object.
+/// \param         name          name of the semaphore object.
+/// \note CAN BE CHANGED: The parameter to \b osSemaphoreDef shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#if defined (osObjectsExternal)  // object is external
+#define osSemaphoreDef(name)  \
+extern const osSemaphoreDef_t os_semaphore_def_##name
+#else                            // define the object
+#define osSemaphoreDef(name)  \
+const osSemaphoreDef_t os_semaphore_def_##name = { 0 }
+#endif
+ 
+/// Access a Semaphore definition.
+/// \param         name          name of the semaphore object.
+/// \note CAN BE CHANGED: The parameter to \b osSemaphore shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#define osSemaphore(name)  \
+&os_semaphore_def_##name
+ 
+/// Create and Initialize a Semaphore object used for managing resources.
+/// \param[in]     semaphore_def semaphore definition referenced with \ref osSemaphore.
+/// \param[in]     count         number of available resources.
+/// \return semaphore ID for reference by other functions or NULL in case of error.
+/// \note MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
+osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count);
+ 
+/// Wait until a Semaphore token becomes available.
+/// \param[in]     semaphore_id  semaphore object referenced with \ref osSemaphoreCreate.
+/// \param[in]     millisec      \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out.
+/// \return number of available tokens, or -1 in case of incorrect parameters.
+/// \note MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
+int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec);
+ 
+/// Release a Semaphore token.
+/// \param[in]     semaphore_id  semaphore object referenced with \ref osSemaphoreCreate.
+/// \return status code that indicates the execution status of the function.
+/// \note MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
+osStatus osSemaphoreRelease (osSemaphoreId semaphore_id);
+ 
+/// Delete a Semaphore that was created by \ref osSemaphoreCreate.
+/// \param[in]     semaphore_id  semaphore object referenced with \ref osSemaphoreCreate.
+/// \return status code that indicates the execution status of the function.
+/// \note MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
+osStatus osSemaphoreDelete (osSemaphoreId semaphore_id);
+ 
+#endif     // Semaphore available
+ 
+ 
+//  ==== Memory Pool Management Functions ====
+ 
+#if (defined (osFeature_Pool)  &&  (osFeature_Pool != 0))  // Memory Pool Management available
+ 
+/// \brief Define a Memory Pool.
+/// \param         name          name of the memory pool.
+/// \param         no            maximum number of blocks (objects) in the memory pool.
+/// \param         type          data type of a single block (object).
+/// \note CAN BE CHANGED: The parameter to \b osPoolDef shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#if defined (osObjectsExternal)  // object is external
+#define osPoolDef(name, no, type)   \
+extern const osPoolDef_t os_pool_def_##name
+#else                            // define the object
+#define osPoolDef(name, no, type)   \
+const osPoolDef_t os_pool_def_##name = \
+{ (no), sizeof(type), NULL }
+#endif
+ 
+/// \brief Access a Memory Pool definition.
+/// \param         name          name of the memory pool
+/// \note CAN BE CHANGED: The parameter to \b osPool shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#define osPool(name) \
+&os_pool_def_##name
+ 
+/// Create and Initialize a memory pool.
+/// \param[in]     pool_def      memory pool definition referenced with \ref osPool.
+/// \return memory pool ID for reference by other functions or NULL in case of error.
+/// \note MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
+osPoolId osPoolCreate (const osPoolDef_t *pool_def);
+ 
+/// Allocate a memory block from a memory pool.
+/// \param[in]     pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
+/// \return address of the allocated memory block or NULL in case of no memory available.
+/// \note MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
+void *osPoolAlloc (osPoolId pool_id);
+ 
+/// Allocate a memory block from a memory pool and set memory block to zero.
+/// \param[in]     pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
+/// \return address of the allocated memory block or NULL in case of no memory available.
+/// \note MUST REMAIN UNCHANGED: \b osPoolCAlloc shall be consistent in every CMSIS-RTOS.
+void *osPoolCAlloc (osPoolId pool_id);
+ 
+/// Return an allocated memory block back to a specific memory pool.
+/// \param[in]     pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
+/// \param[in]     block         address of the allocated memory block that is returned to the memory pool.
+/// \return status code that indicates the execution status of the function.
+/// \note MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
+osStatus osPoolFree (osPoolId pool_id, void *block);
+ 
+#endif   // Memory Pool Management available
+ 
+ 
+//  ==== Message Queue Management Functions ====
+ 
+#if (defined (osFeature_MessageQ)  &&  (osFeature_MessageQ != 0))     // Message Queues available
+ 
+/// \brief Create a Message Queue Definition.
+/// \param         name          name of the queue.
+/// \param         queue_sz      maximum number of messages in the queue.
+/// \param         type          data type of a single message element (for debugger).
+/// \note CAN BE CHANGED: The parameter to \b osMessageQDef shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#if defined (osObjectsExternal)  // object is external
+#define osMessageQDef(name, queue_sz, type)   \
+extern const osMessageQDef_t os_messageQ_def_##name
+#else                            // define the object
+#define osMessageQDef(name, queue_sz, type)   \
+const osMessageQDef_t os_messageQ_def_##name = \
+{ (queue_sz), sizeof (type)  }
+#endif
+ 
+/// \brief Access a Message Queue Definition.
+/// \param         name          name of the queue
+/// \note CAN BE CHANGED: The parameter to \b osMessageQ shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#define osMessageQ(name) \
+&os_messageQ_def_##name
+ 
+/// Create and Initialize a Message Queue.
+/// \param[in]     queue_def     queue definition referenced with \ref osMessageQ.
+/// \param[in]     thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
+/// \return message queue ID for reference by other functions or NULL in case of error.
+/// \note MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
+osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id);
+ 
+/// Put a Message to a Queue.
+/// \param[in]     queue_id      message queue ID obtained with \ref osMessageCreate.
+/// \param[in]     info          message information.
+/// \param[in]     millisec      \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out.
+/// \return status code that indicates the execution status of the function.
+/// \note MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
+osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec);
+ 
+/// Get a Message or Wait for a Message from a Queue.
+/// \param[in]     queue_id      message queue ID obtained with \ref osMessageCreate.
+/// \param[in]     millisec      \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out.
+/// \return event information that includes status code.
+/// \note MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
+osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec);
+ 
+#endif     // Message Queues available
+ 
+ 
+//  ==== Mail Queue Management Functions ====
+ 
+#if (defined (osFeature_MailQ)  &&  (osFeature_MailQ != 0))     // Mail Queues available
+ 
+/// \brief Create a Mail Queue Definition.
+/// \param         name          name of the queue
+/// \param         queue_sz      maximum number of messages in queue
+/// \param         type          data type of a single message element
+/// \note CAN BE CHANGED: The parameter to \b osMailQDef shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#if defined (osObjectsExternal)  // object is external
+#define osMailQDef(name, queue_sz, type) \
+extern const osMailQDef_t os_mailQ_def_##name
+#else                            // define the object
+#define osMailQDef(name, queue_sz, type) \
+const osMailQDef_t os_mailQ_def_##name =  \
+{ (queue_sz), sizeof (type) }
+#endif
+ 
+/// \brief Access a Mail Queue Definition.
+/// \param         name          name of the queue
+/// \note CAN BE CHANGED: The parameter to \b osMailQ shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#define osMailQ(name)  \
+&os_mailQ_def_##name
+ 
+/// Create and Initialize mail queue.
+/// \param[in]     queue_def     reference to the mail queue definition obtain with \ref osMailQ
+/// \param[in]     thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
+/// \return mail queue ID for reference by other functions or NULL in case of error.
+/// \note MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
+osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id);
+ 
+/// Allocate a memory block from a mail.
+/// \param[in]     queue_id      mail queue ID obtained with \ref osMailCreate.
+/// \param[in]     millisec      \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out
+/// \return pointer to memory block that can be filled with mail or NULL in case of error.
+/// \note MUST REMAIN UNCHANGED: \b osMailAlloc shall be consistent in every CMSIS-RTOS.
+void *osMailAlloc (osMailQId queue_id, uint32_t millisec);
+ 
+/// Allocate a memory block from a mail and set memory block to zero.
+/// \param[in]     queue_id      mail queue ID obtained with \ref osMailCreate.
+/// \param[in]     millisec      \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out
+/// \return pointer to memory block that can be filled with mail or NULL in case of error.
+/// \note MUST REMAIN UNCHANGED: \b osMailCAlloc shall be consistent in every CMSIS-RTOS.
+void *osMailCAlloc (osMailQId queue_id, uint32_t millisec);
+ 
+/// Put a mail to a queue.
+/// \param[in]     queue_id      mail queue ID obtained with \ref osMailCreate.
+/// \param[in]     mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
+/// \return status code that indicates the execution status of the function.
+/// \note MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
+osStatus osMailPut (osMailQId queue_id, void *mail);
+ 
+/// Get a mail from a queue.
+/// \param[in]     queue_id      mail queue ID obtained with \ref osMailCreate.
+/// \param[in]     millisec      \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out
+/// \return event that contains mail information or error code.
+/// \note MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
+osEvent osMailGet (osMailQId queue_id, uint32_t millisec);
+ 
+/// Free a memory block from a mail.
+/// \param[in]     queue_id      mail queue ID obtained with \ref osMailCreate.
+/// \param[in]     mail          pointer to the memory block that was obtained with \ref osMailGet.
+/// \return status code that indicates the execution status of the function.
+/// \note MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
+osStatus osMailFree (osMailQId queue_id, void *mail);
+ 
+#endif  // Mail Queues available
+ 
+ 
+#ifdef  __cplusplus
+}
+#endif
+ 
+#endif  // _CMSIS_OS_H
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Include/cmsis_os2.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Include/cmsis_os2.h
new file mode 100644
index 0000000..e0b602c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Include/cmsis_os2.h
@@ -0,0 +1,756 @@
+/*
+ * Copyright (c) 2013-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ *
+ * ----------------------------------------------------------------------
+ *
+ * $Date:        18. June 2018
+ * $Revision:    V2.1.3
+ *
+ * Project:      CMSIS-RTOS2 API
+ * Title:        cmsis_os2.h header file
+ *
+ * Version 2.1.3
+ *    Additional functions allowed to be called from Interrupt Service Routines:
+ *    - osThreadGetId
+ * Version 2.1.2
+ *    Additional functions allowed to be called from Interrupt Service Routines:
+ *    - osKernelGetInfo, osKernelGetState
+ * Version 2.1.1
+ *    Additional functions allowed to be called from Interrupt Service Routines:
+ *    - osKernelGetTickCount, osKernelGetTickFreq
+ *    Changed Kernel Tick type to uint32_t:
+ *    - updated: osKernelGetTickCount, osDelayUntil
+ * Version 2.1.0
+ *    Support for critical and uncritical sections (nesting safe):
+ *    - updated: osKernelLock, osKernelUnlock
+ *    - added: osKernelRestoreLock
+ *    Updated Thread and Event Flags:
+ *    - changed flags parameter and return type from int32_t to uint32_t
+ * Version 2.0.0
+ *    Initial Release
+ *---------------------------------------------------------------------------*/
+ 
+#ifndef CMSIS_OS2_H_
+#define CMSIS_OS2_H_
+ 
+#ifndef __NO_RETURN
+#if   defined(__CC_ARM)
+#define __NO_RETURN __declspec(noreturn)
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+#define __NO_RETURN __attribute__((__noreturn__))
+#elif defined(__GNUC__)
+#define __NO_RETURN __attribute__((__noreturn__))
+#elif defined(__ICCARM__)
+#define __NO_RETURN __noreturn
+#else
+#define __NO_RETURN
+#endif
+#endif
+ 
+#include <stdint.h>
+#include <stddef.h>
+ 
+#ifdef  __cplusplus
+extern "C"
+{
+#endif
+ 
+ 
+//  ==== Enumerations, structures, defines ====
+ 
+/// Version information.
+typedef struct {
+  uint32_t                       api;   ///< API version (major.minor.rev: mmnnnrrrr dec).
+  uint32_t                    kernel;   ///< Kernel version (major.minor.rev: mmnnnrrrr dec).
+} osVersion_t;
+ 
+/// Kernel state.
+typedef enum {
+  osKernelInactive        =  0,         ///< Inactive.
+  osKernelReady           =  1,         ///< Ready.
+  osKernelRunning         =  2,         ///< Running.
+  osKernelLocked          =  3,         ///< Locked.
+  osKernelSuspended       =  4,         ///< Suspended.
+  osKernelError           = -1,         ///< Error.
+  osKernelReserved        = 0x7FFFFFFFU ///< Prevents enum down-size compiler optimization.
+} osKernelState_t;
+ 
+/// Thread state.
+typedef enum {
+  osThreadInactive        =  0,         ///< Inactive.
+  osThreadReady           =  1,         ///< Ready.
+  osThreadRunning         =  2,         ///< Running.
+  osThreadBlocked         =  3,         ///< Blocked.
+  osThreadTerminated      =  4,         ///< Terminated.
+  osThreadError           = -1,         ///< Error.
+  osThreadReserved        = 0x7FFFFFFF  ///< Prevents enum down-size compiler optimization.
+} osThreadState_t;
+ 
+/// Priority values.
+typedef enum {
+  osPriorityNone          =  0,         ///< No priority (not initialized).
+  osPriorityIdle          =  1,         ///< Reserved for Idle thread.
+  osPriorityLow           =  8,         ///< Priority: low
+  osPriorityLow1          =  8+1,       ///< Priority: low + 1
+  osPriorityLow2          =  8+2,       ///< Priority: low + 2
+  osPriorityLow3          =  8+3,       ///< Priority: low + 3
+  osPriorityLow4          =  8+4,       ///< Priority: low + 4
+  osPriorityLow5          =  8+5,       ///< Priority: low + 5
+  osPriorityLow6          =  8+6,       ///< Priority: low + 6
+  osPriorityLow7          =  8+7,       ///< Priority: low + 7
+  osPriorityBelowNormal   = 16,         ///< Priority: below normal
+  osPriorityBelowNormal1  = 16+1,       ///< Priority: below normal + 1
+  osPriorityBelowNormal2  = 16+2,       ///< Priority: below normal + 2
+  osPriorityBelowNormal3  = 16+3,       ///< Priority: below normal + 3
+  osPriorityBelowNormal4  = 16+4,       ///< Priority: below normal + 4
+  osPriorityBelowNormal5  = 16+5,       ///< Priority: below normal + 5
+  osPriorityBelowNormal6  = 16+6,       ///< Priority: below normal + 6
+  osPriorityBelowNormal7  = 16+7,       ///< Priority: below normal + 7
+  osPriorityNormal        = 24,         ///< Priority: normal
+  osPriorityNormal1       = 24+1,       ///< Priority: normal + 1
+  osPriorityNormal2       = 24+2,       ///< Priority: normal + 2
+  osPriorityNormal3       = 24+3,       ///< Priority: normal + 3
+  osPriorityNormal4       = 24+4,       ///< Priority: normal + 4
+  osPriorityNormal5       = 24+5,       ///< Priority: normal + 5
+  osPriorityNormal6       = 24+6,       ///< Priority: normal + 6
+  osPriorityNormal7       = 24+7,       ///< Priority: normal + 7
+  osPriorityAboveNormal   = 32,         ///< Priority: above normal
+  osPriorityAboveNormal1  = 32+1,       ///< Priority: above normal + 1
+  osPriorityAboveNormal2  = 32+2,       ///< Priority: above normal + 2
+  osPriorityAboveNormal3  = 32+3,       ///< Priority: above normal + 3
+  osPriorityAboveNormal4  = 32+4,       ///< Priority: above normal + 4
+  osPriorityAboveNormal5  = 32+5,       ///< Priority: above normal + 5
+  osPriorityAboveNormal6  = 32+6,       ///< Priority: above normal + 6
+  osPriorityAboveNormal7  = 32+7,       ///< Priority: above normal + 7
+  osPriorityHigh          = 40,         ///< Priority: high
+  osPriorityHigh1         = 40+1,       ///< Priority: high + 1
+  osPriorityHigh2         = 40+2,       ///< Priority: high + 2
+  osPriorityHigh3         = 40+3,       ///< Priority: high + 3
+  osPriorityHigh4         = 40+4,       ///< Priority: high + 4
+  osPriorityHigh5         = 40+5,       ///< Priority: high + 5
+  osPriorityHigh6         = 40+6,       ///< Priority: high + 6
+  osPriorityHigh7         = 40+7,       ///< Priority: high + 7
+  osPriorityRealtime      = 48,         ///< Priority: realtime
+  osPriorityRealtime1     = 48+1,       ///< Priority: realtime + 1
+  osPriorityRealtime2     = 48+2,       ///< Priority: realtime + 2
+  osPriorityRealtime3     = 48+3,       ///< Priority: realtime + 3
+  osPriorityRealtime4     = 48+4,       ///< Priority: realtime + 4
+  osPriorityRealtime5     = 48+5,       ///< Priority: realtime + 5
+  osPriorityRealtime6     = 48+6,       ///< Priority: realtime + 6
+  osPriorityRealtime7     = 48+7,       ///< Priority: realtime + 7
+  osPriorityISR           = 56,         ///< Reserved for ISR deferred thread.
+  osPriorityError         = -1,         ///< System cannot determine priority or illegal priority.
+  osPriorityReserved      = 0x7FFFFFFF  ///< Prevents enum down-size compiler optimization.
+} osPriority_t;
+ 
+/// Entry point of a thread.
+typedef void (*osThreadFunc_t) (void *argument);
+ 
+/// Timer callback function.
+typedef void (*osTimerFunc_t) (void *argument);
+ 
+/// Timer type.
+typedef enum {
+  osTimerOnce               = 0,          ///< One-shot timer.
+  osTimerPeriodic           = 1           ///< Repeating timer.
+} osTimerType_t;
+ 
+// Timeout value.
+#define osWaitForever         0xFFFFFFFFU ///< Wait forever timeout value.
+ 
+// Flags options (\ref osThreadFlagsWait and \ref osEventFlagsWait).
+#define osFlagsWaitAny        0x00000000U ///< Wait for any flag (default).
+#define osFlagsWaitAll        0x00000001U ///< Wait for all flags.
+#define osFlagsNoClear        0x00000002U ///< Do not clear flags which have been specified to wait for.
+ 
+// Flags errors (returned by osThreadFlagsXxxx and osEventFlagsXxxx).
+#define osFlagsError          0x80000000U ///< Error indicator.
+#define osFlagsErrorUnknown   0xFFFFFFFFU ///< osError (-1).
+#define osFlagsErrorTimeout   0xFFFFFFFEU ///< osErrorTimeout (-2).
+#define osFlagsErrorResource  0xFFFFFFFDU ///< osErrorResource (-3).
+#define osFlagsErrorParameter 0xFFFFFFFCU ///< osErrorParameter (-4).
+#define osFlagsErrorISR       0xFFFFFFFAU ///< osErrorISR (-6).
+ 
+// Thread attributes (attr_bits in \ref osThreadAttr_t).
+#define osThreadDetached      0x00000000U ///< Thread created in detached mode (default)
+#define osThreadJoinable      0x00000001U ///< Thread created in joinable mode
+ 
+// Mutex attributes (attr_bits in \ref osMutexAttr_t).
+#define osMutexRecursive      0x00000001U ///< Recursive mutex.
+#define osMutexPrioInherit    0x00000002U ///< Priority inherit protocol.
+#define osMutexRobust         0x00000008U ///< Robust mutex.
+ 
+/// Status code values returned by CMSIS-RTOS functions.
+typedef enum {
+  osOK                      =  0,         ///< Operation completed successfully.
+  osError                   = -1,         ///< Unspecified RTOS error: run-time error but no other error message fits.
+  osErrorTimeout            = -2,         ///< Operation not completed within the timeout period.
+  osErrorResource           = -3,         ///< Resource not available.
+  osErrorParameter          = -4,         ///< Parameter error.
+  osErrorNoMemory           = -5,         ///< System is out of memory: it was impossible to allocate or reserve memory for the operation.
+  osErrorISR                = -6,         ///< Not allowed in ISR context: the function cannot be called from interrupt service routines.
+  osStatusReserved          = 0x7FFFFFFF  ///< Prevents enum down-size compiler optimization.
+} osStatus_t;
+ 
+ 
+/// \details Thread ID identifies the thread.
+typedef void *osThreadId_t;
+ 
+/// \details Timer ID identifies the timer.
+typedef void *osTimerId_t;
+ 
+/// \details Event Flags ID identifies the event flags.
+typedef void *osEventFlagsId_t;
+ 
+/// \details Mutex ID identifies the mutex.
+typedef void *osMutexId_t;
+ 
+/// \details Semaphore ID identifies the semaphore.
+typedef void *osSemaphoreId_t;
+ 
+/// \details Memory Pool ID identifies the memory pool.
+typedef void *osMemoryPoolId_t;
+ 
+/// \details Message Queue ID identifies the message queue.
+typedef void *osMessageQueueId_t;
+ 
+ 
+#ifndef TZ_MODULEID_T
+#define TZ_MODULEID_T
+/// \details Data type that identifies secure software modules called by a process.
+typedef uint32_t TZ_ModuleId_t;
+#endif
+ 
+ 
+/// Attributes structure for thread.
+typedef struct {
+  const char                   *name;   ///< name of the thread
+  uint32_t                 attr_bits;   ///< attribute bits
+  void                      *cb_mem;    ///< memory for control block
+  uint32_t                   cb_size;   ///< size of provided memory for control block
+  void                   *stack_mem;    ///< memory for stack
+  uint32_t                stack_size;   ///< size of stack
+  osPriority_t              priority;   ///< initial thread priority (default: osPriorityNormal)
+  TZ_ModuleId_t            tz_module;   ///< TrustZone module identifier
+  uint32_t                  reserved;   ///< reserved (must be 0)
+} osThreadAttr_t;
+ 
+/// Attributes structure for timer.
+typedef struct {
+  const char                   *name;   ///< name of the timer
+  uint32_t                 attr_bits;   ///< attribute bits
+  void                      *cb_mem;    ///< memory for control block
+  uint32_t                   cb_size;   ///< size of provided memory for control block
+} osTimerAttr_t;
+ 
+/// Attributes structure for event flags.
+typedef struct {
+  const char                   *name;   ///< name of the event flags
+  uint32_t                 attr_bits;   ///< attribute bits
+  void                      *cb_mem;    ///< memory for control block
+  uint32_t                   cb_size;   ///< size of provided memory for control block
+} osEventFlagsAttr_t;
+ 
+/// Attributes structure for mutex.
+typedef struct {
+  const char                   *name;   ///< name of the mutex
+  uint32_t                 attr_bits;   ///< attribute bits
+  void                      *cb_mem;    ///< memory for control block
+  uint32_t                   cb_size;   ///< size of provided memory for control block
+} osMutexAttr_t;
+ 
+/// Attributes structure for semaphore.
+typedef struct {
+  const char                   *name;   ///< name of the semaphore
+  uint32_t                 attr_bits;   ///< attribute bits
+  void                      *cb_mem;    ///< memory for control block
+  uint32_t                   cb_size;   ///< size of provided memory for control block
+} osSemaphoreAttr_t;
+ 
+/// Attributes structure for memory pool.
+typedef struct {
+  const char                   *name;   ///< name of the memory pool
+  uint32_t                 attr_bits;   ///< attribute bits
+  void                      *cb_mem;    ///< memory for control block
+  uint32_t                   cb_size;   ///< size of provided memory for control block
+  void                      *mp_mem;    ///< memory for data storage
+  uint32_t                   mp_size;   ///< size of provided memory for data storage 
+} osMemoryPoolAttr_t;
+ 
+/// Attributes structure for message queue.
+typedef struct {
+  const char                   *name;   ///< name of the message queue
+  uint32_t                 attr_bits;   ///< attribute bits
+  void                      *cb_mem;    ///< memory for control block
+  uint32_t                   cb_size;   ///< size of provided memory for control block
+  void                      *mq_mem;    ///< memory for data storage
+  uint32_t                   mq_size;   ///< size of provided memory for data storage 
+} osMessageQueueAttr_t;
+ 
+ 
+//  ==== Kernel Management Functions ====
+ 
+/// Initialize the RTOS Kernel.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osKernelInitialize (void);
+ 
+///  Get RTOS Kernel Information.
+/// \param[out]    version       pointer to buffer for retrieving version information.
+/// \param[out]    id_buf        pointer to buffer for retrieving kernel identification string.
+/// \param[in]     id_size       size of buffer for kernel identification string.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osKernelGetInfo (osVersion_t *version, char *id_buf, uint32_t id_size);
+ 
+/// Get the current RTOS Kernel state.
+/// \return current RTOS Kernel state.
+osKernelState_t osKernelGetState (void);
+ 
+/// Start the RTOS Kernel scheduler.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osKernelStart (void);
+ 
+/// Lock the RTOS Kernel scheduler.
+/// \return previous lock state (1 - locked, 0 - not locked, error code if negative).
+int32_t osKernelLock (void);
+ 
+/// Unlock the RTOS Kernel scheduler.
+/// \return previous lock state (1 - locked, 0 - not locked, error code if negative).
+int32_t osKernelUnlock (void);
+ 
+/// Restore the RTOS Kernel scheduler lock state.
+/// \param[in]     lock          lock state obtained by \ref osKernelLock or \ref osKernelUnlock.
+/// \return new lock state (1 - locked, 0 - not locked, error code if negative).
+int32_t osKernelRestoreLock (int32_t lock);
+ 
+/// Suspend the RTOS Kernel scheduler.
+/// \return time in ticks, for how long the system can sleep or power-down.
+uint32_t osKernelSuspend (void);
+ 
+/// Resume the RTOS Kernel scheduler.
+/// \param[in]     sleep_ticks   time in ticks for how long the system was in sleep or power-down mode.
+void osKernelResume (uint32_t sleep_ticks);
+ 
+/// Get the RTOS kernel tick count.
+/// \return RTOS kernel current tick count.
+uint32_t osKernelGetTickCount (void);
+ 
+/// Get the RTOS kernel tick frequency.
+/// \return frequency of the kernel tick in hertz, i.e. kernel ticks per second.
+uint32_t osKernelGetTickFreq (void);
+ 
+/// Get the RTOS kernel system timer count.
+/// \return RTOS kernel current system timer count as 32-bit value.
+uint32_t osKernelGetSysTimerCount (void);
+ 
+/// Get the RTOS kernel system timer frequency.
+/// \return frequency of the system timer in hertz, i.e. timer ticks per second.
+uint32_t osKernelGetSysTimerFreq (void);
+ 
+ 
+//  ==== Thread Management Functions ====
+ 
+/// Create a thread and add it to Active Threads.
+/// \param[in]     func          thread function.
+/// \param[in]     argument      pointer that is passed to the thread function as start argument.
+/// \param[in]     attr          thread attributes; NULL: default values.
+/// \return thread ID for reference by other functions or NULL in case of error.
+osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr);
+ 
+/// Get name of a thread.
+/// \param[in]     thread_id     thread ID obtained by \ref osThreadNew or \ref osThreadGetId.
+/// \return name as null-terminated string.
+const char *osThreadGetName (osThreadId_t thread_id);
+ 
+/// Return the thread ID of the current running thread.
+/// \return thread ID for reference by other functions or NULL in case of error.
+osThreadId_t osThreadGetId (void);
+ 
+/// Get current thread state of a thread.
+/// \param[in]     thread_id     thread ID obtained by \ref osThreadNew or \ref osThreadGetId.
+/// \return current thread state of the specified thread.
+osThreadState_t osThreadGetState (osThreadId_t thread_id);
+ 
+/// Get stack size of a thread.
+/// \param[in]     thread_id     thread ID obtained by \ref osThreadNew or \ref osThreadGetId.
+/// \return stack size in bytes.
+uint32_t osThreadGetStackSize (osThreadId_t thread_id);
+ 
+/// Get available stack space of a thread based on stack watermark recording during execution.
+/// \param[in]     thread_id     thread ID obtained by \ref osThreadNew or \ref osThreadGetId.
+/// \return remaining stack space in bytes.
+uint32_t osThreadGetStackSpace (osThreadId_t thread_id);
+ 
+/// Change priority of a thread.
+/// \param[in]     thread_id     thread ID obtained by \ref osThreadNew or \ref osThreadGetId.
+/// \param[in]     priority      new priority value for the thread function.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osThreadSetPriority (osThreadId_t thread_id, osPriority_t priority);
+ 
+/// Get current priority of a thread.
+/// \param[in]     thread_id     thread ID obtained by \ref osThreadNew or \ref osThreadGetId.
+/// \return current priority value of the specified thread.
+osPriority_t osThreadGetPriority (osThreadId_t thread_id);
+ 
+/// Pass control to next thread that is in state \b READY.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osThreadYield (void);
+ 
+/// Suspend execution of a thread.
+/// \param[in]     thread_id     thread ID obtained by \ref osThreadNew or \ref osThreadGetId.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osThreadSuspend (osThreadId_t thread_id);
+ 
+/// Resume execution of a thread.
+/// \param[in]     thread_id     thread ID obtained by \ref osThreadNew or \ref osThreadGetId.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osThreadResume (osThreadId_t thread_id);
+ 
+/// Detach a thread (thread storage can be reclaimed when thread terminates).
+/// \param[in]     thread_id     thread ID obtained by \ref osThreadNew or \ref osThreadGetId.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osThreadDetach (osThreadId_t thread_id);
+ 
+/// Wait for specified thread to terminate.
+/// \param[in]     thread_id     thread ID obtained by \ref osThreadNew or \ref osThreadGetId.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osThreadJoin (osThreadId_t thread_id);
+ 
+/// Terminate execution of current running thread.
+__NO_RETURN void osThreadExit (void);
+ 
+/// Terminate execution of a thread.
+/// \param[in]     thread_id     thread ID obtained by \ref osThreadNew or \ref osThreadGetId.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osThreadTerminate (osThreadId_t thread_id);
+ 
+/// Get number of active threads.
+/// \return number of active threads.
+uint32_t osThreadGetCount (void);
+ 
+/// Enumerate active threads.
+/// \param[out]    thread_array  pointer to array for retrieving thread IDs.
+/// \param[in]     array_items   maximum number of items in array for retrieving thread IDs.
+/// \return number of enumerated threads.
+uint32_t osThreadEnumerate (osThreadId_t *thread_array, uint32_t array_items);
+ 
+ 
+//  ==== Thread Flags Functions ====
+ 
+/// Set the specified Thread Flags of a thread.
+/// \param[in]     thread_id     thread ID obtained by \ref osThreadNew or \ref osThreadGetId.
+/// \param[in]     flags         specifies the flags of the thread that shall be set.
+/// \return thread flags after setting or error code if highest bit set.
+uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags);
+ 
+/// Clear the specified Thread Flags of current running thread.
+/// \param[in]     flags         specifies the flags of the thread that shall be cleared.
+/// \return thread flags before clearing or error code if highest bit set.
+uint32_t osThreadFlagsClear (uint32_t flags);
+ 
+/// Get the current Thread Flags of current running thread.
+/// \return current thread flags.
+uint32_t osThreadFlagsGet (void);
+ 
+/// Wait for one or more Thread Flags of the current running thread to become signaled.
+/// \param[in]     flags         specifies the flags to wait for.
+/// \param[in]     options       specifies flags options (osFlagsXxxx).
+/// \param[in]     timeout       \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out.
+/// \return thread flags before clearing or error code if highest bit set.
+uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout);
+ 
+ 
+//  ==== Generic Wait Functions ====
+ 
+/// Wait for Timeout (Time Delay).
+/// \param[in]     ticks         \ref CMSIS_RTOS_TimeOutValue "time ticks" value
+/// \return status code that indicates the execution status of the function.
+osStatus_t osDelay (uint32_t ticks);
+ 
+/// Wait until specified time.
+/// \param[in]     ticks         absolute time in ticks
+/// \return status code that indicates the execution status of the function.
+osStatus_t osDelayUntil (uint32_t ticks);
+ 
+ 
+//  ==== Timer Management Functions ====
+ 
+/// Create and Initialize a timer.
+/// \param[in]     func          function pointer to callback function.
+/// \param[in]     type          \ref osTimerOnce for one-shot or \ref osTimerPeriodic for periodic behavior.
+/// \param[in]     argument      argument to the timer callback function.
+/// \param[in]     attr          timer attributes; NULL: default values.
+/// \return timer ID for reference by other functions or NULL in case of error.
+osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr);
+ 
+/// Get name of a timer.
+/// \param[in]     timer_id      timer ID obtained by \ref osTimerNew.
+/// \return name as null-terminated string.
+const char *osTimerGetName (osTimerId_t timer_id);
+ 
+/// Start or restart a timer.
+/// \param[in]     timer_id      timer ID obtained by \ref osTimerNew.
+/// \param[in]     ticks         \ref CMSIS_RTOS_TimeOutValue "time ticks" value of the timer.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks);
+ 
+/// Stop a timer.
+/// \param[in]     timer_id      timer ID obtained by \ref osTimerNew.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osTimerStop (osTimerId_t timer_id);
+ 
+/// Check if a timer is running.
+/// \param[in]     timer_id      timer ID obtained by \ref osTimerNew.
+/// \return 0 not running, 1 running.
+uint32_t osTimerIsRunning (osTimerId_t timer_id);
+ 
+/// Delete a timer.
+/// \param[in]     timer_id      timer ID obtained by \ref osTimerNew.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osTimerDelete (osTimerId_t timer_id);
+ 
+ 
+//  ==== Event Flags Management Functions ====
+ 
+/// Create and Initialize an Event Flags object.
+/// \param[in]     attr          event flags attributes; NULL: default values.
+/// \return event flags ID for reference by other functions or NULL in case of error.
+osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr);
+ 
+/// Get name of an Event Flags object.
+/// \param[in]     ef_id         event flags ID obtained by \ref osEventFlagsNew.
+/// \return name as null-terminated string.
+const char *osEventFlagsGetName (osEventFlagsId_t ef_id);
+ 
+/// Set the specified Event Flags.
+/// \param[in]     ef_id         event flags ID obtained by \ref osEventFlagsNew.
+/// \param[in]     flags         specifies the flags that shall be set.
+/// \return event flags after setting or error code if highest bit set.
+uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags);
+ 
+/// Clear the specified Event Flags.
+/// \param[in]     ef_id         event flags ID obtained by \ref osEventFlagsNew.
+/// \param[in]     flags         specifies the flags that shall be cleared.
+/// \return event flags before clearing or error code if highest bit set.
+uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags);
+ 
+/// Get the current Event Flags.
+/// \param[in]     ef_id         event flags ID obtained by \ref osEventFlagsNew.
+/// \return current event flags.
+uint32_t osEventFlagsGet (osEventFlagsId_t ef_id);
+ 
+/// Wait for one or more Event Flags to become signaled.
+/// \param[in]     ef_id         event flags ID obtained by \ref osEventFlagsNew.
+/// \param[in]     flags         specifies the flags to wait for.
+/// \param[in]     options       specifies flags options (osFlagsXxxx).
+/// \param[in]     timeout       \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out.
+/// \return event flags before clearing or error code if highest bit set.
+uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout);
+ 
+/// Delete an Event Flags object.
+/// \param[in]     ef_id         event flags ID obtained by \ref osEventFlagsNew.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osEventFlagsDelete (osEventFlagsId_t ef_id);
+ 
+ 
+//  ==== Mutex Management Functions ====
+ 
+/// Create and Initialize a Mutex object.
+/// \param[in]     attr          mutex attributes; NULL: default values.
+/// \return mutex ID for reference by other functions or NULL in case of error.
+osMutexId_t osMutexNew (const osMutexAttr_t *attr);
+ 
+/// Get name of a Mutex object.
+/// \param[in]     mutex_id      mutex ID obtained by \ref osMutexNew.
+/// \return name as null-terminated string.
+const char *osMutexGetName (osMutexId_t mutex_id);
+ 
+/// Acquire a Mutex or timeout if it is locked.
+/// \param[in]     mutex_id      mutex ID obtained by \ref osMutexNew.
+/// \param[in]     timeout       \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout);
+ 
+/// Release a Mutex that was acquired by \ref osMutexAcquire.
+/// \param[in]     mutex_id      mutex ID obtained by \ref osMutexNew.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osMutexRelease (osMutexId_t mutex_id);
+ 
+/// Get Thread which owns a Mutex object.
+/// \param[in]     mutex_id      mutex ID obtained by \ref osMutexNew.
+/// \return thread ID of owner thread or NULL when mutex was not acquired.
+osThreadId_t osMutexGetOwner (osMutexId_t mutex_id);
+ 
+/// Delete a Mutex object.
+/// \param[in]     mutex_id      mutex ID obtained by \ref osMutexNew.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osMutexDelete (osMutexId_t mutex_id);
+ 
+ 
+//  ==== Semaphore Management Functions ====
+ 
+/// Create and Initialize a Semaphore object.
+/// \param[in]     max_count     maximum number of available tokens.
+/// \param[in]     initial_count initial number of available tokens.
+/// \param[in]     attr          semaphore attributes; NULL: default values.
+/// \return semaphore ID for reference by other functions or NULL in case of error.
+osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr);
+ 
+/// Get name of a Semaphore object.
+/// \param[in]     semaphore_id  semaphore ID obtained by \ref osSemaphoreNew.
+/// \return name as null-terminated string.
+const char *osSemaphoreGetName (osSemaphoreId_t semaphore_id);
+ 
+/// Acquire a Semaphore token or timeout if no tokens are available.
+/// \param[in]     semaphore_id  semaphore ID obtained by \ref osSemaphoreNew.
+/// \param[in]     timeout       \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout);
+ 
+/// Release a Semaphore token up to the initial maximum count.
+/// \param[in]     semaphore_id  semaphore ID obtained by \ref osSemaphoreNew.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id);
+ 
+/// Get current Semaphore token count.
+/// \param[in]     semaphore_id  semaphore ID obtained by \ref osSemaphoreNew.
+/// \return number of tokens available.
+uint32_t osSemaphoreGetCount (osSemaphoreId_t semaphore_id);
+ 
+/// Delete a Semaphore object.
+/// \param[in]     semaphore_id  semaphore ID obtained by \ref osSemaphoreNew.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id);
+ 
+ 
+//  ==== Memory Pool Management Functions ====
+ 
+/// Create and Initialize a Memory Pool object.
+/// \param[in]     block_count   maximum number of memory blocks in memory pool.
+/// \param[in]     block_size    memory block size in bytes.
+/// \param[in]     attr          memory pool attributes; NULL: default values.
+/// \return memory pool ID for reference by other functions or NULL in case of error.
+osMemoryPoolId_t osMemoryPoolNew (uint32_t block_count, uint32_t block_size, const osMemoryPoolAttr_t *attr);
+ 
+/// Get name of a Memory Pool object.
+/// \param[in]     mp_id         memory pool ID obtained by \ref osMemoryPoolNew.
+/// \return name as null-terminated string.
+const char *osMemoryPoolGetName (osMemoryPoolId_t mp_id);
+ 
+/// Allocate a memory block from a Memory Pool.
+/// \param[in]     mp_id         memory pool ID obtained by \ref osMemoryPoolNew.
+/// \param[in]     timeout       \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out.
+/// \return address of the allocated memory block or NULL in case of no memory is available.
+void *osMemoryPoolAlloc (osMemoryPoolId_t mp_id, uint32_t timeout);
+ 
+/// Return an allocated memory block back to a Memory Pool.
+/// \param[in]     mp_id         memory pool ID obtained by \ref osMemoryPoolNew.
+/// \param[in]     block         address of the allocated memory block to be returned to the memory pool.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osMemoryPoolFree (osMemoryPoolId_t mp_id, void *block);
+ 
+/// Get maximum number of memory blocks in a Memory Pool.
+/// \param[in]     mp_id         memory pool ID obtained by \ref osMemoryPoolNew.
+/// \return maximum number of memory blocks.
+uint32_t osMemoryPoolGetCapacity (osMemoryPoolId_t mp_id);
+ 
+/// Get memory block size in a Memory Pool.
+/// \param[in]     mp_id         memory pool ID obtained by \ref osMemoryPoolNew.
+/// \return memory block size in bytes.
+uint32_t osMemoryPoolGetBlockSize (osMemoryPoolId_t mp_id);
+ 
+/// Get number of memory blocks used in a Memory Pool.
+/// \param[in]     mp_id         memory pool ID obtained by \ref osMemoryPoolNew.
+/// \return number of memory blocks used.
+uint32_t osMemoryPoolGetCount (osMemoryPoolId_t mp_id);
+ 
+/// Get number of memory blocks available in a Memory Pool.
+/// \param[in]     mp_id         memory pool ID obtained by \ref osMemoryPoolNew.
+/// \return number of memory blocks available.
+uint32_t osMemoryPoolGetSpace (osMemoryPoolId_t mp_id);
+ 
+/// Delete a Memory Pool object.
+/// \param[in]     mp_id         memory pool ID obtained by \ref osMemoryPoolNew.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osMemoryPoolDelete (osMemoryPoolId_t mp_id);
+ 
+ 
+//  ==== Message Queue Management Functions ====
+ 
+/// Create and Initialize a Message Queue object.
+/// \param[in]     msg_count     maximum number of messages in queue.
+/// \param[in]     msg_size      maximum message size in bytes.
+/// \param[in]     attr          message queue attributes; NULL: default values.
+/// \return message queue ID for reference by other functions or NULL in case of error.
+osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr);
+ 
+/// Get name of a Message Queue object.
+/// \param[in]     mq_id         message queue ID obtained by \ref osMessageQueueNew.
+/// \return name as null-terminated string.
+const char *osMessageQueueGetName (osMessageQueueId_t mq_id);
+ 
+/// Put a Message into a Queue or timeout if Queue is full.
+/// \param[in]     mq_id         message queue ID obtained by \ref osMessageQueueNew.
+/// \param[in]     msg_ptr       pointer to buffer with message to put into a queue.
+/// \param[in]     msg_prio      message priority.
+/// \param[in]     timeout       \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout);
+ 
+/// Get a Message from a Queue or timeout if Queue is empty.
+/// \param[in]     mq_id         message queue ID obtained by \ref osMessageQueueNew.
+/// \param[out]    msg_ptr       pointer to buffer for message to get from a queue.
+/// \param[out]    msg_prio      pointer to buffer for message priority or NULL.
+/// \param[in]     timeout       \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout);
+ 
+/// Get maximum number of messages in a Message Queue.
+/// \param[in]     mq_id         message queue ID obtained by \ref osMessageQueueNew.
+/// \return maximum number of messages.
+uint32_t osMessageQueueGetCapacity (osMessageQueueId_t mq_id);
+ 
+/// Get maximum message size in a Memory Pool.
+/// \param[in]     mq_id         message queue ID obtained by \ref osMessageQueueNew.
+/// \return maximum message size in bytes.
+uint32_t osMessageQueueGetMsgSize (osMessageQueueId_t mq_id);
+ 
+/// Get number of queued messages in a Message Queue.
+/// \param[in]     mq_id         message queue ID obtained by \ref osMessageQueueNew.
+/// \return number of queued messages.
+uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id);
+ 
+/// Get number of available slots for messages in a Message Queue.
+/// \param[in]     mq_id         message queue ID obtained by \ref osMessageQueueNew.
+/// \return number of available slots for messages.
+uint32_t osMessageQueueGetSpace (osMessageQueueId_t mq_id);
+ 
+/// Reset a Message Queue to initial empty state.
+/// \param[in]     mq_id         message queue ID obtained by \ref osMessageQueueNew.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osMessageQueueReset (osMessageQueueId_t mq_id);
+ 
+/// Delete a Message Queue object.
+/// \param[in]     mq_id         message queue ID obtained by \ref osMessageQueueNew.
+/// \return status code that indicates the execution status of the function.
+osStatus_t osMessageQueueDelete (osMessageQueueId_t mq_id);
+ 
+ 
+#ifdef  __cplusplus
+}
+#endif
+ 
+#endif  // CMSIS_OS2_H_
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Include/os_tick.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Include/os_tick.h
new file mode 100644
index 0000000..8f7cdf6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Include/os_tick.h
@@ -0,0 +1,71 @@
+/**************************************************************************//**
+ * @file     os_tick.h
+ * @brief    CMSIS OS Tick header file
+ * @version  V1.0.1
+ * @date     24. November 2017
+ ******************************************************************************/
+/*
+ * Copyright (c) 2017-2017 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef OS_TICK_H
+#define OS_TICK_H
+
+#include <stdint.h>
+
+/// IRQ Handler.
+#ifndef IRQHANDLER_T
+#define IRQHANDLER_T
+typedef void (*IRQHandler_t) (void);
+#endif
+
+/// Setup OS Tick timer to generate periodic RTOS Kernel Ticks
+/// \param[in]     freq         tick frequency in Hz
+/// \param[in]     handler      tick IRQ handler
+/// \return 0 on success, -1 on error.
+int32_t  OS_Tick_Setup (uint32_t freq, IRQHandler_t handler);
+
+/// Enable OS Tick timer interrupt
+void     OS_Tick_Enable (void);
+
+/// Disable OS Tick timer interrupt
+void     OS_Tick_Disable (void);
+
+/// Acknowledge execution of OS Tick timer interrupt
+void     OS_Tick_AcknowledgeIRQ (void);
+
+/// Get OS Tick timer IRQ number
+/// \return OS Tick IRQ number
+int32_t  OS_Tick_GetIRQn (void);
+
+/// Get OS Tick timer clock frequency
+/// \return OS Tick timer clock frequency in Hz
+uint32_t OS_Tick_GetClock (void);
+
+/// Get OS Tick timer interval reload value
+/// \return OS Tick timer interval reload value
+uint32_t OS_Tick_GetInterval (void);
+
+/// Get OS Tick timer counter value
+/// \return OS Tick timer counter value
+uint32_t OS_Tick_GetCount (void);
+
+/// Get OS Tick timer overflow status
+/// \return OS Tick overflow status (1 - overflow, 0 - no overflow).
+uint32_t OS_Tick_GetOverflow (void);
+
+#endif  /* OS_TICK_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Source/os_systick.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Source/os_systick.c
new file mode 100644
index 0000000..985a9d9
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Source/os_systick.c
@@ -0,0 +1,132 @@
+/**************************************************************************//**
+ * @file     os_systick.c
+ * @brief    CMSIS OS Tick SysTick implementation
+ * @version  V1.0.1
+ * @date     24. November 2017
+ ******************************************************************************/
+/*
+ * Copyright (c) 2017-2017 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "os_tick.h"
+
+//lint -emacro((923,9078),SCB,SysTick) "cast from unsigned long to pointer"
+#include "RTE_Components.h"
+#include CMSIS_device_header
+
+#ifdef  SysTick
+
+#ifndef SYSTICK_IRQ_PRIORITY
+#define SYSTICK_IRQ_PRIORITY    0xFFU
+#endif
+
+static uint8_t PendST;
+
+// Setup OS Tick.
+__WEAK int32_t OS_Tick_Setup (uint32_t freq, IRQHandler_t handler) {
+  uint32_t load;
+  (void)handler;
+
+  if (freq == 0U) {
+    //lint -e{904} "Return statement before end of function"
+    return (-1);
+  }
+
+  load = (SystemCoreClock / freq) - 1U;
+  if (load > 0x00FFFFFFU) {
+    //lint -e{904} "Return statement before end of function"
+    return (-1);
+  }
+
+  // Set SysTick Interrupt Priority
+#if   ((defined(__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ != 0)) || \
+       (defined(__CORTEX_M)           && (__CORTEX_M           == 7U)))
+  SCB->SHPR[11] = SYSTICK_IRQ_PRIORITY;
+#elif  (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0))
+  SCB->SHPR[1] |= ((uint32_t)SYSTICK_IRQ_PRIORITY << 24);
+#elif ((defined(__ARM_ARCH_7M__)      && (__ARM_ARCH_7M__      != 0)) || \
+       (defined(__ARM_ARCH_7EM__)     && (__ARM_ARCH_7EM__     != 0)))
+  SCB->SHP[11]  = SYSTICK_IRQ_PRIORITY;
+#elif  (defined(__ARM_ARCH_6M__)      && (__ARM_ARCH_6M__      != 0))
+  SCB->SHP[1]  |= ((uint32_t)SYSTICK_IRQ_PRIORITY << 24);
+#else
+#error "Unknown ARM Core!"
+#endif
+
+  SysTick->CTRL =  SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk;
+  SysTick->LOAD =  load;
+  SysTick->VAL  =  0U;
+
+  PendST = 0U;
+
+  return (0);
+}
+
+/// Enable OS Tick.
+__WEAK void OS_Tick_Enable (void) {
+
+  if (PendST != 0U) {
+    PendST = 0U;
+    SCB->ICSR = SCB_ICSR_PENDSTSET_Msk;
+  }
+
+  SysTick->CTRL |=  SysTick_CTRL_ENABLE_Msk;
+}
+
+/// Disable OS Tick.
+__WEAK void OS_Tick_Disable (void) {
+
+  SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
+
+  if ((SCB->ICSR & SCB_ICSR_PENDSTSET_Msk) != 0U) {
+    SCB->ICSR = SCB_ICSR_PENDSTCLR_Msk;
+    PendST = 1U;
+  }
+}
+
+// Acknowledge OS Tick IRQ.
+__WEAK void OS_Tick_AcknowledgeIRQ (void) {
+  (void)SysTick->CTRL;
+}
+
+// Get OS Tick IRQ number.
+__WEAK int32_t  OS_Tick_GetIRQn (void) {
+  return ((int32_t)SysTick_IRQn);
+}
+
+// Get OS Tick clock.
+__WEAK uint32_t OS_Tick_GetClock (void) {
+  return (SystemCoreClock);
+}
+
+// Get OS Tick interval.
+__WEAK uint32_t OS_Tick_GetInterval (void) {
+  return (SysTick->LOAD + 1U);
+}
+
+// Get OS Tick count value.
+__WEAK uint32_t OS_Tick_GetCount (void) {
+  uint32_t load = SysTick->LOAD;
+  return  (load - SysTick->VAL);
+}
+
+// Get OS Tick overflow status.
+__WEAK uint32_t OS_Tick_GetOverflow (void) {
+  return ((SysTick->CTRL >> 16) & 1U);
+}
+
+#endif  // SysTick
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Source/os_tick_gtim.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Source/os_tick_gtim.c
new file mode 100644
index 0000000..22cfa93
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Source/os_tick_gtim.c
@@ -0,0 +1,187 @@
+/**************************************************************************//**
+ * @file     os_tick_gtim.c
+ * @brief    CMSIS OS Tick implementation for Generic Timer
+ * @version  V1.0.1
+ * @date     24. November 2017
+ ******************************************************************************/
+/*
+ * Copyright (c) 2017 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "os_tick.h"
+#include "irq_ctrl.h"
+
+#include "RTE_Components.h"
+#include CMSIS_device_header
+
+#ifndef GTIM_IRQ_PRIORITY
+#define GTIM_IRQ_PRIORITY           0xFFU
+#endif
+
+#ifndef GTIM_IRQ_NUM
+#define GTIM_IRQ_NUM                SecurePhyTimer_IRQn
+#endif
+
+// Timer interrupt pending flag
+static uint8_t GTIM_PendIRQ;
+
+// Timer tick frequency
+static uint32_t GTIM_Clock;
+
+// Timer load value
+static uint32_t GTIM_Load;
+
+// Setup OS Tick.
+int32_t OS_Tick_Setup (uint32_t freq, IRQHandler_t handler) {
+  uint32_t prio, bits;
+
+  if (freq == 0U) {
+    return (-1);
+  }
+
+  GTIM_PendIRQ = 0U;
+
+  // Get timer clock
+#ifdef SCTR_BASE
+  GTIM_Clock = *(uint32_t*)(SCTR_BASE+0x20);
+#else
+  // FVP REFCLK CNTControl 100MHz
+  GTIM_Clock = 100000000UL;
+#endif
+
+  PL1_SetCounterFrequency(GTIM_Clock);
+
+  // Calculate load value
+  GTIM_Load = (GTIM_Clock / freq) - 1U;
+
+  // Disable Generic Timer and set load value
+  PL1_SetControl(0U);
+  PL1_SetLoadValue(GTIM_Load);
+
+  // Disable corresponding IRQ
+  IRQ_Disable(GTIM_IRQ_NUM);
+  IRQ_ClearPending(GTIM_IRQ_NUM);
+
+  // Determine number of implemented priority bits
+  IRQ_SetPriority(GTIM_IRQ_NUM, 0xFFU);
+
+  prio = IRQ_GetPriority(GTIM_IRQ_NUM);
+
+  // At least bits [7:4] must be implemented
+  if ((prio & 0xF0U) == 0U) {
+    return (-1);
+  }
+
+  for (bits = 0; bits < 4; bits++) {
+    if ((prio & 0x01) != 0) {
+      break;
+    }
+    prio >>= 1;
+  }
+  
+  // Adjust configured priority to the number of implemented priority bits
+  prio = (GTIM_IRQ_PRIORITY << bits) & 0xFFUL;
+
+  // Set Private Timer interrupt priority
+  IRQ_SetPriority(GTIM_IRQ_NUM, prio-1U);
+
+  // Set edge-triggered IRQ
+  IRQ_SetMode(GTIM_IRQ_NUM, IRQ_MODE_TRIG_EDGE);
+
+  // Register tick interrupt handler function
+  IRQ_SetHandler(GTIM_IRQ_NUM, handler);
+
+  // Enable corresponding interrupt
+  IRQ_Enable(GTIM_IRQ_NUM);
+
+  // Enable system counter and timer control
+#ifdef SCTR_BASE
+  *(uint32_t*)SCTR_BASE |= 3U;
+#endif
+
+  // Enable timer control
+  PL1_SetControl(1U);
+
+  return (0);
+}
+
+/// Enable OS Tick.
+void OS_Tick_Enable (void) {
+  uint32_t ctrl;
+
+  // Set pending interrupt if flag set
+  if (GTIM_PendIRQ != 0U) {
+    GTIM_PendIRQ = 0U;
+    IRQ_SetPending (GTIM_IRQ_NUM);
+  }
+
+  // Start the Private Timer
+  ctrl = PL1_GetControl();
+  // Set bit: Timer enable
+  ctrl |= 1U;
+  PL1_SetControl(ctrl);
+}
+
+/// Disable OS Tick.
+void OS_Tick_Disable (void) {
+  uint32_t ctrl;
+
+  // Stop the Private Timer
+  ctrl = PL1_GetControl();
+  // Clear bit: Timer enable
+  ctrl &= ~1U;
+  PL1_SetControl(ctrl);
+
+  // Remember pending interrupt flag
+  if (IRQ_GetPending(GTIM_IRQ_NUM) != 0) {
+    IRQ_ClearPending(GTIM_IRQ_NUM);
+    GTIM_PendIRQ = 1U;
+  }
+}
+
+// Acknowledge OS Tick IRQ.
+void OS_Tick_AcknowledgeIRQ (void) {
+  IRQ_ClearPending (GTIM_IRQ_NUM);
+  PL1_SetLoadValue(GTIM_Load);
+}
+
+// Get OS Tick IRQ number.
+int32_t  OS_Tick_GetIRQn (void) {
+  return (GTIM_IRQ_NUM);
+}
+
+// Get OS Tick clock.
+uint32_t OS_Tick_GetClock (void) {
+  return (GTIM_Clock);
+}
+
+// Get OS Tick interval.
+uint32_t OS_Tick_GetInterval (void) {
+  return (GTIM_Load + 1U);
+}
+
+// Get OS Tick count value.
+uint32_t OS_Tick_GetCount (void) {
+  return (GTIM_Load - PL1_GetCurrentValue());
+}
+
+// Get OS Tick overflow status.
+uint32_t OS_Tick_GetOverflow (void) {
+  CNTP_CTL_Type cntp_ctl;
+  cntp_ctl.w = PL1_GetControl();
+  return (cntp_ctl.b.ISTATUS);
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Source/os_tick_ptim.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Source/os_tick_ptim.c
new file mode 100644
index 0000000..e75ac3a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Source/os_tick_ptim.c
@@ -0,0 +1,165 @@
+/**************************************************************************//**
+ * @file     os_tick_ptim.c
+ * @brief    CMSIS OS Tick implementation for Private Timer
+ * @version  V1.0.2
+ * @date     02. March 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2017-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "RTE_Components.h"
+#include CMSIS_device_header
+
+#if defined(PTIM)
+
+#include "os_tick.h"
+#include "irq_ctrl.h"
+
+#ifndef PTIM_IRQ_PRIORITY
+#define PTIM_IRQ_PRIORITY           0xFFU
+#endif
+
+static uint8_t PTIM_PendIRQ;        // Timer interrupt pending flag
+
+// Setup OS Tick.
+int32_t OS_Tick_Setup (uint32_t freq, IRQHandler_t handler) {
+  uint32_t load;
+  uint32_t prio;
+  uint32_t bits;
+
+  if (freq == 0U) {
+    return (-1);
+  }
+
+  PTIM_PendIRQ = 0U;
+
+  // Private Timer runs with the system frequency
+  load = (SystemCoreClock / freq) - 1U;
+
+  // Disable Private Timer and set load value
+  PTIM_SetControl   (0U);
+  PTIM_SetLoadValue (load);
+
+  // Disable corresponding IRQ
+  IRQ_Disable     (PrivTimer_IRQn);
+  IRQ_ClearPending(PrivTimer_IRQn);
+
+  // Determine number of implemented priority bits
+  IRQ_SetPriority (PrivTimer_IRQn, 0xFFU);
+
+  prio = IRQ_GetPriority (PrivTimer_IRQn);
+
+  // At least bits [7:4] must be implemented
+  if ((prio & 0xF0U) == 0U) {
+    return (-1);
+  }
+
+  for (bits = 0; bits < 4; bits++) {
+    if ((prio & 0x01) != 0) {
+      break;
+    }
+    prio >>= 1;
+  }
+
+  // Adjust configured priority to the number of implemented priority bits
+  prio = (PTIM_IRQ_PRIORITY << bits) & 0xFFUL;
+
+  // Set Private Timer interrupt priority
+  IRQ_SetPriority(PrivTimer_IRQn, prio-1U);
+
+  // Set edge-triggered IRQ
+  IRQ_SetMode(PrivTimer_IRQn, IRQ_MODE_TRIG_EDGE);
+
+  // Register tick interrupt handler function
+  IRQ_SetHandler(PrivTimer_IRQn, handler);
+
+  // Enable corresponding interrupt
+  IRQ_Enable (PrivTimer_IRQn);
+
+  // Set bits: IRQ enable and Auto reload
+  PTIM_SetControl (0x06U);
+
+  return (0);
+}
+
+/// Enable OS Tick.
+void OS_Tick_Enable (void) {
+  uint32_t ctrl;
+
+  // Set pending interrupt if flag set
+  if (PTIM_PendIRQ != 0U) {
+    PTIM_PendIRQ = 0U;
+    IRQ_SetPending (PrivTimer_IRQn);
+  }
+
+  // Start the Private Timer
+  ctrl  = PTIM_GetControl();
+  // Set bit: Timer enable
+  ctrl |= 1U;
+  PTIM_SetControl (ctrl);
+}
+
+/// Disable OS Tick.
+void OS_Tick_Disable (void) {
+  uint32_t ctrl;
+
+  // Stop the Private Timer
+  ctrl  = PTIM_GetControl();
+  // Clear bit: Timer enable
+  ctrl &= ~1U;
+  PTIM_SetControl (ctrl);
+
+  // Remember pending interrupt flag
+  if (IRQ_GetPending(PrivTimer_IRQn) != 0) {
+    IRQ_ClearPending (PrivTimer_IRQn);
+    PTIM_PendIRQ = 1U;
+  }
+}
+
+// Acknowledge OS Tick IRQ.
+void OS_Tick_AcknowledgeIRQ (void) {
+  PTIM_ClearEventFlag();
+}
+
+// Get OS Tick IRQ number.
+int32_t  OS_Tick_GetIRQn (void) {
+  return (PrivTimer_IRQn);
+}
+
+// Get OS Tick clock.
+uint32_t OS_Tick_GetClock (void) {
+  return (SystemCoreClock);
+}
+
+// Get OS Tick interval.
+uint32_t OS_Tick_GetInterval (void) {
+  return (PTIM_GetLoadValue() + 1U);
+}
+
+// Get OS Tick count value.
+uint32_t OS_Tick_GetCount (void) {
+  uint32_t load = PTIM_GetLoadValue();
+  return  (load - PTIM_GetCurrentValue());
+}
+
+// Get OS Tick overflow status.
+uint32_t OS_Tick_GetOverflow (void) {
+  return (PTIM->ISR & 1);
+}
+
+#endif  // PTIM
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Template/cmsis_os.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Template/cmsis_os.h
new file mode 100644
index 0000000..376dbf7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Template/cmsis_os.h
@@ -0,0 +1,922 @@
+/*
+ * Copyright (c) 2013-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ *
+ * ----------------------------------------------------------------------
+ *
+ * $Date:        18. June 2018
+ * $Revision:    V2.1.3
+ *
+ * Project:      CMSIS-RTOS API
+ * Title:        cmsis_os.h template header file
+ *
+ * Version 0.02
+ *    Initial Proposal Phase
+ * Version 0.03
+ *    osKernelStart added, optional feature: main started as thread
+ *    osSemaphores have standard behavior
+ *    osTimerCreate does not start the timer, added osTimerStart
+ *    osThreadPass is renamed to osThreadYield
+ * Version 1.01
+ *    Support for C++ interface
+ *     - const attribute removed from the osXxxxDef_t typedefs
+ *     - const attribute added to the osXxxxDef macros
+ *    Added: osTimerDelete, osMutexDelete, osSemaphoreDelete
+ *    Added: osKernelInitialize
+ * Version 1.02
+ *    Control functions for short timeouts in microsecond resolution:
+ *    Added: osKernelSysTick, osKernelSysTickFrequency, osKernelSysTickMicroSec
+ *    Removed: osSignalGet 
+ * Version 2.0.0
+ *    OS objects creation without macros (dynamic creation and resource allocation):
+ *     - added: osXxxxNew functions which replace osXxxxCreate
+ *     - added: osXxxxAttr_t structures
+ *     - deprecated: osXxxxCreate functions, osXxxxDef_t structures
+ *     - deprecated: osXxxxDef and osXxxx macros
+ *    osStatus codes simplified and renamed to osStatus_t
+ *    osEvent return structure deprecated
+ *    Kernel:
+ *     - added: osKernelInfo_t and osKernelGetInfo
+ *     - added: osKernelState_t and osKernelGetState (replaces osKernelRunning)
+ *     - added: osKernelLock, osKernelUnlock
+ *     - added: osKernelSuspend, osKernelResume
+ *     - added: osKernelGetTickCount, osKernelGetTickFreq
+ *     - renamed osKernelSysTick to osKernelGetSysTimerCount
+ *     - replaced osKernelSysTickFrequency with osKernelGetSysTimerFreq
+ *     - deprecated osKernelSysTickMicroSec
+ *    Thread:
+ *     - extended number of thread priorities
+ *     - renamed osPrioriry to osPrioriry_t
+ *     - replaced osThreadCreate with osThreadNew
+ *     - added: osThreadGetName
+ *     - added: osThreadState_t and osThreadGetState
+ *     - added: osThreadGetStackSize, osThreadGetStackSpace
+ *     - added: osThreadSuspend, osThreadResume
+ *     - added: osThreadJoin, osThreadDetach, osThreadExit
+ *     - added: osThreadGetCount, osThreadEnumerate
+ *     - added: Thread Flags (moved from Signals) 
+ *    Signals:
+ *     - renamed osSignals to osThreadFlags (moved to Thread Flags)
+ *     - changed return value of Set/Clear/Wait functions
+ *     - Clear function limited to current running thread
+ *     - extended Wait function (options)
+ *     - added: osThreadFlagsGet
+ *    Event Flags:
+ *     - added new independent object for handling Event Flags
+ *    Delay and Wait functions:
+ *     - added: osDelayUntil
+ *     - deprecated: osWait
+ *    Timer:
+ *     - replaced osTimerCreate with osTimerNew
+ *     - added: osTimerGetName, osTimerIsRunning
+ *    Mutex:
+ *     - extended: attributes (Recursive, Priority Inherit, Robust)
+ *     - replaced osMutexCreate with osMutexNew
+ *     - renamed osMutexWait to osMutexAcquire
+ *     - added: osMutexGetName, osMutexGetOwner
+ *    Semaphore:
+ *     - extended: maximum and initial token count
+ *     - replaced osSemaphoreCreate with osSemaphoreNew
+ *     - renamed osSemaphoreWait to osSemaphoreAcquire (changed return value)
+ *     - added: osSemaphoreGetName, osSemaphoreGetCount
+ *    Memory Pool:
+ *     - using osMemoryPool prefix instead of osPool
+ *     - replaced osPoolCreate with osMemoryPoolNew
+ *     - extended osMemoryPoolAlloc (timeout)
+ *     - added: osMemoryPoolGetName
+ *     - added: osMemoryPoolGetCapacity, osMemoryPoolGetBlockSize
+ *     - added: osMemoryPoolGetCount, osMemoryPoolGetSpace
+ *     - added: osMemoryPoolDelete
+ *     - deprecated: osPoolCAlloc
+ *    Message Queue:
+ *     - extended: fixed size message instead of a single 32-bit value
+ *     - using osMessageQueue prefix instead of osMessage
+ *     - replaced osMessageCreate with osMessageQueueNew
+ *     - updated: osMessageQueuePut, osMessageQueueGet
+ *     - added: osMessageQueueGetName
+ *     - added: osMessageQueueGetCapacity, osMessageQueueGetMsgSize
+ *     - added: osMessageQueueGetCount, osMessageQueueGetSpace
+ *     - added: osMessageQueueReset, osMessageQueueDelete
+ *    Mail Queue: 
+ *     - deprecated (superseded by extended Message Queue functionality)
+ * Version 2.1.0
+ *    Support for critical and uncritical sections (nesting safe):
+ *    - updated: osKernelLock, osKernelUnlock
+ *    - added: osKernelRestoreLock
+ *    Updated Thread and Event Flags:
+ *    - changed flags parameter and return type from int32_t to uint32_t
+ * Version 2.1.1
+ *    Additional functions allowed to be called from Interrupt Service Routines:
+ *    - osKernelGetTickCount, osKernelGetTickFreq
+ *    Changed Kernel Tick type to uint32_t:
+ *    - updated: osKernelGetTickCount, osDelayUntil
+ * Version 2.1.2
+ *    Additional functions allowed to be called from Interrupt Service Routines:
+ *    - osKernelGetInfo, osKernelGetState
+ * Version 2.1.3
+ *    Additional functions allowed to be called from Interrupt Service Routines:
+ *    - osThreadGetId
+ *---------------------------------------------------------------------------*/
+ 
+#ifndef CMSIS_OS_H_
+#define CMSIS_OS_H_
+ 
+/// \b osCMSIS identifies the CMSIS-RTOS API version.
+#define osCMSIS             0x20001U    ///< API version (main[31:16].sub[15:0])
+ 
+/// \note CAN BE CHANGED: \b osCMSIS_KERNEL identifies the underlying RTOS kernel and version number.
+#define osCMSIS_KERNEL      0x10000U    ///< RTOS identification and version (main[31:16].sub[15:0])
+ 
+/// \note CAN BE CHANGED: \b osKernelSystemId identifies the underlying RTOS kernel.
+#define osKernelSystemId "KERNEL V1.0"  ///< RTOS identification string
+ 
+/// \note CAN BE CHANGED: \b osFeature_xxx identifies RTOS features.
+#define osFeature_MainThread  0         ///< main thread      1=main can be thread, 0=not available
+#define osFeature_Signals     16U       ///< maximum number of Signal Flags available per thread
+#define osFeature_Semaphore   65535U    ///< maximum count for \ref osSemaphoreCreate function
+#define osFeature_Wait        0         ///< osWait function: 1=available, 0=not available
+#define osFeature_SysTick     1         ///< osKernelSysTick functions: 1=available, 0=not available
+#define osFeature_Pool        1         ///< Memory Pools:    1=available, 0=not available
+#define osFeature_MessageQ    1         ///< Message Queues:  1=available, 0=not available
+#define osFeature_MailQ       1         ///< Mail Queues:     1=available, 0=not available
+ 
+#if (osCMSIS >= 0x20000U)
+#include "cmsis_os2.h"
+#else
+#include <stdint.h>
+#include <stddef.h>
+#endif
+ 
+#ifdef  __cplusplus
+extern "C"
+{
+#endif
+ 
+ 
+// ==== Enumerations, structures, defines ====
+ 
+/// Priority values.
+#if (osCMSIS < 0x20000U)
+typedef enum {
+  osPriorityIdle          = -3,         ///< Priority: idle (lowest)
+  osPriorityLow           = -2,         ///< Priority: low
+  osPriorityBelowNormal   = -1,         ///< Priority: below normal
+  osPriorityNormal        =  0,         ///< Priority: normal (default)
+  osPriorityAboveNormal   = +1,         ///< Priority: above normal
+  osPriorityHigh          = +2,         ///< Priority: high
+  osPriorityRealtime      = +3,         ///< Priority: realtime (highest)
+  osPriorityError         = 0x84,       ///< System cannot determine priority or illegal priority.
+  osPriorityReserved      = 0x7FFFFFFF  ///< Prevents enum down-size compiler optimization.
+} osPriority;
+#else
+#define osPriority osPriority_t
+#endif
+
+/// Entry point of a thread.
+typedef void (*os_pthread) (void const *argument);
+ 
+/// Entry point of a timer call back function.
+typedef void (*os_ptimer) (void const *argument);
+ 
+/// Timer type.
+#if (osCMSIS < 0x20000U)
+typedef enum {
+  osTimerOnce             = 0,          ///< One-shot timer.
+  osTimerPeriodic         = 1           ///< Repeating timer.
+} os_timer_type;
+#else
+#define os_timer_type osTimerType_t
+#endif
+ 
+/// Timeout value.
+#define osWaitForever       0xFFFFFFFFU ///< Wait forever timeout value.
+ 
+/// Status code values returned by CMSIS-RTOS functions.
+#if (osCMSIS < 0x20000U)
+typedef enum {
+  osOK                    =    0,       ///< Function completed; no error or event occurred.
+  osEventSignal           = 0x08,       ///< Function completed; signal event occurred.
+  osEventMessage          = 0x10,       ///< Function completed; message event occurred.
+  osEventMail             = 0x20,       ///< Function completed; mail event occurred.
+  osEventTimeout          = 0x40,       ///< Function completed; timeout occurred.
+  osErrorParameter        = 0x80,       ///< Parameter error: a mandatory parameter was missing or specified an incorrect object.
+  osErrorResource         = 0x81,       ///< Resource not available: a specified resource was not available.
+  osErrorTimeoutResource  = 0xC1,       ///< Resource not available within given time: a specified resource was not available within the timeout period.
+  osErrorISR              = 0x82,       ///< Not allowed in ISR context: the function cannot be called from interrupt service routines.
+  osErrorISRRecursive     = 0x83,       ///< Function called multiple times from ISR with same object.
+  osErrorPriority         = 0x84,       ///< System cannot determine priority or thread has illegal priority.
+  osErrorNoMemory         = 0x85,       ///< System is out of memory: it was impossible to allocate or reserve memory for the operation.
+  osErrorValue            = 0x86,       ///< Value of a parameter is out of range.
+  osErrorOS               = 0xFF,       ///< Unspecified RTOS error: run-time error but no other error message fits.
+  osStatusReserved        = 0x7FFFFFFF  ///< Prevents enum down-size compiler optimization.
+} osStatus;
+#else
+typedef int32_t                  osStatus;
+#define osEventSignal           (0x08)
+#define osEventMessage          (0x10)
+#define osEventMail             (0x20)
+#define osEventTimeout          (0x40)
+#define osErrorOS               osError
+#define osErrorTimeoutResource  osErrorTimeout
+#define osErrorISRRecursive     (-126)
+#define osErrorValue            (-127)
+#define osErrorPriority         (-128)
+#endif
+ 
+ 
+// >>> the following data type definitions may be adapted towards a specific RTOS
+ 
+/// Thread ID identifies the thread.
+/// \note CAN BE CHANGED: \b implementation specific in every CMSIS-RTOS.
+#if (osCMSIS < 0x20000U)
+typedef void *osThreadId;
+#else
+#define osThreadId osThreadId_t
+#endif
+ 
+/// Timer ID identifies the timer.
+/// \note CAN BE CHANGED: \b implementation specific in every CMSIS-RTOS.
+#if (osCMSIS < 0x20000U)
+typedef void *osTimerId;
+#else
+#define osTimerId osTimerId_t
+#endif
+ 
+/// Mutex ID identifies the mutex.
+/// \note CAN BE CHANGED: \b implementation specific in every CMSIS-RTOS.
+#if (osCMSIS < 0x20000U)
+typedef void *osMutexId;
+#else
+#define osMutexId osMutexId_t
+#endif
+ 
+/// Semaphore ID identifies the semaphore.
+/// \note CAN BE CHANGED: \b implementation specific in every CMSIS-RTOS.
+#if (osCMSIS < 0x20000U)
+typedef void *osSemaphoreId;
+#else
+#define osSemaphoreId osSemaphoreId_t
+#endif
+ 
+/// Pool ID identifies the memory pool.
+/// \note CAN BE CHANGED: \b implementation specific in every CMSIS-RTOS.
+typedef void *osPoolId;
+ 
+/// Message ID identifies the message queue.
+/// \note CAN BE CHANGED: \b implementation specific in every CMSIS-RTOS.
+typedef void *osMessageQId;
+ 
+/// Mail ID identifies the mail queue.
+/// \note CAN BE CHANGED: \b implementation specific in every CMSIS-RTOS.
+typedef void *osMailQId;
+ 
+ 
+/// Thread Definition structure contains startup information of a thread.
+/// \note CAN BE CHANGED: \b os_thread_def is implementation specific in every CMSIS-RTOS.
+#if (osCMSIS < 0x20000U)
+typedef struct os_thread_def {
+  os_pthread                 pthread;   ///< start address of thread function
+  osPriority               tpriority;   ///< initial thread priority
+  uint32_t                 instances;   ///< maximum number of instances of that thread function
+  uint32_t                 stacksize;   ///< stack size requirements in bytes; 0 is default stack size
+} osThreadDef_t;
+#else
+typedef struct os_thread_def {
+  os_pthread                 pthread;   ///< start address of thread function
+  osThreadAttr_t                attr;   ///< thread attributes
+} osThreadDef_t;
+#endif
+ 
+/// Timer Definition structure contains timer parameters.
+/// \note CAN BE CHANGED: \b os_timer_def is implementation specific in every CMSIS-RTOS.
+#if (osCMSIS < 0x20000U)
+typedef struct os_timer_def {
+  os_ptimer                   ptimer;   ///< start address of a timer function
+} osTimerDef_t;
+#else
+typedef struct os_timer_def {
+  os_ptimer                   ptimer;   ///< start address of a timer function
+  osTimerAttr_t                 attr;   ///< timer attributes
+} osTimerDef_t;
+#endif
+ 
+/// Mutex Definition structure contains setup information for a mutex.
+/// \note CAN BE CHANGED: \b os_mutex_def is implementation specific in every CMSIS-RTOS.
+#if (osCMSIS < 0x20000U)
+typedef struct os_mutex_def {
+  uint32_t                     dummy;   ///< dummy value
+} osMutexDef_t;
+#else
+#define osMutexDef_t osMutexAttr_t
+#endif
+ 
+/// Semaphore Definition structure contains setup information for a semaphore.
+/// \note CAN BE CHANGED: \b os_semaphore_def is implementation specific in every CMSIS-RTOS.
+#if (osCMSIS < 0x20000U)
+typedef struct os_semaphore_def {
+  uint32_t                     dummy;   ///< dummy value
+} osSemaphoreDef_t;
+#else
+#define osSemaphoreDef_t osSemaphoreAttr_t
+#endif
+ 
+/// Definition structure for memory block allocation.
+/// \note CAN BE CHANGED: \b os_pool_def is implementation specific in every CMSIS-RTOS.
+#if (osCMSIS < 0x20000U)
+typedef struct os_pool_def {
+  uint32_t                   pool_sz;   ///< number of items (elements) in the pool
+  uint32_t                   item_sz;   ///< size of an item
+  void                         *pool;   ///< pointer to memory for pool
+} osPoolDef_t;
+#else
+typedef struct os_pool_def {
+  uint32_t                   pool_sz;   ///< number of items (elements) in the pool
+  uint32_t                   item_sz;   ///< size of an item
+  osMemoryPoolAttr_t            attr;   ///< memory pool attributes
+} osPoolDef_t;
+#endif
+ 
+/// Definition structure for message queue.
+/// \note CAN BE CHANGED: \b os_messageQ_def is implementation specific in every CMSIS-RTOS.
+#if (osCMSIS < 0x20000U)
+typedef struct os_messageQ_def {
+  uint32_t                  queue_sz;   ///< number of elements in the queue
+  void                         *pool;   ///< memory array for messages
+} osMessageQDef_t;
+#else
+typedef struct os_messageQ_def {
+  uint32_t                  queue_sz;   ///< number of elements in the queue
+  osMessageQueueAttr_t          attr;   ///< message queue attributes
+} osMessageQDef_t;
+#endif
+ 
+/// Definition structure for mail queue.
+/// \note CAN BE CHANGED: \b os_mailQ_def is implementation specific in every CMSIS-RTOS.
+#if (osCMSIS < 0x20000U)
+typedef struct os_mailQ_def {
+  uint32_t                  queue_sz;   ///< number of elements in the queue
+  uint32_t                   item_sz;   ///< size of an item
+  void                         *pool;   ///< memory array for mail
+} osMailQDef_t;
+#else
+typedef struct os_mailQ_def {
+  uint32_t                  queue_sz;   ///< number of elements in the queue
+  uint32_t                   item_sz;   ///< size of an item
+  void                         *mail;   ///< pointer to mail
+  osMemoryPoolAttr_t         mp_attr;   ///< memory pool attributes
+  osMessageQueueAttr_t       mq_attr;   ///< message queue attributes
+} osMailQDef_t;
+#endif
+ 
+ 
+/// Event structure contains detailed information about an event.
+typedef struct {
+  osStatus                    status;   ///< status code: event or error information
+  union {
+    uint32_t                       v;   ///< message as 32-bit value
+    void                          *p;   ///< message or mail as void pointer
+    int32_t                  signals;   ///< signal flags
+  } value;                              ///< event value
+  union {
+    osMailQId                mail_id;   ///< mail id obtained by \ref osMailCreate
+    osMessageQId          message_id;   ///< message id obtained by \ref osMessageCreate
+  } def;                                ///< event definition
+} osEvent;
+ 
+ 
+//  ==== Kernel Management Functions ====
+ 
+/// Initialize the RTOS Kernel for creating objects.
+/// \return status code that indicates the execution status of the function.
+#if (osCMSIS < 0x20000U)
+osStatus osKernelInitialize (void);
+#endif
+ 
+/// Start the RTOS Kernel scheduler.
+/// \return status code that indicates the execution status of the function.
+#if (osCMSIS < 0x20000U)
+osStatus osKernelStart (void);
+#endif
+ 
+/// Check if the RTOS kernel is already started.
+/// \return 0 RTOS is not started, 1 RTOS is started.
+#if (osCMSIS < 0x20000U)
+int32_t osKernelRunning(void);
+#endif
+ 
+#if (defined(osFeature_SysTick) && (osFeature_SysTick != 0))  // System Timer available
+ 
+/// Get the RTOS kernel system timer counter.
+/// \return RTOS kernel system timer as 32-bit value 
+#if (osCMSIS < 0x20000U)
+uint32_t osKernelSysTick (void);
+#else
+#define  osKernelSysTick osKernelGetSysTimerCount
+#endif
+ 
+/// The RTOS kernel system timer frequency in Hz.
+/// \note Reflects the system timer setting and is typically defined in a configuration file.
+#if (osCMSIS < 0x20000U)
+#define osKernelSysTickFrequency 100000000
+#endif
+ 
+/// Convert a microseconds value to a RTOS kernel system timer value.
+/// \param         microsec     time value in microseconds.
+/// \return time value normalized to the \ref osKernelSysTickFrequency
+#if (osCMSIS < 0x20000U)
+#define osKernelSysTickMicroSec(microsec) (((uint64_t)microsec * (osKernelSysTickFrequency)) / 1000000)
+#else
+#define osKernelSysTickMicroSec(microsec) (((uint64_t)microsec *  osKernelGetSysTimerFreq()) / 1000000)
+#endif
+ 
+#endif  // System Timer available
+ 
+ 
+//  ==== Thread Management Functions ====
+ 
+/// Create a Thread Definition with function, priority, and stack requirements.
+/// \param         name          name of the thread function.
+/// \param         priority      initial priority of the thread function.
+/// \param         instances     number of possible thread instances.
+/// \param         stacksz       stack size (in bytes) requirements for the thread function.
+/// \note CAN BE CHANGED: The parameters to \b osThreadDef shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#if defined (osObjectsExternal)  // object is external
+#define osThreadDef(name, priority, instances, stacksz) \
+extern const osThreadDef_t os_thread_def_##name
+#else                            // define the object
+#if (osCMSIS < 0x20000U)
+#define osThreadDef(name, priority, instances, stacksz) \
+const osThreadDef_t os_thread_def_##name = \
+{ (name), (priority), (instances), (stacksz) }
+#else
+#define osThreadDef(name, priority, instances, stacksz) \
+const osThreadDef_t os_thread_def_##name = \
+{ (name), \
+  { NULL, osThreadDetached, NULL, 0U, NULL, 8*((stacksz+7)/8), (priority), 0U, 0U } }
+#endif
+#endif
+ 
+/// Access a Thread definition.
+/// \param         name          name of the thread definition object.
+/// \note CAN BE CHANGED: The parameter to \b osThread shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#define osThread(name) \
+&os_thread_def_##name
+ 
+/// Create a thread and add it to Active Threads and set it to state READY.
+/// \param[in]     thread_def    thread definition referenced with \ref osThread.
+/// \param[in]     argument      pointer that is passed to the thread function as start argument.
+/// \return thread ID for reference by other functions or NULL in case of error.
+osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument);
+ 
+/// Return the thread ID of the current running thread.
+/// \return thread ID for reference by other functions or NULL in case of error.
+#if (osCMSIS < 0x20000U)
+osThreadId osThreadGetId (void);
+#endif
+ 
+/// Change priority of a thread.
+/// \param[in]     thread_id     thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
+/// \param[in]     priority      new priority value for the thread function.
+/// \return status code that indicates the execution status of the function.
+#if (osCMSIS < 0x20000U)
+osStatus osThreadSetPriority (osThreadId thread_id, osPriority priority);
+#endif
+ 
+/// Get current priority of a thread.
+/// \param[in]     thread_id     thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
+/// \return current priority value of the specified thread.
+#if (osCMSIS < 0x20000U)
+osPriority osThreadGetPriority (osThreadId thread_id);
+#endif
+ 
+/// Pass control to next thread that is in state \b READY.
+/// \return status code that indicates the execution status of the function.
+#if (osCMSIS < 0x20000U)
+osStatus osThreadYield (void);
+#endif
+ 
+/// Terminate execution of a thread.
+/// \param[in]     thread_id     thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
+/// \return status code that indicates the execution status of the function.
+#if (osCMSIS < 0x20000U)
+osStatus osThreadTerminate (osThreadId thread_id);
+#endif
+ 
+ 
+//  ==== Signal Management ====
+ 
+/// Set the specified Signal Flags of an active thread.
+/// \param[in]     thread_id     thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
+/// \param[in]     signals       specifies the signal flags of the thread that should be set.
+/// \return previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
+int32_t osSignalSet (osThreadId thread_id, int32_t signals);
+ 
+/// Clear the specified Signal Flags of an active thread.
+/// \param[in]     thread_id     thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
+/// \param[in]     signals       specifies the signal flags of the thread that shall be cleared.
+/// \return previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters or call from ISR.
+int32_t osSignalClear (osThreadId thread_id, int32_t signals);
+ 
+/// Wait for one or more Signal Flags to become signaled for the current \b RUNNING thread.
+/// \param[in]     signals       wait until all specified signal flags set or 0 for any single signal flag.
+/// \param[in]     millisec      \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out.
+/// \return event flag information or error code.
+osEvent osSignalWait (int32_t signals, uint32_t millisec);
+ 
+ 
+//  ==== Generic Wait Functions ====
+ 
+/// Wait for Timeout (Time Delay).
+/// \param[in]     millisec      \ref CMSIS_RTOS_TimeOutValue "time delay" value
+/// \return status code that indicates the execution status of the function.
+#if (osCMSIS < 0x20000U)
+osStatus osDelay (uint32_t millisec);
+#endif
+ 
+#if (defined (osFeature_Wait) && (osFeature_Wait != 0))  // Generic Wait available
+ 
+/// Wait for Signal, Message, Mail, or Timeout.
+/// \param[in] millisec          \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out
+/// \return event that contains signal, message, or mail information or error code.
+osEvent osWait (uint32_t millisec);
+ 
+#endif  // Generic Wait available
+ 
+ 
+//  ==== Timer Management Functions ====
+ 
+/// Define a Timer object.
+/// \param         name          name of the timer object.
+/// \param         function      name of the timer call back function.
+/// \note CAN BE CHANGED: The parameter to \b osTimerDef shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#if defined (osObjectsExternal)  // object is external
+#define osTimerDef(name, function) \
+extern const osTimerDef_t os_timer_def_##name
+#else                            // define the object
+#if (osCMSIS < 0x20000U)
+#define osTimerDef(name, function) \
+const osTimerDef_t os_timer_def_##name = { (function) }
+#else
+#define osTimerDef(name, function) \
+const osTimerDef_t os_timer_def_##name = \
+{ (function), { NULL, 0U, NULL, 0U } }
+#endif
+#endif
+ 
+/// Access a Timer definition.
+/// \param         name          name of the timer object.
+/// \note CAN BE CHANGED: The parameter to \b osTimer shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#define osTimer(name) \
+&os_timer_def_##name
+ 
+/// Create and Initialize a timer.
+/// \param[in]     timer_def     timer object referenced with \ref osTimer.
+/// \param[in]     type          osTimerOnce for one-shot or osTimerPeriodic for periodic behavior.
+/// \param[in]     argument      argument to the timer call back function.
+/// \return timer ID for reference by other functions or NULL in case of error.
+osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument);
+ 
+/// Start or restart a timer.
+/// \param[in]     timer_id      timer ID obtained by \ref osTimerCreate.
+/// \param[in]     millisec      \ref CMSIS_RTOS_TimeOutValue "time delay" value of the timer.
+/// \return status code that indicates the execution status of the function.
+#if (osCMSIS < 0x20000U)
+osStatus osTimerStart (osTimerId timer_id, uint32_t millisec);
+#endif
+ 
+/// Stop a timer.
+/// \param[in]     timer_id      timer ID obtained by \ref osTimerCreate.
+/// \return status code that indicates the execution status of the function.
+#if (osCMSIS < 0x20000U)
+osStatus osTimerStop (osTimerId timer_id);
+#endif
+ 
+/// Delete a timer.
+/// \param[in]     timer_id      timer ID obtained by \ref osTimerCreate.
+/// \return status code that indicates the execution status of the function.
+#if (osCMSIS < 0x20000U)
+osStatus osTimerDelete (osTimerId timer_id);
+#endif
+ 
+ 
+//  ==== Mutex Management Functions ====
+ 
+/// Define a Mutex.
+/// \param         name          name of the mutex object.
+/// \note CAN BE CHANGED: The parameter to \b osMutexDef shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#if defined (osObjectsExternal)  // object is external
+#define osMutexDef(name) \
+extern const osMutexDef_t os_mutex_def_##name
+#else                            // define the object
+#if (osCMSIS < 0x20000U)
+#define osMutexDef(name) \
+const osMutexDef_t os_mutex_def_##name = { 0 }
+#else
+#define osMutexDef(name) \
+const osMutexDef_t os_mutex_def_##name = \
+{ NULL, osMutexRecursive | osMutexPrioInherit | osMutexRobust, NULL, 0U }
+#endif
+#endif
+ 
+/// Access a Mutex definition.
+/// \param         name          name of the mutex object.
+/// \note CAN BE CHANGED: The parameter to \b osMutex shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#define osMutex(name) \
+&os_mutex_def_##name
+ 
+/// Create and Initialize a Mutex object.
+/// \param[in]     mutex_def     mutex definition referenced with \ref osMutex.
+/// \return mutex ID for reference by other functions or NULL in case of error.
+osMutexId osMutexCreate (const osMutexDef_t *mutex_def);
+ 
+/// Wait until a Mutex becomes available.
+/// \param[in]     mutex_id      mutex ID obtained by \ref osMutexCreate.
+/// \param[in]     millisec      \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out.
+/// \return status code that indicates the execution status of the function.
+#if (osCMSIS < 0x20000U)
+osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec);
+#else
+#define  osMutexWait osMutexAcquire
+#endif
+ 
+/// Release a Mutex that was obtained by \ref osMutexWait.
+/// \param[in]     mutex_id      mutex ID obtained by \ref osMutexCreate.
+/// \return status code that indicates the execution status of the function.
+#if (osCMSIS < 0x20000U)
+osStatus osMutexRelease (osMutexId mutex_id);
+#endif
+ 
+/// Delete a Mutex object.
+/// \param[in]     mutex_id      mutex ID obtained by \ref osMutexCreate.
+/// \return status code that indicates the execution status of the function.
+#if (osCMSIS < 0x20000U)
+osStatus osMutexDelete (osMutexId mutex_id);
+#endif
+ 
+ 
+//  ==== Semaphore Management Functions ====
+ 
+#if (defined (osFeature_Semaphore) && (osFeature_Semaphore != 0U))  // Semaphore available
+ 
+/// Define a Semaphore object.
+/// \param         name          name of the semaphore object.
+/// \note CAN BE CHANGED: The parameter to \b osSemaphoreDef shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#if defined (osObjectsExternal)  // object is external
+#define osSemaphoreDef(name) \
+extern const osSemaphoreDef_t os_semaphore_def_##name
+#else                            // define the object
+#if (osCMSIS < 0x20000U)
+#define osSemaphoreDef(name) \
+const osSemaphoreDef_t os_semaphore_def_##name = { 0 }
+#else
+#define osSemaphoreDef(name) \
+const osSemaphoreDef_t os_semaphore_def_##name = \
+{ NULL, 0U, NULL, 0U }
+#endif
+#endif
+ 
+/// Access a Semaphore definition.
+/// \param         name          name of the semaphore object.
+/// \note CAN BE CHANGED: The parameter to \b osSemaphore shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#define osSemaphore(name) \
+&os_semaphore_def_##name
+ 
+/// Create and Initialize a Semaphore object.
+/// \param[in]     semaphore_def semaphore definition referenced with \ref osSemaphore.
+/// \param[in]     count         maximum and initial number of available tokens.
+/// \return semaphore ID for reference by other functions or NULL in case of error.
+osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count);
+ 
+/// Wait until a Semaphore token becomes available.
+/// \param[in]     semaphore_id  semaphore object referenced with \ref osSemaphoreCreate.
+/// \param[in]     millisec      \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out.
+/// \return number of available tokens, or -1 in case of incorrect parameters.
+int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec);
+ 
+/// Release a Semaphore token.
+/// \param[in]     semaphore_id  semaphore object referenced with \ref osSemaphoreCreate.
+/// \return status code that indicates the execution status of the function.
+#if (osCMSIS < 0x20000U)
+osStatus osSemaphoreRelease (osSemaphoreId semaphore_id);
+#endif
+ 
+/// Delete a Semaphore object.
+/// \param[in]     semaphore_id  semaphore object referenced with \ref osSemaphoreCreate.
+/// \return status code that indicates the execution status of the function.
+#if (osCMSIS < 0x20000U)
+osStatus osSemaphoreDelete (osSemaphoreId semaphore_id);
+#endif
+ 
+#endif  // Semaphore available
+ 
+ 
+//  ==== Memory Pool Management Functions ====
+ 
+#if (defined(osFeature_Pool) && (osFeature_Pool != 0))  // Memory Pool available
+ 
+/// \brief Define a Memory Pool.
+/// \param         name          name of the memory pool.
+/// \param         no            maximum number of blocks (objects) in the memory pool.
+/// \param         type          data type of a single block (object).
+/// \note CAN BE CHANGED: The parameter to \b osPoolDef shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#if defined (osObjectsExternal)  // object is external
+#define osPoolDef(name, no, type) \
+extern const osPoolDef_t os_pool_def_##name
+#else                            // define the object
+#if (osCMSIS < 0x20000U)
+#define osPoolDef(name, no, type) \
+const osPoolDef_t os_pool_def_##name = \
+{ (no), sizeof(type), NULL }
+#else
+#define osPoolDef(name, no, type) \
+const osPoolDef_t os_pool_def_##name = \
+{ (no), sizeof(type), { NULL, 0U, NULL, 0U, NULL, 0U } }
+#endif
+#endif
+ 
+/// \brief Access a Memory Pool definition.
+/// \param         name          name of the memory pool
+/// \note CAN BE CHANGED: The parameter to \b osPool shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#define osPool(name) \
+&os_pool_def_##name
+ 
+/// Create and Initialize a Memory Pool object.
+/// \param[in]     pool_def      memory pool definition referenced with \ref osPool.
+/// \return memory pool ID for reference by other functions or NULL in case of error.
+osPoolId osPoolCreate (const osPoolDef_t *pool_def);
+ 
+/// Allocate a memory block from a Memory Pool.
+/// \param[in]     pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
+/// \return address of the allocated memory block or NULL in case of no memory available.
+void *osPoolAlloc (osPoolId pool_id);
+ 
+/// Allocate a memory block from a Memory Pool and set memory block to zero.
+/// \param[in]     pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
+/// \return address of the allocated memory block or NULL in case of no memory available.
+void *osPoolCAlloc (osPoolId pool_id);
+ 
+/// Return an allocated memory block back to a Memory Pool.
+/// \param[in]     pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
+/// \param[in]     block         address of the allocated memory block to be returned to the memory pool.
+/// \return status code that indicates the execution status of the function.
+osStatus osPoolFree (osPoolId pool_id, void *block);
+ 
+#endif  // Memory Pool available
+ 
+ 
+//  ==== Message Queue Management Functions ====
+ 
+#if (defined(osFeature_MessageQ) && (osFeature_MessageQ != 0))  // Message Queue available
+  
+/// \brief Create a Message Queue Definition.
+/// \param         name          name of the queue.
+/// \param         queue_sz      maximum number of messages in the queue.
+/// \param         type          data type of a single message element (for debugger).
+/// \note CAN BE CHANGED: The parameter to \b osMessageQDef shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#if defined (osObjectsExternal)  // object is external
+#define osMessageQDef(name, queue_sz, type) \
+extern const osMessageQDef_t os_messageQ_def_##name
+#else                            // define the object
+#if (osCMSIS < 0x20000U)
+#define osMessageQDef(name, queue_sz, type) \
+const osMessageQDef_t os_messageQ_def_##name = \
+{ (queue_sz), NULL }
+#else
+#define osMessageQDef(name, queue_sz, type) \
+const osMessageQDef_t os_messageQ_def_##name = \
+{ (queue_sz), { NULL, 0U, NULL, 0U, NULL, 0U } }
+#endif
+#endif
+ 
+/// \brief Access a Message Queue Definition.
+/// \param         name          name of the queue
+/// \note CAN BE CHANGED: The parameter to \b osMessageQ shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#define osMessageQ(name) \
+&os_messageQ_def_##name
+ 
+/// Create and Initialize a Message Queue object.
+/// \param[in]     queue_def     message queue definition referenced with \ref osMessageQ.
+/// \param[in]     thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
+/// \return message queue ID for reference by other functions or NULL in case of error.
+osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id);
+ 
+/// Put a Message to a Queue.
+/// \param[in]     queue_id      message queue ID obtained with \ref osMessageCreate.
+/// \param[in]     info          message information.
+/// \param[in]     millisec      \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out.
+/// \return status code that indicates the execution status of the function.
+osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec);
+ 
+/// Get a Message from a Queue or timeout if Queue is empty.
+/// \param[in]     queue_id      message queue ID obtained with \ref osMessageCreate.
+/// \param[in]     millisec      \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out.
+/// \return event information that includes status code.
+osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec);
+ 
+#endif  // Message Queue available
+ 
+ 
+//  ==== Mail Queue Management Functions ====
+ 
+#if (defined(osFeature_MailQ) && (osFeature_MailQ != 0))  // Mail Queue available
+ 
+/// \brief Create a Mail Queue Definition.
+/// \param         name          name of the queue.
+/// \param         queue_sz      maximum number of mails in the queue.
+/// \param         type          data type of a single mail element.
+/// \note CAN BE CHANGED: The parameter to \b osMailQDef shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#if defined (osObjectsExternal)  // object is external
+#define osMailQDef(name, queue_sz, type) \
+extern const osMailQDef_t os_mailQ_def_##name
+#else                            // define the object
+#if (osCMSIS < 0x20000U)
+#define osMailQDef(name, queue_sz, type) \
+const osMailQDef_t os_mailQ_def_##name = \
+{ (queue_sz), sizeof(type), NULL }
+#else
+#define osMailQDef(name, queue_sz, type) \
+static void *os_mail_p_##name[2]; \
+const osMailQDef_t os_mailQ_def_##name = \
+{ (queue_sz), sizeof(type), (&os_mail_p_##name), \
+  { NULL, 0U, NULL, 0U, NULL, 0U }, \
+  { NULL, 0U, NULL, 0U, NULL, 0U } }
+#endif
+#endif
+ 
+/// \brief Access a Mail Queue Definition.
+/// \param         name          name of the queue
+/// \note CAN BE CHANGED: The parameter to \b osMailQ shall be consistent but the
+///       macro body is implementation specific in every CMSIS-RTOS.
+#define osMailQ(name) \
+&os_mailQ_def_##name
+ 
+/// Create and Initialize a Mail Queue object.
+/// \param[in]     queue_def     mail queue definition referenced with \ref osMailQ.
+/// \param[in]     thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
+/// \return mail queue ID for reference by other functions or NULL in case of error.
+osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id);
+ 
+/// Allocate a memory block for mail from a mail memory pool.
+/// \param[in]     queue_id      mail queue ID obtained with \ref osMailCreate.
+/// \param[in]     millisec      \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out
+/// \return pointer to memory block that can be filled with mail or NULL in case of error.
+void *osMailAlloc (osMailQId queue_id, uint32_t millisec);
+ 
+/// Allocate a memory block for mail from a mail memory pool and set memory block to zero.
+/// \param[in]     queue_id      mail queue ID obtained with \ref osMailCreate.
+/// \param[in]     millisec      \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out
+/// \return pointer to memory block that can be filled with mail or NULL in case of error.
+void *osMailCAlloc (osMailQId queue_id, uint32_t millisec);
+ 
+/// Put a Mail into a Queue.
+/// \param[in]     queue_id      mail queue ID obtained with \ref osMailCreate.
+/// \param[in]     mail          pointer to memory with mail to put into a queue.
+/// \return status code that indicates the execution status of the function.
+osStatus osMailPut (osMailQId queue_id, const void *mail);
+ 
+/// Get a Mail from a Queue or timeout if Queue is empty.
+/// \param[in]     queue_id      mail queue ID obtained with \ref osMailCreate.
+/// \param[in]     millisec      \ref CMSIS_RTOS_TimeOutValue or 0 in case of no time-out.
+/// \return event information that includes status code.
+osEvent osMailGet (osMailQId queue_id, uint32_t millisec);
+ 
+/// Free a memory block by returning it to a mail memory pool.
+/// \param[in]     queue_id      mail queue ID obtained with \ref osMailCreate.
+/// \param[in]     mail          pointer to memory block that was obtained with \ref osMailGet.
+/// \return status code that indicates the execution status of the function.
+osStatus osMailFree (osMailQId queue_id, void *mail);
+ 
+#endif  // Mail Queue available
+ 
+ 
+#ifdef  __cplusplus
+}
+#endif
+ 
+#endif  // CMSIS_OS_H_
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Template/cmsis_os1.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Template/cmsis_os1.c
new file mode 100644
index 0000000..de1650c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/RTOS2/Template/cmsis_os1.c
@@ -0,0 +1,361 @@
+/*
+ * Copyright (c) 2013-2017 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ *
+ * ----------------------------------------------------------------------
+ *
+ * $Date:        10. January 2017
+ * $Revision:    V1.2
+ *
+ * Project:      CMSIS-RTOS API V1
+ * Title:        cmsis_os_v1.c V1 module file
+ *---------------------------------------------------------------------------*/
+
+#include <string.h>
+#include "cmsis_os.h"
+
+#if (osCMSIS >= 0x20000U)
+
+
+// Thread
+osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument) {
+
+  if (thread_def == NULL) {
+    return (osThreadId)NULL;
+  }
+  return osThreadNew((osThreadFunc_t)thread_def->pthread, argument, &thread_def->attr);
+}
+
+
+// Signals
+
+#define SignalMask ((1U<<osFeature_Signals)-1U)
+
+int32_t osSignalSet (osThreadId thread_id, int32_t signals) {
+  uint32_t flags;
+
+  flags = osThreadFlagsSet(thread_id, (uint32_t)signals);
+  if ((flags & 0x80000000U) != 0U) {
+    return ((int32_t)0x80000000U);
+  }
+  return ((int32_t)(flags & ~((uint32_t)signals)));
+}
+
+int32_t osSignalClear (osThreadId thread_id, int32_t signals) {
+  uint32_t flags;
+
+  if (thread_id != osThreadGetId()) {
+    return ((int32_t)0x80000000U);
+  }
+  flags = osThreadFlagsClear((uint32_t)signals);
+  if ((flags & 0x80000000U) != 0U) {
+    return ((int32_t)0x80000000U);
+  }
+  return ((int32_t)flags);
+}
+
+osEvent osSignalWait (int32_t signals, uint32_t millisec) {
+  osEvent  event;
+  uint32_t flags;
+
+  if (signals != 0) {
+    flags = osThreadFlagsWait((uint32_t)signals, osFlagsWaitAll, millisec);
+  } else {
+    flags = osThreadFlagsWait(SignalMask,        osFlagsWaitAny, millisec);
+  }
+  if ((flags > 0U) && (flags < 0x80000000U)) {
+    event.status = osEventSignal;
+    event.value.signals = (int32_t)flags;
+  } else {
+    switch ((int32_t)flags) {
+      case osErrorResource:
+        event.status = osOK;
+        break;
+      case osErrorTimeout:
+        event.status = osEventTimeout;
+        break;
+      case osErrorParameter:
+        event.status = osErrorValue;
+        break;
+      default:
+        event.status = (osStatus)flags;
+        break;
+    }
+  }
+  return event;
+}
+
+
+// Timer
+osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument) {
+
+  if (timer_def == NULL) {
+    return (osTimerId)NULL;
+  }
+  return osTimerNew((osTimerFunc_t)timer_def->ptimer, type, argument, &timer_def->attr);
+}
+
+
+// Mutex
+osMutexId osMutexCreate (const osMutexDef_t *mutex_def) {
+
+  if (mutex_def == NULL) {
+    return (osMutexId)NULL;
+  }
+  return osMutexNew(mutex_def);
+}
+
+
+// Semaphore
+
+#if (defined (osFeature_Semaphore) && (osFeature_Semaphore != 0U))
+
+osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count) {
+
+  if (semaphore_def == NULL) {
+    return (osSemaphoreId)NULL;
+  }
+  return osSemaphoreNew((uint32_t)count, (uint32_t)count, semaphore_def);
+}
+
+int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec) {
+  osStatus_t status;
+  uint32_t   count;
+
+  status = osSemaphoreAcquire(semaphore_id, millisec);
+  switch (status) {
+    case osOK:
+      count = osSemaphoreGetCount(semaphore_id);
+      return ((int32_t)count + 1);
+    case osErrorResource:
+    case osErrorTimeout:
+      return 0;
+    default:
+      break;
+  }
+  return -1;
+}
+
+#endif  // Semaphore
+
+
+// Memory Pool
+
+#if (defined(osFeature_Pool) && (osFeature_Pool != 0))
+
+osPoolId osPoolCreate (const osPoolDef_t *pool_def) {
+
+  if (pool_def == NULL) {
+    return (osPoolId)NULL;
+  }
+  return ((osPoolId)(osMemoryPoolNew(pool_def->pool_sz, pool_def->item_sz, &pool_def->attr)));
+}
+
+void *osPoolAlloc (osPoolId pool_id) {
+  return osMemoryPoolAlloc((osMemoryPoolId_t)pool_id, 0U);
+}
+
+void *osPoolCAlloc (osPoolId pool_id) {
+  void    *block;
+  uint32_t block_size;
+
+  block_size = osMemoryPoolGetBlockSize((osMemoryPoolId_t)pool_id);
+  if (block_size == 0U) {
+    return NULL;
+  }
+  block = osMemoryPoolAlloc((osMemoryPoolId_t)pool_id, 0U);
+  if (block != NULL) {
+    memset(block, 0, block_size);
+  }
+  return block;
+}
+
+osStatus osPoolFree (osPoolId pool_id, void *block) {
+  return osMemoryPoolFree((osMemoryPoolId_t)pool_id, block);
+}
+
+#endif  // Memory Pool
+
+
+// Message Queue
+
+#if (defined(osFeature_MessageQ) && (osFeature_MessageQ != 0))
+
+osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id) {
+  (void)thread_id;
+
+  if (queue_def == NULL) {
+    return (osMessageQId)NULL;
+  }
+  return ((osMessageQId)(osMessageQueueNew(queue_def->queue_sz, sizeof(uint32_t), &queue_def->attr)));
+}
+
+osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec) {
+  return osMessageQueuePut((osMessageQueueId_t)queue_id, &info, 0U, millisec);
+}
+
+osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec) {
+  osStatus_t status;
+  osEvent    event;
+  uint32_t   message;
+
+  status = osMessageQueueGet((osMessageQueueId_t)queue_id, &message, NULL, millisec);
+  switch (status) {
+    case osOK:
+      event.status = osEventMessage;
+      event.value.v = message;
+      break;
+    case osErrorResource:
+      event.status = osOK;
+      break;
+    case osErrorTimeout:
+      event.status = osEventTimeout;
+      break;
+    default:
+      event.status = status;
+      break;
+  }
+  return event;
+}
+
+#endif  // Message Queue
+
+
+// Mail Queue
+
+#if (defined(osFeature_MailQ) && (osFeature_MailQ != 0))
+
+typedef struct os_mail_queue_s {
+  osMemoryPoolId_t   mp_id;
+  osMessageQueueId_t mq_id;
+} os_mail_queue_t;
+
+osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id) {
+  os_mail_queue_t *ptr;
+  (void)thread_id;
+
+  if (queue_def == NULL) {
+    return (osMailQId)NULL;
+  }
+
+  ptr = queue_def->mail;
+  if (ptr == NULL) {
+    return (osMailQId)NULL;
+  }
+
+  ptr->mp_id = osMemoryPoolNew  (queue_def->queue_sz, queue_def->item_sz, &queue_def->mp_attr);
+  ptr->mq_id = osMessageQueueNew(queue_def->queue_sz, sizeof(void *), &queue_def->mq_attr);
+  if ((ptr->mp_id == (osMemoryPoolId_t)NULL) || (ptr->mq_id == (osMessageQueueId_t)NULL)) {
+    if (ptr->mp_id != (osMemoryPoolId_t)NULL) {
+      osMemoryPoolDelete(ptr->mp_id);
+    }
+    if (ptr->mq_id != (osMessageQueueId_t)NULL) {
+      osMessageQueueDelete(ptr->mq_id);
+    }
+    return (osMailQId)NULL;
+  }
+
+  return (osMailQId)ptr;
+}
+
+void *osMailAlloc (osMailQId queue_id, uint32_t millisec) {
+  os_mail_queue_t *ptr = (os_mail_queue_t *)queue_id;
+
+  if (ptr == NULL) {
+    return NULL;
+  }
+  return osMemoryPoolAlloc(ptr->mp_id, millisec);
+}
+
+void *osMailCAlloc (osMailQId queue_id, uint32_t millisec) {
+  os_mail_queue_t *ptr = (os_mail_queue_t *)queue_id;
+  void            *block;
+  uint32_t         block_size;
+
+  if (ptr == NULL) {
+    return NULL;
+  }
+  block_size = osMemoryPoolGetBlockSize(ptr->mp_id);
+  if (block_size == 0U) {
+    return NULL;
+  }
+  block = osMemoryPoolAlloc(ptr->mp_id, millisec);
+  if (block != NULL) {
+    memset(block, 0, block_size);
+  }
+
+  return block;
+
+}
+
+osStatus osMailPut (osMailQId queue_id, const void *mail) {
+  os_mail_queue_t *ptr = (os_mail_queue_t *)queue_id;
+
+  if (ptr == NULL) {
+    return osErrorParameter;
+  }
+  if (mail == NULL) {
+    return osErrorValue;
+  }
+  return osMessageQueuePut(ptr->mq_id, &mail, 0U, 0U);
+}
+
+osEvent osMailGet (osMailQId queue_id, uint32_t millisec) {
+  os_mail_queue_t *ptr = (os_mail_queue_t *)queue_id;
+  osStatus_t       status;
+  osEvent          event;
+  void            *mail;
+
+  if (ptr == NULL) {
+    event.status = osErrorParameter;
+    return event;
+  }
+
+  status = osMessageQueueGet(ptr->mq_id, &mail, NULL, millisec);
+  switch (status) {
+    case osOK:
+      event.status = osEventMail;
+      event.value.p = mail;
+      break;
+    case osErrorResource:
+      event.status = osOK;
+      break;
+    case osErrorTimeout:
+      event.status = osEventTimeout;
+      break;
+    default:
+      event.status = status;
+      break;
+  }
+  return event;
+}
+
+osStatus osMailFree (osMailQId queue_id, void *mail) {
+  os_mail_queue_t *ptr = (os_mail_queue_t *)queue_id;
+
+  if (ptr == NULL) {
+    return osErrorParameter;
+  }
+  if (mail == NULL) {
+    return osErrorValue;
+  }
+  return osMemoryPoolFree(ptr->mp_id, mail);
+}
+
+#endif  // Mail Queue
+
+
+#endif  // osCMSIS
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/docs/General/html/LICENSE.txt b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/docs/General/html/LICENSE.txt
new file mode 100644
index 0000000..8dada3e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/CMSIS/docs/General/html/LICENSE.txt
@@ -0,0 +1,201 @@
+                                 Apache License
+                           Version 2.0, January 2004
+                        http://www.apache.org/licenses/
+
+   TERMS AND CONDITIONS FOR USE, REPRODUCTION, AND DISTRIBUTION
+
+   1. Definitions.
+
+      "License" shall mean the terms and conditions for use, reproduction,
+      and distribution as defined by Sections 1 through 9 of this document.
+
+      "Licensor" shall mean the copyright owner or entity authorized by
+      the copyright owner that is granting the License.
+
+      "Legal Entity" shall mean the union of the acting entity and all
+      other entities that control, are controlled by, or are under common
+      control with that entity. For the purposes of this definition,
+      "control" means (i) the power, direct or indirect, to cause the
+      direction or management of such entity, whether by contract or
+      otherwise, or (ii) ownership of fifty percent (50%) or more of the
+      outstanding shares, or (iii) beneficial ownership of such entity.
+
+      "You" (or "Your") shall mean an individual or Legal Entity
+      exercising permissions granted by this License.
+
+      "Source" form shall mean the preferred form for making modifications,
+      including but not limited to software source code, documentation
+      source, and configuration files.
+
+      "Object" form shall mean any form resulting from mechanical
+      transformation or translation of a Source form, including but
+      not limited to compiled object code, generated documentation,
+      and conversions to other media types.
+
+      "Work" shall mean the work of authorship, whether in Source or
+      Object form, made available under the License, as indicated by a
+      copyright notice that is included in or attached to the work
+      (an example is provided in the Appendix below).
+
+      "Derivative Works" shall mean any work, whether in Source or Object
+      form, that is based on (or derived from) the Work and for which the
+      editorial revisions, annotations, elaborations, or other modifications
+      represent, as a whole, an original work of authorship. For the purposes
+      of this License, Derivative Works shall not include works that remain
+      separable from, or merely link (or bind by name) to the interfaces of,
+      the Work and Derivative Works thereof.
+
+      "Contribution" shall mean any work of authorship, including
+      the original version of the Work and any modifications or additions
+      to that Work or Derivative Works thereof, that is intentionally
+      submitted to Licensor for inclusion in the Work by the copyright owner
+      or by an individual or Legal Entity authorized to submit on behalf of
+      the copyright owner. For the purposes of this definition, "submitted"
+      means any form of electronic, verbal, or written communication sent
+      to the Licensor or its representatives, including but not limited to
+      communication on electronic mailing lists, source code control systems,
+      and issue tracking systems that are managed by, or on behalf of, the
+      Licensor for the purpose of discussing and improving the Work, but
+      excluding communication that is conspicuously marked or otherwise
+      designated in writing by the copyright owner as "Not a Contribution."
+
+      "Contributor" shall mean Licensor and any individual or Legal Entity
+      on behalf of whom a Contribution has been received by Licensor and
+      subsequently incorporated within the Work.
+
+   2. Grant of Copyright License. Subject to the terms and conditions of
+      this License, each Contributor hereby grants to You a perpetual,
+      worldwide, non-exclusive, no-charge, royalty-free, irrevocable
+      copyright license to reproduce, prepare Derivative Works of,
+      publicly display, publicly perform, sublicense, and distribute the
+      Work and such Derivative Works in Source or Object form.
+
+   3. Grant of Patent License. Subject to the terms and conditions of
+      this License, each Contributor hereby grants to You a perpetual,
+      worldwide, non-exclusive, no-charge, royalty-free, irrevocable
+      (except as stated in this section) patent license to make, have made,
+      use, offer to sell, sell, import, and otherwise transfer the Work,
+      where such license applies only to those patent claims licensable
+      by such Contributor that are necessarily infringed by their
+      Contribution(s) alone or by combination of their Contribution(s)
+      with the Work to which such Contribution(s) was submitted. If You
+      institute patent litigation against any entity (including a
+      cross-claim or counterclaim in a lawsuit) alleging that the Work
+      or a Contribution incorporated within the Work constitutes direct
+      or contributory patent infringement, then any patent licenses
+      granted to You under this License for that Work shall terminate
+      as of the date such litigation is filed.
+
+   4. Redistribution. You may reproduce and distribute copies of the
+      Work or Derivative Works thereof in any medium, with or without
+      modifications, and in Source or Object form, provided that You
+      meet the following conditions:
+
+      (a) You must give any other recipients of the Work or
+          Derivative Works a copy of this License; and
+
+      (b) You must cause any modified files to carry prominent notices
+          stating that You changed the files; and
+
+      (c) You must retain, in the Source form of any Derivative Works
+          that You distribute, all copyright, patent, trademark, and
+          attribution notices from the Source form of the Work,
+          excluding those notices that do not pertain to any part of
+          the Derivative Works; and
+
+      (d) If the Work includes a "NOTICE" text file as part of its
+          distribution, then any Derivative Works that You distribute must
+          include a readable copy of the attribution notices contained
+          within such NOTICE file, excluding those notices that do not
+          pertain to any part of the Derivative Works, in at least one
+          of the following places: within a NOTICE text file distributed
+          as part of the Derivative Works; within the Source form or
+          documentation, if provided along with the Derivative Works; or,
+          within a display generated by the Derivative Works, if and
+          wherever such third-party notices normally appear. The contents
+          of the NOTICE file are for informational purposes only and
+          do not modify the License. You may add Your own attribution
+          notices within Derivative Works that You distribute, alongside
+          or as an addendum to the NOTICE text from the Work, provided
+          that such additional attribution notices cannot be construed
+          as modifying the License.
+
+      You may add Your own copyright statement to Your modifications and
+      may provide additional or different license terms and conditions
+      for use, reproduction, or distribution of Your modifications, or
+      for any such Derivative Works as a whole, provided Your use,
+      reproduction, and distribution of the Work otherwise complies with
+      the conditions stated in this License.
+
+   5. Submission of Contributions. Unless You explicitly state otherwise,
+      any Contribution intentionally submitted for inclusion in the Work
+      by You to the Licensor shall be under the terms and conditions of
+      this License, without any additional terms or conditions.
+      Notwithstanding the above, nothing herein shall supersede or modify
+      the terms of any separate license agreement you may have executed
+      with Licensor regarding such Contributions.
+
+   6. Trademarks. This License does not grant permission to use the trade
+      names, trademarks, service marks, or product names of the Licensor,
+      except as required for reasonable and customary use in describing the
+      origin of the Work and reproducing the content of the NOTICE file.
+
+   7. Disclaimer of Warranty. Unless required by applicable law or
+      agreed to in writing, Licensor provides the Work (and each
+      Contributor provides its Contributions) on an "AS IS" BASIS,
+      WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
+      implied, including, without limitation, any warranties or conditions
+      of TITLE, NON-INFRINGEMENT, MERCHANTABILITY, or FITNESS FOR A
+      PARTICULAR PURPOSE. You are solely responsible for determining the
+      appropriateness of using or redistributing the Work and assume any
+      risks associated with Your exercise of permissions under this License.
+
+   8. Limitation of Liability. In no event and under no legal theory,
+      whether in tort (including negligence), contract, or otherwise,
+      unless required by applicable law (such as deliberate and grossly
+      negligent acts) or agreed to in writing, shall any Contributor be
+      liable to You for damages, including any direct, indirect, special,
+      incidental, or consequential damages of any character arising as a
+      result of this License or out of the use or inability to use the
+      Work (including but not limited to damages for loss of goodwill,
+      work stoppage, computer failure or malfunction, or any and all
+      other commercial damages or losses), even if such Contributor
+      has been advised of the possibility of such damages.
+
+   9. Accepting Warranty or Additional Liability. While redistributing
+      the Work or Derivative Works thereof, You may choose to offer,
+      and charge a fee for, acceptance of support, warranty, indemnity,
+      or other liability obligations and/or rights consistent with this
+      License. However, in accepting such obligations, You may act only
+      on Your own behalf and on Your sole responsibility, not on behalf
+      of any other Contributor, and only if You agree to indemnify,
+      defend, and hold each Contributor harmless for any liability
+      incurred by, or claims asserted against, such Contributor by reason
+      of your accepting any such warranty or additional liability.
+
+   END OF TERMS AND CONDITIONS
+
+   APPENDIX: How to apply the Apache License to your work.
+
+      To apply the Apache License to your work, attach the following
+      boilerplate notice, with the fields enclosed by brackets "{}"
+      replaced with your own identifying information. (Don't include
+      the brackets!)  The text should be enclosed in the appropriate
+      comment syntax for the file format. We also recommend that a
+      file or class name and description of purpose be included on the
+      same "printed page" as the copyright notice for easier
+      identification within third-party archives.
+
+   Copyright {yyyy} {name of copyright owner}
+
+   Licensed under the Apache License, Version 2.0 (the "License");
+   you may not use this file except in compliance with the License.
+   You may obtain a copy of the License at
+
+       http://www.apache.org/licenses/LICENSE-2.0
+
+   Unless required by applicable law or agreed to in writing, software
+   distributed under the License is distributed on an "AS IS" BASIS,
+   WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+   See the License for the specific language governing permissions and
+   limitations under the License.
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
new file mode 100644
index 0000000..5057a2d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
@@ -0,0 +1,3830 @@
+/**
+  ******************************************************************************
+  * @file    stm32_hal_legacy.h
+  * @author  MCD Application Team
+  * @brief   This file contains aliases definition for the STM32Cube HAL constants
+  *          macros and functions maintained for legacy purpose.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32_HAL_LEGACY
+#define STM32_HAL_LEGACY
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+
+/** @defgroup HAL_AES_Aliased_Defines HAL CRYP Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define AES_FLAG_RDERR                  CRYP_FLAG_RDERR
+#define AES_FLAG_WRERR                  CRYP_FLAG_WRERR
+#define AES_CLEARFLAG_CCF               CRYP_CLEARFLAG_CCF
+#define AES_CLEARFLAG_RDERR             CRYP_CLEARFLAG_RDERR
+#define AES_CLEARFLAG_WRERR             CRYP_CLEARFLAG_WRERR
+#if defined(STM32U5)
+#define CRYP_DATATYPE_32B               CRYP_NO_SWAP
+#define CRYP_DATATYPE_16B               CRYP_HALFWORD_SWAP
+#define CRYP_DATATYPE_8B                CRYP_BYTE_SWAP
+#define CRYP_DATATYPE_1B                CRYP_BIT_SWAP
+#define CRYP_CCF_CLEAR                  CRYP_CLEAR_CCF
+#define CRYP_ERR_CLEAR                  CRYP_CLEAR_RWEIF
+#endif /* STM32U5 */
+/**
+  * @}
+  */
+
+/** @defgroup HAL_ADC_Aliased_Defines HAL ADC Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define ADC_RESOLUTION12b               ADC_RESOLUTION_12B
+#define ADC_RESOLUTION10b               ADC_RESOLUTION_10B
+#define ADC_RESOLUTION8b                ADC_RESOLUTION_8B
+#define ADC_RESOLUTION6b                ADC_RESOLUTION_6B
+#define OVR_DATA_OVERWRITTEN            ADC_OVR_DATA_OVERWRITTEN
+#define OVR_DATA_PRESERVED              ADC_OVR_DATA_PRESERVED
+#define EOC_SINGLE_CONV                 ADC_EOC_SINGLE_CONV
+#define EOC_SEQ_CONV                    ADC_EOC_SEQ_CONV
+#define EOC_SINGLE_SEQ_CONV             ADC_EOC_SINGLE_SEQ_CONV
+#define REGULAR_GROUP                   ADC_REGULAR_GROUP
+#define INJECTED_GROUP                  ADC_INJECTED_GROUP
+#define REGULAR_INJECTED_GROUP          ADC_REGULAR_INJECTED_GROUP
+#define AWD_EVENT                       ADC_AWD_EVENT
+#define AWD1_EVENT                      ADC_AWD1_EVENT
+#define AWD2_EVENT                      ADC_AWD2_EVENT
+#define AWD3_EVENT                      ADC_AWD3_EVENT
+#define OVR_EVENT                       ADC_OVR_EVENT
+#define JQOVF_EVENT                     ADC_JQOVF_EVENT
+#define ALL_CHANNELS                    ADC_ALL_CHANNELS
+#define REGULAR_CHANNELS                ADC_REGULAR_CHANNELS
+#define INJECTED_CHANNELS               ADC_INJECTED_CHANNELS
+#define SYSCFG_FLAG_SENSOR_ADC          ADC_FLAG_SENSOR
+#define SYSCFG_FLAG_VREF_ADC            ADC_FLAG_VREFINT
+#define ADC_CLOCKPRESCALER_PCLK_DIV1    ADC_CLOCK_SYNC_PCLK_DIV1
+#define ADC_CLOCKPRESCALER_PCLK_DIV2    ADC_CLOCK_SYNC_PCLK_DIV2
+#define ADC_CLOCKPRESCALER_PCLK_DIV4    ADC_CLOCK_SYNC_PCLK_DIV4
+#define ADC_CLOCKPRESCALER_PCLK_DIV6    ADC_CLOCK_SYNC_PCLK_DIV6
+#define ADC_CLOCKPRESCALER_PCLK_DIV8    ADC_CLOCK_SYNC_PCLK_DIV8
+#define ADC_EXTERNALTRIG0_T6_TRGO       ADC_EXTERNALTRIGCONV_T6_TRGO
+#define ADC_EXTERNALTRIG1_T21_CC2       ADC_EXTERNALTRIGCONV_T21_CC2
+#define ADC_EXTERNALTRIG2_T2_TRGO       ADC_EXTERNALTRIGCONV_T2_TRGO
+#define ADC_EXTERNALTRIG3_T2_CC4        ADC_EXTERNALTRIGCONV_T2_CC4
+#define ADC_EXTERNALTRIG4_T22_TRGO      ADC_EXTERNALTRIGCONV_T22_TRGO
+#define ADC_EXTERNALTRIG7_EXT_IT11      ADC_EXTERNALTRIGCONV_EXT_IT11
+#define ADC_CLOCK_ASYNC                 ADC_CLOCK_ASYNC_DIV1
+#define ADC_EXTERNALTRIG_EDGE_NONE      ADC_EXTERNALTRIGCONVEDGE_NONE
+#define ADC_EXTERNALTRIG_EDGE_RISING    ADC_EXTERNALTRIGCONVEDGE_RISING
+#define ADC_EXTERNALTRIG_EDGE_FALLING   ADC_EXTERNALTRIGCONVEDGE_FALLING
+#define ADC_EXTERNALTRIG_EDGE_RISINGFALLING ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING
+#define ADC_SAMPLETIME_2CYCLE_5         ADC_SAMPLETIME_2CYCLES_5
+
+#define HAL_ADC_STATE_BUSY_REG          HAL_ADC_STATE_REG_BUSY
+#define HAL_ADC_STATE_BUSY_INJ          HAL_ADC_STATE_INJ_BUSY
+#define HAL_ADC_STATE_EOC_REG           HAL_ADC_STATE_REG_EOC
+#define HAL_ADC_STATE_EOC_INJ           HAL_ADC_STATE_INJ_EOC
+#define HAL_ADC_STATE_ERROR             HAL_ADC_STATE_ERROR_INTERNAL
+#define HAL_ADC_STATE_BUSY              HAL_ADC_STATE_BUSY_INTERNAL
+#define HAL_ADC_STATE_AWD               HAL_ADC_STATE_AWD1
+
+#if defined(STM32H7)
+#define ADC_CHANNEL_VBAT_DIV4           ADC_CHANNEL_VBAT
+#endif /* STM32H7 */
+/**
+  * @}
+  */
+
+/** @defgroup HAL_CEC_Aliased_Defines HAL CEC Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+#define __HAL_CEC_GET_IT __HAL_CEC_GET_FLAG
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_COMP_Aliased_Defines HAL COMP Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define COMP_WINDOWMODE_DISABLED       COMP_WINDOWMODE_DISABLE
+#define COMP_WINDOWMODE_ENABLED        COMP_WINDOWMODE_ENABLE
+#define COMP_EXTI_LINE_COMP1_EVENT     COMP_EXTI_LINE_COMP1
+#define COMP_EXTI_LINE_COMP2_EVENT     COMP_EXTI_LINE_COMP2
+#define COMP_EXTI_LINE_COMP3_EVENT     COMP_EXTI_LINE_COMP3
+#define COMP_EXTI_LINE_COMP4_EVENT     COMP_EXTI_LINE_COMP4
+#define COMP_EXTI_LINE_COMP5_EVENT     COMP_EXTI_LINE_COMP5
+#define COMP_EXTI_LINE_COMP6_EVENT     COMP_EXTI_LINE_COMP6
+#define COMP_EXTI_LINE_COMP7_EVENT     COMP_EXTI_LINE_COMP7
+#if defined(STM32L0)
+#define COMP_LPTIMCONNECTION_ENABLED   ((uint32_t)0x00000003U)    /*!< COMPX output generic naming: connected to LPTIM input 1 for COMP1, LPTIM input 2 for COMP2 */
+#endif
+#define COMP_OUTPUT_COMP6TIM2OCREFCLR  COMP_OUTPUT_COMP6_TIM2OCREFCLR
+#if defined(STM32F373xC) || defined(STM32F378xx)
+#define COMP_OUTPUT_TIM3IC1            COMP_OUTPUT_COMP1_TIM3IC1
+#define COMP_OUTPUT_TIM3OCREFCLR       COMP_OUTPUT_COMP1_TIM3OCREFCLR
+#endif /* STM32F373xC || STM32F378xx */
+
+#if defined(STM32L0) || defined(STM32L4)
+#define COMP_WINDOWMODE_ENABLE         COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON
+
+#define COMP_NONINVERTINGINPUT_IO1      COMP_INPUT_PLUS_IO1
+#define COMP_NONINVERTINGINPUT_IO2      COMP_INPUT_PLUS_IO2
+#define COMP_NONINVERTINGINPUT_IO3      COMP_INPUT_PLUS_IO3
+#define COMP_NONINVERTINGINPUT_IO4      COMP_INPUT_PLUS_IO4
+#define COMP_NONINVERTINGINPUT_IO5      COMP_INPUT_PLUS_IO5
+#define COMP_NONINVERTINGINPUT_IO6      COMP_INPUT_PLUS_IO6
+
+#define COMP_INVERTINGINPUT_1_4VREFINT  COMP_INPUT_MINUS_1_4VREFINT
+#define COMP_INVERTINGINPUT_1_2VREFINT  COMP_INPUT_MINUS_1_2VREFINT
+#define COMP_INVERTINGINPUT_3_4VREFINT  COMP_INPUT_MINUS_3_4VREFINT
+#define COMP_INVERTINGINPUT_VREFINT     COMP_INPUT_MINUS_VREFINT
+#define COMP_INVERTINGINPUT_DAC1_CH1    COMP_INPUT_MINUS_DAC1_CH1
+#define COMP_INVERTINGINPUT_DAC1_CH2    COMP_INPUT_MINUS_DAC1_CH2
+#define COMP_INVERTINGINPUT_DAC1        COMP_INPUT_MINUS_DAC1_CH1
+#define COMP_INVERTINGINPUT_DAC2        COMP_INPUT_MINUS_DAC1_CH2
+#define COMP_INVERTINGINPUT_IO1         COMP_INPUT_MINUS_IO1
+#if defined(STM32L0)
+/* Issue fixed on STM32L0 COMP driver: only 2 dedicated IO (IO1 and IO2),     */
+/* IO2 was wrongly assigned to IO shared with DAC and IO3 was corresponding   */
+/* to the second dedicated IO (only for COMP2).                               */
+#define COMP_INVERTINGINPUT_IO2         COMP_INPUT_MINUS_DAC1_CH2
+#define COMP_INVERTINGINPUT_IO3         COMP_INPUT_MINUS_IO2
+#else
+#define COMP_INVERTINGINPUT_IO2         COMP_INPUT_MINUS_IO2
+#define COMP_INVERTINGINPUT_IO3         COMP_INPUT_MINUS_IO3
+#endif
+#define COMP_INVERTINGINPUT_IO4         COMP_INPUT_MINUS_IO4
+#define COMP_INVERTINGINPUT_IO5         COMP_INPUT_MINUS_IO5
+
+#define COMP_OUTPUTLEVEL_LOW            COMP_OUTPUT_LEVEL_LOW
+#define COMP_OUTPUTLEVEL_HIGH           COMP_OUTPUT_LEVEL_HIGH
+
+/* Note: Literal "COMP_FLAG_LOCK" kept for legacy purpose.                    */
+/*       To check COMP lock state, use macro "__HAL_COMP_IS_LOCKED()".        */
+#if defined(COMP_CSR_LOCK)
+#define COMP_FLAG_LOCK                 COMP_CSR_LOCK
+#elif defined(COMP_CSR_COMP1LOCK)
+#define COMP_FLAG_LOCK                 COMP_CSR_COMP1LOCK
+#elif defined(COMP_CSR_COMPxLOCK)
+#define COMP_FLAG_LOCK                 COMP_CSR_COMPxLOCK
+#endif
+
+#if defined(STM32L4)
+#define COMP_BLANKINGSRCE_TIM1OC5        COMP_BLANKINGSRC_TIM1_OC5_COMP1
+#define COMP_BLANKINGSRCE_TIM2OC3        COMP_BLANKINGSRC_TIM2_OC3_COMP1
+#define COMP_BLANKINGSRCE_TIM3OC3        COMP_BLANKINGSRC_TIM3_OC3_COMP1
+#define COMP_BLANKINGSRCE_TIM3OC4        COMP_BLANKINGSRC_TIM3_OC4_COMP2
+#define COMP_BLANKINGSRCE_TIM8OC5        COMP_BLANKINGSRC_TIM8_OC5_COMP2
+#define COMP_BLANKINGSRCE_TIM15OC1       COMP_BLANKINGSRC_TIM15_OC1_COMP2
+#define COMP_BLANKINGSRCE_NONE           COMP_BLANKINGSRC_NONE
+#endif
+
+#if defined(STM32L0)
+#define COMP_MODE_HIGHSPEED              COMP_POWERMODE_MEDIUMSPEED
+#define COMP_MODE_LOWSPEED               COMP_POWERMODE_ULTRALOWPOWER
+#else
+#define COMP_MODE_HIGHSPEED              COMP_POWERMODE_HIGHSPEED
+#define COMP_MODE_MEDIUMSPEED            COMP_POWERMODE_MEDIUMSPEED
+#define COMP_MODE_LOWPOWER               COMP_POWERMODE_LOWPOWER
+#define COMP_MODE_ULTRALOWPOWER          COMP_POWERMODE_ULTRALOWPOWER
+#endif
+
+#endif
+/**
+  * @}
+  */
+
+/** @defgroup HAL_CORTEX_Aliased_Defines HAL CORTEX Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define __HAL_CORTEX_SYSTICKCLK_CONFIG HAL_SYSTICK_CLKSourceConfig
+/**
+  * @}
+  */
+
+/** @defgroup CRC_Aliases CRC API aliases
+  * @{
+  */
+#if defined(STM32WL) || defined(STM32WB) || defined(STM32L5) || defined(STM32L4)
+#else
+#define HAL_CRC_Input_Data_Reverse   HAL_CRCEx_Input_Data_Reverse    /*!< Aliased to HAL_CRCEx_Input_Data_Reverse for inter STM32 series compatibility  */
+#define HAL_CRC_Output_Data_Reverse  HAL_CRCEx_Output_Data_Reverse   /*!< Aliased to HAL_CRCEx_Output_Data_Reverse for inter STM32 series compatibility */
+#endif
+/**
+  * @}
+  */
+
+/** @defgroup HAL_CRC_Aliased_Defines HAL CRC Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+#define CRC_OUTPUTDATA_INVERSION_DISABLED    CRC_OUTPUTDATA_INVERSION_DISABLE
+#define CRC_OUTPUTDATA_INVERSION_ENABLED     CRC_OUTPUTDATA_INVERSION_ENABLE
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_DAC_Aliased_Defines HAL DAC Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+#define DAC1_CHANNEL_1                                  DAC_CHANNEL_1
+#define DAC1_CHANNEL_2                                  DAC_CHANNEL_2
+#define DAC2_CHANNEL_1                                  DAC_CHANNEL_1
+#define DAC_WAVE_NONE                                   0x00000000U
+#define DAC_WAVE_NOISE                                  DAC_CR_WAVE1_0
+#define DAC_WAVE_TRIANGLE                               DAC_CR_WAVE1_1
+#define DAC_WAVEGENERATION_NONE                         DAC_WAVE_NONE
+#define DAC_WAVEGENERATION_NOISE                        DAC_WAVE_NOISE
+#define DAC_WAVEGENERATION_TRIANGLE                     DAC_WAVE_TRIANGLE
+
+#if defined(STM32G4) || defined(STM32H7) || defined (STM32U5)
+#define DAC_CHIPCONNECT_DISABLE       DAC_CHIPCONNECT_EXTERNAL
+#define DAC_CHIPCONNECT_ENABLE        DAC_CHIPCONNECT_INTERNAL
+#endif
+
+#if defined(STM32L1) || defined(STM32L4) || defined(STM32G0) || defined(STM32L5) || defined(STM32H7) || defined(STM32F4) || defined(STM32G4)
+#define HAL_DAC_MSP_INIT_CB_ID       HAL_DAC_MSPINIT_CB_ID
+#define HAL_DAC_MSP_DEINIT_CB_ID     HAL_DAC_MSPDEINIT_CB_ID
+#endif
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_DMA_Aliased_Defines HAL DMA Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define HAL_REMAPDMA_ADC_DMA_CH2                DMA_REMAP_ADC_DMA_CH2
+#define HAL_REMAPDMA_USART1_TX_DMA_CH4          DMA_REMAP_USART1_TX_DMA_CH4
+#define HAL_REMAPDMA_USART1_RX_DMA_CH5          DMA_REMAP_USART1_RX_DMA_CH5
+#define HAL_REMAPDMA_TIM16_DMA_CH4              DMA_REMAP_TIM16_DMA_CH4
+#define HAL_REMAPDMA_TIM17_DMA_CH2              DMA_REMAP_TIM17_DMA_CH2
+#define HAL_REMAPDMA_USART3_DMA_CH32            DMA_REMAP_USART3_DMA_CH32
+#define HAL_REMAPDMA_TIM16_DMA_CH6              DMA_REMAP_TIM16_DMA_CH6
+#define HAL_REMAPDMA_TIM17_DMA_CH7              DMA_REMAP_TIM17_DMA_CH7
+#define HAL_REMAPDMA_SPI2_DMA_CH67              DMA_REMAP_SPI2_DMA_CH67
+#define HAL_REMAPDMA_USART2_DMA_CH67            DMA_REMAP_USART2_DMA_CH67
+#define HAL_REMAPDMA_I2C1_DMA_CH76              DMA_REMAP_I2C1_DMA_CH76
+#define HAL_REMAPDMA_TIM1_DMA_CH6               DMA_REMAP_TIM1_DMA_CH6
+#define HAL_REMAPDMA_TIM2_DMA_CH7               DMA_REMAP_TIM2_DMA_CH7
+#define HAL_REMAPDMA_TIM3_DMA_CH6               DMA_REMAP_TIM3_DMA_CH6
+
+#define IS_HAL_REMAPDMA                          IS_DMA_REMAP
+#define __HAL_REMAPDMA_CHANNEL_ENABLE            __HAL_DMA_REMAP_CHANNEL_ENABLE
+#define __HAL_REMAPDMA_CHANNEL_DISABLE           __HAL_DMA_REMAP_CHANNEL_DISABLE
+
+#if defined(STM32L4)
+
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI0            HAL_DMAMUX1_REQ_GEN_EXTI0
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI1            HAL_DMAMUX1_REQ_GEN_EXTI1
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI2            HAL_DMAMUX1_REQ_GEN_EXTI2
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI3            HAL_DMAMUX1_REQ_GEN_EXTI3
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI4            HAL_DMAMUX1_REQ_GEN_EXTI4
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI5            HAL_DMAMUX1_REQ_GEN_EXTI5
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI6            HAL_DMAMUX1_REQ_GEN_EXTI6
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI7            HAL_DMAMUX1_REQ_GEN_EXTI7
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI8            HAL_DMAMUX1_REQ_GEN_EXTI8
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI9            HAL_DMAMUX1_REQ_GEN_EXTI9
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI10           HAL_DMAMUX1_REQ_GEN_EXTI10
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI11           HAL_DMAMUX1_REQ_GEN_EXTI11
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI12           HAL_DMAMUX1_REQ_GEN_EXTI12
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI13           HAL_DMAMUX1_REQ_GEN_EXTI13
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI14           HAL_DMAMUX1_REQ_GEN_EXTI14
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI15           HAL_DMAMUX1_REQ_GEN_EXTI15
+#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT  HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT
+#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT  HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT
+#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT  HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT
+#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH3_EVT  HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH3_EVT
+#define HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT       HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT
+#define HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT       HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT
+#define HAL_DMAMUX1_REQUEST_GEN_DSI_TE           HAL_DMAMUX1_REQ_GEN_DSI_TE
+#define HAL_DMAMUX1_REQUEST_GEN_DSI_EOT          HAL_DMAMUX1_REQ_GEN_DSI_EOT
+#define HAL_DMAMUX1_REQUEST_GEN_DMA2D_EOT        HAL_DMAMUX1_REQ_GEN_DMA2D_EOT
+#define HAL_DMAMUX1_REQUEST_GEN_LTDC_IT          HAL_DMAMUX1_REQ_GEN_LTDC_IT
+
+#define HAL_DMAMUX_REQUEST_GEN_NO_EVENT          HAL_DMAMUX_REQ_GEN_NO_EVENT
+#define HAL_DMAMUX_REQUEST_GEN_RISING            HAL_DMAMUX_REQ_GEN_RISING
+#define HAL_DMAMUX_REQUEST_GEN_FALLING           HAL_DMAMUX_REQ_GEN_FALLING
+#define HAL_DMAMUX_REQUEST_GEN_RISING_FALLING    HAL_DMAMUX_REQ_GEN_RISING_FALLING
+
+#if defined(STM32L4R5xx) || defined(STM32L4R9xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
+#define DMA_REQUEST_DCMI_PSSI                    DMA_REQUEST_DCMI
+#endif
+
+#endif /* STM32L4 */
+
+#if defined(STM32G0)
+#define DMA_REQUEST_DAC1_CHANNEL1                DMA_REQUEST_DAC1_CH1
+#define DMA_REQUEST_DAC1_CHANNEL2                DMA_REQUEST_DAC1_CH2
+#define DMA_REQUEST_TIM16_TRIG_COM               DMA_REQUEST_TIM16_COM
+#define DMA_REQUEST_TIM17_TRIG_COM               DMA_REQUEST_TIM17_COM
+
+#define LL_DMAMUX_REQ_TIM16_TRIG_COM             LL_DMAMUX_REQ_TIM16_COM
+#define LL_DMAMUX_REQ_TIM17_TRIG_COM             LL_DMAMUX_REQ_TIM17_COM
+#endif
+
+#if defined(STM32H7)
+
+#define DMA_REQUEST_DAC1 DMA_REQUEST_DAC1_CH1
+#define DMA_REQUEST_DAC2 DMA_REQUEST_DAC1_CH2
+
+#define BDMA_REQUEST_LP_UART1_RX BDMA_REQUEST_LPUART1_RX
+#define BDMA_REQUEST_LP_UART1_TX BDMA_REQUEST_LPUART1_TX
+
+#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT    HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT
+#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT    HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT
+#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT    HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT
+#define HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT         HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT
+#define HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT         HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT
+#define HAL_DMAMUX1_REQUEST_GEN_LPTIM3_OUT         HAL_DMAMUX1_REQ_GEN_LPTIM3_OUT
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI0              HAL_DMAMUX1_REQ_GEN_EXTI0
+#define HAL_DMAMUX1_REQUEST_GEN_TIM12_TRGO         HAL_DMAMUX1_REQ_GEN_TIM12_TRGO
+
+#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH0_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT
+#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH1_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT
+#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH2_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT
+#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH3_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT
+#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH4_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT
+#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH5_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT
+#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH6_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT
+#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_WKUP    HAL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP
+#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_WKUP    HAL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP
+#define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM2_WKUP
+#define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_OUT         HAL_DMAMUX2_REQ_GEN_LPTIM2_OUT
+#define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM3_WKUP
+#define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_OUT         HAL_DMAMUX2_REQ_GEN_LPTIM3_OUT
+#define HAL_DMAMUX2_REQUEST_GEN_LPTIM4_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM4_WKUP
+#define HAL_DMAMUX2_REQUEST_GEN_LPTIM5_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM5_WKUP
+#define HAL_DMAMUX2_REQUEST_GEN_I2C4_WKUP          HAL_DMAMUX2_REQ_GEN_I2C4_WKUP
+#define HAL_DMAMUX2_REQUEST_GEN_SPI6_WKUP          HAL_DMAMUX2_REQ_GEN_SPI6_WKUP
+#define HAL_DMAMUX2_REQUEST_GEN_COMP1_OUT          HAL_DMAMUX2_REQ_GEN_COMP1_OUT
+#define HAL_DMAMUX2_REQUEST_GEN_COMP2_OUT          HAL_DMAMUX2_REQ_GEN_COMP2_OUT
+#define HAL_DMAMUX2_REQUEST_GEN_RTC_WKUP           HAL_DMAMUX2_REQ_GEN_RTC_WKUP
+#define HAL_DMAMUX2_REQUEST_GEN_EXTI0              HAL_DMAMUX2_REQ_GEN_EXTI0
+#define HAL_DMAMUX2_REQUEST_GEN_EXTI2              HAL_DMAMUX2_REQ_GEN_EXTI2
+#define HAL_DMAMUX2_REQUEST_GEN_I2C4_IT_EVT        HAL_DMAMUX2_REQ_GEN_I2C4_IT_EVT
+#define HAL_DMAMUX2_REQUEST_GEN_SPI6_IT            HAL_DMAMUX2_REQ_GEN_SPI6_IT
+#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_IT      HAL_DMAMUX2_REQ_GEN_LPUART1_TX_IT
+#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_IT      HAL_DMAMUX2_REQ_GEN_LPUART1_RX_IT
+#define HAL_DMAMUX2_REQUEST_GEN_ADC3_IT            HAL_DMAMUX2_REQ_GEN_ADC3_IT
+#define HAL_DMAMUX2_REQUEST_GEN_ADC3_AWD1_OUT      HAL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT
+#define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH0_IT        HAL_DMAMUX2_REQ_GEN_BDMA_CH0_IT
+#define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH1_IT        HAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT
+
+#define HAL_DMAMUX_REQUEST_GEN_NO_EVENT            HAL_DMAMUX_REQ_GEN_NO_EVENT
+#define HAL_DMAMUX_REQUEST_GEN_RISING              HAL_DMAMUX_REQ_GEN_RISING
+#define HAL_DMAMUX_REQUEST_GEN_FALLING             HAL_DMAMUX_REQ_GEN_FALLING
+#define HAL_DMAMUX_REQUEST_GEN_RISING_FALLING      HAL_DMAMUX_REQ_GEN_RISING_FALLING
+
+#define DFSDM_FILTER_EXT_TRIG_LPTIM1               DFSDM_FILTER_EXT_TRIG_LPTIM1_OUT
+#define DFSDM_FILTER_EXT_TRIG_LPTIM2               DFSDM_FILTER_EXT_TRIG_LPTIM2_OUT
+#define DFSDM_FILTER_EXT_TRIG_LPTIM3               DFSDM_FILTER_EXT_TRIG_LPTIM3_OUT
+
+#define DAC_TRIGGER_LP1_OUT                        DAC_TRIGGER_LPTIM1_OUT
+#define DAC_TRIGGER_LP2_OUT                        DAC_TRIGGER_LPTIM2_OUT
+
+#endif /* STM32H7 */
+/**
+  * @}
+  */
+
+/** @defgroup HAL_FLASH_Aliased_Defines HAL FLASH Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+#define TYPEPROGRAM_BYTE              FLASH_TYPEPROGRAM_BYTE
+#define TYPEPROGRAM_HALFWORD          FLASH_TYPEPROGRAM_HALFWORD
+#define TYPEPROGRAM_WORD              FLASH_TYPEPROGRAM_WORD
+#define TYPEPROGRAM_DOUBLEWORD        FLASH_TYPEPROGRAM_DOUBLEWORD
+#define TYPEERASE_SECTORS             FLASH_TYPEERASE_SECTORS
+#define TYPEERASE_PAGES               FLASH_TYPEERASE_PAGES
+#define TYPEERASE_PAGEERASE           FLASH_TYPEERASE_PAGES
+#define TYPEERASE_MASSERASE           FLASH_TYPEERASE_MASSERASE
+#define WRPSTATE_DISABLE              OB_WRPSTATE_DISABLE
+#define WRPSTATE_ENABLE               OB_WRPSTATE_ENABLE
+#define HAL_FLASH_TIMEOUT_VALUE       FLASH_TIMEOUT_VALUE
+#define OBEX_PCROP                    OPTIONBYTE_PCROP
+#define OBEX_BOOTCONFIG               OPTIONBYTE_BOOTCONFIG
+#define PCROPSTATE_DISABLE            OB_PCROP_STATE_DISABLE
+#define PCROPSTATE_ENABLE             OB_PCROP_STATE_ENABLE
+#define TYPEERASEDATA_BYTE            FLASH_TYPEERASEDATA_BYTE
+#define TYPEERASEDATA_HALFWORD        FLASH_TYPEERASEDATA_HALFWORD
+#define TYPEERASEDATA_WORD            FLASH_TYPEERASEDATA_WORD
+#define TYPEPROGRAMDATA_BYTE          FLASH_TYPEPROGRAMDATA_BYTE
+#define TYPEPROGRAMDATA_HALFWORD      FLASH_TYPEPROGRAMDATA_HALFWORD
+#define TYPEPROGRAMDATA_WORD          FLASH_TYPEPROGRAMDATA_WORD
+#define TYPEPROGRAMDATA_FASTBYTE      FLASH_TYPEPROGRAMDATA_FASTBYTE
+#define TYPEPROGRAMDATA_FASTHALFWORD  FLASH_TYPEPROGRAMDATA_FASTHALFWORD
+#define TYPEPROGRAMDATA_FASTWORD      FLASH_TYPEPROGRAMDATA_FASTWORD
+#define PAGESIZE                      FLASH_PAGE_SIZE
+#define TYPEPROGRAM_FASTBYTE          FLASH_TYPEPROGRAM_BYTE
+#define TYPEPROGRAM_FASTHALFWORD      FLASH_TYPEPROGRAM_HALFWORD
+#define TYPEPROGRAM_FASTWORD          FLASH_TYPEPROGRAM_WORD
+#define VOLTAGE_RANGE_1               FLASH_VOLTAGE_RANGE_1
+#define VOLTAGE_RANGE_2               FLASH_VOLTAGE_RANGE_2
+#define VOLTAGE_RANGE_3               FLASH_VOLTAGE_RANGE_3
+#define VOLTAGE_RANGE_4               FLASH_VOLTAGE_RANGE_4
+#define TYPEPROGRAM_FAST              FLASH_TYPEPROGRAM_FAST
+#define TYPEPROGRAM_FAST_AND_LAST     FLASH_TYPEPROGRAM_FAST_AND_LAST
+#define WRPAREA_BANK1_AREAA           OB_WRPAREA_BANK1_AREAA
+#define WRPAREA_BANK1_AREAB           OB_WRPAREA_BANK1_AREAB
+#define WRPAREA_BANK2_AREAA           OB_WRPAREA_BANK2_AREAA
+#define WRPAREA_BANK2_AREAB           OB_WRPAREA_BANK2_AREAB
+#define IWDG_STDBY_FREEZE             OB_IWDG_STDBY_FREEZE
+#define IWDG_STDBY_ACTIVE             OB_IWDG_STDBY_RUN
+#define IWDG_STOP_FREEZE              OB_IWDG_STOP_FREEZE
+#define IWDG_STOP_ACTIVE              OB_IWDG_STOP_RUN
+#define FLASH_ERROR_NONE              HAL_FLASH_ERROR_NONE
+#define FLASH_ERROR_RD                HAL_FLASH_ERROR_RD
+#define FLASH_ERROR_PG                HAL_FLASH_ERROR_PROG
+#define FLASH_ERROR_PGP               HAL_FLASH_ERROR_PGS
+#define FLASH_ERROR_WRP               HAL_FLASH_ERROR_WRP
+#define FLASH_ERROR_OPTV              HAL_FLASH_ERROR_OPTV
+#define FLASH_ERROR_OPTVUSR           HAL_FLASH_ERROR_OPTVUSR
+#define FLASH_ERROR_PROG              HAL_FLASH_ERROR_PROG
+#define FLASH_ERROR_OP                HAL_FLASH_ERROR_OPERATION
+#define FLASH_ERROR_PGA               HAL_FLASH_ERROR_PGA
+#define FLASH_ERROR_SIZE              HAL_FLASH_ERROR_SIZE
+#define FLASH_ERROR_SIZ               HAL_FLASH_ERROR_SIZE
+#define FLASH_ERROR_PGS               HAL_FLASH_ERROR_PGS
+#define FLASH_ERROR_MIS               HAL_FLASH_ERROR_MIS
+#define FLASH_ERROR_FAST              HAL_FLASH_ERROR_FAST
+#define FLASH_ERROR_FWWERR            HAL_FLASH_ERROR_FWWERR
+#define FLASH_ERROR_NOTZERO           HAL_FLASH_ERROR_NOTZERO
+#define FLASH_ERROR_OPERATION         HAL_FLASH_ERROR_OPERATION
+#define FLASH_ERROR_ERS               HAL_FLASH_ERROR_ERS
+#define OB_WDG_SW                     OB_IWDG_SW
+#define OB_WDG_HW                     OB_IWDG_HW
+#define OB_SDADC12_VDD_MONITOR_SET    OB_SDACD_VDD_MONITOR_SET
+#define OB_SDADC12_VDD_MONITOR_RESET  OB_SDACD_VDD_MONITOR_RESET
+#define OB_RAM_PARITY_CHECK_SET       OB_SRAM_PARITY_SET
+#define OB_RAM_PARITY_CHECK_RESET     OB_SRAM_PARITY_RESET
+#define IS_OB_SDADC12_VDD_MONITOR     IS_OB_SDACD_VDD_MONITOR
+#define OB_RDP_LEVEL0                 OB_RDP_LEVEL_0
+#define OB_RDP_LEVEL1                 OB_RDP_LEVEL_1
+#define OB_RDP_LEVEL2                 OB_RDP_LEVEL_2
+#if defined(STM32G0)
+#define OB_BOOT_LOCK_DISABLE          OB_BOOT_ENTRY_FORCED_NONE
+#define OB_BOOT_LOCK_ENABLE           OB_BOOT_ENTRY_FORCED_FLASH
+#else
+#define OB_BOOT_ENTRY_FORCED_NONE     OB_BOOT_LOCK_DISABLE
+#define OB_BOOT_ENTRY_FORCED_FLASH    OB_BOOT_LOCK_ENABLE
+#endif
+#if defined(STM32H7)
+#define FLASH_FLAG_SNECCE_BANK1RR     FLASH_FLAG_SNECCERR_BANK1
+#define FLASH_FLAG_DBECCE_BANK1RR     FLASH_FLAG_DBECCERR_BANK1
+#define FLASH_FLAG_STRBER_BANK1R      FLASH_FLAG_STRBERR_BANK1
+#define FLASH_FLAG_SNECCE_BANK2RR     FLASH_FLAG_SNECCERR_BANK2
+#define FLASH_FLAG_DBECCE_BANK2RR     FLASH_FLAG_DBECCERR_BANK2
+#define FLASH_FLAG_STRBER_BANK2R      FLASH_FLAG_STRBERR_BANK2
+#define FLASH_FLAG_WDW                FLASH_FLAG_WBNE
+#define OB_WRP_SECTOR_All             OB_WRP_SECTOR_ALL
+#endif /* STM32H7 */
+#if defined(STM32U5)
+#define OB_USER_nRST_STOP             OB_USER_NRST_STOP
+#define OB_USER_nRST_STDBY            OB_USER_NRST_STDBY
+#define OB_USER_nRST_SHDW             OB_USER_NRST_SHDW
+#define OB_USER_nSWBOOT0              OB_USER_NSWBOOT0
+#define OB_USER_nBOOT0                OB_USER_NBOOT0
+#define OB_nBOOT0_RESET               OB_NBOOT0_RESET
+#define OB_nBOOT0_SET                 OB_NBOOT0_SET
+#endif /* STM32U5 */
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_JPEG_Aliased_Macros HAL JPEG Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#if defined(STM32H7)
+#define __HAL_RCC_JPEG_CLK_ENABLE               __HAL_RCC_JPGDECEN_CLK_ENABLE
+#define __HAL_RCC_JPEG_CLK_DISABLE              __HAL_RCC_JPGDECEN_CLK_DISABLE
+#define __HAL_RCC_JPEG_FORCE_RESET              __HAL_RCC_JPGDECRST_FORCE_RESET
+#define __HAL_RCC_JPEG_RELEASE_RESET            __HAL_RCC_JPGDECRST_RELEASE_RESET
+#define __HAL_RCC_JPEG_CLK_SLEEP_ENABLE         __HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE
+#define __HAL_RCC_JPEG_CLK_SLEEP_DISABLE        __HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE
+#endif /* STM32H7 */
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_SYSCFG_Aliased_Defines HAL SYSCFG Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA9    I2C_FASTMODEPLUS_PA9
+#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA10   I2C_FASTMODEPLUS_PA10
+#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB6    I2C_FASTMODEPLUS_PB6
+#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB7    I2C_FASTMODEPLUS_PB7
+#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB8    I2C_FASTMODEPLUS_PB8
+#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB9    I2C_FASTMODEPLUS_PB9
+#define HAL_SYSCFG_FASTMODEPLUS_I2C1       I2C_FASTMODEPLUS_I2C1
+#define HAL_SYSCFG_FASTMODEPLUS_I2C2       I2C_FASTMODEPLUS_I2C2
+#define HAL_SYSCFG_FASTMODEPLUS_I2C3       I2C_FASTMODEPLUS_I2C3
+#if defined(STM32G4)
+
+#define HAL_SYSCFG_EnableIOAnalogSwitchBooster    HAL_SYSCFG_EnableIOSwitchBooster
+#define HAL_SYSCFG_DisableIOAnalogSwitchBooster   HAL_SYSCFG_DisableIOSwitchBooster
+#define HAL_SYSCFG_EnableIOAnalogSwitchVDD        HAL_SYSCFG_EnableIOSwitchVDD
+#define HAL_SYSCFG_DisableIOAnalogSwitchVDD       HAL_SYSCFG_DisableIOSwitchVDD
+#endif /* STM32G4 */
+
+/**
+  * @}
+  */
+
+
+/** @defgroup LL_FMC_Aliased_Defines LL FMC Aliased Defines maintained for compatibility purpose
+  * @{
+  */
+#if defined(STM32L4) || defined(STM32F7) || defined(STM32H7) || defined(STM32G4)
+#define FMC_NAND_PCC_WAIT_FEATURE_DISABLE       FMC_NAND_WAIT_FEATURE_DISABLE
+#define FMC_NAND_PCC_WAIT_FEATURE_ENABLE        FMC_NAND_WAIT_FEATURE_ENABLE
+#define FMC_NAND_PCC_MEM_BUS_WIDTH_8            FMC_NAND_MEM_BUS_WIDTH_8
+#define FMC_NAND_PCC_MEM_BUS_WIDTH_16           FMC_NAND_MEM_BUS_WIDTH_16
+#elif defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4)
+#define FMC_NAND_WAIT_FEATURE_DISABLE           FMC_NAND_PCC_WAIT_FEATURE_DISABLE
+#define FMC_NAND_WAIT_FEATURE_ENABLE            FMC_NAND_PCC_WAIT_FEATURE_ENABLE
+#define FMC_NAND_MEM_BUS_WIDTH_8                FMC_NAND_PCC_MEM_BUS_WIDTH_8
+#define FMC_NAND_MEM_BUS_WIDTH_16               FMC_NAND_PCC_MEM_BUS_WIDTH_16
+#endif
+/**
+  * @}
+  */
+
+/** @defgroup LL_FSMC_Aliased_Defines LL FSMC Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+#define FSMC_NORSRAM_TYPEDEF                      FSMC_NORSRAM_TypeDef
+#define FSMC_NORSRAM_EXTENDED_TYPEDEF             FSMC_NORSRAM_EXTENDED_TypeDef
+/**
+  * @}
+  */
+
+/** @defgroup HAL_GPIO_Aliased_Macros HAL GPIO Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define GET_GPIO_SOURCE                           GPIO_GET_INDEX
+#define GET_GPIO_INDEX                            GPIO_GET_INDEX
+
+#if defined(STM32F4)
+#define GPIO_AF12_SDMMC                           GPIO_AF12_SDIO
+#define GPIO_AF12_SDMMC1                          GPIO_AF12_SDIO
+#endif
+
+#if defined(STM32F7)
+#define GPIO_AF12_SDIO                            GPIO_AF12_SDMMC1
+#define GPIO_AF12_SDMMC                           GPIO_AF12_SDMMC1
+#endif
+
+#if defined(STM32L4)
+#define GPIO_AF12_SDIO                            GPIO_AF12_SDMMC1
+#define GPIO_AF12_SDMMC                           GPIO_AF12_SDMMC1
+#endif
+
+#if defined(STM32H7)
+#define GPIO_AF7_SDIO1                            GPIO_AF7_SDMMC1
+#define GPIO_AF8_SDIO1                            GPIO_AF8_SDMMC1
+#define GPIO_AF12_SDIO1                           GPIO_AF12_SDMMC1
+#define GPIO_AF9_SDIO2                            GPIO_AF9_SDMMC2
+#define GPIO_AF10_SDIO2                           GPIO_AF10_SDMMC2
+#define GPIO_AF11_SDIO2                           GPIO_AF11_SDMMC2
+
+#if defined (STM32H743xx) || defined (STM32H753xx)  || defined (STM32H750xx) || defined (STM32H742xx) || \
+    defined (STM32H745xx) || defined (STM32H755xx)  || defined (STM32H747xx) || defined (STM32H757xx)
+#define GPIO_AF10_OTG2_HS  GPIO_AF10_OTG2_FS
+#define GPIO_AF10_OTG1_FS  GPIO_AF10_OTG1_HS
+#define GPIO_AF12_OTG2_FS  GPIO_AF12_OTG1_FS
+#endif /*STM32H743xx || STM32H753xx || STM32H750xx || STM32H742xx || STM32H745xx || STM32H755xx || STM32H747xx || STM32H757xx */
+#endif /* STM32H7 */
+
+#define GPIO_AF0_LPTIM                            GPIO_AF0_LPTIM1
+#define GPIO_AF1_LPTIM                            GPIO_AF1_LPTIM1
+#define GPIO_AF2_LPTIM                            GPIO_AF2_LPTIM1
+
+#if defined(STM32L0) || defined(STM32L4) || defined(STM32F4) || defined(STM32F2) || defined(STM32F7) || defined(STM32G4) || defined(STM32H7) || defined(STM32WB)
+#define  GPIO_SPEED_LOW                           GPIO_SPEED_FREQ_LOW
+#define  GPIO_SPEED_MEDIUM                        GPIO_SPEED_FREQ_MEDIUM
+#define  GPIO_SPEED_FAST                          GPIO_SPEED_FREQ_HIGH
+#define  GPIO_SPEED_HIGH                          GPIO_SPEED_FREQ_VERY_HIGH
+#endif /* STM32L0 || STM32L4 || STM32F4 || STM32F2 || STM32F7 || STM32G4 || STM32H7 || STM32WB*/
+
+#if defined(STM32L1)
+#define  GPIO_SPEED_VERY_LOW    GPIO_SPEED_FREQ_LOW
+#define  GPIO_SPEED_LOW         GPIO_SPEED_FREQ_MEDIUM
+#define  GPIO_SPEED_MEDIUM      GPIO_SPEED_FREQ_HIGH
+#define  GPIO_SPEED_HIGH        GPIO_SPEED_FREQ_VERY_HIGH
+#endif /* STM32L1 */
+
+#if defined(STM32F0) || defined(STM32F3) || defined(STM32F1)
+#define  GPIO_SPEED_LOW    GPIO_SPEED_FREQ_LOW
+#define  GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM
+#define  GPIO_SPEED_HIGH   GPIO_SPEED_FREQ_HIGH
+#endif /* STM32F0 || STM32F3 || STM32F1 */
+
+#define GPIO_AF6_DFSDM                            GPIO_AF6_DFSDM1
+/**
+  * @}
+  */
+
+/** @defgroup HAL_HRTIM_Aliased_Macros HAL HRTIM Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define HRTIM_TIMDELAYEDPROTECTION_DISABLED           HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED
+#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6
+#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6
+#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6
+#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68     HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6
+#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7
+#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7
+#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7
+#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79     HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7
+
+#define __HAL_HRTIM_SetCounter        __HAL_HRTIM_SETCOUNTER
+#define __HAL_HRTIM_GetCounter        __HAL_HRTIM_GETCOUNTER
+#define __HAL_HRTIM_SetPeriod         __HAL_HRTIM_SETPERIOD
+#define __HAL_HRTIM_GetPeriod         __HAL_HRTIM_GETPERIOD
+#define __HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALER
+#define __HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALER
+#define __HAL_HRTIM_SetCompare        __HAL_HRTIM_SETCOMPARE
+#define __HAL_HRTIM_GetCompare        __HAL_HRTIM_GETCOMPARE
+
+#if defined(STM32G4)
+#define HAL_HRTIM_ExternalEventCounterConfig    HAL_HRTIM_ExtEventCounterConfig
+#define HAL_HRTIM_ExternalEventCounterEnable    HAL_HRTIM_ExtEventCounterEnable
+#define HAL_HRTIM_ExternalEventCounterDisable   HAL_HRTIM_ExtEventCounterDisable
+#define HAL_HRTIM_ExternalEventCounterReset     HAL_HRTIM_ExtEventCounterReset
+#define HRTIM_TIMEEVENT_A                       HRTIM_EVENTCOUNTER_A
+#define HRTIM_TIMEEVENT_B                       HRTIM_EVENTCOUNTER_B
+#define HRTIM_TIMEEVENTRESETMODE_UNCONDITIONAL  HRTIM_EVENTCOUNTER_RSTMODE_UNCONDITIONAL
+#define HRTIM_TIMEEVENTRESETMODE_CONDITIONAL    HRTIM_EVENTCOUNTER_RSTMODE_CONDITIONAL
+#endif /* STM32G4 */
+
+#if defined(STM32H7)
+#define HRTIM_OUTPUTSET_TIMAEV1_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTSET_TIMAEV2_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTSET_TIMAEV3_TIMCCMP2 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTSET_TIMAEV4_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTSET_TIMAEV5_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTSET_TIMAEV6_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTSET_TIMAEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTSET_TIMAEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTSET_TIMAEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9
+#define HRTIM_OUTPUTSET_TIMBEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTSET_TIMBEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTSET_TIMBEV3_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTSET_TIMBEV4_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTSET_TIMBEV5_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTSET_TIMBEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTSET_TIMBEV7_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTSET_TIMBEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTSET_TIMBEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9
+#define HRTIM_OUTPUTSET_TIMCEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTSET_TIMCEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTSET_TIMCEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTSET_TIMCEV4_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTSET_TIMCEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTSET_TIMCEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTSET_TIMCEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTSET_TIMCEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTSET_TIMCEV9_TIMFCMP2 HRTIM_OUTPUTSET_TIMEV_9
+#define HRTIM_OUTPUTSET_TIMDEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTSET_TIMDEV2_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTSET_TIMDEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTSET_TIMDEV4_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTSET_TIMDEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTSET_TIMDEV6_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTSET_TIMDEV7_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTSET_TIMDEV8_TIMFCMP1 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTSET_TIMDEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9
+#define HRTIM_OUTPUTSET_TIMEEV1_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTSET_TIMEEV2_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTSET_TIMEEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTSET_TIMEEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTSET_TIMEEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTSET_TIMEEV6_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTSET_TIMEEV7_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTSET_TIMEEV8_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTSET_TIMEEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9
+#define HRTIM_OUTPUTSET_TIMFEV1_TIMACMP3 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTSET_TIMFEV2_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTSET_TIMFEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTSET_TIMFEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTSET_TIMFEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTSET_TIMFEV6_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTSET_TIMFEV7_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTSET_TIMFEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTSET_TIMFEV9_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_9
+
+#define HRTIM_OUTPUTRESET_TIMAEV1_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTRESET_TIMAEV2_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTRESET_TIMAEV3_TIMCCMP2 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTRESET_TIMAEV4_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTRESET_TIMAEV5_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTRESET_TIMAEV6_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTRESET_TIMAEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTRESET_TIMAEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTRESET_TIMAEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9
+#define HRTIM_OUTPUTRESET_TIMBEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTRESET_TIMBEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTRESET_TIMBEV3_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTRESET_TIMBEV4_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTRESET_TIMBEV5_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTRESET_TIMBEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTRESET_TIMBEV7_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTRESET_TIMBEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTRESET_TIMBEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9
+#define HRTIM_OUTPUTRESET_TIMCEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTRESET_TIMCEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTRESET_TIMCEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTRESET_TIMCEV4_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTRESET_TIMCEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTRESET_TIMCEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTRESET_TIMCEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTRESET_TIMCEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTRESET_TIMCEV9_TIMFCMP2 HRTIM_OUTPUTSET_TIMEV_9
+#define HRTIM_OUTPUTRESET_TIMDEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTRESET_TIMDEV2_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTRESET_TIMDEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTRESET_TIMDEV4_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTRESET_TIMDEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTRESET_TIMDEV6_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTRESET_TIMDEV7_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTRESET_TIMDEV8_TIMFCMP1 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTRESET_TIMDEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9
+#define HRTIM_OUTPUTRESET_TIMEEV1_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTRESET_TIMEEV2_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTRESET_TIMEEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTRESET_TIMEEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTRESET_TIMEEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTRESET_TIMEEV6_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTRESET_TIMEEV7_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTRESET_TIMEEV8_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTRESET_TIMEEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9
+#define HRTIM_OUTPUTRESET_TIMFEV1_TIMACMP3 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTRESET_TIMFEV2_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTRESET_TIMFEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTRESET_TIMFEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTRESET_TIMFEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTRESET_TIMFEV6_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTRESET_TIMFEV7_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTRESET_TIMFEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTRESET_TIMFEV9_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_9
+#endif /* STM32H7 */
+
+#if defined(STM32F3)
+/** @brief Constants defining available sources associated to external events.
+  */
+#define HRTIM_EVENTSRC_1              (0x00000000U)
+#define HRTIM_EVENTSRC_2              (HRTIM_EECR1_EE1SRC_0)
+#define HRTIM_EVENTSRC_3              (HRTIM_EECR1_EE1SRC_1)
+#define HRTIM_EVENTSRC_4              (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0)
+
+/** @brief Constants defining the DLL calibration periods (in micro seconds)
+  */
+#define HRTIM_CALIBRATIONRATE_7300             0x00000000U
+#define HRTIM_CALIBRATIONRATE_910              (HRTIM_DLLCR_CALRTE_0)
+#define HRTIM_CALIBRATIONRATE_114              (HRTIM_DLLCR_CALRTE_1)
+#define HRTIM_CALIBRATIONRATE_14               (HRTIM_DLLCR_CALRTE_1 | HRTIM_DLLCR_CALRTE_0)
+
+#endif /* STM32F3 */
+/**
+  * @}
+  */
+
+/** @defgroup HAL_I2C_Aliased_Defines HAL I2C Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define I2C_DUALADDRESS_DISABLED                I2C_DUALADDRESS_DISABLE
+#define I2C_DUALADDRESS_ENABLED                 I2C_DUALADDRESS_ENABLE
+#define I2C_GENERALCALL_DISABLED                I2C_GENERALCALL_DISABLE
+#define I2C_GENERALCALL_ENABLED                 I2C_GENERALCALL_ENABLE
+#define I2C_NOSTRETCH_DISABLED                  I2C_NOSTRETCH_DISABLE
+#define I2C_NOSTRETCH_ENABLED                   I2C_NOSTRETCH_ENABLE
+#define I2C_ANALOGFILTER_ENABLED                I2C_ANALOGFILTER_ENABLE
+#define I2C_ANALOGFILTER_DISABLED               I2C_ANALOGFILTER_DISABLE
+#if defined(STM32F0) || defined(STM32F1) || defined(STM32F3) || defined(STM32G0) || defined(STM32L4) || defined(STM32L1) || defined(STM32F7)
+#define HAL_I2C_STATE_MEM_BUSY_TX               HAL_I2C_STATE_BUSY_TX
+#define HAL_I2C_STATE_MEM_BUSY_RX               HAL_I2C_STATE_BUSY_RX
+#define HAL_I2C_STATE_MASTER_BUSY_TX            HAL_I2C_STATE_BUSY_TX
+#define HAL_I2C_STATE_MASTER_BUSY_RX            HAL_I2C_STATE_BUSY_RX
+#define HAL_I2C_STATE_SLAVE_BUSY_TX             HAL_I2C_STATE_BUSY_TX
+#define HAL_I2C_STATE_SLAVE_BUSY_RX             HAL_I2C_STATE_BUSY_RX
+#endif
+/**
+  * @}
+  */
+
+/** @defgroup HAL_IRDA_Aliased_Defines HAL IRDA Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define IRDA_ONE_BIT_SAMPLE_DISABLED            IRDA_ONE_BIT_SAMPLE_DISABLE
+#define IRDA_ONE_BIT_SAMPLE_ENABLED             IRDA_ONE_BIT_SAMPLE_ENABLE
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_IWDG_Aliased_Defines HAL IWDG Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define KR_KEY_RELOAD                   IWDG_KEY_RELOAD
+#define KR_KEY_ENABLE                   IWDG_KEY_ENABLE
+#define KR_KEY_EWA                      IWDG_KEY_WRITE_ACCESS_ENABLE
+#define KR_KEY_DWA                      IWDG_KEY_WRITE_ACCESS_DISABLE
+/**
+  * @}
+  */
+
+/** @defgroup HAL_LPTIM_Aliased_Defines HAL LPTIM Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+#define LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION
+#define LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS     LPTIM_CLOCKSAMPLETIME_2TRANSITIONS
+#define LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS     LPTIM_CLOCKSAMPLETIME_4TRANSITIONS
+#define LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS     LPTIM_CLOCKSAMPLETIME_8TRANSITIONS
+
+#define LPTIM_CLOCKPOLARITY_RISINGEDGE          LPTIM_CLOCKPOLARITY_RISING
+#define LPTIM_CLOCKPOLARITY_FALLINGEDGE         LPTIM_CLOCKPOLARITY_FALLING
+#define LPTIM_CLOCKPOLARITY_BOTHEDGES           LPTIM_CLOCKPOLARITY_RISING_FALLING
+
+#define LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION  LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION
+#define LPTIM_TRIGSAMPLETIME_2TRANSISTIONS      LPTIM_TRIGSAMPLETIME_2TRANSITIONS
+#define LPTIM_TRIGSAMPLETIME_4TRANSISTIONS      LPTIM_TRIGSAMPLETIME_4TRANSITIONS
+#define LPTIM_TRIGSAMPLETIME_8TRANSISTIONS      LPTIM_TRIGSAMPLETIME_8TRANSITIONS
+
+/* The following 3 definition have also been present in a temporary version of lptim.h */
+/* They need to be renamed also to the right name, just in case */
+#define LPTIM_TRIGSAMPLETIME_2TRANSITION        LPTIM_TRIGSAMPLETIME_2TRANSITIONS
+#define LPTIM_TRIGSAMPLETIME_4TRANSITION        LPTIM_TRIGSAMPLETIME_4TRANSITIONS
+#define LPTIM_TRIGSAMPLETIME_8TRANSITION        LPTIM_TRIGSAMPLETIME_8TRANSITIONS
+
+#if defined(STM32U5)
+#define LPTIM_ISR_CC1        LPTIM_ISR_CC1IF
+#define LPTIM_ISR_CC2        LPTIM_ISR_CC2IF
+#endif /* STM32U5 */
+/**
+  * @}
+  */
+
+/** @defgroup HAL_NAND_Aliased_Defines HAL NAND Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define HAL_NAND_Read_Page              HAL_NAND_Read_Page_8b
+#define HAL_NAND_Write_Page             HAL_NAND_Write_Page_8b
+#define HAL_NAND_Read_SpareArea         HAL_NAND_Read_SpareArea_8b
+#define HAL_NAND_Write_SpareArea        HAL_NAND_Write_SpareArea_8b
+
+#define NAND_AddressTypedef             NAND_AddressTypeDef
+
+#define __ARRAY_ADDRESS                 ARRAY_ADDRESS
+#define __ADDR_1st_CYCLE                ADDR_1ST_CYCLE
+#define __ADDR_2nd_CYCLE                ADDR_2ND_CYCLE
+#define __ADDR_3rd_CYCLE                ADDR_3RD_CYCLE
+#define __ADDR_4th_CYCLE                ADDR_4TH_CYCLE
+/**
+  * @}
+  */
+
+/** @defgroup HAL_NOR_Aliased_Defines HAL NOR Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define NOR_StatusTypedef              HAL_NOR_StatusTypeDef
+#define NOR_SUCCESS                    HAL_NOR_STATUS_SUCCESS
+#define NOR_ONGOING                    HAL_NOR_STATUS_ONGOING
+#define NOR_ERROR                      HAL_NOR_STATUS_ERROR
+#define NOR_TIMEOUT                    HAL_NOR_STATUS_TIMEOUT
+
+#define __NOR_WRITE                    NOR_WRITE
+#define __NOR_ADDR_SHIFT               NOR_ADDR_SHIFT
+/**
+  * @}
+  */
+
+/** @defgroup HAL_OPAMP_Aliased_Defines HAL OPAMP Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+#define OPAMP_NONINVERTINGINPUT_VP0           OPAMP_NONINVERTINGINPUT_IO0
+#define OPAMP_NONINVERTINGINPUT_VP1           OPAMP_NONINVERTINGINPUT_IO1
+#define OPAMP_NONINVERTINGINPUT_VP2           OPAMP_NONINVERTINGINPUT_IO2
+#define OPAMP_NONINVERTINGINPUT_VP3           OPAMP_NONINVERTINGINPUT_IO3
+
+#define OPAMP_SEC_NONINVERTINGINPUT_VP0       OPAMP_SEC_NONINVERTINGINPUT_IO0
+#define OPAMP_SEC_NONINVERTINGINPUT_VP1       OPAMP_SEC_NONINVERTINGINPUT_IO1
+#define OPAMP_SEC_NONINVERTINGINPUT_VP2       OPAMP_SEC_NONINVERTINGINPUT_IO2
+#define OPAMP_SEC_NONINVERTINGINPUT_VP3       OPAMP_SEC_NONINVERTINGINPUT_IO3
+
+#define OPAMP_INVERTINGINPUT_VM0              OPAMP_INVERTINGINPUT_IO0
+#define OPAMP_INVERTINGINPUT_VM1              OPAMP_INVERTINGINPUT_IO1
+
+#define IOPAMP_INVERTINGINPUT_VM0             OPAMP_INVERTINGINPUT_IO0
+#define IOPAMP_INVERTINGINPUT_VM1             OPAMP_INVERTINGINPUT_IO1
+
+#define OPAMP_SEC_INVERTINGINPUT_VM0          OPAMP_SEC_INVERTINGINPUT_IO0
+#define OPAMP_SEC_INVERTINGINPUT_VM1          OPAMP_SEC_INVERTINGINPUT_IO1
+
+#define OPAMP_INVERTINGINPUT_VINM             OPAMP_SEC_INVERTINGINPUT_IO1
+
+#define OPAMP_PGACONNECT_NO                   OPAMP_PGA_CONNECT_INVERTINGINPUT_NO
+#define OPAMP_PGACONNECT_VM0                  OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0
+#define OPAMP_PGACONNECT_VM1                  OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1
+
+#if defined(STM32L1) || defined(STM32L4) || defined(STM32L5) || defined(STM32H7) || defined(STM32G4)
+#define HAL_OPAMP_MSP_INIT_CB_ID       HAL_OPAMP_MSPINIT_CB_ID
+#define HAL_OPAMP_MSP_DEINIT_CB_ID     HAL_OPAMP_MSPDEINIT_CB_ID
+#endif
+
+#if defined(STM32L4) || defined(STM32L5)
+#define OPAMP_POWERMODE_NORMAL                OPAMP_POWERMODE_NORMALPOWER
+#elif defined(STM32G4)
+#define OPAMP_POWERMODE_NORMAL                OPAMP_POWERMODE_NORMALSPEED
+#endif
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_I2S_Aliased_Defines HAL I2S Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define I2S_STANDARD_PHILLIPS      I2S_STANDARD_PHILIPS
+
+#if defined(STM32H7)
+#define I2S_IT_TXE               I2S_IT_TXP
+#define I2S_IT_RXNE              I2S_IT_RXP
+
+#define I2S_FLAG_TXE             I2S_FLAG_TXP
+#define I2S_FLAG_RXNE            I2S_FLAG_RXP
+#endif
+
+#if defined(STM32F7)
+#define I2S_CLOCK_SYSCLK           I2S_CLOCK_PLL
+#endif
+/**
+  * @}
+  */
+
+/** @defgroup HAL_PCCARD_Aliased_Defines HAL PCCARD Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+/* Compact Flash-ATA registers description */
+#define CF_DATA                       ATA_DATA
+#define CF_SECTOR_COUNT               ATA_SECTOR_COUNT
+#define CF_SECTOR_NUMBER              ATA_SECTOR_NUMBER
+#define CF_CYLINDER_LOW               ATA_CYLINDER_LOW
+#define CF_CYLINDER_HIGH              ATA_CYLINDER_HIGH
+#define CF_CARD_HEAD                  ATA_CARD_HEAD
+#define CF_STATUS_CMD                 ATA_STATUS_CMD
+#define CF_STATUS_CMD_ALTERNATE       ATA_STATUS_CMD_ALTERNATE
+#define CF_COMMON_DATA_AREA           ATA_COMMON_DATA_AREA
+
+/* Compact Flash-ATA commands */
+#define CF_READ_SECTOR_CMD            ATA_READ_SECTOR_CMD
+#define CF_WRITE_SECTOR_CMD           ATA_WRITE_SECTOR_CMD
+#define CF_ERASE_SECTOR_CMD           ATA_ERASE_SECTOR_CMD
+#define CF_IDENTIFY_CMD               ATA_IDENTIFY_CMD
+
+#define PCCARD_StatusTypedef          HAL_PCCARD_StatusTypeDef
+#define PCCARD_SUCCESS                HAL_PCCARD_STATUS_SUCCESS
+#define PCCARD_ONGOING                HAL_PCCARD_STATUS_ONGOING
+#define PCCARD_ERROR                  HAL_PCCARD_STATUS_ERROR
+#define PCCARD_TIMEOUT                HAL_PCCARD_STATUS_TIMEOUT
+/**
+  * @}
+  */
+
+/** @defgroup HAL_RTC_Aliased_Defines HAL RTC Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+#define FORMAT_BIN                  RTC_FORMAT_BIN
+#define FORMAT_BCD                  RTC_FORMAT_BCD
+
+#define RTC_ALARMSUBSECONDMASK_None     RTC_ALARMSUBSECONDMASK_NONE
+#define RTC_TAMPERERASEBACKUP_DISABLED  RTC_TAMPER_ERASE_BACKUP_DISABLE
+#define RTC_TAMPERMASK_FLAG_DISABLED    RTC_TAMPERMASK_FLAG_DISABLE
+#define RTC_TAMPERMASK_FLAG_ENABLED     RTC_TAMPERMASK_FLAG_ENABLE
+
+#define RTC_MASKTAMPERFLAG_DISABLED     RTC_TAMPERMASK_FLAG_DISABLE
+#define RTC_MASKTAMPERFLAG_ENABLED      RTC_TAMPERMASK_FLAG_ENABLE
+#define RTC_TAMPERERASEBACKUP_ENABLED   RTC_TAMPER_ERASE_BACKUP_ENABLE
+#define RTC_TAMPER1_2_INTERRUPT         RTC_ALL_TAMPER_INTERRUPT
+#define RTC_TAMPER1_2_3_INTERRUPT       RTC_ALL_TAMPER_INTERRUPT
+
+#define RTC_TIMESTAMPPIN_PC13  RTC_TIMESTAMPPIN_DEFAULT
+#define RTC_TIMESTAMPPIN_PA0 RTC_TIMESTAMPPIN_POS1
+#define RTC_TIMESTAMPPIN_PI8 RTC_TIMESTAMPPIN_POS1
+#define RTC_TIMESTAMPPIN_PC1   RTC_TIMESTAMPPIN_POS2
+
+#define RTC_OUTPUT_REMAP_PC13  RTC_OUTPUT_REMAP_NONE
+#define RTC_OUTPUT_REMAP_PB14  RTC_OUTPUT_REMAP_POS1
+#define RTC_OUTPUT_REMAP_PB2   RTC_OUTPUT_REMAP_POS1
+
+#define RTC_TAMPERPIN_PC13 RTC_TAMPERPIN_DEFAULT
+#define RTC_TAMPERPIN_PA0  RTC_TAMPERPIN_POS1
+#define RTC_TAMPERPIN_PI8  RTC_TAMPERPIN_POS1
+
+#if defined(STM32H7)
+#define RTC_TAMPCR_TAMPXE          RTC_TAMPER_X
+#define RTC_TAMPCR_TAMPXIE         RTC_TAMPER_X_INTERRUPT
+
+#define RTC_TAMPER1_INTERRUPT      RTC_IT_TAMP1
+#define RTC_TAMPER2_INTERRUPT      RTC_IT_TAMP2
+#define RTC_TAMPER3_INTERRUPT      RTC_IT_TAMP3
+#define RTC_ALL_TAMPER_INTERRUPT   RTC_IT_TAMPALL
+#endif /* STM32H7 */
+
+/**
+  * @}
+  */
+
+
+/** @defgroup HAL_SMARTCARD_Aliased_Defines HAL SMARTCARD Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define SMARTCARD_NACK_ENABLED                  SMARTCARD_NACK_ENABLE
+#define SMARTCARD_NACK_DISABLED                 SMARTCARD_NACK_DISABLE
+
+#define SMARTCARD_ONEBIT_SAMPLING_DISABLED      SMARTCARD_ONE_BIT_SAMPLE_DISABLE
+#define SMARTCARD_ONEBIT_SAMPLING_ENABLED       SMARTCARD_ONE_BIT_SAMPLE_ENABLE
+#define SMARTCARD_ONEBIT_SAMPLING_DISABLE       SMARTCARD_ONE_BIT_SAMPLE_DISABLE
+#define SMARTCARD_ONEBIT_SAMPLING_ENABLE        SMARTCARD_ONE_BIT_SAMPLE_ENABLE
+
+#define SMARTCARD_TIMEOUT_DISABLED              SMARTCARD_TIMEOUT_DISABLE
+#define SMARTCARD_TIMEOUT_ENABLED               SMARTCARD_TIMEOUT_ENABLE
+
+#define SMARTCARD_LASTBIT_DISABLED              SMARTCARD_LASTBIT_DISABLE
+#define SMARTCARD_LASTBIT_ENABLED               SMARTCARD_LASTBIT_ENABLE
+/**
+  * @}
+  */
+
+
+/** @defgroup HAL_SMBUS_Aliased_Defines HAL SMBUS Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define SMBUS_DUALADDRESS_DISABLED      SMBUS_DUALADDRESS_DISABLE
+#define SMBUS_DUALADDRESS_ENABLED       SMBUS_DUALADDRESS_ENABLE
+#define SMBUS_GENERALCALL_DISABLED      SMBUS_GENERALCALL_DISABLE
+#define SMBUS_GENERALCALL_ENABLED       SMBUS_GENERALCALL_ENABLE
+#define SMBUS_NOSTRETCH_DISABLED        SMBUS_NOSTRETCH_DISABLE
+#define SMBUS_NOSTRETCH_ENABLED         SMBUS_NOSTRETCH_ENABLE
+#define SMBUS_ANALOGFILTER_ENABLED      SMBUS_ANALOGFILTER_ENABLE
+#define SMBUS_ANALOGFILTER_DISABLED     SMBUS_ANALOGFILTER_DISABLE
+#define SMBUS_PEC_DISABLED              SMBUS_PEC_DISABLE
+#define SMBUS_PEC_ENABLED               SMBUS_PEC_ENABLE
+#define HAL_SMBUS_STATE_SLAVE_LISTEN    HAL_SMBUS_STATE_LISTEN
+/**
+  * @}
+  */
+
+/** @defgroup HAL_SPI_Aliased_Defines HAL SPI Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define SPI_TIMODE_DISABLED             SPI_TIMODE_DISABLE
+#define SPI_TIMODE_ENABLED              SPI_TIMODE_ENABLE
+
+#define SPI_CRCCALCULATION_DISABLED     SPI_CRCCALCULATION_DISABLE
+#define SPI_CRCCALCULATION_ENABLED      SPI_CRCCALCULATION_ENABLE
+
+#define SPI_NSS_PULSE_DISABLED          SPI_NSS_PULSE_DISABLE
+#define SPI_NSS_PULSE_ENABLED           SPI_NSS_PULSE_ENABLE
+
+#if defined(STM32H7)
+
+#define SPI_FLAG_TXE                    SPI_FLAG_TXP
+#define SPI_FLAG_RXNE                   SPI_FLAG_RXP
+
+#define SPI_IT_TXE                      SPI_IT_TXP
+#define SPI_IT_RXNE                     SPI_IT_RXP
+
+#define SPI_FRLVL_EMPTY                 SPI_RX_FIFO_0PACKET
+#define SPI_FRLVL_QUARTER_FULL          SPI_RX_FIFO_1PACKET
+#define SPI_FRLVL_HALF_FULL             SPI_RX_FIFO_2PACKET
+#define SPI_FRLVL_FULL                  SPI_RX_FIFO_3PACKET
+
+#endif /* STM32H7 */
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_TIM_Aliased_Defines HAL TIM Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define CCER_CCxE_MASK                   TIM_CCER_CCxE_MASK
+#define CCER_CCxNE_MASK                  TIM_CCER_CCxNE_MASK
+
+#define TIM_DMABase_CR1                  TIM_DMABASE_CR1
+#define TIM_DMABase_CR2                  TIM_DMABASE_CR2
+#define TIM_DMABase_SMCR                 TIM_DMABASE_SMCR
+#define TIM_DMABase_DIER                 TIM_DMABASE_DIER
+#define TIM_DMABase_SR                   TIM_DMABASE_SR
+#define TIM_DMABase_EGR                  TIM_DMABASE_EGR
+#define TIM_DMABase_CCMR1                TIM_DMABASE_CCMR1
+#define TIM_DMABase_CCMR2                TIM_DMABASE_CCMR2
+#define TIM_DMABase_CCER                 TIM_DMABASE_CCER
+#define TIM_DMABase_CNT                  TIM_DMABASE_CNT
+#define TIM_DMABase_PSC                  TIM_DMABASE_PSC
+#define TIM_DMABase_ARR                  TIM_DMABASE_ARR
+#define TIM_DMABase_RCR                  TIM_DMABASE_RCR
+#define TIM_DMABase_CCR1                 TIM_DMABASE_CCR1
+#define TIM_DMABase_CCR2                 TIM_DMABASE_CCR2
+#define TIM_DMABase_CCR3                 TIM_DMABASE_CCR3
+#define TIM_DMABase_CCR4                 TIM_DMABASE_CCR4
+#define TIM_DMABase_BDTR                 TIM_DMABASE_BDTR
+#define TIM_DMABase_DCR                  TIM_DMABASE_DCR
+#define TIM_DMABase_DMAR                 TIM_DMABASE_DMAR
+#define TIM_DMABase_OR1                  TIM_DMABASE_OR1
+#define TIM_DMABase_CCMR3                TIM_DMABASE_CCMR3
+#define TIM_DMABase_CCR5                 TIM_DMABASE_CCR5
+#define TIM_DMABase_CCR6                 TIM_DMABASE_CCR6
+#define TIM_DMABase_OR2                  TIM_DMABASE_OR2
+#define TIM_DMABase_OR3                  TIM_DMABASE_OR3
+#define TIM_DMABase_OR                   TIM_DMABASE_OR
+
+#define TIM_EventSource_Update           TIM_EVENTSOURCE_UPDATE
+#define TIM_EventSource_CC1              TIM_EVENTSOURCE_CC1
+#define TIM_EventSource_CC2              TIM_EVENTSOURCE_CC2
+#define TIM_EventSource_CC3              TIM_EVENTSOURCE_CC3
+#define TIM_EventSource_CC4              TIM_EVENTSOURCE_CC4
+#define TIM_EventSource_COM              TIM_EVENTSOURCE_COM
+#define TIM_EventSource_Trigger          TIM_EVENTSOURCE_TRIGGER
+#define TIM_EventSource_Break            TIM_EVENTSOURCE_BREAK
+#define TIM_EventSource_Break2           TIM_EVENTSOURCE_BREAK2
+
+#define TIM_DMABurstLength_1Transfer     TIM_DMABURSTLENGTH_1TRANSFER
+#define TIM_DMABurstLength_2Transfers    TIM_DMABURSTLENGTH_2TRANSFERS
+#define TIM_DMABurstLength_3Transfers    TIM_DMABURSTLENGTH_3TRANSFERS
+#define TIM_DMABurstLength_4Transfers    TIM_DMABURSTLENGTH_4TRANSFERS
+#define TIM_DMABurstLength_5Transfers    TIM_DMABURSTLENGTH_5TRANSFERS
+#define TIM_DMABurstLength_6Transfers    TIM_DMABURSTLENGTH_6TRANSFERS
+#define TIM_DMABurstLength_7Transfers    TIM_DMABURSTLENGTH_7TRANSFERS
+#define TIM_DMABurstLength_8Transfers    TIM_DMABURSTLENGTH_8TRANSFERS
+#define TIM_DMABurstLength_9Transfers    TIM_DMABURSTLENGTH_9TRANSFERS
+#define TIM_DMABurstLength_10Transfers   TIM_DMABURSTLENGTH_10TRANSFERS
+#define TIM_DMABurstLength_11Transfers   TIM_DMABURSTLENGTH_11TRANSFERS
+#define TIM_DMABurstLength_12Transfers   TIM_DMABURSTLENGTH_12TRANSFERS
+#define TIM_DMABurstLength_13Transfers   TIM_DMABURSTLENGTH_13TRANSFERS
+#define TIM_DMABurstLength_14Transfers   TIM_DMABURSTLENGTH_14TRANSFERS
+#define TIM_DMABurstLength_15Transfers   TIM_DMABURSTLENGTH_15TRANSFERS
+#define TIM_DMABurstLength_16Transfers   TIM_DMABURSTLENGTH_16TRANSFERS
+#define TIM_DMABurstLength_17Transfers   TIM_DMABURSTLENGTH_17TRANSFERS
+#define TIM_DMABurstLength_18Transfers   TIM_DMABURSTLENGTH_18TRANSFERS
+
+#if defined(STM32L0)
+#define TIM22_TI1_GPIO1   TIM22_TI1_GPIO
+#define TIM22_TI1_GPIO2   TIM22_TI1_GPIO
+#endif
+
+#if defined(STM32F3)
+#define IS_TIM_HALL_INTERFACE_INSTANCE   IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE
+#endif
+
+#if defined(STM32H7)
+#define TIM_TIM1_ETR_COMP1_OUT        TIM_TIM1_ETR_COMP1
+#define TIM_TIM1_ETR_COMP2_OUT        TIM_TIM1_ETR_COMP2
+#define TIM_TIM8_ETR_COMP1_OUT        TIM_TIM8_ETR_COMP1
+#define TIM_TIM8_ETR_COMP2_OUT        TIM_TIM8_ETR_COMP2
+#define TIM_TIM2_ETR_COMP1_OUT        TIM_TIM2_ETR_COMP1
+#define TIM_TIM2_ETR_COMP2_OUT        TIM_TIM2_ETR_COMP2
+#define TIM_TIM3_ETR_COMP1_OUT        TIM_TIM3_ETR_COMP1
+#define TIM_TIM1_TI1_COMP1_OUT        TIM_TIM1_TI1_COMP1
+#define TIM_TIM8_TI1_COMP2_OUT        TIM_TIM8_TI1_COMP2
+#define TIM_TIM2_TI4_COMP1_OUT        TIM_TIM2_TI4_COMP1
+#define TIM_TIM2_TI4_COMP2_OUT        TIM_TIM2_TI4_COMP2
+#define TIM_TIM2_TI4_COMP1COMP2_OUT   TIM_TIM2_TI4_COMP1_COMP2
+#define TIM_TIM3_TI1_COMP1_OUT        TIM_TIM3_TI1_COMP1
+#define TIM_TIM3_TI1_COMP2_OUT        TIM_TIM3_TI1_COMP2
+#define TIM_TIM3_TI1_COMP1COMP2_OUT   TIM_TIM3_TI1_COMP1_COMP2
+#endif
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_TSC_Aliased_Defines HAL TSC Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define TSC_SYNC_POL_FALL        TSC_SYNC_POLARITY_FALLING
+#define TSC_SYNC_POL_RISE_HIGH   TSC_SYNC_POLARITY_RISING
+/**
+  * @}
+  */
+
+/** @defgroup HAL_UART_Aliased_Defines HAL UART Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define UART_ONEBIT_SAMPLING_DISABLED   UART_ONE_BIT_SAMPLE_DISABLE
+#define UART_ONEBIT_SAMPLING_ENABLED    UART_ONE_BIT_SAMPLE_ENABLE
+#define UART_ONE_BIT_SAMPLE_DISABLED    UART_ONE_BIT_SAMPLE_DISABLE
+#define UART_ONE_BIT_SAMPLE_ENABLED     UART_ONE_BIT_SAMPLE_ENABLE
+
+#define __HAL_UART_ONEBIT_ENABLE        __HAL_UART_ONE_BIT_SAMPLE_ENABLE
+#define __HAL_UART_ONEBIT_DISABLE       __HAL_UART_ONE_BIT_SAMPLE_DISABLE
+
+#define __DIV_SAMPLING16                UART_DIV_SAMPLING16
+#define __DIVMANT_SAMPLING16            UART_DIVMANT_SAMPLING16
+#define __DIVFRAQ_SAMPLING16            UART_DIVFRAQ_SAMPLING16
+#define __UART_BRR_SAMPLING16           UART_BRR_SAMPLING16
+
+#define __DIV_SAMPLING8                 UART_DIV_SAMPLING8
+#define __DIVMANT_SAMPLING8             UART_DIVMANT_SAMPLING8
+#define __DIVFRAQ_SAMPLING8             UART_DIVFRAQ_SAMPLING8
+#define __UART_BRR_SAMPLING8            UART_BRR_SAMPLING8
+
+#define __DIV_LPUART                    UART_DIV_LPUART
+
+#define UART_WAKEUPMETHODE_IDLELINE     UART_WAKEUPMETHOD_IDLELINE
+#define UART_WAKEUPMETHODE_ADDRESSMARK  UART_WAKEUPMETHOD_ADDRESSMARK
+
+/**
+  * @}
+  */
+
+
+/** @defgroup HAL_USART_Aliased_Defines HAL USART Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+#define USART_CLOCK_DISABLED            USART_CLOCK_DISABLE
+#define USART_CLOCK_ENABLED             USART_CLOCK_ENABLE
+
+#define USARTNACK_ENABLED               USART_NACK_ENABLE
+#define USARTNACK_DISABLED              USART_NACK_DISABLE
+/**
+  * @}
+  */
+
+/** @defgroup HAL_WWDG_Aliased_Defines HAL WWDG Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define CFR_BASE                    WWDG_CFR_BASE
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_CAN_Aliased_Defines HAL CAN Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define CAN_FilterFIFO0             CAN_FILTER_FIFO0
+#define CAN_FilterFIFO1             CAN_FILTER_FIFO1
+#define CAN_IT_RQCP0                CAN_IT_TME
+#define CAN_IT_RQCP1                CAN_IT_TME
+#define CAN_IT_RQCP2                CAN_IT_TME
+#define INAK_TIMEOUT                CAN_TIMEOUT_VALUE
+#define SLAK_TIMEOUT                CAN_TIMEOUT_VALUE
+#define CAN_TXSTATUS_FAILED         ((uint8_t)0x00U)
+#define CAN_TXSTATUS_OK             ((uint8_t)0x01U)
+#define CAN_TXSTATUS_PENDING        ((uint8_t)0x02U)
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_ETH_Aliased_Defines HAL ETH Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+#define VLAN_TAG                ETH_VLAN_TAG
+#define MIN_ETH_PAYLOAD         ETH_MIN_ETH_PAYLOAD
+#define MAX_ETH_PAYLOAD         ETH_MAX_ETH_PAYLOAD
+#define JUMBO_FRAME_PAYLOAD     ETH_JUMBO_FRAME_PAYLOAD
+#define MACMIIAR_CR_MASK        ETH_MACMIIAR_CR_MASK
+#define MACCR_CLEAR_MASK        ETH_MACCR_CLEAR_MASK
+#define MACFCR_CLEAR_MASK       ETH_MACFCR_CLEAR_MASK
+#define DMAOMR_CLEAR_MASK       ETH_DMAOMR_CLEAR_MASK
+
+#define ETH_MMCCR              0x00000100U
+#define ETH_MMCRIR             0x00000104U
+#define ETH_MMCTIR             0x00000108U
+#define ETH_MMCRIMR            0x0000010CU
+#define ETH_MMCTIMR            0x00000110U
+#define ETH_MMCTGFSCCR         0x0000014CU
+#define ETH_MMCTGFMSCCR        0x00000150U
+#define ETH_MMCTGFCR           0x00000168U
+#define ETH_MMCRFCECR          0x00000194U
+#define ETH_MMCRFAECR          0x00000198U
+#define ETH_MMCRGUFCR          0x000001C4U
+
+#define ETH_MAC_TXFIFO_FULL                             0x02000000U  /* Tx FIFO full */
+#define ETH_MAC_TXFIFONOT_EMPTY                         0x01000000U  /* Tx FIFO not empty */
+#define ETH_MAC_TXFIFO_WRITE_ACTIVE                     0x00400000U  /* Tx FIFO write active */
+#define ETH_MAC_TXFIFO_IDLE                             0x00000000U  /* Tx FIFO read status: Idle */
+#define ETH_MAC_TXFIFO_READ                             0x00100000U  /* Tx FIFO read status: Read (transferring data to the MAC transmitter) */
+#define ETH_MAC_TXFIFO_WAITING                          0x00200000U  /* Tx FIFO read status: Waiting for TxStatus from MAC transmitter */
+#define ETH_MAC_TXFIFO_WRITING                          0x00300000U  /* Tx FIFO read status: Writing the received TxStatus or flushing the TxFIFO */
+#define ETH_MAC_TRANSMISSION_PAUSE                      0x00080000U  /* MAC transmitter in pause */
+#define ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE            0x00000000U  /* MAC transmit frame controller: Idle */
+#define ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING         0x00020000U  /* MAC transmit frame controller: Waiting for Status of previous frame or IFG/backoff period to be over */
+#define ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF   0x00040000U  /* MAC transmit frame controller: Generating and transmitting a Pause control frame (in full duplex mode) */
+#define ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING    0x00060000U  /* MAC transmit frame controller: Transferring input frame for transmission */
+#define ETH_MAC_MII_TRANSMIT_ACTIVE           0x00010000U  /* MAC MII transmit engine active */
+#define ETH_MAC_RXFIFO_EMPTY                  0x00000000U  /* Rx FIFO fill level: empty */
+#define ETH_MAC_RXFIFO_BELOW_THRESHOLD        0x00000100U  /* Rx FIFO fill level: fill-level below flow-control de-activate threshold */
+#define ETH_MAC_RXFIFO_ABOVE_THRESHOLD        0x00000200U  /* Rx FIFO fill level: fill-level above flow-control activate threshold */
+#define ETH_MAC_RXFIFO_FULL                   0x00000300U  /* Rx FIFO fill level: full */
+#if defined(STM32F1)
+#else
+#define ETH_MAC_READCONTROLLER_IDLE           0x00000000U  /* Rx FIFO read controller IDLE state */
+#define ETH_MAC_READCONTROLLER_READING_DATA   0x00000020U  /* Rx FIFO read controller Reading frame data */
+#define ETH_MAC_READCONTROLLER_READING_STATUS 0x00000040U  /* Rx FIFO read controller Reading frame status (or time-stamp) */
+#endif
+#define ETH_MAC_READCONTROLLER_FLUSHING       0x00000060U  /* Rx FIFO read controller Flushing the frame data and status */
+#define ETH_MAC_RXFIFO_WRITE_ACTIVE           0x00000010U  /* Rx FIFO write controller active */
+#define ETH_MAC_SMALL_FIFO_NOTACTIVE          0x00000000U  /* MAC small FIFO read / write controllers not active */
+#define ETH_MAC_SMALL_FIFO_READ_ACTIVE        0x00000002U  /* MAC small FIFO read controller active */
+#define ETH_MAC_SMALL_FIFO_WRITE_ACTIVE       0x00000004U  /* MAC small FIFO write controller active */
+#define ETH_MAC_SMALL_FIFO_RW_ACTIVE          0x00000006U  /* MAC small FIFO read / write controllers active */
+#define ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE   0x00000001U  /* MAC MII receive protocol engine active */
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_DCMI_Aliased_Defines HAL DCMI Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define HAL_DCMI_ERROR_OVF      HAL_DCMI_ERROR_OVR
+#define DCMI_IT_OVF             DCMI_IT_OVR
+#define DCMI_FLAG_OVFRI         DCMI_FLAG_OVRRI
+#define DCMI_FLAG_OVFMI         DCMI_FLAG_OVRMI
+
+#define HAL_DCMI_ConfigCROP     HAL_DCMI_ConfigCrop
+#define HAL_DCMI_EnableCROP     HAL_DCMI_EnableCrop
+#define HAL_DCMI_DisableCROP    HAL_DCMI_DisableCrop
+
+/**
+  * @}
+  */
+
+#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) \
+  || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx) \
+  || defined(STM32H7)
+/** @defgroup HAL_DMA2D_Aliased_Defines HAL DMA2D Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define DMA2D_ARGB8888          DMA2D_OUTPUT_ARGB8888
+#define DMA2D_RGB888            DMA2D_OUTPUT_RGB888
+#define DMA2D_RGB565            DMA2D_OUTPUT_RGB565
+#define DMA2D_ARGB1555          DMA2D_OUTPUT_ARGB1555
+#define DMA2D_ARGB4444          DMA2D_OUTPUT_ARGB4444
+
+#define CM_ARGB8888             DMA2D_INPUT_ARGB8888
+#define CM_RGB888               DMA2D_INPUT_RGB888
+#define CM_RGB565               DMA2D_INPUT_RGB565
+#define CM_ARGB1555             DMA2D_INPUT_ARGB1555
+#define CM_ARGB4444             DMA2D_INPUT_ARGB4444
+#define CM_L8                   DMA2D_INPUT_L8
+#define CM_AL44                 DMA2D_INPUT_AL44
+#define CM_AL88                 DMA2D_INPUT_AL88
+#define CM_L4                   DMA2D_INPUT_L4
+#define CM_A8                   DMA2D_INPUT_A8
+#define CM_A4                   DMA2D_INPUT_A4
+/**
+  * @}
+  */
+#endif  /* STM32L4 ||  STM32F7 ||  STM32F4 ||  STM32H7 */
+
+#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) \
+  || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx) \
+  || defined(STM32H7) || defined(STM32U5)
+/** @defgroup DMA2D_Aliases DMA2D API Aliases
+  * @{
+  */
+#define HAL_DMA2D_DisableCLUT       HAL_DMA2D_CLUTLoading_Abort    /*!< Aliased to HAL_DMA2D_CLUTLoading_Abort
+                                                                        for compatibility with legacy code */
+/**
+  * @}
+  */
+
+#endif  /* STM32L4 ||  STM32F7 ||  STM32F4 ||  STM32H7 || STM32U5 */
+
+/** @defgroup HAL_PPP_Aliased_Defines HAL PPP Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup HAL_CRYP_Aliased_Functions HAL CRYP Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#define HAL_CRYP_ComputationCpltCallback     HAL_CRYPEx_ComputationCpltCallback
+/**
+  * @}
+  */
+
+#if !defined(STM32F2)
+/** @defgroup HASH_alias HASH API alias
+  * @{
+  */
+#define HAL_HASHEx_IRQHandler   HAL_HASH_IRQHandler  /*!< Redirection for compatibility with legacy code */
+/**
+  *
+  * @}
+  */
+#endif /* STM32F2 */
+/** @defgroup HAL_HASH_Aliased_Functions HAL HASH Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#define HAL_HASH_STATETypeDef        HAL_HASH_StateTypeDef
+#define HAL_HASHPhaseTypeDef         HAL_HASH_PhaseTypeDef
+#define HAL_HMAC_MD5_Finish          HAL_HASH_MD5_Finish
+#define HAL_HMAC_SHA1_Finish         HAL_HASH_SHA1_Finish
+#define HAL_HMAC_SHA224_Finish       HAL_HASH_SHA224_Finish
+#define HAL_HMAC_SHA256_Finish       HAL_HASH_SHA256_Finish
+
+/*HASH Algorithm Selection*/
+
+#define HASH_AlgoSelection_SHA1      HASH_ALGOSELECTION_SHA1
+#define HASH_AlgoSelection_SHA224    HASH_ALGOSELECTION_SHA224
+#define HASH_AlgoSelection_SHA256    HASH_ALGOSELECTION_SHA256
+#define HASH_AlgoSelection_MD5       HASH_ALGOSELECTION_MD5
+
+#define HASH_AlgoMode_HASH         HASH_ALGOMODE_HASH
+#define HASH_AlgoMode_HMAC         HASH_ALGOMODE_HMAC
+
+#define HASH_HMACKeyType_ShortKey  HASH_HMAC_KEYTYPE_SHORTKEY
+#define HASH_HMACKeyType_LongKey   HASH_HMAC_KEYTYPE_LONGKEY
+
+#if defined(STM32L4) || defined(STM32L5) || defined(STM32F2) || defined(STM32F4) || defined(STM32F7) || defined(STM32H7)
+
+#define HAL_HASH_MD5_Accumulate                HAL_HASH_MD5_Accmlt
+#define HAL_HASH_MD5_Accumulate_End            HAL_HASH_MD5_Accmlt_End
+#define HAL_HASH_MD5_Accumulate_IT             HAL_HASH_MD5_Accmlt_IT
+#define HAL_HASH_MD5_Accumulate_End_IT         HAL_HASH_MD5_Accmlt_End_IT
+
+#define HAL_HASH_SHA1_Accumulate               HAL_HASH_SHA1_Accmlt
+#define HAL_HASH_SHA1_Accumulate_End           HAL_HASH_SHA1_Accmlt_End
+#define HAL_HASH_SHA1_Accumulate_IT            HAL_HASH_SHA1_Accmlt_IT
+#define HAL_HASH_SHA1_Accumulate_End_IT        HAL_HASH_SHA1_Accmlt_End_IT
+
+#define HAL_HASHEx_SHA224_Accumulate           HAL_HASHEx_SHA224_Accmlt
+#define HAL_HASHEx_SHA224_Accumulate_End       HAL_HASHEx_SHA224_Accmlt_End
+#define HAL_HASHEx_SHA224_Accumulate_IT        HAL_HASHEx_SHA224_Accmlt_IT
+#define HAL_HASHEx_SHA224_Accumulate_End_IT    HAL_HASHEx_SHA224_Accmlt_End_IT
+
+#define HAL_HASHEx_SHA256_Accumulate           HAL_HASHEx_SHA256_Accmlt
+#define HAL_HASHEx_SHA256_Accumulate_End       HAL_HASHEx_SHA256_Accmlt_End
+#define HAL_HASHEx_SHA256_Accumulate_IT        HAL_HASHEx_SHA256_Accmlt_IT
+#define HAL_HASHEx_SHA256_Accumulate_End_IT    HAL_HASHEx_SHA256_Accmlt_End_IT
+
+#endif  /* STM32L4 || STM32L5 || STM32F2 || STM32F4 || STM32F7 || STM32H7 */
+/**
+  * @}
+  */
+
+/** @defgroup HAL_Aliased_Functions HAL Generic Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#define HAL_EnableDBGSleepMode HAL_DBGMCU_EnableDBGSleepMode
+#define HAL_DisableDBGSleepMode HAL_DBGMCU_DisableDBGSleepMode
+#define HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopMode
+#define HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopMode
+#define HAL_EnableDBGStandbyMode HAL_DBGMCU_EnableDBGStandbyMode
+#define HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode
+#define HAL_DBG_LowPowerConfig(Periph, cmd) (((cmd\
+                                              )==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph))
+#define HAL_VREFINT_OutputSelect  HAL_SYSCFG_VREFINT_OutputSelect
+#define HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT())
+#if defined(STM32L0)
+#else
+#define HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT())
+#endif
+#define HAL_ADC_EnableBuffer_Cmd(cmd)  (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_DisableVREFINT())
+#define HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd\
+                                              )==ENABLE) ?  HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor())
+#if defined(STM32H7A3xx) || defined(STM32H7B3xx) || defined(STM32H7B0xx) || defined(STM32H7A3xxQ) || defined(STM32H7B3xxQ) || defined(STM32H7B0xxQ)
+#define HAL_EnableSRDomainDBGStopMode      HAL_EnableDomain3DBGStopMode
+#define HAL_DisableSRDomainDBGStopMode     HAL_DisableDomain3DBGStopMode
+#define HAL_EnableSRDomainDBGStandbyMode   HAL_EnableDomain3DBGStandbyMode
+#define HAL_DisableSRDomainDBGStandbyMode  HAL_DisableDomain3DBGStandbyMode
+#endif /* STM32H7A3xx || STM32H7B3xx || STM32H7B0xx || STM32H7A3xxQ || STM32H7B3xxQ  || STM32H7B0xxQ */
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_FLASH_Aliased_Functions HAL FLASH Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#define FLASH_HalfPageProgram      HAL_FLASHEx_HalfPageProgram
+#define FLASH_EnableRunPowerDown   HAL_FLASHEx_EnableRunPowerDown
+#define FLASH_DisableRunPowerDown  HAL_FLASHEx_DisableRunPowerDown
+#define HAL_DATA_EEPROMEx_Unlock   HAL_FLASHEx_DATAEEPROM_Unlock
+#define HAL_DATA_EEPROMEx_Lock     HAL_FLASHEx_DATAEEPROM_Lock
+#define HAL_DATA_EEPROMEx_Erase    HAL_FLASHEx_DATAEEPROM_Erase
+#define HAL_DATA_EEPROMEx_Program  HAL_FLASHEx_DATAEEPROM_Program
+
+/**
+  * @}
+ */
+
+/** @defgroup HAL_I2C_Aliased_Functions HAL I2C Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#define HAL_I2CEx_AnalogFilter_Config         HAL_I2CEx_ConfigAnalogFilter
+#define HAL_I2CEx_DigitalFilter_Config        HAL_I2CEx_ConfigDigitalFilter
+#define HAL_FMPI2CEx_AnalogFilter_Config      HAL_FMPI2CEx_ConfigAnalogFilter
+#define HAL_FMPI2CEx_DigitalFilter_Config     HAL_FMPI2CEx_ConfigDigitalFilter
+
+#define HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus, cmd) (((cmd\
+                                                                 )==ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus))
+
+#if defined(STM32H7) || defined(STM32WB) || defined(STM32G0) || defined(STM32F0) || defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4) || defined(STM32L5) || defined(STM32G4) || defined(STM32L1)
+#define HAL_I2C_Master_Sequential_Transmit_IT  HAL_I2C_Master_Seq_Transmit_IT
+#define HAL_I2C_Master_Sequential_Receive_IT   HAL_I2C_Master_Seq_Receive_IT
+#define HAL_I2C_Slave_Sequential_Transmit_IT   HAL_I2C_Slave_Seq_Transmit_IT
+#define HAL_I2C_Slave_Sequential_Receive_IT    HAL_I2C_Slave_Seq_Receive_IT
+#endif /* STM32H7 || STM32WB  || STM32G0 || STM32F0 || STM32F1 || STM32F2 || STM32F3 || STM32F4 || STM32F7 || STM32L0 || STM32L4 || STM32L5 || STM32G4 || STM32L1 */
+#if defined(STM32H7) || defined(STM32WB) || defined(STM32G0) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4) || defined(STM32L5) || defined(STM32G4)|| defined(STM32L1)
+#define HAL_I2C_Master_Sequential_Transmit_DMA HAL_I2C_Master_Seq_Transmit_DMA
+#define HAL_I2C_Master_Sequential_Receive_DMA  HAL_I2C_Master_Seq_Receive_DMA
+#define HAL_I2C_Slave_Sequential_Transmit_DMA  HAL_I2C_Slave_Seq_Transmit_DMA
+#define HAL_I2C_Slave_Sequential_Receive_DMA   HAL_I2C_Slave_Seq_Receive_DMA
+#endif /* STM32H7 || STM32WB  || STM32G0 || STM32F4 || STM32F7 || STM32L0 || STM32L4 || STM32L5 || STM32G4 || STM32L1 */
+
+#if defined(STM32F4)
+#define HAL_FMPI2C_Master_Sequential_Transmit_IT  HAL_FMPI2C_Master_Seq_Transmit_IT
+#define HAL_FMPI2C_Master_Sequential_Receive_IT   HAL_FMPI2C_Master_Seq_Receive_IT
+#define HAL_FMPI2C_Slave_Sequential_Transmit_IT   HAL_FMPI2C_Slave_Seq_Transmit_IT
+#define HAL_FMPI2C_Slave_Sequential_Receive_IT    HAL_FMPI2C_Slave_Seq_Receive_IT
+#define HAL_FMPI2C_Master_Sequential_Transmit_DMA HAL_FMPI2C_Master_Seq_Transmit_DMA
+#define HAL_FMPI2C_Master_Sequential_Receive_DMA  HAL_FMPI2C_Master_Seq_Receive_DMA
+#define HAL_FMPI2C_Slave_Sequential_Transmit_DMA  HAL_FMPI2C_Slave_Seq_Transmit_DMA
+#define HAL_FMPI2C_Slave_Sequential_Receive_DMA   HAL_FMPI2C_Slave_Seq_Receive_DMA
+#endif /* STM32F4 */
+/**
+  * @}
+ */
+
+/** @defgroup HAL_PWR_Aliased HAL PWR Aliased maintained for legacy purpose
+  * @{
+  */
+
+#if defined(STM32G0)
+#define HAL_PWR_ConfigPVD                             HAL_PWREx_ConfigPVD
+#define HAL_PWR_EnablePVD                             HAL_PWREx_EnablePVD
+#define HAL_PWR_DisablePVD                            HAL_PWREx_DisablePVD
+#define HAL_PWR_PVD_IRQHandler                        HAL_PWREx_PVD_IRQHandler
+#endif
+#define HAL_PWR_PVDConfig                             HAL_PWR_ConfigPVD
+#define HAL_PWR_DisableBkUpReg                        HAL_PWREx_DisableBkUpReg
+#define HAL_PWR_DisableFlashPowerDown                 HAL_PWREx_DisableFlashPowerDown
+#define HAL_PWR_DisableVddio2Monitor                  HAL_PWREx_DisableVddio2Monitor
+#define HAL_PWR_EnableBkUpReg                         HAL_PWREx_EnableBkUpReg
+#define HAL_PWR_EnableFlashPowerDown                  HAL_PWREx_EnableFlashPowerDown
+#define HAL_PWR_EnableVddio2Monitor                   HAL_PWREx_EnableVddio2Monitor
+#define HAL_PWR_PVD_PVM_IRQHandler                    HAL_PWREx_PVD_PVM_IRQHandler
+#define HAL_PWR_PVDLevelConfig                        HAL_PWR_ConfigPVD
+#define HAL_PWR_Vddio2Monitor_IRQHandler              HAL_PWREx_Vddio2Monitor_IRQHandler
+#define HAL_PWR_Vddio2MonitorCallback                 HAL_PWREx_Vddio2MonitorCallback
+#define HAL_PWREx_ActivateOverDrive                   HAL_PWREx_EnableOverDrive
+#define HAL_PWREx_DeactivateOverDrive                 HAL_PWREx_DisableOverDrive
+#define HAL_PWREx_DisableSDADCAnalog                  HAL_PWREx_DisableSDADC
+#define HAL_PWREx_EnableSDADCAnalog                   HAL_PWREx_EnableSDADC
+#define HAL_PWREx_PVMConfig                           HAL_PWREx_ConfigPVM
+
+#define PWR_MODE_NORMAL                               PWR_PVD_MODE_NORMAL
+#define PWR_MODE_IT_RISING                            PWR_PVD_MODE_IT_RISING
+#define PWR_MODE_IT_FALLING                           PWR_PVD_MODE_IT_FALLING
+#define PWR_MODE_IT_RISING_FALLING                    PWR_PVD_MODE_IT_RISING_FALLING
+#define PWR_MODE_EVENT_RISING                         PWR_PVD_MODE_EVENT_RISING
+#define PWR_MODE_EVENT_FALLING                        PWR_PVD_MODE_EVENT_FALLING
+#define PWR_MODE_EVENT_RISING_FALLING                 PWR_PVD_MODE_EVENT_RISING_FALLING
+
+#define CR_OFFSET_BB                                  PWR_CR_OFFSET_BB
+#define CSR_OFFSET_BB                                 PWR_CSR_OFFSET_BB
+#define PMODE_BIT_NUMBER                              VOS_BIT_NUMBER
+#define CR_PMODE_BB                                   CR_VOS_BB
+
+#define DBP_BitNumber                                 DBP_BIT_NUMBER
+#define PVDE_BitNumber                                PVDE_BIT_NUMBER
+#define PMODE_BitNumber                               PMODE_BIT_NUMBER
+#define EWUP_BitNumber                                EWUP_BIT_NUMBER
+#define FPDS_BitNumber                                FPDS_BIT_NUMBER
+#define ODEN_BitNumber                                ODEN_BIT_NUMBER
+#define ODSWEN_BitNumber                              ODSWEN_BIT_NUMBER
+#define MRLVDS_BitNumber                              MRLVDS_BIT_NUMBER
+#define LPLVDS_BitNumber                              LPLVDS_BIT_NUMBER
+#define BRE_BitNumber                                 BRE_BIT_NUMBER
+
+#define PWR_MODE_EVT                                  PWR_PVD_MODE_NORMAL
+
+/**
+  * @}
+ */
+
+/** @defgroup HAL_SMBUS_Aliased_Functions HAL SMBUS Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#define HAL_SMBUS_Slave_Listen_IT          HAL_SMBUS_EnableListen_IT
+#define HAL_SMBUS_SlaveAddrCallback        HAL_SMBUS_AddrCallback
+#define HAL_SMBUS_SlaveListenCpltCallback  HAL_SMBUS_ListenCpltCallback
+/**
+  * @}
+  */
+
+/** @defgroup HAL_SPI_Aliased_Functions HAL SPI Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#define HAL_SPI_FlushRxFifo                HAL_SPIEx_FlushRxFifo
+/**
+  * @}
+  */
+
+/** @defgroup HAL_TIM_Aliased_Functions HAL TIM Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#define HAL_TIM_DMADelayPulseCplt                       TIM_DMADelayPulseCplt
+#define HAL_TIM_DMAError                                TIM_DMAError
+#define HAL_TIM_DMACaptureCplt                          TIM_DMACaptureCplt
+#define HAL_TIMEx_DMACommutationCplt                    TIMEx_DMACommutationCplt
+#if defined(STM32H7) || defined(STM32G0) || defined(STM32F0) || defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4)
+#define HAL_TIM_SlaveConfigSynchronization              HAL_TIM_SlaveConfigSynchro
+#define HAL_TIM_SlaveConfigSynchronization_IT           HAL_TIM_SlaveConfigSynchro_IT
+#define HAL_TIMEx_CommutationCallback                   HAL_TIMEx_CommutCallback
+#define HAL_TIMEx_ConfigCommutationEvent                HAL_TIMEx_ConfigCommutEvent
+#define HAL_TIMEx_ConfigCommutationEvent_IT             HAL_TIMEx_ConfigCommutEvent_IT
+#define HAL_TIMEx_ConfigCommutationEvent_DMA            HAL_TIMEx_ConfigCommutEvent_DMA
+#endif /* STM32H7 || STM32G0 || STM32F0 || STM32F1 || STM32F2 || STM32F3 || STM32F4 || STM32F7 || STM32L0 */
+/**
+  * @}
+  */
+
+/** @defgroup HAL_UART_Aliased_Functions HAL UART Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#define HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallback
+/**
+  * @}
+  */
+
+/** @defgroup HAL_LTDC_Aliased_Functions HAL LTDC Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#define HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallback
+#define HAL_LTDC_Relaod           HAL_LTDC_Reload
+#define HAL_LTDC_StructInitFromVideoConfig  HAL_LTDCEx_StructInitFromVideoConfig
+#define HAL_LTDC_StructInitFromAdaptedCommandConfig  HAL_LTDCEx_StructInitFromAdaptedCommandConfig
+/**
+  * @}
+  */
+
+
+/** @defgroup HAL_PPP_Aliased_Functions HAL PPP Aliased Functions maintained for legacy purpose
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros ------------------------------------------------------------*/
+
+/** @defgroup HAL_AES_Aliased_Macros HAL CRYP Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define AES_IT_CC                      CRYP_IT_CC
+#define AES_IT_ERR                     CRYP_IT_ERR
+#define AES_FLAG_CCF                   CRYP_FLAG_CCF
+/**
+  * @}
+  */
+
+/** @defgroup HAL_Aliased_Macros HAL Generic Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define __HAL_GET_BOOT_MODE                   __HAL_SYSCFG_GET_BOOT_MODE
+#define __HAL_REMAPMEMORY_FLASH               __HAL_SYSCFG_REMAPMEMORY_FLASH
+#define __HAL_REMAPMEMORY_SYSTEMFLASH         __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH
+#define __HAL_REMAPMEMORY_SRAM                __HAL_SYSCFG_REMAPMEMORY_SRAM
+#define __HAL_REMAPMEMORY_FMC                 __HAL_SYSCFG_REMAPMEMORY_FMC
+#define __HAL_REMAPMEMORY_FMC_SDRAM           __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM
+#define __HAL_REMAPMEMORY_FSMC                __HAL_SYSCFG_REMAPMEMORY_FSMC
+#define __HAL_REMAPMEMORY_QUADSPI             __HAL_SYSCFG_REMAPMEMORY_QUADSPI
+#define __HAL_FMC_BANK                        __HAL_SYSCFG_FMC_BANK
+#define __HAL_GET_FLAG                        __HAL_SYSCFG_GET_FLAG
+#define __HAL_CLEAR_FLAG                      __HAL_SYSCFG_CLEAR_FLAG
+#define __HAL_VREFINT_OUT_ENABLE              __HAL_SYSCFG_VREFINT_OUT_ENABLE
+#define __HAL_VREFINT_OUT_DISABLE             __HAL_SYSCFG_VREFINT_OUT_DISABLE
+#define __HAL_SYSCFG_SRAM2_WRP_ENABLE         __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE
+
+#define SYSCFG_FLAG_VREF_READY                SYSCFG_FLAG_VREFINT_READY
+#define SYSCFG_FLAG_RC48                      RCC_FLAG_HSI48
+#define IS_SYSCFG_FASTMODEPLUS_CONFIG         IS_I2C_FASTMODEPLUS
+#define UFB_MODE_BitNumber                    UFB_MODE_BIT_NUMBER
+#define CMP_PD_BitNumber                      CMP_PD_BIT_NUMBER
+
+/**
+  * @}
+  */
+
+
+/** @defgroup HAL_ADC_Aliased_Macros HAL ADC Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define __ADC_ENABLE                                     __HAL_ADC_ENABLE
+#define __ADC_DISABLE                                    __HAL_ADC_DISABLE
+#define __HAL_ADC_ENABLING_CONDITIONS                    ADC_ENABLING_CONDITIONS
+#define __HAL_ADC_DISABLING_CONDITIONS                   ADC_DISABLING_CONDITIONS
+#define __HAL_ADC_IS_ENABLED                             ADC_IS_ENABLE
+#define __ADC_IS_ENABLED                                 ADC_IS_ENABLE
+#define __HAL_ADC_IS_SOFTWARE_START_REGULAR              ADC_IS_SOFTWARE_START_REGULAR
+#define __HAL_ADC_IS_SOFTWARE_START_INJECTED             ADC_IS_SOFTWARE_START_INJECTED
+#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED
+#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR          ADC_IS_CONVERSION_ONGOING_REGULAR
+#define __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED         ADC_IS_CONVERSION_ONGOING_INJECTED
+#define __HAL_ADC_IS_CONVERSION_ONGOING                  ADC_IS_CONVERSION_ONGOING
+#define __HAL_ADC_CLEAR_ERRORCODE                        ADC_CLEAR_ERRORCODE
+
+#define __HAL_ADC_GET_RESOLUTION                         ADC_GET_RESOLUTION
+#define __HAL_ADC_JSQR_RK                                ADC_JSQR_RK
+#define __HAL_ADC_CFGR_AWD1CH                            ADC_CFGR_AWD1CH_SHIFT
+#define __HAL_ADC_CFGR_AWD23CR                           ADC_CFGR_AWD23CR
+#define __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION            ADC_CFGR_INJECT_AUTO_CONVERSION
+#define __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE              ADC_CFGR_INJECT_CONTEXT_QUEUE
+#define __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS             ADC_CFGR_INJECT_DISCCONTINUOUS
+#define __HAL_ADC_CFGR_REG_DISCCONTINUOUS                ADC_CFGR_REG_DISCCONTINUOUS
+#define __HAL_ADC_CFGR_DISCONTINUOUS_NUM                 ADC_CFGR_DISCONTINUOUS_NUM
+#define __HAL_ADC_CFGR_AUTOWAIT                          ADC_CFGR_AUTOWAIT
+#define __HAL_ADC_CFGR_CONTINUOUS                        ADC_CFGR_CONTINUOUS
+#define __HAL_ADC_CFGR_OVERRUN                           ADC_CFGR_OVERRUN
+#define __HAL_ADC_CFGR_DMACONTREQ                        ADC_CFGR_DMACONTREQ
+#define __HAL_ADC_CFGR_EXTSEL                            ADC_CFGR_EXTSEL_SET
+#define __HAL_ADC_JSQR_JEXTSEL                           ADC_JSQR_JEXTSEL_SET
+#define __HAL_ADC_OFR_CHANNEL                            ADC_OFR_CHANNEL
+#define __HAL_ADC_DIFSEL_CHANNEL                         ADC_DIFSEL_CHANNEL
+#define __HAL_ADC_CALFACT_DIFF_SET                       ADC_CALFACT_DIFF_SET
+#define __HAL_ADC_CALFACT_DIFF_GET                       ADC_CALFACT_DIFF_GET
+#define __HAL_ADC_TRX_HIGHTHRESHOLD                      ADC_TRX_HIGHTHRESHOLD
+
+#define __HAL_ADC_OFFSET_SHIFT_RESOLUTION                ADC_OFFSET_SHIFT_RESOLUTION
+#define __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION         ADC_AWD1THRESHOLD_SHIFT_RESOLUTION
+#define __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION        ADC_AWD23THRESHOLD_SHIFT_RESOLUTION
+#define __HAL_ADC_COMMON_REGISTER                        ADC_COMMON_REGISTER
+#define __HAL_ADC_COMMON_CCR_MULTI                       ADC_COMMON_CCR_MULTI
+#define __HAL_ADC_MULTIMODE_IS_ENABLED                   ADC_MULTIMODE_IS_ENABLE
+#define __ADC_MULTIMODE_IS_ENABLED                       ADC_MULTIMODE_IS_ENABLE
+#define __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER        ADC_NONMULTIMODE_OR_MULTIMODEMASTER
+#define __HAL_ADC_COMMON_ADC_OTHER                       ADC_COMMON_ADC_OTHER
+#define __HAL_ADC_MULTI_SLAVE                            ADC_MULTI_SLAVE
+
+#define __HAL_ADC_SQR1_L                                 ADC_SQR1_L_SHIFT
+#define __HAL_ADC_JSQR_JL                                ADC_JSQR_JL_SHIFT
+#define __HAL_ADC_JSQR_RK_JL                             ADC_JSQR_RK_JL
+#define __HAL_ADC_CR1_DISCONTINUOUS_NUM                  ADC_CR1_DISCONTINUOUS_NUM
+#define __HAL_ADC_CR1_SCAN                               ADC_CR1_SCAN_SET
+#define __HAL_ADC_CONVCYCLES_MAX_RANGE                   ADC_CONVCYCLES_MAX_RANGE
+#define __HAL_ADC_CLOCK_PRESCALER_RANGE                  ADC_CLOCK_PRESCALER_RANGE
+#define __HAL_ADC_GET_CLOCK_PRESCALER                    ADC_GET_CLOCK_PRESCALER
+
+#define __HAL_ADC_SQR1                                   ADC_SQR1
+#define __HAL_ADC_SMPR1                                  ADC_SMPR1
+#define __HAL_ADC_SMPR2                                  ADC_SMPR2
+#define __HAL_ADC_SQR3_RK                                ADC_SQR3_RK
+#define __HAL_ADC_SQR2_RK                                ADC_SQR2_RK
+#define __HAL_ADC_SQR1_RK                                ADC_SQR1_RK
+#define __HAL_ADC_CR2_CONTINUOUS                         ADC_CR2_CONTINUOUS
+#define __HAL_ADC_CR1_DISCONTINUOUS                      ADC_CR1_DISCONTINUOUS
+#define __HAL_ADC_CR1_SCANCONV                           ADC_CR1_SCANCONV
+#define __HAL_ADC_CR2_EOCSelection                       ADC_CR2_EOCSelection
+#define __HAL_ADC_CR2_DMAContReq                         ADC_CR2_DMAContReq
+#define __HAL_ADC_JSQR                                   ADC_JSQR
+
+#define __HAL_ADC_CHSELR_CHANNEL                         ADC_CHSELR_CHANNEL
+#define __HAL_ADC_CFGR1_REG_DISCCONTINUOUS               ADC_CFGR1_REG_DISCCONTINUOUS
+#define __HAL_ADC_CFGR1_AUTOOFF                          ADC_CFGR1_AUTOOFF
+#define __HAL_ADC_CFGR1_AUTOWAIT                         ADC_CFGR1_AUTOWAIT
+#define __HAL_ADC_CFGR1_CONTINUOUS                       ADC_CFGR1_CONTINUOUS
+#define __HAL_ADC_CFGR1_OVERRUN                          ADC_CFGR1_OVERRUN
+#define __HAL_ADC_CFGR1_SCANDIR                          ADC_CFGR1_SCANDIR
+#define __HAL_ADC_CFGR1_DMACONTREQ                       ADC_CFGR1_DMACONTREQ
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_DAC_Aliased_Macros HAL DAC Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define __HAL_DHR12R1_ALIGNEMENT                        DAC_DHR12R1_ALIGNMENT
+#define __HAL_DHR12R2_ALIGNEMENT                        DAC_DHR12R2_ALIGNMENT
+#define __HAL_DHR12RD_ALIGNEMENT                        DAC_DHR12RD_ALIGNMENT
+#define IS_DAC_GENERATE_WAVE                            IS_DAC_WAVE
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_DBGMCU_Aliased_Macros HAL DBGMCU Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define __HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1
+#define __HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1
+#define __HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2
+#define __HAL_UNFREEZE_TIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM2
+#define __HAL_FREEZE_TIM3_DBGMCU __HAL_DBGMCU_FREEZE_TIM3
+#define __HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3
+#define __HAL_FREEZE_TIM4_DBGMCU __HAL_DBGMCU_FREEZE_TIM4
+#define __HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4
+#define __HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5
+#define __HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5
+#define __HAL_FREEZE_TIM6_DBGMCU __HAL_DBGMCU_FREEZE_TIM6
+#define __HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6
+#define __HAL_FREEZE_TIM7_DBGMCU __HAL_DBGMCU_FREEZE_TIM7
+#define __HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7
+#define __HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8
+#define __HAL_UNFREEZE_TIM8_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM8
+
+#define __HAL_FREEZE_TIM9_DBGMCU __HAL_DBGMCU_FREEZE_TIM9
+#define __HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9
+#define __HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10
+#define __HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10
+#define __HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11
+#define __HAL_UNFREEZE_TIM11_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM11
+#define __HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12
+#define __HAL_UNFREEZE_TIM12_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM12
+#define __HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13
+#define __HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13
+#define __HAL_FREEZE_TIM14_DBGMCU __HAL_DBGMCU_FREEZE_TIM14
+#define __HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14
+#define __HAL_FREEZE_CAN2_DBGMCU __HAL_DBGMCU_FREEZE_CAN2
+#define __HAL_UNFREEZE_CAN2_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN2
+
+
+#define __HAL_FREEZE_TIM15_DBGMCU __HAL_DBGMCU_FREEZE_TIM15
+#define __HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15
+#define __HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16
+#define __HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16
+#define __HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17
+#define __HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17
+#define __HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTC
+#define __HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTC
+#if defined(STM32H7)
+#define __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG1
+#define __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UnFreeze_WWDG1
+#define __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG1
+#define __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UnFreeze_IWDG1
+#else
+#define __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG
+#define __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_WWDG
+#define __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG
+#define __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_IWDG
+#endif /* STM32H7 */
+#define __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT
+#define __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT
+#define __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT
+#define __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT
+#define __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT
+#define __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT
+#define __HAL_FREEZE_CAN1_DBGMCU __HAL_DBGMCU_FREEZE_CAN1
+#define __HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1
+#define __HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1
+#define __HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1
+#define __HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2
+#define __HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_COMP_Aliased_Macros HAL COMP Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#if defined(STM32F3)
+#define COMP_START                                       __HAL_COMP_ENABLE
+#define COMP_STOP                                        __HAL_COMP_DISABLE
+#define COMP_LOCK                                        __HAL_COMP_LOCK
+
+#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx) || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
+#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \
+                                                          __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE())
+#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \
+                                                          __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE())
+#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE())
+#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE())
+#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \
+                                                          __HAL_COMP_COMP6_EXTI_ENABLE_IT())
+#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \
+                                                          __HAL_COMP_COMP6_EXTI_DISABLE_IT())
+#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \
+                                                          __HAL_COMP_COMP6_EXTI_GET_FLAG())
+#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \
+                                                          __HAL_COMP_COMP6_EXTI_CLEAR_FLAG())
+# endif
+# if defined(STM32F302xE) || defined(STM32F302xC)
+#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \
+                                                          __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE())
+#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \
+                                                          __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE())
+#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE())
+#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE())
+#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \
+                                                          __HAL_COMP_COMP6_EXTI_ENABLE_IT())
+#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \
+                                                          __HAL_COMP_COMP6_EXTI_DISABLE_IT())
+#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \
+                                                          __HAL_COMP_COMP6_EXTI_GET_FLAG())
+#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \
+                                                          __HAL_COMP_COMP6_EXTI_CLEAR_FLAG())
+# endif
+# if defined(STM32F303xE) || defined(STM32F398xx) || defined(STM32F303xC) || defined(STM32F358xx)
+#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE() : \
+                                                          __HAL_COMP_COMP7_EXTI_ENABLE_RISING_EDGE())
+#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE() : \
+                                                          __HAL_COMP_COMP7_EXTI_DISABLE_RISING_EDGE())
+#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          __HAL_COMP_COMP7_EXTI_ENABLE_FALLING_EDGE())
+#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          __HAL_COMP_COMP7_EXTI_DISABLE_FALLING_EDGE())
+#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_IT() : \
+                                                          __HAL_COMP_COMP7_EXTI_ENABLE_IT())
+#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_IT() : \
+                                                          __HAL_COMP_COMP7_EXTI_DISABLE_IT())
+#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_GET_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_GET_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_GET_FLAG() : \
+                                                          __HAL_COMP_COMP7_EXTI_GET_FLAG())
+#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_CLEAR_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_CLEAR_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_CLEAR_FLAG() : \
+                                                          __HAL_COMP_COMP7_EXTI_CLEAR_FLAG())
+# endif
+# if defined(STM32F373xC) ||defined(STM32F378xx)
+#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
+                                                          __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())
+#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
+                                                          __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())
+#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())
+#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())
+#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
+                                                          __HAL_COMP_COMP2_EXTI_ENABLE_IT())
+#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
+                                                          __HAL_COMP_COMP2_EXTI_DISABLE_IT())
+#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
+                                                          __HAL_COMP_COMP2_EXTI_GET_FLAG())
+#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
+                                                          __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())
+# endif
+#else
+#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
+                                                          __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())
+#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
+                                                          __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())
+#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())
+#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())
+#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
+                                                          __HAL_COMP_COMP2_EXTI_ENABLE_IT())
+#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
+                                                          __HAL_COMP_COMP2_EXTI_DISABLE_IT())
+#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
+                                                          __HAL_COMP_COMP2_EXTI_GET_FLAG())
+#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
+                                                          __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())
+#endif
+
+#define __HAL_COMP_GET_EXTI_LINE  COMP_GET_EXTI_LINE
+
+#if defined(STM32L0) || defined(STM32L4)
+/* Note: On these STM32 families, the only argument of this macro             */
+/*       is COMP_FLAG_LOCK.                                                   */
+/*       This macro is replaced by __HAL_COMP_IS_LOCKED with only HAL handle  */
+/*       argument.                                                            */
+#define __HAL_COMP_GET_FLAG(__HANDLE__, __FLAG__)  (__HAL_COMP_IS_LOCKED(__HANDLE__))
+#endif
+/**
+  * @}
+  */
+
+#if defined(STM32L0) || defined(STM32L4)
+/** @defgroup HAL_COMP_Aliased_Functions HAL COMP Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#define HAL_COMP_Start_IT       HAL_COMP_Start /* Function considered as legacy as EXTI event or IT configuration is done into HAL_COMP_Init() */
+#define HAL_COMP_Stop_IT        HAL_COMP_Stop  /* Function considered as legacy as EXTI event or IT configuration is done into HAL_COMP_Init() */
+/**
+  * @}
+  */
+#endif
+
+/** @defgroup HAL_DAC_Aliased_Macros HAL DAC Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) || \
+                           ((WAVE) == DAC_WAVE_NOISE)|| \
+                           ((WAVE) == DAC_WAVE_TRIANGLE))
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_FLASH_Aliased_Macros HAL FLASH Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define IS_WRPAREA          IS_OB_WRPAREA
+#define IS_TYPEPROGRAM      IS_FLASH_TYPEPROGRAM
+#define IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAM
+#define IS_TYPEERASE        IS_FLASH_TYPEERASE
+#define IS_NBSECTORS        IS_FLASH_NBSECTORS
+#define IS_OB_WDG_SOURCE    IS_OB_IWDG_SOURCE
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_I2C_Aliased_Macros HAL I2C Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define __HAL_I2C_RESET_CR2             I2C_RESET_CR2
+#define __HAL_I2C_GENERATE_START        I2C_GENERATE_START
+#if defined(STM32F1)
+#define __HAL_I2C_FREQ_RANGE            I2C_FREQRANGE
+#else
+#define __HAL_I2C_FREQ_RANGE            I2C_FREQ_RANGE
+#endif /* STM32F1 */
+#define __HAL_I2C_RISE_TIME             I2C_RISE_TIME
+#define __HAL_I2C_SPEED_STANDARD        I2C_SPEED_STANDARD
+#define __HAL_I2C_SPEED_FAST            I2C_SPEED_FAST
+#define __HAL_I2C_SPEED                 I2C_SPEED
+#define __HAL_I2C_7BIT_ADD_WRITE        I2C_7BIT_ADD_WRITE
+#define __HAL_I2C_7BIT_ADD_READ         I2C_7BIT_ADD_READ
+#define __HAL_I2C_10BIT_ADDRESS         I2C_10BIT_ADDRESS
+#define __HAL_I2C_10BIT_HEADER_WRITE    I2C_10BIT_HEADER_WRITE
+#define __HAL_I2C_10BIT_HEADER_READ     I2C_10BIT_HEADER_READ
+#define __HAL_I2C_MEM_ADD_MSB           I2C_MEM_ADD_MSB
+#define __HAL_I2C_MEM_ADD_LSB           I2C_MEM_ADD_LSB
+#define __HAL_I2C_FREQRANGE             I2C_FREQRANGE
+/**
+  * @}
+  */
+
+/** @defgroup HAL_I2S_Aliased_Macros HAL I2S Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define IS_I2S_INSTANCE                 IS_I2S_ALL_INSTANCE
+#define IS_I2S_INSTANCE_EXT             IS_I2S_ALL_INSTANCE_EXT
+
+#if defined(STM32H7)
+#define __HAL_I2S_CLEAR_FREFLAG       __HAL_I2S_CLEAR_TIFREFLAG
+#endif
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_IRDA_Aliased_Macros HAL IRDA Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define __IRDA_DISABLE                  __HAL_IRDA_DISABLE
+#define __IRDA_ENABLE                   __HAL_IRDA_ENABLE
+
+#define __HAL_IRDA_GETCLOCKSOURCE       IRDA_GETCLOCKSOURCE
+#define __HAL_IRDA_MASK_COMPUTATION     IRDA_MASK_COMPUTATION
+#define __IRDA_GETCLOCKSOURCE           IRDA_GETCLOCKSOURCE
+#define __IRDA_MASK_COMPUTATION         IRDA_MASK_COMPUTATION
+
+#define IS_IRDA_ONEBIT_SAMPLE           IS_IRDA_ONE_BIT_SAMPLE
+
+
+/**
+  * @}
+  */
+
+
+/** @defgroup HAL_IWDG_Aliased_Macros HAL IWDG Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define __HAL_IWDG_ENABLE_WRITE_ACCESS  IWDG_ENABLE_WRITE_ACCESS
+#define __HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESS
+/**
+  * @}
+  */
+
+
+/** @defgroup HAL_LPTIM_Aliased_Macros HAL LPTIM Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define __HAL_LPTIM_ENABLE_INTERRUPT    __HAL_LPTIM_ENABLE_IT
+#define __HAL_LPTIM_DISABLE_INTERRUPT   __HAL_LPTIM_DISABLE_IT
+#define __HAL_LPTIM_GET_ITSTATUS        __HAL_LPTIM_GET_IT_SOURCE
+
+/**
+  * @}
+  */
+
+
+/** @defgroup HAL_OPAMP_Aliased_Macros HAL OPAMP Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define __OPAMP_CSR_OPAXPD                OPAMP_CSR_OPAXPD
+#define __OPAMP_CSR_S3SELX                OPAMP_CSR_S3SELX
+#define __OPAMP_CSR_S4SELX                OPAMP_CSR_S4SELX
+#define __OPAMP_CSR_S5SELX                OPAMP_CSR_S5SELX
+#define __OPAMP_CSR_S6SELX                OPAMP_CSR_S6SELX
+#define __OPAMP_CSR_OPAXCAL_L             OPAMP_CSR_OPAXCAL_L
+#define __OPAMP_CSR_OPAXCAL_H             OPAMP_CSR_OPAXCAL_H
+#define __OPAMP_CSR_OPAXLPM               OPAMP_CSR_OPAXLPM
+#define __OPAMP_CSR_ALL_SWITCHES          OPAMP_CSR_ALL_SWITCHES
+#define __OPAMP_CSR_ANAWSELX              OPAMP_CSR_ANAWSELX
+#define __OPAMP_CSR_OPAXCALOUT            OPAMP_CSR_OPAXCALOUT
+#define __OPAMP_OFFSET_TRIM_BITSPOSITION  OPAMP_OFFSET_TRIM_BITSPOSITION
+#define __OPAMP_OFFSET_TRIM_SET           OPAMP_OFFSET_TRIM_SET
+
+/**
+  * @}
+  */
+
+
+/** @defgroup HAL_PWR_Aliased_Macros HAL PWR Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define __HAL_PVD_EVENT_DISABLE                                  __HAL_PWR_PVD_EXTI_DISABLE_EVENT
+#define __HAL_PVD_EVENT_ENABLE                                   __HAL_PWR_PVD_EXTI_ENABLE_EVENT
+#define __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE                    __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
+#define __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE                     __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
+#define __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE                     __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
+#define __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE                      __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
+#define __HAL_PVM_EVENT_DISABLE                                  __HAL_PWR_PVM_EVENT_DISABLE
+#define __HAL_PVM_EVENT_ENABLE                                   __HAL_PWR_PVM_EVENT_ENABLE
+#define __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE                    __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE
+#define __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE                     __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE
+#define __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE                     __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE
+#define __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE                      __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE
+#define __HAL_PWR_INTERNALWAKEUP_DISABLE                         HAL_PWREx_DisableInternalWakeUpLine
+#define __HAL_PWR_INTERNALWAKEUP_ENABLE                          HAL_PWREx_EnableInternalWakeUpLine
+#define __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE                    HAL_PWREx_DisablePullUpPullDownConfig
+#define __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE                     HAL_PWREx_EnablePullUpPullDownConfig
+#define __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER()                  do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0)
+#define __HAL_PWR_PVD_EXTI_EVENT_DISABLE                         __HAL_PWR_PVD_EXTI_DISABLE_EVENT
+#define __HAL_PWR_PVD_EXTI_EVENT_ENABLE                          __HAL_PWR_PVD_EXTI_ENABLE_EVENT
+#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE                __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
+#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE                 __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
+#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE                 __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
+#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE                  __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
+#define __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER              __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
+#define __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER               __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
+#define __HAL_PWR_PVM_DISABLE()                                  do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2();HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); } while(0)
+#define __HAL_PWR_PVM_ENABLE()                                   do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2();HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); } while(0)
+#define __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE                  HAL_PWREx_DisableSRAM2ContentRetention
+#define __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE                   HAL_PWREx_EnableSRAM2ContentRetention
+#define __HAL_PWR_VDDIO2_DISABLE                                 HAL_PWREx_DisableVddIO2
+#define __HAL_PWR_VDDIO2_ENABLE                                  HAL_PWREx_EnableVddIO2
+#define __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER                 __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE
+#define __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER           __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE
+#define __HAL_PWR_VDDUSB_DISABLE                                 HAL_PWREx_DisableVddUSB
+#define __HAL_PWR_VDDUSB_ENABLE                                  HAL_PWREx_EnableVddUSB
+
+#if defined (STM32F4)
+#define __HAL_PVD_EXTI_ENABLE_IT(PWR_EXTI_LINE_PVD)         __HAL_PWR_PVD_EXTI_ENABLE_IT()
+#define __HAL_PVD_EXTI_DISABLE_IT(PWR_EXTI_LINE_PVD)        __HAL_PWR_PVD_EXTI_DISABLE_IT()
+#define __HAL_PVD_EXTI_GET_FLAG(PWR_EXTI_LINE_PVD)          __HAL_PWR_PVD_EXTI_GET_FLAG()
+#define __HAL_PVD_EXTI_CLEAR_FLAG(PWR_EXTI_LINE_PVD)        __HAL_PWR_PVD_EXTI_CLEAR_FLAG()
+#define __HAL_PVD_EXTI_GENERATE_SWIT(PWR_EXTI_LINE_PVD)     __HAL_PWR_PVD_EXTI_GENERATE_SWIT()
+#else
+#define __HAL_PVD_EXTI_CLEAR_FLAG                                __HAL_PWR_PVD_EXTI_CLEAR_FLAG
+#define __HAL_PVD_EXTI_DISABLE_IT                                __HAL_PWR_PVD_EXTI_DISABLE_IT
+#define __HAL_PVD_EXTI_ENABLE_IT                                 __HAL_PWR_PVD_EXTI_ENABLE_IT
+#define __HAL_PVD_EXTI_GENERATE_SWIT                             __HAL_PWR_PVD_EXTI_GENERATE_SWIT
+#define __HAL_PVD_EXTI_GET_FLAG                                  __HAL_PWR_PVD_EXTI_GET_FLAG
+#endif /* STM32F4 */
+/**
+  * @}
+  */
+
+
+/** @defgroup HAL_RCC_Aliased HAL RCC Aliased maintained for legacy purpose
+  * @{
+  */
+
+#define RCC_StopWakeUpClock_MSI     RCC_STOP_WAKEUPCLOCK_MSI
+#define RCC_StopWakeUpClock_HSI     RCC_STOP_WAKEUPCLOCK_HSI
+
+#define HAL_RCC_CCSCallback HAL_RCC_CSSCallback
+#define HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd\
+                                         )==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT())
+
+#define __ADC_CLK_DISABLE          __HAL_RCC_ADC_CLK_DISABLE
+#define __ADC_CLK_ENABLE           __HAL_RCC_ADC_CLK_ENABLE
+#define __ADC_CLK_SLEEP_DISABLE    __HAL_RCC_ADC_CLK_SLEEP_DISABLE
+#define __ADC_CLK_SLEEP_ENABLE     __HAL_RCC_ADC_CLK_SLEEP_ENABLE
+#define __ADC_FORCE_RESET          __HAL_RCC_ADC_FORCE_RESET
+#define __ADC_RELEASE_RESET        __HAL_RCC_ADC_RELEASE_RESET
+#define __ADC1_CLK_DISABLE         __HAL_RCC_ADC1_CLK_DISABLE
+#define __ADC1_CLK_ENABLE          __HAL_RCC_ADC1_CLK_ENABLE
+#define __ADC1_FORCE_RESET         __HAL_RCC_ADC1_FORCE_RESET
+#define __ADC1_RELEASE_RESET       __HAL_RCC_ADC1_RELEASE_RESET
+#define __ADC1_CLK_SLEEP_ENABLE    __HAL_RCC_ADC1_CLK_SLEEP_ENABLE
+#define __ADC1_CLK_SLEEP_DISABLE   __HAL_RCC_ADC1_CLK_SLEEP_DISABLE
+#define __ADC2_CLK_DISABLE         __HAL_RCC_ADC2_CLK_DISABLE
+#define __ADC2_CLK_ENABLE          __HAL_RCC_ADC2_CLK_ENABLE
+#define __ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESET
+#define __ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESET
+#define __ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLE
+#define __ADC3_CLK_ENABLE __HAL_RCC_ADC3_CLK_ENABLE
+#define __ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESET
+#define __ADC3_RELEASE_RESET __HAL_RCC_ADC3_RELEASE_RESET
+#define __AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE
+#define __AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE
+#define __AES_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE
+#define __AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE
+#define __AES_FORCE_RESET __HAL_RCC_AES_FORCE_RESET
+#define __AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET
+#define __CRYP_CLK_SLEEP_ENABLE      __HAL_RCC_CRYP_CLK_SLEEP_ENABLE
+#define __CRYP_CLK_SLEEP_DISABLE  __HAL_RCC_CRYP_CLK_SLEEP_DISABLE
+#define __CRYP_CLK_ENABLE  __HAL_RCC_CRYP_CLK_ENABLE
+#define __CRYP_CLK_DISABLE  __HAL_RCC_CRYP_CLK_DISABLE
+#define __CRYP_FORCE_RESET       __HAL_RCC_CRYP_FORCE_RESET
+#define __CRYP_RELEASE_RESET  __HAL_RCC_CRYP_RELEASE_RESET
+#define __AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE
+#define __AFIO_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLE
+#define __AFIO_FORCE_RESET __HAL_RCC_AFIO_FORCE_RESET
+#define __AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET
+#define __AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESET
+#define __AHB_RELEASE_RESET __HAL_RCC_AHB_RELEASE_RESET
+#define __AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESET
+#define __AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET
+#define __AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESET
+#define __AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESET
+#define __AHB3_FORCE_RESET __HAL_RCC_AHB3_FORCE_RESET
+#define __AHB3_RELEASE_RESET __HAL_RCC_AHB3_RELEASE_RESET
+#define __APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESET
+#define __APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESET
+#define __APB2_FORCE_RESET __HAL_RCC_APB2_FORCE_RESET
+#define __APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESET
+#define __BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLE
+#define __BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLE
+#define __BKP_FORCE_RESET __HAL_RCC_BKP_FORCE_RESET
+#define __BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESET
+#define __CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE
+#define __CAN1_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE
+#define __CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLE
+#define __CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLE
+#define __CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET
+#define __CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET
+#define __CAN_CLK_DISABLE         __HAL_RCC_CAN1_CLK_DISABLE
+#define __CAN_CLK_ENABLE          __HAL_RCC_CAN1_CLK_ENABLE
+#define __CAN_FORCE_RESET         __HAL_RCC_CAN1_FORCE_RESET
+#define __CAN_RELEASE_RESET       __HAL_RCC_CAN1_RELEASE_RESET
+#define __CAN2_CLK_DISABLE __HAL_RCC_CAN2_CLK_DISABLE
+#define __CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLE
+#define __CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESET
+#define __CAN2_RELEASE_RESET __HAL_RCC_CAN2_RELEASE_RESET
+#define __CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLE
+#define __CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLE
+#define __COMP_CLK_DISABLE        __HAL_RCC_COMP_CLK_DISABLE
+#define __COMP_CLK_ENABLE         __HAL_RCC_COMP_CLK_ENABLE
+#define __COMP_FORCE_RESET        __HAL_RCC_COMP_FORCE_RESET
+#define __COMP_RELEASE_RESET      __HAL_RCC_COMP_RELEASE_RESET
+#define __COMP_CLK_SLEEP_ENABLE   __HAL_RCC_COMP_CLK_SLEEP_ENABLE
+#define __COMP_CLK_SLEEP_DISABLE  __HAL_RCC_COMP_CLK_SLEEP_DISABLE
+#define __CEC_FORCE_RESET __HAL_RCC_CEC_FORCE_RESET
+#define __CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESET
+#define __CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLE
+#define __CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLE
+#define __CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLE
+#define __CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLE
+#define __CRC_FORCE_RESET __HAL_RCC_CRC_FORCE_RESET
+#define __CRC_RELEASE_RESET __HAL_RCC_CRC_RELEASE_RESET
+#define __DAC_CLK_DISABLE __HAL_RCC_DAC_CLK_DISABLE
+#define __DAC_CLK_ENABLE __HAL_RCC_DAC_CLK_ENABLE
+#define __DAC_FORCE_RESET __HAL_RCC_DAC_FORCE_RESET
+#define __DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESET
+#define __DAC1_CLK_DISABLE __HAL_RCC_DAC1_CLK_DISABLE
+#define __DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLE
+#define __DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLE
+#define __DAC1_CLK_SLEEP_ENABLE __HAL_RCC_DAC1_CLK_SLEEP_ENABLE
+#define __DAC1_FORCE_RESET __HAL_RCC_DAC1_FORCE_RESET
+#define __DAC1_RELEASE_RESET __HAL_RCC_DAC1_RELEASE_RESET
+#define __DBGMCU_CLK_ENABLE     __HAL_RCC_DBGMCU_CLK_ENABLE
+#define __DBGMCU_CLK_DISABLE     __HAL_RCC_DBGMCU_CLK_DISABLE
+#define __DBGMCU_FORCE_RESET    __HAL_RCC_DBGMCU_FORCE_RESET
+#define __DBGMCU_RELEASE_RESET  __HAL_RCC_DBGMCU_RELEASE_RESET
+#define __DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLE
+#define __DFSDM_CLK_ENABLE __HAL_RCC_DFSDM_CLK_ENABLE
+#define __DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE
+#define __DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE
+#define __DFSDM_FORCE_RESET __HAL_RCC_DFSDM_FORCE_RESET
+#define __DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESET
+#define __DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLE
+#define __DMA1_CLK_ENABLE __HAL_RCC_DMA1_CLK_ENABLE
+#define __DMA1_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_DISABLE
+#define __DMA1_CLK_SLEEP_ENABLE __HAL_RCC_DMA1_CLK_SLEEP_ENABLE
+#define __DMA1_FORCE_RESET __HAL_RCC_DMA1_FORCE_RESET
+#define __DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESET
+#define __DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE
+#define __DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE
+#define __DMA2_CLK_SLEEP_DISABLE __HAL_RCC_DMA2_CLK_SLEEP_DISABLE
+#define __DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLE
+#define __DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESET
+#define __DMA2_RELEASE_RESET __HAL_RCC_DMA2_RELEASE_RESET
+#define __ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLE
+#define __ETHMAC_CLK_ENABLE __HAL_RCC_ETHMAC_CLK_ENABLE
+#define __ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESET
+#define __ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESET
+#define __ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLE
+#define __ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLE
+#define __ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLE
+#define __ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLE
+#define __FIREWALL_CLK_DISABLE __HAL_RCC_FIREWALL_CLK_DISABLE
+#define __FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLE
+#define __FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLE
+#define __FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLE
+#define __FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLE
+#define __FLASH_CLK_SLEEP_ENABLE __HAL_RCC_FLASH_CLK_SLEEP_ENABLE
+#define __FLASH_FORCE_RESET __HAL_RCC_FLASH_FORCE_RESET
+#define __FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESET
+#define __FLITF_CLK_DISABLE       __HAL_RCC_FLITF_CLK_DISABLE
+#define __FLITF_CLK_ENABLE        __HAL_RCC_FLITF_CLK_ENABLE
+#define __FLITF_FORCE_RESET       __HAL_RCC_FLITF_FORCE_RESET
+#define __FLITF_RELEASE_RESET     __HAL_RCC_FLITF_RELEASE_RESET
+#define __FLITF_CLK_SLEEP_ENABLE  __HAL_RCC_FLITF_CLK_SLEEP_ENABLE
+#define __FLITF_CLK_SLEEP_DISABLE __HAL_RCC_FLITF_CLK_SLEEP_DISABLE
+#define __FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLE
+#define __FMC_CLK_ENABLE __HAL_RCC_FMC_CLK_ENABLE
+#define __FMC_CLK_SLEEP_DISABLE __HAL_RCC_FMC_CLK_SLEEP_DISABLE
+#define __FMC_CLK_SLEEP_ENABLE __HAL_RCC_FMC_CLK_SLEEP_ENABLE
+#define __FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESET
+#define __FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESET
+#define __FSMC_CLK_DISABLE __HAL_RCC_FSMC_CLK_DISABLE
+#define __FSMC_CLK_ENABLE __HAL_RCC_FSMC_CLK_ENABLE
+#define __GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLE
+#define __GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE
+#define __GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE
+#define __GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE
+#define __GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESET
+#define __GPIOA_RELEASE_RESET __HAL_RCC_GPIOA_RELEASE_RESET
+#define __GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLE
+#define __GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLE
+#define __GPIOB_CLK_SLEEP_DISABLE __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE
+#define __GPIOB_CLK_SLEEP_ENABLE __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE
+#define __GPIOB_FORCE_RESET __HAL_RCC_GPIOB_FORCE_RESET
+#define __GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESET
+#define __GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLE
+#define __GPIOC_CLK_ENABLE __HAL_RCC_GPIOC_CLK_ENABLE
+#define __GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE
+#define __GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE
+#define __GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESET
+#define __GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESET
+#define __GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLE
+#define __GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLE
+#define __GPIOD_CLK_SLEEP_DISABLE __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
+#define __GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
+#define __GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESET
+#define __GPIOD_RELEASE_RESET __HAL_RCC_GPIOD_RELEASE_RESET
+#define __GPIOE_CLK_DISABLE __HAL_RCC_GPIOE_CLK_DISABLE
+#define __GPIOE_CLK_ENABLE __HAL_RCC_GPIOE_CLK_ENABLE
+#define __GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
+#define __GPIOE_CLK_SLEEP_ENABLE __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
+#define __GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESET
+#define __GPIOE_RELEASE_RESET __HAL_RCC_GPIOE_RELEASE_RESET
+#define __GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE
+#define __GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLE
+#define __GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
+#define __GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
+#define __GPIOF_FORCE_RESET __HAL_RCC_GPIOF_FORCE_RESET
+#define __GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESET
+#define __GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLE
+#define __GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE
+#define __GPIOG_CLK_SLEEP_DISABLE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
+#define __GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
+#define __GPIOG_FORCE_RESET __HAL_RCC_GPIOG_FORCE_RESET
+#define __GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESET
+#define __GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLE
+#define __GPIOH_CLK_ENABLE __HAL_RCC_GPIOH_CLK_ENABLE
+#define __GPIOH_CLK_SLEEP_DISABLE __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE
+#define __GPIOH_CLK_SLEEP_ENABLE __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE
+#define __GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESET
+#define __GPIOH_RELEASE_RESET __HAL_RCC_GPIOH_RELEASE_RESET
+#define __I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLE
+#define __I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLE
+#define __I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLE
+#define __I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLE
+#define __I2C1_FORCE_RESET __HAL_RCC_I2C1_FORCE_RESET
+#define __I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESET
+#define __I2C2_CLK_DISABLE __HAL_RCC_I2C2_CLK_DISABLE
+#define __I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLE
+#define __I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLE
+#define __I2C2_CLK_SLEEP_ENABLE __HAL_RCC_I2C2_CLK_SLEEP_ENABLE
+#define __I2C2_FORCE_RESET __HAL_RCC_I2C2_FORCE_RESET
+#define __I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESET
+#define __I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLE
+#define __I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLE
+#define __I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE
+#define __I2C3_CLK_SLEEP_ENABLE __HAL_RCC_I2C3_CLK_SLEEP_ENABLE
+#define __I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESET
+#define __I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESET
+#define __LCD_CLK_DISABLE __HAL_RCC_LCD_CLK_DISABLE
+#define __LCD_CLK_ENABLE __HAL_RCC_LCD_CLK_ENABLE
+#define __LCD_CLK_SLEEP_DISABLE __HAL_RCC_LCD_CLK_SLEEP_DISABLE
+#define __LCD_CLK_SLEEP_ENABLE __HAL_RCC_LCD_CLK_SLEEP_ENABLE
+#define __LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESET
+#define __LCD_RELEASE_RESET __HAL_RCC_LCD_RELEASE_RESET
+#define __LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLE
+#define __LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLE
+#define __LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
+#define __LPTIM1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
+#define __LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESET
+#define __LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESET
+#define __LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLE
+#define __LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLE
+#define __LPTIM2_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE
+#define __LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE
+#define __LPTIM2_FORCE_RESET __HAL_RCC_LPTIM2_FORCE_RESET
+#define __LPTIM2_RELEASE_RESET __HAL_RCC_LPTIM2_RELEASE_RESET
+#define __LPUART1_CLK_DISABLE __HAL_RCC_LPUART1_CLK_DISABLE
+#define __LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLE
+#define __LPUART1_CLK_SLEEP_DISABLE __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE
+#define __LPUART1_CLK_SLEEP_ENABLE __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE
+#define __LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESET
+#define __LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESET
+#define __OPAMP_CLK_DISABLE __HAL_RCC_OPAMP_CLK_DISABLE
+#define __OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLE
+#define __OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE
+#define __OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE
+#define __OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESET
+#define __OPAMP_RELEASE_RESET __HAL_RCC_OPAMP_RELEASE_RESET
+#define __OTGFS_CLK_DISABLE __HAL_RCC_OTGFS_CLK_DISABLE
+#define __OTGFS_CLK_ENABLE __HAL_RCC_OTGFS_CLK_ENABLE
+#define __OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE
+#define __OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE
+#define __OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESET
+#define __OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESET
+#define __PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLE
+#define __PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLE
+#define __PWR_CLK_SLEEP_DISABLE __HAL_RCC_PWR_CLK_SLEEP_DISABLE
+#define __PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLE
+#define __PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESET
+#define __PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESET
+#define __QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLE
+#define __QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLE
+#define __QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QSPI_CLK_SLEEP_DISABLE
+#define __QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QSPI_CLK_SLEEP_ENABLE
+#define __QSPI_FORCE_RESET __HAL_RCC_QSPI_FORCE_RESET
+#define __QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET
+
+#if defined(STM32WB)
+#define __HAL_RCC_QSPI_CLK_DISABLE            __HAL_RCC_QUADSPI_CLK_DISABLE
+#define __HAL_RCC_QSPI_CLK_ENABLE             __HAL_RCC_QUADSPI_CLK_ENABLE
+#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE      __HAL_RCC_QUADSPI_CLK_SLEEP_DISABLE
+#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE       __HAL_RCC_QUADSPI_CLK_SLEEP_ENABLE
+#define __HAL_RCC_QSPI_FORCE_RESET            __HAL_RCC_QUADSPI_FORCE_RESET
+#define __HAL_RCC_QSPI_RELEASE_RESET          __HAL_RCC_QUADSPI_RELEASE_RESET
+#define __HAL_RCC_QSPI_IS_CLK_ENABLED         __HAL_RCC_QUADSPI_IS_CLK_ENABLED
+#define __HAL_RCC_QSPI_IS_CLK_DISABLED        __HAL_RCC_QUADSPI_IS_CLK_DISABLED
+#define __HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED   __HAL_RCC_QUADSPI_IS_CLK_SLEEP_ENABLED
+#define __HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED  __HAL_RCC_QUADSPI_IS_CLK_SLEEP_DISABLED
+#define QSPI_IRQHandler QUADSPI_IRQHandler
+#endif /* __HAL_RCC_QUADSPI_CLK_ENABLE */
+
+#define __RNG_CLK_DISABLE __HAL_RCC_RNG_CLK_DISABLE
+#define __RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLE
+#define __RNG_CLK_SLEEP_DISABLE __HAL_RCC_RNG_CLK_SLEEP_DISABLE
+#define __RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLE
+#define __RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESET
+#define __RNG_RELEASE_RESET __HAL_RCC_RNG_RELEASE_RESET
+#define __SAI1_CLK_DISABLE __HAL_RCC_SAI1_CLK_DISABLE
+#define __SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLE
+#define __SAI1_CLK_SLEEP_DISABLE __HAL_RCC_SAI1_CLK_SLEEP_DISABLE
+#define __SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLE
+#define __SAI1_FORCE_RESET __HAL_RCC_SAI1_FORCE_RESET
+#define __SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESET
+#define __SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLE
+#define __SAI2_CLK_ENABLE __HAL_RCC_SAI2_CLK_ENABLE
+#define __SAI2_CLK_SLEEP_DISABLE __HAL_RCC_SAI2_CLK_SLEEP_DISABLE
+#define __SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLE
+#define __SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESET
+#define __SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESET
+#define __SDIO_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE
+#define __SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE
+#define __SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLE
+#define __SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLE
+#define __SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE
+#define __SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE
+#define __SDMMC_FORCE_RESET __HAL_RCC_SDMMC_FORCE_RESET
+#define __SDMMC_RELEASE_RESET __HAL_RCC_SDMMC_RELEASE_RESET
+#define __SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLE
+#define __SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLE
+#define __SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLE
+#define __SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLE
+#define __SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESET
+#define __SPI1_RELEASE_RESET __HAL_RCC_SPI1_RELEASE_RESET
+#define __SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLE
+#define __SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLE
+#define __SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLE
+#define __SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE
+#define __SPI2_FORCE_RESET __HAL_RCC_SPI2_FORCE_RESET
+#define __SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESET
+#define __SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLE
+#define __SPI3_CLK_ENABLE __HAL_RCC_SPI3_CLK_ENABLE
+#define __SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLE
+#define __SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLE
+#define __SPI3_FORCE_RESET __HAL_RCC_SPI3_FORCE_RESET
+#define __SPI3_RELEASE_RESET __HAL_RCC_SPI3_RELEASE_RESET
+#define __SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLE
+#define __SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLE
+#define __SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
+#define __SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
+#define __SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
+#define __SRAM2_CLK_SLEEP_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
+#define __SWPMI1_CLK_DISABLE __HAL_RCC_SWPMI1_CLK_DISABLE
+#define __SWPMI1_CLK_ENABLE __HAL_RCC_SWPMI1_CLK_ENABLE
+#define __SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE
+#define __SWPMI1_CLK_SLEEP_ENABLE __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE
+#define __SWPMI1_FORCE_RESET __HAL_RCC_SWPMI1_FORCE_RESET
+#define __SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESET
+#define __SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLE
+#define __SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLE
+#define __SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE
+#define __SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE
+#define __SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESET
+#define __SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESET
+#define __TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLE
+#define __TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLE
+#define __TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLE
+#define __TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLE
+#define __TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESET
+#define __TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESET
+#define __TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLE
+#define __TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLE
+#define __TIM10_FORCE_RESET __HAL_RCC_TIM10_FORCE_RESET
+#define __TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESET
+#define __TIM11_CLK_DISABLE __HAL_RCC_TIM11_CLK_DISABLE
+#define __TIM11_CLK_ENABLE __HAL_RCC_TIM11_CLK_ENABLE
+#define __TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESET
+#define __TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESET
+#define __TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLE
+#define __TIM12_CLK_ENABLE __HAL_RCC_TIM12_CLK_ENABLE
+#define __TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESET
+#define __TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESET
+#define __TIM13_CLK_DISABLE __HAL_RCC_TIM13_CLK_DISABLE
+#define __TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLE
+#define __TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESET
+#define __TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESET
+#define __TIM14_CLK_DISABLE __HAL_RCC_TIM14_CLK_DISABLE
+#define __TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLE
+#define __TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESET
+#define __TIM14_RELEASE_RESET __HAL_RCC_TIM14_RELEASE_RESET
+#define __TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLE
+#define __TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLE
+#define __TIM15_CLK_SLEEP_DISABLE __HAL_RCC_TIM15_CLK_SLEEP_DISABLE
+#define __TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLE
+#define __TIM15_FORCE_RESET __HAL_RCC_TIM15_FORCE_RESET
+#define __TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESET
+#define __TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLE
+#define __TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLE
+#define __TIM16_CLK_SLEEP_DISABLE __HAL_RCC_TIM16_CLK_SLEEP_DISABLE
+#define __TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLE
+#define __TIM16_FORCE_RESET __HAL_RCC_TIM16_FORCE_RESET
+#define __TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESET
+#define __TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLE
+#define __TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLE
+#define __TIM17_CLK_SLEEP_DISABLE __HAL_RCC_TIM17_CLK_SLEEP_DISABLE
+#define __TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLE
+#define __TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESET
+#define __TIM17_RELEASE_RESET __HAL_RCC_TIM17_RELEASE_RESET
+#define __TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLE
+#define __TIM2_CLK_ENABLE __HAL_RCC_TIM2_CLK_ENABLE
+#define __TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLE
+#define __TIM2_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_CLK_SLEEP_ENABLE
+#define __TIM2_FORCE_RESET __HAL_RCC_TIM2_FORCE_RESET
+#define __TIM2_RELEASE_RESET __HAL_RCC_TIM2_RELEASE_RESET
+#define __TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLE
+#define __TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLE
+#define __TIM3_CLK_SLEEP_DISABLE __HAL_RCC_TIM3_CLK_SLEEP_DISABLE
+#define __TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLE
+#define __TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESET
+#define __TIM3_RELEASE_RESET __HAL_RCC_TIM3_RELEASE_RESET
+#define __TIM4_CLK_DISABLE __HAL_RCC_TIM4_CLK_DISABLE
+#define __TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLE
+#define __TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLE
+#define __TIM4_CLK_SLEEP_ENABLE __HAL_RCC_TIM4_CLK_SLEEP_ENABLE
+#define __TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESET
+#define __TIM4_RELEASE_RESET __HAL_RCC_TIM4_RELEASE_RESET
+#define __TIM5_CLK_DISABLE __HAL_RCC_TIM5_CLK_DISABLE
+#define __TIM5_CLK_ENABLE __HAL_RCC_TIM5_CLK_ENABLE
+#define __TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLE
+#define __TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLE
+#define __TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESET
+#define __TIM5_RELEASE_RESET __HAL_RCC_TIM5_RELEASE_RESET
+#define __TIM6_CLK_DISABLE __HAL_RCC_TIM6_CLK_DISABLE
+#define __TIM6_CLK_ENABLE __HAL_RCC_TIM6_CLK_ENABLE
+#define __TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE
+#define __TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLE
+#define __TIM6_FORCE_RESET __HAL_RCC_TIM6_FORCE_RESET
+#define __TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESET
+#define __TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLE
+#define __TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLE
+#define __TIM7_CLK_SLEEP_DISABLE __HAL_RCC_TIM7_CLK_SLEEP_DISABLE
+#define __TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLE
+#define __TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESET
+#define __TIM7_RELEASE_RESET __HAL_RCC_TIM7_RELEASE_RESET
+#define __TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLE
+#define __TIM8_CLK_ENABLE __HAL_RCC_TIM8_CLK_ENABLE
+#define __TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLE
+#define __TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE
+#define __TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESET
+#define __TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESET
+#define __TIM9_CLK_DISABLE __HAL_RCC_TIM9_CLK_DISABLE
+#define __TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLE
+#define __TIM9_FORCE_RESET __HAL_RCC_TIM9_FORCE_RESET
+#define __TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESET
+#define __TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLE
+#define __TSC_CLK_ENABLE __HAL_RCC_TSC_CLK_ENABLE
+#define __TSC_CLK_SLEEP_DISABLE __HAL_RCC_TSC_CLK_SLEEP_DISABLE
+#define __TSC_CLK_SLEEP_ENABLE __HAL_RCC_TSC_CLK_SLEEP_ENABLE
+#define __TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESET
+#define __TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESET
+#define __UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE
+#define __UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE
+#define __UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE
+#define __UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE
+#define __UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET
+#define __UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET
+#define __UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE
+#define __UART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE
+#define __UART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE
+#define __UART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE
+#define __UART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET
+#define __UART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET
+#define __USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLE
+#define __USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLE
+#define __USART1_CLK_SLEEP_DISABLE __HAL_RCC_USART1_CLK_SLEEP_DISABLE
+#define __USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLE
+#define __USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESET
+#define __USART1_RELEASE_RESET __HAL_RCC_USART1_RELEASE_RESET
+#define __USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLE
+#define __USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLE
+#define __USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLE
+#define __USART2_CLK_SLEEP_ENABLE __HAL_RCC_USART2_CLK_SLEEP_ENABLE
+#define __USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESET
+#define __USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESET
+#define __USART3_CLK_DISABLE __HAL_RCC_USART3_CLK_DISABLE
+#define __USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLE
+#define __USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLE
+#define __USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLE
+#define __USART3_FORCE_RESET __HAL_RCC_USART3_FORCE_RESET
+#define __USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESET
+#define __USART4_CLK_DISABLE        __HAL_RCC_UART4_CLK_DISABLE
+#define __USART4_CLK_ENABLE         __HAL_RCC_UART4_CLK_ENABLE
+#define __USART4_CLK_SLEEP_ENABLE   __HAL_RCC_UART4_CLK_SLEEP_ENABLE
+#define __USART4_CLK_SLEEP_DISABLE  __HAL_RCC_UART4_CLK_SLEEP_DISABLE
+#define __USART4_FORCE_RESET        __HAL_RCC_UART4_FORCE_RESET
+#define __USART4_RELEASE_RESET      __HAL_RCC_UART4_RELEASE_RESET
+#define __USART5_CLK_DISABLE        __HAL_RCC_UART5_CLK_DISABLE
+#define __USART5_CLK_ENABLE         __HAL_RCC_UART5_CLK_ENABLE
+#define __USART5_CLK_SLEEP_ENABLE   __HAL_RCC_UART5_CLK_SLEEP_ENABLE
+#define __USART5_CLK_SLEEP_DISABLE  __HAL_RCC_UART5_CLK_SLEEP_DISABLE
+#define __USART5_FORCE_RESET        __HAL_RCC_UART5_FORCE_RESET
+#define __USART5_RELEASE_RESET      __HAL_RCC_UART5_RELEASE_RESET
+#define __USART7_CLK_DISABLE        __HAL_RCC_UART7_CLK_DISABLE
+#define __USART7_CLK_ENABLE         __HAL_RCC_UART7_CLK_ENABLE
+#define __USART7_FORCE_RESET        __HAL_RCC_UART7_FORCE_RESET
+#define __USART7_RELEASE_RESET      __HAL_RCC_UART7_RELEASE_RESET
+#define __USART8_CLK_DISABLE        __HAL_RCC_UART8_CLK_DISABLE
+#define __USART8_CLK_ENABLE         __HAL_RCC_UART8_CLK_ENABLE
+#define __USART8_FORCE_RESET        __HAL_RCC_UART8_FORCE_RESET
+#define __USART8_RELEASE_RESET      __HAL_RCC_UART8_RELEASE_RESET
+#define __USB_CLK_DISABLE         __HAL_RCC_USB_CLK_DISABLE
+#define __USB_CLK_ENABLE          __HAL_RCC_USB_CLK_ENABLE
+#define __USB_FORCE_RESET         __HAL_RCC_USB_FORCE_RESET
+#define __USB_CLK_SLEEP_ENABLE    __HAL_RCC_USB_CLK_SLEEP_ENABLE
+#define __USB_CLK_SLEEP_DISABLE   __HAL_RCC_USB_CLK_SLEEP_DISABLE
+#define __USB_OTG_FS_CLK_DISABLE __HAL_RCC_USB_OTG_FS_CLK_DISABLE
+#define __USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLE
+#define __USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESET
+
+#if defined(STM32H7)
+#define __HAL_RCC_WWDG_CLK_DISABLE   __HAL_RCC_WWDG1_CLK_DISABLE
+#define __HAL_RCC_WWDG_CLK_ENABLE   __HAL_RCC_WWDG1_CLK_ENABLE
+#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE  __HAL_RCC_WWDG1_CLK_SLEEP_DISABLE
+#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE  __HAL_RCC_WWDG1_CLK_SLEEP_ENABLE
+
+#define __HAL_RCC_WWDG_FORCE_RESET    ((void)0U)  /* Not available on the STM32H7*/
+#define __HAL_RCC_WWDG_RELEASE_RESET ((void)0U) /* Not available on the STM32H7*/
+
+
+#define  __HAL_RCC_WWDG_IS_CLK_ENABLED    __HAL_RCC_WWDG1_IS_CLK_ENABLED
+#define  __HAL_RCC_WWDG_IS_CLK_DISABLED  __HAL_RCC_WWDG1_IS_CLK_DISABLED
+#endif
+
+#define __WWDG_CLK_DISABLE __HAL_RCC_WWDG_CLK_DISABLE
+#define __WWDG_CLK_ENABLE __HAL_RCC_WWDG_CLK_ENABLE
+#define __WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLE
+#define __WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG_CLK_SLEEP_ENABLE
+#define __WWDG_FORCE_RESET __HAL_RCC_WWDG_FORCE_RESET
+#define __WWDG_RELEASE_RESET __HAL_RCC_WWDG_RELEASE_RESET
+
+#define __TIM21_CLK_ENABLE   __HAL_RCC_TIM21_CLK_ENABLE
+#define __TIM21_CLK_DISABLE   __HAL_RCC_TIM21_CLK_DISABLE
+#define __TIM21_FORCE_RESET   __HAL_RCC_TIM21_FORCE_RESET
+#define __TIM21_RELEASE_RESET  __HAL_RCC_TIM21_RELEASE_RESET
+#define __TIM21_CLK_SLEEP_ENABLE   __HAL_RCC_TIM21_CLK_SLEEP_ENABLE
+#define __TIM21_CLK_SLEEP_DISABLE   __HAL_RCC_TIM21_CLK_SLEEP_DISABLE
+#define __TIM22_CLK_ENABLE   __HAL_RCC_TIM22_CLK_ENABLE
+#define __TIM22_CLK_DISABLE   __HAL_RCC_TIM22_CLK_DISABLE
+#define __TIM22_FORCE_RESET   __HAL_RCC_TIM22_FORCE_RESET
+#define __TIM22_RELEASE_RESET  __HAL_RCC_TIM22_RELEASE_RESET
+#define __TIM22_CLK_SLEEP_ENABLE   __HAL_RCC_TIM22_CLK_SLEEP_ENABLE
+#define __TIM22_CLK_SLEEP_DISABLE   __HAL_RCC_TIM22_CLK_SLEEP_DISABLE
+#define __CRS_CLK_DISABLE __HAL_RCC_CRS_CLK_DISABLE
+#define __CRS_CLK_ENABLE __HAL_RCC_CRS_CLK_ENABLE
+#define __CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLE
+#define __CRS_CLK_SLEEP_ENABLE __HAL_RCC_CRS_CLK_SLEEP_ENABLE
+#define __CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESET
+#define __CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESET
+#define __RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCE
+#define __RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASE
+
+#define __USB_OTG_FS_FORCE_RESET  __HAL_RCC_USB_OTG_FS_FORCE_RESET
+#define __USB_OTG_FS_RELEASE_RESET  __HAL_RCC_USB_OTG_FS_RELEASE_RESET
+#define __USB_OTG_FS_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
+#define __USB_OTG_FS_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
+#define __USB_OTG_HS_CLK_DISABLE  __HAL_RCC_USB_OTG_HS_CLK_DISABLE
+#define __USB_OTG_HS_CLK_ENABLE          __HAL_RCC_USB_OTG_HS_CLK_ENABLE
+#define __USB_OTG_HS_ULPI_CLK_ENABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
+#define __USB_OTG_HS_ULPI_CLK_DISABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
+#define __TIM9_CLK_SLEEP_ENABLE          __HAL_RCC_TIM9_CLK_SLEEP_ENABLE
+#define __TIM9_CLK_SLEEP_DISABLE  __HAL_RCC_TIM9_CLK_SLEEP_DISABLE
+#define __TIM10_CLK_SLEEP_ENABLE  __HAL_RCC_TIM10_CLK_SLEEP_ENABLE
+#define __TIM10_CLK_SLEEP_DISABLE  __HAL_RCC_TIM10_CLK_SLEEP_DISABLE
+#define __TIM11_CLK_SLEEP_ENABLE  __HAL_RCC_TIM11_CLK_SLEEP_ENABLE
+#define __TIM11_CLK_SLEEP_DISABLE  __HAL_RCC_TIM11_CLK_SLEEP_DISABLE
+#define __ETHMACPTP_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE
+#define __ETHMACPTP_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE
+#define __ETHMACPTP_CLK_ENABLE          __HAL_RCC_ETHMACPTP_CLK_ENABLE
+#define __ETHMACPTP_CLK_DISABLE          __HAL_RCC_ETHMACPTP_CLK_DISABLE
+#define __HASH_CLK_ENABLE          __HAL_RCC_HASH_CLK_ENABLE
+#define __HASH_FORCE_RESET          __HAL_RCC_HASH_FORCE_RESET
+#define __HASH_RELEASE_RESET          __HAL_RCC_HASH_RELEASE_RESET
+#define __HASH_CLK_SLEEP_ENABLE          __HAL_RCC_HASH_CLK_SLEEP_ENABLE
+#define __HASH_CLK_SLEEP_DISABLE  __HAL_RCC_HASH_CLK_SLEEP_DISABLE
+#define __HASH_CLK_DISABLE            __HAL_RCC_HASH_CLK_DISABLE
+#define __SPI5_CLK_ENABLE          __HAL_RCC_SPI5_CLK_ENABLE
+#define __SPI5_CLK_DISABLE              __HAL_RCC_SPI5_CLK_DISABLE
+#define __SPI5_FORCE_RESET          __HAL_RCC_SPI5_FORCE_RESET
+#define __SPI5_RELEASE_RESET          __HAL_RCC_SPI5_RELEASE_RESET
+#define __SPI5_CLK_SLEEP_ENABLE          __HAL_RCC_SPI5_CLK_SLEEP_ENABLE
+#define __SPI5_CLK_SLEEP_DISABLE  __HAL_RCC_SPI5_CLK_SLEEP_DISABLE
+#define __SPI6_CLK_ENABLE          __HAL_RCC_SPI6_CLK_ENABLE
+#define __SPI6_CLK_DISABLE          __HAL_RCC_SPI6_CLK_DISABLE
+#define __SPI6_FORCE_RESET          __HAL_RCC_SPI6_FORCE_RESET
+#define __SPI6_RELEASE_RESET         __HAL_RCC_SPI6_RELEASE_RESET
+#define __SPI6_CLK_SLEEP_ENABLE          __HAL_RCC_SPI6_CLK_SLEEP_ENABLE
+#define __SPI6_CLK_SLEEP_DISABLE  __HAL_RCC_SPI6_CLK_SLEEP_DISABLE
+#define __LTDC_CLK_ENABLE          __HAL_RCC_LTDC_CLK_ENABLE
+#define __LTDC_CLK_DISABLE          __HAL_RCC_LTDC_CLK_DISABLE
+#define __LTDC_FORCE_RESET          __HAL_RCC_LTDC_FORCE_RESET
+#define __LTDC_RELEASE_RESET          __HAL_RCC_LTDC_RELEASE_RESET
+#define __LTDC_CLK_SLEEP_ENABLE          __HAL_RCC_LTDC_CLK_SLEEP_ENABLE
+#define __ETHMAC_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE
+#define __ETHMAC_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE
+#define __ETHMACTX_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE
+#define __ETHMACTX_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE
+#define __ETHMACRX_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE
+#define __ETHMACRX_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE
+#define __TIM12_CLK_SLEEP_ENABLE  __HAL_RCC_TIM12_CLK_SLEEP_ENABLE
+#define __TIM12_CLK_SLEEP_DISABLE  __HAL_RCC_TIM12_CLK_SLEEP_DISABLE
+#define __TIM13_CLK_SLEEP_ENABLE  __HAL_RCC_TIM13_CLK_SLEEP_ENABLE
+#define __TIM13_CLK_SLEEP_DISABLE  __HAL_RCC_TIM13_CLK_SLEEP_DISABLE
+#define __TIM14_CLK_SLEEP_ENABLE  __HAL_RCC_TIM14_CLK_SLEEP_ENABLE
+#define __TIM14_CLK_SLEEP_DISABLE  __HAL_RCC_TIM14_CLK_SLEEP_DISABLE
+#define __BKPSRAM_CLK_ENABLE          __HAL_RCC_BKPSRAM_CLK_ENABLE
+#define __BKPSRAM_CLK_DISABLE          __HAL_RCC_BKPSRAM_CLK_DISABLE
+#define __BKPSRAM_CLK_SLEEP_ENABLE  __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
+#define __BKPSRAM_CLK_SLEEP_DISABLE  __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
+#define __CCMDATARAMEN_CLK_ENABLE  __HAL_RCC_CCMDATARAMEN_CLK_ENABLE
+#define __CCMDATARAMEN_CLK_DISABLE  __HAL_RCC_CCMDATARAMEN_CLK_DISABLE
+#define __USART6_CLK_ENABLE          __HAL_RCC_USART6_CLK_ENABLE
+#define __USART6_CLK_DISABLE          __HAL_RCC_USART6_CLK_DISABLE
+#define __USART6_FORCE_RESET        __HAL_RCC_USART6_FORCE_RESET
+#define __USART6_RELEASE_RESET        __HAL_RCC_USART6_RELEASE_RESET
+#define __USART6_CLK_SLEEP_ENABLE  __HAL_RCC_USART6_CLK_SLEEP_ENABLE
+#define __USART6_CLK_SLEEP_DISABLE  __HAL_RCC_USART6_CLK_SLEEP_DISABLE
+#define __SPI4_CLK_ENABLE          __HAL_RCC_SPI4_CLK_ENABLE
+#define __SPI4_CLK_DISABLE          __HAL_RCC_SPI4_CLK_DISABLE
+#define __SPI4_FORCE_RESET          __HAL_RCC_SPI4_FORCE_RESET
+#define __SPI4_RELEASE_RESET        __HAL_RCC_SPI4_RELEASE_RESET
+#define __SPI4_CLK_SLEEP_ENABLE   __HAL_RCC_SPI4_CLK_SLEEP_ENABLE
+#define __SPI4_CLK_SLEEP_DISABLE  __HAL_RCC_SPI4_CLK_SLEEP_DISABLE
+#define __GPIOI_CLK_ENABLE          __HAL_RCC_GPIOI_CLK_ENABLE
+#define __GPIOI_CLK_DISABLE          __HAL_RCC_GPIOI_CLK_DISABLE
+#define __GPIOI_FORCE_RESET          __HAL_RCC_GPIOI_FORCE_RESET
+#define __GPIOI_RELEASE_RESET          __HAL_RCC_GPIOI_RELEASE_RESET
+#define __GPIOI_CLK_SLEEP_ENABLE  __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE
+#define __GPIOI_CLK_SLEEP_DISABLE  __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE
+#define __GPIOJ_CLK_ENABLE          __HAL_RCC_GPIOJ_CLK_ENABLE
+#define __GPIOJ_CLK_DISABLE          __HAL_RCC_GPIOJ_CLK_DISABLE
+#define __GPIOJ_FORCE_RESET         __HAL_RCC_GPIOJ_FORCE_RESET
+#define __GPIOJ_RELEASE_RESET          __HAL_RCC_GPIOJ_RELEASE_RESET
+#define __GPIOJ_CLK_SLEEP_ENABLE  __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE
+#define __GPIOJ_CLK_SLEEP_DISABLE  __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE
+#define __GPIOK_CLK_ENABLE          __HAL_RCC_GPIOK_CLK_ENABLE
+#define __GPIOK_CLK_DISABLE          __HAL_RCC_GPIOK_CLK_DISABLE
+#define __GPIOK_RELEASE_RESET          __HAL_RCC_GPIOK_RELEASE_RESET
+#define __GPIOK_CLK_SLEEP_ENABLE  __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE
+#define __GPIOK_CLK_SLEEP_DISABLE  __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE
+#define __ETH_CLK_ENABLE          __HAL_RCC_ETH_CLK_ENABLE
+#define __ETH_CLK_DISABLE          __HAL_RCC_ETH_CLK_DISABLE
+#define __DCMI_CLK_ENABLE          __HAL_RCC_DCMI_CLK_ENABLE
+#define __DCMI_CLK_DISABLE          __HAL_RCC_DCMI_CLK_DISABLE
+#define __DCMI_FORCE_RESET          __HAL_RCC_DCMI_FORCE_RESET
+#define __DCMI_RELEASE_RESET          __HAL_RCC_DCMI_RELEASE_RESET
+#define __DCMI_CLK_SLEEP_ENABLE   __HAL_RCC_DCMI_CLK_SLEEP_ENABLE
+#define __DCMI_CLK_SLEEP_DISABLE  __HAL_RCC_DCMI_CLK_SLEEP_DISABLE
+#define __UART7_CLK_ENABLE          __HAL_RCC_UART7_CLK_ENABLE
+#define __UART7_CLK_DISABLE          __HAL_RCC_UART7_CLK_DISABLE
+#define __UART7_RELEASE_RESET       __HAL_RCC_UART7_RELEASE_RESET
+#define __UART7_FORCE_RESET       __HAL_RCC_UART7_FORCE_RESET
+#define __UART7_CLK_SLEEP_ENABLE  __HAL_RCC_UART7_CLK_SLEEP_ENABLE
+#define __UART7_CLK_SLEEP_DISABLE  __HAL_RCC_UART7_CLK_SLEEP_DISABLE
+#define __UART8_CLK_ENABLE          __HAL_RCC_UART8_CLK_ENABLE
+#define __UART8_CLK_DISABLE          __HAL_RCC_UART8_CLK_DISABLE
+#define __UART8_FORCE_RESET          __HAL_RCC_UART8_FORCE_RESET
+#define __UART8_RELEASE_RESET          __HAL_RCC_UART8_RELEASE_RESET
+#define __UART8_CLK_SLEEP_ENABLE  __HAL_RCC_UART8_CLK_SLEEP_ENABLE
+#define __UART8_CLK_SLEEP_DISABLE  __HAL_RCC_UART8_CLK_SLEEP_DISABLE
+#define __OTGHS_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
+#define __OTGHS_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
+#define __OTGHS_FORCE_RESET          __HAL_RCC_USB_OTG_HS_FORCE_RESET
+#define __OTGHS_RELEASE_RESET          __HAL_RCC_USB_OTG_HS_RELEASE_RESET
+#define __OTGHSULPI_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
+#define __OTGHSULPI_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
+#define __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
+#define __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
+#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED
+#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED
+#define __HAL_RCC_OTGHS_FORCE_RESET          __HAL_RCC_USB_OTG_HS_FORCE_RESET
+#define __HAL_RCC_OTGHS_RELEASE_RESET          __HAL_RCC_USB_OTG_HS_RELEASE_RESET
+#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE      __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
+#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE     __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
+#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED  __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED
+#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED
+#define __SRAM3_CLK_SLEEP_ENABLE       __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE
+#define __CAN2_CLK_SLEEP_ENABLE        __HAL_RCC_CAN2_CLK_SLEEP_ENABLE
+#define __CAN2_CLK_SLEEP_DISABLE       __HAL_RCC_CAN2_CLK_SLEEP_DISABLE
+#define __DAC_CLK_SLEEP_ENABLE         __HAL_RCC_DAC_CLK_SLEEP_ENABLE
+#define __DAC_CLK_SLEEP_DISABLE        __HAL_RCC_DAC_CLK_SLEEP_DISABLE
+#define __ADC2_CLK_SLEEP_ENABLE        __HAL_RCC_ADC2_CLK_SLEEP_ENABLE
+#define __ADC2_CLK_SLEEP_DISABLE       __HAL_RCC_ADC2_CLK_SLEEP_DISABLE
+#define __ADC3_CLK_SLEEP_ENABLE        __HAL_RCC_ADC3_CLK_SLEEP_ENABLE
+#define __ADC3_CLK_SLEEP_DISABLE       __HAL_RCC_ADC3_CLK_SLEEP_DISABLE
+#define __FSMC_FORCE_RESET             __HAL_RCC_FSMC_FORCE_RESET
+#define __FSMC_RELEASE_RESET           __HAL_RCC_FSMC_RELEASE_RESET
+#define __FSMC_CLK_SLEEP_ENABLE        __HAL_RCC_FSMC_CLK_SLEEP_ENABLE
+#define __FSMC_CLK_SLEEP_DISABLE       __HAL_RCC_FSMC_CLK_SLEEP_DISABLE
+#define __SDIO_FORCE_RESET             __HAL_RCC_SDIO_FORCE_RESET
+#define __SDIO_RELEASE_RESET           __HAL_RCC_SDIO_RELEASE_RESET
+#define __SDIO_CLK_SLEEP_DISABLE       __HAL_RCC_SDIO_CLK_SLEEP_DISABLE
+#define __SDIO_CLK_SLEEP_ENABLE        __HAL_RCC_SDIO_CLK_SLEEP_ENABLE
+#define __DMA2D_CLK_ENABLE             __HAL_RCC_DMA2D_CLK_ENABLE
+#define __DMA2D_CLK_DISABLE            __HAL_RCC_DMA2D_CLK_DISABLE
+#define __DMA2D_FORCE_RESET            __HAL_RCC_DMA2D_FORCE_RESET
+#define __DMA2D_RELEASE_RESET          __HAL_RCC_DMA2D_RELEASE_RESET
+#define __DMA2D_CLK_SLEEP_ENABLE       __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE
+#define __DMA2D_CLK_SLEEP_DISABLE      __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE
+
+/* alias define maintained for legacy */
+#define __HAL_RCC_OTGFS_FORCE_RESET    __HAL_RCC_USB_OTG_FS_FORCE_RESET
+#define __HAL_RCC_OTGFS_RELEASE_RESET  __HAL_RCC_USB_OTG_FS_RELEASE_RESET
+
+#define __ADC12_CLK_ENABLE          __HAL_RCC_ADC12_CLK_ENABLE
+#define __ADC12_CLK_DISABLE         __HAL_RCC_ADC12_CLK_DISABLE
+#define __ADC34_CLK_ENABLE          __HAL_RCC_ADC34_CLK_ENABLE
+#define __ADC34_CLK_DISABLE         __HAL_RCC_ADC34_CLK_DISABLE
+#define __DAC2_CLK_ENABLE           __HAL_RCC_DAC2_CLK_ENABLE
+#define __DAC2_CLK_DISABLE          __HAL_RCC_DAC2_CLK_DISABLE
+#define __TIM18_CLK_ENABLE          __HAL_RCC_TIM18_CLK_ENABLE
+#define __TIM18_CLK_DISABLE         __HAL_RCC_TIM18_CLK_DISABLE
+#define __TIM19_CLK_ENABLE          __HAL_RCC_TIM19_CLK_ENABLE
+#define __TIM19_CLK_DISABLE         __HAL_RCC_TIM19_CLK_DISABLE
+#define __TIM20_CLK_ENABLE          __HAL_RCC_TIM20_CLK_ENABLE
+#define __TIM20_CLK_DISABLE         __HAL_RCC_TIM20_CLK_DISABLE
+#define __HRTIM1_CLK_ENABLE         __HAL_RCC_HRTIM1_CLK_ENABLE
+#define __HRTIM1_CLK_DISABLE        __HAL_RCC_HRTIM1_CLK_DISABLE
+#define __SDADC1_CLK_ENABLE         __HAL_RCC_SDADC1_CLK_ENABLE
+#define __SDADC2_CLK_ENABLE         __HAL_RCC_SDADC2_CLK_ENABLE
+#define __SDADC3_CLK_ENABLE         __HAL_RCC_SDADC3_CLK_ENABLE
+#define __SDADC1_CLK_DISABLE        __HAL_RCC_SDADC1_CLK_DISABLE
+#define __SDADC2_CLK_DISABLE        __HAL_RCC_SDADC2_CLK_DISABLE
+#define __SDADC3_CLK_DISABLE        __HAL_RCC_SDADC3_CLK_DISABLE
+
+#define __ADC12_FORCE_RESET         __HAL_RCC_ADC12_FORCE_RESET
+#define __ADC12_RELEASE_RESET       __HAL_RCC_ADC12_RELEASE_RESET
+#define __ADC34_FORCE_RESET         __HAL_RCC_ADC34_FORCE_RESET
+#define __ADC34_RELEASE_RESET       __HAL_RCC_ADC34_RELEASE_RESET
+#define __DAC2_FORCE_RESET          __HAL_RCC_DAC2_FORCE_RESET
+#define __DAC2_RELEASE_RESET        __HAL_RCC_DAC2_RELEASE_RESET
+#define __TIM18_FORCE_RESET         __HAL_RCC_TIM18_FORCE_RESET
+#define __TIM18_RELEASE_RESET       __HAL_RCC_TIM18_RELEASE_RESET
+#define __TIM19_FORCE_RESET         __HAL_RCC_TIM19_FORCE_RESET
+#define __TIM19_RELEASE_RESET       __HAL_RCC_TIM19_RELEASE_RESET
+#define __TIM20_FORCE_RESET         __HAL_RCC_TIM20_FORCE_RESET
+#define __TIM20_RELEASE_RESET       __HAL_RCC_TIM20_RELEASE_RESET
+#define __HRTIM1_FORCE_RESET        __HAL_RCC_HRTIM1_FORCE_RESET
+#define __HRTIM1_RELEASE_RESET      __HAL_RCC_HRTIM1_RELEASE_RESET
+#define __SDADC1_FORCE_RESET        __HAL_RCC_SDADC1_FORCE_RESET
+#define __SDADC2_FORCE_RESET        __HAL_RCC_SDADC2_FORCE_RESET
+#define __SDADC3_FORCE_RESET        __HAL_RCC_SDADC3_FORCE_RESET
+#define __SDADC1_RELEASE_RESET      __HAL_RCC_SDADC1_RELEASE_RESET
+#define __SDADC2_RELEASE_RESET      __HAL_RCC_SDADC2_RELEASE_RESET
+#define __SDADC3_RELEASE_RESET      __HAL_RCC_SDADC3_RELEASE_RESET
+
+#define __ADC1_IS_CLK_ENABLED       __HAL_RCC_ADC1_IS_CLK_ENABLED
+#define __ADC1_IS_CLK_DISABLED      __HAL_RCC_ADC1_IS_CLK_DISABLED
+#define __ADC12_IS_CLK_ENABLED      __HAL_RCC_ADC12_IS_CLK_ENABLED
+#define __ADC12_IS_CLK_DISABLED     __HAL_RCC_ADC12_IS_CLK_DISABLED
+#define __ADC34_IS_CLK_ENABLED      __HAL_RCC_ADC34_IS_CLK_ENABLED
+#define __ADC34_IS_CLK_DISABLED     __HAL_RCC_ADC34_IS_CLK_DISABLED
+#define __CEC_IS_CLK_ENABLED        __HAL_RCC_CEC_IS_CLK_ENABLED
+#define __CEC_IS_CLK_DISABLED       __HAL_RCC_CEC_IS_CLK_DISABLED
+#define __CRC_IS_CLK_ENABLED        __HAL_RCC_CRC_IS_CLK_ENABLED
+#define __CRC_IS_CLK_DISABLED       __HAL_RCC_CRC_IS_CLK_DISABLED
+#define __DAC1_IS_CLK_ENABLED       __HAL_RCC_DAC1_IS_CLK_ENABLED
+#define __DAC1_IS_CLK_DISABLED      __HAL_RCC_DAC1_IS_CLK_DISABLED
+#define __DAC2_IS_CLK_ENABLED       __HAL_RCC_DAC2_IS_CLK_ENABLED
+#define __DAC2_IS_CLK_DISABLED      __HAL_RCC_DAC2_IS_CLK_DISABLED
+#define __DMA1_IS_CLK_ENABLED       __HAL_RCC_DMA1_IS_CLK_ENABLED
+#define __DMA1_IS_CLK_DISABLED      __HAL_RCC_DMA1_IS_CLK_DISABLED
+#define __DMA2_IS_CLK_ENABLED       __HAL_RCC_DMA2_IS_CLK_ENABLED
+#define __DMA2_IS_CLK_DISABLED      __HAL_RCC_DMA2_IS_CLK_DISABLED
+#define __FLITF_IS_CLK_ENABLED      __HAL_RCC_FLITF_IS_CLK_ENABLED
+#define __FLITF_IS_CLK_DISABLED     __HAL_RCC_FLITF_IS_CLK_DISABLED
+#define __FMC_IS_CLK_ENABLED        __HAL_RCC_FMC_IS_CLK_ENABLED
+#define __FMC_IS_CLK_DISABLED       __HAL_RCC_FMC_IS_CLK_DISABLED
+#define __GPIOA_IS_CLK_ENABLED      __HAL_RCC_GPIOA_IS_CLK_ENABLED
+#define __GPIOA_IS_CLK_DISABLED     __HAL_RCC_GPIOA_IS_CLK_DISABLED
+#define __GPIOB_IS_CLK_ENABLED      __HAL_RCC_GPIOB_IS_CLK_ENABLED
+#define __GPIOB_IS_CLK_DISABLED     __HAL_RCC_GPIOB_IS_CLK_DISABLED
+#define __GPIOC_IS_CLK_ENABLED      __HAL_RCC_GPIOC_IS_CLK_ENABLED
+#define __GPIOC_IS_CLK_DISABLED     __HAL_RCC_GPIOC_IS_CLK_DISABLED
+#define __GPIOD_IS_CLK_ENABLED      __HAL_RCC_GPIOD_IS_CLK_ENABLED
+#define __GPIOD_IS_CLK_DISABLED     __HAL_RCC_GPIOD_IS_CLK_DISABLED
+#define __GPIOE_IS_CLK_ENABLED      __HAL_RCC_GPIOE_IS_CLK_ENABLED
+#define __GPIOE_IS_CLK_DISABLED     __HAL_RCC_GPIOE_IS_CLK_DISABLED
+#define __GPIOF_IS_CLK_ENABLED      __HAL_RCC_GPIOF_IS_CLK_ENABLED
+#define __GPIOF_IS_CLK_DISABLED     __HAL_RCC_GPIOF_IS_CLK_DISABLED
+#define __GPIOG_IS_CLK_ENABLED      __HAL_RCC_GPIOG_IS_CLK_ENABLED
+#define __GPIOG_IS_CLK_DISABLED     __HAL_RCC_GPIOG_IS_CLK_DISABLED
+#define __GPIOH_IS_CLK_ENABLED      __HAL_RCC_GPIOH_IS_CLK_ENABLED
+#define __GPIOH_IS_CLK_DISABLED     __HAL_RCC_GPIOH_IS_CLK_DISABLED
+#define __HRTIM1_IS_CLK_ENABLED     __HAL_RCC_HRTIM1_IS_CLK_ENABLED
+#define __HRTIM1_IS_CLK_DISABLED    __HAL_RCC_HRTIM1_IS_CLK_DISABLED
+#define __I2C1_IS_CLK_ENABLED       __HAL_RCC_I2C1_IS_CLK_ENABLED
+#define __I2C1_IS_CLK_DISABLED      __HAL_RCC_I2C1_IS_CLK_DISABLED
+#define __I2C2_IS_CLK_ENABLED       __HAL_RCC_I2C2_IS_CLK_ENABLED
+#define __I2C2_IS_CLK_DISABLED      __HAL_RCC_I2C2_IS_CLK_DISABLED
+#define __I2C3_IS_CLK_ENABLED       __HAL_RCC_I2C3_IS_CLK_ENABLED
+#define __I2C3_IS_CLK_DISABLED      __HAL_RCC_I2C3_IS_CLK_DISABLED
+#define __PWR_IS_CLK_ENABLED        __HAL_RCC_PWR_IS_CLK_ENABLED
+#define __PWR_IS_CLK_DISABLED       __HAL_RCC_PWR_IS_CLK_DISABLED
+#define __SYSCFG_IS_CLK_ENABLED     __HAL_RCC_SYSCFG_IS_CLK_ENABLED
+#define __SYSCFG_IS_CLK_DISABLED    __HAL_RCC_SYSCFG_IS_CLK_DISABLED
+#define __SPI1_IS_CLK_ENABLED       __HAL_RCC_SPI1_IS_CLK_ENABLED
+#define __SPI1_IS_CLK_DISABLED      __HAL_RCC_SPI1_IS_CLK_DISABLED
+#define __SPI2_IS_CLK_ENABLED       __HAL_RCC_SPI2_IS_CLK_ENABLED
+#define __SPI2_IS_CLK_DISABLED      __HAL_RCC_SPI2_IS_CLK_DISABLED
+#define __SPI3_IS_CLK_ENABLED       __HAL_RCC_SPI3_IS_CLK_ENABLED
+#define __SPI3_IS_CLK_DISABLED      __HAL_RCC_SPI3_IS_CLK_DISABLED
+#define __SPI4_IS_CLK_ENABLED       __HAL_RCC_SPI4_IS_CLK_ENABLED
+#define __SPI4_IS_CLK_DISABLED      __HAL_RCC_SPI4_IS_CLK_DISABLED
+#define __SDADC1_IS_CLK_ENABLED     __HAL_RCC_SDADC1_IS_CLK_ENABLED
+#define __SDADC1_IS_CLK_DISABLED    __HAL_RCC_SDADC1_IS_CLK_DISABLED
+#define __SDADC2_IS_CLK_ENABLED     __HAL_RCC_SDADC2_IS_CLK_ENABLED
+#define __SDADC2_IS_CLK_DISABLED    __HAL_RCC_SDADC2_IS_CLK_DISABLED
+#define __SDADC3_IS_CLK_ENABLED     __HAL_RCC_SDADC3_IS_CLK_ENABLED
+#define __SDADC3_IS_CLK_DISABLED    __HAL_RCC_SDADC3_IS_CLK_DISABLED
+#define __SRAM_IS_CLK_ENABLED       __HAL_RCC_SRAM_IS_CLK_ENABLED
+#define __SRAM_IS_CLK_DISABLED      __HAL_RCC_SRAM_IS_CLK_DISABLED
+#define __TIM1_IS_CLK_ENABLED       __HAL_RCC_TIM1_IS_CLK_ENABLED
+#define __TIM1_IS_CLK_DISABLED      __HAL_RCC_TIM1_IS_CLK_DISABLED
+#define __TIM2_IS_CLK_ENABLED       __HAL_RCC_TIM2_IS_CLK_ENABLED
+#define __TIM2_IS_CLK_DISABLED      __HAL_RCC_TIM2_IS_CLK_DISABLED
+#define __TIM3_IS_CLK_ENABLED       __HAL_RCC_TIM3_IS_CLK_ENABLED
+#define __TIM3_IS_CLK_DISABLED      __HAL_RCC_TIM3_IS_CLK_DISABLED
+#define __TIM4_IS_CLK_ENABLED       __HAL_RCC_TIM4_IS_CLK_ENABLED
+#define __TIM4_IS_CLK_DISABLED      __HAL_RCC_TIM4_IS_CLK_DISABLED
+#define __TIM5_IS_CLK_ENABLED       __HAL_RCC_TIM5_IS_CLK_ENABLED
+#define __TIM5_IS_CLK_DISABLED      __HAL_RCC_TIM5_IS_CLK_DISABLED
+#define __TIM6_IS_CLK_ENABLED       __HAL_RCC_TIM6_IS_CLK_ENABLED
+#define __TIM6_IS_CLK_DISABLED      __HAL_RCC_TIM6_IS_CLK_DISABLED
+#define __TIM7_IS_CLK_ENABLED       __HAL_RCC_TIM7_IS_CLK_ENABLED
+#define __TIM7_IS_CLK_DISABLED      __HAL_RCC_TIM7_IS_CLK_DISABLED
+#define __TIM8_IS_CLK_ENABLED       __HAL_RCC_TIM8_IS_CLK_ENABLED
+#define __TIM8_IS_CLK_DISABLED      __HAL_RCC_TIM8_IS_CLK_DISABLED
+#define __TIM12_IS_CLK_ENABLED      __HAL_RCC_TIM12_IS_CLK_ENABLED
+#define __TIM12_IS_CLK_DISABLED     __HAL_RCC_TIM12_IS_CLK_DISABLED
+#define __TIM13_IS_CLK_ENABLED      __HAL_RCC_TIM13_IS_CLK_ENABLED
+#define __TIM13_IS_CLK_DISABLED     __HAL_RCC_TIM13_IS_CLK_DISABLED
+#define __TIM14_IS_CLK_ENABLED      __HAL_RCC_TIM14_IS_CLK_ENABLED
+#define __TIM14_IS_CLK_DISABLED     __HAL_RCC_TIM14_IS_CLK_DISABLED
+#define __TIM15_IS_CLK_ENABLED      __HAL_RCC_TIM15_IS_CLK_ENABLED
+#define __TIM15_IS_CLK_DISABLED     __HAL_RCC_TIM15_IS_CLK_DISABLED
+#define __TIM16_IS_CLK_ENABLED      __HAL_RCC_TIM16_IS_CLK_ENABLED
+#define __TIM16_IS_CLK_DISABLED     __HAL_RCC_TIM16_IS_CLK_DISABLED
+#define __TIM17_IS_CLK_ENABLED      __HAL_RCC_TIM17_IS_CLK_ENABLED
+#define __TIM17_IS_CLK_DISABLED     __HAL_RCC_TIM17_IS_CLK_DISABLED
+#define __TIM18_IS_CLK_ENABLED      __HAL_RCC_TIM18_IS_CLK_ENABLED
+#define __TIM18_IS_CLK_DISABLED     __HAL_RCC_TIM18_IS_CLK_DISABLED
+#define __TIM19_IS_CLK_ENABLED      __HAL_RCC_TIM19_IS_CLK_ENABLED
+#define __TIM19_IS_CLK_DISABLED     __HAL_RCC_TIM19_IS_CLK_DISABLED
+#define __TIM20_IS_CLK_ENABLED      __HAL_RCC_TIM20_IS_CLK_ENABLED
+#define __TIM20_IS_CLK_DISABLED     __HAL_RCC_TIM20_IS_CLK_DISABLED
+#define __TSC_IS_CLK_ENABLED        __HAL_RCC_TSC_IS_CLK_ENABLED
+#define __TSC_IS_CLK_DISABLED       __HAL_RCC_TSC_IS_CLK_DISABLED
+#define __UART4_IS_CLK_ENABLED      __HAL_RCC_UART4_IS_CLK_ENABLED
+#define __UART4_IS_CLK_DISABLED     __HAL_RCC_UART4_IS_CLK_DISABLED
+#define __UART5_IS_CLK_ENABLED      __HAL_RCC_UART5_IS_CLK_ENABLED
+#define __UART5_IS_CLK_DISABLED     __HAL_RCC_UART5_IS_CLK_DISABLED
+#define __USART1_IS_CLK_ENABLED     __HAL_RCC_USART1_IS_CLK_ENABLED
+#define __USART1_IS_CLK_DISABLED    __HAL_RCC_USART1_IS_CLK_DISABLED
+#define __USART2_IS_CLK_ENABLED     __HAL_RCC_USART2_IS_CLK_ENABLED
+#define __USART2_IS_CLK_DISABLED    __HAL_RCC_USART2_IS_CLK_DISABLED
+#define __USART3_IS_CLK_ENABLED     __HAL_RCC_USART3_IS_CLK_ENABLED
+#define __USART3_IS_CLK_DISABLED    __HAL_RCC_USART3_IS_CLK_DISABLED
+#define __USB_IS_CLK_ENABLED        __HAL_RCC_USB_IS_CLK_ENABLED
+#define __USB_IS_CLK_DISABLED       __HAL_RCC_USB_IS_CLK_DISABLED
+#define __WWDG_IS_CLK_ENABLED       __HAL_RCC_WWDG_IS_CLK_ENABLED
+#define __WWDG_IS_CLK_DISABLED      __HAL_RCC_WWDG_IS_CLK_DISABLED
+
+#if defined(STM32L1)
+#define __HAL_RCC_CRYP_CLK_DISABLE         __HAL_RCC_AES_CLK_DISABLE
+#define __HAL_RCC_CRYP_CLK_ENABLE          __HAL_RCC_AES_CLK_ENABLE
+#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE   __HAL_RCC_AES_CLK_SLEEP_DISABLE
+#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE    __HAL_RCC_AES_CLK_SLEEP_ENABLE
+#define __HAL_RCC_CRYP_FORCE_RESET         __HAL_RCC_AES_FORCE_RESET
+#define __HAL_RCC_CRYP_RELEASE_RESET       __HAL_RCC_AES_RELEASE_RESET
+#endif /* STM32L1 */
+
+#if defined(STM32F4)
+#define __HAL_RCC_SDMMC1_FORCE_RESET       __HAL_RCC_SDIO_FORCE_RESET
+#define __HAL_RCC_SDMMC1_RELEASE_RESET     __HAL_RCC_SDIO_RELEASE_RESET
+#define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE  __HAL_RCC_SDIO_CLK_SLEEP_ENABLE
+#define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE
+#define __HAL_RCC_SDMMC1_CLK_ENABLE        __HAL_RCC_SDIO_CLK_ENABLE
+#define __HAL_RCC_SDMMC1_CLK_DISABLE       __HAL_RCC_SDIO_CLK_DISABLE
+#define __HAL_RCC_SDMMC1_IS_CLK_ENABLED    __HAL_RCC_SDIO_IS_CLK_ENABLED
+#define __HAL_RCC_SDMMC1_IS_CLK_DISABLED   __HAL_RCC_SDIO_IS_CLK_DISABLED
+#define Sdmmc1ClockSelection               SdioClockSelection
+#define RCC_PERIPHCLK_SDMMC1               RCC_PERIPHCLK_SDIO
+#define RCC_SDMMC1CLKSOURCE_CLK48          RCC_SDIOCLKSOURCE_CK48
+#define RCC_SDMMC1CLKSOURCE_SYSCLK         RCC_SDIOCLKSOURCE_SYSCLK
+#define __HAL_RCC_SDMMC1_CONFIG            __HAL_RCC_SDIO_CONFIG
+#define __HAL_RCC_GET_SDMMC1_SOURCE        __HAL_RCC_GET_SDIO_SOURCE
+#endif
+
+#if defined(STM32F7) || defined(STM32L4)
+#define __HAL_RCC_SDIO_FORCE_RESET         __HAL_RCC_SDMMC1_FORCE_RESET
+#define __HAL_RCC_SDIO_RELEASE_RESET       __HAL_RCC_SDMMC1_RELEASE_RESET
+#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE    __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE
+#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE   __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE
+#define __HAL_RCC_SDIO_CLK_ENABLE          __HAL_RCC_SDMMC1_CLK_ENABLE
+#define __HAL_RCC_SDIO_CLK_DISABLE         __HAL_RCC_SDMMC1_CLK_DISABLE
+#define __HAL_RCC_SDIO_IS_CLK_ENABLED      __HAL_RCC_SDMMC1_IS_CLK_ENABLED
+#define __HAL_RCC_SDIO_IS_CLK_DISABLED     __HAL_RCC_SDMMC1_IS_CLK_DISABLED
+#define SdioClockSelection                 Sdmmc1ClockSelection
+#define RCC_PERIPHCLK_SDIO                 RCC_PERIPHCLK_SDMMC1
+#define __HAL_RCC_SDIO_CONFIG              __HAL_RCC_SDMMC1_CONFIG
+#define __HAL_RCC_GET_SDIO_SOURCE          __HAL_RCC_GET_SDMMC1_SOURCE
+#endif
+
+#if defined(STM32F7)
+#define RCC_SDIOCLKSOURCE_CLK48             RCC_SDMMC1CLKSOURCE_CLK48
+#define RCC_SDIOCLKSOURCE_SYSCLK           RCC_SDMMC1CLKSOURCE_SYSCLK
+#endif
+
+#if defined(STM32H7)
+#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE()              __HAL_RCC_USB1_OTG_HS_CLK_ENABLE()
+#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()         __HAL_RCC_USB1_OTG_HS_ULPI_CLK_ENABLE()
+#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()             __HAL_RCC_USB1_OTG_HS_CLK_DISABLE()
+#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE()        __HAL_RCC_USB1_OTG_HS_ULPI_CLK_DISABLE()
+#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()             __HAL_RCC_USB1_OTG_HS_FORCE_RESET()
+#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()           __HAL_RCC_USB1_OTG_HS_RELEASE_RESET()
+#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()        __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_ENABLE()
+#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE()   __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE()
+#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()       __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_DISABLE()
+#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE()  __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE()
+
+#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()             __HAL_RCC_USB2_OTG_FS_CLK_ENABLE()
+#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_ENABLE()        __HAL_RCC_USB2_OTG_FS_ULPI_CLK_ENABLE()
+#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE()            __HAL_RCC_USB2_OTG_FS_CLK_DISABLE()
+#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_DISABLE()       __HAL_RCC_USB2_OTG_FS_ULPI_CLK_DISABLE()
+#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()            __HAL_RCC_USB2_OTG_FS_FORCE_RESET()
+#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET()          __HAL_RCC_USB2_OTG_FS_RELEASE_RESET()
+#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()       __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_ENABLE()
+#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_ENABLE()  __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE()
+#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE()      __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_DISABLE()
+#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_DISABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE()
+#endif
+
+#define __HAL_RCC_I2SCLK            __HAL_RCC_I2S_CONFIG
+#define __HAL_RCC_I2SCLK_CONFIG     __HAL_RCC_I2S_CONFIG
+
+#define __RCC_PLLSRC                RCC_GET_PLL_OSCSOURCE
+
+#define IS_RCC_MSIRANGE             IS_RCC_MSI_CLOCK_RANGE
+#define IS_RCC_RTCCLK_SOURCE        IS_RCC_RTCCLKSOURCE
+#define IS_RCC_SYSCLK_DIV           IS_RCC_HCLK
+#define IS_RCC_HCLK_DIV             IS_RCC_PCLK
+#define IS_RCC_PERIPHCLK            IS_RCC_PERIPHCLOCK
+
+#define RCC_IT_HSI14                RCC_IT_HSI14RDY
+
+#define RCC_IT_CSSLSE               RCC_IT_LSECSS
+#define RCC_IT_CSSHSE               RCC_IT_CSS
+
+#define RCC_PLLMUL_3                RCC_PLL_MUL3
+#define RCC_PLLMUL_4                RCC_PLL_MUL4
+#define RCC_PLLMUL_6                RCC_PLL_MUL6
+#define RCC_PLLMUL_8                RCC_PLL_MUL8
+#define RCC_PLLMUL_12               RCC_PLL_MUL12
+#define RCC_PLLMUL_16               RCC_PLL_MUL16
+#define RCC_PLLMUL_24               RCC_PLL_MUL24
+#define RCC_PLLMUL_32               RCC_PLL_MUL32
+#define RCC_PLLMUL_48               RCC_PLL_MUL48
+
+#define RCC_PLLDIV_2                RCC_PLL_DIV2
+#define RCC_PLLDIV_3                RCC_PLL_DIV3
+#define RCC_PLLDIV_4                RCC_PLL_DIV4
+
+#define IS_RCC_MCOSOURCE            IS_RCC_MCO1SOURCE
+#define __HAL_RCC_MCO_CONFIG        __HAL_RCC_MCO1_CONFIG
+#define RCC_MCO_NODIV               RCC_MCODIV_1
+#define RCC_MCO_DIV1                RCC_MCODIV_1
+#define RCC_MCO_DIV2                RCC_MCODIV_2
+#define RCC_MCO_DIV4                RCC_MCODIV_4
+#define RCC_MCO_DIV8                RCC_MCODIV_8
+#define RCC_MCO_DIV16               RCC_MCODIV_16
+#define RCC_MCO_DIV32               RCC_MCODIV_32
+#define RCC_MCO_DIV64               RCC_MCODIV_64
+#define RCC_MCO_DIV128              RCC_MCODIV_128
+#define RCC_MCOSOURCE_NONE          RCC_MCO1SOURCE_NOCLOCK
+#define RCC_MCOSOURCE_LSI           RCC_MCO1SOURCE_LSI
+#define RCC_MCOSOURCE_LSE           RCC_MCO1SOURCE_LSE
+#define RCC_MCOSOURCE_SYSCLK        RCC_MCO1SOURCE_SYSCLK
+#define RCC_MCOSOURCE_HSI           RCC_MCO1SOURCE_HSI
+#define RCC_MCOSOURCE_HSI14         RCC_MCO1SOURCE_HSI14
+#define RCC_MCOSOURCE_HSI48         RCC_MCO1SOURCE_HSI48
+#define RCC_MCOSOURCE_HSE           RCC_MCO1SOURCE_HSE
+#define RCC_MCOSOURCE_PLLCLK_DIV1   RCC_MCO1SOURCE_PLLCLK
+#define RCC_MCOSOURCE_PLLCLK_NODIV  RCC_MCO1SOURCE_PLLCLK
+#define RCC_MCOSOURCE_PLLCLK_DIV2   RCC_MCO1SOURCE_PLLCLK_DIV2
+
+#if defined(STM32L4) || defined(STM32WB) || defined(STM32G0) || defined(STM32G4) || defined(STM32L5) || defined(STM32WL)
+#define RCC_RTCCLKSOURCE_NO_CLK     RCC_RTCCLKSOURCE_NONE
+#else
+#define RCC_RTCCLKSOURCE_NONE       RCC_RTCCLKSOURCE_NO_CLK
+#endif
+
+#define RCC_USBCLK_PLLSAI1          RCC_USBCLKSOURCE_PLLSAI1
+#define RCC_USBCLK_PLL              RCC_USBCLKSOURCE_PLL
+#define RCC_USBCLK_MSI              RCC_USBCLKSOURCE_MSI
+#define RCC_USBCLKSOURCE_PLLCLK     RCC_USBCLKSOURCE_PLL
+#define RCC_USBPLLCLK_DIV1          RCC_USBCLKSOURCE_PLL
+#define RCC_USBPLLCLK_DIV1_5        RCC_USBCLKSOURCE_PLL_DIV1_5
+#define RCC_USBPLLCLK_DIV2          RCC_USBCLKSOURCE_PLL_DIV2
+#define RCC_USBPLLCLK_DIV3          RCC_USBCLKSOURCE_PLL_DIV3
+
+#define HSION_BitNumber        RCC_HSION_BIT_NUMBER
+#define HSION_BITNUMBER        RCC_HSION_BIT_NUMBER
+#define HSEON_BitNumber        RCC_HSEON_BIT_NUMBER
+#define HSEON_BITNUMBER        RCC_HSEON_BIT_NUMBER
+#define MSION_BITNUMBER        RCC_MSION_BIT_NUMBER
+#define CSSON_BitNumber        RCC_CSSON_BIT_NUMBER
+#define CSSON_BITNUMBER        RCC_CSSON_BIT_NUMBER
+#define PLLON_BitNumber        RCC_PLLON_BIT_NUMBER
+#define PLLON_BITNUMBER        RCC_PLLON_BIT_NUMBER
+#define PLLI2SON_BitNumber     RCC_PLLI2SON_BIT_NUMBER
+#define I2SSRC_BitNumber       RCC_I2SSRC_BIT_NUMBER
+#define RTCEN_BitNumber        RCC_RTCEN_BIT_NUMBER
+#define RTCEN_BITNUMBER        RCC_RTCEN_BIT_NUMBER
+#define BDRST_BitNumber        RCC_BDRST_BIT_NUMBER
+#define BDRST_BITNUMBER        RCC_BDRST_BIT_NUMBER
+#define RTCRST_BITNUMBER       RCC_RTCRST_BIT_NUMBER
+#define LSION_BitNumber        RCC_LSION_BIT_NUMBER
+#define LSION_BITNUMBER        RCC_LSION_BIT_NUMBER
+#define LSEON_BitNumber        RCC_LSEON_BIT_NUMBER
+#define LSEON_BITNUMBER        RCC_LSEON_BIT_NUMBER
+#define LSEBYP_BITNUMBER       RCC_LSEBYP_BIT_NUMBER
+#define PLLSAION_BitNumber     RCC_PLLSAION_BIT_NUMBER
+#define TIMPRE_BitNumber       RCC_TIMPRE_BIT_NUMBER
+#define RMVF_BitNumber         RCC_RMVF_BIT_NUMBER
+#define RMVF_BITNUMBER         RCC_RMVF_BIT_NUMBER
+#define RCC_CR2_HSI14TRIM_BitNumber RCC_HSI14TRIM_BIT_NUMBER
+#define CR_BYTE2_ADDRESS       RCC_CR_BYTE2_ADDRESS
+#define CIR_BYTE1_ADDRESS      RCC_CIR_BYTE1_ADDRESS
+#define CIR_BYTE2_ADDRESS      RCC_CIR_BYTE2_ADDRESS
+#define BDCR_BYTE0_ADDRESS     RCC_BDCR_BYTE0_ADDRESS
+#define DBP_TIMEOUT_VALUE      RCC_DBP_TIMEOUT_VALUE
+#define LSE_TIMEOUT_VALUE      RCC_LSE_TIMEOUT_VALUE
+
+#define CR_HSION_BB            RCC_CR_HSION_BB
+#define CR_CSSON_BB            RCC_CR_CSSON_BB
+#define CR_PLLON_BB            RCC_CR_PLLON_BB
+#define CR_PLLI2SON_BB         RCC_CR_PLLI2SON_BB
+#define CR_MSION_BB            RCC_CR_MSION_BB
+#define CSR_LSION_BB           RCC_CSR_LSION_BB
+#define CSR_LSEON_BB           RCC_CSR_LSEON_BB
+#define CSR_LSEBYP_BB          RCC_CSR_LSEBYP_BB
+#define CSR_RTCEN_BB           RCC_CSR_RTCEN_BB
+#define CSR_RTCRST_BB          RCC_CSR_RTCRST_BB
+#define CFGR_I2SSRC_BB         RCC_CFGR_I2SSRC_BB
+#define BDCR_RTCEN_BB          RCC_BDCR_RTCEN_BB
+#define BDCR_BDRST_BB          RCC_BDCR_BDRST_BB
+#define CR_HSEON_BB            RCC_CR_HSEON_BB
+#define CSR_RMVF_BB            RCC_CSR_RMVF_BB
+#define CR_PLLSAION_BB         RCC_CR_PLLSAION_BB
+#define DCKCFGR_TIMPRE_BB      RCC_DCKCFGR_TIMPRE_BB
+
+#define __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER     __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE
+#define __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER    __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE
+#define __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB        __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE
+#define __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB       __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE
+#define __HAL_RCC_CRS_CALCULATE_RELOADVALUE         __HAL_RCC_CRS_RELOADVALUE_CALCULATE
+
+#define __HAL_RCC_GET_IT_SOURCE                     __HAL_RCC_GET_IT
+
+#define RCC_CRS_SYNCWARM       RCC_CRS_SYNCWARN
+#define RCC_CRS_TRIMOV         RCC_CRS_TRIMOVF
+
+#define RCC_PERIPHCLK_CK48               RCC_PERIPHCLK_CLK48
+#define RCC_CK48CLKSOURCE_PLLQ           RCC_CLK48CLKSOURCE_PLLQ
+#define RCC_CK48CLKSOURCE_PLLSAIP        RCC_CLK48CLKSOURCE_PLLSAIP
+#define RCC_CK48CLKSOURCE_PLLI2SQ        RCC_CLK48CLKSOURCE_PLLI2SQ
+#define IS_RCC_CK48CLKSOURCE             IS_RCC_CLK48CLKSOURCE
+#define RCC_SDIOCLKSOURCE_CK48           RCC_SDIOCLKSOURCE_CLK48
+
+#define __HAL_RCC_DFSDM_CLK_ENABLE             __HAL_RCC_DFSDM1_CLK_ENABLE
+#define __HAL_RCC_DFSDM_CLK_DISABLE            __HAL_RCC_DFSDM1_CLK_DISABLE
+#define __HAL_RCC_DFSDM_IS_CLK_ENABLED         __HAL_RCC_DFSDM1_IS_CLK_ENABLED
+#define __HAL_RCC_DFSDM_IS_CLK_DISABLED        __HAL_RCC_DFSDM1_IS_CLK_DISABLED
+#define __HAL_RCC_DFSDM_FORCE_RESET            __HAL_RCC_DFSDM1_FORCE_RESET
+#define __HAL_RCC_DFSDM_RELEASE_RESET          __HAL_RCC_DFSDM1_RELEASE_RESET
+#define __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE       __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE
+#define __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE      __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE
+#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED   __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED
+#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED  __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED
+#define DfsdmClockSelection         Dfsdm1ClockSelection
+#define RCC_PERIPHCLK_DFSDM         RCC_PERIPHCLK_DFSDM1
+#define RCC_DFSDMCLKSOURCE_PCLK     RCC_DFSDM1CLKSOURCE_PCLK2
+#define RCC_DFSDMCLKSOURCE_SYSCLK   RCC_DFSDM1CLKSOURCE_SYSCLK
+#define __HAL_RCC_DFSDM_CONFIG      __HAL_RCC_DFSDM1_CONFIG
+#define __HAL_RCC_GET_DFSDM_SOURCE  __HAL_RCC_GET_DFSDM1_SOURCE
+#define RCC_DFSDM1CLKSOURCE_PCLK    RCC_DFSDM1CLKSOURCE_PCLK2
+#define RCC_SWPMI1CLKSOURCE_PCLK    RCC_SWPMI1CLKSOURCE_PCLK1
+#define RCC_LPTIM1CLKSOURCE_PCLK    RCC_LPTIM1CLKSOURCE_PCLK1
+#define RCC_LPTIM2CLKSOURCE_PCLK    RCC_LPTIM2CLKSOURCE_PCLK1
+
+#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1    RCC_DFSDM1AUDIOCLKSOURCE_I2S1
+#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2    RCC_DFSDM1AUDIOCLKSOURCE_I2S2
+#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1    RCC_DFSDM2AUDIOCLKSOURCE_I2S1
+#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2    RCC_DFSDM2AUDIOCLKSOURCE_I2S2
+#define RCC_DFSDM1CLKSOURCE_APB2            RCC_DFSDM1CLKSOURCE_PCLK2
+#define RCC_DFSDM2CLKSOURCE_APB2            RCC_DFSDM2CLKSOURCE_PCLK2
+#define RCC_FMPI2C1CLKSOURCE_APB            RCC_FMPI2C1CLKSOURCE_PCLK1
+#if defined(STM32U5)
+#define MSIKPLLModeSEL  RCC_MSIKPLL_MODE_SEL
+#define MSISPLLModeSEL  RCC_MSISPLL_MODE_SEL
+#define __HAL_RCC_AHB21_CLK_DISABLE           __HAL_RCC_AHB2_1_CLK_DISABLE
+#define __HAL_RCC_AHB22_CLK_DISABLE           __HAL_RCC_AHB2_2_CLK_DISABLE
+#define __HAL_RCC_AHB1_CLK_Disable_Clear      __HAL_RCC_AHB1_CLK_ENABLE
+#define __HAL_RCC_AHB21_CLK_Disable_Clear     __HAL_RCC_AHB2_1_CLK_ENABLE
+#define __HAL_RCC_AHB22_CLK_Disable_Clear     __HAL_RCC_AHB2_2_CLK_ENABLE
+#define __HAL_RCC_AHB3_CLK_Disable_Clear      __HAL_RCC_AHB3_CLK_ENABLE
+#define __HAL_RCC_APB1_CLK_Disable_Clear      __HAL_RCC_APB1_CLK_ENABLE
+#define __HAL_RCC_APB2_CLK_Disable_Clear      __HAL_RCC_APB2_CLK_ENABLE
+#define __HAL_RCC_APB3_CLK_Disable_Clear      __HAL_RCC_APB3_CLK_ENABLE
+#define IS_RCC_MSIPLLModeSelection            IS_RCC_MSIPLLMODE_SELECT
+#endif
+/**
+  * @}
+  */
+
+/** @defgroup HAL_RNG_Aliased_Macros HAL RNG Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define  HAL_RNG_ReadyCallback(__HANDLE__)  HAL_RNG_ReadyDataCallback((__HANDLE__), uint32_t random32bit)
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_RTC_Aliased_Macros HAL RTC Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#if defined (STM32G0) || defined (STM32L5) || defined (STM32L412xx) || defined (STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32G4) || defined (STM32WL) || defined (STM32U5)
+#else
+#define __HAL_RTC_CLEAR_FLAG                      __HAL_RTC_EXTI_CLEAR_FLAG
+#endif
+#define __HAL_RTC_DISABLE_IT                      __HAL_RTC_EXTI_DISABLE_IT
+#define __HAL_RTC_ENABLE_IT                       __HAL_RTC_EXTI_ENABLE_IT
+
+#if defined (STM32F1)
+#define __HAL_RTC_EXTI_CLEAR_FLAG(RTC_EXTI_LINE_ALARM_EVENT)  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG()
+
+#define __HAL_RTC_EXTI_ENABLE_IT(RTC_EXTI_LINE_ALARM_EVENT)   __HAL_RTC_ALARM_EXTI_ENABLE_IT()
+
+#define __HAL_RTC_EXTI_DISABLE_IT(RTC_EXTI_LINE_ALARM_EVENT)  __HAL_RTC_ALARM_EXTI_DISABLE_IT()
+
+#define __HAL_RTC_EXTI_GET_FLAG(RTC_EXTI_LINE_ALARM_EVENT)    __HAL_RTC_ALARM_EXTI_GET_FLAG()
+
+#define __HAL_RTC_EXTI_GENERATE_SWIT(RTC_EXTI_LINE_ALARM_EVENT)   __HAL_RTC_ALARM_EXTI_GENERATE_SWIT()
+#else
+#define __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__)  (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() : \
+                                                   (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() : \
+                                                    __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG()))
+#define __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__)   (((__EXTI_LINE__)  == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() : \
+                                                   (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() : \
+                                                    __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT()))
+#define __HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__)  (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_DISABLE_IT() : \
+                                                   (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() : \
+                                                    __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT()))
+#define __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__)    (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() : \
+                                                   (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() : \
+                                                    __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG()))
+#define __HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__)   (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() : \
+                                                       (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() :  \
+                                                        __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT()))
+#endif   /* STM32F1 */
+
+#define IS_ALARM                                  IS_RTC_ALARM
+#define IS_ALARM_MASK                             IS_RTC_ALARM_MASK
+#define IS_TAMPER                                 IS_RTC_TAMPER
+#define IS_TAMPER_ERASE_MODE                      IS_RTC_TAMPER_ERASE_MODE
+#define IS_TAMPER_FILTER                          IS_RTC_TAMPER_FILTER
+#define IS_TAMPER_INTERRUPT                       IS_RTC_TAMPER_INTERRUPT
+#define IS_TAMPER_MASKFLAG_STATE                  IS_RTC_TAMPER_MASKFLAG_STATE
+#define IS_TAMPER_PRECHARGE_DURATION              IS_RTC_TAMPER_PRECHARGE_DURATION
+#define IS_TAMPER_PULLUP_STATE                    IS_RTC_TAMPER_PULLUP_STATE
+#define IS_TAMPER_SAMPLING_FREQ                   IS_RTC_TAMPER_SAMPLING_FREQ
+#define IS_TAMPER_TIMESTAMPONTAMPER_DETECTION     IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION
+#define IS_TAMPER_TRIGGER                         IS_RTC_TAMPER_TRIGGER
+#define IS_WAKEUP_CLOCK                           IS_RTC_WAKEUP_CLOCK
+#define IS_WAKEUP_COUNTER                         IS_RTC_WAKEUP_COUNTER
+
+#define __RTC_WRITEPROTECTION_ENABLE  __HAL_RTC_WRITEPROTECTION_ENABLE
+#define __RTC_WRITEPROTECTION_DISABLE  __HAL_RTC_WRITEPROTECTION_DISABLE
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_SD_Aliased_Macros HAL SD/MMC Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define SD_OCR_CID_CSD_OVERWRIETE   SD_OCR_CID_CSD_OVERWRITE
+#define SD_CMD_SD_APP_STAUS         SD_CMD_SD_APP_STATUS
+
+#define eMMC_HIGH_VOLTAGE_RANGE     EMMC_HIGH_VOLTAGE_RANGE
+#define eMMC_DUAL_VOLTAGE_RANGE     EMMC_DUAL_VOLTAGE_RANGE
+#define eMMC_LOW_VOLTAGE_RANGE      EMMC_LOW_VOLTAGE_RANGE
+
+#if defined(STM32F4) || defined(STM32F2)
+#define  SD_SDMMC_DISABLED          SD_SDIO_DISABLED
+#define  SD_SDMMC_FUNCTION_BUSY     SD_SDIO_FUNCTION_BUSY
+#define  SD_SDMMC_FUNCTION_FAILED   SD_SDIO_FUNCTION_FAILED
+#define  SD_SDMMC_UNKNOWN_FUNCTION  SD_SDIO_UNKNOWN_FUNCTION
+#define  SD_CMD_SDMMC_SEN_OP_COND   SD_CMD_SDIO_SEN_OP_COND
+#define  SD_CMD_SDMMC_RW_DIRECT     SD_CMD_SDIO_RW_DIRECT
+#define  SD_CMD_SDMMC_RW_EXTENDED   SD_CMD_SDIO_RW_EXTENDED
+#define  __HAL_SD_SDMMC_ENABLE      __HAL_SD_SDIO_ENABLE
+#define  __HAL_SD_SDMMC_DISABLE     __HAL_SD_SDIO_DISABLE
+#define  __HAL_SD_SDMMC_DMA_ENABLE  __HAL_SD_SDIO_DMA_ENABLE
+#define  __HAL_SD_SDMMC_DMA_DISABLE __HAL_SD_SDIO_DMA_DISABL
+#define  __HAL_SD_SDMMC_ENABLE_IT   __HAL_SD_SDIO_ENABLE_IT
+#define  __HAL_SD_SDMMC_DISABLE_IT  __HAL_SD_SDIO_DISABLE_IT
+#define  __HAL_SD_SDMMC_GET_FLAG    __HAL_SD_SDIO_GET_FLAG
+#define  __HAL_SD_SDMMC_CLEAR_FLAG  __HAL_SD_SDIO_CLEAR_FLAG
+#define  __HAL_SD_SDMMC_GET_IT      __HAL_SD_SDIO_GET_IT
+#define  __HAL_SD_SDMMC_CLEAR_IT    __HAL_SD_SDIO_CLEAR_IT
+#define  SDMMC_STATIC_FLAGS         SDIO_STATIC_FLAGS
+#define  SDMMC_CMD0TIMEOUT          SDIO_CMD0TIMEOUT
+#define  SD_SDMMC_SEND_IF_COND      SD_SDIO_SEND_IF_COND
+/* alias CMSIS */
+#define  SDMMC1_IRQn                SDIO_IRQn
+#define  SDMMC1_IRQHandler          SDIO_IRQHandler
+#endif
+
+#if defined(STM32F7) || defined(STM32L4)
+#define  SD_SDIO_DISABLED           SD_SDMMC_DISABLED
+#define  SD_SDIO_FUNCTION_BUSY      SD_SDMMC_FUNCTION_BUSY
+#define  SD_SDIO_FUNCTION_FAILED    SD_SDMMC_FUNCTION_FAILED
+#define  SD_SDIO_UNKNOWN_FUNCTION   SD_SDMMC_UNKNOWN_FUNCTION
+#define  SD_CMD_SDIO_SEN_OP_COND    SD_CMD_SDMMC_SEN_OP_COND
+#define  SD_CMD_SDIO_RW_DIRECT      SD_CMD_SDMMC_RW_DIRECT
+#define  SD_CMD_SDIO_RW_EXTENDED    SD_CMD_SDMMC_RW_EXTENDED
+#define  __HAL_SD_SDIO_ENABLE       __HAL_SD_SDMMC_ENABLE
+#define  __HAL_SD_SDIO_DISABLE      __HAL_SD_SDMMC_DISABLE
+#define  __HAL_SD_SDIO_DMA_ENABLE   __HAL_SD_SDMMC_DMA_ENABLE
+#define  __HAL_SD_SDIO_DMA_DISABL   __HAL_SD_SDMMC_DMA_DISABLE
+#define  __HAL_SD_SDIO_ENABLE_IT    __HAL_SD_SDMMC_ENABLE_IT
+#define  __HAL_SD_SDIO_DISABLE_IT   __HAL_SD_SDMMC_DISABLE_IT
+#define  __HAL_SD_SDIO_GET_FLAG     __HAL_SD_SDMMC_GET_FLAG
+#define  __HAL_SD_SDIO_CLEAR_FLAG   __HAL_SD_SDMMC_CLEAR_FLAG
+#define  __HAL_SD_SDIO_GET_IT       __HAL_SD_SDMMC_GET_IT
+#define  __HAL_SD_SDIO_CLEAR_IT     __HAL_SD_SDMMC_CLEAR_IT
+#define  SDIO_STATIC_FLAGS          SDMMC_STATIC_FLAGS
+#define  SDIO_CMD0TIMEOUT           SDMMC_CMD0TIMEOUT
+#define  SD_SDIO_SEND_IF_COND       SD_SDMMC_SEND_IF_COND
+/* alias CMSIS for compatibilities */
+#define  SDIO_IRQn                  SDMMC1_IRQn
+#define  SDIO_IRQHandler            SDMMC1_IRQHandler
+#endif
+
+#if defined(STM32F7) || defined(STM32F4) || defined(STM32F2) || defined(STM32L4) || defined(STM32H7)
+#define  HAL_SD_CardCIDTypedef       HAL_SD_CardCIDTypeDef
+#define  HAL_SD_CardCSDTypedef       HAL_SD_CardCSDTypeDef
+#define  HAL_SD_CardStatusTypedef    HAL_SD_CardStatusTypeDef
+#define  HAL_SD_CardStateTypedef     HAL_SD_CardStateTypeDef
+#endif
+
+#if defined(STM32H7) || defined(STM32L5)
+#define HAL_MMCEx_Read_DMADoubleBuffer0CpltCallback   HAL_MMCEx_Read_DMADoubleBuf0CpltCallback
+#define HAL_MMCEx_Read_DMADoubleBuffer1CpltCallback   HAL_MMCEx_Read_DMADoubleBuf1CpltCallback
+#define HAL_MMCEx_Write_DMADoubleBuffer0CpltCallback  HAL_MMCEx_Write_DMADoubleBuf0CpltCallback
+#define HAL_MMCEx_Write_DMADoubleBuffer1CpltCallback  HAL_MMCEx_Write_DMADoubleBuf1CpltCallback
+#define HAL_SDEx_Read_DMADoubleBuffer0CpltCallback    HAL_SDEx_Read_DMADoubleBuf0CpltCallback
+#define HAL_SDEx_Read_DMADoubleBuffer1CpltCallback    HAL_SDEx_Read_DMADoubleBuf1CpltCallback
+#define HAL_SDEx_Write_DMADoubleBuffer0CpltCallback   HAL_SDEx_Write_DMADoubleBuf0CpltCallback
+#define HAL_SDEx_Write_DMADoubleBuffer1CpltCallback   HAL_SDEx_Write_DMADoubleBuf1CpltCallback
+#define HAL_SD_DriveTransciver_1_8V_Callback          HAL_SD_DriveTransceiver_1_8V_Callback
+#endif
+/**
+  * @}
+  */
+
+/** @defgroup HAL_SMARTCARD_Aliased_Macros HAL SMARTCARD Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define __SMARTCARD_ENABLE_IT           __HAL_SMARTCARD_ENABLE_IT
+#define __SMARTCARD_DISABLE_IT          __HAL_SMARTCARD_DISABLE_IT
+#define __SMARTCARD_ENABLE              __HAL_SMARTCARD_ENABLE
+#define __SMARTCARD_DISABLE             __HAL_SMARTCARD_DISABLE
+#define __SMARTCARD_DMA_REQUEST_ENABLE  __HAL_SMARTCARD_DMA_REQUEST_ENABLE
+#define __SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLE
+
+#define __HAL_SMARTCARD_GETCLOCKSOURCE  SMARTCARD_GETCLOCKSOURCE
+#define __SMARTCARD_GETCLOCKSOURCE      SMARTCARD_GETCLOCKSOURCE
+
+#define IS_SMARTCARD_ONEBIT_SAMPLING    IS_SMARTCARD_ONE_BIT_SAMPLE
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_SMBUS_Aliased_Macros HAL SMBUS Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define __HAL_SMBUS_RESET_CR1           SMBUS_RESET_CR1
+#define __HAL_SMBUS_RESET_CR2           SMBUS_RESET_CR2
+#define __HAL_SMBUS_GENERATE_START      SMBUS_GENERATE_START
+#define __HAL_SMBUS_GET_ADDR_MATCH      SMBUS_GET_ADDR_MATCH
+#define __HAL_SMBUS_GET_DIR             SMBUS_GET_DIR
+#define __HAL_SMBUS_GET_STOP_MODE       SMBUS_GET_STOP_MODE
+#define __HAL_SMBUS_GET_PEC_MODE        SMBUS_GET_PEC_MODE
+#define __HAL_SMBUS_GET_ALERT_ENABLED   SMBUS_GET_ALERT_ENABLED
+/**
+  * @}
+  */
+
+/** @defgroup HAL_SPI_Aliased_Macros HAL SPI Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define __HAL_SPI_1LINE_TX              SPI_1LINE_TX
+#define __HAL_SPI_1LINE_RX              SPI_1LINE_RX
+#define __HAL_SPI_RESET_CRC             SPI_RESET_CRC
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_UART_Aliased_Macros HAL UART Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define __HAL_UART_GETCLOCKSOURCE       UART_GETCLOCKSOURCE
+#define __HAL_UART_MASK_COMPUTATION     UART_MASK_COMPUTATION
+#define __UART_GETCLOCKSOURCE           UART_GETCLOCKSOURCE
+#define __UART_MASK_COMPUTATION         UART_MASK_COMPUTATION
+
+#define IS_UART_WAKEUPMETHODE           IS_UART_WAKEUPMETHOD
+
+#define IS_UART_ONEBIT_SAMPLE           IS_UART_ONE_BIT_SAMPLE
+#define IS_UART_ONEBIT_SAMPLING         IS_UART_ONE_BIT_SAMPLE
+
+/**
+  * @}
+  */
+
+
+/** @defgroup HAL_USART_Aliased_Macros HAL USART Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define __USART_ENABLE_IT               __HAL_USART_ENABLE_IT
+#define __USART_DISABLE_IT              __HAL_USART_DISABLE_IT
+#define __USART_ENABLE                  __HAL_USART_ENABLE
+#define __USART_DISABLE                 __HAL_USART_DISABLE
+
+#define __HAL_USART_GETCLOCKSOURCE      USART_GETCLOCKSOURCE
+#define __USART_GETCLOCKSOURCE          USART_GETCLOCKSOURCE
+
+#if defined(STM32F0) || defined(STM32F3) || defined(STM32F7)
+#define USART_OVERSAMPLING_16               0x00000000U
+#define USART_OVERSAMPLING_8                USART_CR1_OVER8
+
+#define IS_USART_OVERSAMPLING(__SAMPLING__) (((__SAMPLING__) == USART_OVERSAMPLING_16) || \
+                                             ((__SAMPLING__) == USART_OVERSAMPLING_8))
+#endif /* STM32F0 || STM32F3 || STM32F7 */
+/**
+  * @}
+  */
+
+/** @defgroup HAL_USB_Aliased_Macros HAL USB Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define USB_EXTI_LINE_WAKEUP                               USB_WAKEUP_EXTI_LINE
+
+#define USB_FS_EXTI_TRIGGER_RISING_EDGE                    USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE
+#define USB_FS_EXTI_TRIGGER_FALLING_EDGE                   USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE
+#define USB_FS_EXTI_TRIGGER_BOTH_EDGE                      USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE
+#define USB_FS_EXTI_LINE_WAKEUP                            USB_OTG_FS_WAKEUP_EXTI_LINE
+
+#define USB_HS_EXTI_TRIGGER_RISING_EDGE                    USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE
+#define USB_HS_EXTI_TRIGGER_FALLING_EDGE                   USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE
+#define USB_HS_EXTI_TRIGGER_BOTH_EDGE                      USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE
+#define USB_HS_EXTI_LINE_WAKEUP                            USB_OTG_HS_WAKEUP_EXTI_LINE
+
+#define __HAL_USB_EXTI_ENABLE_IT                           __HAL_USB_WAKEUP_EXTI_ENABLE_IT
+#define __HAL_USB_EXTI_DISABLE_IT                          __HAL_USB_WAKEUP_EXTI_DISABLE_IT
+#define __HAL_USB_EXTI_GET_FLAG                            __HAL_USB_WAKEUP_EXTI_GET_FLAG
+#define __HAL_USB_EXTI_CLEAR_FLAG                          __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG
+#define __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER             __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE
+#define __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER            __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE
+#define __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER           __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
+
+#define __HAL_USB_FS_EXTI_ENABLE_IT                        __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT
+#define __HAL_USB_FS_EXTI_DISABLE_IT                       __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT
+#define __HAL_USB_FS_EXTI_GET_FLAG                         __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG
+#define __HAL_USB_FS_EXTI_CLEAR_FLAG                       __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG
+#define __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER          __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE
+#define __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER         __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE
+#define __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER        __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
+#define __HAL_USB_FS_EXTI_GENERATE_SWIT                    __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT
+
+#define __HAL_USB_HS_EXTI_ENABLE_IT                        __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT
+#define __HAL_USB_HS_EXTI_DISABLE_IT                       __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT
+#define __HAL_USB_HS_EXTI_GET_FLAG                         __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG
+#define __HAL_USB_HS_EXTI_CLEAR_FLAG                       __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG
+#define __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER          __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE
+#define __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER         __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE
+#define __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER        __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
+#define __HAL_USB_HS_EXTI_GENERATE_SWIT                    __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT
+
+#define HAL_PCD_ActiveRemoteWakeup                         HAL_PCD_ActivateRemoteWakeup
+#define HAL_PCD_DeActiveRemoteWakeup                       HAL_PCD_DeActivateRemoteWakeup
+
+#define HAL_PCD_SetTxFiFo                                  HAL_PCDEx_SetTxFiFo
+#define HAL_PCD_SetRxFiFo                                  HAL_PCDEx_SetRxFiFo
+/**
+  * @}
+  */
+
+/** @defgroup HAL_TIM_Aliased_Macros HAL TIM Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define __HAL_TIM_SetICPrescalerValue   TIM_SET_ICPRESCALERVALUE
+#define __HAL_TIM_ResetICPrescalerValue TIM_RESET_ICPRESCALERVALUE
+
+#define TIM_GET_ITSTATUS                __HAL_TIM_GET_IT_SOURCE
+#define TIM_GET_CLEAR_IT                __HAL_TIM_CLEAR_IT
+
+#define __HAL_TIM_GET_ITSTATUS          __HAL_TIM_GET_IT_SOURCE
+
+#define __HAL_TIM_DIRECTION_STATUS      __HAL_TIM_IS_TIM_COUNTING_DOWN
+#define __HAL_TIM_PRESCALER             __HAL_TIM_SET_PRESCALER
+#define __HAL_TIM_SetCounter            __HAL_TIM_SET_COUNTER
+#define __HAL_TIM_GetCounter            __HAL_TIM_GET_COUNTER
+#define __HAL_TIM_SetAutoreload         __HAL_TIM_SET_AUTORELOAD
+#define __HAL_TIM_GetAutoreload         __HAL_TIM_GET_AUTORELOAD
+#define __HAL_TIM_SetClockDivision      __HAL_TIM_SET_CLOCKDIVISION
+#define __HAL_TIM_GetClockDivision      __HAL_TIM_GET_CLOCKDIVISION
+#define __HAL_TIM_SetICPrescaler        __HAL_TIM_SET_ICPRESCALER
+#define __HAL_TIM_GetICPrescaler        __HAL_TIM_GET_ICPRESCALER
+#define __HAL_TIM_SetCompare            __HAL_TIM_SET_COMPARE
+#define __HAL_TIM_GetCompare            __HAL_TIM_GET_COMPARE
+
+#define TIM_BREAKINPUTSOURCE_DFSDM  TIM_BREAKINPUTSOURCE_DFSDM1
+/**
+  * @}
+  */
+
+/** @defgroup HAL_ETH_Aliased_Macros HAL ETH Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define __HAL_ETH_EXTI_ENABLE_IT                   __HAL_ETH_WAKEUP_EXTI_ENABLE_IT
+#define __HAL_ETH_EXTI_DISABLE_IT                  __HAL_ETH_WAKEUP_EXTI_DISABLE_IT
+#define __HAL_ETH_EXTI_GET_FLAG                    __HAL_ETH_WAKEUP_EXTI_GET_FLAG
+#define __HAL_ETH_EXTI_CLEAR_FLAG                  __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG
+#define __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER     __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER
+#define __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER    __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER
+#define __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER   __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER
+
+#define ETH_PROMISCIOUSMODE_ENABLE   ETH_PROMISCUOUS_MODE_ENABLE
+#define ETH_PROMISCIOUSMODE_DISABLE  ETH_PROMISCUOUS_MODE_DISABLE
+#define IS_ETH_PROMISCIOUS_MODE      IS_ETH_PROMISCUOUS_MODE
+/**
+  * @}
+  */
+
+/** @defgroup HAL_LTDC_Aliased_Macros HAL LTDC Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define __HAL_LTDC_LAYER LTDC_LAYER
+#define __HAL_LTDC_RELOAD_CONFIG  __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG
+/**
+  * @}
+  */
+
+/** @defgroup HAL_SAI_Aliased_Macros HAL SAI Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define SAI_OUTPUTDRIVE_DISABLED          SAI_OUTPUTDRIVE_DISABLE
+#define SAI_OUTPUTDRIVE_ENABLED           SAI_OUTPUTDRIVE_ENABLE
+#define SAI_MASTERDIVIDER_ENABLED         SAI_MASTERDIVIDER_ENABLE
+#define SAI_MASTERDIVIDER_DISABLED        SAI_MASTERDIVIDER_DISABLE
+#define SAI_STREOMODE                     SAI_STEREOMODE
+#define SAI_FIFOStatus_Empty              SAI_FIFOSTATUS_EMPTY
+#define SAI_FIFOStatus_Less1QuarterFull   SAI_FIFOSTATUS_LESS1QUARTERFULL
+#define SAI_FIFOStatus_1QuarterFull       SAI_FIFOSTATUS_1QUARTERFULL
+#define SAI_FIFOStatus_HalfFull           SAI_FIFOSTATUS_HALFFULL
+#define SAI_FIFOStatus_3QuartersFull      SAI_FIFOSTATUS_3QUARTERFULL
+#define SAI_FIFOStatus_Full               SAI_FIFOSTATUS_FULL
+#define IS_SAI_BLOCK_MONO_STREO_MODE      IS_SAI_BLOCK_MONO_STEREO_MODE
+#define SAI_SYNCHRONOUS_EXT               SAI_SYNCHRONOUS_EXT_SAI1
+#define SAI_SYNCEXT_IN_ENABLE             SAI_SYNCEXT_OUTBLOCKA_ENABLE
+/**
+  * @}
+  */
+
+/** @defgroup HAL_SPDIFRX_Aliased_Macros HAL SPDIFRX Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#if defined(STM32H7)
+#define HAL_SPDIFRX_ReceiveControlFlow      HAL_SPDIFRX_ReceiveCtrlFlow
+#define HAL_SPDIFRX_ReceiveControlFlow_IT   HAL_SPDIFRX_ReceiveCtrlFlow_IT
+#define HAL_SPDIFRX_ReceiveControlFlow_DMA  HAL_SPDIFRX_ReceiveCtrlFlow_DMA
+#endif
+/**
+  * @}
+  */
+
+/** @defgroup HAL_HRTIM_Aliased_Functions HAL HRTIM Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#if defined (STM32H7) || defined (STM32G4) || defined (STM32F3)
+#define HAL_HRTIM_WaveformCounterStart_IT      HAL_HRTIM_WaveformCountStart_IT
+#define HAL_HRTIM_WaveformCounterStart_DMA     HAL_HRTIM_WaveformCountStart_DMA
+#define HAL_HRTIM_WaveformCounterStart         HAL_HRTIM_WaveformCountStart
+#define HAL_HRTIM_WaveformCounterStop_IT       HAL_HRTIM_WaveformCountStop_IT
+#define HAL_HRTIM_WaveformCounterStop_DMA      HAL_HRTIM_WaveformCountStop_DMA
+#define HAL_HRTIM_WaveformCounterStop          HAL_HRTIM_WaveformCountStop
+#endif
+/**
+  * @}
+  */
+
+/** @defgroup HAL_QSPI_Aliased_Macros HAL QSPI Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#if defined (STM32L4) || defined (STM32F4) || defined (STM32F7) || defined(STM32H7)
+#define HAL_QPSI_TIMEOUT_DEFAULT_VALUE HAL_QSPI_TIMEOUT_DEFAULT_VALUE
+#endif /* STM32L4 || STM32F4 || STM32F7 */
+/**
+  * @}
+  */
+
+/** @defgroup HAL_PPP_Aliased_Macros HAL PPP Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32_HAL_LEGACY */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32_assert_template.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32_assert_template.h
new file mode 100644
index 0000000..45eca06
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32_assert_template.h
@@ -0,0 +1,57 @@
+/**
+  ******************************************************************************
+  * @file    stm32_assert.h
+  * @author  MCD Application Team
+  * @brief   STM32 assert template file.
+  *          This file should be copied to the application folder and renamed
+  *          to stm32_assert.h.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32_ASSERT_H
+#define STM32_ASSERT_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/* Includes ------------------------------------------------------------------*/
+/* Exported macro ------------------------------------------------------------*/
+#ifdef  USE_FULL_ASSERT
+/**
+  * @brief  The assert_param macro is used for functions parameters check.
+  * @param  expr: If expr is false, it calls assert_failed function
+  *         which reports the name of the source file and the source
+  *         line number of the call that failed.
+  *         If expr is true, it returns no value.
+  * @retval None
+  */
+#define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__))
+/* Exported functions ------------------------------------------------------- */
+void assert_failed(uint8_t *file, uint32_t line);
+#else
+#define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32_ASSERT_H */
+
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h
new file mode 100644
index 0000000..1637d6a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h
@@ -0,0 +1,839 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal.h
+  * @author  MCD Application Team
+  * @brief   This file contains all the functions prototypes for the HAL
+  *          module driver.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_H
+#define STM32G0xx_HAL_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_conf.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup HAL HAL
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup HAL_TICK_FREQ Tick Frequency
+  * @{
+  */
+typedef enum
+{
+  HAL_TICK_FREQ_10HZ         = 100U,
+  HAL_TICK_FREQ_100HZ        = 10U,
+  HAL_TICK_FREQ_1KHZ         = 1U,
+  HAL_TICK_FREQ_DEFAULT      = HAL_TICK_FREQ_1KHZ
+} HAL_TickFreqTypeDef;
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup HAL_Exported_Constants HAL Exported Constants
+  * @{
+  */
+
+/** @defgroup SYSCFG_Exported_Constants SYSCFG Exported Constants
+  * @{
+  */
+
+/** @defgroup SYSCFG_BootMode Boot Mode
+  * @{
+  */
+#define SYSCFG_BOOT_MAINFLASH          0x00000000U                      /*!< Main Flash memory mapped at 0x0000 0000   */
+#define SYSCFG_BOOT_SYSTEMFLASH        SYSCFG_CFGR1_MEM_MODE_0          /*!< System Flash memory mapped at 0x0000 0000 */
+#define SYSCFG_BOOT_SRAM               (SYSCFG_CFGR1_MEM_MODE_1 | SYSCFG_CFGR1_MEM_MODE_0)  /*!< Embedded SRAM mapped at 0x0000 0000 */
+
+/**
+  * @}
+  */
+
+/** @defgroup SYSCFG_Break Break
+  * @{
+  */
+#define SYSCFG_BREAK_SP                SYSCFG_CFGR2_SPL    /*!< Enables and locks the SRAM Parity error signal with Break Input of TIM1/15/16/17 */
+#if defined(SYSCFG_CFGR2_PVDL)
+#define SYSCFG_BREAK_PVD               SYSCFG_CFGR2_PVDL   /*!< Enables and locks the PVD connection with TIM1/15/16/17 Break Input and also the PVDE and PLS bits of the Power Control Interface */
+#endif /* SYSCFG_CFGR2_PVDL */
+#define SYSCFG_BREAK_LOCKUP            SYSCFG_CFGR2_CLL    /*!< Enables and locks the LOCKUP output of CortexM0+ with Break Input of TIM1/15/16/17 */
+#define SYSCFG_BREAK_ECC               SYSCFG_CFGR2_ECCL   /*!< Enables and locks the ECC of CortexM0+ with Break Input of TIM1/15/16/17 */
+/**
+  * @}
+  */
+
+#if defined(SYSCFG_CDEN_SUPPORT)
+/** @defgroup SYSCFG_ClampingDiode Clamping Diode
+  * @{
+  */
+#define SYSCFG_CDEN_PA1                SYSCFG_CFGR2_PA1_CDEN    /*!< Enables Clamping Diode on PA1 */
+#define SYSCFG_CDEN_PA3                SYSCFG_CFGR2_PA3_CDEN    /*!< Enables Clamping Diode on PA3 */
+#define SYSCFG_CDEN_PA5                SYSCFG_CFGR2_PA5_CDEN    /*!< Enables Clamping Diode on PA5 */
+#define SYSCFG_CDEN_PA6                SYSCFG_CFGR2_PA6_CDEN    /*!< Enables Clamping Diode on PA6 */
+#define SYSCFG_CDEN_PA13               SYSCFG_CFGR2_PA13_CDEN   /*!< Enables Clamping Diode on PA13 */
+#define SYSCFG_CDEN_PB0                SYSCFG_CFGR2_PB0_CDEN    /*!< Enables Clamping Diode on PB0 */
+#define SYSCFG_CDEN_PB1                SYSCFG_CFGR2_PB1_CDEN    /*!< Enables Clamping Diode on PB1 */
+#define SYSCFG_CDEN_PB2                SYSCFG_CFGR2_PB2_CDEN    /*!< Enables Clamping Diode on PB2 */
+
+/**
+  * @}
+  */
+#endif /* SYSCFG_CDEN_SUPPORT */
+
+/** @defgroup HAL_Pin_remapping Pin remapping
+  * @{
+  */
+/* Only available on cut2.0 */
+#define SYSCFG_REMAP_PA11                   SYSCFG_CFGR1_PA11_RMP       /*!< PA11 pad behaves digitally as PA9 GPIO pin */
+#define SYSCFG_REMAP_PA12                   SYSCFG_CFGR1_PA12_RMP       /*!< PA12 pad behaves digitally as PA10 GPIO pin */
+/**
+  * @}
+  */
+
+/** @defgroup HAL_IR_ENV_SEL IR Modulation Envelope signal selection
+  * @{
+  */
+#define HAL_SYSCFG_IRDA_ENV_SEL_TIM16     (SYSCFG_CFGR1_IR_MOD_0 & SYSCFG_CFGR1_IR_MOD_1)    /*!< 00: Timer16 is selected as IR Modulation envelope source */
+#define HAL_SYSCFG_IRDA_ENV_SEL_USART1    (SYSCFG_CFGR1_IR_MOD_0)                            /*!< 01: USART1 is selected as IR Modulation envelope source */
+#if defined(USART4)
+#define HAL_SYSCFG_IRDA_ENV_SEL_USART4    (SYSCFG_CFGR1_IR_MOD_1)                            /*!< 10: USART4 is selected as IR Modulation envelope source */
+#else
+#define HAL_SYSCFG_IRDA_ENV_SEL_USART2    (SYSCFG_CFGR1_IR_MOD_1)                            /*!< 10: USART2 is selected as IR Modulation envelope source */
+#endif /* USART4 */
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_IR_POL_SEL IR output polarity selection
+  * @{
+  */
+#define HAL_SYSCFG_IRDA_POLARITY_NOT_INVERTED     0x00000000U                                /*!< 00: IR output polarity not inverted */
+#define HAL_SYSCFG_IRDA_POLARITY_INVERTED         SYSCFG_CFGR1_IR_POL                        /*!< 01: IR output polarity inverted */
+
+/**
+  * @}
+  */
+
+#if defined(VREFBUF)
+/** @defgroup SYSCFG_VREFBUF_VoltageScale VREFBUF Voltage Scale
+  * @{
+  */
+#define SYSCFG_VREFBUF_VOLTAGE_SCALE0  0x00000000U            /*!< Voltage reference scale 0: VREF_OUT1 around 2.048 V.
+                                                                   This requires VDDA equal to or higher than 2.4 V.   */
+#define SYSCFG_VREFBUF_VOLTAGE_SCALE1  VREFBUF_CSR_VRS        /*!< Voltage reference scale 1: VREF_OUT1 around 2.5 V.
+                                                                   This requires VDDA equal to or higher than 2.8 V.   */
+
+/**
+  * @}
+  */
+
+/** @defgroup SYSCFG_VREFBUF_HighImpedance VREFBUF High Impedance
+  * @{
+  */
+#define SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE  0x00000000U        /*!< VREF_plus pin is internally connected to Voltage reference buffer output */
+#define SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE   VREFBUF_CSR_HIZ    /*!< VREF_plus pin is high impedance */
+
+/**
+  * @}
+  */
+#endif /* VREFBUF */
+
+/** @defgroup SYSCFG_FastModePlus_GPIO Fast mode Plus on GPIO
+  * @{
+  */
+
+/** @brief  Fast mode Plus driving capability on a specific GPIO
+  */
+#define SYSCFG_FASTMODEPLUS_PB6        SYSCFG_CFGR1_I2C_PB6_FMP  /*!< Enable Fast mode Plus on PB6 */
+#define SYSCFG_FASTMODEPLUS_PB7        SYSCFG_CFGR1_I2C_PB7_FMP  /*!< Enable Fast mode Plus on PB7 */
+#define SYSCFG_FASTMODEPLUS_PB8        SYSCFG_CFGR1_I2C_PB8_FMP  /*!< Enable Fast mode Plus on PB8 */
+#define SYSCFG_FASTMODEPLUS_PB9        SYSCFG_CFGR1_I2C_PB9_FMP  /*!< Enable Fast mode Plus on PB9 */
+#define SYSCFG_FASTMODEPLUS_PA9        SYSCFG_CFGR1_I2C_PA9_FMP  /*!< Enable Fast mode Plus on PA9 */
+#define SYSCFG_FASTMODEPLUS_PA10       SYSCFG_CFGR1_I2C_PA10_FMP /*!< Enable Fast mode Plus on PA10 */
+
+/**
+ * @}
+ */
+
+/** @defgroup SYSCFG_FastModePlus_I2Cx Fast mode Plus driving capability activation for I2Cx
+  * @{
+  */
+
+/** @brief  Fast mode Plus driving capability on a specific GPIO
+  */
+#define SYSCFG_FASTMODEPLUS_I2C1       SYSCFG_CFGR1_I2C1_FMP /*!< Enable Fast mode Plus on I2C1 */
+#define SYSCFG_FASTMODEPLUS_I2C2       SYSCFG_CFGR1_I2C2_FMP /*!< Enable Fast mode Plus on I2C2 */
+#if  defined (I2C3)
+#define SYSCFG_FASTMODEPLUS_I2C3       SYSCFG_CFGR1_I2C3_FMP /*!< Enable Fast mode Plus on I2C3 */  
+#endif /* I2C3 */
+
+/**
+ * @}
+ */
+#if defined (SYSCFG_CFGR1_UCPD1_STROBE) || defined (SYSCFG_CFGR1_UCPD2_STROBE)
+/** @defgroup SYSCFG_UCPDx_STROBE SYSCFG Dead Battery feature configuration
+  * @{
+  */
+#define SYSCFG_UCPD1_STROBE          SYSCFG_CFGR1_UCPD1_STROBE /*!< UCPD1 Dead battery sw configuration */
+#define SYSCFG_UCPD2_STROBE          SYSCFG_CFGR1_UCPD2_STROBE /*!< UCPD2 Dead battery sw configuration */
+/**
+  * @}
+  */
+#endif /* SYSCFG_CFGR1_UCPD1_STROBE) || SYSCFG_CFGR1_UCPD2_STROBE */
+
+/** @defgroup HAL_ISR_Wrapper HAL ISR Wrapper
+  * @brief ISR Wrapper
+  * @{
+  */
+#define HAL_SYSCFG_ITLINE0                           0x00000000U /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE1                           0x00000001U /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE2                           0x00000002U /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE3                           0x00000003U /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE4                           0x00000004U /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE5                           0x00000005U /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE6                           0x00000006U /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE7                           0x00000007U /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE8                           0x00000008U /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE9                           0x00000009U /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE10                          0x0000000AU /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE11                          0x0000000BU /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE12                          0x0000000CU /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE13                          0x0000000DU /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE14                          0x0000000EU /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE15                          0x0000000FU /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE16                          0x00000010U /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE17                          0x00000011U /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE18                          0x00000012U /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE19                          0x00000013U /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE20                          0x00000014U /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE21                          0x00000015U /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE22                          0x00000016U /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE23                          0x00000017U /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE24                          0x00000018U /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE25                          0x00000019U /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE26                          0x0000001AU /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE27                          0x0000001BU /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE28                          0x0000001CU /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE29                          0x0000001DU /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE30                          0x0000001EU /*!< Internal define for macro handling */
+#define HAL_SYSCFG_ITLINE31                          0x0000001FU /*!< Internal define for macro handling */
+
+#define HAL_ITLINE_WWDG           ((HAL_SYSCFG_ITLINE0 << 0x18U) | SYSCFG_ITLINE0_SR_EWDG)          /*!< WWDG has expired .... */
+#if defined (PWR_PVD_SUPPORT)
+#define HAL_ITLINE_PVDOUT         ((HAL_SYSCFG_ITLINE1 << 0x18U) | SYSCFG_ITLINE1_SR_PVDOUT)        /*!< Power voltage detection Interrupt .... */
+#endif /* PWR_PVD_SUPPORT */
+#if defined (PWR_PVM_SUPPORT)
+#define HAL_ITLINE_PVMOUT         ((HAL_SYSCFG_ITLINE1 << 0x18U) | SYSCFG_ITLINE1_SR_PVMOUT)        /*!< Power voltage monitor Interrupt .... */
+#endif /* PWR_PVM_SUPPORT */
+#define HAL_ITLINE_RTC            ((HAL_SYSCFG_ITLINE2 << 0x18U) | SYSCFG_ITLINE2_SR_RTC)           /*!< RTC -> exti[19] Interrupt */
+#define HAL_ITLINE_TAMPER         ((HAL_SYSCFG_ITLINE2 << 0x18U) | SYSCFG_ITLINE2_SR_TAMPER)        /*!< TAMPER -> exti[21] interrupt .... */
+#define HAL_ITLINE_FLASH_ECC      ((HAL_SYSCFG_ITLINE3 << 0x18U) | SYSCFG_ITLINE3_SR_FLASH_ECC)     /*!< Flash ECC Interrupt */
+#define HAL_ITLINE_FLASH_ITF      ((HAL_SYSCFG_ITLINE3 << 0x18U) | SYSCFG_ITLINE3_SR_FLASH_ITF)     /*!< Flash ITF Interrupt */
+#define HAL_ITLINE_CLK_CTRL       ((HAL_SYSCFG_ITLINE4 << 0x18U) | SYSCFG_ITLINE4_SR_CLK_CTRL)      /*!< CLK Control Interrupt */
+#if defined (CRS)
+#define HAL_ITLINE_CRS            ((HAL_SYSCFG_ITLINE4 << 0x18U) | SYSCFG_ITLINE4_SR_CRS)           /*!< CRS Interrupt */
+#endif /*CRS  */
+#define HAL_ITLINE_EXTI0          ((HAL_SYSCFG_ITLINE5 << 0x18U) | SYSCFG_ITLINE5_SR_EXTI0)         /*!< External Interrupt 0 */
+#define HAL_ITLINE_EXTI1          ((HAL_SYSCFG_ITLINE5 << 0x18U) | SYSCFG_ITLINE5_SR_EXTI1)         /*!< External Interrupt 1 */
+#define HAL_ITLINE_EXTI2          ((HAL_SYSCFG_ITLINE6 << 0x18U) | SYSCFG_ITLINE6_SR_EXTI2)         /*!< External Interrupt 2 */
+#define HAL_ITLINE_EXTI3          ((HAL_SYSCFG_ITLINE6 << 0x18U) | SYSCFG_ITLINE6_SR_EXTI3)         /*!< External Interrupt 3 */
+#define HAL_ITLINE_EXTI4          ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI4)         /*!< EXTI4 Interrupt */
+#define HAL_ITLINE_EXTI5          ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI5)         /*!< EXTI5 Interrupt */
+#define HAL_ITLINE_EXTI6          ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI6)         /*!< EXTI6 Interrupt */
+#define HAL_ITLINE_EXTI7          ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI7)         /*!< EXTI7 Interrupt */
+#define HAL_ITLINE_EXTI8          ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI8)         /*!< EXTI8 Interrupt */
+#define HAL_ITLINE_EXTI9          ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI9)         /*!< EXTI9 Interrupt */
+#define HAL_ITLINE_EXTI10         ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI10)        /*!< EXTI10 Interrupt */
+#define HAL_ITLINE_EXTI11         ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI11)        /*!< EXTI11 Interrupt */
+#define HAL_ITLINE_EXTI12         ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI12)        /*!< EXTI12 Interrupt */
+#define HAL_ITLINE_EXTI13         ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI13)        /*!< EXTI13 Interrupt */
+#define HAL_ITLINE_EXTI14         ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI14)        /*!< EXTI14 Interrupt */
+#define HAL_ITLINE_EXTI15         ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI15)        /*!< EXTI15 Interrupt */
+#if defined (UCPD1)
+#define HAL_ITLINE_UCPD1          ((HAL_SYSCFG_ITLINE8 << 0x18U) | SYSCFG_ITLINE8_SR_UCPD1)         /*!< UCPD1 Interrupt */
+#endif /* UCPD1 */
+#if defined (UCPD2)
+#define HAL_ITLINE_UCPD2          ((HAL_SYSCFG_ITLINE8 << 0x18U) | SYSCFG_ITLINE8_SR_UCPD2)         /*!< UCPD2 Interrupt */
+#endif /* UCPD2 */
+#if defined (STM32G0C1xx) || defined (STM32G0B1xx) || defined (STM32G0B0xx)
+#define HAL_ITLINE_USB            ((HAL_SYSCFG_ITLINE8 << 0x18U) | SYSCFG_ITLINE8_SR_USB)           /*!< USB Interrupt */
+#endif /* STM32G0C1xx) || STM32G0B1xx) || STM32G0B0xx */
+#define HAL_ITLINE_DMA1_CH1       ((HAL_SYSCFG_ITLINE9 << 0x18U) | SYSCFG_ITLINE9_SR_DMA1_CH1)      /*!< DMA1 Channel 1 Interrupt */
+#define HAL_ITLINE_DMA1_CH2       ((HAL_SYSCFG_ITLINE10 << 0x18U) | SYSCFG_ITLINE10_SR_DMA1_CH2)    /*!< DMA1 Channel 2 Interrupt */
+#define HAL_ITLINE_DMA1_CH3       ((HAL_SYSCFG_ITLINE10 << 0x18U) | SYSCFG_ITLINE10_SR_DMA1_CH3)    /*!< DMA1 Channel 3 Interrupt */
+#define HAL_ITLINE_DMAMUX1        ((HAL_SYSCFG_ITLINE11 << 0x18U) | SYSCFG_ITLINE11_SR_DMAMUX1)     /*!< DMAMUX1 Interrupt */
+#define HAL_ITLINE_DMA1_CH4       ((HAL_SYSCFG_ITLINE11 << 0x18U) | SYSCFG_ITLINE11_SR_DMA1_CH4)    /*!< DMA1 Channel 4 Interrupt */
+#define HAL_ITLINE_DMA1_CH5       ((HAL_SYSCFG_ITLINE11 << 0x18U) | SYSCFG_ITLINE11_SR_DMA1_CH5)    /*!< DMA1 Channel 5 Interrupt */
+#if defined(DMA1_Channel7)
+#define HAL_ITLINE_DMA1_CH6       ((HAL_SYSCFG_ITLINE11 << 0x18U) | SYSCFG_ITLINE11_SR_DMA1_CH6)    /*!< DMA1 Channel 6 Interrupt */
+#define HAL_ITLINE_DMA1_CH7       ((HAL_SYSCFG_ITLINE11 << 0x18U) | SYSCFG_ITLINE11_SR_DMA1_CH7)    /*!< DMA1 Channel 7 Interrupt */
+#endif /* DMA1_Channel7 */
+#if defined (DMA2)
+#define HAL_ITLINE_DMA2_CH1       ((HAL_SYSCFG_ITLINE11 << 0x18U) | SYSCFG_ITLINE11_SR_DMA2_CH1)    /*!< DMA2 Channel 1 Interrupt */
+#define HAL_ITLINE_DMA2_CH2       ((HAL_SYSCFG_ITLINE11 << 0x18U) | SYSCFG_ITLINE11_SR_DMA2_CH2)    /*!< DMA2 Channel 2 Interrupt */
+#define HAL_ITLINE_DMA2_CH3       ((HAL_SYSCFG_ITLINE11 << 0x18U) | SYSCFG_ITLINE11_SR_DMA2_CH3)    /*!< DMA2 Channel 3 Interrupt */
+#define HAL_ITLINE_DMA2_CH4       ((HAL_SYSCFG_ITLINE11 << 0x18U) | SYSCFG_ITLINE11_SR_DMA2_CH4)    /*!< DMA2 Channel 4 Interrupt */
+#define HAL_ITLINE_DMA2_CH5       ((HAL_SYSCFG_ITLINE11 << 0x18U) | SYSCFG_ITLINE11_SR_DMA2_CH5)    /*!< DMA2 Channel 5 Interrupt */
+#endif /* DMA2 */
+#define HAL_ITLINE_ADC            ((HAL_SYSCFG_ITLINE12 << 0x18U) | SYSCFG_ITLINE12_SR_ADC)         /*!< ADC Interrupt */
+#if defined (COMP1)
+#define HAL_ITLINE_COMP1          ((HAL_SYSCFG_ITLINE12 << 0x18U) | SYSCFG_ITLINE12_SR_COMP1)       /*!< COMP1 Interrupt -> exti[17] */
+#endif /* COMP1 */
+#if defined (COMP2)
+#define HAL_ITLINE_COMP2          ((HAL_SYSCFG_ITLINE12 << 0x18U) | SYSCFG_ITLINE12_SR_COMP2)       /*!< COMP2 Interrupt -> exti[18] */
+#endif /* COMP2 */
+#if defined (COMP3)
+#define HAL_ITLINE_COMP3          ((HAL_SYSCFG_ITLINE12 << 0x18U) | SYSCFG_ITLINE12_SR_COMP3)       /*!< COMP3 Interrupt -> exti[1x] */
+#endif /* COMP3 */
+#define HAL_ITLINE_TIM1_BRK       ((HAL_SYSCFG_ITLINE13 << 0x18U) | SYSCFG_ITLINE13_SR_TIM1_BRK)    /*!< TIM1 BRK Interrupt */
+#define HAL_ITLINE_TIM1_UPD       ((HAL_SYSCFG_ITLINE13 << 0x18U) | SYSCFG_ITLINE13_SR_TIM1_UPD)    /*!< TIM1 UPD Interrupt */
+#define HAL_ITLINE_TIM1_TRG       ((HAL_SYSCFG_ITLINE13 << 0x18U) | SYSCFG_ITLINE13_SR_TIM1_TRG)    /*!< TIM1 TRG Interrupt */
+#define HAL_ITLINE_TIM1_CCU       ((HAL_SYSCFG_ITLINE13 << 0x18U) | SYSCFG_ITLINE13_SR_TIM1_CCU)    /*!< TIM1 CCU Interrupt */
+#define HAL_ITLINE_TIM1_CC        ((HAL_SYSCFG_ITLINE14 << 0x18U) | SYSCFG_ITLINE14_SR_TIM1_CC)     /*!< TIM1 CC Interrupt */
+#if defined (TIM2)
+#define HAL_ITLINE_TIM2           ((HAL_SYSCFG_ITLINE15 << 0x18U) | SYSCFG_ITLINE15_SR_TIM2_GLB)    /*!< TIM2 Interrupt */
+#endif /* TIM2 */
+#define HAL_ITLINE_TIM3           ((HAL_SYSCFG_ITLINE16 << 0x18U) | SYSCFG_ITLINE16_SR_TIM3_GLB)    /*!< TIM3 Interrupt */
+#if defined (TIM4)
+#define HAL_ITLINE_TIM4           ((HAL_SYSCFG_ITLINE16 << 0x18U) | SYSCFG_ITLINE16_SR_TIM4_GLB)    /*!< TIM4 Interrupt */
+#endif /* TIM4 */
+#if defined(TIM6)
+#define HAL_ITLINE_TIM6           ((HAL_SYSCFG_ITLINE17 << 0x18U) | SYSCFG_ITLINE17_SR_TIM6_GLB)    /*!< TIM6 Interrupt */
+#endif /* TIM6 */
+#if defined(DAC1)
+#define HAL_ITLINE_DAC            ((HAL_SYSCFG_ITLINE17 << 0x18U) | SYSCFG_ITLINE17_SR_DAC)         /*!< DAC Interrupt */
+#endif /* DAC1 */
+#if defined(LPTIM1)
+#define HAL_ITLINE_LPTIM1         ((HAL_SYSCFG_ITLINE17 << 0x18U) | SYSCFG_ITLINE17_SR_LPTIM1_GLB)  /*!< LPTIM1 Interrupt -> exti[29] */
+#endif /* LPTIM1 */
+#if defined(TIM7)
+#define HAL_ITLINE_TIM7           ((HAL_SYSCFG_ITLINE18 << 0x18U) | SYSCFG_ITLINE18_SR_TIM7_GLB)    /*!< TIM7 Interrupt */
+#endif /* TIM7 */
+#if defined(LPTIM2)
+#define HAL_ITLINE_LPTIM2         ((HAL_SYSCFG_ITLINE18 << 0x18U) | SYSCFG_ITLINE18_SR_LPTIM2_GLB)  /*!< LPTIM2 Interrupt -> exti[30] */
+#endif /* LPTIM2 */
+#define HAL_ITLINE_TIM14          ((HAL_SYSCFG_ITLINE19 << 0x18U) | SYSCFG_ITLINE19_SR_TIM14_GLB)   /*!< TIM14 Interrupt */
+#if defined(TIM15)
+#define HAL_ITLINE_TIM15          ((HAL_SYSCFG_ITLINE20 << 0x18U) | SYSCFG_ITLINE20_SR_TIM15_GLB)   /*!< TIM15 Interrupt */
+#endif /* TIM15 */
+#define HAL_ITLINE_TIM16          ((HAL_SYSCFG_ITLINE21 << 0x18U) | SYSCFG_ITLINE21_SR_TIM16_GLB)   /*!< TIM16 Interrupt */
+#if defined (FDCAN1) || defined (FDCAN2)
+#define HAL_ITLINE_FDCAN1_IT0     ((HAL_SYSCFG_ITLINE21 << 0x18U) | SYSCFG_ITLINE21_SR_FDCAN1_IT0)  /*!< FDCAN1_IT0 Interrupt */
+#define HAL_ITLINE_FDCAN2_IT0     ((HAL_SYSCFG_ITLINE21 << 0x18U) | SYSCFG_ITLINE21_SR_FDCAN2_IT0)  /*!< FDCAN2_IT0 Interrupt */
+#endif /* FDCAN1 || FDCAN2 */
+#define HAL_ITLINE_TIM17          ((HAL_SYSCFG_ITLINE22 << 0x18U) | SYSCFG_ITLINE22_SR_TIM17_GLB)   /*!< TIM17 Interrupt */
+#if defined (FDCAN1) || defined (FDCAN2)
+#define HAL_ITLINE_FDCAN1_IT1     ((HAL_SYSCFG_ITLINE22 << 0x18U) | SYSCFG_ITLINE22_SR_FDCAN1_IT1)  /*!< FDCAN1_IT1 Interrupt */
+#define HAL_ITLINE_FDCAN2_IT1     ((HAL_SYSCFG_ITLINE22 << 0x18U) | SYSCFG_ITLINE22_SR_FDCAN2_IT1)  /*!< FDCAN2_IT1 Interrupt */
+#endif /* FDCAN1 || FDCAN2 */
+#define HAL_ITLINE_I2C1           ((HAL_SYSCFG_ITLINE23 << 0x18U) | SYSCFG_ITLINE23_SR_I2C1_GLB)    /*!< I2C1 Interrupt -> exti[23] */
+#define HAL_ITLINE_I2C2           ((HAL_SYSCFG_ITLINE24 << 0x18U) | SYSCFG_ITLINE24_SR_I2C2_GLB)    /*!< I2C2 Interrupt -> exti[24] */
+#if defined (I2C3)
+#define HAL_ITLINE_I2C3           ((HAL_SYSCFG_ITLINE24 << 0x18U) | SYSCFG_ITLINE24_SR_I2C3_GLB)    /*!< I2C3 Interrupt -> exti[22] */
+#endif /* I2C3 */
+#define HAL_ITLINE_SPI1           ((HAL_SYSCFG_ITLINE25 << 0x18U) | SYSCFG_ITLINE25_SR_SPI1)        /*!< SPI1 Interrupt  */
+#define HAL_ITLINE_SPI2           ((HAL_SYSCFG_ITLINE26 << 0x18U) | SYSCFG_ITLINE26_SR_SPI2)        /*!< SPI2 Interrupt */
+#if defined (SPI3)
+#define HAL_ITLINE_SPI3           ((HAL_SYSCFG_ITLINE26 << 0x18U) | SYSCFG_ITLINE26_SR_SPI3)        /*!< SPI3 Interrupt */
+#endif /* SPI3 */
+#define HAL_ITLINE_USART1         ((HAL_SYSCFG_ITLINE27 << 0x18U) | SYSCFG_ITLINE27_SR_USART1_GLB)  /*!< USART1 GLB Interrupt -> exti[25] */
+#define HAL_ITLINE_USART2         ((HAL_SYSCFG_ITLINE28 << 0x18U) | SYSCFG_ITLINE28_SR_USART2_GLB)  /*!< USART2 GLB Interrupt -> exti[26] */
+#if defined (LPUART2)
+#define HAL_ITLINE_LPUART2        ((HAL_SYSCFG_ITLINE28 << 0x18U) | SYSCFG_ITLINE28_SR_LPUART2_GLB)  /*!< LPUART2 GLB Interrupt -> exti[26] */
+#endif /* LPUART2 */
+#if defined(USART3)
+#define HAL_ITLINE_USART3         ((HAL_SYSCFG_ITLINE29 << 0x18U) | SYSCFG_ITLINE29_SR_USART3_GLB)  /*!< USART3 Interrupt .... */
+#endif /* USART3 */
+#if defined(USART4)
+#define HAL_ITLINE_USART4         ((HAL_SYSCFG_ITLINE29 << 0x18U) | SYSCFG_ITLINE29_SR_USART4_GLB)  /*!< USART4 Interrupt .... */
+#endif /* USART4 */
+#if defined (LPUART1)
+#define HAL_ITLINE_LPUART1        ((HAL_SYSCFG_ITLINE29 << 0x18U) | SYSCFG_ITLINE29_SR_LPUART1_GLB) /*!< LPUART1 Interrupt -> exti[28]*/
+#endif /* LPUART1 */
+#if defined (USART5)
+#define HAL_ITLINE_USART5         ((HAL_SYSCFG_ITLINE29 << 0x18U) | SYSCFG_ITLINE29_SR_USART5_GLB)  /*!< USART5 Interrupt .... */
+#endif /* USART5 */
+#if defined (USART6)
+#define HAL_ITLINE_USART6         ((HAL_SYSCFG_ITLINE29 << 0x18U) | SYSCFG_ITLINE29_SR_USART6_GLB)  /*!< USART6 Interrupt .... */
+#endif /* USART6 */
+#if defined (CEC)
+#define HAL_ITLINE_CEC            ((HAL_SYSCFG_ITLINE30 << 0x18U) | SYSCFG_ITLINE30_SR_CEC)         /*!< CEC Interrupt -> exti[27] */
+#endif /* CEC */
+#if defined (RNG)
+#define HAL_ITLINE_RNG            ((HAL_SYSCFG_ITLINE31 << 0x18U) | SYSCFG_ITLINE31_SR_RNG)         /*!< RNG Interrupt */
+#endif /* RNG */
+#if defined (AES)
+#define HAL_ITLINE_AES            ((HAL_SYSCFG_ITLINE31 << 0x18U) | SYSCFG_ITLINE31_SR_AES)         /*!< AES Interrupt */
+#endif /* AES */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup HAL_Exported_Macros HAL Exported Macros
+  * @{
+  */
+
+/** @defgroup DBG_Exported_Macros DBG Exported Macros
+  * @{
+  */
+
+/** @brief  Freeze and Unfreeze Peripherals in Debug mode
+  */
+#if defined(DBG_APB_FZ1_DBG_TIM2_STOP)
+#define __HAL_DBGMCU_FREEZE_TIM2()           SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_TIM2_STOP)
+#define __HAL_DBGMCU_UNFREEZE_TIM2()         CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_TIM2_STOP)
+#endif /* DBG_APB_FZ1_DBG_TIM2_STOP */
+
+#if defined(DBG_APB_FZ1_DBG_TIM3_STOP)
+#define __HAL_DBGMCU_FREEZE_TIM3()           SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_TIM3_STOP)
+#define __HAL_DBGMCU_UNFREEZE_TIM3()         CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_TIM3_STOP)
+#endif /* DBG_APB_FZ1_DBG_TIM3_STOP */
+
+#if defined(DBG_APB_FZ1_DBG_TIM4_STOP)
+#define __HAL_DBGMCU_FREEZE_TIM4()           SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_TIM4_STOP)
+#define __HAL_DBGMCU_UNFREEZE_TIM4()         CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_TIM4_STOP)
+#endif /* DBG_APB_FZ1_DBG_TIM4_STOP */
+
+#if defined(DBG_APB_FZ1_DBG_TIM6_STOP)
+#define __HAL_DBGMCU_FREEZE_TIM6()           SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_TIM6_STOP)
+#define __HAL_DBGMCU_UNFREEZE_TIM6()         CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_TIM6_STOP)
+#endif /* DBG_APB_FZ1_DBG_TIM6_STOP */
+
+#if defined(DBG_APB_FZ1_DBG_TIM7_STOP)
+#define __HAL_DBGMCU_FREEZE_TIM7()           SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_TIM7_STOP)
+#define __HAL_DBGMCU_UNFREEZE_TIM7()         CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_TIM7_STOP)
+#endif /* DBG_APB_FZ1_DBG_TIM7_STOP */
+
+#if defined(DBG_APB_FZ1_DBG_RTC_STOP)
+#define __HAL_DBGMCU_FREEZE_RTC()            SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_RTC_STOP)
+#define __HAL_DBGMCU_UNFREEZE_RTC()          CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_RTC_STOP)
+#endif /* DBG_APB_FZ1_DBG_RTC_STOP */
+
+#if defined(DBG_APB_FZ1_DBG_WWDG_STOP)
+#define __HAL_DBGMCU_FREEZE_WWDG()           SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_WWDG_STOP)
+#define __HAL_DBGMCU_UNFREEZE_WWDG()         CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_WWDG_STOP)
+#endif /* DBG_APB_FZ1_DBG_WWDG_STOP */
+
+#if defined(DBG_APB_FZ1_DBG_IWDG_STOP)
+#define __HAL_DBGMCU_FREEZE_IWDG()           SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_IWDG_STOP)
+#define __HAL_DBGMCU_UNFREEZE_IWDG()         CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_IWDG_STOP)
+#endif /* DBG_APB_FZ1_DBG_IWDG_STOP */
+
+#if defined(DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP)
+#define __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT()   SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP)
+#define __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT() CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP)
+#endif /* DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP */
+
+#if defined(DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP)
+#define __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT()   SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP)
+#define __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT() CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP)
+#endif /* DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP */
+
+#if defined(DBG_APB_FZ1_DBG_LPTIM1_STOP)
+#define __HAL_DBGMCU_FREEZE_LPTIM1()         SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_LPTIM1_STOP)
+#define __HAL_DBGMCU_UNFREEZE_LPTIM1()       CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_LPTIM1_STOP)
+#endif /* DBG_APB_FZ1_DBG_LPTIM1_STOP */
+
+#if defined(DBG_APB_FZ1_DBG_LPTIM2_STOP)
+#define __HAL_DBGMCU_FREEZE_LPTIM2()         SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_LPTIM2_STOP)
+#define __HAL_DBGMCU_UNFREEZE_LPTIM2()       CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_LPTIM2_STOP)
+#endif /* DBG_APB_FZ1_DBG_LPTIM2_STOP */
+
+#if defined(DBG_APB_FZ2_DBG_TIM1_STOP)
+#define __HAL_DBGMCU_FREEZE_TIM1()           SET_BIT(DBG->APBFZ2, DBG_APB_FZ2_DBG_TIM1_STOP)
+#define __HAL_DBGMCU_UNFREEZE_TIM1()         CLEAR_BIT(DBG->APBFZ2, DBG_APB_FZ2_DBG_TIM1_STOP)
+#endif /* DBG_APB_FZ2_DBG_TIM1_STOP */
+
+#if defined(DBG_APB_FZ2_DBG_TIM14_STOP)
+#define __HAL_DBGMCU_FREEZE_TIM14()          SET_BIT(DBG->APBFZ2, DBG_APB_FZ2_DBG_TIM14_STOP)
+#define __HAL_DBGMCU_UNFREEZE_TIM14()        CLEAR_BIT(DBG->APBFZ2, DBG_APB_FZ2_DBG_TIM14_STOP)
+#endif /* DBG_APB_FZ2_DBG_TIM14_STOP */
+
+#if defined(DBG_APB_FZ2_DBG_TIM15_STOP)
+#define __HAL_DBGMCU_FREEZE_TIM15()          SET_BIT(DBG->APBFZ2, DBG_APB_FZ2_DBG_TIM15_STOP)
+#define __HAL_DBGMCU_UNFREEZE_TIM15()        CLEAR_BIT(DBG->APBFZ2, DBG_APB_FZ2_DBG_TIM15_STOP)
+#endif /* DBG_APB_FZ2_DBG_TIM15_STOP */
+
+#if defined(DBG_APB_FZ2_DBG_TIM16_STOP)
+#define __HAL_DBGMCU_FREEZE_TIM16()          SET_BIT(DBG->APBFZ2, DBG_APB_FZ2_DBG_TIM16_STOP)
+#define __HAL_DBGMCU_UNFREEZE_TIM16()        CLEAR_BIT(DBG->APBFZ2, DBG_APB_FZ2_DBG_TIM16_STOP)
+#endif /* DBG_APB_FZ2_DBG_TIM16_STOP */
+
+#if defined(DBG_APB_FZ2_DBG_TIM17_STOP)
+#define __HAL_DBGMCU_FREEZE_TIM17()          SET_BIT(DBG->APBFZ2, DBG_APB_FZ2_DBG_TIM17_STOP)
+#define __HAL_DBGMCU_UNFREEZE_TIM17()        CLEAR_BIT(DBG->APBFZ2, DBG_APB_FZ2_DBG_TIM17_STOP)
+#endif /* DBG_APB_FZ2_DBG_TIM17_STOP */
+    
+/**
+  * @}
+  */
+
+/** @defgroup SYSCFG_Exported_Macros SYSCFG Exported Macros
+  * @{
+  */
+
+/**
+  * @brief ISR wrapper check
+  * @note Allow to determine interrupt source per line.
+  */
+#define __HAL_GET_PENDING_IT(__SOURCE__)     (SYSCFG->IT_LINE_SR[((__SOURCE__) >> 0x18U)] & ((__SOURCE__) & 0x00FFFFFF))
+    
+/** @brief  Main Flash memory mapped at 0x00000000
+  */
+#define __HAL_SYSCFG_REMAPMEMORY_FLASH()     CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE)
+
+/** @brief  System Flash memory mapped at 0x00000000
+  */
+#define __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH() MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, SYSCFG_CFGR1_MEM_MODE_0)
+
+/** @brief  Embedded SRAM mapped at 0x00000000
+  */
+#define __HAL_SYSCFG_REMAPMEMORY_SRAM() \
+  MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, (SYSCFG_CFGR1_MEM_MODE_1|SYSCFG_CFGR1_MEM_MODE_0))
+
+/**
+  * @brief  Return the boot mode as configured by user.
+  * @retval The boot mode as configured by user. The returned value can be one
+  *         of the following values @ref SYSCFG_BootMode
+  */
+#define __HAL_SYSCFG_GET_BOOT_MODE()           READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE)
+
+/** @brief  SYSCFG Break ECC lock.
+  *         Enable and lock the connection of Flash ECC error connection to TIM1 Break input.
+  * @note   The selected configuration is locked and can be unlocked only by system reset.
+  */
+#define __HAL_SYSCFG_BREAK_ECC_LOCK()           SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_ECCL)
+
+
+/** @brief  SYSCFG Break Cortex-M0+ Lockup lock.
+  *         Enables and locks the connection of Cortex-M0+ LOCKUP (Hardfault) output to TIM1/15/16/17 Break input
+  * @note   The selected configuration is locked and can be unlocked only by system reset.
+  */
+#define __HAL_SYSCFG_BREAK_LOCKUP_LOCK()        SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL)
+
+#if defined(SYSCFG_CFGR2_PVDL)
+/** @brief  SYSCFG Break PVD lock.
+  *         Enables and locks the PVD connection with Timer1/15/16/17 Break input, as well as the PVDE and PLS[2:0] in the PWR_CR register
+  * @note   The selected configuration is locked and can be unlocked only by system reset
+  */
+#define __HAL_SYSCFG_BREAK_PVD_LOCK()           SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_PVDL)
+#endif /* SYSCFG_CFGR2_PVDL */
+
+/** @brief  SYSCFG Break SRAM PARITY lock
+  *         Enables and locks the SRAM_PARITY error signal with Break Input of TIMER1/15/16/17
+  * @note   The selected configuration is locked and can only be unlocked by system reset
+  */
+#define __HAL_SYSCFG_BREAK_SRAMPARITY_LOCK()    SET_BIT(SYSCFG->CFGR2,SYSCFG_CFGR2_SPL)
+
+/** @brief  Parity check on RAM disable macro
+  * @note   Disabling the parity check on RAM locks the configuration bit.
+  *         To re-enable the parity check on RAM perform a system reset.
+  */
+#define __HAL_SYSCFG_RAM_PARITYCHECK_DISABLE()  (SYSCFG->CFGR2 |= SYSCFG_CFGR2_SPF)
+
+/** @brief  Set the PEF bit to clear the SRAM Parity Error Flag.
+  */
+#define __HAL_SYSCFG_CLEAR_FLAG()               SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF)
+
+/** @brief  Fast-mode Plus driving capability enable/disable macros
+  * @param __FASTMODEPLUS__ This parameter can be a value of @ref SYSCFG_FastModePlus_GPIO
+  */
+#define __HAL_SYSCFG_FASTMODEPLUS_ENABLE(__FASTMODEPLUS__)  do {assert_param(IS_SYSCFG_FASTMODEPLUS((__FASTMODEPLUS__)));\
+                                                                SET_BIT(SYSCFG->CFGR1, (__FASTMODEPLUS__));\
+                                                               }while(0U)
+
+#define __HAL_SYSCFG_FASTMODEPLUS_DISABLE(__FASTMODEPLUS__) do {assert_param(IS_SYSCFG_FASTMODEPLUS((__FASTMODEPLUS__)));\
+                                                                CLEAR_BIT(SYSCFG->CFGR1, (__FASTMODEPLUS__));\
+                                                               }while(0U)
+
+#if defined(SYSCFG_CDEN_SUPPORT)
+/** @brief  Clamping Diode on specific pins enable/disable macros
+  * @param __PIN__ This parameter can be a combination of values @ref SYSCFG_ClampingDiode
+  */
+#define __HAL_SYSCFG_CLAMPINGDIODE_ENABLE(__PIN__)  do {assert_param(IS_SYSCFG_CLAMPINGDIODE((__PIN__)));\
+                                                                SET_BIT(SYSCFG->CFGR2, (__PIN__));\
+                                                               }while(0U)
+
+#define __HAL_SYSCFG_CLAMPINGDIODE_DISABLE(__PIN__) do {assert_param(IS_SYSCFG_CLAMPINGDIODE((__PIN__)));\
+                                                                CLEAR_BIT(SYSCFG->CFGR2, (__PIN__));\
+                                                               }while(0U)
+#endif /* SYSCFG_CDEN_SUPPORT */
+
+/** @brief  ISR wrapper check
+  * @note Allow to determine interrupt source per line.
+  */
+#define __HAL_SYSCFG_GET_PENDING_IT(__SOURCE__)  \
+  (SYSCFG->IT_LINE_SR[((__SOURCE__) >> 0x18U)] & ((__SOURCE__) & 0x00FFFFFFU))
+
+/** @brief  selection of the modulation envelope signal macro, using bits [7:6] of SYSCFG_CFGR1 register
+  * @param __SOURCE__ This parameter can be a value of @ref HAL_IR_ENV_SEL
+  */
+#define __HAL_SYSCFG_IRDA_ENV_SELECTION(__SOURCE__)  do {assert_param(IS_HAL_SYSCFG_IRDA_ENV_SEL((__SOURCE__)));\
+                                                         CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_MOD);\
+                                                         SET_BIT(SYSCFG->CFGR1, (__SOURCE__));\
+                                                        }while(0U)
+
+#define __HAL_SYSCFG_GET_IRDA_ENV_SELECTION()  ((SYSCFG->CFGR1) & 0x000000C0U)
+
+/** @brief  IROut Polarity Selection, using bit[5] of SYSCFG_CFGR1 register
+  * @param __SEL__ This parameter can be a value of @ref HAL_IR_POL_SEL
+  */
+#define __HAL_SYSCFG_IRDA_OUT_POLARITY_SELECTION(__SEL__)  do { assert_param(IS_HAL_SYSCFG_IRDA_POL_SEL((__SEL__)));\
+                                                                CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_POL);\
+                                                                SET_BIT(SYSCFG->CFGR1,(__SEL__));\
+                                                              }while(0U)
+
+/**
+  * @brief  Return the IROut Polarity mode as configured by user.
+  * @retval The IROut polarity as configured by user. The returned value can be one
+  *         of @ref HAL_IR_POL_SEL
+  */
+#define __HAL_SYSCFG_GET_POLARITY()           READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_POL)
+
+/** @brief  Break input to TIM1/15/16/17 capability enable/disable macros
+  * @param __BREAK__ This parameter can be a value of @ref SYSCFG_Break
+  */
+#define __HAL_SYSCFG_BREAK_ENABLE(__BREAK__)     do {assert_param(IS_SYSCFG_BREAK_CONFIG((__BREAK__)));\
+                                                     SET_BIT(SYSCFG->CFGR2, (__BREAK__));\
+                                                    }while(0U)
+
+#define __HAL_SYSCFG_BREAK_DISABLE(__BREAK__)    do {assert_param(IS_SYSCFG_BREAK_CONFIG((__BREAK__)));\
+                                                     CLEAR_BIT(SYSCFG->CFGR2, (__BREAK__));\
+                                                    }while(0U)
+
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup SYSCFG_Private_Macros SYSCFG Private Macros
+  * @{
+  */
+#if defined (PWR_PVD_SUPPORT)
+#define IS_SYSCFG_BREAK_CONFIG(__CONFIG__) (((__CONFIG__) == SYSCFG_BREAK_SP)        || \
+                                            ((__CONFIG__) == SYSCFG_BREAK_PVD)       || \
+                                            ((__CONFIG__) == SYSCFG_BREAK_ECC)       || \
+                                            ((__CONFIG__) == SYSCFG_BREAK_LOCKUP))
+#else
+#define IS_SYSCFG_BREAK_CONFIG(__CONFIG__) (((__CONFIG__) == SYSCFG_BREAK_SP)        || \
+                                            ((__CONFIG__) == SYSCFG_BREAK_ECC)       || \
+                                            ((__CONFIG__) == SYSCFG_BREAK_LOCKUP))
+#endif /* PWR_PVD_SUPPORT */
+
+#if defined(SYSCFG_CDEN_SUPPORT)
+#define IS_SYSCFG_CLAMPINGDIODE(__PIN__) ((((__PIN__) & SYSCFG_CDEN_PA1)  == SYSCFG_CDEN_PA1)  || \
+                                          (((__PIN__) & SYSCFG_CDEN_PA3)  == SYSCFG_CDEN_PA3)  || \
+                                          (((__PIN__) & SYSCFG_CDEN_PA5)  == SYSCFG_CDEN_PA5)  || \
+                                          (((__PIN__) & SYSCFG_CDEN_PA6)  == SYSCFG_CDEN_PA6)  || \
+                                          (((__PIN__) & SYSCFG_CDEN_PA13) == SYSCFG_CDEN_PA13) || \
+                                          (((__PIN__) & SYSCFG_CDEN_PB0)  == SYSCFG_CDEN_PB0)  || \
+                                          (((__PIN__) & SYSCFG_CDEN_PB1)  == SYSCFG_CDEN_PB1)  || \
+                                          (((__PIN__) & SYSCFG_CDEN_PB2)  == SYSCFG_CDEN_PB2))
+#endif /* SYSCFG_CDEN_SUPPORT */
+
+#if defined (USART4)
+#define IS_HAL_SYSCFG_IRDA_ENV_SEL(SEL)   (((SEL) == HAL_SYSCFG_IRDA_ENV_SEL_TIM16)   || \
+                                           ((SEL) == HAL_SYSCFG_IRDA_ENV_SEL_USART1)  || \
+                                           ((SEL) == HAL_SYSCFG_IRDA_ENV_SEL_USART4))
+#else
+#define IS_HAL_SYSCFG_IRDA_ENV_SEL(SEL)   (((SEL) == HAL_SYSCFG_IRDA_ENV_SEL_TIM16)   || \
+                                           ((SEL) == HAL_SYSCFG_IRDA_ENV_SEL_USART1)  || \
+                                           ((SEL) == HAL_SYSCFG_IRDA_ENV_SEL_USART2))
+#endif /* USART4 */
+#define IS_HAL_SYSCFG_IRDA_POL_SEL(SEL)   (((SEL) == HAL_SYSCFG_IRDA_POLARITY_NOT_INVERTED)   || \
+                                           ((SEL) == HAL_SYSCFG_IRDA_POLARITY_INVERTED))
+
+#if defined (SYSCFG_CFGR1_UCPD1_STROBE) || defined (SYSCFG_CFGR1_UCPD2_STROBE)
+#define IS_SYSCFG_DBATT_CONFIG(__CONFIG__) (((__CONFIG__) == SYSCFG_UCPD1_STROBE) || \
+                                            ((__CONFIG__) == SYSCFG_UCPD2_STROBE) || \
+                                            ((__CONFIG__) == (SYSCFG_UCPD1_STROBE | SYSCFG_UCPD2_STROBE)))
+#endif /* SYSCFG_CFGR1_UCPD1_STROBE || SYSCFG_CFGR1_UCPD2_STROBE */
+#if defined(VREFBUF)
+#define IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(__SCALE__)  (((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE0) || \
+                                                     ((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE1))
+
+#define IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(__VALUE__)  (((__VALUE__) == SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE) || \
+                                                      ((__VALUE__) == SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE))
+
+#define IS_SYSCFG_VREFBUF_TRIMMING(__VALUE__)  (((__VALUE__) > 0U) && ((__VALUE__) <= VREFBUF_CCR_TRIM))
+#endif /* VREFBUF */
+
+#define IS_SYSCFG_FASTMODEPLUS(__PIN__) ((((__PIN__) & SYSCFG_FASTMODEPLUS_PA9)  == SYSCFG_FASTMODEPLUS_PA9)  || \
+                                         (((__PIN__) & SYSCFG_FASTMODEPLUS_PA10) == SYSCFG_FASTMODEPLUS_PA10) || \
+                                         (((__PIN__) & SYSCFG_FASTMODEPLUS_PB6)  == SYSCFG_FASTMODEPLUS_PB6)  || \
+                                         (((__PIN__) & SYSCFG_FASTMODEPLUS_PB7)  == SYSCFG_FASTMODEPLUS_PB7)  || \
+                                         (((__PIN__) & SYSCFG_FASTMODEPLUS_PB8)  == SYSCFG_FASTMODEPLUS_PB8)  || \
+                                         (((__PIN__) & SYSCFG_FASTMODEPLUS_PB9)  == SYSCFG_FASTMODEPLUS_PB9))
+
+#define IS_HAL_REMAP_PIN(RMP)               (((RMP) == SYSCFG_REMAP_PA11) || \
+                                             ((RMP) == SYSCFG_REMAP_PA12) || \
+                                             ((RMP) == (SYSCFG_REMAP_PA11 | SYSCFG_REMAP_PA12)))
+/**
+  * @}
+  */
+
+/** @defgroup HAL_Private_Macros HAL Private Macros
+  * @{
+  */
+#define IS_TICKFREQ(FREQ) (((FREQ) == HAL_TICK_FREQ_10HZ)  || \
+                           ((FREQ) == HAL_TICK_FREQ_100HZ) || \
+                           ((FREQ) == HAL_TICK_FREQ_1KHZ))
+/**
+  * @}
+  */
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup HAL_Exported_Functions HAL Exported Functions
+  * @{
+  */
+
+/** @defgroup HAL_Exported_Functions_Group1 HAL Initialization and Configuration functions
+  * @{
+  */
+
+/* Initialization and Configuration functions  ******************************/
+HAL_StatusTypeDef HAL_Init(void);
+HAL_StatusTypeDef HAL_DeInit(void);
+void HAL_MspInit(void);
+void HAL_MspDeInit(void);
+HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority);
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_Exported_Functions_Group2 HAL Control functions
+  * @{
+  */
+
+/* Peripheral Control functions  ************************************************/
+void HAL_IncTick(void);
+void HAL_Delay(uint32_t Delay);
+uint32_t HAL_GetTick(void);
+uint32_t HAL_GetTickPrio(void);
+HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq);
+HAL_TickFreqTypeDef HAL_GetTickFreq(void);
+void HAL_SuspendTick(void);
+void HAL_ResumeTick(void);
+uint32_t HAL_GetHalVersion(void);
+uint32_t HAL_GetREVID(void);
+uint32_t HAL_GetDEVID(void);
+uint32_t HAL_GetUIDw0(void);
+uint32_t HAL_GetUIDw1(void);
+uint32_t HAL_GetUIDw2(void);
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_Exported_Functions_Group3 DBGMCU Control functions
+  * @{
+  */
+
+/* DBGMCU Peripheral Control functions  *****************************************/
+void HAL_DBGMCU_EnableDBGStopMode(void);
+void HAL_DBGMCU_DisableDBGStopMode(void);
+void HAL_DBGMCU_EnableDBGStandbyMode(void);
+void HAL_DBGMCU_DisableDBGStandbyMode(void);
+
+/**
+  * @}
+  */
+
+/* Exported variables ---------------------------------------------------------*/
+/** @addtogroup HAL_Exported_Variables
+  * @{
+  */
+extern __IO uint32_t uwTick;
+extern uint32_t uwTickPrio;
+extern HAL_TickFreqTypeDef uwTickFreq;
+/**
+  * @}
+  */
+
+/** @defgroup HAL_Exported_Functions_Group4 SYSCFG configuration functions
+  * @{
+  */
+
+/* SYSCFG Control functions  ****************************************************/
+
+#if defined(VREFBUF)
+void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling);
+void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode);
+void HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue);
+HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void);
+void HAL_SYSCFG_DisableVREFBUF(void);
+#endif /* VREFBUF */
+
+void HAL_SYSCFG_EnableIOAnalogSwitchBooster(void);
+void HAL_SYSCFG_DisableIOAnalogSwitchBooster(void);
+void HAL_SYSCFG_EnableRemap(uint32_t PinRemap);
+void HAL_SYSCFG_DisableRemap(uint32_t PinRemap);
+#if defined(SYSCFG_CDEN_SUPPORT)
+void HAL_SYSCFG_EnableClampingDiode(uint32_t PinConfig);
+void HAL_SYSCFG_DisableClampingDiode(uint32_t PinConfig);
+#endif /* SYSCFG_CDEN_SUPPORT */
+#if defined (SYSCFG_CFGR1_UCPD1_STROBE) || defined (SYSCFG_CFGR1_UCPD2_STROBE)
+void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery);
+#endif /* SYSCFG_CFGR1_UCPD1_STROBE || SYSCFG_CFGR1_UCPD2_STROBE */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h
new file mode 100644
index 0000000..d58433f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h
@@ -0,0 +1,1755 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_adc.h
+  * @author  MCD Application Team
+  * @brief   Header file of ADC HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_ADC_H
+#define STM32G0xx_HAL_ADC_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/* Include low level driver */
+#include "stm32g0xx_ll_adc.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup ADC
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup ADC_Exported_Types ADC Exported Types
+  * @{
+  */
+
+/**
+  * @brief  ADC group regular oversampling structure definition
+  */
+typedef struct
+{
+  uint32_t Ratio;                         /*!< Configures the oversampling ratio.
+                                               This parameter can be a value of @ref ADC_HAL_EC_OVS_RATIO */
+
+  uint32_t RightBitShift;                 /*!< Configures the division coefficient for the Oversampler.
+                                               This parameter can be a value of @ref ADC_HAL_EC_OVS_SHIFT */
+
+  uint32_t TriggeredMode;                 /*!< Selects the regular triggered oversampling mode.
+                                               This parameter can be a value of @ref ADC_HAL_EC_OVS_DISCONT_MODE */
+
+} ADC_OversamplingTypeDef;
+
+/**
+  * @brief  Structure definition of ADC instance and ADC group regular.
+  * @note   Parameters of this structure are shared within 2 scopes:
+  *          - Scope entire ADC (differentiation done for compatibility with some other STM32 series featuring ADC groups regular and injected): ClockPrescaler, Resolution, DataAlign,
+  *            ScanConvMode, EOCSelection, LowPowerAutoWait.
+  *          - Scope ADC group regular: ContinuousConvMode, NbrOfConversion, DiscontinuousConvMode,
+  *            ExternalTrigConv, ExternalTrigConvEdge, DMAContinuousRequests, Overrun, OversamplingMode, Oversampling.
+  * @note   The setting of these parameters by function HAL_ADC_Init() is conditioned to ADC state.
+  *         ADC state can be either:
+  *          - For all parameters: ADC disabled
+  *          - For all parameters except 'ClockPrescaler' and 'Resolution': ADC enabled without conversion on going on group regular.
+  *         If ADC is not in the appropriate state to modify some parameters, these parameters setting is bypassed
+  *         without error reporting (as it can be the expected behavior in case of intended action to update another parameter
+  *         (which fulfills the ADC state condition) on the fly).
+  */
+typedef struct
+{
+  uint32_t ClockPrescaler;        /*!< Select ADC clock source (synchronous clock derived from APB clock or asynchronous clock derived from system clock or PLL (Refer to reference manual for list of clocks available)) and clock prescaler.
+                                       This parameter can be a value of @ref ADC_HAL_EC_COMMON_CLOCK_SOURCE.
+                                       Note: The ADC clock configuration is common to all ADC instances.
+                                       Note: In case of synchronous clock mode based on HCLK/1, the configuration must be enabled only
+                                             if the system clock has a 50% duty clock cycle (APB prescaler configured inside RCC
+                                             must be bypassed and PCLK clock must have 50% duty cycle). Refer to reference manual for details.
+                                       Note: In case of usage of asynchronous clock, the selected clock must be preliminarily enabled at RCC top level.
+                                       Note: This parameter can be modified only if all ADC instances are disabled. */
+
+  uint32_t Resolution;            /*!< Configure the ADC resolution.
+                                       This parameter can be a value of @ref ADC_HAL_EC_RESOLUTION */
+
+  uint32_t DataAlign;             /*!< Specify ADC data alignment in conversion data register (right or left).
+                                       Refer to reference manual for alignments formats versus resolutions.
+                                       This parameter can be a value of @ref ADC_HAL_EC_DATA_ALIGN */
+
+  uint32_t ScanConvMode;          /*!< Configure the sequencer of ADC group regular.
+                                       On this STM32 series, ADC group regular sequencer both modes "fully configurable" or "not fully configurable" are
+                                       available:
+                                        - sequencer configured to fully configurable:
+                                          sequencer length and each rank affectation to a channel are configurable.
+                                           - Sequence length: Set number of ranks in the scan sequence.
+                                           - Sequence direction: Unless specified in parameters, sequencer
+                                             scan direction is forward (from rank 1 to rank n).
+                                        - sequencer configured to not fully configurable:
+                                          sequencer length and each rank affectation to a channel are fixed by channel HW number.
+                                           - Sequence length: Number of ranks in the scan sequence is
+                                             defined by number of channels set in the sequence,
+                                             rank of each channel is fixed by channel HW number.
+                                             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
+                                           - Sequence direction: Unless specified in parameters, sequencer
+                                             scan direction is forward (from lowest channel number to
+                                             highest channel number).
+                                       This parameter can be associated to parameter 'DiscontinuousConvMode' to have main sequence subdivided in successive parts.
+                                       Sequencer is automatically enabled if several channels are set (sequencer cannot be disabled, as it can be the case on other STM32 devices):
+                                       If only 1 channel is set: Conversion is performed in single mode.
+                                       If several channels are set:  Conversions are performed in sequence mode.
+                                       This parameter can be a value of @ref ADC_Scan_mode */
+
+  uint32_t EOCSelection;          /*!< Specify which EOC (End Of Conversion) flag is used for conversion by polling and interruption: end of unitary conversion or end of sequence conversions.
+                                       This parameter can be a value of @ref ADC_EOCSelection. */
+
+  FunctionalState LowPowerAutoWait; /*!< Select the dynamic low power Auto Delay: new conversion start only when the previous
+                                       conversion (for ADC group regular) has been retrieved by user software,
+                                       using function HAL_ADC_GetValue().
+                                       This feature automatically adapts the frequency of ADC conversions triggers to the speed of the system that reads the data. Moreover, this avoids risk of overrun
+                                       for low frequency applications.
+                                       This parameter can be set to ENABLE or DISABLE.
+                                       Note: It is not recommended to use with interruption or DMA (HAL_ADC_Start_IT(), HAL_ADC_Start_DMA()) since these modes have to clear immediately the EOC flag (by CPU to free the IRQ pending event or by DMA).
+                                             Auto wait will work but fort a very short time, discarding its intended benefit (except specific case of high load of CPU or DMA transfers which can justify usage of auto wait).
+                                             Do use with polling: 1. Start conversion with HAL_ADC_Start(), 2. Later on, when ADC conversion data is needed:
+                                             use HAL_ADC_PollForConversion() to ensure that conversion is completed and HAL_ADC_GetValue() to retrieve conversion result and trig another conversion start. */
+
+  FunctionalState LowPowerAutoPowerOff; /*!< Select the auto-off mode: the ADC automatically powers-off after a conversion and automatically wakes-up when a new conversion is triggered (with startup time between trigger and start of sampling).
+                                       This feature can be combined with automatic wait mode (parameter 'LowPowerAutoWait').
+                                       This parameter can be set to ENABLE or DISABLE. */
+
+  FunctionalState ContinuousConvMode; /*!< Specify whether the conversion is performed in single mode (one conversion) or continuous mode for ADC group regular,
+                                       after the first ADC conversion start trigger occurred (software start or external trigger).
+                                       This parameter can be set to ENABLE or DISABLE. */
+
+  uint32_t NbrOfConversion;       /*!< Specify the number of ranks that will be converted within the regular group sequencer.
+                                       This parameter is dependent on ScanConvMode:
+                                        - sequencer configured to fully configurable:
+                                          Number of ranks in the scan sequence is configurable using this parameter.
+                                          Note: After the first call of 'HAL_ADC_Init()', each rank corresponding to parameter "NbrOfConversion" must be set using 'HAL_ADC_ConfigChannel()'.
+                                                Afterwards, when all needed sequencer ranks are set, parameter 'NbrOfConversion' can be updated without modifying configuration of sequencer ranks
+                                                (sequencer ranks above 'NbrOfConversion' are discarded).
+                                        - sequencer configured to not fully configurable:
+                                          Number of ranks in the scan sequence is defined by number of channels set in the sequence. This parameter is discarded.
+                                       This parameter must be a number between Min_Data = 1 and Max_Data = 8.
+                                       Note: This parameter must be modified when no conversion is on going on regular group (ADC disabled, or ADC enabled without continuous mode or external trigger that could launch a conversion). */
+
+  FunctionalState DiscontinuousConvMode; /*!< Specify whether the conversions sequence of ADC group regular is performed in Complete-sequence/Discontinuous-sequence
+                                       (main sequence subdivided in successive parts).
+                                       Discontinuous mode is used only if sequencer is enabled (parameter 'ScanConvMode'). If sequencer is disabled, this parameter is discarded.
+                                       Discontinuous mode can be enabled only if continuous mode is disabled. If continuous mode is enabled, this parameter setting is discarded.
+                                       This parameter can be set to ENABLE or DISABLE.
+                                       Note: On this STM32 series, ADC group regular number of discontinuous ranks increment is fixed to one-by-one. */
+
+  uint32_t ExternalTrigConv;      /*!< Select the external event source used to trigger ADC group regular conversion start.
+                                       If set to ADC_SOFTWARE_START, external triggers are disabled and software trigger is used instead.
+                                       This parameter can be a value of @ref ADC_regular_external_trigger_source.
+                                       Caution: external trigger source is common to all ADC instances. */
+
+  uint32_t ExternalTrigConvEdge;  /*!< Select the external event edge used to trigger ADC group regular conversion start.
+                                       If trigger source is set to ADC_SOFTWARE_START, this parameter is discarded.
+                                       This parameter can be a value of @ref ADC_regular_external_trigger_edge */
+
+  FunctionalState DMAContinuousRequests; /*!< Specify whether the DMA requests are performed in one shot mode (DMA transfer stops when number of conversions is reached)
+                                       or in continuous mode (DMA transfer unlimited, whatever number of conversions).
+                                       This parameter can be set to ENABLE or DISABLE.
+                                       Note: In continuous mode, DMA must be configured in circular mode. Otherwise an overrun will be triggered when DMA buffer maximum pointer is reached. */
+
+  uint32_t Overrun;               /*!< Select the behavior in case of overrun: data overwritten or preserved (default).
+                                       This parameter can be a value of @ref ADC_HAL_EC_REG_OVR_DATA_BEHAVIOR.
+                                       Note: In case of overrun set to data preserved and usage with programming model with interruption (HAL_Start_IT()): ADC IRQ handler has to clear
+                                       end of conversion flags, this induces the release of the preserved data. If needed, this data can be saved in function
+                                       HAL_ADC_ConvCpltCallback(), placed in user program code (called before end of conversion flags clear).
+                                       Note: Error reporting with respect to the conversion mode:
+                                             - Usage with ADC conversion by polling for event or interruption: Error is reported only if overrun is set to data preserved. If overrun is set to data
+                                               overwritten, user can willingly not read all the converted data, this is not considered as an erroneous case.
+                                             - Usage with ADC conversion by DMA: Error is reported whatever overrun setting (DMA is expected to process all data from data register). */
+
+  uint32_t SamplingTimeCommon1;   /*!< Set sampling time common to a group of channels.
+                                       Unit: ADC clock cycles
+                                       Conversion time is the addition of sampling time and processing time (12.5 ADC clock cycles at ADC resolution 12 bits, 10.5 cycles at 10 bits, 8.5 cycles at 8 bits, 6.5 cycles at 6 bits).
+                                       Note: On this STM32 family, two different sampling time settings are available, each channel can use one of these two settings. On some other STM32 devices, this parameter in channel wise and is located into ADC channel initialization structure.
+                                       This parameter can be a value of @ref ADC_HAL_EC_CHANNEL_SAMPLINGTIME
+                                       Note: In case of usage of internal measurement channels (VrefInt/Vbat/TempSensor),
+                                             sampling time constraints must be respected (sampling time can be adjusted in function of ADC clock frequency and sampling time setting)
+                                             Refer to device datasheet for timings values, parameters TS_vrefint, TS_vbat, TS_temp (values rough order: few tens of microseconds). */
+
+  uint32_t SamplingTimeCommon2;   /*!< Set sampling time common to a group of channels, second common setting possible.
+                                       Unit: ADC clock cycles
+                                       Conversion time is the addition of sampling time and processing time (12.5 ADC clock cycles at ADC resolution 12 bits, 10.5 cycles at 10 bits, 8.5 cycles at 8 bits, 6.5 cycles at 6 bits).
+                                       Note: On this STM32 family, two different sampling time settings are available, each channel can use one of these two settings. On some other STM32 devices, this parameter in channel wise and is located into ADC channel initialization structure.
+                                       This parameter can be a value of @ref ADC_HAL_EC_CHANNEL_SAMPLINGTIME
+                                       Note: In case of usage of internal measurement channels (VrefInt/Vbat/TempSensor),
+                                             sampling time constraints must be respected (sampling time can be adjusted in function of ADC clock frequency and sampling time setting)
+                                             Refer to device datasheet for timings values, parameters TS_vrefint, TS_vbat, TS_temp (values rough order: few tens of microseconds). */
+
+  FunctionalState OversamplingMode;       /*!< Specify whether the oversampling feature is enabled or disabled.
+                                               This parameter can be set to ENABLE or DISABLE.
+                                               Note: This parameter can be modified only if there is no conversion is ongoing on ADC group regular. */
+
+  ADC_OversamplingTypeDef Oversampling;   /*!< Specify the Oversampling parameters.
+                                               Caution: this setting overwrites the previous oversampling configuration if oversampling is already enabled. */
+
+  uint32_t TriggerFrequencyMode;  /*!< Set ADC trigger frequency mode.
+                                       This parameter can be a value of @ref ADC_HAL_EC_REG_TRIGGER_FREQ.
+                                       Note: ADC trigger frequency mode must be set to low frequency when
+                                             a duration is exceeded before ADC conversion start trigger event
+                                             (between ADC enable and ADC conversion start trigger event
+                                             or between two ADC conversion start trigger event).
+                                             Duration value: Refer to device datasheet, parameter "tIdle".
+                                       Note: When ADC trigger frequency mode is set to low frequency,
+                                             some rearm cycles are inserted before performing ADC conversion
+                                             start, inducing a delay of 2 ADC clock cycles. */
+
+} ADC_InitTypeDef;
+
+/**
+  * @brief  Structure definition of ADC channel for regular group
+  * @note   The setting of these parameters by function HAL_ADC_ConfigChannel() is conditioned to ADC state.
+  *         ADC state can be either:
+  *          - For all parameters: ADC disabled or enabled without conversion on going on regular group.
+  *         If ADC is not in the appropriate state to modify some parameters, these parameters setting is bypassed
+  *         without error reporting (as it can be the expected behavior in case of intended action to update another parameter (which fulfills the ADC state condition)
+  *         on the fly).
+  */
+typedef struct
+{
+  uint32_t Channel;                /*!< Specify the channel to configure into ADC regular group.
+                                        This parameter can be a value of @ref ADC_HAL_EC_CHANNEL
+                                        Note: Depending on devices and ADC instances, some channels may not be available on device package pins. Refer to device datasheet for channels availability. */
+
+  uint32_t Rank;                   /*!< Add or remove the channel from ADC regular group sequencer and specify its conversion rank.
+                                        This parameter is dependent on ScanConvMode:
+                                        - sequencer configured to fully configurable:
+                                          Channels ordering into each rank of scan sequence:
+                                          whatever channel can be placed into whatever rank.
+                                        - sequencer configured to not fully configurable:
+                                          rank of each channel is fixed by channel HW number.
+                                          (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
+                                          Despite the channel rank is fixed, this parameter allow an additional possibility: to remove the selected rank (selected channel) from sequencer.
+                                        This parameter can be a value of @ref ADC_HAL_EC_REG_SEQ_RANKS */
+
+  uint32_t SamplingTime;           /*!< Sampling time value to be set for the selected channel.
+                                        Unit: ADC clock cycles
+                                        Conversion time is the addition of sampling time and processing time
+                                        (12.5 ADC clock cycles at ADC resolution 12 bits, 10.5 cycles at 10 bits, 8.5 cycles at 8 bits, 6.5 cycles at 6 bits).
+                                        This parameter can be a value of @ref ADC_HAL_EC_SAMPLINGTIME_COMMON
+                                        Note: On this STM32 family, two different sampling time settings are available (refer to parameters "SamplingTimeCommon1" and "SamplingTimeCommon2"), each channel can use one of these two settings.
+
+                                        Note: In case of usage of internal measurement channels (VrefInt/Vbat/TempSensor),
+                                              sampling time constraints must be respected (sampling time can be adjusted in function of ADC clock frequency and sampling time setting)
+                                              Refer to device datasheet for timings values. */
+
+} ADC_ChannelConfTypeDef;
+
+/**
+  * @brief  Structure definition of ADC analog watchdog
+  * @note   The setting of these parameters by function HAL_ADC_AnalogWDGConfig() is conditioned to ADC state.
+  *         ADC state can be either:
+  *          - For all parameters except 'HighThreshold', 'LowThreshold': ADC disabled or ADC enabled without conversion on going on ADC groups regular.
+  *          - For parameters 'HighThreshold', 'LowThreshold': ADC enabled with conversion on going on regular.
+  */
+typedef struct
+{
+  uint32_t WatchdogNumber;    /*!< Select which ADC analog watchdog is monitoring the selected channel.
+                                   For Analog Watchdog 1: Only 1 channel can be monitored (or overall group of channels by setting parameter 'WatchdogMode')
+                                   For Analog Watchdog 2 and 3: Several channels can be monitored (by successive calls of 'HAL_ADC_AnalogWDGConfig()' for each channel)
+                                   This parameter can be a value of @ref ADC_HAL_EC_AWD_NUMBER. */
+
+  uint32_t WatchdogMode;      /*!< Configure the ADC analog watchdog mode: single/all/none channels.
+                                   For Analog Watchdog 1: Configure the ADC analog watchdog mode: single channel or all channels, ADC group regular.
+                                   For Analog Watchdog 2 and 3: Several channels can be monitored by applying successively the AWD init structure.
+                                   This parameter can be a value of @ref ADC_analog_watchdog_mode. */
+
+  uint32_t Channel;           /*!< Select which ADC channel to monitor by analog watchdog.
+                                   For Analog Watchdog 1: this parameter has an effect only if parameter 'WatchdogMode' is configured on single channel (only 1 channel can be monitored).
+                                   For Analog Watchdog 2 and 3: Several channels can be monitored. To use this feature, call successively the function HAL_ADC_AnalogWDGConfig() for each channel to be added (or removed with value 'ADC_ANALOGWATCHDOG_NONE').
+                                   This parameter can be a value of @ref ADC_HAL_EC_CHANNEL. */
+
+  FunctionalState ITMode;     /*!< Specify whether the analog watchdog is configured in interrupt or polling mode.
+                                   This parameter can be set to ENABLE or DISABLE */
+
+  uint32_t HighThreshold;     /*!< Configure the ADC analog watchdog High threshold value.
+                                   Depending of ADC resolution selected (12, 10, 8 or 6 bits), this parameter must be a number
+                                   between Min_Data = 0x000 and Max_Data = 0xFFF, 0x3FF, 0xFF or 0x3F respectively.
+                                   Note: Analog watchdog 2 and 3 are limited to a resolution of 8 bits: if ADC resolution is 12 bits
+                                         the 4 LSB are ignored, if ADC resolution is 10 bits the 2 LSB are ignored.
+                                   Note: If ADC oversampling is enabled, ADC analog watchdog thresholds are
+                                         impacted: the comparison of analog watchdog thresholds is done on
+                                         oversampling final computation (after ratio and shift application):
+                                         ADC data register bitfield [15:4] (12 most significant bits). */
+
+  uint32_t LowThreshold;      /*!< Configures the ADC analog watchdog Low threshold value.
+                                   Depending of ADC resolution selected (12, 10, 8 or 6 bits), this parameter must be a number
+                                   between Min_Data = 0x000 and Max_Data = 0xFFF, 0x3FF, 0xFF or 0x3F respectively.
+                                   Note: Analog watchdog 2 and 3 are limited to a resolution of 8 bits: if ADC resolution is 12 bits
+                                         the 4 LSB are ignored, if ADC resolution is 10 bits the 2 LSB are ignored.
+                                   Note: If ADC oversampling is enabled, ADC analog watchdog thresholds are
+                                         impacted: the comparison of analog watchdog thresholds is done on
+                                         oversampling final computation (after ratio and shift application):
+                                         ADC data register bitfield [15:4] (12 most significant bits). */
+} ADC_AnalogWDGConfTypeDef;
+
+/** @defgroup ADC_States ADC States
+  * @{
+  */
+
+/**
+  * @brief  HAL ADC state machine: ADC states definition (bitfields)
+  * @note   ADC state machine is managed by bitfields, state must be compared
+  *         with bit by bit.
+  *         For example:
+  *           " if ((HAL_ADC_GetState(hadc1) & HAL_ADC_STATE_REG_BUSY) != 0UL) "
+  *           " if ((HAL_ADC_GetState(hadc1) & HAL_ADC_STATE_AWD1) != 0UL) "
+  */
+/* States of ADC global scope */
+#define HAL_ADC_STATE_RESET             (0x00000000UL)   /*!< ADC not yet initialized or disabled */
+#define HAL_ADC_STATE_READY             (0x00000001UL)   /*!< ADC peripheral ready for use */
+#define HAL_ADC_STATE_BUSY_INTERNAL     (0x00000002UL)   /*!< ADC is busy due to an internal process (initialization, calibration) */
+#define HAL_ADC_STATE_TIMEOUT           (0x00000004UL)   /*!< TimeOut occurrence */
+
+/* States of ADC errors */
+#define HAL_ADC_STATE_ERROR_INTERNAL    (0x00000010UL)   /*!< Internal error occurrence */
+#define HAL_ADC_STATE_ERROR_CONFIG      (0x00000020UL)   /*!< Configuration error occurrence */
+#define HAL_ADC_STATE_ERROR_DMA         (0x00000040UL)   /*!< DMA error occurrence */
+
+/* States of ADC group regular */
+#define HAL_ADC_STATE_REG_BUSY          (0x00000100UL)   /*!< A conversion on ADC group regular is ongoing or can occur (either by continuous mode,
+                                                              external trigger, low power auto power-on (if feature available), multimode ADC master control (if feature available)) */
+#define HAL_ADC_STATE_REG_EOC           (0x00000200UL)   /*!< Conversion data available on group regular */
+#define HAL_ADC_STATE_REG_OVR           (0x00000400UL)   /*!< Overrun occurrence */
+#define HAL_ADC_STATE_REG_EOSMP         (0x00000800UL)   /*!< Not available on this STM32 series: End Of Sampling flag raised  */
+
+/* States of ADC group injected */
+#define HAL_ADC_STATE_INJ_BUSY          (0x00001000UL)  /*!< Not available on this STM32 series: A conversion on group injected is ongoing or can occur (either by auto-injection mode,
+                                                             external trigger, low power auto power-on (if feature available), multimode ADC master control (if feature available))*/
+#define HAL_ADC_STATE_INJ_EOC           (0x00002000UL)  /*!< Not available on this STM32 series: Conversion data available on group injected */
+#define HAL_ADC_STATE_INJ_JQOVF         (0x00004000UL)  /*!< Not available on this STM32 series: Injected queue overflow occurrence */
+
+/* States of ADC analog watchdogs */
+#define HAL_ADC_STATE_AWD1              (0x00010000UL)   /*!< Out-of-window occurrence of ADC analog watchdog 1 */
+#define HAL_ADC_STATE_AWD2              (0x00020000UL)   /*!< Out-of-window occurrence of ADC analog watchdog 2 */
+#define HAL_ADC_STATE_AWD3              (0x00040000UL)   /*!< Out-of-window occurrence of ADC analog watchdog 3 */
+
+/* States of ADC multi-mode */
+#define HAL_ADC_STATE_MULTIMODE_SLAVE   (0x00100000UL)   /*!< Not available on this STM32 series: ADC in multimode slave state, controlled by another ADC master (when feature available) */
+
+
+/**
+  * @}
+  */
+
+/**
+  * @brief  ADC handle Structure definition
+  */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+typedef struct __ADC_HandleTypeDef
+#else
+typedef struct
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+{
+  ADC_TypeDef                   *Instance;              /*!< Register base address */
+  ADC_InitTypeDef               Init;                   /*!< ADC initialization parameters and regular conversions setting */
+  DMA_HandleTypeDef             *DMA_Handle;            /*!< Pointer DMA Handler */
+  HAL_LockTypeDef               Lock;                   /*!< ADC locking object */
+  __IO uint32_t                 State;                  /*!< ADC communication state (bitmap of ADC states) */
+  __IO uint32_t                 ErrorCode;              /*!< ADC Error code */
+
+  uint32_t                      ADCGroupRegularSequencerRanks; /*!< ADC group regular sequencer memorization of ranks setting, used in mode "fully configurable" (refer to parameter 'ScanConvMode') */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+  void (* ConvCpltCallback)(struct __ADC_HandleTypeDef *hadc);              /*!< ADC conversion complete callback */
+  void (* ConvHalfCpltCallback)(struct __ADC_HandleTypeDef *hadc);          /*!< ADC conversion DMA half-transfer callback */
+  void (* LevelOutOfWindowCallback)(struct __ADC_HandleTypeDef *hadc);      /*!< ADC analog watchdog 1 callback */
+  void (* ErrorCallback)(struct __ADC_HandleTypeDef *hadc);                 /*!< ADC error callback */
+  void (* LevelOutOfWindow2Callback)(struct __ADC_HandleTypeDef *hadc);     /*!< ADC analog watchdog 2 callback */
+  void (* LevelOutOfWindow3Callback)(struct __ADC_HandleTypeDef *hadc);     /*!< ADC analog watchdog 3 callback */
+  void (* EndOfSamplingCallback)(struct __ADC_HandleTypeDef *hadc);         /*!< ADC end of sampling callback */
+  void (* MspInitCallback)(struct __ADC_HandleTypeDef *hadc);               /*!< ADC Msp Init callback */
+  void (* MspDeInitCallback)(struct __ADC_HandleTypeDef *hadc);             /*!< ADC Msp DeInit callback */
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+} ADC_HandleTypeDef;
+
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  HAL ADC Callback ID enumeration definition
+  */
+typedef enum
+{
+  HAL_ADC_CONVERSION_COMPLETE_CB_ID     = 0x00U,  /*!< ADC conversion complete callback ID */
+  HAL_ADC_CONVERSION_HALF_CB_ID         = 0x01U,  /*!< ADC conversion DMA half-transfer callback ID */
+  HAL_ADC_LEVEL_OUT_OF_WINDOW_1_CB_ID   = 0x02U,  /*!< ADC analog watchdog 1 callback ID */
+  HAL_ADC_ERROR_CB_ID                   = 0x03U,  /*!< ADC error callback ID */
+  HAL_ADC_LEVEL_OUT_OF_WINDOW_2_CB_ID   = 0x06U,  /*!< ADC analog watchdog 2 callback ID */
+  HAL_ADC_LEVEL_OUT_OF_WINDOW_3_CB_ID   = 0x07U,  /*!< ADC analog watchdog 3 callback ID */
+  HAL_ADC_END_OF_SAMPLING_CB_ID         = 0x08U,  /*!< ADC end of sampling callback ID */
+  HAL_ADC_MSPINIT_CB_ID                 = 0x09U,  /*!< ADC Msp Init callback ID          */
+  HAL_ADC_MSPDEINIT_CB_ID               = 0x0AU   /*!< ADC Msp DeInit callback ID        */
+} HAL_ADC_CallbackIDTypeDef;
+
+/**
+  * @brief  HAL ADC Callback pointer definition
+  */
+typedef  void (*pADC_CallbackTypeDef)(ADC_HandleTypeDef *hadc); /*!< pointer to a ADC callback function */
+
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+
+/* Exported constants --------------------------------------------------------*/
+
+/** @defgroup ADC_Exported_Constants ADC Exported Constants
+  * @{
+  */
+
+/** @defgroup ADC_Error_Code ADC Error Code
+  * @{
+  */
+#define HAL_ADC_ERROR_NONE              (0x00U)   /*!< No error                                    */
+#define HAL_ADC_ERROR_INTERNAL          (0x01U)   /*!< ADC peripheral internal error (problem of clocking,
+                                                       enable/disable, erroneous state, ...)       */
+#define HAL_ADC_ERROR_OVR               (0x02U)   /*!< Overrun error                               */
+#define HAL_ADC_ERROR_DMA               (0x04U)   /*!< DMA transfer error                          */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+#define HAL_ADC_ERROR_INVALID_CALLBACK  (0x10U)   /*!< Invalid Callback error */
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_HAL_EC_COMMON_CLOCK_SOURCE  ADC common - Clock source
+  * @{
+  */
+#define ADC_CLOCK_SYNC_PCLK_DIV1           (LL_ADC_CLOCK_SYNC_PCLK_DIV1)  /*!< ADC synchronous clock derived from AHB clock without prescaler. This configuration must be enabled only if PCLK has a 50% duty clock cycle (APB prescaler configured inside the RCC must be bypassed and the system clock must by 50% duty cycle) */
+#define ADC_CLOCK_SYNC_PCLK_DIV2           (LL_ADC_CLOCK_SYNC_PCLK_DIV2)  /*!< ADC synchronous clock derived from AHB clock with prescaler division by 2 */
+#define ADC_CLOCK_SYNC_PCLK_DIV4           (LL_ADC_CLOCK_SYNC_PCLK_DIV4)  /*!< ADC synchronous clock derived from AHB clock with prescaler division by 4 */
+
+#define ADC_CLOCK_ASYNC_DIV1               (LL_ADC_CLOCK_ASYNC_DIV1)      /*!< ADC asynchronous clock without prescaler */
+#define ADC_CLOCK_ASYNC_DIV2               (LL_ADC_CLOCK_ASYNC_DIV2)      /*!< ADC asynchronous clock with prescaler division by 2   */
+#define ADC_CLOCK_ASYNC_DIV4               (LL_ADC_CLOCK_ASYNC_DIV4)      /*!< ADC asynchronous clock with prescaler division by 4   */
+#define ADC_CLOCK_ASYNC_DIV6               (LL_ADC_CLOCK_ASYNC_DIV6)      /*!< ADC asynchronous clock with prescaler division by 6   */
+#define ADC_CLOCK_ASYNC_DIV8               (LL_ADC_CLOCK_ASYNC_DIV8)      /*!< ADC asynchronous clock with prescaler division by 8   */
+#define ADC_CLOCK_ASYNC_DIV10              (LL_ADC_CLOCK_ASYNC_DIV10)     /*!< ADC asynchronous clock with prescaler division by 10  */
+#define ADC_CLOCK_ASYNC_DIV12              (LL_ADC_CLOCK_ASYNC_DIV12)     /*!< ADC asynchronous clock with prescaler division by 12  */
+#define ADC_CLOCK_ASYNC_DIV16              (LL_ADC_CLOCK_ASYNC_DIV16)     /*!< ADC asynchronous clock with prescaler division by 16  */
+#define ADC_CLOCK_ASYNC_DIV32              (LL_ADC_CLOCK_ASYNC_DIV32)     /*!< ADC asynchronous clock with prescaler division by 32  */
+#define ADC_CLOCK_ASYNC_DIV64              (LL_ADC_CLOCK_ASYNC_DIV64)     /*!< ADC asynchronous clock with prescaler division by 64  */
+#define ADC_CLOCK_ASYNC_DIV128             (LL_ADC_CLOCK_ASYNC_DIV128)    /*!< ADC asynchronous clock with prescaler division by 128 */
+#define ADC_CLOCK_ASYNC_DIV256             (LL_ADC_CLOCK_ASYNC_DIV256)    /*!< ADC asynchronous clock with prescaler division by 256 */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_HAL_EC_RESOLUTION  ADC instance - Resolution
+  * @{
+  */
+#define ADC_RESOLUTION_12B                 (LL_ADC_RESOLUTION_12B)  /*!< ADC resolution 12 bits */
+#define ADC_RESOLUTION_10B                 (LL_ADC_RESOLUTION_10B)  /*!< ADC resolution 10 bits */
+#define ADC_RESOLUTION_8B                  (LL_ADC_RESOLUTION_8B)   /*!< ADC resolution  8 bits */
+#define ADC_RESOLUTION_6B                  (LL_ADC_RESOLUTION_6B)   /*!< ADC resolution  6 bits */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_HAL_EC_DATA_ALIGN ADC conversion data alignment
+  * @{
+  */
+#define ADC_DATAALIGN_RIGHT                (LL_ADC_DATA_ALIGN_RIGHT)      /*!< ADC conversion data alignment: right aligned (alignment on data register LSB bit 0)*/
+#define ADC_DATAALIGN_LEFT                 (LL_ADC_DATA_ALIGN_LEFT)       /*!< ADC conversion data alignment: left aligned (alignment on data register MSB bit 15)*/
+/**
+  * @}
+  */
+
+/** @defgroup ADC_Scan_mode ADC sequencer scan mode
+  * @{
+  */
+/* Note: On this STM32 family, ADC group regular sequencer both modes         */
+/*       "fully configurable" or "not fully configurable" are                 */
+/*       available.                                                           */
+/*       Scan mode values must be compatible with other STM32 devices having  */
+/*       a configurable sequencer.                                            */
+/*       Scan direction setting values are defined by taking in account       */
+/*       already defined values for other STM32 devices:                      */
+/*         ADC_SCAN_DISABLE         (0x00000000UL)                            */
+/*         ADC_SCAN_ENABLE          (0x00000001UL)                            */
+/*       Sequencer fully configurable with only rank 1 enabled is considered  */
+/*       as default setting equivalent to scan enable.                        */
+/*       In case of migration from another STM32 device, the user will be     */
+/*       warned of change of setting choices with assert check.               */
+#define ADC_SCAN_DISABLE                  (0x00000000UL)                               /*!< Sequencer set to fully configurable: only the rank 1 is enabled (no scan sequence on several ranks) */
+#define ADC_SCAN_ENABLE                   (ADC_CFGR1_CHSELRMOD)                        /*!< Sequencer set to fully configurable: sequencer length and each rank affectation to a channel are configurable. */
+
+#define ADC_SCAN_SEQ_FIXED                (ADC_SCAN_SEQ_FIXED_INT)                     /*!< Sequencer set to not fully configurable: sequencer length and each rank affectation to a channel are fixed by channel HW number (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...). Scan direction forward: from channel 0 to channel 18 */
+#define ADC_SCAN_SEQ_FIXED_BACKWARD       (ADC_SCAN_SEQ_FIXED_INT | ADC_CFGR1_SCANDIR) /*!< Sequencer set to not fully configurable: sequencer length and each rank affectation to a channel are fixed by channel HW number (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...). Scan direction backward: from channel 18 to channel 0 */
+
+#define ADC_SCAN_DIRECTION_FORWARD        (ADC_SCAN_SEQ_FIXED)                   /* For compatibility with other STM32 devices */
+#define ADC_SCAN_DIRECTION_BACKWARD       (ADC_SCAN_SEQ_FIXED_BACKWARD)          /* For compatibility with other STM32 devices */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_regular_external_trigger_source ADC group regular trigger source
+  * @{
+  */
+/* ADC group regular trigger sources for all ADC instances */
+#define ADC_SOFTWARE_START            (LL_ADC_REG_TRIG_SOFTWARE)                 /*!< ADC group regular conversion trigger internal: SW start. */
+#define ADC_EXTERNALTRIG_T1_TRGO2     (LL_ADC_REG_TRIG_EXT_TIM1_TRGO2)           /*!< ADC group regular conversion trigger from external peripheral: TIM1 TRGO. Trigger edge set to rising edge (default setting). */
+#define ADC_EXTERNALTRIG_T1_CC4       (LL_ADC_REG_TRIG_EXT_TIM1_CH4)             /*!< ADC group regular conversion trigger from external peripheral: TIM1 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#if defined(TIM2)
+#define ADC_EXTERNALTRIG_T2_TRGO      (LL_ADC_REG_TRIG_EXT_TIM2_TRGO)            /*!< ADC group regular conversion trigger from external peripheral: TIM2 TRGO. Trigger edge set to rising edge (default setting). */
+#endif /* TIM2 */
+#define ADC_EXTERNALTRIG_T3_TRGO      (LL_ADC_REG_TRIG_EXT_TIM3_TRGO)            /*!< ADC group regular conversion trigger from external peripheral: TIM3 TRGO. Trigger edge set to rising edge (default setting). */
+#if defined(TIM4)
+#define ADC_EXTERNALTRIG_T4_TRGO      (LL_ADC_REG_TRIG_EXT_TIM4_TRGO)            /*!< ADC group regular conversion trigger from external peripheral: TIM4 TRGO. Trigger edge set to rising edge (default setting). */
+#endif /* TIM4 */
+#if defined(TIM6)
+#define ADC_EXTERNALTRIG_T6_TRGO      (LL_ADC_REG_TRIG_EXT_TIM6_TRGO)            /*!< ADC group regular conversion trigger from external peripheral: TIM6 TRGO. Trigger edge set to rising edge (default setting). */
+#endif /* TIM6 */
+#if defined(TIM15)
+#define ADC_EXTERNALTRIG_T15_TRGO     (LL_ADC_REG_TRIG_EXT_TIM15_TRGO)           /*!< ADC group regular conversion trigger from external peripheral: TIM15 TRGO. Trigger edge set to rising edge (default setting). */
+#endif /* TIM15 */
+#define ADC_EXTERNALTRIG_EXT_IT11     (LL_ADC_REG_TRIG_EXT_EXTI_LINE11)          /*!< ADC group regular conversion trigger from external peripheral: external interrupt line 11. Trigger edge set to rising edge (default setting). */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_regular_external_trigger_edge ADC group regular trigger edge (when external trigger is selected)
+  * @{
+  */
+#define ADC_EXTERNALTRIGCONVEDGE_NONE           (0x00000000UL)                      /*!< Regular conversions hardware trigger detection disabled */
+#define ADC_EXTERNALTRIGCONVEDGE_RISING         (LL_ADC_REG_TRIG_EXT_RISING)        /*!< ADC group regular conversion trigger polarity set to rising edge */
+#define ADC_EXTERNALTRIGCONVEDGE_FALLING        (LL_ADC_REG_TRIG_EXT_FALLING)       /*!< ADC group regular conversion trigger polarity set to falling edge */
+#define ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING  (LL_ADC_REG_TRIG_EXT_RISINGFALLING) /*!< ADC group regular conversion trigger polarity set to both rising and falling edges */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_EOCSelection ADC sequencer end of unitary conversion or sequence conversions
+  * @{
+  */
+#define ADC_EOC_SINGLE_CONV         (ADC_ISR_EOC)                 /*!< End of unitary conversion flag  */
+#define ADC_EOC_SEQ_CONV            (ADC_ISR_EOS)                 /*!< End of sequence conversions flag    */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_HAL_EC_REG_OVR_DATA_BEHAVIOR  ADC group regular - Overrun behavior on conversion data
+  * @{
+  */
+#define ADC_OVR_DATA_PRESERVED             (LL_ADC_REG_OVR_DATA_PRESERVED)    /*!< ADC group regular behavior in case of overrun: data preserved */
+#define ADC_OVR_DATA_OVERWRITTEN           (LL_ADC_REG_OVR_DATA_OVERWRITTEN)  /*!< ADC group regular behavior in case of overrun: data overwritten */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_HAL_EC_REG_SEQ_RANKS  ADC group regular - Sequencer ranks
+  * @{
+  */
+#define ADC_RANK_CHANNEL_NUMBER            (0x00000001U)  /*!< Setting relevant if parameter "ScanConvMode" is set to sequencer not fully configurable: Enable the rank of the selected channels. Number of ranks in the sequence is defined by number of channels enabled, rank of each channel is defined by channel number (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...) */
+#define ADC_RANK_NONE                      (0x00000002U)  /*!< Setting relevant if parameter "ScanConvMode" is set to sequencer not fully configurable: Disable the selected rank (selected channel) from sequencer */
+
+#define ADC_REGULAR_RANK_1                 (LL_ADC_REG_RANK_1)  /*!< ADC group regular sequencer rank 1 */
+#define ADC_REGULAR_RANK_2                 (LL_ADC_REG_RANK_2)  /*!< ADC group regular sequencer rank 2 */
+#define ADC_REGULAR_RANK_3                 (LL_ADC_REG_RANK_3)  /*!< ADC group regular sequencer rank 3 */
+#define ADC_REGULAR_RANK_4                 (LL_ADC_REG_RANK_4)  /*!< ADC group regular sequencer rank 4 */
+#define ADC_REGULAR_RANK_5                 (LL_ADC_REG_RANK_5)  /*!< ADC group regular sequencer rank 5 */
+#define ADC_REGULAR_RANK_6                 (LL_ADC_REG_RANK_6)  /*!< ADC group regular sequencer rank 6 */
+#define ADC_REGULAR_RANK_7                 (LL_ADC_REG_RANK_7)  /*!< ADC group regular sequencer rank 7 */
+#define ADC_REGULAR_RANK_8                 (LL_ADC_REG_RANK_8)  /*!< ADC group regular sequencer rank 8 */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_HAL_EC_SAMPLINGTIME_COMMON  ADC instance - Sampling time common to a group of channels
+  * @{
+  */
+#define ADC_SAMPLINGTIME_COMMON_1          (LL_ADC_SAMPLINGTIME_COMMON_1) /*!< Set sampling time common to a group of channels: sampling time nb 1 */
+#define ADC_SAMPLINGTIME_COMMON_2          (LL_ADC_SAMPLINGTIME_COMMON_2) /*!< Set sampling time common to a group of channels: sampling time nb 2 */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_HAL_EC_CHANNEL_SAMPLINGTIME  Channel - Sampling time
+  * @{
+  */
+#define ADC_SAMPLETIME_1CYCLE_5            (LL_ADC_SAMPLINGTIME_1CYCLE_5)     /*!< Sampling time 1.5 ADC clock cycle */
+#define ADC_SAMPLETIME_3CYCLES_5           (LL_ADC_SAMPLINGTIME_3CYCLES_5)    /*!< Sampling time 3.5 ADC clock cycles */
+#define ADC_SAMPLETIME_7CYCLES_5           (LL_ADC_SAMPLINGTIME_7CYCLES_5)    /*!< Sampling time 7.5 ADC clock cycles */
+#define ADC_SAMPLETIME_12CYCLES_5          (LL_ADC_SAMPLINGTIME_12CYCLES_5)   /*!< Sampling time 12.5 ADC clock cycles */
+#define ADC_SAMPLETIME_19CYCLES_5          (LL_ADC_SAMPLINGTIME_19CYCLES_5)   /*!< Sampling time 19.5 ADC clock cycles */
+#define ADC_SAMPLETIME_39CYCLES_5          (LL_ADC_SAMPLINGTIME_39CYCLES_5)   /*!< Sampling time 39.5 ADC clock cycles */
+#define ADC_SAMPLETIME_79CYCLES_5          (LL_ADC_SAMPLINGTIME_79CYCLES_5)   /*!< Sampling time 79.5 ADC clock cycles */
+#define ADC_SAMPLETIME_160CYCLES_5         (LL_ADC_SAMPLINGTIME_160CYCLES_5)  /*!< Sampling time 160.5 ADC clock cycles */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_HAL_EC_CHANNEL  ADC instance - Channel number
+  * @{
+  */
+#define ADC_CHANNEL_0                      (LL_ADC_CHANNEL_0)               /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN0  */
+#define ADC_CHANNEL_1                      (LL_ADC_CHANNEL_1)               /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN1  */
+#define ADC_CHANNEL_2                      (LL_ADC_CHANNEL_2)               /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN2  */
+#define ADC_CHANNEL_3                      (LL_ADC_CHANNEL_3)               /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN3  */
+#define ADC_CHANNEL_4                      (LL_ADC_CHANNEL_4)               /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN4  */
+#define ADC_CHANNEL_5                      (LL_ADC_CHANNEL_5)               /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN5  */
+#define ADC_CHANNEL_6                      (LL_ADC_CHANNEL_6)               /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN6  */
+#define ADC_CHANNEL_7                      (LL_ADC_CHANNEL_7)               /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN7  */
+#define ADC_CHANNEL_8                      (LL_ADC_CHANNEL_8)               /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN8  */
+#define ADC_CHANNEL_9                      (LL_ADC_CHANNEL_9)               /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN9  */
+#define ADC_CHANNEL_10                     (LL_ADC_CHANNEL_10)              /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN10 */
+#define ADC_CHANNEL_11                     (LL_ADC_CHANNEL_11)              /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN11 */
+#define ADC_CHANNEL_12                     (LL_ADC_CHANNEL_12)              /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN12 */
+#define ADC_CHANNEL_13                     (LL_ADC_CHANNEL_13)              /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN13 */
+#define ADC_CHANNEL_14                     (LL_ADC_CHANNEL_14)              /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN14 */
+#define ADC_CHANNEL_15                     (LL_ADC_CHANNEL_15)              /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN15 */
+#define ADC_CHANNEL_16                     (LL_ADC_CHANNEL_16)              /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN16 */
+#define ADC_CHANNEL_17                     (LL_ADC_CHANNEL_17)              /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN17 */
+#define ADC_CHANNEL_18                     (LL_ADC_CHANNEL_18)              /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN18 */
+#define ADC_CHANNEL_VREFINT                (LL_ADC_CHANNEL_VREFINT)         /*!< ADC internal channel connected to VrefInt: Internal voltage reference. */
+#define ADC_CHANNEL_TEMPSENSOR             (LL_ADC_CHANNEL_TEMPSENSOR)      /*!< ADC internal channel connected to Temperature sensor. */
+#define ADC_CHANNEL_VBAT                   (LL_ADC_CHANNEL_VBAT)            /*!< ADC internal channel connected to Vbat/3: Vbat voltage through a divider ladder of factor 1/3 to have Vbat always below Vdda. */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_HAL_EC_AWD_NUMBER Analog watchdog - Analog watchdog number
+  * @{
+  */
+#define ADC_ANALOGWATCHDOG_1               (LL_ADC_AWD1) /*!< ADC analog watchdog number 1 */
+#define ADC_ANALOGWATCHDOG_2               (LL_ADC_AWD2) /*!< ADC analog watchdog number 2 */
+#define ADC_ANALOGWATCHDOG_3               (LL_ADC_AWD3) /*!< ADC analog watchdog number 3 */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_analog_watchdog_mode ADC Analog Watchdog Mode
+  * @{
+  */
+#define ADC_ANALOGWATCHDOG_NONE                 (0x00000000UL)                                          /*!< No analog watchdog selected                                             */
+#define ADC_ANALOGWATCHDOG_SINGLE_REG           (ADC_CFGR1_AWD1SGL | ADC_CFGR1_AWD1EN)                  /*!< Analog watchdog applied to a regular group single channel               */
+#define ADC_ANALOGWATCHDOG_ALL_REG              (ADC_CFGR1_AWD1EN)                                      /*!< Analog watchdog applied to regular group all channels                   */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_HAL_EC_OVS_RATIO  Oversampling - Ratio
+  * @{
+  */
+#define ADC_OVERSAMPLING_RATIO_2           (LL_ADC_OVS_RATIO_2)   /*!< ADC oversampling ratio of 2 (2 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */
+#define ADC_OVERSAMPLING_RATIO_4           (LL_ADC_OVS_RATIO_4)   /*!< ADC oversampling ratio of 4 (4 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */
+#define ADC_OVERSAMPLING_RATIO_8           (LL_ADC_OVS_RATIO_8)   /*!< ADC oversampling ratio of 8 (8 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */
+#define ADC_OVERSAMPLING_RATIO_16          (LL_ADC_OVS_RATIO_16)  /*!< ADC oversampling ratio of 16 (16 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */
+#define ADC_OVERSAMPLING_RATIO_32          (LL_ADC_OVS_RATIO_32)  /*!< ADC oversampling ratio of 32 (32 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */
+#define ADC_OVERSAMPLING_RATIO_64          (LL_ADC_OVS_RATIO_64)  /*!< ADC oversampling ratio of 64 (64 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */
+#define ADC_OVERSAMPLING_RATIO_128         (LL_ADC_OVS_RATIO_128) /*!< ADC oversampling ratio of 128 (128 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */
+#define ADC_OVERSAMPLING_RATIO_256         (LL_ADC_OVS_RATIO_256) /*!< ADC oversampling ratio of 256 (256 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_HAL_EC_OVS_SHIFT  Oversampling - Data shift
+  * @{
+  */
+#define ADC_RIGHTBITSHIFT_NONE             (LL_ADC_OVS_SHIFT_NONE)    /*!< ADC oversampling no shift (sum of the ADC conversions data is not divided to result as the ADC oversampling conversion data) */
+#define ADC_RIGHTBITSHIFT_1                (LL_ADC_OVS_SHIFT_RIGHT_1) /*!< ADC oversampling shift of 1 (sum of the ADC conversions data is divided by 2 to result as the ADC oversampling conversion data) */
+#define ADC_RIGHTBITSHIFT_2                (LL_ADC_OVS_SHIFT_RIGHT_2) /*!< ADC oversampling shift of 2 (sum of the ADC conversions data is divided by 4 to result as the ADC oversampling conversion data) */
+#define ADC_RIGHTBITSHIFT_3                (LL_ADC_OVS_SHIFT_RIGHT_3) /*!< ADC oversampling shift of 3 (sum of the ADC conversions data is divided by 8 to result as the ADC oversampling conversion data) */
+#define ADC_RIGHTBITSHIFT_4                (LL_ADC_OVS_SHIFT_RIGHT_4) /*!< ADC oversampling shift of 4 (sum of the ADC conversions data is divided by 16 to result as the ADC oversampling conversion data) */
+#define ADC_RIGHTBITSHIFT_5                (LL_ADC_OVS_SHIFT_RIGHT_5) /*!< ADC oversampling shift of 5 (sum of the ADC conversions data is divided by 32 to result as the ADC oversampling conversion data) */
+#define ADC_RIGHTBITSHIFT_6                (LL_ADC_OVS_SHIFT_RIGHT_6) /*!< ADC oversampling shift of 6 (sum of the ADC conversions data is divided by 64 to result as the ADC oversampling conversion data) */
+#define ADC_RIGHTBITSHIFT_7                (LL_ADC_OVS_SHIFT_RIGHT_7) /*!< ADC oversampling shift of 7 (sum of the ADC conversions data is divided by 128 to result as the ADC oversampling conversion data) */
+#define ADC_RIGHTBITSHIFT_8                (LL_ADC_OVS_SHIFT_RIGHT_8) /*!< ADC oversampling shift of 8 (sum of the ADC conversions data is divided by 256 to result as the ADC oversampling conversion data) */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_HAL_EC_OVS_DISCONT_MODE  Oversampling - Discontinuous mode
+  * @{
+  */
+#define ADC_TRIGGEREDMODE_SINGLE_TRIGGER   (LL_ADC_OVS_REG_CONT)          /*!< ADC oversampling discontinuous mode: continuous mode (all conversions of oversampling ratio are done from 1 trigger) */
+#define ADC_TRIGGEREDMODE_MULTI_TRIGGER    (LL_ADC_OVS_REG_DISCONT)       /*!< ADC oversampling discontinuous mode: discontinuous mode (each conversion of oversampling ratio needs a trigger) */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_HAL_EC_REG_TRIGGER_FREQ  ADC group regular - Trigger frequency mode
+  * @{
+  */
+#define ADC_TRIGGER_FREQ_HIGH              (LL_ADC_TRIGGER_FREQ_HIGH) /*!< ADC trigger frequency mode set to high frequency. Note: ADC trigger frequency mode must be set to low frequency when a duration is exceeded before ADC conversion start trigger event (between ADC enable and ADC conversion start trigger event or between two ADC conversion start trigger event). Duration value: Refer to device datasheet, parameter "tIdle". */
+#define ADC_TRIGGER_FREQ_LOW               (LL_ADC_TRIGGER_FREQ_LOW)  /*!< ADC trigger frequency mode set to low frequency. Note: ADC trigger frequency mode must be set to low frequency when a duration is exceeded before ADC conversion start trigger event (between ADC enable and ADC conversion start trigger event or between two ADC conversion start trigger event). Duration value: Refer to device datasheet, parameter "tIdle". */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_Event_type ADC Event type
+  * @{
+  */
+#define ADC_EOSMP_EVENT          (ADC_FLAG_EOSMP) /*!< ADC End of Sampling event */
+#define ADC_AWD1_EVENT           (ADC_FLAG_AWD1)  /*!< ADC Analog watchdog 1 event (main analog watchdog, present on all STM32 series) */
+#define ADC_AWD2_EVENT           (ADC_FLAG_AWD2)  /*!< ADC Analog watchdog 2 event (additional analog watchdog, not present on all STM32 series) */
+#define ADC_AWD3_EVENT           (ADC_FLAG_AWD3)  /*!< ADC Analog watchdog 3 event (additional analog watchdog, not present on all STM32 series) */
+#define ADC_OVR_EVENT            (ADC_FLAG_OVR)   /*!< ADC overrun event */
+/**
+  * @}
+  */
+#define ADC_AWD_EVENT            ADC_AWD1_EVENT      /*!< ADC Analog watchdog 1 event: Naming for compatibility with other STM32 devices having only one analog watchdog */
+
+/** @defgroup ADC_interrupts_definition ADC interrupts definition
+  * @{
+  */
+#define ADC_IT_RDY           ADC_IER_ADRDYIE    /*!< ADC Ready interrupt source */
+#define ADC_IT_CCRDY         ADC_IER_CCRDYIE    /*!< ADC channel configuration ready interrupt source */
+#define ADC_IT_EOSMP         ADC_IER_EOSMPIE    /*!< ADC End of sampling interrupt source */
+#define ADC_IT_EOC           ADC_IER_EOCIE      /*!< ADC End of regular conversion interrupt source */
+#define ADC_IT_EOS           ADC_IER_EOSIE      /*!< ADC End of regular sequence of conversions interrupt source */
+#define ADC_IT_OVR           ADC_IER_OVRIE      /*!< ADC overrun interrupt source */
+#define ADC_IT_AWD1          ADC_IER_AWD1IE     /*!< ADC Analog watchdog 1 interrupt source (main analog watchdog) */
+#define ADC_IT_AWD2          ADC_IER_AWD2IE     /*!< ADC Analog watchdog 2 interrupt source (additional analog watchdog) */
+#define ADC_IT_AWD3          ADC_IER_AWD3IE     /*!< ADC Analog watchdog 3 interrupt source (additional analog watchdog) */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_flags_definition ADC flags definition
+  * @{
+  */
+#define ADC_FLAG_RDY           ADC_ISR_ADRDY    /*!< ADC Ready flag */
+#define ADC_FLAG_CCRDY         ADC_ISR_CCRDY    /*!< ADC channel configuration ready flag */
+#define ADC_FLAG_EOSMP         ADC_ISR_EOSMP    /*!< ADC End of Sampling flag */
+#define ADC_FLAG_EOC           ADC_ISR_EOC      /*!< ADC End of Regular Conversion flag */
+#define ADC_FLAG_EOS           ADC_ISR_EOS      /*!< ADC End of Regular sequence of Conversions flag */
+#define ADC_FLAG_OVR           ADC_ISR_OVR      /*!< ADC overrun flag */
+#define ADC_FLAG_AWD1          ADC_ISR_AWD1     /*!< ADC Analog watchdog 1 flag */
+#define ADC_FLAG_AWD2          ADC_ISR_AWD2     /*!< ADC Analog watchdog 2 flag */
+#define ADC_FLAG_AWD3          ADC_ISR_AWD3     /*!< ADC Analog watchdog 3 flag */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private macro -------------------------------------------------------------*/
+
+/** @defgroup ADC_Private_Macros ADC Private Macros
+  * @{
+  */
+/* Macro reserved for internal HAL driver usage, not intended to be used in   */
+/* code of final user.                                                        */
+
+/**
+  * @brief Test if conversion trigger of regular group is software start
+  *        or external trigger.
+  * @param __HANDLE__ ADC handle
+  * @retval SET (software start) or RESET (external trigger)
+  */
+#define ADC_IS_SOFTWARE_START_REGULAR(__HANDLE__)                              \
+  (((__HANDLE__)->Instance->CFGR1 & ADC_CFGR1_EXTEN) == 0UL)
+
+/**
+  * @brief Return resolution bits in CFGR1 register RES[1:0] field.
+  * @param __HANDLE__ ADC handle
+  * @retval Value of bitfield RES in CFGR1 register.
+  */
+#define ADC_GET_RESOLUTION(__HANDLE__)                                         \
+  (LL_ADC_GetResolution((__HANDLE__)->Instance))
+
+/**
+  * @brief Clear ADC error code (set it to no error code "HAL_ADC_ERROR_NONE").
+  * @param __HANDLE__ ADC handle
+  * @retval None
+  */
+#define ADC_CLEAR_ERRORCODE(__HANDLE__) ((__HANDLE__)->ErrorCode = HAL_ADC_ERROR_NONE)
+
+/**
+  * @brief Simultaneously clear and set specific bits of the handle State.
+  * @note  ADC_STATE_CLR_SET() macro is merely aliased to generic macro MODIFY_REG(),
+  *        the first parameter is the ADC handle State, the second parameter is the
+  *        bit field to clear, the third and last parameter is the bit field to set.
+  * @retval None
+  */
+#define ADC_STATE_CLR_SET MODIFY_REG
+
+/**
+  * @brief Enable ADC discontinuous conversion mode for regular group
+  * @param _REG_DISCONTINUOUS_MODE_: Regular discontinuous mode.
+  * @retval None
+  */
+#define ADC_CFGR1_REG_DISCCONTINUOUS(_REG_DISCONTINUOUS_MODE_)                 \
+  ((_REG_DISCONTINUOUS_MODE_) << 16U)
+
+/**
+  * @brief Enable the ADC auto off mode.
+  * @param _AUTOOFF_ Auto off bit enable or disable.
+  * @retval None
+  */
+#define ADC_CFGR1_AUTOOFF(_AUTOOFF_)                                           \
+  ((_AUTOOFF_) << 15U)
+
+/**
+  * @brief Enable the ADC auto delay mode.
+  * @param _AUTOWAIT_ Auto delay bit enable or disable.
+  * @retval None
+  */
+#define ADC_CFGR1_AUTOWAIT(_AUTOWAIT_)                                         \
+  ((_AUTOWAIT_) << 14U)
+
+/**
+  * @brief Enable ADC continuous conversion mode.
+  * @param _CONTINUOUS_MODE_ Continuous mode.
+  * @retval None
+  */
+#define ADC_CFGR1_CONTINUOUS(_CONTINUOUS_MODE_)                                \
+  ((_CONTINUOUS_MODE_) << 13U)
+
+/**
+  * @brief Enable ADC overrun mode.
+  * @param _OVERRUN_MODE_ Overrun mode.
+  * @retval Overrun bit setting to be programmed into CFGR register
+  */
+/* Note: Bit ADC_CFGR1_OVRMOD not used directly in constant                   */
+/* "ADC_OVR_DATA_OVERWRITTEN" to have this case defined to 0x00, to set it    */
+/* as the default case to be compliant with other STM32 devices.              */
+#define ADC_CFGR1_OVERRUN(_OVERRUN_MODE_)                                      \
+  ( ( (_OVERRUN_MODE_) != (ADC_OVR_DATA_PRESERVED)                             \
+    )? (ADC_CFGR1_OVRMOD) : (0x00000000UL)                                     \
+  )
+
+/**
+  * @brief Set ADC scan mode with differentiation of sequencer setting
+  *        fixed or configurable
+  * @param _SCAN_MODE_ Scan conversion mode.
+  * @retval None
+  */
+/* Note: Scan mode set using this macro (instead of parameter direct set)     */
+/*       due to different modes on other STM32 devices:                       */
+/*       if scan mode is disabled, sequencer is set to fully configurable     */
+/*       with setting of only rank 1 enabled afterwards.                      */
+#define ADC_SCAN_SEQ_MODE(_SCAN_MODE_)                                         \
+  ( (((_SCAN_MODE_) & ADC_SCAN_SEQ_FIXED_INT) != 0UL                           \
+    )?                                                                         \
+    ((_SCAN_MODE_) & (~ADC_SCAN_SEQ_FIXED_INT))                                \
+    :                                                                          \
+    (ADC_CFGR1_CHSELRMOD)                                                      \
+  )
+
+/**
+  * @brief Enable the ADC DMA continuous request.
+  * @param _DMACONTREQ_MODE_: DMA continuous request mode.
+  * @retval None
+  */
+#define ADC_CFGR1_DMACONTREQ(_DMACONTREQ_MODE_)                                \
+  ((_DMACONTREQ_MODE_) << 1U)
+
+/**
+  * @brief Shift the AWD threshold in function of the selected ADC resolution.
+  *        Thresholds have to be left-aligned on bit 11, the LSB (right bits) are set to 0.
+  *        If resolution 12 bits, no shift.
+  *        If resolution 10 bits, shift of 2 ranks on the left.
+  *        If resolution 8 bits, shift of 4 ranks on the left.
+  *        If resolution 6 bits, shift of 6 ranks on the left.
+  *        therefore, shift = (12 - resolution) = 12 - (12- (((RES[1:0]) >> 3)*2))
+  * @param __HANDLE__ ADC handle
+  * @param _Threshold_ Value to be shifted
+  * @retval None
+  */
+#define ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(__HANDLE__, _Threshold_)            \
+  ((_Threshold_) << ((((__HANDLE__)->Instance->CFGR1 & ADC_CFGR1_RES) >> 3U)*2U))
+
+#define IS_ADC_CLOCKPRESCALER(ADC_CLOCK) (((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV1) ||\
+                                          ((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV2) ||\
+                                          ((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV4) ||\
+                                          ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV1  )   ||\
+                                          ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV2  )   ||\
+                                          ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV4  )   ||\
+                                          ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV6  )   ||\
+                                          ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV8  )   ||\
+                                          ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV10 )   ||\
+                                          ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV12 )   ||\
+                                          ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV16 )   ||\
+                                          ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV32 )   ||\
+                                          ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV64 )   ||\
+                                          ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV128 )  ||\
+                                          ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV256))
+
+#define IS_ADC_RESOLUTION(RESOLUTION) (((RESOLUTION) == ADC_RESOLUTION_12B) || \
+                                       ((RESOLUTION) == ADC_RESOLUTION_10B) || \
+                                       ((RESOLUTION) == ADC_RESOLUTION_8B)  || \
+                                       ((RESOLUTION) == ADC_RESOLUTION_6B)    )
+
+#define IS_ADC_DATA_ALIGN(ALIGN) (((ALIGN) == ADC_DATAALIGN_RIGHT) || \
+                                  ((ALIGN) == ADC_DATAALIGN_LEFT)    )
+
+#define IS_ADC_SCAN_MODE(SCAN_MODE) (((SCAN_MODE) == ADC_SCAN_DISABLE)            || \
+                                     ((SCAN_MODE) == ADC_SCAN_ENABLE)             || \
+                                     ((SCAN_MODE) == ADC_SCAN_SEQ_FIXED)          || \
+                                     ((SCAN_MODE) == ADC_SCAN_SEQ_FIXED_BACKWARD)   )
+
+#define IS_ADC_EXTTRIG_EDGE(EDGE) (((EDGE) == ADC_EXTERNALTRIGCONVEDGE_NONE)         || \
+                                   ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_RISING)       || \
+                                   ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_FALLING)      || \
+                                   ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING)  )
+
+#if defined(TIM15) && defined(TIM6) && defined(TIM2)
+#define IS_ADC_EXTTRIG(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIG_T1_TRGO2) || \
+                                 ((REGTRIG) == ADC_EXTERNALTRIG_T1_CC4)   || \
+                                 ((REGTRIG) == ADC_EXTERNALTRIG_T2_TRGO)  || \
+                                 ((REGTRIG) == ADC_EXTERNALTRIG_T3_TRGO)  || \
+                                 ((REGTRIG) == ADC_EXTERNALTRIG_T6_TRGO)  || \
+                                 ((REGTRIG) == ADC_EXTERNALTRIG_T15_TRGO) || \
+                                 ((REGTRIG) == ADC_EXTERNALTRIG_EXT_IT11) || \
+                                 ((REGTRIG) == ADC_SOFTWARE_START)          )
+#elif defined(TIM15) &&  defined(TIM6)
+#define IS_ADC_EXTTRIG(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIG_T1_TRGO2) || \
+                                 ((REGTRIG) == ADC_EXTERNALTRIG_T1_CC4)   || \
+                                 ((REGTRIG) == ADC_EXTERNALTRIG_T3_TRGO)  || \
+                                 ((REGTRIG) == ADC_EXTERNALTRIG_T6_TRGO)  || \
+                                 ((REGTRIG) == ADC_EXTERNALTRIG_T15_TRGO) || \
+                                 ((REGTRIG) == ADC_EXTERNALTRIG_EXT_IT11) || \
+                                 ((REGTRIG) == ADC_SOFTWARE_START)          )
+#elif defined(TIM2)
+#define IS_ADC_EXTTRIG(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIG_T1_TRGO2) || \
+                                 ((REGTRIG) == ADC_EXTERNALTRIG_T1_CC4)   || \
+                                 ((REGTRIG) == ADC_EXTERNALTRIG_T2_TRGO)  || \
+                                 ((REGTRIG) == ADC_EXTERNALTRIG_T3_TRGO)  || \
+                                 ((REGTRIG) == ADC_EXTERNALTRIG_EXT_IT11) || \
+                                 ((REGTRIG) == ADC_SOFTWARE_START)          )
+#else
+#define IS_ADC_EXTTRIG(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIG_T1_TRGO2) || \
+                                 ((REGTRIG) == ADC_EXTERNALTRIG_T1_CC4)   || \
+                                 ((REGTRIG) == ADC_EXTERNALTRIG_T3_TRGO)  || \
+                                 ((REGTRIG) == ADC_EXTERNALTRIG_EXT_IT11) || \
+                                 ((REGTRIG) == ADC_SOFTWARE_START)          )
+#endif /* TIM15 && TIM6 && TIM2 */
+
+#define IS_ADC_EOC_SELECTION(EOC_SELECTION) (((EOC_SELECTION) == ADC_EOC_SINGLE_CONV)    || \
+                                             ((EOC_SELECTION) == ADC_EOC_SEQ_CONV))
+
+#define IS_ADC_OVERRUN(OVR) (((OVR) == ADC_OVR_DATA_PRESERVED)  || \
+                             ((OVR) == ADC_OVR_DATA_OVERWRITTEN)  )
+
+#define IS_ADC_REGULAR_RANK_SEQ_FIXED(RANK) (((RANK) == ADC_RANK_CHANNEL_NUMBER) || \
+                                             ((RANK) == ADC_RANK_NONE)             )
+
+#define IS_ADC_REGULAR_RANK(RANK) (((RANK) == ADC_REGULAR_RANK_1 ) || \
+                                   ((RANK) == ADC_REGULAR_RANK_2 ) || \
+                                   ((RANK) == ADC_REGULAR_RANK_3 ) || \
+                                   ((RANK) == ADC_REGULAR_RANK_4 ) || \
+                                   ((RANK) == ADC_REGULAR_RANK_5 ) || \
+                                   ((RANK) == ADC_REGULAR_RANK_6 ) || \
+                                   ((RANK) == ADC_REGULAR_RANK_7 ) || \
+                                   ((RANK) == ADC_REGULAR_RANK_8 )   )
+
+#define IS_ADC_CHANNEL(CHANNEL) (((CHANNEL) == ADC_CHANNEL_0)           || \
+                                 ((CHANNEL) == ADC_CHANNEL_1)           || \
+                                 ((CHANNEL) == ADC_CHANNEL_2)           || \
+                                 ((CHANNEL) == ADC_CHANNEL_3)           || \
+                                 ((CHANNEL) == ADC_CHANNEL_4)           || \
+                                 ((CHANNEL) == ADC_CHANNEL_5)           || \
+                                 ((CHANNEL) == ADC_CHANNEL_6)           || \
+                                 ((CHANNEL) == ADC_CHANNEL_7)           || \
+                                 ((CHANNEL) == ADC_CHANNEL_8)           || \
+                                 ((CHANNEL) == ADC_CHANNEL_9)           || \
+                                 ((CHANNEL) == ADC_CHANNEL_10)          || \
+                                 ((CHANNEL) == ADC_CHANNEL_11)          || \
+                                 ((CHANNEL) == ADC_CHANNEL_12)          || \
+                                 ((CHANNEL) == ADC_CHANNEL_13)          || \
+                                 ((CHANNEL) == ADC_CHANNEL_14)          || \
+                                 ((CHANNEL) == ADC_CHANNEL_15)          || \
+                                 ((CHANNEL) == ADC_CHANNEL_16)          || \
+                                 ((CHANNEL) == ADC_CHANNEL_17)          || \
+                                 ((CHANNEL) == ADC_CHANNEL_18)          || \
+                                 ((CHANNEL) == ADC_CHANNEL_TEMPSENSOR)  || \
+                                 ((CHANNEL) == ADC_CHANNEL_VREFINT)     || \
+                                 ((CHANNEL) == ADC_CHANNEL_VBAT)          )
+
+#define IS_ADC_SAMPLING_TIME_COMMON(SAMPLING_TIME_COMMON) (((SAMPLING_TIME_COMMON) == ADC_SAMPLINGTIME_COMMON_1) || \
+                                                           ((SAMPLING_TIME_COMMON) == ADC_SAMPLINGTIME_COMMON_2)   )
+
+#define IS_ADC_SAMPLE_TIME(TIME) (((TIME) == ADC_SAMPLETIME_1CYCLE_5)    || \
+                                  ((TIME) == ADC_SAMPLETIME_3CYCLES_5)   || \
+                                  ((TIME) == ADC_SAMPLETIME_7CYCLES_5)   || \
+                                  ((TIME) == ADC_SAMPLETIME_12CYCLES_5)  || \
+                                  ((TIME) == ADC_SAMPLETIME_19CYCLES_5)  || \
+                                  ((TIME) == ADC_SAMPLETIME_39CYCLES_5)  || \
+                                  ((TIME) == ADC_SAMPLETIME_79CYCLES_5)  || \
+                                  ((TIME) == ADC_SAMPLETIME_160CYCLES_5)   )
+
+#define IS_ADC_ANALOG_WATCHDOG_NUMBER(WATCHDOG) (((WATCHDOG) == ADC_ANALOGWATCHDOG_1) || \
+                                                 ((WATCHDOG) == ADC_ANALOGWATCHDOG_2) || \
+                                                 ((WATCHDOG) == ADC_ANALOGWATCHDOG_3)   )
+
+#define IS_ADC_ANALOG_WATCHDOG_MODE(WATCHDOG) (((WATCHDOG) == ADC_ANALOGWATCHDOG_NONE)             || \
+                                               ((WATCHDOG) == ADC_ANALOGWATCHDOG_SINGLE_REG)       || \
+                                               ((WATCHDOG) == ADC_ANALOGWATCHDOG_ALL_REG)            )
+
+#define IS_ADC_TRIGGER_FREQ(TRIGGER_FREQ) (((TRIGGER_FREQ) == LL_ADC_TRIGGER_FREQ_HIGH) || \
+                                           ((TRIGGER_FREQ) == LL_ADC_TRIGGER_FREQ_LOW)    )
+
+#define IS_ADC_EVENT_TYPE(EVENT) (((EVENT) == ADC_EOSMP_EVENT) || \
+                                  ((EVENT) == ADC_AWD1_EVENT)  || \
+                                  ((EVENT) == ADC_AWD2_EVENT)  || \
+                                  ((EVENT) == ADC_AWD3_EVENT)  || \
+                                  ((EVENT) == ADC_OVR_EVENT)     )
+
+/**
+  * @brief Verify that a given value is aligned with the ADC resolution range.
+  * @param __RESOLUTION__ ADC resolution (12, 10, 8 or 6 bits).
+  * @param __ADC_VALUE__ value checked against the resolution.
+  * @retval SET (__ADC_VALUE__ in line with __RESOLUTION__) or RESET (__ADC_VALUE__ not in line with __RESOLUTION__)
+  */
+#define IS_ADC_RANGE(__RESOLUTION__, __ADC_VALUE__) \
+  ((__ADC_VALUE__) <= __LL_ADC_DIGITAL_SCALE(__RESOLUTION__))
+
+/** @defgroup ADC_regular_nb_conv_verification ADC Regular Conversion Number Verification
+  * @{
+  */
+#define IS_ADC_REGULAR_NB_CONV(LENGTH) (((LENGTH) >= 1UL) && ((LENGTH) <= 8UL))
+/**
+  * @}
+  */
+
+
+/* Private constants ---------------------------------------------------------*/
+
+/** @defgroup ADC_Private_Constants ADC Private Constants
+  * @{
+  */
+
+/* Combination of all post-conversion flags bits: EOC/EOS, OVR, AWD */
+#define ADC_FLAG_POSTCONV_ALL    (ADC_FLAG_AWD | ADC_FLAG_OVR | ADC_FLAG_EOS | ADC_FLAG_EOC)
+
+#define ADC_SCAN_SEQ_FIXED_INT  0x80000000U  /* Internal definition to differentiate sequencer setting fixed or configurable */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+
+/** @defgroup ADC_Exported_Macros ADC Exported Macros
+  * @{
+  */
+/* Macro for internal HAL driver usage, and possibly can be used into code of */
+/* final user.                                                                */
+
+/** @defgroup ADC_HAL_EM_HANDLE_IT_FLAG HAL ADC macro to manage HAL ADC handle, IT and flags.
+  * @{
+  */
+
+/** @brief  Reset ADC handle state.
+  * @param __HANDLE__ ADC handle
+  * @retval None
+  */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+#define __HAL_ADC_RESET_HANDLE_STATE(__HANDLE__)                               \
+  do{                                                                          \
+    (__HANDLE__)->State = HAL_ADC_STATE_RESET;                                 \
+    (__HANDLE__)->MspInitCallback = NULL;                                      \
+    (__HANDLE__)->MspDeInitCallback = NULL;                                    \
+  } while(0)
+#else
+#define __HAL_ADC_RESET_HANDLE_STATE(__HANDLE__)                               \
+  ((__HANDLE__)->State = HAL_ADC_STATE_RESET)
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+
+/**
+  * @brief Enable ADC interrupt.
+  * @param __HANDLE__ ADC handle
+  * @param __INTERRUPT__ ADC Interrupt
+  *        This parameter can be one of the following values:
+  *            @arg @ref ADC_IT_RDY    ADC Ready interrupt source
+  *            @arg @ref ADC_IT_CCRDY  ADC channel configuration ready interrupt source
+  *            @arg @ref ADC_IT_EOSMP  ADC End of Sampling interrupt source
+  *            @arg @ref ADC_IT_EOC    ADC End of Regular Conversion interrupt source
+  *            @arg @ref ADC_IT_EOS    ADC End of Regular sequence of Conversions interrupt source
+  *            @arg @ref ADC_IT_OVR    ADC overrun interrupt source
+  *            @arg @ref ADC_IT_AWD1   ADC Analog watchdog 1 interrupt source (main analog watchdog)
+  *            @arg @ref ADC_IT_AWD2   ADC Analog watchdog 2 interrupt source (additional analog watchdog)
+  *            @arg @ref ADC_IT_AWD3   ADC Analog watchdog 3 interrupt source (additional analog watchdog)
+  * @retval None
+  */
+#define __HAL_ADC_ENABLE_IT(__HANDLE__, __INTERRUPT__)                         \
+  (((__HANDLE__)->Instance->IER) |= (__INTERRUPT__))
+
+/**
+  * @brief Disable ADC interrupt.
+  * @param __HANDLE__ ADC handle
+  * @param __INTERRUPT__ ADC Interrupt
+  *        This parameter can be one of the following values:
+  *            @arg @ref ADC_IT_RDY    ADC Ready interrupt source
+  *            @arg @ref ADC_IT_CCRDY  ADC channel configuration ready interrupt source
+  *            @arg @ref ADC_IT_EOSMP  ADC End of Sampling interrupt source
+  *            @arg @ref ADC_IT_EOC    ADC End of Regular Conversion interrupt source
+  *            @arg @ref ADC_IT_EOS    ADC End of Regular sequence of Conversions interrupt source
+  *            @arg @ref ADC_IT_OVR    ADC overrun interrupt source
+  *            @arg @ref ADC_IT_AWD1   ADC Analog watchdog 1 interrupt source (main analog watchdog)
+  *            @arg @ref ADC_IT_AWD2   ADC Analog watchdog 2 interrupt source (additional analog watchdog)
+  *            @arg @ref ADC_IT_AWD3   ADC Analog watchdog 3 interrupt source (additional analog watchdog)
+  * @retval None
+  */
+#define __HAL_ADC_DISABLE_IT(__HANDLE__, __INTERRUPT__)                        \
+  (((__HANDLE__)->Instance->IER) &= ~(__INTERRUPT__))
+
+/** @brief  Checks if the specified ADC interrupt source is enabled or disabled.
+  * @param __HANDLE__ ADC handle
+  * @param __INTERRUPT__ ADC interrupt source to check
+  *          This parameter can be one of the following values:
+  *            @arg @ref ADC_IT_RDY    ADC Ready interrupt source
+  *            @arg @ref ADC_IT_CCRDY  ADC channel configuration ready interrupt source
+  *            @arg @ref ADC_IT_EOSMP  ADC End of Sampling interrupt source
+  *            @arg @ref ADC_IT_EOC    ADC End of Regular Conversion interrupt source
+  *            @arg @ref ADC_IT_EOS    ADC End of Regular sequence of Conversions interrupt source
+  *            @arg @ref ADC_IT_OVR    ADC overrun interrupt source
+  *            @arg @ref ADC_IT_AWD1   ADC Analog watchdog 1 interrupt source (main analog watchdog)
+  *            @arg @ref ADC_IT_AWD2   ADC Analog watchdog 2 interrupt source (additional analog watchdog)
+  *            @arg @ref ADC_IT_AWD3   ADC Analog watchdog 3 interrupt source (additional analog watchdog)
+  * @retval State of interruption (SET or RESET)
+  */
+#define __HAL_ADC_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)                     \
+  (((__HANDLE__)->Instance->IER & (__INTERRUPT__)) == (__INTERRUPT__))
+
+/**
+  * @brief Check whether the specified ADC flag is set or not.
+  * @param __HANDLE__ ADC handle
+  * @param __FLAG__ ADC flag
+  *        This parameter can be one of the following values:
+  *            @arg @ref ADC_FLAG_RDY    ADC Ready flag
+  *            @arg @ref ADC_FLAG_CCRDY  ADC channel configuration ready flag
+  *            @arg @ref ADC_FLAG_EOSMP   ADC End of Sampling flag
+  *            @arg @ref ADC_FLAG_EOC     ADC End of Regular Conversion flag
+  *            @arg @ref ADC_FLAG_EOS     ADC End of Regular sequence of Conversions flag
+  *            @arg @ref ADC_FLAG_OVR     ADC overrun flag
+  *            @arg @ref ADC_FLAG_AWD1    ADC Analog watchdog 1 flag (main analog watchdog)
+  *            @arg @ref ADC_FLAG_AWD2    ADC Analog watchdog 2 flag (additional analog watchdog)
+  *            @arg @ref ADC_FLAG_AWD3    ADC Analog watchdog 3 flag (additional analog watchdog)
+  * @retval State of flag (TRUE or FALSE).
+  */
+#define __HAL_ADC_GET_FLAG(__HANDLE__, __FLAG__)                               \
+  ((((__HANDLE__)->Instance->ISR) & (__FLAG__)) == (__FLAG__))
+
+/**
+  * @brief Clear the specified ADC flag.
+  * @param __HANDLE__ ADC handle
+  * @param __FLAG__ ADC flag
+  *        This parameter can be one of the following values:
+  *            @arg @ref ADC_FLAG_RDY    ADC Ready flag
+  *            @arg @ref ADC_FLAG_CCRDY  ADC channel configuration ready flag
+  *            @arg @ref ADC_FLAG_EOSMP   ADC End of Sampling flag
+  *            @arg @ref ADC_FLAG_EOC     ADC End of Regular Conversion flag
+  *            @arg @ref ADC_FLAG_EOS     ADC End of Regular sequence of Conversions flag
+  *            @arg @ref ADC_FLAG_OVR     ADC overrun flag
+  *            @arg @ref ADC_FLAG_AWD1    ADC Analog watchdog 1 flag (main analog watchdog)
+  *            @arg @ref ADC_FLAG_AWD2    ADC Analog watchdog 2 flag (additional analog watchdog)
+  *            @arg @ref ADC_FLAG_AWD3    ADC Analog watchdog 3 flag (additional analog watchdog)
+  * @retval None
+  */
+/* Note: bit cleared bit by writing 1 (writing 0 has no effect on any bit of register ISR) */
+#define __HAL_ADC_CLEAR_FLAG(__HANDLE__, __FLAG__)                             \
+  (((__HANDLE__)->Instance->ISR) = (__FLAG__))
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_HAL_EM_HELPER_MACRO HAL ADC helper macro
+  * @{
+  */
+
+/**
+  * @brief  Helper macro to get ADC channel number in decimal format
+  *         from literals ADC_CHANNEL_x.
+  * @note   Example:
+  *           __HAL_ADC_CHANNEL_TO_DECIMAL_NB(ADC_CHANNEL_4)
+  *           will return decimal number "4".
+  * @note   The input can be a value from functions where a channel
+  *         number is returned, either defined with number
+  *         or with bitfield (only one bit must be set).
+  * @param  __CHANNEL__ This parameter can be one of the following values:
+  *         @arg @ref ADC_CHANNEL_0
+  *         @arg @ref ADC_CHANNEL_1
+  *         @arg @ref ADC_CHANNEL_2
+  *         @arg @ref ADC_CHANNEL_3
+  *         @arg @ref ADC_CHANNEL_4
+  *         @arg @ref ADC_CHANNEL_5
+  *         @arg @ref ADC_CHANNEL_6
+  *         @arg @ref ADC_CHANNEL_7
+  *         @arg @ref ADC_CHANNEL_8
+  *         @arg @ref ADC_CHANNEL_9
+  *         @arg @ref ADC_CHANNEL_10
+  *         @arg @ref ADC_CHANNEL_11
+  *         @arg @ref ADC_CHANNEL_12
+  *         @arg @ref ADC_CHANNEL_13
+  *         @arg @ref ADC_CHANNEL_14
+  *         @arg @ref ADC_CHANNEL_15         (1)
+  *         @arg @ref ADC_CHANNEL_16         (1)
+  *         @arg @ref ADC_CHANNEL_17         (1)
+  *         @arg @ref ADC_CHANNEL_18
+  *         @arg @ref ADC_CHANNEL_VREFINT
+  *         @arg @ref ADC_CHANNEL_TEMPSENSOR
+  *         @arg @ref ADC_CHANNEL_VBAT
+  *
+  *         (1) On STM32G0, parameter can be set in ADC group sequencer
+  *             only if sequencer is set in mode "not fully configurable",
+  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
+  * @retval Value between Min_Data=0 and Max_Data=18
+  */
+#define __HAL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                           \
+  __LL_ADC_CHANNEL_TO_DECIMAL_NB((__CHANNEL__))
+
+/**
+  * @brief  Helper macro to get ADC channel in literal format ADC_CHANNEL_x
+  *         from number in decimal format.
+  * @note   Example:
+  *           __HAL_ADC_DECIMAL_NB_TO_CHANNEL(4)
+  *           will return a data equivalent to "ADC_CHANNEL_4".
+  * @param  __DECIMAL_NB__ Value between Min_Data=0 and Max_Data=18
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref ADC_CHANNEL_0
+  *         @arg @ref ADC_CHANNEL_1
+  *         @arg @ref ADC_CHANNEL_2
+  *         @arg @ref ADC_CHANNEL_3
+  *         @arg @ref ADC_CHANNEL_4
+  *         @arg @ref ADC_CHANNEL_5
+  *         @arg @ref ADC_CHANNEL_6
+  *         @arg @ref ADC_CHANNEL_7
+  *         @arg @ref ADC_CHANNEL_8
+  *         @arg @ref ADC_CHANNEL_9
+  *         @arg @ref ADC_CHANNEL_10
+  *         @arg @ref ADC_CHANNEL_11
+  *         @arg @ref ADC_CHANNEL_12
+  *         @arg @ref ADC_CHANNEL_13
+  *         @arg @ref ADC_CHANNEL_14
+  *         @arg @ref ADC_CHANNEL_15         (1)
+  *         @arg @ref ADC_CHANNEL_16         (1)
+  *         @arg @ref ADC_CHANNEL_17         (1)
+  *         @arg @ref ADC_CHANNEL_18
+  *         @arg @ref ADC_CHANNEL_VREFINT    (2)
+  *         @arg @ref ADC_CHANNEL_TEMPSENSOR (2)
+  *         @arg @ref ADC_CHANNEL_VBAT       (2)
+  *
+  *         (1) On STM32G0, parameter can be set in ADC group sequencer
+  *             only if sequencer is set in mode "not fully configurable",
+  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().\n
+  *         (2) For ADC channel read back from ADC register,
+  *             comparison with internal channel parameter to be done
+  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
+  */
+#define __HAL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                        \
+  __LL_ADC_DECIMAL_NB_TO_CHANNEL((__DECIMAL_NB__))
+
+/**
+  * @brief  Helper macro to determine whether the selected channel
+  *         corresponds to literal definitions of driver.
+  * @note   The different literal definitions of ADC channels are:
+  *         - ADC internal channel:
+  *           ADC_CHANNEL_VREFINT, ADC_CHANNEL_TEMPSENSOR, ...
+  *         - ADC external channel (channel connected to a GPIO pin):
+  *           ADC_CHANNEL_1, ADC_CHANNEL_2, ...
+  * @note   The channel parameter must be a value defined from literal
+  *         definition of a ADC internal channel (ADC_CHANNEL_VREFINT,
+  *         ADC_CHANNEL_TEMPSENSOR, ...),
+  *         ADC external channel (ADC_CHANNEL_1, ADC_CHANNEL_2, ...),
+  *         must not be a value from functions where a channel number is
+  *         returned from ADC registers,
+  *         because internal and external channels share the same channel
+  *         number in ADC registers. The differentiation is made only with
+  *         parameters definitions of driver.
+  * @param  __CHANNEL__ This parameter can be one of the following values:
+  *         @arg @ref ADC_CHANNEL_0
+  *         @arg @ref ADC_CHANNEL_1
+  *         @arg @ref ADC_CHANNEL_2
+  *         @arg @ref ADC_CHANNEL_3
+  *         @arg @ref ADC_CHANNEL_4
+  *         @arg @ref ADC_CHANNEL_5
+  *         @arg @ref ADC_CHANNEL_6
+  *         @arg @ref ADC_CHANNEL_7
+  *         @arg @ref ADC_CHANNEL_8
+  *         @arg @ref ADC_CHANNEL_9
+  *         @arg @ref ADC_CHANNEL_10
+  *         @arg @ref ADC_CHANNEL_11
+  *         @arg @ref ADC_CHANNEL_12
+  *         @arg @ref ADC_CHANNEL_13
+  *         @arg @ref ADC_CHANNEL_14
+  *         @arg @ref ADC_CHANNEL_15         (1)
+  *         @arg @ref ADC_CHANNEL_16         (1)
+  *         @arg @ref ADC_CHANNEL_17         (1)
+  *         @arg @ref ADC_CHANNEL_18
+  *         @arg @ref ADC_CHANNEL_VREFINT
+  *         @arg @ref ADC_CHANNEL_TEMPSENSOR
+  *         @arg @ref ADC_CHANNEL_VBAT
+  *
+  *         (1) On STM32G0, parameter can be set in ADC group sequencer
+  *             only if sequencer is set in mode "not fully configurable",
+  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
+  * @retval Value "0" if the channel corresponds to a parameter definition of a ADC external channel (channel connected to a GPIO pin).
+  *         Value "1" if the channel corresponds to a parameter definition of a ADC internal channel.
+  */
+#define __HAL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__)                             \
+  __LL_ADC_IS_CHANNEL_INTERNAL((__CHANNEL__))
+
+/**
+  * @brief  Helper macro to convert a channel defined from parameter
+  *         definition of a ADC internal channel (ADC_CHANNEL_VREFINT,
+  *         ADC_CHANNEL_TEMPSENSOR, ...),
+  *         to its equivalent parameter definition of a ADC external channel
+  *         (ADC_CHANNEL_1, ADC_CHANNEL_2, ...).
+  * @note   The channel parameter can be, additionally to a value
+  *         defined from parameter definition of a ADC internal channel
+  *         (ADC_CHANNEL_VREFINT, ADC_CHANNEL_TEMPSENSOR, ...),
+  *         a value defined from parameter definition of
+  *         ADC external channel (ADC_CHANNEL_1, ADC_CHANNEL_2, ...)
+  *         or a value from functions where a channel number is returned
+  *         from ADC registers.
+  * @param  __CHANNEL__ This parameter can be one of the following values:
+  *         @arg @ref ADC_CHANNEL_0
+  *         @arg @ref ADC_CHANNEL_1
+  *         @arg @ref ADC_CHANNEL_2
+  *         @arg @ref ADC_CHANNEL_3
+  *         @arg @ref ADC_CHANNEL_4
+  *         @arg @ref ADC_CHANNEL_5
+  *         @arg @ref ADC_CHANNEL_6
+  *         @arg @ref ADC_CHANNEL_7
+  *         @arg @ref ADC_CHANNEL_8
+  *         @arg @ref ADC_CHANNEL_9
+  *         @arg @ref ADC_CHANNEL_10
+  *         @arg @ref ADC_CHANNEL_11
+  *         @arg @ref ADC_CHANNEL_12
+  *         @arg @ref ADC_CHANNEL_13
+  *         @arg @ref ADC_CHANNEL_14
+  *         @arg @ref ADC_CHANNEL_15         (1)
+  *         @arg @ref ADC_CHANNEL_16         (1)
+  *         @arg @ref ADC_CHANNEL_17         (1)
+  *         @arg @ref ADC_CHANNEL_18
+  *         @arg @ref ADC_CHANNEL_VREFINT
+  *         @arg @ref ADC_CHANNEL_TEMPSENSOR
+  *         @arg @ref ADC_CHANNEL_VBAT
+  *
+  *         (1) On STM32G0, parameter can be set in ADC group sequencer
+  *             only if sequencer is set in mode "not fully configurable",
+  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref ADC_CHANNEL_0
+  *         @arg @ref ADC_CHANNEL_1
+  *         @arg @ref ADC_CHANNEL_2
+  *         @arg @ref ADC_CHANNEL_3
+  *         @arg @ref ADC_CHANNEL_4
+  *         @arg @ref ADC_CHANNEL_5
+  *         @arg @ref ADC_CHANNEL_6
+  *         @arg @ref ADC_CHANNEL_7
+  *         @arg @ref ADC_CHANNEL_8
+  *         @arg @ref ADC_CHANNEL_9
+  *         @arg @ref ADC_CHANNEL_10
+  *         @arg @ref ADC_CHANNEL_11
+  *         @arg @ref ADC_CHANNEL_12
+  *         @arg @ref ADC_CHANNEL_13
+  *         @arg @ref ADC_CHANNEL_14
+  *         @arg @ref ADC_CHANNEL_15
+  *         @arg @ref ADC_CHANNEL_16
+  *         @arg @ref ADC_CHANNEL_17
+  *         @arg @ref ADC_CHANNEL_18
+  */
+#define __HAL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__)                    \
+  __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL((__CHANNEL__))
+
+/**
+  * @brief  Helper macro to determine whether the internal channel
+  *         selected is available on the ADC instance selected.
+  * @note   The channel parameter must be a value defined from parameter
+  *         definition of a ADC internal channel (ADC_CHANNEL_VREFINT,
+  *         ADC_CHANNEL_TEMPSENSOR, ...),
+  *         must not be a value defined from parameter definition of
+  *         ADC external channel (ADC_CHANNEL_1, ADC_CHANNEL_2, ...)
+  *         or a value from functions where a channel number is
+  *         returned from ADC registers,
+  *         because internal and external channels share the same channel
+  *         number in ADC registers. The differentiation is made only with
+  *         parameters definitions of driver.
+  * @param  __ADC_INSTANCE__ ADC instance
+  * @param  __CHANNEL__ This parameter can be one of the following values:
+  *         @arg @ref ADC_CHANNEL_VREFINT
+  *         @arg @ref ADC_CHANNEL_TEMPSENSOR
+  *         @arg @ref ADC_CHANNEL_VBAT
+  * @retval Value "0" if the internal channel selected is not available on the ADC instance selected.
+  *         Value "1" if the internal channel selected is available on the ADC instance selected.
+  */
+#define __HAL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
+  __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE((__ADC_INSTANCE__), (__CHANNEL__))
+
+/**
+  * @brief  Helper macro to select the ADC common instance
+  *         to which is belonging the selected ADC instance.
+  * @note   ADC common register instance can be used for:
+  *         - Set parameters common to several ADC instances
+  *         - Multimode (for devices with several ADC instances)
+  *         Refer to functions having argument "ADCxy_COMMON" as parameter.
+  * @param  __ADCx__ ADC instance
+  * @retval ADC common register instance
+  */
+#define __HAL_ADC_COMMON_INSTANCE(__ADCx__)                                    \
+  __LL_ADC_COMMON_INSTANCE((__ADCx__))
+
+/**
+  * @brief  Helper macro to check if all ADC instances sharing the same
+  *         ADC common instance are disabled.
+  * @note   This check is required by functions with setting conditioned to
+  *         ADC state:
+  *         All ADC instances of the ADC common group must be disabled.
+  *         Refer to functions having argument "ADCxy_COMMON" as parameter.
+  * @note   On devices with only 1 ADC common instance, parameter of this macro
+  *         is useless and can be ignored (parameter kept for compatibility
+  *         with devices featuring several ADC common instances).
+  * @param  __ADCXY_COMMON__ ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval Value "0" if all ADC instances sharing the same ADC common instance
+  *         are disabled.
+  *         Value "1" if at least one ADC instance sharing the same ADC common instance
+  *         is enabled.
+  */
+#define __HAL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
+  __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE((__ADCXY_COMMON__))
+
+/**
+  * @brief  Helper macro to define the ADC conversion data full-scale digital
+  *         value corresponding to the selected ADC resolution.
+  * @note   ADC conversion data full-scale corresponds to voltage range
+  *         determined by analog voltage references Vref+ and Vref-
+  *         (refer to reference manual).
+  * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
+  *         @arg @ref ADC_RESOLUTION_12B
+  *         @arg @ref ADC_RESOLUTION_10B
+  *         @arg @ref ADC_RESOLUTION_8B
+  *         @arg @ref ADC_RESOLUTION_6B
+  * @retval ADC conversion data full-scale digital value
+  */
+#define __HAL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                             \
+  __LL_ADC_DIGITAL_SCALE((__ADC_RESOLUTION__))
+
+/**
+  * @brief  Helper macro to convert the ADC conversion data from
+  *         a resolution to another resolution.
+  * @param  __DATA__ ADC conversion data to be converted
+  * @param  __ADC_RESOLUTION_CURRENT__ Resolution of to the data to be converted
+  *         This parameter can be one of the following values:
+  *         @arg @ref ADC_RESOLUTION_12B
+  *         @arg @ref ADC_RESOLUTION_10B
+  *         @arg @ref ADC_RESOLUTION_8B
+  *         @arg @ref ADC_RESOLUTION_6B
+  * @param  __ADC_RESOLUTION_TARGET__ Resolution of the data after conversion
+  *         This parameter can be one of the following values:
+  *         @arg @ref ADC_RESOLUTION_12B
+  *         @arg @ref ADC_RESOLUTION_10B
+  *         @arg @ref ADC_RESOLUTION_8B
+  *         @arg @ref ADC_RESOLUTION_6B
+  * @retval ADC conversion data to the requested resolution
+  */
+#define __HAL_ADC_CONVERT_DATA_RESOLUTION(__DATA__,\
+                                          __ADC_RESOLUTION_CURRENT__,\
+                                          __ADC_RESOLUTION_TARGET__) \
+__LL_ADC_CONVERT_DATA_RESOLUTION((__DATA__),\
+                                 (__ADC_RESOLUTION_CURRENT__),\
+                                 (__ADC_RESOLUTION_TARGET__))
+
+/**
+  * @brief  Helper macro to calculate the voltage (unit: mVolt)
+  *         corresponding to a ADC conversion data (unit: digital value).
+  * @note   Analog reference voltage (Vref+) must be either known from
+  *         user board environment or can be calculated using ADC measurement
+  *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
+  * @param  __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV)
+  * @param  __ADC_DATA__ ADC conversion data (resolution 12 bits)
+  *                       (unit: digital value).
+  * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
+  *         @arg @ref ADC_RESOLUTION_12B
+  *         @arg @ref ADC_RESOLUTION_10B
+  *         @arg @ref ADC_RESOLUTION_8B
+  *         @arg @ref ADC_RESOLUTION_6B
+  * @retval ADC conversion data equivalent voltage value (unit: mVolt)
+  */
+#define __HAL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\
+                                       __ADC_DATA__,\
+                                       __ADC_RESOLUTION__) \
+__LL_ADC_CALC_DATA_TO_VOLTAGE((__VREFANALOG_VOLTAGE__),\
+                              (__ADC_DATA__),\
+                              (__ADC_RESOLUTION__))
+
+/**
+  * @brief  Helper macro to calculate analog reference voltage (Vref+)
+  *         (unit: mVolt) from ADC conversion data of internal voltage
+  *         reference VrefInt.
+  * @note   Computation is using VrefInt calibration value
+  *         stored in system memory for each device during production.
+  * @note   This voltage depends on user board environment: voltage level
+  *         connected to pin Vref+.
+  *         On devices with small package, the pin Vref+ is not present
+  *         and internally bonded to pin Vdda.
+  * @note   On this STM32 series, calibration data of internal voltage reference
+  *         VrefInt corresponds to a resolution of 12 bits,
+  *         this is the recommended ADC resolution to convert voltage of
+  *         internal voltage reference VrefInt.
+  *         Otherwise, this macro performs the processing to scale
+  *         ADC conversion data to 12 bits.
+  * @param  __VREFINT_ADC_DATA__ ADC conversion data (resolution 12 bits)
+  *         of internal voltage reference VrefInt (unit: digital value).
+  * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
+  *         @arg @ref ADC_RESOLUTION_12B
+  *         @arg @ref ADC_RESOLUTION_10B
+  *         @arg @ref ADC_RESOLUTION_8B
+  *         @arg @ref ADC_RESOLUTION_6B
+  * @retval Analog reference voltage (unit: mV)
+  */
+#define __HAL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,\
+                                          __ADC_RESOLUTION__) \
+__LL_ADC_CALC_VREFANALOG_VOLTAGE((__VREFINT_ADC_DATA__),\
+                                 (__ADC_RESOLUTION__))
+
+/**
+  * @brief  Helper macro to calculate the temperature (unit: degree Celsius)
+  *         from ADC conversion data of internal temperature sensor.
+  * @note   Computation is using temperature sensor calibration values
+  *         stored in system memory for each device during production.
+  * @note   Calculation formula:
+  *           Temperature = ((TS_ADC_DATA - TS_CAL1)
+  *                           * (TS_CAL2_TEMP - TS_CAL1_TEMP))
+  *                         / (TS_CAL2 - TS_CAL1) + TS_CAL1_TEMP
+  *           with TS_ADC_DATA = temperature sensor raw data measured by ADC
+  *                Avg_Slope = (TS_CAL2 - TS_CAL1)
+  *                            / (TS_CAL2_TEMP - TS_CAL1_TEMP)
+  *                TS_CAL1   = equivalent TS_ADC_DATA at temperature
+  *                            TEMP_DEGC_CAL1 (calibrated in factory)
+  *                TS_CAL2   = equivalent TS_ADC_DATA at temperature
+  *                            TEMP_DEGC_CAL2 (calibrated in factory)
+  *         Caution: Calculation relevancy under reserve that calibration
+  *                  parameters are correct (address and data).
+  *                  To calculate temperature using temperature sensor
+  *                  datasheet typical values (generic values less, therefore
+  *                  less accurate than calibrated values),
+  *                  use helper macro @ref __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS().
+  * @note   As calculation input, the analog reference voltage (Vref+) must be
+  *         defined as it impacts the ADC LSB equivalent voltage.
+  * @note   Analog reference voltage (Vref+) must be either known from
+  *         user board environment or can be calculated using ADC measurement
+  *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
+  * @note   On this STM32 series, calibration data of temperature sensor
+  *         corresponds to a resolution of 12 bits,
+  *         this is the recommended ADC resolution to convert voltage of
+  *         temperature sensor.
+  *         Otherwise, this macro performs the processing to scale
+  *         ADC conversion data to 12 bits.
+  * @param  __VREFANALOG_VOLTAGE__  Analog reference voltage (unit: mV)
+  * @param  __TEMPSENSOR_ADC_DATA__ ADC conversion data of internal
+  *                                 temperature sensor (unit: digital value).
+  * @param  __ADC_RESOLUTION__      ADC resolution at which internal temperature
+  *                                 sensor voltage has been measured.
+  *         This parameter can be one of the following values:
+  *         @arg @ref ADC_RESOLUTION_12B
+  *         @arg @ref ADC_RESOLUTION_10B
+  *         @arg @ref ADC_RESOLUTION_8B
+  *         @arg @ref ADC_RESOLUTION_6B
+  * @retval Temperature (unit: degree Celsius)
+  */
+#define __HAL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,\
+                                   __TEMPSENSOR_ADC_DATA__,\
+                                   __ADC_RESOLUTION__) \
+__LL_ADC_CALC_TEMPERATURE((__VREFANALOG_VOLTAGE__),\
+                          (__TEMPSENSOR_ADC_DATA__),\
+                          (__ADC_RESOLUTION__))
+
+/**
+  * @brief  Helper macro to calculate the temperature (unit: degree Celsius)
+  *         from ADC conversion data of internal temperature sensor.
+  * @note   Computation is using temperature sensor typical values
+  *         (refer to device datasheet).
+  * @note   Calculation formula:
+  *           Temperature = (TS_TYP_CALx_VOLT(uV) - TS_ADC_DATA * Conversion_uV)
+  *                         / Avg_Slope + CALx_TEMP
+  *           with TS_ADC_DATA      = temperature sensor raw data measured by ADC
+  *                                   (unit: digital value)
+  *                Avg_Slope        = temperature sensor slope
+  *                                   (unit: uV/Degree Celsius)
+  *                TS_TYP_CALx_VOLT = temperature sensor digital value at
+  *                                   temperature CALx_TEMP (unit: mV)
+  *         Caution: Calculation relevancy under reserve the temperature sensor
+  *                  of the current device has characteristics in line with
+  *                  datasheet typical values.
+  *                  If temperature sensor calibration values are available on
+  *                  on this device (presence of macro __LL_ADC_CALC_TEMPERATURE()),
+  *                  temperature calculation will be more accurate using
+  *                  helper macro @ref __LL_ADC_CALC_TEMPERATURE().
+  * @note   As calculation input, the analog reference voltage (Vref+) must be
+  *         defined as it impacts the ADC LSB equivalent voltage.
+  * @note   Analog reference voltage (Vref+) must be either known from
+  *         user board environment or can be calculated using ADC measurement
+  *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
+  * @note   ADC measurement data must correspond to a resolution of 12bits
+  *         (full scale digital value 4095). If not the case, the data must be
+  *         preliminarily rescaled to an equivalent resolution of 12 bits.
+  * @param  __TEMPSENSOR_TYP_AVGSLOPE__   Device datasheet data: Temperature sensor slope typical value (unit: uV/DegCelsius).
+  *                                       On STM32G0, refer to device datasheet parameter "Avg_Slope".
+  * @param  __TEMPSENSOR_TYP_CALX_V__     Device datasheet data: Temperature sensor voltage typical value (at temperature and Vref+ defined in parameters below) (unit: mV).
+  *                                       On STM32G0, refer to device datasheet parameter "V30" (corresponding to TS_CAL1).
+  * @param  __TEMPSENSOR_CALX_TEMP__      Device datasheet data: Temperature at which temperature sensor voltage (see parameter above) is corresponding (unit: mV)
+  * @param  __VREFANALOG_VOLTAGE__        Analog voltage reference (Vref+) voltage (unit: mV)
+  * @param  __TEMPSENSOR_ADC_DATA__       ADC conversion data of internal temperature sensor (unit: digital value).
+  * @param  __ADC_RESOLUTION__            ADC resolution at which internal temperature sensor voltage has been measured.
+  *         This parameter can be one of the following values:
+  *         @arg @ref ADC_RESOLUTION_12B
+  *         @arg @ref ADC_RESOLUTION_10B
+  *         @arg @ref ADC_RESOLUTION_8B
+  *         @arg @ref ADC_RESOLUTION_6B
+  * @retval Temperature (unit: degree Celsius)
+  */
+#define __HAL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\
+                                              __TEMPSENSOR_TYP_CALX_V__,\
+                                              __TEMPSENSOR_CALX_TEMP__,\
+                                              __VREFANALOG_VOLTAGE__,\
+                                              __TEMPSENSOR_ADC_DATA__,\
+                                              __ADC_RESOLUTION__) \
+__LL_ADC_CALC_TEMPERATURE_TYP_PARAMS((__TEMPSENSOR_TYP_AVGSLOPE__),\
+                                     (__TEMPSENSOR_TYP_CALX_V__),\
+                                     (__TEMPSENSOR_CALX_TEMP__),\
+                                     (__VREFANALOG_VOLTAGE__),\
+                                     (__TEMPSENSOR_ADC_DATA__),\
+                                     (__ADC_RESOLUTION__))
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Include ADC HAL Extended module */
+#include "stm32g0xx_hal_adc_ex.h"
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup ADC_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup ADC_Exported_Functions_Group1
+  * @brief    Initialization and Configuration functions
+  * @{
+  */
+/* Initialization and de-initialization functions  ****************************/
+HAL_StatusTypeDef       HAL_ADC_Init(ADC_HandleTypeDef *hadc);
+HAL_StatusTypeDef       HAL_ADC_DeInit(ADC_HandleTypeDef *hadc);
+void                    HAL_ADC_MspInit(ADC_HandleTypeDef *hadc);
+void                    HAL_ADC_MspDeInit(ADC_HandleTypeDef *hadc);
+
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+/* Callbacks Register/UnRegister functions  ***********************************/
+HAL_StatusTypeDef HAL_ADC_RegisterCallback(ADC_HandleTypeDef *hadc, HAL_ADC_CallbackIDTypeDef CallbackID,
+                                           pADC_CallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_ADC_UnRegisterCallback(ADC_HandleTypeDef *hadc, HAL_ADC_CallbackIDTypeDef CallbackID);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/** @addtogroup ADC_Exported_Functions_Group2
+  * @brief    IO operation functions
+  * @{
+  */
+/* IO operation functions  *****************************************************/
+
+/* Blocking mode: Polling */
+HAL_StatusTypeDef       HAL_ADC_Start(ADC_HandleTypeDef *hadc);
+HAL_StatusTypeDef       HAL_ADC_Stop(ADC_HandleTypeDef *hadc);
+HAL_StatusTypeDef       HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout);
+HAL_StatusTypeDef       HAL_ADC_PollForEvent(ADC_HandleTypeDef *hadc, uint32_t EventType, uint32_t Timeout);
+
+/* Non-blocking mode: Interruption */
+HAL_StatusTypeDef       HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc);
+HAL_StatusTypeDef       HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc);
+
+/* Non-blocking mode: DMA */
+HAL_StatusTypeDef       HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length);
+HAL_StatusTypeDef       HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc);
+
+/* ADC retrieve conversion value intended to be used with polling or interruption */
+uint32_t                HAL_ADC_GetValue(ADC_HandleTypeDef *hadc);
+
+/* ADC IRQHandler and Callbacks used in non-blocking modes (Interruption and DMA) */
+void                    HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc);
+void                    HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc);
+void                    HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc);
+void                    HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc);
+void                    HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc);
+/**
+  * @}
+  */
+
+/** @addtogroup ADC_Exported_Functions_Group3 Peripheral Control functions
+  *  @brief    Peripheral Control functions
+  * @{
+  */
+/* Peripheral Control functions ***********************************************/
+HAL_StatusTypeDef       HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig);
+HAL_StatusTypeDef       HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, ADC_AnalogWDGConfTypeDef *pAnalogWDGConfig);
+
+/**
+  * @}
+  */
+
+/* Peripheral State functions *************************************************/
+/** @addtogroup ADC_Exported_Functions_Group4
+  * @{
+  */
+uint32_t                HAL_ADC_GetState(ADC_HandleTypeDef *hadc);
+uint32_t                HAL_ADC_GetError(ADC_HandleTypeDef *hadc);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc);
+HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc);
+HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+
+#endif /* STM32G0xx_HAL_ADC_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc_ex.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc_ex.h
new file mode 100644
index 0000000..f391e3f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc_ex.h
@@ -0,0 +1,189 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_adc_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of ADC HAL extended module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_ADC_EX_H
+#define STM32G0xx_HAL_ADC_EX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup ADCEx
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup ADCEx_Exported_Types ADC Extended Exported Types
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+
+/** @defgroup ADCEx_Exported_Constants ADC Extended Exported Constants
+  * @{
+  */
+
+/** @defgroup ADC_HAL_EC_GROUPS  ADC instance - Groups
+  * @{
+  */
+#define ADC_REGULAR_GROUP                  (LL_ADC_GROUP_REGULAR)           /*!< ADC group regular (available on all STM32 devices) */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+
+/* Private macros ------------------------------------------------------------*/
+
+/** @defgroup ADCEx_Private_Macro_internal_HAL_driver ADC Extended Private Macros
+  * @{
+  */
+/* Macro reserved for internal HAL driver usage, not intended to be used in   */
+/* code of final user.                                                        */
+
+/**
+  * @brief Check whether or not ADC is independent.
+  * @param __HANDLE__ ADC handle.
+  * @note  When multimode feature is not available, the macro always returns SET.
+  * @retval SET (ADC is independent) or RESET (ADC is not).
+  */
+#define ADC_IS_INDEPENDENT(__HANDLE__)   (SET)
+
+
+/**
+  * @brief Calibration factor size verification (7 bits maximum).
+  * @param __CALIBRATION_FACTOR__ Calibration factor value.
+  * @retval SET (__CALIBRATION_FACTOR__ is within the authorized size) or RESET (__CALIBRATION_FACTOR__ is too large)
+  */
+#define IS_ADC_CALFACT(__CALIBRATION_FACTOR__) ((__CALIBRATION_FACTOR__) <= (0x7FU))
+
+/**
+  * @brief Verify the ADC oversampling ratio.
+  * @param __RATIO__ programmed ADC oversampling ratio.
+  * @retval SET (__RATIO__ is a valid value) or RESET (__RATIO__ is invalid)
+  */
+#define IS_ADC_OVERSAMPLING_RATIO(__RATIO__)      (((__RATIO__) == ADC_OVERSAMPLING_RATIO_2   ) || \
+                                                   ((__RATIO__) == ADC_OVERSAMPLING_RATIO_4   ) || \
+                                                   ((__RATIO__) == ADC_OVERSAMPLING_RATIO_8   ) || \
+                                                   ((__RATIO__) == ADC_OVERSAMPLING_RATIO_16  ) || \
+                                                   ((__RATIO__) == ADC_OVERSAMPLING_RATIO_32  ) || \
+                                                   ((__RATIO__) == ADC_OVERSAMPLING_RATIO_64  ) || \
+                                                   ((__RATIO__) == ADC_OVERSAMPLING_RATIO_128 ) || \
+                                                   ((__RATIO__) == ADC_OVERSAMPLING_RATIO_256 ))
+
+/**
+  * @brief Verify the ADC oversampling shift.
+  * @param __SHIFT__ programmed ADC oversampling shift.
+  * @retval SET (__SHIFT__ is a valid value) or RESET (__SHIFT__ is invalid)
+  */
+#define IS_ADC_RIGHT_BIT_SHIFT(__SHIFT__)        (((__SHIFT__) == ADC_RIGHTBITSHIFT_NONE) || \
+                                                  ((__SHIFT__) == ADC_RIGHTBITSHIFT_1   ) || \
+                                                  ((__SHIFT__) == ADC_RIGHTBITSHIFT_2   ) || \
+                                                  ((__SHIFT__) == ADC_RIGHTBITSHIFT_3   ) || \
+                                                  ((__SHIFT__) == ADC_RIGHTBITSHIFT_4   ) || \
+                                                  ((__SHIFT__) == ADC_RIGHTBITSHIFT_5   ) || \
+                                                  ((__SHIFT__) == ADC_RIGHTBITSHIFT_6   ) || \
+                                                  ((__SHIFT__) == ADC_RIGHTBITSHIFT_7   ) || \
+                                                  ((__SHIFT__) == ADC_RIGHTBITSHIFT_8   ))
+
+/**
+  * @brief Verify the ADC oversampling triggered mode.
+  * @param __MODE__ programmed ADC oversampling triggered mode.
+  * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid)
+  */
+#define IS_ADC_TRIGGERED_OVERSAMPLING_MODE(__MODE__) (((__MODE__) == ADC_TRIGGEREDMODE_SINGLE_TRIGGER) || \
+                                                      ((__MODE__) == ADC_TRIGGEREDMODE_MULTI_TRIGGER) )
+
+
+/**
+  * @}
+  */
+
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup ADCEx_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup ADCEx_Exported_Functions_Group1
+  * @{
+  */
+/* IO operation functions *****************************************************/
+
+/* ADC calibration */
+HAL_StatusTypeDef       HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc);
+uint32_t                HAL_ADCEx_Calibration_GetValue(ADC_HandleTypeDef *hadc);
+HAL_StatusTypeDef       HAL_ADCEx_Calibration_SetValue(ADC_HandleTypeDef *hadc, uint32_t CalibrationFactor);
+
+/* ADC IRQHandler and Callbacks used in non-blocking modes (Interruption) */
+void                    HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc);
+void                    HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc);
+void                    HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc);
+void                    HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc);
+
+/**
+  * @}
+  */
+
+/** @addtogroup ADCEx_Exported_Functions_Group2
+  * @{
+  */
+/* Peripheral Control functions ***********************************************/
+HAL_StatusTypeDef       HAL_ADCEx_DisableVoltageRegulator(ADC_HandleTypeDef *hadc);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_ADC_EX_H */
+
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cec.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cec.h
new file mode 100644
index 0000000..ddd3f8d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cec.h
@@ -0,0 +1,794 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_cec.h
+  * @author  MCD Application Team
+  * @brief   Header file of CEC HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_CEC_H
+#define STM32G0xx_HAL_CEC_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+#if defined (CEC)
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup CEC
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup CEC_Exported_Types CEC Exported Types
+  * @{
+  */
+
+/**
+  * @brief CEC Init Structure definition
+  */
+typedef struct
+{
+  uint32_t SignalFreeTime;               /*!< Set SFT field, specifies the Signal Free Time.
+                                              It can be one of @ref CEC_Signal_Free_Time
+                                              and belongs to the set {0,...,7} where
+                                              0x0 is the default configuration
+                                              else means 0.5 + (SignalFreeTime - 1) nominal data bit periods */
+
+  uint32_t Tolerance;                    /*!< Set RXTOL bit, specifies the tolerance accepted on the received waveforms,
+                                              it can be a value of @ref CEC_Tolerance : it is either CEC_STANDARD_TOLERANCE
+                                              or CEC_EXTENDED_TOLERANCE */
+
+  uint32_t BRERxStop;                    /*!< Set BRESTP bit @ref CEC_BRERxStop : specifies whether or not a Bit Rising Error stops the reception.
+                                              CEC_NO_RX_STOP_ON_BRE: reception is not stopped.
+                                              CEC_RX_STOP_ON_BRE:    reception is stopped. */
+
+  uint32_t BREErrorBitGen;               /*!< Set BREGEN bit @ref CEC_BREErrorBitGen : specifies whether or not an Error-Bit is generated on the
+                                              CEC line upon Bit Rising Error detection.
+                                              CEC_BRE_ERRORBIT_NO_GENERATION: no error-bit generation.
+                                              CEC_BRE_ERRORBIT_GENERATION:    error-bit generation if BRESTP is set. */
+
+  uint32_t LBPEErrorBitGen;              /*!< Set LBPEGEN bit @ref CEC_LBPEErrorBitGen : specifies whether or not an Error-Bit is generated on the
+                                              CEC line upon Long Bit Period Error detection.
+                                              CEC_LBPE_ERRORBIT_NO_GENERATION:  no error-bit generation.
+                                              CEC_LBPE_ERRORBIT_GENERATION:     error-bit generation. */
+
+  uint32_t BroadcastMsgNoErrorBitGen;    /*!< Set BRDNOGEN bit @ref CEC_BroadCastMsgErrorBitGen : allows to avoid an Error-Bit generation on the CEC line
+                                              upon an error detected on a broadcast message.
+
+                                              It supersedes BREGEN and LBPEGEN bits for a broadcast message error handling. It can take two values:
+
+                                              1) CEC_BROADCASTERROR_ERRORBIT_GENERATION.
+                                                 a) BRE detection: error-bit generation on the CEC line if BRESTP=CEC_RX_STOP_ON_BRE
+                                                    and BREGEN=CEC_BRE_ERRORBIT_NO_GENERATION.
+                                                 b) LBPE detection: error-bit generation on the CEC line
+                                                    if LBPGEN=CEC_LBPE_ERRORBIT_NO_GENERATION.
+
+                                              2) CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION.
+                                                 no error-bit generation in case neither a) nor b) are satisfied. Additionally,
+                                                 there is no error-bit generation in case of Short Bit Period Error detection in
+                                                 a broadcast message while LSTN bit is set. */
+
+  uint32_t SignalFreeTimeOption;         /*!< Set SFTOP bit @ref CEC_SFT_Option : specifies when SFT timer starts.
+                                              CEC_SFT_START_ON_TXSOM SFT:    timer starts when TXSOM is set by software.
+                                              CEC_SFT_START_ON_TX_RX_END:  SFT timer starts automatically at the end of message transmission/reception. */
+
+  uint32_t ListenMode;                   /*!< Set LSTN bit @ref CEC_Listening_Mode : specifies device listening mode. It can take two values:
+
+                                              CEC_REDUCED_LISTENING_MODE: CEC peripheral receives only message addressed to its
+                                                own address (OAR). Messages addressed to different destination are ignored.
+                                                Broadcast messages are always received.
+
+                                              CEC_FULL_LISTENING_MODE: CEC peripheral receives messages addressed to its own
+                                                address (OAR) with positive acknowledge. Messages addressed to different destination
+                                                are received, but without interfering with the CEC bus: no acknowledge sent.  */
+
+  uint16_t  OwnAddress;                 /*!< Own addresses configuration
+                                             This parameter can be a value of @ref CEC_OWN_ADDRESS */
+
+  uint8_t  *RxBuffer;                    /*!< CEC Rx buffer pointeur */
+
+
+} CEC_InitTypeDef;
+
+/**
+  * @brief HAL CEC State definition
+  * @note  HAL CEC State value is a combination of 2 different substates: gState and RxState (see @ref CEC_State_Definition).
+  *        - gState contains CEC state information related to global Handle management
+  *          and also information related to Tx operations.
+  *          gState value coding follow below described bitmap :
+  *          b7 (not used)
+  *             x  : Should be set to 0
+  *          b6  Error information
+  *             0  : No Error
+  *             1  : Error
+  *          b5     CEC peripheral initialization status
+  *             0  : Reset (peripheral not initialized)
+  *             1  : Init done (peripheral initialized. HAL CEC Init function already called)
+  *          b4-b3  (not used)
+  *             xx : Should be set to 00
+  *          b2     Intrinsic process state
+  *             0  : Ready
+  *             1  : Busy (peripheral busy with some configuration or internal operations)
+  *          b1     (not used)
+  *             x  : Should be set to 0
+  *          b0     Tx state
+  *             0  : Ready (no Tx operation ongoing)
+  *             1  : Busy (Tx operation ongoing)
+  *        - RxState contains information related to Rx operations.
+  *          RxState value coding follow below described bitmap :
+  *          b7-b6  (not used)
+  *             xx : Should be set to 00
+  *          b5     CEC peripheral initialization status
+  *             0  : Reset (peripheral not initialized)
+  *             1  : Init done (peripheral initialized)
+  *          b4-b2  (not used)
+  *            xxx : Should be set to 000
+  *          b1     Rx state
+  *             0  : Ready (no Rx operation ongoing)
+  *             1  : Busy (Rx operation ongoing)
+  *          b0     (not used)
+  *             x  : Should be set to 0.
+  */
+typedef uint32_t HAL_CEC_StateTypeDef;
+
+/**
+  * @brief  CEC handle Structure definition
+  */
+#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1)
+typedef struct __CEC_HandleTypeDef
+#else
+typedef struct
+#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
+{
+  CEC_TypeDef             *Instance;      /*!< CEC registers base address */
+
+  CEC_InitTypeDef         Init;           /*!< CEC communication parameters */
+
+  uint8_t                 *pTxBuffPtr;    /*!< Pointer to CEC Tx transfer Buffer */
+
+  uint16_t                TxXferCount;    /*!< CEC Tx Transfer Counter */
+
+  uint16_t                RxXferSize;     /*!< CEC Rx Transfer size, 0: header received only */
+
+  HAL_LockTypeDef         Lock;           /*!< Locking object */
+
+  HAL_CEC_StateTypeDef    gState;         /*!< CEC state information related to global Handle management
+                                               and also related to Tx operations.
+                                               This parameter can be a value of @ref HAL_CEC_StateTypeDef */
+
+  HAL_CEC_StateTypeDef    RxState;        /*!< CEC state information related to Rx operations.
+                                               This parameter can be a value of @ref HAL_CEC_StateTypeDef */
+
+  uint32_t                ErrorCode;      /*!< For errors handling purposes, copy of ISR register
+                                               in case error is reported */
+
+#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1)
+  void (* TxCpltCallback)(struct __CEC_HandleTypeDef
+                          *hcec);                                /*!< CEC Tx Transfer completed callback */
+  void (* RxCpltCallback)(struct __CEC_HandleTypeDef *hcec,
+                          uint32_t RxFrameSize);          /*!< CEC Rx Transfer completed callback */
+  void (* ErrorCallback)(struct __CEC_HandleTypeDef *hcec);                                 /*!< CEC error callback */
+
+  void (* MspInitCallback)(struct __CEC_HandleTypeDef *hcec);               /*!< CEC Msp Init callback              */
+  void (* MspDeInitCallback)(struct __CEC_HandleTypeDef *hcec);             /*!< CEC Msp DeInit callback            */
+
+#endif /* (USE_HAL_CEC_REGISTER_CALLBACKS) */
+} CEC_HandleTypeDef;
+
+#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  HAL CEC Callback ID enumeration definition
+  */
+typedef enum
+{
+  HAL_CEC_TX_CPLT_CB_ID      = 0x00U,    /*!< CEC Tx Transfer completed callback ID  */
+  HAL_CEC_RX_CPLT_CB_ID      = 0x01U,    /*!< CEC Rx Transfer completed callback ID  */
+  HAL_CEC_ERROR_CB_ID        = 0x02U,    /*!< CEC error callback ID                 */
+  HAL_CEC_MSPINIT_CB_ID      = 0x03U,    /*!< CEC Msp Init callback ID               */
+  HAL_CEC_MSPDEINIT_CB_ID    = 0x04U     /*!< CEC Msp DeInit callback ID             */
+} HAL_CEC_CallbackIDTypeDef;
+
+/**
+  * @brief  HAL CEC Callback pointer definition
+  */
+typedef  void (*pCEC_CallbackTypeDef)(CEC_HandleTypeDef *hcec);  /*!< pointer to an CEC callback function */
+typedef  void (*pCEC_RxCallbackTypeDef)(CEC_HandleTypeDef *hcec,
+                                        uint32_t RxFrameSize);  /*!< pointer to an Rx Transfer completed callback function */
+#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup CEC_Exported_Constants CEC Exported Constants
+  * @{
+  */
+/** @defgroup CEC_State_Definition CEC State Code Definition
+  * @{
+  */
+#define   HAL_CEC_STATE_RESET      ((uint32_t)0x00000000)   /*!< Peripheral is not yet Initialized
+                                                                 Value is allowed for gState and RxState  */
+#define   HAL_CEC_STATE_READY      ((uint32_t)0x00000020)   /*!< Peripheral Initialized and ready for use
+                                                                 Value is allowed for gState and RxState  */
+#define   HAL_CEC_STATE_BUSY       ((uint32_t)0x00000024)   /*!< an internal process is ongoing
+                                                                 Value is allowed for gState only         */
+#define   HAL_CEC_STATE_BUSY_RX    ((uint32_t)0x00000022)   /*!< Data Reception process is ongoing
+                                                                 Value is allowed for RxState only        */
+#define   HAL_CEC_STATE_BUSY_TX    ((uint32_t)0x00000021)   /*!< Data Transmission process is ongoing
+                                                                 Value is allowed for gState only         */
+#define   HAL_CEC_STATE_BUSY_RX_TX ((uint32_t)0x00000023)   /*!< an internal process is ongoing
+                                                                 Value is allowed for gState only         */
+#define   HAL_CEC_STATE_ERROR      ((uint32_t)0x00000050)   /*!< Error Value is allowed for gState only   */
+/**
+  * @}
+  */
+/** @defgroup CEC_Error_Code CEC Error Code
+  * @{
+  */
+#define HAL_CEC_ERROR_NONE    (uint32_t) 0x0000U     /*!< no error                      */
+#define HAL_CEC_ERROR_RXOVR   CEC_ISR_RXOVR          /*!< CEC Rx-Overrun                */
+#define HAL_CEC_ERROR_BRE     CEC_ISR_BRE            /*!< CEC Rx Bit Rising Error       */
+#define HAL_CEC_ERROR_SBPE    CEC_ISR_SBPE           /*!< CEC Rx Short Bit period Error */
+#define HAL_CEC_ERROR_LBPE    CEC_ISR_LBPE           /*!< CEC Rx Long Bit period Error  */
+#define HAL_CEC_ERROR_RXACKE  CEC_ISR_RXACKE         /*!< CEC Rx Missing Acknowledge    */
+#define HAL_CEC_ERROR_ARBLST  CEC_ISR_ARBLST         /*!< CEC Arbitration Lost          */
+#define HAL_CEC_ERROR_TXUDR   CEC_ISR_TXUDR          /*!< CEC Tx-Buffer Underrun        */
+#define HAL_CEC_ERROR_TXERR   CEC_ISR_TXERR          /*!< CEC Tx-Error                  */
+#define HAL_CEC_ERROR_TXACKE  CEC_ISR_TXACKE         /*!< CEC Tx Missing Acknowledge    */
+#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1)
+#define  HAL_CEC_ERROR_INVALID_CALLBACK ((uint32_t)0x00002000U) /*!< Invalid Callback Error  */
+#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/** @defgroup CEC_Signal_Free_Time  CEC Signal Free Time setting parameter
+  * @{
+  */
+#define CEC_DEFAULT_SFT                    ((uint32_t)0x00000000U)
+#define CEC_0_5_BITPERIOD_SFT              ((uint32_t)0x00000001U)
+#define CEC_1_5_BITPERIOD_SFT              ((uint32_t)0x00000002U)
+#define CEC_2_5_BITPERIOD_SFT              ((uint32_t)0x00000003U)
+#define CEC_3_5_BITPERIOD_SFT              ((uint32_t)0x00000004U)
+#define CEC_4_5_BITPERIOD_SFT              ((uint32_t)0x00000005U)
+#define CEC_5_5_BITPERIOD_SFT              ((uint32_t)0x00000006U)
+#define CEC_6_5_BITPERIOD_SFT              ((uint32_t)0x00000007U)
+/**
+  * @}
+  */
+
+/** @defgroup CEC_Tolerance CEC Receiver Tolerance
+  * @{
+  */
+#define CEC_STANDARD_TOLERANCE             ((uint32_t)0x00000000U)
+#define CEC_EXTENDED_TOLERANCE             ((uint32_t)CEC_CFGR_RXTOL)
+/**
+  * @}
+  */
+
+/** @defgroup CEC_BRERxStop CEC Reception Stop on Error
+  * @{
+  */
+#define CEC_NO_RX_STOP_ON_BRE             ((uint32_t)0x00000000U)
+#define CEC_RX_STOP_ON_BRE                ((uint32_t)CEC_CFGR_BRESTP)
+/**
+  * @}
+  */
+
+/** @defgroup CEC_BREErrorBitGen  CEC Error Bit Generation if Bit Rise Error reported
+  * @{
+  */
+#define CEC_BRE_ERRORBIT_NO_GENERATION     ((uint32_t)0x00000000U)
+#define CEC_BRE_ERRORBIT_GENERATION        ((uint32_t)CEC_CFGR_BREGEN)
+/**
+  * @}
+  */
+
+/** @defgroup CEC_LBPEErrorBitGen  CEC Error Bit Generation if Long Bit Period Error reported
+  * @{
+  */
+#define CEC_LBPE_ERRORBIT_NO_GENERATION     ((uint32_t)0x00000000U)
+#define CEC_LBPE_ERRORBIT_GENERATION        ((uint32_t)CEC_CFGR_LBPEGEN)
+/**
+  * @}
+  */
+
+/** @defgroup CEC_BroadCastMsgErrorBitGen  CEC Error Bit Generation on Broadcast message
+  * @{
+  */
+#define CEC_BROADCASTERROR_ERRORBIT_GENERATION     ((uint32_t)0x00000000U)
+#define CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION  ((uint32_t)CEC_CFGR_BRDNOGEN)
+/**
+  * @}
+  */
+
+/** @defgroup CEC_SFT_Option     CEC Signal Free Time start option
+  * @{
+  */
+#define CEC_SFT_START_ON_TXSOM           ((uint32_t)0x00000000U)
+#define CEC_SFT_START_ON_TX_RX_END       ((uint32_t)CEC_CFGR_SFTOPT)
+/**
+  * @}
+  */
+
+/** @defgroup CEC_Listening_Mode    CEC Listening mode option
+  * @{
+  */
+#define CEC_REDUCED_LISTENING_MODE          ((uint32_t)0x00000000U)
+#define CEC_FULL_LISTENING_MODE             ((uint32_t)CEC_CFGR_LSTN)
+/**
+  * @}
+  */
+
+/** @defgroup CEC_OAR_Position   CEC Device Own Address position in CEC CFGR register
+  * @{
+  */
+#define CEC_CFGR_OAR_LSB_POS            ((uint32_t) 16U)
+/**
+  * @}
+  */
+
+/** @defgroup CEC_Initiator_Position   CEC Initiator logical address position in message header
+  * @{
+  */
+#define CEC_INITIATOR_LSB_POS           ((uint32_t) 4U)
+/**
+  * @}
+  */
+
+/** @defgroup CEC_OWN_ADDRESS   CEC Own Address
+  * @{
+  */
+#define CEC_OWN_ADDRESS_NONE           ((uint16_t) 0x0000U)   /* Reset value */
+#define CEC_OWN_ADDRESS_0              ((uint16_t) 0x0001U)   /* Logical Address 0 */
+#define CEC_OWN_ADDRESS_1              ((uint16_t) 0x0002U)   /* Logical Address 1 */
+#define CEC_OWN_ADDRESS_2              ((uint16_t) 0x0004U)   /* Logical Address 2 */
+#define CEC_OWN_ADDRESS_3              ((uint16_t) 0x0008U)   /* Logical Address 3 */
+#define CEC_OWN_ADDRESS_4              ((uint16_t) 0x0010U)   /* Logical Address 4 */
+#define CEC_OWN_ADDRESS_5              ((uint16_t) 0x0020U)   /* Logical Address 5 */
+#define CEC_OWN_ADDRESS_6              ((uint16_t) 0x0040U)   /* Logical Address 6 */
+#define CEC_OWN_ADDRESS_7              ((uint16_t) 0x0080U)   /* Logical Address 7 */
+#define CEC_OWN_ADDRESS_8              ((uint16_t) 0x0100U)   /* Logical Address 9 */
+#define CEC_OWN_ADDRESS_9              ((uint16_t) 0x0200U)   /* Logical Address 10 */
+#define CEC_OWN_ADDRESS_10             ((uint16_t) 0x0400U)   /* Logical Address 11 */
+#define CEC_OWN_ADDRESS_11             ((uint16_t) 0x0800U)   /* Logical Address 12 */
+#define CEC_OWN_ADDRESS_12             ((uint16_t) 0x1000U)   /* Logical Address 13 */
+#define CEC_OWN_ADDRESS_13             ((uint16_t) 0x2000U)   /* Logical Address 14 */
+#define CEC_OWN_ADDRESS_14             ((uint16_t) 0x4000U)   /* Logical Address 15 */
+/**
+  * @}
+  */
+
+/** @defgroup CEC_Interrupts_Definitions  CEC Interrupts definition
+  * @{
+  */
+#define CEC_IT_TXACKE                   CEC_IER_TXACKEIE
+#define CEC_IT_TXERR                    CEC_IER_TXERRIE
+#define CEC_IT_TXUDR                    CEC_IER_TXUDRIE
+#define CEC_IT_TXEND                    CEC_IER_TXENDIE
+#define CEC_IT_TXBR                     CEC_IER_TXBRIE
+#define CEC_IT_ARBLST                   CEC_IER_ARBLSTIE
+#define CEC_IT_RXACKE                   CEC_IER_RXACKEIE
+#define CEC_IT_LBPE                     CEC_IER_LBPEIE
+#define CEC_IT_SBPE                     CEC_IER_SBPEIE
+#define CEC_IT_BRE                      CEC_IER_BREIE
+#define CEC_IT_RXOVR                    CEC_IER_RXOVRIE
+#define CEC_IT_RXEND                    CEC_IER_RXENDIE
+#define CEC_IT_RXBR                     CEC_IER_RXBRIE
+/**
+  * @}
+  */
+
+/** @defgroup CEC_Flags_Definitions  CEC Flags definition
+  * @{
+  */
+#define CEC_FLAG_TXACKE                 CEC_ISR_TXACKE
+#define CEC_FLAG_TXERR                  CEC_ISR_TXERR
+#define CEC_FLAG_TXUDR                  CEC_ISR_TXUDR
+#define CEC_FLAG_TXEND                  CEC_ISR_TXEND
+#define CEC_FLAG_TXBR                   CEC_ISR_TXBR
+#define CEC_FLAG_ARBLST                 CEC_ISR_ARBLST
+#define CEC_FLAG_RXACKE                 CEC_ISR_RXACKE
+#define CEC_FLAG_LBPE                   CEC_ISR_LBPE
+#define CEC_FLAG_SBPE                   CEC_ISR_SBPE
+#define CEC_FLAG_BRE                    CEC_ISR_BRE
+#define CEC_FLAG_RXOVR                  CEC_ISR_RXOVR
+#define CEC_FLAG_RXEND                  CEC_ISR_RXEND
+#define CEC_FLAG_RXBR                   CEC_ISR_RXBR
+/**
+  * @}
+  */
+
+/** @defgroup CEC_ALL_ERROR CEC all RX or TX errors flags
+  * @{
+  */
+#define CEC_ISR_ALL_ERROR              ((uint32_t)CEC_ISR_RXOVR|CEC_ISR_BRE|CEC_ISR_SBPE|CEC_ISR_LBPE|CEC_ISR_RXACKE|\
+                                        CEC_ISR_ARBLST|CEC_ISR_TXUDR|CEC_ISR_TXERR|CEC_ISR_TXACKE)
+/**
+  * @}
+  */
+
+/** @defgroup CEC_IER_ALL_RX CEC all RX errors interrupts enabling flag
+  * @{
+  */
+#define CEC_IER_RX_ALL_ERR              ((uint32_t)CEC_IER_RXACKEIE|CEC_IER_LBPEIE|CEC_IER_SBPEIE|CEC_IER_BREIE|CEC_IER_RXOVRIE)
+/**
+  * @}
+  */
+
+/** @defgroup CEC_IER_ALL_TX CEC all TX errors interrupts enabling flag
+  * @{
+  */
+#define CEC_IER_TX_ALL_ERR              ((uint32_t)CEC_IER_TXACKEIE|CEC_IER_TXERRIE|CEC_IER_TXUDRIE|CEC_IER_ARBLSTIE)
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup CEC_Exported_Macros CEC Exported Macros
+  * @{
+  */
+
+/** @brief  Reset CEC handle gstate & RxState
+  * @param  __HANDLE__ CEC handle.
+  * @retval None
+  */
+#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1)
+#define __HAL_CEC_RESET_HANDLE_STATE(__HANDLE__) do{                                                   \
+                                                       (__HANDLE__)->gState = HAL_CEC_STATE_RESET;     \
+                                                       (__HANDLE__)->RxState = HAL_CEC_STATE_RESET;    \
+                                                       (__HANDLE__)->MspInitCallback = NULL;           \
+                                                       (__HANDLE__)->MspDeInitCallback = NULL;         \
+                                                     } while(0)
+#else
+#define __HAL_CEC_RESET_HANDLE_STATE(__HANDLE__) do{                                                   \
+                                                       (__HANDLE__)->gState = HAL_CEC_STATE_RESET;     \
+                                                       (__HANDLE__)->RxState = HAL_CEC_STATE_RESET;    \
+                                                     } while(0)
+#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
+/** @brief  Checks whether or not the specified CEC interrupt flag is set.
+  * @param  __HANDLE__ specifies the CEC Handle.
+  * @param  __FLAG__ specifies the flag to check.
+  *            @arg CEC_FLAG_TXACKE: Tx Missing acknowledge Error
+  *            @arg CEC_FLAG_TXERR: Tx Error.
+  *            @arg CEC_FLAG_TXUDR: Tx-Buffer Underrun.
+  *            @arg CEC_FLAG_TXEND: End of transmission (successful transmission of the last byte).
+  *            @arg CEC_FLAG_TXBR: Tx-Byte Request.
+  *            @arg CEC_FLAG_ARBLST: Arbitration Lost
+  *            @arg CEC_FLAG_RXACKE: Rx-Missing Acknowledge
+  *            @arg CEC_FLAG_LBPE: Rx Long period Error
+  *            @arg CEC_FLAG_SBPE: Rx Short period Error
+  *            @arg CEC_FLAG_BRE: Rx Bit Rising Error
+  *            @arg CEC_FLAG_RXOVR: Rx Overrun.
+  *            @arg CEC_FLAG_RXEND: End Of Reception.
+  *            @arg CEC_FLAG_RXBR: Rx-Byte Received.
+  * @retval ITStatus
+  */
+#define __HAL_CEC_GET_FLAG(__HANDLE__, __FLAG__)        ((__HANDLE__)->Instance->ISR & (__FLAG__))
+
+/** @brief  Clears the interrupt or status flag when raised (write at 1)
+  * @param  __HANDLE__ specifies the CEC Handle.
+  * @param  __FLAG__ specifies the interrupt/status flag to clear.
+  *        This parameter can be one of the following values:
+  *            @arg CEC_FLAG_TXACKE: Tx Missing acknowledge Error
+  *            @arg CEC_FLAG_TXERR: Tx Error.
+  *            @arg CEC_FLAG_TXUDR: Tx-Buffer Underrun.
+  *            @arg CEC_FLAG_TXEND: End of transmission (successful transmission of the last byte).
+  *            @arg CEC_FLAG_TXBR: Tx-Byte Request.
+  *            @arg CEC_FLAG_ARBLST: Arbitration Lost
+  *            @arg CEC_FLAG_RXACKE: Rx-Missing Acknowledge
+  *            @arg CEC_FLAG_LBPE: Rx Long period Error
+  *            @arg CEC_FLAG_SBPE: Rx Short period Error
+  *            @arg CEC_FLAG_BRE: Rx Bit Rising Error
+  *            @arg CEC_FLAG_RXOVR: Rx Overrun.
+  *            @arg CEC_FLAG_RXEND: End Of Reception.
+  *            @arg CEC_FLAG_RXBR: Rx-Byte Received.
+  * @retval none
+  */
+#define __HAL_CEC_CLEAR_FLAG(__HANDLE__, __FLAG__)         ((__HANDLE__)->Instance->ISR |= (__FLAG__))
+
+/** @brief  Enables the specified CEC interrupt.
+  * @param  __HANDLE__ specifies the CEC Handle.
+  * @param  __INTERRUPT__ specifies the CEC interrupt to enable.
+  *          This parameter can be one of the following values:
+  *            @arg CEC_IT_TXACKE: Tx Missing acknowledge Error IT Enable
+  *            @arg CEC_IT_TXERR: Tx Error IT Enable
+  *            @arg CEC_IT_TXUDR: Tx-Buffer Underrun IT Enable
+  *            @arg CEC_IT_TXEND: End of transmission IT Enable
+  *            @arg CEC_IT_TXBR: Tx-Byte Request IT Enable
+  *            @arg CEC_IT_ARBLST: Arbitration Lost IT Enable
+  *            @arg CEC_IT_RXACKE: Rx-Missing Acknowledge IT Enable
+  *            @arg CEC_IT_LBPE: Rx Long period Error IT Enable
+  *            @arg CEC_IT_SBPE: Rx Short period Error IT Enable
+  *            @arg CEC_IT_BRE: Rx Bit Rising Error IT Enable
+  *            @arg CEC_IT_RXOVR: Rx Overrun IT Enable
+  *            @arg CEC_IT_RXEND: End Of Reception IT Enable
+  *            @arg CEC_IT_RXBR: Rx-Byte Received IT Enable
+  * @retval none
+  */
+#define __HAL_CEC_ENABLE_IT(__HANDLE__, __INTERRUPT__)     ((__HANDLE__)->Instance->IER |= (__INTERRUPT__))
+
+/** @brief  Disables the specified CEC interrupt.
+  * @param  __HANDLE__ specifies the CEC Handle.
+  * @param  __INTERRUPT__ specifies the CEC interrupt to disable.
+  *          This parameter can be one of the following values:
+  *            @arg CEC_IT_TXACKE: Tx Missing acknowledge Error IT Enable
+  *            @arg CEC_IT_TXERR: Tx Error IT Enable
+  *            @arg CEC_IT_TXUDR: Tx-Buffer Underrun IT Enable
+  *            @arg CEC_IT_TXEND: End of transmission IT Enable
+  *            @arg CEC_IT_TXBR: Tx-Byte Request IT Enable
+  *            @arg CEC_IT_ARBLST: Arbitration Lost IT Enable
+  *            @arg CEC_IT_RXACKE: Rx-Missing Acknowledge IT Enable
+  *            @arg CEC_IT_LBPE: Rx Long period Error IT Enable
+  *            @arg CEC_IT_SBPE: Rx Short period Error IT Enable
+  *            @arg CEC_IT_BRE: Rx Bit Rising Error IT Enable
+  *            @arg CEC_IT_RXOVR: Rx Overrun IT Enable
+  *            @arg CEC_IT_RXEND: End Of Reception IT Enable
+  *            @arg CEC_IT_RXBR: Rx-Byte Received IT Enable
+  * @retval none
+  */
+#define __HAL_CEC_DISABLE_IT(__HANDLE__, __INTERRUPT__)    ((__HANDLE__)->Instance->IER &= (~(__INTERRUPT__)))
+
+/** @brief  Checks whether or not the specified CEC interrupt is enabled.
+  * @param  __HANDLE__ specifies the CEC Handle.
+  * @param  __INTERRUPT__ specifies the CEC interrupt to check.
+  *          This parameter can be one of the following values:
+  *            @arg CEC_IT_TXACKE: Tx Missing acknowledge Error IT Enable
+  *            @arg CEC_IT_TXERR: Tx Error IT Enable
+  *            @arg CEC_IT_TXUDR: Tx-Buffer Underrun IT Enable
+  *            @arg CEC_IT_TXEND: End of transmission IT Enable
+  *            @arg CEC_IT_TXBR: Tx-Byte Request IT Enable
+  *            @arg CEC_IT_ARBLST: Arbitration Lost IT Enable
+  *            @arg CEC_IT_RXACKE: Rx-Missing Acknowledge IT Enable
+  *            @arg CEC_IT_LBPE: Rx Long period Error IT Enable
+  *            @arg CEC_IT_SBPE: Rx Short period Error IT Enable
+  *            @arg CEC_IT_BRE: Rx Bit Rising Error IT Enable
+  *            @arg CEC_IT_RXOVR: Rx Overrun IT Enable
+  *            @arg CEC_IT_RXEND: End Of Reception IT Enable
+  *            @arg CEC_IT_RXBR: Rx-Byte Received IT Enable
+  * @retval FlagStatus
+  */
+#define __HAL_CEC_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IER & (__INTERRUPT__))
+
+/** @brief  Enables the CEC device
+  * @param  __HANDLE__ specifies the CEC Handle.
+  * @retval none
+  */
+#define __HAL_CEC_ENABLE(__HANDLE__)                   ((__HANDLE__)->Instance->CR |=  CEC_CR_CECEN)
+
+/** @brief  Disables the CEC device
+  * @param  __HANDLE__ specifies the CEC Handle.
+  * @retval none
+  */
+#define __HAL_CEC_DISABLE(__HANDLE__)                  ((__HANDLE__)->Instance->CR &=  ~CEC_CR_CECEN)
+
+/** @brief  Set Transmission Start flag
+  * @param  __HANDLE__ specifies the CEC Handle.
+  * @retval none
+  */
+#define __HAL_CEC_FIRST_BYTE_TX_SET(__HANDLE__)        ((__HANDLE__)->Instance->CR |=  CEC_CR_TXSOM)
+
+/** @brief  Set Transmission End flag
+  * @param  __HANDLE__ specifies the CEC Handle.
+  * @retval none
+  * If the CEC message consists of only one byte, TXEOM must be set before of TXSOM.
+  */
+#define __HAL_CEC_LAST_BYTE_TX_SET(__HANDLE__)         ((__HANDLE__)->Instance->CR |=  CEC_CR_TXEOM)
+
+/** @brief  Get Transmission Start flag
+  * @param  __HANDLE__ specifies the CEC Handle.
+  * @retval FlagStatus
+  */
+#define __HAL_CEC_GET_TRANSMISSION_START_FLAG(__HANDLE__) ((__HANDLE__)->Instance->CR & CEC_CR_TXSOM)
+
+/** @brief  Get Transmission End flag
+  * @param  __HANDLE__ specifies the CEC Handle.
+  * @retval FlagStatus
+  */
+#define __HAL_CEC_GET_TRANSMISSION_END_FLAG(__HANDLE__)   ((__HANDLE__)->Instance->CR & CEC_CR_TXEOM)
+
+/** @brief  Clear OAR register
+  * @param  __HANDLE__ specifies the CEC Handle.
+  * @retval none
+  */
+#define __HAL_CEC_CLEAR_OAR(__HANDLE__)   CLEAR_BIT((__HANDLE__)->Instance->CFGR, CEC_CFGR_OAR)
+
+/** @brief  Set OAR register (without resetting previously set address in case of multi-address mode)
+  *          To reset OAR, __HAL_CEC_CLEAR_OAR() needs to be called beforehand
+  * @param  __HANDLE__ specifies the CEC Handle.
+  * @param  __ADDRESS__ Own Address value (CEC logical address is identified by bit position)
+  * @retval none
+  */
+#define __HAL_CEC_SET_OAR(__HANDLE__,__ADDRESS__)   SET_BIT((__HANDLE__)->Instance->CFGR, (__ADDRESS__)<< CEC_CFGR_OAR_LSB_POS)
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup CEC_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup CEC_Exported_Functions_Group1
+  * @{
+  */
+/* Initialization and de-initialization functions  ****************************/
+HAL_StatusTypeDef HAL_CEC_Init(CEC_HandleTypeDef *hcec);
+HAL_StatusTypeDef HAL_CEC_DeInit(CEC_HandleTypeDef *hcec);
+HAL_StatusTypeDef HAL_CEC_SetDeviceAddress(CEC_HandleTypeDef *hcec, uint16_t CEC_OwnAddress);
+void HAL_CEC_MspInit(CEC_HandleTypeDef *hcec);
+void HAL_CEC_MspDeInit(CEC_HandleTypeDef *hcec);
+
+#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1)
+HAL_StatusTypeDef HAL_CEC_RegisterCallback(CEC_HandleTypeDef *hcec, HAL_CEC_CallbackIDTypeDef CallbackID,
+                                           pCEC_CallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_CEC_UnRegisterCallback(CEC_HandleTypeDef *hcec, HAL_CEC_CallbackIDTypeDef CallbackID);
+
+HAL_StatusTypeDef HAL_CEC_RegisterRxCpltCallback(CEC_HandleTypeDef *hcec, pCEC_RxCallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_CEC_UnRegisterRxCpltCallback(CEC_HandleTypeDef *hcec);
+#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/** @addtogroup CEC_Exported_Functions_Group2
+  * @{
+  */
+/* I/O operation functions  ***************************************************/
+HAL_StatusTypeDef HAL_CEC_Transmit_IT(CEC_HandleTypeDef *hcec, uint8_t InitiatorAddress, uint8_t DestinationAddress,
+                                      uint8_t *pData, uint32_t Size);
+uint32_t HAL_CEC_GetLastReceivedFrameSize(CEC_HandleTypeDef *hcec);
+void HAL_CEC_ChangeRxBuffer(CEC_HandleTypeDef *hcec, uint8_t *Rxbuffer);
+void HAL_CEC_IRQHandler(CEC_HandleTypeDef *hcec);
+void HAL_CEC_TxCpltCallback(CEC_HandleTypeDef *hcec);
+void HAL_CEC_RxCpltCallback(CEC_HandleTypeDef *hcec, uint32_t RxFrameSize);
+void HAL_CEC_ErrorCallback(CEC_HandleTypeDef *hcec);
+/**
+  * @}
+  */
+
+/** @addtogroup CEC_Exported_Functions_Group3
+  * @{
+  */
+/* Peripheral State functions  ************************************************/
+HAL_CEC_StateTypeDef HAL_CEC_GetState(CEC_HandleTypeDef *hcec);
+uint32_t HAL_CEC_GetError(CEC_HandleTypeDef *hcec);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private types -------------------------------------------------------------*/
+/** @defgroup CEC_Private_Types CEC Private Types
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private variables ---------------------------------------------------------*/
+/** @defgroup CEC_Private_Variables CEC Private Variables
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup CEC_Private_Constants CEC Private Constants
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup CEC_Private_Macros CEC Private Macros
+  * @{
+  */
+
+#define IS_CEC_SIGNALFREETIME(__SFT__)     ((__SFT__) <= CEC_CFGR_SFT)
+
+#define IS_CEC_TOLERANCE(__RXTOL__)        (((__RXTOL__) == CEC_STANDARD_TOLERANCE) || \
+                                            ((__RXTOL__) == CEC_EXTENDED_TOLERANCE))
+
+#define IS_CEC_BRERXSTOP(__BRERXSTOP__)   (((__BRERXSTOP__) == CEC_NO_RX_STOP_ON_BRE) || \
+                                           ((__BRERXSTOP__) == CEC_RX_STOP_ON_BRE))
+
+#define IS_CEC_BREERRORBITGEN(__ERRORBITGEN__) (((__ERRORBITGEN__) == CEC_BRE_ERRORBIT_NO_GENERATION) || \
+                                                ((__ERRORBITGEN__) == CEC_BRE_ERRORBIT_GENERATION))
+
+#define IS_CEC_LBPEERRORBITGEN(__ERRORBITGEN__) (((__ERRORBITGEN__) == CEC_LBPE_ERRORBIT_NO_GENERATION) || \
+                                                 ((__ERRORBITGEN__) == CEC_LBPE_ERRORBIT_GENERATION))
+
+#define IS_CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION(__ERRORBITGEN__) (((__ERRORBITGEN__) == CEC_BROADCASTERROR_ERRORBIT_GENERATION) || \
+                                                                       ((__ERRORBITGEN__) == CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION))
+
+#define IS_CEC_SFTOP(__SFTOP__)          (((__SFTOP__) == CEC_SFT_START_ON_TXSOM) || \
+                                          ((__SFTOP__) == CEC_SFT_START_ON_TX_RX_END))
+
+#define IS_CEC_LISTENING_MODE(__MODE__)     (((__MODE__) == CEC_REDUCED_LISTENING_MODE) || \
+                                             ((__MODE__) == CEC_FULL_LISTENING_MODE))
+
+/** @brief Check CEC message size.
+  *       The message size is the payload size: without counting the header,
+  *       it varies from 0 byte (ping operation, one header only, no payload) to
+  *       15 bytes (1 opcode and up to 14 operands following the header).
+  * @param  __SIZE__ CEC message size.
+  * @retval Test result (TRUE or FALSE).
+  */
+#define IS_CEC_MSGSIZE(__SIZE__) ((__SIZE__) <= 0x10U)
+
+/** @brief Check CEC device Own Address Register (OAR) setting.
+  *        OAR address is written in a 15-bit field within CEC_CFGR register.
+  * @param  __ADDRESS__ CEC own address.
+  * @retval Test result (TRUE or FALSE).
+  */
+#define IS_CEC_OWN_ADDRESS(__ADDRESS__) ((__ADDRESS__) <= 0x7FFFU)
+
+/** @brief Check CEC initiator or destination logical address setting.
+  *        Initiator and destination addresses are coded over 4 bits.
+  * @param  __ADDRESS__ CEC initiator or logical address.
+  * @retval Test result (TRUE or FALSE).
+  */
+#define IS_CEC_ADDRESS(__ADDRESS__) ((__ADDRESS__) <= 0xFU)
+/**
+  * @}
+  */
+/* Private functions ---------------------------------------------------------*/
+/** @defgroup CEC_Private_Functions CEC Private Functions
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* CEC */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xxHAL_CEC_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_comp.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_comp.h
new file mode 100644
index 0000000..f8e995c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_comp.h
@@ -0,0 +1,884 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_comp.h
+  * @author  MCD Application Team
+  * @brief   Header file of COMP HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_COMP_H
+#define STM32G0xx_HAL_COMP_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+#include "stm32g0xx_ll_exti.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+#if defined (COMP1) || defined (COMP2)
+
+/** @addtogroup COMP
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup COMP_Exported_Types COMP Exported Types
+  * @{
+  */
+
+/**
+  * @brief  COMP Init structure definition
+  */
+typedef struct
+{
+
+  uint32_t WindowMode;         /*!< Set window mode of a pair of comparators instances
+                                    (2 consecutive instances odd and even COMP<x> and COMP<x+1>).
+                                    Note: HAL COMP driver allows to set window mode from any COMP instance of the pair of COMP instances composing window mode, except for window mode with COMP2 and COMP3 (for devices featuring COMP3): it must be set from COMP3 instance.
+                                    This parameter can be a value of @ref COMP_WindowMode */
+
+  uint32_t WindowOutput;       /*!< Set window mode output.
+                                    This parameter can be a value of @ref COMP_WindowOutput */
+
+  uint32_t Mode;               /*!< Set comparator operating mode to adjust power and speed.
+                                    Note: For the characteristics of comparator power modes
+                                          (propagation delay and power consumption), refer to device datasheet.
+                                    This parameter can be a value of @ref COMP_PowerMode */
+
+  uint32_t InputPlus;          /*!< Set comparator input plus (non-inverting input).
+                                    This parameter can be a value of @ref COMP_InputPlus */
+
+  uint32_t InputMinus;         /*!< Set comparator input minus (inverting input).
+                                    This parameter can be a value of @ref COMP_InputMinus */
+
+  uint32_t Hysteresis;         /*!< Set comparator hysteresis mode of the input minus.
+                                    This parameter can be a value of @ref COMP_Hysteresis */
+
+  uint32_t OutputPol;          /*!< Set comparator output polarity.
+                                    This parameter can be a value of @ref COMP_OutputPolarity */
+
+  uint32_t BlankingSrce;       /*!< Set comparator blanking source.
+                                    This parameter can be a value of @ref COMP_BlankingSrce */
+
+  uint32_t TriggerMode;        /*!< Set the comparator output triggering External Interrupt Line (EXTI).
+                                    This parameter can be a value of @ref COMP_EXTI_TriggerMode */
+
+} COMP_InitTypeDef;
+
+/**
+  * @brief  HAL COMP state machine: HAL COMP states definition
+  */
+#define COMP_STATE_BITFIELD_LOCK  (0x10U)
+typedef enum
+{
+  HAL_COMP_STATE_RESET             = 0x00U,                                             /*!< COMP not yet initialized                             */
+  HAL_COMP_STATE_RESET_LOCKED      = (HAL_COMP_STATE_RESET | COMP_STATE_BITFIELD_LOCK), /*!< COMP not yet initialized and configuration is locked */
+  HAL_COMP_STATE_READY             = 0x01U,                                             /*!< COMP initialized and ready for use                   */
+  HAL_COMP_STATE_READY_LOCKED      = (HAL_COMP_STATE_READY | COMP_STATE_BITFIELD_LOCK), /*!< COMP initialized but configuration is locked         */
+  HAL_COMP_STATE_BUSY              = 0x02U,                                             /*!< COMP is running                                      */
+  HAL_COMP_STATE_BUSY_LOCKED       = (HAL_COMP_STATE_BUSY | COMP_STATE_BITFIELD_LOCK)   /*!< COMP is running and configuration is locked          */
+} HAL_COMP_StateTypeDef;
+
+/**
+  * @brief  COMP Handle Structure definition
+  */
+#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
+typedef struct __COMP_HandleTypeDef
+#else
+typedef struct
+#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
+{
+  COMP_TypeDef       *Instance;       /*!< Register base address    */
+  COMP_InitTypeDef   Init;            /*!< COMP required parameters */
+  HAL_LockTypeDef    Lock;            /*!< Locking object           */
+  __IO HAL_COMP_StateTypeDef  State;  /*!< COMP communication state */
+  __IO uint32_t      ErrorCode;       /*!< COMP error code */
+#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
+  void (* TriggerCallback)(struct __COMP_HandleTypeDef *hcomp);   /*!< COMP trigger callback */
+  void (* MspInitCallback)(struct __COMP_HandleTypeDef *hcomp);   /*!< COMP Msp Init callback */
+  void (* MspDeInitCallback)(struct __COMP_HandleTypeDef *hcomp); /*!< COMP Msp DeInit callback */
+#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
+} COMP_HandleTypeDef;
+
+#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  HAL COMP Callback ID enumeration definition
+  */
+typedef enum
+{
+  HAL_COMP_TRIGGER_CB_ID                = 0x00U,  /*!< COMP trigger callback ID */
+  HAL_COMP_MSPINIT_CB_ID                = 0x01U,  /*!< COMP Msp Init callback ID */
+  HAL_COMP_MSPDEINIT_CB_ID              = 0x02U   /*!< COMP Msp DeInit callback ID */
+} HAL_COMP_CallbackIDTypeDef;
+
+/**
+  * @brief  HAL COMP Callback pointer definition
+  */
+typedef  void (*pCOMP_CallbackTypeDef)(COMP_HandleTypeDef *hcomp); /*!< pointer to a COMP callback function */
+
+#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup COMP_Exported_Constants COMP Exported Constants
+  * @{
+  */
+
+/** @defgroup COMP_Error_Code COMP Error Code
+  * @{
+  */
+#define HAL_COMP_ERROR_NONE             (0x00UL)  /*!< No error */
+#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
+#define HAL_COMP_ERROR_INVALID_CALLBACK (0x01UL)  /*!< Invalid Callback error */
+#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/** @defgroup COMP_WindowMode COMP Window Mode
+  * @{
+  */
+#define COMP_WINDOWMODE_DISABLE                 (0x00000000UL)         /*!< Window mode disable: Comparators instances pair COMP1 and COMP2 are independent */
+#define COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON (COMP_CSR_WINMODE)     /*!< Window mode enable: Comparators instances pair COMP1 and COMP2 have their input plus connected together. The common input is COMP1 input plus (COMP2 input plus is no more accessible). */
+#define COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON (COMP_CSR_WINMODE | COMP_WINDOWMODE_COMP2) /*!< Window mode enable: if used from COMP1 or COMP2 instance, comparators instances pair COMP1 and COMP2 have their input plus connected together, the common input is COMP2 input plus (COMP1 input plus is no more accessible). If used from COMP3 instance (when available), comparators instances pair COMP2 and COMP3 have their input plus connected together, the common input is COMP2 input plus (COMP3 input plus is no more accessible). */
+/**
+  * @}
+  */
+
+/** @defgroup COMP_WindowOutput COMP Window output
+  * @{
+  */
+#define COMP_WINDOWOUTPUT_EACH_COMP             (0x00000000UL)                            /*!< Window output default mode: Comparators output are indicating each their own state. To know window mode state: each comparator output must be read, if "((COMPx exclusive or COMPy) == 1)" then monitored signal is within comparators window.  */
+#define COMP_WINDOWOUTPUT_COMP1                 (COMP_CSR_WINOUT)                         /*!< Window output synthetized on COMP1 output: COMP1 output is no more indicating its own state, but global window mode state (logical high means monitored signal is within comparators window). */
+#define COMP_WINDOWOUTPUT_COMP2                 (COMP_CSR_WINOUT | COMP_WINDOWMODE_COMP2) /*!< Window output synthetized on COMP2 output: COMP2 output is no more indicating its own state, but global window mode state (logical high means monitored signal is within comparators window). */
+#if defined(COMP3)
+#define COMP_WINDOWOUTPUT_COMP3                 (COMP_CSR_WINOUT)                         /*!< Window output synthetized on COMP3 output: COMP3 output is no more indicating its own state, but global window mode state (logical high means monitored signal is within comparators window). */
+#endif /* COMP3 */
+#define COMP_WINDOWOUTPUT_BOTH                  (0x00000001UL)                            /*!< Window output synthetized on both comparators output of pair of comparator selected (COMP1 and COMP2, or COMP2 and COMP3 for devices featuring COMP3 instance): both comparators outputs are no more indicating their own state, but global window mode state (logical high means monitored signal is within comparators window). This is a specific configuration (technically possible but not relevant from application point of view: 2 comparators output used for the same signal level), standard configuration for window mode is one of the settings above. */
+/**
+  * @}
+  */
+
+/** @defgroup COMP_PowerMode COMP power mode
+  * @{
+  */
+/* Note: For the characteristics of comparator power modes                    */
+/*       (propagation delay and power consumption),                           */
+/*       refer to device datasheet.                                           */
+#define COMP_POWERMODE_HIGHSPEED       (0x00000000UL)         /*!< High Speed */
+#define COMP_POWERMODE_MEDIUMSPEED     (COMP_CSR_PWRMODE_0)   /*!< Medium Speed */
+/**
+  * @}
+  */
+
+/** @defgroup COMP_InputPlus COMP input plus (non-inverting input)
+  * @{
+  */
+#define COMP_INPUT_PLUS_IO1            (0x00000000UL)         /*!< Comparator input plus connected to IO1 (pin PC5 for COMP1, pin PB4 for COMP2, pin PB0 for COMP3 (for devices featuring COMP3 instance)) */
+#define COMP_INPUT_PLUS_IO2            (COMP_CSR_INPSEL_0)    /*!< Comparator input plus connected to IO2 (pin PB2 for COMP1, pin PB6 for COMP2, pin PC1 for COMP3 (for devices featuring COMP3 instance)) */
+#define COMP_INPUT_PLUS_IO3            (COMP_CSR_INPSEL_1)    /*!< Comparator input plus connected to IO3 (pin PA1 for COMP1, pin PA3 for COMP2, pin PE7 for COMP3 (for devices featuring COMP3 instance)) */
+/**
+  * @}
+  */
+
+/** @defgroup COMP_InputMinus COMP input minus (inverting input)
+  * @{
+  */
+#define COMP_INPUT_MINUS_1_4VREFINT    (0x00000000UL)                                                                  /*!< Comparator input minus connected to 1/4 VrefInt  */
+#define COMP_INPUT_MINUS_1_2VREFINT    (                                                            COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to 1/2 VrefInt  */
+#define COMP_INPUT_MINUS_3_4VREFINT    (                                        COMP_CSR_INMSEL_1                    ) /*!< Comparator input minus connected to 3/4 VrefInt  */
+#define COMP_INPUT_MINUS_VREFINT       (                                        COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to VrefInt */
+#define COMP_INPUT_MINUS_DAC1_CH1      (                    COMP_CSR_INMSEL_2                                        ) /*!< Comparator input minus connected to DAC1 channel 1 (DAC_OUT1)  */
+#define COMP_INPUT_MINUS_DAC1_CH2      (                    COMP_CSR_INMSEL_2                     | COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to DAC1 channel 2 (DAC_OUT2)  */
+#define COMP_INPUT_MINUS_IO1           (                    COMP_CSR_INMSEL_2 | COMP_CSR_INMSEL_1                    ) /*!< Comparator input minus connected to IO1 (pin PB1 for COMP1, pin PB3 for COMP2, pin PB2 for COMP3 (for devices featuring COMP3 instance)) */
+#define COMP_INPUT_MINUS_IO2           (                    COMP_CSR_INMSEL_2 | COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to IO2 (pin PC4 for COMP1, pin PB7 for COMP2, pin PC0 for COMP3 (for devices featuring COMP3 instance)) */
+#define COMP_INPUT_MINUS_IO3           (COMP_CSR_INMSEL_3                                                            ) /*!< Comparator input minus connected to IO3 (pin PA0 for COMP1, pin PA2 for COMP2, pin PE8 for COMP3 (for devices featuring COMP3 instance)) */
+/**
+  * @}
+  */
+
+/** @defgroup COMP_Hysteresis COMP hysteresis
+  * @{
+  */
+#define COMP_HYSTERESIS_NONE           (0x00000000UL)                       /*!< No hysteresis */
+#define COMP_HYSTERESIS_LOW            (                  COMP_CSR_HYST_0)  /*!< Hysteresis level low */
+#define COMP_HYSTERESIS_MEDIUM         (COMP_CSR_HYST_1                  )  /*!< Hysteresis level medium */
+#define COMP_HYSTERESIS_HIGH           (COMP_CSR_HYST_1 | COMP_CSR_HYST_0)  /*!< Hysteresis level high */
+/**
+  * @}
+  */
+
+/** @defgroup COMP_OutputPolarity COMP output Polarity
+  * @{
+  */
+#define COMP_OUTPUTPOL_NONINVERTED     (0x00000000UL)         /*!< COMP output level is not inverted (comparator output is high when the input plus is at a higher voltage than the input minus) */
+#define COMP_OUTPUTPOL_INVERTED        (COMP_CSR_POLARITY)    /*!< COMP output level is inverted     (comparator output is low  when the input plus is at a higher voltage than the input minus) */
+/**
+  * @}
+  */
+
+/** @defgroup COMP_BlankingSrce  COMP blanking source
+  * @{
+  */
+#define COMP_BLANKINGSRC_NONE            (0x00000000UL)          /*!<Comparator output without blanking */
+/* Note: Output blanking source common to all COMP instances */
+#define COMP_BLANKINGSRC_TIM1_OC4        (COMP_CSR_BLANKING_0)   /*!< Comparator output blanking source TIM1 OC4 (common to all COMP instances: COMP1, COMP2, COMP3 (when available)) */
+#define COMP_BLANKINGSRC_TIM1_OC5        (COMP_CSR_BLANKING_1)   /*!< Comparator output blanking source TIM1 OC5 (common to all COMP instances: COMP1, COMP2, COMP3 (when available)) */
+#define COMP_BLANKINGSRC_TIM2_OC3        (COMP_CSR_BLANKING_2)   /*!< Comparator output blanking source TIM2 OC3 (common to all COMP instances: COMP1, COMP2, COMP3 (when available)) */
+#define COMP_BLANKINGSRC_TIM3_OC3        (COMP_CSR_BLANKING_3)   /*!< Comparator output blanking source TIM3 OC3 (common to all COMP instances: COMP1, COMP2, COMP3 (when available)) */
+#define COMP_BLANKINGSRC_TIM15_OC2       (COMP_CSR_BLANKING_4)   /*!< Comparator output blanking source TIM15 OC2 (common to all COMP instances: COMP1, COMP2, COMP3 (when available)) */
+/**
+  * @}
+  */
+
+/** @defgroup COMP_OutputLevel COMP Output Level
+  * @{
+  */
+/* Note: Comparator output level values are fixed to "0" and "1",             */
+/* corresponding COMP register bit is managed by HAL function to match        */
+/* with these values (independently of bit position in register).             */
+
+/* When output polarity is not inverted, comparator output is low when
+   the input plus is at a lower voltage than the input minus */
+#define COMP_OUTPUT_LEVEL_LOW              (0x00000000UL)
+/* When output polarity is not inverted, comparator output is high when
+   the input plus is at a higher voltage than the input minus */
+#define COMP_OUTPUT_LEVEL_HIGH             (0x00000001UL)
+/**
+  * @}
+  */
+
+/** @defgroup COMP_EXTI_TriggerMode COMP output to EXTI
+  * @{
+  */
+#define COMP_TRIGGERMODE_NONE                 (0x00000000UL)                                            /*!< Comparator output triggering no External Interrupt Line */
+#define COMP_TRIGGERMODE_IT_RISING            (COMP_EXTI_IT | COMP_EXTI_RISING)                         /*!< Comparator output triggering External Interrupt Line event with interruption, on rising edge */
+#define COMP_TRIGGERMODE_IT_FALLING           (COMP_EXTI_IT | COMP_EXTI_FALLING)                        /*!< Comparator output triggering External Interrupt Line event with interruption, on falling edge */
+#define COMP_TRIGGERMODE_IT_RISING_FALLING    (COMP_EXTI_IT | COMP_EXTI_RISING | COMP_EXTI_FALLING)     /*!< Comparator output triggering External Interrupt Line event with interruption, on both rising and falling edges */
+#define COMP_TRIGGERMODE_EVENT_RISING         (COMP_EXTI_EVENT | COMP_EXTI_RISING)                      /*!< Comparator output triggering External Interrupt Line event only (without interruption), on rising edge */
+#define COMP_TRIGGERMODE_EVENT_FALLING        (COMP_EXTI_EVENT | COMP_EXTI_FALLING)                     /*!< Comparator output triggering External Interrupt Line event only (without interruption), on falling edge */
+#define COMP_TRIGGERMODE_EVENT_RISING_FALLING (COMP_EXTI_EVENT | COMP_EXTI_RISING | COMP_EXTI_FALLING)  /*!< Comparator output triggering External Interrupt Line event only (without interruption), on both rising and falling edges */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup COMP_Exported_Macros COMP Exported Macros
+  * @{
+  */
+
+/** @defgroup COMP_Handle_Management  COMP Handle Management
+  * @{
+  */
+
+/** @brief  Reset COMP handle state.
+  * @param  __HANDLE__  COMP handle
+  * @retval None
+  */
+#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
+#define __HAL_COMP_RESET_HANDLE_STATE(__HANDLE__) do{                                                  \
+                                                      (__HANDLE__)->State = HAL_COMP_STATE_RESET;      \
+                                                      (__HANDLE__)->MspInitCallback = NULL;            \
+                                                      (__HANDLE__)->MspDeInitCallback = NULL;          \
+                                                    } while(0)
+#else
+#define __HAL_COMP_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_COMP_STATE_RESET)
+#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
+
+/**
+  * @brief Clear COMP error code (set it to no error code "HAL_COMP_ERROR_NONE").
+  * @param __HANDLE__ COMP handle
+  * @retval None
+  */
+#define COMP_CLEAR_ERRORCODE(__HANDLE__) ((__HANDLE__)->ErrorCode = HAL_COMP_ERROR_NONE)
+
+/**
+  * @brief  Enable the specified comparator.
+  * @param  __HANDLE__  COMP handle
+  * @retval None
+  */
+#define __HAL_COMP_ENABLE(__HANDLE__)              SET_BIT((__HANDLE__)->Instance->CSR, COMP_CSR_EN)
+
+/**
+  * @brief  Disable the specified comparator.
+  * @param  __HANDLE__  COMP handle
+  * @retval None
+  */
+#define __HAL_COMP_DISABLE(__HANDLE__)             CLEAR_BIT((__HANDLE__)->Instance->CSR, COMP_CSR_EN)
+
+/**
+  * @brief  Lock the specified comparator configuration.
+  * @note   Using this macro induce HAL COMP handle state machine being no
+  *         more in line with COMP instance state.
+  *         To keep HAL COMP handle state machine updated, it is recommended
+  *         to use function "HAL_COMP_Lock')".
+  * @param  __HANDLE__  COMP handle
+  * @retval None
+  */
+#define __HAL_COMP_LOCK(__HANDLE__)                SET_BIT((__HANDLE__)->Instance->CSR, COMP_CSR_LOCK)
+
+/**
+  * @brief  Check whether the specified comparator is locked.
+  * @param  __HANDLE__  COMP handle
+  * @retval Value 0 if COMP instance is not locked, value 1 if COMP instance is locked
+  */
+#define __HAL_COMP_IS_LOCKED(__HANDLE__)           (READ_BIT((__HANDLE__)->Instance->CSR, COMP_CSR_LOCK) == COMP_CSR_LOCK)
+
+/**
+  * @}
+  */
+
+/** @defgroup COMP_Exti_Management  COMP external interrupt line management
+  * @{
+  */
+
+/**
+  * @brief  Enable the COMP1 EXTI line rising edge trigger.
+  * @retval None
+  */
+#define __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE()    LL_EXTI_EnableRisingTrig_0_31(COMP_EXTI_LINE_COMP1)
+
+/**
+  * @brief  Disable the COMP1 EXTI line rising edge trigger.
+  * @retval None
+  */
+#define __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE()   LL_EXTI_DisableRisingTrig_0_31(COMP_EXTI_LINE_COMP1)
+
+/**
+  * @brief  Enable the COMP1 EXTI line falling edge trigger.
+  * @retval None
+  */
+#define __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE()   LL_EXTI_EnableFallingTrig_0_31(COMP_EXTI_LINE_COMP1)
+
+/**
+  * @brief  Disable the COMP1 EXTI line falling edge trigger.
+  * @retval None
+  */
+#define __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE()  LL_EXTI_DisableFallingTrig_0_31(COMP_EXTI_LINE_COMP1)
+
+/**
+  * @brief  Enable the COMP1 EXTI line rising & falling edge trigger.
+  * @retval None
+  */
+#define __HAL_COMP_COMP1_EXTI_ENABLE_RISING_FALLING_EDGE()   do { \
+                                                               LL_EXTI_EnableRisingTrig_0_31(COMP_EXTI_LINE_COMP1); \
+                                                               LL_EXTI_EnableFallingTrig_0_31(COMP_EXTI_LINE_COMP1); \
+                                                             } while(0)
+
+/**
+  * @brief  Disable the COMP1 EXTI line rising & falling edge trigger.
+  * @retval None
+  */
+#define __HAL_COMP_COMP1_EXTI_DISABLE_RISING_FALLING_EDGE()  do { \
+                                                               LL_EXTI_DisableRisingTrig_0_31(COMP_EXTI_LINE_COMP1); \
+                                                               LL_EXTI_DisableFallingTrig_0_31(COMP_EXTI_LINE_COMP1); \
+                                                             } while(0)
+
+/**
+  * @brief  Enable the COMP1 EXTI line in interrupt mode.
+  * @retval None
+  */
+#define __HAL_COMP_COMP1_EXTI_ENABLE_IT()             LL_EXTI_EnableIT_0_31(COMP_EXTI_LINE_COMP1)
+
+/**
+  * @brief  Disable the COMP1 EXTI line in interrupt mode.
+  * @retval None
+  */
+#define __HAL_COMP_COMP1_EXTI_DISABLE_IT()            LL_EXTI_DisableIT_0_31(COMP_EXTI_LINE_COMP1)
+
+/**
+  * @brief  Generate a software interrupt on the COMP1 EXTI line.
+  * @retval None
+  */
+#define __HAL_COMP_COMP1_EXTI_GENERATE_SWIT()         LL_EXTI_GenerateSWI_0_31(COMP_EXTI_LINE_COMP1)
+
+/**
+  * @brief  Enable the COMP1 EXTI line in event mode.
+  * @retval None
+  */
+#define __HAL_COMP_COMP1_EXTI_ENABLE_EVENT()          LL_EXTI_EnableEvent_0_31(COMP_EXTI_LINE_COMP1)
+
+/**
+  * @brief  Disable the COMP1 EXTI line in event mode.
+  * @retval None
+  */
+#define __HAL_COMP_COMP1_EXTI_DISABLE_EVENT()         LL_EXTI_DisableEvent_0_31(COMP_EXTI_LINE_COMP1)
+
+/**
+  * @brief  Check whether the COMP1 EXTI line rising flag is set.
+  * @retval RESET or SET
+  */
+#define __HAL_COMP_COMP1_EXTI_GET_RISING_FLAG()       LL_EXTI_IsActiveRisingFlag_0_31(COMP_EXTI_LINE_COMP1)
+
+/**
+  * @brief  Clear the COMP1 EXTI rising flag.
+  * @retval None
+  */
+#define __HAL_COMP_COMP1_EXTI_CLEAR_RISING_FLAG()     LL_EXTI_ClearRisingFlag_0_31(COMP_EXTI_LINE_COMP1)
+
+/**
+  * @brief  Check whether the COMP1 EXTI line falling flag is set.
+  * @retval RESET or SET
+  */
+#define __HAL_COMP_COMP1_EXTI_GET_FALLING_FLAG()      LL_EXTI_IsActiveFallingFlag_0_31(COMP_EXTI_LINE_COMP1)
+
+/**
+  * @brief  Clear the COMP1 EXTI falling flag.
+  * @retval None
+  */
+#define __HAL_COMP_COMP1_EXTI_CLEAR_FALLING_FLAG()    LL_EXTI_ClearFallingFlag_0_31(COMP_EXTI_LINE_COMP1)
+
+/**
+  * @brief  Enable the COMP2 EXTI line rising edge trigger.
+  * @retval None
+  */
+#define __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE()    LL_EXTI_EnableRisingTrig_0_31(COMP_EXTI_LINE_COMP2)
+
+/**
+  * @brief  Disable the COMP2 EXTI line rising edge trigger.
+  * @retval None
+  */
+#define __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE()   LL_EXTI_DisableRisingTrig_0_31(COMP_EXTI_LINE_COMP2)
+
+/**
+  * @brief  Enable the COMP2 EXTI line falling edge trigger.
+  * @retval None
+  */
+#define __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE()   LL_EXTI_EnableFallingTrig_0_31(COMP_EXTI_LINE_COMP2)
+
+/**
+  * @brief  Disable the COMP2 EXTI line falling edge trigger.
+  * @retval None
+  */
+#define __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE()  LL_EXTI_DisableFallingTrig_0_31(COMP_EXTI_LINE_COMP2)
+
+/**
+  * @brief  Enable the COMP2 EXTI line rising & falling edge trigger.
+  * @retval None
+  */
+#define __HAL_COMP_COMP2_EXTI_ENABLE_RISING_FALLING_EDGE()   do { \
+                                                               LL_EXTI_EnableRisingTrig_0_31(COMP_EXTI_LINE_COMP2); \
+                                                               LL_EXTI_EnableFallingTrig_0_31(COMP_EXTI_LINE_COMP2); \
+                                                             } while(0)
+
+/**
+  * @brief  Disable the COMP2 EXTI line rising & falling edge trigger.
+  * @retval None
+  */                                         
+#define __HAL_COMP_COMP2_EXTI_DISABLE_RISING_FALLING_EDGE()  do { \
+                                                               LL_EXTI_DisableRisingTrig_0_31(COMP_EXTI_LINE_COMP2); \
+                                                               LL_EXTI_DisableFallingTrig_0_31(COMP_EXTI_LINE_COMP2); \
+                                                             } while(0)
+
+/**
+  * @brief  Enable the COMP2 EXTI line in interrupt mode.
+  * @retval None
+  */
+#define __HAL_COMP_COMP2_EXTI_ENABLE_IT()             LL_EXTI_EnableIT_0_31(COMP_EXTI_LINE_COMP2)
+
+/**
+  * @brief  Disable the COMP2 EXTI line in interrupt mode.
+  * @retval None
+  */
+#define __HAL_COMP_COMP2_EXTI_DISABLE_IT()            LL_EXTI_DisableIT_0_31(COMP_EXTI_LINE_COMP2)
+
+/**
+  * @brief  Generate a software interrupt on the COMP2 EXTI line.
+  * @retval None
+  */
+#define __HAL_COMP_COMP2_EXTI_GENERATE_SWIT()         LL_EXTI_GenerateSWI_0_31(COMP_EXTI_LINE_COMP2)
+
+/**
+  * @brief  Enable the COMP2 EXTI line in event mode.
+  * @retval None
+  */
+#define __HAL_COMP_COMP2_EXTI_ENABLE_EVENT()          LL_EXTI_EnableEvent_0_31(COMP_EXTI_LINE_COMP2)
+
+/**
+  * @brief  Disable the COMP2 EXTI line in event mode.
+  * @retval None
+  */
+#define __HAL_COMP_COMP2_EXTI_DISABLE_EVENT()         LL_EXTI_DisableEvent_0_31(COMP_EXTI_LINE_COMP2)
+
+/**
+  * @brief  Check whether the COMP2 EXTI line rising flag is set.
+  * @retval RESET or SET
+  */
+#define __HAL_COMP_COMP2_EXTI_GET_RISING_FLAG()       LL_EXTI_IsActiveRisingFlag_0_31(COMP_EXTI_LINE_COMP2)
+
+/**
+  * @brief  Clear the COMP2 EXTI rising flag.
+  * @retval None
+  */
+#define __HAL_COMP_COMP2_EXTI_CLEAR_RISING_FLAG()     LL_EXTI_ClearRisingFlag_0_31(COMP_EXTI_LINE_COMP2)
+
+/**
+  * @brief  Check whether the COMP2 EXTI line falling flag is set.
+  * @retval RESET or SET
+  */
+#define __HAL_COMP_COMP2_EXTI_GET_FALLING_FLAG()      LL_EXTI_IsActiveFallingFlag_0_31(COMP_EXTI_LINE_COMP2)
+
+/**
+  * @brief  Clear the COMP2 EXTI falling flag.
+  * @retval None
+  */
+#define __HAL_COMP_COMP2_EXTI_CLEAR_FALLING_FLAG()    LL_EXTI_ClearFallingFlag_0_31(COMP_EXTI_LINE_COMP2)
+
+/**
+  * @brief  Enable the COMP3 EXTI line rising edge trigger.
+  * @retval None
+  */
+#define __HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE()    LL_EXTI_EnableRisingTrig_0_31(COMP_EXTI_LINE_COMP3)
+
+/**
+  * @brief  Disable the COMP3 EXTI line rising edge trigger.
+  * @retval None
+  */
+#define __HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE()   LL_EXTI_DisableRisingTrig_0_31(COMP_EXTI_LINE_COMP3)
+
+/**
+  * @brief  Enable the COMP3 EXTI line falling edge trigger.
+  * @retval None
+  */
+#define __HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE()   LL_EXTI_EnableFallingTrig_0_31(COMP_EXTI_LINE_COMP3)
+
+/**
+  * @brief  Disable the COMP3 EXTI line falling edge trigger.
+  * @retval None
+  */
+#define __HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE()  LL_EXTI_DisableFallingTrig_0_31(COMP_EXTI_LINE_COMP3)
+
+/**
+  * @brief  Enable the COMP3 EXTI line rising & falling edge trigger.
+  * @retval None
+  */
+#define __HAL_COMP_COMP3_EXTI_ENABLE_RISING_FALLING_EDGE()   do { \
+                                                               LL_EXTI_EnableRisingTrig_0_31(COMP_EXTI_LINE_COMP3); \
+                                                               LL_EXTI_EnableFallingTrig_0_31(COMP_EXTI_LINE_COMP3); \
+                                                             } while(0)
+
+/**
+  * @brief  Disable the COMP3 EXTI line rising & falling edge trigger.
+  * @retval None
+  */                                         
+#define __HAL_COMP_COMP3_EXTI_DISABLE_RISING_FALLING_EDGE()  do { \
+                                                               LL_EXTI_DisableRisingTrig_0_31(COMP_EXTI_LINE_COMP3); \
+                                                               LL_EXTI_DisableFallingTrig_0_31(COMP_EXTI_LINE_COMP3); \
+                                                             } while(0)
+
+/**
+  * @brief  Enable the COMP3 EXTI line in interrupt mode.
+  * @retval None
+  */
+#define __HAL_COMP_COMP3_EXTI_ENABLE_IT()             LL_EXTI_EnableIT_0_31(COMP_EXTI_LINE_COMP3)
+
+/**
+  * @brief  Disable the COMP3 EXTI line in interrupt mode.
+  * @retval None
+  */
+#define __HAL_COMP_COMP3_EXTI_DISABLE_IT()            LL_EXTI_DisableIT_0_31(COMP_EXTI_LINE_COMP3)
+
+/**
+  * @brief  Generate a software interrupt on the COMP3 EXTI line.
+  * @retval None
+  */
+#define __HAL_COMP_COMP3_EXTI_GENERATE_SWIT()         LL_EXTI_GenerateSWI_0_31(COMP_EXTI_LINE_COMP3)
+
+/**
+  * @brief  Enable the COMP3 EXTI line in event mode.
+  * @retval None
+  */
+#define __HAL_COMP_COMP3_EXTI_ENABLE_EVENT()          LL_EXTI_EnableEvent_0_31(COMP_EXTI_LINE_COMP3)
+
+/**
+  * @brief  Disable the COMP3 EXTI line in event mode.
+  * @retval None
+  */
+#define __HAL_COMP_COMP3_EXTI_DISABLE_EVENT()         LL_EXTI_DisableEvent_0_31(COMP_EXTI_LINE_COMP3)
+
+/**
+  * @brief  Check whether the COMP3 EXTI line rising flag is set.
+  * @retval RESET or SET
+  */
+#define __HAL_COMP_COMP3_EXTI_GET_RISING_FLAG()       LL_EXTI_IsActiveRisingFlag_0_31(COMP_EXTI_LINE_COMP3)
+
+/**
+  * @brief  Clear the COMP3 EXTI rising flag.
+  * @retval None
+  */
+#define __HAL_COMP_COMP3_EXTI_CLEAR_RISING_FLAG()     LL_EXTI_ClearRisingFlag_0_31(COMP_EXTI_LINE_COMP3)
+
+/**
+  * @brief  Check whether the COMP3 EXTI line falling flag is set.
+  * @retval RESET or SET
+  */
+#define __HAL_COMP_COMP3_EXTI_GET_FALLING_FLAG()      LL_EXTI_IsActiveFallingFlag_0_31(COMP_EXTI_LINE_COMP3)
+
+/**
+  * @brief  Clear the COMP3 EXTI falling flag.
+  * @retval None
+  */
+#define __HAL_COMP_COMP3_EXTI_CLEAR_FALLING_FLAG()    LL_EXTI_ClearFallingFlag_0_31(COMP_EXTI_LINE_COMP3)
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+
+/* Private types -------------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup COMP_Private_Constants COMP Private Constants
+  * @{
+  */
+
+/** @defgroup COMP_WindowMode_Instance_Differentiator COMP window mode instance differentiator
+  * @{
+  */
+#define COMP_WINDOWMODE_COMP2          0x00001000U       /*!< COMP window mode using common input of COMP instance: COMP2 */
+/**
+  * @}
+  */
+
+/** @defgroup COMP_ExtiLine COMP EXTI Lines
+  * @{
+  */
+#define COMP_EXTI_LINE_COMP1           (EXTI_IMR1_IM17)  /*!< EXTI line 17 connected to COMP1 output */
+#define COMP_EXTI_LINE_COMP2           (EXTI_IMR1_IM18)  /*!< EXTI line 18 connected to COMP2 output */
+#if defined(COMP3)
+#define COMP_EXTI_LINE_COMP3           (EXTI_IMR1_IM20)  /*!< EXTI line 20 connected to COMP3 output */
+#endif /* COMP3 */
+/**
+  * @}
+  */
+
+/** @defgroup COMP_ExtiLine COMP EXTI Lines
+  * @{
+  */
+#define COMP_EXTI_IT                        (0x00000001UL)  /*!< EXTI line event with interruption */
+#define COMP_EXTI_EVENT                     (0x00000002UL)  /*!< EXTI line event only (without interruption) */
+#define COMP_EXTI_RISING                    (0x00000010UL)  /*!< EXTI line event on rising edge */
+#define COMP_EXTI_FALLING                   (0x00000020UL)  /*!< EXTI line event on falling edge */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup COMP_Private_Macros COMP Private Macros
+  * @{
+  */
+
+/** @defgroup COMP_GET_EXTI_LINE COMP private macros to get EXTI line associated with comparators
+  * @{
+  */
+/**
+  * @brief  Get the specified EXTI line for a comparator instance.
+  * @param  __INSTANCE__  specifies the COMP instance.
+  * @retval value of @ref COMP_ExtiLine
+  */
+#if defined(COMP3)
+#define COMP_GET_EXTI_LINE(__INSTANCE__)    (((__INSTANCE__) == COMP1) ? COMP_EXTI_LINE_COMP1  \
+                                             :((__INSTANCE__) == COMP2) ? COMP_EXTI_LINE_COMP2 \
+                                             : COMP_EXTI_LINE_COMP3)
+#else
+#define COMP_GET_EXTI_LINE(__INSTANCE__)    (((__INSTANCE__) == COMP1) ? COMP_EXTI_LINE_COMP1  \
+                                             : COMP_EXTI_LINE_COMP2)
+#endif /* COMP3 */
+/**
+  * @}
+  */
+
+/** @defgroup COMP_IS_COMP_Private_Definitions COMP private macros to check input parameters
+  * @{
+  */
+#if defined(COMP3)
+#define IS_COMP_WINDOWMODE(__INSTANCE__, __WINDOWMODE__) \
+(((__INSTANCE__) == COMP3) \
+  ? \
+  (((__WINDOWMODE__) == COMP_WINDOWMODE_DISABLE)                ||  \
+   ((__WINDOWMODE__) == COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON)  ) \
+  :\
+  (((__WINDOWMODE__) == COMP_WINDOWMODE_DISABLE)                ||  \
+   ((__WINDOWMODE__) == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)||  \
+   ((__WINDOWMODE__) == COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON)  ) \
+)
+#else
+#define IS_COMP_WINDOWMODE(__INSTANCE__, __WINDOWMODE__) \
+(((__WINDOWMODE__) == COMP_WINDOWMODE_DISABLE)                || \
+ ((__WINDOWMODE__) == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)|| \
+ ((__WINDOWMODE__) == COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON)  )
+#endif /* COMP3 */
+
+#define IS_COMP_WINDOWOUTPUT(__WINDOWOUTPUT__) (((__WINDOWOUTPUT__) == COMP_WINDOWOUTPUT_EACH_COMP) || \
+                                                ((__WINDOWOUTPUT__) == COMP_WINDOWOUTPUT_COMP1)     || \
+                                                ((__WINDOWOUTPUT__) == COMP_WINDOWOUTPUT_COMP2)     || \
+                                                ((__WINDOWOUTPUT__) == COMP_WINDOWOUTPUT_BOTH)        )
+
+#define IS_COMP_POWERMODE(__POWERMODE__)    (((__POWERMODE__) == COMP_POWERMODE_HIGHSPEED)    || \
+                                             ((__POWERMODE__) == COMP_POWERMODE_MEDIUMSPEED)    )
+
+#define IS_COMP_INPUT_PLUS(__COMP_INSTANCE__, __INPUT_PLUS__) (((__INPUT_PLUS__) == COMP_INPUT_PLUS_IO1) || \
+                                                               ((__INPUT_PLUS__) == COMP_INPUT_PLUS_IO2) || \
+                                                               ((__INPUT_PLUS__) == COMP_INPUT_PLUS_IO3))
+
+#define IS_COMP_INPUT_MINUS(__COMP_INSTANCE__, __INPUT_MINUS__) (((__INPUT_MINUS__) == COMP_INPUT_MINUS_1_4VREFINT)  || \
+                                                                 ((__INPUT_MINUS__) == COMP_INPUT_MINUS_1_2VREFINT)  || \
+                                                                 ((__INPUT_MINUS__) == COMP_INPUT_MINUS_3_4VREFINT)  || \
+                                                                 ((__INPUT_MINUS__) == COMP_INPUT_MINUS_VREFINT)     || \
+                                                                 ((__INPUT_MINUS__) == COMP_INPUT_MINUS_DAC1_CH1)    || \
+                                                                 ((__INPUT_MINUS__) == COMP_INPUT_MINUS_DAC1_CH2)    || \
+                                                                 ((__INPUT_MINUS__) == COMP_INPUT_MINUS_IO1)         || \
+                                                                 ((__INPUT_MINUS__) == COMP_INPUT_MINUS_IO2)         || \
+                                                                 ((__INPUT_MINUS__) == COMP_INPUT_MINUS_IO3))
+
+#define IS_COMP_HYSTERESIS(__HYSTERESIS__)  (((__HYSTERESIS__) == COMP_HYSTERESIS_NONE)   || \
+                                             ((__HYSTERESIS__) == COMP_HYSTERESIS_LOW)    || \
+                                             ((__HYSTERESIS__) == COMP_HYSTERESIS_MEDIUM) || \
+                                             ((__HYSTERESIS__) == COMP_HYSTERESIS_HIGH))
+
+#define IS_COMP_OUTPUTPOL(__POL__)          (((__POL__) == COMP_OUTPUTPOL_NONINVERTED) || \
+                                             ((__POL__) == COMP_OUTPUTPOL_INVERTED))
+
+#define IS_COMP_BLANKINGSRCE(__OUTPUT_BLANKING_SOURCE__)                    \
+  (   ((__OUTPUT_BLANKING_SOURCE__) == COMP_BLANKINGSRC_NONE)               \
+   || ((__OUTPUT_BLANKING_SOURCE__) == COMP_BLANKINGSRC_TIM1_OC4)           \
+   || ((__OUTPUT_BLANKING_SOURCE__) == COMP_BLANKINGSRC_TIM1_OC5)           \
+   || ((__OUTPUT_BLANKING_SOURCE__) == COMP_BLANKINGSRC_TIM2_OC3)           \
+   || ((__OUTPUT_BLANKING_SOURCE__) == COMP_BLANKINGSRC_TIM3_OC3)           \
+   || ((__OUTPUT_BLANKING_SOURCE__) == COMP_BLANKINGSRC_TIM15_OC2)          \
+  )
+
+/* Note: Output blanking source common to all COMP instances */
+/*       Macro kept for compatibility with other STM32 series */
+#define IS_COMP_BLANKINGSRC_INSTANCE(__INSTANCE__, __OUTPUT_BLANKING_SOURCE__)  \
+   (IS_COMP_BLANKINGSRCE(__OUTPUT_BLANKING_SOURCE__))
+
+
+#define IS_COMP_TRIGGERMODE(__MODE__)       (((__MODE__) == COMP_TRIGGERMODE_NONE)                 || \
+                                             ((__MODE__) == COMP_TRIGGERMODE_IT_RISING)            || \
+                                             ((__MODE__) == COMP_TRIGGERMODE_IT_FALLING)           || \
+                                             ((__MODE__) == COMP_TRIGGERMODE_IT_RISING_FALLING)    || \
+                                             ((__MODE__) == COMP_TRIGGERMODE_EVENT_RISING)         || \
+                                             ((__MODE__) == COMP_TRIGGERMODE_EVENT_FALLING)        || \
+                                             ((__MODE__) == COMP_TRIGGERMODE_EVENT_RISING_FALLING))
+
+#define IS_COMP_OUTPUT_LEVEL(__OUTPUT_LEVEL__) (((__OUTPUT_LEVEL__) == COMP_OUTPUT_LEVEL_LOW)     || \
+                                                ((__OUTPUT_LEVEL__) == COMP_OUTPUT_LEVEL_HIGH))
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup COMP_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup COMP_Exported_Functions_Group1
+  * @{
+  */
+
+/* Initialization and de-initialization functions  **********************************/
+HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp);
+HAL_StatusTypeDef HAL_COMP_DeInit(COMP_HandleTypeDef *hcomp);
+void              HAL_COMP_MspInit(COMP_HandleTypeDef *hcomp);
+void              HAL_COMP_MspDeInit(COMP_HandleTypeDef *hcomp);
+
+#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
+/* Callbacks Register/UnRegister functions  ***********************************/
+HAL_StatusTypeDef HAL_COMP_RegisterCallback(COMP_HandleTypeDef *hcomp, HAL_COMP_CallbackIDTypeDef CallbackID,
+                                            pCOMP_CallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_COMP_UnRegisterCallback(COMP_HandleTypeDef *hcomp, HAL_COMP_CallbackIDTypeDef CallbackID);
+#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/* IO operation functions  *****************************************************/
+/** @addtogroup COMP_Exported_Functions_Group2
+  * @{
+  */
+HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp);
+HAL_StatusTypeDef HAL_COMP_Stop(COMP_HandleTypeDef *hcomp);
+void              HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp);
+/**
+  * @}
+  */
+
+/* Peripheral Control functions  ************************************************/
+/** @addtogroup COMP_Exported_Functions_Group3
+  * @{
+  */
+HAL_StatusTypeDef HAL_COMP_Lock(COMP_HandleTypeDef *hcomp);
+uint32_t          HAL_COMP_GetOutputLevel(COMP_HandleTypeDef *hcomp);
+/* Callback in interrupt mode */
+void              HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp);
+/**
+  * @}
+  */
+
+/* Peripheral State functions  **************************************************/
+/** @addtogroup COMP_Exported_Functions_Group4
+  * @{
+  */
+HAL_COMP_StateTypeDef HAL_COMP_GetState(COMP_HandleTypeDef *hcomp);
+uint32_t              HAL_COMP_GetError(COMP_HandleTypeDef *hcomp);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+#endif /* COMP1 || COMP2 */
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_COMP_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_conf_template.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_conf_template.h
new file mode 100644
index 0000000..4f37c38
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_conf_template.h
@@ -0,0 +1,356 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_conf.h
+  * @author  MCD Application Team
+  * @brief   HAL configuration template file.
+  *          This file should be copied to the application folder and renamed
+  *          to stm32g0xx_hal_conf.h.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_CONF_H
+#define STM32G0xx_HAL_CONF_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+
+/* ########################## Module Selection ############################## */
+/**
+  * @brief This is the list of modules to be used in the HAL driver
+  */
+#define HAL_MODULE_ENABLED
+#define HAL_ADC_MODULE_ENABLED
+#define HAL_CEC_MODULE_ENABLED
+#define HAL_COMP_MODULE_ENABLED
+#define HAL_CORTEX_MODULE_ENABLED
+#define HAL_CRC_MODULE_ENABLED
+#define HAL_CRYP_MODULE_ENABLED
+#define HAL_DAC_MODULE_ENABLED
+#define HAL_DMA_MODULE_ENABLED
+#define HAL_EXTI_MODULE_ENABLED
+#define HAL_FLASH_MODULE_ENABLED
+#define HAL_FDCAN_MODULE_ENABLED
+#define HAL_GPIO_MODULE_ENABLED
+#define HAL_I2C_MODULE_ENABLED
+#define HAL_I2S_MODULE_ENABLED
+#define HAL_IRDA_MODULE_ENABLED
+#define HAL_IWDG_MODULE_ENABLED
+#define HAL_LPTIM_MODULE_ENABLED
+#define HAL_HCD_MODULE_ENABLED
+#define HAL_PCD_MODULE_ENABLED
+#define HAL_PWR_MODULE_ENABLED
+#define HAL_RCC_MODULE_ENABLED
+#define HAL_RNG_MODULE_ENABLED
+#define HAL_RTC_MODULE_ENABLED
+#define HAL_SMARTCARD_MODULE_ENABLED
+#define HAL_SMBUS_MODULE_ENABLED
+#define HAL_SPI_MODULE_ENABLED
+#define HAL_TIM_MODULE_ENABLED
+#define HAL_UART_MODULE_ENABLED
+#define HAL_USART_MODULE_ENABLED
+#define HAL_WWDG_MODULE_ENABLED
+
+/* ########################## Register Callbacks selection ############################## */
+/**
+  * @brief This is the list of modules where register callback can be used
+  */
+#define USE_HAL_ADC_REGISTER_CALLBACKS        0u
+#define USE_HAL_CEC_REGISTER_CALLBACKS        0u
+#define USE_HAL_COMP_REGISTER_CALLBACKS       0u
+#define USE_HAL_CRYP_REGISTER_CALLBACKS       0u
+#define USE_HAL_DAC_REGISTER_CALLBACKS        0u
+#define USE_HAL_FDCAN_REGISTER_CALLBACKS      0u
+#define USE_HAL_I2C_REGISTER_CALLBACKS        0u
+#define USE_HAL_I2S_REGISTER_CALLBACKS        0u
+#define USE_HAL_IRDA_REGISTER_CALLBACKS       0u
+#define USE_HAL_LPTIM_REGISTER_CALLBACKS      0u
+#define USE_HAL_HCD_REGISTER_CALLBACKS        0u
+#define USE_HAL_PCD_REGISTER_CALLBACKS        0u
+#define USE_HAL_RNG_REGISTER_CALLBACKS        0u
+#define USE_HAL_RTC_REGISTER_CALLBACKS        0u
+#define USE_HAL_SMARTCARD_REGISTER_CALLBACKS  0u
+#define USE_HAL_SMBUS_REGISTER_CALLBACKS      0u
+#define USE_HAL_SPI_REGISTER_CALLBACKS        0u
+#define USE_HAL_TIM_REGISTER_CALLBACKS        0u
+#define USE_HAL_UART_REGISTER_CALLBACKS       0u
+#define USE_HAL_USART_REGISTER_CALLBACKS      0u
+#define USE_HAL_WWDG_REGISTER_CALLBACKS       0u
+
+/* ########################## Oscillator Values adaptation ####################*/
+/**
+  * @brief Adjust the value of External High Speed oscillator (HSE) used in your application.
+  *        This value is used by the RCC HAL module to compute the system frequency
+  *        (when HSE is used as system clock source, directly or through the PLL).
+  */
+#if !defined  (HSE_VALUE)
+#define HSE_VALUE    (8000000UL)            /*!< Value of the External oscillator in Hz */
+#endif /* HSE_VALUE */
+
+#if !defined  (HSE_STARTUP_TIMEOUT)
+#define HSE_STARTUP_TIMEOUT    (100UL)      /*!< Time out for HSE start up, in ms */
+#endif /* HSE_STARTUP_TIMEOUT */
+
+/**
+  * @brief Internal High Speed oscillator (HSI) value.
+  *        This value is used by the RCC HAL module to compute the system frequency
+  *        (when HSI is used as system clock source, directly or through the PLL).
+  */
+#if !defined  (HSI_VALUE)
+#define HSI_VALUE    (16000000UL)           /*!< Value of the Internal oscillator in Hz*/
+#endif /* HSI_VALUE */
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+/**
+  * @brief Internal High Speed oscillator (HSI48) value for USB FS, SDMMC and RNG.
+  *        This internal oscillator is mainly dedicated to provide a high precision clock to
+  *        the USB peripheral by means of a special Clock Recovery System (CRS) circuitry.
+  *        When the CRS is not used, the HSI48 RC oscillator runs on it default frequency
+  *        which is subject to manufacturing process variations.
+  */
+#if !defined  (HSI48_VALUE) 
+  #define HSI48_VALUE   48000000U             /*!< Value of the Internal High Speed oscillator for USB FS/SDMMC/RNG in Hz.
+                                               The real value my vary depending on manufacturing process variations.*/
+#endif /* HSI48_VALUE */
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+/**
+  * @brief Internal Low Speed oscillator (LSI) value.
+  */
+#if !defined  (LSI_VALUE)
+#define LSI_VALUE  (32000UL)                /*!< LSI Typical Value in Hz*/
+#endif /* LSI_VALUE */                      /*!< Value of the Internal Low Speed oscillator in Hz
+The real value may vary depending on the variations
+in voltage and temperature.*/
+/**
+  * @brief External Low Speed oscillator (LSE) value.
+  *        This value is used by the UART, RTC HAL module to compute the system frequency
+  */
+#if !defined  (LSE_VALUE)
+#define LSE_VALUE    (32768UL)              /*!< Value of the External oscillator in Hz*/
+#endif /* LSE_VALUE */
+
+#if !defined (LSE_STARTUP_TIMEOUT)
+#define LSE_STARTUP_TIMEOUT    (5000UL)     /*!< Time out for LSE start up, in ms */
+#endif /* LSE_STARTUP_TIMEOUT */
+
+/**
+  * @brief External clock source for I2S1 peripheral
+  *        This value is used by the RCC HAL module to compute the I2S1 clock source
+  *        frequency.
+  */
+#if !defined  (EXTERNAL_I2S1_CLOCK_VALUE)
+#define EXTERNAL_I2S1_CLOCK_VALUE    (48000UL) /*!< Value of the I2S1 External clock source in Hz*/
+#endif /* EXTERNAL_I2S1_CLOCK_VALUE */
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+/**
+  * @brief External clock source for I2S2 peripheral
+  *        This value is used by the RCC HAL module to compute the I2S2 clock source 
+  *        frequency.
+  */
+#if !defined  (EXTERNAL_I2S2_CLOCK_VALUE)
+  #define EXTERNAL_I2S2_CLOCK_VALUE    48000U /*!< Value of the I2S2 External clock source in Hz*/
+#endif /* EXTERNAL_I2S2_CLOCK_VALUE */
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+/* Tip: To avoid modifying this file each time you need to use different HSE,
+   ===  you can define the HSE value in your toolchain compiler preprocessor. */
+
+/* ########################### System Configuration ######################### */
+/**
+  * @brief This is the HAL system configuration section
+  */
+#define  VDD_VALUE                    (3300UL) /*!< Value of VDD in mv */
+#define  TICK_INT_PRIORITY            ((1UL<<__NVIC_PRIO_BITS) - 1UL) /*!< tick interrupt priority */
+#define  USE_RTOS                     0U
+#define  PREFETCH_ENABLE              1U
+#define  INSTRUCTION_CACHE_ENABLE     1U
+
+/* ################## SPI peripheral configuration ########################## */
+
+/* CRC FEATURE: Use to activate CRC feature inside HAL SPI Driver
+* Activated: CRC code is present inside driver
+* Deactivated: CRC code cleaned from driver
+*/
+
+#define USE_SPI_CRC                     1U
+
+/* ################## CRYP peripheral configuration ########################## */
+
+#define USE_HAL_CRYP_SUSPEND_RESUME     1U
+
+
+/* ########################## Assert Selection ############################## */
+/**
+  * @brief Uncomment the line below to expanse the "assert_param" macro in the
+  *        HAL drivers code
+  */
+/* #define USE_FULL_ASSERT    1U */
+
+/* Includes ------------------------------------------------------------------*/
+/**
+  * @brief Include modules header file
+  */
+
+#ifdef HAL_RCC_MODULE_ENABLED
+#include "stm32g0xx_hal_rcc.h"
+#endif /* HAL_RCC_MODULE_ENABLED */
+
+#ifdef HAL_GPIO_MODULE_ENABLED
+#include "stm32g0xx_hal_gpio.h"
+#endif /* HAL_GPIO_MODULE_ENABLED */
+
+#ifdef HAL_DMA_MODULE_ENABLED
+#include "stm32g0xx_hal_dma.h"
+#endif /* HAL_DMA_MODULE_ENABLED */
+
+#ifdef HAL_CORTEX_MODULE_ENABLED
+#include "stm32g0xx_hal_cortex.h"
+#endif /* HAL_CORTEX_MODULE_ENABLED */
+
+#ifdef HAL_ADC_MODULE_ENABLED
+#include "stm32g0xx_hal_adc.h"
+#include "stm32g0xx_hal_adc_ex.h"
+#endif /* HAL_ADC_MODULE_ENABLED */
+
+#ifdef HAL_CEC_MODULE_ENABLED
+#include "stm32g0xx_hal_cec.h"
+#endif /* HAL_CEC_MODULE_ENABLED */
+
+#ifdef HAL_COMP_MODULE_ENABLED
+#include "stm32g0xx_hal_comp.h"
+#endif /* HAL_COMP_MODULE_ENABLED */
+
+#ifdef HAL_CRC_MODULE_ENABLED
+#include "stm32g0xx_hal_crc.h"
+#endif /* HAL_CRC_MODULE_ENABLED */
+
+#ifdef HAL_CRYP_MODULE_ENABLED
+#include "stm32g0xx_hal_cryp.h"
+#endif /* HAL_CRYP_MODULE_ENABLED */
+
+#ifdef HAL_DAC_MODULE_ENABLED
+#include "stm32g0xx_hal_dac.h"
+#endif /* HAL_DAC_MODULE_ENABLED */
+
+#ifdef HAL_EXTI_MODULE_ENABLED
+#include "stm32g0xx_hal_exti.h"
+#endif /* HAL_EXTI_MODULE_ENABLED */
+
+#ifdef HAL_FDCAN_MODULE_ENABLED
+#include "stm32g0xx_hal_fdcan.h"
+#endif /* HAL_FDCAN_MODULE_ENABLED */
+
+#ifdef HAL_FLASH_MODULE_ENABLED
+#include "stm32g0xx_hal_flash.h"
+#endif /* HAL_FLASH_MODULE_ENABLED */
+
+#ifdef HAL_I2C_MODULE_ENABLED
+#include "stm32g0xx_hal_i2c.h"
+#endif /* HAL_I2C_MODULE_ENABLED */
+
+#ifdef HAL_I2S_MODULE_ENABLED
+#include "stm32g0xx_hal_i2s.h"
+#endif /* HAL_I2S_MODULE_ENABLED */
+
+#ifdef HAL_IRDA_MODULE_ENABLED
+#include "stm32g0xx_hal_irda.h"
+#endif /* HAL_IRDA_MODULE_ENABLED */
+
+#ifdef HAL_IWDG_MODULE_ENABLED
+#include "stm32g0xx_hal_iwdg.h"
+#endif /* HAL_IWDG_MODULE_ENABLED */
+
+#ifdef HAL_LPTIM_MODULE_ENABLED
+#include "stm32g0xx_hal_lptim.h"
+#endif /* HAL_LPTIM_MODULE_ENABLED */
+
+#ifdef HAL_PCD_MODULE_ENABLED
+#include "stm32g0xx_hal_pcd.h"
+#endif /* HAL_PCD_MODULE_ENABLED */
+
+#ifdef HAL_HCD_MODULE_ENABLED
+#include "stm32g0xx_hal_hcd.h"
+#endif /* HAL_HCD_MODULE_ENABLED */
+
+#ifdef HAL_PWR_MODULE_ENABLED
+#include "stm32g0xx_hal_pwr.h"
+#endif /* HAL_PWR_MODULE_ENABLED */
+
+#ifdef HAL_RNG_MODULE_ENABLED
+#include "stm32g0xx_hal_rng.h"
+#endif /* HAL_RNG_MODULE_ENABLED */
+
+#ifdef HAL_RTC_MODULE_ENABLED
+#include "stm32g0xx_hal_rtc.h"
+#endif /* HAL_RTC_MODULE_ENABLED */
+
+#ifdef HAL_SMARTCARD_MODULE_ENABLED
+#include "stm32g0xx_hal_smartcard.h"
+#endif /* HAL_SMARTCARD_MODULE_ENABLED */
+
+#ifdef HAL_SMBUS_MODULE_ENABLED
+#include "stm32g0xx_hal_smbus.h"
+#endif /* HAL_SMBUS_MODULE_ENABLED */
+
+#ifdef HAL_SPI_MODULE_ENABLED
+#include "stm32g0xx_hal_spi.h"
+#endif /* HAL_SPI_MODULE_ENABLED */
+
+#ifdef HAL_TIM_MODULE_ENABLED
+#include "stm32g0xx_hal_tim.h"
+#endif /* HAL_TIM_MODULE_ENABLED */
+
+#ifdef HAL_UART_MODULE_ENABLED
+#include "stm32g0xx_hal_uart.h"
+#endif /* HAL_UART_MODULE_ENABLED */
+
+#ifdef HAL_USART_MODULE_ENABLED
+#include "stm32g0xx_hal_usart.h"
+#endif /* HAL_USART_MODULE_ENABLED */
+
+#ifdef HAL_WWDG_MODULE_ENABLED
+#include "stm32g0xx_hal_wwdg.h"
+#endif /* HAL_WWDG_MODULE_ENABLED */
+
+/* Exported macro ------------------------------------------------------------*/
+#ifdef  USE_FULL_ASSERT
+/**
+  * @brief  The assert_param macro is used for functions parameters check.
+  * @param  expr If expr is false, it calls assert_failed function
+  *         which reports the name of the source file and the source
+  *         line number of the call that failed.
+  *         If expr is true, it returns no value.
+  * @retval None
+  */
+#define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__))
+/* Exported functions ------------------------------------------------------- */
+void assert_failed(uint8_t *file, uint32_t line);
+#else
+#define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_CONF_H */
+
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h
new file mode 100644
index 0000000..162c244
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h
@@ -0,0 +1,387 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_cortex.h
+  * @author  MCD Application Team
+  * @brief   Header file of CORTEX HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_CORTEX_H
+#define STM32G0xx_HAL_CORTEX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup CORTEX CORTEX
+  * @brief CORTEX HAL module driver
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup CORTEX_Exported_Types CORTEX Exported Types
+  * @{
+  */
+
+#if (__MPU_PRESENT == 1)
+/** @defgroup CORTEX_MPU_Region_Initialization_Structure_definition MPU Region Initialization Structure Definition
+  * @brief  MPU Region initialization structure
+  * @{
+  */
+typedef struct
+{
+  uint8_t Enable;                /*!< Specifies the status of the region.
+                                      This parameter can be a value of @ref CORTEX_MPU_Region_Enable                */
+  uint8_t Number;                /*!< Specifies the number of the region to protect.
+                                      This parameter can be a value of @ref CORTEX_MPU_Region_Number                */
+  uint32_t BaseAddress;          /*!< Specifies the base address of the region to protect.
+                                                                                                                    */
+  uint8_t Size;                  /*!< Specifies the size of the region to protect.
+                                      This parameter can be a value of @ref CORTEX_MPU_Region_Size                  */
+  uint8_t SubRegionDisable;      /*!< Specifies the number of the subregion protection to disable.
+                                      This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF   */
+  uint8_t TypeExtField;          /*!< Specifies the TEX field level.
+                                      This parameter can be a value of @ref CORTEX_MPU_TEX_Levels                   */
+  uint8_t AccessPermission;      /*!< Specifies the region access permission type.
+                                      This parameter can be a value of @ref CORTEX_MPU_Region_Permission_Attributes */
+  uint8_t DisableExec;           /*!< Specifies the instruction access status.
+                                      This parameter can be a value of @ref CORTEX_MPU_Instruction_Access           */
+  uint8_t IsShareable;           /*!< Specifies the shareability status of the protected region.
+                                      This parameter can be a value of @ref CORTEX_MPU_Access_Shareable             */
+  uint8_t IsCacheable;           /*!< Specifies the cacheable status of the region protected.
+                                      This parameter can be a value of @ref CORTEX_MPU_Access_Cacheable             */
+  uint8_t IsBufferable;          /*!< Specifies the bufferable status of the protected region.
+                                      This parameter can be a value of @ref CORTEX_MPU_Access_Bufferable            */
+} MPU_Region_InitTypeDef;
+/**
+  * @}
+  */
+#endif /* __MPU_PRESENT */
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+
+/** @defgroup CORTEX_Exported_Constants CORTEX Exported Constants
+  * @{
+  */
+
+/** @defgroup CORTEX_SysTick_clock_source CORTEX SysTick clock source
+  * @{
+  */
+#define SYSTICK_CLKSOURCE_HCLK_DIV8       0x00000000U
+#define SYSTICK_CLKSOURCE_HCLK            0x00000004U
+
+/**
+  * @}
+  */
+
+#if (__MPU_PRESENT == 1)
+/** @defgroup CORTEX_MPU_HFNMI_PRIVDEF_Control CORTEX MPU HFNMI and PRIVILEGED Access control
+  * @{
+  */
+#define  MPU_HFNMI_PRIVDEF_NONE           0x00000000U
+#define  MPU_HARDFAULT_NMI                (MPU_CTRL_HFNMIENA_Msk)
+#define  MPU_PRIVILEGED_DEFAULT           (MPU_CTRL_PRIVDEFENA_Msk)
+#define  MPU_HFNMI_PRIVDEF                (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk)
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_MPU_Region_Enable CORTEX MPU Region Enable
+  * @{
+  */
+#define  MPU_REGION_ENABLE                ((uint8_t)0x01)
+#define  MPU_REGION_DISABLE               ((uint8_t)0x00)
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_MPU_Instruction_Access CORTEX MPU Instruction Access
+  * @{
+  */
+#define  MPU_INSTRUCTION_ACCESS_ENABLE    ((uint8_t)0x00)
+#define  MPU_INSTRUCTION_ACCESS_DISABLE   ((uint8_t)0x01)
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_MPU_Access_Shareable CORTEX MPU Instruction Access Shareable
+  * @{
+  */
+#define  MPU_ACCESS_SHAREABLE             ((uint8_t)0x01)
+#define  MPU_ACCESS_NOT_SHAREABLE         ((uint8_t)0x00)
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_MPU_Access_Cacheable CORTEX MPU Instruction Access Cacheable
+  * @{
+  */
+#define  MPU_ACCESS_CACHEABLE             ((uint8_t)0x01)
+#define  MPU_ACCESS_NOT_CACHEABLE         ((uint8_t)0x00)
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_MPU_Access_Bufferable CORTEX MPU Instruction Access Bufferable
+  * @{
+  */
+#define  MPU_ACCESS_BUFFERABLE            ((uint8_t)0x01)
+#define  MPU_ACCESS_NOT_BUFFERABLE        ((uint8_t)0x00)
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_MPU_TEX_Levels CORTEX MPU TEX Levels
+  * @{
+  */
+#define  MPU_TEX_LEVEL0                   ((uint8_t)0x00)
+#define  MPU_TEX_LEVEL1                   ((uint8_t)0x01)
+#define  MPU_TEX_LEVEL2                   ((uint8_t)0x02)
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_MPU_Region_Size CORTEX MPU Region Size
+  * @{
+  */
+#define   MPU_REGION_SIZE_256B            ((uint8_t)0x07)
+#define   MPU_REGION_SIZE_512B            ((uint8_t)0x08)
+#define   MPU_REGION_SIZE_1KB             ((uint8_t)0x09)
+#define   MPU_REGION_SIZE_2KB             ((uint8_t)0x0A)
+#define   MPU_REGION_SIZE_4KB             ((uint8_t)0x0B)
+#define   MPU_REGION_SIZE_8KB             ((uint8_t)0x0C)
+#define   MPU_REGION_SIZE_16KB            ((uint8_t)0x0D)
+#define   MPU_REGION_SIZE_32KB            ((uint8_t)0x0E)
+#define   MPU_REGION_SIZE_64KB            ((uint8_t)0x0F)
+#define   MPU_REGION_SIZE_128KB           ((uint8_t)0x10)
+#define   MPU_REGION_SIZE_256KB           ((uint8_t)0x11)
+#define   MPU_REGION_SIZE_512KB           ((uint8_t)0x12)
+#define   MPU_REGION_SIZE_1MB             ((uint8_t)0x13)
+#define   MPU_REGION_SIZE_2MB             ((uint8_t)0x14)
+#define   MPU_REGION_SIZE_4MB             ((uint8_t)0x15)
+#define   MPU_REGION_SIZE_8MB             ((uint8_t)0x16)
+#define   MPU_REGION_SIZE_16MB            ((uint8_t)0x17)
+#define   MPU_REGION_SIZE_32MB            ((uint8_t)0x18)
+#define   MPU_REGION_SIZE_64MB            ((uint8_t)0x19)
+#define   MPU_REGION_SIZE_128MB           ((uint8_t)0x1A)
+#define   MPU_REGION_SIZE_256MB           ((uint8_t)0x1B)
+#define   MPU_REGION_SIZE_512MB           ((uint8_t)0x1C)
+#define   MPU_REGION_SIZE_1GB             ((uint8_t)0x1D)
+#define   MPU_REGION_SIZE_2GB             ((uint8_t)0x1E)
+#define   MPU_REGION_SIZE_4GB             ((uint8_t)0x1F)
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_MPU_Region_Permission_Attributes CORTEX MPU Region Permission Attributes
+  * @{
+  */
+#define  MPU_REGION_NO_ACCESS             ((uint8_t)0x00)
+#define  MPU_REGION_PRIV_RW               ((uint8_t)0x01)
+#define  MPU_REGION_PRIV_RW_URO           ((uint8_t)0x02)
+#define  MPU_REGION_FULL_ACCESS           ((uint8_t)0x03)
+#define  MPU_REGION_PRIV_RO               ((uint8_t)0x05)
+#define  MPU_REGION_PRIV_RO_URO           ((uint8_t)0x06)
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_MPU_Region_Number CORTEX MPU Region Number
+  * @{
+  */
+#define  MPU_REGION_NUMBER0               ((uint8_t)0x00)
+#define  MPU_REGION_NUMBER1               ((uint8_t)0x01)
+#define  MPU_REGION_NUMBER2               ((uint8_t)0x02)
+#define  MPU_REGION_NUMBER3               ((uint8_t)0x03)
+#define  MPU_REGION_NUMBER4               ((uint8_t)0x04)
+#define  MPU_REGION_NUMBER5               ((uint8_t)0x05)
+#define  MPU_REGION_NUMBER6               ((uint8_t)0x06)
+#define  MPU_REGION_NUMBER7               ((uint8_t)0x07)
+/**
+  * @}
+  */
+#endif /* __MPU_PRESENT */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup CORTEX_Exported_Macros CORTEX Exported Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup CORTEX_Exported_Functions CORTEX Exported Functions
+  * @{
+  */
+
+/** @defgroup CORTEX_Exported_Functions_Group1 Initialization and Configuration functions
+ *  @brief    Initialization and Configuration functions
+ * @{
+ */
+/* Initialization and Configuration functions *****************************/
+void HAL_NVIC_SetPriority(IRQn_Type IRQn,uint32_t PreemptPriority, uint32_t SubPriority);
+void HAL_NVIC_EnableIRQ(IRQn_Type IRQn);
+void HAL_NVIC_DisableIRQ(IRQn_Type IRQn);
+void HAL_NVIC_SystemReset(void);
+uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb);
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_Exported_Functions_Group2 Peripheral Control functions
+ *  @brief   Cortex control functions
+ * @{
+ */
+/* Peripheral Control functions *************************************************/
+uint32_t HAL_NVIC_GetPriority(IRQn_Type IRQn);
+uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn);
+void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn);
+void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn);
+void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource);
+void HAL_SYSTICK_IRQHandler(void);
+void HAL_SYSTICK_Callback(void);
+
+#if (__MPU_PRESENT == 1U)
+void HAL_MPU_Enable(uint32_t MPU_Control);
+void HAL_MPU_Disable(void);
+void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init);
+#endif /* __MPU_PRESENT */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup CORTEX_Private_Macros CORTEX Private Macros
+  * @{
+  */
+#define IS_NVIC_PREEMPTION_PRIORITY(PRIORITY)     ((PRIORITY) < 0x4U)
+
+#define IS_NVIC_DEVICE_IRQ(IRQ)                   ((IRQ) > SysTick_IRQn)
+
+#define IS_SYSTICK_CLK_SOURCE(SOURCE)             (((SOURCE) == SYSTICK_CLKSOURCE_HCLK) || \
+                                                   ((SOURCE) == SYSTICK_CLKSOURCE_HCLK_DIV8))
+
+#if (__MPU_PRESENT == 1)
+#define IS_MPU_REGION_ENABLE(STATE)               (((STATE) == MPU_REGION_ENABLE) || \
+                                                   ((STATE) == MPU_REGION_DISABLE))
+
+#define IS_MPU_INSTRUCTION_ACCESS(STATE)          (((STATE) == MPU_INSTRUCTION_ACCESS_ENABLE) || \
+                                                   ((STATE) == MPU_INSTRUCTION_ACCESS_DISABLE))
+
+#define IS_MPU_ACCESS_SHAREABLE(STATE)            (((STATE) == MPU_ACCESS_SHAREABLE) || \
+                                                   ((STATE) == MPU_ACCESS_NOT_SHAREABLE))
+
+#define IS_MPU_ACCESS_CACHEABLE(STATE)            (((STATE) == MPU_ACCESS_CACHEABLE) || \
+                                                   ((STATE) == MPU_ACCESS_NOT_CACHEABLE))
+
+#define IS_MPU_ACCESS_BUFFERABLE(STATE)           (((STATE) == MPU_ACCESS_BUFFERABLE) || \
+                                                   ((STATE) == MPU_ACCESS_NOT_BUFFERABLE))
+
+#define IS_MPU_TEX_LEVEL(TYPE)                    (((TYPE) == MPU_TEX_LEVEL0)  || \
+                                                   ((TYPE) == MPU_TEX_LEVEL1)  || \
+                                                   ((TYPE) == MPU_TEX_LEVEL2))
+
+#define IS_MPU_REGION_PERMISSION_ATTRIBUTE(TYPE)  (((TYPE) == MPU_REGION_NO_ACCESS)   || \
+                                                   ((TYPE) == MPU_REGION_PRIV_RW)     || \
+                                                   ((TYPE) == MPU_REGION_PRIV_RW_URO) || \
+                                                   ((TYPE) == MPU_REGION_FULL_ACCESS) || \
+                                                   ((TYPE) == MPU_REGION_PRIV_RO)     || \
+                                                   ((TYPE) == MPU_REGION_PRIV_RO_URO))
+
+#define IS_MPU_REGION_NUMBER(NUMBER)              (((NUMBER) == MPU_REGION_NUMBER0) || \
+                                                   ((NUMBER) == MPU_REGION_NUMBER1) || \
+                                                   ((NUMBER) == MPU_REGION_NUMBER2) || \
+                                                   ((NUMBER) == MPU_REGION_NUMBER3) || \
+                                                   ((NUMBER) == MPU_REGION_NUMBER4) || \
+                                                   ((NUMBER) == MPU_REGION_NUMBER5) || \
+                                                   ((NUMBER) == MPU_REGION_NUMBER6) || \
+                                                   ((NUMBER) == MPU_REGION_NUMBER7))
+
+#define IS_MPU_REGION_SIZE(SIZE)                  (((SIZE) == MPU_REGION_SIZE_256B)  || \
+                                                   ((SIZE) == MPU_REGION_SIZE_512B)  || \
+                                                   ((SIZE) == MPU_REGION_SIZE_1KB)   || \
+                                                   ((SIZE) == MPU_REGION_SIZE_2KB)   || \
+                                                   ((SIZE) == MPU_REGION_SIZE_4KB)   || \
+                                                   ((SIZE) == MPU_REGION_SIZE_8KB)   || \
+                                                   ((SIZE) == MPU_REGION_SIZE_16KB)  || \
+                                                   ((SIZE) == MPU_REGION_SIZE_32KB)  || \
+                                                   ((SIZE) == MPU_REGION_SIZE_64KB)  || \
+                                                   ((SIZE) == MPU_REGION_SIZE_128KB) || \
+                                                   ((SIZE) == MPU_REGION_SIZE_256KB) || \
+                                                   ((SIZE) == MPU_REGION_SIZE_512KB) || \
+                                                   ((SIZE) == MPU_REGION_SIZE_1MB)   || \
+                                                   ((SIZE) == MPU_REGION_SIZE_2MB)   || \
+                                                   ((SIZE) == MPU_REGION_SIZE_4MB)   || \
+                                                   ((SIZE) == MPU_REGION_SIZE_8MB)   || \
+                                                   ((SIZE) == MPU_REGION_SIZE_16MB)  || \
+                                                   ((SIZE) == MPU_REGION_SIZE_32MB)  || \
+                                                   ((SIZE) == MPU_REGION_SIZE_64MB)  || \
+                                                   ((SIZE) == MPU_REGION_SIZE_128MB) || \
+                                                   ((SIZE) == MPU_REGION_SIZE_256MB) || \
+                                                   ((SIZE) == MPU_REGION_SIZE_512MB) || \
+                                                   ((SIZE) == MPU_REGION_SIZE_1GB)   || \
+                                                   ((SIZE) == MPU_REGION_SIZE_2GB)   || \
+                                                   ((SIZE) == MPU_REGION_SIZE_4GB))
+
+#define IS_MPU_SUB_REGION_DISABLE(SUBREGION)      ((SUBREGION) < (uint16_t)0x00FFU)
+#endif /* __MPU_PRESENT */
+
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_CORTEX_H */
+
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h
new file mode 100644
index 0000000..164ca10
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h
@@ -0,0 +1,345 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_crc.h
+  * @author  MCD Application Team
+  * @brief   Header file of CRC HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_CRC_H
+#define STM32G0xx_HAL_CRC_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup CRC
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup CRC_Exported_Types CRC Exported Types
+  * @{
+  */
+
+/**
+  * @brief  CRC HAL State Structure definition
+  */
+typedef enum
+{
+  HAL_CRC_STATE_RESET     = 0x00U,  /*!< CRC not yet initialized or disabled */
+  HAL_CRC_STATE_READY     = 0x01U,  /*!< CRC initialized and ready for use   */
+  HAL_CRC_STATE_BUSY      = 0x02U,  /*!< CRC internal process is ongoing     */
+  HAL_CRC_STATE_TIMEOUT   = 0x03U,  /*!< CRC timeout state                   */
+  HAL_CRC_STATE_ERROR     = 0x04U   /*!< CRC error state                     */
+} HAL_CRC_StateTypeDef;
+
+/**
+  * @brief CRC Init Structure definition
+  */
+typedef struct
+{
+  uint8_t DefaultPolynomialUse;       /*!< This parameter is a value of @ref CRC_Default_Polynomial and indicates if default polynomial is used.
+                                            If set to DEFAULT_POLYNOMIAL_ENABLE, resort to default
+                                            X^32 + X^26 + X^23 + X^22 + X^16 + X^12 + X^11 + X^10 +X^8 + X^7 + X^5 +
+                                            X^4 + X^2+ X +1.
+                                            In that case, there is no need to set GeneratingPolynomial field.
+                                            If otherwise set to DEFAULT_POLYNOMIAL_DISABLE, GeneratingPolynomial and
+                                            CRCLength fields must be set. */
+
+  uint8_t DefaultInitValueUse;        /*!< This parameter is a value of @ref CRC_Default_InitValue_Use and indicates if default init value is used.
+                                           If set to DEFAULT_INIT_VALUE_ENABLE, resort to default
+                                           0xFFFFFFFF value. In that case, there is no need to set InitValue field. If
+                                           otherwise set to DEFAULT_INIT_VALUE_DISABLE, InitValue field must be set. */
+
+  uint32_t GeneratingPolynomial;      /*!< Set CRC generating polynomial as a 7, 8, 16 or 32-bit long value for a polynomial degree
+                                           respectively equal to 7, 8, 16 or 32. This field is written in normal,
+                                           representation e.g., for a polynomial of degree 7, X^7 + X^6 + X^5 + X^2 + 1
+                                           is written 0x65. No need to specify it if DefaultPolynomialUse is set to
+                                            DEFAULT_POLYNOMIAL_ENABLE.   */
+
+  uint32_t CRCLength;                 /*!< This parameter is a value of @ref CRC_Polynomial_Sizes and indicates CRC length.
+                                           Value can be either one of
+                                           @arg @ref CRC_POLYLENGTH_32B                  (32-bit CRC),
+                                           @arg @ref CRC_POLYLENGTH_16B                  (16-bit CRC),
+                                           @arg @ref CRC_POLYLENGTH_8B                   (8-bit CRC),
+                                           @arg @ref CRC_POLYLENGTH_7B                   (7-bit CRC). */
+
+  uint32_t InitValue;                 /*!< Init value to initiate CRC computation. No need to specify it if DefaultInitValueUse
+                                           is set to DEFAULT_INIT_VALUE_ENABLE.   */
+
+  uint32_t InputDataInversionMode;    /*!< This parameter is a value of @ref CRCEx_Input_Data_Inversion and specifies input data inversion mode.
+                                           Can be either one of the following values
+                                           @arg @ref CRC_INPUTDATA_INVERSION_NONE       no input data inversion
+                                           @arg @ref CRC_INPUTDATA_INVERSION_BYTE       byte-wise inversion, 0x1A2B3C4D
+                                           becomes 0x58D43CB2
+                                           @arg @ref CRC_INPUTDATA_INVERSION_HALFWORD   halfword-wise inversion,
+                                           0x1A2B3C4D becomes 0xD458B23C
+                                           @arg @ref CRC_INPUTDATA_INVERSION_WORD       word-wise inversion, 0x1A2B3C4D
+                                           becomes 0xB23CD458 */
+
+  uint32_t OutputDataInversionMode;   /*!< This parameter is a value of @ref CRCEx_Output_Data_Inversion and specifies output data (i.e. CRC) inversion mode.
+                                            Can be either
+                                            @arg @ref CRC_OUTPUTDATA_INVERSION_DISABLE   no CRC inversion,
+                                            @arg @ref CRC_OUTPUTDATA_INVERSION_ENABLE    CRC 0x11223344 is converted
+                                             into 0x22CC4488 */
+} CRC_InitTypeDef;
+
+/**
+  * @brief  CRC Handle Structure definition
+  */
+typedef struct
+{
+  CRC_TypeDef                 *Instance;   /*!< Register base address        */
+
+  CRC_InitTypeDef             Init;        /*!< CRC configuration parameters */
+
+  HAL_LockTypeDef             Lock;        /*!< CRC Locking object           */
+
+  __IO HAL_CRC_StateTypeDef   State;       /*!< CRC communication state      */
+
+  uint32_t InputDataFormat;                /*!< This parameter is a value of @ref CRC_Input_Buffer_Format and specifies input data format.
+                                            Can be either
+                                            @arg @ref CRC_INPUTDATA_FORMAT_BYTES       input data is a stream of bytes
+                                            (8-bit data)
+                                            @arg @ref CRC_INPUTDATA_FORMAT_HALFWORDS   input data is a stream of
+                                            half-words (16-bit data)
+                                            @arg @ref CRC_INPUTDATA_FORMAT_WORDS       input data is a stream of words
+                                            (32-bit data)
+
+                                          Note that constant CRC_INPUT_FORMAT_UNDEFINED is defined but an initialization
+                                          error must occur if InputBufferFormat is not one of the three values listed
+                                          above  */
+} CRC_HandleTypeDef;
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup CRC_Exported_Constants CRC Exported Constants
+  * @{
+  */
+
+/** @defgroup CRC_Default_Polynomial_Value    Default CRC generating polynomial
+  * @{
+  */
+#define DEFAULT_CRC32_POLY      0x04C11DB7U  /*!<  X^32 + X^26 + X^23 + X^22 + X^16 + X^12 + X^11 + X^10 +X^8 + X^7 + X^5 + X^4 + X^2+ X +1 */
+/**
+  * @}
+  */
+
+/** @defgroup CRC_Default_InitValue    Default CRC computation initialization value
+  * @{
+  */
+#define DEFAULT_CRC_INITVALUE   0xFFFFFFFFU  /*!< Initial CRC default value */
+/**
+  * @}
+  */
+
+/** @defgroup CRC_Default_Polynomial    Indicates whether or not default polynomial is used
+  * @{
+  */
+#define DEFAULT_POLYNOMIAL_ENABLE       ((uint8_t)0x00U)  /*!< Enable default generating polynomial 0x04C11DB7  */
+#define DEFAULT_POLYNOMIAL_DISABLE      ((uint8_t)0x01U)  /*!< Disable default generating polynomial 0x04C11DB7 */
+/**
+  * @}
+  */
+
+/** @defgroup CRC_Default_InitValue_Use    Indicates whether or not default init value is used
+  * @{
+  */
+#define DEFAULT_INIT_VALUE_ENABLE      ((uint8_t)0x00U) /*!< Enable initial CRC default value  */
+#define DEFAULT_INIT_VALUE_DISABLE     ((uint8_t)0x01U) /*!< Disable initial CRC default value */
+/**
+  * @}
+  */
+
+/** @defgroup CRC_Polynomial_Sizes Polynomial sizes to configure the peripheral
+  * @{
+  */
+#define CRC_POLYLENGTH_32B                  0x00000000U        /*!< Resort to a 32-bit long generating polynomial */
+#define CRC_POLYLENGTH_16B                  CRC_CR_POLYSIZE_0  /*!< Resort to a 16-bit long generating polynomial */
+#define CRC_POLYLENGTH_8B                   CRC_CR_POLYSIZE_1  /*!< Resort to a 8-bit long generating polynomial  */
+#define CRC_POLYLENGTH_7B                   CRC_CR_POLYSIZE    /*!< Resort to a 7-bit long generating polynomial  */
+/**
+  * @}
+  */
+
+/** @defgroup CRC_Polynomial_Size_Definitions CRC polynomial possible sizes actual definitions
+  * @{
+  */
+#define HAL_CRC_LENGTH_32B     32U          /*!< 32-bit long CRC */
+#define HAL_CRC_LENGTH_16B     16U          /*!< 16-bit long CRC */
+#define HAL_CRC_LENGTH_8B       8U          /*!< 8-bit long CRC  */
+#define HAL_CRC_LENGTH_7B       7U          /*!< 7-bit long CRC  */
+/**
+  * @}
+  */
+
+/** @defgroup CRC_Input_Buffer_Format Input Buffer Format
+  * @{
+  */
+/* WARNING: CRC_INPUT_FORMAT_UNDEFINED is created for reference purposes but
+ * an error is triggered in HAL_CRC_Init() if InputDataFormat field is set
+ * to CRC_INPUT_FORMAT_UNDEFINED: the format MUST be defined by the user for
+ * the CRC APIs to provide a correct result */
+#define CRC_INPUTDATA_FORMAT_UNDEFINED             0x00000000U  /*!< Undefined input data format    */
+#define CRC_INPUTDATA_FORMAT_BYTES                 0x00000001U  /*!< Input data in byte format      */
+#define CRC_INPUTDATA_FORMAT_HALFWORDS             0x00000002U  /*!< Input data in half-word format */
+#define CRC_INPUTDATA_FORMAT_WORDS                 0x00000003U  /*!< Input data in word format      */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup CRC_Exported_Macros CRC Exported Macros
+  * @{
+  */
+
+/** @brief Reset CRC handle state.
+  * @param  __HANDLE__ CRC handle.
+  * @retval None
+  */
+#define __HAL_CRC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_CRC_STATE_RESET)
+
+/**
+  * @brief  Reset CRC Data Register.
+  * @param  __HANDLE__ CRC handle
+  * @retval None
+  */
+#define __HAL_CRC_DR_RESET(__HANDLE__) ((__HANDLE__)->Instance->CR |= CRC_CR_RESET)
+
+/**
+  * @brief  Set CRC INIT non-default value
+  * @param  __HANDLE__ CRC handle
+  * @param  __INIT__ 32-bit initial value
+  * @retval None
+  */
+#define __HAL_CRC_INITIALCRCVALUE_CONFIG(__HANDLE__, __INIT__) ((__HANDLE__)->Instance->INIT = (__INIT__))
+
+/**
+  * @brief Store data in the Independent Data (ID) register.
+  * @param __HANDLE__ CRC handle
+  * @param __VALUE__  Value to be stored in the ID register
+  * @note  Refer to the Reference Manual to get the authorized __VALUE__ length in bits
+  * @retval None
+  */
+#define __HAL_CRC_SET_IDR(__HANDLE__, __VALUE__) (WRITE_REG((__HANDLE__)->Instance->IDR, (__VALUE__)))
+
+/**
+  * @brief Return the data stored in the Independent Data (ID) register.
+  * @param __HANDLE__ CRC handle
+  * @note  Refer to the Reference Manual to get the authorized __VALUE__ length in bits
+  * @retval Value of the ID register
+  */
+#define __HAL_CRC_GET_IDR(__HANDLE__) (((__HANDLE__)->Instance->IDR) & CRC_IDR_IDR)
+/**
+  * @}
+  */
+
+
+/* Private macros --------------------------------------------------------*/
+/** @defgroup  CRC_Private_Macros CRC Private Macros
+  * @{
+  */
+
+#define IS_DEFAULT_POLYNOMIAL(DEFAULT) (((DEFAULT) == DEFAULT_POLYNOMIAL_ENABLE) || \
+                                        ((DEFAULT) == DEFAULT_POLYNOMIAL_DISABLE))
+
+#define IS_DEFAULT_INIT_VALUE(VALUE)  (((VALUE) == DEFAULT_INIT_VALUE_ENABLE) || \
+                                       ((VALUE) == DEFAULT_INIT_VALUE_DISABLE))
+
+#define IS_CRC_POL_LENGTH(LENGTH)     (((LENGTH) == CRC_POLYLENGTH_32B) || \
+                                       ((LENGTH) == CRC_POLYLENGTH_16B) || \
+                                       ((LENGTH) == CRC_POLYLENGTH_8B)  || \
+                                       ((LENGTH) == CRC_POLYLENGTH_7B))
+
+#define IS_CRC_INPUTDATA_FORMAT(FORMAT)           (((FORMAT) == CRC_INPUTDATA_FORMAT_BYTES)     || \
+                                                   ((FORMAT) == CRC_INPUTDATA_FORMAT_HALFWORDS) || \
+                                                   ((FORMAT) == CRC_INPUTDATA_FORMAT_WORDS))
+
+/**
+  * @}
+  */
+
+/* Include CRC HAL Extended module */
+#include "stm32g0xx_hal_crc_ex.h"
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup CRC_Exported_Functions CRC Exported Functions
+  * @{
+  */
+
+/* Initialization and de-initialization functions  ****************************/
+/** @defgroup CRC_Exported_Functions_Group1 Initialization and de-initialization functions
+  * @{
+  */
+HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc);
+HAL_StatusTypeDef HAL_CRC_DeInit(CRC_HandleTypeDef *hcrc);
+void HAL_CRC_MspInit(CRC_HandleTypeDef *hcrc);
+void HAL_CRC_MspDeInit(CRC_HandleTypeDef *hcrc);
+/**
+  * @}
+  */
+
+/* Peripheral Control functions ***********************************************/
+/** @defgroup CRC_Exported_Functions_Group2 Peripheral Control functions
+  * @{
+  */
+uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength);
+uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength);
+/**
+  * @}
+  */
+
+/* Peripheral State and Error functions ***************************************/
+/** @defgroup CRC_Exported_Functions_Group3 Peripheral State functions
+  * @{
+  */
+HAL_CRC_StateTypeDef HAL_CRC_GetState(CRC_HandleTypeDef *hcrc);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_CRC_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc_ex.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc_ex.h
new file mode 100644
index 0000000..9336654
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc_ex.h
@@ -0,0 +1,153 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_crc_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of CRC HAL extended module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_CRC_EX_H
+#define STM32G0xx_HAL_CRC_EX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup CRCEx
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup CRCEx_Exported_Constants CRC Extended Exported Constants
+  * @{
+  */
+
+/** @defgroup CRCEx_Input_Data_Inversion Input Data Inversion Modes
+  * @{
+  */
+#define CRC_INPUTDATA_INVERSION_NONE               0x00000000U     /*!< No input data inversion            */
+#define CRC_INPUTDATA_INVERSION_BYTE               CRC_CR_REV_IN_0 /*!< Byte-wise input data inversion     */
+#define CRC_INPUTDATA_INVERSION_HALFWORD           CRC_CR_REV_IN_1 /*!< HalfWord-wise input data inversion */
+#define CRC_INPUTDATA_INVERSION_WORD               CRC_CR_REV_IN   /*!< Word-wise input data inversion     */
+/**
+  * @}
+  */
+
+/** @defgroup CRCEx_Output_Data_Inversion Output Data Inversion Modes
+  * @{
+  */
+#define CRC_OUTPUTDATA_INVERSION_DISABLE         0x00000000U       /*!< No output data inversion       */
+#define CRC_OUTPUTDATA_INVERSION_ENABLE          CRC_CR_REV_OUT    /*!< Bit-wise output data inversion */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup CRCEx_Exported_Macros CRC Extended Exported Macros
+  * @{
+  */
+
+/**
+  * @brief  Set CRC output reversal
+  * @param  __HANDLE__ CRC handle
+  * @retval None
+  */
+#define  __HAL_CRC_OUTPUTREVERSAL_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= CRC_CR_REV_OUT)
+
+/**
+  * @brief  Unset CRC output reversal
+  * @param  __HANDLE__ CRC handle
+  * @retval None
+  */
+#define __HAL_CRC_OUTPUTREVERSAL_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(CRC_CR_REV_OUT))
+
+/**
+  * @brief  Set CRC non-default polynomial
+  * @param  __HANDLE__ CRC handle
+  * @param  __POLYNOMIAL__ 7, 8, 16 or 32-bit polynomial
+  * @retval None
+  */
+#define __HAL_CRC_POLYNOMIAL_CONFIG(__HANDLE__, __POLYNOMIAL__) ((__HANDLE__)->Instance->POL = (__POLYNOMIAL__))
+
+/**
+  * @}
+  */
+
+/* Private macros --------------------------------------------------------*/
+/** @defgroup CRCEx_Private_Macros CRC Extended Private Macros
+  * @{
+  */
+
+#define IS_CRC_INPUTDATA_INVERSION_MODE(MODE)     (((MODE) == CRC_INPUTDATA_INVERSION_NONE)     || \
+                                                   ((MODE) == CRC_INPUTDATA_INVERSION_BYTE)     || \
+                                                   ((MODE) == CRC_INPUTDATA_INVERSION_HALFWORD) || \
+                                                   ((MODE) == CRC_INPUTDATA_INVERSION_WORD))
+
+#define IS_CRC_OUTPUTDATA_INVERSION_MODE(MODE)    (((MODE) == CRC_OUTPUTDATA_INVERSION_DISABLE) || \
+                                                   ((MODE) == CRC_OUTPUTDATA_INVERSION_ENABLE))
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+
+/** @addtogroup CRCEx_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup CRCEx_Exported_Functions_Group1
+  * @{
+  */
+/* Initialization and de-initialization functions  ****************************/
+HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength);
+HAL_StatusTypeDef HAL_CRCEx_Input_Data_Reverse(CRC_HandleTypeDef *hcrc, uint32_t InputReverseMode);
+HAL_StatusTypeDef HAL_CRCEx_Output_Data_Reverse(CRC_HandleTypeDef *hcrc, uint32_t OutputReverseMode);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_CRC_EX_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cryp.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cryp.h
new file mode 100644
index 0000000..d55e1e0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cryp.h
@@ -0,0 +1,648 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_cryp.h
+  * @author  MCD Application Team
+  * @brief   Header file of CRYP HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_CRYP_H
+#define STM32G0xx_HAL_CRYP_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+#if defined(AES)
+
+/** @defgroup CRYP CRYP
+  * @brief CRYP HAL module driver.
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+
+/** @defgroup CRYP_Exported_Types CRYP Exported Types
+  * @{
+  */
+
+/**
+  * @brief CRYP Init Structure definition
+  */
+
+typedef struct
+{
+  uint32_t DataType;                   /*!< 32-bit data, 16-bit data, 8-bit data or 1-bit string.
+                                        This parameter can be a value of @ref CRYP_Data_Type */
+  uint32_t KeySize;                    /*!< Used only in AES mode : 128, 192 or 256 bit key length in CRYP1.
+                                        128 or 256 bit key length in TinyAES This parameter can be a value of @ref CRYP_Key_Size */
+  uint32_t *pKey;                      /*!< The key used for encryption/decryption */
+  uint32_t *pInitVect;                 /*!< The initialization vector used also as initialization
+                                         counter in CTR mode */
+  uint32_t Algorithm;                  /*!<  DES/ TDES Algorithm ECB/CBC
+                                        AES Algorithm ECB/CBC/CTR/GCM or CCM
+                                        This parameter can be a value of @ref CRYP_Algorithm_Mode */
+  uint32_t *Header;                    /*!< used only in AES GCM and CCM Algorithm for authentication,
+                                        GCM : also known as Additional Authentication Data
+                                        CCM : named B1 composed of the associated data length and Associated Data. */
+  uint32_t HeaderSize;                 /*!< The size of header buffer */
+  uint32_t *B0;                        /*!< B0 is first authentication block used only  in AES CCM mode */
+  uint32_t DataWidthUnit;              /*!< Payload Data Width Unit, this parameter can be value of @ref CRYP_Data_Width_Unit*/
+  uint32_t HeaderWidthUnit;            /*!< Header Width Unit, this parameter can be value of @ref CRYP_Header_Width_Unit*/
+  uint32_t KeyIVConfigSkip;            /*!< CRYP peripheral Key and IV configuration skip, to config Key and Initialization
+                                           Vector only once and to skip configuration for consecutive processings.
+                                           This parameter can be a value of @ref CRYP_Configuration_Skip */
+
+} CRYP_ConfigTypeDef;
+
+
+/**
+  * @brief  CRYP State Structure definition
+  */
+
+typedef enum
+{
+  HAL_CRYP_STATE_RESET             = 0x00U,  /*!< CRYP not yet initialized or disabled  */
+  HAL_CRYP_STATE_READY             = 0x01U,  /*!< CRYP initialized and ready for use    */
+  HAL_CRYP_STATE_BUSY              = 0x02U,  /*!< CRYP BUSY, internal processing is ongoing  */
+#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U)
+  HAL_CRYP_STATE_SUSPENDED         = 0x03U,   /*!< CRYP suspended                        */
+#endif /* USE_HAL_CRYP_SUSPEND_RESUME */
+} HAL_CRYP_STATETypeDef;
+
+#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U)
+/**
+  * @brief HAL CRYP mode suspend definitions
+  */
+typedef enum
+{
+  HAL_CRYP_SUSPEND_NONE            = 0x00U,    /*!< CRYP processing suspension not requested */
+  HAL_CRYP_SUSPEND                 = 0x01U     /*!< CRYP processing suspension requested     */
+}HAL_SuspendTypeDef;
+#endif /* USE_HAL_CRYP_SUSPEND_RESUME */
+
+/**
+  * @brief  CRYP handle Structure definition
+  */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
+typedef struct __CRYP_HandleTypeDef
+#else
+typedef struct
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+{
+  AES_TypeDef                       *Instance;        /*!< AES Register base address */
+
+  CRYP_ConfigTypeDef                Init;             /*!< CRYP required parameters */
+
+  FunctionalState                   AutoKeyDerivation;   /*!< Used only in TinyAES to allow to bypass or not key write-up before decryption.
+                                                         This parameter can be a value of ENABLE/DISABLE */
+
+  uint32_t                          *pCrypInBuffPtr;  /*!< Pointer to CRYP processing (encryption, decryption,...) buffer */
+
+  uint32_t                          *pCrypOutBuffPtr; /*!< Pointer to CRYP processing (encryption, decryption,...) buffer */
+
+  __IO uint16_t                     CrypHeaderCount;  /*!< Counter of header data in words */
+
+  __IO uint16_t                     CrypInCount;      /*!< Counter of input data in words */
+
+  __IO uint16_t                     CrypOutCount;     /*!< Counter of output data in words */
+
+  uint16_t                          Size;             /*!< Length of input data */
+
+  uint32_t                          Phase;            /*!< CRYP peripheral phase */
+
+  DMA_HandleTypeDef                 *hdmain;          /*!< CRYP In DMA handle parameters */
+
+  DMA_HandleTypeDef                 *hdmaout;         /*!< CRYP Out DMA handle parameters */
+
+  HAL_LockTypeDef                   Lock;             /*!< CRYP locking object */
+
+  __IO  HAL_CRYP_STATETypeDef       State;            /*!< CRYP peripheral state */
+
+  __IO uint32_t                     ErrorCode;        /*!< CRYP peripheral error code */
+
+  uint32_t                          KeyIVConfig;      /*!< CRYP peripheral Key and IV configuration flag, used when
+                                                           configuration can be skipped */
+
+  uint32_t                          SizesSum;         /*!< Sum of successive payloads lengths (in bytes), stored
+                                                           for a single signature computation after several
+                                                           messages processing */
+
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+  void (*InCpltCallback)(struct __CRYP_HandleTypeDef *hcryp);      /*!< CRYP Input FIFO transfer completed callback  */
+  void (*OutCpltCallback)(struct __CRYP_HandleTypeDef *hcryp);     /*!< CRYP Output FIFO transfer completed callback */
+  void (*ErrorCallback)(struct __CRYP_HandleTypeDef *hcryp);       /*!< CRYP Error callback */
+
+  void (* MspInitCallback)(struct __CRYP_HandleTypeDef *hcryp);    /*!< CRYP Msp Init callback  */
+  void (* MspDeInitCallback)(struct __CRYP_HandleTypeDef *hcryp);  /*!< CRYP Msp DeInit callback  */
+
+#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */
+
+#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U)
+
+  __IO HAL_SuspendTypeDef     SuspendRequest;          /*!< CRYP peripheral suspension request flag */
+
+  CRYP_ConfigTypeDef          Init_saved;              /*!< copy of CRYP required parameters when processing is suspended */
+
+  uint32_t                    *pCrypInBuffPtr_saved;   /*!< copy of CRYP input pointer when processing is suspended */
+
+  uint32_t                    *pCrypOutBuffPtr_saved;  /*!< copy of CRYP output pointer when processing is suspended */
+
+  uint32_t                    CrypInCount_saved;       /*!< copy of CRYP input data counter when processing is suspended */
+
+  uint32_t                    CrypOutCount_saved;      /*!< copy of CRYP output data counter when processing is suspended */
+
+  uint32_t                    Phase_saved;             /*!< copy of CRYP authentication phase when processing is suspended */
+
+  __IO HAL_CRYP_STATETypeDef  State_saved;             /*!< copy of CRYP peripheral state when processing is suspended */
+
+  uint32_t                    IV_saved[4];             /*!< copy of Initialisation Vector registers */
+
+  uint32_t                    SUSPxR_saved[8];         /*!< copy of suspension registers */
+
+  uint32_t                    CR_saved;                /*!< copy of CRYP control register  when processing is suspended*/
+
+  uint32_t                    Key_saved[8];            /*!< copy of key registers */
+
+  uint16_t                    Size_saved;              /*!< copy of input buffer size */
+
+  uint16_t                    CrypHeaderCount_saved;   /*!< copy of CRYP header data counter when processing is suspended */
+
+  uint32_t                    SizesSum_saved;          /*!< copy of SizesSum when processing is suspended */
+
+  uint32_t                    ResumingFlag;            /*!< resumption flag to bypass steps already carried out */
+
+  FunctionalState             AutoKeyDerivation_saved; /*!< copy of CRYP handle auto key derivation parameter */
+
+#endif /* USE_HAL_CRYP_SUSPEND_RESUME */
+
+} CRYP_HandleTypeDef;
+
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+/** @defgroup HAL_CRYP_Callback_ID_enumeration_definition HAL CRYP Callback ID enumeration definition
+  * @brief  HAL CRYP Callback ID enumeration definition
+  * @{
+  */
+typedef enum
+{
+  HAL_CRYP_MSPINIT_CB_ID           = 0x00U,    /*!< CRYP MspInit callback ID                        */
+  HAL_CRYP_MSPDEINIT_CB_ID         = 0x01U,     /*!< CRYP MspDeInit callback ID                      */
+  HAL_CRYP_INPUT_COMPLETE_CB_ID    = 0x02U,    /*!< CRYP Input FIFO transfer completed callback ID  */
+  HAL_CRYP_OUTPUT_COMPLETE_CB_ID   = 0x03U,    /*!< CRYP Output FIFO transfer completed callback ID */
+  HAL_CRYP_ERROR_CB_ID             = 0x04U,    /*!< CRYP Error callback ID                          */
+} HAL_CRYP_CallbackIDTypeDef;
+/**
+  * @}
+  */
+
+/** @defgroup HAL_CRYP_Callback_pointer_definition HAL CRYP Callback pointer definition
+  * @brief  HAL CRYP Callback pointer definition
+  * @{
+  */
+
+typedef  void (*pCRYP_CallbackTypeDef)(CRYP_HandleTypeDef *hcryp);    /*!< pointer to a common CRYP callback function */
+
+/**
+  * @}
+  */
+
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup CRYP_Exported_Constants CRYP Exported Constants
+  * @{
+  */
+
+/** @defgroup CRYP_Error_Definition   CRYP Error Definition
+  * @{
+  */
+#define HAL_CRYP_ERROR_NONE              0x00000000U  /*!< No error        */
+#define HAL_CRYP_ERROR_WRITE             0x00000001U  /*!< Write error     */
+#define HAL_CRYP_ERROR_READ              0x00000002U  /*!< Read error      */
+#define HAL_CRYP_ERROR_DMA               0x00000004U  /*!< DMA error       */
+#define HAL_CRYP_ERROR_BUSY              0x00000008U  /*!< Busy flag error */
+#define HAL_CRYP_ERROR_TIMEOUT           0x00000010U  /*!< Timeout error */
+#define HAL_CRYP_ERROR_NOT_SUPPORTED     0x00000020U  /*!< Not supported mode */
+#define HAL_CRYP_ERROR_AUTH_TAG_SEQUENCE 0x00000040U  /*!< Sequence are not respected only for GCM or CCM */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+#define  HAL_CRYP_ERROR_INVALID_CALLBACK ((uint32_t)0x00000080U)    /*!< Invalid Callback error  */
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @defgroup CRYP_Data_Width_Unit CRYP Data Width Unit
+  * @{
+  */
+
+#define CRYP_DATAWIDTHUNIT_WORD   0x00000000U  /*!< By default, size unit is word */
+#define CRYP_DATAWIDTHUNIT_BYTE   0x00000001U  /*!< By default, size unit is byte */
+
+/**
+  * @}
+  */
+
+/** @defgroup CRYP_Header_Width_Unit CRYP Header Width Unit
+  * @{
+  */
+
+#define CRYP_HEADERWIDTHUNIT_WORD   0x00000000U  /*!< By default, header size unit is word */
+#define CRYP_HEADERWIDTHUNIT_BYTE   0x00000001U  /*!< By default, header size unit is byte */
+
+/**
+  * @}
+  */
+
+/** @defgroup CRYP_Algorithm_Mode CRYP Algorithm Mode
+  * @{
+  */
+
+#define CRYP_AES_ECB            0x00000000U                       /*!< Electronic codebook chaining algorithm                   */
+#define CRYP_AES_CBC            AES_CR_CHMOD_0                    /*!< Cipher block chaining algorithm                          */
+#define CRYP_AES_CTR            AES_CR_CHMOD_1                    /*!< Counter mode chaining algorithm                          */
+#define CRYP_AES_GCM_GMAC       (AES_CR_CHMOD_0 | AES_CR_CHMOD_1) /*!< Galois counter mode - Galois message authentication code */
+#define CRYP_AES_CCM            AES_CR_CHMOD_2                    /*!< Counter with Cipher Mode                                 */
+
+/**
+  * @}
+  */
+
+/** @defgroup CRYP_Key_Size CRYP Key Size
+  * @{
+  */
+
+#define CRYP_KEYSIZE_128B         0x00000000U          /*!< 128-bit long key */
+#define CRYP_KEYSIZE_256B         AES_CR_KEYSIZE       /*!< 256-bit long key */
+
+/**
+  * @}
+  */
+
+/** @defgroup CRYP_Data_Type CRYP Data Type
+  * @{
+  */
+
+#define CRYP_DATATYPE_32B         0x00000000U  /*!< 32-bit data type (no swapping)        */
+#define CRYP_DATATYPE_16B         AES_CR_DATATYPE_0       /*!< 16-bit data type (half-word swapping) */
+#define CRYP_DATATYPE_8B          AES_CR_DATATYPE_1       /*!< 8-bit data type (byte swapping)       */
+#define CRYP_DATATYPE_1B          AES_CR_DATATYPE         /*!< 1-bit data type (bit swapping)        */
+
+/**
+  * @}
+  */
+
+/** @defgroup CRYP_Interrupt  CRYP Interrupt
+  * @{
+  */
+
+#define CRYP_IT_CCFIE     AES_CR_CCFIE /*!< Computation Complete interrupt enable */
+#define CRYP_IT_ERRIE     AES_CR_ERRIE /*!< Error interrupt enable                */
+#define CRYP_IT_WRERR     AES_SR_WRERR  /*!< Write Error           */
+#define CRYP_IT_RDERR     AES_SR_RDERR  /*!< Read Error            */
+#define CRYP_IT_CCF       AES_SR_CCF    /*!< Computation completed */
+
+/**
+  * @}
+  */
+
+/** @defgroup CRYP_Flags CRYP Flags
+  * @{
+  */
+
+/* status flags */
+#define CRYP_FLAG_BUSY    AES_SR_BUSY   /*!< GCM process suspension forbidden */
+#define CRYP_FLAG_WRERR   AES_SR_WRERR  /*!< Write Error                      */
+#define CRYP_FLAG_RDERR   AES_SR_RDERR  /*!< Read error                       */
+#define CRYP_FLAG_CCF     AES_SR_CCF    /*!< Computation completed            */
+/* clearing flags */
+#define CRYP_CCF_CLEAR    AES_CR_CCFC   /*!< Computation Complete Flag Clear */
+#define CRYP_ERR_CLEAR    AES_CR_ERRC   /*!< Error Flag Clear  */
+
+/**
+  * @}
+  */
+
+/** @defgroup CRYP_Configuration_Skip CRYP Key and IV Configuration Skip Mode
+  * @{
+  */
+
+#define CRYP_KEYIVCONFIG_ALWAYS        0x00000000U            /*!< Peripheral Key and IV configuration to do systematically */
+#define CRYP_KEYIVCONFIG_ONCE          0x00000001U            /*!< Peripheral Key and IV configuration to do only once      */
+
+/**
+  * @}
+  */
+
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup CRYP_Exported_Macros CRYP Exported Macros
+  * @{
+  */
+
+/** @brief Reset CRYP handle state
+  * @param  __HANDLE__ specifies the CRYP handle.
+  * @retval None
+  */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+#define __HAL_CRYP_RESET_HANDLE_STATE(__HANDLE__) do{\
+                                                      (__HANDLE__)->State = HAL_CRYP_STATE_RESET;\
+                                                      (__HANDLE__)->MspInitCallback = NULL;\
+                                                      (__HANDLE__)->MspDeInitCallback = NULL;\
+                                                     }while(0U)
+#else
+#define __HAL_CRYP_RESET_HANDLE_STATE(__HANDLE__) ( (__HANDLE__)->State = HAL_CRYP_STATE_RESET)
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+
+/**
+  * @brief  Enable/Disable the CRYP peripheral.
+  * @param  __HANDLE__ specifies the CRYP handle.
+  * @retval None
+  */
+
+#define __HAL_CRYP_ENABLE(__HANDLE__)  ((__HANDLE__)->Instance->CR |=  AES_CR_EN)
+#define __HAL_CRYP_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &=  ~AES_CR_EN)
+
+
+/** @brief  Check whether the specified CRYP status flag is set or not.
+  * @param  __HANDLE__ specifies the CRYP handle.
+  * @param  __FLAG__ specifies the flag to check.
+  *         This parameter can be one of the following values for TinyAES:
+  *            @arg @ref CRYP_FLAG_BUSY GCM process suspension forbidden
+  *            @arg @ref CRYP_IT_WRERR Write Error
+  *            @arg @ref CRYP_IT_RDERR Read Error
+  *            @arg @ref CRYP_IT_CCF Computation Complete
+  *         This parameter can be one of the following values for CRYP:
+  *            @arg CRYP_FLAG_BUSY: The CRYP core is currently processing a block of data
+  *                                 or a key preparation (for AES decryption).
+  *            @arg CRYP_FLAG_IFEM: Input FIFO is empty
+  *            @arg CRYP_FLAG_IFNF: Input FIFO is not full
+  *            @arg CRYP_FLAG_INRIS: Input FIFO service raw interrupt is pending
+  *            @arg CRYP_FLAG_OFNE: Output FIFO is not empty
+  *            @arg CRYP_FLAG_OFFU: Output FIFO is full
+  *            @arg CRYP_FLAG_OUTRIS: Input FIFO service raw interrupt is pending
+ * @retval The state of __FLAG__ (TRUE or FALSE).
+  */
+
+#define CRYP_FLAG_MASK  0x0000001FU
+#define __HAL_CRYP_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__))
+
+/** @brief  Clear the CRYP pending status flag.
+  * @param  __HANDLE__ specifies the CRYP handle.
+  * @param  __FLAG__ specifies the flag to clear.
+  *         This parameter can be one of the following values:
+  *            @arg @ref CRYP_ERR_CLEAR Read (RDERR) or Write Error (WRERR) Flag Clear
+  *            @arg @ref CRYP_CCF_CLEAR Computation Complete Flag (CCF) Clear
+  * @retval None
+  */
+
+#define __HAL_CRYP_CLEAR_FLAG(__HANDLE__, __FLAG__) SET_BIT((__HANDLE__)->Instance->CR, (__FLAG__))
+
+
+/** @brief  Check whether the specified CRYP interrupt source is enabled or not.
+  * @param  __HANDLE__ specifies the CRYP handle.
+  * @param __INTERRUPT__ CRYP interrupt source to check
+  *         This parameter can be one of the following values for TinyAES:
+  *            @arg @ref CRYP_IT_ERRIE Error interrupt (used for RDERR and WRERR)
+  *            @arg @ref CRYP_IT_CCFIE Computation Complete interrupt
+  * @retval State of interruption (TRUE or FALSE).
+  */
+
+#define __HAL_CRYP_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CR & (__INTERRUPT__)) == (__INTERRUPT__))
+
+/** @brief  Check whether the specified CRYP interrupt is set or not.
+  * @param  __HANDLE__ specifies the CRYP handle.
+  * @param  __INTERRUPT__ specifies the interrupt to check.
+  *         This parameter can be one of the following values for TinyAES:
+  *            @arg @ref CRYP_IT_WRERR Write Error
+  *            @arg @ref CRYP_IT_RDERR Read Error
+  *            @arg @ref CRYP_IT_CCF  Computation Complete
+  *         This parameter can be one of the following values for CRYP:
+  *            @arg CRYP_IT_INI: Input FIFO service masked interrupt status
+  *            @arg CRYP_IT_OUTI: Output FIFO service masked interrupt status
+  * @retval The state of __INTERRUPT__ (TRUE or FALSE).
+  */
+
+#define __HAL_CRYP_GET_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->SR & (__INTERRUPT__)) == (__INTERRUPT__))
+
+/**
+  * @brief  Enable the CRYP interrupt.
+  * @param  __HANDLE__ specifies the CRYP handle.
+  * @param  __INTERRUPT__ CRYP Interrupt.
+  *         This parameter can be one of the following values for TinyAES:
+  *            @arg @ref CRYP_IT_ERRIE Error interrupt (used for RDERR and WRERR)
+  *            @arg @ref CRYP_IT_CCFIE Computation Complete interrupt
+  *         This parameter can be one of the following values for CRYP:
+  *            @ CRYP_IT_INI : Input FIFO service interrupt mask.
+  *            @ CRYP_IT_OUTI : Output FIFO service interrupt mask.CRYP interrupt.
+  * @retval None
+  */
+
+#define __HAL_CRYP_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CR) |= (__INTERRUPT__))
+
+/**
+  * @brief  Disable the CRYP interrupt.
+  * @param  __HANDLE__ specifies the CRYP handle.
+  * @param  __INTERRUPT__ CRYP Interrupt.
+  *         This parameter can be one of the following values for TinyAES:
+  *            @arg @ref CRYP_IT_ERRIE Error interrupt (used for RDERR and WRERR)
+  *            @arg @ref CRYP_IT_CCFIE Computation Complete interrupt
+  *         This parameter can be one of the following values for CRYP:
+  *            @ CRYP_IT_INI : Input FIFO service interrupt mask.
+  *            @ CRYP_IT_OUTI : Output FIFO service interrupt mask.CRYP interrupt.
+  * @retval None
+  */
+
+#define __HAL_CRYP_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CR) &= ~(__INTERRUPT__))
+
+/**
+  * @}
+  */
+
+/* Include CRYP HAL Extended module */
+#include "stm32g0xx_hal_cryp_ex.h"
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup CRYP_Exported_Functions CRYP Exported Functions
+  * @{
+  */
+
+/** @addtogroup CRYP_Exported_Functions_Group1
+  * @{
+  */
+HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp);
+HAL_StatusTypeDef HAL_CRYP_DeInit(CRYP_HandleTypeDef *hcryp);
+void HAL_CRYP_MspInit(CRYP_HandleTypeDef *hcryp);
+void HAL_CRYP_MspDeInit(CRYP_HandleTypeDef *hcryp);
+HAL_StatusTypeDef HAL_CRYP_SetConfig(CRYP_HandleTypeDef *hcryp, CRYP_ConfigTypeDef *pConf);
+HAL_StatusTypeDef HAL_CRYP_GetConfig(CRYP_HandleTypeDef *hcryp, CRYP_ConfigTypeDef *pConf);
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+HAL_StatusTypeDef HAL_CRYP_RegisterCallback(CRYP_HandleTypeDef *hcryp, HAL_CRYP_CallbackIDTypeDef CallbackID, pCRYP_CallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_CRYP_UnRegisterCallback(CRYP_HandleTypeDef *hcryp, HAL_CRYP_CallbackIDTypeDef CallbackID);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U)
+void HAL_CRYP_ProcessSuspend(CRYP_HandleTypeDef *hcryp);
+HAL_StatusTypeDef HAL_CRYP_Suspend(CRYP_HandleTypeDef *hcryp);
+HAL_StatusTypeDef HAL_CRYP_Resume(CRYP_HandleTypeDef *hcryp);
+#endif /* defined (USE_HAL_CRYP_SUSPEND_RESUME) */
+/**
+  * @}
+  */
+
+/** @addtogroup CRYP_Exported_Functions_Group2
+  * @{
+  */
+
+/* encryption/decryption ***********************************/
+HAL_StatusTypeDef HAL_CRYP_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output, uint32_t Timeout);
+HAL_StatusTypeDef HAL_CRYP_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output, uint32_t Timeout);
+HAL_StatusTypeDef HAL_CRYP_Encrypt_IT(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output);
+HAL_StatusTypeDef HAL_CRYP_Decrypt_IT(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output);
+HAL_StatusTypeDef HAL_CRYP_Encrypt_DMA(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output);
+HAL_StatusTypeDef HAL_CRYP_Decrypt_DMA(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output);
+
+/**
+  * @}
+  */
+
+
+/** @addtogroup CRYP_Exported_Functions_Group3
+  * @{
+  */
+/* Interrupt Handler functions  **********************************************/
+void HAL_CRYP_IRQHandler(CRYP_HandleTypeDef *hcryp);
+HAL_CRYP_STATETypeDef HAL_CRYP_GetState(CRYP_HandleTypeDef *hcryp);
+void HAL_CRYP_InCpltCallback(CRYP_HandleTypeDef *hcryp);
+void HAL_CRYP_OutCpltCallback(CRYP_HandleTypeDef *hcryp);
+void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp);
+uint32_t HAL_CRYP_GetError(CRYP_HandleTypeDef *hcryp);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros --------------------------------------------------------*/
+/** @defgroup CRYP_Private_Macros CRYP Private Macros
+  * @{
+  */
+
+/** @defgroup CRYP_IS_CRYP_Definitions CRYP Private macros to check input parameters
+  * @{
+  */
+
+#define IS_CRYP_ALGORITHM(ALGORITHM) (((ALGORITHM) == CRYP_AES_ECB)      || \
+                                      ((ALGORITHM)  == CRYP_AES_CBC)     || \
+                                      ((ALGORITHM)  == CRYP_AES_CTR)     || \
+                                      ((ALGORITHM)  == CRYP_AES_GCM_GMAC)|| \
+                                      ((ALGORITHM)  == CRYP_AES_CCM))
+
+
+#define IS_CRYP_KEYSIZE(KEYSIZE)(((KEYSIZE) == CRYP_KEYSIZE_128B)   || \
+                                 ((KEYSIZE) == CRYP_KEYSIZE_256B))
+
+#define IS_CRYP_DATATYPE(DATATYPE)(((DATATYPE) == CRYP_DATATYPE_32B) || \
+                                   ((DATATYPE) == CRYP_DATATYPE_16B) || \
+                                   ((DATATYPE) == CRYP_DATATYPE_8B)  || \
+                                   ((DATATYPE) == CRYP_DATATYPE_1B))
+
+#define IS_CRYP_INIT(CONFIG)(((CONFIG) == CRYP_KEYIVCONFIG_ALWAYS) || \
+                             ((CONFIG) == CRYP_KEYIVCONFIG_ONCE))
+
+#define IS_CRYP_BUFFERSIZE(ALGO, DATAWIDTH, SIZE)                                             \
+       (((((ALGO) == CRYP_AES_CTR)) &&                                             \
+            ((((DATAWIDTH) == CRYP_DATAWIDTHUNIT_WORD) && (((SIZE) % 4U) == 0U))           || \
+             (((DATAWIDTH) == CRYP_DATAWIDTHUNIT_BYTE) && (((SIZE) % 16U) == 0U))))        || \
+         (((ALGO) == CRYP_AES_ECB) || ((ALGO) == CRYP_AES_CBC)                  || \
+          ((ALGO)== CRYP_AES_GCM_GMAC) || ((ALGO) == CRYP_AES_CCM)))
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup CRYP_Private_Constants CRYP Private Constants
+  * @{
+  */
+
+/**
+  * @}
+  */
+/* Private defines -----------------------------------------------------------*/
+/** @defgroup CRYP_Private_Defines CRYP Private Defines
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private variables ---------------------------------------------------------*/
+/** @defgroup CRYP_Private_Variables CRYP Private Variables
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+/** @defgroup CRYP_Private_Functions CRYP Private Functions
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* AES */
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_CRYP_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cryp_ex.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cryp_ex.h
new file mode 100644
index 0000000..6acf1e7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cryp_ex.h
@@ -0,0 +1,133 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_cryp_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of CRYPEx HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_CRYP_EX_H
+#define STM32G0xx_HAL_CRYP_EX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+#if defined(AES)
+
+/** @defgroup CRYPEx CRYPEx
+  * @brief CRYP Extension HAL module driver.
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/* Private types -------------------------------------------------------------*/
+/** @defgroup CRYPEx_Private_Types CRYPEx Private Types
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private variables ---------------------------------------------------------*/
+/** @defgroup CRYPEx_Private_Variables CRYPEx Private Variables
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup CRYPEx_Private_Constants CRYPEx Private Constants
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup CRYPEx_Private_Macros CRYPEx Private Macros
+  * @{
+  */
+
+/**
+ * @}
+ */
+
+/* Private functions ---------------------------------------------------------*/
+/** @defgroup CRYPEx_Private_Functions CRYPEx Private Functions
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup CRYPEx_Exported_Functions CRYPEx Exported Functions
+  * @{
+  */
+
+/** @addtogroup CRYPEx_Exported_Functions_Group1
+  * @{
+  */
+HAL_StatusTypeDef HAL_CRYPEx_AESGCM_GenerateAuthTAG(CRYP_HandleTypeDef *hcryp, uint32_t *AuthTag, uint32_t Timeout);
+HAL_StatusTypeDef HAL_CRYPEx_AESCCM_GenerateAuthTAG(CRYP_HandleTypeDef *hcryp, uint32_t *AuthTag, uint32_t Timeout);
+
+/**
+  * @}
+  */
+
+/** @addtogroup CRYPEx_Exported_Functions_Group2
+  * @{
+  */
+void  HAL_CRYPEx_EnableAutoKeyDerivation(CRYP_HandleTypeDef *hcryp);
+void  HAL_CRYPEx_DisableAutoKeyDerivation(CRYP_HandleTypeDef *hcryp);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+#endif /* AES */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_CRYP_EX_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dac.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dac.h
new file mode 100644
index 0000000..e377ab0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dac.h
@@ -0,0 +1,533 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_dac.h
+  * @author  MCD Application Team
+  * @brief   Header file of DAC HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_DAC_H
+#define STM32G0xx_HAL_DAC_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+#if defined(DAC1)
+
+/** @addtogroup DAC
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+
+/** @defgroup DAC_Exported_Types DAC Exported Types
+  * @{
+  */
+
+/**
+  * @brief  HAL State structures definition
+  */
+typedef enum
+{
+  HAL_DAC_STATE_RESET             = 0x00U,  /*!< DAC not yet initialized or disabled  */
+  HAL_DAC_STATE_READY             = 0x01U,  /*!< DAC initialized and ready for use    */
+  HAL_DAC_STATE_BUSY              = 0x02U,  /*!< DAC internal processing is ongoing   */
+  HAL_DAC_STATE_TIMEOUT           = 0x03U,  /*!< DAC timeout state                    */
+  HAL_DAC_STATE_ERROR             = 0x04U   /*!< DAC error state                      */
+
+} HAL_DAC_StateTypeDef;
+
+/**
+  * @brief  DAC handle Structure definition
+  */
+#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
+typedef struct __DAC_HandleTypeDef
+#else
+typedef struct
+#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
+{
+  DAC_TypeDef                 *Instance;     /*!< Register base address             */
+
+  __IO HAL_DAC_StateTypeDef   State;         /*!< DAC communication state           */
+
+  HAL_LockTypeDef             Lock;          /*!< DAC locking object                */
+
+  DMA_HandleTypeDef           *DMA_Handle1;  /*!< Pointer DMA handler for channel 1 */
+
+  DMA_HandleTypeDef           *DMA_Handle2;  /*!< Pointer DMA handler for channel 2 */
+
+  __IO uint32_t               ErrorCode;     /*!< DAC Error code                    */
+
+#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
+  void (* ConvCpltCallbackCh1)(struct __DAC_HandleTypeDef *hdac);
+  void (* ConvHalfCpltCallbackCh1)(struct __DAC_HandleTypeDef *hdac);
+  void (* ErrorCallbackCh1)(struct __DAC_HandleTypeDef *hdac);
+  void (* DMAUnderrunCallbackCh1)(struct __DAC_HandleTypeDef *hdac);
+  void (* ConvCpltCallbackCh2)(struct __DAC_HandleTypeDef *hdac);
+  void (* ConvHalfCpltCallbackCh2)(struct __DAC_HandleTypeDef *hdac);
+  void (* ErrorCallbackCh2)(struct __DAC_HandleTypeDef *hdac);
+  void (* DMAUnderrunCallbackCh2)(struct __DAC_HandleTypeDef *hdac);
+
+  void (* MspInitCallback)(struct __DAC_HandleTypeDef *hdac);
+  void (* MspDeInitCallback)(struct __DAC_HandleTypeDef *hdac);
+#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
+
+} DAC_HandleTypeDef;
+
+/**
+  * @brief   DAC Configuration sample and hold Channel structure definition
+  */
+typedef struct
+{
+  uint32_t DAC_SampleTime ;          /*!< Specifies the Sample time for the selected channel.
+                                          This parameter applies when DAC_SampleAndHold is DAC_SAMPLEANDHOLD_ENABLE.
+                                          This parameter must be a number between Min_Data = 0 and Max_Data = 1023 */
+
+  uint32_t DAC_HoldTime ;            /*!< Specifies the hold time for the selected channel
+                                          This parameter applies when DAC_SampleAndHold is DAC_SAMPLEANDHOLD_ENABLE.
+                                          This parameter must be a number between Min_Data = 0 and Max_Data = 1023 */
+
+  uint32_t DAC_RefreshTime ;         /*!< Specifies the refresh time for the selected channel
+                                          This parameter applies when DAC_SampleAndHold is DAC_SAMPLEANDHOLD_ENABLE.
+                                          This parameter must be a number between Min_Data = 0 and Max_Data = 255 */
+} DAC_SampleAndHoldConfTypeDef;
+
+/**
+  * @brief   DAC Configuration regular Channel structure definition
+  */
+typedef struct
+{
+  uint32_t DAC_SampleAndHold;            /*!< Specifies whether the DAC mode.
+                                              This parameter can be a value of @ref DAC_SampleAndHold */
+
+  uint32_t DAC_Trigger;                  /*!< Specifies the external trigger for the selected DAC channel.
+                                              This parameter can be a value of @ref DAC_trigger_selection */
+
+  uint32_t DAC_OutputBuffer;             /*!< Specifies whether the DAC channel output buffer is enabled or disabled.
+                                               This parameter can be a value of @ref DAC_output_buffer */
+
+  uint32_t DAC_ConnectOnChipPeripheral ; /*!< Specifies whether the DAC output is connected or not to on chip peripheral .
+                                              This parameter can be a value of @ref DAC_ConnectOnChipPeripheral */
+
+  uint32_t DAC_UserTrimming;             /*!< Specifies the trimming mode
+                                              This parameter must be a value of @ref DAC_UserTrimming
+                                              DAC_UserTrimming is either factory or user trimming */
+
+  uint32_t DAC_TrimmingValue;             /*!< Specifies the offset trimming value
+                                               i.e. when DAC_SampleAndHold is DAC_TRIMMING_USER.
+                                               This parameter must be a number between Min_Data = 1 and Max_Data = 31 */
+
+  DAC_SampleAndHoldConfTypeDef  DAC_SampleAndHoldConfig;  /*!< Sample and Hold settings */
+
+} DAC_ChannelConfTypeDef;
+
+#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  HAL DAC Callback ID enumeration definition
+  */
+typedef enum
+{
+  HAL_DAC_CH1_COMPLETE_CB_ID                 = 0x00U,  /*!< DAC CH1 Complete Callback ID      */
+  HAL_DAC_CH1_HALF_COMPLETE_CB_ID            = 0x01U,  /*!< DAC CH1 half Complete Callback ID */
+  HAL_DAC_CH1_ERROR_ID                       = 0x02U,  /*!< DAC CH1 error Callback ID         */
+  HAL_DAC_CH1_UNDERRUN_CB_ID                 = 0x03U,  /*!< DAC CH1 underrun Callback ID      */
+  HAL_DAC_CH2_COMPLETE_CB_ID                 = 0x04U,  /*!< DAC CH2 Complete Callback ID      */
+  HAL_DAC_CH2_HALF_COMPLETE_CB_ID            = 0x05U,  /*!< DAC CH2 half Complete Callback ID */
+  HAL_DAC_CH2_ERROR_ID                       = 0x06U,  /*!< DAC CH2 error Callback ID         */
+  HAL_DAC_CH2_UNDERRUN_CB_ID                 = 0x07U,  /*!< DAC CH2 underrun Callback ID      */
+  HAL_DAC_MSPINIT_CB_ID                      = 0x08U,  /*!< DAC MspInit Callback ID           */
+  HAL_DAC_MSPDEINIT_CB_ID                    = 0x09U,  /*!< DAC MspDeInit Callback ID         */
+  HAL_DAC_ALL_CB_ID                          = 0x0AU   /*!< DAC All ID                        */
+} HAL_DAC_CallbackIDTypeDef;
+
+/**
+  * @brief  HAL DAC Callback pointer definition
+  */
+typedef void (*pDAC_CallbackTypeDef)(DAC_HandleTypeDef *hdac);
+#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+
+/** @defgroup DAC_Exported_Constants DAC Exported Constants
+  * @{
+  */
+
+/** @defgroup DAC_Error_Code DAC Error Code
+  * @{
+  */
+#define  HAL_DAC_ERROR_NONE              0x00U    /*!< No error                          */
+#define  HAL_DAC_ERROR_DMAUNDERRUNCH1    0x01U    /*!< DAC channel1 DMA underrun error   */
+#define  HAL_DAC_ERROR_DMAUNDERRUNCH2    0x02U    /*!< DAC channel2 DMA underrun error   */
+#define  HAL_DAC_ERROR_DMA               0x04U    /*!< DMA error                         */
+#define  HAL_DAC_ERROR_TIMEOUT           0x08U    /*!< Timeout error                     */
+#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
+#define HAL_DAC_ERROR_INVALID_CALLBACK   0x10U    /*!< Invalid callback error            */
+#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @defgroup DAC_trigger_selection DAC trigger selection
+  * @{
+  */
+#define DAC_TRIGGER_NONE                0x00000000U                                                      /*!< Conversion is automatic once the DAC_DHRxxxx register has been loaded, and not by external trigger */
+#define DAC_TRIGGER_SOFTWARE            (DAC_CR_TEN1)                                                    /*!< Conversion started by software trigger for DAC channel */
+#define DAC_TRIGGER_T1_TRGO             (DAC_CR_TSEL1_0 | DAC_CR_TEN1)                                   /*!< TIM1 TRGO selected as external conversion trigger for DAC channel */
+#define DAC_TRIGGER_T2_TRGO             (DAC_CR_TSEL1_1 | DAC_CR_TEN1)                                   /*!< TIM2 TRGO selected as external conversion trigger for DAC channel */
+#define DAC_TRIGGER_T3_TRGO             (DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0 | DAC_CR_TEN1)                  /*!< TIM3 TRGO selected as external conversion trigger for DAC channel */
+#define DAC_TRIGGER_T6_TRGO             (DAC_CR_TSEL1_2 | DAC_CR_TSEL1_0 | DAC_CR_TEN1)                  /*!< TIM6 TRGO selected as external conversion trigger for DAC channel */
+#define DAC_TRIGGER_T7_TRGO             (DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1 | DAC_CR_TEN1)                  /*!< TIM7 TRGO selected as external conversion trigger for DAC channel */
+#define DAC_TRIGGER_T15_TRGO            (DAC_CR_TSEL1_3 | DAC_CR_TEN1)                                   /*!< TIM15 TRGO selected as external conversion trigger for DAC channel */
+#define DAC_TRIGGER_LPTIM1_OUT          (DAC_CR_TSEL1_3 | DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0 | DAC_CR_TEN1) /*!< LPTIM1_OUT selected as external conversion trigger for DAC channel */
+#define DAC_TRIGGER_LPTIM2_OUT          (DAC_CR_TSEL1_3 | DAC_CR_TSEL1_2 | DAC_CR_TEN1)                  /*!< LPTIM2_OUT selected as external conversion trigger for DAC channel */
+#define DAC_TRIGGER_EXT_IT9             (DAC_CR_TSEL1_3 | DAC_CR_TSEL1_2 | DAC_CR_TSEL1_0 | DAC_CR_TEN1) /*!< EXTI Line9 event selected as external conversion trigger for DAC channel */
+
+/**
+  * @}
+  */
+
+/** @defgroup DAC_output_buffer DAC output buffer
+  * @{
+  */
+#define DAC_OUTPUTBUFFER_ENABLE            0x00000000U
+#define DAC_OUTPUTBUFFER_DISABLE           (DAC_MCR_MODE1_1)
+
+/**
+  * @}
+  */
+
+/** @defgroup DAC_Channel_selection DAC Channel selection
+  * @{
+  */
+#define DAC_CHANNEL_1                      0x00000000U
+#define DAC_CHANNEL_2                      0x00000010U
+/**
+  * @}
+  */
+
+/** @defgroup DAC_data_alignment DAC data alignment
+  * @{
+  */
+#define DAC_ALIGN_12B_R                    0x00000000U
+#define DAC_ALIGN_12B_L                    0x00000004U
+#define DAC_ALIGN_8B_R                     0x00000008U
+
+/**
+  * @}
+  */
+
+/** @defgroup DAC_flags_definition DAC flags definition
+  * @{
+  */
+#define DAC_FLAG_DMAUDR1                   (DAC_SR_DMAUDR1)
+#define DAC_FLAG_DMAUDR2                   (DAC_SR_DMAUDR2)
+
+/**
+  * @}
+  */
+
+/** @defgroup DAC_IT_definition  DAC IT definition
+  * @{
+  */
+#define DAC_IT_DMAUDR1                   (DAC_SR_DMAUDR1)
+#define DAC_IT_DMAUDR2                   (DAC_SR_DMAUDR2)
+
+/**
+  * @}
+  */
+
+/** @defgroup DAC_ConnectOnChipPeripheral DAC ConnectOnChipPeripheral
+  * @{
+  */
+#define DAC_CHIPCONNECT_DISABLE    0x00000000U
+#define DAC_CHIPCONNECT_ENABLE     (DAC_MCR_MODE1_0)
+
+/**
+  * @}
+  */
+
+/** @defgroup DAC_UserTrimming DAC User Trimming
+  * @{
+  */
+#define DAC_TRIMMING_FACTORY        0x00000000U           /*!< Factory trimming */
+#define DAC_TRIMMING_USER           0x00000001U           /*!< User trimming */
+
+/**
+  * @}
+  */
+/** @defgroup DAC_SampleAndHold DAC power mode
+  * @{
+  */
+#define DAC_SAMPLEANDHOLD_DISABLE     0x00000000U
+#define DAC_SAMPLEANDHOLD_ENABLE      (DAC_MCR_MODE1_2)
+
+/**
+  * @}
+  */
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+
+/** @defgroup DAC_Exported_Macros DAC Exported Macros
+  * @{
+  */
+
+/** @brief Reset DAC handle state.
+  * @param  __HANDLE__ specifies the DAC handle.
+  * @retval None
+  */
+#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
+#define __HAL_DAC_RESET_HANDLE_STATE(__HANDLE__) do {                                                        \
+                                                      (__HANDLE__)->State             = HAL_DAC_STATE_RESET; \
+                                                      (__HANDLE__)->MspInitCallback   = NULL;                  \
+                                                      (__HANDLE__)->MspDeInitCallback = NULL;                  \
+                                                     } while(0)
+#else
+#define __HAL_DAC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DAC_STATE_RESET)
+#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
+
+/** @brief Enable the DAC channel.
+  * @param  __HANDLE__ specifies the DAC handle.
+  * @param  __DAC_Channel__ specifies the DAC channel
+  * @retval None
+  */
+#define __HAL_DAC_ENABLE(__HANDLE__, __DAC_Channel__) \
+  ((__HANDLE__)->Instance->CR |=  (DAC_CR_EN1 << ((__DAC_Channel__) & 0x10UL)))
+
+/** @brief Disable the DAC channel.
+  * @param  __HANDLE__ specifies the DAC handle
+  * @param  __DAC_Channel__ specifies the DAC channel.
+  * @retval None
+  */
+#define __HAL_DAC_DISABLE(__HANDLE__, __DAC_Channel__) \
+  ((__HANDLE__)->Instance->CR &=  ~(DAC_CR_EN1 << ((__DAC_Channel__) & 0x10UL)))
+
+/** @brief Set DHR12R1 alignment.
+  * @param  __ALIGNMENT__ specifies the DAC alignment
+  * @retval None
+  */
+#define DAC_DHR12R1_ALIGNMENT(__ALIGNMENT__) (0x00000008U + (__ALIGNMENT__))
+
+/** @brief  Set DHR12R2 alignment.
+  * @param  __ALIGNMENT__ specifies the DAC alignment
+  * @retval None
+  */
+#define DAC_DHR12R2_ALIGNMENT(__ALIGNMENT__) (0x00000014U + (__ALIGNMENT__))
+
+/** @brief  Set DHR12RD alignment.
+  * @param  __ALIGNMENT__ specifies the DAC alignment
+  * @retval None
+  */
+#define DAC_DHR12RD_ALIGNMENT(__ALIGNMENT__) (0x00000020U + (__ALIGNMENT__))
+
+/** @brief Enable the DAC interrupt.
+  * @param  __HANDLE__ specifies the DAC handle
+  * @param  __INTERRUPT__ specifies the DAC interrupt.
+  *          This parameter can be any combination of the following values:
+  *            @arg DAC_IT_DMAUDR1: DAC channel 1 DMA underrun interrupt
+  *            @arg DAC_IT_DMAUDR2: DAC channel 2 DMA underrun interrupt
+  * @retval None
+  */
+#define __HAL_DAC_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CR) |= (__INTERRUPT__))
+
+/** @brief Disable the DAC interrupt.
+  * @param  __HANDLE__ specifies the DAC handle
+  * @param  __INTERRUPT__ specifies the DAC interrupt.
+  *          This parameter can be any combination of the following values:
+  *            @arg DAC_IT_DMAUDR1: DAC channel 1 DMA underrun interrupt
+  *            @arg DAC_IT_DMAUDR2: DAC channel 2 DMA underrun interrupt
+  * @retval None
+  */
+#define __HAL_DAC_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CR) &= ~(__INTERRUPT__))
+
+/** @brief  Check whether the specified DAC interrupt source is enabled or not.
+  * @param __HANDLE__ DAC handle
+  * @param __INTERRUPT__ DAC interrupt source to check
+  *          This parameter can be any combination of the following values:
+  *            @arg DAC_IT_DMAUDR1: DAC channel 1 DMA underrun interrupt
+  *            @arg DAC_IT_DMAUDR2: DAC channel 2 DMA underrun interrupt
+  * @retval State of interruption (SET or RESET)
+  */
+#define __HAL_DAC_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CR & (__INTERRUPT__)) == (__INTERRUPT__))
+
+/** @brief  Get the selected DAC's flag status.
+  * @param  __HANDLE__ specifies the DAC handle.
+  * @param  __FLAG__ specifies the DAC flag to get.
+  *          This parameter can be any combination of the following values:
+  *            @arg DAC_FLAG_DMAUDR1: DAC channel 1 DMA underrun flag
+  *            @arg DAC_FLAG_DMAUDR2: DAC channel 2 DMA underrun flag
+  * @retval None
+  */
+#define __HAL_DAC_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))
+
+/** @brief  Clear the DAC's flag.
+  * @param  __HANDLE__ specifies the DAC handle.
+  * @param  __FLAG__ specifies the DAC flag to clear.
+  *          This parameter can be any combination of the following values:
+  *            @arg DAC_FLAG_DMAUDR1: DAC channel 1 DMA underrun flag
+  *            @arg DAC_FLAG_DMAUDR2: DAC channel 2 DMA underrun flag
+  * @retval None
+  */
+#define __HAL_DAC_CLEAR_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR) = (__FLAG__))
+
+/**
+  * @}
+  */
+
+/* Private macro -------------------------------------------------------------*/
+
+/** @defgroup DAC_Private_Macros DAC Private Macros
+  * @{
+  */
+#define IS_DAC_OUTPUT_BUFFER_STATE(STATE) (((STATE) == DAC_OUTPUTBUFFER_ENABLE) || \
+                                           ((STATE) == DAC_OUTPUTBUFFER_DISABLE))
+
+#define IS_DAC_CHANNEL(CHANNEL) (((CHANNEL) == DAC_CHANNEL_1) || \
+                                 ((CHANNEL) == DAC_CHANNEL_2))
+
+#define IS_DAC_ALIGN(ALIGN) (((ALIGN) == DAC_ALIGN_12B_R) || \
+                             ((ALIGN) == DAC_ALIGN_12B_L) || \
+                             ((ALIGN) == DAC_ALIGN_8B_R))
+
+#define IS_DAC_DATA(DATA) ((DATA) <= 0xFFF0U)
+
+#define IS_DAC_REFRESHTIME(TIME)   ((TIME) <= 0x000000FFU)
+
+/**
+  * @}
+  */
+
+/* Include DAC HAL Extended module */
+#include "stm32g0xx_hal_dac_ex.h"
+
+/* Exported functions --------------------------------------------------------*/
+
+/** @addtogroup DAC_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup DAC_Exported_Functions_Group1
+  * @{
+  */
+/* Initialization and de-initialization functions *****************************/
+HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac);
+HAL_StatusTypeDef HAL_DAC_DeInit(DAC_HandleTypeDef *hdac);
+void HAL_DAC_MspInit(DAC_HandleTypeDef *hdac);
+void HAL_DAC_MspDeInit(DAC_HandleTypeDef *hdac);
+
+/**
+  * @}
+  */
+
+/** @addtogroup DAC_Exported_Functions_Group2
+  * @{
+  */
+/* IO operation functions *****************************************************/
+HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel);
+HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef *hdac, uint32_t Channel);
+HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
+                                    uint32_t Alignment);
+HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel);
+
+void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac);
+
+HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data);
+
+void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac);
+void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac);
+void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac);
+void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac);
+
+#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
+/* DAC callback registering/unregistering */
+HAL_StatusTypeDef     HAL_DAC_RegisterCallback(DAC_HandleTypeDef *hdac, HAL_DAC_CallbackIDTypeDef CallbackID,
+                                               pDAC_CallbackTypeDef pCallback);
+HAL_StatusTypeDef     HAL_DAC_UnRegisterCallback(DAC_HandleTypeDef *hdac, HAL_DAC_CallbackIDTypeDef CallbackID);
+#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @addtogroup DAC_Exported_Functions_Group3
+  * @{
+  */
+/* Peripheral Control functions ***********************************************/
+uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel);
+
+HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel);
+/**
+  * @}
+  */
+
+/** @addtogroup DAC_Exported_Functions_Group4
+  * @{
+  */
+/* Peripheral State and Error functions ***************************************/
+HAL_DAC_StateTypeDef HAL_DAC_GetState(DAC_HandleTypeDef *hdac);
+uint32_t HAL_DAC_GetError(DAC_HandleTypeDef *hdac);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @defgroup DAC_Private_Functions DAC Private Functions
+  * @{
+  */
+void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma);
+void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma);
+void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* DAC1 */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+
+#endif /*STM32G0xx_HAL_DAC_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dac_ex.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dac_ex.h
new file mode 100644
index 0000000..5343ba5
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dac_ex.h
@@ -0,0 +1,231 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_dac_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of DAC HAL Extended module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_DAC_EX_H
+#define STM32G0xx_HAL_DAC_EX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+#if defined(DAC1)
+
+/** @addtogroup DACEx
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+
+/**
+  * @brief  HAL State structures definition
+  */
+
+/* Exported constants --------------------------------------------------------*/
+
+/** @defgroup DACEx_Exported_Constants DACEx Exported Constants
+  * @{
+  */
+
+/** @defgroup DACEx_lfsrunmask_triangleamplitude DACEx lfsrunmask triangle amplitude
+  * @{
+  */
+#define DAC_LFSRUNMASK_BIT0                0x00000000U                                                         /*!< Unmask DAC channel LFSR bit0 for noise wave generation */
+#define DAC_LFSRUNMASK_BITS1_0             (                                                   DAC_CR_MAMP1_0) /*!< Unmask DAC channel LFSR bit[1:0] for noise wave generation */
+#define DAC_LFSRUNMASK_BITS2_0             (                                  DAC_CR_MAMP1_1                 ) /*!< Unmask DAC channel LFSR bit[2:0] for noise wave generation */
+#define DAC_LFSRUNMASK_BITS3_0             (                                  DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Unmask DAC channel LFSR bit[3:0] for noise wave generation */
+#define DAC_LFSRUNMASK_BITS4_0             (                 DAC_CR_MAMP1_2                                  ) /*!< Unmask DAC channel LFSR bit[4:0] for noise wave generation */
+#define DAC_LFSRUNMASK_BITS5_0             (                 DAC_CR_MAMP1_2                  | DAC_CR_MAMP1_0) /*!< Unmask DAC channel LFSR bit[5:0] for noise wave generation */
+#define DAC_LFSRUNMASK_BITS6_0             (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1                 ) /*!< Unmask DAC channel LFSR bit[6:0] for noise wave generation */
+#define DAC_LFSRUNMASK_BITS7_0             (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Unmask DAC channel LFSR bit[7:0] for noise wave generation */
+#define DAC_LFSRUNMASK_BITS8_0             (DAC_CR_MAMP1_3                                                   ) /*!< Unmask DAC channel LFSR bit[8:0] for noise wave generation */
+#define DAC_LFSRUNMASK_BITS9_0             (DAC_CR_MAMP1_3                                   | DAC_CR_MAMP1_0) /*!< Unmask DAC channel LFSR bit[9:0] for noise wave generation */
+#define DAC_LFSRUNMASK_BITS10_0            (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1                 ) /*!< Unmask DAC channel LFSR bit[10:0] for noise wave generation */
+#define DAC_LFSRUNMASK_BITS11_0            (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Unmask DAC channel LFSR bit[11:0] for noise wave generation */
+#define DAC_TRIANGLEAMPLITUDE_1            0x00000000U                                                         /*!< Select max triangle amplitude of 1 */
+#define DAC_TRIANGLEAMPLITUDE_3            (                                                   DAC_CR_MAMP1_0) /*!< Select max triangle amplitude of 3 */
+#define DAC_TRIANGLEAMPLITUDE_7            (                                  DAC_CR_MAMP1_1                 ) /*!< Select max triangle amplitude of 7 */
+#define DAC_TRIANGLEAMPLITUDE_15           (                                  DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Select max triangle amplitude of 15 */
+#define DAC_TRIANGLEAMPLITUDE_31           (                 DAC_CR_MAMP1_2                                  ) /*!< Select max triangle amplitude of 31 */
+#define DAC_TRIANGLEAMPLITUDE_63           (                 DAC_CR_MAMP1_2                  | DAC_CR_MAMP1_0) /*!< Select max triangle amplitude of 63 */
+#define DAC_TRIANGLEAMPLITUDE_127          (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1                 ) /*!< Select max triangle amplitude of 127 */
+#define DAC_TRIANGLEAMPLITUDE_255          (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Select max triangle amplitude of 255 */
+#define DAC_TRIANGLEAMPLITUDE_511          (DAC_CR_MAMP1_3                                                   ) /*!< Select max triangle amplitude of 511 */
+#define DAC_TRIANGLEAMPLITUDE_1023         (DAC_CR_MAMP1_3                                   | DAC_CR_MAMP1_0) /*!< Select max triangle amplitude of 1023 */
+#define DAC_TRIANGLEAMPLITUDE_2047         (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1                 ) /*!< Select max triangle amplitude of 2047 */
+#define DAC_TRIANGLEAMPLITUDE_4095         (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Select max triangle amplitude of 4095 */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+
+
+/* Private macro -------------------------------------------------------------*/
+
+/** @defgroup DACEx_Private_Macros DACEx Private Macros
+  * @{
+  */
+#define IS_DAC_TRIGGER(TRIGGER) (((TRIGGER) == DAC_TRIGGER_NONE)       || \
+                                 ((TRIGGER) == DAC_TRIGGER_SOFTWARE)   || \
+                                 ((TRIGGER) == DAC_TRIGGER_T1_TRGO)    || \
+                                 ((TRIGGER) == DAC_TRIGGER_T2_TRGO)    || \
+                                 ((TRIGGER) == DAC_TRIGGER_T3_TRGO)    || \
+                                 ((TRIGGER) == DAC_TRIGGER_T6_TRGO)    || \
+                                 ((TRIGGER) == DAC_TRIGGER_T7_TRGO)    || \
+                                 ((TRIGGER) == DAC_TRIGGER_T15_TRGO)   || \
+                                 ((TRIGGER) == DAC_TRIGGER_LPTIM1_OUT) || \
+                                 ((TRIGGER) == DAC_TRIGGER_LPTIM2_OUT) || \
+                                 ((TRIGGER) == DAC_TRIGGER_EXT_IT9))
+
+
+#define IS_DAC_SAMPLETIME(TIME) ((TIME) <= 0x000003FFU)
+
+#define IS_DAC_HOLDTIME(TIME)   ((TIME) <= 0x000003FFU)
+
+#define IS_DAC_SAMPLEANDHOLD(MODE) (((MODE) == DAC_SAMPLEANDHOLD_DISABLE) || \
+                                    ((MODE) == DAC_SAMPLEANDHOLD_ENABLE))
+
+#define IS_DAC_TRIMMINGVALUE(TRIMMINGVALUE) ((TRIMMINGVALUE) <= 0x1FU)
+
+#define IS_DAC_NEWTRIMMINGVALUE(TRIMMINGVALUE) ((TRIMMINGVALUE) <= 0x1FU)
+
+#define IS_DAC_CHIP_CONNECTION(CONNECT) (((CONNECT) == DAC_CHIPCONNECT_DISABLE) || \
+                                         ((CONNECT) == DAC_CHIPCONNECT_ENABLE))
+
+#define IS_DAC_TRIMMING(TRIMMING) (((TRIMMING) == DAC_TRIMMING_FACTORY) || \
+                                   ((TRIMMING) == DAC_TRIMMING_USER))
+
+#define IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(VALUE) (((VALUE) == DAC_LFSRUNMASK_BIT0) || \
+                                                      ((VALUE) == DAC_LFSRUNMASK_BITS1_0) || \
+                                                      ((VALUE) == DAC_LFSRUNMASK_BITS2_0) || \
+                                                      ((VALUE) == DAC_LFSRUNMASK_BITS3_0) || \
+                                                      ((VALUE) == DAC_LFSRUNMASK_BITS4_0) || \
+                                                      ((VALUE) == DAC_LFSRUNMASK_BITS5_0) || \
+                                                      ((VALUE) == DAC_LFSRUNMASK_BITS6_0) || \
+                                                      ((VALUE) == DAC_LFSRUNMASK_BITS7_0) || \
+                                                      ((VALUE) == DAC_LFSRUNMASK_BITS8_0) || \
+                                                      ((VALUE) == DAC_LFSRUNMASK_BITS9_0) || \
+                                                      ((VALUE) == DAC_LFSRUNMASK_BITS10_0) || \
+                                                      ((VALUE) == DAC_LFSRUNMASK_BITS11_0) || \
+                                                      ((VALUE) == DAC_TRIANGLEAMPLITUDE_1) || \
+                                                      ((VALUE) == DAC_TRIANGLEAMPLITUDE_3) || \
+                                                      ((VALUE) == DAC_TRIANGLEAMPLITUDE_7) || \
+                                                      ((VALUE) == DAC_TRIANGLEAMPLITUDE_15) || \
+                                                      ((VALUE) == DAC_TRIANGLEAMPLITUDE_31) || \
+                                                      ((VALUE) == DAC_TRIANGLEAMPLITUDE_63) || \
+                                                      ((VALUE) == DAC_TRIANGLEAMPLITUDE_127) || \
+                                                      ((VALUE) == DAC_TRIANGLEAMPLITUDE_255) || \
+                                                      ((VALUE) == DAC_TRIANGLEAMPLITUDE_511) || \
+                                                      ((VALUE) == DAC_TRIANGLEAMPLITUDE_1023) || \
+                                                      ((VALUE) == DAC_TRIANGLEAMPLITUDE_2047) || \
+                                                      ((VALUE) == DAC_TRIANGLEAMPLITUDE_4095))
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/* Extended features functions ***********************************************/
+
+/** @addtogroup DACEx_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup DACEx_Exported_Functions_Group2
+  * @{
+  */
+/* IO operation functions *****************************************************/
+
+HAL_StatusTypeDef HAL_DACEx_TriangleWaveGenerate(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Amplitude);
+HAL_StatusTypeDef HAL_DACEx_NoiseWaveGenerate(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Amplitude);
+
+HAL_StatusTypeDef HAL_DACEx_DualSetValue(DAC_HandleTypeDef *hdac, uint32_t Alignment, uint32_t Data1, uint32_t Data2);
+uint32_t HAL_DACEx_DualGetValue(DAC_HandleTypeDef *hdac);
+
+void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac);
+void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac);
+void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac);
+void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac);
+
+
+/**
+  * @}
+  */
+
+/** @addtogroup DACEx_Exported_Functions_Group3
+  * @{
+  */
+/* Peripheral Control functions ***********************************************/
+
+HAL_StatusTypeDef HAL_DACEx_SelfCalibrate(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel);
+HAL_StatusTypeDef HAL_DACEx_SetUserTrimming(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel,
+                                            uint32_t NewTrimmingValue);
+uint32_t HAL_DACEx_GetTrimOffset(DAC_HandleTypeDef *hdac, uint32_t Channel);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup DACEx_Private_Functions
+  * @{
+  */
+
+/* DAC_DMAConvCpltCh2 / DAC_DMAErrorCh2 / DAC_DMAHalfConvCpltCh2 */
+/* are called by HAL_DAC_Start_DMA */
+void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma);
+void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma);
+void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* DAC1 */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /*STM32G0xx_HAL_DAC_EX_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h
new file mode 100644
index 0000000..dd1f37c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h
@@ -0,0 +1,214 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_def.h
+  * @author  MCD Application Team
+  * @brief   This file contains HAL common defines, enumeration, macros and
+  *          structures definitions.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_DEF
+#define STM32G0xx_HAL_DEF
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+#include "Legacy/stm32_hal_legacy.h"   /* Aliases file for old names compatibility */
+#include <stddef.h>
+
+/* Exported types ------------------------------------------------------------*/
+
+/**
+  * @brief  HAL Status structures definition
+  */
+typedef enum
+{
+  HAL_OK       = 0x00U,
+  HAL_ERROR    = 0x01U,
+  HAL_BUSY     = 0x02U,
+  HAL_TIMEOUT  = 0x03U
+} HAL_StatusTypeDef;
+
+/**
+  * @brief  HAL Lock structures definition
+  */
+typedef enum
+{
+  HAL_UNLOCKED = 0x00U,
+  HAL_LOCKED   = 0x01U
+} HAL_LockTypeDef;
+
+/* Exported macros -----------------------------------------------------------*/
+
+#define UNUSED(X) (void)X      /* To avoid gcc/g++ warnings */
+
+#define HAL_MAX_DELAY      0xFFFFFFFFU
+
+#define HAL_IS_BIT_SET(REG, BIT)         (((REG) & (BIT)) == (BIT))
+#define HAL_IS_BIT_CLR(REG, BIT)         (((REG) & (BIT)) == 0U)
+
+#define __HAL_LINKDMA(__HANDLE__, __PPP_DMA_FIELD__, __DMA_HANDLE__)               \
+                        do{                                                      \
+                              (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); \
+                              (__DMA_HANDLE__).Parent = (__HANDLE__);             \
+                          } while(0U)
+
+/** @brief Reset the Handles State field.
+  * @param __HANDLE__ specifies the Peripheral Handle.
+  * @note  This macro can be used for the following purpose:
+  *          - When the Handle is declared as local variable; before passing it as parameter
+  *            to HAL_PPP_Init() for the first time, it is mandatory to use this macro
+  *            to set to 0 the Handles "State" field.
+  *            Otherwise, "State" field may have any random value and the first time the function
+  *            HAL_PPP_Init() is called, the low level hardware initialization will be missed
+  *            (i.e. HAL_PPP_MspInit() will not be executed).
+  *          - When there is a need to reconfigure the low level hardware: instead of calling
+  *            HAL_PPP_DeInit() then HAL_PPP_Init(), user can make a call to this macro then HAL_PPP_Init().
+  *            In this later function, when the Handles "State" field is set to 0, it will execute the function
+  *            HAL_PPP_MspInit() which will reconfigure the low level hardware.
+  * @retval None
+  */
+#define __HAL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = 0U)
+
+#if (USE_RTOS == 1U)
+/* Reserved for future use */
+#error " USE_RTOS should be 0 in the current HAL release "
+#else
+#define __HAL_LOCK(__HANDLE__)                                           \
+                                do{                                        \
+                                    if((__HANDLE__)->Lock == HAL_LOCKED)   \
+                                    {                                      \
+                                       return HAL_BUSY;                    \
+                                    }                                      \
+                                    else                                   \
+                                    {                                      \
+                                       (__HANDLE__)->Lock = HAL_LOCKED;    \
+                                    }                                      \
+                                  }while (0U)
+
+#define __HAL_UNLOCK(__HANDLE__)                                          \
+                                  do{                                       \
+                                      (__HANDLE__)->Lock = HAL_UNLOCKED;    \
+                                    }while (0U)
+#endif /* USE_RTOS */
+
+#if defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #ifndef __weak  
+    #define __weak  __attribute__((weak))
+  #endif /* __weak */                               
+  #ifndef __packed  
+    #define __packed  __attribute__((packed))
+  #endif /* __packed */
+#elif  defined ( __GNUC__ ) && !defined (__CC_ARM) /* GNU Compiler */
+#ifndef __weak
+#define __weak   __attribute__((weak))
+#endif /* __weak */
+#ifndef __packed
+#define __packed __attribute__((__packed__))
+#endif /* __packed */
+#endif /* __GNUC__ */
+
+
+/* Macro to get variable aligned on 4-bytes, for __ICCARM__ the directive "#pragma data_alignment=4" must be used instead */
+/* GNU Compiler */
+#if defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) /* ARM Compiler V6 */
+  #ifndef __ALIGN_BEGIN
+    #define __ALIGN_BEGIN
+  #endif /* __ALIGN_BEGIN */
+  #ifndef __ALIGN_END
+    #define __ALIGN_END      __attribute__ ((aligned (4)))
+  #endif /* __ALIGN_END */
+#elif defined   (__GNUC__) && !defined (__CC_ARM)  /* GNU Compiler */
+#ifndef __ALIGN_END
+#define __ALIGN_END    __attribute__ ((aligned (4U)))
+#endif /* __ALIGN_END */
+#ifndef __ALIGN_BEGIN
+#define __ALIGN_BEGIN
+#endif /* __ALIGN_BEGIN */
+#else
+#ifndef __ALIGN_END
+#define __ALIGN_END
+#endif /* __ALIGN_END */
+#ifndef __ALIGN_BEGIN
+/* ARM Compiler */
+#if defined   (__CC_ARM)                           /* ARM Compiler V5 */
+#define __ALIGN_BEGIN    __align(4U)
+/* IAR Compiler */
+#elif defined (__ICCARM__)
+#define __ALIGN_BEGIN
+#endif /* __CC_ARM */
+#endif /* __ALIGN_BEGIN */
+#endif /* __GNUC__ */
+
+/**
+  * @brief  __RAM_FUNC definition
+  */
+#if defined ( __CC_ARM   ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))
+/* ARM Compiler V4/V5 and V6
+   --------------------------
+   RAM functions are defined using the toolchain options.
+   Functions that are executed in RAM should reside in a separate source module.
+   Using the 'Options for File' dialog you can simply change the 'Code / Const'
+   area of a module to a memory space in physical RAM.
+   Available memory areas are declared in the 'Target' tab of the 'Options for Target'
+   dialog.
+*/
+#define __RAM_FUNC
+
+#elif defined ( __ICCARM__ )
+/* ICCARM Compiler
+   ---------------
+   RAM functions are defined using a specific toolchain keyword "__ramfunc".
+*/
+#define __RAM_FUNC __ramfunc
+
+#elif defined   (  __GNUC__  )
+/* GNU Compiler
+   ------------
+  RAM functions are defined using a specific toolchain attribute
+   "__attribute__((section(".RamFunc")))".
+*/
+#define __RAM_FUNC __attribute__((section(".RamFunc")))
+
+#endif /* __CC_ARM || __ARMCC_VERSION */
+
+/**
+  * @brief  __NOINLINE definition
+  */
+#if defined ( __CC_ARM   ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)) || defined   (  __GNUC__  )
+/* ARM V4/V5 and V6 & GNU Compiler
+   ------------------------------- 
+*/
+#define __NOINLINE __attribute__ ( (noinline) )
+
+#elif defined ( __ICCARM__ )
+/* ICCARM Compiler
+   ---------------
+*/
+#define __NOINLINE _Pragma("optimize = no_inline")
+
+#endif /* __CC_ARM || __ARMCC_VERSION */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_DEF */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h
new file mode 100644
index 0000000..7fc6609
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h
@@ -0,0 +1,803 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_dma.h
+  * @author  MCD Application Team
+  * @brief   Header file of DMA HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_DMA_H
+#define STM32G0xx_HAL_DMA_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+#include "stm32g0xx_ll_dma.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup DMA
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup DMA_Exported_Types DMA Exported Types
+  * @{
+  */
+
+/**
+  * @brief  DMA Configuration Structure definition
+  */
+typedef struct
+{
+  uint32_t Request;               /*!< Specifies the request selected for the specified channel.
+                                       This parameter can be a value of @ref DMA_request */
+
+  uint32_t Direction;             /*!< Specifies if the data will be transferred from memory to peripheral,
+                                       from memory to memory or from peripheral to memory.
+                                       This parameter can be a value of @ref DMA_Data_transfer_direction */
+
+  uint32_t PeriphInc;             /*!< Specifies whether the Peripheral address register should be incremented or not.
+                                       This parameter can be a value of @ref DMA_Peripheral_incremented_mode */
+
+  uint32_t MemInc;                /*!< Specifies whether the memory address register should be incremented or not.
+                                       This parameter can be a value of @ref DMA_Memory_incremented_mode */
+
+  uint32_t PeriphDataAlignment;   /*!< Specifies the Peripheral data width.
+                                       This parameter can be a value of @ref DMA_Peripheral_data_size */
+
+  uint32_t MemDataAlignment;      /*!< Specifies the Memory data width.
+                                       This parameter can be a value of @ref DMA_Memory_data_size */
+
+  uint32_t Mode;                  /*!< Specifies the operation mode of the DMAy Channelx.
+                                       This parameter can be a value of @ref DMA_mode
+                                       @note The circular buffer mode cannot be used if the memory-to-memory
+                                             data transfer is configured on the selected Channel */
+
+  uint32_t Priority;              /*!< Specifies the software priority for the DMAy Channelx.
+                                       This parameter can be a value of @ref DMA_Priority_level */
+} DMA_InitTypeDef;
+
+/**
+  * @brief  HAL DMA State structures definition
+  */
+typedef enum
+{
+  HAL_DMA_STATE_RESET             = 0x00U,  /*!< DMA not yet initialized or disabled    */
+  HAL_DMA_STATE_READY             = 0x01U,  /*!< DMA initialized and ready for use      */
+  HAL_DMA_STATE_BUSY              = 0x02U,  /*!< DMA process is ongoing                 */
+  HAL_DMA_STATE_TIMEOUT           = 0x03U,  /*!< DMA timeout state                      */
+} HAL_DMA_StateTypeDef;
+
+/**
+  * @brief  HAL DMA Error Code structure definition
+  */
+typedef enum
+{
+  HAL_DMA_FULL_TRANSFER           = 0x00U,  /*!< Full transfer     */
+  HAL_DMA_HALF_TRANSFER           = 0x01U   /*!< Half Transfer     */
+} HAL_DMA_LevelCompleteTypeDef;
+
+/**
+  * @brief  HAL DMA Callback ID structure definition
+  */
+typedef enum
+{
+  HAL_DMA_XFER_CPLT_CB_ID          = 0x00U,  /*!< Full transfer    */
+  HAL_DMA_XFER_HALFCPLT_CB_ID      = 0x01U,  /*!< Half transfer    */
+  HAL_DMA_XFER_ERROR_CB_ID         = 0x02U,  /*!< Error            */
+  HAL_DMA_XFER_ABORT_CB_ID         = 0x03U,  /*!< Abort            */
+  HAL_DMA_XFER_ALL_CB_ID           = 0x04U   /*!< All              */
+
+} HAL_DMA_CallbackIDTypeDef;
+
+/**
+  * @brief  DMA handle Structure definition
+  */
+typedef struct __DMA_HandleTypeDef
+{
+  DMA_Channel_TypeDef             *Instance;                          /*!< Register base address                 */
+
+  DMA_InitTypeDef                 Init;                               /*!< DMA communication parameters          */
+
+  HAL_LockTypeDef                 Lock;                               /*!< DMA locking object                    */
+
+  __IO HAL_DMA_StateTypeDef       State;                              /*!< DMA transfer state                    */
+
+  void   *Parent;                                                     /*!< Parent object state                   */
+
+  void (* XferCpltCallback)(struct __DMA_HandleTypeDef *hdma);        /*!< DMA transfer complete callback        */
+
+  void (* XferHalfCpltCallback)(struct __DMA_HandleTypeDef *hdma);    /*!< DMA Half transfer complete callback   */
+
+  void (* XferErrorCallback)(struct __DMA_HandleTypeDef *hdma);       /*!< DMA transfer error callback           */
+
+  void (* XferAbortCallback)(struct __DMA_HandleTypeDef *hdma);       /*!< DMA transfer abort callback           */
+
+  __IO uint32_t                   ErrorCode;                          /*!< DMA Error code                        */
+
+#if defined(DMA2)
+  DMA_TypeDef            *DmaBaseAddress;                             /*!< DMA Channel Base Address              */
+
+#endif /* DMA2 */
+  uint32_t                        ChannelIndex;                       /*!< DMA Channel Index                     */
+
+  DMAMUX_Channel_TypeDef           *DMAmuxChannel;                    /*!< Register base address                 */
+
+  DMAMUX_ChannelStatus_TypeDef     *DMAmuxChannelStatus;              /*!< DMAMUX Channels Status Base Address   */
+
+  uint32_t                         DMAmuxChannelStatusMask;           /*!< DMAMUX Channel Status Mask            */
+
+  DMAMUX_RequestGen_TypeDef        *DMAmuxRequestGen;                 /*!< DMAMUX request generator Base Address */
+
+  DMAMUX_RequestGenStatus_TypeDef  *DMAmuxRequestGenStatus;           /*!< DMAMUX request generator Address      */
+
+  uint32_t                         DMAmuxRequestGenStatusMask;        /*!< DMAMUX request generator Status mask  */
+} DMA_HandleTypeDef;
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+
+/** @defgroup DMA_Exported_Constants DMA Exported Constants
+  * @{
+  */
+
+/** @defgroup DMA_Error_Code DMA Error Code
+  * @{
+  */
+#define HAL_DMA_ERROR_NONE           0x00000000U       /*!< No error                                */
+#define HAL_DMA_ERROR_TE             0x00000001U       /*!< Transfer error                          */
+#define HAL_DMA_ERROR_NO_XFER        0x00000004U       /*!< Abort requested with no Xfer ongoing    */
+#define HAL_DMA_ERROR_TIMEOUT        0x00000020U       /*!< Timeout error                           */
+#define HAL_DMA_ERROR_PARAM          0x00000040U       /*!< Parameter error                         */
+#define HAL_DMA_ERROR_BUSY           0x00000080U       /*!< DMA Busy error                          */
+#define HAL_DMA_ERROR_NOT_SUPPORTED  0x00000100U       /*!< Not supported mode                      */
+#define HAL_DMA_ERROR_SYNC           0x00000200U       /*!< DMAMUX sync overrun error               */
+#define HAL_DMA_ERROR_REQGEN         0x00000400U       /*!< DMAMUX request generator overrun error  */
+
+/**
+  * @}
+  */
+
+/** @defgroup DMA_request DMA request
+  * @{
+  */
+#define DMA_REQUEST_MEM2MEM          LL_DMAMUX_REQ_MEM2MEM        /*!< memory to memory transfer  */
+#define DMA_REQUEST_GENERATOR0       LL_DMAMUX_REQ_GENERATOR0     /*!< DMAMUX request generator 0 */
+#define DMA_REQUEST_GENERATOR1       LL_DMAMUX_REQ_GENERATOR1     /*!< DMAMUX request generator 1 */
+#define DMA_REQUEST_GENERATOR2       LL_DMAMUX_REQ_GENERATOR2     /*!< DMAMUX request generator 2 */
+#define DMA_REQUEST_GENERATOR3       LL_DMAMUX_REQ_GENERATOR3     /*!< DMAMUX request generator 3 */
+#define DMA_REQUEST_ADC1             LL_DMAMUX_REQ_ADC1           /*!< DMAMUX ADC1 request        */
+#if defined(AES)
+#define DMA_REQUEST_AES_IN           LL_DMAMUX_REQ_AES_IN         /*!< DMAMUX AES_IN request      */
+#define DMA_REQUEST_AES_OUT          LL_DMAMUX_REQ_AES_OUT        /*!< DMAMUX AES_OUT request     */
+#endif /* AES */
+#if defined(DAC1)
+#define DMA_REQUEST_DAC1_CH1         LL_DMAMUX_REQ_DAC1_CH1       /*!< DMAMUX DAC_CH1 request     */
+#define DMA_REQUEST_DAC1_CH2         LL_DMAMUX_REQ_DAC1_CH2       /*!< DMAMUX DAC_CH2 request     */
+#endif /* DAC1 */
+#define DMA_REQUEST_I2C1_RX          LL_DMAMUX_REQ_I2C1_RX        /*!< DMAMUX I2C1 RX request     */
+#define DMA_REQUEST_I2C1_TX          LL_DMAMUX_REQ_I2C1_TX        /*!< DMAMUX I2C1 TX request     */
+#define DMA_REQUEST_I2C2_RX          LL_DMAMUX_REQ_I2C2_RX        /*!< DMAMUX I2C2 RX request     */
+#define DMA_REQUEST_I2C2_TX          LL_DMAMUX_REQ_I2C2_TX        /*!< DMAMUX I2C2 TX request     */
+#if defined(LPUART1)
+#define DMA_REQUEST_LPUART1_RX       LL_DMAMUX_REQ_LPUART1_RX     /*!< DMAMUX LPUART1 RX request  */
+#define DMA_REQUEST_LPUART1_TX       LL_DMAMUX_REQ_LPUART1_TX     /*!< DMAMUX LPUART1 TX request  */
+#endif /* LPUART1 */
+#define DMA_REQUEST_SPI1_RX          LL_DMAMUX_REQ_SPI1_RX        /*!< DMAMUX SPI1 RX request     */
+#define DMA_REQUEST_SPI1_TX          LL_DMAMUX_REQ_SPI1_TX        /*!< DMAMUX SPI1 TX request     */
+#define DMA_REQUEST_SPI2_RX          LL_DMAMUX_REQ_SPI2_RX        /*!< DMAMUX SPI2 RX request     */
+#define DMA_REQUEST_SPI2_TX          LL_DMAMUX_REQ_SPI2_TX        /*!< DMAMUX SPI2 TX request     */
+#define DMA_REQUEST_TIM1_CH1         LL_DMAMUX_REQ_TIM1_CH1       /*!< DMAMUX TIM1 CH1 request    */
+#define DMA_REQUEST_TIM1_CH2         LL_DMAMUX_REQ_TIM1_CH2       /*!< DMAMUX TIM1 CH2 request    */
+#define DMA_REQUEST_TIM1_CH3         LL_DMAMUX_REQ_TIM1_CH3       /*!< DMAMUX TIM1 CH3 request    */
+#define DMA_REQUEST_TIM1_CH4         LL_DMAMUX_REQ_TIM1_CH4       /*!< DMAMUX TIM1 CH4 request    */
+#define DMA_REQUEST_TIM1_TRIG_COM    LL_DMAMUX_REQ_TIM1_TRIG_COM  /*!< DMAMUX TIM1 TRIG COM request */
+#define DMA_REQUEST_TIM1_UP          LL_DMAMUX_REQ_TIM1_UP        /*!< DMAMUX TIM1 UP request     */
+#if defined(TIM2)
+#define DMA_REQUEST_TIM2_CH1         LL_DMAMUX_REQ_TIM2_CH1       /*!< DMAMUX TIM2 CH1 request    */
+#define DMA_REQUEST_TIM2_CH2         LL_DMAMUX_REQ_TIM2_CH2       /*!< DMAMUX TIM2 CH2 request    */
+#define DMA_REQUEST_TIM2_CH3         LL_DMAMUX_REQ_TIM2_CH3       /*!< DMAMUX TIM2 CH3 request    */
+#define DMA_REQUEST_TIM2_CH4         LL_DMAMUX_REQ_TIM2_CH4       /*!< DMAMUX TIM2 CH4 request    */
+#define DMA_REQUEST_TIM2_TRIG        LL_DMAMUX_REQ_TIM2_TRIG      /*!< DMAMUX TIM2 TRIG request   */
+#define DMA_REQUEST_TIM2_UP          LL_DMAMUX_REQ_TIM2_UP        /*!< DMAMUX TIM2 UP request     */
+#endif /* TIM2 */
+#define DMA_REQUEST_TIM3_CH1         LL_DMAMUX_REQ_TIM3_CH1       /*!< DMAMUX TIM3 CH1 request    */
+#define DMA_REQUEST_TIM3_CH2         LL_DMAMUX_REQ_TIM3_CH2       /*!< DMAMUX TIM3 CH2 request    */
+#define DMA_REQUEST_TIM3_CH3         LL_DMAMUX_REQ_TIM3_CH3       /*!< DMAMUX TIM3 CH3 request    */
+#define DMA_REQUEST_TIM3_CH4         LL_DMAMUX_REQ_TIM3_CH4       /*!< DMAMUX TIM3 CH4 request    */
+#define DMA_REQUEST_TIM3_TRIG        LL_DMAMUX_REQ_TIM3_TRIG      /*!< DMAMUX TIM3 TRIG request   */
+#define DMA_REQUEST_TIM3_UP          LL_DMAMUX_REQ_TIM3_UP        /*!< DMAMUX TIM3 UP request     */
+#if defined(TIM6)
+#define DMA_REQUEST_TIM6_UP          LL_DMAMUX_REQ_TIM6_UP        /*!< DMAMUX TIM6 UP request     */
+#endif /* TIM6 */
+#if defined(TIM7)
+#define DMA_REQUEST_TIM7_UP          LL_DMAMUX_REQ_TIM7_UP        /*!< DMAMUX TIM7 UP request     */
+#endif /* TIM7 */
+#if defined(TIM15)
+#define DMA_REQUEST_TIM15_CH1        LL_DMAMUX_REQ_TIM15_CH1      /*!< DMAMUX TIM15 CH1 request   */
+#define DMA_REQUEST_TIM15_CH2        LL_DMAMUX_REQ_TIM15_CH2      /*!< DMAMUX TIM15 CH2 request   */
+#define DMA_REQUEST_TIM15_TRIG_COM   LL_DMAMUX_REQ_TIM15_TRIG_COM /*!< DMAMUX TIM15 TRIG COM request */
+#define DMA_REQUEST_TIM15_UP         LL_DMAMUX_REQ_TIM15_UP       /*!< DMAMUX TIM15 UP request    */
+#endif /* TIM15 */
+#define DMA_REQUEST_TIM16_CH1        LL_DMAMUX_REQ_TIM16_CH1      /*!< DMAMUX TIM16 CH1 request   */
+#define DMA_REQUEST_TIM16_COM        LL_DMAMUX_REQ_TIM16_COM      /*!< DMAMUX TIM16 COM request   */
+#define DMA_REQUEST_TIM16_UP         LL_DMAMUX_REQ_TIM16_UP       /*!< DMAMUX TIM16 UP request    */
+#define DMA_REQUEST_TIM17_CH1        LL_DMAMUX_REQ_TIM17_CH1      /*!< DMAMUX TIM17 CH1 request   */
+#define DMA_REQUEST_TIM17_COM        LL_DMAMUX_REQ_TIM17_COM      /*!< DMAMUX TIM17 COM request   */
+#define DMA_REQUEST_TIM17_UP         LL_DMAMUX_REQ_TIM17_UP       /*!< DMAMUX TIM17 UP request    */
+#define DMA_REQUEST_USART1_RX        LL_DMAMUX_REQ_USART1_RX      /*!< DMAMUX USART1 RX request  */
+#define DMA_REQUEST_USART1_TX        LL_DMAMUX_REQ_USART1_TX      /*!< DMAMUX USART1 TX request  */
+#define DMA_REQUEST_USART2_RX        LL_DMAMUX_REQ_USART2_RX      /*!< DMAMUX USART2 RX request  */
+#define DMA_REQUEST_USART2_TX        LL_DMAMUX_REQ_USART2_TX      /*!< DMAMUX USART2 TX request  */
+#if defined(USART3)
+#define DMA_REQUEST_USART3_RX        LL_DMAMUX_REQ_USART3_RX      /*!< DMAMUX USART3 RX request  */
+#define DMA_REQUEST_USART3_TX        LL_DMAMUX_REQ_USART3_TX      /*!< DMAMUX USART3 TX request  */
+#endif /* USART3 */
+#if defined(USART4)
+#define DMA_REQUEST_USART4_RX        LL_DMAMUX_REQ_USART4_RX      /*!< DMAMUX USART4 RX request  */
+#define DMA_REQUEST_USART4_TX        LL_DMAMUX_REQ_USART4_TX      /*!< DMAMUX USART4 TX request  */
+#endif /* USART4 */
+#if defined(UCPD1)
+#define DMA_REQUEST_UCPD1_RX         LL_DMAMUX_REQ_UCPD1_RX       /*!< DMAMUX UCPD1 RX request  */
+#define DMA_REQUEST_UCPD1_TX         LL_DMAMUX_REQ_UCPD1_TX       /*!< DMAMUX UCPD1 TX request  */
+#endif/* UCPD1 */
+#if defined(UCPD2)
+#define DMA_REQUEST_UCPD2_RX         LL_DMAMUX_REQ_UCPD2_RX       /*!< DMAMUX UCPD2 RX request  */
+#define DMA_REQUEST_UCPD2_TX         LL_DMAMUX_REQ_UCPD2_TX       /*!< DMAMUX UCPD2 TX request  */
+#endif /* UCPD2 */
+                                          
+#if defined(I2C3)
+#define DMA_REQUEST_I2C3_RX          LL_DMAMUX_REQ_I2C3_RX        /*!< DMAMUX I2C3 RX request  */
+#define DMA_REQUEST_I2C3_TX          LL_DMAMUX_REQ_I2C3_TX        /*!< DMAMUX I2C3 TX request  */
+#endif /* I2C3 */
+
+#if defined(LPUART2)
+#define DMA_REQUEST_LPUART2_RX       LL_DMAMUX_REQ_LPUART2_RX     /*!< DMAMUX LPUART2 RX request  */
+#define DMA_REQUEST_LPUART2_TX       LL_DMAMUX_REQ_LPUART2_TX     /*!< DMAMUX LPUART2 TX request  */
+#endif /* LPUART2 */
+
+#if defined(SPI3)
+#define DMA_REQUEST_SPI3_RX          LL_DMAMUX_REQ_SPI3_RX        /*!< DMAMUX SPI3 RX request     */
+#define DMA_REQUEST_SPI3_TX          LL_DMAMUX_REQ_SPI3_TX        /*!< DMAMUX SPI3 TX request     */
+#endif /* SPI3 */
+
+#if defined(TIM4)
+#define DMA_REQUEST_TIM4_CH1         LL_DMAMUX_REQ_TIM4_CH1       /*!< DMAMUX TIM4 CH1 request    */
+#define DMA_REQUEST_TIM4_CH2         LL_DMAMUX_REQ_TIM4_CH2       /*!< DMAMUX TIM4 CH2 request    */
+#define DMA_REQUEST_TIM4_CH3         LL_DMAMUX_REQ_TIM4_CH3       /*!< DMAMUX TIM4 CH3 request    */
+#define DMA_REQUEST_TIM4_CH4         LL_DMAMUX_REQ_TIM4_CH4       /*!< DMAMUX TIM4 CH4 request    */
+#define DMA_REQUEST_TIM4_TRIG        LL_DMAMUX_REQ_TIM4_TRIG      /*!< DMAMUX TIM4 TRIG request   */
+#define DMA_REQUEST_TIM4_UP          LL_DMAMUX_REQ_TIM4_UP        /*!< DMAMUX TIM4 UP request     */
+#endif /* TIM4 */
+
+#if defined(USART5)
+#define DMA_REQUEST_USART5_RX        LL_DMAMUX_REQ_USART5_RX      /*!< DMAMUX USART5 RX request  */
+#define DMA_REQUEST_USART5_TX        LL_DMAMUX_REQ_USART5_TX      /*!< DMAMUX USART5 TX request  */
+#endif /* USART5 */
+
+#if defined(USART6)
+#define DMA_REQUEST_USART6_RX        LL_DMAMUX_REQ_USART6_RX      /*!< DMAMUX USART6 RX request  */
+#define DMA_REQUEST_USART6_TX        LL_DMAMUX_REQ_USART6_TX      /*!< DMAMUX USART6 TX request  */
+#endif /* USART6 */
+
+
+#define DMA_MAX_REQUEST              LL_DMAMUX_MAX_REQ
+/**
+  * @}
+  */
+
+/** @defgroup DMA_Data_transfer_direction DMA Data transfer direction
+  * @{
+  */
+#define DMA_PERIPH_TO_MEMORY         LL_DMA_DIRECTION_PERIPH_TO_MEMORY  /*!< Peripheral to memory direction */
+#define DMA_MEMORY_TO_PERIPH         LL_DMA_DIRECTION_MEMORY_TO_PERIPH  /*!< Memory to peripheral direction */
+#define DMA_MEMORY_TO_MEMORY         LL_DMA_DIRECTION_MEMORY_TO_MEMORY  /*!< Memory to memory direction     */
+
+/**
+  * @}
+  */
+
+/** @defgroup DMA_Peripheral_incremented_mode DMA Peripheral incremented mode
+  * @{
+  */
+#define DMA_PINC_ENABLE              LL_DMA_PERIPH_INCREMENT            /*!< Peripheral increment mode Enable  */
+#define DMA_PINC_DISABLE             LL_DMA_PERIPH_NOINCREMENT          /*!< Peripheral increment mode Disable */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_Memory_incremented_mode DMA Memory incremented mode
+  * @{
+  */
+#define DMA_MINC_ENABLE              LL_DMA_MEMORY_INCREMENT            /*!< Memory increment mode Enable  */
+#define DMA_MINC_DISABLE             LL_DMA_MEMORY_NOINCREMENT          /*!< Memory increment mode Disable */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_Peripheral_data_size DMA Peripheral data size
+  * @{
+  */
+#define DMA_PDATAALIGN_BYTE          LL_DMA_PDATAALIGN_BYTE             /*!< Peripheral data alignment : Byte     */
+#define DMA_PDATAALIGN_HALFWORD      LL_DMA_PDATAALIGN_HALFWORD         /*!< Peripheral data alignment : HalfWord */
+#define DMA_PDATAALIGN_WORD          LL_DMA_PDATAALIGN_WORD             /*!< Peripheral data alignment : Word     */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_Memory_data_size DMA Memory data size
+  * @{
+  */
+#define DMA_MDATAALIGN_BYTE          LL_DMA_MDATAALIGN_BYTE             /*!< Memory data alignment : Byte     */
+#define DMA_MDATAALIGN_HALFWORD      LL_DMA_MDATAALIGN_HALFWORD         /*!< Memory data alignment : HalfWord */
+#define DMA_MDATAALIGN_WORD          LL_DMA_MDATAALIGN_WORD             /*!< Memory data alignment : Word     */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_mode DMA mode
+  * @{
+  */
+#define DMA_NORMAL                   LL_DMA_MODE_NORMAL                 /*!< Normal mode    */
+#define DMA_CIRCULAR                 LL_DMA_MODE_CIRCULAR               /*!< Circular mode  */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_Priority_level DMA Priority level
+  * @{
+  */
+#define DMA_PRIORITY_LOW             LL_DMA_PRIORITY_LOW                /*!< Priority level : Low       */
+#define DMA_PRIORITY_MEDIUM          LL_DMA_PRIORITY_MEDIUM             /*!< Priority level : Medium    */
+#define DMA_PRIORITY_HIGH            LL_DMA_PRIORITY_HIGH               /*!< Priority level : High      */
+#define DMA_PRIORITY_VERY_HIGH       LL_DMA_PRIORITY_VERYHIGH           /*!< Priority level : Very_High */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_interrupt_enable_definitions DMA interrupt enable definitions
+  * @{
+  */
+#define DMA_IT_TC                    DMA_CCR_TCIE                       /*!< Transfer Complete interrupt      */
+#define DMA_IT_HT                    DMA_CCR_HTIE                       /*!< Half Transfer Complete interrupt */
+#define DMA_IT_TE                    DMA_CCR_TEIE                       /*!< Transfer Error interrupt         */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_flag_definitions DMA flag definitions
+  * @{
+  */
+
+#define DMA_FLAG_GI1                 DMA_ISR_GIF1                       /*!< Global Interrupt flag for Channel 1  */
+#define DMA_FLAG_TC1                 DMA_ISR_TCIF1                      /*!< Transfer Complete flag for Channel 1 */
+#define DMA_FLAG_HT1                 DMA_ISR_HTIF1                      /*!< Half Transfer flag for Channel 1     */
+#define DMA_FLAG_TE1                 DMA_ISR_TEIF1                      /*!< Transfer Error flag for Channel 1    */
+#define DMA_FLAG_GI2                 DMA_ISR_GIF2                       /*!< Global Interrupt flag for Channel 2  */
+#define DMA_FLAG_TC2                 DMA_ISR_TCIF2                      /*!< Transfer Complete flag for Channel 2 */
+#define DMA_FLAG_HT2                 DMA_ISR_HTIF2                      /*!< Half Transfer flag for Channel 2     */
+#define DMA_FLAG_TE2                 DMA_ISR_TEIF2                      /*!< Transfer Error flag for Channel 2    */
+#define DMA_FLAG_GI3                 DMA_ISR_GIF3                       /*!< Global Interrupt flag for Channel 3  */
+#define DMA_FLAG_TC3                 DMA_ISR_TCIF3                      /*!< Transfer Complete flag for Channel 3 */
+#define DMA_FLAG_HT3                 DMA_ISR_HTIF3                      /*!< Half Transfer flag for Channel 3     */
+#define DMA_FLAG_TE3                 DMA_ISR_TEIF3                      /*!< Transfer Error flag for Channel 3    */
+#define DMA_FLAG_GI4                 DMA_ISR_GIF4                       /*!< Global Interrupt flag for Channel 4  */
+#define DMA_FLAG_TC4                 DMA_ISR_TCIF4                      /*!< Transfer Complete flag for Channel 4 */
+#define DMA_FLAG_HT4                 DMA_ISR_HTIF4                      /*!< Half Transfer flag for Channel 4     */
+#define DMA_FLAG_TE4                 DMA_ISR_TEIF4                      /*!< Transfer Error flag for Channel 4    */
+#define DMA_FLAG_GI5                 DMA_ISR_GIF5                       /*!< Global Interrupt flag for Channel 5  */
+#define DMA_FLAG_TC5                 DMA_ISR_TCIF5                      /*!< Transfer Complete flag for Channel 5 */
+#define DMA_FLAG_HT5                 DMA_ISR_HTIF5                      /*!< Half Transfer flag for Channel 5     */
+#define DMA_FLAG_TE5                 DMA_ISR_TEIF5                      /*!< Transfer Error for Channel 5         */
+#if defined(DMA1_Channel6)
+#define DMA_FLAG_GI6                 DMA_ISR_GIF6                       /*!< Global Interrupt flag for Channel 6  */
+#define DMA_FLAG_TC6                 DMA_ISR_TCIF6                      /*!< Transfer Complete flag for Channel 6 */
+#define DMA_FLAG_HT6                 DMA_ISR_HTIF6                      /*!< Half Transfer flag for Channel 6     */
+#define DMA_FLAG_TE6                 DMA_ISR_TEIF6                      /*!< Transfer Error flag for Channel 6    */
+#endif /* DMA1_Channel6 */
+#if defined(DMA1_Channel7)
+#define DMA_FLAG_GI7                 DMA_ISR_GIF7                       /*!< Global Interrupt flag for Channel 7  */
+#define DMA_FLAG_TC7                 DMA_ISR_TCIF7                      /*!< Transfer Complete flag for Channel 7 */
+#define DMA_FLAG_HT7                 DMA_ISR_HTIF7                      /*!< Half Transfer flag for Channel 7     */
+#define DMA_FLAG_TE7                 DMA_ISR_TEIF7                      /*!< Transfer Error flag for Channel 7    */
+#endif /* DMA1_Channel7 */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup DMA_Exported_Macros DMA Exported Macros
+  * @{
+  */
+
+/** @brief  Reset DMA handle state
+  * @param __HANDLE__ DMA handle
+  * @retval None
+  */
+#define __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET)
+
+/**
+  * @brief  Enable the specified DMA Channel.
+  * @param __HANDLE__ DMA handle
+  * @retval None
+  */
+#define __HAL_DMA_ENABLE(__HANDLE__)        ((__HANDLE__)->Instance->CCR |=  DMA_CCR_EN)
+
+/**
+  * @brief  Disable the specified DMA Channel.
+  * @param __HANDLE__ DMA handle
+  * @retval None
+  */
+#define __HAL_DMA_DISABLE(__HANDLE__)       ((__HANDLE__)->Instance->CCR &=  ~DMA_CCR_EN)
+
+/**
+  * @brief  Return the current DMA Channel transfer complete flag.
+  * @param __HANDLE__ DMA handle
+  * @retval The specified transfer complete flag index.
+  */
+#if defined(DMA2)
+#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) \
+(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TC1 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_TC1 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TC2 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_TC2 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TC3 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_TC3 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TC4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_TC4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TC5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel5))? DMA_FLAG_TC5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TC6 :\
+   DMA_FLAG_TC7)
+#else /* DMA1 */
+#if   defined(DMA1_Channel7)
+#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) \
+(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TC1 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TC2 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TC3 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TC4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TC5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TC6 :\
+   DMA_FLAG_TC7)
+#else
+#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) \
+(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TC1 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TC2 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TC3 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TC4 :\
+   DMA_FLAG_TC5)
+#endif /* DMA1_Channel8 */
+#endif /* DMA2 */
+
+/**
+  * @brief  Return the current DMA Channel half transfer complete flag.
+  * @param __HANDLE__ DMA handle
+  * @retval The specified half transfer complete flag index.
+  */
+#if defined(DMA2)
+#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__) \
+(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_HT1 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_HT1 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_HT2 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_HT2 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_HT3 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_HT3 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_HT4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_HT4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_HT5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel5))? DMA_FLAG_HT5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_HT6 :\
+   DMA_FLAG_HT7)
+#else /* DMA1 */
+#if   defined(DMA1_Channel7)
+#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__) \
+(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_HT1 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_HT2 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_HT3 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_HT4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_HT5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_HT6 :\
+   DMA_FLAG_HT7)
+#else
+#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__) \
+(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_HT1 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_HT2 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_HT3 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_HT4 :\
+   DMA_FLAG_HT5)
+#endif /* DMA1_Channel8 */
+#endif /* DMA2 */
+
+/**
+  * @brief  Return the current DMA Channel transfer error flag.
+  * @param  __HANDLE__ DMA handle
+  * @retval The specified transfer error flag index.
+  */
+#if defined(DMA2)
+#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__) \
+(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TE1 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_TE1 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TE2 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_TE2 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TE3 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_TE3 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TE4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_TE4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TE5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel5))? DMA_FLAG_TE5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TE6 :\
+   DMA_FLAG_TE7)
+#else /* DMA1 */
+#if   defined(DMA1_Channel7)
+#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__) \
+(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TE1 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TE2 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TE3 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TE4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TE5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TE6 :\
+   DMA_FLAG_TE7)
+#else
+#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__) \
+(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TE1 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TE2 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TE3 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TE4 :\
+   DMA_FLAG_TE5)
+#endif /* DMA1_Channel8 */
+#endif /* DMA2 */
+
+/**
+  * @brief  Return the current DMA Channel Global interrupt flag.
+  * @param  __HANDLE__ DMA handle
+  * @retval The specified transfer error flag index.
+  */
+#if defined(DMA2)
+#define __HAL_DMA_GET_GI_FLAG_INDEX(__HANDLE__) \
+(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_GI1 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_GI1 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_GI2 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_GI2 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_GI3 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_GI3 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_GI4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_GI4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_GI5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel5))? DMA_FLAG_GI5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_GI6 :\
+   DMA_FLAG_GI7)
+#else /* DMA1 */
+#if   defined(DMA1_Channel7)
+#define __HAL_DMA_GET_GI_FLAG_INDEX(__HANDLE__) \
+(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_GI1 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_GI2 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_GI3 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_GI4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_GI5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_GI6 :\
+   DMA_FLAG_GI7)
+#else
+#define __HAL_DMA_GET_GI_FLAG_INDEX(__HANDLE__) \
+(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_GI1 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_GI2 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_GI3 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_GI4 :\
+   DMA_FLAG_GI5)
+#endif /* DMA1_Channel8 */
+#endif /* DMA2 */
+
+/**
+  * @brief  Get the DMA Channel pending flags.
+  * @param  __HANDLE__ DMA handle
+  * @param  __FLAG__ Get the specified flag.
+  *          This parameter can be any combination of the following values:
+  *            @arg DMA_FLAG_TCx:  Transfer complete flag
+  *            @arg DMA_FLAG_HTx:  Half transfer complete flag
+  *            @arg DMA_FLAG_TEx:  Transfer error flag
+  *            @arg DMA_FLAG_GIx:  Global interrupt flag
+  *         Where x can be 1 to max Channel supported by the product to select the DMA Channel flag.
+  * @retval The state of FLAG (SET or RESET).
+  */
+#if defined(DMA2)
+#define __HAL_DMA_GET_FLAG(__HANDLE__, __FLAG__) (((uint32_t)((__HANDLE__)->Instance) > ((uint32_t)DMA1_Channel7))? \
+ (DMA2->ISR & (__FLAG__)) : (DMA1->ISR & (__FLAG__)))
+#else /* DMA1 */
+#define __HAL_DMA_GET_FLAG(__HANDLE__, __FLAG__)  (DMA1->ISR & (__FLAG__))
+#endif /* DMA2 */
+
+/**
+  * @brief  Clear the DMA Channel pending flags.
+  * @param  __HANDLE__ DMA handle
+  * @param  __FLAG__ specifies the flag to clear.
+  *          This parameter can be any combination of the following values:
+  *            @arg DMA_FLAG_TCx:  Transfer complete flag
+  *            @arg DMA_FLAG_HTx:  Half transfer complete flag
+  *            @arg DMA_FLAG_TEx:  Transfer error flag
+  *            @arg DMA_FLAG_GIx:  Global interrupt flag
+  *         Where x can be 1 to max Channel supported by the product to select the DMA Channel flag.
+  * @retval None
+  */
+#if defined(DMA2)
+#define __HAL_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__) (((uint32_t)((__HANDLE__)->Instance) > ((uint32_t)DMA1_Channel7))? \
+ (DMA2->IFCR = (__FLAG__)) : (DMA1->IFCR = (__FLAG__)))
+#else /* DMA1 */
+#define __HAL_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__) (DMA1->IFCR |= (__FLAG__))
+#endif /* DMA2 */
+
+/**
+  * @brief  Enable the specified DMA Channel interrupts.
+  * @param  __HANDLE__ DMA handle
+  * @param __INTERRUPT__ specifies the DMA interrupt sources to be enabled or disabled.
+  *          This parameter can be any combination of the following values:
+  *            @arg DMA_IT_TC:  Transfer complete interrupt mask
+  *            @arg DMA_IT_HT:  Half transfer complete interrupt mask
+  *            @arg DMA_IT_TE:  Transfer error interrupt mask
+  * @retval None
+  */
+#define __HAL_DMA_ENABLE_IT(__HANDLE__, __INTERRUPT__)   ((__HANDLE__)->Instance->CCR |= (__INTERRUPT__))
+
+/**
+  * @brief  Disable the specified DMA Channel interrupts.
+  * @param  __HANDLE__ DMA handle
+  * @param __INTERRUPT__ specifies the DMA interrupt sources to be enabled or disabled.
+  *          This parameter can be any combination of the following values:
+  *            @arg DMA_IT_TC:  Transfer complete interrupt mask
+  *            @arg DMA_IT_HT:  Half transfer complete interrupt mask
+  *            @arg DMA_IT_TE:  Transfer error interrupt mask
+  * @retval None
+  */
+#define __HAL_DMA_DISABLE_IT(__HANDLE__, __INTERRUPT__)  ((__HANDLE__)->Instance->CCR &= ~(__INTERRUPT__))
+
+/**
+  * @brief  Check whether the specified DMA Channel interrupt is enabled or disabled.
+  * @param  __HANDLE__ DMA handle
+  * @param  __INTERRUPT__ specifies the DMA interrupt source to check.
+  *          This parameter can be one of the following values:
+  *            @arg DMA_IT_TC:  Transfer complete interrupt mask
+  *            @arg DMA_IT_HT:  Half transfer complete interrupt mask
+  *            @arg DMA_IT_TE:  Transfer error interrupt mask
+  * @retval The state of DMA_IT (SET or RESET).
+  */
+#define __HAL_DMA_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)  (((__HANDLE__)->Instance->CCR & (__INTERRUPT__)))
+
+/**
+  * @brief  Returns the number of remaining data units in the current DMA Channel transfer.
+  * @param  __HANDLE__ DMA handle
+  * @retval The number of remaining data units in the current DMA Channel transfer.
+  */
+#define __HAL_DMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNDTR)
+
+/**
+  * @}
+  */
+
+/* Include DMA HAL Extension module */
+#include "stm32g0xx_hal_dma_ex.h"
+
+/* Exported functions --------------------------------------------------------*/
+
+/** @addtogroup DMA_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup DMA_Exported_Functions_Group1
+  * @{
+  */
+/* Initialization and de-initialization functions *****************************/
+HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma);
+HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma);
+/**
+  * @}
+  */
+
+/** @addtogroup DMA_Exported_Functions_Group2
+  * @{
+  */
+/* IO operation functions *****************************************************/
+HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);
+HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);
+HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma);
+HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma);
+HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout);
+void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma);
+HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma));
+HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID);
+
+/**
+  * @}
+  */
+
+/** @addtogroup DMA_Exported_Functions_Group3
+  * @{
+  */
+/* Peripheral State and Error functions ***************************************/
+HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma);
+uint32_t             HAL_DMA_GetError(DMA_HandleTypeDef *hdma);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup DMA_Private_Macros DMA Private Macros
+  * @{
+  */
+
+#define IS_DMA_DIRECTION(DIRECTION)             (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || \
+                                                 ((DIRECTION) == DMA_MEMORY_TO_PERIPH)  || \
+                                                 ((DIRECTION) == DMA_MEMORY_TO_MEMORY))
+
+#define IS_DMA_BUFFER_SIZE(SIZE)                (((SIZE) >= 0x1U) && ((SIZE) < DMA_CNDTR_NDT))
+
+#define IS_DMA_PERIPHERAL_INC_STATE(STATE)      (((STATE) == DMA_PINC_ENABLE) || \
+                                                 ((STATE) == DMA_PINC_DISABLE))
+
+#define IS_DMA_MEMORY_INC_STATE(STATE)          (((STATE) == DMA_MINC_ENABLE)  || \
+                                                 ((STATE) == DMA_MINC_DISABLE))
+
+#define IS_DMA_ALL_REQUEST(REQUEST)             ((REQUEST) <= DMA_MAX_REQUEST)
+
+#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE)       (((SIZE) == DMA_PDATAALIGN_BYTE)     || \
+                                                 ((SIZE) == DMA_PDATAALIGN_HALFWORD) || \
+                                                 ((SIZE) == DMA_PDATAALIGN_WORD))
+
+#define IS_DMA_MEMORY_DATA_SIZE(SIZE)           (((SIZE) == DMA_MDATAALIGN_BYTE)     || \
+                                                 ((SIZE) == DMA_MDATAALIGN_HALFWORD) || \
+                                                 ((SIZE) == DMA_MDATAALIGN_WORD ))
+
+#define IS_DMA_MODE(MODE)                       (((MODE) == DMA_NORMAL )  || \
+                                                 ((MODE) == DMA_CIRCULAR))
+
+#define IS_DMA_PRIORITY(PRIORITY)               (((PRIORITY) == DMA_PRIORITY_LOW )   || \
+                                                 ((PRIORITY) == DMA_PRIORITY_MEDIUM) || \
+                                                 ((PRIORITY) == DMA_PRIORITY_HIGH)   || \
+                                                 ((PRIORITY) == DMA_PRIORITY_VERY_HIGH))
+
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_DMA_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h
new file mode 100644
index 0000000..c737f3d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h
@@ -0,0 +1,280 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_dma_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of DMA HAL extension module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_DMA_EX_H
+#define STM32G0xx_HAL_DMA_EX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+#include "stm32g0xx_ll_dmamux.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup DMAEx
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup DMAEx_Exported_Types DMAEx Exported Types
+  * @{
+  */
+
+/**
+  * @brief  HAL DMAMUX Synchronization configuration structure definition
+  */
+typedef struct
+{
+  uint32_t SyncSignalID;        /*!< Specifies the synchronization signal gating the DMA request in periodic mode.
+                                  This parameter can be a value of @ref DMAEx_DMAMUX_SyncSignalID_selection */
+
+  uint32_t SyncPolarity;        /*!< Specifies the polarity of the signal on which the DMA request is synchronized.
+                                  This parameter can be a value of @ref DMAEx_DMAMUX_SyncPolarity_selection */
+
+  FunctionalState SyncEnable;   /*!< Specifies if the synchronization shall be enabled or disabled
+                                  This parameter can take the value ENABLE or DISABLE */
+
+  FunctionalState EventEnable;  /*!< Specifies if an event shall be generated once the RequestNumber is reached.
+                                  This parameter can take the value ENABLE or DISABLE */
+
+  uint32_t RequestNumber;       /*!< Specifies the number of DMA request that will be authorized after a sync event
+                                  This parameter must be a number between Min_Data = 1 and Max_Data = 32 */
+
+
+} HAL_DMA_MuxSyncConfigTypeDef;
+
+
+/**
+  * @brief  HAL DMAMUX request generator parameters structure definition
+  */
+typedef struct
+{
+  uint32_t SignalID;            /*!< Specifies the ID of the signal used for DMAMUX request generator
+                                  This parameter can be a value of @ref DMAEx_DMAMUX_SignalGeneratorID_selection */
+
+  uint32_t Polarity;            /*!< Specifies the polarity of the signal on which the request is generated.
+                                  This parameter can be a value of @ref DMAEx_DMAMUX_RequestGeneneratorPolarity_selection */
+
+  uint32_t RequestNumber;       /*!< Specifies the number of DMA request that will be generated after a signal event
+                                  This parameter must be a number between Min_Data = 1 and Max_Data = 32 */
+
+} HAL_DMA_MuxRequestGeneratorConfigTypeDef;
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup DMAEx_Exported_Constants DMAEx Exported Constants
+  * @{
+  */
+
+/** @defgroup DMAEx_DMAMUX_SyncSignalID_selection DMAMUX SyncSignalID selection
+  * @{
+  */
+#define HAL_DMAMUX1_SYNC_EXTI0            LL_DMAMUX_SYNC_EXTI_LINE0      /*!< Synchronization signal from EXTI Line0  */
+#define HAL_DMAMUX1_SYNC_EXTI1            LL_DMAMUX_SYNC_EXTI_LINE1      /*!< Synchronization signal from EXTI Line1  */
+#define HAL_DMAMUX1_SYNC_EXTI2            LL_DMAMUX_SYNC_EXTI_LINE2      /*!< Synchronization signal from EXTI Line2  */
+#define HAL_DMAMUX1_SYNC_EXTI3            LL_DMAMUX_SYNC_EXTI_LINE3      /*!< Synchronization signal from EXTI Line3  */
+#define HAL_DMAMUX1_SYNC_EXTI4            LL_DMAMUX_SYNC_EXTI_LINE4      /*!< Synchronization signal from EXTI Line4  */
+#define HAL_DMAMUX1_SYNC_EXTI5            LL_DMAMUX_SYNC_EXTI_LINE5      /*!< Synchronization signal from EXTI Line5  */
+#define HAL_DMAMUX1_SYNC_EXTI6            LL_DMAMUX_SYNC_EXTI_LINE6      /*!< Synchronization signal from EXTI Line6  */
+#define HAL_DMAMUX1_SYNC_EXTI7            LL_DMAMUX_SYNC_EXTI_LINE7      /*!< Synchronization signal from EXTI Line7  */
+#define HAL_DMAMUX1_SYNC_EXTI8            LL_DMAMUX_SYNC_EXTI_LINE8      /*!< Synchronization signal from EXTI Line8  */
+#define HAL_DMAMUX1_SYNC_EXTI9            LL_DMAMUX_SYNC_EXTI_LINE9      /*!< Synchronization signal from EXTI Line9  */
+#define HAL_DMAMUX1_SYNC_EXTI10           LL_DMAMUX_SYNC_EXTI_LINE10     /*!< Synchronization signal from EXTI Line10  */
+#define HAL_DMAMUX1_SYNC_EXTI11           LL_DMAMUX_SYNC_EXTI_LINE11     /*!< Synchronization signal from EXTI Line11  */
+#define HAL_DMAMUX1_SYNC_EXTI12           LL_DMAMUX_SYNC_EXTI_LINE12     /*!< Synchronization signal from EXTI Line12  */
+#define HAL_DMAMUX1_SYNC_EXTI13           LL_DMAMUX_SYNC_EXTI_LINE13     /*!< Synchronization signal from EXTI Line1 3 */
+#define HAL_DMAMUX1_SYNC_EXTI14           LL_DMAMUX_SYNC_EXTI_LINE14     /*!< Synchronization signal from EXTI Line1 4 */
+#define HAL_DMAMUX1_SYNC_EXTI15           LL_DMAMUX_SYNC_EXTI_LINE15     /*!< Synchronization signal from EXTI Line1 5 */
+#define HAL_DMAMUX1_SYNC_DMAMUX1_CH0_EVT  LL_DMAMUX_SYNC_DMAMUX_CH0      /*!< Synchronization signal from DMAMUX channel0 Event */
+#define HAL_DMAMUX1_SYNC_DMAMUX1_CH1_EVT  LL_DMAMUX_SYNC_DMAMUX_CH1      /*!< Synchronization signal from DMAMUX channel1 Event */
+#define HAL_DMAMUX1_SYNC_DMAMUX1_CH2_EVT  LL_DMAMUX_SYNC_DMAMUX_CH2      /*!< Synchronization signal from DMAMUX channel2 Event */
+#define HAL_DMAMUX1_SYNC_DMAMUX1_CH3_EVT  LL_DMAMUX_SYNC_DMAMUX_CH3      /*!< Synchronization signal from DMAMUX channel3 Event */
+#if defined(LPTIM1)
+#define HAL_DMAMUX1_SYNC_LPTIM1_OUT       LL_DMAMUX_SYNC_LPTIM1_OUT      /*!< Synchronization signal from LPTIM1 Output */
+#endif /* LPTIM1 */
+#if defined(LPTIM2)
+#define HAL_DMAMUX1_SYNC_LPTIM2_OUT       LL_DMAMUX_SYNC_LPTIM2_OUT      /*!< Synchronization signal from LPTIM2 Output */
+#endif /* LPTIM2 */
+#define HAL_DMAMUX1_SYNC_TIM14_OC         LL_DMAMUX_SYNC_TIM14_OC        /*!< Synchronization signal from TIM14 OC */
+
+#define HAL_DMAMUX1_MAX_SYNC              HAL_DMAMUX1_SYNC_TIM14_OC
+/**
+  * @}
+  */
+
+/** @defgroup DMAEx_DMAMUX_SyncPolarity_selection DMAMUX SyncPolarity selection
+  * @{
+  */
+#define HAL_DMAMUX_SYNC_NO_EVENT          LL_DMAMUX_SYNC_NO_EVENT               /*!< block synchronization events                       */
+#define HAL_DMAMUX_SYNC_RISING            LL_DMAMUX_SYNC_POL_RISING             /*!< synchronize with rising edge events                */
+#define HAL_DMAMUX_SYNC_FALLING           LL_DMAMUX_SYNC_POL_FALLING            /*!< synchronize with falling edge events               */
+#define HAL_DMAMUX_SYNC_RISING_FALLING    LL_DMAMUX_SYNC_POL_RISING_FALLING     /*!< synchronize with rising and falling edge events    */
+
+/**
+  * @}
+  */
+
+/** @defgroup DMAEx_DMAMUX_SignalGeneratorID_selection DMAMUX SignalGeneratorID selection
+  * @{
+  */
+#define HAL_DMAMUX1_REQ_GEN_EXTI0            LL_DMAMUX_REQ_GEN_EXTI_LINE0    /*!< Request signal generation from EXTI Line0  */
+#define HAL_DMAMUX1_REQ_GEN_EXTI1            LL_DMAMUX_REQ_GEN_EXTI_LINE1    /*!< Request signal generation from EXTI Line1  */
+#define HAL_DMAMUX1_REQ_GEN_EXTI2            LL_DMAMUX_REQ_GEN_EXTI_LINE2    /*!< Request signal generation from EXTI Line2  */
+#define HAL_DMAMUX1_REQ_GEN_EXTI3            LL_DMAMUX_REQ_GEN_EXTI_LINE3    /*!< Request signal generation from EXTI Line3  */
+#define HAL_DMAMUX1_REQ_GEN_EXTI4            LL_DMAMUX_REQ_GEN_EXTI_LINE4    /*!< Request signal generation from EXTI Line4  */
+#define HAL_DMAMUX1_REQ_GEN_EXTI5            LL_DMAMUX_REQ_GEN_EXTI_LINE5    /*!< Request signal generation from EXTI Line5  */
+#define HAL_DMAMUX1_REQ_GEN_EXTI6            LL_DMAMUX_REQ_GEN_EXTI_LINE6    /*!< Request signal generation from EXTI Line6  */
+#define HAL_DMAMUX1_REQ_GEN_EXTI7            LL_DMAMUX_REQ_GEN_EXTI_LINE7    /*!< Request signal generation from EXTI Line7  */
+#define HAL_DMAMUX1_REQ_GEN_EXTI8            LL_DMAMUX_REQ_GEN_EXTI_LINE8    /*!< Request signal generation from EXTI Line8  */
+#define HAL_DMAMUX1_REQ_GEN_EXTI9            LL_DMAMUX_REQ_GEN_EXTI_LINE9    /*!< Request signal generation from EXTI Line9  */
+#define HAL_DMAMUX1_REQ_GEN_EXTI10           LL_DMAMUX_REQ_GEN_EXTI_LINE10   /*!< Request signal generation from EXTI Line10 */
+#define HAL_DMAMUX1_REQ_GEN_EXTI11           LL_DMAMUX_REQ_GEN_EXTI_LINE11   /*!< Request signal generation from EXTI Line11 */
+#define HAL_DMAMUX1_REQ_GEN_EXTI12           LL_DMAMUX_REQ_GEN_EXTI_LINE12   /*!< Request signal generation from EXTI Line12 */
+#define HAL_DMAMUX1_REQ_GEN_EXTI13           LL_DMAMUX_REQ_GEN_EXTI_LINE13   /*!< Request signal generation from EXTI Line13 */
+#define HAL_DMAMUX1_REQ_GEN_EXTI14           LL_DMAMUX_REQ_GEN_EXTI_LINE14   /*!< Request signal generation from EXTI Line14 */
+#define HAL_DMAMUX1_REQ_GEN_EXTI15           LL_DMAMUX_REQ_GEN_EXTI_LINE15   /*!< Request signal generation from EXTI Line15 */
+#define HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT  LL_DMAMUX_REQ_GEN_DMAMUX_CH0    /*!< Request signal generation from DMAMUX channel0 Event */
+#define HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT  LL_DMAMUX_REQ_GEN_DMAMUX_CH1    /*!< Request signal generation from DMAMUX channel1 Event */
+#define HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT  LL_DMAMUX_REQ_GEN_DMAMUX_CH2    /*!< Request signal generation from DMAMUX channel2 Event */
+#define HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH3_EVT  LL_DMAMUX_REQ_GEN_DMAMUX_CH3    /*!< Request signal generation from DMAMUX channel3 Event */
+#if defined(LPTIM1)
+#define HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT       LL_DMAMUX_REQ_GEN_LPTIM1_OUT    /*!< Request signal generation from LPTIM1 Output */
+#endif /* LPTIM1 */
+#if defined(LPTIM2)
+#define HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT       LL_DMAMUX_REQ_GEN_LPTIM2_OUT    /*!< Request signal generation from LPTIM2 Output */
+#endif /* LPTIM2 */
+#define HAL_DMAMUX1_REQ_GEN_TIM14_OC         LL_DMAMUX_REQ_GEN_TIM14_OC      /*!< Request signal generation from TIM14 OC */
+
+#define HAL_DMAMUX1_MAX_REQ_GEN              HAL_DMAMUX1_REQ_GEN_TIM14_OC
+/**
+  * @}
+  */
+
+/** @defgroup DMAEx_DMAMUX_RequestGeneneratorPolarity_selection DMAMUX RequestGeneneratorPolarity selection
+  * @{
+  */
+#define HAL_DMAMUX_REQ_GEN_NO_EVENT       LL_DMAMUX_REQ_GEN_NO_EVENT            /*!< block request generator events                     */
+#define HAL_DMAMUX_REQ_GEN_RISING         LL_DMAMUX_REQ_GEN_POL_RISING          /*!< generate request on rising edge events             */
+#define HAL_DMAMUX_REQ_GEN_FALLING        LL_DMAMUX_REQ_GEN_POL_FALLING         /*!< generate request on falling edge events            */
+#define HAL_DMAMUX_REQ_GEN_RISING_FALLING LL_DMAMUX_REQ_GEN_POL_RISING_FALLING  /*!< generate request on rising and falling edge events */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup DMAEx_Exported_Functions
+  * @{
+  */
+
+/* IO operation functions *****************************************************/
+/** @addtogroup DMAEx_Exported_Functions_Group1
+  * @{
+  */
+
+/* ------------------------- REQUEST -----------------------------------------*/
+HAL_StatusTypeDef HAL_DMAEx_ConfigMuxRequestGenerator(DMA_HandleTypeDef *hdma,
+                                                      HAL_DMA_MuxRequestGeneratorConfigTypeDef *pRequestGeneratorConfig);
+HAL_StatusTypeDef HAL_DMAEx_EnableMuxRequestGenerator(DMA_HandleTypeDef *hdma);
+HAL_StatusTypeDef HAL_DMAEx_DisableMuxRequestGenerator(DMA_HandleTypeDef *hdma);
+/* -------------------------------------------------------------------------- */
+
+/* ------------------------- SYNCHRO -----------------------------------------*/
+HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig);
+/* -------------------------------------------------------------------------- */
+
+void              HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup DMAEx_Private_Macros DMAEx Private Macros
+  * @brief    DMAEx private macros
+ * @{
+ */
+
+#define IS_DMAMUX_SYNC_SIGNAL_ID(SIGNAL_ID)             (((SIGNAL_ID) == HAL_DMAMUX1_SYNC_EXTI0) || \
+                                                         (((SIGNAL_ID) >= HAL_DMAMUX1_SYNC_EXTI1) && \
+                                                          ((SIGNAL_ID) <= HAL_DMAMUX1_MAX_SYNC)))
+
+#define IS_DMAMUX_SYNC_REQUEST_NUMBER(REQUEST_NUMBER)   (((REQUEST_NUMBER) > 0U) && ((REQUEST_NUMBER) <= 32U))
+
+#define IS_DMAMUX_SYNC_POLARITY(POLARITY)               (((POLARITY) == HAL_DMAMUX_SYNC_NO_EVENT) || \
+                                                         ((POLARITY) == HAL_DMAMUX_SYNC_RISING)   || \
+                                                         ((POLARITY) == HAL_DMAMUX_SYNC_FALLING)  || \
+                                                         ((POLARITY) == HAL_DMAMUX_SYNC_RISING_FALLING))
+
+#define IS_DMAMUX_SYNC_STATE(SYNC)                      (((SYNC) == DISABLE)   || ((SYNC) == ENABLE))
+
+#define IS_DMAMUX_SYNC_EVENT(EVENT)                     (((EVENT) == DISABLE)   || \
+                                                         ((EVENT) == ENABLE))
+
+#define IS_DMAMUX_REQUEST_GEN_SIGNAL_ID(SIGNAL_ID)      (((SIGNAL_ID) == HAL_DMAMUX1_REQ_GEN_EXTI0) || \
+                                                         (((SIGNAL_ID) >= HAL_DMAMUX1_REQ_GEN_EXTI1) && \
+                                                          ((SIGNAL_ID) <= HAL_DMAMUX1_MAX_REQ_GEN)))
+
+#define IS_DMAMUX_REQUEST_GEN_REQUEST_NUMBER(REQUEST_NUMBER) (((REQUEST_NUMBER) > 0U) && ((REQUEST_NUMBER) <= 32U))
+
+#define IS_DMAMUX_REQUEST_GEN_POLARITY(POLARITY)        (((POLARITY) == HAL_DMAMUX_REQ_GEN_NO_EVENT)|| \
+                                                         ((POLARITY) == HAL_DMAMUX_REQ_GEN_RISING)  || \
+                                                         ((POLARITY) == HAL_DMAMUX_REQ_GEN_FALLING) || \
+                                                         ((POLARITY) == HAL_DMAMUX_REQ_GEN_RISING_FALLING))
+
+/**
+  * @}
+  */
+
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_DMA_EX_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h
new file mode 100644
index 0000000..96c6904
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h
@@ -0,0 +1,389 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_exti.h
+  * @author  MCD Application Team
+  * @brief   Header file of EXTI HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_EXTI_H
+#define STM32G0xx_HAL_EXTI_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup EXTI EXTI
+  * @brief EXTI HAL module driver
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+
+/** @defgroup EXTI_Exported_Types EXTI Exported Types
+  * @{
+  */
+typedef enum
+{
+  HAL_EXTI_COMMON_CB_ID          = 0x00U,
+  HAL_EXTI_RISING_CB_ID          = 0x01U,
+  HAL_EXTI_FALLING_CB_ID         = 0x02U,
+} EXTI_CallbackIDTypeDef;
+
+
+/**
+  * @brief  EXTI Handle structure definition
+  */
+typedef struct
+{
+  uint32_t Line;                    /*!<  Exti line number */
+  void (* RisingCallback)(void);    /*!<  Exti rising callback */
+  void (* FallingCallback)(void);   /*!<  Exti falling callback */
+} EXTI_HandleTypeDef;
+
+/**
+  * @brief  EXTI Configuration structure definition
+  */
+typedef struct
+{
+  uint32_t Line;      /*!< The Exti line to be configured. This parameter
+                           can be a value of @ref EXTI_Line */
+  uint32_t Mode;      /*!< The Exit Mode to be configured for a core.
+                           This parameter can be a combination of @ref EXTI_Mode */
+  uint32_t Trigger;   /*!< The Exti Trigger to be configured. This parameter
+                           can be a value of @ref EXTI_Trigger */
+  uint32_t GPIOSel;   /*!< The Exti GPIO multiplexer selection to be configured.
+                           This parameter is only possible for line 0 to 15. It
+                           can be a value of @ref EXTI_GPIOSel */
+} EXTI_ConfigTypeDef;
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup EXTI_Exported_Constants EXTI Exported Constants
+  * @{
+  */
+
+/** @defgroup EXTI_Line  EXTI Line
+  * @{
+  */
+#define EXTI_LINE_0                         (EXTI_GPIO     | EXTI_REG1 | 0x00u)
+#define EXTI_LINE_1                         (EXTI_GPIO     | EXTI_REG1 | 0x01u)
+#define EXTI_LINE_2                         (EXTI_GPIO     | EXTI_REG1 | 0x02u)
+#define EXTI_LINE_3                         (EXTI_GPIO     | EXTI_REG1 | 0x03u)
+#define EXTI_LINE_4                         (EXTI_GPIO     | EXTI_REG1 | 0x04u)
+#define EXTI_LINE_5                         (EXTI_GPIO     | EXTI_REG1 | 0x05u)
+#define EXTI_LINE_6                         (EXTI_GPIO     | EXTI_REG1 | 0x06u)
+#define EXTI_LINE_7                         (EXTI_GPIO     | EXTI_REG1 | 0x07u)
+#define EXTI_LINE_8                         (EXTI_GPIO     | EXTI_REG1 | 0x08u)
+#define EXTI_LINE_9                         (EXTI_GPIO     | EXTI_REG1 | 0x09u)
+#define EXTI_LINE_10                        (EXTI_GPIO     | EXTI_REG1 | 0x0Au)
+#define EXTI_LINE_11                        (EXTI_GPIO     | EXTI_REG1 | 0x0Bu)
+#define EXTI_LINE_12                        (EXTI_GPIO     | EXTI_REG1 | 0x0Cu)
+#define EXTI_LINE_13                        (EXTI_GPIO     | EXTI_REG1 | 0x0Du)
+#define EXTI_LINE_14                        (EXTI_GPIO     | EXTI_REG1 | 0x0Eu)
+#define EXTI_LINE_15                        (EXTI_GPIO     | EXTI_REG1 | 0x0Fu)
+#define EXTI_LINE_16                        (EXTI_CONFIG   | EXTI_REG1 | 0x10u)
+#if defined(COMP1)
+#define EXTI_LINE_17                        (EXTI_CONFIG   | EXTI_REG1 | 0x11u)
+#else
+#define EXTI_LINE_17                        (EXTI_RESERVED | EXTI_REG1 | 0x11u)
+#endif /* COMP1 */
+#if defined(COMP2)
+#define EXTI_LINE_18                        (EXTI_CONFIG   | EXTI_REG1 | 0x12u)
+#else
+#define EXTI_LINE_18                        (EXTI_RESERVED | EXTI_REG1 | 0x12u)
+#endif /* COMP2 */
+#define EXTI_LINE_19                        (EXTI_DIRECT   | EXTI_REG1 | 0x13u)
+#if defined(COMP3)
+#define EXTI_LINE_20                        (EXTI_CONFIG   | EXTI_REG1 | 0x14u)
+#else
+#define EXTI_LINE_20                        (EXTI_RESERVED | EXTI_REG1 | 0x14u)
+#endif /* COMP3 */
+#define EXTI_LINE_21                        (EXTI_DIRECT   | EXTI_REG1 | 0x15u)
+#if defined(RCC_CCIPR_I2C2SEL)
+#define EXTI_LINE_22                        (EXTI_DIRECT   | EXTI_REG1 | 0x16u)
+#else
+#define EXTI_LINE_22                        (EXTI_RESERVED | EXTI_REG1 | 0x16u)
+#endif /* RCC_CCIPR_I2C2SEL */
+#define EXTI_LINE_23                        (EXTI_DIRECT   | EXTI_REG1 | 0x17u)
+#if defined(RCC_CCIPR_USART3SEL)
+#define EXTI_LINE_24                        (EXTI_DIRECT   | EXTI_REG1 | 0x18u)
+#else
+#define EXTI_LINE_24                        (EXTI_RESERVED | EXTI_REG1 | 0x18u)
+#endif /* RCC_CCIPR_USART3SEL */
+#define EXTI_LINE_25                        (EXTI_DIRECT   | EXTI_REG1 | 0x19u)
+#if defined(RCC_CCIPR_USART2SEL)
+#define EXTI_LINE_26                        (EXTI_DIRECT   | EXTI_REG1 | 0x1Au)
+#else
+#define EXTI_LINE_26                        (EXTI_RESERVED | EXTI_REG1 | 0x1Au)
+#endif /* RCC_CCIPR_USART2SEL */
+#if defined(CEC)
+#define EXTI_LINE_27                        (EXTI_DIRECT   | EXTI_REG1 | 0x1Bu)
+#else
+#define EXTI_LINE_27                        (EXTI_RESERVED | EXTI_REG1 | 0x1Bu)
+#endif /* CEC */
+#if defined(LPUART1)
+#define EXTI_LINE_28                        (EXTI_DIRECT   | EXTI_REG1 | 0x1Cu)
+#else
+#define EXTI_LINE_28                        (EXTI_RESERVED | EXTI_REG1 | 0x1Cu)
+#endif /* LPUART1 */
+#if defined(LPTIM1)
+#define EXTI_LINE_29                        (EXTI_DIRECT   | EXTI_REG1 | 0x1Du)
+#else
+#define EXTI_LINE_29                        (EXTI_RESERVED | EXTI_REG1 | 0x1Du)
+#endif /* LPTIM1 */
+#if defined(LPTIM2)
+#define EXTI_LINE_30                        (EXTI_DIRECT   | EXTI_REG1 | 0x1Eu)
+#else
+#define EXTI_LINE_30                        (EXTI_RESERVED | EXTI_REG1 | 0x1Eu)
+#endif /* LPTIM2 */
+#define EXTI_LINE_31                        (EXTI_DIRECT   | EXTI_REG1 | 0x1Fu)
+#if defined(UCPD1)
+#define EXTI_LINE_32                        (EXTI_DIRECT   | EXTI_REG2 | 0x00u)
+#else
+#define EXTI_LINE_32                        (EXTI_RESERVED | EXTI_REG2 | 0x00u)
+#endif /* UCPD1 */
+#if defined(UCPD2)
+#define EXTI_LINE_33                        (EXTI_DIRECT   | EXTI_REG2 | 0x01u)
+#else
+#define EXTI_LINE_33                        (EXTI_RESERVED | EXTI_REG2 | 0x01u)
+#endif /* UCPD2 */ 
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx)
+#define EXTI_LINE_34                        (EXTI_CONFIG   | EXTI_REG2 | 0x02u)
+#else
+#define EXTI_LINE_34                        (EXTI_RESERVED | EXTI_REG2 | 0x02u)
+#endif /* STM32G0C1xx || STM32G0B1xx */
+#if defined(LPUART2)
+#define EXTI_LINE_35                        (EXTI_DIRECT   | EXTI_REG2 | 0x03u)
+#else
+#define EXTI_LINE_35                        (EXTI_RESERVED | EXTI_REG2 | 0x03u)
+#endif /* LPUART2 */
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+#define EXTI_LINE_36                        (EXTI_DIRECT | EXTI_REG2 | 0x04u)
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+/**
+  * @}
+  */
+
+/** @defgroup EXTI_Mode  EXTI Mode
+  * @{
+  */
+#define EXTI_MODE_NONE                      0x00000000u
+#define EXTI_MODE_INTERRUPT                 0x00000001u
+#define EXTI_MODE_EVENT                     0x00000002u
+/**
+  * @}
+  */
+
+/** @defgroup EXTI_Trigger  EXTI Trigger
+  * @{
+  */
+#define EXTI_TRIGGER_NONE                   0x00000000u
+#define EXTI_TRIGGER_RISING                 0x00000001u
+#define EXTI_TRIGGER_FALLING                0x00000002u
+#define EXTI_TRIGGER_RISING_FALLING         (EXTI_TRIGGER_RISING | EXTI_TRIGGER_FALLING)
+/**
+  * @}
+  */
+
+/** @defgroup EXTI_GPIOSel  EXTI GPIOSel
+  * @brief
+  * @{
+  */
+#define EXTI_GPIOA                          0x00000000u
+#define EXTI_GPIOB                          0x00000001u
+#define EXTI_GPIOC                          0x00000002u
+#define EXTI_GPIOD                          0x00000003u
+#if defined(GPIOE)
+#define EXTI_GPIOE                          0x00000004u
+#endif /* GPIOE */
+#define EXTI_GPIOF                          0x00000005u
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup EXTI_Exported_Macros EXTI Exported Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private constants --------------------------------------------------------*/
+/** @defgroup EXTI_Private_Constants EXTI Private Constants
+  * @{
+  */
+/**
+  * @brief  EXTI Line property definition
+  */
+#define EXTI_PROPERTY_SHIFT                  24u
+#define EXTI_DIRECT                         (0x01uL << EXTI_PROPERTY_SHIFT)
+#define EXTI_CONFIG                         (0x02uL << EXTI_PROPERTY_SHIFT)
+#define EXTI_GPIO                           ((0x04uL << EXTI_PROPERTY_SHIFT) | EXTI_CONFIG)
+#define EXTI_RESERVED                       (0x08uL << EXTI_PROPERTY_SHIFT)
+#define EXTI_PROPERTY_MASK                  (EXTI_DIRECT | EXTI_CONFIG | EXTI_GPIO)
+
+/**
+  * @brief  EXTI Register and bit usage
+  */
+#define EXTI_REG_SHIFT                      16u
+#define EXTI_REG1                           (0x00uL << EXTI_REG_SHIFT)
+#define EXTI_REG2                           (0x01uL << EXTI_REG_SHIFT)
+#define EXTI_REG_MASK                       (EXTI_REG1 | EXTI_REG2)
+#define EXTI_PIN_MASK                       0x0000001Fu
+
+/**
+  * @brief  EXTI Mask for interrupt & event mode
+  */
+#define EXTI_MODE_MASK                      (EXTI_MODE_EVENT | EXTI_MODE_INTERRUPT)
+
+/**
+  * @brief  EXTI Mask for trigger possibilities
+  */
+#define EXTI_TRIGGER_MASK                   (EXTI_TRIGGER_RISING | EXTI_TRIGGER_FALLING)
+
+/**
+  * @brief  EXTI Line number
+  */
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx)
+#define EXTI_LINE_NB                        37uL
+#elif defined(STM32G0B0xx)
+#define EXTI_LINE_NB                        37uL
+#elif defined(STM32G081xx) || defined(STM32G071xx)
+#define EXTI_LINE_NB                        34uL
+#elif defined(STM32G070xx)
+#define EXTI_LINE_NB                        34uL
+#elif defined(STM32G041xx) || defined(STM32G031xx)
+#define EXTI_LINE_NB                        32uL
+#else
+#define EXTI_LINE_NB                        32uL
+#endif /* STM32G0C1xx || STM32G0B1xx */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup EXTI_Private_Macros EXTI Private Macros
+  * @{
+  */
+#define IS_EXTI_LINE(__EXTI_LINE__)     ((((__EXTI_LINE__) & ~(EXTI_PROPERTY_MASK | EXTI_REG_MASK | EXTI_PIN_MASK)) == 0x00u) && \
+                                        ((((__EXTI_LINE__) & EXTI_PROPERTY_MASK) == EXTI_DIRECT)   || \
+                                         (((__EXTI_LINE__) & EXTI_PROPERTY_MASK) == EXTI_CONFIG)   || \
+                                         (((__EXTI_LINE__) & EXTI_PROPERTY_MASK) == EXTI_GPIO))    && \
+                                         (((__EXTI_LINE__) & (EXTI_REG_MASK | EXTI_PIN_MASK))      < \
+                                         (((EXTI_LINE_NB / 32u) << EXTI_REG_SHIFT) | (EXTI_LINE_NB % 32u))))
+
+#define IS_EXTI_MODE(__MODE__)          ((((__MODE__) & EXTI_MODE_MASK) != 0x00u) && \
+                                         (((__MODE__) & ~EXTI_MODE_MASK) == 0x00u))
+
+#define IS_EXTI_TRIGGER(__EXTI_LINE__)  (((__EXTI_LINE__) & ~EXTI_TRIGGER_MASK) == 0x00u)
+
+#define IS_EXTI_PENDING_EDGE(__EXTI_LINE__)  (((__EXTI_LINE__) == EXTI_TRIGGER_RISING) || \
+                                              ((__EXTI_LINE__) == EXTI_TRIGGER_FALLING))
+
+#define IS_EXTI_CONFIG_LINE(__EXTI_LINE__)   (((__EXTI_LINE__) & EXTI_CONFIG) != 0x00u)
+
+#if defined(GPIOE)
+#define IS_EXTI_GPIO_PORT(__PORT__)     (((__PORT__) == EXTI_GPIOA) || \
+                                         ((__PORT__) == EXTI_GPIOB) || \
+                                         ((__PORT__) == EXTI_GPIOC) || \
+                                         ((__PORT__) == EXTI_GPIOD) || \
+                                         ((__PORT__) == EXTI_GPIOE) || \
+                                         ((__PORT__) == EXTI_GPIOF))
+#else
+#define IS_EXTI_GPIO_PORT(__PORT__)     (((__PORT__) == EXTI_GPIOA) || \
+                                         ((__PORT__) == EXTI_GPIOB) || \
+                                         ((__PORT__) == EXTI_GPIOC) || \
+                                         ((__PORT__) == EXTI_GPIOD) || \
+                                         ((__PORT__) == EXTI_GPIOF))
+#endif /* GPIOE */
+
+#define IS_EXTI_GPIO_PIN(__PIN__)       ((__PIN__) < 16u)
+
+/**
+  * @}
+  */
+
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup EXTI_Exported_Functions EXTI Exported Functions
+  * @brief    EXTI Exported Functions
+  * @{
+  */
+
+/** @defgroup EXTI_Exported_Functions_Group1 Configuration functions
+  * @brief    Configuration functions
+  * @{
+  */
+/* Configuration functions ****************************************************/
+HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig);
+HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig);
+HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *hexti);
+HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void));
+HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine);
+/**
+  * @}
+  */
+
+/** @defgroup EXTI_Exported_Functions_Group2 IO operation functions
+  * @brief    IO operation functions
+  * @{
+  */
+/* IO operation functions *****************************************************/
+void              HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti);
+uint32_t          HAL_EXTI_GetPending(EXTI_HandleTypeDef *hexti, uint32_t Edge);
+void              HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge);
+void              HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *hexti);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_EXTI_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_fdcan.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_fdcan.h
new file mode 100644
index 0000000..9a80a20
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_fdcan.h
@@ -0,0 +1,1438 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_fdcan.h
+  * @author  MCD Application Team
+  * @brief   Header file of FDCAN HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_FDCAN_H
+#define STM32G0xx_HAL_FDCAN_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+#if defined(FDCAN1)
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup FDCAN
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup FDCAN_Exported_Types FDCAN Exported Types
+  * @{
+  */
+
+/**
+  * @brief HAL State structures definition
+  */
+typedef enum
+{
+  HAL_FDCAN_STATE_RESET      = 0x00U, /*!< FDCAN not yet initialized or disabled */
+  HAL_FDCAN_STATE_READY      = 0x01U, /*!< FDCAN initialized and ready for use   */
+  HAL_FDCAN_STATE_BUSY       = 0x02U, /*!< FDCAN process is ongoing              */
+  HAL_FDCAN_STATE_ERROR      = 0x03U  /*!< FDCAN error state                     */
+} HAL_FDCAN_StateTypeDef;
+
+/**
+  * @brief FDCAN Init structure definition
+  */
+typedef struct
+{
+  uint32_t ClockDivider;                 /*!< Specifies the FDCAN kernel clock divider.
+                                              The clock is common to all FDCAN instances.
+                                              This parameter is applied only at initialisation of
+                                              first FDCAN instance.
+                                              This parameter can be a value of @ref FDCAN_clock_divider.   */
+
+  uint32_t FrameFormat;                  /*!< Specifies the FDCAN frame format.
+                                              This parameter can be a value of @ref FDCAN_frame_format     */
+
+  uint32_t Mode;                         /*!< Specifies the FDCAN mode.
+                                              This parameter can be a value of @ref FDCAN_operating_mode   */
+
+  FunctionalState AutoRetransmission;    /*!< Enable or disable the automatic retransmission mode.
+                                              This parameter can be set to ENABLE or DISABLE               */
+
+  FunctionalState TransmitPause;         /*!< Enable or disable the Transmit Pause feature.
+                                              This parameter can be set to ENABLE or DISABLE               */
+
+  FunctionalState ProtocolException;      /*!< Enable or disable the Protocol Exception Handling.
+                                              This parameter can be set to ENABLE or DISABLE               */
+
+  uint32_t NominalPrescaler;             /*!< Specifies the value by which the oscillator frequency is
+                                              divided for generating the nominal bit time quanta.
+                                              This parameter must be a number between 1 and 512            */
+
+  uint32_t NominalSyncJumpWidth;         /*!< Specifies the maximum number of time quanta the FDCAN
+                                              hardware is allowed to lengthen or shorten a bit to perform
+                                              resynchronization.
+                                              This parameter must be a number between 1 and 128            */
+
+  uint32_t NominalTimeSeg1;              /*!< Specifies the number of time quanta in Bit Segment 1.
+                                              This parameter must be a number between 2 and 256            */
+
+  uint32_t NominalTimeSeg2;              /*!< Specifies the number of time quanta in Bit Segment 2.
+                                              This parameter must be a number between 2 and 128            */
+
+  uint32_t DataPrescaler;                /*!< Specifies the value by which the oscillator frequency is
+                                              divided for generating the data bit time quanta.
+                                              This parameter must be a number between 1 and 32             */
+
+  uint32_t DataSyncJumpWidth;            /*!< Specifies the maximum number of time quanta the FDCAN
+                                              hardware is allowed to lengthen or shorten a data bit to
+                                              perform resynchronization.
+                                              This parameter must be a number between 1 and 16             */
+
+  uint32_t DataTimeSeg1;                 /*!< Specifies the number of time quanta in Data Bit Segment 1.
+                                              This parameter must be a number between 1 and 32             */
+
+  uint32_t DataTimeSeg2;                 /*!< Specifies the number of time quanta in Data Bit Segment 2.
+                                              This parameter must be a number between 1 and 16             */
+
+  uint32_t StdFiltersNbr;                /*!< Specifies the number of standard Message ID filters.
+                                              This parameter must be a number between 0 and 28             */
+
+  uint32_t ExtFiltersNbr;                /*!< Specifies the number of extended Message ID filters.
+                                              This parameter must be a number between 0 and 8             */
+
+  uint32_t TxFifoQueueMode;              /*!< Tx FIFO/Queue Mode selection.
+                                              This parameter can be a value of @ref FDCAN_txFifoQueue_Mode */
+
+} FDCAN_InitTypeDef;
+
+/**
+  * @brief  FDCAN filter structure definition
+  */
+typedef struct
+{
+  uint32_t IdType;           /*!< Specifies the identifier type.
+                                  This parameter can be a value of @ref FDCAN_id_type       */
+
+  uint32_t FilterIndex;      /*!< Specifies the filter which will be initialized.
+                                  This parameter must be a number between:
+                                   - 0 and (SRAMCAN_FLS_NBR-1), if IdType is FDCAN_STANDARD_ID
+                                   - 0 and (SRAMCAN_FLE_NBR-1), if IdType is FDCAN_EXTENDED_ID */
+
+  uint32_t FilterType;       /*!< Specifies the filter type.
+                                  This parameter can be a value of @ref FDCAN_filter_type.
+                                  The value FDCAN_FILTER_RANGE_NO_EIDM is permitted
+                                  only when IdType is FDCAN_EXTENDED_ID.                    */
+
+  uint32_t FilterConfig;     /*!< Specifies the filter configuration.
+                                  This parameter can be a value of @ref FDCAN_filter_config */
+
+  uint32_t FilterID1;        /*!< Specifies the filter identification 1.
+                                  This parameter must be a number between:
+                                   - 0 and 0x7FF, if IdType is FDCAN_STANDARD_ID
+                                   - 0 and 0x1FFFFFFF, if IdType is FDCAN_EXTENDED_ID       */
+
+  uint32_t FilterID2;        /*!< Specifies the filter identification 2.
+                                  This parameter must be a number between:
+                                   - 0 and 0x7FF, if IdType is FDCAN_STANDARD_ID
+                                   - 0 and 0x1FFFFFFF, if IdType is FDCAN_EXTENDED_ID       */
+
+} FDCAN_FilterTypeDef;
+
+/**
+  * @brief  FDCAN Tx header structure definition
+  */
+typedef struct
+{
+  uint32_t Identifier;          /*!< Specifies the identifier.
+                                     This parameter must be a number between:
+                                      - 0 and 0x7FF, if IdType is FDCAN_STANDARD_ID
+                                      - 0 and 0x1FFFFFFF, if IdType is FDCAN_EXTENDED_ID               */
+
+  uint32_t IdType;              /*!< Specifies the identifier type for the message that will be
+                                     transmitted.
+                                     This parameter can be a value of @ref FDCAN_id_type               */
+
+  uint32_t TxFrameType;         /*!< Specifies the frame type of the message that will be transmitted.
+                                     This parameter can be a value of @ref FDCAN_frame_type            */
+
+  uint32_t DataLength;          /*!< Specifies the length of the frame that will be transmitted.
+                                      This parameter can be a value of @ref FDCAN_data_length_code     */
+
+  uint32_t ErrorStateIndicator; /*!< Specifies the error state indicator.
+                                     This parameter can be a value of @ref FDCAN_error_state_indicator */
+
+  uint32_t BitRateSwitch;       /*!< Specifies whether the Tx frame will be transmitted with or without
+                                     bit rate switching.
+                                     This parameter can be a value of @ref FDCAN_bit_rate_switching    */
+
+  uint32_t FDFormat;            /*!< Specifies whether the Tx frame will be transmitted in classic or
+                                     FD format.
+                                     This parameter can be a value of @ref FDCAN_format                */
+
+  uint32_t TxEventFifoControl;  /*!< Specifies the event FIFO control.
+                                     This parameter can be a value of @ref FDCAN_EFC                   */
+
+  uint32_t MessageMarker;       /*!< Specifies the message marker to be copied into Tx Event FIFO
+                                     element for identification of Tx message status.
+                                     This parameter must be a number between 0 and 0xFF                */
+
+} FDCAN_TxHeaderTypeDef;
+
+/**
+  * @brief  FDCAN Rx header structure definition
+  */
+typedef struct
+{
+  uint32_t Identifier;            /*!< Specifies the identifier.
+                                       This parameter must be a number between:
+                                        - 0 and 0x7FF, if IdType is FDCAN_STANDARD_ID
+                                        - 0 and 0x1FFFFFFF, if IdType is FDCAN_EXTENDED_ID               */
+
+  uint32_t IdType;                /*!< Specifies the identifier type of the received message.
+                                       This parameter can be a value of @ref FDCAN_id_type               */
+
+  uint32_t RxFrameType;           /*!< Specifies the the received message frame type.
+                                       This parameter can be a value of @ref FDCAN_frame_type            */
+
+  uint32_t DataLength;            /*!< Specifies the received frame length.
+                                        This parameter can be a value of @ref FDCAN_data_length_code     */
+
+  uint32_t ErrorStateIndicator;   /*!< Specifies the error state indicator.
+                                       This parameter can be a value of @ref FDCAN_error_state_indicator */
+
+  uint32_t BitRateSwitch;         /*!< Specifies whether the Rx frame is received with or without bit
+                                       rate switching.
+                                       This parameter can be a value of @ref FDCAN_bit_rate_switching    */
+
+  uint32_t FDFormat;              /*!< Specifies whether the Rx frame is received in classic or FD
+                                       format.
+                                       This parameter can be a value of @ref FDCAN_format                */
+
+  uint32_t RxTimestamp;           /*!< Specifies the timestamp counter value captured on start of frame
+                                       reception.
+                                       This parameter must be a number between 0 and 0xFFFF              */
+
+  uint32_t FilterIndex;           /*!< Specifies the index of matching Rx acceptance filter element.
+                                       This parameter must be a number between:
+                                        - 0 and (SRAMCAN_FLS_NBR-1), if IdType is FDCAN_STANDARD_ID
+                                        - 0 and (SRAMCAN_FLE_NBR-1), if IdType is FDCAN_EXTENDED_ID */
+
+  uint32_t IsFilterMatchingFrame; /*!< Specifies whether the accepted frame did not match any Rx filter.
+                                         Acceptance of non-matching frames may be enabled via
+                                         HAL_FDCAN_ConfigGlobalFilter().
+                                         This parameter can be 0 or 1                                    */
+
+} FDCAN_RxHeaderTypeDef;
+
+/**
+  * @brief  FDCAN Tx event FIFO structure definition
+  */
+typedef struct
+{
+  uint32_t Identifier;          /*!< Specifies the identifier.
+                                     This parameter must be a number between:
+                                      - 0 and 0x7FF, if IdType is FDCAN_STANDARD_ID
+                                      - 0 and 0x1FFFFFFF, if IdType is FDCAN_EXTENDED_ID               */
+
+  uint32_t IdType;              /*!< Specifies the identifier type for the transmitted message.
+                                     This parameter can be a value of @ref FDCAN_id_type               */
+
+  uint32_t TxFrameType;         /*!< Specifies the frame type of the transmitted message.
+                                     This parameter can be a value of @ref FDCAN_frame_type            */
+
+  uint32_t DataLength;          /*!< Specifies the length of the transmitted frame.
+                                     This parameter can be a value of @ref FDCAN_data_length_code      */
+
+  uint32_t ErrorStateIndicator; /*!< Specifies the error state indicator.
+                                     This parameter can be a value of @ref FDCAN_error_state_indicator */
+
+  uint32_t BitRateSwitch;       /*!< Specifies whether the Tx frame is transmitted with or without bit
+                                     rate switching.
+                                     This parameter can be a value of @ref FDCAN_bit_rate_switching    */
+
+  uint32_t FDFormat;            /*!< Specifies whether the Tx frame is transmitted in classic or FD
+                                     format.
+                                     This parameter can be a value of @ref FDCAN_format                */
+
+  uint32_t TxTimestamp;         /*!< Specifies the timestamp counter value captured on start of frame
+                                     transmission.
+                                     This parameter must be a number between 0 and 0xFFFF              */
+
+  uint32_t MessageMarker;       /*!< Specifies the message marker copied into Tx Event FIFO element
+                                     for identification of Tx message status.
+                                     This parameter must be a number between 0 and 0xFF                */
+
+  uint32_t EventType;           /*!< Specifies the event type.
+                                     This parameter can be a value of @ref FDCAN_event_type            */
+
+} FDCAN_TxEventFifoTypeDef;
+
+/**
+  * @brief  FDCAN High Priority Message Status structure definition
+  */
+typedef struct
+{
+  uint32_t FilterList;     /*!< Specifies the filter list of the matching filter element.
+                                This parameter can be:
+                                 - 0 : Standard Filter List
+                                 - 1 : Extended Filter List                                */
+
+  uint32_t FilterIndex;    /*!< Specifies the index of matching filter element.
+                                This parameter can be a number between:
+                                - 0 and (SRAMCAN_FLS_NBR-1), if FilterList is 0 (Standard)
+                                - 0 and (SRAMCAN_FLE_NBR-1), if FilterList is 1 (Extended) */
+
+  uint32_t MessageStorage; /*!< Specifies the HP Message Storage.
+                                This parameter can be a value of @ref FDCAN_hp_msg_storage */
+
+  uint32_t MessageIndex;   /*!< Specifies the Index of Rx FIFO element to which the
+                                message was stored.
+                                This parameter is valid only when MessageStorage is:
+                                  FDCAN_HP_STORAGE_RXFIFO0
+                                 or
+                                  FDCAN_HP_STORAGE_RXFIFO1                                 */
+
+} FDCAN_HpMsgStatusTypeDef;
+
+/**
+  * @brief FDCAN Protocol Status structure definition
+  */
+typedef struct
+{
+  uint32_t LastErrorCode;     /*!< Specifies the type of the last error that occurred on the FDCAN bus.
+                                   This parameter can be a value of @ref FDCAN_protocol_error_code                           */
+
+  uint32_t DataLastErrorCode; /*!< Specifies the type of the last error that occurred in the data phase of a CAN FD format
+                                   frame with its BRS flag set.
+                                   This parameter can be a value of @ref FDCAN_protocol_error_code                           */
+
+  uint32_t Activity;          /*!< Specifies the FDCAN module communication state.
+                                   This parameter can be a value of @ref FDCAN_communication_state                           */
+
+  uint32_t ErrorPassive;      /*!< Specifies the FDCAN module error status.
+                                   This parameter can be:
+                                    - 0 : The FDCAN is in Error_Active state
+                                    - 1 : The FDCAN is in Error_Passive state                                                */
+
+  uint32_t Warning;           /*!< Specifies the FDCAN module warning status.
+                                   This parameter can be:
+                                    - 0 : error counters (RxErrorCnt and TxErrorCnt) are below the Error_Warning limit of 96
+                                    - 1 : at least one of error counters has reached the Error_Warning limit of 96           */
+
+  uint32_t BusOff;            /*!< Specifies the FDCAN module Bus_Off status.
+                                   This parameter can be:
+                                    - 0 : The FDCAN is not in Bus_Off state
+                                    - 1 : The FDCAN is in Bus_Off state                                                      */
+
+  uint32_t RxESIflag;         /*!< Specifies ESI flag of last received CAN FD message.
+                                   This parameter can be:
+                                    - 0 : Last received CAN FD message did not have its ESI flag set
+                                    - 1 : Last received CAN FD message had its ESI flag set                                  */
+
+  uint32_t RxBRSflag;         /*!< Specifies BRS flag of last received CAN FD message.
+                                   This parameter can be:
+                                    - 0 : Last received CAN FD message did not have its BRS flag set
+                                    - 1 : Last received CAN FD message had its BRS flag set                                  */
+
+  uint32_t RxFDFflag;         /*!< Specifies if CAN FD message (FDF flag set) has been received since last protocol status
+                                   This parameter can be:
+                                    - 0 : No CAN FD message received
+                                    - 1 : CAN FD message received                                                            */
+
+  uint32_t ProtocolException; /*!< Specifies the FDCAN module Protocol Exception status.
+                                   This parameter can be:
+                                    - 0 : No protocol exception event occurred since last read access
+                                    - 1 : Protocol exception event occurred                                                  */
+
+  uint32_t TDCvalue;          /*!< Specifies the Transmitter Delay Compensation Value.
+                                   This parameter can be a number between 0 and 127                                          */
+
+} FDCAN_ProtocolStatusTypeDef;
+
+/**
+  * @brief FDCAN Error Counters structure definition
+  */
+typedef struct
+{
+  uint32_t TxErrorCnt;     /*!< Specifies the Transmit Error Counter Value.
+                                This parameter can be a number between 0 and 255                                         */
+
+  uint32_t RxErrorCnt;     /*!< Specifies the Receive Error Counter Value.
+                                This parameter can be a number between 0 and 127                                         */
+
+  uint32_t RxErrorPassive; /*!< Specifies the Receive Error Passive status.
+                                This parameter can be:
+                                 - 0 : The Receive Error Counter (RxErrorCnt) is below the error passive level of 128
+                                 - 1 : The Receive Error Counter (RxErrorCnt) has reached the error passive level of 128 */
+
+  uint32_t ErrorLogging;   /*!< Specifies the Transmit/Receive error logging counter value.
+                                This parameter can be a number between 0 and 255.
+                                This counter is incremented each time when a FDCAN protocol error causes the TxErrorCnt
+                                or the RxErrorCnt to be incremented. The counter stops at 255; the next increment of
+                                TxErrorCnt or RxErrorCnt sets interrupt flag FDCAN_FLAG_ERROR_LOGGING_OVERFLOW           */
+
+} FDCAN_ErrorCountersTypeDef;
+
+/**
+  * @brief  FDCAN Message RAM blocks
+  */
+typedef struct
+{
+  uint32_t StandardFilterSA; /*!< Specifies the Standard Filter List Start Address.
+                                  This parameter must be a 32-bit word address      */
+
+  uint32_t ExtendedFilterSA; /*!< Specifies the Extended Filter List Start Address.
+                                  This parameter must be a 32-bit word address      */
+
+  uint32_t RxFIFO0SA;        /*!< Specifies the Rx FIFO 0 Start Address.
+                                  This parameter must be a 32-bit word address      */
+
+  uint32_t RxFIFO1SA;        /*!< Specifies the Rx FIFO 1 Start Address.
+                                  This parameter must be a 32-bit word address      */
+
+  uint32_t TxEventFIFOSA;    /*!< Specifies the Tx Event FIFO Start Address.
+                                  This parameter must be a 32-bit word address      */
+
+  uint32_t TxFIFOQSA;        /*!< Specifies the Tx FIFO/Queue Start Address.
+                                  This parameter must be a 32-bit word address      */
+
+} FDCAN_MsgRamAddressTypeDef;
+
+/**
+  * @brief  FDCAN handle structure definition
+  */
+#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
+typedef struct __FDCAN_HandleTypeDef
+#else
+typedef struct
+#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
+{
+  FDCAN_GlobalTypeDef         *Instance;        /*!< Register base address     */
+
+  FDCAN_InitTypeDef           Init;             /*!< FDCAN required parameters */
+
+  FDCAN_MsgRamAddressTypeDef  msgRam;           /*!< FDCAN Message RAM blocks  */
+
+  uint32_t                    LatestTxFifoQRequest; /*!< FDCAN Tx buffer index
+                                               of latest Tx FIFO/Queue request */
+
+  __IO HAL_FDCAN_StateTypeDef State;            /*!< FDCAN communication state */
+
+  HAL_LockTypeDef             Lock;             /*!< FDCAN locking object      */
+
+  __IO uint32_t               ErrorCode;        /*!< FDCAN Error code          */
+
+#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
+  void (* TxEventFifoCallback)(struct __FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs);     /*!< FDCAN Tx Event Fifo callback         */
+  void (* RxFifo0Callback)(struct __FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs);             /*!< FDCAN Rx Fifo 0 callback             */
+  void (* RxFifo1Callback)(struct __FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs);             /*!< FDCAN Rx Fifo 1 callback             */
+  void (* TxFifoEmptyCallback)(struct __FDCAN_HandleTypeDef *hfdcan);                              /*!< FDCAN Tx Fifo Empty callback         */
+  void (* TxBufferCompleteCallback)(struct __FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes); /*!< FDCAN Tx Buffer complete callback    */
+  void (* TxBufferAbortCallback)(struct __FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes);    /*!< FDCAN Tx Buffer abort callback       */
+  void (* HighPriorityMessageCallback)(struct __FDCAN_HandleTypeDef *hfdcan);                      /*!< FDCAN High priority message callback */
+  void (* TimestampWraparoundCallback)(struct __FDCAN_HandleTypeDef *hfdcan);                      /*!< FDCAN Timestamp wraparound callback  */
+  void (* TimeoutOccurredCallback)(struct __FDCAN_HandleTypeDef *hfdcan);                          /*!< FDCAN Timeout occurred callback      */
+  void (* ErrorCallback)(struct __FDCAN_HandleTypeDef *hfdcan);                                    /*!< FDCAN Error callback                 */
+  void (* ErrorStatusCallback)(struct __FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs);     /*!< FDCAN Error status callback          */
+
+  void (* MspInitCallback)(struct __FDCAN_HandleTypeDef *hfdcan);                                  /*!< FDCAN Msp Init callback              */
+  void (* MspDeInitCallback)(struct __FDCAN_HandleTypeDef *hfdcan);                                /*!< FDCAN Msp DeInit callback            */
+
+#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
+
+} FDCAN_HandleTypeDef;
+
+#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
+/**
+  * @brief  HAL FDCAN common Callback ID enumeration definition
+  */
+typedef enum
+{
+  HAL_FDCAN_TX_FIFO_EMPTY_CB_ID        = 0x00U,    /*!< FDCAN Tx Fifo Empty callback ID         */
+  HAL_FDCAN_HIGH_PRIO_MESSAGE_CB_ID    = 0x01U,    /*!< FDCAN High priority message callback ID */
+  HAL_FDCAN_TIMESTAMP_WRAPAROUND_CB_ID = 0x02U,    /*!< FDCAN Timestamp wraparound callback ID  */
+  HAL_FDCAN_TIMEOUT_OCCURRED_CB_ID     = 0x03U,    /*!< FDCAN Timeout occurred callback ID      */
+  HAL_FDCAN_ERROR_CALLBACK_CB_ID       = 0x04U,    /*!< FDCAN Error callback ID                 */
+
+  HAL_FDCAN_MSPINIT_CB_ID              = 0x05U,    /*!< FDCAN MspInit callback ID               */
+  HAL_FDCAN_MSPDEINIT_CB_ID            = 0x06U,    /*!< FDCAN MspDeInit callback ID             */
+
+} HAL_FDCAN_CallbackIDTypeDef;
+
+/**
+  * @brief  HAL FDCAN Callback pointer definition
+  */
+typedef  void (*pFDCAN_CallbackTypeDef)(FDCAN_HandleTypeDef *hfdcan);                                         /*!< pointer to a common FDCAN callback function           */
+typedef  void (*pFDCAN_TxEventFifoCallbackTypeDef)(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs);     /*!< pointer to Tx event Fifo FDCAN callback function      */
+typedef  void (*pFDCAN_RxFifo0CallbackTypeDef)(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs);             /*!< pointer to Rx Fifo 0 FDCAN callback function          */
+typedef  void (*pFDCAN_RxFifo1CallbackTypeDef)(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs);             /*!< pointer to Rx Fifo 1 FDCAN callback function          */
+typedef  void (*pFDCAN_TxBufferCompleteCallbackTypeDef)(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes); /*!< pointer to Tx Buffer complete FDCAN callback function */
+typedef  void (*pFDCAN_TxBufferAbortCallbackTypeDef)(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes);    /*!< pointer to Tx Buffer abort FDCAN callback function    */
+typedef  void (*pFDCAN_ErrorStatusCallbackTypeDef)(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs);     /*!< pointer to Error Status callback function             */
+
+#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup FDCAN_Exported_Constants FDCAN Exported Constants
+  * @{
+  */
+
+/** @defgroup HAL_FDCAN_Error_Code HAL FDCAN Error Code
+  * @{
+  */
+#define HAL_FDCAN_ERROR_NONE            ((uint32_t)0x00000000U) /*!< No error                                                               */
+#define HAL_FDCAN_ERROR_TIMEOUT         ((uint32_t)0x00000001U) /*!< Timeout error                                                          */
+#define HAL_FDCAN_ERROR_NOT_INITIALIZED ((uint32_t)0x00000002U) /*!< Peripheral not initialized                                             */
+#define HAL_FDCAN_ERROR_NOT_READY       ((uint32_t)0x00000004U) /*!< Peripheral not ready                                                   */
+#define HAL_FDCAN_ERROR_NOT_STARTED     ((uint32_t)0x00000008U) /*!< Peripheral not started                                                 */
+#define HAL_FDCAN_ERROR_NOT_SUPPORTED   ((uint32_t)0x00000010U) /*!< Mode not supported                                                     */
+#define HAL_FDCAN_ERROR_PARAM           ((uint32_t)0x00000020U) /*!< Parameter error                                                        */
+#define HAL_FDCAN_ERROR_PENDING         ((uint32_t)0x00000040U) /*!< Pending operation                                                      */
+#define HAL_FDCAN_ERROR_RAM_ACCESS      ((uint32_t)0x00000080U) /*!< Message RAM Access Failure                                             */
+#define HAL_FDCAN_ERROR_FIFO_EMPTY      ((uint32_t)0x00000100U) /*!< Put element in full FIFO                                               */
+#define HAL_FDCAN_ERROR_FIFO_FULL       ((uint32_t)0x00000200U) /*!< Get element from empty FIFO                                            */
+#define HAL_FDCAN_ERROR_LOG_OVERFLOW    FDCAN_IR_ELO            /*!< Overflow of CAN Error Logging Counter                                  */
+#define HAL_FDCAN_ERROR_RAM_WDG         FDCAN_IR_WDI            /*!< Message RAM Watchdog event occurred                                    */
+#define HAL_FDCAN_ERROR_PROTOCOL_ARBT   FDCAN_IR_PEA            /*!< Protocol Error in Arbitration Phase (Nominal Bit Time is used)         */
+#define HAL_FDCAN_ERROR_PROTOCOL_DATA   FDCAN_IR_PED            /*!< Protocol Error in Data Phase (Data Bit Time is used)                   */
+#define HAL_FDCAN_ERROR_RESERVED_AREA   FDCAN_IR_ARA            /*!< Access to Reserved Address                                             */
+
+#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
+#define HAL_FDCAN_ERROR_INVALID_CALLBACK ((uint32_t)0x00000100U) /*!< Invalid Callback error                                                */
+#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_frame_format FDCAN Frame Format
+  * @{
+  */
+#define FDCAN_FRAME_CLASSIC   ((uint32_t)0x00000000U)                         /*!< Classic mode                      */
+#define FDCAN_FRAME_FD_NO_BRS ((uint32_t)FDCAN_CCCR_FDOE)                     /*!< FD mode without BitRate Switching */
+#define FDCAN_FRAME_FD_BRS    ((uint32_t)(FDCAN_CCCR_FDOE | FDCAN_CCCR_BRSE)) /*!< FD mode with BitRate Switching    */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_operating_mode FDCAN Operating Mode
+  * @{
+  */
+#define FDCAN_MODE_NORMAL               ((uint32_t)0x00000000U) /*!< Normal mode               */
+#define FDCAN_MODE_RESTRICTED_OPERATION ((uint32_t)0x00000001U) /*!< Restricted Operation mode */
+#define FDCAN_MODE_BUS_MONITORING       ((uint32_t)0x00000002U) /*!< Bus Monitoring mode       */
+#define FDCAN_MODE_INTERNAL_LOOPBACK    ((uint32_t)0x00000003U) /*!< Internal LoopBack mode    */
+#define FDCAN_MODE_EXTERNAL_LOOPBACK    ((uint32_t)0x00000004U) /*!< External LoopBack mode    */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_clock_divider FDCAN Clock Divider
+  * @{
+  */
+#define FDCAN_CLOCK_DIV1  ((uint32_t)0x00000000U) /*!< Divide kernel clock by 1  */
+#define FDCAN_CLOCK_DIV2  ((uint32_t)0x00000001U) /*!< Divide kernel clock by 2  */
+#define FDCAN_CLOCK_DIV4  ((uint32_t)0x00000002U) /*!< Divide kernel clock by 4  */
+#define FDCAN_CLOCK_DIV6  ((uint32_t)0x00000003U) /*!< Divide kernel clock by 6  */
+#define FDCAN_CLOCK_DIV8  ((uint32_t)0x00000004U) /*!< Divide kernel clock by 8  */
+#define FDCAN_CLOCK_DIV10 ((uint32_t)0x00000005U) /*!< Divide kernel clock by 10 */
+#define FDCAN_CLOCK_DIV12 ((uint32_t)0x00000006U) /*!< Divide kernel clock by 12 */
+#define FDCAN_CLOCK_DIV14 ((uint32_t)0x00000007U) /*!< Divide kernel clock by 14 */
+#define FDCAN_CLOCK_DIV16 ((uint32_t)0x00000008U) /*!< Divide kernel clock by 16 */
+#define FDCAN_CLOCK_DIV18 ((uint32_t)0x00000009U) /*!< Divide kernel clock by 18 */
+#define FDCAN_CLOCK_DIV20 ((uint32_t)0x0000000AU) /*!< Divide kernel clock by 20 */
+#define FDCAN_CLOCK_DIV22 ((uint32_t)0x0000000BU) /*!< Divide kernel clock by 22 */
+#define FDCAN_CLOCK_DIV24 ((uint32_t)0x0000000CU) /*!< Divide kernel clock by 24 */
+#define FDCAN_CLOCK_DIV26 ((uint32_t)0x0000000DU) /*!< Divide kernel clock by 26 */
+#define FDCAN_CLOCK_DIV28 ((uint32_t)0x0000000EU) /*!< Divide kernel clock by 28 */
+#define FDCAN_CLOCK_DIV30 ((uint32_t)0x0000000FU) /*!< Divide kernel clock by 30 */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_txFifoQueue_Mode FDCAN Tx FIFO/Queue Mode
+  * @{
+  */
+#define FDCAN_TX_FIFO_OPERATION  ((uint32_t)0x00000000U)     /*!< FIFO mode  */
+#define FDCAN_TX_QUEUE_OPERATION ((uint32_t)FDCAN_TXBC_TFQM) /*!< Queue mode */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_id_type FDCAN ID Type
+  * @{
+  */
+#define FDCAN_STANDARD_ID ((uint32_t)0x00000000U) /*!< Standard ID element */
+#define FDCAN_EXTENDED_ID ((uint32_t)0x40000000U) /*!< Extended ID element */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_frame_type FDCAN Frame Type
+  * @{
+  */
+#define FDCAN_DATA_FRAME   ((uint32_t)0x00000000U)  /*!< Data frame   */
+#define FDCAN_REMOTE_FRAME ((uint32_t)0x20000000U)  /*!< Remote frame */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_data_length_code FDCAN Data Length Code
+  * @{
+  */
+#define FDCAN_DLC_BYTES_0  ((uint32_t)0x00000000U) /*!< 0 bytes data field  */
+#define FDCAN_DLC_BYTES_1  ((uint32_t)0x00010000U) /*!< 1 bytes data field  */
+#define FDCAN_DLC_BYTES_2  ((uint32_t)0x00020000U) /*!< 2 bytes data field  */
+#define FDCAN_DLC_BYTES_3  ((uint32_t)0x00030000U) /*!< 3 bytes data field  */
+#define FDCAN_DLC_BYTES_4  ((uint32_t)0x00040000U) /*!< 4 bytes data field  */
+#define FDCAN_DLC_BYTES_5  ((uint32_t)0x00050000U) /*!< 5 bytes data field  */
+#define FDCAN_DLC_BYTES_6  ((uint32_t)0x00060000U) /*!< 6 bytes data field  */
+#define FDCAN_DLC_BYTES_7  ((uint32_t)0x00070000U) /*!< 7 bytes data field  */
+#define FDCAN_DLC_BYTES_8  ((uint32_t)0x00080000U) /*!< 8 bytes data field  */
+#define FDCAN_DLC_BYTES_12 ((uint32_t)0x00090000U) /*!< 12 bytes data field */
+#define FDCAN_DLC_BYTES_16 ((uint32_t)0x000A0000U) /*!< 16 bytes data field */
+#define FDCAN_DLC_BYTES_20 ((uint32_t)0x000B0000U) /*!< 20 bytes data field */
+#define FDCAN_DLC_BYTES_24 ((uint32_t)0x000C0000U) /*!< 24 bytes data field */
+#define FDCAN_DLC_BYTES_32 ((uint32_t)0x000D0000U) /*!< 32 bytes data field */
+#define FDCAN_DLC_BYTES_48 ((uint32_t)0x000E0000U) /*!< 48 bytes data field */
+#define FDCAN_DLC_BYTES_64 ((uint32_t)0x000F0000U) /*!< 64 bytes data field */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_error_state_indicator FDCAN Error State Indicator
+  * @{
+  */
+#define FDCAN_ESI_ACTIVE  ((uint32_t)0x00000000U) /*!< Transmitting node is error active  */
+#define FDCAN_ESI_PASSIVE ((uint32_t)0x80000000U) /*!< Transmitting node is error passive */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_bit_rate_switching FDCAN Bit Rate Switching
+  * @{
+  */
+#define FDCAN_BRS_OFF ((uint32_t)0x00000000U) /*!< FDCAN frames transmitted/received without bit rate switching */
+#define FDCAN_BRS_ON  ((uint32_t)0x00100000U) /*!< FDCAN frames transmitted/received with bit rate switching    */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_format FDCAN format
+  * @{
+  */
+#define FDCAN_CLASSIC_CAN ((uint32_t)0x00000000U) /*!< Frame transmitted/received in Classic CAN format */
+#define FDCAN_FD_CAN      ((uint32_t)0x00200000U) /*!< Frame transmitted/received in FDCAN format       */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_EFC FDCAN Event FIFO control
+  * @{
+  */
+#define FDCAN_NO_TX_EVENTS    ((uint32_t)0x00000000U) /*!< Do not store Tx events */
+#define FDCAN_STORE_TX_EVENTS ((uint32_t)0x00800000U) /*!< Store Tx events        */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_filter_type FDCAN Filter Type
+  * @{
+  */
+#define FDCAN_FILTER_RANGE         ((uint32_t)0x00000000U) /*!< Range filter from FilterID1 to FilterID2                        */
+#define FDCAN_FILTER_DUAL          ((uint32_t)0x00000001U) /*!< Dual ID filter for FilterID1 or FilterID2                       */
+#define FDCAN_FILTER_MASK          ((uint32_t)0x00000002U) /*!< Classic filter: FilterID1 = filter, FilterID2 = mask            */
+#define FDCAN_FILTER_RANGE_NO_EIDM ((uint32_t)0x00000003U) /*!< Range filter from FilterID1 to FilterID2, EIDM mask not applied */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_filter_config FDCAN Filter Configuration
+  * @{
+  */
+#define FDCAN_FILTER_DISABLE       ((uint32_t)0x00000000U) /*!< Disable filter element                                    */
+#define FDCAN_FILTER_TO_RXFIFO0    ((uint32_t)0x00000001U) /*!< Store in Rx FIFO 0 if filter matches                      */
+#define FDCAN_FILTER_TO_RXFIFO1    ((uint32_t)0x00000002U) /*!< Store in Rx FIFO 1 if filter matches                      */
+#define FDCAN_FILTER_REJECT        ((uint32_t)0x00000003U) /*!< Reject ID if filter matches                               */
+#define FDCAN_FILTER_HP            ((uint32_t)0x00000004U) /*!< Set high priority if filter matches                       */
+#define FDCAN_FILTER_TO_RXFIFO0_HP ((uint32_t)0x00000005U) /*!< Set high priority and store in FIFO 0 if filter matches   */
+#define FDCAN_FILTER_TO_RXFIFO1_HP ((uint32_t)0x00000006U) /*!< Set high priority and store in FIFO 1 if filter matches   */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Tx_location FDCAN Tx Location
+  * @{
+  */
+#define FDCAN_TX_BUFFER0  ((uint32_t)0x00000001U) /*!< Add message to Tx Buffer 0  */
+#define FDCAN_TX_BUFFER1  ((uint32_t)0x00000002U) /*!< Add message to Tx Buffer 1  */
+#define FDCAN_TX_BUFFER2  ((uint32_t)0x00000004U) /*!< Add message to Tx Buffer 2  */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Rx_location FDCAN Rx Location
+  * @{
+  */
+#define FDCAN_RX_FIFO0    ((uint32_t)0x00000040U) /*!< Get received message from Rx FIFO 0    */
+#define FDCAN_RX_FIFO1    ((uint32_t)0x00000041U) /*!< Get received message from Rx FIFO 1    */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_event_type FDCAN Event Type
+  * @{
+  */
+#define FDCAN_TX_EVENT             ((uint32_t)0x00400000U) /*!< Tx event                              */
+#define FDCAN_TX_IN_SPITE_OF_ABORT ((uint32_t)0x00800000U) /*!< Transmission in spite of cancellation */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_hp_msg_storage FDCAN High Priority Message Storage
+  * @{
+  */
+#define FDCAN_HP_STORAGE_NO_FIFO  ((uint32_t)0x00000000U) /*!< No FIFO selected         */
+#define FDCAN_HP_STORAGE_MSG_LOST ((uint32_t)0x00000040U) /*!< FIFO message lost        */
+#define FDCAN_HP_STORAGE_RXFIFO0  ((uint32_t)0x00000080U) /*!< Message stored in FIFO 0 */
+#define FDCAN_HP_STORAGE_RXFIFO1  ((uint32_t)0x000000C0U) /*!< Message stored in FIFO 1 */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_protocol_error_code FDCAN protocol error code
+  * @{
+  */
+#define FDCAN_PROTOCOL_ERROR_NONE      ((uint32_t)0x00000000U) /*!< No error occurred         */
+#define FDCAN_PROTOCOL_ERROR_STUFF     ((uint32_t)0x00000001U) /*!< Stuff error               */
+#define FDCAN_PROTOCOL_ERROR_FORM      ((uint32_t)0x00000002U) /*!< Form error                */
+#define FDCAN_PROTOCOL_ERROR_ACK       ((uint32_t)0x00000003U) /*!< Acknowledge error         */
+#define FDCAN_PROTOCOL_ERROR_BIT1      ((uint32_t)0x00000004U) /*!< Bit 1 (recessive) error   */
+#define FDCAN_PROTOCOL_ERROR_BIT0      ((uint32_t)0x00000005U) /*!< Bit 0 (dominant) error    */
+#define FDCAN_PROTOCOL_ERROR_CRC       ((uint32_t)0x00000006U) /*!< CRC check sum error       */
+#define FDCAN_PROTOCOL_ERROR_NO_CHANGE ((uint32_t)0x00000007U) /*!< No change since last read */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_communication_state FDCAN communication state
+  * @{
+  */
+#define FDCAN_COM_STATE_SYNC ((uint32_t)0x00000000U) /*!< Node is synchronizing on CAN communication */
+#define FDCAN_COM_STATE_IDLE ((uint32_t)0x00000008U) /*!< Node is neither receiver nor transmitter   */
+#define FDCAN_COM_STATE_RX   ((uint32_t)0x00000010U) /*!< Node is operating as receiver              */
+#define FDCAN_COM_STATE_TX   ((uint32_t)0x00000018U) /*!< Node is operating as transmitter           */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Rx_FIFO_operation_mode FDCAN FIFO operation mode
+  * @{
+  */
+#define FDCAN_RX_FIFO_BLOCKING  ((uint32_t)0x00000000U) /*!< Rx FIFO blocking mode  */
+#define FDCAN_RX_FIFO_OVERWRITE ((uint32_t)0x00000001U) /*!< Rx FIFO overwrite mode */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Non_Matching_Frames FDCAN non-matching frames
+  * @{
+  */
+#define FDCAN_ACCEPT_IN_RX_FIFO0 ((uint32_t)0x00000000U) /*!< Accept in Rx FIFO 0 */
+#define FDCAN_ACCEPT_IN_RX_FIFO1 ((uint32_t)0x00000001U) /*!< Accept in Rx FIFO 1 */
+#define FDCAN_REJECT             ((uint32_t)0x00000002U) /*!< Reject              */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Reject_Remote_Frames FDCAN reject remote frames
+  * @{
+  */
+#define FDCAN_FILTER_REMOTE ((uint32_t)0x00000000U) /*!< Filter remote frames */
+#define FDCAN_REJECT_REMOTE ((uint32_t)0x00000001U) /*!< Reject all remote frames */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Interrupt_Line FDCAN interrupt line
+  * @{
+  */
+#define FDCAN_INTERRUPT_LINE0 ((uint32_t)0x00000001U) /*!< Interrupt Line 0 */
+#define FDCAN_INTERRUPT_LINE1 ((uint32_t)0x00000002U) /*!< Interrupt Line 1 */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Timestamp FDCAN timestamp
+  * @{
+  */
+#define FDCAN_TIMESTAMP_INTERNAL ((uint32_t)0x00000001U) /*!< Timestamp counter value incremented according to TCP */
+#define FDCAN_TIMESTAMP_EXTERNAL ((uint32_t)0x00000002U) /*!< External timestamp counter value used                */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Timestamp_Prescaler FDCAN timestamp prescaler
+  * @{
+  */
+#define FDCAN_TIMESTAMP_PRESC_1  ((uint32_t)0x00000000U) /*!< Timestamp counter time unit in equal to CAN bit time                 */
+#define FDCAN_TIMESTAMP_PRESC_2  ((uint32_t)0x00010000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 2  */
+#define FDCAN_TIMESTAMP_PRESC_3  ((uint32_t)0x00020000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 3  */
+#define FDCAN_TIMESTAMP_PRESC_4  ((uint32_t)0x00030000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 4  */
+#define FDCAN_TIMESTAMP_PRESC_5  ((uint32_t)0x00040000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 5  */
+#define FDCAN_TIMESTAMP_PRESC_6  ((uint32_t)0x00050000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 6  */
+#define FDCAN_TIMESTAMP_PRESC_7  ((uint32_t)0x00060000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 7  */
+#define FDCAN_TIMESTAMP_PRESC_8  ((uint32_t)0x00070000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 8  */
+#define FDCAN_TIMESTAMP_PRESC_9  ((uint32_t)0x00080000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 9  */
+#define FDCAN_TIMESTAMP_PRESC_10 ((uint32_t)0x00090000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 10 */
+#define FDCAN_TIMESTAMP_PRESC_11 ((uint32_t)0x000A0000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 11 */
+#define FDCAN_TIMESTAMP_PRESC_12 ((uint32_t)0x000B0000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 12 */
+#define FDCAN_TIMESTAMP_PRESC_13 ((uint32_t)0x000C0000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 13 */
+#define FDCAN_TIMESTAMP_PRESC_14 ((uint32_t)0x000D0000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 14 */
+#define FDCAN_TIMESTAMP_PRESC_15 ((uint32_t)0x000E0000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 15 */
+#define FDCAN_TIMESTAMP_PRESC_16 ((uint32_t)0x000F0000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 16 */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Timeout_Operation FDCAN timeout operation
+  * @{
+  */
+#define FDCAN_TIMEOUT_CONTINUOUS    ((uint32_t)0x00000000U) /*!< Timeout continuous operation        */
+#define FDCAN_TIMEOUT_TX_EVENT_FIFO ((uint32_t)0x00000002U) /*!< Timeout controlled by Tx Event FIFO */
+#define FDCAN_TIMEOUT_RX_FIFO0      ((uint32_t)0x00000004U) /*!< Timeout controlled by Rx FIFO 0     */
+#define FDCAN_TIMEOUT_RX_FIFO1      ((uint32_t)0x00000006U) /*!< Timeout controlled by Rx FIFO 1     */
+/**
+  * @}
+  */
+
+/** @defgroup Interrupt_Masks Interrupt masks
+  * @{
+  */
+#define FDCAN_IR_MASK ((uint32_t)0x00FFFFFFU) /*!< FDCAN interrupts mask */
+#define FDCAN_ILS_MASK ((uint32_t)0x0000007FU) /*!< FDCAN interrupts group mask */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_flags FDCAN Flags
+  * @{
+  */
+#define FDCAN_FLAG_TX_COMPLETE             FDCAN_IR_TC             /*!< Transmission Completed                                */
+#define FDCAN_FLAG_TX_ABORT_COMPLETE       FDCAN_IR_TCF            /*!< Transmission Cancellation Finished                    */
+#define FDCAN_FLAG_TX_FIFO_EMPTY           FDCAN_IR_TFE            /*!< Tx FIFO Empty                                         */
+#define FDCAN_FLAG_RX_HIGH_PRIORITY_MSG    FDCAN_IR_HPM            /*!< High priority message received                        */
+#define FDCAN_FLAG_TX_EVT_FIFO_ELT_LOST    FDCAN_IR_TEFL           /*!< Tx Event FIFO element lost                            */
+#define FDCAN_FLAG_TX_EVT_FIFO_FULL        FDCAN_IR_TEFF           /*!< Tx Event FIFO full                                    */
+#define FDCAN_FLAG_TX_EVT_FIFO_NEW_DATA    FDCAN_IR_TEFN           /*!< Tx Handler wrote Tx Event FIFO element                */
+#define FDCAN_FLAG_RX_FIFO0_MESSAGE_LOST   FDCAN_IR_RF0L           /*!< Rx FIFO 0 message lost                                */
+#define FDCAN_FLAG_RX_FIFO0_FULL           FDCAN_IR_RF0F           /*!< Rx FIFO 0 full                                        */
+#define FDCAN_FLAG_RX_FIFO0_NEW_MESSAGE    FDCAN_IR_RF0N           /*!< New message written to Rx FIFO 0                      */
+#define FDCAN_FLAG_RX_FIFO1_MESSAGE_LOST   FDCAN_IR_RF1L           /*!< Rx FIFO 1 message lost                                */
+#define FDCAN_FLAG_RX_FIFO1_FULL           FDCAN_IR_RF1F           /*!< Rx FIFO 1 full                                        */
+#define FDCAN_FLAG_RX_FIFO1_NEW_MESSAGE    FDCAN_IR_RF1N           /*!< New message written to Rx FIFO 1                      */
+#define FDCAN_FLAG_RAM_ACCESS_FAILURE      FDCAN_IR_MRAF           /*!< Message RAM access failure occurred                   */
+#define FDCAN_FLAG_ERROR_LOGGING_OVERFLOW  FDCAN_IR_ELO            /*!< Overflow of FDCAN Error Logging Counter occurred      */
+#define FDCAN_FLAG_ERROR_PASSIVE           FDCAN_IR_EP             /*!< Error_Passive status changed                          */
+#define FDCAN_FLAG_ERROR_WARNING           FDCAN_IR_EW             /*!< Error_Warning status changed                          */
+#define FDCAN_FLAG_BUS_OFF                 FDCAN_IR_BO             /*!< Bus_Off status changed                                */
+#define FDCAN_FLAG_RAM_WATCHDOG            FDCAN_IR_WDI            /*!< Message RAM Watchdog event due to missing READY       */
+#define FDCAN_FLAG_ARB_PROTOCOL_ERROR      FDCAN_IR_PEA            /*!< Protocol error in arbitration phase detected          */
+#define FDCAN_FLAG_DATA_PROTOCOL_ERROR     FDCAN_IR_PED            /*!< Protocol error in data phase detected                 */
+#define FDCAN_FLAG_RESERVED_ADDRESS_ACCESS FDCAN_IR_ARA            /*!< Access to reserved address occurred                   */
+#define FDCAN_FLAG_TIMESTAMP_WRAPAROUND    FDCAN_IR_TSW            /*!< Timestamp counter wrapped around                      */
+#define FDCAN_FLAG_TIMEOUT_OCCURRED        FDCAN_IR_TOO            /*!< Timeout reached                                       */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Interrupts FDCAN Interrupts
+  * @{
+  */
+
+/** @defgroup FDCAN_Tx_Interrupts FDCAN Tx Interrupts
+  * @{
+  */
+#define FDCAN_IT_TX_COMPLETE           FDCAN_IE_TCE   /*!< Transmission Completed                                */
+#define FDCAN_IT_TX_ABORT_COMPLETE     FDCAN_IE_TCFE  /*!< Transmission Cancellation Finished                    */
+#define FDCAN_IT_TX_FIFO_EMPTY         FDCAN_IE_TFEE  /*!< Tx FIFO Empty                                         */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Rx_Interrupts FDCAN Rx Interrupts
+  * @{
+  */
+#define FDCAN_IT_RX_HIGH_PRIORITY_MSG  FDCAN_IE_HPME  /*!< High priority message received                        */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Counter_Interrupts FDCAN Counter Interrupts
+  * @{
+  */
+#define FDCAN_IT_TIMESTAMP_WRAPAROUND  FDCAN_IE_TSWE  /*!< Timestamp counter wrapped around                      */
+#define FDCAN_IT_TIMEOUT_OCCURRED      FDCAN_IE_TOOE  /*!< Timeout reached                                       */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Tx_Event_Fifo_Interrupts FDCAN Tx Event FIFO Interrupts
+  * @{
+  */
+#define FDCAN_IT_TX_EVT_FIFO_ELT_LOST  FDCAN_IE_TEFLE /*!< Tx Event FIFO element lost                 */
+#define FDCAN_IT_TX_EVT_FIFO_FULL      FDCAN_IE_TEFFE /*!< Tx Event FIFO full                         */
+#define FDCAN_IT_TX_EVT_FIFO_NEW_DATA  FDCAN_IE_TEFNE /*!< Tx Handler wrote Tx Event FIFO element     */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Rx_Fifo0_Interrupts FDCAN Rx FIFO 0 Interrupts
+  * @{
+  */
+#define FDCAN_IT_RX_FIFO0_MESSAGE_LOST FDCAN_IE_RF0LE /*!< Rx FIFO 0 message lost                 */
+#define FDCAN_IT_RX_FIFO0_FULL         FDCAN_IE_RF0FE /*!< Rx FIFO 0 full                         */
+#define FDCAN_IT_RX_FIFO0_NEW_MESSAGE  FDCAN_IE_RF0NE /*!< New message written to Rx FIFO 0       */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Rx_Fifo1_Interrupts FDCAN Rx FIFO 1 Interrupts
+  * @{
+  */
+#define FDCAN_IT_RX_FIFO1_MESSAGE_LOST FDCAN_IE_RF1LE /*!< Rx FIFO 1 message lost                 */
+#define FDCAN_IT_RX_FIFO1_FULL         FDCAN_IE_RF1FE /*!< Rx FIFO 1 full                         */
+#define FDCAN_IT_RX_FIFO1_NEW_MESSAGE  FDCAN_IE_RF1NE /*!< New message written to Rx FIFO 1       */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Error_Interrupts FDCAN Error Interrupts
+  * @{
+  */
+#define FDCAN_IT_RAM_ACCESS_FAILURE      FDCAN_IE_MRAFE /*!< Message RAM access failure occurred              */
+#define FDCAN_IT_ERROR_LOGGING_OVERFLOW  FDCAN_IE_ELOE  /*!< Overflow of FDCAN Error Logging Counter occurred */
+#define FDCAN_IT_RAM_WATCHDOG            FDCAN_IE_WDIE  /*!< Message RAM Watchdog event due to missing READY  */
+#define FDCAN_IT_ARB_PROTOCOL_ERROR      FDCAN_IE_PEAE  /*!< Protocol error in arbitration phase detected     */
+#define FDCAN_IT_DATA_PROTOCOL_ERROR     FDCAN_IE_PEDE  /*!< Protocol error in data phase detected            */
+#define FDCAN_IT_RESERVED_ADDRESS_ACCESS FDCAN_IE_ARAE  /*!< Access to reserved address occurred              */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Error_Status_Interrupts FDCAN Error Status Interrupts
+  * @{
+  */
+#define FDCAN_IT_ERROR_PASSIVE           FDCAN_IE_EPE   /*!< Error_Passive status changed      */
+#define FDCAN_IT_ERROR_WARNING           FDCAN_IE_EWE   /*!< Error_Warning status changed      */
+#define FDCAN_IT_BUS_OFF                 FDCAN_IE_BOE   /*!< Bus_Off status changed            */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Interrupts_List FDCAN Interrupts List
+  * @{
+  */
+#define FDCAN_IT_LIST_RX_FIFO0         (FDCAN_IT_RX_FIFO0_MESSAGE_LOST | \
+                                        FDCAN_IT_RX_FIFO0_FULL         | \
+                                        FDCAN_IT_RX_FIFO0_NEW_MESSAGE)       /*!< RX FIFO 0 Interrupts List          */
+#define FDCAN_IT_LIST_RX_FIFO1         (FDCAN_IT_RX_FIFO1_MESSAGE_LOST | \
+                                        FDCAN_IT_RX_FIFO1_FULL         | \
+                                        FDCAN_IT_RX_FIFO1_NEW_MESSAGE)       /*!< RX FIFO 1 Interrupts List          */
+#define FDCAN_IT_LIST_SMSG             (FDCAN_IT_TX_ABORT_COMPLETE | \
+                                        FDCAN_IT_TX_COMPLETE | \
+                                        FDCAN_IT_RX_HIGH_PRIORITY_MSG)       /*!< Status Message Interrupts List     */
+#define FDCAN_IT_LIST_TX_FIFO_ERROR    (FDCAN_IT_TX_EVT_FIFO_ELT_LOST | \
+                                        FDCAN_IT_TX_EVT_FIFO_FULL | \
+                                        FDCAN_IT_TX_EVT_FIFO_NEW_DATA | \
+                                        FDCAN_IT_TX_FIFO_EMPTY)              /*!< TX FIFO Error Interrupts List      */
+#define FDCAN_IT_LIST_MISC             (FDCAN_IT_TIMEOUT_OCCURRED | \
+                                        FDCAN_IT_RAM_ACCESS_FAILURE | \
+                                        FDCAN_IT_TIMESTAMP_WRAPAROUND)       /*!< Misc. Interrupts List              */
+#define FDCAN_IT_LIST_BIT_LINE_ERROR   (FDCAN_IT_ERROR_PASSIVE | \
+                                        FDCAN_IT_ERROR_LOGGING_OVERFLOW)     /*!< Bit and Line Error Interrupts List */
+#define FDCAN_IT_LIST_PROTOCOL_ERROR   (FDCAN_IT_RESERVED_ADDRESS_ACCESS | \
+                                        FDCAN_IT_DATA_PROTOCOL_ERROR | \
+                                        FDCAN_IT_ARB_PROTOCOL_ERROR | \
+                                        FDCAN_IT_RAM_WATCHDOG | \
+                                        FDCAN_IT_BUS_OFF | \
+                                        FDCAN_IT_ERROR_WARNING)              /*!< Protocol Error Interrupts List     */
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Interrupts_Group FDCAN Interrupts Group
+  * @{
+  */
+#define FDCAN_IT_GROUP_RX_FIFO0          FDCAN_ILS_RXFIFO0 /*!< RX FIFO 0 Interrupts Group:
+                                                                  RF0LL: Rx FIFO 0 Message Lost
+                                                                  RF0FL: Rx FIFO 0 is Full
+                                                                  RF0NL: Rx FIFO 0 Has New Message            */
+#define FDCAN_IT_GROUP_RX_FIFO1          FDCAN_ILS_RXFIFO1 /*!< RX FIFO 1 Interrupts Group:
+                                                                  RF1LL: Rx FIFO 1 Message Lost
+                                                                  RF1FL: Rx FIFO 1 is Full
+                                                                  RF1NL: Rx FIFO 1 Has New Message            */
+#define FDCAN_IT_GROUP_SMSG              FDCAN_ILS_SMSG    /*!< Status Message Interrupts Group:
+                                                                  TCFL: Transmission Cancellation Finished
+                                                                  TCL: Transmission Completed
+                                                                  HPML: High Priority Message                 */
+#define FDCAN_IT_GROUP_TX_FIFO_ERROR     FDCAN_ILS_TFERR   /*!< TX FIFO Error Interrupts Group:
+                                                                  TEFLL: Tx Event FIFO Element Lost
+                                                                  TEFFL: Tx Event FIFO Full
+                                                                  TEFNL: Tx Event FIFO New Entry
+                                                                  TFEL: Tx FIFO Empty Interrupt Line          */
+#define FDCAN_IT_GROUP_MISC              FDCAN_ILS_MISC    /*!< Misc. Interrupts Group:
+                                                                  TOOL: Timeout Occurred
+                                                                  MRAFL: Message RAM Access Failure
+                                                                  TSWL: Timestamp Wraparound                  */
+#define FDCAN_IT_GROUP_BIT_LINE_ERROR    FDCAN_ILS_BERR    /*!< Bit and Line Error Interrupts Group:
+                                                                  EPL: Error Passive
+                                                                  ELOL: Error Logging Overflow                */
+#define FDCAN_IT_GROUP_PROTOCOL_ERROR    FDCAN_ILS_PERR    /*!< Protocol Error Group:
+                                                                  ARAL: Access to Reserved Address Line
+                                                                  PEDL: Protocol Error in Data Phase Line
+                                                                  PEAL: Protocol Error in Arbitration Phase Line
+                                                                  WDIL: Watchdog Interrupt Line
+                                                                  BOL: Bus_Off Status
+                                                                  EWL: Warning Status                         */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup FDCAN_Exported_Macros FDCAN Exported Macros
+  * @{
+  */
+
+/** @brief  Reset FDCAN handle state.
+  * @param  __HANDLE__ FDCAN handle.
+  * @retval None
+  */
+#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
+#define __HAL_FDCAN_RESET_HANDLE_STATE(__HANDLE__) do{                                                \
+                                                      (__HANDLE__)->State = HAL_FDCAN_STATE_RESET;    \
+                                                      (__HANDLE__)->MspInitCallback = NULL;           \
+                                                      (__HANDLE__)->MspDeInitCallback = NULL;         \
+                                                     } while(0)
+#else
+#define __HAL_FDCAN_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_FDCAN_STATE_RESET)
+#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
+
+/**
+  * @brief  Enable the specified FDCAN interrupts.
+  * @param  __HANDLE__ FDCAN handle.
+  * @param  __INTERRUPT__ FDCAN interrupt.
+  *         This parameter can be any combination of @arg FDCAN_Interrupts
+  * @retval None
+  */
+#define __HAL_FDCAN_ENABLE_IT(__HANDLE__, __INTERRUPT__)             \
+  (__HANDLE__)->Instance->IE |= (__INTERRUPT__)
+
+/**
+  * @brief  Disable the specified FDCAN interrupts.
+  * @param  __HANDLE__ FDCAN handle.
+  * @param  __INTERRUPT__ FDCAN interrupt.
+  *         This parameter can be any combination of @arg FDCAN_Interrupts
+  * @retval None
+  */
+#define __HAL_FDCAN_DISABLE_IT(__HANDLE__, __INTERRUPT__)               \
+  ((__HANDLE__)->Instance->IE) &= ~(__INTERRUPT__)
+
+/**
+  * @brief  Check whether the specified FDCAN interrupt is set or not.
+  * @param  __HANDLE__ FDCAN handle.
+  * @param  __INTERRUPT__ FDCAN interrupt.
+  *         This parameter can be one of @arg FDCAN_Interrupts
+  * @retval ITStatus
+  */
+#define __HAL_FDCAN_GET_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IR & (__INTERRUPT__))
+
+/**
+  * @brief  Clear the specified FDCAN interrupts.
+  * @param  __HANDLE__ FDCAN handle.
+  * @param  __INTERRUPT__ specifies the interrupts to clear.
+  *         This parameter can be any combination of @arg FDCAN_Interrupts
+  * @retval None
+  */
+#define __HAL_FDCAN_CLEAR_IT(__HANDLE__, __INTERRUPT__)             \
+  ((__HANDLE__)->Instance->IR) = (__INTERRUPT__)
+
+/**
+  * @brief  Check whether the specified FDCAN flag is set or not.
+  * @param  __HANDLE__ FDCAN handle.
+  * @param  __FLAG__ FDCAN flag.
+  *         This parameter can be one of @arg FDCAN_flags
+  * @retval FlagStatus
+  */
+#define __HAL_FDCAN_GET_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->IR & (__FLAG__))
+
+/**
+  * @brief  Clear the specified FDCAN flags.
+  * @param  __HANDLE__ FDCAN handle.
+  * @param  __FLAG__ specifies the flags to clear.
+  *         This parameter can be any combination of @arg FDCAN_flags
+  * @retval None
+  */
+#define __HAL_FDCAN_CLEAR_FLAG(__HANDLE__, __FLAG__)             \
+  ((__HANDLE__)->Instance->IR) = (__FLAG__)
+
+/** @brief  Check if the specified FDCAN interrupt source is enabled or disabled.
+  * @param  __HANDLE__ FDCAN handle.
+  * @param  __INTERRUPT__ specifies the FDCAN interrupt source to check.
+  *         This parameter can be a value of @arg FDCAN_Interrupts
+  * @retval ITStatus
+  */
+#define __HAL_FDCAN_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IE & (__INTERRUPT__))
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup FDCAN_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup FDCAN_Exported_Functions_Group1
+  * @{
+  */
+/* Initialization and de-initialization functions *****************************/
+HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan);
+HAL_StatusTypeDef HAL_FDCAN_DeInit(FDCAN_HandleTypeDef *hfdcan);
+void              HAL_FDCAN_MspInit(FDCAN_HandleTypeDef *hfdcan);
+void              HAL_FDCAN_MspDeInit(FDCAN_HandleTypeDef *hfdcan);
+HAL_StatusTypeDef HAL_FDCAN_EnterPowerDownMode(FDCAN_HandleTypeDef *hfdcan);
+HAL_StatusTypeDef HAL_FDCAN_ExitPowerDownMode(FDCAN_HandleTypeDef *hfdcan);
+
+#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
+/* Callbacks Register/UnRegister functions  ***********************************/
+HAL_StatusTypeDef HAL_FDCAN_RegisterCallback(FDCAN_HandleTypeDef *hfdcan, HAL_FDCAN_CallbackIDTypeDef CallbackID, pFDCAN_CallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_FDCAN_UnRegisterCallback(FDCAN_HandleTypeDef *hfdcan, HAL_FDCAN_CallbackIDTypeDef CallbackID);
+HAL_StatusTypeDef HAL_FDCAN_RegisterTxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, pFDCAN_TxEventFifoCallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_FDCAN_UnRegisterTxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan);
+HAL_StatusTypeDef HAL_FDCAN_RegisterRxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, pFDCAN_RxFifo0CallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_FDCAN_UnRegisterRxFifo0Callback(FDCAN_HandleTypeDef *hfdcan);
+HAL_StatusTypeDef HAL_FDCAN_RegisterRxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, pFDCAN_RxFifo1CallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_FDCAN_UnRegisterRxFifo1Callback(FDCAN_HandleTypeDef *hfdcan);
+HAL_StatusTypeDef HAL_FDCAN_RegisterTxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, pFDCAN_TxBufferCompleteCallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_FDCAN_UnRegisterTxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan);
+HAL_StatusTypeDef HAL_FDCAN_RegisterTxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, pFDCAN_TxBufferAbortCallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_FDCAN_UnRegisterTxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan);
+HAL_StatusTypeDef HAL_FDCAN_RegisterErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, pFDCAN_ErrorStatusCallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_FDCAN_UnRegisterErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan);
+#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/** @addtogroup FDCAN_Exported_Functions_Group2
+  * @{
+  */
+/* Configuration functions ****************************************************/
+HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig);
+HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan, uint32_t NonMatchingStd, uint32_t NonMatchingExt, uint32_t RejectRemoteStd, uint32_t RejectRemoteExt);
+HAL_StatusTypeDef HAL_FDCAN_ConfigExtendedIdMask(FDCAN_HandleTypeDef *hfdcan, uint32_t Mask);
+HAL_StatusTypeDef HAL_FDCAN_ConfigRxFifoOverwrite(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo, uint32_t OperationMode);
+HAL_StatusTypeDef HAL_FDCAN_ConfigRamWatchdog(FDCAN_HandleTypeDef *hfdcan, uint32_t CounterStartValue);
+HAL_StatusTypeDef HAL_FDCAN_ConfigTimestampCounter(FDCAN_HandleTypeDef *hfdcan, uint32_t TimestampPrescaler);
+HAL_StatusTypeDef HAL_FDCAN_EnableTimestampCounter(FDCAN_HandleTypeDef *hfdcan, uint32_t TimestampOperation);
+HAL_StatusTypeDef HAL_FDCAN_DisableTimestampCounter(FDCAN_HandleTypeDef *hfdcan);
+uint16_t          HAL_FDCAN_GetTimestampCounter(FDCAN_HandleTypeDef *hfdcan);
+HAL_StatusTypeDef HAL_FDCAN_ResetTimestampCounter(FDCAN_HandleTypeDef *hfdcan);
+HAL_StatusTypeDef HAL_FDCAN_ConfigTimeoutCounter(FDCAN_HandleTypeDef *hfdcan, uint32_t TimeoutOperation, uint32_t TimeoutPeriod);
+HAL_StatusTypeDef HAL_FDCAN_EnableTimeoutCounter(FDCAN_HandleTypeDef *hfdcan);
+HAL_StatusTypeDef HAL_FDCAN_DisableTimeoutCounter(FDCAN_HandleTypeDef *hfdcan);
+uint16_t          HAL_FDCAN_GetTimeoutCounter(FDCAN_HandleTypeDef *hfdcan);
+HAL_StatusTypeDef HAL_FDCAN_ResetTimeoutCounter(FDCAN_HandleTypeDef *hfdcan);
+HAL_StatusTypeDef HAL_FDCAN_ConfigTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan, uint32_t TdcOffset, uint32_t TdcFilter);
+HAL_StatusTypeDef HAL_FDCAN_EnableTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan);
+HAL_StatusTypeDef HAL_FDCAN_DisableTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan);
+HAL_StatusTypeDef HAL_FDCAN_EnableISOMode(FDCAN_HandleTypeDef *hfdcan);
+HAL_StatusTypeDef HAL_FDCAN_DisableISOMode(FDCAN_HandleTypeDef *hfdcan);
+HAL_StatusTypeDef HAL_FDCAN_EnableEdgeFiltering(FDCAN_HandleTypeDef *hfdcan);
+HAL_StatusTypeDef HAL_FDCAN_DisableEdgeFiltering(FDCAN_HandleTypeDef *hfdcan);
+/**
+  * @}
+  */
+
+/** @addtogroup FDCAN_Exported_Functions_Group3
+  * @{
+  */
+/* Control functions **********************************************************/
+HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan);
+HAL_StatusTypeDef HAL_FDCAN_Stop(FDCAN_HandleTypeDef *hfdcan);
+HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData);
+uint32_t HAL_FDCAN_GetLatestTxFifoQRequestBuffer(FDCAN_HandleTypeDef *hfdcan);
+HAL_StatusTypeDef HAL_FDCAN_AbortTxRequest(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndex);
+HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation, FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData);
+HAL_StatusTypeDef HAL_FDCAN_GetTxEvent(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxEventFifoTypeDef *pTxEvent);
+HAL_StatusTypeDef HAL_FDCAN_GetHighPriorityMessageStatus(FDCAN_HandleTypeDef *hfdcan, FDCAN_HpMsgStatusTypeDef *HpMsgStatus);
+HAL_StatusTypeDef HAL_FDCAN_GetProtocolStatus(FDCAN_HandleTypeDef *hfdcan, FDCAN_ProtocolStatusTypeDef *ProtocolStatus);
+HAL_StatusTypeDef HAL_FDCAN_GetErrorCounters(FDCAN_HandleTypeDef *hfdcan, FDCAN_ErrorCountersTypeDef *ErrorCounters);
+uint32_t HAL_FDCAN_IsTxBufferMessagePending(FDCAN_HandleTypeDef *hfdcan, uint32_t TxBufferIndex);
+uint32_t HAL_FDCAN_GetRxFifoFillLevel(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo);
+uint32_t HAL_FDCAN_GetTxFifoFreeLevel(FDCAN_HandleTypeDef *hfdcan);
+uint32_t HAL_FDCAN_IsRestrictedOperationMode(FDCAN_HandleTypeDef *hfdcan);
+HAL_StatusTypeDef HAL_FDCAN_ExitRestrictedOperationMode(FDCAN_HandleTypeDef *hfdcan);
+/**
+  * @}
+  */
+
+/** @addtogroup FDCAN_Exported_Functions_Group4
+  * @{
+  */
+/* Interrupts management ******************************************************/
+HAL_StatusTypeDef HAL_FDCAN_ConfigInterruptLines(FDCAN_HandleTypeDef *hfdcan, uint32_t ITList, uint32_t InterruptLine);
+HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs, uint32_t BufferIndexes);
+HAL_StatusTypeDef HAL_FDCAN_DeactivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t InactiveITs);
+void              HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan);
+/**
+  * @}
+  */
+
+/** @addtogroup FDCAN_Exported_Functions_Group5
+  * @{
+  */
+/* Callback functions *********************************************************/
+void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs);
+void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs);
+void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs);
+void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan);
+void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes);
+void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes);
+void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan);
+void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan);
+void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan);
+void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan);
+void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs);
+/**
+  * @}
+  */
+
+/** @addtogroup FDCAN_Exported_Functions_Group6
+  * @{
+  */
+/* Peripheral State functions *************************************************/
+uint32_t HAL_FDCAN_GetError(FDCAN_HandleTypeDef *hfdcan);
+HAL_FDCAN_StateTypeDef HAL_FDCAN_GetState(FDCAN_HandleTypeDef *hfdcan);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private types -------------------------------------------------------------*/
+/** @defgroup FDCAN_Private_Types FDCAN Private Types
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private variables ---------------------------------------------------------*/
+/** @defgroup FDCAN_Private_Variables FDCAN Private Variables
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup FDCAN_Private_Constants FDCAN Private Constants
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup FDCAN_Private_Macros FDCAN Private Macros
+  * @{
+  */
+#define IS_FDCAN_FRAME_FORMAT(FORMAT) (((FORMAT) == FDCAN_FRAME_CLASSIC  ) || \
+                                       ((FORMAT) == FDCAN_FRAME_FD_NO_BRS) || \
+                                       ((FORMAT) == FDCAN_FRAME_FD_BRS   ))
+#define IS_FDCAN_MODE(MODE) (((MODE) == FDCAN_MODE_NORMAL              ) || \
+                             ((MODE) == FDCAN_MODE_RESTRICTED_OPERATION) || \
+                             ((MODE) == FDCAN_MODE_BUS_MONITORING      ) || \
+                             ((MODE) == FDCAN_MODE_INTERNAL_LOOPBACK   ) || \
+                             ((MODE) == FDCAN_MODE_EXTERNAL_LOOPBACK   ))
+#define IS_FDCAN_CKDIV(CKDIV) (((CKDIV) == FDCAN_CLOCK_DIV1 ) || \
+                               ((CKDIV) == FDCAN_CLOCK_DIV2 ) || \
+                               ((CKDIV) == FDCAN_CLOCK_DIV4 ) || \
+                               ((CKDIV) == FDCAN_CLOCK_DIV6 ) || \
+                               ((CKDIV) == FDCAN_CLOCK_DIV8 ) || \
+                               ((CKDIV) == FDCAN_CLOCK_DIV10) || \
+                               ((CKDIV) == FDCAN_CLOCK_DIV12) || \
+                               ((CKDIV) == FDCAN_CLOCK_DIV14) || \
+                               ((CKDIV) == FDCAN_CLOCK_DIV16) || \
+                               ((CKDIV) == FDCAN_CLOCK_DIV18) || \
+                               ((CKDIV) == FDCAN_CLOCK_DIV20) || \
+                               ((CKDIV) == FDCAN_CLOCK_DIV22) || \
+                               ((CKDIV) == FDCAN_CLOCK_DIV24) || \
+                               ((CKDIV) == FDCAN_CLOCK_DIV26) || \
+                               ((CKDIV) == FDCAN_CLOCK_DIV28) || \
+                               ((CKDIV) == FDCAN_CLOCK_DIV30))
+#define IS_FDCAN_NOMINAL_PRESCALER(PRESCALER) (((PRESCALER) >= 1U) && ((PRESCALER) <= 512U))
+#define IS_FDCAN_NOMINAL_SJW(SJW) (((SJW) >= 1U) && ((SJW) <= 128U))
+#define IS_FDCAN_NOMINAL_TSEG1(TSEG1) (((TSEG1) >= 1U) && ((TSEG1) <= 256U))
+#define IS_FDCAN_NOMINAL_TSEG2(TSEG2) (((TSEG2) >= 1U) && ((TSEG2) <= 128U))
+#define IS_FDCAN_DATA_PRESCALER(PRESCALER) (((PRESCALER) >= 1U) && ((PRESCALER) <= 32U))
+#define IS_FDCAN_DATA_SJW(SJW) (((SJW) >= 1U) && ((SJW) <= 16U))
+#define IS_FDCAN_DATA_TSEG1(TSEG1) (((TSEG1) >= 1U) && ((TSEG1) <= 32U))
+#define IS_FDCAN_DATA_TSEG2(TSEG2) (((TSEG2) >= 1U) && ((TSEG2) <= 16U))
+#define IS_FDCAN_MAX_VALUE(VALUE, MAX) ((VALUE) <= (MAX))
+#define IS_FDCAN_MIN_VALUE(VALUE, MIN) ((VALUE) >= (MIN))
+#define IS_FDCAN_TX_FIFO_QUEUE_MODE(MODE) (((MODE) == FDCAN_TX_FIFO_OPERATION ) || \
+                                           ((MODE) == FDCAN_TX_QUEUE_OPERATION))
+#define IS_FDCAN_ID_TYPE(ID_TYPE) (((ID_TYPE) == FDCAN_STANDARD_ID) || \
+                                   ((ID_TYPE) == FDCAN_EXTENDED_ID))
+#define IS_FDCAN_FILTER_CFG(CONFIG) (((CONFIG) == FDCAN_FILTER_DISABLE      ) || \
+                                     ((CONFIG) == FDCAN_FILTER_TO_RXFIFO0   ) || \
+                                     ((CONFIG) == FDCAN_FILTER_TO_RXFIFO1   ) || \
+                                     ((CONFIG) == FDCAN_FILTER_REJECT       ) || \
+                                     ((CONFIG) == FDCAN_FILTER_HP           ) || \
+                                     ((CONFIG) == FDCAN_FILTER_TO_RXFIFO0_HP) || \
+                                     ((CONFIG) == FDCAN_FILTER_TO_RXFIFO1_HP))
+#define IS_FDCAN_TX_LOCATION(LOCATION) (((LOCATION) == FDCAN_TX_BUFFER0 ) || ((LOCATION) == FDCAN_TX_BUFFER1 ) || \
+                                        ((LOCATION) == FDCAN_TX_BUFFER2 ))
+#define IS_FDCAN_TX_LOCATION_LIST(LOCATION) (((LOCATION) >= FDCAN_TX_BUFFER0) && \
+                                             ((LOCATION) <= (FDCAN_TX_BUFFER0 | FDCAN_TX_BUFFER1 | FDCAN_TX_BUFFER2)))
+#define IS_FDCAN_RX_FIFO(FIFO) (((FIFO) == FDCAN_RX_FIFO0) || \
+                                ((FIFO) == FDCAN_RX_FIFO1))
+#define IS_FDCAN_RX_FIFO_MODE(MODE) (((MODE) == FDCAN_RX_FIFO_BLOCKING ) || \
+                                     ((MODE) == FDCAN_RX_FIFO_OVERWRITE))
+#define IS_FDCAN_STD_FILTER_TYPE(TYPE) (((TYPE) == FDCAN_FILTER_RANGE) || \
+                                        ((TYPE) == FDCAN_FILTER_DUAL ) || \
+                                        ((TYPE) == FDCAN_FILTER_MASK ))
+#define IS_FDCAN_EXT_FILTER_TYPE(TYPE) (((TYPE) == FDCAN_FILTER_RANGE        ) || \
+                                        ((TYPE) == FDCAN_FILTER_DUAL         ) || \
+                                        ((TYPE) == FDCAN_FILTER_MASK         ) || \
+                                        ((TYPE) == FDCAN_FILTER_RANGE_NO_EIDM))
+#define IS_FDCAN_FRAME_TYPE(TYPE) (((TYPE) == FDCAN_DATA_FRAME  ) || \
+                                   ((TYPE) == FDCAN_REMOTE_FRAME))
+#define IS_FDCAN_DLC(DLC) (((DLC) == FDCAN_DLC_BYTES_0 ) || \
+                           ((DLC) == FDCAN_DLC_BYTES_1 ) || \
+                           ((DLC) == FDCAN_DLC_BYTES_2 ) || \
+                           ((DLC) == FDCAN_DLC_BYTES_3 ) || \
+                           ((DLC) == FDCAN_DLC_BYTES_4 ) || \
+                           ((DLC) == FDCAN_DLC_BYTES_5 ) || \
+                           ((DLC) == FDCAN_DLC_BYTES_6 ) || \
+                           ((DLC) == FDCAN_DLC_BYTES_7 ) || \
+                           ((DLC) == FDCAN_DLC_BYTES_8 ) || \
+                           ((DLC) == FDCAN_DLC_BYTES_12) || \
+                           ((DLC) == FDCAN_DLC_BYTES_16) || \
+                           ((DLC) == FDCAN_DLC_BYTES_20) || \
+                           ((DLC) == FDCAN_DLC_BYTES_24) || \
+                           ((DLC) == FDCAN_DLC_BYTES_32) || \
+                           ((DLC) == FDCAN_DLC_BYTES_48) || \
+                           ((DLC) == FDCAN_DLC_BYTES_64))
+#define IS_FDCAN_ESI(ESI) (((ESI) == FDCAN_ESI_ACTIVE ) || \
+                           ((ESI) == FDCAN_ESI_PASSIVE))
+#define IS_FDCAN_BRS(BRS) (((BRS) == FDCAN_BRS_OFF) || \
+                           ((BRS) == FDCAN_BRS_ON ))
+#define IS_FDCAN_FDF(FDF) (((FDF) == FDCAN_CLASSIC_CAN) || \
+                           ((FDF) == FDCAN_FD_CAN     ))
+#define IS_FDCAN_EFC(EFC) (((EFC) == FDCAN_NO_TX_EVENTS   ) || \
+                           ((EFC) == FDCAN_STORE_TX_EVENTS))
+#define IS_FDCAN_IT(IT) (((IT) & ~(FDCAN_IR_MASK)) == 0U)
+#define IS_FDCAN_IT_GROUP(IT_GROUP) (((IT_GROUP) & ~(FDCAN_ILS_MASK)) == 0U)
+#define IS_FDCAN_NON_MATCHING(DESTINATION) (((DESTINATION) == FDCAN_ACCEPT_IN_RX_FIFO0) || \
+                                            ((DESTINATION) == FDCAN_ACCEPT_IN_RX_FIFO1) || \
+                                            ((DESTINATION) == FDCAN_REJECT            ))
+#define IS_FDCAN_REJECT_REMOTE(DESTINATION) (((DESTINATION) == FDCAN_FILTER_REMOTE) || \
+                                             ((DESTINATION) == FDCAN_REJECT_REMOTE))
+#define IS_FDCAN_IT_LINE(IT_LINE) (((IT_LINE) == FDCAN_INTERRUPT_LINE0) || \
+                                   ((IT_LINE) == FDCAN_INTERRUPT_LINE1))
+#define IS_FDCAN_TIMESTAMP(OPERATION) (((OPERATION) == FDCAN_TIMESTAMP_INTERNAL) || \
+                                       ((OPERATION) == FDCAN_TIMESTAMP_EXTERNAL))
+#define IS_FDCAN_TIMESTAMP_PRESCALER(PRESCALER) (((PRESCALER) == FDCAN_TIMESTAMP_PRESC_1 ) || \
+                                                 ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_2 ) || \
+                                                 ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_3 ) || \
+                                                 ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_4 ) || \
+                                                 ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_5 ) || \
+                                                 ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_6 ) || \
+                                                 ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_7 ) || \
+                                                 ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_8 ) || \
+                                                 ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_9 ) || \
+                                                 ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_10) || \
+                                                 ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_11) || \
+                                                 ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_12) || \
+                                                 ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_13) || \
+                                                 ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_14) || \
+                                                 ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_15) || \
+                                                 ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_16))
+#define IS_FDCAN_TIMEOUT(OPERATION) (((OPERATION) == FDCAN_TIMEOUT_CONTINUOUS   ) || \
+                                     ((OPERATION) == FDCAN_TIMEOUT_TX_EVENT_FIFO) || \
+                                     ((OPERATION) == FDCAN_TIMEOUT_RX_FIFO0     ) || \
+                                     ((OPERATION) == FDCAN_TIMEOUT_RX_FIFO1     ))
+/**
+  * @}
+  */
+
+/* Private functions prototypes ----------------------------------------------*/
+/** @defgroup FDCAN_Private_Functions_Prototypes FDCAN Private Functions Prototypes
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+/** @defgroup FDCAN_Private_Functions FDCAN Private Functions
+  * @{
+  */
+
+/**
+  * @}
+  */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+#endif /* FDCAN1 */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_FDCAN_H */
+
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h
new file mode 100644
index 0000000..1d2554c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h
@@ -0,0 +1,1036 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_flash.h
+  * @author  MCD Application Team
+  * @brief   Header file of FLASH HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_FLASH_H
+#define STM32G0xx_HAL_FLASH_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup FLASH
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup FLASH_Exported_Types FLASH Exported Types
+  * @{
+  */
+
+/**
+  * @brief  FLASH Erase structure definition
+  */
+typedef struct
+{
+  uint32_t TypeErase;   /*!< Mass erase or page erase.
+                             This parameter can be a value of @ref FLASH_Type_Erase */
+  uint32_t Banks;       /*!< Select bank to erase.
+                             This parameter must be a value of @ref FLASH_Banks
+                             (FLASH_BANK_BOTH should be used only for mass erase) */
+  uint32_t Page;        /*!< Initial Flash page to erase when page erase is enabled
+                             This parameter must be a value between 0 and (FLASH_PAGE_NB - 1) */
+  uint32_t NbPages;     /*!< Number of pages to be erased.
+                             This parameter must be a value between 1 and (FLASH_PAGE_NB - value of initial page)*/
+} FLASH_EraseInitTypeDef;
+
+/**
+  * @brief  FLASH Option Bytes Program structure definition
+  */
+typedef struct
+{
+  uint32_t OptionType;        /*!< Option byte to be configured.
+                                   This parameter can be a combination of the values of @ref FLASH_OB_Type */
+  uint32_t WRPArea;           /*!< Write protection area to be programmed (used for OPTIONBYTE_WRP).
+                                   Only one WRP area could be programmed at the same time.
+                                   This parameter can be value of @ref FLASH_OB_WRP_Area */
+  uint32_t WRPStartOffset;    /*!< Write protection start offset (used for OPTIONBYTE_WRP).
+                                   This parameter must be a value between 0 and [FLASH_PAGE_NB - 1]*/
+  uint32_t WRPEndOffset;      /*!< Write protection end offset (used for OPTIONBYTE_WRP).
+                                   This parameter must be a value between WRPStartOffset and [FLASH_PAGE_NB - 1] */
+  uint32_t RDPLevel;          /*!< Set the read protection level (used for OPTIONBYTE_RDP).
+                                   This parameter can be a value of @ref FLASH_OB_Read_Protection */
+  uint32_t USERType;          /*!< User option byte(s) to be configured (used for OPTIONBYTE_USER).
+                                   This parameter can be a combination of @ref FLASH_OB_USER_Type */
+  uint32_t USERConfig;        /*!< Value of the user option byte (used for OPTIONBYTE_USER).
+                                   This parameter can be a combination of
+                                   @ref FLASH_OB_USER_BOR_ENABLE(*),
+                                   @ref FLASH_OB_USER_BOR_LEVEL(*),
+                                   @ref FLASH_OB_USER_RESET_CONFIG(*),
+                                   @ref FLASH_OB_USER_nRST_STOP,
+                                   @ref FLASH_OB_USER_nRST_STANDBY,
+                                   @ref FLASH_OB_USER_nRST_SHUTDOWN(*),
+                                   @ref FLASH_OB_USER_IWDG_SW,
+                                   @ref FLASH_OB_USER_IWDG_STOP,
+                                   @ref FLASH_OB_USER_IWDG_STANDBY,
+                                   @ref FLASH_OB_USER_WWDG_SW,
+                                   @ref FLASH_OB_USER_SRAM_PARITY,
+                                   @ref FLASH_OB_USER_BANK_SWAP(*),
+                                   @ref FLASH_OB_USER_DUAL_BANK(*),
+                                   @ref FLASH_OB_USER_nBOOT_SEL,
+                                   @ref FLASH_OB_USER_nBOOT1,
+                                   @ref FLASH_OB_USER_nBOOT0,
+                                   @ref FLASH_OB_USER_INPUT_RESET_HOLDER(*)
+                                   @note (*) availability depends on devices */
+#if defined(FLASH_PCROP_SUPPORT)
+  uint32_t PCROPConfig;       /*!< Configuration of the PCROP (used for OPTIONBYTE_PCROP).
+                                   This parameter must be a combination of @ref FLASH_OB_PCROP_ZONE
+                                   and @ref FLASH_OB_PCROP_RDP. Note that once set, Pcrop erase on RDP level 1 regression
+                                   (PCROP_RDP bit) can not be reset. It will be reset by mass erase */
+  uint32_t PCROP1AStartAddr;  /*!< PCROP Start address (used for OPTIONBYTE_PCROP). It represents first address of start block
+                                   to protect. Make sure this parameter is multiple of PCROP granularity: 512 Bytes.*/
+  uint32_t PCROP1AEndAddr;    /*!< PCROP End address (used for OPTIONBYTE_PCROP). It represents first address of end block
+                                   to protect. Make sure this parameter is multiple of PCROP granularity: 512 Bytes.*/
+  uint32_t PCROP1BStartAddr;  /*!< PCROP Start address (used for OPTIONBYTE_PCROP). It represents first address of start block
+                                   to protect. Make sure this parameter is multiple of PCROP granularity: 512 Bytes.*/
+  uint32_t PCROP1BEndAddr;    /*!< PCROP End address (used for OPTIONBYTE_PCROP). It represents first address of end block
+                                   to protect. Make sure this parameter is multiple of PCROP granularity: 512 Bytes.*/
+#if defined(FLASH_DBANK_SUPPORT)
+  uint32_t PCROP2AStartAddr;  /*!< PCROP Start address (used for OPTIONBYTE_PCROP). It represents first address of start block
+                                   to protect. Make sure this parameter is multiple of PCROP granularity: 512 Bytes.*/
+  uint32_t PCROP2AEndAddr;    /*!< PCROP End address (used for OPTIONBYTE_PCROP). It represents first address of end block
+                                   to protect. Make sure this parameter is multiple of PCROP granularity: 512 Bytes.*/
+  uint32_t PCROP2BStartAddr;  /*!< PCROP Start address (used for OPTIONBYTE_PCROP). It represents first address of start block
+                                   to protect. Make sure this parameter is multiple of PCROP granularity: 512 Bytes.*/
+  uint32_t PCROP2BEndAddr;    /*!< PCROP End address (used for OPTIONBYTE_PCROP). It represents first address of end block
+                                   to protect. Make sure this parameter is multiple of PCROP granularity: 512 Bytes.*/
+#endif /* FLASH_DBANK_SUPPORT */
+#endif /* FLASH_PCROP_SUPPORT */
+#if defined(FLASH_SECURABLE_MEMORY_SUPPORT)
+  uint32_t BootEntryPoint;    /*!< Allow to force a unique boot entry point to Flash or system Flash */
+  uint32_t SecSize;           /*!< This parameter defines securable memory area width in number of pages starting from Flash base address.
+                                   This parameter must be a value between [0] and [FLASH_PAGE_NB],
+                                   [0] meaning no secure area defined, [1] meaning first page only protected, etc... */
+#if defined(FLASH_DBANK_SUPPORT)
+  uint32_t SecSize2;           /*!< This parameter defines securable memory area width in number of pages starting from 2nd Bank start address.
+                                   This parameter must be a value between [0] and [FLASH_PAGE_NB],
+                                   [0] meaning no secure area defined, [1] meaning first page only protected, etc... */
+#endif /* FLASH_SECURABLE_MEMORY_SUPPORT */
+#endif /* FLASH_DBANK_SUPPORT */
+} FLASH_OBProgramInitTypeDef;
+
+/**
+  * @brief  FLASH handle Structure definition
+  */
+typedef struct
+{
+  HAL_LockTypeDef   Lock;              /* FLASH locking object */
+  uint32_t          ErrorCode;         /* FLASH error code */
+  uint32_t          ProcedureOnGoing;  /* Internal variable to indicate which procedure is ongoing or not in IT context */
+  uint32_t          Address;           /* Internal variable to save address selected for program in IT context */
+  uint32_t          Banks;             /* Internal variable to save current bank selected during erase in IT context */
+  uint32_t          Page;              /* Internal variable to define the current page which is erasing in IT context */
+  uint32_t          NbPagesToErase;    /* Internal variable to save the remaining pages to erase in IT context */
+} FLASH_ProcessTypeDef;
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup FLASH_Exported_Constants FLASH Exported Constants
+  * @{
+  */
+/** @defgroup FLASH_Keys FLASH Keys
+  * @{
+  */
+#define FLASH_KEY1                      0x45670123U   /*!< Flash key1 */
+#define FLASH_KEY2                      0xCDEF89ABU   /*!< Flash key2: used with FLASH_KEY1
+                                                           to unlock the FLASH registers access */
+#define FLASH_OPTKEY1                   0x08192A3BU   /*!< Flash option byte key1 */
+#define FLASH_OPTKEY2                   0x4C5D6E7FU   /*!< Flash option byte key2: used with FLASH_OPTKEY1
+                                                           to allow option bytes operations */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_Latency FLASH Latency
+  * @{
+  */
+#define FLASH_LATENCY_0                 0x00000000UL        /*!< FLASH Zero wait state */
+#define FLASH_LATENCY_1                 FLASH_ACR_LATENCY_0 /*!< FLASH One wait state */
+#define FLASH_LATENCY_2                 FLASH_ACR_LATENCY_1 /*!< FLASH Two wait states */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_Flags FLASH Flags Definition
+  * @{
+  */
+#define FLASH_FLAG_EOP                  ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_EOP_Pos)         /*!< FLASH End of operation flag */
+#define FLASH_FLAG_OPERR                ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_OPERR_Pos)       /*!< FLASH Operation error flag */
+#define FLASH_FLAG_PROGERR              ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_PROGERR_Pos)     /*!< FLASH Programming error flag */
+#define FLASH_FLAG_WRPERR               ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_WRPERR_Pos)      /*!< FLASH Write protection error flag */
+#define FLASH_FLAG_PGAERR               ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_PGAERR_Pos)      /*!< FLASH Programming alignment error flag */
+#define FLASH_FLAG_SIZERR               ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_SIZERR_Pos)      /*!< FLASH Size error flag  */
+#define FLASH_FLAG_PGSERR               ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_PGSERR_Pos)      /*!< FLASH Programming sequence error flag */
+#define FLASH_FLAG_MISERR               ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_MISERR_Pos)      /*!< FLASH Fast programming data miss error flag */
+#define FLASH_FLAG_FASTERR              ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_FASTERR_Pos)     /*!< FLASH Fast programming error flag */
+#if defined(FLASH_PCROP_SUPPORT)
+#define FLASH_FLAG_RDERR                ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_RDERR_Pos)       /*!< FLASH PCROP read error flag */
+#endif /* FLASH_PCROP_SUPPORT */
+#define FLASH_FLAG_OPTVERR              ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_OPTVERR_Pos)     /*!< FLASH Option validity error flag */
+#define FLASH_FLAG_BSY1                 ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_BSY1_Pos)        /*!< FLASH Operation Busy flag for Bank 1 */
+#if defined(FLASH_DBANK_SUPPORT)
+#define FLASH_FLAG_BSY2                  ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_BSY2_Pos)       /*!< FLASH Operation Busy flag for Bank 2 */
+#endif /* FLASH_DBANK_SUPPORT */
+#define FLASH_FLAG_BSY                  FLASH_FLAG_BSY1                                                       /*!< FLASH Operation Busy flag - legacy name for single bank */
+#define FLASH_FLAG_CFGBSY               ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_CFGBSY_Pos)      /*!< FLASH Configuration Busy flag */
+#if defined(FLASH_DBANK_SUPPORT)
+#define FLASH_FLAG_PESD                 ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_PESD_Pos)        /*!< FLASH Programming/erase operation suspended */
+#endif /* FLASH_DBANK_SUPPORT */
+#define FLASH_FLAG_ECCC1                ((FLASH_FLAG_ECCR1_ID << FLASH_FLAG_REG_POS) | FLASH_ECCR_ECCC_Pos)   /*!< FLASH ECC correction on bank 1 */
+#define FLASH_FLAG_ECCD1                ((FLASH_FLAG_ECCR1_ID << FLASH_FLAG_REG_POS) | FLASH_ECCR_ECCD_Pos)   /*!< FLASH ECC detection on bank 1 */
+#if defined(FLASH_DBANK_SUPPORT)
+#define FLASH_FLAG_ECCC2                ((FLASH_FLAG_ECCR2_ID << FLASH_FLAG_REG_POS) | FLASH_ECC2R_ECCC_Pos)  /*!< FLASH ECC correction on bank 2 */
+#define FLASH_FLAG_ECCD2                ((FLASH_FLAG_ECCR2_ID << FLASH_FLAG_REG_POS) | FLASH_ECC2R_ECCD_Pos)  /*!< FLASH ECC detection on bank 2 */
+#endif /* FLASH_DBANK_SUPPORT */
+#define FLASH_FLAG_ECCC                 FLASH_FLAG_ECCC1   /*!< FLASH ECC correction - legacy name for single bank */
+#define FLASH_FLAG_ECCD                 FLASH_FLAG_ECCD1   /*!< FLASH ECC detection - legacy name for single bank */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_Interrupt_definition FLASH Interrupts Definition
+  * @brief FLASH Interrupt definition
+  * @{
+  */
+#define FLASH_IT_EOP                    ((FLASH_FLAG_CR_ID << FLASH_FLAG_REG_POS) | FLASH_CR_EOPIE_Pos)         /*!< End of FLASH Operation Interrupt source */
+#define FLASH_IT_OPERR                  ((FLASH_FLAG_CR_ID << FLASH_FLAG_REG_POS) | FLASH_CR_ERRIE_Pos)         /*!< Error Interrupt source */
+#if defined(FLASH_PCROP_SUPPORT)
+#define FLASH_IT_RDERR                  ((FLASH_FLAG_CR_ID << FLASH_FLAG_REG_POS) | FLASH_CR_RDERRIE_Pos)       /*!< PCROP Read Error Interrupt source*/
+#endif /* FLASH_PCROP_SUPPORT */
+#define FLASH_IT_ECCC1                  ((FLASH_FLAG_ECCR1_ID << FLASH_FLAG_REG_POS) | FLASH_ECCR_ECCCIE_Pos)   /*!< ECC Correction on Bank 1 Interrupt source */
+#if defined(FLASH_DBANK_SUPPORT)
+#define FLASH_IT_ECCC2                  ((FLASH_FLAG_ECCR2_ID << FLASH_FLAG_REG_POS) | FLASH_ECC2R_ECCCIE_Pos)  /*!< ECC Correction on Bank 2 Interrupt source */
+#endif /* FLASH_DBANK_SUPPORT */
+#define FLASH_IT_ECCC                   FLASH_IT_ECCC1                                                          /*!< ECC Correction - legacy name for single bank */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_Error FLASH Error
+  * @{
+  */
+#define HAL_FLASH_ERROR_NONE            0x00000000U
+#define HAL_FLASH_ERROR_OP              FLASH_SR_EOP
+#define HAL_FLASH_ERROR_PROG            FLASH_SR_PROGERR
+#define HAL_FLASH_ERROR_WRP             FLASH_SR_WRPERR
+#define HAL_FLASH_ERROR_PGA             FLASH_SR_PGAERR
+#define HAL_FLASH_ERROR_SIZ             FLASH_SR_SIZERR
+#define HAL_FLASH_ERROR_PGS             FLASH_SR_PGSERR
+#define HAL_FLASH_ERROR_MIS             FLASH_SR_MISERR
+#define HAL_FLASH_ERROR_FAST            FLASH_SR_FASTERR
+#if defined(FLASH_PCROP_SUPPORT)
+#define HAL_FLASH_ERROR_RD              FLASH_SR_RDERR
+#endif /* FLASH_PCROP_SUPPORT */
+#define HAL_FLASH_ERROR_OPTV            FLASH_SR_OPTVERR
+#define HAL_FLASH_ERROR_ECCD            FLASH_ECCR_ECCD
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_Type_Erase FLASH Erase Type
+  * @{
+  */
+#define FLASH_TYPEERASE_PAGES           FLASH_CR_PER    /*!< Pages erase only */
+#define FLASH_TYPEERASE_MASS            FLASH_CR_MER1   /*!< Flash mass erase activation */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_Banks FLASH Banks
+  * @{
+  */
+#define FLASH_BANK_1                    FLASH_CR_MER1   /*!< Bank 1 */
+#if defined(FLASH_DBANK_SUPPORT)
+#define FLASH_BANK_2                    FLASH_CR_MER2   /*!< Bank 2 */
+#endif /* FLASH_DBANK_SUPPORT */
+/**
+  * @}
+  */
+
+
+/** @defgroup FLASH_Type_Program FLASH Program Type
+  * @{
+  */
+#define FLASH_TYPEPROGRAM_DOUBLEWORD    FLASH_CR_PG     /*!< Program a double-word (64-bit) at a specified address */
+#define FLASH_TYPEPROGRAM_FAST          FLASH_CR_FSTPG  /*!< Fast program a 32 row double-word (64-bit) at a specified address */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_OB_Type FLASH Option Bytes Type
+  * @{
+  */
+#define OPTIONBYTE_WRP                  0x00000001U  /*!< WRP option byte configuration */
+#define OPTIONBYTE_RDP                  0x00000002U  /*!< RDP option byte configuration */
+#define OPTIONBYTE_USER                 0x00000004U  /*!< USER option byte configuration */
+#if defined(FLASH_PCROP_SUPPORT)
+#define OPTIONBYTE_PCROP                0x00000008U  /*!< PCROP option byte configuration */
+#endif /* FLASH_PCROP_SUPPORT */
+#if defined(FLASH_SECURABLE_MEMORY_SUPPORT)
+#define OPTIONBYTE_SEC                  0x00000010U  /*!< SEC option byte configuration */
+#endif /* FLASH_SECURABLE_MEMORY_SUPPORT */
+
+#if defined(FLASH_PCROP_SUPPORT) && defined(FLASH_SECURABLE_MEMORY_SUPPORT)
+#define OPTIONBYTE_ALL                  (OPTIONBYTE_WRP   | OPTIONBYTE_RDP | OPTIONBYTE_USER | \
+                                         OPTIONBYTE_PCROP | OPTIONBYTE_SEC)                   /*!< All option byte configuration */
+#else
+#define OPTIONBYTE_ALL                  (OPTIONBYTE_WRP   | OPTIONBYTE_RDP | OPTIONBYTE_USER) /*!< All option byte configuration */
+#endif /* FLASH_PCROP_SUPPORT && FLASH_SECURABLE_MEMORY_SUPPORT */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_OB_WRP_Area FLASH WRP Area
+  * @{
+  */
+#define OB_WRPAREA_ZONE_A               0x00000001U  /*!< Flash Zone A */
+#define OB_WRPAREA_ZONE_B               0x00000002U  /*!< Flash Zone B */
+#if defined(FLASH_DBANK_SUPPORT)
+#define OB_WRPAREA_ZONE2_A              0x00000004U  /*!< Flash Bank 2 Zone A */
+#define OB_WRPAREA_ZONE2_B              0x00000008U  /*!< Flash Bank 2 Zone B */
+#endif /* FLASH_DBANK_SUPPORT */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_OB_Read_Protection FLASH Option Bytes Read Protection
+  * @{
+  */
+#define OB_RDP_LEVEL_0                  0x000000AAU
+#define OB_RDP_LEVEL_1                  0x000000BBU
+#define OB_RDP_LEVEL_2                  0x000000CCU  /*!< Warning: When enabling read protection level 2
+                                                          it is no more possible to go back to level 1 or 0 */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_OB_USER_Type FLASH Option Bytes User Type
+  * @{
+  */
+#if defined(PWR_BOR_SUPPORT)
+#define OB_USER_BOR_EN                  FLASH_OPTR_BOR_EN                           /*!< BOR reset enable */
+#define OB_USER_BOR_LEV                 (FLASH_OPTR_BORF_LEV | FLASH_OPTR_BORR_LEV) /*!< BOR reset Level */
+#endif /* PWR_BOR_SUPPORT */
+#define OB_USER_nRST_STOP               FLASH_OPTR_nRST_STOP                        /*!< Reset generated when entering the stop mode */
+#define OB_USER_nRST_STDBY              FLASH_OPTR_nRST_STDBY                       /*!< Reset generated when entering the standby mode */
+#if defined(PWR_SHDW_SUPPORT)
+#define OB_USER_nRST_SHDW               FLASH_OPTR_nRST_SHDW                        /*!< Reset generated when entering the shutdown mode */
+#endif /* PWR_SHDW_SUPPORT */
+#define OB_USER_IWDG_SW                 FLASH_OPTR_IWDG_SW                          /*!< Independent watchdog selection */
+#define OB_USER_IWDG_STOP               FLASH_OPTR_IWDG_STOP                        /*!< Independent watchdog counter freeze in stop mode */
+#define OB_USER_IWDG_STDBY              FLASH_OPTR_IWDG_STDBY                       /*!< Independent watchdog counter freeze in standby mode */
+#define OB_USER_WWDG_SW                 FLASH_OPTR_WWDG_SW                          /*!< Window watchdog selection */
+#if defined(FLASH_DBANK_SUPPORT)
+#define OB_USER_BANK_SWAP               FLASH_OPTR_nSWAP_BANK                       /*!< Swap bank memory addresses */
+#define OB_USER_DUAL_BANK               FLASH_OPTR_DUAL_BANK                        /*!< Select single or dual bank (depending of device memory size) */
+#endif /* FLASH_DBANK_SUPPORT */
+#define OB_USER_RAM_PARITY_CHECK        FLASH_OPTR_RAM_PARITY_CHECK                 /*!< Sram parity check control */
+#define OB_USER_nBOOT_SEL               FLASH_OPTR_nBOOT_SEL                        /*!< Boot Selection */
+#define OB_USER_nBOOT1                  FLASH_OPTR_nBOOT1                           /*!< nBoot1 configuration */
+#define OB_USER_nBOOT0                  FLASH_OPTR_nBOOT0                           /*!< nBoot0 configuration */
+#if defined(GPIO_NRST_CONFIG_SUPPORT)
+#define OB_USER_NRST_MODE               FLASH_OPTR_NRST_MODE                        /*!< Reset pin configuration */
+#endif /* GPIO_NRST_CONFIG_SUPPORT */
+#if defined(FLASH_OPTR_IRHEN)
+#define OB_USER_INPUT_RESET_HOLDER      FLASH_OPTR_IRHEN                            /*!< Internal reset holder enable */
+#endif /* FLASH_OPTR_IRHEN */
+
+#if defined(FLASH_DBANK_SUPPORT)
+#if defined(PWR_BOR_SUPPORT) && defined(PWR_SHDW_SUPPORT) && defined(GPIO_NRST_CONFIG_SUPPORT)
+#define OB_USER_ALL                     (OB_USER_BOR_EN           | OB_USER_BOR_LEV    | OB_USER_nRST_STOP | \
+                                         OB_USER_nRST_STDBY       | OB_USER_nRST_SHDW  | OB_USER_IWDG_SW   | \
+                                         OB_USER_IWDG_STOP        | OB_USER_IWDG_STDBY | OB_USER_WWDG_SW   | \
+                                         OB_USER_BANK_SWAP        | OB_USER_DUAL_BANK                      | \
+                                         OB_USER_RAM_PARITY_CHECK | OB_USER_nBOOT_SEL  | OB_USER_nBOOT1    | \
+                                         OB_USER_nBOOT0           | OB_USER_NRST_MODE  | OB_USER_INPUT_RESET_HOLDER)   /*!< all option bits */
+#else
+#define OB_USER_ALL                     (                                                OB_USER_nRST_STOP | \
+    OB_USER_nRST_STDBY                            | OB_USER_IWDG_SW   | \
+    OB_USER_IWDG_STOP        | OB_USER_IWDG_STDBY | OB_USER_WWDG_SW   | \
+    OB_USER_BANK_SWAP        | OB_USER_DUAL_BANK                      | \
+    OB_USER_RAM_PARITY_CHECK | OB_USER_nBOOT_SEL  | OB_USER_nBOOT1    | \
+    OB_USER_nBOOT0)                                                               /*!< all option bits */
+#endif /* PWR_BOR_SUPPORT && PWR_SHDW_SUPPORT && GPIO_NRST_CONFIG_SUPPORT */
+#else
+#if defined(PWR_BOR_SUPPORT) && defined(PWR_SHDW_SUPPORT) && defined(GPIO_NRST_CONFIG_SUPPORT)
+#define OB_USER_ALL                     (OB_USER_BOR_EN           | OB_USER_BOR_LEV    | OB_USER_nRST_STOP | \
+                                         OB_USER_nRST_STDBY       | OB_USER_nRST_SHDW  | OB_USER_IWDG_SW   | \
+                                         OB_USER_IWDG_STOP        | OB_USER_IWDG_STDBY | OB_USER_WWDG_SW   | \
+                                         OB_USER_RAM_PARITY_CHECK | OB_USER_nBOOT_SEL  | OB_USER_nBOOT1    | \
+                                         OB_USER_nBOOT0           | OB_USER_NRST_MODE  | OB_USER_INPUT_RESET_HOLDER)   /*!< all option bits */
+#else
+#define OB_USER_ALL                     (                                                OB_USER_nRST_STOP | \
+    OB_USER_nRST_STDBY                            | OB_USER_IWDG_SW   | \
+    OB_USER_IWDG_STOP        | OB_USER_IWDG_STDBY | OB_USER_WWDG_SW   | \
+    OB_USER_RAM_PARITY_CHECK | OB_USER_nBOOT_SEL  | OB_USER_nBOOT1    | \
+    OB_USER_nBOOT0)                                                               /*!< all option bits */
+#endif /* PWR_BOR_SUPPORT && PWR_SHDW_SUPPORT && GPIO_NRST_CONFIG_SUPPORT */
+#endif /* FLASH_DBANK_SUPPORT */
+/**
+  * @}
+  */
+
+#if defined(PWR_BOR_SUPPORT)
+/** @defgroup FLASH_OB_USER_BOR_ENABLE FLASH Option Bytes User BOR enable
+  * @{
+  */
+#define OB_BOR_DISABLE                  0x00000000U        /*!< BOR Reset set to default */
+#define OB_BOR_ENABLE                   FLASH_OPTR_BOR_EN  /*!< Use option byte to define BOR thresholds */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_OB_USER_BOR_LEVEL FLASH Option Bytes User BOR Level
+  * @{
+  */
+#define OB_BOR_LEVEL_FALLING_0          0x00000000U                                     /*!< BOR falling level 1 with threshold around 2.0V */
+#define OB_BOR_LEVEL_FALLING_1          FLASH_OPTR_BORF_LEV_0                           /*!< BOR falling level 2 with threshold around 2.2V */
+#define OB_BOR_LEVEL_FALLING_2          FLASH_OPTR_BORF_LEV_1                           /*!< BOR falling level 3 with threshold around 2.5V */
+#define OB_BOR_LEVEL_FALLING_3          (FLASH_OPTR_BORF_LEV_0 | FLASH_OPTR_BORF_LEV_1) /*!< BOR falling level 4 with threshold around 2.8V */
+#define OB_BOR_LEVEL_RISING_0           0x00000000U                                     /*!< BOR rising level 1 with threshold around 2.1V */
+#define OB_BOR_LEVEL_RISING_1           FLASH_OPTR_BORR_LEV_0                           /*!< BOR rising level 2 with threshold around 2.3V */
+#define OB_BOR_LEVEL_RISING_2           FLASH_OPTR_BORR_LEV_1                           /*!< BOR rising level 3 with threshold around 2.6V */
+#define OB_BOR_LEVEL_RISING_3           (FLASH_OPTR_BORR_LEV_0 | FLASH_OPTR_BORR_LEV_1) /*!< BOR rising level 4 with threshold around 2.9V */
+/**
+  * @}
+  */
+#endif /* PWR_BOR_SUPPORT */
+
+/** @defgroup FLASH_OB_USER_nRST_STOP FLASH Option Bytes User Reset On Stop
+  * @{
+  */
+#define OB_STOP_RST                     0x00000000U           /*!< Reset generated when entering the stop mode */
+#define OB_STOP_NORST                   FLASH_OPTR_nRST_STOP  /*!< No reset generated when entering the stop mode */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_OB_USER_nRST_STANDBY FLASH Option Bytes User Reset On Standby
+  * @{
+  */
+#define OB_STANDBY_RST                  0x00000000U           /*!< Reset generated when entering the standby mode */
+#define OB_STANDBY_NORST                FLASH_OPTR_nRST_STDBY /*!< No reset generated when entering the standby mode */
+/**
+  * @}
+  */
+
+#if defined(PWR_SHDW_SUPPORT)
+/** @defgroup FLASH_OB_USER_nRST_SHUTDOWN FLASH Option Bytes User Reset On Shutdown
+  * @{
+  */
+#define OB_SHUTDOWN_RST                 0x00000000U           /*!< Reset generated when entering the shutdown mode */
+#define OB_SHUTDOWN_NORST               FLASH_OPTR_nRST_SHDW  /*!< No reset generated when entering the shutdown mode */
+/**
+  * @}
+  */
+#endif /* PWR_SHDW_SUPPORT */
+
+/** @defgroup FLASH_OB_USER_IWDG_SW FLASH Option Bytes User IWDG Type
+  * @{
+  */
+#define OB_IWDG_HW                      0x00000000U           /*!< Hardware independent watchdog */
+#define OB_IWDG_SW                      FLASH_OPTR_IWDG_SW    /*!< Software independent watchdog */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_OB_USER_IWDG_STOP FLASH Option Bytes User IWDG Mode On Stop
+  * @{
+  */
+#define OB_IWDG_STOP_FREEZE             0x00000000U           /*!< Independent watchdog counter is frozen in Stop mode */
+#define OB_IWDG_STOP_RUN                FLASH_OPTR_IWDG_STOP  /*!< Independent watchdog counter is running in Stop mode */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_OB_USER_IWDG_STANDBY FLASH Option Bytes User IWDG Mode On Standby
+  * @{
+  */
+#define OB_IWDG_STDBY_FREEZE            0x00000000U           /*!< Independent watchdog counter is frozen in Standby mode */
+#define OB_IWDG_STDBY_RUN               FLASH_OPTR_IWDG_STDBY /*!< Independent watchdog counter is running in Standby mode */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_OB_USER_WWDG_SW FLASH Option Bytes User WWDG Type
+  * @{
+  */
+#define OB_WWDG_HW                      0x00000000U           /*!< Hardware window watchdog */
+#define OB_WWDG_SW                      FLASH_OPTR_WWDG_SW    /*!< Software window watchdog */
+/**
+  * @}
+  */
+
+#if defined(FLASH_DBANK_SUPPORT)
+/** @defgroup FLASH_OB_USER_BANK_SWAP FLASH Option Bytes User bank swap Type
+  * @{
+  */
+#define OB_USER_DUALBANK_SWAP_ENABLE    0x00000000U            /*!< Enable bank swap */
+#define OB_USER_DUALBANK_SWAP_DISABLE   FLASH_OPTR_nSWAP_BANK  /*!< Disable bank swap */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_OB_USER_DUAL_BANK FLASH Option Bytes User dual bank enable Type
+  * @{
+  */
+#define OB_USER_DUALBANK_DISABLE        0x00000000U           /*!< Disable dual bank */
+#define OB_USER_DUALBANK_ENABLE         FLASH_OPTR_DUAL_BANK  /*!< Enable dual bank */
+/**
+  * @}
+  */
+#endif /* FLASH_DBANK_SUPPORT */
+
+/** @defgroup FLASH_OB_USER_SRAM_PARITY FLASH Option Bytes User SRAM parity
+  * @{
+  */
+#define OB_SRAM_PARITY_ENABLE           0x00000000U                  /*!< Sram parity enable */
+#define OB_SRAM_PARITY_DISABLE          FLASH_OPTR_RAM_PARITY_CHECK  /*!< Sram parity disable */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_OB_USER_nBOOT_SEL FLASH Option Bytes User Boot0 Selection
+  * @{
+  */
+#define OB_BOOT0_FROM_PIN               0x00000000U             /*!< BOOT0 signal is defined by PA14/BOOT0 pin value */
+#define OB_BOOT0_FROM_OB                FLASH_OPTR_nBOOT_SEL    /*!< BOOT0 signal is defined by nBOOT0 option bit */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_OB_USER_nBOOT1 FLASH Option Bytes User BOOT1 Type
+  * @{
+  */
+#define OB_BOOT1_SRAM                   0x00000000U           /*!< Embedded SRAM is selected as boot space (if nBOOT0=0 or BOOT0_pin=1) */
+#define OB_BOOT1_SYSTEM                 FLASH_OPTR_nBOOT1     /*!< System memory is selected as boot space (if nBOOT0=0 or BOOT0_pin=1) */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_OB_USER_nBOOT0 FLASH Option Bytes User nBOOT0 option bit
+  * @{
+  */
+#define OB_nBOOT0_RESET                 0x00000000U           /*!< nBOOT0 = 0 */
+#define OB_nBOOT0_SET                   FLASH_OPTR_nBOOT0     /*!< nBOOT0 = 1 */
+/**
+  * @}
+  */
+
+#if defined(GPIO_NRST_CONFIG_SUPPORT)
+/** @defgroup FLASH_OB_USER_RESET_CONFIG FLASH Option Bytes User reset config bit
+  * @{
+  */
+#define OB_RESET_MODE_INPUT_ONLY        FLASH_OPTR_NRST_MODE_0  /*!< Reset pin is in Reset input mode only */
+#define OB_RESET_MODE_GPIO              FLASH_OPTR_NRST_MODE_1  /*!< Reset pin is in GPIO mode mode only */
+#define OB_RESET_MODE_INPUT_OUTPUT      FLASH_OPTR_NRST_MODE    /*!< Reset pin is in reset input and output mode */
+/**
+  * @}
+  */
+#endif /* GPIO_NRST_CONFIG_SUPPORT */
+
+#if defined(FLASH_OPTR_IRHEN)
+/** @defgroup FLASH_OB_USER_INPUT_RESET_HOLDER FLASH Option Bytes User input reset holder bit
+  * @{
+  */
+#define OB_IRH_ENABLE                   0x00000000U           /*!< Internal Reset handler enable */
+#define OB_IRH_DISABLE                  FLASH_OPTR_IRHEN      /*!< Internal Reset handler disable */
+/**
+  * @}
+  */
+#endif /* FLASH_OPTR_IRHEN */
+
+#if defined(FLASH_PCROP_SUPPORT)
+/** @defgroup FLASH_OB_PCROP_ZONE FLASH Option Bytes PCROP ZONE
+  * @{
+  */
+#define OB_PCROP_ZONE_A                 0x00000001U /*!< PCROP Zone A */
+#define OB_PCROP_ZONE_B                 0x00000002U /*!< PCROP Zone B */
+#if defined(FLASH_DBANK_SUPPORT)
+#define OB_PCROP_ZONE2_A                0x00000004U /*!< PCROP Bank 2 Zone A */
+#define OB_PCROP_ZONE2_B                0x00000008U /*!< PCROP Bank 2 Zone B */
+#endif /* FLASH_DBANK_SUPPORT */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_OB_PCROP_RDP FLASH Option Bytes PCROP On RDP Level Type
+  * @{
+  */
+#define OB_PCROP_RDP_NOT_ERASE          0x00000000U               /*!< PCROP area is not erased when the RDP level
+                                                                       is decreased from Level 1 to Level 0 */
+#define OB_PCROP_RDP_ERASE              FLASH_PCROP1AER_PCROP_RDP /*!< PCROP area is erased when the RDP level is
+                                                                       decreased from Level 1 to Level 0 (full mass erase).
+                                                                       Once this bit is set only, it will be reset by mass erase */
+/**
+  * @}
+  */
+#endif /* FLASH_PCROP_SUPPORT */
+
+#if defined(FLASH_SECURABLE_MEMORY_SUPPORT)
+/** @defgroup FLASH_OB_SEC_BOOT_LOCK FLASH Option Bytes Secure boot lock
+  * @{
+  */
+#define OB_BOOT_ENTRY_FORCED_NONE        0x00000000U               /*!< Boot entry is free */
+#define OB_BOOT_ENTRY_FORCED_FLASH       FLASH_SECR_BOOT_LOCK      /*!< Boot entry is forced to Flash or System Flash */
+/**
+  * @}
+  */
+#endif /* FLASH_SECURABLE_MEMORY_SUPPORT */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup FLASH_Exported_Macros FLASH Exported Macros
+  *  @brief macros to control FLASH features
+  *  @{
+  */
+
+/**
+  * @brief  Set the FLASH Latency.
+  * @param  __LATENCY__ FLASH Latency
+  *         This parameter can be one of the following values :
+  *     @arg @ref FLASH_LATENCY_0 FLASH Zero wait state
+  *     @arg @ref FLASH_LATENCY_1 FLASH One wait state
+  *     @arg @ref FLASH_LATENCY_2 FLASH Two wait states
+  * @retval None
+  */
+#define __HAL_FLASH_SET_LATENCY(__LATENCY__)    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (__LATENCY__))
+
+/**
+  * @brief  Get the FLASH Latency.
+  * @retval FLASH Latency
+  *         Returned value can be one of the following values :
+  *     @arg @ref FLASH_LATENCY_0 FLASH Zero wait state
+  *     @arg @ref FLASH_LATENCY_1 FLASH One wait state
+  *     @arg @ref FLASH_LATENCY_2 FLASH Two wait states
+  */
+#define __HAL_FLASH_GET_LATENCY()               READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY)
+
+/**
+  * @brief  Enable the FLASH prefetch buffer.
+  * @retval None
+  */
+#define __HAL_FLASH_PREFETCH_BUFFER_ENABLE()    SET_BIT(FLASH->ACR, FLASH_ACR_PRFTEN)
+
+/**
+  * @brief  Disable the FLASH prefetch buffer.
+  * @retval None
+  */
+#define __HAL_FLASH_PREFETCH_BUFFER_DISABLE()   CLEAR_BIT(FLASH->ACR, FLASH_ACR_PRFTEN)
+
+/**
+  * @brief  Enable the FLASH instruction cache.
+  * @retval none
+  */
+#define __HAL_FLASH_INSTRUCTION_CACHE_ENABLE()  SET_BIT(FLASH->ACR, FLASH_ACR_ICEN)
+
+/**
+  * @brief  Disable the FLASH instruction cache.
+  * @retval none
+  */
+#define __HAL_FLASH_INSTRUCTION_CACHE_DISABLE() CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICEN)
+
+/**
+  * @brief  Reset the FLASH instruction Cache.
+  * @note   This function must be used only when the Instruction Cache is disabled.
+  * @retval None
+  */
+#define __HAL_FLASH_INSTRUCTION_CACHE_RESET()   do { SET_BIT(FLASH->ACR, FLASH_ACR_ICRST);   \
+                                                     CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICRST); \
+                                                   } while (0U)
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_Interrupt FLASH Interrupts Macros
+  *  @brief macros to handle FLASH interrupts
+  * @{
+  */
+
+/**
+  * @brief  Enable the specified FLASH interrupt.
+  * @param  __INTERRUPT__ FLASH interrupt
+  *         This parameter can be one of the following values :
+  *     @arg @ref FLASH_IT_EOP End of FLASH Operation Interrupt
+  *     @arg @ref FLASH_IT_OPERR Error Interrupt
+  *     @arg @ref FLASH_IT_RDERR PCROP Read Error Interrupt(*)
+  *     @arg @ref FLASH_IT_ECCC1 ECC Correction Interrupt on bank 1
+  *     @arg @ref FLASH_IT_ECCC2 ECC Correction Interrupt on bank 2(*)
+  *     @arg @ref FLASH_IT_ECCC ECC Correction Interrupt - legacy name for single bank
+  * @note (*) availability depends on devices
+  * @retval none
+  */
+#if defined(FLASH_DBANK_SUPPORT)
+#define __HAL_FLASH_ENABLE_IT(__INTERRUPT__)    do { if(((__INTERRUPT__) & (FLASH_FLAG_CR_ID << FLASH_FLAG_REG_POS)) != 0U) { SET_BIT(FLASH->CR, (1uL << ((__INTERRUPT__) & 0x1Fu))); }             \
+                                                     else if(((__INTERRUPT__) & (FLASH_FLAG_ECCR1_ID << FLASH_FLAG_REG_POS)) != 0U) { SET_BIT(FLASH->ECCR, (1uL << ((__INTERRUPT__) & 0x1Fu))); }   \
+                                                     else if(((__INTERRUPT__) & (FLASH_FLAG_ECCR2_ID << FLASH_FLAG_REG_POS)) != 0U) { SET_BIT(FLASH->ECC2R, (1uL << ((__INTERRUPT__) & 0x1Fu))); }  \
+                                                   } while(0U)
+#else
+#define __HAL_FLASH_ENABLE_IT(__INTERRUPT__)    do { if(((__INTERRUPT__) & (FLASH_FLAG_CR_ID << FLASH_FLAG_REG_POS)) != 0U) { SET_BIT(FLASH->CR, (1uL << ((__INTERRUPT__) & 0x1Fu))); }             \
+                                                     else if(((__INTERRUPT__) & (FLASH_FLAG_ECCR1_ID << FLASH_FLAG_REG_POS)) != 0U) { SET_BIT(FLASH->ECCR, (1uL << ((__INTERRUPT__) & 0x1Fu))); }   \
+                                                   } while(0U)
+#endif /* FLASH_DBANK_SUPPORT */
+
+/**
+  * @brief  Disable the specified FLASH interrupt.
+  * @param  __INTERRUPT__ FLASH interrupt
+  *         This parameter can be one of the following values :
+  *     @arg @ref FLASH_IT_EOP End of FLASH Operation Interrupt
+  *     @arg @ref FLASH_IT_OPERR Error Interrupt
+  *     @arg @ref FLASH_IT_RDERR PCROP Read Error Interrupt(*)
+  *     @arg @ref FLASH_IT_ECCC1 ECC Correction Interrupt on bank 1
+  *     @arg @ref FLASH_IT_ECCC2 ECC Correction Interrupt on bank 2(*)
+  *     @arg @ref FLASH_IT_ECCC ECC Correction Interrupt - legacy name for single bank
+  * @note (*) availability depends on devices
+  * @retval none
+  */
+#if defined(FLASH_DBANK_SUPPORT)
+#define __HAL_FLASH_DISABLE_IT(__INTERRUPT__)   do { if(((__INTERRUPT__) & (FLASH_FLAG_CR_ID << FLASH_FLAG_REG_POS)) != 0U) { CLEAR_BIT(FLASH->CR, (1uL << ((__INTERRUPT__) & 0x1Fu))); }             \
+                                                     else if(((__INTERRUPT__) & (FLASH_FLAG_ECCR1_ID << FLASH_FLAG_REG_POS)) != 0U) { CLEAR_BIT(FLASH->ECCR, (1uL << ((__INTERRUPT__) & 0x1Fu))); }   \
+                                                     else if(((__INTERRUPT__) & (FLASH_FLAG_ECCR2_ID << FLASH_FLAG_REG_POS)) != 0U) { CLEAR_BIT(FLASH->ECC2R, (1uL << ((__INTERRUPT__) & 0x1Fu))); }  \
+                                                   } while(0U)
+#else
+#define __HAL_FLASH_DISABLE_IT(__INTERRUPT__)   do { if(((__INTERRUPT__) & (FLASH_FLAG_CR_ID << FLASH_FLAG_REG_POS)) != 0U) { CLEAR_BIT(FLASH->CR, (1uL << ((__INTERRUPT__) & 0x1Fu))); }             \
+                                                     else if(((__INTERRUPT__) & (FLASH_FLAG_ECCR1_ID << FLASH_FLAG_REG_POS)) != 0U) { CLEAR_BIT(FLASH->ECCR, (1uL << ((__INTERRUPT__) & 0x1Fu))); }   \
+                                                   } while(0U)
+#endif /* FLASH_DBANK_SUPPORT */
+
+/**
+  * @brief  Check whether the specified FLASH flag is set or not.
+  * @param  __FLAG__ specifies the FLASH flag to check.
+  *         This parameter can be one of the following values :
+  *     @arg @ref FLASH_FLAG_EOP FLASH End of Operation flag
+  *     @arg @ref FLASH_FLAG_OPERR FLASH Operation error flag
+  *     @arg @ref FLASH_FLAG_PROGERR FLASH Programming error flag
+  *     @arg @ref FLASH_FLAG_WRPERR FLASH Write protection error flag
+  *     @arg @ref FLASH_FLAG_PGAERR FLASH Programming alignment error flag
+  *     @arg @ref FLASH_FLAG_SIZERR FLASH Size error flag
+  *     @arg @ref FLASH_FLAG_PGSERR FLASH Programming sequence error flag
+  *     @arg @ref FLASH_FLAG_MISERR FLASH Fast programming data miss error flag
+  *     @arg @ref FLASH_FLAG_FASTERR FLASH Fast programming error flag
+  *     @arg @ref FLASH_FLAG_RDERR FLASH PCROP read  error flag(*)
+  *     @arg @ref FLASH_FLAG_OPTVERR FLASH Option validity error flag
+  *     @arg @ref FLASH_FLAG_BSY1 FLASH bank 1 write/erase operations in progress flag
+  *     @arg @ref FLASH_FLAG_BSY2 FLASH bank 2 write/erase operations in progress flag(*)
+  *     @arg @ref FLASH_FLAG_BSY FLASH write/erase operations in progress flag  - legacy name for single bank
+  *     @arg @ref FLASH_FLAG_CFGBSY FLASH configuration is busy : program or erase setting are used.
+  *     @arg @ref FLASH_FLAG_ECCC1 FLASH one ECC error has been detected and corrected
+  *     @arg @ref FLASH_FLAG_ECCD1 FLASH two ECC errors have been detected on bank 1
+  *     @arg @ref FLASH_FLAG_ECCC2 FLASH one ECC error has been detected and corrected on bank 2(*)
+  *     @arg @ref FLASH_FLAG_ECCD2 FLASH two ECC errors have been detected on bank 2(*)
+  *     @arg @ref FLASH_FLAG_ECCC FLASH one ECC error has been detected and corrected - legacy name for single bank
+  *     @arg @ref FLASH_FLAG_ECCD FLASH two ECC errors have been detected - legacy name for single bank
+  * @note (*) availability depends on devices
+  * @retval The state of FLASH_FLAG (SET or RESET).
+  */
+#if defined(FLASH_DBANK_SUPPORT)
+#define __HAL_FLASH_GET_FLAG(__FLAG__)          ((((__FLAG__) & (FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS)) != 0U) ?             \
+                                                 (READ_BIT(FLASH->SR, (1uL << ((__FLAG__) & 0x1Fu))) != 0x00u) :        \
+                                                 ((((__FLAG__) & (FLASH_FLAG_ECCR1_ID << FLASH_FLAG_REG_POS)) != 0U) ? \
+                                                  (READ_BIT(FLASH->ECCR, (1uL << ((__FLAG__) & 0x1Fu))) != 0x00u) :      \
+                                                  (READ_BIT(FLASH->ECC2R, (1uL << ((__FLAG__) & 0x1Fu))) != 0x00u)))
+#else
+#define __HAL_FLASH_GET_FLAG(__FLAG__)          ((((__FLAG__) & (FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS)) != 0U) ?   \
+                                                 (READ_BIT(FLASH->SR, (1uL << ((__FLAG__) & 0x1Fu))) != 0x00u) : \
+                                                 (READ_BIT(FLASH->ECCR, (1uL << ((__FLAG__) & 0x1Fu))) != 0x00u))
+#endif /* FLASH_DBANK_SUPPORT */
+
+/**
+  * @brief  Clear the FLASH pending flags.
+  * @param  __FLAG__ specifies the FLASH flags to clear.
+  *         This parameter can be one of the following values :
+  *     @arg @ref FLASH_FLAG_EOP FLASH End of Operation flag
+  *     @arg @ref FLASH_FLAG_OPERR FLASH Operation error flag
+  *     @arg @ref FLASH_FLAG_PROGERR FLASH Programming error flag
+  *     @arg @ref FLASH_FLAG_WRPERR FLASH Write protection error flag
+  *     @arg @ref FLASH_FLAG_PGAERR FLASH Programming alignment error flag
+  *     @arg @ref FLASH_FLAG_SIZERR FLASH Size error flag
+  *     @arg @ref FLASH_FLAG_PGSERR FLASH Programming sequence error flag
+  *     @arg @ref FLASH_FLAG_MISERR FLASH Fast programming data miss error flag
+  *     @arg @ref FLASH_FLAG_FASTERR FLASH Fast programming error flag
+  *     @arg @ref FLASH_FLAG_RDERR FLASH PCROP read  error flag
+  *     @arg @ref FLASH_FLAG_OPTVERR FLASH Option validity error flag
+  *     @arg @ref FLASH_FLAG_ECCC1 FLASH one ECC error has been detected and corrected
+  *     @arg @ref FLASH_FLAG_ECCD1 FLASH two ECC errors have been detected on bank 1
+  *     @arg @ref FLASH_FLAG_ECCC2 FLASH one ECC error has been detected and corrected on bank 2(*)
+  *     @arg @ref FLASH_FLAG_ECCD2 FLASH two ECC errors have been detected on bank 2(*)
+  *     @arg @ref FLASH_FLAG_ECCC FLASH one ECC error has been detected and corrected - legacy name for single bank
+  *     @arg @ref FLASH_FLAG_ECCD FLASH two ECC errors have been detected - legacy name for single bank
+  * @note (*) availability depends on devices
+  * @retval None
+  */
+#if defined(FLASH_DBANK_SUPPORT)
+#define __HAL_FLASH_CLEAR_FLAG(__FLAG__)        do { if(((__FLAG__) & (FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS)) != 0U)         { FLASH->SR = (1uL << ((__FLAG__) & 0x1Fu)); }    \
+                                                     else if(((__FLAG__) & (FLASH_FLAG_ECCR1_ID << FLASH_FLAG_REG_POS)) != 0U) { FLASH->ECCR = (1uL << ((__FLAG__) & 0x1Fu)); }  \
+                                                     else if(((__FLAG__) & (FLASH_FLAG_ECCR2_ID << FLASH_FLAG_REG_POS)) != 0U) { FLASH->ECC2R = (1uL << ((__FLAG__) & 0x1Fu)); }  \
+                                                   } while(0U)
+#else
+#define __HAL_FLASH_CLEAR_FLAG(__FLAG__)        do { if(((__FLAG__) & (FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS)) != 0U)         { FLASH->SR = (1uL << ((__FLAG__) & 0x1Fu)); }    \
+                                                     else if(((__FLAG__) & (FLASH_FLAG_ECCR1_ID << FLASH_FLAG_REG_POS)) != 0U) { FLASH->ECCR = (1uL << ((__FLAG__) & 0x1Fu)); }  \
+                                                   } while(0U)
+#endif /* FLASH_DBANK_SUPPORT */
+/**
+  * @}
+  */
+
+/* Include FLASH HAL Extended module */
+#include "stm32g0xx_hal_flash_ex.h"
+/* Exported variables --------------------------------------------------------*/
+/** @defgroup FLASH_Exported_Variables FLASH Exported Variables
+  * @{
+  */
+extern FLASH_ProcessTypeDef pFlash;
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup FLASH_Exported_Functions
+  * @{
+  */
+
+/* Program operation functions  ***********************************************/
+/** @addtogroup FLASH_Exported_Functions_Group1
+  * @{
+  */
+HAL_StatusTypeDef  HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data);
+HAL_StatusTypeDef  HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint64_t Data);
+/* FLASH IRQ handler method */
+void               HAL_FLASH_IRQHandler(void);
+/* Callbacks in non blocking modes */
+void               HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue);
+void               HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue);
+/**
+  * @}
+  */
+
+/* Peripheral Control functions  **********************************************/
+/** @addtogroup FLASH_Exported_Functions_Group2
+  * @{
+  */
+HAL_StatusTypeDef  HAL_FLASH_Unlock(void);
+HAL_StatusTypeDef  HAL_FLASH_Lock(void);
+/* Option bytes control */
+HAL_StatusTypeDef  HAL_FLASH_OB_Unlock(void);
+HAL_StatusTypeDef  HAL_FLASH_OB_Lock(void);
+HAL_StatusTypeDef  HAL_FLASH_OB_Launch(void);
+/**
+  * @}
+  */
+
+/* Peripheral State functions  ************************************************/
+/** @addtogroup FLASH_Exported_Functions_Group3
+  * @{
+  */
+uint32_t HAL_FLASH_GetError(void);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private types --------------------------------------------------------*/
+/** @defgroup FLASH_Private_types FLASH Private Types
+  * @{
+  */
+HAL_StatusTypeDef  FLASH_WaitForLastOperation(uint32_t Timeout);
+/**
+  * @}
+  */
+
+/* Private constants --------------------------------------------------------*/
+/** @defgroup FLASH_Private_Constants FLASH Private Constants
+  * @{
+  */
+#define FLASH_SIZE_DATA_REGISTER        FLASHSIZE_BASE
+
+#if defined(FLASH_DBANK_SUPPORT)
+#define OB_DUAL_BANK_BASE               (FLASH_R_BASE + 0x20U)               /*!< Not use cmsis FLASH alias to avoid iar warning about volatile reading sequence */
+#define FLASH_SALES_TYPE_Pos            (24U)
+#define FLASH_SALES_TYPE                (0x3UL << FLASH_SALES_TYPE_Pos)     /*!< 0x000001E0 */
+#define FLASH_SALES_TYPE_0              (0x1UL << FLASH_SALES_TYPE_Pos)     /*!< 0x01000000 */
+#define FLASH_SALES_TYPE_1              (0x2UL << FLASH_SALES_TYPE_Pos)     /*!< 0x02000000 */
+#define FLASH_SALES_VALUE               ((*((uint32_t *)PACKAGE_BASE)) & (FLASH_SALES_TYPE))
+#define OB_DUAL_BANK_VALUE              ((*((uint32_t *)OB_DUAL_BANK_BASE)) & (FLASH_OPTR_DUAL_BANK))
+#define FLASH_BANK_NB                   (((FLASH_SALES_VALUE == 0U)\
+                                          || ((FLASH_SALES_VALUE == FLASH_SALES_TYPE_0) && (OB_DUAL_BANK_VALUE == 0U)))?1U:2U)
+#define FLASH_BANK_SIZE                 ((FLASH_BANK_NB==1U)?(FLASH_SIZE):(FLASH_SIZE >> 1U)) /*!< FLASH Bank Size. Divided by 2 if 2 Banks */
+#else /* FLASH_DBANK_SUPPORT */
+#define FLASH_BANK_SIZE                 (FLASH_SIZE)   /*!< FLASH Bank Size */
+#endif /* FLASH_DBANK_SUPPORT */
+
+#define FLASH_PAGE_SIZE                 0x00000800U    /*!< FLASH Page Size, 2 KBytes */
+#define FLASH_PAGE_NB                   (FLASH_BANK_SIZE/FLASH_PAGE_SIZE) /* Number of pages per bank */
+#define FLASH_TIMEOUT_VALUE             1000U          /*!< FLASH Execution Timeout, 1 s */
+#define FLASH_TYPENONE                  0x00000000U    /*!< No programming Procedure On Going */
+
+#if defined(FLASH_PCROP_SUPPORT)
+#define FLASH_SR_ERRORS                 (FLASH_SR_OPERR  | FLASH_SR_PROGERR | FLASH_SR_WRPERR | \
+                                         FLASH_SR_PGAERR | FLASH_SR_SIZERR  | FLASH_SR_PGSERR |  \
+                                         FLASH_SR_MISERR | FLASH_SR_FASTERR | FLASH_SR_RDERR |   \
+                                         FLASH_SR_OPTVERR) /*!< All SR error flags */
+#else
+#define FLASH_SR_ERRORS                 (FLASH_SR_OPERR  | FLASH_SR_PROGERR | FLASH_SR_WRPERR | \
+                                         FLASH_SR_PGAERR | FLASH_SR_SIZERR  | FLASH_SR_PGSERR |  \
+                                         FLASH_SR_MISERR | FLASH_SR_FASTERR |                    \
+                                         FLASH_SR_OPTVERR) /*!< All SR error flags */
+#endif /* FLASH_PCROP_SUPPORT */
+
+#if defined(FLASH_DBANK_SUPPORT)
+#define FLASH_SR_CLEAR                  (FLASH_SR_ERRORS | FLASH_SR_EOP | FLASH_SR_PESD)
+#else
+#define FLASH_SR_CLEAR                  (FLASH_SR_ERRORS | FLASH_SR_EOP)
+#endif /* FLASH_DBANK_SUPPORT */
+
+/* Internal defines for HAL macro usage */
+#define FLASH_FLAG_REG_POS              16u
+#define FLASH_FLAG_SR_ID                1u
+#define FLASH_FLAG_CR_ID                2u
+#define FLASH_FLAG_ECCR1_ID             4u
+#define FLASH_FLAG_ECCR2_ID             8u
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup FLASH_Private_Macros FLASH Private Macros
+  *  @{
+  */
+#define IS_FLASH_MAIN_MEM_ADDRESS(__ADDRESS__)         (((__ADDRESS__) >= (FLASH_BASE))\
+                                                        && ((__ADDRESS__) <= (FLASH_BASE + FLASH_SIZE - 1UL)))
+
+#define IS_FLASH_MAIN_FIRSTHALF_MEM_ADDRESS(__ADDRESS__)  (((__ADDRESS__) >= (FLASH_BASE))\
+                                                           && ((__ADDRESS__) <= (FLASH_BASE + FLASH_BANK_SIZE - 1UL)))
+#if defined(FLASH_DBANK_SUPPORT)
+#define IS_FLASH_MAIN_SECONDHALF_MEM_ADDRESS(__ADDRESS__) (((__ADDRESS__) >= (FLASH_BASE + FLASH_BANK_SIZE))\
+                                                           && ((__ADDRESS__) <= (FLASH_BASE + FLASH_SIZE - 1UL)))
+#endif /* FLASH_DBANK_SUPPORT */
+
+#define IS_FLASH_PROGRAM_MAIN_MEM_ADDRESS(__ADDRESS__) (((__ADDRESS__) >= (FLASH_BASE))\
+                                                        && ((__ADDRESS__) <= (FLASH_BASE + FLASH_SIZE - 8UL)))
+
+#define IS_FLASH_PROGRAM_OTP_ADDRESS(__ADDRESS__)      (((__ADDRESS__) >= 0x1FFF7000U)\
+                                                        && ((__ADDRESS__) <= (0x1FFF7400U - 8UL)))
+
+#define IS_FLASH_PROGRAM_ADDRESS(__ADDRESS__)          ((IS_FLASH_PROGRAM_MAIN_MEM_ADDRESS(__ADDRESS__))\
+                                                        || (IS_FLASH_PROGRAM_OTP_ADDRESS(__ADDRESS__)))
+
+#define IS_FLASH_FAST_PROGRAM_ADDRESS(__ADDRESS__)     (((__ADDRESS__) >= (FLASH_BASE))\
+                                                        && ((__ADDRESS__) <= (FLASH_BASE + FLASH_SIZE - 256UL)))
+
+#define IS_FLASH_PAGE(__PAGE__)                        ((__PAGE__) < FLASH_PAGE_NB)
+
+#if defined(FLASH_DBANK_SUPPORT)
+#define IS_FLASH_BANK(__BANK__)                       \
+  ((FLASH_BANK_NB == 2U) ?                         \
+   (((__BANK__) == FLASH_BANK_1)  ||               \
+    ((__BANK__) == FLASH_BANK_2)  ||                \
+    ((__BANK__) == (FLASH_BANK_2 | FLASH_BANK_1))): \
+   ((__BANK__) == FLASH_BANK_1))
+#else
+#define IS_FLASH_BANK(__BANK__)                        ((__BANK__) == FLASH_BANK_1)
+#endif /* FLASH_DBANK_SUPPORT */
+
+#define IS_FLASH_TYPEERASE(__VALUE__)                  (((__VALUE__) == FLASH_TYPEERASE_PAGES) || \
+                                                        ((__VALUE__) == FLASH_TYPEERASE_MASS))
+
+#define IS_FLASH_TYPEPROGRAM(__VALUE__)                (((__VALUE__) == FLASH_TYPEPROGRAM_DOUBLEWORD) || \
+                                                        ((__VALUE__) == FLASH_TYPEPROGRAM_FAST))
+
+#define IS_OPTIONBYTE(__VALUE__)                       ((((__VALUE__) & OPTIONBYTE_ALL) != 0x00U) && \
+                                                        (((__VALUE__) & ~OPTIONBYTE_ALL) == 0x00U))
+
+#if defined(FLASH_DBANK_SUPPORT)
+#define IS_OB_WRPAREA(__VALUE__)                                                     \
+  ((FLASH_BANK_NB == 2U) ?                                                        \
+   (((__VALUE__) == OB_WRPAREA_ZONE_A) || ((__VALUE__) == OB_WRPAREA_ZONE_B) ||   \
+    ((__VALUE__) == OB_WRPAREA_ZONE2_A) || ((__VALUE__) == OB_WRPAREA_ZONE2_B)) :  \
+   (((__VALUE__) == OB_WRPAREA_ZONE_A) || ((__VALUE__) == OB_WRPAREA_ZONE_B)))
+#else
+#define IS_OB_WRPAREA(__VALUE__)                       (((__VALUE__) == OB_WRPAREA_ZONE_A)\
+                                                        || ((__VALUE__) == OB_WRPAREA_ZONE_B))
+#endif /* FLASH_DBANK_SUPPORT */
+
+#define IS_OB_RDP_LEVEL(__LEVEL__)                     (((__LEVEL__) == OB_RDP_LEVEL_0)   ||\
+                                                        ((__LEVEL__) == OB_RDP_LEVEL_1)   ||\
+                                                        ((__LEVEL__) == OB_RDP_LEVEL_2))
+
+#define IS_OB_USER_TYPE(__TYPE__)                      ((((__TYPE__) & OB_USER_ALL) != 0x00U) && \
+                                                        (((__TYPE__) & ~OB_USER_ALL) == 0x00U))
+
+#define IS_OB_USER_CONFIG(__TYPE__,__CONFIG__)         ((~(__TYPE__) & (__CONFIG__)) == 0x00U)
+
+#if defined(FLASH_PCROP_SUPPORT)
+#if defined(FLASH_DBANK_SUPPORT)
+#define IS_OB_PCROP_CONFIG(__CONFIG__)                                                           \
+  ((FLASH_BANK_NB == 2U) ?                                                                    \
+   (((__CONFIG__) & ~(OB_PCROP_ZONE_A | OB_PCROP_ZONE_B |                                     \
+                      OB_PCROP_ZONE2_A | OB_PCROP_ZONE2_B | OB_PCROP_RDP_ERASE)) == 0x00U):   \
+   (((__CONFIG__) & ~(OB_PCROP_ZONE_A | OB_PCROP_ZONE_B | OB_PCROP_RDP_ERASE)) == 0x00U))
+#else
+#define IS_OB_PCROP_CONFIG(__CONFIG__)                 (((__CONFIG__)\
+                                                         & ~(OB_PCROP_ZONE_A | OB_PCROP_ZONE_B | OB_PCROP_RDP_ERASE)) == 0x00U)
+#endif /* FLASH_DBANK_SUPPORT */
+#endif /* FLASH_PCROP_SUPPORT */
+
+#if defined(FLASH_SECURABLE_MEMORY_SUPPORT)
+#define IS_OB_SEC_BOOT_LOCK(__VALUE__)                 (((__VALUE__) == OB_BOOT_ENTRY_FORCED_NONE)\
+                                                        || ((__VALUE__) == OB_BOOT_ENTRY_FORCED_FLASH))
+
+#define IS_OB_SEC_SIZE(__VALUE__)                      ((__VALUE__) < (FLASH_PAGE_NB + 1U))
+#endif /* FLASH_SECURABLE_MEMORY_SUPPORT */
+
+#define IS_FLASH_LATENCY(__LATENCY__)                  (((__LATENCY__) == FLASH_LATENCY_0) || \
+                                                        ((__LATENCY__) == FLASH_LATENCY_1) || \
+                                                        ((__LATENCY__) == FLASH_LATENCY_2))
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_FLASH_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash_ex.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash_ex.h
new file mode 100644
index 0000000..93f979f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash_ex.h
@@ -0,0 +1,119 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_flash_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of FLASH HAL Extended module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_FLASH_EX_H
+#define STM32G0xx_HAL_FLASH_EX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup FLASHEx
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup FLASHEx_Exported_Constants FLASH Exported Constants
+  * @{
+  */
+/** @defgroup FLASHEx_Empty_Check FLASHEx Empty Check
+  * @{
+  */
+#define FLASH_PROG_NOT_EMPTY                0x00000000u          /*!< 1st location in Flash is programmed */
+#define FLASH_PROG_EMPTY                    FLASH_ACR_PROGEMPTY  /*!< 1st location in Flash is empty */
+/**
+  * @}
+  */
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup FLASHEx_Exported_Functions
+  * @{
+  */
+
+/* Extended Program operation functions  *************************************/
+/** @addtogroup FLASHEx_Exported_Functions_Group1
+  * @{
+  */
+HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError);
+HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit);
+void              HAL_FLASHEx_EnableDebugger(void);
+void              HAL_FLASHEx_DisableDebugger(void);
+uint32_t          HAL_FLASHEx_FlashEmptyCheck(void);
+void              HAL_FLASHEx_ForceFlashEmpty(uint32_t FlashEmpty);
+#if defined(FLASH_SECURABLE_MEMORY_SUPPORT)
+void              HAL_FLASHEx_EnableSecMemProtection(uint32_t Banks);
+#endif /* FLASH_SECURABLE_MEMORY_SUPPORT */
+HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit);
+void              HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup FLASHEx_Private_Constants FLASHEx Private Constants
+  * @{
+  */
+#define FLASH_PCROP_GRANULARITY_OFFSET             9u                                        /*!< FLASH Code Readout Protection granularity offset */
+#define FLASH_PCROP_GRANULARITY                    (1UL << FLASH_PCROP_GRANULARITY_OFFSET)   /*!< FLASH Code Readout Protection granularity, 512 Bytes */
+/**
+  * @}
+  */
+
+
+/** @defgroup FLASHEx_Private_Macros FLASHEx Private Macros
+  *  @{
+  */
+#define IS_FLASH_EMPTY_CHECK(__VALUE__)     (((__VALUE__) == FLASH_PROG_EMPTY) || ((__VALUE__) == FLASH_PROG_NOT_EMPTY))
+void              FLASH_PageErase(uint32_t Banks, uint32_t Page);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_FLASH_EX_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h
new file mode 100644
index 0000000..dcae934
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h
@@ -0,0 +1,364 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_gpio.h
+  * @author  MCD Application Team
+  * @brief   Header file of GPIO HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_GPIO_H
+#define STM32G0xx_HAL_GPIO_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup GPIO GPIO
+  * @brief GPIO HAL module driver
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+
+/** @defgroup GPIO_Exported_Types GPIO Exported Types
+  * @{
+  */
+/**
+  * @brief   GPIO Init structure definition
+  */
+typedef struct
+{
+  uint32_t Pin;        /*!< Specifies the GPIO pins to be configured.
+                           This parameter can be any value of @ref GPIO_pins */
+
+  uint32_t Mode;       /*!< Specifies the operating mode for the selected pins.
+                           This parameter can be a value of @ref GPIO_mode */
+
+  uint32_t Pull;       /*!< Specifies the Pull-up or Pull-Down activation for the selected pins.
+                           This parameter can be a value of @ref GPIO_pull */
+
+  uint32_t Speed;      /*!< Specifies the speed for the selected pins.
+                           This parameter can be a value of @ref GPIO_speed */
+
+  uint32_t Alternate;  /*!< Peripheral to be connected to the selected pins
+                            This parameter can be a value of @ref GPIOEx_Alternate_function_selection */
+} GPIO_InitTypeDef;
+
+/**
+  * @brief  GPIO Bit SET and Bit RESET enumeration
+  */
+typedef enum
+{
+  GPIO_PIN_RESET = 0U,
+  GPIO_PIN_SET
+} GPIO_PinState;
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup GPIO_Exported_Constants GPIO Exported Constants
+  * @{
+  */
+/** @defgroup GPIO_pins GPIO pins
+  * @{
+  */
+#define GPIO_PIN_0                 ((uint16_t)0x0001)  /* Pin 0 selected    */
+#define GPIO_PIN_1                 ((uint16_t)0x0002)  /* Pin 1 selected    */
+#define GPIO_PIN_2                 ((uint16_t)0x0004)  /* Pin 2 selected    */
+#define GPIO_PIN_3                 ((uint16_t)0x0008)  /* Pin 3 selected    */
+#define GPIO_PIN_4                 ((uint16_t)0x0010)  /* Pin 4 selected    */
+#define GPIO_PIN_5                 ((uint16_t)0x0020)  /* Pin 5 selected    */
+#define GPIO_PIN_6                 ((uint16_t)0x0040)  /* Pin 6 selected    */
+#define GPIO_PIN_7                 ((uint16_t)0x0080)  /* Pin 7 selected    */
+#define GPIO_PIN_8                 ((uint16_t)0x0100)  /* Pin 8 selected    */
+#define GPIO_PIN_9                 ((uint16_t)0x0200)  /* Pin 9 selected    */
+#define GPIO_PIN_10                ((uint16_t)0x0400)  /* Pin 10 selected   */
+#define GPIO_PIN_11                ((uint16_t)0x0800)  /* Pin 11 selected   */
+#define GPIO_PIN_12                ((uint16_t)0x1000)  /* Pin 12 selected   */
+#define GPIO_PIN_13                ((uint16_t)0x2000)  /* Pin 13 selected   */
+#define GPIO_PIN_14                ((uint16_t)0x4000)  /* Pin 14 selected   */
+#define GPIO_PIN_15                ((uint16_t)0x8000)  /* Pin 15 selected   */
+#define GPIO_PIN_All               ((uint16_t)0xFFFF)  /* All pins selected */
+
+#define GPIO_PIN_MASK              (0x0000FFFFu) /* PIN mask for assert test */
+/**
+  * @}
+  */
+
+/** @defgroup GPIO_mode GPIO mode
+  * @brief GPIO Configuration Mode
+  *        Elements values convention: 0x00WX00YZ
+  *           - W  : EXTI trigger detection on 3 bits
+  *           - X  : EXTI mode (IT or Event) on 2 bits
+  *           - Y  : Output type (Push Pull or Open Drain) on 1 bit
+  *           - Z  : GPIO mode (Input, Output, Alternate or Analog) on 2 bits
+  * @{
+  */
+#define GPIO_MODE_INPUT                 MODE_INPUT                                                  /*!< Input Floating Mode                                                */
+#define GPIO_MODE_OUTPUT_PP             (MODE_OUTPUT | OUTPUT_PP)                                   /*!< Output Push Pull Mode                                              */
+#define GPIO_MODE_OUTPUT_OD             (MODE_OUTPUT | OUTPUT_OD)                                   /*!< Output Open Drain Mode                                             */
+#define GPIO_MODE_AF_PP                 (MODE_AF | OUTPUT_PP)                                       /*!< Alternate Function Push Pull Mode                                  */
+#define GPIO_MODE_AF_OD                 (MODE_AF | OUTPUT_OD)                                       /*!< Alternate Function Open Drain Mode                                 */
+#define GPIO_MODE_ANALOG                MODE_ANALOG                                                 /*!< Analog Mode                                                        */
+#define GPIO_MODE_IT_RISING             (MODE_INPUT | EXTI_IT | TRIGGER_RISING)                     /*!< External Interrupt Mode with Rising edge trigger detection         */
+#define GPIO_MODE_IT_FALLING            (MODE_INPUT | EXTI_IT | TRIGGER_FALLING)                    /*!< External Interrupt Mode with Falling edge trigger detection        */
+#define GPIO_MODE_IT_RISING_FALLING     (MODE_INPUT | EXTI_IT | TRIGGER_RISING | TRIGGER_FALLING)   /*!< External Interrupt Mode with Rising/Falling edge trigger detection */
+#define GPIO_MODE_EVT_RISING            (MODE_INPUT | EXTI_EVT | TRIGGER_RISING)                    /*!< External Event Mode with Rising edge trigger detection             */
+#define GPIO_MODE_EVT_FALLING           (MODE_INPUT | EXTI_EVT | TRIGGER_FALLING)                   /*!< External Event Mode with Falling edge trigger detection            */
+#define GPIO_MODE_EVT_RISING_FALLING    (MODE_INPUT | EXTI_EVT | TRIGGER_RISING | TRIGGER_FALLING)  /*!< External Event Mode with Rising/Falling edge trigger detection     */
+/**
+  * @}
+  */
+
+/** @defgroup GPIO_speed GPIO speed
+  * @brief GPIO Output Maximum frequency
+  * @{
+  */
+#define GPIO_SPEED_FREQ_LOW             0x00000000u  /*!< Low speed       */
+#define GPIO_SPEED_FREQ_MEDIUM          0x00000001u  /*!< Medium speed    */
+#define GPIO_SPEED_FREQ_HIGH            0x00000002u  /*!< High speed      */
+#define GPIO_SPEED_FREQ_VERY_HIGH       0x00000003u  /*!< Very high speed */
+/**
+  * @}
+  */
+
+/** @defgroup GPIO_pull GPIO pull
+  * @brief GPIO Pull-Up or Pull-Down Activation
+  * @{
+  */
+#define GPIO_NOPULL                     0x00000000u   /*!< No Pull-up or Pull-down activation  */
+#define GPIO_PULLUP                     0x00000001u   /*!< Pull-up activation                  */
+#define GPIO_PULLDOWN                   0x00000002u   /*!< Pull-down activation                */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup GPIO_Exported_Macros GPIO Exported Macros
+  * @{
+  */
+
+/**
+  * @brief  Check whether the specified EXTI line is rising edge asserted or not.
+  * @param  __EXTI_LINE__ specifies the EXTI line to check.
+  *          This parameter can be GPIO_PIN_x where x can be(0..15)
+  * @retval The new state of __EXTI_LINE__ (SET or RESET).
+  */
+#define __HAL_GPIO_EXTI_GET_RISING_IT(__EXTI_LINE__)         (EXTI->RPR1 & (__EXTI_LINE__))
+
+/**
+  * @brief  Clear the EXTI line rising pending bits.
+  * @param  __EXTI_LINE__ specifies the EXTI lines to clear.
+  *          This parameter can be any combination of GPIO_PIN_x where x can be (0..15)
+  * @retval None
+  */
+#define __HAL_GPIO_EXTI_CLEAR_RISING_IT(__EXTI_LINE__)       (EXTI->RPR1 = (__EXTI_LINE__))
+
+/**
+  * @brief  Check whether the specified EXTI line is falling edge asserted or not.
+  * @param  __EXTI_LINE__ specifies the EXTI line to check.
+  *          This parameter can be GPIO_PIN_x where x can be(0..15)
+  * @retval The new state of __EXTI_LINE__ (SET or RESET).
+  */
+#define __HAL_GPIO_EXTI_GET_FALLING_IT(__EXTI_LINE__)        (EXTI->FPR1 & (__EXTI_LINE__))
+
+/**
+  * @brief  Clear the EXTI line falling pending bits.
+  * @param  __EXTI_LINE__ specifies the EXTI lines to clear.
+  *          This parameter can be any combination of GPIO_PIN_x where x can be (0..15)
+  * @retval None
+  */
+#define __HAL_GPIO_EXTI_CLEAR_FALLING_IT(__EXTI_LINE__)      (EXTI->FPR1 = (__EXTI_LINE__))
+
+/**
+  * @brief  Check whether the specified EXTI line is asserted or not.
+  * @param __EXTI_LINE__ specifies the EXTI line to check.
+  *          This parameter can be GPIO_PIN_x where x can be(0..15)
+  * @retval The new state of __EXTI_LINE__ (SET or RESET).
+  */
+#define __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__)         (__HAL_GPIO_EXTI_GET_RISING_IT(__EXTI_LINE__) || \
+                                                       __HAL_GPIO_EXTI_GET_FALLING_IT(__EXTI_LINE__))
+
+/**
+  * @brief  Clear the EXTI's line pending bits.
+  * @param  __EXTI_LINE__ specifies the EXTI lines to clear.
+  *          This parameter can be any combination of GPIO_PIN_x where x can be (0..15)
+  * @retval None
+  */
+#define __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__)         \
+  do {                                                  \
+    __HAL_GPIO_EXTI_CLEAR_RISING_IT(__EXTI_LINE__);     \
+    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(__EXTI_LINE__);    \
+  } while(0)
+
+
+/**
+  * @brief  Generate a Software interrupt on selected EXTI line.
+  * @param __EXTI_LINE__ specifies the EXTI line to check.
+  *          This parameter can be GPIO_PIN_x where x can be(0..15)
+  * @retval None
+  */
+#define __HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__)  (EXTI->SWIER1 |= (__EXTI_LINE__))
+
+/**
+  * @brief  Check whether the specified EXTI line flag is set or not.
+  * @param  __EXTI_LINE__ specifies the EXTI line flag to check.
+  *         This parameter can be GPIO_PIN_x where x can be(0..15)
+  * @retval The new state of __EXTI_LINE__ (SET or RESET).
+  */
+#define __HAL_GPIO_EXTI_GET_FLAG(__EXTI_LINE__)       __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__)
+
+/**
+  * @brief  Clear the EXTI line pending flags.
+  * @param  __EXTI_LINE__ specifies the EXTI lines flags to clear.
+  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15)
+  * @retval None
+  */
+#define __HAL_GPIO_EXTI_CLEAR_FLAG(__EXTI_LINE__)     __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__)
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup GPIO_Private_Constants GPIO Private Constants
+  * @{
+  */
+#define GPIO_MODE_Pos                           0u
+#define GPIO_MODE                               (0x3uL << GPIO_MODE_Pos)
+#define MODE_INPUT                              (0x0uL << GPIO_MODE_Pos)
+#define MODE_OUTPUT                             (0x1uL << GPIO_MODE_Pos)
+#define MODE_AF                                 (0x2uL << GPIO_MODE_Pos)
+#define MODE_ANALOG                             (0x3uL << GPIO_MODE_Pos)
+#define OUTPUT_TYPE_Pos                         4u
+#define OUTPUT_TYPE                             (0x1uL << OUTPUT_TYPE_Pos)
+#define OUTPUT_PP                               (0x0uL << OUTPUT_TYPE_Pos)
+#define OUTPUT_OD                               (0x1uL << OUTPUT_TYPE_Pos)
+#define EXTI_MODE_Pos                           16u
+#define EXTI_MODE                               (0x3uL << EXTI_MODE_Pos)
+#define EXTI_IT                                 (0x1uL << EXTI_MODE_Pos)
+#define EXTI_EVT                                (0x2uL << EXTI_MODE_Pos)
+#define TRIGGER_MODE_Pos                         20u
+#define TRIGGER_MODE                            (0x7uL << TRIGGER_MODE_Pos)
+#define TRIGGER_RISING                          (0x1uL << TRIGGER_MODE_Pos)
+#define TRIGGER_FALLING                         (0x2uL << TRIGGER_MODE_Pos)
+/**
+  * @}
+  */
+
+/** @defgroup GPIO_Private_Macros GPIO Private Macros
+  * @{
+  */
+#define IS_GPIO_PIN_ACTION(ACTION)  (((ACTION) == GPIO_PIN_RESET) || ((ACTION) == GPIO_PIN_SET))
+
+#define IS_GPIO_PIN(__PIN__)        ((((uint32_t)(__PIN__) & GPIO_PIN_MASK) != 0x00u) &&\
+                                     (((uint32_t)(__PIN__) & ~GPIO_PIN_MASK) == 0x00u))
+
+#define IS_GPIO_MODE(__MODE__)      (((__MODE__) == GPIO_MODE_INPUT)              ||\
+                                     ((__MODE__) == GPIO_MODE_OUTPUT_PP)          ||\
+                                     ((__MODE__) == GPIO_MODE_OUTPUT_OD)          ||\
+                                     ((__MODE__) == GPIO_MODE_AF_PP)              ||\
+                                     ((__MODE__) == GPIO_MODE_AF_OD)              ||\
+                                     ((__MODE__) == GPIO_MODE_IT_RISING)          ||\
+                                     ((__MODE__) == GPIO_MODE_IT_FALLING)         ||\
+                                     ((__MODE__) == GPIO_MODE_IT_RISING_FALLING)  ||\
+                                     ((__MODE__) == GPIO_MODE_EVT_RISING)         ||\
+                                     ((__MODE__) == GPIO_MODE_EVT_FALLING)        ||\
+                                     ((__MODE__) == GPIO_MODE_EVT_RISING_FALLING) ||\
+                                     ((__MODE__) == GPIO_MODE_ANALOG))
+
+#define IS_GPIO_SPEED(__SPEED__)    (((__SPEED__) == GPIO_SPEED_FREQ_LOW)    ||\
+                                     ((__SPEED__) == GPIO_SPEED_FREQ_MEDIUM) ||\
+                                     ((__SPEED__) == GPIO_SPEED_FREQ_HIGH)   ||\
+                                     ((__SPEED__) == GPIO_SPEED_FREQ_VERY_HIGH))
+
+#define IS_GPIO_PULL(__PULL__)      (((__PULL__) == GPIO_NOPULL)   ||\
+                                     ((__PULL__) == GPIO_PULLUP)   || \
+                                     ((__PULL__) == GPIO_PULLDOWN))
+/**
+  * @}
+  */
+
+/* Include GPIO HAL Extended module */
+#include "stm32g0xx_hal_gpio_ex.h"
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup GPIO_Exported_Functions GPIO Exported Functions
+ *  @brief    GPIO Exported Functions
+  * @{
+  */
+
+/** @defgroup GPIO_Exported_Functions_Group1 Initialization/de-initialization functions
+ *  @brief    Initialization and Configuration functions
+ * @{
+ */
+
+/* Initialization and de-initialization functions *****************************/
+void              HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init);
+void              HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin);
+
+/**
+  * @}
+  */
+
+/** @defgroup GPIO_Exported_Functions_Group2 IO operation functions
+ *  @brief    IO operation functions
+ * @{
+ */
+
+/* IO operation functions *****************************************************/
+GPIO_PinState     HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin);
+void              HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState);
+void              HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin);
+HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin);
+void              HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin);
+void              HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin);
+void              HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_GPIO_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h
new file mode 100644
index 0000000..97225c5
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h
@@ -0,0 +1,838 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_gpio_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of GPIO HAL Extended module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_GPIO_EX_H
+#define STM32G0xx_HAL_GPIO_EX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup GPIOEx GPIOEx
+  * @brief GPIO Extended HAL module driver
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup GPIOEx_Exported_Constants GPIOEx Exported Constants
+  * @{
+  */
+
+/** @defgroup GPIOEx_Alternate_function_selection GPIOEx Alternate function selection
+  * @{
+  */
+#if defined (STM32G0C1xx) || defined (STM32G0B1xx)
+/*------------------------- STM32G0C1xx / STM32G0B1xx ------------------------*/
+/**
+  * @brief   AF 0 selection
+  */
+#define GPIO_AF0_CEC           ((uint8_t)0x00)  /*!< CEC Alternate Function mapping */
+#define GPIO_AF0_CRS           ((uint8_t)0x00)  /*!< CRS Alternate Function mapping */
+#define GPIO_AF0_EVENTOUT      ((uint8_t)0x00)  /*!< EVENTOUT Alternate Function mapping */
+#define GPIO_AF0_IR            ((uint8_t)0x00)  /*!< IR Alternate Function mapping */
+#define GPIO_AF0_LPTIM1        ((uint8_t)0x00)  /*!< LPTIM1 Alternate Function mapping */
+#define GPIO_AF0_MCO           ((uint8_t)0x00)  /*!< MCO (MCO1) Alternate Function mapping */
+#define GPIO_AF0_OSC           ((uint8_t)0x00)  /*!< OSC (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF0_OSC32         ((uint8_t)0x00)  /*!< OSC32 (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /*!< SWJ (SWD) Alternate Function mapping */
+#define GPIO_AF0_SPI1          ((uint8_t)0x00)  /*!< SPI1 Alternate Function mapping */
+#define GPIO_AF0_SPI2          ((uint8_t)0x00)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF0_TIM14         ((uint8_t)0x00)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF0_TIM15         ((uint8_t)0x00)  /*!< TIM15 Alternate Function mapping */
+#define GPIO_AF0_TIM16         ((uint8_t)0x00)  /*!< TIM16 Alternate Function mapping */
+#define GPIO_AF0_TIM17         ((uint8_t)0x00)  /*!< TIM17 Alternate Function mapping */
+#define GPIO_AF0_USART1        ((uint8_t)0x00)  /*!< USART1 Alternate Function mapping */
+#define GPIO_AF0_USART2        ((uint8_t)0x00)  /*!< USART2 Alternate Function mapping */
+#define GPIO_AF0_USART3        ((uint8_t)0x00)  /*!< USART3 Alternate Function mapping */
+#define GPIO_AF0_USART4        ((uint8_t)0x00)  /*!< USART4 Alternate Function mapping */
+#define GPIO_AF0_UCPD1         ((uint8_t)0x00)  /*!< UCPD1 Alternate Function mapping */
+#define GPIO_AF0_UCPD2         ((uint8_t)0x00)  /*!< UCPD2 Alternate Function mapping */
+
+/**
+  * @brief   AF 1 selection
+  */
+#define GPIO_AF1_CEC           ((uint8_t)0x01)  /*!< CEC Alternate Function mapping */
+#define GPIO_AF1_EVENTOUT      ((uint8_t)0x01)  /*!< EVENTOUT Alternate Function mapping */
+#define GPIO_AF1_IR            ((uint8_t)0x01)  /*!< IR Alternate Function mapping */
+#define GPIO_AF1_LPTIM2        ((uint8_t)0x01)  /*!< LPTIM2 Alternate Function mapping */
+#define GPIO_AF1_LPUART1       ((uint8_t)0x01)  /*!< LPUART1 Alternate Function mapping */
+#define GPIO_AF1_LPUART2       ((uint8_t)0x01)  /*!< LPUART2 Alternate Function mapping */
+#define GPIO_AF1_OSC           ((uint8_t)0x01)  /*!< OSC (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF1_SPI1          ((uint8_t)0x01)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF1_SPI2          ((uint8_t)0x01)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF1_TIM3          ((uint8_t)0x01)  /*!< TIM3 Alternate Function mapping */
+#define GPIO_AF1_USART1        ((uint8_t)0x01)  /*!< USART1 Alternate Function mapping */
+#define GPIO_AF1_USART2        ((uint8_t)0x01)  /*!< USART2 Alternate Function mapping */
+#define GPIO_AF1_USART4        ((uint8_t)0x01)  /*!< USART4 Alternate Function mapping */
+#define GPIO_AF1_UCPD1         ((uint8_t)0x01)  /*!< UCPD1 Alternate Function mapping */
+#define GPIO_AF1_UCPD2         ((uint8_t)0x01)  /*!< UCPD2 Alternate Function mapping */
+
+/**
+  * @brief   AF 2 selection
+  */
+#define GPIO_AF2_LPTIM1        ((uint8_t)0x02)  /*!< LPTIM1 Alternate Function mapping */
+#define GPIO_AF2_LPTIM2        ((uint8_t)0x02)  /*!< LPTIM2 Alternate Function mapping */
+#define GPIO_AF2_TIM1          ((uint8_t)0x02)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF2_TIM2          ((uint8_t)0x02)  /*!< TIM2 Alternate Function mapping */
+#define GPIO_AF2_TIM4          ((uint8_t)0x02)  /*!< TIM4 Alternate Function mapping */
+#define GPIO_AF2_TIM14         ((uint8_t)0x02)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF2_TIM15         ((uint8_t)0x02)  /*!< TIM15 Alternate Function mapping */
+#define GPIO_AF2_TIM16         ((uint8_t)0x02)  /*!< TIM16 Alternate Function mapping */
+#define GPIO_AF2_TIM17         ((uint8_t)0x02)  /*!< TIM17 Alternate Function mapping */
+#define GPIO_AF2_USB           ((uint8_t)0x02)  /*!< USB Alternate Function mapping */
+
+
+/**
+  * @brief   AF 3 selection
+  */
+#define GPIO_AF3_FDCAN1        ((uint8_t)0x03)  /*!< FDCAN1 Alternate Function mapping */
+#define GPIO_AF3_FDCAN2        ((uint8_t)0x03)  /*!< FDCAN2 Alternate Function mapping */
+#define GPIO_AF3_LPUART2       ((uint8_t)0x03)  /*!< LPUART2 Alternate Function mapping */
+#define GPIO_AF3_USART5        ((uint8_t)0x03)  /*!< USART5 Alternate Function mapping */
+#define GPIO_AF3_USART6        ((uint8_t)0x03)  /*!< USART6 Alternate Function mapping */
+#define GPIO_AF3_MCO2          ((uint8_t)0x03)  /*!< MCO2 Alternate Function mapping */
+
+/**
+  * @brief   AF 4 selection
+  */
+#define GPIO_AF4_CRS           ((uint8_t)0x04)  /*!< CRS Alternate Function mapping */
+#define GPIO_AF4_SPI2          ((uint8_t)0x04)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF4_SPI3          ((uint8_t)0x04)  /*!< SPI3 Alternate Function mapping */
+#define GPIO_AF4_TIM14         ((uint8_t)0x04)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF4_TIM15         ((uint8_t)0x04)  /*!< TIM15 Alternate Function mapping */
+#define GPIO_AF4_USART1        ((uint8_t)0x04)  /*!< USART1 Alternate Function mapping */
+#define GPIO_AF4_USART3        ((uint8_t)0x04)  /*!< USART3 Alternate Function mapping */
+#define GPIO_AF4_USART4        ((uint8_t)0x04)  /*!< USART4 Alternate Function mapping */
+#define GPIO_AF4_USART6        ((uint8_t)0x04)  /*!< USART6 Alternate Function mapping */
+#define GPIO_AF4_UCPD1         ((uint8_t)0x04)  /*!< UCPD1 Alternate Function mapping */
+#define GPIO_AF4_UCPD2         ((uint8_t)0x04)  /*!< UCPD2 Alternate Function mapping */
+
+/**
+  * @brief   AF 5 selection
+  */
+#define GPIO_AF5_LPTIM1        ((uint8_t)0x05)  /*!< LPTIM1 Alternate Function mapping */
+#define GPIO_AF5_LPTIM2        ((uint8_t)0x05)  /*!< LPTIM2 Alternate Function mapping */
+#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /*!< SPI1 Alternate Function mapping */
+#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF5_TIM1          ((uint8_t)0x05)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF5_TIM15         ((uint8_t)0x05)  /*!< TIM15 Alternate Function mapping */
+#define GPIO_AF5_TIM16         ((uint8_t)0x05)  /*!< TIM16 Alternate Function mapping */
+#define GPIO_AF5_TIM17         ((uint8_t)0x05)  /*!< TIM17 Alternate Function mapping */
+#define GPIO_AF5_USART3        ((uint8_t)0x05)  /*!< USART3 Alternate Function mapping */
+
+/**
+  * @brief   AF 6 selection
+  */
+#define GPIO_AF6_I2C1          ((uint8_t)0x06)  /*!< I2C1 Alternate Function mapping */
+#define GPIO_AF6_I2C2          ((uint8_t)0x06)  /*!< I2C2 Alternate Function mapping */
+#define GPIO_AF6_I2C3          ((uint8_t)0x06)  /*!< I2C3 Alternate Function mapping */
+#define GPIO_AF6_LPUART1       ((uint8_t)0x06)  /*!< LPUART1 Alternate Function mapping */
+#define GPIO_AF6_UCPD1         ((uint8_t)0x06)  /*!< UCPD1 Alternate Function mapping */
+#define GPIO_AF6_UCPD2         ((uint8_t)0x06)  /*!< UCPD2 Alternate Function mapping */
+#define GPIO_AF6_USB           ((uint8_t)0x06)  /*!< USB Alternate Function mapping */
+
+/**
+  * @brief   AF 7 selection
+  */
+#define GPIO_AF7_COMP1         ((uint8_t)0x07)  /*!< COMP1 Alternate Function mapping */
+#define GPIO_AF7_COMP2         ((uint8_t)0x07)  /*!< COMP2 Alternate Function mapping */
+#define GPIO_AF7_COMP3         ((uint8_t)0x07)  /*!< COMP3 Alternate Function mapping */
+#define GPIO_AF7_EVENTOUT      ((uint8_t)0x07)  /*!< EVENTOUT Alternate Function mapping */
+
+/**
+  * @brief   AF 8 selection
+  */
+#define GPIO_AF8_I2C2          ((uint8_t)0x08)  /*!< I2C2 Alternate Function mapping */
+#define GPIO_AF8_USART5        ((uint8_t)0x08)  /*!< USART5 Alternate Function mapping */
+#define GPIO_AF8_USART6        ((uint8_t)0x08)  /*!< USART5 Alternate Function mapping */
+
+/**
+  * @brief   AF 9 selection
+  */
+#define GPIO_AF9_I2C3          ((uint8_t)0x09)  /*!< I2C3 Alternate Function mapping */
+#define GPIO_AF9_SPI3          ((uint8_t)0x09)  /*!< SPI3 Alternate Function mapping */
+#define GPIO_AF9_TIM4          ((uint8_t)0x09)  /*!< TIM4 Alternate Function mapping */
+
+/**
+  * @brief   AF 10 selection
+  */
+#define GPIO_AF10_LPUART2      ((uint8_t)0x0A)  /*!< LPUART2 Alternate Function mapping */
+
+#define IS_GPIO_AF(AF)         ((AF) <= (uint8_t)0x0A)
+
+#endif /* STM32G0C1xx || STM32G0B1xx */
+
+#if defined (STM32G0B0xx)
+/*------------------------- STM32G0B0xx ------------------------*/
+/**
+  * @brief   AF 0 selection
+  */
+#define GPIO_AF0_CRS           ((uint8_t)0x00)  /*!< CRS Alternate Function mapping */
+#define GPIO_AF0_EVENTOUT      ((uint8_t)0x00)  /*!< EVENTOUT Alternate Function mapping */
+#define GPIO_AF0_IR            ((uint8_t)0x00)  /*!< IR Alternate Function mapping */
+#define GPIO_AF0_MCO           ((uint8_t)0x00)  /*!< MCO (MCO1) Alternate Function mapping */
+#define GPIO_AF0_OSC           ((uint8_t)0x00)  /*!< OSC (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF0_OSC32         ((uint8_t)0x00)  /*!< OSC32 (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /*!< SWJ (SWD) Alternate Function mapping */
+#define GPIO_AF0_SPI1          ((uint8_t)0x00)  /*!< SPI1 Alternate Function mapping */
+#define GPIO_AF0_SPI2          ((uint8_t)0x00)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF0_TIM14         ((uint8_t)0x00)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF0_TIM15         ((uint8_t)0x00)  /*!< TIM15 Alternate Function mapping */
+#define GPIO_AF0_TIM16         ((uint8_t)0x00)  /*!< TIM16 Alternate Function mapping */
+#define GPIO_AF0_TIM17         ((uint8_t)0x00)  /*!< TIM17 Alternate Function mapping */
+#define GPIO_AF0_USART1        ((uint8_t)0x00)  /*!< USART1 Alternate Function mapping */
+#define GPIO_AF0_USART2        ((uint8_t)0x00)  /*!< USART2 Alternate Function mapping */
+#define GPIO_AF0_USART3        ((uint8_t)0x00)  /*!< USART3 Alternate Function mapping */
+#define GPIO_AF0_USART4        ((uint8_t)0x00)  /*!< USART4 Alternate Function mapping */
+
+/**
+  * @brief   AF 1 selection
+  */
+#define GPIO_AF1_EVENTOUT      ((uint8_t)0x01)  /*!< EVENTOUT Alternate Function mapping */
+#define GPIO_AF1_IR            ((uint8_t)0x01)  /*!< IR Alternate Function mapping */
+#define GPIO_AF1_OSC           ((uint8_t)0x01)  /*!< OSC (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF1_SPI1          ((uint8_t)0x01)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF1_SPI2          ((uint8_t)0x01)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF1_TIM3          ((uint8_t)0x01)  /*!< TIM3 Alternate Function mapping */
+#define GPIO_AF1_USART1        ((uint8_t)0x01)  /*!< USART1 Alternate Function mapping */
+#define GPIO_AF1_USART2        ((uint8_t)0x01)  /*!< USART2 Alternate Function mapping */
+#define GPIO_AF1_USART4        ((uint8_t)0x01)  /*!< USART4 Alternate Function mapping */
+
+/**
+  * @brief   AF 2 selection
+  */
+#define GPIO_AF2_TIM1          ((uint8_t)0x02)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF2_TIM4          ((uint8_t)0x02)  /*!< TIM4 Alternate Function mapping */
+#define GPIO_AF2_TIM14         ((uint8_t)0x02)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF2_TIM15         ((uint8_t)0x02)  /*!< TIM15 Alternate Function mapping */
+#define GPIO_AF2_TIM16         ((uint8_t)0x02)  /*!< TIM16 Alternate Function mapping */
+#define GPIO_AF2_TIM17         ((uint8_t)0x02)  /*!< TIM17 Alternate Function mapping */
+#define GPIO_AF2_USB           ((uint8_t)0x02)  /*!< USB Alternate Function mapping */
+
+
+/**
+  * @brief   AF 3 selection
+  */
+#define GPIO_AF3_USART5        ((uint8_t)0x03)  /*!< USART5 Alternate Function mapping */
+#define GPIO_AF3_USART6        ((uint8_t)0x03)  /*!< USART6 Alternate Function mapping */
+#define GPIO_AF3_MCO2          ((uint8_t)0x03)  /*!< MCO2 Alternate Function mapping */
+
+/**
+  * @brief   AF 4 selection
+  */
+#define GPIO_AF4_CRS           ((uint8_t)0x04)  /*!< CRS Alternate Function mapping */
+#define GPIO_AF4_SPI2          ((uint8_t)0x04)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF4_SPI3          ((uint8_t)0x04)  /*!< SPI3 Alternate Function mapping */
+#define GPIO_AF4_TIM14         ((uint8_t)0x04)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF4_TIM15         ((uint8_t)0x04)  /*!< TIM15 Alternate Function mapping */
+#define GPIO_AF4_USART1        ((uint8_t)0x04)  /*!< USART1 Alternate Function mapping */
+#define GPIO_AF4_USART3        ((uint8_t)0x04)  /*!< USART3 Alternate Function mapping */
+#define GPIO_AF4_USART4        ((uint8_t)0x04)  /*!< USART4 Alternate Function mapping */
+#define GPIO_AF4_USART6        ((uint8_t)0x04)  /*!< USART6 Alternate Function mapping */
+
+/**
+  * @brief   AF 5 selection
+  */
+#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /*!< SPI1 Alternate Function mapping */
+#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF5_TIM1          ((uint8_t)0x05)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF5_TIM15         ((uint8_t)0x05)  /*!< TIM15 Alternate Function mapping */
+#define GPIO_AF5_TIM16         ((uint8_t)0x05)  /*!< TIM16 Alternate Function mapping */
+#define GPIO_AF5_TIM17         ((uint8_t)0x05)  /*!< TIM17 Alternate Function mapping */
+#define GPIO_AF5_USART3        ((uint8_t)0x05)  /*!< USART3 Alternate Function mapping */
+
+/**
+  * @brief   AF 6 selection
+  */
+#define GPIO_AF6_I2C1          ((uint8_t)0x06)  /*!< I2C1 Alternate Function mapping */
+#define GPIO_AF6_I2C2          ((uint8_t)0x06)  /*!< I2C2 Alternate Function mapping */
+#define GPIO_AF6_I2C3          ((uint8_t)0x06)  /*!< I2C3 Alternate Function mapping */
+#define GPIO_AF6_USB           ((uint8_t)0x06)  /*!< USB Alternate Function mapping */
+
+/**
+  * @brief   AF 7 selection
+  */
+#define GPIO_AF7_EVENTOUT      ((uint8_t)0x07)  /*!< EVENTOUT Alternate Function mapping */
+
+/**
+  * @brief   AF 8 selection
+  */
+#define GPIO_AF8_I2C2          ((uint8_t)0x08)  /*!< I2C2 Alternate Function mapping */
+#define GPIO_AF8_USART5        ((uint8_t)0x08)  /*!< USART5 Alternate Function mapping */
+#define GPIO_AF8_USART6        ((uint8_t)0x08)  /*!< USART5 Alternate Function mapping */
+
+/**
+  * @brief   AF 9 selection
+  */
+#define GPIO_AF9_I2C3          ((uint8_t)0x09)  /*!< I2C3 Alternate Function mapping */
+#define GPIO_AF9_SPI3          ((uint8_t)0x09)  /*!< SPI3 Alternate Function mapping */
+#define GPIO_AF9_TIM4          ((uint8_t)0x09)  /*!< TIM4 Alternate Function mapping */
+
+#define IS_GPIO_AF(AF)         ((AF) <= (uint8_t)0x09)
+
+#endif /* STM32G0B0xx */
+
+
+#if defined (STM32G081xx) || defined (STM32G071xx)
+/*------------------------- STM32G081xx / STM32G071xx ------------------------*/
+/**
+  * @brief   AF 0 selection
+  */
+#define GPIO_AF0_CEC           ((uint8_t)0x00)  /*!< CEC Alternate Function mapping */
+#define GPIO_AF0_EVENTOUT      ((uint8_t)0x00)  /*!< EVENTOUT Alternate Function mapping */
+#define GPIO_AF0_IR            ((uint8_t)0x00)  /*!< IR Alternate Function mapping */
+#define GPIO_AF0_LPTIM1        ((uint8_t)0x00)  /*!< LPTIM1 Alternate Function mapping */
+#define GPIO_AF0_MCO           ((uint8_t)0x00)  /*!< MCO (MCO1) Alternate Function mapping */
+#define GPIO_AF0_OSC           ((uint8_t)0x00)  /*!< OSC (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF0_OSC32         ((uint8_t)0x00)  /*!< OSC32 (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /*!< SWJ (SWD) Alternate Function mapping */
+#define GPIO_AF0_SPI1          ((uint8_t)0x00)  /*!< SPI1 Alternate Function mapping */
+#define GPIO_AF0_SPI2          ((uint8_t)0x00)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF0_TIM14         ((uint8_t)0x00)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF0_USART1        ((uint8_t)0x00)  /*!< USART1 Alternate Function mapping */
+#define GPIO_AF0_USART2        ((uint8_t)0x00)  /*!< USART2 Alternate Function mapping */
+#define GPIO_AF0_USART3        ((uint8_t)0x00)  /*!< USART3 Alternate Function mapping */
+#define GPIO_AF0_UCPD1         ((uint8_t)0x00)  /*!< UCPD1 Alternate Function mapping */
+#define GPIO_AF0_UCPD2         ((uint8_t)0x00)  /*!< UCPD2 Alternate Function mapping */
+
+/**
+  * @brief   AF 1 selection
+  */
+#define GPIO_AF1_CEC           ((uint8_t)0x01)  /*!< CEC Alternate Function mapping */
+#define GPIO_AF1_IR            ((uint8_t)0x01)  /*!< IR Alternate Function mapping */
+#define GPIO_AF1_LPUART1       ((uint8_t)0x01)  /*!< LPUART1 Alternate Function mapping */
+#define GPIO_AF1_OSC           ((uint8_t)0x01)  /*!< OSC (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF1_SPI1          ((uint8_t)0x01)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF1_SPI2          ((uint8_t)0x01)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF1_TIM3          ((uint8_t)0x01)  /*!< TIM3 Alternate Function mapping */
+#define GPIO_AF1_USART1        ((uint8_t)0x01)  /*!< USART1 Alternate Function mapping */
+#define GPIO_AF1_USART2        ((uint8_t)0x01)  /*!< USART2 Alternate Function mapping */
+#define GPIO_AF1_USART4        ((uint8_t)0x01)  /*!< USART4 Alternate Function mapping */
+#define GPIO_AF1_UCPD1         ((uint8_t)0x01)  /*!< UCPD1 Alternate Function mapping */
+#define GPIO_AF1_UCPD2         ((uint8_t)0x01)  /*!< UCPD2 Alternate Function mapping */
+
+/**
+  * @brief   AF 2 selection
+  */
+#define GPIO_AF2_LPTIM1        ((uint8_t)0x02)  /*!< LPTIM1 Alternate Function mapping */
+#define GPIO_AF2_LPTIM2        ((uint8_t)0x02)  /*!< LPTIM2 Alternate Function mapping */
+#define GPIO_AF2_TIM1          ((uint8_t)0x02)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF2_TIM2          ((uint8_t)0x02)  /*!< TIM2 Alternate Function mapping */
+#define GPIO_AF2_TIM14         ((uint8_t)0x02)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF2_TIM15         ((uint8_t)0x02)  /*!< TIM15 Alternate Function mapping */
+#define GPIO_AF2_TIM16         ((uint8_t)0x02)  /*!< TIM16 Alternate Function mapping */
+#define GPIO_AF2_TIM17         ((uint8_t)0x02)  /*!< TIM17 Alternate Function mapping */
+
+/**
+  * @brief   AF 3 selection
+  */
+#define GPIO_AF3_UCPD1         ((uint8_t)0x03)  /*!< UCPD1 Alternate Function mapping */
+#define GPIO_AF3_UCPD2         ((uint8_t)0x03)  /*!< UCPD2 Alternate Function mapping */
+
+/**
+  * @brief   AF 4 selection
+  */
+#define GPIO_AF4_SPI2          ((uint8_t)0x04)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF4_TIM14         ((uint8_t)0x04)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF4_TIM15         ((uint8_t)0x04)  /*!< TIM15 Alternate Function mapping */
+#define GPIO_AF4_USART1        ((uint8_t)0x04)  /*!< USART1 Alternate Function mapping */
+#define GPIO_AF4_USART3        ((uint8_t)0x04)  /*!< USART3 Alternate Function mapping */
+#define GPIO_AF4_USART4        ((uint8_t)0x04)  /*!< USART4 Alternate Function mapping */
+#define GPIO_AF4_UCPD1         ((uint8_t)0x04)  /*!< UCPD1 Alternate Function mapping */
+#define GPIO_AF4_UCPD2         ((uint8_t)0x04)  /*!< UCPD2 Alternate Function mapping */
+
+/**
+  * @brief   AF 5 selection
+  */
+#define GPIO_AF5_LPTIM1        ((uint8_t)0x05)  /*!< LPTIM1 Alternate Function mapping */
+#define GPIO_AF5_LPTIM2        ((uint8_t)0x05)  /*!< LPTIM2 Alternate Function mapping */
+#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /*!< SPI1 Alternate Function mapping */
+#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF5_TIM1          ((uint8_t)0x05)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF5_TIM15         ((uint8_t)0x05)  /*!< TIM15 Alternate Function mapping */
+#define GPIO_AF5_TIM16         ((uint8_t)0x05)  /*!< TIM16 Alternate Function mapping */
+#define GPIO_AF5_TIM17         ((uint8_t)0x05)  /*!< TIM17 Alternate Function mapping */
+#define GPIO_AF5_USART3        ((uint8_t)0x05)  /*!< USART3 Alternate Function mapping */
+
+/**
+  * @brief   AF 6 selection
+  */
+#define GPIO_AF6_I2C1          ((uint8_t)0x06)  /*!< I2C1 Alternate Function mapping */
+#define GPIO_AF6_I2C2          ((uint8_t)0x06)  /*!< I2C2 Alternate Function mapping */
+#define GPIO_AF6_LPUART1       ((uint8_t)0x06)  /*!< LPUART1 Alternate Function mapping */
+#define GPIO_AF6_UCPD1         ((uint8_t)0x06)  /*!< UCPD1 Alternate Function mapping */
+#define GPIO_AF6_UCPD2         ((uint8_t)0x06)  /*!< UCPD2 Alternate Function mapping */
+
+/**
+  * @brief   AF 7 selection
+  */
+#define GPIO_AF7_COMP1         ((uint8_t)0x07)  /*!< COMP1 Alternate Function mapping */
+#define GPIO_AF7_COMP2         ((uint8_t)0x07)  /*!< COMP2 Alternate Function mapping */
+#define GPIO_AF7_EVENTOUT      ((uint8_t)0x07)  /*!< EVENTOUT Alternate Function mapping */
+
+#define IS_GPIO_AF(AF)         ((AF) <= (uint8_t)0x07)
+
+#endif /* STM32G081xx || STM32G071xx */
+
+#if defined (STM32G070xx)
+/**
+  * @brief   AF 0 selection
+  */
+#define GPIO_AF0_EVENTOUT      ((uint8_t)0x00)  /*!< EVENTOUT Alternate Function mapping */
+#define GPIO_AF0_IR            ((uint8_t)0x00)  /*!< IR Alternate Function mapping */
+#define GPIO_AF0_MCO           ((uint8_t)0x00)  /*!< MCO (MCO1) Alternate Function mapping */
+#define GPIO_AF0_OSC           ((uint8_t)0x00)  /*!< OSC (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF0_OSC32         ((uint8_t)0x00)  /*!< OSC32 (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /*!< SWJ (SWD) Alternate Function mapping */
+#define GPIO_AF0_SPI1          ((uint8_t)0x00)  /*!< SPI1 Alternate Function mapping */
+#define GPIO_AF0_SPI2          ((uint8_t)0x00)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF0_TIM14         ((uint8_t)0x00)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF0_USART1        ((uint8_t)0x00)  /*!< USART1 Alternate Function mapping */
+#define GPIO_AF0_USART2        ((uint8_t)0x00)  /*!< USART2 Alternate Function mapping */
+#define GPIO_AF0_USART3        ((uint8_t)0x00)  /*!< USART3 Alternate Function mapping */
+
+/**
+  * @brief   AF 1 selection
+  */
+#define GPIO_AF1_IR            ((uint8_t)0x01)  /*!< IR Alternate Function mapping */
+#define GPIO_AF1_OSC           ((uint8_t)0x01)  /*!< OSC (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF1_SPI1          ((uint8_t)0x01)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF1_SPI2          ((uint8_t)0x01)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF1_TIM3          ((uint8_t)0x01)  /*!< TIM3 Alternate Function mapping */
+#define GPIO_AF1_USART1        ((uint8_t)0x01)  /*!< USART1 Alternate Function mapping */
+#define GPIO_AF1_USART2        ((uint8_t)0x01)  /*!< USART2 Alternate Function mapping */
+#define GPIO_AF1_USART4        ((uint8_t)0x01)  /*!< USART4 Alternate Function mapping */
+
+/**
+  * @brief   AF 2 selection
+  */
+#define GPIO_AF2_TIM1          ((uint8_t)0x02)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF2_TIM14         ((uint8_t)0x02)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF2_TIM15         ((uint8_t)0x02)  /*!< TIM15 Alternate Function mapping */
+#define GPIO_AF2_TIM16         ((uint8_t)0x02)  /*!< TIM16 Alternate Function mapping */
+#define GPIO_AF2_TIM17         ((uint8_t)0x02)  /*!< TIM17 Alternate Function mapping */
+
+/**
+  * @brief   AF 3 selection
+  */
+
+/**
+  * @brief   AF 4 selection
+  */
+#define GPIO_AF4_SPI2          ((uint8_t)0x04)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF4_TIM14         ((uint8_t)0x04)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF4_TIM15         ((uint8_t)0x04)  /*!< TIM15 Alternate Function mapping */
+#define GPIO_AF4_USART1        ((uint8_t)0x04)  /*!< USART1 Alternate Function mapping */
+#define GPIO_AF4_USART3        ((uint8_t)0x04)  /*!< USART3 Alternate Function mapping */
+#define GPIO_AF4_USART4        ((uint8_t)0x04)  /*!< USART4 Alternate Function mapping */
+
+/**
+  * @brief   AF 5 selection
+  */
+#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /*!< SPI1 Alternate Function mapping */
+#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF5_TIM1          ((uint8_t)0x05)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF5_TIM15         ((uint8_t)0x05)  /*!< TIM15 Alternate Function mapping */
+#define GPIO_AF5_TIM16         ((uint8_t)0x05)  /*!< TIM16 Alternate Function mapping */
+#define GPIO_AF5_TIM17         ((uint8_t)0x05)  /*!< TIM17 Alternate Function mapping */
+#define GPIO_AF5_USART3        ((uint8_t)0x05)  /*!< USART3 Alternate Function mapping */
+
+/**
+  * @brief   AF 6 selection
+  */
+#define GPIO_AF6_I2C1          ((uint8_t)0x06)  /*!< I2C1 Alternate Function mapping */
+#define GPIO_AF6_I2C2          ((uint8_t)0x06)  /*!< I2C2 Alternate Function mapping */
+
+/**
+  * @brief   AF 7 selection
+  */
+#define GPIO_AF7_EVENTOUT      ((uint8_t)0x07)  /*!< EVENTOUT Alternate Function mapping */
+
+#define IS_GPIO_AF(AF)         ((AF) <= (uint8_t)0x07)
+
+#endif /* STM32G070xx */
+
+#if defined (STM32G051xx) || defined (STM32G061xx)
+/*------------------------- STM32G061xx / STM32G051xx ------------------------*/
+/**
+  * @brief   AF 0 selection
+  */
+#define GPIO_AF0_EVENTOUT      ((uint8_t)0x00)  /*!< EVENTOUT Alternate Function mapping */
+#define GPIO_AF0_IR            ((uint8_t)0x00)  /*!< IR Alternate Function mapping */
+#define GPIO_AF0_MCO           ((uint8_t)0x00)  /*!< MCO (MCO1) Alternate Function mapping */
+#define GPIO_AF0_OSC           ((uint8_t)0x00)  /*!< OSC (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF0_OSC32         ((uint8_t)0x00)  /*!< OSC32 (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /*!< SWJ (SWD) Alternate Function mapping */
+#define GPIO_AF0_SPI1          ((uint8_t)0x00)  /*!< SPI1 Alternate Function mapping */
+#define GPIO_AF0_SPI2          ((uint8_t)0x00)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF0_TIM14         ((uint8_t)0x00)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF0_USART1        ((uint8_t)0x00)  /*!< USART1 Alternate Function mapping */
+#define GPIO_AF0_USART2        ((uint8_t)0x00)  /*!< USART2 Alternate Function mapping */
+
+/**
+  * @brief   AF 1 selection
+  */
+#define GPIO_AF1_IR            ((uint8_t)0x01)  /*!< IR Alternate Function mapping */
+#define GPIO_AF1_LPUART1       ((uint8_t)0x01)  /*!< LPUART1 Alternate Function mapping */
+#define GPIO_AF1_OSC           ((uint8_t)0x01)  /*!< OSC (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF1_SPI2          ((uint8_t)0x01)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF1_TIM3          ((uint8_t)0x01)  /*!< TIM3 Alternate Function mapping */
+#define GPIO_AF1_USART1        ((uint8_t)0x01)  /*!< USART1 Alternate Function mapping */
+#define GPIO_AF1_USART2        ((uint8_t)0x01)  /*!< USART2 Alternate Function mapping */
+
+/**
+  * @brief   AF 2 selection
+  */
+#define GPIO_AF2_TIM1          ((uint8_t)0x02)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF2_TIM2          ((uint8_t)0x02)  /*!< TIM2 Alternate Function mapping */
+#define GPIO_AF2_TIM14         ((uint8_t)0x02)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF2_TIM15         ((uint8_t)0x02)  /*!< TIM15 Alternate Function mapping */
+#define GPIO_AF2_TIM16         ((uint8_t)0x02)  /*!< TIM16 Alternate Function mapping */
+#define GPIO_AF2_TIM17         ((uint8_t)0x02)  /*!< TIM17 Alternate Function mapping */
+
+/**
+  * @brief   AF 3 selection
+  */
+
+/**
+  * @brief   AF 4 selection
+  */
+#define GPIO_AF4_SPI2          ((uint8_t)0x04)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF4_TIM14         ((uint8_t)0x04)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF4_TIM15         ((uint8_t)0x04)  /*!< TIM15 Alternate Function mapping */
+#define GPIO_AF4_USART1        ((uint8_t)0x04)  /*!< USART1 Alternate Function mapping */
+
+/**
+  * @brief   AF 5 selection
+  */
+#define GPIO_AF5_LPTIM1        ((uint8_t)0x05)  /*!< LPTIM1 Alternate Function mapping */
+#define GPIO_AF5_LPTIM2        ((uint8_t)0x05)  /*!< LPTIM2 Alternate Function mapping */
+#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /*!< SPI1 Alternate Function mapping */
+#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF5_TIM1          ((uint8_t)0x05)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF5_TIM15         ((uint8_t)0x05)  /*!< TIM15 Alternate Function mapping */
+#define GPIO_AF5_TIM16         ((uint8_t)0x05)  /*!< TIM16 Alternate Function mapping */
+#define GPIO_AF5_TIM17         ((uint8_t)0x05)  /*!< TIM17 Alternate Function mapping */
+
+/**
+  * @brief   AF 6 selection
+  */
+#define GPIO_AF6_I2C1          ((uint8_t)0x06)  /*!< I2C1 Alternate Function mapping */
+#define GPIO_AF6_I2C2          ((uint8_t)0x06)  /*!< I2C2 Alternate Function mapping */
+#define GPIO_AF6_LPUART1       ((uint8_t)0x06)  /*!< LPUART1 Alternate Function mapping */
+
+/**
+  * @brief   AF 7 selection
+  */
+#define GPIO_AF7_COMP1         ((uint8_t)0x07)  /*!< COMP1 Alternate Function mapping */
+#define GPIO_AF7_COMP2         ((uint8_t)0x07)  /*!< COMP2 Alternate Function mapping */
+#define GPIO_AF7_EVENTOUT      ((uint8_t)0x07)  /*!< EVENTOUT Alternate Function mapping */
+
+#define IS_GPIO_AF(AF)         ((AF) <= (uint8_t)0x07)
+
+#endif /* STM32G051xx || STM32G061xx */
+
+#if defined (STM32G050xx)
+/*------------------------- STM32G050xx --------------------------------------*/
+/**
+  * @brief   AF 0 selection
+  */
+#define GPIO_AF0_EVENTOUT      ((uint8_t)0x00)  /*!< EVENTOUT Alternate Function mapping */
+#define GPIO_AF0_IR            ((uint8_t)0x00)  /*!< IR Alternate Function mapping */
+#define GPIO_AF0_MCO           ((uint8_t)0x00)  /*!< MCO (MCO1) Alternate Function mapping */
+#define GPIO_AF0_OSC           ((uint8_t)0x00)  /*!< OSC (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF0_OSC32         ((uint8_t)0x00)  /*!< OSC32 (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /*!< SWJ (SWD) Alternate Function mapping */
+#define GPIO_AF0_SPI1          ((uint8_t)0x00)  /*!< SPI1 Alternate Function mapping */
+#define GPIO_AF0_SPI2          ((uint8_t)0x00)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF0_TIM14         ((uint8_t)0x00)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF0_USART1        ((uint8_t)0x00)  /*!< USART1 Alternate Function mapping */
+#define GPIO_AF0_USART2        ((uint8_t)0x00)  /*!< USART2 Alternate Function mapping */
+
+/**
+  * @brief   AF 1 selection
+  */
+#define GPIO_AF1_IR            ((uint8_t)0x01)  /*!< IR Alternate Function mapping */
+#define GPIO_AF1_OSC           ((uint8_t)0x01)  /*!< OSC (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF1_SPI2          ((uint8_t)0x01)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF1_TIM3          ((uint8_t)0x01)  /*!< TIM3 Alternate Function mapping */
+#define GPIO_AF1_USART1        ((uint8_t)0x01)  /*!< USART1 Alternate Function mapping */
+#define GPIO_AF1_USART2        ((uint8_t)0x01)  /*!< USART2 Alternate Function mapping */
+
+/**
+  * @brief   AF 2 selection
+  */
+#define GPIO_AF2_TIM1          ((uint8_t)0x02)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF2_TIM14         ((uint8_t)0x02)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF2_TIM15         ((uint8_t)0x02)  /*!< TIM15 Alternate Function mapping */
+#define GPIO_AF2_TIM16         ((uint8_t)0x02)  /*!< TIM16 Alternate Function mapping */
+#define GPIO_AF2_TIM17         ((uint8_t)0x02)  /*!< TIM17 Alternate Function mapping */
+
+/**
+  * @brief   AF 3 selection
+  */
+
+/**
+  * @brief   AF 4 selection
+  */
+#define GPIO_AF4_SPI2          ((uint8_t)0x04)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF4_TIM14         ((uint8_t)0x04)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF4_TIM15         ((uint8_t)0x04)  /*!< TIM15 Alternate Function mapping */
+#define GPIO_AF4_USART1        ((uint8_t)0x04)  /*!< USART1 Alternate Function mapping */
+
+/**
+  * @brief   AF 5 selection
+  */
+#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /*!< SPI1 Alternate Function mapping */
+#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF5_TIM1          ((uint8_t)0x05)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF5_TIM15         ((uint8_t)0x05)  /*!< TIM15 Alternate Function mapping */
+#define GPIO_AF5_TIM16         ((uint8_t)0x05)  /*!< TIM16 Alternate Function mapping */
+#define GPIO_AF5_TIM17         ((uint8_t)0x05)  /*!< TIM17 Alternate Function mapping */
+
+/**
+  * @brief   AF 6 selection
+  */
+#define GPIO_AF6_I2C1          ((uint8_t)0x06)  /*!< I2C1 Alternate Function mapping */
+#define GPIO_AF6_I2C2          ((uint8_t)0x06)  /*!< I2C2 Alternate Function mapping */
+
+/**
+  * @brief   AF 7 selection
+  */
+#define GPIO_AF7_EVENTOUT      ((uint8_t)0x07)  /*!< EVENTOUT Alternate Function mapping */
+
+#define IS_GPIO_AF(AF)         ((AF) <= (uint8_t)0x07)
+
+#endif /* STM32G050xx */
+
+#if defined (STM32G031xx) || defined (STM32G041xx)
+/*------------------------- STM32G041xx / STM32G031xx ------------------------*/
+/**
+  * @brief   AF 0 selection
+  */
+#define GPIO_AF0_EVENTOUT      ((uint8_t)0x00)  /*!< EVENTOUT Alternate Function mapping */
+#define GPIO_AF0_IR            ((uint8_t)0x00)  /*!< IR Alternate Function mapping */
+#define GPIO_AF0_MCO           ((uint8_t)0x00)  /*!< MCO (MCO1) Alternate Function mapping */
+#define GPIO_AF0_OSC           ((uint8_t)0x00)  /*!< OSC (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF0_OSC32         ((uint8_t)0x00)  /*!< OSC32 (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /*!< SWJ (SWD) Alternate Function mapping */
+#define GPIO_AF0_SPI1          ((uint8_t)0x00)  /*!< SPI1 Alternate Function mapping */
+#define GPIO_AF0_SPI2          ((uint8_t)0x00)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF0_TIM14         ((uint8_t)0x00)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF0_USART1        ((uint8_t)0x00)  /*!< USART1 Alternate Function mapping */
+#define GPIO_AF0_USART2        ((uint8_t)0x00)  /*!< USART2 Alternate Function mapping */
+
+/**
+  * @brief   AF 1 selection
+  */
+#define GPIO_AF1_IR            ((uint8_t)0x01)  /*!< IR Alternate Function mapping */
+#define GPIO_AF1_LPUART1       ((uint8_t)0x01)  /*!< LPUART1 Alternate Function mapping */
+#define GPIO_AF1_OSC           ((uint8_t)0x01)  /*!< OSC (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF1_SPI2          ((uint8_t)0x01)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF1_TIM3          ((uint8_t)0x01)  /*!< TIM3 Alternate Function mapping */
+#define GPIO_AF1_USART1        ((uint8_t)0x01)  /*!< USART1 Alternate Function mapping */
+#define GPIO_AF1_USART2        ((uint8_t)0x01)  /*!< USART2 Alternate Function mapping */
+
+/**
+  * @brief   AF 2 selection
+  */
+#define GPIO_AF2_TIM1          ((uint8_t)0x02)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF2_TIM2          ((uint8_t)0x02)  /*!< TIM2 Alternate Function mapping */
+#define GPIO_AF2_TIM14         ((uint8_t)0x02)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF2_TIM16         ((uint8_t)0x02)  /*!< TIM16 Alternate Function mapping */
+#define GPIO_AF2_TIM17         ((uint8_t)0x02)  /*!< TIM17 Alternate Function mapping */
+
+/**
+  * @brief   AF 3 selection
+  */
+
+/**
+  * @brief   AF 4 selection
+  */
+#define GPIO_AF4_SPI2          ((uint8_t)0x04)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF4_TIM14         ((uint8_t)0x04)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF4_USART1        ((uint8_t)0x04)  /*!< USART1 Alternate Function mapping */
+
+/**
+  * @brief   AF 5 selection
+  */
+#define GPIO_AF5_LPTIM1        ((uint8_t)0x05)  /*!< LPTIM1 Alternate Function mapping */
+#define GPIO_AF5_LPTIM2        ((uint8_t)0x05)  /*!< LPTIM2 Alternate Function mapping */
+#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /*!< SPI1 Alternate Function mapping */
+#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF5_TIM1          ((uint8_t)0x05)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF5_TIM16         ((uint8_t)0x05)  /*!< TIM16 Alternate Function mapping */
+#define GPIO_AF5_TIM17         ((uint8_t)0x05)  /*!< TIM17 Alternate Function mapping */
+
+/**
+  * @brief   AF 6 selection
+  */
+#define GPIO_AF6_I2C1          ((uint8_t)0x06)  /*!< I2C1 Alternate Function mapping */
+#define GPIO_AF6_I2C2          ((uint8_t)0x06)  /*!< I2C2 Alternate Function mapping */
+#define GPIO_AF6_LPUART1       ((uint8_t)0x06)  /*!< LPUART1 Alternate Function mapping */
+
+/**
+  * @brief   AF 7 selection
+  */
+#define GPIO_AF7_EVENTOUT      ((uint8_t)0x07)  /*!< EVENTOUT Alternate Function mapping */
+
+#define IS_GPIO_AF(AF)         ((AF) <= (uint8_t)0x07)
+
+#endif /* STM32G031xx || STM32G041xx */
+
+#if defined (STM32G030xx)
+/*------------------------- STM32G030xx --------------------------------------*/
+/**
+  * @brief   AF 0 selection
+  */
+#define GPIO_AF0_EVENTOUT      ((uint8_t)0x00)  /*!< EVENTOUT Alternate Function mapping */
+#define GPIO_AF0_IR            ((uint8_t)0x00)  /*!< IR Alternate Function mapping */
+#define GPIO_AF0_MCO           ((uint8_t)0x00)  /*!< MCO (MCO1) Alternate Function mapping */
+#define GPIO_AF0_OSC           ((uint8_t)0x00)  /*!< OSC (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF0_OSC32         ((uint8_t)0x00)  /*!< OSC32 (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /*!< SWJ (SWD) Alternate Function mapping */
+#define GPIO_AF0_SPI1          ((uint8_t)0x00)  /*!< SPI1 Alternate Function mapping */
+#define GPIO_AF0_SPI2          ((uint8_t)0x00)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF0_TIM14         ((uint8_t)0x00)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF0_USART1        ((uint8_t)0x00)  /*!< USART1 Alternate Function mapping */
+#define GPIO_AF0_USART2        ((uint8_t)0x00)  /*!< USART2 Alternate Function mapping */
+
+/**
+  * @brief   AF 1 selection
+  */
+#define GPIO_AF1_IR            ((uint8_t)0x01)  /*!< IR Alternate Function mapping */
+#define GPIO_AF1_OSC           ((uint8_t)0x01)  /*!< OSC (By pass and Enable) Alternate Function mapping */
+#define GPIO_AF1_SPI2          ((uint8_t)0x01)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF1_TIM3          ((uint8_t)0x01)  /*!< TIM3 Alternate Function mapping */
+#define GPIO_AF1_USART1        ((uint8_t)0x01)  /*!< USART1 Alternate Function mapping */
+#define GPIO_AF1_USART2        ((uint8_t)0x01)  /*!< USART2 Alternate Function mapping */
+
+/**
+  * @brief   AF 2 selection
+  */
+#define GPIO_AF2_TIM1          ((uint8_t)0x02)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF2_TIM14         ((uint8_t)0x02)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF2_TIM16         ((uint8_t)0x02)  /*!< TIM16 Alternate Function mapping */
+#define GPIO_AF2_TIM17         ((uint8_t)0x02)  /*!< TIM17 Alternate Function mapping */
+
+/**
+  * @brief   AF 3 selection
+  */
+
+/**
+  * @brief   AF 4 selection
+  */
+#define GPIO_AF4_SPI2          ((uint8_t)0x04)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF4_TIM14         ((uint8_t)0x04)  /*!< TIM14 Alternate Function mapping */
+#define GPIO_AF4_USART1        ((uint8_t)0x04)  /*!< USART1 Alternate Function mapping */
+
+/**
+  * @brief   AF 5 selection
+  */
+#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /*!< SPI1 Alternate Function mapping */
+#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /*!< SPI2 Alternate Function mapping */
+#define GPIO_AF5_TIM1          ((uint8_t)0x05)  /*!< TIM1 Alternate Function mapping */
+#define GPIO_AF5_TIM16         ((uint8_t)0x05)  /*!< TIM16 Alternate Function mapping */
+#define GPIO_AF5_TIM17         ((uint8_t)0x05)  /*!< TIM17 Alternate Function mapping */
+
+/**
+  * @brief   AF 6 selection
+  */
+#define GPIO_AF6_I2C1          ((uint8_t)0x06)  /*!< I2C1 Alternate Function mapping */
+#define GPIO_AF6_I2C2          ((uint8_t)0x06)  /*!< I2C2 Alternate Function mapping */
+
+/**
+  * @brief   AF 7 selection
+  */
+#define GPIO_AF7_EVENTOUT      ((uint8_t)0x07)  /*!< EVENTOUT Alternate Function mapping */
+
+#define IS_GPIO_AF(AF)         ((AF) <= (uint8_t)0x07)
+
+#endif /* STM32G030xx */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup GPIOEx_Exported_Macros GPIOEx Exported Macros
+  * @{
+  */
+
+/** @defgroup GPIOEx_Get_Port_Index GPIOEx Get Port Index
+* @{
+  */
+#if defined(GPIOE)   
+#define GPIO_GET_INDEX(__GPIOx__)    (((__GPIOx__) == (GPIOA))? 0uL :\
+                                      ((__GPIOx__) == (GPIOB))? 1uL :\
+                                      ((__GPIOx__) == (GPIOC))? 2uL :\
+                                      ((__GPIOx__) == (GPIOD))? 3uL :\
+                                      ((__GPIOx__) == (GPIOE))? 4uL : 5uL)
+#else
+#define GPIO_GET_INDEX(__GPIOx__)    (((__GPIOx__) == (GPIOA))? 0uL :\
+                                      ((__GPIOx__) == (GPIOB))? 1uL :\
+                                      ((__GPIOx__) == (GPIOC))? 2uL :\
+                                      ((__GPIOx__) == (GPIOD))? 3uL : 5uL)
+#endif /* GPIOE */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_GPIO_EX_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_hcd.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_hcd.h
new file mode 100644
index 0000000..d849cde
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_hcd.h
@@ -0,0 +1,562 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_hcd.h
+  * @author  MCD Application Team
+  * @brief   Header file of HCD HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_HCD_H
+#define STM32G0xx_HAL_HCD_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_ll_usb.h"
+
+#if defined (USB_DRD_FS)
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup HCD HCD
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup HCD_Exported_Types HCD Exported Types
+  * @{
+  */
+
+/** @defgroup HCD_Exported_Types_Group1 HCD State Structure definition
+  * @{
+  */
+typedef enum
+{
+  HAL_HCD_STATE_RESET    = 0x00,
+  HAL_HCD_STATE_READY    = 0x01,
+  HAL_HCD_STATE_ERROR    = 0x02,
+  HAL_HCD_STATE_BUSY     = 0x03,
+  HAL_HCD_STATE_TIMEOUT  = 0x04
+} HCD_StateTypeDef;
+
+typedef USB_DRD_TypeDef   HCD_TypeDef;
+typedef USB_DRD_CfgTypeDef      HCD_InitTypeDef;
+typedef USB_DRD_HCTypeDef       HCD_HCTypeDef;
+typedef USB_DRD_URBStateTypeDef HCD_URBStateTypeDef;
+typedef USB_DRD_HCStateTypeDef  HCD_HCStateTypeDef;
+
+typedef enum
+{
+  HCD_HCD_STATE_DISCONNECTED = 0x00U,
+  HCD_HCD_STATE_CONNECTED    = 0x01U,
+  HCD_HCD_STATE_RESETED      = 0x02U,
+  HCD_HCD_STATE_RUN          = 0x03U,
+  HCD_HCD_STATE_SUSPEND      = 0x04U,
+  HCD_HCD_STATE_RESUME       = 0x05U,
+} HCD_HostStateTypeDef;
+
+/* PMA lookup Table size depending on PMA Size
+ * 8Bytes each Block 32Bit in each word
+ */
+#define PMA_BLOCKS        ((USB_DRD_PMA_SIZE) / (8U * 32U))
+/**
+  * @}
+  */
+
+/** @defgroup HCD_Exported_Types_Group2 HCD Handle Structure definition
+  * @{
+  */
+#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
+typedef struct __HCD_HandleTypeDef
+#else
+typedef struct
+#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
+{
+  HCD_TypeDef               *Instance;  /*!< Register base address    */
+  HCD_InitTypeDef           Init;       /*!< HCD required parameters  */
+  HCD_HCTypeDef             hc[16];     /*!< Host channels parameters */
+  uint16_t                  phy_chin_state[8];  /*!< Physical Channel in State (Used/Free) */
+  uint16_t                  phy_chout_state[8]; /*!< Physical Channel out State (Used/Free)*/
+  uint32_t                  PMALookupTable[PMA_BLOCKS]; /*PMA LookUp Table */
+  HCD_HostStateTypeDef      HostState; /*!< USB current state DICONNECT/CONNECT/RUN/SUSPEND/RESUME */
+  HAL_LockTypeDef           Lock;       /*!< HCD peripheral status    */
+  __IO HCD_StateTypeDef     State;      /*!< HCD communication state  */
+  __IO  uint32_t            ErrorCode;  /*!< HCD Error code           */
+  void                      *pData;     /*!< Pointer Stack Handler    */
+#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
+  void (* SOFCallback)(struct __HCD_HandleTypeDef *hhcd);                               /*!< USB OTG HCD SOF callback                */
+  void (* ConnectCallback)(struct __HCD_HandleTypeDef *hhcd);                           /*!< USB OTG HCD Connect callback            */
+  void (* DisconnectCallback)(struct __HCD_HandleTypeDef *hhcd);                        /*!< USB OTG HCD Disconnect callback         */
+  void (* PortEnabledCallback)(struct __HCD_HandleTypeDef *hhcd);                       /*!< USB OTG HCD Port Enable callback        */
+  void (* PortDisabledCallback)(struct __HCD_HandleTypeDef *hhcd);                      /*!< USB OTG HCD Port Disable callback       */
+  void (* HC_NotifyURBChangeCallback)(struct __HCD_HandleTypeDef *hhcd, uint8_t chnum,
+                                      HCD_URBStateTypeDef urb_state);                   /*!< USB OTG HCD Host Channel Notify URB Change callback  */
+
+  void (* MspInitCallback)(struct __HCD_HandleTypeDef *hhcd);                           /*!< USB OTG HCD Msp Init callback           */
+  void (* MspDeInitCallback)(struct __HCD_HandleTypeDef *hhcd);                         /*!< USB OTG HCD Msp DeInit callback         */
+#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
+} HCD_HandleTypeDef;
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup HCD_Exported_Constants HCD Exported Constants
+  * @{
+  */
+
+/** @defgroup HCD_Speed HCD Speed
+  * @{
+  */
+#define HCD_SPEED_FULL               USBH_FSLS_SPEED
+#define HCD_SPEED_LOW                USBH_FSLS_SPEED
+/**
+  * @}
+  */
+
+/** @defgroup HCD_Device_Speed HCD Device Speed
+  * @{
+  */
+#define HCD_DEVICE_SPEED_HIGH               0U
+#define HCD_DEVICE_SPEED_FULL               1U
+#define HCD_DEVICE_SPEED_LOW                2U
+/**
+  * @}
+  */
+
+/** @defgroup HCD_PHY_Module HCD PHY Module
+  * @{
+  */
+#define HCD_PHY_ULPI                 1U
+#define HCD_PHY_EMBEDDED             2U
+/**
+  * @}
+  */
+
+/** @defgroup HCD_Error_Code_definition HCD Error Code definition
+  * @brief  HCD Error Code definition
+  * @{
+  */
+#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
+#define  HAL_HCD_ERROR_INVALID_CALLBACK                        (0x00000010U)    /*!< Invalid Callback error  */
+#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup HCD_Exported_Macros HCD Exported Macros
+  *  @brief macros to handle interrupts and specific clock configurations
+  * @{
+  */
+#define __HAL_HCD_ENABLE(__HANDLE__)                   (void)USB_EnableGlobalInt ((__HANDLE__)->Instance)
+#define __HAL_HCD_DISABLE(__HANDLE__)                  (void)USB_DisableGlobalInt ((__HANDLE__)->Instance)
+
+#define __HAL_HCD_GET_FLAG(__HANDLE__, __INTERRUPT__)      ((USB_ReadInterrupts((__HANDLE__)->Instance)\
+                                                             & (__INTERRUPT__)) == (__INTERRUPT__))
+#define __HAL_HCD_CLEAR_FLAG(__HANDLE__, __INTERRUPT__)    (((__HANDLE__)->Instance->ISTR) &= ~(__INTERRUPT__))
+#define __HAL_HCD_IS_INVALID_INTERRUPT(__HANDLE__)         (USB_ReadInterrupts((__HANDLE__)->Instance) == 0U)
+
+#define __HAL_HCD_GET_CHNUM(__HANDLE__)                    (((__HANDLE__)->Instance->ISTR) & USB_ISTR_IDN)
+#define __HAL_HCD_GET_CHDIR(__HANDLE__)                    (((__HANDLE__)->Instance->ISTR) & USB_ISTR_DIR)
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup HCD_Exported_Functions HCD Exported Functions
+  * @{
+  */
+
+/** @defgroup HCD_Exported_Functions_Group1 Initialization and de-initialization functions
+  * @{
+  */
+HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd);
+HAL_StatusTypeDef HAL_HCD_DeInit(HCD_HandleTypeDef *hhcd);
+HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num,
+                                  uint8_t epnum, uint8_t dev_address,
+                                  uint8_t speed, uint8_t ep_type, uint16_t mps);
+
+HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num);
+HAL_StatusTypeDef HAL_HCD_HC_Close(HCD_HandleTypeDef *hhcd, uint8_t ch_num);
+void              HAL_HCD_MspInit(HCD_HandleTypeDef *hhcd);
+void              HAL_HCD_MspDeInit(HCD_HandleTypeDef *hhcd);
+
+#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
+/** @defgroup HAL_HCD_Callback_ID_enumeration_definition HAL USB OTG HCD Callback ID enumeration definition
+  * @brief  HAL USB OTG HCD Callback ID enumeration definition
+  * @{
+  */
+typedef enum
+{
+  HAL_HCD_SOF_CB_ID            = 0x01,       /*!< USB HCD SOF callback ID           */
+  HAL_HCD_CONNECT_CB_ID        = 0x02,       /*!< USB HCD Connect callback ID       */
+  HAL_HCD_DISCONNECT_CB_ID     = 0x03,       /*!< USB HCD Disconnect callback ID    */
+  HAL_HCD_PORT_ENABLED_CB_ID   = 0x04,       /*!< USB HCD Port Enable callback ID   */
+  HAL_HCD_PORT_DISABLED_CB_ID  = 0x05,       /*!< USB HCD Port Disable callback ID  */
+
+  HAL_HCD_MSPINIT_CB_ID        = 0x06,       /*!< USB HCD MspInit callback ID       */
+  HAL_HCD_MSPDEINIT_CB_ID      = 0x07        /*!< USB HCD MspDeInit callback ID     */
+
+} HAL_HCD_CallbackIDTypeDef;
+/**
+  * @}
+  */
+
+/** @defgroup HAL_HCD_Callback_pointer_definition HAL USB OTG HCD Callback pointer definition
+  * @brief  HAL USB OTG HCD Callback pointer definition
+  * @{
+  */
+
+typedef void (*pHCD_CallbackTypeDef)(HCD_HandleTypeDef *hhcd);                   /*!< pointer to a common USB OTG HCD callback function  */
+typedef void (*pHCD_HC_NotifyURBChangeCallbackTypeDef)(HCD_HandleTypeDef *hhcd,
+                                                       uint8_t epnum,
+                                                       HCD_URBStateTypeDef urb_state);   /*!< pointer to USB OTG HCD host channel  callback */
+/**
+  * @}
+  */
+
+HAL_StatusTypeDef HAL_HCD_RegisterCallback(HCD_HandleTypeDef *hhcd,
+                                           HAL_HCD_CallbackIDTypeDef CallbackID,
+                                           pHCD_CallbackTypeDef pCallback);
+
+HAL_StatusTypeDef HAL_HCD_UnRegisterCallback(HCD_HandleTypeDef *hhcd,
+                                             HAL_HCD_CallbackIDTypeDef CallbackID);
+
+HAL_StatusTypeDef HAL_HCD_RegisterHC_NotifyURBChangeCallback(HCD_HandleTypeDef *hhcd,
+                                                             pHCD_HC_NotifyURBChangeCallbackTypeDef pCallback);
+
+HAL_StatusTypeDef HAL_HCD_UnRegisterHC_NotifyURBChangeCallback(HCD_HandleTypeDef *hhcd);
+#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/* I/O operation functions  ***************************************************/
+/** @addtogroup HCD_Exported_Functions_Group2 Input and Output operation functions
+  * @{
+  */
+HAL_StatusTypeDef HAL_HCD_HC_SubmitRequest(HCD_HandleTypeDef *hhcd, uint8_t ch_num,
+                                           uint8_t direction, uint8_t ep_type,
+                                           uint8_t token, uint8_t *pbuff,
+                                           uint16_t length, uint8_t do_ping);
+
+/* Non-Blocking mode: Interrupt */
+void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd);
+void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd);
+void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd);
+void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd);
+void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd);
+void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd);
+void HAL_HCD_SuspendCallback(HCD_HandleTypeDef *hhcd);
+void HAL_HCD_ResumeCallback(HCD_HandleTypeDef *hhcd);
+void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum,
+                                         HCD_URBStateTypeDef urb_state);
+/**
+  * @}
+  */
+
+/* Peripheral Control functions  **********************************************/
+/** @addtogroup HCD_Exported_Functions_Group3 Peripheral Control functions
+  * @{
+  */
+HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd);
+HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd);
+HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd);
+HAL_StatusTypeDef HAL_HCD_Suspend(HCD_HandleTypeDef *hhcd);
+HAL_StatusTypeDef HAL_HCD_Resume(HCD_HandleTypeDef *hhcd);
+HAL_StatusTypeDef HAL_HCD_ResumePort(HCD_HandleTypeDef *hhcd);
+/**
+  * @}
+  */
+
+/* Peripheral State functions  ************************************************/
+/** @addtogroup HCD_Exported_Functions_Group4 Peripheral State functions
+  * @{
+  */
+HCD_StateTypeDef        HAL_HCD_GetState(HCD_HandleTypeDef *hhcd);
+HCD_URBStateTypeDef     HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum);
+HCD_HCStateTypeDef      HAL_HCD_HC_GetState(HCD_HandleTypeDef *hhcd, uint8_t chnum);
+uint32_t                HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum);
+uint32_t                HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd);
+uint32_t                HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd);
+
+/* PMA Allocation functions  **********************************************/
+/** @addtogroup PMA Allocation
+  * @{
+  */
+HAL_StatusTypeDef  HAL_HCD_PMAlloc(HCD_HandleTypeDef *hhcd, uint8_t  pipe,
+                                   uint16_t pipe_kind,  uint16_t mps);
+
+HAL_StatusTypeDef  HAL_HCD_PMADeAlloc(HCD_HandleTypeDef *hhcd, uint8_t  pipe);
+HAL_StatusTypeDef  HAL_HCD_PMAReset(HCD_HandleTypeDef *hhcd);
+
+/**
+  * @}
+  */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup HCD_Private_Macros HCD Private Macros
+  * @{
+  */
+/** @defgroup HCD_LOGICAL_CHANNEL HCD Logical Channel
+  * @{
+  */
+#define HCD_LOGICAL_CH_NOT_OPENED             0xFFU
+#define HCD_FREE_CH_NOT_FOUND                 0xFFU
+/**
+  * @}
+  */
+
+/** @defgroup HCD_ENDP_Kind HCD Endpoint Kind
+  * @{
+  */
+#define HCD_SNG_BUF                            0U
+#define HCD_DBL_BUF                            1U
+/**
+  * @}
+  */
+
+/* Set Channel */
+#define HCD_SET_CHANNEL                        USB_DRD_SET_CHEP
+
+/* Get Channel Register */
+#define HCD_GET_CHANNEL                        USB_DRD_GET_CHEP
+
+
+/**
+  * @brief free buffer used from the application realizing it to the line
+  *         toggles bit SW_BUF in the double buffered endpoint register
+  * @param USBx USB device.
+  * @param   bChNum, bDir
+  * @retval None
+  */
+#define HCD_FreeUserBuffer                     USB_DRD_FreeUserBuffer
+
+/**
+  * @brief Set the Setup bit in the corresponding channel, when a Setup
+     transaction is needed.
+  * @param USBx USB device.
+  * @param   bChNum
+  * @retval None
+  */
+#define HAC_SET_CH_TX_SETUP                    USB_DRD_CHEP_TX_SETUP
+
+/**
+  * @brief  sets the status for tx transfer (bits STAT_TX[1:0]).
+  * @param  USBx USB peripheral instance register address.
+  * @param  bChNum Endpoint Number.
+  * @param  wState new state
+  * @retval None
+  */
+#define HCD_SET_CH_TX_STATUS                   USB_DRD_SET_CHEP_TX_STATUS
+
+/**
+  * @brief  sets the status for rx transfer (bits STAT_TX[1:0])
+  * @param  USBx USB peripheral instance register address.
+  * @param  bChNum Endpoint Number.
+  * @param  wState new state
+  * @retval None
+  */
+#define HCD_SET_CH_RX_STATUS                   USB_DRD_SET_CHEP_RX_STATUS
+/**
+  * @brief  gets the status for tx/rx transfer (bits STAT_TX[1:0]
+  *         /STAT_RX[1:0])
+  * @param  USBx USB peripheral instance register address.
+  * @param  bChNum Endpoint Number.
+  * @retval status
+  */
+#define HCD_GET_CH_TX_STATUS                   USB_DRD_GET_CHEP_TX_STATUS
+#define HCD_GET_CH_RX_STATUS                   USB_DRD_GET_CHEP_RX_STATUS
+/**
+  * @brief  Sets/clears directly EP_KIND bit in the endpoint register.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bChNum Endpoint Number.
+  * @retval None
+  */
+#define HCD_SET_CH_DBUF                        USB_DRD_SET_CH_KIND
+
+/**
+  * @brief  Clears bit ERR_RX in the Channel register
+  * @param  USBx USB peripheral instance register address.
+  * @param  bChNum Endpoint Number.
+  * @retval None
+  */
+#define HCD_CLEAR_RX_CH_ERR                    USB_DRD_CLEAR_CHEP_RX_ERR
+
+/**
+  * @brief  Clears bit ERR_TX in the Channel register
+  * @param  USBx USB peripheral instance register address.
+  * @param  bChNum Endpoint Number.
+  * @retval None
+  */
+#define HCD_CLEAR_TX_CH_ERR                    USB_DRD_CLEAR_CHEP_TX_ERR
+/**
+  * @brief  Clears bit CTR_RX / CTR_TX in the endpoint register.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bChNum Endpoint Number.
+  * @retval None
+  */
+#define HCD_CLEAR_RX_CH_CTR                    USB_DRD_CLEAR_RX_CHEP_CTR
+#define HCD_CLEAR_TX_CH_CTR                    USB_DRD_CLEAR_TX_CHEP_CTR
+
+/**
+  * @brief  Toggles DTOG_RX / DTOG_TX bit in the endpoint register.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bChNum Endpoint Number.
+  * @retval None
+  */
+#define HCD_RX_DTOG                            USB_DRD_RX_DTOG
+#define HCD_TX_DTOG                            USB_DRD_TX_DTOG
+/**
+  * @brief  Clears DTOG_RX / DTOG_TX bit in the endpoint register.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bChNum Endpoint Number.
+  * @retval None
+  */
+#define HCD_CLEAR_RX_DTOG                      USB_DRD_CLEAR_RX_DTOG
+#define HCD_CLEAR_TX_DTOG                      USB_DRD_CLEAR_TX_DTOG
+
+/**
+  * @brief  sets counter for the tx/rx buffer.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bChNum Endpoint Number.
+  * @param  wCount Counter value.
+  * @retval None
+  */
+#define HCD_SET_CH_TX_CNT                      USB_DRD_SET_CHEP_TX_CNT
+#define HCD_SET_CH_RX_CNT                      USB_DRD_SET_CHEP_RX_CNT
+
+/**
+  * @brief  gets counter of the tx buffer.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bChNum channel Number.
+  * @retval Counter value
+  */
+#define HCD_GET_CH_TX_CNT                      USB_DRD_GET_CHEP_TX_CNT
+
+/**
+  * @brief  gets counter of the rx buffer.
+  * @param  Instance USB peripheral instance register address.
+  * @param  bChNum channel Number.
+  * @retval Counter value
+  */
+__STATIC_INLINE uint16_t HCD_GET_CH_RX_CNT(HCD_TypeDef *Instance, uint16_t bChNum)
+{
+  UNUSED(Instance);
+  __IO uint32_t count = 10U;
+
+  /* WA: few cycles for RX PMA descriptor to update */
+  while (count > 0U)
+  {
+    count--;
+  }
+
+  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bChNum));
+}
+
+/**
+  * @brief  Gets buffer 0/1 address of a double buffer endpoint.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bChNum Endpoint Number.
+  * @param  bDir endpoint dir  EP_DBUF_OUT = OUT
+  *         EP_DBUF_IN  = IN
+  * @param  wCount: Counter value
+  * @retval None
+  */
+#define HCD_SET_CH_DBUF0_CNT                   USB_DRD_SET_CHEP_DBUF0_CNT
+#define HCD_SET_CH_DBUF1_CNT                   USB_DRD_SET_CHEP_DBUF1_CNT
+#define HCD_SET_CH_DBUF_CNT                    USB_DRD_SET_CHEP_DBUF_CNT
+
+
+/**
+  * @brief  gets counter of the rx buffer0.
+  * @param  Instance USB peripheral instance register address.
+  * @param  bChNum channel Number.
+  * @retval Counter value
+  */
+__STATIC_INLINE uint16_t HCD_GET_CH_DBUF0_CNT(HCD_TypeDef *Instance, uint16_t bChNum)
+{
+  UNUSED(Instance);
+  __IO uint32_t count = 10U;
+
+  /* WA: few cycles for RX PMA descriptor to update */
+  while (count > 0U)
+  {
+    count--;
+  }
+
+  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bChNum));
+}
+
+/**
+  * @brief  gets counter of the rx buffer1.
+  * @param  Instance USB peripheral instance register address.
+  * @param  bChNum channel Number.
+  * @retval Counter value
+  */
+__STATIC_INLINE uint16_t HCD_GET_CH_DBUF1_CNT(HCD_TypeDef *Instance, uint16_t bChNum)
+{
+  UNUSED(Instance);
+  __IO uint32_t count = 10U;
+
+  /* WA: few cycles for RX PMA descriptor to update */
+  while (count > 0U)
+  {
+    count--;
+  }
+
+  return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bChNum));
+}
+
+/**
+  * @}
+  */
+/* Private functions prototypes ----------------------------------------------*/
+
+/**
+  * @}
+  */
+/**
+  * @}
+  */
+#endif /* defined (USB_DRD_FS) */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_HCD_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h
new file mode 100644
index 0000000..70394b7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h
@@ -0,0 +1,838 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_i2c.h
+  * @author  MCD Application Team
+  * @brief   Header file of I2C HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_I2C_H
+#define STM32G0xx_HAL_I2C_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup I2C
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup I2C_Exported_Types I2C Exported Types
+  * @{
+  */
+
+/** @defgroup I2C_Configuration_Structure_definition I2C Configuration Structure definition
+  * @brief  I2C Configuration Structure definition
+  * @{
+  */
+typedef struct
+{
+  uint32_t Timing;              /*!< Specifies the I2C_TIMINGR_register value.
+                                     This parameter calculated by referring to I2C initialization section
+                                     in Reference manual */
+
+  uint32_t OwnAddress1;         /*!< Specifies the first device own address.
+                                     This parameter can be a 7-bit or 10-bit address. */
+
+  uint32_t AddressingMode;      /*!< Specifies if 7-bit or 10-bit addressing mode is selected.
+                                     This parameter can be a value of @ref I2C_ADDRESSING_MODE */
+
+  uint32_t DualAddressMode;     /*!< Specifies if dual addressing mode is selected.
+                                     This parameter can be a value of @ref I2C_DUAL_ADDRESSING_MODE */
+
+  uint32_t OwnAddress2;         /*!< Specifies the second device own address if dual addressing mode is selected
+                                     This parameter can be a 7-bit address. */
+
+  uint32_t OwnAddress2Masks;    /*!< Specifies the acknowledge mask address second device own address if dual addressing
+                                     mode is selected.
+                                     This parameter can be a value of @ref I2C_OWN_ADDRESS2_MASKS */
+
+  uint32_t GeneralCallMode;     /*!< Specifies if general call mode is selected.
+                                     This parameter can be a value of @ref I2C_GENERAL_CALL_ADDRESSING_MODE */
+
+  uint32_t NoStretchMode;       /*!< Specifies if nostretch mode is selected.
+                                     This parameter can be a value of @ref I2C_NOSTRETCH_MODE */
+
+} I2C_InitTypeDef;
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_state_structure_definition HAL state structure definition
+  * @brief  HAL State structure definition
+  * @note  HAL I2C State value coding follow below described bitmap :\n
+  *          b7-b6  Error information\n
+  *             00 : No Error\n
+  *             01 : Abort (Abort user request on going)\n
+  *             10 : Timeout\n
+  *             11 : Error\n
+  *          b5     Peripheral initialization status\n
+  *             0  : Reset (peripheral not initialized)\n
+  *             1  : Init done (peripheral initialized and ready to use. HAL I2C Init function called)\n
+  *          b4     (not used)\n
+  *             x  : Should be set to 0\n
+  *          b3\n
+  *             0  : Ready or Busy (No Listen mode ongoing)\n
+  *             1  : Listen (peripheral in Address Listen Mode)\n
+  *          b2     Intrinsic process state\n
+  *             0  : Ready\n
+  *             1  : Busy (peripheral busy with some configuration or internal operations)\n
+  *          b1     Rx state\n
+  *             0  : Ready (no Rx operation ongoing)\n
+  *             1  : Busy (Rx operation ongoing)\n
+  *          b0     Tx state\n
+  *             0  : Ready (no Tx operation ongoing)\n
+  *             1  : Busy (Tx operation ongoing)
+  * @{
+  */
+typedef enum
+{
+  HAL_I2C_STATE_RESET             = 0x00U,   /*!< Peripheral is not yet Initialized         */
+  HAL_I2C_STATE_READY             = 0x20U,   /*!< Peripheral Initialized and ready for use  */
+  HAL_I2C_STATE_BUSY              = 0x24U,   /*!< An internal process is ongoing            */
+  HAL_I2C_STATE_BUSY_TX           = 0x21U,   /*!< Data Transmission process is ongoing      */
+  HAL_I2C_STATE_BUSY_RX           = 0x22U,   /*!< Data Reception process is ongoing         */
+  HAL_I2C_STATE_LISTEN            = 0x28U,   /*!< Address Listen Mode is ongoing            */
+  HAL_I2C_STATE_BUSY_TX_LISTEN    = 0x29U,   /*!< Address Listen Mode and Data Transmission
+                                                 process is ongoing                         */
+  HAL_I2C_STATE_BUSY_RX_LISTEN    = 0x2AU,   /*!< Address Listen Mode and Data Reception
+                                                 process is ongoing                         */
+  HAL_I2C_STATE_ABORT             = 0x60U,   /*!< Abort user request ongoing                */
+  HAL_I2C_STATE_TIMEOUT           = 0xA0U,   /*!< Timeout state                             */
+  HAL_I2C_STATE_ERROR             = 0xE0U    /*!< Error                                     */
+
+} HAL_I2C_StateTypeDef;
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_mode_structure_definition HAL mode structure definition
+  * @brief  HAL Mode structure definition
+  * @note  HAL I2C Mode value coding follow below described bitmap :\n
+  *          b7     (not used)\n
+  *             x  : Should be set to 0\n
+  *          b6\n
+  *             0  : None\n
+  *             1  : Memory (HAL I2C communication is in Memory Mode)\n
+  *          b5\n
+  *             0  : None\n
+  *             1  : Slave (HAL I2C communication is in Slave Mode)\n
+  *          b4\n
+  *             0  : None\n
+  *             1  : Master (HAL I2C communication is in Master Mode)\n
+  *          b3-b2-b1-b0  (not used)\n
+  *             xxxx : Should be set to 0000
+  * @{
+  */
+typedef enum
+{
+  HAL_I2C_MODE_NONE               = 0x00U,   /*!< No I2C communication on going             */
+  HAL_I2C_MODE_MASTER             = 0x10U,   /*!< I2C communication is in Master Mode       */
+  HAL_I2C_MODE_SLAVE              = 0x20U,   /*!< I2C communication is in Slave Mode        */
+  HAL_I2C_MODE_MEM                = 0x40U    /*!< I2C communication is in Memory Mode       */
+
+} HAL_I2C_ModeTypeDef;
+
+/**
+  * @}
+  */
+
+/** @defgroup I2C_Error_Code_definition I2C Error Code definition
+  * @brief  I2C Error Code definition
+  * @{
+  */
+#define HAL_I2C_ERROR_NONE      (0x00000000U)    /*!< No error              */
+#define HAL_I2C_ERROR_BERR      (0x00000001U)    /*!< BERR error            */
+#define HAL_I2C_ERROR_ARLO      (0x00000002U)    /*!< ARLO error            */
+#define HAL_I2C_ERROR_AF        (0x00000004U)    /*!< ACKF error            */
+#define HAL_I2C_ERROR_OVR       (0x00000008U)    /*!< OVR error             */
+#define HAL_I2C_ERROR_DMA       (0x00000010U)    /*!< DMA transfer error    */
+#define HAL_I2C_ERROR_TIMEOUT   (0x00000020U)    /*!< Timeout error         */
+#define HAL_I2C_ERROR_SIZE      (0x00000040U)    /*!< Size Management error */
+#define HAL_I2C_ERROR_DMA_PARAM (0x00000080U)    /*!< DMA Parameter Error   */
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+#define HAL_I2C_ERROR_INVALID_CALLBACK  (0x00000100U)    /*!< Invalid Callback error */
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+#define HAL_I2C_ERROR_INVALID_PARAM     (0x00000200U)    /*!< Invalid Parameters error  */
+/**
+  * @}
+  */
+
+/** @defgroup I2C_handle_Structure_definition I2C handle Structure definition
+  * @brief  I2C handle Structure definition
+  * @{
+  */
+typedef struct __I2C_HandleTypeDef
+{
+  I2C_TypeDef                *Instance;      /*!< I2C registers base address                */
+
+  I2C_InitTypeDef            Init;           /*!< I2C communication parameters              */
+
+  uint8_t                    *pBuffPtr;      /*!< Pointer to I2C transfer buffer            */
+
+  uint16_t                   XferSize;       /*!< I2C transfer size                         */
+
+  __IO uint16_t              XferCount;      /*!< I2C transfer counter                      */
+
+  __IO uint32_t              XferOptions;    /*!< I2C sequantial transfer options, this parameter can
+                                                  be a value of @ref I2C_XFEROPTIONS */
+
+  __IO uint32_t              PreviousState;  /*!< I2C communication Previous state          */
+
+  HAL_StatusTypeDef(*XferISR)(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources);
+  /*!< I2C transfer IRQ handler function pointer */
+
+  DMA_HandleTypeDef          *hdmatx;        /*!< I2C Tx DMA handle parameters              */
+
+  DMA_HandleTypeDef          *hdmarx;        /*!< I2C Rx DMA handle parameters              */
+
+  HAL_LockTypeDef            Lock;           /*!< I2C locking object                        */
+
+  __IO HAL_I2C_StateTypeDef  State;          /*!< I2C communication state                   */
+
+  __IO HAL_I2C_ModeTypeDef   Mode;           /*!< I2C communication mode                    */
+
+  __IO uint32_t              ErrorCode;      /*!< I2C Error code                            */
+
+  __IO uint32_t              AddrEventCount; /*!< I2C Address Event counter                 */
+
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+  void (* MasterTxCpltCallback)(struct __I2C_HandleTypeDef *hi2c);
+  /*!< I2C Master Tx Transfer completed callback */
+  void (* MasterRxCpltCallback)(struct __I2C_HandleTypeDef *hi2c);
+  /*!< I2C Master Rx Transfer completed callback */
+  void (* SlaveTxCpltCallback)(struct __I2C_HandleTypeDef *hi2c);
+  /*!< I2C Slave Tx Transfer completed callback  */
+  void (* SlaveRxCpltCallback)(struct __I2C_HandleTypeDef *hi2c);
+  /*!< I2C Slave Rx Transfer completed callback  */
+  void (* ListenCpltCallback)(struct __I2C_HandleTypeDef *hi2c);
+  /*!< I2C Listen Complete callback              */
+  void (* MemTxCpltCallback)(struct __I2C_HandleTypeDef *hi2c);
+  /*!< I2C Memory Tx Transfer completed callback */
+  void (* MemRxCpltCallback)(struct __I2C_HandleTypeDef *hi2c);
+  /*!< I2C Memory Rx Transfer completed callback */
+  void (* ErrorCallback)(struct __I2C_HandleTypeDef *hi2c);
+  /*!< I2C Error callback                        */
+  void (* AbortCpltCallback)(struct __I2C_HandleTypeDef *hi2c);
+  /*!< I2C Abort callback                        */
+
+  void (* AddrCallback)(struct __I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode);
+  /*!< I2C Slave Address Match callback */
+
+  void (* MspInitCallback)(struct __I2C_HandleTypeDef *hi2c);
+  /*!< I2C Msp Init callback                     */
+  void (* MspDeInitCallback)(struct __I2C_HandleTypeDef *hi2c);
+  /*!< I2C Msp DeInit callback                   */
+
+#endif  /* USE_HAL_I2C_REGISTER_CALLBACKS */
+} I2C_HandleTypeDef;
+
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  HAL I2C Callback ID enumeration definition
+  */
+typedef enum
+{
+  HAL_I2C_MASTER_TX_COMPLETE_CB_ID      = 0x00U,    /*!< I2C Master Tx Transfer completed callback ID  */
+  HAL_I2C_MASTER_RX_COMPLETE_CB_ID      = 0x01U,    /*!< I2C Master Rx Transfer completed callback ID  */
+  HAL_I2C_SLAVE_TX_COMPLETE_CB_ID       = 0x02U,    /*!< I2C Slave Tx Transfer completed callback ID   */
+  HAL_I2C_SLAVE_RX_COMPLETE_CB_ID       = 0x03U,    /*!< I2C Slave Rx Transfer completed callback ID   */
+  HAL_I2C_LISTEN_COMPLETE_CB_ID         = 0x04U,    /*!< I2C Listen Complete callback ID               */
+  HAL_I2C_MEM_TX_COMPLETE_CB_ID         = 0x05U,    /*!< I2C Memory Tx Transfer callback ID            */
+  HAL_I2C_MEM_RX_COMPLETE_CB_ID         = 0x06U,    /*!< I2C Memory Rx Transfer completed callback ID  */
+  HAL_I2C_ERROR_CB_ID                   = 0x07U,    /*!< I2C Error callback ID                         */
+  HAL_I2C_ABORT_CB_ID                   = 0x08U,    /*!< I2C Abort callback ID                         */
+
+  HAL_I2C_MSPINIT_CB_ID                 = 0x09U,    /*!< I2C Msp Init callback ID                      */
+  HAL_I2C_MSPDEINIT_CB_ID               = 0x0AU     /*!< I2C Msp DeInit callback ID                    */
+
+} HAL_I2C_CallbackIDTypeDef;
+
+/**
+  * @brief  HAL I2C Callback pointer definition
+  */
+typedef  void (*pI2C_CallbackTypeDef)(I2C_HandleTypeDef *hi2c);
+/*!< pointer to an I2C callback function */
+typedef  void (*pI2C_AddrCallbackTypeDef)(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection,
+                                             uint16_t AddrMatchCode);
+/*!< pointer to an I2C Address Match callback function */
+
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/* Exported constants --------------------------------------------------------*/
+
+/** @defgroup I2C_Exported_Constants I2C Exported Constants
+  * @{
+  */
+
+/** @defgroup I2C_XFEROPTIONS  I2C Sequential Transfer Options
+  * @{
+  */
+#define I2C_FIRST_FRAME                 ((uint32_t)I2C_SOFTEND_MODE)
+#define I2C_FIRST_AND_NEXT_FRAME        ((uint32_t)(I2C_RELOAD_MODE | I2C_SOFTEND_MODE))
+#define I2C_NEXT_FRAME                  ((uint32_t)(I2C_RELOAD_MODE | I2C_SOFTEND_MODE))
+#define I2C_FIRST_AND_LAST_FRAME        ((uint32_t)I2C_AUTOEND_MODE)
+#define I2C_LAST_FRAME                  ((uint32_t)I2C_AUTOEND_MODE)
+#define I2C_LAST_FRAME_NO_STOP          ((uint32_t)I2C_SOFTEND_MODE)
+
+/* List of XferOptions in usage of :
+ * 1- Restart condition in all use cases (direction change or not)
+ */
+#define  I2C_OTHER_FRAME                (0x000000AAU)
+#define  I2C_OTHER_AND_LAST_FRAME       (0x0000AA00U)
+/**
+  * @}
+  */
+
+/** @defgroup I2C_ADDRESSING_MODE I2C Addressing Mode
+  * @{
+  */
+#define I2C_ADDRESSINGMODE_7BIT         (0x00000001U)
+#define I2C_ADDRESSINGMODE_10BIT        (0x00000002U)
+/**
+  * @}
+  */
+
+/** @defgroup I2C_DUAL_ADDRESSING_MODE I2C Dual Addressing Mode
+  * @{
+  */
+#define I2C_DUALADDRESS_DISABLE         (0x00000000U)
+#define I2C_DUALADDRESS_ENABLE          I2C_OAR2_OA2EN
+/**
+  * @}
+  */
+
+/** @defgroup I2C_OWN_ADDRESS2_MASKS I2C Own Address2 Masks
+  * @{
+  */
+#define I2C_OA2_NOMASK                  ((uint8_t)0x00U)
+#define I2C_OA2_MASK01                  ((uint8_t)0x01U)
+#define I2C_OA2_MASK02                  ((uint8_t)0x02U)
+#define I2C_OA2_MASK03                  ((uint8_t)0x03U)
+#define I2C_OA2_MASK04                  ((uint8_t)0x04U)
+#define I2C_OA2_MASK05                  ((uint8_t)0x05U)
+#define I2C_OA2_MASK06                  ((uint8_t)0x06U)
+#define I2C_OA2_MASK07                  ((uint8_t)0x07U)
+/**
+  * @}
+  */
+
+/** @defgroup I2C_GENERAL_CALL_ADDRESSING_MODE I2C General Call Addressing Mode
+  * @{
+  */
+#define I2C_GENERALCALL_DISABLE         (0x00000000U)
+#define I2C_GENERALCALL_ENABLE          I2C_CR1_GCEN
+/**
+  * @}
+  */
+
+/** @defgroup I2C_NOSTRETCH_MODE I2C No-Stretch Mode
+  * @{
+  */
+#define I2C_NOSTRETCH_DISABLE           (0x00000000U)
+#define I2C_NOSTRETCH_ENABLE            I2C_CR1_NOSTRETCH
+/**
+  * @}
+  */
+
+/** @defgroup I2C_MEMORY_ADDRESS_SIZE I2C Memory Address Size
+  * @{
+  */
+#define I2C_MEMADD_SIZE_8BIT            (0x00000001U)
+#define I2C_MEMADD_SIZE_16BIT           (0x00000002U)
+/**
+  * @}
+  */
+
+/** @defgroup I2C_XFERDIRECTION I2C Transfer Direction Master Point of View
+  * @{
+  */
+#define I2C_DIRECTION_TRANSMIT          (0x00000000U)
+#define I2C_DIRECTION_RECEIVE           (0x00000001U)
+/**
+  * @}
+  */
+
+/** @defgroup I2C_RELOAD_END_MODE I2C Reload End Mode
+  * @{
+  */
+#define  I2C_RELOAD_MODE                I2C_CR2_RELOAD
+#define  I2C_AUTOEND_MODE               I2C_CR2_AUTOEND
+#define  I2C_SOFTEND_MODE               (0x00000000U)
+/**
+  * @}
+  */
+
+/** @defgroup I2C_START_STOP_MODE I2C Start or Stop Mode
+  * @{
+  */
+#define  I2C_NO_STARTSTOP               (0x00000000U)
+#define  I2C_GENERATE_STOP              (uint32_t)(0x80000000U | I2C_CR2_STOP)
+#define  I2C_GENERATE_START_READ        (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN)
+#define  I2C_GENERATE_START_WRITE       (uint32_t)(0x80000000U | I2C_CR2_START)
+/**
+  * @}
+  */
+
+/** @defgroup I2C_Interrupt_configuration_definition I2C Interrupt configuration definition
+  * @brief I2C Interrupt definition
+  *        Elements values convention: 0xXXXXXXXX
+  *           - XXXXXXXX  : Interrupt control mask
+  * @{
+  */
+#define I2C_IT_ERRI                     I2C_CR1_ERRIE
+#define I2C_IT_TCI                      I2C_CR1_TCIE
+#define I2C_IT_STOPI                    I2C_CR1_STOPIE
+#define I2C_IT_NACKI                    I2C_CR1_NACKIE
+#define I2C_IT_ADDRI                    I2C_CR1_ADDRIE
+#define I2C_IT_RXI                      I2C_CR1_RXIE
+#define I2C_IT_TXI                      I2C_CR1_TXIE
+/**
+  * @}
+  */
+
+/** @defgroup I2C_Flag_definition I2C Flag definition
+  * @{
+  */
+#define I2C_FLAG_TXE                    I2C_ISR_TXE
+#define I2C_FLAG_TXIS                   I2C_ISR_TXIS
+#define I2C_FLAG_RXNE                   I2C_ISR_RXNE
+#define I2C_FLAG_ADDR                   I2C_ISR_ADDR
+#define I2C_FLAG_AF                     I2C_ISR_NACKF
+#define I2C_FLAG_STOPF                  I2C_ISR_STOPF
+#define I2C_FLAG_TC                     I2C_ISR_TC
+#define I2C_FLAG_TCR                    I2C_ISR_TCR
+#define I2C_FLAG_BERR                   I2C_ISR_BERR
+#define I2C_FLAG_ARLO                   I2C_ISR_ARLO
+#define I2C_FLAG_OVR                    I2C_ISR_OVR
+#define I2C_FLAG_PECERR                 I2C_ISR_PECERR
+#define I2C_FLAG_TIMEOUT                I2C_ISR_TIMEOUT
+#define I2C_FLAG_ALERT                  I2C_ISR_ALERT
+#define I2C_FLAG_BUSY                   I2C_ISR_BUSY
+#define I2C_FLAG_DIR                    I2C_ISR_DIR
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+
+/** @defgroup I2C_Exported_Macros I2C Exported Macros
+  * @{
+  */
+
+/** @brief Reset I2C handle state.
+  * @param  __HANDLE__ specifies the I2C Handle.
+  * @retval None
+  */
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+#define __HAL_I2C_RESET_HANDLE_STATE(__HANDLE__)                do{                                             \
+                                                                    (__HANDLE__)->State = HAL_I2C_STATE_RESET;  \
+                                                                    (__HANDLE__)->MspInitCallback = NULL;       \
+                                                                    (__HANDLE__)->MspDeInitCallback = NULL;     \
+                                                                  } while(0)
+#else
+#define __HAL_I2C_RESET_HANDLE_STATE(__HANDLE__)                ((__HANDLE__)->State = HAL_I2C_STATE_RESET)
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+
+/** @brief  Enable the specified I2C interrupt.
+  * @param  __HANDLE__ specifies the I2C Handle.
+  * @param  __INTERRUPT__ specifies the interrupt source to enable.
+  *        This parameter can be one of the following values:
+  *            @arg @ref I2C_IT_ERRI  Errors interrupt enable
+  *            @arg @ref I2C_IT_TCI   Transfer complete interrupt enable
+  *            @arg @ref I2C_IT_STOPI STOP detection interrupt enable
+  *            @arg @ref I2C_IT_NACKI NACK received interrupt enable
+  *            @arg @ref I2C_IT_ADDRI Address match interrupt enable
+  *            @arg @ref I2C_IT_RXI   RX interrupt enable
+  *            @arg @ref I2C_IT_TXI   TX interrupt enable
+  *
+  * @retval None
+  */
+#define __HAL_I2C_ENABLE_IT(__HANDLE__, __INTERRUPT__)          ((__HANDLE__)->Instance->CR1 |= (__INTERRUPT__))
+
+/** @brief  Disable the specified I2C interrupt.
+  * @param  __HANDLE__ specifies the I2C Handle.
+  * @param  __INTERRUPT__ specifies the interrupt source to disable.
+  *        This parameter can be one of the following values:
+  *            @arg @ref I2C_IT_ERRI  Errors interrupt enable
+  *            @arg @ref I2C_IT_TCI   Transfer complete interrupt enable
+  *            @arg @ref I2C_IT_STOPI STOP detection interrupt enable
+  *            @arg @ref I2C_IT_NACKI NACK received interrupt enable
+  *            @arg @ref I2C_IT_ADDRI Address match interrupt enable
+  *            @arg @ref I2C_IT_RXI   RX interrupt enable
+  *            @arg @ref I2C_IT_TXI   TX interrupt enable
+  *
+  * @retval None
+  */
+#define __HAL_I2C_DISABLE_IT(__HANDLE__, __INTERRUPT__)         ((__HANDLE__)->Instance->CR1 &= (~(__INTERRUPT__)))
+
+/** @brief  Check whether the specified I2C interrupt source is enabled or not.
+  * @param  __HANDLE__ specifies the I2C Handle.
+  * @param  __INTERRUPT__ specifies the I2C interrupt source to check.
+  *          This parameter can be one of the following values:
+  *            @arg @ref I2C_IT_ERRI  Errors interrupt enable
+  *            @arg @ref I2C_IT_TCI   Transfer complete interrupt enable
+  *            @arg @ref I2C_IT_STOPI STOP detection interrupt enable
+  *            @arg @ref I2C_IT_NACKI NACK received interrupt enable
+  *            @arg @ref I2C_IT_ADDRI Address match interrupt enable
+  *            @arg @ref I2C_IT_RXI   RX interrupt enable
+  *            @arg @ref I2C_IT_TXI   TX interrupt enable
+  *
+  * @retval The new state of __INTERRUPT__ (SET or RESET).
+  */
+#define __HAL_I2C_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)      ((((__HANDLE__)->Instance->CR1 & \
+                                                                   (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
+
+/** @brief  Check whether the specified I2C flag is set or not.
+  * @param  __HANDLE__ specifies the I2C Handle.
+  * @param  __FLAG__ specifies the flag to check.
+  *        This parameter can be one of the following values:
+  *            @arg @ref I2C_FLAG_TXE     Transmit data register empty
+  *            @arg @ref I2C_FLAG_TXIS    Transmit interrupt status
+  *            @arg @ref I2C_FLAG_RXNE    Receive data register not empty
+  *            @arg @ref I2C_FLAG_ADDR    Address matched (slave mode)
+  *            @arg @ref I2C_FLAG_AF      Acknowledge failure received flag
+  *            @arg @ref I2C_FLAG_STOPF   STOP detection flag
+  *            @arg @ref I2C_FLAG_TC      Transfer complete (master mode)
+  *            @arg @ref I2C_FLAG_TCR     Transfer complete reload
+  *            @arg @ref I2C_FLAG_BERR    Bus error
+  *            @arg @ref I2C_FLAG_ARLO    Arbitration lost
+  *            @arg @ref I2C_FLAG_OVR     Overrun/Underrun
+  *            @arg @ref I2C_FLAG_PECERR  PEC error in reception
+  *            @arg @ref I2C_FLAG_TIMEOUT Timeout or Tlow detection flag
+  *            @arg @ref I2C_FLAG_ALERT   SMBus alert
+  *            @arg @ref I2C_FLAG_BUSY    Bus busy
+  *            @arg @ref I2C_FLAG_DIR     Transfer direction (slave mode)
+  *
+  * @retval The new state of __FLAG__ (SET or RESET).
+  */
+#define I2C_FLAG_MASK  (0x0001FFFFU)
+#define __HAL_I2C_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & \
+                                                    (__FLAG__)) == (__FLAG__)) ? SET : RESET)
+
+/** @brief  Clear the I2C pending flags which are cleared by writing 1 in a specific bit.
+  * @param  __HANDLE__ specifies the I2C Handle.
+  * @param  __FLAG__ specifies the flag to clear.
+  *          This parameter can be any combination of the following values:
+  *            @arg @ref I2C_FLAG_TXE     Transmit data register empty
+  *            @arg @ref I2C_FLAG_ADDR    Address matched (slave mode)
+  *            @arg @ref I2C_FLAG_AF      Acknowledge failure received flag
+  *            @arg @ref I2C_FLAG_STOPF   STOP detection flag
+  *            @arg @ref I2C_FLAG_BERR    Bus error
+  *            @arg @ref I2C_FLAG_ARLO    Arbitration lost
+  *            @arg @ref I2C_FLAG_OVR     Overrun/Underrun
+  *            @arg @ref I2C_FLAG_PECERR  PEC error in reception
+  *            @arg @ref I2C_FLAG_TIMEOUT Timeout or Tlow detection flag
+  *            @arg @ref I2C_FLAG_ALERT   SMBus alert
+  *
+  * @retval None
+  */
+#define __HAL_I2C_CLEAR_FLAG(__HANDLE__, __FLAG__) (((__FLAG__) == I2C_FLAG_TXE) ? \
+                                                    ((__HANDLE__)->Instance->ISR |= (__FLAG__)) : \
+                                                    ((__HANDLE__)->Instance->ICR = (__FLAG__)))
+
+/** @brief  Enable the specified I2C peripheral.
+  * @param  __HANDLE__ specifies the I2C Handle.
+  * @retval None
+  */
+#define __HAL_I2C_ENABLE(__HANDLE__)                         (SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE))
+
+/** @brief  Disable the specified I2C peripheral.
+  * @param  __HANDLE__ specifies the I2C Handle.
+  * @retval None
+  */
+#define __HAL_I2C_DISABLE(__HANDLE__)                        (CLEAR_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE))
+
+/** @brief  Generate a Non-Acknowledge I2C peripheral in Slave mode.
+  * @param  __HANDLE__ specifies the I2C Handle.
+  * @retval None
+  */
+#define __HAL_I2C_GENERATE_NACK(__HANDLE__)                  (SET_BIT((__HANDLE__)->Instance->CR2, I2C_CR2_NACK))
+/**
+  * @}
+  */
+
+/* Include I2C HAL Extended module */
+#include "stm32g0xx_hal_i2c_ex.h"
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup I2C_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup I2C_Exported_Functions_Group1 Initialization and de-initialization functions
+  * @{
+  */
+/* Initialization and de-initialization functions******************************/
+HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c);
+HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c);
+void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c);
+void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c);
+
+/* Callbacks Register/UnRegister functions  ***********************************/
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+HAL_StatusTypeDef HAL_I2C_RegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef CallbackID,
+                                           pI2C_CallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_I2C_UnRegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef CallbackID);
+
+HAL_StatusTypeDef HAL_I2C_RegisterAddrCallback(I2C_HandleTypeDef *hi2c, pI2C_AddrCallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_I2C_UnRegisterAddrCallback(I2C_HandleTypeDef *hi2c);
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/** @addtogroup I2C_Exported_Functions_Group2 Input and Output operation functions
+  * @{
+  */
+/* IO operation functions  ****************************************************/
+/******* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
+                                             uint16_t Size, uint32_t Timeout);
+HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
+                                            uint16_t Size, uint32_t Timeout);
+HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
+                                            uint32_t Timeout);
+HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
+                                           uint32_t Timeout);
+HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
+                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout);
+HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
+                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout);
+HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
+                                        uint32_t Timeout);
+
+/******* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
+                                             uint16_t Size);
+HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
+                                            uint16_t Size);
+HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
+                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
+                                      uint16_t MemAddSize, uint8_t *pData, uint16_t Size);
+
+HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
+                                                 uint16_t Size, uint32_t XferOptions);
+HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
+                                                uint16_t Size, uint32_t XferOptions);
+HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
+                                                uint32_t XferOptions);
+HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
+                                               uint32_t XferOptions);
+HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c);
+HAL_StatusTypeDef HAL_I2C_DisableListen_IT(I2C_HandleTypeDef *hi2c);
+HAL_StatusTypeDef HAL_I2C_Master_Abort_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress);
+
+/******* Non-Blocking mode: DMA */
+HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
+                                              uint16_t Size);
+HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
+                                             uint16_t Size);
+HAL_StatusTypeDef HAL_I2C_Slave_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
+                                        uint16_t MemAddSize, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
+                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size);
+
+HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
+                                                  uint16_t Size, uint32_t XferOptions);
+HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
+                                                 uint16_t Size, uint32_t XferOptions);
+HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
+                                                 uint32_t XferOptions);
+HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
+                                                uint32_t XferOptions);
+/**
+  * @}
+  */
+
+/** @addtogroup I2C_IRQ_Handler_and_Callbacks IRQ Handler and Callbacks
+  * @{
+  */
+/******* I2C IRQHandler and Callbacks used in non blocking modes (Interrupt and DMA) */
+void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c);
+void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c);
+void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c);
+void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c);
+void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c);
+void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c);
+void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode);
+void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c);
+void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c);
+void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c);
+void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c);
+void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c);
+/**
+  * @}
+  */
+
+/** @addtogroup I2C_Exported_Functions_Group3 Peripheral State, Mode and Error functions
+  * @{
+  */
+/* Peripheral State, Mode and Error functions  *********************************/
+HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c);
+HAL_I2C_ModeTypeDef  HAL_I2C_GetMode(I2C_HandleTypeDef *hi2c);
+uint32_t             HAL_I2C_GetError(I2C_HandleTypeDef *hi2c);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup I2C_Private_Constants I2C Private Constants
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup I2C_Private_Macro I2C Private Macros
+  * @{
+  */
+
+#define IS_I2C_ADDRESSING_MODE(MODE)    (((MODE) == I2C_ADDRESSINGMODE_7BIT) || \
+                                         ((MODE) == I2C_ADDRESSINGMODE_10BIT))
+
+#define IS_I2C_DUAL_ADDRESS(ADDRESS)    (((ADDRESS) == I2C_DUALADDRESS_DISABLE) || \
+                                         ((ADDRESS) == I2C_DUALADDRESS_ENABLE))
+
+#define IS_I2C_OWN_ADDRESS2_MASK(MASK)  (((MASK) == I2C_OA2_NOMASK)  || \
+                                         ((MASK) == I2C_OA2_MASK01) || \
+                                         ((MASK) == I2C_OA2_MASK02) || \
+                                         ((MASK) == I2C_OA2_MASK03) || \
+                                         ((MASK) == I2C_OA2_MASK04) || \
+                                         ((MASK) == I2C_OA2_MASK05) || \
+                                         ((MASK) == I2C_OA2_MASK06) || \
+                                         ((MASK) == I2C_OA2_MASK07))
+
+#define IS_I2C_GENERAL_CALL(CALL)       (((CALL) == I2C_GENERALCALL_DISABLE) || \
+                                         ((CALL) == I2C_GENERALCALL_ENABLE))
+
+#define IS_I2C_NO_STRETCH(STRETCH)      (((STRETCH) == I2C_NOSTRETCH_DISABLE) || \
+                                         ((STRETCH) == I2C_NOSTRETCH_ENABLE))
+
+#define IS_I2C_MEMADD_SIZE(SIZE)        (((SIZE) == I2C_MEMADD_SIZE_8BIT) || \
+                                         ((SIZE) == I2C_MEMADD_SIZE_16BIT))
+
+#define IS_TRANSFER_MODE(MODE)          (((MODE) == I2C_RELOAD_MODE)   || \
+                                         ((MODE) == I2C_AUTOEND_MODE) || \
+                                         ((MODE) == I2C_SOFTEND_MODE))
+
+#define IS_TRANSFER_REQUEST(REQUEST)    (((REQUEST) == I2C_GENERATE_STOP)        || \
+                                         ((REQUEST) == I2C_GENERATE_START_READ)  || \
+                                         ((REQUEST) == I2C_GENERATE_START_WRITE) || \
+                                         ((REQUEST) == I2C_NO_STARTSTOP))
+
+#define IS_I2C_TRANSFER_OPTIONS_REQUEST(REQUEST)  (((REQUEST) == I2C_FIRST_FRAME)          || \
+                                                   ((REQUEST) == I2C_FIRST_AND_NEXT_FRAME) || \
+                                                   ((REQUEST) == I2C_NEXT_FRAME)           || \
+                                                   ((REQUEST) == I2C_FIRST_AND_LAST_FRAME) || \
+                                                   ((REQUEST) == I2C_LAST_FRAME)           || \
+                                                   ((REQUEST) == I2C_LAST_FRAME_NO_STOP)   || \
+                                                   IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST))
+
+#define IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == I2C_OTHER_FRAME)     || \
+                                                        ((REQUEST) == I2C_OTHER_AND_LAST_FRAME))
+
+#define I2C_RESET_CR2(__HANDLE__)                 ((__HANDLE__)->Instance->CR2 &= \
+                                                   (uint32_t)~((uint32_t)(I2C_CR2_SADD   | I2C_CR2_HEAD10R | \
+                                                                          I2C_CR2_NBYTES | I2C_CR2_RELOAD  | \
+                                                                          I2C_CR2_RD_WRN)))
+
+#define I2C_GET_ADDR_MATCH(__HANDLE__)            ((uint16_t)(((__HANDLE__)->Instance->ISR & I2C_ISR_ADDCODE) \
+                                                                  >> 16U))
+#define I2C_GET_DIR(__HANDLE__)                   ((uint8_t)(((__HANDLE__)->Instance->ISR & I2C_ISR_DIR) \
+                                                                  >> 16U))
+#define I2C_GET_STOP_MODE(__HANDLE__)             ((__HANDLE__)->Instance->CR2 & I2C_CR2_AUTOEND)
+#define I2C_GET_OWN_ADDRESS1(__HANDLE__)          ((uint16_t)((__HANDLE__)->Instance->OAR1 & I2C_OAR1_OA1))
+#define I2C_GET_OWN_ADDRESS2(__HANDLE__)          ((uint16_t)((__HANDLE__)->Instance->OAR2 & I2C_OAR2_OA2))
+
+#define IS_I2C_OWN_ADDRESS1(ADDRESS1)             ((ADDRESS1) <= 0x000003FFU)
+#define IS_I2C_OWN_ADDRESS2(ADDRESS2)             ((ADDRESS2) <= (uint16_t)0x00FFU)
+
+#define I2C_MEM_ADD_MSB(__ADDRESS__)              ((uint8_t)((uint16_t)(((uint16_t)((__ADDRESS__) & \
+                                                                         (uint16_t)(0xFF00U))) >> 8U)))
+#define I2C_MEM_ADD_LSB(__ADDRESS__)              ((uint8_t)((uint16_t)((__ADDRESS__) & (uint16_t)(0x00FFU))))
+
+#define I2C_GENERATE_START(__ADDMODE__,__ADDRESS__) (((__ADDMODE__) == I2C_ADDRESSINGMODE_7BIT) ? \
+                                                     (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | \
+                                                                 (I2C_CR2_START) | (I2C_CR2_AUTOEND)) & \
+                                                                (~I2C_CR2_RD_WRN)) : \
+                                                     (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | \
+                                                                 (I2C_CR2_ADD10) | (I2C_CR2_START)) & \
+                                                                (~I2C_CR2_RD_WRN)))
+
+#define I2C_CHECK_FLAG(__ISR__, __FLAG__)         ((((__ISR__) & ((__FLAG__) & I2C_FLAG_MASK)) == \
+                                                    ((__FLAG__) & I2C_FLAG_MASK)) ? SET : RESET)
+#define I2C_CHECK_IT_SOURCE(__CR1__, __IT__)      ((((__CR1__) & (__IT__)) == (__IT__)) ? SET : RESET)
+/**
+  * @}
+  */
+
+/* Private Functions ---------------------------------------------------------*/
+/** @defgroup I2C_Private_Functions I2C Private Functions
+  * @{
+  */
+/* Private functions are defined in stm32g0xx_hal_i2c.c file */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+
+#endif /* STM32G0xx_HAL_I2C_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h
new file mode 100644
index 0000000..00f970e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h
@@ -0,0 +1,180 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_i2c_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of I2C HAL Extended module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_I2C_EX_H
+#define STM32G0xx_HAL_I2C_EX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup I2CEx
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup I2CEx_Exported_Constants I2C Extended Exported Constants
+  * @{
+  */
+
+/** @defgroup I2CEx_Analog_Filter I2C Extended Analog Filter
+  * @{
+  */
+#define I2C_ANALOGFILTER_ENABLE         0x00000000U
+#define I2C_ANALOGFILTER_DISABLE        I2C_CR1_ANFOFF
+/**
+  * @}
+  */
+
+/** @defgroup I2CEx_FastModePlus I2C Extended Fast Mode Plus
+  * @{
+  */
+#define I2C_FMP_NOT_SUPPORTED           0xAAAA0000U                                     /*!< Fast Mode Plus not supported       */
+#define I2C_FASTMODEPLUS_PA9            SYSCFG_CFGR1_I2C_PA9_FMP                        /*!< Enable Fast Mode Plus on PA9       */
+#define I2C_FASTMODEPLUS_PA10           SYSCFG_CFGR1_I2C_PA10_FMP                       /*!< Enable Fast Mode Plus on PA10      */
+#define I2C_FASTMODEPLUS_PB6            SYSCFG_CFGR1_I2C_PB6_FMP                        /*!< Enable Fast Mode Plus on PB6       */
+#define I2C_FASTMODEPLUS_PB7            SYSCFG_CFGR1_I2C_PB7_FMP                        /*!< Enable Fast Mode Plus on PB7       */
+#define I2C_FASTMODEPLUS_PB8            SYSCFG_CFGR1_I2C_PB8_FMP                        /*!< Enable Fast Mode Plus on PB8       */
+#define I2C_FASTMODEPLUS_PB9            SYSCFG_CFGR1_I2C_PB9_FMP                        /*!< Enable Fast Mode Plus on PB9       */
+#define I2C_FASTMODEPLUS_I2C1           SYSCFG_CFGR1_I2C1_FMP                           /*!< Enable Fast Mode Plus on I2C1 pins */
+#define I2C_FASTMODEPLUS_I2C2           SYSCFG_CFGR1_I2C2_FMP                           /*!< Enable Fast Mode Plus on I2C2 pins */
+#if defined(SYSCFG_CFGR1_I2C3_FMP)
+#define I2C_FASTMODEPLUS_I2C3           SYSCFG_CFGR1_I2C3_FMP                           /*!< Enable Fast Mode Plus on I2C3 pins */
+#else
+#define I2C_FASTMODEPLUS_I2C3           (uint32_t)(0x00000400U | I2C_FMP_NOT_SUPPORTED) /*!< Fast Mode Plus I2C3 not supported  */
+#endif /* SYSCFG_CFGR1_I2C3_FMP */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup I2CEx_Exported_Macros I2C Extended Exported Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup I2CEx_Exported_Functions I2C Extended Exported Functions
+  * @{
+  */
+
+/** @addtogroup I2CEx_Exported_Functions_Group1 Filter Mode Functions
+  * @{
+  */
+/* Peripheral Control functions  ************************************************/
+HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter);
+HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter);
+/**
+  * @}
+  */
+
+/** @addtogroup I2CEx_Exported_Functions_Group2 WakeUp Mode Functions
+  * @{
+  */
+HAL_StatusTypeDef HAL_I2CEx_EnableWakeUp(I2C_HandleTypeDef *hi2c);
+HAL_StatusTypeDef HAL_I2CEx_DisableWakeUp(I2C_HandleTypeDef *hi2c);
+/**
+  * @}
+  */
+
+/** @addtogroup I2CEx_Exported_Functions_Group3 Fast Mode Plus Functions
+  * @{
+  */
+void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus);
+void HAL_I2CEx_DisableFastModePlus(uint32_t ConfigFastModePlus);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup I2CEx_Private_Constants I2C Extended Private Constants
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup I2CEx_Private_Macro I2C Extended Private Macros
+  * @{
+  */
+#define IS_I2C_ANALOG_FILTER(FILTER)    (((FILTER) == I2C_ANALOGFILTER_ENABLE) || \
+                                         ((FILTER) == I2C_ANALOGFILTER_DISABLE))
+
+#define IS_I2C_DIGITAL_FILTER(FILTER)   ((FILTER) <= 0x0000000FU)
+
+#define IS_I2C_FASTMODEPLUS(__CONFIG__) ((((__CONFIG__) & I2C_FMP_NOT_SUPPORTED) != I2C_FMP_NOT_SUPPORTED) && \
+                                         ((((__CONFIG__) & (I2C_FASTMODEPLUS_PA9))  == I2C_FASTMODEPLUS_PA9)     || \
+                                          (((__CONFIG__) & (I2C_FASTMODEPLUS_PA10)) == I2C_FASTMODEPLUS_PA10)    || \
+                                          (((__CONFIG__) & (I2C_FASTMODEPLUS_PB6))  == I2C_FASTMODEPLUS_PB6)     || \
+                                          (((__CONFIG__) & (I2C_FASTMODEPLUS_PB7))  == I2C_FASTMODEPLUS_PB7)     || \
+                                          (((__CONFIG__) & (I2C_FASTMODEPLUS_PB8))  == I2C_FASTMODEPLUS_PB8)     || \
+                                          (((__CONFIG__) & (I2C_FASTMODEPLUS_PB9))  == I2C_FASTMODEPLUS_PB9)     || \
+                                          (((__CONFIG__) & (I2C_FASTMODEPLUS_I2C1)) == I2C_FASTMODEPLUS_I2C1)    || \
+                                          (((__CONFIG__) & (I2C_FASTMODEPLUS_I2C2)) == I2C_FASTMODEPLUS_I2C2)    || \
+                                          (((__CONFIG__) & (I2C_FASTMODEPLUS_I2C3)) == I2C_FASTMODEPLUS_I2C3)))
+/**
+  * @}
+  */
+
+/* Private Functions ---------------------------------------------------------*/
+/** @defgroup I2CEx_Private_Functions I2C Extended Private Functions
+  * @{
+  */
+/* Private functions are defined in stm32g0xx_hal_i2c_ex.c file */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_I2C_EX_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2s.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2s.h
new file mode 100644
index 0000000..aedcfbc
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2s.h
@@ -0,0 +1,556 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_i2s.h
+  * @author  MCD Application Team
+  * @brief   Header file of I2S HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_I2S_H
+#define STM32G0xx_HAL_I2S_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+#if defined(SPI_I2S_SUPPORT)
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup I2S
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup I2S_Exported_Types I2S Exported Types
+  * @{
+  */
+
+/**
+  * @brief I2S Init structure definition
+  */
+typedef struct
+{
+  uint32_t Mode;                /*!< Specifies the I2S operating mode.
+                                     This parameter can be a value of @ref I2S_Mode */
+
+  uint32_t Standard;            /*!< Specifies the standard used for the I2S communication.
+                                     This parameter can be a value of @ref I2S_Standard */
+
+  uint32_t DataFormat;          /*!< Specifies the data format for the I2S communication.
+                                     This parameter can be a value of @ref I2S_Data_Format */
+
+  uint32_t MCLKOutput;          /*!< Specifies whether the I2S MCLK output is enabled or not.
+                                     This parameter can be a value of @ref I2S_MCLK_Output */
+
+  uint32_t AudioFreq;           /*!< Specifies the frequency selected for the I2S communication.
+                                     This parameter can be a value of @ref I2S_Audio_Frequency */
+
+  uint32_t CPOL;                /*!< Specifies the idle state of the I2S clock.
+                                     This parameter can be a value of @ref I2S_Clock_Polarity */
+} I2S_InitTypeDef;
+
+/**
+  * @brief  HAL State structures definition
+  */
+typedef enum
+{
+  HAL_I2S_STATE_RESET      = 0x00U,  /*!< I2S not yet initialized or disabled                */
+  HAL_I2S_STATE_READY      = 0x01U,  /*!< I2S initialized and ready for use                  */
+  HAL_I2S_STATE_BUSY       = 0x02U,  /*!< I2S internal process is ongoing                    */
+  HAL_I2S_STATE_BUSY_TX    = 0x03U,  /*!< Data Transmission process is ongoing               */
+  HAL_I2S_STATE_BUSY_RX    = 0x04U,  /*!< Data Reception process is ongoing                  */
+  HAL_I2S_STATE_TIMEOUT    = 0x06U,  /*!< I2S timeout state                                  */
+  HAL_I2S_STATE_ERROR      = 0x07U   /*!< I2S error state                                    */
+} HAL_I2S_StateTypeDef;
+
+/**
+  * @brief I2S handle Structure definition
+  */
+#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1)
+typedef struct __I2S_HandleTypeDef
+#else
+typedef struct
+#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
+{
+  SPI_TypeDef                *Instance;    /*!< I2S registers base address */
+
+  I2S_InitTypeDef            Init;         /*!< I2S communication parameters */
+
+  uint16_t                   *pTxBuffPtr;  /*!< Pointer to I2S Tx transfer buffer */
+
+  __IO uint16_t              TxXferSize;   /*!< I2S Tx transfer size */
+
+  __IO uint16_t              TxXferCount;  /*!< I2S Tx transfer Counter */
+
+  uint16_t                   *pRxBuffPtr;  /*!< Pointer to I2S Rx transfer buffer */
+
+  __IO uint16_t              RxXferSize;   /*!< I2S Rx transfer size */
+
+  __IO uint16_t              RxXferCount;  /*!< I2S Rx transfer counter
+                                              (This field is initialized at the
+                                               same value as transfer size at the
+                                               beginning of the transfer and
+                                               decremented when a sample is received
+                                               NbSamplesReceived = RxBufferSize-RxBufferCount) */
+  DMA_HandleTypeDef          *hdmatx;      /*!< I2S Tx DMA handle parameters */
+
+  DMA_HandleTypeDef          *hdmarx;      /*!< I2S Rx DMA handle parameters */
+
+  __IO HAL_LockTypeDef       Lock;         /*!< I2S locking object */
+
+  __IO HAL_I2S_StateTypeDef  State;        /*!< I2S communication state */
+
+  __IO uint32_t              ErrorCode;    /*!< I2S Error code
+                                                This parameter can be a value of @ref I2S_Error */
+
+#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
+  void (* TxCpltCallback)(struct __I2S_HandleTypeDef *hi2s);             /*!< I2S Tx Completed callback          */
+  void (* RxCpltCallback)(struct __I2S_HandleTypeDef *hi2s);             /*!< I2S Rx Completed callback          */
+  void (* TxHalfCpltCallback)(struct __I2S_HandleTypeDef *hi2s);         /*!< I2S Tx Half Completed callback     */
+  void (* RxHalfCpltCallback)(struct __I2S_HandleTypeDef *hi2s);         /*!< I2S Rx Half Completed callback     */
+  void (* ErrorCallback)(struct __I2S_HandleTypeDef *hi2s);              /*!< I2S Error callback                 */
+  void (* MspInitCallback)(struct __I2S_HandleTypeDef *hi2s);            /*!< I2S Msp Init callback              */
+  void (* MspDeInitCallback)(struct __I2S_HandleTypeDef *hi2s);          /*!< I2S Msp DeInit callback            */
+
+#endif  /* USE_HAL_I2S_REGISTER_CALLBACKS */
+} I2S_HandleTypeDef;
+
+#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
+/**
+  * @brief  HAL I2S Callback ID enumeration definition
+  */
+typedef enum
+{
+  HAL_I2S_TX_COMPLETE_CB_ID             = 0x00U,    /*!< I2S Tx Completed callback ID         */
+  HAL_I2S_RX_COMPLETE_CB_ID             = 0x01U,    /*!< I2S Rx Completed callback ID         */
+  HAL_I2S_TX_HALF_COMPLETE_CB_ID        = 0x03U,    /*!< I2S Tx Half Completed callback ID    */
+  HAL_I2S_RX_HALF_COMPLETE_CB_ID        = 0x04U,    /*!< I2S Rx Half Completed callback ID    */
+  HAL_I2S_ERROR_CB_ID                   = 0x06U,    /*!< I2S Error callback ID                */
+  HAL_I2S_MSPINIT_CB_ID                 = 0x07U,    /*!< I2S Msp Init callback ID             */
+  HAL_I2S_MSPDEINIT_CB_ID               = 0x08U     /*!< I2S Msp DeInit callback ID           */
+
+} HAL_I2S_CallbackIDTypeDef;
+
+/**
+  * @brief  HAL I2S Callback pointer definition
+  */
+typedef  void (*pI2S_CallbackTypeDef)(I2S_HandleTypeDef *hi2s); /*!< pointer to an I2S callback function */
+
+#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup I2S_Exported_Constants I2S Exported Constants
+  * @{
+  */
+/** @defgroup I2S_Error I2S Error
+  * @{
+  */
+#define HAL_I2S_ERROR_NONE               (0x00000000U)  /*!< No error                    */
+#define HAL_I2S_ERROR_TIMEOUT            (0x00000001U)  /*!< Timeout error               */
+#define HAL_I2S_ERROR_OVR                (0x00000002U)  /*!< OVR error                   */
+#define HAL_I2S_ERROR_UDR                (0x00000004U)  /*!< UDR error                   */
+#define HAL_I2S_ERROR_DMA                (0x00000008U)  /*!< DMA transfer error          */
+#define HAL_I2S_ERROR_PRESCALER          (0x00000010U)  /*!< Prescaler Calculation error */
+#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
+#define HAL_I2S_ERROR_INVALID_CALLBACK   (0x00000020U)  /*!< Invalid Callback error      */
+#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
+#define HAL_I2S_ERROR_BUSY_LINE_RX       (0x00000040U)  /*!< Busy Rx Line error          */
+/**
+  * @}
+  */
+
+/** @defgroup I2S_Mode I2S Mode
+  * @{
+  */
+#define I2S_MODE_SLAVE_TX                (0x00000000U)
+#define I2S_MODE_SLAVE_RX                (SPI_I2SCFGR_I2SCFG_0)
+#define I2S_MODE_MASTER_TX               (SPI_I2SCFGR_I2SCFG_1)
+#define I2S_MODE_MASTER_RX               ((SPI_I2SCFGR_I2SCFG_0 | SPI_I2SCFGR_I2SCFG_1))
+/**
+  * @}
+  */
+
+/** @defgroup I2S_Standard I2S Standard
+  * @{
+  */
+#define I2S_STANDARD_PHILIPS             (0x00000000U)
+#define I2S_STANDARD_MSB                 (SPI_I2SCFGR_I2SSTD_0)
+#define I2S_STANDARD_LSB                 (SPI_I2SCFGR_I2SSTD_1)
+#define I2S_STANDARD_PCM_SHORT           ((SPI_I2SCFGR_I2SSTD_0 | SPI_I2SCFGR_I2SSTD_1))
+#define I2S_STANDARD_PCM_LONG            ((SPI_I2SCFGR_I2SSTD_0 | SPI_I2SCFGR_I2SSTD_1 | SPI_I2SCFGR_PCMSYNC))
+/**
+  * @}
+  */
+
+/** @defgroup I2S_Data_Format I2S Data Format
+  * @{
+  */
+#define I2S_DATAFORMAT_16B               (0x00000000U)
+#define I2S_DATAFORMAT_16B_EXTENDED      (SPI_I2SCFGR_CHLEN)
+#define I2S_DATAFORMAT_24B               ((SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_0))
+#define I2S_DATAFORMAT_32B               ((SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_1))
+/**
+  * @}
+  */
+
+/** @defgroup I2S_MCLK_Output I2S MCLK Output
+  * @{
+  */
+#define I2S_MCLKOUTPUT_ENABLE            (SPI_I2SPR_MCKOE)
+#define I2S_MCLKOUTPUT_DISABLE           (0x00000000U)
+/**
+  * @}
+  */
+
+/** @defgroup I2S_Audio_Frequency I2S Audio Frequency
+  * @{
+  */
+#define I2S_AUDIOFREQ_192K               (192000U)
+#define I2S_AUDIOFREQ_96K                (96000U)
+#define I2S_AUDIOFREQ_48K                (48000U)
+#define I2S_AUDIOFREQ_44K                (44100U)
+#define I2S_AUDIOFREQ_32K                (32000U)
+#define I2S_AUDIOFREQ_22K                (22050U)
+#define I2S_AUDIOFREQ_16K                (16000U)
+#define I2S_AUDIOFREQ_11K                (11025U)
+#define I2S_AUDIOFREQ_8K                 (8000U)
+#define I2S_AUDIOFREQ_DEFAULT            (2U)
+/**
+  * @}
+  */
+
+/** @defgroup I2S_Clock_Polarity I2S Clock Polarity
+  * @{
+  */
+#define I2S_CPOL_LOW                     (0x00000000U)
+#define I2S_CPOL_HIGH                    (SPI_I2SCFGR_CKPOL)
+/**
+  * @}
+  */
+
+/** @defgroup I2S_Interrupts_Definition I2S Interrupts Definition
+  * @{
+  */
+#define I2S_IT_TXE                       SPI_CR2_TXEIE
+#define I2S_IT_RXNE                      SPI_CR2_RXNEIE
+#define I2S_IT_ERR                       SPI_CR2_ERRIE
+/**
+  * @}
+  */
+
+/** @defgroup I2S_Flags_Definition I2S Flags Definition
+  * @{
+  */
+#define I2S_FLAG_TXE                     SPI_SR_TXE
+#define I2S_FLAG_RXNE                    SPI_SR_RXNE
+
+#define I2S_FLAG_UDR                     SPI_SR_UDR
+#define I2S_FLAG_OVR                     SPI_SR_OVR
+#define I2S_FLAG_FRE                     SPI_SR_FRE
+
+#define I2S_FLAG_CHSIDE                  SPI_SR_CHSIDE
+#define I2S_FLAG_BSY                     SPI_SR_BSY
+
+#define I2S_FLAG_MASK                   (SPI_SR_RXNE\
+                                         | SPI_SR_TXE | SPI_SR_UDR | SPI_SR_OVR | SPI_SR_FRE | SPI_SR_CHSIDE | SPI_SR_BSY)
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup I2S_Exported_macros I2S Exported Macros
+  * @{
+  */
+
+/** @brief  Reset I2S handle state
+  * @param  __HANDLE__ specifies the I2S Handle.
+  * @retval None
+  */
+#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
+#define __HAL_I2S_RESET_HANDLE_STATE(__HANDLE__)                do{                                                  \
+                                                                    (__HANDLE__)->State = HAL_I2S_STATE_RESET;       \
+                                                                    (__HANDLE__)->MspInitCallback = NULL;            \
+                                                                    (__HANDLE__)->MspDeInitCallback = NULL;          \
+                                                                  } while(0)
+#else
+#define __HAL_I2S_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_I2S_STATE_RESET)
+#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
+
+/** @brief  Enable the specified SPI peripheral (in I2S mode).
+  * @param  __HANDLE__ specifies the I2S Handle.
+  * @retval None
+  */
+#define __HAL_I2S_ENABLE(__HANDLE__)    (SET_BIT((__HANDLE__)->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
+
+/** @brief  Disable the specified SPI peripheral (in I2S mode).
+  * @param  __HANDLE__ specifies the I2S Handle.
+  * @retval None
+  */
+#define __HAL_I2S_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
+
+/** @brief  Enable the specified I2S interrupts.
+  * @param  __HANDLE__ specifies the I2S Handle.
+  * @param  __INTERRUPT__ specifies the interrupt source to enable or disable.
+  *         This parameter can be one of the following values:
+  *            @arg I2S_IT_TXE: Tx buffer empty interrupt enable
+  *            @arg I2S_IT_RXNE: RX buffer not empty interrupt enable
+  *            @arg I2S_IT_ERR: Error interrupt enable
+  * @retval None
+  */
+#define __HAL_I2S_ENABLE_IT(__HANDLE__, __INTERRUPT__)    (SET_BIT((__HANDLE__)->Instance->CR2,(__INTERRUPT__)))
+
+/** @brief  Disable the specified I2S interrupts.
+  * @param  __HANDLE__ specifies the I2S Handle.
+  * @param  __INTERRUPT__ specifies the interrupt source to enable or disable.
+  *         This parameter can be one of the following values:
+  *            @arg I2S_IT_TXE: Tx buffer empty interrupt enable
+  *            @arg I2S_IT_RXNE: RX buffer not empty interrupt enable
+  *            @arg I2S_IT_ERR: Error interrupt enable
+  * @retval None
+  */
+#define __HAL_I2S_DISABLE_IT(__HANDLE__, __INTERRUPT__) (CLEAR_BIT((__HANDLE__)->Instance->CR2,(__INTERRUPT__)))
+
+/** @brief  Checks if the specified I2S interrupt source is enabled or disabled.
+  * @param  __HANDLE__ specifies the I2S Handle.
+  *         This parameter can be I2S where x: 1, 2, or 3 to select the I2S peripheral.
+  * @param  __INTERRUPT__ specifies the I2S interrupt source to check.
+  *          This parameter can be one of the following values:
+  *            @arg I2S_IT_TXE: Tx buffer empty interrupt enable
+  *            @arg I2S_IT_RXNE: RX buffer not empty interrupt enable
+  *            @arg I2S_IT_ERR: Error interrupt enable
+  * @retval The new state of __IT__ (TRUE or FALSE).
+  */
+#define __HAL_I2S_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR2\
+                                                              & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
+
+/** @brief  Checks whether the specified I2S flag is set or not.
+  * @param  __HANDLE__ specifies the I2S Handle.
+  * @param  __FLAG__ specifies the flag to check.
+  *         This parameter can be one of the following values:
+  *            @arg I2S_FLAG_RXNE: Receive buffer not empty flag
+  *            @arg I2S_FLAG_TXE: Transmit buffer empty flag
+  *            @arg I2S_FLAG_UDR: Underrun flag
+  *            @arg I2S_FLAG_OVR: Overrun flag
+  *            @arg I2S_FLAG_FRE: Frame error flag
+  *            @arg I2S_FLAG_CHSIDE: Channel Side flag
+  *            @arg I2S_FLAG_BSY: Busy flag
+  * @retval The new state of __FLAG__ (TRUE or FALSE).
+  */
+#define __HAL_I2S_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))
+
+/** @brief Clears the I2S OVR pending flag.
+  * @param  __HANDLE__ specifies the I2S Handle.
+  * @retval None
+  */
+#define __HAL_I2S_CLEAR_OVRFLAG(__HANDLE__) do{ \
+                                                __IO uint32_t tmpreg_ovr = 0x00U; \
+                                                tmpreg_ovr = (__HANDLE__)->Instance->DR; \
+                                                tmpreg_ovr = (__HANDLE__)->Instance->SR; \
+                                                UNUSED(tmpreg_ovr); \
+                                              }while(0U)
+/** @brief Clears the I2S UDR pending flag.
+  * @param  __HANDLE__ specifies the I2S Handle.
+  * @retval None
+  */
+#define __HAL_I2S_CLEAR_UDRFLAG(__HANDLE__) do{\
+                                                __IO uint32_t tmpreg_udr = 0x00U;\
+                                                tmpreg_udr = ((__HANDLE__)->Instance->SR);\
+                                                UNUSED(tmpreg_udr); \
+                                              }while(0U)
+/** @brief Flush the I2S DR Register.
+  * @param  __HANDLE__ specifies the I2S Handle.
+  * @retval None
+  */
+#define __HAL_I2S_FLUSH_RX_DR(__HANDLE__)  do{\
+                                                __IO uint32_t tmpreg_dr = 0x00U;\
+                                                tmpreg_dr = ((__HANDLE__)->Instance->DR);\
+                                                UNUSED(tmpreg_dr); \
+                                              }while(0U)
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup I2S_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup I2S_Exported_Functions_Group1
+  * @{
+  */
+/* Initialization/de-initialization functions  ********************************/
+HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s);
+HAL_StatusTypeDef HAL_I2S_DeInit(I2S_HandleTypeDef *hi2s);
+void HAL_I2S_MspInit(I2S_HandleTypeDef *hi2s);
+void HAL_I2S_MspDeInit(I2S_HandleTypeDef *hi2s);
+
+/* Callbacks Register/UnRegister functions  ***********************************/
+#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
+HAL_StatusTypeDef HAL_I2S_RegisterCallback(I2S_HandleTypeDef *hi2s, HAL_I2S_CallbackIDTypeDef CallbackID,
+                                           pI2S_CallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_I2S_UnRegisterCallback(I2S_HandleTypeDef *hi2s, HAL_I2S_CallbackIDTypeDef CallbackID);
+#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/** @addtogroup I2S_Exported_Functions_Group2
+  * @{
+  */
+/* I/O operation functions  ***************************************************/
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout);
+HAL_StatusTypeDef HAL_I2S_Receive(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout);
+
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_I2S_Transmit_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_I2S_Receive_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
+void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s);
+
+/* Non-Blocking mode: DMA */
+HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
+
+HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s);
+HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s);
+HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s);
+
+/* Callbacks used in non blocking modes (Interrupt and DMA) *******************/
+void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s);
+void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s);
+void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s);
+void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s);
+void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s);
+/**
+  * @}
+  */
+
+/** @addtogroup I2S_Exported_Functions_Group3
+  * @{
+  */
+/* Peripheral Control and State functions  ************************************/
+HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s);
+uint32_t HAL_I2S_GetError(I2S_HandleTypeDef *hi2s);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup I2S_Private_Macros I2S Private Macros
+  * @{
+  */
+
+/** @brief  Check whether the specified SPI flag is set or not.
+  * @param  __SR__  copy of I2S SR register.
+  * @param  __FLAG__ specifies the flag to check.
+  *         This parameter can be one of the following values:
+  *            @arg I2S_FLAG_RXNE: Receive buffer not empty flag
+  *            @arg I2S_FLAG_TXE: Transmit buffer empty flag
+  *            @arg I2S_FLAG_UDR: Underrun error flag
+  *            @arg I2S_FLAG_OVR: Overrun flag
+  *            @arg I2S_FLAG_CHSIDE: Channel side flag
+  *            @arg I2S_FLAG_BSY: Busy flag
+  * @retval SET or RESET.
+  */
+#define I2S_CHECK_FLAG(__SR__, __FLAG__)         ((((__SR__)\
+                                                    & ((__FLAG__) & I2S_FLAG_MASK)) == ((__FLAG__) & I2S_FLAG_MASK)) ? SET : RESET)
+
+/** @brief  Check whether the specified SPI Interrupt is set or not.
+  * @param  __CR2__  copy of I2S CR2 register.
+  * @param  __INTERRUPT__ specifies the SPI interrupt source to check.
+  *         This parameter can be one of the following values:
+  *            @arg I2S_IT_TXE: Tx buffer empty interrupt enable
+  *            @arg I2S_IT_RXNE: RX buffer not empty interrupt enable
+  *            @arg I2S_IT_ERR: Error interrupt enable
+  * @retval SET or RESET.
+  */
+#define I2S_CHECK_IT_SOURCE(__CR2__, __INTERRUPT__)      ((((__CR2__)\
+                                                            & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
+
+/** @brief  Checks if I2S Mode parameter is in allowed range.
+  * @param  __MODE__ specifies the I2S Mode.
+  *         This parameter can be a value of @ref I2S_Mode
+  * @retval None
+  */
+#define IS_I2S_MODE(__MODE__) (((__MODE__) == I2S_MODE_SLAVE_TX)  || \
+                               ((__MODE__) == I2S_MODE_SLAVE_RX)  || \
+                               ((__MODE__) == I2S_MODE_MASTER_TX) || \
+                               ((__MODE__) == I2S_MODE_MASTER_RX))
+
+#define IS_I2S_STANDARD(__STANDARD__) (((__STANDARD__) == I2S_STANDARD_PHILIPS)   || \
+                                       ((__STANDARD__) == I2S_STANDARD_MSB)       || \
+                                       ((__STANDARD__) == I2S_STANDARD_LSB)       || \
+                                       ((__STANDARD__) == I2S_STANDARD_PCM_SHORT) || \
+                                       ((__STANDARD__) == I2S_STANDARD_PCM_LONG))
+
+#define IS_I2S_DATA_FORMAT(__FORMAT__) (((__FORMAT__) == I2S_DATAFORMAT_16B)          || \
+                                        ((__FORMAT__) == I2S_DATAFORMAT_16B_EXTENDED) || \
+                                        ((__FORMAT__) == I2S_DATAFORMAT_24B)          || \
+                                        ((__FORMAT__) == I2S_DATAFORMAT_32B))
+
+#define IS_I2S_MCLK_OUTPUT(__OUTPUT__) (((__OUTPUT__) == I2S_MCLKOUTPUT_ENABLE) || \
+                                        ((__OUTPUT__) == I2S_MCLKOUTPUT_DISABLE))
+
+#define IS_I2S_AUDIO_FREQ(__FREQ__) ((((__FREQ__) >= I2S_AUDIOFREQ_8K)    && \
+                                      ((__FREQ__) <= I2S_AUDIOFREQ_192K)) || \
+                                     ((__FREQ__) == I2S_AUDIOFREQ_DEFAULT))
+
+/** @brief  Checks if I2S Serial clock steady state parameter is in allowed range.
+  * @param  __CPOL__ specifies the I2S serial clock steady state.
+  *         This parameter can be a value of @ref I2S_Clock_Polarity
+  * @retval None
+  */
+#define IS_I2S_CPOL(__CPOL__) (((__CPOL__) == I2S_CPOL_LOW) || \
+                               ((__CPOL__) == I2S_CPOL_HIGH))
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+#endif /* SPI_I2S_SUPPORT */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_I2S_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_irda.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_irda.h
new file mode 100644
index 0000000..cdc75ef
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_irda.h
@@ -0,0 +1,893 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_irda.h
+  * @author  MCD Application Team
+  * @brief   Header file of IRDA HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_IRDA_H
+#define STM32G0xx_HAL_IRDA_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup IRDA
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup IRDA_Exported_Types IRDA Exported Types
+  * @{
+  */
+
+/**
+  * @brief IRDA Init Structure definition
+  */
+typedef struct
+{
+  uint32_t BaudRate;                  /*!< This member configures the IRDA communication baud rate.
+                                           The baud rate register is computed using the following formula:
+                                              Baud Rate Register = ((usart_ker_ckpres) / ((hirda->Init.BaudRate)))
+                                           where usart_ker_ckpres is the IRDA input clock divided by a prescaler */
+
+  uint32_t WordLength;                /*!< Specifies the number of data bits transmitted or received in a frame.
+                                           This parameter can be a value of @ref IRDAEx_Word_Length */
+
+  uint32_t Parity;                    /*!< Specifies the parity mode.
+                                           This parameter can be a value of @ref IRDA_Parity
+                                           @note When parity is enabled, the computed parity is inserted
+                                                 at the MSB position of the transmitted data (9th bit when
+                                                 the word length is set to 9 data bits; 8th bit when the
+                                                 word length is set to 8 data bits). */
+
+  uint32_t Mode;                      /*!< Specifies whether the Receive or Transmit mode is enabled or disabled.
+                                           This parameter can be a value of @ref IRDA_Transfer_Mode */
+
+  uint8_t  Prescaler;                 /*!< Specifies the Prescaler value for dividing the UART/USART source clock
+                                           to achieve low-power frequency.
+                                           @note Prescaler value 0 is forbidden */
+
+  uint16_t PowerMode;                 /*!< Specifies the IRDA power mode.
+                                           This parameter can be a value of @ref IRDA_Low_Power */
+
+  uint32_t ClockPrescaler;            /*!< Specifies the prescaler value used to divide the IRDA clock source.
+                                           This parameter can be a value of @ref IRDA_ClockPrescaler. */
+
+} IRDA_InitTypeDef;
+
+/**
+  * @brief HAL IRDA State definition
+  * @note  HAL IRDA State value is a combination of 2 different substates:
+  *        gState and RxState (see @ref IRDA_State_Definition).
+  *        - gState contains IRDA state information related to global Handle management
+  *          and also information related to Tx operations.
+  *          gState value coding follow below described bitmap :
+  *          b7-b6  Error information
+  *             00 : No Error
+  *             01 : (Not Used)
+  *             10 : Timeout
+  *             11 : Error
+  *          b5     Peripheral initialization status
+  *             0  : Reset (Peripheral not initialized)
+  *             1  : Init done (Peripheral initialized. HAL IRDA Init function already called)
+  *          b4-b3  (not used)
+  *             xx : Should be set to 00
+  *          b2     Intrinsic process state
+  *             0  : Ready
+  *             1  : Busy (Peripheral busy with some configuration or internal operations)
+  *          b1     (not used)
+  *             x  : Should be set to 0
+  *          b0     Tx state
+  *             0  : Ready (no Tx operation ongoing)
+  *             1  : Busy (Tx operation ongoing)
+  *        - RxState contains information related to Rx operations.
+  *          RxState value coding follow below described bitmap :
+  *          b7-b6  (not used)
+  *             xx : Should be set to 00
+  *          b5     Peripheral initialization status
+  *             0  : Reset (Peripheral not initialized)
+  *             1  : Init done (Peripheral initialized)
+  *          b4-b2  (not used)
+  *            xxx : Should be set to 000
+  *          b1     Rx state
+  *             0  : Ready (no Rx operation ongoing)
+  *             1  : Busy (Rx operation ongoing)
+  *          b0     (not used)
+  *             x  : Should be set to 0.
+  */
+typedef uint32_t HAL_IRDA_StateTypeDef;
+
+/**
+  * @brief IRDA clock sources definition
+  */
+typedef enum
+{
+  IRDA_CLOCKSOURCE_PCLK1      = 0x00U,    /*!< PCLK1 clock source         */
+  IRDA_CLOCKSOURCE_HSI        = 0x02U,    /*!< HSI clock source           */
+  IRDA_CLOCKSOURCE_SYSCLK     = 0x04U,    /*!< SYSCLK clock source        */
+  IRDA_CLOCKSOURCE_LSE        = 0x10U,    /*!< LSE clock source           */
+  IRDA_CLOCKSOURCE_UNDEFINED  = 0x20U     /*!< Undefined clock source     */
+} IRDA_ClockSourceTypeDef;
+
+/**
+  * @brief  IRDA handle Structure definition
+  */
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+typedef struct __IRDA_HandleTypeDef
+#else
+typedef struct
+#endif  /* USE_HAL_IRDA_REGISTER_CALLBACKS */
+{
+  USART_TypeDef            *Instance;        /*!< USART registers base address       */
+
+  IRDA_InitTypeDef         Init;             /*!< IRDA communication parameters      */
+
+  uint8_t                  *pTxBuffPtr;      /*!< Pointer to IRDA Tx transfer Buffer */
+
+  uint16_t                 TxXferSize;       /*!< IRDA Tx Transfer size              */
+
+  __IO uint16_t            TxXferCount;      /*!< IRDA Tx Transfer Counter           */
+
+  uint8_t                  *pRxBuffPtr;      /*!< Pointer to IRDA Rx transfer Buffer */
+
+  uint16_t                 RxXferSize;       /*!< IRDA Rx Transfer size              */
+
+  __IO uint16_t            RxXferCount;      /*!< IRDA Rx Transfer Counter           */
+
+  uint16_t                 Mask;             /*!< USART RX RDR register mask         */
+
+  DMA_HandleTypeDef        *hdmatx;          /*!< IRDA Tx DMA Handle parameters      */
+
+  DMA_HandleTypeDef        *hdmarx;          /*!< IRDA Rx DMA Handle parameters      */
+
+  HAL_LockTypeDef          Lock;             /*!< Locking object                     */
+
+  __IO HAL_IRDA_StateTypeDef    gState;      /*!< IRDA state information related to global Handle management
+                                                  and also related to Tx operations.
+                                                  This parameter can be a value of @ref HAL_IRDA_StateTypeDef */
+
+  __IO HAL_IRDA_StateTypeDef    RxState;     /*!< IRDA state information related to Rx operations.
+                                                  This parameter can be a value of @ref HAL_IRDA_StateTypeDef */
+
+  __IO uint32_t            ErrorCode;        /*!< IRDA Error code                    */
+
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+  void (* TxHalfCpltCallback)(struct __IRDA_HandleTypeDef *hirda);        /*!< IRDA Tx Half Complete Callback        */
+
+  void (* TxCpltCallback)(struct __IRDA_HandleTypeDef *hirda);            /*!< IRDA Tx Complete Callback             */
+
+  void (* RxHalfCpltCallback)(struct __IRDA_HandleTypeDef *hirda);        /*!< IRDA Rx Half Complete Callback        */
+
+  void (* RxCpltCallback)(struct __IRDA_HandleTypeDef *hirda);            /*!< IRDA Rx Complete Callback             */
+
+  void (* ErrorCallback)(struct __IRDA_HandleTypeDef *hirda);             /*!< IRDA Error Callback                   */
+
+  void (* AbortCpltCallback)(struct __IRDA_HandleTypeDef *hirda);         /*!< IRDA Abort Complete Callback          */
+
+  void (* AbortTransmitCpltCallback)(struct __IRDA_HandleTypeDef *hirda); /*!< IRDA Abort Transmit Complete Callback */
+
+  void (* AbortReceiveCpltCallback)(struct __IRDA_HandleTypeDef *hirda);  /*!< IRDA Abort Receive Complete Callback  */
+
+
+  void (* MspInitCallback)(struct __IRDA_HandleTypeDef *hirda);           /*!< IRDA Msp Init callback                */
+
+  void (* MspDeInitCallback)(struct __IRDA_HandleTypeDef *hirda);         /*!< IRDA Msp DeInit callback              */
+#endif  /* USE_HAL_IRDA_REGISTER_CALLBACKS */
+
+} IRDA_HandleTypeDef;
+
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  HAL IRDA Callback ID enumeration definition
+  */
+typedef enum
+{
+  HAL_IRDA_TX_HALFCOMPLETE_CB_ID         = 0x00U,    /*!< IRDA Tx Half Complete Callback ID        */
+  HAL_IRDA_TX_COMPLETE_CB_ID             = 0x01U,    /*!< IRDA Tx Complete Callback ID             */
+  HAL_IRDA_RX_HALFCOMPLETE_CB_ID         = 0x02U,    /*!< IRDA Rx Half Complete Callback ID        */
+  HAL_IRDA_RX_COMPLETE_CB_ID             = 0x03U,    /*!< IRDA Rx Complete Callback ID             */
+  HAL_IRDA_ERROR_CB_ID                   = 0x04U,    /*!< IRDA Error Callback ID                   */
+  HAL_IRDA_ABORT_COMPLETE_CB_ID          = 0x05U,    /*!< IRDA Abort Complete Callback ID          */
+  HAL_IRDA_ABORT_TRANSMIT_COMPLETE_CB_ID = 0x06U,    /*!< IRDA Abort Transmit Complete Callback ID */
+  HAL_IRDA_ABORT_RECEIVE_COMPLETE_CB_ID  = 0x07U,    /*!< IRDA Abort Receive Complete Callback ID  */
+
+  HAL_IRDA_MSPINIT_CB_ID                 = 0x08U,    /*!< IRDA MspInit callback ID                 */
+  HAL_IRDA_MSPDEINIT_CB_ID               = 0x09U     /*!< IRDA MspDeInit callback ID               */
+
+} HAL_IRDA_CallbackIDTypeDef;
+
+/**
+  * @brief  HAL IRDA Callback pointer definition
+  */
+typedef  void (*pIRDA_CallbackTypeDef)(IRDA_HandleTypeDef *hirda);  /*!< pointer to an IRDA callback function */
+
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup IRDA_Exported_Constants IRDA Exported Constants
+  * @{
+  */
+
+/** @defgroup IRDA_State_Definition IRDA State Code Definition
+  * @{
+  */
+#define HAL_IRDA_STATE_RESET                0x00000000U   /*!< Peripheral is not initialized
+                                                               Value is allowed for gState and RxState */
+#define HAL_IRDA_STATE_READY                0x00000020U   /*!< Peripheral Initialized and ready for use
+                                                               Value is allowed for gState and RxState */
+#define HAL_IRDA_STATE_BUSY                 0x00000024U   /*!< An internal process is ongoing
+                                                               Value is allowed for gState only */
+#define HAL_IRDA_STATE_BUSY_TX              0x00000021U   /*!< Data Transmission process is ongoing
+                                                               Value is allowed for gState only */
+#define HAL_IRDA_STATE_BUSY_RX              0x00000022U   /*!< Data Reception process is ongoing
+                                                               Value is allowed for RxState only */
+#define HAL_IRDA_STATE_BUSY_TX_RX           0x00000023U   /*!< Data Transmission and Reception process is ongoing
+                                                               Not to be used for neither gState nor RxState.
+                                                               Value is result of combination (Or) between
+                                                               gState and RxState values */
+#define HAL_IRDA_STATE_TIMEOUT              0x000000A0U   /*!< Timeout state
+                                                               Value is allowed for gState only */
+#define HAL_IRDA_STATE_ERROR                0x000000E0U   /*!< Error
+                                                               Value is allowed for gState only */
+/**
+  * @}
+  */
+
+/** @defgroup IRDA_Error_Definition IRDA Error Code Definition
+  * @{
+  */
+#define HAL_IRDA_ERROR_NONE                 (0x00000000U)          /*!< No error                */
+#define HAL_IRDA_ERROR_PE                   (0x00000001U)          /*!< Parity error            */
+#define HAL_IRDA_ERROR_NE                   (0x00000002U)          /*!< Noise error             */
+#define HAL_IRDA_ERROR_FE                   (0x00000004U)          /*!< frame error             */
+#define HAL_IRDA_ERROR_ORE                  (0x00000008U)          /*!< Overrun error           */
+#define HAL_IRDA_ERROR_DMA                  (0x00000010U)          /*!< DMA transfer error      */
+#define HAL_IRDA_ERROR_BUSY                 (0x00000020U)          /*!< Busy Error              */
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+#define HAL_IRDA_ERROR_INVALID_CALLBACK     (0x00000040U)          /*!< Invalid Callback error  */
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/** @defgroup IRDA_Parity IRDA Parity
+  * @{
+  */
+#define IRDA_PARITY_NONE                    0x00000000U                      /*!< No parity   */
+#define IRDA_PARITY_EVEN                    USART_CR1_PCE                    /*!< Even parity */
+#define IRDA_PARITY_ODD                     (USART_CR1_PCE | USART_CR1_PS)   /*!< Odd parity  */
+/**
+  * @}
+  */
+
+/** @defgroup IRDA_Transfer_Mode IRDA Transfer Mode
+  * @{
+  */
+#define IRDA_MODE_RX                        USART_CR1_RE                   /*!< RX mode        */
+#define IRDA_MODE_TX                        USART_CR1_TE                   /*!< TX mode        */
+#define IRDA_MODE_TX_RX                     (USART_CR1_TE |USART_CR1_RE)   /*!< RX and TX mode */
+/**
+  * @}
+  */
+
+/** @defgroup IRDA_Low_Power IRDA Low Power
+  * @{
+  */
+#define IRDA_POWERMODE_NORMAL               0x00000000U       /*!< IRDA normal power mode */
+#define IRDA_POWERMODE_LOWPOWER             USART_CR3_IRLP    /*!< IRDA low power mode    */
+/**
+  * @}
+  */
+
+/** @defgroup IRDA_ClockPrescaler IRDA Clock Prescaler
+  * @{
+  */
+#define IRDA_PRESCALER_DIV1    0x00000000U  /*!< fclk_pres = fclk     */
+#define IRDA_PRESCALER_DIV2    0x00000001U  /*!< fclk_pres = fclk/2   */
+#define IRDA_PRESCALER_DIV4    0x00000002U  /*!< fclk_pres = fclk/4   */
+#define IRDA_PRESCALER_DIV6    0x00000003U  /*!< fclk_pres = fclk/6   */
+#define IRDA_PRESCALER_DIV8    0x00000004U  /*!< fclk_pres = fclk/8   */
+#define IRDA_PRESCALER_DIV10   0x00000005U  /*!< fclk_pres = fclk/10  */
+#define IRDA_PRESCALER_DIV12   0x00000006U  /*!< fclk_pres = fclk/12  */
+#define IRDA_PRESCALER_DIV16   0x00000007U  /*!< fclk_pres = fclk/16  */
+#define IRDA_PRESCALER_DIV32   0x00000008U  /*!< fclk_pres = fclk/32  */
+#define IRDA_PRESCALER_DIV64   0x00000009U  /*!< fclk_pres = fclk/64  */
+#define IRDA_PRESCALER_DIV128  0x0000000AU  /*!< fclk_pres = fclk/128 */
+#define IRDA_PRESCALER_DIV256  0x0000000BU  /*!< fclk_pres = fclk/256 */
+/**
+  * @}
+  */
+
+/** @defgroup IRDA_State IRDA State
+  * @{
+  */
+#define IRDA_STATE_DISABLE                  0x00000000U     /*!< IRDA disabled  */
+#define IRDA_STATE_ENABLE                   USART_CR1_UE    /*!< IRDA enabled   */
+/**
+  * @}
+  */
+
+/** @defgroup IRDA_Mode IRDA Mode
+  * @{
+  */
+#define IRDA_MODE_DISABLE                   0x00000000U      /*!< Associated UART disabled in IRDA mode */
+#define IRDA_MODE_ENABLE                    USART_CR3_IREN   /*!< Associated UART enabled in IRDA mode  */
+/**
+  * @}
+  */
+
+/** @defgroup IRDA_One_Bit IRDA One Bit Sampling
+  * @{
+  */
+#define IRDA_ONE_BIT_SAMPLE_DISABLE         0x00000000U       /*!< One-bit sampling disabled */
+#define IRDA_ONE_BIT_SAMPLE_ENABLE          USART_CR3_ONEBIT  /*!< One-bit sampling enabled  */
+/**
+  * @}
+  */
+
+/** @defgroup IRDA_DMA_Tx IRDA DMA Tx
+  * @{
+  */
+#define IRDA_DMA_TX_DISABLE                 0x00000000U       /*!< IRDA DMA TX disabled */
+#define IRDA_DMA_TX_ENABLE                  USART_CR3_DMAT    /*!< IRDA DMA TX enabled  */
+/**
+  * @}
+  */
+
+/** @defgroup IRDA_DMA_Rx IRDA DMA Rx
+  * @{
+  */
+#define IRDA_DMA_RX_DISABLE                 0x00000000U       /*!< IRDA DMA RX disabled */
+#define IRDA_DMA_RX_ENABLE                  USART_CR3_DMAR    /*!< IRDA DMA RX enabled  */
+/**
+  * @}
+  */
+
+/** @defgroup IRDA_Request_Parameters IRDA Request Parameters
+  * @{
+  */
+#define IRDA_AUTOBAUD_REQUEST            USART_RQR_ABRRQ        /*!< Auto-Baud Rate Request      */
+#define IRDA_RXDATA_FLUSH_REQUEST        USART_RQR_RXFRQ        /*!< Receive Data flush Request  */
+#define IRDA_TXDATA_FLUSH_REQUEST        USART_RQR_TXFRQ        /*!< Transmit data flush Request */
+/**
+  * @}
+  */
+
+/** @defgroup IRDA_Flags IRDA Flags
+  *        Elements values convention: 0xXXXX
+  *           - 0xXXXX  : Flag mask in the ISR register
+  * @{
+  */
+#define IRDA_FLAG_REACK                     USART_ISR_REACK         /*!< IRDA receive enable acknowledge flag      */
+#define IRDA_FLAG_TEACK                     USART_ISR_TEACK         /*!< IRDA transmit enable acknowledge flag     */
+#define IRDA_FLAG_BUSY                      USART_ISR_BUSY          /*!< IRDA busy flag                            */
+#define IRDA_FLAG_ABRF                      USART_ISR_ABRF          /*!< IRDA auto Baud rate flag                  */
+#define IRDA_FLAG_ABRE                      USART_ISR_ABRE          /*!< IRDA auto Baud rate error                 */
+#define IRDA_FLAG_TXE                       USART_ISR_TXE_TXFNF     /*!< IRDA transmit data register empty         */
+#define IRDA_FLAG_TC                        USART_ISR_TC            /*!< IRDA transmission complete                */
+#define IRDA_FLAG_RXNE                      USART_ISR_RXNE_RXFNE    /*!< IRDA read data register not empty         */
+#define IRDA_FLAG_ORE                       USART_ISR_ORE           /*!< IRDA overrun error                        */
+#define IRDA_FLAG_NE                        USART_ISR_NE            /*!< IRDA noise error                          */
+#define IRDA_FLAG_FE                        USART_ISR_FE            /*!< IRDA frame error                          */
+#define IRDA_FLAG_PE                        USART_ISR_PE            /*!< IRDA parity error                         */
+/**
+  * @}
+  */
+
+/** @defgroup IRDA_Interrupt_definition IRDA Interrupts Definition
+  *        Elements values convention: 0000ZZZZ0XXYYYYYb
+  *           - YYYYY  : Interrupt source position in the XX register (5bits)
+  *           - XX  : Interrupt source register (2bits)
+  *                 - 01: CR1 register
+  *                 - 10: CR2 register
+  *                 - 11: CR3 register
+  *           - ZZZZ  : Flag position in the ISR register(4bits)
+  * @{
+  */
+#define IRDA_IT_PE                          0x0028U     /*!< IRDA Parity error interruption                 */
+#define IRDA_IT_TXE                         0x0727U     /*!< IRDA Transmit data register empty interruption */
+#define IRDA_IT_TC                          0x0626U     /*!< IRDA Transmission complete interruption        */
+#define IRDA_IT_RXNE                        0x0525U     /*!< IRDA Read data register not empty interruption */
+#define IRDA_IT_IDLE                        0x0424U     /*!< IRDA Idle interruption                         */
+
+/*       Elements values convention: 000000000XXYYYYYb
+             - YYYYY  : Interrupt source position in the XX register (5bits)
+             - XX  : Interrupt source register (2bits)
+                   - 01: CR1 register
+                   - 10: CR2 register
+                   - 11: CR3 register */
+#define IRDA_IT_ERR                         0x0060U       /*!< IRDA Error interruption        */
+
+/*       Elements values convention: 0000ZZZZ00000000b
+             - ZZZZ  : Flag position in the ISR register(4bits) */
+#define IRDA_IT_ORE                         0x0300U      /*!< IRDA Overrun error interruption */
+#define IRDA_IT_NE                          0x0200U      /*!< IRDA Noise error interruption   */
+#define IRDA_IT_FE                          0x0100U      /*!< IRDA Frame error interruption   */
+/**
+  * @}
+  */
+
+/** @defgroup IRDA_IT_CLEAR_Flags IRDA Interruption Clear Flags
+  * @{
+  */
+#define IRDA_CLEAR_PEF                       USART_ICR_PECF            /*!< Parity Error Clear Flag          */
+#define IRDA_CLEAR_FEF                       USART_ICR_FECF            /*!< Framing Error Clear Flag         */
+#define IRDA_CLEAR_NEF                       USART_ICR_NECF            /*!< Noise Error detected Clear Flag  */
+#define IRDA_CLEAR_OREF                      USART_ICR_ORECF           /*!< OverRun Error Clear Flag         */
+#define IRDA_CLEAR_IDLEF                     USART_ICR_IDLECF          /*!< IDLE line detected Clear Flag    */
+#define IRDA_CLEAR_TCF                       USART_ICR_TCCF            /*!< Transmission Complete Clear Flag */
+/**
+  * @}
+  */
+
+/** @defgroup IRDA_Interruption_Mask IRDA interruptions flags mask
+  * @{
+  */
+#define IRDA_IT_MASK  0x001FU  /*!< IRDA Interruptions flags mask  */
+#define IRDA_CR_MASK  0x00E0U  /*!< IRDA control register mask     */
+#define IRDA_CR_POS   5U       /*!< IRDA control register position */
+#define IRDA_ISR_MASK 0x1F00U  /*!< IRDA ISR register mask         */
+#define IRDA_ISR_POS  8U       /*!< IRDA ISR register position     */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup IRDA_Exported_Macros IRDA Exported Macros
+  * @{
+  */
+
+/** @brief  Reset IRDA handle state.
+  * @param  __HANDLE__ IRDA handle.
+  * @retval None
+  */
+#if USE_HAL_IRDA_REGISTER_CALLBACKS == 1
+#define __HAL_IRDA_RESET_HANDLE_STATE(__HANDLE__)  do{                                                   \
+                                                       (__HANDLE__)->gState = HAL_IRDA_STATE_RESET;      \
+                                                       (__HANDLE__)->RxState = HAL_IRDA_STATE_RESET;     \
+                                                       (__HANDLE__)->MspInitCallback = NULL;             \
+                                                       (__HANDLE__)->MspDeInitCallback = NULL;           \
+                                                     } while(0U)
+#else
+#define __HAL_IRDA_RESET_HANDLE_STATE(__HANDLE__)  do{                                                   \
+                                                       (__HANDLE__)->gState = HAL_IRDA_STATE_RESET;      \
+                                                       (__HANDLE__)->RxState = HAL_IRDA_STATE_RESET;     \
+                                                     } while(0U)
+#endif /*USE_HAL_IRDA_REGISTER_CALLBACKS  */
+
+/** @brief  Flush the IRDA DR register.
+  * @param  __HANDLE__ specifies the IRDA Handle.
+  * @retval None
+  */
+#define __HAL_IRDA_FLUSH_DRREGISTER(__HANDLE__)                            \
+  do{                                                                    \
+    SET_BIT((__HANDLE__)->Instance->RQR, IRDA_RXDATA_FLUSH_REQUEST); \
+    SET_BIT((__HANDLE__)->Instance->RQR, IRDA_TXDATA_FLUSH_REQUEST); \
+  } while(0U)
+
+/** @brief  Clear the specified IRDA pending flag.
+  * @param  __HANDLE__ specifies the IRDA Handle.
+  * @param  __FLAG__ specifies the flag to check.
+  *          This parameter can be any combination of the following values:
+  *            @arg @ref IRDA_CLEAR_PEF
+  *            @arg @ref IRDA_CLEAR_FEF
+  *            @arg @ref IRDA_CLEAR_NEF
+  *            @arg @ref IRDA_CLEAR_OREF
+  *            @arg @ref IRDA_CLEAR_TCF
+  *            @arg @ref IRDA_CLEAR_IDLEF
+  * @retval None
+  */
+#define __HAL_IRDA_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__))
+
+/** @brief  Clear the IRDA PE pending flag.
+  * @param  __HANDLE__ specifies the IRDA Handle.
+  * @retval None
+  */
+#define __HAL_IRDA_CLEAR_PEFLAG(__HANDLE__)    __HAL_IRDA_CLEAR_FLAG((__HANDLE__), IRDA_CLEAR_PEF)
+
+
+/** @brief  Clear the IRDA FE pending flag.
+  * @param  __HANDLE__ specifies the IRDA Handle.
+  * @retval None
+  */
+#define __HAL_IRDA_CLEAR_FEFLAG(__HANDLE__)    __HAL_IRDA_CLEAR_FLAG((__HANDLE__), IRDA_CLEAR_FEF)
+
+/** @brief  Clear the IRDA NE pending flag.
+  * @param  __HANDLE__ specifies the IRDA Handle.
+  * @retval None
+  */
+#define __HAL_IRDA_CLEAR_NEFLAG(__HANDLE__)    __HAL_IRDA_CLEAR_FLAG((__HANDLE__), IRDA_CLEAR_NEF)
+
+/** @brief  Clear the IRDA ORE pending flag.
+  * @param  __HANDLE__ specifies the IRDA Handle.
+  * @retval None
+  */
+#define __HAL_IRDA_CLEAR_OREFLAG(__HANDLE__)    __HAL_IRDA_CLEAR_FLAG((__HANDLE__), IRDA_CLEAR_OREF)
+
+/** @brief  Clear the IRDA IDLE pending flag.
+  * @param  __HANDLE__ specifies the IRDA Handle.
+  * @retval None
+  */
+#define __HAL_IRDA_CLEAR_IDLEFLAG(__HANDLE__)   __HAL_IRDA_CLEAR_FLAG((__HANDLE__), IRDA_CLEAR_IDLEF)
+
+/** @brief  Check whether the specified IRDA flag is set or not.
+  * @param  __HANDLE__ specifies the IRDA Handle.
+  * @param  __FLAG__ specifies the flag to check.
+  *        This parameter can be one of the following values:
+  *            @arg @ref IRDA_FLAG_REACK Receive enable acknowledge flag
+  *            @arg @ref IRDA_FLAG_TEACK Transmit enable acknowledge flag
+  *            @arg @ref IRDA_FLAG_BUSY  Busy flag
+  *            @arg @ref IRDA_FLAG_ABRF  Auto Baud rate detection flag
+  *            @arg @ref IRDA_FLAG_ABRE  Auto Baud rate detection error flag
+  *            @arg @ref IRDA_FLAG_TXE   Transmit data register empty flag
+  *            @arg @ref IRDA_FLAG_TC    Transmission Complete flag
+  *            @arg @ref IRDA_FLAG_RXNE  Receive data register not empty flag
+  *            @arg @ref IRDA_FLAG_ORE   OverRun Error flag
+  *            @arg @ref IRDA_FLAG_NE    Noise Error flag
+  *            @arg @ref IRDA_FLAG_FE    Framing Error flag
+  *            @arg @ref IRDA_FLAG_PE    Parity Error flag
+  * @retval The new state of __FLAG__ (TRUE or FALSE).
+  */
+#define __HAL_IRDA_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->ISR & (__FLAG__)) == (__FLAG__))
+
+
+/** @brief  Enable the specified IRDA interrupt.
+  * @param  __HANDLE__ specifies the IRDA Handle.
+  * @param  __INTERRUPT__ specifies the IRDA interrupt source to enable.
+  *          This parameter can be one of the following values:
+  *            @arg @ref IRDA_IT_TXE  Transmit Data Register empty interrupt
+  *            @arg @ref IRDA_IT_TC   Transmission complete interrupt
+  *            @arg @ref IRDA_IT_RXNE Receive Data register not empty interrupt
+  *            @arg @ref IRDA_IT_IDLE Idle line detection interrupt
+  *            @arg @ref IRDA_IT_PE   Parity Error interrupt
+  *            @arg @ref IRDA_IT_ERR  Error interrupt(Frame error, noise error, overrun error)
+  * @retval None
+  */
+#define __HAL_IRDA_ENABLE_IT(__HANDLE__, __INTERRUPT__)   (((((__INTERRUPT__) & IRDA_CR_MASK) >> IRDA_CR_POS) == 1U)? \
+                                                           ((__HANDLE__)->Instance->CR1 |= (1U << \
+                                                               ((__INTERRUPT__) & IRDA_IT_MASK))):\
+                                                           ((((__INTERRUPT__) & IRDA_CR_MASK) >> IRDA_CR_POS) == 2U)? \
+                                                           ((__HANDLE__)->Instance->CR2 |= (1U << \
+                                                               ((__INTERRUPT__) & IRDA_IT_MASK))):\
+                                                           ((__HANDLE__)->Instance->CR3 |= (1U << \
+                                                               ((__INTERRUPT__) & IRDA_IT_MASK))))
+
+/** @brief  Disable the specified IRDA interrupt.
+  * @param  __HANDLE__ specifies the IRDA Handle.
+  * @param  __INTERRUPT__ specifies the IRDA interrupt source to disable.
+  *          This parameter can be one of the following values:
+  *            @arg @ref IRDA_IT_TXE  Transmit Data Register empty interrupt
+  *            @arg @ref IRDA_IT_TC   Transmission complete interrupt
+  *            @arg @ref IRDA_IT_RXNE Receive Data register not empty interrupt
+  *            @arg @ref IRDA_IT_IDLE Idle line detection interrupt
+  *            @arg @ref IRDA_IT_PE   Parity Error interrupt
+  *            @arg @ref IRDA_IT_ERR  Error interrupt(Frame error, noise error, overrun error)
+  * @retval None
+  */
+#define __HAL_IRDA_DISABLE_IT(__HANDLE__, __INTERRUPT__)  (((((__INTERRUPT__) & IRDA_CR_MASK) >> IRDA_CR_POS) == 1U)? \
+                                                           ((__HANDLE__)->Instance->CR1 &= ~ (1U << \
+                                                               ((__INTERRUPT__) & IRDA_IT_MASK))): \
+                                                           ((((__INTERRUPT__) & IRDA_CR_MASK) >> IRDA_CR_POS) == 2U)? \
+                                                           ((__HANDLE__)->Instance->CR2 &= ~ (1U << \
+                                                               ((__INTERRUPT__) & IRDA_IT_MASK))): \
+                                                           ((__HANDLE__)->Instance->CR3 &= ~ (1U << \
+                                                               ((__INTERRUPT__) & IRDA_IT_MASK))))
+
+/** @brief  Check whether the specified IRDA interrupt has occurred or not.
+  * @param  __HANDLE__ specifies the IRDA Handle.
+  * @param  __INTERRUPT__ specifies the IRDA interrupt source to check.
+  *          This parameter can be one of the following values:
+  *            @arg @ref IRDA_IT_TXE Transmit Data Register empty interrupt
+  *            @arg @ref IRDA_IT_TC  Transmission complete interrupt
+  *            @arg @ref IRDA_IT_RXNE Receive Data register not empty interrupt
+  *            @arg @ref IRDA_IT_IDLE Idle line detection interrupt
+  *            @arg @ref IRDA_IT_ORE OverRun Error interrupt
+  *            @arg @ref IRDA_IT_NE Noise Error interrupt
+  *            @arg @ref IRDA_IT_FE Framing Error interrupt
+  *            @arg @ref IRDA_IT_PE Parity Error interrupt
+  * @retval The new state of __IT__ (SET or RESET).
+  */
+#define __HAL_IRDA_GET_IT(__HANDLE__, __INTERRUPT__) \
+  ((((__HANDLE__)->Instance->ISR& (0x01U << (((__INTERRUPT__) & IRDA_ISR_MASK)>>IRDA_ISR_POS))) != 0U) ? SET : RESET)
+
+/** @brief  Check whether the specified IRDA interrupt source is enabled or not.
+  * @param  __HANDLE__ specifies the IRDA Handle.
+  * @param  __INTERRUPT__ specifies the IRDA interrupt source to check.
+  *          This parameter can be one of the following values:
+  *            @arg @ref IRDA_IT_TXE Transmit Data Register empty interrupt
+  *            @arg @ref IRDA_IT_TC  Transmission complete interrupt
+  *            @arg @ref IRDA_IT_RXNE Receive Data register not empty interrupt
+  *            @arg @ref IRDA_IT_IDLE Idle line detection interrupt
+  *            @arg @ref IRDA_IT_ERR Framing, overrun or noise error interrupt
+  *            @arg @ref IRDA_IT_PE Parity Error interrupt
+  * @retval The new state of __IT__ (SET or RESET).
+  */
+#define __HAL_IRDA_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)                                                          \
+  ((((((((__INTERRUPT__) & IRDA_CR_MASK) >>IRDA_CR_POS) == 0x01U)? (__HANDLE__)->Instance->CR1 :(((((__INTERRUPT__)  \
+      & IRDA_CR_MASK) >> IRDA_CR_POS)== 0x02U)? (__HANDLE__)->Instance->CR2 :(__HANDLE__)->Instance->CR3))           \
+     & (0x01U <<(((uint16_t)(__INTERRUPT__)) & IRDA_IT_MASK))) != 0U) ? SET : RESET)
+
+/** @brief  Clear the specified IRDA ISR flag, in setting the proper ICR register flag.
+  * @param  __HANDLE__ specifies the IRDA Handle.
+  * @param  __IT_CLEAR__ specifies the interrupt clear register flag that needs to be set
+  *                       to clear the corresponding interrupt
+  *          This parameter can be one of the following values:
+  *            @arg @ref IRDA_CLEAR_PEF Parity Error Clear Flag
+  *            @arg @ref IRDA_CLEAR_FEF Framing Error Clear Flag
+  *            @arg @ref IRDA_CLEAR_NEF Noise detected Clear Flag
+  *            @arg @ref IRDA_CLEAR_OREF OverRun Error Clear Flag
+  *            @arg @ref IRDA_CLEAR_TCF Transmission Complete Clear Flag
+  * @retval None
+  */
+#define __HAL_IRDA_CLEAR_IT(__HANDLE__, __IT_CLEAR__) ((__HANDLE__)->Instance->ICR = (uint32_t)(__IT_CLEAR__))
+
+
+/** @brief  Set a specific IRDA request flag.
+  * @param  __HANDLE__ specifies the IRDA Handle.
+  * @param  __REQ__ specifies the request flag to set
+  *          This parameter can be one of the following values:
+  *            @arg @ref IRDA_AUTOBAUD_REQUEST Auto-Baud Rate Request
+  *            @arg @ref IRDA_RXDATA_FLUSH_REQUEST Receive Data flush Request
+  *            @arg @ref IRDA_TXDATA_FLUSH_REQUEST Transmit data flush Request
+  * @retval None
+  */
+#define __HAL_IRDA_SEND_REQ(__HANDLE__, __REQ__) ((__HANDLE__)->Instance->RQR |= (uint16_t)(__REQ__))
+
+/** @brief  Enable the IRDA one bit sample method.
+  * @param  __HANDLE__ specifies the IRDA Handle.
+  * @retval None
+  */
+#define __HAL_IRDA_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT)
+
+/** @brief  Disable the IRDA one bit sample method.
+  * @param  __HANDLE__ specifies the IRDA Handle.
+  * @retval None
+  */
+#define __HAL_IRDA_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3\
+                                                       &= (uint32_t)~((uint32_t)USART_CR3_ONEBIT))
+
+/** @brief  Enable UART/USART associated to IRDA Handle.
+  * @param  __HANDLE__ specifies the IRDA Handle.
+  * @retval None
+  */
+#define __HAL_IRDA_ENABLE(__HANDLE__)                   ((__HANDLE__)->Instance->CR1 |=  USART_CR1_UE)
+
+/** @brief  Disable UART/USART associated to IRDA Handle.
+  * @param  __HANDLE__ specifies the IRDA Handle.
+  * @retval None
+  */
+#define __HAL_IRDA_DISABLE(__HANDLE__)                  ((__HANDLE__)->Instance->CR1 &=  ~USART_CR1_UE)
+
+/**
+  * @}
+  */
+
+/* Private macros --------------------------------------------------------*/
+/** @addtogroup IRDA_Private_Macros
+  * @{
+  */
+
+/** @brief  Ensure that IRDA Baud rate is less or equal to maximum value.
+  * @param  __BAUDRATE__ specifies the IRDA Baudrate set by the user.
+  * @retval True or False
+  */
+#define IS_IRDA_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) < 115201U)
+
+/** @brief  Ensure that IRDA prescaler value is strictly larger than 0.
+  * @param  __PRESCALER__ specifies the IRDA prescaler value set by the user.
+  * @retval True or False
+  */
+#define IS_IRDA_PRESCALER(__PRESCALER__) ((__PRESCALER__) > 0U)
+
+/** @brief Ensure that IRDA frame parity is valid.
+  * @param __PARITY__ IRDA frame parity.
+  * @retval SET (__PARITY__ is valid) or RESET (__PARITY__ is invalid)
+  */
+#define IS_IRDA_PARITY(__PARITY__) (((__PARITY__) == IRDA_PARITY_NONE) || \
+                                    ((__PARITY__) == IRDA_PARITY_EVEN) || \
+                                    ((__PARITY__) == IRDA_PARITY_ODD))
+
+/** @brief Ensure that IRDA communication mode is valid.
+  * @param __MODE__ IRDA communication mode.
+  * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid)
+  */
+#define IS_IRDA_TX_RX_MODE(__MODE__) ((((__MODE__)\
+                                        & (~((uint32_t)(IRDA_MODE_TX_RX)))) == 0x00U) && ((__MODE__) != 0x00U))
+
+/** @brief Ensure that IRDA power mode is valid.
+  * @param __MODE__ IRDA power mode.
+  * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid)
+  */
+#define IS_IRDA_POWERMODE(__MODE__) (((__MODE__) == IRDA_POWERMODE_LOWPOWER) || \
+                                     ((__MODE__) == IRDA_POWERMODE_NORMAL))
+
+/** @brief Ensure that IRDA clock Prescaler is valid.
+  * @param __CLOCKPRESCALER__ IRDA clock Prescaler value.
+  * @retval SET (__CLOCKPRESCALER__ is valid) or RESET (__CLOCKPRESCALER__ is invalid)
+  */
+#define IS_IRDA_CLOCKPRESCALER(__CLOCKPRESCALER__) (((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV1) || \
+                                                    ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV2)   || \
+                                                    ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV4)   || \
+                                                    ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV6)   || \
+                                                    ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV8)   || \
+                                                    ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV10)  || \
+                                                    ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV12)  || \
+                                                    ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV16)  || \
+                                                    ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV32)  || \
+                                                    ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV64)  || \
+                                                    ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV128) || \
+                                                    ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV256))
+
+/** @brief Ensure that IRDA state is valid.
+  * @param __STATE__ IRDA state mode.
+  * @retval SET (__STATE__ is valid) or RESET (__STATE__ is invalid)
+  */
+#define IS_IRDA_STATE(__STATE__) (((__STATE__) == IRDA_STATE_DISABLE) || \
+                                  ((__STATE__) == IRDA_STATE_ENABLE))
+
+/** @brief Ensure that IRDA associated UART/USART mode is valid.
+  * @param __MODE__ IRDA associated UART/USART mode.
+  * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid)
+  */
+#define IS_IRDA_MODE(__MODE__)  (((__MODE__) == IRDA_MODE_DISABLE) || \
+                                 ((__MODE__) == IRDA_MODE_ENABLE))
+
+/** @brief Ensure that IRDA sampling rate is valid.
+  * @param __ONEBIT__ IRDA sampling rate.
+  * @retval SET (__ONEBIT__ is valid) or RESET (__ONEBIT__ is invalid)
+  */
+#define IS_IRDA_ONE_BIT_SAMPLE(__ONEBIT__)      (((__ONEBIT__) == IRDA_ONE_BIT_SAMPLE_DISABLE) || \
+                                                 ((__ONEBIT__) == IRDA_ONE_BIT_SAMPLE_ENABLE))
+
+/** @brief Ensure that IRDA DMA TX mode is valid.
+  * @param __DMATX__ IRDA DMA TX mode.
+  * @retval SET (__DMATX__ is valid) or RESET (__DMATX__ is invalid)
+  */
+#define IS_IRDA_DMA_TX(__DMATX__)     (((__DMATX__) == IRDA_DMA_TX_DISABLE) || \
+                                       ((__DMATX__) == IRDA_DMA_TX_ENABLE))
+
+/** @brief Ensure that IRDA DMA RX mode is valid.
+  * @param __DMARX__ IRDA DMA RX mode.
+  * @retval SET (__DMARX__ is valid) or RESET (__DMARX__ is invalid)
+  */
+#define IS_IRDA_DMA_RX(__DMARX__) (((__DMARX__) == IRDA_DMA_RX_DISABLE) || \
+                                   ((__DMARX__) == IRDA_DMA_RX_ENABLE))
+
+/** @brief Ensure that IRDA request is valid.
+  * @param __PARAM__ IRDA request.
+  * @retval SET (__PARAM__ is valid) or RESET (__PARAM__ is invalid)
+  */
+#define IS_IRDA_REQUEST_PARAMETER(__PARAM__) (((__PARAM__) == IRDA_AUTOBAUD_REQUEST) || \
+                                              ((__PARAM__) == IRDA_RXDATA_FLUSH_REQUEST) || \
+                                              ((__PARAM__) == IRDA_TXDATA_FLUSH_REQUEST))
+/**
+  * @}
+  */
+
+/* Include IRDA HAL Extended module */
+#include "stm32g0xx_hal_irda_ex.h"
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup IRDA_Exported_Functions IRDA Exported Functions
+  * @{
+  */
+
+/** @addtogroup IRDA_Exported_Functions_Group1 Initialization and de-initialization functions
+  * @{
+  */
+
+/* Initialization and de-initialization functions  ****************************/
+HAL_StatusTypeDef HAL_IRDA_Init(IRDA_HandleTypeDef *hirda);
+HAL_StatusTypeDef HAL_IRDA_DeInit(IRDA_HandleTypeDef *hirda);
+void HAL_IRDA_MspInit(IRDA_HandleTypeDef *hirda);
+void HAL_IRDA_MspDeInit(IRDA_HandleTypeDef *hirda);
+
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+/* Callbacks Register/UnRegister functions  ***********************************/
+HAL_StatusTypeDef HAL_IRDA_RegisterCallback(IRDA_HandleTypeDef *hirda, HAL_IRDA_CallbackIDTypeDef CallbackID,
+                                            pIRDA_CallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_IRDA_UnRegisterCallback(IRDA_HandleTypeDef *hirda, HAL_IRDA_CallbackIDTypeDef CallbackID);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @addtogroup IRDA_Exported_Functions_Group2 IO operation functions
+  * @{
+  */
+
+/* IO operation functions *****************************************************/
+HAL_StatusTypeDef HAL_IRDA_Transmit(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size, uint32_t Timeout);
+HAL_StatusTypeDef HAL_IRDA_Receive(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size, uint32_t Timeout);
+HAL_StatusTypeDef HAL_IRDA_Transmit_IT(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_IRDA_Receive_IT(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_IRDA_Transmit_DMA(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_IRDA_Receive_DMA(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_IRDA_DMAPause(IRDA_HandleTypeDef *hirda);
+HAL_StatusTypeDef HAL_IRDA_DMAResume(IRDA_HandleTypeDef *hirda);
+HAL_StatusTypeDef HAL_IRDA_DMAStop(IRDA_HandleTypeDef *hirda);
+/* Transfer Abort functions */
+HAL_StatusTypeDef HAL_IRDA_Abort(IRDA_HandleTypeDef *hirda);
+HAL_StatusTypeDef HAL_IRDA_AbortTransmit(IRDA_HandleTypeDef *hirda);
+HAL_StatusTypeDef HAL_IRDA_AbortReceive(IRDA_HandleTypeDef *hirda);
+HAL_StatusTypeDef HAL_IRDA_Abort_IT(IRDA_HandleTypeDef *hirda);
+HAL_StatusTypeDef HAL_IRDA_AbortTransmit_IT(IRDA_HandleTypeDef *hirda);
+HAL_StatusTypeDef HAL_IRDA_AbortReceive_IT(IRDA_HandleTypeDef *hirda);
+
+void HAL_IRDA_IRQHandler(IRDA_HandleTypeDef *hirda);
+void HAL_IRDA_TxCpltCallback(IRDA_HandleTypeDef *hirda);
+void HAL_IRDA_RxCpltCallback(IRDA_HandleTypeDef *hirda);
+void HAL_IRDA_TxHalfCpltCallback(IRDA_HandleTypeDef *hirda);
+void HAL_IRDA_RxHalfCpltCallback(IRDA_HandleTypeDef *hirda);
+void HAL_IRDA_ErrorCallback(IRDA_HandleTypeDef *hirda);
+void HAL_IRDA_AbortCpltCallback(IRDA_HandleTypeDef *hirda);
+void HAL_IRDA_AbortTransmitCpltCallback(IRDA_HandleTypeDef *hirda);
+void HAL_IRDA_AbortReceiveCpltCallback(IRDA_HandleTypeDef *hirda);
+
+/**
+  * @}
+  */
+
+/* Peripheral Control functions  ************************************************/
+
+/** @addtogroup IRDA_Exported_Functions_Group4 Peripheral State and Error functions
+  * @{
+  */
+
+/* Peripheral State and Error functions ***************************************/
+HAL_IRDA_StateTypeDef HAL_IRDA_GetState(IRDA_HandleTypeDef *hirda);
+uint32_t              HAL_IRDA_GetError(IRDA_HandleTypeDef *hirda);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_IRDA_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_irda_ex.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_irda_ex.h
new file mode 100644
index 0000000..9ce590d
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_irda_ex.h
@@ -0,0 +1,298 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_irda_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of IRDA HAL Extended module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_IRDA_EX_H
+#define STM32G0xx_HAL_IRDA_EX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup IRDAEx IRDAEx
+  * @brief IRDA Extended HAL module driver
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup IRDAEx_Extended_Exported_Constants IRDAEx Extended Exported Constants
+  * @{
+  */
+
+/** @defgroup IRDAEx_Word_Length IRDAEx Word Length
+  * @{
+  */
+#define IRDA_WORDLENGTH_7B                  USART_CR1_M1   /*!< 7-bit long frame */
+#define IRDA_WORDLENGTH_8B                  0x00000000U    /*!< 8-bit long frame */
+#define IRDA_WORDLENGTH_9B                  USART_CR1_M0   /*!< 9-bit long frame */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+
+/* Private macros ------------------------------------------------------------*/
+
+/** @defgroup IRDAEx_Private_Macros IRDAEx Private Macros
+  * @{
+  */
+
+/** @brief  Report the IRDA clock source.
+  * @param  __HANDLE__ specifies the IRDA Handle.
+  * @param  __CLOCKSOURCE__ output variable.
+  * @retval IRDA clocking source, written in __CLOCKSOURCE__.
+  */
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+#define IRDA_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__)       \
+  do {                                                        \
+    if((__HANDLE__)->Instance == USART1)                      \
+    {                                                         \
+      switch(__HAL_RCC_GET_USART1_SOURCE())                   \
+      {                                                       \
+        case RCC_USART1CLKSOURCE_PCLK1:                       \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_PCLK1;         \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_HSI:                         \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_HSI;           \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_SYSCLK:                      \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_SYSCLK;        \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_LSE:                         \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_LSE;           \
+          break;                                              \
+        default:                                              \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_UNDEFINED;     \
+          break;                                              \
+      }                                                       \
+    }                                                         \
+    else if((__HANDLE__)->Instance == USART2)                 \
+    {                                                         \
+      switch(__HAL_RCC_GET_USART2_SOURCE())                   \
+      {                                                       \
+        case RCC_USART2CLKSOURCE_PCLK1:                       \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_PCLK1;         \
+          break;                                              \
+        case RCC_USART2CLKSOURCE_HSI:                         \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_HSI;           \
+          break;                                              \
+        case RCC_USART2CLKSOURCE_SYSCLK:                      \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_SYSCLK;        \
+          break;                                              \
+        case RCC_USART2CLKSOURCE_LSE:                         \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_LSE;           \
+          break;                                              \
+        default:                                              \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_UNDEFINED;     \
+          break;                                              \
+      }                                                       \
+    }                                                         \
+    else if((__HANDLE__)->Instance == USART3)                 \
+    {                                                         \
+      switch(__HAL_RCC_GET_USART3_SOURCE())                   \
+      {                                                       \
+        case RCC_USART3CLKSOURCE_PCLK1:                       \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_PCLK1;         \
+          break;                                              \
+        case RCC_USART3CLKSOURCE_HSI:                         \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_HSI;           \
+          break;                                              \
+        case RCC_USART3CLKSOURCE_SYSCLK:                      \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_SYSCLK;        \
+          break;                                              \
+        case RCC_USART3CLKSOURCE_LSE:                         \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_LSE;           \
+          break;                                              \
+        default:                                              \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_UNDEFINED;     \
+          break;                                              \
+      }                                                       \
+    }                                                         \
+    else                                                      \
+    {                                                         \
+      (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_UNDEFINED;         \
+    }                                                         \
+  } while(0U)
+#elif defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G070xx)
+#define IRDA_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__)       \
+  do {                                                        \
+    if((__HANDLE__)->Instance == USART1)                      \
+    {                                                         \
+      switch(__HAL_RCC_GET_USART1_SOURCE())                   \
+      {                                                       \
+        case RCC_USART1CLKSOURCE_PCLK1:                       \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_PCLK1;         \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_HSI:                         \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_HSI;           \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_SYSCLK:                      \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_SYSCLK;        \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_LSE:                         \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_LSE;           \
+          break;                                              \
+        default:                                              \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_UNDEFINED;     \
+          break;                                              \
+      }                                                       \
+    }                                                         \
+    else if((__HANDLE__)->Instance == USART2)                 \
+    {                                                         \
+      switch(__HAL_RCC_GET_USART2_SOURCE())                   \
+      {                                                       \
+        case RCC_USART2CLKSOURCE_PCLK1:                       \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_PCLK1;         \
+          break;                                              \
+        case RCC_USART2CLKSOURCE_HSI:                         \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_HSI;           \
+          break;                                              \
+        case RCC_USART2CLKSOURCE_SYSCLK:                      \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_SYSCLK;        \
+          break;                                              \
+        case RCC_USART2CLKSOURCE_LSE:                         \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_LSE;           \
+          break;                                              \
+        default:                                              \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_UNDEFINED;     \
+          break;                                              \
+      }                                                       \
+    }                                                         \
+    else                                                      \
+    {                                                         \
+      (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_UNDEFINED;         \
+    }                                                         \
+  } while(0U)
+#else
+#define IRDA_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__)       \
+  do {                                                        \
+    if((__HANDLE__)->Instance == USART1)                      \
+    {                                                         \
+      switch(__HAL_RCC_GET_USART1_SOURCE())                   \
+      {                                                       \
+        case RCC_USART1CLKSOURCE_PCLK1:                       \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_PCLK1;         \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_HSI:                         \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_HSI;           \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_SYSCLK:                      \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_SYSCLK;        \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_LSE:                         \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_LSE;           \
+          break;                                              \
+        default:                                              \
+          (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_UNDEFINED;     \
+          break;                                              \
+      }                                                       \
+    }                                                         \
+    else                                                      \
+    {                                                         \
+      (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_UNDEFINED;         \
+    }                                                         \
+  } while(0U)
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+/** @brief  Compute the mask to apply to retrieve the received data
+  *         according to the word length and to the parity bits activation.
+  * @param  __HANDLE__ specifies the IRDA Handle.
+  * @retval None, the mask to apply to the associated UART RDR register is stored in (__HANDLE__)->Mask field.
+  */
+#define IRDA_MASK_COMPUTATION(__HANDLE__)                             \
+  do {                                                                \
+    if ((__HANDLE__)->Init.WordLength == IRDA_WORDLENGTH_9B)          \
+    {                                                                 \
+      if ((__HANDLE__)->Init.Parity == IRDA_PARITY_NONE)              \
+      {                                                               \
+        (__HANDLE__)->Mask = 0x01FFU ;                                \
+      }                                                               \
+      else                                                            \
+      {                                                               \
+        (__HANDLE__)->Mask = 0x00FFU ;                                \
+      }                                                               \
+    }                                                                 \
+    else if ((__HANDLE__)->Init.WordLength == IRDA_WORDLENGTH_8B)     \
+    {                                                                 \
+      if ((__HANDLE__)->Init.Parity == IRDA_PARITY_NONE)              \
+      {                                                               \
+        (__HANDLE__)->Mask = 0x00FFU ;                                \
+      }                                                               \
+      else                                                            \
+      {                                                               \
+        (__HANDLE__)->Mask = 0x007FU ;                                \
+      }                                                               \
+    }                                                                 \
+    else if ((__HANDLE__)->Init.WordLength == IRDA_WORDLENGTH_7B)     \
+    {                                                                 \
+      if ((__HANDLE__)->Init.Parity == IRDA_PARITY_NONE)              \
+      {                                                               \
+        (__HANDLE__)->Mask = 0x007FU ;                                \
+      }                                                               \
+      else                                                            \
+      {                                                               \
+        (__HANDLE__)->Mask = 0x003FU ;                                \
+      }                                                               \
+    }                                                                 \
+    else                                                              \
+    {                                                                 \
+      (__HANDLE__)->Mask = 0x0000U;                                   \
+    }                                                                 \
+  } while(0U)
+
+/** @brief Ensure that IRDA frame length is valid.
+  * @param __LENGTH__ IRDA frame length.
+  * @retval SET (__LENGTH__ is valid) or RESET (__LENGTH__ is invalid)
+  */
+#define IS_IRDA_WORD_LENGTH(__LENGTH__) (((__LENGTH__) == IRDA_WORDLENGTH_7B) || \
+                                         ((__LENGTH__) == IRDA_WORDLENGTH_8B) || \
+                                         ((__LENGTH__) == IRDA_WORDLENGTH_9B))
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_IRDA_EX_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_iwdg.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_iwdg.h
new file mode 100644
index 0000000..0650bf1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_iwdg.h
@@ -0,0 +1,240 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_iwdg.h
+  * @author  MCD Application Team
+  * @brief   Header file of IWDG HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_IWDG_H
+#define STM32G0xx_HAL_IWDG_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup IWDG IWDG
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup IWDG_Exported_Types IWDG Exported Types
+  * @{
+  */
+
+/**
+  * @brief  IWDG Init structure definition
+  */
+typedef struct
+{
+  uint32_t Prescaler;  /*!< Select the prescaler of the IWDG.
+                            This parameter can be a value of @ref IWDG_Prescaler */
+
+  uint32_t Reload;     /*!< Specifies the IWDG down-counter reload value.
+                            This parameter must be a number between Min_Data = 0 and Max_Data = 0x0FFF */
+
+  uint32_t Window;     /*!< Specifies the window value to be compared to the down-counter.
+                            This parameter must be a number between Min_Data = 0 and Max_Data = 0x0FFF */
+
+} IWDG_InitTypeDef;
+
+/**
+  * @brief  IWDG Handle Structure definition
+  */
+typedef struct
+{
+  IWDG_TypeDef                 *Instance;  /*!< Register base address    */
+
+  IWDG_InitTypeDef             Init;       /*!< IWDG required parameters */
+} IWDG_HandleTypeDef;
+
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup IWDG_Exported_Constants IWDG Exported Constants
+  * @{
+  */
+
+/** @defgroup IWDG_Prescaler IWDG Prescaler
+  * @{
+  */
+#define IWDG_PRESCALER_4                0x00000000u                                     /*!< IWDG prescaler set to 4   */
+#define IWDG_PRESCALER_8                IWDG_PR_PR_0                                    /*!< IWDG prescaler set to 8   */
+#define IWDG_PRESCALER_16               IWDG_PR_PR_1                                    /*!< IWDG prescaler set to 16  */
+#define IWDG_PRESCALER_32               (IWDG_PR_PR_1 | IWDG_PR_PR_0)                   /*!< IWDG prescaler set to 32  */
+#define IWDG_PRESCALER_64               IWDG_PR_PR_2                                    /*!< IWDG prescaler set to 64  */
+#define IWDG_PRESCALER_128              (IWDG_PR_PR_2 | IWDG_PR_PR_0)                   /*!< IWDG prescaler set to 128 */
+#define IWDG_PRESCALER_256              (IWDG_PR_PR_2 | IWDG_PR_PR_1)                   /*!< IWDG prescaler set to 256 */
+/**
+  * @}
+  */
+
+/** @defgroup IWDG_Window_option IWDG Window option
+  * @{
+  */
+#define IWDG_WINDOW_DISABLE             IWDG_WINR_WIN
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup IWDG_Exported_Macros IWDG Exported Macros
+  * @{
+  */
+
+/**
+  * @brief  Enable the IWDG peripheral.
+  * @param  __HANDLE__  IWDG handle
+  * @retval None
+  */
+#define __HAL_IWDG_START(__HANDLE__)                WRITE_REG((__HANDLE__)->Instance->KR, IWDG_KEY_ENABLE)
+
+/**
+  * @brief  Reload IWDG counter with value defined in the reload register
+  *         (write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers disabled).
+  * @param  __HANDLE__  IWDG handle
+  * @retval None
+  */
+#define __HAL_IWDG_RELOAD_COUNTER(__HANDLE__)       WRITE_REG((__HANDLE__)->Instance->KR, IWDG_KEY_RELOAD)
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup IWDG_Exported_Functions  IWDG Exported Functions
+  * @{
+  */
+
+/** @defgroup IWDG_Exported_Functions_Group1 Initialization and Start functions
+  * @{
+  */
+/* Initialization/Start functions  ********************************************/
+HAL_StatusTypeDef     HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg);
+/**
+  * @}
+  */
+
+/** @defgroup IWDG_Exported_Functions_Group2 IO operation functions
+  * @{
+  */
+/* I/O operation functions ****************************************************/
+HAL_StatusTypeDef     HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup IWDG_Private_Constants IWDG Private Constants
+  * @{
+  */
+
+/**
+  * @brief  IWDG Key Register BitMask
+  */
+#define IWDG_KEY_RELOAD                 0x0000AAAAu  /*!< IWDG Reload Counter Enable   */
+#define IWDG_KEY_ENABLE                 0x0000CCCCu  /*!< IWDG Peripheral Enable       */
+#define IWDG_KEY_WRITE_ACCESS_ENABLE    0x00005555u  /*!< IWDG KR Write Access Enable  */
+#define IWDG_KEY_WRITE_ACCESS_DISABLE   0x00000000u  /*!< IWDG KR Write Access Disable */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup IWDG_Private_Macros IWDG Private Macros
+  * @{
+  */
+
+/**
+  * @brief  Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers.
+  * @param  __HANDLE__  IWDG handle
+  * @retval None
+  */
+#define IWDG_ENABLE_WRITE_ACCESS(__HANDLE__)  WRITE_REG((__HANDLE__)->Instance->KR, IWDG_KEY_WRITE_ACCESS_ENABLE)
+
+/**
+  * @brief  Disable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers.
+  * @param  __HANDLE__  IWDG handle
+  * @retval None
+  */
+#define IWDG_DISABLE_WRITE_ACCESS(__HANDLE__) WRITE_REG((__HANDLE__)->Instance->KR, IWDG_KEY_WRITE_ACCESS_DISABLE)
+
+/**
+  * @brief  Check IWDG prescaler value.
+  * @param  __PRESCALER__  IWDG prescaler value
+  * @retval None
+  */
+#define IS_IWDG_PRESCALER(__PRESCALER__)      (((__PRESCALER__) == IWDG_PRESCALER_4)  || \
+                                               ((__PRESCALER__) == IWDG_PRESCALER_8)  || \
+                                               ((__PRESCALER__) == IWDG_PRESCALER_16) || \
+                                               ((__PRESCALER__) == IWDG_PRESCALER_32) || \
+                                               ((__PRESCALER__) == IWDG_PRESCALER_64) || \
+                                               ((__PRESCALER__) == IWDG_PRESCALER_128)|| \
+                                               ((__PRESCALER__) == IWDG_PRESCALER_256))
+
+/**
+  * @brief  Check IWDG reload value.
+  * @param  __RELOAD__  IWDG reload value
+  * @retval None
+  */
+#define IS_IWDG_RELOAD(__RELOAD__)            ((__RELOAD__) <= IWDG_RLR_RL)
+
+/**
+  * @brief  Check IWDG window value.
+  * @param  __WINDOW__  IWDG window value
+  * @retval None
+  */
+#define IS_IWDG_WINDOW(__WINDOW__)            ((__WINDOW__) <= IWDG_WINR_WIN)
+
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_IWDG_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_lptim.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_lptim.h
new file mode 100644
index 0000000..8faa4ad
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_lptim.h
@@ -0,0 +1,859 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_lptim.h
+  * @author  MCD Application Team
+  * @brief   Header file of LPTIM HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_LPTIM_H
+#define STM32G0xx_HAL_LPTIM_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+#if defined (LPTIM1) || defined (LPTIM2)
+
+/** @addtogroup LPTIM
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup LPTIM_Exported_Types LPTIM Exported Types
+  * @{
+  */
+#define LPTIM_EXTI_LINE_LPTIM1  EXTI_IMR1_IM29  /*!< External interrupt line 29 Connected to the LPTIM1 EXTI Line */
+#define LPTIM_EXTI_LINE_LPTIM2  EXTI_IMR1_IM30  /*!< External interrupt line 30 Connected to the LPTIM2 EXTI Line */
+
+/**
+  * @brief  LPTIM Clock configuration definition
+  */
+typedef struct
+{
+  uint32_t Source;         /*!< Selects the clock source.
+                           This parameter can be a value of @ref LPTIM_Clock_Source   */
+
+  uint32_t Prescaler;      /*!< Specifies the counter clock Prescaler.
+                           This parameter can be a value of @ref LPTIM_Clock_Prescaler */
+
+} LPTIM_ClockConfigTypeDef;
+
+/**
+  * @brief  LPTIM Clock configuration definition
+  */
+typedef struct
+{
+  uint32_t Polarity;      /*!< Selects the polarity of the active edge for the counter unit
+                           if the ULPTIM input is selected.
+                           Note: This parameter is used only when Ultra low power clock source is used.
+                           Note: If the polarity is configured on 'both edges', an auxiliary clock
+                           (one of the Low power oscillator) must be active.
+                           This parameter can be a value of @ref LPTIM_Clock_Polarity */
+
+  uint32_t SampleTime;     /*!< Selects the clock sampling time to configure the clock glitch filter.
+                           Note: This parameter is used only when Ultra low power clock source is used.
+                           This parameter can be a value of @ref LPTIM_Clock_Sample_Time */
+
+} LPTIM_ULPClockConfigTypeDef;
+
+/**
+  * @brief  LPTIM Trigger configuration definition
+  */
+typedef struct
+{
+  uint32_t Source;        /*!< Selects the Trigger source.
+                          This parameter can be a value of @ref LPTIM_Trigger_Source */
+
+  uint32_t ActiveEdge;    /*!< Selects the Trigger active edge.
+                          Note: This parameter is used only when an external trigger is used.
+                          This parameter can be a value of @ref LPTIM_External_Trigger_Polarity */
+
+  uint32_t SampleTime;    /*!< Selects the trigger sampling time to configure the clock glitch filter.
+                          Note: This parameter is used only when an external trigger is used.
+                          This parameter can be a value of @ref LPTIM_Trigger_Sample_Time  */
+} LPTIM_TriggerConfigTypeDef;
+
+/**
+  * @brief  LPTIM Initialization Structure definition
+  */
+typedef struct
+{
+  LPTIM_ClockConfigTypeDef     Clock;             /*!< Specifies the clock parameters */
+
+  LPTIM_ULPClockConfigTypeDef  UltraLowPowerClock;/*!< Specifies the Ultra Low Power clock parameters */
+
+  LPTIM_TriggerConfigTypeDef   Trigger;           /*!< Specifies the Trigger parameters */
+
+  uint32_t                     OutputPolarity;    /*!< Specifies the Output polarity.
+                                                  This parameter can be a value of @ref LPTIM_Output_Polarity */
+
+  uint32_t                     UpdateMode;        /*!< Specifies whether the update of the autoreload and the compare
+                                                  values is done immediately or after the end of current period.
+                                                  This parameter can be a value of @ref LPTIM_Updating_Mode */
+
+  uint32_t                     CounterSource;     /*!< Specifies whether the counter is incremented each internal event
+                                                  or each external event.
+                                                  This parameter can be a value of @ref LPTIM_Counter_Source */
+
+  uint32_t                     Input1Source;      /*!< Specifies source selected for input1 (GPIO or comparator output).
+                                                  This parameter can be a value of @ref LPTIM_Input1_Source */
+
+  uint32_t                     Input2Source;      /*!< Specifies source selected for input2 (GPIO or comparator output).
+                                                  Note: This parameter is used only for encoder feature so is used only
+                                                  for LPTIM1 instance.
+                                                  This parameter can be a value of @ref LPTIM_Input2_Source */
+} LPTIM_InitTypeDef;
+
+/**
+  * @brief  HAL LPTIM State structure definition
+  */
+typedef enum
+{
+  HAL_LPTIM_STATE_RESET            = 0x00U,    /*!< Peripheral not yet initialized or disabled  */
+  HAL_LPTIM_STATE_READY            = 0x01U,    /*!< Peripheral Initialized and ready for use    */
+  HAL_LPTIM_STATE_BUSY             = 0x02U,    /*!< An internal process is ongoing              */
+  HAL_LPTIM_STATE_TIMEOUT          = 0x03U,    /*!< Timeout state                               */
+  HAL_LPTIM_STATE_ERROR            = 0x04U     /*!< Internal Process is ongoing                 */
+} HAL_LPTIM_StateTypeDef;
+
+/**
+  * @brief  LPTIM handle Structure definition
+  */
+#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
+typedef struct __LPTIM_HandleTypeDef
+#else
+typedef struct
+#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
+{
+  LPTIM_TypeDef                 *Instance;         /*!< Register base address     */
+
+  LPTIM_InitTypeDef              Init;             /*!< LPTIM required parameters */
+
+  HAL_StatusTypeDef              Status;           /*!< LPTIM peripheral status   */
+
+  HAL_LockTypeDef                Lock;             /*!< LPTIM locking object      */
+
+  __IO  HAL_LPTIM_StateTypeDef   State;            /*!< LPTIM peripheral state    */
+
+#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
+  void (* MspInitCallback)(struct __LPTIM_HandleTypeDef *hlptim);            /*!< LPTIM Base Msp Init Callback                 */
+  void (* MspDeInitCallback)(struct __LPTIM_HandleTypeDef *hlptim);          /*!< LPTIM Base Msp DeInit Callback               */
+  void (* CompareMatchCallback)(struct __LPTIM_HandleTypeDef *hlptim);       /*!< Compare match Callback                       */
+  void (* AutoReloadMatchCallback)(struct __LPTIM_HandleTypeDef *hlptim);    /*!< Auto-reload match Callback                   */
+  void (* TriggerCallback)(struct __LPTIM_HandleTypeDef *hlptim);            /*!< External trigger event detection Callback    */
+  void (* CompareWriteCallback)(struct __LPTIM_HandleTypeDef *hlptim);       /*!< Compare register write complete Callback     */
+  void (* AutoReloadWriteCallback)(struct __LPTIM_HandleTypeDef *hlptim);    /*!< Auto-reload register write complete Callback */
+  void (* DirectionUpCallback)(struct __LPTIM_HandleTypeDef *hlptim);        /*!< Up-counting direction change Callback        */
+  void (* DirectionDownCallback)(struct __LPTIM_HandleTypeDef *hlptim);      /*!< Down-counting direction change Callback      */
+#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
+} LPTIM_HandleTypeDef;
+
+#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  HAL LPTIM Callback ID enumeration definition
+  */
+typedef enum
+{
+  HAL_LPTIM_MSPINIT_CB_ID          = 0x00U,    /*!< LPTIM Base Msp Init Callback ID                  */
+  HAL_LPTIM_MSPDEINIT_CB_ID        = 0x01U,    /*!< LPTIM Base Msp DeInit Callback ID                */
+  HAL_LPTIM_COMPARE_MATCH_CB_ID    = 0x02U,    /*!< Compare match Callback ID                        */
+  HAL_LPTIM_AUTORELOAD_MATCH_CB_ID = 0x03U,    /*!< Auto-reload match Callback ID                    */
+  HAL_LPTIM_TRIGGER_CB_ID          = 0x04U,    /*!< External trigger event detection Callback ID     */
+  HAL_LPTIM_COMPARE_WRITE_CB_ID    = 0x05U,    /*!< Compare register write complete Callback ID      */
+  HAL_LPTIM_AUTORELOAD_WRITE_CB_ID = 0x06U,    /*!< Auto-reload register write complete Callback ID  */
+  HAL_LPTIM_DIRECTION_UP_CB_ID     = 0x07U,    /*!< Up-counting direction change Callback ID         */
+  HAL_LPTIM_DIRECTION_DOWN_CB_ID   = 0x08U,    /*!< Down-counting direction change Callback ID       */
+} HAL_LPTIM_CallbackIDTypeDef;
+
+/**
+  * @brief  HAL TIM Callback pointer definition
+  */
+typedef  void (*pLPTIM_CallbackTypeDef)(LPTIM_HandleTypeDef *hlptim);  /*!< pointer to the LPTIM callback function */
+
+#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup LPTIM_Exported_Constants LPTIM Exported Constants
+  * @{
+  */
+
+/** @defgroup LPTIM_Clock_Source LPTIM Clock Source
+  * @{
+  */
+#define LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC        0x00000000U
+#define LPTIM_CLOCKSOURCE_ULPTIM                LPTIM_CFGR_CKSEL
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_Clock_Prescaler LPTIM Clock Prescaler
+  * @{
+  */
+#define LPTIM_PRESCALER_DIV1                    0x00000000U
+#define LPTIM_PRESCALER_DIV2                    LPTIM_CFGR_PRESC_0
+#define LPTIM_PRESCALER_DIV4                    LPTIM_CFGR_PRESC_1
+#define LPTIM_PRESCALER_DIV8                    (LPTIM_CFGR_PRESC_0 | LPTIM_CFGR_PRESC_1)
+#define LPTIM_PRESCALER_DIV16                   LPTIM_CFGR_PRESC_2
+#define LPTIM_PRESCALER_DIV32                   (LPTIM_CFGR_PRESC_0 | LPTIM_CFGR_PRESC_2)
+#define LPTIM_PRESCALER_DIV64                   (LPTIM_CFGR_PRESC_1 | LPTIM_CFGR_PRESC_2)
+#define LPTIM_PRESCALER_DIV128                  LPTIM_CFGR_PRESC
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_Output_Polarity LPTIM Output Polarity
+  * @{
+  */
+
+#define LPTIM_OUTPUTPOLARITY_HIGH               0x00000000U
+#define LPTIM_OUTPUTPOLARITY_LOW                LPTIM_CFGR_WAVPOL
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_Clock_Sample_Time LPTIM Clock Sample Time
+  * @{
+  */
+#define LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION  0x00000000U
+#define LPTIM_CLOCKSAMPLETIME_2TRANSITIONS      LPTIM_CFGR_CKFLT_0
+#define LPTIM_CLOCKSAMPLETIME_4TRANSITIONS      LPTIM_CFGR_CKFLT_1
+#define LPTIM_CLOCKSAMPLETIME_8TRANSITIONS      LPTIM_CFGR_CKFLT
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_Clock_Polarity LPTIM Clock Polarity
+  * @{
+  */
+#define LPTIM_CLOCKPOLARITY_RISING              0x00000000U
+#define LPTIM_CLOCKPOLARITY_FALLING             LPTIM_CFGR_CKPOL_0
+#define LPTIM_CLOCKPOLARITY_RISING_FALLING      LPTIM_CFGR_CKPOL_1
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_Trigger_Source LPTIM Trigger Source
+  * @{
+  */
+#define LPTIM_TRIGSOURCE_SOFTWARE               0x0000FFFFU
+#define LPTIM_TRIGSOURCE_0                      0x00000000U
+#define LPTIM_TRIGSOURCE_1                      LPTIM_CFGR_TRIGSEL_0
+#define LPTIM_TRIGSOURCE_2                      LPTIM_CFGR_TRIGSEL_1
+#define LPTIM_TRIGSOURCE_3                      (LPTIM_CFGR_TRIGSEL_0 | LPTIM_CFGR_TRIGSEL_1)
+#define LPTIM_TRIGSOURCE_4                      LPTIM_CFGR_TRIGSEL_2
+#define LPTIM_TRIGSOURCE_5                      (LPTIM_CFGR_TRIGSEL_0 | LPTIM_CFGR_TRIGSEL_2)
+#define LPTIM_TRIGSOURCE_6                      (LPTIM_CFGR_TRIGSEL_1 | LPTIM_CFGR_TRIGSEL_2)
+#define LPTIM_TRIGSOURCE_7                      LPTIM_CFGR_TRIGSEL
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_External_Trigger_Polarity LPTIM External Trigger Polarity
+  * @{
+  */
+#define LPTIM_ACTIVEEDGE_RISING                LPTIM_CFGR_TRIGEN_0
+#define LPTIM_ACTIVEEDGE_FALLING               LPTIM_CFGR_TRIGEN_1
+#define LPTIM_ACTIVEEDGE_RISING_FALLING        LPTIM_CFGR_TRIGEN
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_Trigger_Sample_Time LPTIM Trigger Sample Time
+  * @{
+  */
+#define LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION  0x00000000U
+#define LPTIM_TRIGSAMPLETIME_2TRANSITIONS      LPTIM_CFGR_TRGFLT_0
+#define LPTIM_TRIGSAMPLETIME_4TRANSITIONS      LPTIM_CFGR_TRGFLT_1
+#define LPTIM_TRIGSAMPLETIME_8TRANSITIONS      LPTIM_CFGR_TRGFLT
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_Updating_Mode LPTIM Updating Mode
+  * @{
+  */
+
+#define LPTIM_UPDATE_IMMEDIATE                  0x00000000U
+#define LPTIM_UPDATE_ENDOFPERIOD                LPTIM_CFGR_PRELOAD
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_Counter_Source LPTIM Counter Source
+  * @{
+  */
+
+#define LPTIM_COUNTERSOURCE_INTERNAL            0x00000000U
+#define LPTIM_COUNTERSOURCE_EXTERNAL            LPTIM_CFGR_COUNTMODE
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_Input1_Source LPTIM Input1 Source
+  * @{
+  */
+
+#define LPTIM_INPUT1SOURCE_GPIO          0x00000000U                                   /*!< For LPTIM1 and LPTIM2 */
+#define LPTIM_INPUT1SOURCE_COMP1         LPTIM_CFGR2_IN1SEL_0                          /*!< For LPTIM1 and LPTIM2 */
+#define LPTIM_INPUT1SOURCE_COMP2         LPTIM_CFGR2_IN1SEL_1                          /*!< For LPTIM2 */
+#define LPTIM_INPUT1SOURCE_COMP1_COMP2   (LPTIM_CFGR2_IN1SEL_1 | LPTIM_CFGR2_IN1SEL_0) /*!< For LPTIM2 */
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_Input2_Source LPTIM Input2 Source
+  * @{
+  */
+
+#define LPTIM_INPUT2SOURCE_GPIO         0x00000000U                    /*!< For LPTIM1 */
+#define LPTIM_INPUT2SOURCE_COMP2        LPTIM_CFGR2_IN2SEL_0           /*!< For LPTIM1 */
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_Flag_Definition LPTIM Flags Definition
+  * @{
+  */
+
+#define LPTIM_FLAG_DOWN                          LPTIM_ISR_DOWN
+#define LPTIM_FLAG_UP                            LPTIM_ISR_UP
+#define LPTIM_FLAG_ARROK                         LPTIM_ISR_ARROK
+#define LPTIM_FLAG_CMPOK                         LPTIM_ISR_CMPOK
+#define LPTIM_FLAG_EXTTRIG                       LPTIM_ISR_EXTTRIG
+#define LPTIM_FLAG_ARRM                          LPTIM_ISR_ARRM
+#define LPTIM_FLAG_CMPM                          LPTIM_ISR_CMPM
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_Interrupts_Definition LPTIM Interrupts Definition
+  * @{
+  */
+#define LPTIM_IT_DOWN                            LPTIM_IER_DOWNIE
+#define LPTIM_IT_UP                              LPTIM_IER_UPIE
+#define LPTIM_IT_ARROK                           LPTIM_IER_ARROKIE
+#define LPTIM_IT_CMPOK                           LPTIM_IER_CMPOKIE
+#define LPTIM_IT_EXTTRIG                         LPTIM_IER_EXTTRIGIE
+#define LPTIM_IT_ARRM                            LPTIM_IER_ARRMIE
+#define LPTIM_IT_CMPM                            LPTIM_IER_CMPMIE
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup LPTIM_Exported_Macros LPTIM Exported Macros
+  * @{
+  */
+
+/** @brief Reset LPTIM handle state.
+  * @param  __HANDLE__ LPTIM handle
+  * @retval None
+  */
+#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
+#define __HAL_LPTIM_RESET_HANDLE_STATE(__HANDLE__) do {                                                        \
+                                                        (__HANDLE__)->State             = HAL_LPTIM_STATE_RESET; \
+                                                        (__HANDLE__)->MspInitCallback   = NULL;                  \
+                                                        (__HANDLE__)->MspDeInitCallback = NULL;                  \
+                                                      } while(0)
+#else
+#define __HAL_LPTIM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_LPTIM_STATE_RESET)
+#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
+
+/**
+  * @brief  Enable the LPTIM peripheral.
+  * @param  __HANDLE__ LPTIM handle
+  * @retval None
+  */
+#define __HAL_LPTIM_ENABLE(__HANDLE__)   ((__HANDLE__)->Instance->CR |= (LPTIM_CR_ENABLE))
+
+/**
+  * @brief  Disable the LPTIM peripheral.
+  * @param  __HANDLE__ LPTIM handle
+  * @note   The following sequence is required to solve LPTIM disable HW limitation.
+  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
+  *         stuck in LPTIM interrupt when entering Stop mode" section.
+  * @note   Please call @ref HAL_LPTIM_GetState() after a call to __HAL_LPTIM_DISABLE to
+  *         check for TIMEOUT.
+  * @retval None
+  */
+#define __HAL_LPTIM_DISABLE(__HANDLE__)   LPTIM_Disable(__HANDLE__)
+
+/**
+  * @brief  Start the LPTIM peripheral in Continuous mode.
+  * @param  __HANDLE__ LPTIM handle
+  * @retval None
+  */
+#define __HAL_LPTIM_START_CONTINUOUS(__HANDLE__)  ((__HANDLE__)->Instance->CR |=  LPTIM_CR_CNTSTRT)
+/**
+  * @brief  Start the LPTIM peripheral in single mode.
+  * @param  __HANDLE__ LPTIM handle
+  * @retval None
+  */
+#define __HAL_LPTIM_START_SINGLE(__HANDLE__)      ((__HANDLE__)->Instance->CR |=  LPTIM_CR_SNGSTRT)
+
+/**
+  * @brief  Reset the LPTIM Counter register in synchronous mode.
+  * @param  __HANDLE__ LPTIM handle
+  * @retval None
+  */
+#define __HAL_LPTIM_RESET_COUNTER(__HANDLE__)      ((__HANDLE__)->Instance->CR |=  LPTIM_CR_COUNTRST)
+
+/**
+  * @brief  Reset after read of the LPTIM Counter register in asynchronous mode.
+  * @param  __HANDLE__ LPTIM handle
+  * @retval None
+  */
+#define __HAL_LPTIM_RESET_COUNTER_AFTERREAD(__HANDLE__)      ((__HANDLE__)->Instance->CR |=  LPTIM_CR_RSTARE)
+
+/**
+  * @brief  Write the passed parameter in the Autoreload register.
+  * @param  __HANDLE__ LPTIM handle
+  * @param  __VALUE__ Autoreload value
+  * @retval None
+  * @note   The ARR register can only be modified when the LPTIM instance is enabled.
+  */
+#define __HAL_LPTIM_AUTORELOAD_SET(__HANDLE__ , __VALUE__)  ((__HANDLE__)->Instance->ARR =  (__VALUE__))
+
+/**
+  * @brief  Write the passed parameter in the Compare register.
+  * @param  __HANDLE__ LPTIM handle
+  * @param  __VALUE__ Compare value
+  * @retval None
+  * @note   The CMP register can only be modified when the LPTIM instance is enabled.
+  */
+#define __HAL_LPTIM_COMPARE_SET(__HANDLE__ , __VALUE__)     ((__HANDLE__)->Instance->CMP =  (__VALUE__))
+
+/**
+  * @brief  Check whether the specified LPTIM flag is set or not.
+  * @param  __HANDLE__ LPTIM handle
+  * @param  __FLAG__ LPTIM flag to check
+  *            This parameter can be a value of:
+  *            @arg LPTIM_FLAG_DOWN    : Counter direction change up Flag.
+  *            @arg LPTIM_FLAG_UP      : Counter direction change down to up Flag.
+  *            @arg LPTIM_FLAG_ARROK   : Autoreload register update OK Flag.
+  *            @arg LPTIM_FLAG_CMPOK   : Compare register update OK Flag.
+  *            @arg LPTIM_FLAG_EXTTRIG : External trigger edge event Flag.
+  *            @arg LPTIM_FLAG_ARRM    : Autoreload match Flag.
+  *            @arg LPTIM_FLAG_CMPM    : Compare match Flag.
+  * @retval The state of the specified flag (SET or RESET).
+  */
+#define __HAL_LPTIM_GET_FLAG(__HANDLE__, __FLAG__)          (((__HANDLE__)->Instance->ISR &(__FLAG__)) == (__FLAG__))
+
+/**
+  * @brief  Clear the specified LPTIM flag.
+  * @param  __HANDLE__ LPTIM handle.
+  * @param  __FLAG__ LPTIM flag to clear.
+  *            This parameter can be a value of:
+  *            @arg LPTIM_FLAG_DOWN    : Counter direction change up Flag.
+  *            @arg LPTIM_FLAG_UP      : Counter direction change down to up Flag.
+  *            @arg LPTIM_FLAG_ARROK   : Autoreload register update OK Flag.
+  *            @arg LPTIM_FLAG_CMPOK   : Compare register update OK Flag.
+  *            @arg LPTIM_FLAG_EXTTRIG : External trigger edge event Flag.
+  *            @arg LPTIM_FLAG_ARRM    : Autoreload match Flag.
+  *            @arg LPTIM_FLAG_CMPM    : Compare match Flag.
+  * @retval None.
+  */
+#define __HAL_LPTIM_CLEAR_FLAG(__HANDLE__, __FLAG__)        ((__HANDLE__)->Instance->ICR  = (__FLAG__))
+
+/**
+  * @brief  Enable the specified LPTIM interrupt.
+  * @param  __HANDLE__ LPTIM handle.
+  * @param  __INTERRUPT__ LPTIM interrupt to set.
+  *            This parameter can be a value of:
+  *            @arg LPTIM_IT_DOWN    : Counter direction change up Interrupt.
+  *            @arg LPTIM_IT_UP      : Counter direction change down to up Interrupt.
+  *            @arg LPTIM_IT_ARROK   : Autoreload register update OK Interrupt.
+  *            @arg LPTIM_IT_CMPOK   : Compare register update OK Interrupt.
+  *            @arg LPTIM_IT_EXTTRIG : External trigger edge event Interrupt.
+  *            @arg LPTIM_IT_ARRM    : Autoreload match Interrupt.
+  *            @arg LPTIM_IT_CMPM    : Compare match Interrupt.
+  * @retval None.
+  * @note   The LPTIM interrupts can only be enabled when the LPTIM instance is disabled.
+  */
+#define __HAL_LPTIM_ENABLE_IT(__HANDLE__, __INTERRUPT__)    ((__HANDLE__)->Instance->IER  |= (__INTERRUPT__))
+
+/**
+  * @brief  Disable the specified LPTIM interrupt.
+  * @param  __HANDLE__ LPTIM handle.
+  * @param  __INTERRUPT__ LPTIM interrupt to set.
+  *            This parameter can be a value of:
+  *            @arg LPTIM_IT_DOWN    : Counter direction change up Interrupt.
+  *            @arg LPTIM_IT_UP      : Counter direction change down to up Interrupt.
+  *            @arg LPTIM_IT_ARROK   : Autoreload register update OK Interrupt.
+  *            @arg LPTIM_IT_CMPOK   : Compare register update OK Interrupt.
+  *            @arg LPTIM_IT_EXTTRIG : External trigger edge event Interrupt.
+  *            @arg LPTIM_IT_ARRM    : Autoreload match Interrupt.
+  *            @arg LPTIM_IT_CMPM    : Compare match Interrupt.
+  * @retval None.
+  * @note   The LPTIM interrupts can only be disabled when the LPTIM instance is disabled.
+  */
+#define __HAL_LPTIM_DISABLE_IT(__HANDLE__, __INTERRUPT__)   ((__HANDLE__)->Instance->IER  &= (~(__INTERRUPT__)))
+
+/**
+  * @brief  Check whether the specified LPTIM interrupt source is enabled or not.
+  * @param  __HANDLE__ LPTIM handle.
+  * @param  __INTERRUPT__ LPTIM interrupt to check.
+  *            This parameter can be a value of:
+  *            @arg LPTIM_IT_DOWN    : Counter direction change up Interrupt.
+  *            @arg LPTIM_IT_UP      : Counter direction change down to up Interrupt.
+  *            @arg LPTIM_IT_ARROK   : Autoreload register update OK Interrupt.
+  *            @arg LPTIM_IT_CMPOK   : Compare register update OK Interrupt.
+  *            @arg LPTIM_IT_EXTTRIG : External trigger edge event Interrupt.
+  *            @arg LPTIM_IT_ARRM    : Autoreload match Interrupt.
+  *            @arg LPTIM_IT_CMPM    : Compare match Interrupt.
+  * @retval Interrupt status.
+  */
+
+#define __HAL_LPTIM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->IER\
+                                                                & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
+
+/**
+  * @brief  Enable the LPTIM1 EXTI line in interrupt mode.
+  * @retval None
+  */
+#define __HAL_LPTIM_LPTIM1_EXTI_ENABLE_IT()            (EXTI->IMR1 |= LPTIM_EXTI_LINE_LPTIM1)
+
+/**
+  * @brief  Disable the LPTIM1 EXTI line in interrupt mode.
+  * @retval None
+  */
+#define __HAL_LPTIM_LPTIM1_EXTI_DISABLE_IT()           (EXTI->IMR1\
+                                                        &= ~(LPTIM_EXTI_LINE_LPTIM1))
+
+
+/**
+  * @brief  Enable the LPTIM1 EXTI line in event mode.
+  * @retval None
+  */
+#define __HAL_LPTIM_LPTIM1_EXTI_ENABLE_EVENT()         (EXTI->EMR1 |= LPTIM_EXTI_LINE_LPTIM1)
+
+/**
+  * @brief  Disable the LPTIM1 EXTI line in event mode.
+  * @retval None
+  */
+#define __HAL_LPTIM_LPTIM1_EXTI_DISABLE_EVENT()        (EXTI->EMR1\
+                                                        &= ~(LPTIM_EXTI_LINE_LPTIM1))
+
+/**
+  * @brief  Enable the LPTIM2 EXTI line in interrupt mode.
+  * @retval None
+  */
+#define __HAL_LPTIM_LPTIM2_EXTI_ENABLE_IT()            (EXTI->IMR1 |= LPTIM_EXTI_LINE_LPTIM2)
+
+/**
+  * @brief  Disable the LPTIM2 EXTI line in interrupt mode.
+  * @retval None
+  */
+#define __HAL_LPTIM_LPTIM2_EXTI_DISABLE_IT()           (EXTI->IMR1\
+                                                        &= ~(LPTIM_EXTI_LINE_LPTIM2))
+
+
+/**
+  * @brief  Enable the LPTIM2 EXTI line in event mode.
+  * @retval None
+  */
+#define __HAL_LPTIM_LPTIM2_EXTI_ENABLE_EVENT()         (EXTI->EMR1 |= LPTIM_EXTI_LINE_LPTIM2)
+
+/**
+  * @brief  Disable the LPTIM2 EXTI line in event mode.
+  * @retval None
+  */
+#define __HAL_LPTIM_LPTIM2_EXTI_DISABLE_EVENT()        (EXTI->EMR1\
+                                                        &= ~(LPTIM_EXTI_LINE_LPTIM2))
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup LPTIM_Exported_Functions LPTIM Exported Functions
+  * @{
+  */
+
+/** @addtogroup LPTIM_Exported_Functions_Group1
+  *  @brief    Initialization and Configuration functions.
+  * @{
+  */
+/* Initialization/de-initialization functions  ********************************/
+HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim);
+HAL_StatusTypeDef HAL_LPTIM_DeInit(LPTIM_HandleTypeDef *hlptim);
+
+/* MSP functions  *************************************************************/
+void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef *hlptim);
+void HAL_LPTIM_MspDeInit(LPTIM_HandleTypeDef *hlptim);
+/**
+  * @}
+  */
+
+/** @addtogroup LPTIM_Exported_Functions_Group2
+  *  @brief   Start-Stop operation functions.
+  * @{
+  */
+/* Start/Stop operation functions  *********************************************/
+/* ################################# PWM Mode ################################*/
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_LPTIM_PWM_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse);
+HAL_StatusTypeDef HAL_LPTIM_PWM_Stop(LPTIM_HandleTypeDef *hlptim);
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_LPTIM_PWM_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse);
+HAL_StatusTypeDef HAL_LPTIM_PWM_Stop_IT(LPTIM_HandleTypeDef *hlptim);
+
+/* ############################# One Pulse Mode ##############################*/
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_LPTIM_OnePulse_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse);
+HAL_StatusTypeDef HAL_LPTIM_OnePulse_Stop(LPTIM_HandleTypeDef *hlptim);
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_LPTIM_OnePulse_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse);
+HAL_StatusTypeDef HAL_LPTIM_OnePulse_Stop_IT(LPTIM_HandleTypeDef *hlptim);
+
+/* ############################## Set once Mode ##############################*/
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_LPTIM_SetOnce_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse);
+HAL_StatusTypeDef HAL_LPTIM_SetOnce_Stop(LPTIM_HandleTypeDef *hlptim);
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_LPTIM_SetOnce_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse);
+HAL_StatusTypeDef HAL_LPTIM_SetOnce_Stop_IT(LPTIM_HandleTypeDef *hlptim);
+
+/* ############################### Encoder Mode ##############################*/
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_LPTIM_Encoder_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period);
+HAL_StatusTypeDef HAL_LPTIM_Encoder_Stop(LPTIM_HandleTypeDef *hlptim);
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_LPTIM_Encoder_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period);
+HAL_StatusTypeDef HAL_LPTIM_Encoder_Stop_IT(LPTIM_HandleTypeDef *hlptim);
+
+/* ############################# Time out  Mode ##############################*/
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_LPTIM_TimeOut_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Timeout);
+HAL_StatusTypeDef HAL_LPTIM_TimeOut_Stop(LPTIM_HandleTypeDef *hlptim);
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_LPTIM_TimeOut_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Timeout);
+HAL_StatusTypeDef HAL_LPTIM_TimeOut_Stop_IT(LPTIM_HandleTypeDef *hlptim);
+
+/* ############################## Counter Mode ###############################*/
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_LPTIM_Counter_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period);
+HAL_StatusTypeDef HAL_LPTIM_Counter_Stop(LPTIM_HandleTypeDef *hlptim);
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period);
+HAL_StatusTypeDef HAL_LPTIM_Counter_Stop_IT(LPTIM_HandleTypeDef *hlptim);
+/**
+  * @}
+  */
+
+/** @addtogroup LPTIM_Exported_Functions_Group3
+  *  @brief  Read operation functions.
+  * @{
+  */
+/* Reading operation functions ************************************************/
+uint32_t HAL_LPTIM_ReadCounter(LPTIM_HandleTypeDef *hlptim);
+uint32_t HAL_LPTIM_ReadAutoReload(LPTIM_HandleTypeDef *hlptim);
+uint32_t HAL_LPTIM_ReadCompare(LPTIM_HandleTypeDef *hlptim);
+/**
+  * @}
+  */
+
+/** @addtogroup LPTIM_Exported_Functions_Group4
+  *  @brief  LPTIM IRQ handler and callback functions.
+  * @{
+  */
+/* LPTIM IRQ functions  *******************************************************/
+void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim);
+
+/* CallBack functions  ********************************************************/
+void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim);
+void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim);
+void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim);
+void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim);
+void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim);
+void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim);
+void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim);
+
+/* Callbacks Register/UnRegister functions  ***********************************/
+#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
+HAL_StatusTypeDef HAL_LPTIM_RegisterCallback(LPTIM_HandleTypeDef *lphtim, HAL_LPTIM_CallbackIDTypeDef CallbackID,
+                                             pLPTIM_CallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_LPTIM_UnRegisterCallback(LPTIM_HandleTypeDef *lphtim, HAL_LPTIM_CallbackIDTypeDef CallbackID);
+#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/** @addtogroup LPTIM_Group5
+  *  @brief   Peripheral State functions.
+  * @{
+  */
+/* Peripheral State functions  ************************************************/
+HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(LPTIM_HandleTypeDef *hlptim);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private types -------------------------------------------------------------*/
+/** @defgroup LPTIM_Private_Types LPTIM Private Types
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private variables ---------------------------------------------------------*/
+/** @defgroup LPTIM_Private_Variables LPTIM Private Variables
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup LPTIM_Private_Constants LPTIM Private Constants
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup LPTIM_Private_Macros LPTIM Private Macros
+  * @{
+  */
+
+#define IS_LPTIM_CLOCK_SOURCE(__SOURCE__)       (((__SOURCE__) == LPTIM_CLOCKSOURCE_ULPTIM) || \
+                                                 ((__SOURCE__) == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC))
+
+
+#define IS_LPTIM_CLOCK_PRESCALER(__PRESCALER__) (((__PRESCALER__) ==  LPTIM_PRESCALER_DIV1  ) || \
+                                                 ((__PRESCALER__) ==  LPTIM_PRESCALER_DIV2  ) || \
+                                                 ((__PRESCALER__) ==  LPTIM_PRESCALER_DIV4  ) || \
+                                                 ((__PRESCALER__) ==  LPTIM_PRESCALER_DIV8  ) || \
+                                                 ((__PRESCALER__) ==  LPTIM_PRESCALER_DIV16 ) || \
+                                                 ((__PRESCALER__) ==  LPTIM_PRESCALER_DIV32 ) || \
+                                                 ((__PRESCALER__) ==  LPTIM_PRESCALER_DIV64 ) || \
+                                                 ((__PRESCALER__) ==  LPTIM_PRESCALER_DIV128))
+
+#define IS_LPTIM_CLOCK_PRESCALERDIV1(__PRESCALER__) ((__PRESCALER__) ==  LPTIM_PRESCALER_DIV1)
+
+#define IS_LPTIM_OUTPUT_POLARITY(__POLARITY__)  (((__POLARITY__) == LPTIM_OUTPUTPOLARITY_LOW ) || \
+                                                 ((__POLARITY__) == LPTIM_OUTPUTPOLARITY_HIGH))
+
+#define IS_LPTIM_CLOCK_SAMPLE_TIME(__SAMPLETIME__) (((__SAMPLETIME__) == LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION) || \
+                                                    ((__SAMPLETIME__) == LPTIM_CLOCKSAMPLETIME_2TRANSITIONS)     || \
+                                                    ((__SAMPLETIME__) == LPTIM_CLOCKSAMPLETIME_4TRANSITIONS)     || \
+                                                    ((__SAMPLETIME__) == LPTIM_CLOCKSAMPLETIME_8TRANSITIONS))
+
+#define IS_LPTIM_CLOCK_POLARITY(__POLARITY__)   (((__POLARITY__) == LPTIM_CLOCKPOLARITY_RISING)  || \
+                                                 ((__POLARITY__) == LPTIM_CLOCKPOLARITY_FALLING) || \
+                                                 ((__POLARITY__) == LPTIM_CLOCKPOLARITY_RISING_FALLING))
+
+#define IS_LPTIM_TRG_SOURCE(__TRIG__)           (((__TRIG__) == LPTIM_TRIGSOURCE_SOFTWARE) || \
+                                                 ((__TRIG__) == LPTIM_TRIGSOURCE_0) || \
+                                                 ((__TRIG__) == LPTIM_TRIGSOURCE_1) || \
+                                                 ((__TRIG__) == LPTIM_TRIGSOURCE_2) || \
+                                                 ((__TRIG__) == LPTIM_TRIGSOURCE_3) || \
+                                                 ((__TRIG__) == LPTIM_TRIGSOURCE_4) || \
+                                                 ((__TRIG__) == LPTIM_TRIGSOURCE_5) || \
+                                                 ((__TRIG__) == LPTIM_TRIGSOURCE_6) || \
+                                                 ((__TRIG__) == LPTIM_TRIGSOURCE_7))
+
+#define IS_LPTIM_EXT_TRG_POLARITY(__POLARITY__) (((__POLARITY__) == LPTIM_ACTIVEEDGE_RISING         ) || \
+                                                 ((__POLARITY__) == LPTIM_ACTIVEEDGE_FALLING        ) || \
+                                                 ((__POLARITY__) == LPTIM_ACTIVEEDGE_RISING_FALLING ))
+
+#define IS_LPTIM_TRIG_SAMPLE_TIME(__SAMPLETIME__) (((__SAMPLETIME__) == LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION) || \
+                                                   ((__SAMPLETIME__) == LPTIM_TRIGSAMPLETIME_2TRANSITIONS    ) || \
+                                                   ((__SAMPLETIME__) == LPTIM_TRIGSAMPLETIME_4TRANSITIONS    ) || \
+                                                   ((__SAMPLETIME__) == LPTIM_TRIGSAMPLETIME_8TRANSITIONS    ))
+
+#define IS_LPTIM_UPDATE_MODE(__MODE__)          (((__MODE__) == LPTIM_UPDATE_IMMEDIATE) || \
+                                                 ((__MODE__) == LPTIM_UPDATE_ENDOFPERIOD))
+
+#define IS_LPTIM_COUNTER_SOURCE(__SOURCE__)     (((__SOURCE__) == LPTIM_COUNTERSOURCE_INTERNAL) || \
+                                                 ((__SOURCE__) == LPTIM_COUNTERSOURCE_EXTERNAL))
+
+#define IS_LPTIM_AUTORELOAD(__AUTORELOAD__)     ((__AUTORELOAD__) <= 0x0000FFFFUL)
+
+#define IS_LPTIM_COMPARE(__COMPARE__)           ((__COMPARE__) <= 0x0000FFFFUL)
+
+#define IS_LPTIM_PERIOD(__PERIOD__)             ((__PERIOD__) <= 0x0000FFFFUL)
+
+#define IS_LPTIM_PULSE(__PULSE__)               ((__PULSE__) <= 0x0000FFFFUL)
+
+#define IS_LPTIM_INPUT1_SOURCE(__INSTANCE__, __SOURCE__)  \
+  ((((__INSTANCE__) == LPTIM1) &&                       \
+    (((__SOURCE__) == LPTIM_INPUT1SOURCE_GPIO) ||        \
+     ((__SOURCE__) == LPTIM_INPUT1SOURCE_COMP1)))        \
+   ||                                                   \
+   (((__INSTANCE__) == LPTIM2) &&                       \
+    (((__SOURCE__) == LPTIM_INPUT1SOURCE_GPIO) ||        \
+     ((__SOURCE__) == LPTIM_INPUT1SOURCE_COMP1) ||       \
+     ((__SOURCE__) == LPTIM_INPUT1SOURCE_COMP2) ||       \
+     ((__SOURCE__) == LPTIM_INPUT1SOURCE_COMP1_COMP2))))
+
+#define IS_LPTIM_INPUT2_SOURCE(__INSTANCE__, __SOURCE__)  \
+  (((__INSTANCE__) == LPTIM1) &&                       \
+   (((__SOURCE__) == LPTIM_INPUT2SOURCE_GPIO) ||        \
+    ((__SOURCE__) == LPTIM_INPUT2SOURCE_COMP2)))
+
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+/** @defgroup LPTIM_Private_Functions LPTIM Private Functions
+  * @{
+  */
+void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* LPTIM1 || LPTIM2 */
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_LPTIM_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pcd.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pcd.h
new file mode 100644
index 0000000..5f3e294
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pcd.h
@@ -0,0 +1,637 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_pcd.h
+  * @author  MCD Application Team
+  * @brief   Header file of PCD HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_PCD_H
+#define STM32G0xx_HAL_PCD_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_ll_usb.h"
+
+#if defined (USB_DRD_FS)
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup PCD
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup PCD_Exported_Types PCD Exported Types
+  * @{
+  */
+
+/**
+  * @brief  PCD State structure definition
+  */
+typedef enum
+{
+  HAL_PCD_STATE_RESET   = 0x00,
+  HAL_PCD_STATE_READY   = 0x01,
+  HAL_PCD_STATE_ERROR   = 0x02,
+  HAL_PCD_STATE_BUSY    = 0x03,
+  HAL_PCD_STATE_TIMEOUT = 0x04
+} PCD_StateTypeDef;
+
+/* Device LPM suspend state */
+typedef enum
+{
+  LPM_L0 = 0x00, /* on */
+  LPM_L1 = 0x01, /* LPM L1 sleep */
+  LPM_L2 = 0x02, /* suspend */
+  LPM_L3 = 0x03, /* off */
+} PCD_LPM_StateTypeDef;
+
+typedef enum
+{
+  PCD_LPM_L0_ACTIVE = 0x00, /* on */
+  PCD_LPM_L1_ACTIVE = 0x01, /* LPM L1 sleep */
+} PCD_LPM_MsgTypeDef;
+
+typedef enum
+{
+  PCD_BCD_ERROR                     = 0xFF,
+  PCD_BCD_CONTACT_DETECTION         = 0xFE,
+  PCD_BCD_STD_DOWNSTREAM_PORT       = 0xFD,
+  PCD_BCD_CHARGING_DOWNSTREAM_PORT  = 0xFC,
+  PCD_BCD_DEDICATED_CHARGING_PORT   = 0xFB,
+  PCD_BCD_DISCOVERY_COMPLETED       = 0x00,
+
+} PCD_BCD_MsgTypeDef;
+
+typedef USB_DRD_TypeDef        PCD_TypeDef;
+typedef USB_DRD_CfgTypeDef     PCD_InitTypeDef;
+typedef USB_DRD_EPTypeDef      PCD_EPTypeDef;
+
+/**
+  * @brief  PCD Handle Structure definition
+  */
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+typedef struct __PCD_HandleTypeDef
+#else
+typedef struct
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+{
+  PCD_TypeDef             *Instance;   /*!< Register base address             */
+  PCD_InitTypeDef         Init;        /*!< PCD required parameters           */
+  __IO uint8_t            USB_Address; /*!< USB Address                       */
+  PCD_EPTypeDef           IN_ep[8];   /*!< IN endpoint parameters             */
+  PCD_EPTypeDef           OUT_ep[8];  /*!< OUT endpoint parameters            */
+  HAL_LockTypeDef         Lock;        /*!< PCD peripheral status             */
+  __IO PCD_StateTypeDef   State;       /*!< PCD communication state           */
+  __IO  uint32_t          ErrorCode;   /*!< PCD Error code                    */
+  uint32_t                Setup[12];   /*!< Setup packet buffer               */
+  PCD_LPM_StateTypeDef    LPM_State;   /*!< LPM State                         */
+  uint32_t                BESL;
+
+
+  uint32_t lpm_active;                 /*!< Enable or disable the Link Power Management .
+                                       This parameter can be set to ENABLE or DISABLE        */
+
+  uint32_t battery_charging_active;    /*!< Enable or disable Battery charging.
+                                       This parameter can be set to ENABLE or DISABLE        */
+  void                    *pData;      /*!< Pointer to upper stack Handler */
+
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+  void (* SOFCallback)(struct __PCD_HandleTypeDef *hpcd);                              /*!< USB OTG PCD SOF callback                */
+  void (* SetupStageCallback)(struct __PCD_HandleTypeDef *hpcd);                       /*!< USB OTG PCD Setup Stage callback        */
+  void (* ResetCallback)(struct __PCD_HandleTypeDef *hpcd);                            /*!< USB OTG PCD Reset callback              */
+  void (* SuspendCallback)(struct __PCD_HandleTypeDef *hpcd);                          /*!< USB OTG PCD Suspend callback            */
+  void (* ResumeCallback)(struct __PCD_HandleTypeDef *hpcd);                           /*!< USB OTG PCD Resume callback             */
+  void (* ConnectCallback)(struct __PCD_HandleTypeDef *hpcd);                          /*!< USB OTG PCD Connect callback            */
+  void (* DisconnectCallback)(struct __PCD_HandleTypeDef *hpcd);                       /*!< USB OTG PCD Disconnect callback         */
+
+  void (* DataOutStageCallback)(struct __PCD_HandleTypeDef *hpcd, uint8_t epnum);      /*!< USB OTG PCD Data OUT Stage callback     */
+  void (* DataInStageCallback)(struct __PCD_HandleTypeDef *hpcd, uint8_t epnum);       /*!< USB OTG PCD Data IN Stage callback      */
+  void (* ISOOUTIncompleteCallback)(struct __PCD_HandleTypeDef *hpcd, uint8_t epnum);  /*!< USB OTG PCD ISO OUT Incomplete callback */
+  void (* ISOINIncompleteCallback)(struct __PCD_HandleTypeDef *hpcd, uint8_t epnum);   /*!< USB OTG PCD ISO IN Incomplete callback  */
+  void (* BCDCallback)(struct __PCD_HandleTypeDef *hpcd, PCD_BCD_MsgTypeDef msg);      /*!< USB OTG PCD BCD callback                */
+  void (* LPMCallback)(struct __PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg);      /*!< USB OTG PCD LPM callback                */
+
+  void (* MspInitCallback)(struct __PCD_HandleTypeDef *hpcd);                          /*!< USB OTG PCD Msp Init callback           */
+  void (* MspDeInitCallback)(struct __PCD_HandleTypeDef *hpcd);                        /*!< USB OTG PCD Msp DeInit callback         */
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+} PCD_HandleTypeDef;
+
+/**
+  * @}
+  */
+
+/* Include PCD HAL Extended module */
+#include "stm32g0xx_hal_pcd_ex.h"
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup PCD_Exported_Constants PCD Exported Constants
+  * @{
+  */
+
+/** @defgroup PCD_Speed PCD Speed
+  * @{
+  */
+#define PCD_SPEED_FULL               USBD_FS_SPEED
+/**
+  * @}
+  */
+
+/** @defgroup PCD_PHY_Module PCD PHY Module
+  * @{
+  */
+#define PCD_PHY_ULPI                 1U
+#define PCD_PHY_EMBEDDED             2U
+#define PCD_PHY_UTMI                 3U
+/**
+  * @}
+  */
+
+/** @defgroup PCD_Error_Code_definition PCD Error Code definition
+  * @brief  PCD Error Code definition
+  * @{
+  */
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+#define  HAL_PCD_ERROR_INVALID_CALLBACK                        (0x00000010U)    /*!< Invalid Callback error  */
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup PCD_Exported_Macros PCD Exported Macros
+  *  @brief macros to handle interrupts and specific clock configurations
+  * @{
+  */
+
+
+#define __HAL_PCD_ENABLE(__HANDLE__)                                  (void)USB_EnableGlobalInt ((__HANDLE__)->Instance)
+#define __HAL_PCD_DISABLE(__HANDLE__)                                 (void)USB_DisableGlobalInt ((__HANDLE__)->Instance)
+#define __HAL_PCD_GET_FLAG(__HANDLE__, __INTERRUPT__)                 ((USB_ReadInterrupts((__HANDLE__)->Instance)\
+                                                                        & (__INTERRUPT__)) == (__INTERRUPT__))
+
+#define __HAL_PCD_CLEAR_FLAG(__HANDLE__, __INTERRUPT__)               (((__HANDLE__)->Instance->ISTR)\
+                                                                       &= (uint16_t)(~(__INTERRUPT__)))
+
+#define __HAL_USB_WAKEUP_EXTI_ENABLE_IT()                             EXTI->IMR2 |= USB_WAKEUP_EXTI_LINE
+#define __HAL_USB_WAKEUP_EXTI_DISABLE_IT()                            EXTI->IMR2 &= ~(USB_WAKEUP_EXTI_LINE)
+
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup PCD_Exported_Functions PCD Exported Functions
+  * @{
+  */
+
+/* Initialization/de-initialization functions  ********************************/
+/** @addtogroup PCD_Exported_Functions_Group1 Initialization and de-initialization functions
+  * @{
+  */
+HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd);
+HAL_StatusTypeDef HAL_PCD_DeInit(PCD_HandleTypeDef *hpcd);
+void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd);
+void HAL_PCD_MspDeInit(PCD_HandleTypeDef *hpcd);
+
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+/** @defgroup HAL_PCD_Callback_ID_enumeration_definition HAL USB OTG PCD Callback ID enumeration definition
+  * @brief  HAL USB OTG PCD Callback ID enumeration definition
+  * @{
+  */
+typedef enum
+{
+  HAL_PCD_SOF_CB_ID          = 0x01,      /*!< USB PCD SOF callback ID          */
+  HAL_PCD_SETUPSTAGE_CB_ID   = 0x02,      /*!< USB PCD Setup Stage callback ID  */
+  HAL_PCD_RESET_CB_ID        = 0x03,      /*!< USB PCD Reset callback ID        */
+  HAL_PCD_SUSPEND_CB_ID      = 0x04,      /*!< USB PCD Suspend callback ID      */
+  HAL_PCD_RESUME_CB_ID       = 0x05,      /*!< USB PCD Resume callback ID       */
+  HAL_PCD_CONNECT_CB_ID      = 0x06,      /*!< USB PCD Connect callback ID      */
+  HAL_PCD_DISCONNECT_CB_ID   = 0x07,      /*!< USB PCD Disconnect callback ID   */
+
+  HAL_PCD_MSPINIT_CB_ID      = 0x08,      /*!< USB PCD MspInit callback ID      */
+  HAL_PCD_MSPDEINIT_CB_ID    = 0x09       /*!< USB PCD MspDeInit callback ID    */
+
+} HAL_PCD_CallbackIDTypeDef;
+/**
+  * @}
+  */
+
+/** @defgroup HAL_PCD_Callback_pointer_definition HAL USB OTG PCD Callback pointer definition
+  * @brief  HAL USB OTG PCD Callback pointer definition
+  * @{
+  */
+
+typedef void (*pPCD_CallbackTypeDef)(PCD_HandleTypeDef *hpcd);                                   /*!< pointer to a common USB OTG PCD callback function  */
+typedef void (*pPCD_DataOutStageCallbackTypeDef)(PCD_HandleTypeDef *hpcd, uint8_t epnum);        /*!< pointer to USB OTG PCD Data OUT Stage callback     */
+typedef void (*pPCD_DataInStageCallbackTypeDef)(PCD_HandleTypeDef *hpcd, uint8_t epnum);         /*!< pointer to USB OTG PCD Data IN Stage callback      */
+typedef void (*pPCD_IsoOutIncpltCallbackTypeDef)(PCD_HandleTypeDef *hpcd, uint8_t epnum);        /*!< pointer to USB OTG PCD ISO OUT Incomplete callback */
+typedef void (*pPCD_IsoInIncpltCallbackTypeDef)(PCD_HandleTypeDef *hpcd, uint8_t epnum);         /*!< pointer to USB OTG PCD ISO IN Incomplete callback  */
+typedef void (*pPCD_LpmCallbackTypeDef)(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg);        /*!< pointer to USB OTG PCD LPM callback                */
+typedef void (*pPCD_BcdCallbackTypeDef)(PCD_HandleTypeDef *hpcd, PCD_BCD_MsgTypeDef msg);        /*!< pointer to USB OTG PCD BCD callback                */
+
+/**
+  * @}
+  */
+
+HAL_StatusTypeDef HAL_PCD_RegisterCallback(PCD_HandleTypeDef *hpcd,
+                                           HAL_PCD_CallbackIDTypeDef CallbackID,
+                                           pPCD_CallbackTypeDef pCallback);
+
+HAL_StatusTypeDef HAL_PCD_UnRegisterCallback(PCD_HandleTypeDef *hpcd,
+                                             HAL_PCD_CallbackIDTypeDef CallbackID);
+
+HAL_StatusTypeDef HAL_PCD_RegisterDataOutStageCallback(PCD_HandleTypeDef *hpcd,
+                                                       pPCD_DataOutStageCallbackTypeDef pCallback);
+
+HAL_StatusTypeDef HAL_PCD_UnRegisterDataOutStageCallback(PCD_HandleTypeDef *hpcd);
+
+HAL_StatusTypeDef HAL_PCD_RegisterDataInStageCallback(PCD_HandleTypeDef *hpcd,
+                                                      pPCD_DataInStageCallbackTypeDef pCallback);
+
+HAL_StatusTypeDef HAL_PCD_UnRegisterDataInStageCallback(PCD_HandleTypeDef *hpcd);
+
+HAL_StatusTypeDef HAL_PCD_RegisterIsoOutIncpltCallback(PCD_HandleTypeDef *hpcd,
+                                                       pPCD_IsoOutIncpltCallbackTypeDef pCallback);
+
+HAL_StatusTypeDef HAL_PCD_UnRegisterIsoOutIncpltCallback(PCD_HandleTypeDef *hpcd);
+
+HAL_StatusTypeDef HAL_PCD_RegisterIsoInIncpltCallback(PCD_HandleTypeDef *hpcd,
+                                                      pPCD_IsoInIncpltCallbackTypeDef pCallback);
+
+HAL_StatusTypeDef HAL_PCD_UnRegisterIsoInIncpltCallback(PCD_HandleTypeDef *hpcd);
+
+HAL_StatusTypeDef HAL_PCD_RegisterBcdCallback(PCD_HandleTypeDef *hpcd,
+                                              pPCD_BcdCallbackTypeDef pCallback);
+
+HAL_StatusTypeDef HAL_PCD_UnRegisterBcdCallback(PCD_HandleTypeDef *hpcd);
+
+HAL_StatusTypeDef HAL_PCD_RegisterLpmCallback(PCD_HandleTypeDef *hpcd,
+                                              pPCD_LpmCallbackTypeDef pCallback);
+
+HAL_StatusTypeDef HAL_PCD_UnRegisterLpmCallback(PCD_HandleTypeDef *hpcd);
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/* I/O operation functions  ***************************************************/
+/* Non-Blocking mode: Interrupt */
+/** @addtogroup PCD_Exported_Functions_Group2 Input and Output operation functions
+  * @{
+  */
+HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd);
+HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd);
+void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd);
+
+void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd);
+void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd);
+void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd);
+void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd);
+void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd);
+void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd);
+void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd);
+
+void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum);
+void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum);
+void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum);
+void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum);
+/**
+  * @}
+  */
+
+/* Peripheral Control functions  **********************************************/
+/** @addtogroup PCD_Exported_Functions_Group3 Peripheral Control functions
+  * @{
+  */
+HAL_StatusTypeDef HAL_PCD_DevConnect(PCD_HandleTypeDef *hpcd);
+HAL_StatusTypeDef HAL_PCD_DevDisconnect(PCD_HandleTypeDef *hpcd);
+HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address);
+HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
+                                  uint16_t ep_mps, uint8_t ep_type);
+
+HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr);
+HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
+                                     uint8_t *pBuf, uint32_t len);
+
+HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
+                                      uint8_t *pBuf, uint32_t len);
+
+
+HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr);
+HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr);
+HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr);
+HAL_StatusTypeDef HAL_PCD_ActivateRemoteWakeup(PCD_HandleTypeDef *hpcd);
+HAL_StatusTypeDef HAL_PCD_DeActivateRemoteWakeup(PCD_HandleTypeDef *hpcd);
+
+uint32_t          HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr);
+/**
+  * @}
+  */
+
+/* Peripheral State functions  ************************************************/
+/** @addtogroup PCD_Exported_Functions_Group4 Peripheral State functions
+  * @{
+  */
+PCD_StateTypeDef HAL_PCD_GetState(PCD_HandleTypeDef *hpcd);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup PCD_Private_Constants PCD Private Constants
+  * @{
+  */
+/** @defgroup USB_EXTI_Line_Interrupt USB EXTI line interrupt
+  * @{
+  */
+
+
+#define USB_WAKEUP_EXTI_LINE                                          (0x1U << 4)  /*!< USB FS EXTI Line WakeUp Interrupt */
+
+
+/**
+  * @}
+  */
+
+/** @defgroup PCD_EP0_MPS PCD EP0 MPS
+  * @{
+  */
+#define PCD_EP0MPS_64                                                 EP_MPS_64
+#define PCD_EP0MPS_32                                                 EP_MPS_32
+#define PCD_EP0MPS_16                                                 EP_MPS_16
+#define PCD_EP0MPS_08                                                 EP_MPS_8
+/**
+  * @}
+  */
+
+/** @defgroup PCD_ENDP PCD ENDP
+  * @{
+  */
+#define PCD_ENDP0                                                     0U
+#define PCD_ENDP1                                                     1U
+#define PCD_ENDP2                                                     2U
+#define PCD_ENDP3                                                     3U
+#define PCD_ENDP4                                                     4U
+#define PCD_ENDP5                                                     5U
+#define PCD_ENDP6                                                     6U
+#define PCD_ENDP7                                                     7U
+/**
+  * @}
+  */
+
+/** @defgroup PCD_ENDP_Kind PCD Endpoint Kind
+  * @{
+  */
+#define PCD_SNG_BUF                                                   0U
+#define PCD_DBL_BUF                                                   1U
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup PCD_Private_Macros PCD Private Macros
+  * @{
+  */
+/* SetENDPOINT */
+#define PCD_SET_ENDPOINT                       USB_DRD_SET_CHEP
+
+/* GetENDPOINT Register value*/
+#define PCD_GET_ENDPOINT                       USB_DRD_GET_CHEP
+
+/* ENDPOINT transfer */
+#define USB_EP0StartXfer                       USB_EPStartXfer
+
+/**
+  * @brief free buffer used from the application realizing it to the line
+  *         toggles bit SW_BUF in the double buffered endpoint register
+  * @param USBx USB device.
+  * @param   bEpNum, bDir
+  * @retval None
+  */
+#define PCD_FreeUserBuffer                     USB_DRD_FreeUserBuffer
+
+/**
+  * @brief  sets the status for tx transfer (bits STAT_TX[1:0]).
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpNum Endpoint Number.
+  * @param  wState new state
+  * @retval None
+  */
+#define PCD_SET_EP_TX_STATUS                   USB_DRD_SET_CHEP_TX_STATUS
+
+/**
+  * @brief  sets the status for rx transfer (bits STAT_TX[1:0])
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpNum Endpoint Number.
+  * @param  wState new state
+  * @retval None
+  */
+#define PCD_SET_EP_RX_STATUS                   USB_DRD_SET_CHEP_RX_STATUS
+
+/**
+  * @brief  Sets/clears directly EP_KIND bit in the endpoint register.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpNum Endpoint Number.
+  * @retval None
+  */
+#define PCD_SET_EP_DBUF                        USB_DRD_SET_CHEP_KIND
+#define PCD_CLEAR_EP_DBUF                      USB_DRD_CLEAR_CHEP_KIND
+
+/**
+  * @brief  Clears bit CTR_RX / CTR_TX in the endpoint register.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpNum Endpoint Number.
+  * @retval None
+  */
+#define PCD_CLEAR_RX_EP_CTR                    USB_DRD_CLEAR_RX_CHEP_CTR
+#define PCD_CLEAR_TX_EP_CTR                    USB_DRD_CLEAR_TX_CHEP_CTR
+/**
+  * @brief  Toggles DTOG_RX / DTOG_TX bit in the endpoint register.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpNum Endpoint Number.
+  * @retval None
+  */
+#define PCD_RX_DTOG                            USB_DRD_RX_DTOG
+#define PCD_TX_DTOG                            USB_DRD_TX_DTOG
+/**
+  * @brief  Clears DTOG_RX / DTOG_TX bit in the endpoint register.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpNum Endpoint Number.
+  * @retval None
+  */
+#define PCD_CLEAR_RX_DTOG                      USB_DRD_CLEAR_RX_DTOG
+#define PCD_CLEAR_TX_DTOG                      USB_DRD_CLEAR_TX_DTOG
+
+/**
+  * @brief  Sets address in an endpoint register.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpNum Endpoint Number.
+  * @param  bAddr Address.
+  * @retval None
+  */
+#define PCD_SET_EP_ADDRESS                     USB_DRD_SET_CHEP_ADDRESS
+
+/**
+  * @brief  sets address of the tx/rx buffer.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpNum Endpoint Number.
+  * @param  wAddr address to be set (must be word aligned).
+  * @retval None
+  */
+#define PCD_SET_EP_TX_ADDRESS                  USB_DRD_SET_CHEP_TX_ADDRESS
+#define PCD_SET_EP_RX_ADDRESS                  USB_DRD_SET_CHEP_RX_ADDRESS
+
+/**
+  * @brief  sets counter for the tx/rx buffer.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpNum Endpoint Number.
+  * @param  wCount Counter value.
+  * @retval None
+  */
+#define PCD_SET_EP_TX_CNT                      USB_DRD_SET_CHEP_TX_CNT
+#define PCD_SET_EP_RX_CNT                      USB_DRD_SET_CHEP_RX_CNT
+
+/**
+  * @brief  gets counter of the tx buffer.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpNum Endpoint Number.
+  * @retval Counter value
+  */
+#define PCD_GET_EP_TX_CNT                      USB_DRD_GET_CHEP_TX_CNT
+
+/**
+  * @brief  gets counter of the rx buffer.
+  * @param  Instance USB peripheral instance register address.
+  * @param  bEpNum channel Number.
+  * @retval Counter value
+  */
+__STATIC_INLINE uint16_t PCD_GET_EP_RX_CNT(PCD_TypeDef *Instance, uint16_t bEpNum)
+{
+  UNUSED(Instance);
+  __IO uint32_t count = 10U;
+
+  /* WA: few cycles for RX PMA descriptor to update */
+  while (count > 0U)
+  {
+    count--;
+  }
+
+  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
+}
+
+/**
+  * @brief  Sets addresses in a double buffer endpoint.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpNum Endpoint Number.
+  * @param  wBuf0Addr: buffer 0 address.
+  * @param  wBuf1Addr = buffer 1 address.
+  * @retval None
+  */
+#define PCD_SET_EP_DBUF_ADDR                   USB_DRD_SET_CHEP_DBUF_ADDR
+
+/**
+  * @brief  Gets buffer 0/1 address of a double buffer endpoint.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpNum Endpoint Number.
+  * @param  bDir endpoint dir  EP_DBUF_OUT = OUT
+  *         EP_DBUF_IN  = IN
+  * @param  wCount: Counter value
+  * @retval None
+  */
+#define PCD_SET_EP_DBUF0_CNT                   USB_DRD_SET_CHEP_DBUF0_CNT
+#define PCD_SET_EP_DBUF1_CNT                   USB_DRD_SET_CHEP_DBUF1_CNT
+#define PCD_SET_EP_DBUF_CNT                    USB_DRD_SET_CHEP_DBUF_CNT
+
+/**
+  * @brief  gets counter of the rx buffer0.
+  * @param  Instance USB peripheral instance register address.
+  * @param  bEpNum channel Number.
+  * @retval Counter value
+  */
+__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(PCD_TypeDef *Instance, uint16_t bEpNum)
+{
+  UNUSED(Instance);
+  __IO uint32_t count = 10U;
+
+  /* WA: few cycles for RX PMA descriptor to update */
+  while (count > 0U)
+  {
+    count--;
+  }
+
+  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
+}
+
+/**
+  * @brief  gets counter of the rx buffer1.
+  * @param  Instance USB peripheral instance register address.
+  * @param  bEpNum channel Number.
+  * @retval Counter value
+  */
+__STATIC_INLINE uint16_t PCD_GET_EP_DBUF1_CNT(PCD_TypeDef *Instance, uint16_t bEpNum)
+{
+  UNUSED(Instance);
+  __IO uint32_t count = 10U;
+
+  /* WA: few cycles for RX PMA descriptor to update */
+  while (count > 0U)
+  {
+    count--;
+  }
+
+  return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bEpNum));
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+#endif /* defined (USB_DRD_FS) */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_PCD_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pcd_ex.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pcd_ex.h
new file mode 100644
index 0000000..952abbc
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pcd_ex.h
@@ -0,0 +1,91 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_pcd_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of PCD HAL Extension module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_PCD_EX_H
+#define STM32G0xx_HAL_PCD_EX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+#if defined (USB_DRD_FS)
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup PCDEx
+  * @{
+  */
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/* Exported macros -----------------------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup PCDEx_Exported_Functions PCDEx Exported Functions
+  * @{
+  */
+/** @addtogroup PCDEx_Exported_Functions_Group1 Peripheral Control functions
+  * @{
+  */
+
+
+
+HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
+                                       uint16_t ep_kind, uint32_t pmaadress);
+
+
+HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd);
+HAL_StatusTypeDef HAL_PCDEx_DeActivateLPM(PCD_HandleTypeDef *hpcd);
+
+
+HAL_StatusTypeDef HAL_PCDEx_ActivateBCD(PCD_HandleTypeDef *hpcd);
+HAL_StatusTypeDef HAL_PCDEx_DeActivateBCD(PCD_HandleTypeDef *hpcd);
+void HAL_PCDEx_BCD_VBUSDetect(PCD_HandleTypeDef *hpcd);
+
+void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg);
+void HAL_PCDEx_BCD_Callback(PCD_HandleTypeDef *hpcd, PCD_BCD_MsgTypeDef msg);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+#endif /* defined (USB_DRD_FS) */
+
+#ifdef __cplusplus
+}
+#endif
+
+
+#endif /* STM32G0xx_HAL_PCD_EX_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h
new file mode 100644
index 0000000..66ffb3e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h
@@ -0,0 +1,328 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_pwr.h
+  * @author  MCD Application Team
+  * @brief   Header file of PWR HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_PWR_H
+#define STM32G0xx_HAL_PWR_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup PWR PWR
+  * @brief PWR HAL module driver
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup PWR_Exported_Types PWR Exported Types
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup PWR_Exported_Constants PWR Exported Constants
+  * @{
+  */
+
+/** @defgroup PWR_WakeUp_Pins  PWR WakeUp pins
+  * @{
+  */
+#define PWR_WAKEUP_PIN1                     PWR_CR3_EWUP1  /*!< Wakeup pin 1 (with high level detection) */
+#define PWR_WAKEUP_PIN2                     PWR_CR3_EWUP2  /*!< Wakeup pin 2 (with high level detection) */
+#if defined(PWR_CR3_EWUP3)
+#define PWR_WAKEUP_PIN3                     PWR_CR3_EWUP3  /*!< Wakeup pin 3 (with high level detection) */
+#endif /* PWR_CR3_EWUP3 */
+#define PWR_WAKEUP_PIN4                     PWR_CR3_EWUP4  /*!< Wakeup pin 4 (with high level detection) */
+#if defined(PWR_CR3_EWUP5)
+#define PWR_WAKEUP_PIN5                     PWR_CR3_EWUP5  /*!< Wakeup pin 5 (with high level detection) */
+#endif /* PWR_CR3_EWUP5 */
+#define PWR_WAKEUP_PIN6                     PWR_CR3_EWUP6  /*!< Wakeup pin 6 (with high level detection) */
+#define PWR_WAKEUP_PIN1_HIGH                PWR_CR3_EWUP1  /*!< Wakeup pin 1 (with high level detection) */
+#define PWR_WAKEUP_PIN2_HIGH                PWR_CR3_EWUP2  /*!< Wakeup pin 2 (with high level detection) */
+#if defined(PWR_CR3_EWUP3)
+#define PWR_WAKEUP_PIN3_HIGH                PWR_CR3_EWUP3  /*!< Wakeup pin 3 (with high level detection) */
+#endif /* PWR_CR3_EWUP3 */
+#define PWR_WAKEUP_PIN4_HIGH                PWR_CR3_EWUP4  /*!< Wakeup pin 4 (with high level detection) */
+#if defined(PWR_CR3_EWUP5)
+#define PWR_WAKEUP_PIN5_HIGH                PWR_CR3_EWUP5  /*!< Wakeup pin 5 (with high level detection) */
+#endif /* PWR_CR3_EWUP5*/
+#define PWR_WAKEUP_PIN6_HIGH                PWR_CR3_EWUP6  /*!< Wakeup pin 6 (with high level detection) */
+#define PWR_WAKEUP_PIN1_LOW                 ((PWR_CR4_WP1 << PWR_WUP_POLARITY_SHIFT) | PWR_CR3_EWUP1) /*!< Wakeup pin 1 (with low level detection) */
+#define PWR_WAKEUP_PIN2_LOW                 ((PWR_CR4_WP2 << PWR_WUP_POLARITY_SHIFT) | PWR_CR3_EWUP2) /*!< Wakeup pin 2 (with low level detection) */
+#if defined(PWR_CR3_EWUP3)
+#define PWR_WAKEUP_PIN3_LOW                 ((PWR_CR4_WP3 << PWR_WUP_POLARITY_SHIFT) | PWR_CR3_EWUP3) /*!< Wakeup pin 3 (with low level detection) */
+#endif /* PWR_CR3_EWUP3 */
+#define PWR_WAKEUP_PIN4_LOW                 ((PWR_CR4_WP4 << PWR_WUP_POLARITY_SHIFT) | PWR_CR3_EWUP4) /*!< Wakeup pin 4 (with low level detection) */
+#if defined(PWR_CR3_EWUP5)
+#define PWR_WAKEUP_PIN5_LOW                 ((PWR_CR4_WP5 << PWR_WUP_POLARITY_SHIFT) | PWR_CR3_EWUP5) /*!< Wakeup pin 5 (with low level detection) */
+#endif /* PWR_CR3_EWUP5 */
+#define PWR_WAKEUP_PIN6_LOW                 ((PWR_CR4_WP6 << PWR_WUP_POLARITY_SHIFT) | PWR_CR3_EWUP6) /*!< Wakeup pin 6 (with low level detection) */
+/**
+  * @}
+  */
+
+/** @defgroup PWR_Low_Power_Mode_Selection  PWR Low Power Mode Selection
+  * @{
+  */
+#define PWR_LOWPOWERMODE_STOP0              (0x00000000u)                       /*!< Stop 0: stop mode with main regulator */
+#define PWR_LOWPOWERMODE_STOP1              (PWR_CR1_LPMS_0)                    /*!< Stop 1: stop mode with low power regulator */
+#define PWR_LOWPOWERMODE_STANDBY            (PWR_CR1_LPMS_0 | PWR_CR1_LPMS_1)   /*!< Standby mode */
+#if defined(PWR_SHDW_SUPPORT)
+#define PWR_LOWPOWERMODE_SHUTDOWN           (PWR_CR1_LPMS_2)                    /*!< Shutdown mode */
+#endif /* PWR_SHDW_SUPPORT */
+/**
+  * @}
+  */
+
+/** @defgroup PWR_Regulator_state_in_SLEEP_STOP_mode  PWR regulator mode
+  * @{
+  */
+#define PWR_MAINREGULATOR_ON                (0x00000000u)  /*!< Regulator in main mode      */
+#define PWR_LOWPOWERREGULATOR_ON            PWR_CR1_LPR    /*!< Regulator in low-power mode */
+/**
+  * @}
+  */
+
+/** @defgroup PWR_SLEEP_mode_entry  PWR SLEEP mode entry
+  * @{
+  */
+#define PWR_SLEEPENTRY_WFI                  ((uint8_t)0x01u)        /*!< Wait For Interruption instruction to enter Sleep mode */
+#define PWR_SLEEPENTRY_WFE                  ((uint8_t)0x02u)        /*!< Wait For Event instruction to enter Sleep mode        */
+/**
+  * @}
+  */
+
+/** @defgroup PWR_STOP_mode_entry  PWR STOP mode entry
+  * @{
+  */
+#define PWR_STOPENTRY_WFI                   ((uint8_t)0x01u)        /*!< Wait For Interruption instruction to enter Stop mode */
+#define PWR_STOPENTRY_WFE                   ((uint8_t)0x02u)        /*!< Wait For Event instruction to enter Stop mode        */
+/**
+  * @}
+  */
+
+/** @defgroup PWR_Flag  PWR Status Flags
+  * @brief  Elements values convention: 0000 00XX 000Y YYYYb
+  *           - Y YYYY  : Flag position in the XX register (5 bits)
+  *           - XX  : Status register (2 bits)
+  *                 - 01: SR1 register
+  *                 - 10: SR2 register
+  *         The only exception is PWR_FLAG_WU, encompassing all
+  *         wake-up flags and set to PWR_SR1_WUF.
+  * @{
+  */
+#define PWR_FLAG_WUF1                       (0x00010000u | PWR_SR1_WUF1)      /*!< Wakeup event on wakeup pin 1 */
+#define PWR_FLAG_WUF2                       (0x00010000u | PWR_SR1_WUF2)      /*!< Wakeup event on wakeup pin 2 */
+#if defined(PWR_CR3_EWUP3)
+#define PWR_FLAG_WUF3                       (0x00010000u | PWR_SR1_WUF3)      /*!< Wakeup event on wakeup pin 3 */
+#endif /* PWR_CR3_EWUP3 */
+#define PWR_FLAG_WUF4                       (0x00010000u | PWR_SR1_WUF4)      /*!< Wakeup event on wakeup pin 4 */
+#if defined(PWR_CR3_EWUP5)
+#define PWR_FLAG_WUF5                       (0x00010000u | PWR_SR1_WUF5)      /*!< Wakeup event on wakeup pin 5 */
+#endif /* PWR_CR3_EWUP5 */
+#define PWR_FLAG_WUF6                       (0x00010000u | PWR_SR1_WUF6)      /*!< Wakeup event on wakeup pin 6 */
+#define PWR_FLAG_WUF                        (0x00010000u | PWR_SR1_WUF)       /*!< Wakeup event on all wakeup pin  */
+#define PWR_FLAG_SB                         (0x00010000u | PWR_SR1_SBF)       /*!< Standby flag */
+#define PWR_FLAG_WUFI                       (0x00010000u | PWR_SR1_WUFI)      /*!< Wakeup on internal wakeup line */
+#define PWR_FLAG_FLASH_READY                (0x00020000u | PWR_SR2_FLASH_RDY) /*!< Flash ready */
+#define PWR_FLAG_REGLPS                     (0x00020000u | PWR_SR2_REGLPS)    /*!< Regulator Low Power started */
+#define PWR_FLAG_REGLPF                     (0x00020000u | PWR_SR2_REGLPF)    /*!< Regulator Low Power flag */
+#if defined(PWR_PVD_SUPPORT)
+#define PWR_FLAG_PVDO                       (0x00020000u | PWR_SR2_PVDO)      /*!< Power Voltage Detector output */
+#endif /* PWR_PVD_SUPPORT */
+#if defined(PWR_PVM_SUPPORT)
+#define PWR_FLAG_PVMO_USB                   (0x00020000u | PWR_SR2_PVMO_USB)  /*!< Power Voltage Monitoring output */
+#endif /* PWR_PVM_SUPPORT */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup PWR_Exported_Macros  PWR Exported Macros
+  * @{
+  */
+/** @brief  Check whether or not a specific PWR flag is set.
+  * @param  __FLAG__  specifies the flag to check.
+  *         This parameter can be one a combination of following values:
+  *            @arg PWR_FLAG_WUF1: Wake Up Flag 1. Indicates that a wakeup event
+  *                  was received from the WKUP pin 1.
+  *            @arg PWR_FLAG_WUF2: Wake Up Flag 2. Indicates that a wakeup event
+  *                  was received from the WKUP pin 2.
+  *            @arg PWR_FLAG_WUF3: Wake Up Flag 3. Indicates that a wakeup event
+  *                  was received from the WKUP pin 3. (*)
+  *            @arg PWR_FLAG_WUF4: Wake Up Flag 4. Indicates that a wakeup event
+  *                  was received from the WKUP pin 4.
+  *            @arg PWR_FLAG_WUF5: Wake Up Flag 5. Indicates that a wakeup event
+  *                  was received from the WKUP pin 5. (*)
+  *            @arg PWR_FLAG_WUF6: Wake Up Flag 6. Indicates that a wakeup event
+  *                  was received from the WKUP pin 6.
+  *            @arg PWR_FLAG_SB: StandBy Flag. Indicates that the system
+  *                  entered StandBy mode.
+  *            @arg PWR_FLAG_WUFI: Wake-Up Flag Internal. Set when a wakeup is
+  *                 detected on the internal wakeup line.
+  *         OR a combination of following values:
+  *            @arg PWR_FLAG_FLASH_READY: Flash is ready. Indicates whether flash
+  *                 can be used or not
+  *            @arg PWR_FLAG_REGLPS: Low Power Regulator Started. Indicates whether
+  *                 or not the low-power regulator is ready.
+  *            @arg PWR_FLAG_REGLPF: Low Power Regulator Flag. Indicates whether the
+  *                 regulator is ready in main mode or is in low-power mode.
+  * @if defined(STM32G081xx)
+  *            @arg PWR_FLAG_PVDO: Power Voltage Detector Output. Indicates whether
+  *                 VDD voltage is below or above the selected PVD threshold.
+  * @endif
+  * @retval The new state of __FLAG__ (TRUE or FALSE).
+  */
+#define __HAL_PWR_GET_FLAG(__FLAG__)        (((__FLAG__) & 0x00010000u) ?\
+                                             ((PWR->SR1 & ((__FLAG__) & ~0x00030000u)) == ((__FLAG__) & ~0x00030000u)) :\
+                                             ((PWR->SR2 & ((__FLAG__) & ~0x00030000u)) == ((__FLAG__) & ~0x00030000u)))
+
+/** @brief  Clear a specific PWR flag.
+  * @param  __FLAG__  specifies the flag to clear.
+  *         This parameter can be a combination of following values:
+  *            @arg PWR_FLAG_WUF1: Wake Up Flag 1. Indicates that a wakeup event
+  *                  was received from the WKUP pin 1.
+  *            @arg PWR_FLAG_WUF2: Wake Up Flag 2. Indicates that a wakeup event
+  *                  was received from the WKUP pin 2.
+  *            @arg PWR_FLAG_WUF3: Wake Up Flag 3. Indicates that a wakeup event
+  *                  was received from the WKUP pin 3. (*)
+  *            @arg PWR_FLAG_WUF4: Wake Up Flag 4. Indicates that a wakeup event
+  *                  was received from the WKUP pin 4.
+  *            @arg PWR_FLAG_WUF5: Wake Up Flag 5. Indicates that a wakeup event
+  *                  was received from the WKUP pin 5. (*)
+  *            @arg PWR_FLAG_WUF6: Wake Up Flag 6. Indicates that a wakeup event
+  *                  was received from the WKUP pin 6.
+  *            @arg PWR_FLAG_WUF: Encompasses all Wake Up Flags.
+  *            @arg PWR_FLAG_SB: Standby Flag. Indicates that the system
+  *                  entered Standby mode.
+  * @retval None
+  */
+#define __HAL_PWR_CLEAR_FLAG(__FLAG__)      (PWR->SCR = (__FLAG__))
+
+/**
+  * @}
+  */
+
+/* Private constants-------------------------------------------------------*/
+/** @defgroup PWR_WUP_Polarity Shift to apply to retrieve polarity information from PWR_WAKEUP_PINy_xxx constants
+  * @{
+  */
+#define PWR_WUP_POLARITY_SHIFT              0x08u   /*!< Internal constant used to retrieve wakeup pin polariry */
+/**
+  * @}
+  */
+
+/* Private macros --------------------------------------------------------*/
+/** @defgroup PWR_Private_Macros  PWR Private Macros
+  * @{
+  */
+
+#define IS_PWR_WAKEUP_PIN(PIN)                    ((((PIN) & ((PWR_CR4_WP << 8U) | (PWR_CR3_EWUP))) != 0x00000000u) && \
+                                                   (((PIN) & ~((PWR_CR4_WP << 8U) | (PWR_CR3_EWUP))) == 0x00000000u))
+
+#define IS_PWR_REGULATOR(REGULATOR)               (((REGULATOR) == PWR_MAINREGULATOR_ON) || \
+                                                   ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON))
+
+#define IS_PWR_SLEEP_ENTRY(ENTRY)                 (((ENTRY) == PWR_SLEEPENTRY_WFI) || \
+                                                   ((ENTRY) == PWR_SLEEPENTRY_WFE))
+
+#define IS_PWR_STOP_ENTRY(ENTRY)                  (((ENTRY) == PWR_STOPENTRY_WFI) || \
+                                                   ((ENTRY) == PWR_STOPENTRY_WFE))
+/**
+  * @}
+  */
+
+/* Include PWR HAL Extended module */
+#include "stm32g0xx_hal_pwr_ex.h"
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup PWR_Exported_Functions  PWR Exported Functions
+  * @{
+  */
+
+/** @defgroup PWR_Exported_Functions_Group1  Initialization and de-initialization functions
+  * @{
+  */
+
+/* Initialization and de-initialization functions *******************************/
+void              HAL_PWR_DeInit(void);
+/**
+  * @}
+  */
+
+/** @defgroup PWR_Exported_Functions_Group2  Peripheral Control functions
+  * @{
+  */
+/* Peripheral Control functions  ************************************************/
+void              HAL_PWR_EnableBkUpAccess(void);
+void              HAL_PWR_DisableBkUpAccess(void);
+
+/* WakeUp pins configuration functions ****************************************/
+void              HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity);
+void              HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx);
+
+/* Low Power modes configuration functions ************************************/
+void              HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry);
+void              HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry);
+void              HAL_PWR_EnterSTANDBYMode(void);
+void              HAL_PWR_EnableSleepOnExit(void);
+void              HAL_PWR_DisableSleepOnExit(void);
+void              HAL_PWR_EnableSEVOnPend(void);
+void              HAL_PWR_DisableSEVOnPend(void);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+
+#endif /* STM32G0xx_HAL_PWR_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h
new file mode 100644
index 0000000..d0f1225
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h
@@ -0,0 +1,643 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_pwr_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of PWR HAL Extended module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_PWR_EX_H
+#define STM32G0xx_HAL_PWR_EX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup PWREx PWREx
+  * @brief PWR Extended HAL module driver
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup PWREx_Exported_Types PWR Extended Exported Types
+  * @{
+  */
+
+#if defined(PWR_PVM_SUPPORT)
+/**
+  * @brief  PWR PVM configuration structure definition
+  */
+typedef struct
+{
+  uint32_t PVMType;   /*!< PVMType: Specifies which voltage is monitored and against which threshold.
+                           This parameter can be a value of @ref PWREx_PVM_Type.
+                           @arg @ref PWR_PVM_USB Peripheral Voltage Monitoring USB enable */
+
+  uint32_t Mode;      /*!< Mode: Specifies the operating mode for the selected pins.
+                           This parameter can be a value of @ref PWREx_PVM_Mode. */
+} PWR_PVMTypeDef;
+#endif /* PWR_PVM_SUPPORT */
+
+#if defined(PWR_PVD_SUPPORT)
+/**
+  * @brief  PWR PVD configuration structure definition
+  */
+typedef struct
+{
+  uint32_t PVDLevel;    /*!< PVDLevel: Specifies the PVD detection level.
+                              This parameter can be a value or a combination of
+                              @ref PWR_PVD_detection_level. */
+
+  uint32_t Mode;        /*!< Mode: Specifies the operating mode for the selected pins.
+                              This parameter can be a value of @ref PWR_PVD_Mode. */
+} PWR_PVDTypeDef;
+#endif /* PWR_PVD_SUPPORT */
+
+/**
+  * @}
+  */
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup PWREx_Exported_Constants  PWR Extended Exported Constants
+  * @{
+  */
+#if defined(PWR_PVD_SUPPORT)
+/** @defgroup PWR_PVD_detection_level  Programmable Voltage Detection levels
+  * @note   see datasheet for selection voltage value
+  * @{
+  */
+#define PWR_PVDLEVEL_RISING_0               (0x00000000u)                                           /*!< PVD threshold level 0 for rising detection */
+#define PWR_PVDLEVEL_RISING_1               (PWR_CR2_PVDRT_0)                                       /*!< PVD threshold level 1 for rising detection */
+#define PWR_PVDLEVEL_RISING_2               (PWR_CR2_PVDRT_1)                                       /*!< PVD threshold level 2 for rising detection */
+#define PWR_PVDLEVEL_RISING_3               (PWR_CR2_PVDRT_0 | PWR_CR2_PVDRT_1)                     /*!< PVD threshold level 3 for rising detection */
+#define PWR_PVDLEVEL_RISING_4               (PWR_CR2_PVDRT_2)                                       /*!< PVD threshold level 4 for rising detection */
+#define PWR_PVDLEVEL_RISING_5               (PWR_CR2_PVDRT_2 | PWR_CR2_PVDRT_0)                     /*!< PVD threshold level 5 for rising detection */
+#define PWR_PVDLEVEL_RISING_6               (PWR_CR2_PVDRT_2 | PWR_CR2_PVDRT_1)                     /*!< PVD threshold level 6 for rising detection */
+#define PWR_PVDLEVEL_FALLING_0              (0x00000000u)                                           /*!< PVD threshold level 0 for falling detection */
+#define PWR_PVDLEVEL_FALLING_1              (PWR_CR2_PVDFT_0)                                       /*!< PVD threshold level 1 for falling detection */
+#define PWR_PVDLEVEL_FALLING_2              (PWR_CR2_PVDFT_1)                                       /*!< PVD threshold level 2 for falling detection */
+#define PWR_PVDLEVEL_FALLING_3              (PWR_CR2_PVDFT_0 | PWR_CR2_PVDFT_1)                     /*!< PVD threshold level 3 for falling detection */
+#define PWR_PVDLEVEL_FALLING_4              (PWR_CR2_PVDFT_2)                                       /*!< PVD threshold level 4 for falling detection */
+#define PWR_PVDLEVEL_FALLING_5              (PWR_CR2_PVDFT_2 | PWR_CR2_PVDFT_0)                     /*!< PVD threshold level 5 for falling detection */
+#define PWR_PVDLEVEL_FALLING_6              (PWR_CR2_PVDFT_2 | PWR_CR2_PVDFT_1)                     /*!< PVD threshold level 6 for falling detection */
+#define PWR_PVDLEVEL_0                      (PWR_PVDLEVEL_RISING_0 | PWR_PVDLEVEL_FALLING_0)        /*!< same PVD threshold level 0 on rising & falling */
+#define PWR_PVDLEVEL_1                      (PWR_PVDLEVEL_RISING_1 | PWR_PVDLEVEL_FALLING_1)        /*!< same PVD threshold level 1 on rising & falling */
+#define PWR_PVDLEVEL_2                      (PWR_PVDLEVEL_RISING_2 | PWR_PVDLEVEL_FALLING_2)        /*!< same PVD threshold level 2 on rising & falling */
+#define PWR_PVDLEVEL_3                      (PWR_PVDLEVEL_RISING_3 | PWR_PVDLEVEL_FALLING_3)        /*!< same PVD threshold level 3 on rising & falling */
+#define PWR_PVDLEVEL_4                      (PWR_PVDLEVEL_RISING_4 | PWR_PVDLEVEL_FALLING_4)        /*!< same PVD threshold level 4 on rising & falling */
+#define PWR_PVDLEVEL_5                      (PWR_PVDLEVEL_RISING_5 | PWR_PVDLEVEL_FALLING_5)        /*!< same PVD threshold level 5 on rising & falling */
+#define PWR_PVDLEVEL_6                      (PWR_PVDLEVEL_RISING_6 | PWR_PVDLEVEL_FALLING_6)        /*!< same PVD threshold level 6 on rising & falling */
+#define PWR_PVDLEVEL_7                      (PWR_CR2_PVDRT_2 | PWR_CR2_PVDRT_1 | PWR_CR2_PVDRT_0)   /*!< External input analog voltage (compared internally to VREFINT) */
+/**
+  * @}
+  */
+
+/** @defgroup PWR_PVD_Mode  PWR PVD interrupt and event mode
+  * @{
+  */
+#define PWR_PVD_MODE_NORMAL                 (0x00000000u)  /*!< basic mode is used */
+#define PWR_PVD_MODE_IT_RISING              (0x00010001u)  /*!< External Interrupt Mode with Rising edge trigger detection */
+#define PWR_PVD_MODE_IT_FALLING             (0x00010002u)  /*!< External Interrupt Mode with Falling edge trigger detection */
+#define PWR_PVD_MODE_IT_RISING_FALLING      (0x00010003u)  /*!< External Interrupt Mode with Rising/Falling edge trigger detection */
+#define PWR_PVD_MODE_EVENT_RISING           (0x00020001u)  /*!< Event Mode with Rising edge trigger detection */
+#define PWR_PVD_MODE_EVENT_FALLING          (0x00020002u)  /*!< Event Mode with Falling edge trigger detection */
+#define PWR_PVD_MODE_EVENT_RISING_FALLING   (0x00020003u)  /*!< Event Mode with Rising/Falling edge trigger detection */
+/**
+  * @}
+  */
+
+/** @defgroup PWR_PVD_EXTI_LINE  PWR PVD external interrupt line
+  * @{
+  */
+#define PWR_EXTI_LINE_PVD                   (EXTI_IMR1_IM16)  /*!< External interrupt line 16 connected to PVD */
+/**
+  * @}
+  */
+
+/** @defgroup PWR_PVD_EVENT_LINE  PWR PVD event line
+  * @{
+  */
+#define PWR_EVENT_LINE_PVD                  (EXTI_EMR1_EM16)  /*!< Event line 16 connected to PVD */
+/**
+  * @}
+  */
+#endif /* PWR_PVD_SUPPORT */
+
+#if defined(PWR_PVM_SUPPORT)
+/** @defgroup PWREx_PVM_Type Peripheral Voltage Monitoring type
+  * @{
+  */
+#define PWR_PVM_USB                  PWR_CR2_PVMEN_USB  /*!< Peripheral Voltage Monitoring enable for USB peripheral: Enable to keep the USB peripheral voltage monitoring under control (power domain Vddio2) */
+/**
+  * @}
+  */
+/** @defgroup PWREx_PVM_Mode  PWR PVM interrupt and event mode
+  * @{
+  */
+#define PWR_PVM_MODE_NORMAL                 ((uint32_t)0x00000000)   /*!< basic mode is used */
+#define PWR_PVM_MODE_IT_RISING              ((uint32_t)0x00010001)   /*!< External Interrupt Mode with Rising edge trigger detection */
+#define PWR_PVM_MODE_IT_FALLING             ((uint32_t)0x00010002)   /*!< External Interrupt Mode with Falling edge trigger detection */
+#define PWR_PVM_MODE_IT_RISING_FALLING      ((uint32_t)0x00010003)   /*!< External Interrupt Mode with Rising/Falling edge trigger detection */
+#define PWR_PVM_MODE_EVENT_RISING           ((uint32_t)0x00020001)   /*!< Event Mode with Rising edge trigger detection */
+#define PWR_PVM_MODE_EVENT_FALLING          ((uint32_t)0x00020002)   /*!< Event Mode with Falling edge trigger detection */
+#define PWR_PVM_MODE_EVENT_RISING_FALLING   ((uint32_t)0x00020003)   /*!< Event Mode with Rising/Falling edge trigger detection */
+/**
+  * @}
+  */
+/** @defgroup PWR_PVM_EXTI_LINE  PWR PVM external interrupt line
+  * @{
+  */
+#define PWR_EXTI_LINE_PVM                   (EXTI_IMR2_IM34)  /*!< External interrupt line 34 connected to PVM */
+/**
+  * @}
+  */
+
+/** @defgroup PWR_PVM_EVENT_LINE  PWR PVM event line
+  * @{
+  */
+#define PWR_EVENT_LINE_PVM                  (EXTI_EMR2_EM34)  /*!< Event line 34 connected to PVM */
+/**
+  * @}
+  */
+#endif /* PWR_PVM_SUPPORT */
+
+/** @defgroup PWREx_VBAT_Battery_Charging_Selection  PWR battery charging resistor selection
+  * @{
+  */
+#define PWR_BATTERY_CHARGING_RESISTOR_5     (0x00000000u)   /*!< VBAT charging through a 5 kOhms resistor   */
+#define PWR_BATTERY_CHARGING_RESISTOR_1_5   PWR_CR4_VBRS    /*!< VBAT charging through a 1.5 kOhms resistor */
+/**
+  * @}
+  */
+
+/** @defgroup PWREx_GPIO_Bit_Number  GPIO bit position
+  * @brief    for I/O pull up/down setting in standby/shutdown mode
+  * @{
+  */
+#define PWR_GPIO_BIT_0                      PWR_PUCRB_PU0   /*!< GPIO port I/O pin 0  */
+#define PWR_GPIO_BIT_1                      PWR_PUCRB_PU1   /*!< GPIO port I/O pin 1  */
+#define PWR_GPIO_BIT_2                      PWR_PUCRB_PU2   /*!< GPIO port I/O pin 2  */
+#define PWR_GPIO_BIT_3                      PWR_PUCRB_PU3   /*!< GPIO port I/O pin 3  */
+#define PWR_GPIO_BIT_4                      PWR_PUCRB_PU4   /*!< GPIO port I/O pin 4  */
+#define PWR_GPIO_BIT_5                      PWR_PUCRB_PU5   /*!< GPIO port I/O pin 5  */
+#define PWR_GPIO_BIT_6                      PWR_PUCRB_PU6   /*!< GPIO port I/O pin 6  */
+#define PWR_GPIO_BIT_7                      PWR_PUCRB_PU7   /*!< GPIO port I/O pin 7  */
+#define PWR_GPIO_BIT_8                      PWR_PUCRB_PU8   /*!< GPIO port I/O pin 8  */
+#define PWR_GPIO_BIT_9                      PWR_PUCRB_PU9   /*!< GPIO port I/O pin 9  */
+#define PWR_GPIO_BIT_10                     PWR_PUCRB_PU10  /*!< GPIO port I/O pin 10 */
+#define PWR_GPIO_BIT_11                     PWR_PUCRB_PU11  /*!< GPIO port I/O pin 11 */
+#define PWR_GPIO_BIT_12                     PWR_PUCRB_PU12  /*!< GPIO port I/O pin 12 */
+#define PWR_GPIO_BIT_13                     PWR_PUCRB_PU13  /*!< GPIO port I/O pin 13 */
+#define PWR_GPIO_BIT_14                     PWR_PUCRB_PU14  /*!< GPIO port I/O pin 14 */
+#define PWR_GPIO_BIT_15                     PWR_PUCRB_PU15  /*!< GPIO port I/O pin 15 */
+/**
+  * @}
+  */
+
+/** @defgroup PWREx_GPIO_Port  GPIO Port
+  * @{
+  */
+#define PWR_GPIO_A                          (0x00000000u)  /*!< GPIO port A */
+#define PWR_GPIO_B                          (0x00000001u)  /*!< GPIO port B */
+#define PWR_GPIO_C                          (0x00000002u)  /*!< GPIO port C */
+#define PWR_GPIO_D                          (0x00000003u)  /*!< GPIO port D */
+#if defined (GPIOE)
+#define PWR_GPIO_E                          (0x00000004u)  /*!< GPIO port E */
+#endif /* GPIOE */
+#define PWR_GPIO_F                          (0x00000005u)  /*!< GPIO port F */
+/**
+  * @}
+  */
+
+/** @defgroup PWREx_Flash_PowerDown  Flash Power Down modes
+  * @{
+  */
+#define PWR_FLASHPD_LPRUN                   PWR_CR1_FPD_LPRUN  /*!< Enable Flash power down in low power run mode */
+#define PWR_FLASHPD_LPSLEEP                 PWR_CR1_FPD_LPSLP  /*!< Enable Flash power down in low power sleep mode */
+#define PWR_FLASHPD_STOP                    PWR_CR1_FPD_STOP   /*!< Enable Flash power down in stop mode */
+/**
+  * @}
+  */
+
+/** @defgroup PWREx_Regulator_Voltage_Scale  PWR Regulator voltage scale
+  * @{
+  */
+#define PWR_REGULATOR_VOLTAGE_SCALE1        PWR_CR1_VOS_0  /*!< Voltage scaling range 1 */
+#define PWR_REGULATOR_VOLTAGE_SCALE2        PWR_CR1_VOS_1  /*!< Voltage scaling range 2 */
+/**
+  * @}
+  */
+
+/** @addtogroup PWR_Flag  PWR Status Flags
+  * @brief  Elements values convention: 0000 00XX 000Y YYYYb
+  *           - Y YYYY  : Flag position in the XX register (5 bits)
+  *           - XX  : Status register (2 bits)
+  *                 - 01: SR1 register
+  *                 - 10: SR2 register
+  *         The only exception is PWR_FLAG_WU, encompassing all
+  *         wake-up flags and set to PWR_SR1_WUF.
+  * @{
+  */
+#if defined(PWR_PVM_SUPPORT)
+#define PWR_FLAG_PVMOUSB                    (0x00020000u | PWR_SR2_PVMO_USB)   /*!< USB Peripheral Voltage Monitoring output */
+#endif /* PWR_PVM_SUPPORT */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/** @addtogroup PWREx_Exported_Macros  PWR Extended Exported Macros
+  * @{
+  */
+#if defined(PWR_PVD_SUPPORT)
+/**
+  * @brief Enable the PVD Extended Interrupt Line.
+  * @retval None
+  */
+#define __HAL_PWR_PVD_EXTI_ENABLE_IT()            SET_BIT(EXTI->IMR1, PWR_EXTI_LINE_PVD)
+
+/**
+  * @brief Disable the PVD Extended Interrupt Line.
+  * @retval None
+  */
+#define __HAL_PWR_PVD_EXTI_DISABLE_IT()           CLEAR_BIT(EXTI->IMR1, PWR_EXTI_LINE_PVD)
+
+/**
+  * @brief Enable the PVD Event Line.
+  * @retval None
+  */
+#define __HAL_PWR_PVD_EXTI_ENABLE_EVENT()         SET_BIT(EXTI->EMR1, PWR_EVENT_LINE_PVD)
+
+/**
+  * @brief Disable the PVD Event Line.
+  * @retval None
+  */
+#define __HAL_PWR_PVD_EXTI_DISABLE_EVENT()        CLEAR_BIT(EXTI->EMR1, PWR_EVENT_LINE_PVD)
+
+/**
+  * @brief Enable the PVD Extended Interrupt Rising Trigger.
+  * @retval None
+  */
+#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE()   SET_BIT(EXTI->RTSR1, PWR_EXTI_LINE_PVD)
+
+/**
+  * @brief Disable the PVD Extended Interrupt Rising Trigger.
+  * @retval None
+  */
+#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE()  CLEAR_BIT(EXTI->RTSR1, PWR_EXTI_LINE_PVD)
+
+/**
+  * @brief Enable the PVD Extended Interrupt Falling Trigger.
+  * @retval None
+  */
+#define __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE()  SET_BIT(EXTI->FTSR1, PWR_EXTI_LINE_PVD)
+
+/**
+  * @brief Disable the PVD Extended Interrupt Falling Trigger.
+  * @retval None
+  */
+#define __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR1, PWR_EXTI_LINE_PVD)
+
+/**
+  * @brief  Enable the PVD Extended Interrupt Rising & Falling Trigger.
+  * @retval None
+  */
+#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE()  \
+  do {                                                   \
+    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();             \
+    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();            \
+  } while(0U)
+
+/**
+  * @brief Disable the PVD Extended Interrupt Rising & Falling Trigger.
+  * @retval None
+  */
+#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE()  \
+  do {                                                    \
+    __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();             \
+    __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();            \
+  } while(0U)
+
+/**
+  * @brief  Generate a Software interrupt on selected EXTI line.
+  * @retval None
+  */
+#define __HAL_PWR_PVD_EXTI_GENERATE_SWIT()        SET_BIT(EXTI->SWIER1, PWR_EXTI_LINE_PVD)
+
+/**
+  * @brief Check whether or not the PVD EXTI interrupt Rising flag is set.
+  * @retval EXTI PVD Line Status.
+  */
+#define __HAL_PWR_PVD_EXTI_GET_RISING_FLAG()      (EXTI->RPR1 & PWR_EXTI_LINE_PVD)
+
+/**
+  * @brief Check whether or not the PVD EXTI interrupt Falling flag is set.
+  * @retval EXTI PVD Line Status.
+  */
+#define __HAL_PWR_PVD_EXTI_GET_FALLING_FLAG()     (EXTI->FPR1 & PWR_EXTI_LINE_PVD)
+
+/**
+  * @brief Clear the PVD EXTI interrupt Rising flag.
+  * @retval None
+  */
+#define __HAL_PWR_PVD_EXTI_CLEAR_RISING_FLAG()    WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_PVD)
+
+/**
+  * @brief Clear the PVD EXTI interrupt Falling flag.
+  * @retval None
+  */
+#define __HAL_PWR_PVD_EXTI_CLEAR_FALLING_FLAG()   WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_PVD)
+#endif /* PWR_PVD_SUPPORT */
+
+#if defined(PWR_PVM_SUPPORT)
+/**
+  * @brief Enable the PVM Extended Interrupt Line.
+  * @retval None
+  */
+#define __HAL_PWR_PVM_EXTI_ENABLE_IT()            SET_BIT(EXTI->IMR2, PWR_EXTI_LINE_PVM)
+
+/**
+  * @brief Disable the PVM Extended Interrupt Line.
+  * @retval None
+  */
+#define __HAL_PWR_PVM_EXTI_DISABLE_IT()           CLEAR_BIT(EXTI->IMR2, PWR_EXTI_LINE_PVM)
+
+/**
+  * @brief Enable the PVM Event Line.
+  * @retval None
+  */
+#define __HAL_PWR_PVM_EXTI_ENABLE_EVENT()         SET_BIT(EXTI->EMR2, PWR_EVENT_LINE_PVM)
+
+/**
+  * @brief Disable the PVM Event Line.
+  * @retval None
+  */
+#define __HAL_PWR_PVM_EXTI_DISABLE_EVENT()        CLEAR_BIT(EXTI->EMR2, PWR_EVENT_LINE_PVM)
+
+/**
+  * @brief Enable the PVM Extended Interrupt Rising Trigger.
+  * @retval None
+  */
+#define __HAL_PWR_PVM_EXTI_ENABLE_RISING_EDGE()   SET_BIT(EXTI->RTSR2, PWR_EXTI_LINE_PVM)
+
+/**
+  * @brief Disable the PVM Extended Interrupt Rising Trigger.
+  * @retval None
+  */
+#define __HAL_PWR_PVM_EXTI_DISABLE_RISING_EDGE()  CLEAR_BIT(EXTI->RTSR2, PWR_EXTI_LINE_PVM)
+
+/**
+  * @brief Enable the PVM Extended Interrupt Falling Trigger.
+  * @retval None
+  */
+#define __HAL_PWR_PVM_EXTI_ENABLE_FALLING_EDGE()  SET_BIT(EXTI->FTSR2, PWR_EXTI_LINE_PVM)
+
+/**
+  * @brief Disable the PVM Extended Interrupt Falling Trigger.
+  * @retval None
+  */
+#define __HAL_PWR_PVM_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR2, PWR_EXTI_LINE_PVM)
+
+/**
+  * @brief  Enable the PVM Extended Interrupt Rising & Falling Trigger.
+  * @retval None
+  */
+#define __HAL_PWR_PVM_EXTI_ENABLE_RISING_FALLING_EDGE()  \
+  do {                                                   \
+    __HAL_PWR_PVM_EXTI_ENABLE_RISING_EDGE();             \
+    __HAL_PWR_PVM_EXTI_ENABLE_FALLING_EDGE();            \
+  } while(0U)
+
+/**
+  * @brief Disable the PVM Extended Interrupt Rising & Falling Trigger.
+  * @retval None
+  */
+#define __HAL_PWR_PVM_EXTI_DISABLE_RISING_FALLING_EDGE()  \
+  do {                                                    \
+    __HAL_PWR_PVM_EXTI_DISABLE_RISING_EDGE();             \
+    __HAL_PWR_PVM_EXTI_DISABLE_FALLING_EDGE();            \
+  } while(0U)
+
+/**
+  * @brief  Generate a Software interrupt on selected EXTI line.
+  * @retval None
+  */
+#define __HAL_PWR_PVM_EXTI_GENERATE_SWIT()        SET_BIT(EXTI->SWIER2, PWR_EXTI_LINE_PVM)
+
+/**
+  * @brief Check whether or not the PVM EXTI interrupt Rising flag is set.
+  * @retval EXTI PVM Line Status.
+  */
+#define __HAL_PWR_PVM_EXTI_GET_RISING_FLAG()      (EXTI->RPR2 & PWR_EXTI_LINE_PVM)
+
+/**
+  * @brief Check whether or not the PVM EXTI interrupt Falling flag is set.
+  * @retval EXTI PVM Line Status.
+  */
+#define __HAL_PWR_PVM_EXTI_GET_FALLING_FLAG()     (EXTI->FPR2 & PWR_EXTI_LINE_PVM)
+
+/**
+  * @brief Clear the PVM EXTI interrupt Rising flag.
+  * @retval None
+  */
+#define __HAL_PWR_PVM_EXTI_CLEAR_RISING_FLAG()    WRITE_REG(EXTI->RPR2, PWR_EXTI_LINE_PVM)
+
+/**
+  * @brief Clear the PVM EXTI interrupt Falling flag.
+  * @retval None
+  */
+#define __HAL_PWR_PVM_EXTI_CLEAR_FALLING_FLAG()   WRITE_REG(EXTI->FPR2, PWR_EXTI_LINE_PVM)
+#endif /* PWR_PVM_SUPPORT */
+/**
+  * @}
+  */
+
+/* Private define ------------------------------------------------------------*/
+/** @defgroup PWR_Extended_Private_Defines PWR Extended Private Defines
+  * @{
+  */
+
+/** @defgroup PWREx_PVM_Mode_Mask PWR PVM Mode Mask
+  * @{
+  */
+#define PVM_MODE_IT               ((uint32_t)0x00010000)  /*!< Mask for interruption yielded by PVM threshold crossing */
+#define PVM_MODE_EVT              ((uint32_t)0x00020000)  /*!< Mask for event yielded by PVM threshold crossing        */
+#define PVM_RISING_EDGE           ((uint32_t)0x00000001)  /*!< Mask for rising edge set as PVM trigger                 */
+#define PVM_FALLING_EDGE          ((uint32_t)0x00000002)  /*!< Mask for falling edge set as PVM trigger                */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/* Private macros ------------------------------------------------------------*/
+/** @addtogroup  PWREx_Private_Macros   PWR Extended Private Macros
+  * @{
+  */
+
+#define IS_PWR_BATTERY_RESISTOR_SELECT(__RESISTOR__) (((__RESISTOR__) == PWR_BATTERY_CHARGING_RESISTOR_5) || \
+                                                      ((__RESISTOR__) == PWR_BATTERY_CHARGING_RESISTOR_1_5))
+
+#define IS_PWR_GPIO_BIT_NUMBER(__BIT_NUMBER__)  ((((__BIT_NUMBER__) & 0x0000FFFFu) != 0x00u) && \
+                                                 (((__BIT_NUMBER__) & 0xFFFF0000u) == 0x00u))
+#if defined (GPIOE)
+#define IS_PWR_GPIO(__GPIO__)               (((__GPIO__) == PWR_GPIO_A) || \
+                                             ((__GPIO__) == PWR_GPIO_B) || \
+                                             ((__GPIO__) == PWR_GPIO_C) || \
+                                             ((__GPIO__) == PWR_GPIO_D) || \
+                                             ((__GPIO__) == PWR_GPIO_E) || \
+                                             ((__GPIO__) == PWR_GPIO_F))
+#else
+#define IS_PWR_GPIO(__GPIO__)               (((__GPIO__) == PWR_GPIO_A) || \
+                                             ((__GPIO__) == PWR_GPIO_B) || \
+                                             ((__GPIO__) == PWR_GPIO_C) || \
+                                             ((__GPIO__) == PWR_GPIO_D) || \
+                                             ((__GPIO__) == PWR_GPIO_F))
+#endif /* GPIOE */
+
+#define IS_PWR_FLASH_POWERDOWN(__MODE__)    ((((__MODE__) & (PWR_FLASHPD_LPRUN | PWR_FLASHPD_LPSLEEP | PWR_FLASHPD_STOP)) != 0x00u) && \
+                                             (((__MODE__) & ~(PWR_FLASHPD_LPRUN | PWR_FLASHPD_LPSLEEP | PWR_FLASHPD_STOP)) == 0x00u))
+
+#define IS_PWR_VOLTAGE_SCALING_RANGE(RANGE) (((RANGE) == PWR_REGULATOR_VOLTAGE_SCALE1) || \
+                                             ((RANGE) == PWR_REGULATOR_VOLTAGE_SCALE2))
+
+#if defined(PWR_PVD_SUPPORT)
+#define IS_PWR_PVD_LEVEL(LEVEL)                   (((LEVEL) & ~(PWR_CR2_PVDRT | PWR_CR2_PVDFT)) == 0x00000000u)
+
+#define IS_PWR_PVD_MODE(MODE)                     (((MODE) == PWR_PVD_MODE_NORMAL)              || \
+                                                   ((MODE) == PWR_PVD_MODE_IT_RISING)           || \
+                                                   ((MODE) == PWR_PVD_MODE_IT_FALLING)          || \
+                                                   ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING)   || \
+                                                   ((MODE) == PWR_PVD_MODE_EVENT_RISING)        || \
+                                                   ((MODE) == PWR_PVD_MODE_EVENT_FALLING)       || \
+                                                   ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING))
+#endif /* PWR_PVD_SUPPORT */
+
+#if defined(PWR_PVM_SUPPORT)
+#define IS_PWR_PVM_TYPE(TYPE) ((TYPE) == PWR_PVM_USB)
+
+#define IS_PWR_PVM_MODE(MODE)  (((MODE) == PWR_PVM_MODE_NORMAL)              ||\
+                                ((MODE) == PWR_PVM_MODE_IT_RISING)           ||\
+                                ((MODE) == PWR_PVM_MODE_IT_FALLING)          ||\
+                                ((MODE) == PWR_PVM_MODE_IT_RISING_FALLING)   ||\
+                                ((MODE) == PWR_PVM_MODE_EVENT_RISING)        ||\
+                                ((MODE) == PWR_PVM_MODE_EVENT_FALLING)       ||\
+                                ((MODE) == PWR_PVM_MODE_EVENT_RISING_FALLING))
+#endif /* PWR_PVM_SUPPORT */
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup PWREx_Exported_Functions  PWR Extended Exported Functions
+  * @{
+  */
+
+/** @defgroup PWREx_Exported_Functions_Group1  Extended Peripheral Control functions
+  * @{
+  */
+
+/* Peripheral Control functions  **********************************************/
+void              HAL_PWREx_EnableBatteryCharging(uint32_t ResistorSelection);
+void              HAL_PWREx_DisableBatteryCharging(void);
+#if defined(PWR_CR3_ENB_ULP)
+void              HAL_PWREx_EnablePORMonitorSampling(void);
+void              HAL_PWREx_DisablePORMonitorSampling(void);
+#endif /* PWR_CR3_ENB_ULP */
+void              HAL_PWREx_EnableInternalWakeUpLine(void);
+void              HAL_PWREx_DisableInternalWakeUpLine(void);
+HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber);
+HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber);
+HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber);
+HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber);
+void              HAL_PWREx_EnablePullUpPullDownConfig(void);
+void              HAL_PWREx_DisablePullUpPullDownConfig(void);
+#if defined(PWR_CR3_RRS)
+void              HAL_PWREx_EnableSRAMRetention(void);
+void              HAL_PWREx_DisableSRAMRetention(void);
+#endif /* PWR_CR3_RRS */
+void              HAL_PWREx_EnableFlashPowerDown(uint32_t PowerMode);
+void              HAL_PWREx_DisableFlashPowerDown(uint32_t PowerMode);
+uint32_t          HAL_PWREx_GetVoltageRange(void);
+HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling);
+#if defined(PWR_PVD_SUPPORT)
+/* Power voltage detection configuration functions ****************************/
+HAL_StatusTypeDef HAL_PWREx_ConfigPVD(PWR_PVDTypeDef *sConfigPVD);
+void              HAL_PWREx_EnablePVD(void);
+void              HAL_PWREx_DisablePVD(void);
+#endif /* PWR_PVD_SUPPORT */
+#if defined(PWR_PVM_SUPPORT)
+/* Power voltage monitoring configuration functions ***************************/
+void HAL_PWREx_EnableVddIO2(void);
+void HAL_PWREx_DisableVddIO2(void);
+void HAL_PWREx_EnableVddUSB(void);
+void HAL_PWREx_DisableVddUSB(void);
+void HAL_PWREx_EnablePVMUSB(void);
+void HAL_PWREx_DisablePVMUSB(void);
+HAL_StatusTypeDef HAL_PWREx_ConfigPVM(PWR_PVMTypeDef *sConfigPVM);
+#endif /* PWR_PVM_SUPPORT */
+
+/* Low Power modes configuration functions ************************************/
+void              HAL_PWREx_EnableLowPowerRunMode(void);
+HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void);
+#if defined(PWR_SHDW_SUPPORT)
+void              HAL_PWREx_EnterSHUTDOWNMode(void);
+#endif /* PWR_SHDW_SUPPORT */
+
+#if defined(PWR_PVD_SUPPORT) && defined(PWR_PVM_SUPPORT)
+void              HAL_PWREx_PVD_PVM_IRQHandler(void);
+void              HAL_PWREx_PVD_PVM_Rising_Callback(void);
+void              HAL_PWREx_PVD_PVM_Falling_Callback(void);
+#elif defined(PWR_PVD_SUPPORT)
+void              HAL_PWREx_PVD_IRQHandler(void);
+void              HAL_PWREx_PVD_Rising_Callback(void);
+void              HAL_PWREx_PVD_Falling_Callback(void);
+#endif /* PWR_PVD_SUPPORT && PWR_PVM_SUPPORT */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+
+#endif /* STM32G0xx_HAL_PWR_EX_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h
new file mode 100644
index 0000000..aa6856a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h
@@ -0,0 +1,3138 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_rcc.h
+  * @author  MCD Application Team
+   * @brief   Header file of RCC HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_RCC_H
+#define STM32G0xx_HAL_RCC_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+#include "stm32g0xx_ll_rcc.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup RCC
+  * @{
+  */
+
+/* Private constants ---------------------------------------------------------*/
+/** @addtogroup RCC_Private_Constants
+  * @{
+  */
+/* Defines used for Flags */
+#define CR_REG_INDEX              1U
+#define BDCR_REG_INDEX            2U
+#define CSR_REG_INDEX             3U
+#if defined(RCC_HSI48_SUPPORT)
+#define CRRCR_REG_INDEX           4U
+#endif /* RCC_HSI48_SUPPORT */
+
+#define RCC_FLAG_MASK             0x1FU
+
+/* Define used for IS_RCC_CLOCKTYPE() */
+#define RCC_CLOCKTYPE_ALL              (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1)  /*!< All clocktype to configure */
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @addtogroup RCC_Private_Macros
+  * @{
+  */
+
+#if defined(RCC_HSI48_SUPPORT)
+#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__)                                     \
+  (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE)                               || \
+   (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)     || \
+   (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)     || \
+   (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48) || \
+   (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)     || \
+   (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE))
+#else
+#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__)                                 \
+  (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE)                           || \
+   (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || \
+   (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || \
+   (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || \
+   (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE))
+#endif /* RCC_HSI48_SUPPORT */
+
+#define IS_RCC_HSE(__HSE__)  (((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) || \
+                              ((__HSE__) == RCC_HSE_BYPASS))
+
+#define IS_RCC_LSE(__LSE__)  (((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) || \
+                              ((__LSE__) == RCC_LSE_BYPASS))
+
+#define IS_RCC_HSI(__HSI__)  (((__HSI__) == RCC_HSI_OFF) || ((__HSI__) == RCC_HSI_ON))
+
+#if defined(RCC_HSI48_SUPPORT)
+#define IS_RCC_HSI48(__HSI48__)  (((__HSI48__) == RCC_HSI48_OFF) || ((__HSI48__) == RCC_HSI48_ON))
+#endif /* RCC_HSI48_SUPPORT */
+
+#define IS_RCC_HSI_CALIBRATION_VALUE(__VALUE__) ((__VALUE__) <= (uint32_t)127U)
+
+#define IS_RCC_HSIDIV(__DIV__) (((__DIV__) == RCC_HSI_DIV1)  || ((__DIV__) == RCC_HSI_DIV2) || \
+                                ((__DIV__) == RCC_HSI_DIV4)  || ((__DIV__) == RCC_HSI_DIV8) || \
+                                ((__DIV__) == RCC_HSI_DIV16) || ((__DIV__) == RCC_HSI_DIV32)|| \
+                                ((__DIV__) == RCC_HSI_DIV64) || ((__DIV__) == RCC_HSI_DIV128))
+
+#define IS_RCC_LSI(__LSI__)  (((__LSI__) == RCC_LSI_OFF) || ((__LSI__) == RCC_LSI_ON))
+
+#define IS_RCC_PLL(__PLL__) (((__PLL__) == RCC_PLL_NONE) ||((__PLL__) == RCC_PLL_OFF) || \
+                             ((__PLL__) == RCC_PLL_ON))
+
+#define IS_RCC_PLLSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLSOURCE_NONE) || \
+                                      ((__SOURCE__) == RCC_PLLSOURCE_HSI)  || \
+                                      ((__SOURCE__) == RCC_PLLSOURCE_HSE))
+
+#define IS_RCC_PLLM_VALUE(__VALUE__) (((__VALUE__) == RCC_PLLM_DIV1) || ((__VALUE__) == RCC_PLLM_DIV2) || \
+                                      ((__VALUE__) == RCC_PLLM_DIV3) || ((__VALUE__) == RCC_PLLM_DIV4) || \
+                                      ((__VALUE__) == RCC_PLLM_DIV5) || ((__VALUE__) == RCC_PLLM_DIV6) || \
+                                      ((__VALUE__) == RCC_PLLM_DIV7) || ((__VALUE__) == RCC_PLLM_DIV8))
+
+#define IS_RCC_PLLN_VALUE(__VALUE__) ((8U <= (__VALUE__)) && ((__VALUE__) <= 86U))
+
+#define IS_RCC_PLLP_VALUE(__VALUE__) ((RCC_PLLP_DIV2 <= (__VALUE__)) && ((__VALUE__) <= RCC_PLLP_DIV32))
+
+#if defined(RCC_PLLQ_SUPPORT)
+#define IS_RCC_PLLQ_VALUE(__VALUE__) ((RCC_PLLQ_DIV2 <= (__VALUE__)) && ((__VALUE__) <= RCC_PLLQ_DIV8))
+#endif /* RCC_PLLQ_SUPPORT */
+
+#define IS_RCC_PLLR_VALUE(__VALUE__) ((RCC_PLLR_DIV2 <= (__VALUE__)) && ((__VALUE__) <= RCC_PLLR_DIV8))
+
+#define IS_RCC_CLOCKTYPE(__CLK__)  ((((__CLK__)\
+                                      & RCC_CLOCKTYPE_ALL) != 0x00UL) && (((__CLK__) & ~RCC_CLOCKTYPE_ALL) == 0x00UL))
+
+#define IS_RCC_SYSCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_HSI)  || \
+                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE)  || \
+                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_LSE)  || \
+                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_LSI)  || \
+                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_PLLCLK))
+
+#define IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1)   || ((__HCLK__) == RCC_SYSCLK_DIV2)   || \
+                               ((__HCLK__) == RCC_SYSCLK_DIV4)   || ((__HCLK__) == RCC_SYSCLK_DIV8)   || \
+                               ((__HCLK__) == RCC_SYSCLK_DIV16)  || ((__HCLK__) == RCC_SYSCLK_DIV64)  || \
+                               ((__HCLK__) == RCC_SYSCLK_DIV128) || ((__HCLK__) == RCC_SYSCLK_DIV256) || \
+                               ((__HCLK__) == RCC_SYSCLK_DIV512))
+
+#define IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \
+                               ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) || \
+                               ((__PCLK__) == RCC_HCLK_DIV16))
+
+#define IS_RCC_RTCCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_RTCCLKSOURCE_NONE) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV32))
+
+#if defined(RCC_MCO2_SUPPORT)
+#define IS_RCC_MCO(__MCOX__) ( ((__MCOX__) == RCC_MCO1) || ((__MCOX__) == RCC_MCO2) )
+#else
+#define IS_RCC_MCO(__MCOX__) ((__MCOX__) == RCC_MCO1)
+#endif /* RCC_MCO2_SUPPORT */
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx)
+#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK) || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK)  || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_HSI)   || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_HSI48) || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_HSE)   || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_LSI)    || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_LSE)     || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_PLLPCLK) || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_PLLQCLK) || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_RTCCLK)  || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_RTC_WKUP))
+#elif defined(STM32G0B0xx)
+#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK) || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK)  || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_HSI) || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_HSE) || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_LSI) || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_LSE)     || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_PLLPCLK) || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_PLLQCLK) || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_RTCCLK)  || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_RTC_WKUP))
+#else
+#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK) || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK)  || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_HSI) || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_HSE) || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_LSI) || \
+                                       ((__SOURCE__) == RCC_MCO1SOURCE_LSE))
+#endif /* STM32G0C1xx || STM32G0B1xx */
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+#define IS_RCC_MCODIV(__DIV__) (((__DIV__) == RCC_MCODIV_1)  || ((__DIV__) == RCC_MCODIV_2)   || \
+                                ((__DIV__) == RCC_MCODIV_4)  || ((__DIV__) == RCC_MCODIV_8)   || \
+                                ((__DIV__) == RCC_MCODIV_16) || ((__DIV__) == RCC_MCODIV_32)  || \
+                                ((__DIV__) == RCC_MCODIV_64) || ((__DIV__) == RCC_MCODIV_128) || \
+                                ((__DIV__) == RCC_MCODIV_256)|| ((__DIV__) == RCC_MCODIV_512) || \
+                                ((__DIV__) == RCC_MCODIV_1024))
+#else
+#define IS_RCC_MCODIV(__DIV__) (((__DIV__) == RCC_MCODIV_1)  || ((__DIV__) == RCC_MCODIV_2)   || \
+                                ((__DIV__) == RCC_MCODIV_4)  || ((__DIV__) == RCC_MCODIV_8)   || \
+                                ((__DIV__) == RCC_MCODIV_16) || ((__DIV__) == RCC_MCODIV_32)  || \
+                                ((__DIV__) == RCC_MCODIV_64) || ((__DIV__) == RCC_MCODIV_128))
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+#if defined(RCC_MCO2_SUPPORT)
+#if defined(RCC_HSI48_SUPPORT)
+#define IS_RCC_MCO2SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO2SOURCE_NOCLOCK) || \
+                                       ((__SOURCE__) == RCC_MCO2SOURCE_SYSCLK)  || \
+                                       ((__SOURCE__) == RCC_MCO2SOURCE_HSI48)   || \
+                                       ((__SOURCE__) == RCC_MCO2SOURCE_HSI)     || \
+                                       ((__SOURCE__) == RCC_MCO2SOURCE_HSE)     || \
+                                       ((__SOURCE__) == RCC_MCO2SOURCE_PLLCLK)  || \
+                                       ((__SOURCE__) == RCC_MCO2SOURCE_LSI)     || \
+                                       ((__SOURCE__) == RCC_MCO2SOURCE_LSE)     || \
+                                       ((__SOURCE__) == RCC_MCO2SOURCE_PLLPCLK) || \
+                                       ((__SOURCE__) == RCC_MCO2SOURCE_PLLQCLK) || \
+                                       ((__SOURCE__) == RCC_MCO2SOURCE_RTCCLK)  || \
+                                       ((__SOURCE__) == RCC_MCO2SOURCE_RTC_WKUP))
+#else
+#define IS_RCC_MCO2SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO2SOURCE_NOCLOCK) || \
+                                       ((__SOURCE__) == RCC_MCO2SOURCE_SYSCLK)  || \
+                                       ((__SOURCE__) == RCC_MCO2SOURCE_HSI)     || \
+                                       ((__SOURCE__) == RCC_MCO2SOURCE_HSE)     || \
+                                       ((__SOURCE__) == RCC_MCO2SOURCE_PLLCLK)  || \
+                                       ((__SOURCE__) == RCC_MCO2SOURCE_LSI)     || \
+                                       ((__SOURCE__) == RCC_MCO2SOURCE_LSE)     || \
+                                       ((__SOURCE__) == RCC_MCO2SOURCE_PLLPCLK) || \
+                                       ((__SOURCE__) == RCC_MCO2SOURCE_PLLQCLK) || \
+                                       ((__SOURCE__) == RCC_MCO2SOURCE_RTCCLK)  || \
+                                       ((__SOURCE__) == RCC_MCO2SOURCE_RTC_WKUP))
+#endif /* RCC_HSI48_SUPPORT */
+#define IS_RCC_MCO2DIV(__DIV__) (((__DIV__) == RCC_MCO2DIV_1)  || ((__DIV__) == RCC_MCO2DIV_2)  || \
+                                 ((__DIV__) == RCC_MCO2DIV_4)  || ((__DIV__) == RCC_MCO2DIV_8)  || \
+                                 ((__DIV__) == RCC_MCO2DIV_16) || ((__DIV__) == RCC_MCO2DIV_32) || \
+                                 ((__DIV__) == RCC_MCO2DIV_64) || ((__DIV__) == RCC_MCO2DIV_128)|| \
+                                 ((__DIV__) == RCC_MCO2DIV_256)|| ((__DIV__) == RCC_MCO2DIV_512)|| \
+                                 ((__DIV__) == RCC_MCO2DIV_1024))
+
+#endif /* RCC_MCO2_SUPPORT */
+
+#define IS_RCC_LSE_DRIVE(__DRIVE__) (((__DRIVE__) == RCC_LSEDRIVE_LOW)        || \
+                                     ((__DRIVE__) == RCC_LSEDRIVE_MEDIUMLOW)  || \
+                                     ((__DRIVE__) == RCC_LSEDRIVE_MEDIUMHIGH) || \
+                                     ((__DRIVE__) == RCC_LSEDRIVE_HIGH))
+
+/**
+  * @}
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup RCC_Exported_Types RCC Exported Types
+  * @{
+  */
+
+/**
+  * @brief  RCC PLL configuration structure definition
+  */
+typedef struct
+{
+  uint32_t PLLState;   /*!< The new state of the PLL.
+                            This parameter can be a value of @ref RCC_PLL_Config                      */
+
+  uint32_t PLLSource;  /*!< RCC_PLLSource: PLL entry clock source.
+                            This parameter must be a value of @ref RCC_PLL_Clock_Source               */
+
+  uint32_t PLLM;       /*!< PLLM: Division factor for PLL VCO input clock.
+                            This parameter must be a value of @ref RCC_PLLM_Clock_Divider                  */
+
+  uint32_t PLLN;       /*!< PLLN: Multiplication factor for PLL VCO output clock.
+                            This parameter must be a number between Min_Data = 8 and Max_Data = 86    */
+
+  uint32_t PLLP;       /*!< PLLP: PLL Division factor.
+                            User have to set the PLLQ parameter correctly to not exceed max frequency 64MHZ.
+                            This parameter must be a value of @ref RCC_PLLP_Clock_Divider             */
+
+#if defined(RCC_PLLQ_SUPPORT)
+  uint32_t PLLQ;       /*!< PLLQ: PLL Division factor.
+                            User have to set the PLLQ parameter correctly to not exceed max frequency 64MHZ.
+                            This parameter must be a value of @ref RCC_PLLQ_Clock_Divider             */
+#endif /* RCC_PLLQ_SUPPORT */
+
+  uint32_t PLLR;       /*!< PLLR: PLL Division for the main system clock.
+                            User have to set the PLLR parameter correctly to not exceed max frequency 64MHZ.
+                            This parameter must be a value of @ref RCC_PLLR_Clock_Divider             */
+
+} RCC_PLLInitTypeDef;
+
+/**
+  * @brief  RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition
+  */
+typedef struct
+{
+  uint32_t OscillatorType;       /*!< The oscillators to be configured.
+                                      This parameter can be a value of @ref RCC_Oscillator_Type                   */
+
+  uint32_t HSEState;             /*!< The new state of the HSE.
+                                      This parameter can be a value of @ref RCC_HSE_Config                        */
+
+  uint32_t LSEState;             /*!< The new state of the LSE.
+                                      This parameter can be a value of @ref RCC_LSE_Config                        */
+
+  uint32_t HSIState;             /*!< The new state of the HSI.
+                                      This parameter can be a value of @ref RCC_HSI_Config                        */
+
+  uint32_t HSIDiv;               /*!< The division factor of the HSI16.
+                                      This parameter can be a value of @ref RCC_HSI_Div                           */
+
+  uint32_t HSICalibrationValue;  /*!< The calibration trimming value (default is RCC_HSICALIBRATION_DEFAULT).
+                                      This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x7F */
+
+  uint32_t LSIState;             /*!< The new state of the LSI.
+                                      This parameter can be a value of @ref RCC_LSI_Config                        */
+
+#if defined(RCC_HSI48_SUPPORT)
+  uint32_t HSI48State;             /*!< The new state of the HSI48 (only applicable to STM32G0C1xx/STM32G0B1xx/STM32G0B0xx devices).
+                                        This parameter can be a value of @ref RCC_HSI48_Config */
+
+#endif /* RCC_HSI48_SUPPORT */
+
+  RCC_PLLInitTypeDef PLL;        /*!< Main PLL structure parameters                                               */
+
+} RCC_OscInitTypeDef;
+
+/**
+  * @brief  RCC System, AHB and APB buses clock configuration structure definition
+  */
+typedef struct
+{
+  uint32_t ClockType;             /*!< The clock to be configured.
+                                       This parameter can be a combination of @ref RCC_System_Clock_Type      */
+
+  uint32_t SYSCLKSource;          /*!< The clock source used as system clock (SYSCLK).
+                                       This parameter can be a value of @ref RCC_System_Clock_Source    */
+
+  uint32_t AHBCLKDivider;         /*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK).
+                                       This parameter can be a value of @ref RCC_AHB_Clock_Source       */
+
+  uint32_t APB1CLKDivider;        /*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK).
+                                       This parameter can be a value of @ref RCC_APB1_Clock_Source */
+
+
+} RCC_ClkInitTypeDef;
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup RCC_Exported_Constants RCC Exported Constants
+  * @{
+  */
+
+/** @defgroup RCC_Timeout_Value Timeout Values
+  * @{
+  */
+#define RCC_DBP_TIMEOUT_VALUE          2U                   /* 2 ms (minimum Tick + 1)  */
+#define RCC_LSE_TIMEOUT_VALUE          LSE_STARTUP_TIMEOUT  /* LSE timeout in ms        */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_Oscillator_Type Oscillator Type
+  * @{
+  */
+#define RCC_OSCILLATORTYPE_NONE        0x00000000U   /*!< Oscillator configuration unchanged */
+#define RCC_OSCILLATORTYPE_HSE         0x00000001U   /*!< HSE to configure */
+#define RCC_OSCILLATORTYPE_HSI         0x00000002U   /*!< HSI to configure */
+#define RCC_OSCILLATORTYPE_LSE         0x00000004U   /*!< LSE to configure */
+#define RCC_OSCILLATORTYPE_LSI         0x00000008U   /*!< LSI to configure */
+#if defined(RCC_HSI48_SUPPORT)
+#define RCC_OSCILLATORTYPE_HSI48       0x00000020U   /*!< HSI48 to configure */
+#endif /* RCC_HSI48_SUPPORT */
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_HSE_Config HSE Config
+  * @{
+  */
+#define RCC_HSE_OFF                    0x00000000U                                /*!< HSE clock deactivation */
+#define RCC_HSE_ON                     RCC_CR_HSEON                               /*!< HSE clock activation */
+#define RCC_HSE_BYPASS                 (RCC_CR_HSEBYP | RCC_CR_HSEON)             /*!< External clock source for HSE clock */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LSE_Config LSE Config
+  * @{
+  */
+#define RCC_LSE_OFF                    0x00000000U                                    /*!< LSE clock deactivation */
+#define RCC_LSE_ON                     RCC_BDCR_LSEON                                 /*!< LSE clock activation */
+#define RCC_LSE_BYPASS                 (RCC_BDCR_LSEBYP | RCC_BDCR_LSEON)             /*!< External clock source for LSE clock */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_HSI_Config HSI Config
+  * @{
+  */
+#define RCC_HSI_OFF                    0x00000000U            /*!< HSI clock deactivation */
+#define RCC_HSI_ON                     RCC_CR_HSION           /*!< HSI clock activation */
+
+#define RCC_HSICALIBRATION_DEFAULT     64U                    /*!< Default HSI calibration trimming value */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_HSI_Div HSI Div
+  * @{
+  */
+#define RCC_HSI_DIV1                   0x00000000U                                        /*!< HSI clock is not divided */
+#define RCC_HSI_DIV2                   RCC_CR_HSIDIV_0                                    /*!< HSI clock is divided by 2 */
+#define RCC_HSI_DIV4                   RCC_CR_HSIDIV_1                                    /*!< HSI clock is divided by 4 */
+#define RCC_HSI_DIV8                   (RCC_CR_HSIDIV_1|RCC_CR_HSIDIV_0)                  /*!< HSI clock is divided by 8 */
+#define RCC_HSI_DIV16                  RCC_CR_HSIDIV_2                                    /*!< HSI clock is divided by 16 */
+#define RCC_HSI_DIV32                  (RCC_CR_HSIDIV_2|RCC_CR_HSIDIV_0)                  /*!< HSI clock is divided by 32 */
+#define RCC_HSI_DIV64                  (RCC_CR_HSIDIV_2|RCC_CR_HSIDIV_1)                  /*!< HSI clock is divided by 64 */
+#define RCC_HSI_DIV128                 (RCC_CR_HSIDIV_2|RCC_CR_HSIDIV_1|RCC_CR_HSIDIV_0)  /*!< HSI clock is divided by 128 */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LSI_Config LSI Config
+  * @{
+  */
+#define RCC_LSI_OFF                    0x00000000U            /*!< LSI clock deactivation */
+#define RCC_LSI_ON                     RCC_CSR_LSION          /*!< LSI clock activation */
+/**
+  * @}
+  */
+
+#if defined(RCC_HSI48_SUPPORT)
+/** @defgroup RCC_HSI48_Config HSI48 Config
+  * @{
+  */
+#define RCC_HSI48_OFF                  0x00000000U       /*!< HSI48 clock deactivation */
+#define RCC_HSI48_ON                   RCC_CR_HSI48ON    /*!< HSI48 clock activation */
+/**
+  * @}
+  */
+#endif /* RCC_HSI48_SUPPORT */
+
+/** @defgroup RCC_PLL_Config PLL Config
+  * @{
+  */
+#define RCC_PLL_NONE                   0x00000000U /*!< PLL configuration unchanged */
+#define RCC_PLL_OFF                    0x00000001U /*!< PLL deactivation */
+#define RCC_PLL_ON                     0x00000002U /*!< PLL activation */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_PLLM_Clock_Divider PLLM Clock Divider
+  * @{
+  */
+#define RCC_PLLM_DIV1                  0x00000000U                                                    /*!< PLLM division factor = 8  */
+#define RCC_PLLM_DIV2                  RCC_PLLCFGR_PLLM_0                                             /*!< PLLM division factor = 2  */
+#define RCC_PLLM_DIV3                  RCC_PLLCFGR_PLLM_1                                             /*!< PLLM division factor = 3  */
+#define RCC_PLLM_DIV4                  (RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)                      /*!< PLLM division factor = 4  */
+#define RCC_PLLM_DIV5                  RCC_PLLCFGR_PLLM_2                                             /*!< PLLM division factor = 5  */
+#define RCC_PLLM_DIV6                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)                      /*!< PLLM division factor = 6  */
+#define RCC_PLLM_DIV7                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)                      /*!< PLLM division factor = 7  */
+#define RCC_PLLM_DIV8                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1| RCC_PLLCFGR_PLLM_0)  /*!< PLLM division factor = 8  */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_PLLP_Clock_Divider PLLP Clock Divider
+  * @{
+  */
+#define RCC_PLLP_DIV2                  RCC_PLLCFGR_PLLP_0                                                                                       /*!< PLLP division factor = 2  */
+#define RCC_PLLP_DIV3                  RCC_PLLCFGR_PLLP_1                                                                                       /*!< PLLP division factor = 3  */
+#define RCC_PLLP_DIV4                  (RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLP_0)                                                                /*!< PLLP division factor = 4  */
+#define RCC_PLLP_DIV5                  RCC_PLLCFGR_PLLP_2                                                                                       /*!< PLLP division factor = 5  */
+#define RCC_PLLP_DIV6                  (RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_0)                                                                /*!< PLLP division factor = 6  */
+#define RCC_PLLP_DIV7                  (RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_1)                                                                /*!< PLLP division factor = 7  */
+#define RCC_PLLP_DIV8                  (RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLP_0)                                           /*!< PLLP division factor = 8  */
+#define RCC_PLLP_DIV9                  RCC_PLLCFGR_PLLP_3                                                                                       /*!< PLLP division factor = 9  */
+#define RCC_PLLP_DIV10                 (RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_0)                                                                /*!< PLLP division factor = 10 */
+#define RCC_PLLP_DIV11                 (RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_1)                                                                /*!< PLLP division factor = 11 */
+#define RCC_PLLP_DIV12                 (RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLP_0)                                           /*!< PLLP division factor = 12 */
+#define RCC_PLLP_DIV13                 (RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_2)                                                                /*!< PLLP division factor = 13 */
+#define RCC_PLLP_DIV14                 (RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_0)                                           /*!< PLLP division factor = 14 */
+#define RCC_PLLP_DIV15                 (RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_1)                                           /*!< PLLP division factor = 15 */
+#define RCC_PLLP_DIV16                 (RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLP_0)                      /*!< PLLP division factor = 16 */
+#define RCC_PLLP_DIV17                 RCC_PLLCFGR_PLLP_4                                                                                       /*!< PLLP division factor = 17 */
+#define RCC_PLLP_DIV18                 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_0)                                                                /*!< PLLP division factor = 18 */
+#define RCC_PLLP_DIV19                 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_1)                                                                /*!< PLLP division factor = 19 */
+#define RCC_PLLP_DIV20                 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLP_0)                                           /*!< PLLP division factor = 20 */
+#define RCC_PLLP_DIV21                 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_2)                                                                /*!< PLLP division factor = 21 */
+#define RCC_PLLP_DIV22                 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_0)                                           /*!< PLLP division factor = 22 */
+#define RCC_PLLP_DIV23                 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_1)                                           /*!< PLLP division factor = 23 */
+#define RCC_PLLP_DIV24                 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLP_0)                      /*!< PLLP division factor = 24 */
+#define RCC_PLLP_DIV25                 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_3)                                                                /*!< PLLP division factor = 25 */
+#define RCC_PLLP_DIV26                 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_0)                                           /*!< PLLP division factor = 26 */
+#define RCC_PLLP_DIV27                 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_1)                                           /*!< PLLP division factor = 27 */
+#define RCC_PLLP_DIV28                 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLP_0)                      /*!< PLLP division factor = 28 */
+#define RCC_PLLP_DIV29                 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_2)                                           /*!< PLLP division factor = 29 */
+#define RCC_PLLP_DIV30                 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_0)                      /*!< PLLP division factor = 30 */
+#define RCC_PLLP_DIV31                 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_1)                      /*!< PLLP division factor = 31 */
+#define RCC_PLLP_DIV32                 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLP_0) /*!< PLLP division factor = 32 */
+/**
+  * @}
+  */
+
+#if defined(RCC_PLLQ_SUPPORT)
+/** @defgroup RCC_PLLQ_Clock_Divider PLLQ Clock Divider
+  * @{
+  */
+#define RCC_PLLQ_DIV2                  RCC_PLLCFGR_PLLQ_0                                             /*!< PLLQ division factor = 2 */
+#define RCC_PLLQ_DIV3                  RCC_PLLCFGR_PLLQ_1                                             /*!< PLLQ division factor = 3 */
+#define RCC_PLLQ_DIV4                  (RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_0)                      /*!< PLLQ division factor = 4 */
+#define RCC_PLLQ_DIV5                  RCC_PLLCFGR_PLLQ_2                                             /*!< PLLQ division factor = 5 */
+#define RCC_PLLQ_DIV6                  (RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_0)                      /*!< PLLQ division factor = 6 */
+#define RCC_PLLQ_DIV7                  (RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_1)                      /*!< PLLQ division factor = 7 */
+#define RCC_PLLQ_DIV8                  (RCC_PLLCFGR_PLLQ_2 |RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_0)  /*!< PLLQ division factor = 8 */
+/**  * @}
+  */
+#endif /* RCC_PLLQ_SUPPORT */
+
+/** @defgroup RCC_PLLR_Clock_Divider PLLR Clock Divider
+  * @{
+  */
+#define RCC_PLLR_DIV2                  RCC_PLLCFGR_PLLR_0                                             /*!< PLLR division factor = 2 */
+#define RCC_PLLR_DIV3                  RCC_PLLCFGR_PLLR_1                                             /*!< PLLR division factor = 3 */
+#define RCC_PLLR_DIV4                  (RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_0)                      /*!< PLLR division factor = 4 */
+#define RCC_PLLR_DIV5                  RCC_PLLCFGR_PLLR_2                                             /*!< PLLR division factor = 5 */
+#define RCC_PLLR_DIV6                  (RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLR_0)                      /*!< PLLR division factor = 6 */
+#define RCC_PLLR_DIV7                  (RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLR_1)                      /*!< PLLR division factor = 7 */
+#define RCC_PLLR_DIV8                  (RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_0) /*!< PLLR division factor = 8 */
+/**  * @}
+  */
+
+/** @defgroup RCC_PLL_Clock_Source PLL Clock Source
+  * @{
+  */
+#define RCC_PLLSOURCE_NONE             0x00000000U             /*!< No clock selected as PLL entry clock source  */
+#define RCC_PLLSOURCE_HSI              RCC_PLLCFGR_PLLSRC_HSI  /*!< HSI clock selected as PLL entry clock source */
+#define RCC_PLLSOURCE_HSE              RCC_PLLCFGR_PLLSRC_HSE  /*!< HSE clock selected as PLL entry clock source */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_PLL_Clock_Output PLL Clock Output
+  * @{
+  */
+#define RCC_PLLPCLK                 RCC_PLLCFGR_PLLPEN      /*!< PLLPCLK selection from main PLL */
+#if defined(RCC_PLLQ_SUPPORT)
+#define RCC_PLLQCLK                 RCC_PLLCFGR_PLLQEN      /*!< PLLQCLK selection from main PLL */
+#endif /* RCC_PLLQ_SUPPORT */
+#define RCC_PLLRCLK                 RCC_PLLCFGR_PLLREN      /*!< PLLRCLK selection from main PLL */
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_System_Clock_Type System Clock Type
+  * @{
+  */
+#define RCC_CLOCKTYPE_SYSCLK           0x00000001U  /*!< SYSCLK to configure */
+#define RCC_CLOCKTYPE_HCLK             0x00000002U  /*!< HCLK to configure */
+#define RCC_CLOCKTYPE_PCLK1            0x00000004U  /*!< PCLK1 to configure */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_System_Clock_Source System Clock Source
+  * @{
+  */
+#define RCC_SYSCLKSOURCE_HSI           0x00000000U                       /*!< HSI selection as system clock */
+#define RCC_SYSCLKSOURCE_HSE           RCC_CFGR_SW_0                     /*!< HSE selection as system clock */
+#define RCC_SYSCLKSOURCE_PLLCLK        RCC_CFGR_SW_1                     /*!< PLL selection as system clock */
+#define RCC_SYSCLKSOURCE_LSI           (RCC_CFGR_SW_1 | RCC_CFGR_SW_0)   /*!< LSI selection as system clock */
+#define RCC_SYSCLKSOURCE_LSE           RCC_CFGR_SW_2                     /*!< LSE selection as system clock */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_System_Clock_Source_Status System Clock Source Status
+  * @{
+  */
+#define RCC_SYSCLKSOURCE_STATUS_HSI    0x00000000U                       /*!< HSI used as system clock */
+#define RCC_SYSCLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_0                    /*!< HSE used as system clock */
+#define RCC_SYSCLKSOURCE_STATUS_PLLCLK RCC_CFGR_SWS_1                    /*!< PLL used as system clock */
+#define RCC_SYSCLKSOURCE_STATUS_LSI    (RCC_CFGR_SWS_1 | RCC_CFGR_SWS_0) /*!< LSI used as system clock */
+#define RCC_SYSCLKSOURCE_STATUS_LSE    RCC_CFGR_SWS_2                    /*!< LSE used as system clock */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_AHB_Clock_Source AHB Clock Source
+  * @{
+  */
+#define RCC_SYSCLK_DIV1                0x00000000U                                                             /*!< SYSCLK not divided */
+#define RCC_SYSCLK_DIV2                RCC_CFGR_HPRE_3                                                         /*!< SYSCLK divided by 2 */
+#define RCC_SYSCLK_DIV4                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_0)                                     /*!< SYSCLK divided by 4 */
+#define RCC_SYSCLK_DIV8                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1)                                     /*!< SYSCLK divided by 8 */
+#define RCC_SYSCLK_DIV16               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0)                   /*!< SYSCLK divided by 16 */
+#define RCC_SYSCLK_DIV64               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2)                                     /*!< SYSCLK divided by 64 */
+#define RCC_SYSCLK_DIV128              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0)                   /*!< SYSCLK divided by 128 */
+#define RCC_SYSCLK_DIV256              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1)                   /*!< SYSCLK divided by 256 */
+#define RCC_SYSCLK_DIV512              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0) /*!< SYSCLK divided by 512 */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_APB1_Clock_Source APB Clock Source
+  * @{
+  */
+#define RCC_HCLK_DIV1                  0x00000000U                                           /*!< HCLK not divided */
+#define RCC_HCLK_DIV2                  RCC_CFGR_PPRE_2                                       /*!< HCLK divided by 2 */
+#define RCC_HCLK_DIV4                  (RCC_CFGR_PPRE_2 | RCC_CFGR_PPRE_0)                   /*!< HCLK divided by 4 */
+#define RCC_HCLK_DIV8                  (RCC_CFGR_PPRE_2 | RCC_CFGR_PPRE_1)                   /*!< HCLK divided by 8 */
+#define RCC_HCLK_DIV16                 (RCC_CFGR_PPRE_2 | RCC_CFGR_PPRE_1 | RCC_CFGR_PPRE_0) /*!< HCLK divided by 16 */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_RTC_Clock_Source RTC Clock Source
+  * @{
+  */
+#define RCC_RTCCLKSOURCE_NONE          0x00000000U            /*!< No clock configured for RTC */
+#define RCC_RTCCLKSOURCE_LSE           RCC_BDCR_RTCSEL_0      /*!< LSE oscillator clock used as RTC clock */
+#define RCC_RTCCLKSOURCE_LSI           RCC_BDCR_RTCSEL_1      /*!< LSI oscillator clock used as RTC clock */
+#define RCC_RTCCLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL        /*!< HSE oscillator clock divided by 32 used as RTC clock */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_MCO_Index MCO Index
+  * @{
+  */
+#define RCC_MCO1                       0x00000000U
+#if defined(RCC_MCO2_SUPPORT)
+#define RCC_MCO2                       0x00000001U            /*!< MCO2 index */
+#endif /* RCC_MCO2_SUPPORT */
+
+#define RCC_MCO                        RCC_MCO1               /*!< MCO1 to be compliant with other families with 2 MCOs*/
+/**
+  * @}
+  */
+
+/** @defgroup RCC_MCO1_Clock_Source MCO1 Clock Source
+  * @{
+  */
+#define RCC_MCO1SOURCE_NOCLOCK         0x00000000U                            /*!< MCO1 output disabled, no clock on MCO1 */
+#define RCC_MCO1SOURCE_SYSCLK          RCC_CFGR_MCOSEL_0                      /*!< SYSCLK selection as MCO1 source */
+#if defined(RCC_HSI48_SUPPORT)
+#define RCC_MCO1SOURCE_HSI48           RCC_CFGR_MCOSEL_1                      /*!< HSI48 selection as MCO1 source */
+#endif /* RCC_HSI48_SUPPORT */
+#define RCC_MCO1SOURCE_HSI             (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1) /*!< HSI selection as MCO1 source */
+#define RCC_MCO1SOURCE_HSE             RCC_CFGR_MCOSEL_2                      /*!< HSE selection as MCO1 source */
+#define RCC_MCO1SOURCE_PLLCLK          (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)  /*!< PLLCLK selection as MCO1 source */
+#define RCC_MCO1SOURCE_LSI             (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)  /*!< LSI selection as MCO1 source */
+#define RCC_MCO1SOURCE_LSE             (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) /*!< LSE selection as MCO1 source */
+#if defined(RCC_CFGR_MCOSEL_3)
+#define RCC_MCO1SOURCE_PLLPCLK         RCC_CFGR_MCOSEL_3                       /*!< PLLPCLK selection as MCO1 source */
+#define RCC_MCO1SOURCE_PLLQCLK         (RCC_CFGR_MCOSEL_3|RCC_CFGR_MCOSEL_0)   /*!< PLLQCLK selection as MCO1 source */
+#define RCC_MCO1SOURCE_RTCCLK          (RCC_CFGR_MCOSEL_3|RCC_CFGR_MCOSEL_1)   /*!< RTCCLK selection as MCO1 source */
+#define RCC_MCO1SOURCE_RTC_WKUP        (RCC_CFGR_MCOSEL_3|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_0) /*!< RTC_Wakeup selection as MCO1 source */
+#endif /* RCC_CFGR_MCOSEL_3 */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_MCO1_Clock_Prescaler MCO1 Clock Prescaler
+  * @{
+  */
+#define RCC_MCODIV_1                   0x00000000U                                                 /*!< MCO not divided */
+#define RCC_MCODIV_2                   RCC_CFGR_MCOPRE_0                                           /*!< MCO divided by 2 */
+#define RCC_MCODIV_4                   RCC_CFGR_MCOPRE_1                                           /*!< MCO divided by 4 */
+#define RCC_MCODIV_8                   (RCC_CFGR_MCOPRE_1 | RCC_CFGR_MCOPRE_0)                     /*!< MCO divided by 8 */
+#define RCC_MCODIV_16                  RCC_CFGR_MCOPRE_2                                           /*!< MCO divided by 16 */
+#define RCC_MCODIV_32                  (RCC_CFGR_MCOPRE_2 | RCC_CFGR_MCOPRE_0)                     /*!< MCO divided by 32 */
+#define RCC_MCODIV_64                  (RCC_CFGR_MCOPRE_2 | RCC_CFGR_MCOPRE_1)                     /*!< MCO divided by 64 */
+#define RCC_MCODIV_128                 (RCC_CFGR_MCOPRE_2 | RCC_CFGR_MCOPRE_1 | RCC_CFGR_MCOPRE_0) /*!< MCO divided by 128 */
+#if defined(RCC_CFGR_MCOPRE_3)
+#define RCC_MCODIV_256                 RCC_CFGR_MCOPRE_3                                           /*!< MCO divided by 256 */
+#define RCC_MCODIV_512                (RCC_CFGR_MCOPRE_3 | RCC_CFGR_MCOPRE_0)                      /*!< MCO divided by 512 */
+#define RCC_MCODIV_1024               (RCC_CFGR_MCOPRE_3 | RCC_CFGR_MCOPRE_1)                      /*!< MCO divided by 1024 */
+#endif /* RCC_CFGR_MCOSEL_3 */
+/**
+  * @}
+  */
+
+#if defined(RCC_MCO2_SUPPORT)
+/** @defgroup RCC_MCO2_Clock_Source MCO2 Clock Source
+  * @{
+  */
+#define RCC_MCO2SOURCE_NOCLOCK         0x00000000U                              /*!< MCO2 output disabled, no clock on MCO2 */
+#define RCC_MCO2SOURCE_SYSCLK          RCC_CFGR_MCO2SEL_0                       /*!< SYSCLK selection as MCO2 source */
+#if defined(RCC_HSI48_SUPPORT)
+#define RCC_MCO2SOURCE_HSI48           RCC_CFGR_MCO2SEL_1                       /*!< HSI48 selection as MCO2 source */
+#endif /* RCC_HSI48_SUPPORT */
+#define RCC_MCO2SOURCE_HSI             (RCC_CFGR_MCO2SEL_1| RCC_CFGR_MCO2SEL_0) /*!< HSI selection as MCO2 source */
+#define RCC_MCO2SOURCE_HSE             RCC_CFGR_MCO2SEL_2                       /*!< HSE selection as MCO2 source */
+#define RCC_MCO2SOURCE_PLLCLK          (RCC_CFGR_MCO2SEL_2|RCC_CFGR_MCO2SEL_0)  /*!< PLLCLK selection as MCO2 source */
+#define RCC_MCO2SOURCE_LSI             (RCC_CFGR_MCO2SEL_2|RCC_CFGR_MCO2SEL_1)  /*!< LSI selection as MCO2 source */
+#define RCC_MCO2SOURCE_LSE             (RCC_CFGR_MCO2SEL_2|RCC_CFGR_MCO2SEL_1|RCC_CFGR_MCO2SEL_0) /*!< LSE selection as MCO2 source */
+#define RCC_MCO2SOURCE_PLLPCLK         RCC_CFGR_MCO2SEL_3                       /*!< PLLPCLK selection as MCO2 source */
+#define RCC_MCO2SOURCE_PLLQCLK         (RCC_CFGR_MCO2SEL_3|RCC_CFGR_MCO2SEL_0)  /*!< PLLQCLK selection as MCO2 source */
+#define RCC_MCO2SOURCE_RTCCLK          (RCC_CFGR_MCO2SEL_3|RCC_CFGR_MCO2SEL_1)  /*!< RTCCLK selection as MCO2 source */
+#define RCC_MCO2SOURCE_RTC_WKUP        (RCC_CFGR_MCO2SEL_3|RCC_CFGR_MCO2SEL_1|RCC_CFGR_MCO2SEL_0) /*!< RTC_Wakeup selection as MCO2 source */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_MCO2_Clock_Prescaler MCO2 Clock Prescaler
+  * @{
+  */
+#define RCC_MCO2DIV_1                  0x00000000U                                                    /*!< MCO2 not divided */
+#define RCC_MCO2DIV_2                  RCC_CFGR_MCO2PRE_0                                             /*!< MCO2 divided by 2 */
+#define RCC_MCO2DIV_4                  RCC_CFGR_MCO2PRE_1                                             /*!< MCO2 divided by 4 */
+#define RCC_MCO2DIV_8                  (RCC_CFGR_MCO2PRE_1 | RCC_CFGR_MCO2PRE_0)                      /*!< MCO2 divided by 8 */
+#define RCC_MCO2DIV_16                 RCC_CFGR_MCO2PRE_2                                             /*!< MCO2 divided by 16 */
+#define RCC_MCO2DIV_32                 (RCC_CFGR_MCO2PRE_2 | RCC_CFGR_MCO2PRE_0)                      /*!< MCO2 divided by 32 */
+#define RCC_MCO2DIV_64                 (RCC_CFGR_MCO2PRE_2 | RCC_CFGR_MCO2PRE_1)                      /*!< MCO2 divided by 64 */
+#define RCC_MCO2DIV_128                (RCC_CFGR_MCO2PRE_2 | RCC_CFGR_MCO2PRE_1 | RCC_CFGR_MCO2PRE_0) /*!< MCO2 divided by 128 */
+#define RCC_MCO2DIV_256                RCC_CFGR_MCO2PRE_3                                             /*!< MCO2 divided by 256 */
+#define RCC_MCO2DIV_512                (RCC_CFGR_MCO2PRE_3 | RCC_CFGR_MCO2PRE_0)                      /*!< MCO2 divided by 512 */
+#define RCC_MCO2DIV_1024               (RCC_CFGR_MCO2PRE_3 | RCC_CFGR_MCO2PRE_1)                      /*!< MCO2 divided by 1024 */
+/**
+  * @}
+  */
+#endif /* RCC_MCO2_SUPPORT */
+
+/** @defgroup RCC_Interrupt Interrupts
+  * @{
+  */
+#define RCC_IT_LSIRDY                  RCC_CIFR_LSIRDYF            /*!< LSI Ready Interrupt flag */
+#define RCC_IT_LSERDY                  RCC_CIFR_LSERDYF            /*!< LSE Ready Interrupt flag */
+#define RCC_IT_HSIRDY                  RCC_CIFR_HSIRDYF            /*!< HSI Ready Interrupt flag */
+#define RCC_IT_HSERDY                  RCC_CIFR_HSERDYF            /*!< HSE Ready Interrupt flag */
+#define RCC_IT_PLLRDY                  RCC_CIFR_PLLRDYF            /*!< PLL Ready Interrupt flag */
+#define RCC_IT_CSS                     RCC_CIFR_CSSF               /*!< HSE Clock Security System Interrupt flag */
+#define RCC_IT_LSECSS                  RCC_CIFR_LSECSSF            /*!< LSE Clock Security System Interrupt flag */
+#if defined(RCC_HSI48_SUPPORT)
+#define RCC_IT_HSI48RDY                RCC_CIFR_HSI48RDYF          /*!< HSI48 Ready Interrupt flag */
+#endif /* RCC_HSI48_SUPPORT */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_Flag Flags
+  *        Elements values convention: XXXYYYYYb
+  *           - YYYYY  : Flag position in the register
+  *           - XXX  : Register index
+  *                 - 001: CR register
+  *                 - 010: BDCR register
+  *                 - 011: CSR register
+  * @{
+  */
+/* Flags in the CR register */
+#define RCC_FLAG_HSIRDY                ((CR_REG_INDEX << 5U) | RCC_CR_HSIRDY_Pos)  /*!< HSI Ready flag */
+#define RCC_FLAG_HSERDY                ((CR_REG_INDEX << 5U) | RCC_CR_HSERDY_Pos)  /*!< HSE Ready flag */
+#define RCC_FLAG_PLLRDY                ((CR_REG_INDEX << 5U) | RCC_CR_PLLRDY_Pos)  /*!< PLL Ready flag */
+
+#if defined(RCC_HSI48_SUPPORT)
+/* Flags in the CR register */
+#define RCC_FLAG_HSI48RDY              ((CR_REG_INDEX << 5U) | RCC_CR_HSI48RDY_Pos) /*!< HSI48 Ready flag */
+#endif /* RCC_HSI48_SUPPORT */
+
+/* Flags in the BDCR register */
+#define RCC_FLAG_LSERDY                ((BDCR_REG_INDEX << 5U) | RCC_BDCR_LSERDY_Pos)  /*!< LSE Ready flag */
+#define RCC_FLAG_LSECSSD               ((BDCR_REG_INDEX << 5U) | RCC_BDCR_LSECSSD_Pos) /*!< LSE Clock Security System Interrupt flag */
+
+/* Flags in the CSR register */
+#define RCC_FLAG_LSIRDY                ((CSR_REG_INDEX << 5U) | RCC_CSR_LSIRDY_Pos)    /*!< LSI Ready flag */
+#define RCC_FLAG_OBLRST                ((CSR_REG_INDEX << 5U) | RCC_CSR_OBLRSTF_Pos)   /*!< Option Byte Loader reset flag */
+#define RCC_FLAG_PINRST                ((CSR_REG_INDEX << 5U) | RCC_CSR_PINRSTF_Pos)   /*!< PIN reset flag */
+#define RCC_FLAG_PWRRST                ((CSR_REG_INDEX << 5U) | RCC_CSR_PWRRSTF_Pos)   /*!< BOR or POR/PDR reset flag */
+#define RCC_FLAG_SFTRST                ((CSR_REG_INDEX << 5U) | RCC_CSR_SFTRSTF_Pos)   /*!< Software Reset flag */
+#define RCC_FLAG_IWDGRST               ((CSR_REG_INDEX << 5U) | RCC_CSR_IWDGRSTF_Pos)  /*!< Independent Watchdog reset flag */
+#define RCC_FLAG_WWDGRST               ((CSR_REG_INDEX << 5U) | RCC_CSR_WWDGRSTF_Pos)  /*!< Window watchdog reset flag */
+#define RCC_FLAG_LPWRRST               ((CSR_REG_INDEX << 5U) | RCC_CSR_LPWRRSTF_Pos)  /*!< Low-Power reset flag */
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LSEDrive_Config LSE Drive Configuration
+  * @{
+  */
+#define RCC_LSEDRIVE_LOW                 0x00000000U            /*!< LSE low drive capability */
+#define RCC_LSEDRIVE_MEDIUMLOW           RCC_BDCR_LSEDRV_0      /*!< LSE medium low drive capability */
+#define RCC_LSEDRIVE_MEDIUMHIGH          RCC_BDCR_LSEDRV_1      /*!< LSE medium high drive capability */
+#define RCC_LSEDRIVE_HIGH                RCC_BDCR_LSEDRV        /*!< LSE high drive capability */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_Reset_Flag Reset Flag
+  * @{
+  */
+#define RCC_RESET_FLAG_OBL             RCC_CSR_OBLRSTF    /*!< Option Byte Loader reset flag */
+#define RCC_RESET_FLAG_PIN             RCC_CSR_PINRSTF    /*!< PIN reset flag */
+#define RCC_RESET_FLAG_PWR             RCC_CSR_PWRRSTF    /*!< BOR or POR/PDR reset flag */
+#define RCC_RESET_FLAG_SW              RCC_CSR_SFTRSTF    /*!< Software Reset flag */
+#define RCC_RESET_FLAG_IWDG            RCC_CSR_IWDGRSTF   /*!< Independent Watchdog reset flag */
+#define RCC_RESET_FLAG_WWDG            RCC_CSR_WWDGRSTF   /*!< Window watchdog reset flag */
+#define RCC_RESET_FLAG_LPWR            RCC_CSR_LPWRRSTF   /*!< Low power reset flag */
+#define RCC_RESET_FLAG_ALL             (RCC_RESET_FLAG_OBL | RCC_RESET_FLAG_PIN | RCC_RESET_FLAG_PWR | \
+                                        RCC_RESET_FLAG_SW | RCC_RESET_FLAG_IWDG | RCC_RESET_FLAG_WWDG | \
+                                        RCC_RESET_FLAG_LPWR)
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+
+/** @defgroup RCC_Exported_Macros RCC Exported Macros
+  * @{
+  */
+
+/** @defgroup RCC_AHB_Peripheral_Clock_Enable_Disable AHB Peripheral Clock Enable Disable
+  * @brief  Enable or disable the AHB peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+
+#define __HAL_RCC_DMA1_CLK_ENABLE()            do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#if defined(DMA2)
+#define __HAL_RCC_DMA2_CLK_ENABLE()            do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->AHBENR, RCC_AHBENR_DMA2EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA2EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#endif /* DMA2 */
+
+
+#define __HAL_RCC_FLASH_CLK_ENABLE()           do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->AHBENR, RCC_AHBENR_FLASHEN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_FLASHEN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#define __HAL_RCC_CRC_CLK_ENABLE()             do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#if defined(RNG)
+#define __HAL_RCC_RNG_CLK_ENABLE()             do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->AHBENR, RCC_AHBENR_RNGEN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_RNGEN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+#endif /* RNG */
+
+#if defined(AES)
+#define __HAL_RCC_AES_CLK_ENABLE()             do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->AHBENR, RCC_AHBENR_AESEN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_AESEN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+#endif /* AES */
+
+#define __HAL_RCC_DMA1_CLK_DISABLE()           CLEAR_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN)
+#if defined(DMA2)
+#define __HAL_RCC_DMA2_CLK_DISABLE()           CLEAR_BIT(RCC->AHBENR, RCC_AHBENR_DMA2EN)
+#endif /* DMA2 */
+#define __HAL_RCC_FLASH_CLK_DISABLE()          CLEAR_BIT(RCC->AHBENR, RCC_AHBENR_FLASHEN)
+#define __HAL_RCC_CRC_CLK_DISABLE()            CLEAR_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN)
+#if defined(RNG)
+#define __HAL_RCC_RNG_CLK_DISABLE()            CLEAR_BIT(RCC->AHBENR, RCC_AHBENR_RNGEN)
+#endif /* RNG */
+#if defined(AES)
+#define __HAL_RCC_AES_CLK_DISABLE()            CLEAR_BIT(RCC->AHBENR, RCC_AHBENR_AESEN)
+#endif /* AES */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_IOPORT_Clock_Enable_Disable IOPORT Clock Enable Disable
+  * @brief  Enable or disable the IO Ports clock.
+  * @note   After reset, the IO ports clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+
+#define __HAL_RCC_GPIOA_CLK_ENABLE()           do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOAEN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOAEN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#define __HAL_RCC_GPIOB_CLK_ENABLE()           do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#define __HAL_RCC_GPIOC_CLK_ENABLE()           do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOCEN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOCEN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#define __HAL_RCC_GPIOD_CLK_ENABLE()           do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIODEN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIODEN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#if defined(GPIOE)
+#define __HAL_RCC_GPIOE_CLK_ENABLE()           do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOEEN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOEEN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+#endif /* GPIOE */
+
+#define __HAL_RCC_GPIOF_CLK_ENABLE()           do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOFEN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOFEN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#define __HAL_RCC_GPIOA_CLK_DISABLE()          CLEAR_BIT(RCC->IOPENR, RCC_IOPENR_GPIOAEN)
+#define __HAL_RCC_GPIOB_CLK_DISABLE()          CLEAR_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN)
+#define __HAL_RCC_GPIOC_CLK_DISABLE()          CLEAR_BIT(RCC->IOPENR, RCC_IOPENR_GPIOCEN)
+#define __HAL_RCC_GPIOD_CLK_DISABLE()          CLEAR_BIT(RCC->IOPENR, RCC_IOPENR_GPIODEN)
+#if defined(GPIOE)
+#define __HAL_RCC_GPIOE_CLK_DISABLE()          CLEAR_BIT(RCC->IOPENR, RCC_IOPENR_GPIOEEN)
+#endif /* GPIOE */
+#define __HAL_RCC_GPIOF_CLK_DISABLE()          CLEAR_BIT(RCC->IOPENR, RCC_IOPENR_GPIOFEN)
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_APB1_Clock_Enable_Disable APB1 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the APB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#if defined(TIM2)
+#define __HAL_RCC_TIM2_CLK_ENABLE()            do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR1, RCC_APBENR1_TIM2EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM2EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+#endif /* TIM2 */
+
+#define __HAL_RCC_TIM3_CLK_ENABLE()            do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR1, RCC_APBENR1_TIM3EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM3EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#if defined(TIM4)
+#define __HAL_RCC_TIM4_CLK_ENABLE()            do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR1, RCC_APBENR1_TIM4EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM4EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+#endif /* TIM4 */
+
+#define __HAL_RCC_TIM6_CLK_ENABLE()            do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR1, RCC_APBENR1_TIM6EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM6EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#define __HAL_RCC_TIM7_CLK_ENABLE()            do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR1, RCC_APBENR1_TIM7EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM7EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#if defined(CRS)
+#define __HAL_RCC_CRS_CLK_ENABLE()             do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR1, RCC_APBENR1_CRSEN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_CRSEN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0)
+#endif /* CRS */
+
+#define __HAL_RCC_RTCAPB_CLK_ENABLE()          do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR1, RCC_APBENR1_RTCAPBEN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_RTCAPBEN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#define __HAL_RCC_WWDG_CLK_ENABLE()            do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR1, RCC_APBENR1_WWDGEN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_WWDGEN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#define __HAL_RCC_SPI2_CLK_ENABLE()            do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR1, RCC_APBENR1_SPI2EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_SPI2EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+#if defined(SPI3)
+#define __HAL_RCC_SPI3_CLK_ENABLE()            do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR1, RCC_APBENR1_SPI3EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_SPI3EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+#endif /* SPI3 */
+
+#define __HAL_RCC_USART2_CLK_ENABLE()          do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR1, RCC_APBENR1_USART2EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_USART2EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#define __HAL_RCC_USART3_CLK_ENABLE()          do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR1, RCC_APBENR1_USART3EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_USART3EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#define __HAL_RCC_USART4_CLK_ENABLE()           do { \
+                                                     __IO uint32_t tmpreg; \
+                                                     SET_BIT(RCC->APBENR1, RCC_APBENR1_USART4EN); \
+    /* Delay after an RCC peripheral clock enabling */ \
+                                                     tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_USART4EN); \
+                                                     UNUSED(tmpreg); \
+                                                   } while(0U)
+
+#if defined(USART5)
+#define __HAL_RCC_USART5_CLK_ENABLE()           do { \
+                                                     __IO uint32_t tmpreg; \
+                                                     SET_BIT(RCC->APBENR1, RCC_APBENR1_USART5EN); \
+    /* Delay after an RCC peripheral clock enabling */ \
+                                                     tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_USART5EN); \
+                                                     UNUSED(tmpreg); \
+                                                   } while(0U)
+#endif /* USART5 */
+
+#if defined(USART6)
+#define __HAL_RCC_USART6_CLK_ENABLE()           do { \
+                                                     __IO uint32_t tmpreg; \
+                                                     SET_BIT(RCC->APBENR1, RCC_APBENR1_USART6EN); \
+    /* Delay after an RCC peripheral clock enabling */ \
+                                                     tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_USART6EN); \
+                                                     UNUSED(tmpreg); \
+                                                   } while(0U)
+#endif /* USART6 */
+
+#if defined(LPUART1)
+#define __HAL_RCC_LPUART1_CLK_ENABLE()         do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR1, RCC_APBENR1_LPUART1EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_LPUART1EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+#endif /* LPUART1 */
+
+#if defined(LPUART2)
+#define __HAL_RCC_LPUART2_CLK_ENABLE()         do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR1, RCC_APBENR1_LPUART2EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_LPUART2EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+#endif /* LPUART2 */
+
+#define __HAL_RCC_I2C1_CLK_ENABLE()            do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR1, RCC_APBENR1_I2C1EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_I2C1EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#define __HAL_RCC_I2C2_CLK_ENABLE()            do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR1, RCC_APBENR1_I2C2EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_I2C2EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#if defined(I2C3)
+#define __HAL_RCC_I2C3_CLK_ENABLE()            do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR1, RCC_APBENR1_I2C3EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_I2C3EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+#endif /* I2C3 */
+
+#if defined(CEC)
+#define __HAL_RCC_CEC_CLK_ENABLE()             do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR1, RCC_APBENR1_CECEN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_CECEN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+#endif /* CEC */
+
+#if defined(UCPD1)
+#define __HAL_RCC_UCPD1_CLK_ENABLE()             do { \
+                                                      __IO uint32_t tmpreg; \
+                                                      SET_BIT(RCC->APBENR1, RCC_APBENR1_UCPD1EN); \
+     /* Delay after an RCC peripheral clock enabling */ \
+                                                      tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_UCPD1EN); \
+                                                      UNUSED(tmpreg); \
+                                                    } while(0U)
+#endif /* UCPD1 */
+
+#if defined(UCPD2)
+#define __HAL_RCC_UCPD2_CLK_ENABLE()             do { \
+                                                      __IO uint32_t tmpreg; \
+                                                      SET_BIT(RCC->APBENR1, RCC_APBENR1_UCPD2EN); \
+     /* Delay after an RCC peripheral clock enabling */ \
+                                                      tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_UCPD2EN); \
+                                                      UNUSED(tmpreg); \
+                                                    } while(0U)
+#endif /* UCPD2 */
+
+#if defined(STM32G0B0xx) || defined(STM32G0B1xx) || defined (STM32G0C1xx)
+#define __HAL_RCC_USB_CLK_ENABLE()               do { \
+                                                      __IO uint32_t tmpreg; \
+                                                      SET_BIT(RCC->APBENR1, RCC_APBENR1_USBEN); \
+     /* Delay after an RCC peripheral clock enabling */ \
+                                                      tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_USBEN); \
+                                                      UNUSED(tmpreg); \
+                                                    } while(0U)
+#endif /* STM32G0B0xx || STM32G0B1xx || STM32G0C1xx */
+
+#if defined(FDCAN1) || defined(FDCAN2)
+#define __HAL_RCC_FDCAN_CLK_ENABLE()            do { \
+                                                     __IO uint32_t tmpreg; \
+                                                     SET_BIT(RCC->APBENR1, RCC_APBENR1_FDCANEN); \
+    /* Delay after an RCC peripheral clock enabling */ \
+                                                     tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_FDCANEN); \
+                                                     UNUSED(tmpreg); \
+                                                   } while(0)
+#endif /* FDCAN1 || FDCAN2 */
+
+#define __HAL_RCC_DBGMCU_CLK_ENABLE()             do { \
+                                                       __IO uint32_t tmpreg; \
+                                                       SET_BIT(RCC->APBENR1, RCC_APBENR1_DBGEN); \
+      /* Delay after an RCC peripheral clock enabling */ \
+                                                       tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_DBGEN); \
+                                                       UNUSED(tmpreg); \
+                                                     } while(0U)
+
+#define __HAL_RCC_PWR_CLK_ENABLE()             do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR1, RCC_APBENR1_PWREN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_PWREN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#if defined(DAC1)
+#define __HAL_RCC_DAC1_CLK_ENABLE()            do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR1, RCC_APBENR1_DAC1EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_DAC1EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+#endif /* DAC1 */
+
+#if defined(LPTIM2)
+#define __HAL_RCC_LPTIM2_CLK_ENABLE()          do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR1, RCC_APBENR1_LPTIM2EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_LPTIM2EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+#endif /* LPTIM2 */
+
+#if defined(LPTIM1)
+#define __HAL_RCC_LPTIM1_CLK_ENABLE()          do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR1, RCC_APBENR1_LPTIM1EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_LPTIM1EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+#endif /* LPTIM1 */
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_APB2_Clock_Enable_Disable APB2 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the APB2 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+
+#define __HAL_RCC_SYSCFG_CLK_ENABLE()          do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#define __HAL_RCC_TIM1_CLK_ENABLE()            do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR2, RCC_APBENR2_TIM1EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM1EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#define __HAL_RCC_SPI1_CLK_ENABLE()            do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR2, RCC_APBENR2_SPI1EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_SPI1EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#define __HAL_RCC_USART1_CLK_ENABLE()          do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR2, RCC_APBENR2_USART1EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_USART1EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#define __HAL_RCC_TIM14_CLK_ENABLE()            do { \
+                                                     __IO uint32_t tmpreg; \
+                                                     SET_BIT(RCC->APBENR2, RCC_APBENR2_TIM14EN); \
+    /* Delay after an RCC peripheral clock enabling */ \
+                                                     tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM14EN); \
+                                                     UNUSED(tmpreg); \
+                                                   } while(0U)
+
+#if defined(TIM15)
+#define __HAL_RCC_TIM15_CLK_ENABLE()           do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR2, RCC_APBENR2_TIM15EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM15EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+#endif /* TIM15 */
+
+#define __HAL_RCC_TIM16_CLK_ENABLE()           do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR2, RCC_APBENR2_TIM16EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM16EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#define __HAL_RCC_TIM17_CLK_ENABLE()           do { \
+                                                    __IO uint32_t tmpreg; \
+                                                    SET_BIT(RCC->APBENR2, RCC_APBENR2_TIM17EN); \
+   /* Delay after an RCC peripheral clock enabling */ \
+                                                    tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM17EN); \
+                                                    UNUSED(tmpreg); \
+                                                  } while(0U)
+
+#define __HAL_RCC_ADC_CLK_ENABLE()           do { \
+                                                  __IO uint32_t tmpreg; \
+                                                  SET_BIT(RCC->APBENR2, RCC_APBENR2_ADCEN); \
+ /* Delay after an RCC peripheral clock enabling */ \
+                                                  tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_ADCEN); \
+                                                  UNUSED(tmpreg); \
+                                                } while(0U)
+
+#if defined(TIM2)
+#define __HAL_RCC_TIM2_CLK_DISABLE()           CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_TIM2EN)
+#endif /* TIM2 */
+#define __HAL_RCC_TIM3_CLK_DISABLE()           CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_TIM3EN)
+#if defined(TIM4)
+#define __HAL_RCC_TIM4_CLK_DISABLE()           CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_TIM4EN)
+#endif /* TIM4 */
+#if defined(TIM6)
+#define __HAL_RCC_TIM6_CLK_DISABLE()           CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_TIM6EN)
+#endif /* TIM6 */
+#if defined(TIM7)
+#define __HAL_RCC_TIM7_CLK_DISABLE()           CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_TIM7EN)
+#endif /* TIM7 */
+#if defined(CRS)
+#define __HAL_RCC_CRS_CLK_DISABLE()            CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_CRSEN);
+#endif /* CRS */
+#define __HAL_RCC_RTCAPB_CLK_DISABLE()         CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_RTCAPBEN)
+#define __HAL_RCC_SPI2_CLK_DISABLE()           CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_SPI2EN)
+#if defined(SPI3)
+#define __HAL_RCC_SPI3_CLK_DISABLE()           CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_SPI3EN)
+#endif /* SPI3 */
+#define __HAL_RCC_USART2_CLK_DISABLE()         CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_USART2EN)
+#if defined(USART3)
+#define __HAL_RCC_USART3_CLK_DISABLE()         CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_USART3EN)
+#endif /* USART3 */
+#if defined(USART4)
+#define __HAL_RCC_USART4_CLK_DISABLE()         CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_USART4EN)
+#endif /* USART4 */
+#if defined(USART5)
+#define __HAL_RCC_USART5_CLK_DISABLE()         CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_USART5EN)
+#endif /* USART5 */
+#if defined(USART6)
+#define __HAL_RCC_USART6_CLK_DISABLE()         CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_USART6EN)
+#endif /* USART6 */
+#if defined(LPUART1)
+#define __HAL_RCC_LPUART1_CLK_DISABLE()        CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_LPUART1EN)
+#endif /* LPUART1 */
+#if defined(LPUART2)
+#define __HAL_RCC_LPUART2_CLK_DISABLE()        CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_LPUART2EN)
+#endif /* LPUART2 */
+#define __HAL_RCC_I2C1_CLK_DISABLE()           CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_I2C1EN)
+#define __HAL_RCC_I2C2_CLK_DISABLE()           CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_I2C2EN)
+#if defined(I2C3)
+#define __HAL_RCC_I2C3_CLK_DISABLE()           CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_I2C3EN)
+#endif /* I2C3 */
+#if defined(CEC)
+#define __HAL_RCC_CEC_CLK_DISABLE()            CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_CECEN)
+#endif /* CEC */
+#if defined(UCPD1)
+#define __HAL_RCC_UCPD1_CLK_DISABLE()          CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_UCPD1EN)
+#endif /* UCPD1 */
+#if defined(UCPD2)
+#define __HAL_RCC_UCPD2_CLK_DISABLE()          CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_UCPD2EN)
+#endif /* UCPD2 */
+#if defined(STM32G0B0xx) || defined(STM32G0B1xx) || defined (STM32G0C1xx)
+#define __HAL_RCC_USB_CLK_DISABLE()             CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_USBEN)
+#endif /* STM32G0B0xx || STM32G0B1xx || STM32G0C1xx */
+#if defined(FDCAN1) || defined(FDCAN2)
+#define __HAL_RCC_FDCAN_CLK_DISABLE()          CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_FDCANEN)
+#endif /* FDCAN1 || FDCAN2 */
+#define __HAL_RCC_DBGMCU_CLK_DISABLE()         CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_DBGEN)
+#define __HAL_RCC_PWR_CLK_DISABLE()            CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_PWREN)
+#if defined(DAC1)
+#define __HAL_RCC_DAC1_CLK_DISABLE()           CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_DAC1EN)
+#endif /* DAC1 */
+#if defined(LPTIM1)
+#define __HAL_RCC_LPTIM1_CLK_DISABLE()         CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_LPTIM1EN)
+#endif /* LPTIM1 */
+#if defined(LPTIM2)
+#define __HAL_RCC_LPTIM2_CLK_DISABLE()         CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_LPTIM2EN)
+#endif /* LPTIM2 */
+#define __HAL_RCC_SYSCFG_CLK_DISABLE()         CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN)
+#define __HAL_RCC_TIM1_CLK_DISABLE()           CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_TIM1EN)
+#define __HAL_RCC_SPI1_CLK_DISABLE()           CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_SPI1EN)
+#define __HAL_RCC_USART1_CLK_DISABLE()         CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_USART1EN)
+#define __HAL_RCC_TIM14_CLK_DISABLE()          CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_TIM14EN)
+#if defined(TIM15)
+#define __HAL_RCC_TIM15_CLK_DISABLE()          CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_TIM15EN)
+#endif /* TIM15 */
+#define __HAL_RCC_TIM16_CLK_DISABLE()          CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_TIM16EN)
+#define __HAL_RCC_TIM17_CLK_DISABLE()          CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_TIM17EN)
+#define __HAL_RCC_ADC_CLK_DISABLE()            CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_ADCEN)
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_AHB_Peripheral_Clock_Enabled_Disabled_Status AHB Peripheral Clock Enabled or Disabled Status
+  * @brief  Check whether the AHB peripheral clock is enabled or not.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+
+#define __HAL_RCC_DMA1_IS_CLK_ENABLED()        (READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN)  != RESET)
+#if defined(DMA2)
+#define __HAL_RCC_DMA2_IS_CLK_ENABLED()        (READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA2EN)  != RESET)
+#endif /* DMA2 */
+#define __HAL_RCC_FLASH_IS_CLK_ENABLED()       (READ_BIT(RCC->AHBENR, RCC_AHBENR_FLASHEN) != RESET)
+#define __HAL_RCC_CRC_IS_CLK_ENABLED()         (READ_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN)   != RESET)
+#if defined(RNG)
+#define __HAL_RCC_RNG_IS_CLK_ENABLED()         (READ_BIT(RCC->AHBENR, RCC_AHBENR_RNGEN)   != RESET)
+#endif /* RNG */
+#if defined(AES)
+#define __HAL_RCC_AES_IS_CLK_ENABLED()         (READ_BIT(RCC->AHBENR, RCC_AHBENR_AESEN)   != RESET)
+#endif /* AES */
+
+#define __HAL_RCC_DMA1_IS_CLK_DISABLED()       (READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN)  == RESET)
+#if defined(DMA2)
+#define __HAL_RCC_DMA2_IS_CLK_DISABLED()       (READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA2EN)  == RESET)
+#endif /* DMA2 */
+#define __HAL_RCC_FLASH_IS_CLK_DISABLED()      (READ_BIT(RCC->AHBENR, RCC_AHBENR_FLASHEN) == RESET)
+#define __HAL_RCC_CRC_IS_CLK_DISABLED()        (READ_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN)   == RESET)
+#if defined(RNG)
+#define __HAL_RCC_RNG_IS_CLK_DISABLED()        (READ_BIT(RCC->AHBENR, RCC_AHBENR_RNGEN)   == RESET)
+#endif /* RNG */
+#if defined(AES)
+#define __HAL_RCC_AES_IS_CLK_DISABLED()        (READ_BIT(RCC->AHBENR, RCC_AHBENR_AESEN)   == RESET)
+#endif /* AES */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_IOPORT_Clock_Enabled_Disabled_Status IOPORT Clock Enabled or Disabled Status
+  * @brief  Check whether the IO Port clock is enabled or not.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_GPIOA_IS_CLK_ENABLED()       (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOAEN) != RESET)
+#define __HAL_RCC_GPIOB_IS_CLK_ENABLED()       (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN) != RESET)
+#define __HAL_RCC_GPIOC_IS_CLK_ENABLED()       (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOCEN) != RESET)
+#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()       (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIODEN) != RESET)
+#if defined(GPIOE)
+#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()       (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOEEN) != RESET)
+#endif /* GPIOE */
+#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()       (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOFEN) != RESET)
+
+
+#define __HAL_RCC_GPIOA_IS_CLK_DISABLED()      (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOAEN) == RESET)
+#define __HAL_RCC_GPIOB_IS_CLK_DISABLED()      (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN) == RESET)
+#define __HAL_RCC_GPIOC_IS_CLK_DISABLED()      (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOCEN) == RESET)
+#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()      (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIODEN) == RESET)
+#if defined(GPIOE)
+#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()      (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOEEN) == RESET)
+#endif /* GPIOE */
+#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()      (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOFEN) == RESET)
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_APB1_Clock_Enabled_Disabled_Status APB1 Peripheral Clock Enabled or Disabled Status
+  * @brief  Check whether the APB1 peripheral clock is enabled or not.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+
+#if defined(TIM2)
+#define __HAL_RCC_TIM2_IS_CLK_ENABLED()        (READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM2EN)   != 0U)
+#endif /* TIM2 */
+#define __HAL_RCC_TIM3_IS_CLK_ENABLED()        (READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM3EN)   != 0U)
+#if defined(TIM4)
+#define __HAL_RCC_TIM4_IS_CLK_ENABLED()        (READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM4EN)   != 0U)
+#endif /* TIM4 */
+#define __HAL_RCC_TIM6_IS_CLK_ENABLED()        (READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM6EN)   != 0U)
+#define __HAL_RCC_TIM7_IS_CLK_ENABLED()        (READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM7EN)   != 0U)
+#if defined(CRS)
+#define __HAL_RCC_CRS_IS_CLK_ENABLED()         (READ_BIT(RCC->APBENR1, RCC_APBENR1_CRSEN)    != 0U)
+#endif /* CRS */
+#define __HAL_RCC_RTCAPB_IS_CLK_ENABLED()      (READ_BIT(RCC->APBENR1, RCC_APBENR1_RTCAPBEN) != 0U)
+#define __HAL_RCC_WWDG_IS_CLK_ENABLED()        (READ_BIT(RCC->APBENR1, RCC_APBENR1_WWDGEN)   != 0U)
+#if defined(FDCAN1) || defined(FDCAN2)
+#define __HAL_RCC_FDCAN_IS_CLK_ENABLED()       (READ_BIT(RCC->APBENR1, RCC_APBENR1_FDCANEN)  != 0U)
+#endif /* FDCAN1 || FDCAN2 */
+#if defined(STM32G0B0xx) || defined(STM32G0B1xx) || defined (STM32G0C1xx)
+#define __HAL_RCC_USB_IS_CLK_ENABLED()         (READ_BIT(RCC->APBENR1, RCC_APBENR1_USBEN)  != 0U)
+#endif /* STM32G0B0xx || STM32G0B1xx || STM32G0C1xx */
+#define __HAL_RCC_SPI2_IS_CLK_ENABLED()        (READ_BIT(RCC->APBENR1, RCC_APBENR1_SPI2EN)   != 0U)
+#if defined(SPI3)
+#define __HAL_RCC_SPI3_IS_CLK_ENABLED()        (READ_BIT(RCC->APBENR1, RCC_APBENR1_SPI3EN)   != 0U)
+#endif /* SPI3 */
+#define __HAL_RCC_USART2_IS_CLK_ENABLED()      (READ_BIT(RCC->APBENR1, RCC_APBENR1_USART2EN) != 0U)
+#define __HAL_RCC_USART3_IS_CLK_ENABLED()      (READ_BIT(RCC->APBENR1, RCC_APBENR1_USART3EN) != 0U)
+#define __HAL_RCC_USART4_IS_CLK_ENABLED()      (READ_BIT(RCC->APBENR1, RCC_APBENR1_USART4EN) != 0U)
+#if defined(USART5)
+#define __HAL_RCC_USART5_IS_CLK_ENABLED()      (READ_BIT(RCC->APBENR1, RCC_APBENR1_USART5EN) != 0U)
+#endif /* USART5 */
+#if defined(USART6)
+#define __HAL_RCC_USART6_IS_CLK_ENABLED()      (READ_BIT(RCC->APBENR1, RCC_APBENR1_USART6EN) != 0U)
+#endif /* USART6 */
+#if defined(LPUART1)
+#define __HAL_RCC_LPUART1_IS_CLK_ENABLED()     (READ_BIT(RCC->APBENR1, RCC_APBENR1_LPUART1EN)!= 0U)
+#endif /* LPUART1 */
+#if defined(LPUART2)
+#define __HAL_RCC_LPUART2_IS_CLK_ENABLED()     (READ_BIT(RCC->APBENR1, RCC_APBENR1_LPUART2EN)!= 0U)
+#endif /* LPUART2 */
+#define __HAL_RCC_I2C1_IS_CLK_ENABLED()        (READ_BIT(RCC->APBENR1, RCC_APBENR1_I2C1EN)   != 0U)
+#define __HAL_RCC_I2C2_IS_CLK_ENABLED()        (READ_BIT(RCC->APBENR1, RCC_APBENR1_I2C2EN)   != 0U)
+#if defined(I2C3)
+#define __HAL_RCC_I2C3_IS_CLK_ENABLED()        (READ_BIT(RCC->APBENR1, RCC_APBENR1_I2C3EN)   != 0U)
+#endif /* I2C3 */
+#if defined(CEC)
+#define __HAL_RCC_CEC_IS_CLK_ENABLED()         (READ_BIT(RCC->APBENR1, RCC_APBENR1_CECEN)    != 0U)
+#endif /* CEC */
+#if defined(UCPD1)
+#define __HAL_RCC_UCPD1_IS_CLK_ENABLED()       (READ_BIT(RCC->APBENR1, RCC_APBENR1_UCPD1EN)  != 0U)
+#endif /* UCPD1 */
+#if defined(UCPD2)
+#define __HAL_RCC_UCPD2_IS_CLK_ENABLED()       (READ_BIT(RCC->APBENR1, RCC_APBENR1_UCPD2EN)  != 0U)
+#endif /* UCPD2 */
+#define __HAL_RCC_DBGMCU_IS_CLK_ENABLED()      (READ_BIT(RCC->APBENR1, RCC_APBENR1_DBGEN)    != 0U)
+#define __HAL_RCC_PWR_IS_CLK_ENABLED()         (READ_BIT(RCC->APBENR1, RCC_APBENR1_PWREN)    != 0U)
+#if defined(DAC1)
+#define __HAL_RCC_DAC1_IS_CLK_ENABLED()        (READ_BIT(RCC->APBENR1, RCC_APBENR1_DAC1EN)   != 0U)
+#endif /* DAC1 */
+#if defined(LPTIM2)
+#define __HAL_RCC_LPTIM2_IS_CLK_ENABLED()      (READ_BIT(RCC->APBENR1, RCC_APBENR1_LPTIM2EN) != 0U)
+#endif /* LPTIM2 */
+#if defined(LPTIM1)
+#define __HAL_RCC_LPTIM1_IS_CLK_ENABLED()      (READ_BIT(RCC->APBENR1, RCC_APBENR1_LPTIM1EN) != 0U)
+#endif /* LPTIM1 */
+#if defined(TIM2)
+#define __HAL_RCC_TIM2_IS_CLK_DISABLED()       (READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM2EN)   == 0U)
+#endif /* TIM2 */
+#define __HAL_RCC_TIM3_IS_CLK_DISABLED()       (READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM3EN)   == 0U)
+#if defined(TIM4)
+#define __HAL_RCC_TIM4_IS_CLK_DISABLED()       (READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM4EN)   == 0U)
+#endif /* TIM4 */
+#define __HAL_RCC_TIM6_IS_CLK_DISABLED()       (READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM6EN)   == 0U)
+#define __HAL_RCC_TIM7_IS_CLK_DISABLED()       (READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM7EN)   == 0U)
+#if defined(CRS)
+#define __HAL_RCC_CRS_IS_CLK_DISABLED()        (READ_BIT(RCC->APBENR1, RCC_APBENR1_CRSEN)    == 0U)
+#endif /* CRS */
+#define __HAL_RCC_RTCAPB_IS_CLK_DISABLED()     (READ_BIT(RCC->APBENR1, RCC_APBENR1_RTCAPBEN) == 0U)
+#define __HAL_RCC_WWDG_IS_CLK_DISABLED()       (READ_BIT(RCC->APBENR1, RCC_APBENR1_WWDGEN)   == 0U)
+#if defined(FDCAN1) || defined(FDCAN2)
+#define __HAL_RCC_FDCAN_IS_CLK_DISABLED()      (READ_BIT(RCC->APBENR1, RCC_APBENR1_FDCANEN)  == 0U)
+#endif /* FDCAN1 || FDCAN2 */
+#if defined(STM32G0B0xx) || defined(STM32G0B1xx) || defined (STM32G0C1xx)
+#define __HAL_RCC_USB_IS_CLK_DISABLED()        (READ_BIT(RCC->APBENR1, RCC_APBENR1_USBEN)  == 0U)
+#endif /* STM32G0B0xx || STM32G0B1xx || STM32G0C1xx */
+#define __HAL_RCC_SPI2_IS_CLK_DISABLED()       (READ_BIT(RCC->APBENR1, RCC_APBENR1_SPI2EN)   == 0U)
+#if defined(SPI3)
+#define __HAL_RCC_SPI3_IS_CLK_DISABLED()       (READ_BIT(RCC->APBENR1, RCC_APBENR1_SPI3EN)   == 0U)
+#endif /* SPI3 */
+#define __HAL_RCC_USART2_IS_CLK_DISABLED()     (READ_BIT(RCC->APBENR1, RCC_APBENR1_USART2EN) == 0U)
+#define __HAL_RCC_USART3_IS_CLK_DISABLED()     (READ_BIT(RCC->APBENR1, RCC_APBENR1_USART3EN) == 0U)
+#define __HAL_RCC_USART4_IS_CLK_DISABLED()     (READ_BIT(RCC->APBENR1, RCC_APBENR1_USART4EN) == 0U)
+#if defined(USART5)
+#define __HAL_RCC_USART5_IS_CLK_DISABLED()     (READ_BIT(RCC->APBENR1, RCC_APBENR1_USART5EN) == 0U)
+#endif /* USART5 */
+#if defined(USART6)
+#define __HAL_RCC_USART6_IS_CLK_DISABLED()     (READ_BIT(RCC->APBENR1, RCC_APBENR1_USART6EN) == 0U)
+#endif /* USART6 */
+#if defined(LPUART1)
+#define __HAL_RCC_LPUART1_IS_CLK_DISABLED()    (READ_BIT(RCC->APBENR1, RCC_APBENR1_LPUART1EN)== 0U)
+#endif /* LPUART1 */
+#if defined(LPUART2)
+#define __HAL_RCC_LPUART2_IS_CLK_DISABLED()    (READ_BIT(RCC->APBENR1, RCC_APBENR1_LPUART2EN)== 0U)
+#endif /* LPUART2 */
+#define __HAL_RCC_I2C1_IS_CLK_DISABLED()       (READ_BIT(RCC->APBENR1, RCC_APBENR1_I2C1EN)   == 0U)
+#define __HAL_RCC_I2C2_IS_CLK_DISABLED()       (READ_BIT(RCC->APBENR1, RCC_APBENR1_I2C2EN)   == 0U)
+#if defined(I2C3)
+#define __HAL_RCC_I2C3_IS_CLK_DISABLED()       (READ_BIT(RCC->APBENR1, RCC_APBENR1_I2C3EN)   == 0U)
+#endif /* I2C3 */
+#if defined(CEC)
+#define __HAL_RCC_CEC_IS_CLK_DISABLED()        (READ_BIT(RCC->APBENR1, RCC_APBENR1_CECEN)    == 0U)
+#endif /* CEC */
+#if defined(UCPD1)
+#define __HAL_RCC_UCPD1_IS_CLK_DISABLED()      (READ_BIT(RCC->APBENR1, RCC_APBENR1_UCPD1EN)  == 0U)
+#endif /* UCPD1 */
+#if defined(UCPD2)
+#define __HAL_RCC_UCPD2_IS_CLK_DISABLED()      (READ_BIT(RCC->APBENR1, RCC_APBENR1_UCPD2EN)  == 0U)
+#endif /* UCPD2 */
+#define __HAL_RCC_DBGMCU_IS_CLK_DISABLED()     (READ_BIT(RCC->APBENR1, RCC_APBENR1_DBGEN)    == 0U)
+#define __HAL_RCC_PWR_IS_CLK_DISABLED()        (READ_BIT(RCC->APBENR1, RCC_APBENR1_PWREN)    == 0U)
+#if defined(DAC1)
+#define __HAL_RCC_DAC1_IS_CLK_DISABLED()       (READ_BIT(RCC->APBENR1, RCC_APBENR1_DAC1EN)   == 0U)
+#endif /* DAC1 */
+#if defined(LPTIM2)
+#define __HAL_RCC_LPTIM2_IS_CLK_DISABLED()     (READ_BIT(RCC->APBENR1, RCC_APBENR1_LPTIM2EN) == 0U)
+#endif /* LPTIM2 */
+#if defined(LPTIM1)
+#define __HAL_RCC_LPTIM1_IS_CLK_DISABLED()     (READ_BIT(RCC->APBENR1, RCC_APBENR1_LPTIM1EN) == 0U)
+#endif /* LPTIM1 */
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_APB2_Clock_Enabled_Disabled_Status APB2 Peripheral Clock Enabled or Disabled Status
+  * @brief  Check whether the APB2 peripheral clock is enabled or not.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+
+#define __HAL_RCC_SYSCFG_IS_CLK_ENABLED()      (READ_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN) != 0U)
+#define __HAL_RCC_TIM1_IS_CLK_ENABLED()        (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM1EN)   != 0U)
+#define __HAL_RCC_SPI1_IS_CLK_ENABLED()        (READ_BIT(RCC->APBENR2, RCC_APBENR2_SPI1EN)   != 0U)
+#define __HAL_RCC_USART1_IS_CLK_ENABLED()      (READ_BIT(RCC->APBENR2, RCC_APBENR2_USART1EN) != 0U)
+#define __HAL_RCC_TIM14_IS_CLK_ENABLED()       (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM14EN)  != 0U)
+#if defined(TIM15)
+#define __HAL_RCC_TIM15_IS_CLK_ENABLED()       (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM15EN)  != 0U)
+#endif /* TIM15 */
+#define __HAL_RCC_TIM16_IS_CLK_ENABLED()       (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM16EN)  != 0U)
+#define __HAL_RCC_TIM17_IS_CLK_ENABLED()       (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM17EN)  != 0U)
+#define __HAL_RCC_ADC_IS_CLK_ENABLED()         (READ_BIT(RCC->APBENR2, RCC_APBENR2_ADCEN)    != 0U)
+
+#define __HAL_RCC_SYSCFG_IS_CLK_DISABLED()     (READ_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN) == 0U)
+#define __HAL_RCC_TIM1_IS_CLK_DISABLED()       (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM1EN)   == 0U)
+#define __HAL_RCC_SPI1_IS_CLK_DISABLED()       (READ_BIT(RCC->APBENR2, RCC_APBENR2_SPI1EN)   == 0U)
+#define __HAL_RCC_USART1_IS_CLK_DISABLED()     (READ_BIT(RCC->APBENR2, RCC_APBENR2_USART1EN) == 0U)
+#define __HAL_RCC_TIM14_IS_CLK_DISABLED()      (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM14EN)  == 0U)
+#if defined(TIM15)
+#define __HAL_RCC_TIM15_IS_CLK_DISABLED()      (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM15EN)  == 0U)
+#endif /* TIM15 */
+#define __HAL_RCC_TIM16_IS_CLK_DISABLED()      (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM16EN)  == 0U)
+#define __HAL_RCC_TIM17_IS_CLK_DISABLED()      (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM17EN)  == 0U)
+#define __HAL_RCC_ADC_IS_CLK_DISABLED()        (READ_BIT(RCC->APBENR2, RCC_APBENR2_ADCEN)    == 0U)
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_AHB_Force_Release_Reset AHB Peripheral Force Release Reset
+  * @brief  Force or release AHB1 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_AHB_FORCE_RESET()            WRITE_REG(RCC->AHBRSTR, 0xFFFFFFFFU)
+#define __HAL_RCC_DMA1_FORCE_RESET()           SET_BIT(RCC->AHBRSTR, RCC_AHBRSTR_DMA1RST)
+#if defined(DMA2)
+#define __HAL_RCC_DMA2_FORCE_RESET()           SET_BIT(RCC->AHBRSTR, RCC_AHBRSTR_DMA2RST)
+#endif /* DMA2 */
+#define __HAL_RCC_FLASH_FORCE_RESET()          SET_BIT(RCC->AHBRSTR, RCC_AHBRSTR_FLASHRST)
+#define __HAL_RCC_CRC_FORCE_RESET()            SET_BIT(RCC->AHBRSTR, RCC_AHBRSTR_CRCRST)
+#if defined(RNG)
+#define __HAL_RCC_RNG_FORCE_RESET()            SET_BIT(RCC->AHBRSTR, RCC_AHBRSTR_RNGRST)
+#endif /* RNG */
+#if defined(AES)
+#define __HAL_RCC_AES_FORCE_RESET()            SET_BIT(RCC->AHBRSTR, RCC_AHBRSTR_AESRST)
+#endif /* AES */
+
+#define __HAL_RCC_AHB_RELEASE_RESET()          WRITE_REG(RCC->AHBRSTR, 0x00000000U)
+#define __HAL_RCC_DMA1_RELEASE_RESET()         CLEAR_BIT(RCC->AHBRSTR, RCC_AHBRSTR_DMA1RST)
+#if defined(DMA2)
+#define __HAL_RCC_DMA2_RELEASE_RESET()         CLEAR_BIT(RCC->AHBRSTR, RCC_AHBRSTR_DMA2RST)
+#endif /* DMA2 */
+#define __HAL_RCC_FLASH_RELEASE_RESET()        CLEAR_BIT(RCC->AHBRSTR, RCC_AHBRSTR_FLASHRST)
+#define __HAL_RCC_CRC_RELEASE_RESET()          CLEAR_BIT(RCC->AHBRSTR, RCC_AHBRSTR_CRCRST)
+#if defined(RNG)
+#define __HAL_RCC_RNG_RELEASE_RESET()          CLEAR_BIT(RCC->AHBRSTR, RCC_AHBRSTR_RNGRST)
+#endif /* RNG */
+#if defined(AES)
+#define __HAL_RCC_AES_RELEASE_RESET()          CLEAR_BIT(RCC->AHBRSTR, RCC_AHBRSTR_AESRST)
+#endif /* AES */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_IOPORT_Force_Release_Reset IOPORT Force Release Reset
+  * @brief  Force or release IO Port reset.
+  * @{
+  */
+#define __HAL_RCC_IOP_FORCE_RESET()            WRITE_REG(RCC->IOPRSTR, 0xFFFFFFFFU)
+#define __HAL_RCC_GPIOA_FORCE_RESET()          SET_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIOARST)
+#define __HAL_RCC_GPIOB_FORCE_RESET()          SET_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIOBRST)
+#define __HAL_RCC_GPIOC_FORCE_RESET()          SET_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIOCRST)
+#define __HAL_RCC_GPIOD_FORCE_RESET()          SET_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIODRST)
+#if defined(GPIOE)
+#define __HAL_RCC_GPIOE_FORCE_RESET()          SET_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIOERST)
+#endif /* GPIOE */
+#define __HAL_RCC_GPIOF_FORCE_RESET()          SET_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIOFRST)
+
+#define __HAL_RCC_IOP_RELEASE_RESET()          WRITE_REG(RCC->IOPRSTR, 0x00000000U)
+#define __HAL_RCC_GPIOA_RELEASE_RESET()        CLEAR_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIOARST)
+#define __HAL_RCC_GPIOB_RELEASE_RESET()        CLEAR_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIOBRST)
+#define __HAL_RCC_GPIOC_RELEASE_RESET()        CLEAR_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIOCRST)
+#define __HAL_RCC_GPIOD_RELEASE_RESET()        CLEAR_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIODRST)
+#if defined(GPIOE)
+#define __HAL_RCC_GPIOE_RELEASE_RESET()        CLEAR_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIOERST)
+#endif /* GPIOE */
+#define __HAL_RCC_GPIOF_RELEASE_RESET()        CLEAR_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIOFRST)
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_APB1_Force_Release_Reset APB1 Peripheral Force Release Reset
+  * @brief  Force or release APB1 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_APB1_FORCE_RESET()           WRITE_REG(RCC->APBRSTR1, 0xFFFFFFFFU)
+
+#if defined(TIM2)
+#define __HAL_RCC_TIM2_FORCE_RESET()           SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_TIM2RST)
+#endif /* TIM2 */
+#define __HAL_RCC_TIM3_FORCE_RESET()           SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_TIM3RST)
+#if defined(TIM4)
+#define __HAL_RCC_TIM4_FORCE_RESET()           SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_TIM4RST)
+#endif /* TIM4 */
+#define __HAL_RCC_TIM6_FORCE_RESET()           SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_TIM6RST)
+#define __HAL_RCC_TIM7_FORCE_RESET()           SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_TIM7RST)
+#if defined(CRS)
+#define __HAL_RCC_CRS_FORCE_RESET()            SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_CRSRST)
+#endif /* CRS */
+#define __HAL_RCC_SPI2_FORCE_RESET()           SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_SPI2RST)
+#if defined(SPI3)
+#define __HAL_RCC_SPI3_FORCE_RESET()           SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_SPI3RST)
+#endif /* SPI3 */
+#define __HAL_RCC_USART2_FORCE_RESET()         SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USART2RST)
+#define __HAL_RCC_USART3_FORCE_RESET()         SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USART3RST)
+#define __HAL_RCC_USART4_FORCE_RESET()         SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USART4RST)
+#if defined(USART5)
+#define __HAL_RCC_USART5_FORCE_RESET()         SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USART5RST)
+#endif /* USART5 */
+#if defined(USART6)
+#define __HAL_RCC_USART6_FORCE_RESET()         SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USART6RST)
+#endif /* USART6 */
+#if defined(LPUART1)
+#define __HAL_RCC_LPUART1_FORCE_RESET()        SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_LPUART1RST)
+#endif /* LPUART1 */
+#if defined(LPUART2)
+#define __HAL_RCC_LPUART2_FORCE_RESET()        SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_LPUART2RST)
+#endif /* LPUART2 */
+#define __HAL_RCC_I2C1_FORCE_RESET()           SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_I2C1RST)
+#define __HAL_RCC_I2C2_FORCE_RESET()           SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_I2C2RST)
+#if defined(I2C3)
+#define __HAL_RCC_I2C3_FORCE_RESET()           SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_I2C3RST)
+#endif /* I2C3 */
+#if defined(CEC)
+#define __HAL_RCC_CEC_FORCE_RESET()            SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_CECRST)
+#endif /* CEC */
+#if defined(UCPD1)
+#define __HAL_RCC_UCPD1_FORCE_RESET()          SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_UCPD1RST)
+#endif /* UCPD1 */
+#if defined(UCPD2)
+#define __HAL_RCC_UCPD2_FORCE_RESET()          SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_UCPD2RST)
+#endif /* UCPD2 */
+#if defined(STM32G0B0xx) || defined(STM32G0B1xx) || defined (STM32G0C1xx)
+#define __HAL_RCC_USB_FORCE_RESET()            SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USBRST)
+#endif /* STM32G0B0xx || STM32G0B1xx || STM32G0C1xx */
+#if defined(FDCAN1) || defined(FDCAN2)
+#define __HAL_RCC_FDCAN_FORCE_RESET()          SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_FDCANRST)
+#endif /* FDCAN1 || FDCAN2 */
+#define __HAL_RCC_DBGMCU_FORCE_RESET()         SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_DBGRST)
+#define __HAL_RCC_PWR_FORCE_RESET()            SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_PWRRST)
+#if defined(DAC1)
+#define __HAL_RCC_DAC1_FORCE_RESET()           SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_DAC1RST)
+#endif /* DAC1 */
+#if defined(LPTIM2)
+#define __HAL_RCC_LPTIM2_FORCE_RESET()         SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_LPTIM2RST)
+#endif /* LPTIM2 */
+#if defined(LPTIM1)
+#define __HAL_RCC_LPTIM1_FORCE_RESET()         SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_LPTIM1RST)
+#endif /* LPTIM1 */
+#define __HAL_RCC_APB1_RELEASE_RESET()         WRITE_REG(RCC->APBRSTR1, 0x00000000U)
+#if defined(TIM2)
+#define __HAL_RCC_TIM2_RELEASE_RESET()         CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_TIM2RST)
+#endif /* TIM2 */
+#define __HAL_RCC_TIM3_RELEASE_RESET()         CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_TIM3RST)
+#if defined(TIM4)
+#define __HAL_RCC_TIM4_RELEASE_RESET()         CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_TIM4RST)
+#endif /* TIM4 */
+#define __HAL_RCC_TIM6_RELEASE_RESET()         CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_TIM6RST)
+#define __HAL_RCC_TIM7_RELEASE_RESET()         CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_TIM7RST)
+#if defined(CRS)
+#define __HAL_RCC_CRS_RELEASE_RESET()          CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_CRSRST)
+#endif /* CRS */
+#define __HAL_RCC_SPI2_RELEASE_RESET()         CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_SPI2RST)
+#if defined(SPI3)
+#define __HAL_RCC_SPI3_RELEASE_RESET()         CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_SPI3RST)
+#endif /* SPI3 */
+#define __HAL_RCC_USART2_RELEASE_RESET()       CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USART2RST)
+#define __HAL_RCC_USART3_RELEASE_RESET()       CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USART3RST)
+#define __HAL_RCC_USART4_RELEASE_RESET()       CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USART4RST)
+#if defined(USART5)
+#define __HAL_RCC_USART5_RELEASE_RESET()       CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USART5RST)
+#endif /* USART5 */
+#if defined(USART6)
+#define __HAL_RCC_USART6_RELEASE_RESET()       CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USART6RST)
+#endif /* USART6 */
+#if defined(LPUART1)
+#define __HAL_RCC_LPUART1_RELEASE_RESET()      CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_LPUART1RST)
+#endif /* LPUART1 */
+#if defined(LPUART2)
+#define __HAL_RCC_LPUART2_RELEASE_RESET()      CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_LPUART2RST)
+#endif /* LPUART2 */
+#define __HAL_RCC_I2C1_RELEASE_RESET()         CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_I2C1RST)
+#define __HAL_RCC_I2C2_RELEASE_RESET()         CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_I2C2RST)
+#if defined(I2C3)
+#define __HAL_RCC_I2C3_RELEASE_RESET()         CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_I2C3RST)
+#endif /* I2C3 */
+#if defined(CEC)
+#define __HAL_RCC_CEC_RELEASE_RESET()          CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_CECRST)
+#endif /* CEC */
+#if defined(UCPD1)
+#define __HAL_RCC_UCPD1_RELEASE_RESET()        CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_UCPD1RST)
+#endif /* UCPD1 */
+#if defined(UCPD2)
+#define __HAL_RCC_UCPD2_RELEASE_RESET()        CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_UCPD2RST)
+#endif /* UCPD2 */
+#if defined(STM32G0B0xx) || defined(STM32G0B1xx) || defined (STM32G0C1xx)
+#define __HAL_RCC_USB_RELEASE_RESET()          CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USBRST)
+#endif /* STM32G0B0xx || STM32G0B1xx || STM32G0C1xx */
+#if defined(FDCAN1) || defined(FDCAN2)
+#define __HAL_RCC_FDCAN_RELEASE_RESET()        CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_FDCANRST)
+#endif /* FDCAN1 || FDCAN2 */
+#define __HAL_RCC_DBGMCU_RELEASE_RESET()       CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_DBGRST)
+#define __HAL_RCC_PWR_RELEASE_RESET()          CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_PWRRST)
+#if defined(DAC1)
+#define __HAL_RCC_DAC1_RELEASE_RESET()         CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_DAC1RST)
+#endif /* DAC1 */
+#if defined(LPTIM2)
+#define __HAL_RCC_LPTIM2_RELEASE_RESET()       CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_LPTIM2RST)
+#endif /* LPTIM2 */
+#if defined(LPTIM1)
+#define __HAL_RCC_LPTIM1_RELEASE_RESET()       CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_LPTIM1RST)
+#endif /* LPTIM1 */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_APB2_Force_Release_Reset APB2 Peripheral Force Release Reset
+  * @brief  Force or release APB2 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_APB2_FORCE_RESET()           WRITE_REG(RCC->APBRSTR2, 0xFFFFFFFFU)
+#define __HAL_RCC_SYSCFG_FORCE_RESET()         SET_BIT(RCC->APBRSTR2, RCC_APBRSTR2_SYSCFGRST)
+#define __HAL_RCC_TIM1_FORCE_RESET()           SET_BIT(RCC->APBRSTR2, RCC_APBRSTR2_TIM1RST)
+#define __HAL_RCC_SPI1_FORCE_RESET()           SET_BIT(RCC->APBRSTR2, RCC_APBRSTR2_SPI1RST)
+#define __HAL_RCC_USART1_FORCE_RESET()         SET_BIT(RCC->APBRSTR2, RCC_APBRSTR2_USART1RST)
+#define __HAL_RCC_TIM14_FORCE_RESET()          SET_BIT(RCC->APBRSTR2, RCC_APBRSTR2_TIM14RST)
+#if defined(TIM15)
+#define __HAL_RCC_TIM15_FORCE_RESET()          SET_BIT(RCC->APBRSTR2, RCC_APBRSTR2_TIM15RST)
+#endif /* TIM15 */
+#define __HAL_RCC_TIM16_FORCE_RESET()          SET_BIT(RCC->APBRSTR2, RCC_APBRSTR2_TIM16RST)
+#define __HAL_RCC_TIM17_FORCE_RESET()          SET_BIT(RCC->APBRSTR2, RCC_APBRSTR2_TIM17RST)
+#define __HAL_RCC_ADC_FORCE_RESET()            SET_BIT(RCC->APBRSTR2, RCC_APBRSTR2_ADCRST)
+
+#define __HAL_RCC_APB2_RELEASE_RESET()         WRITE_REG(RCC->APBRSTR2, 0x00U)
+#define __HAL_RCC_SYSCFG_RELEASE_RESET()       CLEAR_BIT(RCC->APBRSTR2, RCC_APBRSTR2_SYSCFGRST)
+#define __HAL_RCC_TIM1_RELEASE_RESET()         CLEAR_BIT(RCC->APBRSTR2, RCC_APBRSTR2_TIM1RST)
+#define __HAL_RCC_SPI1_RELEASE_RESET()         CLEAR_BIT(RCC->APBRSTR2, RCC_APBRSTR2_SPI1RST)
+#define __HAL_RCC_USART1_RELEASE_RESET()       CLEAR_BIT(RCC->APBRSTR2, RCC_APBRSTR2_USART1RST)
+#define __HAL_RCC_TIM14_RELEASE_RESET()        CLEAR_BIT(RCC->APBRSTR2, RCC_APBRSTR2_TIM14RST)
+#if defined(TIM15)
+#define __HAL_RCC_TIM15_RELEASE_RESET()        CLEAR_BIT(RCC->APBRSTR2, RCC_APBRSTR2_TIM15RST)
+#endif /* TIM15 */
+#define __HAL_RCC_TIM16_RELEASE_RESET()        CLEAR_BIT(RCC->APBRSTR2, RCC_APBRSTR2_TIM16RST)
+#define __HAL_RCC_TIM17_RELEASE_RESET()        CLEAR_BIT(RCC->APBRSTR2, RCC_APBRSTR2_TIM17RST)
+#define __HAL_RCC_ADC_RELEASE_RESET()          CLEAR_BIT(RCC->APBRSTR2, RCC_APBRSTR2_ADCRST)
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_AHB_Clock_Sleep_Enable_Disable AHB Peripherals Clock Sleep Enable Disable
+  * @brief  Enable or disable the AHB peripherals clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+
+#define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE()      SET_BIT(RCC->AHBSMENR, RCC_AHBSMENR_DMA1SMEN)
+#if defined(DMA2)
+#define __HAL_RCC_DMA2_CLK_SLEEP_ENABLE()      SET_BIT(RCC->AHBSMENR, RCC_AHBSMENR_DMA2SMEN)
+#endif /* DMA2 */
+#define __HAL_RCC_FLASH_CLK_SLEEP_ENABLE()     SET_BIT(RCC->AHBSMENR, RCC_AHBSMENR_FLASHSMEN)
+#define __HAL_RCC_SRAM_CLK_SLEEP_ENABLE()      SET_BIT(RCC->AHBSMENR, RCC_AHBSMENR_SRAMSMEN)
+#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()       SET_BIT(RCC->AHBSMENR, RCC_AHBSMENR_CRCSMEN)
+#if defined(RNG)
+#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()       SET_BIT(RCC->AHBSMENR, RCC_AHBSMENR_RNGSMEN)
+#endif /* RNG */
+#if defined(AES)
+#define __HAL_RCC_AES_CLK_SLEEP_ENABLE()       SET_BIT(RCC->AHBSMENR, RCC_AHBSMENR_AESSMEN)
+#endif /* AES */
+#define __HAL_RCC_DMA1_CLK_SLEEP_DISABLE()     CLEAR_BIT(RCC->AHBSMENR, RCC_AHBSMENR_DMA1SMEN)
+#if defined(DMA2)
+#define __HAL_RCC_DMA2_CLK_SLEEP_DISABLE()     CLEAR_BIT(RCC->AHBSMENR, RCC_AHBSMENR_DMA2SMEN)
+#endif /* DMA2 */
+#define __HAL_RCC_FLASH_CLK_SLEEP_DISABLE()    CLEAR_BIT(RCC->AHBSMENR, RCC_AHBSMENR_FLASHSMEN)
+#define __HAL_RCC_SRAM_CLK_SLEEP_DISABLE()     CLEAR_BIT(RCC->AHBSMENR, RCC_AHBSMENR_SRAMSMEN)
+#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()      CLEAR_BIT(RCC->AHBSMENR, RCC_AHBSMENR_CRCSMEN)
+#if defined(RNG)
+#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()      CLEAR_BIT(RCC->AHBSMENR, RCC_AHBSMENR_RNGSMEN)
+#endif /* RNG */
+#if defined(AES)
+#define __HAL_RCC_AES_CLK_SLEEP_DISABLE()      CLEAR_BIT(RCC->AHBSMENR, RCC_AHBSMENR_AESSMEN)
+#endif /* AES */
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_IOPORT_Clock_Sleep_Enable_Disable IOPORT Clock Sleep Enable Disable
+  * @brief  Enable or disable the IOPORT clock during Low Power (Sleep) mode.
+  * @note   IOPORT clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+
+#define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE()     SET_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOASMEN)
+#define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE()     SET_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOBSMEN)
+#define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE()     SET_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOCSMEN)
+#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()     SET_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIODSMEN)
+#if defined(GPIOE)
+#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()     SET_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOESMEN)
+#endif /* GPIOE */
+#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()     SET_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOFSMEN)
+
+#define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE()    CLEAR_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOASMEN)
+#define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE()    CLEAR_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOBSMEN)
+#define __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE()    CLEAR_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOCSMEN)
+#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()    CLEAR_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIODSMEN)
+#if defined(GPIOE)
+#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()    CLEAR_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOESMEN)
+#endif /* GPIOE */
+#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()    CLEAR_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOFSMEN)
+/**
+  *   @}
+  */
+
+/** @defgroup RCC_APB1_Clock_Sleep_Enable_Disable APB1 Peripheral Clock Sleep Enable Disable
+  * @brief  Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#if defined(TIM2)
+#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()      SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM2SMEN)
+#endif /* TIM2 */
+#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()      SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM3SMEN)
+#if defined(TIM4)
+#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()      SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM4SMEN)
+#endif /* TIM4 */
+#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()      SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM6SMEN)
+#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()      SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM7SMEN)
+#if defined(CRS)
+#define __HAL_RCC_CRS_CLK_SLEEP_ENABLE()       SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_CRSSMEN)
+#endif /* CRS */
+#define __HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE()    SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_RTCAPBSMEN)
+#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE()      SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_WWDGSMEN)
+#define __HAL_RCC_SPI2_CLK_SLEEP_ENABLE()      SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_SPI2SMEN)
+#if defined(SPI3)
+#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()      SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_SPI3SMEN)
+#endif /* SPI3 */
+#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE()    SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART2SMEN)
+#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()    SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART3SMEN)
+#define __HAL_RCC_USART4_CLK_SLEEP_ENABLE()    SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART4SMEN)
+#if defined(USART5)
+#define __HAL_RCC_USART5_CLK_SLEEP_ENABLE()    SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART5SMEN)
+#endif /* USART5 */
+#if defined(USART6)
+#define __HAL_RCC_USART6_CLK_SLEEP_ENABLE()    SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART6SMEN)
+#endif /* USART6 */
+#if defined(LPUART1)
+#define __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE()   SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPUART1SMEN)
+#endif /* LPUART1 */
+#if defined(LPUART2)
+#define __HAL_RCC_LPUART2_CLK_SLEEP_ENABLE()   SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPUART2SMEN)
+#endif /* LPUART2 */
+#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE()      SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C1SMEN)
+#define __HAL_RCC_I2C2_CLK_SLEEP_ENABLE()      SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C2SMEN)
+#if defined(I2C3)
+#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()      SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C3SMEN)
+#endif /* I2C3 */
+#if defined(CEC)
+#define __HAL_RCC_CEC_CLK_SLEEP_ENABLE()       SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_CECSMEN)
+#endif /* CEC */
+#if defined(UCPD1)
+#define __HAL_RCC_UCPD1_CLK_SLEEP_ENABLE()     SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_UCPD1SMEN)
+#endif /* UCPD1 */
+#if defined(UCPD2)
+#define __HAL_RCC_UCPD2_CLK_SLEEP_ENABLE()     SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_UCPD2SMEN)
+#endif /* UCPD2 */
+#if defined(STM32G0B0xx) || defined(STM32G0B1xx) || defined (STM32G0C1xx)
+#define __HAL_RCC_USB_CLK_SLEEP_ENABLE()       SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USBSMEN)
+#endif /* STM32G0B0xx || STM32G0B1xx || STM32G0C1xx */
+#if defined(FDCAN1) || defined(FDCAN2)
+#define __HAL_RCC_FDCAN_CLK_SLEEP_ENABLE()     SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_FDCANSMEN)
+#endif /* FDCAN1 || FDCAN2 */
+#define __HAL_RCC_DBGMCU_CLK_SLEEP_ENABLE()    SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_DBGSMEN)
+#define __HAL_RCC_PWR_CLK_SLEEP_ENABLE()       SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_PWRSMEN)
+#if defined(DAC1)
+#define __HAL_RCC_DAC1_CLK_SLEEP_ENABLE()      SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_DAC1SMEN)
+#endif /* DAC1 */
+#if defined(LPTIM2)
+#define __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE()    SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPTIM2SMEN)
+#endif /* LPTIM2 */
+#if defined(LPTIM1)
+#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE()    SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPTIM1SMEN)
+#endif /* LPTIM1 */
+#if defined(TIM2)
+#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()     CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM2SMEN)
+#endif /* TIM2 */
+#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()     CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM3SMEN)
+#if defined(TIM4)
+#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()     CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM4SMEN)
+#endif /* TIM4 */
+#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()     CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM6SMEN)
+#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()     CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM7SMEN)
+#if defined(CRS)
+#define __HAL_RCC_CRS_CLK_SLEEP_DISABLE()      CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_CRSSMEN)
+#endif /* CRS */
+#define __HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE()   CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_RTCAPBSMEN)
+#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE()     CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_WWDGSMEN)
+#define __HAL_RCC_SPI2_CLK_SLEEP_DISABLE()     CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_SPI2SMEN)
+#if defined(SPI3)
+#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()     CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_SPI3SMEN)
+#endif /* TIM2 */
+#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE()   CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART2SMEN)
+#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE()   CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART3SMEN)
+#define __HAL_RCC_USART4_CLK_SLEEP_DISABLE()   CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART4SMEN)
+#if defined(USART5)
+#define __HAL_RCC_USART5_CLK_SLEEP_DISABLE()   CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART5SMEN)
+#endif /* USART5 */
+#if defined(USART6)
+#define __HAL_RCC_USART6_CLK_SLEEP_DISABLE()   CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART6SMEN)
+#endif /* USART6 */
+#if defined(LPUART1)
+#define __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE()  CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPUART1SMEN)
+#endif /* LPUART1 */
+#if defined(LPUART2)
+#define __HAL_RCC_LPUART2_CLK_SLEEP_DISABLE()  CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPUART2SMEN)
+#endif /* LPUART2 */
+#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE()     CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C1SMEN)
+#define __HAL_RCC_I2C2_CLK_SLEEP_DISABLE()     CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C2SMEN)
+#if defined(I2C3)
+#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()     CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C3SMEN)
+#endif /* I2C3 */
+#if defined(CEC)
+#define __HAL_RCC_CEC_CLK_SLEEP_DISABLE()      CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_CECSMEN)
+#endif /* CEC */
+#if defined(UCPD1)
+#define __HAL_RCC_UCPD1_CLK_SLEEP_DISABLE()    CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_UCPD1SMEN)
+#endif /* UCPD1 */
+#if defined(UCPD2)
+#define __HAL_RCC_UCPD2_CLK_SLEEP_DISABLE()    CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_UCPD2SMEN)
+#endif /* UCPD2 */
+#if defined(STM32G0B0xx) || defined(STM32G0B1xx) || defined (STM32G0C1xx)
+#define __HAL_RCC_USB_CLK_SLEEP_DISABLE()      CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USBSMEN)
+#endif /* STM32G0B0xx || STM32G0B1xx || STM32G0C1xx */
+#if defined(FDCAN1) || defined(FDCAN2)
+#define __HAL_RCC_FDCAN_CLK_SLEEP_DISABLE()    CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_FDCANSMEN)
+#endif /* FDCAN1) || FDCAN2 */
+#define __HAL_RCC_DBGMCU_CLK_SLEEP_DISABLE()   CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_DBGSMEN)
+#define __HAL_RCC_PWR_CLK_SLEEP_DISABLE()      CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_PWRSMEN)
+#if defined(DAC1)
+#define __HAL_RCC_DAC1_CLK_SLEEP_DISABLE()     CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_DAC1SMEN)
+#endif /* DAC1 */
+#if defined(LPTIM2)
+#define __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE()   CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPTIM2SMEN)
+#endif /* LPTIM2 */
+#if defined(LPTIM1)
+#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE()   CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPTIM1SMEN)
+#endif /* LPTIM1 */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_APB2_Clock_Sleep_Enable_Disable APB2 Peripheral Clock Sleep Enable Disable
+  * @brief  Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+
+#define __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE()    SET_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_SYSCFGSMEN)
+#define __HAL_RCC_TIM1_CLK_SLEEP_ENABLE()      SET_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM1SMEN)
+#define __HAL_RCC_SPI1_CLK_SLEEP_ENABLE()      SET_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_SPI1SMEN)
+#define __HAL_RCC_USART1_CLK_SLEEP_ENABLE()    SET_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_USART1SMEN)
+#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE()     SET_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM14SMEN)
+#if defined(TIM15)
+#define __HAL_RCC_TIM15_CLK_SLEEP_ENABLE()     SET_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM15SMEN)
+#endif /* TIM15 */
+#define __HAL_RCC_TIM16_CLK_SLEEP_ENABLE()     SET_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM16SMEN)
+#define __HAL_RCC_TIM17_CLK_SLEEP_ENABLE()     SET_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM17SMEN)
+#define __HAL_RCC_ADC_CLK_SLEEP_ENABLE()       SET_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_ADCSMEN)
+
+#define __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE()   CLEAR_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_SYSCFGSMEN)
+#define __HAL_RCC_TIM1_CLK_SLEEP_DISABLE()     CLEAR_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM1SMEN)
+#define __HAL_RCC_SPI1_CLK_SLEEP_DISABLE()     CLEAR_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_SPI1SMEN)
+#define __HAL_RCC_USART1_CLK_SLEEP_DISABLE()   CLEAR_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_USART1SMEN)
+#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE()    CLEAR_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM14SMEN)
+#if defined(TIM15)
+#define __HAL_RCC_TIM15_CLK_SLEEP_DISABLE()    CLEAR_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM15SMEN)
+#endif /* TIM15 */
+#define __HAL_RCC_TIM16_CLK_SLEEP_DISABLE()    CLEAR_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM16SMEN)
+#define __HAL_RCC_TIM17_CLK_SLEEP_DISABLE()    CLEAR_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM17SMEN)
+#define __HAL_RCC_ADC_CLK_SLEEP_DISABLE()      CLEAR_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_ADCSMEN)
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_AHB_Clock_Sleep_Enabled_Disabled_Status AHB Peripheral Clock Sleep Enabled or Disabled Status
+  * @brief  Check whether the AHB peripheral clock during Low Power (Sleep) mode is enabled or not.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+
+#define __HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_DMA1SMEN) != RESET)
+#if defined(DMA2)
+#define __HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_DMA2SMEN) != RESET)
+#endif /* DMA2 */
+#define __HAL_RCC_FLASH_IS_CLK_SLEEP_ENABLED()   (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_FLASHSMEN)!= RESET)
+#define __HAL_RCC_SRAM_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_SRAMSMEN) != RESET)
+#define __HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED()     (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_CRCSMEN)  != RESET)
+#if defined(RNG)
+#define __HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED()     (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_RNGSMEN)  != RESET)
+#endif /* RNG */
+#if defined(AES)
+#define __HAL_RCC_AES_IS_CLK_SLEEP_ENABLED()     (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_AESSMEN)  != RESET)
+#endif /* AES */
+#define __HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_DMA1SMEN)  == RESET)
+#if defined(DMA2)
+#define __HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_DMA2SMEN)  == RESET)
+#endif /* DMA2 */
+#define __HAL_RCC_FLASH_IS_CLK_SLEEP_DISABLED()  (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_FLASHSMEN) == RESET)
+#define __HAL_RCC_SRAM_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_SRAMSMEN)  == RESET)
+#define __HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED()    (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_CRCSMEN)   == RESET)
+#if defined(RNG)
+#define __HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED()    (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_RNGSMEN)   == RESET)
+#endif /* RNG */
+#if defined(AES)
+#define __HAL_RCC_AES_IS_CLK_SLEEP_DISABLED()    (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_AESSMEN)   == RESET)
+#endif /* AES */
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_IOPORT_Clock_Sleep_Enabled_Disabled_Status IOPORT Clock Sleep Enabled or Disabled Status
+  * @brief  Check whether the IOPORT clock during Low Power (Sleep) mode is enabled or not.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+
+
+#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED()   (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOASMEN)!= RESET)
+#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED()   (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOBSMEN)!= RESET)
+#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED()   (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOCSMEN)!= RESET)
+#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED()   (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIODSMEN)!= RESET)
+#if defined(GPIOE)
+#define __HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED()   (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOESMEN)!= RESET)
+#endif /* GPIOE */
+#define __HAL_RCC_GPIOF_IS_CLK_SLEEP_ENABLED()   (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOFSMEN)!= RESET)
+
+
+
+#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED()  (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOASMEN) == RESET)
+#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED()  (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOBSMEN) == RESET)
+#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED()  (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOCSMEN) == RESET)
+#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED()  (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIODSMEN) == RESET)
+#if defined(GPIOE)
+#define __HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED()  (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOESMEN) == RESET)
+#endif /* GPIOE */
+#define __HAL_RCC_GPIOF_IS_CLK_SLEEP_DISABLED()  (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOFSMEN) == RESET)
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_APB1_Clock_Sleep_Enabled_Disabled_Status APB1 Peripheral Clock Sleep Enabled or Disabled Status
+  * @brief  Check whether the APB1 peripheral clock during Low Power (Sleep) mode is enabled or not.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#if defined(TIM2)
+#define __HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED()      (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM2SMEN)   != RESET)
+#endif /* TIM2 */
+#define __HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED()      (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM3SMEN)   != RESET)
+#if defined(TIM4)
+#define __HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED()      (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM4SMEN)   != RESET)
+#endif /* TIM4 */
+#if defined(TIM6)
+#define __HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED()      (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM6SMEN)   != RESET)
+#endif /* TIM6 */
+#if defined(TIM7)
+#define __HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED()      (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM7SMEN)   != RESET)
+#endif /* TIM7 */
+#if defined(CRS)
+#define __HAL_RCC_CRS_IS_CLK_SLEEP_ENABLED()       (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_CRSSMEN)    != RESET)
+#endif /* CRS */
+#define __HAL_RCC_RTCAPB_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_RTCAPBSMEN) != RESET)
+#define __HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED()      (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_WWDGSMEN)   != RESET)
+#define __HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED()      (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_SPI2SMEN)   != RESET)
+#if defined(SPI3)
+#define __HAL_RCC_SPI3_IS_CLK_SLEEP_ENABLED()      (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_SPI3SMEN)   != RESET)
+#endif /* SPI3 */
+#define __HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART2SMEN) != RESET)
+#if defined(USART3)
+#define __HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART3SMEN) != RESET)
+#endif /* USART3 */
+#if defined(USART4)
+#define __HAL_RCC_USART4_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART4SMEN) != RESET)
+#endif /* USART4 */
+#if defined(USART5)
+#define __HAL_RCC_USART5_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART5SMEN) != RESET)
+#endif /* USART5 */
+#if defined(USART6)
+#define __HAL_RCC_USART6_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART6SMEN) != RESET)
+#endif /* USART6 */
+#if defined(LPUART1)
+#define __HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED()   (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPUART1SMEN)!= RESET)
+#endif /* LPUART1 */
+#if defined(LPUART2)
+#define __HAL_RCC_LPUART2_IS_CLK_SLEEP_ENABLED()   (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPUART2SMEN)!= RESET)
+#endif /* LPUART2 */
+#define __HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED()      (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C1SMEN)   != RESET)
+#define __HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED()      (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C2SMEN)   != RESET)
+#if defined(I2C3)
+#define __HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED()      (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C3SMEN)   != RESET)
+#endif /* I2C3 */
+#if defined(CEC)
+#define __HAL_RCC_CEC_IS_CLK_SLEEP_ENABLED()       (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_CECSMEN)    != RESET)
+#endif /* CEC */
+#if defined(UCPD1)
+#define __HAL_RCC_UCPD1_IS_CLK_SLEEP_ENABLED()     (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_UCPD1SMEN)  != RESET)
+#endif /* UCPD1 */
+#if defined(UCPD2)
+#define __HAL_RCC_UCPD2_IS_CLK_SLEEP_ENABLED()     (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_UCPD2SMEN)  != RESET)
+#endif /* UCPD2 */
+#if defined(STM32G0B0xx) || defined(STM32G0B1xx) || defined (STM32G0C1xx)
+#define __HAL_RCC_USB_IS_CLK_SLEEP_ENABLED()       (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USBSMEN)  != RESET)
+#endif /* STM32G0B0xx || STM32G0B1xx || STM32G0C1xx */
+#if defined(FDCAN1) || defined(FDCAN2)
+#define __HAL_RCC_FDCAN_IS_CLK_SLEEP_ENABLED()     (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_FDCANSMEN)  != RESET)
+#endif /* FDCAN1 || FDCAN2 */
+#define __HAL_RCC_DBGMCU_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_DBGSMEN)    != RESET)
+#define __HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED()       (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_PWRSMEN)    != RESET)
+#if defined(DAC1)
+#define __HAL_RCC_DAC1_IS_CLK_SLEEP_ENABLED()      (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_DAC1SMEN)   != RESET)
+#endif /* DAC1 */
+#if defined(LPTIM2)
+#define __HAL_RCC_LPTIM2_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPTIM2SMEN) != RESET)
+#endif /* LPTIM2 */
+#if defined(LPTIM1)
+#define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPTIM1SMEN) != RESET)
+#endif /* LPTIM1 */
+#if defined(TIM2)
+#define __HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED()     (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM2SMEN)   == RESET)
+#endif /* TIM2 */
+#define __HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED()     (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM3SMEN)   == RESET)
+#if defined(TIM4)
+#define __HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED()     (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM4SMEN)   == RESET)
+#endif /* TIM4 */
+#if defined(TIM6)
+#define __HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED()     (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM6SMEN)   == RESET)
+#endif /* TIM6 */
+#if defined(TIM7)
+#define __HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED()     (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM7SMEN)   == RESET)
+#endif /* TIM7 */
+#if defined(CRS)
+#define __HAL_RCC_CRS_IS_CLK_SLEEP_DISABLED()      (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_CRSSMEN)    == RESET)
+#endif /* CRS */
+#define __HAL_RCC_RTCAPB_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_RTCAPBSMEN) == RESET)
+#define __HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED()     (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_WWDGSMEN)   == RESET)
+#define __HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED()     (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_SPI2SMEN)   == RESET)
+#if defined(SPI3)
+#define __HAL_RCC_SPI3_IS_CLK_SLEEP_DISABLED()     (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_SPI3SMEN)   == RESET)
+#endif /* SPI3 */
+#define __HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART2SMEN) == RESET)
+#if defined(USART3)
+#define __HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART3SMEN) == RESET)
+#endif /* USART3 */
+#if defined(USART4)
+#define __HAL_RCC_USART4_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART4SMEN) == RESET)
+#endif /* USART4 */
+#if defined(USART5)
+#define __HAL_RCC_USART5_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART5SMEN) == RESET)
+#endif /* USART5 */
+#if defined(USART6)
+#define __HAL_RCC_USART6_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART6SMEN) == RESET)
+#endif /* USART6 */
+#if defined(LPUART1)
+#define __HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED()  (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPUART1SMEN)== RESET)
+#endif /* LPUART1 */
+#if defined(LPUART2)
+#define __HAL_RCC_LPUART2_IS_CLK_SLEEP_DISABLED()  (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPUART2SMEN)== RESET)
+#endif /* LPUART2 */
+#define __HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED()     (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C1SMEN)   == RESET)
+#define __HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED()     (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C2SMEN)   == RESET)
+#if defined(I2C3)
+#define __HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED()     (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C3SMEN)   == RESET)
+#endif /* I2C3 */
+#if defined(CEC)
+#define __HAL_RCC_CEC_IS_CLK_SLEEP_DISABLED()      (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_CECSMEN)    == RESET)
+#endif /* CEC */
+#if defined(UCPD1)
+#define __HAL_RCC_UCPD1_IS_CLK_SLEEP_DISABLED()    (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_UCPD1SMEN)  == RESET)
+#endif /* UCPD1 */
+#if defined(UCPD2)
+#define __HAL_RCC_UCPD2_IS_CLK_SLEEP_DISABLED()    (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_UCPD2SMEN)  == RESET)
+#endif /* UCPD2 */
+#if defined(STM32G0B0xx) || defined(STM32G0B1xx) || defined (STM32G0C1xx)
+#define __HAL_RCC_USB_IS_CLK_SLEEP_DISABLED()      (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USBSMEN)  == RESET)
+#endif /* STM32G0B0xx || STM32G0B1xx || STM32G0C1xx */
+#if defined(FDCAN1) || defined(FDCAN2)
+#define __HAL_RCC_FDCAN_IS_CLK_SLEEP_DISABLED()    (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_FDCANSMEN)  == RESET)
+#endif /* FDCAN1 || FDCAN2 */
+#define __HAL_RCC_DBGMCU_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_DBGSMEN)    == RESET)
+#define __HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED()      (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_PWRSMEN)    == RESET)
+#if defined(DAC1)
+#define __HAL_RCC_DAC1_IS_CLK_SLEEP_DISABLED()     (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_DAC1SMEN)   == RESET)
+#endif /* DAC1 */
+#if defined(LPTIM2)
+#define __HAL_RCC_LPTIM2_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPTIM2SMEN) == RESET)
+#endif /* LPTIM2 */
+#if defined(LPTIM1)
+#define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPTIM1SMEN) == RESET)
+#endif /* LPTIM1 */
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_APB2_Clock_Sleep_Enabled_Disabled_Status APB2 Peripheral Clock Sleep Enabled or Disabled Status
+  * @brief  Check whether the APB2 peripheral clock during Low Power (Sleep) mode is enabled or not.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+
+#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_SYSCFGSMEN) != RESET)
+#define __HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED()      (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM1SMEN)   != RESET)
+#define __HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED()      (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_SPI1SMEN)   != RESET)
+#define __HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED()    (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_USART1SMEN) != RESET)
+#define __HAL_RCC_TIM14_IS_CLK_SLEEP_ENABLED()     (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM14SMEN)  != RESET)
+#if defined(TIM15)
+#define __HAL_RCC_TIM15_IS_CLK_SLEEP_ENABLED()     (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM15SMEN)  != RESET)
+#endif /* TIM15 */
+#define __HAL_RCC_TIM16_IS_CLK_SLEEP_ENABLED()     (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM16SMEN)  != RESET)
+#define __HAL_RCC_TIM17_IS_CLK_SLEEP_ENABLED()     (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM17SMEN)  != RESET)
+#define __HAL_RCC_ADC_IS_CLK_SLEEP_ENABLED()       (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_ADCSMEN)    != RESET)
+
+
+#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_SYSCFGSMEN) == RESET)
+#define __HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED()     (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM1SMEN)   == RESET)
+#define __HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED()     (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_SPI1SMEN)   == RESET)
+#define __HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED()   (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_USART1SMEN) == RESET)
+#define __HAL_RCC_TIM14_IS_CLK_SLEEP_DISABLED()    (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM14SMEN)  == RESET)
+#if defined(TIM15)
+#define __HAL_RCC_TIM15_IS_CLK_SLEEP_DISABLED()    (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM15SMEN)  == RESET)
+#endif /* TIM15 */
+#define __HAL_RCC_TIM16_IS_CLK_SLEEP_DISABLED()    (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM16SMEN)  == RESET)
+#define __HAL_RCC_TIM17_IS_CLK_SLEEP_DISABLED()    (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM17SMEN)  == RESET)
+#define __HAL_RCC_ADC_IS_CLK_SLEEP_DISABLED()      (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_ADCSMEN)    == RESET)
+
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_Backup_Domain_Reset RCC Backup Domain Reset
+  * @{
+  */
+
+/** @brief  Macros to force or release the Backup domain reset.
+  * @note   This function resets the RTC peripheral (including the backup registers)
+  *         and the RTC clock source selection in RCC_CSR register.
+  * @note   The BKPSRAM is not affected by this reset.
+  * @retval None
+  */
+#define __HAL_RCC_BACKUPRESET_FORCE()   SET_BIT(RCC->BDCR, RCC_BDCR_BDRST)
+
+#define __HAL_RCC_BACKUPRESET_RELEASE() CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST)
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_RTC_Clock_Configuration RCC RTC Clock Configuration
+  * @{
+  */
+
+/** @brief  Macros to enable or disable the RTC clock.
+  * @note   As the RTC is in the Backup domain and write access is denied to
+  *         this domain after reset, you have to enable write access using
+  *         HAL_PWR_EnableBkUpAccess() function before to configure the RTC
+  *         (to be done once after reset).
+  * @note   These macros must be used after the RTC clock source was selected.
+  * @retval None
+  */
+#define __HAL_RCC_RTC_ENABLE()         SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN)
+
+#define __HAL_RCC_RTC_DISABLE()        CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN)
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_Clock_Configuration RCC Clock Configuration
+  * @{
+  */
+
+/** @brief  Macros to enable the Internal High Speed oscillator (HSI).
+  * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.
+  *         It is used (enabled by hardware) as system clock source after startup
+  *         from Reset, wakeup from STOP and STANDBY mode, or in case of failure
+  *         of the HSE used directly or indirectly as system clock (if the Clock
+  *         Security System CSS is enabled).
+  * @note   After enabling the HSI, the application software should wait on HSIRDY
+  *         flag to be set indicating that HSI clock is stable and can be used as
+  *         system clock source.
+  *         This parameter can be: ENABLE or DISABLE.
+  * @retval None
+  */
+#define __HAL_RCC_HSI_ENABLE()  SET_BIT(RCC->CR, RCC_CR_HSION)
+
+/** @brief  Macros to disable the Internal High Speed oscillator (HSI).
+  * @note   HSI can not be stopped if it is used as system clock source. In this case,
+  *         you have to select another source of the system clock then stop the HSI.
+  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
+  *         clock cycles.
+  * @retval None
+  */
+#define __HAL_RCC_HSI_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSION)
+
+/** @brief  Macro to adjust the Internal High Speed oscillator (HSI) calibration value.
+  * @note   The calibration is used to compensate for the variations in voltage
+  *         and temperature that influence the frequency of the internal HSI RC.
+  * @param  __HSICALIBRATIONVALUE__ specifies the calibration trimming value
+  *         (default is RCC_HSICALIBRATION_DEFAULT).
+  *         This parameter must be a number between 0 and 127.
+  * @retval None
+  */
+#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICALIBRATIONVALUE__) \
+  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, (uint32_t)(__HSICALIBRATIONVALUE__) << RCC_ICSCR_HSITRIM_Pos)
+
+/**
+  * @brief    Macros to enable or disable the force of the Internal High Speed oscillator (HSI)
+  *           in STOP mode to be quickly available as kernel clock for USARTs and I2Cs.
+  * @note     Keeping the HSI ON in STOP mode allows to avoid slowing down the communication
+  *           speed because of the HSI startup time.
+  * @note     The enable of this function has not effect on the HSION bit.
+  *           This parameter can be: ENABLE or DISABLE.
+  * @retval None
+  */
+#define __HAL_RCC_HSISTOP_ENABLE()     SET_BIT(RCC->CR, RCC_CR_HSIKERON)
+
+#define __HAL_RCC_HSISTOP_DISABLE()    CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON)
+
+/** @brief  Macro to configure the HSISYS clock.
+  * @param  __HSIDIV__ specifies the HSI16 division factor.
+  *          This parameter can be one of the following values:
+  *            @arg @ref RCC_HSI_DIV1   HSI clock source is divided by 1
+  *            @arg @ref RCC_HSI_DIV2   HSI clock source is divided by 2
+  *            @arg @ref RCC_HSI_DIV4   HSI clock source is divided by 4
+  *            @arg @ref RCC_HSI_DIV8   HSI clock source is divided by 8
+  *            @arg @ref RCC_HSI_DIV16  HSI clock source is divided by 16
+  *            @arg @ref RCC_HSI_DIV32  HSI clock source is divided by 32
+  *            @arg @ref RCC_HSI_DIV64  HSI clock source is divided by 64
+  *            @arg @ref RCC_HSI_DIV128 HSI clock source is divided by 128
+  */
+#define __HAL_RCC_HSI_CONFIG(__HSIDIV__) \
+  MODIFY_REG(RCC->CR, RCC_CR_HSIDIV, (__HSIDIV__))
+
+/** @brief  Macros to enable or disable the Internal Low Speed oscillator (LSI).
+  * @note   After enabling the LSI, the application software should wait on
+  *         LSIRDY flag to be set indicating that LSI clock is stable and can
+  *         be used to clock the IWDG and/or the RTC.
+  * @note   LSI can not be disabled if the IWDG is running.
+  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
+  *         clock cycles.
+  * @retval None
+  */
+#define __HAL_RCC_LSI_ENABLE()         SET_BIT(RCC->CSR, RCC_CSR_LSION)
+
+#define __HAL_RCC_LSI_DISABLE()        CLEAR_BIT(RCC->CSR, RCC_CSR_LSION)
+
+/**
+  * @brief  Macro to configure the External High Speed oscillator (HSE).
+  * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
+  *         supported by this macro. User should request a transition to HSE Off
+  *         first and then HSE On or HSE Bypass.
+  * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
+  *         software should wait on HSERDY flag to be set indicating that HSE clock
+  *         is stable and can be used to clock the PLL and/or system clock.
+  * @note   HSE state can not be changed if it is used directly or through the
+  *         PLL as system clock. In this case, you have to select another source
+  *         of the system clock then change the HSE state (ex. disable it).
+  * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.
+  * @note   This function reset the CSSON bit, so if the clock security system(CSS)
+  *         was previously enabled you have to enable it again after calling this
+  *         function.
+  * @param  __STATE__  specifies the new state of the HSE.
+  *         This parameter can be one of the following values:
+  *            @arg @ref RCC_HSE_OFF  Turn OFF the HSE oscillator, HSERDY flag goes low after
+  *                              6 HSE oscillator clock cycles.
+  *            @arg @ref RCC_HSE_ON  Turn ON the HSE oscillator.
+  *            @arg @ref RCC_HSE_BYPASS  HSE oscillator bypassed with external clock.
+  * @retval None
+  */
+#define __HAL_RCC_HSE_CONFIG(__STATE__)  do {                                        \
+                                              if((__STATE__) == RCC_HSE_ON)          \
+                                              {                                      \
+                                                SET_BIT(RCC->CR, RCC_CR_HSEON);      \
+                                              }                                      \
+                                              else if((__STATE__) == RCC_HSE_BYPASS) \
+                                              {                                      \
+                                                SET_BIT(RCC->CR, RCC_CR_HSEBYP);     \
+                                                SET_BIT(RCC->CR, RCC_CR_HSEON);      \
+                                              }                                      \
+                                              else                                   \
+                                              {                                      \
+                                                CLEAR_BIT(RCC->CR, RCC_CR_HSEON);    \
+                                                CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);   \
+                                              }                                      \
+                                            } while(0U)
+
+/**
+  * @brief  Macro to configure the External Low Speed oscillator (LSE).
+  * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
+  *         supported by this macro. User should request a transition to LSE Off
+  *         first and then LSE On or LSE Bypass.
+  * @note   As the LSE is in the Backup domain and write access is denied to
+  *         this domain after reset, you have to enable write access using
+  *         HAL_PWR_EnableBkUpAccess() function before to configure the LSE
+  *         (to be done once after reset).
+  * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_BYPASS), the application
+  *         software should wait on LSERDY flag to be set indicating that LSE clock
+  *         is stable and can be used to clock the RTC.
+  * @param  __STATE__  specifies the new state of the LSE.
+  *         This parameter can be one of the following values:
+  *            @arg @ref RCC_LSE_OFF  Turn OFF the LSE oscillator, LSERDY flag goes low after
+  *                              6 LSE oscillator clock cycles.
+  *            @arg @ref RCC_LSE_ON  Turn ON the LSE oscillator.
+  *            @arg @ref RCC_LSE_BYPASS  LSE oscillator bypassed with external clock.
+  * @retval None
+  */
+#define __HAL_RCC_LSE_CONFIG(__STATE__)  do {                                          \
+                                              if((__STATE__) == RCC_LSE_ON)            \
+                                              {                                        \
+                                                SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);    \
+                                              }                                        \
+                                              else if((__STATE__) == RCC_LSE_BYPASS)   \
+                                              {                                        \
+                                                SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);   \
+                                                SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);    \
+                                              }                                        \
+                                              else                                     \
+                                              {                                        \
+                                                CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);  \
+                                                CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); \
+                                              }                                        \
+                                            } while(0U)
+
+#if defined(RCC_HSI48_SUPPORT)
+/** @brief  Macros to enable or disable the Internal High Speed 48MHz oscillator (HSI48).
+  * @note   The HSI48 is stopped by hardware when entering STOP and STANDBY modes.
+  * @note   After enabling the HSI48, the application software should wait on HSI48RDY
+  *         flag to be set indicating that HSI48 clock is stable.
+  *         This parameter can be: ENABLE or DISABLE.
+  * @retval None
+  */
+#define __HAL_RCC_HSI48_ENABLE()  SET_BIT(RCC->CR, RCC_CR_HSI48ON)
+
+#define __HAL_RCC_HSI48_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSI48ON)
+
+#endif /* RCC_HSI48_SUPPORT */
+
+/**
+  * @}
+  */
+
+/** @addtogroup RCC_RTC_Clock_Configuration
+  * @{
+  */
+
+/** @brief  Macros to configure the RTC clock (RTCCLK).
+  * @note   As the RTC clock configuration bits are in the Backup domain and write
+  *         access is denied to this domain after reset, you have to enable write
+  *         access using the Power Backup Access macro before to configure
+  *         the RTC clock source (to be done once after reset).
+  * @note   Once the RTC clock is configured it cannot be changed unless the
+  *         Backup domain is reset using __HAL_RCC_BACKUPRESET_FORCE() macro, or by
+  *         a Power On Reset (POR).
+  *
+  * @param  __RTC_CLKSOURCE__  specifies the RTC clock source.
+  *         This parameter can be one of the following values:
+  *            @arg @ref RCC_RTCCLKSOURCE_NONE No clock selected as RTC clock.
+  *            @arg @ref RCC_RTCCLKSOURCE_LSE  LSE selected as RTC clock.
+  *            @arg @ref RCC_RTCCLKSOURCE_LSI  LSI selected as RTC clock.
+  *            @arg @ref RCC_RTCCLKSOURCE_HSE_DIV32  HSE clock divided by 32 selected
+  *
+  * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to
+  *         work in STOP and STANDBY modes, and can be used as wakeup source.
+  *         However, when the HSE clock is used as RTC clock source, the RTC
+  *         cannot be used in STOP and STANDBY modes.
+  * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as
+  *         RTC clock source).
+  * @retval None
+  */
+#define __HAL_RCC_RTC_CONFIG(__RTC_CLKSOURCE__)  \
+  MODIFY_REG( RCC->BDCR, RCC_BDCR_RTCSEL, (__RTC_CLKSOURCE__))
+
+
+/** @brief Macro to get the RTC clock source.
+  * @retval The returned value can be one of the following:
+  *            @arg @ref RCC_RTCCLKSOURCE_NONE No clock selected as RTC clock.
+  *            @arg @ref RCC_RTCCLKSOURCE_LSE  LSE selected as RTC clock.
+  *            @arg @ref RCC_RTCCLKSOURCE_LSI  LSI selected as RTC clock.
+  *            @arg @ref RCC_RTCCLKSOURCE_HSE_DIV32  HSE clock divided by 32 selected
+  */
+#define  __HAL_RCC_GET_RTC_SOURCE() ((uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL)))
+
+/** @brief  Macros to enable or disable the main PLL.
+  * @note   After enabling the main PLL, the application software should wait on
+  *         PLLRDY flag to be set indicating that PLL clock is stable and can
+  *         be used as system clock source.
+  * @note   The main PLL can not be disabled if it is used as system clock source
+  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
+  * @retval None
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup RCC_Clock_Configuration
+  * @{
+  */
+
+#define __HAL_RCC_PLL_ENABLE()         SET_BIT(RCC->CR, RCC_CR_PLLON)
+
+#define __HAL_RCC_PLL_DISABLE()        CLEAR_BIT(RCC->CR, RCC_CR_PLLON)
+
+/** @brief  Macro to configure the PLL clock source.
+  * @note   This function must be used only when the main PLL is disabled.
+  * @param  __PLLSOURCE__  specifies the PLL entry clock source.
+  *         This parameter can be one of the following values:
+  *            @arg @ref RCC_PLLSOURCE_NONE  No clock selected as PLL clock entry
+  *            @arg @ref RCC_PLLSOURCE_HSI  HSI oscillator clock selected as PLL clock entry
+  *            @arg @ref RCC_PLLSOURCE_HSE  HSE oscillator clock selected as PLL clock entry
+  * @retval None
+  *
+  */
+#define __HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__) \
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__))
+
+/** @brief  Macro to configure the PLL multiplication factor.
+  * @note   This function must be used only when the main PLL is disabled.
+  * @param  __PLLM__  specifies the division factor for PLL VCO input clock
+  *         This parameter must be a value of RCC_PLLM_Clock_Divider.
+  * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
+  *         frequency ranges from 4 to 16 MHz. It is recommended to select a frequency
+  *         of 16 MHz to limit PLL jitter.
+  * @retval None
+  *
+  */
+#define __HAL_RCC_PLL_PLLM_CONFIG(__PLLM__) \
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, (__PLLM__))
+
+/**
+  * @brief  Macro to configure the main PLL clock source, multiplication and division factors.
+  * @note   This function must be used only when the main PLL is disabled.
+  *
+  * @param  __PLLSOURCE__  specifies the PLL entry clock source.
+  *         This parameter can be one of the following values:
+  *           @arg @ref RCC_PLLSOURCE_NONE  No clock selected as PLL clock entry
+  *           @arg @ref RCC_PLLSOURCE_HSI  HSI oscillator clock selected as PLL clock entry
+  *           @arg @ref RCC_PLLSOURCE_HSE  HSE oscillator clock selected as PLL clock entry
+  *
+  * @param  __PLLM__  specifies the division factor for PLL VCO input clock.
+  *         This parameter must be a value of RCC_PLLM_Clock_Divider.
+  * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
+  *         frequency ranges from 4 to 16 MHz. It is recommended to select a frequency
+  *         of 16 MHz to limit PLL jitter.
+  *
+  * @param  __PLLN__  specifies the multiplication factor for PLL VCO output clock.
+  *         This parameter must be a number between 8 and 86.
+  * @note   You have to set the PLLN parameter correctly to ensure that the VCO
+  *         output frequency is between 64 and 344 MHz.
+  *
+  * @param  __PLLP__  specifies the division factor for ADC clock.
+  *         This parameter must be a value of @ref RCC_PLLP_Clock_Divider.
+  *
+  * @param  __PLLQ__  specifies the division factor for RBG & HS Timers clocks.(1)
+  *         This parameter must be a value of @ref RCC_PLLQ_Clock_Divider
+  * @note   (1)__PLLQ__ parameter availability depends on devices
+  * @note   If the USB FS is used in your application, you have to set the
+  *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
+  *         the RNG needs a frequency lower than or equal to 48 MHz to work
+  *         correctly.
+  *
+  * @param  __PLLR__  specifies the division factor for the main system clock.
+  *         This parameter must be a value of RCC_PLLR_Clock_Divider
+  * @note   You have to set the PLL parameters correctly to not exceed 64MHZ.
+  * @retval None
+  */
+#if defined(RCC_PLLQ_SUPPORT)
+#define __HAL_RCC_PLL_CONFIG(__PLLSOURCE__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__,__PLLR__ ) \
+  MODIFY_REG(RCC->PLLCFGR,                                                   \
+             (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN |     \
+              RCC_PLLCFGR_PLLP   | RCC_PLLCFGR_PLLQ | RCC_PLLCFGR_PLLR),     \
+             ((uint32_t) (__PLLSOURCE__)                      |             \
+              (uint32_t) (__PLLM__)                           |             \
+              (uint32_t) ((__PLLN__) << RCC_PLLCFGR_PLLN_Pos) |             \
+              (uint32_t) (__PLLP__)                           |             \
+              (uint32_t) (__PLLQ__)                           |             \
+              (uint32_t) (__PLLR__)))
+#else
+#define __HAL_RCC_PLL_CONFIG(__PLLSOURCE__, __PLLM__, __PLLN__, __PLLP__, __PLLR__ ) \
+  MODIFY_REG(RCC->PLLCFGR,                                                   \
+             (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN |     \
+              RCC_PLLCFGR_PLLP | RCC_PLLCFGR_PLLR),                          \
+             ((uint32_t) (__PLLSOURCE__)                     |              \
+              (uint32_t) (__PLLM__)                           |              \
+              (uint32_t) ((__PLLN__) << RCC_PLLCFGR_PLLN_Pos) |              \
+              (uint32_t) (__PLLP__)                           |              \
+              (uint32_t) (__PLLR__)))
+#endif /* RCC_PLLQ_SUPPORT */
+/** @brief  Macro to get the oscillator used as PLL clock source.
+  * @retval The oscillator used as PLL clock source. The returned value can be one
+  *         of the following:
+  *              @arg @ref RCC_PLLSOURCE_NONE No oscillator is used as PLL clock source.
+  *              @arg @ref RCC_PLLSOURCE_HSI HSI oscillator is used as PLL clock source.
+  *              @arg @ref RCC_PLLSOURCE_HSE HSE oscillator is used as PLL clock source.
+  */
+#define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC))
+
+/**
+  * @brief  Enable each clock output (RCC_PLLRCLK, RCC_PLLQCLK(*), RCC_PLLPCLK)
+  * @note   Enabling clock outputs RCC_PLLPCLK and RCC_PLLQCLK(*) can be done at anytime
+  *         without the need to stop the PLL in order to save power. But RCC_PLLRCLK cannot
+  *         be stopped if used as System Clock.
+  * @note   (*) RCC_PLLQCLK availability depends on devices
+  * @param  __PLLCLOCKOUT__ specifies the PLL clock to be output.
+  *          This parameter can be one or a combination of the following values:
+  *            @arg @ref RCC_PLLPCLK  This clock is used to generate the clock for the ADC.
+  * @if defined(STM32G081xx)
+  *            @arg @ref RCC_PLLQCLK  This Clock is used to generate the clock for the High Speed Timers,
+  *                                  and the random analog generator (<=48 MHz).
+  * @endif
+  *            @arg @ref RCC_PLLRCLK  This Clock is used to generate the high speed system clock (up to 64MHz)
+  * @retval None
+  */
+#define __HAL_RCC_PLLCLKOUT_ENABLE(__PLLCLOCKOUT__)   SET_BIT(RCC->PLLCFGR, (__PLLCLOCKOUT__))
+
+/**
+  * @brief  Disable each clock output (RCC_PLLRCLK, RCC_PLLQCLK(*), RCC_PLLPCLK)
+  * @note   Disabling clock outputs RCC_PLLPCLK and RCC_PLLQCLK(*) can be done at anytime
+  *         without the need to stop the PLL in order to save power. But RCC_PLLRCLK cannot
+  *         be stopped if used as System Clock.
+  * @note   (*) RCC_PLLQCLK availability depends on devices
+  * @param  __PLLCLOCKOUT__  specifies the PLL clock to be output.
+  *          This parameter can be one or a combination of the following values:
+  *            @arg @ref RCC_PLLPCLK  This clock may be used to generate the clock for the ADC, I2S1.
+  * @if defined(STM32G081xx)
+  *            @arg @ref RCC_PLLQCLK This Clock may be used to generate the clock for the High Speed Timers,
+  *             and RNG (<=48 MHz).
+  * @endif
+  *            @arg @ref RCC_PLLRCLK  This Clock is used to generate the high speed system clock (up to 64MHz)
+  * @retval None
+  */
+#define __HAL_RCC_PLLCLKOUT_DISABLE(__PLLCLOCKOUT__)  CLEAR_BIT(RCC->PLLCFGR, (__PLLCLOCKOUT__))
+
+/**
+  * @brief  Get clock output enable status (RCC_PLLRCLK, RCC_PLLQCLK(*), RCC_PLLPCLK)
+  * @param  __PLLCLOCKOUT__ specifies the output PLL clock to be checked.
+  *          This parameter can be one of the following values:
+  *            @arg RCC_PLLPCLK This clock may be used to generate the clock for ADC, I2S1.
+  * @if defined(STM32G081xx)
+  *            @arg RCC_PLLQCLK This Clock may be used to generate the clock for the HS Timers,
+  *                                   the RNG (<=48 MHz).
+  * @endif
+  *            @arg @ref RCC_PLLRCLK  This Clock is used to generate the high speed system clock (up to 64MHz)
+  * @retval SET / RESET
+  * @note   (*) RCC_PLLQCLK availability depends on devices
+  */
+#define __HAL_RCC_GET_PLLCLKOUT_CONFIG(__PLLCLOCKOUT__)  READ_BIT(RCC->PLLCFGR, (__PLLCLOCKOUT__))
+
+/**
+  * @brief  Macro to configure the system clock source.
+  * @param  __SYSCLKSOURCE__ specifies the system clock source.
+  *          This parameter can be one of the following values:
+  *              @arg @ref RCC_SYSCLKSOURCE_HSI HSI oscillator is used as system clock source.
+  *              @arg @ref RCC_SYSCLKSOURCE_HSE HSE oscillator is used as system clock source.
+  *              @arg @ref RCC_SYSCLKSOURCE_PLLCLK PLL output is used as system clock source.
+  *              @arg @ref RCC_SYSCLKSOURCE_LSI LSI oscillator is used as system clock source.
+  *              @arg @ref RCC_SYSCLKSOURCE_LSE LSE oscillator is used as system clock source.
+  * @retval None
+  */
+#define __HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__) \
+  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__SYSCLKSOURCE__))
+
+/** @brief  Macro to get the clock source used as system clock.
+  * @retval The clock source used as system clock. The returned value can be one
+  *         of the following:
+  *              @arg @ref RCC_SYSCLKSOURCE_STATUS_HSI HSI used as system clock.
+  *              @arg @ref RCC_SYSCLKSOURCE_STATUS_HSE HSE used as system clock.
+  *              @arg @ref RCC_SYSCLKSOURCE_STATUS_PLLCLK PLL used as system clock.
+  *              @arg @ref RCC_SYSCLKSOURCE_STATUS_LSI LSI used as system clock source.
+  *              @arg @ref RCC_SYSCLKSOURCE_STATUS_LSE LSE used as system clock source.
+  */
+#define __HAL_RCC_GET_SYSCLK_SOURCE()         (RCC->CFGR & RCC_CFGR_SWS)
+
+/**
+  * @brief  Macro to configure the External Low Speed oscillator (LSE) drive capability.
+  * @note   As the LSE is in the Backup domain and write access is denied to
+  *         this domain after reset, you have to enable write access using
+  *         HAL_PWR_EnableBkUpAccess() function before to configure the LSE
+  *         (to be done once after reset).
+  * @param  __LSEDRIVE__ specifies the new state of the LSE drive capability.
+  *          This parameter can be one of the following values:
+  *            @arg @ref RCC_LSEDRIVE_LOW LSE oscillator low drive capability.
+  *            @arg @ref RCC_LSEDRIVE_MEDIUMLOW LSE oscillator medium low drive capability.
+  *            @arg @ref RCC_LSEDRIVE_MEDIUMHIGH LSE oscillator medium high drive capability.
+  *            @arg @ref RCC_LSEDRIVE_HIGH LSE oscillator high drive capability.
+  * @retval None
+  */
+#define __HAL_RCC_LSEDRIVE_CONFIG(__LSEDRIVE__) \
+  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, (uint32_t)(__LSEDRIVE__))
+
+/** @brief  Macro to configure the Microcontroller output clock.
+  * @param  __MCOCLKSOURCE__ specifies the MCO clock source.
+  *          This parameter can be one of the following values:
+  *            @arg @ref RCC_MCO1SOURCE_NOCLOCK  MCO output disabled
+  *            @arg @ref RCC_MCO1SOURCE_SYSCLK System  clock selected as MCO source
+  *            @arg @ref RCC_MCO1SOURCE_HSI HSI clock selected as MCO source
+  *            @arg @ref RCC_MCO1SOURCE_HSE HSE clock selected as MCO sourcee
+  *            @arg @ref RCC_MCO1SOURCE_PLLCLK  Main PLL clock selected as MCO source
+  *            @arg @ref RCC_MCO1SOURCE_LSI LSI clock selected as MCO source
+  *            @arg @ref RCC_MCO1SOURCE_LSE LSE clock selected as MCO source
+  *            @arg @ref RCC_MCO1SOURCE_PLLPCLK PLLP output clock selected as MCO source
+  *            @arg @ref RCC_MCO1SOURCE_PLLQCLK PLLQ output clock selected as MCO source
+  *            @arg @ref RCC_MCO1SOURCE_RTCCLK RTC clock selected as MCO source
+  *            @arg @ref RCC_MCO1SOURCE_RTC_WKUP RTC_WKUP clock selected as MCO source
+  @if STM32G0C1xx
+  *            @arg @ref RCC_MCO1SOURCE_HSI48  HSI48 clock selected as MCO source for devices with HSI48
+  @endif
+  * @param  __MCODIV__ specifies the MCO clock prescaler.
+  *          This parameter can be one of the following values:
+  *            @arg @ref RCC_MCODIV_1    MCO clock source is divided by 1
+  *            @arg @ref RCC_MCODIV_2    MCO clock source is divided by 2
+  *            @arg @ref RCC_MCODIV_4    MCO clock source is divided by 4
+  *            @arg @ref RCC_MCODIV_8    MCO clock source is divided by 8
+  *            @arg @ref RCC_MCODIV_16   MCO clock source is divided by 16
+  *            @arg @ref RCC_MCODIV_32   MCO clock source is divided by 32
+  *            @arg @ref RCC_MCODIV_64   MCO clock source is divided by 64
+  *            @arg @ref RCC_MCODIV_128  MCO clock source is divided by 128
+  @if STM32G0C1xx
+  *            @arg @ref RCC_MCODIV_256  MCO clock source is divided by 256
+  *            @arg @ref RCC_MCODIV_512  MCO clock source is divided by 512
+  *            @arg @ref RCC_MCODIV_1024 MCO clock source is divided by 1024
+  @endif
+  */
+#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \
+  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), ((__MCOCLKSOURCE__) | (__MCODIV__)))
+
+#if defined(RCC_MCO2_SUPPORT)
+/** @brief  Macro to configure the Microcontroller output clock 2.
+  * @param  __MCOCLKSOURCE__ specifies the MCO2 clock source.
+  *          This parameter can be one of the following values:
+  *            @arg @ref RCC_MCO2SOURCE_NOCLOCK  MCO2 output disabled
+  *            @arg @ref RCC_MCO2SOURCE_SYSCLK System  clock selected as MCO source
+  *            @arg @ref RCC_MCO2SOURCE_HSI HSI clock selected as MCO2 source
+  *            @arg @ref RCC_MCO2SOURCE_HSE HSE clock selected as MCO2 sourcee
+  *            @arg @ref RCC_MCO2SOURCE_PLLCLK  Main PLL clock selected as MCO2 source
+  *            @arg @ref RCC_MCO2SOURCE_LSI LSI clock selected as MCO2 source
+  *            @arg @ref RCC_MCO2SOURCE_LSE LSE clock selected as MCO2 source
+  *            @arg @ref RCC_MCO2SOURCE_PLLPCLK PLLP output clock selected as MCO2 source
+  *            @arg @ref RCC_MCO2SOURCE_PLLQCLK PLLQ output clock selected as MCO2 source
+  *            @arg @ref RCC_MCO2SOURCE_RTCCLK RTC clock selected as MCO2 source
+  *            @arg @ref RCC_MCO2SOURCE_RTC_WKUP RTC_WKUP clock selected as MCO2 source
+  @if STM32G0C1xx
+  *            @arg @ref RCC_MCO2SOURCE_HSI48  HSI48 clock selected as MCO2 source for devices with HSI48
+  @endif
+  * @param  __MCODIV__ specifies the MCO clock prescaler.
+  *          This parameter can be one of the following values:
+  *            @arg @ref RCC_MCO2DIV_1     MCO2 clock source is divided by 1
+  *            @arg @ref RCC_MCO2DIV_2     MCO2 clock source is divided by 2
+  *            @arg @ref RCC_MCO2DIV_4     MCO2 clock source is divided by 4
+  *            @arg @ref RCC_MCO2DIV_8     MCO2 clock source is divided by 8
+  *            @arg @ref RCC_MCO2DIV_16    MCO2 clock source is divided by 16
+  *            @arg @ref RCC_MCO2DIV_32    MCO2 clock source is divided by 32
+  *            @arg @ref RCC_MCO2DIV_64    MCO2 clock source is divided by 64
+  *            @arg @ref RCC_MCO2DIV_128   MCO2 clock source is divided by 128
+  *            @arg @ref RCC_MCO2DIV_256   MCO2 clock source is divided by 256
+  *            @arg @ref RCC_MCO2DIV_512   MCO2 clock source is divided by 512
+  *            @arg @ref RCC_MCO2DIV_1024  MCO2 clock source is divided by 1024
+  */
+#define __HAL_RCC_MCO2_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \
+  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2SEL | RCC_CFGR_MCO2PRE), ((__MCOCLKSOURCE__) | (__MCODIV__)))
+#endif /* RCC_MCO2_SUPPORT */
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_Flags_Interrupts_Management Flags Interrupts Management
+  * @brief macros to manage the specified RCC Flags and interrupts.
+  * @{
+  */
+
+/** @brief  Enable RCC interrupt.
+  * @param  __INTERRUPT__ specifies the RCC interrupt sources to be enabled.
+  *         This parameter can be any combination of the following values:
+  *            @arg @ref RCC_IT_LSIRDY LSI ready interrupt
+  *            @arg @ref RCC_IT_LSERDY LSE ready interrupt
+  *            @arg @ref RCC_IT_HSIRDY HSI ready interrupt
+  *            @arg @ref RCC_IT_HSERDY HSE ready interrupt
+  *            @arg @ref RCC_IT_PLLRDY Main PLL ready interrupt
+  @if STM32G0C1xx
+  *            @arg @ref RCC_IT_HSI48RDY HSI48 ready interrupt for devices with HSI48
+  @endif
+  * @retval None
+  */
+#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) SET_BIT(RCC->CIER, (__INTERRUPT__))
+
+/** @brief Disable RCC interrupt.
+  * @param  __INTERRUPT__ specifies the RCC interrupt sources to be disabled.
+  *         This parameter can be any combination of the following values:
+  *            @arg @ref RCC_IT_LSIRDY LSI ready interrupt
+  *            @arg @ref RCC_IT_LSERDY LSE ready interrupt
+  *            @arg @ref RCC_IT_HSIRDY HSI ready interrupt
+  *            @arg @ref RCC_IT_HSERDY HSE ready interrupt
+  *            @arg @ref RCC_IT_PLLRDY  Main PLL ready interrupt
+  @if STM32G0C1xx
+  *            @arg @ref RCC_IT_HSI48RDY HSI48 ready interrupt for devices with HSI48
+  @endif
+  * @retval None
+  */
+#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) CLEAR_BIT(RCC->CIER, (__INTERRUPT__))
+
+/** @brief  Clear RCC interrupt pending bits.
+  * @param  __INTERRUPT__ specifies the interrupt pending bit to clear.
+  *         This parameter can be any combination of the following values:
+  *            @arg @ref RCC_IT_LSIRDY LSI ready interrupt
+  *            @arg @ref RCC_IT_LSERDY LSE ready interrupt
+  *            @arg @ref RCC_IT_HSIRDY HSI ready interrupt
+  *            @arg @ref RCC_IT_HSERDY HSE ready interrupt
+  *            @arg @ref RCC_IT_PLLRDY  Main PLL ready interrupt
+  *            @arg @ref RCC_IT_CSS     HSE Clock security system interrupt
+  *            @arg @ref RCC_IT_LSECSS  LSE Clock security system interrupt
+  @if STM32G0C1xx
+  *            @arg @ref RCC_IT_HSI48RDY HSI48 ready interrupt for devices with HSI48
+  @endif
+  * @retval None
+  */
+#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (RCC->CICR = (__INTERRUPT__))
+
+/** @brief  Check whether the RCC interrupt has occurred or not.
+  * @param  __INTERRUPT__ specifies the RCC interrupt source to check.
+  *         This parameter can be one of the following values:
+  *            @arg @ref RCC_IT_LSIRDY LSI ready interrupt
+  *            @arg @ref RCC_IT_LSERDY LSE ready interrupt
+  *            @arg @ref RCC_IT_HSIRDY HSI ready interrupt
+  *            @arg @ref RCC_IT_HSERDY HSE ready interrupt
+  *            @arg @ref RCC_IT_PLLRDY  Main PLL ready interrupt
+  *            @arg @ref RCC_IT_CSS     HSE Clock security system interrupt
+  *            @arg @ref RCC_IT_LSECSS  LSE Clock security system interrupt
+  @if STM32G0C1xx
+  *            @arg @ref RCC_IT_HSI48RDY HSI48 ready interrupt for devices with HSI48
+  @endif
+  * @retval The new state of __INTERRUPT__ (TRUE or FALSE).
+  */
+#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC->CIFR & (__INTERRUPT__)) == (__INTERRUPT__))
+
+/** @brief Set RMVF bit to clear the reset flags.
+  *        The reset flags are: RCC_FLAG_OBLRST, RCC_FLAG_PINRST, RCC_FLAG_PWRRST,
+  *        RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST and RCC_FLAG_LPWRRST.
+  * @retval None
+  */
+#define __HAL_RCC_CLEAR_RESET_FLAGS() (RCC->CSR |= RCC_CSR_RMVF)
+
+/** @brief  Check whether the selected RCC flag is set or not.
+  * @param  __FLAG__ specifies the flag to check.
+  *         This parameter can be one of the following values:
+  *            @arg @ref RCC_FLAG_HSIRDY HSI oscillator clock ready
+  *            @arg @ref RCC_FLAG_HSERDY HSE oscillator clock ready
+  *            @arg @ref RCC_FLAG_PLLRDY  Main PLL clock ready
+  *            @arg @ref RCC_FLAG_LSERDY LSE oscillator clock ready
+  *            @arg @ref RCC_FLAG_LSECSSD Clock security system failure on LSE oscillator detection
+  *            @arg @ref RCC_FLAG_LSIRDY LSI oscillator clock ready
+  @if STM32G0C1xx
+  *            @arg @ref RCC_IT_HSI48RDY HSI48 ready interrupt for devices with HSI48
+  @endif
+  *            @arg @ref RCC_FLAG_PWRRST BOR or POR/PDR reset
+  *            @arg @ref RCC_FLAG_OBLRST OBLRST reset
+  *            @arg @ref RCC_FLAG_PINRST Pin reset
+  *            @arg @ref RCC_FLAG_SFTRST Software reset
+  *            @arg @ref RCC_FLAG_IWDGRST Independent Watchdog reset
+  *            @arg @ref RCC_FLAG_WWDGRST Window Watchdog reset
+  *            @arg @ref RCC_FLAG_LPWRRST Low Power reset
+  * @retval The new state of __FLAG__ (TRUE or FALSE).
+  */
+#if defined(RCC_HSI48_SUPPORT)
+#define __HAL_RCC_GET_FLAG(__FLAG__)                                      \
+  (((((((__FLAG__) >> 5U) == CR_REG_INDEX) ? RCC->CR :                    \
+      ((((__FLAG__) >> 5U) == CRRCR_REG_INDEX) ? RCC->CRRCR :              \
+       ((((__FLAG__) >> 5U) == BDCR_REG_INDEX) ? RCC->BDCR :                \
+        ((((__FLAG__) >> 5U) == CSR_REG_INDEX) ? RCC->CSR : RCC->CIFR)))) &  \
+     (1U << ((__FLAG__) & RCC_FLAG_MASK))) != RESET) ? 1U : 0U)
+#else
+#define __HAL_RCC_GET_FLAG(__FLAG__)                                    \
+  (((((((__FLAG__) >> 5U) == CR_REG_INDEX) ? RCC->CR :                  \
+      ((((__FLAG__) >> 5U) == BDCR_REG_INDEX) ? RCC->BDCR :              \
+       ((((__FLAG__) >> 5U) == CSR_REG_INDEX) ? RCC->CSR : RCC->CIFR))) & \
+     (1U << ((__FLAG__) & RCC_FLAG_MASK))) != RESET) ? 1U : 0U)
+#endif /* RCC_HSI48_SUPPORT */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Include RCC HAL Extended module */
+#include "stm32g0xx_hal_rcc_ex.h"
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup RCC_Exported_Functions
+  * @{
+  */
+
+
+/** @addtogroup RCC_Exported_Functions_Group1
+  * @{
+  */
+
+/* Initialization and de-initialization functions  ******************************/
+HAL_StatusTypeDef HAL_RCC_DeInit(void);
+HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct);
+HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency);
+
+/**
+  * @}
+  */
+
+/** @addtogroup RCC_Exported_Functions_Group2
+  * @{
+  */
+
+/* Peripheral Control functions  ************************************************/
+void              HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv);
+void              HAL_RCC_EnableCSS(void);
+void              HAL_RCC_EnableLSECSS(void);
+void              HAL_RCC_DisableLSECSS(void);
+uint32_t          HAL_RCC_GetSysClockFreq(void);
+uint32_t          HAL_RCC_GetHCLKFreq(void);
+uint32_t          HAL_RCC_GetPCLK1Freq(void);
+void              HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct);
+void              HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency);
+uint32_t          HAL_RCC_GetResetSource(void);
+/* LSE & HSE CSS NMI IRQ handler */
+void              HAL_RCC_NMI_IRQHandler(void);
+/* User Callbacks in non blocking mode (IT mode) */
+void              HAL_RCC_CSSCallback(void);
+void              HAL_RCC_LSECSSCallback(void);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_RCC_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h
new file mode 100644
index 0000000..e3ff99a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h
@@ -0,0 +1,1593 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_rcc_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of RCC HAL Extended module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_RCC_EX_H
+#define STM32G0xx_HAL_RCC_EX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup RCCEx
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+
+/** @defgroup RCCEx_Exported_Types RCCEx Exported Types
+  * @{
+  */
+
+/**
+  * @brief  RCC extended clocks structure definition
+  */
+typedef struct
+{
+  uint32_t PeriphClockSelection;   /*!< The Extended Clock to be configured.
+                                        This parameter can be a value of @ref RCCEx_Periph_Clock_Selection */
+
+  uint32_t Usart1ClockSelection;   /*!< Specifies USART1 clock source.
+                                        This parameter can be a value of @ref RCCEx_USART1_Clock_Source */
+#if defined(RCC_CCIPR_USART2SEL)
+  uint32_t Usart2ClockSelection;   /*!< Specifies USART2 clock source.
+                                        This parameter can be a value of @ref RCCEx_USART2_Clock_Source */
+#endif /* RCC_CCIPR_USART2SEL */
+
+#if defined(RCC_CCIPR_USART3SEL)
+  uint32_t Usart3ClockSelection;   /*!< Specifies USART3 clock source.
+                                        This parameter can be a value of @ref RCCEx_USART3_Clock_Source */
+#endif /* RCC_CCIPR_USART3SEL */
+
+#if defined(LPUART1)
+  uint32_t Lpuart1ClockSelection;  /*!< Specifies LPUART1 clock source
+                                        This parameter can be a value of @ref RCCEx_LPUART1_Clock_Source */
+#endif /* LPUART1 */
+
+#if defined(LPUART2)
+  uint32_t Lpuart2ClockSelection;  /*!< Specifies LPUART2 clock source
+                                        This parameter can be a value of @ref RCCEx_LPUART2_Clock_Source */
+#endif /* LPUART2 */
+
+  uint32_t I2c1ClockSelection;     /*!< Specifies I2C1 clock source
+                                        This parameter can be a value of @ref RCCEx_I2C1_Clock_Source */
+
+#if defined(RCC_CCIPR_I2C2SEL)
+  uint32_t I2c2ClockSelection;     /*!< Specifies I2C2 clock source
+                                        This parameter can be a value of @ref RCCEx_I2C2_Clock_Source */
+#endif /* RCC_CCIPR_I2C2SEL */
+
+  uint32_t I2s1ClockSelection;     /*!< Specifies I2S1 clock source
+                                        This parameter can be a value of @ref RCCEx_I2S1_Clock_Source */
+#if defined(RCC_CCIPR2_I2S2SEL)
+  uint32_t I2s2ClockSelection;     /*!< Specifies I2S2 clock source
+                                        This parameter can be a value of @ref RCCEx_I2S2_Clock_Source */
+#endif /* RCC_CCIPR2_I2S2SEL */
+#if defined(RCC_CCIPR_LPTIM1SEL)
+  uint32_t Lptim1ClockSelection;   /*!< Specifies LPTIM1 clock source
+                                        This parameter can be a value of @ref RCCEx_LPTIM1_Clock_Source */
+#endif /* RCC_CCIPR_LPTIM1SEL */
+#if defined(RCC_CCIPR_LPTIM2SEL)
+  uint32_t Lptim2ClockSelection;   /*!< Specifies LPTIM2 clock source
+                                        This parameter can be a value of @ref RCCEx_LPTIM2_Clock_Source */
+#endif /* RCC_CCIPR_LPTIM2SEL */
+#if defined(RNG)
+  uint32_t RngClockSelection;      /*!< Specifies RNG clock source
+                                        This parameter can be a value of @ref RCCEx_RNG_Clock_Source */
+#endif /* RNG */
+  uint32_t AdcClockSelection;      /*!< Specifies ADC interface clock source
+                                        This parameter can be a value of @ref RCCEx_ADC_Clock_Source */
+#if defined(CEC)
+  uint32_t CecClockSelection;      /*!< Specifies CEC Clock clock source
+                                        This parameter can be a value of @ref RCCEx_CEC_Clock_Source */
+#endif /* CEC */
+#if defined(RCC_CCIPR_TIM1SEL)
+  uint32_t Tim1ClockSelection;     /*!< Specifies TIM1 Clock clock source
+                                         This parameter can be a value of @ref RCCEx_TIM1_Clock_Source */
+#endif /* RCC_CCIPR_TIM1SEL */
+#if defined(RCC_CCIPR_TIM15SEL)
+  uint32_t Tim15ClockSelection;    /*!< Specifies TIM15 Clock clock source
+                                         This parameter can be a value of @ref RCCEx_TIM15_Clock_Source */
+#endif /* RCC_CCIPR_TIM15SEL */
+  uint32_t RTCClockSelection;      /*!< Specifies RTC clock source.
+                                        This parameter can be a value of @ref RCC_RTC_Clock_Source */
+#if defined(RCC_CCIPR2_USBSEL)
+  uint32_t UsbClockSelection;      /*!< Specifies USB Clock clock source
+                                        This parameter can be a value of @ref RCCEx_USB_Clock_Source */
+#endif /* RCC_CCIPR2_USBSEL */
+#if defined(FDCAN1) || defined(FDCAN2)
+  uint32_t FdcanClockSelection;    /*!< Specifies FDCAN Clock clock source
+                                        This parameter can be a value of @ref RCCEx_FDCAN_Clock_Source */
+#endif /* FDCAN1 || FDCAN2 */
+} RCC_PeriphCLKInitTypeDef;
+
+#if defined(CRS)
+
+/**
+  * @brief RCC_CRS Init structure definition
+  */
+typedef struct
+{
+  uint32_t Prescaler;             /*!< Specifies the division factor of the SYNC signal.
+                                       This parameter can be a value of @ref RCCEx_CRS_SynchroDivider */
+
+  uint32_t Source;                /*!< Specifies the SYNC signal source.
+                                       This parameter can be a value of @ref RCCEx_CRS_SynchroSource */
+
+  uint32_t Polarity;              /*!< Specifies the input polarity for the SYNC signal source.
+                                       This parameter can be a value of @ref RCCEx_CRS_SynchroPolarity */
+
+  uint32_t ReloadValue;           /*!< Specifies the value to be loaded in the frequency error counter with each SYNC event.
+                                       It can be calculated in using macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE(__FTARGET__, __FSYNC__)
+                                       This parameter must be a number between 0 and 0xFFFF or a value of @ref RCCEx_CRS_ReloadValueDefault .*/
+
+  uint32_t ErrorLimitValue;       /*!< Specifies the value to be used to evaluate the captured frequency error value.
+                                       This parameter must be a number between 0 and 0xFF or a value of @ref RCCEx_CRS_ErrorLimitDefault */
+
+  uint32_t HSI48CalibrationValue; /*!< Specifies a user-programmable trimming value to the HSI48 oscillator.
+                                       This parameter must be a number between 0 and 0x7F or a value of @ref RCCEx_CRS_HSI48CalibrationDefault */
+
+} RCC_CRSInitTypeDef;
+
+/**
+  * @brief RCC_CRS Synchronization structure definition
+  */
+typedef struct
+{
+  uint32_t ReloadValue;           /*!< Specifies the value loaded in the Counter reload value.
+                                       This parameter must be a number between 0 and 0xFFFF */
+
+  uint32_t HSI48CalibrationValue; /*!< Specifies value loaded in HSI48 oscillator smooth trimming.
+                                       This parameter must be a number between 0 and 0x7F */
+
+  uint32_t FreqErrorCapture;      /*!< Specifies the value loaded in the .FECAP, the frequency error counter
+                                       value latched in the time of the last SYNC event.
+                                       This parameter must be a number between 0 and 0xFFFF */
+
+  uint32_t FreqErrorDirection;    /*!< Specifies the value loaded in the .FEDIR, the counting direction of the
+                                       frequency error counter latched in the time of the last SYNC event.
+                                       It shows whether the actual frequency is below or above the target.
+                                       This parameter must be a value of @ref RCCEx_CRS_FreqErrorDirection*/
+
+} RCC_CRSSynchroInfoTypeDef;
+
+#endif /* CRS */
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup RCCEx_Exported_Constants RCCEx Exported Constants
+  * @{
+  */
+
+/** @defgroup RCCEx_LSCO_Clock_Source Low Speed Clock Source
+  * @{
+  */
+#define RCC_LSCOSOURCE_LSI             0x00000000U           /*!< LSI selection for low speed clock output */
+#define RCC_LSCOSOURCE_LSE             RCC_BDCR_LSCOSEL      /*!< LSE selection for low speed clock output */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_Periph_Clock_Selection Periph Clock Selection
+  * @{
+  */
+#define RCC_PERIPHCLK_USART1           0x00000001U
+#if defined(RCC_CCIPR_USART2SEL)
+#define RCC_PERIPHCLK_USART2           0x00000002U
+#endif /* RCC_CCIPR_USART2SEL */
+#if defined(RCC_CCIPR_USART3SEL)
+#define RCC_PERIPHCLK_USART3           0x00000004U
+#endif /* RCC_CCIPR_USART3SEL */
+#if defined(LPUART1)
+#define RCC_PERIPHCLK_LPUART1          0x00000010U
+#endif /* LPUART1 */
+#define RCC_PERIPHCLK_I2C1             0x00000020U
+#if defined(RCC_CCIPR_I2C2SEL)
+#define RCC_PERIPHCLK_I2C2             0x00000040U
+#endif /* RCC_CCIPR_I2C2SEL */
+#if defined(RCC_CCIPR_LPTIM1SEL)
+#define RCC_PERIPHCLK_LPTIM1           0x00000200U
+#endif /* RCC_CCIPR_LPTIM1SEL */
+#if defined(RCC_CCIPR_LPTIM2SEL)
+#define RCC_PERIPHCLK_LPTIM2           0x00000400U
+#endif /* RCC_CCIPR_LPTIM2SEL */
+#define RCC_PERIPHCLK_I2S1             0x00000800U
+#if defined(LPUART2)
+#define RCC_PERIPHCLK_LPUART2          0x00001000U
+#endif /* LPUART2 */
+#if defined(RCC_CCIPR2_I2S2SEL)
+#define RCC_PERIPHCLK_I2S2             0x00002000U
+#endif /* RCC_CCIPR2_I2S2SEL */
+#define RCC_PERIPHCLK_ADC              0x00004000U
+#define RCC_PERIPHCLK_RTC              0x00020000U
+#if defined(RCC_CCIPR_RNGSEL)
+#define RCC_PERIPHCLK_RNG              0x00040000U
+#endif /* RCC_CCIPR_RNGSEL */
+#if defined(RCC_CCIPR_CECSEL)
+#define RCC_PERIPHCLK_CEC              0x00080000U
+#endif /* RCC_CCIPR_CECSEL */
+#if defined(RCC_CCIPR_TIM1SEL)
+#define RCC_PERIPHCLK_TIM1             0x00200000U
+#endif /* RCC_CCIPR_TIM1SEL */
+#if defined(RCC_CCIPR_TIM15SEL)
+#define RCC_PERIPHCLK_TIM15            0x00400000U
+#endif /* RCC_CCIPR_TIM15SEL */
+#if defined(RCC_CCIPR2_USBSEL)
+#define RCC_PERIPHCLK_USB              0x01000000U
+#endif /* RCC_CCIPR2_USBSEL */
+#if defined(FDCAN1) || defined(FDCAN2)
+#define RCC_PERIPHCLK_FDCAN            0x02000000U
+#endif /* FDCAN1 || FDCAN2 */
+/**
+  * @}
+  */
+
+
+/** @defgroup RCCEx_USART1_Clock_Source RCC USART1 Clock Source
+  * @{
+  */
+#define RCC_USART1CLKSOURCE_PCLK1      0x00000000U                                      /*!< APB clock selected as USART1 clock */
+#define RCC_USART1CLKSOURCE_SYSCLK     RCC_CCIPR_USART1SEL_0                            /*!< SYSCLK clock selected as USART1 clock */
+#define RCC_USART1CLKSOURCE_HSI        RCC_CCIPR_USART1SEL_1                            /*!< HSI clock selected as USART1 clock */
+#define RCC_USART1CLKSOURCE_LSE        (RCC_CCIPR_USART1SEL_0 | RCC_CCIPR_USART1SEL_1)  /*!< LSE clock selected as USART1 clock */
+/**
+  * @}
+  */
+
+#if defined(RCC_CCIPR_USART2SEL)
+/** @defgroup RCCEx_USART2_Clock_Source RCC USART2 Clock Source
+  * @{
+  */
+#define RCC_USART2CLKSOURCE_PCLK1      0x00000000U                                      /*!< APB clock selected as USART2 clock */
+#define RCC_USART2CLKSOURCE_SYSCLK     RCC_CCIPR_USART2SEL_0                            /*!< SYSCLK clock selected as USART2 clock */
+#define RCC_USART2CLKSOURCE_HSI        RCC_CCIPR_USART2SEL_1                            /*!< HSI clock selected as USART2 clock */
+#define RCC_USART2CLKSOURCE_LSE        (RCC_CCIPR_USART2SEL_0 | RCC_CCIPR_USART2SEL_1)  /*!< LSE clock selected as USART2 clock */
+/**
+  * @}
+  */
+#endif /* RCC_CCIPR_USART2SEL */
+#if defined(RCC_CCIPR_USART3SEL)
+/** @defgroup RCCEx_USART3_Clock_Source RCC USART3 Clock Source
+  * @{
+  */
+#define RCC_USART3CLKSOURCE_PCLK1      0x00000000U                                      /*!< APB clock selected as USART3 clock */
+#define RCC_USART3CLKSOURCE_SYSCLK     RCC_CCIPR_USART3SEL_0                            /*!< SYSCLK clock selected as USART3 clock */
+#define RCC_USART3CLKSOURCE_HSI        RCC_CCIPR_USART3SEL_1                            /*!< HSI clock selected as USART3 clock */
+#define RCC_USART3CLKSOURCE_LSE        (RCC_CCIPR_USART3SEL_0 | RCC_CCIPR_USART3SEL_1)  /*!< LSE clock selected as USART3 clock */
+/**
+  * @}
+  */
+#endif /* RCC_CCIPR_USART3SEL */
+
+#if defined(LPUART1)
+/** @defgroup RCCEx_LPUART1_Clock_Source RCC LPUART1 Clock Source
+  * @{
+  */
+#define RCC_LPUART1CLKSOURCE_PCLK1     0x00000000U                                        /*!< APB clock selected as LPUART1 clock */
+#define RCC_LPUART1CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0                             /*!< SYSCLK clock selected as LPUART1 clock */
+#define RCC_LPUART1CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1                             /*!< HSI clock selected as LPUART1 clock */
+#define RCC_LPUART1CLKSOURCE_LSE       (RCC_CCIPR_LPUART1SEL_0 | RCC_CCIPR_LPUART1SEL_1)  /*!< LSE clock selected as LPUART1 clock */
+/**
+  * @}
+  */
+#endif /* LPUART1 */
+
+#if defined(LPUART2)
+/** @defgroup RCCEx_LPUART2_Clock_Source RCC LPUART2 Clock Source
+  * @{
+  */
+#define RCC_LPUART2CLKSOURCE_PCLK1     0x00000000U                                        /*!< APB clock selected as LPUART2 clock */
+#define RCC_LPUART2CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART2SEL_0                             /*!< SYSCLK clock selected as LPUART2 clock */
+#define RCC_LPUART2CLKSOURCE_HSI       RCC_CCIPR_LPUART2SEL_1                             /*!< HSI clock selected as LPUART2 clock */
+#define RCC_LPUART2CLKSOURCE_LSE       (RCC_CCIPR_LPUART2SEL_0 | RCC_CCIPR_LPUART2SEL_1)  /*!< LSE clock selected as LPUART2 clock */
+/**
+  * @}
+  */
+#endif /* LPUART2 */
+
+/** @defgroup RCCEx_I2C1_Clock_Source RCC I2C1 Clock Source
+  * @{
+  */
+#define RCC_I2C1CLKSOURCE_PCLK1        0x00000000U                                      /*!< APB clock selected as I2C1 clock */
+#define RCC_I2C1CLKSOURCE_SYSCLK       RCC_CCIPR_I2C1SEL_0                              /*!< SYSCLK clock selected as I2C1 clock */
+#define RCC_I2C1CLKSOURCE_HSI          RCC_CCIPR_I2C1SEL_1                              /*!< HSI clock selected as I2C1 clock */
+/**
+  * @}
+  */
+
+#if defined(RCC_CCIPR_I2C2SEL)
+/** @defgroup RCCEx_I2C2_Clock_Source RCC I2C2 Clock Source
+  * @{
+  */
+#define RCC_I2C2CLKSOURCE_PCLK1        0x00000000U                                      /*!< APB clock selected as I2C2 clock */
+#define RCC_I2C2CLKSOURCE_SYSCLK       RCC_CCIPR_I2C2SEL_0                              /*!< SYSCLK clock selected as I2C2 clock */
+#define RCC_I2C2CLKSOURCE_HSI          RCC_CCIPR_I2C2SEL_1                              /*!< HSI clock selected as I2C2 clock */
+/**
+  * @}
+  */
+#endif /* RCC_CCIPR_I2C2SEL */
+
+/** @defgroup RCCEx_I2S1_Clock_Source RCC I2S1 Clock Source
+  * @{
+  */
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+#define RCC_I2S1CLKSOURCE_SYSCLK       0x00000000U                                      /*!< SYSCLK clock selected as I2S1 clock */
+#define RCC_I2S1CLKSOURCE_PLL          RCC_CCIPR2_I2S1SEL_0                             /*!< PLL "P" selected as I2S1 clock */
+#define RCC_I2S1CLKSOURCE_HSI          RCC_CCIPR2_I2S1SEL_1                             /*!< HSI clock selected as I2S1 clock */
+#define RCC_I2S1CLKSOURCE_EXT          RCC_CCIPR2_I2S1SEL                               /*!< External I2S clock source selected as I2S1 clock */
+#else
+#define RCC_I2S1CLKSOURCE_SYSCLK       0x00000000U                                     /*!< SYSCLK clock selected as I2S1 clock */
+#define RCC_I2S1CLKSOURCE_PLL          RCC_CCIPR_I2S1SEL_0                             /*!< PLL "P" selected as I2S1 clock */
+#define RCC_I2S1CLKSOURCE_HSI          RCC_CCIPR_I2S1SEL_1                             /*!< HSI clock selected as I2S1 clock */
+#define RCC_I2S1CLKSOURCE_EXT          RCC_CCIPR_I2S1SEL                               /*!< External I2S clock source selected as I2S1 clock */
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+/**
+  * @}
+  */
+
+#if defined(RCC_CCIPR2_I2S2SEL)
+/** @defgroup RCCEx_I2S2_Clock_Source RCC I2S2 Clock Source
+  * @{
+  */
+#define RCC_I2S2CLKSOURCE_SYSCLK       0x00000000U                                      /*!< SYSCLK clock selected as I2S2 clock */
+#define RCC_I2S2CLKSOURCE_PLL          RCC_CCIPR2_I2S2SEL_0                             /*!< PLL "P" selected as I2S2 clock */
+#define RCC_I2S2CLKSOURCE_HSI          RCC_CCIPR2_I2S2SEL_1                             /*!< HSI clock selected as I2S2 clock */
+#define RCC_I2S2CLKSOURCE_EXT          RCC_CCIPR2_I2S2SEL                               /*!< External I2S clock source selected as I2S2 clock */
+/**
+  * @}
+  */
+#endif  /* RCC_CCIPR2_I2S2SEL */
+
+#if defined(RCC_CCIPR_LPTIM1SEL)
+/** @defgroup RCCEx_LPTIM1_Clock_Source RCC LPTIM1 Clock Source
+  * @{
+  */
+#define RCC_LPTIM1CLKSOURCE_PCLK1      0x00000000U               /*!< APB clock selected as LPTimer 1 clock */
+#define RCC_LPTIM1CLKSOURCE_LSI        RCC_CCIPR_LPTIM1SEL_0     /*!< LSI clock selected as LPTimer 1 clock */
+#define RCC_LPTIM1CLKSOURCE_HSI        RCC_CCIPR_LPTIM1SEL_1     /*!< HSI clock selected as LPTimer 1 clock */
+#define RCC_LPTIM1CLKSOURCE_LSE        RCC_CCIPR_LPTIM1SEL       /*!< LSE clock selected as LPTimer 1 clock */
+/**
+  * @}
+  */
+#endif /* RCC_CCIPR_LPTIM1SEL */
+
+#if defined(RCC_CCIPR_LPTIM2SEL)
+/** @defgroup RCCEx_LPTIM2_Clock_Source RCC LPTIM2 Clock Source
+  * @{
+  */
+#define RCC_LPTIM2CLKSOURCE_PCLK1      0x00000000U               /*!< APB clock selected as LPTimer 2 clock */
+#define RCC_LPTIM2CLKSOURCE_LSI        RCC_CCIPR_LPTIM2SEL_0     /*!< LSI clock selected as LPTimer 2 clock */
+#define RCC_LPTIM2CLKSOURCE_HSI        RCC_CCIPR_LPTIM2SEL_1     /*!< HSI clock selected as LPTimer 2 clock */
+#define RCC_LPTIM2CLKSOURCE_LSE        RCC_CCIPR_LPTIM2SEL       /*!< LSE clock selected as LPTimer 2 clock */
+/**
+  * @}
+  */
+#endif /* RCC_CCIPR_LPTIM2SEL */
+
+#if defined(RNG)
+/** @defgroup RCCEx_RNG_Clock_Source RCC RNG Clock Source
+  * @{
+  */
+#define RCC_RNGCLKSOURCE_NONE          0x00000000U                             /*!< No clock selected */
+#define RCC_RNGCLKSOURCE_HSI_DIV8      RCC_CCIPR_RNGSEL_0                      /*!< HSI oscillator divided by 8 clock selected as RNG clock */
+#define RCC_RNGCLKSOURCE_SYSCLK        RCC_CCIPR_RNGSEL_1                      /*!< SYSCLK selected as RNG clock */
+#define RCC_RNGCLKSOURCE_PLL           (RCC_CCIPR_RNGSEL_0|RCC_CCIPR_RNGSEL_1) /*!< PLL "Q" selected as RNG clock */
+
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_RNG_Division_factor RCC RNG Division factor
+  * @{
+  */
+#define RCC_RNGCLK_DIV1           0x00000000U                              /*!< RNG clock not divided  */
+#define RCC_RNGCLK_DIV2           RCC_CCIPR_RNGDIV_0                       /*!< RNG clock divided by 2 */
+#define RCC_RNGCLK_DIV4           RCC_CCIPR_RNGDIV_1                       /*!< RNG clock divided by 4 */
+#define RCC_RNGCLK_DIV8           (RCC_CCIPR_RNGDIV_0|RCC_CCIPR_RNGDIV_1)  /*!< RNG clock divided by 8 */
+
+/**
+  * @}
+  */
+#endif /* RNG */
+
+#if defined(FDCAN1) || defined(FDCAN2)
+/** @defgroup RCCEx_FDCAN_Clock_Source RCC FDCAN Clock Source
+  * @{
+  */
+#define RCC_FDCANCLKSOURCE_PCLK1        0x00000000U                        /*!< PCLK1 selected as FDCAN clock */
+#define RCC_FDCANCLKSOURCE_PLL          RCC_CCIPR2_FDCANSEL_0              /*!< PLL "Q" selected as FDCAN clock */
+#define RCC_FDCANCLKSOURCE_HSE          RCC_CCIPR2_FDCANSEL_1              /*!< HSE oscillator clock selected as FDCAN clock */
+
+/**
+  * @}
+  */
+#endif /* FDCAN1 || FDCAN2 */
+
+#if defined(RCC_CCIPR2_USBSEL)
+/** @defgroup RCCEx_USB_Clock_Source USB Clock Source
+  * @{
+  */
+#if defined(RCC_HSI48_SUPPORT)
+#define RCC_USBCLKSOURCE_HSI48         0x00000000U            /*!< HSI48 oscillator clock selected as USB clock */
+#endif /* RCC_HSI48_SUPPORT */
+#define RCC_USBCLKSOURCE_HSE           RCC_CCIPR2_USBSEL_0  /*!< HSE oscillator clock selected as USB clock */
+#define RCC_USBCLKSOURCE_PLL           RCC_CCIPR2_USBSEL_1  /*!< PLL "Q" selected as USB clock */
+/**
+  * @}
+  */
+#endif /* RCC_CCIPR2_USBSEL */
+
+/** @defgroup RCCEx_ADC_Clock_Source RCC ADC Clock Source
+  * @{
+  */
+
+#define RCC_ADCCLKSOURCE_SYSCLK       0x00000000U             /*!< SYSCLK used as ADC clock */
+#define RCC_ADCCLKSOURCE_PLLADC       RCC_CCIPR_ADCSEL_0      /*!< PLL "P" (PLLADC) used as ADC clock */
+#define RCC_ADCCLKSOURCE_HSI          RCC_CCIPR_ADCSEL_1      /*!< HSI used as ADC clock */
+/**
+  * @}
+  */
+
+#if defined(CEC)
+/** @defgroup RCCEx_CEC_Clock_Source RCC CEC Clock Source
+  * @{
+  */
+#define RCC_CECCLKSOURCE_HSI_DIV488          0x00000000U      /*!< HSI oscillator clock divided by 488 used as default CEC clock */
+#define RCC_CECCLKSOURCE_LSE                 RCC_CCIPR_CECSEL /*!< LSE oscillator clock  used as CEC clock */
+/**
+  * @}
+  */
+#endif /* CEC */
+
+#if defined(RCC_CCIPR_TIM1SEL)
+/** @defgroup RCCEx_TIM1_Clock_Source RCC TIM1 Clock Source
+  * @{
+  */
+#define RCC_TIM1CLKSOURCE_PCLK1       0x00000000U             /*!< APB clock selected as Timer 1 clock */
+#define RCC_TIM1CLKSOURCE_PLL         RCC_CCIPR_TIM1SEL       /*!< PLL "Q" clock selected as Timer 1 clock */
+/**
+  * @}
+  */
+#endif /* RCC_CCIPR_TIM1SEL */
+
+#if defined(RCC_CCIPR_TIM15SEL)
+/** @defgroup RCCEx_TIM15_Clock_Source RCC TIM15 Clock Source
+  * @{
+  */
+#define RCC_TIM15CLKSOURCE_PCLK1      0x00000000U             /*!< APB clock selected as Timer 15 clock */
+#define RCC_TIM15CLKSOURCE_PLL        RCC_CCIPR_TIM15SEL      /*!< PLL "Q" clock selected as Timer 15 clock */
+
+/**
+  * @}
+  */
+#endif /* RCC_CCIPR_TIM15SEL */
+
+#if defined(CRS)
+
+/** @defgroup RCCEx_CRS_Status RCCEx CRS Status
+  * @{
+  */
+#define RCC_CRS_NONE                   0x00000000U
+#define RCC_CRS_TIMEOUT                0x00000001U
+#define RCC_CRS_SYNCOK                 0x00000002U
+#define RCC_CRS_SYNCWARN               0x00000004U
+#define RCC_CRS_SYNCERR                0x00000008U
+#define RCC_CRS_SYNCMISS               0x00000010U
+#define RCC_CRS_TRIMOVF                0x00000020U
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_CRS_SynchroSource RCCEx CRS SynchroSource
+  * @{
+  */
+#define RCC_CRS_SYNC_SOURCE_GPIO       0x00000000U             /*!< Synchro Signal source GPIO */
+#define RCC_CRS_SYNC_SOURCE_LSE        CRS_CFGR_SYNCSRC_0      /*!< Synchro Signal source LSE */
+#define RCC_CRS_SYNC_SOURCE_USB        CRS_CFGR_SYNCSRC_1      /*!< Synchro Signal source USB SOF (default)*/
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_CRS_SynchroDivider RCCEx CRS SynchroDivider
+  * @{
+  */
+#define RCC_CRS_SYNC_DIV1        0x00000000U                               /*!< Synchro Signal not divided (default) */
+#define RCC_CRS_SYNC_DIV2        CRS_CFGR_SYNCDIV_0                        /*!< Synchro Signal divided by 2 */
+#define RCC_CRS_SYNC_DIV4        CRS_CFGR_SYNCDIV_1                        /*!< Synchro Signal divided by 4 */
+#define RCC_CRS_SYNC_DIV8        (CRS_CFGR_SYNCDIV_1 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 8 */
+#define RCC_CRS_SYNC_DIV16       CRS_CFGR_SYNCDIV_2                        /*!< Synchro Signal divided by 16 */
+#define RCC_CRS_SYNC_DIV32       (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 32 */
+#define RCC_CRS_SYNC_DIV64       (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_1) /*!< Synchro Signal divided by 64 */
+#define RCC_CRS_SYNC_DIV128      CRS_CFGR_SYNCDIV                          /*!< Synchro Signal divided by 128 */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_CRS_SynchroPolarity RCCEx CRS SynchroPolarity
+  * @{
+  */
+#define RCC_CRS_SYNC_POLARITY_RISING   0x00000000U         /*!< Synchro Active on rising edge (default) */
+#define RCC_CRS_SYNC_POLARITY_FALLING  CRS_CFGR_SYNCPOL    /*!< Synchro Active on falling edge */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_CRS_ReloadValueDefault RCCEx CRS ReloadValueDefault
+  * @{
+  */
+#define RCC_CRS_RELOADVALUE_DEFAULT    0x0000BB7FU   /*!< The reset value of the RELOAD field corresponds
+                                                          to a target frequency of 48 MHz and a synchronization signal frequency of 1 kHz (SOF signal from USB). */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_CRS_ErrorLimitDefault RCCEx CRS ErrorLimitDefault
+  * @{
+  */
+#define RCC_CRS_ERRORLIMIT_DEFAULT     0x00000022U   /*!< Default Frequency error limit */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_CRS_HSI48CalibrationDefault RCCEx CRS HSI48CalibrationDefault
+  * @{
+  */
+#define RCC_CRS_HSI48CALIBRATION_DEFAULT 0x00000040U /*!< The default value is 64, which corresponds to the middle of the trimming interval.
+                                                          The trimming step is specified in the product datasheet. A higher TRIM value
+                                                          corresponds to a higher output frequency */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_CRS_FreqErrorDirection RCCEx CRS FreqErrorDirection
+  * @{
+  */
+#define RCC_CRS_FREQERRORDIR_UP        0x00000000U   /*!< Upcounting direction, the actual frequency is above the target */
+#define RCC_CRS_FREQERRORDIR_DOWN      CRS_ISR_FEDIR /*!< Downcounting direction, the actual frequency is below the target */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_CRS_Interrupt_Sources RCCEx CRS Interrupt Sources
+  * @{
+  */
+#define RCC_CRS_IT_SYNCOK              CRS_CR_SYNCOKIE       /*!< SYNC event OK */
+#define RCC_CRS_IT_SYNCWARN            CRS_CR_SYNCWARNIE     /*!< SYNC warning */
+#define RCC_CRS_IT_ERR                 CRS_CR_ERRIE          /*!< Error */
+#define RCC_CRS_IT_ESYNC               CRS_CR_ESYNCIE        /*!< Expected SYNC */
+#define RCC_CRS_IT_SYNCERR             CRS_CR_ERRIE          /*!< SYNC error */
+#define RCC_CRS_IT_SYNCMISS            CRS_CR_ERRIE          /*!< SYNC missed */
+#define RCC_CRS_IT_TRIMOVF             CRS_CR_ERRIE           /*!< Trimming overflow or underflow */
+
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_CRS_Flags RCCEx CRS Flags
+  * @{
+  */
+#define RCC_CRS_FLAG_SYNCOK            CRS_ISR_SYNCOKF       /*!< SYNC event OK flag     */
+#define RCC_CRS_FLAG_SYNCWARN          CRS_ISR_SYNCWARNF     /*!< SYNC warning flag      */
+#define RCC_CRS_FLAG_ERR               CRS_ISR_ERRF          /*!< Error flag        */
+#define RCC_CRS_FLAG_ESYNC             CRS_ISR_ESYNCF        /*!< Expected SYNC flag     */
+#define RCC_CRS_FLAG_SYNCERR           CRS_ISR_SYNCERR       /*!< SYNC error */
+#define RCC_CRS_FLAG_SYNCMISS          CRS_ISR_SYNCMISS      /*!< SYNC missed*/
+#define RCC_CRS_FLAG_TRIMOVF           CRS_ISR_TRIMOVF       /*!< Trimming overflow or underflow */
+
+/**
+  * @}
+  */
+
+#endif /* CRS */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup RCCEx_Exported_Macros RCCEx Exported Macros
+  * @{
+  */
+
+
+/** @brief  Macro to configure the I2C1 clock (I2C1CLK).
+  *
+  * @param  __I2C1_CLKSOURCE__  specifies the I2C1 clock source.
+  *          This parameter can be one of the following values:
+  *            @arg @ref RCC_I2C1CLKSOURCE_HSI  HSI selected as I2C1 clock
+  *            @arg @ref RCC_I2C1CLKSOURCE_SYSCLK  System Clock selected as I2C1 clock
+  */
+#define __HAL_RCC_I2C1_CONFIG(__I2C1_CLKSOURCE__) \
+  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2C1SEL, (uint32_t)(__I2C1_CLKSOURCE__))
+
+/** @brief  Macro to get the I2C1 clock source.
+  * @retval The clock source can be one of the following values:
+  *            @arg @ref RCC_I2C1CLKSOURCE_HSI  HSI selected as I2C1 clock
+  *            @arg @ref RCC_I2C1CLKSOURCE_SYSCLK  System Clock selected as I2C1 clock
+  */
+#define __HAL_RCC_GET_I2C1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_I2C1SEL)))
+
+#if defined(RCC_CCIPR_I2C2SEL)
+/** @brief  Macro to configure the I2C2 clock (I2C2CLK).
+  *
+  * @param  __I2C2_CLKSOURCE__  specifies the I2C2 clock source.
+  *          This parameter can be one of the following values:
+  *            @arg @ref RCC_I2C2CLKSOURCE_HSI  HSI selected as I2C2 clock
+  *            @arg @ref RCC_I2C2CLKSOURCE_SYSCLK  System Clock selected as I2C2 clock
+  */
+#define __HAL_RCC_I2C2_CONFIG(__I2C2_CLKSOURCE__) \
+  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2C2SEL, (uint32_t)(__I2C2_CLKSOURCE__))
+
+/** @brief  Macro to get the I2C2 clock source.
+  * @retval The clock source can be one of the following values:
+  *            @arg @ref RCC_I2C2CLKSOURCE_HSI  HSI selected as I2C2 clock
+  *            @arg @ref RCC_I2C2CLKSOURCE_SYSCLK  System Clock selected as I2C2 clock
+  */
+#define __HAL_RCC_GET_I2C2_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_I2C2SEL)))
+#endif /* RCC_CCIPR_I2C2SEL */
+
+/** @brief  Macro to configure the I2S1 clock (I2S1CLK).
+  *
+  * @param  __I2S1_CLKSOURCE__  specifies the I2S1 clock source.
+  *          This parameter can be one of the following values:
+  *            @arg @ref RCC_I2S1CLKSOURCE_SYSCLK  System Clock selected as I2S1 clock
+  *            @arg @ref RCC_I2S1CLKSOURCE_PLL     PLLP Clock selected as I2S1 clock
+  *            @arg @ref RCC_I2S1CLKSOURCE_HSI     HSI Clock selected as I2S1 clock
+  *            @arg @ref RCC_I2S1CLKSOURCE_EXT     External clock selected as I2S1 clock
+  */
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+#define __HAL_RCC_I2S1_CONFIG(__I2S1_CLKSOURCE__) \
+  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_I2S1SEL, (uint32_t)(__I2S1_CLKSOURCE__))
+#else
+#define __HAL_RCC_I2S1_CONFIG(__I2S1_CLKSOURCE__) \
+  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S1SEL, (uint32_t)(__I2S1_CLKSOURCE__))
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+/** @brief  Macro to get the I2S1 clock source.
+  * @retval The clock source can be one of the following values:
+  *            @arg @ref RCC_I2S1CLKSOURCE_SYSCLK  System Clock selected as I2S1 clock
+  *            @arg @ref RCC_I2S1CLKSOURCE_PLL     PLLP Clock selected as I2S1 clock
+  *            @arg @ref RCC_I2S1CLKSOURCE_HSI     HSI Clock selected as I2S1 clock
+  *            @arg @ref RCC_I2S1CLKSOURCE_EXT     External clock selected as I2S1 clock
+  */
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+#define __HAL_RCC_GET_I2S1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_I2S1SEL)))
+#else
+#define __HAL_RCC_GET_I2S1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_I2S1SEL)))
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+#if defined(RCC_CCIPR2_I2S2SEL)
+/** @brief  Macro to configure the I2S2 clock (I2S2CLK).
+  *
+  * @param  __I2S2_CLKSOURCE__  specifies the I2S2 clock source.
+  *          This parameter can be one of the following values:
+  *            @arg @ref RCC_I2S2CLKSOURCE_SYSCLK  System Clock selected as I2S2 clock
+  *            @arg @ref RCC_I2S2CLKSOURCE_PLL     PLLP Clock selected as I2S2 clock
+  *            @arg @ref RCC_I2S2CLKSOURCE_HSI     HSI Clock selected as I2S2 clock
+  *            @arg @ref RCC_I2S2CLKSOURCE_EXT     External clock selected as I2S2 clock
+  */
+#define __HAL_RCC_I2S2_CONFIG(__I2S2_CLKSOURCE__) \
+  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_I2S2SEL, (uint32_t)(__I2S2_CLKSOURCE__))
+
+/** @brief  Macro to get the I2S2 clock source.
+  * @retval The clock source can be one of the following values:
+  *            @arg @ref RCC_I2S2CLKSOURCE_SYSCLK  System Clock selected as I2S2 clock
+  *            @arg @ref RCC_I2S2CLKSOURCE_PLL     PLLP Clock selected as I2S2 clock
+  *            @arg @ref RCC_I2S2CLKSOURCE_HSI     HSI Clock selected as I2S2 clock
+  *            @arg @ref RCC_I2S2CLKSOURCE_EXT     External clock selected as I2S2 clock
+  */
+#define __HAL_RCC_GET_I2S2_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_I2S2SEL)))
+#endif /* RCC_CCIPR2_I2S2SEL */
+
+/** @brief  Macro to configure the USART1 clock (USART1CLK).
+  *
+  * @param  __USART1_CLKSOURCE__ specifies the USART1 clock source.
+  *          This parameter can be one of the following values:
+  *            @arg @ref RCC_USART1CLKSOURCE_PCLK1   PCLK1 selected as USART1 clock
+  *            @arg @ref RCC_USART1CLKSOURCE_HSI  HSI selected as USART1 clock
+  *            @arg @ref RCC_USART1CLKSOURCE_SYSCLK  System Clock selected as USART1 clock
+  *            @arg @ref RCC_USART1CLKSOURCE_LSE  LSE selected as USART1 clock
+  */
+#define __HAL_RCC_USART1_CONFIG(__USART1_CLKSOURCE__) \
+  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, (uint32_t)(__USART1_CLKSOURCE__))
+
+/** @brief  Macro to get the USART1 clock source.
+  * @retval The clock source can be one of the following values:
+  *            @arg @ref RCC_USART1CLKSOURCE_PCLK1   PCLK1 selected as USART1 clock
+  *            @arg @ref RCC_USART1CLKSOURCE_HSI  HSI selected as USART1 clock
+  *            @arg @ref RCC_USART1CLKSOURCE_SYSCLK  System Clock selected as USART1 clock
+  *            @arg @ref RCC_USART1CLKSOURCE_LSE  LSE selected as USART1 clock
+  */
+#define __HAL_RCC_GET_USART1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_USART1SEL)))
+
+#if defined(RCC_CCIPR_USART2SEL)
+/** @brief  Macro to configure the USART2 clock (USART2CLK).
+  *
+  * @param  __USART2_CLKSOURCE__ specifies the USART2 clock source.
+  *          This parameter can be one of the following values:
+  *            @arg @ref RCC_USART2CLKSOURCE_PCLK1   PCLK1 selected as USART2 clock
+  *            @arg @ref RCC_USART2CLKSOURCE_HSI  HSI selected as USART2 clock
+  *            @arg @ref RCC_USART2CLKSOURCE_SYSCLK  System Clock selected as USART2 clock
+  *            @arg @ref RCC_USART2CLKSOURCE_LSE  LSE selected as USART2 clock
+  */
+#define __HAL_RCC_USART2_CONFIG(__USART2_CLKSOURCE__) \
+  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART2SEL, (uint32_t)(__USART2_CLKSOURCE__))
+
+/** @brief  Macro to get the USART2 clock source.
+  * @retval The clock source can be one of the following values:
+  *            @arg @ref RCC_USART2CLKSOURCE_PCLK1   PCLK1 selected as USART2 clock
+  *            @arg @ref RCC_USART2CLKSOURCE_HSI  HSI selected as USART2 clock
+  *            @arg @ref RCC_USART2CLKSOURCE_SYSCLK  System Clock selected as USART2 clock
+  *            @arg @ref RCC_USART2CLKSOURCE_LSE  LSE selected as USART2 clock
+  */
+#define __HAL_RCC_GET_USART2_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_USART2SEL)))
+#endif /* RCC_CCIPR_USART2SEL */
+
+#if defined(RCC_CCIPR_USART3SEL)
+/** @brief  Macro to configure the USART3 clock (USART3CLK).
+  *
+  * @param  __USART3_CLKSOURCE__ specifies the USART3 clock source.
+  *          This parameter can be one of the following values:
+  *            @arg @ref RCC_USART3CLKSOURCE_PCLK1   PCLK1 selected as USART3 clock
+  *            @arg @ref RCC_USART3CLKSOURCE_HSI  HSI selected as USART3 clock
+  *            @arg @ref RCC_USART3CLKSOURCE_SYSCLK  System Clock selected as USART3 clock
+  *            @arg @ref RCC_USART3CLKSOURCE_LSE  LSE selected as USART3 clock
+  */
+#define __HAL_RCC_USART3_CONFIG(__USART3_CLKSOURCE__) \
+  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART3SEL, (uint32_t)(__USART3_CLKSOURCE__))
+
+/** @brief  Macro to get the USART3 clock source.
+  * @retval The clock source can be one of the following values:
+  *            @arg @ref RCC_USART3CLKSOURCE_PCLK1   PCLK1 selected as USART3 clock
+  *            @arg @ref RCC_USART3CLKSOURCE_HSI  HSI selected as USART3 clock
+  *            @arg @ref RCC_USART3CLKSOURCE_SYSCLK  System Clock selected as USART3 clock
+  *            @arg @ref RCC_USART3CLKSOURCE_LSE  LSE selected as USART3 clock
+  */
+#define __HAL_RCC_GET_USART3_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_USART3SEL)))
+#endif /* RCC_CCIPR_USART3SEL */
+
+#if defined(RCC_CCIPR_LPUART1SEL)
+/** @brief  Macro to configure the LPUART1 clock (LPUART1CLK).
+  *
+  * @param  __LPUART1_CLKSOURCE__ specifies the LPUART1 clock source.
+  *          This parameter can be one of the following values:
+  *            @arg @ref RCC_LPUART1CLKSOURCE_PCLK1   PCLK1 selected as LPUART1 clock
+  *            @arg @ref RCC_LPUART1CLKSOURCE_HSI  HSI selected as LPUART1 clock
+  *            @arg @ref RCC_LPUART1CLKSOURCE_SYSCLK  System Clock selected as LPUART1 clock
+  *            @arg @ref RCC_LPUART1CLKSOURCE_LSE  LSE selected as LPUART1 clock
+  */
+#define __HAL_RCC_LPUART1_CONFIG(__LPUART1_CLKSOURCE__) \
+  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, (uint32_t)(__LPUART1_CLKSOURCE__))
+
+/** @brief  Macro to get the LPUART1 clock source.
+  * @retval The clock source can be one of the following values:
+  *            @arg @ref RCC_LPUART1CLKSOURCE_PCLK1  PCLK1 selected as LPUART1 clock
+  *            @arg @ref RCC_LPUART1CLKSOURCE_HSI HSI selected as LPUART1 clock
+  *            @arg @ref RCC_LPUART1CLKSOURCE_SYSCLK System Clock selected as LPUART1 clock
+  *            @arg @ref RCC_LPUART1CLKSOURCE_LSE LSE selected as LPUART1 clock
+  */
+#define __HAL_RCC_GET_LPUART1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_LPUART1SEL)))
+#endif /* RCC_CCIPR_LPUART1SEL */
+
+#if defined(RCC_CCIPR_LPUART2SEL)
+/** @brief  Macro to configure the LPUART2 clock (LPUART2CLK).
+  *
+  * @param  __LPUART2_CLKSOURCE__ specifies the LPUART2 clock source.
+  *          This parameter can be one of the following values:
+  *            @arg @ref RCC_LPUART2CLKSOURCE_PCLK1   PCLK1 selected as LPUART2 clock
+  *            @arg @ref RCC_LPUART2CLKSOURCE_HSI  HSI selected as LPUART2 clock
+  *            @arg @ref RCC_LPUART2CLKSOURCE_SYSCLK  System Clock selected as LPUART2 clock
+  *            @arg @ref RCC_LPUART2CLKSOURCE_LSE  LSE selected as LPUART2 clock
+  */
+#define __HAL_RCC_LPUART2_CONFIG(__LPUART2_CLKSOURCE__) \
+  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART2SEL, (uint32_t)(__LPUART2_CLKSOURCE__))
+
+/** @brief  Macro to get the LPUART2 clock source.
+  * @retval The clock source can be one of the following values:
+  *            @arg @ref RCC_LPUART2CLKSOURCE_PCLK1  PCLK1 selected as LPUART2 clock
+  *            @arg @ref RCC_LPUART2CLKSOURCE_HSI HSI selected as LPUART2 clock
+  *            @arg @ref RCC_LPUART2CLKSOURCE_SYSCLK System Clock selected as LPUART2 clock
+  *            @arg @ref RCC_LPUART2CLKSOURCE_LSE LSE selected as LPUART2 clock
+  */
+#define __HAL_RCC_GET_LPUART2_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_LPUART2SEL)))
+#endif /* RCC_CCIPR_LPUART2SEL */
+
+#if defined(RCC_CCIPR_LPTIM1SEL)
+/** @brief  Macro to configure the LPTIM1 clock (LPTIM1CLK).
+  *
+  * @param  __LPTIM1_CLKSOURCE__ specifies the LPTIM1 clock source.
+  *          This parameter can be one of the following values:
+  *            @arg @ref RCC_LPTIM1CLKSOURCE_PCLK1  PCLK1 selected as LPTIM1 clock
+  *            @arg @ref RCC_LPTIM1CLKSOURCE_LSI  HSI  selected as LPTIM1 clock
+  *            @arg @ref RCC_LPTIM1CLKSOURCE_HSI  LSI  selected as LPTIM1 clock
+  *            @arg @ref RCC_LPTIM1CLKSOURCE_LSE  LSE  selected as LPTIM1 clock
+  */
+#define __HAL_RCC_LPTIM1_CONFIG(__LPTIM1_CLKSOURCE__) \
+  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPTIM1SEL, (uint32_t)(__LPTIM1_CLKSOURCE__))
+
+/** @brief  Macro to get the LPTIM1 clock source.
+  * @retval The clock source can be one of the following values:
+  *            @arg @ref RCC_LPTIM1CLKSOURCE_PCLK1  PCLK1 selected as LPUART1 clock
+  *            @arg @ref RCC_LPTIM1CLKSOURCE_LSI  HSI selected as LPUART1 clock
+  *            @arg @ref RCC_LPTIM1CLKSOURCE_HSI  System Clock selected as LPUART1 clock
+  *            @arg @ref RCC_LPTIM1CLKSOURCE_LSE  LSE selected as LPUART1 clock
+  */
+#define __HAL_RCC_GET_LPTIM1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_LPTIM1SEL)))
+#endif /* RCC_CCIPR_LPTIM1SEL */
+
+#if defined(RCC_CCIPR_LPTIM2SEL)
+/** @brief  Macro to configure the LPTIM2 clock (LPTIM2CLK).
+  *
+  * @param  __LPTIM2_CLKSOURCE__ specifies the LPTIM2 clock source.
+  *          This parameter can be one of the following values:
+  *            @arg @ref RCC_LPTIM2CLKSOURCE_PCLK1  PCLK1 selected as LPTIM2 clock
+  *            @arg @ref RCC_LPTIM2CLKSOURCE_LSI  HSI  selected as LPTIM2 clock
+  *            @arg @ref RCC_LPTIM2CLKSOURCE_HSI  LSI  selected as LPTIM2 clock
+  *            @arg @ref RCC_LPTIM2CLKSOURCE_LSE  LSE  selected as LPTIM2 clock
+  */
+#define __HAL_RCC_LPTIM2_CONFIG(__LPTIM2_CLKSOURCE__) \
+  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPTIM2SEL, (uint32_t)(__LPTIM2_CLKSOURCE__))
+
+/** @brief  Macro to get the LPTIM2 clock source.
+  * @retval The clock source can be one of the following values:
+  *            @arg @ref RCC_LPTIM2CLKSOURCE_PCLK1  PCLK1 selected as LPTIM2 clock
+  *            @arg @ref RCC_LPTIM2CLKSOURCE_LSI  HSI selected as LPTIM2 clock
+  *            @arg @ref RCC_LPTIM2CLKSOURCE_HSI  System Clock selected as LPTIM2 clock
+  *            @arg @ref RCC_LPTIM2CLKSOURCE_LSE  LSE selected as LPTIM2 clock
+  */
+#define __HAL_RCC_GET_LPTIM2_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_LPTIM2SEL)))
+#endif /* RCC_CCIPR_LPTIM2SEL */
+
+#if defined(CEC)
+/** @brief  Macro to configure the CEC clock (CECCLK).
+  *
+  * @param  __CEC_CLKSOURCE__ specifies the CEC clock source.
+  *          This parameter can be one of the following values:
+  *            @arg @ref RCC_CECCLKSOURCE_HSI_DIV488 HSI_DIV_488 selected as CEC clock
+  *            @arg @ref RCC_CECCLKSOURCE_LSE LSE selected as CEC clock
+  */
+#define __HAL_RCC_CEC_CONFIG(__CEC_CLKSOURCE__) \
+  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CECSEL, (uint32_t)(__CEC_CLKSOURCE__))
+
+/** @brief  Macro to get the CEC clock source.
+  * @retval The clock source can be one of the following values:
+  *            @arg @ref RCC_CECCLKSOURCE_HSI_DIV488 HSI_DIV_488 Clock selected as CEC clock
+  *            @arg @ref RCC_CECCLKSOURCE_LSE  LSE selected as CEC clock
+  */
+#define __HAL_RCC_GET_CEC_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_CECSEL)))
+#endif /* CEC */
+
+#if defined(RNG)
+/** @brief  Macro to configure the RNG clock.
+  *
+  *
+  * @param  __RNG_CLKSOURCE__ specifies the RNG clock source.
+  *         This parameter can be one of the following values:
+  *            @arg @ref RCC_RNGCLKSOURCE_NONE  No clock selected as RNG clock
+  *            @arg @ref RCC_RNGCLKSOURCE_HSI_DIV8 HSI Clock divided by 8 selected as RNG clock
+  *            @arg @ref RCC_RNGCLKSOURCE_SYSCLK System Clock selected as RNG clock
+  *            @arg @ref RCC_RNGCLKSOURCE_PLL PLLQ Output Clock selected as RNG clock
+  */
+#define __HAL_RCC_RNG_CONFIG(__RNG_CLKSOURCE__) \
+  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, (uint32_t)(__RNG_CLKSOURCE__))
+
+/** @brief  Macro to get the RNG clock.
+  * @retval The clock source can be one of the following values:
+  *            @arg @ref RCC_RNGCLKSOURCE_NONE  No clock selected as RNG clock
+  *            @arg @ref RCC_RNGCLKSOURCE_HSI_DIV8 HSI Clock divide by 8 selected as RNG clock
+  *            @arg @ref RCC_RNGCLKSOURCE_SYSCLK System clock selected as RNG clock
+  *            @arg @ref RCC_RNGCLKSOURCE_PLL PLLQ Output Clock selected as RNG clock
+  */
+#define __HAL_RCC_GET_RNG_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGSEL)))
+
+/** @brief  Macro to configure the RNG clock.
+  *
+  *
+  * @param  __RNG_CLKDIV__ specifies the RNG clock division factor.
+  *         This parameter can be one of the following values:
+  *            @arg @ref RCC_RNGCLK_DIV1  RNG Clock not divided
+  *            @arg @ref RCC_RNGCLK_DIV2  RNG Clock divided by 2
+  *            @arg @ref RCC_RNGCLK_DIV4  RNG Clock divided by 4
+  *            @arg @ref RCC_RNGCLK_DIV8  RNG Clock divided by 8
+  */
+#define __HAL_RCC_RNGDIV_CONFIG(__RNG_CLKDIV__) \
+  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGDIV, (uint32_t)(__RNG_CLKDIV__))
+
+/** @brief  Macro to get the RNG clock division factor.
+  * @retval The division factor can be one of the following values:
+  *            @arg @ref RCC_RNGCLK_DIV1   RNG Clock not divided
+  *            @arg @ref RCC_RNGCLK_DIV2   RNG Clock divided by 2
+  *            @arg @ref RCC_RNGCLK_DIV4   RNG Clock divided by 4
+  *            @arg @ref RCC_RNGCLK_DIV8   RNG Clock divided by 8
+  */
+#define __HAL_RCC_GET_RNG_DIV() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGDIV)))
+#endif /* RNG */
+
+/** @brief  Macro to configure the ADC interface clock
+  * @param  __ADC_CLKSOURCE__ specifies the ADC digital interface clock source.
+  *         This parameter can be one of the following values:
+  *            @arg @ref RCC_ADCCLKSOURCE_PLLADC PLL "P" (PLLADC) Clock selected as ADC clock
+  *            @arg @ref RCC_ADCCLKSOURCE_SYSCLK System Clock selected as ADC clock
+  *            @arg @ref RCC_ADCCLKSOURCE_HSI HSI Clock selected as ADC clock
+  */
+#define __HAL_RCC_ADC_CONFIG(__ADC_CLKSOURCE__) \
+  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, (uint32_t)(__ADC_CLKSOURCE__))
+
+/** @brief  Macro to get the ADC clock source.
+  * @retval The clock source can be one of the following values:
+  *            @arg @ref RCC_ADCCLKSOURCE_PLLADC PLL "P" (PLLADC) Clock selected as ADC clock
+  *            @arg @ref RCC_ADCCLKSOURCE_SYSCLK System Clock selected as ADC clock
+  *            @arg @ref RCC_ADCCLKSOURCE_HSI HSI Clock selected as ADC clock
+  */
+#define __HAL_RCC_GET_ADC_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_ADCSEL)))
+
+#if defined(RCC_CCIPR_TIM1SEL)
+/** @brief  Macro to configure the TIM1 interface clock
+  * @param  __TIM1_CLKSOURCE__ specifies the TIM1 digital interface clock source.
+  *         This parameter can be one of the following values:
+  *            @arg @ref RCC_TIM1CLKSOURCE_PLL PLLQ Output Clock selected as TIM1 clock
+  *            @arg @ref RCC_TIM1CLKSOURCE_PCLK1 System Clock selected as TIM1 clock
+  */
+#define __HAL_RCC_TIM1_CONFIG(__TIM1_CLKSOURCE__) \
+  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_TIM1SEL, (uint32_t)(__TIM1_CLKSOURCE__))
+
+/** @brief  Macro to get the TIM1 clock source.
+  * @retval The clock source can be one of the following values:
+  *            @arg @ref RCC_TIM1CLKSOURCE_PLL PLLQ Output Clock selected as TIM1 clock
+  *            @arg @ref RCC_TIM1CLKSOURCE_PCLK1  System Clock selected as TIM1 clock
+  */
+#define __HAL_RCC_GET_TIM1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM1SEL)))
+#endif /* RCC_CCIPR_TIM1SEL */
+
+#if defined(RCC_CCIPR_TIM15SEL)
+/** @brief  Macro to configure the TIM15 interface clock
+  * @param  __TIM15_CLKSOURCE__ specifies the TIM15 digital interface clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_TIM15CLKSOURCE_PLL PLLQ Output Clock selected as TIM15 clock
+  *            @arg RCC_TIM15CLKSOURCE_PCLK1  System Clock selected as TIM15 clock
+  */
+#define __HAL_RCC_TIM15_CONFIG(__TIM15_CLKSOURCE__) \
+  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_TIM15SEL, (uint32_t)(__TIM15_CLKSOURCE__))
+
+/** @brief  Macro to get the TIM15 clock source.
+  * @retval The clock source can be one of the following values:
+  *            @arg @ref RCC_TIM15CLKSOURCE_PLL PLLQ Output Clock selected as TIM15 clock
+  *            @arg @ref RCC_TIM15CLKSOURCE_PCLK1  System Clock selected as TIM15 clock
+  */
+#define __HAL_RCC_GET_TIM15_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM15SEL)))
+#endif /* RCC_CCIPR_TIM15SEL */
+
+#if defined(RCC_CCIPR2_USBSEL)
+/** @brief  Macro to configure the USB interface clock
+  * @param  __USB_CLKSOURCE__ specifies the USB digital interface clock source.
+  *         This parameter can be one of the following values:
+  *            @arg @ref RCC_USBCLKSOURCE_PLL    PLLQ Output Clock selected as USB clock (*)
+  *            @arg @ref RCC_USBCLKSOURCE_HSE    HSE Output Clock selected as USB clock
+  *            @arg @ref RCC_USBCLKSOURCE_HSI48  HSI48 Clock selected as USB clock (*)
+  *  (*) Feature not available on all devices
+  */
+#define __HAL_RCC_USB_CONFIG(__USB_CLKSOURCE__) \
+  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_USBSEL, (uint32_t)(__USB_CLKSOURCE__))
+
+/** @brief  Macro to get the USB clock source.
+  * @retval The clock source can be one of the following values:
+  *            @arg @ref RCC_USBCLKSOURCE_HSI48  HSI48 Clock selected as USB clock
+  *            @arg @ref RCC_USBCLKSOURCE_HSE    HSE Output Clock selected as USB clock
+  *            @arg @ref RCC_USBCLKSOURCE_PLL    PLLQ Output Clock selected as USB clock
+  */
+#define __HAL_RCC_GET_USB_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_USBSEL)))
+#endif /* RCC_CCIPR2_USBSEL */
+
+#if defined(FDCAN1) || defined(FDCAN2)
+/** @brief  Macro to configure the FDCAN interface clock
+  * @param  __FDCAN_CLKSOURCE__ specifies the FDCAN digital interface clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_FDCANCLKSOURCE_PLL    PLLQ Output Clock selected as FDCAN clock
+  *            @arg RCC_FDCANCLKSOURCE_PCLK1  System Clock selected as FDCAN clock
+  *            @arg RCC_FDCANCLKSOURCE_HSE    HSE Clock selected as FDCAN clock
+  */
+#define __HAL_RCC_FDCAN_CONFIG(__FDCAN_CLKSOURCE__) \
+  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_FDCANSEL, (uint32_t)(__FDCAN_CLKSOURCE__))
+
+/** @brief  Macro to get the FDCAN clock source.
+  * @retval The clock source can be one of the following values:
+  *            @arg @ref RCC_FDCANCLKSOURCE_PLL    PLLQ Output Clock selected as FDCAN clock
+  *            @arg @ref RCC_FDCANCLKSOURCE_PCLK1  System Clock selected as FDCAN clock
+  *            @arg @ref RCC_FDCANCLKSOURCE_HSE    HSE Clock selected as FDCAN clock
+  */
+#define __HAL_RCC_GET_FDCAN_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_FDCANSEL)))
+#endif /* FDCAN1 || FDCAN2 */
+
+#if defined(CRS)
+
+/**
+  * @brief  Enable the specified CRS interrupts.
+  * @param  __INTERRUPT__ specifies the CRS interrupt sources to be enabled.
+  *          This parameter can be any combination of the following values:
+  *              @arg @ref RCC_CRS_IT_SYNCOK  SYNC event OK interrupt
+  *              @arg @ref RCC_CRS_IT_SYNCWARN  SYNC warning interrupt
+  *              @arg @ref RCC_CRS_IT_ERR  Synchronization or trimming error interrupt
+  *              @arg @ref RCC_CRS_IT_ESYNC  Expected SYNC interrupt
+  * @retval None
+  */
+#define __HAL_RCC_CRS_ENABLE_IT(__INTERRUPT__)   SET_BIT(CRS->CR, (__INTERRUPT__))
+
+/**
+  * @brief  Disable the specified CRS interrupts.
+  * @param  __INTERRUPT__ specifies the CRS interrupt sources to be disabled.
+  *          This parameter can be any combination of the following values:
+  *              @arg @ref RCC_CRS_IT_SYNCOK  SYNC event OK interrupt
+  *              @arg @ref RCC_CRS_IT_SYNCWARN  SYNC warning interrupt
+  *              @arg @ref RCC_CRS_IT_ERR  Synchronization or trimming error interrupt
+  *              @arg @ref RCC_CRS_IT_ESYNC  Expected SYNC interrupt
+  * @retval None
+  */
+#define __HAL_RCC_CRS_DISABLE_IT(__INTERRUPT__)  CLEAR_BIT(CRS->CR, (__INTERRUPT__))
+
+/** @brief  Check whether the CRS interrupt has occurred or not.
+  * @param  __INTERRUPT__ specifies the CRS interrupt source to check.
+  *         This parameter can be one of the following values:
+  *              @arg @ref RCC_CRS_IT_SYNCOK  SYNC event OK interrupt
+  *              @arg @ref RCC_CRS_IT_SYNCWARN  SYNC warning interrupt
+  *              @arg @ref RCC_CRS_IT_ERR  Synchronization or trimming error interrupt
+  *              @arg @ref RCC_CRS_IT_ESYNC  Expected SYNC interrupt
+  * @retval The new state of __INTERRUPT__ (SET or RESET).
+  */
+#define __HAL_RCC_CRS_GET_IT_SOURCE(__INTERRUPT__)  ((READ_BIT(CRS->CR, (__INTERRUPT__)) != 0U) ? SET : RESET)
+
+/** @brief  Clear the CRS interrupt pending bits
+  * @param  __INTERRUPT__ specifies the interrupt pending bit to clear.
+  *         This parameter can be any combination of the following values:
+  *              @arg @ref RCC_CRS_IT_SYNCOK  SYNC event OK interrupt
+  *              @arg @ref RCC_CRS_IT_SYNCWARN  SYNC warning interrupt
+  *              @arg @ref RCC_CRS_IT_ERR  Synchronization or trimming error interrupt
+  *              @arg @ref RCC_CRS_IT_ESYNC  Expected SYNC interrupt
+  *              @arg @ref RCC_CRS_IT_TRIMOVF  Trimming overflow or underflow interrupt
+  *              @arg @ref RCC_CRS_IT_SYNCERR  SYNC error interrupt
+  *              @arg @ref RCC_CRS_IT_SYNCMISS  SYNC missed interrupt
+  */
+/* CRS IT Error Mask */
+#define  RCC_CRS_IT_ERROR_MASK                 (RCC_CRS_IT_TRIMOVF | RCC_CRS_IT_SYNCERR | RCC_CRS_IT_SYNCMISS)
+
+#define __HAL_RCC_CRS_CLEAR_IT(__INTERRUPT__)  do { \
+                                                    if(((__INTERRUPT__) & RCC_CRS_IT_ERROR_MASK) != 0U) \
+                                                    { \
+                                                      WRITE_REG(CRS->ICR, CRS_ICR_ERRC | ((__INTERRUPT__) & ~RCC_CRS_IT_ERROR_MASK)); \
+                                                    } \
+                                                    else \
+                                                    { \
+                                                      WRITE_REG(CRS->ICR, (__INTERRUPT__)); \
+                                                    } \
+                                                  } while(0)
+
+/**
+  * @brief  Check whether the specified CRS flag is set or not.
+  * @param  __FLAG__ specifies the flag to check.
+  *          This parameter can be one of the following values:
+  *              @arg @ref RCC_CRS_FLAG_SYNCOK  SYNC event OK
+  *              @arg @ref RCC_CRS_FLAG_SYNCWARN  SYNC warning
+  *              @arg @ref RCC_CRS_FLAG_ERR  Error
+  *              @arg @ref RCC_CRS_FLAG_ESYNC  Expected SYNC
+  *              @arg @ref RCC_CRS_FLAG_TRIMOVF  Trimming overflow or underflow
+  *              @arg @ref RCC_CRS_FLAG_SYNCERR  SYNC error
+  *              @arg @ref RCC_CRS_FLAG_SYNCMISS  SYNC missed
+  * @retval The new state of _FLAG_ (TRUE or FALSE).
+  */
+#define __HAL_RCC_CRS_GET_FLAG(__FLAG__)  (READ_BIT(CRS->ISR, (__FLAG__)) == (__FLAG__))
+
+/**
+  * @brief  Clear the CRS specified FLAG.
+  * @param __FLAG__ specifies the flag to clear.
+  *          This parameter can be one of the following values:
+  *              @arg @ref RCC_CRS_FLAG_SYNCOK  SYNC event OK
+  *              @arg @ref RCC_CRS_FLAG_SYNCWARN  SYNC warning
+  *              @arg @ref RCC_CRS_FLAG_ERR  Error
+  *              @arg @ref RCC_CRS_FLAG_ESYNC  Expected SYNC
+  *              @arg @ref RCC_CRS_FLAG_TRIMOVF  Trimming overflow or underflow
+  *              @arg @ref RCC_CRS_FLAG_SYNCERR  SYNC error
+  *              @arg @ref RCC_CRS_FLAG_SYNCMISS  SYNC missed
+  * @note RCC_CRS_FLAG_ERR clears RCC_CRS_FLAG_TRIMOVF, RCC_CRS_FLAG_SYNCERR, RCC_CRS_FLAG_SYNCMISS and consequently RCC_CRS_FLAG_ERR
+  * @retval None
+  */
+
+/* CRS Flag Error Mask */
+#define RCC_CRS_FLAG_ERROR_MASK                (RCC_CRS_FLAG_TRIMOVF | RCC_CRS_FLAG_SYNCERR | RCC_CRS_FLAG_SYNCMISS)
+
+#define __HAL_RCC_CRS_CLEAR_FLAG(__FLAG__)     do { \
+                                                    if(((__FLAG__) & RCC_CRS_FLAG_ERROR_MASK) != 0U) \
+                                                    { \
+                                                      WRITE_REG(CRS->ICR, CRS_ICR_ERRC | ((__FLAG__) & ~RCC_CRS_FLAG_ERROR_MASK)); \
+                                                    } \
+                                                    else \
+                                                    { \
+                                                      WRITE_REG(CRS->ICR, (__FLAG__)); \
+                                                    } \
+                                                  } while(0)
+
+#endif /* CRS */
+
+/**
+  * @}
+  */
+
+#if defined(CRS)
+
+/** @defgroup RCCEx_CRS_Extended_Features RCCEx CRS Extended Features
+  * @{
+  */
+/**
+  * @brief  Enable the oscillator clock for frequency error counter.
+  * @note   when the CEN bit is set the CRS_CFGR register becomes write-protected.
+  * @retval None
+  */
+#define __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE()  SET_BIT(CRS->CR, CRS_CR_CEN)
+
+/**
+  * @brief  Disable the oscillator clock for frequency error counter.
+  * @retval None
+  */
+#define __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE() CLEAR_BIT(CRS->CR, CRS_CR_CEN)
+
+/**
+  * @brief  Enable the automatic hardware adjustment of TRIM bits.
+  * @note   When the AUTOTRIMEN bit is set the CRS_CFGR register becomes write-protected.
+  * @retval None
+  */
+#define __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE()     SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN)
+
+/**
+  * @brief  Enable or disable the automatic hardware adjustment of TRIM bits.
+  * @retval None
+  */
+#define __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE()    CLEAR_BIT(CRS->CR, CRS_CR_AUTOTRIMEN)
+
+/**
+  * @brief  Macro to calculate reload value to be set in CRS register according to target and sync frequencies
+  * @note   The RELOAD value should be selected according to the ratio between the target frequency and the frequency
+  *             of the synchronization source after prescaling. It is then decreased by one in order to
+  *             reach the expected synchronization on the zero value. The formula is the following:
+  *             RELOAD = (fTARGET / fSYNC) -1
+  * @param  __FTARGET__ Target frequency (value in Hz)
+  * @param  __FSYNC__ Synchronization signal frequency (value in Hz)
+  * @retval None
+  */
+#define __HAL_RCC_CRS_RELOADVALUE_CALCULATE(__FTARGET__, __FSYNC__)  (((__FTARGET__) / (__FSYNC__)) - 1U)
+
+/**
+  * @}
+  */
+
+#endif /* CRS */
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup RCCEx_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup RCCEx_Exported_Functions_Group1
+  * @{
+  */
+
+HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit);
+void              HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit);
+uint32_t          HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk);
+
+/**
+  * @}
+  */
+
+/** @addtogroup RCCEx_Exported_Functions_Group2
+  * @{
+  */
+
+void              HAL_RCCEx_EnableLSCO(uint32_t LSCOSource);
+void              HAL_RCCEx_DisableLSCO(void);
+
+/**
+  * @}
+  */
+
+#if defined(CRS)
+
+/** @addtogroup RCCEx_Exported_Functions_Group3
+  * @{
+  */
+
+void              HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit);
+void              HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void);
+void              HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo);
+uint32_t          HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout);
+void              HAL_RCCEx_CRS_IRQHandler(void);
+void              HAL_RCCEx_CRS_SyncOkCallback(void);
+void              HAL_RCCEx_CRS_SyncWarnCallback(void);
+void              HAL_RCCEx_CRS_ExpectedSyncCallback(void);
+void              HAL_RCCEx_CRS_ErrorCallback(uint32_t Error);
+
+/**
+  * @}
+  */
+
+#endif /* CRS */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup RCCEx_Private_Macros RCCEx Private Macros
+  * @{
+  */
+
+#define IS_RCC_LSCOSOURCE(__SOURCE__) (((__SOURCE__) == RCC_LSCOSOURCE_LSI) || \
+                                       ((__SOURCE__) == RCC_LSCOSOURCE_LSE))
+
+#if defined(STM32G0C1xx)
+
+#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \
+  ((((__SELECTION__) & RCC_PERIPHCLK_USART1)  == RCC_PERIPHCLK_USART1)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_USART2)  == RCC_PERIPHCLK_USART2)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_USART3)  == RCC_PERIPHCLK_USART3)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2) || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2C1)    == RCC_PERIPHCLK_I2C1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2C2)    == RCC_PERIPHCLK_I2C2)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2S1)    == RCC_PERIPHCLK_I2S1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2S2)    == RCC_PERIPHCLK_I2S2)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1)  == RCC_PERIPHCLK_LPTIM1)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2)  == RCC_PERIPHCLK_LPTIM2)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_ADC)     == RCC_PERIPHCLK_ADC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_RTC)     == RCC_PERIPHCLK_RTC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_RNG)     == RCC_PERIPHCLK_RNG)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_CEC)     == RCC_PERIPHCLK_CEC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_FDCAN)   == RCC_PERIPHCLK_FDCAN)   || \
+   (((__SELECTION__) & RCC_PERIPHCLK_USB)     == RCC_PERIPHCLK_USB)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_TIM1)    == RCC_PERIPHCLK_TIM1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_TIM15)   == RCC_PERIPHCLK_TIM15))
+
+#elif defined(STM32G0B1xx)
+
+#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \
+  ((((__SELECTION__) & RCC_PERIPHCLK_USART1)  == RCC_PERIPHCLK_USART1)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_USART2)  == RCC_PERIPHCLK_USART2)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_USART3)  == RCC_PERIPHCLK_USART3)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2) || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2C1)    == RCC_PERIPHCLK_I2C1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2C2)    == RCC_PERIPHCLK_I2C2)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2S1)    == RCC_PERIPHCLK_I2S1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2S2)    == RCC_PERIPHCLK_I2S2)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1)  == RCC_PERIPHCLK_LPTIM1)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2)  == RCC_PERIPHCLK_LPTIM2)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_ADC)     == RCC_PERIPHCLK_ADC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_RTC)     == RCC_PERIPHCLK_RTC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_CEC)     == RCC_PERIPHCLK_CEC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_FDCAN)   == RCC_PERIPHCLK_FDCAN)   || \
+   (((__SELECTION__) & RCC_PERIPHCLK_USB)     == RCC_PERIPHCLK_USB)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_TIM1)    == RCC_PERIPHCLK_TIM1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_TIM15)   == RCC_PERIPHCLK_TIM15))
+
+#elif defined(STM32G0B0xx)
+
+#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \
+  ((((__SELECTION__) & RCC_PERIPHCLK_USART1)  == RCC_PERIPHCLK_USART1)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_USART2)  == RCC_PERIPHCLK_USART2)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_USART3)  == RCC_PERIPHCLK_USART3)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2C1)    == RCC_PERIPHCLK_I2C1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2C2)    == RCC_PERIPHCLK_I2C2)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2S1)    == RCC_PERIPHCLK_I2S1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2S2)    == RCC_PERIPHCLK_I2S2)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_ADC)     == RCC_PERIPHCLK_ADC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_RTC)     == RCC_PERIPHCLK_RTC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_USB)     == RCC_PERIPHCLK_USB))
+
+#elif defined(STM32G081xx)
+#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \
+  ((((__SELECTION__) & RCC_PERIPHCLK_USART1)  == RCC_PERIPHCLK_USART1)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_USART2)  == RCC_PERIPHCLK_USART2)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2C1)    == RCC_PERIPHCLK_I2C1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2S1)    == RCC_PERIPHCLK_I2S1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1)  == RCC_PERIPHCLK_LPTIM1)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2)  == RCC_PERIPHCLK_LPTIM2)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_ADC)     == RCC_PERIPHCLK_ADC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_RTC)     == RCC_PERIPHCLK_RTC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_RNG)     == RCC_PERIPHCLK_RNG)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_CEC)     == RCC_PERIPHCLK_CEC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_TIM1)    == RCC_PERIPHCLK_TIM1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_TIM15)   == RCC_PERIPHCLK_TIM15))
+#elif defined(STM32G071xx)
+
+#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \
+  ((((__SELECTION__) & RCC_PERIPHCLK_USART1)  == RCC_PERIPHCLK_USART1)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_USART2)  == RCC_PERIPHCLK_USART2)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2C1)    == RCC_PERIPHCLK_I2C1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2S1)    == RCC_PERIPHCLK_I2S1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1)  == RCC_PERIPHCLK_LPTIM1)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2)  == RCC_PERIPHCLK_LPTIM2)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_ADC)     == RCC_PERIPHCLK_ADC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_RTC)     == RCC_PERIPHCLK_RTC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_CEC)     == RCC_PERIPHCLK_CEC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_TIM1)    == RCC_PERIPHCLK_TIM1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_TIM15)   == RCC_PERIPHCLK_TIM15))
+
+#elif defined(STM32G070xx)
+
+#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \
+  ((((__SELECTION__) & RCC_PERIPHCLK_USART1)  == RCC_PERIPHCLK_USART1)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_USART2)  == RCC_PERIPHCLK_USART2)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2C1)    == RCC_PERIPHCLK_I2C1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2S1)    == RCC_PERIPHCLK_I2S1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_ADC)     == RCC_PERIPHCLK_ADC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_RTC)     == RCC_PERIPHCLK_RTC))
+
+#elif defined(STM32G061xx)
+
+#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \
+  ((((__SELECTION__) & RCC_PERIPHCLK_USART1)  == RCC_PERIPHCLK_USART1)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2C1)    == RCC_PERIPHCLK_I2C1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2S1)    == RCC_PERIPHCLK_I2S1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1)  == RCC_PERIPHCLK_LPTIM1)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2)  == RCC_PERIPHCLK_LPTIM2)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_ADC)     == RCC_PERIPHCLK_ADC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_RTC)     == RCC_PERIPHCLK_RTC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_RNG)     == RCC_PERIPHCLK_RNG)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_TIM1)    == RCC_PERIPHCLK_TIM1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_TIM15)   == RCC_PERIPHCLK_TIM15))
+
+#elif defined(STM32G051xx)
+
+#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \
+  ((((__SELECTION__) & RCC_PERIPHCLK_USART1)  == RCC_PERIPHCLK_USART1)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2C1)    == RCC_PERIPHCLK_I2C1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2S1)    == RCC_PERIPHCLK_I2S1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1)  == RCC_PERIPHCLK_LPTIM1)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2)  == RCC_PERIPHCLK_LPTIM2)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_ADC)     == RCC_PERIPHCLK_ADC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_RTC)     == RCC_PERIPHCLK_RTC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_TIM1)    == RCC_PERIPHCLK_TIM1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_TIM15)   == RCC_PERIPHCLK_TIM15))
+
+#elif defined(STM32G041xx)
+
+#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \
+  ((((__SELECTION__) & RCC_PERIPHCLK_USART1)  == RCC_PERIPHCLK_USART1)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2C1)    == RCC_PERIPHCLK_I2C1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2S1)    == RCC_PERIPHCLK_I2S1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1)  == RCC_PERIPHCLK_LPTIM1)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2)  == RCC_PERIPHCLK_LPTIM2)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_ADC)     == RCC_PERIPHCLK_ADC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_RTC)     == RCC_PERIPHCLK_RTC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_RNG)     == RCC_PERIPHCLK_RNG)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_TIM1)    == RCC_PERIPHCLK_TIM1))
+
+#elif defined(STM32G031xx)
+
+#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \
+  ((((__SELECTION__) & RCC_PERIPHCLK_USART1)  == RCC_PERIPHCLK_USART1)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2C1)    == RCC_PERIPHCLK_I2C1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2S1)    == RCC_PERIPHCLK_I2S1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1)  == RCC_PERIPHCLK_LPTIM1)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2)  == RCC_PERIPHCLK_LPTIM2)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_ADC)     == RCC_PERIPHCLK_ADC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_RTC)     == RCC_PERIPHCLK_RTC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_TIM1)    == RCC_PERIPHCLK_TIM1))
+
+#elif defined(STM32G030xx) || defined(STM32G050xx)
+
+#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \
+  ((((__SELECTION__) & RCC_PERIPHCLK_USART1)  == RCC_PERIPHCLK_USART1)  || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2C1)    == RCC_PERIPHCLK_I2C1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_I2S1)    == RCC_PERIPHCLK_I2S1)    || \
+   (((__SELECTION__) & RCC_PERIPHCLK_ADC)     == RCC_PERIPHCLK_ADC)     || \
+   (((__SELECTION__) & RCC_PERIPHCLK_RTC)     == RCC_PERIPHCLK_RTC))
+#endif /* STM32G0C1xx */
+
+#define IS_RCC_USART1CLKSOURCE(__SOURCE__)  \
+  (((__SOURCE__) == RCC_USART1CLKSOURCE_PCLK1)  || \
+   ((__SOURCE__) == RCC_USART1CLKSOURCE_SYSCLK) || \
+   ((__SOURCE__) == RCC_USART1CLKSOURCE_LSE)    || \
+   ((__SOURCE__) == RCC_USART1CLKSOURCE_HSI))
+
+#if defined(RCC_CCIPR_USART2SEL)
+#define IS_RCC_USART2CLKSOURCE(__SOURCE__)  \
+  (((__SOURCE__) == RCC_USART2CLKSOURCE_PCLK1)  || \
+   ((__SOURCE__) == RCC_USART2CLKSOURCE_SYSCLK) || \
+   ((__SOURCE__) == RCC_USART2CLKSOURCE_LSE)    || \
+   ((__SOURCE__) == RCC_USART2CLKSOURCE_HSI))
+#endif /* RCC_CCIPR_USART2SEL */
+
+#if defined(RCC_CCIPR_USART3SEL)
+#define IS_RCC_USART3CLKSOURCE(__SOURCE__)  \
+  (((__SOURCE__) == RCC_USART3CLKSOURCE_PCLK1)  || \
+   ((__SOURCE__) == RCC_USART3CLKSOURCE_SYSCLK) || \
+   ((__SOURCE__) == RCC_USART3CLKSOURCE_LSE)    || \
+   ((__SOURCE__) == RCC_USART3CLKSOURCE_HSI))
+#endif /* RCC_CCIPR_USART3SEL */
+
+#if defined(LPUART1)
+#define IS_RCC_LPUART1CLKSOURCE(__SOURCE__)  \
+  (((__SOURCE__) == RCC_LPUART1CLKSOURCE_PCLK1)  || \
+   ((__SOURCE__) == RCC_LPUART1CLKSOURCE_SYSCLK) || \
+   ((__SOURCE__) == RCC_LPUART1CLKSOURCE_LSE)    || \
+   ((__SOURCE__) == RCC_LPUART1CLKSOURCE_HSI))
+#endif /* LPUART1 */
+
+#if defined(LPUART2)
+#define IS_RCC_LPUART2CLKSOURCE(__SOURCE__)  \
+  (((__SOURCE__) == RCC_LPUART2CLKSOURCE_PCLK1)  || \
+   ((__SOURCE__) == RCC_LPUART2CLKSOURCE_SYSCLK) || \
+   ((__SOURCE__) == RCC_LPUART2CLKSOURCE_LSE)    || \
+   ((__SOURCE__) == RCC_LPUART2CLKSOURCE_HSI))
+#endif /* LPUART2 */
+
+#define IS_RCC_I2C1CLKSOURCE(__SOURCE__)   \
+  (((__SOURCE__) == RCC_I2C1CLKSOURCE_PCLK1)   || \
+   ((__SOURCE__) == RCC_I2C1CLKSOURCE_SYSCLK)  || \
+   ((__SOURCE__) == RCC_I2C1CLKSOURCE_HSI))
+
+#if defined(RCC_CCIPR_I2C2SEL)
+#define IS_RCC_I2C2CLKSOURCE(__SOURCE__)   \
+  (((__SOURCE__) == RCC_I2C2CLKSOURCE_PCLK1)   || \
+   ((__SOURCE__) == RCC_I2C2CLKSOURCE_SYSCLK)  || \
+   ((__SOURCE__) == RCC_I2C2CLKSOURCE_HSI))
+
+#endif /* RCC_CCIPR_I2C2SEL */
+
+#define IS_RCC_I2S1CLKSOURCE(__SOURCE__)   \
+  (((__SOURCE__) == RCC_I2S1CLKSOURCE_SYSCLK)|| \
+   ((__SOURCE__) == RCC_I2S1CLKSOURCE_PLL)   || \
+   ((__SOURCE__) == RCC_I2S1CLKSOURCE_HSI)   || \
+   ((__SOURCE__) == RCC_I2S1CLKSOURCE_EXT))
+
+#if defined(RCC_CCIPR2_I2S2SEL)
+#define IS_RCC_I2S2CLKSOURCE(__SOURCE__)   \
+  (((__SOURCE__) == RCC_I2S2CLKSOURCE_SYSCLK)|| \
+   ((__SOURCE__) == RCC_I2S2CLKSOURCE_PLL)   || \
+   ((__SOURCE__) == RCC_I2S2CLKSOURCE_HSI)   || \
+   ((__SOURCE__) == RCC_I2S2CLKSOURCE_EXT))
+#endif /* RCC_CCIPR2_I2S2SEL */
+
+#if defined(RCC_CCIPR_LPTIM1SEL)
+#define IS_RCC_LPTIM1CLKSOURCE(__SOURCE__)  \
+  (((__SOURCE__) == RCC_LPTIM1CLKSOURCE_PCLK1)|| \
+   ((__SOURCE__) == RCC_LPTIM1CLKSOURCE_LSI)  || \
+   ((__SOURCE__) == RCC_LPTIM1CLKSOURCE_HSI)  || \
+   ((__SOURCE__) == RCC_LPTIM1CLKSOURCE_LSE))
+#endif /* RCC_CCIPR_LPTIM1SEL */
+
+#if defined(RCC_CCIPR_LPTIM2SEL)
+#define IS_RCC_LPTIM2CLKSOURCE(__SOURCE__)  \
+  (((__SOURCE__) == RCC_LPTIM2CLKSOURCE_PCLK1)|| \
+   ((__SOURCE__) == RCC_LPTIM2CLKSOURCE_LSI)  || \
+   ((__SOURCE__) == RCC_LPTIM2CLKSOURCE_HSI)  || \
+   ((__SOURCE__) == RCC_LPTIM2CLKSOURCE_LSE))
+#endif /* RCC_CCIPR_LPTIM2SEL */
+
+#define IS_RCC_ADCCLKSOURCE(__SOURCE__)  \
+  (((__SOURCE__) == RCC_ADCCLKSOURCE_PLLADC)  || \
+   ((__SOURCE__) == RCC_ADCCLKSOURCE_SYSCLK)  || \
+   ((__SOURCE__) == RCC_ADCCLKSOURCE_HSI))
+
+#if defined(RNG)
+#define IS_RCC_RNGCLKSOURCE(__SOURCE__)  \
+  (((__SOURCE__) == RCC_RNGCLKSOURCE_NONE)         || \
+   ((__SOURCE__) == RCC_RNGCLKSOURCE_HSI_DIV8)     || \
+   ((__SOURCE__) == RCC_RNGCLKSOURCE_SYSCLK)       || \
+   ((__SOURCE__) == RCC_RNGCLKSOURCE_PLL))
+#define IS_RCC_RNGDIV(__DIV__)  \
+  (((__DIV__) == RCC_RNGCLK_DIV1) || \
+   ((__DIV__) == RCC_RNGCLK_DIV2) || \
+   ((__DIV__) == RCC_RNGCLK_DIV4) || \
+   ((__DIV__) == RCC_RNGCLK_DIV8))
+#endif /* RNG */
+
+#if defined(CEC)
+#define IS_RCC_CECCLKSOURCE(__SOURCE__)  \
+  (((__SOURCE__) == RCC_CECCLKSOURCE_HSI_DIV488)|| \
+   ((__SOURCE__) == RCC_CECCLKSOURCE_LSE))
+#endif /* CEC */
+
+#if defined(FDCAN1) || defined(FDCAN2)
+#define IS_RCC_FDCANCLKSOURCE(__SOURCE__)  \
+  (((__SOURCE__) == RCC_FDCANCLKSOURCE_HSE)|| \
+   ((__SOURCE__) == RCC_FDCANCLKSOURCE_PLL)|| \
+   ((__SOURCE__) == RCC_FDCANCLKSOURCE_PCLK1))
+
+#endif /* FDCAN1 */
+
+#if defined(RCC_HSI48_SUPPORT)
+#define IS_RCC_USBCLKSOURCE(__SOURCE__)  \
+  (((__SOURCE__) == RCC_USBCLKSOURCE_HSI48)|| \
+   ((__SOURCE__) == RCC_USBCLKSOURCE_HSE)  || \
+   ((__SOURCE__) == RCC_USBCLKSOURCE_PLL))
+#else
+#define IS_RCC_USBCLKSOURCE(__SOURCE__)  \
+  (((__SOURCE__) == RCC_USBCLKSOURCE_HSE)|| \
+   ((__SOURCE__) == RCC_USBCLKSOURCE_PLL))
+#endif /* RCC_HSI48_SUPPORT */
+
+#if defined(RCC_CCIPR_TIM1SEL)
+#define IS_RCC_TIM1CLKSOURCE(__SOURCE__)  \
+  (((__SOURCE__) == RCC_TIM1CLKSOURCE_PLL)     || \
+   ((__SOURCE__) == RCC_TIM1CLKSOURCE_PCLK1))
+#endif /* RCC_CCIPR_TIM1SEL */
+
+#if defined(RCC_CCIPR_TIM15SEL)
+#define IS_RCC_TIM15CLKSOURCE(__SOURCE__)  \
+  (((__SOURCE__) == RCC_TIM15CLKSOURCE_PLL)     || \
+   ((__SOURCE__) == RCC_TIM15CLKSOURCE_PCLK1))
+#endif /* RCC_CCIPR_TIM15SEL */
+
+#if defined(CRS)
+
+#define IS_RCC_CRS_SYNC_SOURCE(__SOURCE__) (((__SOURCE__) == RCC_CRS_SYNC_SOURCE_GPIO) || \
+                                            ((__SOURCE__) == RCC_CRS_SYNC_SOURCE_LSE)  || \
+                                            ((__SOURCE__) == RCC_CRS_SYNC_SOURCE_USB))
+
+#define IS_RCC_CRS_SYNC_DIV(__DIV__)       (((__DIV__) == RCC_CRS_SYNC_DIV1)  || ((__DIV__) == RCC_CRS_SYNC_DIV2)  || \
+                                            ((__DIV__) == RCC_CRS_SYNC_DIV4)  || ((__DIV__) == RCC_CRS_SYNC_DIV8)  || \
+                                            ((__DIV__) == RCC_CRS_SYNC_DIV16) || ((__DIV__) == RCC_CRS_SYNC_DIV32) || \
+                                            ((__DIV__) == RCC_CRS_SYNC_DIV64) || ((__DIV__) == RCC_CRS_SYNC_DIV128))
+
+#define IS_RCC_CRS_SYNC_POLARITY(__POLARITY__) (((__POLARITY__) == RCC_CRS_SYNC_POLARITY_RISING) || \
+                                                ((__POLARITY__) == RCC_CRS_SYNC_POLARITY_FALLING))
+
+#define IS_RCC_CRS_RELOADVALUE(__VALUE__)  (((__VALUE__) <= 0xFFFFU))
+
+#define IS_RCC_CRS_ERRORLIMIT(__VALUE__)   (((__VALUE__) <= 0xFFU))
+
+#define IS_RCC_CRS_HSI48CALIBRATION(__VALUE__) (((__VALUE__) <= 0x7FU))
+
+#define IS_RCC_CRS_FREQERRORDIR(__DIR__)   (((__DIR__) == RCC_CRS_FREQERRORDIR_UP) || \
+                                            ((__DIR__) == RCC_CRS_FREQERRORDIR_DOWN))
+
+#endif /* CRS */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_RCC_EX_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rng.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rng.h
new file mode 100644
index 0000000..4d9a6f6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rng.h
@@ -0,0 +1,381 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_rng.h
+  * @author  MCD Application Team
+  * @brief   Header file of RNG HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_RNG_H
+#define STM32G0xx_HAL_RNG_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+#if defined (RNG)
+
+/** @defgroup RNG RNG
+  * @brief RNG HAL module driver
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+
+/** @defgroup RNG_Exported_Types RNG Exported Types
+  * @{
+  */
+
+/** @defgroup RNG_Exported_Types_Group1 RNG Init Structure definition
+  * @{
+  */
+typedef struct
+{
+  uint32_t                    ClockErrorDetection; /*!< CED Clock error detection */
+} RNG_InitTypeDef;
+
+/**
+  * @}
+  */
+
+/** @defgroup RNG_Exported_Types_Group2 RNG State Structure definition
+  * @{
+  */
+typedef enum
+{
+  HAL_RNG_STATE_RESET     = 0x00U,  /*!< RNG not yet initialized or disabled */
+  HAL_RNG_STATE_READY     = 0x01U,  /*!< RNG initialized and ready for use   */
+  HAL_RNG_STATE_BUSY      = 0x02U,  /*!< RNG internal process is ongoing     */
+  HAL_RNG_STATE_TIMEOUT   = 0x03U,  /*!< RNG timeout state                   */
+  HAL_RNG_STATE_ERROR     = 0x04U   /*!< RNG error state                     */
+
+} HAL_RNG_StateTypeDef;
+
+/**
+  * @}
+  */
+
+/** @defgroup RNG_Exported_Types_Group3 RNG Handle Structure definition
+  * @{
+  */
+#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
+typedef struct  __RNG_HandleTypeDef
+#else
+typedef struct
+#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
+{
+  RNG_TypeDef                 *Instance;    /*!< Register base address   */
+
+  RNG_InitTypeDef             Init;         /*!< RNG configuration parameters */
+
+  HAL_LockTypeDef             Lock;         /*!< RNG locking object      */
+
+  __IO HAL_RNG_StateTypeDef   State;        /*!< RNG communication state */
+
+  __IO  uint32_t              ErrorCode;    /*!< RNG Error code          */
+
+  uint32_t                    RandomNumber; /*!< Last Generated RNG Data */
+
+#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
+  void (* ReadyDataCallback)(struct __RNG_HandleTypeDef *hrng, uint32_t random32bit);  /*!< RNG Data Ready Callback    */
+  void (* ErrorCallback)(struct __RNG_HandleTypeDef *hrng);                            /*!< RNG Error Callback         */
+
+  void (* MspInitCallback)(struct __RNG_HandleTypeDef *hrng);                          /*!< RNG Msp Init callback      */
+  void (* MspDeInitCallback)(struct __RNG_HandleTypeDef *hrng);                        /*!< RNG Msp DeInit callback    */
+#endif  /* USE_HAL_RNG_REGISTER_CALLBACKS */
+
+} RNG_HandleTypeDef;
+
+#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  HAL RNG Callback ID enumeration definition
+  */
+typedef enum
+{
+  HAL_RNG_ERROR_CB_ID                   = 0x00U,     /*!< RNG Error Callback ID          */
+
+  HAL_RNG_MSPINIT_CB_ID                 = 0x01U,     /*!< RNG MspInit callback ID        */
+  HAL_RNG_MSPDEINIT_CB_ID               = 0x02U      /*!< RNG MspDeInit callback ID      */
+
+} HAL_RNG_CallbackIDTypeDef;
+
+/**
+  * @brief  HAL RNG Callback pointer definition
+  */
+typedef  void (*pRNG_CallbackTypeDef)(RNG_HandleTypeDef *hrng);                                  /*!< pointer to a common RNG callback function */
+typedef  void (*pRNG_ReadyDataCallbackTypeDef)(RNG_HandleTypeDef *hrng, uint32_t random32bit);   /*!< pointer to an RNG Data Ready specific callback function */
+
+#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup RNG_Exported_Constants RNG Exported Constants
+  * @{
+  */
+
+/** @defgroup RNG_Exported_Constants_Group1 RNG Interrupt definition
+  * @{
+  */
+#define RNG_IT_DRDY  RNG_SR_DRDY  /*!< Data Ready interrupt  */
+#define RNG_IT_CEI   RNG_SR_CEIS  /*!< Clock error interrupt */
+#define RNG_IT_SEI   RNG_SR_SEIS  /*!< Seed error interrupt  */
+/**
+  * @}
+  */
+
+/** @defgroup RNG_Exported_Constants_Group2 RNG Flag definition
+  * @{
+  */
+#define RNG_FLAG_DRDY   RNG_SR_DRDY  /*!< Data ready                 */
+#define RNG_FLAG_CECS   RNG_SR_CECS  /*!< Clock error current status */
+#define RNG_FLAG_SECS   RNG_SR_SECS  /*!< Seed error current status  */
+/**
+  * @}
+  */
+
+/** @defgroup RNG_Exported_Constants_Group3 RNG Clock Error Detection
+  * @{
+  */
+#define RNG_CED_ENABLE          0x00000000U /*!< Clock error detection Enabled  */
+#define RNG_CED_DISABLE         RNG_CR_CED  /*!< Clock error detection Disabled */
+/**
+  * @}
+  */
+
+/** @defgroup RNG_Error_Definition   RNG Error Definition
+  * @{
+  */
+#define  HAL_RNG_ERROR_NONE             0x00000000U    /*!< No error          */
+#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
+#define  HAL_RNG_ERROR_INVALID_CALLBACK 0x00000001U    /*!< Invalid Callback error  */
+#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
+#define  HAL_RNG_ERROR_TIMEOUT          0x00000002U    /*!< Timeout error     */
+#define  HAL_RNG_ERROR_BUSY             0x00000004U    /*!< Busy error        */
+#define  HAL_RNG_ERROR_SEED             0x00000008U    /*!< Seed error        */
+#define  HAL_RNG_ERROR_CLOCK            0x00000010U    /*!< Clock error       */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup RNG_Exported_Macros RNG Exported Macros
+  * @{
+  */
+
+/** @brief Reset RNG handle state
+  * @param  __HANDLE__ RNG Handle
+  * @retval None
+  */
+#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
+#define __HAL_RNG_RESET_HANDLE_STATE(__HANDLE__)  do{                                                   \
+                                                       (__HANDLE__)->State = HAL_RNG_STATE_RESET;       \
+                                                       (__HANDLE__)->MspInitCallback = NULL;            \
+                                                       (__HANDLE__)->MspDeInitCallback = NULL;          \
+                                                    } while(0U)
+#else
+#define __HAL_RNG_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_RNG_STATE_RESET)
+#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
+
+/**
+  * @brief  Enables the RNG peripheral.
+  * @param  __HANDLE__ RNG Handle
+  * @retval None
+  */
+#define __HAL_RNG_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |=  RNG_CR_RNGEN)
+
+/**
+  * @brief  Disables the RNG peripheral.
+  * @param  __HANDLE__ RNG Handle
+  * @retval None
+  */
+#define __HAL_RNG_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~RNG_CR_RNGEN)
+
+/**
+  * @brief  Check the selected RNG flag status.
+  * @param  __HANDLE__ RNG Handle
+  * @param  __FLAG__ RNG flag
+  *          This parameter can be one of the following values:
+  *            @arg RNG_FLAG_DRDY:  Data ready
+  *            @arg RNG_FLAG_CECS:  Clock error current status
+  *            @arg RNG_FLAG_SECS:  Seed error current status
+  * @retval The new state of __FLAG__ (SET or RESET).
+  */
+#define __HAL_RNG_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__))
+
+/**
+  * @brief  Clears the selected RNG flag status.
+  * @param  __HANDLE__ RNG handle
+  * @param  __FLAG__ RNG flag to clear
+  * @note   WARNING: This is a dummy macro for HAL code alignment,
+  *         flags RNG_FLAG_DRDY, RNG_FLAG_CECS and RNG_FLAG_SECS are read-only.
+  * @retval None
+  */
+#define __HAL_RNG_CLEAR_FLAG(__HANDLE__, __FLAG__)                      /* dummy  macro */
+
+/**
+  * @brief  Enables the RNG interrupts.
+  * @param  __HANDLE__ RNG Handle
+  * @retval None
+  */
+#define __HAL_RNG_ENABLE_IT(__HANDLE__) ((__HANDLE__)->Instance->CR |=  RNG_CR_IE)
+
+/**
+  * @brief  Disables the RNG interrupts.
+  * @param  __HANDLE__ RNG Handle
+  * @retval None
+  */
+#define __HAL_RNG_DISABLE_IT(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~RNG_CR_IE)
+
+/**
+  * @brief  Checks whether the specified RNG interrupt has occurred or not.
+  * @param  __HANDLE__ RNG Handle
+  * @param  __INTERRUPT__ specifies the RNG interrupt status flag to check.
+  *         This parameter can be one of the following values:
+  *            @arg RNG_IT_DRDY: Data ready interrupt
+  *            @arg RNG_IT_CEI: Clock error interrupt
+  *            @arg RNG_IT_SEI: Seed error interrupt
+  * @retval The new state of __INTERRUPT__ (SET or RESET).
+  */
+#define __HAL_RNG_GET_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->SR & (__INTERRUPT__)) == (__INTERRUPT__))
+
+/**
+  * @brief  Clear the RNG interrupt status flags.
+  * @param  __HANDLE__ RNG Handle
+  * @param  __INTERRUPT__ specifies the RNG interrupt status flag to clear.
+  *          This parameter can be one of the following values:
+  *            @arg RNG_IT_CEI: Clock error interrupt
+  *            @arg RNG_IT_SEI: Seed error interrupt
+  * @note   RNG_IT_DRDY flag is read-only, reading RNG_DR register automatically clears RNG_IT_DRDY.
+  * @retval None
+  */
+#define __HAL_RNG_CLEAR_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->SR) = ~(__INTERRUPT__))
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup RNG_Exported_Functions RNG Exported Functions
+  * @{
+  */
+
+/** @defgroup RNG_Exported_Functions_Group1 Initialization and configuration functions
+  * @{
+  */
+HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng);
+HAL_StatusTypeDef HAL_RNG_DeInit(RNG_HandleTypeDef *hrng);
+void HAL_RNG_MspInit(RNG_HandleTypeDef *hrng);
+void HAL_RNG_MspDeInit(RNG_HandleTypeDef *hrng);
+
+/* Callbacks Register/UnRegister functions  ***********************************/
+#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
+HAL_StatusTypeDef HAL_RNG_RegisterCallback(RNG_HandleTypeDef *hrng, HAL_RNG_CallbackIDTypeDef CallbackID,
+                                           pRNG_CallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_RNG_UnRegisterCallback(RNG_HandleTypeDef *hrng, HAL_RNG_CallbackIDTypeDef CallbackID);
+
+HAL_StatusTypeDef HAL_RNG_RegisterReadyDataCallback(RNG_HandleTypeDef *hrng, pRNG_ReadyDataCallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_RNG_UnRegisterReadyDataCallback(RNG_HandleTypeDef *hrng);
+#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @defgroup RNG_Exported_Functions_Group2 Peripheral Control functions
+  * @{
+  */
+HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit);
+HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber_IT(RNG_HandleTypeDef *hrng);
+uint32_t HAL_RNG_ReadLastRandomNumber(RNG_HandleTypeDef *hrng);
+
+void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng);
+void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng);
+void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit);
+
+/**
+  * @}
+  */
+
+/** @defgroup RNG_Exported_Functions_Group3 Peripheral State functions
+  * @{
+  */
+HAL_RNG_StateTypeDef HAL_RNG_GetState(RNG_HandleTypeDef *hrng);
+uint32_t             HAL_RNG_GetError(RNG_HandleTypeDef *hrng);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup RNG_Private_Macros RNG Private Macros
+  * @{
+  */
+#define IS_RNG_IT(IT) (((IT) == RNG_IT_CEI) || \
+                       ((IT) == RNG_IT_SEI))
+
+#define IS_RNG_FLAG(FLAG) (((FLAG) == RNG_FLAG_DRDY) || \
+                           ((FLAG) == RNG_FLAG_CECS) || \
+                           ((FLAG) == RNG_FLAG_SECS))
+
+/**
+  * @brief Verify the RNG Clock Error Detection mode.
+  * @param __MODE__ RNG Clock Error Detection mode
+  * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid)
+  */
+#define IS_RNG_CED(__MODE__)   (((__MODE__) == RNG_CED_ENABLE) || \
+                                ((__MODE__) == RNG_CED_DISABLE))
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* RNG */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+
+#endif /* STM32G0xx_HAL_RNG_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rtc.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rtc.h
new file mode 100644
index 0000000..818ba79
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rtc.h
@@ -0,0 +1,975 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_rtc.h
+  * @author  MCD Application Team
+  * @brief   Header file of RTC HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_RTC_H
+#define STM32G0xx_HAL_RTC_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup RTC RTC
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup RTC_Exported_Types RTC Exported Types
+  * @{
+  */
+
+/**
+  * @brief  HAL State structures definition
+  */
+typedef enum
+{
+  HAL_RTC_STATE_RESET             = 0x00U,  /*!< RTC not yet initialized or disabled */
+  HAL_RTC_STATE_READY             = 0x01U,  /*!< RTC initialized and ready for use   */
+  HAL_RTC_STATE_BUSY              = 0x02U,  /*!< RTC process is ongoing              */
+  HAL_RTC_STATE_TIMEOUT           = 0x03U,  /*!< RTC timeout state                   */
+  HAL_RTC_STATE_ERROR             = 0x04U   /*!< RTC error state                     */
+
+}HAL_RTCStateTypeDef;
+
+/**
+  * @brief  RTC Configuration Structure definition
+  */
+typedef struct
+{
+  uint32_t HourFormat;        /*!< Specifies the RTC Hour Format.
+                                 This parameter can be a value of @ref RTC_Hour_Formats */
+
+  uint32_t AsynchPrediv;      /*!< Specifies the RTC Asynchronous Predivider value.
+                                 This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x7F */
+
+  uint32_t SynchPrediv;       /*!< Specifies the RTC Synchronous Predivider value.
+                                 This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x7FFF */
+
+  uint32_t OutPut;            /*!< Specifies which signal will be routed to the RTC output.
+                                 This parameter can be a value of @ref RTCEx_Output_selection_Definitions */
+
+  uint32_t OutPutRemap;       /*!< Specifies the remap for RTC output.
+                                 This parameter can be a value of @ref  RTC_Output_ALARM_OUT_Remap */
+
+  uint32_t OutPutPolarity;    /*!< Specifies the polarity of the output signal.
+                                 This parameter can be a value of @ref RTC_Output_Polarity_Definitions */
+
+  uint32_t OutPutType;        /*!< Specifies the RTC Output Pin mode.
+                                 This parameter can be a value of @ref RTC_Output_Type_ALARM_OUT */
+
+  uint32_t OutPutPullUp;      /*!< Specifies the RTC Output Pull-Up mode.
+                                 This parameter can be a value of @ref RTC_Output_PullUp_ALARM_OUT */
+}RTC_InitTypeDef;
+
+/**
+  * @brief  RTC Time structure definition
+  */
+typedef struct
+{
+  uint8_t Hours;            /*!< Specifies the RTC Time Hour.
+                                 This parameter must be a number between Min_Data = 0 and Max_Data = 12 if the RTC_HourFormat_12 is selected.
+                                 This parameter must be a number between Min_Data = 0 and Max_Data = 23 if the RTC_HourFormat_24 is selected */
+
+  uint8_t Minutes;          /*!< Specifies the RTC Time Minutes.
+                                 This parameter must be a number between Min_Data = 0 and Max_Data = 59 */
+
+  uint8_t Seconds;          /*!< Specifies the RTC Time Seconds.
+                                 This parameter must be a number between Min_Data = 0 and Max_Data = 59 */
+
+  uint8_t TimeFormat;       /*!< Specifies the RTC AM/PM Time.
+                                 This parameter can be a value of @ref RTC_AM_PM_Definitions */
+
+  uint32_t SubSeconds;     /*!< Specifies the RTC_SSR RTC Sub Second register content.
+                                 This parameter corresponds to a time unit range between [0-1] Second
+                                 with [1 Sec / SecondFraction +1] granularity */
+
+  uint32_t SecondFraction;  /*!< Specifies the range or granularity of Sub Second register content
+                                 corresponding to Synchronous pre-scaler factor value (PREDIV_S)
+                                 This parameter corresponds to a time unit range between [0-1] Second
+                                 with [1 Sec / SecondFraction +1] granularity.
+                                 This field will be used only by HAL_RTC_GetTime function */
+
+  uint32_t DayLightSaving;  /*!< This interface is deprecated. To manage Daylight Saving Time,
+                                 please use HAL_RTC_DST_xxx functions */
+
+  uint32_t StoreOperation;  /*!< This interface is deprecated. To manage Daylight Saving Time,
+                                 please use HAL_RTC_DST_xxx functions */
+}RTC_TimeTypeDef;
+
+/**
+  * @brief  RTC Date structure definition
+  */
+typedef struct
+{
+  uint8_t WeekDay;  /*!< Specifies the RTC Date WeekDay.
+                         This parameter can be a value of @ref RTC_WeekDay_Definitions */
+
+  uint8_t Month;    /*!< Specifies the RTC Date Month (in BCD format).
+                         This parameter can be a value of @ref RTC_Month_Date_Definitions */
+
+  uint8_t Date;     /*!< Specifies the RTC Date.
+                         This parameter must be a number between Min_Data = 1 and Max_Data = 31 */
+
+  uint8_t Year;     /*!< Specifies the RTC Date Year.
+                         This parameter must be a number between Min_Data = 0 and Max_Data = 99 */
+
+}RTC_DateTypeDef;
+
+/**
+  * @brief  RTC Alarm structure definition
+  */
+typedef struct
+{
+  RTC_TimeTypeDef AlarmTime;     /*!< Specifies the RTC Alarm Time members */
+
+  uint32_t AlarmMask;            /*!< Specifies the RTC Alarm Masks.
+                                      This parameter can be a value of @ref RTC_AlarmMask_Definitions */
+
+  uint32_t AlarmSubSecondMask;   /*!< Specifies the RTC Alarm SubSeconds Masks.
+                                      This parameter can be a value of @ref RTC_Alarm_Sub_Seconds_Masks_Definitions */
+
+  uint32_t AlarmDateWeekDaySel;  /*!< Specifies the RTC Alarm is on Date or WeekDay.
+                                     This parameter can be a value of @ref RTC_AlarmDateWeekDay_Definitions */
+
+  uint8_t AlarmDateWeekDay;      /*!< Specifies the RTC Alarm Date/WeekDay.
+                                      If the Alarm Date is selected, this parameter must be set to a value in the 1-31 range.
+                                      If the Alarm WeekDay is selected, this parameter can be a value of @ref RTC_WeekDay_Definitions */
+
+  uint32_t Alarm;                /*!< Specifies the alarm .
+                                      This parameter can be a value of @ref RTC_Alarms_Definitions */
+}RTC_AlarmTypeDef;
+
+/**
+  * @brief  RTC Handle Structure definition
+  */
+#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
+typedef struct __RTC_HandleTypeDef
+#else
+typedef struct
+#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
+{
+  RTC_TypeDef               *Instance;  /*!< Register base address    */
+
+  uint32_t                  TampOffset; /*!< Offset to TAMP instance  */
+
+  RTC_InitTypeDef           Init;       /*!< RTC required parameters  */
+
+  HAL_LockTypeDef           Lock;       /*!< RTC locking object       */
+
+  __IO HAL_RTCStateTypeDef  State;      /*!< Time communication state */
+
+#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
+  void  (* AlarmAEventCallback)      ( struct __RTC_HandleTypeDef * hrtc);           /*!< RTC Alarm A Event callback            */
+
+  void  (* AlarmBEventCallback)      ( struct __RTC_HandleTypeDef * hrtc);           /*!< RTC Alarm B Event callback            */
+
+  void  (* TimeStampEventCallback)   ( struct __RTC_HandleTypeDef * hrtc);           /*!< RTC TimeStamp Event callback          */
+
+  void  (* WakeUpTimerEventCallback) ( struct __RTC_HandleTypeDef * hrtc);           /*!< RTC WakeUpTimer Event callback        */
+
+  void  (* Tamper1EventCallback)     ( struct __RTC_HandleTypeDef * hrtc);           /*!< RTC Tamper 1 Event callback           */
+
+  void  (* Tamper2EventCallback)     ( struct __RTC_HandleTypeDef * hrtc);           /*!< RTC Tamper 2 Event callback           */
+
+#if defined(TAMP_CR1_TAMP3E)  
+  void  (* Tamper3EventCallback)     ( struct __RTC_HandleTypeDef * hrtc);           /*!< RTC Tamper 3 Event callback           */  
+#endif /* TAMP_CR1_TAMP3E */
+
+  void  (* InternalTamper3EventCallback)     ( struct __RTC_HandleTypeDef * hrtc);   /*!< RTC Internal Tamper 3 Event callback  */
+
+  void  (* InternalTamper4EventCallback)     ( struct __RTC_HandleTypeDef * hrtc);   /*!< RTC Internal Tamper 4 Event callback  */
+
+  void  (* InternalTamper5EventCallback)     ( struct __RTC_HandleTypeDef * hrtc);   /*!< RTC Internal Tamper 5 Event callback  */
+
+  void  (* InternalTamper6EventCallback)     ( struct __RTC_HandleTypeDef * hrtc);   /*!< RTC Internal Tamper 6 Event callback  */
+
+
+  void  (* MspInitCallback)         ( struct __RTC_HandleTypeDef * hrtc);   /*!< RTC Msp Init callback              */
+
+  void  (* MspDeInitCallback)       ( struct __RTC_HandleTypeDef * hrtc);   /*!< RTC Msp DeInit callback            */
+
+#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
+
+}RTC_HandleTypeDef;
+
+#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  HAL RTC Callback ID enumeration definition
+  */
+typedef enum
+{
+  HAL_RTC_ALARM_A_EVENT_CB_ID           = 0x00U,    /*!< RTC Alarm A Event Callback ID      */
+  HAL_RTC_ALARM_B_EVENT_CB_ID           = 0x01U,    /*!< RTC Alarm B Event Callback ID      */
+  HAL_RTC_TIMESTAMP_EVENT_CB_ID         = 0x02U,    /*!< RTC TimeStamp Event Callback ID    */
+  HAL_RTC_WAKEUPTIMER_EVENT_CB_ID       = 0x03U,    /*!< RTC WakeUp Timer Event Callback ID */
+  HAL_RTC_TAMPER1_EVENT_CB_ID           = 0x04U,    /*!< RTC Tamper 1 Callback ID           */
+  HAL_RTC_TAMPER2_EVENT_CB_ID           = 0x05U,    /*!< RTC Tamper 2 Callback ID           */
+#if defined(TAMP_CR1_TAMP3E)
+  HAL_RTC_TAMPER3_EVENT_CB_ID           = 0x06U,    /*!< RTC Tamper 3 Callback ID           */
+#endif /* TAMP_CR1_TAMP3E */
+  HAL_RTC_INTERNAL_TAMPER3_EVENT_CB_ID  = 0x09U,    /*!< RTC Internal Tamper 3 Callback ID  */
+  HAL_RTC_INTERNAL_TAMPER4_EVENT_CB_ID  = 0x0AU,    /*!< RTC Internal Tamper 4 Callback ID  */
+  HAL_RTC_INTERNAL_TAMPER5_EVENT_CB_ID  = 0x0BU,    /*!< RTC Internal Tamper 5 Callback ID  */
+  HAL_RTC_INTERNAL_TAMPER6_EVENT_CB_ID  = 0x0CU,    /*!< RTC Internal Tamper 6 Callback ID  */
+  HAL_RTC_MSPINIT_CB_ID                 = 0x0EU,    /*!< RTC Msp Init callback ID           */
+  HAL_RTC_MSPDEINIT_CB_ID               = 0x0FU     /*!< RTC Msp DeInit callback ID         */
+}HAL_RTC_CallbackIDTypeDef;
+
+/**
+  * @brief  HAL RTC Callback pointer definition
+  */
+typedef  void (*pRTC_CallbackTypeDef)(RTC_HandleTypeDef * hrtc); /*!< pointer to an RTC callback function */
+#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup RTC_Exported_Constants RTC Exported Constants
+  * @{
+  */
+
+/** @defgroup RTC_Hour_Formats RTC Hour Formats
+  * @{
+  */
+#define RTC_HOURFORMAT_24                   0x00000000u
+#define RTC_HOURFORMAT_12                   RTC_CR_FMT
+/**
+  * @}
+  */
+
+/** @defgroup RTCEx_Output_selection_Definitions RTCEx Output Selection Definition
+  * @{
+  */
+#define RTC_OUTPUT_DISABLE                  0x00000000u
+#define RTC_OUTPUT_ALARMA                   RTC_CR_OSEL_0
+#define RTC_OUTPUT_ALARMB                   RTC_CR_OSEL_1
+#define RTC_OUTPUT_WAKEUP                   RTC_CR_OSEL
+#define RTC_OUTPUT_TAMPER                   RTC_CR_TAMPOE
+/**
+  * @}
+  */
+
+/** @defgroup RTC_Output_Polarity_Definitions RTC Output Polarity Definitions
+  * @{
+  */
+#define RTC_OUTPUT_POLARITY_HIGH            0x00000000u
+#define RTC_OUTPUT_POLARITY_LOW             RTC_CR_POL
+/**
+  * @}
+  */
+
+/** @defgroup RTC_Output_Type_ALARM_OUT RTC Output Type ALARM OUT
+  * @{
+  */
+#define RTC_OUTPUT_TYPE_PUSHPULL            0x00000000u
+#define RTC_OUTPUT_TYPE_OPENDRAIN           RTC_CR_TAMPALRM_TYPE
+/**
+  * @}
+  */
+
+/** @defgroup RTC_Output_PullUp_ALARM_OUT RTC Output Pull-Up ALARM OUT
+  * @{
+  */
+#define RTC_OUTPUT_PULLUP_NONE              0x00000000u
+#define RTC_OUTPUT_PULLUP_ON                RTC_CR_TAMPALRM_PU
+/**
+  * @}
+  */
+
+/** @defgroup RTC_Output_ALARM_OUT_Remap RTC Output ALARM OUT Remap
+  * @{
+  */
+#define RTC_OUTPUT_REMAP_NONE               0x00000000u
+#define RTC_OUTPUT_REMAP_POS1               RTC_CR_OUT2EN
+/**
+  * @}
+  */
+
+/** @defgroup RTC_AM_PM_Definitions RTC AM PM Definitions
+  * @{
+  */
+#define RTC_HOURFORMAT12_AM                 0x0u
+#define RTC_HOURFORMAT12_PM                 0x1u
+/**
+  * @}
+  */
+
+/** @defgroup RTC_DayLightSaving_Definitions RTC DayLightSaving Definitions
+  * @{
+  */
+#define RTC_DAYLIGHTSAVING_SUB1H            RTC_CR_SUB1H
+#define RTC_DAYLIGHTSAVING_ADD1H            RTC_CR_ADD1H
+#define RTC_DAYLIGHTSAVING_NONE             0x00000000u
+/**
+  * @}
+  */
+
+/** @defgroup RTC_StoreOperation_Definitions RTC StoreOperation Definitions
+  * @{
+  */
+#define RTC_STOREOPERATION_RESET            0x00000000u
+#define RTC_STOREOPERATION_SET              RTC_CR_BKP
+/**
+  * @}
+  */
+
+/** @defgroup RTC_Input_parameter_format_definitions RTC Input Parameter Format Definitions
+  * @{
+  */
+#define RTC_FORMAT_BIN                      0x00000000u
+#define RTC_FORMAT_BCD                      0x00000001u
+/**
+  * @}
+  */
+
+/** @defgroup RTC_Month_Date_Definitions RTC Month Date Definitions
+  * @{
+  */
+
+/* Coded in BCD format */
+#define RTC_MONTH_JANUARY                   ((uint8_t)0x01U)
+#define RTC_MONTH_FEBRUARY                  ((uint8_t)0x02U)
+#define RTC_MONTH_MARCH                     ((uint8_t)0x03U)
+#define RTC_MONTH_APRIL                     ((uint8_t)0x04U)
+#define RTC_MONTH_MAY                       ((uint8_t)0x05U)
+#define RTC_MONTH_JUNE                      ((uint8_t)0x06U)
+#define RTC_MONTH_JULY                      ((uint8_t)0x07U)
+#define RTC_MONTH_AUGUST                    ((uint8_t)0x08U)
+#define RTC_MONTH_SEPTEMBER                 ((uint8_t)0x09U)
+#define RTC_MONTH_OCTOBER                   ((uint8_t)0x10U)
+#define RTC_MONTH_NOVEMBER                  ((uint8_t)0x11U)
+#define RTC_MONTH_DECEMBER                  ((uint8_t)0x12U)
+
+/**
+  * @}
+  */
+
+/** @defgroup RTC_WeekDay_Definitions RTC WeekDay Definitions
+  * @{
+  */
+#define RTC_WEEKDAY_MONDAY                  ((uint8_t)0x01U)
+#define RTC_WEEKDAY_TUESDAY                 ((uint8_t)0x02U)
+#define RTC_WEEKDAY_WEDNESDAY               ((uint8_t)0x03U)
+#define RTC_WEEKDAY_THURSDAY                ((uint8_t)0x04U)
+#define RTC_WEEKDAY_FRIDAY                  ((uint8_t)0x05U)
+#define RTC_WEEKDAY_SATURDAY                ((uint8_t)0x06U)
+#define RTC_WEEKDAY_SUNDAY                  ((uint8_t)0x07U)
+
+/**
+  * @}
+  */
+
+/** @defgroup RTC_AlarmDateWeekDay_Definitions RTC AlarmDateWeekDay Definitions
+  * @{
+  */
+#define RTC_ALARMDATEWEEKDAYSEL_DATE        0x00000000u
+#define RTC_ALARMDATEWEEKDAYSEL_WEEKDAY     RTC_ALRMAR_WDSEL
+
+/**
+  * @}
+  */
+
+/** @defgroup RTC_AlarmMask_Definitions RTC AlarmMask Definitions
+  * @{
+  */
+#define RTC_ALARMMASK_NONE                  0x00000000u
+#define RTC_ALARMMASK_DATEWEEKDAY           RTC_ALRMAR_MSK4
+#define RTC_ALARMMASK_HOURS                 RTC_ALRMAR_MSK3
+#define RTC_ALARMMASK_MINUTES               RTC_ALRMAR_MSK2
+#define RTC_ALARMMASK_SECONDS               RTC_ALRMAR_MSK1
+#define RTC_ALARMMASK_ALL                   (RTC_ALARMMASK_NONE | RTC_ALARMMASK_DATEWEEKDAY | \
+                                            RTC_ALARMMASK_HOURS | RTC_ALARMMASK_MINUTES     | \
+                                            RTC_ALARMMASK_SECONDS)
+
+/**
+  * @}
+  */
+
+/** @defgroup RTC_Alarms_Definitions RTC Alarms Definitions
+  * @{
+  */
+#define RTC_ALARM_A                         RTC_CR_ALRAE
+#define RTC_ALARM_B                         RTC_CR_ALRBE
+
+/**
+  * @}
+  */
+
+
+  /** @defgroup RTC_Alarm_Sub_Seconds_Masks_Definitions RTC Alarm Sub Seconds Masks Definitions
+  * @{
+  */
+#define RTC_ALARMSUBSECONDMASK_ALL          0x00000000u                                                              /*!< All Alarm SS fields are masked.
+                                                                                                                          There is no comparison on sub seconds
+                                                                                                                          for Alarm */
+#define RTC_ALARMSUBSECONDMASK_SS14_1       RTC_ALRMASSR_MASKSS_0                                                    /*!< SS[14:1] not used in Alarm
+                                                                                                                          comparison. Only SS[0] is compared.    */
+#define RTC_ALARMSUBSECONDMASK_SS14_2       RTC_ALRMASSR_MASKSS_1                                                    /*!< SS[14:2] not used in Alarm
+                                                                                                                          comparison. Only SS[1:0] are compared  */
+#define RTC_ALARMSUBSECONDMASK_SS14_3       (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_1)                          /*!< SS[14:3] not used in Alarm
+                                                                                                                          comparison. Only SS[2:0] are compared  */
+#define RTC_ALARMSUBSECONDMASK_SS14_4       RTC_ALRMASSR_MASKSS_2                                                    /*!< SS[14:4] not used in Alarm
+                                                                                                                          comparison. Only SS[3:0] are compared  */
+#define RTC_ALARMSUBSECONDMASK_SS14_5       (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_2)                          /*!< SS[14:5] not used in Alarm
+                                                                                                                          comparison. Only SS[4:0] are compared  */
+#define RTC_ALARMSUBSECONDMASK_SS14_6       (RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_2)                          /*!< SS[14:6] not used in Alarm
+                                                                                                                          comparison. Only SS[5:0] are compared  */
+#define RTC_ALARMSUBSECONDMASK_SS14_7       (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_2)  /*!< SS[14:7] not used in Alarm
+                                                                                                                          comparison. Only SS[6:0] are compared  */
+#define RTC_ALARMSUBSECONDMASK_SS14_8       RTC_ALRMASSR_MASKSS_3                                                    /*!< SS[14:8] not used in Alarm
+                                                                                                                          comparison. Only SS[7:0] are compared  */
+#define RTC_ALARMSUBSECONDMASK_SS14_9       (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_3)                          /*!< SS[14:9] not used in Alarm
+                                                                                                                          comparison. Only SS[8:0] are compared  */
+#define RTC_ALARMSUBSECONDMASK_SS14_10      (RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_3)                          /*!< SS[14:10] not used in Alarm
+                                                                                                                          comparison. Only SS[9:0] are compared  */
+#define RTC_ALARMSUBSECONDMASK_SS14_11      (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_3)  /*!< SS[14:11] not used in Alarm
+                                                                                                                          comparison. Only SS[10:0] are compared */
+#define RTC_ALARMSUBSECONDMASK_SS14_12      (RTC_ALRMASSR_MASKSS_2 | RTC_ALRMASSR_MASKSS_3)                          /*!< SS[14:12] not used in Alarm
+                                                                                                                          comparison.Only SS[11:0] are compared  */
+#define RTC_ALARMSUBSECONDMASK_SS14_13      (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_2 | RTC_ALRMASSR_MASKSS_3)  /*!< SS[14:13] not used in Alarm
+                                                                                                                          comparison. Only SS[12:0] are compared */
+#define RTC_ALARMSUBSECONDMASK_SS14         (RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_2 | RTC_ALRMASSR_MASKSS_3)  /*!< SS[14] not used in Alarm
+                                                                                                                          comparison.Only SS[13:0] are compared  */
+#define RTC_ALARMSUBSECONDMASK_NONE         RTC_ALRMASSR_MASKSS                                                      /*!< SS[14:0] are compared and must match
+                                                                                                                          to activate alarm. */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_Interrupts_Definitions RTC Interrupts Definitions
+  * @{
+  */
+#define RTC_IT_TS                           RTC_CR_TSIE        /*!< Enable Timestamp Interrupt    */
+#define RTC_IT_WUT                          RTC_CR_WUTIE       /*!< Enable Wakeup timer Interrupt */
+#define RTC_IT_ALRA                         RTC_CR_ALRAIE      /*!< Enable Alarm A Interrupt      */
+#define RTC_IT_ALRB                         RTC_CR_ALRBIE      /*!< Enable Alarm B Interrupt      */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_Flag_Mask    RTC Flag Mask (5bits) describe in RTC_Flags_Definitions
+  * @{
+  */
+#define RTC_FLAG_MASK                       0x001Fu        /*!< RTC flags mask (5bits) */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_Flags_Definitions RTC Flags Definitions
+  *        Elements values convention: 000000XX000YYYYYb
+  *           - YYYYY  : Interrupt flag position in the XX register (5bits)
+  *           - XX  : Interrupt status register (2bits)
+  *                 - 01: ICSR register
+  *                 - 10: SR or SCR or MISR or SMISR registers
+  * @{
+  */
+#define RTC_FLAG_RECALPF                    (0x00000100U | RTC_ICSR_RECALPF_Pos) /*!< Recalibration pending Flag */
+#define RTC_FLAG_INITF                      (0x00000100U | RTC_ICSR_INITF_Pos)   /*!< Initialization flag */
+#define RTC_FLAG_RSF                        (0x00000100U | RTC_ICSR_RSF_Pos)     /*!< Registers synchronization flag */
+#define RTC_FLAG_INITS                      (0x00000100U | RTC_ICSR_INITS_Pos)   /*!< Initialization status flag */
+#define RTC_FLAG_SHPF                       (0x00000100U | RTC_ICSR_SHPF_Pos)    /*!< Shift operation pending flag */
+#define RTC_FLAG_WUTWF                      (0x00000100U | RTC_ICSR_WUTWF_Pos)   /*!< Wakeup timer write flag */
+#define RTC_FLAG_ALRBWF                     (0x00000100U | RTC_ICSR_ALRBWF_Pos)  /*!< Alarm B write flag */
+#define RTC_FLAG_ALRAWF                     (0x00000100U | RTC_ICSR_ALRAWF_Pos)  /*!< Alarm A write flag */
+#define RTC_FLAG_ITSF                       (0x00000200U | RTC_SR_ITSF_Pos)      /*!< Internal Time-stamp flag */
+#define RTC_FLAG_TSOVF                      (0x00000200U | RTC_SR_TSOVF_Pos)     /*!< Time-stamp overflow flag */
+#define RTC_FLAG_TSF                        (0x00000200U | RTC_SR_TSF_Pos)       /*!< Time-stamp flag */
+#define RTC_FLAG_WUTF                       (0x00000200U | RTC_SR_WUTF_Pos)      /*!< Wakeup timer flag */
+#define RTC_FLAG_ALRBF                      (0x00000200U | RTC_SR_ALRBF_Pos)     /*!< Alarm B flag */
+#define RTC_FLAG_ALRAF                      (0x00000200U | RTC_SR_ALRAF_Pos)     /*!< Alarm A flag */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_Clear_Flags_Definitions RTC Clear Flags Definitions
+  * @{
+  */
+#define RTC_CLEAR_ITSF                      RTC_SCR_CITSF    /*!< Clear Internal Time-stamp flag */
+#define RTC_CLEAR_TSOVF                     RTC_SCR_CTSOVF   /*!< Clear Time-stamp overflow flag */
+#define RTC_CLEAR_TSF                       RTC_SCR_CTSF     /*!< Clear Time-stamp flag */
+#define RTC_CLEAR_WUTF                      RTC_SCR_CWUTF    /*!< Clear Wakeup timer flag */
+#define RTC_CLEAR_ALRBF                     RTC_SCR_CALRBF   /*!< Clear Alarm B flag */
+#define RTC_CLEAR_ALRAF                     RTC_SCR_CALRAF   /*!< Clear Alarm A flag */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup RTC_Exported_Macros RTC Exported Macros
+  * @{
+  */
+
+/** @brief Reset RTC handle state
+  * @param  __HANDLE__ RTC handle.
+  * @retval None
+  */
+#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
+#define __HAL_RTC_RESET_HANDLE_STATE(__HANDLE__) do{\
+                                                      (__HANDLE__)->State = HAL_RTC_STATE_RESET;\
+                                                      (__HANDLE__)->MspInitCallback = NULL;\
+                                                      (__HANDLE__)->MspDeInitCallback = NULL;\
+                                                     }while(0)
+#else
+#define __HAL_RTC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_RTC_STATE_RESET)
+#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
+
+/**
+  * @brief  Disable the write protection for RTC registers.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @retval None
+  */
+#define __HAL_RTC_WRITEPROTECTION_DISABLE(__HANDLE__)             \
+                        do{                                       \
+                            (__HANDLE__)->Instance->WPR = 0xCAU;   \
+                            (__HANDLE__)->Instance->WPR = 0x53U;   \
+                          } while(0U)
+
+/**
+  * @brief  Enable the write protection for RTC registers.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @retval None
+  */
+#define __HAL_RTC_WRITEPROTECTION_ENABLE(__HANDLE__)              \
+                        do{                                       \
+                            (__HANDLE__)->Instance->WPR = 0xFFU;   \
+                          } while(0U)
+
+/**
+  * @brief  Add 1 hour (summer time change).
+  * @note   This interface is deprecated.
+  *         To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __BKP__ Backup
+  *         This parameter can be:
+  *            @arg @ref RTC_STOREOPERATION_RESET
+  *            @arg @ref RTC_STOREOPERATION_SET
+  * @retval None
+  */
+#define __HAL_RTC_DAYLIGHT_SAVING_TIME_ADD1H(__HANDLE__, __BKP__)                         \
+                        do {                                                              \
+                            __HAL_RTC_WRITEPROTECTION_DISABLE(__HANDLE__);                \
+                            SET_BIT((__HANDLE__)->Instance->CR, RTC_CR_ADD1H);            \
+                            MODIFY_REG((__HANDLE__)->Instance->CR, RTC_CR_BKP , (__BKP__)); \
+                            __HAL_RTC_WRITEPROTECTION_ENABLE(__HANDLE__);                 \
+                        } while(0);
+
+/**
+  * @brief  Subtract 1 hour (winter time change).
+  * @note   This interface is deprecated. 
+  *         To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __BKP__ Backup
+  *         This parameter can be:
+  *            @arg @ref RTC_STOREOPERATION_RESET
+  *            @arg @ref RTC_STOREOPERATION_SET
+  * @retval None
+  */
+#define __HAL_RTC_DAYLIGHT_SAVING_TIME_SUB1H(__HANDLE__, __BKP__)                         \
+                        do {                                                              \
+                            __HAL_RTC_WRITEPROTECTION_DISABLE(__HANDLE__);                \
+                            SET_BIT((__HANDLE__)->Instance->CR, RTC_CR_SUB1H);            \
+                            MODIFY_REG((__HANDLE__)->Instance->CR, RTC_CR_BKP , (__BKP__)); \
+                            __HAL_RTC_WRITEPROTECTION_ENABLE(__HANDLE__);                 \
+                        } while(0);
+
+ /**
+  * @brief  Enable the RTC ALARMA peripheral.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @retval None
+  */
+#define __HAL_RTC_ALARMA_ENABLE(__HANDLE__)  ((__HANDLE__)->Instance->CR |= (RTC_CR_ALRAE))
+
+/**
+  * @brief  Disable the RTC ALARMA peripheral.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @retval None
+  */
+#define __HAL_RTC_ALARMA_DISABLE(__HANDLE__)  ((__HANDLE__)->Instance->CR &= ~(RTC_CR_ALRAE))
+
+/**
+  * @brief  Enable the RTC ALARMB peripheral.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @retval None
+  */
+#define __HAL_RTC_ALARMB_ENABLE(__HANDLE__)   ((__HANDLE__)->Instance->CR |= (RTC_CR_ALRBE))
+
+/**
+  * @brief  Disable the RTC ALARMB peripheral.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @retval None
+  */
+#define __HAL_RTC_ALARMB_DISABLE(__HANDLE__)  ((__HANDLE__)->Instance->CR &= ~(RTC_CR_ALRBE))
+
+/**
+  * @brief  Enable the RTC Alarm interrupt.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __INTERRUPT__ specifies the RTC Alarm interrupt sources to be enabled or disabled.
+  *          This parameter can be any combination of the following values:
+  *             @arg @ref RTC_IT_ALRA Alarm A interrupt, @ref RTC_Interrupts_Definitions
+  *             @arg @ref RTC_IT_ALRB Alarm B interrupt
+  * @retval None
+  */
+#define __HAL_RTC_ALARM_ENABLE_IT(__HANDLE__, __INTERRUPT__)   ((__HANDLE__)->Instance->CR |= (__INTERRUPT__))
+
+/**
+  * @brief  Disable the RTC Alarm interrupt.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __INTERRUPT__ specifies the RTC Alarm interrupt sources to be enabled or disabled.
+  *         This parameter can be any combination of the following values:
+  *            @arg @ref RTC_IT_ALRA Alarm A interrupt
+  *            @arg @ref RTC_IT_ALRB Alarm B interrupt
+  * @retval None
+  */
+#define __HAL_RTC_ALARM_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__))
+
+/**
+  * @brief  Check whether the specified RTC Alarm interrupt has occurred or not.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __INTERRUPT__ specifies the RTC Alarm interrupt sources to check.
+  *         This parameter can be:
+  *            @arg @ref RTC_IT_ALRA Alarm A interrupt
+  *            @arg @ref RTC_IT_ALRB Alarm B interrupt
+  * @retval None
+  */
+#define __HAL_RTC_ALARM_GET_IT(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->SR)& ((__INTERRUPT__)>> 12U)) != 0U)? 1U : 0U)
+
+/**
+  * @brief  Check whether the specified RTC Alarm interrupt has been enabled or not.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __INTERRUPT__ specifies the RTC Alarm interrupt sources to check.
+  *         This parameter can be:
+  *            @arg @ref RTC_IT_ALRA Alarm A interrupt
+  *            @arg @ref RTC_IT_ALRB Alarm B interrupt
+  * @retval None
+  */
+#define __HAL_RTC_ALARM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)     (((((__HANDLE__)->Instance->CR) & (__INTERRUPT__)) != 0U) ? 1U : 0U)
+
+/**
+  * @brief  Get the selected RTC Alarms flag status.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __FLAG__ specifies the RTC Alarm Flag sources to check.
+  *         This parameter can be:
+  *            @arg @ref RTC_FLAG_ALRAF
+  *            @arg @ref RTC_FLAG_ALRBF
+  *            @arg @ref RTC_FLAG_ALRAWF
+  *            @arg @ref RTC_FLAG_ALRBWF
+  * @retval None
+  */
+#define __HAL_RTC_ALARM_GET_FLAG(__HANDLE__, __FLAG__)   (__HAL_RTC_GET_FLAG((__HANDLE__), (__FLAG__)))
+
+/**
+  * @brief  Clear the RTC Alarms pending flags.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __FLAG__ specifies the RTC Alarm Flag sources to clear.
+  *          This parameter can be:
+  *             @arg @ref RTC_FLAG_ALRAF
+  *             @arg @ref RTC_FLAG_ALRBF
+  * @retval None
+  */
+#define __HAL_RTC_ALARM_CLEAR_FLAG(__HANDLE__, __FLAG__)   (((__FLAG__) == RTC_FLAG_ALRAF) ? (__HAL_RTC_CLEAR_FLAG((__HANDLE__), RTC_CLEAR_ALRAF)) : \
+                                                            (__HAL_RTC_CLEAR_FLAG((__HANDLE__), RTC_CLEAR_ALRBF)))
+
+/**
+  * @brief  Enable interrupt on the RTC Alarm associated Exti line.
+  * @retval None
+  */
+#define __HAL_RTC_ALARM_EXTI_ENABLE_IT()            (EXTI->IMR1 |= RTC_EXTI_LINE_ALARM_EVENT)
+
+/**
+  * @brief  Disable interrupt on the RTC Alarm associated Exti line.
+  * @retval None
+  */
+#define __HAL_RTC_ALARM_EXTI_DISABLE_IT()           (EXTI->IMR1 &= ~(RTC_EXTI_LINE_ALARM_EVENT))
+
+/**
+  * @brief  Enable event on the RTC Alarm associated Exti line.
+  * @retval None.
+  */
+#define __HAL_RTC_ALARM_EXTI_ENABLE_EVENT()         (EXTI->EMR1 |= RTC_EXTI_LINE_ALARM_EVENT)
+
+/**
+  * @brief  Disable event on the RTC Alarm associated Exti line.
+  * @retval None.
+  */
+#define __HAL_RTC_ALARM_EXTI_DISABLE_EVENT()         (EXTI->EMR1 &= ~(RTC_EXTI_LINE_ALARM_EVENT))
+
+/**
+  * @}
+  */
+
+/* Include RTC HAL Extended module */
+#include "stm32g0xx_hal_rtc_ex.h"
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup RTC_Exported_Functions RTC Exported Functions
+  * @{
+  */
+
+/** @defgroup RTC_Exported_Functions_Group1 Initialization and de-initialization functions
+  * @{
+  */
+/* Initialization and de-initialization functions  ****************************/
+HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc);
+HAL_StatusTypeDef HAL_RTC_DeInit(RTC_HandleTypeDef *hrtc);
+
+void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc);
+void HAL_RTC_MspDeInit(RTC_HandleTypeDef *hrtc);
+
+/* Callbacks Register/UnRegister functions  ***********************************/
+#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
+HAL_StatusTypeDef HAL_RTC_RegisterCallback(RTC_HandleTypeDef *hrtc, HAL_RTC_CallbackIDTypeDef CallbackID, pRTC_CallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_RTC_UnRegisterCallback(RTC_HandleTypeDef *hrtc, HAL_RTC_CallbackIDTypeDef CallbackID);
+#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @defgroup RTC_Exported_Functions_Group2 RTC Time and Date functions
+  * @{
+  */
+/* RTC Time and Date functions ************************************************/
+HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format);
+HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format);
+HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format);
+HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format);
+void              HAL_RTC_DST_Add1Hour(RTC_HandleTypeDef *hrtc);
+void              HAL_RTC_DST_Sub1Hour(RTC_HandleTypeDef *hrtc);
+void              HAL_RTC_DST_SetStoreOperation(RTC_HandleTypeDef *hrtc);
+void              HAL_RTC_DST_ClearStoreOperation(RTC_HandleTypeDef *hrtc);
+uint32_t          HAL_RTC_DST_ReadStoreOperation(RTC_HandleTypeDef *hrtc);
+/**
+  * @}
+  */
+
+/** @defgroup RTC_Exported_Functions_Group3 RTC Alarm functions
+  * @{
+  */
+/* RTC Alarm functions ********************************************************/
+HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format);
+HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format);
+HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm);
+HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format);
+void              HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc);
+HAL_StatusTypeDef HAL_RTC_PollForAlarmAEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout);
+void              HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc);
+/**
+  * @}
+  */
+
+/** @defgroup  RTC_Exported_Functions_Group4 Peripheral Control functions
+  * @{
+  */
+/* Peripheral Control functions ***********************************************/
+HAL_StatusTypeDef   HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc);
+/**
+  * @}
+  */
+
+/** @defgroup RTC_Exported_Functions_Group5 Peripheral State functions
+  * @{
+  */
+/* Peripheral State functions *************************************************/
+HAL_RTCStateTypeDef HAL_RTC_GetState(RTC_HandleTypeDef *hrtc);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup RTC_Private_Constants RTC Private Constants
+  * @{
+  */
+/* Masks Definition */
+#define RTC_TR_RESERVED_MASK                (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | \
+                                            RTC_TR_MNT | RTC_TR_MNU| RTC_TR_ST | \
+                                            RTC_TR_SU)
+#define RTC_DR_RESERVED_MASK                (RTC_DR_YT | RTC_DR_YU | RTC_DR_WDU | \
+                                            RTC_DR_MT | RTC_DR_MU | RTC_DR_DT  | \
+                                            RTC_DR_DU)
+#define RTC_INIT_MASK                       0xFFFFFFFFu
+#define RTC_RSF_MASK                        (~(RTC_ICSR_INIT | RTC_ICSR_RSF))
+
+#define RTC_TIMEOUT_VALUE                   1000u
+
+#define RTC_EXTI_LINE_ALARM_EVENT           EXTI_IMR1_IM19  /*!< External interrupt line 19 Connected to the RTC Alarm event */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup RTC_Private_Macros RTC Private Macros
+  * @{
+  */
+
+/** @defgroup RTC_IS_RTC_Definitions RTC Private macros to check input parameters
+  * @{
+  */
+#define IS_RTC_OUTPUT(OUTPUT) (((OUTPUT) == RTC_OUTPUT_DISABLE) || \
+                                ((OUTPUT) == RTC_OUTPUT_ALARMA)  || \
+                                ((OUTPUT) == RTC_OUTPUT_ALARMB)  || \
+                                ((OUTPUT) == RTC_OUTPUT_WAKEUP)  || \
+                                ((OUTPUT) == RTC_OUTPUT_TAMPER))
+
+#define IS_RTC_HOUR_FORMAT(FORMAT)     (((FORMAT) == RTC_HOURFORMAT_12) || \
+                                        ((FORMAT) == RTC_HOURFORMAT_24))
+
+#define IS_RTC_OUTPUT_POL(POL) (((POL) == RTC_OUTPUT_POLARITY_HIGH) || \
+                                ((POL) == RTC_OUTPUT_POLARITY_LOW))
+
+#define IS_RTC_OUTPUT_TYPE(TYPE) (((TYPE) == RTC_OUTPUT_TYPE_OPENDRAIN) || \
+                                  ((TYPE) == RTC_OUTPUT_TYPE_PUSHPULL))
+
+#define IS_RTC_OUTPUT_PULLUP(TYPE) (((TYPE) == RTC_OUTPUT_PULLUP_NONE) || \
+                                    ((TYPE) == RTC_OUTPUT_PULLUP_ON))
+
+#define IS_RTC_OUTPUT_REMAP(REMAP)   (((REMAP) == RTC_OUTPUT_REMAP_NONE) || \
+                                      ((REMAP) == RTC_OUTPUT_REMAP_POS1))
+
+#define IS_RTC_HOURFORMAT12(PM)  (((PM) == RTC_HOURFORMAT12_AM) || \
+                                  ((PM) == RTC_HOURFORMAT12_PM))
+
+#define IS_RTC_DAYLIGHT_SAVING(SAVE) (((SAVE) == RTC_DAYLIGHTSAVING_SUB1H) || \
+                                      ((SAVE) == RTC_DAYLIGHTSAVING_ADD1H) || \
+                                      ((SAVE) == RTC_DAYLIGHTSAVING_NONE))
+
+#define IS_RTC_STORE_OPERATION(OPERATION) (((OPERATION) == RTC_STOREOPERATION_RESET) || \
+                                           ((OPERATION) == RTC_STOREOPERATION_SET))
+
+#define IS_RTC_FORMAT(FORMAT) (((FORMAT) == RTC_FORMAT_BIN) || \
+                               ((FORMAT) == RTC_FORMAT_BCD))
+
+#define IS_RTC_YEAR(YEAR)              ((YEAR) <= 99u)
+
+#define IS_RTC_MONTH(MONTH)            (((MONTH) >= 1u) && ((MONTH) <= 12u))
+
+#define IS_RTC_DATE(DATE)              (((DATE) >= 1u) && ((DATE) <= 31u))
+
+#define IS_RTC_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_WEEKDAY_MONDAY)    || \
+                                 ((WEEKDAY) == RTC_WEEKDAY_TUESDAY)   || \
+                                 ((WEEKDAY) == RTC_WEEKDAY_WEDNESDAY) || \
+                                 ((WEEKDAY) == RTC_WEEKDAY_THURSDAY)  || \
+                                 ((WEEKDAY) == RTC_WEEKDAY_FRIDAY)    || \
+                                 ((WEEKDAY) == RTC_WEEKDAY_SATURDAY)  || \
+                                 ((WEEKDAY) == RTC_WEEKDAY_SUNDAY))
+
+#define IS_RTC_ALARM_DATE_WEEKDAY_DATE(DATE) (((DATE) >0u) && ((DATE) <= 31u))
+
+#define IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_WEEKDAY_MONDAY)    || \
+                                                    ((WEEKDAY) == RTC_WEEKDAY_TUESDAY)   || \
+                                                    ((WEEKDAY) == RTC_WEEKDAY_WEDNESDAY) || \
+                                                    ((WEEKDAY) == RTC_WEEKDAY_THURSDAY)  || \
+                                                    ((WEEKDAY) == RTC_WEEKDAY_FRIDAY)    || \
+                                                    ((WEEKDAY) == RTC_WEEKDAY_SATURDAY)  || \
+                                                    ((WEEKDAY) == RTC_WEEKDAY_SUNDAY))
+
+#define IS_RTC_ALARM_DATE_WEEKDAY_SEL(SEL) (((SEL) == RTC_ALARMDATEWEEKDAYSEL_DATE) || \
+                                            ((SEL) == RTC_ALARMDATEWEEKDAYSEL_WEEKDAY))
+
+#define IS_RTC_ALARM_MASK(MASK)  (((MASK) & ~(RTC_ALARMMASK_ALL)) == 0U)
+
+#define IS_RTC_ALARM(ALARM)      (((ALARM) == RTC_ALARM_A) || \
+                                  ((ALARM) == RTC_ALARM_B))
+
+#define IS_RTC_ALARM_SUB_SECOND_VALUE(VALUE) ((VALUE) <= RTC_ALRMASSR_SS)
+
+#define IS_RTC_ALARM_SUB_SECOND_MASK(MASK)   (((MASK) == RTC_ALARMSUBSECONDMASK_ALL) || \
+                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_1) || \
+                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_2) || \
+                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_3) || \
+                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_4) || \
+                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_5) || \
+                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_6) || \
+                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_7) || \
+                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_8) || \
+                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_9) || \
+                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_10) || \
+                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_11) || \
+                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_12) || \
+                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_13) || \
+                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14) || \
+                                              ((MASK) == RTC_ALARMSUBSECONDMASK_NONE))
+
+#define IS_RTC_ASYNCH_PREDIV(PREDIV)   ((PREDIV) <= 0x7Fu)
+
+#define IS_RTC_SYNCH_PREDIV(PREDIV)    ((PREDIV) <= 0x7FFFu)
+
+#define IS_RTC_HOUR12(HOUR)            (((HOUR) > 0u) && ((HOUR) <= 12u))
+
+#define IS_RTC_HOUR24(HOUR)            ((HOUR) <= 23u)
+
+#define IS_RTC_MINUTES(MINUTES)        ((MINUTES) <= 59u)
+
+#define IS_RTC_SECONDS(SECONDS)        ((SECONDS) <= 59u)
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private functions -------------------------------------------------------------*/
+/** @defgroup RTC_Private_Functions RTC Private Functions
+  * @{
+  */
+HAL_StatusTypeDef  RTC_EnterInitMode(RTC_HandleTypeDef* hrtc);
+HAL_StatusTypeDef  RTC_ExitInitMode(RTC_HandleTypeDef *hrtc);
+uint8_t            RTC_ByteToBcd2(uint8_t Value);
+uint8_t            RTC_Bcd2ToByte(uint8_t Value);
+/**
+  * @}
+  */
+
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_RTC_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rtc_ex.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rtc_ex.h
new file mode 100644
index 0000000..cb0e750
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rtc_ex.h
@@ -0,0 +1,1157 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_rtc_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of RTC HAL Extended module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_RTC_EX_H
+#define STM32G0xx_HAL_RTC_EX_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup RTCEx RTCEx
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup RTCEx_Exported_Types RTCEx Exported Types
+  * @{
+  */
+
+/** @defgroup RTCEx_Tamper_structure_definition RTCEx Tamper structure definition
+  * @{
+  */
+typedef struct
+{
+  uint32_t Tamper;                      /*!< Specifies the Tamper Pin.
+                                             This parameter can be a value of @ref RTCEx_Tamper_Pins */
+
+  uint32_t Trigger;                     /*!< Specifies the Tamper Trigger.
+                                             This parameter can be a value of @ref RTCEx_Tamper_Trigger */
+
+  uint32_t NoErase;                     /*!< Specifies the Tamper no erase mode.
+                                             This parameter can be a value of @ref RTCEx_Tamper_EraseBackUp */
+
+  uint32_t MaskFlag;                    /*!< Specifies the Tamper Flag masking.
+                                             This parameter can be a value of @ref RTCEx_Tamper_MaskFlag */
+
+  uint32_t Filter;                      /*!< Specifies the TAMP Filter Tamper.
+                                             This parameter can be a value of @ref RTCEx_Tamper_Filter */
+
+  uint32_t SamplingFrequency;           /*!< Specifies the sampling frequency.
+                                             This parameter can be a value of @ref RTCEx_Tamper_Sampling_Frequencies */
+
+  uint32_t PrechargeDuration;           /*!< Specifies the Precharge Duration .
+                                             This parameter can be a value of @ref RTCEx_Tamper_Pin_Precharge_Duration */
+
+  uint32_t TamperPullUp;                /*!< Specifies the Tamper PullUp .
+                                             This parameter can be a value of @ref RTCEx_Tamper_Pull_UP */
+
+  uint32_t TimeStampOnTamperDetection;  /*!< Specifies the TimeStampOnTamperDetection.
+                                             This parameter can be a value of @ref RTCEx_Tamper_TimeStampOnTamperDetection_Definitions */
+}RTC_TamperTypeDef;
+/**
+  * @}
+  */
+
+
+/** @defgroup RTCEx_Internal_Tamper_structure_definition RTCEx Internal Tamper structure definition
+  * @{
+  */
+typedef struct
+{
+  uint32_t IntTamper;                   /*!< Specifies the Internal Tamper Pin.
+                                             This parameter can be a value of @ref RTCEx_Internal_Tamper_Pins */
+
+  uint32_t TimeStampOnTamperDetection;  /*!< Specifies the TimeStampOnTamperDetection.
+                                             This parameter can be a value of @ref RTCEx_Tamper_TimeStampOnTamperDetection_Definitions */
+} RTC_InternalTamperTypeDef;
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup RTCEx_Exported_Constants RTCEx Exported Constants
+  * @{
+  */
+
+/** @defgroup RTCEx_Time_Stamp_Edges_definitions RTCEx Time Stamp Edges definition
+  * @{
+  */
+#define RTC_TIMESTAMPEDGE_RISING        0x00000000u
+#define RTC_TIMESTAMPEDGE_FALLING       RTC_CR_TSEDGE
+/**
+  * @}
+  */
+
+/** @defgroup RTCEx_TimeStamp_Pin_Selections RTCEx TimeStamp Pin Selection
+  * @{
+  */
+#define RTC_TIMESTAMPPIN_DEFAULT              0x00000000u
+/**
+  * @}
+  */
+
+/** @defgroup RTCEx_Wakeup_Timer_Definitions RTCEx Wakeup Timer Definitions
+  * @{
+  */
+#define RTC_WAKEUPCLOCK_RTCCLK_DIV16        0x00000000u
+#define RTC_WAKEUPCLOCK_RTCCLK_DIV8         RTC_CR_WUCKSEL_0
+#define RTC_WAKEUPCLOCK_RTCCLK_DIV4         RTC_CR_WUCKSEL_1
+#define RTC_WAKEUPCLOCK_RTCCLK_DIV2         (RTC_CR_WUCKSEL_0 | RTC_CR_WUCKSEL_1)
+#define RTC_WAKEUPCLOCK_CK_SPRE_16BITS      RTC_CR_WUCKSEL_2
+#define RTC_WAKEUPCLOCK_CK_SPRE_17BITS      (RTC_CR_WUCKSEL_1 | RTC_CR_WUCKSEL_2)
+/**
+  * @}
+  */
+
+/** @defgroup RTCEx_Smooth_calib_period_Definitions RTCEx Smooth calib period Definitions
+  * @{
+  */
+#define RTC_SMOOTHCALIB_PERIOD_32SEC   0x00000000u              /*!< If RTCCLK = 32768 Hz, Smooth calibation
+                                                                     period is 32s,  else 2exp20 RTCCLK pulses */
+#define RTC_SMOOTHCALIB_PERIOD_16SEC   RTC_CALR_CALW16          /*!< If RTCCLK = 32768 Hz, Smooth calibation
+                                                                     period is 16s, else 2exp19 RTCCLK pulses */
+#define RTC_SMOOTHCALIB_PERIOD_8SEC    RTC_CALR_CALW8           /*!< If RTCCLK = 32768 Hz, Smooth calibation
+                                                                     period is 8s, else 2exp18 RTCCLK pulses */
+/**
+  * @}
+  */
+
+/** @defgroup RTCEx_Smooth_calib_Plus_pulses_Definitions RTCEx Smooth calib Plus pulses Definitions
+  * @{
+  */
+#define RTC_SMOOTHCALIB_PLUSPULSES_SET    RTC_CALR_CALP            /*!< The number of RTCCLK pulses added
+                                                                        during a X -second window = Y - CALM[8:0]
+                                                                        with Y = 512, 256, 128 when X = 32, 16, 8 */
+#define RTC_SMOOTHCALIB_PLUSPULSES_RESET  0x00000000u              /*!< The number of RTCCLK pulses subbstited
+                                                                        during a 32-second window = CALM[8:0] */
+
+/**
+  * @}
+  */
+ /** @defgroup RTCEx_Calib_Output_selection_Definitions RTCEx Calib Output selection Definitions
+  * @{
+  */
+#define RTC_CALIBOUTPUT_512HZ            0x00000000u
+#define RTC_CALIBOUTPUT_1HZ              RTC_CR_COSEL
+
+/**
+  * @}
+  */
+
+
+/** @defgroup RTCEx_Add_1_Second_Parameter_Definition RTCEx Add 1 Second Parameter Definitions
+  * @{
+  */
+#define RTC_SHIFTADD1S_RESET      0x00000000u
+#define RTC_SHIFTADD1S_SET        RTC_SHIFTR_ADD1S
+/**
+  * @}
+  */
+
+/** @defgroup RTCEx_Tamper_Pins  RTCEx Tamper Pins Definition
+  * @{
+  */
+#define RTC_TAMPER_1                        TAMP_CR1_TAMP1E
+#define RTC_TAMPER_2                        TAMP_CR1_TAMP2E
+#if defined(TAMP_CR1_TAMP3E)
+#define RTC_TAMPER_3                        TAMP_CR1_TAMP3E
+#define RTC_TAMPER_ALL                      (TAMP_CR1_TAMP1E | TAMP_CR1_TAMP2E | TAMP_CR1_TAMP3E)
+#else
+#define RTC_TAMPER_ALL                      (TAMP_CR1_TAMP1E | TAMP_CR1_TAMP2E)
+#endif /* TAMP_CR1_TAMP3E */
+/**
+  * @}
+  */
+
+/** @defgroup RTCEx_Internal_Tamper_Pins  RTCEx Internal Tamper Pins Definition
+  * @{
+  */
+#define RTC_INT_TAMPER_3                    TAMP_CR1_ITAMP3E
+#define RTC_INT_TAMPER_4                    TAMP_CR1_ITAMP4E
+#define RTC_INT_TAMPER_5                    TAMP_CR1_ITAMP5E
+#define RTC_INT_TAMPER_6                    TAMP_CR1_ITAMP6E
+#define RTC_INT_TAMPER_ALL                  (TAMP_CR1_ITAMP3E | TAMP_CR1_ITAMP4E | \
+                                             TAMP_CR1_ITAMP5E | TAMP_CR1_ITAMP6E)
+/**
+  * @}
+  */
+
+/** @defgroup RTCEx_Tamper_Trigger  RTCEx Tamper Trigger
+  * @{
+  */
+#define RTC_TAMPERTRIGGER_RISINGEDGE        0x00u
+#define RTC_TAMPERTRIGGER_FALLINGEDGE       0x01u
+#define RTC_TAMPERTRIGGER_LOWLEVEL          RTC_TAMPERTRIGGER_RISINGEDGE
+#define RTC_TAMPERTRIGGER_HIGHLEVEL         RTC_TAMPERTRIGGER_FALLINGEDGE
+/**
+  * @}
+  */
+
+/** @defgroup RTCEx_Tamper_MaskFlag  RTCEx Tamper MaskFlag
+  * @{
+  */
+#define RTC_TAMPERMASK_FLAG_DISABLE         0x00u
+#define RTC_TAMPERMASK_FLAG_ENABLE          0x01u
+/**
+  * @}
+  */
+
+/** @defgroup RTCEx_Tamper_EraseBackUp  RTCEx Tamper EraseBackUp
+* @{
+*/
+#define RTC_TAMPER_ERASE_BACKUP_ENABLE      0x00u
+#define RTC_TAMPER_ERASE_BACKUP_DISABLE     0x01u
+/**
+  * @}
+  */
+
+/** @defgroup RTCEx_Tamper_Filter  RTCEx Tamper Filter
+  * @{
+  */
+#define RTC_TAMPERFILTER_DISABLE            0x00000000U             /*!< Tamper filter is disabled */
+#define RTC_TAMPERFILTER_2SAMPLE           TAMP_FLTCR_TAMPFLT_0    /*!< Tamper is activated after 2
+                                                                         consecutive samples at the active level */
+#define RTC_TAMPERFILTER_4SAMPLE           TAMP_FLTCR_TAMPFLT_1    /*!< Tamper is activated after 4
+                                                                         consecutive samples at the active level */
+#define RTC_TAMPERFILTER_8SAMPLE           TAMP_FLTCR_TAMPFLT      /*!< Tamper is activated after 8
+                                                                         consecutive samples at the active level */
+/**
+  * @}
+  */
+
+/** @defgroup RTCEx_Tamper_Sampling_Frequencies  RTCEx Tamper Sampling Frequencies
+  * @{
+  */
+#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768  0x00000000U                                     /*!< Each of the tamper inputs are sampled
+                                                                                                      with a frequency =  RTCCLK / 32768 */
+#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV16384  TAMP_FLTCR_TAMPFREQ_0                           /*!< Each of the tamper inputs are sampled
+                                                                                                      with a frequency =  RTCCLK / 16384 */
+#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV8192   TAMP_FLTCR_TAMPFREQ_1                           /*!< Each of the tamper inputs are sampled
+                                                                                                      with a frequency =  RTCCLK / 8192  */
+#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV4096   (TAMP_FLTCR_TAMPFREQ_0 | TAMP_FLTCR_TAMPFREQ_1) /*!< Each of the tamper inputs are sampled
+                                                                                                      with a frequency =  RTCCLK / 4096  */
+#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV2048   TAMP_FLTCR_TAMPFREQ_2                           /*!< Each of the tamper inputs are sampled
+                                                                                                      with a frequency =  RTCCLK / 2048  */
+#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV1024   (TAMP_FLTCR_TAMPFREQ_0 | TAMP_FLTCR_TAMPFREQ_2) /*!< Each of the tamper inputs are sampled
+                                                                                                      with a frequency =  RTCCLK / 1024  */
+#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV512    (TAMP_FLTCR_TAMPFREQ_1 | TAMP_FLTCR_TAMPFREQ_2) /*!< Each of the tamper inputs are sampled
+                                                                                                      with a frequency =  RTCCLK / 512   */
+#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV256    (TAMP_FLTCR_TAMPFREQ_0 | TAMP_FLTCR_TAMPFREQ_1 | \
+                                                  TAMP_FLTCR_TAMPFREQ_2)                         /*!< Each of the tamper inputs are sampled
+                                                                                                      with a frequency =  RTCCLK / 256   */
+/**
+  * @}
+  */
+
+/** @defgroup RTCEx_Tamper_Pin_Precharge_Duration  RTCEx Tamper Pin Precharge Duration
+  * @{
+  */
+#define RTC_TAMPERPRECHARGEDURATION_1RTCCLK     0x00000000U                                       /*!< Tamper pins are pre-charged before
+                                                                                                        sampling during 1 RTCCLK cycle  */
+#define RTC_TAMPERPRECHARGEDURATION_2RTCCLK     TAMP_FLTCR_TAMPPRCH_0                             /*!< Tamper pins are pre-charged before
+                                                                                                        sampling during 2 RTCCLK cycles */
+#define RTC_TAMPERPRECHARGEDURATION_4RTCCLK     TAMP_FLTCR_TAMPPRCH_1                             /*!< Tamper pins are pre-charged before
+                                                                                                        sampling during 4 RTCCLK cycles */
+#define RTC_TAMPERPRECHARGEDURATION_8RTCCLK     (TAMP_FLTCR_TAMPPRCH_0 | TAMP_FLTCR_TAMPPRCH_1)   /*!< Tamper pins are pre-charged before
+                                                                                                        sampling during 8 RTCCLK cycles */
+/**
+  * @}
+  */
+
+/** @defgroup RTCEx_Tamper_Pull_UP  RTCEx Tamper Pull UP
+  * @{
+  */
+#define RTC_TAMPER_PULLUP_ENABLE           0x00000000u           /*!< Tamper pins are pre-charged before sampling */
+#define RTC_TAMPER_PULLUP_DISABLE          TAMP_FLTCR_TAMPPUDIS  /*!< Tamper pins pre-charge is disabled          */
+/**
+  * @}
+  */
+
+/** @defgroup RTCEx_Tamper_TimeStampOnTamperDetection_Definitions RTCEx Tamper TimeStamp On Tamper Detection Definitions
+  * @{
+  */
+#define RTC_TIMESTAMPONTAMPERDETECTION_DISABLE  0x00000000u    /*!< TimeStamp on Tamper Detection event is not saved */
+#define RTC_TIMESTAMPONTAMPERDETECTION_ENABLE   RTC_CR_TAMPTS  /*!< TimeStamp on Tamper Detection event saved        */
+/**
+  * @}
+  */
+
+
+/** @defgroup RTCEx_Internal_Tamper_Interrupt  RTCEx Internal Tamper Interrupt
+  * @{
+  */
+#define RTC_IT_TAMP1                       TAMP_IER_TAMP1IE     /*!< Tamper 1 Interrupt */
+#define RTC_IT_TAMP2                       TAMP_IER_TAMP2IE     /*!< Tamper 2 Interrupt */
+#if defined(TAMP_CR1_TAMP3E)
+#define RTC_IT_TAMP3                       TAMP_IER_TAMP3IE     /*!< Tamper 3 Interrupt */
+#define RTC_IT_TAMPALL                     (TAMP_IER_TAMP1IE | TAMP_IER_TAMP2IE | TAMP_IER_TAMP3IE)
+#else
+#define RTC_IT_TAMPALL                     (TAMP_IER_TAMP1IE | TAMP_IER_TAMP2IE)
+#endif /* TAMP_CR1_TAMP3E */
+
+#define RTC_IT_INT_TAMP3                   TAMP_IER_ITAMP3IE
+#define RTC_IT_INT_TAMP4                   TAMP_IER_ITAMP4IE
+#define RTC_IT_INT_TAMP5                   TAMP_IER_ITAMP5IE
+#define RTC_IT_INT_TAMP6                   TAMP_IER_ITAMP6IE
+#define RTC_IT_INT_TAMPALL                 (RTC_IT_INT_TAMP3 | RTC_IT_INT_TAMP4 | \
+                                            RTC_IT_INT_TAMP5 | RTC_IT_INT_TAMP6)
+/**
+  * @}
+  */
+
+/** @defgroup RTCEx_Flags  RTCEx Flags
+  * @{
+  */
+#define RTC_FLAG_TAMP1                     TAMP_SR_TAMP1F
+#define RTC_FLAG_TAMP2                     TAMP_SR_TAMP2F
+#if defined(TAMP_CR1_TAMP3E)
+#define RTC_FLAG_TAMP3                     TAMP_SR_TAMP3F
+#define RTC_FLAG_TAMPALL                  (RTC_FLAG_TAMP1 | RTC_FLAG_TAMP2 | RTC_FLAG_TAMP3)
+#else
+#define RTC_FLAG_TAMPALL                  (RTC_FLAG_TAMP1 | RTC_FLAG_TAMP2)
+#endif /* TAMP_CR1_TAMP3E */
+#define RTC_FLAG_INT_TAMP3                 TAMP_SR_ITAMP3F
+#define RTC_FLAG_INT_TAMP4                 TAMP_SR_ITAMP4F
+#define RTC_FLAG_INT_TAMP5                 TAMP_SR_ITAMP5F
+#define RTC_FLAG_INT_TAMP6                 TAMP_SR_ITAMP6F
+#define RTC_FLAG_INT_TAMPALL               (RTC_FLAG_INT_TAMP3 | RTC_FLAG_INT_TAMP4 | \
+                                            RTC_FLAG_INT_TAMP5 | RTC_FLAG_INT_TAMP6)
+/**
+  * @}
+  */
+
+
+/** @defgroup RTCEx_Backup_Registers  RTCEx Backup Registers Definition
+  * @{
+  */
+#define RTC_BKP_NUMBER                     0x00000005u
+#define RTC_BKP_DR0                        0x00000000u
+#define RTC_BKP_DR1                        0x00000001u
+#define RTC_BKP_DR2                        0x00000002u
+#define RTC_BKP_DR3                        0x00000003u
+#define RTC_BKP_DR4                        0x00000004u
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup RTCEx_Exported_Macros RTCEx Exported Macros
+  * @{
+  */
+
+/** @brief  Clear the specified RTC pending flag.
+  * @param  __HANDLE__ specifies the RTC Handle.
+  * @param  __FLAG__ specifies the flag to check.
+  *          This parameter can be any combination of the following values:
+  *            @arg @ref RTC_CLEAR_ITSF               Clear Internal Time-stamp flag
+  *            @arg @ref RTC_CLEAR_TSOVF              Clear Time-stamp overflow flag
+  *            @arg @ref RTC_CLEAR_TSF                Clear Time-stamp flag
+  *            @arg @ref RTC_CLEAR_WUTF               Clear Wakeup timer flag
+  *            @arg @ref RTC_CLEAR_ALRBF              Clear Alarm B flag
+  *            @arg @ref RTC_CLEAR_ALRAF              Clear Alarm A flag
+  * @retval None
+  */
+#define __HAL_RTC_CLEAR_FLAG(__HANDLE__, __FLAG__)   ((__HANDLE__)->Instance->SCR |= (__FLAG__))
+
+/** @brief  Check whether the specified RTC flag is set or not.
+  * @param  __HANDLE__ specifies the RTC Handle.
+  * @param  __FLAG__ specifies the flag to check.
+  *          This parameter can be:
+  *            @arg @ref RTC_FLAG_RECALPF             Recalibration pending Flag
+  *            @arg @ref RTC_FLAG_INITF               Initialization flag
+  *            @arg @ref RTC_FLAG_RSF                 Registers synchronization flag
+  *            @arg @ref RTC_FLAG_INITS               Initialization status flag
+  *            @arg @ref RTC_FLAG_SHPF                Shift operation pending flag
+  *            @arg @ref RTC_FLAG_WUTWF               Wakeup timer write flag
+  *            @arg @ref RTC_FLAG_ALRBWF              Alarm B write flag
+  *            @arg @ref RTC_FLAG_ALRAWF              Alarm A write flag
+  *            @arg @ref RTC_FLAG_ITSF                Internal Time-stamp flag
+  *            @arg @ref RTC_FLAG_TSOVF               Time-stamp overflow flag
+  *            @arg @ref RTC_FLAG_TSF                 Time-stamp flag
+  *            @arg @ref RTC_FLAG_WUTF                Wakeup timer flag
+  *            @arg @ref RTC_FLAG_ALRBF               Alarm B flag
+  *            @arg @ref RTC_FLAG_ALRAF               Alarm A flag
+  * @retval None
+  */
+#define __HAL_RTC_GET_FLAG(__HANDLE__, __FLAG__)    (((((__FLAG__)) >> 8U) == 1U) ? ((((__HANDLE__)->Instance->ICSR & (1U << (((uint16_t)(__FLAG__)) & RTC_FLAG_MASK))) != 0U) ? 1U : 0U) :\
+                                                     ((((__HANDLE__)->Instance->SR & (1U << (((uint16_t)(__FLAG__)) & RTC_FLAG_MASK))) != 0U) ? 1U : 0U))
+
+/* ---------------------------------WAKEUPTIMER---------------------------------*/
+/** @defgroup RTCEx_WakeUp_Timer RTC WakeUp Timer
+  * @{
+  */
+/**
+  * @brief  Enable the RTC WakeUp Timer peripheral.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @retval None
+  */
+#define __HAL_RTC_WAKEUPTIMER_ENABLE(__HANDLE__)                      ((__HANDLE__)->Instance->CR |= (RTC_CR_WUTE))
+
+/**
+  * @brief  Disable the RTC WakeUp Timer peripheral.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @retval None
+  */
+#define __HAL_RTC_WAKEUPTIMER_DISABLE(__HANDLE__)                     ((__HANDLE__)->Instance->CR &= ~(RTC_CR_WUTE))
+
+/**
+  * @brief  Enable the RTC WakeUpTimer interrupt.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __INTERRUPT__ specifies the RTC WakeUpTimer interrupt sources to be enabled.
+  *         This parameter can be:
+  *            @arg @ref RTC_IT_WUT WakeUpTimer interrupt
+  * @retval None
+  */
+#define __HAL_RTC_WAKEUPTIMER_ENABLE_IT(__HANDLE__, __INTERRUPT__)    ((__HANDLE__)->Instance->CR |= (__INTERRUPT__))
+
+/**
+  * @brief  Disable the RTC WakeUpTimer interrupt.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __INTERRUPT__ specifies the RTC WakeUpTimer interrupt sources to be disabled.
+  *         This parameter can be:
+  *            @arg @ref RTC_IT_WUT WakeUpTimer interrupt
+  * @retval None
+  */
+#define __HAL_RTC_WAKEUPTIMER_DISABLE_IT(__HANDLE__, __INTERRUPT__)   ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__))
+
+/**
+  * @brief  Check whether the specified RTC WakeUpTimer interrupt has occurred or not.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __INTERRUPT__ specifies the RTC WakeUpTimer interrupt to check.
+  *         This parameter can be:
+  *            @arg @ref RTC_IT_WUT  WakeUpTimer interrupt
+  * @retval None
+  */
+#define __HAL_RTC_WAKEUPTIMER_GET_IT(__HANDLE__, __INTERRUPT__)       (((((__HANDLE__)->Instance->SR) & ((__INTERRUPT__)>> 12U)) != 0U) ? 1U : 0U)
+
+/**
+  * @brief  Check whether the specified RTC Wake Up timer interrupt has been enabled or not.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __INTERRUPT__ specifies the RTC Wake Up timer interrupt sources to check.
+  *         This parameter can be:
+  *            @arg @ref RTC_IT_WUT  WakeUpTimer interrupt
+  * @retval None
+  */
+#define __HAL_RTC_WAKEUPTIMER_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)   (((((__HANDLE__)->Instance->CR) & (__INTERRUPT__)) != 0U) ? 1U : 0U)
+
+/**
+  * @brief  Get the selected RTC WakeUpTimers flag status.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __FLAG__ specifies the RTC WakeUpTimer Flag is pending or not.
+  *          This parameter can be:
+  *             @arg @ref RTC_FLAG_WUTF
+  *             @arg @ref RTC_FLAG_WUTWF
+  * @retval None
+  */
+#define __HAL_RTC_WAKEUPTIMER_GET_FLAG(__HANDLE__, __FLAG__)   (__HAL_RTC_GET_FLAG((__HANDLE__), (__FLAG__)))
+
+/**
+  * @brief  Clear the RTC Wake Up timers pending flags.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __FLAG__ specifies the RTC WakeUpTimer Flag to clear.
+  *         This parameter can be:
+  *            @arg @ref RTC_FLAG_WUTF
+  * @retval None
+  */
+#define __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(__HANDLE__, __FLAG__)     (__HAL_RTC_CLEAR_FLAG((__HANDLE__), RTC_CLEAR_WUTF))
+
+/* WAKE-UP TIMER EXTI */
+/* ------------------ */
+/**
+  * @brief  Enable interrupt on the RTC WakeUp Timer associated Exti line.
+  * @retval None
+  */
+#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT()       (EXTI->IMR1 |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT)
+
+/**
+  * @brief  Disable interrupt on the RTC WakeUp Timer associated Exti line.
+  * @retval None
+  */
+#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT()      (EXTI->IMR1 &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT))
+
+/**
+  * @brief  Enable event on the RTC WakeUp Timer associated Exti line.
+  * @retval None.
+  */
+#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_EVENT()    (EXTI->EMR1 |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT)
+
+/**
+  * @brief  Disable event on the RTC WakeUp Timer associated Exti line.
+  * @retval None.
+  */
+#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_EVENT()   (EXTI->EMR1 &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT))
+
+/**
+  * @}
+  */
+
+/* ---------------------------------TIMESTAMP---------------------------------*/
+/** @defgroup RTCEx_Timestamp RTC Timestamp
+  * @{
+  */
+/**
+  * @brief  Enable the RTC TimeStamp peripheral.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @retval None
+  */
+#define __HAL_RTC_TIMESTAMP_ENABLE(__HANDLE__)                       ((__HANDLE__)->Instance->CR |= (RTC_CR_TSE))
+
+/**
+  * @brief  Disable the RTC TimeStamp peripheral.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @retval None
+  */
+#define __HAL_RTC_TIMESTAMP_DISABLE(__HANDLE__)                      ((__HANDLE__)->Instance->CR &= ~(RTC_CR_TSE))
+
+/**
+  * @brief  Enable the RTC TimeStamp interrupt.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __INTERRUPT__ specifies the RTC TimeStamp interrupt source to be enabled.
+  *         This parameter can be:
+  *            @arg @ref RTC_IT_TS TimeStamp interrupt
+  * @retval None
+  */
+#define __HAL_RTC_TIMESTAMP_ENABLE_IT(__HANDLE__, __INTERRUPT__)     ((__HANDLE__)->Instance->CR |= (__INTERRUPT__))
+
+/**
+  * @brief  Disable the RTC TimeStamp interrupt.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __INTERRUPT__ specifies the RTC TimeStamp interrupt source to be disabled.
+  *         This parameter can be:
+  *            @arg @ref RTC_IT_TS TimeStamp interrupt
+  * @retval None
+  */
+#define __HAL_RTC_TIMESTAMP_DISABLE_IT(__HANDLE__, __INTERRUPT__)    ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__))
+
+/**
+  * @brief  Check whether the specified RTC TimeStamp interrupt has occurred or not.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __INTERRUPT__ specifies the RTC TimeStamp interrupt to check.
+  *         This parameter can be:
+  *            @arg @ref RTC_IT_TS TimeStamp interrupt
+  * @retval None
+  */
+#define __HAL_RTC_TIMESTAMP_GET_IT(__HANDLE__, __INTERRUPT__)        (((((__HANDLE__)->Instance->SR) & ((__INTERRUPT__)>> 12U)) != 0U) ? 1U : 0U)
+
+/**
+  * @brief  Check whether the specified RTC Time Stamp interrupt has been enabled or not.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __INTERRUPT__ specifies the RTC Time Stamp interrupt source to check.
+  *         This parameter can be:
+  *            @arg @ref RTC_IT_TS TimeStamp interrupt
+  * @retval None
+  */
+#define __HAL_RTC_TIMESTAMP_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)     (((((__HANDLE__)->Instance->CR) & (__INTERRUPT__)) != 0U) ? 1U : 0U)
+
+/**
+  * @brief  Get the selected RTC TimeStamps flag status.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __FLAG__ specifies the RTC TimeStamp Flag is pending or not.
+  *         This parameter can be:
+  *            @arg @ref RTC_FLAG_TSF
+  *            @arg @ref RTC_FLAG_TSOVF
+  * @retval None
+  */
+#define __HAL_RTC_TIMESTAMP_GET_FLAG(__HANDLE__, __FLAG__)     (__HAL_RTC_GET_FLAG((__HANDLE__),(__FLAG__)))
+
+/**
+  * @brief  Clear the RTC Time Stamps pending flags.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __FLAG__ specifies the RTC TimeStamp Flag to clear.
+  *          This parameter can be:
+  *             @arg @ref RTC_FLAG_TSF
+  *             @arg @ref RTC_FLAG_TSOVF
+  * @retval None
+  */
+#define __HAL_RTC_TIMESTAMP_CLEAR_FLAG(__HANDLE__, __FLAG__)   (__HAL_RTC_CLEAR_FLAG((__HANDLE__), (__FLAG__)))
+
+/**
+  * @brief  Enable interrupt on the RTC Timestamp associated Exti line.
+  * @retval None
+  */
+#define __HAL_RTC_TIMESTAMP_EXTI_ENABLE_IT()        (EXTI->IMR1 |= RTC_EXTI_LINE_TIMESTAMP_EVENT)
+
+/**
+  * @brief  Disable interrupt on the RTC Timestamp associated Exti line.
+  * @retval None
+  */
+#define __HAL_RTC_TIMESTAMP_EXTI_DISABLE_IT()       (EXTI->IMR1 &= ~(RTC_EXTI_LINE_TIMESTAMP_EVENT))
+
+/**
+  * @brief  Enable event on the RTC Timestamp associated Exti line.
+  * @retval None
+  */
+#define __HAL_RTC_TIMESTAMP_EXTI_ENABLE_EVENT()    (EXTI->EMR1 |= RTC_EXTI_LINE_TIMESTAMP_EVENT)
+
+/**
+  * @brief  Disable event on the RTC Timestamp associated Exti line.
+  * @retval None
+  */
+#define __HAL_RTC_TIMESTAMP_EXTI_DISABLE_EVENT()   (EXTI->EMR1 &= ~(RTC_EXTI_LINE_TIMESTAMP_EVENT))
+
+/**
+  * @brief  Enable the RTC internal TimeStamp peripheral.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @retval None
+  */
+#define __HAL_RTC_INTERNAL_TIMESTAMP_ENABLE(__HANDLE__)                ((__HANDLE__)->Instance->CR |= (RTC_CR_ITSE))
+
+/**
+  * @brief  Disable the RTC internal TimeStamp peripheral.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @retval None
+  */
+#define __HAL_RTC_INTERNAL_TIMESTAMP_DISABLE(__HANDLE__)               ((__HANDLE__)->Instance->CR &= ~(RTC_CR_ITSE))
+
+/**
+  * @brief  Get the selected RTC Internal Time Stamps flag status.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __FLAG__ specifies the RTC Internal Time Stamp Flag is pending or not.
+  *         This parameter can be:
+  *            @arg @ref RTC_FLAG_ITSF
+  * @retval None
+  */
+#define __HAL_RTC_INTERNAL_TIMESTAMP_GET_FLAG(__HANDLE__, __FLAG__)     (__HAL_RTC_GET_FLAG((__HANDLE__),(__FLAG__)))
+
+/**
+  * @brief  Clear the RTC Internal Time Stamps pending flags.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __FLAG__ specifies the RTC Internal Time Stamp Flag source to clear.
+  * This parameter can be:
+  *             @arg @ref RTC_FLAG_ITSF
+  * @retval None
+  */
+#define __HAL_RTC_INTERNAL_TIMESTAMP_CLEAR_FLAG(__HANDLE__, __FLAG__)     (__HAL_RTC_CLEAR_FLAG((__HANDLE__), RTC_CLEAR_ITSF))
+
+/**
+  * @brief  Enable the RTC TimeStamp on Tamper detection.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @retval None
+  */
+#define __HAL_RTC_TAMPTS_ENABLE(__HANDLE__)                       ((__HANDLE__)->Instance->CR |= (RTC_CR_TAMPTS))
+
+/**
+  * @brief  Disable the RTC TimeStamp on Tamper detection.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @retval None
+  */
+#define __HAL_RTC_TAMPTS_DISABLE(__HANDLE__)                      ((__HANDLE__)->Instance->CR &= ~(RTC_CR_TAMPTS))
+
+/**
+  * @brief  Enable the RTC Tamper detection output.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @retval None
+  */
+#define __HAL_RTC_TAMPOE_ENABLE(__HANDLE__)                       ((__HANDLE__)->Instance->CR |= (RTC_CR_TAMPOE))
+
+/**
+  * @brief  Disable the RTC Tamper detection output.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @retval None
+  */
+#define __HAL_RTC_TAMPOE_DISABLE(__HANDLE__)                      ((__HANDLE__)->Instance->CR &= ~(RTC_CR_TAMPOE))
+
+
+/**
+  * @}
+  */
+
+
+/* ------------------------------Calibration----------------------------------*/
+/** @defgroup RTCEx_Calibration RTC Calibration
+  * @{
+  */
+
+/**
+  * @brief  Enable the RTC calibration output.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @retval None
+  */
+#define __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(__HANDLE__)               ((__HANDLE__)->Instance->CR |= (RTC_CR_COE))
+
+/**
+  * @brief  Disable the calibration output.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @retval None
+  */
+#define __HAL_RTC_CALIBRATION_OUTPUT_DISABLE(__HANDLE__)              ((__HANDLE__)->Instance->CR &= ~(RTC_CR_COE))
+
+
+/**
+  * @brief  Enable the clock reference detection.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @retval None
+  */
+#define __HAL_RTC_CLOCKREF_DETECTION_ENABLE(__HANDLE__)               ((__HANDLE__)->Instance->CR |= (RTC_CR_REFCKON))
+
+/**
+  * @brief  Disable the clock reference detection.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @retval None
+  */
+#define __HAL_RTC_CLOCKREF_DETECTION_DISABLE(__HANDLE__)              ((__HANDLE__)->Instance->CR &= ~(RTC_CR_REFCKON))
+
+
+/**
+  * @brief  Get the selected RTC shift operations flag status.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __FLAG__ specifies the RTC shift operation Flag is pending or not.
+  *          This parameter can be:
+  *             @arg @ref RTC_FLAG_SHPF
+  * @retval None
+  */
+#define __HAL_RTC_SHIFT_GET_FLAG(__HANDLE__, __FLAG__)                (__HAL_RTC_GET_FLAG((__HANDLE__), (__FLAG__)))
+/**
+  * @}
+  */
+
+
+/* ------------------------------Tamper----------------------------------*/
+/** @defgroup RTCEx_Tamper RTCEx tamper
+  * @{
+  */
+/**
+  * @brief  Enable the TAMP Tamper input detection.
+  * @param  __HANDLE__ specifies the RTC handle.
+  * @param  __TAMPER__ specifies the RTC Tamper source to be enabled.
+  *         This parameter can be any combination of the following values:
+  *            @arg  RTC_ALL_TAMPER: All tampers
+  *            @arg  RTC_TAMPER_1: Tamper1
+  *            @arg  RTC_TAMPER_2: Tamper2
+  *            @arg  RTC_TAMPER_3: Tamper3 (*)
+  * @retval None
+  */
+#define __HAL_RTC_TAMPER_ENABLE(__HANDLE__, __TAMPER__)           (((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->CR1 |= (__TAMPER__))
+
+/**
+  * @brief  Disable the TAMP Tamper input detection.
+  * @param  __HANDLE__ specifies the TAMP handle.
+  * @param  __TAMPER__ specifies the TAMP Tamper sources to be enabled.
+  *         This parameter can be any combination of the following values:
+  *            @arg  RTC_ALL_TAMPER: All tampers
+  *            @arg  RTC_TAMPER_1: Tamper1
+  *            @arg  RTC_TAMPER_2: Tamper2
+  *            @arg  RTC_TAMPER_3: Tamper3 (*)
+  */
+#define __HAL_RTC_TAMPER_DISABLE(__HANDLE__, __TAMPER__)           (((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->CR1 &= ~(__TAMPER__))
+
+
+/**************************************************************************************************/
+/**
+  * @brief  Enable the TAMP Tamper interrupt.
+  * @param  __HANDLE__ specifies the TAMP handle.
+  * @param  __INTERRUPT__ specifies the TAMP Tamper interrupt sources to be enabled.
+  *          This parameter can be any combination of the following values:
+  *             @arg  RTC_IT_TAMPALL: All tampers interrupts
+  *             @arg  RTC_IT_TAMP1: Tamper1 interrupt
+  *             @arg  RTC_IT_TAMP2: Tamper2 interrupt
+  *             @arg  RTC_IT_TAMP3: Tamper3 interrupt (*)
+  * @retval None
+  */
+#define __HAL_RTC_TAMPER_ENABLE_IT(__HANDLE__, __INTERRUPT__)        (((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->IER |= (__INTERRUPT__))
+
+/**
+  * @brief  Disable the TAMP Tamper interrupt.
+  * @param  __HANDLE__ specifies the TAMP handle.
+  * @param  __INTERRUPT__ specifies the TAMP Tamper interrupt sources to be disabled.
+  *         This parameter can be any combination of the following values:
+  *            @arg  RTC_IT_TAMPALL: All tampers interrupts
+  *            @arg  RTC_IT_TAMP1: Tamper1 interrupt
+  *            @arg  RTC_IT_TAMP2: Tamper2 interrupt
+  *            @arg  RTC_IT_TAMP3: Tamper3 interrupt (*)
+  * @retval None
+  */
+#define __HAL_RTC_TAMPER_DISABLE_IT(__HANDLE__, __INTERRUPT__)       (((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->IER &= ~(__INTERRUPT__))
+
+
+/**************************************************************************************************/
+/**
+  * @brief  Check whether the specified TAMP Tamper interrupt has occurred or not.
+  * @param  __HANDLE__ specifies the TAMP handle.
+  * @param  __INTERRUPT__ specifies the TAMP Tamper interrupt to check.
+  *         This parameter can be:
+  *            @arg  RTC_IT_TAMPALL: All tampers interrupts
+  *            @arg  RTC_IT_TAMP1: Tamper1 interrupt
+  *            @arg  RTC_IT_TAMP2: Tamper2 interrupt
+  *            @arg  RTC_IT_TAMP3: Tamper3 interrupt (*)
+  *            @arg  RTC_IT_INT_TAMP3: Internal Tamper3 interrupt
+  *            @arg  RTC_IT_INT_TAMP4: Internal Tamper4 interrupt
+  *            @arg  RTC_IT_INT_TAMP5: Internal Tamper5 interrupt
+  *            @arg  RTC_IT_INT_TAMP6: Internal Tamper6 interrupt
+  * @retval None
+  */
+#define __HAL_RTC_TAMPER_GET_IT(__HANDLE__, __INTERRUPT__)     ((((((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->SR) & (__INTERRUPT__)) != 0U) ? 1U : 0U)
+
+
+/**
+  * @brief  Check whether the specified TAMP Tamper interrupt has been enabled or not.
+  * @param  __HANDLE__ specifies the TAMP handle.
+  * @param  __INTERRUPT__ specifies the TAMP Tamper interrupt source to check.
+  *         This parameter can be:
+  *            @arg  RTC_IT_TAMPALL: All tampers interrupts
+  *            @arg  RTC_IT_TAMP1: Tamper1 interrupt
+  *            @arg  RTC_IT_TAMP2: Tamper2 interrupt
+  *            @arg  RTC_IT_TAMP3: Tamper3 interrupt (*)
+  *            @arg  RTC_IT_INT_TAMPALL: All internal tampers interrupts
+  *            @arg  RTC_IT_INT_TAMP3: Internal Tamper3 interrupt
+  *            @arg  RTC_IT_INT_TAMP4: Internal Tamper4 interrupt
+  *            @arg  RTC_IT_INT_TAMP5: Internal Tamper5 interrupt
+  *            @arg  RTC_IT_INT_TAMP6: Internal Tamper6 interrupt
+  * @retval None
+  */
+#define __HAL_RTC_TAMPER_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)    ((((((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->IER) & (__INTERRUPT__)) != 0U) ? 1U : 0U)
+
+
+/**
+  * @brief  Get the selected TAMP Tampers flag status.
+  * @param  __HANDLE__ specifies the TAMP handle.
+  * @param  __FLAG__ specifies the TAMP Tamper Flag is pending or not.
+  *          This parameter can be:
+  *             @arg RTC_FLAG_TAMP1: Tamper1 flag
+  *             @arg RTC_FLAG_TAMP2: Tamper2 flag
+  *             @arg RTC_FLAG_TAMP3: Tamper3 flag (*)
+  *             @arg RTC_FLAG_INT_TAMP3: Internal Tamper3 flag
+  *             @arg RTC_FLAG_INT_TAMP4: Internal Tamper4 flag
+  *             @arg RTC_FLAG_INT_TAMP5: Internal Tamper5 flag
+  *             @arg RTC_FLAG_INT_TAMP6: Internal Tamper6 flag
+  * @retval None
+  */
+#define __HAL_RTC_TAMPER_GET_FLAG(__HANDLE__, __FLAG__)        (((((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->SR) & (__FLAG__)) != 0U)
+
+/**
+  * @brief  Clear the TAMP Tampers pending flags.
+  * @param  __HANDLE__ specifies the TAMP handle.
+  * @param  __FLAG__ specifies the TAMP Tamper Flag to clear.
+  *          This parameter can be:
+  *             @arg RTC_FLAG_TAMPALL: All Tamper flags
+  *             @arg RTC_FLAG_TAMP1: Tamper1 flag
+  *             @arg RTC_FLAG_TAMP2: Tamper2 flag
+  *             @arg RTC_FLAG_TAMP3: Tamper3 flag (*)
+  *             @arg RTC_FLAG_INT_TAMP3: Internal Tamper3 flag
+  *             @arg RTC_FLAG_INT_TAMP4: Internal Tamper4 flag
+  *             @arg RTC_FLAG_INT_TAMP5: Internal Tamper5 flag
+  *             @arg RTC_FLAG_INT_TAMP6: Internal Tamper6 flag
+  * @retval None
+  */
+#define __HAL_RTC_TAMPER_CLEAR_FLAG(__HANDLE__, __FLAG__)      ((((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->SCR) |= (__FLAG__))
+
+/**
+  * @brief  Enable interrupt on the TAMP associated Exti line.
+  * @retval None
+  */
+#define __HAL_RTC_TAMPER_EXTI_ENABLE_IT()        (EXTI->IMR1 |= RTC_EXTI_LINE_TAMPER_EVENT)
+
+/**
+  * @brief  Disable interrupt on the TAMP associated Exti line.
+  * @retval None
+  */
+#define __HAL_RTC_TAMPER_EXTI_DISABLE_IT()       (EXTI->IMR1 &= ~(RTC_EXTI_LINE_TAMPER_EVENT))
+
+/**
+  * @brief  Enable event on the TAMP associated Exti line.
+  * @retval None
+  */
+#define __HAL_RTC_TAMPER_EXTI_ENABLE_EVENT()    (EXTI->EMR1 |= RTC_EXTI_LINE_TAMPER_EVENT)
+
+/**
+  * @brief  Disable event on the TAMP associated Exti line.
+  * @retval None
+  */
+#define __HAL_RTC_TAMPER_EXTI_DISABLE_EVENT()   (EXTI->EMR1 &= ~(RTC_EXTI_LINE_TAMPER_EVENT))
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup RTCEx_Exported_Functions RTCEx Exported Functions
+  * @{
+  */
+
+/* RTC TimeStamp functions *****************************************/
+/** @defgroup RTCEx_Exported_Functions_Group1 Extended RTC TimeStamp functions
+ * @{
+ */
+
+HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin);
+HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp_IT(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin);
+HAL_StatusTypeDef HAL_RTCEx_DeactivateTimeStamp(RTC_HandleTypeDef *hrtc);
+HAL_StatusTypeDef HAL_RTCEx_SetInternalTimeStamp(RTC_HandleTypeDef *hrtc);
+HAL_StatusTypeDef HAL_RTCEx_DeactivateInternalTimeStamp(RTC_HandleTypeDef *hrtc);
+HAL_StatusTypeDef HAL_RTCEx_GetTimeStamp(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTimeStamp, RTC_DateTypeDef *sTimeStampDate, uint32_t Format);
+
+void              HAL_RTCEx_TimeStampIRQHandler(RTC_HandleTypeDef *hrtc);
+HAL_StatusTypeDef HAL_RTCEx_PollForTimeStampEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout);
+void              HAL_RTCEx_TimeStampEventCallback(RTC_HandleTypeDef *hrtc);
+/**
+  * @}
+  */
+
+
+/* RTC Wake-up functions ******************************************************/
+/** @defgroup RTCEx_Exported_Functions_Group2 Extended RTC Wake-up functions
+ * @{
+ */
+
+HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock);
+HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock);
+HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc);
+uint32_t          HAL_RTCEx_GetWakeUpTimer(RTC_HandleTypeDef *hrtc);
+void              HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc);
+void              HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc);
+HAL_StatusTypeDef HAL_RTCEx_PollForWakeUpTimerEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout);
+/**
+  * @}
+  */
+
+/* Extended Control functions ************************************************/
+/** @defgroup RTCEx_Exported_Functions_Group3 Extended Peripheral Control functions
+ * @{
+ */
+
+HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef *hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmoothCalibMinusPulsesValue);
+HAL_StatusTypeDef HAL_RTCEx_SetSynchroShift(RTC_HandleTypeDef *hrtc, uint32_t ShiftAdd1S, uint32_t ShiftSubFS);
+HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef *hrtc, uint32_t CalibOutput);
+HAL_StatusTypeDef HAL_RTCEx_DeactivateCalibrationOutPut(RTC_HandleTypeDef *hrtc);
+HAL_StatusTypeDef HAL_RTCEx_SetRefClock(RTC_HandleTypeDef *hrtc);
+HAL_StatusTypeDef HAL_RTCEx_DeactivateRefClock(RTC_HandleTypeDef *hrtc);
+HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc);
+HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef *hrtc);
+/**
+  * @}
+  */
+
+/* Extended RTC features functions *******************************************/
+/** @defgroup RTCEx_Exported_Functions_Group4 Extended features functions
+ * @{
+ */
+
+void              HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc);
+HAL_StatusTypeDef HAL_RTCEx_PollForAlarmBEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout);
+/**
+  * @}
+  */
+
+/** @defgroup RTCEx_Exported_Functions_Group5 Extended RTC Tamper functions
+ * @{
+ */
+HAL_StatusTypeDef HAL_RTCEx_SetTamper(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef* sTamper);
+HAL_StatusTypeDef HAL_RTCEx_SetTamper_IT(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef* sTamper);
+HAL_StatusTypeDef HAL_RTCEx_DeactivateTamper(RTC_HandleTypeDef *hrtc, uint32_t Tamper);
+HAL_StatusTypeDef HAL_RTCEx_PollForTamperEvent(RTC_HandleTypeDef *hrtc, uint32_t Tamper, uint32_t Timeout);
+HAL_StatusTypeDef HAL_RTCEx_SetInternalTamper(RTC_HandleTypeDef *hrtc, RTC_InternalTamperTypeDef* sIntTamper);
+HAL_StatusTypeDef HAL_RTCEx_SetInternalTamper_IT(RTC_HandleTypeDef *hrtc, RTC_InternalTamperTypeDef* sIntTamper);
+HAL_StatusTypeDef HAL_RTCEx_DeactivateInternalTamper(RTC_HandleTypeDef *hrtc, uint32_t IntTamper);
+HAL_StatusTypeDef HAL_RTCEx_PollForInternalTamperEvent(RTC_HandleTypeDef *hrtc, uint32_t IntTamper, uint32_t Timeout);
+void              HAL_RTCEx_TamperIRQHandler(RTC_HandleTypeDef *hrtc);
+void              HAL_RTCEx_Tamper1EventCallback(RTC_HandleTypeDef *hrtc);
+void              HAL_RTCEx_Tamper2EventCallback(RTC_HandleTypeDef *hrtc);
+#if defined(TAMP_CR1_TAMP3E)
+void              HAL_RTCEx_Tamper3EventCallback(RTC_HandleTypeDef *hrtc);
+#endif /* TAMP_CR1_TAMP3E */
+void              HAL_RTCEx_InternalTamper3EventCallback(RTC_HandleTypeDef *hrtc);
+void              HAL_RTCEx_InternalTamper4EventCallback(RTC_HandleTypeDef *hrtc);
+void              HAL_RTCEx_InternalTamper5EventCallback(RTC_HandleTypeDef *hrtc);
+void              HAL_RTCEx_InternalTamper6EventCallback(RTC_HandleTypeDef *hrtc);
+/**
+  * @}
+  */
+
+/** @defgroup RTCEx_Exported_Functions_Group6 Extended RTC Backup register functions
+ * @{
+ */
+void              HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data);
+uint32_t          HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister);
+/**
+  * @}
+  */
+
+
+/**
+  * @}
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup RTCEx_Private_Constants RTCEx Private Constants
+  * @{
+  */
+#define RTC_EXTI_LINE_TIMESTAMP_EVENT         EXTI_IMR1_IM19 /*!< External interrupt line 19 Connected to the RTC Time Stamp events */
+#define RTC_EXTI_LINE_WAKEUPTIMER_EVENT       EXTI_IMR1_IM19 /*!< External interrupt line 19 Connected to the RTC Wakeup event */
+#define RTC_EXTI_LINE_TAMPER_EVENT            EXTI_IMR1_IM21 /*!< External interrupt line 19 Connected to the RTC tamper events*/
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup RTCEx_Private_Macros RTCEx Private Macros
+  * @{
+  */
+
+/** @defgroup RTCEx_IS_RTC_Definitions Private macros to check input parameters
+  * @{
+  */
+#define IS_TIMESTAMP_EDGE(EDGE) (((EDGE) == RTC_TIMESTAMPEDGE_RISING) || \
+                                 ((EDGE) == RTC_TIMESTAMPEDGE_FALLING))
+
+
+#define IS_RTC_TIMESTAMP_PIN(PIN)  (((PIN) == RTC_TIMESTAMPPIN_DEFAULT))
+
+
+
+#define IS_RTC_TIMESTAMPONTAMPER_DETECTION(DETECTION) (((DETECTION) == RTC_TIMESTAMPONTAMPERDETECTION_ENABLE) || \
+                                                              ((DETECTION) == RTC_TIMESTAMPONTAMPERDETECTION_DISABLE))
+
+#define IS_RTC_TAMPER_TAMPERDETECTIONOUTPUT(MODE)    (((MODE) == RTC_TAMPERDETECTIONOUTPUT_ENABLE) || \
+                                                      ((MODE) == RTC_TAMPERDETECTIONOUTPUT_DISABLE))
+
+
+#define IS_RTC_WAKEUP_CLOCK(CLOCK) (((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV16)   || \
+                                    ((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV8)    || \
+                                    ((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV4)    || \
+                                    ((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV2)    || \
+                                    ((CLOCK) == RTC_WAKEUPCLOCK_CK_SPRE_16BITS) || \
+                                    ((CLOCK) == RTC_WAKEUPCLOCK_CK_SPRE_17BITS))
+
+#define IS_RTC_WAKEUP_COUNTER(COUNTER)  ((COUNTER) <= RTC_WUTR_WUT)
+
+#define IS_RTC_SMOOTH_CALIB_PERIOD(PERIOD) (((PERIOD) == RTC_SMOOTHCALIB_PERIOD_32SEC) || \
+                                            ((PERIOD) == RTC_SMOOTHCALIB_PERIOD_16SEC) || \
+                                            ((PERIOD) == RTC_SMOOTHCALIB_PERIOD_8SEC))
+
+#define IS_RTC_SMOOTH_CALIB_PLUS(PLUS) (((PLUS) == RTC_SMOOTHCALIB_PLUSPULSES_SET) || \
+                                        ((PLUS) == RTC_SMOOTHCALIB_PLUSPULSES_RESET))
+
+#define IS_RTC_TAMPER(__TAMPER__)                ((((__TAMPER__) & RTC_TAMPER_ALL) != 0x00U) && \
+                                                   (((__TAMPER__) & ~RTC_TAMPER_ALL) == 0x00U))
+
+#define IS_RTC_INTERNAL_TAMPER(__INT_TAMPER__)   ((((__INT_TAMPER__) & RTC_INT_TAMPER_ALL) != 0x00U) && \
+                                                   (((__INT_TAMPER__) & ~RTC_INT_TAMPER_ALL) == 0x00U))
+
+#define IS_RTC_TAMPER_TRIGGER(__TRIGGER__)       (((__TRIGGER__) == RTC_TAMPERTRIGGER_RISINGEDGE)  || \
+                                                   ((__TRIGGER__) == RTC_TAMPERTRIGGER_FALLINGEDGE) || \
+                                                   ((__TRIGGER__) == RTC_TAMPERTRIGGER_LOWLEVEL)    || \
+                                                   ((__TRIGGER__) == RTC_TAMPERTRIGGER_HIGHLEVEL))
+
+#define IS_RTC_TAMPER_ERASE_MODE(__MODE__)       (((__MODE__) == RTC_TAMPER_ERASE_BACKUP_ENABLE) || \
+                                                   ((__MODE__) == RTC_TAMPER_ERASE_BACKUP_DISABLE))
+
+#define IS_RTC_TAMPER_MASKFLAG_STATE(__STATE__)  (((__STATE__) == RTC_TAMPERMASK_FLAG_ENABLE) || \
+                                                   ((__STATE__) == RTC_TAMPERMASK_FLAG_DISABLE))
+
+#define IS_RTC_TAMPER_FILTER(__FILTER__)         (((__FILTER__) == RTC_TAMPERFILTER_DISABLE)  || \
+                                                   ((__FILTER__) == RTC_TAMPERFILTER_2SAMPLE) || \
+                                                   ((__FILTER__) == RTC_TAMPERFILTER_4SAMPLE) || \
+                                                   ((__FILTER__) == RTC_TAMPERFILTER_8SAMPLE))
+
+#define IS_RTC_TAMPER_SAMPLING_FREQ(__FREQ__)    (((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768)|| \
+                                                   ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV16384)|| \
+                                                   ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV8192) || \
+                                                   ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV4096) || \
+                                                   ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV2048) || \
+                                                   ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV1024) || \
+                                                   ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV512)  || \
+                                                   ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV256))
+
+#define IS_RTC_TAMPER_PRECHARGE_DURATION(__DURATION__)   (((__DURATION__) == RTC_TAMPERPRECHARGEDURATION_1RTCCLK) || \
+                                                           ((__DURATION__) == RTC_TAMPERPRECHARGEDURATION_2RTCCLK) || \
+                                                           ((__DURATION__) == RTC_TAMPERPRECHARGEDURATION_4RTCCLK) || \
+                                                           ((__DURATION__) == RTC_TAMPERPRECHARGEDURATION_8RTCCLK))
+
+#define IS_RTC_TAMPER_PULLUP_STATE(__STATE__)    (((__STATE__) == RTC_TAMPER_PULLUP_ENABLE) || \
+                                                   ((__STATE__) == RTC_TAMPER_PULLUP_DISABLE))
+
+#define IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(DETECTION) (((DETECTION) == RTC_TIMESTAMPONTAMPERDETECTION_ENABLE) || \
+                                                              ((DETECTION) == RTC_TIMESTAMPONTAMPERDETECTION_DISABLE))
+
+#define IS_RTC_BKP(__BKP__)                      ((__BKP__) < RTC_BKP_NUMBER)
+
+
+/** @defgroup RTCEx_Smooth_calib_Minus_pulses_Definitions RTCEx Smooth calib Minus pulses Definitions
+  * @{
+  */
+#define  IS_RTC_SMOOTH_CALIB_MINUS(VALUE) ((VALUE) <= RTC_CALR_CALM)
+/**
+  * @}
+  */
+
+
+#define IS_RTC_SHIFT_ADD1S(SEL) (((SEL) == RTC_SHIFTADD1S_RESET) || \
+                                 ((SEL) == RTC_SHIFTADD1S_SET))
+
+
+
+/** @defgroup RTCEx_Subtract_Fraction_Of_Second_Value RTCEx Subtract Fraction Of Second Value
+  * @{
+  */
+#define IS_RTC_SHIFT_SUBFS(FS) ((FS) <= RTC_SHIFTR_SUBFS)
+/**
+  * @}
+  */
+#define IS_RTC_CALIB_OUTPUT(OUTPUT)  (((OUTPUT) == RTC_CALIBOUTPUT_512HZ) || \
+                                      ((OUTPUT) == RTC_CALIBOUTPUT_1HZ))
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_RTC_EX_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_smartcard.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_smartcard.h
new file mode 100644
index 0000000..7b609b1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_smartcard.h
@@ -0,0 +1,1138 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_smartcard.h
+  * @author  MCD Application Team
+  * @brief   Header file of SMARTCARD HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_SMARTCARD_H
+#define STM32G0xx_HAL_SMARTCARD_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup SMARTCARD
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup SMARTCARD_Exported_Types SMARTCARD Exported Types
+  * @{
+  */
+
+/**
+  * @brief SMARTCARD Init Structure definition
+  */
+typedef struct
+{
+  uint32_t BaudRate;                  /*!< Configures the SmartCard communication baud rate.
+                                           The baud rate register is computed using the following formula:
+                                              Baud Rate Register = ((usart_ker_ckpres) / ((hsmartcard->Init.BaudRate)))
+                                           where usart_ker_ckpres is the USART input clock divided by a prescaler */
+
+  uint32_t WordLength;                /*!< Specifies the number of data bits transmitted or received in a frame.
+                                           This parameter @ref SMARTCARD_Word_Length can only be
+                                           set to 9 (8 data + 1 parity bits). */
+
+  uint32_t StopBits;                  /*!< Specifies the number of stop bits.
+                                           This parameter can be a value of @ref SMARTCARD_Stop_Bits. */
+
+  uint16_t Parity;                    /*!< Specifies the parity mode.
+                                           This parameter can be a value of @ref SMARTCARD_Parity
+                                           @note The parity is enabled by default (PCE is forced to 1).
+                                                 Since the WordLength is forced to 8 bits + parity, M is
+                                                 forced to 1 and the parity bit is the 9th bit. */
+
+  uint16_t Mode;                      /*!< Specifies whether the Receive or Transmit mode is enabled or disabled.
+                                           This parameter can be a value of @ref SMARTCARD_Mode */
+
+  uint16_t CLKPolarity;               /*!< Specifies the steady state of the serial clock.
+                                           This parameter can be a value of @ref SMARTCARD_Clock_Polarity */
+
+  uint16_t CLKPhase;                  /*!< Specifies the clock transition on which the bit capture is made.
+                                           This parameter can be a value of @ref SMARTCARD_Clock_Phase */
+
+  uint16_t CLKLastBit;                /*!< Specifies whether the clock pulse corresponding to the last transmitted
+                                           data bit (MSB) has to be output on the SCLK pin in synchronous mode.
+                                           This parameter can be a value of @ref SMARTCARD_Last_Bit */
+
+  uint16_t OneBitSampling;            /*!< Specifies whether a single sample or three samples' majority vote
+                                           is selected. Selecting the single sample method increases
+                                           the receiver tolerance to clock deviations. This parameter can be a value
+                                           of @ref SMARTCARD_OneBit_Sampling. */
+
+  uint8_t  Prescaler;                 /*!< Specifies the SmartCard Prescaler.
+                                           This parameter can be any value from 0x01 to 0x1F. Prescaler value is
+                                           multiplied by 2 to give the division factor of the source clock frequency */
+
+  uint8_t  GuardTime;                 /*!< Specifies the SmartCard Guard Time applied after stop bits. */
+
+  uint16_t NACKEnable;                /*!< Specifies whether the SmartCard NACK transmission is enabled
+                                           in case of parity error.
+                                           This parameter can be a value of @ref SMARTCARD_NACK_Enable */
+
+  uint32_t TimeOutEnable;             /*!< Specifies whether the receiver timeout is enabled.
+                                            This parameter can be a value of @ref SMARTCARD_Timeout_Enable*/
+
+  uint32_t TimeOutValue;              /*!< Specifies the receiver time out value in number of baud blocks:
+                                           it is used to implement the Character Wait Time (CWT) and
+                                           Block Wait Time (BWT). It is coded over 24 bits. */
+
+  uint8_t BlockLength;                /*!< Specifies the SmartCard Block Length in T=1 Reception mode.
+                                           This parameter can be any value from 0x0 to 0xFF */
+
+  uint8_t AutoRetryCount;             /*!< Specifies the SmartCard auto-retry count (number of retries in
+                                            receive and transmit mode). When set to 0, retransmission is
+                                            disabled. Otherwise, its maximum value is 7 (before signalling
+                                            an error) */
+
+  uint32_t ClockPrescaler;            /*!< Specifies the prescaler value used to divide the USART clock source.
+                                           This parameter can be a value of @ref SMARTCARD_ClockPrescaler. */
+
+} SMARTCARD_InitTypeDef;
+
+/**
+  * @brief  SMARTCARD advanced features initialization structure definition
+  */
+typedef struct
+{
+  uint32_t AdvFeatureInit;            /*!< Specifies which advanced SMARTCARD features is initialized. Several
+                                           advanced features may be initialized at the same time. This parameter
+                                           can be a value of @ref SMARTCARDEx_Advanced_Features_Initialization_Type */
+
+  uint32_t TxPinLevelInvert;          /*!< Specifies whether the TX pin active level is inverted.
+                                           This parameter can be a value of @ref SMARTCARD_Tx_Inv  */
+
+  uint32_t RxPinLevelInvert;          /*!< Specifies whether the RX pin active level is inverted.
+                                           This parameter can be a value of @ref SMARTCARD_Rx_Inv  */
+
+  uint32_t DataInvert;                /*!< Specifies whether data are inverted (positive/direct logic
+                                           vs negative/inverted logic).
+                                           This parameter can be a value of @ref SMARTCARD_Data_Inv */
+
+  uint32_t Swap;                      /*!< Specifies whether TX and RX pins are swapped.
+                                           This parameter can be a value of @ref SMARTCARD_Rx_Tx_Swap */
+
+  uint32_t OverrunDisable;            /*!< Specifies whether the reception overrun detection is disabled.
+                                           This parameter can be a value of @ref SMARTCARD_Overrun_Disable */
+
+  uint32_t DMADisableonRxError;       /*!< Specifies whether the DMA is disabled in case of reception error.
+                                           This parameter can be a value of @ref SMARTCARD_DMA_Disable_on_Rx_Error */
+
+  uint32_t MSBFirst;                  /*!< Specifies whether MSB is sent first on UART line.
+                                           This parameter can be a value of @ref SMARTCARD_MSB_First */
+
+  uint16_t TxCompletionIndication;    /*!< Specifies which transmission completion indication is used: before (when
+                                           relevant flag is available) or once guard time period has elapsed.
+                                           This parameter can be a value
+                                           of @ref SMARTCARDEx_Transmission_Completion_Indication. */
+} SMARTCARD_AdvFeatureInitTypeDef;
+
+/**
+  * @brief HAL SMARTCARD State definition
+  * @note  HAL SMARTCARD State value is a combination of 2 different substates:
+  *        gState and RxState (see @ref SMARTCARD_State_Definition).
+  *        - gState contains SMARTCARD state information related to global Handle management
+  *          and also information related to Tx operations.
+  *          gState value coding follow below described bitmap :
+  *          b7-b6  Error information
+  *             00 : No Error
+  *             01 : (Not Used)
+  *             10 : Timeout
+  *             11 : Error
+  *          b5     Peripheral initialization status
+  *             0  : Reset (Peripheral not initialized)
+  *             1  : Init done (Peripheral initialized. HAL SMARTCARD Init function already called)
+  *          b4-b3  (not used)
+  *             xx : Should be set to 00
+  *          b2     Intrinsic process state
+  *             0  : Ready
+  *             1  : Busy (Peripheral busy with some configuration or internal operations)
+  *          b1     (not used)
+  *             x  : Should be set to 0
+  *          b0     Tx state
+  *             0  : Ready (no Tx operation ongoing)
+  *             1  : Busy (Tx operation ongoing)
+  *        - RxState contains information related to Rx operations.
+  *          RxState value coding follow below described bitmap :
+  *          b7-b6  (not used)
+  *             xx : Should be set to 00
+  *          b5     Peripheral initialization status
+  *             0  : Reset (Peripheral not initialized)
+  *             1  : Init done (Peripheral initialized)
+  *          b4-b2  (not used)
+  *            xxx : Should be set to 000
+  *          b1     Rx state
+  *             0  : Ready (no Rx operation ongoing)
+  *             1  : Busy (Rx operation ongoing)
+  *          b0     (not used)
+  *             x  : Should be set to 0.
+  */
+typedef uint32_t HAL_SMARTCARD_StateTypeDef;
+
+/**
+  * @brief  SMARTCARD handle Structure definition
+  */
+typedef struct __SMARTCARD_HandleTypeDef
+{
+  USART_TypeDef                     *Instance;             /*!< USART registers base address                          */
+
+  SMARTCARD_InitTypeDef             Init;                  /*!< SmartCard communication parameters                    */
+
+  SMARTCARD_AdvFeatureInitTypeDef   AdvancedInit;          /*!< SmartCard advanced features initialization parameters */
+
+  uint8_t                           *pTxBuffPtr;           /*!< Pointer to SmartCard Tx transfer Buffer               */
+
+  uint16_t                          TxXferSize;            /*!< SmartCard Tx Transfer size                            */
+
+  __IO uint16_t                     TxXferCount;           /*!< SmartCard Tx Transfer Counter                         */
+
+  uint8_t                           *pRxBuffPtr;           /*!< Pointer to SmartCard Rx transfer Buffer               */
+
+  uint16_t                          RxXferSize;            /*!< SmartCard Rx Transfer size                            */
+
+  __IO uint16_t                     RxXferCount;           /*!< SmartCard Rx Transfer Counter                         */
+
+  uint16_t                          NbRxDataToProcess;     /*!< Number of data to process during RX ISR execution     */
+
+  uint16_t                          NbTxDataToProcess;     /*!< Number of data to process during TX ISR execution     */
+
+  uint32_t                          FifoMode;              /*!< Specifies if the FIFO mode will be used.
+                                                                This parameter can be a value of
+                                                                @ref SMARTCARDEx_FIFO_mode.                           */
+
+  void (*RxISR)(struct __SMARTCARD_HandleTypeDef *huart);  /*!< Function pointer on Rx IRQ handler                    */
+
+  void (*TxISR)(struct __SMARTCARD_HandleTypeDef *huart);  /*!< Function pointer on Tx IRQ handler                    */
+
+  DMA_HandleTypeDef                 *hdmatx;               /*!< SmartCard Tx DMA Handle parameters                    */
+
+  DMA_HandleTypeDef                 *hdmarx;               /*!< SmartCard Rx DMA Handle parameters                    */
+
+  HAL_LockTypeDef                   Lock;                  /*!< Locking object                                        */
+
+  __IO HAL_SMARTCARD_StateTypeDef   gState;                /*!< SmartCard state information related to global
+                                                                Handle management and also related to Tx operations.
+                                                                This parameter can be a value
+                                                                of @ref HAL_SMARTCARD_StateTypeDef                    */
+
+  __IO HAL_SMARTCARD_StateTypeDef   RxState;               /*!< SmartCard state information related to Rx operations.
+                                                                This parameter can be a value
+                                                                of @ref HAL_SMARTCARD_StateTypeDef                    */
+
+  __IO uint32_t                     ErrorCode;             /*!< SmartCard Error code                                  */
+
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+  void (* TxCpltCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard);            /*!< SMARTCARD Tx Complete Callback             */
+
+  void (* RxCpltCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard);            /*!< SMARTCARD Rx Complete Callback             */
+
+  void (* ErrorCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard);             /*!< SMARTCARD Error Callback                   */
+
+  void (* AbortCpltCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard);         /*!< SMARTCARD Abort Complete Callback          */
+
+  void (* AbortTransmitCpltCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard); /*!< SMARTCARD Abort Transmit Complete Callback */
+
+  void (* AbortReceiveCpltCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard);  /*!< SMARTCARD Abort Receive Complete Callback  */
+
+  void (* RxFifoFullCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard);        /*!< SMARTCARD Rx Fifo Full Callback            */
+
+  void (* TxFifoEmptyCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard);       /*!< SMARTCARD Tx Fifo Empty Callback           */
+
+  void (* MspInitCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard);           /*!< SMARTCARD Msp Init callback                */
+
+  void (* MspDeInitCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard);         /*!< SMARTCARD Msp DeInit callback              */
+#endif  /* USE_HAL_SMARTCARD_REGISTER_CALLBACKS */
+
+} SMARTCARD_HandleTypeDef;
+
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  HAL SMARTCARD Callback ID enumeration definition
+  */
+typedef enum
+{
+  HAL_SMARTCARD_TX_COMPLETE_CB_ID             = 0x00U,    /*!< SMARTCARD Tx Complete Callback ID             */
+  HAL_SMARTCARD_RX_COMPLETE_CB_ID             = 0x01U,    /*!< SMARTCARD Rx Complete Callback ID             */
+  HAL_SMARTCARD_ERROR_CB_ID                   = 0x02U,    /*!< SMARTCARD Error Callback ID                   */
+  HAL_SMARTCARD_ABORT_COMPLETE_CB_ID          = 0x03U,    /*!< SMARTCARD Abort Complete Callback ID          */
+  HAL_SMARTCARD_ABORT_TRANSMIT_COMPLETE_CB_ID = 0x04U,    /*!< SMARTCARD Abort Transmit Complete Callback ID */
+  HAL_SMARTCARD_ABORT_RECEIVE_COMPLETE_CB_ID  = 0x05U,    /*!< SMARTCARD Abort Receive Complete Callback ID  */
+  HAL_SMARTCARD_RX_FIFO_FULL_CB_ID            = 0x06U,    /*!< SMARTCARD Rx Fifo Full Callback ID            */
+  HAL_SMARTCARD_TX_FIFO_EMPTY_CB_ID           = 0x07U,    /*!< SMARTCARD Tx Fifo Empty Callback ID           */
+
+  HAL_SMARTCARD_MSPINIT_CB_ID                 = 0x08U,    /*!< SMARTCARD MspInit callback ID                 */
+  HAL_SMARTCARD_MSPDEINIT_CB_ID               = 0x09U     /*!< SMARTCARD MspDeInit callback ID               */
+
+} HAL_SMARTCARD_CallbackIDTypeDef;
+
+/**
+  * @brief  HAL SMARTCARD Callback pointer definition
+  */
+typedef  void (*pSMARTCARD_CallbackTypeDef)(SMARTCARD_HandleTypeDef *hsmartcard);  /*!< pointer to an SMARTCARD callback function */
+
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACKS */
+
+/**
+  * @brief  SMARTCARD clock sources
+  */
+typedef enum
+{
+  SMARTCARD_CLOCKSOURCE_PCLK1     = 0x00U, /*!< PCLK1 clock source         */
+  SMARTCARD_CLOCKSOURCE_HSI       = 0x02U, /*!< HSI clock source           */
+  SMARTCARD_CLOCKSOURCE_SYSCLK    = 0x04U, /*!< SYSCLK clock source        */
+  SMARTCARD_CLOCKSOURCE_LSE       = 0x08U, /*!< LSE clock source           */
+  SMARTCARD_CLOCKSOURCE_UNDEFINED = 0x10U  /*!< undefined clock source     */
+} SMARTCARD_ClockSourceTypeDef;
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup SMARTCARD_Exported_Constants  SMARTCARD Exported Constants
+  * @{
+  */
+
+/** @defgroup SMARTCARD_State_Definition SMARTCARD State Code Definition
+  * @{
+  */
+#define HAL_SMARTCARD_STATE_RESET            0x00000000U                     /*!< Peripheral is not initialized. Value
+                                                                                  is allowed for gState and RxState */
+#define HAL_SMARTCARD_STATE_READY            0x00000020U                     /*!< Peripheral Initialized and ready for
+                                                                                  use. Value is allowed for gState
+                                                                                  and RxState                       */
+#define HAL_SMARTCARD_STATE_BUSY             0x00000024U                     /*!< an internal process is ongoing
+                                                                                  Value is allowed for gState only  */
+#define HAL_SMARTCARD_STATE_BUSY_TX          0x00000021U                     /*!< Data Transmission process is ongoing
+                                                                                  Value is allowed for gState only  */
+#define HAL_SMARTCARD_STATE_BUSY_RX          0x00000022U                     /*!< Data Reception process is ongoing
+                                                                                  Value is allowed for RxState only */
+#define HAL_SMARTCARD_STATE_BUSY_TX_RX       0x00000023U                     /*!< Data Transmission and Reception
+                                                                                  process is ongoing Not to be used for
+                                                                                  neither gState nor RxState.
+                                                                                  Value is result of combination (Or)
+                                                                                  between gState and RxState values */
+#define HAL_SMARTCARD_STATE_TIMEOUT          0x000000A0U                     /*!< Timeout state
+                                                                                  Value is allowed for gState only  */
+#define HAL_SMARTCARD_STATE_ERROR            0x000000E0U                     /*!< Error
+                                                                                  Value is allowed for gState only  */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_Error_Definition SMARTCARD Error Code Definition
+  * @{
+  */
+#define HAL_SMARTCARD_ERROR_NONE             (0x00000000U)         /*!< No error                */
+#define HAL_SMARTCARD_ERROR_PE               (0x00000001U)         /*!< Parity error            */
+#define HAL_SMARTCARD_ERROR_NE               (0x00000002U)         /*!< Noise error             */
+#define HAL_SMARTCARD_ERROR_FE               (0x00000004U)         /*!< frame error             */
+#define HAL_SMARTCARD_ERROR_ORE              (0x00000008U)         /*!< Overrun error           */
+#define HAL_SMARTCARD_ERROR_DMA              (0x00000010U)         /*!< DMA transfer error      */
+#define HAL_SMARTCARD_ERROR_RTO              (0x00000020U)         /*!< Receiver TimeOut error  */
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+#define HAL_SMARTCARD_ERROR_INVALID_CALLBACK (0x00000040U)         /*!< Invalid Callback error  */
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_Word_Length SMARTCARD Word Length
+  * @{
+  */
+#define SMARTCARD_WORDLENGTH_9B             USART_CR1_M0                    /*!< SMARTCARD frame length */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_Stop_Bits SMARTCARD Number of Stop Bits
+  * @{
+  */
+#define SMARTCARD_STOPBITS_0_5              USART_CR2_STOP_0                /*!< SMARTCARD frame with 0.5 stop bit  */
+#define SMARTCARD_STOPBITS_1_5              USART_CR2_STOP                  /*!< SMARTCARD frame with 1.5 stop bits */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_Parity SMARTCARD Parity
+  * @{
+  */
+#define SMARTCARD_PARITY_EVEN               USART_CR1_PCE                   /*!< SMARTCARD frame even parity */
+#define SMARTCARD_PARITY_ODD                (USART_CR1_PCE | USART_CR1_PS)  /*!< SMARTCARD frame odd parity  */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_Mode SMARTCARD Transfer Mode
+  * @{
+  */
+#define SMARTCARD_MODE_RX                   USART_CR1_RE                    /*!< SMARTCARD RX mode        */
+#define SMARTCARD_MODE_TX                   USART_CR1_TE                    /*!< SMARTCARD TX mode        */
+#define SMARTCARD_MODE_TX_RX                (USART_CR1_TE |USART_CR1_RE)    /*!< SMARTCARD RX and TX mode */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_Clock_Polarity SMARTCARD Clock Polarity
+  * @{
+  */
+#define SMARTCARD_POLARITY_LOW              0x00000000U                     /*!< SMARTCARD frame low polarity  */
+#define SMARTCARD_POLARITY_HIGH             USART_CR2_CPOL                  /*!< SMARTCARD frame high polarity */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_Clock_Phase SMARTCARD Clock Phase
+  * @{
+  */
+#define SMARTCARD_PHASE_1EDGE               0x00000000U                     /*!< SMARTCARD frame phase on first clock transition  */
+#define SMARTCARD_PHASE_2EDGE               USART_CR2_CPHA                  /*!< SMARTCARD frame phase on second clock transition */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_Last_Bit SMARTCARD Last Bit
+  * @{
+  */
+#define SMARTCARD_LASTBIT_DISABLE           0x00000000U                     /*!< SMARTCARD frame last data bit clock pulse not output to SCLK pin */
+#define SMARTCARD_LASTBIT_ENABLE            USART_CR2_LBCL                  /*!< SMARTCARD frame last data bit clock pulse output to SCLK pin     */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_OneBit_Sampling SMARTCARD One Bit Sampling Method
+  * @{
+  */
+#define SMARTCARD_ONE_BIT_SAMPLE_DISABLE    0x00000000U                     /*!< SMARTCARD frame one-bit sample disabled */
+#define SMARTCARD_ONE_BIT_SAMPLE_ENABLE     USART_CR3_ONEBIT                /*!< SMARTCARD frame one-bit sample enabled  */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_NACK_Enable SMARTCARD NACK Enable
+  * @{
+  */
+#define SMARTCARD_NACK_DISABLE              0x00000000U                     /*!< SMARTCARD NACK transmission disabled  */
+#define SMARTCARD_NACK_ENABLE               USART_CR3_NACK                  /*!< SMARTCARD NACK transmission enabled */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_Timeout_Enable SMARTCARD Timeout Enable
+  * @{
+  */
+#define SMARTCARD_TIMEOUT_DISABLE           0x00000000U                     /*!< SMARTCARD receiver timeout disabled */
+#define SMARTCARD_TIMEOUT_ENABLE            USART_CR2_RTOEN                 /*!< SMARTCARD receiver timeout enabled  */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_ClockPrescaler  SMARTCARD Clock Prescaler
+  * @{
+  */
+#define SMARTCARD_PRESCALER_DIV1    0x00000000U  /*!< fclk_pres = fclk     */
+#define SMARTCARD_PRESCALER_DIV2    0x00000001U  /*!< fclk_pres = fclk/2   */
+#define SMARTCARD_PRESCALER_DIV4    0x00000002U  /*!< fclk_pres = fclk/4   */
+#define SMARTCARD_PRESCALER_DIV6    0x00000003U  /*!< fclk_pres = fclk/6   */
+#define SMARTCARD_PRESCALER_DIV8    0x00000004U  /*!< fclk_pres = fclk/8   */
+#define SMARTCARD_PRESCALER_DIV10   0x00000005U  /*!< fclk_pres = fclk/10  */
+#define SMARTCARD_PRESCALER_DIV12   0x00000006U  /*!< fclk_pres = fclk/12  */
+#define SMARTCARD_PRESCALER_DIV16   0x00000007U  /*!< fclk_pres = fclk/16  */
+#define SMARTCARD_PRESCALER_DIV32   0x00000008U  /*!< fclk_pres = fclk/32  */
+#define SMARTCARD_PRESCALER_DIV64   0x00000009U  /*!< fclk_pres = fclk/64  */
+#define SMARTCARD_PRESCALER_DIV128  0x0000000AU  /*!< fclk_pres = fclk/128 */
+#define SMARTCARD_PRESCALER_DIV256  0x0000000BU  /*!< fclk_pres = fclk/256 */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_Tx_Inv SMARTCARD advanced feature TX pin active level inversion
+  * @{
+  */
+#define SMARTCARD_ADVFEATURE_TXINV_DISABLE  0x00000000U                  /*!< TX pin active level inversion disable */
+#define SMARTCARD_ADVFEATURE_TXINV_ENABLE   USART_CR2_TXINV              /*!< TX pin active level inversion enable  */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_Rx_Inv SMARTCARD advanced feature RX pin active level inversion
+  * @{
+  */
+#define SMARTCARD_ADVFEATURE_RXINV_DISABLE  0x00000000U                  /*!< RX pin active level inversion disable */
+#define SMARTCARD_ADVFEATURE_RXINV_ENABLE   USART_CR2_RXINV              /*!< RX pin active level inversion enable  */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_Data_Inv SMARTCARD advanced feature Binary Data inversion
+  * @{
+  */
+#define SMARTCARD_ADVFEATURE_DATAINV_DISABLE  0x00000000U                /*!< Binary data inversion disable */
+#define SMARTCARD_ADVFEATURE_DATAINV_ENABLE   USART_CR2_DATAINV          /*!< Binary data inversion enable  */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_Rx_Tx_Swap SMARTCARD advanced feature RX TX pins swap
+  * @{
+  */
+#define SMARTCARD_ADVFEATURE_SWAP_DISABLE   0x00000000U                  /*!< TX/RX pins swap disable */
+#define SMARTCARD_ADVFEATURE_SWAP_ENABLE    USART_CR2_SWAP               /*!< TX/RX pins swap enable  */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_Overrun_Disable SMARTCARD advanced feature Overrun Disable
+  * @{
+  */
+#define SMARTCARD_ADVFEATURE_OVERRUN_ENABLE   0x00000000U                /*!< RX overrun enable  */
+#define SMARTCARD_ADVFEATURE_OVERRUN_DISABLE  USART_CR3_OVRDIS           /*!< RX overrun disable */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_DMA_Disable_on_Rx_Error SMARTCARD advanced feature DMA Disable on Rx Error
+  * @{
+  */
+#define SMARTCARD_ADVFEATURE_DMA_ENABLEONRXERROR   0x00000000U           /*!< DMA enable on Reception Error  */
+#define SMARTCARD_ADVFEATURE_DMA_DISABLEONRXERROR  USART_CR3_DDRE        /*!< DMA disable on Reception Error */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_MSB_First   SMARTCARD advanced feature MSB first
+  * @{
+  */
+#define SMARTCARD_ADVFEATURE_MSBFIRST_DISABLE      0x00000000U           /*!< Most significant bit sent/received first disable */
+#define SMARTCARD_ADVFEATURE_MSBFIRST_ENABLE       USART_CR2_MSBFIRST    /*!< Most significant bit sent/received first enable  */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_Request_Parameters SMARTCARD Request Parameters
+  * @{
+  */
+#define SMARTCARD_RXDATA_FLUSH_REQUEST      USART_RQR_RXFRQ              /*!< Receive data flush request */
+#define SMARTCARD_TXDATA_FLUSH_REQUEST      USART_RQR_TXFRQ              /*!< Transmit data flush request */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_Interruption_Mask SMARTCARD interruptions flags mask
+  * @{
+  */
+#define SMARTCARD_IT_MASK                   0x001FU   /*!< SMARTCARD interruptions flags mask  */
+#define SMARTCARD_CR_MASK                   0x00E0U   /*!< SMARTCARD control register mask     */
+#define SMARTCARD_CR_POS                    5U        /*!< SMARTCARD control register position */
+#define SMARTCARD_ISR_MASK                  0x1F00U   /*!< SMARTCARD ISR register mask         */
+#define SMARTCARD_ISR_POS                   8U        /*!< SMARTCARD ISR register position     */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup SMARTCARD_Exported_Macros  SMARTCARD Exported Macros
+  * @{
+  */
+
+/** @brief  Reset SMARTCARD handle states.
+  * @param  __HANDLE__ SMARTCARD handle.
+  * @retval None
+  */
+#if USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1
+#define __HAL_SMARTCARD_RESET_HANDLE_STATE(__HANDLE__)  do{                                                       \
+                                                            (__HANDLE__)->gState = HAL_SMARTCARD_STATE_RESET;     \
+                                                            (__HANDLE__)->RxState = HAL_SMARTCARD_STATE_RESET;    \
+                                                            (__HANDLE__)->MspInitCallback = NULL;                 \
+                                                            (__HANDLE__)->MspDeInitCallback = NULL;               \
+                                                          } while(0U)
+#else
+#define __HAL_SMARTCARD_RESET_HANDLE_STATE(__HANDLE__)  do{                                                       \
+                                                            (__HANDLE__)->gState = HAL_SMARTCARD_STATE_RESET;     \
+                                                            (__HANDLE__)->RxState = HAL_SMARTCARD_STATE_RESET;    \
+                                                          } while(0U)
+#endif /*USE_HAL_SMARTCARD_REGISTER_CALLBACKS  */
+
+/** @brief  Flush the Smartcard Data registers.
+  * @param  __HANDLE__ specifies the SMARTCARD Handle.
+  * @retval None
+  */
+#define __HAL_SMARTCARD_FLUSH_DRREGISTER(__HANDLE__)                      \
+  do{                                                                     \
+    SET_BIT((__HANDLE__)->Instance->RQR, SMARTCARD_RXDATA_FLUSH_REQUEST); \
+    SET_BIT((__HANDLE__)->Instance->RQR, SMARTCARD_TXDATA_FLUSH_REQUEST); \
+  } while(0U)
+
+/** @brief  Clear the specified SMARTCARD pending flag.
+  * @param  __HANDLE__ specifies the SMARTCARD Handle.
+  * @param  __FLAG__ specifies the flag to check.
+  *          This parameter can be any combination of the following values:
+  *            @arg @ref SMARTCARD_CLEAR_PEF    Parity error clear flag
+  *            @arg @ref SMARTCARD_CLEAR_FEF    Framing error clear flag
+  *            @arg @ref SMARTCARD_CLEAR_NEF    Noise detected clear flag
+  *            @arg @ref SMARTCARD_CLEAR_OREF   OverRun error clear flag
+  *            @arg @ref SMARTCARD_CLEAR_IDLEF  Idle line detected clear flag
+  *            @arg @ref SMARTCARD_CLEAR_TCF    Transmission complete clear flag
+  *            @arg @ref SMARTCARD_CLEAR_TCBGTF Transmission complete before guard time clear flag
+  *            @arg @ref SMARTCARD_CLEAR_RTOF   Receiver timeout clear flag
+  *            @arg @ref SMARTCARD_CLEAR_EOBF   End of block clear flag
+  *            @arg @ref SMARTCARD_CLEAR_TXFECF TXFIFO empty Clear flag
+  * @retval None
+  */
+#define __HAL_SMARTCARD_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__))
+
+/** @brief  Clear the SMARTCARD PE pending flag.
+  * @param  __HANDLE__ specifies the SMARTCARD Handle.
+  * @retval None
+  */
+#define __HAL_SMARTCARD_CLEAR_PEFLAG(__HANDLE__)   __HAL_SMARTCARD_CLEAR_FLAG((__HANDLE__), SMARTCARD_CLEAR_PEF)
+
+/** @brief  Clear the SMARTCARD FE pending flag.
+  * @param  __HANDLE__ specifies the SMARTCARD Handle.
+  * @retval None
+  */
+#define __HAL_SMARTCARD_CLEAR_FEFLAG(__HANDLE__)   __HAL_SMARTCARD_CLEAR_FLAG((__HANDLE__), SMARTCARD_CLEAR_FEF)
+
+/** @brief  Clear the SMARTCARD NE pending flag.
+  * @param  __HANDLE__ specifies the SMARTCARD Handle.
+  * @retval None
+  */
+#define __HAL_SMARTCARD_CLEAR_NEFLAG(__HANDLE__)   __HAL_SMARTCARD_CLEAR_FLAG((__HANDLE__), SMARTCARD_CLEAR_NEF)
+
+/** @brief  Clear the SMARTCARD ORE pending flag.
+  * @param  __HANDLE__ specifies the SMARTCARD Handle.
+  * @retval None
+  */
+#define __HAL_SMARTCARD_CLEAR_OREFLAG(__HANDLE__)   __HAL_SMARTCARD_CLEAR_FLAG((__HANDLE__), SMARTCARD_CLEAR_OREF)
+
+/** @brief  Clear the SMARTCARD IDLE pending flag.
+  * @param  __HANDLE__ specifies the SMARTCARD Handle.
+  * @retval None
+  */
+#define __HAL_SMARTCARD_CLEAR_IDLEFLAG(__HANDLE__)   __HAL_SMARTCARD_CLEAR_FLAG((__HANDLE__), SMARTCARD_CLEAR_IDLEF)
+
+/** @brief  Check whether the specified Smartcard flag is set or not.
+  * @param  __HANDLE__ specifies the SMARTCARD Handle.
+  * @param  __FLAG__ specifies the flag to check.
+  *        This parameter can be one of the following values:
+  *            @arg @ref SMARTCARD_FLAG_TCBGT Transmission complete before guard time flag (when flag available)
+  *            @arg @ref SMARTCARD_FLAG_REACK Receive enable acknowledge flag
+  *            @arg @ref SMARTCARD_FLAG_TEACK Transmit enable acknowledge flag
+  *            @arg @ref SMARTCARD_FLAG_BUSY  Busy flag
+  *            @arg @ref SMARTCARD_FLAG_EOBF  End of block flag
+  *            @arg @ref SMARTCARD_FLAG_RTOF  Receiver timeout flag
+  *            @arg @ref SMARTCARD_FLAG_TXE   Transmit data register empty flag
+  *            @arg @ref SMARTCARD_FLAG_TC    Transmission complete flag
+  *            @arg @ref SMARTCARD_FLAG_RXNE  Receive data register not empty flag
+  *            @arg @ref SMARTCARD_FLAG_IDLE  Idle line detection flag
+  *            @arg @ref SMARTCARD_FLAG_ORE   Overrun error flag
+  *            @arg @ref SMARTCARD_FLAG_NE    Noise error flag
+  *            @arg @ref SMARTCARD_FLAG_FE    Framing error flag
+  *            @arg @ref SMARTCARD_FLAG_PE    Parity error flag
+  *            @arg @ref SMARTCARD_FLAG_TXFNF TXFIFO not full flag
+  *            @arg @ref SMARTCARD_FLAG_RXFNE RXFIFO not empty flag
+  *            @arg @ref SMARTCARD_FLAG_TXFE  TXFIFO Empty flag
+  *            @arg @ref SMARTCARD_FLAG_RXFF  RXFIFO Full flag
+  *            @arg @ref SMARTCARD_FLAG_RXFT  SMARTCARD RXFIFO threshold flag
+  *            @arg @ref SMARTCARD_FLAG_TXFT  SMARTCARD TXFIFO threshold flag
+  * @retval The new state of __FLAG__ (TRUE or FALSE).
+  */
+#define __HAL_SMARTCARD_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->ISR & (__FLAG__)) == (__FLAG__))
+
+/** @brief  Enable the specified SmartCard interrupt.
+  * @param  __HANDLE__ specifies the SMARTCARD Handle.
+  * @param  __INTERRUPT__ specifies the SMARTCARD interrupt to enable.
+  *          This parameter can be one of the following values:
+  *            @arg @ref SMARTCARD_IT_EOB    End of block interrupt
+  *            @arg @ref SMARTCARD_IT_RTO    Receive timeout interrupt
+  *            @arg @ref SMARTCARD_IT_TXE    Transmit data register empty interrupt
+  *            @arg @ref SMARTCARD_IT_TC     Transmission complete interrupt
+  *            @arg @ref SMARTCARD_IT_TCBGT  Transmission complete before
+  *                                          guard time interrupt (when interruption available)
+  *            @arg @ref SMARTCARD_IT_RXNE   Receive data register not empty interrupt
+  *            @arg @ref SMARTCARD_IT_IDLE   Idle line detection interrupt
+  *            @arg @ref SMARTCARD_IT_PE     Parity error interrupt
+  *            @arg @ref SMARTCARD_IT_ERR    Error interrupt(frame error, noise error, overrun error)
+  *            @arg @ref SMARTCARD_IT_TXFNF  TX FIFO not full interruption
+  *            @arg @ref SMARTCARD_IT_RXFNE  RXFIFO not empty interruption
+  *            @arg @ref SMARTCARD_IT_RXFF   RXFIFO full interruption
+  *            @arg @ref SMARTCARD_IT_TXFE   TXFIFO empty interruption
+  *            @arg @ref SMARTCARD_IT_RXFT   RXFIFO threshold reached interruption
+  *            @arg @ref SMARTCARD_IT_TXFT   TXFIFO threshold reached interruption
+  * @retval None
+  */
+#define __HAL_SMARTCARD_ENABLE_IT(__HANDLE__, __INTERRUPT__)   (((((__INTERRUPT__) & SMARTCARD_CR_MASK) >>\
+                                                                  SMARTCARD_CR_POS) == 1U)?\
+                                                                ((__HANDLE__)->Instance->CR1 |= (1UL <<\
+                                                                    ((__INTERRUPT__) & SMARTCARD_IT_MASK))):\
+                                                                ((((__INTERRUPT__) & SMARTCARD_CR_MASK) >>\
+                                                                  SMARTCARD_CR_POS) == 2U)?\
+                                                                ((__HANDLE__)->Instance->CR2 |= (1UL <<\
+                                                                    ((__INTERRUPT__) & SMARTCARD_IT_MASK))): \
+                                                                ((__HANDLE__)->Instance->CR3 |= (1UL <<\
+                                                                    ((__INTERRUPT__) & SMARTCARD_IT_MASK))))
+
+/** @brief  Disable the specified SmartCard interrupt.
+  * @param  __HANDLE__ specifies the SMARTCARD Handle.
+  * @param  __INTERRUPT__ specifies the SMARTCARD interrupt to disable.
+  *          This parameter can be one of the following values:
+  *            @arg @ref SMARTCARD_IT_EOB    End of block interrupt
+  *            @arg @ref SMARTCARD_IT_RTO    Receive timeout interrupt
+  *            @arg @ref SMARTCARD_IT_TXE    Transmit data register empty interrupt
+  *            @arg @ref SMARTCARD_IT_TC     Transmission complete interrupt
+  *            @arg @ref SMARTCARD_IT_TCBGT  Transmission complete before guard
+  *                                          time interrupt (when interruption available)
+  *            @arg @ref SMARTCARD_IT_RXNE   Receive data register not empty interrupt
+  *            @arg @ref SMARTCARD_IT_IDLE   Idle line detection interrupt
+  *            @arg @ref SMARTCARD_IT_PE     Parity error interrupt
+  *            @arg @ref SMARTCARD_IT_ERR    Error interrupt(frame error, noise error, overrun error)
+  *            @arg @ref SMARTCARD_IT_TXFNF  TX FIFO not full interruption
+  *            @arg @ref SMARTCARD_IT_RXFNE  RXFIFO not empty interruption
+  *            @arg @ref SMARTCARD_IT_RXFF   RXFIFO full interruption
+  *            @arg @ref SMARTCARD_IT_TXFE   TXFIFO empty interruption
+  *            @arg @ref SMARTCARD_IT_RXFT   RXFIFO threshold reached interruption
+  *            @arg @ref SMARTCARD_IT_TXFT   TXFIFO threshold reached interruption
+  * @retval None
+  */
+#define __HAL_SMARTCARD_DISABLE_IT(__HANDLE__, __INTERRUPT__)  (((((__INTERRUPT__) & SMARTCARD_CR_MASK) >>\
+                                                                  SMARTCARD_CR_POS) == 1U)?\
+                                                                ((__HANDLE__)->Instance->CR1 &= ~ (1U <<\
+                                                                    ((__INTERRUPT__) & SMARTCARD_IT_MASK))): \
+                                                                ((((__INTERRUPT__) & SMARTCARD_CR_MASK) >>\
+                                                                  SMARTCARD_CR_POS) == 2U)?\
+                                                                ((__HANDLE__)->Instance->CR2 &= ~ (1U <<\
+                                                                    ((__INTERRUPT__) & SMARTCARD_IT_MASK))): \
+                                                                ((__HANDLE__)->Instance->CR3 &= ~ (1U <<\
+                                                                    ((__INTERRUPT__) & SMARTCARD_IT_MASK))))
+
+/** @brief  Check whether the specified SmartCard interrupt has occurred or not.
+  * @param  __HANDLE__ specifies the SMARTCARD Handle.
+  * @param  __INTERRUPT__ specifies the SMARTCARD interrupt to check.
+  *          This parameter can be one of the following values:
+  *            @arg @ref SMARTCARD_IT_EOB    End of block interrupt
+  *            @arg @ref SMARTCARD_IT_RTO    Receive timeout interrupt
+  *            @arg @ref SMARTCARD_IT_TXE    Transmit data register empty interrupt
+  *            @arg @ref SMARTCARD_IT_TC     Transmission complete interrupt
+  *            @arg @ref SMARTCARD_IT_TCBGT  Transmission complete before guard time
+  *                                          interrupt (when interruption available)
+  *            @arg @ref SMARTCARD_IT_RXNE   Receive data register not empty interrupt
+  *            @arg @ref SMARTCARD_IT_IDLE   Idle line detection interrupt
+  *            @arg @ref SMARTCARD_IT_PE     Parity error interrupt
+  *            @arg @ref SMARTCARD_IT_ERR    Error interrupt(frame error, noise error, overrun error)
+  *            @arg @ref SMARTCARD_IT_TXFNF  TX FIFO not full interruption
+  *            @arg @ref SMARTCARD_IT_RXFNE  RXFIFO not empty interruption
+  *            @arg @ref SMARTCARD_IT_RXFF   RXFIFO full interruption
+  *            @arg @ref SMARTCARD_IT_TXFE   TXFIFO empty interruption
+  *            @arg @ref SMARTCARD_IT_RXFT   RXFIFO threshold reached interruption
+  *            @arg @ref SMARTCARD_IT_TXFT   TXFIFO threshold reached interruption
+  * @retval The new state of __INTERRUPT__ (SET or RESET).
+  */
+#define __HAL_SMARTCARD_GET_IT(__HANDLE__, __INTERRUPT__) (\
+                                                           (((__HANDLE__)->Instance->ISR & (0x01UL << (((__INTERRUPT__)\
+                                                               & SMARTCARD_ISR_MASK)>> SMARTCARD_ISR_POS)))!= 0U)\
+                                                           ? SET : RESET)
+
+/** @brief  Check whether the specified SmartCard interrupt source is enabled or not.
+  * @param  __HANDLE__ specifies the SMARTCARD Handle.
+  * @param  __INTERRUPT__ specifies the SMARTCARD interrupt source to check.
+  *          This parameter can be one of the following values:
+  *            @arg @ref SMARTCARD_IT_EOB    End of block interrupt
+  *            @arg @ref SMARTCARD_IT_RTO    Receive timeout interrupt
+  *            @arg @ref SMARTCARD_IT_TXE    Transmit data register empty interrupt
+  *            @arg @ref SMARTCARD_IT_TC     Transmission complete interrupt
+  *            @arg @ref SMARTCARD_IT_TCBGT  Transmission complete before guard time
+  *                                          interrupt (when interruption available)
+  *            @arg @ref SMARTCARD_IT_RXNE   Receive data register not empty interrupt
+  *            @arg @ref SMARTCARD_IT_IDLE   Idle line detection interrupt
+  *            @arg @ref SMARTCARD_IT_PE     Parity error interrupt
+  *            @arg @ref SMARTCARD_IT_ERR    Error interrupt(frame error, noise error, overrun error)
+  *            @arg @ref SMARTCARD_IT_TXFNF  TX FIFO not full interruption
+  *            @arg @ref SMARTCARD_IT_RXFNE  RXFIFO not empty interruption
+  *            @arg @ref SMARTCARD_IT_RXFF   RXFIFO full interruption
+  *            @arg @ref SMARTCARD_IT_TXFE   TXFIFO empty interruption
+  *            @arg @ref SMARTCARD_IT_RXFT   RXFIFO threshold reached interruption
+  *            @arg @ref SMARTCARD_IT_TXFT   TXFIFO threshold reached interruption
+  * @retval The new state of __INTERRUPT__ (SET or RESET).
+  */
+#define __HAL_SMARTCARD_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((((((__INTERRUPT__) & SMARTCARD_CR_MASK) >>\
+                                                                       SMARTCARD_CR_POS) == 0x01U)?\
+                                                                     (__HANDLE__)->Instance->CR1 : \
+                                                                     (((((__INTERRUPT__) & SMARTCARD_CR_MASK) >>\
+                                                                        SMARTCARD_CR_POS) == 0x02U)?\
+                                                                      (__HANDLE__)->Instance->CR2 : \
+                                                                      (__HANDLE__)->Instance->CR3)) &\
+                                                                    (0x01UL << (((uint16_t)(__INTERRUPT__))\
+                                                                                & SMARTCARD_IT_MASK)))  != 0U)\
+                                                                  ? SET : RESET)
+
+/** @brief  Clear the specified SMARTCARD ISR flag, in setting the proper ICR register flag.
+  * @param  __HANDLE__ specifies the SMARTCARD Handle.
+  * @param  __IT_CLEAR__ specifies the interrupt clear register flag that needs to be set
+  *                       to clear the corresponding interrupt.
+  *          This parameter can be one of the following values:
+  *            @arg @ref SMARTCARD_CLEAR_PEF    Parity error clear flag
+  *            @arg @ref SMARTCARD_CLEAR_FEF    Framing error clear flag
+  *            @arg @ref SMARTCARD_CLEAR_NEF    Noise detected clear flag
+  *            @arg @ref SMARTCARD_CLEAR_OREF   OverRun error clear flag
+  *            @arg @ref SMARTCARD_CLEAR_IDLEF  Idle line detection clear flag
+  *            @arg @ref SMARTCARD_CLEAR_TXFECF TXFIFO empty Clear Flag
+  *            @arg @ref SMARTCARD_CLEAR_TCF    Transmission complete clear flag
+  *            @arg @ref SMARTCARD_CLEAR_TCBGTF Transmission complete before guard time clear flag (when flag available)
+  *            @arg @ref SMARTCARD_CLEAR_RTOF   Receiver timeout clear flag
+  *            @arg @ref SMARTCARD_CLEAR_EOBF   End of block clear flag
+  * @retval None
+  */
+#define __HAL_SMARTCARD_CLEAR_IT(__HANDLE__, __IT_CLEAR__) ((__HANDLE__)->Instance->ICR |= (uint32_t)(__IT_CLEAR__))
+
+/** @brief  Set a specific SMARTCARD request flag.
+  * @param  __HANDLE__ specifies the SMARTCARD Handle.
+  * @param  __REQ__ specifies the request flag to set
+  *          This parameter can be one of the following values:
+  *            @arg @ref SMARTCARD_RXDATA_FLUSH_REQUEST Receive data flush Request
+  *            @arg @ref SMARTCARD_TXDATA_FLUSH_REQUEST Transmit data flush Request
+  * @retval None
+  */
+#define __HAL_SMARTCARD_SEND_REQ(__HANDLE__, __REQ__) ((__HANDLE__)->Instance->RQR |= (uint16_t)(__REQ__))
+
+/** @brief  Enable the SMARTCARD one bit sample method.
+  * @param  __HANDLE__ specifies the SMARTCARD Handle.
+  * @retval None
+  */
+#define __HAL_SMARTCARD_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT)
+
+/** @brief  Disable the SMARTCARD one bit sample method.
+  * @param  __HANDLE__ specifies the SMARTCARD Handle.
+  * @retval None
+  */
+#define __HAL_SMARTCARD_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3\
+                                                            &= (uint32_t)~((uint32_t)USART_CR3_ONEBIT))
+
+/** @brief  Enable the USART associated to the SMARTCARD Handle.
+  * @param  __HANDLE__ specifies the SMARTCARD Handle.
+  * @retval None
+  */
+#define __HAL_SMARTCARD_ENABLE(__HANDLE__)               ((__HANDLE__)->Instance->CR1 |=  USART_CR1_UE)
+
+/** @brief  Disable the USART associated to the SMARTCARD Handle
+  * @param  __HANDLE__ specifies the SMARTCARD Handle.
+  * @retval None
+  */
+#define __HAL_SMARTCARD_DISABLE(__HANDLE__)              ((__HANDLE__)->Instance->CR1 &=  ~USART_CR1_UE)
+
+/**
+  * @}
+  */
+
+/* Private macros -------------------------------------------------------------*/
+/** @defgroup SMARTCARD_Private_Macros SMARTCARD Private Macros
+  * @{
+  */
+
+
+/** @brief  Check the Baud rate range.
+  * @note   The maximum Baud Rate is derived from the maximum clock on G0 (64 MHz)
+  *         divided by the oversampling used on the SMARTCARD (i.e. 16).
+  * @param  __BAUDRATE__ Baud rate set by the configuration function.
+  * @retval Test result (TRUE or FALSE)
+  */
+#define IS_SMARTCARD_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) < 4000001U)
+
+/** @brief  Check the block length range.
+  * @note   The maximum SMARTCARD block length is 0xFF.
+  * @param  __LENGTH__ block length.
+  * @retval Test result (TRUE or FALSE)
+  */
+#define IS_SMARTCARD_BLOCKLENGTH(__LENGTH__) ((__LENGTH__) <= 0xFFU)
+
+/** @brief  Check the receiver timeout value.
+  * @note   The maximum SMARTCARD receiver timeout value is 0xFFFFFF.
+  * @param  __TIMEOUTVALUE__ receiver timeout value.
+  * @retval Test result (TRUE or FALSE)
+  */
+#define IS_SMARTCARD_TIMEOUT_VALUE(__TIMEOUTVALUE__)    ((__TIMEOUTVALUE__) <= 0xFFFFFFU)
+
+/** @brief  Check the SMARTCARD autoretry counter value.
+  * @note   The maximum number of retransmissions is 0x7.
+  * @param  __COUNT__ number of retransmissions.
+  * @retval Test result (TRUE or FALSE)
+  */
+#define IS_SMARTCARD_AUTORETRY_COUNT(__COUNT__)         ((__COUNT__) <= 0x7U)
+
+/** @brief Ensure that SMARTCARD frame length is valid.
+  * @param __LENGTH__ SMARTCARD frame length.
+  * @retval SET (__LENGTH__ is valid) or RESET (__LENGTH__ is invalid)
+  */
+#define IS_SMARTCARD_WORD_LENGTH(__LENGTH__) ((__LENGTH__) == SMARTCARD_WORDLENGTH_9B)
+
+/** @brief Ensure that SMARTCARD frame number of stop bits is valid.
+  * @param __STOPBITS__ SMARTCARD frame number of stop bits.
+  * @retval SET (__STOPBITS__ is valid) or RESET (__STOPBITS__ is invalid)
+  */
+#define IS_SMARTCARD_STOPBITS(__STOPBITS__) (((__STOPBITS__) == SMARTCARD_STOPBITS_0_5) ||\
+                                             ((__STOPBITS__) == SMARTCARD_STOPBITS_1_5))
+
+/** @brief Ensure that SMARTCARD frame parity is valid.
+  * @param __PARITY__ SMARTCARD frame parity.
+  * @retval SET (__PARITY__ is valid) or RESET (__PARITY__ is invalid)
+  */
+#define IS_SMARTCARD_PARITY(__PARITY__) (((__PARITY__) == SMARTCARD_PARITY_EVEN) || \
+                                         ((__PARITY__) == SMARTCARD_PARITY_ODD))
+
+/** @brief Ensure that SMARTCARD communication mode is valid.
+  * @param __MODE__ SMARTCARD communication mode.
+  * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid)
+  */
+#define IS_SMARTCARD_MODE(__MODE__) ((((__MODE__) & 0xFFF3U) == 0x00U) && ((__MODE__) != 0x00U))
+
+/** @brief Ensure that SMARTCARD frame polarity is valid.
+  * @param __CPOL__ SMARTCARD frame polarity.
+  * @retval SET (__CPOL__ is valid) or RESET (__CPOL__ is invalid)
+  */
+#define IS_SMARTCARD_POLARITY(__CPOL__) (((__CPOL__) == SMARTCARD_POLARITY_LOW)\
+                                         || ((__CPOL__) == SMARTCARD_POLARITY_HIGH))
+
+/** @brief Ensure that SMARTCARD frame phase is valid.
+  * @param __CPHA__ SMARTCARD frame phase.
+  * @retval SET (__CPHA__ is valid) or RESET (__CPHA__ is invalid)
+  */
+#define IS_SMARTCARD_PHASE(__CPHA__) (((__CPHA__) == SMARTCARD_PHASE_1EDGE) || ((__CPHA__) == SMARTCARD_PHASE_2EDGE))
+
+/** @brief Ensure that SMARTCARD frame last bit clock pulse setting is valid.
+  * @param __LASTBIT__ SMARTCARD frame last bit clock pulse setting.
+  * @retval SET (__LASTBIT__ is valid) or RESET (__LASTBIT__ is invalid)
+  */
+#define IS_SMARTCARD_LASTBIT(__LASTBIT__) (((__LASTBIT__) == SMARTCARD_LASTBIT_DISABLE) || \
+                                           ((__LASTBIT__) == SMARTCARD_LASTBIT_ENABLE))
+
+/** @brief Ensure that SMARTCARD frame sampling is valid.
+  * @param __ONEBIT__ SMARTCARD frame sampling.
+  * @retval SET (__ONEBIT__ is valid) or RESET (__ONEBIT__ is invalid)
+  */
+#define IS_SMARTCARD_ONE_BIT_SAMPLE(__ONEBIT__) (((__ONEBIT__) == SMARTCARD_ONE_BIT_SAMPLE_DISABLE) || \
+                                                 ((__ONEBIT__) == SMARTCARD_ONE_BIT_SAMPLE_ENABLE))
+
+/** @brief Ensure that SMARTCARD NACK transmission setting is valid.
+  * @param __NACK__ SMARTCARD NACK transmission setting.
+  * @retval SET (__NACK__ is valid) or RESET (__NACK__ is invalid)
+  */
+#define IS_SMARTCARD_NACK(__NACK__) (((__NACK__) == SMARTCARD_NACK_ENABLE) || \
+                                     ((__NACK__) == SMARTCARD_NACK_DISABLE))
+
+/** @brief Ensure that SMARTCARD receiver timeout setting is valid.
+  * @param __TIMEOUT__ SMARTCARD receiver timeout setting.
+  * @retval SET (__TIMEOUT__ is valid) or RESET (__TIMEOUT__ is invalid)
+  */
+#define IS_SMARTCARD_TIMEOUT(__TIMEOUT__) (((__TIMEOUT__) == SMARTCARD_TIMEOUT_DISABLE) || \
+                                           ((__TIMEOUT__) == SMARTCARD_TIMEOUT_ENABLE))
+
+/** @brief Ensure that SMARTCARD clock Prescaler is valid.
+  * @param __CLOCKPRESCALER__ SMARTCARD clock Prescaler value.
+  * @retval SET (__CLOCKPRESCALER__ is valid) or RESET (__CLOCKPRESCALER__ is invalid)
+  */
+#define IS_SMARTCARD_CLOCKPRESCALER(__CLOCKPRESCALER__) (((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV1)   || \
+                                                         ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV2)   || \
+                                                         ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV4)   || \
+                                                         ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV6)   || \
+                                                         ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV8)   || \
+                                                         ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV10)  || \
+                                                         ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV12)  || \
+                                                         ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV16)  || \
+                                                         ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV32)  || \
+                                                         ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV64)  || \
+                                                         ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV128) || \
+                                                         ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV256))
+
+/** @brief Ensure that SMARTCARD advanced features initialization is valid.
+  * @param __INIT__ SMARTCARD advanced features initialization.
+  * @retval SET (__INIT__ is valid) or RESET (__INIT__ is invalid)
+  */
+#define IS_SMARTCARD_ADVFEATURE_INIT(__INIT__) ((__INIT__) <= (SMARTCARD_ADVFEATURE_NO_INIT                | \
+                                                               SMARTCARD_ADVFEATURE_TXINVERT_INIT          | \
+                                                               SMARTCARD_ADVFEATURE_RXINVERT_INIT          | \
+                                                               SMARTCARD_ADVFEATURE_DATAINVERT_INIT        | \
+                                                               SMARTCARD_ADVFEATURE_SWAP_INIT              | \
+                                                               SMARTCARD_ADVFEATURE_RXOVERRUNDISABLE_INIT  | \
+                                                               SMARTCARD_ADVFEATURE_DMADISABLEONERROR_INIT | \
+                                                               SMARTCARD_ADVFEATURE_MSBFIRST_INIT))
+
+/** @brief Ensure that SMARTCARD frame TX inversion setting is valid.
+  * @param __TXINV__ SMARTCARD frame TX inversion setting.
+  * @retval SET (__TXINV__ is valid) or RESET (__TXINV__ is invalid)
+  */
+#define IS_SMARTCARD_ADVFEATURE_TXINV(__TXINV__) (((__TXINV__) == SMARTCARD_ADVFEATURE_TXINV_DISABLE) || \
+                                                  ((__TXINV__) == SMARTCARD_ADVFEATURE_TXINV_ENABLE))
+
+/** @brief Ensure that SMARTCARD frame RX inversion setting is valid.
+  * @param __RXINV__ SMARTCARD frame RX inversion setting.
+  * @retval SET (__RXINV__ is valid) or RESET (__RXINV__ is invalid)
+  */
+#define IS_SMARTCARD_ADVFEATURE_RXINV(__RXINV__) (((__RXINV__) == SMARTCARD_ADVFEATURE_RXINV_DISABLE) || \
+                                                  ((__RXINV__) == SMARTCARD_ADVFEATURE_RXINV_ENABLE))
+
+/** @brief Ensure that SMARTCARD frame data inversion setting is valid.
+  * @param __DATAINV__ SMARTCARD frame data inversion setting.
+  * @retval SET (__DATAINV__ is valid) or RESET (__DATAINV__ is invalid)
+  */
+#define IS_SMARTCARD_ADVFEATURE_DATAINV(__DATAINV__) (((__DATAINV__) == SMARTCARD_ADVFEATURE_DATAINV_DISABLE) || \
+                                                      ((__DATAINV__) == SMARTCARD_ADVFEATURE_DATAINV_ENABLE))
+
+/** @brief Ensure that SMARTCARD frame RX/TX pins swap setting is valid.
+  * @param __SWAP__ SMARTCARD frame RX/TX pins swap setting.
+  * @retval SET (__SWAP__ is valid) or RESET (__SWAP__ is invalid)
+  */
+#define IS_SMARTCARD_ADVFEATURE_SWAP(__SWAP__) (((__SWAP__) == SMARTCARD_ADVFEATURE_SWAP_DISABLE) || \
+                                                ((__SWAP__) == SMARTCARD_ADVFEATURE_SWAP_ENABLE))
+
+/** @brief Ensure that SMARTCARD frame overrun setting is valid.
+  * @param __OVERRUN__ SMARTCARD frame overrun setting.
+  * @retval SET (__OVERRUN__ is valid) or RESET (__OVERRUN__ is invalid)
+  */
+#define IS_SMARTCARD_OVERRUN(__OVERRUN__) (((__OVERRUN__) == SMARTCARD_ADVFEATURE_OVERRUN_ENABLE) || \
+                                           ((__OVERRUN__) == SMARTCARD_ADVFEATURE_OVERRUN_DISABLE))
+
+/** @brief Ensure that SMARTCARD DMA enabling or disabling on error setting is valid.
+  * @param __DMA__ SMARTCARD DMA enabling or disabling on error setting.
+  * @retval SET (__DMA__ is valid) or RESET (__DMA__ is invalid)
+  */
+#define IS_SMARTCARD_ADVFEATURE_DMAONRXERROR(__DMA__) (((__DMA__) == SMARTCARD_ADVFEATURE_DMA_ENABLEONRXERROR) || \
+                                                       ((__DMA__) == SMARTCARD_ADVFEATURE_DMA_DISABLEONRXERROR))
+
+/** @brief Ensure that SMARTCARD frame MSB first setting is valid.
+  * @param __MSBFIRST__ SMARTCARD frame MSB first setting.
+  * @retval SET (__MSBFIRST__ is valid) or RESET (__MSBFIRST__ is invalid)
+  */
+#define IS_SMARTCARD_ADVFEATURE_MSBFIRST(__MSBFIRST__) (((__MSBFIRST__) == SMARTCARD_ADVFEATURE_MSBFIRST_DISABLE) || \
+                                                        ((__MSBFIRST__) == SMARTCARD_ADVFEATURE_MSBFIRST_ENABLE))
+
+/** @brief Ensure that SMARTCARD request parameter is valid.
+  * @param __PARAM__ SMARTCARD request parameter.
+  * @retval SET (__PARAM__ is valid) or RESET (__PARAM__ is invalid)
+  */
+#define IS_SMARTCARD_REQUEST_PARAMETER(__PARAM__) (((__PARAM__) == SMARTCARD_RXDATA_FLUSH_REQUEST) || \
+                                                   ((__PARAM__) == SMARTCARD_TXDATA_FLUSH_REQUEST))
+
+/**
+  * @}
+  */
+
+/* Include SMARTCARD HAL Extended module */
+#include "stm32g0xx_hal_smartcard_ex.h"
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup SMARTCARD_Exported_Functions
+  * @{
+  */
+
+/* Initialization and de-initialization functions  ****************************/
+/** @addtogroup SMARTCARD_Exported_Functions_Group1
+  * @{
+  */
+
+HAL_StatusTypeDef HAL_SMARTCARD_Init(SMARTCARD_HandleTypeDef *hsmartcard);
+HAL_StatusTypeDef HAL_SMARTCARD_DeInit(SMARTCARD_HandleTypeDef *hsmartcard);
+void HAL_SMARTCARD_MspInit(SMARTCARD_HandleTypeDef *hsmartcard);
+void HAL_SMARTCARD_MspDeInit(SMARTCARD_HandleTypeDef *hsmartcard);
+
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+/* Callbacks Register/UnRegister functions  ***********************************/
+HAL_StatusTypeDef HAL_SMARTCARD_RegisterCallback(SMARTCARD_HandleTypeDef *hsmartcard,
+                                                 HAL_SMARTCARD_CallbackIDTypeDef CallbackID,
+                                                 pSMARTCARD_CallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_SMARTCARD_UnRegisterCallback(SMARTCARD_HandleTypeDef *hsmartcard,
+                                                   HAL_SMARTCARD_CallbackIDTypeDef CallbackID);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/* IO operation functions *****************************************************/
+/** @addtogroup SMARTCARD_Exported_Functions_Group2
+  * @{
+  */
+
+HAL_StatusTypeDef HAL_SMARTCARD_Transmit(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size,
+                                         uint32_t Timeout);
+HAL_StatusTypeDef HAL_SMARTCARD_Receive(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size,
+                                        uint32_t Timeout);
+HAL_StatusTypeDef HAL_SMARTCARD_Transmit_IT(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_SMARTCARD_Receive_IT(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_SMARTCARD_Transmit_DMA(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_SMARTCARD_Receive_DMA(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size);
+/* Transfer Abort functions */
+HAL_StatusTypeDef HAL_SMARTCARD_Abort(SMARTCARD_HandleTypeDef *hsmartcard);
+HAL_StatusTypeDef HAL_SMARTCARD_AbortTransmit(SMARTCARD_HandleTypeDef *hsmartcard);
+HAL_StatusTypeDef HAL_SMARTCARD_AbortReceive(SMARTCARD_HandleTypeDef *hsmartcard);
+HAL_StatusTypeDef HAL_SMARTCARD_Abort_IT(SMARTCARD_HandleTypeDef *hsmartcard);
+HAL_StatusTypeDef HAL_SMARTCARD_AbortTransmit_IT(SMARTCARD_HandleTypeDef *hsmartcard);
+HAL_StatusTypeDef HAL_SMARTCARD_AbortReceive_IT(SMARTCARD_HandleTypeDef *hsmartcard);
+
+void HAL_SMARTCARD_IRQHandler(SMARTCARD_HandleTypeDef *hsmartcard);
+void HAL_SMARTCARD_TxCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard);
+void HAL_SMARTCARD_RxCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard);
+void HAL_SMARTCARD_ErrorCallback(SMARTCARD_HandleTypeDef *hsmartcard);
+void HAL_SMARTCARD_AbortCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard);
+void HAL_SMARTCARD_AbortTransmitCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard);
+void HAL_SMARTCARD_AbortReceiveCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard);
+
+/**
+  * @}
+  */
+
+/* Peripheral State and Error functions ***************************************/
+/** @addtogroup SMARTCARD_Exported_Functions_Group4
+  * @{
+  */
+
+HAL_SMARTCARD_StateTypeDef HAL_SMARTCARD_GetState(SMARTCARD_HandleTypeDef *hsmartcard);
+uint32_t                   HAL_SMARTCARD_GetError(SMARTCARD_HandleTypeDef *hsmartcard);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_SMARTCARD_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_smartcard_ex.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_smartcard_ex.h
new file mode 100644
index 0000000..1ae3f9f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_smartcard_ex.h
@@ -0,0 +1,494 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_smartcard_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of SMARTCARD HAL Extended module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_SMARTCARD_EX_H
+#define STM32G0xx_HAL_SMARTCARD_EX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup SMARTCARDEx
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+
+/** @addtogroup SMARTCARDEx_Exported_Constants  SMARTCARD Extended Exported Constants
+  * @{
+  */
+
+/** @defgroup SMARTCARDEx_Transmission_Completion_Indication SMARTCARD Transmission Completion Indication
+  * @{
+  */
+#define SMARTCARD_TCBGT      SMARTCARD_IT_TCBGT /*!< SMARTCARD transmission complete before guard time */
+#define SMARTCARD_TC         SMARTCARD_IT_TC    /*!< SMARTCARD transmission complete (flag raised when guard time has elapsed) */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARDEx_Advanced_Features_Initialization_Type SMARTCARD advanced feature initialization type
+  * @{
+  */
+#define SMARTCARD_ADVFEATURE_NO_INIT                 0x00000000U    /*!< No advanced feature initialization                  */
+#define SMARTCARD_ADVFEATURE_TXINVERT_INIT           0x00000001U    /*!< TX pin active level inversion                       */
+#define SMARTCARD_ADVFEATURE_RXINVERT_INIT           0x00000002U    /*!< RX pin active level inversion                       */
+#define SMARTCARD_ADVFEATURE_DATAINVERT_INIT         0x00000004U    /*!< Binary data inversion                               */
+#define SMARTCARD_ADVFEATURE_SWAP_INIT               0x00000008U    /*!< TX/RX pins swap                                     */
+#define SMARTCARD_ADVFEATURE_RXOVERRUNDISABLE_INIT   0x00000010U    /*!< RX overrun disable                                  */
+#define SMARTCARD_ADVFEATURE_DMADISABLEONERROR_INIT  0x00000020U    /*!< DMA disable on Reception Error                      */
+#define SMARTCARD_ADVFEATURE_MSBFIRST_INIT           0x00000080U    /*!< Most significant bit sent/received first            */
+#define SMARTCARD_ADVFEATURE_TXCOMPLETION            0x00000100U    /*!< TX completion indication before of after guard time */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARDEx_FIFO_mode SMARTCARD FIFO mode
+  * @brief    SMARTCARD FIFO mode
+  * @{
+  */
+#define SMARTCARD_FIFOMODE_DISABLE        0x00000000U                   /*!< FIFO mode disable */
+#define SMARTCARD_FIFOMODE_ENABLE         USART_CR1_FIFOEN              /*!< FIFO mode enable  */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARDEx_TXFIFO_threshold_level SMARTCARD TXFIFO threshold level
+  * @brief    SMARTCARD TXFIFO level
+  * @{
+  */
+#define SMARTCARD_TXFIFO_THRESHOLD_1_8    0x00000000U                               /*!< TXFIFO reaches 1/8 of its depth */
+#define SMARTCARD_TXFIFO_THRESHOLD_1_4   USART_CR3_TXFTCFG_0                        /*!< TXFIFO reaches 1/4 of its depth */
+#define SMARTCARD_TXFIFO_THRESHOLD_1_2   USART_CR3_TXFTCFG_1                        /*!< TXFIFO reaches 1/2 of its depth */
+#define SMARTCARD_TXFIFO_THRESHOLD_3_4   (USART_CR3_TXFTCFG_0|USART_CR3_TXFTCFG_1)  /*!< TXFIFO reaches 3/4 of its depth */
+#define SMARTCARD_TXFIFO_THRESHOLD_7_8   USART_CR3_TXFTCFG_2                        /*!< TXFIFO reaches 7/8 of its depth */
+#define SMARTCARD_TXFIFO_THRESHOLD_8_8   (USART_CR3_TXFTCFG_2|USART_CR3_TXFTCFG_0)  /*!< TXFIFO becomes empty            */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARDEx_RXFIFO_threshold_level SMARTCARD RXFIFO threshold level
+  * @brief    SMARTCARD RXFIFO level
+  * @{
+  */
+#define SMARTCARD_RXFIFO_THRESHOLD_1_8   0x00000000U                                /*!< RXFIFO FIFO reaches 1/8 of its depth */
+#define SMARTCARD_RXFIFO_THRESHOLD_1_4   USART_CR3_RXFTCFG_0                        /*!< RXFIFO FIFO reaches 1/4 of its depth */
+#define SMARTCARD_RXFIFO_THRESHOLD_1_2   USART_CR3_RXFTCFG_1                        /*!< RXFIFO FIFO reaches 1/2 of its depth */
+#define SMARTCARD_RXFIFO_THRESHOLD_3_4   (USART_CR3_RXFTCFG_0|USART_CR3_RXFTCFG_1)  /*!< RXFIFO FIFO reaches 3/4 of its depth */
+#define SMARTCARD_RXFIFO_THRESHOLD_7_8   USART_CR3_RXFTCFG_2                        /*!< RXFIFO FIFO reaches 7/8 of its depth */
+#define SMARTCARD_RXFIFO_THRESHOLD_8_8   (USART_CR3_RXFTCFG_2|USART_CR3_RXFTCFG_0)  /*!< RXFIFO FIFO becomes full             */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARDEx_Flags SMARTCARD Flags
+  *        Elements values convention: 0xXXXX
+  *           - 0xXXXX  : Flag mask in the ISR register
+  * @{
+  */
+#define SMARTCARD_FLAG_TCBGT          USART_ISR_TCBGT         /*!< SMARTCARD transmission complete before guard time completion */
+#define SMARTCARD_FLAG_REACK          USART_ISR_REACK         /*!< SMARTCARD receive enable acknowledge flag  */
+#define SMARTCARD_FLAG_TEACK          USART_ISR_TEACK         /*!< SMARTCARD transmit enable acknowledge flag */
+#define SMARTCARD_FLAG_BUSY           USART_ISR_BUSY          /*!< SMARTCARD busy flag                        */
+#define SMARTCARD_FLAG_EOBF           USART_ISR_EOBF          /*!< SMARTCARD end of block flag                */
+#define SMARTCARD_FLAG_RTOF           USART_ISR_RTOF          /*!< SMARTCARD receiver timeout flag            */
+#define SMARTCARD_FLAG_TXE            USART_ISR_TXE_TXFNF     /*!< SMARTCARD transmit data register empty     */
+#define SMARTCARD_FLAG_TXFNF          USART_ISR_TXE_TXFNF     /*!< SMARTCARD TXFIFO not full                  */
+#define SMARTCARD_FLAG_TC             USART_ISR_TC            /*!< SMARTCARD transmission complete            */
+#define SMARTCARD_FLAG_RXNE           USART_ISR_RXNE_RXFNE    /*!< SMARTCARD read data register not empty     */
+#define SMARTCARD_FLAG_RXFNE          USART_ISR_RXNE_RXFNE    /*!< SMARTCARD RXFIFO not empty                 */
+#define SMARTCARD_FLAG_IDLE           USART_ISR_IDLE          /*!< SMARTCARD idle line detection              */
+#define SMARTCARD_FLAG_ORE            USART_ISR_ORE           /*!< SMARTCARD overrun error                    */
+#define SMARTCARD_FLAG_NE             USART_ISR_NE            /*!< SMARTCARD noise error                      */
+#define SMARTCARD_FLAG_FE             USART_ISR_FE            /*!< SMARTCARD frame error                      */
+#define SMARTCARD_FLAG_PE             USART_ISR_PE            /*!< SMARTCARD parity error                     */
+#define SMARTCARD_FLAG_TXFE           USART_ISR_TXFE          /*!< SMARTCARD TXFIFO Empty flag                */
+#define SMARTCARD_FLAG_RXFF           USART_ISR_RXFF          /*!< SMARTCARD RXFIFO Full flag                 */
+#define SMARTCARD_FLAG_RXFT           USART_ISR_RXFT          /*!< SMARTCARD RXFIFO threshold flag            */
+#define SMARTCARD_FLAG_TXFT           USART_ISR_TXFT          /*!< SMARTCARD TXFIFO threshold flag            */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARDEx_Interrupt_definition SMARTCARD Interrupts Definition
+  *        Elements values convention: 000ZZZZZ0XXYYYYYb
+  *           - YYYYY  : Interrupt source position in the XX register (5 bits)
+  *           - XX  : Interrupt source register (2 bits)
+  *                 - 01: CR1 register
+  *                 - 10: CR2 register
+  *                 - 11: CR3 register
+  *           - ZZZZZ  : Flag position in the ISR register(5 bits)
+  * @{
+  */
+#define SMARTCARD_IT_PE                     0x0028U           /*!< SMARTCARD parity error interruption                 */
+#define SMARTCARD_IT_TXE                    0x0727U           /*!< SMARTCARD transmit data register empty interruption */
+#define SMARTCARD_IT_TXFNF                  0x0727U           /*!< SMARTCARD TX FIFO not full interruption             */
+#define SMARTCARD_IT_TC                     0x0626U           /*!< SMARTCARD transmission complete interruption        */
+#define SMARTCARD_IT_RXNE                   0x0525U           /*!< SMARTCARD read data register not empty interruption */
+#define SMARTCARD_IT_RXFNE                  0x0525U           /*!< SMARTCARD RXFIFO not empty interruption             */
+#define SMARTCARD_IT_IDLE                   0x0424U           /*!< SMARTCARD idle line detection interruption          */
+
+#define SMARTCARD_IT_ERR                    0x0060U           /*!< SMARTCARD error interruption         */
+#define SMARTCARD_IT_ORE                    0x0300U           /*!< SMARTCARD overrun error interruption */
+#define SMARTCARD_IT_NE                     0x0200U           /*!< SMARTCARD noise error interruption   */
+#define SMARTCARD_IT_FE                     0x0100U           /*!< SMARTCARD frame error interruption   */
+
+#define SMARTCARD_IT_EOB                    0x0C3BU           /*!< SMARTCARD end of block interruption     */
+#define SMARTCARD_IT_RTO                    0x0B3AU           /*!< SMARTCARD receiver timeout interruption */
+#define SMARTCARD_IT_TCBGT                  0x1978U           /*!< SMARTCARD transmission complete before guard time completion interruption */
+
+#define SMARTCARD_IT_RXFF                    0x183FU          /*!< SMARTCARD RXFIFO full interruption                  */
+#define SMARTCARD_IT_TXFE                    0x173EU          /*!< SMARTCARD TXFIFO empty interruption                 */
+#define SMARTCARD_IT_RXFT                    0x1A7CU          /*!< SMARTCARD RXFIFO threshold reached interruption     */
+#define SMARTCARD_IT_TXFT                    0x1B77U          /*!< SMARTCARD TXFIFO threshold reached interruption     */
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARDEx_IT_CLEAR_Flags SMARTCARD Interruption Clear Flags
+  * @{
+  */
+#define SMARTCARD_CLEAR_PEF                 USART_ICR_PECF    /*!< SMARTCARD parity error clear flag          */
+#define SMARTCARD_CLEAR_FEF                 USART_ICR_FECF    /*!< SMARTCARD framing error clear flag         */
+#define SMARTCARD_CLEAR_NEF                 USART_ICR_NECF    /*!< SMARTCARD noise error detected clear flag  */
+#define SMARTCARD_CLEAR_OREF                USART_ICR_ORECF   /*!< SMARTCARD overrun error clear flag         */
+#define SMARTCARD_CLEAR_IDLEF               USART_ICR_IDLECF  /*!< SMARTCARD idle line detected clear flag    */
+#define SMARTCARD_CLEAR_TXFECF              USART_ICR_TXFECF  /*!< TXFIFO empty Clear Flag                    */
+#define SMARTCARD_CLEAR_TCF                 USART_ICR_TCCF    /*!< SMARTCARD transmission complete clear flag */
+#define SMARTCARD_CLEAR_TCBGTF              USART_ICR_TCBGTCF /*!< SMARTCARD transmission complete before guard time completion clear flag */
+#define SMARTCARD_CLEAR_RTOF                USART_ICR_RTOCF   /*!< SMARTCARD receiver time out clear flag     */
+#define SMARTCARD_CLEAR_EOBF                USART_ICR_EOBCF   /*!< SMARTCARD end of block clear flag          */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/* Exported macros -----------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup SMARTCARDEx_Private_Macros SMARTCARD Extended Private Macros
+  * @{
+  */
+
+/** @brief  Report the SMARTCARD clock source.
+  * @param  __HANDLE__ specifies the SMARTCARD Handle.
+  * @param  __CLOCKSOURCE__ output variable.
+  * @retval the SMARTCARD clocking source, written in __CLOCKSOURCE__.
+  */
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+#define SMARTCARD_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__)   \
+  do {                                                         \
+    if((__HANDLE__)->Instance == USART1)                       \
+    {                                                          \
+      switch(__HAL_RCC_GET_USART1_SOURCE())                    \
+      {                                                        \
+        case RCC_USART1CLKSOURCE_PCLK1:                        \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_PCLK1;     \
+          break;                                               \
+        case RCC_USART1CLKSOURCE_HSI:                          \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_HSI;       \
+          break;                                               \
+        case RCC_USART1CLKSOURCE_SYSCLK:                       \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_SYSCLK;    \
+          break;                                               \
+        case RCC_USART1CLKSOURCE_LSE:                          \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_LSE;       \
+          break;                                               \
+        default:                                               \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_UNDEFINED; \
+          break;                                               \
+      }                                                        \
+    }                                                          \
+    else if((__HANDLE__)->Instance == USART2)                  \
+    {                                                          \
+      switch(__HAL_RCC_GET_USART2_SOURCE())                    \
+      {                                                        \
+        case RCC_USART2CLKSOURCE_PCLK1:                        \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_PCLK1;     \
+          break;                                               \
+        case RCC_USART2CLKSOURCE_HSI:                          \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_HSI;       \
+          break;                                               \
+        case RCC_USART2CLKSOURCE_SYSCLK:                       \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_SYSCLK;    \
+          break;                                               \
+        case RCC_USART2CLKSOURCE_LSE:                          \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_LSE;       \
+          break;                                               \
+        default:                                               \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_UNDEFINED; \
+          break;                                               \
+      }                                                        \
+    }                                                          \
+    else if((__HANDLE__)->Instance == USART3)                  \
+    {                                                          \
+      switch(__HAL_RCC_GET_USART2_SOURCE())                    \
+      {                                                        \
+        case RCC_USART3CLKSOURCE_PCLK1:                        \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_PCLK1;     \
+          break;                                               \
+        case RCC_USART3CLKSOURCE_HSI:                          \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_HSI;       \
+          break;                                               \
+        case RCC_USART3CLKSOURCE_SYSCLK:                       \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_SYSCLK;    \
+          break;                                               \
+        case RCC_USART3CLKSOURCE_LSE:                          \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_LSE;       \
+          break;                                               \
+        default:                                               \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_UNDEFINED; \
+          break;                                               \
+      }                                                        \
+    }                                                          \
+    else                                                       \
+    {                                                          \
+      (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_UNDEFINED;     \
+    }                                                          \
+  } while(0U)
+#elif defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G070xx)
+#define SMARTCARD_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__)   \
+  do {                                                         \
+    if((__HANDLE__)->Instance == USART1)                       \
+    {                                                          \
+      switch(__HAL_RCC_GET_USART1_SOURCE())                    \
+      {                                                        \
+        case RCC_USART1CLKSOURCE_PCLK1:                        \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_PCLK1;     \
+          break;                                               \
+        case RCC_USART1CLKSOURCE_HSI:                          \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_HSI;       \
+          break;                                               \
+        case RCC_USART1CLKSOURCE_SYSCLK:                       \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_SYSCLK;    \
+          break;                                               \
+        case RCC_USART1CLKSOURCE_LSE:                          \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_LSE;       \
+          break;                                               \
+        default:                                               \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_UNDEFINED; \
+          break;                                               \
+      }                                                        \
+    }                                                          \
+    else if((__HANDLE__)->Instance == USART2)                  \
+    {                                                          \
+      switch(__HAL_RCC_GET_USART2_SOURCE())                    \
+      {                                                        \
+        case RCC_USART2CLKSOURCE_PCLK1:                        \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_PCLK1;     \
+          break;                                               \
+        case RCC_USART2CLKSOURCE_HSI:                          \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_HSI;       \
+          break;                                               \
+        case RCC_USART2CLKSOURCE_SYSCLK:                       \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_SYSCLK;    \
+          break;                                               \
+        case RCC_USART2CLKSOURCE_LSE:                          \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_LSE;       \
+          break;                                               \
+        default:                                               \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_UNDEFINED; \
+          break;                                               \
+      }                                                        \
+    }                                                          \
+    else                                                       \
+    {                                                          \
+      (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_UNDEFINED;     \
+    }                                                          \
+  } while(0U)
+#else
+#define SMARTCARD_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__)   \
+  do {                                                         \
+    if((__HANDLE__)->Instance == USART1)                       \
+    {                                                          \
+      switch(__HAL_RCC_GET_USART1_SOURCE())                    \
+      {                                                        \
+        case RCC_USART1CLKSOURCE_PCLK1:                        \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_PCLK1;     \
+          break;                                               \
+        case RCC_USART1CLKSOURCE_HSI:                          \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_HSI;       \
+          break;                                               \
+        case RCC_USART1CLKSOURCE_SYSCLK:                       \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_SYSCLK;    \
+          break;                                               \
+        case RCC_USART1CLKSOURCE_LSE:                          \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_LSE;       \
+          break;                                               \
+        default:                                               \
+          (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_UNDEFINED; \
+          break;                                               \
+      }                                                        \
+    }                                                          \
+    else                                                       \
+    {                                                          \
+      (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_UNDEFINED;     \
+    }                                                          \
+  } while(0U)
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+/** @brief  Set the Transmission Completion flag
+  * @param  __HANDLE__ specifies the SMARTCARD Handle.
+  * @note  If TCBGT (Transmission Complete Before Guard Time) flag is not available or if
+  *        AdvancedInit.TxCompletionIndication is not already filled, the latter is forced
+  *        to SMARTCARD_TC (transmission completion indication when guard time has elapsed).
+  * @retval None
+  */
+#define SMARTCARD_TRANSMISSION_COMPLETION_SETTING(__HANDLE__)                                                \
+  do {                                                                                                       \
+    if (HAL_IS_BIT_CLR((__HANDLE__)->AdvancedInit.AdvFeatureInit, SMARTCARD_ADVFEATURE_TXCOMPLETION))        \
+    {                                                                                                        \
+      (__HANDLE__)->AdvancedInit.TxCompletionIndication = SMARTCARD_TC;                                      \
+    }                                                                                                        \
+    else                                                                                                     \
+    {                                                                                                        \
+      assert_param(IS_SMARTCARD_TRANSMISSION_COMPLETION((__HANDLE__)->AdvancedInit.TxCompletionIndication)); \
+    }                                                                                                        \
+  } while(0U)
+
+/** @brief  Return the transmission completion flag.
+  * @param  __HANDLE__ specifies the SMARTCARD Handle.
+  * @note  Based on AdvancedInit.TxCompletionIndication setting, return TC or TCBGT flag.
+  *        When TCBGT flag (Transmission Complete Before Guard Time) is not available, TC flag is
+  *        reported.
+  * @retval Transmission completion flag
+  */
+#define SMARTCARD_TRANSMISSION_COMPLETION_FLAG(__HANDLE__)  \
+  (((__HANDLE__)->AdvancedInit.TxCompletionIndication == SMARTCARD_TC) ? (SMARTCARD_FLAG_TC) :  (SMARTCARD_FLAG_TCBGT))
+
+
+/** @brief Ensure that SMARTCARD frame transmission completion used flag is valid.
+  * @param __TXCOMPLETE__ SMARTCARD frame transmission completion used flag.
+  * @retval SET (__TXCOMPLETE__ is valid) or RESET (__TXCOMPLETE__ is invalid)
+  */
+#define IS_SMARTCARD_TRANSMISSION_COMPLETION(__TXCOMPLETE__) (((__TXCOMPLETE__) == SMARTCARD_TCBGT) || \
+                                                              ((__TXCOMPLETE__) == SMARTCARD_TC))
+
+/** @brief Ensure that SMARTCARD FIFO mode is valid.
+  * @param __STATE__ SMARTCARD FIFO mode.
+  * @retval SET (__STATE__ is valid) or RESET (__STATE__ is invalid)
+  */
+#define IS_SMARTCARD_FIFOMODE_STATE(__STATE__) (((__STATE__) == SMARTCARD_FIFOMODE_DISABLE ) || \
+                                                ((__STATE__) == SMARTCARD_FIFOMODE_ENABLE))
+
+/** @brief Ensure that SMARTCARD TXFIFO threshold level is valid.
+  * @param __THRESHOLD__ SMARTCARD TXFIFO threshold level.
+  * @retval SET (__THRESHOLD__ is valid) or RESET (__THRESHOLD__ is invalid)
+  */
+#define IS_SMARTCARD_TXFIFO_THRESHOLD(__THRESHOLD__) (((__THRESHOLD__) == SMARTCARD_TXFIFO_THRESHOLD_1_8) || \
+                                                      ((__THRESHOLD__) == SMARTCARD_TXFIFO_THRESHOLD_1_4) || \
+                                                      ((__THRESHOLD__) == SMARTCARD_TXFIFO_THRESHOLD_1_2) || \
+                                                      ((__THRESHOLD__) == SMARTCARD_TXFIFO_THRESHOLD_3_4) || \
+                                                      ((__THRESHOLD__) == SMARTCARD_TXFIFO_THRESHOLD_7_8) || \
+                                                      ((__THRESHOLD__) == SMARTCARD_TXFIFO_THRESHOLD_8_8))
+
+/** @brief Ensure that SMARTCARD RXFIFO threshold level is valid.
+  * @param __THRESHOLD__ SMARTCARD RXFIFO threshold level.
+  * @retval SET (__THRESHOLD__ is valid) or RESET (__THRESHOLD__ is invalid)
+  */
+#define IS_SMARTCARD_RXFIFO_THRESHOLD(__THRESHOLD__) (((__THRESHOLD__) == SMARTCARD_RXFIFO_THRESHOLD_1_8) || \
+                                                      ((__THRESHOLD__) == SMARTCARD_RXFIFO_THRESHOLD_1_4) || \
+                                                      ((__THRESHOLD__) == SMARTCARD_RXFIFO_THRESHOLD_1_2) || \
+                                                      ((__THRESHOLD__) == SMARTCARD_RXFIFO_THRESHOLD_3_4) || \
+                                                      ((__THRESHOLD__) == SMARTCARD_RXFIFO_THRESHOLD_7_8) || \
+                                                      ((__THRESHOLD__) == SMARTCARD_RXFIFO_THRESHOLD_8_8))
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup SMARTCARDEx_Exported_Functions
+  * @{
+  */
+
+/* Initialization and de-initialization functions  ****************************/
+/* IO operation methods *******************************************************/
+
+/** @addtogroup SMARTCARDEx_Exported_Functions_Group1
+  * @{
+  */
+
+/* Peripheral Control functions ***********************************************/
+void              HAL_SMARTCARDEx_BlockLength_Config(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t BlockLength);
+void              HAL_SMARTCARDEx_TimeOut_Config(SMARTCARD_HandleTypeDef *hsmartcard, uint32_t TimeOutValue);
+HAL_StatusTypeDef HAL_SMARTCARDEx_EnableReceiverTimeOut(SMARTCARD_HandleTypeDef *hsmartcard);
+HAL_StatusTypeDef HAL_SMARTCARDEx_DisableReceiverTimeOut(SMARTCARD_HandleTypeDef *hsmartcard);
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup SMARTCARDEx_Exported_Functions_Group2
+  * @{
+  */
+
+/* IO operation functions *****************************************************/
+void HAL_SMARTCARDEx_RxFifoFullCallback(SMARTCARD_HandleTypeDef *hsmartcard);
+void HAL_SMARTCARDEx_TxFifoEmptyCallback(SMARTCARD_HandleTypeDef *hsmartcard);
+
+/**
+  * @}
+  */
+
+/** @addtogroup SMARTCARDEx_Exported_Functions_Group3
+  * @{
+  */
+
+/* Peripheral Control functions ***********************************************/
+HAL_StatusTypeDef HAL_SMARTCARDEx_EnableFifoMode(SMARTCARD_HandleTypeDef *hsmartcard);
+HAL_StatusTypeDef HAL_SMARTCARDEx_DisableFifoMode(SMARTCARD_HandleTypeDef *hsmartcard);
+HAL_StatusTypeDef HAL_SMARTCARDEx_SetTxFifoThreshold(SMARTCARD_HandleTypeDef *hsmartcard, uint32_t Threshold);
+HAL_StatusTypeDef HAL_SMARTCARDEx_SetRxFifoThreshold(SMARTCARD_HandleTypeDef *hsmartcard, uint32_t Threshold);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_SMARTCARD_EX_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_smbus.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_smbus.h
new file mode 100644
index 0000000..b987b86
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_smbus.h
@@ -0,0 +1,791 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_smbus.h
+  * @author  MCD Application Team
+  * @brief   Header file of SMBUS HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_SMBUS_H
+#define STM32G0xx_HAL_SMBUS_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup SMBUS
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup SMBUS_Exported_Types SMBUS Exported Types
+  * @{
+  */
+
+/** @defgroup SMBUS_Configuration_Structure_definition SMBUS Configuration Structure definition
+  * @brief  SMBUS Configuration Structure definition
+  * @{
+  */
+typedef struct
+{
+  uint32_t Timing;                 /*!< Specifies the SMBUS_TIMINGR_register value.
+                                        This parameter calculated by referring to SMBUS initialization section
+                                        in Reference manual */
+  uint32_t AnalogFilter;           /*!< Specifies if Analog Filter is enable or not.
+                                        This parameter can be a value of @ref SMBUS_Analog_Filter */
+
+  uint32_t OwnAddress1;            /*!< Specifies the first device own address.
+                                        This parameter can be a 7-bit or 10-bit address. */
+
+  uint32_t AddressingMode;         /*!< Specifies if 7-bit or 10-bit addressing mode for master is selected.
+                                        This parameter can be a value of @ref SMBUS_addressing_mode */
+
+  uint32_t DualAddressMode;        /*!< Specifies if dual addressing mode is selected.
+                                        This parameter can be a value of @ref SMBUS_dual_addressing_mode */
+
+  uint32_t OwnAddress2;            /*!< Specifies the second device own address if dual addressing mode is selected
+                                        This parameter can be a 7-bit address. */
+
+  uint32_t OwnAddress2Masks;       /*!< Specifies the acknowledge mask address second device own address
+                                        if dual addressing mode is selected
+                                        This parameter can be a value of @ref SMBUS_own_address2_masks. */
+
+  uint32_t GeneralCallMode;        /*!< Specifies if general call mode is selected.
+                                        This parameter can be a value of @ref SMBUS_general_call_addressing_mode. */
+
+  uint32_t NoStretchMode;          /*!< Specifies if nostretch mode is selected.
+                                        This parameter can be a value of @ref SMBUS_nostretch_mode */
+
+  uint32_t PacketErrorCheckMode;   /*!< Specifies if Packet Error Check mode is selected.
+                                        This parameter can be a value of @ref SMBUS_packet_error_check_mode */
+
+  uint32_t PeripheralMode;         /*!< Specifies which mode of Periphal is selected.
+                                        This parameter can be a value of @ref SMBUS_peripheral_mode */
+
+  uint32_t SMBusTimeout;           /*!< Specifies the content of the 32 Bits SMBUS_TIMEOUT_register value.
+                                        (Enable bits and different timeout values)
+                                        This parameter calculated by referring to SMBUS initialization section
+                                        in Reference manual */
+} SMBUS_InitTypeDef;
+/**
+  * @}
+  */
+
+/** @defgroup HAL_state_definition HAL state definition
+  * @brief  HAL State definition
+  * @{
+  */
+#define HAL_SMBUS_STATE_RESET           (0x00000000U)  /*!< SMBUS not yet initialized or disabled         */
+#define HAL_SMBUS_STATE_READY           (0x00000001U)  /*!< SMBUS initialized and ready for use           */
+#define HAL_SMBUS_STATE_BUSY            (0x00000002U)  /*!< SMBUS internal process is ongoing             */
+#define HAL_SMBUS_STATE_MASTER_BUSY_TX  (0x00000012U)  /*!< Master Data Transmission process is ongoing   */
+#define HAL_SMBUS_STATE_MASTER_BUSY_RX  (0x00000022U)  /*!< Master Data Reception process is ongoing      */
+#define HAL_SMBUS_STATE_SLAVE_BUSY_TX   (0x00000032U)  /*!< Slave Data Transmission process is ongoing    */
+#define HAL_SMBUS_STATE_SLAVE_BUSY_RX   (0x00000042U)  /*!< Slave Data Reception process is ongoing       */
+#define HAL_SMBUS_STATE_TIMEOUT         (0x00000003U)  /*!< Timeout state                                 */
+#define HAL_SMBUS_STATE_ERROR           (0x00000004U)  /*!< Reception process is ongoing                  */
+#define HAL_SMBUS_STATE_LISTEN          (0x00000008U)  /*!< Address Listen Mode is ongoing                */
+/**
+  * @}
+  */
+
+/** @defgroup SMBUS_Error_Code_definition SMBUS Error Code definition
+  * @brief  SMBUS Error Code definition
+  * @{
+  */
+#define HAL_SMBUS_ERROR_NONE            (0x00000000U)    /*!< No error             */
+#define HAL_SMBUS_ERROR_BERR            (0x00000001U)    /*!< BERR error           */
+#define HAL_SMBUS_ERROR_ARLO            (0x00000002U)    /*!< ARLO error           */
+#define HAL_SMBUS_ERROR_ACKF            (0x00000004U)    /*!< ACKF error           */
+#define HAL_SMBUS_ERROR_OVR             (0x00000008U)    /*!< OVR error            */
+#define HAL_SMBUS_ERROR_HALTIMEOUT      (0x00000010U)    /*!< Timeout error        */
+#define HAL_SMBUS_ERROR_BUSTIMEOUT      (0x00000020U)    /*!< Bus Timeout error    */
+#define HAL_SMBUS_ERROR_ALERT           (0x00000040U)    /*!< Alert error          */
+#define HAL_SMBUS_ERROR_PECERR          (0x00000080U)    /*!< PEC error            */
+#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
+#define HAL_SMBUS_ERROR_INVALID_CALLBACK  (0x00000100U)  /*!< Invalid Callback error   */
+#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
+#define HAL_SMBUS_ERROR_INVALID_PARAM    (0x00000200U)   /*!< Invalid Parameters error */
+/**
+  * @}
+  */
+
+/** @defgroup SMBUS_handle_Structure_definition SMBUS handle Structure definition
+  * @brief  SMBUS handle Structure definition
+  * @{
+  */
+#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
+typedef struct __SMBUS_HandleTypeDef
+#else
+typedef struct
+#endif  /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
+{
+  I2C_TypeDef                  *Instance;       /*!< SMBUS registers base address       */
+
+  SMBUS_InitTypeDef            Init;            /*!< SMBUS communication parameters     */
+
+  uint8_t                      *pBuffPtr;       /*!< Pointer to SMBUS transfer buffer   */
+
+  uint16_t                     XferSize;        /*!< SMBUS transfer size                */
+
+  __IO uint16_t                XferCount;       /*!< SMBUS transfer counter             */
+
+  __IO uint32_t                XferOptions;     /*!< SMBUS transfer options             */
+
+  __IO uint32_t                PreviousState;   /*!< SMBUS communication Previous state */
+
+  HAL_LockTypeDef              Lock;            /*!< SMBUS locking object               */
+
+  __IO uint32_t                State;           /*!< SMBUS communication state          */
+
+  __IO uint32_t                ErrorCode;       /*!< SMBUS Error code                   */
+
+#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
+  void (* MasterTxCpltCallback)(struct __SMBUS_HandleTypeDef *hsmbus);
+  /*!< SMBUS Master Tx Transfer completed callback */
+  void (* MasterRxCpltCallback)(struct __SMBUS_HandleTypeDef *hsmbus);
+  /*!< SMBUS Master Rx Transfer completed callback */
+  void (* SlaveTxCpltCallback)(struct __SMBUS_HandleTypeDef *hsmbus);
+  /*!< SMBUS Slave Tx Transfer completed callback  */
+  void (* SlaveRxCpltCallback)(struct __SMBUS_HandleTypeDef *hsmbus);
+  /*!< SMBUS Slave Rx Transfer completed callback  */
+  void (* ListenCpltCallback)(struct __SMBUS_HandleTypeDef *hsmbus);
+  /*!< SMBUS Listen Complete callback              */
+  void (* ErrorCallback)(struct __SMBUS_HandleTypeDef *hsmbus);
+  /*!< SMBUS Error callback                        */
+
+  void (* AddrCallback)(struct __SMBUS_HandleTypeDef *hsmbus, uint8_t TransferDirection, uint16_t AddrMatchCode);
+  /*!< SMBUS Slave Address Match callback */
+
+  void (* MspInitCallback)(struct __SMBUS_HandleTypeDef *hsmbus);
+  /*!< SMBUS Msp Init callback                     */
+  void (* MspDeInitCallback)(struct __SMBUS_HandleTypeDef *hsmbus);
+  /*!< SMBUS Msp DeInit callback                   */
+
+#endif  /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
+} SMBUS_HandleTypeDef;
+
+#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  HAL SMBUS Callback ID enumeration definition
+  */
+typedef enum
+{
+  HAL_SMBUS_MASTER_TX_COMPLETE_CB_ID      = 0x00U,    /*!< SMBUS Master Tx Transfer completed callback ID  */
+  HAL_SMBUS_MASTER_RX_COMPLETE_CB_ID      = 0x01U,    /*!< SMBUS Master Rx Transfer completed callback ID  */
+  HAL_SMBUS_SLAVE_TX_COMPLETE_CB_ID       = 0x02U,    /*!< SMBUS Slave Tx Transfer completed callback ID   */
+  HAL_SMBUS_SLAVE_RX_COMPLETE_CB_ID       = 0x03U,    /*!< SMBUS Slave Rx Transfer completed callback ID   */
+  HAL_SMBUS_LISTEN_COMPLETE_CB_ID         = 0x04U,    /*!< SMBUS Listen Complete callback ID               */
+  HAL_SMBUS_ERROR_CB_ID                   = 0x05U,    /*!< SMBUS Error callback ID                         */
+
+  HAL_SMBUS_MSPINIT_CB_ID                 = 0x06U,    /*!< SMBUS Msp Init callback ID                      */
+  HAL_SMBUS_MSPDEINIT_CB_ID               = 0x07U     /*!< SMBUS Msp DeInit callback ID                    */
+
+} HAL_SMBUS_CallbackIDTypeDef;
+
+/**
+  * @brief  HAL SMBUS Callback pointer definition
+  */
+typedef  void (*pSMBUS_CallbackTypeDef)(SMBUS_HandleTypeDef *hsmbus);
+/*!< pointer to an SMBUS callback function */
+typedef  void (*pSMBUS_AddrCallbackTypeDef)(SMBUS_HandleTypeDef *hsmbus, uint8_t TransferDirection,
+                                            uint16_t AddrMatchCode);
+/*!< pointer to an SMBUS Address Match callback function */
+
+#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/* Exported constants --------------------------------------------------------*/
+
+/** @defgroup SMBUS_Exported_Constants SMBUS Exported Constants
+  * @{
+  */
+
+/** @defgroup SMBUS_Analog_Filter SMBUS Analog Filter
+  * @{
+  */
+#define SMBUS_ANALOGFILTER_ENABLE               (0x00000000U)
+#define SMBUS_ANALOGFILTER_DISABLE              I2C_CR1_ANFOFF
+/**
+  * @}
+  */
+
+/** @defgroup SMBUS_addressing_mode SMBUS addressing mode
+  * @{
+  */
+#define SMBUS_ADDRESSINGMODE_7BIT               (0x00000001U)
+#define SMBUS_ADDRESSINGMODE_10BIT              (0x00000002U)
+/**
+  * @}
+  */
+
+/** @defgroup SMBUS_dual_addressing_mode SMBUS dual addressing mode
+  * @{
+  */
+
+#define SMBUS_DUALADDRESS_DISABLE               (0x00000000U)
+#define SMBUS_DUALADDRESS_ENABLE                I2C_OAR2_OA2EN
+/**
+  * @}
+  */
+
+/** @defgroup SMBUS_own_address2_masks SMBUS ownaddress2 masks
+  * @{
+  */
+
+#define SMBUS_OA2_NOMASK                        ((uint8_t)0x00U)
+#define SMBUS_OA2_MASK01                        ((uint8_t)0x01U)
+#define SMBUS_OA2_MASK02                        ((uint8_t)0x02U)
+#define SMBUS_OA2_MASK03                        ((uint8_t)0x03U)
+#define SMBUS_OA2_MASK04                        ((uint8_t)0x04U)
+#define SMBUS_OA2_MASK05                        ((uint8_t)0x05U)
+#define SMBUS_OA2_MASK06                        ((uint8_t)0x06U)
+#define SMBUS_OA2_MASK07                        ((uint8_t)0x07U)
+/**
+  * @}
+  */
+
+
+/** @defgroup SMBUS_general_call_addressing_mode SMBUS general call addressing mode
+  * @{
+  */
+#define SMBUS_GENERALCALL_DISABLE               (0x00000000U)
+#define SMBUS_GENERALCALL_ENABLE                I2C_CR1_GCEN
+/**
+  * @}
+  */
+
+/** @defgroup SMBUS_nostretch_mode SMBUS nostretch mode
+  * @{
+  */
+#define SMBUS_NOSTRETCH_DISABLE                 (0x00000000U)
+#define SMBUS_NOSTRETCH_ENABLE                  I2C_CR1_NOSTRETCH
+/**
+  * @}
+  */
+
+/** @defgroup SMBUS_packet_error_check_mode SMBUS packet error check mode
+  * @{
+  */
+#define SMBUS_PEC_DISABLE                       (0x00000000U)
+#define SMBUS_PEC_ENABLE                        I2C_CR1_PECEN
+/**
+  * @}
+  */
+
+/** @defgroup SMBUS_peripheral_mode SMBUS peripheral mode
+  * @{
+  */
+#define SMBUS_PERIPHERAL_MODE_SMBUS_HOST        I2C_CR1_SMBHEN
+#define SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE       (0x00000000U)
+#define SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP   I2C_CR1_SMBDEN
+/**
+  * @}
+  */
+
+/** @defgroup SMBUS_ReloadEndMode_definition SMBUS ReloadEndMode definition
+  * @{
+  */
+
+#define  SMBUS_SOFTEND_MODE                     (0x00000000U)
+#define  SMBUS_RELOAD_MODE                      I2C_CR2_RELOAD
+#define  SMBUS_AUTOEND_MODE                     I2C_CR2_AUTOEND
+#define  SMBUS_SENDPEC_MODE                     I2C_CR2_PECBYTE
+/**
+  * @}
+  */
+
+/** @defgroup SMBUS_StartStopMode_definition SMBUS StartStopMode definition
+  * @{
+  */
+
+#define  SMBUS_NO_STARTSTOP                     (0x00000000U)
+#define  SMBUS_GENERATE_STOP                    (uint32_t)(0x80000000U | I2C_CR2_STOP)
+#define  SMBUS_GENERATE_START_READ              (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN)
+#define  SMBUS_GENERATE_START_WRITE             (uint32_t)(0x80000000U | I2C_CR2_START)
+/**
+  * @}
+  */
+
+/** @defgroup SMBUS_XferOptions_definition SMBUS XferOptions definition
+  * @{
+  */
+
+/* List of XferOptions in usage of :
+ * 1- Restart condition when direction change
+ * 2- No Restart condition in other use cases
+ */
+#define  SMBUS_FIRST_FRAME                      SMBUS_SOFTEND_MODE
+#define  SMBUS_NEXT_FRAME                       ((uint32_t)(SMBUS_RELOAD_MODE | SMBUS_SOFTEND_MODE))
+#define  SMBUS_FIRST_AND_LAST_FRAME_NO_PEC      SMBUS_AUTOEND_MODE
+#define  SMBUS_LAST_FRAME_NO_PEC                SMBUS_AUTOEND_MODE
+#define  SMBUS_FIRST_FRAME_WITH_PEC             ((uint32_t)(SMBUS_SOFTEND_MODE | SMBUS_SENDPEC_MODE))
+#define  SMBUS_FIRST_AND_LAST_FRAME_WITH_PEC    ((uint32_t)(SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE))
+#define  SMBUS_LAST_FRAME_WITH_PEC              ((uint32_t)(SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE))
+
+/* List of XferOptions in usage of :
+ * 1- Restart condition in all use cases (direction change or not)
+ */
+#define  SMBUS_OTHER_FRAME_NO_PEC               (0x000000AAU)
+#define  SMBUS_OTHER_FRAME_WITH_PEC             (0x0000AA00U)
+#define  SMBUS_OTHER_AND_LAST_FRAME_NO_PEC      (0x00AA0000U)
+#define  SMBUS_OTHER_AND_LAST_FRAME_WITH_PEC    (0xAA000000U)
+/**
+  * @}
+  */
+
+/** @defgroup SMBUS_Interrupt_configuration_definition SMBUS Interrupt configuration definition
+  * @brief SMBUS Interrupt definition
+  *        Elements values convention: 0xXXXXXXXX
+  *           - XXXXXXXX  : Interrupt control mask
+  * @{
+  */
+#define SMBUS_IT_ERRI                           I2C_CR1_ERRIE
+#define SMBUS_IT_TCI                            I2C_CR1_TCIE
+#define SMBUS_IT_STOPI                          I2C_CR1_STOPIE
+#define SMBUS_IT_NACKI                          I2C_CR1_NACKIE
+#define SMBUS_IT_ADDRI                          I2C_CR1_ADDRIE
+#define SMBUS_IT_RXI                            I2C_CR1_RXIE
+#define SMBUS_IT_TXI                            I2C_CR1_TXIE
+#define SMBUS_IT_TX                             (SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_STOPI | \
+                                                   SMBUS_IT_NACKI | SMBUS_IT_TXI)
+#define SMBUS_IT_RX                             (SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_NACKI | \
+                                                   SMBUS_IT_RXI)
+#define SMBUS_IT_ALERT                          (SMBUS_IT_ERRI)
+#define SMBUS_IT_ADDR                           (SMBUS_IT_ADDRI | SMBUS_IT_STOPI | SMBUS_IT_NACKI)
+/**
+  * @}
+  */
+
+/** @defgroup SMBUS_Flag_definition SMBUS Flag definition
+  * @brief Flag definition
+  *        Elements values convention: 0xXXXXYYYY
+  *           - XXXXXXXX  : Flag mask
+  * @{
+  */
+
+#define  SMBUS_FLAG_TXE                         I2C_ISR_TXE
+#define  SMBUS_FLAG_TXIS                        I2C_ISR_TXIS
+#define  SMBUS_FLAG_RXNE                        I2C_ISR_RXNE
+#define  SMBUS_FLAG_ADDR                        I2C_ISR_ADDR
+#define  SMBUS_FLAG_AF                          I2C_ISR_NACKF
+#define  SMBUS_FLAG_STOPF                       I2C_ISR_STOPF
+#define  SMBUS_FLAG_TC                          I2C_ISR_TC
+#define  SMBUS_FLAG_TCR                         I2C_ISR_TCR
+#define  SMBUS_FLAG_BERR                        I2C_ISR_BERR
+#define  SMBUS_FLAG_ARLO                        I2C_ISR_ARLO
+#define  SMBUS_FLAG_OVR                         I2C_ISR_OVR
+#define  SMBUS_FLAG_PECERR                      I2C_ISR_PECERR
+#define  SMBUS_FLAG_TIMEOUT                     I2C_ISR_TIMEOUT
+#define  SMBUS_FLAG_ALERT                       I2C_ISR_ALERT
+#define  SMBUS_FLAG_BUSY                        I2C_ISR_BUSY
+#define  SMBUS_FLAG_DIR                         I2C_ISR_DIR
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros ------------------------------------------------------------*/
+/** @defgroup SMBUS_Exported_Macros SMBUS Exported Macros
+  * @{
+  */
+
+/** @brief  Reset SMBUS handle state.
+  * @param  __HANDLE__ specifies the SMBUS Handle.
+  * @retval None
+  */
+#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
+#define __HAL_SMBUS_RESET_HANDLE_STATE(__HANDLE__)           do{                                               \
+                                                                 (__HANDLE__)->State = HAL_SMBUS_STATE_RESET;  \
+                                                                 (__HANDLE__)->MspInitCallback = NULL;            \
+                                                                 (__HANDLE__)->MspDeInitCallback = NULL;          \
+                                                               } while(0)
+#else
+#define __HAL_SMBUS_RESET_HANDLE_STATE(__HANDLE__)         ((__HANDLE__)->State = HAL_SMBUS_STATE_RESET)
+#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
+
+/** @brief  Enable the specified SMBUS interrupts.
+  * @param  __HANDLE__ specifies the SMBUS Handle.
+  * @param  __INTERRUPT__ specifies the interrupt source to enable.
+  *        This parameter can be one of the following values:
+  *            @arg @ref SMBUS_IT_ERRI  Errors interrupt enable
+  *            @arg @ref SMBUS_IT_TCI   Transfer complete interrupt enable
+  *            @arg @ref SMBUS_IT_STOPI STOP detection interrupt enable
+  *            @arg @ref SMBUS_IT_NACKI NACK received interrupt enable
+  *            @arg @ref SMBUS_IT_ADDRI Address match interrupt enable
+  *            @arg @ref SMBUS_IT_RXI   RX interrupt enable
+  *            @arg @ref SMBUS_IT_TXI   TX interrupt enable
+  *
+  * @retval None
+  */
+#define __HAL_SMBUS_ENABLE_IT(__HANDLE__, __INTERRUPT__)   ((__HANDLE__)->Instance->CR1 |= (__INTERRUPT__))
+
+/** @brief  Disable the specified SMBUS interrupts.
+  * @param  __HANDLE__ specifies the SMBUS Handle.
+  * @param  __INTERRUPT__ specifies the interrupt source to disable.
+  *        This parameter can be one of the following values:
+  *            @arg @ref SMBUS_IT_ERRI  Errors interrupt enable
+  *            @arg @ref SMBUS_IT_TCI   Transfer complete interrupt enable
+  *            @arg @ref SMBUS_IT_STOPI STOP detection interrupt enable
+  *            @arg @ref SMBUS_IT_NACKI NACK received interrupt enable
+  *            @arg @ref SMBUS_IT_ADDRI Address match interrupt enable
+  *            @arg @ref SMBUS_IT_RXI   RX interrupt enable
+  *            @arg @ref SMBUS_IT_TXI   TX interrupt enable
+  *
+  * @retval None
+  */
+#define __HAL_SMBUS_DISABLE_IT(__HANDLE__, __INTERRUPT__)  ((__HANDLE__)->Instance->CR1 &= (~(__INTERRUPT__)))
+
+/** @brief  Check whether the specified SMBUS interrupt source is enabled or not.
+  * @param  __HANDLE__ specifies the SMBUS Handle.
+  * @param  __INTERRUPT__ specifies the SMBUS interrupt source to check.
+  *          This parameter can be one of the following values:
+  *            @arg @ref SMBUS_IT_ERRI  Errors interrupt enable
+  *            @arg @ref SMBUS_IT_TCI   Transfer complete interrupt enable
+  *            @arg @ref SMBUS_IT_STOPI STOP detection interrupt enable
+  *            @arg @ref SMBUS_IT_NACKI NACK received interrupt enable
+  *            @arg @ref SMBUS_IT_ADDRI Address match interrupt enable
+  *            @arg @ref SMBUS_IT_RXI   RX interrupt enable
+  *            @arg @ref SMBUS_IT_TXI   TX interrupt enable
+  *
+  * @retval The new state of __IT__ (SET or RESET).
+  */
+#define __HAL_SMBUS_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) \
+  ((((__HANDLE__)->Instance->CR1 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
+
+/** @brief  Check whether the specified SMBUS flag is set or not.
+  * @param  __HANDLE__ specifies the SMBUS Handle.
+  * @param  __FLAG__ specifies the flag to check.
+  *        This parameter can be one of the following values:
+  *            @arg @ref SMBUS_FLAG_TXE     Transmit data register empty
+  *            @arg @ref SMBUS_FLAG_TXIS    Transmit interrupt status
+  *            @arg @ref SMBUS_FLAG_RXNE    Receive data register not empty
+  *            @arg @ref SMBUS_FLAG_ADDR    Address matched (slave mode)
+  *            @arg @ref SMBUS_FLAG_AF      NACK received flag
+  *            @arg @ref SMBUS_FLAG_STOPF   STOP detection flag
+  *            @arg @ref SMBUS_FLAG_TC      Transfer complete (master mode)
+  *            @arg @ref SMBUS_FLAG_TCR     Transfer complete reload
+  *            @arg @ref SMBUS_FLAG_BERR    Bus error
+  *            @arg @ref SMBUS_FLAG_ARLO    Arbitration lost
+  *            @arg @ref SMBUS_FLAG_OVR     Overrun/Underrun
+  *            @arg @ref SMBUS_FLAG_PECERR  PEC error in reception
+  *            @arg @ref SMBUS_FLAG_TIMEOUT Timeout or Tlow detection flag
+  *            @arg @ref SMBUS_FLAG_ALERT   SMBus alert
+  *            @arg @ref SMBUS_FLAG_BUSY    Bus busy
+  *            @arg @ref SMBUS_FLAG_DIR     Transfer direction (slave mode)
+  *
+  * @retval The new state of __FLAG__ (SET or RESET).
+  */
+#define SMBUS_FLAG_MASK  (0x0001FFFFU)
+#define __HAL_SMBUS_GET_FLAG(__HANDLE__, __FLAG__) \
+  (((((__HANDLE__)->Instance->ISR) & ((__FLAG__) & SMBUS_FLAG_MASK)) == \
+    ((__FLAG__) & SMBUS_FLAG_MASK)) ? SET : RESET)
+
+/** @brief  Clear the SMBUS pending flags which are cleared by writing 1 in a specific bit.
+  * @param  __HANDLE__ specifies the SMBUS Handle.
+  * @param  __FLAG__ specifies the flag to clear.
+  *          This parameter can be any combination of the following values:
+  *            @arg @ref SMBUS_FLAG_ADDR    Address matched (slave mode)
+  *            @arg @ref SMBUS_FLAG_AF      NACK received flag
+  *            @arg @ref SMBUS_FLAG_STOPF   STOP detection flag
+  *            @arg @ref SMBUS_FLAG_BERR    Bus error
+  *            @arg @ref SMBUS_FLAG_ARLO    Arbitration lost
+  *            @arg @ref SMBUS_FLAG_OVR     Overrun/Underrun
+  *            @arg @ref SMBUS_FLAG_PECERR  PEC error in reception
+  *            @arg @ref SMBUS_FLAG_TIMEOUT Timeout or Tlow detection flag
+  *            @arg @ref SMBUS_FLAG_ALERT   SMBus alert
+  *
+  * @retval None
+  */
+#define __HAL_SMBUS_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__))
+
+/** @brief  Enable the specified SMBUS peripheral.
+  * @param  __HANDLE__ specifies the SMBUS Handle.
+  * @retval None
+  */
+#define __HAL_SMBUS_ENABLE(__HANDLE__)                  (SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE))
+
+/** @brief  Disable the specified SMBUS peripheral.
+  * @param  __HANDLE__ specifies the SMBUS Handle.
+  * @retval None
+  */
+#define __HAL_SMBUS_DISABLE(__HANDLE__)                 (CLEAR_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE))
+
+/** @brief  Generate a Non-Acknowledge SMBUS peripheral in Slave mode.
+  * @param  __HANDLE__ specifies the SMBUS Handle.
+  * @retval None
+  */
+#define __HAL_SMBUS_GENERATE_NACK(__HANDLE__)           (SET_BIT((__HANDLE__)->Instance->CR2, I2C_CR2_NACK))
+
+/**
+  * @}
+  */
+
+
+/* Private constants ---------------------------------------------------------*/
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup SMBUS_Private_Macro SMBUS Private Macros
+  * @{
+  */
+
+#define IS_SMBUS_ANALOG_FILTER(FILTER)                  (((FILTER) == SMBUS_ANALOGFILTER_ENABLE) || \
+                                                         ((FILTER) == SMBUS_ANALOGFILTER_DISABLE))
+
+#define IS_SMBUS_DIGITAL_FILTER(FILTER)                 ((FILTER) <= 0x0000000FU)
+
+#define IS_SMBUS_ADDRESSING_MODE(MODE)                  (((MODE) == SMBUS_ADDRESSINGMODE_7BIT)  || \
+                                                         ((MODE) == SMBUS_ADDRESSINGMODE_10BIT))
+
+#define IS_SMBUS_DUAL_ADDRESS(ADDRESS)                  (((ADDRESS) == SMBUS_DUALADDRESS_DISABLE) || \
+                                                         ((ADDRESS) == SMBUS_DUALADDRESS_ENABLE))
+
+#define IS_SMBUS_OWN_ADDRESS2_MASK(MASK)                (((MASK) == SMBUS_OA2_NOMASK)    || \
+                                                         ((MASK) == SMBUS_OA2_MASK01)    || \
+                                                         ((MASK) == SMBUS_OA2_MASK02)    || \
+                                                         ((MASK) == SMBUS_OA2_MASK03)    || \
+                                                         ((MASK) == SMBUS_OA2_MASK04)    || \
+                                                         ((MASK) == SMBUS_OA2_MASK05)    || \
+                                                         ((MASK) == SMBUS_OA2_MASK06)    || \
+                                                         ((MASK) == SMBUS_OA2_MASK07))
+
+#define IS_SMBUS_GENERAL_CALL(CALL)                     (((CALL) == SMBUS_GENERALCALL_DISABLE) || \
+                                                         ((CALL) == SMBUS_GENERALCALL_ENABLE))
+
+#define IS_SMBUS_NO_STRETCH(STRETCH)                    (((STRETCH) == SMBUS_NOSTRETCH_DISABLE) || \
+                                                         ((STRETCH) == SMBUS_NOSTRETCH_ENABLE))
+
+#define IS_SMBUS_PEC(PEC)                               (((PEC) == SMBUS_PEC_DISABLE) || \
+                                                         ((PEC) == SMBUS_PEC_ENABLE))
+
+#define IS_SMBUS_PERIPHERAL_MODE(MODE)                  (((MODE) == SMBUS_PERIPHERAL_MODE_SMBUS_HOST)   || \
+                                                         ((MODE) == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE)  || \
+                                                         ((MODE) == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP))
+
+#define IS_SMBUS_TRANSFER_MODE(MODE)                 (((MODE) == SMBUS_RELOAD_MODE)                          || \
+                                                      ((MODE) == SMBUS_AUTOEND_MODE)                         || \
+                                                      ((MODE) == SMBUS_SOFTEND_MODE)                         || \
+                                                      ((MODE) == SMBUS_SENDPEC_MODE)                         || \
+                                                      ((MODE) == (SMBUS_RELOAD_MODE | SMBUS_SENDPEC_MODE))   || \
+                                                      ((MODE) == (SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE))  || \
+                                                      ((MODE) == (SMBUS_AUTOEND_MODE | SMBUS_RELOAD_MODE))   || \
+                                                      ((MODE) == (SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE | \
+                                                                  SMBUS_RELOAD_MODE )))
+
+
+#define IS_SMBUS_TRANSFER_REQUEST(REQUEST)              (((REQUEST) == SMBUS_GENERATE_STOP)              || \
+                                                         ((REQUEST) == SMBUS_GENERATE_START_READ)        || \
+                                                         ((REQUEST) == SMBUS_GENERATE_START_WRITE)       || \
+                                                         ((REQUEST) == SMBUS_NO_STARTSTOP))
+
+
+#define IS_SMBUS_TRANSFER_OPTIONS_REQUEST(REQUEST)   (IS_SMBUS_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST)       || \
+                                                      ((REQUEST) == SMBUS_FIRST_FRAME)                       || \
+                                                      ((REQUEST) == SMBUS_NEXT_FRAME)                        || \
+                                                      ((REQUEST) == SMBUS_FIRST_AND_LAST_FRAME_NO_PEC)       || \
+                                                      ((REQUEST) == SMBUS_LAST_FRAME_NO_PEC)                 || \
+                                                      ((REQUEST) == SMBUS_FIRST_FRAME_WITH_PEC)              || \
+                                                      ((REQUEST) == SMBUS_FIRST_AND_LAST_FRAME_WITH_PEC)     || \
+                                                      ((REQUEST) == SMBUS_LAST_FRAME_WITH_PEC))
+
+#define IS_SMBUS_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == SMBUS_OTHER_FRAME_NO_PEC)             || \
+                                                          ((REQUEST) == SMBUS_OTHER_AND_LAST_FRAME_NO_PEC)    || \
+                                                          ((REQUEST) == SMBUS_OTHER_FRAME_WITH_PEC)           || \
+                                                          ((REQUEST) == SMBUS_OTHER_AND_LAST_FRAME_WITH_PEC))
+
+#define SMBUS_RESET_CR1(__HANDLE__)                    ((__HANDLE__)->Instance->CR1 &= \
+                                                        (uint32_t)~((uint32_t)(I2C_CR1_SMBHEN | I2C_CR1_SMBDEN | \
+                                                                    I2C_CR1_PECEN)))
+#define SMBUS_RESET_CR2(__HANDLE__)                    ((__HANDLE__)->Instance->CR2 &= \
+                                                        (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_HEAD10R | \
+                                                                    I2C_CR2_NBYTES | I2C_CR2_RELOAD | \
+                                                                    I2C_CR2_RD_WRN)))
+
+#define SMBUS_GENERATE_START(__ADDMODE__,__ADDRESS__)     (((__ADDMODE__) == SMBUS_ADDRESSINGMODE_7BIT) ? \
+                                                           (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | \
+                                                                       (I2C_CR2_START) | (I2C_CR2_AUTOEND)) & \
+                                                                      (~I2C_CR2_RD_WRN)) : \
+                                                           (uint32_t)((((uint32_t)(__ADDRESS__) & \
+                                                                        (I2C_CR2_SADD)) | (I2C_CR2_ADD10) | \
+                                                                       (I2C_CR2_START)) & (~I2C_CR2_RD_WRN)))
+
+#define SMBUS_GET_ADDR_MATCH(__HANDLE__)                  (((__HANDLE__)->Instance->ISR & I2C_ISR_ADDCODE) >> 17U)
+#define SMBUS_GET_DIR(__HANDLE__)                         (((__HANDLE__)->Instance->ISR & I2C_ISR_DIR) >> 16U)
+#define SMBUS_GET_STOP_MODE(__HANDLE__)                   ((__HANDLE__)->Instance->CR2 & I2C_CR2_AUTOEND)
+#define SMBUS_GET_PEC_MODE(__HANDLE__)                    ((__HANDLE__)->Instance->CR2 & I2C_CR2_PECBYTE)
+#define SMBUS_GET_ALERT_ENABLED(__HANDLE__)                ((__HANDLE__)->Instance->CR1 & I2C_CR1_ALERTEN)
+
+#define SMBUS_CHECK_FLAG(__ISR__, __FLAG__)             ((((__ISR__) & ((__FLAG__) & SMBUS_FLAG_MASK)) == \
+                                                          ((__FLAG__) & SMBUS_FLAG_MASK)) ? SET : RESET)
+#define SMBUS_CHECK_IT_SOURCE(__CR1__, __IT__)          ((((__CR1__) & (__IT__)) == (__IT__)) ? SET : RESET)
+
+#define IS_SMBUS_OWN_ADDRESS1(ADDRESS1)                         ((ADDRESS1) <= 0x000003FFU)
+#define IS_SMBUS_OWN_ADDRESS2(ADDRESS2)                         ((ADDRESS2) <= (uint16_t)0x00FFU)
+
+/**
+  * @}
+  */
+
+/* Include SMBUS HAL Extended module */
+#include "stm32g0xx_hal_smbus_ex.h"
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup SMBUS_Exported_Functions SMBUS Exported Functions
+  * @{
+  */
+
+/** @addtogroup SMBUS_Exported_Functions_Group1 Initialization and de-initialization functions
+  * @{
+  */
+
+/* Initialization and de-initialization functions  ****************************/
+HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus);
+HAL_StatusTypeDef HAL_SMBUS_DeInit(SMBUS_HandleTypeDef *hsmbus);
+void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef *hsmbus);
+void HAL_SMBUS_MspDeInit(SMBUS_HandleTypeDef *hsmbus);
+HAL_StatusTypeDef HAL_SMBUS_ConfigAnalogFilter(SMBUS_HandleTypeDef *hsmbus, uint32_t AnalogFilter);
+HAL_StatusTypeDef HAL_SMBUS_ConfigDigitalFilter(SMBUS_HandleTypeDef *hsmbus, uint32_t DigitalFilter);
+
+/* Callbacks Register/UnRegister functions  ***********************************/
+#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
+HAL_StatusTypeDef HAL_SMBUS_RegisterCallback(SMBUS_HandleTypeDef *hsmbus,
+                                                HAL_SMBUS_CallbackIDTypeDef CallbackID,
+                                                pSMBUS_CallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_SMBUS_UnRegisterCallback(SMBUS_HandleTypeDef *hsmbus,
+                                                  HAL_SMBUS_CallbackIDTypeDef CallbackID);
+
+HAL_StatusTypeDef HAL_SMBUS_RegisterAddrCallback(SMBUS_HandleTypeDef *hsmbus,
+                                                    pSMBUS_AddrCallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_SMBUS_UnRegisterAddrCallback(SMBUS_HandleTypeDef *hsmbus);
+#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/** @addtogroup SMBUS_Exported_Functions_Group2 Input and Output operation functions
+  * @{
+  */
+
+/* IO operation functions  *****************************************************/
+/** @addtogroup Blocking_mode_Polling Blocking mode Polling
+  * @{
+  */
+/******* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_SMBUS_IsDeviceReady(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint32_t Trials,
+                                          uint32_t Timeout);
+/**
+  * @}
+  */
+
+/** @addtogroup Non-Blocking_mode_Interrupt Non-Blocking mode Interrupt
+  * @{
+  */
+/******* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_SMBUS_Master_Transmit_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress,
+                                                  uint8_t *pData, uint16_t Size, uint32_t XferOptions);
+HAL_StatusTypeDef HAL_SMBUS_Master_Receive_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress,
+                                                 uint8_t *pData, uint16_t Size, uint32_t XferOptions);
+HAL_StatusTypeDef HAL_SMBUS_Master_Abort_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress);
+HAL_StatusTypeDef HAL_SMBUS_Slave_Transmit_IT(SMBUS_HandleTypeDef *hsmbus, uint8_t *pData, uint16_t Size,
+                                              uint32_t XferOptions);
+HAL_StatusTypeDef HAL_SMBUS_Slave_Receive_IT(SMBUS_HandleTypeDef *hsmbus, uint8_t *pData, uint16_t Size,
+                                             uint32_t XferOptions);
+
+HAL_StatusTypeDef HAL_SMBUS_EnableAlert_IT(SMBUS_HandleTypeDef *hsmbus);
+HAL_StatusTypeDef HAL_SMBUS_DisableAlert_IT(SMBUS_HandleTypeDef *hsmbus);
+HAL_StatusTypeDef HAL_SMBUS_EnableListen_IT(SMBUS_HandleTypeDef *hsmbus);
+HAL_StatusTypeDef HAL_SMBUS_DisableListen_IT(SMBUS_HandleTypeDef *hsmbus);
+/**
+  * @}
+  */
+
+/** @addtogroup SMBUS_IRQ_Handler_and_Callbacks IRQ Handler and Callbacks
+  * @{
+  */
+/******* SMBUS IRQHandler and Callbacks used in non blocking modes (Interrupt) */
+void HAL_SMBUS_EV_IRQHandler(SMBUS_HandleTypeDef *hsmbus);
+void HAL_SMBUS_ER_IRQHandler(SMBUS_HandleTypeDef *hsmbus);
+void HAL_SMBUS_MasterTxCpltCallback(SMBUS_HandleTypeDef *hsmbus);
+void HAL_SMBUS_MasterRxCpltCallback(SMBUS_HandleTypeDef *hsmbus);
+void HAL_SMBUS_SlaveTxCpltCallback(SMBUS_HandleTypeDef *hsmbus);
+void HAL_SMBUS_SlaveRxCpltCallback(SMBUS_HandleTypeDef *hsmbus);
+void HAL_SMBUS_AddrCallback(SMBUS_HandleTypeDef *hsmbus, uint8_t TransferDirection, uint16_t AddrMatchCode);
+void HAL_SMBUS_ListenCpltCallback(SMBUS_HandleTypeDef *hsmbus);
+void HAL_SMBUS_ErrorCallback(SMBUS_HandleTypeDef *hsmbus);
+
+/**
+  * @}
+  */
+
+/** @addtogroup SMBUS_Exported_Functions_Group3 Peripheral State and Errors functions
+  *  @{
+  */
+
+/* Peripheral State and Errors functions  **************************************************/
+uint32_t HAL_SMBUS_GetState(SMBUS_HandleTypeDef *hsmbus);
+uint32_t HAL_SMBUS_GetError(SMBUS_HandleTypeDef *hsmbus);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private Functions ---------------------------------------------------------*/
+/** @defgroup SMBUS_Private_Functions SMBUS Private Functions
+  * @{
+  */
+/* Private functions are defined in stm32g0xx_hal_smbus.c file */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+
+#endif /* STM32G0xx_HAL_SMBUS_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_smbus_ex.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_smbus_ex.h
new file mode 100644
index 0000000..20317c1
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_smbus_ex.h
@@ -0,0 +1,148 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_smbus_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of SMBUS HAL Extended module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_SMBUS_EX_H
+#define STM32G0xx_HAL_SMBUS_EX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup SMBUSEx
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup SMBUSEx_Exported_Constants SMBUS Extended Exported Constants
+  * @{
+  */
+
+/** @defgroup SMBUSEx_FastModePlus SMBUS Extended Fast Mode Plus
+  * @{
+  */
+#define SMBUS_FMP_NOT_SUPPORTED           0xAAAA0000U                                     /*!< Fast Mode Plus not supported       */
+#define SMBUS_FASTMODEPLUS_PA9            SYSCFG_CFGR1_I2C_PA9_FMP                        /*!< Enable Fast Mode Plus on PA9       */
+#define SMBUS_FASTMODEPLUS_PA10           SYSCFG_CFGR1_I2C_PA10_FMP                       /*!< Enable Fast Mode Plus on PA10      */
+#define SMBUS_FASTMODEPLUS_PB6            SYSCFG_CFGR1_I2C_PB6_FMP                        /*!< Enable Fast Mode Plus on PB6       */
+#define SMBUS_FASTMODEPLUS_PB7            SYSCFG_CFGR1_I2C_PB7_FMP                        /*!< Enable Fast Mode Plus on PB7       */
+#define SMBUS_FASTMODEPLUS_PB8            SYSCFG_CFGR1_I2C_PB8_FMP                        /*!< Enable Fast Mode Plus on PB8       */
+#define SMBUS_FASTMODEPLUS_PB9            SYSCFG_CFGR1_I2C_PB9_FMP                        /*!< Enable Fast Mode Plus on PB9       */
+#define SMBUS_FASTMODEPLUS_I2C1           SYSCFG_CFGR1_I2C1_FMP                           /*!< Enable Fast Mode Plus on I2C1 pins */
+#define SMBUS_FASTMODEPLUS_I2C2           SYSCFG_CFGR1_I2C2_FMP                           /*!< Enable Fast Mode Plus on I2C2 pins */
+#if defined(SYSCFG_CFGR1_I2C3_FMP)
+#define SMBUS_FASTMODEPLUS_I2C3           SYSCFG_CFGR1_I2C3_FMP                           /*!< Enable Fast Mode Plus on I2C3 pins */
+#else
+#define SMBUS_FASTMODEPLUS_I2C3           (uint32_t)(0x00000400U | SMBUS_FMP_NOT_SUPPORTED) /*!< Fast Mode Plus I2C3 not supported  */
+#endif /* SYSCFG_CFGR1_I2C3_FMP */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup SMBUSEx_Exported_Macros SMBUS Extended Exported Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup SMBUSEx_Exported_Functions SMBUS Extended Exported Functions
+  * @{
+  */
+
+/** @addtogroup SMBUSEx_Exported_Functions_Group3 SMBUS Extended FastModePlus Functions
+  * @{
+  */
+void HAL_SMBUSEx_EnableFastModePlus(uint32_t ConfigFastModePlus);
+void HAL_SMBUSEx_DisableFastModePlus(uint32_t ConfigFastModePlus);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup SMBUSEx_Private_Constants SMBUS Extended Private Constants
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup SMBUSEx_Private_Macro SMBUS Extended Private Macros
+  * @{
+  */
+#define IS_SMBUS_FASTMODEPLUS(__CONFIG__) ((((__CONFIG__) & SMBUS_FMP_NOT_SUPPORTED) != SMBUS_FMP_NOT_SUPPORTED) && \
+                                           ((((__CONFIG__) & (SMBUS_FASTMODEPLUS_PA9))  == SMBUS_FASTMODEPLUS_PA9)  || \
+                                            (((__CONFIG__) & (SMBUS_FASTMODEPLUS_PA10)) == SMBUS_FASTMODEPLUS_PA10) || \
+                                            (((__CONFIG__) & (SMBUS_FASTMODEPLUS_PB6))  == SMBUS_FASTMODEPLUS_PB6)  || \
+                                            (((__CONFIG__) & (SMBUS_FASTMODEPLUS_PB7))  == SMBUS_FASTMODEPLUS_PB7)  || \
+                                            (((__CONFIG__) & (SMBUS_FASTMODEPLUS_PB8))  == SMBUS_FASTMODEPLUS_PB8)  || \
+                                            (((__CONFIG__) & (SMBUS_FASTMODEPLUS_PB9))  == SMBUS_FASTMODEPLUS_PB9)  || \
+                                            (((__CONFIG__) & (SMBUS_FASTMODEPLUS_I2C1)) == SMBUS_FASTMODEPLUS_I2C1) || \
+                                            (((__CONFIG__) & (SMBUS_FASTMODEPLUS_I2C2)) == SMBUS_FASTMODEPLUS_I2C2) || \
+                                            (((__CONFIG__) & (SMBUS_FASTMODEPLUS_I2C3)) == SMBUS_FASTMODEPLUS_I2C3)))
+/**
+  * @}
+  */
+
+/* Private Functions ---------------------------------------------------------*/
+/** @defgroup SMBUSEx_Private_Functions SMBUS Extended Private Functions
+  * @{
+  */
+/* Private functions are defined in stm32g0xx_hal_smbus_ex.c file */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_SMBUS_EX_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h
new file mode 100644
index 0000000..66e6130
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h
@@ -0,0 +1,852 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_spi.h
+  * @author  MCD Application Team
+  * @brief   Header file of SPI HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_SPI_H
+#define STM32G0xx_HAL_SPI_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup SPI
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup SPI_Exported_Types SPI Exported Types
+  * @{
+  */
+
+/**
+  * @brief  SPI Configuration Structure definition
+  */
+typedef struct
+{
+  uint32_t Mode;                /*!< Specifies the SPI operating mode.
+                                     This parameter can be a value of @ref SPI_Mode */
+
+  uint32_t Direction;           /*!< Specifies the SPI bidirectional mode state.
+                                     This parameter can be a value of @ref SPI_Direction */
+
+  uint32_t DataSize;            /*!< Specifies the SPI data size.
+                                     This parameter can be a value of @ref SPI_Data_Size */
+
+  uint32_t CLKPolarity;         /*!< Specifies the serial clock steady state.
+                                     This parameter can be a value of @ref SPI_Clock_Polarity */
+
+  uint32_t CLKPhase;            /*!< Specifies the clock active edge for the bit capture.
+                                     This parameter can be a value of @ref SPI_Clock_Phase */
+
+  uint32_t NSS;                 /*!< Specifies whether the NSS signal is managed by
+                                     hardware (NSS pin) or by software using the SSI bit.
+                                     This parameter can be a value of @ref SPI_Slave_Select_management */
+
+  uint32_t BaudRatePrescaler;   /*!< Specifies the Baud Rate prescaler value which will be
+                                     used to configure the transmit and receive SCK clock.
+                                     This parameter can be a value of @ref SPI_BaudRate_Prescaler
+                                     @note The communication clock is derived from the master
+                                     clock. The slave clock does not need to be set. */
+
+  uint32_t FirstBit;            /*!< Specifies whether data transfers start from MSB or LSB bit.
+                                     This parameter can be a value of @ref SPI_MSB_LSB_transmission */
+
+  uint32_t TIMode;              /*!< Specifies if the TI mode is enabled or not.
+                                     This parameter can be a value of @ref SPI_TI_mode */
+
+  uint32_t CRCCalculation;      /*!< Specifies if the CRC calculation is enabled or not.
+                                     This parameter can be a value of @ref SPI_CRC_Calculation */
+
+  uint32_t CRCPolynomial;       /*!< Specifies the polynomial used for the CRC calculation.
+                                     This parameter must be an odd number between Min_Data = 1 and Max_Data = 65535 */
+
+  uint32_t CRCLength;           /*!< Specifies the CRC Length used for the CRC calculation.
+                                     CRC Length is only used with Data8 and Data16, not other data size
+                                     This parameter can be a value of @ref SPI_CRC_length */
+
+  uint32_t NSSPMode;            /*!< Specifies whether the NSSP signal is enabled or not .
+                                     This parameter can be a value of @ref SPI_NSSP_Mode
+                                     This mode is activated by the NSSP bit in the SPIx_CR2 register and
+                                     it takes effect only if the SPI interface is configured as Motorola SPI
+                                     master (FRF=0) with capture on the first edge (SPIx_CR1 CPHA = 0,
+                                     CPOL setting is ignored).. */
+} SPI_InitTypeDef;
+
+/**
+  * @brief  HAL SPI State structure definition
+  */
+typedef enum
+{
+  HAL_SPI_STATE_RESET      = 0x00U,    /*!< Peripheral not Initialized                         */
+  HAL_SPI_STATE_READY      = 0x01U,    /*!< Peripheral Initialized and ready for use           */
+  HAL_SPI_STATE_BUSY       = 0x02U,    /*!< an internal process is ongoing                     */
+  HAL_SPI_STATE_BUSY_TX    = 0x03U,    /*!< Data Transmission process is ongoing               */
+  HAL_SPI_STATE_BUSY_RX    = 0x04U,    /*!< Data Reception process is ongoing                  */
+  HAL_SPI_STATE_BUSY_TX_RX = 0x05U,    /*!< Data Transmission and Reception process is ongoing */
+  HAL_SPI_STATE_ERROR      = 0x06U,    /*!< SPI error state                                    */
+  HAL_SPI_STATE_ABORT      = 0x07U     /*!< SPI abort is ongoing                               */
+} HAL_SPI_StateTypeDef;
+
+/**
+  * @brief  SPI handle Structure definition
+  */
+typedef struct __SPI_HandleTypeDef
+{
+  SPI_TypeDef                *Instance;      /*!< SPI registers base address               */
+
+  SPI_InitTypeDef            Init;           /*!< SPI communication parameters             */
+
+  uint8_t                    *pTxBuffPtr;    /*!< Pointer to SPI Tx transfer Buffer        */
+
+  uint16_t                   TxXferSize;     /*!< SPI Tx Transfer size                     */
+
+  __IO uint16_t              TxXferCount;    /*!< SPI Tx Transfer Counter                  */
+
+  uint8_t                    *pRxBuffPtr;    /*!< Pointer to SPI Rx transfer Buffer        */
+
+  uint16_t                   RxXferSize;     /*!< SPI Rx Transfer size                     */
+
+  __IO uint16_t              RxXferCount;    /*!< SPI Rx Transfer Counter                  */
+
+  uint32_t                   CRCSize;        /*!< SPI CRC size used for the transfer       */
+
+  void (*RxISR)(struct __SPI_HandleTypeDef *hspi);   /*!< function pointer on Rx ISR       */
+
+  void (*TxISR)(struct __SPI_HandleTypeDef *hspi);   /*!< function pointer on Tx ISR       */
+
+  DMA_HandleTypeDef          *hdmatx;        /*!< SPI Tx DMA Handle parameters             */
+
+  DMA_HandleTypeDef          *hdmarx;        /*!< SPI Rx DMA Handle parameters             */
+
+  HAL_LockTypeDef            Lock;           /*!< Locking object                           */
+
+  __IO HAL_SPI_StateTypeDef  State;          /*!< SPI communication state                  */
+
+  __IO uint32_t              ErrorCode;      /*!< SPI Error code                           */
+
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+  void (* TxCpltCallback)(struct __SPI_HandleTypeDef *hspi);             /*!< SPI Tx Completed callback          */
+  void (* RxCpltCallback)(struct __SPI_HandleTypeDef *hspi);             /*!< SPI Rx Completed callback          */
+  void (* TxRxCpltCallback)(struct __SPI_HandleTypeDef *hspi);           /*!< SPI TxRx Completed callback        */
+  void (* TxHalfCpltCallback)(struct __SPI_HandleTypeDef *hspi);         /*!< SPI Tx Half Completed callback     */
+  void (* RxHalfCpltCallback)(struct __SPI_HandleTypeDef *hspi);         /*!< SPI Rx Half Completed callback     */
+  void (* TxRxHalfCpltCallback)(struct __SPI_HandleTypeDef *hspi);       /*!< SPI TxRx Half Completed callback   */
+  void (* ErrorCallback)(struct __SPI_HandleTypeDef *hspi);              /*!< SPI Error callback                 */
+  void (* AbortCpltCallback)(struct __SPI_HandleTypeDef *hspi);          /*!< SPI Abort callback                 */
+  void (* MspInitCallback)(struct __SPI_HandleTypeDef *hspi);            /*!< SPI Msp Init callback              */
+  void (* MspDeInitCallback)(struct __SPI_HandleTypeDef *hspi);          /*!< SPI Msp DeInit callback            */
+
+#endif  /* USE_HAL_SPI_REGISTER_CALLBACKS */
+} SPI_HandleTypeDef;
+
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+/**
+  * @brief  HAL SPI Callback ID enumeration definition
+  */
+typedef enum
+{
+  HAL_SPI_TX_COMPLETE_CB_ID             = 0x00U,    /*!< SPI Tx Completed callback ID         */
+  HAL_SPI_RX_COMPLETE_CB_ID             = 0x01U,    /*!< SPI Rx Completed callback ID         */
+  HAL_SPI_TX_RX_COMPLETE_CB_ID          = 0x02U,    /*!< SPI TxRx Completed callback ID       */
+  HAL_SPI_TX_HALF_COMPLETE_CB_ID        = 0x03U,    /*!< SPI Tx Half Completed callback ID    */
+  HAL_SPI_RX_HALF_COMPLETE_CB_ID        = 0x04U,    /*!< SPI Rx Half Completed callback ID    */
+  HAL_SPI_TX_RX_HALF_COMPLETE_CB_ID     = 0x05U,    /*!< SPI TxRx Half Completed callback ID  */
+  HAL_SPI_ERROR_CB_ID                   = 0x06U,    /*!< SPI Error callback ID                */
+  HAL_SPI_ABORT_CB_ID                   = 0x07U,    /*!< SPI Abort callback ID                */
+  HAL_SPI_MSPINIT_CB_ID                 = 0x08U,    /*!< SPI Msp Init callback ID             */
+  HAL_SPI_MSPDEINIT_CB_ID               = 0x09U     /*!< SPI Msp DeInit callback ID           */
+
+} HAL_SPI_CallbackIDTypeDef;
+
+/**
+  * @brief  HAL SPI Callback pointer definition
+  */
+typedef  void (*pSPI_CallbackTypeDef)(SPI_HandleTypeDef *hspi); /*!< pointer to an SPI callback function */
+
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup SPI_Exported_Constants SPI Exported Constants
+  * @{
+  */
+
+/** @defgroup SPI_Error_Code SPI Error Code
+  * @{
+  */
+#define HAL_SPI_ERROR_NONE              (0x00000000U)   /*!< No error                               */
+#define HAL_SPI_ERROR_MODF              (0x00000001U)   /*!< MODF error                             */
+#define HAL_SPI_ERROR_CRC               (0x00000002U)   /*!< CRC error                              */
+#define HAL_SPI_ERROR_OVR               (0x00000004U)   /*!< OVR error                              */
+#define HAL_SPI_ERROR_FRE               (0x00000008U)   /*!< FRE error                              */
+#define HAL_SPI_ERROR_DMA               (0x00000010U)   /*!< DMA transfer error                     */
+#define HAL_SPI_ERROR_FLAG              (0x00000020U)   /*!< Error on RXNE/TXE/BSY/FTLVL/FRLVL Flag */
+#define HAL_SPI_ERROR_ABORT             (0x00000040U)   /*!< Error during SPI Abort procedure       */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+#define HAL_SPI_ERROR_INVALID_CALLBACK  (0x00000080U)   /*!< Invalid Callback error                 */
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/** @defgroup SPI_Mode SPI Mode
+  * @{
+  */
+#define SPI_MODE_SLAVE                  (0x00000000U)
+#define SPI_MODE_MASTER                 (SPI_CR1_MSTR | SPI_CR1_SSI)
+/**
+  * @}
+  */
+
+/** @defgroup SPI_Direction SPI Direction Mode
+  * @{
+  */
+#define SPI_DIRECTION_2LINES            (0x00000000U)
+#define SPI_DIRECTION_2LINES_RXONLY     SPI_CR1_RXONLY
+#define SPI_DIRECTION_1LINE             SPI_CR1_BIDIMODE
+/**
+  * @}
+  */
+
+/** @defgroup SPI_Data_Size SPI Data Size
+  * @{
+  */
+#define SPI_DATASIZE_4BIT               (0x00000300U)
+#define SPI_DATASIZE_5BIT               (0x00000400U)
+#define SPI_DATASIZE_6BIT               (0x00000500U)
+#define SPI_DATASIZE_7BIT               (0x00000600U)
+#define SPI_DATASIZE_8BIT               (0x00000700U)
+#define SPI_DATASIZE_9BIT               (0x00000800U)
+#define SPI_DATASIZE_10BIT              (0x00000900U)
+#define SPI_DATASIZE_11BIT              (0x00000A00U)
+#define SPI_DATASIZE_12BIT              (0x00000B00U)
+#define SPI_DATASIZE_13BIT              (0x00000C00U)
+#define SPI_DATASIZE_14BIT              (0x00000D00U)
+#define SPI_DATASIZE_15BIT              (0x00000E00U)
+#define SPI_DATASIZE_16BIT              (0x00000F00U)
+/**
+  * @}
+  */
+
+/** @defgroup SPI_Clock_Polarity SPI Clock Polarity
+  * @{
+  */
+#define SPI_POLARITY_LOW                (0x00000000U)
+#define SPI_POLARITY_HIGH               SPI_CR1_CPOL
+/**
+  * @}
+  */
+
+/** @defgroup SPI_Clock_Phase SPI Clock Phase
+  * @{
+  */
+#define SPI_PHASE_1EDGE                 (0x00000000U)
+#define SPI_PHASE_2EDGE                 SPI_CR1_CPHA
+/**
+  * @}
+  */
+
+/** @defgroup SPI_Slave_Select_management SPI Slave Select Management
+  * @{
+  */
+#define SPI_NSS_SOFT                    SPI_CR1_SSM
+#define SPI_NSS_HARD_INPUT              (0x00000000U)
+#define SPI_NSS_HARD_OUTPUT             (SPI_CR2_SSOE << 16U)
+/**
+  * @}
+  */
+
+/** @defgroup SPI_NSSP_Mode SPI NSS Pulse Mode
+  * @{
+  */
+#define SPI_NSS_PULSE_ENABLE            SPI_CR2_NSSP
+#define SPI_NSS_PULSE_DISABLE           (0x00000000U)
+/**
+  * @}
+  */
+
+/** @defgroup SPI_BaudRate_Prescaler SPI BaudRate Prescaler
+  * @{
+  */
+#define SPI_BAUDRATEPRESCALER_2         (0x00000000U)
+#define SPI_BAUDRATEPRESCALER_4         (SPI_CR1_BR_0)
+#define SPI_BAUDRATEPRESCALER_8         (SPI_CR1_BR_1)
+#define SPI_BAUDRATEPRESCALER_16        (SPI_CR1_BR_1 | SPI_CR1_BR_0)
+#define SPI_BAUDRATEPRESCALER_32        (SPI_CR1_BR_2)
+#define SPI_BAUDRATEPRESCALER_64        (SPI_CR1_BR_2 | SPI_CR1_BR_0)
+#define SPI_BAUDRATEPRESCALER_128       (SPI_CR1_BR_2 | SPI_CR1_BR_1)
+#define SPI_BAUDRATEPRESCALER_256       (SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0)
+/**
+  * @}
+  */
+
+/** @defgroup SPI_MSB_LSB_transmission SPI MSB LSB Transmission
+  * @{
+  */
+#define SPI_FIRSTBIT_MSB                (0x00000000U)
+#define SPI_FIRSTBIT_LSB                SPI_CR1_LSBFIRST
+/**
+  * @}
+  */
+
+/** @defgroup SPI_TI_mode SPI TI Mode
+  * @{
+  */
+#define SPI_TIMODE_DISABLE              (0x00000000U)
+#define SPI_TIMODE_ENABLE               SPI_CR2_FRF
+/**
+  * @}
+  */
+
+/** @defgroup SPI_CRC_Calculation SPI CRC Calculation
+  * @{
+  */
+#define SPI_CRCCALCULATION_DISABLE      (0x00000000U)
+#define SPI_CRCCALCULATION_ENABLE       SPI_CR1_CRCEN
+/**
+  * @}
+  */
+
+/** @defgroup SPI_CRC_length SPI CRC Length
+  * @{
+  * This parameter can be one of the following values:
+  *     SPI_CRC_LENGTH_DATASIZE: aligned with the data size
+  *     SPI_CRC_LENGTH_8BIT    : CRC 8bit
+  *     SPI_CRC_LENGTH_16BIT   : CRC 16bit
+  */
+#define SPI_CRC_LENGTH_DATASIZE         (0x00000000U)
+#define SPI_CRC_LENGTH_8BIT             (0x00000001U)
+#define SPI_CRC_LENGTH_16BIT            (0x00000002U)
+/**
+  * @}
+  */
+
+/** @defgroup SPI_FIFO_reception_threshold SPI FIFO Reception Threshold
+  * @{
+  * This parameter can be one of the following values:
+  *     SPI_RXFIFO_THRESHOLD or SPI_RXFIFO_THRESHOLD_QF :
+  *          RXNE event is generated if the FIFO
+  *          level is greater or equal to 1/4(8-bits).
+  *     SPI_RXFIFO_THRESHOLD_HF: RXNE event is generated if the FIFO
+  *          level is greater or equal to 1/2(16 bits). */
+#define SPI_RXFIFO_THRESHOLD            SPI_CR2_FRXTH
+#define SPI_RXFIFO_THRESHOLD_QF         SPI_CR2_FRXTH
+#define SPI_RXFIFO_THRESHOLD_HF         (0x00000000U)
+/**
+  * @}
+  */
+
+/** @defgroup SPI_Interrupt_definition SPI Interrupt Definition
+  * @{
+  */
+#define SPI_IT_TXE                      SPI_CR2_TXEIE
+#define SPI_IT_RXNE                     SPI_CR2_RXNEIE
+#define SPI_IT_ERR                      SPI_CR2_ERRIE
+/**
+  * @}
+  */
+
+/** @defgroup SPI_Flags_definition SPI Flags Definition
+  * @{
+  */
+#define SPI_FLAG_RXNE                   SPI_SR_RXNE   /* SPI status flag: Rx buffer not empty flag       */
+#define SPI_FLAG_TXE                    SPI_SR_TXE    /* SPI status flag: Tx buffer empty flag           */
+#define SPI_FLAG_BSY                    SPI_SR_BSY    /* SPI status flag: Busy flag                      */
+#define SPI_FLAG_CRCERR                 SPI_SR_CRCERR /* SPI Error flag: CRC error flag                  */
+#define SPI_FLAG_MODF                   SPI_SR_MODF   /* SPI Error flag: Mode fault flag                 */
+#define SPI_FLAG_OVR                    SPI_SR_OVR    /* SPI Error flag: Overrun flag                    */
+#define SPI_FLAG_FRE                    SPI_SR_FRE    /* SPI Error flag: TI mode frame format error flag */
+#define SPI_FLAG_FTLVL                  SPI_SR_FTLVL  /* SPI fifo transmission level                     */
+#define SPI_FLAG_FRLVL                  SPI_SR_FRLVL  /* SPI fifo reception level                        */
+#define SPI_FLAG_MASK                   (SPI_SR_RXNE | SPI_SR_TXE | SPI_SR_BSY | SPI_SR_CRCERR\
+                                         | SPI_SR_MODF | SPI_SR_OVR | SPI_SR_FRE | SPI_SR_FTLVL | SPI_SR_FRLVL)
+/**
+  * @}
+  */
+
+/** @defgroup SPI_transmission_fifo_status_level SPI Transmission FIFO Status Level
+  * @{
+  */
+#define SPI_FTLVL_EMPTY                 (0x00000000U)
+#define SPI_FTLVL_QUARTER_FULL          (0x00000800U)
+#define SPI_FTLVL_HALF_FULL             (0x00001000U)
+#define SPI_FTLVL_FULL                  (0x00001800U)
+
+/**
+  * @}
+  */
+
+/** @defgroup SPI_reception_fifo_status_level SPI Reception FIFO Status Level
+  * @{
+  */
+#define SPI_FRLVL_EMPTY                 (0x00000000U)
+#define SPI_FRLVL_QUARTER_FULL          (0x00000200U)
+#define SPI_FRLVL_HALF_FULL             (0x00000400U)
+#define SPI_FRLVL_FULL                  (0x00000600U)
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup SPI_Exported_Macros SPI Exported Macros
+  * @{
+  */
+
+/** @brief  Reset SPI handle state.
+  * @param  __HANDLE__ specifies the SPI Handle.
+  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
+  * @retval None
+  */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+#define __HAL_SPI_RESET_HANDLE_STATE(__HANDLE__)                do{                                                  \
+                                                                    (__HANDLE__)->State = HAL_SPI_STATE_RESET;       \
+                                                                    (__HANDLE__)->MspInitCallback = NULL;            \
+                                                                    (__HANDLE__)->MspDeInitCallback = NULL;          \
+                                                                  } while(0)
+#else
+#define __HAL_SPI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SPI_STATE_RESET)
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+
+/** @brief  Enable the specified SPI interrupts.
+  * @param  __HANDLE__ specifies the SPI Handle.
+  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
+  * @param  __INTERRUPT__ specifies the interrupt source to enable.
+  *         This parameter can be one of the following values:
+  *            @arg SPI_IT_TXE: Tx buffer empty interrupt enable
+  *            @arg SPI_IT_RXNE: RX buffer not empty interrupt enable
+  *            @arg SPI_IT_ERR: Error interrupt enable
+  * @retval None
+  */
+#define __HAL_SPI_ENABLE_IT(__HANDLE__, __INTERRUPT__)   SET_BIT((__HANDLE__)->Instance->CR2, (__INTERRUPT__))
+
+/** @brief  Disable the specified SPI interrupts.
+  * @param  __HANDLE__ specifies the SPI handle.
+  *         This parameter can be SPIx where x: 1, 2, or 3 to select the SPI peripheral.
+  * @param  __INTERRUPT__ specifies the interrupt source to disable.
+  *         This parameter can be one of the following values:
+  *            @arg SPI_IT_TXE: Tx buffer empty interrupt enable
+  *            @arg SPI_IT_RXNE: RX buffer not empty interrupt enable
+  *            @arg SPI_IT_ERR: Error interrupt enable
+  * @retval None
+  */
+#define __HAL_SPI_DISABLE_IT(__HANDLE__, __INTERRUPT__)  CLEAR_BIT((__HANDLE__)->Instance->CR2, (__INTERRUPT__))
+
+/** @brief  Check whether the specified SPI interrupt source is enabled or not.
+  * @param  __HANDLE__ specifies the SPI Handle.
+  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
+  * @param  __INTERRUPT__ specifies the SPI interrupt source to check.
+  *          This parameter can be one of the following values:
+  *            @arg SPI_IT_TXE: Tx buffer empty interrupt enable
+  *            @arg SPI_IT_RXNE: RX buffer not empty interrupt enable
+  *            @arg SPI_IT_ERR: Error interrupt enable
+  * @retval The new state of __IT__ (TRUE or FALSE).
+  */
+#define __HAL_SPI_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR2\
+                                                              & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
+
+/** @brief  Check whether the specified SPI flag is set or not.
+  * @param  __HANDLE__ specifies the SPI Handle.
+  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
+  * @param  __FLAG__ specifies the flag to check.
+  *         This parameter can be one of the following values:
+  *            @arg SPI_FLAG_RXNE: Receive buffer not empty flag
+  *            @arg SPI_FLAG_TXE: Transmit buffer empty flag
+  *            @arg SPI_FLAG_CRCERR: CRC error flag
+  *            @arg SPI_FLAG_MODF: Mode fault flag
+  *            @arg SPI_FLAG_OVR: Overrun flag
+  *            @arg SPI_FLAG_BSY: Busy flag
+  *            @arg SPI_FLAG_FRE: Frame format error flag
+  *            @arg SPI_FLAG_FTLVL: SPI fifo transmission level
+  *            @arg SPI_FLAG_FRLVL: SPI fifo reception level
+  * @retval The new state of __FLAG__ (TRUE or FALSE).
+  */
+#define __HAL_SPI_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))
+
+/** @brief  Clear the SPI CRCERR pending flag.
+  * @param  __HANDLE__ specifies the SPI Handle.
+  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
+  * @retval None
+  */
+#define __HAL_SPI_CLEAR_CRCERRFLAG(__HANDLE__) ((__HANDLE__)->Instance->SR = (uint16_t)(~SPI_FLAG_CRCERR))
+
+/** @brief  Clear the SPI MODF pending flag.
+  * @param  __HANDLE__ specifies the SPI Handle.
+  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
+  * @retval None
+  */
+#define __HAL_SPI_CLEAR_MODFFLAG(__HANDLE__)             \
+  do{                                                    \
+    __IO uint32_t tmpreg_modf = 0x00U;                   \
+    tmpreg_modf = (__HANDLE__)->Instance->SR;            \
+    CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_SPE); \
+    UNUSED(tmpreg_modf);                                 \
+  } while(0U)
+
+/** @brief  Clear the SPI OVR pending flag.
+  * @param  __HANDLE__ specifies the SPI Handle.
+  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
+  * @retval None
+  */
+#define __HAL_SPI_CLEAR_OVRFLAG(__HANDLE__)        \
+  do{                                              \
+    __IO uint32_t tmpreg_ovr = 0x00U;              \
+    tmpreg_ovr = (__HANDLE__)->Instance->DR;       \
+    tmpreg_ovr = (__HANDLE__)->Instance->SR;       \
+    UNUSED(tmpreg_ovr);                            \
+  } while(0U)
+
+/** @brief  Clear the SPI FRE pending flag.
+  * @param  __HANDLE__ specifies the SPI Handle.
+  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
+  * @retval None
+  */
+#define __HAL_SPI_CLEAR_FREFLAG(__HANDLE__)        \
+  do{                                              \
+    __IO uint32_t tmpreg_fre = 0x00U;              \
+    tmpreg_fre = (__HANDLE__)->Instance->SR;       \
+    UNUSED(tmpreg_fre);                            \
+  }while(0U)
+
+/** @brief  Enable the SPI peripheral.
+  * @param  __HANDLE__ specifies the SPI Handle.
+  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
+  * @retval None
+  */
+#define __HAL_SPI_ENABLE(__HANDLE__)  SET_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_SPE)
+
+/** @brief  Disable the SPI peripheral.
+  * @param  __HANDLE__ specifies the SPI Handle.
+  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
+  * @retval None
+  */
+#define __HAL_SPI_DISABLE(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_SPE)
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup SPI_Private_Macros SPI Private Macros
+  * @{
+  */
+
+/** @brief  Set the SPI transmit-only mode.
+  * @param  __HANDLE__ specifies the SPI Handle.
+  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
+  * @retval None
+  */
+#define SPI_1LINE_TX(__HANDLE__)  SET_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_BIDIOE)
+
+/** @brief  Set the SPI receive-only mode.
+  * @param  __HANDLE__ specifies the SPI Handle.
+  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
+  * @retval None
+  */
+#define SPI_1LINE_RX(__HANDLE__)  CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_BIDIOE)
+
+/** @brief  Reset the CRC calculation of the SPI.
+  * @param  __HANDLE__ specifies the SPI Handle.
+  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
+  * @retval None
+  */
+#define SPI_RESET_CRC(__HANDLE__) do{CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_CRCEN);\
+                                       SET_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_CRCEN);}while(0U)
+
+/** @brief  Check whether the specified SPI flag is set or not.
+  * @param  __SR__  copy of SPI SR register.
+  * @param  __FLAG__ specifies the flag to check.
+  *         This parameter can be one of the following values:
+  *            @arg SPI_FLAG_RXNE: Receive buffer not empty flag
+  *            @arg SPI_FLAG_TXE: Transmit buffer empty flag
+  *            @arg SPI_FLAG_CRCERR: CRC error flag
+  *            @arg SPI_FLAG_MODF: Mode fault flag
+  *            @arg SPI_FLAG_OVR: Overrun flag
+  *            @arg SPI_FLAG_BSY: Busy flag
+  *            @arg SPI_FLAG_FRE: Frame format error flag
+  *            @arg SPI_FLAG_FTLVL: SPI fifo transmission level
+  *            @arg SPI_FLAG_FRLVL: SPI fifo reception level
+  * @retval SET or RESET.
+  */
+#define SPI_CHECK_FLAG(__SR__, __FLAG__) ((((__SR__) & ((__FLAG__) & SPI_FLAG_MASK)) == \
+                                          ((__FLAG__) & SPI_FLAG_MASK)) ? SET : RESET)
+
+/** @brief  Check whether the specified SPI Interrupt is set or not.
+  * @param  __CR2__  copy of SPI CR2 register.
+  * @param  __INTERRUPT__ specifies the SPI interrupt source to check.
+  *         This parameter can be one of the following values:
+  *            @arg SPI_IT_TXE: Tx buffer empty interrupt enable
+  *            @arg SPI_IT_RXNE: RX buffer not empty interrupt enable
+  *            @arg SPI_IT_ERR: Error interrupt enable
+  * @retval SET or RESET.
+  */
+#define SPI_CHECK_IT_SOURCE(__CR2__, __INTERRUPT__) ((((__CR2__) & (__INTERRUPT__)) == \
+                                                     (__INTERRUPT__)) ? SET : RESET)
+
+/** @brief  Checks if SPI Mode parameter is in allowed range.
+  * @param  __MODE__ specifies the SPI Mode.
+  *         This parameter can be a value of @ref SPI_Mode
+  * @retval None
+  */
+#define IS_SPI_MODE(__MODE__)      (((__MODE__) == SPI_MODE_SLAVE)   || \
+                                    ((__MODE__) == SPI_MODE_MASTER))
+
+/** @brief  Checks if SPI Direction Mode parameter is in allowed range.
+  * @param  __MODE__ specifies the SPI Direction Mode.
+  *         This parameter can be a value of @ref SPI_Direction
+  * @retval None
+  */
+#define IS_SPI_DIRECTION(__MODE__) (((__MODE__) == SPI_DIRECTION_2LINES)        || \
+                                    ((__MODE__) == SPI_DIRECTION_2LINES_RXONLY) || \
+                                    ((__MODE__) == SPI_DIRECTION_1LINE))
+
+/** @brief  Checks if SPI Direction Mode parameter is 2 lines.
+  * @param  __MODE__ specifies the SPI Direction Mode.
+  * @retval None
+  */
+#define IS_SPI_DIRECTION_2LINES(__MODE__) ((__MODE__) == SPI_DIRECTION_2LINES)
+
+/** @brief  Checks if SPI Direction Mode parameter is 1 or 2 lines.
+  * @param  __MODE__ specifies the SPI Direction Mode.
+  * @retval None
+  */
+#define IS_SPI_DIRECTION_2LINES_OR_1LINE(__MODE__) (((__MODE__) == SPI_DIRECTION_2LINES) || \
+                                                    ((__MODE__) == SPI_DIRECTION_1LINE))
+
+/** @brief  Checks if SPI Data Size parameter is in allowed range.
+  * @param  __DATASIZE__ specifies the SPI Data Size.
+  *         This parameter can be a value of @ref SPI_Data_Size
+  * @retval None
+  */
+#define IS_SPI_DATASIZE(__DATASIZE__) (((__DATASIZE__) == SPI_DATASIZE_16BIT) || \
+                                       ((__DATASIZE__) == SPI_DATASIZE_15BIT) || \
+                                       ((__DATASIZE__) == SPI_DATASIZE_14BIT) || \
+                                       ((__DATASIZE__) == SPI_DATASIZE_13BIT) || \
+                                       ((__DATASIZE__) == SPI_DATASIZE_12BIT) || \
+                                       ((__DATASIZE__) == SPI_DATASIZE_11BIT) || \
+                                       ((__DATASIZE__) == SPI_DATASIZE_10BIT) || \
+                                       ((__DATASIZE__) == SPI_DATASIZE_9BIT)  || \
+                                       ((__DATASIZE__) == SPI_DATASIZE_8BIT)  || \
+                                       ((__DATASIZE__) == SPI_DATASIZE_7BIT)  || \
+                                       ((__DATASIZE__) == SPI_DATASIZE_6BIT)  || \
+                                       ((__DATASIZE__) == SPI_DATASIZE_5BIT)  || \
+                                       ((__DATASIZE__) == SPI_DATASIZE_4BIT))
+
+/** @brief  Checks if SPI Serial clock steady state parameter is in allowed range.
+  * @param  __CPOL__ specifies the SPI serial clock steady state.
+  *         This parameter can be a value of @ref SPI_Clock_Polarity
+  * @retval None
+  */
+#define IS_SPI_CPOL(__CPOL__)      (((__CPOL__) == SPI_POLARITY_LOW) || \
+                                    ((__CPOL__) == SPI_POLARITY_HIGH))
+
+/** @brief  Checks if SPI Clock Phase parameter is in allowed range.
+  * @param  __CPHA__ specifies the SPI Clock Phase.
+  *         This parameter can be a value of @ref SPI_Clock_Phase
+  * @retval None
+  */
+#define IS_SPI_CPHA(__CPHA__)      (((__CPHA__) == SPI_PHASE_1EDGE) || \
+                                    ((__CPHA__) == SPI_PHASE_2EDGE))
+
+/** @brief  Checks if SPI Slave Select parameter is in allowed range.
+  * @param  __NSS__ specifies the SPI Slave Select management parameter.
+  *         This parameter can be a value of @ref SPI_Slave_Select_management
+  * @retval None
+  */
+#define IS_SPI_NSS(__NSS__)        (((__NSS__) == SPI_NSS_SOFT)       || \
+                                    ((__NSS__) == SPI_NSS_HARD_INPUT) || \
+                                    ((__NSS__) == SPI_NSS_HARD_OUTPUT))
+
+/** @brief  Checks if SPI NSS Pulse parameter is in allowed range.
+  * @param  __NSSP__ specifies the SPI NSS Pulse Mode parameter.
+  *         This parameter can be a value of @ref SPI_NSSP_Mode
+  * @retval None
+  */
+#define IS_SPI_NSSP(__NSSP__)      (((__NSSP__) == SPI_NSS_PULSE_ENABLE) || \
+                                    ((__NSSP__) == SPI_NSS_PULSE_DISABLE))
+
+/** @brief  Checks if SPI Baudrate prescaler parameter is in allowed range.
+  * @param  __PRESCALER__ specifies the SPI Baudrate prescaler.
+  *         This parameter can be a value of @ref SPI_BaudRate_Prescaler
+  * @retval None
+  */
+#define IS_SPI_BAUDRATE_PRESCALER(__PRESCALER__) (((__PRESCALER__) == SPI_BAUDRATEPRESCALER_2)   || \
+                                                  ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_4)   || \
+                                                  ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_8)   || \
+                                                  ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_16)  || \
+                                                  ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_32)  || \
+                                                  ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_64)  || \
+                                                  ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_128) || \
+                                                  ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_256))
+
+/** @brief  Checks if SPI MSB LSB transmission parameter is in allowed range.
+  * @param  __BIT__ specifies the SPI MSB LSB transmission (whether data transfer starts from MSB or LSB bit).
+  *         This parameter can be a value of @ref SPI_MSB_LSB_transmission
+  * @retval None
+  */
+#define IS_SPI_FIRST_BIT(__BIT__)  (((__BIT__) == SPI_FIRSTBIT_MSB) || \
+                                    ((__BIT__) == SPI_FIRSTBIT_LSB))
+
+/** @brief  Checks if SPI TI mode parameter is in allowed range.
+  * @param  __MODE__ specifies the SPI TI mode.
+  *         This parameter can be a value of @ref SPI_TI_mode
+  * @retval None
+  */
+#define IS_SPI_TIMODE(__MODE__)    (((__MODE__) == SPI_TIMODE_DISABLE) || \
+                                    ((__MODE__) == SPI_TIMODE_ENABLE))
+
+/** @brief  Checks if SPI CRC calculation enabled state is in allowed range.
+  * @param  __CALCULATION__ specifies the SPI CRC calculation enable state.
+  *         This parameter can be a value of @ref SPI_CRC_Calculation
+  * @retval None
+  */
+#define IS_SPI_CRC_CALCULATION(__CALCULATION__) (((__CALCULATION__) == SPI_CRCCALCULATION_DISABLE) || \
+                                                 ((__CALCULATION__) == SPI_CRCCALCULATION_ENABLE))
+
+/** @brief  Checks if SPI CRC length is in allowed range.
+  * @param  __LENGTH__ specifies the SPI CRC length.
+  *         This parameter can be a value of @ref SPI_CRC_length
+  * @retval None
+  */
+#define IS_SPI_CRC_LENGTH(__LENGTH__) (((__LENGTH__) == SPI_CRC_LENGTH_DATASIZE) || \
+                                       ((__LENGTH__) == SPI_CRC_LENGTH_8BIT)     || \
+                                       ((__LENGTH__) == SPI_CRC_LENGTH_16BIT))
+
+/** @brief  Checks if SPI polynomial value to be used for the CRC calculation, is in allowed range.
+  * @param  __POLYNOMIAL__ specifies the SPI polynomial value to be used for the CRC calculation.
+  *         This parameter must be a number between Min_Data = 0 and Max_Data = 65535
+  * @retval None
+  */
+#define IS_SPI_CRC_POLYNOMIAL(__POLYNOMIAL__) (((__POLYNOMIAL__) >= 0x1U)    && \
+                                               ((__POLYNOMIAL__) <= 0xFFFFU) && \
+                                              (((__POLYNOMIAL__)&0x1U) != 0U))
+
+/** @brief  Checks if DMA handle is valid.
+  * @param  __HANDLE__ specifies a DMA Handle.
+  * @retval None
+  */
+#define IS_SPI_DMA_HANDLE(__HANDLE__) ((__HANDLE__) != NULL)
+
+/**
+  * @}
+  */
+
+/* Include SPI HAL Extended module */
+#include "stm32g0xx_hal_spi_ex.h"
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup SPI_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup SPI_Exported_Functions_Group1
+  * @{
+  */
+/* Initialization/de-initialization functions  ********************************/
+HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi);
+HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi);
+void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi);
+void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi);
+
+/* Callbacks Register/UnRegister functions  ***********************************/
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+HAL_StatusTypeDef HAL_SPI_RegisterCallback(SPI_HandleTypeDef *hspi, HAL_SPI_CallbackIDTypeDef CallbackID, pSPI_CallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_SPI_UnRegisterCallback(SPI_HandleTypeDef *hspi, HAL_SPI_CallbackIDTypeDef CallbackID);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/** @addtogroup SPI_Exported_Functions_Group2
+  * @{
+  */
+/* I/O operation functions  ***************************************************/
+HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout);
+HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout);
+HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
+                                          uint32_t Timeout);
+HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
+                                             uint16_t Size);
+HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
+                                              uint16_t Size);
+HAL_StatusTypeDef HAL_SPI_DMAPause(SPI_HandleTypeDef *hspi);
+HAL_StatusTypeDef HAL_SPI_DMAResume(SPI_HandleTypeDef *hspi);
+HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi);
+/* Transfer Abort functions */
+HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi);
+HAL_StatusTypeDef HAL_SPI_Abort_IT(SPI_HandleTypeDef *hspi);
+
+void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi);
+void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi);
+void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi);
+void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi);
+void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi);
+void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi);
+void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi);
+void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi);
+void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi);
+/**
+  * @}
+  */
+
+/** @addtogroup SPI_Exported_Functions_Group3
+  * @{
+  */
+/* Peripheral State and Error functions ***************************************/
+HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi);
+uint32_t             HAL_SPI_GetError(SPI_HandleTypeDef *hspi);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_SPI_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi_ex.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi_ex.h
new file mode 100644
index 0000000..baba641
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi_ex.h
@@ -0,0 +1,75 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_spi_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of SPI HAL Extended module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_SPI_EX_H
+#define STM32G0xx_HAL_SPI_EX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup SPIEx
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/* Exported macros -----------------------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup SPIEx_Exported_Functions
+  * @{
+  */
+
+/* Initialization and de-initialization functions  ****************************/
+/* IO operation functions *****************************************************/
+/** @addtogroup SPIEx_Exported_Functions_Group1
+  * @{
+  */
+HAL_StatusTypeDef HAL_SPIEx_FlushRxFifo(SPI_HandleTypeDef *hspi);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_SPI_EX_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h
new file mode 100644
index 0000000..87b606b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h
@@ -0,0 +1,2439 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_tim.h
+  * @author  MCD Application Team
+  * @brief   Header file of TIM HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_TIM_H
+#define STM32G0xx_HAL_TIM_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup TIM
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup TIM_Exported_Types TIM Exported Types
+  * @{
+  */
+
+/**
+  * @brief  TIM Time base Configuration Structure definition
+  */
+typedef struct
+{
+  uint32_t Prescaler;         /*!< Specifies the prescaler value used to divide the TIM clock.
+                                   This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
+
+  uint32_t CounterMode;       /*!< Specifies the counter mode.
+                                   This parameter can be a value of @ref TIM_Counter_Mode */
+
+  uint32_t Period;            /*!< Specifies the period value to be loaded into the active
+                                   Auto-Reload Register at the next update event.
+                                   This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF.  */
+
+  uint32_t ClockDivision;     /*!< Specifies the clock division.
+                                   This parameter can be a value of @ref TIM_ClockDivision */
+
+  uint32_t RepetitionCounter;  /*!< Specifies the repetition counter value. Each time the RCR downcounter
+                                    reaches zero, an update event is generated and counting restarts
+                                    from the RCR value (N).
+                                    This means in PWM mode that (N+1) corresponds to:
+                                        - the number of PWM periods in edge-aligned mode
+                                        - the number of half PWM period in center-aligned mode
+                                     GP timers: this parameter must be a number between Min_Data = 0x00 and
+                                     Max_Data = 0xFF.
+                                     Advanced timers: this parameter must be a number between Min_Data = 0x0000 and
+                                     Max_Data = 0xFFFF. */
+
+  uint32_t AutoReloadPreload;  /*!< Specifies the auto-reload preload.
+                                   This parameter can be a value of @ref TIM_AutoReloadPreload */
+} TIM_Base_InitTypeDef;
+
+/**
+  * @brief  TIM Output Compare Configuration Structure definition
+  */
+typedef struct
+{
+  uint32_t OCMode;        /*!< Specifies the TIM mode.
+                               This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */
+
+  uint32_t Pulse;         /*!< Specifies the pulse value to be loaded into the Capture Compare Register.
+                               This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
+
+  uint32_t OCPolarity;    /*!< Specifies the output polarity.
+                               This parameter can be a value of @ref TIM_Output_Compare_Polarity */
+
+  uint32_t OCNPolarity;   /*!< Specifies the complementary output polarity.
+                               This parameter can be a value of @ref TIM_Output_Compare_N_Polarity
+                               @note This parameter is valid only for timer instances supporting break feature. */
+
+  uint32_t OCFastMode;    /*!< Specifies the Fast mode state.
+                               This parameter can be a value of @ref TIM_Output_Fast_State
+                               @note This parameter is valid only in PWM1 and PWM2 mode. */
+
+
+  uint32_t OCIdleState;   /*!< Specifies the TIM Output Compare pin state during Idle state.
+                               This parameter can be a value of @ref TIM_Output_Compare_Idle_State
+                               @note This parameter is valid only for timer instances supporting break feature. */
+
+  uint32_t OCNIdleState;  /*!< Specifies the TIM Output Compare pin state during Idle state.
+                               This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State
+                               @note This parameter is valid only for timer instances supporting break feature. */
+} TIM_OC_InitTypeDef;
+
+/**
+  * @brief  TIM One Pulse Mode Configuration Structure definition
+  */
+typedef struct
+{
+  uint32_t OCMode;        /*!< Specifies the TIM mode.
+                               This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */
+
+  uint32_t Pulse;         /*!< Specifies the pulse value to be loaded into the Capture Compare Register.
+                               This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
+
+  uint32_t OCPolarity;    /*!< Specifies the output polarity.
+                               This parameter can be a value of @ref TIM_Output_Compare_Polarity */
+
+  uint32_t OCNPolarity;   /*!< Specifies the complementary output polarity.
+                               This parameter can be a value of @ref TIM_Output_Compare_N_Polarity
+                               @note This parameter is valid only for timer instances supporting break feature. */
+
+  uint32_t OCIdleState;   /*!< Specifies the TIM Output Compare pin state during Idle state.
+                               This parameter can be a value of @ref TIM_Output_Compare_Idle_State
+                               @note This parameter is valid only for timer instances supporting break feature. */
+
+  uint32_t OCNIdleState;  /*!< Specifies the TIM Output Compare pin state during Idle state.
+                               This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State
+                               @note This parameter is valid only for timer instances supporting break feature. */
+
+  uint32_t ICPolarity;    /*!< Specifies the active edge of the input signal.
+                               This parameter can be a value of @ref TIM_Input_Capture_Polarity */
+
+  uint32_t ICSelection;   /*!< Specifies the input.
+                              This parameter can be a value of @ref TIM_Input_Capture_Selection */
+
+  uint32_t ICFilter;      /*!< Specifies the input capture filter.
+                              This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
+} TIM_OnePulse_InitTypeDef;
+
+/**
+  * @brief  TIM Input Capture Configuration Structure definition
+  */
+typedef struct
+{
+  uint32_t  ICPolarity;  /*!< Specifies the active edge of the input signal.
+                              This parameter can be a value of @ref TIM_Input_Capture_Polarity */
+
+  uint32_t ICSelection;  /*!< Specifies the input.
+                              This parameter can be a value of @ref TIM_Input_Capture_Selection */
+
+  uint32_t ICPrescaler;  /*!< Specifies the Input Capture Prescaler.
+                              This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
+
+  uint32_t ICFilter;     /*!< Specifies the input capture filter.
+                              This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
+} TIM_IC_InitTypeDef;
+
+/**
+  * @brief  TIM Encoder Configuration Structure definition
+  */
+typedef struct
+{
+  uint32_t EncoderMode;   /*!< Specifies the active edge of the input signal.
+                               This parameter can be a value of @ref TIM_Encoder_Mode */
+
+  uint32_t IC1Polarity;   /*!< Specifies the active edge of the input signal.
+                               This parameter can be a value of @ref TIM_Encoder_Input_Polarity */
+
+  uint32_t IC1Selection;  /*!< Specifies the input.
+                               This parameter can be a value of @ref TIM_Input_Capture_Selection */
+
+  uint32_t IC1Prescaler;  /*!< Specifies the Input Capture Prescaler.
+                               This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
+
+  uint32_t IC1Filter;     /*!< Specifies the input capture filter.
+                               This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
+
+  uint32_t IC2Polarity;   /*!< Specifies the active edge of the input signal.
+                               This parameter can be a value of @ref TIM_Encoder_Input_Polarity */
+
+  uint32_t IC2Selection;  /*!< Specifies the input.
+                              This parameter can be a value of @ref TIM_Input_Capture_Selection */
+
+  uint32_t IC2Prescaler;  /*!< Specifies the Input Capture Prescaler.
+                               This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
+
+  uint32_t IC2Filter;     /*!< Specifies the input capture filter.
+                               This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
+} TIM_Encoder_InitTypeDef;
+
+/**
+  * @brief  Clock Configuration Handle Structure definition
+  */
+typedef struct
+{
+  uint32_t ClockSource;     /*!< TIM clock sources
+                                 This parameter can be a value of @ref TIM_Clock_Source */
+  uint32_t ClockPolarity;   /*!< TIM clock polarity
+                                 This parameter can be a value of @ref TIM_Clock_Polarity */
+  uint32_t ClockPrescaler;  /*!< TIM clock prescaler
+                                 This parameter can be a value of @ref TIM_Clock_Prescaler */
+  uint32_t ClockFilter;     /*!< TIM clock filter
+                                 This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
+} TIM_ClockConfigTypeDef;
+
+/**
+  * @brief  TIM Clear Input Configuration Handle Structure definition
+  */
+typedef struct
+{
+  uint32_t ClearInputState;      /*!< TIM clear Input state
+                                      This parameter can be ENABLE or DISABLE */
+  uint32_t ClearInputSource;     /*!< TIM clear Input sources
+                                      This parameter can be a value of @ref TIM_ClearInput_Source */
+  uint32_t ClearInputPolarity;   /*!< TIM Clear Input polarity
+                                      This parameter can be a value of @ref TIM_ClearInput_Polarity */
+  uint32_t ClearInputPrescaler;  /*!< TIM Clear Input prescaler
+                                      This parameter must be 0: When OCRef clear feature is used with ETR source,
+                                      ETR prescaler must be off */
+  uint32_t ClearInputFilter;     /*!< TIM Clear Input filter
+                                      This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
+} TIM_ClearInputConfigTypeDef;
+
+/**
+  * @brief  TIM Master configuration Structure definition
+  * @note   Advanced timers provide TRGO2 internal line which is redirected
+  *         to the ADC
+  */
+typedef struct
+{
+  uint32_t  MasterOutputTrigger;   /*!< Trigger output (TRGO) selection
+                                        This parameter can be a value of @ref TIM_Master_Mode_Selection */
+  uint32_t  MasterOutputTrigger2;  /*!< Trigger output2 (TRGO2) selection
+                                        This parameter can be a value of @ref TIM_Master_Mode_Selection_2 */
+  uint32_t  MasterSlaveMode;       /*!< Master/slave mode selection
+                                        This parameter can be a value of @ref TIM_Master_Slave_Mode
+                                        @note When the Master/slave mode is enabled, the effect of
+                                        an event on the trigger input (TRGI) is delayed to allow a
+                                        perfect synchronization between the current timer and its
+                                        slaves (through TRGO). It is not mandatory in case of timer
+                                        synchronization mode. */
+} TIM_MasterConfigTypeDef;
+
+/**
+  * @brief  TIM Slave configuration Structure definition
+  */
+typedef struct
+{
+  uint32_t  SlaveMode;         /*!< Slave mode selection
+                                    This parameter can be a value of @ref TIM_Slave_Mode */
+  uint32_t  InputTrigger;      /*!< Input Trigger source
+                                    This parameter can be a value of @ref TIM_Trigger_Selection */
+  uint32_t  TriggerPolarity;   /*!< Input Trigger polarity
+                                    This parameter can be a value of @ref TIM_Trigger_Polarity */
+  uint32_t  TriggerPrescaler;  /*!< Input trigger prescaler
+                                    This parameter can be a value of @ref TIM_Trigger_Prescaler */
+  uint32_t  TriggerFilter;     /*!< Input trigger filter
+                                    This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF  */
+
+} TIM_SlaveConfigTypeDef;
+
+/**
+  * @brief  TIM Break input(s) and Dead time configuration Structure definition
+  * @note   2 break inputs can be configured (BKIN and BKIN2) with configurable
+  *        filter and polarity.
+  */
+typedef struct
+{
+  uint32_t OffStateRunMode;      /*!< TIM off state in run mode, This parameter can be a value of @ref TIM_OSSR_Off_State_Selection_for_Run_mode_state */
+
+  uint32_t OffStateIDLEMode;     /*!< TIM off state in IDLE mode, This parameter can be a value of @ref TIM_OSSI_Off_State_Selection_for_Idle_mode_state */
+
+  uint32_t LockLevel;            /*!< TIM Lock level, This parameter can be a value of @ref TIM_Lock_level */
+
+  uint32_t DeadTime;             /*!< TIM dead Time, This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF */
+
+  uint32_t BreakState;           /*!< TIM Break State, This parameter can be a value of @ref TIM_Break_Input_enable_disable */
+
+  uint32_t BreakPolarity;        /*!< TIM Break input polarity, This parameter can be a value of @ref TIM_Break_Polarity */
+
+  uint32_t BreakFilter;          /*!< Specifies the break input filter.This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
+
+  uint32_t BreakAFMode;          /*!< Specifies the alternate function mode of the break input.This parameter can be a value of @ref TIM_Break_Input_AF_Mode */
+
+  uint32_t Break2State;          /*!< TIM Break2 State, This parameter can be a value of @ref TIM_Break2_Input_enable_disable */
+
+  uint32_t Break2Polarity;       /*!< TIM Break2 input polarity, This parameter can be a value of @ref TIM_Break2_Polarity */
+
+  uint32_t Break2Filter;         /*!< TIM break2 input filter.This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
+
+  uint32_t Break2AFMode;         /*!< Specifies the alternate function mode of the break2 input.This parameter can be a value of @ref TIM_Break2_Input_AF_Mode */
+
+  uint32_t AutomaticOutput;      /*!< TIM Automatic Output Enable state, This parameter can be a value of @ref TIM_AOE_Bit_Set_Reset */
+
+} TIM_BreakDeadTimeConfigTypeDef;
+
+/**
+  * @brief  HAL State structures definition
+  */
+typedef enum
+{
+  HAL_TIM_STATE_RESET             = 0x00U,    /*!< Peripheral not yet initialized or disabled  */
+  HAL_TIM_STATE_READY             = 0x01U,    /*!< Peripheral Initialized and ready for use    */
+  HAL_TIM_STATE_BUSY              = 0x02U,    /*!< An internal process is ongoing              */
+  HAL_TIM_STATE_TIMEOUT           = 0x03U,    /*!< Timeout state                               */
+  HAL_TIM_STATE_ERROR             = 0x04U     /*!< Reception process is ongoing                */
+} HAL_TIM_StateTypeDef;
+
+/**
+  * @brief  TIM Channel States definition
+  */
+typedef enum
+{
+  HAL_TIM_CHANNEL_STATE_RESET             = 0x00U,    /*!< TIM Channel initial state                         */
+  HAL_TIM_CHANNEL_STATE_READY             = 0x01U,    /*!< TIM Channel ready for use                         */
+  HAL_TIM_CHANNEL_STATE_BUSY              = 0x02U,    /*!< An internal process is ongoing on the TIM channel */
+} HAL_TIM_ChannelStateTypeDef;
+
+/**
+  * @brief  DMA Burst States definition
+  */
+typedef enum
+{
+  HAL_DMA_BURST_STATE_RESET             = 0x00U,    /*!< DMA Burst initial state */
+  HAL_DMA_BURST_STATE_READY             = 0x01U,    /*!< DMA Burst ready for use */
+  HAL_DMA_BURST_STATE_BUSY              = 0x02U,    /*!< Ongoing DMA Burst       */
+} HAL_TIM_DMABurstStateTypeDef;
+
+/**
+  * @brief  HAL Active channel structures definition
+  */
+typedef enum
+{
+  HAL_TIM_ACTIVE_CHANNEL_1        = 0x01U,    /*!< The active channel is 1     */
+  HAL_TIM_ACTIVE_CHANNEL_2        = 0x02U,    /*!< The active channel is 2     */
+  HAL_TIM_ACTIVE_CHANNEL_3        = 0x04U,    /*!< The active channel is 3     */
+  HAL_TIM_ACTIVE_CHANNEL_4        = 0x08U,    /*!< The active channel is 4     */
+  HAL_TIM_ACTIVE_CHANNEL_5        = 0x10U,    /*!< The active channel is 5     */
+  HAL_TIM_ACTIVE_CHANNEL_6        = 0x20U,    /*!< The active channel is 6     */
+  HAL_TIM_ACTIVE_CHANNEL_CLEARED  = 0x00U     /*!< All active channels cleared */
+} HAL_TIM_ActiveChannel;
+
+/**
+  * @brief  TIM Time Base Handle Structure definition
+  */
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+typedef struct __TIM_HandleTypeDef
+#else
+typedef struct
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+{
+  TIM_TypeDef                        *Instance;         /*!< Register base address                             */
+  TIM_Base_InitTypeDef               Init;              /*!< TIM Time Base required parameters                 */
+  HAL_TIM_ActiveChannel              Channel;           /*!< Active channel                                    */
+  DMA_HandleTypeDef                  *hdma[7];          /*!< DMA Handlers array
+                                                             This array is accessed by a @ref DMA_Handle_index */
+  HAL_LockTypeDef                    Lock;              /*!< Locking object                                    */
+  __IO HAL_TIM_StateTypeDef          State;             /*!< TIM operation state                               */
+  __IO HAL_TIM_ChannelStateTypeDef   ChannelState[6];   /*!< TIM channel operation state                       */
+  __IO HAL_TIM_ChannelStateTypeDef   ChannelNState[4];  /*!< TIM complementary channel operation state         */
+  __IO HAL_TIM_DMABurstStateTypeDef  DMABurstState;     /*!< DMA burst operation state                         */
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  void (* Base_MspInitCallback)(struct __TIM_HandleTypeDef *htim);              /*!< TIM Base Msp Init Callback                              */
+  void (* Base_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim);            /*!< TIM Base Msp DeInit Callback                            */
+  void (* IC_MspInitCallback)(struct __TIM_HandleTypeDef *htim);                /*!< TIM IC Msp Init Callback                                */
+  void (* IC_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim);              /*!< TIM IC Msp DeInit Callback                              */
+  void (* OC_MspInitCallback)(struct __TIM_HandleTypeDef *htim);                /*!< TIM OC Msp Init Callback                                */
+  void (* OC_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim);              /*!< TIM OC Msp DeInit Callback                              */
+  void (* PWM_MspInitCallback)(struct __TIM_HandleTypeDef *htim);               /*!< TIM PWM Msp Init Callback                               */
+  void (* PWM_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim);             /*!< TIM PWM Msp DeInit Callback                             */
+  void (* OnePulse_MspInitCallback)(struct __TIM_HandleTypeDef *htim);          /*!< TIM One Pulse Msp Init Callback                         */
+  void (* OnePulse_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim);        /*!< TIM One Pulse Msp DeInit Callback                       */
+  void (* Encoder_MspInitCallback)(struct __TIM_HandleTypeDef *htim);           /*!< TIM Encoder Msp Init Callback                           */
+  void (* Encoder_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim);         /*!< TIM Encoder Msp DeInit Callback                         */
+  void (* HallSensor_MspInitCallback)(struct __TIM_HandleTypeDef *htim);        /*!< TIM Hall Sensor Msp Init Callback                       */
+  void (* HallSensor_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim);      /*!< TIM Hall Sensor Msp DeInit Callback                     */
+  void (* PeriodElapsedCallback)(struct __TIM_HandleTypeDef *htim);             /*!< TIM Period Elapsed Callback                             */
+  void (* PeriodElapsedHalfCpltCallback)(struct __TIM_HandleTypeDef *htim);     /*!< TIM Period Elapsed half complete Callback               */
+  void (* TriggerCallback)(struct __TIM_HandleTypeDef *htim);                   /*!< TIM Trigger Callback                                    */
+  void (* TriggerHalfCpltCallback)(struct __TIM_HandleTypeDef *htim);           /*!< TIM Trigger half complete Callback                      */
+  void (* IC_CaptureCallback)(struct __TIM_HandleTypeDef *htim);                /*!< TIM Input Capture Callback                              */
+  void (* IC_CaptureHalfCpltCallback)(struct __TIM_HandleTypeDef *htim);        /*!< TIM Input Capture half complete Callback                */
+  void (* OC_DelayElapsedCallback)(struct __TIM_HandleTypeDef *htim);           /*!< TIM Output Compare Delay Elapsed Callback               */
+  void (* PWM_PulseFinishedCallback)(struct __TIM_HandleTypeDef *htim);         /*!< TIM PWM Pulse Finished Callback                         */
+  void (* PWM_PulseFinishedHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM PWM Pulse Finished half complete Callback           */
+  void (* ErrorCallback)(struct __TIM_HandleTypeDef *htim);                     /*!< TIM Error Callback                                      */
+  void (* CommutationCallback)(struct __TIM_HandleTypeDef *htim);               /*!< TIM Commutation Callback                                */
+  void (* CommutationHalfCpltCallback)(struct __TIM_HandleTypeDef *htim);       /*!< TIM Commutation half complete Callback                  */
+  void (* BreakCallback)(struct __TIM_HandleTypeDef *htim);                     /*!< TIM Break Callback                                      */
+  void (* Break2Callback)(struct __TIM_HandleTypeDef *htim);                    /*!< TIM Break2 Callback                                     */
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+} TIM_HandleTypeDef;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  HAL TIM Callback ID enumeration definition
+  */
+typedef enum
+{
+  HAL_TIM_BASE_MSPINIT_CB_ID              = 0x00U   /*!< TIM Base MspInit Callback ID                              */
+  , HAL_TIM_BASE_MSPDEINIT_CB_ID          = 0x01U   /*!< TIM Base MspDeInit Callback ID                            */
+  , HAL_TIM_IC_MSPINIT_CB_ID              = 0x02U   /*!< TIM IC MspInit Callback ID                                */
+  , HAL_TIM_IC_MSPDEINIT_CB_ID            = 0x03U   /*!< TIM IC MspDeInit Callback ID                              */
+  , HAL_TIM_OC_MSPINIT_CB_ID              = 0x04U   /*!< TIM OC MspInit Callback ID                                */
+  , HAL_TIM_OC_MSPDEINIT_CB_ID            = 0x05U   /*!< TIM OC MspDeInit Callback ID                              */
+  , HAL_TIM_PWM_MSPINIT_CB_ID             = 0x06U   /*!< TIM PWM MspInit Callback ID                               */
+  , HAL_TIM_PWM_MSPDEINIT_CB_ID           = 0x07U   /*!< TIM PWM MspDeInit Callback ID                             */
+  , HAL_TIM_ONE_PULSE_MSPINIT_CB_ID       = 0x08U   /*!< TIM One Pulse MspInit Callback ID                         */
+  , HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID     = 0x09U   /*!< TIM One Pulse MspDeInit Callback ID                       */
+  , HAL_TIM_ENCODER_MSPINIT_CB_ID         = 0x0AU   /*!< TIM Encoder MspInit Callback ID                           */
+  , HAL_TIM_ENCODER_MSPDEINIT_CB_ID       = 0x0BU   /*!< TIM Encoder MspDeInit Callback ID                         */
+  , HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID     = 0x0CU   /*!< TIM Hall Sensor MspDeInit Callback ID                     */
+  , HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID   = 0x0DU   /*!< TIM Hall Sensor MspDeInit Callback ID                     */
+  , HAL_TIM_PERIOD_ELAPSED_CB_ID          = 0x0EU   /*!< TIM Period Elapsed Callback ID                             */
+  , HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID     = 0x0FU   /*!< TIM Period Elapsed half complete Callback ID               */
+  , HAL_TIM_TRIGGER_CB_ID                 = 0x10U   /*!< TIM Trigger Callback ID                                    */
+  , HAL_TIM_TRIGGER_HALF_CB_ID            = 0x11U   /*!< TIM Trigger half complete Callback ID                      */
+
+  , HAL_TIM_IC_CAPTURE_CB_ID              = 0x12U   /*!< TIM Input Capture Callback ID                              */
+  , HAL_TIM_IC_CAPTURE_HALF_CB_ID         = 0x13U   /*!< TIM Input Capture half complete Callback ID                */
+  , HAL_TIM_OC_DELAY_ELAPSED_CB_ID        = 0x14U   /*!< TIM Output Compare Delay Elapsed Callback ID               */
+  , HAL_TIM_PWM_PULSE_FINISHED_CB_ID      = 0x15U   /*!< TIM PWM Pulse Finished Callback ID           */
+  , HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID = 0x16U   /*!< TIM PWM Pulse Finished half complete Callback ID           */
+  , HAL_TIM_ERROR_CB_ID                   = 0x17U   /*!< TIM Error Callback ID                                      */
+  , HAL_TIM_COMMUTATION_CB_ID             = 0x18U   /*!< TIM Commutation Callback ID                                */
+  , HAL_TIM_COMMUTATION_HALF_CB_ID        = 0x19U   /*!< TIM Commutation half complete Callback ID                  */
+  , HAL_TIM_BREAK_CB_ID                   = 0x1AU   /*!< TIM Break Callback ID                                      */
+  , HAL_TIM_BREAK2_CB_ID                  = 0x1BU   /*!< TIM Break2 Callback ID                                     */
+} HAL_TIM_CallbackIDTypeDef;
+
+/**
+  * @brief  HAL TIM Callback pointer definition
+  */
+typedef  void (*pTIM_CallbackTypeDef)(TIM_HandleTypeDef *htim);  /*!< pointer to the TIM callback function */
+
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+/* End of exported types -----------------------------------------------------*/
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup TIM_Exported_Constants TIM Exported Constants
+  * @{
+  */
+
+/** @defgroup TIM_ClearInput_Source TIM Clear Input Source
+  * @{
+  */
+#define TIM_CLEARINPUTSOURCE_NONE           0x10000000U           /*!< OCREF_CLR is disabled */
+#define TIM_CLEARINPUTSOURCE_ETR            0x20000000U           /*!< OCREF_CLR is connected to ETRF input */
+#if defined(COMP1) && defined(COMP2) && defined(COMP3)
+#define TIM_CLEARINPUTSOURCE_COMP1          0x00000000U           /*!< OCREF_CLR_INT is connected to COMP1 output */
+#define TIM_CLEARINPUTSOURCE_COMP2          TIM1_OR1_OCREF_CLR_0  /*!< OCREF_CLR_INT is connected to COMP2 output */
+#define TIM_CLEARINPUTSOURCE_COMP3          TIM1_OR1_OCREF_CLR_1  /*!< OCREF_CLR_INT is connected to COMP3 output */
+#elif defined(COMP1) && defined(COMP2)
+#define TIM_CLEARINPUTSOURCE_COMP1          0x00000000U           /*!< OCREF_CLR_INT is connected to COMP1 output */
+#define TIM_CLEARINPUTSOURCE_COMP2          TIM1_OR1_OCREF_CLR    /*!< OCREF_CLR_INT is connected to COMP2 output */
+#endif /* COMP1 && COMP2 && COMP3 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_DMA_Base_address TIM DMA Base Address
+  * @{
+  */
+#define TIM_DMABASE_CR1                    0x00000000U
+#define TIM_DMABASE_CR2                    0x00000001U
+#define TIM_DMABASE_SMCR                   0x00000002U
+#define TIM_DMABASE_DIER                   0x00000003U
+#define TIM_DMABASE_SR                     0x00000004U
+#define TIM_DMABASE_EGR                    0x00000005U
+#define TIM_DMABASE_CCMR1                  0x00000006U
+#define TIM_DMABASE_CCMR2                  0x00000007U
+#define TIM_DMABASE_CCER                   0x00000008U
+#define TIM_DMABASE_CNT                    0x00000009U
+#define TIM_DMABASE_PSC                    0x0000000AU
+#define TIM_DMABASE_ARR                    0x0000000BU
+#define TIM_DMABASE_RCR                    0x0000000CU
+#define TIM_DMABASE_CCR1                   0x0000000DU
+#define TIM_DMABASE_CCR2                   0x0000000EU
+#define TIM_DMABASE_CCR3                   0x0000000FU
+#define TIM_DMABASE_CCR4                   0x00000010U
+#define TIM_DMABASE_BDTR                   0x00000011U
+#define TIM_DMABASE_DCR                    0x00000012U
+#define TIM_DMABASE_DMAR                   0x00000013U
+#define TIM_DMABASE_OR1                    0x00000014U
+#define TIM_DMABASE_CCMR3                  0x00000015U
+#define TIM_DMABASE_CCR5                   0x00000016U
+#define TIM_DMABASE_CCR6                   0x00000017U
+#define TIM_DMABASE_AF1                    0x00000018U
+#define TIM_DMABASE_AF2                    0x00000019U
+#define TIM_DMABASE_TISEL                  0x0000001AU
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Event_Source TIM Event Source
+  * @{
+  */
+#define TIM_EVENTSOURCE_UPDATE              TIM_EGR_UG     /*!< Reinitialize the counter and generates an update of the registers */
+#define TIM_EVENTSOURCE_CC1                 TIM_EGR_CC1G   /*!< A capture/compare event is generated on channel 1 */
+#define TIM_EVENTSOURCE_CC2                 TIM_EGR_CC2G   /*!< A capture/compare event is generated on channel 2 */
+#define TIM_EVENTSOURCE_CC3                 TIM_EGR_CC3G   /*!< A capture/compare event is generated on channel 3 */
+#define TIM_EVENTSOURCE_CC4                 TIM_EGR_CC4G   /*!< A capture/compare event is generated on channel 4 */
+#define TIM_EVENTSOURCE_COM                 TIM_EGR_COMG   /*!< A commutation event is generated */
+#define TIM_EVENTSOURCE_TRIGGER             TIM_EGR_TG     /*!< A trigger event is generated */
+#define TIM_EVENTSOURCE_BREAK               TIM_EGR_BG     /*!< A break event is generated */
+#define TIM_EVENTSOURCE_BREAK2              TIM_EGR_B2G    /*!< A break 2 event is generated */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Input_Channel_Polarity TIM Input Channel polarity
+  * @{
+  */
+#define  TIM_INPUTCHANNELPOLARITY_RISING      0x00000000U                       /*!< Polarity for TIx source */
+#define  TIM_INPUTCHANNELPOLARITY_FALLING     TIM_CCER_CC1P                     /*!< Polarity for TIx source */
+#define  TIM_INPUTCHANNELPOLARITY_BOTHEDGE    (TIM_CCER_CC1P | TIM_CCER_CC1NP)  /*!< Polarity for TIx source */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_ETR_Polarity TIM ETR Polarity
+  * @{
+  */
+#define TIM_ETRPOLARITY_INVERTED              TIM_SMCR_ETP                      /*!< Polarity for ETR source */
+#define TIM_ETRPOLARITY_NONINVERTED           0x00000000U                       /*!< Polarity for ETR source */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_ETR_Prescaler TIM ETR Prescaler
+  * @{
+  */
+#define TIM_ETRPRESCALER_DIV1                 0x00000000U                       /*!< No prescaler is used */
+#define TIM_ETRPRESCALER_DIV2                 TIM_SMCR_ETPS_0                   /*!< ETR input source is divided by 2 */
+#define TIM_ETRPRESCALER_DIV4                 TIM_SMCR_ETPS_1                   /*!< ETR input source is divided by 4 */
+#define TIM_ETRPRESCALER_DIV8                 TIM_SMCR_ETPS                     /*!< ETR input source is divided by 8 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Counter_Mode TIM Counter Mode
+  * @{
+  */
+#define TIM_COUNTERMODE_UP                 0x00000000U                          /*!< Counter used as up-counter   */
+#define TIM_COUNTERMODE_DOWN               TIM_CR1_DIR                          /*!< Counter used as down-counter */
+#define TIM_COUNTERMODE_CENTERALIGNED1     TIM_CR1_CMS_0                        /*!< Center-aligned mode 1        */
+#define TIM_COUNTERMODE_CENTERALIGNED2     TIM_CR1_CMS_1                        /*!< Center-aligned mode 2        */
+#define TIM_COUNTERMODE_CENTERALIGNED3     TIM_CR1_CMS                          /*!< Center-aligned mode 3        */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Update_Interrupt_Flag_Remap TIM Update Interrupt Flag Remap
+  * @{
+  */
+#define TIM_UIFREMAP_DISABLE               0x00000000U                          /*!< Update interrupt flag remap disabled */
+#define TIM_UIFREMAP_ENABLE                TIM_CR1_UIFREMAP                     /*!< Update interrupt flag remap enabled */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_ClockDivision TIM Clock Division
+  * @{
+  */
+#define TIM_CLOCKDIVISION_DIV1             0x00000000U                          /*!< Clock division: tDTS=tCK_INT   */
+#define TIM_CLOCKDIVISION_DIV2             TIM_CR1_CKD_0                        /*!< Clock division: tDTS=2*tCK_INT */
+#define TIM_CLOCKDIVISION_DIV4             TIM_CR1_CKD_1                        /*!< Clock division: tDTS=4*tCK_INT */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Output_Compare_State TIM Output Compare State
+  * @{
+  */
+#define TIM_OUTPUTSTATE_DISABLE            0x00000000U                          /*!< Capture/Compare 1 output disabled */
+#define TIM_OUTPUTSTATE_ENABLE             TIM_CCER_CC1E                        /*!< Capture/Compare 1 output enabled */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_AutoReloadPreload TIM Auto-Reload Preload
+  * @{
+  */
+#define TIM_AUTORELOAD_PRELOAD_DISABLE                0x00000000U               /*!< TIMx_ARR register is not buffered */
+#define TIM_AUTORELOAD_PRELOAD_ENABLE                 TIM_CR1_ARPE              /*!< TIMx_ARR register is buffered */
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Output_Fast_State TIM Output Fast State
+  * @{
+  */
+#define TIM_OCFAST_DISABLE                 0x00000000U                          /*!< Output Compare fast disable */
+#define TIM_OCFAST_ENABLE                  TIM_CCMR1_OC1FE                      /*!< Output Compare fast enable  */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Output_Compare_N_State TIM Complementary Output Compare State
+  * @{
+  */
+#define TIM_OUTPUTNSTATE_DISABLE           0x00000000U                          /*!< OCxN is disabled  */
+#define TIM_OUTPUTNSTATE_ENABLE            TIM_CCER_CC1NE                       /*!< OCxN is enabled   */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Output_Compare_Polarity TIM Output Compare Polarity
+  * @{
+  */
+#define TIM_OCPOLARITY_HIGH                0x00000000U                          /*!< Capture/Compare output polarity  */
+#define TIM_OCPOLARITY_LOW                 TIM_CCER_CC1P                        /*!< Capture/Compare output polarity  */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Output_Compare_N_Polarity TIM Complementary Output Compare Polarity
+  * @{
+  */
+#define TIM_OCNPOLARITY_HIGH               0x00000000U                          /*!< Capture/Compare complementary output polarity */
+#define TIM_OCNPOLARITY_LOW                TIM_CCER_CC1NP                       /*!< Capture/Compare complementary output polarity */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Output_Compare_Idle_State TIM Output Compare Idle State
+  * @{
+  */
+#define TIM_OCIDLESTATE_SET                TIM_CR2_OIS1                         /*!< Output Idle state: OCx=1 when MOE=0 */
+#define TIM_OCIDLESTATE_RESET              0x00000000U                          /*!< Output Idle state: OCx=0 when MOE=0 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Output_Compare_N_Idle_State TIM Complementary Output Compare Idle State
+  * @{
+  */
+#define TIM_OCNIDLESTATE_SET               TIM_CR2_OIS1N                        /*!< Complementary output Idle state: OCxN=1 when MOE=0 */
+#define TIM_OCNIDLESTATE_RESET             0x00000000U                          /*!< Complementary output Idle state: OCxN=0 when MOE=0 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Input_Capture_Polarity TIM Input Capture Polarity
+  * @{
+  */
+#define  TIM_ICPOLARITY_RISING             TIM_INPUTCHANNELPOLARITY_RISING      /*!< Capture triggered by rising edge on timer input                  */
+#define  TIM_ICPOLARITY_FALLING            TIM_INPUTCHANNELPOLARITY_FALLING     /*!< Capture triggered by falling edge on timer input                 */
+#define  TIM_ICPOLARITY_BOTHEDGE           TIM_INPUTCHANNELPOLARITY_BOTHEDGE    /*!< Capture triggered by both rising and falling edges on timer input*/
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Encoder_Input_Polarity TIM Encoder Input Polarity
+  * @{
+  */
+#define  TIM_ENCODERINPUTPOLARITY_RISING   TIM_INPUTCHANNELPOLARITY_RISING      /*!< Encoder input with rising edge polarity  */
+#define  TIM_ENCODERINPUTPOLARITY_FALLING  TIM_INPUTCHANNELPOLARITY_FALLING     /*!< Encoder input with falling edge polarity */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Input_Capture_Selection TIM Input Capture Selection
+  * @{
+  */
+#define TIM_ICSELECTION_DIRECTTI           TIM_CCMR1_CC1S_0                     /*!< TIM Input 1, 2, 3 or 4 is selected to be connected to IC1, IC2, IC3 or IC4, respectively */
+#define TIM_ICSELECTION_INDIRECTTI         TIM_CCMR1_CC1S_1                     /*!< TIM Input 1, 2, 3 or 4 is selected to be connected to IC2, IC1, IC4 or IC3, respectively */
+#define TIM_ICSELECTION_TRC                TIM_CCMR1_CC1S                       /*!< TIM Input 1, 2, 3 or 4 is selected to be connected to TRC */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Input_Capture_Prescaler TIM Input Capture Prescaler
+  * @{
+  */
+#define TIM_ICPSC_DIV1                     0x00000000U                          /*!< Capture performed each time an edge is detected on the capture input */
+#define TIM_ICPSC_DIV2                     TIM_CCMR1_IC1PSC_0                   /*!< Capture performed once every 2 events                                */
+#define TIM_ICPSC_DIV4                     TIM_CCMR1_IC1PSC_1                   /*!< Capture performed once every 4 events                                */
+#define TIM_ICPSC_DIV8                     TIM_CCMR1_IC1PSC                     /*!< Capture performed once every 8 events                                */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_One_Pulse_Mode TIM One Pulse Mode
+  * @{
+  */
+#define TIM_OPMODE_SINGLE                  TIM_CR1_OPM                          /*!< Counter stops counting at the next update event */
+#define TIM_OPMODE_REPETITIVE              0x00000000U                          /*!< Counter is not stopped at update event          */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Encoder_Mode TIM Encoder Mode
+  * @{
+  */
+#define TIM_ENCODERMODE_TI1                      TIM_SMCR_SMS_0                                                      /*!< Quadrature encoder mode 1, x2 mode, counts up/down on TI1FP1 edge depending on TI2FP2 level  */
+#define TIM_ENCODERMODE_TI2                      TIM_SMCR_SMS_1                                                      /*!< Quadrature encoder mode 2, x2 mode, counts up/down on TI2FP2 edge depending on TI1FP1 level. */
+#define TIM_ENCODERMODE_TI12                     (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)                                   /*!< Quadrature encoder mode 3, x4 mode, counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input. */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Interrupt_definition TIM interrupt Definition
+  * @{
+  */
+#define TIM_IT_UPDATE                      TIM_DIER_UIE                         /*!< Update interrupt            */
+#define TIM_IT_CC1                         TIM_DIER_CC1IE                       /*!< Capture/Compare 1 interrupt */
+#define TIM_IT_CC2                         TIM_DIER_CC2IE                       /*!< Capture/Compare 2 interrupt */
+#define TIM_IT_CC3                         TIM_DIER_CC3IE                       /*!< Capture/Compare 3 interrupt */
+#define TIM_IT_CC4                         TIM_DIER_CC4IE                       /*!< Capture/Compare 4 interrupt */
+#define TIM_IT_COM                         TIM_DIER_COMIE                       /*!< Commutation interrupt       */
+#define TIM_IT_TRIGGER                     TIM_DIER_TIE                         /*!< Trigger interrupt           */
+#define TIM_IT_BREAK                       TIM_DIER_BIE                         /*!< Break interrupt             */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Commutation_Source  TIM Commutation Source
+  * @{
+  */
+#define TIM_COMMUTATION_TRGI              TIM_CR2_CCUS                          /*!< When Capture/compare control bits are preloaded, they are updated by setting the COMG bit or when an rising edge occurs on trigger input */
+#define TIM_COMMUTATION_SOFTWARE          0x00000000U                           /*!< When Capture/compare control bits are preloaded, they are updated by setting the COMG bit */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_DMA_sources TIM DMA Sources
+  * @{
+  */
+#define TIM_DMA_UPDATE                     TIM_DIER_UDE                         /*!< DMA request is triggered by the update event */
+#define TIM_DMA_CC1                        TIM_DIER_CC1DE                       /*!< DMA request is triggered by the capture/compare macth 1 event */
+#define TIM_DMA_CC2                        TIM_DIER_CC2DE                       /*!< DMA request is triggered by the capture/compare macth 2 event event */
+#define TIM_DMA_CC3                        TIM_DIER_CC3DE                       /*!< DMA request is triggered by the capture/compare macth 3 event event */
+#define TIM_DMA_CC4                        TIM_DIER_CC4DE                       /*!< DMA request is triggered by the capture/compare macth 4 event event */
+#define TIM_DMA_COM                        TIM_DIER_COMDE                       /*!< DMA request is triggered by the commutation event */
+#define TIM_DMA_TRIGGER                    TIM_DIER_TDE                         /*!< DMA request is triggered by the trigger event */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Flag_definition TIM Flag Definition
+  * @{
+  */
+#define TIM_FLAG_UPDATE                    TIM_SR_UIF                           /*!< Update interrupt flag         */
+#define TIM_FLAG_CC1                       TIM_SR_CC1IF                         /*!< Capture/Compare 1 interrupt flag */
+#define TIM_FLAG_CC2                       TIM_SR_CC2IF                         /*!< Capture/Compare 2 interrupt flag */
+#define TIM_FLAG_CC3                       TIM_SR_CC3IF                         /*!< Capture/Compare 3 interrupt flag */
+#define TIM_FLAG_CC4                       TIM_SR_CC4IF                         /*!< Capture/Compare 4 interrupt flag */
+#define TIM_FLAG_CC5                       TIM_SR_CC5IF                         /*!< Capture/Compare 5 interrupt flag */
+#define TIM_FLAG_CC6                       TIM_SR_CC6IF                         /*!< Capture/Compare 6 interrupt flag */
+#define TIM_FLAG_COM                       TIM_SR_COMIF                         /*!< Commutation interrupt flag    */
+#define TIM_FLAG_TRIGGER                   TIM_SR_TIF                           /*!< Trigger interrupt flag        */
+#define TIM_FLAG_BREAK                     TIM_SR_BIF                           /*!< Break interrupt flag          */
+#define TIM_FLAG_BREAK2                    TIM_SR_B2IF                          /*!< Break 2 interrupt flag        */
+#define TIM_FLAG_SYSTEM_BREAK              TIM_SR_SBIF                          /*!< System Break interrupt flag   */
+#define TIM_FLAG_CC1OF                     TIM_SR_CC1OF                         /*!< Capture 1 overcapture flag    */
+#define TIM_FLAG_CC2OF                     TIM_SR_CC2OF                         /*!< Capture 2 overcapture flag    */
+#define TIM_FLAG_CC3OF                     TIM_SR_CC3OF                         /*!< Capture 3 overcapture flag    */
+#define TIM_FLAG_CC4OF                     TIM_SR_CC4OF                         /*!< Capture 4 overcapture flag    */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Channel TIM Channel
+  * @{
+  */
+#define TIM_CHANNEL_1                      0x00000000U                          /*!< Capture/compare channel 1 identifier      */
+#define TIM_CHANNEL_2                      0x00000004U                          /*!< Capture/compare channel 2 identifier      */
+#define TIM_CHANNEL_3                      0x00000008U                          /*!< Capture/compare channel 3 identifier      */
+#define TIM_CHANNEL_4                      0x0000000CU                          /*!< Capture/compare channel 4 identifier      */
+#define TIM_CHANNEL_5                      0x00000010U                          /*!< Compare channel 5 identifier              */
+#define TIM_CHANNEL_6                      0x00000014U                          /*!< Compare channel 6 identifier              */
+#define TIM_CHANNEL_ALL                    0x0000003CU                          /*!< Global Capture/compare channel identifier  */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Clock_Source TIM Clock Source
+  * @{
+  */
+#define TIM_CLOCKSOURCE_ETRMODE2    TIM_SMCR_ETPS_1      /*!< External clock source mode 2                          */
+#define TIM_CLOCKSOURCE_INTERNAL    TIM_SMCR_ETPS_0      /*!< Internal clock source                                 */
+#define TIM_CLOCKSOURCE_ITR0        TIM_TS_ITR0          /*!< External clock source mode 1 (ITR0)                   */
+#define TIM_CLOCKSOURCE_ITR1        TIM_TS_ITR1          /*!< External clock source mode 1 (ITR1)                   */
+#define TIM_CLOCKSOURCE_ITR2        TIM_TS_ITR2          /*!< External clock source mode 1 (ITR2)                   */
+#define TIM_CLOCKSOURCE_ITR3        TIM_TS_ITR3          /*!< External clock source mode 1 (ITR3)                   */
+#define TIM_CLOCKSOURCE_TI1ED       TIM_TS_TI1F_ED       /*!< External clock source mode 1 (TTI1FP1 + edge detect.) */
+#define TIM_CLOCKSOURCE_TI1         TIM_TS_TI1FP1        /*!< External clock source mode 1 (TTI1FP1)                */
+#define TIM_CLOCKSOURCE_TI2         TIM_TS_TI2FP2        /*!< External clock source mode 1 (TTI2FP2)                */
+#define TIM_CLOCKSOURCE_ETRMODE1    TIM_TS_ETRF          /*!< External clock source mode 1 (ETRF)                   */
+#if defined(USB_BASE)
+#define TIM_CLOCKSOURCE_ITR7        TIM_TS_ITR7          /*!< External clock source mode 1 (ITR7)                   */
+#endif /* USB_BASE */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Clock_Polarity TIM Clock Polarity
+  * @{
+  */
+#define TIM_CLOCKPOLARITY_INVERTED           TIM_ETRPOLARITY_INVERTED           /*!< Polarity for ETRx clock sources */
+#define TIM_CLOCKPOLARITY_NONINVERTED        TIM_ETRPOLARITY_NONINVERTED        /*!< Polarity for ETRx clock sources */
+#define TIM_CLOCKPOLARITY_RISING             TIM_INPUTCHANNELPOLARITY_RISING    /*!< Polarity for TIx clock sources */
+#define TIM_CLOCKPOLARITY_FALLING            TIM_INPUTCHANNELPOLARITY_FALLING   /*!< Polarity for TIx clock sources */
+#define TIM_CLOCKPOLARITY_BOTHEDGE           TIM_INPUTCHANNELPOLARITY_BOTHEDGE  /*!< Polarity for TIx clock sources */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Clock_Prescaler TIM Clock Prescaler
+  * @{
+  */
+#define TIM_CLOCKPRESCALER_DIV1                 TIM_ETRPRESCALER_DIV1           /*!< No prescaler is used                                                     */
+#define TIM_CLOCKPRESCALER_DIV2                 TIM_ETRPRESCALER_DIV2           /*!< Prescaler for External ETR Clock: Capture performed once every 2 events. */
+#define TIM_CLOCKPRESCALER_DIV4                 TIM_ETRPRESCALER_DIV4           /*!< Prescaler for External ETR Clock: Capture performed once every 4 events. */
+#define TIM_CLOCKPRESCALER_DIV8                 TIM_ETRPRESCALER_DIV8           /*!< Prescaler for External ETR Clock: Capture performed once every 8 events. */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_ClearInput_Polarity TIM Clear Input Polarity
+  * @{
+  */
+#define TIM_CLEARINPUTPOLARITY_INVERTED           TIM_ETRPOLARITY_INVERTED      /*!< Polarity for ETRx pin */
+#define TIM_CLEARINPUTPOLARITY_NONINVERTED        TIM_ETRPOLARITY_NONINVERTED   /*!< Polarity for ETRx pin */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_ClearInput_Prescaler TIM Clear Input Prescaler
+  * @{
+  */
+#define TIM_CLEARINPUTPRESCALER_DIV1              TIM_ETRPRESCALER_DIV1         /*!< No prescaler is used                                                   */
+#define TIM_CLEARINPUTPRESCALER_DIV2              TIM_ETRPRESCALER_DIV2         /*!< Prescaler for External ETR pin: Capture performed once every 2 events. */
+#define TIM_CLEARINPUTPRESCALER_DIV4              TIM_ETRPRESCALER_DIV4         /*!< Prescaler for External ETR pin: Capture performed once every 4 events. */
+#define TIM_CLEARINPUTPRESCALER_DIV8              TIM_ETRPRESCALER_DIV8         /*!< Prescaler for External ETR pin: Capture performed once every 8 events. */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_OSSR_Off_State_Selection_for_Run_mode_state TIM OSSR OffState Selection for Run mode state
+  * @{
+  */
+#define TIM_OSSR_ENABLE                          TIM_BDTR_OSSR                  /*!< When inactive, OC/OCN outputs are enabled (still controlled by the timer)           */
+#define TIM_OSSR_DISABLE                         0x00000000U                    /*!< When inactive, OC/OCN outputs are disabled (not controlled any longer by the timer) */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_OSSI_Off_State_Selection_for_Idle_mode_state TIM OSSI OffState Selection for Idle mode state
+  * @{
+  */
+#define TIM_OSSI_ENABLE                          TIM_BDTR_OSSI                  /*!< When inactive, OC/OCN outputs are enabled (still controlled by the timer)           */
+#define TIM_OSSI_DISABLE                         0x00000000U                    /*!< When inactive, OC/OCN outputs are disabled (not controlled any longer by the timer) */
+/**
+  * @}
+  */
+/** @defgroup TIM_Lock_level  TIM Lock level
+  * @{
+  */
+#define TIM_LOCKLEVEL_OFF                  0x00000000U                          /*!< LOCK OFF     */
+#define TIM_LOCKLEVEL_1                    TIM_BDTR_LOCK_0                      /*!< LOCK Level 1 */
+#define TIM_LOCKLEVEL_2                    TIM_BDTR_LOCK_1                      /*!< LOCK Level 2 */
+#define TIM_LOCKLEVEL_3                    TIM_BDTR_LOCK                        /*!< LOCK Level 3 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Break_Input_enable_disable TIM Break Input Enable
+  * @{
+  */
+#define TIM_BREAK_ENABLE                   TIM_BDTR_BKE                         /*!< Break input BRK is enabled  */
+#define TIM_BREAK_DISABLE                  0x00000000U                          /*!< Break input BRK is disabled */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Break_Polarity TIM Break Input Polarity
+  * @{
+  */
+#define TIM_BREAKPOLARITY_LOW              0x00000000U                          /*!< Break input BRK is active low  */
+#define TIM_BREAKPOLARITY_HIGH             TIM_BDTR_BKP                         /*!< Break input BRK is active high */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Break_Input_AF_Mode TIM Break Input Alternate Function Mode
+  * @{
+  */
+#define TIM_BREAK_AFMODE_INPUT             0x00000000U                          /*!< Break input BRK in input mode */
+#define TIM_BREAK_AFMODE_BIDIRECTIONAL     TIM_BDTR_BKBID                       /*!< Break input BRK in bidirectional mode */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Break2_Input_enable_disable TIM Break input 2 Enable
+  * @{
+  */
+#define TIM_BREAK2_DISABLE                 0x00000000U                          /*!< Break input BRK2 is disabled  */
+#define TIM_BREAK2_ENABLE                  TIM_BDTR_BK2E                        /*!< Break input BRK2 is enabled  */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Break2_Polarity TIM Break Input 2 Polarity
+  * @{
+  */
+#define TIM_BREAK2POLARITY_LOW             0x00000000U                          /*!< Break input BRK2 is active low   */
+#define TIM_BREAK2POLARITY_HIGH            TIM_BDTR_BK2P                        /*!< Break input BRK2 is active high  */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Break2_Input_AF_Mode TIM Break2 Input Alternate Function Mode
+  * @{
+  */
+#define TIM_BREAK2_AFMODE_INPUT            0x00000000U                          /*!< Break2 input BRK2 in input mode */
+#define TIM_BREAK2_AFMODE_BIDIRECTIONAL    TIM_BDTR_BK2BID                      /*!< Break2 input BRK2 in bidirectional mode */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_AOE_Bit_Set_Reset TIM Automatic Output Enable
+  * @{
+  */
+#define TIM_AUTOMATICOUTPUT_DISABLE        0x00000000U                          /*!< MOE can be set only by software */
+#define TIM_AUTOMATICOUTPUT_ENABLE         TIM_BDTR_AOE                         /*!< MOE can be set by software or automatically at the next update event (if none of the break inputs BRK and BRK2 is active) */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Group_Channel5 TIM Group Channel 5 and Channel 1, 2 or 3
+  * @{
+  */
+#define TIM_GROUPCH5_NONE                  0x00000000U                          /*!< No effect of OC5REF on OC1REFC, OC2REFC and OC3REFC */
+#define TIM_GROUPCH5_OC1REFC               TIM_CCR5_GC5C1                       /*!< OC1REFC is the logical AND of OC1REFC and OC5REF    */
+#define TIM_GROUPCH5_OC2REFC               TIM_CCR5_GC5C2                       /*!< OC2REFC is the logical AND of OC2REFC and OC5REF    */
+#define TIM_GROUPCH5_OC3REFC               TIM_CCR5_GC5C3                       /*!< OC3REFC is the logical AND of OC3REFC and OC5REF    */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Master_Mode_Selection TIM Master Mode Selection
+  * @{
+  */
+#define TIM_TRGO_RESET            0x00000000U                                      /*!< TIMx_EGR.UG bit is used as trigger output (TRGO)              */
+#define TIM_TRGO_ENABLE           TIM_CR2_MMS_0                                    /*!< TIMx_CR1.CEN bit is used as trigger output (TRGO)             */
+#define TIM_TRGO_UPDATE           TIM_CR2_MMS_1                                    /*!< Update event is used as trigger output (TRGO)                 */
+#define TIM_TRGO_OC1              (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                  /*!< Capture or a compare match 1 is used as trigger output (TRGO) */
+#define TIM_TRGO_OC1REF           TIM_CR2_MMS_2                                    /*!< OC1REF signal is used as trigger output (TRGO)                */
+#define TIM_TRGO_OC2REF           (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                  /*!< OC2REF signal is used as trigger output(TRGO)                 */
+#define TIM_TRGO_OC3REF           (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                  /*!< OC3REF signal is used as trigger output(TRGO)                 */
+#define TIM_TRGO_OC4REF           (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0)  /*!< OC4REF signal is used as trigger output(TRGO)                 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Master_Mode_Selection_2 TIM Master Mode Selection 2 (TRGO2)
+  * @{
+  */
+#define TIM_TRGO2_RESET                          0x00000000U                                                         /*!< TIMx_EGR.UG bit is used as trigger output (TRGO2)              */
+#define TIM_TRGO2_ENABLE                         TIM_CR2_MMS2_0                                                      /*!< TIMx_CR1.CEN bit is used as trigger output (TRGO2)             */
+#define TIM_TRGO2_UPDATE                         TIM_CR2_MMS2_1                                                      /*!< Update event is used as trigger output (TRGO2)                 */
+#define TIM_TRGO2_OC1                            (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                                   /*!< Capture or a compare match 1 is used as trigger output (TRGO2) */
+#define TIM_TRGO2_OC1REF                         TIM_CR2_MMS2_2                                                      /*!< OC1REF signal is used as trigger output (TRGO2)                */
+#define TIM_TRGO2_OC2REF                         (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                                   /*!< OC2REF signal is used as trigger output (TRGO2)                */
+#define TIM_TRGO2_OC3REF                         (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1)                                   /*!< OC3REF signal is used as trigger output (TRGO2)                */
+#define TIM_TRGO2_OC4REF                         (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                  /*!< OC4REF signal is used as trigger output (TRGO2)                */
+#define TIM_TRGO2_OC5REF                         TIM_CR2_MMS2_3                                                      /*!< OC5REF signal is used as trigger output (TRGO2)                */
+#define TIM_TRGO2_OC6REF                         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0)                                   /*!< OC6REF signal is used as trigger output (TRGO2)                */
+#define TIM_TRGO2_OC4REF_RISINGFALLING           (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1)                                   /*!< OC4REF rising or falling edges generate pulses on TRGO2        */
+#define TIM_TRGO2_OC6REF_RISINGFALLING           (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                  /*!< OC6REF rising or falling edges generate pulses on TRGO2        */
+#define TIM_TRGO2_OC4REF_RISING_OC6REF_RISING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2)                                   /*!< OC4REF or OC6REF rising edges generate pulses on TRGO2         */
+#define TIM_TRGO2_OC4REF_RISING_OC6REF_FALLING   (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                  /*!< OC4REF rising or OC6REF falling edges generate pulses on TRGO2 */
+#define TIM_TRGO2_OC5REF_RISING_OC6REF_RISING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1)                   /*!< OC5REF or OC6REF rising edges generate pulses on TRGO2         */
+#define TIM_TRGO2_OC5REF_RISING_OC6REF_FALLING   (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) /*!< OC5REF or OC6REF rising edges generate pulses on TRGO2         */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Master_Slave_Mode TIM Master/Slave Mode
+  * @{
+  */
+#define TIM_MASTERSLAVEMODE_ENABLE         TIM_SMCR_MSM                         /*!< No action */
+#define TIM_MASTERSLAVEMODE_DISABLE        0x00000000U                          /*!< Master/slave mode is selected */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Slave_Mode TIM Slave mode
+  * @{
+  */
+#define TIM_SLAVEMODE_DISABLE                0x00000000U                                        /*!< Slave mode disabled           */
+#define TIM_SLAVEMODE_RESET                  TIM_SMCR_SMS_2                                     /*!< Reset Mode                    */
+#define TIM_SLAVEMODE_GATED                  (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)                  /*!< Gated Mode                    */
+#define TIM_SLAVEMODE_TRIGGER                (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)                  /*!< Trigger Mode                  */
+#define TIM_SLAVEMODE_EXTERNAL1              (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) /*!< External Clock Mode 1         */
+#define TIM_SLAVEMODE_COMBINED_RESETTRIGGER  TIM_SMCR_SMS_3                                     /*!< Combined reset + trigger mode */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Output_Compare_and_PWM_modes TIM Output Compare and PWM Modes
+  * @{
+  */
+#define TIM_OCMODE_TIMING                   0x00000000U                                              /*!< Frozen                                 */
+#define TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                         /*!< Set channel to active level on match   */
+#define TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                         /*!< Set channel to inactive level on match */
+#define TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)                    /*!< Toggle                                 */
+#define TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)                    /*!< PWM mode 1                             */
+#define TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) /*!< PWM mode 2                             */
+#define TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)                    /*!< Force active level                     */
+#define TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                         /*!< Force inactive level                   */
+#define TIM_OCMODE_RETRIGERRABLE_OPM1      TIM_CCMR1_OC1M_3                                          /*!< Retrigerrable OPM mode 1               */
+#define TIM_OCMODE_RETRIGERRABLE_OPM2      (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0)                     /*!< Retrigerrable OPM mode 2               */
+#define TIM_OCMODE_COMBINED_PWM1           (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2)                     /*!< Combined PWM mode 1                    */
+#define TIM_OCMODE_COMBINED_PWM2           (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2)  /*!< Combined PWM mode 2                    */
+#define TIM_OCMODE_ASSYMETRIC_PWM1         (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2)  /*!< Asymmetric PWM mode 1                  */
+#define TIM_OCMODE_ASSYMETRIC_PWM2         TIM_CCMR1_OC1M                                            /*!< Asymmetric PWM mode 2                  */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Trigger_Selection TIM Trigger Selection
+  * @{
+  */
+#define TIM_TS_ITR0          0x00000000U                                                       /*!< Internal Trigger 0 (ITR0)              */
+#define TIM_TS_ITR1          TIM_SMCR_TS_0                                                     /*!< Internal Trigger 1 (ITR1)              */
+#define TIM_TS_ITR2          TIM_SMCR_TS_1                                                     /*!< Internal Trigger 2 (ITR2)              */
+#define TIM_TS_ITR3          (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                                   /*!< Internal Trigger 3 (ITR3)              */
+#define TIM_TS_TI1F_ED       TIM_SMCR_TS_2                                                     /*!< TI1 Edge Detector (TI1F_ED)            */
+#define TIM_TS_TI1FP1        (TIM_SMCR_TS_0 | TIM_SMCR_TS_2)                                   /*!< Filtered Timer Input 1 (TI1FP1)        */
+#define TIM_TS_TI2FP2        (TIM_SMCR_TS_1 | TIM_SMCR_TS_2)                                   /*!< Filtered Timer Input 2 (TI2FP2)        */
+#define TIM_TS_ETRF          (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_2)                   /*!< Filtered External Trigger input (ETRF) */
+#if defined(USB_BASE)
+#define TIM_TS_ITR7          (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_3)                   /*!< Internal Trigger 7 (ITR7)              */
+#endif /* USB_BASE */
+#define TIM_TS_NONE          0x0000FFFFU                                                       /*!< No trigger selected                    */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Trigger_Polarity TIM Trigger Polarity
+  * @{
+  */
+#define TIM_TRIGGERPOLARITY_INVERTED           TIM_ETRPOLARITY_INVERTED               /*!< Polarity for ETRx trigger sources             */
+#define TIM_TRIGGERPOLARITY_NONINVERTED        TIM_ETRPOLARITY_NONINVERTED            /*!< Polarity for ETRx trigger sources             */
+#define TIM_TRIGGERPOLARITY_RISING             TIM_INPUTCHANNELPOLARITY_RISING        /*!< Polarity for TIxFPx or TI1_ED trigger sources */
+#define TIM_TRIGGERPOLARITY_FALLING            TIM_INPUTCHANNELPOLARITY_FALLING       /*!< Polarity for TIxFPx or TI1_ED trigger sources */
+#define TIM_TRIGGERPOLARITY_BOTHEDGE           TIM_INPUTCHANNELPOLARITY_BOTHEDGE      /*!< Polarity for TIxFPx or TI1_ED trigger sources */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Trigger_Prescaler TIM Trigger Prescaler
+  * @{
+  */
+#define TIM_TRIGGERPRESCALER_DIV1             TIM_ETRPRESCALER_DIV1             /*!< No prescaler is used                                                       */
+#define TIM_TRIGGERPRESCALER_DIV2             TIM_ETRPRESCALER_DIV2             /*!< Prescaler for External ETR Trigger: Capture performed once every 2 events. */
+#define TIM_TRIGGERPRESCALER_DIV4             TIM_ETRPRESCALER_DIV4             /*!< Prescaler for External ETR Trigger: Capture performed once every 4 events. */
+#define TIM_TRIGGERPRESCALER_DIV8             TIM_ETRPRESCALER_DIV8             /*!< Prescaler for External ETR Trigger: Capture performed once every 8 events. */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_TI1_Selection TIM TI1 Input Selection
+  * @{
+  */
+#define TIM_TI1SELECTION_CH1               0x00000000U                          /*!< The TIMx_CH1 pin is connected to TI1 input */
+#define TIM_TI1SELECTION_XORCOMBINATION    TIM_CR2_TI1S                         /*!< The TIMx_CH1, CH2 and CH3 pins are connected to the TI1 input (XOR combination) */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_DMA_Burst_Length TIM DMA Burst Length
+  * @{
+  */
+#define TIM_DMABURSTLENGTH_1TRANSFER       0x00000000U                          /*!< The transfer is done to 1 register starting from TIMx_CR1 + TIMx_DCR.DBA   */
+#define TIM_DMABURSTLENGTH_2TRANSFERS      0x00000100U                          /*!< The transfer is done to 2 registers starting from TIMx_CR1 + TIMx_DCR.DBA  */
+#define TIM_DMABURSTLENGTH_3TRANSFERS      0x00000200U                          /*!< The transfer is done to 3 registers starting from TIMx_CR1 + TIMx_DCR.DBA  */
+#define TIM_DMABURSTLENGTH_4TRANSFERS      0x00000300U                          /*!< The transfer is done to 4 registers starting from TIMx_CR1 + TIMx_DCR.DBA  */
+#define TIM_DMABURSTLENGTH_5TRANSFERS      0x00000400U                          /*!< The transfer is done to 5 registers starting from TIMx_CR1 + TIMx_DCR.DBA  */
+#define TIM_DMABURSTLENGTH_6TRANSFERS      0x00000500U                          /*!< The transfer is done to 6 registers starting from TIMx_CR1 + TIMx_DCR.DBA  */
+#define TIM_DMABURSTLENGTH_7TRANSFERS      0x00000600U                          /*!< The transfer is done to 7 registers starting from TIMx_CR1 + TIMx_DCR.DBA  */
+#define TIM_DMABURSTLENGTH_8TRANSFERS      0x00000700U                          /*!< The transfer is done to 8 registers starting from TIMx_CR1 + TIMx_DCR.DBA  */
+#define TIM_DMABURSTLENGTH_9TRANSFERS      0x00000800U                          /*!< The transfer is done to 9 registers starting from TIMx_CR1 + TIMx_DCR.DBA  */
+#define TIM_DMABURSTLENGTH_10TRANSFERS     0x00000900U                          /*!< The transfer is done to 10 registers starting from TIMx_CR1 + TIMx_DCR.DBA */
+#define TIM_DMABURSTLENGTH_11TRANSFERS     0x00000A00U                          /*!< The transfer is done to 11 registers starting from TIMx_CR1 + TIMx_DCR.DBA */
+#define TIM_DMABURSTLENGTH_12TRANSFERS     0x00000B00U                          /*!< The transfer is done to 12 registers starting from TIMx_CR1 + TIMx_DCR.DBA */
+#define TIM_DMABURSTLENGTH_13TRANSFERS     0x00000C00U                          /*!< The transfer is done to 13 registers starting from TIMx_CR1 + TIMx_DCR.DBA */
+#define TIM_DMABURSTLENGTH_14TRANSFERS     0x00000D00U                          /*!< The transfer is done to 14 registers starting from TIMx_CR1 + TIMx_DCR.DBA */
+#define TIM_DMABURSTLENGTH_15TRANSFERS     0x00000E00U                          /*!< The transfer is done to 15 registers starting from TIMx_CR1 + TIMx_DCR.DBA */
+#define TIM_DMABURSTLENGTH_16TRANSFERS     0x00000F00U                          /*!< The transfer is done to 16 registers starting from TIMx_CR1 + TIMx_DCR.DBA */
+#define TIM_DMABURSTLENGTH_17TRANSFERS     0x00001000U                          /*!< The transfer is done to 17 registers starting from TIMx_CR1 + TIMx_DCR.DBA */
+#define TIM_DMABURSTLENGTH_18TRANSFERS     0x00001100U                          /*!< The transfer is done to 18 registers starting from TIMx_CR1 + TIMx_DCR.DBA */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_Handle_index TIM DMA Handle Index
+  * @{
+  */
+#define TIM_DMA_ID_UPDATE                ((uint16_t) 0x0000)       /*!< Index of the DMA handle used for Update DMA requests */
+#define TIM_DMA_ID_CC1                   ((uint16_t) 0x0001)       /*!< Index of the DMA handle used for Capture/Compare 1 DMA requests */
+#define TIM_DMA_ID_CC2                   ((uint16_t) 0x0002)       /*!< Index of the DMA handle used for Capture/Compare 2 DMA requests */
+#define TIM_DMA_ID_CC3                   ((uint16_t) 0x0003)       /*!< Index of the DMA handle used for Capture/Compare 3 DMA requests */
+#define TIM_DMA_ID_CC4                   ((uint16_t) 0x0004)       /*!< Index of the DMA handle used for Capture/Compare 4 DMA requests */
+#define TIM_DMA_ID_COMMUTATION           ((uint16_t) 0x0005)       /*!< Index of the DMA handle used for Commutation DMA requests */
+#define TIM_DMA_ID_TRIGGER               ((uint16_t) 0x0006)       /*!< Index of the DMA handle used for Trigger DMA requests */
+/**
+  * @}
+  */
+
+/** @defgroup Channel_CC_State TIM Capture/Compare Channel State
+  * @{
+  */
+#define TIM_CCx_ENABLE                   0x00000001U                            /*!< Input or output channel is enabled */
+#define TIM_CCx_DISABLE                  0x00000000U                            /*!< Input or output channel is disabled */
+#define TIM_CCxN_ENABLE                  0x00000004U                            /*!< Complementary output channel is enabled */
+#define TIM_CCxN_DISABLE                 0x00000000U                            /*!< Complementary output channel is enabled */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Break_System TIM Break System
+  * @{
+  */
+#define TIM_BREAK_SYSTEM_ECC                 SYSCFG_CFGR2_ECCL   /*!< Enables and locks the ECC error signal with Break Input of TIM1/15/16/17 */
+#define TIM_BREAK_SYSTEM_PVD                 SYSCFG_CFGR2_PVDL   /*!< Enables and locks the PVD connection with TIM1/15/16/17 Break Input and also the PVDE and PLS bits of the Power Control Interface */
+#define TIM_BREAK_SYSTEM_SRAM_PARITY_ERROR   SYSCFG_CFGR2_SPL    /*!< Enables and locks the SRAM_PARITY error signal with Break Input of TIM1/15/16/17 */
+#define TIM_BREAK_SYSTEM_LOCKUP              SYSCFG_CFGR2_CLL    /*!< Enables and locks the LOCKUP output of CortexM4 with Break Input of TIM1/15/16/17 */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/* End of exported constants -------------------------------------------------*/
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup TIM_Exported_Macros TIM Exported Macros
+  * @{
+  */
+
+/** @brief  Reset TIM handle state.
+  * @param  __HANDLE__ TIM handle.
+  * @retval None
+  */
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+#define __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) do {                                                               \
+                                                      (__HANDLE__)->State            = HAL_TIM_STATE_RESET;         \
+                                                      (__HANDLE__)->ChannelState[0]  = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelState[1]  = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelState[2]  = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelState[3]  = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelState[4]  = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelState[5]  = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelNState[0] = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelNState[1] = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelNState[2] = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelNState[3] = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->DMABurstState    = HAL_DMA_BURST_STATE_RESET;   \
+                                                      (__HANDLE__)->Base_MspInitCallback         = NULL;            \
+                                                      (__HANDLE__)->Base_MspDeInitCallback       = NULL;            \
+                                                      (__HANDLE__)->IC_MspInitCallback           = NULL;            \
+                                                      (__HANDLE__)->IC_MspDeInitCallback         = NULL;            \
+                                                      (__HANDLE__)->OC_MspInitCallback           = NULL;            \
+                                                      (__HANDLE__)->OC_MspDeInitCallback         = NULL;            \
+                                                      (__HANDLE__)->PWM_MspInitCallback          = NULL;            \
+                                                      (__HANDLE__)->PWM_MspDeInitCallback        = NULL;            \
+                                                      (__HANDLE__)->OnePulse_MspInitCallback     = NULL;            \
+                                                      (__HANDLE__)->OnePulse_MspDeInitCallback   = NULL;            \
+                                                      (__HANDLE__)->Encoder_MspInitCallback      = NULL;            \
+                                                      (__HANDLE__)->Encoder_MspDeInitCallback    = NULL;            \
+                                                      (__HANDLE__)->HallSensor_MspInitCallback   = NULL;            \
+                                                      (__HANDLE__)->HallSensor_MspDeInitCallback = NULL;            \
+                                                     } while(0)
+#else
+#define __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) do {                                                               \
+                                                      (__HANDLE__)->State            = HAL_TIM_STATE_RESET;         \
+                                                      (__HANDLE__)->ChannelState[0]  = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelState[1]  = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelState[2]  = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelState[3]  = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelState[4]  = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelState[5]  = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelNState[0] = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelNState[1] = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelNState[2] = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelNState[3] = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->DMABurstState    = HAL_DMA_BURST_STATE_RESET;   \
+                                                     } while(0)
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+/**
+  * @brief  Enable the TIM peripheral.
+  * @param  __HANDLE__ TIM handle
+  * @retval None
+  */
+#define __HAL_TIM_ENABLE(__HANDLE__)                 ((__HANDLE__)->Instance->CR1|=(TIM_CR1_CEN))
+
+/**
+  * @brief  Enable the TIM main Output.
+  * @param  __HANDLE__ TIM handle
+  * @retval None
+  */
+#define __HAL_TIM_MOE_ENABLE(__HANDLE__)             ((__HANDLE__)->Instance->BDTR|=(TIM_BDTR_MOE))
+
+/**
+  * @brief  Disable the TIM peripheral.
+  * @param  __HANDLE__ TIM handle
+  * @retval None
+  */
+#define __HAL_TIM_DISABLE(__HANDLE__) \
+  do { \
+    if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) \
+    { \
+      if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) \
+      { \
+        (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN); \
+      } \
+    } \
+  } while(0)
+
+/**
+  * @brief  Disable the TIM main Output.
+  * @param  __HANDLE__ TIM handle
+  * @retval None
+  * @note The Main Output Enable of a timer instance is disabled only if all the CCx and CCxN channels have been
+  *       disabled
+  */
+#define __HAL_TIM_MOE_DISABLE(__HANDLE__) \
+  do { \
+    if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) \
+    { \
+      if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) \
+      { \
+        (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE); \
+      } \
+    } \
+  } while(0)
+
+/**
+  * @brief  Disable the TIM main Output.
+  * @param  __HANDLE__ TIM handle
+  * @retval None
+  * @note The Main Output Enable of a timer instance is disabled unconditionally
+  */
+#define __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(__HANDLE__)  (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE)
+
+/** @brief  Enable the specified TIM interrupt.
+  * @param  __HANDLE__ specifies the TIM Handle.
+  * @param  __INTERRUPT__ specifies the TIM interrupt source to enable.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_IT_UPDATE: Update interrupt
+  *            @arg TIM_IT_CC1:   Capture/Compare 1 interrupt
+  *            @arg TIM_IT_CC2:  Capture/Compare 2 interrupt
+  *            @arg TIM_IT_CC3:  Capture/Compare 3 interrupt
+  *            @arg TIM_IT_CC4:  Capture/Compare 4 interrupt
+  *            @arg TIM_IT_COM:   Commutation interrupt
+  *            @arg TIM_IT_TRIGGER: Trigger interrupt
+  *            @arg TIM_IT_BREAK: Break interrupt
+  * @retval None
+  */
+#define __HAL_TIM_ENABLE_IT(__HANDLE__, __INTERRUPT__)    ((__HANDLE__)->Instance->DIER |= (__INTERRUPT__))
+
+/** @brief  Disable the specified TIM interrupt.
+  * @param  __HANDLE__ specifies the TIM Handle.
+  * @param  __INTERRUPT__ specifies the TIM interrupt source to disable.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_IT_UPDATE: Update interrupt
+  *            @arg TIM_IT_CC1:   Capture/Compare 1 interrupt
+  *            @arg TIM_IT_CC2:  Capture/Compare 2 interrupt
+  *            @arg TIM_IT_CC3:  Capture/Compare 3 interrupt
+  *            @arg TIM_IT_CC4:  Capture/Compare 4 interrupt
+  *            @arg TIM_IT_COM:   Commutation interrupt
+  *            @arg TIM_IT_TRIGGER: Trigger interrupt
+  *            @arg TIM_IT_BREAK: Break interrupt
+  * @retval None
+  */
+#define __HAL_TIM_DISABLE_IT(__HANDLE__, __INTERRUPT__)   ((__HANDLE__)->Instance->DIER &= ~(__INTERRUPT__))
+
+/** @brief  Enable the specified DMA request.
+  * @param  __HANDLE__ specifies the TIM Handle.
+  * @param  __DMA__ specifies the TIM DMA request to enable.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_DMA_UPDATE: Update DMA request
+  *            @arg TIM_DMA_CC1:   Capture/Compare 1 DMA request
+  *            @arg TIM_DMA_CC2:  Capture/Compare 2 DMA request
+  *            @arg TIM_DMA_CC3:  Capture/Compare 3 DMA request
+  *            @arg TIM_DMA_CC4:  Capture/Compare 4 DMA request
+  *            @arg TIM_DMA_COM:   Commutation DMA request
+  *            @arg TIM_DMA_TRIGGER: Trigger DMA request
+  * @retval None
+  */
+#define __HAL_TIM_ENABLE_DMA(__HANDLE__, __DMA__)         ((__HANDLE__)->Instance->DIER |= (__DMA__))
+
+/** @brief  Disable the specified DMA request.
+  * @param  __HANDLE__ specifies the TIM Handle.
+  * @param  __DMA__ specifies the TIM DMA request to disable.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_DMA_UPDATE: Update DMA request
+  *            @arg TIM_DMA_CC1:   Capture/Compare 1 DMA request
+  *            @arg TIM_DMA_CC2:  Capture/Compare 2 DMA request
+  *            @arg TIM_DMA_CC3:  Capture/Compare 3 DMA request
+  *            @arg TIM_DMA_CC4:  Capture/Compare 4 DMA request
+  *            @arg TIM_DMA_COM:   Commutation DMA request
+  *            @arg TIM_DMA_TRIGGER: Trigger DMA request
+  * @retval None
+  */
+#define __HAL_TIM_DISABLE_DMA(__HANDLE__, __DMA__)        ((__HANDLE__)->Instance->DIER &= ~(__DMA__))
+
+/** @brief  Check whether the specified TIM interrupt flag is set or not.
+  * @param  __HANDLE__ specifies the TIM Handle.
+  * @param  __FLAG__ specifies the TIM interrupt flag to check.
+  *        This parameter can be one of the following values:
+  *            @arg TIM_FLAG_UPDATE: Update interrupt flag
+  *            @arg TIM_FLAG_CC1: Capture/Compare 1 interrupt flag
+  *            @arg TIM_FLAG_CC2: Capture/Compare 2 interrupt flag
+  *            @arg TIM_FLAG_CC3: Capture/Compare 3 interrupt flag
+  *            @arg TIM_FLAG_CC4: Capture/Compare 4 interrupt flag
+  *            @arg TIM_FLAG_CC5: Compare 5 interrupt flag
+  *            @arg TIM_FLAG_CC6: Compare 6 interrupt flag
+  *            @arg TIM_FLAG_COM:  Commutation interrupt flag
+  *            @arg TIM_FLAG_TRIGGER: Trigger interrupt flag
+  *            @arg TIM_FLAG_BREAK: Break interrupt flag
+  *            @arg TIM_FLAG_BREAK2: Break 2 interrupt flag
+  *            @arg TIM_FLAG_SYSTEM_BREAK: System Break interrupt flag
+  *            @arg TIM_FLAG_CC1OF: Capture/Compare 1 overcapture flag
+  *            @arg TIM_FLAG_CC2OF: Capture/Compare 2 overcapture flag
+  *            @arg TIM_FLAG_CC3OF: Capture/Compare 3 overcapture flag
+  *            @arg TIM_FLAG_CC4OF: Capture/Compare 4 overcapture flag
+  * @retval The new state of __FLAG__ (TRUE or FALSE).
+  */
+#define __HAL_TIM_GET_FLAG(__HANDLE__, __FLAG__)          (((__HANDLE__)->Instance->SR &(__FLAG__)) == (__FLAG__))
+
+/** @brief  Clear the specified TIM interrupt flag.
+  * @param  __HANDLE__ specifies the TIM Handle.
+  * @param  __FLAG__ specifies the TIM interrupt flag to clear.
+  *        This parameter can be one of the following values:
+  *            @arg TIM_FLAG_UPDATE: Update interrupt flag
+  *            @arg TIM_FLAG_CC1: Capture/Compare 1 interrupt flag
+  *            @arg TIM_FLAG_CC2: Capture/Compare 2 interrupt flag
+  *            @arg TIM_FLAG_CC3: Capture/Compare 3 interrupt flag
+  *            @arg TIM_FLAG_CC4: Capture/Compare 4 interrupt flag
+  *            @arg TIM_FLAG_CC5: Compare 5 interrupt flag
+  *            @arg TIM_FLAG_CC6: Compare 6 interrupt flag
+  *            @arg TIM_FLAG_COM:  Commutation interrupt flag
+  *            @arg TIM_FLAG_TRIGGER: Trigger interrupt flag
+  *            @arg TIM_FLAG_BREAK: Break interrupt flag
+  *            @arg TIM_FLAG_BREAK2: Break 2 interrupt flag
+  *            @arg TIM_FLAG_SYSTEM_BREAK: System Break interrupt flag
+  *            @arg TIM_FLAG_CC1OF: Capture/Compare 1 overcapture flag
+  *            @arg TIM_FLAG_CC2OF: Capture/Compare 2 overcapture flag
+  *            @arg TIM_FLAG_CC3OF: Capture/Compare 3 overcapture flag
+  *            @arg TIM_FLAG_CC4OF: Capture/Compare 4 overcapture flag
+  * @retval The new state of __FLAG__ (TRUE or FALSE).
+  */
+#define __HAL_TIM_CLEAR_FLAG(__HANDLE__, __FLAG__)        ((__HANDLE__)->Instance->SR = ~(__FLAG__))
+
+/**
+  * @brief  Check whether the specified TIM interrupt source is enabled or not.
+  * @param  __HANDLE__ TIM handle
+  * @param  __INTERRUPT__ specifies the TIM interrupt source to check.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_IT_UPDATE: Update interrupt
+  *            @arg TIM_IT_CC1:   Capture/Compare 1 interrupt
+  *            @arg TIM_IT_CC2:  Capture/Compare 2 interrupt
+  *            @arg TIM_IT_CC3:  Capture/Compare 3 interrupt
+  *            @arg TIM_IT_CC4:  Capture/Compare 4 interrupt
+  *            @arg TIM_IT_COM:   Commutation interrupt
+  *            @arg TIM_IT_TRIGGER: Trigger interrupt
+  *            @arg TIM_IT_BREAK: Break interrupt
+  * @retval The state of TIM_IT (SET or RESET).
+  */
+#define __HAL_TIM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->DIER & (__INTERRUPT__)) \
+                                                             == (__INTERRUPT__)) ? SET : RESET)
+
+/** @brief Clear the TIM interrupt pending bits.
+  * @param  __HANDLE__ TIM handle
+  * @param  __INTERRUPT__ specifies the interrupt pending bit to clear.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_IT_UPDATE: Update interrupt
+  *            @arg TIM_IT_CC1:   Capture/Compare 1 interrupt
+  *            @arg TIM_IT_CC2:  Capture/Compare 2 interrupt
+  *            @arg TIM_IT_CC3:  Capture/Compare 3 interrupt
+  *            @arg TIM_IT_CC4:  Capture/Compare 4 interrupt
+  *            @arg TIM_IT_COM:   Commutation interrupt
+  *            @arg TIM_IT_TRIGGER: Trigger interrupt
+  *            @arg TIM_IT_BREAK: Break interrupt
+  * @retval None
+  */
+#define __HAL_TIM_CLEAR_IT(__HANDLE__, __INTERRUPT__)      ((__HANDLE__)->Instance->SR = ~(__INTERRUPT__))
+
+/**
+  * @brief  Force a continuous copy of the update interrupt flag (UIF) into the timer counter register (bit 31).
+  * @note This allows both the counter value and a potential roll-over condition signalled by the UIFCPY flag to be read
+  *       in an atomic way.
+  * @param  __HANDLE__ TIM handle.
+  * @retval None
+mode.
+  */
+#define __HAL_TIM_UIFREMAP_ENABLE(__HANDLE__)    (((__HANDLE__)->Instance->CR1 |= TIM_CR1_UIFREMAP))
+
+/**
+  * @brief  Disable update interrupt flag (UIF) remapping.
+  * @param  __HANDLE__ TIM handle.
+  * @retval None
+mode.
+  */
+#define __HAL_TIM_UIFREMAP_DISABLE(__HANDLE__)    (((__HANDLE__)->Instance->CR1 &= ~TIM_CR1_UIFREMAP))
+
+/**
+  * @brief  Get update interrupt flag (UIF) copy status.
+  * @param  __COUNTER__ Counter value.
+  * @retval The state of UIFCPY (TRUE or FALSE).
+mode.
+  */
+#define __HAL_TIM_GET_UIFCPY(__COUNTER__)    (((__COUNTER__) & (TIM_CNT_UIFCPY)) == (TIM_CNT_UIFCPY))
+
+/**
+  * @brief  Indicates whether or not the TIM Counter is used as downcounter.
+  * @param  __HANDLE__ TIM handle.
+  * @retval False (Counter used as upcounter) or True (Counter used as downcounter)
+  * @note This macro is particularly useful to get the counting mode when the timer operates in Center-aligned mode
+  *       or Encoder mode.
+  */
+#define __HAL_TIM_IS_TIM_COUNTING_DOWN(__HANDLE__)    (((__HANDLE__)->Instance->CR1 &(TIM_CR1_DIR)) == (TIM_CR1_DIR))
+
+/**
+  * @brief  Set the TIM Prescaler on runtime.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __PRESC__ specifies the Prescaler new value.
+  * @retval None
+  */
+#define __HAL_TIM_SET_PRESCALER(__HANDLE__, __PRESC__)       ((__HANDLE__)->Instance->PSC = (__PRESC__))
+
+/**
+  * @brief  Set the TIM Counter Register value on runtime.
+  * Note Please check if the bit 31 of CNT register is used as UIF copy or not, this may affect the counter range in
+  *      case of 32 bits counter TIM instance.
+  *      Bit 31 of CNT can be enabled/disabled using __HAL_TIM_UIFREMAP_ENABLE()/__HAL_TIM_UIFREMAP_DISABLE() macros.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __COUNTER__ specifies the Counter register new value.
+  * @retval None
+  */
+#define __HAL_TIM_SET_COUNTER(__HANDLE__, __COUNTER__)  ((__HANDLE__)->Instance->CNT = (__COUNTER__))
+
+/**
+  * @brief  Get the TIM Counter Register value on runtime.
+  * @param  __HANDLE__ TIM handle.
+  * @retval 16-bit or 32-bit value of the timer counter register (TIMx_CNT)
+  */
+#define __HAL_TIM_GET_COUNTER(__HANDLE__)  ((__HANDLE__)->Instance->CNT)
+
+/**
+  * @brief  Set the TIM Autoreload Register value on runtime without calling another time any Init function.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __AUTORELOAD__ specifies the Counter register new value.
+  * @retval None
+  */
+#define __HAL_TIM_SET_AUTORELOAD(__HANDLE__, __AUTORELOAD__) \
+  do{                                                    \
+    (__HANDLE__)->Instance->ARR = (__AUTORELOAD__);  \
+    (__HANDLE__)->Init.Period = (__AUTORELOAD__);    \
+  } while(0)
+
+/**
+  * @brief  Get the TIM Autoreload Register value on runtime.
+  * @param  __HANDLE__ TIM handle.
+  * @retval 16-bit or 32-bit value of the timer auto-reload register(TIMx_ARR)
+  */
+#define __HAL_TIM_GET_AUTORELOAD(__HANDLE__)  ((__HANDLE__)->Instance->ARR)
+
+/**
+  * @brief  Set the TIM Clock Division value on runtime without calling another time any Init function.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __CKD__ specifies the clock division value.
+  *          This parameter can be one of the following value:
+  *            @arg TIM_CLOCKDIVISION_DIV1: tDTS=tCK_INT
+  *            @arg TIM_CLOCKDIVISION_DIV2: tDTS=2*tCK_INT
+  *            @arg TIM_CLOCKDIVISION_DIV4: tDTS=4*tCK_INT
+  * @retval None
+  */
+#define __HAL_TIM_SET_CLOCKDIVISION(__HANDLE__, __CKD__) \
+  do{                                                   \
+    (__HANDLE__)->Instance->CR1 &= (~TIM_CR1_CKD);  \
+    (__HANDLE__)->Instance->CR1 |= (__CKD__);       \
+    (__HANDLE__)->Init.ClockDivision = (__CKD__);   \
+  } while(0)
+
+/**
+  * @brief  Get the TIM Clock Division value on runtime.
+  * @param  __HANDLE__ TIM handle.
+  * @retval The clock division can be one of the following values:
+  *            @arg TIM_CLOCKDIVISION_DIV1: tDTS=tCK_INT
+  *            @arg TIM_CLOCKDIVISION_DIV2: tDTS=2*tCK_INT
+  *            @arg TIM_CLOCKDIVISION_DIV4: tDTS=4*tCK_INT
+  */
+#define __HAL_TIM_GET_CLOCKDIVISION(__HANDLE__)  ((__HANDLE__)->Instance->CR1 & TIM_CR1_CKD)
+
+/**
+  * @brief  Set the TIM Input Capture prescaler on runtime without calling another time HAL_TIM_IC_ConfigChannel()
+  *         function.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __CHANNEL__ TIM Channels to be configured.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @param  __ICPSC__ specifies the Input Capture4 prescaler new value.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ICPSC_DIV1: no prescaler
+  *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
+  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
+  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
+  * @retval None
+  */
+#define __HAL_TIM_SET_ICPRESCALER(__HANDLE__, __CHANNEL__, __ICPSC__) \
+  do{                                                    \
+    TIM_RESET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__));  \
+    TIM_SET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__), (__ICPSC__)); \
+  } while(0)
+
+/**
+  * @brief  Get the TIM Input Capture prescaler on runtime.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __CHANNEL__ TIM Channels to be configured.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: get input capture 1 prescaler value
+  *            @arg TIM_CHANNEL_2: get input capture 2 prescaler value
+  *            @arg TIM_CHANNEL_3: get input capture 3 prescaler value
+  *            @arg TIM_CHANNEL_4: get input capture 4 prescaler value
+  * @retval The input capture prescaler can be one of the following values:
+  *            @arg TIM_ICPSC_DIV1: no prescaler
+  *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
+  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
+  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
+  */
+#define __HAL_TIM_GET_ICPRESCALER(__HANDLE__, __CHANNEL__)  \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8U) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) :\
+   (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8U)
+
+/**
+  * @brief  Set the TIM Capture Compare Register value on runtime without calling another time ConfigChannel function.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __CHANNEL__ TIM Channels to be configured.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
+  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
+  * @param  __COMPARE__ specifies the Capture Compare register new value.
+  * @retval None
+  */
+#define __HAL_TIM_SET_COMPARE(__HANDLE__, __CHANNEL__, __COMPARE__) \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1 = (__COMPARE__)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2 = (__COMPARE__)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3 = (__COMPARE__)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCR4 = (__COMPARE__)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCR5 = (__COMPARE__)) :\
+   ((__HANDLE__)->Instance->CCR6 = (__COMPARE__)))
+
+/**
+  * @brief  Get the TIM Capture Compare Register value on runtime.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __CHANNEL__ TIM Channel associated with the capture compare register
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: get capture/compare 1 register value
+  *            @arg TIM_CHANNEL_2: get capture/compare 2 register value
+  *            @arg TIM_CHANNEL_3: get capture/compare 3 register value
+  *            @arg TIM_CHANNEL_4: get capture/compare 4 register value
+  *            @arg TIM_CHANNEL_5: get capture/compare 5 register value
+  *            @arg TIM_CHANNEL_6: get capture/compare 6 register value
+  * @retval 16-bit or 32-bit value of the capture/compare register (TIMx_CCRy)
+  */
+#define __HAL_TIM_GET_COMPARE(__HANDLE__, __CHANNEL__) \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3) :\
+   ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCR4) :\
+   ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCR5) :\
+   ((__HANDLE__)->Instance->CCR6))
+
+/**
+  * @brief  Set the TIM Output compare preload.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __CHANNEL__ TIM Channels to be configured.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
+  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
+  * @retval None
+  */
+#define __HAL_TIM_ENABLE_OCxPRELOAD(__HANDLE__, __CHANNEL__)    \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1PE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2PE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3PE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4PE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC5PE) :\
+   ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC6PE))
+
+/**
+  * @brief  Reset the TIM Output compare preload.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __CHANNEL__ TIM Channels to be configured.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
+  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
+  * @retval None
+  */
+#define __HAL_TIM_DISABLE_OCxPRELOAD(__HANDLE__, __CHANNEL__)    \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1PE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2PE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3PE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4PE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC5PE) :\
+   ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC6PE))
+
+/**
+  * @brief  Enable fast mode for a given channel.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __CHANNEL__ TIM Channels to be configured.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
+  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
+  * @note  When fast mode is enabled an active edge on the trigger input acts
+  *        like a compare match on CCx output. Delay to sample the trigger
+  *        input and to activate CCx output is reduced to 3 clock cycles.
+  * @note  Fast mode acts only if the channel is configured in PWM1 or PWM2 mode.
+  * @retval None
+  */
+#define __HAL_TIM_ENABLE_OCxFAST(__HANDLE__, __CHANNEL__)    \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1FE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2FE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3FE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4FE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC5FE) :\
+   ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC6FE))
+
+/**
+  * @brief  Disable fast mode for a given channel.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __CHANNEL__ TIM Channels to be configured.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
+  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
+  * @note  When fast mode is disabled CCx output behaves normally depending
+  *        on counter and CCRx values even when the trigger is ON. The minimum
+  *        delay to activate CCx output when an active edge occurs on the
+  *        trigger input is 5 clock cycles.
+  * @retval None
+  */
+#define __HAL_TIM_DISABLE_OCxFAST(__HANDLE__, __CHANNEL__)    \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE) :\
+   ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE))
+
+/**
+  * @brief  Set the Update Request Source (URS) bit of the TIMx_CR1 register.
+  * @param  __HANDLE__ TIM handle.
+  * @note  When the URS bit of the TIMx_CR1 register is set, only counter
+  *        overflow/underflow generates an update interrupt or DMA request (if
+  *        enabled)
+  * @retval None
+  */
+#define __HAL_TIM_URS_ENABLE(__HANDLE__)  ((__HANDLE__)->Instance->CR1|= TIM_CR1_URS)
+
+/**
+  * @brief  Reset the Update Request Source (URS) bit of the TIMx_CR1 register.
+  * @param  __HANDLE__ TIM handle.
+  * @note  When the URS bit of the TIMx_CR1 register is reset, any of the
+  *        following events generate an update interrupt or DMA request (if
+  *        enabled):
+  *           _ Counter overflow underflow
+  *           _ Setting the UG bit
+  *           _ Update generation through the slave mode controller
+  * @retval None
+  */
+#define __HAL_TIM_URS_DISABLE(__HANDLE__)  ((__HANDLE__)->Instance->CR1&=~TIM_CR1_URS)
+
+/**
+  * @brief  Set the TIM Capture x input polarity on runtime.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __CHANNEL__ TIM Channels to be configured.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @param  __POLARITY__ Polarity for TIx source
+  *            @arg TIM_INPUTCHANNELPOLARITY_RISING: Rising Edge
+  *            @arg TIM_INPUTCHANNELPOLARITY_FALLING: Falling Edge
+  *            @arg TIM_INPUTCHANNELPOLARITY_BOTHEDGE: Rising and Falling Edge
+  * @retval None
+  */
+#define __HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__)    \
+  do{                                                                     \
+    TIM_RESET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__));               \
+    TIM_SET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__), (__POLARITY__)); \
+  }while(0)
+
+/**
+  * @}
+  */
+/* End of exported macros ----------------------------------------------------*/
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup TIM_Private_Constants TIM Private Constants
+  * @{
+  */
+/* The counter of a timer instance is disabled only if all the CCx and CCxN
+   channels have been disabled */
+#define TIM_CCER_CCxE_MASK  ((uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E))
+#define TIM_CCER_CCxNE_MASK ((uint32_t)(TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE))
+/**
+  * @}
+  */
+/* End of private constants --------------------------------------------------*/
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup TIM_Private_Macros TIM Private Macros
+  * @{
+  */
+#if defined(COMP1) && defined(COMP2) && defined(COMP3)
+#define IS_TIM_CLEARINPUT_SOURCE(__MODE__)  (((__MODE__) == TIM_CLEARINPUTSOURCE_ETR)      || \
+                                             ((__MODE__) == TIM_CLEARINPUTSOURCE_COMP1)    || \
+                                             ((__MODE__) == TIM_CLEARINPUTSOURCE_COMP2)    || \
+                                             ((__MODE__) == TIM_CLEARINPUTSOURCE_COMP3)    || \
+                                             ((__MODE__) == TIM_CLEARINPUTSOURCE_NONE))
+#elif defined(COMP1) && defined(COMP2)
+#define IS_TIM_CLEARINPUT_SOURCE(__MODE__)  (((__MODE__) == TIM_CLEARINPUTSOURCE_ETR)      || \
+                                             ((__MODE__) == TIM_CLEARINPUTSOURCE_COMP1)    || \
+                                             ((__MODE__) == TIM_CLEARINPUTSOURCE_COMP2)    || \
+                                             ((__MODE__) == TIM_CLEARINPUTSOURCE_NONE))
+#else
+#define IS_TIM_CLEARINPUT_SOURCE(__MODE__)  (((__MODE__) == TIM_CLEARINPUTSOURCE_ETR)      || \
+                                             ((__MODE__) == TIM_CLEARINPUTSOURCE_NONE))
+#endif /* COMP1 && COMP2 && COMP3 */
+
+#define IS_TIM_DMA_BASE(__BASE__) (((__BASE__) == TIM_DMABASE_CR1)   || \
+                                   ((__BASE__) == TIM_DMABASE_CR2)   || \
+                                   ((__BASE__) == TIM_DMABASE_SMCR)  || \
+                                   ((__BASE__) == TIM_DMABASE_DIER)  || \
+                                   ((__BASE__) == TIM_DMABASE_SR)    || \
+                                   ((__BASE__) == TIM_DMABASE_EGR)   || \
+                                   ((__BASE__) == TIM_DMABASE_CCMR1) || \
+                                   ((__BASE__) == TIM_DMABASE_CCMR2) || \
+                                   ((__BASE__) == TIM_DMABASE_CCER)  || \
+                                   ((__BASE__) == TIM_DMABASE_CNT)   || \
+                                   ((__BASE__) == TIM_DMABASE_PSC)   || \
+                                   ((__BASE__) == TIM_DMABASE_ARR)   || \
+                                   ((__BASE__) == TIM_DMABASE_RCR)   || \
+                                   ((__BASE__) == TIM_DMABASE_CCR1)  || \
+                                   ((__BASE__) == TIM_DMABASE_CCR2)  || \
+                                   ((__BASE__) == TIM_DMABASE_CCR3)  || \
+                                   ((__BASE__) == TIM_DMABASE_CCR4)  || \
+                                   ((__BASE__) == TIM_DMABASE_BDTR)  || \
+                                   ((__BASE__) == TIM_DMABASE_OR1)    || \
+                                   ((__BASE__) == TIM_DMABASE_CCMR3) || \
+                                   ((__BASE__) == TIM_DMABASE_CCR5)  || \
+                                   ((__BASE__) == TIM_DMABASE_CCR6)  || \
+                                   ((__BASE__) == TIM_DMABASE_AF1)   || \
+                                   ((__BASE__) == TIM_DMABASE_AF2)   || \
+                                   ((__BASE__) == TIM_DMABASE_TISEL))
+
+#define IS_TIM_EVENT_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFFFE00U) == 0x00000000U) && ((__SOURCE__) != 0x00000000U))
+
+#define IS_TIM_COUNTER_MODE(__MODE__)      (((__MODE__) == TIM_COUNTERMODE_UP)              || \
+                                            ((__MODE__) == TIM_COUNTERMODE_DOWN)            || \
+                                            ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED1)  || \
+                                            ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED2)  || \
+                                            ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED3))
+
+#define IS_TIM_UIFREMAP_MODE(__MODE__)     (((__MODE__) == TIM_UIFREMAP_DISABLE) || \
+                                            ((__MODE__) == TIM_UIFREMAP_ENALE))
+
+#define IS_TIM_CLOCKDIVISION_DIV(__DIV__)  (((__DIV__) == TIM_CLOCKDIVISION_DIV1) || \
+                                            ((__DIV__) == TIM_CLOCKDIVISION_DIV2) || \
+                                            ((__DIV__) == TIM_CLOCKDIVISION_DIV4))
+
+#define IS_TIM_AUTORELOAD_PRELOAD(PRELOAD) (((PRELOAD) == TIM_AUTORELOAD_PRELOAD_DISABLE) || \
+                                            ((PRELOAD) == TIM_AUTORELOAD_PRELOAD_ENABLE))
+
+#define IS_TIM_FAST_STATE(__STATE__)       (((__STATE__) == TIM_OCFAST_DISABLE) || \
+                                            ((__STATE__) == TIM_OCFAST_ENABLE))
+
+#define IS_TIM_OC_POLARITY(__POLARITY__)   (((__POLARITY__) == TIM_OCPOLARITY_HIGH) || \
+                                            ((__POLARITY__) == TIM_OCPOLARITY_LOW))
+
+#define IS_TIM_OCN_POLARITY(__POLARITY__)  (((__POLARITY__) == TIM_OCNPOLARITY_HIGH) || \
+                                            ((__POLARITY__) == TIM_OCNPOLARITY_LOW))
+
+#define IS_TIM_OCIDLE_STATE(__STATE__)     (((__STATE__) == TIM_OCIDLESTATE_SET) || \
+                                            ((__STATE__) == TIM_OCIDLESTATE_RESET))
+
+#define IS_TIM_OCNIDLE_STATE(__STATE__)    (((__STATE__) == TIM_OCNIDLESTATE_SET) || \
+                                            ((__STATE__) == TIM_OCNIDLESTATE_RESET))
+
+#define IS_TIM_ENCODERINPUT_POLARITY(__POLARITY__)   (((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_RISING)   || \
+                                                      ((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_FALLING))
+
+#define IS_TIM_IC_POLARITY(__POLARITY__)   (((__POLARITY__) == TIM_ICPOLARITY_RISING)   || \
+                                            ((__POLARITY__) == TIM_ICPOLARITY_FALLING)  || \
+                                            ((__POLARITY__) == TIM_ICPOLARITY_BOTHEDGE))
+
+#define IS_TIM_IC_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_ICSELECTION_DIRECTTI) || \
+                                            ((__SELECTION__) == TIM_ICSELECTION_INDIRECTTI) || \
+                                            ((__SELECTION__) == TIM_ICSELECTION_TRC))
+
+#define IS_TIM_IC_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_ICPSC_DIV1) || \
+                                            ((__PRESCALER__) == TIM_ICPSC_DIV2) || \
+                                            ((__PRESCALER__) == TIM_ICPSC_DIV4) || \
+                                            ((__PRESCALER__) == TIM_ICPSC_DIV8))
+
+#define IS_TIM_OPM_MODE(__MODE__)          (((__MODE__) == TIM_OPMODE_SINGLE) || \
+                                            ((__MODE__) == TIM_OPMODE_REPETITIVE))
+
+#define IS_TIM_ENCODER_MODE(__MODE__)      (((__MODE__) == TIM_ENCODERMODE_TI1) || \
+                                            ((__MODE__) == TIM_ENCODERMODE_TI2) || \
+                                            ((__MODE__) == TIM_ENCODERMODE_TI12))
+
+#define IS_TIM_DMA_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFF80FFU) == 0x00000000U) && ((__SOURCE__) != 0x00000000U))
+
+#define IS_TIM_CHANNELS(__CHANNEL__)       (((__CHANNEL__) == TIM_CHANNEL_1) || \
+                                            ((__CHANNEL__) == TIM_CHANNEL_2) || \
+                                            ((__CHANNEL__) == TIM_CHANNEL_3) || \
+                                            ((__CHANNEL__) == TIM_CHANNEL_4) || \
+                                            ((__CHANNEL__) == TIM_CHANNEL_5) || \
+                                            ((__CHANNEL__) == TIM_CHANNEL_6) || \
+                                            ((__CHANNEL__) == TIM_CHANNEL_ALL))
+
+#define IS_TIM_OPM_CHANNELS(__CHANNEL__)   (((__CHANNEL__) == TIM_CHANNEL_1) || \
+                                            ((__CHANNEL__) == TIM_CHANNEL_2))
+
+#define IS_TIM_COMPLEMENTARY_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || \
+                                                    ((__CHANNEL__) == TIM_CHANNEL_2) || \
+                                                    ((__CHANNEL__) == TIM_CHANNEL_3))
+
+#define IS_TIM_CLOCKSOURCE(__CLOCK__) (((__CLOCK__) == TIM_CLOCKSOURCE_INTERNAL) || \
+                                       ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE2) || \
+                                       ((__CLOCK__) == TIM_CLOCKSOURCE_ITR0)     || \
+                                       ((__CLOCK__) == TIM_CLOCKSOURCE_ITR1)     || \
+                                       ((__CLOCK__) == TIM_CLOCKSOURCE_ITR2)     || \
+                                       ((__CLOCK__) == TIM_CLOCKSOURCE_ITR3)     || \
+                                       ((__CLOCK__) == TIM_CLOCKSOURCE_TI1ED)    || \
+                                       ((__CLOCK__) == TIM_CLOCKSOURCE_TI1)      || \
+                                       ((__CLOCK__) == TIM_CLOCKSOURCE_TI2)      || \
+                                       ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE1))
+
+#define IS_TIM_CLOCKPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLOCKPOLARITY_INVERTED)    || \
+                                            ((__POLARITY__) == TIM_CLOCKPOLARITY_NONINVERTED) || \
+                                            ((__POLARITY__) == TIM_CLOCKPOLARITY_RISING)      || \
+                                            ((__POLARITY__) == TIM_CLOCKPOLARITY_FALLING)     || \
+                                            ((__POLARITY__) == TIM_CLOCKPOLARITY_BOTHEDGE))
+
+#define IS_TIM_CLOCKPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV1) || \
+                                              ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV2) || \
+                                              ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV4) || \
+                                              ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV8))
+
+#define IS_TIM_CLOCKFILTER(__ICFILTER__)      ((__ICFILTER__) <= 0xFU)
+
+#define IS_TIM_CLEARINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLEARINPUTPOLARITY_INVERTED) || \
+                                                  ((__POLARITY__) == TIM_CLEARINPUTPOLARITY_NONINVERTED))
+
+#define IS_TIM_CLEARINPUT_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV1) || \
+                                                    ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV2) || \
+                                                    ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV4) || \
+                                                    ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV8))
+
+#define IS_TIM_CLEARINPUT_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU)
+
+#define IS_TIM_OSSR_STATE(__STATE__)       (((__STATE__) == TIM_OSSR_ENABLE) || \
+                                            ((__STATE__) == TIM_OSSR_DISABLE))
+
+#define IS_TIM_OSSI_STATE(__STATE__)       (((__STATE__) == TIM_OSSI_ENABLE) || \
+                                            ((__STATE__) == TIM_OSSI_DISABLE))
+
+#define IS_TIM_LOCK_LEVEL(__LEVEL__)       (((__LEVEL__) == TIM_LOCKLEVEL_OFF) || \
+                                            ((__LEVEL__) == TIM_LOCKLEVEL_1)   || \
+                                            ((__LEVEL__) == TIM_LOCKLEVEL_2)   || \
+                                            ((__LEVEL__) == TIM_LOCKLEVEL_3))
+
+#define IS_TIM_BREAK_FILTER(__BRKFILTER__) ((__BRKFILTER__) <= 0xFUL)
+
+
+#define IS_TIM_BREAK_STATE(__STATE__)      (((__STATE__) == TIM_BREAK_ENABLE) || \
+                                            ((__STATE__) == TIM_BREAK_DISABLE))
+
+#define IS_TIM_BREAK_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAKPOLARITY_LOW) || \
+                                             ((__POLARITY__) == TIM_BREAKPOLARITY_HIGH))
+
+#define IS_TIM_BREAK_AFMODE(__AFMODE__) (((__AFMODE__) == TIM_BREAK_AFMODE_INPUT) || \
+                                         ((__AFMODE__) == TIM_BREAK_AFMODE_BIDIRECTIONAL))
+
+
+#define IS_TIM_BREAK2_STATE(__STATE__)     (((__STATE__) == TIM_BREAK2_ENABLE) || \
+                                            ((__STATE__) == TIM_BREAK2_DISABLE))
+
+#define IS_TIM_BREAK2_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAK2POLARITY_LOW) || \
+                                              ((__POLARITY__) == TIM_BREAK2POLARITY_HIGH))
+
+#define IS_TIM_BREAK2_AFMODE(__AFMODE__) (((__AFMODE__) == TIM_BREAK2_AFMODE_INPUT) || \
+                                          ((__AFMODE__) == TIM_BREAK2_AFMODE_BIDIRECTIONAL))
+
+
+#define IS_TIM_AUTOMATIC_OUTPUT_STATE(__STATE__) (((__STATE__) == TIM_AUTOMATICOUTPUT_ENABLE) || \
+                                                  ((__STATE__) == TIM_AUTOMATICOUTPUT_DISABLE))
+
+#define IS_TIM_GROUPCH5(__OCREF__) ((((__OCREF__) & 0x1FFFFFFFU) == 0x00000000U))
+
+#define IS_TIM_TRGO_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO_RESET)  || \
+                                        ((__SOURCE__) == TIM_TRGO_ENABLE) || \
+                                        ((__SOURCE__) == TIM_TRGO_UPDATE) || \
+                                        ((__SOURCE__) == TIM_TRGO_OC1)    || \
+                                        ((__SOURCE__) == TIM_TRGO_OC1REF) || \
+                                        ((__SOURCE__) == TIM_TRGO_OC2REF) || \
+                                        ((__SOURCE__) == TIM_TRGO_OC3REF) || \
+                                        ((__SOURCE__) == TIM_TRGO_OC4REF))
+
+#define IS_TIM_TRGO2_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO2_RESET)                        || \
+                                         ((__SOURCE__) == TIM_TRGO2_ENABLE)                       || \
+                                         ((__SOURCE__) == TIM_TRGO2_UPDATE)                       || \
+                                         ((__SOURCE__) == TIM_TRGO2_OC1)                          || \
+                                         ((__SOURCE__) == TIM_TRGO2_OC1REF)                       || \
+                                         ((__SOURCE__) == TIM_TRGO2_OC2REF)                       || \
+                                         ((__SOURCE__) == TIM_TRGO2_OC3REF)                       || \
+                                         ((__SOURCE__) == TIM_TRGO2_OC3REF)                       || \
+                                         ((__SOURCE__) == TIM_TRGO2_OC4REF)                       || \
+                                         ((__SOURCE__) == TIM_TRGO2_OC5REF)                       || \
+                                         ((__SOURCE__) == TIM_TRGO2_OC6REF)                       || \
+                                         ((__SOURCE__) == TIM_TRGO2_OC4REF_RISINGFALLING)         || \
+                                         ((__SOURCE__) == TIM_TRGO2_OC6REF_RISINGFALLING)         || \
+                                         ((__SOURCE__) == TIM_TRGO2_OC4REF_RISING_OC6REF_RISING)  || \
+                                         ((__SOURCE__) == TIM_TRGO2_OC4REF_RISING_OC6REF_FALLING) || \
+                                         ((__SOURCE__) == TIM_TRGO2_OC5REF_RISING_OC6REF_RISING)  || \
+                                         ((__SOURCE__) == TIM_TRGO2_OC5REF_RISING_OC6REF_FALLING))
+
+#define IS_TIM_MSM_STATE(__STATE__)      (((__STATE__) == TIM_MASTERSLAVEMODE_ENABLE) || \
+                                          ((__STATE__) == TIM_MASTERSLAVEMODE_DISABLE))
+
+#define IS_TIM_SLAVE_MODE(__MODE__) (((__MODE__) == TIM_SLAVEMODE_DISABLE)   || \
+                                     ((__MODE__) == TIM_SLAVEMODE_RESET)     || \
+                                     ((__MODE__) == TIM_SLAVEMODE_GATED)     || \
+                                     ((__MODE__) == TIM_SLAVEMODE_TRIGGER)   || \
+                                     ((__MODE__) == TIM_SLAVEMODE_EXTERNAL1) || \
+                                     ((__MODE__) == TIM_SLAVEMODE_COMBINED_RESETTRIGGER))
+
+#define IS_TIM_PWM_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_PWM1)               || \
+                                   ((__MODE__) == TIM_OCMODE_PWM2)               || \
+                                   ((__MODE__) == TIM_OCMODE_COMBINED_PWM1)      || \
+                                   ((__MODE__) == TIM_OCMODE_COMBINED_PWM2)      || \
+                                   ((__MODE__) == TIM_OCMODE_ASSYMETRIC_PWM1)    || \
+                                   ((__MODE__) == TIM_OCMODE_ASSYMETRIC_PWM2))
+
+#define IS_TIM_OC_MODE(__MODE__)  (((__MODE__) == TIM_OCMODE_TIMING)             || \
+                                   ((__MODE__) == TIM_OCMODE_ACTIVE)             || \
+                                   ((__MODE__) == TIM_OCMODE_INACTIVE)           || \
+                                   ((__MODE__) == TIM_OCMODE_TOGGLE)             || \
+                                   ((__MODE__) == TIM_OCMODE_FORCED_ACTIVE)      || \
+                                   ((__MODE__) == TIM_OCMODE_FORCED_INACTIVE)    || \
+                                   ((__MODE__) == TIM_OCMODE_RETRIGERRABLE_OPM1) || \
+                                   ((__MODE__) == TIM_OCMODE_RETRIGERRABLE_OPM2))
+
+#if defined(USB_BASE)
+#define IS_TIM_TRIGGER_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0)    || \
+                                                 ((__SELECTION__) == TIM_TS_ITR1)    || \
+                                                 ((__SELECTION__) == TIM_TS_ITR2)    || \
+                                                 ((__SELECTION__) == TIM_TS_ITR3)    || \
+                                                 ((__SELECTION__) == TIM_TS_ITR7)    || \
+                                                 ((__SELECTION__) == TIM_TS_TI1F_ED) || \
+                                                 ((__SELECTION__) == TIM_TS_TI1FP1)  || \
+                                                 ((__SELECTION__) == TIM_TS_TI2FP2)  || \
+                                                 ((__SELECTION__) == TIM_TS_ETRF))
+#else
+#define IS_TIM_TRIGGER_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0)    || \
+                                                 ((__SELECTION__) == TIM_TS_ITR1)    || \
+                                                 ((__SELECTION__) == TIM_TS_ITR2)    || \
+                                                 ((__SELECTION__) == TIM_TS_ITR3)    || \
+                                                 ((__SELECTION__) == TIM_TS_TI1F_ED) || \
+                                                 ((__SELECTION__) == TIM_TS_TI1FP1)  || \
+                                                 ((__SELECTION__) == TIM_TS_TI2FP2)  || \
+                                                 ((__SELECTION__) == TIM_TS_ETRF))
+#endif /* USB_BASE */
+
+#define IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || \
+                                                               ((__SELECTION__) == TIM_TS_ITR1) || \
+                                                               ((__SELECTION__) == TIM_TS_ITR2) || \
+                                                               ((__SELECTION__) == TIM_TS_ITR3) || \
+                                                               ((__SELECTION__) == TIM_TS_NONE))
+
+#define IS_TIM_TRIGGERPOLARITY(__POLARITY__)   (((__POLARITY__) == TIM_TRIGGERPOLARITY_INVERTED   ) || \
+                                                ((__POLARITY__) == TIM_TRIGGERPOLARITY_NONINVERTED) || \
+                                                ((__POLARITY__) == TIM_TRIGGERPOLARITY_RISING     ) || \
+                                                ((__POLARITY__) == TIM_TRIGGERPOLARITY_FALLING    ) || \
+                                                ((__POLARITY__) == TIM_TRIGGERPOLARITY_BOTHEDGE   ))
+
+#define IS_TIM_TRIGGERPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV1) || \
+                                                ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV2) || \
+                                                ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV4) || \
+                                                ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV8))
+
+#define IS_TIM_TRIGGERFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU)
+
+#define IS_TIM_TI1SELECTION(__TI1SELECTION__)  (((__TI1SELECTION__) == TIM_TI1SELECTION_CH1) || \
+                                                ((__TI1SELECTION__) == TIM_TI1SELECTION_XORCOMBINATION))
+
+#define IS_TIM_DMA_LENGTH(__LENGTH__)      (((__LENGTH__) == TIM_DMABURSTLENGTH_1TRANSFER)   || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_2TRANSFERS)  || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_3TRANSFERS)  || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_4TRANSFERS)  || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_5TRANSFERS)  || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_6TRANSFERS)  || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_7TRANSFERS)  || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_8TRANSFERS)  || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_9TRANSFERS)  || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_10TRANSFERS) || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_11TRANSFERS) || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_12TRANSFERS) || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_13TRANSFERS) || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_14TRANSFERS) || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_15TRANSFERS) || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_16TRANSFERS) || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_17TRANSFERS) || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_18TRANSFERS))
+
+#define IS_TIM_DMA_DATA_LENGTH(LENGTH) (((LENGTH) >= 0x1U) && ((LENGTH) < 0x10000U))
+
+#define IS_TIM_IC_FILTER(__ICFILTER__)   ((__ICFILTER__) <= 0xFU)
+
+#define IS_TIM_DEADTIME(__DEADTIME__)    ((__DEADTIME__) <= 0xFFU)
+
+#if defined(PWR_PVD_SUPPORT)
+#define IS_TIM_BREAK_SYSTEM(__CONFIG__)    (((__CONFIG__) == TIM_BREAK_SYSTEM_ECC)                  || \
+                                            ((__CONFIG__) == TIM_BREAK_SYSTEM_PVD)                  || \
+                                            ((__CONFIG__) == TIM_BREAK_SYSTEM_SRAM_PARITY_ERROR)    || \
+                                            ((__CONFIG__) == TIM_BREAK_SYSTEM_LOCKUP))
+#else
+#define IS_TIM_BREAK_SYSTEM(__CONFIG__)    (((__CONFIG__) == TIM_BREAK_SYSTEM_ECC)                  || \
+                                            ((__CONFIG__) == TIM_BREAK_SYSTEM_SRAM_PARITY_ERROR)    || \
+                                            ((__CONFIG__) == TIM_BREAK_SYSTEM_LOCKUP))
+#endif /* PWR_PVD_SUPPORT */
+
+#define IS_TIM_SLAVEMODE_TRIGGER_ENABLED(__TRIGGER__) (((__TRIGGER__) == TIM_SLAVEMODE_TRIGGER) || \
+                                                       ((__TRIGGER__) == TIM_SLAVEMODE_COMBINED_RESETTRIGGER))
+
+#define TIM_SET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__, __ICPSC__) \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8U)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) :\
+   ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8U)))
+
+#define TIM_RESET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__) \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC) :\
+   ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC))
+
+#define TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__) \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER |= (__POLARITY__)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 4U)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 8U)) :\
+   ((__HANDLE__)->Instance->CCER |= (((__POLARITY__) << 12U))))
+
+#define TIM_RESET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__) \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) :\
+   ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP)))
+
+#define TIM_CHANNEL_STATE_GET(__HANDLE__, __CHANNEL__)\
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelState[0] :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelState[1] :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelState[2] :\
+   ((__CHANNEL__) == TIM_CHANNEL_4) ? (__HANDLE__)->ChannelState[3] :\
+   ((__CHANNEL__) == TIM_CHANNEL_5) ? (__HANDLE__)->ChannelState[4] :\
+   (__HANDLE__)->ChannelState[5])
+
+#define TIM_CHANNEL_STATE_SET(__HANDLE__, __CHANNEL__, __CHANNEL_STATE__) \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelState[0] = (__CHANNEL_STATE__)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelState[1] = (__CHANNEL_STATE__)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelState[2] = (__CHANNEL_STATE__)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->ChannelState[3] = (__CHANNEL_STATE__)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->ChannelState[4] = (__CHANNEL_STATE__)) :\
+   ((__HANDLE__)->ChannelState[5] = (__CHANNEL_STATE__)))
+
+#define TIM_CHANNEL_STATE_SET_ALL(__HANDLE__,  __CHANNEL_STATE__) do { \
+  (__HANDLE__)->ChannelState[0]  = \
+  (__CHANNEL_STATE__);  \
+  (__HANDLE__)->ChannelState[1]  = \
+  (__CHANNEL_STATE__);  \
+  (__HANDLE__)->ChannelState[2]  = \
+  (__CHANNEL_STATE__);  \
+  (__HANDLE__)->ChannelState[3]  = \
+  (__CHANNEL_STATE__);  \
+  (__HANDLE__)->ChannelState[4]  = \
+  (__CHANNEL_STATE__);  \
+  (__HANDLE__)->ChannelState[5]  = \
+  (__CHANNEL_STATE__);  \
+ } while(0)
+
+#define TIM_CHANNEL_N_STATE_GET(__HANDLE__, __CHANNEL__)\
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelNState[0] :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelNState[1] :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelNState[2] :\
+   (__HANDLE__)->ChannelNState[3])
+
+#define TIM_CHANNEL_N_STATE_SET(__HANDLE__, __CHANNEL__, __CHANNEL_STATE__) \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelNState[0] = (__CHANNEL_STATE__)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelNState[1] = (__CHANNEL_STATE__)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelNState[2] = (__CHANNEL_STATE__)) :\
+   ((__HANDLE__)->ChannelNState[3] = (__CHANNEL_STATE__)))
+
+#define TIM_CHANNEL_N_STATE_SET_ALL(__HANDLE__,  __CHANNEL_STATE__) do { \
+  (__HANDLE__)->ChannelNState[0] = \
+  (__CHANNEL_STATE__);  \
+  (__HANDLE__)->ChannelNState[1] = \
+  (__CHANNEL_STATE__);  \
+  (__HANDLE__)->ChannelNState[2] = \
+  (__CHANNEL_STATE__);  \
+  (__HANDLE__)->ChannelNState[3] = \
+  (__CHANNEL_STATE__);  \
+ } while(0)
+
+/**
+  * @}
+  */
+/* End of private macros -----------------------------------------------------*/
+
+/* Include TIM HAL Extended module */
+#include "stm32g0xx_hal_tim_ex.h"
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup TIM_Exported_Functions TIM Exported Functions
+  * @{
+  */
+
+/** @addtogroup TIM_Exported_Functions_Group1 TIM Time Base functions
+  *  @brief   Time Base functions
+  * @{
+  */
+/* Time Base functions ********************************************************/
+HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim);
+HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim);
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim);
+HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim);
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim);
+HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim);
+/* Non-Blocking mode: DMA */
+HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length);
+HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim);
+/**
+  * @}
+  */
+
+/** @addtogroup TIM_Exported_Functions_Group2 TIM Output Compare functions
+  *  @brief   TIM Output Compare functions
+  * @{
+  */
+/* Timer Output Compare functions *********************************************/
+HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim);
+HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim);
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+/* Non-Blocking mode: DMA */
+HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
+HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
+/**
+  * @}
+  */
+
+/** @addtogroup TIM_Exported_Functions_Group3 TIM PWM functions
+  *  @brief   TIM PWM functions
+  * @{
+  */
+/* Timer PWM functions ********************************************************/
+HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim);
+HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim);
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+/* Non-Blocking mode: DMA */
+HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
+HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
+/**
+  * @}
+  */
+
+/** @addtogroup TIM_Exported_Functions_Group4 TIM Input Capture functions
+  *  @brief   TIM Input Capture functions
+  * @{
+  */
+/* Timer Input Capture functions **********************************************/
+HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim);
+HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim);
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+/* Non-Blocking mode: DMA */
+HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
+HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
+/**
+  * @}
+  */
+
+/** @addtogroup TIM_Exported_Functions_Group5 TIM One Pulse functions
+  *  @brief   TIM One Pulse functions
+  * @{
+  */
+/* Timer One Pulse functions **************************************************/
+HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode);
+HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim);
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
+HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
+HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
+/**
+  * @}
+  */
+
+/** @addtogroup TIM_Exported_Functions_Group6 TIM Encoder functions
+  *  @brief   TIM Encoder functions
+  * @{
+  */
+/* Timer Encoder functions ****************************************************/
+HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig);
+HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim);
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+/* Non-Blocking mode: DMA */
+HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1,
+                                            uint32_t *pData2, uint16_t Length);
+HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
+/**
+  * @}
+  */
+
+/** @addtogroup TIM_Exported_Functions_Group7 TIM IRQ handler management
+  *  @brief   IRQ handler management
+  * @{
+  */
+/* Interrupt Handler functions  ***********************************************/
+void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim);
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Exported_Functions_Group8 TIM Peripheral Control functions
+  *  @brief   Peripheral Control functions
+  * @{
+  */
+/* Control functions  *********************************************************/
+HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef *sConfig, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef *sConfig, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OnePulse_InitTypeDef *sConfig,
+                                                 uint32_t OutputChannel,  uint32_t InputChannel);
+HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim, TIM_ClearInputConfigTypeDef *sClearInputConfig,
+                                           uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig);
+HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection);
+HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig);
+HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro_IT(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig);
+HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
+                                              uint32_t BurstRequestSrc, uint32_t  *BurstBuffer, uint32_t  BurstLength);
+HAL_StatusTypeDef HAL_TIM_DMABurst_MultiWriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
+                                                   uint32_t BurstRequestSrc, uint32_t *BurstBuffer,
+                                                   uint32_t BurstLength,  uint32_t DataLength);
+HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc);
+HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
+                                             uint32_t BurstRequestSrc, uint32_t  *BurstBuffer, uint32_t  BurstLength);
+HAL_StatusTypeDef HAL_TIM_DMABurst_MultiReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
+                                                  uint32_t BurstRequestSrc, uint32_t  *BurstBuffer,
+                                                  uint32_t  BurstLength, uint32_t  DataLength);
+HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc);
+HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource);
+uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel);
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Exported_Functions_Group9 TIM Callbacks functions
+  *  @brief   TIM Callbacks functions
+  * @{
+  */
+/* Callback in non blocking modes (Interrupt and DMA) *************************/
+void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim);
+void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim);
+void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim);
+void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim);
+void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim);
+void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim);
+void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim);
+void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim);
+void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim);
+void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim);
+
+/* Callbacks Register/UnRegister functions  ***********************************/
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
+                                           pTIM_CallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_TIM_UnRegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Exported_Functions_Group10 TIM Peripheral State functions
+  *  @brief  Peripheral State functions
+  * @{
+  */
+/* Peripheral State functions  ************************************************/
+HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim);
+HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(TIM_HandleTypeDef *htim);
+HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(TIM_HandleTypeDef *htim);
+HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(TIM_HandleTypeDef *htim);
+HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(TIM_HandleTypeDef *htim);
+HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim);
+
+/* Peripheral Channel state functions  ************************************************/
+HAL_TIM_ActiveChannel HAL_TIM_GetActiveChannel(TIM_HandleTypeDef *htim);
+HAL_TIM_ChannelStateTypeDef HAL_TIM_GetChannelState(TIM_HandleTypeDef *htim,  uint32_t Channel);
+HAL_TIM_DMABurstStateTypeDef HAL_TIM_DMABurstState(TIM_HandleTypeDef *htim);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/* End of exported functions -------------------------------------------------*/
+
+/* Private functions----------------------------------------------------------*/
+/** @defgroup TIM_Private_Functions TIM Private Functions
+  * @{
+  */
+void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure);
+void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, uint32_t TIM_ICFilter);
+void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
+void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
+                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter);
+
+void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma);
+void TIM_DMAError(DMA_HandleTypeDef *hdma);
+void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma);
+void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma);
+void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState);
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+void TIM_ResetCallback(TIM_HandleTypeDef *htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+/* End of private functions --------------------------------------------------*/
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_TIM_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h
new file mode 100644
index 0000000..3981512
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h
@@ -0,0 +1,495 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_tim_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of TIM HAL Extended module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_TIM_EX_H
+#define STM32G0xx_HAL_TIM_EX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup TIMEx
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup TIMEx_Exported_Types TIM Extended Exported Types
+  * @{
+  */
+
+/**
+  * @brief  TIM Hall sensor Configuration Structure definition
+  */
+
+typedef struct
+{
+  uint32_t IC1Polarity;         /*!< Specifies the active edge of the input signal.
+                                     This parameter can be a value of @ref TIM_Input_Capture_Polarity */
+
+  uint32_t IC1Prescaler;        /*!< Specifies the Input Capture Prescaler.
+                                     This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
+
+  uint32_t IC1Filter;           /*!< Specifies the input capture filter.
+                                     This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
+
+  uint32_t Commutation_Delay;   /*!< Specifies the pulse value to be loaded into the Capture Compare Register.
+                                     This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
+} TIM_HallSensor_InitTypeDef;
+
+/**
+  * @brief  TIM Break/Break2 input configuration
+  */
+typedef struct
+{
+  uint32_t Source;         /*!< Specifies the source of the timer break input.
+                                This parameter can be a value of @ref TIMEx_Break_Input_Source */
+  uint32_t Enable;         /*!< Specifies whether or not the break input source is enabled.
+                                This parameter can be a value of @ref TIMEx_Break_Input_Source_Enable */
+  uint32_t Polarity;       /*!< Specifies the break input source polarity.
+                                This parameter can be a value of @ref TIMEx_Break_Input_Source_Polarity */
+} TIMEx_BreakInputConfigTypeDef;
+
+/**
+  * @}
+  */
+/* End of exported types -----------------------------------------------------*/
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup TIMEx_Exported_Constants TIM Extended Exported Constants
+  * @{
+  */
+
+/** @defgroup TIMEx_Remap TIM Extended Remapping
+  * @{
+  */
+#define TIM_TIM1_ETR_GPIO           0x00000000U                                 /* !< TIM1_ETR is connected to GPIO */
+#if defined(COMP1) && defined(COMP2)
+#define TIM_TIM1_ETR_COMP1          TIM1_AF1_ETRSEL_0                           /* !< TIM1_ETR is connected to COMP1 output */
+#define TIM_TIM1_ETR_COMP2          TIM1_AF1_ETRSEL_1                           /* !< TIM1_ETR is connected to COMP2 output */
+#endif /* COMP1 && COMP2 */
+#define TIM_TIM1_ETR_ADC1_AWD1      (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)     /* !< TIM1_ETR is connected to ADC1 AWD1 */
+#define TIM_TIM1_ETR_ADC1_AWD2      TIM1_AF1_ETRSEL_2                           /* !< TIM1_ETR is connected to ADC1 AWD2 */
+#define TIM_TIM1_ETR_ADC1_AWD3      (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)     /* !< TIM1_ETR is connected to ADC1 AWD3 */
+#if defined(COMP3)
+#define TIM_TIM1_ETR_COMP3          (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)     /* !< TIM1_ETR is connected to COMP3 output */
+#endif /* COMP3 */
+#if defined(TIM2)
+#define TIM_TIM2_ETR_GPIO           0x00000000U                                 /* !< TIM2_ETR is connected to GPIO      */
+#define TIM_TIM2_ETR_COMP1          TIM2_AF1_ETRSEL_0                           /* !< TIM2_ETR is connected to COMP1 output */
+#define TIM_TIM2_ETR_COMP2          TIM2_AF1_ETRSEL_1                           /* !< TIM2_ETR is connected to COMP2 output */
+#define TIM_TIM2_ETR_LSE            (TIM2_AF1_ETRSEL_1 | TIM2_AF1_ETRSEL_0)     /* !< TIM2_ETR is connected to LSE */
+#if defined(COMP3)
+#define TIM_TIM2_ETR_MCO            TIM2_AF1_ETRSEL_2                           /* !< TIM2_ETR is connected to MCO */
+#define TIM_TIM2_ETR_MCO2           (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)     /* !< TIM2_ETR is connected to MCO2 */
+#define TIM_TIM2_ETR_COMP3          (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)     /* !< TIM2_ETR is connected to COMP3 output */
+#endif /* COMP3 */
+#endif /*  TIM2 */
+#if defined(TIM3)
+#define TIM_TIM3_ETR_GPIO           0x00000000U                                 /* !< TIM3_ETR is connected to GPIO */
+#if defined(COMP1) && defined(COMP2)
+#define TIM_TIM3_ETR_COMP1          TIM3_AF1_ETRSEL_0                           /* !< TIM3_ETR is connected to COMP1 output */
+#define TIM_TIM3_ETR_COMP2          TIM3_AF1_ETRSEL_1                           /* !< TIM3_ETR is connected to COMP2 output */
+#endif /* COMP1 && COMP2 */
+#if defined(COMP3)
+#define TIM_TIM3_ETR_COMP3          (TIM3_AF1_ETRSEL_1 | TIM3_AF1_ETRSEL_0)     /* !< TIM3_ETR is connected to COMP3 output */
+#endif /* COMP3 */
+#endif /* TIM3 */
+#if defined(TIM4)
+#define TIM_TIM4_ETR_GPIO           0x00000000U                                 /* !< TIM4_ETR is connected to GPIO */
+#if defined(COMP1) && defined(COMP2)
+#define TIM_TIM4_ETR_COMP1          TIM4_AF1_ETRSEL_0                           /* !< TIM4_ETR is connected to COMP1 output */
+#define TIM_TIM4_ETR_COMP2          TIM4_AF1_ETRSEL_1                           /* !< TIM4_ETR is connected to COMP2 output */
+#endif /* COMP1 && COMP2 */
+#if defined(COMP3)
+#define TIM_TIM4_ETR_COMP3          (TIM4_AF1_ETRSEL_1 | TIM4_AF1_ETRSEL_0)     /* !< TIM4_ETR is connected to COMP3 output */
+#endif /* COMP3 */
+#endif /* TIM4 */
+/**
+  * @}
+  */
+
+/** @defgroup TIMEx_Break_Input TIM Extended Break input
+  * @{
+  */
+#define TIM_BREAKINPUT_BRK     0x00000001U                                      /*!< Timer break input  */
+#define TIM_BREAKINPUT_BRK2    0x00000002U                                      /*!< Timer break2 input */
+/**
+  * @}
+  */
+
+/** @defgroup TIMEx_Break_Input_Source TIM Extended Break input source
+  * @{
+  */
+#define TIM_BREAKINPUTSOURCE_BKIN     0x00000001U                               /* !< An external source (GPIO) is connected to the BKIN pin  */
+#if defined(COMP1) && defined(COMP2)
+#define TIM_BREAKINPUTSOURCE_COMP1    0x00000002U                               /* !< The COMP1 output is connected to the break input */
+#define TIM_BREAKINPUTSOURCE_COMP2    0x00000004U                               /* !< The COMP2 output is connected to the break input */
+#endif /* COMP1 && COMP2 */
+#if defined(COMP3)
+#define TIM_BREAKINPUTSOURCE_COMP3    0x00000008U                               /* !< The COMP3 output is connected to the break input */
+#endif /* COMP3 */
+/**
+  * @}
+  */
+
+/** @defgroup TIMEx_Break_Input_Source_Enable TIM Extended Break input source enabling
+  * @{
+  */
+#define TIM_BREAKINPUTSOURCE_DISABLE     0x00000000U                            /*!< Break input source is disabled */
+#define TIM_BREAKINPUTSOURCE_ENABLE      0x00000001U                            /*!< Break input source is enabled */
+/**
+  * @}
+  */
+
+/** @defgroup TIMEx_Break_Input_Source_Polarity TIM Extended Break input polarity
+  * @{
+  */
+#define TIM_BREAKINPUTSOURCE_POLARITY_LOW     0x00000001U                       /*!< Break input source is active low */
+#define TIM_BREAKINPUTSOURCE_POLARITY_HIGH    0x00000000U                       /*!< Break input source is active_high */
+/**
+  * @}
+  */
+
+/** @defgroup TIMEx_Timer_Input_Selection TIM Extended Timer input selection
+  * @{
+  */
+#define TIM_TIM1_TI1_GPIO                     0x00000000U                       /* !< TIM1_TI1 is connected to GPIO */
+#if defined(COMP1)
+#define TIM_TIM1_TI1_COMP1                    0x00000001U                       /* !< TIM1_TI1 is connected to COMP1 OUT */
+#endif /* COMP1 */
+
+#define TIM_TIM1_TI2_GPIO                     0x00000000U                       /* !< TIM1_TI2 is connected to GPIO */
+#if defined(COMP2)
+#define TIM_TIM1_TI2_COMP2                    0x00000100U                       /* !< TIM1_TI2 is connected to COMP2 OUT */
+#endif /* COMP2 */
+
+#define TIM_TIM1_TI3_GPIO                     0x00000000U                       /* !< TIM1_TI3 is connected to GPIO */
+#if defined(COMP3)
+#define TIM_TIM1_TI3_COMP3                    0x00010000U                       /* !< TIM1_TI3 is connected to COMP3 OUT */
+#endif /* COMP3 */
+
+#if defined(TIM2)
+#define TIM_TIM2_TI1_GPIO                     0x00000000U                       /* !< TIM2_TI1 is connected to GPIO */
+#define TIM_TIM2_TI1_COMP1                    0x00000001U                       /* !< TIM2_TI1 is connected to COMP1 OUT */
+
+#define TIM_TIM2_TI2_GPIO                     0x00000000U                       /* !< TIM2_TI2 is connected to GPIO */
+#define TIM_TIM2_TI2_COMP2                    0x00000100U                       /* !< TIM2_TI2 is connected to COMP2 OUT */
+
+#define TIM_TIM2_TI3_GPIO                     0x00000000U                       /* !< TIM2_TI3 is connected to GPIO */
+#if defined(COMP3)
+#define TIM_TIM2_TI3_COMP3                    0x00010000U                       /* !< TIM2_TI3 is connected to COMP3 OUT */
+#endif /* COMP3 */
+#endif /* TIM2 */
+
+#define TIM_TIM3_TI1_GPIO                     0x00000000U                       /* !< TIM3_TI1 is connected to GPIO */
+#if defined(COMP1)
+#define TIM_TIM3_TI1_COMP1                    0x00000001U                       /* !< TIM3_TI1 is connected to COMP1 OUT */
+#endif /* COMP1 */
+
+#define TIM_TIM3_TI2_GPIO                     0x00000000U                       /* !< TIM3_TI2 is connected to GPIO */
+#if defined(COMP2)
+#define TIM_TIM3_TI2_COMP2                    0x00000100U                       /* !< TIM3_TI2 is connected to COMP2 OUT */
+#endif /* COMP2 */
+
+#define TIM_TIM3_TI3_GPIO                     0x00000000U                       /* !< TIM3_TI3 is connected to GPIO */
+#if defined(COMP3)
+#define TIM_TIM3_TI3_COMP3                    0x00010000U                       /* !< TIM3_TI3 is connected to COMP3 OUT */
+#endif /* COMP3 */
+
+#if defined(TIM4)
+#define TIM_TIM4_TI1_GPIO                     0x00000000U                       /* !< TIM4_TI1 is connected to GPIO */
+#if defined(COMP1)
+#define TIM_TIM4_TI1_COMP1                    0x00000001U                       /* !< TIM4_TI1 is connected to COMP1 OUT */
+#endif /* COMP1 */
+
+#define TIM_TIM4_TI2_GPIO                     0x00000000U                       /* !< TIM4_TI2 is connected to GPIO */
+#if defined(COMP2)
+#define TIM_TIM4_TI2_COMP2                    0x00000100U                       /* !< TIM4_TI2 is connected to COMP2 OUT */
+#endif /* COMP2 */
+
+#define TIM_TIM4_TI3_GPIO                     0x00000000U                       /* !< TIM4_TI3 is connected to GPIO */
+#if defined(COMP3)
+#define TIM_TIM4_TI3_COMP3                    0x00010000U                       /* !< TIM4_TI3 is connected to COMP3 OUT */
+#endif /* COMP3 */
+#endif /* TIM4 */
+
+#define TIM_TIM14_TI1_GPIO                    0x00000000U                       /* !< TIM14_TI1 is connected to GPIO */
+#define TIM_TIM14_TI1_RTC                     0x00000001U                       /* !< TIM14_TI1 is connected to RTC clock */
+#define TIM_TIM14_TI1_HSE_32                  0x00000002U                       /* !< TIM14_TI1 is connected to HSE div 32 */
+#define TIM_TIM14_TI1_MCO                     0x00000003U                       /* !< TIM14_TI1 is connected to MCO */
+#if defined(RCC_MCO2_SUPPORT)
+#define TIM_TIM14_TI1_MCO2                    0x00000004U                       /* !< TIM14_TI1 is connected to MCO2 */
+#endif
+
+#if defined(TIM15)
+#define TIM_TIM15_TI1_GPIO                    0x00000000U                       /* !< TIM15_TI1 is connected to GPIO */
+#define TIM_TIM15_TI1_TIM2_CH1                0x00000001U                       /* !< TIM15_TI1 is connected to TIM2 CH1 */
+#define TIM_TIM15_TI1_TIM3_CH1                0x00000002U                       /* !< TIM15_TI1 is connected to TIM3 CH1 */
+
+#define TIM_TIM15_TI2_GPIO                    0x00000000U                       /* !< TIM15_TI2 is connected to GPIO */
+#define TIM_TIM15_TI2_TIM2_CH2                0x00000100U                       /* !< TIM15_TI2 is connected to TIM2 CH2 */
+#define TIM_TIM15_TI2_TIM3_CH2                0x00000200U                       /* !< TIM15_TI2 is connected to TIM3 CH2 */
+#endif /* TIM15 */
+
+#define TIM_TIM16_TI1_GPIO                    0x00000000U                       /* !< TIM16_TI1 is connected to GPIO */
+#define TIM_TIM16_TI1_LSI                     0x00000001U                       /* !< TIM16_TI1 is connected to LSI */
+#define TIM_TIM16_TI1_LSE                     0x00000002U                       /* !< TIM16_TI1 is connected to LSE */
+#define TIM_TIM16_TI1_RTC_WAKEUP              0x00000003U                       /* !< TIM16_TI1 is connected to TRC wakeup interrupt */
+#if defined(RCC_MCO2_SUPPORT)
+#define TIM_TIM16_TI1_MCO2                    0x00000004U                       /* !< TIM16_TI1 is connected to MCO2 */
+#endif /* RCC_MCO2_SUPPORT */
+
+#define TIM_TIM17_TI1_GPIO                    0x00000000U                       /* !< TIM17_TI1 is connected to GPIO */
+#if defined(RCC_HSI48_SUPPORT)
+#define TIM_TIM17_TI1_HSI48                   0x00000001U                       /* !< TIM17_TI1 is connected to HSI48/256 */
+#endif /* RCC_HSI48_SUPPORT */
+#define TIM_TIM17_TI1_HSE_32                  0x00000002U                       /* !< TIM17_TI1 is connected to HSE div 32 */
+#define TIM_TIM17_TI1_MCO                     0x00000003U                       /* !< TIM17_TI1 is connected to MCO */
+#if defined(RCC_MCO2_SUPPORT)
+#define TIM_TIM17_TI1_MCO2                    0x00000004U                       /* !< TIM17_TI1 is connected to MCO2 */
+#endif /* RCC_MCO2_SUPPORT */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/* End of exported constants -------------------------------------------------*/
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup TIMEx_Exported_Macros TIM Extended Exported Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+/* End of exported macro -----------------------------------------------------*/
+
+/* Private macro -------------------------------------------------------------*/
+/** @defgroup TIMEx_Private_Macros TIM Extended Private Macros
+  * @{
+  */
+#define IS_TIM_REMAP(__REMAP__) ((((__REMAP__) & 0xFFFC3FFFU) == 0x00000000U))
+
+#define IS_TIM_BREAKINPUT(__BREAKINPUT__)  (((__BREAKINPUT__) == TIM_BREAKINPUT_BRK)  || \
+                                            ((__BREAKINPUT__) == TIM_BREAKINPUT_BRK2))
+
+#if defined(COMP1) && defined(COMP2) && defined(COMP3)
+#define IS_TIM_BREAKINPUTSOURCE(__SOURCE__)  (((__SOURCE__) == TIM_BREAKINPUTSOURCE_BKIN)  || \
+                                              ((__SOURCE__) == TIM_BREAKINPUTSOURCE_COMP1) || \
+                                              ((__SOURCE__) == TIM_BREAKINPUTSOURCE_COMP2) || \
+                                              ((__SOURCE__) == TIM_BREAKINPUTSOURCE_COMP3))
+#elif defined(COMP1) && defined(COMP2)
+#define IS_TIM_BREAKINPUTSOURCE(__SOURCE__)  (((__SOURCE__) == TIM_BREAKINPUTSOURCE_BKIN)  || \
+                                              ((__SOURCE__) == TIM_BREAKINPUTSOURCE_COMP1) || \
+                                              ((__SOURCE__) == TIM_BREAKINPUTSOURCE_COMP2))
+#else
+#define IS_TIM_BREAKINPUTSOURCE(__SOURCE__)  ((__SOURCE__) == TIM_BREAKINPUTSOURCE_BKIN)
+#endif /* COMP1 && COMP2 && COMP3 */
+
+#define IS_TIM_BREAKINPUTSOURCE_STATE(__STATE__)  (((__STATE__) == TIM_BREAKINPUTSOURCE_DISABLE)  || \
+                                                   ((__STATE__) == TIM_BREAKINPUTSOURCE_ENABLE))
+
+#define IS_TIM_BREAKINPUTSOURCE_POLARITY(__POLARITY__)  (((__POLARITY__) == TIM_BREAKINPUTSOURCE_POLARITY_LOW)  || \
+                                                         ((__POLARITY__) == TIM_BREAKINPUTSOURCE_POLARITY_HIGH))
+
+#define IS_TIM_TISEL(__TISEL__) ((((__TISEL__) & 0xF0F0F0F0U) == 0x00000000U))
+
+/**
+  * @}
+  */
+/* End of private macro ------------------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup TIMEx_Exported_Functions TIM Extended Exported Functions
+  * @{
+  */
+
+/** @addtogroup TIMEx_Exported_Functions_Group1 Extended Timer Hall Sensor functions
+  *  @brief    Timer Hall Sensor functions
+  * @{
+  */
+/*  Timer Hall Sensor functions  **********************************************/
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef *sConfig);
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef *htim);
+
+void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim);
+void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef *htim);
+
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim);
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef *htim);
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim);
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef *htim);
+/* Non-Blocking mode: DMA */
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length);
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef *htim);
+/**
+  * @}
+  */
+
+/** @addtogroup TIMEx_Exported_Functions_Group2 Extended Timer Complementary Output Compare functions
+  *  @brief   Timer Complementary Output Compare functions
+  * @{
+  */
+/*  Timer Complementary Output Compare functions  *****************************/
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
+
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+
+/* Non-Blocking mode: DMA */
+HAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
+HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
+/**
+  * @}
+  */
+
+/** @addtogroup TIMEx_Exported_Functions_Group3 Extended Timer Complementary PWM functions
+  *  @brief    Timer Complementary PWM functions
+  * @{
+  */
+/*  Timer Complementary PWM functions  ****************************************/
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
+
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+/* Non-Blocking mode: DMA */
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
+/**
+  * @}
+  */
+
+/** @addtogroup TIMEx_Exported_Functions_Group4 Extended Timer Complementary One Pulse functions
+  *  @brief    Timer Complementary One Pulse functions
+  * @{
+  */
+/*  Timer Complementary One Pulse functions  **********************************/
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
+HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
+
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
+HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
+/**
+  * @}
+  */
+
+/** @addtogroup TIMEx_Exported_Functions_Group5 Extended Peripheral Control functions
+  *  @brief    Peripheral Control functions
+  * @{
+  */
+/* Extended Control functions  ************************************************/
+HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
+                                              uint32_t  CommutationSource);
+HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_IT(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
+                                                 uint32_t  CommutationSource);
+HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_DMA(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
+                                                  uint32_t  CommutationSource);
+HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
+                                                        TIM_MasterConfigTypeDef *sMasterConfig);
+HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
+                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig);
+HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim, uint32_t BreakInput,
+                                             TIMEx_BreakInputConfigTypeDef *sBreakInputConfig);
+HAL_StatusTypeDef HAL_TIMEx_GroupChannel5(TIM_HandleTypeDef *htim, uint32_t Channels);
+HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap);
+HAL_StatusTypeDef  HAL_TIMEx_TISelection(TIM_HandleTypeDef *htim, uint32_t TISelection, uint32_t Channel);
+
+HAL_StatusTypeDef HAL_TIMEx_DisarmBreakInput(TIM_HandleTypeDef *htim, uint32_t BreakInput);
+HAL_StatusTypeDef HAL_TIMEx_ReArmBreakInput(TIM_HandleTypeDef *htim, uint32_t BreakInput);
+/**
+  * @}
+  */
+
+/** @addtogroup TIMEx_Exported_Functions_Group6 Extended Callbacks functions
+  * @brief    Extended Callbacks functions
+  * @{
+  */
+/* Extended Callback **********************************************************/
+void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim);
+void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim);
+void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim);
+void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim);
+/**
+  * @}
+  */
+
+/** @addtogroup TIMEx_Exported_Functions_Group7 Extended Peripheral State functions
+  * @brief    Extended Peripheral State functions
+  * @{
+  */
+/* Extended Peripheral State functions  ***************************************/
+HAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(TIM_HandleTypeDef *htim);
+HAL_TIM_ChannelStateTypeDef HAL_TIMEx_GetChannelNState(TIM_HandleTypeDef *htim,  uint32_t ChannelN);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/* End of exported functions -------------------------------------------------*/
+
+/* Private functions----------------------------------------------------------*/
+/** @addtogroup TIMEx_Private_Functions TIMEx Private Functions
+  * @{
+  */
+void TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma);
+void TIMEx_DMACommutationHalfCplt(DMA_HandleTypeDef *hdma);
+/**
+  * @}
+  */
+/* End of private functions --------------------------------------------------*/
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+
+#endif /* STM32G0xx_HAL_TIM_EX_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h
new file mode 100644
index 0000000..1bb4027
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h
@@ -0,0 +1,1724 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_uart.h
+  * @author  MCD Application Team
+  * @brief   Header file of UART HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_UART_H
+#define STM32G0xx_HAL_UART_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup UART
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup UART_Exported_Types UART Exported Types
+  * @{
+  */
+
+/**
+  * @brief UART Init Structure definition
+  */
+typedef struct
+{
+  uint32_t BaudRate;                /*!< This member configures the UART communication baud rate.
+                                         The baud rate register is computed using the following formula:
+                                         LPUART:
+                                         =======
+                                         Baud Rate Register = ((256 * lpuart_ker_ckpres) / ((huart->Init.BaudRate)))
+                                         where lpuart_ker_ck_pres is the UART input clock divided by a prescaler
+                                         UART:
+                                         =====
+                                         - If oversampling is 16 or in LIN mode,
+                                            Baud Rate Register = ((uart_ker_ckpres) / ((huart->Init.BaudRate)))
+                                         - If oversampling is 8,
+                                            Baud Rate Register[15:4] = ((2 * uart_ker_ckpres) /
+                                            ((huart->Init.BaudRate)))[15:4]
+                                            Baud Rate Register[3] =  0
+                                            Baud Rate Register[2:0] =  (((2 * uart_ker_ckpres) /
+                                            ((huart->Init.BaudRate)))[3:0]) >> 1
+                                         where uart_ker_ck_pres is the UART input clock divided by a prescaler */
+
+  uint32_t WordLength;              /*!< Specifies the number of data bits transmitted or received in a frame.
+                                         This parameter can be a value of @ref UARTEx_Word_Length. */
+
+  uint32_t StopBits;                /*!< Specifies the number of stop bits transmitted.
+                                         This parameter can be a value of @ref UART_Stop_Bits. */
+
+  uint32_t Parity;                  /*!< Specifies the parity mode.
+                                         This parameter can be a value of @ref UART_Parity
+                                         @note When parity is enabled, the computed parity is inserted
+                                               at the MSB position of the transmitted data (9th bit when
+                                               the word length is set to 9 data bits; 8th bit when the
+                                               word length is set to 8 data bits). */
+
+  uint32_t Mode;                    /*!< Specifies whether the Receive or Transmit mode is enabled or disabled.
+                                         This parameter can be a value of @ref UART_Mode. */
+
+  uint32_t HwFlowCtl;               /*!< Specifies whether the hardware flow control mode is enabled
+                                         or disabled.
+                                         This parameter can be a value of @ref UART_Hardware_Flow_Control. */
+
+  uint32_t OverSampling;            /*!< Specifies whether the Over sampling 8 is enabled or disabled,
+                                         to achieve higher speed (up to f_PCLK/8).
+                                         This parameter can be a value of @ref UART_Over_Sampling. */
+
+  uint32_t OneBitSampling;          /*!< Specifies whether a single sample or three samples' majority vote is selected.
+                                         Selecting the single sample method increases the receiver tolerance to clock
+                                         deviations. This parameter can be a value of @ref UART_OneBit_Sampling. */
+
+  uint32_t ClockPrescaler;          /*!< Specifies the prescaler value used to divide the UART clock source.
+                                         This parameter can be a value of @ref UART_ClockPrescaler. */
+
+} UART_InitTypeDef;
+
+/**
+  * @brief  UART Advanced Features initialization structure definition
+  */
+typedef struct
+{
+  uint32_t AdvFeatureInit;        /*!< Specifies which advanced UART features is initialized. Several
+                                       Advanced Features may be initialized at the same time .
+                                       This parameter can be a value of
+                                       @ref UART_Advanced_Features_Initialization_Type. */
+
+  uint32_t TxPinLevelInvert;      /*!< Specifies whether the TX pin active level is inverted.
+                                       This parameter can be a value of @ref UART_Tx_Inv. */
+
+  uint32_t RxPinLevelInvert;      /*!< Specifies whether the RX pin active level is inverted.
+                                       This parameter can be a value of @ref UART_Rx_Inv. */
+
+  uint32_t DataInvert;            /*!< Specifies whether data are inverted (positive/direct logic
+                                       vs negative/inverted logic).
+                                       This parameter can be a value of @ref UART_Data_Inv. */
+
+  uint32_t Swap;                  /*!< Specifies whether TX and RX pins are swapped.
+                                       This parameter can be a value of @ref UART_Rx_Tx_Swap. */
+
+  uint32_t OverrunDisable;        /*!< Specifies whether the reception overrun detection is disabled.
+                                       This parameter can be a value of @ref UART_Overrun_Disable. */
+
+  uint32_t DMADisableonRxError;   /*!< Specifies whether the DMA is disabled in case of reception error.
+                                       This parameter can be a value of @ref UART_DMA_Disable_on_Rx_Error. */
+
+  uint32_t AutoBaudRateEnable;    /*!< Specifies whether auto Baud rate detection is enabled.
+                                       This parameter can be a value of @ref UART_AutoBaudRate_Enable. */
+
+  uint32_t AutoBaudRateMode;      /*!< If auto Baud rate detection is enabled, specifies how the rate
+                                       detection is carried out.
+                                       This parameter can be a value of @ref UART_AutoBaud_Rate_Mode. */
+
+  uint32_t MSBFirst;              /*!< Specifies whether MSB is sent first on UART line.
+                                       This parameter can be a value of @ref UART_MSB_First. */
+} UART_AdvFeatureInitTypeDef;
+
+/**
+  * @brief HAL UART State definition
+  * @note  HAL UART State value is a combination of 2 different substates:
+  *        gState and RxState (see @ref UART_State_Definition).
+  *        - gState contains UART state information related to global Handle management
+  *          and also information related to Tx operations.
+  *          gState value coding follow below described bitmap :
+  *          b7-b6  Error information
+  *             00 : No Error
+  *             01 : (Not Used)
+  *             10 : Timeout
+  *             11 : Error
+  *          b5     Peripheral initialization status
+  *             0  : Reset (Peripheral not initialized)
+  *             1  : Init done (Peripheral initialized. HAL UART Init function already called)
+  *          b4-b3  (not used)
+  *             xx : Should be set to 00
+  *          b2     Intrinsic process state
+  *             0  : Ready
+  *             1  : Busy (Peripheral busy with some configuration or internal operations)
+  *          b1     (not used)
+  *             x  : Should be set to 0
+  *          b0     Tx state
+  *             0  : Ready (no Tx operation ongoing)
+  *             1  : Busy (Tx operation ongoing)
+  *        - RxState contains information related to Rx operations.
+  *          RxState value coding follow below described bitmap :
+  *          b7-b6  (not used)
+  *             xx : Should be set to 00
+  *          b5     Peripheral initialization status
+  *             0  : Reset (Peripheral not initialized)
+  *             1  : Init done (Peripheral initialized)
+  *          b4-b2  (not used)
+  *            xxx : Should be set to 000
+  *          b1     Rx state
+  *             0  : Ready (no Rx operation ongoing)
+  *             1  : Busy (Rx operation ongoing)
+  *          b0     (not used)
+  *             x  : Should be set to 0.
+  */
+typedef uint32_t HAL_UART_StateTypeDef;
+
+/**
+  * @brief UART clock sources definition
+  */
+typedef enum
+{
+  UART_CLOCKSOURCE_PCLK1      = 0x00U,    /*!< PCLK1 clock source  */
+  UART_CLOCKSOURCE_HSI        = 0x02U,    /*!< HSI clock source    */
+  UART_CLOCKSOURCE_SYSCLK     = 0x04U,    /*!< SYSCLK clock source */
+  UART_CLOCKSOURCE_LSE        = 0x08U,    /*!< LSE clock source       */
+  UART_CLOCKSOURCE_UNDEFINED  = 0x10U     /*!< Undefined clock source */
+} UART_ClockSourceTypeDef;
+
+/**
+  * @brief HAL UART Reception type definition
+  * @note  HAL UART Reception type value aims to identify which type of Reception is ongoing.
+  *        It is expected to admit following values :
+  *           HAL_UART_RECEPTION_STANDARD         = 0x00U,
+  *           HAL_UART_RECEPTION_TOIDLE           = 0x01U,
+  *           HAL_UART_RECEPTION_TORTO            = 0x02U,
+  *           HAL_UART_RECEPTION_TOCHARMATCH      = 0x03U,
+  */
+typedef uint32_t HAL_UART_RxTypeTypeDef;
+
+/**
+  * @brief  UART handle Structure definition
+  */
+typedef struct __UART_HandleTypeDef
+{
+  USART_TypeDef            *Instance;                /*!< UART registers base address        */
+
+  UART_InitTypeDef         Init;                     /*!< UART communication parameters      */
+
+  UART_AdvFeatureInitTypeDef AdvancedInit;           /*!< UART Advanced Features initialization parameters */
+
+  uint8_t                  *pTxBuffPtr;              /*!< Pointer to UART Tx transfer Buffer */
+
+  uint16_t                 TxXferSize;               /*!< UART Tx Transfer size              */
+
+  __IO uint16_t            TxXferCount;              /*!< UART Tx Transfer Counter           */
+
+  uint8_t                  *pRxBuffPtr;              /*!< Pointer to UART Rx transfer Buffer */
+
+  uint16_t                 RxXferSize;               /*!< UART Rx Transfer size              */
+
+  __IO uint16_t            RxXferCount;              /*!< UART Rx Transfer Counter           */
+
+  uint16_t                 Mask;                     /*!< UART Rx RDR register mask          */
+
+  uint32_t                 FifoMode;                 /*!< Specifies if the FIFO mode is being used.
+                                                          This parameter can be a value of @ref UARTEx_FIFO_mode. */
+
+  uint16_t                 NbRxDataToProcess;        /*!< Number of data to process during RX ISR execution */
+
+  uint16_t                 NbTxDataToProcess;        /*!< Number of data to process during TX ISR execution */
+
+  __IO HAL_UART_RxTypeTypeDef ReceptionType;         /*!< Type of ongoing reception          */
+
+  void (*RxISR)(struct __UART_HandleTypeDef *huart); /*!< Function pointer on Rx IRQ handler */
+
+  void (*TxISR)(struct __UART_HandleTypeDef *huart); /*!< Function pointer on Tx IRQ handler */
+
+  DMA_HandleTypeDef        *hdmatx;                  /*!< UART Tx DMA Handle parameters      */
+
+  DMA_HandleTypeDef        *hdmarx;                  /*!< UART Rx DMA Handle parameters      */
+
+  HAL_LockTypeDef           Lock;                    /*!< Locking object                     */
+
+  __IO HAL_UART_StateTypeDef    gState;              /*!< UART state information related to global Handle management
+                                                          and also related to Tx operations. This parameter
+                                                          can be a value of @ref HAL_UART_StateTypeDef */
+
+  __IO HAL_UART_StateTypeDef    RxState;             /*!< UART state information related to Rx operations. This
+                                                          parameter can be a value of @ref HAL_UART_StateTypeDef */
+
+  __IO uint32_t                 ErrorCode;           /*!< UART Error code                    */
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+  void (* TxHalfCpltCallback)(struct __UART_HandleTypeDef *huart);        /*!< UART Tx Half Complete Callback        */
+  void (* TxCpltCallback)(struct __UART_HandleTypeDef *huart);            /*!< UART Tx Complete Callback             */
+  void (* RxHalfCpltCallback)(struct __UART_HandleTypeDef *huart);        /*!< UART Rx Half Complete Callback        */
+  void (* RxCpltCallback)(struct __UART_HandleTypeDef *huart);            /*!< UART Rx Complete Callback             */
+  void (* ErrorCallback)(struct __UART_HandleTypeDef *huart);             /*!< UART Error Callback                   */
+  void (* AbortCpltCallback)(struct __UART_HandleTypeDef *huart);         /*!< UART Abort Complete Callback          */
+  void (* AbortTransmitCpltCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Abort Transmit Complete Callback */
+  void (* AbortReceiveCpltCallback)(struct __UART_HandleTypeDef *huart);  /*!< UART Abort Receive Complete Callback  */
+  void (* WakeupCallback)(struct __UART_HandleTypeDef *huart);            /*!< UART Wakeup Callback                  */
+  void (* RxFifoFullCallback)(struct __UART_HandleTypeDef *huart);        /*!< UART Rx Fifo Full Callback            */
+  void (* TxFifoEmptyCallback)(struct __UART_HandleTypeDef *huart);       /*!< UART Tx Fifo Empty Callback           */
+  void (* RxEventCallback)(struct __UART_HandleTypeDef *huart, uint16_t Pos); /*!< UART Reception Event Callback     */
+
+  void (* MspInitCallback)(struct __UART_HandleTypeDef *huart);           /*!< UART Msp Init callback                */
+  void (* MspDeInitCallback)(struct __UART_HandleTypeDef *huart);         /*!< UART Msp DeInit callback              */
+#endif  /* USE_HAL_UART_REGISTER_CALLBACKS */
+
+} UART_HandleTypeDef;
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  HAL UART Callback ID enumeration definition
+  */
+typedef enum
+{
+  HAL_UART_TX_HALFCOMPLETE_CB_ID         = 0x00U,    /*!< UART Tx Half Complete Callback ID        */
+  HAL_UART_TX_COMPLETE_CB_ID             = 0x01U,    /*!< UART Tx Complete Callback ID             */
+  HAL_UART_RX_HALFCOMPLETE_CB_ID         = 0x02U,    /*!< UART Rx Half Complete Callback ID        */
+  HAL_UART_RX_COMPLETE_CB_ID             = 0x03U,    /*!< UART Rx Complete Callback ID             */
+  HAL_UART_ERROR_CB_ID                   = 0x04U,    /*!< UART Error Callback ID                   */
+  HAL_UART_ABORT_COMPLETE_CB_ID          = 0x05U,    /*!< UART Abort Complete Callback ID          */
+  HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID = 0x06U,    /*!< UART Abort Transmit Complete Callback ID */
+  HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID  = 0x07U,    /*!< UART Abort Receive Complete Callback ID  */
+  HAL_UART_WAKEUP_CB_ID                  = 0x08U,    /*!< UART Wakeup Callback ID                  */
+  HAL_UART_RX_FIFO_FULL_CB_ID            = 0x09U,    /*!< UART Rx Fifo Full Callback ID            */
+  HAL_UART_TX_FIFO_EMPTY_CB_ID           = 0x0AU,    /*!< UART Tx Fifo Empty Callback ID           */
+
+  HAL_UART_MSPINIT_CB_ID                 = 0x0BU,    /*!< UART MspInit callback ID                 */
+  HAL_UART_MSPDEINIT_CB_ID               = 0x0CU     /*!< UART MspDeInit callback ID               */
+
+} HAL_UART_CallbackIDTypeDef;
+
+/**
+  * @brief  HAL UART Callback pointer definition
+  */
+typedef  void (*pUART_CallbackTypeDef)(UART_HandleTypeDef *huart); /*!< pointer to an UART callback function */
+typedef  void (*pUART_RxEventCallbackTypeDef)
+(struct __UART_HandleTypeDef *huart, uint16_t Pos); /*!< pointer to a UART Rx Event specific callback function */
+
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup UART_Exported_Constants UART Exported Constants
+  * @{
+  */
+
+/** @defgroup UART_State_Definition UART State Code Definition
+  * @{
+  */
+#define  HAL_UART_STATE_RESET         0x00000000U    /*!< Peripheral is not initialized
+                                                          Value is allowed for gState and RxState */
+#define  HAL_UART_STATE_READY         0x00000020U    /*!< Peripheral Initialized and ready for use
+                                                          Value is allowed for gState and RxState */
+#define  HAL_UART_STATE_BUSY          0x00000024U    /*!< an internal process is ongoing
+                                                          Value is allowed for gState only */
+#define  HAL_UART_STATE_BUSY_TX       0x00000021U    /*!< Data Transmission process is ongoing
+                                                          Value is allowed for gState only */
+#define  HAL_UART_STATE_BUSY_RX       0x00000022U    /*!< Data Reception process is ongoing
+                                                          Value is allowed for RxState only */
+#define  HAL_UART_STATE_BUSY_TX_RX    0x00000023U    /*!< Data Transmission and Reception process is ongoing
+                                                          Not to be used for neither gState nor RxState.Value is result
+                                                          of combination (Or) between gState and RxState values */
+#define  HAL_UART_STATE_TIMEOUT       0x000000A0U    /*!< Timeout state
+                                                          Value is allowed for gState only */
+#define  HAL_UART_STATE_ERROR         0x000000E0U    /*!< Error
+                                                          Value is allowed for gState only */
+/**
+  * @}
+  */
+
+/** @defgroup UART_Error_Definition   UART Error Definition
+  * @{
+  */
+#define  HAL_UART_ERROR_NONE             (0x00000000U)    /*!< No error                */
+#define  HAL_UART_ERROR_PE               (0x00000001U)    /*!< Parity error            */
+#define  HAL_UART_ERROR_NE               (0x00000002U)    /*!< Noise error             */
+#define  HAL_UART_ERROR_FE               (0x00000004U)    /*!< Frame error             */
+#define  HAL_UART_ERROR_ORE              (0x00000008U)    /*!< Overrun error           */
+#define  HAL_UART_ERROR_DMA              (0x00000010U)    /*!< DMA transfer error      */
+#define  HAL_UART_ERROR_RTO              (0x00000020U)    /*!< Receiver Timeout error  */
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+#define  HAL_UART_ERROR_INVALID_CALLBACK (0x00000040U)    /*!< Invalid Callback error  */
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/** @defgroup UART_Stop_Bits   UART Number of Stop Bits
+  * @{
+  */
+#define UART_STOPBITS_0_5                    USART_CR2_STOP_0                     /*!< UART frame with 0.5 stop bit  */
+#define UART_STOPBITS_1                     0x00000000U                           /*!< UART frame with 1 stop bit    */
+#define UART_STOPBITS_1_5                   (USART_CR2_STOP_0 | USART_CR2_STOP_1) /*!< UART frame with 1.5 stop bits */
+#define UART_STOPBITS_2                      USART_CR2_STOP_1                     /*!< UART frame with 2 stop bits   */
+/**
+  * @}
+  */
+
+/** @defgroup UART_Parity  UART Parity
+  * @{
+  */
+#define UART_PARITY_NONE                    0x00000000U                        /*!< No parity   */
+#define UART_PARITY_EVEN                    USART_CR1_PCE                      /*!< Even parity */
+#define UART_PARITY_ODD                     (USART_CR1_PCE | USART_CR1_PS)     /*!< Odd parity  */
+/**
+  * @}
+  */
+
+/** @defgroup UART_Hardware_Flow_Control UART Hardware Flow Control
+  * @{
+  */
+#define UART_HWCONTROL_NONE                  0x00000000U                          /*!< No hardware control       */
+#define UART_HWCONTROL_RTS                   USART_CR3_RTSE                       /*!< Request To Send           */
+#define UART_HWCONTROL_CTS                   USART_CR3_CTSE                       /*!< Clear To Send             */
+#define UART_HWCONTROL_RTS_CTS               (USART_CR3_RTSE | USART_CR3_CTSE)    /*!< Request and Clear To Send */
+/**
+  * @}
+  */
+
+/** @defgroup UART_Mode UART Transfer Mode
+  * @{
+  */
+#define UART_MODE_RX                        USART_CR1_RE                    /*!< RX mode        */
+#define UART_MODE_TX                        USART_CR1_TE                    /*!< TX mode        */
+#define UART_MODE_TX_RX                     (USART_CR1_TE |USART_CR1_RE)    /*!< RX and TX mode */
+/**
+  * @}
+  */
+
+/** @defgroup UART_State  UART State
+  * @{
+  */
+#define UART_STATE_DISABLE                  0x00000000U         /*!< UART disabled  */
+#define UART_STATE_ENABLE                   USART_CR1_UE        /*!< UART enabled   */
+/**
+  * @}
+  */
+
+/** @defgroup UART_Over_Sampling UART Over Sampling
+  * @{
+  */
+#define UART_OVERSAMPLING_16                0x00000000U         /*!< Oversampling by 16 */
+#define UART_OVERSAMPLING_8                 USART_CR1_OVER8     /*!< Oversampling by 8  */
+/**
+  * @}
+  */
+
+/** @defgroup UART_OneBit_Sampling UART One Bit Sampling Method
+  * @{
+  */
+#define UART_ONE_BIT_SAMPLE_DISABLE         0x00000000U         /*!< One-bit sampling disable */
+#define UART_ONE_BIT_SAMPLE_ENABLE          USART_CR3_ONEBIT    /*!< One-bit sampling enable  */
+/**
+  * @}
+  */
+
+/** @defgroup UART_ClockPrescaler  UART Clock Prescaler
+  * @{
+  */
+#define UART_PRESCALER_DIV1    0x00000000U  /*!< fclk_pres = fclk     */
+#define UART_PRESCALER_DIV2    0x00000001U  /*!< fclk_pres = fclk/2   */
+#define UART_PRESCALER_DIV4    0x00000002U  /*!< fclk_pres = fclk/4   */
+#define UART_PRESCALER_DIV6    0x00000003U  /*!< fclk_pres = fclk/6   */
+#define UART_PRESCALER_DIV8    0x00000004U  /*!< fclk_pres = fclk/8   */
+#define UART_PRESCALER_DIV10   0x00000005U  /*!< fclk_pres = fclk/10  */
+#define UART_PRESCALER_DIV12   0x00000006U  /*!< fclk_pres = fclk/12  */
+#define UART_PRESCALER_DIV16   0x00000007U  /*!< fclk_pres = fclk/16  */
+#define UART_PRESCALER_DIV32   0x00000008U  /*!< fclk_pres = fclk/32  */
+#define UART_PRESCALER_DIV64   0x00000009U  /*!< fclk_pres = fclk/64  */
+#define UART_PRESCALER_DIV128  0x0000000AU  /*!< fclk_pres = fclk/128 */
+#define UART_PRESCALER_DIV256  0x0000000BU  /*!< fclk_pres = fclk/256 */
+/**
+  * @}
+  */
+
+/** @defgroup UART_AutoBaud_Rate_Mode    UART Advanced Feature AutoBaud Rate Mode
+  * @{
+  */
+#define UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT    0x00000000U           /*!< Auto Baud rate detection
+                                                                              on start bit              */
+#define UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE USART_CR2_ABRMODE_0   /*!< Auto Baud rate detection
+                                                                              on falling edge           */
+#define UART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME   USART_CR2_ABRMODE_1   /*!< Auto Baud rate detection
+                                                                              on 0x7F frame detection   */
+#define UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME   USART_CR2_ABRMODE     /*!< Auto Baud rate detection
+                                                                              on 0x55 frame detection   */
+/**
+  * @}
+  */
+
+/** @defgroup UART_Receiver_Timeout UART Receiver Timeout
+  * @{
+  */
+#define UART_RECEIVER_TIMEOUT_DISABLE       0x00000000U                /*!< UART Receiver Timeout disable */
+#define UART_RECEIVER_TIMEOUT_ENABLE        USART_CR2_RTOEN            /*!< UART Receiver Timeout enable  */
+/**
+  * @}
+  */
+
+/** @defgroup UART_LIN    UART Local Interconnection Network mode
+  * @{
+  */
+#define UART_LIN_DISABLE                    0x00000000U                /*!< Local Interconnect Network disable */
+#define UART_LIN_ENABLE                     USART_CR2_LINEN            /*!< Local Interconnect Network enable  */
+/**
+  * @}
+  */
+
+/** @defgroup UART_LIN_Break_Detection  UART LIN Break Detection
+  * @{
+  */
+#define UART_LINBREAKDETECTLENGTH_10B       0x00000000U                /*!< LIN 10-bit break detection length */
+#define UART_LINBREAKDETECTLENGTH_11B       USART_CR2_LBDL             /*!< LIN 11-bit break detection length  */
+/**
+  * @}
+  */
+
+/** @defgroup UART_DMA_Tx    UART DMA Tx
+  * @{
+  */
+#define UART_DMA_TX_DISABLE                 0x00000000U                /*!< UART DMA TX disabled */
+#define UART_DMA_TX_ENABLE                  USART_CR3_DMAT             /*!< UART DMA TX enabled  */
+/**
+  * @}
+  */
+
+/** @defgroup UART_DMA_Rx   UART DMA Rx
+  * @{
+  */
+#define UART_DMA_RX_DISABLE                 0x00000000U                 /*!< UART DMA RX disabled */
+#define UART_DMA_RX_ENABLE                  USART_CR3_DMAR              /*!< UART DMA RX enabled  */
+/**
+  * @}
+  */
+
+/** @defgroup UART_Half_Duplex_Selection  UART Half Duplex Selection
+  * @{
+  */
+#define UART_HALF_DUPLEX_DISABLE            0x00000000U                 /*!< UART half-duplex disabled */
+#define UART_HALF_DUPLEX_ENABLE             USART_CR3_HDSEL             /*!< UART half-duplex enabled  */
+/**
+  * @}
+  */
+
+/** @defgroup UART_WakeUp_Methods   UART WakeUp Methods
+  * @{
+  */
+#define UART_WAKEUPMETHOD_IDLELINE          0x00000000U                 /*!< UART wake-up on idle line    */
+#define UART_WAKEUPMETHOD_ADDRESSMARK       USART_CR1_WAKE              /*!< UART wake-up on address mark */
+/**
+  * @}
+  */
+
+/** @defgroup UART_Request_Parameters UART Request Parameters
+  * @{
+  */
+#define UART_AUTOBAUD_REQUEST               USART_RQR_ABRRQ        /*!< Auto-Baud Rate Request      */
+#define UART_SENDBREAK_REQUEST              USART_RQR_SBKRQ        /*!< Send Break Request          */
+#define UART_MUTE_MODE_REQUEST              USART_RQR_MMRQ         /*!< Mute Mode Request           */
+#define UART_RXDATA_FLUSH_REQUEST           USART_RQR_RXFRQ        /*!< Receive Data flush Request  */
+#define UART_TXDATA_FLUSH_REQUEST           USART_RQR_TXFRQ        /*!< Transmit data flush Request */
+/**
+  * @}
+  */
+
+/** @defgroup UART_Advanced_Features_Initialization_Type  UART Advanced Feature Initialization Type
+  * @{
+  */
+#define UART_ADVFEATURE_NO_INIT                 0x00000000U          /*!< No advanced feature initialization       */
+#define UART_ADVFEATURE_TXINVERT_INIT           0x00000001U          /*!< TX pin active level inversion            */
+#define UART_ADVFEATURE_RXINVERT_INIT           0x00000002U          /*!< RX pin active level inversion            */
+#define UART_ADVFEATURE_DATAINVERT_INIT         0x00000004U          /*!< Binary data inversion                    */
+#define UART_ADVFEATURE_SWAP_INIT               0x00000008U          /*!< TX/RX pins swap                          */
+#define UART_ADVFEATURE_RXOVERRUNDISABLE_INIT   0x00000010U          /*!< RX overrun disable                       */
+#define UART_ADVFEATURE_DMADISABLEONERROR_INIT  0x00000020U          /*!< DMA disable on Reception Error           */
+#define UART_ADVFEATURE_AUTOBAUDRATE_INIT       0x00000040U          /*!< Auto Baud rate detection initialization  */
+#define UART_ADVFEATURE_MSBFIRST_INIT           0x00000080U          /*!< Most significant bit sent/received first */
+/**
+  * @}
+  */
+
+/** @defgroup UART_Tx_Inv UART Advanced Feature TX Pin Active Level Inversion
+  * @{
+  */
+#define UART_ADVFEATURE_TXINV_DISABLE       0x00000000U             /*!< TX pin active level inversion disable */
+#define UART_ADVFEATURE_TXINV_ENABLE        USART_CR2_TXINV         /*!< TX pin active level inversion enable  */
+/**
+  * @}
+  */
+
+/** @defgroup UART_Rx_Inv UART Advanced Feature RX Pin Active Level Inversion
+  * @{
+  */
+#define UART_ADVFEATURE_RXINV_DISABLE       0x00000000U             /*!< RX pin active level inversion disable */
+#define UART_ADVFEATURE_RXINV_ENABLE        USART_CR2_RXINV         /*!< RX pin active level inversion enable  */
+/**
+  * @}
+  */
+
+/** @defgroup UART_Data_Inv  UART Advanced Feature Binary Data Inversion
+  * @{
+  */
+#define UART_ADVFEATURE_DATAINV_DISABLE     0x00000000U             /*!< Binary data inversion disable */
+#define UART_ADVFEATURE_DATAINV_ENABLE      USART_CR2_DATAINV       /*!< Binary data inversion enable  */
+/**
+  * @}
+  */
+
+/** @defgroup UART_Rx_Tx_Swap UART Advanced Feature RX TX Pins Swap
+  * @{
+  */
+#define UART_ADVFEATURE_SWAP_DISABLE        0x00000000U             /*!< TX/RX pins swap disable */
+#define UART_ADVFEATURE_SWAP_ENABLE         USART_CR2_SWAP          /*!< TX/RX pins swap enable  */
+/**
+  * @}
+  */
+
+/** @defgroup UART_Overrun_Disable  UART Advanced Feature Overrun Disable
+  * @{
+  */
+#define UART_ADVFEATURE_OVERRUN_ENABLE      0x00000000U             /*!< RX overrun enable  */
+#define UART_ADVFEATURE_OVERRUN_DISABLE     USART_CR3_OVRDIS        /*!< RX overrun disable */
+/**
+  * @}
+  */
+
+/** @defgroup UART_AutoBaudRate_Enable  UART Advanced Feature Auto BaudRate Enable
+  * @{
+  */
+#define UART_ADVFEATURE_AUTOBAUDRATE_DISABLE   0x00000000U          /*!< RX Auto Baud rate detection enable  */
+#define UART_ADVFEATURE_AUTOBAUDRATE_ENABLE    USART_CR2_ABREN      /*!< RX Auto Baud rate detection disable */
+/**
+  * @}
+  */
+
+/** @defgroup UART_DMA_Disable_on_Rx_Error   UART Advanced Feature DMA Disable On Rx Error
+  * @{
+  */
+#define UART_ADVFEATURE_DMA_ENABLEONRXERROR    0x00000000U          /*!< DMA enable on Reception Error  */
+#define UART_ADVFEATURE_DMA_DISABLEONRXERROR   USART_CR3_DDRE       /*!< DMA disable on Reception Error */
+/**
+  * @}
+  */
+
+/** @defgroup UART_MSB_First   UART Advanced Feature MSB First
+  * @{
+  */
+#define UART_ADVFEATURE_MSBFIRST_DISABLE    0x00000000U             /*!< Most significant bit sent/received
+                                                                         first disable                      */
+#define UART_ADVFEATURE_MSBFIRST_ENABLE     USART_CR2_MSBFIRST      /*!< Most significant bit sent/received
+                                                                         first enable                       */
+/**
+  * @}
+  */
+
+/** @defgroup UART_Stop_Mode_Enable   UART Advanced Feature Stop Mode Enable
+  * @{
+  */
+#define UART_ADVFEATURE_STOPMODE_DISABLE    0x00000000U             /*!< UART stop mode disable */
+#define UART_ADVFEATURE_STOPMODE_ENABLE     USART_CR1_UESM          /*!< UART stop mode enable  */
+/**
+  * @}
+  */
+
+/** @defgroup UART_Mute_Mode   UART Advanced Feature Mute Mode Enable
+  * @{
+  */
+#define UART_ADVFEATURE_MUTEMODE_DISABLE    0x00000000U             /*!< UART mute mode disable */
+#define UART_ADVFEATURE_MUTEMODE_ENABLE     USART_CR1_MME           /*!< UART mute mode enable  */
+/**
+  * @}
+  */
+
+/** @defgroup UART_CR2_ADDRESS_LSB_POS    UART Address-matching LSB Position In CR2 Register
+  * @{
+  */
+#define UART_CR2_ADDRESS_LSB_POS             24U             /*!< UART address-matching LSB position in CR2 register */
+/**
+  * @}
+  */
+
+/** @defgroup UART_WakeUp_from_Stop_Selection   UART WakeUp From Stop Selection
+  * @{
+  */
+#define UART_WAKEUP_ON_ADDRESS              0x00000000U             /*!< UART wake-up on address                     */
+#define UART_WAKEUP_ON_STARTBIT             USART_CR3_WUS_1         /*!< UART wake-up on start bit                   */
+#define UART_WAKEUP_ON_READDATA_NONEMPTY    USART_CR3_WUS           /*!< UART wake-up on receive data register
+                                                                         not empty or RXFIFO is not empty            */
+/**
+  * @}
+  */
+
+/** @defgroup UART_DriverEnable_Polarity      UART DriverEnable Polarity
+  * @{
+  */
+#define UART_DE_POLARITY_HIGH               0x00000000U             /*!< Driver enable signal is active high */
+#define UART_DE_POLARITY_LOW                USART_CR3_DEP           /*!< Driver enable signal is active low  */
+/**
+  * @}
+  */
+
+/** @defgroup UART_CR1_DEAT_ADDRESS_LSB_POS    UART Driver Enable Assertion Time LSB Position In CR1 Register
+  * @{
+  */
+#define UART_CR1_DEAT_ADDRESS_LSB_POS       21U      /*!< UART Driver Enable assertion time LSB
+                                                          position in CR1 register */
+/**
+  * @}
+  */
+
+/** @defgroup UART_CR1_DEDT_ADDRESS_LSB_POS    UART Driver Enable DeAssertion Time LSB Position In CR1 Register
+  * @{
+  */
+#define UART_CR1_DEDT_ADDRESS_LSB_POS       16U      /*!< UART Driver Enable de-assertion time LSB
+                                                          position in CR1 register */
+/**
+  * @}
+  */
+
+/** @defgroup UART_Interruption_Mask    UART Interruptions Flag Mask
+  * @{
+  */
+#define UART_IT_MASK                        0x001FU  /*!< UART interruptions flags mask */
+/**
+  * @}
+  */
+
+/** @defgroup UART_TimeOut_Value    UART polling-based communications time-out value
+  * @{
+  */
+#define HAL_UART_TIMEOUT_VALUE              0x1FFFFFFU  /*!< UART polling-based communications time-out value */
+/**
+  * @}
+  */
+
+/** @defgroup UART_Flags     UART Status Flags
+  *        Elements values convention: 0xXXXX
+  *           - 0xXXXX  : Flag mask in the ISR register
+  * @{
+  */
+#define UART_FLAG_TXFT                      USART_ISR_TXFT          /*!< UART TXFIFO threshold flag                */
+#define UART_FLAG_RXFT                      USART_ISR_RXFT          /*!< UART RXFIFO threshold flag                */
+#define UART_FLAG_RXFF                      USART_ISR_RXFF          /*!< UART RXFIFO Full flag                     */
+#define UART_FLAG_TXFE                      USART_ISR_TXFE          /*!< UART TXFIFO Empty flag                    */
+#define UART_FLAG_REACK                     USART_ISR_REACK         /*!< UART receive enable acknowledge flag      */
+#define UART_FLAG_TEACK                     USART_ISR_TEACK         /*!< UART transmit enable acknowledge flag     */
+#define UART_FLAG_WUF                       USART_ISR_WUF           /*!< UART wake-up from stop mode flag          */
+#define UART_FLAG_RWU                       USART_ISR_RWU           /*!< UART receiver wake-up from mute mode flag */
+#define UART_FLAG_SBKF                      USART_ISR_SBKF          /*!< UART send break flag                      */
+#define UART_FLAG_CMF                       USART_ISR_CMF           /*!< UART character match flag                 */
+#define UART_FLAG_BUSY                      USART_ISR_BUSY          /*!< UART busy flag                            */
+#define UART_FLAG_ABRF                      USART_ISR_ABRF          /*!< UART auto Baud rate flag                  */
+#define UART_FLAG_ABRE                      USART_ISR_ABRE          /*!< UART auto Baud rate error                 */
+#define UART_FLAG_RTOF                      USART_ISR_RTOF          /*!< UART receiver timeout flag                */
+#define UART_FLAG_CTS                       USART_ISR_CTS           /*!< UART clear to send flag                   */
+#define UART_FLAG_CTSIF                     USART_ISR_CTSIF         /*!< UART clear to send interrupt flag         */
+#define UART_FLAG_LBDF                      USART_ISR_LBDF          /*!< UART LIN break detection flag             */
+#define UART_FLAG_TXE                       USART_ISR_TXE_TXFNF     /*!< UART transmit data register empty         */
+#define UART_FLAG_TXFNF                     USART_ISR_TXE_TXFNF     /*!< UART TXFIFO not full                      */
+#define UART_FLAG_TC                        USART_ISR_TC            /*!< UART transmission complete                */
+#define UART_FLAG_RXNE                      USART_ISR_RXNE_RXFNE    /*!< UART read data register not empty         */
+#define UART_FLAG_RXFNE                     USART_ISR_RXNE_RXFNE    /*!< UART RXFIFO not empty                     */
+#define UART_FLAG_IDLE                      USART_ISR_IDLE          /*!< UART idle flag                            */
+#define UART_FLAG_ORE                       USART_ISR_ORE           /*!< UART overrun error                        */
+#define UART_FLAG_NE                        USART_ISR_NE            /*!< UART noise error                          */
+#define UART_FLAG_FE                        USART_ISR_FE            /*!< UART frame error                          */
+#define UART_FLAG_PE                        USART_ISR_PE            /*!< UART parity error                         */
+/**
+  * @}
+  */
+
+/** @defgroup UART_Interrupt_definition   UART Interrupts Definition
+  *        Elements values convention: 000ZZZZZ0XXYYYYYb
+  *           - YYYYY  : Interrupt source position in the XX register (5bits)
+  *           - XX  : Interrupt source register (2bits)
+  *                 - 01: CR1 register
+  *                 - 10: CR2 register
+  *                 - 11: CR3 register
+  *           - ZZZZZ  : Flag position in the ISR register(5bits)
+  *        Elements values convention: 000000000XXYYYYYb
+  *           - YYYYY  : Interrupt source position in the XX register (5bits)
+  *           - XX  : Interrupt source register (2bits)
+  *                 - 01: CR1 register
+  *                 - 10: CR2 register
+  *                 - 11: CR3 register
+  *        Elements values convention: 0000ZZZZ00000000b
+  *           - ZZZZ  : Flag position in the ISR register(4bits)
+  * @{
+  */
+#define UART_IT_PE                          0x0028U              /*!< UART parity error interruption                 */
+#define UART_IT_TXE                         0x0727U              /*!< UART transmit data register empty interruption */
+#define UART_IT_TXFNF                       0x0727U              /*!< UART TX FIFO not full interruption             */
+#define UART_IT_TC                          0x0626U              /*!< UART transmission complete interruption        */
+#define UART_IT_RXNE                        0x0525U              /*!< UART read data register not empty interruption */
+#define UART_IT_RXFNE                       0x0525U              /*!< UART RXFIFO not empty interruption             */
+#define UART_IT_IDLE                        0x0424U              /*!< UART idle interruption                         */
+#define UART_IT_LBD                         0x0846U              /*!< UART LIN break detection interruption          */
+#define UART_IT_CTS                         0x096AU              /*!< UART CTS interruption                          */
+#define UART_IT_CM                          0x112EU              /*!< UART character match interruption              */
+#define UART_IT_WUF                         0x1476U              /*!< UART wake-up from stop mode interruption       */
+#define UART_IT_RXFF                        0x183FU              /*!< UART RXFIFO full interruption                  */
+#define UART_IT_TXFE                        0x173EU              /*!< UART TXFIFO empty interruption                 */
+#define UART_IT_RXFT                        0x1A7CU              /*!< UART RXFIFO threshold reached interruption     */
+#define UART_IT_TXFT                        0x1B77U              /*!< UART TXFIFO threshold reached interruption     */
+#define UART_IT_RTO                         0x0B3AU              /*!< UART receiver timeout interruption             */
+
+#define UART_IT_ERR                         0x0060U              /*!< UART error interruption                        */
+
+#define UART_IT_ORE                         0x0300U              /*!< UART overrun error interruption                */
+#define UART_IT_NE                          0x0200U              /*!< UART noise error interruption                  */
+#define UART_IT_FE                          0x0100U              /*!< UART frame error interruption                  */
+/**
+  * @}
+  */
+
+/** @defgroup UART_IT_CLEAR_Flags  UART Interruption Clear Flags
+  * @{
+  */
+#define UART_CLEAR_PEF                       USART_ICR_PECF            /*!< Parity Error Clear Flag           */
+#define UART_CLEAR_FEF                       USART_ICR_FECF            /*!< Framing Error Clear Flag          */
+#define UART_CLEAR_NEF                       USART_ICR_NECF            /*!< Noise Error detected Clear Flag   */
+#define UART_CLEAR_OREF                      USART_ICR_ORECF           /*!< Overrun Error Clear Flag          */
+#define UART_CLEAR_IDLEF                     USART_ICR_IDLECF          /*!< IDLE line detected Clear Flag     */
+#define UART_CLEAR_TXFECF                    USART_ICR_TXFECF          /*!< TXFIFO empty clear flag           */
+#define UART_CLEAR_TCF                       USART_ICR_TCCF            /*!< Transmission Complete Clear Flag  */
+#define UART_CLEAR_LBDF                      USART_ICR_LBDCF           /*!< LIN Break Detection Clear Flag    */
+#define UART_CLEAR_CTSF                      USART_ICR_CTSCF           /*!< CTS Interrupt Clear Flag          */
+#define UART_CLEAR_CMF                       USART_ICR_CMCF            /*!< Character Match Clear Flag        */
+#define UART_CLEAR_WUF                       USART_ICR_WUCF            /*!< Wake Up from stop mode Clear Flag */
+#define UART_CLEAR_RTOF                      USART_ICR_RTOCF           /*!< UART receiver timeout clear flag  */
+/**
+  * @}
+  */
+
+/** @defgroup UART_RECEPTION_TYPE_Values  UART Reception type values
+  * @{
+  */
+#define HAL_UART_RECEPTION_STANDARD          (0x00000000U)             /*!< Standard reception                       */
+#define HAL_UART_RECEPTION_TOIDLE            (0x00000001U)             /*!< Reception till completion or IDLE event  */
+#define HAL_UART_RECEPTION_TORTO             (0x00000002U)             /*!< Reception till completion or RTO event   */
+#define HAL_UART_RECEPTION_TOCHARMATCH       (0x00000003U)             /*!< Reception till completion or CM event    */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup UART_Exported_Macros UART Exported Macros
+  * @{
+  */
+
+/** @brief  Reset UART handle states.
+  * @param  __HANDLE__ UART handle.
+  * @retval None
+  */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+#define __HAL_UART_RESET_HANDLE_STATE(__HANDLE__)  do{                                                   \
+                                                       (__HANDLE__)->gState = HAL_UART_STATE_RESET;      \
+                                                       (__HANDLE__)->RxState = HAL_UART_STATE_RESET;     \
+                                                       (__HANDLE__)->MspInitCallback = NULL;             \
+                                                       (__HANDLE__)->MspDeInitCallback = NULL;           \
+                                                     } while(0U)
+#else
+#define __HAL_UART_RESET_HANDLE_STATE(__HANDLE__)  do{                                                   \
+                                                       (__HANDLE__)->gState = HAL_UART_STATE_RESET;      \
+                                                       (__HANDLE__)->RxState = HAL_UART_STATE_RESET;     \
+                                                     } while(0U)
+#endif /*USE_HAL_UART_REGISTER_CALLBACKS */
+
+/** @brief  Flush the UART Data registers.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @retval None
+  */
+#define __HAL_UART_FLUSH_DRREGISTER(__HANDLE__)  \
+  do{                \
+    SET_BIT((__HANDLE__)->Instance->RQR, UART_RXDATA_FLUSH_REQUEST); \
+    SET_BIT((__HANDLE__)->Instance->RQR, UART_TXDATA_FLUSH_REQUEST); \
+  }  while(0U)
+
+/** @brief  Clear the specified UART pending flag.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @param  __FLAG__ specifies the flag to check.
+  *          This parameter can be any combination of the following values:
+  *            @arg @ref UART_CLEAR_PEF      Parity Error Clear Flag
+  *            @arg @ref UART_CLEAR_FEF      Framing Error Clear Flag
+  *            @arg @ref UART_CLEAR_NEF      Noise detected Clear Flag
+  *            @arg @ref UART_CLEAR_OREF     Overrun Error Clear Flag
+  *            @arg @ref UART_CLEAR_IDLEF    IDLE line detected Clear Flag
+  *            @arg @ref UART_CLEAR_TXFECF   TXFIFO empty clear Flag
+  *            @arg @ref UART_CLEAR_TCF      Transmission Complete Clear Flag
+  *            @arg @ref UART_CLEAR_RTOF     Receiver Timeout clear flag
+  *            @arg @ref UART_CLEAR_LBDF     LIN Break Detection Clear Flag
+  *            @arg @ref UART_CLEAR_CTSF     CTS Interrupt Clear Flag
+  *            @arg @ref UART_CLEAR_CMF      Character Match Clear Flag
+  *            @arg @ref UART_CLEAR_WUF      Wake Up from stop mode Clear Flag
+  * @retval None
+  */
+#define __HAL_UART_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__))
+
+/** @brief  Clear the UART PE pending flag.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @retval None
+  */
+#define __HAL_UART_CLEAR_PEFLAG(__HANDLE__)   __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_PEF)
+
+/** @brief  Clear the UART FE pending flag.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @retval None
+  */
+#define __HAL_UART_CLEAR_FEFLAG(__HANDLE__)   __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_FEF)
+
+/** @brief  Clear the UART NE pending flag.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @retval None
+  */
+#define __HAL_UART_CLEAR_NEFLAG(__HANDLE__)  __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_NEF)
+
+/** @brief  Clear the UART ORE pending flag.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @retval None
+  */
+#define __HAL_UART_CLEAR_OREFLAG(__HANDLE__)   __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_OREF)
+
+/** @brief  Clear the UART IDLE pending flag.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @retval None
+  */
+#define __HAL_UART_CLEAR_IDLEFLAG(__HANDLE__)   __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_IDLEF)
+
+/** @brief  Clear the UART TX FIFO empty clear flag.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @retval None
+  */
+#define __HAL_UART_CLEAR_TXFECF(__HANDLE__)   __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_TXFECF)
+
+/** @brief  Check whether the specified UART flag is set or not.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @param  __FLAG__ specifies the flag to check.
+  *        This parameter can be one of the following values:
+  *            @arg @ref UART_FLAG_TXFT  TXFIFO threshold flag
+  *            @arg @ref UART_FLAG_RXFT  RXFIFO threshold flag
+  *            @arg @ref UART_FLAG_RXFF  RXFIFO Full flag
+  *            @arg @ref UART_FLAG_TXFE  TXFIFO Empty flag
+  *            @arg @ref UART_FLAG_REACK Receive enable acknowledge flag
+  *            @arg @ref UART_FLAG_TEACK Transmit enable acknowledge flag
+  *            @arg @ref UART_FLAG_WUF   Wake up from stop mode flag
+  *            @arg @ref UART_FLAG_RWU   Receiver wake up flag (if the UART in mute mode)
+  *            @arg @ref UART_FLAG_SBKF  Send Break flag
+  *            @arg @ref UART_FLAG_CMF   Character match flag
+  *            @arg @ref UART_FLAG_BUSY  Busy flag
+  *            @arg @ref UART_FLAG_ABRF  Auto Baud rate detection flag
+  *            @arg @ref UART_FLAG_ABRE  Auto Baud rate detection error flag
+  *            @arg @ref UART_FLAG_CTS   CTS Change flag
+  *            @arg @ref UART_FLAG_LBDF  LIN Break detection flag
+  *            @arg @ref UART_FLAG_TXE   Transmit data register empty flag
+  *            @arg @ref UART_FLAG_TXFNF UART TXFIFO not full flag
+  *            @arg @ref UART_FLAG_TC    Transmission Complete flag
+  *            @arg @ref UART_FLAG_RXNE  Receive data register not empty flag
+  *            @arg @ref UART_FLAG_RXFNE UART RXFIFO not empty flag
+  *            @arg @ref UART_FLAG_RTOF  Receiver Timeout flag
+  *            @arg @ref UART_FLAG_IDLE  Idle Line detection flag
+  *            @arg @ref UART_FLAG_ORE   Overrun Error flag
+  *            @arg @ref UART_FLAG_NE    Noise Error flag
+  *            @arg @ref UART_FLAG_FE    Framing Error flag
+  *            @arg @ref UART_FLAG_PE    Parity Error flag
+  * @retval The new state of __FLAG__ (TRUE or FALSE).
+  */
+#define __HAL_UART_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->ISR & (__FLAG__)) == (__FLAG__))
+
+/** @brief  Enable the specified UART interrupt.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @param  __INTERRUPT__ specifies the UART interrupt source to enable.
+  *          This parameter can be one of the following values:
+  *            @arg @ref UART_IT_RXFF  RXFIFO Full interrupt
+  *            @arg @ref UART_IT_TXFE  TXFIFO Empty interrupt
+  *            @arg @ref UART_IT_RXFT  RXFIFO threshold interrupt
+  *            @arg @ref UART_IT_TXFT  TXFIFO threshold interrupt
+  *            @arg @ref UART_IT_WUF   Wakeup from stop mode interrupt
+  *            @arg @ref UART_IT_CM    Character match interrupt
+  *            @arg @ref UART_IT_CTS   CTS change interrupt
+  *            @arg @ref UART_IT_LBD   LIN Break detection interrupt
+  *            @arg @ref UART_IT_TXE   Transmit Data Register empty interrupt
+  *            @arg @ref UART_IT_TXFNF TX FIFO not full interrupt
+  *            @arg @ref UART_IT_TC    Transmission complete interrupt
+  *            @arg @ref UART_IT_RXNE  Receive Data register not empty interrupt
+  *            @arg @ref UART_IT_RXFNE RXFIFO not empty interrupt
+  *            @arg @ref UART_IT_RTO   Receive Timeout interrupt
+  *            @arg @ref UART_IT_IDLE  Idle line detection interrupt
+  *            @arg @ref UART_IT_PE    Parity Error interrupt
+  *            @arg @ref UART_IT_ERR   Error interrupt (frame error, noise error, overrun error)
+  * @retval None
+  */
+#define __HAL_UART_ENABLE_IT(__HANDLE__, __INTERRUPT__)   (\
+                                                           ((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U)?\
+                                                           ((__HANDLE__)->Instance->CR1 |= (1U <<\
+                                                               ((__INTERRUPT__) & UART_IT_MASK))): \
+                                                           ((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U)?\
+                                                           ((__HANDLE__)->Instance->CR2 |= (1U <<\
+                                                               ((__INTERRUPT__) & UART_IT_MASK))): \
+                                                           ((__HANDLE__)->Instance->CR3 |= (1U <<\
+                                                               ((__INTERRUPT__) & UART_IT_MASK))))
+
+/** @brief  Disable the specified UART interrupt.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @param  __INTERRUPT__ specifies the UART interrupt source to disable.
+  *          This parameter can be one of the following values:
+  *            @arg @ref UART_IT_RXFF  RXFIFO Full interrupt
+  *            @arg @ref UART_IT_TXFE  TXFIFO Empty interrupt
+  *            @arg @ref UART_IT_RXFT  RXFIFO threshold interrupt
+  *            @arg @ref UART_IT_TXFT  TXFIFO threshold interrupt
+  *            @arg @ref UART_IT_WUF   Wakeup from stop mode interrupt
+  *            @arg @ref UART_IT_CM    Character match interrupt
+  *            @arg @ref UART_IT_CTS   CTS change interrupt
+  *            @arg @ref UART_IT_LBD   LIN Break detection interrupt
+  *            @arg @ref UART_IT_TXE   Transmit Data Register empty interrupt
+  *            @arg @ref UART_IT_TXFNF TX FIFO not full interrupt
+  *            @arg @ref UART_IT_TC    Transmission complete interrupt
+  *            @arg @ref UART_IT_RXNE  Receive Data register not empty interrupt
+  *            @arg @ref UART_IT_RXFNE RXFIFO not empty interrupt
+  *            @arg @ref UART_IT_RTO   Receive Timeout interrupt
+  *            @arg @ref UART_IT_IDLE  Idle line detection interrupt
+  *            @arg @ref UART_IT_PE    Parity Error interrupt
+  *            @arg @ref UART_IT_ERR   Error interrupt (Frame error, noise error, overrun error)
+  * @retval None
+  */
+#define __HAL_UART_DISABLE_IT(__HANDLE__, __INTERRUPT__)  (\
+                                                           ((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U)?\
+                                                           ((__HANDLE__)->Instance->CR1 &= ~ (1U <<\
+                                                               ((__INTERRUPT__) & UART_IT_MASK))): \
+                                                           ((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U)?\
+                                                           ((__HANDLE__)->Instance->CR2 &= ~ (1U <<\
+                                                               ((__INTERRUPT__) & UART_IT_MASK))): \
+                                                           ((__HANDLE__)->Instance->CR3 &= ~ (1U <<\
+                                                               ((__INTERRUPT__) & UART_IT_MASK))))
+
+/** @brief  Check whether the specified UART interrupt has occurred or not.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @param  __INTERRUPT__ specifies the UART interrupt to check.
+  *          This parameter can be one of the following values:
+  *            @arg @ref UART_IT_RXFF  RXFIFO Full interrupt
+  *            @arg @ref UART_IT_TXFE  TXFIFO Empty interrupt
+  *            @arg @ref UART_IT_RXFT  RXFIFO threshold interrupt
+  *            @arg @ref UART_IT_TXFT  TXFIFO threshold interrupt
+  *            @arg @ref UART_IT_WUF   Wakeup from stop mode interrupt
+  *            @arg @ref UART_IT_CM    Character match interrupt
+  *            @arg @ref UART_IT_CTS   CTS change interrupt
+  *            @arg @ref UART_IT_LBD   LIN Break detection interrupt
+  *            @arg @ref UART_IT_TXE   Transmit Data Register empty interrupt
+  *            @arg @ref UART_IT_TXFNF TX FIFO not full interrupt
+  *            @arg @ref UART_IT_TC    Transmission complete interrupt
+  *            @arg @ref UART_IT_RXNE  Receive Data register not empty interrupt
+  *            @arg @ref UART_IT_RXFNE RXFIFO not empty interrupt
+  *            @arg @ref UART_IT_RTO   Receive Timeout interrupt
+  *            @arg @ref UART_IT_IDLE  Idle line detection interrupt
+  *            @arg @ref UART_IT_PE    Parity Error interrupt
+  *            @arg @ref UART_IT_ERR   Error interrupt (Frame error, noise error, overrun error)
+  * @retval The new state of __INTERRUPT__ (SET or RESET).
+  */
+#define __HAL_UART_GET_IT(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->ISR\
+                                                        & (1U << ((__INTERRUPT__)>> 8U))) != RESET) ? SET : RESET)
+
+/** @brief  Check whether the specified UART interrupt source is enabled or not.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @param  __INTERRUPT__ specifies the UART interrupt source to check.
+  *          This parameter can be one of the following values:
+  *            @arg @ref UART_IT_RXFF  RXFIFO Full interrupt
+  *            @arg @ref UART_IT_TXFE  TXFIFO Empty interrupt
+  *            @arg @ref UART_IT_RXFT  RXFIFO threshold interrupt
+  *            @arg @ref UART_IT_TXFT  TXFIFO threshold interrupt
+  *            @arg @ref UART_IT_WUF   Wakeup from stop mode interrupt
+  *            @arg @ref UART_IT_CM    Character match interrupt
+  *            @arg @ref UART_IT_CTS   CTS change interrupt
+  *            @arg @ref UART_IT_LBD   LIN Break detection interrupt
+  *            @arg @ref UART_IT_TXE   Transmit Data Register empty interrupt
+  *            @arg @ref UART_IT_TXFNF TX FIFO not full interrupt
+  *            @arg @ref UART_IT_TC    Transmission complete interrupt
+  *            @arg @ref UART_IT_RXNE  Receive Data register not empty interrupt
+  *            @arg @ref UART_IT_RXFNE RXFIFO not empty interrupt
+  *            @arg @ref UART_IT_RTO   Receive Timeout interrupt
+  *            @arg @ref UART_IT_IDLE  Idle line detection interrupt
+  *            @arg @ref UART_IT_PE    Parity Error interrupt
+  *            @arg @ref UART_IT_ERR   Error interrupt (Frame error, noise error, overrun error)
+  * @retval The new state of __INTERRUPT__ (SET or RESET).
+  */
+#define __HAL_UART_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U) ?\
+                                                                (__HANDLE__)->Instance->CR1 : \
+                                                                (((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U) ?\
+                                                                 (__HANDLE__)->Instance->CR2 : \
+                                                                 (__HANDLE__)->Instance->CR3)) & (1U <<\
+                                                                     (((uint16_t)(__INTERRUPT__)) &\
+                                                                      UART_IT_MASK)))  != RESET) ? SET : RESET)
+
+/** @brief  Clear the specified UART ISR flag, in setting the proper ICR register flag.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @param  __IT_CLEAR__ specifies the interrupt clear register flag that needs to be set
+  *                       to clear the corresponding interrupt
+  *          This parameter can be one of the following values:
+  *            @arg @ref UART_CLEAR_PEF    Parity Error Clear Flag
+  *            @arg @ref UART_CLEAR_FEF    Framing Error Clear Flag
+  *            @arg @ref UART_CLEAR_NEF    Noise detected Clear Flag
+  *            @arg @ref UART_CLEAR_OREF   Overrun Error Clear Flag
+  *            @arg @ref UART_CLEAR_IDLEF  IDLE line detected Clear Flag
+  *            @arg @ref UART_CLEAR_RTOF   Receiver timeout clear flag
+  *            @arg @ref UART_CLEAR_TXFECF TXFIFO empty Clear Flag
+  *            @arg @ref UART_CLEAR_TCF    Transmission Complete Clear Flag
+  *            @arg @ref UART_CLEAR_LBDF   LIN Break Detection Clear Flag
+  *            @arg @ref UART_CLEAR_CTSF   CTS Interrupt Clear Flag
+  *            @arg @ref UART_CLEAR_CMF    Character Match Clear Flag
+  *            @arg @ref UART_CLEAR_WUF    Wake Up from stop mode Clear Flag
+  * @retval None
+  */
+#define __HAL_UART_CLEAR_IT(__HANDLE__, __IT_CLEAR__) ((__HANDLE__)->Instance->ICR = (uint32_t)(__IT_CLEAR__))
+
+/** @brief  Set a specific UART request flag.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @param  __REQ__ specifies the request flag to set
+  *          This parameter can be one of the following values:
+  *            @arg @ref UART_AUTOBAUD_REQUEST Auto-Baud Rate Request
+  *            @arg @ref UART_SENDBREAK_REQUEST Send Break Request
+  *            @arg @ref UART_MUTE_MODE_REQUEST Mute Mode Request
+  *            @arg @ref UART_RXDATA_FLUSH_REQUEST Receive Data flush Request
+  *            @arg @ref UART_TXDATA_FLUSH_REQUEST Transmit data flush Request
+  * @retval None
+  */
+#define __HAL_UART_SEND_REQ(__HANDLE__, __REQ__) ((__HANDLE__)->Instance->RQR |= (uint16_t)(__REQ__))
+
+/** @brief  Enable the UART one bit sample method.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @retval None
+  */
+#define __HAL_UART_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT)
+
+/** @brief  Disable the UART one bit sample method.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @retval None
+  */
+#define __HAL_UART_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3 &= ~USART_CR3_ONEBIT)
+
+/** @brief  Enable UART.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @retval None
+  */
+#define __HAL_UART_ENABLE(__HANDLE__)                   ((__HANDLE__)->Instance->CR1 |= USART_CR1_UE)
+
+/** @brief  Disable UART.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @retval None
+  */
+#define __HAL_UART_DISABLE(__HANDLE__)                  ((__HANDLE__)->Instance->CR1 &= ~USART_CR1_UE)
+
+/** @brief  Enable CTS flow control.
+  * @note   This macro allows to enable CTS hardware flow control for a given UART instance,
+  *         without need to call HAL_UART_Init() function.
+  *         As involving direct access to UART registers, usage of this macro should be fully endorsed by user.
+  * @note   As macro is expected to be used for modifying CTS Hw flow control feature activation, without need
+  *         for USART instance Deinit/Init, following conditions for macro call should be fulfilled :
+  *           - UART instance should have already been initialised (through call of HAL_UART_Init() )
+  *           - macro could only be called when corresponding UART instance is disabled
+  *             (i.e. __HAL_UART_DISABLE(__HANDLE__)) and should be followed by an Enable
+  *              macro (i.e. __HAL_UART_ENABLE(__HANDLE__)).
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @retval None
+  */
+#define __HAL_UART_HWCONTROL_CTS_ENABLE(__HANDLE__)               \
+  do{                                                             \
+    ATOMIC_SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE);  \
+    (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_CTSE;               \
+  } while(0U)
+
+/** @brief  Disable CTS flow control.
+  * @note   This macro allows to disable CTS hardware flow control for a given UART instance,
+  *         without need to call HAL_UART_Init() function.
+  *         As involving direct access to UART registers, usage of this macro should be fully endorsed by user.
+  * @note   As macro is expected to be used for modifying CTS Hw flow control feature activation, without need
+  *         for USART instance Deinit/Init, following conditions for macro call should be fulfilled :
+  *           - UART instance should have already been initialised (through call of HAL_UART_Init() )
+  *           - macro could only be called when corresponding UART instance is disabled
+  *             (i.e. __HAL_UART_DISABLE(__HANDLE__)) and should be followed by an Enable
+  *              macro (i.e. __HAL_UART_ENABLE(__HANDLE__)).
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @retval None
+  */
+#define __HAL_UART_HWCONTROL_CTS_DISABLE(__HANDLE__)               \
+  do{                                                              \
+    ATOMIC_CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); \
+    (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_CTSE);             \
+  } while(0U)
+
+/** @brief  Enable RTS flow control.
+  * @note   This macro allows to enable RTS hardware flow control for a given UART instance,
+  *         without need to call HAL_UART_Init() function.
+  *         As involving direct access to UART registers, usage of this macro should be fully endorsed by user.
+  * @note   As macro is expected to be used for modifying RTS Hw flow control feature activation, without need
+  *         for USART instance Deinit/Init, following conditions for macro call should be fulfilled :
+  *           - UART instance should have already been initialised (through call of HAL_UART_Init() )
+  *           - macro could only be called when corresponding UART instance is disabled
+  *             (i.e. __HAL_UART_DISABLE(__HANDLE__)) and should be followed by an Enable
+  *              macro (i.e. __HAL_UART_ENABLE(__HANDLE__)).
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @retval None
+  */
+#define __HAL_UART_HWCONTROL_RTS_ENABLE(__HANDLE__)              \
+  do{                                                            \
+    ATOMIC_SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); \
+    (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_RTSE;              \
+  } while(0U)
+
+/** @brief  Disable RTS flow control.
+  * @note   This macro allows to disable RTS hardware flow control for a given UART instance,
+  *         without need to call HAL_UART_Init() function.
+  *         As involving direct access to UART registers, usage of this macro should be fully endorsed by user.
+  * @note   As macro is expected to be used for modifying RTS Hw flow control feature activation, without need
+  *         for USART instance Deinit/Init, following conditions for macro call should be fulfilled :
+  *           - UART instance should have already been initialised (through call of HAL_UART_Init() )
+  *           - macro could only be called when corresponding UART instance is disabled
+  *             (i.e. __HAL_UART_DISABLE(__HANDLE__)) and should be followed by an Enable
+  *              macro (i.e. __HAL_UART_ENABLE(__HANDLE__)).
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @retval None
+  */
+#define __HAL_UART_HWCONTROL_RTS_DISABLE(__HANDLE__)              \
+  do{                                                             \
+    ATOMIC_CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE);\
+    (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_RTSE);            \
+  } while(0U)
+/**
+  * @}
+  */
+
+/* Private macros --------------------------------------------------------*/
+/** @defgroup UART_Private_Macros   UART Private Macros
+  * @{
+  */
+/** @brief  Get UART clok division factor from clock prescaler value.
+  * @param  __CLOCKPRESCALER__ UART prescaler value.
+  * @retval UART clock division factor
+  */
+#define UART_GET_DIV_FACTOR(__CLOCKPRESCALER__) \
+  (((__CLOCKPRESCALER__) == UART_PRESCALER_DIV1)   ? 1U :       \
+   ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV2)   ? 2U :       \
+   ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV4)   ? 4U :       \
+   ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV6)   ? 6U :       \
+   ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV8)   ? 8U :       \
+   ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV10)  ? 10U :      \
+   ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV12)  ? 12U :      \
+   ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV16)  ? 16U :      \
+   ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV32)  ? 32U :      \
+   ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV64)  ? 64U :      \
+   ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV128) ? 128U :     \
+   ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV256) ? 256U : 1U)
+
+/** @brief  BRR division operation to set BRR register with LPUART.
+  * @param  __PCLK__ LPUART clock.
+  * @param  __BAUD__ Baud rate set by the user.
+  * @param  __CLOCKPRESCALER__ UART prescaler value.
+  * @retval Division result
+  */
+#define UART_DIV_LPUART(__PCLK__, __BAUD__, __CLOCKPRESCALER__)                        \
+  ((uint32_t)((((((uint64_t)(__PCLK__))/(UARTPrescTable[(__CLOCKPRESCALER__)]))*256U)+ \
+               (uint32_t)((__BAUD__)/2U)) / (__BAUD__))                                \
+  )
+
+/** @brief  BRR division operation to set BRR register in 8-bit oversampling mode.
+  * @param  __PCLK__ UART clock.
+  * @param  __BAUD__ Baud rate set by the user.
+  * @param  __CLOCKPRESCALER__ UART prescaler value.
+  * @retval Division result
+  */
+#define UART_DIV_SAMPLING8(__PCLK__, __BAUD__, __CLOCKPRESCALER__)                        \
+  (((((__PCLK__)/UARTPrescTable[(__CLOCKPRESCALER__)])*2U) + ((__BAUD__)/2U)) / (__BAUD__))
+
+/** @brief  BRR division operation to set BRR register in 16-bit oversampling mode.
+  * @param  __PCLK__ UART clock.
+  * @param  __BAUD__ Baud rate set by the user.
+  * @param  __CLOCKPRESCALER__ UART prescaler value.
+  * @retval Division result
+  */
+#define UART_DIV_SAMPLING16(__PCLK__, __BAUD__, __CLOCKPRESCALER__)                       \
+  ((((__PCLK__)/UARTPrescTable[(__CLOCKPRESCALER__)]) + ((__BAUD__)/2U)) / (__BAUD__))
+
+/** @brief  Check whether or not UART instance is Low Power UART.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @retval SET (instance is LPUART) or RESET (instance isn't LPUART)
+  */
+#define UART_INSTANCE_LOWPOWER(__HANDLE__) (IS_LPUART_INSTANCE((__HANDLE__)->Instance))
+
+/** @brief  Check UART Baud rate.
+  * @param  __BAUDRATE__ Baudrate specified by the user.
+  *         The maximum Baud Rate is derived from the maximum clock on G0 (i.e. 64 MHz)
+  *         divided by the smallest oversampling used on the USART (i.e. 8)
+  * @retval SET (__BAUDRATE__ is valid) or RESET (__BAUDRATE__ is invalid)
+  */
+#define IS_UART_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) < 8000001U)
+
+/** @brief  Check UART assertion time.
+  * @param  __TIME__ 5-bit value assertion time.
+  * @retval Test result (TRUE or FALSE).
+  */
+#define IS_UART_ASSERTIONTIME(__TIME__)    ((__TIME__) <= 0x1FU)
+
+/** @brief  Check UART deassertion time.
+  * @param  __TIME__ 5-bit value deassertion time.
+  * @retval Test result (TRUE or FALSE).
+  */
+#define IS_UART_DEASSERTIONTIME(__TIME__) ((__TIME__) <= 0x1FU)
+
+/**
+  * @brief Ensure that UART frame number of stop bits is valid.
+  * @param __STOPBITS__ UART frame number of stop bits.
+  * @retval SET (__STOPBITS__ is valid) or RESET (__STOPBITS__ is invalid)
+  */
+#define IS_UART_STOPBITS(__STOPBITS__) (((__STOPBITS__) == UART_STOPBITS_0_5) || \
+                                        ((__STOPBITS__) == UART_STOPBITS_1)   || \
+                                        ((__STOPBITS__) == UART_STOPBITS_1_5) || \
+                                        ((__STOPBITS__) == UART_STOPBITS_2))
+
+/**
+  * @brief Ensure that LPUART frame number of stop bits is valid.
+  * @param __STOPBITS__ LPUART frame number of stop bits.
+  * @retval SET (__STOPBITS__ is valid) or RESET (__STOPBITS__ is invalid)
+  */
+#define IS_LPUART_STOPBITS(__STOPBITS__) (((__STOPBITS__) == UART_STOPBITS_1) || \
+                                          ((__STOPBITS__) == UART_STOPBITS_2))
+
+/**
+  * @brief Ensure that UART frame parity is valid.
+  * @param __PARITY__ UART frame parity.
+  * @retval SET (__PARITY__ is valid) or RESET (__PARITY__ is invalid)
+  */
+#define IS_UART_PARITY(__PARITY__) (((__PARITY__) == UART_PARITY_NONE) || \
+                                    ((__PARITY__) == UART_PARITY_EVEN) || \
+                                    ((__PARITY__) == UART_PARITY_ODD))
+
+/**
+  * @brief Ensure that UART hardware flow control is valid.
+  * @param __CONTROL__ UART hardware flow control.
+  * @retval SET (__CONTROL__ is valid) or RESET (__CONTROL__ is invalid)
+  */
+#define IS_UART_HARDWARE_FLOW_CONTROL(__CONTROL__)\
+  (((__CONTROL__) == UART_HWCONTROL_NONE) || \
+   ((__CONTROL__) == UART_HWCONTROL_RTS)  || \
+   ((__CONTROL__) == UART_HWCONTROL_CTS)  || \
+   ((__CONTROL__) == UART_HWCONTROL_RTS_CTS))
+
+/**
+  * @brief Ensure that UART communication mode is valid.
+  * @param __MODE__ UART communication mode.
+  * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid)
+  */
+#define IS_UART_MODE(__MODE__) ((((__MODE__) & (~((uint32_t)(UART_MODE_TX_RX)))) == 0x00U) && ((__MODE__) != 0x00U))
+
+/**
+  * @brief Ensure that UART state is valid.
+  * @param __STATE__ UART state.
+  * @retval SET (__STATE__ is valid) or RESET (__STATE__ is invalid)
+  */
+#define IS_UART_STATE(__STATE__) (((__STATE__) == UART_STATE_DISABLE) || \
+                                  ((__STATE__) == UART_STATE_ENABLE))
+
+/**
+  * @brief Ensure that UART oversampling is valid.
+  * @param __SAMPLING__ UART oversampling.
+  * @retval SET (__SAMPLING__ is valid) or RESET (__SAMPLING__ is invalid)
+  */
+#define IS_UART_OVERSAMPLING(__SAMPLING__) (((__SAMPLING__) == UART_OVERSAMPLING_16) || \
+                                            ((__SAMPLING__) == UART_OVERSAMPLING_8))
+
+/**
+  * @brief Ensure that UART frame sampling is valid.
+  * @param __ONEBIT__ UART frame sampling.
+  * @retval SET (__ONEBIT__ is valid) or RESET (__ONEBIT__ is invalid)
+  */
+#define IS_UART_ONE_BIT_SAMPLE(__ONEBIT__) (((__ONEBIT__) == UART_ONE_BIT_SAMPLE_DISABLE) || \
+                                            ((__ONEBIT__) == UART_ONE_BIT_SAMPLE_ENABLE))
+
+/**
+  * @brief Ensure that UART auto Baud rate detection mode is valid.
+  * @param __MODE__ UART auto Baud rate detection mode.
+  * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid)
+  */
+#define IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(__MODE__)  (((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT)    || \
+                                                        ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE) || \
+                                                        ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME)   || \
+                                                        ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME))
+
+/**
+  * @brief Ensure that UART receiver timeout setting is valid.
+  * @param __TIMEOUT__ UART receiver timeout setting.
+  * @retval SET (__TIMEOUT__ is valid) or RESET (__TIMEOUT__ is invalid)
+  */
+#define IS_UART_RECEIVER_TIMEOUT(__TIMEOUT__)  (((__TIMEOUT__) == UART_RECEIVER_TIMEOUT_DISABLE) || \
+                                                ((__TIMEOUT__) == UART_RECEIVER_TIMEOUT_ENABLE))
+
+/** @brief  Check the receiver timeout value.
+  * @note   The maximum UART receiver timeout value is 0xFFFFFF.
+  * @param  __TIMEOUTVALUE__ receiver timeout value.
+  * @retval Test result (TRUE or FALSE)
+  */
+#define IS_UART_RECEIVER_TIMEOUT_VALUE(__TIMEOUTVALUE__)  ((__TIMEOUTVALUE__) <= 0xFFFFFFU)
+
+/**
+  * @brief Ensure that UART LIN state is valid.
+  * @param __LIN__ UART LIN state.
+  * @retval SET (__LIN__ is valid) or RESET (__LIN__ is invalid)
+  */
+#define IS_UART_LIN(__LIN__)        (((__LIN__) == UART_LIN_DISABLE) || \
+                                     ((__LIN__) == UART_LIN_ENABLE))
+
+/**
+  * @brief Ensure that UART LIN break detection length is valid.
+  * @param __LENGTH__ UART LIN break detection length.
+  * @retval SET (__LENGTH__ is valid) or RESET (__LENGTH__ is invalid)
+  */
+#define IS_UART_LIN_BREAK_DETECT_LENGTH(__LENGTH__) (((__LENGTH__) == UART_LINBREAKDETECTLENGTH_10B) || \
+                                                     ((__LENGTH__) == UART_LINBREAKDETECTLENGTH_11B))
+
+/**
+  * @brief Ensure that UART DMA TX state is valid.
+  * @param __DMATX__ UART DMA TX state.
+  * @retval SET (__DMATX__ is valid) or RESET (__DMATX__ is invalid)
+  */
+#define IS_UART_DMA_TX(__DMATX__)     (((__DMATX__) == UART_DMA_TX_DISABLE) || \
+                                       ((__DMATX__) == UART_DMA_TX_ENABLE))
+
+/**
+  * @brief Ensure that UART DMA RX state is valid.
+  * @param __DMARX__ UART DMA RX state.
+  * @retval SET (__DMARX__ is valid) or RESET (__DMARX__ is invalid)
+  */
+#define IS_UART_DMA_RX(__DMARX__)     (((__DMARX__) == UART_DMA_RX_DISABLE) || \
+                                       ((__DMARX__) == UART_DMA_RX_ENABLE))
+
+/**
+  * @brief Ensure that UART half-duplex state is valid.
+  * @param __HDSEL__ UART half-duplex state.
+  * @retval SET (__HDSEL__ is valid) or RESET (__HDSEL__ is invalid)
+  */
+#define IS_UART_HALF_DUPLEX(__HDSEL__)     (((__HDSEL__) == UART_HALF_DUPLEX_DISABLE) || \
+                                            ((__HDSEL__) == UART_HALF_DUPLEX_ENABLE))
+
+/**
+  * @brief Ensure that UART wake-up method is valid.
+  * @param __WAKEUP__ UART wake-up method .
+  * @retval SET (__WAKEUP__ is valid) or RESET (__WAKEUP__ is invalid)
+  */
+#define IS_UART_WAKEUPMETHOD(__WAKEUP__) (((__WAKEUP__) == UART_WAKEUPMETHOD_IDLELINE) || \
+                                          ((__WAKEUP__) == UART_WAKEUPMETHOD_ADDRESSMARK))
+
+/**
+  * @brief Ensure that UART request parameter is valid.
+  * @param __PARAM__ UART request parameter.
+  * @retval SET (__PARAM__ is valid) or RESET (__PARAM__ is invalid)
+  */
+#define IS_UART_REQUEST_PARAMETER(__PARAM__) (((__PARAM__) == UART_AUTOBAUD_REQUEST)     || \
+                                              ((__PARAM__) == UART_SENDBREAK_REQUEST)    || \
+                                              ((__PARAM__) == UART_MUTE_MODE_REQUEST)    || \
+                                              ((__PARAM__) == UART_RXDATA_FLUSH_REQUEST) || \
+                                              ((__PARAM__) == UART_TXDATA_FLUSH_REQUEST))
+
+/**
+  * @brief Ensure that UART advanced features initialization is valid.
+  * @param __INIT__ UART advanced features initialization.
+  * @retval SET (__INIT__ is valid) or RESET (__INIT__ is invalid)
+  */
+#define IS_UART_ADVFEATURE_INIT(__INIT__)   ((__INIT__) <= (UART_ADVFEATURE_NO_INIT                | \
+                                                            UART_ADVFEATURE_TXINVERT_INIT          | \
+                                                            UART_ADVFEATURE_RXINVERT_INIT          | \
+                                                            UART_ADVFEATURE_DATAINVERT_INIT        | \
+                                                            UART_ADVFEATURE_SWAP_INIT              | \
+                                                            UART_ADVFEATURE_RXOVERRUNDISABLE_INIT  | \
+                                                            UART_ADVFEATURE_DMADISABLEONERROR_INIT | \
+                                                            UART_ADVFEATURE_AUTOBAUDRATE_INIT      | \
+                                                            UART_ADVFEATURE_MSBFIRST_INIT))
+
+/**
+  * @brief Ensure that UART frame TX inversion setting is valid.
+  * @param __TXINV__ UART frame TX inversion setting.
+  * @retval SET (__TXINV__ is valid) or RESET (__TXINV__ is invalid)
+  */
+#define IS_UART_ADVFEATURE_TXINV(__TXINV__) (((__TXINV__) == UART_ADVFEATURE_TXINV_DISABLE) || \
+                                             ((__TXINV__) == UART_ADVFEATURE_TXINV_ENABLE))
+
+/**
+  * @brief Ensure that UART frame RX inversion setting is valid.
+  * @param __RXINV__ UART frame RX inversion setting.
+  * @retval SET (__RXINV__ is valid) or RESET (__RXINV__ is invalid)
+  */
+#define IS_UART_ADVFEATURE_RXINV(__RXINV__) (((__RXINV__) == UART_ADVFEATURE_RXINV_DISABLE) || \
+                                             ((__RXINV__) == UART_ADVFEATURE_RXINV_ENABLE))
+
+/**
+  * @brief Ensure that UART frame data inversion setting is valid.
+  * @param __DATAINV__ UART frame data inversion setting.
+  * @retval SET (__DATAINV__ is valid) or RESET (__DATAINV__ is invalid)
+  */
+#define IS_UART_ADVFEATURE_DATAINV(__DATAINV__) (((__DATAINV__) == UART_ADVFEATURE_DATAINV_DISABLE) || \
+                                                 ((__DATAINV__) == UART_ADVFEATURE_DATAINV_ENABLE))
+
+/**
+  * @brief Ensure that UART frame RX/TX pins swap setting is valid.
+  * @param __SWAP__ UART frame RX/TX pins swap setting.
+  * @retval SET (__SWAP__ is valid) or RESET (__SWAP__ is invalid)
+  */
+#define IS_UART_ADVFEATURE_SWAP(__SWAP__) (((__SWAP__) == UART_ADVFEATURE_SWAP_DISABLE) || \
+                                           ((__SWAP__) == UART_ADVFEATURE_SWAP_ENABLE))
+
+/**
+  * @brief Ensure that UART frame overrun setting is valid.
+  * @param __OVERRUN__ UART frame overrun setting.
+  * @retval SET (__OVERRUN__ is valid) or RESET (__OVERRUN__ is invalid)
+  */
+#define IS_UART_OVERRUN(__OVERRUN__)     (((__OVERRUN__) == UART_ADVFEATURE_OVERRUN_ENABLE) || \
+                                          ((__OVERRUN__) == UART_ADVFEATURE_OVERRUN_DISABLE))
+
+/**
+  * @brief Ensure that UART auto Baud rate state is valid.
+  * @param __AUTOBAUDRATE__ UART auto Baud rate state.
+  * @retval SET (__AUTOBAUDRATE__ is valid) or RESET (__AUTOBAUDRATE__ is invalid)
+  */
+#define IS_UART_ADVFEATURE_AUTOBAUDRATE(__AUTOBAUDRATE__) (((__AUTOBAUDRATE__) == \
+                                                            UART_ADVFEATURE_AUTOBAUDRATE_DISABLE) || \
+                                                           ((__AUTOBAUDRATE__) == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE))
+
+/**
+  * @brief Ensure that UART DMA enabling or disabling on error setting is valid.
+  * @param __DMA__ UART DMA enabling or disabling on error setting.
+  * @retval SET (__DMA__ is valid) or RESET (__DMA__ is invalid)
+  */
+#define IS_UART_ADVFEATURE_DMAONRXERROR(__DMA__)  (((__DMA__) == UART_ADVFEATURE_DMA_ENABLEONRXERROR) || \
+                                                   ((__DMA__) == UART_ADVFEATURE_DMA_DISABLEONRXERROR))
+
+/**
+  * @brief Ensure that UART frame MSB first setting is valid.
+  * @param __MSBFIRST__ UART frame MSB first setting.
+  * @retval SET (__MSBFIRST__ is valid) or RESET (__MSBFIRST__ is invalid)
+  */
+#define IS_UART_ADVFEATURE_MSBFIRST(__MSBFIRST__) (((__MSBFIRST__) == UART_ADVFEATURE_MSBFIRST_DISABLE) || \
+                                                   ((__MSBFIRST__) == UART_ADVFEATURE_MSBFIRST_ENABLE))
+
+/**
+  * @brief Ensure that UART stop mode state is valid.
+  * @param __STOPMODE__ UART stop mode state.
+  * @retval SET (__STOPMODE__ is valid) or RESET (__STOPMODE__ is invalid)
+  */
+#define IS_UART_ADVFEATURE_STOPMODE(__STOPMODE__) (((__STOPMODE__) == UART_ADVFEATURE_STOPMODE_DISABLE) || \
+                                                   ((__STOPMODE__) == UART_ADVFEATURE_STOPMODE_ENABLE))
+
+/**
+  * @brief Ensure that UART mute mode state is valid.
+  * @param __MUTE__ UART mute mode state.
+  * @retval SET (__MUTE__ is valid) or RESET (__MUTE__ is invalid)
+  */
+#define IS_UART_MUTE_MODE(__MUTE__)       (((__MUTE__) == UART_ADVFEATURE_MUTEMODE_DISABLE) || \
+                                           ((__MUTE__) == UART_ADVFEATURE_MUTEMODE_ENABLE))
+
+/**
+  * @brief Ensure that UART wake-up selection is valid.
+  * @param __WAKE__ UART wake-up selection.
+  * @retval SET (__WAKE__ is valid) or RESET (__WAKE__ is invalid)
+  */
+#define IS_UART_WAKEUP_SELECTION(__WAKE__) (((__WAKE__) == UART_WAKEUP_ON_ADDRESS)           || \
+                                            ((__WAKE__) == UART_WAKEUP_ON_STARTBIT)          || \
+                                            ((__WAKE__) == UART_WAKEUP_ON_READDATA_NONEMPTY))
+
+/**
+  * @brief Ensure that UART driver enable polarity is valid.
+  * @param __POLARITY__ UART driver enable polarity.
+  * @retval SET (__POLARITY__ is valid) or RESET (__POLARITY__ is invalid)
+  */
+#define IS_UART_DE_POLARITY(__POLARITY__)    (((__POLARITY__) == UART_DE_POLARITY_HIGH) || \
+                                              ((__POLARITY__) == UART_DE_POLARITY_LOW))
+
+/**
+  * @brief Ensure that UART Prescaler is valid.
+  * @param __CLOCKPRESCALER__ UART Prescaler value.
+  * @retval SET (__CLOCKPRESCALER__ is valid) or RESET (__CLOCKPRESCALER__ is invalid)
+  */
+#define IS_UART_PRESCALER(__CLOCKPRESCALER__) (((__CLOCKPRESCALER__) == UART_PRESCALER_DIV1)   || \
+                                               ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV2)   || \
+                                               ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV4)   || \
+                                               ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV6)   || \
+                                               ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV8)   || \
+                                               ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV10)  || \
+                                               ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV12)  || \
+                                               ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV16)  || \
+                                               ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV32)  || \
+                                               ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV64)  || \
+                                               ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV128) || \
+                                               ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV256))
+
+/**
+  * @}
+  */
+
+/* Include UART HAL Extended module */
+#include "stm32g0xx_hal_uart_ex.h"
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup UART_Exported_Functions UART Exported Functions
+  * @{
+  */
+
+/** @addtogroup UART_Exported_Functions_Group1 Initialization and de-initialization functions
+  * @{
+  */
+
+/* Initialization and de-initialization functions  ****************************/
+HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength);
+HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod);
+HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart);
+void HAL_UART_MspInit(UART_HandleTypeDef *huart);
+void HAL_UART_MspDeInit(UART_HandleTypeDef *huart);
+
+/* Callbacks Register/UnRegister functions  ***********************************/
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
+                                            pUART_CallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_UART_UnRegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID);
+
+HAL_StatusTypeDef HAL_UART_RegisterRxEventCallback(UART_HandleTypeDef *huart, pUART_RxEventCallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_UART_UnRegisterRxEventCallback(UART_HandleTypeDef *huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @addtogroup UART_Exported_Functions_Group2 IO operation functions
+  * @{
+  */
+
+/* IO operation functions *****************************************************/
+HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout);
+HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout);
+HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart);
+/* Transfer Abort functions */
+HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart);
+
+void HAL_UART_IRQHandler(UART_HandleTypeDef *huart);
+void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart);
+void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart);
+void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart);
+void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart);
+void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart);
+void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart);
+void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart);
+void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart);
+
+void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size);
+
+/**
+  * @}
+  */
+
+/** @addtogroup UART_Exported_Functions_Group3 Peripheral Control functions
+  * @{
+  */
+
+/* Peripheral Control functions  ************************************************/
+void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue);
+HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_UART_DisableReceiverTimeout(UART_HandleTypeDef *huart);
+
+HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_MultiProcessor_EnableMuteMode(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_MultiProcessor_DisableMuteMode(UART_HandleTypeDef *huart);
+void HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart);
+
+/**
+  * @}
+  */
+
+/** @addtogroup UART_Exported_Functions_Group4 Peripheral State and Error functions
+  * @{
+  */
+
+/* Peripheral State and Errors functions  **************************************************/
+HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart);
+uint32_t              HAL_UART_GetError(UART_HandleTypeDef *huart);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private functions -----------------------------------------------------------*/
+/** @addtogroup UART_Private_Functions UART Private Functions
+  * @{
+  */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+void              UART_InitCallbacksToDefault(UART_HandleTypeDef *huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
+                                              uint32_t Tickstart, uint32_t Timeout);
+void              UART_AdvFeatureConfig(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
+
+/**
+  * @}
+  */
+
+/* Private variables -----------------------------------------------------------*/
+/** @defgroup UART_Private_variables UART Private variables
+  * @{
+  */
+/* Prescaler Table used in BRR computation macros.
+   Declared as extern here to allow use of private UART macros, outside of HAL UART functions */
+extern const uint16_t UARTPrescTable[12];
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_UART_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h
new file mode 100644
index 0000000..1f022a8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h
@@ -0,0 +1,771 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_uart_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of UART HAL Extended module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_UART_EX_H
+#define STM32G0xx_HAL_UART_EX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup UARTEx
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup UARTEx_Exported_Types UARTEx Exported Types
+  * @{
+  */
+
+/**
+  * @brief  UART wake up from stop mode parameters
+  */
+typedef struct
+{
+  uint32_t WakeUpEvent;        /*!< Specifies which event will activate the Wakeup from Stop mode flag (WUF).
+                                    This parameter can be a value of @ref UART_WakeUp_from_Stop_Selection.
+                                    If set to UART_WAKEUP_ON_ADDRESS, the two other fields below must
+                                    be filled up. */
+
+  uint16_t AddressLength;      /*!< Specifies whether the address is 4 or 7-bit long.
+                                    This parameter can be a value of @ref UARTEx_WakeUp_Address_Length.  */
+
+  uint8_t Address;             /*!< UART/USART node address (7-bit long max). */
+} UART_WakeUpTypeDef;
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup UARTEx_Exported_Constants UARTEx Exported Constants
+  * @{
+  */
+
+/** @defgroup UARTEx_Word_Length UARTEx Word Length
+  * @{
+  */
+#define UART_WORDLENGTH_7B          USART_CR1_M1   /*!< 7-bit long UART frame */
+#define UART_WORDLENGTH_8B          0x00000000U    /*!< 8-bit long UART frame */
+#define UART_WORDLENGTH_9B          USART_CR1_M0   /*!< 9-bit long UART frame */
+/**
+  * @}
+  */
+
+/** @defgroup UARTEx_WakeUp_Address_Length UARTEx WakeUp Address Length
+  * @{
+  */
+#define UART_ADDRESS_DETECT_4B      0x00000000U      /*!< 4-bit long wake-up address */
+#define UART_ADDRESS_DETECT_7B      USART_CR2_ADDM7  /*!< 7-bit long wake-up address */
+/**
+  * @}
+  */
+
+/** @defgroup UARTEx_FIFO_mode UARTEx FIFO mode
+  * @brief    UART FIFO mode
+  * @{
+  */
+#define UART_FIFOMODE_DISABLE       0x00000000U       /*!< FIFO mode disable */
+#define UART_FIFOMODE_ENABLE        USART_CR1_FIFOEN  /*!< FIFO mode enable  */
+/**
+  * @}
+  */
+
+/** @defgroup UARTEx_TXFIFO_threshold_level UARTEx TXFIFO threshold level
+  * @brief    UART TXFIFO threshold level
+  * @{
+  */
+#define UART_TXFIFO_THRESHOLD_1_8   0x00000000U                               /*!< TX FIFO reaches 1/8 of its depth */
+#define UART_TXFIFO_THRESHOLD_1_4   USART_CR3_TXFTCFG_0                       /*!< TX FIFO reaches 1/4 of its depth */
+#define UART_TXFIFO_THRESHOLD_1_2   USART_CR3_TXFTCFG_1                       /*!< TX FIFO reaches 1/2 of its depth */
+#define UART_TXFIFO_THRESHOLD_3_4   (USART_CR3_TXFTCFG_0|USART_CR3_TXFTCFG_1) /*!< TX FIFO reaches 3/4 of its depth */
+#define UART_TXFIFO_THRESHOLD_7_8   USART_CR3_TXFTCFG_2                       /*!< TX FIFO reaches 7/8 of its depth */
+#define UART_TXFIFO_THRESHOLD_8_8   (USART_CR3_TXFTCFG_2|USART_CR3_TXFTCFG_0) /*!< TX FIFO becomes empty            */
+/**
+  * @}
+  */
+
+/** @defgroup UARTEx_RXFIFO_threshold_level UARTEx RXFIFO threshold level
+  * @brief    UART RXFIFO threshold level
+  * @{
+  */
+#define UART_RXFIFO_THRESHOLD_1_8   0x00000000U                               /*!< RX FIFO reaches 1/8 of its depth */
+#define UART_RXFIFO_THRESHOLD_1_4   USART_CR3_RXFTCFG_0                       /*!< RX FIFO reaches 1/4 of its depth */
+#define UART_RXFIFO_THRESHOLD_1_2   USART_CR3_RXFTCFG_1                       /*!< RX FIFO reaches 1/2 of its depth */
+#define UART_RXFIFO_THRESHOLD_3_4   (USART_CR3_RXFTCFG_0|USART_CR3_RXFTCFG_1) /*!< RX FIFO reaches 3/4 of its depth */
+#define UART_RXFIFO_THRESHOLD_7_8   USART_CR3_RXFTCFG_2                       /*!< RX FIFO reaches 7/8 of its depth */
+#define UART_RXFIFO_THRESHOLD_8_8   (USART_CR3_RXFTCFG_2|USART_CR3_RXFTCFG_0) /*!< RX FIFO becomes full             */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup UARTEx_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup UARTEx_Exported_Functions_Group1
+  * @{
+  */
+
+/* Initialization and de-initialization functions  ****************************/
+HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
+                                   uint32_t DeassertionTime);
+
+/**
+  * @}
+  */
+
+/** @addtogroup UARTEx_Exported_Functions_Group2
+  * @{
+  */
+
+void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart);
+
+void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart);
+void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart);
+
+/**
+  * @}
+  */
+
+/** @addtogroup UARTEx_Exported_Functions_Group3
+  * @{
+  */
+
+/* Peripheral Control functions  **********************************************/
+HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection);
+HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_UARTEx_DisableStopMode(UART_HandleTypeDef *huart);
+
+HAL_StatusTypeDef HAL_MultiProcessorEx_AddressLength_Set(UART_HandleTypeDef *huart, uint32_t AddressLength);
+
+HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold);
+HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold);
+
+HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
+                                           uint32_t Timeout);
+HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
+
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup UARTEx_Private_Macros UARTEx Private Macros
+  * @{
+  */
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx)
+/** @brief  Report the UART clock source.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @param  __CLOCKSOURCE__ output variable.
+  * @retval UART clocking source, written in __CLOCKSOURCE__.
+  */
+#define UART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__)       \
+  do {                                                        \
+    if((__HANDLE__)->Instance == USART1)                      \
+    {                                                         \
+      switch(__HAL_RCC_GET_USART1_SOURCE())                   \
+      {                                                       \
+        case RCC_USART1CLKSOURCE_PCLK1:                       \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;         \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_HSI:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI;           \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_SYSCLK:                      \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK;        \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_LSE:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE;           \
+          break;                                              \
+        default:                                              \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED;     \
+          break;                                              \
+      }                                                       \
+    }                                                         \
+    else if((__HANDLE__)->Instance == USART2)                 \
+    {                                                         \
+      switch(__HAL_RCC_GET_USART2_SOURCE())                   \
+      {                                                       \
+        case RCC_USART2CLKSOURCE_PCLK1:                       \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;         \
+          break;                                              \
+        case RCC_USART2CLKSOURCE_HSI:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI;           \
+          break;                                              \
+        case RCC_USART2CLKSOURCE_SYSCLK:                      \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK;        \
+          break;                                              \
+        case RCC_USART2CLKSOURCE_LSE:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE;           \
+          break;                                              \
+        default:                                              \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED;     \
+          break;                                              \
+      }                                                       \
+    }                                                         \
+    else if((__HANDLE__)->Instance == USART3)                 \
+    {                                                         \
+      switch(__HAL_RCC_GET_USART3_SOURCE())                   \
+      {                                                       \
+        case RCC_USART3CLKSOURCE_PCLK1:                       \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;         \
+          break;                                              \
+        case RCC_USART3CLKSOURCE_HSI:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI;           \
+          break;                                              \
+        case RCC_USART3CLKSOURCE_SYSCLK:                      \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK;        \
+          break;                                              \
+        case RCC_USART3CLKSOURCE_LSE:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE;           \
+          break;                                              \
+        default:                                              \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED;     \
+          break;                                              \
+      }                                                       \
+    }                                                         \
+    else if((__HANDLE__)->Instance == USART4)                 \
+    {                                                         \
+      (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;             \
+    }                                                         \
+    else if((__HANDLE__)->Instance == USART5)                 \
+    {                                                         \
+      (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;             \
+    }                                                         \
+    else if((__HANDLE__)->Instance == USART6)                 \
+    {                                                         \
+      (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;             \
+    }                                                         \
+    else if((__HANDLE__)->Instance == LPUART1)                \
+    {                                                         \
+      switch(__HAL_RCC_GET_LPUART1_SOURCE())                  \
+      {                                                       \
+        case RCC_LPUART1CLKSOURCE_PCLK1:                      \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;         \
+          break;                                              \
+        case RCC_LPUART1CLKSOURCE_HSI:                        \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI;           \
+          break;                                              \
+        case RCC_LPUART1CLKSOURCE_SYSCLK:                     \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK;        \
+          break;                                              \
+        case RCC_LPUART1CLKSOURCE_LSE:                        \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE;           \
+          break;                                              \
+        default:                                              \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED;     \
+          break;                                              \
+      }                                                       \
+    }                                                         \
+    else if((__HANDLE__)->Instance == LPUART2)                \
+    {                                                         \
+      switch(__HAL_RCC_GET_LPUART2_SOURCE())                  \
+      {                                                       \
+        case RCC_LPUART2CLKSOURCE_PCLK1:                      \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;         \
+          break;                                              \
+        case RCC_LPUART2CLKSOURCE_HSI:                        \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI;           \
+          break;                                              \
+        case RCC_LPUART2CLKSOURCE_SYSCLK:                     \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK;        \
+          break;                                              \
+        case RCC_LPUART2CLKSOURCE_LSE:                        \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE;           \
+          break;                                              \
+        default:                                              \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED;     \
+          break;                                              \
+      }                                                       \
+    }                                                         \
+    else                                                      \
+    {                                                         \
+      (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED;         \
+    }                                                         \
+  } while(0U)
+#elif defined(STM32G0B0xx)
+/** @brief  Report the UART clock source.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @param  __CLOCKSOURCE__ output variable.
+  * @retval UART clocking source, written in __CLOCKSOURCE__.
+  */
+#define UART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__)       \
+  do {                                                        \
+    if((__HANDLE__)->Instance == USART1)                      \
+    {                                                         \
+      switch(__HAL_RCC_GET_USART1_SOURCE())                   \
+      {                                                       \
+        case RCC_USART1CLKSOURCE_PCLK1:                       \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;         \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_HSI:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI;           \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_SYSCLK:                      \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK;        \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_LSE:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE;           \
+          break;                                              \
+        default:                                              \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED;     \
+          break;                                              \
+      }                                                       \
+    }                                                         \
+    else if((__HANDLE__)->Instance == USART2)                 \
+    {                                                         \
+      switch(__HAL_RCC_GET_USART2_SOURCE())                   \
+      {                                                       \
+        case RCC_USART2CLKSOURCE_PCLK1:                       \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;         \
+          break;                                              \
+        case RCC_USART2CLKSOURCE_HSI:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI;           \
+          break;                                              \
+        case RCC_USART2CLKSOURCE_SYSCLK:                      \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK;        \
+          break;                                              \
+        case RCC_USART2CLKSOURCE_LSE:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE;           \
+          break;                                              \
+        default:                                              \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED;     \
+          break;                                              \
+      }                                                       \
+    }                                                         \
+    else if((__HANDLE__)->Instance == USART3)                 \
+    {                                                         \
+      switch(__HAL_RCC_GET_USART3_SOURCE())                   \
+      {                                                       \
+        case RCC_USART3CLKSOURCE_PCLK1:                       \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;         \
+          break;                                              \
+        case RCC_USART3CLKSOURCE_HSI:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI;           \
+          break;                                              \
+        case RCC_USART3CLKSOURCE_SYSCLK:                      \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK;        \
+          break;                                              \
+        case RCC_USART3CLKSOURCE_LSE:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE;           \
+          break;                                              \
+        default:                                              \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED;     \
+          break;                                              \
+      }                                                       \
+    }                                                         \
+    else if((__HANDLE__)->Instance == USART4)                 \
+    {                                                         \
+      (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;             \
+    }                                                         \
+    else if((__HANDLE__)->Instance == USART5)                 \
+    {                                                         \
+      (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;             \
+    }                                                         \
+    else if((__HANDLE__)->Instance == USART6)                 \
+    {                                                         \
+      (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;             \
+    }                                                         \
+    else                                                      \
+    {                                                         \
+      (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED;         \
+    }                                                         \
+  } while(0U)
+#elif defined(STM32G081xx) || defined(STM32G071xx)
+/** @brief  Report the UART clock source.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @param  __CLOCKSOURCE__ output variable.
+  * @retval UART clocking source, written in __CLOCKSOURCE__.
+  */
+#define UART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__)       \
+  do {                                                        \
+    if((__HANDLE__)->Instance == USART1)                      \
+    {                                                         \
+      switch(__HAL_RCC_GET_USART1_SOURCE())                   \
+      {                                                       \
+        case RCC_USART1CLKSOURCE_PCLK1:                       \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;         \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_HSI:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI;           \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_SYSCLK:                      \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK;        \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_LSE:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE;           \
+          break;                                              \
+        default:                                              \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED;     \
+          break;                                              \
+      }                                                       \
+    }                                                         \
+    else if((__HANDLE__)->Instance == USART2)                 \
+    {                                                         \
+      switch(__HAL_RCC_GET_USART2_SOURCE())                   \
+      {                                                       \
+        case RCC_USART2CLKSOURCE_PCLK1:                       \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;         \
+          break;                                              \
+        case RCC_USART2CLKSOURCE_HSI:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI;           \
+          break;                                              \
+        case RCC_USART2CLKSOURCE_SYSCLK:                      \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK;        \
+          break;                                              \
+        case RCC_USART2CLKSOURCE_LSE:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE;           \
+          break;                                              \
+        default:                                              \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED;     \
+          break;                                              \
+      }                                                       \
+    }                                                         \
+    else if((__HANDLE__)->Instance == USART3)                 \
+    {                                                         \
+      (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;             \
+    }                                                         \
+    else if((__HANDLE__)->Instance == USART4)                 \
+    {                                                         \
+      (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;             \
+    }                                                         \
+    else if((__HANDLE__)->Instance == LPUART1)                \
+    {                                                         \
+      switch(__HAL_RCC_GET_LPUART1_SOURCE())                  \
+      {                                                       \
+        case RCC_LPUART1CLKSOURCE_PCLK1:                      \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;         \
+          break;                                              \
+        case RCC_LPUART1CLKSOURCE_HSI:                        \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI;           \
+          break;                                              \
+        case RCC_LPUART1CLKSOURCE_SYSCLK:                     \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK;        \
+          break;                                              \
+        case RCC_LPUART1CLKSOURCE_LSE:                        \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE;           \
+          break;                                              \
+        default:                                              \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED;     \
+          break;                                              \
+      }                                                       \
+    }                                                         \
+    else                                                      \
+    {                                                         \
+      (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED;         \
+    }                                                         \
+  } while(0U)
+#elif defined(STM32G070xx)
+/** @brief  Report the UART clock source.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @param  __CLOCKSOURCE__ output variable.
+  * @retval UART clocking source, written in __CLOCKSOURCE__.
+  */
+#define UART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__)       \
+  do {                                                        \
+    if((__HANDLE__)->Instance == USART1)                      \
+    {                                                         \
+      switch(__HAL_RCC_GET_USART1_SOURCE())                   \
+      {                                                       \
+        case RCC_USART1CLKSOURCE_PCLK1:                       \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;         \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_HSI:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI;           \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_SYSCLK:                      \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK;        \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_LSE:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE;           \
+          break;                                              \
+        default:                                              \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED;     \
+          break;                                              \
+      }                                                       \
+    }                                                         \
+    else if((__HANDLE__)->Instance == USART2)                 \
+    {                                                         \
+      switch(__HAL_RCC_GET_USART2_SOURCE())                   \
+      {                                                       \
+        case RCC_USART2CLKSOURCE_PCLK1:                       \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;         \
+          break;                                              \
+        case RCC_USART2CLKSOURCE_HSI:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI;           \
+          break;                                              \
+        case RCC_USART2CLKSOURCE_SYSCLK:                      \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK;        \
+          break;                                              \
+        case RCC_USART2CLKSOURCE_LSE:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE;           \
+          break;                                              \
+        default:                                              \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED;     \
+          break;                                              \
+      }                                                       \
+    }                                                         \
+    else if((__HANDLE__)->Instance == USART3)                 \
+    {                                                         \
+      (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;             \
+    }                                                         \
+    else if((__HANDLE__)->Instance == USART4)                 \
+    {                                                         \
+      (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;             \
+    }                                                         \
+    else                                                      \
+    {                                                         \
+      (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED;         \
+    }                                                         \
+  } while(0U)
+#elif defined(STM32G041xx) || defined(STM32G031xx) || defined(STM32G051xx) || defined(STM32G061xx)
+/** @brief  Report the UART clock source.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @param  __CLOCKSOURCE__ output variable.
+  * @retval UART clocking source, written in __CLOCKSOURCE__.
+  */
+#define UART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__)       \
+  do {                                                        \
+    if((__HANDLE__)->Instance == USART1)                      \
+    {                                                         \
+      switch(__HAL_RCC_GET_USART1_SOURCE())                   \
+      {                                                       \
+        case RCC_USART1CLKSOURCE_PCLK1:                       \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;         \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_HSI:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI;           \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_SYSCLK:                      \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK;        \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_LSE:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE;           \
+          break;                                              \
+        default:                                              \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED;     \
+          break;                                              \
+      }                                                       \
+    }                                                         \
+    else if((__HANDLE__)->Instance == USART2)                 \
+    {                                                         \
+      (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;             \
+    }                                                         \
+    else if((__HANDLE__)->Instance == LPUART1)                \
+    {                                                         \
+      switch(__HAL_RCC_GET_LPUART1_SOURCE())                  \
+      {                                                       \
+        case RCC_LPUART1CLKSOURCE_PCLK1:                      \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;         \
+          break;                                              \
+        case RCC_LPUART1CLKSOURCE_HSI:                        \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI;           \
+          break;                                              \
+        case RCC_LPUART1CLKSOURCE_SYSCLK:                     \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK;        \
+          break;                                              \
+        case RCC_LPUART1CLKSOURCE_LSE:                        \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE;           \
+          break;                                              \
+        default:                                              \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED;     \
+          break;                                              \
+      }                                                       \
+    }                                                         \
+    else                                                      \
+    {                                                         \
+      (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED;         \
+    }                                                         \
+  } while(0U)
+#elif defined(STM32G030xx) || defined(STM32G050xx)
+/** @brief  Report the UART clock source.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @param  __CLOCKSOURCE__ output variable.
+  * @retval UART clocking source, written in __CLOCKSOURCE__.
+  */
+#define UART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__)       \
+  do {                                                        \
+    if((__HANDLE__)->Instance == USART1)                      \
+    {                                                         \
+      switch(__HAL_RCC_GET_USART1_SOURCE())                   \
+      {                                                       \
+        case RCC_USART1CLKSOURCE_PCLK1:                       \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;         \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_HSI:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI;           \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_SYSCLK:                      \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK;        \
+          break;                                              \
+        case RCC_USART1CLKSOURCE_LSE:                         \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE;           \
+          break;                                              \
+        default:                                              \
+          (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED;     \
+          break;                                              \
+      }                                                       \
+    }                                                         \
+    else if((__HANDLE__)->Instance == USART2)                 \
+    {                                                         \
+      (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1;             \
+    }                                                         \
+    else                                                      \
+    {                                                         \
+      (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED;         \
+    }                                                         \
+  } while(0U)
+#endif /* STM32G0C1xx || STM32G0B1xx */
+
+/** @brief  Report the UART mask to apply to retrieve the received data
+  *         according to the word length and to the parity bits activation.
+  * @note   If PCE = 1, the parity bit is not included in the data extracted
+  *         by the reception API().
+  *         This masking operation is not carried out in the case of
+  *         DMA transfers.
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @retval None, the mask to apply to UART RDR register is stored in (__HANDLE__)->Mask field.
+  */
+#define UART_MASK_COMPUTATION(__HANDLE__)                             \
+  do {                                                                \
+    if ((__HANDLE__)->Init.WordLength == UART_WORDLENGTH_9B)          \
+    {                                                                 \
+      if ((__HANDLE__)->Init.Parity == UART_PARITY_NONE)              \
+      {                                                               \
+        (__HANDLE__)->Mask = 0x01FFU ;                                \
+      }                                                               \
+      else                                                            \
+      {                                                               \
+        (__HANDLE__)->Mask = 0x00FFU ;                                \
+      }                                                               \
+    }                                                                 \
+    else if ((__HANDLE__)->Init.WordLength == UART_WORDLENGTH_8B)     \
+    {                                                                 \
+      if ((__HANDLE__)->Init.Parity == UART_PARITY_NONE)              \
+      {                                                               \
+        (__HANDLE__)->Mask = 0x00FFU ;                                \
+      }                                                               \
+      else                                                            \
+      {                                                               \
+        (__HANDLE__)->Mask = 0x007FU ;                                \
+      }                                                               \
+    }                                                                 \
+    else if ((__HANDLE__)->Init.WordLength == UART_WORDLENGTH_7B)     \
+    {                                                                 \
+      if ((__HANDLE__)->Init.Parity == UART_PARITY_NONE)              \
+      {                                                               \
+        (__HANDLE__)->Mask = 0x007FU ;                                \
+      }                                                               \
+      else                                                            \
+      {                                                               \
+        (__HANDLE__)->Mask = 0x003FU ;                                \
+      }                                                               \
+    }                                                                 \
+    else                                                              \
+    {                                                                 \
+      (__HANDLE__)->Mask = 0x0000U;                                   \
+    }                                                                 \
+  } while(0U)
+
+/**
+  * @brief Ensure that UART frame length is valid.
+  * @param __LENGTH__ UART frame length.
+  * @retval SET (__LENGTH__ is valid) or RESET (__LENGTH__ is invalid)
+  */
+#define IS_UART_WORD_LENGTH(__LENGTH__) (((__LENGTH__) == UART_WORDLENGTH_7B) || \
+                                         ((__LENGTH__) == UART_WORDLENGTH_8B) || \
+                                         ((__LENGTH__) == UART_WORDLENGTH_9B))
+
+/**
+  * @brief Ensure that UART wake-up address length is valid.
+  * @param __ADDRESS__ UART wake-up address length.
+  * @retval SET (__ADDRESS__ is valid) or RESET (__ADDRESS__ is invalid)
+  */
+#define IS_UART_ADDRESSLENGTH_DETECT(__ADDRESS__) (((__ADDRESS__) == UART_ADDRESS_DETECT_4B) || \
+                                                   ((__ADDRESS__) == UART_ADDRESS_DETECT_7B))
+
+/**
+  * @brief Ensure that UART TXFIFO threshold level is valid.
+  * @param __THRESHOLD__ UART TXFIFO threshold level.
+  * @retval SET (__THRESHOLD__ is valid) or RESET (__THRESHOLD__ is invalid)
+  */
+#define IS_UART_TXFIFO_THRESHOLD(__THRESHOLD__) (((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_1_8) || \
+                                                 ((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_1_4) || \
+                                                 ((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_1_2) || \
+                                                 ((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_3_4) || \
+                                                 ((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_7_8) || \
+                                                 ((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_8_8))
+
+/**
+  * @brief Ensure that UART RXFIFO threshold level is valid.
+  * @param __THRESHOLD__ UART RXFIFO threshold level.
+  * @retval SET (__THRESHOLD__ is valid) or RESET (__THRESHOLD__ is invalid)
+  */
+#define IS_UART_RXFIFO_THRESHOLD(__THRESHOLD__) (((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_1_8) || \
+                                                 ((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_1_4) || \
+                                                 ((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_1_2) || \
+                                                 ((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_3_4) || \
+                                                 ((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_7_8) || \
+                                                 ((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_8_8))
+
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_UART_EX_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_usart.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_usart.h
new file mode 100644
index 0000000..4625250
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_usart.h
@@ -0,0 +1,909 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_usart.h
+  * @author  MCD Application Team
+  * @brief   Header file of USART HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_USART_H
+#define STM32G0xx_HAL_USART_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup USART
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup USART_Exported_Types USART Exported Types
+  * @{
+  */
+
+/**
+  * @brief USART Init Structure definition
+  */
+typedef struct
+{
+  uint32_t BaudRate;                  /*!< This member configures the Usart communication baud rate.
+                                           The baud rate is computed using the following formula:
+                                              Baud Rate Register[15:4] = ((2 * fclk_pres) /
+                                              ((huart->Init.BaudRate)))[15:4]
+                                              Baud Rate Register[3]    = 0
+                                              Baud Rate Register[2:0]  =  (((2 * fclk_pres) /
+                                              ((huart->Init.BaudRate)))[3:0]) >> 1
+                                              where fclk_pres is the USART input clock frequency (fclk)
+                                              divided by a prescaler.
+                                           @note  Oversampling by 8 is systematically applied to
+                                                  achieve high baud rates. */
+
+  uint32_t WordLength;                /*!< Specifies the number of data bits transmitted or received in a frame.
+                                           This parameter can be a value of @ref USARTEx_Word_Length. */
+
+  uint32_t StopBits;                  /*!< Specifies the number of stop bits transmitted.
+                                           This parameter can be a value of @ref USART_Stop_Bits. */
+
+  uint32_t Parity;                   /*!< Specifies the parity mode.
+                                           This parameter can be a value of @ref USART_Parity
+                                           @note When parity is enabled, the computed parity is inserted
+                                                 at the MSB position of the transmitted data (9th bit when
+                                                 the word length is set to 9 data bits; 8th bit when the
+                                                 word length is set to 8 data bits). */
+
+  uint32_t Mode;                      /*!< Specifies whether the Receive or Transmit mode is enabled or disabled.
+                                           This parameter can be a value of @ref USART_Mode. */
+
+  uint32_t CLKPolarity;               /*!< Specifies the steady state of the serial clock.
+                                           This parameter can be a value of @ref USART_Clock_Polarity. */
+
+  uint32_t CLKPhase;                  /*!< Specifies the clock transition on which the bit capture is made.
+                                           This parameter can be a value of @ref USART_Clock_Phase. */
+
+  uint32_t CLKLastBit;                /*!< Specifies whether the clock pulse corresponding to the last transmitted
+                                           data bit (MSB) has to be output on the SCLK pin in synchronous mode.
+                                           This parameter can be a value of @ref USART_Last_Bit. */
+
+  uint32_t ClockPrescaler;            /*!< Specifies the prescaler value used to divide the USART clock source.
+                                           This parameter can be a value of @ref USART_ClockPrescaler. */
+} USART_InitTypeDef;
+
+/**
+  * @brief HAL USART State structures definition
+  */
+typedef enum
+{
+  HAL_USART_STATE_RESET             = 0x00U,    /*!< Peripheral is not initialized                  */
+  HAL_USART_STATE_READY             = 0x01U,    /*!< Peripheral Initialized and ready for use       */
+  HAL_USART_STATE_BUSY              = 0x02U,    /*!< an internal process is ongoing                 */
+  HAL_USART_STATE_BUSY_TX           = 0x12U,    /*!< Data Transmission process is ongoing           */
+  HAL_USART_STATE_BUSY_RX           = 0x22U,    /*!< Data Reception process is ongoing              */
+  HAL_USART_STATE_BUSY_TX_RX        = 0x32U,    /*!< Data Transmission Reception process is ongoing */
+  HAL_USART_STATE_TIMEOUT           = 0x03U,    /*!< Timeout state                                  */
+  HAL_USART_STATE_ERROR             = 0x04U     /*!< Error                                          */
+} HAL_USART_StateTypeDef;
+
+/**
+  * @brief  USART clock sources definitions
+  */
+typedef enum
+{
+  USART_CLOCKSOURCE_PCLK1      = 0x00U,    /*!< PCLK1 clock source     */
+  USART_CLOCKSOURCE_HSI        = 0x02U,    /*!< HSI clock source       */
+  USART_CLOCKSOURCE_SYSCLK     = 0x04U,    /*!< SYSCLK clock source    */
+  USART_CLOCKSOURCE_LSE        = 0x08U,    /*!< LSE clock source       */
+  USART_CLOCKSOURCE_UNDEFINED  = 0x10U     /*!< Undefined clock source */
+} USART_ClockSourceTypeDef;
+
+/**
+  * @brief  USART handle Structure definition
+  */
+typedef struct __USART_HandleTypeDef
+{
+  USART_TypeDef                 *Instance;               /*!< USART registers base address        */
+
+  USART_InitTypeDef             Init;                    /*!< USART communication parameters      */
+
+  uint8_t                       *pTxBuffPtr;             /*!< Pointer to USART Tx transfer Buffer */
+
+  uint16_t                      TxXferSize;              /*!< USART Tx Transfer size              */
+
+  __IO uint16_t                 TxXferCount;             /*!< USART Tx Transfer Counter           */
+
+  uint8_t                       *pRxBuffPtr;             /*!< Pointer to USART Rx transfer Buffer */
+
+  uint16_t                      RxXferSize;              /*!< USART Rx Transfer size              */
+
+  __IO uint16_t                 RxXferCount;             /*!< USART Rx Transfer Counter           */
+
+  uint16_t                      Mask;                    /*!< USART Rx RDR register mask          */
+
+  uint16_t                      NbRxDataToProcess;       /*!< Number of data to process during RX ISR execution */
+
+  uint16_t                      NbTxDataToProcess;       /*!< Number of data to process during TX ISR execution */
+
+  uint32_t                      SlaveMode;               /*!< Enable/Disable UART SPI Slave Mode. This parameter can be a value
+                                                              of @ref USARTEx_Slave_Mode */
+
+  uint32_t                      FifoMode;                /*!< Specifies if the FIFO mode will be used. This parameter can be a value
+                                                              of @ref USARTEx_FIFO_mode. */
+
+  void (*RxISR)(struct __USART_HandleTypeDef *husart);   /*!< Function pointer on Rx IRQ handler  */
+
+  void (*TxISR)(struct __USART_HandleTypeDef *husart);   /*!< Function pointer on Tx IRQ handler  */
+
+  DMA_HandleTypeDef             *hdmatx;                 /*!< USART Tx DMA Handle parameters      */
+
+  DMA_HandleTypeDef             *hdmarx;                 /*!< USART Rx DMA Handle parameters      */
+
+  HAL_LockTypeDef               Lock;                    /*!< Locking object                      */
+
+  __IO HAL_USART_StateTypeDef   State;                   /*!< USART communication state           */
+
+  __IO uint32_t                 ErrorCode;               /*!< USART Error code                    */
+
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+  void (* TxHalfCpltCallback)(struct __USART_HandleTypeDef *husart);        /*!< USART Tx Half Complete Callback        */
+  void (* TxCpltCallback)(struct __USART_HandleTypeDef *husart);            /*!< USART Tx Complete Callback             */
+  void (* RxHalfCpltCallback)(struct __USART_HandleTypeDef *husart);        /*!< USART Rx Half Complete Callback        */
+  void (* RxCpltCallback)(struct __USART_HandleTypeDef *husart);            /*!< USART Rx Complete Callback             */
+  void (* TxRxCpltCallback)(struct __USART_HandleTypeDef *husart);          /*!< USART Tx Rx Complete Callback          */
+  void (* ErrorCallback)(struct __USART_HandleTypeDef *husart);             /*!< USART Error Callback                   */
+  void (* AbortCpltCallback)(struct __USART_HandleTypeDef *husart);         /*!< USART Abort Complete Callback          */
+  void (* RxFifoFullCallback)(struct __USART_HandleTypeDef *husart);        /*!< USART Rx Fifo Full Callback            */
+  void (* TxFifoEmptyCallback)(struct __USART_HandleTypeDef *husart);       /*!< USART Tx Fifo Empty Callback           */
+
+  void (* MspInitCallback)(struct __USART_HandleTypeDef *husart);           /*!< USART Msp Init callback                */
+  void (* MspDeInitCallback)(struct __USART_HandleTypeDef *husart);         /*!< USART Msp DeInit callback              */
+#endif  /* USE_HAL_USART_REGISTER_CALLBACKS */
+
+} USART_HandleTypeDef;
+
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  HAL USART Callback ID enumeration definition
+  */
+typedef enum
+{
+  HAL_USART_TX_HALFCOMPLETE_CB_ID         = 0x00U,    /*!< USART Tx Half Complete Callback ID        */
+  HAL_USART_TX_COMPLETE_CB_ID             = 0x01U,    /*!< USART Tx Complete Callback ID             */
+  HAL_USART_RX_HALFCOMPLETE_CB_ID         = 0x02U,    /*!< USART Rx Half Complete Callback ID        */
+  HAL_USART_RX_COMPLETE_CB_ID             = 0x03U,    /*!< USART Rx Complete Callback ID             */
+  HAL_USART_TX_RX_COMPLETE_CB_ID          = 0x04U,    /*!< USART Tx Rx Complete Callback ID          */
+  HAL_USART_ERROR_CB_ID                   = 0x05U,    /*!< USART Error Callback ID                   */
+  HAL_USART_ABORT_COMPLETE_CB_ID          = 0x06U,    /*!< USART Abort Complete Callback ID          */
+  HAL_USART_RX_FIFO_FULL_CB_ID            = 0x07U,    /*!< USART Rx Fifo Full Callback ID            */
+  HAL_USART_TX_FIFO_EMPTY_CB_ID           = 0x08U,    /*!< USART Tx Fifo Empty Callback ID           */
+
+  HAL_USART_MSPINIT_CB_ID                 = 0x09U,    /*!< USART MspInit callback ID                 */
+  HAL_USART_MSPDEINIT_CB_ID               = 0x0AU     /*!< USART MspDeInit callback ID               */
+
+} HAL_USART_CallbackIDTypeDef;
+
+/**
+  * @brief  HAL USART Callback pointer definition
+  */
+typedef  void (*pUSART_CallbackTypeDef)(USART_HandleTypeDef *husart);  /*!< pointer to an USART callback function */
+
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup USART_Exported_Constants USART Exported Constants
+  * @{
+  */
+
+/** @defgroup USART_Error_Definition   USART Error Definition
+  * @{
+  */
+#define HAL_USART_ERROR_NONE             (0x00000000U)    /*!< No error                  */
+#define HAL_USART_ERROR_PE               (0x00000001U)    /*!< Parity error              */
+#define HAL_USART_ERROR_NE               (0x00000002U)    /*!< Noise error               */
+#define HAL_USART_ERROR_FE               (0x00000004U)    /*!< Frame error               */
+#define HAL_USART_ERROR_ORE              (0x00000008U)    /*!< Overrun error             */
+#define HAL_USART_ERROR_DMA              (0x00000010U)    /*!< DMA transfer error        */
+#define HAL_USART_ERROR_UDR              (0x00000020U)    /*!< SPI slave underrun error  */
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+#define HAL_USART_ERROR_INVALID_CALLBACK (0x00000040U)    /*!< Invalid Callback error    */
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+#define  HAL_USART_ERROR_RTO              (0x00000080U)    /*!< Receiver Timeout error  */
+/**
+  * @}
+  */
+
+/** @defgroup USART_Stop_Bits  USART Number of Stop Bits
+  * @{
+  */
+#define USART_STOPBITS_0_5                   USART_CR2_STOP_0                     /*!< USART frame with 0.5 stop bit  */
+#define USART_STOPBITS_1                     0x00000000U                          /*!< USART frame with 1 stop bit    */
+#define USART_STOPBITS_1_5                  (USART_CR2_STOP_0 | USART_CR2_STOP_1) /*!< USART frame with 1.5 stop bits */
+#define USART_STOPBITS_2                     USART_CR2_STOP_1                     /*!< USART frame with 2 stop bits   */
+/**
+  * @}
+  */
+
+/** @defgroup USART_Parity    USART Parity
+  * @{
+  */
+#define USART_PARITY_NONE                   0x00000000U                      /*!< No parity   */
+#define USART_PARITY_EVEN                   USART_CR1_PCE                    /*!< Even parity */
+#define USART_PARITY_ODD                    (USART_CR1_PCE | USART_CR1_PS)   /*!< Odd parity  */
+/**
+  * @}
+  */
+
+/** @defgroup USART_Mode   USART Mode
+  * @{
+  */
+#define USART_MODE_RX                       USART_CR1_RE                    /*!< RX mode        */
+#define USART_MODE_TX                       USART_CR1_TE                    /*!< TX mode        */
+#define USART_MODE_TX_RX                    (USART_CR1_TE |USART_CR1_RE)    /*!< RX and TX mode */
+/**
+  * @}
+  */
+
+/** @defgroup USART_Clock  USART Clock
+  * @{
+  */
+#define USART_CLOCK_DISABLE                 0x00000000U       /*!< USART clock disable */
+#define USART_CLOCK_ENABLE                  USART_CR2_CLKEN   /*!< USART clock enable  */
+/**
+  * @}
+  */
+
+/** @defgroup USART_Clock_Polarity  USART Clock Polarity
+  * @{
+  */
+#define USART_POLARITY_LOW                  0x00000000U      /*!< Driver enable signal is active high */
+#define USART_POLARITY_HIGH                 USART_CR2_CPOL   /*!< Driver enable signal is active low  */
+/**
+  * @}
+  */
+
+/** @defgroup USART_Clock_Phase   USART Clock Phase
+  * @{
+  */
+#define USART_PHASE_1EDGE                   0x00000000U      /*!< USART frame phase on first clock transition  */
+#define USART_PHASE_2EDGE                   USART_CR2_CPHA   /*!< USART frame phase on second clock transition */
+/**
+  * @}
+  */
+
+/** @defgroup USART_Last_Bit  USART Last Bit
+  * @{
+  */
+#define USART_LASTBIT_DISABLE               0x00000000U      /*!< USART frame last data bit clock pulse not output to SCLK pin */
+#define USART_LASTBIT_ENABLE                USART_CR2_LBCL   /*!< USART frame last data bit clock pulse output to SCLK pin     */
+/**
+  * @}
+  */
+
+/** @defgroup USART_ClockPrescaler  USART Clock Prescaler
+  * @{
+  */
+#define USART_PRESCALER_DIV1    0x00000000U  /*!< fclk_pres = fclk     */
+#define USART_PRESCALER_DIV2    0x00000001U  /*!< fclk_pres = fclk/2   */
+#define USART_PRESCALER_DIV4    0x00000002U  /*!< fclk_pres = fclk/4   */
+#define USART_PRESCALER_DIV6    0x00000003U  /*!< fclk_pres = fclk/6   */
+#define USART_PRESCALER_DIV8    0x00000004U  /*!< fclk_pres = fclk/8   */
+#define USART_PRESCALER_DIV10   0x00000005U  /*!< fclk_pres = fclk/10  */
+#define USART_PRESCALER_DIV12   0x00000006U  /*!< fclk_pres = fclk/12  */
+#define USART_PRESCALER_DIV16   0x00000007U  /*!< fclk_pres = fclk/16  */
+#define USART_PRESCALER_DIV32   0x00000008U  /*!< fclk_pres = fclk/32  */
+#define USART_PRESCALER_DIV64   0x00000009U  /*!< fclk_pres = fclk/64  */
+#define USART_PRESCALER_DIV128  0x0000000AU  /*!< fclk_pres = fclk/128 */
+#define USART_PRESCALER_DIV256  0x0000000BU  /*!< fclk_pres = fclk/256 */
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_Request_Parameters  USART Request Parameters
+  * @{
+  */
+#define USART_RXDATA_FLUSH_REQUEST        USART_RQR_RXFRQ        /*!< Receive Data flush Request  */
+#define USART_TXDATA_FLUSH_REQUEST        USART_RQR_TXFRQ        /*!< Transmit data flush Request */
+/**
+  * @}
+  */
+
+/** @defgroup USART_Flags      USART Flags
+  *        Elements values convention: 0xXXXX
+  *           - 0xXXXX  : Flag mask in the ISR register
+  * @{
+  */
+#define USART_FLAG_TXFT                     USART_ISR_TXFT          /*!< USART TXFIFO threshold flag                */
+#define USART_FLAG_RXFT                     USART_ISR_RXFT          /*!< USART RXFIFO threshold flag                */
+#define USART_FLAG_RXFF                     USART_ISR_RXFF          /*!< USART RXFIFO Full flag                     */
+#define USART_FLAG_TXFE                     USART_ISR_TXFE          /*!< USART TXFIFO Empty flag                    */
+#define USART_FLAG_REACK                    USART_ISR_REACK         /*!< USART receive enable acknowledge flag      */
+#define USART_FLAG_TEACK                    USART_ISR_TEACK         /*!< USART transmit enable acknowledge flag     */
+#define USART_FLAG_BUSY                     USART_ISR_BUSY          /*!< USART busy flag                            */
+#define USART_FLAG_UDR                      USART_ISR_UDR           /*!< SPI slave underrun error flag              */
+#define USART_FLAG_TXE                      USART_ISR_TXE_TXFNF     /*!< USART transmit data register empty         */
+#define USART_FLAG_TXFNF                    USART_ISR_TXE_TXFNF     /*!< USART TXFIFO not full                      */
+#define USART_FLAG_RTOF                     USART_ISR_RTOF          /*!< USART receiver timeout flag                */
+#define USART_FLAG_TC                       USART_ISR_TC            /*!< USART transmission complete                */
+#define USART_FLAG_RXNE                     USART_ISR_RXNE_RXFNE    /*!< USART read data register not empty         */
+#define USART_FLAG_RXFNE                    USART_ISR_RXNE_RXFNE    /*!< USART RXFIFO not empty                     */
+#define USART_FLAG_IDLE                     USART_ISR_IDLE          /*!< USART idle flag                            */
+#define USART_FLAG_ORE                      USART_ISR_ORE           /*!< USART overrun error                        */
+#define USART_FLAG_NE                       USART_ISR_NE            /*!< USART noise error                          */
+#define USART_FLAG_FE                       USART_ISR_FE            /*!< USART frame error                          */
+#define USART_FLAG_PE                       USART_ISR_PE            /*!< USART parity error                         */
+/**
+  * @}
+  */
+
+/** @defgroup USART_Interrupt_definition USART Interrupts Definition
+  *        Elements values convention: 0000ZZZZ0XXYYYYYb
+  *           - YYYYY  : Interrupt source position in the XX register (5bits)
+  *           - XX  : Interrupt source register (2bits)
+  *                 - 01: CR1 register
+  *                 - 10: CR2 register
+  *                 - 11: CR3 register
+  *           - ZZZZ  : Flag position in the ISR register(4bits)
+  * @{
+  */
+
+#define USART_IT_PE                          0x0028U     /*!< USART parity error interruption                 */
+#define USART_IT_TXE                         0x0727U     /*!< USART transmit data register empty interruption */
+#define USART_IT_TXFNF                       0x0727U     /*!< USART TX FIFO not full interruption             */
+#define USART_IT_TC                          0x0626U     /*!< USART transmission complete interruption        */
+#define USART_IT_RXNE                        0x0525U     /*!< USART read data register not empty interruption */
+#define USART_IT_RXFNE                       0x0525U     /*!< USART RXFIFO not empty interruption             */
+#define USART_IT_IDLE                        0x0424U     /*!< USART idle interruption                         */
+#define USART_IT_ERR                         0x0060U     /*!< USART error interruption                        */
+#define USART_IT_ORE                         0x0300U     /*!< USART overrun error interruption                */
+#define USART_IT_NE                          0x0200U     /*!< USART noise error interruption                  */
+#define USART_IT_FE                          0x0100U     /*!< USART frame error interruption                  */
+#define USART_IT_RXFF                        0x183FU     /*!< USART RXFIFO full interruption                  */
+#define USART_IT_TXFE                        0x173EU     /*!< USART TXFIFO empty interruption                 */
+#define USART_IT_RXFT                        0x1A7CU     /*!< USART RXFIFO threshold reached interruption     */
+#define USART_IT_TXFT                        0x1B77U     /*!< USART TXFIFO threshold reached interruption     */
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_IT_CLEAR_Flags    USART Interruption Clear Flags
+  * @{
+  */
+#define USART_CLEAR_PEF                       USART_ICR_PECF            /*!< Parity Error Clear Flag             */
+#define USART_CLEAR_FEF                       USART_ICR_FECF            /*!< Framing Error Clear Flag            */
+#define USART_CLEAR_NEF                       USART_ICR_NECF            /*!< Noise Error detected Clear Flag     */
+#define USART_CLEAR_OREF                      USART_ICR_ORECF           /*!< OverRun Error Clear Flag            */
+#define USART_CLEAR_IDLEF                     USART_ICR_IDLECF          /*!< IDLE line detected Clear Flag       */
+#define USART_CLEAR_TCF                       USART_ICR_TCCF            /*!< Transmission Complete Clear Flag    */
+#define USART_CLEAR_UDRF                      USART_ICR_UDRCF           /*!< SPI slave underrun error Clear Flag */
+#define USART_CLEAR_TXFECF                    USART_ICR_TXFECF          /*!< TXFIFO Empty Clear Flag             */
+#define USART_CLEAR_RTOF                      USART_ICR_RTOCF           /*!< USART receiver timeout clear flag  */
+/**
+  * @}
+  */
+
+/** @defgroup USART_Interruption_Mask    USART Interruption Flags Mask
+  * @{
+  */
+#define USART_IT_MASK                             0x001FU     /*!< USART interruptions flags mask */
+#define USART_CR_MASK                             0x00E0U     /*!< USART control register mask */
+#define USART_CR_POS                              5U          /*!< USART control register position */
+#define USART_ISR_MASK                            0x1F00U     /*!< USART ISR register mask         */
+#define USART_ISR_POS                             8U          /*!< USART ISR register position     */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup USART_Exported_Macros USART Exported Macros
+  * @{
+  */
+
+/** @brief Reset USART handle state.
+  * @param  __HANDLE__ USART handle.
+  * @retval None
+  */
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+#define __HAL_USART_RESET_HANDLE_STATE(__HANDLE__)  do{                                            \
+                                                        (__HANDLE__)->State = HAL_USART_STATE_RESET; \
+                                                        (__HANDLE__)->MspInitCallback = NULL;        \
+                                                        (__HANDLE__)->MspDeInitCallback = NULL;      \
+                                                      } while(0U)
+#else
+#define __HAL_USART_RESET_HANDLE_STATE(__HANDLE__)  ((__HANDLE__)->State = HAL_USART_STATE_RESET)
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+
+/** @brief  Check whether the specified USART flag is set or not.
+  * @param  __HANDLE__ specifies the USART Handle
+  * @param  __FLAG__ specifies the flag to check.
+  *        This parameter can be one of the following values:
+  *            @arg @ref USART_FLAG_TXFT  TXFIFO threshold flag
+  *            @arg @ref USART_FLAG_RXFT  RXFIFO threshold flag
+  *            @arg @ref USART_FLAG_RXFF  RXFIFO Full flag
+  *            @arg @ref USART_FLAG_TXFE  TXFIFO Empty flag
+  *            @arg @ref USART_FLAG_REACK Receive enable acknowledge flag
+  *            @arg @ref USART_FLAG_TEACK Transmit enable acknowledge flag
+  *            @arg @ref USART_FLAG_BUSY  Busy flag
+  *            @arg @ref USART_FLAG_UDR   SPI slave underrun error flag
+  *            @arg @ref USART_FLAG_TXE   Transmit data register empty flag
+  *            @arg @ref USART_FLAG_TXFNF TXFIFO not full flag
+  *            @arg @ref USART_FLAG_TC    Transmission Complete flag
+  *            @arg @ref USART_FLAG_RXNE  Receive data register not empty flag
+  *            @arg @ref USART_FLAG_RXFNE RXFIFO not empty flag
+  *            @arg @ref USART_FLAG_RTOF  Receiver Timeout flag
+  *            @arg @ref USART_FLAG_IDLE  Idle Line detection flag
+  *            @arg @ref USART_FLAG_ORE   OverRun Error flag
+  *            @arg @ref USART_FLAG_NE    Noise Error flag
+  *            @arg @ref USART_FLAG_FE    Framing Error flag
+  *            @arg @ref USART_FLAG_PE    Parity Error flag
+  * @retval The new state of __FLAG__ (TRUE or FALSE).
+  */
+#define __HAL_USART_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->ISR & (__FLAG__)) == (__FLAG__))
+
+/** @brief  Clear the specified USART pending flag.
+  * @param  __HANDLE__ specifies the USART Handle.
+  * @param  __FLAG__ specifies the flag to check.
+  *          This parameter can be any combination of the following values:
+  *            @arg @ref USART_CLEAR_PEF      Parity Error Clear Flag
+  *            @arg @ref USART_CLEAR_FEF      Framing Error Clear Flag
+  *            @arg @ref USART_CLEAR_NEF      Noise detected Clear Flag
+  *            @arg @ref USART_CLEAR_OREF     Overrun Error Clear Flag
+  *            @arg @ref USART_CLEAR_IDLEF    IDLE line detected Clear Flag
+  *            @arg @ref USART_CLEAR_TXFECF   TXFIFO empty clear Flag
+  *            @arg @ref USART_CLEAR_TCF      Transmission Complete Clear Flag
+  *            @arg @ref USART_CLEAR_RTOF     Receiver Timeout clear flag
+  *            @arg @ref USART_CLEAR_UDRF     SPI slave underrun error Clear Flag
+  * @retval None
+  */
+#define __HAL_USART_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__))
+
+/** @brief  Clear the USART PE pending flag.
+  * @param  __HANDLE__ specifies the USART Handle.
+  * @retval None
+  */
+#define __HAL_USART_CLEAR_PEFLAG(__HANDLE__)   __HAL_USART_CLEAR_FLAG((__HANDLE__), USART_CLEAR_PEF)
+
+/** @brief  Clear the USART FE pending flag.
+  * @param  __HANDLE__ specifies the USART Handle.
+  * @retval None
+  */
+#define __HAL_USART_CLEAR_FEFLAG(__HANDLE__)   __HAL_USART_CLEAR_FLAG((__HANDLE__), USART_CLEAR_FEF)
+
+/** @brief  Clear the USART NE pending flag.
+  * @param  __HANDLE__ specifies the USART Handle.
+  * @retval None
+  */
+#define __HAL_USART_CLEAR_NEFLAG(__HANDLE__)  __HAL_USART_CLEAR_FLAG((__HANDLE__), USART_CLEAR_NEF)
+
+/** @brief  Clear the USART ORE pending flag.
+  * @param  __HANDLE__ specifies the USART Handle.
+  * @retval None
+  */
+#define __HAL_USART_CLEAR_OREFLAG(__HANDLE__)   __HAL_USART_CLEAR_FLAG((__HANDLE__), USART_CLEAR_OREF)
+
+/** @brief  Clear the USART IDLE pending flag.
+  * @param  __HANDLE__ specifies the USART Handle.
+  * @retval None
+  */
+#define __HAL_USART_CLEAR_IDLEFLAG(__HANDLE__)   __HAL_USART_CLEAR_FLAG((__HANDLE__), USART_CLEAR_IDLEF)
+
+/** @brief  Clear the USART TX FIFO empty clear flag.
+  * @param  __HANDLE__ specifies the USART Handle.
+  * @retval None
+  */
+#define __HAL_USART_CLEAR_TXFECF(__HANDLE__)   __HAL_USART_CLEAR_FLAG((__HANDLE__), USART_CLEAR_TXFECF)
+
+/** @brief  Clear SPI slave underrun error flag.
+  * @param  __HANDLE__ specifies the USART Handle.
+  * @retval None
+  */
+#define __HAL_USART_CLEAR_UDRFLAG(__HANDLE__)   __HAL_USART_CLEAR_FLAG((__HANDLE__), USART_CLEAR_UDRF)
+
+/** @brief  Enable the specified USART interrupt.
+  * @param  __HANDLE__ specifies the USART Handle.
+  * @param  __INTERRUPT__ specifies the USART interrupt source to enable.
+  *          This parameter can be one of the following values:
+  *            @arg @ref USART_IT_RXFF  RXFIFO Full interrupt
+  *            @arg @ref USART_IT_TXFE  TXFIFO Empty interrupt
+  *            @arg @ref USART_IT_RXFT  RXFIFO threshold interrupt
+  *            @arg @ref USART_IT_TXFT  TXFIFO threshold interrupt
+  *            @arg @ref USART_IT_TXE   Transmit Data Register empty interrupt
+  *            @arg @ref USART_IT_TXFNF TX FIFO not full interrupt
+  *            @arg @ref USART_IT_TC    Transmission complete interrupt
+  *            @arg @ref USART_IT_RXNE  Receive Data register not empty interrupt
+  *            @arg @ref USART_IT_RXFNE RXFIFO not empty interrupt
+  *            @arg @ref USART_IT_IDLE  Idle line detection interrupt
+  *            @arg @ref USART_IT_PE    Parity Error interrupt
+  *            @arg @ref USART_IT_ERR   Error interrupt(Frame error, noise error, overrun error)
+  * @retval None
+  */
+#define __HAL_USART_ENABLE_IT(__HANDLE__, __INTERRUPT__)\
+  (((((__INTERRUPT__) & USART_CR_MASK) >> USART_CR_POS) == 1U)?\
+   ((__HANDLE__)->Instance->CR1 |= (1U << ((__INTERRUPT__) & USART_IT_MASK))): \
+   ((((__INTERRUPT__) & USART_CR_MASK) >> USART_CR_POS) == 2U)?\
+   ((__HANDLE__)->Instance->CR2 |= (1U << ((__INTERRUPT__) & USART_IT_MASK))): \
+   ((__HANDLE__)->Instance->CR3 |= (1U << ((__INTERRUPT__) & USART_IT_MASK))))
+
+/** @brief  Disable the specified USART interrupt.
+  * @param  __HANDLE__ specifies the USART Handle.
+  * @param  __INTERRUPT__ specifies the USART interrupt source to disable.
+  *          This parameter can be one of the following values:
+  *            @arg @ref USART_IT_RXFF  RXFIFO Full interrupt
+  *            @arg @ref USART_IT_TXFE  TXFIFO Empty interrupt
+  *            @arg @ref USART_IT_RXFT  RXFIFO threshold interrupt
+  *            @arg @ref USART_IT_TXFT  TXFIFO threshold interrupt
+  *            @arg @ref USART_IT_TXE   Transmit Data Register empty interrupt
+  *            @arg @ref USART_IT_TXFNF TX FIFO not full interrupt
+  *            @arg @ref USART_IT_TC    Transmission complete interrupt
+  *            @arg @ref USART_IT_RXNE  Receive Data register not empty interrupt
+  *            @arg @ref USART_IT_RXFNE RXFIFO not empty interrupt
+  *            @arg @ref USART_IT_IDLE  Idle line detection interrupt
+  *            @arg @ref USART_IT_PE    Parity Error interrupt
+  *            @arg @ref USART_IT_ERR   Error interrupt(Frame error, noise error, overrun error)
+  * @retval None
+  */
+#define __HAL_USART_DISABLE_IT(__HANDLE__, __INTERRUPT__)\
+  (((((__INTERRUPT__) & USART_CR_MASK) >> USART_CR_POS) == 1U)?\
+   ((__HANDLE__)->Instance->CR1 &= ~ (1U << ((__INTERRUPT__) & USART_IT_MASK))): \
+   ((((__INTERRUPT__) & USART_CR_MASK) >> USART_CR_POS) == 2U)?\
+   ((__HANDLE__)->Instance->CR2 &= ~ (1U << ((__INTERRUPT__) & USART_IT_MASK))): \
+   ((__HANDLE__)->Instance->CR3 &= ~ (1U << ((__INTERRUPT__) & USART_IT_MASK))))
+
+/** @brief  Check whether the specified USART interrupt has occurred or not.
+  * @param  __HANDLE__ specifies the USART Handle.
+  * @param  __INTERRUPT__ specifies the USART interrupt source to check.
+  *          This parameter can be one of the following values:
+  *            @arg @ref USART_IT_RXFF  RXFIFO Full interrupt
+  *            @arg @ref USART_IT_TXFE  TXFIFO Empty interrupt
+  *            @arg @ref USART_IT_RXFT  RXFIFO threshold interrupt
+  *            @arg @ref USART_IT_TXFT  TXFIFO threshold interrupt
+  *            @arg @ref USART_IT_TXE   Transmit Data Register empty interrupt
+  *            @arg @ref USART_IT_TXFNF TX FIFO not full interrupt
+  *            @arg @ref USART_IT_TC    Transmission complete interrupt
+  *            @arg @ref USART_IT_RXNE  Receive Data register not empty interrupt
+  *            @arg @ref USART_IT_RXFNE RXFIFO not empty interrupt
+  *            @arg @ref USART_IT_IDLE  Idle line detection interrupt
+  *            @arg @ref USART_IT_ORE   OverRun Error interrupt
+  *            @arg @ref USART_IT_NE    Noise Error interrupt
+  *            @arg @ref USART_IT_FE    Framing Error interrupt
+  *            @arg @ref USART_IT_PE    Parity Error interrupt
+  * @retval The new state of __INTERRUPT__ (SET or RESET).
+  */
+#define __HAL_USART_GET_IT(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->ISR\
+                                                         & (0x01U << (((__INTERRUPT__) & USART_ISR_MASK)>>\
+                                                                      USART_ISR_POS))) != 0U) ? SET : RESET)
+
+/** @brief  Check whether the specified USART interrupt source is enabled or not.
+  * @param  __HANDLE__ specifies the USART Handle.
+  * @param  __INTERRUPT__ specifies the USART interrupt source to check.
+  *          This parameter can be one of the following values:
+  *            @arg @ref USART_IT_RXFF  RXFIFO Full interrupt
+  *            @arg @ref USART_IT_TXFE  TXFIFO Empty interrupt
+  *            @arg @ref USART_IT_RXFT  RXFIFO threshold interrupt
+  *            @arg @ref USART_IT_TXFT  TXFIFO threshold interrupt
+  *            @arg @ref USART_IT_TXE   Transmit Data Register empty interrupt
+  *            @arg @ref USART_IT_TXFNF TX FIFO not full interrupt
+  *            @arg @ref USART_IT_TC    Transmission complete interrupt
+  *            @arg @ref USART_IT_RXNE  Receive Data register not empty interrupt
+  *            @arg @ref USART_IT_RXFNE RXFIFO not empty interrupt
+  *            @arg @ref USART_IT_IDLE  Idle line detection interrupt
+  *            @arg @ref USART_IT_ORE   OverRun Error interrupt
+  *            @arg @ref USART_IT_NE    Noise Error interrupt
+  *            @arg @ref USART_IT_FE    Framing Error interrupt
+  *            @arg @ref USART_IT_PE    Parity Error interrupt
+  * @retval The new state of __INTERRUPT__ (SET or RESET).
+  */
+#define __HAL_USART_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((((((uint8_t)(__INTERRUPT__)) >> 0x05U) == 0x01U) ?\
+                                                                 (__HANDLE__)->Instance->CR1 : \
+                                                                 (((((uint8_t)(__INTERRUPT__)) >> 0x05U) == 0x02U) ?\
+                                                                  (__HANDLE__)->Instance->CR2 : \
+                                                                  (__HANDLE__)->Instance->CR3)) & (0x01U <<\
+                                                                      (((uint16_t)(__INTERRUPT__)) &\
+                                                                       USART_IT_MASK)))  != 0U) ? SET : RESET)
+
+/** @brief  Clear the specified USART ISR flag, in setting the proper ICR register flag.
+  * @param  __HANDLE__ specifies the USART Handle.
+  * @param  __IT_CLEAR__ specifies the interrupt clear register flag that needs to be set
+  *                       to clear the corresponding interrupt.
+  *          This parameter can be one of the following values:
+  *            @arg @ref USART_CLEAR_PEF      Parity Error Clear Flag
+  *            @arg @ref USART_CLEAR_FEF      Framing Error Clear Flag
+  *            @arg @ref USART_CLEAR_NEF      Noise detected Clear Flag
+  *            @arg @ref USART_CLEAR_OREF     Overrun Error Clear Flag
+  *            @arg @ref USART_CLEAR_IDLEF    IDLE line detected Clear Flag
+  *            @arg @ref USART_CLEAR_RTOF     Receiver timeout clear flag
+  *            @arg @ref USART_CLEAR_TXFECF   TXFIFO empty clear Flag
+  *            @arg @ref USART_CLEAR_TCF      Transmission Complete Clear Flag
+  * @retval None
+  */
+#define __HAL_USART_CLEAR_IT(__HANDLE__, __IT_CLEAR__) ((__HANDLE__)->Instance->ICR = (uint32_t)(__IT_CLEAR__))
+
+/** @brief  Set a specific USART request flag.
+  * @param  __HANDLE__ specifies the USART Handle.
+  * @param  __REQ__ specifies the request flag to set.
+  *          This parameter can be one of the following values:
+  *            @arg @ref USART_RXDATA_FLUSH_REQUEST Receive Data flush Request
+  *            @arg @ref USART_TXDATA_FLUSH_REQUEST Transmit data flush Request
+  *
+  * @retval None
+  */
+#define __HAL_USART_SEND_REQ(__HANDLE__, __REQ__)      ((__HANDLE__)->Instance->RQR |= (uint16_t)(__REQ__))
+
+/** @brief  Enable the USART one bit sample method.
+  * @param  __HANDLE__ specifies the USART Handle.
+  * @retval None
+  */
+#define __HAL_USART_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT)
+
+/** @brief  Disable the USART one bit sample method.
+  * @param  __HANDLE__ specifies the USART Handle.
+  * @retval None
+  */
+#define __HAL_USART_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3 &= ~USART_CR3_ONEBIT)
+
+/** @brief  Enable USART.
+  * @param  __HANDLE__ specifies the USART Handle.
+  * @retval None
+  */
+#define __HAL_USART_ENABLE(__HANDLE__)                 ((__HANDLE__)->Instance->CR1 |= USART_CR1_UE)
+
+/** @brief  Disable USART.
+  * @param  __HANDLE__ specifies the USART Handle.
+  * @retval None
+  */
+#define __HAL_USART_DISABLE(__HANDLE__)                ((__HANDLE__)->Instance->CR1 &= ~USART_CR1_UE)
+
+/**
+  * @}
+  */
+
+/* Private macros --------------------------------------------------------*/
+/** @defgroup USART_Private_Macros   USART Private Macros
+  * @{
+  */
+
+/** @brief  Get USART clock division factor from clock prescaler value.
+  * @param  __CLOCKPRESCALER__ USART prescaler value.
+  * @retval USART clock division factor
+  */
+#define USART_GET_DIV_FACTOR(__CLOCKPRESCALER__) \
+  (((__CLOCKPRESCALER__) == USART_PRESCALER_DIV1)   ? 1U :       \
+   ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV2)   ? 2U :       \
+   ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV4)   ? 4U :       \
+   ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV6)   ? 6U :       \
+   ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV8)   ? 8U :       \
+   ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV10)  ? 10U :      \
+   ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV12)  ? 12U :      \
+   ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV16)  ? 16U :      \
+   ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV32)  ? 32U :      \
+   ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV64)  ? 64U :      \
+   ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV128) ? 128U :     \
+   ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV256) ? 256U : 1U)
+
+/** @brief  BRR division operation to set BRR register in 8-bit oversampling mode.
+  * @param  __PCLK__ USART clock.
+  * @param  __BAUD__ Baud rate set by the user.
+  * @param  __CLOCKPRESCALER__ USART prescaler value.
+  * @retval Division result
+  */
+#define USART_DIV_SAMPLING8(__PCLK__, __BAUD__, __CLOCKPRESCALER__)\
+  (((((__PCLK__)/USART_GET_DIV_FACTOR(__CLOCKPRESCALER__))*2U)\
+    + ((__BAUD__)/2U)) / (__BAUD__))
+
+/** @brief  Check USART Baud rate.
+  * @param  __BAUDRATE__ Baudrate specified by the user.
+  *         The maximum Baud Rate is derived from the maximum clock on G0 (i.e. 64 MHz)
+  *         divided by the smallest oversampling used on the USART (i.e. 8)
+  * @retval SET (__BAUDRATE__ is valid) or RESET (__BAUDRATE__ is invalid)  */
+#define IS_USART_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) <= 8000000U)
+
+/**
+  * @brief Ensure that USART frame number of stop bits is valid.
+  * @param __STOPBITS__ USART frame number of stop bits.
+  * @retval SET (__STOPBITS__ is valid) or RESET (__STOPBITS__ is invalid)
+  */
+#define IS_USART_STOPBITS(__STOPBITS__) (((__STOPBITS__) == USART_STOPBITS_0_5) || \
+                                         ((__STOPBITS__) == USART_STOPBITS_1)   || \
+                                         ((__STOPBITS__) == USART_STOPBITS_1_5) || \
+                                         ((__STOPBITS__) == USART_STOPBITS_2))
+
+/**
+  * @brief Ensure that USART frame parity is valid.
+  * @param __PARITY__ USART frame parity.
+  * @retval SET (__PARITY__ is valid) or RESET (__PARITY__ is invalid)
+  */
+#define IS_USART_PARITY(__PARITY__) (((__PARITY__) == USART_PARITY_NONE) || \
+                                     ((__PARITY__) == USART_PARITY_EVEN) || \
+                                     ((__PARITY__) == USART_PARITY_ODD))
+
+/**
+  * @brief Ensure that USART communication mode is valid.
+  * @param __MODE__ USART communication mode.
+  * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid)
+  */
+#define IS_USART_MODE(__MODE__) ((((__MODE__) & 0xFFFFFFF3U) == 0x00U) && ((__MODE__) != 0x00U))
+
+/**
+  * @brief Ensure that USART clock state is valid.
+  * @param __CLOCK__ USART clock state.
+  * @retval SET (__CLOCK__ is valid) or RESET (__CLOCK__ is invalid)
+  */
+#define IS_USART_CLOCK(__CLOCK__) (((__CLOCK__) == USART_CLOCK_DISABLE) || \
+                                   ((__CLOCK__) == USART_CLOCK_ENABLE))
+
+/**
+  * @brief Ensure that USART frame polarity is valid.
+  * @param __CPOL__ USART frame polarity.
+  * @retval SET (__CPOL__ is valid) or RESET (__CPOL__ is invalid)
+  */
+#define IS_USART_POLARITY(__CPOL__) (((__CPOL__) == USART_POLARITY_LOW) || ((__CPOL__) == USART_POLARITY_HIGH))
+
+/**
+  * @brief Ensure that USART frame phase is valid.
+  * @param __CPHA__ USART frame phase.
+  * @retval SET (__CPHA__ is valid) or RESET (__CPHA__ is invalid)
+  */
+#define IS_USART_PHASE(__CPHA__) (((__CPHA__) == USART_PHASE_1EDGE) || ((__CPHA__) == USART_PHASE_2EDGE))
+
+/**
+  * @brief Ensure that USART frame last bit clock pulse setting is valid.
+  * @param __LASTBIT__ USART frame last bit clock pulse setting.
+  * @retval SET (__LASTBIT__ is valid) or RESET (__LASTBIT__ is invalid)
+  */
+#define IS_USART_LASTBIT(__LASTBIT__) (((__LASTBIT__) == USART_LASTBIT_DISABLE) || \
+                                       ((__LASTBIT__) == USART_LASTBIT_ENABLE))
+
+/**
+  * @brief Ensure that USART request parameter is valid.
+  * @param __PARAM__ USART request parameter.
+  * @retval SET (__PARAM__ is valid) or RESET (__PARAM__ is invalid)
+  */
+#define IS_USART_REQUEST_PARAMETER(__PARAM__) (((__PARAM__) == USART_RXDATA_FLUSH_REQUEST) || \
+                                               ((__PARAM__) == USART_TXDATA_FLUSH_REQUEST))
+
+/**
+  * @brief Ensure that USART Prescaler is valid.
+  * @param __CLOCKPRESCALER__ USART Prescaler value.
+  * @retval SET (__CLOCKPRESCALER__ is valid) or RESET (__CLOCKPRESCALER__ is invalid)
+  */
+#define IS_USART_PRESCALER(__CLOCKPRESCALER__) (((__CLOCKPRESCALER__) == USART_PRESCALER_DIV1) || \
+                                                ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV2) || \
+                                                ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV4) || \
+                                                ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV6) || \
+                                                ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV8) || \
+                                                ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV10) || \
+                                                ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV12) || \
+                                                ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV16) || \
+                                                ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV32) || \
+                                                ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV64) || \
+                                                ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV128) || \
+                                                ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV256))
+
+/**
+  * @}
+  */
+
+/* Include USART HAL Extended module */
+#include "stm32g0xx_hal_usart_ex.h"
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup USART_Exported_Functions USART Exported Functions
+  * @{
+  */
+
+/** @addtogroup USART_Exported_Functions_Group1 Initialization and de-initialization functions
+  * @{
+  */
+
+/* Initialization and de-initialization functions  ****************************/
+HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart);
+HAL_StatusTypeDef HAL_USART_DeInit(USART_HandleTypeDef *husart);
+void HAL_USART_MspInit(USART_HandleTypeDef *husart);
+void HAL_USART_MspDeInit(USART_HandleTypeDef *husart);
+
+/* Callbacks Register/UnRegister functions  ***********************************/
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+HAL_StatusTypeDef HAL_USART_RegisterCallback(USART_HandleTypeDef *husart, HAL_USART_CallbackIDTypeDef CallbackID,
+                                             pUSART_CallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_USART_UnRegisterCallback(USART_HandleTypeDef *husart, HAL_USART_CallbackIDTypeDef CallbackID);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @addtogroup USART_Exported_Functions_Group2 IO operation functions
+  * @{
+  */
+
+/* IO operation functions *****************************************************/
+HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size, uint32_t Timeout);
+HAL_StatusTypeDef HAL_USART_Receive(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size, uint32_t Timeout);
+HAL_StatusTypeDef HAL_USART_TransmitReceive(USART_HandleTypeDef *husart, uint8_t *pTxData, uint8_t *pRxData,
+                                            uint16_t Size, uint32_t Timeout);
+HAL_StatusTypeDef HAL_USART_Transmit_IT(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size);
+HAL_StatusTypeDef HAL_USART_Receive_IT(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size);
+HAL_StatusTypeDef HAL_USART_TransmitReceive_IT(USART_HandleTypeDef *husart, uint8_t *pTxData, uint8_t *pRxData,
+                                               uint16_t Size);
+HAL_StatusTypeDef HAL_USART_Transmit_DMA(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size);
+HAL_StatusTypeDef HAL_USART_Receive_DMA(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size);
+HAL_StatusTypeDef HAL_USART_TransmitReceive_DMA(USART_HandleTypeDef *husart, uint8_t *pTxData, uint8_t *pRxData,
+                                                uint16_t Size);
+HAL_StatusTypeDef HAL_USART_DMAPause(USART_HandleTypeDef *husart);
+HAL_StatusTypeDef HAL_USART_DMAResume(USART_HandleTypeDef *husart);
+HAL_StatusTypeDef HAL_USART_DMAStop(USART_HandleTypeDef *husart);
+/* Transfer Abort functions */
+HAL_StatusTypeDef HAL_USART_Abort(USART_HandleTypeDef *husart);
+HAL_StatusTypeDef HAL_USART_Abort_IT(USART_HandleTypeDef *husart);
+
+void HAL_USART_IRQHandler(USART_HandleTypeDef *husart);
+void HAL_USART_TxHalfCpltCallback(USART_HandleTypeDef *husart);
+void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart);
+void HAL_USART_RxCpltCallback(USART_HandleTypeDef *husart);
+void HAL_USART_RxHalfCpltCallback(USART_HandleTypeDef *husart);
+void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart);
+void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart);
+void HAL_USART_AbortCpltCallback(USART_HandleTypeDef *husart);
+
+/**
+  * @}
+  */
+
+/** @addtogroup USART_Exported_Functions_Group4 Peripheral State and Error functions
+  * @{
+  */
+
+/* Peripheral State and Error functions ***************************************/
+HAL_USART_StateTypeDef HAL_USART_GetState(USART_HandleTypeDef *husart);
+uint32_t               HAL_USART_GetError(USART_HandleTypeDef *husart);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_USART_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_usart_ex.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_usart_ex.h
new file mode 100644
index 0000000..9dacba3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_usart_ex.h
@@ -0,0 +1,464 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_usart_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of USART HAL Extended module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_USART_EX_H
+#define STM32G0xx_HAL_USART_EX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup USARTEx
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup USARTEx_Exported_Constants USARTEx Exported Constants
+  * @{
+  */
+
+/** @defgroup USARTEx_Word_Length USARTEx Word Length
+  * @{
+  */
+#define USART_WORDLENGTH_7B                  (USART_CR1_M1)   /*!< 7-bit long USART frame */
+#define USART_WORDLENGTH_8B                  (0x00000000U)              /*!< 8-bit long USART frame */
+#define USART_WORDLENGTH_9B                  (USART_CR1_M0)   /*!< 9-bit long USART frame */
+/**
+  * @}
+  */
+
+/** @defgroup USARTEx_Slave_Select_management USARTEx Slave Select Management
+  * @{
+  */
+#define USART_NSS_HARD                        0x00000000U          /*!< SPI slave selection depends on NSS input pin              */
+#define USART_NSS_SOFT                        USART_CR2_DIS_NSS    /*!< SPI slave is always selected and NSS input pin is ignored */
+/**
+  * @}
+  */
+
+
+/** @defgroup USARTEx_Slave_Mode USARTEx Synchronous Slave mode enable
+  * @brief    USART SLAVE mode
+  * @{
+  */
+#define USART_SLAVEMODE_DISABLE   0x00000000U     /*!< USART SPI Slave Mode Enable  */
+#define USART_SLAVEMODE_ENABLE    USART_CR2_SLVEN /*!< USART SPI Slave Mode Disable */
+/**
+  * @}
+  */
+
+/** @defgroup USARTEx_FIFO_mode USARTEx FIFO  mode
+  * @brief    USART FIFO  mode
+  * @{
+  */
+#define USART_FIFOMODE_DISABLE        0x00000000U                   /*!< FIFO mode disable */
+#define USART_FIFOMODE_ENABLE         USART_CR1_FIFOEN              /*!< FIFO mode enable  */
+/**
+  * @}
+  */
+
+/** @defgroup USARTEx_TXFIFO_threshold_level USARTEx TXFIFO threshold level
+  * @brief    USART TXFIFO level
+  * @{
+  */
+#define USART_TXFIFO_THRESHOLD_1_8   0x00000000U                               /*!< TXFIFO reaches 1/8 of its depth */
+#define USART_TXFIFO_THRESHOLD_1_4   USART_CR3_TXFTCFG_0                       /*!< TXFIFO reaches 1/4 of its depth */
+#define USART_TXFIFO_THRESHOLD_1_2   USART_CR3_TXFTCFG_1                       /*!< TXFIFO reaches 1/2 of its depth */
+#define USART_TXFIFO_THRESHOLD_3_4   (USART_CR3_TXFTCFG_0|USART_CR3_TXFTCFG_1) /*!< TXFIFO reaches 3/4 of its depth */
+#define USART_TXFIFO_THRESHOLD_7_8   USART_CR3_TXFTCFG_2                       /*!< TXFIFO reaches 7/8 of its depth */
+#define USART_TXFIFO_THRESHOLD_8_8   (USART_CR3_TXFTCFG_2|USART_CR3_TXFTCFG_0) /*!< TXFIFO becomes empty            */
+/**
+  * @}
+  */
+
+/** @defgroup USARTEx_RXFIFO_threshold_level USARTEx RXFIFO threshold level
+  * @brief    USART RXFIFO level
+  * @{
+  */
+#define USART_RXFIFO_THRESHOLD_1_8   0x00000000U                               /*!< RXFIFO FIFO reaches 1/8 of its depth */
+#define USART_RXFIFO_THRESHOLD_1_4   USART_CR3_RXFTCFG_0                       /*!< RXFIFO FIFO reaches 1/4 of its depth */
+#define USART_RXFIFO_THRESHOLD_1_2   USART_CR3_RXFTCFG_1                       /*!< RXFIFO FIFO reaches 1/2 of its depth */
+#define USART_RXFIFO_THRESHOLD_3_4   (USART_CR3_RXFTCFG_0|USART_CR3_RXFTCFG_1) /*!< RXFIFO FIFO reaches 3/4 of its depth */
+#define USART_RXFIFO_THRESHOLD_7_8   USART_CR3_RXFTCFG_2                       /*!< RXFIFO FIFO reaches 7/8 of its depth */
+#define USART_RXFIFO_THRESHOLD_8_8   (USART_CR3_RXFTCFG_2|USART_CR3_RXFTCFG_0) /*!< RXFIFO FIFO becomes full             */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup USARTEx_Private_Macros USARTEx Private Macros
+  * @{
+  */
+
+/** @brief  Report the USART clock source.
+  * @param  __HANDLE__ specifies the USART Handle.
+  * @param  __CLOCKSOURCE__ output variable.
+  * @retval the USART clocking source, written in __CLOCKSOURCE__.
+  */
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+#define USART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__)       \
+  do {                                                         \
+    if((__HANDLE__)->Instance == USART1)                       \
+    {                                                          \
+      switch(__HAL_RCC_GET_USART1_SOURCE())                    \
+      {                                                        \
+        case RCC_USART1CLKSOURCE_PCLK1:                        \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1;         \
+          break;                                               \
+        case RCC_USART1CLKSOURCE_HSI:                          \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_HSI;           \
+          break;                                               \
+        case RCC_USART1CLKSOURCE_SYSCLK:                       \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_SYSCLK;        \
+          break;                                               \
+        case RCC_USART1CLKSOURCE_LSE:                          \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_LSE;           \
+          break;                                               \
+        default:                                               \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_UNDEFINED;     \
+          break;                                               \
+      }                                                        \
+    }                                                          \
+    else if((__HANDLE__)->Instance == USART2)                  \
+    {                                                          \
+      switch(__HAL_RCC_GET_USART2_SOURCE())                    \
+      {                                                        \
+        case RCC_USART2CLKSOURCE_PCLK1:                        \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1;         \
+          break;                                               \
+        case RCC_USART2CLKSOURCE_HSI:                          \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_HSI;           \
+          break;                                               \
+        case RCC_USART2CLKSOURCE_SYSCLK:                       \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_SYSCLK;        \
+          break;                                               \
+        case RCC_USART2CLKSOURCE_LSE:                          \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_LSE;           \
+          break;                                               \
+        default:                                               \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_UNDEFINED;     \
+          break;                                               \
+      }                                                        \
+    }                                                          \
+    else if((__HANDLE__)->Instance == USART3)                  \
+    {                                                          \
+      switch(__HAL_RCC_GET_USART3_SOURCE())                    \
+      {                                                        \
+        case RCC_USART3CLKSOURCE_PCLK1:                        \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1;         \
+          break;                                               \
+        case RCC_USART3CLKSOURCE_HSI:                          \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_HSI;           \
+          break;                                               \
+        case RCC_USART3CLKSOURCE_SYSCLK:                       \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_SYSCLK;        \
+          break;                                               \
+        case RCC_USART3CLKSOURCE_LSE:                          \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_LSE;           \
+          break;                                               \
+        default:                                               \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_UNDEFINED;     \
+          break;                                               \
+      }                                                        \
+    }                                                          \
+    else if((__HANDLE__)->Instance == USART4)                  \
+    {                                                          \
+      (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1;             \
+    }                                                          \
+    else if((__HANDLE__)->Instance == USART5)                  \
+    {                                                          \
+      (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1;             \
+    }                                                          \
+    else if((__HANDLE__)->Instance == USART6)                  \
+    {                                                          \
+      (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1;             \
+    }                                                          \
+    else                                                       \
+    {                                                          \
+      (__CLOCKSOURCE__) = USART_CLOCKSOURCE_UNDEFINED;         \
+    }                                                          \
+  } while(0U)
+#elif defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G070xx)
+#define USART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__)       \
+  do {                                                         \
+    if((__HANDLE__)->Instance == USART1)                       \
+    {                                                          \
+      switch(__HAL_RCC_GET_USART1_SOURCE())                    \
+      {                                                        \
+        case RCC_USART1CLKSOURCE_PCLK1:                        \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1;         \
+          break;                                               \
+        case RCC_USART1CLKSOURCE_HSI:                          \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_HSI;           \
+          break;                                               \
+        case RCC_USART1CLKSOURCE_SYSCLK:                       \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_SYSCLK;        \
+          break;                                               \
+        case RCC_USART1CLKSOURCE_LSE:                          \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_LSE;           \
+          break;                                               \
+        default:                                               \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_UNDEFINED;     \
+          break;                                               \
+      }                                                        \
+    }                                                          \
+    else if((__HANDLE__)->Instance == USART2)                  \
+    {                                                          \
+      switch(__HAL_RCC_GET_USART2_SOURCE())                    \
+      {                                                        \
+        case RCC_USART2CLKSOURCE_PCLK1:                        \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1;         \
+          break;                                               \
+        case RCC_USART2CLKSOURCE_HSI:                          \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_HSI;           \
+          break;                                               \
+        case RCC_USART2CLKSOURCE_SYSCLK:                       \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_SYSCLK;        \
+          break;                                               \
+        case RCC_USART2CLKSOURCE_LSE:                          \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_LSE;           \
+          break;                                               \
+        default:                                               \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_UNDEFINED;     \
+          break;                                               \
+      }                                                        \
+    }                                                          \
+    else if((__HANDLE__)->Instance == USART3)                  \
+    {                                                          \
+      (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1;             \
+    }                                                          \
+    else if((__HANDLE__)->Instance == USART4)                  \
+    {                                                          \
+      (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1;             \
+    }                                                          \
+    else                                                       \
+    {                                                          \
+      (__CLOCKSOURCE__) = USART_CLOCKSOURCE_UNDEFINED;         \
+    }                                                          \
+  } while(0U)
+#else
+#define USART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__)       \
+  do {                                                         \
+    if((__HANDLE__)->Instance == USART1)                       \
+    {                                                          \
+      switch(__HAL_RCC_GET_USART1_SOURCE())                    \
+      {                                                        \
+        case RCC_USART1CLKSOURCE_PCLK1:                        \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1;         \
+          break;                                               \
+        case RCC_USART1CLKSOURCE_HSI:                          \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_HSI;           \
+          break;                                               \
+        case RCC_USART1CLKSOURCE_SYSCLK:                       \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_SYSCLK;        \
+          break;                                               \
+        case RCC_USART1CLKSOURCE_LSE:                          \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_LSE;           \
+          break;                                               \
+        default:                                               \
+          (__CLOCKSOURCE__) = USART_CLOCKSOURCE_UNDEFINED;     \
+          break;                                               \
+      }                                                        \
+    }                                                          \
+    else if((__HANDLE__)->Instance == USART2)                  \
+    {                                                          \
+      (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1;             \
+    }                                                          \
+    else                                                       \
+    {                                                          \
+      (__CLOCKSOURCE__) = USART_CLOCKSOURCE_UNDEFINED;         \
+    }                                                          \
+  } while(0U)
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+/** @brief  Compute the USART mask to apply to retrieve the received data
+  *         according to the word length and to the parity bits activation.
+  * @note   If PCE = 1, the parity bit is not included in the data extracted
+  *         by the reception API().
+  *         This masking operation is not carried out in the case of
+  *         DMA transfers.
+  * @param  __HANDLE__ specifies the USART Handle.
+  * @retval None, the mask to apply to USART RDR register is stored in (__HANDLE__)->Mask field.
+  */
+#define USART_MASK_COMPUTATION(__HANDLE__)                            \
+  do {                                                                \
+    if ((__HANDLE__)->Init.WordLength == USART_WORDLENGTH_9B)         \
+    {                                                                 \
+      if ((__HANDLE__)->Init.Parity == USART_PARITY_NONE)             \
+      {                                                               \
+        (__HANDLE__)->Mask = 0x01FFU;                                 \
+      }                                                               \
+      else                                                            \
+      {                                                               \
+        (__HANDLE__)->Mask = 0x00FFU;                                 \
+      }                                                               \
+    }                                                                 \
+    else if ((__HANDLE__)->Init.WordLength == USART_WORDLENGTH_8B)    \
+    {                                                                 \
+      if ((__HANDLE__)->Init.Parity == USART_PARITY_NONE)             \
+      {                                                               \
+        (__HANDLE__)->Mask = 0x00FFU;                                 \
+      }                                                               \
+      else                                                            \
+      {                                                               \
+        (__HANDLE__)->Mask = 0x007FU;                                 \
+      }                                                               \
+    }                                                                 \
+    else if ((__HANDLE__)->Init.WordLength == USART_WORDLENGTH_7B)    \
+    {                                                                 \
+      if ((__HANDLE__)->Init.Parity == USART_PARITY_NONE)             \
+      {                                                               \
+        (__HANDLE__)->Mask = 0x007FU;                                 \
+      }                                                               \
+      else                                                            \
+      {                                                               \
+        (__HANDLE__)->Mask = 0x003FU;                                 \
+      }                                                               \
+    }                                                                 \
+    else                                                              \
+    {                                                                 \
+      (__HANDLE__)->Mask = 0x0000U;                                   \
+    }                                                                 \
+  } while(0U)
+
+/**
+  * @brief Ensure that USART frame length is valid.
+  * @param __LENGTH__ USART frame length.
+  * @retval SET (__LENGTH__ is valid) or RESET (__LENGTH__ is invalid)
+  */
+#define IS_USART_WORD_LENGTH(__LENGTH__) (((__LENGTH__) == USART_WORDLENGTH_7B) || \
+                                          ((__LENGTH__) == USART_WORDLENGTH_8B) || \
+                                          ((__LENGTH__) == USART_WORDLENGTH_9B))
+
+/**
+  * @brief Ensure that USART Negative Slave Select (NSS) pin management is valid.
+  * @param __NSS__ USART Negative Slave Select pin management.
+  * @retval SET (__NSS__ is valid) or RESET (__NSS__ is invalid)
+  */
+#define IS_USART_NSS(__NSS__) (((__NSS__) == USART_NSS_HARD) || \
+                               ((__NSS__) == USART_NSS_SOFT))
+
+/**
+  * @brief Ensure that USART Slave Mode is valid.
+  * @param __STATE__ USART Slave Mode.
+  * @retval SET (__STATE__ is valid) or RESET (__STATE__ is invalid)
+  */
+#define IS_USART_SLAVEMODE(__STATE__)   (((__STATE__) == USART_SLAVEMODE_DISABLE ) || \
+                                         ((__STATE__) == USART_SLAVEMODE_ENABLE))
+
+/**
+  * @brief Ensure that USART FIFO mode is valid.
+  * @param __STATE__ USART FIFO mode.
+  * @retval SET (__STATE__ is valid) or RESET (__STATE__ is invalid)
+  */
+#define IS_USART_FIFO_MODE_STATE(__STATE__) (((__STATE__) == USART_FIFOMODE_DISABLE ) || \
+                                             ((__STATE__) == USART_FIFOMODE_ENABLE))
+
+/**
+  * @brief Ensure that USART TXFIFO threshold level is valid.
+  * @param __THRESHOLD__ USART TXFIFO threshold level.
+  * @retval SET (__THRESHOLD__ is valid) or RESET (__THRESHOLD__ is invalid)
+  */
+#define IS_USART_TXFIFO_THRESHOLD(__THRESHOLD__)  (((__THRESHOLD__) == USART_TXFIFO_THRESHOLD_1_8)  || \
+                                                   ((__THRESHOLD__) == USART_TXFIFO_THRESHOLD_1_4)  || \
+                                                   ((__THRESHOLD__) == USART_TXFIFO_THRESHOLD_1_2)  || \
+                                                   ((__THRESHOLD__) == USART_TXFIFO_THRESHOLD_3_4)  || \
+                                                   ((__THRESHOLD__) == USART_TXFIFO_THRESHOLD_7_8)  || \
+                                                   ((__THRESHOLD__) == USART_TXFIFO_THRESHOLD_8_8))
+
+/**
+  * @brief Ensure that USART RXFIFO threshold level is valid.
+  * @param __THRESHOLD__ USART RXFIFO threshold level.
+  * @retval SET (__THRESHOLD__ is valid) or RESET (__THRESHOLD__ is invalid)
+  */
+#define IS_USART_RXFIFO_THRESHOLD(__THRESHOLD__)  (((__THRESHOLD__) == USART_RXFIFO_THRESHOLD_1_8)  || \
+                                                   ((__THRESHOLD__) == USART_RXFIFO_THRESHOLD_1_4)  || \
+                                                   ((__THRESHOLD__) == USART_RXFIFO_THRESHOLD_1_2)  || \
+                                                   ((__THRESHOLD__) == USART_RXFIFO_THRESHOLD_3_4)  || \
+                                                   ((__THRESHOLD__) == USART_RXFIFO_THRESHOLD_7_8)  || \
+                                                   ((__THRESHOLD__) == USART_RXFIFO_THRESHOLD_8_8))
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup USARTEx_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup USARTEx_Exported_Functions_Group1
+  * @{
+  */
+
+/* IO operation functions *****************************************************/
+void HAL_USARTEx_RxFifoFullCallback(USART_HandleTypeDef *husart);
+void HAL_USARTEx_TxFifoEmptyCallback(USART_HandleTypeDef *husart);
+
+/**
+  * @}
+  */
+
+/** @addtogroup USARTEx_Exported_Functions_Group2
+  * @{
+  */
+
+/* Peripheral Control functions ***********************************************/
+HAL_StatusTypeDef HAL_USARTEx_EnableSlaveMode(USART_HandleTypeDef *husart);
+HAL_StatusTypeDef HAL_USARTEx_DisableSlaveMode(USART_HandleTypeDef *husart);
+HAL_StatusTypeDef HAL_USARTEx_ConfigNSS(USART_HandleTypeDef *husart, uint32_t NSSConfig);
+HAL_StatusTypeDef HAL_USARTEx_EnableFifoMode(USART_HandleTypeDef *husart);
+HAL_StatusTypeDef HAL_USARTEx_DisableFifoMode(USART_HandleTypeDef *husart);
+HAL_StatusTypeDef HAL_USARTEx_SetTxFifoThreshold(USART_HandleTypeDef *husart, uint32_t Threshold);
+HAL_StatusTypeDef HAL_USARTEx_SetRxFifoThreshold(USART_HandleTypeDef *husart, uint32_t Threshold);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_USART_EX_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_wwdg.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_wwdg.h
new file mode 100644
index 0000000..769c89c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_wwdg.h
@@ -0,0 +1,309 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_wwdg.h
+  * @author  MCD Application Team
+  * @brief   Header file of WWDG HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_HAL_WWDG_H
+#define STM32G0xx_HAL_WWDG_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup WWDG
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+
+/** @defgroup WWDG_Exported_Types WWDG Exported Types
+  * @{
+  */
+
+/**
+  * @brief  WWDG Init structure definition
+  */
+typedef struct
+{
+  uint32_t Prescaler;     /*!< Specifies the prescaler value of the WWDG.
+                               This parameter can be a value of @ref WWDG_Prescaler */
+
+  uint32_t Window;        /*!< Specifies the WWDG window value to be compared to the downcounter.
+                               This parameter must be a number Min_Data = 0x40 and Max_Data = 0x7F */
+
+  uint32_t Counter;       /*!< Specifies the WWDG free-running downcounter  value.
+                               This parameter must be a number between Min_Data = 0x40 and Max_Data = 0x7F */
+
+  uint32_t EWIMode ;      /*!< Specifies if WWDG Early Wakeup Interrupt is enable or not.
+                               This parameter can be a value of @ref WWDG_EWI_Mode */
+
+} WWDG_InitTypeDef;
+
+/**
+  * @brief  WWDG handle Structure definition
+  */
+#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1)
+typedef struct __WWDG_HandleTypeDef
+#else
+typedef struct
+#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */
+{
+  WWDG_TypeDef      *Instance;  /*!< Register base address */
+
+  WWDG_InitTypeDef  Init;       /*!< WWDG required parameters */
+
+#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1)
+  void (* EwiCallback)(struct __WWDG_HandleTypeDef *hwwdg);                  /*!< WWDG Early WakeUp Interrupt callback */
+
+  void (* MspInitCallback)(struct __WWDG_HandleTypeDef *hwwdg);              /*!< WWDG Msp Init callback */
+#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */
+} WWDG_HandleTypeDef;
+
+#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  HAL WWDG common Callback ID enumeration definition
+  */
+typedef enum
+{
+  HAL_WWDG_EWI_CB_ID          = 0x00U,    /*!< WWDG EWI callback ID */
+  HAL_WWDG_MSPINIT_CB_ID      = 0x01U,    /*!< WWDG MspInit callback ID */
+} HAL_WWDG_CallbackIDTypeDef;
+
+/**
+  * @brief  HAL WWDG Callback pointer definition
+  */
+typedef void (*pWWDG_CallbackTypeDef)(WWDG_HandleTypeDef *hppp);  /*!< pointer to a WWDG common callback functions */
+
+#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+
+/** @defgroup WWDG_Exported_Constants WWDG Exported Constants
+  * @{
+  */
+
+/** @defgroup WWDG_Interrupt_definition WWDG Interrupt definition
+  * @{
+  */
+#define WWDG_IT_EWI                         WWDG_CFR_EWI  /*!< Early wakeup interrupt */
+/**
+  * @}
+  */
+
+/** @defgroup WWDG_Flag_definition WWDG Flag definition
+  * @brief WWDG Flag definition
+  * @{
+  */
+#define WWDG_FLAG_EWIF                      WWDG_SR_EWIF  /*!< Early wakeup interrupt flag */
+/**
+  * @}
+  */
+
+/** @defgroup WWDG_Prescaler WWDG Prescaler
+  * @{
+  */
+#define WWDG_PRESCALER_1                    0x00000000u                              /*!< WWDG counter clock = (PCLK1/4096)/1 */
+#define WWDG_PRESCALER_2                    WWDG_CFR_WDGTB_0                         /*!< WWDG counter clock = (PCLK1/4096)/2 */
+#define WWDG_PRESCALER_4                    WWDG_CFR_WDGTB_1                         /*!< WWDG counter clock = (PCLK1/4096)/4 */
+#define WWDG_PRESCALER_8                    (WWDG_CFR_WDGTB_1 | WWDG_CFR_WDGTB_0)    /*!< WWDG counter clock = (PCLK1/4096)/8 */
+#define WWDG_PRESCALER_16                   WWDG_CFR_WDGTB_2                         /*!< WWDG counter clock = (PCLK1/4096)/16 */
+#define WWDG_PRESCALER_32                   (WWDG_CFR_WDGTB_2 | WWDG_CFR_WDGTB_0)    /*!< WWDG counter clock = (PCLK1/4096)/32 */
+#define WWDG_PRESCALER_64                   (WWDG_CFR_WDGTB_2 | WWDG_CFR_WDGTB_1)    /*!< WWDG counter clock = (PCLK1/4096)/64 */
+#define WWDG_PRESCALER_128                  WWDG_CFR_WDGTB                           /*!< WWDG counter clock = (PCLK1/4096)/128 */
+/**
+  * @}
+  */
+
+/** @defgroup WWDG_EWI_Mode WWDG Early Wakeup Interrupt Mode
+  * @{
+  */
+#define WWDG_EWI_DISABLE                    0x00000000u       /*!< EWI Disable */
+#define WWDG_EWI_ENABLE                     WWDG_CFR_EWI      /*!< EWI Enable */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+
+/** @defgroup WWDG_Private_Macros WWDG Private Macros
+  * @{
+  */
+#define IS_WWDG_PRESCALER(__PRESCALER__)    (((__PRESCALER__) == WWDG_PRESCALER_1)  || \
+                                             ((__PRESCALER__) == WWDG_PRESCALER_2)  || \
+                                             ((__PRESCALER__) == WWDG_PRESCALER_4)  || \
+                                             ((__PRESCALER__) == WWDG_PRESCALER_8)  || \
+                                             ((__PRESCALER__) == WWDG_PRESCALER_16) || \
+                                             ((__PRESCALER__) == WWDG_PRESCALER_32) || \
+                                             ((__PRESCALER__) == WWDG_PRESCALER_64) || \
+                                             ((__PRESCALER__) == WWDG_PRESCALER_128))
+
+#define IS_WWDG_WINDOW(__WINDOW__)          (((__WINDOW__) >= WWDG_CFR_W_6) && ((__WINDOW__) <= WWDG_CFR_W))
+
+#define IS_WWDG_COUNTER(__COUNTER__)        (((__COUNTER__) >= WWDG_CR_T_6) && ((__COUNTER__) <= WWDG_CR_T))
+
+#define IS_WWDG_EWI_MODE(__MODE__)          (((__MODE__) == WWDG_EWI_ENABLE) || \
+                                             ((__MODE__) == WWDG_EWI_DISABLE))
+/**
+  * @}
+  */
+
+
+/* Exported macros ------------------------------------------------------------*/
+
+/** @defgroup WWDG_Exported_Macros WWDG Exported Macros
+  * @{
+  */
+
+/**
+  * @brief  Enable the WWDG peripheral.
+  * @param  __HANDLE__  WWDG handle
+  * @retval None
+  */
+#define __HAL_WWDG_ENABLE(__HANDLE__)                         SET_BIT((__HANDLE__)->Instance->CR, WWDG_CR_WDGA)
+
+/**
+  * @brief  Enable the WWDG early wakeup interrupt.
+  * @param  __HANDLE__: WWDG handle
+  * @param  __INTERRUPT__  specifies the interrupt to enable.
+  *         This parameter can be one of the following values:
+  *            @arg WWDG_IT_EWI: Early wakeup interrupt
+  * @note   Once enabled this interrupt cannot be disabled except by a system reset.
+  * @retval None
+  */
+#define __HAL_WWDG_ENABLE_IT(__HANDLE__, __INTERRUPT__)       SET_BIT((__HANDLE__)->Instance->CFR, (__INTERRUPT__))
+
+/**
+  * @brief  Check whether the selected WWDG interrupt has occurred or not.
+  * @param  __HANDLE__  WWDG handle
+  * @param  __INTERRUPT__  specifies the it to check.
+  *        This parameter can be one of the following values:
+  *            @arg WWDG_FLAG_EWIF: Early wakeup interrupt IT
+  * @retval The new state of WWDG_FLAG (SET or RESET).
+  */
+#define __HAL_WWDG_GET_IT(__HANDLE__, __INTERRUPT__)        __HAL_WWDG_GET_FLAG((__HANDLE__),(__INTERRUPT__))
+
+/** @brief  Clear the WWDG interrupt pending bits.
+  *         bits to clear the selected interrupt pending bits.
+  * @param  __HANDLE__  WWDG handle
+  * @param  __INTERRUPT__  specifies the interrupt pending bit to clear.
+  *         This parameter can be one of the following values:
+  *            @arg WWDG_FLAG_EWIF: Early wakeup interrupt flag
+  */
+#define __HAL_WWDG_CLEAR_IT(__HANDLE__, __INTERRUPT__)      __HAL_WWDG_CLEAR_FLAG((__HANDLE__), (__INTERRUPT__))
+
+/**
+  * @brief  Check whether the specified WWDG flag is set or not.
+  * @param  __HANDLE__  WWDG handle
+  * @param  __FLAG__  specifies the flag to check.
+  *         This parameter can be one of the following values:
+  *            @arg WWDG_FLAG_EWIF: Early wakeup interrupt flag
+  * @retval The new state of WWDG_FLAG (SET or RESET).
+  */
+#define __HAL_WWDG_GET_FLAG(__HANDLE__, __FLAG__)           (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__))
+
+/**
+  * @brief  Clear the WWDG's pending flags.
+  * @param  __HANDLE__  WWDG handle
+  * @param  __FLAG__  specifies the flag to clear.
+  *         This parameter can be one of the following values:
+  *            @arg WWDG_FLAG_EWIF: Early wakeup interrupt flag
+  * @retval None
+  */
+#define __HAL_WWDG_CLEAR_FLAG(__HANDLE__, __FLAG__)         ((__HANDLE__)->Instance->SR = ~(__FLAG__))
+
+/** @brief  Check whether the specified WWDG interrupt source is enabled or not.
+  * @param  __HANDLE__  WWDG Handle.
+  * @param  __INTERRUPT__  specifies the WWDG interrupt source to check.
+  *         This parameter can be one of the following values:
+  *            @arg WWDG_IT_EWI: Early Wakeup Interrupt
+  * @retval state of __INTERRUPT__ (TRUE or FALSE).
+  */
+#define __HAL_WWDG_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CFR\
+                                                              & (__INTERRUPT__)) == (__INTERRUPT__))
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+
+/** @addtogroup WWDG_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup WWDG_Exported_Functions_Group1
+  * @{
+  */
+/* Initialization/de-initialization functions  **********************************/
+HAL_StatusTypeDef     HAL_WWDG_Init(WWDG_HandleTypeDef *hwwdg);
+void                  HAL_WWDG_MspInit(WWDG_HandleTypeDef *hwwdg);
+/* Callbacks Register/UnRegister functions  ***********************************/
+#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1)
+HAL_StatusTypeDef     HAL_WWDG_RegisterCallback(WWDG_HandleTypeDef *hwwdg, HAL_WWDG_CallbackIDTypeDef CallbackID,
+                                                pWWDG_CallbackTypeDef pCallback);
+HAL_StatusTypeDef     HAL_WWDG_UnRegisterCallback(WWDG_HandleTypeDef *hwwdg, HAL_WWDG_CallbackIDTypeDef CallbackID);
+#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @addtogroup WWDG_Exported_Functions_Group2
+  * @{
+  */
+/* I/O operation functions ******************************************************/
+HAL_StatusTypeDef     HAL_WWDG_Refresh(WWDG_HandleTypeDef *hwwdg);
+void                  HAL_WWDG_IRQHandler(WWDG_HandleTypeDef *hwwdg);
+void                  HAL_WWDG_EarlyWakeupCallback(WWDG_HandleTypeDef *hwwdg);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_HAL_WWDG_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h
new file mode 100644
index 0000000..c6eff2c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h
@@ -0,0 +1,5163 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_adc.h
+  * @author  MCD Application Team
+  * @brief   Header file of ADC LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_ADC_H
+#define STM32G0xx_LL_ADC_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (ADC1)
+
+/** @defgroup ADC_LL ADC
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup ADC_LL_Private_Constants ADC Private Constants
+  * @{
+  */
+
+/* Internal mask for ADC group regular sequencer:                             */
+/* To select into literal LL_ADC_REG_RANK_x the relevant bits for:            */
+/* - sequencer rank bits position into the selected register                  */
+
+#define ADC_REG_RANK_ID_SQRX_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)
+
+/* Definition of ADC group regular sequencer bits information to be inserted  */
+/* into ADC group regular sequencer ranks literals definition.                */
+#define ADC_REG_RANK_1_SQRX_BITOFFSET_POS  ( 0UL) /* Equivalent to bitfield "ADC_CHSELR_SQ1" position in register */
+#define ADC_REG_RANK_2_SQRX_BITOFFSET_POS  ( 4UL) /* Equivalent to bitfield "ADC_CHSELR_SQ2" position in register */
+#define ADC_REG_RANK_3_SQRX_BITOFFSET_POS  ( 8UL) /* Equivalent to bitfield "ADC_CHSELR_SQ3" position in register */
+#define ADC_REG_RANK_4_SQRX_BITOFFSET_POS  (12UL) /* Equivalent to bitfield "ADC_CHSELR_SQ4" position in register */
+#define ADC_REG_RANK_5_SQRX_BITOFFSET_POS  (16UL) /* Equivalent to bitfield "ADC_CHSELR_SQ5" position in register */
+#define ADC_REG_RANK_6_SQRX_BITOFFSET_POS  (20UL) /* Equivalent to bitfield "ADC_CHSELR_SQ6" position in register */
+#define ADC_REG_RANK_7_SQRX_BITOFFSET_POS  (24UL) /* Equivalent to bitfield "ADC_CHSELR_SQ7" position in register */
+#define ADC_REG_RANK_8_SQRX_BITOFFSET_POS  (28UL) /* Equivalent to bitfield "ADC_CHSELR_SQ8" position in register */
+
+
+
+/* Internal mask for ADC group regular trigger:                               */
+/* To select into literal LL_ADC_REG_TRIG_x the relevant bits for:            */
+/* - regular trigger source                                                   */
+/* - regular trigger edge                                                     */
+#define ADC_REG_TRIG_EXT_EDGE_DEFAULT       (ADC_CFGR1_EXTEN_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value) */
+
+/* Mask containing trigger source masks for each of possible                  */
+/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
+/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
+#define ADC_REG_TRIG_SOURCE_MASK            (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTSEL) << (4U * 0UL)) | \
+                                             ((ADC_CFGR1_EXTSEL)                            << (4U * 1UL)) | \
+                                             ((ADC_CFGR1_EXTSEL)                            << (4U * 2UL)) | \
+                                             ((ADC_CFGR1_EXTSEL)                            << (4U * 3UL))  )
+
+/* Mask containing trigger edge masks for each of possible                    */
+/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
+/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
+#define ADC_REG_TRIG_EDGE_MASK              (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN) << (4U * 0UL)) | \
+                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)              << (4U * 1UL)) | \
+                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)              << (4U * 2UL)) | \
+                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)              << (4U * 3UL))  )
+
+/* Definition of ADC group regular trigger bits information.                  */
+#define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS  ( 6UL) /* Equivalent to bitfield "ADC_CFGR1_EXTSEL" position in register */
+#define ADC_REG_TRIG_EXTEN_BITOFFSET_POS   (10UL) /* Equivalent to bitfield "ADC_CFGR1_EXTEN" position in register */
+
+
+
+/* Internal mask for ADC channel:                                             */
+/* To select into literal LL_ADC_CHANNEL_x the relevant bits for:             */
+/* - channel identifier defined by number                                     */
+/* - channel identifier defined by bitfield                                   */
+/* - channel differentiation between external channels (connected to          */
+/*   GPIO pins) and internal channels (connected to internal paths)           */
+#define ADC_CHANNEL_ID_NUMBER_MASK         (ADC_CFGR1_AWD1CH)
+#define ADC_CHANNEL_ID_BITFIELD_MASK       (ADC_CHSELR_CHSEL)
+#define ADC_CHANNEL_ID_NUMBER_MASK_SEQ     (ADC_CHSELR_SQ1 << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) /* Equivalent to ADC_CHANNEL_ID_NUMBER_MASK with reduced range: on this STM32 series, ADC group regular sequencer, if set to mode "fully configurable", can contain channels with a restricted channel number. Refer to function @ref LL_ADC_REG_SetSequencerConfigurable(). */
+#define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS (26UL)/* Equivalent to bitfield "ADC_CHANNEL_ID_NUMBER_MASK" position in register */
+#define ADC_CHANNEL_ID_MASK                (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_BITFIELD_MASK | \
+                                            ADC_CHANNEL_ID_INTERNAL_CH_MASK)
+/* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) */
+#define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 (0x0000001FUL) /* Equivalent to shift: (ADC_CHANNEL_NUMBER_MASK >> [Position of bitfield "ADC_CHANNEL_NUMBER_MASK" in register]) */
+
+/* Channel differentiation between external and internal channels */
+#define ADC_CHANNEL_ID_INTERNAL_CH         (0x80000000UL) /* Marker of internal channel */
+#define ADC_CHANNEL_ID_INTERNAL_CH_MASK    (ADC_CHANNEL_ID_INTERNAL_CH)
+
+/* Definition of channels ID number information to be inserted into           */
+/* channels literals definition.                                              */
+#define ADC_CHANNEL_0_NUMBER               (0x00000000UL)
+#define ADC_CHANNEL_1_NUMBER               (ADC_CFGR1_AWD1CH_0)
+#define ADC_CHANNEL_2_NUMBER               (ADC_CFGR1_AWD1CH_1)
+#define ADC_CHANNEL_3_NUMBER               (ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD1CH_0)
+#define ADC_CHANNEL_4_NUMBER               (ADC_CFGR1_AWD1CH_2)
+#define ADC_CHANNEL_5_NUMBER               (ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_0)
+#define ADC_CHANNEL_6_NUMBER               (ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_1)
+#define ADC_CHANNEL_7_NUMBER               (ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD1CH_0)
+#define ADC_CHANNEL_8_NUMBER               (ADC_CFGR1_AWD1CH_3)
+#define ADC_CHANNEL_9_NUMBER               (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_0)
+#define ADC_CHANNEL_10_NUMBER              (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_1)
+#define ADC_CHANNEL_11_NUMBER              (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD1CH_0)
+#define ADC_CHANNEL_12_NUMBER              (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_2)
+#define ADC_CHANNEL_13_NUMBER              (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_0)
+#define ADC_CHANNEL_14_NUMBER              (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_1)
+#define ADC_CHANNEL_15_NUMBER              (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_2 | \
+                                            ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD1CH_0)
+#define ADC_CHANNEL_16_NUMBER              (ADC_CFGR1_AWD1CH_4)
+#define ADC_CHANNEL_17_NUMBER              (ADC_CFGR1_AWD1CH_4 | ADC_CFGR1_AWD1CH_0)
+#define ADC_CHANNEL_18_NUMBER              (ADC_CFGR1_AWD1CH_4 | ADC_CFGR1_AWD1CH_1)
+
+/* Definition of channels ID bitfield information to be inserted into         */
+/* channels literals definition.                                              */
+#define ADC_CHANNEL_0_BITFIELD             (ADC_CHSELR_CHSEL0)
+#define ADC_CHANNEL_1_BITFIELD             (ADC_CHSELR_CHSEL1)
+#define ADC_CHANNEL_2_BITFIELD             (ADC_CHSELR_CHSEL2)
+#define ADC_CHANNEL_3_BITFIELD             (ADC_CHSELR_CHSEL3)
+#define ADC_CHANNEL_4_BITFIELD             (ADC_CHSELR_CHSEL4)
+#define ADC_CHANNEL_5_BITFIELD             (ADC_CHSELR_CHSEL5)
+#define ADC_CHANNEL_6_BITFIELD             (ADC_CHSELR_CHSEL6)
+#define ADC_CHANNEL_7_BITFIELD             (ADC_CHSELR_CHSEL7)
+#define ADC_CHANNEL_8_BITFIELD             (ADC_CHSELR_CHSEL8)
+#define ADC_CHANNEL_9_BITFIELD             (ADC_CHSELR_CHSEL9)
+#define ADC_CHANNEL_10_BITFIELD            (ADC_CHSELR_CHSEL10)
+#define ADC_CHANNEL_11_BITFIELD            (ADC_CHSELR_CHSEL11)
+#define ADC_CHANNEL_12_BITFIELD            (ADC_CHSELR_CHSEL12)
+#define ADC_CHANNEL_13_BITFIELD            (ADC_CHSELR_CHSEL13)
+#define ADC_CHANNEL_14_BITFIELD            (ADC_CHSELR_CHSEL14)
+#define ADC_CHANNEL_15_BITFIELD            (ADC_CHSELR_CHSEL15)
+#define ADC_CHANNEL_16_BITFIELD            (ADC_CHSELR_CHSEL16)
+#define ADC_CHANNEL_17_BITFIELD            (ADC_CHSELR_CHSEL17)
+#define ADC_CHANNEL_18_BITFIELD            (ADC_CHSELR_CHSEL18)
+
+/* Internal mask for ADC channel sampling time:                               */
+/* To select into literals LL_ADC_SAMPLINGTIME_x                              */
+/* the relevant bits for:                                                     */
+/* (concatenation of multiple bits used in register SMPR)                     */
+/* - ADC channels sampling time: setting channel wise, to map each channel    */
+/*   on one of the common sampling time available.                            */
+/* - ADC channels common sampling time: set a sampling time into one of the   */
+/*   common sampling time available.                                          */
+#define ADC_SAMPLING_TIME_CH_MASK          (ADC_CHANNEL_ID_BITFIELD_MASK << ADC_SMPR_SMPSEL0_BITOFFSET_POS)
+#define ADC_SAMPLING_TIME_SMP_MASK         (ADC_SMPR_SMP2 | ADC_SMPR_SMP1)
+#define ADC_SAMPLING_TIME_SMP_SHIFT_MASK   (ADC_SMPR_SMP2_BITOFFSET_POS | ADC_SMPR_SMP1_BITOFFSET_POS)
+
+/* Internal mask for ADC analog watchdog:                                     */
+/* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for:     */
+/* (concatenation of multiple bits used in different analog watchdogs,        */
+/* (feature of several watchdogs not available on all STM32 families)).       */
+/* - analog watchdog 1: monitored channel defined by number,                  */
+/*   selection of ADC group (ADC group regular).                              */
+/* - analog watchdog 2 and 3: monitored channel defined by bitfield, no       */
+/*   selection on groups.                                                     */
+
+/* Internal register offset for ADC analog watchdog channel configuration */
+#define ADC_AWD_CR1_REGOFFSET              (0x00000000UL)
+#define ADC_AWD_CR2_REGOFFSET              (0x00100000UL)
+#define ADC_AWD_CR3_REGOFFSET              (0x00200000UL)
+
+/* Register offset gap between AWD1 and AWD2-AWD3 configuration registers */
+/* (Set separately as ADC_AWD_CRX_REGOFFSET to spare 32 bits space */
+#define ADC_AWD_CR12_REGOFFSETGAP_MASK     (ADC_AWD2CR_AWD2CH_0)
+#define ADC_AWD_CR12_REGOFFSETGAP_VAL      (0x00000024UL)
+
+#define ADC_AWD_CRX_REGOFFSET_MASK         (ADC_AWD_CR1_REGOFFSET | ADC_AWD_CR2_REGOFFSET | ADC_AWD_CR3_REGOFFSET)
+#define ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS (20UL)
+
+#define ADC_AWD_CR1_CHANNEL_MASK           (ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)
+#define ADC_AWD_CR23_CHANNEL_MASK          (ADC_AWD2CR_AWD2CH)
+#define ADC_AWD_CR_ALL_CHANNEL_MASK        (ADC_AWD_CR1_CHANNEL_MASK | ADC_AWD_CR23_CHANNEL_MASK)
+
+#define ADC_AWD_CRX_REGOFFSET_POS          (20UL) /* Position of bits ADC_AWD_CRx_REGOFFSET in ADC_AWD_CRX_REGOFFSET_MASK */
+
+/* Internal register offset for ADC analog watchdog threshold configuration */
+#define ADC_AWD_TR1_REGOFFSET              (ADC_AWD_CR1_REGOFFSET)
+#define ADC_AWD_TR2_REGOFFSET              (ADC_AWD_CR2_REGOFFSET)
+#define ADC_AWD_TR3_REGOFFSET              (ADC_AWD_CR3_REGOFFSET + (1UL << ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS))
+#define ADC_AWD_TRX_REGOFFSET_MASK         (ADC_AWD_TR1_REGOFFSET | ADC_AWD_TR2_REGOFFSET | ADC_AWD_TR3_REGOFFSET)
+#define ADC_AWD_TRX_REGOFFSET_POS          (ADC_AWD_CRX_REGOFFSET_POS)     /* Position of bits ADC_SQRx_REGOFFSET in ADC_AWD_TRX_REGOFFSET_MASK */
+#define ADC_AWD_TRX_BIT_HIGH_MASK          (0x00010000UL)                   /* Selection of 1 bit to discriminate threshold high: mask of bit */
+#define ADC_AWD_TRX_BIT_HIGH_POS           (16UL)                           /* Selection of 1 bit to discriminate threshold high: position of bit */
+#define ADC_AWD_TRX_BIT_HIGH_SHIFT4        (ADC_AWD_TRX_BIT_HIGH_POS - 4UL) /* Shift of bit ADC_AWD_TRX_BIT_HIGH to position to perform a shift of 4 ranks */
+#define ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS (20UL)
+
+
+
+/* ADC registers bits positions */
+#define ADC_CFGR1_RES_BITOFFSET_POS        ( 3UL) /* Equivalent to bitfield "ADC_CFGR1_RES" position in register */
+#define ADC_CFGR1_AWDSGL_BITOFFSET_POS     (22UL) /* Equivalent to bitfield "ADC_CFGR1_AWDSGL" position in register */
+#define ADC_TR1_HT1_BITOFFSET_POS          (16UL) /* Equivalent to bitfield "ADC_TR1_HT1" position in register */
+#define ADC_CHSELR_CHSEL0_BITOFFSET_POS    ( 0UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL0" position in register */
+#define ADC_CHSELR_CHSEL1_BITOFFSET_POS    ( 1UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL1" position in register */
+#define ADC_CHSELR_CHSEL2_BITOFFSET_POS    ( 2UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL2" position in register */
+#define ADC_CHSELR_CHSEL3_BITOFFSET_POS    ( 3UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL3" position in register */
+#define ADC_CHSELR_CHSEL4_BITOFFSET_POS    ( 4UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL4" position in register */
+#define ADC_CHSELR_CHSEL5_BITOFFSET_POS    ( 5UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL5" position in register */
+#define ADC_CHSELR_CHSEL6_BITOFFSET_POS    ( 6UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL6" position in register */
+#define ADC_CHSELR_CHSEL7_BITOFFSET_POS    ( 7UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL7" position in register */
+#define ADC_CHSELR_CHSEL8_BITOFFSET_POS    ( 8UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL8" position in register */
+#define ADC_CHSELR_CHSEL9_BITOFFSET_POS    ( 9UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL9" position in register */
+#define ADC_CHSELR_CHSEL10_BITOFFSET_POS   (10UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL10" position in register */
+#define ADC_CHSELR_CHSEL11_BITOFFSET_POS   (11UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL11" position in register */
+#define ADC_CHSELR_CHSEL12_BITOFFSET_POS   (12UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL12" position in register */
+#define ADC_CHSELR_CHSEL13_BITOFFSET_POS   (13UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL13" position in register */
+#define ADC_CHSELR_CHSEL14_BITOFFSET_POS   (14UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL14" position in register */
+#define ADC_CHSELR_CHSEL15_BITOFFSET_POS   (15UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL15" position in register */
+#define ADC_CHSELR_CHSEL16_BITOFFSET_POS   (16UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL16" position in register */
+#define ADC_CHSELR_CHSEL17_BITOFFSET_POS   (17UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL17" position in register */
+#define ADC_CHSELR_CHSEL18_BITOFFSET_POS   (18UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL18" position in register */
+#define ADC_SMPR_SMP1_BITOFFSET_POS        ( 0UL) /* Equivalent to bitfield "ADC_SMPR_SMP1" position in register */
+#define ADC_SMPR_SMP2_BITOFFSET_POS        ( 4UL) /* Equivalent to bitfield "ADC_SMPR_SMP2" position in register */
+#define ADC_SMPR_SMPSEL0_BITOFFSET_POS     ( 8UL) /* Equivalent to bitfield "ADC_SMPR_SMPSEL0" position in register */
+
+
+/* ADC registers bits groups */
+#define ADC_CR_BITS_PROPERTY_RS            (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN) /* ADC register CR bits with HW property "rs": Software can read as well as set this bit. Writing '0' has no effect on the bit value. */
+
+
+/* ADC internal channels related definitions */
+/* Internal voltage reference VrefInt */
+#define VREFINT_CAL_ADDR                   ((uint16_t*) (0x1FFF75AAUL)) /* Internal voltage reference, address of parameter VREFINT_CAL: VrefInt ADC raw data acquired at temperature 30 DegC (tolerance: +-5 DegC), Vref+ = 3.0 V (tolerance: +-10 mV). */
+#define VREFINT_CAL_VREF                   ( 3000UL)                    /* Analog voltage reference (Vref+) voltage with which VrefInt has been calibrated in production (tolerance: +-10 mV) (unit: mV). */
+/* Temperature sensor */
+#define TEMPSENSOR_CAL1_ADDR               ((uint16_t*) (0x1FFF75A8UL)) /* Internal temperature sensor, address of parameter TS_CAL1: On STM32G0, temperature sensor ADC raw data acquired at temperature  30 DegC (tolerance: +-5 DegC), Vref+ = 3.0 V (tolerance: +-10 mV). */
+#define TEMPSENSOR_CAL2_ADDR               ((uint16_t*) (0x1FFF75CAUL)) /* Internal temperature sensor, address of parameter TS_CAL2: On STM32G0, temperature sensor ADC raw data acquired at temperature 130 DegC (tolerance: +-5 DegC), Vref+ = 3.0 V (tolerance: +-10 mV). */
+#define TEMPSENSOR_CAL1_TEMP               (( int32_t)   30)            /* Internal temperature sensor, temperature at which temperature sensor has been calibrated in production for data into TEMPSENSOR_CAL1_ADDR (tolerance: +-5 DegC) (unit: DegC). */
+#define TEMPSENSOR_CAL2_TEMP               (( int32_t)  130)            /* Internal temperature sensor, temperature at which temperature sensor has been calibrated in production for data into TEMPSENSOR_CAL2_ADDR (tolerance: +-5 DegC) (unit: DegC). */
+#define TEMPSENSOR_CAL_VREFANALOG          ( 3000UL)                    /* Analog voltage reference (Vref+) voltage with which temperature sensor has been calibrated in production (tolerance: +-10 mV) (unit: mV). */
+
+/**
+  * @}
+  */
+
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup ADC_LL_Private_Macros ADC Private Macros
+  * @{
+  */
+
+/**
+  * @brief  Driver macro reserved for internal use: set a pointer to
+  *         a register from a register basis from which an offset
+  *         is applied.
+  * @param  __REG__ Register basis from which the offset is applied.
+  * @param  __REG_OFFFSET__ Offset to be applied (unit: number of registers).
+  * @retval Pointer to register address
+  */
+#define __ADC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \
+  ((__IO uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2UL))))
+
+/**
+  * @}
+  */
+
+
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup ADC_LL_ES_INIT ADC Exported Init structure
+  * @{
+  */
+
+/**
+  * @brief  Structure definition of some features of ADC common parameters
+  *         and multimode
+  *         (all ADC instances belonging to the same ADC common instance).
+  * @note   The setting of these parameters by function @ref LL_ADC_CommonInit()
+  *         is conditioned to ADC instances state (all ADC instances
+  *         sharing the same ADC common instance):
+  *         All ADC instances sharing the same ADC common instance must be
+  *         disabled.
+  */
+typedef struct
+{
+  uint32_t CommonClock;                 /*!< Set parameter common to several ADC: Clock source and prescaler.
+                                             This parameter can be a value of @ref ADC_LL_EC_COMMON_CLOCK_SOURCE
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_SetCommonClock(). */
+
+} LL_ADC_CommonInitTypeDef;
+
+/**
+  * @brief  Structure definition of some features of ADC instance.
+  * @note   These parameters have an impact on ADC scope: ADC instance.
+  *         Refer to corresponding unitary functions into
+  *         @ref ADC_LL_EF_Configuration_ADC_Instance .
+  * @note   The setting of these parameters by function @ref LL_ADC_Init()
+  *         is conditioned to ADC state:
+  *         ADC instance must be disabled.
+  *         This condition is applied to all ADC features, for efficiency
+  *         and compatibility over all STM32 families. However, the different
+  *         features can be set under different ADC state conditions
+  *         (setting possible with ADC enabled without conversion on going,
+  *         ADC enabled with conversion on going, ...)
+  *         Each feature can be updated afterwards with a unitary function
+  *         and potentially with ADC in a different state than disabled,
+  *         refer to description of each function for setting
+  *         conditioned to ADC state.
+  */
+typedef struct
+{
+  uint32_t Clock;                       /*!< Set ADC instance clock source and prescaler.
+                                             This parameter can be a value of @ref ADC_LL_EC_CLOCK_SOURCE
+                                             @note On this STM32 series, this parameter has some clock ratio constraints:
+                                                   ADC clock synchronous (from PCLK) with prescaler 1 must be enabled only if PCLK has a 50% duty clock cycle
+                                                   (APB prescaler configured inside the RCC must be bypassed and the system clock must by 50% duty cycle).
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_SetClock().
+                                             For more details, refer to description of this function. */
+
+  uint32_t Resolution;                  /*!< Set ADC resolution.
+                                             This parameter can be a value of @ref ADC_LL_EC_RESOLUTION
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_SetResolution(). */
+
+  uint32_t DataAlignment;               /*!< Set ADC conversion data alignment.
+                                             This parameter can be a value of @ref ADC_LL_EC_DATA_ALIGN
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_SetDataAlignment(). */
+
+  uint32_t LowPowerMode;                /*!< Set ADC low power mode.
+                                             This parameter can be a value of @ref ADC_LL_EC_LP_MODE
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_SetLowPowerMode(). */
+
+} LL_ADC_InitTypeDef;
+
+/**
+  * @brief  Structure definition of some features of ADC group regular.
+  * @note   These parameters have an impact on ADC scope: ADC group regular.
+  *         Refer to corresponding unitary functions into
+  *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular
+  *         (functions with prefix "REG").
+  * @note   The setting of these parameters by function @ref LL_ADC_REG_Init()
+  *         is conditioned to ADC state:
+  *         ADC instance must be disabled.
+  *         This condition is applied to all ADC features, for efficiency
+  *         and compatibility over all STM32 families. However, the different
+  *         features can be set under different ADC state conditions
+  *         (setting possible with ADC enabled without conversion on going,
+  *         ADC enabled with conversion on going, ...)
+  *         Each feature can be updated afterwards with a unitary function
+  *         and potentially with ADC in a different state than disabled,
+  *         refer to description of each function for setting
+  *         conditioned to ADC state.
+  */
+typedef struct
+{
+  uint32_t TriggerSource;               /*!< Set ADC group regular conversion trigger source: internal (SW start) or from external peripheral (timer event, external interrupt line).
+                                             This parameter can be a value of @ref ADC_LL_EC_REG_TRIGGER_SOURCE
+                                             @note On this STM32 series, setting trigger source to external trigger also set trigger polarity to rising edge
+                                                   (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value).
+                                                   In case of need to modify trigger edge, use function @ref LL_ADC_REG_SetTriggerEdge().
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetTriggerSource(). */
+
+  uint32_t SequencerLength;             /*!< Set ADC group regular sequencer length.
+                                             @note This parameter has an effect only if group regular sequencer is set to mode "fully configurable". Refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
+                                             This parameter can be a value of @ref ADC_LL_EC_REG_SEQ_SCAN_LENGTH
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetSequencerLength(). */
+
+  uint32_t SequencerDiscont;            /*!< Set ADC group regular sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks.
+                                             This parameter can be a value of @ref ADC_LL_EC_REG_SEQ_DISCONT_MODE
+                                             @note This parameter has an effect only if group regular sequencer is enabled
+                                                   (depending on the sequencer mode: scan length of 2 ranks or more, or several ADC channels enabled in group regular sequencer. Refer to function @ref LL_ADC_REG_SetSequencerConfigurable() ).
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetSequencerDiscont(). */
+
+  uint32_t ContinuousMode;              /*!< Set ADC continuous conversion mode on ADC group regular, whether ADC conversions are performed in single mode (one conversion per trigger) or in continuous mode (after the first trigger, following conversions launched successively automatically).
+                                             This parameter can be a value of @ref ADC_LL_EC_REG_CONTINUOUS_MODE
+                                             Note: It is not possible to enable both ADC group regular continuous mode and discontinuous mode.
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetContinuousMode(). */
+
+  uint32_t DMATransfer;                 /*!< Set ADC group regular conversion data transfer: no transfer or transfer by DMA, and DMA requests mode.
+                                             This parameter can be a value of @ref ADC_LL_EC_REG_DMA_TRANSFER
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetDMATransfer(). */
+
+  uint32_t Overrun;                     /*!< Set ADC group regular behavior in case of overrun:
+                                             data preserved or overwritten.
+                                             This parameter can be a value of @ref ADC_LL_EC_REG_OVR_DATA_BEHAVIOR
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetOverrun(). */
+
+} LL_ADC_REG_InitTypeDef;
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup ADC_LL_Exported_Constants ADC Exported Constants
+  * @{
+  */
+
+/** @defgroup ADC_LL_EC_FLAG ADC flags
+  * @brief    Flags defines which can be used with LL_ADC_ReadReg function
+  * @{
+  */
+#define LL_ADC_FLAG_ADRDY                  ADC_ISR_ADRDY      /*!< ADC flag ADC instance ready */
+#define LL_ADC_FLAG_CCRDY                  ADC_ISR_CCRDY      /*!< ADC flag ADC channel configuration ready */
+#define LL_ADC_FLAG_EOC                    ADC_ISR_EOC        /*!< ADC flag ADC group regular end of unitary conversion */
+#define LL_ADC_FLAG_EOS                    ADC_ISR_EOS        /*!< ADC flag ADC group regular end of sequence conversions */
+#define LL_ADC_FLAG_OVR                    ADC_ISR_OVR        /*!< ADC flag ADC group regular overrun */
+#define LL_ADC_FLAG_EOSMP                  ADC_ISR_EOSMP      /*!< ADC flag ADC group regular end of sampling phase */
+#define LL_ADC_FLAG_AWD1                   ADC_ISR_AWD1       /*!< ADC flag ADC analog watchdog 1 */
+#define LL_ADC_FLAG_AWD2                   ADC_ISR_AWD2       /*!< ADC flag ADC analog watchdog 2 */
+#define LL_ADC_FLAG_AWD3                   ADC_ISR_AWD3       /*!< ADC flag ADC analog watchdog 3 */
+#define LL_ADC_FLAG_EOCAL                  ADC_ISR_EOCAL      /*!< ADC flag end of calibration */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_IT ADC interruptions for configuration (interruption enable or disable)
+  * @brief    IT defines which can be used with LL_ADC_ReadReg and  LL_ADC_WriteReg functions
+  * @{
+  */
+#define LL_ADC_IT_ADRDY                    ADC_IER_ADRDYIE    /*!< ADC interruption ADC instance ready */
+#define LL_ADC_IT_CCRDY                    ADC_IER_CCRDYIE    /*!< ADC interruption channel configuration ready */
+#define LL_ADC_IT_EOC                      ADC_IER_EOCIE      /*!< ADC interruption ADC group regular end of unitary conversion */
+#define LL_ADC_IT_EOS                      ADC_IER_EOSIE      /*!< ADC interruption ADC group regular end of sequence conversions */
+#define LL_ADC_IT_OVR                      ADC_IER_OVRIE      /*!< ADC interruption ADC group regular overrun */
+#define LL_ADC_IT_EOSMP                    ADC_IER_EOSMPIE    /*!< ADC interruption ADC group regular end of sampling phase */
+#define LL_ADC_IT_AWD1                     ADC_IER_AWD1IE     /*!< ADC interruption ADC analog watchdog 1 */
+#define LL_ADC_IT_AWD2                     ADC_IER_AWD2IE     /*!< ADC interruption ADC analog watchdog 2 */
+#define LL_ADC_IT_AWD3                     ADC_IER_AWD3IE     /*!< ADC interruption ADC analog watchdog 3 */
+#define LL_ADC_IT_EOCAL                    ADC_IER_EOCALIE    /*!< ADC interruption ADC end of calibration */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_REGISTERS  ADC registers compliant with specific purpose
+  * @{
+  */
+/* List of ADC registers intended to be used (most commonly) with             */
+/* DMA transfer.                                                              */
+/* Refer to function @ref LL_ADC_DMA_GetRegAddr().                            */
+#define LL_ADC_DMA_REG_REGULAR_DATA          (0x00000000UL) /* ADC group regular conversion data register (corresponding to register DR) to be used with ADC configured in independent mode. Without DMA transfer, register accessed by LL function @ref LL_ADC_REG_ReadConversionData32() and other functions @ref LL_ADC_REG_ReadConversionDatax() */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_COMMON_CLOCK_SOURCE  ADC common - Clock source
+  * @{
+  */
+#define LL_ADC_CLOCK_ASYNC_DIV1            (0x00000000UL)                                        /*!< ADC asynchronous clock without prescaler */
+#define LL_ADC_CLOCK_ASYNC_DIV2            (ADC_CCR_PRESC_0)                                     /*!< ADC asynchronous clock with prescaler division by 2. ADC common clock asynchronous prescaler is applied to each ADC instance if the corresponding ADC instance clock is set to clock source asynchronous (refer to function @ref LL_ADC_SetClock() ). */
+#define LL_ADC_CLOCK_ASYNC_DIV4            (ADC_CCR_PRESC_1                  )                   /*!< ADC asynchronous clock with prescaler division by 4. ADC common clock asynchronous prescaler is applied to each ADC instance if the corresponding ADC instance clock is set to clock source asynchronous (refer to function @ref LL_ADC_SetClock() ). */
+#define LL_ADC_CLOCK_ASYNC_DIV6            (ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0)                   /*!< ADC asynchronous clock with prescaler division by 6. ADC common clock asynchronous prescaler is applied to each ADC instance if the corresponding ADC instance clock is set to clock source asynchronous (refer to function @ref LL_ADC_SetClock() ). */
+#define LL_ADC_CLOCK_ASYNC_DIV8            (ADC_CCR_PRESC_2                                    ) /*!< ADC asynchronous clock with prescaler division by 8. ADC common clock asynchronous prescaler is applied to each ADC instance if the corresponding ADC instance clock is set to clock source asynchronous (refer to function @ref LL_ADC_SetClock() ). */
+#define LL_ADC_CLOCK_ASYNC_DIV10           (ADC_CCR_PRESC_2                   | ADC_CCR_PRESC_0) /*!< ADC asynchronous clock with prescaler division by 10. ADC common clock asynchronous prescaler is applied to each ADC instance if the corresponding ADC instance clock is set to clock source asynchronous (refer to function @ref LL_ADC_SetClock() ). */
+#define LL_ADC_CLOCK_ASYNC_DIV12           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1                  ) /*!< ADC asynchronous clock with prescaler division by 12. ADC common clock asynchronous prescaler is applied to each ADC instance if the corresponding ADC instance clock is set to clock source asynchronous (refer to function @ref LL_ADC_SetClock() ). */
+#define LL_ADC_CLOCK_ASYNC_DIV16           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) /*!< ADC asynchronous clock with prescaler division by 16. ADC common clock asynchronous prescaler is applied to each ADC instance if the corresponding ADC instance clock is set to clock source asynchronous (refer to function @ref LL_ADC_SetClock() ). */
+#define LL_ADC_CLOCK_ASYNC_DIV32           (ADC_CCR_PRESC_3)                                     /*!< ADC asynchronous clock with prescaler division by 32. ADC common clock asynchronous prescaler is applied to each ADC instance if the corresponding ADC instance clock is set to clock source asynchronous (refer to function @ref LL_ADC_SetClock() ). */
+#define LL_ADC_CLOCK_ASYNC_DIV64           (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_0)                   /*!< ADC asynchronous clock with prescaler division by 64. ADC common clock asynchronous prescaler is applied to each ADC instance if the corresponding ADC instance clock is set to clock source asynchronous (refer to function @ref LL_ADC_SetClock() ). */
+#define LL_ADC_CLOCK_ASYNC_DIV128          (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1)                   /*!< ADC asynchronous clock with prescaler division by 128. ADC common clock asynchronous prescaler is applied to each ADC instance if the corresponding ADC instance clock is set to clock source asynchronous (refer to function @ref LL_ADC_SetClock() ). */
+#define LL_ADC_CLOCK_ASYNC_DIV256          (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) /*!< ADC asynchronous clock with prescaler division by 256. ADC common clock asynchronous prescaler is applied to each ADC instance if the corresponding ADC instance clock is set to clock source asynchronous (refer to function @ref LL_ADC_SetClock() ). */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_COMMON_CLOCK_FREQ_MODE  ADC common - Clock frequency mode
+  * @{
+  */
+#define LL_ADC_CLOCK_FREQ_MODE_HIGH        (0x00000000UL)         /*!< ADC clock mode to high frequency. On STM32G0, ADC clock frequency above 3.5MHz.  */
+#define LL_ADC_CLOCK_FREQ_MODE_LOW         (ADC_CCR_LFMEN)        /*!< ADC clock mode to low frequency. On STM32G0, ADC clock frequency below 3.5MHz.  */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_COMMON_PATH_INTERNAL  ADC common - Measurement path to internal channels
+  * @{
+  */
+/* Note: Other measurement paths to internal channels may be available        */
+/*       (connections to other peripherals).                                  */
+/*       If they are not listed below, they do not require any specific       */
+/*       path enable. In this case, Access to measurement path is done        */
+/*       only by selecting the corresponding ADC internal channel.            */
+#define LL_ADC_PATH_INTERNAL_NONE          (0x00000000UL)         /*!< ADC measurement paths all disabled */
+#define LL_ADC_PATH_INTERNAL_VREFINT       (ADC_CCR_VREFEN)       /*!< ADC measurement path to internal channel VrefInt */
+#define LL_ADC_PATH_INTERNAL_TEMPSENSOR    (ADC_CCR_TSEN)         /*!< ADC measurement path to internal channel temperature sensor */
+#define LL_ADC_PATH_INTERNAL_VBAT          (ADC_CCR_VBATEN)       /*!< ADC measurement path to internal channel Vbat */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_CLOCK_SOURCE  ADC instance - Clock source
+  * @{
+  */
+#define LL_ADC_CLOCK_SYNC_PCLK_DIV4        (ADC_CFGR2_CKMODE_1)                                  /*!< ADC synchronous clock derived from AHB clock divided by 4 */
+#define LL_ADC_CLOCK_SYNC_PCLK_DIV2        (ADC_CFGR2_CKMODE_0)                                  /*!< ADC synchronous clock derived from AHB clock divided by 2 */
+#define LL_ADC_CLOCK_SYNC_PCLK_DIV1        (ADC_CFGR2_CKMODE_1 | ADC_CFGR2_CKMODE_0)             /*!< ADC synchronous clock derived from AHB clock not divided  */
+#define LL_ADC_CLOCK_ASYNC                 (0x00000000UL)                                        /*!< ADC asynchronous clock. Asynchronous clock prescaler can be configured using function @ref LL_ADC_SetCommonClock(). */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_RESOLUTION  ADC instance - Resolution
+  * @{
+  */
+#define LL_ADC_RESOLUTION_12B              (0x00000000UL)                      /*!< ADC resolution 12 bits */
+#define LL_ADC_RESOLUTION_10B              (                  ADC_CFGR1_RES_0) /*!< ADC resolution 10 bits */
+#define LL_ADC_RESOLUTION_8B               (ADC_CFGR1_RES_1                  ) /*!< ADC resolution  8 bits */
+#define LL_ADC_RESOLUTION_6B               (ADC_CFGR1_RES_1 | ADC_CFGR1_RES_0) /*!< ADC resolution  6 bits */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_DATA_ALIGN  ADC instance - Data alignment
+  * @{
+  */
+#define LL_ADC_DATA_ALIGN_RIGHT            (0x00000000UL)         /*!< ADC conversion data alignment: right aligned (alignment on data register LSB bit 0)*/
+#define LL_ADC_DATA_ALIGN_LEFT             (ADC_CFGR1_ALIGN)      /*!< ADC conversion data alignment: left aligned (alignment on data register MSB bit 15)*/
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_LP_MODE  ADC instance - Low power mode
+  * @{
+  */
+#define LL_ADC_LP_MODE_NONE                (0x00000000UL)                      /*!< No ADC low power mode activated */
+#define LL_ADC_LP_AUTOWAIT                 (ADC_CFGR1_WAIT)                    /*!< ADC low power mode auto delay: Dynamic low power mode, ADC conversions are performed only when necessary (when previous ADC conversion data is read). See description with function @ref LL_ADC_SetLowPowerMode(). */
+#define LL_ADC_LP_AUTOPOWEROFF             (ADC_CFGR1_AUTOFF)                  /*!< ADC low power mode auto power-off: the ADC automatically powers-off after a ADC conversion and automatically wakes up when a new ADC conversion is triggered (with startup time between trigger and start of sampling). See description with function @ref LL_ADC_SetLowPowerMode(). */
+#define LL_ADC_LP_AUTOWAIT_AUTOPOWEROFF    (ADC_CFGR1_WAIT | ADC_CFGR1_AUTOFF) /*!< ADC low power modes auto wait and auto power-off combined. See description with function @ref LL_ADC_SetLowPowerMode(). */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_REG_TRIGGER_FREQ  ADC group regular - Trigger frequency mode
+  * @{
+  */
+#define LL_ADC_TRIGGER_FREQ_HIGH           (0x00000000UL)            /*!< ADC trigger frequency mode set to high frequency. Note: ADC trigger frequency mode must be set to low frequency when a duration is exceeded before ADC conversion start trigger event (between ADC enable and ADC conversion start trigger event or between two ADC conversion start trigger event). Duration value: Refer to device datasheet, parameter "tIdle". */
+#define LL_ADC_TRIGGER_FREQ_LOW            (ADC_CFGR2_LFTRIG)        /*!< ADC trigger frequency mode set to low frequency. Note: ADC trigger frequency mode must be set to low frequency when a duration is exceeded before ADC conversion start trigger event (between ADC enable and ADC conversion start trigger event or between two ADC conversion start trigger event). Duration value: Refer to device datasheet, parameter "tIdle". */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_SAMPLINGTIME_COMMON  ADC instance - Sampling time common to a group of channels
+  * @{
+  */
+#define LL_ADC_SAMPLINGTIME_COMMON_1       (ADC_SMPR_SMP1_BITOFFSET_POS)                             /*!< Set sampling time common to a group of channels: sampling time nb 1 */
+#define LL_ADC_SAMPLINGTIME_COMMON_2       (ADC_SMPR_SMP2_BITOFFSET_POS | ADC_SAMPLING_TIME_CH_MASK) /*!< Set sampling time common to a group of channels: sampling time nb 2 */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_GROUPS  ADC instance - Groups
+  * @{
+  */
+#define LL_ADC_GROUP_REGULAR               (0x00000001UL) /*!< ADC group regular (available on all STM32 devices) */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_CHANNEL  ADC instance - Channel number
+  * @{
+  */
+#define LL_ADC_CHANNEL_0                   (ADC_CHANNEL_0_NUMBER  | ADC_CHANNEL_0_BITFIELD ) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN0  */
+#define LL_ADC_CHANNEL_1                   (ADC_CHANNEL_1_NUMBER  | ADC_CHANNEL_1_BITFIELD ) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN1  */
+#define LL_ADC_CHANNEL_2                   (ADC_CHANNEL_2_NUMBER  | ADC_CHANNEL_2_BITFIELD ) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN2  */
+#define LL_ADC_CHANNEL_3                   (ADC_CHANNEL_3_NUMBER  | ADC_CHANNEL_3_BITFIELD ) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN3  */
+#define LL_ADC_CHANNEL_4                   (ADC_CHANNEL_4_NUMBER  | ADC_CHANNEL_4_BITFIELD ) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN4  */
+#define LL_ADC_CHANNEL_5                   (ADC_CHANNEL_5_NUMBER  | ADC_CHANNEL_5_BITFIELD ) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN5  */
+#define LL_ADC_CHANNEL_6                   (ADC_CHANNEL_6_NUMBER  | ADC_CHANNEL_6_BITFIELD ) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN6  */
+#define LL_ADC_CHANNEL_7                   (ADC_CHANNEL_7_NUMBER  | ADC_CHANNEL_7_BITFIELD ) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN7  */
+#define LL_ADC_CHANNEL_8                   (ADC_CHANNEL_8_NUMBER  | ADC_CHANNEL_8_BITFIELD ) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN8  */
+#define LL_ADC_CHANNEL_9                   (ADC_CHANNEL_9_NUMBER  | ADC_CHANNEL_9_BITFIELD ) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN9  */
+#define LL_ADC_CHANNEL_10                  (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_BITFIELD) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN10 */
+#define LL_ADC_CHANNEL_11                  (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_BITFIELD) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN11 */
+#define LL_ADC_CHANNEL_12                  (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_BITFIELD) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN12 */
+#define LL_ADC_CHANNEL_13                  (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_BITFIELD) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN13 */
+#define LL_ADC_CHANNEL_14                  (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_BITFIELD) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN14 */
+#define LL_ADC_CHANNEL_15                  (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_BITFIELD) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN15 */
+#define LL_ADC_CHANNEL_16                  (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_BITFIELD) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN16 */
+#define LL_ADC_CHANNEL_17                  (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_BITFIELD) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN17 */
+#define LL_ADC_CHANNEL_18                  (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_BITFIELD) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN18 */
+#define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_13 | ADC_CHANNEL_ID_INTERNAL_CH)  /*!< ADC internal channel connected to VrefInt: Internal voltage reference. */
+#define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_12 | ADC_CHANNEL_ID_INTERNAL_CH)  /*!< ADC internal channel connected to Temperature sensor. */
+#define LL_ADC_CHANNEL_VBAT                (LL_ADC_CHANNEL_14 | ADC_CHANNEL_ID_INTERNAL_CH)  /*!< ADC internal channel connected to Vbat/3: Vbat voltage through a divider ladder of factor 1/3 to have Vbat always below Vdda. */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_REG_TRIGGER_SOURCE  ADC group regular - Trigger source
+  * @{
+  */
+#define LL_ADC_REG_TRIG_SOFTWARE           (0x00000000UL)                                                                                 /*!< ADC group regular conversion trigger internal: SW start. */
+#define LL_ADC_REG_TRIG_EXT_TIM1_TRGO2     (                                                               ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external peripheral: TIM1 TRGO. Trigger edge set to rising edge (default setting). */
+#define LL_ADC_REG_TRIG_EXT_TIM1_CH4       (                                          ADC_CFGR1_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external peripheral: TIM1 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#if defined(TIM2)
+#define LL_ADC_REG_TRIG_EXT_TIM2_TRGO      (                     ADC_CFGR1_EXTSEL_1                      | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external peripheral: TIM2 TRGO. Trigger edge set to rising edge (default setting). */
+#endif /* TIM2 */
+#define LL_ADC_REG_TRIG_EXT_TIM3_TRGO      (                     ADC_CFGR1_EXTSEL_1 | ADC_CFGR1_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external peripheral: TIM3 TRGO. Trigger edge set to rising edge (default setting). */
+#if defined(TIM4)
+#define LL_ADC_REG_TRIG_EXT_TIM4_TRGO      (ADC_CFGR1_EXTSEL_2 | ADC_CFGR1_EXTSEL_1                      | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external peripheral: TIM4 TRGO. Trigger edge set to rising edge (default setting). */
+#endif /* TIM4 */
+#if defined(TIM6)
+#define LL_ADC_REG_TRIG_EXT_TIM6_TRGO      (ADC_CFGR1_EXTSEL_2                      | ADC_CFGR1_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external peripheral: TIM6 TRGO. Trigger edge set to rising edge (default setting). */
+#endif /* TIM6 */
+#if defined(TIM15)
+#define LL_ADC_REG_TRIG_EXT_TIM15_TRGO     (ADC_CFGR1_EXTSEL_2                                           | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external peripheral: TIM15 TRGO. Trigger edge set to rising edge (default setting). */
+#endif /* TIM15 */
+#define LL_ADC_REG_TRIG_EXT_EXTI_LINE11    (ADC_CFGR1_EXTSEL_2 | ADC_CFGR1_EXTSEL_1 | ADC_CFGR1_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external peripheral: external interrupt line 11. Trigger edge set to rising edge (default setting). */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_REG_TRIGGER_EDGE  ADC group regular - Trigger edge
+  * @{
+  */
+#define LL_ADC_REG_TRIG_EXT_RISING         (                    ADC_CFGR1_EXTEN_0) /*!< ADC group regular conversion trigger polarity set to rising edge */
+#define LL_ADC_REG_TRIG_EXT_FALLING        (ADC_CFGR1_EXTEN_1                    ) /*!< ADC group regular conversion trigger polarity set to falling edge */
+#define LL_ADC_REG_TRIG_EXT_RISINGFALLING  (ADC_CFGR1_EXTEN_1 | ADC_CFGR1_EXTEN_0) /*!< ADC group regular conversion trigger polarity set to both rising and falling edges */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_REG_CONTINUOUS_MODE  ADC group regular - Continuous mode
+  * @{
+  */
+#define LL_ADC_REG_CONV_SINGLE             (0x00000000UL)          /*!< ADC conversions are performed in single mode: one conversion per trigger */
+#define LL_ADC_REG_CONV_CONTINUOUS         (ADC_CFGR1_CONT)        /*!< ADC conversions are performed in continuous mode: after the first trigger, following conversions launched successively automatically */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_REG_DMA_TRANSFER  ADC group regular - DMA transfer of ADC conversion data
+  * @{
+  */
+#define LL_ADC_REG_DMA_TRANSFER_NONE       (0x00000000UL)                        /*!< ADC conversions are not transferred by DMA */
+#define LL_ADC_REG_DMA_TRANSFER_LIMITED    (                   ADC_CFGR1_DMAEN)  /*!< ADC conversion data are transferred by DMA, in limited mode (one shot mode): DMA transfer requests are stopped when number of DMA data transfers (number of ADC conversions) is reached. This ADC mode is intended to be used with DMA mode non-circular. */
+#define LL_ADC_REG_DMA_TRANSFER_UNLIMITED  (ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN)  /*!< ADC conversion data are transferred by DMA, in unlimited mode: DMA transfer requests are unlimited, whatever number of DMA data transferred (number of ADC conversions). This ADC mode is intended to be used with DMA mode circular. */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_REG_OVR_DATA_BEHAVIOR  ADC group regular - Overrun behavior on conversion data
+  * @{
+  */
+#define LL_ADC_REG_OVR_DATA_PRESERVED      (0x00000000UL)         /*!< ADC group regular behavior in case of overrun: data preserved */
+#define LL_ADC_REG_OVR_DATA_OVERWRITTEN    (ADC_CFGR1_OVRMOD)     /*!< ADC group regular behavior in case of overrun: data overwritten */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_REG_SEQ_MODE  ADC group regular - Sequencer configuration flexibility
+  * @{
+  */
+#define LL_ADC_REG_SEQ_FIXED               (0x00000000UL)         /*!< Sequencer configured to not fully configurable: sequencer length and each rank affectation to a channel are fixed by channel HW number. Refer to description of function @ref LL_ADC_REG_SetSequencerChannels(). */
+#define LL_ADC_REG_SEQ_CONFIGURABLE        (ADC_CFGR1_CHSELRMOD)  /*!< Sequencer configured to fully configurable: sequencer length and each rank affectation to a channel are configurable. Refer to description of function @ref LL_ADC_REG_SetSequencerLength(). */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_REG_SEQ_SCAN_LENGTH  ADC group regular - Sequencer scan length
+  * @{
+  */
+#define LL_ADC_REG_SEQ_SCAN_DISABLE        (ADC_CHSELR_SQ2)       /*!< ADC group regular sequencer disable (equivalent to sequencer of 1 rank: ADC conversion on only 1 channel) */
+#define LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS  (ADC_CHSELR_SQ3)       /*!< ADC group regular sequencer enable with 2 ranks in the sequence */
+#define LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS  (ADC_CHSELR_SQ4)       /*!< ADC group regular sequencer enable with 3 ranks in the sequence */
+#define LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS  (ADC_CHSELR_SQ5)       /*!< ADC group regular sequencer enable with 4 ranks in the sequence */
+#define LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS  (ADC_CHSELR_SQ6)       /*!< ADC group regular sequencer enable with 5 ranks in the sequence */
+#define LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS  (ADC_CHSELR_SQ7)       /*!< ADC group regular sequencer enable with 6 ranks in the sequence */
+#define LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS  (ADC_CHSELR_SQ8)       /*!< ADC group regular sequencer enable with 7 ranks in the sequence */
+#define LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS  (0x00000000UL)         /*!< ADC group regular sequencer enable with 8 ranks in the sequence */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_REG_SEQ_SCAN_DIRECTION  ADC group regular - Sequencer scan direction
+  * @{
+  */
+#define LL_ADC_REG_SEQ_SCAN_DIR_FORWARD    (0x00000000UL)         /*!< On this STM32 series, parameter relevant only is sequencer set to mode not fully configurable, refer to function @ref LL_ADC_REG_SetSequencerConfigurable(). ADC group regular sequencer scan direction forward: from lowest channel number to highest channel number (scan of all ranks, ADC conversion of ranks with channels enabled in sequencer). On some other STM32 families, this setting is not available and the default scan direction is forward. */
+#define LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD   (ADC_CFGR1_SCANDIR)    /*!< On this STM32 series, parameter relevant only is sequencer set to mode not fully configurable, refer to function @ref LL_ADC_REG_SetSequencerConfigurable(). ADC group regular sequencer scan direction backward: from highest channel number to lowest channel number (scan of all ranks, ADC conversion of ranks with channels enabled in sequencer) */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_REG_SEQ_DISCONT_MODE  ADC group regular - Sequencer discontinuous mode
+  * @{
+  */
+#define LL_ADC_REG_SEQ_DISCONT_DISABLE     (0x00000000UL)                                                               /*!< ADC group regular sequencer discontinuous mode disable */
+#define LL_ADC_REG_SEQ_DISCONT_1RANK       (ADC_CFGR1_DISCEN)                                                           /*!< ADC group regular sequencer discontinuous mode enable with sequence interruption every rank */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_REG_SEQ_RANKS  ADC group regular - Sequencer ranks
+  * @{
+  */
+#define LL_ADC_REG_RANK_1                  (ADC_REG_RANK_1_SQRX_BITOFFSET_POS)  /*!< ADC group regular sequencer rank 1 */
+#define LL_ADC_REG_RANK_2                  (ADC_REG_RANK_2_SQRX_BITOFFSET_POS)  /*!< ADC group regular sequencer rank 2 */
+#define LL_ADC_REG_RANK_3                  (ADC_REG_RANK_3_SQRX_BITOFFSET_POS)  /*!< ADC group regular sequencer rank 3 */
+#define LL_ADC_REG_RANK_4                  (ADC_REG_RANK_4_SQRX_BITOFFSET_POS)  /*!< ADC group regular sequencer rank 4 */
+#define LL_ADC_REG_RANK_5                  (ADC_REG_RANK_5_SQRX_BITOFFSET_POS)  /*!< ADC group regular sequencer rank 5 */
+#define LL_ADC_REG_RANK_6                  (ADC_REG_RANK_6_SQRX_BITOFFSET_POS)  /*!< ADC group regular sequencer rank 6 */
+#define LL_ADC_REG_RANK_7                  (ADC_REG_RANK_7_SQRX_BITOFFSET_POS)  /*!< ADC group regular sequencer rank 7 */
+#define LL_ADC_REG_RANK_8                  (ADC_REG_RANK_8_SQRX_BITOFFSET_POS)  /*!< ADC group regular sequencer rank 8 */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_CHANNEL_SAMPLINGTIME  Channel - Sampling time
+  * @{
+  */
+#define LL_ADC_SAMPLINGTIME_1CYCLE_5       (0x00000000UL)                                        /*!< Sampling time 1.5 ADC clock cycle */
+#define LL_ADC_SAMPLINGTIME_3CYCLES_5      (ADC_SMPR_SMP1_0)                                     /*!< Sampling time 3.5 ADC clock cycles */
+#define LL_ADC_SAMPLINGTIME_7CYCLES_5      (ADC_SMPR_SMP1_1)                                     /*!< Sampling time 7.5 ADC clock cycles */
+#define LL_ADC_SAMPLINGTIME_12CYCLES_5     (ADC_SMPR_SMP1_1 | ADC_SMPR_SMP1_0)                   /*!< Sampling time 12.5 ADC clock cycles */
+#define LL_ADC_SAMPLINGTIME_19CYCLES_5     (ADC_SMPR_SMP1_2)                                     /*!< Sampling time 19.5 ADC clock cycles */
+#define LL_ADC_SAMPLINGTIME_39CYCLES_5     (ADC_SMPR_SMP1_2 | ADC_SMPR_SMP1_0)                   /*!< Sampling time 39.5 ADC clock cycles */
+#define LL_ADC_SAMPLINGTIME_79CYCLES_5     (ADC_SMPR_SMP1_2 | ADC_SMPR_SMP1_1)                   /*!< Sampling time 79.5 ADC clock cycles */
+#define LL_ADC_SAMPLINGTIME_160CYCLES_5    (ADC_SMPR_SMP1_2 | ADC_SMPR_SMP1_1 | ADC_SMPR_SMP1_0) /*!< Sampling time 160.5 ADC clock cycles */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_AWD_NUMBER Analog watchdog - Analog watchdog number
+  * @{
+  */
+#define LL_ADC_AWD1                        (ADC_AWD_CR1_CHANNEL_MASK  | ADC_AWD_CR1_REGOFFSET) /*!< ADC analog watchdog number 1 */
+#define LL_ADC_AWD2                        (ADC_AWD_CR23_CHANNEL_MASK | ADC_AWD_CR2_REGOFFSET) /*!< ADC analog watchdog number 2 */
+#define LL_ADC_AWD3                        (ADC_AWD_CR23_CHANNEL_MASK | ADC_AWD_CR3_REGOFFSET) /*!< ADC analog watchdog number 3 */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_AWD_CHANNELS  Analog watchdog - Monitored channels
+  * @{
+  */
+#define LL_ADC_AWD_DISABLE                 (0x00000000UL)                                                                             /*!< ADC analog watchdog monitoring disabled */
+#define LL_ADC_AWD_ALL_CHANNELS_REG        (ADC_AWD_CR23_CHANNEL_MASK                         | ADC_CFGR1_AWD1EN                    ) /*!< ADC analog watchdog monitoring of all channels, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_0_REG           ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN0, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_1_REG           ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN1, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_2_REG           ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN2, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_3_REG           ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN3, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_4_REG           ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN4, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_5_REG           ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN5, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_6_REG           ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN6, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_7_REG           ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN7, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_8_REG           ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN8, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_9_REG           ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN9, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_10_REG          ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN10, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_11_REG          ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN11, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_12_REG          ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN12, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_13_REG          ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN13, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_14_REG          ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN14, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_15_REG          ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN15, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_16_REG          ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN16, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_17_REG          ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN17, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_18_REG          ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN18, converted by group regular only */
+#define LL_ADC_AWD_CH_VREFINT_REG          ((LL_ADC_CHANNEL_VREFINT    & ADC_CHANNEL_ID_MASK) | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to VrefInt: Internal voltage reference, converted by group regular only */
+#define LL_ADC_AWD_CH_TEMPSENSOR_REG       ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Temperature sensor, converted by group regular only */
+#define LL_ADC_AWD_CH_VBAT_REG             ((LL_ADC_CHANNEL_VBAT       & ADC_CHANNEL_ID_MASK) | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Vbat/3: Vbat voltage through a divider ladder of factor 1/3 to have Vbat always below Vdda, converted by group regular only */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_AWD_THRESHOLDS  Analog watchdog - Thresholds
+  * @{
+  */
+#define LL_ADC_AWD_THRESHOLD_HIGH          (ADC_TR1_HT1              ) /*!< ADC analog watchdog threshold high */
+#define LL_ADC_AWD_THRESHOLD_LOW           (              ADC_TR1_LT1) /*!< ADC analog watchdog threshold low */
+#define LL_ADC_AWD_THRESHOLDS_HIGH_LOW     (ADC_TR1_HT1 | ADC_TR1_LT1) /*!< ADC analog watchdog both thresholds high and low concatenated into the same data */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_OVS_SCOPE  Oversampling - Oversampling scope
+  * @{
+  */
+#define LL_ADC_OVS_DISABLE                 (0x00000000UL)                                        /*!< ADC oversampling disabled. */
+#define LL_ADC_OVS_GRP_REGULAR_CONTINUED   (                                    ADC_CFGR2_OVSE)  /*!< ADC oversampling on conversions of ADC group regular. Literal suffix "continued" is kept for compatibility with other STM32 devices featuring ADC group injected, in this case other oversampling scope parameters are available. */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_OVS_DISCONT_MODE  Oversampling - Discontinuous mode
+  * @{
+  */
+#define LL_ADC_OVS_REG_CONT                (0x00000000UL)         /*!< ADC oversampling discontinuous mode: continuous mode (all conversions of oversampling ratio are done from 1 trigger) */
+#define LL_ADC_OVS_REG_DISCONT             (ADC_CFGR2_TOVS)       /*!< ADC oversampling discontinuous mode: discontinuous mode (each conversion of oversampling ratio needs a trigger) */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_OVS_RATIO  Oversampling - Ratio
+  * @{
+  */
+#define LL_ADC_OVS_RATIO_2                 (0x00000000UL)                                           /*!< ADC oversampling ratio of 2 (2 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */
+#define LL_ADC_OVS_RATIO_4                 (                                      ADC_CFGR2_OVSR_0) /*!< ADC oversampling ratio of 4 (4 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */
+#define LL_ADC_OVS_RATIO_8                 (                   ADC_CFGR2_OVSR_1                   ) /*!< ADC oversampling ratio of 8 (8 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */
+#define LL_ADC_OVS_RATIO_16                (                   ADC_CFGR2_OVSR_1 | ADC_CFGR2_OVSR_0) /*!< ADC oversampling ratio of 16 (16 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */
+#define LL_ADC_OVS_RATIO_32                (ADC_CFGR2_OVSR_2                                      ) /*!< ADC oversampling ratio of 32 (32 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */
+#define LL_ADC_OVS_RATIO_64                (ADC_CFGR2_OVSR_2                    | ADC_CFGR2_OVSR_0) /*!< ADC oversampling ratio of 64 (64 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */
+#define LL_ADC_OVS_RATIO_128               (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1                   ) /*!< ADC oversampling ratio of 128 (128 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */
+#define LL_ADC_OVS_RATIO_256               (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1 | ADC_CFGR2_OVSR_0) /*!< ADC oversampling ratio of 256 (256 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_OVS_SHIFT  Oversampling - Data shift
+  * @{
+  */
+#define LL_ADC_OVS_SHIFT_NONE              (0x00000000UL)                                                              /*!< ADC oversampling no shift (sum of the ADC conversions data is not divided to result as the ADC oversampling conversion data) */
+#define LL_ADC_OVS_SHIFT_RIGHT_1           (                                                         ADC_CFGR2_OVSS_0) /*!< ADC oversampling shift of 1 (sum of the ADC conversions data is divided by 2 to result as the ADC oversampling conversion data) */
+#define LL_ADC_OVS_SHIFT_RIGHT_2           (                                      ADC_CFGR2_OVSS_1                   ) /*!< ADC oversampling shift of 2 (sum of the ADC conversions data is divided by 4 to result as the ADC oversampling conversion data) */
+#define LL_ADC_OVS_SHIFT_RIGHT_3           (                                      ADC_CFGR2_OVSS_1 | ADC_CFGR2_OVSS_0) /*!< ADC oversampling shift of 3 (sum of the ADC conversions data is divided by 8 to result as the ADC oversampling conversion data) */
+#define LL_ADC_OVS_SHIFT_RIGHT_4           (                   ADC_CFGR2_OVSS_2                                      ) /*!< ADC oversampling shift of 4 (sum of the ADC conversions data is divided by 16 to result as the ADC oversampling conversion data) */
+#define LL_ADC_OVS_SHIFT_RIGHT_5           (                   ADC_CFGR2_OVSS_2                    | ADC_CFGR2_OVSS_0) /*!< ADC oversampling shift of 5 (sum of the ADC conversions data is divided by 32 to result as the ADC oversampling conversion data) */
+#define LL_ADC_OVS_SHIFT_RIGHT_6           (                   ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1                   ) /*!< ADC oversampling shift of 6 (sum of the ADC conversions data is divided by 64 to result as the ADC oversampling conversion data) */
+#define LL_ADC_OVS_SHIFT_RIGHT_7           (                   ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1 | ADC_CFGR2_OVSS_0) /*!< ADC oversampling shift of 7 (sum of the ADC conversions data is divided by 128 to result as the ADC oversampling conversion data) */
+#define LL_ADC_OVS_SHIFT_RIGHT_8           (ADC_CFGR2_OVSS_3                                                         ) /*!< ADC oversampling shift of 8 (sum of the ADC conversions data is divided by 256 to result as the ADC oversampling conversion data) */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_HELPER_MACRO  Definitions of constants used by helper macro
+  * @{
+  */
+#define LL_ADC_TEMPERATURE_CALC_ERROR     ((int16_t)0x7FFF) /* Temperature calculation error using helper macro @ref __LL_ADC_CALC_TEMPERATURE(), due to issue on calibration parameters. This value is coded on 16 bits (to fit on signed word or double word) and corresponds to an inconsistent temperature value. */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_HW_DELAYS  Definitions of ADC hardware constraints delays
+  * @note   Only ADC peripheral HW delays are defined in ADC LL driver driver,
+  *         not timeout values.
+  *         For details on delays values, refer to descriptions in source code
+  *         above each literal definition.
+  * @{
+  */
+
+/* Note: Only ADC peripheral HW delays are defined in ADC LL driver driver,   */
+/*       not timeout values.                                                  */
+/*       Timeout values for ADC operations are dependent to device clock      */
+/*       configuration (system clock versus ADC clock),                       */
+/*       and therefore must be defined in user application.                   */
+/*       Indications for estimation of ADC timeout delays, for this           */
+/*       STM32 series:                                                        */
+/*       - ADC calibration time: maximum delay is 82/fADC.                    */
+/*         (refer to device datasheet, parameter "tCAL")                      */
+/*       - ADC enable time: maximum delay is 1 conversion cycle.              */
+/*         (refer to device datasheet, parameter "tSTAB")                     */
+/*       - ADC disable time: maximum delay should be a few ADC clock cycles   */
+/*       - ADC stop conversion time: maximum delay should be a few ADC clock  */
+/*         cycles                                                             */
+/*       - ADC conversion time: duration depending on ADC clock and ADC       */
+/*         configuration.                                                     */
+/*         (refer to device reference manual, section "Timing")               */
+
+/* Delay for ADC stabilization time (ADC voltage regulator start-up time)     */
+/* Delay set to maximum value (refer to device datasheet,                     */
+/* parameter "tADCVREG_STUP").                                                */
+/* Unit: us                                                                   */
+#define LL_ADC_DELAY_INTERNAL_REGUL_STAB_US ( 20UL)  /*!< Delay for ADC stabilization time (ADC voltage regulator start-up time) */
+
+/* Delay for internal voltage reference stabilization time.                   */
+/* Delay set to maximum value (refer to device datasheet,                     */
+/* parameter "tstart_vrefint").                                               */
+/* Unit: us                                                                   */
+#define LL_ADC_DELAY_VREFINT_STAB_US           ( 12UL)  /*!< Delay for internal voltage reference stabilization time */
+
+/* Delay for temperature sensor stabilization time.                           */
+/* Literal set to maximum value (refer to device datasheet,                   */
+/* parameter "tSTART").                                                       */
+/* Unit: us                                                                   */
+#define LL_ADC_DELAY_TEMPSENSOR_STAB_US        (120UL)  /*!< Delay for temperature sensor stabilization time (starting from temperature sensor enable, refer to @ref LL_ADC_SetCommonPathInternalCh()) */
+#define LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US ( 15UL)  /*!< Delay for temperature sensor buffer stabilization time (starting from ADC enable, refer to @ref LL_ADC_Enable()) */
+
+/* Delay required between ADC end of calibration and ADC enable.              */
+/* Note: On this STM32 series, a minimum number of ADC clock cycles           */
+/*       are required between ADC end of calibration and ADC enable.          */
+/*       Wait time can be computed in user application by waiting for the     */
+/*       equivalent number of CPU cycles, by taking into account              */
+/*       ratio of CPU clock versus ADC clock prescalers.                      */
+/* Unit: ADC clock cycles.                                                    */
+#define LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES   (  2UL)  /*!< Delay required between ADC end of calibration and ADC enable */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup ADC_LL_Exported_Macros ADC Exported Macros
+  * @{
+  */
+
+/** @defgroup ADC_LL_EM_WRITE_READ Common write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in ADC register
+  * @param  __INSTANCE__ ADC Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in ADC register
+  * @param  __INSTANCE__ ADC Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EM_HELPER_MACRO ADC helper macro
+  * @{
+  */
+
+/**
+  * @brief  Helper macro to get ADC channel number in decimal format
+  *         from literals LL_ADC_CHANNEL_x.
+  * @note   Example:
+  *           __LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_CHANNEL_4)
+  *           will return decimal number "4".
+  * @note   The input can be a value from functions where a channel
+  *         number is returned, either defined with number
+  *         or with bitfield (only one bit must be set).
+  * @param  __CHANNEL__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15         (1)
+  *         @arg @ref LL_ADC_CHANNEL_16         (1)
+  *         @arg @ref LL_ADC_CHANNEL_17         (1)
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR
+  *         @arg @ref LL_ADC_CHANNEL_VBAT
+  *
+  *         (1) On STM32G0, parameter can be set in ADC group sequencer
+  *             only if sequencer is set in mode "not fully configurable",
+  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
+  * @retval Value between Min_Data=0 and Max_Data=18
+  */
+#define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                                                     \
+  ((((__CHANNEL__) & ADC_CHANNEL_ID_BITFIELD_MASK) == 0UL) ?                                            \
+   (                                                                                                    \
+       ((__CHANNEL__) & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS              \
+   )                                                                                                    \
+   :                                                                                                    \
+   ((((__CHANNEL__) & ADC_CHANNEL_0_BITFIELD) == ADC_CHANNEL_0_BITFIELD) ? (0UL) :                      \
+    ((((__CHANNEL__) & ADC_CHANNEL_1_BITFIELD) == ADC_CHANNEL_1_BITFIELD) ? (1UL) :                     \
+     ((((__CHANNEL__) & ADC_CHANNEL_2_BITFIELD) == ADC_CHANNEL_2_BITFIELD) ? (2UL) :                    \
+      ((((__CHANNEL__) & ADC_CHANNEL_3_BITFIELD) == ADC_CHANNEL_3_BITFIELD) ? (3UL) :                   \
+       ((((__CHANNEL__) & ADC_CHANNEL_4_BITFIELD) == ADC_CHANNEL_4_BITFIELD) ? (4UL) :                  \
+        ((((__CHANNEL__) & ADC_CHANNEL_5_BITFIELD) == ADC_CHANNEL_5_BITFIELD) ? (5UL) :                 \
+         ((((__CHANNEL__) & ADC_CHANNEL_6_BITFIELD) == ADC_CHANNEL_6_BITFIELD) ? (6UL) :                \
+          ((((__CHANNEL__) & ADC_CHANNEL_7_BITFIELD) == ADC_CHANNEL_7_BITFIELD) ? (7UL) :               \
+           ((((__CHANNEL__) & ADC_CHANNEL_8_BITFIELD) == ADC_CHANNEL_8_BITFIELD) ? (8UL) :              \
+            ((((__CHANNEL__) & ADC_CHANNEL_9_BITFIELD) == ADC_CHANNEL_9_BITFIELD) ? (9UL) :             \
+             ((((__CHANNEL__) & ADC_CHANNEL_10_BITFIELD) == ADC_CHANNEL_10_BITFIELD) ? (10UL) :         \
+              ((((__CHANNEL__) & ADC_CHANNEL_11_BITFIELD) == ADC_CHANNEL_11_BITFIELD) ? (11UL) :        \
+               ((((__CHANNEL__) & ADC_CHANNEL_12_BITFIELD) == ADC_CHANNEL_12_BITFIELD) ? (12UL) :       \
+                ((((__CHANNEL__) & ADC_CHANNEL_13_BITFIELD) == ADC_CHANNEL_13_BITFIELD) ? (13UL) :      \
+                 ((((__CHANNEL__) & ADC_CHANNEL_14_BITFIELD) == ADC_CHANNEL_14_BITFIELD) ? (14UL) :     \
+                  ((((__CHANNEL__) & ADC_CHANNEL_15_BITFIELD) == ADC_CHANNEL_15_BITFIELD) ? (15UL) :    \
+                   ((((__CHANNEL__) & ADC_CHANNEL_16_BITFIELD) == ADC_CHANNEL_16_BITFIELD) ? (16UL) :   \
+                    ((((__CHANNEL__) & ADC_CHANNEL_17_BITFIELD) == ADC_CHANNEL_17_BITFIELD) ? (17UL) :  \
+                     ((((__CHANNEL__) & ADC_CHANNEL_18_BITFIELD) == ADC_CHANNEL_18_BITFIELD) ? (18UL) : \
+                      (0UL)))))))))))))))))))))
+
+/**
+  * @brief  Helper macro to get ADC channel in literal format LL_ADC_CHANNEL_x
+  *         from number in decimal format.
+  * @note   Example:
+  *           __LL_ADC_DECIMAL_NB_TO_CHANNEL(4)
+  *           will return a data equivalent to "LL_ADC_CHANNEL_4".
+  * @param  __DECIMAL_NB__ Value between Min_Data=0 and Max_Data=18
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15         (1)
+  *         @arg @ref LL_ADC_CHANNEL_16         (1)
+  *         @arg @ref LL_ADC_CHANNEL_17         (1)
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT    (2)
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (2)
+  *         @arg @ref LL_ADC_CHANNEL_VBAT       (2)
+  *
+  *         (1) On STM32G0, parameter can be set in ADC group sequencer
+  *             only if sequencer is set in mode "not fully configurable",
+  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().\n
+  *         (2) For ADC channel read back from ADC register,
+  *             comparison with internal channel parameter to be done
+  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
+  */
+#define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                         \
+  (((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) |                 \
+   (ADC_CHSELR_CHSEL0 << (__DECIMAL_NB__)))
+
+/**
+  * @brief  Helper macro to determine whether the selected channel
+  *         corresponds to literal definitions of driver.
+  * @note   The different literal definitions of ADC channels are:
+  *         - ADC internal channel:
+  *           LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...
+  *         - ADC external channel (channel connected to a GPIO pin):
+  *           LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...
+  * @note   The channel parameter must be a value defined from literal
+  *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
+  *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
+  *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...),
+  *         must not be a value from functions where a channel number is
+  *         returned from ADC registers,
+  *         because internal and external channels share the same channel
+  *         number in ADC registers. The differentiation is made only with
+  *         parameters definitions of driver.
+  * @param  __CHANNEL__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15         (1)
+  *         @arg @ref LL_ADC_CHANNEL_16         (1)
+  *         @arg @ref LL_ADC_CHANNEL_17         (1)
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR
+  *         @arg @ref LL_ADC_CHANNEL_VBAT
+  *
+  *         (1) On STM32G0, parameter can be set in ADC group sequencer
+  *             only if sequencer is set in mode "not fully configurable",
+  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
+  * @retval Value "0" if the channel corresponds to a parameter definition of a ADC external channel (channel connected to a GPIO pin).
+  *         Value "1" if the channel corresponds to a parameter definition of a ADC internal channel.
+  */
+#define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__)                              \
+  (((__CHANNEL__) & ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0UL)
+
+/**
+  * @brief  Helper macro to convert a channel defined from parameter
+  *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
+  *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
+  *         to its equivalent parameter definition of a ADC external channel
+  *         (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...).
+  * @note   The channel parameter can be, additionally to a value
+  *         defined from parameter definition of a ADC internal channel
+  *         (LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...),
+  *         a value defined from parameter definition of
+  *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)
+  *         or a value from functions where a channel number is returned
+  *         from ADC registers.
+  * @param  __CHANNEL__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15         (1)
+  *         @arg @ref LL_ADC_CHANNEL_16         (1)
+  *         @arg @ref LL_ADC_CHANNEL_17         (1)
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR
+  *         @arg @ref LL_ADC_CHANNEL_VBAT
+  *
+  *         (1) On STM32G0, parameter can be set in ADC group sequencer
+  *             only if sequencer is set in mode "not fully configurable",
+  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15
+  *         @arg @ref LL_ADC_CHANNEL_16
+  *         @arg @ref LL_ADC_CHANNEL_17
+  *         @arg @ref LL_ADC_CHANNEL_18
+  */
+#define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__)                     \
+  ((__CHANNEL__) & ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)
+
+/**
+  * @brief  Helper macro to determine whether the internal channel
+  *         selected is available on the ADC instance selected.
+  * @note   The channel parameter must be a value defined from parameter
+  *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
+  *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
+  *         must not be a value defined from parameter definition of
+  *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)
+  *         or a value from functions where a channel number is
+  *         returned from ADC registers,
+  *         because internal and external channels share the same channel
+  *         number in ADC registers. The differentiation is made only with
+  *         parameters definitions of driver.
+  * @param  __ADC_INSTANCE__ ADC instance
+  * @param  __CHANNEL__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR
+  *         @arg @ref LL_ADC_CHANNEL_VBAT
+  * @retval Value "0" if the internal channel selected is not available on the ADC instance selected.
+  *         Value "1" if the internal channel selected is available on the ADC instance selected.
+  */
+#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
+  (((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                             \
+   ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                             \
+   ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT))
+
+/**
+  * @brief  Helper macro to define ADC analog watchdog parameter:
+  *         define a single channel to monitor with analog watchdog
+  *         from sequencer channel and groups definition.
+  * @note   To be used with function @ref LL_ADC_SetAnalogWDMonitChannels().
+  *         Example:
+  *           LL_ADC_SetAnalogWDMonitChannels(
+  *             ADC1, LL_ADC_AWD1,
+  *             __LL_ADC_ANALOGWD_CHANNEL_GROUP(LL_ADC_CHANNEL4, LL_ADC_GROUP_REGULAR))
+  * @param  __CHANNEL__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15         (1)
+  *         @arg @ref LL_ADC_CHANNEL_16         (1)
+  *         @arg @ref LL_ADC_CHANNEL_17         (1)
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT    (2)
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (2)
+  *         @arg @ref LL_ADC_CHANNEL_VBAT       (2)
+  *
+  *         (1) On STM32G0, parameter can be set in ADC group sequencer
+  *             only if sequencer is set in mode "not fully configurable",
+  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().\n
+  *         (2) For ADC channel read back from ADC register,
+  *             comparison with internal channel parameter to be done
+  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
+  * @param  __GROUP__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_GROUP_REGULAR
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_AWD_DISABLE
+  *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG
+  *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG
+  *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG
+  *         @arg @ref LL_ADC_AWD_CH_VBAT_REG
+  */
+#define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__)                                           \
+  (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)
+
+/**
+  * @brief  Helper macro to set the value of ADC analog watchdog threshold high
+  *         or low in function of ADC resolution, when ADC resolution is
+  *         different of 12 bits.
+  * @note   To be used with function @ref LL_ADC_ConfigAnalogWDThresholds()
+  *         or @ref LL_ADC_SetAnalogWDThresholds().
+  *         Example, with a ADC resolution of 8 bits, to set the value of
+  *         analog watchdog threshold high (on 8 bits):
+  *           LL_ADC_SetAnalogWDThresholds
+  *            (< ADCx param >,
+  *             __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(LL_ADC_RESOLUTION_8B, <threshold_value_8_bits>)
+  *            );
+  * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_RESOLUTION_12B
+  *         @arg @ref LL_ADC_RESOLUTION_10B
+  *         @arg @ref LL_ADC_RESOLUTION_8B
+  *         @arg @ref LL_ADC_RESOLUTION_6B
+  * @param  __AWD_THRESHOLD__ Value between Min_Data=0x000 and Max_Data=0xFFF
+  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
+  */
+#define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \
+  ((__AWD_THRESHOLD__) << ((__ADC_RESOLUTION__) >> (ADC_CFGR1_RES_BITOFFSET_POS - 1U )))
+
+/**
+  * @brief  Helper macro to get the value of ADC analog watchdog threshold high
+  *         or low in function of ADC resolution, when ADC resolution is
+  *         different of 12 bits.
+  * @note   To be used with function @ref LL_ADC_GetAnalogWDThresholds().
+  *         Example, with a ADC resolution of 8 bits, to get the value of
+  *         analog watchdog threshold high (on 8 bits):
+  *           < threshold_value_6_bits > = __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION
+  *            (LL_ADC_RESOLUTION_8B,
+  *             LL_ADC_GetAnalogWDThresholds(<ADCx param>, LL_ADC_AWD_THRESHOLD_HIGH)
+  *            );
+  * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_RESOLUTION_12B
+  *         @arg @ref LL_ADC_RESOLUTION_10B
+  *         @arg @ref LL_ADC_RESOLUTION_8B
+  *         @arg @ref LL_ADC_RESOLUTION_6B
+  * @param  __AWD_THRESHOLD_12_BITS__ Value between Min_Data=0x000 and Max_Data=0xFFF
+  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
+  */
+#define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_12_BITS__) \
+  ((__AWD_THRESHOLD_12_BITS__) >> ((__ADC_RESOLUTION__) >> (ADC_CFGR1_RES_BITOFFSET_POS - 1U )))
+
+/**
+  * @brief  Helper macro to get the ADC analog watchdog threshold high
+  *         or low from raw value containing both thresholds concatenated.
+  * @note   To be used with function @ref LL_ADC_GetAnalogWDThresholds().
+  *         Example, to get analog watchdog threshold high from the register raw value:
+  *           __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(LL_ADC_AWD_THRESHOLD_HIGH, <raw_value_with_both_thresholds>);
+  * @param  __AWD_THRESHOLD_TYPE__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
+  *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
+  * @param  __AWD_THRESHOLDS__ Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
+  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
+  */
+#define __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(__AWD_THRESHOLD_TYPE__, __AWD_THRESHOLDS__)       \
+  (((__AWD_THRESHOLDS__) >> (((__AWD_THRESHOLD_TYPE__) & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TRX_BIT_HIGH_SHIFT4)) & LL_ADC_AWD_THRESHOLD_LOW)
+
+/**
+  * @brief  Helper macro to select the ADC common instance
+  *         to which is belonging the selected ADC instance.
+  * @note   ADC common register instance can be used for:
+  *         - Set parameters common to several ADC instances
+  *         - Multimode (for devices with several ADC instances)
+  *         Refer to functions having argument "ADCxy_COMMON" as parameter.
+  * @param  __ADCx__ ADC instance
+  * @retval ADC common register instance
+  */
+#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \
+  (ADC1_COMMON)
+
+/**
+  * @brief  Helper macro to check if all ADC instances sharing the same
+  *         ADC common instance are disabled.
+  * @note   This check is required by functions with setting conditioned to
+  *         ADC state:
+  *         All ADC instances of the ADC common group must be disabled.
+  *         Refer to functions having argument "ADCxy_COMMON" as parameter.
+  * @note   On devices with only 1 ADC common instance, parameter of this macro
+  *         is useless and can be ignored (parameter kept for compatibility
+  *         with devices featuring several ADC common instances).
+  * @param  __ADCXY_COMMON__ ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval Value "0" if all ADC instances sharing the same ADC common instance
+  *         are disabled.
+  *         Value "1" if at least one ADC instance sharing the same ADC common instance
+  *         is enabled.
+  */
+#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
+  LL_ADC_IsEnabled(ADC1)
+
+/**
+  * @brief  Helper macro to define the ADC conversion data full-scale digital
+  *         value corresponding to the selected ADC resolution.
+  * @note   ADC conversion data full-scale corresponds to voltage range
+  *         determined by analog voltage references Vref+ and Vref-
+  *         (refer to reference manual).
+  * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_RESOLUTION_12B
+  *         @arg @ref LL_ADC_RESOLUTION_10B
+  *         @arg @ref LL_ADC_RESOLUTION_8B
+  *         @arg @ref LL_ADC_RESOLUTION_6B
+  * @retval ADC conversion data full-scale digital value (unit: digital value of ADC conversion data)
+  */
+#define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                             \
+  (0xFFFUL >> ((__ADC_RESOLUTION__) >> (ADC_CFGR1_RES_BITOFFSET_POS - 1UL)))
+
+/**
+  * @brief  Helper macro to convert the ADC conversion data from
+  *         a resolution to another resolution.
+  * @param  __DATA__ ADC conversion data to be converted
+  * @param  __ADC_RESOLUTION_CURRENT__ Resolution of the data to be converted
+  *         This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_RESOLUTION_12B
+  *         @arg @ref LL_ADC_RESOLUTION_10B
+  *         @arg @ref LL_ADC_RESOLUTION_8B
+  *         @arg @ref LL_ADC_RESOLUTION_6B
+  * @param  __ADC_RESOLUTION_TARGET__ Resolution of the data after conversion
+  *         This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_RESOLUTION_12B
+  *         @arg @ref LL_ADC_RESOLUTION_10B
+  *         @arg @ref LL_ADC_RESOLUTION_8B
+  *         @arg @ref LL_ADC_RESOLUTION_6B
+  * @retval ADC conversion data to the requested resolution
+  */
+#define __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__,\
+                                         __ADC_RESOLUTION_CURRENT__,\
+                                         __ADC_RESOLUTION_TARGET__)          \
+(((__DATA__)                                                                 \
+  << ((__ADC_RESOLUTION_CURRENT__) >> (ADC_CFGR1_RES_BITOFFSET_POS - 1UL)))  \
+ >> ((__ADC_RESOLUTION_TARGET__) >> (ADC_CFGR1_RES_BITOFFSET_POS - 1UL))     \
+)
+
+/**
+  * @brief  Helper macro to calculate the voltage (unit: mVolt)
+  *         corresponding to a ADC conversion data (unit: digital value).
+  * @note   Analog reference voltage (Vref+) must be either known from
+  *         user board environment or can be calculated using ADC measurement
+  *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
+  * @param  __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV)
+  * @param  __ADC_DATA__ ADC conversion data (resolution 12 bits)
+  *                       (unit: digital value).
+  * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_RESOLUTION_12B
+  *         @arg @ref LL_ADC_RESOLUTION_10B
+  *         @arg @ref LL_ADC_RESOLUTION_8B
+  *         @arg @ref LL_ADC_RESOLUTION_6B
+  * @retval ADC conversion data equivalent voltage value (unit: mVolt)
+  */
+#define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\
+                                      __ADC_DATA__,\
+                                      __ADC_RESOLUTION__)                    \
+((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__)                                   \
+ / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                                \
+)
+
+/**
+  * @brief  Helper macro to calculate analog reference voltage (Vref+)
+  *         (unit: mVolt) from ADC conversion data of internal voltage
+  *         reference VrefInt.
+  * @note   Computation is using VrefInt calibration value
+  *         stored in system memory for each device during production.
+  * @note   This voltage depends on user board environment: voltage level
+  *         connected to pin Vref+.
+  *         On devices with small package, the pin Vref+ is not present
+  *         and internally bonded to pin Vdda.
+  * @note   On this STM32 series, calibration data of internal voltage reference
+  *         VrefInt corresponds to a resolution of 12 bits,
+  *         this is the recommended ADC resolution to convert voltage of
+  *         internal voltage reference VrefInt.
+  *         Otherwise, this macro performs the processing to scale
+  *         ADC conversion data to 12 bits.
+  * @param  __VREFINT_ADC_DATA__ ADC conversion data (resolution 12 bits)
+  *         of internal voltage reference VrefInt (unit: digital value).
+  * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_RESOLUTION_12B
+  *         @arg @ref LL_ADC_RESOLUTION_10B
+  *         @arg @ref LL_ADC_RESOLUTION_8B
+  *         @arg @ref LL_ADC_RESOLUTION_6B
+  * @retval Analog reference voltage (unit: mV)
+  */
+#define __LL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,\
+                                         __ADC_RESOLUTION__)                 \
+(((uint32_t)(*VREFINT_CAL_ADDR) * VREFINT_CAL_VREF)                          \
+ / __LL_ADC_CONVERT_DATA_RESOLUTION((__VREFINT_ADC_DATA__),                  \
+                                    (__ADC_RESOLUTION__),                    \
+                                    LL_ADC_RESOLUTION_12B)                   \
+)
+
+/**
+  * @brief  Helper macro to calculate the temperature (unit: degree Celsius)
+  *         from ADC conversion data of internal temperature sensor.
+  * @note   Computation is using temperature sensor calibration values
+  *         stored in system memory for each device during production.
+  * @note   Calculation formula:
+  *           Temperature = ((TS_ADC_DATA - TS_CAL1)
+  *                           * (TS_CAL2_TEMP - TS_CAL1_TEMP))
+  *                         / (TS_CAL2 - TS_CAL1) + TS_CAL1_TEMP
+  *           with TS_ADC_DATA = temperature sensor raw data measured by ADC
+  *                Avg_Slope = (TS_CAL2 - TS_CAL1)
+  *                            / (TS_CAL2_TEMP - TS_CAL1_TEMP)
+  *                TS_CAL1   = equivalent TS_ADC_DATA at temperature
+  *                            TEMP_DEGC_CAL1 (calibrated in factory)
+  *                TS_CAL2   = equivalent TS_ADC_DATA at temperature
+  *                            TEMP_DEGC_CAL2 (calibrated in factory)
+  *         Caution: Calculation relevancy under reserve that calibration
+  *                  parameters are correct (address and data).
+  *                  To calculate temperature using temperature sensor
+  *                  datasheet typical values (generic values less, therefore
+  *                  less accurate than calibrated values),
+  *                  use helper macro @ref __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS().
+  * @note   As calculation input, the analog reference voltage (Vref+) must be
+  *         defined as it impacts the ADC LSB equivalent voltage.
+  * @note   Analog reference voltage (Vref+) must be either known from
+  *         user board environment or can be calculated using ADC measurement
+  *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
+  * @note   On this STM32 series, calibration data of temperature sensor
+  *         corresponds to a resolution of 12 bits,
+  *         this is the recommended ADC resolution to convert voltage of
+  *         temperature sensor.
+  *         Otherwise, this macro performs the processing to scale
+  *         ADC conversion data to 12 bits.
+  * @param  __VREFANALOG_VOLTAGE__  Analog reference voltage (unit: mV)
+  * @param  __TEMPSENSOR_ADC_DATA__ ADC conversion data of internal
+  *                                 temperature sensor (unit: digital value).
+  * @param  __ADC_RESOLUTION__      ADC resolution at which internal temperature
+  *                                 sensor voltage has been measured.
+  *         This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_RESOLUTION_12B
+  *         @arg @ref LL_ADC_RESOLUTION_10B
+  *         @arg @ref LL_ADC_RESOLUTION_8B
+  *         @arg @ref LL_ADC_RESOLUTION_6B
+  * @retval Temperature (unit: degree Celsius)
+  *         In case or error, value LL_ADC_TEMPERATURE_CALC_ERROR is returned (inconsistent temperature value)
+  */
+#define __LL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,\
+                                  __TEMPSENSOR_ADC_DATA__,\
+                                  __ADC_RESOLUTION__)\
+((((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0) ?        \
+  (((( ((int32_t)((__LL_ADC_CONVERT_DATA_RESOLUTION((__TEMPSENSOR_ADC_DATA__),     \
+                                                    (__ADC_RESOLUTION__),          \
+                                                    LL_ADC_RESOLUTION_12B)         \
+                   * (__VREFANALOG_VOLTAGE__))                                     \
+                  / TEMPSENSOR_CAL_VREFANALOG)                                     \
+        - (int32_t) *TEMPSENSOR_CAL1_ADDR)                                         \
+     ) * (int32_t)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP)                    \
+    ) / (int32_t)((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) \
+   ) + TEMPSENSOR_CAL1_TEMP                                                        \
+  )                                                                                \
+  :                                                                                \
+  ((int32_t)LL_ADC_TEMPERATURE_CALC_ERROR)                                         \
+)
+
+/**
+  * @brief  Helper macro to calculate the temperature (unit: degree Celsius)
+  *         from ADC conversion data of internal temperature sensor.
+  * @note   Computation is using temperature sensor typical values
+  *         (refer to device datasheet).
+  * @note   Calculation formula:
+  *           Temperature = (TS_TYP_CALx_VOLT(uV) - TS_ADC_DATA * Conversion_uV)
+  *                         / Avg_Slope + CALx_TEMP
+  *           with TS_ADC_DATA      = temperature sensor raw data measured by ADC
+  *                                   (unit: digital value)
+  *                Avg_Slope        = temperature sensor slope
+  *                                   (unit: uV/Degree Celsius)
+  *                TS_TYP_CALx_VOLT = temperature sensor digital value at
+  *                                   temperature CALx_TEMP (unit: mV)
+  *         Caution: Calculation relevancy under reserve the temperature sensor
+  *                  of the current device has characteristics in line with
+  *                  datasheet typical values.
+  *                  If temperature sensor calibration values are available on
+  *                  on this device (presence of macro __LL_ADC_CALC_TEMPERATURE()),
+  *                  temperature calculation will be more accurate using
+  *                  helper macro @ref __LL_ADC_CALC_TEMPERATURE().
+  * @note   As calculation input, the analog reference voltage (Vref+) must be
+  *         defined as it impacts the ADC LSB equivalent voltage.
+  * @note   Analog reference voltage (Vref+) must be either known from
+  *         user board environment or can be calculated using ADC measurement
+  *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
+  * @note   ADC measurement data must correspond to a resolution of 12 bits
+  *         (full scale digital value 4095). If not the case, the data must be
+  *         preliminarily rescaled to an equivalent resolution of 12 bits.
+  * @param  __TEMPSENSOR_TYP_AVGSLOPE__   Device datasheet data: Temperature sensor slope typical value (unit: uV/DegCelsius).
+  *                                       On STM32G0, refer to device datasheet parameter "Avg_Slope".
+  * @param  __TEMPSENSOR_TYP_CALX_V__     Device datasheet data: Temperature sensor voltage typical value (at temperature and Vref+ defined in parameters below) (unit: mV).
+  *                                       On STM32G0, refer to device datasheet parameter "V30" (corresponding to TS_CAL1).
+  * @param  __TEMPSENSOR_CALX_TEMP__      Device datasheet data: Temperature at which temperature sensor voltage (see parameter above) is corresponding (unit: mV)
+  * @param  __VREFANALOG_VOLTAGE__        Analog voltage reference (Vref+) voltage (unit: mV)
+  * @param  __TEMPSENSOR_ADC_DATA__       ADC conversion data of internal temperature sensor (unit: digital value).
+  * @param  __ADC_RESOLUTION__            ADC resolution at which internal temperature sensor voltage has been measured.
+  *         This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_RESOLUTION_12B
+  *         @arg @ref LL_ADC_RESOLUTION_10B
+  *         @arg @ref LL_ADC_RESOLUTION_8B
+  *         @arg @ref LL_ADC_RESOLUTION_6B
+  * @retval Temperature (unit: degree Celsius)
+  */
+#define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\
+                                             __TEMPSENSOR_TYP_CALX_V__,\
+                                             __TEMPSENSOR_CALX_TEMP__,\
+                                             __VREFANALOG_VOLTAGE__,\
+                                             __TEMPSENSOR_ADC_DATA__,\
+                                             __ADC_RESOLUTION__)            \
+(((((int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__))       \
+               / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__))                \
+              * 1000UL)                                                     \
+    -                                                                       \
+    (int32_t)(((__TEMPSENSOR_TYP_CALX_V__))                                 \
+              * 1000UL)                                                     \
+   )                                                                        \
+  ) / (int32_t)(__TEMPSENSOR_TYP_AVGSLOPE__)                                \
+ ) + (int32_t)(__TEMPSENSOR_CALX_TEMP__)                                    \
+)
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup ADC_LL_Exported_Functions ADC Exported Functions
+  * @{
+  */
+
+/** @defgroup ADC_LL_EF_DMA_Management ADC DMA management
+  * @{
+  */
+/* Note: LL ADC functions to set DMA transfer are located into sections of    */
+/*       configuration of ADC instance, groups and multimode (if available):  */
+/*       @ref LL_ADC_REG_SetDMATransfer(), ...                                */
+
+/**
+  * @brief  Function to help to configure DMA transfer from ADC: retrieve the
+  *         ADC register address from ADC instance and a list of ADC registers
+  *         intended to be used (most commonly) with DMA transfer.
+  * @note   These ADC registers are data registers:
+  *         when ADC conversion data is available in ADC data registers,
+  *         ADC generates a DMA transfer request.
+  * @note   This macro is intended to be used with LL DMA driver, refer to
+  *         function "LL_DMA_ConfigAddresses()".
+  *         Example:
+  *           LL_DMA_ConfigAddresses(DMA1,
+  *                                  LL_DMA_CHANNEL_1,
+  *                                  LL_ADC_DMA_GetRegAddr(ADC1, LL_ADC_DMA_REG_REGULAR_DATA),
+  *                                  (uint32_t)&< array or variable >,
+  *                                  LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
+  * @note   For devices with several ADC: in multimode, some devices
+  *         use a different data register outside of ADC instance scope
+  *         (common data register). This macro manages this register difference,
+  *         only ADC instance has to be set as parameter.
+  * @rmtoll DR       DATA           LL_ADC_DMA_GetRegAddr
+  * @param  ADCx ADC instance
+  * @param  Register This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_DMA_REG_REGULAR_DATA
+  * @retval ADC register address
+  */
+__STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(ADC_TypeDef *ADCx, uint32_t Register)
+{
+  /* Prevent unused argument(s) compilation warning */
+  (void)(Register);
+
+  /* Retrieve address of register DR */
+  return (uint32_t) &(ADCx->DR);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EF_Configuration_ADC_Common Configuration of ADC hierarchical scope: common to several ADC instances
+  * @{
+  */
+
+/**
+  * @brief  Set parameter common to several ADC: Clock source and prescaler.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         All ADC instances of the ADC common group must be disabled.
+  *         This check can be done with function @ref LL_ADC_IsEnabled() for each
+  *         ADC instance or by using helper macro helper macro
+  *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
+  * @rmtoll CCR      PRESC          LL_ADC_SetCommonClock
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @param  CommonClock This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV1   (1)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV2   (1)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV4   (1)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV6   (1)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV8   (1)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV10  (1)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV12  (1)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV16  (1)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV32  (1)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV64  (1)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128 (1)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256 (1)
+  *
+  *         (1) ADC common clock asynchronous prescaler is applied to
+  *             each ADC instance if the corresponding ADC instance clock
+  *             is set to clock source asynchronous.
+  *             (refer to function @ref LL_ADC_SetClock() ).
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
+{
+  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
+}
+
+/**
+  * @brief  Get parameter common to several ADC: Clock source and prescaler.
+  * @rmtoll CCR      PRESC          LL_ADC_GetCommonClock
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV1   (1)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV2   (1)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV4   (1)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV6   (1)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV8   (1)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV10  (1)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV12  (1)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV16  (1)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV32  (1)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV64  (1)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128 (1)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256 (1)
+  *
+  *         (1) ADC common clock asynchronous prescaler is applied to
+  *             each ADC instance if the corresponding ADC instance clock
+  *             is set to clock source asynchronous.
+  *             (refer to function @ref LL_ADC_SetClock() ).
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON)
+{
+  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
+}
+
+/**
+  * @brief  Legacy feature, useless on STM32G0 (ADC common clock low frequency
+            mode is automatically managed by ADC peripheral on STM32G0).
+            Function kept for legacy purpose.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @rmtoll CCR      LFMEN          LL_ADC_SetCommonFrequencyMode
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @param  CommonFrequencyMode This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_CLOCK_FREQ_MODE_HIGH
+  *         @arg @ref LL_ADC_CLOCK_FREQ_MODE_LOW
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetCommonFrequencyMode(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonFrequencyMode)
+{
+  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_LFMEN, CommonFrequencyMode);
+}
+
+/**
+  * @brief  Legacy feature, useless on STM32G0 (ADC common clock low frequency
+            mode is automatically managed by ADC peripheral on STM32G0).
+            Function kept for legacy purpose.
+  * @rmtoll CCR      LFMEN          LL_ADC_GetCommonFrequencyMode
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_CLOCK_FREQ_MODE_HIGH
+  *         @arg @ref LL_ADC_CLOCK_FREQ_MODE_LOW
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetCommonFrequencyMode(ADC_Common_TypeDef *ADCxy_COMMON)
+{
+  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_LFMEN));
+}
+
+/**
+  * @brief  Set parameter common to several ADC: measurement path to
+  *         internal channels (VrefInt, temperature sensor, ...).
+  *         Configure all paths (overwrite current configuration).
+  * @note   One or several values can be selected.
+  *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
+  *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
+  *         The values not selected are removed from configuration.
+  * @note   Stabilization time of measurement path to internal channel:
+  *         After enabling internal paths, before starting ADC conversion,
+  *         a delay is required for internal voltage reference and
+  *         temperature sensor stabilization time.
+  *         Refer to device datasheet.
+  *         Refer to literal @ref LL_ADC_DELAY_VREFINT_STAB_US.
+  *         Refer to literals @ref LL_ADC_DELAY_TEMPSENSOR_STAB_US,
+  *         @ref LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US.
+  * @note   ADC internal channel sampling time constraint:
+  *         For ADC conversion of internal channels,
+  *         a sampling time minimum value is required.
+  *         Refer to device datasheet.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         All ADC instances of the ADC common group must be disabled.
+  *         This check can be done with function @ref LL_ADC_IsEnabled() for each
+  *         ADC instance or by using helper macro helper macro
+  *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
+  * @rmtoll CCR      VREFEN         LL_ADC_SetCommonPathInternalCh\n
+  *         CCR      TSEN           LL_ADC_SetCommonPathInternalCh\n
+  *         CCR      VBATEN         LL_ADC_SetCommonPathInternalCh
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @param  PathInternal This parameter can be a combination of the following values:
+  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
+  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
+  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
+  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
+{
+  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
+}
+
+/**
+  * @brief  Set parameter common to several ADC: measurement path to
+  *         internal channels (VrefInt, temperature sensor, ...).
+  *         Add paths to the current configuration.
+  * @note   One or several values can be selected.
+  *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
+  *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
+  * @note   Stabilization time of measurement path to internal channel:
+  *         After enabling internal paths, before starting ADC conversion,
+  *         a delay is required for internal voltage reference and
+  *         temperature sensor stabilization time.
+  *         Refer to device datasheet.
+  *         Refer to literal @ref LL_ADC_DELAY_VREFINT_STAB_US.
+  *         Refer to literals @ref LL_ADC_DELAY_TEMPSENSOR_STAB_US,
+  *         @ref LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US.
+  * @note   ADC internal channel sampling time constraint:
+  *         For ADC conversion of internal channels,
+  *         a sampling time minimum value is required.
+  *         Refer to device datasheet.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         All ADC instances of the ADC common group must be disabled.
+  *         This check can be done with function @ref LL_ADC_IsEnabled() for each
+  *         ADC instance or by using helper macro helper macro
+  *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
+  * @rmtoll CCR      VREFEN         LL_ADC_SetCommonPathInternalChAdd\n
+  *         CCR      TSEN           LL_ADC_SetCommonPathInternalChAdd\n
+  *         CCR      VBATEN         LL_ADC_SetCommonPathInternalChAdd
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @param  PathInternal This parameter can be a combination of the following values:
+  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
+  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
+  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
+  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetCommonPathInternalChAdd(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
+{
+  SET_BIT(ADCxy_COMMON->CCR, PathInternal);
+}
+
+/**
+  * @brief  Set parameter common to several ADC: measurement path to
+  *         internal channels (VrefInt, temperature sensor, ...).
+  *         Remove paths to the current configuration.
+  * @note   One or several values can be selected.
+  *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
+  *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         All ADC instances of the ADC common group must be disabled.
+  *         This check can be done with function @ref LL_ADC_IsEnabled() for each
+  *         ADC instance or by using helper macro helper macro
+  *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
+  * @rmtoll CCR      VREFEN         LL_ADC_SetCommonPathInternalChRem\n
+  *         CCR      TSEN           LL_ADC_SetCommonPathInternalChRem\n
+  *         CCR      VBATEN         LL_ADC_SetCommonPathInternalChRem
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @param  PathInternal This parameter can be a combination of the following values:
+  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
+  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
+  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
+  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetCommonPathInternalChRem(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
+{
+  CLEAR_BIT(ADCxy_COMMON->CCR, PathInternal);
+}
+
+/**
+  * @brief  Get parameter common to several ADC: measurement path to internal
+  *         channels (VrefInt, temperature sensor, ...).
+  * @note   One or several values can be selected.
+  *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
+  *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
+  * @rmtoll CCR      VREFEN         LL_ADC_GetCommonPathInternalCh\n
+  *         CCR      TSEN           LL_ADC_GetCommonPathInternalCh\n
+  *         CCR      VBATEN         LL_ADC_GetCommonPathInternalCh
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval Returned value can be a combination of the following values:
+  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
+  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
+  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
+  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
+{
+  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EF_Configuration_ADC_Instance Configuration of ADC hierarchical scope: ADC instance
+  * @{
+  */
+
+/**
+  * @brief  Set ADC instance clock source and prescaler.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled.
+  * @rmtoll CFGR2    CKMODE         LL_ADC_SetClock
+  * @param  ADCx ADC instance
+  * @param  ClockSource This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4
+  *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2
+  *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV1 (2)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC (1)
+  *
+  *         (1) Asynchronous clock prescaler can be configured using
+  *             function @ref LL_ADC_SetCommonClock().\n
+  *         (2) Caution: This parameter has some clock ratio constraints:
+  *             This configuration must be enabled only if PCLK has a 50%
+  *             duty clock cycle (APB prescaler configured inside the RCC
+  *             must be bypassed and the system clock must by 50% duty
+  *             cycle).
+  *             Refer to reference manual.
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetClock(ADC_TypeDef *ADCx, uint32_t ClockSource)
+{
+  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_CKMODE, ClockSource);
+}
+
+/**
+  * @brief  Get ADC instance clock source and prescaler.
+  * @rmtoll CFGR2    CKMODE         LL_ADC_GetClock
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4
+  *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2
+  *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV1 (2)
+  *         @arg @ref LL_ADC_CLOCK_ASYNC (1)
+  *
+  *         (1) Asynchronous clock prescaler can be retrieved using
+  *             function @ref LL_ADC_GetCommonClock().\n
+  *         (2) Caution: This parameter has some clock ratio constraints:
+  *             This configuration must be enabled only if PCLK has a 50%
+  *             duty clock cycle (APB prescaler configured inside the RCC
+  *             must be bypassed and the system clock must by 50% duty
+  *             cycle).
+  *             Refer to reference manual.
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetClock(ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
+}
+
+/**
+  * @brief  Set ADC calibration factor in the mode single-ended
+  *         or differential (for devices with differential mode available).
+  * @note   This function is intended to set calibration parameters
+  *         without having to perform a new calibration using
+  *         @ref LL_ADC_StartCalibration().
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be enabled, without calibration on going, without conversion
+  *         on going on group regular.
+  * @rmtoll CALFACT  CALFACT        LL_ADC_SetCalibrationFactor
+  * @param  ADCx ADC instance
+  * @param  CalibrationFactor Value between Min_Data=0x00 and Max_Data=0x7F
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetCalibrationFactor(ADC_TypeDef *ADCx, uint32_t CalibrationFactor)
+{
+  MODIFY_REG(ADCx->CALFACT,
+             ADC_CALFACT_CALFACT,
+             CalibrationFactor);
+}
+
+/**
+  * @brief  Get ADC calibration factor in the mode single-ended
+  *         or differential (for devices with differential mode available).
+  * @note   Calibration factors are set by hardware after performing
+  *         a calibration run using function @ref LL_ADC_StartCalibration().
+  * @rmtoll CALFACT  CALFACT        LL_ADC_GetCalibrationFactor
+  * @param  ADCx ADC instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0x7F
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetCalibrationFactor(ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
+}
+
+/**
+  * @brief  Set ADC resolution.
+  *         Refer to reference manual for alignments formats
+  *         dependencies to ADC resolutions.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @rmtoll CFGR1    RES            LL_ADC_SetResolution
+  * @param  ADCx ADC instance
+  * @param  Resolution This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_RESOLUTION_12B
+  *         @arg @ref LL_ADC_RESOLUTION_10B
+  *         @arg @ref LL_ADC_RESOLUTION_8B
+  *         @arg @ref LL_ADC_RESOLUTION_6B
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
+{
+  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_RES, Resolution);
+}
+
+/**
+  * @brief  Get ADC resolution.
+  *         Refer to reference manual for alignments formats
+  *         dependencies to ADC resolutions.
+  * @rmtoll CFGR1    RES            LL_ADC_GetResolution
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_RESOLUTION_12B
+  *         @arg @ref LL_ADC_RESOLUTION_10B
+  *         @arg @ref LL_ADC_RESOLUTION_8B
+  *         @arg @ref LL_ADC_RESOLUTION_6B
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetResolution(ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_RES));
+}
+
+/**
+  * @brief  Set ADC conversion data alignment.
+  * @note   Refer to reference manual for alignments formats
+  *         dependencies to ADC resolutions.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @rmtoll CFGR1    ALIGN          LL_ADC_SetDataAlignment
+  * @param  ADCx ADC instance
+  * @param  DataAlignment This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
+  *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)
+{
+  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_ALIGN, DataAlignment);
+}
+
+/**
+  * @brief  Get ADC conversion data alignment.
+  * @note   Refer to reference manual for alignments formats
+  *         dependencies to ADC resolutions.
+  * @rmtoll CFGR1    ALIGN          LL_ADC_GetDataAlignment
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
+  *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetDataAlignment(ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_ALIGN));
+}
+
+/**
+  * @brief  Set ADC low power mode.
+  * @note   Description of ADC low power modes:
+  *         - ADC low power mode "auto wait": Dynamic low power mode,
+  *           ADC conversions occurrences are limited to the minimum necessary
+  *           in order to reduce power consumption.
+  *           New ADC conversion starts only when the previous
+  *           unitary conversion data (for ADC group regular)
+  *           has been retrieved by user software.
+  *           In the meantime, ADC remains idle: does not performs any
+  *           other conversion.
+  *           This mode allows to automatically adapt the ADC conversions
+  *           triggers to the speed of the software that reads the data.
+  *           Moreover, this avoids risk of overrun for low frequency
+  *           applications.
+  *           How to use this low power mode:
+  *           - It is not recommended to use with interruption or DMA
+  *             since these modes have to clear immediately the EOC flag
+  *             (by CPU to free the IRQ pending event or by DMA).
+  *             Auto wait will work but fort a very short time, discarding
+  *             its intended benefit (except specific case of high load of CPU
+  *             or DMA transfers which can justify usage of auto wait).
+  *           - Do use with polling: 1. Start conversion,
+  *             2. Later on, when conversion data is needed: poll for end of
+  *             conversion  to ensure that conversion is completed and
+  *             retrieve ADC conversion data. This will trig another
+  *             ADC conversion start.
+  *         - ADC low power mode "auto power-off" (feature available on
+  *           this device if parameter LL_ADC_LP_AUTOPOWEROFF is available):
+  *           the ADC automatically powers-off after a conversion and
+  *           automatically wakes up when a new conversion is triggered
+  *           (with startup time between trigger and start of sampling).
+  *           This feature can be combined with low power mode "auto wait".
+  * @note   With ADC low power mode "auto wait", the ADC conversion data read
+  *         is corresponding to previous ADC conversion start, independently
+  *         of delay during which ADC was idle.
+  *         Therefore, the ADC conversion data may be outdated: does not
+  *         correspond to the current voltage level on the selected
+  *         ADC channel.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @rmtoll CFGR1    WAIT           LL_ADC_SetLowPowerMode\n
+  *         CFGR1    AUTOFF         LL_ADC_SetLowPowerMode
+  * @param  ADCx ADC instance
+  * @param  LowPowerMode This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_LP_MODE_NONE
+  *         @arg @ref LL_ADC_LP_AUTOWAIT
+  *         @arg @ref LL_ADC_LP_AUTOPOWEROFF
+  *         @arg @ref LL_ADC_LP_AUTOWAIT_AUTOPOWEROFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetLowPowerMode(ADC_TypeDef *ADCx, uint32_t LowPowerMode)
+{
+  MODIFY_REG(ADCx->CFGR1, (ADC_CFGR1_WAIT | ADC_CFGR1_AUTOFF), LowPowerMode);
+}
+
+/**
+  * @brief  Get ADC low power mode:
+  * @note   Description of ADC low power modes:
+  *         - ADC low power mode "auto wait": Dynamic low power mode,
+  *           ADC conversions occurrences are limited to the minimum necessary
+  *           in order to reduce power consumption.
+  *           New ADC conversion starts only when the previous
+  *           unitary conversion data (for ADC group regular)
+  *           has been retrieved by user software.
+  *           In the meantime, ADC remains idle: does not performs any
+  *           other conversion.
+  *           This mode allows to automatically adapt the ADC conversions
+  *           triggers to the speed of the software that reads the data.
+  *           Moreover, this avoids risk of overrun for low frequency
+  *           applications.
+  *           How to use this low power mode:
+  *           - It is not recommended to use with interruption or DMA
+  *             since these modes have to clear immediately the EOC flag
+  *             (by CPU to free the IRQ pending event or by DMA).
+  *             Auto wait will work but fort a very short time, discarding
+  *             its intended benefit (except specific case of high load of CPU
+  *             or DMA transfers which can justify usage of auto wait).
+  *           - Do use with polling: 1. Start conversion,
+  *             2. Later on, when conversion data is needed: poll for end of
+  *             conversion  to ensure that conversion is completed and
+  *             retrieve ADC conversion data. This will trig another
+  *             ADC conversion start.
+  *         - ADC low power mode "auto power-off" (feature available on
+  *           this device if parameter LL_ADC_LP_AUTOPOWEROFF is available):
+  *           the ADC automatically powers-off after a conversion and
+  *           automatically wakes up when a new conversion is triggered
+  *           (with startup time between trigger and start of sampling).
+  *           This feature can be combined with low power mode "auto wait".
+  * @note   With ADC low power mode "auto wait", the ADC conversion data read
+  *         is corresponding to previous ADC conversion start, independently
+  *         of delay during which ADC was idle.
+  *         Therefore, the ADC conversion data may be outdated: does not
+  *         correspond to the current voltage level on the selected
+  *         ADC channel.
+  * @rmtoll CFGR1    WAIT           LL_ADC_GetLowPowerMode\n
+  *         CFGR1    AUTOFF         LL_ADC_GetLowPowerMode
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_LP_MODE_NONE
+  *         @arg @ref LL_ADC_LP_AUTOWAIT
+  *         @arg @ref LL_ADC_LP_AUTOPOWEROFF
+  *         @arg @ref LL_ADC_LP_AUTOWAIT_AUTOPOWEROFF
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetLowPowerMode(ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CFGR1, (ADC_CFGR1_WAIT | ADC_CFGR1_AUTOFF)));
+}
+
+/**
+  * @brief  Set ADC trigger frequency mode.
+  * @note   ADC trigger frequency mode must be set to low frequency when
+  *         a duration is exceeded before ADC conversion start trigger event
+  *         (between ADC enable and ADC conversion start trigger event
+  *         or between two ADC conversion start trigger event).
+  *         Duration value: Refer to device datasheet, parameter "tIdle".
+  * @note   When ADC trigger frequency mode is set to low frequency,
+  *         some rearm cycles are inserted before performing ADC conversion
+  *         start, inducing a delay of 2 ADC clock cycles.
+  * @note   Usage of ADC trigger frequency mode with ADC low power mode:
+  *         - Low power mode auto wait: Only the first ADC conversion
+  *           start trigger inserts the rearm delay.
+  *         - Low power mode auto power-off: ADC trigger frequency mode
+  *           is discarded.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled.
+  * @rmtoll CFGR2    LFTRIG         LL_ADC_SetTriggerFrequencyMode
+  * @param  ADCx ADC instance
+  * @param  TriggerFrequencyMode This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_TRIGGER_FREQ_HIGH
+  *         @arg @ref LL_ADC_TRIGGER_FREQ_LOW
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetTriggerFrequencyMode(ADC_TypeDef *ADCx, uint32_t TriggerFrequencyMode)
+{
+  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_LFTRIG, TriggerFrequencyMode);
+}
+
+/**
+  * @brief  Get ADC trigger frequency mode.
+  * @rmtoll CFGR2    LFTRIG         LL_ADC_GetTriggerFrequencyMode
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_TRIGGER_FREQ_HIGH
+  *         @arg @ref LL_ADC_TRIGGER_FREQ_LOW
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetTriggerFrequencyMode(ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_LFTRIG));
+}
+
+/**
+  * @brief  Set sampling time common to a group of channels.
+  * @note   Unit: ADC clock cycles.
+  * @note   On this STM32 series, sampling time scope is on ADC instance:
+  *         Sampling time common to all channels.
+  *         (on some other STM32 families, sampling time is channel wise)
+  * @note   In case of internal channel (VrefInt, TempSensor, ...) to be
+  *         converted:
+  *         sampling time constraints must be respected (sampling time can be
+  *         adjusted in function of ADC clock frequency and sampling time
+  *         setting).
+  *         Refer to device datasheet for timings values (parameters TS_vrefint,
+  *         TS_temp, ...).
+  * @note   Conversion time is the addition of sampling time and processing time.
+  *         On this STM32 series, ADC processing time is:
+  *         - 12.5 ADC clock cycles at ADC resolution 12 bits
+  *         - 10.5 ADC clock cycles at ADC resolution 10 bits
+  *         - 8.5 ADC clock cycles at ADC resolution 8 bits
+  *         - 6.5 ADC clock cycles at ADC resolution 6 bits
+  * @note   In case of ADC conversion of internal channel (VrefInt,
+  *         temperature sensor, ...), a sampling time minimum value
+  *         is required.
+  *         Refer to device datasheet.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @rmtoll SMPR     SMP1           LL_ADC_SetSamplingTimeCommonChannels\n
+  * @rmtoll SMPR     SMP2           LL_ADC_SetSamplingTimeCommonChannels
+  * @param  ADCx ADC instance
+  * @param  SamplingTimeY This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
+  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
+  * @param  SamplingTime This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_SAMPLINGTIME_1CYCLE_5
+  *         @arg @ref LL_ADC_SAMPLINGTIME_3CYCLES_5
+  *         @arg @ref LL_ADC_SAMPLINGTIME_7CYCLES_5
+  *         @arg @ref LL_ADC_SAMPLINGTIME_12CYCLES_5
+  *         @arg @ref LL_ADC_SAMPLINGTIME_19CYCLES_5
+  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
+  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
+  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
+                                                          uint32_t SamplingTime)
+{
+  MODIFY_REG(ADCx->SMPR,
+             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
+             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
+}
+
+/**
+  * @brief  Get sampling time common to a group of channels.
+  * @note   Unit: ADC clock cycles.
+  * @note   On this STM32 series, sampling time scope is on ADC instance:
+  *         Sampling time common to all channels.
+  *         (on some other STM32 families, sampling time is channel wise)
+  * @note   Conversion time is the addition of sampling time and processing time.
+  *         Refer to reference manual for ADC processing time of
+  *         this STM32 series.
+  * @rmtoll SMPR     SMP1           LL_ADC_GetSamplingTimeCommonChannels\n
+  * @rmtoll SMPR     SMP2           LL_ADC_GetSamplingTimeCommonChannels
+  * @param  ADCx ADC instance
+  * @param  SamplingTimeY This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
+  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_SAMPLINGTIME_1CYCLE_5
+  *         @arg @ref LL_ADC_SAMPLINGTIME_3CYCLES_5
+  *         @arg @ref LL_ADC_SAMPLINGTIME_7CYCLES_5
+  *         @arg @ref LL_ADC_SAMPLINGTIME_12CYCLES_5
+  *         @arg @ref LL_ADC_SAMPLINGTIME_19CYCLES_5
+  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
+  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
+  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
+{
+  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
+                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EF_Configuration_ADC_Group_Regular Configuration of ADC hierarchical scope: group regular
+  * @{
+  */
+
+/**
+  * @brief  Set ADC group regular conversion trigger source:
+  *         internal (SW start) or from external peripheral (timer event,
+  *         external interrupt line).
+  * @note   On this STM32 series, setting trigger source to external trigger
+  *         also set trigger polarity to rising edge
+  *         (default setting for compatibility with some ADC on other
+  *         STM32 families having this setting set by HW default value).
+  *         In case of need to modify trigger edge, use
+  *         function @ref LL_ADC_REG_SetTriggerEdge().
+  * @note   On this STM32 series, ADC trigger frequency mode must be set
+  *         in function of frequency of ADC group regular conversion trigger.
+  *         Refer to description of function
+  *         @ref LL_ADC_SetTriggerFrequencyMode().
+  * @note   Availability of parameters of trigger sources from timer
+  *         depends on timers availability on the selected device.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @rmtoll CFGR1    EXTSEL         LL_ADC_REG_SetTriggerSource\n
+  *         CFGR1    EXTEN          LL_ADC_REG_SetTriggerSource
+  * @param  ADCx ADC instance
+  * @param  TriggerSource This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_REG_TRIG_SOFTWARE
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH4
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO   (1)
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO   (1)
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO  (1)
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11
+  *
+  *         (1) On STM32G0, parameter not available on all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
+{
+  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
+}
+
+/**
+  * @brief  Get ADC group regular conversion trigger source:
+  *         internal (SW start) or from external peripheral (timer event,
+  *         external interrupt line).
+  * @note   To determine whether group regular trigger source is
+  *         internal (SW start) or external, without detail
+  *         of which peripheral is selected as external trigger,
+  *         (equivalent to
+  *         "if(LL_ADC_REG_GetTriggerSource(ADC1) == LL_ADC_REG_TRIG_SOFTWARE)")
+  *         use function @ref LL_ADC_REG_IsTriggerSourceSWStart.
+  * @note   Availability of parameters of trigger sources from timer
+  *         depends on timers availability on the selected device.
+  * @rmtoll CFGR1    EXTSEL         LL_ADC_REG_GetTriggerSource\n
+  *         CFGR1    EXTEN          LL_ADC_REG_GetTriggerSource
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_REG_TRIG_SOFTWARE
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH4
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO   (1)
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO   (1)
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO  (1)
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11
+  *
+  *         (1) On STM32G0, parameter not available on all devices
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerSource(ADC_TypeDef *ADCx)
+{
+  __IO uint32_t trigger_source = READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTSEL | ADC_CFGR1_EXTEN);
+
+  /* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */
+  /* corresponding to ADC_CFGR1_EXTEN {0; 1; 2; 3}.                           */
+  uint32_t shift_exten = ((trigger_source & ADC_CFGR1_EXTEN) >> (ADC_REG_TRIG_EXTEN_BITOFFSET_POS - 2UL));
+
+  /* Set bitfield corresponding to ADC_CFGR1_EXTEN and ADC_CFGR1_EXTSEL       */
+  /* to match with triggers literals definition.                              */
+  return ((trigger_source
+           & (ADC_REG_TRIG_SOURCE_MASK >> shift_exten) & ADC_CFGR1_EXTSEL)
+          | ((ADC_REG_TRIG_EDGE_MASK >> shift_exten) & ADC_CFGR1_EXTEN)
+         );
+}
+
+/**
+  * @brief  Get ADC group regular conversion trigger source internal (SW start)
+  *         or external.
+  * @note   In case of group regular trigger source set to external trigger,
+  *         to determine which peripheral is selected as external trigger,
+  *         use function @ref LL_ADC_REG_GetTriggerSource().
+  * @rmtoll CFGR1    EXTEN          LL_ADC_REG_IsTriggerSourceSWStart
+  * @param  ADCx ADC instance
+  * @retval Value "0" if trigger source external trigger
+  *         Value "1" if trigger source SW start.
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set ADC group regular conversion trigger polarity.
+  * @note   Applicable only for trigger source set to external trigger.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @rmtoll CFGR1    EXTEN          LL_ADC_REG_SetTriggerEdge
+  * @param  ADCx ADC instance
+  * @param  ExternalTriggerEdge This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_RISING
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
+{
+  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN, ExternalTriggerEdge);
+}
+
+/**
+  * @brief  Get ADC group regular conversion trigger polarity.
+  * @note   Applicable only for trigger source set to external trigger.
+  * @rmtoll CFGR1    EXTEN          LL_ADC_REG_GetTriggerEdge
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_RISING
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerEdge(ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN));
+}
+
+/**
+  * @brief  Set ADC group regular sequencer configuration flexibility.
+  * @note   On this STM32 series, ADC group regular sequencer both modes
+  *         "fully configurable" or "not fully configurable" are
+  *         available:
+  *         - sequencer configured to fully configurable:
+  *           sequencer length and each rank
+  *           affectation to a channel are configurable.
+  *           Refer to description of function
+  *           @ref LL_ADC_REG_SetSequencerLength().
+  *         - sequencer configured to not fully configurable:
+  *           sequencer length and each rank affectation to a channel
+  *           are fixed by channel HW number.
+  *           Refer to description of function
+  *           @ref LL_ADC_REG_SetSequencerChannels().
+  * @note   On this STM32 series, after modifying sequencer (functions
+  *         @ref LL_ADC_REG_SetSequencerLength()
+  *         @ref LL_ADC_REG_SetSequencerRanks(), ...)
+  *         it is mandatory to wait for the assertion of CCRDY flag
+  *         Otherwise, some actions may be ignored.
+  *         Refer to description of @ref LL_ADC_IsActiveFlag_CCRDY
+  *         for more details.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @rmtoll CFGR     CHSELRMOD      LL_ADC_REG_SetSequencerConfigurable
+  * @param  ADCx ADC instance
+  * @param  Configurability This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_REG_SEQ_FIXED
+  *         @arg @ref LL_ADC_REG_SEQ_CONFIGURABLE
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_SetSequencerConfigurable(ADC_TypeDef *ADCx, uint32_t Configurability)
+{
+  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_CHSELRMOD, Configurability);
+}
+
+/**
+  * @brief  Get ADC group regular sequencer configuration flexibility.
+  * @note   On this STM32 series, ADC group regular sequencer both modes
+  *         "fully configurable" or "not fully configurable" are
+  *         available:
+  *         - sequencer configured to fully configurable:
+  *           sequencer length and each rank
+  *           affectation to a channel are configurable.
+  *           Refer to description of function
+  *           @ref LL_ADC_REG_SetSequencerLength().
+  *         - sequencer configured to not fully configurable:
+  *           sequencer length and each rank affectation to a channel
+  *           are fixed by channel HW number.
+  *           Refer to description of function
+  *           @ref LL_ADC_REG_SetSequencerChannels().
+  * @rmtoll CFGR     CHSELRMOD      LL_ADC_REG_SetSequencerConfigurable
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_REG_SEQ_FIXED
+  *         @arg @ref LL_ADC_REG_SEQ_CONFIGURABLE
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerConfigurable(ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_CHSELRMOD));
+}
+
+/**
+  * @brief  Set ADC group regular sequencer length and scan direction.
+  * @note   Description of ADC group regular sequencer features:
+  *         - For devices with sequencer fully configurable
+  *           (function "LL_ADC_REG_SetSequencerRanks()" available):
+  *           sequencer length and each rank affectation to a channel
+  *           are configurable.
+  *           This function performs configuration of:
+  *           - Sequence length: Number of ranks in the scan sequence.
+  *           - Sequence direction: Unless specified in parameters, sequencer
+  *             scan direction is forward (from rank 1 to rank n).
+  *           Sequencer ranks are selected using
+  *           function "LL_ADC_REG_SetSequencerRanks()".
+  *         - For devices with sequencer not fully configurable
+  *           (function "LL_ADC_REG_SetSequencerChannels()" available):
+  *           sequencer length and each rank affectation to a channel
+  *           are defined by channel number.
+  *           This function performs configuration of:
+  *           - Sequence length: Number of ranks in the scan sequence is
+  *             defined by number of channels set in the sequence,
+  *             rank of each channel is fixed by channel HW number.
+  *             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
+  *           - Sequence direction: Unless specified in parameters, sequencer
+  *             scan direction is forward (from lowest channel number to
+  *             highest channel number).
+  *           Sequencer ranks are selected using
+  *           function "LL_ADC_REG_SetSequencerChannels()".
+  *           To set scan direction differently, refer to function
+  *           @ref LL_ADC_REG_SetSequencerScanDirection().
+  * @note   On this STM32 series, ADC group regular sequencer both modes
+  *         "fully configurable" or "not fully configurable"
+  *         are available, they can be chosen using
+  *         function @ref LL_ADC_REG_SetSequencerConfigurable().
+  * @note   On this STM32 series, after modifying sequencer (functions
+  *         @ref LL_ADC_REG_SetSequencerLength()
+  *         @ref LL_ADC_REG_SetSequencerRanks(), ...)
+  *         it is mandatory to wait for the assertion of CCRDY flag
+  *         using @ref LL_ADC_IsActiveFlag_CCRDY().
+  *         Otherwise, some actions may be ignored.
+  *         Refer to description of @ref LL_ADC_IsActiveFlag_CCRDY
+  *         for more details.
+  * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
+  *         ADC conversion on only 1 channel.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @rmtoll CHSELR   SQ1            LL_ADC_REG_SetSequencerLength\n
+  *         CHSELR   SQ2            LL_ADC_REG_SetSequencerLength\n
+  *         CHSELR   SQ3            LL_ADC_REG_SetSequencerLength\n
+  *         CHSELR   SQ4            LL_ADC_REG_SetSequencerLength\n
+  *         CHSELR   SQ5            LL_ADC_REG_SetSequencerLength\n
+  *         CHSELR   SQ6            LL_ADC_REG_SetSequencerLength\n
+  *         CHSELR   SQ7            LL_ADC_REG_SetSequencerLength\n
+  *         CHSELR   SQ8            LL_ADC_REG_SetSequencerLength
+  * @param  ADCx ADC instance
+  * @param  SequencerNbRanks This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
+{
+  SET_BIT(ADCx->CHSELR, SequencerNbRanks);
+}
+
+/**
+  * @brief  Get ADC group regular sequencer length and scan direction.
+  * @note   Description of ADC group regular sequencer features:
+  *         - For devices with sequencer fully configurable
+  *           (function "LL_ADC_REG_SetSequencerRanks()" available):
+  *           sequencer length and each rank affectation to a channel
+  *           are configurable.
+  *           This function retrieves:
+  *           - Sequence length: Number of ranks in the scan sequence.
+  *           - Sequence direction: Unless specified in parameters, sequencer
+  *             scan direction is forward (from rank 1 to rank n).
+  *           Sequencer ranks are selected using
+  *           function "LL_ADC_REG_SetSequencerRanks()".
+  *         - For devices with sequencer not fully configurable
+  *           (function "LL_ADC_REG_SetSequencerChannels()" available):
+  *           sequencer length and each rank affectation to a channel
+  *           are defined by channel number.
+  *           This function retrieves:
+  *           - Sequence length: Number of ranks in the scan sequence is
+  *             defined by number of channels set in the sequence,
+  *             rank of each channel is fixed by channel HW number.
+  *             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
+  *           - Sequence direction: Unless specified in parameters, sequencer
+  *             scan direction is forward (from lowest channel number to
+  *             highest channel number).
+  *           Sequencer ranks are selected using
+  *           function "LL_ADC_REG_SetSequencerChannels()".
+  *          To set scan direction differently, refer to function
+  *          @ref LL_ADC_REG_SetSequencerScanDirection().
+  * @note   On this STM32 series, ADC group regular sequencer both modes
+  *         "fully configurable" or "not fully configurable"
+  *         are available, they can be chosen using
+  *         function @ref LL_ADC_REG_SetSequencerConfigurable().
+  * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
+  *         ADC conversion on only 1 channel.
+  * @rmtoll CHSELR   SQ1            LL_ADC_REG_GetSequencerLength\n
+  *         CHSELR   SQ2            LL_ADC_REG_GetSequencerLength\n
+  *         CHSELR   SQ3            LL_ADC_REG_GetSequencerLength\n
+  *         CHSELR   SQ4            LL_ADC_REG_GetSequencerLength\n
+  *         CHSELR   SQ5            LL_ADC_REG_GetSequencerLength\n
+  *         CHSELR   SQ6            LL_ADC_REG_GetSequencerLength\n
+  *         CHSELR   SQ7            LL_ADC_REG_GetSequencerLength\n
+  *         CHSELR   SQ8            LL_ADC_REG_GetSequencerLength
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerLength(ADC_TypeDef *ADCx)
+{
+  __IO uint32_t channels_ranks = READ_BIT(ADCx->CHSELR, ADC_CHSELR_SQ_ALL);
+  uint32_t sequencer_length = LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS;
+  uint32_t rank_index;
+
+  /* Parse register for end of sequence identifier */
+  for (rank_index = 0UL; rank_index < (32U - 4U); rank_index += 4U)
+  {
+    if ((channels_ranks & (ADC_CHSELR_SQ2 << rank_index)) == (ADC_CHSELR_SQ2 << rank_index))
+    {
+      sequencer_length = (ADC_CHSELR_SQ2 << rank_index);
+      break;
+    }
+  }
+
+  return sequencer_length;
+}
+
+/**
+  * @brief  Set ADC group regular sequencer scan direction.
+  * @note   On this STM32 series, parameter relevant only is sequencer is set
+  *         to mode not fully configurable,
+  *         refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
+  * @note   On some other STM32 series, this setting is not available and
+  *         the default scan direction is forward.
+  * @note   On this STM32 series, after modifying sequencer (functions
+  *         @ref LL_ADC_REG_SetSequencerLength()
+  *         @ref LL_ADC_REG_SetSequencerRanks(), ...)
+  *         it is mandatory to wait for the assertion of CCRDY flag
+  *         using @ref LL_ADC_IsActiveFlag_CCRDY().
+  *         Otherwise, some actions may be ignored.
+  *         Refer to description of @ref LL_ADC_IsActiveFlag_CCRDY
+  *         for more details.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @rmtoll CFGR1    SCANDIR        LL_ADC_REG_SetSequencerScanDirection
+  * @param  ADCx ADC instance
+  * @param  ScanDirection This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_DIR_FORWARD
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_SetSequencerScanDirection(ADC_TypeDef *ADCx, uint32_t ScanDirection)
+{
+  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_SCANDIR, ScanDirection);
+}
+
+/**
+  * @brief  Get ADC group regular sequencer scan direction.
+  * @note   On this STM32 series, parameter relevant only is sequencer is set
+  *         to mode not fully configurable,
+  *         refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
+  * @note   On some other STM32 families, this setting is not available and
+  *         the default scan direction is forward.
+  * @rmtoll CFGR1    SCANDIR        LL_ADC_REG_GetSequencerScanDirection
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_DIR_FORWARD
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerScanDirection(ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_SCANDIR));
+}
+
+/**
+  * @brief  Set ADC group regular sequencer discontinuous mode:
+  *         sequence subdivided and scan conversions interrupted every selected
+  *         number of ranks.
+  * @note   It is not possible to enable both ADC group regular
+  *         continuous mode and sequencer discontinuous mode.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @rmtoll CFGR1    DISCEN         LL_ADC_REG_SetSequencerDiscont\n
+  * @param  ADCx ADC instance
+  * @param  SeqDiscont This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE
+  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
+{
+  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DISCEN, SeqDiscont);
+}
+
+/**
+  * @brief  Get ADC group regular sequencer discontinuous mode:
+  *         sequence subdivided and scan conversions interrupted every selected
+  *         number of ranks.
+  * @rmtoll CFGR1    DISCEN         LL_ADC_REG_GetSequencerDiscont\n
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE
+  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerDiscont(ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DISCEN));
+}
+
+/**
+  * @brief  Set ADC group regular sequence: channel on the selected
+  *         scan sequence rank.
+  * @note   This function performs configuration of:
+  *         - Channels ordering into each rank of scan sequence:
+  *           whatever channel can be placed into whatever rank.
+  * @note   On this STM32 series, ADC group regular sequencer is
+  *         fully configurable: sequencer length and each rank
+  *         affectation to a channel are configurable.
+  *         Refer to description of function @ref LL_ADC_REG_SetSequencerLength().
+  * @note   Depending on devices and packages, some channels may not be available.
+  *         Refer to device datasheet for channels availability.
+  * @note   On this STM32 series, to measure internal channels (VrefInt,
+  *         TempSensor, ...), measurement paths to internal channels must be
+  *         enabled separately.
+  *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
+  * @note   On this STM32 series, after modifying sequencer (functions
+  *         @ref LL_ADC_REG_SetSequencerLength()
+  *         @ref LL_ADC_REG_SetSequencerRanks(), ...)
+  *         it is mandatory to wait for the assertion of CCRDY flag
+  *         using @ref LL_ADC_IsActiveFlag_CCRDY().
+  *         Otherwise, some actions may be ignored.
+  *         Refer to description of @ref LL_ADC_IsActiveFlag_CCRDY
+  *         for more details.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @rmtoll CHSELR   SQ1            LL_ADC_REG_SetSequencerRanks\n
+  *         CHSELR   SQ2            LL_ADC_REG_SetSequencerRanks\n
+  *         CHSELR   SQ3            LL_ADC_REG_SetSequencerRanks\n
+  *         CHSELR   SQ4            LL_ADC_REG_SetSequencerRanks\n
+  *         CHSELR   SQ5            LL_ADC_REG_SetSequencerRanks\n
+  *         CHSELR   SQ6            LL_ADC_REG_SetSequencerRanks\n
+  *         CHSELR   SQ7            LL_ADC_REG_SetSequencerRanks\n
+  *         CHSELR   SQ8            LL_ADC_REG_SetSequencerRanks
+  * @param  ADCx ADC instance
+  * @param  Rank This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_REG_RANK_1
+  *         @arg @ref LL_ADC_REG_RANK_2
+  *         @arg @ref LL_ADC_REG_RANK_3
+  *         @arg @ref LL_ADC_REG_RANK_4
+  *         @arg @ref LL_ADC_REG_RANK_5
+  *         @arg @ref LL_ADC_REG_RANK_6
+  *         @arg @ref LL_ADC_REG_RANK_7
+  *         @arg @ref LL_ADC_REG_RANK_8
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15         (1)
+  *         @arg @ref LL_ADC_CHANNEL_16         (1)
+  *         @arg @ref LL_ADC_CHANNEL_17         (1)
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR
+  *         @arg @ref LL_ADC_CHANNEL_VBAT
+  *
+  *         (1) On STM32G0, parameter can be set in ADC group sequencer
+  *             only if sequencer is set in mode "not fully configurable",
+  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
+{
+  /* Set bits with content of parameter "Channel" with bits position          */
+  /* in register depending on parameter "Rank".                               */
+  /* Parameters "Rank" and "Channel" are used with masks because containing   */
+  /* other bits reserved for other purpose.                                   */
+  MODIFY_REG(ADCx->CHSELR,
+             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
+             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
+}
+
+/**
+  * @brief  Get ADC group regular sequence: channel on the selected
+  *         scan sequence rank.
+  * @note   On this STM32 series, ADC group regular sequencer is
+  *         fully configurable: sequencer length and each rank
+  *         affectation to a channel are configurable.
+  *         Refer to description of function @ref LL_ADC_REG_SetSequencerLength().
+  * @note   Depending on devices and packages, some channels may not be available.
+  *         Refer to device datasheet for channels availability.
+  * @note   Usage of the returned channel number:
+  *         - To reinject this channel into another function LL_ADC_xxx:
+  *           the returned channel number is only partly formatted on definition
+  *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
+  *           with parts of literals LL_ADC_CHANNEL_x or using
+  *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
+  *           Then the selected literal LL_ADC_CHANNEL_x can be used
+  *           as parameter for another function.
+  *         - To get the channel number in decimal format:
+  *           process the returned value with the helper macro
+  *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
+  * @rmtoll CHSELR   SQ1            LL_ADC_REG_GetSequencerRanks\n
+  *         CHSELR   SQ2            LL_ADC_REG_GetSequencerRanks\n
+  *         CHSELR   SQ3            LL_ADC_REG_GetSequencerRanks\n
+  *         CHSELR   SQ4            LL_ADC_REG_GetSequencerRanks\n
+  *         CHSELR   SQ5            LL_ADC_REG_GetSequencerRanks\n
+  *         CHSELR   SQ6            LL_ADC_REG_GetSequencerRanks\n
+  *         CHSELR   SQ7            LL_ADC_REG_GetSequencerRanks\n
+  *         CHSELR   SQ8            LL_ADC_REG_GetSequencerRanks
+  * @param  ADCx ADC instance
+  * @param  Rank This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_REG_RANK_1
+  *         @arg @ref LL_ADC_REG_RANK_2
+  *         @arg @ref LL_ADC_REG_RANK_3
+  *         @arg @ref LL_ADC_REG_RANK_4
+  *         @arg @ref LL_ADC_REG_RANK_5
+  *         @arg @ref LL_ADC_REG_RANK_6
+  *         @arg @ref LL_ADC_REG_RANK_7
+  *         @arg @ref LL_ADC_REG_RANK_8
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15         (1)
+  *         @arg @ref LL_ADC_CHANNEL_16         (1)
+  *         @arg @ref LL_ADC_CHANNEL_17         (1)
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT    (2)
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (2)
+  *         @arg @ref LL_ADC_CHANNEL_VBAT       (2)
+  *
+  *         (1) On STM32G0, parameter can be set in ADC group sequencer
+  *             only if sequencer is set in mode "not fully configurable",
+  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().\n
+  *         (2) For ADC channel read back from ADC register,
+  *             comparison with internal channel parameter to be done
+  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank)
+{
+  return (uint32_t)((READ_BIT(ADCx->CHSELR,
+                              ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK))
+                     >> (Rank & ADC_REG_RANK_ID_SQRX_MASK)
+                    ) << (ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
+                   );
+}
+
+/**
+  * @brief  Set ADC group regular sequence: channel on rank corresponding to
+  *         channel number.
+  * @note   This function performs:
+  *         - Channels ordering into each rank of scan sequence:
+  *           rank of each channel is fixed by channel HW number
+  *           (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
+  *         - Set channels selected by overwriting the current sequencer
+  *           configuration.
+  * @note   On this STM32 series, ADC group regular sequencer both modes
+  *         "fully configurable" or "not fully configurable"
+  *         are available, they can be chosen using
+  *         function @ref LL_ADC_REG_SetSequencerConfigurable().
+  *         This function can be used with setting "not fully configurable".
+  *         Refer to description of functions @ref LL_ADC_REG_SetSequencerConfigurable()
+  *         and @ref LL_ADC_REG_SetSequencerLength().
+  * @note   On this STM32 series, after modifying sequencer (functions
+  *         @ref LL_ADC_REG_SetSequencerLength()
+  *         @ref LL_ADC_REG_SetSequencerRanks(), ...)
+  *         it is mandatory to wait for the assertion of CCRDY flag
+  *         using @ref LL_ADC_IsActiveFlag_CCRDY().
+  *         Otherwise, some actions may be ignored.
+  *         Refer to description of @ref LL_ADC_IsActiveFlag_CCRDY
+  *         for more details.
+  * @note   Depending on devices and packages, some channels may not be available.
+  *         Refer to device datasheet for channels availability.
+  * @note   On this STM32 series, to measure internal channels (VrefInt,
+  *         TempSensor, ...), measurement paths to internal channels must be
+  *         enabled separately.
+  *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @note   One or several values can be selected.
+  *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
+  * @rmtoll CHSELR   CHSEL0         LL_ADC_REG_SetSequencerChannels\n
+  *         CHSELR   CHSEL1         LL_ADC_REG_SetSequencerChannels\n
+  *         CHSELR   CHSEL2         LL_ADC_REG_SetSequencerChannels\n
+  *         CHSELR   CHSEL3         LL_ADC_REG_SetSequencerChannels\n
+  *         CHSELR   CHSEL4         LL_ADC_REG_SetSequencerChannels\n
+  *         CHSELR   CHSEL5         LL_ADC_REG_SetSequencerChannels\n
+  *         CHSELR   CHSEL6         LL_ADC_REG_SetSequencerChannels\n
+  *         CHSELR   CHSEL7         LL_ADC_REG_SetSequencerChannels\n
+  *         CHSELR   CHSEL8         LL_ADC_REG_SetSequencerChannels\n
+  *         CHSELR   CHSEL9         LL_ADC_REG_SetSequencerChannels\n
+  *         CHSELR   CHSEL10        LL_ADC_REG_SetSequencerChannels\n
+  *         CHSELR   CHSEL11        LL_ADC_REG_SetSequencerChannels\n
+  *         CHSELR   CHSEL12        LL_ADC_REG_SetSequencerChannels\n
+  *         CHSELR   CHSEL13        LL_ADC_REG_SetSequencerChannels\n
+  *         CHSELR   CHSEL14        LL_ADC_REG_SetSequencerChannels\n
+  *         CHSELR   CHSEL15        LL_ADC_REG_SetSequencerChannels\n
+  *         CHSELR   CHSEL16        LL_ADC_REG_SetSequencerChannels\n
+  *         CHSELR   CHSEL17        LL_ADC_REG_SetSequencerChannels\n
+  *         CHSELR   CHSEL18        LL_ADC_REG_SetSequencerChannels
+  * @param  ADCx ADC instance
+  * @param  Channel This parameter can be a combination of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15         (1)
+  *         @arg @ref LL_ADC_CHANNEL_16         (1)
+  *         @arg @ref LL_ADC_CHANNEL_17         (1)
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR
+  *         @arg @ref LL_ADC_CHANNEL_VBAT
+  *
+  *         (1) On STM32G0, parameter can be set in ADC group sequencer
+  *             only if sequencer is set in mode "not fully configurable",
+  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_SetSequencerChannels(ADC_TypeDef *ADCx, uint32_t Channel)
+{
+  /* Parameter "Channel" is used with masks because containing                */
+  /* other bits reserved for other purpose.                                   */
+  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
+}
+
+/**
+  * @brief  Add channel to ADC group regular sequence: channel on rank corresponding to
+  *         channel number.
+  * @note   This function performs:
+  *         - Channels ordering into each rank of scan sequence:
+  *           rank of each channel is fixed by channel HW number
+  *           (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
+  *         - Set channels selected by adding them to the current sequencer
+  *           configuration.
+  * @note   On this STM32 series, ADC group regular sequencer both modes
+  *         "fully configurable" or "not fully configurable"
+  *         are available, they can be chosen using
+  *         function @ref LL_ADC_REG_SetSequencerConfigurable().
+  *         This function can be used with setting "not fully configurable".
+  *         Refer to description of functions @ref LL_ADC_REG_SetSequencerConfigurable()
+  *         and @ref LL_ADC_REG_SetSequencerLength().
+  * @note   On this STM32 series, after modifying sequencer (functions
+  *         @ref LL_ADC_REG_SetSequencerLength()
+  *         @ref LL_ADC_REG_SetSequencerRanks(), ...)
+  *         it is mandatory to wait for the assertion of CCRDY flag
+  *         using @ref LL_ADC_IsActiveFlag_CCRDY().
+  *         Otherwise, some actions may be ignored.
+  *         Refer to description of @ref LL_ADC_IsActiveFlag_CCRDY
+  *         for more details.
+  * @note   Depending on devices and packages, some channels may not be available.
+  *         Refer to device datasheet for channels availability.
+  * @note   On this STM32 series, to measure internal channels (VrefInt,
+  *         TempSensor, ...), measurement paths to internal channels must be
+  *         enabled separately.
+  *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @note   One or several values can be selected.
+  *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
+  * @rmtoll CHSELR   CHSEL0         LL_ADC_REG_SetSequencerChAdd\n
+  *         CHSELR   CHSEL1         LL_ADC_REG_SetSequencerChAdd\n
+  *         CHSELR   CHSEL2         LL_ADC_REG_SetSequencerChAdd\n
+  *         CHSELR   CHSEL3         LL_ADC_REG_SetSequencerChAdd\n
+  *         CHSELR   CHSEL4         LL_ADC_REG_SetSequencerChAdd\n
+  *         CHSELR   CHSEL5         LL_ADC_REG_SetSequencerChAdd\n
+  *         CHSELR   CHSEL6         LL_ADC_REG_SetSequencerChAdd\n
+  *         CHSELR   CHSEL7         LL_ADC_REG_SetSequencerChAdd\n
+  *         CHSELR   CHSEL8         LL_ADC_REG_SetSequencerChAdd\n
+  *         CHSELR   CHSEL9         LL_ADC_REG_SetSequencerChAdd\n
+  *         CHSELR   CHSEL10        LL_ADC_REG_SetSequencerChAdd\n
+  *         CHSELR   CHSEL11        LL_ADC_REG_SetSequencerChAdd\n
+  *         CHSELR   CHSEL12        LL_ADC_REG_SetSequencerChAdd\n
+  *         CHSELR   CHSEL13        LL_ADC_REG_SetSequencerChAdd\n
+  *         CHSELR   CHSEL14        LL_ADC_REG_SetSequencerChAdd\n
+  *         CHSELR   CHSEL15        LL_ADC_REG_SetSequencerChAdd\n
+  *         CHSELR   CHSEL16        LL_ADC_REG_SetSequencerChAdd\n
+  *         CHSELR   CHSEL17        LL_ADC_REG_SetSequencerChAdd\n
+  *         CHSELR   CHSEL18        LL_ADC_REG_SetSequencerChAdd
+  * @param  ADCx ADC instance
+  * @param  Channel This parameter can be a combination of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15         (1)
+  *         @arg @ref LL_ADC_CHANNEL_16         (1)
+  *         @arg @ref LL_ADC_CHANNEL_17         (1)
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR
+  *         @arg @ref LL_ADC_CHANNEL_VBAT
+  *
+  *         (1) On STM32G0, parameter can be set in ADC group sequencer
+  *             only if sequencer is set in mode "not fully configurable",
+  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
+{
+  /* Parameter "Channel" is used with masks because containing                */
+  /* other bits reserved for other purpose.                                   */
+  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
+}
+
+/**
+  * @brief  Remove channel to ADC group regular sequence: channel on rank corresponding to
+  *         channel number.
+  * @note   This function performs:
+  *         - Channels ordering into each rank of scan sequence:
+  *           rank of each channel is fixed by channel HW number
+  *           (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
+  *         - Set channels selected by removing them to the current sequencer
+  *           configuration.
+  * @note   On this STM32 series, ADC group regular sequencer both modes
+  *         "fully configurable" or "not fully configurable"
+  *         are available, they can be chosen using
+  *         function @ref LL_ADC_REG_SetSequencerConfigurable().
+  *         This function can be used with setting "not fully configurable".
+  *         Refer to description of functions @ref LL_ADC_REG_SetSequencerConfigurable()
+  *         and @ref LL_ADC_REG_SetSequencerLength().
+  * @note   On this STM32 series, after modifying sequencer (functions
+  *         @ref LL_ADC_REG_SetSequencerLength()
+  *         @ref LL_ADC_REG_SetSequencerRanks(), ...)
+  *         it is mandatory to wait for the assertion of CCRDY flag
+  *         using @ref LL_ADC_IsActiveFlag_CCRDY().
+  *         Otherwise, some actions may be ignored.
+  *         Refer to description of @ref LL_ADC_IsActiveFlag_CCRDY
+  *         for more details.
+  * @note   Depending on devices and packages, some channels may not be available.
+  *         Refer to device datasheet for channels availability.
+  * @note   On this STM32 series, to measure internal channels (VrefInt,
+  *         TempSensor, ...), measurement paths to internal channels must be
+  *         enabled separately.
+  *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @note   One or several values can be selected.
+  *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
+  * @rmtoll CHSELR   CHSEL0         LL_ADC_REG_SetSequencerChRem\n
+  *         CHSELR   CHSEL1         LL_ADC_REG_SetSequencerChRem\n
+  *         CHSELR   CHSEL2         LL_ADC_REG_SetSequencerChRem\n
+  *         CHSELR   CHSEL3         LL_ADC_REG_SetSequencerChRem\n
+  *         CHSELR   CHSEL4         LL_ADC_REG_SetSequencerChRem\n
+  *         CHSELR   CHSEL5         LL_ADC_REG_SetSequencerChRem\n
+  *         CHSELR   CHSEL6         LL_ADC_REG_SetSequencerChRem\n
+  *         CHSELR   CHSEL7         LL_ADC_REG_SetSequencerChRem\n
+  *         CHSELR   CHSEL8         LL_ADC_REG_SetSequencerChRem\n
+  *         CHSELR   CHSEL9         LL_ADC_REG_SetSequencerChRem\n
+  *         CHSELR   CHSEL10        LL_ADC_REG_SetSequencerChRem\n
+  *         CHSELR   CHSEL11        LL_ADC_REG_SetSequencerChRem\n
+  *         CHSELR   CHSEL12        LL_ADC_REG_SetSequencerChRem\n
+  *         CHSELR   CHSEL13        LL_ADC_REG_SetSequencerChRem\n
+  *         CHSELR   CHSEL14        LL_ADC_REG_SetSequencerChRem\n
+  *         CHSELR   CHSEL15        LL_ADC_REG_SetSequencerChRem\n
+  *         CHSELR   CHSEL16        LL_ADC_REG_SetSequencerChRem\n
+  *         CHSELR   CHSEL17        LL_ADC_REG_SetSequencerChRem\n
+  *         CHSELR   CHSEL18        LL_ADC_REG_SetSequencerChRem
+  * @param  ADCx ADC instance
+  * @param  Channel This parameter can be a combination of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15         (1)
+  *         @arg @ref LL_ADC_CHANNEL_16         (1)
+  *         @arg @ref LL_ADC_CHANNEL_17         (1)
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR
+  *         @arg @ref LL_ADC_CHANNEL_VBAT
+  *
+  *         (1) On STM32G0, parameter can be set in ADC group sequencer
+  *             only if sequencer is set in mode "not fully configurable",
+  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
+{
+  /* Parameter "Channel" is used with masks because containing                */
+  /* other bits reserved for other purpose.                                   */
+  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
+}
+
+/**
+  * @brief  Get ADC group regular sequence: channel on rank corresponding to
+  *         channel number.
+  * @note   This function performs:
+  *         - Channels order reading into each rank of scan sequence:
+  *           rank of each channel is fixed by channel HW number
+  *           (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
+  * @note   On this STM32 series, ADC group regular sequencer both modes
+  *         "fully configurable" or "not fully configurable"
+  *         are available, they can be chosen using
+  *         function @ref LL_ADC_REG_SetSequencerConfigurable().
+  *         This function can be used with setting "not fully configurable".
+  *         Refer to description of functions @ref LL_ADC_REG_SetSequencerConfigurable()
+  *         and @ref LL_ADC_REG_SetSequencerLength().
+  * @note   Depending on devices and packages, some channels may not be available.
+  *         Refer to device datasheet for channels availability.
+  * @note   On this STM32 series, to measure internal channels (VrefInt,
+  *         TempSensor, ...), measurement paths to internal channels must be
+  *         enabled separately.
+  *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @note   One or several values can be retrieved.
+  *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
+  * @rmtoll CHSELR   CHSEL0         LL_ADC_REG_GetSequencerChannels\n
+  *         CHSELR   CHSEL1         LL_ADC_REG_GetSequencerChannels\n
+  *         CHSELR   CHSEL2         LL_ADC_REG_GetSequencerChannels\n
+  *         CHSELR   CHSEL3         LL_ADC_REG_GetSequencerChannels\n
+  *         CHSELR   CHSEL4         LL_ADC_REG_GetSequencerChannels\n
+  *         CHSELR   CHSEL5         LL_ADC_REG_GetSequencerChannels\n
+  *         CHSELR   CHSEL6         LL_ADC_REG_GetSequencerChannels\n
+  *         CHSELR   CHSEL7         LL_ADC_REG_GetSequencerChannels\n
+  *         CHSELR   CHSEL8         LL_ADC_REG_GetSequencerChannels\n
+  *         CHSELR   CHSEL9         LL_ADC_REG_GetSequencerChannels\n
+  *         CHSELR   CHSEL10        LL_ADC_REG_GetSequencerChannels\n
+  *         CHSELR   CHSEL11        LL_ADC_REG_GetSequencerChannels\n
+  *         CHSELR   CHSEL12        LL_ADC_REG_GetSequencerChannels\n
+  *         CHSELR   CHSEL13        LL_ADC_REG_GetSequencerChannels\n
+  *         CHSELR   CHSEL14        LL_ADC_REG_GetSequencerChannels\n
+  *         CHSELR   CHSEL15        LL_ADC_REG_GetSequencerChannels\n
+  *         CHSELR   CHSEL16        LL_ADC_REG_GetSequencerChannels\n
+  *         CHSELR   CHSEL17        LL_ADC_REG_GetSequencerChannels\n
+  *         CHSELR   CHSEL18        LL_ADC_REG_GetSequencerChannels
+  * @param  ADCx ADC instance
+  * @retval Returned value can be a combination of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15         (1)
+  *         @arg @ref LL_ADC_CHANNEL_16         (1)
+  *         @arg @ref LL_ADC_CHANNEL_17         (1)
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR
+  *         @arg @ref LL_ADC_CHANNEL_VBAT
+  *
+  *         (1) On STM32G0, parameter can be set in ADC group sequencer
+  *             only if sequencer is set in mode "not fully configurable",
+  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerChannels(ADC_TypeDef *ADCx)
+{
+  uint32_t channels_bitfield = (uint32_t)READ_BIT(ADCx->CHSELR, ADC_CHSELR_CHSEL);
+
+  return ((((channels_bitfield & ADC_CHSELR_CHSEL0) >> ADC_CHSELR_CHSEL0_BITOFFSET_POS) * LL_ADC_CHANNEL_0)
+          | (((channels_bitfield & ADC_CHSELR_CHSEL1) >> ADC_CHSELR_CHSEL1_BITOFFSET_POS) * LL_ADC_CHANNEL_1)
+          | (((channels_bitfield & ADC_CHSELR_CHSEL2) >> ADC_CHSELR_CHSEL2_BITOFFSET_POS) * LL_ADC_CHANNEL_2)
+          | (((channels_bitfield & ADC_CHSELR_CHSEL3) >> ADC_CHSELR_CHSEL3_BITOFFSET_POS) * LL_ADC_CHANNEL_3)
+          | (((channels_bitfield & ADC_CHSELR_CHSEL4) >> ADC_CHSELR_CHSEL4_BITOFFSET_POS) * LL_ADC_CHANNEL_4)
+          | (((channels_bitfield & ADC_CHSELR_CHSEL5) >> ADC_CHSELR_CHSEL5_BITOFFSET_POS) * LL_ADC_CHANNEL_5)
+          | (((channels_bitfield & ADC_CHSELR_CHSEL6) >> ADC_CHSELR_CHSEL6_BITOFFSET_POS) * LL_ADC_CHANNEL_6)
+          | (((channels_bitfield & ADC_CHSELR_CHSEL7) >> ADC_CHSELR_CHSEL7_BITOFFSET_POS) * LL_ADC_CHANNEL_7)
+          | (((channels_bitfield & ADC_CHSELR_CHSEL8) >> ADC_CHSELR_CHSEL8_BITOFFSET_POS) * LL_ADC_CHANNEL_8)
+          | (((channels_bitfield & ADC_CHSELR_CHSEL9) >> ADC_CHSELR_CHSEL9_BITOFFSET_POS) * LL_ADC_CHANNEL_9)
+          | (((channels_bitfield & ADC_CHSELR_CHSEL10) >> ADC_CHSELR_CHSEL10_BITOFFSET_POS) * LL_ADC_CHANNEL_10)
+          | (((channels_bitfield & ADC_CHSELR_CHSEL11) >> ADC_CHSELR_CHSEL11_BITOFFSET_POS) * LL_ADC_CHANNEL_11)
+          | (((channels_bitfield & ADC_CHSELR_CHSEL12) >> ADC_CHSELR_CHSEL12_BITOFFSET_POS) * LL_ADC_CHANNEL_12)
+          | (((channels_bitfield & ADC_CHSELR_CHSEL13) >> ADC_CHSELR_CHSEL13_BITOFFSET_POS) * LL_ADC_CHANNEL_13)
+          | (((channels_bitfield & ADC_CHSELR_CHSEL14) >> ADC_CHSELR_CHSEL14_BITOFFSET_POS) * LL_ADC_CHANNEL_14)
+          | (((channels_bitfield & ADC_CHSELR_CHSEL15) >> ADC_CHSELR_CHSEL15_BITOFFSET_POS) * LL_ADC_CHANNEL_15)
+          | (((channels_bitfield & ADC_CHSELR_CHSEL16) >> ADC_CHSELR_CHSEL16_BITOFFSET_POS) * LL_ADC_CHANNEL_16)
+          | (((channels_bitfield & ADC_CHSELR_CHSEL17) >> ADC_CHSELR_CHSEL17_BITOFFSET_POS) * LL_ADC_CHANNEL_17)
+#if defined(ADC_CCR_VBATEN)
+          | (((channels_bitfield & ADC_CHSELR_CHSEL18) >> ADC_CHSELR_CHSEL18_BITOFFSET_POS) * LL_ADC_CHANNEL_18)
+#endif /* ADC_CCR_VBATEN */
+         );
+}
+
+/**
+  * @brief  Set ADC continuous conversion mode on ADC group regular.
+  * @note   Description of ADC continuous conversion mode:
+  *         - single mode: one conversion per trigger
+  *         - continuous mode: after the first trigger, following
+  *           conversions launched successively automatically.
+  * @note   It is not possible to enable both ADC group regular
+  *         continuous mode and sequencer discontinuous mode.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @rmtoll CFGR1    CONT           LL_ADC_REG_SetContinuousMode
+  * @param  ADCx ADC instance
+  * @param  Continuous This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_REG_CONV_SINGLE
+  *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)
+{
+  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_CONT, Continuous);
+}
+
+/**
+  * @brief  Get ADC continuous conversion mode on ADC group regular.
+  * @note   Description of ADC continuous conversion mode:
+  *         - single mode: one conversion per trigger
+  *         - continuous mode: after the first trigger, following
+  *           conversions launched successively automatically.
+  * @rmtoll CFGR1    CONT           LL_ADC_REG_GetContinuousMode
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_REG_CONV_SINGLE
+  *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_GetContinuousMode(ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_CONT));
+}
+
+/**
+  * @brief  Set ADC group regular conversion data transfer: no transfer or
+  *         transfer by DMA, and DMA requests mode.
+  * @note   If transfer by DMA selected, specifies the DMA requests
+  *         mode:
+  *         - Limited mode (One shot mode): DMA transfer requests are stopped
+  *           when number of DMA data transfers (number of
+  *           ADC conversions) is reached.
+  *           This ADC mode is intended to be used with DMA mode non-circular.
+  *         - Unlimited mode: DMA transfer requests are unlimited,
+  *           whatever number of DMA data transfers (number of
+  *           ADC conversions).
+  *           This ADC mode is intended to be used with DMA mode circular.
+  * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
+  *         mode non-circular:
+  *         when DMA transfers size will be reached, DMA will stop transfers of
+  *         ADC conversions data ADC will raise an overrun error
+  *        (overrun flag and interruption if enabled).
+  * @note   To configure DMA source address (peripheral address),
+  *         use function @ref LL_ADC_DMA_GetRegAddr().
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @rmtoll CFGR1    DMAEN          LL_ADC_REG_SetDMATransfer\n
+  *         CFGR1    DMACFG         LL_ADC_REG_SetDMATransfer
+  * @param  ADCx ADC instance
+  * @param  DMATransfer This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
+  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
+  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
+{
+  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
+}
+
+/**
+  * @brief  Get ADC group regular conversion data transfer: no transfer or
+  *         transfer by DMA, and DMA requests mode.
+  * @note   If transfer by DMA selected, specifies the DMA requests
+  *         mode:
+  *         - Limited mode (One shot mode): DMA transfer requests are stopped
+  *           when number of DMA data transfers (number of
+  *           ADC conversions) is reached.
+  *           This ADC mode is intended to be used with DMA mode non-circular.
+  *         - Unlimited mode: DMA transfer requests are unlimited,
+  *           whatever number of DMA data transfers (number of
+  *           ADC conversions).
+  *           This ADC mode is intended to be used with DMA mode circular.
+  * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
+  *         mode non-circular:
+  *         when DMA transfers size will be reached, DMA will stop transfers of
+  *         ADC conversions data ADC will raise an overrun error
+  *         (overrun flag and interruption if enabled).
+  * @note   To configure DMA source address (peripheral address),
+  *         use function @ref LL_ADC_DMA_GetRegAddr().
+  * @rmtoll CFGR1    DMAEN          LL_ADC_REG_GetDMATransfer\n
+  *         CFGR1    DMACFG         LL_ADC_REG_GetDMATransfer
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
+  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
+  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
+}
+
+/**
+  * @brief  Set ADC group regular behavior in case of overrun:
+  *         data preserved or overwritten.
+  * @note   Compatibility with devices without feature overrun:
+  *         other devices without this feature have a behavior
+  *         equivalent to data overwritten.
+  *         The default setting of overrun is data preserved.
+  *         Therefore, for compatibility with all devices, parameter
+  *         overrun should be set to data overwritten.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @rmtoll CFGR1    OVRMOD         LL_ADC_REG_SetOverrun
+  * @param  ADCx ADC instance
+  * @param  Overrun This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_REG_OVR_DATA_PRESERVED
+  *         @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_SetOverrun(ADC_TypeDef *ADCx, uint32_t Overrun)
+{
+  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_OVRMOD, Overrun);
+}
+
+/**
+  * @brief  Get ADC group regular behavior in case of overrun:
+  *         data preserved or overwritten.
+  * @rmtoll CFGR1    OVRMOD         LL_ADC_REG_GetOverrun
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_REG_OVR_DATA_PRESERVED
+  *         @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_GetOverrun(ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_OVRMOD));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EF_Configuration_Channels Configuration of ADC hierarchical scope: channels
+  * @{
+  */
+
+/**
+  * @brief  Set sampling time of the selected ADC channel
+  *         Unit: ADC clock cycles.
+  * @note   On this device, sampling time is on channel scope: independently
+  *         of channel mapped on ADC group regular or injected.
+  * @note   In case of internal channel (VrefInt, TempSensor, ...) to be
+  *         converted:
+  *         sampling time constraints must be respected (sampling time can be
+  *         adjusted in function of ADC clock frequency and sampling time
+  *         setting).
+  *         Refer to device datasheet for timings values (parameters TS_vrefint,
+  *         TS_temp, ...).
+  * @note   Conversion time is the addition of sampling time and processing time.
+  *         Refer to reference manual for ADC processing time of
+  *         this STM32 series.
+  * @note   In case of ADC conversion of internal channel (VrefInt,
+  *         temperature sensor, ...), a sampling time minimum value
+  *         is required.
+  *         Refer to device datasheet.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @rmtoll SMPR     SMPSEL0        LL_ADC_SetChannelSamplingTime\n
+  *         SMPR     SMPSEL1        LL_ADC_SetChannelSamplingTime\n
+  *         SMPR     SMPSEL2        LL_ADC_SetChannelSamplingTime\n
+  *         SMPR     SMPSEL3        LL_ADC_SetChannelSamplingTime\n
+  *         SMPR     SMPSEL4        LL_ADC_SetChannelSamplingTime\n
+  *         SMPR     SMPSEL5        LL_ADC_SetChannelSamplingTime\n
+  *         SMPR     SMPSEL6        LL_ADC_SetChannelSamplingTime\n
+  *         SMPR     SMPSEL7        LL_ADC_SetChannelSamplingTime\n
+  *         SMPR     SMPSEL8        LL_ADC_SetChannelSamplingTime\n
+  *         SMPR     SMPSEL9        LL_ADC_SetChannelSamplingTime\n
+  *         SMPR     SMPSEL10       LL_ADC_SetChannelSamplingTime\n
+  *         SMPR     SMPSEL11       LL_ADC_SetChannelSamplingTime\n
+  *         SMPR     SMPSEL12       LL_ADC_SetChannelSamplingTime\n
+  *         SMPR     SMPSEL13       LL_ADC_SetChannelSamplingTime\n
+  *         SMPR     SMPSEL14       LL_ADC_SetChannelSamplingTime\n
+  *         SMPR     SMPSEL15       LL_ADC_SetChannelSamplingTime\n
+  *         SMPR     SMPSEL16       LL_ADC_SetChannelSamplingTime\n
+  *         SMPR     SMPSEL17       LL_ADC_SetChannelSamplingTime\n
+  *         SMPR     SMPSEL18       LL_ADC_SetChannelSamplingTime
+  * @param  ADCx ADC instance
+  * @param  Channel This parameter can be a combination of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15         (1)
+  *         @arg @ref LL_ADC_CHANNEL_16         (1)
+  *         @arg @ref LL_ADC_CHANNEL_17         (1)
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR
+  *         @arg @ref LL_ADC_CHANNEL_VBAT
+  *
+  *         (1) On STM32G0, parameter can be set in ADC group sequencer
+  *             only if sequencer is set in mode "not fully configurable",
+  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
+  * @param  SamplingTimeY This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
+  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
+{
+  /* Parameter "Channel" is used with masks because containing                */
+  /* other bits reserved for other purpose.                                   */
+  MODIFY_REG(ADCx->SMPR,
+             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
+             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
+            );
+}
+
+/**
+  * @brief  Get sampling time of the selected ADC channel
+  *         Unit: ADC clock cycles.
+  * @note   On this device, sampling time is on channel scope: independently
+  *         of channel mapped on ADC group regular or injected.
+  * @note   Conversion time is the addition of sampling time and processing time.
+  *         Refer to reference manual for ADC processing time of
+  *         this STM32 series.
+  * @rmtoll SMPR     SMPSEL0        LL_ADC_GetChannelSamplingTime\n
+  *         SMPR     SMPSEL1        LL_ADC_GetChannelSamplingTime\n
+  *         SMPR     SMPSEL2        LL_ADC_GetChannelSamplingTime\n
+  *         SMPR     SMPSEL3        LL_ADC_GetChannelSamplingTime\n
+  *         SMPR     SMPSEL4        LL_ADC_GetChannelSamplingTime\n
+  *         SMPR     SMPSEL5        LL_ADC_GetChannelSamplingTime\n
+  *         SMPR     SMPSEL6        LL_ADC_GetChannelSamplingTime\n
+  *         SMPR     SMPSEL7        LL_ADC_GetChannelSamplingTime\n
+  *         SMPR     SMPSEL8        LL_ADC_GetChannelSamplingTime\n
+  *         SMPR     SMPSEL9        LL_ADC_GetChannelSamplingTime\n
+  *         SMPR     SMPSEL10       LL_ADC_GetChannelSamplingTime\n
+  *         SMPR     SMPSEL11       LL_ADC_GetChannelSamplingTime\n
+  *         SMPR     SMPSEL12       LL_ADC_GetChannelSamplingTime\n
+  *         SMPR     SMPSEL13       LL_ADC_GetChannelSamplingTime\n
+  *         SMPR     SMPSEL14       LL_ADC_GetChannelSamplingTime\n
+  *         SMPR     SMPSEL15       LL_ADC_GetChannelSamplingTime\n
+  *         SMPR     SMPSEL16       LL_ADC_GetChannelSamplingTime\n
+  *         SMPR     SMPSEL17       LL_ADC_GetChannelSamplingTime\n
+  *         SMPR     SMPSEL18       LL_ADC_GetChannelSamplingTime
+  * @param  ADCx ADC instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15         (1)
+  *         @arg @ref LL_ADC_CHANNEL_16         (1)
+  *         @arg @ref LL_ADC_CHANNEL_17         (1)
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR
+  *         @arg @ref LL_ADC_CHANNEL_VBAT
+  *
+  *         (1) On STM32G0, parameter can be set in ADC group sequencer
+  *             only if sequencer is set in mode "not fully configurable",
+  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
+  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel)
+{
+  __IO uint32_t smpr = READ_REG(ADCx->SMPR);
+
+  /* Retrieve sampling time bit corresponding to the selected channel            */
+  /* and shift it to position 0.                                                 */
+  uint32_t smp_channel_posbit0 = ((smpr & ADC_SAMPLING_TIME_CH_MASK)
+                                  >> ((((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) + ADC_SMPR_SMPSEL0_BITOFFSET_POS) &
+                                      0x1FUL));
+
+  /* Select sampling time bitfield depending on sampling time bit value 0 or 1.  */
+  return ((~(smp_channel_posbit0) * LL_ADC_SAMPLINGTIME_COMMON_1)
+          | (smp_channel_posbit0 * LL_ADC_SAMPLINGTIME_COMMON_2));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EF_Configuration_ADC_AnalogWatchdog Configuration of ADC transversal scope: analog watchdog
+  * @{
+  */
+
+/**
+  * @brief  Set ADC analog watchdog monitored channels:
+  *         a single channel, multiple channels or all channels,
+  *         on ADC group regular.
+  * @note   Once monitored channels are selected, analog watchdog
+  *         is enabled.
+  * @note   In case of need to define a single channel to monitor
+  *         with analog watchdog from sequencer channel definition,
+  *         use helper macro @ref __LL_ADC_ANALOGWD_CHANNEL_GROUP().
+  * @note   On this STM32 series, there are 2 kinds of analog watchdog
+  *         instance:
+  *         - AWD standard (instance AWD1):
+  *           - channels monitored: can monitor 1 channel or all channels.
+  *           - groups monitored: ADC group regular.
+  *           - resolution: resolution is not limited (corresponds to
+  *             ADC resolution configured).
+  *         - AWD flexible (instances AWD2, AWD3):
+  *           - channels monitored: flexible on channels monitored, selection is
+  *             channel wise, from from 1 to all channels.
+  *             Specificity of this analog watchdog: Multiple channels can
+  *             be selected. For example:
+  *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
+  *           - groups monitored: not selection possible (monitoring on both
+  *             groups regular and injected).
+  *             Channels selected are monitored on groups regular and injected:
+  *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
+  *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
+  *           - resolution: resolution is not limited (corresponds to
+  *             ADC resolution configured).
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @rmtoll CFGR1    AWD1CH         LL_ADC_SetAnalogWDMonitChannels\n
+  *         CFGR1    AWD1SGL        LL_ADC_SetAnalogWDMonitChannels\n
+  *         CFGR1    AWD1EN         LL_ADC_SetAnalogWDMonitChannels\n
+  *         AWD2CR   AWD2CH         LL_ADC_SetAnalogWDMonitChannels\n
+  *         AWD3CR   AWD3CH         LL_ADC_SetAnalogWDMonitChannels
+  * @param  ADCx ADC instance
+  * @param  AWDy This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_AWD1
+  *         @arg @ref LL_ADC_AWD2
+  *         @arg @ref LL_ADC_AWD3
+  * @param  AWDChannelGroup This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_AWD_DISABLE
+  *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG
+  *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG
+  *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG
+  *         @arg @ref LL_ADC_AWD_CH_VBAT_REG
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
+{
+  /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
+  /* in register and register position depending on parameter "AWDy".         */
+  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
+  /* containing other bits reserved for other purpose.                        */
+  __IO uint32_t *preg;
+
+  if (AWDy == LL_ADC_AWD1)
+  {
+    preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR1, 0UL);
+  }
+  else
+  {
+    preg = __ADC_PTR_REG_OFFSET(ADCx->AWD2CR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK)) >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL));
+  }
+
+  MODIFY_REG(*preg,
+             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
+             AWDChannelGroup & AWDy);
+}
+
+/**
+  * @brief  Get ADC analog watchdog monitored channel.
+  * @note   Usage of the returned channel number:
+  *         - To reinject this channel into another function LL_ADC_xxx:
+  *           the returned channel number is only partly formatted on definition
+  *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
+  *           with parts of literals LL_ADC_CHANNEL_x or using
+  *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
+  *           Then the selected literal LL_ADC_CHANNEL_x can be used
+  *           as parameter for another function.
+  *         - To get the channel number in decimal format:
+  *           process the returned value with the helper macro
+  *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
+  *           Applicable only when the analog watchdog is set to monitor
+  *           one channel.
+  * @note   On this STM32 series, there are 2 kinds of analog watchdog
+  *         instance:
+  *         - AWD standard (instance AWD1):
+  *           - channels monitored: can monitor 1 channel or all channels.
+  *           - groups monitored: ADC group regular.
+  *           - resolution: resolution is not limited (corresponds to
+  *             ADC resolution configured).
+  *         - AWD flexible (instances AWD2, AWD3):
+  *           - channels monitored: flexible on channels monitored, selection is
+  *             channel wise, from from 1 to all channels.
+  *             Specificity of this analog watchdog: Multiple channels can
+  *             be selected. For example:
+  *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
+  *           - groups monitored: not selection possible (monitoring on both
+  *             groups regular and injected).
+  *             Channels selected are monitored on groups regular and injected:
+  *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
+  *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
+  *           - resolution: resolution is not limited (corresponds to
+  *             ADC resolution configured).
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @rmtoll CFGR1    AWD1CH         LL_ADC_GetAnalogWDMonitChannels\n
+  *         CFGR1    AWD1SGL        LL_ADC_GetAnalogWDMonitChannels\n
+  *         CFGR1    AWD1EN         LL_ADC_GetAnalogWDMonitChannels\n
+  *         AWD2CR   AWD2CH         LL_ADC_GetAnalogWDMonitChannels\n
+  *         AWD3CR   AWD3CH         LL_ADC_GetAnalogWDMonitChannels
+  * @param  ADCx ADC instance
+  * @param  AWDy This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_AWD1
+  *         @arg @ref LL_ADC_AWD2 (1)
+  *         @arg @ref LL_ADC_AWD3 (1)
+  *
+  *         (1) On this AWD number, monitored channel can be retrieved
+  *             if only 1 channel is programmed (or none or all channels).
+  *             This function cannot retrieve monitored channel if
+  *             multiple channels are programmed simultaneously
+  *             by bitfield.
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_AWD_DISABLE
+  *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy)
+{
+  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR1, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
+                                             + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK) * ADC_AWD_CR12_REGOFFSETGAP_VAL));
+
+  uint32_t analog_wd_monit_channels = (READ_BIT(*preg, AWDy) & AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK);
+
+  /* If "analog_wd_monit_channels" == 0, then the selected AWD is disabled       */
+  /* (parameter value LL_ADC_AWD_DISABLE).                                    */
+  /* Else, the selected AWD is enabled and is monitoring a group of channels  */
+  /* or a single channel.                                                     */
+  if (analog_wd_monit_channels != 0UL)
+  {
+    if (AWDy == LL_ADC_AWD1)
+    {
+      if ((analog_wd_monit_channels & ADC_CFGR1_AWD1SGL) == 0UL)
+      {
+        /* AWD monitoring a group of channels */
+        analog_wd_monit_channels = ((analog_wd_monit_channels
+                                     | (ADC_AWD_CR23_CHANNEL_MASK)
+                                    )
+                                    & (~(ADC_CFGR1_AWD1CH))
+                                   );
+      }
+      else
+      {
+        /* AWD monitoring a single channel */
+        analog_wd_monit_channels = (analog_wd_monit_channels
+                                    | (ADC_AWD2CR_AWD2CH_0 << (analog_wd_monit_channels >> ADC_CFGR1_AWD1CH_Pos))
+                                   );
+      }
+    }
+    else
+    {
+      if ((analog_wd_monit_channels & ADC_AWD_CR23_CHANNEL_MASK) == ADC_AWD_CR23_CHANNEL_MASK)
+      {
+        /* AWD monitoring a group of channels */
+        analog_wd_monit_channels = (ADC_AWD_CR23_CHANNEL_MASK
+                                    | (ADC_CFGR1_AWD1EN)
+                                   );
+      }
+      else
+      {
+        /* AWD monitoring a single channel */
+        /* AWD monitoring a group of channels */
+        analog_wd_monit_channels = (analog_wd_monit_channels
+                                    | (ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)
+                                    | (__LL_ADC_CHANNEL_TO_DECIMAL_NB(analog_wd_monit_channels) << ADC_CFGR1_AWD1CH_Pos)
+                                   );
+      }
+    }
+  }
+
+  return analog_wd_monit_channels;
+}
+
+/**
+  * @brief  Set ADC analog watchdog thresholds value of both thresholds
+  *         high and low.
+  * @note   If value of only one threshold high or low must be set,
+  *         use function @ref LL_ADC_SetAnalogWDThresholds().
+  * @note   In case of ADC resolution different of 12 bits,
+  *         analog watchdog thresholds data require a specific shift.
+  *         Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION().
+  * @note   On this STM32 series, there are 2 kinds of analog watchdog
+  *         instance:
+  *         - AWD standard (instance AWD1):
+  *           - channels monitored: can monitor 1 channel or all channels.
+  *           - groups monitored: ADC group regular.
+  *           - resolution: resolution is not limited (corresponds to
+  *             ADC resolution configured).
+  *         - AWD flexible (instances AWD2, AWD3):
+  *           - channels monitored: flexible on channels monitored, selection is
+  *             channel wise, from from 1 to all channels.
+  *             Specificity of this analog watchdog: Multiple channels can
+  *             be selected. For example:
+  *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
+  *           - groups monitored: not selection possible (monitoring on both
+  *             groups regular and injected).
+  *             Channels selected are monitored on groups regular and injected:
+  *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
+  *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
+  *           - resolution: resolution is not limited (corresponds to
+  *             ADC resolution configured).
+  * @note   If ADC oversampling is enabled, ADC analog watchdog thresholds are
+  *         impacted: the comparison of analog watchdog thresholds is done on
+  *         oversampling final computation (after ratio and shift application):
+  *         ADC data register bitfield [15:4] (12 most significant bits).
+  *         Examples:
+  *         - Oversampling ratio and shift selected to have ADC conversion data
+  *           on 12 bits (ratio 16 and shift 4, or ratio 32 and shift 5, ...):
+  *           ADC analog watchdog thresholds must be divided by 16.
+  *         - Oversampling ratio and shift selected to have ADC conversion data
+  *           on 14 bits (ratio 16 and shift 2, or ratio 32 and shift 3, ...):
+  *           ADC analog watchdog thresholds must be divided by 4.
+  *         - Oversampling ratio and shift selected to have ADC conversion data
+  *           on 16 bits (ratio 16 and shift none, or ratio 32 and shift 1, ...):
+  *           ADC analog watchdog thresholds match directly to ADC data register.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @rmtoll TR1      HT1            LL_ADC_ConfigAnalogWDThresholds\n
+  *         TR2      HT2            LL_ADC_ConfigAnalogWDThresholds\n
+  *         TR3      HT3            LL_ADC_ConfigAnalogWDThresholds\n
+  *         TR1      LT1            LL_ADC_ConfigAnalogWDThresholds\n
+  *         TR2      LT2            LL_ADC_ConfigAnalogWDThresholds\n
+  *         TR3      LT3            LL_ADC_ConfigAnalogWDThresholds
+  * @param  ADCx ADC instance
+  * @param  AWDy This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_AWD1
+  *         @arg @ref LL_ADC_AWD2
+  *         @arg @ref LL_ADC_AWD3
+  * @param  AWDThresholdHighValue Value between Min_Data=0x000 and Max_Data=0xFFF
+  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
+                                                     uint32_t AWDThresholdLowValue)
+{
+  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
+  /* position in register and register position depending on parameter        */
+  /* "AWDy".                                                                  */
+  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
+  /* containing other bits reserved for other purpose.                        */
+  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, (((AWDy & ADC_AWD_TRX_REGOFFSET_MASK)) >> (ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS)) + ((ADC_AWD_CR3_REGOFFSET & AWDy) >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL)));
+
+  MODIFY_REG(*preg,
+             ADC_TR1_HT1 | ADC_TR1_LT1,
+             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
+}
+
+/**
+  * @brief  Set ADC analog watchdog threshold value of threshold
+  *         high or low.
+  * @note   If values of both thresholds high or low must be set,
+  *         use function @ref LL_ADC_ConfigAnalogWDThresholds().
+  * @note   In case of ADC resolution different of 12 bits,
+  *         analog watchdog thresholds data require a specific shift.
+  *         Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION().
+  * @note   On this STM32 series, there are 2 kinds of analog watchdog
+  *         instance:
+  *         - AWD standard (instance AWD1):
+  *           - channels monitored: can monitor 1 channel or all channels.
+  *           - groups monitored: ADC group regular.
+  *           - resolution: resolution is not limited (corresponds to
+  *             ADC resolution configured).
+  *         - AWD flexible (instances AWD2, AWD3):
+  *           - channels monitored: flexible on channels monitored, selection is
+  *             channel wise, from from 1 to all channels.
+  *             Specificity of this analog watchdog: Multiple channels can
+  *             be selected. For example:
+  *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
+  *           - groups monitored: not selection possible (monitoring on both
+  *             groups regular and injected).
+  *             Channels selected are monitored on groups regular and injected:
+  *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
+  *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
+  *           - resolution: resolution is not limited (corresponds to
+  *             ADC resolution configured).
+  * @note   If ADC oversampling is enabled, ADC analog watchdog thresholds are
+  *         impacted: the comparison of analog watchdog thresholds is done on
+  *         oversampling final computation (after ratio and shift application):
+  *         ADC data register bitfield [15:4] (12 most significant bits).
+  *         Examples:
+  *         - Oversampling ratio and shift selected to have ADC conversion data
+  *           on 12 bits (ratio 16 and shift 4, or ratio 32 and shift 5, ...):
+  *           ADC analog watchdog thresholds must be divided by 16.
+  *         - Oversampling ratio and shift selected to have ADC conversion data
+  *           on 14 bits (ratio 16 and shift 2, or ratio 32 and shift 3, ...):
+  *           ADC analog watchdog thresholds must be divided by 4.
+  *         - Oversampling ratio and shift selected to have ADC conversion data
+  *           on 16 bits (ratio 16 and shift none, or ratio 32 and shift 1, ...):
+  *           ADC analog watchdog thresholds match directly to ADC data register.
+  * @note   On this STM32 series, setting of this feature is not conditioned to
+  *         ADC state:
+  *         ADC can be disabled, enabled with or without conversion on going
+  *         on ADC group regular.
+  * @rmtoll TR1      HT1            LL_ADC_SetAnalogWDThresholds\n
+  *         TR2      HT2            LL_ADC_SetAnalogWDThresholds\n
+  *         TR3      HT3            LL_ADC_SetAnalogWDThresholds\n
+  *         TR1      LT1            LL_ADC_SetAnalogWDThresholds\n
+  *         TR2      LT2            LL_ADC_SetAnalogWDThresholds\n
+  *         TR3      LT3            LL_ADC_SetAnalogWDThresholds
+  * @param  ADCx ADC instance
+  * @param  AWDy This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_AWD1
+  *         @arg @ref LL_ADC_AWD2
+  *         @arg @ref LL_ADC_AWD3
+  * @param  AWDThresholdsHighLow This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
+  *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
+  * @param  AWDThresholdValue Value between Min_Data=0x000 and Max_Data=0xFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdsHighLow,
+                                                  uint32_t AWDThresholdValue)
+{
+  /* Set bits with content of parameter "AWDThresholdValue" with bits         */
+  /* position in register and register position depending on parameters       */
+  /* "AWDThresholdsHighLow" and "AWDy".                                       */
+  /* Parameters "AWDy" and "AWDThresholdValue" are used with masks because    */
+  /* containing other bits reserved for other purpose.                        */
+  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1,
+                                             (((AWDy & ADC_AWD_TRX_REGOFFSET_MASK)) >> (ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS))
+                                             + ((ADC_AWD_CR3_REGOFFSET & AWDy) >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL)));
+
+  MODIFY_REG(*preg,
+             AWDThresholdsHighLow,
+             AWDThresholdValue << ((AWDThresholdsHighLow & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TRX_BIT_HIGH_SHIFT4));
+}
+
+/**
+  * @brief  Get ADC analog watchdog threshold value of threshold high,
+  *         threshold low or raw data with ADC thresholds high and low
+  *         concatenated.
+  * @note   If raw data with ADC thresholds high and low is retrieved,
+  *         the data of each threshold high or low can be isolated
+  *         using helper macro:
+  *         @ref __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW().
+  * @note   In case of ADC resolution different of 12 bits,
+  *         analog watchdog thresholds data require a specific shift.
+  *         Use helper macro @ref __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION().
+  * @rmtoll TR1      HT1            LL_ADC_GetAnalogWDThresholds\n
+  *         TR2      HT2            LL_ADC_GetAnalogWDThresholds\n
+  *         TR3      HT3            LL_ADC_GetAnalogWDThresholds\n
+  *         TR1      LT1            LL_ADC_GetAnalogWDThresholds\n
+  *         TR2      LT2            LL_ADC_GetAnalogWDThresholds\n
+  *         TR3      LT3            LL_ADC_GetAnalogWDThresholds
+  * @param  ADCx ADC instance
+  * @param  AWDy This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_AWD1
+  *         @arg @ref LL_ADC_AWD2
+  *         @arg @ref LL_ADC_AWD3
+  * @param  AWDThresholdsHighLow This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
+  *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
+  *         @arg @ref LL_ADC_AWD_THRESHOLDS_HIGH_LOW
+  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdsHighLow)
+{
+  /* Set bits with content of parameter "AWDThresholdValue" with bits         */
+  /* position in register and register position depending on parameters       */
+  /* "AWDThresholdsHighLow" and "AWDy".                                       */
+  /* Parameters "AWDy" and "AWDThresholdValue" are used with masks because    */
+  /* containing other bits reserved for other purpose.                        */
+  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1,
+                                                   (((AWDy & ADC_AWD_TRX_REGOFFSET_MASK)) >> (ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS))
+                                                   + ((ADC_AWD_CR3_REGOFFSET & AWDy) >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL)));
+
+  return (uint32_t)(READ_BIT(*preg,
+                             (AWDThresholdsHighLow | ADC_TR1_LT1))
+                    >> (((AWDThresholdsHighLow & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TRX_BIT_HIGH_SHIFT4)
+                        & ~(AWDThresholdsHighLow & ADC_TR1_LT1)));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EF_Configuration_ADC_oversampling Configuration of ADC transversal scope: oversampling
+  * @{
+  */
+
+/**
+  * @brief  Set ADC oversampling scope.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled.
+  * @rmtoll CFGR2    OVSE           LL_ADC_SetOverSamplingScope
+  * @param  ADCx ADC instance
+  * @param  OvsScope This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_OVS_DISABLE
+  *         @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
+{
+  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_OVSE, OvsScope);
+}
+
+/**
+  * @brief  Get ADC oversampling scope.
+  * @rmtoll CFGR2    OVSE           LL_ADC_GetOverSamplingScope
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_OVS_DISABLE
+  *         @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetOverSamplingScope(ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_OVSE));
+}
+
+/**
+  * @brief  Set ADC oversampling discontinuous mode (triggered mode)
+  *         on the selected ADC group.
+  * @note   Number of oversampled conversions are done either in:
+  *         - continuous mode (all conversions of oversampling ratio
+  *           are done from 1 trigger)
+  *         - discontinuous mode (each conversion of oversampling ratio
+  *           needs a trigger)
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled or enabled without conversion on going
+  *         on group regular.
+  * @rmtoll CFGR2    TOVS           LL_ADC_SetOverSamplingDiscont
+  * @param  ADCx ADC instance
+  * @param  OverSamplingDiscont This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_OVS_REG_CONT
+  *         @arg @ref LL_ADC_OVS_REG_DISCONT
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetOverSamplingDiscont(ADC_TypeDef *ADCx, uint32_t OverSamplingDiscont)
+{
+  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_TOVS, OverSamplingDiscont);
+}
+
+/**
+  * @brief  Get ADC oversampling discontinuous mode (triggered mode)
+  *         on the selected ADC group.
+  * @note   Number of oversampled conversions are done either in:
+  *         - continuous mode (all conversions of oversampling ratio
+  *           are done from 1 trigger)
+  *         - discontinuous mode (each conversion of oversampling ratio
+  *           needs a trigger)
+  * @rmtoll CFGR2    TOVS           LL_ADC_GetOverSamplingDiscont
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_OVS_REG_CONT
+  *         @arg @ref LL_ADC_OVS_REG_DISCONT
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetOverSamplingDiscont(ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_TOVS));
+}
+
+/**
+  * @brief  Set ADC oversampling
+  * @note   This function set the 2 items of oversampling configuration:
+  *         - ratio
+  *         - shift
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be disabled.
+  * @rmtoll CFGR2    OVSS           LL_ADC_ConfigOverSamplingRatioShift\n
+  *         CFGR2    OVSR           LL_ADC_ConfigOverSamplingRatioShift
+  * @param  ADCx ADC instance
+  * @param  Ratio This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_OVS_RATIO_2
+  *         @arg @ref LL_ADC_OVS_RATIO_4
+  *         @arg @ref LL_ADC_OVS_RATIO_8
+  *         @arg @ref LL_ADC_OVS_RATIO_16
+  *         @arg @ref LL_ADC_OVS_RATIO_32
+  *         @arg @ref LL_ADC_OVS_RATIO_64
+  *         @arg @ref LL_ADC_OVS_RATIO_128
+  *         @arg @ref LL_ADC_OVS_RATIO_256
+  * @param  Shift This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_OVS_SHIFT_NONE
+  *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_1
+  *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_2
+  *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_3
+  *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_4
+  *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_5
+  *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_6
+  *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_7
+  *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_ConfigOverSamplingRatioShift(ADC_TypeDef *ADCx, uint32_t Ratio, uint32_t Shift)
+{
+  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_OVSS | ADC_CFGR2_OVSR), (Shift | Ratio));
+}
+
+/**
+  * @brief  Get ADC oversampling ratio
+  * @rmtoll CFGR2    OVSR           LL_ADC_GetOverSamplingRatio
+  * @param  ADCx ADC instance
+  * @retval Ratio This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_OVS_RATIO_2
+  *         @arg @ref LL_ADC_OVS_RATIO_4
+  *         @arg @ref LL_ADC_OVS_RATIO_8
+  *         @arg @ref LL_ADC_OVS_RATIO_16
+  *         @arg @ref LL_ADC_OVS_RATIO_32
+  *         @arg @ref LL_ADC_OVS_RATIO_64
+  *         @arg @ref LL_ADC_OVS_RATIO_128
+  *         @arg @ref LL_ADC_OVS_RATIO_256
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetOverSamplingRatio(ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_OVSR));
+}
+
+/**
+  * @brief  Get ADC oversampling shift
+  * @rmtoll CFGR2    OVSS           LL_ADC_GetOverSamplingShift
+  * @param  ADCx ADC instance
+  * @retval Shift This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_OVS_SHIFT_NONE
+  *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_1
+  *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_2
+  *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_3
+  *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_4
+  *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_5
+  *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_6
+  *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_7
+  *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetOverSamplingShift(ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_OVSS));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EF_Operation_ADC_Instance Operation on ADC hierarchical scope: ADC instance
+  * @{
+  */
+
+/**
+  * @brief  Enable ADC instance internal voltage regulator.
+  * @note   On this STM32 series, there are three possibilities to enable
+  *         the voltage regulator:
+  *         - by enabling it manually
+  *           using function @ref LL_ADC_EnableInternalRegulator().
+  *         - by launching a calibration
+  *           using function @ref LL_ADC_StartCalibration().
+  *         - by enabling the ADC
+  *           using function @ref LL_ADC_Enable().
+  * @note   On this STM32 series, after ADC internal voltage regulator enable,
+  *         a delay for ADC internal voltage regulator stabilization
+  *         is required before performing a ADC calibration or ADC enable.
+  *         Refer to device datasheet, parameter "tADCVREG_STUP".
+  *         Refer to literal @ref LL_ADC_DELAY_INTERNAL_REGUL_STAB_US.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be ADC disabled.
+  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
+{
+  /* Note: Write register with some additional bits forced to state reset     */
+  /*       instead of modifying only the selected bit for this function,      */
+  /*       to not interfere with bits with HW property "rs".                  */
+  MODIFY_REG(ADCx->CR,
+             ADC_CR_BITS_PROPERTY_RS,
+             ADC_CR_ADVREGEN);
+}
+
+/**
+  * @brief  Disable ADC internal voltage regulator.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be ADC disabled.
+  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
+{
+  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
+}
+
+/**
+  * @brief  Get the selected ADC instance internal voltage regulator state.
+  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
+  * @param  ADCx ADC instance
+  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable the selected ADC instance.
+  * @note   On this STM32 series, after ADC enable, a delay for
+  *         ADC internal analog stabilization is required before performing a
+  *         ADC conversion start.
+  *         Refer to device datasheet, parameter tSTAB.
+  * @note   On this STM32 series, flag LL_ADC_FLAG_ADRDY is raised when the ADC
+  *         is enabled and when conversion clock is active.
+  *         (not only core clock: this ADC has a dual clock domain)
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be ADC disabled and ADC internal voltage regulator enabled.
+  * @rmtoll CR       ADEN           LL_ADC_Enable
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
+{
+  /* Note: Write register with some additional bits forced to state reset     */
+  /*       instead of modifying only the selected bit for this function,      */
+  /*       to not interfere with bits with HW property "rs".                  */
+  MODIFY_REG(ADCx->CR,
+             ADC_CR_BITS_PROPERTY_RS,
+             ADC_CR_ADEN);
+}
+
+/**
+  * @brief  Disable the selected ADC instance.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be not disabled. Must be enabled without conversion on going
+  *         on group regular.
+  * @rmtoll CR       ADDIS          LL_ADC_Disable
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
+{
+  /* Note: Write register with some additional bits forced to state reset     */
+  /*       instead of modifying only the selected bit for this function,      */
+  /*       to not interfere with bits with HW property "rs".                  */
+  MODIFY_REG(ADCx->CR,
+             ADC_CR_BITS_PROPERTY_RS,
+             ADC_CR_ADDIS);
+}
+
+/**
+  * @brief  Get the selected ADC instance enable state.
+  * @note   On this STM32 series, flag LL_ADC_FLAG_ADRDY is raised when the ADC
+  *         is enabled and when conversion clock is active.
+  *         (not only core clock: this ADC has a dual clock domain)
+  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
+  * @param  ADCx ADC instance
+  * @retval 0: ADC is disabled, 1: ADC is enabled.
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get the selected ADC instance disable state.
+  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
+  * @param  ADCx ADC instance
+  * @retval 0: no ADC disable command on going.
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Start ADC calibration in the mode single-ended
+  *         or differential (for devices with differential mode available).
+  * @note   On this STM32 series, a minimum number of ADC clock cycles
+  *         are required between ADC end of calibration and ADC enable.
+  *         Refer to literal @ref LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES.
+  * @note   In case of usage of ADC with DMA transfer:
+  *         On this STM32 series, ADC DMA transfer request should be disabled
+  *         during calibration:
+  *         Calibration factor is available in data register
+  *         and also transferred by DMA.
+  *         To not insert ADC calibration factor among ADC conversion data
+  *         in array variable, DMA transfer must be disabled during
+  *         calibration.
+  *         (DMA transfer setting backup and disable before calibration,
+  *         DMA transfer setting restore after calibration.
+  *         Refer to functions @ref LL_ADC_REG_GetDMATransfer(),
+  *         @ref LL_ADC_REG_SetDMATransfer() ).
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be ADC disabled.
+  * @rmtoll CR       ADCAL          LL_ADC_StartCalibration
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx)
+{
+  /* Note: Write register with some additional bits forced to state reset     */
+  /*       instead of modifying only the selected bit for this function,      */
+  /*       to not interfere with bits with HW property "rs".                  */
+  MODIFY_REG(ADCx->CR,
+             ADC_CR_BITS_PROPERTY_RS,
+             ADC_CR_ADCAL);
+}
+
+/**
+  * @brief  Get ADC calibration state.
+  * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
+  * @param  ADCx ADC instance
+  * @retval 0: calibration complete, 1: calibration in progress.
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EF_Operation_ADC_Group_Regular Operation on ADC hierarchical scope: group regular
+  * @{
+  */
+
+/**
+  * @brief  Start ADC group regular conversion.
+  * @note   On this STM32 series, this function is relevant for both
+  *         internal trigger (SW start) and external trigger:
+  *         - If ADC trigger has been set to software start, ADC conversion
+  *           starts immediately.
+  *         - If ADC trigger has been set to external trigger, ADC conversion
+  *           will start at next trigger event (on the selected trigger edge)
+  *           following the ADC start conversion command.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be enabled without conversion on going on group regular,
+  *         without conversion stop command on going on group regular,
+  *         without ADC disable command on going.
+  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
+{
+  /* Note: Write register with some additional bits forced to state reset     */
+  /*       instead of modifying only the selected bit for this function,      */
+  /*       to not interfere with bits with HW property "rs".                  */
+  MODIFY_REG(ADCx->CR,
+             ADC_CR_BITS_PROPERTY_RS,
+             ADC_CR_ADSTART);
+}
+
+/**
+  * @brief  Stop ADC group regular conversion.
+  * @note   On this STM32 series, setting of this feature is conditioned to
+  *         ADC state:
+  *         ADC must be enabled with conversion on going on group regular,
+  *         without ADC disable command on going.
+  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
+{
+  /* Note: Write register with some additional bits forced to state reset     */
+  /*       instead of modifying only the selected bit for this function,      */
+  /*       to not interfere with bits with HW property "rs".                  */
+  MODIFY_REG(ADCx->CR,
+             ADC_CR_BITS_PROPERTY_RS,
+             ADC_CR_ADSTP);
+}
+
+/**
+  * @brief  Get ADC group regular conversion state.
+  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
+  * @param  ADCx ADC instance
+  * @retval 0: no conversion is on going on ADC group regular.
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get ADC group regular command of conversion stop state
+  * @rmtoll CR       ADSTP          LL_ADC_REG_IsStopConversionOngoing
+  * @param  ADCx ADC instance
+  * @retval 0: no command of conversion stop is on going on ADC group regular.
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_IsStopConversionOngoing(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get ADC group regular conversion data, range fit for
+  *         all ADC configurations: all ADC resolutions and
+  *         all oversampling increased data width (for devices
+  *         with feature oversampling).
+  * @rmtoll DR       DATA           LL_ADC_REG_ReadConversionData32
+  * @param  ADCx ADC instance
+  * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_ReadConversionData32(ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
+}
+
+/**
+  * @brief  Get ADC group regular conversion data, range fit for
+  *         ADC resolution 12 bits.
+  * @note   For devices with feature oversampling: Oversampling
+  *         can increase data width, function for extended range
+  *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
+  * @rmtoll DR       DATA           LL_ADC_REG_ReadConversionData12
+  * @param  ADCx ADC instance
+  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
+  */
+__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
+{
+  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
+}
+
+/**
+  * @brief  Get ADC group regular conversion data, range fit for
+  *         ADC resolution 10 bits.
+  * @note   For devices with feature oversampling: Oversampling
+  *         can increase data width, function for extended range
+  *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
+  * @rmtoll DR       DATA           LL_ADC_REG_ReadConversionData10
+  * @param  ADCx ADC instance
+  * @retval Value between Min_Data=0x000 and Max_Data=0x3FF
+  */
+__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData10(ADC_TypeDef *ADCx)
+{
+  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
+}
+
+/**
+  * @brief  Get ADC group regular conversion data, range fit for
+  *         ADC resolution 8 bits.
+  * @note   For devices with feature oversampling: Oversampling
+  *         can increase data width, function for extended range
+  *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
+  * @rmtoll DR       DATA           LL_ADC_REG_ReadConversionData8
+  * @param  ADCx ADC instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
+  */
+__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData8(ADC_TypeDef *ADCx)
+{
+  return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
+}
+
+/**
+  * @brief  Get ADC group regular conversion data, range fit for
+  *         ADC resolution 6 bits.
+  * @note   For devices with feature oversampling: Oversampling
+  *         can increase data width, function for extended range
+  *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
+  * @rmtoll DR       DATA           LL_ADC_REG_ReadConversionData6
+  * @param  ADCx ADC instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0x3F
+  */
+__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData6(ADC_TypeDef *ADCx)
+{
+  return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EF_FLAG_Management ADC flag management
+  * @{
+  */
+
+/**
+  * @brief  Get flag ADC ready.
+  * @note   On this STM32 series, flag LL_ADC_FLAG_ADRDY is raised when the ADC
+  *         is enabled and when conversion clock is active.
+  *         (not only core clock: this ADC has a dual clock domain)
+  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get flag ADC channel configuration ready.
+  * @note   On this STM32 series, after modifying sequencer
+  *         it is mandatory to wait for the assertion of CCRDY flag
+  *         using @ref LL_ADC_IsActiveFlag_CCRDY().
+  *         Otherwise, performing some actions (configuration update,
+  *         ADC conversion start, ... ) will be ignored.
+  *         Functions requiring wait for CCRDY flag are:
+  *         @ref LL_ADC_REG_SetSequencerLength()
+  *         @ref LL_ADC_REG_SetSequencerRanks()
+  *         @ref LL_ADC_REG_SetSequencerChannels()
+  *         @ref LL_ADC_REG_SetSequencerChAdd()
+  *         @ref LL_ADC_REG_SetSequencerChRem()
+  *         @ref LL_ADC_REG_SetSequencerScanDirection()
+  *         @ref LL_ADC_REG_SetSequencerConfigurable()
+  * @note   Duration of ADC channel configuration ready: CCRDY handshake
+  *         requires 1APB + 2 ADC + 3 APB cycles after the channel configuration
+  *         has been changed.
+  * @rmtoll ISR      CCRDY          LL_ADC_IsActiveFlag_CCRDY
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_CCRDY(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_CCRDY) == (LL_ADC_FLAG_CCRDY)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get flag ADC group regular end of unitary conversion.
+  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get flag ADC group regular end of sequence conversions.
+  * @rmtoll ISR      EOS            LL_ADC_IsActiveFlag_EOS
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOS(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOS) == (LL_ADC_FLAG_EOS)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get flag ADC group regular overrun.
+  * @rmtoll ISR      OVR            LL_ADC_IsActiveFlag_OVR
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_OVR(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_OVR) == (LL_ADC_FLAG_OVR)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get flag ADC group regular end of sampling phase.
+  * @rmtoll ISR      EOSMP          LL_ADC_IsActiveFlag_EOSMP
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOSMP(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOSMP) == (LL_ADC_FLAG_EOSMP)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get flag ADC analog watchdog 1 flag
+  * @rmtoll ISR      AWD1           LL_ADC_IsActiveFlag_AWD1
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD1(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD1) == (LL_ADC_FLAG_AWD1)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get flag ADC analog watchdog 2.
+  * @rmtoll ISR      AWD2           LL_ADC_IsActiveFlag_AWD2
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD2(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD2) == (LL_ADC_FLAG_AWD2)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get flag ADC analog watchdog 3.
+  * @rmtoll ISR      AWD3           LL_ADC_IsActiveFlag_AWD3
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD3(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD3) == (LL_ADC_FLAG_AWD3)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get flag ADC end of calibration.
+  * @rmtoll ISR      EOCAL          LL_ADC_IsActiveFlag_EOCAL
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOCAL(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOCAL) == (LL_ADC_FLAG_EOCAL)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear flag ADC ready.
+  * @note   On this STM32 series, flag LL_ADC_FLAG_ADRDY is raised when the ADC
+  *         is enabled and when conversion clock is active.
+  *         (not only core clock: this ADC has a dual clock domain)
+  * @rmtoll ISR      ADRDY          LL_ADC_ClearFlag_ADRDY
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_ClearFlag_ADRDY(ADC_TypeDef *ADCx)
+{
+  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_ADRDY);
+}
+
+/**
+  * @brief  Clear flag ADC channel configuration ready.
+  * @rmtoll ISR      CCRDY          LL_ADC_ClearFlag_CCRDY
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE void LL_ADC_ClearFlag_CCRDY(ADC_TypeDef *ADCx)
+{
+  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_CCRDY);
+}
+
+/**
+  * @brief  Clear flag ADC group regular end of unitary conversion.
+  * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
+{
+  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
+}
+
+/**
+  * @brief  Clear flag ADC group regular end of sequence conversions.
+  * @rmtoll ISR      EOS            LL_ADC_ClearFlag_EOS
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)
+{
+  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
+}
+
+/**
+  * @brief  Clear flag ADC group regular overrun.
+  * @rmtoll ISR      OVR            LL_ADC_ClearFlag_OVR
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_ClearFlag_OVR(ADC_TypeDef *ADCx)
+{
+  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_OVR);
+}
+
+/**
+  * @brief  Clear flag ADC group regular end of sampling phase.
+  * @rmtoll ISR      EOSMP          LL_ADC_ClearFlag_EOSMP
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_ClearFlag_EOSMP(ADC_TypeDef *ADCx)
+{
+  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOSMP);
+}
+
+/**
+  * @brief  Clear flag ADC analog watchdog 1.
+  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
+{
+  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
+}
+
+/**
+  * @brief  Clear flag ADC analog watchdog 2.
+  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
+{
+  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
+}
+
+/**
+  * @brief  Clear flag ADC analog watchdog 3.
+  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
+{
+  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
+}
+
+/**
+  * @brief  Clear flag ADC end of calibration.
+  * @rmtoll ISR      EOCAL          LL_ADC_ClearFlag_EOCAL
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_ClearFlag_EOCAL(ADC_TypeDef *ADCx)
+{
+  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOCAL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EF_IT_Management ADC IT management
+  * @{
+  */
+
+/**
+  * @brief  Enable ADC ready.
+  * @rmtoll IER      ADRDYIE        LL_ADC_EnableIT_ADRDY
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_EnableIT_ADRDY(ADC_TypeDef *ADCx)
+{
+  SET_BIT(ADCx->IER, LL_ADC_IT_ADRDY);
+}
+
+/**
+  * @brief  Enable interruption ADC channel configuration ready.
+  * @rmtoll IER      CCRDYIE        LL_ADC_EnableIT_CCRDY
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE void LL_ADC_EnableIT_CCRDY(ADC_TypeDef *ADCx)
+{
+  SET_BIT(ADCx->IER, LL_ADC_FLAG_CCRDY);
+}
+
+/**
+  * @brief  Enable interruption ADC group regular end of unitary conversion.
+  * @rmtoll IER      EOCIE          LL_ADC_EnableIT_EOC
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_EnableIT_EOC(ADC_TypeDef *ADCx)
+{
+  SET_BIT(ADCx->IER, LL_ADC_IT_EOC);
+}
+
+/**
+  * @brief  Enable interruption ADC group regular end of sequence conversions.
+  * @rmtoll IER      EOSIE          LL_ADC_EnableIT_EOS
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_EnableIT_EOS(ADC_TypeDef *ADCx)
+{
+  SET_BIT(ADCx->IER, LL_ADC_IT_EOS);
+}
+
+/**
+  * @brief  Enable ADC group regular interruption overrun.
+  * @rmtoll IER      OVRIE          LL_ADC_EnableIT_OVR
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_EnableIT_OVR(ADC_TypeDef *ADCx)
+{
+  SET_BIT(ADCx->IER, LL_ADC_IT_OVR);
+}
+
+/**
+  * @brief  Enable interruption ADC group regular end of sampling.
+  * @rmtoll IER      EOSMPIE        LL_ADC_EnableIT_EOSMP
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_EnableIT_EOSMP(ADC_TypeDef *ADCx)
+{
+  SET_BIT(ADCx->IER, LL_ADC_IT_EOSMP);
+}
+
+/**
+  * @brief  Enable interruption ADC analog watchdog 1.
+  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
+{
+  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
+}
+
+/**
+  * @brief  Enable interruption ADC analog watchdog 2.
+  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
+{
+  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
+}
+
+/**
+  * @brief  Enable interruption ADC analog watchdog 3.
+  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
+{
+  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
+}
+
+/**
+  * @brief  Enable interruption ADC end of calibration.
+  * @rmtoll IER      EOCALIE        LL_ADC_EnableIT_EOCAL
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_EnableIT_EOCAL(ADC_TypeDef *ADCx)
+{
+  SET_BIT(ADCx->IER, LL_ADC_IT_EOCAL);
+}
+
+/**
+  * @brief  Disable interruption ADC ready.
+  * @rmtoll IER      ADRDYIE        LL_ADC_DisableIT_ADRDY
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_DisableIT_ADRDY(ADC_TypeDef *ADCx)
+{
+  CLEAR_BIT(ADCx->IER, LL_ADC_IT_ADRDY);
+}
+
+/**
+  * @brief  Disable interruption ADC channel configuration ready.
+  * @rmtoll IER      CCRDYIE        LL_ADC_DisableIT_CCRDY
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE void LL_ADC_DisableIT_CCRDY(ADC_TypeDef *ADCx)
+{
+  CLEAR_BIT(ADCx->IER, LL_ADC_FLAG_CCRDY);
+}
+
+/**
+  * @brief  Disable interruption ADC group regular end of unitary conversion.
+  * @rmtoll IER      EOCIE          LL_ADC_DisableIT_EOC
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
+{
+  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
+}
+
+/**
+  * @brief  Disable interruption ADC group regular end of sequence conversions.
+  * @rmtoll IER      EOSIE          LL_ADC_DisableIT_EOS
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)
+{
+  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
+}
+
+/**
+  * @brief  Disable interruption ADC group regular overrun.
+  * @rmtoll IER      OVRIE          LL_ADC_DisableIT_OVR
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_DisableIT_OVR(ADC_TypeDef *ADCx)
+{
+  CLEAR_BIT(ADCx->IER, LL_ADC_IT_OVR);
+}
+
+/**
+  * @brief  Disable interruption ADC group regular end of sampling.
+  * @rmtoll IER      EOSMPIE        LL_ADC_DisableIT_EOSMP
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_DisableIT_EOSMP(ADC_TypeDef *ADCx)
+{
+  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOSMP);
+}
+
+/**
+  * @brief  Disable interruption ADC analog watchdog 1.
+  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
+{
+  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
+}
+
+/**
+  * @brief  Disable interruption ADC analog watchdog 2.
+  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
+{
+  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
+}
+
+/**
+  * @brief  Disable interruption ADC analog watchdog 3.
+  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
+{
+  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
+}
+
+/**
+  * @brief  Disable interruption ADC end of calibration.
+  * @rmtoll IER      EOCALIE        LL_ADC_DisableIT_EOCAL
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_DisableIT_EOCAL(ADC_TypeDef *ADCx)
+{
+  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOCAL);
+}
+
+/**
+  * @brief  Get state of interruption ADC ready
+  *         (0: interrupt disabled, 1: interrupt enabled).
+  * @rmtoll IER      ADRDYIE        LL_ADC_IsEnabledIT_ADRDY
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_ADRDY(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->IER, LL_ADC_IT_ADRDY) == (LL_ADC_IT_ADRDY)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get state of interruption ADC channel configuration ready.
+  * @rmtoll IER      CCRDYIE        LL_ADC_IsEnabledIT_CCRDY
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_CCRDY(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->IER, LL_ADC_FLAG_CCRDY) == (LL_ADC_FLAG_CCRDY)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get state of interruption ADC group regular end of unitary conversion
+  *         (0: interrupt disabled, 1: interrupt enabled).
+  * @rmtoll IER      EOCIE          LL_ADC_IsEnabledIT_EOC
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOC(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->IER, LL_ADC_IT_EOC) == (LL_ADC_IT_EOC)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get state of interruption ADC group regular end of sequence conversions
+  *         (0: interrupt disabled, 1: interrupt enabled).
+  * @rmtoll IER      EOSIE          LL_ADC_IsEnabledIT_EOS
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOS(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->IER, LL_ADC_IT_EOS) == (LL_ADC_IT_EOS)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get state of interruption ADC group regular overrun
+  *         (0: interrupt disabled, 1: interrupt enabled).
+  * @rmtoll IER      OVRIE          LL_ADC_IsEnabledIT_OVR
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_OVR(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->IER, LL_ADC_IT_OVR) == (LL_ADC_IT_OVR)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get state of interruption ADC group regular end of sampling
+  *         (0: interrupt disabled, 1: interrupt enabled).
+  * @rmtoll IER      EOSMPIE        LL_ADC_IsEnabledIT_EOSMP
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOSMP(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->IER, LL_ADC_IT_EOSMP) == (LL_ADC_IT_EOSMP)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get state of interruption ADC analog watchdog 1
+  *         (0: interrupt disabled, 1: interrupt enabled).
+  * @rmtoll IER      AWD1IE         LL_ADC_IsEnabledIT_AWD1
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD1(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->IER, LL_ADC_IT_AWD1) == (LL_ADC_IT_AWD1)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get state of interruption Get ADC analog watchdog 2
+  *         (0: interrupt disabled, 1: interrupt enabled).
+  * @rmtoll IER      AWD2IE         LL_ADC_IsEnabledIT_AWD2
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD2(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->IER, LL_ADC_IT_AWD2) == (LL_ADC_IT_AWD2)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get state of interruption Get ADC analog watchdog 3
+  *         (0: interrupt disabled, 1: interrupt enabled).
+  * @rmtoll IER      AWD3IE         LL_ADC_IsEnabledIT_AWD3
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD3(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->IER, LL_ADC_IT_AWD3) == (LL_ADC_IT_AWD3)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get state of interruption ADC end of calibration
+  *         (0: interrupt disabled, 1: interrupt enabled).
+  * @rmtoll IER      EOCALIE        LL_ADC_IsEnabledIT_EOCAL
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOCAL(ADC_TypeDef *ADCx)
+{
+  return ((READ_BIT(ADCx->IER, LL_ADC_IT_EOCAL) == (LL_ADC_IT_EOCAL)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup ADC_LL_EF_Init Initialization and de-initialization functions
+  * @{
+  */
+
+/* Initialization of some features of ADC common parameters and multimode */
+ErrorStatus LL_ADC_CommonDeInit(ADC_Common_TypeDef *ADCxy_COMMON);
+ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *pADC_CommonInitStruct);
+void        LL_ADC_CommonStructInit(LL_ADC_CommonInitTypeDef *pADC_CommonInitStruct);
+
+/* De-initialization of ADC instance */
+ErrorStatus LL_ADC_DeInit(ADC_TypeDef *ADCx);
+
+/* Initialization of some features of ADC instance */
+ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *pADC_InitStruct);
+void        LL_ADC_StructInit(LL_ADC_InitTypeDef *pADC_InitStruct);
+
+/* Initialization of some features of ADC instance and ADC group regular */
+ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *pADC_RegInitStruct);
+void        LL_ADC_REG_StructInit(LL_ADC_REG_InitTypeDef *pADC_RegInitStruct);
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* ADC1 */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_ADC_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h
new file mode 100644
index 0000000..8d81759
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h
@@ -0,0 +1,1313 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_bus.h
+  * @author  MCD Application Team
+  * @brief   Header file of BUS LL module.
+
+  @verbatim
+                      ##### RCC Limitations #####
+  ==============================================================================
+    [..]
+      A delay between an RCC peripheral clock enable and the effective peripheral
+      enabling should be taken into account in order to manage the peripheral read/write
+      from/to registers.
+      (+) This delay depends on the peripheral mapping.
+        (++) AHB & APB peripherals, 1 dummy read is necessary
+
+    [..]
+      Workarounds:
+      (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
+          inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_BUS_H
+#define STM32G0xx_LL_BUS_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined(RCC)
+
+/** @defgroup BUS_LL BUS
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+
+/* Private constants ---------------------------------------------------------*/
+
+/* Private macros ------------------------------------------------------------*/
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
+  * @{
+  */
+
+/** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
+  * @{
+  */
+#define LL_AHB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
+#define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHBENR_DMA1EN
+#if defined(DMA2)
+#define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHBENR_DMA2EN
+#endif /* DMA2 */
+#define LL_AHB1_GRP1_PERIPH_FLASH          RCC_AHBENR_FLASHEN
+#define LL_AHB1_GRP1_PERIPH_SRAM           RCC_AHBSMENR_SRAMSMEN
+#if defined(CRC)
+#define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHBENR_CRCEN
+#endif /* CRC */
+#if defined(AES)
+#define LL_AHB1_GRP1_PERIPH_CRYP           RCC_AHBENR_AESEN
+#endif /* AES */
+#if defined(RNG)
+#define LL_AHB1_GRP1_PERIPH_RNG            RCC_AHBENR_RNGEN
+#endif /* RNG */
+/**
+  * @}
+  */
+
+
+/** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
+  * @{
+  */
+#define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
+#if defined(TIM2)
+#define LL_APB1_GRP1_PERIPH_TIM2           RCC_APBENR1_TIM2EN
+#endif /* TIM2 */
+#if defined(TIM3)
+#define LL_APB1_GRP1_PERIPH_TIM3           RCC_APBENR1_TIM3EN
+#endif /* TIM3 */
+#if defined(TIM4)
+#define LL_APB1_GRP1_PERIPH_TIM4           RCC_APBENR1_TIM4EN
+#endif /* TIM4 */
+#if defined(TIM6)
+#define LL_APB1_GRP1_PERIPH_TIM6           RCC_APBENR1_TIM6EN
+#endif /* TIM6 */
+#if defined(TIM7)
+#define LL_APB1_GRP1_PERIPH_TIM7           RCC_APBENR1_TIM7EN
+#endif /* TIM7 */
+#if defined(LPUART2)
+#define LL_APB1_GRP1_PERIPH_LPUART2        RCC_APBENR1_LPUART2EN
+#endif /* LPUART2 */
+#if defined(USART5)
+#define LL_APB1_GRP1_PERIPH_USART5         RCC_APBENR1_USART5EN
+#endif /* USART5 */
+#if defined(USART6)
+#define LL_APB1_GRP1_PERIPH_USART6         RCC_APBENR1_USART6EN
+#endif /* USART6 */
+#define LL_APB1_GRP1_PERIPH_RTC            RCC_APBENR1_RTCAPBEN
+#define LL_APB1_GRP1_PERIPH_WWDG           RCC_APBENR1_WWDGEN
+#if defined(FDCAN1) || defined(FDCAN2)
+#define LL_APB1_GRP1_PERIPH_FDCAN          RCC_APBENR1_FDCANEN
+#endif /* FDCAN1 */
+#if defined(USB_DRD_FS)
+#define LL_APB1_GRP1_PERIPH_USB            RCC_APBENR1_USBEN
+#endif /* USB_DRD_FS */
+#define LL_APB1_GRP1_PERIPH_SPI2           RCC_APBENR1_SPI2EN
+#if defined(SPI3)
+#define LL_APB1_GRP1_PERIPH_SPI3           RCC_APBENR1_SPI3EN
+#endif /* SPI3 */
+#if defined(CRS)
+#define LL_APB1_GRP1_PERIPH_CRS            RCC_APBENR1_CRSEN
+#endif /* CRS */
+#define LL_APB1_GRP1_PERIPH_USART2         RCC_APBENR1_USART2EN
+#if defined(USART3)
+#define LL_APB1_GRP1_PERIPH_USART3         RCC_APBENR1_USART3EN
+#endif /* USART3 */
+#if defined(USART4)
+#define LL_APB1_GRP1_PERIPH_USART4         RCC_APBENR1_USART4EN
+#endif /* USART4 */
+#if defined(LPUART1)
+#define LL_APB1_GRP1_PERIPH_LPUART1        RCC_APBENR1_LPUART1EN
+#endif /* LPUART1 */
+#define LL_APB1_GRP1_PERIPH_I2C1           RCC_APBENR1_I2C1EN
+#define LL_APB1_GRP1_PERIPH_I2C2           RCC_APBENR1_I2C2EN
+#if defined(I2C3)
+#define LL_APB1_GRP1_PERIPH_I2C3           RCC_APBENR1_I2C3EN
+#endif /* I2C3 */
+#if defined(CEC)
+#define LL_APB1_GRP1_PERIPH_CEC            RCC_APBENR1_CECEN
+#endif /* CEC */
+#if defined(UCPD1)
+#define LL_APB1_GRP1_PERIPH_UCPD1          RCC_APBENR1_UCPD1EN
+#endif /* UCPD1 */
+#if defined(UCPD2)
+#define LL_APB1_GRP1_PERIPH_UCPD2          RCC_APBENR1_UCPD2EN
+#endif /* UCPD2 */
+#define LL_APB1_GRP1_PERIPH_DBGMCU         RCC_APBENR1_DBGEN
+#define LL_APB1_GRP1_PERIPH_PWR            RCC_APBENR1_PWREN
+#if defined(DAC1)
+#define LL_APB1_GRP1_PERIPH_DAC1           RCC_APBENR1_DAC1EN
+#endif /* DAC1 */
+#if defined(LPTIM2)
+#define LL_APB1_GRP1_PERIPH_LPTIM2         RCC_APBENR1_LPTIM2EN
+#endif /* LPTIM2 */
+#if defined(LPTIM1)
+#define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APBENR1_LPTIM1EN
+#endif /* LPTIM1 */
+/**
+  * @}
+  */
+
+/** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
+  * @{
+  */
+#define LL_APB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
+#define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APBENR2_SYSCFGEN
+#define LL_APB2_GRP1_PERIPH_TIM1           RCC_APBENR2_TIM1EN
+#define LL_APB2_GRP1_PERIPH_SPI1           RCC_APBENR2_SPI1EN
+#define LL_APB2_GRP1_PERIPH_USART1         RCC_APBENR2_USART1EN
+#if defined(TIM14)
+#define LL_APB2_GRP1_PERIPH_TIM14          RCC_APBENR2_TIM14EN
+#endif /* TIM14 */
+#if defined(TIM15)
+#define LL_APB2_GRP1_PERIPH_TIM15          RCC_APBENR2_TIM15EN
+#endif /* TIM15 */
+#if defined(TIM16)
+#define LL_APB2_GRP1_PERIPH_TIM16          RCC_APBENR2_TIM16EN
+#endif /* TIM16 */
+#if defined(TIM17)
+#define LL_APB2_GRP1_PERIPH_TIM17          RCC_APBENR2_TIM17EN
+#endif /* TIM17 */
+#if defined(ADC)
+#define LL_APB2_GRP1_PERIPH_ADC            RCC_APBENR2_ADCEN
+#endif /* ADC */
+/**
+  * @}
+  */
+
+/** @defgroup BUS_LL_EC_IOP_GRP1_PERIPH  IOP GRP1 PERIPH
+  * @{
+  */
+#define LL_IOP_GRP1_PERIPH_ALL             0xFFFFFFFFU
+#define LL_IOP_GRP1_PERIPH_GPIOA           RCC_IOPENR_GPIOAEN
+#define LL_IOP_GRP1_PERIPH_GPIOB           RCC_IOPENR_GPIOBEN
+#define LL_IOP_GRP1_PERIPH_GPIOC           RCC_IOPENR_GPIOCEN
+#define LL_IOP_GRP1_PERIPH_GPIOD           RCC_IOPENR_GPIODEN
+#if defined(GPIOE)
+#define LL_IOP_GRP1_PERIPH_GPIOE           RCC_IOPENR_GPIOEEN
+#endif /* GPIOE */
+#if defined(GPIOF)
+#define LL_IOP_GRP1_PERIPH_GPIOF           RCC_IOPENR_GPIOFEN
+#endif /* GPIOF */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
+  * @{
+  */
+
+/** @defgroup BUS_LL_EF_AHB1 AHB1
+  * @{
+  */
+
+/**
+  * @brief  Enable AHB1 peripherals clock.
+  * @rmtoll AHBENR       DMA1EN        LL_AHB1_GRP1_EnableClock\n
+  *         AHBENR       FLASHEN       LL_AHB1_GRP1_EnableClock\n
+  *         AHBENR       CRCEN         LL_AHB1_GRP1_EnableClock\n
+  *         AHBENR       AESEN         LL_AHB1_GRP1_EnableClock\n
+  *         AHBENR       RNGEN         LL_AHB1_GRP1_EnableClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG  (*)
+  * @note   (*) RNG & CRYP Peripherals available only on STM32G081xx
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
+{
+  __IO uint32_t tmpreg;
+  SET_BIT(RCC->AHBENR, Periphs);
+  /* Delay after an RCC peripheral clock enabling */
+  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
+  (void)tmpreg;
+}
+
+/**
+  * @brief  Check if AHB1 peripheral clock is enabled or not
+  * @rmtoll AHBENR       DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHBENR       FLASHEN       LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHBENR       CRCEN         LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHBENR       AESEN         LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHBENR       RNGEN         LL_AHB1_GRP1_IsEnabledClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG  (*)
+  * @note   (*) RNG & CRYP Peripherals available only on STM32G081xx
+  * @retval State of Periphs (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
+{
+  return ((READ_BIT(RCC->AHBENR, Periphs) == Periphs) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Disable AHB1 peripherals clock.
+  * @rmtoll AHBENR       DMA1EN        LL_AHB1_GRP1_DisableClock\n
+  *         AHBENR       FLASHEN       LL_AHB1_GRP1_DisableClock\n
+  *         AHBENR       CRCEN         LL_AHB1_GRP1_DisableClock\n
+  *         AHBENR       AESEN         LL_AHB1_GRP1_DisableClock\n
+  *         AHBENR       RNGEN         LL_AHB1_GRP1_DisableClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG  (*)
+  * @note   (*) RNG & CRYP Peripherals available only on STM32G081xx
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->AHBENR, Periphs);
+}
+
+/**
+  * @brief  Force AHB1 peripherals reset.
+  * @rmtoll AHBRSTR      DMA1RST       LL_AHB1_GRP1_ForceReset\n
+  *         AHBRSTR      FLASHRST      LL_AHB1_GRP1_ForceReset\n
+  *         AHBRSTR      CRCRST        LL_AHB1_GRP1_ForceReset\n
+  *         AHBRSTR      AESRST        LL_AHB1_GRP1_ForceReset\n
+  *         AHBRSTR      RNGRST        LL_AHB1_GRP1_ForceReset
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG  (*)
+  * @note   (*) RNG & CRYP Peripherals available only on STM32G081xx
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
+{
+  SET_BIT(RCC->AHBRSTR, Periphs);
+}
+
+/**
+  * @brief  Release AHB1 peripherals reset.
+  * @rmtoll AHBRSTR      DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
+  *         AHBRSTR      FLASHRST      LL_AHB1_GRP1_ReleaseReset\n
+  *         AHBRSTR      CRCRST        LL_AHB1_GRP1_ReleaseReset\n
+  *         AHBRSTR      AESRST        LL_AHB1_GRP1_ReleaseReset\n
+  *         AHBRSTR      RNGRST        LL_AHB1_GRP1_ReleaseReset
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG  (*)
+  * @note   (*) RNG & CRYP Peripherals available only on STM32G081xx
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->AHBRSTR, Periphs);
+}
+
+/**
+  * @brief  Enable AHB1 peripheral clocks in Sleep and Stop modes
+  * @rmtoll AHBSMENR     DMA1SMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
+  *         AHBSMENR     FLASHSMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
+  *         AHBSMENR     SRAMSMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
+  *         AHBSMENR     CRCSMEN       LL_AHB1_GRP1_EnableClockStopSleep\n
+  *         AHBSMENR     AESSMEN       LL_AHB1_GRP1_EnableClockStopSleep\n
+  *         AHBSMENR     RNGSMEN       LL_AHB1_GRP1_EnableClockStopSleep
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG  (*)
+  * @note   (*) RNG & CRYP Peripherals available only on STM32G081xx
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB1_GRP1_EnableClockStopSleep(uint32_t Periphs)
+{
+  __IO uint32_t tmpreg;
+  SET_BIT(RCC->AHBSMENR, Periphs);
+  /* Delay after an RCC peripheral clock enabling */
+  tmpreg = READ_BIT(RCC->AHBSMENR, Periphs);
+  (void)tmpreg;
+}
+
+/**
+  * @brief  Disable AHB1 peripheral clocks in Sleep and Stop modes
+  * @rmtoll AHBSMENR     DMA1SMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
+  *         AHBSMENR     FLASHSMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
+  *         AHBSMENR     SRAMSMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
+  *         AHBSMENR     CRCSMEN       LL_AHB1_GRP1_DisableClockStopSleep\n
+  *         AHBSMENR     AESSMEN       LL_AHB1_GRP1_DisableClockStopSleep\n
+  *         AHBSMENR     RNGSMEN       LL_AHB1_GRP1_DisableClockStopSleep
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG  (*)
+  * @note   (*) RNG & CRYP Peripherals available only on STM32G081xx
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB1_GRP1_DisableClockStopSleep(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->AHBSMENR, Periphs);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup BUS_LL_EF_APB1 APB1
+  * @{
+  */
+
+/**
+  * @brief  Enable APB1 peripherals clock.
+  * @rmtoll APBENR1      TIM2EN        LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      TIM3EN        LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      TIM4EN        LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      TIM6EN        LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      TIM7EN        LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      RTCAPBEN      LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      WWDGEN        LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      SPI2EN        LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      SPI3EN        LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      USART2EN      LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      USART3EN      LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      USART4EN      LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      USART5EN      LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      USART6EN      LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      LPUART1EN     LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      LPUART2EN     LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      I2C1EN        LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      I2C2EN        LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      I2C3EN        LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      CECEN         LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      UCPD1EN       LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      UCPD2EN       LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      USBEN         LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      FDCANEN       LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      DBGEN         LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      PWREN         LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      DAC1EN        LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      LPTIM2EN      LL_APB1_GRP1_EnableClock\n
+  *         APBENR1      LPTIM1EN      LL_APB1_GRP1_EnableClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_RTC
+  *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART3  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART4  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART5  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART6  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1 (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART2 (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CEC     (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD1   (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD2   (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USB     (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN   (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_DBGMCU
+  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
+  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM2  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
+  * @note Peripheral marked with (1) are not available all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
+{
+  __IO uint32_t tmpreg;
+  SET_BIT(RCC->APBENR1, Periphs);
+  /* Delay after an RCC peripheral clock enabling */
+  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
+  (void)tmpreg;
+}
+
+/**
+  * @brief  Check if APB1 peripheral clock is enabled or not
+  * @rmtoll APBENR1      TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      TIM3EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      TIM4EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      TIM6EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      TIM7EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      RTCAPBEN      LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      SPI3EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      USART2EN      LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      USART3EN      LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      USART4EN      LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      USART5EN      LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      USART6EN      LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      LPUART1EN     LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      LPUART2EN     LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      I2C3EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      CECEN         LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      UCPD1EN       LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      UCPD2EN       LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      USBEN         LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      FDCANEN       LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      DBGEN         LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      PWREN         LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      DAC1EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      LPTIM2EN      LL_APB1_GRP1_IsEnabledClock\n
+  *         APBENR1      LPTIM1EN      LL_APB1_GRP1_IsEnabledClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_RTC
+  *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART3  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART4  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART5  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART6  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1 (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART2 (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CEC     (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD1   (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD2   (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USB     (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN   (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_DBGMCU
+  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
+  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM2  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
+  * @note Peripheral marked with (1) are not available all devices
+  * @retval State of Periphs (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
+{
+  return ((READ_BIT(RCC->APBENR1, Periphs) == (Periphs)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Disable APB1 peripherals clock.
+  * @rmtoll APBENR1      TIM2EN        LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      TIM3EN        LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      TIM4EN        LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      TIM6EN        LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      TIM7EN        LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      RTCAPBEN      LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      WWDGEN        LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      SPI2EN        LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      SPI3EN        LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      USART2EN      LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      USART3EN      LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      USART4EN      LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      USART5EN      LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      USART6EN      LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      LPUART1EN     LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      LPUART2EN     LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      I2C1EN        LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      I2C2EN        LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      I2C3EN        LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      CECEN         LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      UCPD1EN       LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      UCPD2EN       LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      USBEN         LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      FDCANEN       LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      DBGEN         LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      PWREN         LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      DAC1EN        LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      LPTIM2EN      LL_APB1_GRP1_DisableClock\n
+  *         APBENR1      LPTIM1EN      LL_APB1_GRP1_DisableClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_RTC
+  *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART3  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART4  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART5  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART6  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1 (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART2 (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CEC     (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD1   (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD2   (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USB     (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN   (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_DBGMCU
+  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
+  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM2  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
+  * @note Peripheral marked with (1) are not available all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->APBENR1, Periphs);
+}
+
+/**
+  * @brief  Force APB1 peripherals reset.
+  * @rmtoll APBRSTR1     TIM2RST       LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     TIM3RST       LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     TIM4RST       LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     TIM6RST       LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     TIM7RST       LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     RTCRST        LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     WWDGRST       LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     SPI2RST       LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     SPI3RST       LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     USART2RST     LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     USART3RST     LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     USART4RST     LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     USART5RST     LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     USART6RST     LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     LPUART1RST    LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     LPUART2RST    LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     I2C1RST       LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     I2C2RST       LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     I2C3RST       LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     CECRST        LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     UCPD1RST      LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     UCPD2RST      LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     USBRST        LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     FDCANRST      LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     DBGRST        LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     PWRRST        LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     DAC1RST       LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     LPTIM2RST     LL_APB1_GRP1_ForceReset\n
+  *         APBRSTR1     LPTIM1RST     LL_APB1_GRP1_ForceReset
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_RTC
+  *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART3  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART4  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART5  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART6  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1 (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART2 (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CEC     (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD1   (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD2   (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USB     (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN   (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_DBGMCU
+  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
+  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM2  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
+  * @note Peripheral marked with (1) are not available all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
+{
+  SET_BIT(RCC->APBRSTR1, Periphs);
+}
+
+/**
+  * @brief  Release APB1 peripherals reset.
+  * @rmtoll APBRSTR1     TIM2RST       LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     TIM4RST       LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     TIM6RST       LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     TIM7RST       LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     RTCRST        LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     WWDGRST       LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     SPI2RST       LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     SPI3RST       LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     USART2RST     LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     USART3RST     LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     USART4RST     LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     USART5RST     LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     USART6RST     LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     LPUART1RST    LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     LPUART2RST    LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     I2C1RST       LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     I2C2RST       LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     I2C3RST       LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     CECRST        LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     UCPD1RST      LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     UCPD2RST      LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     USBRST        LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     FDCANRST      LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     DBGRST        LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     PWRRST        LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     DAC1RST       LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     LPTIM2RST     LL_APB1_GRP1_ReleaseReset\n
+  *         APBRSTR1     LPTIM1RST     LL_APB1_GRP1_ReleaseReset
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_RTC
+  *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART3  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART4  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART5  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART6  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1 (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART2 (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CEC     (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD1   (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD2   (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USB     (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN   (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_DBGMCU
+  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
+  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM2  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
+  * @note Peripheral marked with (1) are not available all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->APBRSTR1, Periphs);
+}
+
+/**
+  * @brief  Enable APB1 peripheral clocks in Sleep and Stop modes
+  * @rmtoll APBSMENR1    TIM2SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    TIM3SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    TIM4SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    TIM6SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    TIM7SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    RTCAPBSMEN    LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    WWDGSMEN      LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    SPI2SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    SPI3SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    USART2SMEN    LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    USART3SMEN    LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    USART4SMEN    LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    USART5SMEN    LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    USART6SMEN    LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    LPUART1SMEN   LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    LPUART2SMEN   LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    I2C1SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    I2C2SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    I2C3SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    CECSMEN       LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    UCPD1SMEN     LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    UCPD2SMEN     LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    USBSMEN       LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    FDCANSMEN     LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    DBGSMEN       LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    PWRSMEN       LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    DAC1SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    LPTIM2SMEN    LL_APB1_GRP1_EnableClockStopSleep\n
+  *         APBSMENR1    LPTIM1SMEN    LL_APB1_GRP1_EnableClockStopSleep
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_RTC
+  *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART3  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART4  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART5  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART6  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1 (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART2 (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CEC     (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD1   (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD2   (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USB     (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN   (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_DBGMCU
+  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
+  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM2  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
+  * @note Peripheral marked with (1) are not available all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB1_GRP1_EnableClockStopSleep(uint32_t Periphs)
+{
+  __IO uint32_t tmpreg;
+  SET_BIT(RCC->APBSMENR1, Periphs);
+  /* Delay after an RCC peripheral clock enabling */
+  tmpreg = READ_BIT(RCC->APBSMENR1, Periphs);
+  (void)tmpreg;
+}
+
+/**
+  * @brief  Disable APB1 peripheral clocks in Sleep and Stop modes
+  * @rmtoll APBSMENR1    TIM2SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    TIM3SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    TIM'SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    TIM6SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    TIM7SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    RTCAPBSMEN    LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    WWDGSMEN      LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    SPI2SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    SPI3SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    USART2SMEN    LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    USART3SMEN    LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    USART4SMEN    LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    USART5SMEN    LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    USART6SMEN    LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    LPUART1SMEN   LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    LPUART2SMEN   LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    I2C1SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    I2C2SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    I2C3SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    CECSMEN       LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    UCPD1SMEN     LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    UCPD2SMEN     LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    USBSMEN       LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    FSCANSMEN     LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    DBGSMEN       LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    PWRSMEN       LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    DAC1SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    LPTIM2SMEN    LL_APB1_GRP1_DisableClockStopSleep\n
+  *         APBSMENR1    LPTIM1SMEN    LL_APB1_GRP1_DisableClockStopSleep
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_RTC
+  *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART3  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART4  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART5  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART6  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1 (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART2 (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CEC     (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD1   (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD2   (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USB     (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN   (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_DBGMCU
+  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
+  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1    (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM2  (1)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
+  * @note Peripheral marked with (1) are not available all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB1_GRP1_DisableClockStopSleep(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->APBSMENR1, Periphs);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup BUS_LL_EF_APB2 APB2
+  * @{
+  */
+
+/**
+  * @brief  Enable APB2 peripherals clock.
+  * @rmtoll APBENR2      SYSCFGEN      LL_APB2_GRP1_EnableClock\n
+  *         APBENR2      TIM1EN        LL_APB2_GRP1_EnableClock\n
+  *         APBENR2      SPI1EN        LL_APB2_GRP1_EnableClock\n
+  *         APBENR2      USART1EN      LL_APB2_GRP1_EnableClock\n
+  *         APBENR2      TIM14EN       LL_APB2_GRP1_EnableClock\n
+  *         APBENR2      TIM15EN       LL_APB2_GRP1_EnableClock\n
+  *         APBENR2      TIM16EN       LL_APB2_GRP1_EnableClock\n
+  *         APBENR2      TIM17EN       LL_APB2_GRP1_EnableClock\n
+  *         APBENR2      ADCEN         LL_APB2_GRP1_EnableClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM14
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
+  * @note (*) peripheral not available on all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
+{
+  __IO uint32_t tmpreg;
+  SET_BIT(RCC->APBENR2, Periphs);
+  /* Delay after an RCC peripheral clock enabling */
+  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
+  (void)tmpreg;
+}
+
+/**
+  * @brief  Check if APB2 peripheral clock is enabled or not
+  * @rmtoll APBENR2      SYSCFGEN      LL_APB2_GRP1_IsEnabledClock\n
+  *         APBENR2      TIM1EN        LL_APB2_GRP1_IsEnabledClock\n
+  *         APBENR2      SPI1EN        LL_APB2_GRP1_IsEnabledClock\n
+  *         APBENR2      USART1EN      LL_APB2_GRP1_IsEnabledClock\n
+  *         APBENR2      TIM14EN       LL_APB2_GRP1_IsEnabledClock\n
+  *         APBENR2      TIM15EN       LL_APB2_GRP1_IsEnabledClock\n
+  *         APBENR2      TIM16EN       LL_APB2_GRP1_IsEnabledClock\n
+  *         APBENR2      TIM17EN       LL_APB2_GRP1_IsEnabledClock\n
+  *         APBENR2      ADCEN         LL_APB2_GRP1_IsEnabledClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM14
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
+  * @note (*) peripheral not available on all devices
+  * @retval State of Periphs (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClock(uint32_t Periphs)
+{
+  return ((READ_BIT(RCC->APBENR2, Periphs) == (Periphs)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Disable APB2 peripherals clock.
+  * @rmtoll APBENR2      SYSCFGEN      LL_APB2_GRP1_DisableClock\n
+  *         APBENR2      TIM1EN        LL_APB2_GRP1_DisableClock\n
+  *         APBENR2      SPI1EN        LL_APB2_GRP1_DisableClock\n
+  *         APBENR2      USART1EN      LL_APB2_GRP1_DisableClock\n
+  *         APBENR2      TIM14EN       LL_APB2_GRP1_DisableClock\n
+  *         APBENR2      TIM15EN       LL_APB2_GRP1_DisableClock\n
+  *         APBENR2      TIM16EN       LL_APB2_GRP1_DisableClock\n
+  *         APBENR2      TIM17EN       LL_APB2_GRP1_DisableClock\n
+  *         APBENR2      ADCEN         LL_APB2_GRP1_DisableClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM14
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
+  * @note (*) peripheral not available on all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->APBENR2, Periphs);
+}
+
+/**
+  * @brief  Force APB2 peripherals reset.
+  * @rmtoll APBRSTR2     SYSCFGRST     LL_APB2_GRP1_ForceReset\n
+  *         APBRSTR2     TIM1RST       LL_APB2_GRP1_ForceReset\n
+  *         APBRSTR2     SPI1RST       LL_APB2_GRP1_ForceReset\n
+  *         APBRSTR2     USART1RST     LL_APB2_GRP1_ForceReset\n
+  *         APBRSTR2     TIM14RST      LL_APB2_GRP1_ForceReset\n
+  *         APBRSTR2     TIM15RST      LL_APB2_GRP1_ForceReset\n
+  *         APBRSTR2     TIM16RST      LL_APB2_GRP1_ForceReset\n
+  *         APBRSTR2     TIM17RST      LL_APB2_GRP1_ForceReset\n
+  *         APBRSTR2     ADCRST        LL_APB2_GRP1_ForceReset
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ALL
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM14
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
+  * @note (*) peripheral not available on all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)
+{
+  SET_BIT(RCC->APBRSTR2, Periphs);
+}
+
+/**
+  * @brief  Release APB2 peripherals reset.
+  * @rmtoll APBRSTR2     SYSCFGRST     LL_APB2_GRP1_ReleaseReset\n
+  *         APBRSTR2     TIM1RST       LL_APB2_GRP1_ReleaseReset\n
+  *         APBRSTR2     SPI1RST       LL_APB2_GRP1_ReleaseReset\n
+  *         APBRSTR2     USART1RST     LL_APB2_GRP1_ReleaseReset\n
+  *         APBRSTR2     TIM14RST      LL_APB2_GRP1_ReleaseReset\n
+  *         APBRSTR2     TIM15RST      LL_APB2_GRP1_ReleaseReset\n
+  *         APBRSTR2     TIM16RST      LL_APB2_GRP1_ReleaseReset\n
+  *         APBRSTR2     TIM17RST      LL_APB2_GRP1_ReleaseReset\n
+  *         APBRSTR2     ADCRST        LL_APB2_GRP1_ReleaseReset
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ALL
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM14
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
+  * @note (*) peripheral not available on all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->APBRSTR2, Periphs);
+}
+
+/**
+  * @brief  Enable APB2 peripheral clocks in Sleep and Stop modes
+  * @rmtoll APBSMENR2    SYSCFGSMEN    LL_APB2_GRP1_EnableClockStopSleep\n
+  *         APBSMENR2    TIM1SMEN      LL_APB2_GRP1_EnableClockStopSleep\n
+  *         APBSMENR2    SPI1SMEN      LL_APB2_GRP1_EnableClockStopSleep\n
+  *         APBSMENR2    USART1SMEN    LL_APB2_GRP1_EnableClockStopSleep\n
+  *         APBSMENR2    TIM14SMEN     LL_APB2_GRP1_EnableClockStopSleep\n
+  *         APBSMENR2    TIM15SMEN     LL_APB2_GRP1_EnableClockStopSleep\n
+  *         APBSMENR2    TIM16SMEN     LL_APB2_GRP1_EnableClockStopSleep\n
+  *         APBSMENR2    TIM17SMEN     LL_APB2_GRP1_EnableClockStopSleep\n
+  *         APBSMENR2    ADCSMEN       LL_APB2_GRP1_EnableClockStopSleep
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM14
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
+  * @note (*) peripheral not available on all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB2_GRP1_EnableClockStopSleep(uint32_t Periphs)
+{
+  __IO uint32_t tmpreg;
+  SET_BIT(RCC->APBSMENR2, Periphs);
+  /* Delay after an RCC peripheral clock enabling */
+  tmpreg = READ_BIT(RCC->APBSMENR2, Periphs);
+  (void)tmpreg;
+}
+
+/**
+  * @brief  Disable APB2 peripheral clocks in Sleep and Stop modes
+  * @rmtoll APBSMENR2    SYSCFGSMEN    LL_APB2_GRP1_DisableClockStopSleep\n
+  *         APBSMENR2    TIM1SMEN      LL_APB2_GRP1_DisableClockStopSleep\n
+  *         APBSMENR2    SPI1SMEN      LL_APB2_GRP1_DisableClockStopSleep\n
+  *         APBSMENR2    USART1SMEN    LL_APB2_GRP1_DisableClockStopSleep\n
+  *         APBSMENR2    TIM14SMEN     LL_APB2_GRP1_DisableClockStopSleep\n
+  *         APBSMENR2    TIM15SMEN     LL_APB2_GRP1_DisableClockStopSleep\n
+  *         APBSMENR2    TIM16SMEN     LL_APB2_GRP1_DisableClockStopSleep\n
+  *         APBSMENR2    TIM17SMEN     LL_APB2_GRP1_DisableClockStopSleep\n
+  *         APBSMENR2    ADCSMEN       LL_APB2_GRP1_DisableClockStopSleep
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM14
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
+  * @note (*) peripheral not available on all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB2_GRP1_DisableClockStopSleep(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->APBSMENR2, Periphs);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup BUS_LL_EF_IOP IOP
+  * @{
+  */
+
+/**
+  * @brief  Enable IOP peripherals clock.
+  * @rmtoll IOPENR       GPIOAEN       LL_IOP_GRP1_EnableClock\n
+  *         IOPENR       GPIOBEN       LL_IOP_GRP1_EnableClock\n
+  *         IOPENR       GPIOCEN       LL_IOP_GRP1_EnableClock\n
+  *         IOPENR       GPIODEN       LL_IOP_GRP1_EnableClock\n
+  *         IOPENR       GPIOEEN       LL_IOP_GRP1_EnableClock\n
+  *         IOPENR       GPIOFEN       LL_IOP_GRP1_EnableClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOA
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOB
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOC
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOD
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
+  * @retval None
+  */
+__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
+{
+  __IO uint32_t tmpreg;
+  SET_BIT(RCC->IOPENR, Periphs);
+  /* Delay after an RCC peripheral clock enabling */
+  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
+  (void)tmpreg;
+}
+
+/**
+  * @brief  Check if IOP peripheral clock is enabled or not
+  * @rmtoll IOPENR       GPIOAEN       LL_IOP_GRP1_IsEnabledClock\n
+  *         IOPENR       GPIOBEN       LL_IOP_GRP1_IsEnabledClock\n
+  *         IOPENR       GPIOCEN       LL_IOP_GRP1_IsEnabledClock\n
+  *         IOPENR       GPIODEN       LL_IOP_GRP1_IsEnabledClock\n
+  *         IOPENR       GPIOEEN       LL_IOP_GRP1_IsEnabledClock\n
+  *         IOPENR       GPIOFEN       LL_IOP_GRP1_IsEnabledClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOA
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOB
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOC
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOD
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
+  * @retval State of Periphs (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_IOP_GRP1_IsEnabledClock(uint32_t Periphs)
+{
+  return ((READ_BIT(RCC->IOPENR, Periphs) == Periphs) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Disable IOP peripherals clock.
+  * @rmtoll IOPENR       GPIOAEN       LL_IOP_GRP1_DisableClock\n
+  *         IOPENR       GPIOBEN       LL_IOP_GRP1_DisableClock\n
+  *         IOPENR       GPIOCEN       LL_IOP_GRP1_DisableClock\n
+  *         IOPENR       GPIODEN       LL_IOP_GRP1_DisableClock\n
+  *         IOPENR       GPIOEEN       LL_IOP_GRP1_DisableClock\n
+  *         IOPENR       GPIOFEN       LL_IOP_GRP1_DisableClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOA
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOB
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOC
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOD
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
+  * @retval None
+  */
+__STATIC_INLINE void LL_IOP_GRP1_DisableClock(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->IOPENR, Periphs);
+}
+
+/**
+  * @brief  Disable IOP peripherals clock.
+  * @rmtoll IOPRSTR      GPIOARST      LL_IOP_GRP1_ForceReset\n
+  *         IOPRSTR      GPIOBRST      LL_IOP_GRP1_ForceReset\n
+  *         IOPRSTR      GPIOCRST      LL_IOP_GRP1_ForceReset\n
+  *         IOPRSTR      GPIODRST      LL_IOP_GRP1_ForceReset\n
+  *         IOPRSTR      GPIOERST      LL_IOP_GRP1_ForceReset\n
+  *         IOPRSTR      GPIOFRST      LL_IOP_GRP1_ForceReset
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_IOP_GRP1_PERIPH_ALL
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOA
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOB
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOC
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOD
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
+  * @retval None
+  */
+__STATIC_INLINE void LL_IOP_GRP1_ForceReset(uint32_t Periphs)
+{
+  SET_BIT(RCC->IOPRSTR, Periphs);
+}
+
+/**
+  * @brief  Release IOP peripherals reset.
+  * @rmtoll IOPRSTR      GPIOARST      LL_IOP_GRP1_ReleaseReset\n
+  *         IOPRSTR      GPIOBRST      LL_IOP_GRP1_ReleaseReset\n
+  *         IOPRSTR      GPIOCRST      LL_IOP_GRP1_ReleaseReset\n
+  *         IOPRSTR      GPIODRST      LL_IOP_GRP1_ReleaseReset\n
+  *         IOPRSTR      GPIOERST      LL_IOP_GRP1_ReleaseReset\n
+  *         IOPRSTR      GPIOFRST      LL_IOP_GRP1_ReleaseReset
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_IOP_GRP1_PERIPH_ALL
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOA
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOB
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOC
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOD
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
+  * @retval None
+  */
+__STATIC_INLINE void LL_IOP_GRP1_ReleaseReset(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->IOPRSTR, Periphs);
+}
+
+/**
+  * @brief  Enable IOP peripheral clocks in Sleep and Stop modes
+  * @rmtoll IOPSMENR     GPIOASMEN     LL_IOP_GRP1_EnableClockStopSleep\n
+  *         IOPSMENR     GPIOBSMEN     LL_IOP_GRP1_EnableClockStopSleep\n
+  *         IOPSMENR     GPIOCSMEN     LL_IOP_GRP1_EnableClockStopSleep\n
+  *         IOPSMENR     GPIODSMEN     LL_IOP_GRP1_EnableClockStopSleep\n
+  *         IOPSMENR     GPIOESMEN     LL_IOP_GRP1_EnableClockStopSleep\n
+  *         IOPSMENR     GPIOFSMEN     LL_IOP_GRP1_EnableClockStopSleep
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOA
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOB
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOC
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOD
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
+  * @retval None
+  */
+__STATIC_INLINE void LL_IOP_GRP1_EnableClockStopSleep(uint32_t Periphs)
+{
+  __IO uint32_t tmpreg;
+  SET_BIT(RCC->IOPSMENR, Periphs);
+  /* Delay after an RCC peripheral clock enabling */
+  tmpreg = READ_BIT(RCC->IOPSMENR, Periphs);
+  (void)tmpreg;
+}
+
+/**
+  * @brief  Disable IOP peripheral clocks in Sleep and Stop modes
+  * @rmtoll IOPSMENR     GPIOASMEN     LL_IOP_GRP1_DisableClockStopSleep\n
+  *         IOPSMENR     GPIOBSMEN     LL_IOP_GRP1_DisableClockStopSleep\n
+  *         IOPSMENR     GPIOCSMEN     LL_IOP_GRP1_DisableClockStopSleep\n
+  *         IOPSMENR     GPIODSMEN     LL_IOP_GRP1_DisableClockStopSleep\n
+  *         IOPSMENR     GPIOESMEN     LL_IOP_GRP1_DisableClockStopSleep\n
+  *         IOPSMENR     GPIOFSMEN     LL_IOP_GRP1_DisableClockStopSleep
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOA
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOB
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOC
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOD
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
+  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
+  * @retval None
+  */
+__STATIC_INLINE void LL_IOP_GRP1_DisableClockStopSleep(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->IOPSMENR, Periphs);
+}
+
+/**
+  * @}
+  */
+
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* RCC */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_BUS_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_comp.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_comp.h
new file mode 100644
index 0000000..cd02750
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_comp.h
@@ -0,0 +1,971 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_comp.h
+  * @author  MCD Application Team
+  * @brief   Header file of COMP LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_COMP_H
+#define STM32G0xx_LL_COMP_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (COMP1) || defined (COMP2)
+
+/** @defgroup COMP_LL COMP
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup COMP_LL_Private_Constants COMP Private Constants
+  * @{
+  */
+
+/* Internal mask for pair of comparators instances window mode:               */
+/* To select into literals LL_COMP_WINDOWMODE_COMPx_INPUT_PLUS_COMMON         */
+/* the relevant bits for:                                                     */
+/* (concatenation of multiple bits used in different registers)               */
+/* - Comparator instance selected as master for window mode : register offset */
+/* - Window mode enable or disable: bit value */
+#define LL_COMP_WINDOWMODE_COMP_ODD_REGOFFSET_MASK  (0x00000000UL) /* Register of COMP instance odd (COMP1_CSR, ...) defined as reference register */
+#define LL_COMP_WINDOWMODE_COMP_EVEN_REGOFFSET_MASK (0x00000001UL) /* Register of COMP instance even (COMP2_CSR, ...) offset vs register of COMP instance odd */
+#define LL_COMP_WINDOWMODE_COMPX_REGOFFSET_MASK     (LL_COMP_WINDOWMODE_COMP_ODD_REGOFFSET_MASK | LL_COMP_WINDOWMODE_COMP_EVEN_REGOFFSET_MASK)
+#define LL_COMP_WINDOWMODE_COMPX_SETTING_MASK       (COMP_CSR_WINMODE)
+#define LL_COMP_WINDOWOUTPUT_COMPX_SETTING_MASK     (COMP_CSR_WINOUT)
+#define LL_COMP_WINDOWOUTPUT_BOTH_SETTING_MASK      (COMP_CSR_WINOUT << 1UL)
+#define LL_COMP_WINDOWOUTPUT_BOTH_POS_VS_WINDOW     (1UL)
+
+/* COMP registers bits positions */
+#define LL_COMP_WINDOWMODE_BITOFFSET_POS   (11UL) /* Value equivalent to POSITION_VAL(COMP_CSR_WINMODE) */
+#define LL_COMP_OUTPUT_LEVEL_BITOFFSET_POS (30UL) /* Value equivalent to POSITION_VAL(COMP_CSR_VALUE) */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup COMP_LL_Private_Macros COMP Private Macros
+  * @{
+  */
+
+/**
+  * @brief  Driver macro reserved for internal use: set a pointer to
+  *         a register from a register basis from which an offset
+  *         is applied.
+  * @param  __REG__ Register basis from which the offset is applied.
+  * @param  __REG_OFFFSET__ Offset to be applied (unit: number of registers).
+  * @retval Pointer to register address
+  */
+#define __COMP_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                        \
+  ((__IO uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2UL))))
+
+/**
+  * @}
+  */
+
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup COMP_LL_ES_INIT COMP Exported Init structure
+  * @{
+  */
+
+/**
+  * @brief  Structure definition of some features of COMP instance.
+  */
+typedef struct
+{
+  uint32_t PowerMode;                   /*!< Set comparator operating mode to adjust power and speed.
+                                             This parameter can be a value of @ref COMP_LL_EC_POWERMODE
+
+                                             This feature can be modified afterwards using unitary function @ref LL_COMP_SetPowerMode(). */
+
+  uint32_t InputPlus;                   /*!< Set comparator input plus (non-inverting input).
+                                             This parameter can be a value of @ref COMP_LL_EC_INPUT_PLUS
+
+                                             This feature can be modified afterwards using unitary function @ref LL_COMP_SetInputPlus(). */
+
+  uint32_t InputMinus;                  /*!< Set comparator input minus (inverting input).
+                                             This parameter can be a value of @ref COMP_LL_EC_INPUT_MINUS
+
+                                             This feature can be modified afterwards using unitary function @ref LL_COMP_SetInputMinus(). */
+
+  uint32_t InputHysteresis;             /*!< Set comparator hysteresis mode of the input minus.
+                                             This parameter can be a value of @ref COMP_LL_EC_INPUT_HYSTERESIS
+
+                                             This feature can be modified afterwards using unitary function @ref LL_COMP_SetInputHysteresis(). */
+
+  uint32_t OutputPolarity;              /*!< Set comparator output polarity.
+                                             This parameter can be a value of @ref COMP_LL_EC_OUTPUT_POLARITY
+
+                                             This feature can be modified afterwards using unitary function @ref LL_COMP_SetOutputPolarity(). */
+
+  uint32_t OutputBlankingSource;        /*!< Set comparator blanking source.
+                                             This parameter can be a value of @ref COMP_LL_EC_OUTPUT_BLANKING_SOURCE
+
+                                             This feature can be modified afterwards using unitary function @ref LL_COMP_SetOutputBlankingSource(). */
+
+} LL_COMP_InitTypeDef;
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup COMP_LL_Exported_Constants COMP Exported Constants
+  * @{
+  */
+
+/** @defgroup COMP_LL_EC_COMMON_WINDOWMODE Comparator common modes - Window mode
+  * @{
+  */
+#define LL_COMP_WINDOWMODE_DISABLE                 (0x00000000UL)                                                   /*!< Window mode disable: Comparators 1 and 2 are independent */
+#define LL_COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON (COMP_CSR_WINMODE | LL_COMP_WINDOWMODE_COMP_EVEN_REGOFFSET_MASK) /*!< Window mode enable: Comparators instances pair COMP1 and COMP2 have their input plus connected together. The common input is COMP1 input plus (COMP2 input plus is no more accessible). */
+#define LL_COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON (COMP_CSR_WINMODE | LL_COMP_WINDOWMODE_COMP_ODD_REGOFFSET_MASK)  /*!< Window mode enable: if used from COMP1 or COMP2 instance, comparators instances pair COMP1 and COMP2 have their input plus connected together, the common input is COMP2 input plus (COMP1 input plus is no more accessible). If used from COMP3 instance (when available), comparators instances pair COMP2 and COMP3 have their input plus connected together, the common input is COMP2 input plus (COMP3 input plus is no more accessible). */
+/**
+  * @}
+  */
+
+/** @defgroup COMP_LL_EC_COMMON_WINDOWOUTPUT Comparator common modes - Window output
+  * @{
+  */
+#define LL_COMP_WINDOWOUTPUT_EACH_COMP               (0x00000000UL)                                                  /*!< Window output default mode: Comparators output are indicating each their own state. To know window mode state: each comparator output must be read, if "((COMPx exclusive or COMPy) == 1)" then monitored signal is within comparators window. The same way, if both comparators output are high, then monitored signal is below window. */
+#define LL_COMP_WINDOWOUTPUT_COMP1                   (COMP_CSR_WINOUT | LL_COMP_WINDOWMODE_COMP_ODD_REGOFFSET_MASK)  /*!< Window output synthetized on COMP1 output: COMP1 output is no more indicating its own state, but global window mode state (logical high means monitored signal is within comparators window). */
+#define LL_COMP_WINDOWOUTPUT_COMP2                   (COMP_CSR_WINOUT | LL_COMP_WINDOWMODE_COMP_EVEN_REGOFFSET_MASK) /*!< Window output synthetized on COMP2 output: COMP2 output is no more indicating its own state, but global window mode state (logical high means monitored signal is within comparators window). */
+#if defined(COMP3)
+#define LL_COMP_WINDOWOUTPUT_COMP3                   (COMP_CSR_WINOUT | LL_COMP_WINDOWMODE_COMP_ODD_REGOFFSET_MASK)  /*!< Window output synthetized on COMP3 output: COMP3 output is no more indicating its own state, but global window mode state (logical high means monitored signal is within comparators window). Available only on devices featuring COMP3 instance. */
+#endif /* COMP3 */
+#define LL_COMP_WINDOWOUTPUT_BOTH                    (COMP_CSR_WINOUT | LL_COMP_WINDOWMODE_COMP_EVEN_REGOFFSET_MASK | LL_COMP_WINDOWOUTPUT_BOTH_SETTING_MASK)      /*!< Window output synthetized on both comparators output of pair of comparator selected (COMP1 and COMP2, or COMP2 and COMP3 for devices featuring COMP3 instance): both comparators outputs are no more indicating their own state, but global window mode state (logical high means monitored signal is within comparators window). This is a specific configuration (technically possible but not relevant from application point of view: 2 comparators output used for the same signal level), standard configuration for window mode is one of the settings above. */
+/**
+  * @}
+  */
+
+/** @defgroup COMP_LL_EC_POWERMODE Comparator modes - Power mode
+  * @{
+  */
+#define LL_COMP_POWERMODE_HIGHSPEED     (0x00000000UL)                            /*!< COMP power mode to high speed */
+#define LL_COMP_POWERMODE_MEDIUMSPEED   (COMP_CSR_PWRMODE_0)                      /*!< COMP power mode to medium speed */
+/**
+  * @}
+  */
+
+/** @defgroup COMP_LL_EC_INPUT_PLUS Comparator inputs - Input plus (input non-inverting) selection
+  * @{
+  */
+#define LL_COMP_INPUT_PLUS_IO1          (0x00000000UL)                          /*!< Comparator input plus connected to IO1 (pin PC5 for COMP1, pin PB4 for COMP2, pin PB0 for COMP3 (for devices featuring COMP3 instance)) */
+#define LL_COMP_INPUT_PLUS_IO2          (COMP_CSR_INPSEL_0)                     /*!< Comparator input plus connected to IO2 (pin PB2 for COMP1, pin PB6 for COMP2, pin PC1 for COMP3 (for devices featuring COMP3 instance)) */
+#define LL_COMP_INPUT_PLUS_IO3          (COMP_CSR_INPSEL_1)                     /*!< Comparator input plus connected to IO3 (pin PA1 for COMP1, pin PA3 for COMP2, pin PE7 for COMP3 (for devices featuring COMP3 instance)) */
+/**
+  * @}
+  */
+
+/** @defgroup COMP_LL_EC_INPUT_MINUS Comparator inputs - Input minus (input inverting) selection
+  * @{
+  */
+#define LL_COMP_INPUT_MINUS_1_4VREFINT  (0x00000000UL)                                                                  /*!< Comparator input minus connected to 1/4 VrefInt  */
+#define LL_COMP_INPUT_MINUS_1_2VREFINT  (                                                            COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to 1/2 VrefInt  */
+#define LL_COMP_INPUT_MINUS_3_4VREFINT  (                                        COMP_CSR_INMSEL_1                    ) /*!< Comparator input minus connected to 3/4 VrefInt  */
+#define LL_COMP_INPUT_MINUS_VREFINT     (                                        COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to VrefInt */
+#define LL_COMP_INPUT_MINUS_DAC1_CH1    (                    COMP_CSR_INMSEL_2                                        ) /*!< Comparator input minus connected to DAC1 channel 1 (DAC_OUT1)  */
+#define LL_COMP_INPUT_MINUS_DAC1_CH2    (                    COMP_CSR_INMSEL_2                     | COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to DAC1 channel 2 (DAC_OUT2)  */
+#define LL_COMP_INPUT_MINUS_IO1         (                    COMP_CSR_INMSEL_2 | COMP_CSR_INMSEL_1                    ) /*!< Comparator input minus connected to IO1 (pin PB1 for COMP1, pin PB3 for COMP2, pin PB2 for COMP3 (for devices featuring COMP3 instance)) */
+#define LL_COMP_INPUT_MINUS_IO2         (                    COMP_CSR_INMSEL_2 | COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to IO2 (pin PC4 for COMP1, pin PB7 for COMP2, pin PC0 for COMP3 (for devices featuring COMP3 instance)) */
+#define LL_COMP_INPUT_MINUS_IO3         (COMP_CSR_INMSEL_3                                                            ) /*!< Comparator input minus connected to IO3 (pin PA0 for COMP1, pin PA2 for COMP2, pin PE8 for COMP3 (for devices featuring COMP3 instance)) */
+/**
+  * @}
+  */
+
+/** @defgroup COMP_LL_EC_INPUT_HYSTERESIS Comparator input - Hysteresis
+  * @{
+  */
+#define LL_COMP_HYSTERESIS_NONE         (0x00000000UL)                      /*!< No hysteresis */
+#define LL_COMP_HYSTERESIS_LOW          (                  COMP_CSR_HYST_0) /*!< Hysteresis level low */
+#define LL_COMP_HYSTERESIS_MEDIUM       (COMP_CSR_HYST_1                  ) /*!< Hysteresis level medium */
+#define LL_COMP_HYSTERESIS_HIGH         (COMP_CSR_HYST_1 | COMP_CSR_HYST_0) /*!< Hysteresis level high */
+/**
+  * @}
+  */
+
+/** @defgroup COMP_LL_EC_OUTPUT_POLARITY Comparator output - Output polarity
+  * @{
+  */
+#define LL_COMP_OUTPUTPOL_NONINVERTED   (0x00000000UL)          /*!< COMP output polarity is not inverted: comparator output is high when the plus (non-inverting) input is at a higher voltage than the minus (inverting) input */
+#define LL_COMP_OUTPUTPOL_INVERTED      (COMP_CSR_POLARITY)     /*!< COMP output polarity is inverted: comparator output is low when the plus (non-inverting) input is at a lower voltage than the minus (inverting) input */
+/**
+  * @}
+  */
+
+/** @defgroup COMP_LL_EC_OUTPUT_BLANKING_SOURCE Comparator output - Blanking source
+  * @{
+  */
+#define LL_COMP_BLANKINGSRC_NONE            (0x00000000UL)          /*!<Comparator output without blanking */
+/* Note: Output blanking source common to all COMP instances */
+#define LL_COMP_BLANKINGSRC_TIM1_OC4        (COMP_CSR_BLANKING_0)   /*!< Comparator output blanking source TIM1 OC4 (common to all COMP instances: COMP1, COMP2, COMP3 (when available)) */
+#define LL_COMP_BLANKINGSRC_TIM1_OC5        (COMP_CSR_BLANKING_1)   /*!< Comparator output blanking source TIM1 OC5 (common to all COMP instances: COMP1, COMP2, COMP3 (when available)) */
+#define LL_COMP_BLANKINGSRC_TIM2_OC3        (COMP_CSR_BLANKING_2)   /*!< Comparator output blanking source TIM2 OC3 (common to all COMP instances: COMP1, COMP2, COMP3 (when available)) */
+#define LL_COMP_BLANKINGSRC_TIM3_OC3        (COMP_CSR_BLANKING_3)   /*!< Comparator output blanking source TIM3 OC3 (common to all COMP instances: COMP1, COMP2, COMP3 (when available)) */
+#define LL_COMP_BLANKINGSRC_TIM15_OC2       (COMP_CSR_BLANKING_4)   /*!< Comparator output blanking source TIM15 OC2 (common to all COMP instances: COMP1, COMP2, COMP3 (when available)) */
+/**
+  * @}
+  */
+
+/** @defgroup COMP_LL_EC_OUTPUT_LEVEL Comparator output - Output level
+  * @{
+  */
+#define LL_COMP_OUTPUT_LEVEL_LOW        (0x00000000UL)          /*!< Comparator output level low (if the polarity is not inverted, otherwise to be complemented) */
+#define LL_COMP_OUTPUT_LEVEL_HIGH       (0x00000001UL)          /*!< Comparator output level high (if the polarity is not inverted, otherwise to be complemented) */
+/**
+  * @}
+  */
+
+/** @defgroup COMP_LL_EC_HW_DELAYS  Definitions of COMP hardware constraints delays
+  * @note   Only COMP peripheral HW delays are defined in COMP LL driver driver,
+  *         not timeout values.
+  *         For details on delays values, refer to descriptions in source code
+  *         above each literal definition.
+  * @{
+  */
+
+/* Delay for comparator startup time.                                         */
+/* Note: Delay required to reach propagation delay specification.             */
+/* Literal set to maximum value (refer to device datasheet,                   */
+/* parameter "tSTART").                                                       */
+/* Unit: us                                                                   */
+#define LL_COMP_DELAY_STARTUP_US          ( 80UL) /*!< Delay for COMP startup time */
+
+/* Delay for comparator voltage scaler stabilization time.                    */
+/* Note: Voltage scaler is used when selecting comparator input               */
+/*       based on VrefInt: VrefInt or subdivision of VrefInt.                 */
+/* Literal set to maximum value (refer to device datasheet,                   */
+/* parameter "tSTART_SCALER").                                                */
+/* Unit: us                                                                   */
+#define LL_COMP_DELAY_VOLTAGE_SCALER_STAB_US ( 200UL) /*!< Delay for COMP voltage scaler stabilization time */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup COMP_LL_Exported_Macros COMP Exported Macros
+  * @{
+  */
+/** @defgroup COMP_LL_EM_WRITE_READ Common write and read registers macro
+  * @{
+  */
+
+/**
+  * @brief  Write a value in COMP register
+  * @param  __INSTANCE__ comparator instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_COMP_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in COMP register
+  * @param  __INSTANCE__ comparator instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_COMP_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
+/**
+  * @}
+  */
+
+/** @defgroup COMP_LL_EM_HELPER_MACRO COMP helper macro
+  * @{
+  */
+
+/**
+  * @brief  Helper macro to select the COMP common instance
+  *         to which is belonging the selected COMP instance.
+  * @note   COMP common register instance can be used to
+  *         set parameters common to several COMP instances.
+  *         Refer to functions having argument "COMPxy_COMMON" as parameter.
+  * @param  __COMPx__ COMP instance
+  * @retval COMP common instance or value "0" if there is no COMP common instance.
+  */
+#if defined(COMP3)
+#define __LL_COMP_COMMON_INSTANCE(__COMPx__)                                   \
+  ((((__COMPx__) == COMP3))                                                    \
+    ? (                                                                        \
+       (COMP23_COMMON)                                                         \
+      )                                                                        \
+      :                                                                        \
+      (                                                                        \
+       (COMP12_COMMON)                                                         \
+      )                                                                        \
+  )
+#else
+#define __LL_COMP_COMMON_INSTANCE(__COMPx__)                                   \
+  (COMP12_COMMON)
+#endif /* COMP3 */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup COMP_LL_Exported_Functions COMP Exported Functions
+  * @{
+  */
+
+/** @defgroup COMP_LL_EF_Configuration_comparator_common Configuration of COMP hierarchical scope: common to several COMP instances
+  * @{
+  */
+
+/**
+  * @brief  Set window mode of a pair of comparators instances
+  *         (2 consecutive COMP instances COMP<x> and COMP<x+1>).
+  * @rmtoll CSR      WINMODE        LL_COMP_SetCommonWindowMode
+  * @param  COMPxy_COMMON Comparator common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_COMP_COMMON_INSTANCE() )
+  * @param  WindowMode This parameter can be one of the following values:
+  *         @arg @ref LL_COMP_WINDOWMODE_DISABLE
+  *         @arg @ref LL_COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON (1)
+  *         @arg @ref LL_COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON (1)(2)
+  *
+  *         (1) Parameter available on all STM32G0 devices, must be used with comparator common instance COMP12_COMMON
+  *         (2) Parameter specificity on devices STM32G0B1xx and STM32G0C1xx: only parameter that can be used only with comparator common instance COMP23_COMMON
+  * @retval None
+  */
+__STATIC_INLINE void LL_COMP_SetCommonWindowMode(COMP_Common_TypeDef *COMPxy_COMMON, uint32_t WindowMode)
+{
+  uint32_t window_mode_tmp = WindowMode;
+
+  /* Note: On this STM32 series, window mode can be set from any instance     */
+  /*       of the pair of comparator instances.                               */
+#if defined(COMP3)
+  /* Note: Exception for STM32G0 devices featuring ADC3 instance: in common   */
+  /*       group of COMP2 and COMP3, instances odd and even are inverted.     */
+  /*       Perform switch of parameter selected.                              */
+  if(COMPxy_COMMON == COMP23_COMMON)
+  {
+    if(WindowMode == LL_COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON)
+    {
+      window_mode_tmp = LL_COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON;
+    }
+  }
+#endif /* COMP3 */
+
+  __IO uint32_t *preg = __COMP_PTR_REG_OFFSET(COMPxy_COMMON->CSR_ODD, (window_mode_tmp & LL_COMP_WINDOWMODE_COMPX_REGOFFSET_MASK));
+
+  /* Clear the potential previous setting of window mode */
+  __IO uint32_t *preg_clear = __COMP_PTR_REG_OFFSET(COMPxy_COMMON->CSR_ODD, (~(window_mode_tmp & LL_COMP_WINDOWMODE_COMPX_REGOFFSET_MASK) & 0x1UL));
+  CLEAR_BIT(*preg_clear,
+            COMP_CSR_WINMODE
+           );
+
+  /* Set window mode */
+  MODIFY_REG(*preg,
+             COMP_CSR_WINMODE,
+             (window_mode_tmp & LL_COMP_WINDOWMODE_COMPX_SETTING_MASK)
+            );
+}
+
+/**
+  * @brief  Get window mode of a pair of comparators instances
+  *         (2 consecutive COMP instances COMP<x> and COMP<x+1>).
+  * @rmtoll CSR      WINMODE        LL_COMP_GetCommonWindowMode
+  * @param  COMPxy_COMMON Comparator common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_COMP_COMMON_INSTANCE() )
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_COMP_WINDOWMODE_DISABLE
+  *         @arg @ref LL_COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON (1)
+  *         @arg @ref LL_COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON (1)(2)
+  *
+  *         (1) Parameter available on all STM32G0 devices, must be used with comparator common instance COMP12_COMMON
+  *         (2) Parameter specificity on devices STM32G0B1xx and STM32G0C1xx: only parameter that can be used only with comparator common instance COMP23_COMMON
+  */
+__STATIC_INLINE uint32_t LL_COMP_GetCommonWindowMode(COMP_Common_TypeDef *COMPxy_COMMON)
+{
+  /* Note: On this STM32 series, window mode can be set from any instance     */
+  /*       of the pair of comparator instances.                               */
+#if defined(COMP3)
+  uint32_t window_mode_comp_odd;
+  uint32_t window_mode_comp_even;
+  
+  /* Note: Exception for STM32G0 devices featuring ADC3 instance: in common   */
+  /*       group of COMP2 and COMP3, instances odd and even are inverted.     */
+  /*       Perform switch of parameter selected.                              */
+  if(COMPxy_COMMON == COMP23_COMMON)
+  {
+    window_mode_comp_odd = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
+    window_mode_comp_even = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_ODD, COMP_CSR_WINMODE);
+  }
+  else
+  {
+    window_mode_comp_odd = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_ODD, COMP_CSR_WINMODE);
+    window_mode_comp_even = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
+  }
+#else
+   const uint32_t window_mode_comp_odd = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_ODD, COMP_CSR_WINMODE);
+   const uint32_t window_mode_comp_even = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
+#endif /* COMP3 */
+
+  return (uint32_t)(window_mode_comp_odd
+                    | window_mode_comp_even
+                    | ((window_mode_comp_even >> LL_COMP_WINDOWMODE_BITOFFSET_POS) * LL_COMP_WINDOWMODE_COMP_EVEN_REGOFFSET_MASK));
+}
+
+/**
+  * @brief  Set window output of a pair of comparators instances
+  *         (2 consecutive COMP instances COMP<x> and COMP<x+1>).
+  * @rmtoll CSR      WINOUT         LL_COMP_SetCommonWindowOutput
+  * @param  COMPxy_COMMON Comparator common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_COMP_COMMON_INSTANCE() )
+  * @param  WindowOutput This parameter can be one of the following values:
+  *         @arg @ref LL_COMP_WINDOWOUTPUT_EACH_COMP
+  *         @arg @ref LL_COMP_WINDOWOUTPUT_COMP1 (1)
+  *         @arg @ref LL_COMP_WINDOWOUTPUT_COMP2 (1)
+  *         @arg @ref LL_COMP_WINDOWOUTPUT_COMP3 (2)
+  *         @arg @ref LL_COMP_WINDOWOUTPUT_BOTH
+  *
+  *         (1) Parameter available on all STM32G0 devices, must be used with comparator common instance COMP12_COMMON
+  *         (2) Parameter available only on devices STM32G0B1xx and STM32G0C1xx, must be used with comparator common instance COMP23_COMMON
+  * @retval None
+  */
+__STATIC_INLINE void LL_COMP_SetCommonWindowOutput(COMP_Common_TypeDef *COMPxy_COMMON, uint32_t WindowOutput)
+{
+  uint32_t window_output_tmp = WindowOutput;
+
+#if defined(COMP3)
+  /* Note: Exception for STM32G0 devices featuring ADC3 instance: in common   */
+  /*       group of COMP2 and COMP3, instances odd and even are inverted.     */
+  /*       Perform switch of parameter selected.                              */
+  if(COMPxy_COMMON == COMP23_COMMON)
+  {
+    if(WindowOutput == LL_COMP_WINDOWOUTPUT_COMP2)
+    {
+      window_output_tmp = LL_COMP_WINDOWOUTPUT_COMP3;
+    }
+    else if(WindowOutput == LL_COMP_WINDOWOUTPUT_COMP3)
+    {
+      window_output_tmp = LL_COMP_WINDOWOUTPUT_COMP2;
+    }
+    else
+    {
+      /* No modification of other parameters */
+    }
+  }
+#endif /* COMP3 */
+
+  __IO uint32_t *preg = __COMP_PTR_REG_OFFSET(COMPxy_COMMON->CSR_ODD, (window_output_tmp & LL_COMP_WINDOWMODE_COMPX_REGOFFSET_MASK));
+
+  /* Clear the potential previous setting of window output on the relevant comparator instance */
+  /* (clear bit of window output unless specific case of setting of comparator both output selected) */
+  __IO uint32_t *preg_clear = __COMP_PTR_REG_OFFSET(COMPxy_COMMON->CSR_ODD, (~(window_output_tmp & LL_COMP_WINDOWMODE_COMPX_REGOFFSET_MASK) & 0x1UL));
+  MODIFY_REG(*preg_clear,
+             COMP_CSR_WINOUT,
+             ((window_output_tmp & LL_COMP_WINDOWOUTPUT_BOTH_SETTING_MASK) >> LL_COMP_WINDOWOUTPUT_BOTH_POS_VS_WINDOW)
+            );
+
+  /* Set window output */
+  MODIFY_REG(*preg,
+             COMP_CSR_WINOUT,
+             (window_output_tmp & LL_COMP_WINDOWOUTPUT_COMPX_SETTING_MASK)
+            );
+}
+
+/**
+  * @brief  Get window output of a pair of comparators instances
+  *         (2 consecutive COMP instances COMP<x> and COMP<x+1>).
+  * @rmtoll CSR      WINMODE        LL_COMP_GetCommonWindowOutput
+  * @param  COMPxy_COMMON Comparator common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_COMP_COMMON_INSTANCE() )
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_COMP_WINDOWOUTPUT_EACH_COMP
+  *         @arg @ref LL_COMP_WINDOWOUTPUT_COMP1 (1)
+  *         @arg @ref LL_COMP_WINDOWOUTPUT_COMP2 (1)
+  *         @arg @ref LL_COMP_WINDOWOUTPUT_COMP3 (2)
+  *         @arg @ref LL_COMP_WINDOWOUTPUT_BOTH
+  *
+  *         (1) Parameter available on all STM32G0 devices, must be used with comparator common instance COMP12_COMMON
+  *         (2) Parameter available only on devices STM32G0B1xx and STM32G0C1xx, must be used with comparator common instance COMP23_COMMON
+  */
+__STATIC_INLINE uint32_t LL_COMP_GetCommonWindowOutput(COMP_Common_TypeDef *COMPxy_COMMON)
+{
+#if defined(COMP3)
+  uint32_t window_output_comp_odd;
+  uint32_t window_output_comp_even;
+    
+  /* Note: Exception for STM32G0 devices featuring ADC3 instance: in common   */
+  /*       group of COMP2 and COMP3, instances odd and even are inverted.     */
+  /*       Perform switch of parameter selected.                              */
+  if(COMPxy_COMMON == COMP23_COMMON)
+  {
+    window_output_comp_odd = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
+    window_output_comp_even = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_ODD, COMP_CSR_WINOUT);
+  }
+  else
+  {
+    window_output_comp_odd = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_ODD, COMP_CSR_WINOUT);
+    window_output_comp_even = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
+  }
+#else
+  const uint32_t window_output_comp_odd = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_ODD, COMP_CSR_WINOUT);
+  const uint32_t window_output_comp_even = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
+#endif /* COMP3 */
+
+  /* Construct value corresponding to LL_COMP_WINDOWOUTPUT_xxx */
+  return (uint32_t)(window_output_comp_odd
+                    | window_output_comp_even
+                    | ((window_output_comp_even >> COMP_CSR_WINOUT_Pos) * LL_COMP_WINDOWMODE_COMP_EVEN_REGOFFSET_MASK)
+                    | (window_output_comp_odd + window_output_comp_even));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup COMP_LL_EF_Configuration_comparator_modes Configuration of comparator modes
+  * @{
+  */
+
+/**
+  * @brief  Set comparator instance operating mode to adjust power and speed.
+  * @rmtoll CSR      PWRMODE        LL_COMP_SetPowerMode
+  * @param  COMPx Comparator instance
+  * @param  PowerMode This parameter can be one of the following values:
+  *         @arg @ref LL_COMP_POWERMODE_HIGHSPEED
+  *         @arg @ref LL_COMP_POWERMODE_MEDIUMSPEED
+  * @retval None
+  */
+__STATIC_INLINE void LL_COMP_SetPowerMode(COMP_TypeDef *COMPx, uint32_t PowerMode)
+{
+  MODIFY_REG(COMPx->CSR, COMP_CSR_PWRMODE, PowerMode);
+}
+
+/**
+  * @brief  Get comparator instance operating mode to adjust power and speed.
+  * @rmtoll CSR      PWRMODE        LL_COMP_GetPowerMode
+  * @param  COMPx Comparator instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_COMP_POWERMODE_HIGHSPEED
+  *         @arg @ref LL_COMP_POWERMODE_MEDIUMSPEED
+  */
+__STATIC_INLINE uint32_t LL_COMP_GetPowerMode(COMP_TypeDef *COMPx)
+{
+  return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_PWRMODE));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup COMP_LL_EF_Configuration_comparator_inputs Configuration of comparator inputs
+  * @{
+  */
+
+/**
+  * @brief  Set comparator inputs minus (inverting) and plus (non-inverting).
+  * @note   In case of comparator input selected to be connected to IO:
+  *         GPIO pins are specific to each comparator instance.
+  *         Refer to description of parameters or to reference manual.
+  * @note   On this STM32 series, a voltage scaler is used
+  *         when COMP input is based on VrefInt (VrefInt or subdivision
+  *         of VrefInt):
+  *         Voltage scaler requires a delay for voltage stabilization.
+  *         Refer to device datasheet, parameter "tSTART_SCALER".
+  * @rmtoll CSR      INMSEL         LL_COMP_ConfigInputs\n
+  *         CSR      INPSEL         LL_COMP_ConfigInputs\n
+  * @param  COMPx Comparator instance
+  * @param  InputMinus This parameter can be one of the following values:
+  *         @arg @ref LL_COMP_INPUT_MINUS_1_4VREFINT
+  *         @arg @ref LL_COMP_INPUT_MINUS_1_2VREFINT
+  *         @arg @ref LL_COMP_INPUT_MINUS_3_4VREFINT
+  *         @arg @ref LL_COMP_INPUT_MINUS_VREFINT
+  *         @arg @ref LL_COMP_INPUT_MINUS_DAC1_CH1
+  *         @arg @ref LL_COMP_INPUT_MINUS_DAC1_CH2
+  *         @arg @ref LL_COMP_INPUT_MINUS_IO1
+  *         @arg @ref LL_COMP_INPUT_MINUS_IO2
+  *         @arg @ref LL_COMP_INPUT_MINUS_IO3
+  * @param  InputPlus This parameter can be one of the following values:
+  *         @arg @ref LL_COMP_INPUT_PLUS_IO1
+  *         @arg @ref LL_COMP_INPUT_PLUS_IO2
+  *         @arg @ref LL_COMP_INPUT_PLUS_IO3
+  * @retval None
+  */
+__STATIC_INLINE void LL_COMP_ConfigInputs(COMP_TypeDef *COMPx, uint32_t InputMinus, uint32_t InputPlus)
+{
+  MODIFY_REG(COMPx->CSR,
+             COMP_CSR_INMSEL | COMP_CSR_INPSEL,
+             InputMinus | InputPlus);
+}
+
+/**
+  * @brief  Set comparator input plus (non-inverting).
+  * @note   In case of comparator input selected to be connected to IO:
+  *         GPIO pins are specific to each comparator instance.
+  *         Refer to description of parameters or to reference manual.
+  * @rmtoll CSR      INPSEL         LL_COMP_SetInputPlus
+  * @param  COMPx Comparator instance
+  * @param  InputPlus This parameter can be one of the following values:
+  *         @arg @ref LL_COMP_INPUT_PLUS_IO1
+  *         @arg @ref LL_COMP_INPUT_PLUS_IO2
+  *         @arg @ref LL_COMP_INPUT_PLUS_IO3
+  * @retval None
+  */
+__STATIC_INLINE void LL_COMP_SetInputPlus(COMP_TypeDef *COMPx, uint32_t InputPlus)
+{
+  MODIFY_REG(COMPx->CSR, COMP_CSR_INPSEL, InputPlus);
+}
+
+/**
+  * @brief  Get comparator input plus (non-inverting).
+  * @note   In case of comparator input selected to be connected to IO:
+  *         GPIO pins are specific to each comparator instance.
+  *         Refer to description of parameters or to reference manual.
+  * @rmtoll CSR      INPSEL         LL_COMP_GetInputPlus
+  * @param  COMPx Comparator instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_COMP_INPUT_PLUS_IO1
+  *         @arg @ref LL_COMP_INPUT_PLUS_IO2
+  *         @arg @ref LL_COMP_INPUT_PLUS_IO3
+  */
+__STATIC_INLINE uint32_t LL_COMP_GetInputPlus(COMP_TypeDef *COMPx)
+{
+  return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_INPSEL));
+}
+
+/**
+  * @brief  Set comparator input minus (inverting).
+  * @note   In case of comparator input selected to be connected to IO:
+  *         GPIO pins are specific to each comparator instance.
+  *         Refer to description of parameters or to reference manual.
+  * @note   On this STM32 series, a voltage scaler is used
+  *         when COMP input is based on VrefInt (VrefInt or subdivision
+  *         of VrefInt):
+  *         Voltage scaler requires a delay for voltage stabilization.
+  *         Refer to device datasheet, parameter "tSTART_SCALER".
+  * @rmtoll CSR      INMSEL         LL_COMP_SetInputMinus
+  * @param  COMPx Comparator instance
+  * @param  InputMinus This parameter can be one of the following values:
+  *         @arg @ref LL_COMP_INPUT_MINUS_1_4VREFINT
+  *         @arg @ref LL_COMP_INPUT_MINUS_1_2VREFINT
+  *         @arg @ref LL_COMP_INPUT_MINUS_3_4VREFINT
+  *         @arg @ref LL_COMP_INPUT_MINUS_VREFINT
+  *         @arg @ref LL_COMP_INPUT_MINUS_DAC1_CH1
+  *         @arg @ref LL_COMP_INPUT_MINUS_DAC1_CH2
+  *         @arg @ref LL_COMP_INPUT_MINUS_IO1
+  *         @arg @ref LL_COMP_INPUT_MINUS_IO2
+  *         @arg @ref LL_COMP_INPUT_MINUS_IO3
+  * @retval None
+  */
+__STATIC_INLINE void LL_COMP_SetInputMinus(COMP_TypeDef *COMPx, uint32_t InputMinus)
+{
+  MODIFY_REG(COMPx->CSR, COMP_CSR_INMSEL, InputMinus);
+}
+
+/**
+  * @brief  Get comparator input minus (inverting).
+  * @note   In case of comparator input selected to be connected to IO:
+  *         GPIO pins are specific to each comparator instance.
+  *         Refer to description of parameters or to reference manual.
+  * @rmtoll CSR      INMSEL         LL_COMP_GetInputMinus
+  * @param  COMPx Comparator instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_COMP_INPUT_MINUS_1_4VREFINT
+  *         @arg @ref LL_COMP_INPUT_MINUS_1_2VREFINT
+  *         @arg @ref LL_COMP_INPUT_MINUS_3_4VREFINT
+  *         @arg @ref LL_COMP_INPUT_MINUS_VREFINT
+  *         @arg @ref LL_COMP_INPUT_MINUS_DAC1_CH1
+  *         @arg @ref LL_COMP_INPUT_MINUS_DAC1_CH2
+  *         @arg @ref LL_COMP_INPUT_MINUS_IO1
+  *         @arg @ref LL_COMP_INPUT_MINUS_IO2
+  *         @arg @ref LL_COMP_INPUT_MINUS_IO3
+  */
+__STATIC_INLINE uint32_t LL_COMP_GetInputMinus(COMP_TypeDef *COMPx)
+{
+  return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_INMSEL));
+}
+
+/**
+  * @brief  Set comparator instance hysteresis mode of the input minus (inverting input).
+  * @rmtoll CSR      HYST           LL_COMP_SetInputHysteresis
+  * @param  COMPx Comparator instance
+  * @param  InputHysteresis This parameter can be one of the following values:
+  *         @arg @ref LL_COMP_HYSTERESIS_NONE
+  *         @arg @ref LL_COMP_HYSTERESIS_LOW
+  *         @arg @ref LL_COMP_HYSTERESIS_MEDIUM
+  *         @arg @ref LL_COMP_HYSTERESIS_HIGH
+  * @retval None
+  */
+__STATIC_INLINE void LL_COMP_SetInputHysteresis(COMP_TypeDef *COMPx, uint32_t InputHysteresis)
+{
+  MODIFY_REG(COMPx->CSR, COMP_CSR_HYST, InputHysteresis);
+}
+
+/**
+  * @brief  Get comparator instance hysteresis mode of the minus (inverting) input.
+  * @rmtoll CSR      HYST           LL_COMP_GetInputHysteresis
+  * @param  COMPx Comparator instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_COMP_HYSTERESIS_NONE
+  *         @arg @ref LL_COMP_HYSTERESIS_LOW
+  *         @arg @ref LL_COMP_HYSTERESIS_MEDIUM
+  *         @arg @ref LL_COMP_HYSTERESIS_HIGH
+  */
+__STATIC_INLINE uint32_t LL_COMP_GetInputHysteresis(COMP_TypeDef *COMPx)
+{
+  return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_HYST));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup COMP_LL_EF_Configuration_comparator_output Configuration of comparator output
+  * @{
+  */
+
+/**
+  * @brief  Set comparator instance output polarity.
+  * @rmtoll CSR      POLARITY       LL_COMP_SetOutputPolarity
+  * @param  COMPx Comparator instance
+  * @param  OutputPolarity This parameter can be one of the following values:
+  *         @arg @ref LL_COMP_OUTPUTPOL_NONINVERTED
+  *         @arg @ref LL_COMP_OUTPUTPOL_INVERTED
+  * @retval None
+  */
+__STATIC_INLINE void LL_COMP_SetOutputPolarity(COMP_TypeDef *COMPx, uint32_t OutputPolarity)
+{
+  MODIFY_REG(COMPx->CSR, COMP_CSR_POLARITY, OutputPolarity);
+}
+
+/**
+  * @brief  Get comparator instance output polarity.
+  * @rmtoll CSR      POLARITY       LL_COMP_GetOutputPolarity
+  * @param  COMPx Comparator instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_COMP_OUTPUTPOL_NONINVERTED
+  *         @arg @ref LL_COMP_OUTPUTPOL_INVERTED
+  */
+__STATIC_INLINE uint32_t LL_COMP_GetOutputPolarity(COMP_TypeDef *COMPx)
+{
+  return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_POLARITY));
+}
+
+/**
+  * @brief  Set comparator instance blanking source.
+  * @note   Blanking source may be specific to each comparator instance.
+  *         Refer to description of parameters or to reference manual.
+  * @note   Availability of parameters of blanking source from timer
+  *         depends on timers availability on the selected device.
+  * @rmtoll CSR      BLANKING       LL_COMP_SetOutputBlankingSource
+  * @param  COMPx Comparator instance
+  * @param  BlankingSource This parameter can be one of the following values:
+  *         @arg @ref LL_COMP_BLANKINGSRC_NONE
+  *         @arg @ref LL_COMP_BLANKINGSRC_TIM1_OC4  (1)
+  *         @arg @ref LL_COMP_BLANKINGSRC_TIM1_OC5  (1)
+  *         @arg @ref LL_COMP_BLANKINGSRC_TIM2_OC3  (1)
+  *         @arg @ref LL_COMP_BLANKINGSRC_TIM3_OC3  (1)
+  *         @arg @ref LL_COMP_BLANKINGSRC_TIM15_OC2 (1)
+  *
+  *         (1) Parameter availability depending on timer availability
+  *             on the selected device.
+  * @retval None
+  */
+__STATIC_INLINE void LL_COMP_SetOutputBlankingSource(COMP_TypeDef *COMPx, uint32_t BlankingSource)
+{
+  MODIFY_REG(COMPx->CSR, COMP_CSR_BLANKING, BlankingSource);
+}
+
+/**
+  * @brief  Get comparator instance blanking source.
+  * @note   Availability of parameters of blanking source from timer
+  *         depends on timers availability on the selected device.
+  * @note   Blanking source may be specific to each comparator instance.
+  *         Refer to description of parameters or to reference manual.
+  * @rmtoll CSR      BLANKING       LL_COMP_GetOutputBlankingSource
+  * @param  COMPx Comparator instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_COMP_BLANKINGSRC_NONE
+  *         @arg @ref LL_COMP_BLANKINGSRC_TIM1_OC4  (1)
+  *         @arg @ref LL_COMP_BLANKINGSRC_TIM1_OC5  (1)
+  *         @arg @ref LL_COMP_BLANKINGSRC_TIM2_OC3  (1)
+  *         @arg @ref LL_COMP_BLANKINGSRC_TIM3_OC3  (1)
+  *         @arg @ref LL_COMP_BLANKINGSRC_TIM15_OC2 (1)
+  *
+  *         (1) Parameter availability depending on timer availability
+  *             on the selected device.
+  */
+__STATIC_INLINE uint32_t LL_COMP_GetOutputBlankingSource(COMP_TypeDef *COMPx)
+{
+  return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_BLANKING));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup COMP_LL_EF_Operation Operation on comparator instance
+  * @{
+  */
+
+/**
+  * @brief  Enable comparator instance.
+  * @note   After enable from off state, comparator requires a delay
+  *         to reach reach propagation delay specification.
+  *         Refer to device datasheet, parameter "tSTART".
+  * @rmtoll CSR      EN             LL_COMP_Enable
+  * @param  COMPx Comparator instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx)
+{
+  SET_BIT(COMPx->CSR, COMP_CSR_EN);
+}
+
+/**
+  * @brief  Disable comparator instance.
+  * @rmtoll CSR      EN             LL_COMP_Disable
+  * @param  COMPx Comparator instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_COMP_Disable(COMP_TypeDef *COMPx)
+{
+  CLEAR_BIT(COMPx->CSR, COMP_CSR_EN);
+}
+
+/**
+  * @brief  Get comparator enable state
+  *         (0: COMP is disabled, 1: COMP is enabled)
+  * @rmtoll CSR      EN             LL_COMP_IsEnabled
+  * @param  COMPx Comparator instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_COMP_IsEnabled(COMP_TypeDef *COMPx)
+{
+  return ((READ_BIT(COMPx->CSR, COMP_CSR_EN) == (COMP_CSR_EN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Lock comparator instance.
+  * @note   Once locked, comparator configuration can be accessed in read-only.
+  * @note   The only way to unlock the comparator is a device hardware reset.
+  * @rmtoll CSR      LOCK           LL_COMP_Lock
+  * @param  COMPx Comparator instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx)
+{
+  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
+}
+
+/**
+  * @brief  Get comparator lock state
+  *         (0: COMP is unlocked, 1: COMP is locked).
+  * @note   Once locked, comparator configuration can be accessed in read-only.
+  * @note   The only way to unlock the comparator is a device hardware reset.
+  * @rmtoll CSR      LOCK           LL_COMP_IsLocked
+  * @param  COMPx Comparator instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_COMP_IsLocked(COMP_TypeDef *COMPx)
+{
+  return ((READ_BIT(COMPx->CSR, COMP_CSR_LOCK) == (COMP_CSR_LOCK)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Read comparator instance output level.
+  * @note   The comparator output level depends on the selected polarity
+  *         (Refer to function @ref LL_COMP_SetOutputPolarity()).
+  *         If the comparator polarity is not inverted:
+  *          - Comparator output is low when the input plus
+  *            is at a lower voltage than the input minus
+  *          - Comparator output is high when the input plus
+  *            is at a higher voltage than the input minus
+  *         If the comparator polarity is inverted:
+  *          - Comparator output is high when the input plus
+  *            is at a lower voltage than the input minus
+  *          - Comparator output is low when the input plus
+  *            is at a higher voltage than the input minus
+  * @rmtoll CSR      VALUE          LL_COMP_ReadOutputLevel
+  * @param  COMPx Comparator instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_COMP_OUTPUT_LEVEL_LOW
+  *         @arg @ref LL_COMP_OUTPUT_LEVEL_HIGH
+  */
+__STATIC_INLINE uint32_t LL_COMP_ReadOutputLevel(COMP_TypeDef *COMPx)
+{
+  return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_VALUE)
+                    >> LL_COMP_OUTPUT_LEVEL_BITOFFSET_POS);
+}
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup COMP_LL_EF_Init Initialization and de-initialization functions
+  * @{
+  */
+
+ErrorStatus LL_COMP_DeInit(COMP_TypeDef *COMPx);
+ErrorStatus LL_COMP_Init(COMP_TypeDef *COMPx, LL_COMP_InitTypeDef *COMP_InitStruct);
+void        LL_COMP_StructInit(LL_COMP_InitTypeDef *COMP_InitStruct);
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* COMP1 || COMP2 */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_COMP_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_cortex.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_cortex.h
new file mode 100644
index 0000000..cba87b9
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_cortex.h
@@ -0,0 +1,587 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_cortex.h
+  * @author  MCD Application Team
+  * @brief   Header file of CORTEX LL module.
+  @verbatim
+  ==============================================================================
+                     ##### How to use this driver #####
+  ==============================================================================
+    [..]
+    The LL CORTEX driver contains a set of generic APIs that can be
+    used by user:
+      (+) SYSTICK configuration used by @ref LL_mDelay and @ref LL_Init1msTick
+          functions
+      (+) Low power mode configuration (SCB register of Cortex-MCU)
+      (+) MPU API to configure and enable regions
+      (+) API to access to MCU info (CPUID register)
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_CORTEX_H
+#define STM32G0xx_LL_CORTEX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+/** @defgroup CORTEX_LL CORTEX
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+
+/* Private constants ---------------------------------------------------------*/
+
+/* Private macros ------------------------------------------------------------*/
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup CORTEX_LL_Exported_Constants CORTEX Exported Constants
+  * @{
+  */
+
+/** @defgroup CORTEX_LL_EC_CLKSOURCE_HCLK SYSTICK Clock Source
+  * @{
+  */
+#define LL_SYSTICK_CLKSOURCE_HCLK_DIV8     0x00000000U                 /*!< AHB clock divided by 8 selected as SysTick clock source.*/
+#define LL_SYSTICK_CLKSOURCE_HCLK          SysTick_CTRL_CLKSOURCE_Msk  /*!< AHB clock selected as SysTick clock source. */
+/**
+  * @}
+  */
+
+#if __MPU_PRESENT
+
+/** @defgroup CORTEX_LL_EC_CTRL_HFNMI_PRIVDEF MPU Control
+  * @{
+  */
+#define LL_MPU_CTRL_HFNMI_PRIVDEF_NONE     0x00000000U                                       /*!< Disable NMI and privileged SW access */
+#define LL_MPU_CTRL_HARDFAULT_NMI          MPU_CTRL_HFNMIENA_Msk                             /*!< Enables the operation of MPU during hard fault, NMI, and FAULTMASK handlers */
+#define LL_MPU_CTRL_PRIVILEGED_DEFAULT     MPU_CTRL_PRIVDEFENA_Msk                           /*!< Enable privileged software access to default memory map */
+#define LL_MPU_CTRL_HFNMI_PRIVDEF          (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) /*!< Enable NMI and privileged SW access */
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_LL_EC_REGION MPU Region Number
+  * @{
+  */
+#define LL_MPU_REGION_NUMBER0              0x00U /*!< REGION Number 0 */
+#define LL_MPU_REGION_NUMBER1              0x01U /*!< REGION Number 1 */
+#define LL_MPU_REGION_NUMBER2              0x02U /*!< REGION Number 2 */
+#define LL_MPU_REGION_NUMBER3              0x03U /*!< REGION Number 3 */
+#define LL_MPU_REGION_NUMBER4              0x04U /*!< REGION Number 4 */
+#define LL_MPU_REGION_NUMBER5              0x05U /*!< REGION Number 5 */
+#define LL_MPU_REGION_NUMBER6              0x06U /*!< REGION Number 6 */
+#define LL_MPU_REGION_NUMBER7              0x07U /*!< REGION Number 7 */
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_LL_EC_REGION_SIZE MPU Region Size
+  * @{
+  */
+#define LL_MPU_REGION_SIZE_256B            (0x07U << MPU_RASR_SIZE_Pos) /*!< 256B Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_512B            (0x08U << MPU_RASR_SIZE_Pos) /*!< 512B Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_1KB             (0x09U << MPU_RASR_SIZE_Pos) /*!< 1KB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_2KB             (0x0AU << MPU_RASR_SIZE_Pos) /*!< 2KB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_4KB             (0x0BU << MPU_RASR_SIZE_Pos) /*!< 4KB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_8KB             (0x0CU << MPU_RASR_SIZE_Pos) /*!< 8KB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_16KB            (0x0DU << MPU_RASR_SIZE_Pos) /*!< 16KB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_32KB            (0x0EU << MPU_RASR_SIZE_Pos) /*!< 32KB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_64KB            (0x0FU << MPU_RASR_SIZE_Pos) /*!< 64KB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_128KB           (0x10U << MPU_RASR_SIZE_Pos) /*!< 128KB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_256KB           (0x11U << MPU_RASR_SIZE_Pos) /*!< 256KB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_512KB           (0x12U << MPU_RASR_SIZE_Pos) /*!< 512KB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_1MB             (0x13U << MPU_RASR_SIZE_Pos) /*!< 1MB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_2MB             (0x14U << MPU_RASR_SIZE_Pos) /*!< 2MB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_4MB             (0x15U << MPU_RASR_SIZE_Pos) /*!< 4MB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_8MB             (0x16U << MPU_RASR_SIZE_Pos) /*!< 8MB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_16MB            (0x17U << MPU_RASR_SIZE_Pos) /*!< 16MB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_32MB            (0x18U << MPU_RASR_SIZE_Pos) /*!< 32MB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_64MB            (0x19U << MPU_RASR_SIZE_Pos) /*!< 64MB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_128MB           (0x1AU << MPU_RASR_SIZE_Pos) /*!< 128MB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_256MB           (0x1BU << MPU_RASR_SIZE_Pos) /*!< 256MB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_512MB           (0x1CU << MPU_RASR_SIZE_Pos) /*!< 512MB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_1GB             (0x1DU << MPU_RASR_SIZE_Pos) /*!< 1GB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_2GB             (0x1EU << MPU_RASR_SIZE_Pos) /*!< 2GB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_4GB             (0x1FU << MPU_RASR_SIZE_Pos) /*!< 4GB Size of the MPU protection region */
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_LL_EC_REGION_PRIVILEDGES MPU Region Privileges
+  * @{
+  */
+#define LL_MPU_REGION_NO_ACCESS            (0x00U << MPU_RASR_AP_Pos) /*!< No access*/
+#define LL_MPU_REGION_PRIV_RW              (0x01U << MPU_RASR_AP_Pos) /*!< RW privileged (privileged access only)*/
+#define LL_MPU_REGION_PRIV_RW_URO          (0x02U << MPU_RASR_AP_Pos) /*!< RW privileged - RO user (Write in a user program generates a fault) */
+#define LL_MPU_REGION_FULL_ACCESS          (0x03U << MPU_RASR_AP_Pos) /*!< RW privileged & user (Full access) */
+#define LL_MPU_REGION_PRIV_RO              (0x05U << MPU_RASR_AP_Pos) /*!< RO privileged (privileged read only)*/
+#define LL_MPU_REGION_PRIV_RO_URO          (0x06U << MPU_RASR_AP_Pos) /*!< RO privileged & user (read only) */
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_LL_EC_TEX MPU TEX Level
+  * @{
+  */
+#define LL_MPU_TEX_LEVEL0                  (0x00U << MPU_RASR_TEX_Pos) /*!< b000 for TEX bits */
+#define LL_MPU_TEX_LEVEL1                  (0x01U << MPU_RASR_TEX_Pos) /*!< b001 for TEX bits */
+#define LL_MPU_TEX_LEVEL2                  (0x02U << MPU_RASR_TEX_Pos) /*!< b010 for TEX bits */
+#define LL_MPU_TEX_LEVEL4                  (0x04U << MPU_RASR_TEX_Pos) /*!< b100 for TEX bits */
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_LL_EC_INSTRUCTION_ACCESS MPU Instruction Access
+  * @{
+  */
+#define LL_MPU_INSTRUCTION_ACCESS_ENABLE   0x00U            /*!< Instruction fetches enabled */
+#define LL_MPU_INSTRUCTION_ACCESS_DISABLE  MPU_RASR_XN_Msk  /*!< Instruction fetches disabled*/
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_LL_EC_SHAREABLE_ACCESS MPU Shareable Access
+  * @{
+  */
+#define LL_MPU_ACCESS_SHAREABLE            MPU_RASR_S_Msk   /*!< Shareable memory attribute */
+#define LL_MPU_ACCESS_NOT_SHAREABLE        0x00U            /*!< Not Shareable memory attribute */
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_LL_EC_CACHEABLE_ACCESS MPU Cacheable Access
+  * @{
+  */
+#define LL_MPU_ACCESS_CACHEABLE            MPU_RASR_C_Msk   /*!< Cacheable memory attribute */
+#define LL_MPU_ACCESS_NOT_CACHEABLE        0x00U            /*!< Not Cacheable memory attribute */
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_LL_EC_BUFFERABLE_ACCESS MPU Bufferable Access
+  * @{
+  */
+#define LL_MPU_ACCESS_BUFFERABLE           MPU_RASR_B_Msk   /*!< Bufferable memory attribute */
+#define LL_MPU_ACCESS_NOT_BUFFERABLE       0x00U            /*!< Not Bufferable memory attribute */
+/**
+  * @}
+  */
+#endif /* __MPU_PRESENT */
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup CORTEX_LL_Exported_Functions CORTEX Exported Functions
+  * @{
+  */
+
+/** @defgroup CORTEX_LL_EF_SYSTICK SYSTICK
+  * @{
+  */
+
+/**
+  * @brief  This function checks if the Systick counter flag is active or not.
+  * @note   It can be used in timeout function on application side.
+  * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
+{
+  return (((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Configures the SysTick clock source
+  * @rmtoll STK_CTRL     CLKSOURCE     LL_SYSTICK_SetClkSource
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
+  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
+{
+  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
+  {
+    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
+  }
+  else
+  {
+    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
+  }
+}
+
+/**
+  * @brief  Get the SysTick clock source
+  * @rmtoll STK_CTRL     CLKSOURCE     LL_SYSTICK_GetClkSource
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
+  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
+  */
+__STATIC_INLINE uint32_t LL_SYSTICK_GetClkSource(void)
+{
+  return READ_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
+}
+
+/**
+  * @brief  Enable SysTick exception request
+  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSTICK_EnableIT(void)
+{
+  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
+}
+
+/**
+  * @brief  Disable SysTick exception request
+  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_DisableIT
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSTICK_DisableIT(void)
+{
+  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
+}
+
+/**
+  * @brief  Checks if the SYSTICK interrupt is enabled or disabled.
+  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_IsEnabledIT
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSTICK_IsEnabledIT(void)
+{
+  return ((READ_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk) == (SysTick_CTRL_TICKINT_Msk)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_LL_EF_LOW_POWER_MODE LOW POWER MODE
+  * @{
+  */
+
+/**
+  * @brief  Processor uses sleep as its low power mode
+  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPM_EnableSleep(void)
+{
+  /* Clear SLEEPDEEP bit of Cortex System Control Register */
+  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
+}
+
+/**
+  * @brief  Processor uses deep sleep as its low power mode
+  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableDeepSleep
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPM_EnableDeepSleep(void)
+{
+  /* Set SLEEPDEEP bit of Cortex System Control Register */
+  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
+}
+
+/**
+  * @brief  Configures sleep-on-exit when returning from Handler mode to Thread mode.
+  * @note   Setting this bit to 1 enables an interrupt-driven application to avoid returning to an
+  *         empty main application.
+  * @rmtoll SCB_SCR      SLEEPONEXIT   LL_LPM_EnableSleepOnExit
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPM_EnableSleepOnExit(void)
+{
+  /* Set SLEEPONEXIT bit of Cortex System Control Register */
+  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
+}
+
+/**
+  * @brief  Do not sleep when returning to Thread mode.
+  * @rmtoll SCB_SCR      SLEEPONEXIT   LL_LPM_DisableSleepOnExit
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPM_DisableSleepOnExit(void)
+{
+  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
+  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
+}
+
+/**
+  * @brief  Enabled events and all interrupts, including disabled interrupts, can wakeup the
+  *         processor.
+  * @rmtoll SCB_SCR      SEVEONPEND    LL_LPM_EnableEventOnPend
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPM_EnableEventOnPend(void)
+{
+  /* Set SEVEONPEND bit of Cortex System Control Register */
+  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
+}
+
+/**
+  * @brief  Only enabled interrupts or events can wakeup the processor, disabled interrupts are
+  *         excluded
+  * @rmtoll SCB_SCR      SEVEONPEND    LL_LPM_DisableEventOnPend
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPM_DisableEventOnPend(void)
+{
+  /* Clear SEVEONPEND bit of Cortex System Control Register */
+  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_LL_EF_MCU_INFO MCU INFO
+  * @{
+  */
+
+/**
+  * @brief  Get Implementer code
+  * @rmtoll SCB_CPUID    IMPLEMENTER   LL_CPUID_GetImplementer
+  * @retval Value should be equal to 0x41 for ARM
+  */
+__STATIC_INLINE uint32_t LL_CPUID_GetImplementer(void)
+{
+  return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_IMPLEMENTER_Msk) >> SCB_CPUID_IMPLEMENTER_Pos);
+}
+
+/**
+  * @brief  Get Variant number (The r value in the rnpn product revision identifier)
+  * @rmtoll SCB_CPUID    VARIANT       LL_CPUID_GetVariant
+  * @retval Value between 0 and 255 (0x0: revision 0)
+  */
+__STATIC_INLINE uint32_t LL_CPUID_GetVariant(void)
+{
+  return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_VARIANT_Msk) >> SCB_CPUID_VARIANT_Pos);
+}
+
+/**
+  * @brief  Get Architecture number
+  * @rmtoll SCB_CPUID    ARCHITECTURE  LL_CPUID_GetArchitecture
+  * @retval Value should be equal to 0xC for Cortex-M0+ devices
+  */
+__STATIC_INLINE uint32_t LL_CPUID_GetArchitecture(void)
+{
+  return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_ARCHITECTURE_Msk) >> SCB_CPUID_ARCHITECTURE_Pos);
+}
+
+/**
+  * @brief  Get Part number
+  * @rmtoll SCB_CPUID    PARTNO        LL_CPUID_GetParNo
+  * @retval Value should be equal to 0xC60 for Cortex-M0+
+  */
+__STATIC_INLINE uint32_t LL_CPUID_GetParNo(void)
+{
+  return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_PARTNO_Msk) >> SCB_CPUID_PARTNO_Pos);
+}
+
+/**
+  * @brief  Get Revision number (The p value in the rnpn product revision identifier, indicates patch release)
+  * @rmtoll SCB_CPUID    REVISION      LL_CPUID_GetRevision
+  * @retval Value between 0 and 255 (0x1: patch 1)
+  */
+__STATIC_INLINE uint32_t LL_CPUID_GetRevision(void)
+{
+  return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_REVISION_Msk) >> SCB_CPUID_REVISION_Pos);
+}
+
+/**
+  * @}
+  */
+
+#if __MPU_PRESENT
+/** @defgroup CORTEX_LL_EF_MPU MPU
+  * @{
+  */
+
+/**
+  * @brief  Enable MPU with input options
+  * @rmtoll MPU_CTRL     ENABLE        LL_MPU_Enable
+  * @param  Options This parameter can be one of the following values:
+  *         @arg @ref LL_MPU_CTRL_HFNMI_PRIVDEF_NONE
+  *         @arg @ref LL_MPU_CTRL_HARDFAULT_NMI
+  *         @arg @ref LL_MPU_CTRL_PRIVILEGED_DEFAULT
+  *         @arg @ref LL_MPU_CTRL_HFNMI_PRIVDEF
+  * @retval None
+  */
+__STATIC_INLINE void LL_MPU_Enable(uint32_t Options)
+{
+  /* Enable the MPU*/
+  WRITE_REG(MPU->CTRL, (MPU_CTRL_ENABLE_Msk | Options));
+  /* Ensure MPU settings take effects */
+  __DSB();
+  /* Sequence instruction fetches using update settings */
+  __ISB();
+}
+
+/**
+  * @brief  Disable MPU
+  * @rmtoll MPU_CTRL     ENABLE        LL_MPU_Disable
+  * @retval None
+  */
+__STATIC_INLINE void LL_MPU_Disable(void)
+{
+  /* Make sure outstanding transfers are done */
+  __DMB();
+  /* Disable MPU*/
+  WRITE_REG(MPU->CTRL, 0U);
+}
+
+/**
+  * @brief  Check if MPU is enabled or not
+  * @rmtoll MPU_CTRL     ENABLE        LL_MPU_IsEnabled
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_MPU_IsEnabled(void)
+{
+  return ((READ_BIT(MPU->CTRL, MPU_CTRL_ENABLE_Msk) == (MPU_CTRL_ENABLE_Msk)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable a MPU region
+  * @rmtoll MPU_RASR     ENABLE        LL_MPU_EnableRegion
+  * @param  Region This parameter can be one of the following values:
+  *         @arg @ref LL_MPU_REGION_NUMBER0
+  *         @arg @ref LL_MPU_REGION_NUMBER1
+  *         @arg @ref LL_MPU_REGION_NUMBER2
+  *         @arg @ref LL_MPU_REGION_NUMBER3
+  *         @arg @ref LL_MPU_REGION_NUMBER4
+  *         @arg @ref LL_MPU_REGION_NUMBER5
+  *         @arg @ref LL_MPU_REGION_NUMBER6
+  *         @arg @ref LL_MPU_REGION_NUMBER7
+  * @retval None
+  */
+__STATIC_INLINE void LL_MPU_EnableRegion(uint32_t Region)
+{
+  /* Set Region number */
+  WRITE_REG(MPU->RNR, Region);
+  /* Enable the MPU region */
+  SET_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
+}
+
+/**
+  * @brief  Configure and enable a region
+  * @rmtoll MPU_RNR      REGION        LL_MPU_ConfigRegion\n
+  *         MPU_RBAR     REGION        LL_MPU_ConfigRegion\n
+  *         MPU_RBAR     ADDR          LL_MPU_ConfigRegion\n
+  *         MPU_RASR     XN            LL_MPU_ConfigRegion\n
+  *         MPU_RASR     AP            LL_MPU_ConfigRegion\n
+  *         MPU_RASR     S             LL_MPU_ConfigRegion\n
+  *         MPU_RASR     C             LL_MPU_ConfigRegion\n
+  *         MPU_RASR     B             LL_MPU_ConfigRegion\n
+  *         MPU_RASR     SIZE          LL_MPU_ConfigRegion
+  * @param  Region This parameter can be one of the following values:
+  *         @arg @ref LL_MPU_REGION_NUMBER0
+  *         @arg @ref LL_MPU_REGION_NUMBER1
+  *         @arg @ref LL_MPU_REGION_NUMBER2
+  *         @arg @ref LL_MPU_REGION_NUMBER3
+  *         @arg @ref LL_MPU_REGION_NUMBER4
+  *         @arg @ref LL_MPU_REGION_NUMBER5
+  *         @arg @ref LL_MPU_REGION_NUMBER6
+  *         @arg @ref LL_MPU_REGION_NUMBER7
+  * @param  Address Value of region base address
+  * @param  SubRegionDisable Sub-region disable value between Min_Data = 0x00 and Max_Data = 0xFF
+  * @param  Attributes This parameter can be a combination of the following values:
+  *         @arg @ref LL_MPU_REGION_SIZE_256B or @ref LL_MPU_REGION_SIZE_512B
+  *           or @ref LL_MPU_REGION_SIZE_1KB or @ref LL_MPU_REGION_SIZE_2KB or @ref LL_MPU_REGION_SIZE_4KB or @ref LL_MPU_REGION_SIZE_8KB or @ref LL_MPU_REGION_SIZE_16KB
+  *           or @ref LL_MPU_REGION_SIZE_32KB or @ref LL_MPU_REGION_SIZE_64KB or @ref LL_MPU_REGION_SIZE_128KB or @ref LL_MPU_REGION_SIZE_256KB or @ref LL_MPU_REGION_SIZE_512KB
+  *           or @ref LL_MPU_REGION_SIZE_1MB or @ref LL_MPU_REGION_SIZE_2MB or @ref LL_MPU_REGION_SIZE_4MB or @ref LL_MPU_REGION_SIZE_8MB or @ref LL_MPU_REGION_SIZE_16MB
+  *           or @ref LL_MPU_REGION_SIZE_32MB or @ref LL_MPU_REGION_SIZE_64MB or @ref LL_MPU_REGION_SIZE_128MB or @ref LL_MPU_REGION_SIZE_256MB or @ref LL_MPU_REGION_SIZE_512MB
+  *           or @ref LL_MPU_REGION_SIZE_1GB or @ref LL_MPU_REGION_SIZE_2GB or @ref LL_MPU_REGION_SIZE_4GB
+  *         @arg @ref LL_MPU_REGION_NO_ACCESS or @ref LL_MPU_REGION_PRIV_RW or @ref LL_MPU_REGION_PRIV_RW_URO or @ref LL_MPU_REGION_FULL_ACCESS
+  *           or @ref LL_MPU_REGION_PRIV_RO or @ref LL_MPU_REGION_PRIV_RO_URO
+  *         @arg @ref LL_MPU_TEX_LEVEL0 or @ref LL_MPU_TEX_LEVEL1 or @ref LL_MPU_TEX_LEVEL2 or @ref LL_MPU_TEX_LEVEL4
+  *         @arg @ref LL_MPU_INSTRUCTION_ACCESS_ENABLE or  @ref LL_MPU_INSTRUCTION_ACCESS_DISABLE
+  *         @arg @ref LL_MPU_ACCESS_SHAREABLE or @ref LL_MPU_ACCESS_NOT_SHAREABLE
+  *         @arg @ref LL_MPU_ACCESS_CACHEABLE or @ref LL_MPU_ACCESS_NOT_CACHEABLE
+  *         @arg @ref LL_MPU_ACCESS_BUFFERABLE or @ref LL_MPU_ACCESS_NOT_BUFFERABLE
+  * @retval None
+  */
+__STATIC_INLINE void LL_MPU_ConfigRegion(uint32_t Region, uint32_t SubRegionDisable, uint32_t Address, uint32_t Attributes)
+{
+  /* Set Region number */
+  WRITE_REG(MPU->RNR, Region);
+  /* Set base address */
+  WRITE_REG(MPU->RBAR, (Address & 0xFFFFFFE0U));
+  /* Configure MPU */
+  WRITE_REG(MPU->RASR, (MPU_RASR_ENABLE_Msk | Attributes | (SubRegionDisable << MPU_RASR_SRD_Pos)));
+}
+
+/**
+  * @brief  Disable a region
+  * @rmtoll MPU_RNR      REGION        LL_MPU_DisableRegion\n
+  *         MPU_RASR     ENABLE        LL_MPU_DisableRegion
+  * @param  Region This parameter can be one of the following values:
+  *         @arg @ref LL_MPU_REGION_NUMBER0
+  *         @arg @ref LL_MPU_REGION_NUMBER1
+  *         @arg @ref LL_MPU_REGION_NUMBER2
+  *         @arg @ref LL_MPU_REGION_NUMBER3
+  *         @arg @ref LL_MPU_REGION_NUMBER4
+  *         @arg @ref LL_MPU_REGION_NUMBER5
+  *         @arg @ref LL_MPU_REGION_NUMBER6
+  *         @arg @ref LL_MPU_REGION_NUMBER7
+  * @retval None
+  */
+__STATIC_INLINE void LL_MPU_DisableRegion(uint32_t Region)
+{
+  /* Set Region number */
+  WRITE_REG(MPU->RNR, Region);
+  /* Disable the MPU region */
+  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
+}
+
+/**
+  * @}
+  */
+
+#endif /* __MPU_PRESENT */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_CORTEX_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_crc.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_crc.h
new file mode 100644
index 0000000..ddb5116
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_crc.h
@@ -0,0 +1,464 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_crc.h
+  * @author  MCD Application Team
+  * @brief   Header file of CRC LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_CRC_H
+#define STM32G0xx_LL_CRC_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined(CRC)
+
+/** @defgroup CRC_LL CRC
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup CRC_LL_Exported_Constants CRC Exported Constants
+  * @{
+  */
+
+/** @defgroup CRC_LL_EC_POLYLENGTH Polynomial length
+  * @{
+  */
+#define LL_CRC_POLYLENGTH_32B              0x00000000U                              /*!< 32 bits Polynomial size */
+#define LL_CRC_POLYLENGTH_16B              CRC_CR_POLYSIZE_0                        /*!< 16 bits Polynomial size */
+#define LL_CRC_POLYLENGTH_8B               CRC_CR_POLYSIZE_1                        /*!< 8 bits Polynomial size */
+#define LL_CRC_POLYLENGTH_7B               (CRC_CR_POLYSIZE_1 | CRC_CR_POLYSIZE_0)  /*!< 7 bits Polynomial size */
+/**
+  * @}
+  */
+
+/** @defgroup CRC_LL_EC_INDATA_REVERSE Input Data Reverse
+  * @{
+  */
+#define LL_CRC_INDATA_REVERSE_NONE         0x00000000U                              /*!< Input Data bit order not affected */
+#define LL_CRC_INDATA_REVERSE_BYTE         CRC_CR_REV_IN_0                          /*!< Input Data bit reversal done by byte */
+#define LL_CRC_INDATA_REVERSE_HALFWORD     CRC_CR_REV_IN_1                          /*!< Input Data bit reversal done by half-word */
+#define LL_CRC_INDATA_REVERSE_WORD         (CRC_CR_REV_IN_1 | CRC_CR_REV_IN_0)      /*!< Input Data bit reversal done by word */
+/**
+  * @}
+  */
+
+/** @defgroup CRC_LL_EC_OUTDATA_REVERSE Output Data Reverse
+  * @{
+  */
+#define LL_CRC_OUTDATA_REVERSE_NONE        0x00000000U                               /*!< Output Data bit order not affected */
+#define LL_CRC_OUTDATA_REVERSE_BIT         CRC_CR_REV_OUT                            /*!< Output Data bit reversal done by bit */
+/**
+  * @}
+  */
+
+/** @defgroup CRC_LL_EC_Default_Polynomial_Value    Default CRC generating polynomial value
+  * @brief    Normal representation of this polynomial value is
+  *           X^32 + X^26 + X^23 + X^22 + X^16 + X^12 + X^11 + X^10 +X^8 + X^7 + X^5 + X^4 + X^2 + X + 1 .
+  * @{
+  */
+#define LL_CRC_DEFAULT_CRC32_POLY          0x04C11DB7U                               /*!< Default CRC generating polynomial value */
+/**
+  * @}
+  */
+
+/** @defgroup CRC_LL_EC_Default_InitValue    Default CRC computation initialization value
+  * @{
+  */
+#define LL_CRC_DEFAULT_CRC_INITVALUE       0xFFFFFFFFU                               /*!< Default CRC computation initialization value */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup CRC_LL_Exported_Macros CRC Exported Macros
+  * @{
+  */
+
+/** @defgroup CRC_LL_EM_WRITE_READ Common Write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in CRC register
+  * @param  __INSTANCE__ CRC Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_CRC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, __VALUE__)
+
+/**
+  * @brief  Read a value in CRC register
+  * @param  __INSTANCE__ CRC Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_CRC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup CRC_LL_Exported_Functions CRC Exported Functions
+  * @{
+  */
+
+/** @defgroup CRC_LL_EF_Configuration CRC Configuration functions
+  * @{
+  */
+
+/**
+  * @brief  Reset the CRC calculation unit.
+  * @note   If Programmable Initial CRC value feature
+  *         is available, also set the Data Register to the value stored in the
+  *         CRC_INIT register, otherwise, reset Data Register to its default value.
+  * @rmtoll CR           RESET         LL_CRC_ResetCRCCalculationUnit
+  * @param  CRCx CRC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRC_ResetCRCCalculationUnit(CRC_TypeDef *CRCx)
+{
+  SET_BIT(CRCx->CR, CRC_CR_RESET);
+}
+
+/**
+  * @brief  Configure size of the polynomial.
+  * @rmtoll CR           POLYSIZE      LL_CRC_SetPolynomialSize
+  * @param  CRCx CRC Instance
+  * @param  PolySize This parameter can be one of the following values:
+  *         @arg @ref LL_CRC_POLYLENGTH_32B
+  *         @arg @ref LL_CRC_POLYLENGTH_16B
+  *         @arg @ref LL_CRC_POLYLENGTH_8B
+  *         @arg @ref LL_CRC_POLYLENGTH_7B
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRC_SetPolynomialSize(CRC_TypeDef *CRCx, uint32_t PolySize)
+{
+  MODIFY_REG(CRCx->CR, CRC_CR_POLYSIZE, PolySize);
+}
+
+/**
+  * @brief  Return size of the polynomial.
+  * @rmtoll CR           POLYSIZE      LL_CRC_GetPolynomialSize
+  * @param  CRCx CRC Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_CRC_POLYLENGTH_32B
+  *         @arg @ref LL_CRC_POLYLENGTH_16B
+  *         @arg @ref LL_CRC_POLYLENGTH_8B
+  *         @arg @ref LL_CRC_POLYLENGTH_7B
+  */
+__STATIC_INLINE uint32_t LL_CRC_GetPolynomialSize(CRC_TypeDef *CRCx)
+{
+  return (uint32_t)(READ_BIT(CRCx->CR, CRC_CR_POLYSIZE));
+}
+
+/**
+  * @brief  Configure the reversal of the bit order of the input data
+  * @rmtoll CR           REV_IN        LL_CRC_SetInputDataReverseMode
+  * @param  CRCx CRC Instance
+  * @param  ReverseMode This parameter can be one of the following values:
+  *         @arg @ref LL_CRC_INDATA_REVERSE_NONE
+  *         @arg @ref LL_CRC_INDATA_REVERSE_BYTE
+  *         @arg @ref LL_CRC_INDATA_REVERSE_HALFWORD
+  *         @arg @ref LL_CRC_INDATA_REVERSE_WORD
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRC_SetInputDataReverseMode(CRC_TypeDef *CRCx, uint32_t ReverseMode)
+{
+  MODIFY_REG(CRCx->CR, CRC_CR_REV_IN, ReverseMode);
+}
+
+/**
+  * @brief  Return type of reversal for input data bit order
+  * @rmtoll CR           REV_IN        LL_CRC_GetInputDataReverseMode
+  * @param  CRCx CRC Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_CRC_INDATA_REVERSE_NONE
+  *         @arg @ref LL_CRC_INDATA_REVERSE_BYTE
+  *         @arg @ref LL_CRC_INDATA_REVERSE_HALFWORD
+  *         @arg @ref LL_CRC_INDATA_REVERSE_WORD
+  */
+__STATIC_INLINE uint32_t LL_CRC_GetInputDataReverseMode(CRC_TypeDef *CRCx)
+{
+  return (uint32_t)(READ_BIT(CRCx->CR, CRC_CR_REV_IN));
+}
+
+/**
+  * @brief  Configure the reversal of the bit order of the Output data
+  * @rmtoll CR           REV_OUT       LL_CRC_SetOutputDataReverseMode
+  * @param  CRCx CRC Instance
+  * @param  ReverseMode This parameter can be one of the following values:
+  *         @arg @ref LL_CRC_OUTDATA_REVERSE_NONE
+  *         @arg @ref LL_CRC_OUTDATA_REVERSE_BIT
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRC_SetOutputDataReverseMode(CRC_TypeDef *CRCx, uint32_t ReverseMode)
+{
+  MODIFY_REG(CRCx->CR, CRC_CR_REV_OUT, ReverseMode);
+}
+
+/**
+  * @brief  Configure the reversal of the bit order of the Output data
+  * @rmtoll CR           REV_OUT       LL_CRC_GetOutputDataReverseMode
+  * @param  CRCx CRC Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_CRC_OUTDATA_REVERSE_NONE
+  *         @arg @ref LL_CRC_OUTDATA_REVERSE_BIT
+  */
+__STATIC_INLINE uint32_t LL_CRC_GetOutputDataReverseMode(CRC_TypeDef *CRCx)
+{
+  return (uint32_t)(READ_BIT(CRCx->CR, CRC_CR_REV_OUT));
+}
+
+/**
+  * @brief  Initialize the Programmable initial CRC value.
+  * @note   If the CRC size is less than 32 bits, the least significant bits
+  *         are used to write the correct value
+  * @note   LL_CRC_DEFAULT_CRC_INITVALUE could be used as value for InitCrc parameter.
+  * @rmtoll INIT         INIT          LL_CRC_SetInitialData
+  * @param  CRCx CRC Instance
+  * @param  InitCrc Value to be programmed in Programmable initial CRC value register
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRC_SetInitialData(CRC_TypeDef *CRCx, uint32_t InitCrc)
+{
+  WRITE_REG(CRCx->INIT, InitCrc);
+}
+
+/**
+  * @brief  Return current Initial CRC value.
+  * @note   If the CRC size is less than 32 bits, the least significant bits
+  *         are used to read the correct value
+  * @rmtoll INIT         INIT          LL_CRC_GetInitialData
+  * @param  CRCx CRC Instance
+  * @retval Value programmed in Programmable initial CRC value register
+  */
+__STATIC_INLINE uint32_t LL_CRC_GetInitialData(CRC_TypeDef *CRCx)
+{
+  return (uint32_t)(READ_REG(CRCx->INIT));
+}
+
+/**
+  * @brief  Initialize the Programmable polynomial value
+  *         (coefficients of the polynomial to be used for CRC calculation).
+  * @note   LL_CRC_DEFAULT_CRC32_POLY could be used as value for PolynomCoef parameter.
+  * @note   Please check Reference Manual and existing Errata Sheets,
+  *         regarding possible limitations for Polynomial values usage.
+  *         For example, for a polynomial of degree 7, X^7 + X^6 + X^5 + X^2 + 1 is written 0x65
+  * @rmtoll POL          POL           LL_CRC_SetPolynomialCoef
+  * @param  CRCx CRC Instance
+  * @param  PolynomCoef Value to be programmed in Programmable Polynomial value register
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRC_SetPolynomialCoef(CRC_TypeDef *CRCx, uint32_t PolynomCoef)
+{
+  WRITE_REG(CRCx->POL, PolynomCoef);
+}
+
+/**
+  * @brief  Return current Programmable polynomial value
+  * @note   Please check Reference Manual and existing Errata Sheets,
+  *         regarding possible limitations for Polynomial values usage.
+  *         For example, for a polynomial of degree 7, X^7 + X^6 + X^5 + X^2 + 1 is written 0x65
+  * @rmtoll POL          POL           LL_CRC_GetPolynomialCoef
+  * @param  CRCx CRC Instance
+  * @retval Value programmed in Programmable Polynomial value register
+  */
+__STATIC_INLINE uint32_t LL_CRC_GetPolynomialCoef(CRC_TypeDef *CRCx)
+{
+  return (uint32_t)(READ_REG(CRCx->POL));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup CRC_LL_EF_Data_Management Data_Management
+  * @{
+  */
+
+/**
+  * @brief  Write given 32-bit data to the CRC calculator
+  * @rmtoll DR           DR            LL_CRC_FeedData32
+  * @param  CRCx CRC Instance
+  * @param  InData value to be provided to CRC calculator between between Min_Data=0 and Max_Data=0xFFFFFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRC_FeedData32(CRC_TypeDef *CRCx, uint32_t InData)
+{
+  WRITE_REG(CRCx->DR, InData);
+}
+
+/**
+  * @brief  Write given 16-bit data to the CRC calculator
+  * @rmtoll DR           DR            LL_CRC_FeedData16
+  * @param  CRCx CRC Instance
+  * @param  InData 16 bit value to be provided to CRC calculator between between Min_Data=0 and Max_Data=0xFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRC_FeedData16(CRC_TypeDef *CRCx, uint16_t InData)
+{
+  __IO uint16_t *pReg;
+
+  pReg = (__IO uint16_t *)(__IO void *)(&CRCx->DR);                             /* Derogation MisraC2012 R.11.5 */
+  *pReg = InData;
+}
+
+/**
+  * @brief  Write given 8-bit data to the CRC calculator
+  * @rmtoll DR           DR            LL_CRC_FeedData8
+  * @param  CRCx CRC Instance
+  * @param  InData 8 bit value to be provided to CRC calculator between between Min_Data=0 and Max_Data=0xFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRC_FeedData8(CRC_TypeDef *CRCx, uint8_t InData)
+{
+  *(uint8_t __IO *)(&CRCx->DR) = (uint8_t) InData;
+}
+
+/**
+  * @brief  Return current CRC calculation result. 32 bits value is returned.
+  * @rmtoll DR           DR            LL_CRC_ReadData32
+  * @param  CRCx CRC Instance
+  * @retval Current CRC calculation result as stored in CRC_DR register (32 bits).
+  */
+__STATIC_INLINE uint32_t LL_CRC_ReadData32(CRC_TypeDef *CRCx)
+{
+  return (uint32_t)(READ_REG(CRCx->DR));
+}
+
+/**
+  * @brief  Return current CRC calculation result. 16 bits value is returned.
+  * @note   This function is expected to be used in a 16 bits CRC polynomial size context.
+  * @rmtoll DR           DR            LL_CRC_ReadData16
+  * @param  CRCx CRC Instance
+  * @retval Current CRC calculation result as stored in CRC_DR register (16 bits).
+  */
+__STATIC_INLINE uint16_t LL_CRC_ReadData16(CRC_TypeDef *CRCx)
+{
+  return (uint16_t)READ_REG(CRCx->DR);
+}
+
+/**
+  * @brief  Return current CRC calculation result. 8 bits value is returned.
+  * @note   This function is expected to be used in a 8 bits CRC polynomial size context.
+  * @rmtoll DR           DR            LL_CRC_ReadData8
+  * @param  CRCx CRC Instance
+  * @retval Current CRC calculation result as stored in CRC_DR register (8 bits).
+  */
+__STATIC_INLINE uint8_t LL_CRC_ReadData8(CRC_TypeDef *CRCx)
+{
+  return (uint8_t)READ_REG(CRCx->DR);
+}
+
+/**
+  * @brief  Return current CRC calculation result. 7 bits value is returned.
+  * @note   This function is expected to be used in a 7 bits CRC polynomial size context.
+  * @rmtoll DR           DR            LL_CRC_ReadData7
+  * @param  CRCx CRC Instance
+  * @retval Current CRC calculation result as stored in CRC_DR register (7 bits).
+  */
+__STATIC_INLINE uint8_t LL_CRC_ReadData7(CRC_TypeDef *CRCx)
+{
+  return (uint8_t)(READ_REG(CRCx->DR) & 0x7FU);
+}
+
+/**
+  * @brief  Return data stored in the Independent Data(IDR) register.
+  * @note   This register can be used as a temporary storage location for one 32-bit long data.
+  * @rmtoll IDR          IDR           LL_CRC_Read_IDR
+  * @param  CRCx CRC Instance
+  * @retval Value stored in CRC_IDR register (General-purpose 32-bit data register).
+  */
+__STATIC_INLINE uint32_t LL_CRC_Read_IDR(CRC_TypeDef *CRCx)
+{
+  return (uint32_t)(READ_REG(CRCx->IDR));
+}
+
+/**
+  * @brief  Store data in the Independent Data(IDR) register.
+  * @note   This register can be used as a temporary storage location for one 32-bit long data.
+  * @rmtoll IDR          IDR           LL_CRC_Write_IDR
+  * @param  CRCx CRC Instance
+  * @param  InData value to be stored in CRC_IDR register (32-bit) between Min_Data=0 and Max_Data=0xFFFFFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRC_Write_IDR(CRC_TypeDef *CRCx, uint32_t InData)
+{
+  *((uint32_t __IO *)(&CRCx->IDR)) = (uint32_t) InData;
+}
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup CRC_LL_EF_Init Initialization and de-initialization functions
+  * @{
+  */
+
+ErrorStatus LL_CRC_DeInit(CRC_TypeDef *CRCx);
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* defined(CRC) */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_CRC_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_crs.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_crs.h
new file mode 100644
index 0000000..b49b7f4
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_crs.h
@@ -0,0 +1,783 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_crs.h
+  * @author  MCD Application Team
+  * @brief   Header file of CRS LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_CRS_H
+#define STM32G0xx_LL_CRS_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined(CRS)
+
+/** @defgroup CRS_LL CRS
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup CRS_LL_Exported_Constants CRS Exported Constants
+  * @{
+  */
+
+/** @defgroup CRS_LL_EC_GET_FLAG Get Flags Defines
+  * @brief    Flags defines which can be used with LL_CRS_ReadReg function
+  * @{
+  */
+#define LL_CRS_ISR_SYNCOKF                 CRS_ISR_SYNCOKF
+#define LL_CRS_ISR_SYNCWARNF               CRS_ISR_SYNCWARNF
+#define LL_CRS_ISR_ERRF                    CRS_ISR_ERRF
+#define LL_CRS_ISR_ESYNCF                  CRS_ISR_ESYNCF
+#define LL_CRS_ISR_SYNCERR                 CRS_ISR_SYNCERR
+#define LL_CRS_ISR_SYNCMISS                CRS_ISR_SYNCMISS
+#define LL_CRS_ISR_TRIMOVF                 CRS_ISR_TRIMOVF
+/**
+  * @}
+  */
+
+/** @defgroup CRS_LL_EC_IT IT Defines
+  * @brief    IT defines which can be used with LL_CRS_ReadReg and  LL_CRS_WriteReg functions
+  * @{
+  */
+#define LL_CRS_CR_SYNCOKIE                 CRS_CR_SYNCOKIE
+#define LL_CRS_CR_SYNCWARNIE               CRS_CR_SYNCWARNIE
+#define LL_CRS_CR_ERRIE                    CRS_CR_ERRIE
+#define LL_CRS_CR_ESYNCIE                  CRS_CR_ESYNCIE
+/**
+  * @}
+  */
+
+/** @defgroup CRS_LL_EC_SYNC_DIV Synchronization Signal Divider
+  * @{
+  */
+#define LL_CRS_SYNC_DIV_1                  0x00000000U                               /*!< Synchro Signal not divided (default) */
+#define LL_CRS_SYNC_DIV_2                  CRS_CFGR_SYNCDIV_0                        /*!< Synchro Signal divided by 2 */
+#define LL_CRS_SYNC_DIV_4                  CRS_CFGR_SYNCDIV_1                        /*!< Synchro Signal divided by 4 */
+#define LL_CRS_SYNC_DIV_8                  (CRS_CFGR_SYNCDIV_1 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 8 */
+#define LL_CRS_SYNC_DIV_16                 CRS_CFGR_SYNCDIV_2                        /*!< Synchro Signal divided by 16 */
+#define LL_CRS_SYNC_DIV_32                 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 32 */
+#define LL_CRS_SYNC_DIV_64                 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_1) /*!< Synchro Signal divided by 64 */
+#define LL_CRS_SYNC_DIV_128                CRS_CFGR_SYNCDIV                          /*!< Synchro Signal divided by 128 */
+/**
+  * @}
+  */
+
+/** @defgroup CRS_LL_EC_SYNC_SOURCE Synchronization Signal Source
+  * @{
+  */
+#define LL_CRS_SYNC_SOURCE_GPIO            0x00000000U             /*!< Synchro Signal source GPIO */
+#define LL_CRS_SYNC_SOURCE_LSE             CRS_CFGR_SYNCSRC_0      /*!< Synchro Signal source LSE */
+#define LL_CRS_SYNC_SOURCE_USB             CRS_CFGR_SYNCSRC_1      /*!< Synchro Signal source USB SOF (default)*/
+/**
+  * @}
+  */
+
+/** @defgroup CRS_LL_EC_SYNC_POLARITY Synchronization Signal Polarity
+  * @{
+  */
+#define LL_CRS_SYNC_POLARITY_RISING        0x00000000U           /*!< Synchro Active on rising edge (default) */
+#define LL_CRS_SYNC_POLARITY_FALLING       CRS_CFGR_SYNCPOL      /*!< Synchro Active on falling edge */
+/**
+  * @}
+  */
+
+/** @defgroup CRS_LL_EC_FREQERRORDIR Frequency Error Direction
+  * @{
+  */
+#define LL_CRS_FREQ_ERROR_DIR_UP           0x00000000U         /*!< Upcounting direction, the actual frequency is above the target */
+#define LL_CRS_FREQ_ERROR_DIR_DOWN         CRS_ISR_FEDIR       /*!< Downcounting direction, the actual frequency is below the target */
+/**
+  * @}
+  */
+
+/** @defgroup CRS_LL_EC_DEFAULTVALUES Default Values
+  * @{
+  */
+/**
+  * @brief Reset value of the RELOAD field
+  * @note The reset value of the RELOAD field corresponds to a target frequency of 48 MHz
+  *       and a synchronization signal frequency of 1 kHz (SOF signal from USB)
+  */
+#define LL_CRS_RELOADVALUE_DEFAULT         0x0000BB7FU
+
+/**
+  * @brief Reset value of Frequency error limit.
+  */
+#define LL_CRS_ERRORLIMIT_DEFAULT          0x00000022U
+
+/**
+  * @brief Reset value of the HSI48 Calibration field
+  * @note The default value is 64, which corresponds to the middle of the trimming interval.
+  *       The trimming step is specified in the product datasheet.
+  *       A higher TRIM value corresponds to a higher output frequency.
+  */
+#define LL_CRS_HSI48CALIBRATION_DEFAULT    0x00000040U
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup CRS_LL_Exported_Macros CRS Exported Macros
+  * @{
+  */
+
+/** @defgroup CRS_LL_EM_WRITE_READ Common Write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in CRS register
+  * @param  __INSTANCE__ CRS Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_CRS_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in CRS register
+  * @param  __INSTANCE__ CRS Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_CRS_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
+/**
+  * @}
+  */
+
+/** @defgroup CRS_LL_EM_Exported_Macros_Calculate_Reload Exported_Macros_Calculate_Reload
+  * @{
+  */
+
+/**
+  * @brief  Macro to calculate reload value to be set in CRS register according to target and sync frequencies
+  * @note   The RELOAD value should be selected according to the ratio between
+  *         the target frequency and the frequency of the synchronization source after
+  *         prescaling. It is then decreased by one in order to reach the expected
+  *         synchronization on the zero value. The formula is the following:
+  *              RELOAD = (fTARGET / fSYNC) -1
+  * @param  __FTARGET__ Target frequency (value in Hz)
+  * @param  __FSYNC__ Synchronization signal frequency (value in Hz)
+  * @retval Reload value (in Hz)
+  */
+#define __LL_CRS_CALC_CALCULATE_RELOADVALUE(__FTARGET__, __FSYNC__) (((__FTARGET__) / (__FSYNC__)) - 1U)
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup CRS_LL_Exported_Functions CRS Exported Functions
+  * @{
+  */
+
+/** @defgroup CRS_LL_EF_Configuration Configuration
+  * @{
+  */
+
+/**
+  * @brief  Enable Frequency error counter
+  * @note When this bit is set, the CRS_CFGR register is write-protected and cannot be modified
+  * @rmtoll CR           CEN           LL_CRS_EnableFreqErrorCounter
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_EnableFreqErrorCounter(void)
+{
+  SET_BIT(CRS->CR, CRS_CR_CEN);
+}
+
+/**
+  * @brief  Disable Frequency error counter
+  * @rmtoll CR           CEN           LL_CRS_DisableFreqErrorCounter
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_DisableFreqErrorCounter(void)
+{
+  CLEAR_BIT(CRS->CR, CRS_CR_CEN);
+}
+
+/**
+  * @brief  Check if Frequency error counter is enabled or not
+  * @rmtoll CR           CEN           LL_CRS_IsEnabledFreqErrorCounter
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_CRS_IsEnabledFreqErrorCounter(void)
+{
+  return ((READ_BIT(CRS->CR, CRS_CR_CEN) == (CRS_CR_CEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable Automatic trimming counter
+  * @rmtoll CR           AUTOTRIMEN    LL_CRS_EnableAutoTrimming
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_EnableAutoTrimming(void)
+{
+  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN);
+}
+
+/**
+  * @brief  Disable Automatic trimming counter
+  * @rmtoll CR           AUTOTRIMEN    LL_CRS_DisableAutoTrimming
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_DisableAutoTrimming(void)
+{
+  CLEAR_BIT(CRS->CR, CRS_CR_AUTOTRIMEN);
+}
+
+/**
+  * @brief  Check if Automatic trimming is enabled or not
+  * @rmtoll CR           AUTOTRIMEN    LL_CRS_IsEnabledAutoTrimming
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_CRS_IsEnabledAutoTrimming(void)
+{
+  return ((READ_BIT(CRS->CR, CRS_CR_AUTOTRIMEN) == (CRS_CR_AUTOTRIMEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set HSI48 oscillator smooth trimming
+  * @note   When the AUTOTRIMEN bit is set, this field is controlled by hardware and is read-only
+  * @rmtoll CR           TRIM          LL_CRS_SetHSI48SmoothTrimming
+  * @param  Value a number between Min_Data = 0 and Max_Data = 127
+  * @note   Default value can be set thanks to @ref LL_CRS_HSI48CALIBRATION_DEFAULT
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_SetHSI48SmoothTrimming(uint32_t Value)
+{
+  MODIFY_REG(CRS->CR, CRS_CR_TRIM, Value << CRS_CR_TRIM_Pos);
+}
+
+/**
+  * @brief  Get HSI48 oscillator smooth trimming
+  * @rmtoll CR           TRIM          LL_CRS_GetHSI48SmoothTrimming
+  * @retval a number between Min_Data = 0 and Max_Data = 127
+  */
+__STATIC_INLINE uint32_t LL_CRS_GetHSI48SmoothTrimming(void)
+{
+  return (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Pos);
+}
+
+/**
+  * @brief  Set counter reload value
+  * @rmtoll CFGR         RELOAD        LL_CRS_SetReloadCounter
+  * @param  Value a number between Min_Data = 0 and Max_Data = 0xFFFF
+  * @note   Default value can be set thanks to @ref LL_CRS_RELOADVALUE_DEFAULT
+  *         Otherwise it can be calculated in using macro @ref __LL_CRS_CALC_CALCULATE_RELOADVALUE (_FTARGET_, _FSYNC_)
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_SetReloadCounter(uint32_t Value)
+{
+  MODIFY_REG(CRS->CFGR, CRS_CFGR_RELOAD, Value);
+}
+
+/**
+  * @brief  Get counter reload value
+  * @rmtoll CFGR         RELOAD        LL_CRS_GetReloadCounter
+  * @retval a number between Min_Data = 0 and Max_Data = 0xFFFF
+  */
+__STATIC_INLINE uint32_t LL_CRS_GetReloadCounter(void)
+{
+  return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
+}
+
+/**
+  * @brief  Set frequency error limit
+  * @rmtoll CFGR         FELIM         LL_CRS_SetFreqErrorLimit
+  * @param  Value a number between Min_Data = 0 and Max_Data = 255
+  * @note   Default value can be set thanks to @ref LL_CRS_ERRORLIMIT_DEFAULT
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_SetFreqErrorLimit(uint32_t Value)
+{
+  MODIFY_REG(CRS->CFGR, CRS_CFGR_FELIM, Value << CRS_CFGR_FELIM_Pos);
+}
+
+/**
+  * @brief  Get frequency error limit
+  * @rmtoll CFGR         FELIM         LL_CRS_GetFreqErrorLimit
+  * @retval A number between Min_Data = 0 and Max_Data = 255
+  */
+__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorLimit(void)
+{
+  return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_FELIM) >> CRS_CFGR_FELIM_Pos);
+}
+
+/**
+  * @brief  Set division factor for SYNC signal
+  * @rmtoll CFGR         SYNCDIV       LL_CRS_SetSyncDivider
+  * @param  Divider This parameter can be one of the following values:
+  *         @arg @ref LL_CRS_SYNC_DIV_1
+  *         @arg @ref LL_CRS_SYNC_DIV_2
+  *         @arg @ref LL_CRS_SYNC_DIV_4
+  *         @arg @ref LL_CRS_SYNC_DIV_8
+  *         @arg @ref LL_CRS_SYNC_DIV_16
+  *         @arg @ref LL_CRS_SYNC_DIV_32
+  *         @arg @ref LL_CRS_SYNC_DIV_64
+  *         @arg @ref LL_CRS_SYNC_DIV_128
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_SetSyncDivider(uint32_t Divider)
+{
+  MODIFY_REG(CRS->CFGR, CRS_CFGR_SYNCDIV, Divider);
+}
+
+/**
+  * @brief  Get division factor for SYNC signal
+  * @rmtoll CFGR         SYNCDIV       LL_CRS_GetSyncDivider
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_CRS_SYNC_DIV_1
+  *         @arg @ref LL_CRS_SYNC_DIV_2
+  *         @arg @ref LL_CRS_SYNC_DIV_4
+  *         @arg @ref LL_CRS_SYNC_DIV_8
+  *         @arg @ref LL_CRS_SYNC_DIV_16
+  *         @arg @ref LL_CRS_SYNC_DIV_32
+  *         @arg @ref LL_CRS_SYNC_DIV_64
+  *         @arg @ref LL_CRS_SYNC_DIV_128
+  */
+__STATIC_INLINE uint32_t LL_CRS_GetSyncDivider(void)
+{
+  return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_SYNCDIV));
+}
+
+/**
+  * @brief  Set SYNC signal source
+  * @rmtoll CFGR         SYNCSRC       LL_CRS_SetSyncSignalSource
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_CRS_SYNC_SOURCE_GPIO
+  *         @arg @ref LL_CRS_SYNC_SOURCE_LSE
+  *         @arg @ref LL_CRS_SYNC_SOURCE_USB
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_SetSyncSignalSource(uint32_t Source)
+{
+  MODIFY_REG(CRS->CFGR, CRS_CFGR_SYNCSRC, Source);
+}
+
+/**
+  * @brief  Get SYNC signal source
+  * @rmtoll CFGR         SYNCSRC       LL_CRS_GetSyncSignalSource
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_CRS_SYNC_SOURCE_GPIO
+  *         @arg @ref LL_CRS_SYNC_SOURCE_LSE
+  *         @arg @ref LL_CRS_SYNC_SOURCE_USB
+  */
+__STATIC_INLINE uint32_t LL_CRS_GetSyncSignalSource(void)
+{
+  return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_SYNCSRC));
+}
+
+/**
+  * @brief  Set input polarity for the SYNC signal source
+  * @rmtoll CFGR         SYNCPOL       LL_CRS_SetSyncPolarity
+  * @param  Polarity This parameter can be one of the following values:
+  *         @arg @ref LL_CRS_SYNC_POLARITY_RISING
+  *         @arg @ref LL_CRS_SYNC_POLARITY_FALLING
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_SetSyncPolarity(uint32_t Polarity)
+{
+  MODIFY_REG(CRS->CFGR, CRS_CFGR_SYNCPOL, Polarity);
+}
+
+/**
+  * @brief  Get input polarity for the SYNC signal source
+  * @rmtoll CFGR         SYNCPOL       LL_CRS_GetSyncPolarity
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_CRS_SYNC_POLARITY_RISING
+  *         @arg @ref LL_CRS_SYNC_POLARITY_FALLING
+  */
+__STATIC_INLINE uint32_t LL_CRS_GetSyncPolarity(void)
+{
+  return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_SYNCPOL));
+}
+
+/**
+  * @brief  Configure CRS for the synchronization
+  * @rmtoll CR           TRIM          LL_CRS_ConfigSynchronization\n
+  *         CFGR         RELOAD        LL_CRS_ConfigSynchronization\n
+  *         CFGR         FELIM         LL_CRS_ConfigSynchronization\n
+  *         CFGR         SYNCDIV       LL_CRS_ConfigSynchronization\n
+  *         CFGR         SYNCSRC       LL_CRS_ConfigSynchronization\n
+  *         CFGR         SYNCPOL       LL_CRS_ConfigSynchronization
+  * @param  HSI48CalibrationValue a number between Min_Data = 0 and Max_Data = 127
+  * @param  ErrorLimitValue a number between Min_Data = 0 and Max_Data = 0xFFFF
+  * @param  ReloadValue a number between Min_Data = 0 and Max_Data = 255
+  * @param  Settings This parameter can be a combination of the following values:
+  *         @arg @ref LL_CRS_SYNC_DIV_1 or @ref LL_CRS_SYNC_DIV_2 or @ref LL_CRS_SYNC_DIV_4 or @ref LL_CRS_SYNC_DIV_8
+  *              or @ref LL_CRS_SYNC_DIV_16 or @ref LL_CRS_SYNC_DIV_32 or @ref LL_CRS_SYNC_DIV_64 or @ref LL_CRS_SYNC_DIV_128
+  *         @arg @ref LL_CRS_SYNC_SOURCE_GPIO or @ref LL_CRS_SYNC_SOURCE_LSE or @ref LL_CRS_SYNC_SOURCE_USB
+  *         @arg @ref LL_CRS_SYNC_POLARITY_RISING or @ref LL_CRS_SYNC_POLARITY_FALLING
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_ConfigSynchronization(uint32_t HSI48CalibrationValue, uint32_t ErrorLimitValue, uint32_t ReloadValue, uint32_t Settings)
+{
+  MODIFY_REG(CRS->CR, CRS_CR_TRIM, HSI48CalibrationValue);
+  MODIFY_REG(CRS->CFGR,
+             CRS_CFGR_RELOAD | CRS_CFGR_FELIM | CRS_CFGR_SYNCDIV | CRS_CFGR_SYNCSRC | CRS_CFGR_SYNCPOL,
+             ReloadValue | (ErrorLimitValue << CRS_CFGR_FELIM_Pos) | Settings);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup CRS_LL_EF_CRS_Management CRS_Management
+  * @{
+  */
+
+/**
+  * @brief  Generate software SYNC event
+  * @rmtoll CR           SWSYNC        LL_CRS_GenerateEvent_SWSYNC
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_GenerateEvent_SWSYNC(void)
+{
+  SET_BIT(CRS->CR, CRS_CR_SWSYNC);
+}
+
+/**
+  * @brief  Get the frequency error direction latched in the time of the last
+  * SYNC event
+  * @rmtoll ISR          FEDIR         LL_CRS_GetFreqErrorDirection
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_CRS_FREQ_ERROR_DIR_UP
+  *         @arg @ref LL_CRS_FREQ_ERROR_DIR_DOWN
+  */
+__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorDirection(void)
+{
+  return (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
+}
+
+/**
+  * @brief  Get the frequency error counter value latched in the time of the last SYNC event
+  * @rmtoll ISR          FECAP         LL_CRS_GetFreqErrorCapture
+  * @retval A number between Min_Data = 0x0000 and Max_Data = 0xFFFF
+  */
+__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorCapture(void)
+{
+  return (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Pos);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup CRS_LL_EF_FLAG_Management FLAG_Management
+  * @{
+  */
+
+/**
+  * @brief  Check if SYNC event OK signal occurred or not
+  * @rmtoll ISR          SYNCOKF       LL_CRS_IsActiveFlag_SYNCOK
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCOK(void)
+{
+  return ((READ_BIT(CRS->ISR, CRS_ISR_SYNCOKF) == (CRS_ISR_SYNCOKF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if SYNC warning signal occurred or not
+  * @rmtoll ISR          SYNCWARNF     LL_CRS_IsActiveFlag_SYNCWARN
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCWARN(void)
+{
+  return ((READ_BIT(CRS->ISR, CRS_ISR_SYNCWARNF) == (CRS_ISR_SYNCWARNF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Synchronization or trimming error signal occurred or not
+  * @rmtoll ISR          ERRF          LL_CRS_IsActiveFlag_ERR
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_ERR(void)
+{
+  return ((READ_BIT(CRS->ISR, CRS_ISR_ERRF) == (CRS_ISR_ERRF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Expected SYNC signal occurred or not
+  * @rmtoll ISR          ESYNCF        LL_CRS_IsActiveFlag_ESYNC
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_ESYNC(void)
+{
+  return ((READ_BIT(CRS->ISR, CRS_ISR_ESYNCF) == (CRS_ISR_ESYNCF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if SYNC error signal occurred or not
+  * @rmtoll ISR          SYNCERR       LL_CRS_IsActiveFlag_SYNCERR
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCERR(void)
+{
+  return ((READ_BIT(CRS->ISR, CRS_ISR_SYNCERR) == (CRS_ISR_SYNCERR)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if SYNC missed error signal occurred or not
+  * @rmtoll ISR          SYNCMISS      LL_CRS_IsActiveFlag_SYNCMISS
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCMISS(void)
+{
+  return ((READ_BIT(CRS->ISR, CRS_ISR_SYNCMISS) == (CRS_ISR_SYNCMISS)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Trimming overflow or underflow occurred or not
+  * @rmtoll ISR          TRIMOVF       LL_CRS_IsActiveFlag_TRIMOVF
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_TRIMOVF(void)
+{
+  return ((READ_BIT(CRS->ISR, CRS_ISR_TRIMOVF) == (CRS_ISR_TRIMOVF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the SYNC event OK flag
+  * @rmtoll ICR          SYNCOKC       LL_CRS_ClearFlag_SYNCOK
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_ClearFlag_SYNCOK(void)
+{
+  WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
+}
+
+/**
+  * @brief  Clear the  SYNC warning flag
+  * @rmtoll ICR          SYNCWARNC     LL_CRS_ClearFlag_SYNCWARN
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_ClearFlag_SYNCWARN(void)
+{
+  WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
+}
+
+/**
+  * @brief  Clear TRIMOVF, SYNCMISS and SYNCERR bits and consequently also
+  * the ERR flag
+  * @rmtoll ICR          ERRC          LL_CRS_ClearFlag_ERR
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_ClearFlag_ERR(void)
+{
+  WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
+}
+
+/**
+  * @brief  Clear Expected SYNC flag
+  * @rmtoll ICR          ESYNCC        LL_CRS_ClearFlag_ESYNC
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_ClearFlag_ESYNC(void)
+{
+  WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup CRS_LL_EF_IT_Management IT_Management
+  * @{
+  */
+
+/**
+  * @brief  Enable SYNC event OK interrupt
+  * @rmtoll CR           SYNCOKIE      LL_CRS_EnableIT_SYNCOK
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_EnableIT_SYNCOK(void)
+{
+  SET_BIT(CRS->CR, CRS_CR_SYNCOKIE);
+}
+
+/**
+  * @brief  Disable SYNC event OK interrupt
+  * @rmtoll CR           SYNCOKIE      LL_CRS_DisableIT_SYNCOK
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_DisableIT_SYNCOK(void)
+{
+  CLEAR_BIT(CRS->CR, CRS_CR_SYNCOKIE);
+}
+
+/**
+  * @brief  Check if SYNC event OK interrupt is enabled or not
+  * @rmtoll CR           SYNCOKIE      LL_CRS_IsEnabledIT_SYNCOK
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_SYNCOK(void)
+{
+  return ((READ_BIT(CRS->CR, CRS_CR_SYNCOKIE) == (CRS_CR_SYNCOKIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable SYNC warning interrupt
+  * @rmtoll CR           SYNCWARNIE    LL_CRS_EnableIT_SYNCWARN
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_EnableIT_SYNCWARN(void)
+{
+  SET_BIT(CRS->CR, CRS_CR_SYNCWARNIE);
+}
+
+/**
+  * @brief  Disable SYNC warning interrupt
+  * @rmtoll CR           SYNCWARNIE    LL_CRS_DisableIT_SYNCWARN
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_DisableIT_SYNCWARN(void)
+{
+  CLEAR_BIT(CRS->CR, CRS_CR_SYNCWARNIE);
+}
+
+/**
+  * @brief  Check if SYNC warning interrupt is enabled or not
+  * @rmtoll CR           SYNCWARNIE    LL_CRS_IsEnabledIT_SYNCWARN
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_SYNCWARN(void)
+{
+  return ((READ_BIT(CRS->CR, CRS_CR_SYNCWARNIE) == (CRS_CR_SYNCWARNIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable Synchronization or trimming error interrupt
+  * @rmtoll CR           ERRIE         LL_CRS_EnableIT_ERR
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_EnableIT_ERR(void)
+{
+  SET_BIT(CRS->CR, CRS_CR_ERRIE);
+}
+
+/**
+  * @brief  Disable Synchronization or trimming error interrupt
+  * @rmtoll CR           ERRIE         LL_CRS_DisableIT_ERR
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_DisableIT_ERR(void)
+{
+  CLEAR_BIT(CRS->CR, CRS_CR_ERRIE);
+}
+
+/**
+  * @brief  Check if Synchronization or trimming error interrupt is enabled or not
+  * @rmtoll CR           ERRIE         LL_CRS_IsEnabledIT_ERR
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_ERR(void)
+{
+  return ((READ_BIT(CRS->CR, CRS_CR_ERRIE) == (CRS_CR_ERRIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable Expected SYNC interrupt
+  * @rmtoll CR           ESYNCIE       LL_CRS_EnableIT_ESYNC
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_EnableIT_ESYNC(void)
+{
+  SET_BIT(CRS->CR, CRS_CR_ESYNCIE);
+}
+
+/**
+  * @brief  Disable Expected SYNC interrupt
+  * @rmtoll CR           ESYNCIE       LL_CRS_DisableIT_ESYNC
+  * @retval None
+  */
+__STATIC_INLINE void LL_CRS_DisableIT_ESYNC(void)
+{
+  CLEAR_BIT(CRS->CR, CRS_CR_ESYNCIE);
+}
+
+/**
+  * @brief  Check if Expected SYNC interrupt is enabled or not
+  * @rmtoll CR           ESYNCIE       LL_CRS_IsEnabledIT_ESYNC
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_ESYNC(void)
+{
+  return ((READ_BIT(CRS->CR, CRS_CR_ESYNCIE) == (CRS_CR_ESYNCIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup CRS_LL_EF_Init Initialization and de-initialization functions
+  * @{
+  */
+
+ErrorStatus LL_CRS_DeInit(void);
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* defined(CRS) */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_CRS_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dac.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dac.h
new file mode 100644
index 0000000..1c2a875
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dac.h
@@ -0,0 +1,1775 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_dac.h
+  * @author  MCD Application Team
+  * @brief   Header file of DAC LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_DAC_H
+#define STM32G0xx_LL_DAC_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined(DAC1)
+
+/** @defgroup DAC_LL DAC
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup DAC_LL_Private_Constants DAC Private Constants
+  * @{
+  */
+
+/* Internal masks for DAC channels definition */
+/* To select into literal LL_DAC_CHANNEL_x the relevant bits for:             */
+/* - channel bits position into registers CR, MCR, CCR, SHHR, SHRR            */
+/* - channel bits position into register SWTRIG                               */
+/* - channel register offset of data holding register DHRx                    */
+/* - channel register offset of data output register DORx                     */
+/* - channel register offset of sample-and-hold sample time register SHSRx    */
+#define DAC_CR_CH1_BITOFFSET           0U    /* Position of channel bits into registers CR, MCR, CCR, SHHR, SHRR of channel 1 */
+#define DAC_CR_CH2_BITOFFSET           16U   /* Position of channel bits into registers CR, MCR, CCR, SHHR, SHRR of channel 2 */
+#define DAC_CR_CHX_BITOFFSET_MASK      (DAC_CR_CH1_BITOFFSET | DAC_CR_CH2_BITOFFSET)
+
+#define DAC_SWTR_CH1                   (DAC_SWTRIGR_SWTRIG1) /* Channel bit into register SWTRIGR of channel 1. */
+#define DAC_SWTR_CH2                   (DAC_SWTRIGR_SWTRIG2) /* Channel bit into register SWTRIGR of channel 2. */
+#define DAC_SWTR_CHX_MASK              (DAC_SWTR_CH1 | DAC_SWTR_CH2)
+
+#define DAC_REG_DHR12R1_REGOFFSET      0x00000000U             /* Register DHR12Rx channel 1 taken as reference */
+#define DAC_REG_DHR12L1_REGOFFSET      0x00100000U             /* Register offset of DHR12Lx channel 1 versus DHR12Rx channel 1 (shifted left of 20 bits) */
+#define DAC_REG_DHR8R1_REGOFFSET       0x02000000U             /* Register offset of DHR8Rx  channel 1 versus DHR12Rx channel 1 (shifted left of 24 bits) */
+#define DAC_REG_DHR12R2_REGOFFSET      0x30000000U             /* Register offset of DHR12Rx channel 2 versus DHR12Rx channel 1 (shifted left of 28 bits) */
+#define DAC_REG_DHR12L2_REGOFFSET      0x00400000U             /* Register offset of DHR12Lx channel 2 versus DHR12Rx channel 1 (shifted left of 20 bits) */
+#define DAC_REG_DHR8R2_REGOFFSET       0x05000000U             /* Register offset of DHR8Rx  channel 2 versus DHR12Rx channel 1 (shifted left of 24 bits) */
+#define DAC_REG_DHR12RX_REGOFFSET_MASK 0xF0000000U
+#define DAC_REG_DHR12LX_REGOFFSET_MASK 0x00F00000U
+#define DAC_REG_DHR8RX_REGOFFSET_MASK  0x0F000000U
+#define DAC_REG_DHRX_REGOFFSET_MASK    (DAC_REG_DHR12RX_REGOFFSET_MASK | DAC_REG_DHR12LX_REGOFFSET_MASK | DAC_REG_DHR8RX_REGOFFSET_MASK)
+
+#define DAC_REG_DOR1_REGOFFSET         0x00000000U             /* Register DORx channel 1 taken as reference */
+#define DAC_REG_DOR2_REGOFFSET         0x00000020U             /* Register offset of DORx channel 1 versus DORx channel 2 (shifted left of 5 bits) */
+#define DAC_REG_DORX_REGOFFSET_MASK    (DAC_REG_DOR1_REGOFFSET | DAC_REG_DOR2_REGOFFSET)
+#define DAC_REG_SHSR1_REGOFFSET        0x00000000U             /* Register SHSRx channel 1 taken as reference */
+#define DAC_REG_SHSR2_REGOFFSET        0x00000040U             /* Register offset of SHSRx channel 1 versus SHSRx channel 2 (shifted left of 6 bits) */
+#define DAC_REG_SHSRX_REGOFFSET_MASK   (DAC_REG_SHSR1_REGOFFSET | DAC_REG_SHSR2_REGOFFSET)
+
+
+#define DAC_REG_DHR_REGOFFSET_MASK_POSBIT0         0x0000000FU  /* Mask of data hold registers offset (DHR12Rx, DHR12Lx, DHR8Rx, ...) when shifted to position 0 */
+#define DAC_REG_DORX_REGOFFSET_MASK_POSBIT0        0x00000001U  /* Mask of DORx registers offset when shifted to position 0 */
+#define DAC_REG_SHSRX_REGOFFSET_MASK_POSBIT0       0x00000001U  /* Mask of SHSRx registers offset when shifted to position 0 */
+
+#define DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS           28U   /* Position of bits register offset of DHR12Rx channel 1 or 2 versus DHR12Rx channel 1 (shifted left of 28 bits) */
+#define DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS           20U   /* Position of bits register offset of DHR12Lx channel 1 or 2 versus DHR12Rx channel 1 (shifted left of 20 bits) */
+#define DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS            24U   /* Position of bits register offset of DHR8Rx  channel 1 or 2 versus DHR12Rx channel 1 (shifted left of 24 bits) */
+#define DAC_REG_DORX_REGOFFSET_BITOFFSET_POS               5U   /* Position of bits register offset of DORx channel 1 or 2 versus DORx channel 1 (shifted left of 5 bits) */
+#define DAC_REG_SHSRX_REGOFFSET_BITOFFSET_POS              6U   /* Position of bits register offset of SHSRx channel 1 or 2 versus SHSRx channel 1 (shifted left of 6 bits) */
+
+/* DAC registers bits positions */
+#define DAC_DHR12RD_DACC2DHR_BITOFFSET_POS                DAC_DHR12RD_DACC2DHR_Pos
+#define DAC_DHR12LD_DACC2DHR_BITOFFSET_POS                DAC_DHR12LD_DACC2DHR_Pos
+#define DAC_DHR8RD_DACC2DHR_BITOFFSET_POS                 DAC_DHR8RD_DACC2DHR_Pos
+
+/* Miscellaneous data */
+#define DAC_DIGITAL_SCALE_12BITS                        4095U  /* Full-scale digital value with a resolution of 12 bits (voltage range determined by analog voltage references Vref+ and Vref-, refer to reference manual) */
+
+/**
+  * @}
+  */
+
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup DAC_LL_Private_Macros DAC Private Macros
+  * @{
+  */
+
+/**
+  * @brief  Driver macro reserved for internal use: set a pointer to
+  *         a register from a register basis from which an offset
+  *         is applied.
+  * @param  __REG__ Register basis from which the offset is applied.
+  * @param  __REG_OFFFSET__ Offset to be applied (unit: number of registers).
+  * @retval Pointer to register address
+*/
+#define __DAC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \
+  ((uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2U))))
+
+/**
+  * @}
+  */
+
+
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup DAC_LL_ES_INIT DAC Exported Init structure
+  * @{
+  */
+
+/**
+  * @brief  Structure definition of some features of DAC instance.
+  */
+typedef struct
+{
+  uint32_t TriggerSource;               /*!< Set the conversion trigger source for the selected DAC channel: internal (SW start) or from external peripheral (timer event, external interrupt line).
+                                             This parameter can be a value of @ref DAC_LL_EC_TRIGGER_SOURCE
+
+                                             This feature can be modified afterwards using unitary function @ref LL_DAC_SetTriggerSource(). */
+
+  uint32_t WaveAutoGeneration;          /*!< Set the waveform automatic generation mode for the selected DAC channel.
+                                             This parameter can be a value of @ref DAC_LL_EC_WAVE_AUTO_GENERATION_MODE
+
+                                             This feature can be modified afterwards using unitary function @ref LL_DAC_SetWaveAutoGeneration(). */
+
+  uint32_t WaveAutoGenerationConfig;    /*!< Set the waveform automatic generation mode for the selected DAC channel.
+                                             If waveform automatic generation mode is set to noise, this parameter can be a value of @ref DAC_LL_EC_WAVE_NOISE_LFSR_UNMASK_BITS
+                                             If waveform automatic generation mode is set to triangle, this parameter can be a value of @ref DAC_LL_EC_WAVE_TRIANGLE_AMPLITUDE
+                                             @note If waveform automatic generation mode is disabled, this parameter is discarded.
+
+                                             This feature can be modified afterwards using unitary function @ref LL_DAC_SetWaveNoiseLFSR(), @ref LL_DAC_SetWaveTriangleAmplitude()
+                                             depending on the wave automatic generation selected. */
+
+  uint32_t OutputBuffer;                /*!< Set the output buffer for the selected DAC channel.
+                                             This parameter can be a value of @ref DAC_LL_EC_OUTPUT_BUFFER
+
+                                             This feature can be modified afterwards using unitary function @ref LL_DAC_SetOutputBuffer(). */
+
+
+  uint32_t OutputConnection;            /*!< Set the output connection for the selected DAC channel.
+                                             This parameter can be a value of @ref DAC_LL_EC_OUTPUT_CONNECTION
+
+                                             This feature can be modified afterwards using unitary function @ref LL_DAC_SetOutputConnection(). */
+
+  uint32_t OutputMode;                  /*!< Set the output mode normal or sample-and-hold for the selected DAC channel.
+                                             This parameter can be a value of @ref DAC_LL_EC_OUTPUT_MODE
+
+                                             This feature can be modified afterwards using unitary function @ref LL_DAC_SetOutputMode(). */
+} LL_DAC_InitTypeDef;
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup DAC_LL_Exported_Constants DAC Exported Constants
+  * @{
+  */
+
+/** @defgroup DAC_LL_EC_GET_FLAG DAC flags
+  * @brief    Flags defines which can be used with LL_DAC_ReadReg function
+  * @{
+  */
+/* DAC channel 1 flags */
+#define LL_DAC_FLAG_DMAUDR1                (DAC_SR_DMAUDR1)   /*!< DAC channel 1 flag DMA underrun */
+#define LL_DAC_FLAG_CAL1                   (DAC_SR_CAL_FLAG1) /*!< DAC channel 1 flag offset calibration status */
+#define LL_DAC_FLAG_BWST1                  (DAC_SR_BWST1)     /*!< DAC channel 1 flag busy writing sample time */
+
+/* DAC channel 2 flags */
+#define LL_DAC_FLAG_DMAUDR2                (DAC_SR_DMAUDR2)   /*!< DAC channel 2 flag DMA underrun */
+#define LL_DAC_FLAG_CAL2                   (DAC_SR_CAL_FLAG2) /*!< DAC channel 2 flag offset calibration status */
+#define LL_DAC_FLAG_BWST2                  (DAC_SR_BWST2)     /*!< DAC channel 2 flag busy writing sample time */
+/**
+  * @}
+  */
+
+/** @defgroup DAC_LL_EC_IT DAC interruptions
+  * @brief    IT defines which can be used with LL_DAC_ReadReg and  LL_DAC_WriteReg functions
+  * @{
+  */
+#define LL_DAC_IT_DMAUDRIE1                (DAC_CR_DMAUDRIE1) /*!< DAC channel 1 interruption DMA underrun */
+#define LL_DAC_IT_DMAUDRIE2                (DAC_CR_DMAUDRIE2) /*!< DAC channel 2 interruption DMA underrun */
+/**
+  * @}
+  */
+
+/** @defgroup DAC_LL_EC_CHANNEL DAC channels
+  * @{
+  */
+#define LL_DAC_CHANNEL_1                   (DAC_REG_SHSR1_REGOFFSET | DAC_REG_DOR1_REGOFFSET | DAC_REG_DHR12R1_REGOFFSET | DAC_REG_DHR12L1_REGOFFSET | DAC_REG_DHR8R1_REGOFFSET | DAC_CR_CH1_BITOFFSET | DAC_SWTR_CH1) /*!< DAC channel 1 */
+#define LL_DAC_CHANNEL_2                   (DAC_REG_SHSR2_REGOFFSET | DAC_REG_DOR2_REGOFFSET | DAC_REG_DHR12R2_REGOFFSET | DAC_REG_DHR12L2_REGOFFSET | DAC_REG_DHR8R2_REGOFFSET | DAC_CR_CH2_BITOFFSET | DAC_SWTR_CH2) /*!< DAC channel 2 */
+/**
+  * @}
+  */
+
+/** @defgroup DAC_LL_EC_OPERATING_MODE DAC operating mode
+  * @{
+  */
+#define LL_DAC_MODE_NORMAL_OPERATION       0x00000000U             /*!< DAC channel in mode normal operation */
+#define LL_DAC_MODE_CALIBRATION            (DAC_CR_CEN1)           /*!< DAC channel in mode calibration */
+/**
+  * @}
+  */
+
+/** @defgroup DAC_LL_EC_TRIGGER_SOURCE DAC trigger source
+  * @{
+  */
+#define LL_DAC_TRIG_SOFTWARE               0x00000000U                                                         /*!< DAC channel conversion trigger internal (SW start) */
+#define LL_DAC_TRIG_EXT_TIM1_TRGO          (                                                   DAC_CR_TSEL1_0) /*!< DAC channel conversion trigger from external peripheral: TIM1 TRGO. */
+#define LL_DAC_TRIG_EXT_TIM2_TRGO          (                                  DAC_CR_TSEL1_1                 ) /*!< DAC channel conversion trigger from external peripheral: TIM2 TRGO. */
+#define LL_DAC_TRIG_EXT_TIM3_TRGO          (                                  DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0) /*!< DAC channel conversion trigger from external peripheral: TIM3 TRGO. */
+#define LL_DAC_TRIG_EXT_TIM6_TRGO          (                 DAC_CR_TSEL1_2                  | DAC_CR_TSEL1_0) /*!< DAC channel conversion trigger from external peripheral: TIM6 TRGO. */
+#define LL_DAC_TRIG_EXT_TIM7_TRGO          (                 DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1                 ) /*!< DAC channel conversion trigger from external peripheral: TIM7 TRGO. */
+#define LL_DAC_TRIG_EXT_TIM15_TRGO         (DAC_CR_TSEL1_3                                                   ) /*!< DAC channel conversion trigger from external peripheral: TIM15 TRGO. */
+#define LL_DAC_TRIG_EXT_LPTIM1_OUT         (DAC_CR_TSEL1_3                  | DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0) /*!< DAC channel conversion trigger from external peripheral: LPTIM1 TRGO. */
+#define LL_DAC_TRIG_EXT_LPTIM2_OUT         (DAC_CR_TSEL1_3 | DAC_CR_TSEL1_2                                  ) /*!< DAC channel conversion trigger from external peripheral: LPTIM2 TRGO. */
+#define LL_DAC_TRIG_EXT_EXTI_LINE9         (DAC_CR_TSEL1_3 | DAC_CR_TSEL1_2                  | DAC_CR_TSEL1_0) /*!< DAC channel conversion trigger from external peripheral: external interrupt line 9. */
+/**
+  * @}
+  */
+
+/** @defgroup DAC_LL_EC_WAVE_AUTO_GENERATION_MODE DAC waveform automatic generation mode
+  * @{
+  */
+#define LL_DAC_WAVE_AUTO_GENERATION_NONE     0x00000000U                     /*!< DAC channel wave auto generation mode disabled. */
+#define LL_DAC_WAVE_AUTO_GENERATION_NOISE    (               DAC_CR_WAVE1_0) /*!< DAC channel wave auto generation mode enabled, set generated noise waveform. */
+#define LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE (DAC_CR_WAVE1_1               ) /*!< DAC channel wave auto generation mode enabled, set generated triangle waveform. */
+/**
+  * @}
+  */
+
+/** @defgroup DAC_LL_EC_WAVE_NOISE_LFSR_UNMASK_BITS DAC wave generation - Noise LFSR unmask bits
+  * @{
+  */
+#define LL_DAC_NOISE_LFSR_UNMASK_BIT0      0x00000000U                                                         /*!< Noise wave generation, unmask LFSR bit0, for the selected DAC channel */
+#define LL_DAC_NOISE_LFSR_UNMASK_BITS1_0   (                                                   DAC_CR_MAMP1_0) /*!< Noise wave generation, unmask LFSR bits[1:0], for the selected DAC channel */
+#define LL_DAC_NOISE_LFSR_UNMASK_BITS2_0   (                                  DAC_CR_MAMP1_1                 ) /*!< Noise wave generation, unmask LFSR bits[2:0], for the selected DAC channel */
+#define LL_DAC_NOISE_LFSR_UNMASK_BITS3_0   (                                  DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Noise wave generation, unmask LFSR bits[3:0], for the selected DAC channel */
+#define LL_DAC_NOISE_LFSR_UNMASK_BITS4_0   (                 DAC_CR_MAMP1_2                                  ) /*!< Noise wave generation, unmask LFSR bits[4:0], for the selected DAC channel */
+#define LL_DAC_NOISE_LFSR_UNMASK_BITS5_0   (                 DAC_CR_MAMP1_2                  | DAC_CR_MAMP1_0) /*!< Noise wave generation, unmask LFSR bits[5:0], for the selected DAC channel */
+#define LL_DAC_NOISE_LFSR_UNMASK_BITS6_0   (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1                 ) /*!< Noise wave generation, unmask LFSR bits[6:0], for the selected DAC channel */
+#define LL_DAC_NOISE_LFSR_UNMASK_BITS7_0   (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Noise wave generation, unmask LFSR bits[7:0], for the selected DAC channel */
+#define LL_DAC_NOISE_LFSR_UNMASK_BITS8_0   (DAC_CR_MAMP1_3                                                   ) /*!< Noise wave generation, unmask LFSR bits[8:0], for the selected DAC channel */
+#define LL_DAC_NOISE_LFSR_UNMASK_BITS9_0   (DAC_CR_MAMP1_3                                   | DAC_CR_MAMP1_0) /*!< Noise wave generation, unmask LFSR bits[9:0], for the selected DAC channel */
+#define LL_DAC_NOISE_LFSR_UNMASK_BITS10_0  (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1                 ) /*!< Noise wave generation, unmask LFSR bits[10:0], for the selected DAC channel */
+#define LL_DAC_NOISE_LFSR_UNMASK_BITS11_0  (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Noise wave generation, unmask LFSR bits[11:0], for the selected DAC channel */
+/**
+  * @}
+  */
+
+/** @defgroup DAC_LL_EC_WAVE_TRIANGLE_AMPLITUDE DAC wave generation - Triangle amplitude
+  * @{
+  */
+#define LL_DAC_TRIANGLE_AMPLITUDE_1        0x00000000U                                                         /*!< Triangle wave generation, amplitude of 1 LSB of DAC output range, for the selected DAC channel */
+#define LL_DAC_TRIANGLE_AMPLITUDE_3        (                                                   DAC_CR_MAMP1_0) /*!< Triangle wave generation, amplitude of 3 LSB of DAC output range, for the selected DAC channel */
+#define LL_DAC_TRIANGLE_AMPLITUDE_7        (                                  DAC_CR_MAMP1_1                 ) /*!< Triangle wave generation, amplitude of 7 LSB of DAC output range, for the selected DAC channel */
+#define LL_DAC_TRIANGLE_AMPLITUDE_15       (                                  DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Triangle wave generation, amplitude of 15 LSB of DAC output range, for the selected DAC channel */
+#define LL_DAC_TRIANGLE_AMPLITUDE_31       (                 DAC_CR_MAMP1_2                                  ) /*!< Triangle wave generation, amplitude of 31 LSB of DAC output range, for the selected DAC channel */
+#define LL_DAC_TRIANGLE_AMPLITUDE_63       (                 DAC_CR_MAMP1_2                  | DAC_CR_MAMP1_0) /*!< Triangle wave generation, amplitude of 63 LSB of DAC output range, for the selected DAC channel */
+#define LL_DAC_TRIANGLE_AMPLITUDE_127      (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1                 ) /*!< Triangle wave generation, amplitude of 127 LSB of DAC output range, for the selected DAC channel */
+#define LL_DAC_TRIANGLE_AMPLITUDE_255      (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Triangle wave generation, amplitude of 255 LSB of DAC output range, for the selected DAC channel */
+#define LL_DAC_TRIANGLE_AMPLITUDE_511      (DAC_CR_MAMP1_3                                                   ) /*!< Triangle wave generation, amplitude of 512 LSB of DAC output range, for the selected DAC channel */
+#define LL_DAC_TRIANGLE_AMPLITUDE_1023     (DAC_CR_MAMP1_3                                   | DAC_CR_MAMP1_0) /*!< Triangle wave generation, amplitude of 1023 LSB of DAC output range, for the selected DAC channel */
+#define LL_DAC_TRIANGLE_AMPLITUDE_2047     (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1                 ) /*!< Triangle wave generation, amplitude of 2047 LSB of DAC output range, for the selected DAC channel */
+#define LL_DAC_TRIANGLE_AMPLITUDE_4095     (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Triangle wave generation, amplitude of 4095 LSB of DAC output range, for the selected DAC channel */
+/**
+  * @}
+  */
+
+/** @defgroup DAC_LL_EC_OUTPUT_MODE DAC channel output mode
+  * @{
+  */
+#define LL_DAC_OUTPUT_MODE_NORMAL          0x00000000U             /*!< The selected DAC channel output is on mode normal. */
+#define LL_DAC_OUTPUT_MODE_SAMPLE_AND_HOLD (DAC_MCR_MODE1_2)       /*!< The selected DAC channel output is on mode sample-and-hold. Mode sample-and-hold requires an external capacitor, refer to description of function @ref LL_DAC_ConfigOutput() or @ref LL_DAC_SetOutputMode(). */
+/**
+  * @}
+  */
+
+/** @defgroup DAC_LL_EC_OUTPUT_BUFFER DAC channel output buffer
+  * @{
+  */
+#define LL_DAC_OUTPUT_BUFFER_ENABLE        0x00000000U             /*!< The selected DAC channel output is buffered: higher drive current capability, but also higher current consumption */
+#define LL_DAC_OUTPUT_BUFFER_DISABLE       (DAC_MCR_MODE1_1)       /*!< The selected DAC channel output is not buffered: lower drive current capability, but also lower current consumption */
+/**
+  * @}
+  */
+
+/** @defgroup DAC_LL_EC_OUTPUT_CONNECTION DAC channel output connection
+  * @{
+  */
+#define LL_DAC_OUTPUT_CONNECT_GPIO         0x00000000U             /*!< The selected DAC channel output is connected to external pin */
+#define LL_DAC_OUTPUT_CONNECT_INTERNAL     (DAC_MCR_MODE1_0)       /*!< The selected DAC channel output is connected to on-chip peripherals via internal paths. On this STM32 series, output connection depends on output mode (normal or sample and hold) and output buffer state. Refer to comments of function @ref LL_DAC_SetOutputConnection(). */
+/**
+  * @}
+  */
+
+/** @defgroup DAC_LL_EC_RESOLUTION  DAC channel output resolution
+  * @{
+  */
+#define LL_DAC_RESOLUTION_12B              0x00000000U             /*!< DAC channel resolution 12 bits */
+#define LL_DAC_RESOLUTION_8B               0x00000002U             /*!< DAC channel resolution 8 bits */
+/**
+  * @}
+  */
+
+/** @defgroup DAC_LL_EC_REGISTERS  DAC registers compliant with specific purpose
+  * @{
+  */
+/* List of DAC registers intended to be used (most commonly) with             */
+/* DMA transfer.                                                              */
+/* Refer to function @ref LL_DAC_DMA_GetRegAddr().                            */
+#define LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED  DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS /*!< DAC channel data holding register 12 bits right aligned */
+#define LL_DAC_DMA_REG_DATA_12BITS_LEFT_ALIGNED   DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS /*!< DAC channel data holding register 12 bits left aligned */
+#define LL_DAC_DMA_REG_DATA_8BITS_RIGHT_ALIGNED   DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS  /*!< DAC channel data holding register 8 bits right aligned */
+/**
+  * @}
+  */
+
+/** @defgroup DAC_LL_EC_HW_DELAYS  Definitions of DAC hardware constraints delays
+  * @note   Only DAC peripheral HW delays are defined in DAC LL driver driver,
+  *         not timeout values.
+  *         For details on delays values, refer to descriptions in source code
+  *         above each literal definition.
+  * @{
+  */
+
+/* Delay for DAC channel voltage settling time from DAC channel startup       */
+/* (transition from disable to enable).                                       */
+/* Note: DAC channel startup time depends on board application environment:   */
+/*       impedance connected to DAC channel output.                           */
+/*       The delay below is specified under conditions:                       */
+/*        - voltage maximum transition (lowest to highest value)              */
+/*        - until voltage reaches final value +-1LSB                          */
+/*        - DAC channel output buffer enabled                                 */
+/*        - load impedance of 5kOhm (min), 50pF (max)                         */
+/* Literal set to maximum value (refer to device datasheet,                   */
+/* parameter "tWAKEUP").                                                      */
+/* Unit: us                                                                   */
+#define LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US             8U  /*!< Delay for DAC channel voltage settling time from DAC channel startup (transition from disable to enable) */
+
+/* Delay for DAC channel voltage settling time.                               */
+/* Note: DAC channel startup time depends on board application environment:   */
+/*       impedance connected to DAC channel output.                           */
+/*       The delay below is specified under conditions:                       */
+/*        - voltage maximum transition (lowest to highest value)              */
+/*        - until voltage reaches final value +-1LSB                          */
+/*        - DAC channel output buffer enabled                                 */
+/*        - load impedance of 5kOhm min, 50pF max                             */
+/* Literal set to maximum value (refer to device datasheet,                   */
+/* parameter "tSETTLING").                                                    */
+/* Unit: us                                                                   */
+#define LL_DAC_DELAY_VOLTAGE_SETTLING_US                     3U  /*!< Delay for DAC channel voltage settling time */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup DAC_LL_Exported_Macros DAC Exported Macros
+  * @{
+  */
+
+/** @defgroup DAC_LL_EM_WRITE_READ Common write and read registers macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in DAC register
+  * @param  __INSTANCE__ DAC Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_DAC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in DAC register
+  * @param  __INSTANCE__ DAC Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_DAC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
+
+/**
+  * @}
+  */
+
+/** @defgroup DAC_LL_EM_HELPER_MACRO DAC helper macro
+  * @{
+  */
+
+/**
+  * @brief  Helper macro to get DAC channel number in decimal format
+  *         from literals LL_DAC_CHANNEL_x.
+  *         Example:
+  *            __LL_DAC_CHANNEL_TO_DECIMAL_NB(LL_DAC_CHANNEL_1)
+  *            will return decimal number "1".
+  * @note   The input can be a value from functions where a channel
+  *         number is returned.
+  * @param  __CHANNEL__ This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval 1...2
+  */
+#define __LL_DAC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                            \
+  ((__CHANNEL__) & DAC_SWTR_CHX_MASK)
+
+/**
+  * @brief  Helper macro to get DAC channel in literal format LL_DAC_CHANNEL_x
+  *         from number in decimal format.
+  *         Example:
+  *           __LL_DAC_DECIMAL_NB_TO_CHANNEL(1)
+  *           will return a data equivalent to "LL_DAC_CHANNEL_1".
+  * @note  If the input parameter does not correspond to a DAC channel,
+  *        this macro returns value '0'.
+  * @param  __DECIMAL_NB__ 1...2
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  */
+#define __LL_DAC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                         \
+  (((__DECIMAL_NB__) == 1U)                                                    \
+    ? (                                                                        \
+       LL_DAC_CHANNEL_1                                                        \
+      )                                                                        \
+      :                                                                        \
+      (((__DECIMAL_NB__) == 2U)                                                \
+        ? (                                                                    \
+           LL_DAC_CHANNEL_2                                                    \
+          )                                                                    \
+          :                                                                    \
+          (                                                                    \
+           0U                                                                  \
+          )                                                                    \
+      )                                                                        \
+  )
+
+/**
+  * @brief  Helper macro to define the DAC conversion data full-scale digital
+  *         value corresponding to the selected DAC resolution.
+  * @note   DAC conversion data full-scale corresponds to voltage range
+  *         determined by analog voltage references Vref+ and Vref-
+  *         (refer to reference manual).
+  * @param  __DAC_RESOLUTION__ This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_RESOLUTION_12B
+  *         @arg @ref LL_DAC_RESOLUTION_8B
+  * @retval ADC conversion data equivalent voltage value (unit: mVolt)
+  */
+#define __LL_DAC_DIGITAL_SCALE(__DAC_RESOLUTION__)                             \
+  ((0x00000FFFU) >> ((__DAC_RESOLUTION__) << 1U))
+
+/**
+  * @brief  Helper macro to calculate the DAC conversion data (unit: digital
+  *         value) corresponding to a voltage (unit: mVolt).
+  * @note   This helper macro is intended to provide input data in voltage
+  *         rather than digital value,
+  *         to be used with LL DAC functions such as
+  *         @ref LL_DAC_ConvertData12RightAligned().
+  * @note   Analog reference voltage (Vref+) must be either known from
+  *         user board environment or can be calculated using ADC measurement
+  *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
+  * @param  __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV)
+  * @param  __DAC_VOLTAGE__ Voltage to be generated by DAC channel
+  *                         (unit: mVolt).
+  * @param  __DAC_RESOLUTION__ This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_RESOLUTION_12B
+  *         @arg @ref LL_DAC_RESOLUTION_8B
+  * @retval DAC conversion data (unit: digital value)
+  */
+#define __LL_DAC_CALC_VOLTAGE_TO_DATA(__VREFANALOG_VOLTAGE__,\
+                                      __DAC_VOLTAGE__,\
+                                      __DAC_RESOLUTION__)                      \
+  ((__DAC_VOLTAGE__) * __LL_DAC_DIGITAL_SCALE(__DAC_RESOLUTION__)              \
+   / (__VREFANALOG_VOLTAGE__)                                                  \
+  )
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup DAC_LL_Exported_Functions DAC Exported Functions
+  * @{
+  */
+/** @defgroup DAC_LL_EF_Configuration Configuration of DAC channels
+  * @{
+  */
+
+/**
+  * @brief  Set the operating mode for the selected DAC channel:
+  *         calibration or normal operating mode.
+  * @rmtoll CR       CEN1           LL_DAC_SetMode\n
+  *         CR       CEN2           LL_DAC_SetMode
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @param  ChannelMode This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_MODE_NORMAL_OPERATION
+  *         @arg @ref LL_DAC_MODE_CALIBRATION
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_SetMode(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t ChannelMode)
+{
+  MODIFY_REG(DACx->CR,
+             DAC_CR_CEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
+             ChannelMode << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
+}
+
+/**
+  * @brief  Get the operating mode for the selected DAC channel:
+  *         calibration or normal operating mode.
+  * @rmtoll CR       CEN1           LL_DAC_GetMode\n
+  *         CR       CEN2           LL_DAC_GetMode
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DAC_MODE_NORMAL_OPERATION
+  *         @arg @ref LL_DAC_MODE_CALIBRATION
+  */
+__STATIC_INLINE uint32_t LL_DAC_GetMode(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  return (uint32_t)(READ_BIT(DACx->CR, DAC_CR_CEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
+                    >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
+                   );
+}
+
+/**
+  * @brief  Set the offset trimming value for the selected DAC channel.
+  *         Trimming has an impact when output buffer is enabled
+  *         and is intended to replace factory calibration default values.
+  * @rmtoll CCR      OTRIM1         LL_DAC_SetTrimmingValue\n
+  *         CCR      OTRIM2         LL_DAC_SetTrimmingValue
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @param  TrimmingValue Value between Min_Data=0x00 and Max_Data=0x1F
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_SetTrimmingValue(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t TrimmingValue)
+{
+  MODIFY_REG(DACx->CCR,
+             DAC_CCR_OTRIM1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
+             TrimmingValue << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
+}
+
+/**
+  * @brief  Get the offset trimming value for the selected DAC channel.
+  *         Trimming has an impact when output buffer is enabled
+  *         and is intended to replace factory calibration default values.
+  * @rmtoll CCR      OTRIM1         LL_DAC_GetTrimmingValue\n
+  *         CCR      OTRIM2         LL_DAC_GetTrimmingValue
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval TrimmingValue Value between Min_Data=0x00 and Max_Data=0x1F
+  */
+__STATIC_INLINE uint32_t LL_DAC_GetTrimmingValue(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  return (uint32_t)(READ_BIT(DACx->CCR, DAC_CCR_OTRIM1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
+                    >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
+                   );
+}
+
+/**
+  * @brief  Set the conversion trigger source for the selected DAC channel.
+  * @note   For conversion trigger source to be effective, DAC trigger
+  *         must be enabled using function @ref LL_DAC_EnableTrigger().
+  * @note   To set conversion trigger source, DAC channel must be disabled.
+  *         Otherwise, the setting is discarded.
+  * @note   Availability of parameters of trigger sources from timer
+  *         depends on timers availability on the selected device.
+  * @rmtoll CR       TSEL1          LL_DAC_SetTriggerSource\n
+  *         CR       TSEL2          LL_DAC_SetTriggerSource
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @param  TriggerSource This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_TRIG_SOFTWARE
+  *         @arg @ref LL_DAC_TRIG_EXT_TIM1_TRGO
+  *         @arg @ref LL_DAC_TRIG_EXT_TIM2_TRGO
+  *         @arg @ref LL_DAC_TRIG_EXT_TIM3_TRGO
+  *         @arg @ref LL_DAC_TRIG_EXT_TIM6_TRGO
+  *         @arg @ref LL_DAC_TRIG_EXT_TIM7_TRGO
+  *         @arg @ref LL_DAC_TRIG_EXT_TIM15_TRGO
+  *         @arg @ref LL_DAC_TRIG_EXT_LPTIM1_OUT
+  *         @arg @ref LL_DAC_TRIG_EXT_LPTIM2_OUT
+  *         @arg @ref LL_DAC_TRIG_EXT_EXTI_LINE9
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_SetTriggerSource(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t TriggerSource)
+{
+  MODIFY_REG(DACx->CR,
+             DAC_CR_TSEL1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
+             TriggerSource << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
+}
+
+/**
+  * @brief  Get the conversion trigger source for the selected DAC channel.
+  * @note   For conversion trigger source to be effective, DAC trigger
+  *         must be enabled using function @ref LL_DAC_EnableTrigger().
+  * @note   Availability of parameters of trigger sources from timer
+  *         depends on timers availability on the selected device.
+  * @rmtoll CR       TSEL1          LL_DAC_GetTriggerSource\n
+  *         CR       TSEL2          LL_DAC_GetTriggerSource
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DAC_TRIG_SOFTWARE
+  *         @arg @ref LL_DAC_TRIG_EXT_TIM1_TRGO
+  *         @arg @ref LL_DAC_TRIG_EXT_TIM2_TRGO
+  *         @arg @ref LL_DAC_TRIG_EXT_TIM3_TRGO
+  *         @arg @ref LL_DAC_TRIG_EXT_TIM6_TRGO
+  *         @arg @ref LL_DAC_TRIG_EXT_TIM7_TRGO
+  *         @arg @ref LL_DAC_TRIG_EXT_TIM15_TRGO
+  *         @arg @ref LL_DAC_TRIG_EXT_LPTIM1_OUT
+  *         @arg @ref LL_DAC_TRIG_EXT_LPTIM2_OUT
+  *         @arg @ref LL_DAC_TRIG_EXT_EXTI_LINE9
+  */
+__STATIC_INLINE uint32_t LL_DAC_GetTriggerSource(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  return (uint32_t)(READ_BIT(DACx->CR, DAC_CR_TSEL1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
+                    >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
+                   );
+}
+
+/**
+  * @brief  Set the waveform automatic generation mode
+  *         for the selected DAC channel.
+  * @rmtoll CR       WAVE1          LL_DAC_SetWaveAutoGeneration\n
+  *         CR       WAVE2          LL_DAC_SetWaveAutoGeneration
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @param  WaveAutoGeneration This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_WAVE_AUTO_GENERATION_NONE
+  *         @arg @ref LL_DAC_WAVE_AUTO_GENERATION_NOISE
+  *         @arg @ref LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_SetWaveAutoGeneration(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t WaveAutoGeneration)
+{
+  MODIFY_REG(DACx->CR,
+             DAC_CR_WAVE1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
+             WaveAutoGeneration << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
+}
+
+/**
+  * @brief  Get the waveform automatic generation mode
+  *         for the selected DAC channel.
+  * @rmtoll CR       WAVE1          LL_DAC_GetWaveAutoGeneration\n
+  *         CR       WAVE2          LL_DAC_GetWaveAutoGeneration
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DAC_WAVE_AUTO_GENERATION_NONE
+  *         @arg @ref LL_DAC_WAVE_AUTO_GENERATION_NOISE
+  *         @arg @ref LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE
+  */
+__STATIC_INLINE uint32_t LL_DAC_GetWaveAutoGeneration(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  return (uint32_t)(READ_BIT(DACx->CR, DAC_CR_WAVE1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
+                    >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
+                   );
+}
+
+/**
+  * @brief  Set the noise waveform generation for the selected DAC channel:
+  *         Noise mode and parameters LFSR (linear feedback shift register).
+  * @note   For wave generation to be effective, DAC channel
+  *         wave generation mode must be enabled using
+  *         function @ref LL_DAC_SetWaveAutoGeneration().
+  * @note   This setting can be set when the selected DAC channel is disabled
+  *         (otherwise, the setting operation is ignored).
+  * @rmtoll CR       MAMP1          LL_DAC_SetWaveNoiseLFSR\n
+  *         CR       MAMP2          LL_DAC_SetWaveNoiseLFSR
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @param  NoiseLFSRMask This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BIT0
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS1_0
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS2_0
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS3_0
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS4_0
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS5_0
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS6_0
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS7_0
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS8_0
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS9_0
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS10_0
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS11_0
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_SetWaveNoiseLFSR(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t NoiseLFSRMask)
+{
+  MODIFY_REG(DACx->CR,
+             DAC_CR_MAMP1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
+             NoiseLFSRMask << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
+}
+
+/**
+  * @brief  Get the noise waveform generation for the selected DAC channel:
+  *         Noise mode and parameters LFSR (linear feedback shift register).
+  * @rmtoll CR       MAMP1          LL_DAC_GetWaveNoiseLFSR\n
+  *         CR       MAMP2          LL_DAC_GetWaveNoiseLFSR
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BIT0
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS1_0
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS2_0
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS3_0
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS4_0
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS5_0
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS6_0
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS7_0
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS8_0
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS9_0
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS10_0
+  *         @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS11_0
+  */
+__STATIC_INLINE uint32_t LL_DAC_GetWaveNoiseLFSR(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  return (uint32_t)(READ_BIT(DACx->CR, DAC_CR_MAMP1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
+                    >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
+                   );
+}
+
+/**
+  * @brief  Set the triangle waveform generation for the selected DAC channel:
+  *         triangle mode and amplitude.
+  * @note   For wave generation to be effective, DAC channel
+  *         wave generation mode must be enabled using
+  *         function @ref LL_DAC_SetWaveAutoGeneration().
+  * @note   This setting can be set when the selected DAC channel is disabled
+  *         (otherwise, the setting operation is ignored).
+  * @rmtoll CR       MAMP1          LL_DAC_SetWaveTriangleAmplitude\n
+  *         CR       MAMP2          LL_DAC_SetWaveTriangleAmplitude
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @param  TriangleAmplitude This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_1
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_3
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_7
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_15
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_31
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_63
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_127
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_255
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_511
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_1023
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_2047
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_4095
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_SetWaveTriangleAmplitude(DAC_TypeDef *DACx, uint32_t DAC_Channel,
+                                                     uint32_t TriangleAmplitude)
+{
+  MODIFY_REG(DACx->CR,
+             DAC_CR_MAMP1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
+             TriangleAmplitude << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
+}
+
+/**
+  * @brief  Get the triangle waveform generation for the selected DAC channel:
+  *         triangle mode and amplitude.
+  * @rmtoll CR       MAMP1          LL_DAC_GetWaveTriangleAmplitude\n
+  *         CR       MAMP2          LL_DAC_GetWaveTriangleAmplitude
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_1
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_3
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_7
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_15
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_31
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_63
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_127
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_255
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_511
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_1023
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_2047
+  *         @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_4095
+  */
+__STATIC_INLINE uint32_t LL_DAC_GetWaveTriangleAmplitude(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  return (uint32_t)(READ_BIT(DACx->CR, DAC_CR_MAMP1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
+                    >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
+                   );
+}
+
+/**
+  * @brief  Set the output for the selected DAC channel.
+  * @note   This function set several features:
+  *         - mode normal or sample-and-hold
+  *         - buffer
+  *         - connection to GPIO or internal path.
+  *         These features can also be set individually using
+  *         dedicated functions:
+  *         - @ref LL_DAC_SetOutputBuffer()
+  *         - @ref LL_DAC_SetOutputMode()
+  *         - @ref LL_DAC_SetOutputConnection()
+  * @note   On this STM32 series, output connection depends on output mode
+  *         (normal or sample and hold) and output buffer state.
+  *         - if output connection is set to internal path and output buffer
+  *           is enabled (whatever output mode):
+  *           output connection is also connected to GPIO pin
+  *           (both connections to GPIO pin and internal path).
+  *         - if output connection is set to GPIO pin, output buffer
+  *           is disabled, output mode set to sample and hold:
+  *           output connection is also connected to internal path
+  *           (both connections to GPIO pin and internal path).
+  * @note   Mode sample-and-hold requires an external capacitor
+  *         to be connected between DAC channel output and ground.
+  *         Capacitor value depends on load on DAC channel output and
+  *         sample-and-hold timings configured.
+  *         As indication, capacitor typical value is 100nF
+  *         (refer to device datasheet, parameter "CSH").
+  * @rmtoll CR       MODE1          LL_DAC_ConfigOutput\n
+  *         CR       MODE2          LL_DAC_ConfigOutput
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @param  OutputMode This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_OUTPUT_MODE_NORMAL
+  *         @arg @ref LL_DAC_OUTPUT_MODE_SAMPLE_AND_HOLD
+  * @param  OutputBuffer This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_OUTPUT_BUFFER_ENABLE
+  *         @arg @ref LL_DAC_OUTPUT_BUFFER_DISABLE
+  * @param  OutputConnection This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_OUTPUT_CONNECT_GPIO
+  *         @arg @ref LL_DAC_OUTPUT_CONNECT_INTERNAL
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_ConfigOutput(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t OutputMode,
+                                         uint32_t OutputBuffer, uint32_t OutputConnection)
+{
+  MODIFY_REG(DACx->MCR,
+             (DAC_MCR_MODE1_2 | DAC_MCR_MODE1_1 | DAC_MCR_MODE1_0) << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
+             (OutputMode | OutputBuffer | OutputConnection) << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
+}
+
+/**
+  * @brief  Set the output mode normal or sample-and-hold
+  *         for the selected DAC channel.
+  * @note   Mode sample-and-hold requires an external capacitor
+  *         to be connected between DAC channel output and ground.
+  *         Capacitor value depends on load on DAC channel output and
+  *         sample-and-hold timings configured.
+  *         As indication, capacitor typical value is 100nF
+  *         (refer to device datasheet, parameter "CSH").
+  * @rmtoll CR       MODE1          LL_DAC_SetOutputMode\n
+  *         CR       MODE2          LL_DAC_SetOutputMode
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @param  OutputMode This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_OUTPUT_MODE_NORMAL
+  *         @arg @ref LL_DAC_OUTPUT_MODE_SAMPLE_AND_HOLD
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_SetOutputMode(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t OutputMode)
+{
+  MODIFY_REG(DACx->MCR,
+             (uint32_t)DAC_MCR_MODE1_2 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
+             OutputMode << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
+}
+
+/**
+  * @brief  Get the output mode normal or sample-and-hold for the selected DAC channel.
+  * @rmtoll CR       MODE1          LL_DAC_GetOutputMode\n
+  *         CR       MODE2          LL_DAC_GetOutputMode
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DAC_OUTPUT_MODE_NORMAL
+  *         @arg @ref LL_DAC_OUTPUT_MODE_SAMPLE_AND_HOLD
+  */
+__STATIC_INLINE uint32_t LL_DAC_GetOutputMode(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  return (uint32_t)(READ_BIT(DACx->MCR, (uint32_t)DAC_MCR_MODE1_2 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
+                    >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
+                   );
+}
+
+/**
+  * @brief  Set the output buffer for the selected DAC channel.
+  * @note   On this STM32 series, when buffer is enabled, its offset can be
+  *         trimmed: factory calibration default values can be
+  *         replaced by user trimming values, using function
+  *         @ref LL_DAC_SetTrimmingValue().
+  * @rmtoll CR       MODE1          LL_DAC_SetOutputBuffer\n
+  *         CR       MODE2          LL_DAC_SetOutputBuffer
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @param  OutputBuffer This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_OUTPUT_BUFFER_ENABLE
+  *         @arg @ref LL_DAC_OUTPUT_BUFFER_DISABLE
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_SetOutputBuffer(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t OutputBuffer)
+{
+  MODIFY_REG(DACx->MCR,
+             (uint32_t)DAC_MCR_MODE1_1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
+             OutputBuffer << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
+}
+
+/**
+  * @brief  Get the output buffer state for the selected DAC channel.
+  * @rmtoll CR       MODE1          LL_DAC_GetOutputBuffer\n
+  *         CR       MODE2          LL_DAC_GetOutputBuffer
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DAC_OUTPUT_BUFFER_ENABLE
+  *         @arg @ref LL_DAC_OUTPUT_BUFFER_DISABLE
+  */
+__STATIC_INLINE uint32_t LL_DAC_GetOutputBuffer(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  return (uint32_t)(READ_BIT(DACx->MCR, (uint32_t)DAC_MCR_MODE1_1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
+                    >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
+                   );
+}
+
+/**
+  * @brief  Set the output connection for the selected DAC channel.
+  * @note   On this STM32 series, output connection depends on output mode (normal or
+  *         sample and hold) and output buffer state.
+  *         - if output connection is set to internal path and output buffer
+  *           is enabled (whatever output mode):
+  *           output connection is also connected to GPIO pin
+  *           (both connections to GPIO pin and internal path).
+  *         - if output connection is set to GPIO pin, output buffer
+  *           is disabled, output mode set to sample and hold:
+  *           output connection is also connected to internal path
+  *           (both connections to GPIO pin and internal path).
+  * @rmtoll CR       MODE1          LL_DAC_SetOutputConnection\n
+  *         CR       MODE2          LL_DAC_SetOutputConnection
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @param  OutputConnection This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_OUTPUT_CONNECT_GPIO
+  *         @arg @ref LL_DAC_OUTPUT_CONNECT_INTERNAL
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_SetOutputConnection(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t OutputConnection)
+{
+  MODIFY_REG(DACx->MCR,
+             (uint32_t)DAC_MCR_MODE1_0 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
+             OutputConnection << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
+}
+
+/**
+  * @brief  Get the output connection for the selected DAC channel.
+  * @note   On this STM32 series, output connection depends on output mode (normal or
+  *         sample and hold) and output buffer state.
+  *         - if output connection is set to internal path and output buffer
+  *           is enabled (whatever output mode):
+  *           output connection is also connected to GPIO pin
+  *           (both connections to GPIO pin and internal path).
+  *         - if output connection is set to GPIO pin, output buffer
+  *           is disabled, output mode set to sample and hold:
+  *           output connection is also connected to internal path
+  *           (both connections to GPIO pin and internal path).
+  * @rmtoll CR       MODE1          LL_DAC_GetOutputConnection\n
+  *         CR       MODE2          LL_DAC_GetOutputConnection
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DAC_OUTPUT_CONNECT_GPIO
+  *         @arg @ref LL_DAC_OUTPUT_CONNECT_INTERNAL
+  */
+__STATIC_INLINE uint32_t LL_DAC_GetOutputConnection(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  return (uint32_t)(READ_BIT(DACx->MCR, (uint32_t)DAC_MCR_MODE1_0 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
+                    >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
+                   );
+}
+
+/**
+  * @brief  Set the sample-and-hold timing for the selected DAC channel:
+  *         sample time
+  * @note   Sample time must be set when DAC channel is disabled
+  *         or during DAC operation when DAC channel flag BWSTx is reset,
+  *         otherwise the setting is ignored.
+  *         Check BWSTx flag state using function "LL_DAC_IsActiveFlag_BWSTx()".
+  * @rmtoll SHSR1    TSAMPLE1       LL_DAC_SetSampleAndHoldSampleTime\n
+  *         SHSR2    TSAMPLE2       LL_DAC_SetSampleAndHoldSampleTime
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @param  SampleTime Value between Min_Data=0x000 and Max_Data=0x3FF
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_SetSampleAndHoldSampleTime(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t SampleTime)
+{
+  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->SHSR1, (DAC_Channel >> DAC_REG_SHSRX_REGOFFSET_BITOFFSET_POS) & DAC_REG_SHSRX_REGOFFSET_MASK_POSBIT0);
+
+  MODIFY_REG(*preg,
+             DAC_SHSR1_TSAMPLE1,
+             SampleTime);
+}
+
+/**
+  * @brief  Get the sample-and-hold timing for the selected DAC channel:
+  *         sample time
+  * @rmtoll SHSR1    TSAMPLE1       LL_DAC_GetSampleAndHoldSampleTime\n
+  *         SHSR2    TSAMPLE2       LL_DAC_GetSampleAndHoldSampleTime
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval Value between Min_Data=0x000 and Max_Data=0x3FF
+  */
+__STATIC_INLINE uint32_t LL_DAC_GetSampleAndHoldSampleTime(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  __IO uint32_t const *preg = __DAC_PTR_REG_OFFSET(DACx->SHSR1, (DAC_Channel >> DAC_REG_SHSRX_REGOFFSET_BITOFFSET_POS) & DAC_REG_SHSRX_REGOFFSET_MASK_POSBIT0);
+
+  return (uint32_t) READ_BIT(*preg, DAC_SHSR1_TSAMPLE1);
+}
+
+/**
+  * @brief  Set the sample-and-hold timing for the selected DAC channel:
+  *         hold time
+  * @rmtoll SHHR     THOLD1         LL_DAC_SetSampleAndHoldHoldTime\n
+  *         SHHR     THOLD2         LL_DAC_SetSampleAndHoldHoldTime
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @param  HoldTime Value between Min_Data=0x000 and Max_Data=0x3FF
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_SetSampleAndHoldHoldTime(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t HoldTime)
+{
+  MODIFY_REG(DACx->SHHR,
+             DAC_SHHR_THOLD1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
+             HoldTime << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
+}
+
+/**
+  * @brief  Get the sample-and-hold timing for the selected DAC channel:
+  *         hold time
+  * @rmtoll SHHR     THOLD1         LL_DAC_GetSampleAndHoldHoldTime\n
+  *         SHHR     THOLD2         LL_DAC_GetSampleAndHoldHoldTime
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval Value between Min_Data=0x000 and Max_Data=0x3FF
+  */
+__STATIC_INLINE uint32_t LL_DAC_GetSampleAndHoldHoldTime(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  return (uint32_t)(READ_BIT(DACx->SHHR, DAC_SHHR_THOLD1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
+                    >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
+                   );
+}
+
+/**
+  * @brief  Set the sample-and-hold timing for the selected DAC channel:
+  *         refresh time
+  * @rmtoll SHRR     TREFRESH1      LL_DAC_SetSampleAndHoldRefreshTime\n
+  *         SHRR     TREFRESH2      LL_DAC_SetSampleAndHoldRefreshTime
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @param  RefreshTime Value between Min_Data=0x00 and Max_Data=0xFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_SetSampleAndHoldRefreshTime(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t RefreshTime)
+{
+  MODIFY_REG(DACx->SHRR,
+             DAC_SHRR_TREFRESH1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
+             RefreshTime << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
+}
+
+/**
+  * @brief  Get the sample-and-hold timing for the selected DAC channel:
+  *         refresh time
+  * @rmtoll SHRR     TREFRESH1      LL_DAC_GetSampleAndHoldRefreshTime\n
+  *         SHRR     TREFRESH2      LL_DAC_GetSampleAndHoldRefreshTime
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
+  */
+__STATIC_INLINE uint32_t LL_DAC_GetSampleAndHoldRefreshTime(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  return (uint32_t)(READ_BIT(DACx->SHRR, DAC_SHRR_TREFRESH1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
+                    >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
+                   );
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup DAC_LL_EF_DMA_Management DMA Management
+  * @{
+  */
+
+/**
+  * @brief  Enable DAC DMA transfer request of the selected channel.
+  * @note   To configure DMA source address (peripheral address),
+  *         use function @ref LL_DAC_DMA_GetRegAddr().
+  * @rmtoll CR       DMAEN1         LL_DAC_EnableDMAReq\n
+  *         CR       DMAEN2         LL_DAC_EnableDMAReq
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_EnableDMAReq(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  SET_BIT(DACx->CR,
+          DAC_CR_DMAEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
+}
+
+/**
+  * @brief  Disable DAC DMA transfer request of the selected channel.
+  * @note   To configure DMA source address (peripheral address),
+  *         use function @ref LL_DAC_DMA_GetRegAddr().
+  * @rmtoll CR       DMAEN1         LL_DAC_DisableDMAReq\n
+  *         CR       DMAEN2         LL_DAC_DisableDMAReq
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_DisableDMAReq(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  CLEAR_BIT(DACx->CR,
+            DAC_CR_DMAEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
+}
+
+/**
+  * @brief  Get DAC DMA transfer request state of the selected channel.
+  *         (0: DAC DMA transfer request is disabled, 1: DAC DMA transfer request is enabled)
+  * @rmtoll CR       DMAEN1         LL_DAC_IsDMAReqEnabled\n
+  *         CR       DMAEN2         LL_DAC_IsDMAReqEnabled
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DAC_IsDMAReqEnabled(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  return ((READ_BIT(DACx->CR,
+                    DAC_CR_DMAEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
+           == (DAC_CR_DMAEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Function to help to configure DMA transfer to DAC: retrieve the
+  *         DAC register address from DAC instance and a list of DAC registers
+  *         intended to be used (most commonly) with DMA transfer.
+  * @note   These DAC registers are data holding registers:
+  *         when DAC conversion is requested, DAC generates a DMA transfer
+  *         request to have data available in DAC data holding registers.
+  * @note   This macro is intended to be used with LL DMA driver, refer to
+  *         function "LL_DMA_ConfigAddresses()".
+  *         Example:
+  *           LL_DMA_ConfigAddresses(DMA1,
+  *                                  LL_DMA_CHANNEL_1,
+  *                                  (uint32_t)&< array or variable >,
+  *                                  LL_DAC_DMA_GetRegAddr(DAC1, LL_DAC_CHANNEL_1, LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED),
+  *                                  LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
+  * @rmtoll DHR12R1  DACC1DHR       LL_DAC_DMA_GetRegAddr\n
+  *         DHR12L1  DACC1DHR       LL_DAC_DMA_GetRegAddr\n
+  *         DHR8R1   DACC1DHR       LL_DAC_DMA_GetRegAddr\n
+  *         DHR12R2  DACC2DHR       LL_DAC_DMA_GetRegAddr\n
+  *         DHR12L2  DACC2DHR       LL_DAC_DMA_GetRegAddr\n
+  *         DHR8R2   DACC2DHR       LL_DAC_DMA_GetRegAddr
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @param  Register This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED
+  *         @arg @ref LL_DAC_DMA_REG_DATA_12BITS_LEFT_ALIGNED
+  *         @arg @ref LL_DAC_DMA_REG_DATA_8BITS_RIGHT_ALIGNED
+  * @retval DAC register address
+  */
+__STATIC_INLINE uint32_t LL_DAC_DMA_GetRegAddr(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Register)
+{
+  /* Retrieve address of register DHR12Rx, DHR12Lx or DHR8Rx depending on     */
+  /* DAC channel selected.                                                    */
+  return ((uint32_t)(__DAC_PTR_REG_OFFSET((DACx)->DHR12R1,
+                                          ((DAC_Channel >> (Register & 0x1FUL)) & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0))));
+}
+/**
+  * @}
+  */
+
+/** @defgroup DAC_LL_EF_Operation Operation on DAC channels
+  * @{
+  */
+
+/**
+  * @brief  Enable DAC selected channel.
+  * @rmtoll CR       EN1            LL_DAC_Enable\n
+  *         CR       EN2            LL_DAC_Enable
+  * @note   After enable from off state, DAC channel requires a delay
+  *         for output voltage to reach accuracy +/- 1 LSB.
+  *         Refer to device datasheet, parameter "tWAKEUP".
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_Enable(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  SET_BIT(DACx->CR,
+          DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
+}
+
+/**
+  * @brief  Disable DAC selected channel.
+  * @rmtoll CR       EN1            LL_DAC_Disable\n
+  *         CR       EN2            LL_DAC_Disable
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_Disable(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  CLEAR_BIT(DACx->CR,
+            DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
+}
+
+/**
+  * @brief  Get DAC enable state of the selected channel.
+  *         (0: DAC channel is disabled, 1: DAC channel is enabled)
+  * @rmtoll CR       EN1            LL_DAC_IsEnabled\n
+  *         CR       EN2            LL_DAC_IsEnabled
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DAC_IsEnabled(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  return ((READ_BIT(DACx->CR,
+                    DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
+           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable DAC trigger of the selected channel.
+  * @note   - If DAC trigger is disabled, DAC conversion is performed
+  *           automatically once the data holding register is updated,
+  *           using functions "LL_DAC_ConvertData{8; 12}{Right; Left} Aligned()":
+  *           @ref LL_DAC_ConvertData12RightAligned(), ...
+  *         - If DAC trigger is enabled, DAC conversion is performed
+  *           only when a hardware of software trigger event is occurring.
+  *           Select trigger source using
+  *           function @ref LL_DAC_SetTriggerSource().
+  * @rmtoll CR       TEN1           LL_DAC_EnableTrigger\n
+  *         CR       TEN2           LL_DAC_EnableTrigger
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_EnableTrigger(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  SET_BIT(DACx->CR,
+          DAC_CR_TEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
+}
+
+/**
+  * @brief  Disable DAC trigger of the selected channel.
+  * @rmtoll CR       TEN1           LL_DAC_DisableTrigger\n
+  *         CR       TEN2           LL_DAC_DisableTrigger
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_DisableTrigger(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  CLEAR_BIT(DACx->CR,
+            DAC_CR_TEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
+}
+
+/**
+  * @brief  Get DAC trigger state of the selected channel.
+  *         (0: DAC trigger is disabled, 1: DAC trigger is enabled)
+  * @rmtoll CR       TEN1           LL_DAC_IsTriggerEnabled\n
+  *         CR       TEN2           LL_DAC_IsTriggerEnabled
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DAC_IsTriggerEnabled(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  return ((READ_BIT(DACx->CR,
+                    DAC_CR_TEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))
+           == (DAC_CR_TEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Trig DAC conversion by software for the selected DAC channel.
+  * @note   Preliminarily, DAC trigger must be set to software trigger
+  *         using function
+  *           @ref LL_DAC_Init()
+  *           @ref LL_DAC_SetTriggerSource()
+  *         with parameter "LL_DAC_TRIGGER_SOFTWARE".
+  *         and DAC trigger must be enabled using
+  *         function @ref LL_DAC_EnableTrigger().
+  * @note   For devices featuring DAC with 2 channels: this function
+  *         can perform a SW start of both DAC channels simultaneously.
+  *         Two channels can be selected as parameter.
+  *         Example: (LL_DAC_CHANNEL_1 | LL_DAC_CHANNEL_2)
+  * @rmtoll SWTRIGR  SWTRIG1        LL_DAC_TrigSWConversion\n
+  *         SWTRIGR  SWTRIG2        LL_DAC_TrigSWConversion
+  * @param  DACx DAC instance
+  * @param  DAC_Channel  This parameter can a combination of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_TrigSWConversion(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  SET_BIT(DACx->SWTRIGR,
+          (DAC_Channel & DAC_SWTR_CHX_MASK));
+}
+
+/**
+  * @brief  Set the data to be loaded in the data holding register
+  *         in format 12 bits left alignment (LSB aligned on bit 0),
+  *         for the selected DAC channel.
+  * @rmtoll DHR12R1  DACC1DHR       LL_DAC_ConvertData12RightAligned\n
+  *         DHR12R2  DACC2DHR       LL_DAC_ConvertData12RightAligned
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @param  Data Value between Min_Data=0x000 and Max_Data=0xFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_ConvertData12RightAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
+{
+  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS) & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);
+
+  MODIFY_REG(*preg,
+             DAC_DHR12R1_DACC1DHR,
+             Data);
+}
+
+/**
+  * @brief  Set the data to be loaded in the data holding register
+  *         in format 12 bits left alignment (MSB aligned on bit 15),
+  *         for the selected DAC channel.
+  * @rmtoll DHR12L1  DACC1DHR       LL_DAC_ConvertData12LeftAligned\n
+  *         DHR12L2  DACC2DHR       LL_DAC_ConvertData12LeftAligned
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @param  Data Value between Min_Data=0x000 and Max_Data=0xFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
+{
+  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS) & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);
+
+  MODIFY_REG(*preg,
+             DAC_DHR12L1_DACC1DHR,
+             Data);
+}
+
+/**
+  * @brief  Set the data to be loaded in the data holding register
+  *         in format 8 bits left alignment (LSB aligned on bit 0),
+  *         for the selected DAC channel.
+  * @rmtoll DHR8R1   DACC1DHR       LL_DAC_ConvertData8RightAligned\n
+  *         DHR8R2   DACC2DHR       LL_DAC_ConvertData8RightAligned
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_ConvertData8RightAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
+{
+  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS) & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);
+
+  MODIFY_REG(*preg,
+             DAC_DHR8R1_DACC1DHR,
+             Data);
+}
+
+
+/**
+  * @brief  Set the data to be loaded in the data holding register
+  *         in format 12 bits left alignment (LSB aligned on bit 0),
+  *         for both DAC channels.
+  * @rmtoll DHR12RD  DACC1DHR       LL_DAC_ConvertDualData12RightAligned\n
+  *         DHR12RD  DACC2DHR       LL_DAC_ConvertDualData12RightAligned
+  * @param  DACx DAC instance
+  * @param  DataChannel1 Value between Min_Data=0x000 and Max_Data=0xFFF
+  * @param  DataChannel2 Value between Min_Data=0x000 and Max_Data=0xFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_ConvertDualData12RightAligned(DAC_TypeDef *DACx, uint32_t DataChannel1,
+                                                          uint32_t DataChannel2)
+{
+  MODIFY_REG(DACx->DHR12RD,
+             (DAC_DHR12RD_DACC2DHR | DAC_DHR12RD_DACC1DHR),
+             ((DataChannel2 << DAC_DHR12RD_DACC2DHR_BITOFFSET_POS) | DataChannel1));
+}
+
+/**
+  * @brief  Set the data to be loaded in the data holding register
+  *         in format 12 bits left alignment (MSB aligned on bit 15),
+  *         for both DAC channels.
+  * @rmtoll DHR12LD  DACC1DHR       LL_DAC_ConvertDualData12LeftAligned\n
+  *         DHR12LD  DACC2DHR       LL_DAC_ConvertDualData12LeftAligned
+  * @param  DACx DAC instance
+  * @param  DataChannel1 Value between Min_Data=0x000 and Max_Data=0xFFF
+  * @param  DataChannel2 Value between Min_Data=0x000 and Max_Data=0xFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_ConvertDualData12LeftAligned(DAC_TypeDef *DACx, uint32_t DataChannel1,
+                                                         uint32_t DataChannel2)
+{
+  /* Note: Data of DAC channel 2 shift value subtracted of 4 because          */
+  /*       data on 16 bits and DAC channel 2 bits field is on the 12 MSB,     */
+  /*       the 4 LSB must be taken into account for the shift value.          */
+  MODIFY_REG(DACx->DHR12LD,
+             (DAC_DHR12LD_DACC2DHR | DAC_DHR12LD_DACC1DHR),
+             ((DataChannel2 << (DAC_DHR12LD_DACC2DHR_BITOFFSET_POS - 4U)) | DataChannel1));
+}
+
+/**
+  * @brief  Set the data to be loaded in the data holding register
+  *         in format 8 bits left alignment (LSB aligned on bit 0),
+  *         for both DAC channels.
+  * @rmtoll DHR8RD  DACC1DHR       LL_DAC_ConvertDualData8RightAligned\n
+  *         DHR8RD  DACC2DHR       LL_DAC_ConvertDualData8RightAligned
+  * @param  DACx DAC instance
+  * @param  DataChannel1 Value between Min_Data=0x00 and Max_Data=0xFF
+  * @param  DataChannel2 Value between Min_Data=0x00 and Max_Data=0xFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_ConvertDualData8RightAligned(DAC_TypeDef *DACx, uint32_t DataChannel1,
+                                                         uint32_t DataChannel2)
+{
+  MODIFY_REG(DACx->DHR8RD,
+             (DAC_DHR8RD_DACC2DHR | DAC_DHR8RD_DACC1DHR),
+             ((DataChannel2 << DAC_DHR8RD_DACC2DHR_BITOFFSET_POS) | DataChannel1));
+}
+
+
+/**
+  * @brief  Retrieve output data currently generated for the selected DAC channel.
+  * @note   Whatever alignment and resolution settings
+  *         (using functions "LL_DAC_ConvertData{8; 12}{Right; Left} Aligned()":
+  *         @ref LL_DAC_ConvertData12RightAligned(), ...),
+  *         output data format is 12 bits right aligned (LSB aligned on bit 0).
+  * @rmtoll DOR1     DACC1DOR       LL_DAC_RetrieveOutputData\n
+  *         DOR2     DACC2DOR       LL_DAC_RetrieveOutputData
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
+  */
+__STATIC_INLINE uint32_t LL_DAC_RetrieveOutputData(DAC_TypeDef *DACx, uint32_t DAC_Channel)
+{
+  __IO uint32_t const *preg = __DAC_PTR_REG_OFFSET(DACx->DOR1, (DAC_Channel >> DAC_REG_DORX_REGOFFSET_BITOFFSET_POS) & DAC_REG_DORX_REGOFFSET_MASK_POSBIT0);
+
+  return (uint16_t) READ_BIT(*preg, DAC_DOR1_DACC1DOR);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup DAC_LL_EF_FLAG_Management FLAG Management
+  * @{
+  */
+/**
+  * @brief  Get DAC calibration offset flag for DAC channel 1
+  * @rmtoll SR       CAL_FLAG1      LL_DAC_IsActiveFlag_CAL1
+  * @param  DACx DAC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DAC_IsActiveFlag_CAL1(DAC_TypeDef *DACx)
+{
+  return ((READ_BIT(DACx->SR, LL_DAC_FLAG_CAL1) == (LL_DAC_FLAG_CAL1)) ? 1UL : 0UL);
+}
+
+
+/**
+  * @brief  Get DAC calibration offset flag for DAC channel 2
+  * @rmtoll SR       CAL_FLAG2      LL_DAC_IsActiveFlag_CAL2
+  * @param  DACx DAC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DAC_IsActiveFlag_CAL2(DAC_TypeDef *DACx)
+{
+  return ((READ_BIT(DACx->SR, LL_DAC_FLAG_CAL2) == (LL_DAC_FLAG_CAL2)) ? 1UL : 0UL);
+}
+
+
+/**
+  * @brief  Get DAC busy writing sample time flag for DAC channel 1
+  * @rmtoll SR       BWST1          LL_DAC_IsActiveFlag_BWST1
+  * @param  DACx DAC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DAC_IsActiveFlag_BWST1(DAC_TypeDef *DACx)
+{
+  return ((READ_BIT(DACx->SR, LL_DAC_FLAG_BWST1) == (LL_DAC_FLAG_BWST1)) ? 1UL : 0UL);
+}
+
+
+/**
+  * @brief  Get DAC busy writing sample time flag for DAC channel 2
+  * @rmtoll SR       BWST2          LL_DAC_IsActiveFlag_BWST2
+  * @param  DACx DAC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DAC_IsActiveFlag_BWST2(DAC_TypeDef *DACx)
+{
+  return ((READ_BIT(DACx->SR, LL_DAC_FLAG_BWST2) == (LL_DAC_FLAG_BWST2)) ? 1UL : 0UL);
+}
+
+
+/**
+  * @brief  Get DAC underrun flag for DAC channel 1
+  * @rmtoll SR       DMAUDR1        LL_DAC_IsActiveFlag_DMAUDR1
+  * @param  DACx DAC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DAC_IsActiveFlag_DMAUDR1(DAC_TypeDef *DACx)
+{
+  return ((READ_BIT(DACx->SR, LL_DAC_FLAG_DMAUDR1) == (LL_DAC_FLAG_DMAUDR1)) ? 1UL : 0UL);
+}
+
+
+/**
+  * @brief  Get DAC underrun flag for DAC channel 2
+  * @rmtoll SR       DMAUDR2        LL_DAC_IsActiveFlag_DMAUDR2
+  * @param  DACx DAC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DAC_IsActiveFlag_DMAUDR2(DAC_TypeDef *DACx)
+{
+  return ((READ_BIT(DACx->SR, LL_DAC_FLAG_DMAUDR2) == (LL_DAC_FLAG_DMAUDR2)) ? 1UL : 0UL);
+}
+
+
+/**
+  * @brief  Clear DAC underrun flag for DAC channel 1
+  * @rmtoll SR       DMAUDR1        LL_DAC_ClearFlag_DMAUDR1
+  * @param  DACx DAC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_ClearFlag_DMAUDR1(DAC_TypeDef *DACx)
+{
+  WRITE_REG(DACx->SR, LL_DAC_FLAG_DMAUDR1);
+}
+
+
+/**
+  * @brief  Clear DAC underrun flag for DAC channel 2
+  * @rmtoll SR       DMAUDR2        LL_DAC_ClearFlag_DMAUDR2
+  * @param  DACx DAC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_ClearFlag_DMAUDR2(DAC_TypeDef *DACx)
+{
+  WRITE_REG(DACx->SR, LL_DAC_FLAG_DMAUDR2);
+}
+
+
+/**
+  * @}
+  */
+
+/** @defgroup DAC_LL_EF_IT_Management IT management
+  * @{
+  */
+
+/**
+  * @brief  Enable DMA underrun interrupt for DAC channel 1
+  * @rmtoll CR       DMAUDRIE1      LL_DAC_EnableIT_DMAUDR1
+  * @param  DACx DAC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_EnableIT_DMAUDR1(DAC_TypeDef *DACx)
+{
+  SET_BIT(DACx->CR, LL_DAC_IT_DMAUDRIE1);
+}
+
+
+/**
+  * @brief  Enable DMA underrun interrupt for DAC channel 2
+  * @rmtoll CR       DMAUDRIE2      LL_DAC_EnableIT_DMAUDR2
+  * @param  DACx DAC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_EnableIT_DMAUDR2(DAC_TypeDef *DACx)
+{
+  SET_BIT(DACx->CR, LL_DAC_IT_DMAUDRIE2);
+}
+
+
+/**
+  * @brief  Disable DMA underrun interrupt for DAC channel 1
+  * @rmtoll CR       DMAUDRIE1      LL_DAC_DisableIT_DMAUDR1
+  * @param  DACx DAC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_DisableIT_DMAUDR1(DAC_TypeDef *DACx)
+{
+  CLEAR_BIT(DACx->CR, LL_DAC_IT_DMAUDRIE1);
+}
+
+
+/**
+  * @brief  Disable DMA underrun interrupt for DAC channel 2
+  * @rmtoll CR       DMAUDRIE2      LL_DAC_DisableIT_DMAUDR2
+  * @param  DACx DAC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DAC_DisableIT_DMAUDR2(DAC_TypeDef *DACx)
+{
+  CLEAR_BIT(DACx->CR, LL_DAC_IT_DMAUDRIE2);
+}
+
+
+/**
+  * @brief  Get DMA underrun interrupt for DAC channel 1
+  * @rmtoll CR       DMAUDRIE1      LL_DAC_IsEnabledIT_DMAUDR1
+  * @param  DACx DAC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DAC_IsEnabledIT_DMAUDR1(DAC_TypeDef *DACx)
+{
+  return ((READ_BIT(DACx->CR, LL_DAC_IT_DMAUDRIE1) == (LL_DAC_IT_DMAUDRIE1)) ? 1UL : 0UL);
+}
+
+
+/**
+  * @brief  Get DMA underrun interrupt for DAC channel 2
+  * @rmtoll CR       DMAUDRIE2      LL_DAC_IsEnabledIT_DMAUDR2
+  * @param  DACx DAC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DAC_IsEnabledIT_DMAUDR2(DAC_TypeDef *DACx)
+{
+  return ((READ_BIT(DACx->CR, LL_DAC_IT_DMAUDRIE2) == (LL_DAC_IT_DMAUDRIE2)) ? 1UL : 0UL);
+}
+
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup DAC_LL_EF_Init Initialization and de-initialization functions
+  * @{
+  */
+
+ErrorStatus LL_DAC_DeInit(DAC_TypeDef *DACx);
+ErrorStatus LL_DAC_Init(DAC_TypeDef *DACx, uint32_t DAC_Channel, LL_DAC_InitTypeDef *DAC_InitStruct);
+void        LL_DAC_StructInit(LL_DAC_InitTypeDef *DAC_InitStruct);
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* DAC1 */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_DAC_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h
new file mode 100644
index 0000000..df9ef63
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h
@@ -0,0 +1,2272 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_dma.h
+  * @author  MCD Application Team
+  * @brief   Header file of DMA LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_DMA_H
+#define STM32G0xx_LL_DMA_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+#include "stm32g0xx_ll_dmamux.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (DMA1) || defined (DMA2)
+
+/** @defgroup DMA_LL DMA
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/** @defgroup DMA_LL_Private_Variables DMA Private Variables
+  * @{
+  */
+/* Array used to get the DMA channel register offset versus channel index LL_DMA_CHANNEL_x */
+static const uint8_t CHANNEL_OFFSET_TAB[] =
+{
+  (uint8_t)(DMA1_Channel1_BASE - DMA1_BASE),
+  (uint8_t)(DMA1_Channel2_BASE - DMA1_BASE),
+  (uint8_t)(DMA1_Channel3_BASE - DMA1_BASE),
+  (uint8_t)(DMA1_Channel4_BASE - DMA1_BASE),
+  (uint8_t)(DMA1_Channel5_BASE - DMA1_BASE),
+#if defined(DMA1_Channel6_BASE)
+  (uint8_t)(DMA1_Channel6_BASE - DMA1_BASE),
+#endif /* DMA1_Channel6_BASE */
+#if defined(DMA1_Channel7_BASE)
+  (uint8_t)(DMA1_Channel7_BASE - DMA1_BASE),
+#endif /* DMA1_Channel7_BASE */
+};
+/**
+  * @}
+  */
+
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+
+/** @defgroup DMA_LL_Private_Macros DMA Private Macros
+  * @{
+  */
+/**
+  * @brief  Helper macro to convert DMA Instance DMAx into DMAMUX channel
+  * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
+  *         DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****).
+  * @param  __DMA_INSTANCE__ DMAx
+  * @retval Channel_Offset (LL_DMA_CHANNEL_7 or 0).
+  */
+#define __LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL(__DMA_INSTANCE__)   \
+(((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) ? 0 : LL_DMA_CHANNEL_7)
+/**
+  * @}
+  */
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup DMA_LL_ES_INIT DMA Exported Init structure
+  * @{
+  */
+typedef struct
+{
+  uint32_t PeriphOrM2MSrcAddress;  /*!< Specifies the peripheral base address for DMA transfer
+                                        or as Source base address in case of memory to memory transfer direction.
+
+                                        This parameter must be a value between Min_Data = 0 and Max_Data = 0xFFFFFFFF. */
+
+  uint32_t MemoryOrM2MDstAddress;  /*!< Specifies the memory base address for DMA transfer
+                                        or as Destination base address in case of memory to memory transfer direction.
+
+                                        This parameter must be a value between Min_Data = 0 and Max_Data = 0xFFFFFFFF. */
+
+  uint32_t Direction;              /*!< Specifies if the data will be transferred from memory to peripheral,
+                                        from memory to memory or from peripheral to memory.
+                                        This parameter can be a value of @ref DMA_LL_EC_DIRECTION
+
+                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetDataTransferDirection(). */
+
+  uint32_t Mode;                   /*!< Specifies the normal or circular operation mode.
+                                        This parameter can be a value of @ref DMA_LL_EC_MODE
+                                        @note: The circular buffer mode cannot be used if the memory to memory
+                                               data transfer direction is configured on the selected Channel
+
+                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetMode(). */
+
+  uint32_t PeriphOrM2MSrcIncMode;  /*!< Specifies whether the Peripheral address or Source address in case of memory to memory transfer direction
+                                        is incremented or not.
+                                        This parameter can be a value of @ref DMA_LL_EC_PERIPH
+
+                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphIncMode(). */
+
+  uint32_t MemoryOrM2MDstIncMode;  /*!< Specifies whether the Memory address or Destination address in case of memory to memory transfer direction
+                                        is incremented or not.
+                                        This parameter can be a value of @ref DMA_LL_EC_MEMORY
+
+                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetMemoryIncMode(). */
+
+  uint32_t PeriphOrM2MSrcDataSize; /*!< Specifies the Peripheral data size alignment or Source data size alignment (byte, half word, word)
+                                        in case of memory to memory transfer direction.
+                                        This parameter can be a value of @ref DMA_LL_EC_PDATAALIGN
+
+                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphSize(). */
+
+  uint32_t MemoryOrM2MDstDataSize; /*!< Specifies the Memory data size alignment or Destination data size alignment (byte, half word, word)
+                                        in case of memory to memory transfer direction.
+                                        This parameter can be a value of @ref DMA_LL_EC_MDATAALIGN
+
+                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetMemorySize(). */
+
+  uint32_t NbData;                 /*!< Specifies the number of data to transfer, in data unit.
+                                        The data unit is equal to the source buffer configuration set in PeripheralSize
+                                        or MemorySize parameters depending in the transfer direction.
+                                        This parameter must be a value between Min_Data = 0 and Max_Data = 0x0000FFFF
+
+                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetDataLength(). */
+
+  uint32_t PeriphRequest;          /*!< Specifies the peripheral request.
+                                        This parameter can be a value of @ref DMAMUX_LL_EC_REQUEST
+
+                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphRequest(). */
+
+  uint32_t Priority;               /*!< Specifies the channel priority level.
+                                        This parameter can be a value of @ref DMA_LL_EC_PRIORITY
+
+                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetChannelPriorityLevel(). */
+
+} LL_DMA_InitTypeDef;
+/**
+  * @}
+  */
+#endif /*USE_FULL_LL_DRIVER*/
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup DMA_LL_Exported_Constants DMA Exported Constants
+  * @{
+  */
+/** @defgroup DMA_LL_EC_CLEAR_FLAG Clear Flags Defines
+  * @brief    Flags defines which can be used with LL_DMA_WriteReg function
+  * @{
+  */
+#define LL_DMA_IFCR_CGIF1                 DMA_IFCR_CGIF1        /*!< Channel 1 global flag            */
+#define LL_DMA_IFCR_CTCIF1                DMA_IFCR_CTCIF1       /*!< Channel 1 transfer complete flag */
+#define LL_DMA_IFCR_CHTIF1                DMA_IFCR_CHTIF1       /*!< Channel 1 half transfer flag     */
+#define LL_DMA_IFCR_CTEIF1                DMA_IFCR_CTEIF1       /*!< Channel 1 transfer error flag    */
+#define LL_DMA_IFCR_CGIF2                 DMA_IFCR_CGIF2        /*!< Channel 2 global flag            */
+#define LL_DMA_IFCR_CTCIF2                DMA_IFCR_CTCIF2       /*!< Channel 2 transfer complete flag */
+#define LL_DMA_IFCR_CHTIF2                DMA_IFCR_CHTIF2       /*!< Channel 2 half transfer flag     */
+#define LL_DMA_IFCR_CTEIF2                DMA_IFCR_CTEIF2       /*!< Channel 2 transfer error flag    */
+#define LL_DMA_IFCR_CGIF3                 DMA_IFCR_CGIF3        /*!< Channel 3 global flag            */
+#define LL_DMA_IFCR_CTCIF3                DMA_IFCR_CTCIF3       /*!< Channel 3 transfer complete flag */
+#define LL_DMA_IFCR_CHTIF3                DMA_IFCR_CHTIF3       /*!< Channel 3 half transfer flag     */
+#define LL_DMA_IFCR_CTEIF3                DMA_IFCR_CTEIF3       /*!< Channel 3 transfer error flag    */
+#define LL_DMA_IFCR_CGIF4                 DMA_IFCR_CGIF4        /*!< Channel 4 global flag            */
+#define LL_DMA_IFCR_CTCIF4                DMA_IFCR_CTCIF4       /*!< Channel 4 transfer complete flag */
+#define LL_DMA_IFCR_CHTIF4                DMA_IFCR_CHTIF4       /*!< Channel 4 half transfer flag     */
+#define LL_DMA_IFCR_CTEIF4                DMA_IFCR_CTEIF4       /*!< Channel 4 transfer error flag    */
+#define LL_DMA_IFCR_CGIF5                 DMA_IFCR_CGIF5        /*!< Channel 5 global flag            */
+#define LL_DMA_IFCR_CTCIF5                DMA_IFCR_CTCIF5       /*!< Channel 5 transfer complete flag */
+#define LL_DMA_IFCR_CHTIF5                DMA_IFCR_CHTIF5       /*!< Channel 5 half transfer flag     */
+#define LL_DMA_IFCR_CTEIF5                DMA_IFCR_CTEIF5       /*!< Channel 5 transfer error flag    */
+#if defined(DMA1_Channel6)
+#define LL_DMA_IFCR_CGIF6                 DMA_IFCR_CGIF6        /*!< Channel 6 global flag            */
+#define LL_DMA_IFCR_CTCIF6                DMA_IFCR_CTCIF6       /*!< Channel 6 transfer complete flag */
+#define LL_DMA_IFCR_CHTIF6                DMA_IFCR_CHTIF6       /*!< Channel 6 half transfer flag     */
+#define LL_DMA_IFCR_CTEIF6                DMA_IFCR_CTEIF6       /*!< Channel 6 transfer error flag    */
+#endif /* DMA1_Channel6 */
+#if defined(DMA1_Channel7)
+#define LL_DMA_IFCR_CGIF7                 DMA_IFCR_CGIF7        /*!< Channel 7 global flag            */
+#define LL_DMA_IFCR_CTCIF7                DMA_IFCR_CTCIF7       /*!< Channel 7 transfer complete flag */
+#define LL_DMA_IFCR_CHTIF7                DMA_IFCR_CHTIF7       /*!< Channel 7 half transfer flag     */
+#define LL_DMA_IFCR_CTEIF7                DMA_IFCR_CTEIF7       /*!< Channel 7 transfer error flag    */
+#endif /* DMA1_Channel7 */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_GET_FLAG Get Flags Defines
+  * @brief    Flags defines which can be used with LL_DMA_ReadReg function
+  * @{
+  */
+#define LL_DMA_ISR_GIF1                   DMA_ISR_GIF1          /*!< Channel 1 global flag            */
+#define LL_DMA_ISR_TCIF1                  DMA_ISR_TCIF1         /*!< Channel 1 transfer complete flag */
+#define LL_DMA_ISR_HTIF1                  DMA_ISR_HTIF1         /*!< Channel 1 half transfer flag     */
+#define LL_DMA_ISR_TEIF1                  DMA_ISR_TEIF1         /*!< Channel 1 transfer error flag    */
+#define LL_DMA_ISR_GIF2                   DMA_ISR_GIF2          /*!< Channel 2 global flag            */
+#define LL_DMA_ISR_TCIF2                  DMA_ISR_TCIF2         /*!< Channel 2 transfer complete flag */
+#define LL_DMA_ISR_HTIF2                  DMA_ISR_HTIF2         /*!< Channel 2 half transfer flag     */
+#define LL_DMA_ISR_TEIF2                  DMA_ISR_TEIF2         /*!< Channel 2 transfer error flag    */
+#define LL_DMA_ISR_GIF3                   DMA_ISR_GIF3          /*!< Channel 3 global flag            */
+#define LL_DMA_ISR_TCIF3                  DMA_ISR_TCIF3         /*!< Channel 3 transfer complete flag */
+#define LL_DMA_ISR_HTIF3                  DMA_ISR_HTIF3         /*!< Channel 3 half transfer flag     */
+#define LL_DMA_ISR_TEIF3                  DMA_ISR_TEIF3         /*!< Channel 3 transfer error flag    */
+#define LL_DMA_ISR_GIF4                   DMA_ISR_GIF4          /*!< Channel 4 global flag            */
+#define LL_DMA_ISR_TCIF4                  DMA_ISR_TCIF4         /*!< Channel 4 transfer complete flag */
+#define LL_DMA_ISR_HTIF4                  DMA_ISR_HTIF4         /*!< Channel 4 half transfer flag     */
+#define LL_DMA_ISR_TEIF4                  DMA_ISR_TEIF4         /*!< Channel 4 transfer error flag    */
+#define LL_DMA_ISR_GIF5                   DMA_ISR_GIF5          /*!< Channel 5 global flag            */
+#define LL_DMA_ISR_TCIF5                  DMA_ISR_TCIF5         /*!< Channel 5 transfer complete flag */
+#define LL_DMA_ISR_HTIF5                  DMA_ISR_HTIF5         /*!< Channel 5 half transfer flag     */
+#define LL_DMA_ISR_TEIF5                  DMA_ISR_TEIF5         /*!< Channel 5 transfer error flag    */
+#if defined(DMA1_Channel6)
+#define LL_DMA_ISR_GIF6                   DMA_ISR_GIF6          /*!< Channel 6 global flag            */
+#define LL_DMA_ISR_TCIF6                  DMA_ISR_TCIF6         /*!< Channel 6 transfer complete flag */
+#define LL_DMA_ISR_HTIF6                  DMA_ISR_HTIF6         /*!< Channel 6 half transfer flag     */
+#define LL_DMA_ISR_TEIF6                  DMA_ISR_TEIF6         /*!< Channel 6 transfer error flag    */
+#endif /* DMA1_Channel6 */
+#if defined(DMA1_Channel7)
+#define LL_DMA_ISR_GIF7                   DMA_ISR_GIF7          /*!< Channel 7 global flag            */
+#define LL_DMA_ISR_TCIF7                  DMA_ISR_TCIF7         /*!< Channel 7 transfer complete flag */
+#define LL_DMA_ISR_HTIF7                  DMA_ISR_HTIF7         /*!< Channel 7 half transfer flag     */
+#define LL_DMA_ISR_TEIF7                  DMA_ISR_TEIF7         /*!< Channel 7 transfer error flag    */
+#endif /* DMA1_Channel7 */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_IT IT Defines
+  * @brief    IT defines which can be used with LL_DMA_ReadReg and  LL_DMA_WriteReg functions
+  * @{
+  */
+#define LL_DMA_CCR_TCIE                   DMA_CCR_TCIE          /*!< Transfer complete interrupt */
+#define LL_DMA_CCR_HTIE                   DMA_CCR_HTIE          /*!< Half Transfer interrupt     */
+#define LL_DMA_CCR_TEIE                   DMA_CCR_TEIE          /*!< Transfer error interrupt    */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_CHANNEL CHANNEL
+  * @{
+  */
+#define LL_DMA_CHANNEL_1                  0x00000000U /*!< DMA Channel 1 */
+#define LL_DMA_CHANNEL_2                  0x00000001U /*!< DMA Channel 2 */
+#define LL_DMA_CHANNEL_3                  0x00000002U /*!< DMA Channel 3 */
+#define LL_DMA_CHANNEL_4                  0x00000003U /*!< DMA Channel 4 */
+#define LL_DMA_CHANNEL_5                  0x00000004U /*!< DMA Channel 5 */
+#if defined(DMA1_Channel6)
+#define LL_DMA_CHANNEL_6                  0x00000005U /*!< DMA Channel 6 */
+#endif /* DMA1_Channel6 */
+#if defined(DMA1_Channel7)
+#define LL_DMA_CHANNEL_7                  0x00000006U /*!< DMA Channel 7 */
+#endif /* DMA1_Channel7 */
+#if defined(USE_FULL_LL_DRIVER)
+#define LL_DMA_CHANNEL_ALL                0xFFFF0000U /*!< DMA Channel all (used only for function @ref LL_DMA_DeInit(). */
+#endif /*USE_FULL_LL_DRIVER*/
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_DIRECTION Transfer Direction
+  * @{
+  */
+#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U             /*!< Peripheral to memory direction */
+#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_CCR_DIR             /*!< Memory to peripheral direction */
+#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM         /*!< Memory to memory direction     */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_MODE Transfer mode
+  * @{
+  */
+#define LL_DMA_MODE_NORMAL                0x00000000U             /*!< Normal Mode                  */
+#define LL_DMA_MODE_CIRCULAR              DMA_CCR_CIRC            /*!< Circular Mode                */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_PERIPH Peripheral increment mode
+  * @{
+  */
+#define LL_DMA_PERIPH_INCREMENT           DMA_CCR_PINC            /*!< Peripheral increment mode Enable */
+#define LL_DMA_PERIPH_NOINCREMENT         0x00000000U             /*!< Peripheral increment mode Disable */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_MEMORY Memory increment mode
+  * @{
+  */
+#define LL_DMA_MEMORY_INCREMENT           DMA_CCR_MINC            /*!< Memory increment mode Enable  */
+#define LL_DMA_MEMORY_NOINCREMENT         0x00000000U             /*!< Memory increment mode Disable */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_PDATAALIGN Peripheral data alignment
+  * @{
+  */
+#define LL_DMA_PDATAALIGN_BYTE            0x00000000U             /*!< Peripheral data alignment : Byte     */
+#define LL_DMA_PDATAALIGN_HALFWORD        DMA_CCR_PSIZE_0         /*!< Peripheral data alignment : HalfWord */
+#define LL_DMA_PDATAALIGN_WORD            DMA_CCR_PSIZE_1         /*!< Peripheral data alignment : Word     */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_MDATAALIGN Memory data alignment
+  * @{
+  */
+#define LL_DMA_MDATAALIGN_BYTE            0x00000000U             /*!< Memory data alignment : Byte     */
+#define LL_DMA_MDATAALIGN_HALFWORD        DMA_CCR_MSIZE_0         /*!< Memory data alignment : HalfWord */
+#define LL_DMA_MDATAALIGN_WORD            DMA_CCR_MSIZE_1         /*!< Memory data alignment : Word     */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_PRIORITY Transfer Priority level
+  * @{
+  */
+#define LL_DMA_PRIORITY_LOW               0x00000000U             /*!< Priority level : Low       */
+#define LL_DMA_PRIORITY_MEDIUM            DMA_CCR_PL_0            /*!< Priority level : Medium    */
+#define LL_DMA_PRIORITY_HIGH              DMA_CCR_PL_1            /*!< Priority level : High      */
+#define LL_DMA_PRIORITY_VERYHIGH          DMA_CCR_PL              /*!< Priority level : Very_High */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup DMA_LL_Exported_Macros DMA Exported Macros
+  * @{
+  */
+
+/** @defgroup DMA_LL_EM_WRITE_READ Common Write and read registers macros
+  * @{
+  */
+/**
+  * @brief  Write a value in DMA register
+  * @param  __INSTANCE__ DMA Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in DMA register
+  * @param  __INSTANCE__ DMA Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EM_CONVERT_DMAxCHANNELy Convert DMAxChannely
+  * @{
+  */
+/**
+  * @brief  Convert DMAx_Channely into DMAx
+  * @param  __CHANNEL_INSTANCE__ DMAx_Channely
+  * @retval DMAx
+  */
+#if defined(DMA2)
+#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)   \
+(((uint32_t)(__CHANNEL_INSTANCE__) > ((uint32_t)DMA1_Channel7)) ?  DMA2 : DMA1)
+#else /* DMA1 */
+#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)  (DMA1)
+#endif /* DMA2 */
+
+/**
+  * @brief  Convert DMAx_Channely into LL_DMA_CHANNEL_y
+  * @param  __CHANNEL_INSTANCE__ DMAx_Channely
+  * @retval LL_DMA_CHANNEL_y
+  */
+#if defined(DMA2)
+#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
+(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
+ ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \
+ ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
+ ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \
+ ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
+ ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \
+ ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
+ ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \
+ ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \
+ ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \
+ ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \
+ LL_DMA_CHANNEL_7)
+#else /* DMA1 */
+#if   defined(DMA1_Channel7)
+#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
+(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
+ ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
+ ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
+ ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
+ ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \
+ ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \
+ LL_DMA_CHANNEL_7)
+#else
+#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
+(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
+ ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
+ ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
+ ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
+ LL_DMA_CHANNEL_5)
+#endif /* DMA1_Channel8 */
+#endif /* DMA2 */
+
+/**
+  * @brief  Convert DMA Instance DMAx and LL_DMA_CHANNEL_y into DMAx_Channely
+  * @param  __DMA_INSTANCE__ DMAx
+  * @param  __CHANNEL__ LL_DMA_CHANNEL_y
+  * @retval DMAx_Channely
+  */
+#if defined(DMA2)
+#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
+((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA2_Channel1 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA2_Channel2 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA2_Channel3 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA2_Channel4 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA2_Channel5 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \
+ DMA1_Channel7)
+#else /* DMA1 */
+#if   defined(DMA1_Channel7)
+#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
+((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \
+ DMA1_Channel7)
+#else
+#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
+((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \
+ DMA1_Channel5)
+#endif /* DMA1_Channel8 */
+#endif /* DMA2 */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup DMA_LL_Exported_Functions DMA Exported Functions
+ * @{
+ */
+
+/** @defgroup DMA_LL_EF_Configuration Configuration
+  * @{
+  */
+/**
+  * @brief  Enable DMA channel.
+  * @rmtoll CCR          EN            LL_DMA_EnableChannel
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
+}
+
+/**
+  * @brief  Disable DMA channel.
+  * @rmtoll CCR          EN            LL_DMA_DisableChannel
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
+}
+
+/**
+  * @brief  Check if DMA channel is enabled or disabled.
+  * @rmtoll CCR          EN            LL_DMA_IsEnabledChannel
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsEnabledChannel(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  return ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
+                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Configure all parameters link to DMA transfer.
+  * @rmtoll CCR          DIR           LL_DMA_ConfigTransfer\n
+  *         CCR          MEM2MEM       LL_DMA_ConfigTransfer\n
+  *         CCR          CIRC          LL_DMA_ConfigTransfer\n
+  *         CCR          PINC          LL_DMA_ConfigTransfer\n
+  *         CCR          MINC          LL_DMA_ConfigTransfer\n
+  *         CCR          PSIZE         LL_DMA_ConfigTransfer\n
+  *         CCR          MSIZE         LL_DMA_ConfigTransfer\n
+  *         CCR          PL            LL_DMA_ConfigTransfer
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @param  Configuration This parameter must be a combination of all the following values:
+  *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY or @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH or @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
+  *         @arg @ref LL_DMA_MODE_NORMAL or @ref LL_DMA_MODE_CIRCULAR
+  *         @arg @ref LL_DMA_PERIPH_INCREMENT or @ref LL_DMA_PERIPH_NOINCREMENT
+  *         @arg @ref LL_DMA_MEMORY_INCREMENT or @ref LL_DMA_MEMORY_NOINCREMENT
+  *         @arg @ref LL_DMA_PDATAALIGN_BYTE or @ref LL_DMA_PDATAALIGN_HALFWORD or @ref LL_DMA_PDATAALIGN_WORD
+  *         @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDATAALIGN_WORD
+  *         @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HIGH or @ref LL_DMA_PRIORITY_VERYHIGH
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configuration)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
+             DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_PSIZE | DMA_CCR_MSIZE | DMA_CCR_PL,
+             Configuration);
+}
+
+/**
+  * @brief  Set Data transfer direction (read from peripheral or from memory).
+  * @rmtoll CCR          DIR           LL_DMA_SetDataTransferDirection\n
+  *         CCR          MEM2MEM       LL_DMA_SetDataTransferDirection
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @param  Direction This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
+  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
+  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
+             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
+}
+
+/**
+  * @brief  Get Data transfer direction (read from peripheral or from memory).
+  * @rmtoll CCR          DIR           LL_DMA_GetDataTransferDirection\n
+  *         CCR          MEM2MEM       LL_DMA_GetDataTransferDirection
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
+  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
+  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
+                   DMA_CCR_DIR | DMA_CCR_MEM2MEM));
+}
+
+/**
+  * @brief  Set DMA mode circular or normal.
+  * @note The circular buffer mode cannot be used if the memory-to-memory
+  * data transfer is configured on the selected Channel.
+  * @rmtoll CCR          CIRC          LL_DMA_SetMode
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @param  Mode This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_MODE_NORMAL
+  *         @arg @ref LL_DMA_MODE_CIRCULAR
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
+             Mode);
+}
+
+/**
+  * @brief  Get DMA mode circular or normal.
+  * @rmtoll CCR          CIRC          LL_DMA_GetMode
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMA_MODE_NORMAL
+  *         @arg @ref LL_DMA_MODE_CIRCULAR
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
+                   DMA_CCR_CIRC));
+}
+
+/**
+  * @brief  Set Peripheral increment mode.
+  * @rmtoll CCR          PINC          LL_DMA_SetPeriphIncMode
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @param  PeriphOrM2MSrcIncMode This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_PERIPH_INCREMENT
+  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
+             PeriphOrM2MSrcIncMode);
+}
+
+/**
+  * @brief  Get Peripheral increment mode.
+  * @rmtoll CCR          PINC          LL_DMA_GetPeriphIncMode
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMA_PERIPH_INCREMENT
+  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
+                   DMA_CCR_PINC));
+}
+
+/**
+  * @brief  Set Memory increment mode.
+  * @rmtoll CCR          MINC          LL_DMA_SetMemoryIncMode
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @param  MemoryOrM2MDstIncMode This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_MEMORY_INCREMENT
+  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
+             MemoryOrM2MDstIncMode);
+}
+
+/**
+  * @brief  Get Memory increment mode.
+  * @rmtoll CCR          MINC          LL_DMA_GetMemoryIncMode
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMA_MEMORY_INCREMENT
+  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
+                   DMA_CCR_MINC));
+}
+
+/**
+  * @brief  Set Peripheral size.
+  * @rmtoll CCR          PSIZE         LL_DMA_SetPeriphSize
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @param  PeriphOrM2MSrcDataSize This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_PDATAALIGN_BYTE
+  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
+  *         @arg @ref LL_DMA_PDATAALIGN_WORD
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
+             PeriphOrM2MSrcDataSize);
+}
+
+/**
+  * @brief  Get Peripheral size.
+  * @rmtoll CCR          PSIZE         LL_DMA_GetPeriphSize
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMA_PDATAALIGN_BYTE
+  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
+  *         @arg @ref LL_DMA_PDATAALIGN_WORD
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
+                   DMA_CCR_PSIZE));
+}
+
+/**
+  * @brief  Set Memory size.
+  * @rmtoll CCR          MSIZE         LL_DMA_SetMemorySize
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @param  MemoryOrM2MDstDataSize This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_MDATAALIGN_BYTE
+  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
+  *         @arg @ref LL_DMA_MDATAALIGN_WORD
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
+             MemoryOrM2MDstDataSize);
+}
+
+/**
+  * @brief  Get Memory size.
+  * @rmtoll CCR          MSIZE         LL_DMA_GetMemorySize
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMA_MDATAALIGN_BYTE
+  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
+  *         @arg @ref LL_DMA_MDATAALIGN_WORD
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
+                   DMA_CCR_MSIZE));
+}
+
+/**
+  * @brief  Set Channel priority level.
+  * @rmtoll CCR          PL            LL_DMA_SetChannelPriorityLevel
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @param  Priority This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_PRIORITY_LOW
+  *         @arg @ref LL_DMA_PRIORITY_MEDIUM
+  *         @arg @ref LL_DMA_PRIORITY_HIGH
+  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
+             Priority);
+}
+
+/**
+  * @brief  Get Channel priority level.
+  * @rmtoll CCR          PL            LL_DMA_GetChannelPriorityLevel
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMA_PRIORITY_LOW
+  *         @arg @ref LL_DMA_PRIORITY_MEDIUM
+  *         @arg @ref LL_DMA_PRIORITY_HIGH
+  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
+                   DMA_CCR_PL));
+}
+
+/**
+  * @brief  Set Number of data to transfer.
+  * @note   This action has no effect if
+  *         channel is enabled.
+  * @rmtoll CNDTR        NDT           LL_DMA_SetDataLength
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
+             DMA_CNDTR_NDT, NbData);
+}
+
+/**
+  * @brief  Get Number of data to transfer.
+  * @note   Once the channel is enabled, the return value indicate the
+  *         remaining bytes to be transmitted.
+  * @rmtoll CNDTR        NDT           LL_DMA_GetDataLength
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
+                   DMA_CNDTR_NDT));
+}
+
+/**
+  * @brief  Configure the Source and Destination addresses.
+  * @note   This API must not be called when the DMA channel is enabled.
+  * @note   Each peripheral using DMA provides an API to get directly the register address (LL_PPP_DMA_GetRegAddr).
+  * @rmtoll CPAR         PA            LL_DMA_ConfigAddresses\n
+  *         CMAR         MA            LL_DMA_ConfigAddresses
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @param  SrcAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
+  * @param  DstAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
+  * @param  Direction This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
+  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
+  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress,
+                                            uint32_t DstAddress, uint32_t Direction)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  /* Direction Memory to Periph */
+  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
+  {
+    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, SrcAddress);
+    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, DstAddress);
+  }
+  /* Direction Periph to Memory and Memory to Memory */
+  else
+  {
+    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, SrcAddress);
+    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, DstAddress);
+  }
+}
+
+/**
+  * @brief  Set the Memory address.
+  * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only.
+  * @note   This API must not be called when the DMA channel is enabled.
+  * @rmtoll CMAR         MA            LL_DMA_SetMemoryAddress
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
+}
+
+/**
+  * @brief  Set the Peripheral address.
+  * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only.
+  * @note   This API must not be called when the DMA channel is enabled.
+  * @rmtoll CPAR         PA            LL_DMA_SetPeriphAddress
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @param  PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
+}
+
+/**
+  * @brief  Get Memory address.
+  * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only.
+  * @rmtoll CMAR         MA            LL_DMA_GetMemoryAddress
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR));
+}
+
+/**
+  * @brief  Get Peripheral address.
+  * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only.
+  * @rmtoll CPAR         PA            LL_DMA_GetPeriphAddress
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR));
+}
+
+/**
+  * @brief  Set the Memory to Memory Source address.
+  * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
+  * @note   This API must not be called when the DMA channel is enabled.
+  * @rmtoll CPAR         PA            LL_DMA_SetM2MSrcAddress
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, MemoryAddress);
+}
+
+/**
+  * @brief  Set the Memory to Memory Destination address.
+  * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
+  * @note   This API must not be called when the DMA channel is enabled.
+  * @rmtoll CMAR         MA            LL_DMA_SetM2MDstAddress
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
+}
+
+/**
+  * @brief  Get the Memory to Memory Source address.
+  * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
+  * @rmtoll CPAR         PA            LL_DMA_GetM2MSrcAddress
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR));
+}
+
+/**
+  * @brief  Get the Memory to Memory Destination address.
+  * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
+  * @rmtoll CMAR         MA            LL_DMA_GetM2MDstAddress
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR));
+}
+
+/**
+  * @brief  Set DMA request for DMA Channels on DMAMUX Channel x.
+  * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
+  *         DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****).
+  * @rmtoll CxCR         DMAREQ_ID     LL_DMA_SetPeriphRequest
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @param  Request This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_REQ_MEM2MEM
+  *         @arg @ref LL_DMAMUX_REQ_GENERATOR0
+  *         @arg @ref LL_DMAMUX_REQ_GENERATOR1
+  *         @arg @ref LL_DMAMUX_REQ_GENERATOR2
+  *         @arg @ref LL_DMAMUX_REQ_GENERATOR3
+  *         @arg @ref LL_DMAMUX_REQ_ADC1
+  *         @arg @ref LL_DMAMUX_REQ_AES_IN
+  *         @arg @ref LL_DMAMUX_REQ_AES_OUT
+  *         @arg @ref LL_DMAMUX_REQ_DAC1_CH1
+  *         @arg @ref LL_DMAMUX_REQ_DAC1_CH2
+  *         @arg @ref LL_DMAMUX_REQ_I2C1_RX
+  *         @arg @ref LL_DMAMUX_REQ_I2C1_TX
+  *         @arg @ref LL_DMAMUX_REQ_I2C2_RX
+  *         @arg @ref LL_DMAMUX_REQ_I2C2_TX
+  *         @arg @ref LL_DMAMUX_REQ_LPUART1_RX
+  *         @arg @ref LL_DMAMUX_REQ_LPUART1_TX
+  *         @arg @ref LL_DMAMUX_REQ_SPI1_RX
+  *         @arg @ref LL_DMAMUX_REQ_SPI1_TX
+  *         @arg @ref LL_DMAMUX_REQ_SPI2_RX
+  *         @arg @ref LL_DMAMUX_REQ_SPI2_TX
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_CH2
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_CH3
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_CH4
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_TRIG_COM
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_CH2
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_CH3
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_CH4
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_TRIG
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_CH2
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_CH3
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_CH4
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_TRIG
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM6_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM7_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM15_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM15_CH2
+  *         @arg @ref LL_DMAMUX_REQ_TIM15_TRIG_COM
+  *         @arg @ref LL_DMAMUX_REQ_TIM15_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM16_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM16_COM
+  *         @arg @ref LL_DMAMUX_REQ_TIM16_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM17_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM17_COM
+  *         @arg @ref LL_DMAMUX_REQ_TIM17_UP
+  *         @arg @ref LL_DMAMUX_REQ_USART1_RX
+  *         @arg @ref LL_DMAMUX_REQ_USART1_TX
+  *         @arg @ref LL_DMAMUX_REQ_USART2_RX
+  *         @arg @ref LL_DMAMUX_REQ_USART2_TX
+  *         @arg @ref LL_DMAMUX_REQ_USART3_RX
+  *         @arg @ref LL_DMAMUX_REQ_USART3_TX
+  *         @arg @ref LL_DMAMUX_REQ_USART4_RX
+  *         @arg @ref LL_DMAMUX_REQ_USART4_TX
+  *         @arg @ref LL_DMAMUX_REQ_UCPD1_RX
+  *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
+  *         @arg @ref LL_DMAMUX_REQ_UCPD2_RX
+  *         @arg @ref LL_DMAMUX_REQ_UCPD2_TX
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Request)
+{
+  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
+  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
+}
+
+/**
+  * @brief  Get DMA request for DMA Channels on DMAMUX Channel x.
+  * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
+  *         DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****).
+  * @rmtoll CxCR         DMAREQ_ID     LL_DMA_GetPeriphRequest
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMAMUX_REQ_MEM2MEM
+  *         @arg @ref LL_DMAMUX_REQ_GENERATOR0
+  *         @arg @ref LL_DMAMUX_REQ_GENERATOR1
+  *         @arg @ref LL_DMAMUX_REQ_GENERATOR2
+  *         @arg @ref LL_DMAMUX_REQ_GENERATOR3
+  *         @arg @ref LL_DMAMUX_REQ_ADC1
+  *         @arg @ref LL_DMAMUX_REQ_AES_IN
+  *         @arg @ref LL_DMAMUX_REQ_AES_OUT
+  *         @arg @ref LL_DMAMUX_REQ_DAC1_CH1
+  *         @arg @ref LL_DMAMUX_REQ_DAC1_CH2
+  *         @arg @ref LL_DMAMUX_REQ_I2C1_RX
+  *         @arg @ref LL_DMAMUX_REQ_I2C1_TX
+  *         @arg @ref LL_DMAMUX_REQ_I2C2_RX
+  *         @arg @ref LL_DMAMUX_REQ_I2C2_TX
+  *         @arg @ref LL_DMAMUX_REQ_LPUART1_RX
+  *         @arg @ref LL_DMAMUX_REQ_LPUART1_TX
+  *         @arg @ref LL_DMAMUX_REQ_SPI1_RX
+  *         @arg @ref LL_DMAMUX_REQ_SPI1_TX
+  *         @arg @ref LL_DMAMUX_REQ_SPI2_RX
+  *         @arg @ref LL_DMAMUX_REQ_SPI2_TX
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_CH2
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_CH3
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_CH4
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_TRIG_COM
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_CH2
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_CH3
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_CH4
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_TRIG
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_CH2
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_CH3
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_CH4
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_TRIG
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM6_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM7_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM15_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM15_CH2
+  *         @arg @ref LL_DMAMUX_REQ_TIM15_TRIG_COM
+  *         @arg @ref LL_DMAMUX_REQ_TIM15_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM16_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM16_COM
+  *         @arg @ref LL_DMAMUX_REQ_TIM16_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM17_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM17_COM
+  *         @arg @ref LL_DMAMUX_REQ_TIM17_UP
+  *         @arg @ref LL_DMAMUX_REQ_USART1_RX
+  *         @arg @ref LL_DMAMUX_REQ_USART1_TX
+  *         @arg @ref LL_DMAMUX_REQ_USART2_RX
+  *         @arg @ref LL_DMAMUX_REQ_USART2_TX
+  *         @arg @ref LL_DMAMUX_REQ_USART3_RX
+  *         @arg @ref LL_DMAMUX_REQ_USART3_TX
+  *         @arg @ref LL_DMAMUX_REQ_USART4_RX
+  *         @arg @ref LL_DMAMUX_REQ_USART4_TX
+  *         @arg @ref LL_DMAMUX_REQ_UCPD1_RX
+  *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
+  *         @arg @ref LL_DMAMUX_REQ_UCPD2_RX
+  *         @arg @ref LL_DMAMUX_REQ_UCPD2_TX
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
+  return (READ_BIT((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EF_FLAG_Management FLAG_Management
+  * @{
+  */
+
+/**
+  * @brief  Get Channel 1 global interrupt flag.
+  * @rmtoll ISR          GIF1          LL_DMA_IsActiveFlag_GI1
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI1(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF1) == (DMA_ISR_GIF1)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Channel 2 global interrupt flag.
+  * @rmtoll ISR          GIF2          LL_DMA_IsActiveFlag_GI2
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI2(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF2) == (DMA_ISR_GIF2)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Channel 3 global interrupt flag.
+  * @rmtoll ISR          GIF3          LL_DMA_IsActiveFlag_GI3
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI3(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF3) == (DMA_ISR_GIF3)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Channel 4 global interrupt flag.
+  * @rmtoll ISR          GIF4          LL_DMA_IsActiveFlag_GI4
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI4(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF4) == (DMA_ISR_GIF4)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Channel 5 global interrupt flag.
+  * @rmtoll ISR          GIF5          LL_DMA_IsActiveFlag_GI5
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI5(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF5) == (DMA_ISR_GIF5)) ? 1UL : 0UL);
+}
+
+#if defined(DMA1_Channel6)
+/**
+  * @brief  Get Channel 6 global interrupt flag.
+  * @rmtoll ISR          GIF6          LL_DMA_IsActiveFlag_GI6
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI6(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF6) == (DMA_ISR_GIF6)) ? 1UL : 0UL);
+}
+
+#endif /* DMA1_Channel6 */
+#if defined(DMA1_Channel7)
+/**
+  * @brief  Get Channel 7 global interrupt flag.
+  * @rmtoll ISR          GIF7          LL_DMA_IsActiveFlag_GI7
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI7(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF7) == (DMA_ISR_GIF7)) ? 1UL : 0UL);
+}
+
+#endif /* DMA1_Channel7 */
+/**
+  * @brief  Get Channel 1 transfer complete flag.
+  * @rmtoll ISR          TCIF1         LL_DMA_IsActiveFlag_TC1
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Channel 2 transfer complete flag.
+  * @rmtoll ISR          TCIF2         LL_DMA_IsActiveFlag_TC2
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Channel 3 transfer complete flag.
+  * @rmtoll ISR          TCIF3         LL_DMA_IsActiveFlag_TC3
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Channel 4 transfer complete flag.
+  * @rmtoll ISR          TCIF4         LL_DMA_IsActiveFlag_TC4
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Channel 5 transfer complete flag.
+  * @rmtoll ISR          TCIF5         LL_DMA_IsActiveFlag_TC5
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF5) == (DMA_ISR_TCIF5)) ? 1UL : 0UL);
+}
+
+#if defined(DMA1_Channel6)
+/**
+  * @brief  Get Channel 6 transfer complete flag.
+  * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6)) ? 1UL : 0UL);
+}
+
+#endif /* DMA1_Channel6 */
+#if defined(DMA1_Channel7)
+/**
+  * @brief  Get Channel 7 transfer complete flag.
+  * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7)) ? 1UL : 0UL);
+}
+
+#endif /* DMA1_Channel7 */
+/**
+  * @brief  Get Channel 1 half transfer flag.
+  * @rmtoll ISR          HTIF1         LL_DMA_IsActiveFlag_HT1
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF1) == (DMA_ISR_HTIF1)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Channel 2 half transfer flag.
+  * @rmtoll ISR          HTIF2         LL_DMA_IsActiveFlag_HT2
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF2) == (DMA_ISR_HTIF2)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Channel 3 half transfer flag.
+  * @rmtoll ISR          HTIF3         LL_DMA_IsActiveFlag_HT3
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF3) == (DMA_ISR_HTIF3)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Channel 4 half transfer flag.
+  * @rmtoll ISR          HTIF4         LL_DMA_IsActiveFlag_HT4
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF4) == (DMA_ISR_HTIF4)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Channel 5 half transfer flag.
+  * @rmtoll ISR          HTIF5         LL_DMA_IsActiveFlag_HT5
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF5) == (DMA_ISR_HTIF5)) ? 1UL : 0UL);
+}
+
+#if defined(DMA1_Channel6)
+/**
+  * @brief  Get Channel 6 half transfer flag.
+  * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6)) ? 1UL : 0UL);
+}
+
+#endif /* DMA1_Channel6 */
+#if defined(DMA1_Channel7)
+/**
+  * @brief  Get Channel 7 half transfer flag.
+  * @rmtoll ISR          HTIF7         LL_DMA_IsActiveFlag_HT7
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF7) == (DMA_ISR_HTIF7)) ? 1UL : 0UL);
+}
+
+#endif /* DMA1_Channel7 */
+/**
+  * @brief  Get Channel 1 transfer error flag.
+  * @rmtoll ISR          TEIF1         LL_DMA_IsActiveFlag_TE1
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF1) == (DMA_ISR_TEIF1)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Channel 2 transfer error flag.
+  * @rmtoll ISR          TEIF2         LL_DMA_IsActiveFlag_TE2
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF2) == (DMA_ISR_TEIF2)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Channel 3 transfer error flag.
+  * @rmtoll ISR          TEIF3         LL_DMA_IsActiveFlag_TE3
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF3) == (DMA_ISR_TEIF3)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Channel 4 transfer error flag.
+  * @rmtoll ISR          TEIF4         LL_DMA_IsActiveFlag_TE4
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF4) == (DMA_ISR_TEIF4)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Channel 5 transfer error flag.
+  * @rmtoll ISR          TEIF5         LL_DMA_IsActiveFlag_TE5
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF5) == (DMA_ISR_TEIF5)) ? 1UL : 0UL);
+}
+
+#if defined(DMA1_Channel6)
+/**
+  * @brief  Get Channel 6 transfer error flag.
+  * @rmtoll ISR          TEIF6         LL_DMA_IsActiveFlag_TE6
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF6) == (DMA_ISR_TEIF6)) ? 1UL : 0UL);
+}
+
+#endif /* DMA1_Channel6 */
+#if defined(DMA1_Channel7)
+/**
+  * @brief  Get Channel 7 transfer error flag.
+  * @rmtoll ISR          TEIF7         LL_DMA_IsActiveFlag_TE7
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7(DMA_TypeDef *DMAx)
+{
+  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF7) == (DMA_ISR_TEIF7)) ? 1UL : 0UL);
+}
+
+#endif /* DMA1_Channel7 */
+/**
+  * @brief  Clear Channel 1 global interrupt flag.
+  * @note Do not Clear Channel 1 global interrupt flag when the channel in ON.
+    Instead clear specific flags transfer complete, half transfer & transfer
+    error flag with LL_DMA_ClearFlag_TC1, LL_DMA_ClearFlag_HT1,
+    LL_DMA_ClearFlag_TE1. bug id 2.4.1 in Product Errata Sheet.
+  * @rmtoll IFCR         CGIF1         LL_DMA_ClearFlag_GI1
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_GI1(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF1);
+}
+
+/**
+  * @brief  Clear Channel 2 global interrupt flag.
+  * @note Do not Clear Channel 2 global interrupt flag when the channel in ON.
+    Instead clear specific flags transfer complete, half transfer & transfer
+    error flag with LL_DMA_ClearFlag_TC2, LL_DMA_ClearFlag_HT2,
+    LL_DMA_ClearFlag_TE2. bug id 2.4.1 in Product Errata Sheet.
+  * @rmtoll IFCR         CGIF2         LL_DMA_ClearFlag_GI2
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_GI2(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF2);
+}
+
+/**
+  * @brief  Clear Channel 3 global interrupt flag.
+  * @note Do not Clear Channel 3 global interrupt flag when the channel in ON.
+    Instead clear specific flags transfer complete, half transfer & transfer
+    error flag with LL_DMA_ClearFlag_TC3, LL_DMA_ClearFlag_HT3,
+    LL_DMA_ClearFlag_TE3. bug id 2.4.1 in Product Errata Sheet.
+  * @rmtoll IFCR         CGIF3         LL_DMA_ClearFlag_GI3
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_GI3(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF3);
+}
+
+/**
+  * @brief  Clear Channel 4 global interrupt flag.
+  * @note Do not Clear Channel 4 global interrupt flag when the channel in ON.
+    Instead clear specific flags transfer complete, half transfer & transfer
+    error flag with LL_DMA_ClearFlag_TC4, LL_DMA_ClearFlag_HT4,
+    LL_DMA_ClearFlag_TE4. bug id 2.4.1 in Product Errata Sheet.
+  * @rmtoll IFCR         CGIF4         LL_DMA_ClearFlag_GI4
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_GI4(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF4);
+}
+
+/**
+  * @brief  Clear Channel 5 global interrupt flag.
+  * @note Do not Clear Channel 5 global interrupt flag when the channel in ON.
+    Instead clear specific flags transfer complete, half transfer & transfer
+    error flag with LL_DMA_ClearFlag_TC5, LL_DMA_ClearFlag_HT5,
+    LL_DMA_ClearFlag_TE5. bug id 2.4.1 in Product Errata Sheet.
+  * @rmtoll IFCR         CGIF5         LL_DMA_ClearFlag_GI5
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_GI5(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF5);
+}
+
+#if defined(DMA1_Channel6)
+/**
+  * @brief  Clear Channel 6 global interrupt flag.
+  * @note Do not Clear Channel 6 global interrupt flag when the channel in ON.
+    Instead clear specific flags transfer complete, half transfer & transfer
+    error flag with LL_DMA_ClearFlag_TC6, LL_DMA_ClearFlag_HT6,
+    LL_DMA_ClearFlag_TE6. bug id 2.4.1 in Product Errata Sheet.
+  * @rmtoll IFCR         CGIF6         LL_DMA_ClearFlag_GI6
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_GI6(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF6);
+}
+
+#endif /* DMA1_Channel6 */
+#if defined(DMA1_Channel7)
+/**
+  * @brief  Clear Channel 7 global interrupt flag.
+  * @note Do not Clear Channel 7 global interrupt flag when the channel in ON.
+    Instead clear specific flags transfer complete, half transfer & transfer
+    error flag with LL_DMA_ClearFlag_TC7, LL_DMA_ClearFlag_HT7,
+    LL_DMA_ClearFlag_TE7. bug id 2.4.1 in Product Errata Sheet.
+  * @rmtoll IFCR         CGIF7         LL_DMA_ClearFlag_GI7
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_GI7(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF7);
+}
+
+#endif /* DMA1_Channel7 */
+/**
+  * @brief  Clear Channel 1  transfer complete flag.
+  * @rmtoll IFCR         CTCIF1        LL_DMA_ClearFlag_TC1
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1);
+}
+
+/**
+  * @brief  Clear Channel 2  transfer complete flag.
+  * @rmtoll IFCR         CTCIF2        LL_DMA_ClearFlag_TC2
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF2);
+}
+
+/**
+  * @brief  Clear Channel 3  transfer complete flag.
+  * @rmtoll IFCR         CTCIF3        LL_DMA_ClearFlag_TC3
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TC3(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF3);
+}
+
+/**
+  * @brief  Clear Channel 4  transfer complete flag.
+  * @rmtoll IFCR         CTCIF4        LL_DMA_ClearFlag_TC4
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF4);
+}
+
+/**
+  * @brief  Clear Channel 5  transfer complete flag.
+  * @rmtoll IFCR         CTCIF5        LL_DMA_ClearFlag_TC5
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF5);
+}
+
+#if defined(DMA1_Channel6)
+/**
+  * @brief  Clear Channel 6  transfer complete flag.
+  * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
+}
+
+#endif /* DMA1_Channel6 */
+#if defined(DMA1_Channel7)
+/**
+  * @brief  Clear Channel 7  transfer complete flag.
+  * @rmtoll IFCR         CTCIF7        LL_DMA_ClearFlag_TC7
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7);
+}
+
+#endif /* DMA1_Channel7 */
+/**
+  * @brief  Clear Channel 1  half transfer flag.
+  * @rmtoll IFCR         CHTIF1        LL_DMA_ClearFlag_HT1
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_HT1(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF1);
+}
+
+/**
+  * @brief  Clear Channel 2  half transfer flag.
+  * @rmtoll IFCR         CHTIF2        LL_DMA_ClearFlag_HT2
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_HT2(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF2);
+}
+
+/**
+  * @brief  Clear Channel 3  half transfer flag.
+  * @rmtoll IFCR         CHTIF3        LL_DMA_ClearFlag_HT3
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_HT3(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF3);
+}
+
+/**
+  * @brief  Clear Channel 4  half transfer flag.
+  * @rmtoll IFCR         CHTIF4        LL_DMA_ClearFlag_HT4
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_HT4(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF4);
+}
+
+/**
+  * @brief  Clear Channel 5  half transfer flag.
+  * @rmtoll IFCR         CHTIF5        LL_DMA_ClearFlag_HT5
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_HT5(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF5);
+}
+
+#if defined(DMA1_Channel6)
+/**
+  * @brief  Clear Channel 6  half transfer flag.
+  * @rmtoll IFCR         CHTIF6        LL_DMA_ClearFlag_HT6
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
+}
+
+#endif /* DMA1_Channel6 */
+#if defined(DMA1_Channel7)
+/**
+  * @brief  Clear Channel 7  half transfer flag.
+  * @rmtoll IFCR         CHTIF7        LL_DMA_ClearFlag_HT7
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_HT7(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF7);
+}
+
+#endif /* DMA1_Channel7 */
+/**
+  * @brief  Clear Channel 1 transfer error flag.
+  * @rmtoll IFCR         CTEIF1        LL_DMA_ClearFlag_TE1
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TE1(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF1);
+}
+
+/**
+  * @brief  Clear Channel 2 transfer error flag.
+  * @rmtoll IFCR         CTEIF2        LL_DMA_ClearFlag_TE2
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TE2(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF2);
+}
+
+/**
+  * @brief  Clear Channel 3 transfer error flag.
+  * @rmtoll IFCR         CTEIF3        LL_DMA_ClearFlag_TE3
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TE3(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF3);
+}
+
+/**
+  * @brief  Clear Channel 4 transfer error flag.
+  * @rmtoll IFCR         CTEIF4        LL_DMA_ClearFlag_TE4
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TE4(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF4);
+}
+
+/**
+  * @brief  Clear Channel 5 transfer error flag.
+  * @rmtoll IFCR         CTEIF5        LL_DMA_ClearFlag_TE5
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TE5(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF5);
+}
+
+#if defined(DMA1_Channel6)
+/**
+  * @brief  Clear Channel 6 transfer error flag.
+  * @rmtoll IFCR         CTEIF6        LL_DMA_ClearFlag_TE6
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TE6(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF6);
+}
+
+#endif /* DMA1_Channel6 */
+#if defined(DMA1_Channel7)
+/**
+  * @brief  Clear Channel 7 transfer error flag.
+  * @rmtoll IFCR         CTEIF7        LL_DMA_ClearFlag_TE7
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TE7(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF7);
+}
+
+#endif /* DMA1_Channel7 */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EF_IT_Management IT_Management
+  * @{
+  */
+/**
+  * @brief  Enable Transfer complete interrupt.
+  * @rmtoll CCR          TCIE          LL_DMA_EnableIT_TC
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
+}
+
+/**
+  * @brief  Enable Half transfer interrupt.
+  * @rmtoll CCR          HTIE          LL_DMA_EnableIT_HT
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_HTIE);
+}
+
+/**
+  * @brief  Enable Transfer error interrupt.
+  * @rmtoll CCR          TEIE          LL_DMA_EnableIT_TE
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TEIE);
+}
+
+/**
+  * @brief  Disable Transfer complete interrupt.
+  * @rmtoll CCR          TCIE          LL_DMA_DisableIT_TC
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
+}
+
+/**
+  * @brief  Disable Half transfer interrupt.
+  * @rmtoll CCR          HTIE          LL_DMA_DisableIT_HT
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_DisableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_HTIE);
+}
+
+/**
+  * @brief  Disable Transfer error interrupt.
+  * @rmtoll CCR          TEIE          LL_DMA_DisableIT_TE
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_DisableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TEIE);
+}
+
+/**
+  * @brief  Check if Transfer complete Interrupt is enabled.
+  * @rmtoll CCR          TCIE          LL_DMA_IsEnabledIT_TC
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  return ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
+                    DMA_CCR_TCIE) == (DMA_CCR_TCIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Half transfer Interrupt is enabled.
+  * @rmtoll CCR          HTIE          LL_DMA_IsEnabledIT_HT
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  return ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
+                    DMA_CCR_HTIE) == (DMA_CCR_HTIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Transfer error Interrupt is enabled.
+  * @rmtoll CCR          TEIE          LL_DMA_IsEnabledIT_TE
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  uint32_t dma_base_addr = (uint32_t)DMAx;
+  return ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
+                    DMA_CCR_TEIE) == (DMA_CCR_TEIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup DMA_LL_EF_Init Initialization and de-initialization functions
+  * @{
+  */
+ErrorStatus LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct);
+ErrorStatus LL_DMA_DeInit(DMA_TypeDef *DMAx, uint32_t Channel);
+void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct);
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* DMA1 || DMA2 */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_DMA_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h
new file mode 100644
index 0000000..47abaa6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h
@@ -0,0 +1,1828 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_dmamux.h
+  * @author  MCD Application Team
+  * @brief   Header file of DMAMUX LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_DMAMUX_H
+#define STM32G0xx_LL_DMAMUX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (DMAMUX1)
+
+/** @defgroup DMAMUX_LL DMAMUX
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup DMAMUX_LL_Private_Constants DMAMUX Private Constants
+  * @{
+  */
+/* Define used to get DMAMUX CCR register size */
+#define DMAMUX_CCR_SIZE                   0x00000004UL
+
+/* Define used to get DMAMUX RGCR register size */
+#define DMAMUX_RGCR_SIZE                  0x00000004UL
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup DMAMUX_LL_Exported_Constants DMAMUX Exported Constants
+  * @{
+  */
+/** @defgroup DMAMUX_LL_EC_CLEAR_FLAG Clear Flags Defines
+  * @brief    Flags defines which can be used with LL_DMAMUX_WriteReg function
+  * @{
+  */
+#define LL_DMAMUX_CFR_CSOF0               DMAMUX_CFR_CSOF0       /*!< Synchronization Event Overrun Flag Channel 0  */
+#define LL_DMAMUX_CFR_CSOF1               DMAMUX_CFR_CSOF1       /*!< Synchronization Event Overrun Flag Channel 1  */
+#define LL_DMAMUX_CFR_CSOF2               DMAMUX_CFR_CSOF2       /*!< Synchronization Event Overrun Flag Channel 2  */
+#define LL_DMAMUX_CFR_CSOF3               DMAMUX_CFR_CSOF3       /*!< Synchronization Event Overrun Flag Channel 3  */
+#define LL_DMAMUX_CFR_CSOF4               DMAMUX_CFR_CSOF4       /*!< Synchronization Event Overrun Flag Channel 4  */
+#if defined(DMAMUX1_Channel5)
+#define LL_DMAMUX_CFR_CSOF5               DMAMUX_CFR_CSOF5       /*!< Synchronization Event Overrun Flag Channel 5  */
+#endif /* DMAMUX1_Channel5 */
+#if defined(DMAMUX1_Channel6)
+#define LL_DMAMUX_CFR_CSOF6               DMAMUX_CFR_CSOF6       /*!< Synchronization Event Overrun Flag Channel 6  */
+#endif /* DMAMUX1_Channel6 */
+#if defined(DMA2)
+#define LL_DMAMUX_CFR_CSOF7               DMAMUX_CFR_CSOF7       /*!< Synchronization Event Overrun Flag Channel 7  */
+#define LL_DMAMUX_CFR_CSOF8               DMAMUX_CFR_CSOF8       /*!< Synchronization Event Overrun Flag Channel 8  */
+#define LL_DMAMUX_CFR_CSOF9               DMAMUX_CFR_CSOF9       /*!< Synchronization Event Overrun Flag Channel 9  */
+#define LL_DMAMUX_CFR_CSOF10              DMAMUX_CFR_CSOF10      /*!< Synchronization Event Overrun Flag Channel 10 */
+#define LL_DMAMUX_CFR_CSOF11              DMAMUX_CFR_CSOF11      /*!< Synchronization Event Overrun Flag Channel 11 */
+#endif /* DMA2 */
+#define LL_DMAMUX_RGCFR_RGCOF0            DMAMUX_RGCFR_COF0      /*!< Request Generator 0 Trigger Event Overrun Flag */
+#define LL_DMAMUX_RGCFR_RGCOF1            DMAMUX_RGCFR_COF1      /*!< Request Generator 1 Trigger Event Overrun Flag */
+#define LL_DMAMUX_RGCFR_RGCOF2            DMAMUX_RGCFR_COF2      /*!< Request Generator 2 Trigger Event Overrun Flag */
+#define LL_DMAMUX_RGCFR_RGCOF3            DMAMUX_RGCFR_COF3      /*!< Request Generator 3 Trigger Event Overrun Flag */
+/**
+  * @}
+  */
+
+/** @defgroup DMAMUX_LL_EC_GET_FLAG Get Flags Defines
+  * @brief    Flags defines which can be used with LL_DMAMUX_ReadReg function
+  * @{
+  */
+#define LL_DMAMUX_CSR_SOF0                DMAMUX_CSR_SOF0       /*!< Synchronization Event Overrun Flag Channel 0  */
+#define LL_DMAMUX_CSR_SOF1                DMAMUX_CSR_SOF1       /*!< Synchronization Event Overrun Flag Channel 1  */
+#define LL_DMAMUX_CSR_SOF2                DMAMUX_CSR_SOF2       /*!< Synchronization Event Overrun Flag Channel 2  */
+#define LL_DMAMUX_CSR_SOF3                DMAMUX_CSR_SOF3       /*!< Synchronization Event Overrun Flag Channel 3  */
+#define LL_DMAMUX_CSR_SOF4                DMAMUX_CSR_SOF4       /*!< Synchronization Event Overrun Flag Channel 4  */
+#if defined(DMAMUX1_Channel5)
+#define LL_DMAMUX_CSR_SOF5                DMAMUX_CSR_SOF5       /*!< Synchronization Event Overrun Flag Channel 5  */
+#endif /* DMAMUX1_Channel5 */
+#if defined(DMAMUX1_Channel6)
+#define LL_DMAMUX_CSR_SOF6                DMAMUX_CSR_SOF6       /*!< Synchronization Event Overrun Flag Channel 6  */
+#endif /* DMAMUX1_Channel6 */
+#if defined(DMA2)
+#define LL_DMAMUX_CSR_SOF7                DMAMUX_CSR_SOF7       /*!< Synchronization Event Overrun Flag Channel 7  */
+#define LL_DMAMUX_CSR_SOF8                DMAMUX_CSR_SOF8       /*!< Synchronization Event Overrun Flag Channel 8  */
+#define LL_DMAMUX_CSR_SOF9                DMAMUX_CSR_SOF9       /*!< Synchronization Event Overrun Flag Channel 9  */
+#define LL_DMAMUX_CSR_SOF10               DMAMUX_CSR_SOF10      /*!< Synchronization Event Overrun Flag Channel 10 */
+#define LL_DMAMUX_CSR_SOF11               DMAMUX_CSR_SOF11      /*!< Synchronization Event Overrun Flag Channel 11 */
+#endif /* DMA2 */
+#define LL_DMAMUX_RGSR_RGOF0              DMAMUX_RGSR_OF0       /*!< Request Generator 0 Trigger Event Overrun Flag */
+#define LL_DMAMUX_RGSR_RGOF1              DMAMUX_RGSR_OF1       /*!< Request Generator 1 Trigger Event Overrun Flag */
+#define LL_DMAMUX_RGSR_RGOF2              DMAMUX_RGSR_OF2       /*!< Request Generator 2 Trigger Event Overrun Flag */
+#define LL_DMAMUX_RGSR_RGOF3              DMAMUX_RGSR_OF3       /*!< Request Generator 3 Trigger Event Overrun Flag */
+/**
+  * @}
+  */
+
+/** @defgroup DMAMUX_LL_EC_IT IT Defines
+  * @brief    IT defines which can be used with LL_DMA_ReadReg and  LL_DMAMUX_WriteReg functions
+  * @{
+  */
+#define LL_DMAMUX_CCR_SOIE                DMAMUX_CxCR_SOIE          /*!< Synchronization Event Overrun Interrupt */
+#define LL_DMAMUX_RGCR_RGOIE              DMAMUX_RGxCR_OIE          /*!< Request Generation Trigger Event Overrun Interrupt    */
+/**
+  * @}
+  */
+
+/** @defgroup DMAMUX_LL_EC_REQUEST Transfer request
+  * @{
+  */
+#define LL_DMAMUX_REQ_MEM2MEM             0x00000000U  /*!< memory to memory transfer  */
+#define LL_DMAMUX_REQ_GENERATOR0          0x00000001U  /*!< DMAMUX request generator 0 */
+#define LL_DMAMUX_REQ_GENERATOR1          0x00000002U  /*!< DMAMUX request generator 1 */
+#define LL_DMAMUX_REQ_GENERATOR2          0x00000003U  /*!< DMAMUX request generator 2 */
+#define LL_DMAMUX_REQ_GENERATOR3          0x00000004U  /*!< DMAMUX request generator 3 */
+#define LL_DMAMUX_REQ_ADC1                0x00000005U  /*!< DMAMUX ADC1 request        */
+#if defined(AES)
+#define LL_DMAMUX_REQ_AES_IN              0x00000006U  /*!< DMAMUX AES_IN request      */
+#define LL_DMAMUX_REQ_AES_OUT             0x00000007U  /*!< DMAMUX AES_OUT request     */
+#endif /* AES */
+#if defined(DAC1)
+#define LL_DMAMUX_REQ_DAC1_CH1            0x00000008U  /*!< DMAMUX DAC_CH1 request     */
+#define LL_DMAMUX_REQ_DAC1_CH2            0x00000009U  /*!< DMAMUX DAC_CH2 request     */
+#endif /* DAC1 */
+#define LL_DMAMUX_REQ_I2C1_RX             0x0000000AU  /*!< DMAMUX I2C1 RX request     */
+#define LL_DMAMUX_REQ_I2C1_TX             0x0000000BU  /*!< DMAMUX I2C1 TX request     */
+#define LL_DMAMUX_REQ_I2C2_RX             0x0000000CU  /*!< DMAMUX I2C2 RX request     */
+#define LL_DMAMUX_REQ_I2C2_TX             0x0000000DU  /*!< DMAMUX I2C2 TX request     */
+#if defined(LPUART1)
+#define LL_DMAMUX_REQ_LPUART1_RX          0x0000000EU  /*!< DMAMUX LPUART1 RX request  */
+#define LL_DMAMUX_REQ_LPUART1_TX          0x0000000FU  /*!< DMAMUX LPUART1 TX request  */
+#endif /* LPUART1 */
+#define LL_DMAMUX_REQ_SPI1_RX             0x00000010U  /*!< DMAMUX SPI1 RX request     */
+#define LL_DMAMUX_REQ_SPI1_TX             0x00000011U  /*!< DMAMUX SPI1 TX request     */
+#define LL_DMAMUX_REQ_SPI2_RX             0x00000012U  /*!< DMAMUX SPI2 RX request     */
+#define LL_DMAMUX_REQ_SPI2_TX             0x00000013U  /*!< DMAMUX SPI2 TX request     */
+#define LL_DMAMUX_REQ_TIM1_CH1            0x00000014U  /*!< DMAMUX TIM1 CH1 request    */
+#define LL_DMAMUX_REQ_TIM1_CH2            0x00000015U  /*!< DMAMUX TIM1 CH2 request    */
+#define LL_DMAMUX_REQ_TIM1_CH3            0x00000016U  /*!< DMAMUX TIM1 CH3 request    */
+#define LL_DMAMUX_REQ_TIM1_CH4            0x00000017U  /*!< DMAMUX TIM1 CH4 request    */
+#define LL_DMAMUX_REQ_TIM1_TRIG_COM       0x00000018U  /*!< DMAMUX TIM1 TRIG COM request */
+#define LL_DMAMUX_REQ_TIM1_UP             0x00000019U  /*!< DMAMUX TIM1 UP request     */
+#if defined(TIM2)
+#define LL_DMAMUX_REQ_TIM2_CH1            0x0000001AU  /*!< DMAMUX TIM2 CH1 request    */
+#define LL_DMAMUX_REQ_TIM2_CH2            0x0000001BU  /*!< DMAMUX TIM2 CH2 request    */
+#define LL_DMAMUX_REQ_TIM2_CH3            0x0000001CU  /*!< DMAMUX TIM2 CH3 request    */
+#define LL_DMAMUX_REQ_TIM2_CH4            0x0000001DU  /*!< DMAMUX TIM2 CH4 request    */
+#define LL_DMAMUX_REQ_TIM2_TRIG           0x0000001EU  /*!< DMAMUX TIM2 TRIG request   */
+#define LL_DMAMUX_REQ_TIM2_UP             0x0000001FU  /*!< DMAMUX TIM2 UP request     */
+#endif /* TIM2 */
+#define LL_DMAMUX_REQ_TIM3_CH1            0x00000020U  /*!< DMAMUX TIM3 CH1 request    */
+#define LL_DMAMUX_REQ_TIM3_CH2            0x00000021U  /*!< DMAMUX TIM3 CH2 request    */
+#define LL_DMAMUX_REQ_TIM3_CH3            0x00000022U  /*!< DMAMUX TIM3 CH3 request    */
+#define LL_DMAMUX_REQ_TIM3_CH4            0x00000023U  /*!< DMAMUX TIM3 CH4 request    */
+#define LL_DMAMUX_REQ_TIM3_TRIG           0x00000024U  /*!< DMAMUX TIM3 TRIG request   */
+#define LL_DMAMUX_REQ_TIM3_UP             0x00000025U  /*!< DMAMUX TIM3 UP request     */
+#if defined(TIM6)
+#define LL_DMAMUX_REQ_TIM6_UP             0x00000026U  /*!< DMAMUX TIM6 UP request     */
+#endif /* TIM6 */
+#if defined(TIM7)
+#define LL_DMAMUX_REQ_TIM7_UP             0x00000027U  /*!< DMAMUX TIM7 UP request     */
+#endif /* TIM7 */
+#if defined(TIM15)
+#define LL_DMAMUX_REQ_TIM15_CH1           0x00000028U  /*!< DMAMUX TIM15 CH1 request   */
+#define LL_DMAMUX_REQ_TIM15_CH2           0x00000029U  /*!< DMAMUX TIM15 CH2 request   */
+#define LL_DMAMUX_REQ_TIM15_TRIG_COM      0x0000002AU  /*!< DMAMUX TIM15 TRIG COM request */
+#define LL_DMAMUX_REQ_TIM15_UP            0x0000002BU  /*!< DMAMUX TIM15 UP request    */
+#endif /* TIM15 */
+#define LL_DMAMUX_REQ_TIM16_CH1           0x0000002CU  /*!< DMAMUX TIM16 CH1 request   */
+#define LL_DMAMUX_REQ_TIM16_COM           0x0000002DU  /*!< DMAMUX TIM16 COM request   */
+#define LL_DMAMUX_REQ_TIM16_UP            0x0000002EU  /*!< DMAMUX TIM16 UP request    */
+#define LL_DMAMUX_REQ_TIM17_CH1           0x0000002FU  /*!< DMAMUX TIM17 CH1 request   */
+#define LL_DMAMUX_REQ_TIM17_COM           0x00000030U  /*!< DMAMUX TIM17 COM request   */
+#define LL_DMAMUX_REQ_TIM17_UP            0x00000031U  /*!< DMAMUX TIM17 UP request    */
+#define LL_DMAMUX_REQ_USART1_RX           0x00000032U  /*!< DMAMUX USART1 RX request  */
+#define LL_DMAMUX_REQ_USART1_TX           0x00000033U  /*!< DMAMUX USART1 TX request  */
+#define LL_DMAMUX_REQ_USART2_RX           0x00000034U  /*!< DMAMUX USART2 RX request  */
+#define LL_DMAMUX_REQ_USART2_TX           0x00000035U  /*!< DMAMUX USART2 TX request  */
+#if defined(USART3)
+#define LL_DMAMUX_REQ_USART3_RX           0x00000036U  /*!< DMAMUX USART3 RX request  */
+#define LL_DMAMUX_REQ_USART3_TX           0x00000037U  /*!< DMAMUX USART3 TX request  */
+#endif /* USART3 */
+#if defined(USART4)
+#define LL_DMAMUX_REQ_USART4_RX           0x00000038U  /*!< DMAMUX USART4 RX request  */
+#define LL_DMAMUX_REQ_USART4_TX           0x00000039U  /*!< DMAMUX USART4 TX request  */
+#endif /* USART4 */
+#if defined(UCPD1)
+#define LL_DMAMUX_REQ_UCPD1_RX            0x0000003AU  /*!< DMAMUX UCPD1 RX request  */
+#define LL_DMAMUX_REQ_UCPD1_TX            0x0000003BU  /*!< DMAMUX UCPD1 TX request  */
+#endif /* UCPD1 */
+#if defined(UCPD2)
+#define LL_DMAMUX_REQ_UCPD2_RX            0x0000003CU  /*!< DMAMUX UCPD2 RX request  */
+#define LL_DMAMUX_REQ_UCPD2_TX            0x0000003DU  /*!< DMAMUX UCPD2 TX request  */
+#endif /* UCPD2 */
+
+#if defined(I2C3)
+#define LL_DMAMUX_REQ_I2C3_RX             0x0000003EU  /*!< DMAMUX I2C3 RX request  */
+#define LL_DMAMUX_REQ_I2C3_TX             0x0000003FU  /*!< DMAMUX I2C3 TX request  */
+#endif /* I2C3 */
+
+#if defined(LPUART2)
+#define LL_DMAMUX_REQ_LPUART2_RX          0x00000040U  /*!< DMAMUX LPUART2 RX request  */
+#define LL_DMAMUX_REQ_LPUART2_TX          0x00000041U  /*!< DMAMUX LPUART2 TX request  */
+#endif /* LPUART2 */
+
+#if defined(SPI3)
+#define LL_DMAMUX_REQ_SPI3_RX             0x00000042U  /*!< DMAMUX SPI3 RX request     */
+#define LL_DMAMUX_REQ_SPI3_TX             0x00000043U  /*!< DMAMUX SPI3 TX request     */
+#endif /* SPI3 */
+
+#if defined(TIM4)
+#define LL_DMAMUX_REQ_TIM4_CH1            0x00000044U  /*!< DMAMUX TIM4 CH1 request    */
+#define LL_DMAMUX_REQ_TIM4_CH2            0x00000045U  /*!< DMAMUX TIM4 CH2 request    */
+#define LL_DMAMUX_REQ_TIM4_CH3            0x00000046U  /*!< DMAMUX TIM4 CH3 request    */
+#define LL_DMAMUX_REQ_TIM4_CH4            0x00000047U  /*!< DMAMUX TIM4 CH4 request    */
+#define LL_DMAMUX_REQ_TIM4_TRIG           0x00000048U  /*!< DMAMUX TIM4 TRIG request   */
+#define LL_DMAMUX_REQ_TIM4_UP             0x00000049U  /*!< DMAMUX TIM4 UP request     */
+#endif /* TIM4 */
+
+#if defined(USART5)
+#define LL_DMAMUX_REQ_USART5_RX           0x0000004AU  /*!< DMAMUX USART5 RX request  */
+#define LL_DMAMUX_REQ_USART5_TX           0x0000004BU  /*!< DMAMUX USART5 TX request  */
+#endif /* USART5 */
+
+#if defined(USART6)
+#define LL_DMAMUX_REQ_USART6_RX           0x0000004CU  /*!< DMAMUX USART6 RX request  */
+#define LL_DMAMUX_REQ_USART6_TX           0x0000004DU  /*!< DMAMUX USART6 TX request  */
+#endif /* USART6 */
+
+#if defined(STM32G0C1xx)||defined(STM32G0B1xx)
+#define LL_DMAMUX_MAX_REQ                 LL_DMAMUX_REQ_USART6_TX
+#elif defined(STM32G0B0xx)
+#define LL_DMAMUX_MAX_REQ                 LL_DMAMUX_REQ_USART4_TX
+#elif defined(STM32G081xx)||defined(STM32G071xx)
+#define LL_DMAMUX_MAX_REQ                 LL_DMAMUX_REQ_UCPD2_TX
+#elif defined(STM32G070xx)
+#define LL_DMAMUX_MAX_REQ                 LL_DMAMUX_REQ_USART4_TX
+#else
+#define LL_DMAMUX_MAX_REQ                 LL_DMAMUX_REQ_USART2_TX
+#endif /* STM32G0C1xx || STM32G0B1xx */
+/**
+  * @}
+  */
+
+/** @defgroup DMAMUX_LL_EC_CHANNEL DMAMUX Channel
+  * @{
+  */
+#define LL_DMAMUX_CHANNEL_0               0x00000000U               /*!< DMAMUX Channel 0 connected to DMA1 Channel 1  */
+#define LL_DMAMUX_CHANNEL_1               0x00000001U               /*!< DMAMUX Channel 1 connected to DMA1 Channel 2  */
+#define LL_DMAMUX_CHANNEL_2               0x00000002U               /*!< DMAMUX Channel 2 connected to DMA1 Channel 3  */
+#define LL_DMAMUX_CHANNEL_3               0x00000003U               /*!< DMAMUX Channel 3 connected to DMA1 Channel 4  */
+#define LL_DMAMUX_CHANNEL_4               0x00000004U               /*!< DMAMUX Channel 4 connected to DMA1 Channel 5  */
+#if defined(DMAMUX1_Channel5)
+#define LL_DMAMUX_CHANNEL_5               0x00000005U               /*!< DMAMUX Channel 5 connected to DMA1 Channel 6  */
+#endif /* DMAMUX1_Channel5 */
+#if defined(DMAMUX1_Channel6)
+#define LL_DMAMUX_CHANNEL_6               0x00000006U               /*!< DMAMUX Channel 6 connected to DMA1 Channel 7  */
+#endif /* DMAMUX1_Channel6 */
+#if defined(DMA2)
+#define LL_DMAMUX_CHANNEL_7               0x00000007U               /*!< DMAMUX Channel 7 connected to DMA2 Channel 1  */
+#define LL_DMAMUX_CHANNEL_8               0x00000008U               /*!< DMAMUX Channel 8 connected to DMA2 Channel 2  */
+#define LL_DMAMUX_CHANNEL_9               0x00000009U               /*!< DMAMUX Channel 9 connected to DMA2 Channel 3  */
+#define LL_DMAMUX_CHANNEL_10              0x0000000AU               /*!< DMAMUX Channel 10 connected to DMA2 Channel 4 */
+#define LL_DMAMUX_CHANNEL_11              0x0000000BU               /*!< DMAMUX Channel 11 connected to DMA2 Channel 5 */
+#endif /* DMA2 */
+/**
+  * @}
+  */
+
+/** @defgroup DMAMUX_LL_EC_SYNC_NO Synchronization Signal Polarity
+  * @{
+  */
+#define LL_DMAMUX_SYNC_NO_EVENT            0x00000000U                               /*!< All requests are blocked   */
+#define LL_DMAMUX_SYNC_POL_RISING          DMAMUX_CxCR_SPOL_0                        /*!< Synchronization on event on rising edge */
+#define LL_DMAMUX_SYNC_POL_FALLING         DMAMUX_CxCR_SPOL_1                        /*!< Synchronization on event on falling edge */
+#define LL_DMAMUX_SYNC_POL_RISING_FALLING  (DMAMUX_CxCR_SPOL_0 | DMAMUX_CxCR_SPOL_1) /*!< Synchronization on event on rising and falling edge */
+/**
+  * @}
+  */
+
+/** @defgroup DMAMUX_LL_EC_SYNC_EVT Synchronization Signal Event
+  * @{
+  */
+#define LL_DMAMUX_SYNC_EXTI_LINE0         0x00000000U                                                                                     /*!< Synchronization signal from EXTI Line0  */
+#define LL_DMAMUX_SYNC_EXTI_LINE1         DMAMUX_CxCR_SYNC_ID_0                                                                           /*!< Synchronization signal from EXTI Line1  */
+#define LL_DMAMUX_SYNC_EXTI_LINE2         DMAMUX_CxCR_SYNC_ID_1                                                                           /*!< Synchronization signal from EXTI Line2  */
+#define LL_DMAMUX_SYNC_EXTI_LINE3         (DMAMUX_CxCR_SYNC_ID_1 | DMAMUX_CxCR_SYNC_ID_0)                                                 /*!< Synchronization signal from EXTI Line3  */
+#define LL_DMAMUX_SYNC_EXTI_LINE4         DMAMUX_CxCR_SYNC_ID_2                                                                           /*!< Synchronization signal from EXTI Line4  */
+#define LL_DMAMUX_SYNC_EXTI_LINE5         (DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_0)                                                 /*!< Synchronization signal from EXTI Line5  */
+#define LL_DMAMUX_SYNC_EXTI_LINE6         (DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_1)                                                 /*!< Synchronization signal from EXTI Line6  */
+#define LL_DMAMUX_SYNC_EXTI_LINE7         (DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_1 | DMAMUX_CxCR_SYNC_ID_0)                         /*!< Synchronization signal from EXTI Line7  */
+#define LL_DMAMUX_SYNC_EXTI_LINE8         DMAMUX_CxCR_SYNC_ID_3                                                                           /*!< Synchronization signal from EXTI Line8  */
+#define LL_DMAMUX_SYNC_EXTI_LINE9         (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_0)                                                 /*!< Synchronization signal from EXTI Line9  */
+#define LL_DMAMUX_SYNC_EXTI_LINE10        (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_1)                                                 /*!< Synchronization signal from EXTI Line10  */
+#define LL_DMAMUX_SYNC_EXTI_LINE11        (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_1 | DMAMUX_CxCR_SYNC_ID_0)                         /*!< Synchronization signal from EXTI Line11  */
+#define LL_DMAMUX_SYNC_EXTI_LINE12        (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_2)                                                 /*!< Synchronization signal from EXTI Line12  */
+#define LL_DMAMUX_SYNC_EXTI_LINE13        (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_0)                         /*!< Synchronization signal from EXTI Line1 3 */
+#define LL_DMAMUX_SYNC_EXTI_LINE14        (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_1)                         /*!< Synchronization signal from EXTI Line1 4 */
+#define LL_DMAMUX_SYNC_EXTI_LINE15        (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_1 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from EXTI Line1 5 */
+#define LL_DMAMUX_SYNC_DMAMUX_CH0         DMAMUX_CxCR_SYNC_ID_4                                                                           /*!< Synchronization signal from DMAMUX channel0 Event */
+#define LL_DMAMUX_SYNC_DMAMUX_CH1         (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_0)                                                 /*!< Synchronization signal from DMAMUX channel1 Event */
+#define LL_DMAMUX_SYNC_DMAMUX_CH2         (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_1)                                                 /*!< Synchronization signal from DMAMUX channel2 Event */
+#define LL_DMAMUX_SYNC_DMAMUX_CH3         (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_1 | DMAMUX_CxCR_SYNC_ID_0)                         /*!< Synchronization signal from DMAMUX channel3 Event */
+#if defined(LPTIM1)
+#define LL_DMAMUX_SYNC_LPTIM1_OUT         (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_2)                                                 /*!< Synchronization signal from LPTIM1 Output */
+#endif /* LPTIM1 */
+#if defined(LPTIM2)
+#define LL_DMAMUX_SYNC_LPTIM2_OUT         (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_0)                         /*!< Synchronization signal from LPTIM2 Output */
+#endif /* LPTIM2 */
+#define LL_DMAMUX_SYNC_TIM14_OC           (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_1)                         /*!< Synchronization signal from TIM14 OC */
+/**
+  * @}
+  */
+
+/** @defgroup DMAMUX_LL_EC_REQUEST_GENERATOR Request Generator Channel
+  * @{
+  */
+#define LL_DMAMUX_REQ_GEN_0               0x00000000U
+#define LL_DMAMUX_REQ_GEN_1               0x00000001U
+#define LL_DMAMUX_REQ_GEN_2               0x00000002U
+#define LL_DMAMUX_REQ_GEN_3               0x00000003U
+/**
+  * @}
+  */
+
+/** @defgroup DMAMUX_LL_EC_REQUEST_GEN_POLARITY External Request Signal Generation Polarity
+  * @{
+  */
+#define LL_DMAMUX_REQ_GEN_NO_EVENT             0x00000000U                                  /*!< No external DMA request  generation */
+#define LL_DMAMUX_REQ_GEN_POL_RISING           DMAMUX_RGxCR_GPOL_0                          /*!< External DMA request generation on event on rising edge */
+#define LL_DMAMUX_REQ_GEN_POL_FALLING          DMAMUX_RGxCR_GPOL_1                          /*!< External DMA request generation on event on falling edge */
+#define LL_DMAMUX_REQ_GEN_POL_RISING_FALLING   (DMAMUX_RGxCR_GPOL_0 | DMAMUX_RGxCR_GPOL_1)  /*!< External DMA request generation on rising and falling edge */
+/**
+  * @}
+  */
+
+/** @defgroup DMAMUX_LL_EC_REQUEST_GEN External Request Signal Generation
+  * @{
+  */
+#define LL_DMAMUX_REQ_GEN_EXTI_LINE0      0x00000000U                                                                                     /*!< Request signal generation from EXTI Line0  */
+#define LL_DMAMUX_REQ_GEN_EXTI_LINE1      DMAMUX_RGxCR_SIG_ID_0                                                                           /*!< Request signal generation from EXTI Line1  */
+#define LL_DMAMUX_REQ_GEN_EXTI_LINE2      DMAMUX_RGxCR_SIG_ID_1                                                                           /*!< Request signal generation from EXTI Line2  */
+#define LL_DMAMUX_REQ_GEN_EXTI_LINE3      (DMAMUX_RGxCR_SIG_ID_1 |DMAMUX_RGxCR_SIG_ID_0)                                                  /*!< Request signal generation from EXTI Line3  */
+#define LL_DMAMUX_REQ_GEN_EXTI_LINE4      DMAMUX_RGxCR_SIG_ID_2                                                                           /*!< Request signal generation from EXTI Line4  */
+#define LL_DMAMUX_REQ_GEN_EXTI_LINE5      (DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_0)                                                 /*!< Request signal generation from EXTI Line5  */
+#define LL_DMAMUX_REQ_GEN_EXTI_LINE6      (DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_1)                                                 /*!< Request signal generation from EXTI Line6  */
+#define LL_DMAMUX_REQ_GEN_EXTI_LINE7      (DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_1 | DMAMUX_RGxCR_SIG_ID_0)                         /*!< Request signal generation from EXTI Line7  */
+#define LL_DMAMUX_REQ_GEN_EXTI_LINE8      DMAMUX_RGxCR_SIG_ID_3                                                                           /*!< Request signal generation from EXTI Line8  */
+#define LL_DMAMUX_REQ_GEN_EXTI_LINE9      (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_0)                                                 /*!< Request signal generation from EXTI Line9  */
+#define LL_DMAMUX_REQ_GEN_EXTI_LINE10     (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_1)                                                 /*!< Request signal generation from EXTI Line10 */
+#define LL_DMAMUX_REQ_GEN_EXTI_LINE11     (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_1 | DMAMUX_RGxCR_SIG_ID_0)                         /*!< Request signal generation from EXTI Line11 */
+#define LL_DMAMUX_REQ_GEN_EXTI_LINE12     (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_2)                                                 /*!< Request signal generation from EXTI Line12 */
+#define LL_DMAMUX_REQ_GEN_EXTI_LINE13     (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_0)                         /*!< Request signal generation from EXTI Line13 */
+#define LL_DMAMUX_REQ_GEN_EXTI_LINE14     (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_1)                         /*!< Request signal generation from EXTI Line14 */
+#define LL_DMAMUX_REQ_GEN_EXTI_LINE15     (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_1 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from EXTI Line15 */
+#define LL_DMAMUX_REQ_GEN_DMAMUX_CH0      DMAMUX_RGxCR_SIG_ID_4                                                                           /*!< Request signal generation from DMAMUX channel0 Event */
+#define LL_DMAMUX_REQ_GEN_DMAMUX_CH1      (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_0)                                                 /*!< Request signal generation from DMAMUX channel1 Event */
+#define LL_DMAMUX_REQ_GEN_DMAMUX_CH2      (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_1)                                                 /*!< Request signal generation from DMAMUX channel2 Event */
+#define LL_DMAMUX_REQ_GEN_DMAMUX_CH3      (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_1 | DMAMUX_RGxCR_SIG_ID_0)                         /*!< Request signal generation from DMAMUX channel3 Event */
+#if defined(LPTIM1)
+#define LL_DMAMUX_REQ_GEN_LPTIM1_OUT      (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_2)                                                 /*!< Request signal generation from LPTIM1 Output */
+#endif /* LPTIM1 */
+#if defined(LPTIM2)
+#define LL_DMAMUX_REQ_GEN_LPTIM2_OUT      (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_0)                         /*!< Request signal generation from LPTIM2 Output */
+#endif /* LPTIM2 */
+#define LL_DMAMUX_REQ_GEN_TIM14_OC        (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_1)                         /*!< Request signal generation from TIM14 OC */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup DMAMUX_LL_Exported_Macros DMAMUX Exported Macros
+  * @{
+  */
+
+/** @defgroup DMAMUX_LL_EM_WRITE_READ Common Write and read registers macros
+  * @{
+  */
+/**
+  * @brief  Write a value in DMAMUX register
+  * @param  __INSTANCE__ DMAMUX Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_DMAMUX_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in DMAMUX register
+  * @param  __INSTANCE__ DMAMUX Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_DMAMUX_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup DMAMUX_LL_Exported_Functions DMAMUX Exported Functions
+ * @{
+ */
+
+/** @defgroup DMAMUX_LL_EF_Configuration Configuration
+  * @{
+  */
+/**
+  * @brief  Set DMAMUX request ID for DMAMUX Channel x.
+  * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
+  *         DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****).
+  * @rmtoll CxCR         DMAREQ_ID     LL_DMAMUX_SetRequestID
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_CHANNEL_0
+  *         @arg @ref LL_DMAMUX_CHANNEL_1
+  *         @arg @ref LL_DMAMUX_CHANNEL_2
+  *         @arg @ref LL_DMAMUX_CHANNEL_3
+  *         @arg @ref LL_DMAMUX_CHANNEL_4
+  *         @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****)
+  *         @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****)
+  *
+  *         @arg All the next values are only available on chip which support DMA2:
+  *         @arg @ref LL_DMAMUX_CHANNEL_7
+  *         @arg @ref LL_DMAMUX_CHANNEL_8
+  *         @arg @ref LL_DMAMUX_CHANNEL_9
+  *         @arg @ref LL_DMAMUX_CHANNEL_10
+  *         @arg @ref LL_DMAMUX_CHANNEL_11
+  * @param  Request This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_REQ_MEM2MEM
+  *         @arg @ref LL_DMAMUX_REQ_GENERATOR0
+  *         @arg @ref LL_DMAMUX_REQ_GENERATOR1
+  *         @arg @ref LL_DMAMUX_REQ_GENERATOR2
+  *         @arg @ref LL_DMAMUX_REQ_GENERATOR3
+  *         @arg @ref LL_DMAMUX_REQ_ADC1
+  *         @arg @ref LL_DMAMUX_REQ_AES_IN
+  *         @arg @ref LL_DMAMUX_REQ_AES_OUT
+  *         @arg @ref LL_DMAMUX_REQ_DAC1_CH1
+  *         @arg @ref LL_DMAMUX_REQ_DAC1_CH2
+  *         @arg @ref LL_DMAMUX_REQ_I2C1_RX
+  *         @arg @ref LL_DMAMUX_REQ_I2C1_TX
+  *         @arg @ref LL_DMAMUX_REQ_I2C2_RX
+  *         @arg @ref LL_DMAMUX_REQ_I2C2_TX
+  *         @arg @ref LL_DMAMUX_REQ_LPUART1_RX
+  *         @arg @ref LL_DMAMUX_REQ_LPUART1_TX
+  *         @arg @ref LL_DMAMUX_REQ_SPI1_RX
+  *         @arg @ref LL_DMAMUX_REQ_SPI1_TX
+  *         @arg @ref LL_DMAMUX_REQ_SPI2_RX
+  *         @arg @ref LL_DMAMUX_REQ_SPI2_TX
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_CH2
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_CH3
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_CH4
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_TRIG_COM
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_CH2
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_CH3
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_CH4
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_TRIG
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_CH2
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_CH3
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_CH4
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_TRIG
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM6_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM7_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM15_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM15_CH2
+  *         @arg @ref LL_DMAMUX_REQ_TIM15_TRIG_COM
+  *         @arg @ref LL_DMAMUX_REQ_TIM15_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM16_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM16_COM
+  *         @arg @ref LL_DMAMUX_REQ_TIM16_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM17_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM17_COM
+  *         @arg @ref LL_DMAMUX_REQ_TIM17_UP
+  *         @arg @ref LL_DMAMUX_REQ_USART1_RX
+  *         @arg @ref LL_DMAMUX_REQ_USART1_TX
+  *         @arg @ref LL_DMAMUX_REQ_USART2_RX
+  *         @arg @ref LL_DMAMUX_REQ_USART2_TX
+  *         @arg @ref LL_DMAMUX_REQ_USART3_RX
+  *         @arg @ref LL_DMAMUX_REQ_USART3_TX
+  *         @arg @ref LL_DMAMUX_REQ_USART4_RX
+  *         @arg @ref LL_DMAMUX_REQ_USART4_TX
+  *         @arg @ref LL_DMAMUX_REQ_UCPD1_RX
+  *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
+  *         @arg @ref LL_DMAMUX_REQ_UCPD2_RX
+  *         @arg @ref LL_DMAMUX_REQ_UCPD2_TX
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_SetRequestID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t Request)
+{
+  (void)(DMAMUXx);
+  MODIFY_REG((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
+}
+
+/**
+  * @brief  Get DMAMUX request ID for DMAMUX Channel x.
+  * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
+  *         DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****).
+  * @rmtoll CxCR         DMAREQ_ID     LL_DMAMUX_GetRequestID
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_CHANNEL_0
+  *         @arg @ref LL_DMAMUX_CHANNEL_1
+  *         @arg @ref LL_DMAMUX_CHANNEL_2
+  *         @arg @ref LL_DMAMUX_CHANNEL_3
+  *         @arg @ref LL_DMAMUX_CHANNEL_4
+  *         @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****)
+  *         @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****)
+  *
+  *         @arg All the next values are only available on chip which support DMA2:
+  *         @arg @ref LL_DMAMUX_CHANNEL_7
+  *         @arg @ref LL_DMAMUX_CHANNEL_8
+  *         @arg @ref LL_DMAMUX_CHANNEL_9
+  *         @arg @ref LL_DMAMUX_CHANNEL_10
+  *         @arg @ref LL_DMAMUX_CHANNEL_11
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMAMUX_REQ_MEM2MEM
+  *         @arg @ref LL_DMAMUX_REQ_GENERATOR0
+  *         @arg @ref LL_DMAMUX_REQ_GENERATOR1
+  *         @arg @ref LL_DMAMUX_REQ_GENERATOR2
+  *         @arg @ref LL_DMAMUX_REQ_GENERATOR3
+  *         @arg @ref LL_DMAMUX_REQ_ADC1
+  *         @arg @ref LL_DMAMUX_REQ_AES_IN
+  *         @arg @ref LL_DMAMUX_REQ_AES_OUT
+  *         @arg @ref LL_DMAMUX_REQ_DAC1_CH1
+  *         @arg @ref LL_DMAMUX_REQ_DAC1_CH2
+  *         @arg @ref LL_DMAMUX_REQ_I2C1_RX
+  *         @arg @ref LL_DMAMUX_REQ_I2C1_TX
+  *         @arg @ref LL_DMAMUX_REQ_I2C2_RX
+  *         @arg @ref LL_DMAMUX_REQ_I2C2_TX
+  *         @arg @ref LL_DMAMUX_REQ_LPUART1_RX
+  *         @arg @ref LL_DMAMUX_REQ_LPUART1_TX
+  *         @arg @ref LL_DMAMUX_REQ_SPI1_RX
+  *         @arg @ref LL_DMAMUX_REQ_SPI1_TX
+  *         @arg @ref LL_DMAMUX_REQ_SPI2_RX
+  *         @arg @ref LL_DMAMUX_REQ_SPI2_TX
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_CH2
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_CH3
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_CH4
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_TRIG_COM
+  *         @arg @ref LL_DMAMUX_REQ_TIM1_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_CH2
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_CH3
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_CH4
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_TRIG
+  *         @arg @ref LL_DMAMUX_REQ_TIM2_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_CH2
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_CH3
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_CH4
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_TRIG
+  *         @arg @ref LL_DMAMUX_REQ_TIM3_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM6_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM7_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM15_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM15_CH2
+  *         @arg @ref LL_DMAMUX_REQ_TIM15_TRIG_COM
+  *         @arg @ref LL_DMAMUX_REQ_TIM15_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM16_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM16_COM
+  *         @arg @ref LL_DMAMUX_REQ_TIM16_UP
+  *         @arg @ref LL_DMAMUX_REQ_TIM17_CH1
+  *         @arg @ref LL_DMAMUX_REQ_TIM17_COM
+  *         @arg @ref LL_DMAMUX_REQ_TIM17_UP
+  *         @arg @ref LL_DMAMUX_REQ_USART1_RX
+  *         @arg @ref LL_DMAMUX_REQ_USART1_TX
+  *         @arg @ref LL_DMAMUX_REQ_USART2_RX
+  *         @arg @ref LL_DMAMUX_REQ_USART2_TX
+  *         @arg @ref LL_DMAMUX_REQ_USART3_RX
+  *         @arg @ref LL_DMAMUX_REQ_USART3_TX
+  *         @arg @ref LL_DMAMUX_REQ_USART4_RX
+  *         @arg @ref LL_DMAMUX_REQ_USART4_TX
+  *         @arg @ref LL_DMAMUX_REQ_UCPD1_RX
+  *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
+  *         @arg @ref LL_DMAMUX_REQ_UCPD2_RX
+  *         @arg @ref LL_DMAMUX_REQ_UCPD2_TX
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_GetRequestID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)
+{
+  (void)(DMAMUXx);
+  return (uint32_t)(READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_DMAREQ_ID));
+}
+
+/**
+  * @brief  Set the number of DMA request that will be autorized after a synchronization event and/or the number of DMA request needed to generate an event.
+  * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
+  *         DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****).
+  * @rmtoll CxCR         NBREQ         LL_DMAMUX_SetSyncRequestNb
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_CHANNEL_0
+  *         @arg @ref LL_DMAMUX_CHANNEL_1
+  *         @arg @ref LL_DMAMUX_CHANNEL_2
+  *         @arg @ref LL_DMAMUX_CHANNEL_3
+  *         @arg @ref LL_DMAMUX_CHANNEL_4
+  *         @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****)
+  *         @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****)
+  *
+  *         @arg All the next values are only available on chip which support DMA2:
+  *         @arg @ref LL_DMAMUX_CHANNEL_7
+  *         @arg @ref LL_DMAMUX_CHANNEL_8
+  *         @arg @ref LL_DMAMUX_CHANNEL_9
+  *         @arg @ref LL_DMAMUX_CHANNEL_10
+  *         @arg @ref LL_DMAMUX_CHANNEL_11
+  * @param  RequestNb This parameter must be a value between Min_Data = 1 and Max_Data = 32.
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_SetSyncRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t RequestNb)
+{
+  (void)(DMAMUXx);
+  MODIFY_REG((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_NBREQ, ((RequestNb - 1U) << DMAMUX_CxCR_NBREQ_Pos));
+}
+
+/**
+  * @brief  Get the number of DMA request that will be autorized after a synchronization event and/or the number of DMA request needed to generate an event.
+  * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
+  *         DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****).
+  * @rmtoll CxCR         NBREQ         LL_DMAMUX_GetSyncRequestNb
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_CHANNEL_0
+  *         @arg @ref LL_DMAMUX_CHANNEL_1
+  *         @arg @ref LL_DMAMUX_CHANNEL_2
+  *         @arg @ref LL_DMAMUX_CHANNEL_3
+  *         @arg @ref LL_DMAMUX_CHANNEL_4
+  *         @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****)
+  *         @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****)
+  *
+  *         @arg All the next values are only available on chip which support DMA2:
+  *         @arg @ref LL_DMAMUX_CHANNEL_7
+  *         @arg @ref LL_DMAMUX_CHANNEL_8
+  *         @arg @ref LL_DMAMUX_CHANNEL_9
+  *         @arg @ref LL_DMAMUX_CHANNEL_10
+  *         @arg @ref LL_DMAMUX_CHANNEL_11
+  * @retval Between Min_Data = 1 and Max_Data = 32
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_GetSyncRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)
+{
+  (void)(DMAMUXx);
+  return (uint32_t)(((READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_NBREQ)) >> DMAMUX_CxCR_NBREQ_Pos) + 1U);
+}
+
+/**
+  * @brief  Set the polarity of the signal on which the DMA request is synchronized.
+  * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
+  *         DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****).
+  * @rmtoll CxCR         SPOL          LL_DMAMUX_SetSyncPolarity
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_CHANNEL_0
+  *         @arg @ref LL_DMAMUX_CHANNEL_1
+  *         @arg @ref LL_DMAMUX_CHANNEL_2
+  *         @arg @ref LL_DMAMUX_CHANNEL_3
+  *         @arg @ref LL_DMAMUX_CHANNEL_4
+  *         @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****)
+  *         @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****)
+  *
+  *         @arg All the next values are only available on chip which support DMA2:
+  *         @arg @ref LL_DMAMUX_CHANNEL_7
+  *         @arg @ref LL_DMAMUX_CHANNEL_8
+  *         @arg @ref LL_DMAMUX_CHANNEL_9
+  *         @arg @ref LL_DMAMUX_CHANNEL_10
+  *         @arg @ref LL_DMAMUX_CHANNEL_11
+  * @param  Polarity This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_SYNC_NO_EVENT
+  *         @arg @ref LL_DMAMUX_SYNC_POL_RISING
+  *         @arg @ref LL_DMAMUX_SYNC_POL_FALLING
+  *         @arg @ref LL_DMAMUX_SYNC_POL_RISING_FALLING
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_SetSyncPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t Polarity)
+{
+  (void)(DMAMUXx);
+  MODIFY_REG((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SPOL, Polarity);
+}
+
+/**
+  * @brief  Get the polarity of the signal on which the DMA request is synchronized.
+  * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
+  *         DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****).
+  * @rmtoll CxCR         SPOL          LL_DMAMUX_GetSyncPolarity
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_CHANNEL_0
+  *         @arg @ref LL_DMAMUX_CHANNEL_1
+  *         @arg @ref LL_DMAMUX_CHANNEL_2
+  *         @arg @ref LL_DMAMUX_CHANNEL_3
+  *         @arg @ref LL_DMAMUX_CHANNEL_4
+  *         @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****)
+  *         @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****)
+  *
+  *         @arg All the next values are only available on chip which support DMA2:
+  *         @arg @ref LL_DMAMUX_CHANNEL_7
+  *         @arg @ref LL_DMAMUX_CHANNEL_8
+  *         @arg @ref LL_DMAMUX_CHANNEL_9
+  *         @arg @ref LL_DMAMUX_CHANNEL_10
+  *         @arg @ref LL_DMAMUX_CHANNEL_11
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMAMUX_SYNC_NO_EVENT
+  *         @arg @ref LL_DMAMUX_SYNC_POL_RISING
+  *         @arg @ref LL_DMAMUX_SYNC_POL_FALLING
+  *         @arg @ref LL_DMAMUX_SYNC_POL_RISING_FALLING
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_GetSyncPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)
+{
+  (void)(DMAMUXx);
+  return (uint32_t)(READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SPOL));
+}
+
+/**
+  * @brief  Enable the Event Generation on DMAMUX channel x.
+  * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
+  *         DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****).
+  * @rmtoll CxCR         EGE           LL_DMAMUX_EnableEventGeneration
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_CHANNEL_0
+  *         @arg @ref LL_DMAMUX_CHANNEL_1
+  *         @arg @ref LL_DMAMUX_CHANNEL_2
+  *         @arg @ref LL_DMAMUX_CHANNEL_3
+  *         @arg @ref LL_DMAMUX_CHANNEL_4
+  *         @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****)
+  *         @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****)
+  *
+  *         @arg All the next values are only available on chip which support DMA2:
+  *         @arg @ref LL_DMAMUX_CHANNEL_7
+  *         @arg @ref LL_DMAMUX_CHANNEL_8
+  *         @arg @ref LL_DMAMUX_CHANNEL_9
+  *         @arg @ref LL_DMAMUX_CHANNEL_10
+  *         @arg @ref LL_DMAMUX_CHANNEL_11
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_EnableEventGeneration(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)
+{
+  (void)(DMAMUXx);
+  SET_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_EGE);
+}
+
+/**
+  * @brief  Disable the Event Generation on DMAMUX channel x.
+  * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
+  *         DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****).
+  * @rmtoll CxCR         EGE           LL_DMAMUX_DisableEventGeneration
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_CHANNEL_0
+  *         @arg @ref LL_DMAMUX_CHANNEL_1
+  *         @arg @ref LL_DMAMUX_CHANNEL_2
+  *         @arg @ref LL_DMAMUX_CHANNEL_3
+  *         @arg @ref LL_DMAMUX_CHANNEL_4
+  *         @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****)
+  *         @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****)
+  *
+  *         @arg All the next values are only available on chip which support DMA2:
+  *         @arg @ref LL_DMAMUX_CHANNEL_7
+  *         @arg @ref LL_DMAMUX_CHANNEL_8
+  *         @arg @ref LL_DMAMUX_CHANNEL_9
+  *         @arg @ref LL_DMAMUX_CHANNEL_10
+  *         @arg @ref LL_DMAMUX_CHANNEL_11
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_DisableEventGeneration(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)
+{
+  (void)(DMAMUXx);
+  CLEAR_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_EGE);
+}
+
+/**
+  * @brief  Check if the Event Generation on DMAMUX channel x is enabled or disabled.
+  * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
+  *         DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****).
+  * @rmtoll CxCR         EGE           LL_DMAMUX_IsEnabledEventGeneration
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_CHANNEL_0
+  *         @arg @ref LL_DMAMUX_CHANNEL_1
+  *         @arg @ref LL_DMAMUX_CHANNEL_2
+  *         @arg @ref LL_DMAMUX_CHANNEL_3
+  *         @arg @ref LL_DMAMUX_CHANNEL_4
+  *         @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****)
+  *         @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****)
+  *
+  *         @arg All the next values are only available on chip which support DMA2:
+  *         @arg @ref LL_DMAMUX_CHANNEL_7
+  *         @arg @ref LL_DMAMUX_CHANNEL_8
+  *         @arg @ref LL_DMAMUX_CHANNEL_9
+  *         @arg @ref LL_DMAMUX_CHANNEL_10
+  *         @arg @ref LL_DMAMUX_CHANNEL_11
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledEventGeneration(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)
+{
+  (void)(DMAMUXx);
+  return ((READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_EGE) == (DMAMUX_CxCR_EGE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable the synchronization mode.
+  * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
+  *         DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****).
+  * @rmtoll CxCR         SE            LL_DMAMUX_EnableSync
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_CHANNEL_0
+  *         @arg @ref LL_DMAMUX_CHANNEL_1
+  *         @arg @ref LL_DMAMUX_CHANNEL_2
+  *         @arg @ref LL_DMAMUX_CHANNEL_3
+  *         @arg @ref LL_DMAMUX_CHANNEL_4
+  *         @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****)
+  *         @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****)
+  *
+  *         @arg All the next values are only available on chip which support DMA2:
+  *         @arg @ref LL_DMAMUX_CHANNEL_7
+  *         @arg @ref LL_DMAMUX_CHANNEL_8
+  *         @arg @ref LL_DMAMUX_CHANNEL_9
+  *         @arg @ref LL_DMAMUX_CHANNEL_10
+  *         @arg @ref LL_DMAMUX_CHANNEL_11
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_EnableSync(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)
+{
+  (void)(DMAMUXx);
+  SET_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SE);
+}
+
+/**
+  * @brief  Disable the synchronization mode.
+  * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
+  *         DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****).
+  * @rmtoll CxCR         SE            LL_DMAMUX_DisableSync
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_CHANNEL_0
+  *         @arg @ref LL_DMAMUX_CHANNEL_1
+  *         @arg @ref LL_DMAMUX_CHANNEL_2
+  *         @arg @ref LL_DMAMUX_CHANNEL_3
+  *         @arg @ref LL_DMAMUX_CHANNEL_4
+  *         @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****)
+  *         @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****)
+  *
+  *         @arg All the next values are only available on chip which support DMA2:
+  *         @arg @ref LL_DMAMUX_CHANNEL_7
+  *         @arg @ref LL_DMAMUX_CHANNEL_8
+  *         @arg @ref LL_DMAMUX_CHANNEL_9
+  *         @arg @ref LL_DMAMUX_CHANNEL_10
+  *         @arg @ref LL_DMAMUX_CHANNEL_11
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_DisableSync(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)
+{
+  (void)(DMAMUXx);
+  CLEAR_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SE);
+}
+
+/**
+  * @brief  Check if the synchronization mode is enabled or disabled.
+  * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
+  *         DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****).
+  * @rmtoll CxCR         SE            LL_DMAMUX_IsEnabledSync
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_CHANNEL_0
+  *         @arg @ref LL_DMAMUX_CHANNEL_1
+  *         @arg @ref LL_DMAMUX_CHANNEL_2
+  *         @arg @ref LL_DMAMUX_CHANNEL_3
+  *         @arg @ref LL_DMAMUX_CHANNEL_4
+  *         @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****)
+  *         @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****)
+  *
+  *         @arg All the next values are only available on chip which support DMA2:
+  *         @arg @ref LL_DMAMUX_CHANNEL_7
+  *         @arg @ref LL_DMAMUX_CHANNEL_8
+  *         @arg @ref LL_DMAMUX_CHANNEL_9
+  *         @arg @ref LL_DMAMUX_CHANNEL_10
+  *         @arg @ref LL_DMAMUX_CHANNEL_11
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledSync(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)
+{
+  (void)(DMAMUXx);
+  return ((READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SE) == (DMAMUX_CxCR_SE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set DMAMUX synchronization ID  on DMAMUX Channel x.
+  * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
+  *         DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****).
+  * @rmtoll CxCR         SYNC_ID       LL_DMAMUX_SetSyncID
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_CHANNEL_0
+  *         @arg @ref LL_DMAMUX_CHANNEL_1
+  *         @arg @ref LL_DMAMUX_CHANNEL_2
+  *         @arg @ref LL_DMAMUX_CHANNEL_3
+  *         @arg @ref LL_DMAMUX_CHANNEL_4
+  *         @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****)
+  *         @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****)
+  *
+  *         @arg All the next values are only available on chip which support DMA2:
+  *         @arg @ref LL_DMAMUX_CHANNEL_7
+  *         @arg @ref LL_DMAMUX_CHANNEL_8
+  *         @arg @ref LL_DMAMUX_CHANNEL_9
+  *         @arg @ref LL_DMAMUX_CHANNEL_10
+  *         @arg @ref LL_DMAMUX_CHANNEL_11
+  * @param  SyncID This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE0
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE1
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE2
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE3
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE4
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE5
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE6
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE7
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE8
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE9
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE10
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE11
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE12
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE13
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE14
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE15
+  *         @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH0
+  *         @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH1
+  *         @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH2
+  *         @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH3
+  *         @arg @ref LL_DMAMUX_SYNC_LPTIM1_OUT
+  *         @arg @ref LL_DMAMUX_SYNC_LPTIM2_OUT
+  *         @arg @ref LL_DMAMUX_SYNC_TIM14_OC
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_SetSyncID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t SyncID)
+{
+  (void)(DMAMUXx);
+  MODIFY_REG((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SYNC_ID, SyncID);
+}
+
+/**
+  * @brief  Get DMAMUX synchronization ID  on DMAMUX Channel x.
+  * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
+  *         DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****).
+  * @rmtoll CxCR         SYNC_ID       LL_DMAMUX_GetSyncID
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_CHANNEL_0
+  *         @arg @ref LL_DMAMUX_CHANNEL_1
+  *         @arg @ref LL_DMAMUX_CHANNEL_2
+  *         @arg @ref LL_DMAMUX_CHANNEL_3
+  *         @arg @ref LL_DMAMUX_CHANNEL_4
+  *         @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****)
+  *         @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****)
+  *
+  *         @arg All the next values are only available on chip which support DMA2:
+  *         @arg @ref LL_DMAMUX_CHANNEL_7
+  *         @arg @ref LL_DMAMUX_CHANNEL_8
+  *         @arg @ref LL_DMAMUX_CHANNEL_9
+  *         @arg @ref LL_DMAMUX_CHANNEL_10
+  *         @arg @ref LL_DMAMUX_CHANNEL_11
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE0
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE1
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE2
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE3
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE4
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE5
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE6
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE7
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE8
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE9
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE10
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE11
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE12
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE13
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE14
+  *         @arg @ref LL_DMAMUX_SYNC_EXTI_LINE15
+  *         @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH0
+  *         @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH1
+  *         @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH2
+  *         @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH3
+  *         @arg @ref LL_DMAMUX_SYNC_LPTIM1_OUT
+  *         @arg @ref LL_DMAMUX_SYNC_LPTIM2_OUT
+  *         @arg @ref LL_DMAMUX_SYNC_TIM14_OC
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_GetSyncID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)
+{
+  (void)(DMAMUXx);
+  return (uint32_t)(READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SYNC_ID));
+}
+
+/**
+  * @brief  Enable the Request Generator.
+  * @rmtoll RGxCR        GE            LL_DMAMUX_EnableRequestGen
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  RequestGenChannel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_REQ_GEN_0
+  *         @arg @ref LL_DMAMUX_REQ_GEN_1
+  *         @arg @ref LL_DMAMUX_REQ_GEN_2
+  *         @arg @ref LL_DMAMUX_REQ_GEN_3
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_EnableRequestGen(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel)
+{
+  (void)(DMAMUXx);
+  SET_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GE);
+}
+
+/**
+  * @brief  Disable the Request Generator.
+  * @rmtoll RGxCR        GE            LL_DMAMUX_DisableRequestGen
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  RequestGenChannel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_REQ_GEN_0
+  *         @arg @ref LL_DMAMUX_REQ_GEN_1
+  *         @arg @ref LL_DMAMUX_REQ_GEN_2
+  *         @arg @ref LL_DMAMUX_REQ_GEN_3
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_DisableRequestGen(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel)
+{
+  (void)(DMAMUXx);
+  CLEAR_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GE);
+}
+
+/**
+  * @brief  Check if the Request Generator is enabled or disabled.
+  * @rmtoll RGxCR        GE            LL_DMAMUX_IsEnabledRequestGen
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  RequestGenChannel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_REQ_GEN_0
+  *         @arg @ref LL_DMAMUX_REQ_GEN_1
+  *         @arg @ref LL_DMAMUX_REQ_GEN_2
+  *         @arg @ref LL_DMAMUX_REQ_GEN_3
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledRequestGen(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel)
+{
+  (void)(DMAMUXx);
+  return ((READ_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GE) == (DMAMUX_RGxCR_GE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set the polarity of the signal on which the DMA request is generated.
+  * @rmtoll RGxCR        GPOL          LL_DMAMUX_SetRequestGenPolarity
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  RequestGenChannel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_REQ_GEN_0
+  *         @arg @ref LL_DMAMUX_REQ_GEN_1
+  *         @arg @ref LL_DMAMUX_REQ_GEN_2
+  *         @arg @ref LL_DMAMUX_REQ_GEN_3
+  * @param  Polarity This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_REQ_GEN_NO_EVENT
+  *         @arg @ref LL_DMAMUX_REQ_GEN_POL_RISING
+  *         @arg @ref LL_DMAMUX_REQ_GEN_POL_FALLING
+  *         @arg @ref LL_DMAMUX_REQ_GEN_POL_RISING_FALLING
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_SetRequestGenPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel, uint32_t Polarity)
+{
+  (void)(DMAMUXx);
+  MODIFY_REG(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GPOL, Polarity);
+}
+
+/**
+  * @brief  Get the polarity of the signal on which the DMA request is generated.
+  * @rmtoll RGxCR        GPOL          LL_DMAMUX_GetRequestGenPolarity
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  RequestGenChannel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_REQ_GEN_0
+  *         @arg @ref LL_DMAMUX_REQ_GEN_1
+  *         @arg @ref LL_DMAMUX_REQ_GEN_2
+  *         @arg @ref LL_DMAMUX_REQ_GEN_3
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMAMUX_REQ_GEN_NO_EVENT
+  *         @arg @ref LL_DMAMUX_REQ_GEN_POL_RISING
+  *         @arg @ref LL_DMAMUX_REQ_GEN_POL_FALLING
+  *         @arg @ref LL_DMAMUX_REQ_GEN_POL_RISING_FALLING
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_GetRequestGenPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel)
+{
+  (void)(DMAMUXx);
+  return (uint32_t)(READ_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GPOL));
+}
+
+/**
+  * @brief  Set the number of DMA request that will be autorized after a generation event.
+  * @note   This field can only be written when Generator is disabled.
+  * @rmtoll RGxCR        GNBREQ        LL_DMAMUX_SetGenRequestNb
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  RequestGenChannel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_REQ_GEN_0
+  *         @arg @ref LL_DMAMUX_REQ_GEN_1
+  *         @arg @ref LL_DMAMUX_REQ_GEN_2
+  *         @arg @ref LL_DMAMUX_REQ_GEN_3
+  * @param  RequestNb This parameter must be a value between Min_Data = 1 and Max_Data = 32.
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_SetGenRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel, uint32_t RequestNb)
+{
+  (void)(DMAMUXx);
+  MODIFY_REG(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GNBREQ, (RequestNb - 1U) << DMAMUX_RGxCR_GNBREQ_Pos);
+}
+
+/**
+  * @brief  Get the number of DMA request that will be autorized after a generation event.
+  * @rmtoll RGxCR        GNBREQ        LL_DMAMUX_GetGenRequestNb
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  RequestGenChannel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_REQ_GEN_0
+  *         @arg @ref LL_DMAMUX_REQ_GEN_1
+  *         @arg @ref LL_DMAMUX_REQ_GEN_2
+  *         @arg @ref LL_DMAMUX_REQ_GEN_3
+  * @retval Between Min_Data = 1 and Max_Data = 32
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_GetGenRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel)
+{
+  (void)(DMAMUXx);
+  return (uint32_t)((READ_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GNBREQ) >> DMAMUX_RGxCR_GNBREQ_Pos) + 1U);
+}
+
+/**
+  * @brief  Set DMAMUX external Request Signal ID on DMAMUX Request Generation Trigger Event Channel x.
+  * @rmtoll RGxCR        SIG_ID        LL_DMAMUX_SetRequestSignalID
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  RequestGenChannel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_REQ_GEN_0
+  *         @arg @ref LL_DMAMUX_REQ_GEN_1
+  *         @arg @ref LL_DMAMUX_REQ_GEN_2
+  *         @arg @ref LL_DMAMUX_REQ_GEN_3
+  * @param  RequestSignalID This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE0
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE1
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE2
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE3
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE4
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE5
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE6
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE7
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE8
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE9
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE10
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE11
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE12
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE13
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE14
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE15
+  *         @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH0
+  *         @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH1
+  *         @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH2
+  *         @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH3
+  *         @arg @ref LL_DMAMUX_REQ_GEN_LPTIM1_OUT
+  *         @arg @ref LL_DMAMUX_REQ_GEN_LPTIM2_OUT
+  *         @arg @ref LL_DMAMUX_REQ_GEN_TIM14_OC
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_SetRequestSignalID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel, uint32_t RequestSignalID)
+{
+  (void)(DMAMUXx);
+  MODIFY_REG(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_SIG_ID, RequestSignalID);
+}
+
+/**
+  * @brief  Get DMAMUX external Request Signal ID set on DMAMUX Channel x.
+  * @rmtoll RGxCR        SIG_ID        LL_DMAMUX_GetRequestSignalID
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  RequestGenChannel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_REQ_GEN_0
+  *         @arg @ref LL_DMAMUX_REQ_GEN_1
+  *         @arg @ref LL_DMAMUX_REQ_GEN_2
+  *         @arg @ref LL_DMAMUX_REQ_GEN_3
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE0
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE1
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE2
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE3
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE4
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE5
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE6
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE7
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE8
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE9
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE10
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE11
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE12
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE13
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE14
+  *         @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE15
+  *         @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH0
+  *         @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH1
+  *         @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH2
+  *         @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH3
+  *         @arg @ref LL_DMAMUX_REQ_GEN_LPTIM1_OUT
+  *         @arg @ref LL_DMAMUX_REQ_GEN_LPTIM2_OUT
+  *         @arg @ref LL_DMAMUX_REQ_GEN_TIM14_OC
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_GetRequestSignalID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel)
+{
+  (void)(DMAMUXx);
+  return (uint32_t)(READ_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_SIG_ID));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup DMAMUX_LL_EF_FLAG_Management FLAG_Management
+  * @{
+  */
+
+/**
+  * @brief  Get Synchronization Event Overrun Flag Channel 0.
+  * @rmtoll CSR          SOF0          LL_DMAMUX_IsActiveFlag_SO0
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO0(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF0) == (DMAMUX_CSR_SOF0)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Synchronization Event Overrun Flag Channel 1.
+  * @rmtoll CSR          SOF1          LL_DMAMUX_IsActiveFlag_SO1
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO1(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF1) == (DMAMUX_CSR_SOF1)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Synchronization Event Overrun Flag Channel 2.
+  * @rmtoll CSR          SOF2          LL_DMAMUX_IsActiveFlag_SO2
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO2(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF2) == (DMAMUX_CSR_SOF2)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Synchronization Event Overrun Flag Channel 3.
+  * @rmtoll CSR          SOF3          LL_DMAMUX_IsActiveFlag_SO3
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO3(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF3) == (DMAMUX_CSR_SOF3)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Synchronization Event Overrun Flag Channel 4.
+  * @rmtoll CSR          SOF4          LL_DMAMUX_IsActiveFlag_SO4
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO4(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF4) == (DMAMUX_CSR_SOF4)) ? 1UL : 0UL);
+}
+
+#if defined(DMAMUX1_Channel5)
+/**
+  * @brief  Get Synchronization Event Overrun Flag Channel 5.
+  * @rmtoll CSR          SOF5          LL_DMAMUX_IsActiveFlag_SO5
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO5(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF5) == (DMAMUX_CSR_SOF5)) ? 1UL : 0UL);
+}
+
+#endif /* DMAMUX1_Channel5 */
+#if defined(DMAMUX1_Channel6)
+/**
+  * @brief  Get Synchronization Event Overrun Flag Channel 6.
+  * @rmtoll CSR          SOF6          LL_DMAMUX_IsActiveFlag_SO6
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO6(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF6) == (DMAMUX_CSR_SOF6)) ? 1UL : 0UL);
+}
+
+#endif /* DMAMUX1_Channel6 */
+#if defined(DMAMUX1_Channel7)
+/**
+  * @brief  Get Synchronization Event Overrun Flag Channel 7.
+  * @rmtoll CSR          SOF7          LL_DMAMUX_IsActiveFlag_SO7
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO7(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF7) == (DMAMUX_CSR_SOF7)) ? 1UL : 0UL);
+}
+
+#endif /* DMAMUX1_Channel7 */
+#if defined(DMAMUX1_Channel8)
+/**
+  * @brief  Get Synchronization Event Overrun Flag Channel 8.
+  * @rmtoll CSR          SOF8          LL_DMAMUX_IsActiveFlag_SO8
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO8(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF8) == (DMAMUX_CSR_SOF8)) ? 1UL : 0UL);
+}
+
+#endif /* DMAMUX1_Channel8 */
+#if defined(DMAMUX1_Channel9)
+/**
+  * @brief  Get Synchronization Event Overrun Flag Channel 9.
+  * @rmtoll CSR          SOF9          LL_DMAMUX_IsActiveFlag_SO9
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO9(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF9) == (DMAMUX_CSR_SOF9)) ? 1UL : 0UL);
+}
+
+#endif /* DMAMUX1_Channel9 */
+#if defined(DMAMUX1_Channel10)
+/**
+  * @brief  Get Synchronization Event Overrun Flag Channel 10.
+  * @rmtoll CSR          SOF10         LL_DMAMUX_IsActiveFlag_SO10
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO10(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF10) == (DMAMUX_CSR_SOF10)) ? 1UL : 0UL);
+}
+
+#endif /* DMAMUX1_Channel10 */
+#if defined(DMAMUX1_Channel11)
+/**
+  * @brief  Get Synchronization Event Overrun Flag Channel 11.
+  * @rmtoll CSR          SOF11         LL_DMAMUX_IsActiveFlag_SO11
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO11(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF11) == (DMAMUX_CSR_SOF11)) ? 1UL : 0UL);
+}
+
+#endif /* DMAMUX1_Channel11 */
+/**
+  * @brief  Get Request Generator 0 Trigger Event Overrun Flag.
+  * @rmtoll RGSR         OF0           LL_DMAMUX_IsActiveFlag_RGO0
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO0(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  return ((READ_BIT(DMAMUX1_RequestGenStatus->RGSR, DMAMUX_RGSR_OF0) == (DMAMUX_RGSR_OF0)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Request Generator 1 Trigger Event Overrun Flag.
+  * @rmtoll RGSR         OF1           LL_DMAMUX_IsActiveFlag_RGO1
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO1(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  return ((READ_BIT(DMAMUX1_RequestGenStatus->RGSR, DMAMUX_RGSR_OF1) == (DMAMUX_RGSR_OF1)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Request Generator 2 Trigger Event Overrun Flag.
+  * @rmtoll RGSR         OF2           LL_DMAMUX_IsActiveFlag_RGO2
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO2(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  return ((READ_BIT(DMAMUX1_RequestGenStatus->RGSR, DMAMUX_RGSR_OF2) == (DMAMUX_RGSR_OF2)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Request Generator 3 Trigger Event Overrun Flag.
+  * @rmtoll RGSR         OF3           LL_DMAMUX_IsActiveFlag_RGO3
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO3(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  return ((READ_BIT(DMAMUX1_RequestGenStatus->RGSR, DMAMUX_RGSR_OF3) == (DMAMUX_RGSR_OF3)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear Synchronization Event Overrun Flag Channel 0.
+  * @rmtoll CFR          CSOF0         LL_DMAMUX_ClearFlag_SO0
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO0(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF0);
+}
+
+/**
+  * @brief  Clear Synchronization Event Overrun Flag Channel 1.
+  * @rmtoll CFR          CSOF1         LL_DMAMUX_ClearFlag_SO1
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO1(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF1);
+}
+
+/**
+  * @brief  Clear Synchronization Event Overrun Flag Channel 2.
+  * @rmtoll CFR          CSOF2         LL_DMAMUX_ClearFlag_SO2
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO2(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF2);
+}
+
+/**
+  * @brief  Clear Synchronization Event Overrun Flag Channel 3.
+  * @rmtoll CFR          CSOF3         LL_DMAMUX_ClearFlag_SO3
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO3(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF3);
+}
+
+/**
+  * @brief  Clear Synchronization Event Overrun Flag Channel 4.
+  * @rmtoll CFR          CSOF4         LL_DMAMUX_ClearFlag_SO4
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO4(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF4);
+}
+
+#if defined(DMAMUX1_Channel5)
+/**
+  * @brief  Clear Synchronization Event Overrun Flag Channel 5.
+  * @rmtoll CFR          CSOF5         LL_DMAMUX_ClearFlag_SO5
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO5(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF5);
+}
+
+#endif /* DMAMUX1_Channel5 */
+#if defined(DMAMUX1_Channel6)
+/**
+  * @brief  Clear Synchronization Event Overrun Flag Channel 6.
+  * @rmtoll CFR          CSOF6         LL_DMAMUX_ClearFlag_SO6
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO6(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF6);
+}
+
+#endif /* DMAMUX1_Channel6 */
+#if defined(DMAMUX1_Channel7)
+/**
+  * @brief  Clear Synchronization Event Overrun Flag Channel 7.
+  * @rmtoll CFR          CSOF7         LL_DMAMUX_ClearFlag_SO7
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO7(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF7);
+}
+
+#endif /* DMAMUX1_Channel7 */
+#if defined(DMAMUX1_Channel8)
+/**
+  * @brief  Clear Synchronization Event Overrun Flag Channel 8.
+  * @rmtoll CFR          CSOF8         LL_DMAMUX_ClearFlag_SO8
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO8(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF8);
+}
+
+#endif /* DMAMUX1_Channel8 */
+#if defined(DMAMUX1_Channel9)
+/**
+  * @brief  Clear Synchronization Event Overrun Flag Channel 9.
+  * @rmtoll CFR          CSOF9         LL_DMAMUX_ClearFlag_SO9
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO9(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF9);
+}
+
+#endif /* DMAMUX1_Channel9 */
+#if defined(DMAMUX1_Channel10)
+/**
+  * @brief  Clear Synchronization Event Overrun Flag Channel 10.
+  * @rmtoll CFR          CSOF10        LL_DMAMUX_ClearFlag_SO10
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO10(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF10);
+}
+
+#endif /* DMAMUX1_Channel10 */
+#if defined(DMAMUX1_Channel11)
+/**
+  * @brief  Clear Synchronization Event Overrun Flag Channel 11.
+  * @rmtoll CFR          CSOF11        LL_DMAMUX_ClearFlag_SO11
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO11(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF11);
+}
+
+#endif /* DMAMUX1_Channel11 */
+/**
+  * @brief  Clear Request Generator 0 Trigger Event Overrun Flag.
+  * @rmtoll RGCFR        COF0          LL_DMAMUX_ClearFlag_RGO0
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO0(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  SET_BIT(DMAMUX1_RequestGenStatus->RGCFR, DMAMUX_RGCFR_COF0);
+}
+
+/**
+  * @brief  Clear Request Generator 1 Trigger Event Overrun Flag.
+  * @rmtoll RGCFR        COF1          LL_DMAMUX_ClearFlag_RGO1
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO1(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  SET_BIT(DMAMUX1_RequestGenStatus->RGCFR, DMAMUX_RGCFR_COF1);
+}
+
+/**
+  * @brief  Clear Request Generator 2 Trigger Event Overrun Flag.
+  * @rmtoll RGCFR        COF2          LL_DMAMUX_ClearFlag_RGO2
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO2(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  SET_BIT(DMAMUX1_RequestGenStatus->RGCFR, DMAMUX_RGCFR_COF2);
+}
+
+/**
+  * @brief  Clear Request Generator 3 Trigger Event Overrun Flag.
+  * @rmtoll RGCFR        COF3          LL_DMAMUX_ClearFlag_RGO3
+  * @param  DMAMUXx DMAMUXx DMAMUXx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO3(DMAMUX_Channel_TypeDef *DMAMUXx)
+{
+  (void)(DMAMUXx);
+  SET_BIT(DMAMUX1_RequestGenStatus->RGCFR, DMAMUX_RGCFR_COF3);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup DMAMUX_LL_EF_IT_Management IT_Management
+  * @{
+  */
+
+/**
+  * @brief  Enable the Synchronization Event Overrun Interrupt on DMAMUX channel x.
+  * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
+  *         DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****).
+  * @rmtoll CxCR         SOIE          LL_DMAMUX_EnableIT_SO
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_CHANNEL_0
+  *         @arg @ref LL_DMAMUX_CHANNEL_1
+  *         @arg @ref LL_DMAMUX_CHANNEL_2
+  *         @arg @ref LL_DMAMUX_CHANNEL_3
+  *         @arg @ref LL_DMAMUX_CHANNEL_4
+  *         @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****)
+  *         @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****)
+  *
+  *         @arg All the next values are only available on chip which support DMA2:
+  *         @arg @ref LL_DMAMUX_CHANNEL_7
+  *         @arg @ref LL_DMAMUX_CHANNEL_8
+  *         @arg @ref LL_DMAMUX_CHANNEL_9
+  *         @arg @ref LL_DMAMUX_CHANNEL_10
+  *         @arg @ref LL_DMAMUX_CHANNEL_11
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_EnableIT_SO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)
+{
+  (void)(DMAMUXx);
+  SET_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SOIE);
+}
+
+/**
+  * @brief  Disable the Synchronization Event Overrun Interrupt on DMAMUX channel x.
+  * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
+  *         DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****).
+  * @rmtoll CxCR         SOIE          LL_DMAMUX_DisableIT_SO
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_CHANNEL_0
+  *         @arg @ref LL_DMAMUX_CHANNEL_1
+  *         @arg @ref LL_DMAMUX_CHANNEL_2
+  *         @arg @ref LL_DMAMUX_CHANNEL_3
+  *         @arg @ref LL_DMAMUX_CHANNEL_4
+  *         @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****)
+  *         @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****)
+  *
+  *         @arg All the next values are only available on chip which support DMA2:
+  *         @arg @ref LL_DMAMUX_CHANNEL_7
+  *         @arg @ref LL_DMAMUX_CHANNEL_8
+  *         @arg @ref LL_DMAMUX_CHANNEL_9
+  *         @arg @ref LL_DMAMUX_CHANNEL_10
+  *         @arg @ref LL_DMAMUX_CHANNEL_11
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_DisableIT_SO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)
+{
+  (void)(DMAMUXx);
+  CLEAR_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SOIE);
+}
+
+/**
+  * @brief  Check if the Synchronization Event Overrun Interrupt on DMAMUX channel x is enabled or disabled.
+  * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
+  *         DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****).
+  * @rmtoll CxCR         SOIE          LL_DMAMUX_IsEnabledIT_SO
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_CHANNEL_0
+  *         @arg @ref LL_DMAMUX_CHANNEL_1
+  *         @arg @ref LL_DMAMUX_CHANNEL_2
+  *         @arg @ref LL_DMAMUX_CHANNEL_3
+  *         @arg @ref LL_DMAMUX_CHANNEL_4
+  *         @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****)
+  *         @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****)
+  *
+  *         @arg All the next values are only available on chip which support DMA2:
+  *         @arg @ref LL_DMAMUX_CHANNEL_7
+  *         @arg @ref LL_DMAMUX_CHANNEL_8
+  *         @arg @ref LL_DMAMUX_CHANNEL_9
+  *         @arg @ref LL_DMAMUX_CHANNEL_10
+  *         @arg @ref LL_DMAMUX_CHANNEL_11
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledIT_SO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)
+{
+  (void)(DMAMUXx);
+  return (((READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SOIE)) == (DMAMUX_CxCR_SOIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable the Request Generation Trigger Event Overrun Interrupt on DMAMUX channel x.
+  * @rmtoll RGxCR        OIE           LL_DMAMUX_EnableIT_RGO
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  RequestGenChannel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_REQ_GEN_0
+  *         @arg @ref LL_DMAMUX_REQ_GEN_1
+  *         @arg @ref LL_DMAMUX_REQ_GEN_2
+  *         @arg @ref LL_DMAMUX_REQ_GEN_3
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_EnableIT_RGO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel)
+{
+  (void)(DMAMUXx);
+  SET_BIT((DMAMUX1_RequestGenerator0 + RequestGenChannel)->RGCR, DMAMUX_RGxCR_OIE);
+}
+
+/**
+  * @brief  Disable the Request Generation Trigger Event Overrun Interrupt on DMAMUX channel x.
+  * @rmtoll RGxCR        OIE           LL_DMAMUX_DisableIT_RGO
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  RequestGenChannel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_REQ_GEN_0
+  *         @arg @ref LL_DMAMUX_REQ_GEN_1
+  *         @arg @ref LL_DMAMUX_REQ_GEN_2
+  *         @arg @ref LL_DMAMUX_REQ_GEN_3
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMAMUX_DisableIT_RGO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel)
+{
+  (void)(DMAMUXx);
+  CLEAR_BIT((DMAMUX1_RequestGenerator0 + RequestGenChannel)->RGCR, DMAMUX_RGxCR_OIE);
+}
+
+/**
+  * @brief  Check if the Request Generation Trigger Event Overrun Interrupt on DMAMUX channel x is enabled or disabled.
+  * @rmtoll RGxCR        OIE           LL_DMAMUX_IsEnabledIT_RGO
+  * @param  DMAMUXx DMAMUXx Instance
+  * @param  RequestGenChannel This parameter can be one of the following values:
+  *         @arg @ref LL_DMAMUX_REQ_GEN_0
+  *         @arg @ref LL_DMAMUX_REQ_GEN_1
+  *         @arg @ref LL_DMAMUX_REQ_GEN_2
+  *         @arg @ref LL_DMAMUX_REQ_GEN_3
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledIT_RGO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel)
+{
+  (void)(DMAMUXx);
+  return ((READ_BIT((DMAMUX1_RequestGenerator0 + RequestGenChannel)->RGCR, DMAMUX_RGxCR_OIE) == (DMAMUX_RGxCR_OIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* DMAMUX1 */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_DMAMUX_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_exti.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_exti.h
new file mode 100644
index 0000000..8ee8376
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_exti.h
@@ -0,0 +1,1559 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_exti.h
+  * @author  MCD Application Team
+  * @brief   Header file of EXTI LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_EXTI_H
+#define STM32G0xx_LL_EXTI_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (EXTI)
+
+/** @defgroup EXTI_LL EXTI
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+#define LL_EXTI_REGISTER_PINPOS_SHFT        16u   /*!< Define used to shift pin position in EXTICR register */
+
+/* Private Macros ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup EXTI_LL_Private_Macros EXTI Private Macros
+  * @{
+  */
+/**
+  * @}
+  */
+#endif /*USE_FULL_LL_DRIVER*/
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup EXTI_LL_ES_INIT EXTI Exported Init structure
+  * @{
+  */
+typedef struct
+{
+
+  uint32_t Line_0_31;           /*!< Specifies the EXTI lines to be enabled or disabled for Lines in range 0 to 31
+                                     This parameter can be any combination of @ref EXTI_LL_EC_LINE */
+#if defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+  uint32_t Line_32_63;          /*!< Specifies the EXTI lines to be enabled or disabled for Lines in range 32 to 63
+                                     This parameter can be any combination of @ref EXTI_LL_EC_LINE */
+#endif /* STM32G081xx || STM32G071xx || STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+  FunctionalState LineCommand;  /*!< Specifies the new state of the selected EXTI lines.
+                                     This parameter can be set either to ENABLE or DISABLE */
+
+  uint8_t Mode;                 /*!< Specifies the mode for the EXTI lines.
+                                     This parameter can be a value of @ref EXTI_LL_EC_MODE. */
+
+  uint8_t Trigger;              /*!< Specifies the trigger signal active edge for the EXTI lines.
+                                     This parameter can be a value of @ref EXTI_LL_EC_TRIGGER. */
+} LL_EXTI_InitTypeDef;
+
+/**
+  * @}
+  */
+#endif /*USE_FULL_LL_DRIVER*/
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup EXTI_LL_Exported_Constants EXTI Exported Constants
+  * @{
+  */
+
+/** @defgroup EXTI_LL_EC_LINE LINE
+  * @{
+  */
+#define LL_EXTI_LINE_0                 EXTI_IMR1_IM0           /*!< Extended line 0 */
+#define LL_EXTI_LINE_1                 EXTI_IMR1_IM1           /*!< Extended line 1 */
+#define LL_EXTI_LINE_2                 EXTI_IMR1_IM2           /*!< Extended line 2 */
+#define LL_EXTI_LINE_3                 EXTI_IMR1_IM3           /*!< Extended line 3 */
+#define LL_EXTI_LINE_4                 EXTI_IMR1_IM4           /*!< Extended line 4 */
+#define LL_EXTI_LINE_5                 EXTI_IMR1_IM5           /*!< Extended line 5 */
+#define LL_EXTI_LINE_6                 EXTI_IMR1_IM6           /*!< Extended line 6 */
+#define LL_EXTI_LINE_7                 EXTI_IMR1_IM7           /*!< Extended line 7 */
+#define LL_EXTI_LINE_8                 EXTI_IMR1_IM8           /*!< Extended line 8 */
+#define LL_EXTI_LINE_9                 EXTI_IMR1_IM9           /*!< Extended line 9 */
+#define LL_EXTI_LINE_10                EXTI_IMR1_IM10          /*!< Extended line 10 */
+#define LL_EXTI_LINE_11                EXTI_IMR1_IM11          /*!< Extended line 11 */
+#define LL_EXTI_LINE_12                EXTI_IMR1_IM12          /*!< Extended line 12 */
+#define LL_EXTI_LINE_13                EXTI_IMR1_IM13          /*!< Extended line 13 */
+#define LL_EXTI_LINE_14                EXTI_IMR1_IM14          /*!< Extended line 14 */
+#define LL_EXTI_LINE_15                EXTI_IMR1_IM15          /*!< Extended line 15 */
+#if defined(EXTI_IMR1_IM16)
+#define LL_EXTI_LINE_16                EXTI_IMR1_IM16          /*!< Extended line 16 */
+#endif /* EXTI_IMR1_IM16 */
+#if defined(EXTI_IMR1_IM17)
+#define LL_EXTI_LINE_17                EXTI_IMR1_IM17          /*!< Extended line 17 */
+#endif /* EXTI_IMR1_IM17 */
+#if defined(EXTI_IMR1_IM18)
+#define LL_EXTI_LINE_18                EXTI_IMR1_IM18          /*!< Extended line 18 */
+#endif /* EXTI_IMR1_IM18 */
+#define LL_EXTI_LINE_19                EXTI_IMR1_IM19          /*!< Extended line 19 */
+#if defined(EXTI_IMR1_IM20)
+#define LL_EXTI_LINE_20                EXTI_IMR1_IM20          /*!< Extended line 20 */
+#endif /* EXTI_IMR1_IM20 */ 
+#if defined(EXTI_IMR1_IM21)
+#define LL_EXTI_LINE_21                EXTI_IMR1_IM21          /*!< Extended line 21 */
+#endif /* EXTI_IMR1_IM21 */
+#if defined(EXTI_IMR1_IM22)
+#define LL_EXTI_LINE_22                EXTI_IMR1_IM22          /*!< Extended line 22 */
+#endif /* EXTI_IMR1_IM22 */
+#define LL_EXTI_LINE_23                EXTI_IMR1_IM23          /*!< Extended line 23 */
+#if defined(EXTI_IMR1_IM24)
+#define LL_EXTI_LINE_24                EXTI_IMR1_IM24          /*!< Extended line 24 */
+#endif /* EXTI_IMR1_IM24 */
+#if defined(EXTI_IMR1_IM25)
+#define LL_EXTI_LINE_25                EXTI_IMR1_IM25          /*!< Extended line 25 */
+#endif /* EXTI_IMR1_IM25 */
+#if defined(EXTI_IMR1_IM26)
+#define LL_EXTI_LINE_26                EXTI_IMR1_IM26          /*!< Extended line 26 */
+#endif /* EXTI_IMR1_IM26 */
+#if defined(EXTI_IMR1_IM27)
+#define LL_EXTI_LINE_27                EXTI_IMR1_IM27          /*!< Extended line 27 */
+#endif /* EXTI_IMR1_IM27 */
+#if defined(EXTI_IMR1_IM28)
+#define LL_EXTI_LINE_28                EXTI_IMR1_IM28          /*!< Extended line 28 */
+#endif /* EXTI_IMR1_IM28 */
+#if defined(EXTI_IMR1_IM29)
+#define LL_EXTI_LINE_29                EXTI_IMR1_IM29          /*!< Extended line 29 */
+#endif /* EXTI_IMR1_IM29 */
+#if defined(EXTI_IMR1_IM30)
+#define LL_EXTI_LINE_30                EXTI_IMR1_IM30          /*!< Extended line 30 */
+#endif /* EXTI_IMR1_IM30 */
+#if defined(EXTI_IMR1_IM31)
+#define LL_EXTI_LINE_31                EXTI_IMR1_IM31          /*!< Extended line 31 */
+#endif /* EXTI_IMR1_IM31 */
+#define LL_EXTI_LINE_ALL_0_31          EXTI_IMR1_IM            /*!< All Extended line not reserved*/
+
+#if defined(EXTI_IMR2_IM32)
+#define LL_EXTI_LINE_32                EXTI_IMR2_IM32          /*!< Extended line 32 */
+#endif /* EXTI_IMR2_IM32 */
+#if defined(EXTI_IMR2_IM33)
+#define LL_EXTI_LINE_33                EXTI_IMR2_IM33          /*!< Extended line 33 */
+#endif /* EXTI_IMR2_IM33 */
+#if defined(EXTI_IMR2_IM34)
+#define LL_EXTI_LINE_34                EXTI_IMR2_IM34          /*!< Extended line 34 */
+#endif /* EXTI_IMR2_IM34 */
+#if defined(EXTI_IMR2_IM35)
+#define LL_EXTI_LINE_35                EXTI_IMR2_IM35          /*!< Extended line 35 */
+#endif /* EXTI_IMR2_IM35 */
+#if defined(EXTI_IMR2_IM36)
+#define LL_EXTI_LINE_36                EXTI_IMR2_IM36          /*!< Extended line 36 */
+#endif /* EXTI_IMR2_IM36 */
+#if defined(EXTI_IMR2_IM32) || defined(EXTI_IMR2_IM33) || defined(EXTI_IMR2_IM34) || defined(EXTI_IMR2_IM35) || defined(EXTI_IMR2_IM36)
+#define LL_EXTI_LINE_ALL_32_63         EXTI_IMR2_IM            /*!< All Extended line not reserved*/
+#endif /* EXTI_IMR2_IM32 || EXTI_IMR2_IM33 || EXTI_IMR2_IM34 || EXTI_IMR2_IM35 || EXTI_IMR2_IM36 */
+
+#define LL_EXTI_LINE_ALL               0xFFFFFFFFU             /*!< All Extended line */
+
+#if defined(USE_FULL_LL_DRIVER)
+#define LL_EXTI_LINE_NONE              0x00000000U             /*!< None Extended line */
+#endif /*USE_FULL_LL_DRIVER*/
+
+/** @defgroup EXTI_LL_EC_CONFIG_PORT EXTI CONFIG PORT
+  * @{
+  */
+#define LL_EXTI_CONFIG_PORTA               0U                                          /*!< EXTI PORT A */
+#define LL_EXTI_CONFIG_PORTB               EXTI_EXTICR1_EXTI0_0                        /*!< EXTI PORT B */
+#define LL_EXTI_CONFIG_PORTC               EXTI_EXTICR1_EXTI0_1                        /*!< EXTI PORT C */
+#if defined(GPIOD_BASE)
+#define LL_EXTI_CONFIG_PORTD               (EXTI_EXTICR1_EXTI0_1|EXTI_EXTICR1_EXTI0_0) /*!< EXTI PORT D */
+#endif /*GPIOD_BASE*/
+#if defined(GPIOE_BASE)
+#define LL_EXTI_CONFIG_PORTE               EXTI_EXTICR1_EXTI0_2                        /*!< EXTI PORT E */
+#endif /*GPIOE_BASE*/
+#define LL_EXTI_CONFIG_PORTF               (EXTI_EXTICR1_EXTI0_2|EXTI_EXTICR1_EXTI0_0) /*!< EXTI PORT F */
+/**
+  * @}
+  */
+
+/** @defgroup EXTI_LL_EC_CONFIG_LINE EXTI CONFIG LINE
+  * @{
+  */
+#define LL_EXTI_CONFIG_LINE0               ((0uL << LL_EXTI_REGISTER_PINPOS_SHFT)  | 0U)  /*!< EXTI_POSITION_0  | EXTICR[0] */
+#define LL_EXTI_CONFIG_LINE1               ((8uL << LL_EXTI_REGISTER_PINPOS_SHFT)  | 0U)  /*!< EXTI_POSITION_8  | EXTICR[0] */
+#define LL_EXTI_CONFIG_LINE2               ((16uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 0U)  /*!< EXTI_POSITION_16 | EXTICR[0] */
+#define LL_EXTI_CONFIG_LINE3               ((24uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 0U)  /*!< EXTI_POSITION_24 | EXTICR[0] */
+#define LL_EXTI_CONFIG_LINE4               ((0uL << LL_EXTI_REGISTER_PINPOS_SHFT)  | 1U)  /*!< EXTI_POSITION_0  | EXTICR[1] */
+#define LL_EXTI_CONFIG_LINE5               ((8uL << LL_EXTI_REGISTER_PINPOS_SHFT)  | 1U)  /*!< EXTI_POSITION_8  | EXTICR[1] */
+#define LL_EXTI_CONFIG_LINE6               ((16uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 1U)  /*!< EXTI_POSITION_16 | EXTICR[1] */
+#define LL_EXTI_CONFIG_LINE7               ((24uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 1U)  /*!< EXTI_POSITION_24 | EXTICR[1] */
+#define LL_EXTI_CONFIG_LINE8               ((0uL << LL_EXTI_REGISTER_PINPOS_SHFT)  | 2U)  /*!< EXTI_POSITION_0  | EXTICR[2] */
+#define LL_EXTI_CONFIG_LINE9               ((8uL << LL_EXTI_REGISTER_PINPOS_SHFT)  | 2U)  /*!< EXTI_POSITION_8  | EXTICR[2] */
+#define LL_EXTI_CONFIG_LINE10              ((16uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 2U)  /*!< EXTI_POSITION_16 | EXTICR[2] */
+#define LL_EXTI_CONFIG_LINE11              ((24uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 2U)  /*!< EXTI_POSITION_24 | EXTICR[2] */
+#define LL_EXTI_CONFIG_LINE12              ((0uL << LL_EXTI_REGISTER_PINPOS_SHFT)  | 3U)  /*!< EXTI_POSITION_0  | EXTICR[3] */
+#define LL_EXTI_CONFIG_LINE13              ((8uL << LL_EXTI_REGISTER_PINPOS_SHFT)  | 3U)  /*!< EXTI_POSITION_8  | EXTICR[3] */
+#define LL_EXTI_CONFIG_LINE14              ((16uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 3U)  /*!< EXTI_POSITION_16 | EXTICR[3] */
+#define LL_EXTI_CONFIG_LINE15              ((24uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 3U)  /*!< EXTI_POSITION_24 | EXTICR[3] */
+/**
+  * @}
+  */
+/**
+  * @}
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/** @defgroup EXTI_LL_EC_MODE Mode
+  * @{
+  */
+#define LL_EXTI_MODE_IT                 ((uint8_t)0x00U) /*!< Interrupt Mode */
+#define LL_EXTI_MODE_EVENT              ((uint8_t)0x01U) /*!< Event Mode */
+#define LL_EXTI_MODE_IT_EVENT           ((uint8_t)0x02U) /*!< Interrupt & Event Mode */
+/**
+  * @}
+  */
+
+/** @defgroup EXTI_LL_EC_TRIGGER Edge Trigger
+  * @{
+  */
+#define LL_EXTI_TRIGGER_NONE            ((uint8_t)0x00U) /*!< No Trigger Mode */
+#define LL_EXTI_TRIGGER_RISING          ((uint8_t)0x01U) /*!< Trigger Rising Mode */
+#define LL_EXTI_TRIGGER_FALLING         ((uint8_t)0x02U) /*!< Trigger Falling Mode */
+#define LL_EXTI_TRIGGER_RISING_FALLING  ((uint8_t)0x03U) /*!< Trigger Rising & Falling Mode */
+
+/**
+  * @}
+  */
+
+
+#endif /*USE_FULL_LL_DRIVER*/
+
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup EXTI_LL_Exported_Macros EXTI Exported Macros
+  * @{
+  */
+
+/** @defgroup EXTI_LL_EM_WRITE_READ Common Write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in EXTI register
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_EXTI_WriteReg(__REG__, __VALUE__) WRITE_REG(EXTI->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in EXTI register
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_EXTI_ReadReg(__REG__) READ_REG(EXTI->__REG__)
+/**
+  * @}
+  */
+
+
+/**
+  * @}
+  */
+
+
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup EXTI_LL_Exported_Functions EXTI Exported Functions
+ * @{
+ */
+/** @defgroup EXTI_LL_EF_IT_Management IT_Management
+  * @{
+  */
+
+/**
+  * @brief  Enable ExtiLine Interrupt request for Lines in range 0 to 31
+  * @note The reset value for the direct or internal lines (see RM)
+  *       is set to 1 in order to enable the interrupt by default.
+  *       Bits are set automatically at Power on.
+  * @rmtoll IMR1         IMx           LL_EXTI_EnableIT_0_31
+  * @param  ExtiLine This parameter can be one of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_19
+  *         @arg @ref LL_EXTI_LINE_21
+  *         @arg @ref LL_EXTI_LINE_23
+  *         @arg @ref LL_EXTI_LINE_25
+  *         @arg @ref LL_EXTI_LINE_26
+  *         @arg @ref LL_EXTI_LINE_27
+  *         @arg @ref LL_EXTI_LINE_28
+  *         @arg @ref LL_EXTI_LINE_29
+  *         @arg @ref LL_EXTI_LINE_30
+  *         @arg @ref LL_EXTI_LINE_31
+  *         @arg @ref LL_EXTI_LINE_ALL_0_31
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
+{
+  SET_BIT(EXTI->IMR1, ExtiLine);
+}
+
+#if defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+/**
+  * @brief  Enable ExtiLine Interrupt request for Lines in range 32 to 63
+  * @note The reset value for the direct lines (lines 32 & 33)
+  *       is set to 1 in order to enable the interrupt by default.
+  *       Bits are set automatically at Power on.
+  * @rmtoll IMR2         IMx           LL_EXTI_EnableIT_32_63
+  * @param  ExtiLine This parameter can be one of the following values:
+  *         @arg @ref LL_EXTI_LINE_32
+  *         @arg @ref LL_EXTI_LINE_33
+  *         @arg @ref LL_EXTI_LINE_34
+  *         @arg @ref LL_EXTI_LINE_35
+  *         @arg @ref LL_EXTI_LINE_36
+  *         @arg @ref LL_EXTI_LINE_ALL_32_63
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
+{
+  SET_BIT(EXTI->IMR2, ExtiLine);
+}
+#endif /* STM32G081xx || STM32G071xx || STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+/**
+  * @brief  Disable ExtiLine Interrupt request for Lines in range 0 to 31
+  * @note The reset value for the direct or internal lines (see RM)
+  *       is set to 1 in order to enable the interrupt by default.
+  *       Bits are set automatically at Power on.
+  * @rmtoll IMR1         IMx           LL_EXTI_DisableIT_0_31
+  * @param  ExtiLine This parameter can be one of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_19
+  *         @arg @ref LL_EXTI_LINE_21
+  *         @arg @ref LL_EXTI_LINE_23
+  *         @arg @ref LL_EXTI_LINE_25
+  *         @arg @ref LL_EXTI_LINE_26
+  *         @arg @ref LL_EXTI_LINE_27
+  *         @arg @ref LL_EXTI_LINE_28
+  *         @arg @ref LL_EXTI_LINE_29
+  *         @arg @ref LL_EXTI_LINE_30
+  *         @arg @ref LL_EXTI_LINE_31
+  *         @arg @ref LL_EXTI_LINE_ALL_0_31
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
+{
+  CLEAR_BIT(EXTI->IMR1, ExtiLine);
+}
+
+#if defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+/**
+  * @brief  Disable ExtiLine Interrupt request for Lines in range 32 to 63
+  * @note The reset value for the direct lines (lines 32 & 33)
+  *       is set to 1 in order to enable the interrupt by default.
+  *       Bits are set automatically at Power on.
+  * @rmtoll IMR2         IMx           LL_EXTI_DisableIT_32_63
+  * @param  ExtiLine This parameter can be one of the following values:
+  *         @arg @ref LL_EXTI_LINE_32
+  *         @arg @ref LL_EXTI_LINE_33
+  *         @arg @ref LL_EXTI_LINE_34
+  *         @arg @ref LL_EXTI_LINE_35
+  *         @arg @ref LL_EXTI_LINE_36
+  *         @arg @ref LL_EXTI_LINE_ALL_32_63
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
+{
+  CLEAR_BIT(EXTI->IMR2, ExtiLine);
+}
+#endif /* STM32G081xx || STM32G071xx || STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+/**
+  * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31
+  * @note The reset value for the direct or internal lines (see RM)
+  *       is set to 1 in order to enable the interrupt by default.
+  *       Bits are set automatically at Power on.
+  * @rmtoll IMR1         IMx           LL_EXTI_IsEnabledIT_0_31
+  * @param  ExtiLine This parameter can be one of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_19
+  *         @arg @ref LL_EXTI_LINE_21
+  *         @arg @ref LL_EXTI_LINE_23
+  *         @arg @ref LL_EXTI_LINE_25
+  *         @arg @ref LL_EXTI_LINE_26
+  *         @arg @ref LL_EXTI_LINE_27
+  *         @arg @ref LL_EXTI_LINE_28
+  *         @arg @ref LL_EXTI_LINE_29
+  *         @arg @ref LL_EXTI_LINE_30
+  *         @arg @ref LL_EXTI_LINE_31
+  *         @arg @ref LL_EXTI_LINE_ALL_0_31
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine)
+{
+  return ((READ_BIT(EXTI->IMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
+}
+
+#if defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+/**
+  * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 32 to 63
+  * @note The reset value for the direct lines (lines 32 & 33)
+  *       is set to 1 in order to enable the interrupt by default.
+  * @rmtoll IMR2         IMx           LL_EXTI_IsEnabledIT_32_63
+  * @param  ExtiLine This parameter can be one of the following values:
+  *         @arg @ref LL_EXTI_LINE_32
+  *         @arg @ref LL_EXTI_LINE_33
+  *         @arg @ref LL_EXTI_LINE_34
+  *         @arg @ref LL_EXTI_LINE_35
+  *         @arg @ref LL_EXTI_LINE_36
+  *         @arg @ref LL_EXTI_LINE_ALL_32_63
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_32_63(uint32_t ExtiLine)
+{
+  return ((READ_BIT(EXTI->IMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
+}
+#endif /* STM32G081xx || STM32G071xx || STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+/**
+  * @}
+  */
+
+/** @defgroup EXTI_LL_EF_Event_Management Event_Management
+  * @{
+  */
+
+/**
+  * @brief  Enable ExtiLine Event request for Lines in range 0 to 31
+  * @rmtoll EMR1         EMx           LL_EXTI_EnableEvent_0_31
+  * @param  ExtiLine This parameter can be one of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_19
+  *         @arg @ref LL_EXTI_LINE_21
+  *         @arg @ref LL_EXTI_LINE_23
+  *         @arg @ref LL_EXTI_LINE_25
+  *         @arg @ref LL_EXTI_LINE_26
+  *         @arg @ref LL_EXTI_LINE_27
+  *         @arg @ref LL_EXTI_LINE_28
+  *         @arg @ref LL_EXTI_LINE_29
+  *         @arg @ref LL_EXTI_LINE_30
+  *         @arg @ref LL_EXTI_LINE_31
+  *         @arg @ref LL_EXTI_LINE_ALL_0_31
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
+{
+  SET_BIT(EXTI->EMR1, ExtiLine);
+
+}
+
+#if defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+/**
+  * @brief  Enable ExtiLine Event request for Lines in range 32 to 63
+  * @rmtoll EMR2         EMx           LL_EXTI_EnableEvent_32_63
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_32
+  *         @arg @ref LL_EXTI_LINE_33
+  *         @arg @ref LL_EXTI_LINE_34
+  *         @arg @ref LL_EXTI_LINE_35
+  *         @arg @ref LL_EXTI_LINE_36
+  *         @arg @ref LL_EXTI_LINE_ALL_32_63
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
+{
+  SET_BIT(EXTI->EMR2, ExtiLine);
+}
+#endif /* STM32G081xx || STM32G071xx || STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+/**
+  * @brief  Disable ExtiLine Event request for Lines in range 0 to 31
+  * @rmtoll EMR1         EMx           LL_EXTI_DisableEvent_0_31
+  * @param  ExtiLine This parameter can be one of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_19
+  *         @arg @ref LL_EXTI_LINE_21
+  *         @arg @ref LL_EXTI_LINE_23
+  *         @arg @ref LL_EXTI_LINE_25
+  *         @arg @ref LL_EXTI_LINE_26
+  *         @arg @ref LL_EXTI_LINE_27
+  *         @arg @ref LL_EXTI_LINE_28
+  *         @arg @ref LL_EXTI_LINE_29
+  *         @arg @ref LL_EXTI_LINE_30
+  *         @arg @ref LL_EXTI_LINE_31
+  *         @arg @ref LL_EXTI_LINE_ALL_0_31
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
+{
+  CLEAR_BIT(EXTI->EMR1, ExtiLine);
+}
+
+#if defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+/**
+  * @brief  Disable ExtiLine Event request for Lines in range 32 to 63
+  * @rmtoll EMR2         EMx           LL_EXTI_DisableEvent_32_63
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_32
+  *         @arg @ref LL_EXTI_LINE_33
+  *         @arg @ref LL_EXTI_LINE_34
+  *         @arg @ref LL_EXTI_LINE_35
+  *         @arg @ref LL_EXTI_LINE_36
+  *         @arg @ref LL_EXTI_LINE_ALL_32_63
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
+{
+  CLEAR_BIT(EXTI->EMR2, ExtiLine);
+}
+#endif
+/**
+  * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31
+  * @rmtoll EMR1         EMx           LL_EXTI_IsEnabledEvent_0_31
+  * @param  ExtiLine This parameter can be one of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_19
+  *         @arg @ref LL_EXTI_LINE_21
+  *         @arg @ref LL_EXTI_LINE_23
+  *         @arg @ref LL_EXTI_LINE_25
+  *         @arg @ref LL_EXTI_LINE_26
+  *         @arg @ref LL_EXTI_LINE_27
+  *         @arg @ref LL_EXTI_LINE_28
+  *         @arg @ref LL_EXTI_LINE_29
+  *         @arg @ref LL_EXTI_LINE_30
+  *         @arg @ref LL_EXTI_LINE_31
+  *         @arg @ref LL_EXTI_LINE_ALL_0_31
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine)
+{
+  return ((READ_BIT(EXTI->EMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
+}
+
+#if defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+/**
+  * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 32 to 63
+  * @rmtoll EMR2         EMx           LL_EXTI_IsEnabledEvent_32_63
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_32
+  *         @arg @ref LL_EXTI_LINE_33
+  *         @arg @ref LL_EXTI_LINE_34
+  *         @arg @ref LL_EXTI_LINE_35
+  *         @arg @ref LL_EXTI_LINE_36
+  *         @arg @ref LL_EXTI_LINE_ALL_32_63
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_32_63(uint32_t ExtiLine)
+{
+  return ((READ_BIT(EXTI->EMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
+}
+#endif /* STM32G081xx || STM32G071xx || STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+/**
+  * @}
+  */
+
+/** @defgroup EXTI_LL_EF_Rising_Trigger_Management Rising_Trigger_Management
+  * @{
+  */
+
+/**
+  * @brief  Enable ExtiLine Rising Edge Trigger for Lines in range 0 to 31
+  * @note The configurable wakeup lines are edge-triggered. No glitch must be
+  *       generated on these lines. If a rising edge on a configurable interrupt
+  *       line occurs during a write operation in the EXTI_RTSR register, the
+  *       pending bit is not set.
+  *       Rising and falling edge triggers can be set for
+  *       the same interrupt line. In this case, both generate a trigger
+  *       condition.
+  * @rmtoll RTSR1        RTx           LL_EXTI_EnableRisingTrig_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_20
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
+{
+  SET_BIT(EXTI->RTSR1, ExtiLine);
+
+}
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx)
+/**
+  * @brief  Enable ExtiLine Rising Edge Trigger for Lines in range 32 to 63
+  * @note The configurable wakeup lines are edge-triggered. No glitch must be
+  *       generated on these lines. If a rising edge on a configurable interrupt
+  *       line occurs during a write operation in the EXTI_RTSR register, the
+  *       pending bit is not set.
+  *       Rising and falling edge triggers can be set for
+  *       the same interrupt line. In this case, both generate a trigger
+  *       condition.
+  * @rmtoll RTSR2        RTx           LL_EXTI_EnableRisingTrig_32_63
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_34
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
+{
+  SET_BIT(EXTI->RTSR2, ExtiLine);
+
+}
+#endif /* STM32G0C1xx || STM32G0B1xx */
+
+/**
+  * @brief  Disable ExtiLine Rising Edge Trigger for Lines in range 0 to 31
+  * @note The configurable wakeup lines are edge-triggered. No glitch must be
+  *       generated on these lines. If a rising edge on a configurable interrupt
+  *       line occurs during a write operation in the EXTI_RTSR register, the
+  *       pending bit is not set.
+  *       Rising and falling edge triggers can be set for
+  *       the same interrupt line. In this case, both generate a trigger
+  *       condition.
+  * @rmtoll RTSR1        RTx           LL_EXTI_DisableRisingTrig_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_20
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
+{
+  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
+
+}
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx)
+/**
+  * @brief  Disable ExtiLine Rising Edge Trigger for Lines in range 32 to 63
+  * @note The configurable wakeup lines are edge-triggered. No glitch must be
+  *       generated on these lines. If a rising edge on a configurable interrupt
+  *       line occurs during a write operation in the EXTI_RTSR register, the
+  *       pending bit is not set.
+  *       Rising and falling edge triggers can be set for
+  *       the same interrupt line. In this case, both generate a trigger
+  *       condition.
+  * @rmtoll RTSR2        RTx           LL_EXTI_DisableRisingTrig_32_63
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_34
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
+{
+  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
+
+}
+#endif /* STM32G0C1xx || STM32G0B1xx */
+
+/**
+  * @brief  Check if rising edge trigger is enabled for Lines in range 0 to 31
+  * @rmtoll RTSR1        RTx           LL_EXTI_IsEnabledRisingTrig_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_20
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_0_31(uint32_t ExtiLine)
+{
+  return ((READ_BIT(EXTI->RTSR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
+}
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx)
+/**
+  * @brief  Check if rising edge trigger is enabled for Lines in range 32 to 63
+  * @rmtoll RTSR2        RTx           LL_EXTI_IsEnabledRisingTrig_32_63
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_34
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_32_63(uint32_t ExtiLine)
+{
+  return ((READ_BIT(EXTI->RTSR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
+}
+#endif /* STM32G0C1xx || STM32G0B1xx */
+
+/**
+  * @}
+  */
+
+/** @defgroup EXTI_LL_EF_Falling_Trigger_Management Falling_Trigger_Management
+  * @{
+  */
+
+/**
+  * @brief  Enable ExtiLine Falling Edge Trigger for Lines in range 0 to 31
+  * @note The configurable wakeup lines are edge-triggered. No glitch must be
+  *       generated on these lines. If a falling edge on a configurable interrupt
+  *       line occurs during a write operation in the EXTI_FTSR register, the
+  *       pending bit is not set.
+  *       Rising and falling edge triggers can be set for
+  *       the same interrupt line. In this case, both generate a trigger
+  *       condition.
+  * @rmtoll FTSR1        FTx           LL_EXTI_EnableFallingTrig_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_20
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
+{
+  SET_BIT(EXTI->FTSR1, ExtiLine);
+}
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx)
+/**
+  * @brief  Enable ExtiLine Falling Edge Trigger for Lines in range 32 to 63
+  * @note The configurable wakeup lines are edge-triggered. No glitch must be
+  *       generated on these lines. If a falling edge on a configurable interrupt
+  *       line occurs during a write operation in the EXTI_FTSR register, the
+  *       pending bit is not set.
+  *       Rising and falling edge triggers can be set for
+  *       the same interrupt line. In this case, both generate a trigger
+  *       condition.
+  * @rmtoll FTSR2        FTx           LL_EXTI_EnableFallingTrig_32_63
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_34
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
+{
+  SET_BIT(EXTI->FTSR2, ExtiLine);
+}
+#endif /* STM32G0C1xx || STM32G0B1xx */
+
+/**
+  * @brief  Disable ExtiLine Falling Edge Trigger for Lines in range 0 to 31
+  * @note The configurable wakeup lines are edge-triggered. No glitch must be
+  *       generated on these lines. If a Falling edge on a configurable interrupt
+  *       line occurs during a write operation in the EXTI_FTSR register, the
+  *       pending bit is not set.
+  *       Rising and falling edge triggers can be set for the same interrupt line.
+  *       In this case, both generate a trigger condition.
+  * @rmtoll FTSR1        FTx           LL_EXTI_DisableFallingTrig_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_20
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
+{
+  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
+}
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx)
+/**
+  * @brief  Disable ExtiLine Falling Edge Trigger for Lines in range 32 to 63
+  * @note The configurable wakeup lines are edge-triggered. No glitch must be
+  *       generated on these lines. If a Falling edge on a configurable interrupt
+  *       line occurs during a write operation in the EXTI_FTSR register, the
+  *       pending bit is not set.
+  *       Rising and falling edge triggers can be set for the same interrupt line.
+  *       In this case, both generate a trigger condition.
+  * @rmtoll FTSR2        FTx           LL_EXTI_DisableFallingTrig_32_63
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_34
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
+{
+  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
+}
+#endif /* STM32G0C1xx || STM32G0B1xx */
+
+/**
+  * @brief  Check if falling edge trigger is enabled for Lines in range 0 to 31
+  * @rmtoll FTSR1        FTx           LL_EXTI_IsEnabledFallingTrig_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_20
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_EXTI_IsEnabledFallingTrig_0_31(uint32_t ExtiLine)
+{
+  return ((READ_BIT(EXTI->FTSR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
+}
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx)
+/**
+  * @brief  Check if falling edge trigger is enabled for Lines in range 32 to 63
+  * @rmtoll FTSR2        FTx           LL_EXTI_IsEnabledFallingTrig_32_63
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_34
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_EXTI_IsEnabledFallingTrig_32_63(uint32_t ExtiLine)
+{
+  return ((READ_BIT(EXTI->FTSR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
+}
+#endif /* STM32G0C1xx || STM32G0B1xx */
+/**
+  * @}
+  */
+
+/** @defgroup EXTI_LL_EF_Software_Interrupt_Management Software_Interrupt_Management
+  * @{
+  */
+
+/**
+  * @brief  Generate a software Interrupt Event for Lines in range 0 to 31
+  * @note If the interrupt is enabled on this line in the EXTI_IMR, writing a 1 to
+  *       this bit when it is at '0' sets the corresponding pending bit in EXTI_PR
+  *       resulting in an interrupt request generation.
+  *       This bit is cleared by clearing the corresponding bit in the EXTI_PR
+  *       register (by writing a 1 into the bit)
+  * @rmtoll SWIER1       SWIx          LL_EXTI_GenerateSWI_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_20
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_GenerateSWI_0_31(uint32_t ExtiLine)
+{
+  SET_BIT(EXTI->SWIER1, ExtiLine);
+}
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx)
+/**
+  * @brief  Generate a software Interrupt Event for Lines in range 32 to 63
+  * @note If the interrupt is enabled on this line in the EXTI_IMR, writing a 1 to
+  *       this bit when it is at '0' sets the corresponding pending bit in EXTI_PR
+  *       resulting in an interrupt request generation.
+  *       This bit is cleared by clearing the corresponding bit in the EXTI_PR
+  *       register (by writing a 1 into the bit)
+  * @rmtoll SWIER2       SWIx          LL_EXTI_GenerateSWI_32_63
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_34
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_GenerateSWI_32_63(uint32_t ExtiLine)
+{
+  SET_BIT(EXTI->SWIER2, ExtiLine);
+}
+#endif /* STM32G0C1xx || STM32G0B1xx */
+
+/**
+  * @}
+  */
+
+/** @defgroup EXTI_LL_EF_Flag_Management Flag_Management
+  * @{
+  */
+
+/**
+  * @brief  Check if the ExtLine Falling Flag is set or not for Lines in range 0 to 31
+  * @note This bit is set when the falling edge event arrives on the interrupt
+  *       line. This bit is cleared by writing a 1 to the bit.
+  * @rmtoll FPR1          FPIFx           LL_EXTI_IsActiveFallingFlag_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_20
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_EXTI_IsActiveFallingFlag_0_31(uint32_t ExtiLine)
+{
+  return ((READ_BIT(EXTI->FPR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
+}
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx)
+/**
+  * @brief  Check if the ExtLine Falling Flag is set or not for Lines in range 32 to 63
+  * @note This bit is set when the falling edge event arrives on the interrupt
+  *       line. This bit is cleared by writing a 1 to the bit.
+  * @rmtoll FPR2          FPIFx           LL_EXTI_IsActiveFallingFlag_32_63
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_34
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_EXTI_IsActiveFallingFlag_32_63(uint32_t ExtiLine)
+{
+  return ((READ_BIT(EXTI->FPR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
+}
+#endif /* STM32G0C1xx || STM32G0B1xx */
+
+/**
+  * @brief  Read ExtLine Combination Falling Flag for Lines in range 0 to 31
+  * @note This bit is set when the falling edge event arrives on the interrupt
+  *       line. This bit is cleared by writing a 1 to the bit.
+  * @rmtoll FPR1          FPIFx           LL_EXTI_ReadFallingFlag_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_20
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval @note This bit is set when the selected edge event arrives on the interrupt
+  */
+__STATIC_INLINE uint32_t LL_EXTI_ReadFallingFlag_0_31(uint32_t ExtiLine)
+{
+  return (READ_BIT(EXTI->FPR1, ExtiLine));
+}
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx)
+/**
+  * @brief  Read ExtLine Combination Falling Flag for Lines in range 32 to 63
+  * @note This bit is set when the falling edge event arrives on the interrupt
+  *       line. This bit is cleared by writing a 1 to the bit.
+  * @rmtoll FPR2          FPIFx           LL_EXTI_ReadFallingFlag_32_63
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_34
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval @note This bit is set when the selected edge event arrives on the interrupt
+  */
+__STATIC_INLINE uint32_t LL_EXTI_ReadFallingFlag_32_63(uint32_t ExtiLine)
+{
+  return (READ_BIT(EXTI->FPR2, ExtiLine));
+}
+#endif /* STM32G0C1xx || STM32G0B1xx */
+
+/**
+  * @brief  Clear ExtLine Falling Flags  for Lines in range 0 to 31
+  * @note This bit is set when the falling edge event arrives on the interrupt
+  *       line. This bit is cleared by writing a 1 to the bit.
+  * @rmtoll FPR1          FPIFx           LL_EXTI_ClearFallingFlag_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_20
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_ClearFallingFlag_0_31(uint32_t ExtiLine)
+{
+  WRITE_REG(EXTI->FPR1, ExtiLine);
+}
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx)
+/**
+  * @brief  Clear ExtLine Falling Flags  for Lines in range 32 to 63
+  * @note This bit is set when the falling edge event arrives on the interrupt
+  *       line. This bit is cleared by writing a 1 to the bit.
+  * @rmtoll FPR2          FPIFx           LL_EXTI_ClearFallingFlag_32_63
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_34
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_ClearFallingFlag_32_63(uint32_t ExtiLine)
+{
+  WRITE_REG(EXTI->FPR2, ExtiLine);
+}
+#endif /* STM32G0C1xx || STM32G0B1xx */
+
+/**
+  * @brief  Check if the ExtLine Rising Flag is set or not for Lines in range 0 to 31
+  * @note This bit is set when the Rising edge event arrives on the interrupt
+  *       line. This bit is cleared by writing a 1 to the bit.
+  * @rmtoll RPR1          RPIFx           LL_EXTI_IsActiveRisingFlag_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_20
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_EXTI_IsActiveRisingFlag_0_31(uint32_t ExtiLine)
+{
+  return ((READ_BIT(EXTI->RPR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
+}
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx)
+/**
+  * @brief  Check if the ExtLine Rising Flag is set or not for Lines in range 32 to 63
+  * @note This bit is set when the Rising edge event arrives on the interrupt
+  *       line. This bit is cleared by writing a 1 to the bit.
+  * @rmtoll RPR2          RPIFx           LL_EXTI_IsActiveRisingFlag_32_63
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_34
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_EXTI_IsActiveRisingFlag_32_63(uint32_t ExtiLine)
+{
+  return ((READ_BIT(EXTI->RPR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
+}
+#endif /* STM32G0C1xx || STM32G0B1xx */
+
+/**
+  * @brief  Read ExtLine Combination Rising Flag for Lines in range 0 to 31
+  * @note This bit is set when the Rising edge event arrives on the interrupt
+  *       line. This bit is cleared by writing a 1 to the bit.
+  * @rmtoll RPR1          RPIFx           LL_EXTI_ReadRisingFlag_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_20
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval @note This bit is set when the selected edge event arrives on the interrupt
+  */
+__STATIC_INLINE uint32_t LL_EXTI_ReadRisingFlag_0_31(uint32_t ExtiLine)
+{
+  return (READ_BIT(EXTI->RPR1, ExtiLine));
+}
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx)
+/**
+  * @brief  Read ExtLine Combination Rising Flag for Lines in range 32 to 63
+  * @note This bit is set when the Rising edge event arrives on the interrupt
+  *       line. This bit is cleared by writing a 1 to the bit.
+  * @rmtoll RPR2          RPIFx           LL_EXTI_ReadRisingFlag_32_63
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_34
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval @note This bit is set when the selected edge event arrives on the interrupt
+  */
+__STATIC_INLINE uint32_t LL_EXTI_ReadRisingFlag_32_63(uint32_t ExtiLine)
+{
+  return (READ_BIT(EXTI->RPR2, ExtiLine));
+}
+#endif /* STM32G0C1xx || STM32G0B1xx */
+
+/**
+  * @brief  Clear ExtLine Rising Flags  for Lines in range 0 to 31
+  * @note This bit is set when the Rising edge event arrives on the interrupt
+  *       line. This bit is cleared by writing a 1 to the bit.
+  * @rmtoll RPR1          RPIFx           LL_EXTI_ClearRisingFlag_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_20
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_ClearRisingFlag_0_31(uint32_t ExtiLine)
+{
+  WRITE_REG(EXTI->RPR1, ExtiLine);
+}
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx)
+/**
+  * @brief  Clear ExtLine Rising Flags  for Lines in range 32 to 63
+  * @note This bit is set when the Rising edge event arrives on the interrupt
+  *       line. This bit is cleared by writing a 1 to the bit.
+  * @rmtoll RPR2          RPIFx           LL_EXTI_ClearRisingFlag_32_63
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_34
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_ClearRisingFlag_32_63(uint32_t ExtiLine)
+{
+  WRITE_REG(EXTI->RPR2, ExtiLine);
+}
+#endif /* STM32G0C1xx || STM32G0B1xx */
+
+/**
+  * @}
+  */
+/** @defgroup EXTI_LL_EF_Config EF configuration functions
+  * @{
+  */
+
+/**
+  * @brief  Configure source input for the EXTI external interrupt.
+  * @rmtoll EXTI_EXTICR1 EXTI0         LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR1 EXTI1         LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR1 EXTI2         LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR1 EXTI3         LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR2 EXTI4         LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR2 EXTI5         LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR2 EXTI6         LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR2 EXTI7         LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR3 EXTI8         LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR3 EXTI9         LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR3 EXTI10        LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR3 EXTI11        LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR4 EXTI12        LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR4 EXTI13        LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR4 EXTI14        LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR4 EXTI15        LL_EXTI_SetEXTISource
+  * @param  Port This parameter can be one of the following values:
+  *         @arg @ref EXTI_LL_EC_CONFIG_PORT
+  *
+  *         (*) value not defined in all devices
+  * @param  Line This parameter can be one of the following values:
+  *         @arg @ref LL_EXTI_CONFIG_LINE0
+  *         @arg @ref LL_EXTI_CONFIG_LINE1
+  *         @arg @ref LL_EXTI_CONFIG_LINE2
+  *         @arg @ref LL_EXTI_CONFIG_LINE3
+  *         @arg @ref LL_EXTI_CONFIG_LINE4
+  *         @arg @ref LL_EXTI_CONFIG_LINE5
+  *         @arg @ref LL_EXTI_CONFIG_LINE6
+  *         @arg @ref LL_EXTI_CONFIG_LINE7
+  *         @arg @ref LL_EXTI_CONFIG_LINE8
+  *         @arg @ref LL_EXTI_CONFIG_LINE9
+  *         @arg @ref LL_EXTI_CONFIG_LINE10
+  *         @arg @ref LL_EXTI_CONFIG_LINE11
+  *         @arg @ref LL_EXTI_CONFIG_LINE12
+  *         @arg @ref LL_EXTI_CONFIG_LINE13
+  *         @arg @ref LL_EXTI_CONFIG_LINE14
+  *         @arg @ref LL_EXTI_CONFIG_LINE15
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_SetEXTISource(uint32_t Port, uint32_t Line)
+{
+  MODIFY_REG(EXTI->EXTICR[Line & 0x03u], EXTI_EXTICR1_EXTI0 << (Line >> LL_EXTI_REGISTER_PINPOS_SHFT), Port << (Line >> LL_EXTI_REGISTER_PINPOS_SHFT));
+}
+
+/**
+  * @brief  Get the configured defined for specific EXTI Line
+  * @rmtoll EXTI_EXTICR1 EXTI0         LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR1 EXTI1         LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR1 EXTI2         LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR1 EXTI3         LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR2 EXTI4         LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR2 EXTI5         LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR2 EXTI6         LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR2 EXTI7         LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR3 EXTI8         LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR3 EXTI9         LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR3 EXTI10        LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR3 EXTI11        LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR4 EXTI12        LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR4 EXTI13        LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR4 EXTI14        LL_EXTI_SetEXTISource\n
+  *         EXTI_EXTICR4 EXTI15        LL_EXTI_SetEXTISource
+  * @param  Line This parameter can be one of the following values:
+  *         @arg @ref LL_EXTI_CONFIG_LINE0
+  *         @arg @ref LL_EXTI_CONFIG_LINE1
+  *         @arg @ref LL_EXTI_CONFIG_LINE2
+  *         @arg @ref LL_EXTI_CONFIG_LINE3
+  *         @arg @ref LL_EXTI_CONFIG_LINE4
+  *         @arg @ref LL_EXTI_CONFIG_LINE5
+  *         @arg @ref LL_EXTI_CONFIG_LINE6
+  *         @arg @ref LL_EXTI_CONFIG_LINE7
+  *         @arg @ref LL_EXTI_CONFIG_LINE8
+  *         @arg @ref LL_EXTI_CONFIG_LINE9
+  *         @arg @ref LL_EXTI_CONFIG_LINE10
+  *         @arg @ref LL_EXTI_CONFIG_LINE11
+  *         @arg @ref LL_EXTI_CONFIG_LINE12
+  *         @arg @ref LL_EXTI_CONFIG_LINE13
+  *         @arg @ref LL_EXTI_CONFIG_LINE14
+  *         @arg @ref LL_EXTI_CONFIG_LINE15
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref EXTI_LL_EC_CONFIG_PORT
+  *
+  *         (*) value not defined in all devices
+  */
+__STATIC_INLINE uint32_t LL_EXTI_GetEXTISource(uint32_t Line)
+{
+  return (READ_BIT(EXTI->EXTICR[Line & 0x03u], (EXTI_EXTICR1_EXTI0 << (Line >> LL_EXTI_REGISTER_PINPOS_SHFT))) >> (Line >> LL_EXTI_REGISTER_PINPOS_SHFT));
+}
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup EXTI_LL_EF_Init Initialization and de-initialization functions
+  * @{
+  */
+
+uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct);
+uint32_t LL_EXTI_DeInit(void);
+void LL_EXTI_StructInit(LL_EXTI_InitTypeDef *EXTI_InitStruct);
+
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* EXTI */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_EXTI_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_gpio.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_gpio.h
new file mode 100644
index 0000000..a612ddf
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_gpio.h
@@ -0,0 +1,960 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_gpio.h
+  * @author  MCD Application Team
+  * @brief   Header file of GPIO LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_GPIO_H
+#define STM32G0xx_LL_GPIO_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOF)
+
+/** @defgroup GPIO_LL GPIO
+  * @{
+  */
+/** MISRA C:2012 deviation rule has been granted for following rules:
+  * Rule-18.1_d - Medium: Array pointer `GPIOx' is accessed with index [..,..]
+  * which may be out of array bounds [..,UNKNOWN] in following APIs:
+  * LL_GPIO_GetAFPin_0_7
+  * LL_GPIO_SetAFPin_0_7
+  * LL_GPIO_SetAFPin_8_15
+  * LL_GPIO_GetAFPin_8_15
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup GPIO_LL_Private_Macros GPIO Private Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+#endif /*USE_FULL_LL_DRIVER*/
+
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures
+  * @{
+  */
+
+/**
+  * @brief LL GPIO Init Structure definition
+  */
+typedef struct
+{
+  uint32_t Pin;          /*!< Specifies the GPIO pins to be configured.
+                              This parameter can be any value of @ref GPIO_LL_EC_PIN */
+
+  uint32_t Mode;         /*!< Specifies the operating mode for the selected pins.
+                              This parameter can be a value of @ref GPIO_LL_EC_MODE.
+
+                              GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinMode().*/
+
+  uint32_t Speed;        /*!< Specifies the speed for the selected pins.
+                              This parameter can be a value of @ref GPIO_LL_EC_SPEED.
+
+                              GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinSpeed().*/
+
+  uint32_t OutputType;   /*!< Specifies the operating output type for the selected pins.
+                              This parameter can be a value of @ref GPIO_LL_EC_OUTPUT.
+
+                              GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinOutputType().*/
+
+  uint32_t Pull;         /*!< Specifies the operating Pull-up/Pull down for the selected pins.
+                              This parameter can be a value of @ref GPIO_LL_EC_PULL.
+
+                              GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinPull().*/
+
+  uint32_t Alternate;    /*!< Specifies the Peripheral to be connected to the selected pins.
+                              This parameter can be a value of @ref GPIO_LL_EC_AF.
+
+                              GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetAFPin_0_7() and LL_GPIO_SetAFPin_8_15().*/
+} LL_GPIO_InitTypeDef;
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants
+  * @{
+  */
+
+/** @defgroup GPIO_LL_EC_PIN PIN
+  * @{
+  */
+#define LL_GPIO_PIN_0                      GPIO_BSRR_BS0 /*!< Select pin 0 */
+#define LL_GPIO_PIN_1                      GPIO_BSRR_BS1 /*!< Select pin 1 */
+#define LL_GPIO_PIN_2                      GPIO_BSRR_BS2 /*!< Select pin 2 */
+#define LL_GPIO_PIN_3                      GPIO_BSRR_BS3 /*!< Select pin 3 */
+#define LL_GPIO_PIN_4                      GPIO_BSRR_BS4 /*!< Select pin 4 */
+#define LL_GPIO_PIN_5                      GPIO_BSRR_BS5 /*!< Select pin 5 */
+#define LL_GPIO_PIN_6                      GPIO_BSRR_BS6 /*!< Select pin 6 */
+#define LL_GPIO_PIN_7                      GPIO_BSRR_BS7 /*!< Select pin 7 */
+#define LL_GPIO_PIN_8                      GPIO_BSRR_BS8 /*!< Select pin 8 */
+#define LL_GPIO_PIN_9                      GPIO_BSRR_BS9 /*!< Select pin 9 */
+#define LL_GPIO_PIN_10                     GPIO_BSRR_BS10 /*!< Select pin 10 */
+#define LL_GPIO_PIN_11                     GPIO_BSRR_BS11 /*!< Select pin 11 */
+#define LL_GPIO_PIN_12                     GPIO_BSRR_BS12 /*!< Select pin 12 */
+#define LL_GPIO_PIN_13                     GPIO_BSRR_BS13 /*!< Select pin 13 */
+#define LL_GPIO_PIN_14                     GPIO_BSRR_BS14 /*!< Select pin 14 */
+#define LL_GPIO_PIN_15                     GPIO_BSRR_BS15 /*!< Select pin 15 */
+#define LL_GPIO_PIN_ALL                    (GPIO_BSRR_BS0 | GPIO_BSRR_BS1  | GPIO_BSRR_BS2  | \
+                                           GPIO_BSRR_BS3  | GPIO_BSRR_BS4  | GPIO_BSRR_BS5  | \
+                                           GPIO_BSRR_BS6  | GPIO_BSRR_BS7  | GPIO_BSRR_BS8  | \
+                                           GPIO_BSRR_BS9  | GPIO_BSRR_BS10 | GPIO_BSRR_BS11 | \
+                                           GPIO_BSRR_BS12 | GPIO_BSRR_BS13 | GPIO_BSRR_BS14 | \
+                                           GPIO_BSRR_BS15) /*!< Select all pins */
+/**
+  * @}
+  */
+
+/** @defgroup GPIO_LL_EC_MODE Mode
+  * @{
+  */
+#define LL_GPIO_MODE_INPUT                 (0x00000000U) /*!< Select input mode */
+#define LL_GPIO_MODE_OUTPUT                GPIO_MODER_MODE0_0  /*!< Select output mode */
+#define LL_GPIO_MODE_ALTERNATE             GPIO_MODER_MODE0_1  /*!< Select alternate function mode */
+#define LL_GPIO_MODE_ANALOG                GPIO_MODER_MODE0    /*!< Select analog mode */
+/**
+  * @}
+  */
+
+/** @defgroup GPIO_LL_EC_OUTPUT Output Type
+  * @{
+  */
+#define LL_GPIO_OUTPUT_PUSHPULL            (0x00000000U) /*!< Select push-pull as output type */
+#define LL_GPIO_OUTPUT_OPENDRAIN           GPIO_OTYPER_OT0 /*!< Select open-drain as output type */
+/**
+  * @}
+  */
+
+/** @defgroup GPIO_LL_EC_SPEED Output Speed
+  * @{
+  */
+#define LL_GPIO_SPEED_FREQ_LOW             (0x00000000U) /*!< Select I/O low output speed    */
+#define LL_GPIO_SPEED_FREQ_MEDIUM          GPIO_OSPEEDR_OSPEED0_0 /*!< Select I/O medium output speed */
+#define LL_GPIO_SPEED_FREQ_HIGH            GPIO_OSPEEDR_OSPEED0_1 /*!< Select I/O fast output speed   */
+#define LL_GPIO_SPEED_FREQ_VERY_HIGH       GPIO_OSPEEDR_OSPEED0   /*!< Select I/O high output speed   */
+/**
+  * @}
+  */
+#define LL_GPIO_SPEED_LOW                  LL_GPIO_SPEED_FREQ_LOW
+#define LL_GPIO_SPEED_MEDIUM               LL_GPIO_SPEED_FREQ_MEDIUM
+#define LL_GPIO_SPEED_FAST                 LL_GPIO_SPEED_FREQ_HIGH
+#define LL_GPIO_SPEED_HIGH                 LL_GPIO_SPEED_FREQ_VERY_HIGH
+
+
+/** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down
+  * @{
+  */
+#define LL_GPIO_PULL_NO                    (0x00000000U) /*!< Select I/O no pull */
+#define LL_GPIO_PULL_UP                    GPIO_PUPDR_PUPD0_0 /*!< Select I/O pull up */
+#define LL_GPIO_PULL_DOWN                  GPIO_PUPDR_PUPD0_1 /*!< Select I/O pull down */
+/**
+  * @}
+  */
+
+/** @defgroup GPIO_LL_EC_AF Alternate Function
+  * @{
+  */
+#define LL_GPIO_AF_0                       (0x0000000U) /*!< Select alternate function 0 */
+#define LL_GPIO_AF_1                       (0x0000001U) /*!< Select alternate function 1 */
+#define LL_GPIO_AF_2                       (0x0000002U) /*!< Select alternate function 2 */
+#define LL_GPIO_AF_3                       (0x0000003U) /*!< Select alternate function 3 */
+#define LL_GPIO_AF_4                       (0x0000004U) /*!< Select alternate function 4 */
+#define LL_GPIO_AF_5                       (0x0000005U) /*!< Select alternate function 5 */
+#define LL_GPIO_AF_6                       (0x0000006U) /*!< Select alternate function 6 */
+#define LL_GPIO_AF_7                       (0x0000007U) /*!< Select alternate function 7 */
+#if defined(STM32G0B0xx) || defined(STM32G0B1xx) || defined (STM32G0C1xx)
+#define LL_GPIO_AF_8                       (0x0000008U) /*!< Select alternate function 8 */
+#define LL_GPIO_AF_9                       (0x0000009U) /*!< Select alternate function 9 */
+#define LL_GPIO_AF_10                      (0x000000AU) /*!< Select alternate function 10 */
+#endif /* STM32G0B0xx || STM32G0B1xx || STM32G0C1xx */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros
+  * @{
+  */
+
+/** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in GPIO register
+  * @param  __INSTANCE__ GPIO Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in GPIO register
+  * @param  __INSTANCE__ GPIO Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions
+  * @{
+  */
+
+/** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration
+  * @{
+  */
+
+/**
+  * @brief  Configure gpio mode for a dedicated pin on dedicated port.
+  * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
+  * @note   Warning: only one pin can be passed as parameter.
+  * @rmtoll MODER        MODEy         LL_GPIO_SetPinMode
+  * @param  GPIOx GPIO Port
+  * @param  Pin This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  * @param  Mode This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_MODE_INPUT
+  *         @arg @ref LL_GPIO_MODE_OUTPUT
+  *         @arg @ref LL_GPIO_MODE_ALTERNATE
+  *         @arg @ref LL_GPIO_MODE_ANALOG
+  * @retval None
+  */
+__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
+{
+  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
+}
+
+/**
+  * @brief  Return gpio mode for a dedicated pin on dedicated port.
+  * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
+  * @note   Warning: only one pin can be passed as parameter.
+  * @rmtoll MODER        MODEy         LL_GPIO_GetPinMode
+  * @param  GPIOx GPIO Port
+  * @param  Pin This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_GPIO_MODE_INPUT
+  *         @arg @ref LL_GPIO_MODE_OUTPUT
+  *         @arg @ref LL_GPIO_MODE_ALTERNATE
+  *         @arg @ref LL_GPIO_MODE_ANALOG
+  */
+__STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)
+{
+  return (uint32_t)(READ_BIT(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0)) / (Pin * Pin));
+}
+
+/**
+  * @brief  Configure gpio output type for several pins on dedicated port.
+  * @note   Output type as to be set when gpio pin is in output or
+  *         alternate modes. Possible type are Push-pull or Open-drain.
+  * @rmtoll OTYPER       OTy           LL_GPIO_SetPinOutputType
+  * @param  GPIOx GPIO Port
+  * @param  PinMask This parameter can be a combination of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  *         @arg @ref LL_GPIO_PIN_ALL
+  * @param  OutputType This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
+  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
+  * @retval None
+  */
+__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
+{
+  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
+}
+
+/**
+  * @brief  Return gpio output type for several pins on dedicated port.
+  * @note   Output type as to be set when gpio pin is in output or
+  *         alternate modes. Possible type are Push-pull or Open-drain.
+  * @note   Warning: only one pin can be passed as parameter.
+  * @rmtoll OTYPER       OTy           LL_GPIO_GetPinOutputType
+  * @param  GPIOx GPIO Port
+  * @param  Pin This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  *         @arg @ref LL_GPIO_PIN_ALL
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
+  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
+  */
+__STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)
+{
+  return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) / Pin);
+}
+
+/**
+  * @brief  Configure gpio speed for a dedicated pin on dedicated port.
+  * @note   I/O speed can be Low, Medium, Fast or High speed.
+  * @note   Warning: only one pin can be passed as parameter.
+  * @note   Refer to datasheet for frequency specifications and the power
+  *         supply and load conditions for each speed.
+  * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_SetPinSpeed
+  * @param  GPIOx GPIO Port
+  * @param  Pin This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  * @param  Speed This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
+  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
+  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
+  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
+  * @retval None
+  */
+__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
+{
+  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
+}
+
+/**
+  * @brief  Return gpio speed for a dedicated pin on dedicated port.
+  * @note   I/O speed can be Low, Medium, Fast or High speed.
+  * @note   Warning: only one pin can be passed as parameter.
+  * @note   Refer to datasheet for frequency specifications and the power
+  *         supply and load conditions for each speed.
+  * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_GetPinSpeed
+  * @param  GPIOx GPIO Port
+  * @param  Pin This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
+  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
+  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
+  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
+  */
+__STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)
+{
+  return (uint32_t)(READ_BIT(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0)) / (Pin * Pin));
+}
+
+/**
+  * @brief  Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port.
+  * @note   Warning: only one pin can be passed as parameter.
+  * @rmtoll PUPDR        PUPDy         LL_GPIO_SetPinPull
+  * @param  GPIOx GPIO Port
+  * @param  Pin This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  * @param  Pull This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PULL_NO
+  *         @arg @ref LL_GPIO_PULL_UP
+  *         @arg @ref LL_GPIO_PULL_DOWN
+  * @retval None
+  */
+__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
+{
+  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
+}
+
+/**
+  * @brief  Return gpio pull-up or pull-down for a dedicated pin on a dedicated port
+  * @note   Warning: only one pin can be passed as parameter.
+  * @rmtoll PUPDR        PUPDy         LL_GPIO_GetPinPull
+  * @param  GPIOx GPIO Port
+  * @param  Pin This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_GPIO_PULL_NO
+  *         @arg @ref LL_GPIO_PULL_UP
+  *         @arg @ref LL_GPIO_PULL_DOWN
+  */
+__STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)
+{
+  return (uint32_t)(READ_BIT(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0)) / (Pin * Pin));
+}
+
+/**
+  * @brief  Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
+  * @note   Possible values are from AF0 to AF7 depending on target.
+  * @note   Warning: only one pin can be passed as parameter.
+  * @rmtoll AFRL         AFSELy        LL_GPIO_SetAFPin_0_7
+  * @param  GPIOx GPIO Port
+  * @param  Pin This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  * @param  Alternate This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_AF_0
+  *         @arg @ref LL_GPIO_AF_1
+  *         @arg @ref LL_GPIO_AF_2
+  *         @arg @ref LL_GPIO_AF_3
+  *         @arg @ref LL_GPIO_AF_4
+  *         @arg @ref LL_GPIO_AF_5
+  *         @arg @ref LL_GPIO_AF_6
+  *         @arg @ref LL_GPIO_AF_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
+{
+  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
+             ((((Pin * Pin) * Pin) * Pin) * Alternate));
+}
+
+/**
+  * @brief  Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
+  * @rmtoll AFRL         AFSELy        LL_GPIO_GetAFPin_0_7
+  * @param  GPIOx GPIO Port
+  * @param  Pin This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_GPIO_AF_0
+  *         @arg @ref LL_GPIO_AF_1
+  *         @arg @ref LL_GPIO_AF_2
+  *         @arg @ref LL_GPIO_AF_3
+  *         @arg @ref LL_GPIO_AF_4
+  *         @arg @ref LL_GPIO_AF_5
+  *         @arg @ref LL_GPIO_AF_6
+  *         @arg @ref LL_GPIO_AF_7
+  */
+__STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)
+{
+  return (uint32_t)(READ_BIT(GPIOx->AFR[0],
+                             ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0)) / (((Pin * Pin) * Pin) * Pin));
+}
+
+/**
+  * @brief  Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
+  * @note   Possible values are from AF0 to AF7 depending on target.
+  * @note   Warning: only one pin can be passed as parameter.
+  * @rmtoll AFRH         AFSELy        LL_GPIO_SetAFPin_8_15
+  * @param  GPIOx GPIO Port
+  * @param  Pin This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  * @param  Alternate This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_AF_0
+  *         @arg @ref LL_GPIO_AF_1
+  *         @arg @ref LL_GPIO_AF_2
+  *         @arg @ref LL_GPIO_AF_3
+  *         @arg @ref LL_GPIO_AF_4
+  *         @arg @ref LL_GPIO_AF_5
+  *         @arg @ref LL_GPIO_AF_6
+  *         @arg @ref LL_GPIO_AF_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
+{
+  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
+             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
+}
+
+/**
+  * @brief  Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
+  * @note   Possible values are from AF0 to AF7 depending on target.
+  * @rmtoll AFRH         AFSELy        LL_GPIO_GetAFPin_8_15
+  * @param  GPIOx GPIO Port
+  * @param  Pin This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_GPIO_AF_0
+  *         @arg @ref LL_GPIO_AF_1
+  *         @arg @ref LL_GPIO_AF_2
+  *         @arg @ref LL_GPIO_AF_3
+  *         @arg @ref LL_GPIO_AF_4
+  *         @arg @ref LL_GPIO_AF_5
+  *         @arg @ref LL_GPIO_AF_6
+  *         @arg @ref LL_GPIO_AF_7
+  */
+__STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin)
+{
+  return (uint32_t)(READ_BIT(GPIOx->AFR[1],
+                             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8)) / ((((Pin >> 8U) *
+                                 (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)));
+}
+
+
+/**
+  * @brief  Lock configuration of several pins for a dedicated port.
+  * @note   When the lock sequence has been applied on a port bit, the
+  *         value of this port bit can no longer be modified until the
+  *         next reset.
+  * @note   Each lock bit freezes a specific configuration register
+  *         (control and alternate function registers).
+  * @rmtoll LCKR         LCKK          LL_GPIO_LockPin
+  * @param  GPIOx GPIO Port
+  * @param  PinMask This parameter can be a combination of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  *         @arg @ref LL_GPIO_PIN_ALL
+  * @retval None
+  */
+__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
+{
+  __IO uint32_t temp;
+  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
+  WRITE_REG(GPIOx->LCKR, PinMask);
+  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
+  /* Read LCKK register. This read is mandatory to complete key lock sequence */
+  temp = READ_REG(GPIOx->LCKR);
+  (void) temp;
+}
+
+/**
+  * @brief  Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 0.
+  * @rmtoll LCKR         LCKy          LL_GPIO_IsPinLocked
+  * @param  GPIOx GPIO Port
+  * @param  PinMask This parameter can be a combination of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  *         @arg @ref LL_GPIO_PIN_ALL
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)
+{
+  return ((READ_BIT(GPIOx->LCKR, PinMask) == (PinMask)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Return 1 if one of the pin of a dedicated port is locked. else return 0.
+  * @rmtoll LCKR         LCKK          LL_GPIO_IsAnyPinLocked
+  * @param  GPIOx GPIO Port
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)
+{
+  return ((READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup GPIO_LL_EF_Data_Access Data Access
+  * @{
+  */
+
+/**
+  * @brief  Return full input data register value for a dedicated port.
+  * @rmtoll IDR          IDy           LL_GPIO_ReadInputPort
+  * @param  GPIOx GPIO Port
+  * @retval Input data register value of port
+  */
+__STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
+{
+  return (uint32_t)(READ_REG(GPIOx->IDR));
+}
+
+/**
+  * @brief  Return if input data level for several pins of dedicated port is high or low.
+  * @rmtoll IDR          IDy           LL_GPIO_IsInputPinSet
+  * @param  GPIOx GPIO Port
+  * @param  PinMask This parameter can be a combination of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  *         @arg @ref LL_GPIO_PIN_ALL
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
+{
+  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Write output data register for the port.
+  * @rmtoll ODR          ODy           LL_GPIO_WriteOutputPort
+  * @param  GPIOx GPIO Port
+  * @param  PortValue Level value for each pin of the port
+  * @retval None
+  */
+__STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)
+{
+  WRITE_REG(GPIOx->ODR, PortValue);
+}
+
+/**
+  * @brief  Return full output data register value for a dedicated port.
+  * @rmtoll ODR          ODy           LL_GPIO_ReadOutputPort
+  * @param  GPIOx GPIO Port
+  * @retval Output data register value of port
+  */
+__STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
+{
+  return (uint32_t)(READ_REG(GPIOx->ODR));
+}
+
+/**
+  * @brief  Return if input data level for several pins of dedicated port is high or low.
+  * @rmtoll ODR          ODy           LL_GPIO_IsOutputPinSet
+  * @param  GPIOx GPIO Port
+  * @param  PinMask This parameter can be a combination of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  *         @arg @ref LL_GPIO_PIN_ALL
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
+{
+  return ((READ_BIT(GPIOx->ODR, PinMask) == (PinMask)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set several pins to high level on dedicated gpio port.
+  * @rmtoll BSRR         BSy           LL_GPIO_SetOutputPin
+  * @param  GPIOx GPIO Port
+  * @param  PinMask This parameter can be a combination of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  *         @arg @ref LL_GPIO_PIN_ALL
+  * @retval None
+  */
+__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
+{
+  WRITE_REG(GPIOx->BSRR, PinMask);
+}
+
+/**
+  * @brief  Set several pins to low level on dedicated gpio port.
+  * @rmtoll BRR          BRy           LL_GPIO_ResetOutputPin
+  * @param  GPIOx GPIO Port
+  * @param  PinMask This parameter can be a combination of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  *         @arg @ref LL_GPIO_PIN_ALL
+  * @retval None
+  */
+__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
+{
+  WRITE_REG(GPIOx->BRR, PinMask);
+}
+
+/**
+  * @brief  Toggle data value for several pin of dedicated port.
+  * @rmtoll ODR          ODy           LL_GPIO_TogglePin
+  * @param  GPIOx GPIO Port
+  * @param  PinMask This parameter can be a combination of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  *         @arg @ref LL_GPIO_PIN_ALL
+  * @retval None
+  */
+__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
+{
+  uint32_t odr = READ_REG(GPIOx->ODR);
+  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
+}
+
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup GPIO_LL_EF_Init Initialization and de-initialization functions
+  * @{
+  */
+
+ErrorStatus LL_GPIO_DeInit(GPIO_TypeDef *GPIOx);
+ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct);
+void        LL_GPIO_StructInit(LL_GPIO_InitTypeDef *GPIO_InitStruct);
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOF) */
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_GPIO_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_i2c.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_i2c.h
new file mode 100644
index 0000000..0140b88
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_i2c.h
@@ -0,0 +1,2275 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_i2c.h
+  * @author  MCD Application Team
+  * @brief   Header file of I2C LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_I2C_H
+#define STM32G0xx_LL_I2C_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (I2C1) || defined (I2C2) || defined (I2C3)
+
+/** @defgroup I2C_LL I2C
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup I2C_LL_Private_Constants I2C Private Constants
+  * @{
+  */
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup I2C_LL_Private_Macros I2C Private Macros
+  * @{
+  */
+/**
+  * @}
+  */
+#endif /*USE_FULL_LL_DRIVER*/
+
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup I2C_LL_ES_INIT I2C Exported Init structure
+  * @{
+  */
+typedef struct
+{
+  uint32_t PeripheralMode;      /*!< Specifies the peripheral mode.
+                                     This parameter can be a value of @ref I2C_LL_EC_PERIPHERAL_MODE.
+
+                                     This feature can be modified afterwards using unitary function
+                                     @ref LL_I2C_SetMode(). */
+
+  uint32_t Timing;              /*!< Specifies the SDA setup, hold time and the SCL high, low period values.
+                                     This parameter must be set by referring to the STM32CubeMX Tool and
+                                     the helper macro @ref __LL_I2C_CONVERT_TIMINGS().
+
+                                     This feature can be modified afterwards using unitary function
+                                     @ref LL_I2C_SetTiming(). */
+
+  uint32_t AnalogFilter;        /*!< Enables or disables analog noise filter.
+                                     This parameter can be a value of @ref I2C_LL_EC_ANALOGFILTER_SELECTION.
+
+                                     This feature can be modified afterwards using unitary functions
+                                     @ref LL_I2C_EnableAnalogFilter() or LL_I2C_DisableAnalogFilter(). */
+
+  uint32_t DigitalFilter;       /*!< Configures the digital noise filter.
+                                     This parameter can be a number between Min_Data = 0x00 and Max_Data = 0x0F.
+
+                                     This feature can be modified afterwards using unitary function
+                                     @ref LL_I2C_SetDigitalFilter(). */
+
+  uint32_t OwnAddress1;         /*!< Specifies the device own address 1.
+                                     This parameter must be a value between Min_Data = 0x00 and Max_Data = 0x3FF.
+
+                                     This feature can be modified afterwards using unitary function
+                                     @ref LL_I2C_SetOwnAddress1(). */
+
+  uint32_t TypeAcknowledge;     /*!< Specifies the ACKnowledge or Non ACKnowledge condition after the address receive
+                                     match code or next received byte.
+                                     This parameter can be a value of @ref I2C_LL_EC_I2C_ACKNOWLEDGE.
+
+                                     This feature can be modified afterwards using unitary function
+                                     @ref LL_I2C_AcknowledgeNextData(). */
+
+  uint32_t OwnAddrSize;         /*!< Specifies the device own address 1 size (7-bit or 10-bit).
+                                     This parameter can be a value of @ref I2C_LL_EC_OWNADDRESS1.
+
+                                     This feature can be modified afterwards using unitary function
+                                     @ref LL_I2C_SetOwnAddress1(). */
+} LL_I2C_InitTypeDef;
+/**
+  * @}
+  */
+#endif /*USE_FULL_LL_DRIVER*/
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup I2C_LL_Exported_Constants I2C Exported Constants
+  * @{
+  */
+
+/** @defgroup I2C_LL_EC_CLEAR_FLAG Clear Flags Defines
+  * @brief    Flags defines which can be used with LL_I2C_WriteReg function
+  * @{
+  */
+#define LL_I2C_ICR_ADDRCF                   I2C_ICR_ADDRCF          /*!< Address Matched flag   */
+#define LL_I2C_ICR_NACKCF                   I2C_ICR_NACKCF          /*!< Not Acknowledge flag   */
+#define LL_I2C_ICR_STOPCF                   I2C_ICR_STOPCF          /*!< Stop detection flag    */
+#define LL_I2C_ICR_BERRCF                   I2C_ICR_BERRCF          /*!< Bus error flag         */
+#define LL_I2C_ICR_ARLOCF                   I2C_ICR_ARLOCF          /*!< Arbitration Lost flag  */
+#define LL_I2C_ICR_OVRCF                    I2C_ICR_OVRCF           /*!< Overrun/Underrun flag  */
+#define LL_I2C_ICR_PECCF                    I2C_ICR_PECCF           /*!< PEC error flag         */
+#define LL_I2C_ICR_TIMOUTCF                 I2C_ICR_TIMOUTCF        /*!< Timeout detection flag */
+#define LL_I2C_ICR_ALERTCF                  I2C_ICR_ALERTCF         /*!< Alert flag             */
+/**
+  * @}
+  */
+
+/** @defgroup I2C_LL_EC_GET_FLAG Get Flags Defines
+  * @brief    Flags defines which can be used with LL_I2C_ReadReg function
+  * @{
+  */
+#define LL_I2C_ISR_TXE                      I2C_ISR_TXE             /*!< Transmit data register empty        */
+#define LL_I2C_ISR_TXIS                     I2C_ISR_TXIS            /*!< Transmit interrupt status           */
+#define LL_I2C_ISR_RXNE                     I2C_ISR_RXNE            /*!< Receive data register not empty     */
+#define LL_I2C_ISR_ADDR                     I2C_ISR_ADDR            /*!< Address matched (slave mode)        */
+#define LL_I2C_ISR_NACKF                    I2C_ISR_NACKF           /*!< Not Acknowledge received flag       */
+#define LL_I2C_ISR_STOPF                    I2C_ISR_STOPF           /*!< Stop detection flag                 */
+#define LL_I2C_ISR_TC                       I2C_ISR_TC              /*!< Transfer Complete (master mode)     */
+#define LL_I2C_ISR_TCR                      I2C_ISR_TCR             /*!< Transfer Complete Reload            */
+#define LL_I2C_ISR_BERR                     I2C_ISR_BERR            /*!< Bus error                           */
+#define LL_I2C_ISR_ARLO                     I2C_ISR_ARLO            /*!< Arbitration lost                    */
+#define LL_I2C_ISR_OVR                      I2C_ISR_OVR             /*!< Overrun/Underrun (slave mode)       */
+#define LL_I2C_ISR_PECERR                   I2C_ISR_PECERR          /*!< PEC Error in reception (SMBus mode) */
+#define LL_I2C_ISR_TIMEOUT                  I2C_ISR_TIMEOUT         /*!< Timeout detection flag (SMBus mode) */
+#define LL_I2C_ISR_ALERT                    I2C_ISR_ALERT           /*!< SMBus alert (SMBus mode)            */
+#define LL_I2C_ISR_BUSY                     I2C_ISR_BUSY            /*!< Bus busy                            */
+/**
+  * @}
+  */
+
+/** @defgroup I2C_LL_EC_IT IT Defines
+  * @brief    IT defines which can be used with LL_I2C_ReadReg and  LL_I2C_WriteReg functions
+  * @{
+  */
+#define LL_I2C_CR1_TXIE                     I2C_CR1_TXIE            /*!< TX Interrupt enable                         */
+#define LL_I2C_CR1_RXIE                     I2C_CR1_RXIE            /*!< RX Interrupt enable                         */
+#define LL_I2C_CR1_ADDRIE                   I2C_CR1_ADDRIE          /*!< Address match Interrupt enable (slave only) */
+#define LL_I2C_CR1_NACKIE                   I2C_CR1_NACKIE          /*!< Not acknowledge received Interrupt enable   */
+#define LL_I2C_CR1_STOPIE                   I2C_CR1_STOPIE          /*!< STOP detection Interrupt enable             */
+#define LL_I2C_CR1_TCIE                     I2C_CR1_TCIE            /*!< Transfer Complete interrupt enable          */
+#define LL_I2C_CR1_ERRIE                    I2C_CR1_ERRIE           /*!< Error interrupts enable                     */
+/**
+  * @}
+  */
+
+/** @defgroup I2C_LL_EC_PERIPHERAL_MODE Peripheral Mode
+  * @{
+  */
+#define LL_I2C_MODE_I2C                    0x00000000U              /*!< I2C Master or Slave mode                 */
+#define LL_I2C_MODE_SMBUS_HOST             I2C_CR1_SMBHEN           /*!< SMBus Host address acknowledge           */
+#define LL_I2C_MODE_SMBUS_DEVICE           0x00000000U              /*!< SMBus Device default mode
+                                                                         (Default address not acknowledge)        */
+#define LL_I2C_MODE_SMBUS_DEVICE_ARP       I2C_CR1_SMBDEN           /*!< SMBus Device Default address acknowledge */
+/**
+  * @}
+  */
+
+/** @defgroup I2C_LL_EC_ANALOGFILTER_SELECTION Analog Filter Selection
+  * @{
+  */
+#define LL_I2C_ANALOGFILTER_ENABLE          0x00000000U             /*!< Analog filter is enabled.  */
+#define LL_I2C_ANALOGFILTER_DISABLE         I2C_CR1_ANFOFF          /*!< Analog filter is disabled. */
+/**
+  * @}
+  */
+
+/** @defgroup I2C_LL_EC_ADDRESSING_MODE Master Addressing Mode
+  * @{
+  */
+#define LL_I2C_ADDRESSING_MODE_7BIT         0x00000000U              /*!< Master operates in 7-bit addressing mode. */
+#define LL_I2C_ADDRESSING_MODE_10BIT        I2C_CR2_ADD10            /*!< Master operates in 10-bit addressing mode.*/
+/**
+  * @}
+  */
+
+/** @defgroup I2C_LL_EC_OWNADDRESS1 Own Address 1 Length
+  * @{
+  */
+#define LL_I2C_OWNADDRESS1_7BIT             0x00000000U             /*!< Own address 1 is a 7-bit address. */
+#define LL_I2C_OWNADDRESS1_10BIT            I2C_OAR1_OA1MODE        /*!< Own address 1 is a 10-bit address.*/
+/**
+  * @}
+  */
+
+/** @defgroup I2C_LL_EC_OWNADDRESS2 Own Address 2 Masks
+  * @{
+  */
+#define LL_I2C_OWNADDRESS2_NOMASK           I2C_OAR2_OA2NOMASK      /*!< Own Address2 No mask.                 */
+#define LL_I2C_OWNADDRESS2_MASK01           I2C_OAR2_OA2MASK01      /*!< Only Address2 bits[7:2] are compared. */
+#define LL_I2C_OWNADDRESS2_MASK02           I2C_OAR2_OA2MASK02      /*!< Only Address2 bits[7:3] are compared. */
+#define LL_I2C_OWNADDRESS2_MASK03           I2C_OAR2_OA2MASK03      /*!< Only Address2 bits[7:4] are compared. */
+#define LL_I2C_OWNADDRESS2_MASK04           I2C_OAR2_OA2MASK04      /*!< Only Address2 bits[7:5] are compared. */
+#define LL_I2C_OWNADDRESS2_MASK05           I2C_OAR2_OA2MASK05      /*!< Only Address2 bits[7:6] are compared. */
+#define LL_I2C_OWNADDRESS2_MASK06           I2C_OAR2_OA2MASK06      /*!< Only Address2 bits[7] are compared.   */
+#define LL_I2C_OWNADDRESS2_MASK07           I2C_OAR2_OA2MASK07      /*!< No comparison is done.
+                                                                         All Address2 are acknowledged.        */
+/**
+  * @}
+  */
+
+/** @defgroup I2C_LL_EC_I2C_ACKNOWLEDGE Acknowledge Generation
+  * @{
+  */
+#define LL_I2C_ACK                          0x00000000U              /*!< ACK is sent after current received byte. */
+#define LL_I2C_NACK                         I2C_CR2_NACK             /*!< NACK is sent after current received byte.*/
+/**
+  * @}
+  */
+
+/** @defgroup I2C_LL_EC_ADDRSLAVE Slave Address Length
+  * @{
+  */
+#define LL_I2C_ADDRSLAVE_7BIT               0x00000000U              /*!< Slave Address in 7-bit. */
+#define LL_I2C_ADDRSLAVE_10BIT              I2C_CR2_ADD10            /*!< Slave Address in 10-bit.*/
+/**
+  * @}
+  */
+
+/** @defgroup I2C_LL_EC_REQUEST Transfer Request Direction
+  * @{
+  */
+#define LL_I2C_REQUEST_WRITE                0x00000000U              /*!< Master request a write transfer. */
+#define LL_I2C_REQUEST_READ                 I2C_CR2_RD_WRN           /*!< Master request a read transfer.  */
+/**
+  * @}
+  */
+
+/** @defgroup I2C_LL_EC_MODE Transfer End Mode
+  * @{
+  */
+#define LL_I2C_MODE_RELOAD                  I2C_CR2_RELOAD           /*!< Enable I2C Reload mode.     */
+#define LL_I2C_MODE_AUTOEND                 I2C_CR2_AUTOEND          /*!< Enable I2C Automatic end mode
+                                                                          with no HW PEC comparison.  */
+#define LL_I2C_MODE_SOFTEND                 0x00000000U              /*!< Enable I2C Software end mode
+                                                                          with no HW PEC comparison.  */
+#define LL_I2C_MODE_SMBUS_RELOAD            LL_I2C_MODE_RELOAD       /*!< Enable SMBUS Automatic end mode
+                                                                          with HW PEC comparison.     */
+#define LL_I2C_MODE_SMBUS_AUTOEND_NO_PEC    LL_I2C_MODE_AUTOEND      /*!< Enable SMBUS Automatic end mode
+                                                                          with HW PEC comparison.     */
+#define LL_I2C_MODE_SMBUS_SOFTEND_NO_PEC    LL_I2C_MODE_SOFTEND      /*!< Enable SMBUS Software end mode
+                                                                          with HW PEC comparison.     */
+#define LL_I2C_MODE_SMBUS_AUTOEND_WITH_PEC  (uint32_t)(LL_I2C_MODE_AUTOEND | I2C_CR2_PECBYTE)
+/*!< Enable SMBUS Automatic end mode with HW PEC comparison.   */
+#define LL_I2C_MODE_SMBUS_SOFTEND_WITH_PEC  (uint32_t)(LL_I2C_MODE_SOFTEND | I2C_CR2_PECBYTE)
+/*!< Enable SMBUS Software end mode with HW PEC comparison.    */
+/**
+  * @}
+  */
+
+/** @defgroup I2C_LL_EC_GENERATE Start And Stop Generation
+  * @{
+  */
+#define LL_I2C_GENERATE_NOSTARTSTOP         0x00000000U
+/*!< Don't Generate Stop and Start condition. */
+#define LL_I2C_GENERATE_STOP                (uint32_t)(0x80000000U | I2C_CR2_STOP)
+/*!< Generate Stop condition (Size should be set to 0).      */
+#define LL_I2C_GENERATE_START_READ          (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN)
+/*!< Generate Start for read request. */
+#define LL_I2C_GENERATE_START_WRITE         (uint32_t)(0x80000000U | I2C_CR2_START)
+/*!< Generate Start for write request. */
+#define LL_I2C_GENERATE_RESTART_7BIT_READ   (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN)
+/*!< Generate Restart for read request, slave 7Bit address.  */
+#define LL_I2C_GENERATE_RESTART_7BIT_WRITE  (uint32_t)(0x80000000U | I2C_CR2_START)
+/*!< Generate Restart for write request, slave 7Bit address. */
+#define LL_I2C_GENERATE_RESTART_10BIT_READ  (uint32_t)(0x80000000U | I2C_CR2_START | \
+                                                       I2C_CR2_RD_WRN | I2C_CR2_HEAD10R)
+/*!< Generate Restart for read request, slave 10Bit address. */
+#define LL_I2C_GENERATE_RESTART_10BIT_WRITE (uint32_t)(0x80000000U | I2C_CR2_START)
+/*!< Generate Restart for write request, slave 10Bit address.*/
+/**
+  * @}
+  */
+
+/** @defgroup I2C_LL_EC_DIRECTION Read Write Direction
+  * @{
+  */
+#define LL_I2C_DIRECTION_WRITE              0x00000000U              /*!< Write transfer request by master,
+                                                                          slave enters receiver mode.  */
+#define LL_I2C_DIRECTION_READ               I2C_ISR_DIR              /*!< Read transfer request by master,
+                                                                          slave enters transmitter mode.*/
+/**
+  * @}
+  */
+
+/** @defgroup I2C_LL_EC_DMA_REG_DATA DMA Register Data
+  * @{
+  */
+#define LL_I2C_DMA_REG_DATA_TRANSMIT        0x00000000U              /*!< Get address of data register used for
+                                                                          transmission */
+#define LL_I2C_DMA_REG_DATA_RECEIVE         0x00000001U              /*!< Get address of data register used for
+                                                                          reception */
+/**
+  * @}
+  */
+
+/** @defgroup I2C_LL_EC_SMBUS_TIMEOUTA_MODE SMBus TimeoutA Mode SCL SDA Timeout
+  * @{
+  */
+#define LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW      0x00000000U          /*!< TimeoutA is used to detect
+                                                                          SCL low level timeout.              */
+#define LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH I2C_TIMEOUTR_TIDLE   /*!< TimeoutA is used to detect
+                                                                          both SCL and SDA high level timeout.*/
+/**
+  * @}
+  */
+
+/** @defgroup I2C_LL_EC_SMBUS_TIMEOUT_SELECTION SMBus Timeout Selection
+  * @{
+  */
+#define LL_I2C_SMBUS_TIMEOUTA               I2C_TIMEOUTR_TIMOUTEN                 /*!< TimeoutA enable bit          */
+#define LL_I2C_SMBUS_TIMEOUTB               I2C_TIMEOUTR_TEXTEN                   /*!< TimeoutB (extended clock)
+                                                                                       enable bit                   */
+#define LL_I2C_SMBUS_ALL_TIMEOUT            (uint32_t)(I2C_TIMEOUTR_TIMOUTEN | \
+                                                       I2C_TIMEOUTR_TEXTEN)       /*!< TimeoutA and TimeoutB
+(extended clock) enable bits */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup I2C_LL_Exported_Macros I2C Exported Macros
+  * @{
+  */
+
+/** @defgroup I2C_LL_EM_WRITE_READ Common Write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in I2C register
+  * @param  __INSTANCE__ I2C Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_I2C_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in I2C register
+  * @param  __INSTANCE__ I2C Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_I2C_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
+/**
+  * @}
+  */
+
+/** @defgroup I2C_LL_EM_CONVERT_TIMINGS Convert SDA SCL timings
+  * @{
+  */
+/**
+  * @brief  Configure the SDA setup, hold time and the SCL high, low period.
+  * @param  __PRESCALER__ This parameter must be a value between  Min_Data=0 and Max_Data=0xF.
+  * @param  __SETUP_TIME__ This parameter must be a value between Min_Data=0 and Max_Data=0xF.
+                           (tscldel = (SCLDEL+1)xtpresc)
+  * @param  __HOLD_TIME__  This parameter must be a value between Min_Data=0 and Max_Data=0xF.
+                           (tsdadel = SDADELxtpresc)
+  * @param  __SCLH_PERIOD__ This parameter must be a value between Min_Data=0 and Max_Data=0xFF.
+                            (tsclh = (SCLH+1)xtpresc)
+  * @param  __SCLL_PERIOD__ This parameter must be a value between  Min_Data=0 and Max_Data=0xFF.
+                            (tscll = (SCLL+1)xtpresc)
+  * @retval Value between Min_Data=0 and Max_Data=0xFFFFFFFF
+  */
+#define __LL_I2C_CONVERT_TIMINGS(__PRESCALER__, __SETUP_TIME__, __HOLD_TIME__, __SCLH_PERIOD__, __SCLL_PERIOD__) \
+  ((((uint32_t)(__PRESCALER__)    << I2C_TIMINGR_PRESC_Pos)  & I2C_TIMINGR_PRESC)   | \
+   (((uint32_t)(__SETUP_TIME__)   << I2C_TIMINGR_SCLDEL_Pos) & I2C_TIMINGR_SCLDEL)  | \
+   (((uint32_t)(__HOLD_TIME__)    << I2C_TIMINGR_SDADEL_Pos) & I2C_TIMINGR_SDADEL)  | \
+   (((uint32_t)(__SCLH_PERIOD__)  << I2C_TIMINGR_SCLH_Pos)   & I2C_TIMINGR_SCLH)    | \
+   (((uint32_t)(__SCLL_PERIOD__)  << I2C_TIMINGR_SCLL_Pos)   & I2C_TIMINGR_SCLL))
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup I2C_LL_Exported_Functions I2C Exported Functions
+  * @{
+  */
+
+/** @defgroup I2C_LL_EF_Configuration Configuration
+  * @{
+  */
+
+/**
+  * @brief  Enable I2C peripheral (PE = 1).
+  * @rmtoll CR1          PE            LL_I2C_Enable
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
+}
+
+/**
+  * @brief  Disable I2C peripheral (PE = 0).
+  * @note   When PE = 0, the I2C SCL and SDA lines are released.
+  *         Internal state machines and status bits are put back to their reset value.
+  *         When cleared, PE must be kept low for at least 3 APB clock cycles.
+  * @rmtoll CR1          PE            LL_I2C_Disable
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)
+{
+  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
+}
+
+/**
+  * @brief  Check if the I2C peripheral is enabled or disabled.
+  * @rmtoll CR1          PE            LL_I2C_IsEnabled
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabled(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->CR1, I2C_CR1_PE) == (I2C_CR1_PE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Configure Noise Filters (Analog and Digital).
+  * @note   If the analog filter is also enabled, the digital filter is added to analog filter.
+  *         The filters can only be programmed when the I2C is disabled (PE = 0).
+  * @rmtoll CR1          ANFOFF        LL_I2C_ConfigFilters\n
+  *         CR1          DNF           LL_I2C_ConfigFilters
+  * @param  I2Cx I2C Instance.
+  * @param  AnalogFilter This parameter can be one of the following values:
+  *         @arg @ref LL_I2C_ANALOGFILTER_ENABLE
+  *         @arg @ref LL_I2C_ANALOGFILTER_DISABLE
+  * @param  DigitalFilter This parameter must be a value between Min_Data=0x00 (Digital filter disabled)
+                          and Max_Data=0x0F (Digital filter enabled and filtering capability up to 15*ti2cclk).
+  *         This parameter is used to configure the digital noise filter on SDA and SCL input.
+  *         The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t DigitalFilter)
+{
+  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
+}
+
+/**
+  * @brief  Configure Digital Noise Filter.
+  * @note   If the analog filter is also enabled, the digital filter is added to analog filter.
+  *         This filter can only be programmed when the I2C is disabled (PE = 0).
+  * @rmtoll CR1          DNF           LL_I2C_SetDigitalFilter
+  * @param  I2Cx I2C Instance.
+  * @param  DigitalFilter This parameter must be a value between Min_Data=0x00 (Digital filter disabled)
+                          and Max_Data=0x0F (Digital filter enabled and filtering capability up to 15*ti2cclk).
+  *         This parameter is used to configure the digital noise filter on SDA and SCL input.
+  *         The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_SetDigitalFilter(I2C_TypeDef *I2Cx, uint32_t DigitalFilter)
+{
+  MODIFY_REG(I2Cx->CR1, I2C_CR1_DNF, DigitalFilter << I2C_CR1_DNF_Pos);
+}
+
+/**
+  * @brief  Get the current Digital Noise Filter configuration.
+  * @rmtoll CR1          DNF           LL_I2C_GetDigitalFilter
+  * @param  I2Cx I2C Instance.
+  * @retval Value between Min_Data=0x0 and Max_Data=0xF
+  */
+__STATIC_INLINE uint32_t LL_I2C_GetDigitalFilter(I2C_TypeDef *I2Cx)
+{
+  return (uint32_t)(READ_BIT(I2Cx->CR1, I2C_CR1_DNF) >> I2C_CR1_DNF_Pos);
+}
+
+/**
+  * @brief  Enable Analog Noise Filter.
+  * @note   This filter can only be programmed when the I2C is disabled (PE = 0).
+  * @rmtoll CR1          ANFOFF        LL_I2C_EnableAnalogFilter
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableAnalogFilter(I2C_TypeDef *I2Cx)
+{
+  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ANFOFF);
+}
+
+/**
+  * @brief  Disable Analog Noise Filter.
+  * @note   This filter can only be programmed when the I2C is disabled (PE = 0).
+  * @rmtoll CR1          ANFOFF        LL_I2C_DisableAnalogFilter
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_DisableAnalogFilter(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR1, I2C_CR1_ANFOFF);
+}
+
+/**
+  * @brief  Check if Analog Noise Filter is enabled or disabled.
+  * @rmtoll CR1          ANFOFF        LL_I2C_IsEnabledAnalogFilter
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledAnalogFilter(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->CR1, I2C_CR1_ANFOFF) != (I2C_CR1_ANFOFF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable DMA transmission requests.
+  * @rmtoll CR1          TXDMAEN       LL_I2C_EnableDMAReq_TX
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableDMAReq_TX(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR1, I2C_CR1_TXDMAEN);
+}
+
+/**
+  * @brief  Disable DMA transmission requests.
+  * @rmtoll CR1          TXDMAEN       LL_I2C_DisableDMAReq_TX
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_DisableDMAReq_TX(I2C_TypeDef *I2Cx)
+{
+  CLEAR_BIT(I2Cx->CR1, I2C_CR1_TXDMAEN);
+}
+
+/**
+  * @brief  Check if DMA transmission requests are enabled or disabled.
+  * @rmtoll CR1          TXDMAEN       LL_I2C_IsEnabledDMAReq_TX
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_TX(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->CR1, I2C_CR1_TXDMAEN) == (I2C_CR1_TXDMAEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable DMA reception requests.
+  * @rmtoll CR1          RXDMAEN       LL_I2C_EnableDMAReq_RX
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableDMAReq_RX(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR1, I2C_CR1_RXDMAEN);
+}
+
+/**
+  * @brief  Disable DMA reception requests.
+  * @rmtoll CR1          RXDMAEN       LL_I2C_DisableDMAReq_RX
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_DisableDMAReq_RX(I2C_TypeDef *I2Cx)
+{
+  CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXDMAEN);
+}
+
+/**
+  * @brief  Check if DMA reception requests are enabled or disabled.
+  * @rmtoll CR1          RXDMAEN       LL_I2C_IsEnabledDMAReq_RX
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_RX(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->CR1, I2C_CR1_RXDMAEN) == (I2C_CR1_RXDMAEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get the data register address used for DMA transfer
+  * @rmtoll TXDR         TXDATA        LL_I2C_DMA_GetRegAddr\n
+  *         RXDR         RXDATA        LL_I2C_DMA_GetRegAddr
+  * @param  I2Cx I2C Instance
+  * @param  Direction This parameter can be one of the following values:
+  *         @arg @ref LL_I2C_DMA_REG_DATA_TRANSMIT
+  *         @arg @ref LL_I2C_DMA_REG_DATA_RECEIVE
+  * @retval Address of data register
+  */
+__STATIC_INLINE uint32_t LL_I2C_DMA_GetRegAddr(I2C_TypeDef *I2Cx, uint32_t Direction)
+{
+  uint32_t data_reg_addr;
+
+  if (Direction == LL_I2C_DMA_REG_DATA_TRANSMIT)
+  {
+    /* return address of TXDR register */
+    data_reg_addr = (uint32_t) &(I2Cx->TXDR);
+  }
+  else
+  {
+    /* return address of RXDR register */
+    data_reg_addr = (uint32_t) &(I2Cx->RXDR);
+  }
+
+  return data_reg_addr;
+}
+
+/**
+  * @brief  Enable Clock stretching.
+  * @note   This bit can only be programmed when the I2C is disabled (PE = 0).
+  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
+{
+  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
+}
+
+/**
+  * @brief  Disable Clock stretching.
+  * @note   This bit can only be programmed when the I2C is disabled (PE = 0).
+  * @rmtoll CR1          NOSTRETCH     LL_I2C_DisableClockStretching
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_DisableClockStretching(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
+}
+
+/**
+  * @brief  Check if Clock stretching is enabled or disabled.
+  * @rmtoll CR1          NOSTRETCH     LL_I2C_IsEnabledClockStretching
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledClockStretching(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH) != (I2C_CR1_NOSTRETCH)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable hardware byte control in slave mode.
+  * @rmtoll CR1          SBC           LL_I2C_EnableSlaveByteControl
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableSlaveByteControl(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR1, I2C_CR1_SBC);
+}
+
+/**
+  * @brief  Disable hardware byte control in slave mode.
+  * @rmtoll CR1          SBC           LL_I2C_DisableSlaveByteControl
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_DisableSlaveByteControl(I2C_TypeDef *I2Cx)
+{
+  CLEAR_BIT(I2Cx->CR1, I2C_CR1_SBC);
+}
+
+/**
+  * @brief  Check if hardware byte control in slave mode is enabled or disabled.
+  * @rmtoll CR1          SBC           LL_I2C_IsEnabledSlaveByteControl
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledSlaveByteControl(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->CR1, I2C_CR1_SBC) == (I2C_CR1_SBC)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable Wakeup from STOP.
+  * @note   The macro IS_I2C_WAKEUP_FROMSTOP_INSTANCE(I2Cx) can be used to check whether or not
+  *         WakeUpFromStop feature is supported by the I2Cx Instance.
+  * @note   This bit can only be programmed when Digital Filter is disabled.
+  * @rmtoll CR1          WUPEN         LL_I2C_EnableWakeUpFromStop
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableWakeUpFromStop(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR1, I2C_CR1_WUPEN);
+}
+
+/**
+  * @brief  Disable Wakeup from STOP.
+  * @note   The macro IS_I2C_WAKEUP_FROMSTOP_INSTANCE(I2Cx) can be used to check whether or not
+  *         WakeUpFromStop feature is supported by the I2Cx Instance.
+  * @rmtoll CR1          WUPEN         LL_I2C_DisableWakeUpFromStop
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_DisableWakeUpFromStop(I2C_TypeDef *I2Cx)
+{
+  CLEAR_BIT(I2Cx->CR1, I2C_CR1_WUPEN);
+}
+
+/**
+  * @brief  Check if Wakeup from STOP is enabled or disabled.
+  * @note   The macro IS_I2C_WAKEUP_FROMSTOP_INSTANCE(I2Cx) can be used to check whether or not
+  *         WakeUpFromStop feature is supported by the I2Cx Instance.
+  * @rmtoll CR1          WUPEN         LL_I2C_IsEnabledWakeUpFromStop
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledWakeUpFromStop(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->CR1, I2C_CR1_WUPEN) == (I2C_CR1_WUPEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable General Call.
+  * @note   When enabled the Address 0x00 is ACKed.
+  * @rmtoll CR1          GCEN          LL_I2C_EnableGeneralCall
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableGeneralCall(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR1, I2C_CR1_GCEN);
+}
+
+/**
+  * @brief  Disable General Call.
+  * @note   When disabled the Address 0x00 is NACKed.
+  * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
+{
+  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
+}
+
+/**
+  * @brief  Check if General Call is enabled or disabled.
+  * @rmtoll CR1          GCEN          LL_I2C_IsEnabledGeneralCall
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledGeneralCall(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->CR1, I2C_CR1_GCEN) == (I2C_CR1_GCEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Configure the Master to operate in 7-bit or 10-bit addressing mode.
+  * @note   Changing this bit is not allowed, when the START bit is set.
+  * @rmtoll CR2          ADD10         LL_I2C_SetMasterAddressingMode
+  * @param  I2Cx I2C Instance.
+  * @param  AddressingMode This parameter can be one of the following values:
+  *         @arg @ref LL_I2C_ADDRESSING_MODE_7BIT
+  *         @arg @ref LL_I2C_ADDRESSING_MODE_10BIT
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_SetMasterAddressingMode(I2C_TypeDef *I2Cx, uint32_t AddressingMode)
+{
+  MODIFY_REG(I2Cx->CR2, I2C_CR2_ADD10, AddressingMode);
+}
+
+/**
+  * @brief  Get the Master addressing mode.
+  * @rmtoll CR2          ADD10         LL_I2C_GetMasterAddressingMode
+  * @param  I2Cx I2C Instance.
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_I2C_ADDRESSING_MODE_7BIT
+  *         @arg @ref LL_I2C_ADDRESSING_MODE_10BIT
+  */
+__STATIC_INLINE uint32_t LL_I2C_GetMasterAddressingMode(I2C_TypeDef *I2Cx)
+{
+  return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_ADD10));
+}
+
+/**
+  * @brief  Set the Own Address1.
+  * @rmtoll OAR1         OA1           LL_I2C_SetOwnAddress1\n
+  *         OAR1         OA1MODE       LL_I2C_SetOwnAddress1
+  * @param  I2Cx I2C Instance.
+  * @param  OwnAddress1 This parameter must be a value between Min_Data=0 and Max_Data=0x3FF.
+  * @param  OwnAddrSize This parameter can be one of the following values:
+  *         @arg @ref LL_I2C_OWNADDRESS1_7BIT
+  *         @arg @ref LL_I2C_OWNADDRESS1_10BIT
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAddrSize)
+{
+  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
+}
+
+/**
+  * @brief  Enable acknowledge on Own Address1 match address.
+  * @rmtoll OAR1         OA1EN         LL_I2C_EnableOwnAddress1
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
+}
+
+/**
+  * @brief  Disable acknowledge on Own Address1 match address.
+  * @rmtoll OAR1         OA1EN         LL_I2C_DisableOwnAddress1
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx)
+{
+  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
+}
+
+/**
+  * @brief  Check if Own Address1 acknowledge is enabled or disabled.
+  * @rmtoll OAR1         OA1EN         LL_I2C_IsEnabledOwnAddress1
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledOwnAddress1(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN) == (I2C_OAR1_OA1EN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set the 7bits Own Address2.
+  * @note   This action has no effect if own address2 is enabled.
+  * @rmtoll OAR2         OA2           LL_I2C_SetOwnAddress2\n
+  *         OAR2         OA2MSK        LL_I2C_SetOwnAddress2
+  * @param  I2Cx I2C Instance.
+  * @param  OwnAddress2 Value between Min_Data=0 and Max_Data=0x7F.
+  * @param  OwnAddrMask This parameter can be one of the following values:
+  *         @arg @ref LL_I2C_OWNADDRESS2_NOMASK
+  *         @arg @ref LL_I2C_OWNADDRESS2_MASK01
+  *         @arg @ref LL_I2C_OWNADDRESS2_MASK02
+  *         @arg @ref LL_I2C_OWNADDRESS2_MASK03
+  *         @arg @ref LL_I2C_OWNADDRESS2_MASK04
+  *         @arg @ref LL_I2C_OWNADDRESS2_MASK05
+  *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
+  *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)
+{
+  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
+}
+
+/**
+  * @brief  Enable acknowledge on Own Address2 match address.
+  * @rmtoll OAR2         OA2EN         LL_I2C_EnableOwnAddress2
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableOwnAddress2(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
+}
+
+/**
+  * @brief  Disable  acknowledge on Own Address2 match address.
+  * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
+{
+  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
+}
+
+/**
+  * @brief  Check if Own Address1 acknowledge is enabled or disabled.
+  * @rmtoll OAR2         OA2EN         LL_I2C_IsEnabledOwnAddress2
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledOwnAddress2(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN) == (I2C_OAR2_OA2EN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Configure the SDA setup, hold time and the SCL high, low period.
+  * @note   This bit can only be programmed when the I2C is disabled (PE = 0).
+  * @rmtoll TIMINGR      TIMINGR       LL_I2C_SetTiming
+  * @param  I2Cx I2C Instance.
+  * @param  Timing This parameter must be a value between Min_Data=0 and Max_Data=0xFFFFFFFF.
+  * @note   This parameter is computed with the STM32CubeMX Tool.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing)
+{
+  WRITE_REG(I2Cx->TIMINGR, Timing);
+}
+
+/**
+  * @brief  Get the Timing Prescaler setting.
+  * @rmtoll TIMINGR      PRESC         LL_I2C_GetTimingPrescaler
+  * @param  I2Cx I2C Instance.
+  * @retval Value between Min_Data=0x0 and Max_Data=0xF
+  */
+__STATIC_INLINE uint32_t LL_I2C_GetTimingPrescaler(I2C_TypeDef *I2Cx)
+{
+  return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_PRESC) >> I2C_TIMINGR_PRESC_Pos);
+}
+
+/**
+  * @brief  Get the SCL low period setting.
+  * @rmtoll TIMINGR      SCLL          LL_I2C_GetClockLowPeriod
+  * @param  I2Cx I2C Instance.
+  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
+  */
+__STATIC_INLINE uint32_t LL_I2C_GetClockLowPeriod(I2C_TypeDef *I2Cx)
+{
+  return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SCLL) >> I2C_TIMINGR_SCLL_Pos);
+}
+
+/**
+  * @brief  Get the SCL high period setting.
+  * @rmtoll TIMINGR      SCLH          LL_I2C_GetClockHighPeriod
+  * @param  I2Cx I2C Instance.
+  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
+  */
+__STATIC_INLINE uint32_t LL_I2C_GetClockHighPeriod(I2C_TypeDef *I2Cx)
+{
+  return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SCLH) >> I2C_TIMINGR_SCLH_Pos);
+}
+
+/**
+  * @brief  Get the SDA hold time.
+  * @rmtoll TIMINGR      SDADEL        LL_I2C_GetDataHoldTime
+  * @param  I2Cx I2C Instance.
+  * @retval Value between Min_Data=0x0 and Max_Data=0xF
+  */
+__STATIC_INLINE uint32_t LL_I2C_GetDataHoldTime(I2C_TypeDef *I2Cx)
+{
+  return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SDADEL) >> I2C_TIMINGR_SDADEL_Pos);
+}
+
+/**
+  * @brief  Get the SDA setup time.
+  * @rmtoll TIMINGR      SCLDEL        LL_I2C_GetDataSetupTime
+  * @param  I2Cx I2C Instance.
+  * @retval Value between Min_Data=0x0 and Max_Data=0xF
+  */
+__STATIC_INLINE uint32_t LL_I2C_GetDataSetupTime(I2C_TypeDef *I2Cx)
+{
+  return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SCLDEL) >> I2C_TIMINGR_SCLDEL_Pos);
+}
+
+/**
+  * @brief  Configure peripheral mode.
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @rmtoll CR1          SMBHEN        LL_I2C_SetMode\n
+  *         CR1          SMBDEN        LL_I2C_SetMode
+  * @param  I2Cx I2C Instance.
+  * @param  PeripheralMode This parameter can be one of the following values:
+  *         @arg @ref LL_I2C_MODE_I2C
+  *         @arg @ref LL_I2C_MODE_SMBUS_HOST
+  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
+  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
+{
+  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
+}
+
+/**
+  * @brief  Get peripheral mode.
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @rmtoll CR1          SMBHEN        LL_I2C_GetMode\n
+  *         CR1          SMBDEN        LL_I2C_GetMode
+  * @param  I2Cx I2C Instance.
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_I2C_MODE_I2C
+  *         @arg @ref LL_I2C_MODE_SMBUS_HOST
+  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
+  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
+  */
+__STATIC_INLINE uint32_t LL_I2C_GetMode(I2C_TypeDef *I2Cx)
+{
+  return (uint32_t)(READ_BIT(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN));
+}
+
+/**
+  * @brief  Enable SMBus alert (Host or Device mode)
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @note   SMBus Device mode:
+  *         - SMBus Alert pin is drived low and
+  *           Alert Response Address Header acknowledge is enabled.
+  *         SMBus Host mode:
+  *         - SMBus Alert pin management is supported.
+  * @rmtoll CR1          ALERTEN       LL_I2C_EnableSMBusAlert
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableSMBusAlert(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR1, I2C_CR1_ALERTEN);
+}
+
+/**
+  * @brief  Disable SMBus alert (Host or Device mode)
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @note   SMBus Device mode:
+  *         - SMBus Alert pin is not drived (can be used as a standard GPIO) and
+  *           Alert Response Address Header acknowledge is disabled.
+  *         SMBus Host mode:
+  *         - SMBus Alert pin management is not supported.
+  * @rmtoll CR1          ALERTEN       LL_I2C_DisableSMBusAlert
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_DisableSMBusAlert(I2C_TypeDef *I2Cx)
+{
+  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ALERTEN);
+}
+
+/**
+  * @brief  Check if SMBus alert (Host or Device mode) is enabled or disabled.
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @rmtoll CR1          ALERTEN       LL_I2C_IsEnabledSMBusAlert
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusAlert(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->CR1, I2C_CR1_ALERTEN) == (I2C_CR1_ALERTEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable SMBus Packet Error Calculation (PEC).
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @rmtoll CR1          PECEN         LL_I2C_EnableSMBusPEC
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableSMBusPEC(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR1, I2C_CR1_PECEN);
+}
+
+/**
+  * @brief  Disable SMBus Packet Error Calculation (PEC).
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @rmtoll CR1          PECEN         LL_I2C_DisableSMBusPEC
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_DisableSMBusPEC(I2C_TypeDef *I2Cx)
+{
+  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN);
+}
+
+/**
+  * @brief  Check if SMBus Packet Error Calculation (PEC) is enabled or disabled.
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @rmtoll CR1          PECEN         LL_I2C_IsEnabledSMBusPEC
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPEC(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Configure the SMBus Clock Timeout.
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @note   This configuration can only be programmed when associated Timeout is disabled (TimeoutA and/orTimeoutB).
+  * @rmtoll TIMEOUTR     TIMEOUTA      LL_I2C_ConfigSMBusTimeout\n
+  *         TIMEOUTR     TIDLE         LL_I2C_ConfigSMBusTimeout\n
+  *         TIMEOUTR     TIMEOUTB      LL_I2C_ConfigSMBusTimeout
+  * @param  I2Cx I2C Instance.
+  * @param  TimeoutA This parameter must be a value between  Min_Data=0 and Max_Data=0xFFF.
+  * @param  TimeoutAMode This parameter can be one of the following values:
+  *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW
+  *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH
+  * @param  TimeoutB
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_ConfigSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t TimeoutA, uint32_t TimeoutAMode,
+                                               uint32_t TimeoutB)
+{
+  MODIFY_REG(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIMEOUTA | I2C_TIMEOUTR_TIDLE | I2C_TIMEOUTR_TIMEOUTB,
+             TimeoutA | TimeoutAMode | (TimeoutB << I2C_TIMEOUTR_TIMEOUTB_Pos));
+}
+
+/**
+  * @brief  Configure the SMBus Clock TimeoutA (SCL low timeout or SCL and SDA high timeout depends on TimeoutA mode).
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @note   These bits can only be programmed when TimeoutA is disabled.
+  * @rmtoll TIMEOUTR     TIMEOUTA      LL_I2C_SetSMBusTimeoutA
+  * @param  I2Cx I2C Instance.
+  * @param  TimeoutA This parameter must be a value between  Min_Data=0 and Max_Data=0xFFF.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_SetSMBusTimeoutA(I2C_TypeDef *I2Cx, uint32_t TimeoutA)
+{
+  WRITE_REG(I2Cx->TIMEOUTR, TimeoutA);
+}
+
+/**
+  * @brief  Get the SMBus Clock TimeoutA setting.
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @rmtoll TIMEOUTR     TIMEOUTA      LL_I2C_GetSMBusTimeoutA
+  * @param  I2Cx I2C Instance.
+  * @retval Value between Min_Data=0 and Max_Data=0xFFF
+  */
+__STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutA(I2C_TypeDef *I2Cx)
+{
+  return (uint32_t)(READ_BIT(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIMEOUTA));
+}
+
+/**
+  * @brief  Set the SMBus Clock TimeoutA mode.
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @note   This bit can only be programmed when TimeoutA is disabled.
+  * @rmtoll TIMEOUTR     TIDLE         LL_I2C_SetSMBusTimeoutAMode
+  * @param  I2Cx I2C Instance.
+  * @param  TimeoutAMode This parameter can be one of the following values:
+  *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW
+  *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_SetSMBusTimeoutAMode(I2C_TypeDef *I2Cx, uint32_t TimeoutAMode)
+{
+  WRITE_REG(I2Cx->TIMEOUTR, TimeoutAMode);
+}
+
+/**
+  * @brief  Get the SMBus Clock TimeoutA mode.
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @rmtoll TIMEOUTR     TIDLE         LL_I2C_GetSMBusTimeoutAMode
+  * @param  I2Cx I2C Instance.
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW
+  *         @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH
+  */
+__STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutAMode(I2C_TypeDef *I2Cx)
+{
+  return (uint32_t)(READ_BIT(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIDLE));
+}
+
+/**
+  * @brief  Configure the SMBus Extended Cumulative Clock TimeoutB (Master or Slave mode).
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @note   These bits can only be programmed when TimeoutB is disabled.
+  * @rmtoll TIMEOUTR     TIMEOUTB      LL_I2C_SetSMBusTimeoutB
+  * @param  I2Cx I2C Instance.
+  * @param  TimeoutB This parameter must be a value between  Min_Data=0 and Max_Data=0xFFF.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_SetSMBusTimeoutB(I2C_TypeDef *I2Cx, uint32_t TimeoutB)
+{
+  WRITE_REG(I2Cx->TIMEOUTR, TimeoutB << I2C_TIMEOUTR_TIMEOUTB_Pos);
+}
+
+/**
+  * @brief  Get the SMBus Extended Cumulative Clock TimeoutB setting.
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @rmtoll TIMEOUTR     TIMEOUTB      LL_I2C_GetSMBusTimeoutB
+  * @param  I2Cx I2C Instance.
+  * @retval Value between Min_Data=0 and Max_Data=0xFFF
+  */
+__STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutB(I2C_TypeDef *I2Cx)
+{
+  return (uint32_t)(READ_BIT(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIMEOUTB) >> I2C_TIMEOUTR_TIMEOUTB_Pos);
+}
+
+/**
+  * @brief  Enable the SMBus Clock Timeout.
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @rmtoll TIMEOUTR     TIMOUTEN      LL_I2C_EnableSMBusTimeout\n
+  *         TIMEOUTR     TEXTEN        LL_I2C_EnableSMBusTimeout
+  * @param  I2Cx I2C Instance.
+  * @param  ClockTimeout This parameter can be one of the following values:
+  *         @arg @ref LL_I2C_SMBUS_TIMEOUTA
+  *         @arg @ref LL_I2C_SMBUS_TIMEOUTB
+  *         @arg @ref LL_I2C_SMBUS_ALL_TIMEOUT
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout)
+{
+  SET_BIT(I2Cx->TIMEOUTR, ClockTimeout);
+}
+
+/**
+  * @brief  Disable the SMBus Clock Timeout.
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @rmtoll TIMEOUTR     TIMOUTEN      LL_I2C_DisableSMBusTimeout\n
+  *         TIMEOUTR     TEXTEN        LL_I2C_DisableSMBusTimeout
+  * @param  I2Cx I2C Instance.
+  * @param  ClockTimeout This parameter can be one of the following values:
+  *         @arg @ref LL_I2C_SMBUS_TIMEOUTA
+  *         @arg @ref LL_I2C_SMBUS_TIMEOUTB
+  *         @arg @ref LL_I2C_SMBUS_ALL_TIMEOUT
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_DisableSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout)
+{
+  CLEAR_BIT(I2Cx->TIMEOUTR, ClockTimeout);
+}
+
+/**
+  * @brief  Check if the SMBus Clock Timeout is enabled or disabled.
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @rmtoll TIMEOUTR     TIMOUTEN      LL_I2C_IsEnabledSMBusTimeout\n
+  *         TIMEOUTR     TEXTEN        LL_I2C_IsEnabledSMBusTimeout
+  * @param  I2Cx I2C Instance.
+  * @param  ClockTimeout This parameter can be one of the following values:
+  *         @arg @ref LL_I2C_SMBUS_TIMEOUTA
+  *         @arg @ref LL_I2C_SMBUS_TIMEOUTB
+  *         @arg @ref LL_I2C_SMBUS_ALL_TIMEOUT
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout)
+{
+  return ((READ_BIT(I2Cx->TIMEOUTR, (I2C_TIMEOUTR_TIMOUTEN | I2C_TIMEOUTR_TEXTEN)) == \
+                    (ClockTimeout)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup I2C_LL_EF_IT_Management IT_Management
+  * @{
+  */
+
+/**
+  * @brief  Enable TXIS interrupt.
+  * @rmtoll CR1          TXIE          LL_I2C_EnableIT_TX
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableIT_TX(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR1, I2C_CR1_TXIE);
+}
+
+/**
+  * @brief  Disable TXIS interrupt.
+  * @rmtoll CR1          TXIE          LL_I2C_DisableIT_TX
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_DisableIT_TX(I2C_TypeDef *I2Cx)
+{
+  CLEAR_BIT(I2Cx->CR1, I2C_CR1_TXIE);
+}
+
+/**
+  * @brief  Check if the TXIS Interrupt is enabled or disabled.
+  * @rmtoll CR1          TXIE          LL_I2C_IsEnabledIT_TX
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TX(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->CR1, I2C_CR1_TXIE) == (I2C_CR1_TXIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable RXNE interrupt.
+  * @rmtoll CR1          RXIE          LL_I2C_EnableIT_RX
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableIT_RX(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR1, I2C_CR1_RXIE);
+}
+
+/**
+  * @brief  Disable RXNE interrupt.
+  * @rmtoll CR1          RXIE          LL_I2C_DisableIT_RX
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_DisableIT_RX(I2C_TypeDef *I2Cx)
+{
+  CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXIE);
+}
+
+/**
+  * @brief  Check if the RXNE Interrupt is enabled or disabled.
+  * @rmtoll CR1          RXIE          LL_I2C_IsEnabledIT_RX
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_RX(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->CR1, I2C_CR1_RXIE) == (I2C_CR1_RXIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable Address match interrupt (slave mode only).
+  * @rmtoll CR1          ADDRIE        LL_I2C_EnableIT_ADDR
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableIT_ADDR(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR1, I2C_CR1_ADDRIE);
+}
+
+/**
+  * @brief  Disable Address match interrupt (slave mode only).
+  * @rmtoll CR1          ADDRIE        LL_I2C_DisableIT_ADDR
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_DisableIT_ADDR(I2C_TypeDef *I2Cx)
+{
+  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ADDRIE);
+}
+
+/**
+  * @brief  Check if Address match interrupt is enabled or disabled.
+  * @rmtoll CR1          ADDRIE        LL_I2C_IsEnabledIT_ADDR
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ADDR(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->CR1, I2C_CR1_ADDRIE) == (I2C_CR1_ADDRIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable Not acknowledge received interrupt.
+  * @rmtoll CR1          NACKIE        LL_I2C_EnableIT_NACK
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableIT_NACK(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR1, I2C_CR1_NACKIE);
+}
+
+/**
+  * @brief  Disable Not acknowledge received interrupt.
+  * @rmtoll CR1          NACKIE        LL_I2C_DisableIT_NACK
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_DisableIT_NACK(I2C_TypeDef *I2Cx)
+{
+  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NACKIE);
+}
+
+/**
+  * @brief  Check if Not acknowledge received interrupt is enabled or disabled.
+  * @rmtoll CR1          NACKIE        LL_I2C_IsEnabledIT_NACK
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_NACK(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->CR1, I2C_CR1_NACKIE) == (I2C_CR1_NACKIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable STOP detection interrupt.
+  * @rmtoll CR1          STOPIE        LL_I2C_EnableIT_STOP
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableIT_STOP(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR1, I2C_CR1_STOPIE);
+}
+
+/**
+  * @brief  Disable STOP detection interrupt.
+  * @rmtoll CR1          STOPIE        LL_I2C_DisableIT_STOP
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_DisableIT_STOP(I2C_TypeDef *I2Cx)
+{
+  CLEAR_BIT(I2Cx->CR1, I2C_CR1_STOPIE);
+}
+
+/**
+  * @brief  Check if STOP detection interrupt is enabled or disabled.
+  * @rmtoll CR1          STOPIE        LL_I2C_IsEnabledIT_STOP
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_STOP(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->CR1, I2C_CR1_STOPIE) == (I2C_CR1_STOPIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable Transfer Complete interrupt.
+  * @note   Any of these events will generate interrupt :
+  *         Transfer Complete (TC)
+  *         Transfer Complete Reload (TCR)
+  * @rmtoll CR1          TCIE          LL_I2C_EnableIT_TC
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableIT_TC(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR1, I2C_CR1_TCIE);
+}
+
+/**
+  * @brief  Disable Transfer Complete interrupt.
+  * @note   Any of these events will generate interrupt :
+  *         Transfer Complete (TC)
+  *         Transfer Complete Reload (TCR)
+  * @rmtoll CR1          TCIE          LL_I2C_DisableIT_TC
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_DisableIT_TC(I2C_TypeDef *I2Cx)
+{
+  CLEAR_BIT(I2Cx->CR1, I2C_CR1_TCIE);
+}
+
+/**
+  * @brief  Check if Transfer Complete interrupt is enabled or disabled.
+  * @rmtoll CR1          TCIE          LL_I2C_IsEnabledIT_TC
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TC(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->CR1, I2C_CR1_TCIE) == (I2C_CR1_TCIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable Error interrupts.
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @note   Any of these errors will generate interrupt :
+  *         Arbitration Loss (ARLO)
+  *         Bus Error detection (BERR)
+  *         Overrun/Underrun (OVR)
+  *         SMBus Timeout detection (TIMEOUT)
+  *         SMBus PEC error detection (PECERR)
+  *         SMBus Alert pin event detection (ALERT)
+  * @rmtoll CR1          ERRIE         LL_I2C_EnableIT_ERR
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableIT_ERR(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR1, I2C_CR1_ERRIE);
+}
+
+/**
+  * @brief  Disable Error interrupts.
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @note   Any of these errors will generate interrupt :
+  *         Arbitration Loss (ARLO)
+  *         Bus Error detection (BERR)
+  *         Overrun/Underrun (OVR)
+  *         SMBus Timeout detection (TIMEOUT)
+  *         SMBus PEC error detection (PECERR)
+  *         SMBus Alert pin event detection (ALERT)
+  * @rmtoll CR1          ERRIE         LL_I2C_DisableIT_ERR
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_DisableIT_ERR(I2C_TypeDef *I2Cx)
+{
+  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ERRIE);
+}
+
+/**
+  * @brief  Check if Error interrupts are enabled or disabled.
+  * @rmtoll CR1          ERRIE         LL_I2C_IsEnabledIT_ERR
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ERR(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->CR1, I2C_CR1_ERRIE) == (I2C_CR1_ERRIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup I2C_LL_EF_FLAG_management FLAG_management
+  * @{
+  */
+
+/**
+  * @brief  Indicate the status of Transmit data register empty flag.
+  * @note   RESET: When next data is written in Transmit data register.
+  *         SET: When Transmit data register is empty.
+  * @rmtoll ISR          TXE           LL_I2C_IsActiveFlag_TXE
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXE(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXE) == (I2C_ISR_TXE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Indicate the status of Transmit interrupt flag.
+  * @note   RESET: When next data is written in Transmit data register.
+  *         SET: When Transmit data register is empty.
+  * @rmtoll ISR          TXIS          LL_I2C_IsActiveFlag_TXIS
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Indicate the status of Receive data register not empty flag.
+  * @note   RESET: When Receive data register is read.
+  *         SET: When the received data is copied in Receive data register.
+  * @rmtoll ISR          RXNE          LL_I2C_IsActiveFlag_RXNE
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Indicate the status of Address matched flag (slave mode).
+  * @note   RESET: Clear default value.
+  *         SET: When the received slave address matched with one of the enabled slave address.
+  * @rmtoll ISR          ADDR          LL_I2C_IsActiveFlag_ADDR
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ADDR(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->ISR, I2C_ISR_ADDR) == (I2C_ISR_ADDR)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Indicate the status of Not Acknowledge received flag.
+  * @note   RESET: Clear default value.
+  *         SET: When a NACK is received after a byte transmission.
+  * @rmtoll ISR          NACKF         LL_I2C_IsActiveFlag_NACK
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_NACK(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->ISR, I2C_ISR_NACKF) == (I2C_ISR_NACKF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Indicate the status of Stop detection flag.
+  * @note   RESET: Clear default value.
+  *         SET: When a Stop condition is detected.
+  * @rmtoll ISR          STOPF         LL_I2C_IsActiveFlag_STOP
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Indicate the status of Transfer complete flag (master mode).
+  * @note   RESET: Clear default value.
+  *         SET: When RELOAD=0, AUTOEND=0 and NBYTES date have been transferred.
+  * @rmtoll ISR          TC            LL_I2C_IsActiveFlag_TC
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TC(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TC) == (I2C_ISR_TC)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Indicate the status of Transfer complete flag (master mode).
+  * @note   RESET: Clear default value.
+  *         SET: When RELOAD=1 and NBYTES date have been transferred.
+  * @rmtoll ISR          TCR           LL_I2C_IsActiveFlag_TCR
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TCR(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TCR) == (I2C_ISR_TCR)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Indicate the status of Bus error flag.
+  * @note   RESET: Clear default value.
+  *         SET: When a misplaced Start or Stop condition is detected.
+  * @rmtoll ISR          BERR          LL_I2C_IsActiveFlag_BERR
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BERR(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->ISR, I2C_ISR_BERR) == (I2C_ISR_BERR)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Indicate the status of Arbitration lost flag.
+  * @note   RESET: Clear default value.
+  *         SET: When arbitration lost.
+  * @rmtoll ISR          ARLO          LL_I2C_IsActiveFlag_ARLO
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ARLO(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->ISR, I2C_ISR_ARLO) == (I2C_ISR_ARLO)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Indicate the status of Overrun/Underrun flag (slave mode).
+  * @note   RESET: Clear default value.
+  *         SET: When an overrun/underrun error occurs (Clock Stretching Disabled).
+  * @rmtoll ISR          OVR           LL_I2C_IsActiveFlag_OVR
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_OVR(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->ISR, I2C_ISR_OVR) == (I2C_ISR_OVR)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Indicate the status of SMBus PEC error flag in reception.
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @note   RESET: Clear default value.
+  *         SET: When the received PEC does not match with the PEC register content.
+  * @rmtoll ISR          PECERR        LL_I2C_IsActiveSMBusFlag_PECERR
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_PECERR(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->ISR, I2C_ISR_PECERR) == (I2C_ISR_PECERR)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Indicate the status of SMBus Timeout detection flag.
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @note   RESET: Clear default value.
+  *         SET: When a timeout or extended clock timeout occurs.
+  * @rmtoll ISR          TIMEOUT       LL_I2C_IsActiveSMBusFlag_TIMEOUT
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_TIMEOUT(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TIMEOUT) == (I2C_ISR_TIMEOUT)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Indicate the status of SMBus alert flag.
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @note   RESET: Clear default value.
+  *         SET: When SMBus host configuration, SMBus alert enabled and
+  *              a falling edge event occurs on SMBA pin.
+  * @rmtoll ISR          ALERT         LL_I2C_IsActiveSMBusFlag_ALERT
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_ALERT(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->ISR, I2C_ISR_ALERT) == (I2C_ISR_ALERT)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Indicate the status of Bus Busy flag.
+  * @note   RESET: Clear default value.
+  *         SET: When a Start condition is detected.
+  * @rmtoll ISR          BUSY          LL_I2C_IsActiveFlag_BUSY
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BUSY(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->ISR, I2C_ISR_BUSY) == (I2C_ISR_BUSY)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear Address Matched flag.
+  * @rmtoll ICR          ADDRCF        LL_I2C_ClearFlag_ADDR
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_ClearFlag_ADDR(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->ICR, I2C_ICR_ADDRCF);
+}
+
+/**
+  * @brief  Clear Not Acknowledge flag.
+  * @rmtoll ICR          NACKCF        LL_I2C_ClearFlag_NACK
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_ClearFlag_NACK(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->ICR, I2C_ICR_NACKCF);
+}
+
+/**
+  * @brief  Clear Stop detection flag.
+  * @rmtoll ICR          STOPCF        LL_I2C_ClearFlag_STOP
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
+}
+
+/**
+  * @brief  Clear Transmit data register empty flag (TXE).
+  * @note   This bit can be clear by software in order to flush the transmit data register (TXDR).
+  * @rmtoll ISR          TXE           LL_I2C_ClearFlag_TXE
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_ClearFlag_TXE(I2C_TypeDef *I2Cx)
+{
+  WRITE_REG(I2Cx->ISR, I2C_ISR_TXE);
+}
+
+/**
+  * @brief  Clear Bus error flag.
+  * @rmtoll ICR          BERRCF        LL_I2C_ClearFlag_BERR
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_ClearFlag_BERR(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->ICR, I2C_ICR_BERRCF);
+}
+
+/**
+  * @brief  Clear Arbitration lost flag.
+  * @rmtoll ICR          ARLOCF        LL_I2C_ClearFlag_ARLO
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_ClearFlag_ARLO(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->ICR, I2C_ICR_ARLOCF);
+}
+
+/**
+  * @brief  Clear Overrun/Underrun flag.
+  * @rmtoll ICR          OVRCF         LL_I2C_ClearFlag_OVR
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_ClearFlag_OVR(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->ICR, I2C_ICR_OVRCF);
+}
+
+/**
+  * @brief  Clear SMBus PEC error flag.
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @rmtoll ICR          PECCF         LL_I2C_ClearSMBusFlag_PECERR
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_ClearSMBusFlag_PECERR(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->ICR, I2C_ICR_PECCF);
+}
+
+/**
+  * @brief  Clear SMBus Timeout detection flag.
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @rmtoll ICR          TIMOUTCF      LL_I2C_ClearSMBusFlag_TIMEOUT
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_ClearSMBusFlag_TIMEOUT(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->ICR, I2C_ICR_TIMOUTCF);
+}
+
+/**
+  * @brief  Clear SMBus Alert flag.
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @rmtoll ICR          ALERTCF       LL_I2C_ClearSMBusFlag_ALERT
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_ClearSMBusFlag_ALERT(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->ICR, I2C_ICR_ALERTCF);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup I2C_LL_EF_Data_Management Data_Management
+  * @{
+  */
+
+/**
+  * @brief  Enable automatic STOP condition generation (master mode).
+  * @note   Automatic end mode : a STOP condition is automatically sent when NBYTES data are transferred.
+  *         This bit has no effect in slave mode or when RELOAD bit is set.
+  * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
+}
+
+/**
+  * @brief  Disable automatic STOP condition generation (master mode).
+  * @note   Software end mode : TC flag is set when NBYTES data are transferre, stretching SCL low.
+  * @rmtoll CR2          AUTOEND       LL_I2C_DisableAutoEndMode
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_DisableAutoEndMode(I2C_TypeDef *I2Cx)
+{
+  CLEAR_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
+}
+
+/**
+  * @brief  Check if automatic STOP condition is enabled or disabled.
+  * @rmtoll CR2          AUTOEND       LL_I2C_IsEnabledAutoEndMode
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledAutoEndMode(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->CR2, I2C_CR2_AUTOEND) == (I2C_CR2_AUTOEND)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable reload mode (master mode).
+  * @note   The transfer is not completed after the NBYTES data transfer, NBYTES will be reloaded when TCR flag is set.
+  * @rmtoll CR2          RELOAD       LL_I2C_EnableReloadMode
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableReloadMode(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR2, I2C_CR2_RELOAD);
+}
+
+/**
+  * @brief  Disable reload mode (master mode).
+  * @note   The transfer is completed after the NBYTES data transfer(STOP or RESTART will follow).
+  * @rmtoll CR2          RELOAD       LL_I2C_DisableReloadMode
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_DisableReloadMode(I2C_TypeDef *I2Cx)
+{
+  CLEAR_BIT(I2Cx->CR2, I2C_CR2_RELOAD);
+}
+
+/**
+  * @brief  Check if reload mode is enabled or disabled.
+  * @rmtoll CR2          RELOAD       LL_I2C_IsEnabledReloadMode
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledReloadMode(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->CR2, I2C_CR2_RELOAD) == (I2C_CR2_RELOAD)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Configure the number of bytes for transfer.
+  * @note   Changing these bits when START bit is set is not allowed.
+  * @rmtoll CR2          NBYTES           LL_I2C_SetTransferSize
+  * @param  I2Cx I2C Instance.
+  * @param  TransferSize This parameter must be a value between Min_Data=0x00 and Max_Data=0xFF.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_SetTransferSize(I2C_TypeDef *I2Cx, uint32_t TransferSize)
+{
+  MODIFY_REG(I2Cx->CR2, I2C_CR2_NBYTES, TransferSize << I2C_CR2_NBYTES_Pos);
+}
+
+/**
+  * @brief  Get the number of bytes configured for transfer.
+  * @rmtoll CR2          NBYTES           LL_I2C_GetTransferSize
+  * @param  I2Cx I2C Instance.
+  * @retval Value between Min_Data=0x0 and Max_Data=0xFF
+  */
+__STATIC_INLINE uint32_t LL_I2C_GetTransferSize(I2C_TypeDef *I2Cx)
+{
+  return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_NBYTES) >> I2C_CR2_NBYTES_Pos);
+}
+
+/**
+  * @brief  Prepare the generation of a ACKnowledge or Non ACKnowledge condition after the address receive match code
+            or next received byte.
+  * @note   Usage in Slave mode only.
+  * @rmtoll CR2          NACK          LL_I2C_AcknowledgeNextData
+  * @param  I2Cx I2C Instance.
+  * @param  TypeAcknowledge This parameter can be one of the following values:
+  *         @arg @ref LL_I2C_ACK
+  *         @arg @ref LL_I2C_NACK
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
+{
+  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
+}
+
+/**
+  * @brief  Generate a START or RESTART condition
+  * @note   The START bit can be set even if bus is BUSY or I2C is in slave mode.
+  *         This action has no effect when RELOAD is set.
+  * @rmtoll CR2          START           LL_I2C_GenerateStartCondition
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_GenerateStartCondition(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR2, I2C_CR2_START);
+}
+
+/**
+  * @brief  Generate a STOP condition after the current byte transfer (master mode).
+  * @rmtoll CR2          STOP          LL_I2C_GenerateStopCondition
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_GenerateStopCondition(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR2, I2C_CR2_STOP);
+}
+
+/**
+  * @brief  Enable automatic RESTART Read request condition for 10bit address header (master mode).
+  * @note   The master sends the complete 10bit slave address read sequence :
+  *         Start + 2 bytes 10bit address in Write direction + Restart + first 7 bits of 10bit address
+            in Read direction.
+  * @rmtoll CR2          HEAD10R       LL_I2C_EnableAuto10BitRead
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableAuto10BitRead(I2C_TypeDef *I2Cx)
+{
+  CLEAR_BIT(I2Cx->CR2, I2C_CR2_HEAD10R);
+}
+
+/**
+  * @brief  Disable automatic RESTART Read request condition for 10bit address header (master mode).
+  * @note   The master only sends the first 7 bits of 10bit address in Read direction.
+  * @rmtoll CR2          HEAD10R       LL_I2C_DisableAuto10BitRead
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_DisableAuto10BitRead(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR2, I2C_CR2_HEAD10R);
+}
+
+/**
+  * @brief  Check if automatic RESTART Read request condition for 10bit address header is enabled or disabled.
+  * @rmtoll CR2          HEAD10R       LL_I2C_IsEnabledAuto10BitRead
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledAuto10BitRead(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->CR2, I2C_CR2_HEAD10R) != (I2C_CR2_HEAD10R)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Configure the transfer direction (master mode).
+  * @note   Changing these bits when START bit is set is not allowed.
+  * @rmtoll CR2          RD_WRN           LL_I2C_SetTransferRequest
+  * @param  I2Cx I2C Instance.
+  * @param  TransferRequest This parameter can be one of the following values:
+  *         @arg @ref LL_I2C_REQUEST_WRITE
+  *         @arg @ref LL_I2C_REQUEST_READ
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_SetTransferRequest(I2C_TypeDef *I2Cx, uint32_t TransferRequest)
+{
+  MODIFY_REG(I2Cx->CR2, I2C_CR2_RD_WRN, TransferRequest);
+}
+
+/**
+  * @brief  Get the transfer direction requested (master mode).
+  * @rmtoll CR2          RD_WRN           LL_I2C_GetTransferRequest
+  * @param  I2Cx I2C Instance.
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_I2C_REQUEST_WRITE
+  *         @arg @ref LL_I2C_REQUEST_READ
+  */
+__STATIC_INLINE uint32_t LL_I2C_GetTransferRequest(I2C_TypeDef *I2Cx)
+{
+  return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_RD_WRN));
+}
+
+/**
+  * @brief  Configure the slave address for transfer (master mode).
+  * @note   Changing these bits when START bit is set is not allowed.
+  * @rmtoll CR2          SADD           LL_I2C_SetSlaveAddr
+  * @param  I2Cx I2C Instance.
+  * @param  SlaveAddr This parameter must be a value between Min_Data=0x00 and Max_Data=0x3F.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_SetSlaveAddr(I2C_TypeDef *I2Cx, uint32_t SlaveAddr)
+{
+  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD, SlaveAddr);
+}
+
+/**
+  * @brief  Get the slave address programmed for transfer.
+  * @rmtoll CR2          SADD           LL_I2C_GetSlaveAddr
+  * @param  I2Cx I2C Instance.
+  * @retval Value between Min_Data=0x0 and Max_Data=0x3F
+  */
+__STATIC_INLINE uint32_t LL_I2C_GetSlaveAddr(I2C_TypeDef *I2Cx)
+{
+  return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_SADD));
+}
+
+/**
+  * @brief  Handles I2Cx communication when starting transfer or during transfer (TC or TCR flag are set).
+  * @rmtoll CR2          SADD          LL_I2C_HandleTransfer\n
+  *         CR2          ADD10         LL_I2C_HandleTransfer\n
+  *         CR2          RD_WRN        LL_I2C_HandleTransfer\n
+  *         CR2          START         LL_I2C_HandleTransfer\n
+  *         CR2          STOP          LL_I2C_HandleTransfer\n
+  *         CR2          RELOAD        LL_I2C_HandleTransfer\n
+  *         CR2          NBYTES        LL_I2C_HandleTransfer\n
+  *         CR2          AUTOEND       LL_I2C_HandleTransfer\n
+  *         CR2          HEAD10R       LL_I2C_HandleTransfer
+  * @param  I2Cx I2C Instance.
+  * @param  SlaveAddr Specifies the slave address to be programmed.
+  * @param  SlaveAddrSize This parameter can be one of the following values:
+  *         @arg @ref LL_I2C_ADDRSLAVE_7BIT
+  *         @arg @ref LL_I2C_ADDRSLAVE_10BIT
+  * @param  TransferSize Specifies the number of bytes to be programmed.
+  *                       This parameter must be a value between Min_Data=0 and Max_Data=255.
+  * @param  EndMode This parameter can be one of the following values:
+  *         @arg @ref LL_I2C_MODE_RELOAD
+  *         @arg @ref LL_I2C_MODE_AUTOEND
+  *         @arg @ref LL_I2C_MODE_SOFTEND
+  *         @arg @ref LL_I2C_MODE_SMBUS_RELOAD
+  *         @arg @ref LL_I2C_MODE_SMBUS_AUTOEND_NO_PEC
+  *         @arg @ref LL_I2C_MODE_SMBUS_SOFTEND_NO_PEC
+  *         @arg @ref LL_I2C_MODE_SMBUS_AUTOEND_WITH_PEC
+  *         @arg @ref LL_I2C_MODE_SMBUS_SOFTEND_WITH_PEC
+  * @param  Request This parameter can be one of the following values:
+  *         @arg @ref LL_I2C_GENERATE_NOSTARTSTOP
+  *         @arg @ref LL_I2C_GENERATE_STOP
+  *         @arg @ref LL_I2C_GENERATE_START_READ
+  *         @arg @ref LL_I2C_GENERATE_START_WRITE
+  *         @arg @ref LL_I2C_GENERATE_RESTART_7BIT_READ
+  *         @arg @ref LL_I2C_GENERATE_RESTART_7BIT_WRITE
+  *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_READ
+  *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize,
+                                           uint32_t TransferSize, uint32_t EndMode, uint32_t Request)
+{
+  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 |
+             (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
+             I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD |
+             I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R,
+             SlaveAddr | SlaveAddrSize | (TransferSize << I2C_CR2_NBYTES_Pos) | EndMode | Request);
+}
+
+/**
+  * @brief  Indicate the value of transfer direction (slave mode).
+  * @note   RESET: Write transfer, Slave enters in receiver mode.
+  *         SET: Read transfer, Slave enters in transmitter mode.
+  * @rmtoll ISR          DIR           LL_I2C_GetTransferDirection
+  * @param  I2Cx I2C Instance.
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_I2C_DIRECTION_WRITE
+  *         @arg @ref LL_I2C_DIRECTION_READ
+  */
+__STATIC_INLINE uint32_t LL_I2C_GetTransferDirection(I2C_TypeDef *I2Cx)
+{
+  return (uint32_t)(READ_BIT(I2Cx->ISR, I2C_ISR_DIR));
+}
+
+/**
+  * @brief  Return the slave matched address.
+  * @rmtoll ISR          ADDCODE       LL_I2C_GetAddressMatchCode
+  * @param  I2Cx I2C Instance.
+  * @retval Value between Min_Data=0x00 and Max_Data=0x3F
+  */
+__STATIC_INLINE uint32_t LL_I2C_GetAddressMatchCode(I2C_TypeDef *I2Cx)
+{
+  return (uint32_t)(READ_BIT(I2Cx->ISR, I2C_ISR_ADDCODE) >> I2C_ISR_ADDCODE_Pos << 1);
+}
+
+/**
+  * @brief  Enable internal comparison of the SMBus Packet Error byte (transmission or reception mode).
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @note   This feature is cleared by hardware when the PEC byte is transferred, or when a STOP condition
+            or an Address Matched is received.
+  *         This bit has no effect when RELOAD bit is set.
+  *         This bit has no effect in device mode when SBC bit is not set.
+  * @rmtoll CR2          PECBYTE       LL_I2C_EnableSMBusPECCompare
+  * @param  I2Cx I2C Instance.
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_EnableSMBusPECCompare(I2C_TypeDef *I2Cx)
+{
+  SET_BIT(I2Cx->CR2, I2C_CR2_PECBYTE);
+}
+
+/**
+  * @brief  Check if the SMBus Packet Error byte internal comparison is requested or not.
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @rmtoll CR2          PECBYTE       LL_I2C_IsEnabledSMBusPECCompare
+  * @param  I2Cx I2C Instance.
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPECCompare(I2C_TypeDef *I2Cx)
+{
+  return ((READ_BIT(I2Cx->CR2, I2C_CR2_PECBYTE) == (I2C_CR2_PECBYTE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get the SMBus Packet Error byte calculated.
+  * @note   The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
+  *         SMBus feature is supported by the I2Cx Instance.
+  * @rmtoll PECR         PEC           LL_I2C_GetSMBusPEC
+  * @param  I2Cx I2C Instance.
+  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
+  */
+__STATIC_INLINE uint32_t LL_I2C_GetSMBusPEC(I2C_TypeDef *I2Cx)
+{
+  return (uint32_t)(READ_BIT(I2Cx->PECR, I2C_PECR_PEC));
+}
+
+/**
+  * @brief  Read Receive Data register.
+  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
+  * @param  I2Cx I2C Instance.
+  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
+  */
+__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
+{
+  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
+}
+
+/**
+  * @brief  Write in Transmit Data Register .
+  * @rmtoll TXDR         TXDATA        LL_I2C_TransmitData8
+  * @param  I2Cx I2C Instance.
+  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
+{
+  WRITE_REG(I2Cx->TXDR, Data);
+}
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup I2C_LL_EF_Init Initialization and de-initialization functions
+  * @{
+  */
+
+ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct);
+ErrorStatus LL_I2C_DeInit(I2C_TypeDef *I2Cx);
+void LL_I2C_StructInit(LL_I2C_InitTypeDef *I2C_InitStruct);
+
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* I2C1 || I2C2 || I2C3 */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_I2C_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_iwdg.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_iwdg.h
new file mode 100644
index 0000000..77d0ba6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_iwdg.h
@@ -0,0 +1,341 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_iwdg.h
+  * @author  MCD Application Team
+  * @brief   Header file of IWDG LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_IWDG_H
+#define STM32G0xx_LL_IWDG_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined(IWDG)
+
+/** @defgroup IWDG_LL IWDG
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup IWDG_LL_Private_Constants IWDG Private Constants
+  * @{
+  */
+#define LL_IWDG_KEY_RELOAD                 0x0000AAAAU               /*!< IWDG Reload Counter Enable   */
+#define LL_IWDG_KEY_ENABLE                 0x0000CCCCU               /*!< IWDG Peripheral Enable       */
+#define LL_IWDG_KEY_WR_ACCESS_ENABLE       0x00005555U               /*!< IWDG KR Write Access Enable  */
+#define LL_IWDG_KEY_WR_ACCESS_DISABLE      0x00000000U               /*!< IWDG KR Write Access Disable */
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup IWDG_LL_Exported_Constants IWDG Exported Constants
+  * @{
+  */
+
+/** @defgroup IWDG_LL_EC_GET_FLAG Get Flags Defines
+  * @brief    Flags defines which can be used with LL_IWDG_ReadReg function
+  * @{
+  */
+#define LL_IWDG_SR_PVU                     IWDG_SR_PVU                           /*!< Watchdog prescaler value update */
+#define LL_IWDG_SR_RVU                     IWDG_SR_RVU                           /*!< Watchdog counter reload value update */
+#define LL_IWDG_SR_WVU                     IWDG_SR_WVU                           /*!< Watchdog counter window value update */
+/**
+  * @}
+  */
+
+/** @defgroup IWDG_LL_EC_PRESCALER  Prescaler Divider
+  * @{
+  */
+#define LL_IWDG_PRESCALER_4                0x00000000U                           /*!< Divider by 4   */
+#define LL_IWDG_PRESCALER_8                (IWDG_PR_PR_0)                        /*!< Divider by 8   */
+#define LL_IWDG_PRESCALER_16               (IWDG_PR_PR_1)                        /*!< Divider by 16  */
+#define LL_IWDG_PRESCALER_32               (IWDG_PR_PR_1 | IWDG_PR_PR_0)         /*!< Divider by 32  */
+#define LL_IWDG_PRESCALER_64               (IWDG_PR_PR_2)                        /*!< Divider by 64  */
+#define LL_IWDG_PRESCALER_128              (IWDG_PR_PR_2 | IWDG_PR_PR_0)         /*!< Divider by 128 */
+#define LL_IWDG_PRESCALER_256              (IWDG_PR_PR_2 | IWDG_PR_PR_1)         /*!< Divider by 256 */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup IWDG_LL_Exported_Macros IWDG Exported Macros
+  * @{
+  */
+
+/** @defgroup IWDG_LL_EM_WRITE_READ Common Write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in IWDG register
+  * @param  __INSTANCE__ IWDG Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_IWDG_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in IWDG register
+  * @param  __INSTANCE__ IWDG Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_IWDG_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup IWDG_LL_Exported_Functions IWDG Exported Functions
+  * @{
+  */
+/** @defgroup IWDG_LL_EF_Configuration Configuration
+  * @{
+  */
+
+/**
+  * @brief  Start the Independent Watchdog
+  * @note   Except if the hardware watchdog option is selected
+  * @rmtoll KR           KEY           LL_IWDG_Enable
+  * @param  IWDGx IWDG Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_IWDG_Enable(IWDG_TypeDef *IWDGx)
+{
+  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_ENABLE);
+}
+
+/**
+  * @brief  Reloads IWDG counter with value defined in the reload register
+  * @rmtoll KR           KEY           LL_IWDG_ReloadCounter
+  * @param  IWDGx IWDG Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_IWDG_ReloadCounter(IWDG_TypeDef *IWDGx)
+{
+  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_RELOAD);
+}
+
+/**
+  * @brief  Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers
+  * @rmtoll KR           KEY           LL_IWDG_EnableWriteAccess
+  * @param  IWDGx IWDG Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_IWDG_EnableWriteAccess(IWDG_TypeDef *IWDGx)
+{
+  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_WR_ACCESS_ENABLE);
+}
+
+/**
+  * @brief  Disable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers
+  * @rmtoll KR           KEY           LL_IWDG_DisableWriteAccess
+  * @param  IWDGx IWDG Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_IWDG_DisableWriteAccess(IWDG_TypeDef *IWDGx)
+{
+  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_WR_ACCESS_DISABLE);
+}
+
+/**
+  * @brief  Select the prescaler of the IWDG
+  * @rmtoll PR           PR            LL_IWDG_SetPrescaler
+  * @param  IWDGx IWDG Instance
+  * @param  Prescaler This parameter can be one of the following values:
+  *         @arg @ref LL_IWDG_PRESCALER_4
+  *         @arg @ref LL_IWDG_PRESCALER_8
+  *         @arg @ref LL_IWDG_PRESCALER_16
+  *         @arg @ref LL_IWDG_PRESCALER_32
+  *         @arg @ref LL_IWDG_PRESCALER_64
+  *         @arg @ref LL_IWDG_PRESCALER_128
+  *         @arg @ref LL_IWDG_PRESCALER_256
+  * @retval None
+  */
+__STATIC_INLINE void LL_IWDG_SetPrescaler(IWDG_TypeDef *IWDGx, uint32_t Prescaler)
+{
+  WRITE_REG(IWDGx->PR, IWDG_PR_PR & Prescaler);
+}
+
+/**
+  * @brief  Get the selected prescaler of the IWDG
+  * @rmtoll PR           PR            LL_IWDG_GetPrescaler
+  * @param  IWDGx IWDG Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_IWDG_PRESCALER_4
+  *         @arg @ref LL_IWDG_PRESCALER_8
+  *         @arg @ref LL_IWDG_PRESCALER_16
+  *         @arg @ref LL_IWDG_PRESCALER_32
+  *         @arg @ref LL_IWDG_PRESCALER_64
+  *         @arg @ref LL_IWDG_PRESCALER_128
+  *         @arg @ref LL_IWDG_PRESCALER_256
+  */
+__STATIC_INLINE uint32_t LL_IWDG_GetPrescaler(IWDG_TypeDef *IWDGx)
+{
+  return (READ_REG(IWDGx->PR));
+}
+
+/**
+  * @brief  Specify the IWDG down-counter reload value
+  * @rmtoll RLR          RL            LL_IWDG_SetReloadCounter
+  * @param  IWDGx IWDG Instance
+  * @param  Counter Value between Min_Data=0 and Max_Data=0x0FFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_IWDG_SetReloadCounter(IWDG_TypeDef *IWDGx, uint32_t Counter)
+{
+  WRITE_REG(IWDGx->RLR, IWDG_RLR_RL & Counter);
+}
+
+/**
+  * @brief  Get the specified IWDG down-counter reload value
+  * @rmtoll RLR          RL            LL_IWDG_GetReloadCounter
+  * @param  IWDGx IWDG Instance
+  * @retval Value between Min_Data=0 and Max_Data=0x0FFF
+  */
+__STATIC_INLINE uint32_t LL_IWDG_GetReloadCounter(IWDG_TypeDef *IWDGx)
+{
+  return (READ_REG(IWDGx->RLR));
+}
+
+/**
+  * @brief  Specify high limit of the window value to be compared to the down-counter.
+  * @rmtoll WINR         WIN           LL_IWDG_SetWindow
+  * @param  IWDGx IWDG Instance
+  * @param  Window Value between Min_Data=0 and Max_Data=0x0FFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_IWDG_SetWindow(IWDG_TypeDef *IWDGx, uint32_t Window)
+{
+  WRITE_REG(IWDGx->WINR, IWDG_WINR_WIN & Window);
+}
+
+/**
+  * @brief  Get the high limit of the window value specified.
+  * @rmtoll WINR         WIN           LL_IWDG_GetWindow
+  * @param  IWDGx IWDG Instance
+  * @retval Value between Min_Data=0 and Max_Data=0x0FFF
+  */
+__STATIC_INLINE uint32_t LL_IWDG_GetWindow(IWDG_TypeDef *IWDGx)
+{
+  return (READ_REG(IWDGx->WINR));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup IWDG_LL_EF_FLAG_Management FLAG_Management
+  * @{
+  */
+
+/**
+  * @brief  Check if flag Prescaler Value Update is set or not
+  * @rmtoll SR           PVU           LL_IWDG_IsActiveFlag_PVU
+  * @param  IWDGx IWDG Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_PVU(IWDG_TypeDef *IWDGx)
+{
+  return ((READ_BIT(IWDGx->SR, IWDG_SR_PVU) == (IWDG_SR_PVU)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if flag Reload Value Update is set or not
+  * @rmtoll SR           RVU           LL_IWDG_IsActiveFlag_RVU
+  * @param  IWDGx IWDG Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_RVU(IWDG_TypeDef *IWDGx)
+{
+  return ((READ_BIT(IWDGx->SR, IWDG_SR_RVU) == (IWDG_SR_RVU)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if flag Window Value Update is set or not
+  * @rmtoll SR           WVU           LL_IWDG_IsActiveFlag_WVU
+  * @param  IWDGx IWDG Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_WVU(IWDG_TypeDef *IWDGx)
+{
+  return ((READ_BIT(IWDGx->SR, IWDG_SR_WVU) == (IWDG_SR_WVU)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if all flags Prescaler, Reload & Window Value Update are reset or not
+  * @rmtoll SR           PVU           LL_IWDG_IsReady\n
+  *         SR           RVU           LL_IWDG_IsReady\n
+  *         SR           WVU           LL_IWDG_IsReady
+  * @param  IWDGx IWDG Instance
+  * @retval State of bits (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_IWDG_IsReady(IWDG_TypeDef *IWDGx)
+{
+  return ((READ_BIT(IWDGx->SR, IWDG_SR_PVU | IWDG_SR_RVU | IWDG_SR_WVU) == 0U) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* IWDG */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_IWDG_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lptim.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lptim.h
new file mode 100644
index 0000000..8ea8655
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lptim.h
@@ -0,0 +1,1473 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_lptim.h
+  * @author  MCD Application Team
+  * @brief   Header file of LPTIM LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_LPTIM_H
+#define STM32G0xx_LL_LPTIM_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (LPTIM1) || defined (LPTIM2)
+
+/** @defgroup LPTIM_LL LPTIM
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+
+/* Private constants ---------------------------------------------------------*/
+
+/* Private macros ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup LPTIM_LL_Private_Macros LPTIM Private Macros
+  * @{
+  */
+/**
+  * @}
+  */
+#endif /*USE_FULL_LL_DRIVER*/
+
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup LPTIM_LL_ES_INIT LPTIM Exported Init structure
+  * @{
+  */
+
+/**
+  * @brief  LPTIM Init structure definition
+  */
+typedef struct
+{
+  uint32_t ClockSource;    /*!< Specifies the source of the clock used by the LPTIM instance.
+                                This parameter can be a value of @ref LPTIM_LL_EC_CLK_SOURCE.
+
+                                This feature can be modified afterwards using unitary
+                                function @ref LL_LPTIM_SetClockSource().*/
+
+  uint32_t Prescaler;      /*!< Specifies the prescaler division ratio.
+                                This parameter can be a value of @ref LPTIM_LL_EC_PRESCALER.
+
+                                This feature can be modified afterwards using using unitary
+                                function @ref LL_LPTIM_SetPrescaler().*/
+
+  uint32_t Waveform;       /*!< Specifies the waveform shape.
+                                This parameter can be a value of @ref LPTIM_LL_EC_OUTPUT_WAVEFORM.
+
+                                This feature can be modified afterwards using unitary
+                                function @ref LL_LPTIM_ConfigOutput().*/
+
+  uint32_t Polarity;       /*!< Specifies waveform polarity.
+                                This parameter can be a value of @ref LPTIM_LL_EC_OUTPUT_POLARITY.
+
+                                This feature can be modified afterwards using unitary
+                                function @ref LL_LPTIM_ConfigOutput().*/
+} LL_LPTIM_InitTypeDef;
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup LPTIM_LL_Exported_Constants LPTIM Exported Constants
+  * @{
+  */
+
+/** @defgroup LPTIM_LL_EC_GET_FLAG Get Flags Defines
+  * @brief    Flags defines which can be used with LL_LPTIM_ReadReg function
+  * @{
+  */
+#define LL_LPTIM_ISR_CMPM                     LPTIM_ISR_CMPM     /*!< Compare match */
+#define LL_LPTIM_ISR_CMPOK                    LPTIM_ISR_CMPOK    /*!< Compare register update OK */
+#define LL_LPTIM_ISR_ARRM                     LPTIM_ISR_ARRM     /*!< Autoreload match */
+#define LL_LPTIM_ISR_EXTTRIG                  LPTIM_ISR_EXTTRIG  /*!< External trigger edge event */
+#define LL_LPTIM_ISR_ARROK                    LPTIM_ISR_ARROK    /*!< Autoreload register update OK */
+#define LL_LPTIM_ISR_UP                       LPTIM_ISR_UP       /*!< Counter direction change down to up */
+#define LL_LPTIM_ISR_DOWN                     LPTIM_ISR_DOWN     /*!< Counter direction change up to down */
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_LL_EC_IT IT Defines
+  * @brief    IT defines which can be used with LL_LPTIM_ReadReg and  LL_LPTIM_WriteReg functions
+  * @{
+  */
+#define LL_LPTIM_IER_CMPMIE                   LPTIM_IER_CMPMIE     /*!< Compare match */
+#define LL_LPTIM_IER_CMPOKIE                  LPTIM_IER_CMPOKIE    /*!< Compare register update OK */
+#define LL_LPTIM_IER_ARRMIE                   LPTIM_IER_ARRMIE     /*!< Autoreload match */
+#define LL_LPTIM_IER_EXTTRIGIE                LPTIM_IER_EXTTRIGIE  /*!< External trigger edge event */
+#define LL_LPTIM_IER_ARROKIE                  LPTIM_IER_ARROKIE    /*!< Autoreload register update OK */
+#define LL_LPTIM_IER_UPIE                     LPTIM_IER_UPIE       /*!< Counter direction change down to up */
+#define LL_LPTIM_IER_DOWNIE                   LPTIM_IER_DOWNIE     /*!< Counter direction change up to down */
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_LL_EC_OPERATING_MODE Operating Mode
+  * @{
+  */
+#define LL_LPTIM_OPERATING_MODE_CONTINUOUS    LPTIM_CR_CNTSTRT /*!<LP Timer starts in continuous mode*/
+#define LL_LPTIM_OPERATING_MODE_ONESHOT       LPTIM_CR_SNGSTRT /*!<LP Tilmer starts in single mode*/
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_LL_EC_UPDATE_MODE Update Mode
+  * @{
+  */
+#define LL_LPTIM_UPDATE_MODE_IMMEDIATE        0x00000000U        /*!<Preload is disabled: registers are updated after each APB bus write access*/
+#define LL_LPTIM_UPDATE_MODE_ENDOFPERIOD      LPTIM_CFGR_PRELOAD /*!<preload is enabled: registers are updated at the end of the current LPTIM period*/
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_LL_EC_COUNTER_MODE Counter Mode
+  * @{
+  */
+#define LL_LPTIM_COUNTER_MODE_INTERNAL        0x00000000U          /*!<The counter is incremented following each internal clock pulse*/
+#define LL_LPTIM_COUNTER_MODE_EXTERNAL        LPTIM_CFGR_COUNTMODE /*!<The counter is incremented following each valid clock pulse on the LPTIM external Input1*/
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_LL_EC_OUTPUT_WAVEFORM Output Waveform Type
+  * @{
+  */
+#define LL_LPTIM_OUTPUT_WAVEFORM_PWM          0x00000000U     /*!<LPTIM  generates either a PWM waveform or a One pulse waveform depending on chosen operating mode CONTINUOUS or SINGLE*/
+#define LL_LPTIM_OUTPUT_WAVEFORM_SETONCE      LPTIM_CFGR_WAVE /*!<LPTIM  generates a Set Once waveform*/
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_LL_EC_OUTPUT_POLARITY Output Polarity
+  * @{
+  */
+#define LL_LPTIM_OUTPUT_POLARITY_REGULAR      0x00000000U             /*!<The LPTIM output reflects the compare results between LPTIMx_ARR and LPTIMx_CMP registers*/
+#define LL_LPTIM_OUTPUT_POLARITY_INVERSE      LPTIM_CFGR_WAVPOL       /*!<The LPTIM output reflects the inverse of the compare results between LPTIMx_ARR and LPTIMx_CMP registers*/
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_LL_EC_PRESCALER Prescaler Value
+  * @{
+  */
+#define LL_LPTIM_PRESCALER_DIV1               0x00000000U                               /*!<Prescaler division factor is set to 1*/
+#define LL_LPTIM_PRESCALER_DIV2               LPTIM_CFGR_PRESC_0                        /*!<Prescaler division factor is set to 2*/
+#define LL_LPTIM_PRESCALER_DIV4               LPTIM_CFGR_PRESC_1                        /*!<Prescaler division factor is set to 4*/
+#define LL_LPTIM_PRESCALER_DIV8               (LPTIM_CFGR_PRESC_1 | LPTIM_CFGR_PRESC_0) /*!<Prescaler division factor is set to 8*/
+#define LL_LPTIM_PRESCALER_DIV16              LPTIM_CFGR_PRESC_2                        /*!<Prescaler division factor is set to 16*/
+#define LL_LPTIM_PRESCALER_DIV32              (LPTIM_CFGR_PRESC_2 | LPTIM_CFGR_PRESC_0) /*!<Prescaler division factor is set to 32*/
+#define LL_LPTIM_PRESCALER_DIV64              (LPTIM_CFGR_PRESC_2 | LPTIM_CFGR_PRESC_1) /*!<Prescaler division factor is set to 64*/
+#define LL_LPTIM_PRESCALER_DIV128             LPTIM_CFGR_PRESC                          /*!<Prescaler division factor is set to 128*/
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_LL_EC_TRIG_SOURCE Trigger Source
+  * @{
+  */
+#define LL_LPTIM_TRIG_SOURCE_GPIO             0x00000000U                                                          /*!<External input trigger is connected to TIMx_ETR input*/
+#define LL_LPTIM_TRIG_SOURCE_RTCALARMA        LPTIM_CFGR_TRIGSEL_0                                                 /*!<External input trigger is connected to RTC Alarm A*/
+#define LL_LPTIM_TRIG_SOURCE_RTCALARMB        LPTIM_CFGR_TRIGSEL_1                                                 /*!<External input trigger is connected to RTC Alarm B*/
+#define LL_LPTIM_TRIG_SOURCE_RTCTAMP1         (LPTIM_CFGR_TRIGSEL_1 | LPTIM_CFGR_TRIGSEL_0)                        /*!<External input trigger is connected to RTC Tamper 1*/
+#define LL_LPTIM_TRIG_SOURCE_RTCTAMP2         LPTIM_CFGR_TRIGSEL_2                                                 /*!<External input trigger is connected to RTC Tamper 2*/
+#if defined(RTC_TAMPER3_SUPPORT)
+#define LL_LPTIM_TRIG_SOURCE_RTCTAMP3         (LPTIM_CFGR_TRIGSEL_2 | LPTIM_CFGR_TRIGSEL_0)                        /*!<External input trigger is connected to RTC Tamper 3*/
+#endif /* RTC_TAMPER3_SUPPORT */
+#define LL_LPTIM_TRIG_SOURCE_COMP1            (LPTIM_CFGR_TRIGSEL_2 | LPTIM_CFGR_TRIGSEL_1)                        /*!<External input trigger is connected to COMP1 output*/
+#define LL_LPTIM_TRIG_SOURCE_COMP2            LPTIM_CFGR_TRIGSEL                                                   /*!<External input trigger is connected to COMP2 output*/
+#if defined(COMP3)
+#define LL_LPTIM_TRIG_SOURCE_COMP3            (LPTIM_CFGR_TRIGSEL_2 | LPTIM_CFGR_TRIGSEL_0)                        /*!<External input trigger is connected to COMP3 output*/
+#endif /* COMP3 */
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_LL_EC_TRIG_FILTER Trigger Filter
+  * @{
+  */
+#define LL_LPTIM_TRIG_FILTER_NONE             0x00000000U         /*!<Any trigger active level change is considered as a valid trigger*/
+#define LL_LPTIM_TRIG_FILTER_2                LPTIM_CFGR_TRGFLT_0 /*!<Trigger active level change must be stable for at least 2 clock periods before it is considered as valid trigger*/
+#define LL_LPTIM_TRIG_FILTER_4                LPTIM_CFGR_TRGFLT_1 /*!<Trigger active level change must be stable for at least 4 clock periods before it is considered as valid trigger*/
+#define LL_LPTIM_TRIG_FILTER_8                LPTIM_CFGR_TRGFLT   /*!<Trigger active level change must be stable for at least 8 clock periods before it is considered as valid trigger*/
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_LL_EC_TRIG_POLARITY Trigger Polarity
+  * @{
+  */
+#define LL_LPTIM_TRIG_POLARITY_RISING         LPTIM_CFGR_TRIGEN_0 /*!<LPTIM counter starts when a rising edge is detected*/
+#define LL_LPTIM_TRIG_POLARITY_FALLING        LPTIM_CFGR_TRIGEN_1 /*!<LPTIM counter starts when a falling edge is detected*/
+#define LL_LPTIM_TRIG_POLARITY_RISING_FALLING LPTIM_CFGR_TRIGEN   /*!<LPTIM counter starts when a rising or a falling edge is detected*/
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_LL_EC_CLK_SOURCE Clock Source
+  * @{
+  */
+#define LL_LPTIM_CLK_SOURCE_INTERNAL          0x00000000U      /*!<LPTIM is clocked by internal clock source (APB clock or any of the embedded oscillators)*/
+#define LL_LPTIM_CLK_SOURCE_EXTERNAL          LPTIM_CFGR_CKSEL /*!<LPTIM is clocked by an external clock source through the LPTIM external Input1*/
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_LL_EC_CLK_FILTER Clock Filter
+  * @{
+  */
+#define LL_LPTIM_CLK_FILTER_NONE              0x00000000U        /*!<Any external clock signal level change is considered as a valid transition*/
+#define LL_LPTIM_CLK_FILTER_2                 LPTIM_CFGR_CKFLT_0 /*!<External clock signal level change must be stable for at least 2 clock periods before it is considered as valid transition*/
+#define LL_LPTIM_CLK_FILTER_4                 LPTIM_CFGR_CKFLT_1 /*!<External clock signal level change must be stable for at least 4 clock periods before it is considered as valid transition*/
+#define LL_LPTIM_CLK_FILTER_8                 LPTIM_CFGR_CKFLT   /*!<External clock signal level change must be stable for at least 8 clock periods before it is considered as valid transition*/
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_LL_EC_CLK_POLARITY Clock Polarity
+  * @{
+  */
+#define LL_LPTIM_CLK_POLARITY_RISING          0x00000000U        /*!< The rising edge is the active edge used for counting*/
+#define LL_LPTIM_CLK_POLARITY_FALLING         LPTIM_CFGR_CKPOL_0 /*!< The falling edge is the active edge used for counting*/
+#define LL_LPTIM_CLK_POLARITY_RISING_FALLING  LPTIM_CFGR_CKPOL_1 /*!< Both edges are active edges*/
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_LL_EC_ENCODER_MODE Encoder Mode
+  * @{
+  */
+#define LL_LPTIM_ENCODER_MODE_RISING          0x00000000U        /*!< The rising edge is the active edge used for counting*/
+#define LL_LPTIM_ENCODER_MODE_FALLING         LPTIM_CFGR_CKPOL_0 /*!< The falling edge is the active edge used for counting*/
+#define LL_LPTIM_ENCODER_MODE_RISING_FALLING  LPTIM_CFGR_CKPOL_1 /*!< Both edges are active edges*/
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_EC_INPUT1_SRC Input1 Source
+  * @{
+  */
+#define LL_LPTIM_INPUT1_SRC_GPIO         0x00000000U                                            /*!< For LPTIM1 and LPTIM2 */
+#define LL_LPTIM_INPUT1_SRC_COMP1        LPTIM_CFGR2_IN1SEL_0                                   /*!< For LPTIM1 and LPTIM2 */
+#define LL_LPTIM_INPUT1_SRC_COMP2        LPTIM_CFGR2_IN1SEL_1                                   /*!< For LPTIM2 */
+#define LL_LPTIM_INPUT1_SRC_COMP1_COMP2  (LPTIM_CFGR2_IN1SEL_1 | LPTIM_CFGR2_IN1SEL_0)          /*!< For LPTIM2 */
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_EC_INPUT2_SRC Input2 Source
+  * @{
+  */
+#define LL_LPTIM_INPUT2_SRC_GPIO         0x00000000U                   /*!< For LPTIM1 */
+#define LL_LPTIM_INPUT2_SRC_COMP2        LPTIM_CFGR2_IN2SEL_0          /*!< For LPTIM1 */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup LPTIM_LL_Exported_Macros LPTIM Exported Macros
+  * @{
+  */
+
+/** @defgroup LPTIM_LL_EM_WRITE_READ Common Write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in LPTIM register
+  * @param  __INSTANCE__ LPTIM Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_LPTIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in LPTIM register
+  * @param  __INSTANCE__ LPTIM Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_LPTIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup LPTIM_LL_Exported_Functions LPTIM Exported Functions
+  * @{
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup LPTIM_LL_EF_Init Initialisation and deinitialisation functions
+  * @{
+  */
+
+ErrorStatus LL_LPTIM_DeInit(LPTIM_TypeDef *LPTIMx);
+void LL_LPTIM_StructInit(LL_LPTIM_InitTypeDef *LPTIM_InitStruct);
+ErrorStatus LL_LPTIM_Init(LPTIM_TypeDef *LPTIMx, LL_LPTIM_InitTypeDef *LPTIM_InitStruct);
+void LL_LPTIM_Disable(LPTIM_TypeDef *LPTIMx);
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/** @defgroup LPTIM_LL_EF_LPTIM_Configuration LPTIM Configuration
+  * @{
+  */
+
+/**
+  * @brief  Enable the LPTIM instance
+  * @note After setting the ENABLE bit, a delay of two counter clock is needed
+  *       before the LPTIM instance is actually enabled.
+  * @rmtoll CR           ENABLE        LL_LPTIM_Enable
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_Enable(LPTIM_TypeDef *LPTIMx)
+{
+  SET_BIT(LPTIMx->CR, LPTIM_CR_ENABLE);
+}
+
+/**
+  * @brief  Indicates whether the LPTIM instance is enabled.
+  * @rmtoll CR           ENABLE        LL_LPTIM_IsEnabled
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_IsEnabled(LPTIM_TypeDef *LPTIMx)
+{
+  return (((READ_BIT(LPTIMx->CR, LPTIM_CR_ENABLE) == LPTIM_CR_ENABLE) ? 1UL : 0UL));
+}
+
+/**
+  * @brief  Starts the LPTIM counter in the desired mode.
+  * @note LPTIM instance must be enabled before starting the counter.
+  * @note It is possible to change on the fly from One Shot mode to
+  *       Continuous mode.
+  * @rmtoll CR           CNTSTRT       LL_LPTIM_StartCounter\n
+  *         CR           SNGSTRT       LL_LPTIM_StartCounter
+  * @param  LPTIMx Low-Power Timer instance
+  * @param  OperatingMode This parameter can be one of the following values:
+  *         @arg @ref LL_LPTIM_OPERATING_MODE_CONTINUOUS
+  *         @arg @ref LL_LPTIM_OPERATING_MODE_ONESHOT
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_StartCounter(LPTIM_TypeDef *LPTIMx, uint32_t OperatingMode)
+{
+  MODIFY_REG(LPTIMx->CR, LPTIM_CR_CNTSTRT | LPTIM_CR_SNGSTRT, OperatingMode);
+}
+
+/**
+  * @brief  Enable reset after read.
+  * @note After calling this function any read access to LPTIM_CNT
+  *        register will asynchronously reset the LPTIM_CNT register content.
+  * @rmtoll CR           RSTARE        LL_LPTIM_EnableResetAfterRead
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_EnableResetAfterRead(LPTIM_TypeDef *LPTIMx)
+{
+  SET_BIT(LPTIMx->CR, LPTIM_CR_RSTARE);
+}
+
+/**
+  * @brief  Disable reset after read.
+  * @rmtoll CR           RSTARE        LL_LPTIM_DisableResetAfterRead
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_DisableResetAfterRead(LPTIM_TypeDef *LPTIMx)
+{
+  CLEAR_BIT(LPTIMx->CR, LPTIM_CR_RSTARE);
+}
+
+/**
+  * @brief  Indicate whether the reset after read feature is enabled.
+  * @rmtoll CR           RSTARE        LL_LPTIM_IsEnabledResetAfterRead
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledResetAfterRead(LPTIM_TypeDef *LPTIMx)
+{
+  return (((READ_BIT(LPTIMx->CR, LPTIM_CR_RSTARE) == LPTIM_CR_RSTARE) ? 1UL : 0UL));
+}
+
+/**
+  * @brief  Reset of the LPTIM_CNT counter register (synchronous).
+  * @note Due to the synchronous nature of this reset, it only takes
+  *       place after a synchronization delay of 3 LPTIM core clock cycles
+  *      (LPTIM core clock may be different from APB clock).
+  * @note COUNTRST is automatically cleared by hardware
+  * @rmtoll CR           COUNTRST       LL_LPTIM_ResetCounter\n
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_ResetCounter(LPTIM_TypeDef *LPTIMx)
+{
+  SET_BIT(LPTIMx->CR, LPTIM_CR_COUNTRST);
+}
+
+/**
+  * @brief  Set the LPTIM registers update mode (enable/disable register preload)
+  * @note This function must be called when the LPTIM instance is disabled.
+  * @rmtoll CFGR         PRELOAD       LL_LPTIM_SetUpdateMode
+  * @param  LPTIMx Low-Power Timer instance
+  * @param  UpdateMode This parameter can be one of the following values:
+  *         @arg @ref LL_LPTIM_UPDATE_MODE_IMMEDIATE
+  *         @arg @ref LL_LPTIM_UPDATE_MODE_ENDOFPERIOD
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_SetUpdateMode(LPTIM_TypeDef *LPTIMx, uint32_t UpdateMode)
+{
+  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRELOAD, UpdateMode);
+}
+
+/**
+  * @brief  Get the LPTIM registers update mode
+  * @rmtoll CFGR         PRELOAD       LL_LPTIM_GetUpdateMode
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPTIM_UPDATE_MODE_IMMEDIATE
+  *         @arg @ref LL_LPTIM_UPDATE_MODE_ENDOFPERIOD
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_GetUpdateMode(LPTIM_TypeDef *LPTIMx)
+{
+  return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_PRELOAD));
+}
+
+/**
+  * @brief  Set the auto reload value
+  * @note The LPTIMx_ARR register content must only be modified when the LPTIM is enabled
+  * @note After a write to the LPTIMx_ARR register a new write operation to the
+  *       same register can only be performed when the previous write operation
+  *       is completed. Any successive write before  the ARROK flag is set, will
+  *       lead to unpredictable results.
+  * @note autoreload value be strictly greater than the compare value.
+  * @rmtoll ARR          ARR           LL_LPTIM_SetAutoReload
+  * @param  LPTIMx Low-Power Timer instance
+  * @param  AutoReload Value between Min_Data=0x00 and Max_Data=0xFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_SetAutoReload(LPTIM_TypeDef *LPTIMx, uint32_t AutoReload)
+{
+  MODIFY_REG(LPTIMx->ARR, LPTIM_ARR_ARR, AutoReload);
+}
+
+/**
+  * @brief  Get actual auto reload value
+  * @rmtoll ARR          ARR           LL_LPTIM_GetAutoReload
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval AutoReload Value between Min_Data=0x00 and Max_Data=0xFFFF
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_GetAutoReload(LPTIM_TypeDef *LPTIMx)
+{
+  return (uint32_t)(READ_BIT(LPTIMx->ARR, LPTIM_ARR_ARR));
+}
+
+/**
+  * @brief  Set the compare value
+  * @note After a write to the LPTIMx_CMP register a new write operation to the
+  *       same register can only be performed when the previous write operation
+  *       is completed. Any successive write before the CMPOK flag is set, will
+  *       lead to unpredictable results.
+  * @rmtoll CMP          CMP           LL_LPTIM_SetCompare
+  * @param  LPTIMx Low-Power Timer instance
+  * @param  CompareValue Value between Min_Data=0x00 and Max_Data=0xFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_SetCompare(LPTIM_TypeDef *LPTIMx, uint32_t CompareValue)
+{
+  MODIFY_REG(LPTIMx->CMP, LPTIM_CMP_CMP, CompareValue);
+}
+
+/**
+  * @brief  Get actual compare value
+  * @rmtoll CMP          CMP           LL_LPTIM_GetCompare
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval CompareValue Value between Min_Data=0x00 and Max_Data=0xFFFF
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_GetCompare(LPTIM_TypeDef *LPTIMx)
+{
+  return (uint32_t)(READ_BIT(LPTIMx->CMP, LPTIM_CMP_CMP));
+}
+
+/**
+  * @brief  Get actual counter value
+  * @note When the LPTIM instance is running with an asynchronous clock, reading
+  *       the LPTIMx_CNT register may return unreliable values. So in this case
+  *       it is necessary to perform two consecutive read accesses and verify
+  *       that the two returned values are identical.
+  * @rmtoll CNT          CNT           LL_LPTIM_GetCounter
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval Counter value
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_GetCounter(LPTIM_TypeDef *LPTIMx)
+{
+  return (uint32_t)(READ_BIT(LPTIMx->CNT, LPTIM_CNT_CNT));
+}
+
+/**
+  * @brief  Set the counter mode (selection of the LPTIM counter clock source).
+  * @note The counter mode can be set only when the LPTIM instance is disabled.
+  * @rmtoll CFGR         COUNTMODE     LL_LPTIM_SetCounterMode
+  * @param  LPTIMx Low-Power Timer instance
+  * @param  CounterMode This parameter can be one of the following values:
+  *         @arg @ref LL_LPTIM_COUNTER_MODE_INTERNAL
+  *         @arg @ref LL_LPTIM_COUNTER_MODE_EXTERNAL
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_SetCounterMode(LPTIM_TypeDef *LPTIMx, uint32_t CounterMode)
+{
+  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_COUNTMODE, CounterMode);
+}
+
+/**
+  * @brief  Get the counter mode
+  * @rmtoll CFGR         COUNTMODE     LL_LPTIM_GetCounterMode
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPTIM_COUNTER_MODE_INTERNAL
+  *         @arg @ref LL_LPTIM_COUNTER_MODE_EXTERNAL
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_GetCounterMode(LPTIM_TypeDef *LPTIMx)
+{
+  return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_COUNTMODE));
+}
+
+/**
+  * @brief  Configure the LPTIM instance output (LPTIMx_OUT)
+  * @note This function must be called when the LPTIM instance is disabled.
+  * @note Regarding the LPTIM output polarity the change takes effect
+  *       immediately, so the output default value will change immediately after
+  *       the polarity is re-configured, even before the timer is enabled.
+  * @rmtoll CFGR         WAVE          LL_LPTIM_ConfigOutput\n
+  *         CFGR         WAVPOL        LL_LPTIM_ConfigOutput
+  * @param  LPTIMx Low-Power Timer instance
+  * @param  Waveform This parameter can be one of the following values:
+  *         @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_PWM
+  *         @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_SETONCE
+  * @param  Polarity This parameter can be one of the following values:
+  *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_REGULAR
+  *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_INVERSE
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_ConfigOutput(LPTIM_TypeDef *LPTIMx, uint32_t Waveform, uint32_t Polarity)
+{
+  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_WAVE | LPTIM_CFGR_WAVPOL, Waveform | Polarity);
+}
+
+/**
+  * @brief  Set  waveform shape
+  * @rmtoll CFGR         WAVE          LL_LPTIM_SetWaveform
+  * @param  LPTIMx Low-Power Timer instance
+  * @param  Waveform This parameter can be one of the following values:
+  *         @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_PWM
+  *         @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_SETONCE
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_SetWaveform(LPTIM_TypeDef *LPTIMx, uint32_t Waveform)
+{
+  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_WAVE, Waveform);
+}
+
+/**
+  * @brief  Get actual waveform shape
+  * @rmtoll CFGR         WAVE          LL_LPTIM_GetWaveform
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_PWM
+  *         @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_SETONCE
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_GetWaveform(LPTIM_TypeDef *LPTIMx)
+{
+  return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_WAVE));
+}
+
+/**
+  * @brief  Set  output polarity
+  * @rmtoll CFGR         WAVPOL        LL_LPTIM_SetPolarity
+  * @param  LPTIMx Low-Power Timer instance
+  * @param  Polarity This parameter can be one of the following values:
+  *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_REGULAR
+  *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_INVERSE
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_SetPolarity(LPTIM_TypeDef *LPTIMx, uint32_t Polarity)
+{
+  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_WAVPOL, Polarity);
+}
+
+/**
+  * @brief  Get actual output polarity
+  * @rmtoll CFGR         WAVPOL        LL_LPTIM_GetPolarity
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_REGULAR
+  *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_INVERSE
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_GetPolarity(LPTIM_TypeDef *LPTIMx)
+{
+  return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_WAVPOL));
+}
+
+/**
+  * @brief  Set actual prescaler division ratio.
+  * @note This function must be called when the LPTIM instance is disabled.
+  * @note When the LPTIM is configured to be clocked by an internal clock source
+  *       and the LPTIM counter is configured to be updated by active edges
+  *       detected on the LPTIM external Input1, the internal clock provided to
+  *       the LPTIM must be not be prescaled.
+  * @rmtoll CFGR         PRESC         LL_LPTIM_SetPrescaler
+  * @param  LPTIMx Low-Power Timer instance
+  * @param  Prescaler This parameter can be one of the following values:
+  *         @arg @ref LL_LPTIM_PRESCALER_DIV1
+  *         @arg @ref LL_LPTIM_PRESCALER_DIV2
+  *         @arg @ref LL_LPTIM_PRESCALER_DIV4
+  *         @arg @ref LL_LPTIM_PRESCALER_DIV8
+  *         @arg @ref LL_LPTIM_PRESCALER_DIV16
+  *         @arg @ref LL_LPTIM_PRESCALER_DIV32
+  *         @arg @ref LL_LPTIM_PRESCALER_DIV64
+  *         @arg @ref LL_LPTIM_PRESCALER_DIV128
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_SetPrescaler(LPTIM_TypeDef *LPTIMx, uint32_t Prescaler)
+{
+  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRESC, Prescaler);
+}
+
+/**
+  * @brief  Get actual prescaler division ratio.
+  * @rmtoll CFGR         PRESC         LL_LPTIM_GetPrescaler
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPTIM_PRESCALER_DIV1
+  *         @arg @ref LL_LPTIM_PRESCALER_DIV2
+  *         @arg @ref LL_LPTIM_PRESCALER_DIV4
+  *         @arg @ref LL_LPTIM_PRESCALER_DIV8
+  *         @arg @ref LL_LPTIM_PRESCALER_DIV16
+  *         @arg @ref LL_LPTIM_PRESCALER_DIV32
+  *         @arg @ref LL_LPTIM_PRESCALER_DIV64
+  *         @arg @ref LL_LPTIM_PRESCALER_DIV128
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_GetPrescaler(LPTIM_TypeDef *LPTIMx)
+{
+  return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_PRESC));
+}
+
+/**
+  * @brief  Set LPTIM input 1 source (default GPIO).
+  * @rmtoll CFGR2      IN1SEL       LL_LPTIM_SetInput1Src
+  * @param  LPTIMx Low-Power Timer instance
+  * @param  Src This parameter can be one of the following values:
+  *         @arg @ref LL_LPTIM_INPUT1_SRC_GPIO
+  *         @arg @ref LL_LPTIM_INPUT1_SRC_COMP1
+  *         @arg @ref LL_LPTIM_INPUT1_SRC_COMP2
+  *         @arg @ref LL_LPTIM_INPUT1_SRC_COMP1_COMP2
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_SetInput1Src(LPTIM_TypeDef *LPTIMx, uint32_t Src)
+{
+  MODIFY_REG(LPTIMx->CFGR2, LPTIM_CFGR2_IN1SEL, Src);
+}
+
+/**
+  * @brief  Set LPTIM input 2 source (default GPIO).
+  * @rmtoll CFGR2      IN2SEL       LL_LPTIM_SetInput2Src
+  * @param  LPTIMx Low-Power Timer instance
+  * @param  Src This parameter can be one of the following values:
+  *         @arg @ref LL_LPTIM_INPUT2_SRC_GPIO
+  *         @arg @ref LL_LPTIM_INPUT2_SRC_COMP2
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_SetInput2Src(LPTIM_TypeDef *LPTIMx, uint32_t Src)
+{
+  MODIFY_REG(LPTIMx->CFGR2, LPTIM_CFGR2_IN2SEL, Src);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_LL_EF_Trigger_Configuration Trigger Configuration
+  * @{
+  */
+
+/**
+  * @brief  Enable the timeout function
+  * @note This function must be called when the LPTIM instance is disabled.
+  * @note The first trigger event will start the timer, any successive trigger
+  *       event will reset the counter and the timer will restart.
+  * @note The timeout value corresponds to the compare value; if no trigger
+  *       occurs within the expected time frame, the MCU is waked-up by the
+  *       compare match event.
+  * @rmtoll CFGR         TIMOUT        LL_LPTIM_EnableTimeout
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_EnableTimeout(LPTIM_TypeDef *LPTIMx)
+{
+  SET_BIT(LPTIMx->CFGR, LPTIM_CFGR_TIMOUT);
+}
+
+/**
+  * @brief  Disable the timeout function
+  * @note This function must be called when the LPTIM instance is disabled.
+  * @note A trigger event arriving when the timer is already started will be
+  *       ignored.
+  * @rmtoll CFGR         TIMOUT        LL_LPTIM_DisableTimeout
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_DisableTimeout(LPTIM_TypeDef *LPTIMx)
+{
+  CLEAR_BIT(LPTIMx->CFGR, LPTIM_CFGR_TIMOUT);
+}
+
+/**
+  * @brief  Indicate whether the timeout function is enabled.
+  * @rmtoll CFGR         TIMOUT        LL_LPTIM_IsEnabledTimeout
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledTimeout(LPTIM_TypeDef *LPTIMx)
+{
+  return (((READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_TIMOUT) == LPTIM_CFGR_TIMOUT) ? 1UL : 0UL));
+}
+
+/**
+  * @brief  Start the LPTIM counter
+  * @note This function must be called when the LPTIM instance is disabled.
+  * @rmtoll CFGR         TRIGEN        LL_LPTIM_TrigSw
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_TrigSw(LPTIM_TypeDef *LPTIMx)
+{
+  CLEAR_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRIGEN);
+}
+
+/**
+  * @brief  Configure the external trigger used as a trigger event for the LPTIM.
+  * @note This function must be called when the LPTIM instance is disabled.
+  * @note An internal clock source must be present when a digital filter is
+  *       required for the trigger.
+  * @rmtoll CFGR         TRIGSEL       LL_LPTIM_ConfigTrigger\n
+  *         CFGR         TRGFLT        LL_LPTIM_ConfigTrigger\n
+  *         CFGR         TRIGEN        LL_LPTIM_ConfigTrigger
+  * @param  LPTIMx Low-Power Timer instance
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_LPTIM_TRIG_SOURCE_GPIO
+  *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCALARMA
+  *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCALARMB
+  *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP1
+  *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP2
+  *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP3 (*)
+  *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP1
+  *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP2
+  *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP3 (*)
+  *
+  *         (*)  Value not defined in all devices. \n
+  *
+  * @param  Filter This parameter can be one of the following values:
+  *         @arg @ref LL_LPTIM_TRIG_FILTER_NONE
+  *         @arg @ref LL_LPTIM_TRIG_FILTER_2
+  *         @arg @ref LL_LPTIM_TRIG_FILTER_4
+  *         @arg @ref LL_LPTIM_TRIG_FILTER_8
+  * @param  Polarity This parameter can be one of the following values:
+  *         @arg @ref LL_LPTIM_TRIG_POLARITY_RISING
+  *         @arg @ref LL_LPTIM_TRIG_POLARITY_FALLING
+  *         @arg @ref LL_LPTIM_TRIG_POLARITY_RISING_FALLING
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_ConfigTrigger(LPTIM_TypeDef *LPTIMx, uint32_t Source, uint32_t Filter, uint32_t Polarity)
+{
+  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_TRIGSEL | LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGEN, Source | Filter | Polarity);
+}
+
+/**
+  * @brief  Get actual external trigger source.
+  * @rmtoll CFGR         TRIGSEL       LL_LPTIM_GetTriggerSource
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPTIM_TRIG_SOURCE_GPIO
+  *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCALARMA
+  *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCALARMB
+  *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP1
+  *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP2
+  *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP3 (*)
+  *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP1
+  *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP2
+  *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP3 (*)
+  *
+  *         (*)  Value not defined in all devices. \n
+  *
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_GetTriggerSource(LPTIM_TypeDef *LPTIMx)
+{
+  return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRIGSEL));
+}
+
+/**
+  * @brief  Get actual external trigger filter.
+  * @rmtoll CFGR         TRGFLT        LL_LPTIM_GetTriggerFilter
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPTIM_TRIG_FILTER_NONE
+  *         @arg @ref LL_LPTIM_TRIG_FILTER_2
+  *         @arg @ref LL_LPTIM_TRIG_FILTER_4
+  *         @arg @ref LL_LPTIM_TRIG_FILTER_8
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_GetTriggerFilter(LPTIM_TypeDef *LPTIMx)
+{
+  return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRGFLT));
+}
+
+/**
+  * @brief  Get actual external trigger polarity.
+  * @rmtoll CFGR         TRIGEN        LL_LPTIM_GetTriggerPolarity
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPTIM_TRIG_POLARITY_RISING
+  *         @arg @ref LL_LPTIM_TRIG_POLARITY_FALLING
+  *         @arg @ref LL_LPTIM_TRIG_POLARITY_RISING_FALLING
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_GetTriggerPolarity(LPTIM_TypeDef *LPTIMx)
+{
+  return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRIGEN));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_LL_EF_Clock_Configuration Clock Configuration
+  * @{
+  */
+
+/**
+  * @brief  Set the source of the clock used by the LPTIM instance.
+  * @note This function must be called when the LPTIM instance is disabled.
+  * @rmtoll CFGR         CKSEL         LL_LPTIM_SetClockSource
+  * @param  LPTIMx Low-Power Timer instance
+  * @param  ClockSource This parameter can be one of the following values:
+  *         @arg @ref LL_LPTIM_CLK_SOURCE_INTERNAL
+  *         @arg @ref LL_LPTIM_CLK_SOURCE_EXTERNAL
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_SetClockSource(LPTIM_TypeDef *LPTIMx, uint32_t ClockSource)
+{
+  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKSEL, ClockSource);
+}
+
+/**
+  * @brief  Get actual LPTIM instance clock source.
+  * @rmtoll CFGR         CKSEL         LL_LPTIM_GetClockSource
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPTIM_CLK_SOURCE_INTERNAL
+  *         @arg @ref LL_LPTIM_CLK_SOURCE_EXTERNAL
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_GetClockSource(LPTIM_TypeDef *LPTIMx)
+{
+  return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_CKSEL));
+}
+
+/**
+  * @brief  Configure the active edge or edges used by the counter when
+            the LPTIM is clocked by an external clock source.
+  * @note This function must be called when the LPTIM instance is disabled.
+  * @note When both external clock signal edges are considered active ones,
+  *       the LPTIM must also be clocked by an internal clock source with a
+  *       frequency equal to at least four times the external clock frequency.
+  * @note An internal clock source must be present when a digital filter is
+  *       required for external clock.
+  * @rmtoll CFGR         CKFLT         LL_LPTIM_ConfigClock\n
+  *         CFGR         CKPOL         LL_LPTIM_ConfigClock
+  * @param  LPTIMx Low-Power Timer instance
+  * @param  ClockFilter This parameter can be one of the following values:
+  *         @arg @ref LL_LPTIM_CLK_FILTER_NONE
+  *         @arg @ref LL_LPTIM_CLK_FILTER_2
+  *         @arg @ref LL_LPTIM_CLK_FILTER_4
+  *         @arg @ref LL_LPTIM_CLK_FILTER_8
+  * @param  ClockPolarity This parameter can be one of the following values:
+  *         @arg @ref LL_LPTIM_CLK_POLARITY_RISING
+  *         @arg @ref LL_LPTIM_CLK_POLARITY_FALLING
+  *         @arg @ref LL_LPTIM_CLK_POLARITY_RISING_FALLING
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_ConfigClock(LPTIM_TypeDef *LPTIMx, uint32_t ClockFilter, uint32_t ClockPolarity)
+{
+  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKFLT | LPTIM_CFGR_CKPOL, ClockFilter | ClockPolarity);
+}
+
+/**
+  * @brief  Get actual clock polarity
+  * @rmtoll CFGR         CKPOL         LL_LPTIM_GetClockPolarity
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPTIM_CLK_POLARITY_RISING
+  *         @arg @ref LL_LPTIM_CLK_POLARITY_FALLING
+  *         @arg @ref LL_LPTIM_CLK_POLARITY_RISING_FALLING
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_GetClockPolarity(LPTIM_TypeDef *LPTIMx)
+{
+  return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_CKPOL));
+}
+
+/**
+  * @brief  Get actual clock digital filter
+  * @rmtoll CFGR         CKFLT         LL_LPTIM_GetClockFilter
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPTIM_CLK_FILTER_NONE
+  *         @arg @ref LL_LPTIM_CLK_FILTER_2
+  *         @arg @ref LL_LPTIM_CLK_FILTER_4
+  *         @arg @ref LL_LPTIM_CLK_FILTER_8
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_GetClockFilter(LPTIM_TypeDef *LPTIMx)
+{
+  return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_CKFLT));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_LL_EF_Encoder_Mode Encoder Mode
+  * @{
+  */
+
+/**
+  * @brief  Configure the encoder mode.
+  * @note This function must be called when the LPTIM instance is disabled.
+  * @rmtoll CFGR         CKPOL         LL_LPTIM_SetEncoderMode
+  * @param  LPTIMx Low-Power Timer instance
+  * @param  EncoderMode This parameter can be one of the following values:
+  *         @arg @ref LL_LPTIM_ENCODER_MODE_RISING
+  *         @arg @ref LL_LPTIM_ENCODER_MODE_FALLING
+  *         @arg @ref LL_LPTIM_ENCODER_MODE_RISING_FALLING
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_SetEncoderMode(LPTIM_TypeDef *LPTIMx, uint32_t EncoderMode)
+{
+  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKPOL, EncoderMode);
+}
+
+/**
+  * @brief  Get actual encoder mode.
+  * @rmtoll CFGR         CKPOL         LL_LPTIM_GetEncoderMode
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPTIM_ENCODER_MODE_RISING
+  *         @arg @ref LL_LPTIM_ENCODER_MODE_FALLING
+  *         @arg @ref LL_LPTIM_ENCODER_MODE_RISING_FALLING
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_GetEncoderMode(LPTIM_TypeDef *LPTIMx)
+{
+  return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_CKPOL));
+}
+
+/**
+  * @brief  Enable the encoder mode
+  * @note This function must be called when the LPTIM instance is disabled.
+  * @note In this mode the LPTIM instance must be clocked by an internal clock
+  *       source. Also, the prescaler division ratio must be equal to 1.
+  * @note LPTIM instance must be configured in continuous mode prior enabling
+  *       the encoder mode.
+  * @rmtoll CFGR         ENC           LL_LPTIM_EnableEncoderMode
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_EnableEncoderMode(LPTIM_TypeDef *LPTIMx)
+{
+  SET_BIT(LPTIMx->CFGR, LPTIM_CFGR_ENC);
+}
+
+/**
+  * @brief  Disable the encoder mode
+  * @note This function must be called when the LPTIM instance is disabled.
+  * @rmtoll CFGR         ENC           LL_LPTIM_DisableEncoderMode
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_DisableEncoderMode(LPTIM_TypeDef *LPTIMx)
+{
+  CLEAR_BIT(LPTIMx->CFGR, LPTIM_CFGR_ENC);
+}
+
+/**
+  * @brief  Indicates whether the LPTIM operates in encoder mode.
+  * @rmtoll CFGR         ENC           LL_LPTIM_IsEnabledEncoderMode
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledEncoderMode(LPTIM_TypeDef *LPTIMx)
+{
+  return (((READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_ENC) == LPTIM_CFGR_ENC) ? 1UL : 0UL));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_LL_EF_FLAG_Management FLAG Management
+  * @{
+  */
+
+/**
+  * @brief  Clear the compare match flag (CMPMCF)
+  * @rmtoll ICR          CMPMCF        LL_LPTIM_ClearFLAG_CMPM
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_ClearFLAG_CMPM(LPTIM_TypeDef *LPTIMx)
+{
+  SET_BIT(LPTIMx->ICR, LPTIM_ICR_CMPMCF);
+}
+
+/**
+  * @brief  Inform application whether a compare match interrupt has occurred.
+  * @rmtoll ISR          CMPM          LL_LPTIM_IsActiveFlag_CMPM
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_CMPM(LPTIM_TypeDef *LPTIMx)
+{
+  return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_CMPM) == LPTIM_ISR_CMPM) ? 1UL : 0UL));
+}
+
+/**
+  * @brief  Clear the autoreload match flag (ARRMCF)
+  * @rmtoll ICR          ARRMCF        LL_LPTIM_ClearFLAG_ARRM
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_ClearFLAG_ARRM(LPTIM_TypeDef *LPTIMx)
+{
+  SET_BIT(LPTIMx->ICR, LPTIM_ICR_ARRMCF);
+}
+
+/**
+  * @brief  Inform application whether a autoreload match interrupt has occurred.
+  * @rmtoll ISR          ARRM          LL_LPTIM_IsActiveFlag_ARRM
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_ARRM(LPTIM_TypeDef *LPTIMx)
+{
+  return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_ARRM) == LPTIM_ISR_ARRM) ? 1UL : 0UL));
+}
+
+/**
+  * @brief  Clear the external trigger valid edge flag(EXTTRIGCF).
+  * @rmtoll ICR          EXTTRIGCF     LL_LPTIM_ClearFlag_EXTTRIG
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_ClearFlag_EXTTRIG(LPTIM_TypeDef *LPTIMx)
+{
+  SET_BIT(LPTIMx->ICR, LPTIM_ICR_EXTTRIGCF);
+}
+
+/**
+  * @brief  Inform application whether a valid edge on the selected external trigger input has occurred.
+  * @rmtoll ISR          EXTTRIG       LL_LPTIM_IsActiveFlag_EXTTRIG
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_EXTTRIG(LPTIM_TypeDef *LPTIMx)
+{
+  return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_EXTTRIG) == LPTIM_ISR_EXTTRIG) ? 1UL : 0UL));
+}
+
+/**
+  * @brief  Clear the compare register update interrupt flag (CMPOKCF).
+  * @rmtoll ICR          CMPOKCF       LL_LPTIM_ClearFlag_CMPOK
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_ClearFlag_CMPOK(LPTIM_TypeDef *LPTIMx)
+{
+  SET_BIT(LPTIMx->ICR, LPTIM_ICR_CMPOKCF);
+}
+
+/**
+  * @brief  Informs application whether the APB bus write operation to the LPTIMx_CMP register has been successfully
+            completed. If so, a new one can be initiated.
+  * @rmtoll ISR          CMPOK         LL_LPTIM_IsActiveFlag_CMPOK
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_CMPOK(LPTIM_TypeDef *LPTIMx)
+{
+  return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_CMPOK) == LPTIM_ISR_CMPOK) ? 1UL : 0UL));
+}
+
+/**
+  * @brief  Clear the autoreload register update interrupt flag (ARROKCF).
+  * @rmtoll ICR          ARROKCF       LL_LPTIM_ClearFlag_ARROK
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_ClearFlag_ARROK(LPTIM_TypeDef *LPTIMx)
+{
+  SET_BIT(LPTIMx->ICR, LPTIM_ICR_ARROKCF);
+}
+
+/**
+  * @brief  Informs application whether the APB bus write operation to the LPTIMx_ARR register has been successfully
+            completed. If so, a new one can be initiated.
+  * @rmtoll ISR          ARROK         LL_LPTIM_IsActiveFlag_ARROK
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_ARROK(LPTIM_TypeDef *LPTIMx)
+{
+  return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_ARROK) == LPTIM_ISR_ARROK) ? 1UL : 0UL));
+}
+
+/**
+  * @brief  Clear the counter direction change to up interrupt flag (UPCF).
+  * @rmtoll ICR          UPCF          LL_LPTIM_ClearFlag_UP
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_ClearFlag_UP(LPTIM_TypeDef *LPTIMx)
+{
+  SET_BIT(LPTIMx->ICR, LPTIM_ICR_UPCF);
+}
+
+/**
+  * @brief  Informs the application whether the counter direction has changed from down to up (when the LPTIM instance
+            operates in encoder mode).
+  * @rmtoll ISR          UP            LL_LPTIM_IsActiveFlag_UP
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_UP(LPTIM_TypeDef *LPTIMx)
+{
+  return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_UP) == LPTIM_ISR_UP) ? 1UL : 0UL));
+}
+
+/**
+  * @brief  Clear the counter direction change to down interrupt flag (DOWNCF).
+  * @rmtoll ICR          DOWNCF        LL_LPTIM_ClearFlag_DOWN
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_ClearFlag_DOWN(LPTIM_TypeDef *LPTIMx)
+{
+  SET_BIT(LPTIMx->ICR, LPTIM_ICR_DOWNCF);
+}
+
+/**
+  * @brief  Informs the application whether the counter direction has changed from up to down (when the LPTIM instance
+            operates in encoder mode).
+  * @rmtoll ISR          DOWN          LL_LPTIM_IsActiveFlag_DOWN
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_DOWN(LPTIM_TypeDef *LPTIMx)
+{
+  return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_DOWN) == LPTIM_ISR_DOWN) ? 1UL : 0UL));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_LL_EF_IT_Management Interrupt Management
+  * @{
+  */
+
+/**
+  * @brief  Enable compare match interrupt (CMPMIE).
+  * @rmtoll IER          CMPMIE        LL_LPTIM_EnableIT_CMPM
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_EnableIT_CMPM(LPTIM_TypeDef *LPTIMx)
+{
+  SET_BIT(LPTIMx->IER, LPTIM_IER_CMPMIE);
+}
+
+/**
+  * @brief  Disable compare match interrupt (CMPMIE).
+  * @rmtoll IER          CMPMIE        LL_LPTIM_DisableIT_CMPM
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_DisableIT_CMPM(LPTIM_TypeDef *LPTIMx)
+{
+  CLEAR_BIT(LPTIMx->IER, LPTIM_IER_CMPMIE);
+}
+
+/**
+  * @brief  Indicates whether the compare match interrupt (CMPMIE) is enabled.
+  * @rmtoll IER          CMPMIE        LL_LPTIM_IsEnabledIT_CMPM
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledIT_CMPM(LPTIM_TypeDef *LPTIMx)
+{
+  return (((READ_BIT(LPTIMx->IER, LPTIM_IER_CMPMIE) == LPTIM_IER_CMPMIE) ? 1UL : 0UL));
+}
+
+/**
+  * @brief  Enable autoreload match interrupt (ARRMIE).
+  * @rmtoll IER          ARRMIE        LL_LPTIM_EnableIT_ARRM
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_EnableIT_ARRM(LPTIM_TypeDef *LPTIMx)
+{
+  SET_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE);
+}
+
+/**
+  * @brief  Disable autoreload match interrupt (ARRMIE).
+  * @rmtoll IER          ARRMIE        LL_LPTIM_DisableIT_ARRM
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_DisableIT_ARRM(LPTIM_TypeDef *LPTIMx)
+{
+  CLEAR_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE);
+}
+
+/**
+  * @brief  Indicates whether the autoreload match interrupt (ARRMIE) is enabled.
+  * @rmtoll IER          ARRMIE        LL_LPTIM_IsEnabledIT_ARRM
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledIT_ARRM(LPTIM_TypeDef *LPTIMx)
+{
+  return (((READ_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE) == LPTIM_IER_ARRMIE) ? 1UL : 0UL));
+}
+
+/**
+  * @brief  Enable external trigger valid edge interrupt (EXTTRIGIE).
+  * @rmtoll IER          EXTTRIGIE     LL_LPTIM_EnableIT_EXTTRIG
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_EnableIT_EXTTRIG(LPTIM_TypeDef *LPTIMx)
+{
+  SET_BIT(LPTIMx->IER, LPTIM_IER_EXTTRIGIE);
+}
+
+/**
+  * @brief  Disable external trigger valid edge interrupt (EXTTRIGIE).
+  * @rmtoll IER          EXTTRIGIE     LL_LPTIM_DisableIT_EXTTRIG
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_DisableIT_EXTTRIG(LPTIM_TypeDef *LPTIMx)
+{
+  CLEAR_BIT(LPTIMx->IER, LPTIM_IER_EXTTRIGIE);
+}
+
+/**
+  * @brief  Indicates external trigger valid edge interrupt (EXTTRIGIE) is enabled.
+  * @rmtoll IER          EXTTRIGIE     LL_LPTIM_IsEnabledIT_EXTTRIG
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledIT_EXTTRIG(LPTIM_TypeDef *LPTIMx)
+{
+  return (((READ_BIT(LPTIMx->IER, LPTIM_IER_EXTTRIGIE) == LPTIM_IER_EXTTRIGIE) ? 1UL : 0UL));
+}
+
+/**
+  * @brief  Enable compare register write completed interrupt (CMPOKIE).
+  * @rmtoll IER          CMPOKIE       LL_LPTIM_EnableIT_CMPOK
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_EnableIT_CMPOK(LPTIM_TypeDef *LPTIMx)
+{
+  SET_BIT(LPTIMx->IER, LPTIM_IER_CMPOKIE);
+}
+
+/**
+  * @brief  Disable compare register write completed interrupt (CMPOKIE).
+  * @rmtoll IER          CMPOKIE       LL_LPTIM_DisableIT_CMPOK
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_DisableIT_CMPOK(LPTIM_TypeDef *LPTIMx)
+{
+  CLEAR_BIT(LPTIMx->IER, LPTIM_IER_CMPOKIE);
+}
+
+/**
+  * @brief  Indicates whether the compare register write completed interrupt (CMPOKIE) is enabled.
+  * @rmtoll IER          CMPOKIE       LL_LPTIM_IsEnabledIT_CMPOK
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledIT_CMPOK(LPTIM_TypeDef *LPTIMx)
+{
+  return (((READ_BIT(LPTIMx->IER, LPTIM_IER_CMPOKIE) == LPTIM_IER_CMPOKIE) ? 1UL : 0UL));
+}
+
+/**
+  * @brief  Enable autoreload register write completed interrupt (ARROKIE).
+  * @rmtoll IER         ARROKIE       LL_LPTIM_EnableIT_ARROK
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_EnableIT_ARROK(LPTIM_TypeDef *LPTIMx)
+{
+  SET_BIT(LPTIMx->IER, LPTIM_IER_ARROKIE);
+}
+
+/**
+  * @brief  Disable autoreload register write completed interrupt (ARROKIE).
+  * @rmtoll IER         ARROKIE       LL_LPTIM_DisableIT_ARROK
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_DisableIT_ARROK(LPTIM_TypeDef *LPTIMx)
+{
+  CLEAR_BIT(LPTIMx->IER, LPTIM_IER_ARROKIE);
+}
+
+/**
+  * @brief  Indicates whether the autoreload register write completed interrupt (ARROKIE) is enabled.
+  * @rmtoll IER         ARROKIE       LL_LPTIM_IsEnabledIT_ARROK
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval State of bit(1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledIT_ARROK(LPTIM_TypeDef *LPTIMx)
+{
+  return (((READ_BIT(LPTIMx->IER, LPTIM_IER_ARROKIE) == LPTIM_IER_ARROKIE) ? 1UL : 0UL));
+}
+
+/**
+  * @brief  Enable direction change to up interrupt (UPIE).
+  * @rmtoll IER         UPIE          LL_LPTIM_EnableIT_UP
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_EnableIT_UP(LPTIM_TypeDef *LPTIMx)
+{
+  SET_BIT(LPTIMx->IER, LPTIM_IER_UPIE);
+}
+
+/**
+  * @brief  Disable direction change to up interrupt (UPIE).
+  * @rmtoll IER         UPIE          LL_LPTIM_DisableIT_UP
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_DisableIT_UP(LPTIM_TypeDef *LPTIMx)
+{
+  CLEAR_BIT(LPTIMx->IER, LPTIM_IER_UPIE);
+}
+
+/**
+  * @brief  Indicates whether the direction change to up interrupt (UPIE) is enabled.
+  * @rmtoll IER         UPIE          LL_LPTIM_IsEnabledIT_UP
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval State of bit(1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledIT_UP(LPTIM_TypeDef *LPTIMx)
+{
+  return (((READ_BIT(LPTIMx->IER, LPTIM_IER_UPIE) == LPTIM_IER_UPIE) ? 1UL : 0UL));
+}
+
+/**
+  * @brief  Enable direction change to down interrupt (DOWNIE).
+  * @rmtoll IER         DOWNIE        LL_LPTIM_EnableIT_DOWN
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_EnableIT_DOWN(LPTIM_TypeDef *LPTIMx)
+{
+  SET_BIT(LPTIMx->IER, LPTIM_IER_DOWNIE);
+}
+
+/**
+  * @brief  Disable direction change to down interrupt (DOWNIE).
+  * @rmtoll IER         DOWNIE        LL_LPTIM_DisableIT_DOWN
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPTIM_DisableIT_DOWN(LPTIM_TypeDef *LPTIMx)
+{
+  CLEAR_BIT(LPTIMx->IER, LPTIM_IER_DOWNIE);
+}
+
+/**
+  * @brief  Indicates whether the direction change to down interrupt (DOWNIE) is enabled.
+  * @rmtoll IER         DOWNIE        LL_LPTIM_IsEnabledIT_DOWN
+  * @param  LPTIMx Low-Power Timer instance
+  * @retval State of bit(1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledIT_DOWN(LPTIM_TypeDef *LPTIMx)
+{
+  return ((READ_BIT(LPTIMx->IER, LPTIM_IER_DOWNIE) == LPTIM_IER_DOWNIE) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* LPTIM1 || LPTIM2 */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_LPTIM_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h
new file mode 100644
index 0000000..cb0bb23
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h
@@ -0,0 +1,2664 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_lpuart.h
+  * @author  MCD Application Team
+  * @brief   Header file of LPUART LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_LPUART_H
+#define STM32G0xx_LL_LPUART_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (LPUART1) || defined (LPUART2)
+
+/** @defgroup LPUART_LL LPUART
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/** @defgroup LPUART_LL_Private_Variables LPUART Private Variables
+  * @{
+  */
+/* Array used to get the LPUART prescaler division decimal values versus @ref LPUART_LL_EC_PRESCALER values */
+static const uint16_t LPUART_PRESCALER_TAB[] =
+{
+  (uint16_t)1,
+  (uint16_t)2,
+  (uint16_t)4,
+  (uint16_t)6,
+  (uint16_t)8,
+  (uint16_t)10,
+  (uint16_t)12,
+  (uint16_t)16,
+  (uint16_t)32,
+  (uint16_t)64,
+  (uint16_t)128,
+  (uint16_t)256
+};
+/**
+  * @}
+  */
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup LPUART_LL_Private_Constants LPUART Private Constants
+  * @{
+  */
+/* Defines used in Baud Rate related macros and corresponding register setting computation */
+#define LPUART_LPUARTDIV_FREQ_MUL     256U
+#define LPUART_BRR_MASK               0x000FFFFFU
+#define LPUART_BRR_MIN_VALUE          0x00000300U
+/**
+  * @}
+  */
+
+
+/* Private macros ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup LPUART_LL_Private_Macros LPUART Private Macros
+  * @{
+  */
+/**
+  * @}
+  */
+#endif /*USE_FULL_LL_DRIVER*/
+
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup LPUART_LL_ES_INIT LPUART Exported Init structures
+  * @{
+  */
+
+/**
+  * @brief LL LPUART Init Structure definition
+  */
+typedef struct
+{
+  uint32_t PrescalerValue;            /*!< Specifies the Prescaler to compute the communication baud rate.
+                                           This parameter can be a value of @ref LPUART_LL_EC_PRESCALER.
+
+                                           This feature can be modified afterwards using unitary
+                                           function @ref LL_LPUART_SetPrescaler().*/
+
+  uint32_t BaudRate;                  /*!< This field defines expected LPUART communication baud rate.
+
+                                           This feature can be modified afterwards using unitary
+                                           function @ref LL_LPUART_SetBaudRate().*/
+
+  uint32_t DataWidth;                 /*!< Specifies the number of data bits transmitted or received in a frame.
+                                           This parameter can be a value of @ref LPUART_LL_EC_DATAWIDTH.
+
+                                           This feature can be modified afterwards using unitary
+                                           function @ref LL_LPUART_SetDataWidth().*/
+
+  uint32_t StopBits;                  /*!< Specifies the number of stop bits transmitted.
+                                           This parameter can be a value of @ref LPUART_LL_EC_STOPBITS.
+
+                                           This feature can be modified afterwards using unitary
+                                           function @ref LL_LPUART_SetStopBitsLength().*/
+
+  uint32_t Parity;                    /*!< Specifies the parity mode.
+                                           This parameter can be a value of @ref LPUART_LL_EC_PARITY.
+
+                                           This feature can be modified afterwards using unitary
+                                           function @ref LL_LPUART_SetParity().*/
+
+  uint32_t TransferDirection;         /*!< Specifies whether the Receive and/or Transmit mode is enabled or disabled.
+                                           This parameter can be a value of @ref LPUART_LL_EC_DIRECTION.
+
+                                           This feature can be modified afterwards using unitary
+                                           function @ref LL_LPUART_SetTransferDirection().*/
+
+  uint32_t HardwareFlowControl;       /*!< Specifies whether the hardware flow control mode is enabled or disabled.
+                                           This parameter can be a value of @ref LPUART_LL_EC_HWCONTROL.
+
+                                           This feature can be modified afterwards using unitary
+                                           function @ref LL_LPUART_SetHWFlowCtrl().*/
+
+} LL_LPUART_InitTypeDef;
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup LPUART_LL_Exported_Constants LPUART Exported Constants
+  * @{
+  */
+
+/** @defgroup LPUART_LL_EC_CLEAR_FLAG Clear Flags Defines
+  * @brief    Flags defines which can be used with LL_LPUART_WriteReg function
+  * @{
+  */
+#define LL_LPUART_ICR_PECF                 USART_ICR_PECF                /*!< Parity error clear flag */
+#define LL_LPUART_ICR_FECF                 USART_ICR_FECF                /*!< Framing error clear flag */
+#define LL_LPUART_ICR_NCF                  USART_ICR_NECF                /*!< Noise error detected clear flag */
+#define LL_LPUART_ICR_ORECF                USART_ICR_ORECF               /*!< Overrun error clear flag */
+#define LL_LPUART_ICR_IDLECF               USART_ICR_IDLECF              /*!< Idle line detected clear flag */
+#define LL_LPUART_ICR_TXFECF               USART_ICR_TXFECF              /*!< TX FIFO Empty clear flag */
+#define LL_LPUART_ICR_TCCF                 USART_ICR_TCCF                /*!< Transmission complete clear flag */
+#define LL_LPUART_ICR_CTSCF                USART_ICR_CTSCF               /*!< CTS clear flag */
+#define LL_LPUART_ICR_CMCF                 USART_ICR_CMCF                /*!< Character match clear flag */
+#define LL_LPUART_ICR_WUCF                 USART_ICR_WUCF                /*!< Wakeup from Stop mode clear flag */
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EC_GET_FLAG Get Flags Defines
+  * @brief    Flags defines which can be used with LL_LPUART_ReadReg function
+  * @{
+  */
+#define LL_LPUART_ISR_PE               USART_ISR_PE         /*!< Parity error flag */
+#define LL_LPUART_ISR_FE               USART_ISR_FE         /*!< Framing error flag */
+#define LL_LPUART_ISR_NE               USART_ISR_NE         /*!< Noise detected flag */
+#define LL_LPUART_ISR_ORE              USART_ISR_ORE        /*!< Overrun error flag */
+#define LL_LPUART_ISR_IDLE             USART_ISR_IDLE       /*!< Idle line detected flag */
+#define LL_LPUART_ISR_RXNE_RXFNE       USART_ISR_RXNE_RXFNE /*!< Read data register or RX FIFO not empty flag */
+#define LL_LPUART_ISR_TC               USART_ISR_TC         /*!< Transmission complete flag */
+#define LL_LPUART_ISR_TXE_TXFNF        USART_ISR_TXE_TXFNF  /*!< Transmit data register empty or TX FIFO Not Full flag*/
+#define LL_LPUART_ISR_CTSIF            USART_ISR_CTSIF      /*!< CTS interrupt flag */
+#define LL_LPUART_ISR_CTS              USART_ISR_CTS        /*!< CTS flag */
+#define LL_LPUART_ISR_BUSY             USART_ISR_BUSY       /*!< Busy flag */
+#define LL_LPUART_ISR_CMF              USART_ISR_CMF        /*!< Character match flag */
+#define LL_LPUART_ISR_SBKF             USART_ISR_SBKF       /*!< Send break flag */
+#define LL_LPUART_ISR_RWU              USART_ISR_RWU        /*!< Receiver wakeup from Mute mode flag */
+#define LL_LPUART_ISR_WUF              USART_ISR_WUF        /*!< Wakeup from Stop mode flag */
+#define LL_LPUART_ISR_TEACK            USART_ISR_TEACK      /*!< Transmit enable acknowledge flag */
+#define LL_LPUART_ISR_REACK            USART_ISR_REACK      /*!< Receive enable acknowledge flag */
+#define LL_LPUART_ISR_TXFE             USART_ISR_TXFE       /*!< TX FIFO empty flag */
+#define LL_LPUART_ISR_RXFF             USART_ISR_RXFF       /*!< RX FIFO full flag */
+#define LL_LPUART_ISR_RXFT             USART_ISR_RXFT       /*!< RX FIFO threshold flag */
+#define LL_LPUART_ISR_TXFT             USART_ISR_TXFT       /*!< TX FIFO threshold flag */
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EC_IT IT Defines
+  * @brief    IT defines which can be used with LL_LPUART_ReadReg and  LL_LPUART_WriteReg functions
+  * @{
+  */
+#define LL_LPUART_CR1_IDLEIE         USART_CR1_IDLEIE         /*!< IDLE interrupt enable */
+#define LL_LPUART_CR1_RXNEIE_RXFNEIE USART_CR1_RXNEIE_RXFNEIE /*!< Read data register and RXFIFO not empty
+                                                                   interrupt enable */
+#define LL_LPUART_CR1_TCIE           USART_CR1_TCIE           /*!< Transmission complete interrupt enable */
+#define LL_LPUART_CR1_TXEIE_TXFNFIE  USART_CR1_TXEIE_TXFNFIE  /*!< Transmit data register empty and TX FIFO
+                                                                   not full interrupt enable */
+#define LL_LPUART_CR1_PEIE           USART_CR1_PEIE           /*!< Parity error */
+#define LL_LPUART_CR1_CMIE           USART_CR1_CMIE           /*!< Character match interrupt enable */
+#define LL_LPUART_CR1_TXFEIE         USART_CR1_TXFEIE         /*!< TX FIFO empty interrupt enable */
+#define LL_LPUART_CR1_RXFFIE         USART_CR1_RXFFIE         /*!< RX FIFO full interrupt enable */
+#define LL_LPUART_CR3_EIE            USART_CR3_EIE            /*!< Error interrupt enable */
+#define LL_LPUART_CR3_CTSIE          USART_CR3_CTSIE          /*!< CTS interrupt enable */
+#define LL_LPUART_CR3_WUFIE          USART_CR3_WUFIE          /*!< Wakeup from Stop mode interrupt enable */
+#define LL_LPUART_CR3_TXFTIE         USART_CR3_TXFTIE         /*!< TX FIFO threshold interrupt enable */
+#define LL_LPUART_CR3_RXFTIE         USART_CR3_RXFTIE         /*!< RX FIFO threshold interrupt enable */
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EC_FIFOTHRESHOLD FIFO Threshold
+  * @{
+  */
+#define LL_LPUART_FIFOTHRESHOLD_1_8        0x00000000U /*!< FIFO reaches 1/8 of its depth */
+#define LL_LPUART_FIFOTHRESHOLD_1_4        0x00000001U /*!< FIFO reaches 1/4 of its depth */
+#define LL_LPUART_FIFOTHRESHOLD_1_2        0x00000002U /*!< FIFO reaches 1/2 of its depth */
+#define LL_LPUART_FIFOTHRESHOLD_3_4        0x00000003U /*!< FIFO reaches 3/4 of its depth */
+#define LL_LPUART_FIFOTHRESHOLD_7_8        0x00000004U /*!< FIFO reaches 7/8 of its depth */
+#define LL_LPUART_FIFOTHRESHOLD_8_8        0x00000005U /*!< FIFO becomes empty for TX and full for RX */
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EC_DIRECTION Direction
+  * @{
+  */
+#define LL_LPUART_DIRECTION_NONE  0x00000000U                  /*!< Transmitter and Receiver are disabled           */
+#define LL_LPUART_DIRECTION_RX    USART_CR1_RE                 /*!< Transmitter is disabled and Receiver is enabled */
+#define LL_LPUART_DIRECTION_TX    USART_CR1_TE                 /*!< Transmitter is enabled and Receiver is disabled */
+#define LL_LPUART_DIRECTION_TX_RX (USART_CR1_TE |USART_CR1_RE) /*!< Transmitter and Receiver are enabled            */
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EC_PARITY Parity Control
+  * @{
+  */
+#define LL_LPUART_PARITY_NONE 0x00000000U                    /*!< Parity control disabled                            */
+#define LL_LPUART_PARITY_EVEN USART_CR1_PCE                  /*!< Parity control enabled and Even Parity is selected */
+#define LL_LPUART_PARITY_ODD  (USART_CR1_PCE | USART_CR1_PS) /*!< Parity control enabled and Odd Parity is selected  */
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EC_WAKEUP Wakeup
+  * @{
+  */
+#define LL_LPUART_WAKEUP_IDLELINE    0x00000000U    /*!<  LPUART wake up from Mute mode on Idle Line    */
+#define LL_LPUART_WAKEUP_ADDRESSMARK USART_CR1_WAKE /*!<  LPUART wake up from Mute mode on Address Mark */
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EC_DATAWIDTH Datawidth
+  * @{
+  */
+#define LL_LPUART_DATAWIDTH_7B USART_CR1_M1 /*!< 7 bits word length : Start bit, 7 data bits, n stop bits */
+#define LL_LPUART_DATAWIDTH_8B 0x00000000U  /*!< 8 bits word length : Start bit, 8 data bits, n stop bits */
+#define LL_LPUART_DATAWIDTH_9B USART_CR1_M0 /*!< 9 bits word length : Start bit, 9 data bits, n stop bits */
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EC_PRESCALER Clock Source Prescaler
+  * @{
+  */
+#define LL_LPUART_PRESCALER_DIV1   0x00000000U                    /*!< Input clock not divided   */
+#define LL_LPUART_PRESCALER_DIV2   (USART_PRESC_PRESCALER_0)      /*!< Input clock divided by 2  */
+#define LL_LPUART_PRESCALER_DIV4   (USART_PRESC_PRESCALER_1)      /*!< Input clock divided by 4  */
+#define LL_LPUART_PRESCALER_DIV6   (USART_PRESC_PRESCALER_1 |\
+                                    USART_PRESC_PRESCALER_0)      /*!< Input clock divided by 6  */
+#define LL_LPUART_PRESCALER_DIV8   (USART_PRESC_PRESCALER_2)      /*!< Input clock divided by 8  */
+#define LL_LPUART_PRESCALER_DIV10  (USART_PRESC_PRESCALER_2 |\
+                                    USART_PRESC_PRESCALER_0)      /*!< Input clock divided by 10 */
+#define LL_LPUART_PRESCALER_DIV12  (USART_PRESC_PRESCALER_2 |\
+                                    USART_PRESC_PRESCALER_1)      /*!< Input clock divided by 12 */
+#define LL_LPUART_PRESCALER_DIV16  (USART_PRESC_PRESCALER_2 |\
+                                    USART_PRESC_PRESCALER_1 |\
+                                    USART_PRESC_PRESCALER_0)      /*!< Input clock divided by 16 */
+#define LL_LPUART_PRESCALER_DIV32  (USART_PRESC_PRESCALER_3)      /*!< Input clock divided by 32 */
+#define LL_LPUART_PRESCALER_DIV64  (USART_PRESC_PRESCALER_3 |\
+                                    USART_PRESC_PRESCALER_0)      /*!< Input clock divided by 64 */
+#define LL_LPUART_PRESCALER_DIV128 (USART_PRESC_PRESCALER_3 |\
+                                    USART_PRESC_PRESCALER_1)      /*!< Input clock divided by 128 */
+#define LL_LPUART_PRESCALER_DIV256 (USART_PRESC_PRESCALER_3 |\
+                                    USART_PRESC_PRESCALER_1 |\
+                                    USART_PRESC_PRESCALER_0)      /*!< Input clock divided by 256 */
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EC_STOPBITS Stop Bits
+  * @{
+  */
+#define LL_LPUART_STOPBITS_1         0x00000000U             /*!< 1 stop bit */
+#define LL_LPUART_STOPBITS_2         USART_CR2_STOP_1        /*!< 2 stop bits */
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EC_TXRX TX RX Pins Swap
+  * @{
+  */
+#define LL_LPUART_TXRX_STANDARD      0x00000000U        /*!< TX/RX pins are used as defined in standard pinout */
+#define LL_LPUART_TXRX_SWAPPED       (USART_CR2_SWAP)   /*!< TX and RX pins functions are swapped.             */
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EC_RXPIN_LEVEL RX Pin Active Level Inversion
+  * @{
+  */
+#define LL_LPUART_RXPIN_LEVEL_STANDARD   0x00000000U       /*!< RX pin signal works using the standard logic levels */
+#define LL_LPUART_RXPIN_LEVEL_INVERTED   (USART_CR2_RXINV) /*!< RX pin signal values are inverted.                  */
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EC_TXPIN_LEVEL TX Pin Active Level Inversion
+  * @{
+  */
+#define LL_LPUART_TXPIN_LEVEL_STANDARD  0x00000000U       /*!< TX pin signal works using the standard logic levels */
+#define LL_LPUART_TXPIN_LEVEL_INVERTED  (USART_CR2_TXINV) /*!< TX pin signal values are inverted.                  */
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EC_BINARY_LOGIC Binary Data Inversion
+  * @{
+  */
+#define LL_LPUART_BINARY_LOGIC_POSITIVE 0x00000000U       /*!< Logical data from the data register are send/received
+                                                               in positive/direct logic. (1=H, 0=L)                  */
+#define LL_LPUART_BINARY_LOGIC_NEGATIVE USART_CR2_DATAINV /*!< Logical data from the data register are send/received
+                                                               in negative/inverse logic. (1=L, 0=H).
+                                                               The parity bit is also inverted.                      */
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EC_BITORDER Bit Order
+  * @{
+  */
+#define LL_LPUART_BITORDER_LSBFIRST 0x00000000U        /*!< data is transmitted/received with data bit 0 first,
+                                                            following the start bit */
+#define LL_LPUART_BITORDER_MSBFIRST USART_CR2_MSBFIRST /*!< data is transmitted/received with the MSB first,
+                                                            following the start bit */
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EC_ADDRESS_DETECT Address Length Detection
+  * @{
+  */
+#define LL_LPUART_ADDRESS_DETECT_4B 0x00000000U     /*!< 4-bit address detection method selected */
+#define LL_LPUART_ADDRESS_DETECT_7B USART_CR2_ADDM7 /*!< 7-bit address detection (in 8-bit data mode) method selected */
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EC_HWCONTROL Hardware Control
+  * @{
+  */
+#define LL_LPUART_HWCONTROL_NONE    0x00000000U                       /*!< CTS and RTS hardware flow control disabled */
+#define LL_LPUART_HWCONTROL_RTS     USART_CR3_RTSE                    /*!< RTS output enabled, data is only requested
+                                                                           when there is space in the receive buffer  */
+#define LL_LPUART_HWCONTROL_CTS     USART_CR3_CTSE                    /*!< CTS mode enabled, data is only transmitted
+                                                                           when the nCTS input is asserted (tied to 0)*/
+#define LL_LPUART_HWCONTROL_RTS_CTS (USART_CR3_RTSE | USART_CR3_CTSE) /*!< CTS and RTS hardware flow control enabled  */
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EC_WAKEUP_ON Wakeup Activation
+  * @{
+  */
+#define LL_LPUART_WAKEUP_ON_ADDRESS   0x00000000U                          /*!< Wake up active on address match */
+#define LL_LPUART_WAKEUP_ON_STARTBIT  USART_CR3_WUS_1                      /*!< Wake up active on Start bit detection */
+#define LL_LPUART_WAKEUP_ON_RXNE      (USART_CR3_WUS_0 | USART_CR3_WUS_1)  /*!< Wake up active on RXNE */
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EC_DE_POLARITY Driver Enable Polarity
+  * @{
+  */
+#define LL_LPUART_DE_POLARITY_HIGH         0x00000000U    /*!< DE signal is active high */
+#define LL_LPUART_DE_POLARITY_LOW          USART_CR3_DEP  /*!< DE signal is active low */
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EC_DMA_REG_DATA DMA Register Data
+  * @{
+  */
+#define LL_LPUART_DMA_REG_DATA_TRANSMIT    0x00000000U    /*!< Get address of data register used for transmission */
+#define LL_LPUART_DMA_REG_DATA_RECEIVE     0x00000001U    /*!< Get address of data register used for reception */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup LPUART_LL_Exported_Macros LPUART Exported Macros
+  * @{
+  */
+
+/** @defgroup LPUART_LL_EM_WRITE_READ Common Write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in LPUART register
+  * @param  __INSTANCE__ LPUART Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_LPUART_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in LPUART register
+  * @param  __INSTANCE__ LPUART Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_LPUART_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EM_Exported_Macros_Helper Helper Macros
+  * @{
+  */
+
+/**
+  * @brief  Compute LPUARTDIV value according to Peripheral Clock and
+  *         expected Baud Rate (20-bit value of LPUARTDIV is returned)
+  * @param  __PERIPHCLK__ Peripheral Clock frequency used for LPUART Instance
+  * @param  __PRESCALER__ This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_PRESCALER_DIV1
+  *         @arg @ref LL_LPUART_PRESCALER_DIV2
+  *         @arg @ref LL_LPUART_PRESCALER_DIV4
+  *         @arg @ref LL_LPUART_PRESCALER_DIV6
+  *         @arg @ref LL_LPUART_PRESCALER_DIV8
+  *         @arg @ref LL_LPUART_PRESCALER_DIV10
+  *         @arg @ref LL_LPUART_PRESCALER_DIV12
+  *         @arg @ref LL_LPUART_PRESCALER_DIV16
+  *         @arg @ref LL_LPUART_PRESCALER_DIV32
+  *         @arg @ref LL_LPUART_PRESCALER_DIV64
+  *         @arg @ref LL_LPUART_PRESCALER_DIV128
+  *         @arg @ref LL_LPUART_PRESCALER_DIV256
+  * @param  __BAUDRATE__ Baud Rate value to achieve
+  * @retval LPUARTDIV value to be used for BRR register filling
+  */
+#define __LL_LPUART_DIV(__PERIPHCLK__, __PRESCALER__, __BAUDRATE__) (uint32_t)\
+  ((((((uint64_t)(__PERIPHCLK__)/(uint64_t)(LPUART_PRESCALER_TAB[(uint16_t)(__PRESCALER__)]))\
+      * LPUART_LPUARTDIV_FREQ_MUL) + (uint32_t)((__BAUDRATE__)/2U))/(__BAUDRATE__)) & LPUART_BRR_MASK)
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup LPUART_LL_Exported_Functions LPUART Exported Functions
+  * @{
+  */
+
+/** @defgroup LPUART_LL_EF_Configuration Configuration functions
+  * @{
+  */
+
+/**
+  * @brief  LPUART Enable
+  * @rmtoll CR1          UE            LL_LPUART_Enable
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_Enable(USART_TypeDef *LPUARTx)
+{
+  SET_BIT(LPUARTx->CR1, USART_CR1_UE);
+}
+
+/**
+  * @brief  LPUART Disable
+  * @note   When LPUART is disabled, LPUART prescalers and outputs are stopped immediately,
+  *         and current operations are discarded. The configuration of the LPUART is kept, but all the status
+  *         flags, in the LPUARTx_ISR are set to their default values.
+  * @note   In order to go into low-power mode without generating errors on the line,
+  *         the TE bit must be reset before and the software must wait
+  *         for the TC bit in the LPUART_ISR to be set before resetting the UE bit.
+  *         The DMA requests are also reset when UE = 0 so the DMA channel must
+  *         be disabled before resetting the UE bit.
+  * @rmtoll CR1          UE            LL_LPUART_Disable
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_Disable(USART_TypeDef *LPUARTx)
+{
+  CLEAR_BIT(LPUARTx->CR1, USART_CR1_UE);
+}
+
+/**
+  * @brief  Indicate if LPUART is enabled
+  * @rmtoll CR1          UE            LL_LPUART_IsEnabled
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabled(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  FIFO Mode Enable
+  * @rmtoll CR1          FIFOEN        LL_LPUART_EnableFIFO
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableFIFO(USART_TypeDef *LPUARTx)
+{
+  SET_BIT(LPUARTx->CR1, USART_CR1_FIFOEN);
+}
+
+/**
+  * @brief  FIFO Mode Disable
+  * @rmtoll CR1          FIFOEN        LL_LPUART_DisableFIFO
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableFIFO(USART_TypeDef *LPUARTx)
+{
+  CLEAR_BIT(LPUARTx->CR1, USART_CR1_FIFOEN);
+}
+
+/**
+  * @brief  Indicate if FIFO Mode is enabled
+  * @rmtoll CR1          FIFOEN        LL_LPUART_IsEnabledFIFO
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabledFIFO(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR1, USART_CR1_FIFOEN) == (USART_CR1_FIFOEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Configure TX FIFO Threshold
+  * @rmtoll CR3          TXFTCFG       LL_LPUART_SetTXFIFOThreshold
+  * @param  LPUARTx LPUART Instance
+  * @param  Threshold This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_SetTXFIFOThreshold(USART_TypeDef *LPUARTx, uint32_t Threshold)
+{
+  ATOMIC_MODIFY_REG(LPUARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
+}
+
+/**
+  * @brief  Return TX FIFO Threshold Configuration
+  * @rmtoll CR3          TXFTCFG       LL_LPUART_GetTXFIFOThreshold
+  * @param  LPUARTx LPUART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8
+  */
+__STATIC_INLINE uint32_t LL_LPUART_GetTXFIFOThreshold(USART_TypeDef *LPUARTx)
+{
+  return (uint32_t)(READ_BIT(LPUARTx->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
+}
+
+/**
+  * @brief  Configure RX FIFO Threshold
+  * @rmtoll CR3          RXFTCFG       LL_LPUART_SetRXFIFOThreshold
+  * @param  LPUARTx LPUART Instance
+  * @param  Threshold This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_SetRXFIFOThreshold(USART_TypeDef *LPUARTx, uint32_t Threshold)
+{
+  ATOMIC_MODIFY_REG(LPUARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
+}
+
+/**
+  * @brief  Return RX FIFO Threshold Configuration
+  * @rmtoll CR3          RXFTCFG       LL_LPUART_GetRXFIFOThreshold
+  * @param  LPUARTx LPUART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8
+  */
+__STATIC_INLINE uint32_t LL_LPUART_GetRXFIFOThreshold(USART_TypeDef *LPUARTx)
+{
+  return (uint32_t)(READ_BIT(LPUARTx->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
+}
+
+/**
+  * @brief  Configure TX and RX FIFOs Threshold
+  * @rmtoll CR3          TXFTCFG       LL_LPUART_ConfigFIFOsThreshold\n
+  *         CR3          RXFTCFG       LL_LPUART_ConfigFIFOsThreshold
+  * @param  LPUARTx LPUART Instance
+  * @param  TXThreshold This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8
+  * @param  RXThreshold This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8
+  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_ConfigFIFOsThreshold(USART_TypeDef *LPUARTx, uint32_t TXThreshold, uint32_t RXThreshold)
+{
+  ATOMIC_MODIFY_REG(LPUARTx->CR3, USART_CR3_TXFTCFG | USART_CR3_RXFTCFG, (TXThreshold << USART_CR3_TXFTCFG_Pos) | \
+                    (RXThreshold << USART_CR3_RXFTCFG_Pos));
+}
+
+/**
+  * @brief  LPUART enabled in STOP Mode
+  * @note   When this function is enabled, LPUART is able to wake up the MCU from Stop mode, provided that
+  *         LPUART clock selection is HSI or LSE in RCC.
+  * @rmtoll CR1          UESM          LL_LPUART_EnableInStopMode
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableInStopMode(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_UESM);
+}
+
+/**
+  * @brief  LPUART disabled in STOP Mode
+  * @note   When this function is disabled, LPUART is not able to wake up the MCU from Stop mode
+  * @rmtoll CR1          UESM          LL_LPUART_DisableInStopMode
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableInStopMode(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_UESM);
+}
+
+/**
+  * @brief  Indicate if LPUART is enabled in STOP Mode
+  *         (able to wake up MCU from Stop mode or not)
+  * @rmtoll CR1          UESM          LL_LPUART_IsEnabledInStopMode
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabledInStopMode(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR1, USART_CR1_UESM) == (USART_CR1_UESM)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Receiver Enable (Receiver is enabled and begins searching for a start bit)
+  * @rmtoll CR1          RE            LL_LPUART_EnableDirectionRx
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableDirectionRx(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_RE);
+}
+
+/**
+  * @brief  Receiver Disable
+  * @rmtoll CR1          RE            LL_LPUART_DisableDirectionRx
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableDirectionRx(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_RE);
+}
+
+/**
+  * @brief  Transmitter Enable
+  * @rmtoll CR1          TE            LL_LPUART_EnableDirectionTx
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableDirectionTx(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_TE);
+}
+
+/**
+  * @brief  Transmitter Disable
+  * @rmtoll CR1          TE            LL_LPUART_DisableDirectionTx
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableDirectionTx(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_TE);
+}
+
+/**
+  * @brief  Configure simultaneously enabled/disabled states
+  *         of Transmitter and Receiver
+  * @rmtoll CR1          RE            LL_LPUART_SetTransferDirection\n
+  *         CR1          TE            LL_LPUART_SetTransferDirection
+  * @param  LPUARTx LPUART Instance
+  * @param  TransferDirection This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_DIRECTION_NONE
+  *         @arg @ref LL_LPUART_DIRECTION_RX
+  *         @arg @ref LL_LPUART_DIRECTION_TX
+  *         @arg @ref LL_LPUART_DIRECTION_TX_RX
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_SetTransferDirection(USART_TypeDef *LPUARTx, uint32_t TransferDirection)
+{
+  ATOMIC_MODIFY_REG(LPUARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
+}
+
+/**
+  * @brief  Return enabled/disabled states of Transmitter and Receiver
+  * @rmtoll CR1          RE            LL_LPUART_GetTransferDirection\n
+  *         CR1          TE            LL_LPUART_GetTransferDirection
+  * @param  LPUARTx LPUART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPUART_DIRECTION_NONE
+  *         @arg @ref LL_LPUART_DIRECTION_RX
+  *         @arg @ref LL_LPUART_DIRECTION_TX
+  *         @arg @ref LL_LPUART_DIRECTION_TX_RX
+  */
+__STATIC_INLINE uint32_t LL_LPUART_GetTransferDirection(USART_TypeDef *LPUARTx)
+{
+  return (uint32_t)(READ_BIT(LPUARTx->CR1, USART_CR1_RE | USART_CR1_TE));
+}
+
+/**
+  * @brief  Configure Parity (enabled/disabled and parity mode if enabled)
+  * @note   This function selects if hardware parity control (generation and detection) is enabled or disabled.
+  *         When the parity control is enabled (Odd or Even), computed parity bit is inserted at the MSB position
+  *         (depending on data width) and parity is checked on the received data.
+  * @rmtoll CR1          PS            LL_LPUART_SetParity\n
+  *         CR1          PCE           LL_LPUART_SetParity
+  * @param  LPUARTx LPUART Instance
+  * @param  Parity This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_PARITY_NONE
+  *         @arg @ref LL_LPUART_PARITY_EVEN
+  *         @arg @ref LL_LPUART_PARITY_ODD
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_SetParity(USART_TypeDef *LPUARTx, uint32_t Parity)
+{
+  MODIFY_REG(LPUARTx->CR1, USART_CR1_PS | USART_CR1_PCE, Parity);
+}
+
+/**
+  * @brief  Return Parity configuration (enabled/disabled and parity mode if enabled)
+  * @rmtoll CR1          PS            LL_LPUART_GetParity\n
+  *         CR1          PCE           LL_LPUART_GetParity
+  * @param  LPUARTx LPUART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPUART_PARITY_NONE
+  *         @arg @ref LL_LPUART_PARITY_EVEN
+  *         @arg @ref LL_LPUART_PARITY_ODD
+  */
+__STATIC_INLINE uint32_t LL_LPUART_GetParity(USART_TypeDef *LPUARTx)
+{
+  return (uint32_t)(READ_BIT(LPUARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
+}
+
+/**
+  * @brief  Set Receiver Wake Up method from Mute mode.
+  * @rmtoll CR1          WAKE          LL_LPUART_SetWakeUpMethod
+  * @param  LPUARTx LPUART Instance
+  * @param  Method This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_WAKEUP_IDLELINE
+  *         @arg @ref LL_LPUART_WAKEUP_ADDRESSMARK
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_SetWakeUpMethod(USART_TypeDef *LPUARTx, uint32_t Method)
+{
+  MODIFY_REG(LPUARTx->CR1, USART_CR1_WAKE, Method);
+}
+
+/**
+  * @brief  Return Receiver Wake Up method from Mute mode
+  * @rmtoll CR1          WAKE          LL_LPUART_GetWakeUpMethod
+  * @param  LPUARTx LPUART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPUART_WAKEUP_IDLELINE
+  *         @arg @ref LL_LPUART_WAKEUP_ADDRESSMARK
+  */
+__STATIC_INLINE uint32_t LL_LPUART_GetWakeUpMethod(USART_TypeDef *LPUARTx)
+{
+  return (uint32_t)(READ_BIT(LPUARTx->CR1, USART_CR1_WAKE));
+}
+
+/**
+  * @brief  Set Word length (nb of data bits, excluding start and stop bits)
+  * @rmtoll CR1          M             LL_LPUART_SetDataWidth
+  * @param  LPUARTx LPUART Instance
+  * @param  DataWidth This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_DATAWIDTH_7B
+  *         @arg @ref LL_LPUART_DATAWIDTH_8B
+  *         @arg @ref LL_LPUART_DATAWIDTH_9B
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_SetDataWidth(USART_TypeDef *LPUARTx, uint32_t DataWidth)
+{
+  MODIFY_REG(LPUARTx->CR1, USART_CR1_M, DataWidth);
+}
+
+/**
+  * @brief  Return Word length (i.e. nb of data bits, excluding start and stop bits)
+  * @rmtoll CR1          M             LL_LPUART_GetDataWidth
+  * @param  LPUARTx LPUART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPUART_DATAWIDTH_7B
+  *         @arg @ref LL_LPUART_DATAWIDTH_8B
+  *         @arg @ref LL_LPUART_DATAWIDTH_9B
+  */
+__STATIC_INLINE uint32_t LL_LPUART_GetDataWidth(USART_TypeDef *LPUARTx)
+{
+  return (uint32_t)(READ_BIT(LPUARTx->CR1, USART_CR1_M));
+}
+
+/**
+  * @brief  Allow switch between Mute Mode and Active mode
+  * @rmtoll CR1          MME           LL_LPUART_EnableMuteMode
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableMuteMode(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_MME);
+}
+
+/**
+  * @brief  Prevent Mute Mode use. Set Receiver in active mode permanently.
+  * @rmtoll CR1          MME           LL_LPUART_DisableMuteMode
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableMuteMode(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_MME);
+}
+
+/**
+  * @brief  Indicate if switch between Mute Mode and Active mode is allowed
+  * @rmtoll CR1          MME           LL_LPUART_IsEnabledMuteMode
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabledMuteMode(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR1, USART_CR1_MME) == (USART_CR1_MME)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Configure Clock source prescaler for baudrate generator and oversampling
+  * @rmtoll PRESC        PRESCALER     LL_LPUART_SetPrescaler
+  * @param  LPUARTx LPUART Instance
+  * @param  PrescalerValue This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_PRESCALER_DIV1
+  *         @arg @ref LL_LPUART_PRESCALER_DIV2
+  *         @arg @ref LL_LPUART_PRESCALER_DIV4
+  *         @arg @ref LL_LPUART_PRESCALER_DIV6
+  *         @arg @ref LL_LPUART_PRESCALER_DIV8
+  *         @arg @ref LL_LPUART_PRESCALER_DIV10
+  *         @arg @ref LL_LPUART_PRESCALER_DIV12
+  *         @arg @ref LL_LPUART_PRESCALER_DIV16
+  *         @arg @ref LL_LPUART_PRESCALER_DIV32
+  *         @arg @ref LL_LPUART_PRESCALER_DIV64
+  *         @arg @ref LL_LPUART_PRESCALER_DIV128
+  *         @arg @ref LL_LPUART_PRESCALER_DIV256
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_SetPrescaler(USART_TypeDef *LPUARTx, uint32_t PrescalerValue)
+{
+  MODIFY_REG(LPUARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
+}
+
+/**
+  * @brief  Retrieve the Clock source prescaler for baudrate generator and oversampling
+  * @rmtoll PRESC        PRESCALER     LL_LPUART_GetPrescaler
+  * @param  LPUARTx LPUART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPUART_PRESCALER_DIV1
+  *         @arg @ref LL_LPUART_PRESCALER_DIV2
+  *         @arg @ref LL_LPUART_PRESCALER_DIV4
+  *         @arg @ref LL_LPUART_PRESCALER_DIV6
+  *         @arg @ref LL_LPUART_PRESCALER_DIV8
+  *         @arg @ref LL_LPUART_PRESCALER_DIV10
+  *         @arg @ref LL_LPUART_PRESCALER_DIV12
+  *         @arg @ref LL_LPUART_PRESCALER_DIV16
+  *         @arg @ref LL_LPUART_PRESCALER_DIV32
+  *         @arg @ref LL_LPUART_PRESCALER_DIV64
+  *         @arg @ref LL_LPUART_PRESCALER_DIV128
+  *         @arg @ref LL_LPUART_PRESCALER_DIV256
+  */
+__STATIC_INLINE uint32_t LL_LPUART_GetPrescaler(USART_TypeDef *LPUARTx)
+{
+  return (uint32_t)(READ_BIT(LPUARTx->PRESC, USART_PRESC_PRESCALER));
+}
+
+/**
+  * @brief  Set the length of the stop bits
+  * @rmtoll CR2          STOP          LL_LPUART_SetStopBitsLength
+  * @param  LPUARTx LPUART Instance
+  * @param  StopBits This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_STOPBITS_1
+  *         @arg @ref LL_LPUART_STOPBITS_2
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_SetStopBitsLength(USART_TypeDef *LPUARTx, uint32_t StopBits)
+{
+  MODIFY_REG(LPUARTx->CR2, USART_CR2_STOP, StopBits);
+}
+
+/**
+  * @brief  Retrieve the length of the stop bits
+  * @rmtoll CR2          STOP          LL_LPUART_GetStopBitsLength
+  * @param  LPUARTx LPUART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPUART_STOPBITS_1
+  *         @arg @ref LL_LPUART_STOPBITS_2
+  */
+__STATIC_INLINE uint32_t LL_LPUART_GetStopBitsLength(USART_TypeDef *LPUARTx)
+{
+  return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_STOP));
+}
+
+/**
+  * @brief  Configure Character frame format (Datawidth, Parity control, Stop Bits)
+  * @note   Call of this function is equivalent to following function call sequence :
+  *         - Data Width configuration using @ref LL_LPUART_SetDataWidth() function
+  *         - Parity Control and mode configuration using @ref LL_LPUART_SetParity() function
+  *         - Stop bits configuration using @ref LL_LPUART_SetStopBitsLength() function
+  * @rmtoll CR1          PS            LL_LPUART_ConfigCharacter\n
+  *         CR1          PCE           LL_LPUART_ConfigCharacter\n
+  *         CR1          M             LL_LPUART_ConfigCharacter\n
+  *         CR2          STOP          LL_LPUART_ConfigCharacter
+  * @param  LPUARTx LPUART Instance
+  * @param  DataWidth This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_DATAWIDTH_7B
+  *         @arg @ref LL_LPUART_DATAWIDTH_8B
+  *         @arg @ref LL_LPUART_DATAWIDTH_9B
+  * @param  Parity This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_PARITY_NONE
+  *         @arg @ref LL_LPUART_PARITY_EVEN
+  *         @arg @ref LL_LPUART_PARITY_ODD
+  * @param  StopBits This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_STOPBITS_1
+  *         @arg @ref LL_LPUART_STOPBITS_2
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_ConfigCharacter(USART_TypeDef *LPUARTx, uint32_t DataWidth, uint32_t Parity,
+                                               uint32_t StopBits)
+{
+  MODIFY_REG(LPUARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth);
+  MODIFY_REG(LPUARTx->CR2, USART_CR2_STOP, StopBits);
+}
+
+/**
+  * @brief  Configure TX/RX pins swapping setting.
+  * @rmtoll CR2          SWAP          LL_LPUART_SetTXRXSwap
+  * @param  LPUARTx LPUART Instance
+  * @param  SwapConfig This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_TXRX_STANDARD
+  *         @arg @ref LL_LPUART_TXRX_SWAPPED
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_SetTXRXSwap(USART_TypeDef *LPUARTx, uint32_t SwapConfig)
+{
+  MODIFY_REG(LPUARTx->CR2, USART_CR2_SWAP, SwapConfig);
+}
+
+/**
+  * @brief  Retrieve TX/RX pins swapping configuration.
+  * @rmtoll CR2          SWAP          LL_LPUART_GetTXRXSwap
+  * @param  LPUARTx LPUART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPUART_TXRX_STANDARD
+  *         @arg @ref LL_LPUART_TXRX_SWAPPED
+  */
+__STATIC_INLINE uint32_t LL_LPUART_GetTXRXSwap(USART_TypeDef *LPUARTx)
+{
+  return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_SWAP));
+}
+
+/**
+  * @brief  Configure RX pin active level logic
+  * @rmtoll CR2          RXINV         LL_LPUART_SetRXPinLevel
+  * @param  LPUARTx LPUART Instance
+  * @param  PinInvMethod This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_RXPIN_LEVEL_STANDARD
+  *         @arg @ref LL_LPUART_RXPIN_LEVEL_INVERTED
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_SetRXPinLevel(USART_TypeDef *LPUARTx, uint32_t PinInvMethod)
+{
+  MODIFY_REG(LPUARTx->CR2, USART_CR2_RXINV, PinInvMethod);
+}
+
+/**
+  * @brief  Retrieve RX pin active level logic configuration
+  * @rmtoll CR2          RXINV         LL_LPUART_GetRXPinLevel
+  * @param  LPUARTx LPUART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPUART_RXPIN_LEVEL_STANDARD
+  *         @arg @ref LL_LPUART_RXPIN_LEVEL_INVERTED
+  */
+__STATIC_INLINE uint32_t LL_LPUART_GetRXPinLevel(USART_TypeDef *LPUARTx)
+{
+  return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_RXINV));
+}
+
+/**
+  * @brief  Configure TX pin active level logic
+  * @rmtoll CR2          TXINV         LL_LPUART_SetTXPinLevel
+  * @param  LPUARTx LPUART Instance
+  * @param  PinInvMethod This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_TXPIN_LEVEL_STANDARD
+  *         @arg @ref LL_LPUART_TXPIN_LEVEL_INVERTED
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_SetTXPinLevel(USART_TypeDef *LPUARTx, uint32_t PinInvMethod)
+{
+  MODIFY_REG(LPUARTx->CR2, USART_CR2_TXINV, PinInvMethod);
+}
+
+/**
+  * @brief  Retrieve TX pin active level logic configuration
+  * @rmtoll CR2          TXINV         LL_LPUART_GetTXPinLevel
+  * @param  LPUARTx LPUART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPUART_TXPIN_LEVEL_STANDARD
+  *         @arg @ref LL_LPUART_TXPIN_LEVEL_INVERTED
+  */
+__STATIC_INLINE uint32_t LL_LPUART_GetTXPinLevel(USART_TypeDef *LPUARTx)
+{
+  return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_TXINV));
+}
+
+/**
+  * @brief  Configure Binary data logic.
+  *
+  * @note   Allow to define how Logical data from the data register are send/received :
+  *         either in positive/direct logic (1=H, 0=L) or in negative/inverse logic (1=L, 0=H)
+  * @rmtoll CR2          DATAINV       LL_LPUART_SetBinaryDataLogic
+  * @param  LPUARTx LPUART Instance
+  * @param  DataLogic This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_BINARY_LOGIC_POSITIVE
+  *         @arg @ref LL_LPUART_BINARY_LOGIC_NEGATIVE
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_SetBinaryDataLogic(USART_TypeDef *LPUARTx, uint32_t DataLogic)
+{
+  MODIFY_REG(LPUARTx->CR2, USART_CR2_DATAINV, DataLogic);
+}
+
+/**
+  * @brief  Retrieve Binary data configuration
+  * @rmtoll CR2          DATAINV       LL_LPUART_GetBinaryDataLogic
+  * @param  LPUARTx LPUART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPUART_BINARY_LOGIC_POSITIVE
+  *         @arg @ref LL_LPUART_BINARY_LOGIC_NEGATIVE
+  */
+__STATIC_INLINE uint32_t LL_LPUART_GetBinaryDataLogic(USART_TypeDef *LPUARTx)
+{
+  return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_DATAINV));
+}
+
+/**
+  * @brief  Configure transfer bit order (either Less or Most Significant Bit First)
+  * @note   MSB First means data is transmitted/received with the MSB first, following the start bit.
+  *         LSB First means data is transmitted/received with data bit 0 first, following the start bit.
+  * @rmtoll CR2          MSBFIRST      LL_LPUART_SetTransferBitOrder
+  * @param  LPUARTx LPUART Instance
+  * @param  BitOrder This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_BITORDER_LSBFIRST
+  *         @arg @ref LL_LPUART_BITORDER_MSBFIRST
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_SetTransferBitOrder(USART_TypeDef *LPUARTx, uint32_t BitOrder)
+{
+  MODIFY_REG(LPUARTx->CR2, USART_CR2_MSBFIRST, BitOrder);
+}
+
+/**
+  * @brief  Return transfer bit order (either Less or Most Significant Bit First)
+  * @note   MSB First means data is transmitted/received with the MSB first, following the start bit.
+  *         LSB First means data is transmitted/received with data bit 0 first, following the start bit.
+  * @rmtoll CR2          MSBFIRST      LL_LPUART_GetTransferBitOrder
+  * @param  LPUARTx LPUART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPUART_BITORDER_LSBFIRST
+  *         @arg @ref LL_LPUART_BITORDER_MSBFIRST
+  */
+__STATIC_INLINE uint32_t LL_LPUART_GetTransferBitOrder(USART_TypeDef *LPUARTx)
+{
+  return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_MSBFIRST));
+}
+
+/**
+  * @brief  Set Address of the LPUART node.
+  * @note   This is used in multiprocessor communication during Mute mode or Stop mode,
+  *         for wake up with address mark detection.
+  * @note   4bits address node is used when 4-bit Address Detection is selected in ADDM7.
+  *         (b7-b4 should be set to 0)
+  *         8bits address node is used when 7-bit Address Detection is selected in ADDM7.
+  *         (This is used in multiprocessor communication during Mute mode or Stop mode,
+  *         for wake up with 7-bit address mark detection.
+  *         The MSB of the character sent by the transmitter should be equal to 1.
+  *         It may also be used for character detection during normal reception,
+  *         Mute mode inactive (for example, end of block detection in ModBus protocol).
+  *         In this case, the whole received character (8-bit) is compared to the ADD[7:0]
+  *         value and CMF flag is set on match)
+  * @rmtoll CR2          ADD           LL_LPUART_ConfigNodeAddress\n
+  *         CR2          ADDM7         LL_LPUART_ConfigNodeAddress
+  * @param  LPUARTx LPUART Instance
+  * @param  AddressLen This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_ADDRESS_DETECT_4B
+  *         @arg @ref LL_LPUART_ADDRESS_DETECT_7B
+  * @param  NodeAddress 4 or 7 bit Address of the LPUART node.
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_ConfigNodeAddress(USART_TypeDef *LPUARTx, uint32_t AddressLen, uint32_t NodeAddress)
+{
+  MODIFY_REG(LPUARTx->CR2, USART_CR2_ADD | USART_CR2_ADDM7,
+             (uint32_t)(AddressLen | (NodeAddress << USART_CR2_ADD_Pos)));
+}
+
+/**
+  * @brief  Return 8 bit Address of the LPUART node as set in ADD field of CR2.
+  * @note   If 4-bit Address Detection is selected in ADDM7,
+  *         only 4bits (b3-b0) of returned value are relevant (b31-b4 are not relevant)
+  *         If 7-bit Address Detection is selected in ADDM7,
+  *         only 8bits (b7-b0) of returned value are relevant (b31-b8 are not relevant)
+  * @rmtoll CR2          ADD           LL_LPUART_GetNodeAddress
+  * @param  LPUARTx LPUART Instance
+  * @retval Address of the LPUART node (Value between Min_Data=0 and Max_Data=255)
+  */
+__STATIC_INLINE uint32_t LL_LPUART_GetNodeAddress(USART_TypeDef *LPUARTx)
+{
+  return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_ADD) >> USART_CR2_ADD_Pos);
+}
+
+/**
+  * @brief  Return Length of Node Address used in Address Detection mode (7-bit or 4-bit)
+  * @rmtoll CR2          ADDM7         LL_LPUART_GetNodeAddressLen
+  * @param  LPUARTx LPUART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPUART_ADDRESS_DETECT_4B
+  *         @arg @ref LL_LPUART_ADDRESS_DETECT_7B
+  */
+__STATIC_INLINE uint32_t LL_LPUART_GetNodeAddressLen(USART_TypeDef *LPUARTx)
+{
+  return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_ADDM7));
+}
+
+/**
+  * @brief  Enable RTS HW Flow Control
+  * @rmtoll CR3          RTSE          LL_LPUART_EnableRTSHWFlowCtrl
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableRTSHWFlowCtrl(USART_TypeDef *LPUARTx)
+{
+  SET_BIT(LPUARTx->CR3, USART_CR3_RTSE);
+}
+
+/**
+  * @brief  Disable RTS HW Flow Control
+  * @rmtoll CR3          RTSE          LL_LPUART_DisableRTSHWFlowCtrl
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableRTSHWFlowCtrl(USART_TypeDef *LPUARTx)
+{
+  CLEAR_BIT(LPUARTx->CR3, USART_CR3_RTSE);
+}
+
+/**
+  * @brief  Enable CTS HW Flow Control
+  * @rmtoll CR3          CTSE          LL_LPUART_EnableCTSHWFlowCtrl
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableCTSHWFlowCtrl(USART_TypeDef *LPUARTx)
+{
+  SET_BIT(LPUARTx->CR3, USART_CR3_CTSE);
+}
+
+/**
+  * @brief  Disable CTS HW Flow Control
+  * @rmtoll CR3          CTSE          LL_LPUART_DisableCTSHWFlowCtrl
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableCTSHWFlowCtrl(USART_TypeDef *LPUARTx)
+{
+  CLEAR_BIT(LPUARTx->CR3, USART_CR3_CTSE);
+}
+
+/**
+  * @brief  Configure HW Flow Control mode (both CTS and RTS)
+  * @rmtoll CR3          RTSE          LL_LPUART_SetHWFlowCtrl\n
+  *         CR3          CTSE          LL_LPUART_SetHWFlowCtrl
+  * @param  LPUARTx LPUART Instance
+  * @param  HardwareFlowControl This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_HWCONTROL_NONE
+  *         @arg @ref LL_LPUART_HWCONTROL_RTS
+  *         @arg @ref LL_LPUART_HWCONTROL_CTS
+  *         @arg @ref LL_LPUART_HWCONTROL_RTS_CTS
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_SetHWFlowCtrl(USART_TypeDef *LPUARTx, uint32_t HardwareFlowControl)
+{
+  MODIFY_REG(LPUARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
+}
+
+/**
+  * @brief  Return HW Flow Control configuration (both CTS and RTS)
+  * @rmtoll CR3          RTSE          LL_LPUART_GetHWFlowCtrl\n
+  *         CR3          CTSE          LL_LPUART_GetHWFlowCtrl
+  * @param  LPUARTx LPUART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPUART_HWCONTROL_NONE
+  *         @arg @ref LL_LPUART_HWCONTROL_RTS
+  *         @arg @ref LL_LPUART_HWCONTROL_CTS
+  *         @arg @ref LL_LPUART_HWCONTROL_RTS_CTS
+  */
+__STATIC_INLINE uint32_t LL_LPUART_GetHWFlowCtrl(USART_TypeDef *LPUARTx)
+{
+  return (uint32_t)(READ_BIT(LPUARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
+}
+
+/**
+  * @brief  Enable Overrun detection
+  * @rmtoll CR3          OVRDIS        LL_LPUART_EnableOverrunDetect
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableOverrunDetect(USART_TypeDef *LPUARTx)
+{
+  CLEAR_BIT(LPUARTx->CR3, USART_CR3_OVRDIS);
+}
+
+/**
+  * @brief  Disable Overrun detection
+  * @rmtoll CR3          OVRDIS        LL_LPUART_DisableOverrunDetect
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableOverrunDetect(USART_TypeDef *LPUARTx)
+{
+  SET_BIT(LPUARTx->CR3, USART_CR3_OVRDIS);
+}
+
+/**
+  * @brief  Indicate if Overrun detection is enabled
+  * @rmtoll CR3          OVRDIS        LL_LPUART_IsEnabledOverrunDetect
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabledOverrunDetect(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR3, USART_CR3_OVRDIS) != USART_CR3_OVRDIS) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Select event type for Wake UP Interrupt Flag (WUS[1:0] bits)
+  * @rmtoll CR3          WUS           LL_LPUART_SetWKUPType
+  * @param  LPUARTx LPUART Instance
+  * @param  Type This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_WAKEUP_ON_ADDRESS
+  *         @arg @ref LL_LPUART_WAKEUP_ON_STARTBIT
+  *         @arg @ref LL_LPUART_WAKEUP_ON_RXNE
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_SetWKUPType(USART_TypeDef *LPUARTx, uint32_t Type)
+{
+  MODIFY_REG(LPUARTx->CR3, USART_CR3_WUS, Type);
+}
+
+/**
+  * @brief  Return event type for Wake UP Interrupt Flag (WUS[1:0] bits)
+  * @rmtoll CR3          WUS           LL_LPUART_GetWKUPType
+  * @param  LPUARTx LPUART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPUART_WAKEUP_ON_ADDRESS
+  *         @arg @ref LL_LPUART_WAKEUP_ON_STARTBIT
+  *         @arg @ref LL_LPUART_WAKEUP_ON_RXNE
+  */
+__STATIC_INLINE uint32_t LL_LPUART_GetWKUPType(USART_TypeDef *LPUARTx)
+{
+  return (uint32_t)(READ_BIT(LPUARTx->CR3, USART_CR3_WUS));
+}
+
+/**
+  * @brief  Configure LPUART BRR register for achieving expected Baud Rate value.
+  *
+  * @note   Compute and set LPUARTDIV value in BRR Register (full BRR content)
+  *         according to used Peripheral Clock and expected Baud Rate values
+  * @note   Peripheral clock and Baud Rate values provided as function parameters should be valid
+  *         (Baud rate value != 0).
+  * @note   Provided that LPUARTx_BRR must be > = 0x300 and LPUART_BRR is 20-bit,
+  *         a care should be taken when generating high baud rates using high PeriphClk
+  *         values. PeriphClk must be in the range [3 x BaudRate, 4096 x BaudRate].
+  * @rmtoll BRR          BRR           LL_LPUART_SetBaudRate
+  * @param  LPUARTx LPUART Instance
+  * @param  PeriphClk Peripheral Clock
+  * @param  PrescalerValue This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_PRESCALER_DIV1
+  *         @arg @ref LL_LPUART_PRESCALER_DIV2
+  *         @arg @ref LL_LPUART_PRESCALER_DIV4
+  *         @arg @ref LL_LPUART_PRESCALER_DIV6
+  *         @arg @ref LL_LPUART_PRESCALER_DIV8
+  *         @arg @ref LL_LPUART_PRESCALER_DIV10
+  *         @arg @ref LL_LPUART_PRESCALER_DIV12
+  *         @arg @ref LL_LPUART_PRESCALER_DIV16
+  *         @arg @ref LL_LPUART_PRESCALER_DIV32
+  *         @arg @ref LL_LPUART_PRESCALER_DIV64
+  *         @arg @ref LL_LPUART_PRESCALER_DIV128
+  *         @arg @ref LL_LPUART_PRESCALER_DIV256
+  * @param  BaudRate Baud Rate
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_SetBaudRate(USART_TypeDef *LPUARTx, uint32_t PeriphClk, uint32_t PrescalerValue,
+                                           uint32_t BaudRate)
+{
+  if (BaudRate != 0U)
+  {
+    LPUARTx->BRR = __LL_LPUART_DIV(PeriphClk, PrescalerValue, BaudRate);
+  }
+}
+
+/**
+  * @brief  Return current Baud Rate value, according to LPUARTDIV present in BRR register
+  *         (full BRR content), and to used Peripheral Clock values
+  * @note   In case of non-initialized or invalid value stored in BRR register, value 0 will be returned.
+  * @rmtoll BRR          BRR           LL_LPUART_GetBaudRate
+  * @param  LPUARTx LPUART Instance
+  * @param  PeriphClk Peripheral Clock
+  * @param  PrescalerValue This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_PRESCALER_DIV1
+  *         @arg @ref LL_LPUART_PRESCALER_DIV2
+  *         @arg @ref LL_LPUART_PRESCALER_DIV4
+  *         @arg @ref LL_LPUART_PRESCALER_DIV6
+  *         @arg @ref LL_LPUART_PRESCALER_DIV8
+  *         @arg @ref LL_LPUART_PRESCALER_DIV10
+  *         @arg @ref LL_LPUART_PRESCALER_DIV12
+  *         @arg @ref LL_LPUART_PRESCALER_DIV16
+  *         @arg @ref LL_LPUART_PRESCALER_DIV32
+  *         @arg @ref LL_LPUART_PRESCALER_DIV64
+  *         @arg @ref LL_LPUART_PRESCALER_DIV128
+  *         @arg @ref LL_LPUART_PRESCALER_DIV256
+  * @retval Baud Rate
+  */
+__STATIC_INLINE uint32_t LL_LPUART_GetBaudRate(USART_TypeDef *LPUARTx, uint32_t PeriphClk, uint32_t PrescalerValue)
+{
+  uint32_t lpuartdiv;
+  uint32_t brrresult;
+  uint32_t periphclkpresc = (uint32_t)(PeriphClk / (LPUART_PRESCALER_TAB[(uint16_t)PrescalerValue]));
+
+  lpuartdiv = LPUARTx->BRR & LPUART_BRR_MASK;
+
+  if (lpuartdiv >= LPUART_BRR_MIN_VALUE)
+  {
+    brrresult = (uint32_t)(((uint64_t)(periphclkpresc) * LPUART_LPUARTDIV_FREQ_MUL) / lpuartdiv);
+  }
+  else
+  {
+    brrresult = 0x0UL;
+  }
+
+  return (brrresult);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EF_Configuration_HalfDuplex Configuration functions related to Half Duplex feature
+  * @{
+  */
+
+/**
+  * @brief  Enable Single Wire Half-Duplex mode
+  * @rmtoll CR3          HDSEL         LL_LPUART_EnableHalfDuplex
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableHalfDuplex(USART_TypeDef *LPUARTx)
+{
+  SET_BIT(LPUARTx->CR3, USART_CR3_HDSEL);
+}
+
+/**
+  * @brief  Disable Single Wire Half-Duplex mode
+  * @rmtoll CR3          HDSEL         LL_LPUART_DisableHalfDuplex
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableHalfDuplex(USART_TypeDef *LPUARTx)
+{
+  CLEAR_BIT(LPUARTx->CR3, USART_CR3_HDSEL);
+}
+
+/**
+  * @brief  Indicate if Single Wire Half-Duplex mode is enabled
+  * @rmtoll CR3          HDSEL         LL_LPUART_IsEnabledHalfDuplex
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabledHalfDuplex(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR3, USART_CR3_HDSEL) == (USART_CR3_HDSEL)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EF_Configuration_DE Configuration functions related to Driver Enable feature
+  * @{
+  */
+
+/**
+  * @brief  Set DEDT (Driver Enable De-Assertion Time), Time value expressed on 5 bits ([4:0] bits).
+  * @rmtoll CR1          DEDT          LL_LPUART_SetDEDeassertionTime
+  * @param  LPUARTx LPUART Instance
+  * @param  Time Value between Min_Data=0 and Max_Data=31
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_SetDEDeassertionTime(USART_TypeDef *LPUARTx, uint32_t Time)
+{
+  MODIFY_REG(LPUARTx->CR1, USART_CR1_DEDT, Time << USART_CR1_DEDT_Pos);
+}
+
+/**
+  * @brief  Return DEDT (Driver Enable De-Assertion Time)
+  * @rmtoll CR1          DEDT          LL_LPUART_GetDEDeassertionTime
+  * @param  LPUARTx LPUART Instance
+  * @retval Time value expressed on 5 bits ([4:0] bits) : c
+  */
+__STATIC_INLINE uint32_t LL_LPUART_GetDEDeassertionTime(USART_TypeDef *LPUARTx)
+{
+  return (uint32_t)(READ_BIT(LPUARTx->CR1, USART_CR1_DEDT) >> USART_CR1_DEDT_Pos);
+}
+
+/**
+  * @brief  Set DEAT (Driver Enable Assertion Time), Time value expressed on 5 bits ([4:0] bits).
+  * @rmtoll CR1          DEAT          LL_LPUART_SetDEAssertionTime
+  * @param  LPUARTx LPUART Instance
+  * @param  Time Value between Min_Data=0 and Max_Data=31
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_SetDEAssertionTime(USART_TypeDef *LPUARTx, uint32_t Time)
+{
+  MODIFY_REG(LPUARTx->CR1, USART_CR1_DEAT, Time << USART_CR1_DEAT_Pos);
+}
+
+/**
+  * @brief  Return DEAT (Driver Enable Assertion Time)
+  * @rmtoll CR1          DEAT          LL_LPUART_GetDEAssertionTime
+  * @param  LPUARTx LPUART Instance
+  * @retval Time value expressed on 5 bits ([4:0] bits) : Time Value between Min_Data=0 and Max_Data=31
+  */
+__STATIC_INLINE uint32_t LL_LPUART_GetDEAssertionTime(USART_TypeDef *LPUARTx)
+{
+  return (uint32_t)(READ_BIT(LPUARTx->CR1, USART_CR1_DEAT) >> USART_CR1_DEAT_Pos);
+}
+
+/**
+  * @brief  Enable Driver Enable (DE) Mode
+  * @rmtoll CR3          DEM           LL_LPUART_EnableDEMode
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableDEMode(USART_TypeDef *LPUARTx)
+{
+  SET_BIT(LPUARTx->CR3, USART_CR3_DEM);
+}
+
+/**
+  * @brief  Disable Driver Enable (DE) Mode
+  * @rmtoll CR3          DEM           LL_LPUART_DisableDEMode
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableDEMode(USART_TypeDef *LPUARTx)
+{
+  CLEAR_BIT(LPUARTx->CR3, USART_CR3_DEM);
+}
+
+/**
+  * @brief  Indicate if Driver Enable (DE) Mode is enabled
+  * @rmtoll CR3          DEM           LL_LPUART_IsEnabledDEMode
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabledDEMode(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR3, USART_CR3_DEM) == (USART_CR3_DEM)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Select Driver Enable Polarity
+  * @rmtoll CR3          DEP           LL_LPUART_SetDESignalPolarity
+  * @param  LPUARTx LPUART Instance
+  * @param  Polarity This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_DE_POLARITY_HIGH
+  *         @arg @ref LL_LPUART_DE_POLARITY_LOW
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_SetDESignalPolarity(USART_TypeDef *LPUARTx, uint32_t Polarity)
+{
+  MODIFY_REG(LPUARTx->CR3, USART_CR3_DEP, Polarity);
+}
+
+/**
+  * @brief  Return Driver Enable Polarity
+  * @rmtoll CR3          DEP           LL_LPUART_GetDESignalPolarity
+  * @param  LPUARTx LPUART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_LPUART_DE_POLARITY_HIGH
+  *         @arg @ref LL_LPUART_DE_POLARITY_LOW
+  */
+__STATIC_INLINE uint32_t LL_LPUART_GetDESignalPolarity(USART_TypeDef *LPUARTx)
+{
+  return (uint32_t)(READ_BIT(LPUARTx->CR3, USART_CR3_DEP));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EF_FLAG_Management FLAG_Management
+  * @{
+  */
+
+/**
+  * @brief  Check if the LPUART Parity Error Flag is set or not
+  * @rmtoll ISR          PE            LL_LPUART_IsActiveFlag_PE
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_PE(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->ISR, USART_ISR_PE) == (USART_ISR_PE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART Framing Error Flag is set or not
+  * @rmtoll ISR          FE            LL_LPUART_IsActiveFlag_FE
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_FE(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART Noise error detected Flag is set or not
+  * @rmtoll ISR          NE            LL_LPUART_IsActiveFlag_NE
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_NE(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART OverRun Error Flag is set or not
+  * @rmtoll ISR          ORE           LL_LPUART_IsActiveFlag_ORE
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_ORE(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART IDLE line detected Flag is set or not
+  * @rmtoll ISR          IDLE          LL_LPUART_IsActiveFlag_IDLE
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_IDLE(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
+}
+
+/* Legacy define */
+#define LL_LPUART_IsActiveFlag_RXNE  LL_LPUART_IsActiveFlag_RXNE_RXFNE
+
+/**
+  * @brief  Check if the LPUART Read Data Register or LPUART RX FIFO Not Empty Flag is set or not
+  * @rmtoll ISR          RXNE_RXFNE    LL_LPUART_IsActiveFlag_RXNE_RXFNE
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_RXNE_RXFNE(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART Transmission Complete Flag is set or not
+  * @rmtoll ISR          TC            LL_LPUART_IsActiveFlag_TC
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_TC(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
+}
+
+/* Legacy define */
+#define LL_LPUART_IsActiveFlag_TXE  LL_LPUART_IsActiveFlag_TXE_TXFNF
+
+/**
+  * @brief  Check if the LPUART Transmit Data Register Empty or LPUART TX FIFO Not Full Flag is set or not
+  * @rmtoll ISR          TXE_TXFNF     LL_LPUART_IsActiveFlag_TXE_TXFNF
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_TXE_TXFNF(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART CTS interrupt Flag is set or not
+  * @rmtoll ISR          CTSIF         LL_LPUART_IsActiveFlag_nCTS
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_nCTS(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->ISR, USART_ISR_CTSIF) == (USART_ISR_CTSIF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART CTS Flag is set or not
+  * @rmtoll ISR          CTS           LL_LPUART_IsActiveFlag_CTS
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_CTS(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->ISR, USART_ISR_CTS) == (USART_ISR_CTS)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART Busy Flag is set or not
+  * @rmtoll ISR          BUSY          LL_LPUART_IsActiveFlag_BUSY
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_BUSY(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->ISR, USART_ISR_BUSY) == (USART_ISR_BUSY)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART Character Match Flag is set or not
+  * @rmtoll ISR          CMF           LL_LPUART_IsActiveFlag_CM
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_CM(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->ISR, USART_ISR_CMF) == (USART_ISR_CMF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART Send Break Flag is set or not
+  * @rmtoll ISR          SBKF          LL_LPUART_IsActiveFlag_SBK
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_SBK(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->ISR, USART_ISR_SBKF) == (USART_ISR_SBKF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART Receive Wake Up from mute mode Flag is set or not
+  * @rmtoll ISR          RWU           LL_LPUART_IsActiveFlag_RWU
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_RWU(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->ISR, USART_ISR_RWU) == (USART_ISR_RWU)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART Wake Up from stop mode Flag is set or not
+  * @rmtoll ISR          WUF           LL_LPUART_IsActiveFlag_WKUP
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_WKUP(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->ISR, USART_ISR_WUF) == (USART_ISR_WUF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART Transmit Enable Acknowledge Flag is set or not
+  * @rmtoll ISR          TEACK         LL_LPUART_IsActiveFlag_TEACK
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_TEACK(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART Receive Enable Acknowledge Flag is set or not
+  * @rmtoll ISR          REACK         LL_LPUART_IsActiveFlag_REACK
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_REACK(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART TX FIFO Empty Flag is set or not
+  * @rmtoll ISR          TXFE          LL_LPUART_IsActiveFlag_TXFE
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_TXFE(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->ISR, USART_ISR_TXFE) == (USART_ISR_TXFE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART RX FIFO Full Flag is set or not
+  * @rmtoll ISR          RXFF          LL_LPUART_IsActiveFlag_RXFF
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_RXFF(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->ISR, USART_ISR_RXFF) == (USART_ISR_RXFF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART TX FIFO Threshold Flag is set or not
+  * @rmtoll ISR          TXFT          LL_LPUART_IsActiveFlag_TXFT
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_TXFT(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->ISR, USART_ISR_TXFT) == (USART_ISR_TXFT)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART RX FIFO Threshold Flag is set or not
+  * @rmtoll ISR          RXFT          LL_LPUART_IsActiveFlag_RXFT
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_RXFT(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->ISR, USART_ISR_RXFT) == (USART_ISR_RXFT)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear Parity Error Flag
+  * @rmtoll ICR          PECF          LL_LPUART_ClearFlag_PE
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_ClearFlag_PE(USART_TypeDef *LPUARTx)
+{
+  WRITE_REG(LPUARTx->ICR, USART_ICR_PECF);
+}
+
+/**
+  * @brief  Clear Framing Error Flag
+  * @rmtoll ICR          FECF          LL_LPUART_ClearFlag_FE
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_ClearFlag_FE(USART_TypeDef *LPUARTx)
+{
+  WRITE_REG(LPUARTx->ICR, USART_ICR_FECF);
+}
+
+/**
+  * @brief  Clear Noise detected Flag
+  * @rmtoll ICR          NECF          LL_LPUART_ClearFlag_NE
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_ClearFlag_NE(USART_TypeDef *LPUARTx)
+{
+  WRITE_REG(LPUARTx->ICR, USART_ICR_NECF);
+}
+
+/**
+  * @brief  Clear OverRun Error Flag
+  * @rmtoll ICR          ORECF         LL_LPUART_ClearFlag_ORE
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_ClearFlag_ORE(USART_TypeDef *LPUARTx)
+{
+  WRITE_REG(LPUARTx->ICR, USART_ICR_ORECF);
+}
+
+/**
+  * @brief  Clear IDLE line detected Flag
+  * @rmtoll ICR          IDLECF        LL_LPUART_ClearFlag_IDLE
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_ClearFlag_IDLE(USART_TypeDef *LPUARTx)
+{
+  WRITE_REG(LPUARTx->ICR, USART_ICR_IDLECF);
+}
+
+/**
+  * @brief  Clear TX FIFO Empty Flag
+  * @rmtoll ICR          TXFECF        LL_LPUART_ClearFlag_TXFE
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_ClearFlag_TXFE(USART_TypeDef *LPUARTx)
+{
+  WRITE_REG(LPUARTx->ICR, USART_ICR_TXFECF);
+}
+
+/**
+  * @brief  Clear Transmission Complete Flag
+  * @rmtoll ICR          TCCF          LL_LPUART_ClearFlag_TC
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_ClearFlag_TC(USART_TypeDef *LPUARTx)
+{
+  WRITE_REG(LPUARTx->ICR, USART_ICR_TCCF);
+}
+
+/**
+  * @brief  Clear CTS Interrupt Flag
+  * @rmtoll ICR          CTSCF         LL_LPUART_ClearFlag_nCTS
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_ClearFlag_nCTS(USART_TypeDef *LPUARTx)
+{
+  WRITE_REG(LPUARTx->ICR, USART_ICR_CTSCF);
+}
+
+/**
+  * @brief  Clear Character Match Flag
+  * @rmtoll ICR          CMCF          LL_LPUART_ClearFlag_CM
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_ClearFlag_CM(USART_TypeDef *LPUARTx)
+{
+  WRITE_REG(LPUARTx->ICR, USART_ICR_CMCF);
+}
+
+/**
+  * @brief  Clear Wake Up from stop mode Flag
+  * @rmtoll ICR          WUCF          LL_LPUART_ClearFlag_WKUP
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_ClearFlag_WKUP(USART_TypeDef *LPUARTx)
+{
+  WRITE_REG(LPUARTx->ICR, USART_ICR_WUCF);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EF_IT_Management IT_Management
+  * @{
+  */
+
+/**
+  * @brief  Enable IDLE Interrupt
+  * @rmtoll CR1          IDLEIE        LL_LPUART_EnableIT_IDLE
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableIT_IDLE(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_IDLEIE);
+}
+
+/* Legacy define */
+#define LL_LPUART_EnableIT_RXNE  LL_LPUART_EnableIT_RXNE_RXFNE
+
+/**
+  * @brief  Enable RX Not Empty and RX FIFO Not Empty Interrupt
+  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_LPUART_EnableIT_RXNE_RXFNE
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableIT_RXNE_RXFNE(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
+}
+
+/**
+  * @brief  Enable Transmission Complete Interrupt
+  * @rmtoll CR1          TCIE          LL_LPUART_EnableIT_TC
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableIT_TC(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_TCIE);
+}
+
+/* Legacy define */
+#define LL_LPUART_EnableIT_TXE  LL_LPUART_EnableIT_TXE_TXFNF
+
+/**
+  * @brief  Enable TX Empty and TX FIFO Not Full Interrupt
+  * @rmtoll CR1         TXEIE_TXFNFIE  LL_LPUART_EnableIT_TXE_TXFNF
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableIT_TXE_TXFNF(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
+}
+
+/**
+  * @brief  Enable Parity Error Interrupt
+  * @rmtoll CR1          PEIE          LL_LPUART_EnableIT_PE
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableIT_PE(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_PEIE);
+}
+
+/**
+  * @brief  Enable Character Match Interrupt
+  * @rmtoll CR1          CMIE          LL_LPUART_EnableIT_CM
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableIT_CM(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_CMIE);
+}
+
+/**
+  * @brief  Enable TX FIFO Empty Interrupt
+  * @rmtoll CR1          TXFEIE        LL_LPUART_EnableIT_TXFE
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableIT_TXFE(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_TXFEIE);
+}
+
+/**
+  * @brief  Enable RX FIFO Full Interrupt
+  * @rmtoll CR1          RXFFIE        LL_LPUART_EnableIT_RXFF
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableIT_RXFF(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_RXFFIE);
+}
+
+/**
+  * @brief  Enable Error Interrupt
+  * @note   When set, Error Interrupt Enable Bit is enabling interrupt generation in case of a framing
+  *         error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the LPUARTx_ISR register).
+  *         - 0: Interrupt is inhibited
+  *         - 1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the LPUARTx_ISR register.
+  * @rmtoll CR3          EIE           LL_LPUART_EnableIT_ERROR
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableIT_ERROR(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_SET_BIT(LPUARTx->CR3, USART_CR3_EIE);
+}
+
+/**
+  * @brief  Enable CTS Interrupt
+  * @rmtoll CR3          CTSIE         LL_LPUART_EnableIT_CTS
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableIT_CTS(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_SET_BIT(LPUARTx->CR3, USART_CR3_CTSIE);
+}
+
+/**
+  * @brief  Enable Wake Up from Stop Mode Interrupt
+  * @rmtoll CR3          WUFIE         LL_LPUART_EnableIT_WKUP
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableIT_WKUP(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_SET_BIT(LPUARTx->CR3, USART_CR3_WUFIE);
+}
+
+/**
+  * @brief  Enable TX FIFO Threshold Interrupt
+  * @rmtoll CR3          TXFTIE        LL_LPUART_EnableIT_TXFT
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableIT_TXFT(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_SET_BIT(LPUARTx->CR3, USART_CR3_TXFTIE);
+}
+
+/**
+  * @brief  Enable RX FIFO Threshold Interrupt
+  * @rmtoll CR3          RXFTIE        LL_LPUART_EnableIT_RXFT
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableIT_RXFT(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_SET_BIT(LPUARTx->CR3, USART_CR3_RXFTIE);
+}
+
+/**
+  * @brief  Disable IDLE Interrupt
+  * @rmtoll CR1          IDLEIE        LL_LPUART_DisableIT_IDLE
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableIT_IDLE(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_IDLEIE);
+}
+
+/* Legacy define */
+#define LL_LPUART_DisableIT_RXNE  LL_LPUART_DisableIT_RXNE_RXFNE
+
+/**
+  * @brief  Disable RX Not Empty and RX FIFO Not Empty Interrupt
+  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_LPUART_DisableIT_RXNE_RXFNE
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableIT_RXNE_RXFNE(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
+}
+
+/**
+  * @brief  Disable Transmission Complete Interrupt
+  * @rmtoll CR1          TCIE          LL_LPUART_DisableIT_TC
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableIT_TC(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_TCIE);
+}
+
+/* Legacy define */
+#define LL_LPUART_DisableIT_TXE  LL_LPUART_DisableIT_TXE_TXFNF
+
+/**
+  * @brief  Disable TX Empty and TX FIFO Not Full Interrupt
+  * @rmtoll CR1        TXEIE_TXFNFIE  LL_LPUART_DisableIT_TXE_TXFNF
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableIT_TXE_TXFNF(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
+}
+
+/**
+  * @brief  Disable Parity Error Interrupt
+  * @rmtoll CR1          PEIE          LL_LPUART_DisableIT_PE
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableIT_PE(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_PEIE);
+}
+
+/**
+  * @brief  Disable Character Match Interrupt
+  * @rmtoll CR1          CMIE          LL_LPUART_DisableIT_CM
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableIT_CM(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_CMIE);
+}
+
+/**
+  * @brief  Disable TX FIFO Empty Interrupt
+  * @rmtoll CR1          TXFEIE        LL_LPUART_DisableIT_TXFE
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableIT_TXFE(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_TXFEIE);
+}
+
+/**
+  * @brief  Disable RX FIFO Full Interrupt
+  * @rmtoll CR1          RXFFIE        LL_LPUART_DisableIT_RXFF
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableIT_RXFF(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_RXFFIE);
+}
+
+/**
+  * @brief  Disable Error Interrupt
+  * @note   When set, Error Interrupt Enable Bit is enabling interrupt generation in case of a framing
+  *         error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the LPUARTx_ISR register).
+  *         - 0: Interrupt is inhibited
+  *         - 1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the LPUARTx_ISR register.
+  * @rmtoll CR3          EIE           LL_LPUART_DisableIT_ERROR
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableIT_ERROR(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_CLEAR_BIT(LPUARTx->CR3, USART_CR3_EIE);
+}
+
+/**
+  * @brief  Disable CTS Interrupt
+  * @rmtoll CR3          CTSIE         LL_LPUART_DisableIT_CTS
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableIT_CTS(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_CLEAR_BIT(LPUARTx->CR3, USART_CR3_CTSIE);
+}
+
+/**
+  * @brief  Disable Wake Up from Stop Mode Interrupt
+  * @rmtoll CR3          WUFIE         LL_LPUART_DisableIT_WKUP
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableIT_WKUP(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_CLEAR_BIT(LPUARTx->CR3, USART_CR3_WUFIE);
+}
+
+/**
+  * @brief  Disable TX FIFO Threshold Interrupt
+  * @rmtoll CR3          TXFTIE        LL_LPUART_DisableIT_TXFT
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableIT_TXFT(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_CLEAR_BIT(LPUARTx->CR3, USART_CR3_TXFTIE);
+}
+
+/**
+  * @brief  Disable RX FIFO Threshold Interrupt
+  * @rmtoll CR3          RXFTIE        LL_LPUART_DisableIT_RXFT
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableIT_RXFT(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_CLEAR_BIT(LPUARTx->CR3, USART_CR3_RXFTIE);
+}
+
+/**
+  * @brief  Check if the LPUART IDLE Interrupt  source is enabled or disabled.
+  * @rmtoll CR1          IDLEIE        LL_LPUART_IsEnabledIT_IDLE
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_IDLE(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
+}
+
+/* Legacy define */
+#define LL_LPUART_IsEnabledIT_RXNE  LL_LPUART_IsEnabledIT_RXNE_RXFNE
+
+/**
+  * @brief  Check if the LPUART RX Not Empty and LPUART RX FIFO Not Empty Interrupt is enabled or disabled.
+  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_LPUART_IsEnabledIT_RXNE_RXFNE
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_RXNE_RXFNE(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART Transmission Complete Interrupt is enabled or disabled.
+  * @rmtoll CR1          TCIE          LL_LPUART_IsEnabledIT_TC
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_TC(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR1, USART_CR1_TCIE) == (USART_CR1_TCIE)) ? 1UL : 0UL);
+}
+
+/* Legacy define */
+#define LL_LPUART_IsEnabledIT_TXE  LL_LPUART_IsEnabledIT_TXE_TXFNF
+
+/**
+  * @brief  Check if the LPUART TX Empty and LPUART TX FIFO Not Full Interrupt is enabled or disabled
+  * @rmtoll CR1         TXEIE_TXFNFIE  LL_LPUART_IsEnabledIT_TXE_TXFNF
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_TXE_TXFNF(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR1, USART_CR1_TXEIE_TXFNFIE) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART Parity Error Interrupt is enabled or disabled.
+  * @rmtoll CR1          PEIE          LL_LPUART_IsEnabledIT_PE
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_PE(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR1, USART_CR1_PEIE) == (USART_CR1_PEIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART Character Match Interrupt is enabled or disabled.
+  * @rmtoll CR1          CMIE          LL_LPUART_IsEnabledIT_CM
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_CM(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR1, USART_CR1_CMIE) == (USART_CR1_CMIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART TX FIFO Empty Interrupt is enabled or disabled
+  * @rmtoll CR1          TXFEIE        LL_LPUART_IsEnabledIT_TXFE
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_TXFE(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR1, USART_CR1_TXFEIE) == (USART_CR1_TXFEIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART RX FIFO Full Interrupt is enabled or disabled
+  * @rmtoll CR1          RXFFIE        LL_LPUART_IsEnabledIT_RXFF
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_RXFF(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR1, USART_CR1_RXFFIE) == (USART_CR1_RXFFIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART Error Interrupt is enabled or disabled.
+  * @rmtoll CR3          EIE           LL_LPUART_IsEnabledIT_ERROR
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_ERROR(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART CTS Interrupt is enabled or disabled.
+  * @rmtoll CR3          CTSIE         LL_LPUART_IsEnabledIT_CTS
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_CTS(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR3, USART_CR3_CTSIE) == (USART_CR3_CTSIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the LPUART Wake Up from Stop Mode Interrupt is enabled or disabled.
+  * @rmtoll CR3          WUFIE         LL_LPUART_IsEnabledIT_WKUP
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_WKUP(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR3, USART_CR3_WUFIE) == (USART_CR3_WUFIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if LPUART TX FIFO Threshold Interrupt is enabled or disabled
+  * @rmtoll CR3          TXFTIE        LL_LPUART_IsEnabledIT_TXFT
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_TXFT(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR3, USART_CR3_TXFTIE) == (USART_CR3_TXFTIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if LPUART RX FIFO Threshold Interrupt is enabled or disabled
+  * @rmtoll CR3          RXFTIE        LL_LPUART_IsEnabledIT_RXFT
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_RXFT(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR3, USART_CR3_RXFTIE) == (USART_CR3_RXFTIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EF_DMA_Management DMA_Management
+  * @{
+  */
+
+/**
+  * @brief  Enable DMA Mode for reception
+  * @rmtoll CR3          DMAR          LL_LPUART_EnableDMAReq_RX
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableDMAReq_RX(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_SET_BIT(LPUARTx->CR3, USART_CR3_DMAR);
+}
+
+/**
+  * @brief  Disable DMA Mode for reception
+  * @rmtoll CR3          DMAR          LL_LPUART_DisableDMAReq_RX
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableDMAReq_RX(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_CLEAR_BIT(LPUARTx->CR3, USART_CR3_DMAR);
+}
+
+/**
+  * @brief  Check if DMA Mode is enabled for reception
+  * @rmtoll CR3          DMAR          LL_LPUART_IsEnabledDMAReq_RX
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabledDMAReq_RX(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR3, USART_CR3_DMAR) == (USART_CR3_DMAR)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable DMA Mode for transmission
+  * @rmtoll CR3          DMAT          LL_LPUART_EnableDMAReq_TX
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableDMAReq_TX(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_SET_BIT(LPUARTx->CR3, USART_CR3_DMAT);
+}
+
+/**
+  * @brief  Disable DMA Mode for transmission
+  * @rmtoll CR3          DMAT          LL_LPUART_DisableDMAReq_TX
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableDMAReq_TX(USART_TypeDef *LPUARTx)
+{
+  ATOMIC_CLEAR_BIT(LPUARTx->CR3, USART_CR3_DMAT);
+}
+
+/**
+  * @brief  Check if DMA Mode is enabled for transmission
+  * @rmtoll CR3          DMAT          LL_LPUART_IsEnabledDMAReq_TX
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabledDMAReq_TX(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR3, USART_CR3_DMAT) == (USART_CR3_DMAT)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable DMA Disabling on Reception Error
+  * @rmtoll CR3          DDRE          LL_LPUART_EnableDMADeactOnRxErr
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_EnableDMADeactOnRxErr(USART_TypeDef *LPUARTx)
+{
+  SET_BIT(LPUARTx->CR3, USART_CR3_DDRE);
+}
+
+/**
+  * @brief  Disable DMA Disabling on Reception Error
+  * @rmtoll CR3          DDRE          LL_LPUART_DisableDMADeactOnRxErr
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_DisableDMADeactOnRxErr(USART_TypeDef *LPUARTx)
+{
+  CLEAR_BIT(LPUARTx->CR3, USART_CR3_DDRE);
+}
+
+/**
+  * @brief  Indicate if DMA Disabling on Reception Error is disabled
+  * @rmtoll CR3          DDRE          LL_LPUART_IsEnabledDMADeactOnRxErr
+  * @param  LPUARTx LPUART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_LPUART_IsEnabledDMADeactOnRxErr(USART_TypeDef *LPUARTx)
+{
+  return ((READ_BIT(LPUARTx->CR3, USART_CR3_DDRE) == (USART_CR3_DDRE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get the LPUART data register address used for DMA transfer
+  * @rmtoll RDR          RDR           LL_LPUART_DMA_GetRegAddr\n
+  * @rmtoll TDR          TDR           LL_LPUART_DMA_GetRegAddr
+  * @param  LPUARTx LPUART Instance
+  * @param  Direction This parameter can be one of the following values:
+  *         @arg @ref LL_LPUART_DMA_REG_DATA_TRANSMIT
+  *         @arg @ref LL_LPUART_DMA_REG_DATA_RECEIVE
+  * @retval Address of data register
+  */
+__STATIC_INLINE uint32_t LL_LPUART_DMA_GetRegAddr(USART_TypeDef *LPUARTx, uint32_t Direction)
+{
+  uint32_t data_reg_addr;
+
+  if (Direction == LL_LPUART_DMA_REG_DATA_TRANSMIT)
+  {
+    /* return address of TDR register */
+    data_reg_addr = (uint32_t) &(LPUARTx->TDR);
+  }
+  else
+  {
+    /* return address of RDR register */
+    data_reg_addr = (uint32_t) &(LPUARTx->RDR);
+  }
+
+  return data_reg_addr;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EF_Data_Management Data_Management
+  * @{
+  */
+
+/**
+  * @brief  Read Receiver Data register (Receive Data value, 8 bits)
+  * @rmtoll RDR          RDR           LL_LPUART_ReceiveData8
+  * @param  LPUARTx LPUART Instance
+  * @retval Time Value between Min_Data=0x00 and Max_Data=0xFF
+  */
+__STATIC_INLINE uint8_t LL_LPUART_ReceiveData8(USART_TypeDef *LPUARTx)
+{
+  return (uint8_t)(READ_BIT(LPUARTx->RDR, USART_RDR_RDR) & 0xFFU);
+}
+
+/**
+  * @brief  Read Receiver Data register (Receive Data value, 9 bits)
+  * @rmtoll RDR          RDR           LL_LPUART_ReceiveData9
+  * @param  LPUARTx LPUART Instance
+  * @retval Time Value between Min_Data=0x00 and Max_Data=0x1FF
+  */
+__STATIC_INLINE uint16_t LL_LPUART_ReceiveData9(USART_TypeDef *LPUARTx)
+{
+  return (uint16_t)(READ_BIT(LPUARTx->RDR, USART_RDR_RDR));
+}
+
+/**
+  * @brief  Write in Transmitter Data Register (Transmit Data value, 8 bits)
+  * @rmtoll TDR          TDR           LL_LPUART_TransmitData8
+  * @param  LPUARTx LPUART Instance
+  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_TransmitData8(USART_TypeDef *LPUARTx, uint8_t Value)
+{
+  LPUARTx->TDR = Value;
+}
+
+/**
+  * @brief  Write in Transmitter Data Register (Transmit Data value, 9 bits)
+  * @rmtoll TDR          TDR           LL_LPUART_TransmitData9
+  * @param  LPUARTx LPUART Instance
+  * @param  Value between Min_Data=0x00 and Max_Data=0x1FF
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_TransmitData9(USART_TypeDef *LPUARTx, uint16_t Value)
+{
+  LPUARTx->TDR = Value & 0x1FFUL;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup LPUART_LL_EF_Execution Execution
+  * @{
+  */
+
+/**
+  * @brief  Request Break sending
+  * @rmtoll RQR          SBKRQ         LL_LPUART_RequestBreakSending
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_RequestBreakSending(USART_TypeDef *LPUARTx)
+{
+  SET_BIT(LPUARTx->RQR, (uint16_t)USART_RQR_SBKRQ);
+}
+
+/**
+  * @brief  Put LPUART in mute mode and set the RWU flag
+  * @rmtoll RQR          MMRQ          LL_LPUART_RequestEnterMuteMode
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_RequestEnterMuteMode(USART_TypeDef *LPUARTx)
+{
+  SET_BIT(LPUARTx->RQR, (uint16_t)USART_RQR_MMRQ);
+}
+
+/**
+  * @brief  Request a Receive Data and FIFO flush
+  * @note   Allows to discard the received data without reading them, and avoid an overrun
+  *         condition.
+  * @rmtoll RQR          RXFRQ         LL_LPUART_RequestRxDataFlush
+  * @param  LPUARTx LPUART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPUART_RequestRxDataFlush(USART_TypeDef *LPUARTx)
+{
+  SET_BIT(LPUARTx->RQR, (uint16_t)USART_RQR_RXFRQ);
+}
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup LPUART_LL_EF_Init Initialization and de-initialization functions
+  * @{
+  */
+ErrorStatus LL_LPUART_DeInit(USART_TypeDef *LPUARTx);
+ErrorStatus LL_LPUART_Init(USART_TypeDef *LPUARTx, LL_LPUART_InitTypeDef *LPUART_InitStruct);
+void        LL_LPUART_StructInit(LL_LPUART_InitTypeDef *LPUART_InitStruct);
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* LPUART1 || LPUART2 */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_LPUART_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_pwr.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_pwr.h
new file mode 100644
index 0000000..11ef14e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_pwr.h
@@ -0,0 +1,1529 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_pwr.h
+  * @author  MCD Application Team
+  * @brief   Header file of PWR LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_PWR_H
+#define STM32G0xx_LL_PWR_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined(PWR)
+
+/** @defgroup PWR_LL PWR
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+
+/* Private constants ---------------------------------------------------------*/
+
+/* Private macros ------------------------------------------------------------*/
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup PWR_LL_Exported_Constants PWR Exported Constants
+  * @{
+  */
+
+/** @defgroup PWR_LL_EC_CLEAR_FLAG Clear Flags Defines
+  * @brief    Flags defines which can be used with LL_PWR_WriteReg function
+  * @{
+  */
+#define LL_PWR_SCR_CSBF                    PWR_SCR_CSBF
+#define LL_PWR_SCR_CWUF                    PWR_SCR_CWUF
+#define LL_PWR_SCR_CWUF6                   PWR_SCR_CWUF6
+#define LL_PWR_SCR_CWUF5                   PWR_SCR_CWUF5
+#define LL_PWR_SCR_CWUF4                   PWR_SCR_CWUF4
+#if defined(PWR_CR3_EWUP3)
+#define LL_PWR_SCR_CWUF3                   PWR_SCR_CWUF3
+#endif /* PWR_CR3_EWUP3 */
+#define LL_PWR_SCR_CWUF2                   PWR_SCR_CWUF2
+#define LL_PWR_SCR_CWUF1                   PWR_SCR_CWUF1
+/**
+  * @}
+  */
+
+/** @defgroup PWR_LL_EC_GET_FLAG Get Flags Defines
+  * @brief    Flags defines which can be used with LL_PWR_ReadReg function
+  * @{
+  */
+#define LL_PWR_SR1_WUFI                    PWR_SR1_WUFI
+#define LL_PWR_SR1_SBF                     PWR_SR1_SBF
+#define LL_PWR_SR1_WUF6                    PWR_SR1_WUF6
+#define LL_PWR_SR1_WUF5                    PWR_SR1_WUF5
+#define LL_PWR_SR1_WUF4                    PWR_SR1_WUF4
+#if defined(PWR_CR3_EWUP3)
+#define LL_PWR_SR1_WUF3                    PWR_SR1_WUF3
+#endif /* PWR_CR3_EWUP3 */
+#define LL_PWR_SR1_WUF2                    PWR_SR1_WUF2
+#define LL_PWR_SR1_WUF1                    PWR_SR1_WUF1
+#if defined(PWR_SR2_PVDO)
+#define LL_PWR_SR2_PVDO                    PWR_SR2_PVDO
+#endif /* PWR_SR2_PVDO */
+#define LL_PWR_SR2_VOSF                    PWR_SR2_VOSF
+#define LL_PWR_SR2_REGLPF                  PWR_SR2_REGLPF
+#define LL_PWR_SR2_REGLPS                  PWR_SR2_REGLPS
+/**
+  * @}
+  */
+
+/** @defgroup PWR_LL_EC_REGU_VOLTAGE REGU VOLTAGE
+  * @{
+  */
+#define LL_PWR_REGU_VOLTAGE_SCALE1         PWR_CR1_VOS_0
+#define LL_PWR_REGU_VOLTAGE_SCALE2         PWR_CR1_VOS_1
+/**
+  * @}
+  */
+
+/** @defgroup PWR_LL_EC_MODE_PWR MODE PWR
+  * @{
+  */
+#define LL_PWR_MODE_STOP0                  (0x00000000UL)
+#define LL_PWR_MODE_STOP1                  (PWR_CR1_LPMS_0)
+#define LL_PWR_MODE_STANDBY                (PWR_CR1_LPMS_1|PWR_CR1_LPMS_0)
+#if defined (PWR_CR1_LPMS_2)
+#define LL_PWR_MODE_SHUTDOWN               (PWR_CR1_LPMS_2)
+#endif /* PWR_CR1_LPMS_2 */
+/**
+  * @}
+  */
+
+#if defined(PWR_CR2_PVDE)
+/** @defgroup PWR_LL_EC_PVDLEVEL PVDLEVEL
+  * @{
+  */
+#define LL_PWR_PVDLLEVEL_0                  0x000000000u                                /* VPVD0 > 2.05 V */
+#define LL_PWR_PVDLLEVEL_1                  (PWR_CR2_PVDFT_0)                           /* VPVD0 > 2.2 V */
+#define LL_PWR_PVDLLEVEL_2                  (PWR_CR2_PVDFT_1)                           /* VPVD1 > 2.36 V */
+#define LL_PWR_PVDLLEVEL_3                  (PWR_CR2_PVDFT_1 | PWR_CR2_PVDFT_0)         /* VPVD2 > 2.52 V */
+#define LL_PWR_PVDLLEVEL_4                  (PWR_CR2_PVDFT_2)                           /* VPVD3 > 2.64 V */
+#define LL_PWR_PVDLLEVEL_5                  (PWR_CR2_PVDFT_2 | PWR_CR2_PVDFT_0)         /* VPVD4 > 2.81 V */
+#define LL_PWR_PVDLLEVEL_6                  (PWR_CR2_PVDFT_2 | PWR_CR2_PVDFT_1)         /* VPVD5 > 2.91 V */
+
+#define LL_PWR_PVDHLEVEL_0                  0x00000000u                                 /* VPDD0 > 2.15 V */
+#define LL_PWR_PVDHLEVEL_1                  (PWR_CR2_PVDRT_0)                           /* VPVD1 > 2.3 V */
+#define LL_PWR_PVDHLEVEL_2                  (PWR_CR2_PVDRT_1)                           /* VPVD1 > 2.46 V */
+#define LL_PWR_PVDHLEVEL_3                  (PWR_CR2_PVDRT_1 | PWR_CR2_PVDRT_0)         /* VPVD2 > 2.62 V */
+#define LL_PWR_PVDHLEVEL_4                  (PWR_CR2_PVDRT_2)                           /* VPVD3 > 2.74 V */
+#define LL_PWR_PVDHLEVEL_5                  (PWR_CR2_PVDRT_2 | PWR_CR2_PVDRT_0)         /* VPVD4 > 2.91 V */
+#define LL_PWR_PVDHLEVEL_6                  (PWR_CR2_PVDRT_2 | PWR_CR2_PVDRT_1)         /* VPVD5 > 3.01 V */
+#define LL_PWR_PVDHLEVEL_7                  (PWR_CR2_PVDRT_2 | PWR_CR2_PVDRT_1 | PWR_CR2_PVDRT_0)  /* External input analog voltage   (Compare internally to VREFINT) */
+/**
+  * @}
+  */
+#endif /* PWR_CR2_PVDE */
+
+#if defined(PWR_PVM_SUPPORT)
+/** @defgroup PWR_LL_EC_PVM_IP PVM_IP
+  * @{
+  */
+#define LL_PWR_PVM_USB                  PWR_CR2_PVMEN_USB                           /*!< Peripheral Voltage Monitoring enable for USB peripheral: Enable to keep the USB peripheral voltage monitoring under control (power domain Vddio2) */
+/**
+  * @}
+  */
+#endif /* PWR_PVM_SUPPORT */
+
+/** @defgroup PWR_LL_EC_WAKEUP WAKEUP
+  * @{
+  */
+#define LL_PWR_WAKEUP_PIN1                 (PWR_CR3_EWUP1)
+#define LL_PWR_WAKEUP_PIN2                 (PWR_CR3_EWUP2)
+#if defined(PWR_CR3_EWUP3)
+#define LL_PWR_WAKEUP_PIN3                 (PWR_CR3_EWUP3)
+#endif /* PWR_CR3_EWUP3 */
+#define LL_PWR_WAKEUP_PIN4                 (PWR_CR3_EWUP4)
+#if defined(PWR_CR3_EWUP5)
+#define LL_PWR_WAKEUP_PIN5                 (PWR_CR3_EWUP5)
+#endif /* PWR_CR3_EWUP5 */
+#define LL_PWR_WAKEUP_PIN6                 (PWR_CR3_EWUP6)
+/**
+  * @}
+  */
+
+/** @defgroup PWR_LL_EC_BATT_CHARG_RESISTOR BATT CHARG RESISTOR
+  * @{
+  */
+#define LL_PWR_BATTCHARG_RESISTOR_5K       0x000000000u
+#define LL_PWR_BATTCHARG_RESISTOR_1_5K     (PWR_CR4_VBRS)
+/**
+  * @}
+  */
+
+/** @defgroup PWR_LL_EC_GPIO GPIO
+  * @{
+  */
+#define LL_PWR_GPIO_A                      ((uint32_t)(&(PWR->PUCRA)))
+#define LL_PWR_GPIO_B                      ((uint32_t)(&(PWR->PUCRB)))
+#define LL_PWR_GPIO_C                      ((uint32_t)(&(PWR->PUCRC)))
+#define LL_PWR_GPIO_D                      ((uint32_t)(&(PWR->PUCRD)))
+#if defined(GPIOE)
+#define LL_PWR_GPIO_E                      ((uint32_t)(&(PWR->PUCRE)))
+#endif /* GPIOE */
+#define LL_PWR_GPIO_F                      ((uint32_t)(&(PWR->PUCRF)))
+/**
+  * @}
+  */
+
+/** @defgroup PWR_LL_EC_GPIO_BIT GPIO BIT
+  * @{
+  */
+#define LL_PWR_GPIO_BIT_0                  0x00000001u
+#define LL_PWR_GPIO_BIT_1                  0x00000002u
+#define LL_PWR_GPIO_BIT_2                  0x00000004u
+#define LL_PWR_GPIO_BIT_3                  0x00000008u
+#define LL_PWR_GPIO_BIT_4                  0x00000010u
+#define LL_PWR_GPIO_BIT_5                  0x00000020u
+#define LL_PWR_GPIO_BIT_6                  0x00000040u
+#define LL_PWR_GPIO_BIT_7                  0x00000080u
+#define LL_PWR_GPIO_BIT_8                  0x00000100u
+#define LL_PWR_GPIO_BIT_9                  0x00000200u
+#define LL_PWR_GPIO_BIT_10                 0x00000400u
+#define LL_PWR_GPIO_BIT_11                 0x00000800u
+#define LL_PWR_GPIO_BIT_12                 0x00001000u
+#define LL_PWR_GPIO_BIT_13                 0x00002000u
+#define LL_PWR_GPIO_BIT_14                 0x00004000u
+#define LL_PWR_GPIO_BIT_15                 0x00008000u
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup PWR_LL_Exported_Macros PWR Exported Macros
+  * @{
+  */
+
+/** @defgroup PWR_LL_EM_WRITE_READ Common Write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in PWR register
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in PWR register
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__)
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup PWR_LL_Exported_Functions PWR Exported Functions
+  * @{
+  */
+
+/** @defgroup PWR_LL_EF_Configuration Configuration
+  * @{
+  */
+/**
+  * @brief  Set the main internal regulator output voltage
+  * @rmtoll CR1          VOS           LL_PWR_SetRegulVoltageScaling
+  * @param  VoltageScaling This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
+  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
+{
+  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
+}
+
+/**
+  * @brief  Get the main internal regulator output voltage
+  * @rmtoll CR1          VOS           LL_PWR_GetRegulVoltageScaling
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
+  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
+  */
+__STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
+{
+  return (READ_BIT(PWR->CR1, PWR_CR1_VOS));
+}
+
+/**
+  * @brief  Switch the regulator from main mode to low-power mode
+  * @rmtoll CR1          LPR           LL_PWR_EnableLowPowerRunMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableLowPowerRunMode(void)
+{
+  SET_BIT(PWR->CR1, PWR_CR1_LPR);
+}
+
+/**
+  * @brief  Switch the regulator from low-power mode to main mode
+  * @rmtoll CR1          LPR           LL_PWR_DisableLowPowerRunMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableLowPowerRunMode(void)
+{
+  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
+}
+
+/**
+  * @brief  Check if the regulator is in low-power mode
+  * @rmtoll CR1          LPR           LL_PWR_IsEnabledLowPowerRunMode
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRunMode(void)
+{
+  return ((READ_BIT(PWR->CR1, PWR_CR1_LPR) == (PWR_CR1_LPR)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Switch from run main mode to run low-power mode.
+  * @rmtoll CR1          LPR           LL_PWR_EnterLowPowerRunMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnterLowPowerRunMode(void)
+{
+  LL_PWR_EnableLowPowerRunMode();
+}
+
+/**
+  * @brief  Switch from run main mode to low-power mode.
+  * @rmtoll CR1          LPR           LL_PWR_ExitLowPowerRunMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_ExitLowPowerRunMode(void)
+{
+  LL_PWR_DisableLowPowerRunMode();
+}
+
+/**
+  * @brief  Enable access to the backup domain
+  * @rmtoll CR1          DBP           LL_PWR_EnableBkUpAccess
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
+{
+  SET_BIT(PWR->CR1, PWR_CR1_DBP);
+}
+
+/**
+  * @brief  Disable access to the backup domain
+  * @rmtoll CR1          DBP           LL_PWR_DisableBkUpAccess
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableBkUpAccess(void)
+{
+  CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
+}
+
+/**
+  * @brief  Check if the backup domain is enabled
+  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
+{
+  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable Flash Power-down mode during low power sleep mode
+  * @rmtoll CR1          CFIPD_SLP     LL_PWR_EnableFlashPowerDownInLPSleep
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableFlashPowerDownInLPSleep(void)
+{
+  SET_BIT(PWR->CR1, PWR_CR1_FPD_LPSLP);
+}
+
+/**
+  * @brief  Disable Flash Power-down mode during Low power sleep mode
+  * @rmtoll CR1          CFIPD_SLP     LL_PWR_DisableFlashPowerDownInLPSleep
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableFlashPowerDownInLPSleep(void)
+{
+  CLEAR_BIT(PWR->CR1, PWR_CR1_FPD_LPSLP);
+}
+
+/**
+  * @brief  Check if flash power-down mode during low power sleep mode domain is enabled
+  * @rmtoll CR1          CFIPD_SLP     LL_PWR_IsEnableFlashPowerDownInLPSleep
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnableFlashPowerDownInLPSleep(void)
+{
+  return ((READ_BIT(PWR->CR1, PWR_CR1_FPD_LPSLP) == (PWR_CR1_FPD_LPSLP)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable Flash Power-down mode during low power run mode
+  * @rmtoll CR1          CFIPD_RUN     LL_PWR_EnableFlashPowerDownInLPRun
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableFlashPowerDownInLPRun(void)
+{
+  SET_BIT(PWR->CR1, PWR_CR1_FPD_LPRUN);
+}
+
+/**
+  * @brief  Disable Flash Power-down mode during Low power run mode
+  * @rmtoll CR1          CFIPD_RUN     LL_PWR_DisableFlashPowerDownInLPRun
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableFlashPowerDownInLPRun(void)
+{
+  CLEAR_BIT(PWR->CR1, PWR_CR1_FPD_LPRUN);
+}
+
+/**
+  * @brief  Check if flash power-down mode during low power run mode domain is enabled
+  * @rmtoll CR1          CFIPD_RUN     LL_PWR_IsEnableFlashPowerDownInLPRun
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnableFlashPowerDownInLPRun(void)
+{
+  return ((READ_BIT(PWR->CR1, PWR_CR1_FPD_LPRUN) == (PWR_CR1_FPD_LPRUN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable Flash Power-down mode during stop mode
+  * @rmtoll CR1          CFIPD_STOP    LL_PWR_EnableFlashPowerDownInStop
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableFlashPowerDownInStop(void)
+{
+  SET_BIT(PWR->CR1, PWR_CR1_FPD_STOP);
+}
+
+/**
+  * @brief  Disable Flash Power-down mode during stop mode
+  * @rmtoll CR1          CFIPD_STOP    LL_PWR_DisableFlashPowerDownInStop
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableFlashPowerDownInStop(void)
+{
+  CLEAR_BIT(PWR->CR1, PWR_CR1_FPD_STOP);
+}
+
+/**
+  * @brief  Check if flash power-down mode during stop mode domain is enabled
+  * @rmtoll CR1          CFIPD_STOP    LL_PWR_IsEnableFlashPowerDownInStop
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnableFlashPowerDownInStop(void)
+{
+  return ((READ_BIT(PWR->CR1, PWR_CR1_FPD_STOP) == (PWR_CR1_FPD_STOP)) ? 1UL : 0UL);
+}
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx)
+/**
+  * @brief  Enable VDDIO2 supply
+  * @rmtoll CR2          IOSV          LL_PWR_EnableVddIO2
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableVddIO2(void)
+{
+  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
+}
+
+/**
+  * @brief  Disable VDDIO2 supply
+  * @rmtoll CR2          IOSV          LL_PWR_DisableVddIO2
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableVddIO2(void)
+{
+  CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
+}
+
+/**
+  * @brief  Check if VDDIO2 supply is enabled
+  * @rmtoll CR2          IOSV          LL_PWR_IsEnabledVddIO2
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledVddIO2(void)
+{
+  return ((READ_BIT(PWR->CR2, PWR_CR2_IOSV) == (PWR_CR2_IOSV)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable VDDUSB supply
+  * @rmtoll CR2          USV           LL_PWR_EnableVddUSB
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableVddUSB(void)
+{
+  SET_BIT(PWR->CR2, PWR_CR2_USV);
+}
+
+/**
+  * @brief  Disable VDDUSB supply
+  * @rmtoll CR2          USV           LL_PWR_DisableVddUSB
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableVddUSB(void)
+{
+  CLEAR_BIT(PWR->CR2, PWR_CR2_USV);
+}
+
+/**
+  * @brief  Check if VDDUSB supply is enabled
+  * @rmtoll CR2          USV           LL_PWR_IsEnabledVddUSB
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledVddUSB(void)
+{
+  return ((READ_BIT(PWR->CR2, PWR_CR2_USV) == (PWR_CR2_USV)) ? 1UL : 0UL);
+}
+#endif /* STM32G0C1xx || STM32G0B1xx */
+
+#if defined (PWR_PVM_SUPPORT)
+/**
+  * @brief  Enable the Power Voltage Monitoring on a peripheral
+  * @rmtoll CR2          PVMUSB         LL_PWR_EnablePVM
+  * @param  PeriphVoltage This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_PVM_USB (*)
+  *
+  *         (*) value not defined in all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnablePVM(uint32_t PeriphVoltage)
+{
+  SET_BIT(PWR->CR2, PeriphVoltage);
+}
+
+/**
+  * @brief  Disable the Power Voltage Monitoring on a peripheral
+  * @rmtoll CR2          PVMUSB         LL_PWR_DisablePVM
+  * @param  PeriphVoltage This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_PVM_USB (*)
+  *
+  *         (*) value not defined in all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisablePVM(uint32_t PeriphVoltage)
+{
+  CLEAR_BIT(PWR->CR2, PeriphVoltage);
+}
+
+/**
+  * @brief  Check if Power Voltage Monitoring is enabled on a peripheral
+  * @rmtoll CR2          PVMUSB         LL_PWR_IsEnabledPVM
+  * @param  PeriphVoltage This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_PVM_USB (*)
+  *
+  *         (*) value not defined in all devices
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledPVM(uint32_t PeriphVoltage)
+{
+  return ((READ_BIT(PWR->CR2, PeriphVoltage) == (PeriphVoltage)) ? 1UL : 0UL);
+}
+#endif /* PWR_PVM_SUPPORT */
+
+/**
+  * @brief  Set Low-Power mode
+  * @rmtoll CR1          LPMS          LL_PWR_SetPowerMode
+  * @param  LowPowerMode This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_MODE_STOP0
+  *         @arg @ref LL_PWR_MODE_STOP1
+  *         @arg @ref LL_PWR_MODE_STANDBY
+  *         @arg @ref LL_PWR_MODE_SHUTDOWN
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_SetPowerMode(uint32_t LowPowerMode)
+{
+  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, LowPowerMode);
+}
+
+/**
+  * @brief  Get Low-Power mode
+  * @rmtoll CR1          LPMS          LL_PWR_GetPowerMode
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_PWR_MODE_STOP0
+  *         @arg @ref LL_PWR_MODE_STOP1
+  *         @arg @ref LL_PWR_MODE_STANDBY
+  *         @arg @ref LL_PWR_MODE_SHUTDOWN
+  */
+__STATIC_INLINE uint32_t LL_PWR_GetPowerMode(void)
+{
+  return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_LPMS));
+}
+
+#if defined (PWR_CR2_PVDE)
+/**
+  * @brief  Configure the high voltage threshold detected by the Power Voltage Detector
+  * @rmtoll CR2          PLS           LL_PWR_SetPVDHighLevel
+  * @param  PVDHighLevel This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_PVDHLEVEL_0
+  *         @arg @ref LL_PWR_PVDHLEVEL_1
+  *         @arg @ref LL_PWR_PVDHLEVEL_2
+  *         @arg @ref LL_PWR_PVDHLEVEL_3
+  *         @arg @ref LL_PWR_PVDHLEVEL_4
+  *         @arg @ref LL_PWR_PVDHLEVEL_5
+  *         @arg @ref LL_PWR_PVDHLEVEL_6
+  *         @arg @ref LL_PWR_PVDHLEVEL_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_SetPVDHighLevel(uint32_t PVDHighLevel)
+{
+  MODIFY_REG(PWR->CR2, PWR_CR2_PVDRT, PVDHighLevel);
+}
+
+/**
+  * @brief  Get the voltage threshold detection
+  * @rmtoll CR2          PLS           LL_PWR_GetPVDHighLevel
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_PWR_PVDHLEVEL_0
+  *         @arg @ref LL_PWR_PVDHLEVEL_1
+  *         @arg @ref LL_PWR_PVDHLEVEL_2
+  *         @arg @ref LL_PWR_PVDHLEVEL_3
+  *         @arg @ref LL_PWR_PVDHLEVEL_4
+  *         @arg @ref LL_PWR_PVDHLEVEL_5
+  *         @arg @ref LL_PWR_PVDHLEVEL_6
+  *         @arg @ref LL_PWR_PVDHLEVEL_7
+  */
+__STATIC_INLINE uint32_t LL_PWR_GetPVDHighLevel(void)
+{
+  return (uint32_t)(READ_BIT(PWR->CR2, PWR_CR2_PVDRT));
+}
+/**
+  * @brief  Configure the low voltage threshold detected by the Power Voltage Detector
+  * @rmtoll CR2          PLS           LL_PWR_SetPVDLowLevel
+  * @param  PVDLowLevel This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_PVDLLEVEL_0
+  *         @arg @ref LL_PWR_PVDLLEVEL_1
+  *         @arg @ref LL_PWR_PVDLLEVEL_2
+  *         @arg @ref LL_PWR_PVDLLEVEL_3
+  *         @arg @ref LL_PWR_PVDLLEVEL_4
+  *         @arg @ref LL_PWR_PVDLLEVEL_5
+  *         @arg @ref LL_PWR_PVDLLEVEL_6
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_SetPVDLowLevel(uint32_t PVDLowLevel)
+{
+  MODIFY_REG(PWR->CR2, PWR_CR2_PVDFT, PVDLowLevel);
+}
+
+/**
+  * @brief  Get the low voltage threshold detection
+  * @rmtoll CR2          PLS           LL_PWR_GetPVDLowLevel
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_PWR_PVDLLEVEL_0
+  *         @arg @ref LL_PWR_PVDLLEVEL_1
+  *         @arg @ref LL_PWR_PVDLLEVEL_2
+  *         @arg @ref LL_PWR_PVDLLEVEL_3
+  *         @arg @ref LL_PWR_PVDLLEVEL_4
+  *         @arg @ref LL_PWR_PVDLLEVEL_5
+  *         @arg @ref LL_PWR_PVDLLEVEL_6
+  */
+__STATIC_INLINE uint32_t LL_PWR_GetPVDLowLevel(void)
+{
+  return (uint32_t)(READ_BIT(PWR->CR2, PWR_CR2_PVDFT));
+}
+
+/**
+  * @brief  Enable Power Voltage Detector
+  * @rmtoll CR2          PVDE          LL_PWR_EnablePVD
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnablePVD(void)
+{
+  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
+}
+
+/**
+  * @brief  Disable Power Voltage Detector
+  * @rmtoll CR2          PVDE          LL_PWR_DisablePVD
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisablePVD(void)
+{
+  CLEAR_BIT(PWR->CR2, PWR_CR2_PVDE);
+}
+
+/**
+  * @brief  Check if Power Voltage Detector is enabled
+  * @rmtoll CR2          PVDE          LL_PWR_IsEnabledPVD
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledPVD(void)
+{
+  return ((READ_BIT(PWR->CR2, PWR_CR2_PVDE) == (PWR_CR2_PVDE)) ? 1UL : 0UL);
+}
+#endif /* PWR_CR2_PVDE */
+
+/**
+  * @brief  Enable Internal Wake-up line
+  * @rmtoll CR3          EIWF          LL_PWR_EnableInternWU
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableInternWU(void)
+{
+  SET_BIT(PWR->CR3, PWR_CR3_EIWUL);
+}
+
+/**
+  * @brief  Disable Internal Wake-up line
+  * @rmtoll CR3          EIWF          LL_PWR_DisableInternWU
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableInternWU(void)
+{
+  CLEAR_BIT(PWR->CR3, PWR_CR3_EIWUL);
+}
+
+/**
+  * @brief  Check if Internal Wake-up line is enabled
+  * @rmtoll CR3          EIWF          LL_PWR_IsEnabledInternWU
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledInternWU(void)
+{
+  return ((READ_BIT(PWR->CR3, PWR_CR3_EIWUL) == (PWR_CR3_EIWUL)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable pull-up and pull-down configuration
+  * @rmtoll CR3          APC           LL_PWR_EnablePUPDCfg
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnablePUPDCfg(void)
+{
+  SET_BIT(PWR->CR3, PWR_CR3_APC);
+}
+
+/**
+  * @brief  Disable pull-up and pull-down configuration
+  * @rmtoll CR3          APC           LL_PWR_DisablePUPDCfg
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisablePUPDCfg(void)
+{
+  CLEAR_BIT(PWR->CR3, PWR_CR3_APC);
+}
+
+/**
+  * @brief  Check if pull-up and pull-down configuration  is enabled
+  * @rmtoll CR3          APC           LL_PWR_IsEnabledPUPDCfg
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledPUPDCfg(void)
+{
+  return ((READ_BIT(PWR->CR3, PWR_CR3_APC) == (PWR_CR3_APC)) ? 1UL : 0UL);
+}
+
+#if defined(PWR_CR3_RRS)
+/**
+  * @brief  Enable SRAM content retention in Standby mode
+  * @rmtoll CR3          RRS           LL_PWR_EnableSRAMRetention
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableSRAMRetention(void)
+{
+  SET_BIT(PWR->CR3, PWR_CR3_RRS);
+}
+
+/**
+  * @brief  Disable SRAM content retention in Standby mode
+  * @rmtoll CR3          RRS           LL_PWR_DisableSRAMRetention
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableSRAMRetention(void)
+{
+  CLEAR_BIT(PWR->CR3, PWR_CR3_RRS);
+}
+
+/**
+  * @brief  Check if SRAM content retention in Standby mode is enabled
+  * @rmtoll CR3          RRS           LL_PWR_IsEnabledSRAMRetention
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledSRAMRetention(void)
+{
+  return ((READ_BIT(PWR->CR3, PWR_CR3_RRS) == (PWR_CR3_RRS)) ? 1UL : 0UL);
+}
+#endif /* PWR_CR3_RRS */
+
+#if defined(PWR_CR3_ENB_ULP)
+/**
+  * @brief  Enable sampling mode of LPMMU reset block
+  * @rmtoll CR3          ENB_ULP       LL_PWR_EnableLPMUResetSamplingMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableLPMUResetSamplingMode(void)
+{
+  SET_BIT(PWR->CR3, PWR_CR3_ENB_ULP);
+}
+
+/**
+  * @brief  Disable sampling mode of LPMMU reset block
+  * @rmtoll CR3          ENB_ULP       LL_PWR_DisableLPMUResetSamplingMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableLPMUResetSamplingMode(void)
+{
+  CLEAR_BIT(PWR->CR3, PWR_CR3_ENB_ULP);
+}
+
+/**
+  * @brief  Check if sampling mode of LPMMU reset block
+  * @rmtoll CR3          ENB_ULP       LL_PWR_IsEnableLPMUResetSamplingMode
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnableLPMUResetSamplingMode(void)
+{
+  return ((READ_BIT(PWR->CR3, PWR_CR3_ENB_ULP) == (PWR_CR3_ENB_ULP)) ? 1UL : 0UL);
+}
+#endif /* PWR_CR3_ENB_ULP */
+
+/**
+  * @brief  Enable the WakeUp PINx functionality
+  * @rmtoll CR3          EWUP1         LL_PWR_EnableWakeUpPin\n
+  *         CR3          EWUP2         LL_PWR_EnableWakeUpPin\n
+  *         CR3          EWUP3         LL_PWR_EnableWakeUpPin\n
+  *         CR3          EWUP4         LL_PWR_EnableWakeUpPin\n
+  *         CR3          EWUP5         LL_PWR_EnableWakeUpPin\n
+  *         CR3          EWUP6         LL_PWR_EnableWakeUpPin
+  * @param  WakeUpPin This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_WAKEUP_PIN1
+  *         @arg @ref LL_PWR_WAKEUP_PIN2
+  *         @arg @ref LL_PWR_WAKEUP_PIN3 (*)
+  *         @arg @ref LL_PWR_WAKEUP_PIN4
+  *         @arg @ref LL_PWR_WAKEUP_PIN5 (*)
+  *         @arg @ref LL_PWR_WAKEUP_PIN6
+  * @retval None
+  * @note (*) availability depends on devices
+  */
+__STATIC_INLINE void LL_PWR_EnableWakeUpPin(uint32_t WakeUpPin)
+{
+  SET_BIT(PWR->CR3, WakeUpPin);
+}
+
+/**
+  * @brief  Disable the WakeUp PINx functionality
+  * @rmtoll CR3          EWUP1         LL_PWR_DisableWakeUpPin\n
+  *         CR3          EWUP2         LL_PWR_DisableWakeUpPin\n
+  *         CR3          EWUP3         LL_PWR_DisableWakeUpPin\n
+  *         CR3          EWUP4         LL_PWR_DisableWakeUpPin\n
+  *         CR3          EWUP5         LL_PWR_DisableWakeUpPin\n
+  *         CR3          EWUP6         LL_PWR_DisableWakeUpPin
+  * @param  WakeUpPin This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_WAKEUP_PIN1
+  *         @arg @ref LL_PWR_WAKEUP_PIN2
+  *         @arg @ref LL_PWR_WAKEUP_PIN3 (*)
+  *         @arg @ref LL_PWR_WAKEUP_PIN4
+  *         @arg @ref LL_PWR_WAKEUP_PIN5 (*)
+  *         @arg @ref LL_PWR_WAKEUP_PIN6
+  * @retval None
+  * @note (*) availability depends on devices
+  */
+__STATIC_INLINE void LL_PWR_DisableWakeUpPin(uint32_t WakeUpPin)
+{
+  CLEAR_BIT(PWR->CR3, WakeUpPin);
+}
+
+/**
+  * @brief  Check if the WakeUp PINx functionality is enabled
+  * @rmtoll CR3          EWUP1         LL_PWR_IsEnabledWakeUpPin\n
+  *         CR3          EWUP2         LL_PWR_IsEnabledWakeUpPin\n
+  *         CR3          EWUP3         LL_PWR_IsEnabledWakeUpPin\n
+  *         CR3          EWUP4         LL_PWR_IsEnabledWakeUpPin\n
+  *         CR3          EWUP5         LL_PWR_IsEnabledWakeUpPin\n
+  *         CR3          EWUP6         LL_PWR_IsEnabledWakeUpPin
+  * @param  WakeUpPin This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_WAKEUP_PIN1
+  *         @arg @ref LL_PWR_WAKEUP_PIN2
+  *         @arg @ref LL_PWR_WAKEUP_PIN3 (*)
+  *         @arg @ref LL_PWR_WAKEUP_PIN4
+  *         @arg @ref LL_PWR_WAKEUP_PIN5 (*)
+  *         @arg @ref LL_PWR_WAKEUP_PIN6
+  * @retval State of bit (1 or 0).
+  * @note (*) availability depends on devices
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledWakeUpPin(uint32_t WakeUpPin)
+{
+  return ((READ_BIT(PWR->CR3, WakeUpPin) == (WakeUpPin)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set the resistor impedance
+  * @rmtoll CR4          VBRS          LL_PWR_SetBattChargResistor
+  * @param  Resistor This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_BATTCHARG_RESISTOR_5K
+  *         @arg @ref LL_PWR_BATTCHARG_RESISTOR_1_5K
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_SetBattChargResistor(uint32_t Resistor)
+{
+  MODIFY_REG(PWR->CR4, PWR_CR4_VBRS, Resistor);
+}
+
+/**
+  * @brief  Get the resistor impedance
+  * @rmtoll CR4          VBRS          LL_PWR_GetBattChargResistor
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_PWR_BATTCHARG_RESISTOR_5K
+  *         @arg @ref LL_PWR_BATTCHARG_RESISTOR_1_5K
+  */
+__STATIC_INLINE uint32_t LL_PWR_GetBattChargResistor(void)
+{
+  return (uint32_t)(READ_BIT(PWR->CR4, PWR_CR4_VBRS));
+}
+
+/**
+  * @brief  Enable battery charging
+  * @rmtoll CR4          VBE           LL_PWR_EnableBatteryCharging
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableBatteryCharging(void)
+{
+  SET_BIT(PWR->CR4, PWR_CR4_VBE);
+}
+
+/**
+  * @brief  Disable battery charging
+  * @rmtoll CR4          VBE           LL_PWR_DisableBatteryCharging
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableBatteryCharging(void)
+{
+  CLEAR_BIT(PWR->CR4, PWR_CR4_VBE);
+}
+
+/**
+  * @brief  Check if battery charging is enabled
+  * @rmtoll CR4          VBE           LL_PWR_IsEnabledBatteryCharging
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledBatteryCharging(void)
+{
+  return ((READ_BIT(PWR->CR4, PWR_CR4_VBE) == (PWR_CR4_VBE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set the Wake-Up pin polarity low for the event detection
+  * @rmtoll CR4          WP1           LL_PWR_SetWakeUpPinPolarityLow\n
+  *         CR4          WP2           LL_PWR_SetWakeUpPinPolarityLow\n
+  *         CR4          WP3           LL_PWR_SetWakeUpPinPolarityLow\n
+  *         CR4          WP4           LL_PWR_SetWakeUpPinPolarityLow\n
+  *         CR4          WP5           LL_PWR_SetWakeUpPinPolarityLow\n
+  *         CR4          WP6           LL_PWR_SetWakeUpPinPolarityLow
+  * @param  WakeUpPin This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_WAKEUP_PIN1
+  *         @arg @ref LL_PWR_WAKEUP_PIN2
+  *         @arg @ref LL_PWR_WAKEUP_PIN3 (*)
+  *         @arg @ref LL_PWR_WAKEUP_PIN4
+  *         @arg @ref LL_PWR_WAKEUP_PIN5 (*)
+  *         @arg @ref LL_PWR_WAKEUP_PIN6
+  * @retval None
+  * @note (*) availability depends on devices
+  */
+__STATIC_INLINE void LL_PWR_SetWakeUpPinPolarityLow(uint32_t WakeUpPin)
+{
+  SET_BIT(PWR->CR4, WakeUpPin);
+}
+
+/**
+  * @brief  Set the Wake-Up pin polarity high for the event detection
+  * @rmtoll CR4          WP1           LL_PWR_SetWakeUpPinPolarityHigh\n
+  *         CR4          WP2           LL_PWR_SetWakeUpPinPolarityHigh\n
+  *         CR4          WP3           LL_PWR_SetWakeUpPinPolarityHigh\n
+  *         CR4          WP4           LL_PWR_SetWakeUpPinPolarityHigh\n
+  *         CR4          WP5           LL_PWR_SetWakeUpPinPolarityHigh\n
+  *         CR4          WP6           LL_PWR_SetWakeUpPinPolarityHigh
+  * @param  WakeUpPin This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_WAKEUP_PIN1
+  *         @arg @ref LL_PWR_WAKEUP_PIN2
+  *         @arg @ref LL_PWR_WAKEUP_PIN3 (*)
+  *         @arg @ref LL_PWR_WAKEUP_PIN4
+  *         @arg @ref LL_PWR_WAKEUP_PIN5 (*)
+  *         @arg @ref LL_PWR_WAKEUP_PIN6
+  * @note (*) availability depends on devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_SetWakeUpPinPolarityHigh(uint32_t WakeUpPin)
+{
+  CLEAR_BIT(PWR->CR4, WakeUpPin);
+}
+
+/**
+  * @brief  Get the Wake-Up pin polarity for the event detection
+  * @rmtoll CR4          WP1           LL_PWR_IsWakeUpPinPolarityLow\n
+  *         CR4          WP2           LL_PWR_IsWakeUpPinPolarityLow\n
+  *         CR4          WP3           LL_PWR_IsWakeUpPinPolarityLow\n
+  *         CR4          WP4           LL_PWR_IsWakeUpPinPolarityLow\n
+  *         CR4          WP5           LL_PWR_IsWakeUpPinPolarityLow\n
+  *         CR4          WP6           LL_PWR_IsWakeUpPinPolarityLow
+  * @param  WakeUpPin This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_WAKEUP_PIN1
+  *         @arg @ref LL_PWR_WAKEUP_PIN2
+  *         @arg @ref LL_PWR_WAKEUP_PIN3 (*)
+  *         @arg @ref LL_PWR_WAKEUP_PIN4
+  *         @arg @ref LL_PWR_WAKEUP_PIN5 (*)
+  *         @arg @ref LL_PWR_WAKEUP_PIN6
+  * @note (*) availability depends on devices
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsWakeUpPinPolarityLow(uint32_t WakeUpPin)
+{
+  return ((READ_BIT(PWR->CR4, WakeUpPin) == (WakeUpPin)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable GPIO pull-up state in Standby and Shutdown modes
+  * @rmtoll PUCRA        PU0-15        LL_PWR_EnableGPIOPullUp\n
+  *         PUCRB        PU0-15        LL_PWR_EnableGPIOPullUp\n
+  *         PUCRC        PU0-15        LL_PWR_EnableGPIOPullUp\n
+  *         PUCRD        PU0-15        LL_PWR_EnableGPIOPullUp\n
+  *         PUCRE        PU0-15        LL_PWR_EnableGPIOPullUp\n
+  *         PUCRF        PU0-13        LL_PWR_EnableGPIOPullUp
+  * @param  GPIO This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_GPIO_A
+  *         @arg @ref LL_PWR_GPIO_B
+  *         @arg @ref LL_PWR_GPIO_C
+  *         @arg @ref LL_PWR_GPIO_D
+  *         @arg @ref LL_PWR_GPIO_E (*)
+  *         @arg @ref LL_PWR_GPIO_F
+  * @param  GPIONumber This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_GPIO_BIT_0
+  *         @arg @ref LL_PWR_GPIO_BIT_1
+  *         @arg @ref LL_PWR_GPIO_BIT_2
+  *         @arg @ref LL_PWR_GPIO_BIT_3
+  *         @arg @ref LL_PWR_GPIO_BIT_4
+  *         @arg @ref LL_PWR_GPIO_BIT_5
+  *         @arg @ref LL_PWR_GPIO_BIT_6
+  *         @arg @ref LL_PWR_GPIO_BIT_7
+  *         @arg @ref LL_PWR_GPIO_BIT_8
+  *         @arg @ref LL_PWR_GPIO_BIT_9
+  *         @arg @ref LL_PWR_GPIO_BIT_10
+  *         @arg @ref LL_PWR_GPIO_BIT_11
+  *         @arg @ref LL_PWR_GPIO_BIT_12
+  *         @arg @ref LL_PWR_GPIO_BIT_13
+  *         @arg @ref LL_PWR_GPIO_BIT_14
+  *         @arg @ref LL_PWR_GPIO_BIT_15
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
+{
+  SET_BIT(*((__IO uint32_t *)GPIO), GPIONumber);
+}
+
+/**
+  * @brief  Disable GPIO pull-up state in Standby and Shutdown modes
+  * @rmtoll PUCRA        PU0-15        LL_PWR_DisableGPIOPullUp\n
+  *         PUCRB        PU0-15        LL_PWR_DisableGPIOPullUp\n
+  *         PUCRC        PU0-15        LL_PWR_DisableGPIOPullUp\n
+  *         PUCRD        PU0-15        LL_PWR_DisableGPIOPullUp\n
+  *         PUCRE        PU0-15        LL_PWR_DisableGPIOPullUp\n
+  *         PUCRF        PU0-13        LL_PWR_DisableGPIOPullUp
+  * @param  GPIO This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_GPIO_A
+  *         @arg @ref LL_PWR_GPIO_B
+  *         @arg @ref LL_PWR_GPIO_C
+  *         @arg @ref LL_PWR_GPIO_D
+  *         @arg @ref LL_PWR_GPIO_E (*)
+  *         @arg @ref LL_PWR_GPIO_F
+  * @param  GPIONumber This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_GPIO_BIT_0
+  *         @arg @ref LL_PWR_GPIO_BIT_1
+  *         @arg @ref LL_PWR_GPIO_BIT_2
+  *         @arg @ref LL_PWR_GPIO_BIT_3
+  *         @arg @ref LL_PWR_GPIO_BIT_4
+  *         @arg @ref LL_PWR_GPIO_BIT_5
+  *         @arg @ref LL_PWR_GPIO_BIT_6
+  *         @arg @ref LL_PWR_GPIO_BIT_7
+  *         @arg @ref LL_PWR_GPIO_BIT_8
+  *         @arg @ref LL_PWR_GPIO_BIT_9
+  *         @arg @ref LL_PWR_GPIO_BIT_10
+  *         @arg @ref LL_PWR_GPIO_BIT_11
+  *         @arg @ref LL_PWR_GPIO_BIT_12
+  *         @arg @ref LL_PWR_GPIO_BIT_13
+  *         @arg @ref LL_PWR_GPIO_BIT_14
+  *         @arg @ref LL_PWR_GPIO_BIT_15
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
+{
+  CLEAR_BIT(*((__IO uint32_t *)GPIO), GPIONumber);
+}
+
+/**
+  * @brief  Check if GPIO pull-up state is enabled
+  * @rmtoll PUCRA        PU0-15        LL_PWR_IsEnabledGPIOPullUp\n
+  *         PUCRB        PU0-15        LL_PWR_IsEnabledGPIOPullUp\n
+  *         PUCRC        PU0-15        LL_PWR_IsEnabledGPIOPullUp\n
+  *         PUCRD        PU0-15        LL_PWR_IsEnabledGPIOPullUp\n
+  *         PUCRE        PU0-15        LL_PWR_IsEnabledGPIOPullUp\n
+  *         PUCRF        PU0-13        LL_PWR_IsEnabledGPIOPullUp
+  * @param  GPIO This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_GPIO_A
+  *         @arg @ref LL_PWR_GPIO_B
+  *         @arg @ref LL_PWR_GPIO_C
+  *         @arg @ref LL_PWR_GPIO_D
+  *         @arg @ref LL_PWR_GPIO_E (*)
+  *         @arg @ref LL_PWR_GPIO_F
+  * @param  GPIONumber This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_GPIO_BIT_0
+  *         @arg @ref LL_PWR_GPIO_BIT_1
+  *         @arg @ref LL_PWR_GPIO_BIT_2
+  *         @arg @ref LL_PWR_GPIO_BIT_3
+  *         @arg @ref LL_PWR_GPIO_BIT_4
+  *         @arg @ref LL_PWR_GPIO_BIT_5
+  *         @arg @ref LL_PWR_GPIO_BIT_6
+  *         @arg @ref LL_PWR_GPIO_BIT_7
+  *         @arg @ref LL_PWR_GPIO_BIT_8
+  *         @arg @ref LL_PWR_GPIO_BIT_9
+  *         @arg @ref LL_PWR_GPIO_BIT_10
+  *         @arg @ref LL_PWR_GPIO_BIT_11
+  *         @arg @ref LL_PWR_GPIO_BIT_12
+  *         @arg @ref LL_PWR_GPIO_BIT_13
+  *         @arg @ref LL_PWR_GPIO_BIT_14
+  *         @arg @ref LL_PWR_GPIO_BIT_15
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
+{
+  return ((READ_BIT(*((__IO uint32_t *)GPIO), GPIONumber) == (GPIONumber)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable GPIO pull-down state in Standby and Shutdown modes
+  * @rmtoll PDCRA        PD0-15        LL_PWR_EnableGPIOPullDown\n
+  *         PDCRB        PD0-15        LL_PWR_EnableGPIOPullDown\n
+  *         PDCRC        PD0-15        LL_PWR_EnableGPIOPullDown\n
+  *         PDCRD        PD0-15        LL_PWR_EnableGPIOPullDown\n
+  *         PDCRE        PD0-15        LL_PWR_EnableGPIOPullDown\n
+  *         PDCRF        PD0-13        LL_PWR_EnableGPIOPullDown
+  * @param  GPIO This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_GPIO_A
+  *         @arg @ref LL_PWR_GPIO_B
+  *         @arg @ref LL_PWR_GPIO_C
+  *         @arg @ref LL_PWR_GPIO_D
+  *         @arg @ref LL_PWR_GPIO_E (*)
+  *         @arg @ref LL_PWR_GPIO_F
+  * @param  GPIONumber This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_GPIO_BIT_0
+  *         @arg @ref LL_PWR_GPIO_BIT_1
+  *         @arg @ref LL_PWR_GPIO_BIT_2
+  *         @arg @ref LL_PWR_GPIO_BIT_3
+  *         @arg @ref LL_PWR_GPIO_BIT_4
+  *         @arg @ref LL_PWR_GPIO_BIT_5
+  *         @arg @ref LL_PWR_GPIO_BIT_6
+  *         @arg @ref LL_PWR_GPIO_BIT_7
+  *         @arg @ref LL_PWR_GPIO_BIT_8
+  *         @arg @ref LL_PWR_GPIO_BIT_9
+  *         @arg @ref LL_PWR_GPIO_BIT_10
+  *         @arg @ref LL_PWR_GPIO_BIT_11
+  *         @arg @ref LL_PWR_GPIO_BIT_12
+  *         @arg @ref LL_PWR_GPIO_BIT_13
+  *         @arg @ref LL_PWR_GPIO_BIT_14
+  *         @arg @ref LL_PWR_GPIO_BIT_15
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
+{
+  SET_BIT(*((__IO uint32_t *)(GPIO + 4U)), GPIONumber);
+}
+
+/**
+  * @brief  Disable GPIO pull-down state in Standby and Shutdown modes
+  * @rmtoll PDCRA        PD0-15        LL_PWR_DisableGPIOPullDown\n
+  *         PDCRB        PD0-15        LL_PWR_DisableGPIOPullDown\n
+  *         PDCRC        PD0-15        LL_PWR_DisableGPIOPullDown\n
+  *         PDCRD        PD0-15        LL_PWR_DisableGPIOPullDown\n
+  *         PDCRE        PD0-15        LL_PWR_DisableGPIOPullDown\n
+  *         PDCRF        PD0-13        LL_PWR_DisableGPIOPullDown
+  * @param  GPIO This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_GPIO_A
+  *         @arg @ref LL_PWR_GPIO_B
+  *         @arg @ref LL_PWR_GPIO_C
+  *         @arg @ref LL_PWR_GPIO_D
+  *         @arg @ref LL_PWR_GPIO_E (*)
+  *         @arg @ref LL_PWR_GPIO_F
+  * @param  GPIONumber This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_GPIO_BIT_0
+  *         @arg @ref LL_PWR_GPIO_BIT_1
+  *         @arg @ref LL_PWR_GPIO_BIT_2
+  *         @arg @ref LL_PWR_GPIO_BIT_3
+  *         @arg @ref LL_PWR_GPIO_BIT_4
+  *         @arg @ref LL_PWR_GPIO_BIT_5
+  *         @arg @ref LL_PWR_GPIO_BIT_6
+  *         @arg @ref LL_PWR_GPIO_BIT_7
+  *         @arg @ref LL_PWR_GPIO_BIT_8
+  *         @arg @ref LL_PWR_GPIO_BIT_9
+  *         @arg @ref LL_PWR_GPIO_BIT_10
+  *         @arg @ref LL_PWR_GPIO_BIT_11
+  *         @arg @ref LL_PWR_GPIO_BIT_12
+  *         @arg @ref LL_PWR_GPIO_BIT_13
+  *         @arg @ref LL_PWR_GPIO_BIT_14
+  *         @arg @ref LL_PWR_GPIO_BIT_15
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
+{
+  CLEAR_BIT(*((__IO uint32_t *)(GPIO + 4U)), GPIONumber);
+}
+
+/**
+  * @brief  Check if GPIO pull-down state is enabled
+  * @rmtoll PDCRA        PD0-15        LL_PWR_IsEnabledGPIOPullDown\n
+  *         PDCRB        PD0-15        LL_PWR_IsEnabledGPIOPullDown\n
+  *         PDCRC        PD0-15        LL_PWR_IsEnabledGPIOPullDown\n
+  *         PDCRD        PD0-15        LL_PWR_IsEnabledGPIOPullDown\n
+  *         PDCRE        PD0-15        LL_PWR_IsEnabledGPIOPullDown\n
+  *         PDCRF        PD0-13        LL_PWR_IsEnabledGPIOPullDown
+  * @param  GPIO This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_GPIO_A
+  *         @arg @ref LL_PWR_GPIO_B
+  *         @arg @ref LL_PWR_GPIO_C
+  *         @arg @ref LL_PWR_GPIO_D
+  *         @arg @ref LL_PWR_GPIO_E (*)
+  *         @arg @ref LL_PWR_GPIO_F
+  * @param  GPIONumber This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_GPIO_BIT_0
+  *         @arg @ref LL_PWR_GPIO_BIT_1
+  *         @arg @ref LL_PWR_GPIO_BIT_2
+  *         @arg @ref LL_PWR_GPIO_BIT_3
+  *         @arg @ref LL_PWR_GPIO_BIT_4
+  *         @arg @ref LL_PWR_GPIO_BIT_5
+  *         @arg @ref LL_PWR_GPIO_BIT_6
+  *         @arg @ref LL_PWR_GPIO_BIT_7
+  *         @arg @ref LL_PWR_GPIO_BIT_8
+  *         @arg @ref LL_PWR_GPIO_BIT_9
+  *         @arg @ref LL_PWR_GPIO_BIT_10
+  *         @arg @ref LL_PWR_GPIO_BIT_11
+  *         @arg @ref LL_PWR_GPIO_BIT_12
+  *         @arg @ref LL_PWR_GPIO_BIT_13
+  *         @arg @ref LL_PWR_GPIO_BIT_14
+  *         @arg @ref LL_PWR_GPIO_BIT_15
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
+{
+  return ((READ_BIT(*((__IO uint32_t *)(GPIO + 4U)), GPIONumber) == (GPIONumber)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup PWR_LL_EF_FLAG_Management FLAG_Management
+  * @{
+  */
+
+/**
+  * @brief  Get Internal Wake-up line Flag
+  * @rmtoll SR1          WUFI          LL_PWR_IsActiveFlag_InternWU
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_InternWU(void)
+{
+  return ((READ_BIT(PWR->SR1, PWR_SR1_WUFI) == (PWR_SR1_WUFI)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Stand-By Flag
+  * @rmtoll SR1          SBF           LL_PWR_IsActiveFlag_SB
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_SB(void)
+{
+  return ((READ_BIT(PWR->SR1, PWR_SR1_SBF) == (PWR_SR1_SBF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Wake-up Flag 6
+  * @rmtoll SR1          WUF6          LL_PWR_IsActiveFlag_WU6
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU6(void)
+{
+  return ((READ_BIT(PWR->SR1, PWR_SR1_WUF6) == (PWR_SR1_WUF6)) ? 1UL : 0UL);
+}
+
+#if defined(PWR_CR3_EWUP5)
+/**
+  * @brief  Get Wake-up Flag 5
+  * @rmtoll SR1          WUF5          LL_PWR_IsActiveFlag_WU5
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU5(void)
+{
+  return ((READ_BIT(PWR->SR1, PWR_SR1_WUF5) == (PWR_SR1_WUF5)) ? 1UL : 0UL);
+}
+#endif /* PWR_CR3_EWUP5 */
+
+/**
+  * @brief  Get Wake-up Flag 4
+  * @rmtoll SR1          WUF4          LL_PWR_IsActiveFlag_WU4
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU4(void)
+{
+  return ((READ_BIT(PWR->SR1, PWR_SR1_WUF4) == (PWR_SR1_WUF4)) ? 1UL : 0UL);
+}
+
+#if defined(PWR_CR3_EWUP3)
+/**
+  * @brief  Get Wake-up Flag 3
+  * @rmtoll SR1          WUF3          LL_PWR_IsActiveFlag_WU3
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU3(void)
+{
+  return ((READ_BIT(PWR->SR1, PWR_SR1_WUF3) == (PWR_SR1_WUF3)) ? 1UL : 0UL);
+}
+#endif /* PWR_CR3_EWUP3 */
+
+/**
+  * @brief  Get Wake-up Flag 2
+  * @rmtoll SR1          WUF2          LL_PWR_IsActiveFlag_WU2
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU2(void)
+{
+  return ((READ_BIT(PWR->SR1, PWR_SR1_WUF2) == (PWR_SR1_WUF2)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Wake-up Flag 1
+  * @rmtoll SR1          WUF1          LL_PWR_IsActiveFlag_WU1
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU1(void)
+{
+  return ((READ_BIT(PWR->SR1, PWR_SR1_WUF1) == (PWR_SR1_WUF1)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear Stand-By Flag
+  * @rmtoll SCR          CSBF          LL_PWR_ClearFlag_SB
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_ClearFlag_SB(void)
+{
+  WRITE_REG(PWR->SCR, PWR_SCR_CSBF);
+}
+
+/**
+  * @brief  Clear Wake-up Flags
+  * @rmtoll SCR          CWUF          LL_PWR_ClearFlag_WU
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_ClearFlag_WU(void)
+{
+  WRITE_REG(PWR->SCR, PWR_SCR_CWUF);
+}
+
+/**
+  * @brief  Clear Wake-up Flag 6
+  * @rmtoll SCR          CWUF6         LL_PWR_ClearFlag_WU6
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_ClearFlag_WU6(void)
+{
+  WRITE_REG(PWR->SCR, PWR_SCR_CWUF6);
+}
+
+#if defined(PWR_CR3_EWUP5)
+/**
+  * @brief  Clear Wake-up Flag 5
+  * @rmtoll SCR          CWUF5         LL_PWR_ClearFlag_WU5
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_ClearFlag_WU5(void)
+{
+  WRITE_REG(PWR->SCR, PWR_SCR_CWUF5);
+}
+#endif /* PWR_CR3_EWUP5 */
+
+/**
+  * @brief  Clear Wake-up Flag 4
+  * @rmtoll SCR          CWUF4         LL_PWR_ClearFlag_WU4
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_ClearFlag_WU4(void)
+{
+  WRITE_REG(PWR->SCR, PWR_SCR_CWUF4);
+}
+
+#if defined(PWR_CR3_EWUP3)
+/**
+  * @brief  Clear Wake-up Flag 3
+  * @rmtoll SCR          CWUF3         LL_PWR_ClearFlag_WU3
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_ClearFlag_WU3(void)
+{
+  WRITE_REG(PWR->SCR, PWR_SCR_CWUF3);
+}
+#endif /* PWR_CR3_EWUP3 */
+
+/**
+  * @brief  Clear Wake-up Flag 2
+  * @rmtoll SCR          CWUF2         LL_PWR_ClearFlag_WU2
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_ClearFlag_WU2(void)
+{
+  WRITE_REG(PWR->SCR, PWR_SCR_CWUF2);
+}
+
+/**
+  * @brief  Clear Wake-up Flag 1
+  * @rmtoll SCR          CWUF1         LL_PWR_ClearFlag_WU1
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_ClearFlag_WU1(void)
+{
+  WRITE_REG(PWR->SCR, PWR_SCR_CWUF1);
+}
+
+#if defined (PWR_PVM_SUPPORT)
+/**
+  * @brief  Indicate whether VDD voltage is below or above the selected PVD
+  *         threshold
+  * @rmtoll SR2          PVDMO_USB          LL_PWR_IsActiveFlag_PVMOUSB
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVMOUSB(void)
+{
+  return ((READ_BIT(PWR->SR2, PWR_SR2_PVMO_USB) == (PWR_SR2_PVMO_USB)) ? 1UL : 0UL);
+}
+#endif /* PWR_PVM_SUPPORT */
+
+#if defined(PWR_SR2_PVDO)
+/**
+  * @brief  Indicate whether VDD voltage is below or above the selected PVD
+  *         threshold
+  * @rmtoll SR2          PVDO          LL_PWR_IsActiveFlag_PVDO
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVDO(void)
+{
+  return ((READ_BIT(PWR->SR2, PWR_SR2_PVDO) == (PWR_SR2_PVDO)) ? 1UL : 0UL);
+}
+#endif /* PWR_SR2_PVDO */
+
+/**
+  * @brief  Indicate whether the regulator is ready in the selected voltage
+  *         range or if its output voltage is still changing to the required
+  *         voltage level
+  * @note:  Take care, return value "0" means the regulator is ready.
+  *         Return value "1" means the output voltage range is still changing.
+  * @rmtoll SR2          VOSF          LL_PWR_IsActiveFlag_VOS
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
+{
+  return ((READ_BIT(PWR->SR2, PWR_SR2_VOSF) == (PWR_SR2_VOSF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Indicate whether the regulator is ready in main mode or is in
+  *         low-power mode
+  * @note:  Take care, return value "0" means regulator is ready in main mode
+  *         Return value "1" means regulator is in low-power mode (LPR)
+  * @rmtoll SR2          REGLPF        LL_PWR_IsActiveFlag_REGLPF
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_REGLPF(void)
+{
+  return ((READ_BIT(PWR->SR2, PWR_SR2_REGLPF) == (PWR_SR2_REGLPF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Indicate whether or not the low-power regulator is ready
+  * @rmtoll SR2          REGLPS        LL_PWR_IsActiveFlag_REGLPS
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_REGLPS(void)
+{
+  return ((READ_BIT(PWR->SR2, PWR_SR2_REGLPS) == (PWR_SR2_REGLPS)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Indicate whether or not the flash is ready to be accessed
+  * @rmtoll SR2          FLASH_RDY     LL_PWR_IsActiveFlag_FLASH_RDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_FLASH_RDY(void)
+{
+  return ((READ_BIT(PWR->SR2, PWR_SR2_FLASH_RDY) == (PWR_SR2_FLASH_RDY)) ? 1UL : 0UL);
+}
+
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup PWR_LL_EF_Init De-initialization function
+  * @{
+  */
+ErrorStatus LL_PWR_DeInit(void);
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* defined(PWR) */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_PWR_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h
new file mode 100644
index 0000000..fdc11b3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h
@@ -0,0 +1,3886 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_rcc.h
+  * @author  MCD Application Team
+  * @brief   Header file of RCC LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_RCC_H
+#define STM32G0xx_LL_RCC_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined(RCC)
+
+/** @defgroup RCC_LL RCC
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/** @defgroup RCC_LL_Private_Variables RCC Private Variables
+  * @{
+  */
+
+
+/**
+  * @}
+  */
+
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup RCC_LL_Private_Macros RCC Private Macros
+  * @{
+  */
+/**
+  * @}
+  */
+#endif /*USE_FULL_LL_DRIVER*/
+
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup RCC_LL_Exported_Types RCC Exported Types
+  * @{
+  */
+
+/** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
+  * @{
+  */
+
+/**
+  * @brief  RCC Clocks Frequency Structure
+  */
+typedef struct
+{
+  uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
+  uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
+  uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
+} LL_RCC_ClocksTypeDef;
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
+  * @{
+  */
+
+/** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
+  * @brief    Defines used to adapt values of different oscillators
+  * @note     These values could be modified in the user environment according to
+  *           HW set-up.
+  * @{
+  */
+#if !defined  (HSE_VALUE)
+#define HSE_VALUE    8000000U   /*!< Value of the HSE oscillator in Hz */
+#endif /* HSE_VALUE */
+
+#if !defined  (HSI_VALUE)
+#define HSI_VALUE    16000000U  /*!< Value of the HSI oscillator in Hz */
+#endif /* HSI_VALUE */
+
+#if !defined  (LSE_VALUE)
+#define LSE_VALUE    32768U     /*!< Value of the LSE oscillator in Hz */
+#endif /* LSE_VALUE */
+
+#if !defined  (LSI_VALUE)
+#define LSI_VALUE    32000U     /*!< Value of the LSI oscillator in Hz */
+#endif /* LSI_VALUE */
+#if !defined  (EXTERNAL_CLOCK_VALUE)
+#define EXTERNAL_CLOCK_VALUE    48000000U /*!< Value of the I2S_CKIN external oscillator in Hz */
+#endif /* EXTERNAL_CLOCK_VALUE */
+
+#if defined(RCC_HSI48_SUPPORT)
+#if !defined  (HSI48_VALUE)
+#define HSI48_VALUE  48000000U  /*!< Value of the HSI48 oscillator in Hz */
+#endif /* HSI48_VALUE */
+#endif /* RCC_HSI48_SUPPORT */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
+  * @brief    Flags defines which can be used with LL_RCC_WriteReg function
+  * @{
+  */
+#define LL_RCC_CICR_LSIRDYC                RCC_CICR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
+#define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     /*!< LSE Ready Interrupt Clear */
+#define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
+#define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     /*!< HSE Ready Interrupt Clear */
+#define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
+#define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     /*!< LSE Clock Security System Interrupt Clear */
+#define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        /*!< Clock Security System Interrupt Clear */
+#if defined(RCC_HSI48_SUPPORT)
+#define LL_RCC_CICR_HSI48RDYC              RCC_CICR_HSI48RDYC   /*!< HSI48 Ready Interrupt Clear */
+#endif /* RCC_HSI48_SUPPORT */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
+  * @brief    Flags defines which can be used with LL_RCC_ReadReg function
+  * @{
+  */
+#define LL_RCC_CIFR_LSIRDYF                RCC_CIFR_LSIRDYF     /*!< LSI Ready Interrupt flag */
+#define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     /*!< LSE Ready Interrupt flag */
+#define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     /*!< HSI Ready Interrupt flag */
+#if defined(RCC_HSI48_SUPPORT)
+#define LL_RCC_CIFR_HSI48RDYF              RCC_CIFR_HSI48RDYF   /*!< HSI48 Ready Interrupt flag */
+#endif /* RCC_HSI48_SUPPORT */
+#define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     /*!< HSE Ready Interrupt flag */
+#define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     /*!< PLL Ready Interrupt flag */
+#define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF     /*!< LSE Clock Security System Interrupt flag */
+#define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF        /*!< Clock Security System Interrupt flag */
+#define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF   /*!< Low-Power reset flag */
+#define LL_RCC_CSR_OBLRSTF                 RCC_CSR_OBLRSTF    /*!< OBL reset flag */
+#define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF    /*!< PIN reset flag */
+#define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF    /*!< Software Reset flag */
+#define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF   /*!< Independent Watchdog reset flag */
+#define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF   /*!< Window watchdog reset flag */
+#define LL_RCC_CSR_PWRRSTF                 RCC_CSR_PWRRSTF    /*!< BOR or POR/PDR reset flag */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_IT IT Defines
+  * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
+  * @{
+  */
+#define LL_RCC_CIER_LSIRDYIE               RCC_CIER_LSIRDYIE      /*!< LSI Ready Interrupt Enable */
+#define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      /*!< LSE Ready Interrupt Enable */
+#define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      /*!< HSI Ready Interrupt Enable */
+#define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      /*!< HSE Ready Interrupt Enable */
+#define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      /*!< PLL Ready Interrupt Enable */
+#if defined(RCC_HSI48_SUPPORT)
+#define LL_RCC_CIER_HSI48RDYIE             RCC_CIER_HSI48RDYIE    /*!< HSI48 Ready Interrupt Enable */
+#endif /* RCC_HSI48_SUPPORT */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
+  * @{
+  */
+#define LL_RCC_LSEDRIVE_LOW                0x00000000U             /*!< Xtal mode lower driving capability */
+#define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_0       /*!< Xtal mode medium low driving capability */
+#define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_1       /*!< Xtal mode medium high driving capability */
+#define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV         /*!< Xtal mode higher driving capability */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_LSCO_CLKSOURCE  LSCO Selection
+  * @{
+  */
+#define LL_RCC_LSCO_CLKSOURCE_LSI          0x00000000U                 /*!< LSI selection for low speed clock  */
+#define LL_RCC_LSCO_CLKSOURCE_LSE          RCC_BDCR_LSCOSEL            /*!< LSE selection for low speed clock  */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
+  * @{
+  */
+#define LL_RCC_SYS_CLKSOURCE_HSI           0x00000000U                        /*!< HSI selection as system clock */
+#define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_0                      /*!< HSE selection as system clock */
+#define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_1                      /*!< PLL selection as system clock */
+#define LL_RCC_SYS_CLKSOURCE_LSI           (RCC_CFGR_SW_1 | RCC_CFGR_SW_0)    /*!< LSI selection used as system clock */
+#define LL_RCC_SYS_CLKSOURCE_LSE           RCC_CFGR_SW_2                      /*!< LSE selection used as system clock */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
+  * @{
+  */
+#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    0x00000000U                         /*!< HSI used as system clock */
+#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_0                      /*!< HSE used as system clock */
+#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_1                      /*!< PLL used as system clock */
+#define LL_RCC_SYS_CLKSOURCE_STATUS_LSI    (RCC_CFGR_SWS_1 | RCC_CFGR_SWS_0)   /*!< LSI used as system clock */
+#define LL_RCC_SYS_CLKSOURCE_STATUS_LSE    RCC_CFGR_SWS_2                      /*!< LSE used as system clock */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
+  * @{
+  */
+#define LL_RCC_SYSCLK_DIV_1                0x00000000U                                                             /*!< SYSCLK not divided */
+#define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_3                                                         /*!< SYSCLK divided by 2 */
+#define LL_RCC_SYSCLK_DIV_4                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_0)                                     /*!< SYSCLK divided by 4 */
+#define LL_RCC_SYSCLK_DIV_8                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1)                                     /*!< SYSCLK divided by 8 */
+#define LL_RCC_SYSCLK_DIV_16               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0)                   /*!< SYSCLK divided by 16 */
+#define LL_RCC_SYSCLK_DIV_64               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2)                                     /*!< SYSCLK divided by 64 */
+#define LL_RCC_SYSCLK_DIV_128              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0)                   /*!< SYSCLK divided by 128 */
+#define LL_RCC_SYSCLK_DIV_256              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1)                   /*!< SYSCLK divided by 256 */
+#define LL_RCC_SYSCLK_DIV_512              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0) /*!< SYSCLK divided by 512 */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
+  * @{
+  */
+#define LL_RCC_APB1_DIV_1                  0x00000000U                                           /*!< HCLK not divided */
+#define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE_2                                       /*!< HCLK divided by 2 */
+#define LL_RCC_APB1_DIV_4                  (RCC_CFGR_PPRE_2 | RCC_CFGR_PPRE_0)                   /*!< HCLK divided by 4 */
+#define LL_RCC_APB1_DIV_8                  (RCC_CFGR_PPRE_2 | RCC_CFGR_PPRE_1)                   /*!< HCLK divided by 8 */
+#define LL_RCC_APB1_DIV_16                 (RCC_CFGR_PPRE_2 | RCC_CFGR_PPRE_1 | RCC_CFGR_PPRE_0) /*!< HCLK divided by 16 */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_HSI_DIV  HSI division factor
+  * @{
+  */
+#define LL_RCC_HSI_DIV_1                  0x00000000U                                /*!< HSI not divided */
+#define LL_RCC_HSI_DIV_2                  RCC_CR_HSIDIV_0                            /*!< HSI divided by 2 */
+#define LL_RCC_HSI_DIV_4                  RCC_CR_HSIDIV_1                            /*!< HSI divided by 4 */
+#define LL_RCC_HSI_DIV_8                  (RCC_CR_HSIDIV_1 | RCC_CR_HSIDIV_0)        /*!< HSI divided by 8 */
+#define LL_RCC_HSI_DIV_16                 RCC_CR_HSIDIV_2                            /*!< HSI divided by 16 */
+#define LL_RCC_HSI_DIV_32                 (RCC_CR_HSIDIV_2 | RCC_CR_HSIDIV_0)        /*!< HSI divided by 32 */
+#define LL_RCC_HSI_DIV_64                 (RCC_CR_HSIDIV_2 | RCC_CR_HSIDIV_1)        /*!< HSI divided by 64 */
+#define LL_RCC_HSI_DIV_128                RCC_CR_HSIDIV                              /*!< HSI divided by 128 */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
+  * @{
+  */
+#define LL_RCC_MCO1SOURCE_NOCLOCK          0x00000000U                            /*!< MCO output disabled, no clock on MCO */
+#define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_0                      /*!< SYSCLK selection as MCO1 source */
+#if defined(RCC_HSI48_SUPPORT)
+#define LL_RCC_MCO1SOURCE_HSI48            RCC_CFGR_MCOSEL_1                      /*!< HSI48 selection as MCO1 source */
+#endif /* RCC_HSI48_SUPPORT */
+#define LL_RCC_MCO1SOURCE_HSI              (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1) /*!< HSI16 selection as MCO1 source */
+#define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_2                      /*!< HSE selection as MCO1 source */
+#define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)  /*!< Main PLL selection as MCO1 source */
+#define LL_RCC_MCO1SOURCE_LSI              (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)  /*!< LSI selection as MCO1 source */
+#define LL_RCC_MCO1SOURCE_LSE              (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) /*!< LSE selection as MCO1 source */
+#if defined(RCC_CFGR_MCOSEL_3)
+#define LL_RCC_MCO1SOURCE_PLLPCLK         RCC_CFGR_MCOSEL_3                       /*!< PLLPCLK selection as MCO1 source */
+#define LL_RCC_MCO1SOURCE_PLLQCLK         (RCC_CFGR_MCOSEL_3|RCC_CFGR_MCOSEL_0)   /*!< PLLQCLK selection as MCO1 source */
+#define LL_RCC_MCO1SOURCE_RTCCLK          (RCC_CFGR_MCOSEL_3|RCC_CFGR_MCOSEL_1)   /*!< RTCCLK selection as MCO1 source */
+#define LL_RCC_MCO1SOURCE_RTC_WKUP        (RCC_CFGR_MCOSEL_3|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_0) /*!< RTC_Wakeup selection as MCO1 source */
+#endif /* RCC_CFGR_MCOSEL_3 */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
+  * @{
+  */
+#define LL_RCC_MCO1_DIV_1                  0x00000000U                                                 /*!< MCO1 not divided */
+#define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_0                                           /*!< MCO1 divided by 2 */
+#define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_1                                           /*!< MCO1 divided by 4 */
+#define LL_RCC_MCO1_DIV_8                  (RCC_CFGR_MCOPRE_1 | RCC_CFGR_MCOPRE_0)                     /*!< MCO1 divided by 8 */
+#define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_2                                           /*!< MCO1 divided by 16 */
+#define LL_RCC_MCO1_DIV_32                 (RCC_CFGR_MCOPRE_2 | RCC_CFGR_MCOPRE_0)                     /*!< MCO1 divided by 32 */
+#define LL_RCC_MCO1_DIV_64                 (RCC_CFGR_MCOPRE_2 | RCC_CFGR_MCOPRE_1)                     /*!< MCO1 divided by 64 */
+#define LL_RCC_MCO1_DIV_128                (RCC_CFGR_MCOPRE_2 | RCC_CFGR_MCOPRE_1 | RCC_CFGR_MCOPRE_0) /*!< MCO1 divided by 128 */
+#if defined(RCC_CFGR_MCOPRE_3)
+#define LL_RCC_MCO1_DIV_256                 RCC_CFGR_MCOPRE_3                                           /*!< MCO divided by 256 */
+#define LL_RCC_MCO1_DIV_512                (RCC_CFGR_MCOPRE_3 | RCC_CFGR_MCOPRE_0)                      /*!< MCO divided by 512 */
+#define LL_RCC_MCO1_DIV_1024               (RCC_CFGR_MCOPRE_3 | RCC_CFGR_MCOPRE_1)                      /*!< MCO divided by 1024 */
+#endif /* RCC_CFGR_MCOPRE_3 */
+/**
+  * @}
+  */
+
+#if defined(RCC_MCO2_SUPPORT)
+/** @defgroup RCC_LL_EC_MCO2SOURCE  MCO2 SOURCE selection
+  * @{
+  */
+#define LL_RCC_MCO2SOURCE_NOCLOCK          0x00000000U                                                    /*!< MCO output disabled, no clock on MCO */
+#define LL_RCC_MCO2SOURCE_SYSCLK           RCC_CFGR_MCO2SEL_0                                             /*!< SYSCLK selection as MCO2 source */
+#if defined(RCC_HSI48_SUPPORT)
+#define LL_RCC_MCO2SOURCE_HSI48            RCC_CFGR_MCO2SEL_1                                             /*!< HSI48 selection as MCO2 source */
+#endif /* RCC_HSI48_SUPPORT */
+#define LL_RCC_MCO2SOURCE_HSI              (RCC_CFGR_MCO2SEL_1 | RCC_CFGR_MCO2SEL_0)                      /*!< HSI16 selection as MCO2 source */
+#define LL_RCC_MCO2SOURCE_HSE              RCC_CFGR_MCO2SEL_2                                             /*!< HSE selection as MCO2 source */
+#define LL_RCC_MCO2SOURCE_PLLCLK           (RCC_CFGR_MCO2SEL_2 | RCC_CFGR_MCO2SEL_0)                      /*!< Main PLL "R" clock selection as MCO2 source */
+#define LL_RCC_MCO2SOURCE_LSI              (RCC_CFGR_MCO2SEL_2 | RCC_CFGR_MCO2SEL_1)                      /*!< LSI selection as MCO2 source */
+#define LL_RCC_MCO2SOURCE_LSE              (RCC_CFGR_MCO2SEL_2 | RCC_CFGR_MCO2SEL_1 | RCC_CFGR_MCO2SEL_0) /*!< LSE selection as MCO2 source */
+#define LL_RCC_MCO2SOURCE_PLLPCLK          RCC_CFGR_MCO2SEL_3                                             /*!< PLL "P" clock selection as MCO2 source */
+#define LL_RCC_MCO2SOURCE_PLLQCLK          (RCC_CFGR_MCO2SEL_3 | RCC_CFGR_MCO2SEL_0)                      /*!< PLL "Q" clock  selection as MCO2 source */
+#define LL_RCC_MCO2SOURCE_RTCCLK           (RCC_CFGR_MCO2SEL_3 | RCC_CFGR_MCO2SEL_1)                      /*!< RTC Clock selection as MCO2 source */
+#define LL_RCC_MCO2SOURCE_RTC_WKUP         (RCC_CFGR_MCO2SEL_3 | RCC_CFGR_MCO2SEL_1 | RCC_CFGR_MCO2SEL_0) /*!< RTC Wakeup timer selection as MCO2 source */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_MCO2_DIV  MCO2 prescaler
+  * @{
+  */
+#define LL_RCC_MCO2_DIV_1                  0x00000000U                                                    /*!< MCO2 not divided */
+#define LL_RCC_MCO2_DIV_2                  RCC_CFGR_MCO2PRE_0                                             /*!< MCO2 divided by 2 */
+#define LL_RCC_MCO2_DIV_4                  RCC_CFGR_MCO2PRE_1                                             /*!< MCO2 divided by 4 */
+#define LL_RCC_MCO2_DIV_8                  (RCC_CFGR_MCO2PRE_1 | RCC_CFGR_MCO2PRE_0)                      /*!< MCO2 divided by 8 */
+#define LL_RCC_MCO2_DIV_16                 RCC_CFGR_MCO2PRE_2                                             /*!< MCO2 divided by 16 */
+#define LL_RCC_MCO2_DIV_32                 (RCC_CFGR_MCO2PRE_2 | RCC_CFGR_MCO2PRE_0)                      /*!< MCO2 divided by 32 */
+#define LL_RCC_MCO2_DIV_64                 (RCC_CFGR_MCO2PRE_2 | RCC_CFGR_MCO2PRE_1)                      /*!< MCO2 divided by 64 */
+#define LL_RCC_MCO2_DIV_128                (RCC_CFGR_MCO2PRE_2 | RCC_CFGR_MCO2PRE_1 | RCC_CFGR_MCO2PRE_0) /*!< MCO2 divided by 128 */
+#define LL_RCC_MCO2_DIV_256                RCC_CFGR_MCO2PRE_3                                             /*!< MCO2 divided by 256 */
+#define LL_RCC_MCO2_DIV_512                (RCC_CFGR_MCO2PRE_3 | RCC_CFGR_MCO2PRE_0)                      /*!< MCO2 divided by 512 */
+#define LL_RCC_MCO2_DIV_1024               (RCC_CFGR_MCO2PRE_3 | RCC_CFGR_MCO2PRE_1)                      /*!< MCO2 divided by 1024 */
+/**
+  * @}
+  */
+#endif /* RCC_MCO2_SUPPORT */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
+  * @{
+  */
+#define LL_RCC_PERIPH_FREQUENCY_NO        0x00000000U                 /*!< No clock enabled for the peripheral            */
+#define LL_RCC_PERIPH_FREQUENCY_NA        0xFFFFFFFFU                 /*!< Frequency cannot be provided as external clock */
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/** @defgroup RCC_LL_EC_USARTx_CLKSOURCE  Peripheral USART clock source selection
+  * @{
+  */
+#define LL_RCC_USART1_CLKSOURCE_PCLK1      ((RCC_CCIPR_USART1SEL << 16U) | 0x00000000U)            /*!< PCLK1 clock used as USART1 clock source */
+#define LL_RCC_USART1_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_0)  /*!< SYSCLK clock used as USART1 clock source */
+#define LL_RCC_USART1_CLKSOURCE_HSI        ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_1)  /*!< HSI clock used as USART1 clock source */
+#define LL_RCC_USART1_CLKSOURCE_LSE        ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL)    /*!< LSE clock used as USART1 clock source */
+#define LL_RCC_USART2_CLKSOURCE_PCLK1      ((RCC_CCIPR_USART2SEL << 16U) | 0x00000000U)            /*!< PCLK1 clock used as USART2 clock source */
+#define LL_RCC_USART2_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_0)  /*!< SYSCLK clock used as USART2 clock source */
+#define LL_RCC_USART2_CLKSOURCE_HSI        ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_1)  /*!< HSI clock used as USART2 clock source */
+#define LL_RCC_USART2_CLKSOURCE_LSE        ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL)    /*!< LSE clock used as USART2 clock source */
+#if defined(RCC_CCIPR_USART3SEL)
+#define LL_RCC_USART3_CLKSOURCE_PCLK1      ((RCC_CCIPR_USART3SEL << 16U) | 0x00000000U)           /*!< PCLK1 clock used as USART3 clock source */
+#define LL_RCC_USART3_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL_0) /*!< SYSCLK clock used as USART3 clock source */
+#define LL_RCC_USART3_CLKSOURCE_HSI        ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL_1) /*!< HSI clock used as USART3 clock source */
+#define LL_RCC_USART3_CLKSOURCE_LSE        ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL)   /*!< LSE clock used as USART3 clock source */
+#endif /* RCC_CCIPR_USART3SEL */
+/**
+  * @}
+  */
+
+#if defined(LPUART1) || defined(LPUART2)
+/** @defgroup RCC_LL_EC_LPUARTx_CLKSOURCE Peripheral LPUART clock source selection
+  * @{
+  */
+#if defined(LPUART2)
+#define LL_RCC_LPUART2_CLKSOURCE_PCLK1     ((RCC_CCIPR_LPUART2SEL << 16U) | 0x00000000U)              /*!< PCLK1 clock used as LPUART2 clock source */
+#define LL_RCC_LPUART2_CLKSOURCE_SYSCLK    ((RCC_CCIPR_LPUART2SEL << 16U) | RCC_CCIPR_LPUART2SEL_0)  /*!< SYSCLK clock used as LPUART2 clock source */
+#define LL_RCC_LPUART2_CLKSOURCE_HSI       ((RCC_CCIPR_LPUART2SEL << 16U) | RCC_CCIPR_LPUART2SEL_1)  /*!< HSI clock used as LPUART2 clock source */
+#define LL_RCC_LPUART2_CLKSOURCE_LSE       ((RCC_CCIPR_LPUART2SEL << 16U) | RCC_CCIPR_LPUART2SEL)    /*!< LSE clock used as LPUART2 clock source */
+#endif /* LPUART2 */
+#define LL_RCC_LPUART1_CLKSOURCE_PCLK1     ((RCC_CCIPR_LPUART1SEL << 16U) | 0x00000000U)              /*!< PCLK1 clock used as LPUART1 clock source */
+#define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    ((RCC_CCIPR_LPUART1SEL << 16U) | RCC_CCIPR_LPUART1SEL_0)   /*!< SYSCLK clock used as LPUART1 clock source */
+#define LL_RCC_LPUART1_CLKSOURCE_HSI       ((RCC_CCIPR_LPUART1SEL << 16U) | RCC_CCIPR_LPUART1SEL_1)   /*!< HSI clock used as LPUART1 clock source */
+#define LL_RCC_LPUART1_CLKSOURCE_LSE       ((RCC_CCIPR_LPUART1SEL << 16U) | RCC_CCIPR_LPUART1SEL)     /*!< LSE clock used as LPUART1 clock source */
+/**
+  * @}
+  */
+#endif /* LPUART1 || LPUART2 */
+
+/** @defgroup RCC_LL_EC_I2Cx_CLKSOURCE Peripheral I2C clock source selection
+  * @{
+  */
+#define LL_RCC_I2C1_CLKSOURCE_PCLK1        ((RCC_CCIPR_I2C1SEL << 16U) | 0x00000000U)          /*!< PCLK1 clock used as I2C1 clock source */
+#define LL_RCC_I2C1_CLKSOURCE_SYSCLK       ((RCC_CCIPR_I2C1SEL << 16U) | RCC_CCIPR_I2C1SEL_0)  /*!< SYSCLK clock used as I2C1 clock source */
+#define LL_RCC_I2C1_CLKSOURCE_HSI          ((RCC_CCIPR_I2C1SEL << 16U) | RCC_CCIPR_I2C1SEL_1)  /*!< HSI clock used as I2C1 clock source */
+#if defined(RCC_CCIPR_I2C2SEL)
+#define LL_RCC_I2C2_CLKSOURCE_PCLK1        ((RCC_CCIPR_I2C2SEL << 16U) | 0x00000000U)          /*!< PCLK1 clock used as I2C2 clock source */
+#define LL_RCC_I2C2_CLKSOURCE_SYSCLK       ((RCC_CCIPR_I2C2SEL << 16U) | RCC_CCIPR_I2C2SEL_0)  /*!< SYSCLK clock used as I2C2 clock source */
+#define LL_RCC_I2C2_CLKSOURCE_HSI          ((RCC_CCIPR_I2C2SEL << 16U) | RCC_CCIPR_I2C2SEL_1)  /*!< HSI clock used as I2C2 clock source */
+#endif /* RCC_CCIPR_I2C2SEL */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_I2Sx_CLKSOURCE Peripheral I2S clock source selection
+  * @{
+  */
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+#define LL_RCC_I2S1_CLKSOURCE_SYSCLK      ((RCC_CCIPR2_I2S1SEL << 16U) | 0x00000000U)          /*!< SYSCLK clock used as I2S1 clock source */
+#define LL_RCC_I2S1_CLKSOURCE_PLL         ((RCC_CCIPR2_I2S1SEL << 16U) | RCC_CCIPR2_I2S1SEL_0)  /*!< PLL clock used as I2S1 clock source */
+#define LL_RCC_I2S1_CLKSOURCE_HSI         ((RCC_CCIPR2_I2S1SEL << 16U) | RCC_CCIPR2_I2S1SEL_1)  /*!< HSI clock used as I2S1 clock source */
+#define LL_RCC_I2S1_CLKSOURCE_PIN         ((RCC_CCIPR2_I2S1SEL << 16U) | RCC_CCIPR2_I2S1SEL)    /*!< External clock used as I2S1 clock source */
+#define LL_RCC_I2S2_CLKSOURCE_SYSCLK      ((RCC_CCIPR2_I2S2SEL << 16U) | 0x00000000U)          /*!< SYSCLK clock used as I2S2 clock source */
+#define LL_RCC_I2S2_CLKSOURCE_PLL         ((RCC_CCIPR2_I2S2SEL << 16U) | RCC_CCIPR2_I2S2SEL_0)  /*!< PLL clock used as I2S2 clock source */
+#define LL_RCC_I2S2_CLKSOURCE_HSI         ((RCC_CCIPR2_I2S2SEL << 16U) | RCC_CCIPR2_I2S2SEL_1)  /*!< HSI clock used as I2S2 clock source */
+#define LL_RCC_I2S2_CLKSOURCE_PIN         ((RCC_CCIPR2_I2S2SEL << 16U) | RCC_CCIPR2_I2S2SEL)    /*!< External clock used as I2S2 clock source */
+#else
+#define LL_RCC_I2S1_CLKSOURCE_SYSCLK      0x00000000U                  /*!< SYSCLK clock used as I2S1 clock source */
+#define LL_RCC_I2S1_CLKSOURCE_PLL         RCC_CCIPR_I2S1SEL_0          /*!< PLL clock used as I2S1 clock source */
+#define LL_RCC_I2S1_CLKSOURCE_HSI         RCC_CCIPR_I2S1SEL_1          /*!< HSI clock used as I2S1 clock source */
+#define LL_RCC_I2S1_CLKSOURCE_PIN         RCC_CCIPR_I2S1SEL            /*!< External clock used as I2S1 clock source */
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+/**
+  * @}
+  */
+
+#if defined(RCC_CCIPR_TIM1SEL)
+/** @defgroup RCC_LL_EC_TIMx_CLKSOURCE Peripheral TIM clock source selection
+  * @{
+  */
+#define LL_RCC_TIM1_CLKSOURCE_PCLK1        (RCC_CCIPR_TIM1SEL   | (0x00000000U >> 16U))          /*!< PCLK1 clock used as TIM1 clock source */
+#define LL_RCC_TIM1_CLKSOURCE_PLL          (RCC_CCIPR_TIM1SEL   | (RCC_CCIPR_TIM1SEL >> 16U))    /*!< PLL used as TIM1 clock source */
+/**
+  * @}
+  */
+#endif /* RCC_CCIPR_TIM1SEL */
+
+#if defined(RCC_CCIPR_TIM15SEL)
+/** @addtogroup RCC_LL_EC_TIMx_CLKSOURCE
+  * @{
+  */
+#define LL_RCC_TIM15_CLKSOURCE_PCLK1       (RCC_CCIPR_TIM15SEL  | (0x00000000U >> 16U))          /*!< PCLK1 clock used as TIM15 clock source */
+#define LL_RCC_TIM15_CLKSOURCE_PLL         (RCC_CCIPR_TIM15SEL  | (RCC_CCIPR_TIM15SEL >> 16U))   /*!< PLL used as TIM15 clock source */
+/**
+  * @}
+  */
+#endif /* RCC_CCIPR_TIM15SEL */
+
+#if defined(LPTIM1) && defined(LPTIM2)
+/** @defgroup RCC_LL_EC_LPTIMx_CLKSOURCE Peripheral LPTIM clock source selection
+  * @{
+  */
+#define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      (RCC_CCIPR_LPTIM1SEL | (0x00000000U >> 16U))           /*!< PCLK1 selected as LPTIM1 clock */
+#define LL_RCC_LPTIM1_CLKSOURCE_LSI        (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_0 >> 16U)) /*!< LSI selected as LPTIM1 clock */
+#define LL_RCC_LPTIM1_CLKSOURCE_HSI        (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_1 >> 16U)) /*!< HSI selected as LPTIM1 clock */
+#define LL_RCC_LPTIM1_CLKSOURCE_LSE        (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL >> 16U))   /*!< LSE selected as LPTIM1 clock */
+#define LL_RCC_LPTIM2_CLKSOURCE_PCLK1      (RCC_CCIPR_LPTIM2SEL | (0x00000000U >> 16U))           /*!< PCLK1 selected as LPTIM2 clock */
+#define LL_RCC_LPTIM2_CLKSOURCE_LSI        (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_0 >> 16U)) /*!< LSI selected as LPTIM2 clock */
+#define LL_RCC_LPTIM2_CLKSOURCE_HSI        (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_1 >> 16U)) /*!< HSI selected as LPTIM2 clock */
+#define LL_RCC_LPTIM2_CLKSOURCE_LSE        (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL >> 16U))   /*!< LSE selected as LPTIM2 clock */
+/**
+  * @}
+  */
+#endif /* LPTIM1 && LPTIM2*/
+
+#if defined(CEC)
+/** @defgroup RCC_LL_EC_CEC_CLKSOURCE_HSI Peripheral CEC clock source selection
+  * @{
+  */
+#define LL_RCC_CEC_CLKSOURCE_HSI_DIV488    0x00000000U                   /*!< HSI oscillator clock divided by 488 used as CEC clock */
+#define LL_RCC_CEC_CLKSOURCE_LSE           RCC_CCIPR_CECSEL              /*!< LSE oscillator clock used as CEC clock */
+
+/**
+  * @}
+  */
+#endif /* CEC */
+
+#if defined(FDCAN1) || defined(FDCAN2)
+/** @defgroup RCC_LL_EC_FDCAN_CLKSOURCE_HSI Peripheral FDCAN clock source selection
+  * @{
+  */
+#define LL_RCC_FDCAN_CLKSOURCE_PCLK1         0x00000000U                   /*!< PCLK1 oscillator clock used as FDCAN clock */
+#define LL_RCC_FDCAN_CLKSOURCE_PLL           RCC_CCIPR2_FDCANSEL_0          /*!< PLL "Q"  oscillator clock used as FDCAN clock */
+#define LL_RCC_FDCAN_CLKSOURCE_HSE           RCC_CCIPR2_FDCANSEL_1          /*!< HSE oscillator clock used as FDCAN clock */
+
+/**
+  * @}
+  */
+#endif /* FDCAN1 || FDCAN2 */
+
+#if defined(RNG)
+/** @defgroup RCC_LL_EC_RNG_CLKSOURCE Peripheral RNG clock source selection
+  * @{
+  */
+#define LL_RCC_RNG_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RNG clock */
+#define LL_RCC_RNG_CLKSOURCE_HSI_DIV8      RCC_CCIPR_RNGSEL_0            /*!< HSI oscillator clock divided by 8 used as RNG clock, available on cut2.0 */
+#define LL_RCC_RNG_CLKSOURCE_SYSCLK        RCC_CCIPR_RNGSEL_1            /*!< SYSCLK divided by 1 used as RNG clock */
+#define LL_RCC_RNG_CLKSOURCE_PLL           RCC_CCIPR_RNGSEL              /*!< PLL used as RNG clock */
+/**
+  * @}
+  */
+#endif /* RNG */
+
+#if defined(RNG)
+/** @defgroup RCC_LL_EC_RNG_CLK_DIV Peripheral RNG clock division factor
+  * @{
+  */
+#define LL_RCC_RNG_CLK_DIV1                0x00000000U                    /*!< RNG clock not divided  */
+#define LL_RCC_RNG_CLK_DIV2                RCC_CCIPR_RNGDIV_0             /*!< RNG clock divided by 2 */
+#define LL_RCC_RNG_CLK_DIV4                RCC_CCIPR_RNGDIV_1             /*!< RNG clock divided by 4 */
+#define LL_RCC_RNG_CLK_DIV8                RCC_CCIPR_RNGDIV               /*!< RNG clock divided by 8 */
+/**
+  * @}
+  */
+#endif /* RNG */
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+/** @defgroup RCC_LL_EC_USB_CLKSOURCE  Peripheral USB clock source selection
+  * @{
+  */
+#if defined(RCC_HSI48_SUPPORT)
+#define LL_RCC_USB_CLKSOURCE_HSI48         0x00000000U            /*!< HSI48 clock used as USB clock source */
+#endif /* RCC_HSI48_SUPPORT */
+#define LL_RCC_USB_CLKSOURCE_HSE           RCC_CCIPR2_USBSEL_0  /*!< PLL clock used as USB clock source */
+#define LL_RCC_USB_CLKSOURCE_PLL           RCC_CCIPR2_USBSEL_1  /*!< PLL clock used as USB clock source */
+/**
+  * @}
+  */
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+/** @defgroup RCC_LL_EC_ADC_CLKSOURCE Peripheral ADC clock source selection
+  * @{
+  */
+#define LL_RCC_ADC_CLKSOURCE_SYSCLK        0x00000000U                   /*!< SYSCLK used as ADC clock */
+#define LL_RCC_ADC_CLKSOURCE_PLL           RCC_CCIPR_ADCSEL_0            /*!< PLL used as ADC clock */
+#define LL_RCC_ADC_CLKSOURCE_HSI           RCC_CCIPR_ADCSEL_1            /*!< HSI used as ADC clock */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_USARTx Peripheral USARTx get clock source
+  * @{
+  */
+#define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL /*!< USART1 Clock source selection */
+#define LL_RCC_USART2_CLKSOURCE            RCC_CCIPR_USART2SEL /*!< USART2 Clock source selection */
+#if defined(RCC_CCIPR_USART3SEL)
+#define LL_RCC_USART3_CLKSOURCE            RCC_CCIPR_USART3SEL /*!< USART3 Clock source selection */
+#endif /* RCC_CCIPR_USART3SEL */
+/**
+  * @}
+  */
+
+#if defined(LPUART1)
+/** @defgroup RCC_LL_EC_LPUART1 Peripheral LPUART get clock source
+  * @{
+  */
+#define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL /*!< LPUART1 Clock source selection */
+#if defined(LPUART2)
+#define LL_RCC_LPUART2_CLKSOURCE           RCC_CCIPR_LPUART2SEL /*!< LPUART2 Clock source selection */
+#endif /* LPUART2 */
+/**
+  * @}
+  */
+#endif /* LPUART1 */
+
+/** @defgroup RCC_LL_EC_I2C1 Peripheral I2C get clock source
+  * @{
+  */
+#define LL_RCC_I2C1_CLKSOURCE              RCC_CCIPR_I2C1SEL /*!< I2C1 Clock source selection */
+#if defined(RCC_CCIPR_I2C2SEL)
+#define LL_RCC_I2C2_CLKSOURCE              RCC_CCIPR_I2C2SEL /*!< I2C2 Clock source selection */
+#endif /* RCC_CCIPR_I2C2SEL */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_I2S1 Peripheral I2S get clock source
+  * @{
+  */
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+#define LL_RCC_I2S1_CLKSOURCE              RCC_CCIPR2_I2S1SEL /*!< I2S1 Clock source selection */
+#define LL_RCC_I2S2_CLKSOURCE              RCC_CCIPR2_I2S2SEL /*!< I2S2 Clock source selection */
+#else
+#define LL_RCC_I2S1_CLKSOURCE              RCC_CCIPR_I2S1SEL /*!< I2S1 Clock source selection */
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+/**
+  * @}
+  */
+
+#if defined(RCC_CCIPR_TIM1SEL)
+/** @defgroup RCC_LL_EC_TIMx Peripheral TIMx get clock source
+  * @{
+  */
+#define LL_RCC_TIM1_CLKSOURCE              RCC_CCIPR_TIM1SEL   /*!< TIM1 Clock source selection */
+#if defined(RCC_CCIPR_TIM15SEL)
+#define LL_RCC_TIM15_CLKSOURCE             RCC_CCIPR_TIM15SEL  /*!< TIM15 Clock source selection */
+#endif /* RCC_CCIPR_TIM15SEL */
+/**
+  * @}
+  */
+#endif /* RCC_CCIPR_TIM1SEL */
+
+#if defined(LPTIM1) && defined(LPTIM2)
+/** @defgroup RCC_LL_EC_LPTIM1 Peripheral LPTIM get clock source
+  * @{
+  */
+#define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL /*!< LPTIM2 Clock source selection */
+#define LL_RCC_LPTIM2_CLKSOURCE            RCC_CCIPR_LPTIM2SEL /*!< LPTIM2 Clock source selection */
+/**
+  * @}
+  */
+#endif /* LPTIM1 && LPTIM2 */
+
+#if defined(CEC)
+/** @defgroup RCC_LL_EC_CEC Peripheral CEC get clock source
+  * @{
+  */
+#define LL_RCC_CEC_CLKSOURCE               RCC_CCIPR_CECSEL        /*!< CEC Clock source selection */
+/**
+  * @}
+  */
+#endif /* CEC */
+
+#if defined(FDCAN1) || defined(FDCAN2)
+/** @defgroup RCC_LL_EC_FDCAN Peripheral FDCAN get clock source
+  * @{
+  */
+#define LL_RCC_FDCAN_CLKSOURCE               RCC_CCIPR2_FDCANSEL        /*!< FDCAN Clock source selection */
+/**
+  * @}
+  */
+#endif /* FDCAN1 */
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+/** @defgroup RCC_LL_EC_USB  Peripheral USB get clock source
+  * @{
+  */
+#define LL_RCC_USB_CLKSOURCE               RCC_CCIPR2_USBSEL /*!< USB Clock source selection */
+/**
+  * @}
+  */
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+#if defined(RNG)
+/** @defgroup RCC_LL_EC_RNG Peripheral RNG get clock source
+  * @{
+  */
+#define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_RNGSEL        /*!< RNG Clock source selection */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_RNG_DIV Peripheral RNG get clock division factor
+  * @{
+  */
+#define LL_RCC_RNG_CLKDIV                  RCC_CCIPR_RNGDIV        /*!< RNG Clock division factor */
+/**
+  * @}
+  */
+#endif /* RNG */
+
+/** @defgroup RCC_LL_EC_ADC Peripheral ADC get clock source
+  * @{
+  */
+#define LL_RCC_ADC_CLKSOURCE               RCC_CCIPR_ADCSEL        /*!< ADC Clock source selection */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
+  * @{
+  */
+#define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC clock */
+#define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       /*!< LSE oscillator clock used as RTC clock */
+#define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       /*!< LSI oscillator clock used as RTC clock */
+#define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL         /*!< HSE oscillator clock divided by 32 used as RTC clock */
+/**
+  * @}
+  */
+
+
+/** @defgroup RCC_LL_EC_PLLSOURCE  PLL entry clock source
+  * @{
+  */
+#define LL_RCC_PLLSOURCE_NONE              0x00000000U             /*!< No clock */
+#define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_HSI  /*!< HSI16 clock selected as PLL entry clock source */
+#define LL_RCC_PLLSOURCE_HSE               RCC_PLLCFGR_PLLSRC_HSE  /*!< HSE clock selected as PLL entry clock source */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_PLLM_DIV  PLL division factor (PLLM)
+  * @{
+  */
+#define LL_RCC_PLLM_DIV_1                  0x00000000U                                 /*!< PLL division factor by 1 */
+#define LL_RCC_PLLM_DIV_2                  (RCC_PLLCFGR_PLLM_0)                        /*!< PLL division factor by 2 */
+#define LL_RCC_PLLM_DIV_3                  (RCC_PLLCFGR_PLLM_1)                        /*!< PLL division factor by 3 */
+#define LL_RCC_PLLM_DIV_4                  ((RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)) /*!< PLL division factor by 4 */
+#define LL_RCC_PLLM_DIV_5                  (RCC_PLLCFGR_PLLM_2)                        /*!< PLL division factor by 5 */
+#define LL_RCC_PLLM_DIV_6                  ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)) /*!< PLL division factor by 6 */
+#define LL_RCC_PLLM_DIV_7                  ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)) /*!< PLL division factor by 7 */
+#define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM)                          /*!< PLL division factor by 8 */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_PLLR_DIV  PLL division factor (PLLR)
+  * @{
+  */
+#define LL_RCC_PLLR_DIV_2                  (RCC_PLLCFGR_PLLR_0)                     /*!< Main PLL division factor for PLLCLK (system clock) by 2 */
+#define LL_RCC_PLLR_DIV_3                  (RCC_PLLCFGR_PLLR_1)                     /*!< Main PLL division factor for PLLCLK (system clock) by 3 */
+#define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_1|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL division factor for PLLCLK (system clock) by 4 */
+#define LL_RCC_PLLR_DIV_5                  (RCC_PLLCFGR_PLLR_2)                     /*!< Main PLL division factor for PLLCLK (system clock) by 5 */
+#define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL division factor for PLLCLK (system clock) by 6 */
+#define LL_RCC_PLLR_DIV_7                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_1)  /*!< Main PLL division factor for PLLCLK (system clock) by 7 */
+#define LL_RCC_PLLR_DIV_8                  (RCC_PLLCFGR_PLLR)                       /*!< Main PLL division factor for PLLCLK (system clock) by 8 */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_PLLP_DIV  PLL division factor (PLLP)
+  * @{
+  */
+#define LL_RCC_PLLP_DIV_2                  (RCC_PLLCFGR_PLLP_0)                                              /*!< Main PLL division factor for PLLP output by 2 */
+#define LL_RCC_PLLP_DIV_3                  (RCC_PLLCFGR_PLLP_1)                                              /*!< Main PLL division factor for PLLP output by 3 */
+#define LL_RCC_PLLP_DIV_4                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1)                           /*!< Main PLL division factor for PLLP output by 4 */
+#define LL_RCC_PLLP_DIV_5                  (RCC_PLLCFGR_PLLP_2)                                              /*!< Main PLL division factor for PLLP output by 5 */
+#define LL_RCC_PLLP_DIV_6                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2)                           /*!< Main PLL division factor for PLLP output by 6 */
+#define LL_RCC_PLLP_DIV_7                  (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2)                           /*!< Main PLL division factor for PLLP output by 7 */
+#define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2)        /*!< Main PLL division factor for PLLP output by 8 */
+#define LL_RCC_PLLP_DIV_9                  (RCC_PLLCFGR_PLLP_3)                                              /*!< Main PLL division factor for PLLP output by 9 */
+#define LL_RCC_PLLP_DIV_10                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3)                           /*!< Main PLL division factor for PLLP output by 10 */
+#define LL_RCC_PLLP_DIV_11                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3)                           /*!< Main PLL division factor for PLLP output by 11 */
+#define LL_RCC_PLLP_DIV_12                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3)        /*!< Main PLL division factor for PLLP output by 12 */
+#define LL_RCC_PLLP_DIV_13                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3)                           /*!< Main PLL division factor for PLLP output by 13 */
+#define LL_RCC_PLLP_DIV_14                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3)        /*!< Main PLL division factor for PLLP output by 14 */
+#define LL_RCC_PLLP_DIV_15                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3)        /*!< Main PLL division factor for PLLP output by 15 */
+#define LL_RCC_PLLP_DIV_16                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3)/*!< Main PLL division factor for PLLP output by 16 */
+#define LL_RCC_PLLP_DIV_17                 (RCC_PLLCFGR_PLLP_4)                                              /*!< Main PLL division factor for PLLP output by 17 */
+#define LL_RCC_PLLP_DIV_18                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_4)                           /*!< Main PLL division factor for PLLP output by 18 */
+#define LL_RCC_PLLP_DIV_19                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_4)                           /*!< Main PLL division factor for PLLP output by 19 */
+#define LL_RCC_PLLP_DIV_20                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_4)        /*!< Main PLL division factor for PLLP output by 20 */
+#define LL_RCC_PLLP_DIV_21                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4)                           /*!< Main PLL division factor for PLLP output by 21 */
+#define LL_RCC_PLLP_DIV_22                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4)        /*!< Main PLL division factor for PLLP output by 22 */
+#define LL_RCC_PLLP_DIV_23                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4)        /*!< Main PLL division factor for PLLP output by 23 */
+#define LL_RCC_PLLP_DIV_24                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 24 */
+#define LL_RCC_PLLP_DIV_25                 (RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)                           /*!< Main PLL division factor for PLLP output by 25 */
+#define LL_RCC_PLLP_DIV_26                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)        /*!< Main PLL division factor for PLLP output by 26 */
+#define LL_RCC_PLLP_DIV_27                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)        /*!< Main PLL division factor for PLLP output by 27*/
+#define LL_RCC_PLLP_DIV_28                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 28 */
+#define LL_RCC_PLLP_DIV_29                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)        /*!< Main PLL division factor for PLLP output by 29 */
+#define LL_RCC_PLLP_DIV_30                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 30 */
+#define LL_RCC_PLLP_DIV_31                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 31 */
+#define LL_RCC_PLLP_DIV_32                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 32 */
+/**
+  * @}
+  */
+
+#if defined(RCC_PLLQ_SUPPORT)
+/** @defgroup RCC_LL_EC_PLLQ_DIV  PLL division factor (PLLQ)
+  * @{
+  */
+#define LL_RCC_PLLQ_DIV_2                  (RCC_PLLCFGR_PLLQ_0)                    /*!< Main PLL division factor for PLLQ output by 2 */
+#define LL_RCC_PLLQ_DIV_3                  (RCC_PLLCFGR_PLLQ_1)                    /*!< Main PLL division factor for PLLQ output by 3 */
+#define LL_RCC_PLLQ_DIV_4                  (RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL division factor for PLLQ output by 4 */
+#define LL_RCC_PLLQ_DIV_5                  (RCC_PLLCFGR_PLLQ_2)                    /*!< Main PLL division factor for PLLQ output by 5 */
+#define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL division factor for PLLQ output by 6 */
+#define LL_RCC_PLLQ_DIV_7                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1) /*!< Main PLL division factor for PLLQ output by 7 */
+#define LL_RCC_PLLQ_DIV_8                  (RCC_PLLCFGR_PLLQ)                      /*!< Main PLL division factor for PLLQ output by 8 */
+/**
+  * @}
+  */
+#endif /* RCC_PLLQ_SUPPORT */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
+  * @{
+  */
+
+/** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in RCC register
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG((RCC->__REG__), (__VALUE__))
+
+/**
+  * @brief  Read a value in RCC register
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
+  * @{
+  */
+
+/**
+  * @brief  Helper macro to calculate the PLLCLK frequency on system domain
+  * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
+  *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_1
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
+  * @param  __PLLR__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLR_DIV_2
+  *         @arg @ref LL_RCC_PLLR_DIV_3
+  *         @arg @ref LL_RCC_PLLR_DIV_4
+  *         @arg @ref LL_RCC_PLLR_DIV_5
+  *         @arg @ref LL_RCC_PLLR_DIV_6
+  *         @arg @ref LL_RCC_PLLR_DIV_7
+  *         @arg @ref LL_RCC_PLLR_DIV_8
+  * @retval PLL clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__)   \
+  ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \
+   (((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos) + 1U))
+
+/**
+  * @brief  Helper macro to calculate the PLLPCLK frequency used on I2S domain
+  * @note ex: @ref __LL_RCC_CALC_PLLCLK_I2S1_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
+  *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_1
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
+  * @param  __PLLP__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLP_DIV_2
+  *         @arg @ref LL_RCC_PLLP_DIV_3
+  *         @arg @ref LL_RCC_PLLP_DIV_4
+  *         @arg @ref LL_RCC_PLLP_DIV_5
+  *         @arg @ref LL_RCC_PLLP_DIV_6
+  *         @arg @ref LL_RCC_PLLP_DIV_7
+  *         @arg @ref LL_RCC_PLLP_DIV_8
+  *         @arg @ref LL_RCC_PLLP_DIV_9
+  *         @arg @ref LL_RCC_PLLP_DIV_10
+  *         @arg @ref LL_RCC_PLLP_DIV_11
+  *         @arg @ref LL_RCC_PLLP_DIV_12
+  *         @arg @ref LL_RCC_PLLP_DIV_13
+  *         @arg @ref LL_RCC_PLLP_DIV_14
+  *         @arg @ref LL_RCC_PLLP_DIV_15
+  *         @arg @ref LL_RCC_PLLP_DIV_16
+  *         @arg @ref LL_RCC_PLLP_DIV_17
+  *         @arg @ref LL_RCC_PLLP_DIV_18
+  *         @arg @ref LL_RCC_PLLP_DIV_19
+  *         @arg @ref LL_RCC_PLLP_DIV_20
+  *         @arg @ref LL_RCC_PLLP_DIV_21
+  *         @arg @ref LL_RCC_PLLP_DIV_22
+  *         @arg @ref LL_RCC_PLLP_DIV_23
+  *         @arg @ref LL_RCC_PLLP_DIV_24
+  *         @arg @ref LL_RCC_PLLP_DIV_25
+  *         @arg @ref LL_RCC_PLLP_DIV_26
+  *         @arg @ref LL_RCC_PLLP_DIV_27
+  *         @arg @ref LL_RCC_PLLP_DIV_28
+  *         @arg @ref LL_RCC_PLLP_DIV_29
+  *         @arg @ref LL_RCC_PLLP_DIV_30
+  *         @arg @ref LL_RCC_PLLP_DIV_31
+  *         @arg @ref LL_RCC_PLLP_DIV_32
+  * @retval PLL clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PLLCLK_I2S1_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__)  \
+  ((__INPUTFREQ__)  * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) /    \
+   (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U))
+
+#if defined(RCC_CCIPR2_I2S2SEL)
+/**
+  * @brief  Helper macro to calculate the PLLPCLK frequency used on I2S2 domain
+  * @note ex: @ref __LL_RCC_CALC_PLLCLK_I2S2_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
+  *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_1
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
+  * @param  __PLLP__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLP_DIV_2
+  *         @arg @ref LL_RCC_PLLP_DIV_3
+  *         @arg @ref LL_RCC_PLLP_DIV_4
+  *         @arg @ref LL_RCC_PLLP_DIV_5
+  *         @arg @ref LL_RCC_PLLP_DIV_6
+  *         @arg @ref LL_RCC_PLLP_DIV_7
+  *         @arg @ref LL_RCC_PLLP_DIV_8
+  *         @arg @ref LL_RCC_PLLP_DIV_9
+  *         @arg @ref LL_RCC_PLLP_DIV_10
+  *         @arg @ref LL_RCC_PLLP_DIV_11
+  *         @arg @ref LL_RCC_PLLP_DIV_12
+  *         @arg @ref LL_RCC_PLLP_DIV_13
+  *         @arg @ref LL_RCC_PLLP_DIV_14
+  *         @arg @ref LL_RCC_PLLP_DIV_15
+  *         @arg @ref LL_RCC_PLLP_DIV_16
+  *         @arg @ref LL_RCC_PLLP_DIV_17
+  *         @arg @ref LL_RCC_PLLP_DIV_18
+  *         @arg @ref LL_RCC_PLLP_DIV_19
+  *         @arg @ref LL_RCC_PLLP_DIV_20
+  *         @arg @ref LL_RCC_PLLP_DIV_21
+  *         @arg @ref LL_RCC_PLLP_DIV_22
+  *         @arg @ref LL_RCC_PLLP_DIV_23
+  *         @arg @ref LL_RCC_PLLP_DIV_24
+  *         @arg @ref LL_RCC_PLLP_DIV_25
+  *         @arg @ref LL_RCC_PLLP_DIV_26
+  *         @arg @ref LL_RCC_PLLP_DIV_27
+  *         @arg @ref LL_RCC_PLLP_DIV_28
+  *         @arg @ref LL_RCC_PLLP_DIV_29
+  *         @arg @ref LL_RCC_PLLP_DIV_30
+  *         @arg @ref LL_RCC_PLLP_DIV_31
+  *         @arg @ref LL_RCC_PLLP_DIV_32
+  * @retval PLL clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PLLCLK_I2S2_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__)  \
+  ((__INPUTFREQ__)  * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) /    \
+   (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U))
+#endif /* RCC_CCIPR2_I2S2SEL */
+
+/**
+  * @brief  Helper macro to calculate the PLLPCLK frequency used on ADC domain
+  * @note ex: @ref __LL_RCC_CALC_PLLCLK_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
+  *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_1
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
+  * @param  __PLLP__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLP_DIV_2
+  *         @arg @ref LL_RCC_PLLP_DIV_3
+  *         @arg @ref LL_RCC_PLLP_DIV_4
+  *         @arg @ref LL_RCC_PLLP_DIV_5
+  *         @arg @ref LL_RCC_PLLP_DIV_6
+  *         @arg @ref LL_RCC_PLLP_DIV_7
+  *         @arg @ref LL_RCC_PLLP_DIV_8
+  *         @arg @ref LL_RCC_PLLP_DIV_9
+  *         @arg @ref LL_RCC_PLLP_DIV_10
+  *         @arg @ref LL_RCC_PLLP_DIV_11
+  *         @arg @ref LL_RCC_PLLP_DIV_12
+  *         @arg @ref LL_RCC_PLLP_DIV_13
+  *         @arg @ref LL_RCC_PLLP_DIV_14
+  *         @arg @ref LL_RCC_PLLP_DIV_15
+  *         @arg @ref LL_RCC_PLLP_DIV_16
+  *         @arg @ref LL_RCC_PLLP_DIV_17
+  *         @arg @ref LL_RCC_PLLP_DIV_18
+  *         @arg @ref LL_RCC_PLLP_DIV_19
+  *         @arg @ref LL_RCC_PLLP_DIV_20
+  *         @arg @ref LL_RCC_PLLP_DIV_21
+  *         @arg @ref LL_RCC_PLLP_DIV_22
+  *         @arg @ref LL_RCC_PLLP_DIV_23
+  *         @arg @ref LL_RCC_PLLP_DIV_24
+  *         @arg @ref LL_RCC_PLLP_DIV_25
+  *         @arg @ref LL_RCC_PLLP_DIV_26
+  *         @arg @ref LL_RCC_PLLP_DIV_27
+  *         @arg @ref LL_RCC_PLLP_DIV_28
+  *         @arg @ref LL_RCC_PLLP_DIV_29
+  *         @arg @ref LL_RCC_PLLP_DIV_30
+  *         @arg @ref LL_RCC_PLLP_DIV_31
+  *         @arg @ref LL_RCC_PLLP_DIV_32
+  * @retval PLL clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PLLCLK_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__)  \
+  ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) /    \
+   (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U))
+
+#if defined(RNG)
+/**
+  * @brief  Helper macro to calculate the PLLQCLK frequency used on RNG domain
+  * @note ex: @ref __LL_RCC_CALC_PLLCLK_RNG_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
+  *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_1
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
+  * @param  __PLLQ__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLQ_DIV_2
+  *         @arg @ref LL_RCC_PLLQ_DIV_3
+  *         @arg @ref LL_RCC_PLLQ_DIV_4
+  *         @arg @ref LL_RCC_PLLQ_DIV_5
+  *         @arg @ref LL_RCC_PLLQ_DIV_6
+  *         @arg @ref LL_RCC_PLLQ_DIV_7
+  *         @arg @ref LL_RCC_PLLQ_DIV_8
+  * @retval PLL clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PLLCLK_RNG_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__)   \
+  ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) /     \
+   (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U))
+#endif /* RNG */
+
+#if defined(RCC_PLLQ_SUPPORT)
+/**
+  * @brief  Helper macro to calculate the PLLQCLK frequency used on TIM1 domain
+  * @note ex: @ref __LL_RCC_CALC_PLLCLK_TIM1_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
+  *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_1
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
+  * @param  __PLLQ__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLQ_DIV_2
+  *         @arg @ref LL_RCC_PLLQ_DIV_3
+  *         @arg @ref LL_RCC_PLLQ_DIV_4
+  *         @arg @ref LL_RCC_PLLQ_DIV_5
+  *         @arg @ref LL_RCC_PLLQ_DIV_6
+  *         @arg @ref LL_RCC_PLLQ_DIV_7
+  *         @arg @ref LL_RCC_PLLQ_DIV_8
+  * @retval PLL clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PLLCLK_TIM1_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) \
+  ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) /    \
+   (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U))
+#if defined(TIM15)
+/**
+  * @brief  Helper macro to calculate the PLLQCLK frequency used on TIM15 domain
+  * @note ex: @ref __LL_RCC_CALC_PLLCLK_TIM15_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
+  *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_1
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
+  * @param  __PLLQ__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLQ_DIV_2
+  *         @arg @ref LL_RCC_PLLQ_DIV_3
+  *         @arg @ref LL_RCC_PLLQ_DIV_4
+  *         @arg @ref LL_RCC_PLLQ_DIV_5
+  *         @arg @ref LL_RCC_PLLQ_DIV_6
+  *         @arg @ref LL_RCC_PLLQ_DIV_7
+  *         @arg @ref LL_RCC_PLLQ_DIV_8
+  * @retval PLL clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PLLCLK_TIM15_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__)  \
+  ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) /      \
+   (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U))
+#endif /* TIM15 */
+#endif /* RCC_PLLQ_SUPPORT */
+
+#if defined(FDCAN1) || defined(FDCAN2)
+/**
+  * @brief  Helper macro to calculate the PLLQCLK frequency used on FDCAN domain
+  * @note ex: @ref __LL_RCC_CALC_PLLCLK_FDCAN_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
+  *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_1
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
+  * @param  __PLLQ__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLQ_DIV_2
+  *         @arg @ref LL_RCC_PLLQ_DIV_3
+  *         @arg @ref LL_RCC_PLLQ_DIV_4
+  *         @arg @ref LL_RCC_PLLQ_DIV_5
+  *         @arg @ref LL_RCC_PLLQ_DIV_6
+  *         @arg @ref LL_RCC_PLLQ_DIV_7
+  *         @arg @ref LL_RCC_PLLQ_DIV_8
+  * @retval PLL clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PLLCLK_FDCAN_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) \
+  ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) /     \
+   (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U))
+#endif /* FDCAN1 || FDCAN2 */
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+/**
+  * @brief  Helper macro to calculate the PLLQCLK frequency used on USB domain
+  * @note ex: @ref __LL_RCC_CALC_PLLCLK_USB_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
+  *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_1
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
+  * @param  __PLLQ__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLQ_DIV_2
+  *         @arg @ref LL_RCC_PLLQ_DIV_3
+  *         @arg @ref LL_RCC_PLLQ_DIV_4
+  *         @arg @ref LL_RCC_PLLQ_DIV_5
+  *         @arg @ref LL_RCC_PLLQ_DIV_6
+  *         @arg @ref LL_RCC_PLLQ_DIV_7
+  *         @arg @ref LL_RCC_PLLQ_DIV_8
+  * @retval PLL clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PLLCLK_USB_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) \
+  ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) /   \
+   (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U))
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+/**
+  * @brief  Helper macro to calculate the HCLK frequency
+  * @param  __SYSCLKFREQ__ SYSCLK frequency (based on HSE/HSI/PLLCLK)
+  * @param  __AHBPRESCALER__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_SYSCLK_DIV_1
+  *         @arg @ref LL_RCC_SYSCLK_DIV_2
+  *         @arg @ref LL_RCC_SYSCLK_DIV_4
+  *         @arg @ref LL_RCC_SYSCLK_DIV_8
+  *         @arg @ref LL_RCC_SYSCLK_DIV_16
+  *         @arg @ref LL_RCC_SYSCLK_DIV_64
+  *         @arg @ref LL_RCC_SYSCLK_DIV_128
+  *         @arg @ref LL_RCC_SYSCLK_DIV_256
+  *         @arg @ref LL_RCC_SYSCLK_DIV_512
+  * @retval HCLK clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__,__AHBPRESCALER__)  \
+  ((__SYSCLKFREQ__) >> (AHBPrescTable[((__AHBPRESCALER__) & RCC_CFGR_HPRE) >>  RCC_CFGR_HPRE_Pos] & 0x1FU))
+
+/**
+  * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
+  * @param  __HCLKFREQ__ HCLK frequency
+  * @param  __APB1PRESCALER__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_APB1_DIV_1
+  *         @arg @ref LL_RCC_APB1_DIV_2
+  *         @arg @ref LL_RCC_APB1_DIV_4
+  *         @arg @ref LL_RCC_APB1_DIV_8
+  *         @arg @ref LL_RCC_APB1_DIV_16
+  * @retval PCLK1 clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__)  \
+  ((__HCLKFREQ__) >> (APBPrescTable[(__APB1PRESCALER__) >>  RCC_CFGR_PPRE_Pos] & 0x1FU))
+
+/**
+  * @brief  Helper macro to calculate the HSISYS frequency
+  * @param  __HSIDIV__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_HSI_DIV_1
+  *         @arg @ref LL_RCC_HSI_DIV_2
+  *         @arg @ref LL_RCC_HSI_DIV_4
+  *         @arg @ref LL_RCC_HSI_DIV_8
+  *         @arg @ref LL_RCC_HSI_DIV_16
+  *         @arg @ref LL_RCC_HSI_DIV_32
+  *         @arg @ref LL_RCC_HSI_DIV_64
+  *         @arg @ref LL_RCC_HSI_DIV_128
+  * @retval HSISYS clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_HSI_FREQ(__HSIDIV__) (HSI_VALUE / (1U << ((__HSIDIV__)>> RCC_CR_HSIDIV_Pos)))
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
+  * @{
+  */
+
+/** @defgroup RCC_LL_EF_HSE HSE
+  * @{
+  */
+
+/**
+  * @brief  Enable the Clock Security System.
+  * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
+{
+  SET_BIT(RCC->CR, RCC_CR_CSSON);
+}
+
+/**
+  * @brief  Enable HSE external oscillator (HSE Bypass)
+  * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
+{
+  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
+}
+
+/**
+  * @brief  Disable HSE external oscillator (HSE Bypass)
+  * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
+{
+  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
+}
+
+/**
+  * @brief  Enable HSE crystal oscillator (HSE ON)
+  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_HSE_Enable(void)
+{
+  SET_BIT(RCC->CR, RCC_CR_HSEON);
+}
+
+/**
+  * @brief  Disable HSE crystal oscillator (HSE ON)
+  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_HSE_Disable(void)
+{
+  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
+}
+
+/**
+  * @brief  Check if HSE oscillator Ready
+  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
+{
+  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EF_HSI HSI
+  * @{
+  */
+
+/**
+  * @brief  Enable HSI even in stop mode
+  * @note HSI oscillator is forced ON even in Stop mode
+  * @rmtoll CR           HSIKERON      LL_RCC_HSI_EnableInStopMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)
+{
+  SET_BIT(RCC->CR, RCC_CR_HSIKERON);
+}
+
+/**
+  * @brief  Disable HSI in stop mode
+  * @rmtoll CR           HSIKERON      LL_RCC_HSI_DisableInStopMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)
+{
+  CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON);
+}
+
+/**
+  * @brief  Check if HSI in stop mode is enabled
+  * @rmtoll CR           HSIKERON        LL_RCC_HSI_IsEnabledInStopMode
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_HSI_IsEnabledInStopMode(void)
+{
+  return ((READ_BIT(RCC->CR, RCC_CR_HSIKERON) == (RCC_CR_HSIKERON)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable HSI oscillator
+  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_HSI_Enable(void)
+{
+  SET_BIT(RCC->CR, RCC_CR_HSION);
+}
+
+/**
+  * @brief  Disable HSI oscillator
+  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_HSI_Disable(void)
+{
+  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
+}
+
+/**
+  * @brief  Check if HSI clock is ready
+  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
+{
+  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get HSI Calibration value
+  * @note When HSITRIM is written, HSICAL is updated with the sum of
+  *       HSITRIM and the factory trim value
+  * @rmtoll ICSCR        HSICAL        LL_RCC_HSI_GetCalibration
+  * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
+  */
+__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
+{
+  return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_ICSCR_HSICAL_Pos);
+}
+
+/**
+  * @brief  Set HSI Calibration trimming
+  * @note user-programmable trimming value that is added to the HSICAL
+  * @note Default value is 64, which, when added to the HSICAL value,
+  *       should trim the HSI to 16 MHz +/- 1 %
+  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
+  * @param  Value Between Min_Data = 0 and Max_Data = 127
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
+{
+  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
+}
+
+/**
+  * @brief  Get HSI Calibration trimming
+  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
+  * @retval Between Min_Data = 0 and Max_Data = 127
+  */
+__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
+{
+  return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
+}
+
+/**
+  * @}
+  */
+
+#if defined(RCC_HSI48_SUPPORT)
+/** @defgroup RCC_LL_EF_HSI48 HSI48
+  * @{
+  */
+
+/**
+  * @brief  Enable HSI48
+  * @rmtoll CR         HSI48ON       LL_RCC_HSI48_Enable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
+{
+  SET_BIT(RCC->CR, RCC_CR_HSI48ON);
+}
+
+/**
+  * @brief  Disable HSI48
+  * @rmtoll CR          HSI48ON       LL_RCC_HSI48_Disable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
+{
+  CLEAR_BIT(RCC->CR, RCC_CR_HSI48ON);
+}
+
+/**
+  * @brief  Check if HSI48 oscillator Ready
+  * @rmtoll CR          HSI48RDY      LL_RCC_HSI48_IsReady
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
+{
+  return ((READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == RCC_CR_HSI48RDY) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get HSI48 Calibration value
+  * @rmtoll CRRCR          HSI48CAL      LL_RCC_HSI48_GetCalibration
+  * @retval Between Min_Data = 0x00 and Max_Data = 0x1FF
+  */
+__STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void)
+{
+  return (uint32_t)(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48CAL) >> RCC_CRRCR_HSI48CAL_Pos);
+}
+
+/**
+  * @}
+  */
+#endif /* RCC_HSI48_SUPPORT */
+
+/** @defgroup RCC_LL_EF_LSE LSE
+  * @{
+  */
+
+/**
+  * @brief  Enable  Low Speed External (LSE) crystal.
+  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_LSE_Enable(void)
+{
+  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
+}
+
+/**
+  * @brief  Disable  Low Speed External (LSE) crystal.
+  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_LSE_Disable(void)
+{
+  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
+}
+
+/**
+  * @brief  Enable external clock source (LSE bypass).
+  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
+{
+  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
+}
+
+/**
+  * @brief  Disable external clock source (LSE bypass).
+  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
+{
+  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
+}
+
+/**
+  * @brief  Set LSE oscillator drive capability
+  * @note The oscillator is in Xtal mode when it is not in bypass mode.
+  * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_SetDriveCapability
+  * @param  LSEDrive This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_LSEDRIVE_LOW
+  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
+  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
+  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
+{
+  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
+}
+
+/**
+  * @brief  Get LSE oscillator drive capability
+  * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_GetDriveCapability
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_LSEDRIVE_LOW
+  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
+  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
+  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
+  */
+__STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)
+{
+  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV));
+}
+
+/**
+  * @brief  Enable Clock security system on LSE.
+  * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_EnableCSS
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)
+{
+  SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
+}
+
+/**
+  * @brief  Disable Clock security system on LSE.
+  * @note Clock security system can be disabled only after a LSE
+  *       failure detection. In that case it MUST be disabled by software.
+  * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_DisableCSS
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)
+{
+  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
+}
+
+/**
+  * @brief  Check if LSE oscillator Ready
+  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
+{
+  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if CSS on LSE failure Detection
+  * @rmtoll BDCR         LSECSSD       LL_RCC_LSE_IsCSSDetected
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void)
+{
+  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSECSSD) == (RCC_BDCR_LSECSSD)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EF_LSI LSI
+  * @{
+  */
+
+/**
+  * @brief  Enable LSI Oscillator
+  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_LSI_Enable(void)
+{
+  SET_BIT(RCC->CSR, RCC_CSR_LSION);
+}
+
+/**
+  * @brief  Disable LSI Oscillator
+  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_LSI_Disable(void)
+{
+  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
+}
+
+/**
+  * @brief  Check if LSI is Ready
+  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
+{
+  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EF_LSCO LSCO
+  * @{
+  */
+
+/**
+  * @brief  Enable Low speed clock
+  * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Enable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_LSCO_Enable(void)
+{
+  SET_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
+}
+
+/**
+  * @brief  Disable Low speed clock
+  * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Disable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_LSCO_Disable(void)
+{
+  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
+}
+
+/**
+  * @brief  Configure Low speed clock selection
+  * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_SetSource
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
+  *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source)
+{
+  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL, Source);
+}
+
+/**
+  * @brief  Get Low speed clock selection
+  * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_GetSource
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
+  *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
+  */
+__STATIC_INLINE uint32_t LL_RCC_LSCO_GetSource(void)
+{
+  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSCOSEL));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EF_System System
+  * @{
+  */
+
+/**
+  * @brief  Configure the system clock source
+  * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
+  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
+  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
+  *         @arg @ref LL_RCC_SYS_CLKSOURCE_LSI
+  *         @arg @ref LL_RCC_SYS_CLKSOURCE_LSE
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
+{
+  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
+}
+
+/**
+  * @brief  Get the system clock source
+  * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
+  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
+  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
+  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSI
+  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSE
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
+{
+  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
+}
+
+/**
+  * @brief  Set AHB prescaler
+  * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
+  * @param  Prescaler This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_SYSCLK_DIV_1
+  *         @arg @ref LL_RCC_SYSCLK_DIV_2
+  *         @arg @ref LL_RCC_SYSCLK_DIV_4
+  *         @arg @ref LL_RCC_SYSCLK_DIV_8
+  *         @arg @ref LL_RCC_SYSCLK_DIV_16
+  *         @arg @ref LL_RCC_SYSCLK_DIV_64
+  *         @arg @ref LL_RCC_SYSCLK_DIV_128
+  *         @arg @ref LL_RCC_SYSCLK_DIV_256
+  *         @arg @ref LL_RCC_SYSCLK_DIV_512
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
+{
+  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
+}
+
+/**
+  * @brief  Set APB1 prescaler
+  * @rmtoll CFGR         PPRE         LL_RCC_SetAPB1Prescaler
+  * @param  Prescaler This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_APB1_DIV_1
+  *         @arg @ref LL_RCC_APB1_DIV_2
+  *         @arg @ref LL_RCC_APB1_DIV_4
+  *         @arg @ref LL_RCC_APB1_DIV_8
+  *         @arg @ref LL_RCC_APB1_DIV_16
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
+{
+  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
+}
+
+/**
+  * @brief  Set HSI16 division factor
+  * @rmtoll CR         HSIDIV          LL_RCC_SetHSIDiv
+  * @note  HSIDIV parameter is only applied to SYSCLK_Frequency when HSI is used as
+  * system clock source.
+  * @param  HSIDiv  This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_HSI_DIV_1
+  *         @arg @ref LL_RCC_HSI_DIV_2
+  *         @arg @ref LL_RCC_HSI_DIV_4
+  *         @arg @ref LL_RCC_HSI_DIV_8
+  *         @arg @ref LL_RCC_HSI_DIV_16
+  *         @arg @ref LL_RCC_HSI_DIV_32
+  *         @arg @ref LL_RCC_HSI_DIV_64
+  *         @arg @ref LL_RCC_HSI_DIV_128
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetHSIDiv(uint32_t HSIDiv)
+{
+  MODIFY_REG(RCC->CR, RCC_CR_HSIDIV, HSIDiv);
+}
+/**
+  * @brief  Get AHB prescaler
+  * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_SYSCLK_DIV_1
+  *         @arg @ref LL_RCC_SYSCLK_DIV_2
+  *         @arg @ref LL_RCC_SYSCLK_DIV_4
+  *         @arg @ref LL_RCC_SYSCLK_DIV_8
+  *         @arg @ref LL_RCC_SYSCLK_DIV_16
+  *         @arg @ref LL_RCC_SYSCLK_DIV_64
+  *         @arg @ref LL_RCC_SYSCLK_DIV_128
+  *         @arg @ref LL_RCC_SYSCLK_DIV_256
+  *         @arg @ref LL_RCC_SYSCLK_DIV_512
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
+{
+  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
+}
+
+/**
+  * @brief  Get APB1 prescaler
+  * @rmtoll CFGR         PPRE         LL_RCC_GetAPB1Prescaler
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_APB1_DIV_1
+  *         @arg @ref LL_RCC_APB1_DIV_2
+  *         @arg @ref LL_RCC_APB1_DIV_4
+  *         @arg @ref LL_RCC_APB1_DIV_8
+  *         @arg @ref LL_RCC_APB1_DIV_16
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
+{
+  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
+}
+
+/**
+  * @brief  Get HSI16 Division factor
+  * @rmtoll CR         HSIDIV         LL_RCC_GetHSIDiv
+  * @note  HSIDIV parameter is only applied to SYSCLK_Frequency when HSI is used as
+  * system clock source.
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_HSI_DIV_1
+  *         @arg @ref LL_RCC_HSI_DIV_2
+  *         @arg @ref LL_RCC_HSI_DIV_4
+  *         @arg @ref LL_RCC_HSI_DIV_8
+  *         @arg @ref LL_RCC_HSI_DIV_16
+  *         @arg @ref LL_RCC_HSI_DIV_32
+  *         @arg @ref LL_RCC_HSI_DIV_64
+  *         @arg @ref LL_RCC_HSI_DIV_128
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetHSIDiv(void)
+{
+  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSIDIV));
+}
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EF_MCO1 MCO1
+  * @{
+  */
+
+/**
+  * @brief  Configure MCOx
+  * @rmtoll CFGR         MCOSEL        LL_RCC_ConfigMCO\n
+  *         CFGR         MCOPRE        LL_RCC_ConfigMCO
+  * @param  MCOxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK
+  *         @arg @ref LL_RCC_MCO1SOURCE_SYSCLK
+  *         @arg @ref LL_RCC_MCO1SOURCE_HSI
+  *         @arg @ref LL_RCC_MCO1SOURCE_HSI48 (*)
+  *         @arg @ref LL_RCC_MCO1SOURCE_HSE
+  *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK
+  *         @arg @ref LL_RCC_MCO1SOURCE_LSI
+  *         @arg @ref LL_RCC_MCO1SOURCE_LSE
+  *         @arg @ref LL_RCC_MCO1SOURCE_PLLPCLK (*)
+  *         @arg @ref LL_RCC_MCO1SOURCE_PLLQCLK (*)
+  *         @arg @ref LL_RCC_MCO1SOURCE_RTCCLK (*)
+  *         @arg @ref LL_RCC_MCO1SOURCE_RTC_WKUP (*)
+  *
+  *         (*) value not defined in all devices.
+  * @param  MCOxPrescaler This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_MCO1_DIV_1
+  *         @arg @ref LL_RCC_MCO1_DIV_2
+  *         @arg @ref LL_RCC_MCO1_DIV_4
+  *         @arg @ref LL_RCC_MCO1_DIV_8
+  *         @arg @ref LL_RCC_MCO1_DIV_32
+  *         @arg @ref LL_RCC_MCO1_DIV_64
+  *         @arg @ref LL_RCC_MCO1_DIV_128
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
+{
+  MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
+}
+
+/**
+  * @}
+  */
+
+#if defined(RCC_MCO2_SUPPORT)
+/** @defgroup RCC_LL_EF_MCO2 MCO2
+  * @{
+  */
+
+/**
+  * @brief  Configure MCO2
+  * @rmtoll CFGR         MCO2SEL        LL_RCC_ConfigMCO2\n
+  *         CFGR         MCO2PRE        LL_RCC_ConfigMCO2
+  * @note  feature not available in all devices.
+  * @param  MCOxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_MCO2SOURCE_NOCLOCK
+  *         @arg @ref LL_RCC_MCO2SOURCE_SYSCLK
+  *         @arg @ref LL_RCC_MCO2SOURCE_HSI
+  *         @arg @ref LL_RCC_MCO2SOURCE_HSI48
+  *         @arg @ref LL_RCC_MCO2SOURCE_HSE
+  *         @arg @ref LL_RCC_MCO2SOURCE_PLLCLK
+  *         @arg @ref LL_RCC_MCO2SOURCE_LSI
+  *         @arg @ref LL_RCC_MCO2SOURCE_LSE
+  *         @arg @ref LL_RCC_MCO2SOURCE_PLLPCLK
+  *         @arg @ref LL_RCC_MCO2SOURCE_PLLQCLK
+  *         @arg @ref LL_RCC_MCO2SOURCE_RTCCLK
+  *         @arg @ref LL_RCC_MCO2SOURCE_RTC_WKUP
+  *
+  * @param  MCOxPrescaler This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_MCO2_DIV_1
+  *         @arg @ref LL_RCC_MCO2_DIV_2
+  *         @arg @ref LL_RCC_MCO2_DIV_4
+  *         @arg @ref LL_RCC_MCO2_DIV_8
+  *         @arg @ref LL_RCC_MCO2_DIV_16
+  *         @arg @ref LL_RCC_MCO2_DIV_32
+  *         @arg @ref LL_RCC_MCO2_DIV_64
+  *         @arg @ref LL_RCC_MCO2_DIV_128
+  *         @arg @ref LL_RCC_MCO2_DIV_256
+  *         @arg @ref LL_RCC_MCO2_DIV_512
+  *         @arg @ref LL_RCC_MCO2_DIV_1024
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ConfigMCO2(uint32_t MCOxSource, uint32_t MCOxPrescaler)
+{
+  MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO2SEL | RCC_CFGR_MCO2PRE, MCOxSource | MCOxPrescaler);
+}
+
+/**
+  * @}
+  */
+#endif /* RCC_MCO2_SUPPORT */
+
+/** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
+  * @{
+  */
+
+/**
+  * @brief  Configure USARTx clock source
+  * @rmtoll CCIPR        USARTxSEL     LL_RCC_SetUSARTClockSource
+  * @param  USARTxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK1
+  *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
+  *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
+  *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
+  *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1
+  *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK
+  *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI
+  *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
+  *         @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1 (*)
+  *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK (*)
+  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
+  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
+{
+  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
+}
+
+#if defined(LPUART1)
+/**
+  * @brief  Configure LPUARTx clock source
+  * @rmtoll CCIPR        LPUART1SEL    LL_RCC_SetLPUARTClockSource
+  * @rmtoll CCIPR        LPUART2SEL    LL_RCC_SetLPUARTClockSource
+  * @param  LPUARTxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
+  *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
+  *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
+  *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
+  *         @arg @ref LL_RCC_LPUART2_CLKSOURCE_PCLK1 (*)
+  *         @arg @ref LL_RCC_LPUART2_CLKSOURCE_SYSCLK (*)
+  *         @arg @ref LL_RCC_LPUART2_CLKSOURCE_HSI (*)
+  *         @arg @ref LL_RCC_LPUART2_CLKSOURCE_LSE (*)
+  * (*) feature not available on all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)
+{
+  MODIFY_REG(RCC->CCIPR, (LPUARTxSource >> 16U), (LPUARTxSource & 0x0000FFFFU));
+}
+#endif /* LPUART1 */
+
+/**
+  * @brief  Configure I2Cx clock source
+  * @rmtoll CCIPR        I2C1SEL       LL_RCC_SetI2CClockSource
+  * @param  I2CxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
+  *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
+  *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
+  *         @arg @ref LL_RCC_I2C2_CLKSOURCE_PCLK1 (*)
+  *         @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK (*)
+  *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI (*)
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
+{
+  MODIFY_REG(RCC->CCIPR, (I2CxSource >> 16U), (I2CxSource & 0x0000FFFFU));
+}
+
+#if defined(RCC_CCIPR_TIM1SEL) || defined(RCC_CCIPR_TIM15SEL)
+/**
+  * @brief  Configure TIMx clock source
+  * @rmtoll CCIPR        TIMxSEL       LL_RCC_SetTIMClockSource
+  * @param  TIMxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PLL
+  *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PCLK1
+  * @if defined(STM32G081xx)
+  *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PLL
+  *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PCLK1
+  * @endif
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetTIMClockSource(uint32_t TIMxSource)
+{
+  MODIFY_REG(RCC->CCIPR, (TIMxSource & 0xFFFF0000U), (TIMxSource << 16));
+}
+#endif /* RCC_CCIPR_TIM1SEL && RCC_CCIPR_TIM15SEL */
+
+#if defined(LPTIM1) && defined(LPTIM2)
+/**
+  * @brief  Configure LPTIMx clock source
+  * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_SetLPTIMClockSource
+  * @param  LPTIMxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
+  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
+  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
+  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
+  *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK1
+  *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI
+  *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_HSI
+  *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
+{
+  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16U));
+}
+#endif /* LPTIM1 && LPTIM2 */
+
+#if defined(CEC)
+/**
+  * @brief  Configure CEC clock source
+  * @rmtoll CCIPR        CECSEL        LL_RCC_SetCECClockSource
+  * @param  CECxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV488
+  *         @arg @ref LL_RCC_CEC_CLKSOURCE_LSE
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetCECClockSource(uint32_t CECxSource)
+{
+  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CECSEL, CECxSource);
+}
+#endif /* CEC */
+
+#if defined(RCC_CCIPR_RNGDIV)
+/**
+  * @brief  Configure RNG division factor
+  * @rmtoll CCIPR        RNGDIV        LL_RCC_SetRNGClockDiv
+  * @param  RNGxDiv This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_RNG_CLK_DIV1
+  *         @arg @ref LL_RCC_RNG_CLK_DIV2
+  *         @arg @ref LL_RCC_RNG_CLK_DIV4
+  *         @arg @ref LL_RCC_RNG_CLK_DIV8
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetRNGClockDiv(uint32_t RNGxDiv)
+{
+  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGDIV, RNGxDiv);
+}
+#endif /* RNG */
+
+#if defined (RCC_CCIPR_RNGSEL)
+/**
+  * @brief  Configure RNG clock source
+  * @rmtoll CCIPR        RNGSEL        LL_RCC_SetRNGClockSource
+  * @param  RNGxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_RNG_CLKSOURCE_NONE
+  *         @arg @ref LL_RCC_RNG_CLKSOURCE_HSI_DIV8
+  *         @arg @ref LL_RCC_RNG_CLKSOURCE_SYSCLK
+  *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource)
+{
+  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
+}
+#endif /* RNG */
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+/**
+  * @brief  Configure USB clock source
+  * @rmtoll CCIPR2        CK48MSEL      LL_RCC_SetUSBClockSource
+  * @param  USBxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_USB_CLKSOURCE_HSI48
+  *         @arg @ref LL_RCC_USB_CLKSOURCE_HSE
+  *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
+{
+  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_USBSEL, USBxSource);
+}
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+#if defined (FDCAN1) || defined (FDCAN2)
+/**
+  * @brief  Configure FDCAN clock source
+  * @rmtoll CCIPR2        FDCANSEL        LL_RCC_SetFDCANClockSource
+  * @param  FDCANxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_HSE
+  *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_PCLK1
+  *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_PLL
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetFDCANClockSource(uint32_t FDCANxSource)
+{
+  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_FDCANSEL, FDCANxSource);
+}
+#endif /* FDCAN1 || FDCAN2 */
+
+/**
+  * @brief  Configure ADC clock source
+  * @rmtoll CCIPR        ADCSEL        LL_RCC_SetADCClockSource
+  * @param  ADCxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLL
+  *         @arg @ref LL_RCC_ADC_CLKSOURCE_SYSCLK
+  *         @arg @ref LL_RCC_ADC_CLKSOURCE_HSI
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
+{
+  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
+}
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+/**
+  * @brief  Configure I2Sx clock source
+  * @rmtoll CCIPR2        I2SxSEL       LL_RCC_SetI2SClockSource
+  * @param  I2SxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_SYSCLK
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PIN
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLL
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_HSI
+  *         @arg @ref LL_RCC_I2S2_CLKSOURCE_SYSCLK
+  *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PIN
+  *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLL
+  *         @arg @ref LL_RCC_I2S2_CLKSOURCE_HSI
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t I2SxSource)
+{
+  MODIFY_REG(RCC->CCIPR2, (I2SxSource >> 16U), (I2SxSource & 0x0000FFFFU));
+}
+
+#else
+/**
+  * @brief  Configure I2Sx clock source
+  * @rmtoll CCIPR        I2S1SEL       LL_RCC_SetI2SClockSource
+  * @param  I2SxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_SYSCLK
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PIN
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLL
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_HSI
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t I2SxSource)
+{
+  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S1SEL, I2SxSource);
+}
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+/**
+  * @brief  Get USARTx clock source
+  * @rmtoll CCIPR        USARTxSEL     LL_RCC_GetUSARTClockSource
+  * @param  USARTx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_USART1_CLKSOURCE
+  *         @arg @ref LL_RCC_USART2_CLKSOURCE
+  *         @arg @ref LL_RCC_USART3_CLKSOURCE (*)
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK1
+  *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
+  *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
+  *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
+  *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1
+  *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK
+  *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI
+  *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
+  *         @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1 (*)
+  *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK (*)
+  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
+  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
+  * (*) feature not available on all devices
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
+{
+  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
+}
+
+#if defined (LPUART2) || defined (LPUART1)
+/**
+  * @brief  Get LPUARTx clock source
+  * @rmtoll CCIPR        LPUART1SEL    LL_RCC_GetLPUARTClockSource\n
+  *         CCIPR        LPUART2SEL    LL_RCC_GetLPUARTClockSource
+  * @param  LPUARTx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_LPUART1_CLKSOURCE
+  *         @arg @ref LL_RCC_LPUART2_CLKSOURCE (*)
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
+  *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
+  *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
+  *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
+  *         @arg @ref LL_RCC_LPUART2_CLKSOURCE_PCLK1 (*)
+  *         @arg @ref LL_RCC_LPUART2_CLKSOURCE_SYSCLK (*)
+  *         @arg @ref LL_RCC_LPUART2_CLKSOURCE_HSI (*)
+  *         @arg @ref LL_RCC_LPUART2_CLKSOURCE_LSE (*)
+  * (*) feature not available on all devices
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)
+{
+  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx) | (LPUARTx << 16U));
+}
+#endif /* LPUART2 || LPUART1 */
+
+/**
+  * @brief  Get I2Cx clock source
+  * @rmtoll CCIPR        I2C1SEL       LL_RCC_GetI2CClockSource\n
+  *         CCIPR        I2C2SEL       LL_RCC_GetI2CClockSource
+  * @param  I2Cx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_I2C1_CLKSOURCE
+  *         @arg @ref LL_RCC_I2C2_CLKSOURCE
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
+  *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
+  *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
+  *         @arg @ref LL_RCC_I2C2_CLKSOURCE_PCLK1
+  *         @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK
+  *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)
+{
+  return (uint32_t)(READ_BIT(RCC->CCIPR, I2Cx) | (I2Cx << 16U));
+}
+
+#if defined(RCC_CCIPR_TIM1SEL) || defined(RCC_CCIPR_TIM15SEL)
+/**
+  * @brief  Get TIMx clock source
+  * @rmtoll CCIPR        TIMxSEL       LL_RCC_GetTIMClockSource
+  * @param  TIMx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_TIM1_CLKSOURCE
+  *         @arg @ref LL_RCC_TIM15_CLKSOURCE
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PLL
+  *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PCLK1
+  * @if defined(STM32G081xx)
+  *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PLL
+  *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PCLK1
+  * @endif
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetTIMClockSource(uint32_t TIMx)
+{
+  return (uint32_t)((READ_BIT(RCC->CCIPR, TIMx) >> 16U) | TIMx);
+}
+#endif /* RCC_CCIPR_TIM1SEL || RCC_CCIPR_TIM15SEL */
+
+#if defined(LPTIM1) && defined(LPTIM2)
+/**
+  * @brief  Get LPTIMx clock source
+  * @rmtoll CCIPR        LPTIM1SEL     LL_RCC_GetLPTIMClockSource\n
+            CCIPR        LPTIM2SEL     LL_RCC_GetLPTIMClockSource
+  * @param  LPTIMx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE
+  *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
+  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
+  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
+  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
+  *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK1
+  *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI
+  *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_HSI
+  *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)
+{
+  return (uint32_t)((READ_BIT(RCC->CCIPR, LPTIMx) >> 16U) | LPTIMx);
+}
+#endif /* LPTIM1 && LPTIM2 */
+
+#if defined (RCC_CCIPR_CECSEL)
+/**
+  * @brief  Get CEC clock source
+  * @rmtoll CCIPR        CECSEL        LL_RCC_GetCECClockSource
+  * @param  CECx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_CEC_CLKSOURCE
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV488
+  *         @arg @ref LL_RCC_CEC_CLKSOURCE_LSE
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetCECClockSource(uint32_t CECx)
+{
+  return (uint32_t)(READ_BIT(RCC->CCIPR, CECx));
+}
+#endif /* CEC */
+
+#if defined(RCC_CCIPR2_FDCANSEL)
+/**
+  * @brief  Get FDCAN clock source
+  * @rmtoll CCIPR2        FDCANSEL        LL_RCC_GetFDCANClockSource
+  * @param  FDCANx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_FDCAN_CLKSOURCE
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_PCLK1
+  *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_HSE
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetFDCANClockSource(uint32_t FDCANx)
+{
+  return (uint32_t)(READ_BIT(RCC->CCIPR2, FDCANx));
+}
+#endif /* RCC_CCIPR2_FDCANSEL */
+
+#if defined(RNG)
+/**
+  * @brief  Get RNGx clock source
+  * @rmtoll CCIPR        RNGSEL        LL_RCC_GetRNGClockSource
+  * @param  RNGx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_RNG_CLKSOURCE
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_RNG_CLKSOURCE_NONE
+  *         @arg @ref LL_RCC_RNG_CLKSOURCE_HSI_DIV8
+  *         @arg @ref LL_RCC_RNG_CLKSOURCE_SYSCLK
+  *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)
+{
+  return (uint32_t)(READ_BIT(RCC->CCIPR, RNGx));
+}
+#endif /* RNG */
+
+#if defined(RNG)
+/**
+  * @brief  Get RNGx clock division factor
+  * @rmtoll CCIPR        RNGDIV        LL_RCC_GetRNGClockDiv
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_RNG_CLK_DIV1
+  *         @arg @ref LL_RCC_RNG_CLK_DIV2
+  *         @arg @ref LL_RCC_RNG_CLK_DIV4
+  *         @arg @ref LL_RCC_RNG_CLK_DIV8
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetRNGClockDiv(void)
+{
+  return (uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGDIV));
+}
+#endif /* RNG */
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+/**
+  * @brief  Get USBx clock source
+  * @rmtoll CCIPR2        CK48MSEL        LL_RCC_GetUSBClockSource
+  * @param  USBx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_USB_CLKSOURCE
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_USB_CLKSOURCE_HSI48
+  *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)
+{
+  return (uint32_t)(READ_BIT(RCC->CCIPR2, USBx));
+}
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+/**
+  * @brief  Get ADCx clock source
+  * @rmtoll CCIPR        ADCSEL        LL_RCC_GetADCClockSource
+  * @param  ADCx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_ADC_CLKSOURCE
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_ADC_CLKSOURCE_HSI
+  *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLL
+  *         @arg @ref LL_RCC_ADC_CLKSOURCE_SYSCLK
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
+{
+  return (uint32_t)(READ_BIT(RCC->CCIPR, ADCx));
+}
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+/**
+  * @brief  Get I2Sx clock source
+  * @rmtoll CCIPR2        I2S1SEL     LL_RCC_GetI2SClockSource\n
+  *         CCIPR2        I2S2SEL     LL_RCC_GetI2SClockSource
+  * @param  I2Sx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE
+  *         @arg @ref LL_RCC_I2S2_CLKSOURCE
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PIN
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_SYSCLK
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_HSI
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLL
+  *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PIN
+  *         @arg @ref LL_RCC_I2S2_CLKSOURCE_SYSCLK
+  *         @arg @ref LL_RCC_I2S2_CLKSOURCE_HSI
+  *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLL
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)
+{
+  return (uint32_t)(READ_BIT(RCC->CCIPR2, I2Sx) | (I2Sx << 16U));
+}
+#else
+/**
+  * @brief  Get I2Sx clock source
+  * @rmtoll CCIPR        I2S1SEL        LL_RCC_GetI2SClockSource
+  * @param  I2Sx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PIN
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_SYSCLK
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_HSI
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLL
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)
+{
+  return (uint32_t)(READ_BIT(RCC->CCIPR, I2Sx));
+}
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EF_RTC RTC
+  * @{
+  */
+
+/**
+  * @brief  Set RTC Clock Source
+  * @note Once the RTC clock source has been selected, it cannot be changed anymore unless
+  *       the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is
+  *       set). The BDRST bit can be used to reset them.
+  * @rmtoll BDCR         RTCSEL        LL_RCC_SetRTCClockSource
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
+  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
+  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
+  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
+{
+  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
+}
+
+/**
+  * @brief  Get RTC Clock Source
+  * @rmtoll BDCR         RTCSEL        LL_RCC_GetRTCClockSource
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
+  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
+  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
+  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
+{
+  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
+}
+
+/**
+  * @brief  Enable RTC
+  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_EnableRTC(void)
+{
+  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
+}
+
+/**
+  * @brief  Disable RTC
+  * @rmtoll BDCR         RTCEN         LL_RCC_DisableRTC
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_DisableRTC(void)
+{
+  CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
+}
+
+/**
+  * @brief  Check if RTC has been enabled or not
+  * @rmtoll BDCR         RTCEN         LL_RCC_IsEnabledRTC
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
+{
+  return ((READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Force the Backup domain reset
+  * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
+{
+  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
+}
+
+/**
+  * @brief  Release the Backup domain reset
+  * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
+{
+  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
+}
+
+/**
+  * @}
+  */
+
+
+/** @defgroup RCC_LL_EF_PLL PLL
+  * @{
+  */
+
+/**
+  * @brief  Enable PLL
+  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_Enable(void)
+{
+  SET_BIT(RCC->CR, RCC_CR_PLLON);
+}
+
+/**
+  * @brief  Disable PLL
+  * @note Cannot be disabled if the PLL clock is used as the system clock
+  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_Disable(void)
+{
+  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
+}
+
+/**
+  * @brief  Check if PLL Ready
+  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
+{
+  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Configure PLL used for SYSCLK Domain
+  * @note PLL Source and PLLM Divider can be written only when PLL is disabled
+  * @note PLLN/PLLR can be written only when PLL is disabled
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
+  *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_SYS\n
+  *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_SYS\n
+  *         PLLCFGR      PLLR          LL_RCC_PLL_ConfigDomain_SYS
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_NONE
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  * @param  PLLM This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_1
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  * @param  PLLN Between 8 and 86
+  * @param  PLLR This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLR_DIV_2
+  *         @arg @ref LL_RCC_PLLR_DIV_3
+  *         @arg @ref LL_RCC_PLLR_DIV_4
+  *         @arg @ref LL_RCC_PLLR_DIV_5
+  *         @arg @ref LL_RCC_PLLR_DIV_6
+  *         @arg @ref LL_RCC_PLLR_DIV_7
+  *         @arg @ref LL_RCC_PLLR_DIV_8
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
+{
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
+             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
+}
+
+/**
+  * @brief  Configure PLL used for ADC domain clock
+  * @note   PLL Source and PLLM Divider can be written only when PLL is disabled
+  * @note   PLLN/PLLP can be written only when PLL is disabled
+  * @note   User shall verify whether the PLL configuration is not done through
+  *         other functions (ex: I2S1)
+  * @note   This can be selected for ADC
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_ADC\n
+  *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_ADC\n
+  *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_ADC\n
+  *         PLLCFGR      PLLP          LL_RCC_PLL_ConfigDomain_ADC
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_NONE
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  * @param  PLLM This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_1
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  * @param  PLLN Between 8 and 86
+  * @param  PLLP This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLP_DIV_2
+  *         @arg @ref LL_RCC_PLLP_DIV_3
+  *         @arg @ref LL_RCC_PLLP_DIV_4
+  *         @arg @ref LL_RCC_PLLP_DIV_5
+  *         @arg @ref LL_RCC_PLLP_DIV_6
+  *         @arg @ref LL_RCC_PLLP_DIV_7
+  *         @arg @ref LL_RCC_PLLP_DIV_8
+  *         @arg @ref LL_RCC_PLLP_DIV_9
+  *         @arg @ref LL_RCC_PLLP_DIV_10
+  *         @arg @ref LL_RCC_PLLP_DIV_11
+  *         @arg @ref LL_RCC_PLLP_DIV_12
+  *         @arg @ref LL_RCC_PLLP_DIV_13
+  *         @arg @ref LL_RCC_PLLP_DIV_14
+  *         @arg @ref LL_RCC_PLLP_DIV_15
+  *         @arg @ref LL_RCC_PLLP_DIV_16
+  *         @arg @ref LL_RCC_PLLP_DIV_17
+  *         @arg @ref LL_RCC_PLLP_DIV_18
+  *         @arg @ref LL_RCC_PLLP_DIV_19
+  *         @arg @ref LL_RCC_PLLP_DIV_20
+  *         @arg @ref LL_RCC_PLLP_DIV_21
+  *         @arg @ref LL_RCC_PLLP_DIV_22
+  *         @arg @ref LL_RCC_PLLP_DIV_23
+  *         @arg @ref LL_RCC_PLLP_DIV_24
+  *         @arg @ref LL_RCC_PLLP_DIV_25
+  *         @arg @ref LL_RCC_PLLP_DIV_26
+  *         @arg @ref LL_RCC_PLLP_DIV_27
+  *         @arg @ref LL_RCC_PLLP_DIV_28
+  *         @arg @ref LL_RCC_PLLP_DIV_29
+  *         @arg @ref LL_RCC_PLLP_DIV_30
+  *         @arg @ref LL_RCC_PLLP_DIV_31
+  *         @arg @ref LL_RCC_PLLP_DIV_32
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)
+{
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLP,
+             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP);
+}
+
+/**
+  * @brief  Configure PLL used for I2S1 domain clock
+  * @note   PLL Source and PLLM Divider can be written only when PLL is disabled
+  * @note   PLLN/PLLP can be written only when PLL is disabled
+  * @note   User shall verify whether the PLL configuration is not done through
+  *         other functions (ex: ADC)
+  * @note   This can be selected for I2S1
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_I2S1\n
+  *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_I2S1\n
+  *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_I2S1\n
+  *         PLLCFGR      PLLP          LL_RCC_PLL_ConfigDomain_I2S1
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_NONE
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  * @param  PLLM This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_1
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  * @param  PLLN Between 8 and 86
+  * @param  PLLP This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLP_DIV_2
+  *         @arg @ref LL_RCC_PLLP_DIV_3
+  *         @arg @ref LL_RCC_PLLP_DIV_4
+  *         @arg @ref LL_RCC_PLLP_DIV_5
+  *         @arg @ref LL_RCC_PLLP_DIV_6
+  *         @arg @ref LL_RCC_PLLP_DIV_7
+  *         @arg @ref LL_RCC_PLLP_DIV_8
+  *         @arg @ref LL_RCC_PLLP_DIV_9
+  *         @arg @ref LL_RCC_PLLP_DIV_10
+  *         @arg @ref LL_RCC_PLLP_DIV_11
+  *         @arg @ref LL_RCC_PLLP_DIV_12
+  *         @arg @ref LL_RCC_PLLP_DIV_13
+  *         @arg @ref LL_RCC_PLLP_DIV_14
+  *         @arg @ref LL_RCC_PLLP_DIV_15
+  *         @arg @ref LL_RCC_PLLP_DIV_16
+  *         @arg @ref LL_RCC_PLLP_DIV_17
+  *         @arg @ref LL_RCC_PLLP_DIV_18
+  *         @arg @ref LL_RCC_PLLP_DIV_19
+  *         @arg @ref LL_RCC_PLLP_DIV_20
+  *         @arg @ref LL_RCC_PLLP_DIV_21
+  *         @arg @ref LL_RCC_PLLP_DIV_22
+  *         @arg @ref LL_RCC_PLLP_DIV_23
+  *         @arg @ref LL_RCC_PLLP_DIV_24
+  *         @arg @ref LL_RCC_PLLP_DIV_25
+  *         @arg @ref LL_RCC_PLLP_DIV_26
+  *         @arg @ref LL_RCC_PLLP_DIV_27
+  *         @arg @ref LL_RCC_PLLP_DIV_28
+  *         @arg @ref LL_RCC_PLLP_DIV_29
+  *         @arg @ref LL_RCC_PLLP_DIV_30
+  *         @arg @ref LL_RCC_PLLP_DIV_31
+  *         @arg @ref LL_RCC_PLLP_DIV_32
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_I2S1(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)
+{
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLP,
+             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP);
+}
+
+#if defined(RCC_CCIPR2_I2S2SEL)
+/**
+  * @brief  Configure PLL used for I2S2 domain clock
+  * @note   PLL Source and PLLM Divider can be written only when PLL is disabled
+  * @note   PLLN/PLLP can be written only when PLL is disabled
+  * @note   User shall verify whether the PLL configuration is not done through
+  *         other functions (ex: ADC)
+  * @note   This can be selected for I2S2
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_I2S2\n
+  *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_I2S2\n
+  *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_I2S2\n
+  *         PLLCFGR      PLLP          LL_RCC_PLL_ConfigDomain_I2S2
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_NONE
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  * @param  PLLM This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_1
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  * @param  PLLN Between 8 and 86
+  * @param  PLLP This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLP_DIV_2
+  *         @arg @ref LL_RCC_PLLP_DIV_3
+  *         @arg @ref LL_RCC_PLLP_DIV_4
+  *         @arg @ref LL_RCC_PLLP_DIV_5
+  *         @arg @ref LL_RCC_PLLP_DIV_6
+  *         @arg @ref LL_RCC_PLLP_DIV_7
+  *         @arg @ref LL_RCC_PLLP_DIV_8
+  *         @arg @ref LL_RCC_PLLP_DIV_9
+  *         @arg @ref LL_RCC_PLLP_DIV_10
+  *         @arg @ref LL_RCC_PLLP_DIV_11
+  *         @arg @ref LL_RCC_PLLP_DIV_12
+  *         @arg @ref LL_RCC_PLLP_DIV_13
+  *         @arg @ref LL_RCC_PLLP_DIV_14
+  *         @arg @ref LL_RCC_PLLP_DIV_15
+  *         @arg @ref LL_RCC_PLLP_DIV_16
+  *         @arg @ref LL_RCC_PLLP_DIV_17
+  *         @arg @ref LL_RCC_PLLP_DIV_18
+  *         @arg @ref LL_RCC_PLLP_DIV_19
+  *         @arg @ref LL_RCC_PLLP_DIV_20
+  *         @arg @ref LL_RCC_PLLP_DIV_21
+  *         @arg @ref LL_RCC_PLLP_DIV_22
+  *         @arg @ref LL_RCC_PLLP_DIV_23
+  *         @arg @ref LL_RCC_PLLP_DIV_24
+  *         @arg @ref LL_RCC_PLLP_DIV_25
+  *         @arg @ref LL_RCC_PLLP_DIV_26
+  *         @arg @ref LL_RCC_PLLP_DIV_27
+  *         @arg @ref LL_RCC_PLLP_DIV_28
+  *         @arg @ref LL_RCC_PLLP_DIV_29
+  *         @arg @ref LL_RCC_PLLP_DIV_30
+  *         @arg @ref LL_RCC_PLLP_DIV_31
+  *         @arg @ref LL_RCC_PLLP_DIV_32
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_I2S2(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)
+{
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLP,
+             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP);
+}
+#endif /* RCC_CCIPR2_I2S2SEL */
+
+#if defined(RNG)
+/**
+  * @brief  Configure PLL used for RNG domain clock
+  * @note PLL Source and PLLM Divider can be written only when PLL is disabled
+  * @note PLLN/PLLQ can be written only when PLL is disabled
+  * @note   User shall verify whether the PLL configuration is not done through
+  *         other functions (ex: TIM1, TIM15)
+  * @note This  can be selected for RNG
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_RNG\n
+  *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_RNG\n
+  *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_RNG\n
+  *         PLLCFGR      PLLQ          LL_RCC_PLL_ConfigDomain_RNG
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_NONE
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  * @param  PLLM This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_1
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  * @param  PLLN Between 8 and 86
+  * @param  PLLQ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLQ_DIV_2
+  *         @arg @ref LL_RCC_PLLQ_DIV_3
+  *         @arg @ref LL_RCC_PLLQ_DIV_4
+  *         @arg @ref LL_RCC_PLLQ_DIV_5
+  *         @arg @ref LL_RCC_PLLQ_DIV_6
+  *         @arg @ref LL_RCC_PLLQ_DIV_7
+  *         @arg @ref LL_RCC_PLLQ_DIV_8
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_RNG(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)
+{
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLQ,
+             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ);
+}
+#endif /* RNG */
+
+#if defined(FDCAN1) || defined(FDCAN2)
+/**
+  * @brief  Configure PLL used for FDCAN domain clock
+  * @note PLL Source and PLLM Divider can be written only when PLL is disabled
+  * @note PLLN/PLLQ can be written only when PLL is disabled
+  * @note   User shall verify whether the PLL configuration is not done through
+  *         other functions (ex: TIM1, TIM15)
+  * @note This  can be selected for FDCAN
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_FDCAN\n
+  *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_FDCAN\n
+  *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_FDCAN\n
+  *         PLLCFGR      PLLQ          LL_RCC_PLL_ConfigDomain_FDCAN
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_NONE
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  * @param  PLLM This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_1
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  * @param  PLLN Between 8 and 86
+  * @param  PLLQ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLQ_DIV_2
+  *         @arg @ref LL_RCC_PLLQ_DIV_3
+  *         @arg @ref LL_RCC_PLLQ_DIV_4
+  *         @arg @ref LL_RCC_PLLQ_DIV_5
+  *         @arg @ref LL_RCC_PLLQ_DIV_6
+  *         @arg @ref LL_RCC_PLLQ_DIV_7
+  *         @arg @ref LL_RCC_PLLQ_DIV_8
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_FDCAN(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)
+{
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLQ,
+             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ);
+}
+#endif /* FDCAN1 || FDCAN2 */
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+/**
+  * @brief  Configure PLL used for USB domain clock
+  * @note PLL Source and PLLM Divider can be written only when PLL is disabled
+  * @note PLLN/PLLQ can be written only when PLL is disabled
+  * @note   User shall verify whether the PLL configuration is not done through
+  *         other functions (ex: TIM1, TIM15)
+  * @note This  can be selected for USB
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_USB\n
+  *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_USB\n
+  *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_USB\n
+  *         PLLCFGR      PLLQ          LL_RCC_PLL_ConfigDomain_USB
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_NONE
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  * @param  PLLM This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_1
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  * @param  PLLN Between 8 and 86
+  * @param  PLLQ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLQ_DIV_2
+  *         @arg @ref LL_RCC_PLLQ_DIV_3
+  *         @arg @ref LL_RCC_PLLQ_DIV_4
+  *         @arg @ref LL_RCC_PLLQ_DIV_5
+  *         @arg @ref LL_RCC_PLLQ_DIV_6
+  *         @arg @ref LL_RCC_PLLQ_DIV_7
+  *         @arg @ref LL_RCC_PLLQ_DIV_8
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_USB(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)
+{
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLQ,
+             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ);
+}
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+#if defined(RCC_PLLQ_SUPPORT)
+/**
+  * @brief  Configure PLL used for TIM1 domain clock
+  * @note PLL Source and PLLM Divider can be written only when PLL is disabled
+  * @note PLLN/PLLQ can be written only when PLL is disabled
+  * @note   User shall verify whether the PLL configuration is not done through
+  *         other functions (ex: RNG, TIM15)
+  * @note This  can be selected for TIM1
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_TIM1\n
+  *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_TIM1\n
+  *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_TIM1\n
+  *         PLLCFGR      PLLQ          LL_RCC_PLL_ConfigDomain_TIM1
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_NONE
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  * @param  PLLM This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_1
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  * @param  PLLN Between 8 and 86
+  * @param  PLLQ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLQ_DIV_2
+  *         @arg @ref LL_RCC_PLLQ_DIV_3
+  *         @arg @ref LL_RCC_PLLQ_DIV_4
+  *         @arg @ref LL_RCC_PLLQ_DIV_5
+  *         @arg @ref LL_RCC_PLLQ_DIV_6
+  *         @arg @ref LL_RCC_PLLQ_DIV_7
+  *         @arg @ref LL_RCC_PLLQ_DIV_8
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_TIM1(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)
+{
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLQ,
+             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ);
+}
+#endif /* RCC_PLLQ_SUPPORT */
+
+#if defined(RCC_PLLQ_SUPPORT) && defined(TIM15)
+/**
+  * @brief  Configure PLL used for TIM15 domain clock
+  * @note PLL Source and PLLM Divider can be written only when PLL is disabled
+  * @note PLLN/PLLQ can be written only when PLL is disabled
+  * @note   User shall verify whether the PLL configuration is not done through
+  *         other functions (ex: RNG, TIM1)
+  * @note This  can be selected for TIM15
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_TIM15\n
+  *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_TIM15\n
+  *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_TIM15\n
+  *         PLLCFGR      PLLQ          LL_RCC_PLL_ConfigDomain_TIM15
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_NONE
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  * @param  PLLM This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_1
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  * @param  PLLN Between 8 and 86
+  * @param  PLLQ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLQ_DIV_2
+  *         @arg @ref LL_RCC_PLLQ_DIV_3
+  *         @arg @ref LL_RCC_PLLQ_DIV_4
+  *         @arg @ref LL_RCC_PLLQ_DIV_5
+  *         @arg @ref LL_RCC_PLLQ_DIV_6
+  *         @arg @ref LL_RCC_PLLQ_DIV_7
+  *         @arg @ref LL_RCC_PLLQ_DIV_8
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_TIM15(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)
+{
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLQ,
+             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ);
+}
+#endif /* RCC_PLLQ_SUPPORT && TIM15 */
+
+/**
+  * @brief  Get Main PLL multiplication factor for VCO
+  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
+  * @retval Between 8 and 86
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
+{
+  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
+}
+
+/**
+  * @brief  Get Main PLL division factor for PLLP
+  * @note   used for PLLPCLK (ADC & I2S clock)
+  * @rmtoll PLLCFGR      PLLP       LL_RCC_PLL_GetP
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLP_DIV_2
+  *         @arg @ref LL_RCC_PLLP_DIV_3
+  *         @arg @ref LL_RCC_PLLP_DIV_4
+  *         @arg @ref LL_RCC_PLLP_DIV_5
+  *         @arg @ref LL_RCC_PLLP_DIV_6
+  *         @arg @ref LL_RCC_PLLP_DIV_7
+  *         @arg @ref LL_RCC_PLLP_DIV_8
+  *         @arg @ref LL_RCC_PLLP_DIV_9
+  *         @arg @ref LL_RCC_PLLP_DIV_10
+  *         @arg @ref LL_RCC_PLLP_DIV_11
+  *         @arg @ref LL_RCC_PLLP_DIV_12
+  *         @arg @ref LL_RCC_PLLP_DIV_13
+  *         @arg @ref LL_RCC_PLLP_DIV_14
+  *         @arg @ref LL_RCC_PLLP_DIV_15
+  *         @arg @ref LL_RCC_PLLP_DIV_16
+  *         @arg @ref LL_RCC_PLLP_DIV_17
+  *         @arg @ref LL_RCC_PLLP_DIV_18
+  *         @arg @ref LL_RCC_PLLP_DIV_19
+  *         @arg @ref LL_RCC_PLLP_DIV_20
+  *         @arg @ref LL_RCC_PLLP_DIV_21
+  *         @arg @ref LL_RCC_PLLP_DIV_22
+  *         @arg @ref LL_RCC_PLLP_DIV_23
+  *         @arg @ref LL_RCC_PLLP_DIV_24
+  *         @arg @ref LL_RCC_PLLP_DIV_25
+  *         @arg @ref LL_RCC_PLLP_DIV_26
+  *         @arg @ref LL_RCC_PLLP_DIV_27
+  *         @arg @ref LL_RCC_PLLP_DIV_28
+  *         @arg @ref LL_RCC_PLLP_DIV_29
+  *         @arg @ref LL_RCC_PLLP_DIV_30
+  *         @arg @ref LL_RCC_PLLP_DIV_31
+  *         @arg @ref LL_RCC_PLLP_DIV_32
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
+{
+  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
+}
+
+#if defined(RCC_PLLQ_SUPPORT)
+/**
+  * @brief  Get Main PLL division factor for PLLQ
+  * @note used for PLLQCLK selected for RNG, TIM1, TIM15 clock
+  * @rmtoll PLLCFGR      PLLQ          LL_RCC_PLL_GetQ
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLQ_DIV_2
+  *         @arg @ref LL_RCC_PLLQ_DIV_3
+  *         @arg @ref LL_RCC_PLLQ_DIV_4
+  *         @arg @ref LL_RCC_PLLQ_DIV_5
+  *         @arg @ref LL_RCC_PLLQ_DIV_6
+  *         @arg @ref LL_RCC_PLLQ_DIV_7
+  *         @arg @ref LL_RCC_PLLQ_DIV_8
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLL_GetQ(void)
+{
+  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ));
+}
+#endif /* RCC_PLLQ_SUPPORT */
+
+/**
+  * @brief  Get Main PLL division factor for PLLR
+  * @note used for PLLCLK (system clock)
+  * @rmtoll PLLCFGR      PLLR          LL_RCC_PLL_GetR
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLR_DIV_2
+  *         @arg @ref LL_RCC_PLLR_DIV_3
+  *         @arg @ref LL_RCC_PLLR_DIV_4
+  *         @arg @ref LL_RCC_PLLR_DIV_5
+  *         @arg @ref LL_RCC_PLLR_DIV_6
+  *         @arg @ref LL_RCC_PLLR_DIV_7
+  *         @arg @ref LL_RCC_PLLR_DIV_8
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
+{
+  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
+}
+
+/**
+  * @brief  Configure PLL clock source
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_SetMainSource
+  * @param PLLSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_SetMainSource(uint32_t PLLSource)
+{
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSource);
+}
+
+/**
+  * @brief  Get the oscillator used as PLL clock source.
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_GetMainSource
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_NONE
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
+{
+  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
+}
+
+/**
+  * @brief  Get Division factor for the main PLL and other PLL
+  * @rmtoll PLLCFGR      PLLM          LL_RCC_PLL_GetDivider
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_1
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
+{
+  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
+}
+
+/**
+  * @brief  Enable PLL output mapped on ADC domain clock
+  * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_EnableDomain_ADC
+  * @note   User shall check that PLL enable is not done through
+  *         other functions (ex: I2S1)
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_EnableDomain_ADC(void)
+{
+  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
+}
+
+/**
+  * @brief  Disable PLL output mapped on ADC domain clock
+  * @note Cannot be disabled if the PLL clock is used as the system clock
+  * @note   User shall check that PLL is not used by any other peripheral
+  *         (ex: I2S1)
+  * @note In order to save power, when the PLLCLK  of the PLL is
+  *       not used,  should be 0
+  * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_DisableDomain_ADC
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_DisableDomain_ADC(void)
+{
+  CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
+}
+
+/**
+  * @brief  Enable PLL output mapped on I2S domain clock
+  * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_EnableDomain_I2S1
+  * @note   User shall check that PLL enable is not done through
+  *         other functions (ex: ADC)
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_EnableDomain_I2S1(void)
+{
+  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
+}
+
+#if defined(RCC_CCIPR2_I2S2SEL)
+/**
+  * @brief  Enable PLL output mapped on I2S2 domain clock
+  * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_EnableDomain_I2S2
+  * @note   User shall check that PLL enable is not done through
+  *         other functions (ex: ADC)
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_EnableDomain_I2S2(void)
+{
+  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
+}
+#endif /* RCC_CCIPR2_I2S2SEL */
+
+/**
+  * @brief  Disable PLL output mapped on I2S1 domain clock
+  * @note Cannot be disabled if the PLL clock is used as the system clock
+  * @note   User shall check that PLL is not used by any other peripheral
+  *         (ex: RNG)
+  * @note In order to save power, when the PLLCLK  of the PLL is
+  *       not used,  should be 0
+  * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_DisableDomain_I2S1
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_DisableDomain_I2S1(void)
+{
+  CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
+}
+
+#if defined(RCC_CCIPR2_I2S2SEL)
+/**
+  * @brief  Disable PLL output mapped on I2S2 domain clock
+  * @note Cannot be disabled if the PLL clock is used as the system clock
+  * @note   User shall check that PLL is not used by any other peripheral
+  *         (ex: RNG)
+  * @note In order to save power, when the PLLCLK  of the PLL is
+  *       not used,  should be 0
+  * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_DisableDomain_I2S2
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_DisableDomain_I2S2(void)
+{
+  CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
+}
+#endif /* RCC_CCIPR2_I2S2SEL */
+
+#if defined(RNG)
+/**
+  * @brief  Enable PLL output mapped on RNG domain clock
+  * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_EnableDomain_RNG
+  * @note   User shall check that PLL enable is not done through
+  *         other functions (ex: TIM1, TIM15)
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_EnableDomain_RNG(void)
+{
+  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
+}
+
+/**
+  * @brief  Disable PLL output mapped on RNG domain clock
+  * @note Cannot be disabled if the PLL clock is used as the system clock
+  * @note   User shall check that PLL is not used by any other peripheral
+  *         (ex: TIM, TIM15)
+  * @note In order to save power, when the PLLCLK  of the PLL is
+  *       not used,  should be 0
+  * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_DisableDomain_RNG
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_DisableDomain_RNG(void)
+{
+  CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
+}
+#endif /* RNG */
+
+#if defined(FDCAN1) || defined(FDCAN2)
+/**
+  * @brief  Enable PLL output mapped on FDCAN domain clock
+  * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_EnableDomain_FDCAN
+  * @note   User shall check that PLL enable is not done through
+  *         other functions (ex: TIM1, TIM15)
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_EnableDomain_FDCAN(void)
+{
+  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
+}
+
+/**
+  * @brief  Disable PLL output mapped on FDCAN domain clock
+  * @note Cannot be disabled if the PLL clock is used as the system clock
+  * @note   User shall check that PLL is not used by any other peripheral
+  *         (ex: TIM, TIM15)
+  * @note In order to save power, when the PLLCLK  of the PLL is
+  *       not used,  should be 0
+  * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_DisableDomain_FDCAN
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_DisableDomain_FDCAN(void)
+{
+  CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
+}
+#endif /* FDCAN1 || FDCAN2 */
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+/**
+  * @brief  Enable PLL output mapped on USB domain clock
+  * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_EnableDomain_USB
+  * @note   User shall check that PLL enable is not done through
+  *         other functions (ex: TIM1, TIM15)
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_EnableDomain_USB(void)
+{
+  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
+}
+
+/**
+  * @brief  Disable PLL output mapped on USB domain clock
+  * @note Cannot be disabled if the PLL clock is used as the system clock
+  * @note   User shall check that PLL is not used by any other peripheral
+  *         (ex: TIM, TIM15)
+  * @note In order to save power, when the PLLCLK  of the PLL is
+  *       not used,  should be 0
+  * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_DisableDomain_USB
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_DisableDomain_USB(void)
+{
+  CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
+}
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+#if defined(RCC_PLLQ_SUPPORT)
+/**
+  * @brief  Enable PLL output mapped on TIM1 domain clock
+  * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_EnableDomain_TIM1
+  * @note   User shall check that PLL enable is not done through
+  *         other functions (ex: RNG, TIM15)
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_EnableDomain_TIM1(void)
+{
+  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
+}
+
+/**
+  * @brief  Disable PLL output mapped on TIM1 domain clock
+  * @note Cannot be disabled if the PLL clock is used as the system clock
+  * @note   User shall check that PLL is not used by any other peripheral
+  *         (ex: RNG, TIM15)
+  * @note In order to save power, when the PLLCLK  of the PLL is
+  *       not used,  should be 0
+  * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_DisableDomain_TIM1
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_DisableDomain_TIM1(void)
+{
+  CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
+}
+#endif /* RCC_PLLQ_SUPPORT */
+
+#if defined(RCC_PLLQ_SUPPORT) && defined(TIM15)
+/**
+  * @brief  Enable PLL output mapped on TIM15 domain clock
+  * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_EnableDomain_TIM15
+  * @note   User shall check that PLL enable is not done through
+  *         other functions (ex: RNG, TIM1)
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_EnableDomain_TIM15(void)
+{
+  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
+}
+
+/**
+  * @brief  Disable PLL output mapped on TIM15 domain clock
+  * @note Cannot be disabled if the PLL clock is used as the system clock
+  * @note   User shall check that PLL is not used by any other peripheral
+  *         (ex: RNG, TIM1)
+  * @note In order to save power, when the PLLCLK  of the PLL is
+  *       not used,  should be 0
+  * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_DisableDomain_TIM15
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_DisableDomain_TIM15(void)
+{
+  CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
+}
+#endif /* RCC_PLLQ_SUPPORT && TIM15 */
+
+/**
+  * @brief  Enable PLL output mapped on SYSCLK domain
+  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
+{
+  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
+}
+
+/**
+  * @brief  Disable PLL output mapped on SYSCLK domain
+  * @note Cannot be disabled if the PLL clock is used as the system clock
+  * @note In order to save power, when the PLLCLK  of the PLL is
+  *       not used, Main PLL  should be 0
+  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_DisableDomain_SYS
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_DisableDomain_SYS(void)
+{
+  CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
+}
+
+/**
+  * @}
+  */
+
+
+
+/** @defgroup RCC_LL_EF_FLAG_Management FLAG Management
+  * @{
+  */
+
+/**
+  * @brief  Clear LSI ready interrupt flag
+  * @rmtoll CICR         LSIRDYC       LL_RCC_ClearFlag_LSIRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ClearFlag_LSIRDY(void)
+{
+  SET_BIT(RCC->CICR, RCC_CICR_LSIRDYC);
+}
+
+/**
+  * @brief  Clear LSE ready interrupt flag
+  * @rmtoll CICR         LSERDYC       LL_RCC_ClearFlag_LSERDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ClearFlag_LSERDY(void)
+{
+  SET_BIT(RCC->CICR, RCC_CICR_LSERDYC);
+}
+
+/**
+  * @brief  Clear HSI ready interrupt flag
+  * @rmtoll CICR         HSIRDYC       LL_RCC_ClearFlag_HSIRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ClearFlag_HSIRDY(void)
+{
+  SET_BIT(RCC->CICR, RCC_CICR_HSIRDYC);
+}
+
+/**
+  * @brief  Clear HSE ready interrupt flag
+  * @rmtoll CICR         HSERDYC       LL_RCC_ClearFlag_HSERDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ClearFlag_HSERDY(void)
+{
+  SET_BIT(RCC->CICR, RCC_CICR_HSERDYC);
+}
+
+/**
+  * @brief  Clear PLL ready interrupt flag
+  * @rmtoll CICR         PLLRDYC       LL_RCC_ClearFlag_PLLRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ClearFlag_PLLRDY(void)
+{
+  SET_BIT(RCC->CICR, RCC_CICR_PLLRDYC);
+}
+
+#if defined(RCC_HSI48_SUPPORT)
+/**
+  * @brief  Clear HSI48 ready interrupt flag
+  * @rmtoll CICR          HSI48RDYC     LL_RCC_ClearFlag_HSI48RDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ClearFlag_HSI48RDY(void)
+{
+  SET_BIT(RCC->CICR, RCC_CICR_HSI48RDYC);
+}
+#endif /* RCC_HSI48_SUPPORT */
+/**
+  * @brief  Clear Clock security system interrupt flag
+  * @rmtoll CICR         CSSC          LL_RCC_ClearFlag_HSECSS
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ClearFlag_HSECSS(void)
+{
+  SET_BIT(RCC->CICR, RCC_CICR_CSSC);
+}
+
+/**
+  * @brief  Clear LSE Clock security system interrupt flag
+  * @rmtoll CICR         LSECSSC       LL_RCC_ClearFlag_LSECSS
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ClearFlag_LSECSS(void)
+{
+  SET_BIT(RCC->CICR, RCC_CICR_LSECSSC);
+}
+
+/**
+  * @brief  Check if LSI ready interrupt occurred or not
+  * @rmtoll CIFR         LSIRDYF       LL_RCC_IsActiveFlag_LSIRDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSIRDY(void)
+{
+  return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSIRDYF) == (RCC_CIFR_LSIRDYF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if LSE ready interrupt occurred or not
+  * @rmtoll CIFR         LSERDYF       LL_RCC_IsActiveFlag_LSERDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(void)
+{
+  return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSERDYF) == (RCC_CIFR_LSERDYF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if HSI ready interrupt occurred or not
+  * @rmtoll CIFR         HSIRDYF       LL_RCC_IsActiveFlag_HSIRDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(void)
+{
+  return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSIRDYF) == (RCC_CIFR_HSIRDYF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if HSE ready interrupt occurred or not
+  * @rmtoll CIFR         HSERDYF       LL_RCC_IsActiveFlag_HSERDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(void)
+{
+  return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSERDYF) == (RCC_CIFR_HSERDYF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if PLL ready interrupt occurred or not
+  * @rmtoll CIFR         PLLRDYF       LL_RCC_IsActiveFlag_PLLRDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLRDY(void)
+{
+  return ((READ_BIT(RCC->CIFR, RCC_CIFR_PLLRDYF) == (RCC_CIFR_PLLRDYF)) ? 1UL : 0UL);
+}
+
+#if defined(RCC_HSI48_SUPPORT)
+/**
+  * @brief  Check if HSI48 ready interrupt occurred or not
+  * @rmtoll CIR          HSI48RDYF     LL_RCC_IsActiveFlag_HSI48RDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSI48RDY(void)
+{
+  return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSI48RDYF) == (RCC_CIFR_HSI48RDYF)) ? 1UL : 0UL);
+}
+#endif /* RCC_HSI48_SUPPORT */
+
+/**
+  * @brief  Check if Clock security system interrupt occurred or not
+  * @rmtoll CIFR         CSSF          LL_RCC_IsActiveFlag_HSECSS
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(void)
+{
+  return ((READ_BIT(RCC->CIFR, RCC_CIFR_CSSF) == (RCC_CIFR_CSSF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if LSE Clock security system interrupt occurred or not
+  * @rmtoll CIFR         LSECSSF       LL_RCC_IsActiveFlag_LSECSS
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSECSS(void)
+{
+  return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSECSSF) == (RCC_CIFR_LSECSSF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if RCC flag Independent Watchdog reset is set or not.
+  * @rmtoll CSR          IWDGRSTF      LL_RCC_IsActiveFlag_IWDGRST
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDGRST(void)
+{
+  return ((READ_BIT(RCC->CSR, RCC_CSR_IWDGRSTF) == (RCC_CSR_IWDGRSTF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if RCC flag Low Power reset is set or not.
+  * @rmtoll CSR          LPWRRSTF      LL_RCC_IsActiveFlag_LPWRRST
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWRRST(void)
+{
+  return ((READ_BIT(RCC->CSR, RCC_CSR_LPWRRSTF) == (RCC_CSR_LPWRRSTF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if RCC flag Option byte reset is set or not.
+  * @rmtoll CSR          OBLRSTF       LL_RCC_IsActiveFlag_OBLRST
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_OBLRST(void)
+{
+  return ((READ_BIT(RCC->CSR, RCC_CSR_OBLRSTF) == (RCC_CSR_OBLRSTF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if RCC flag Pin reset is set or not.
+  * @rmtoll CSR          PINRSTF       LL_RCC_IsActiveFlag_PINRST
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)
+{
+  return ((READ_BIT(RCC->CSR, RCC_CSR_PINRSTF) == (RCC_CSR_PINRSTF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if RCC flag Software reset is set or not.
+  * @rmtoll CSR          SFTRSTF       LL_RCC_IsActiveFlag_SFTRST
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void)
+{
+  return ((READ_BIT(RCC->CSR, RCC_CSR_SFTRSTF) == (RCC_CSR_SFTRSTF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if RCC flag Window Watchdog reset is set or not.
+  * @rmtoll CSR          WWDGRSTF      LL_RCC_IsActiveFlag_WWDGRST
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_WWDGRST(void)
+{
+  return ((READ_BIT(RCC->CSR, RCC_CSR_WWDGRSTF) == (RCC_CSR_WWDGRSTF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if RCC flag BOR or POR/PDR reset is set or not.
+  * @rmtoll CSR          PWRRSTF       LL_RCC_IsActiveFlag_PWRRST
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PWRRST(void)
+{
+  return ((READ_BIT(RCC->CSR, RCC_CSR_PWRRSTF) == (RCC_CSR_PWRRSTF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set RMVF bit to clear the reset flags.
+  * @rmtoll CSR          RMVF          LL_RCC_ClearResetFlags
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ClearResetFlags(void)
+{
+  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EF_IT_Management IT Management
+  * @{
+  */
+
+/**
+  * @brief  Enable LSI ready interrupt
+  * @rmtoll CIER         LSIRDYIE      LL_RCC_EnableIT_LSIRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_EnableIT_LSIRDY(void)
+{
+  SET_BIT(RCC->CIER, RCC_CIER_LSIRDYIE);
+}
+
+/**
+  * @brief  Enable LSE ready interrupt
+  * @rmtoll CIER         LSERDYIE      LL_RCC_EnableIT_LSERDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_EnableIT_LSERDY(void)
+{
+  SET_BIT(RCC->CIER, RCC_CIER_LSERDYIE);
+}
+
+/**
+  * @brief  Enable HSI ready interrupt
+  * @rmtoll CIER         HSIRDYIE      LL_RCC_EnableIT_HSIRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_EnableIT_HSIRDY(void)
+{
+  SET_BIT(RCC->CIER, RCC_CIER_HSIRDYIE);
+}
+
+/**
+  * @brief  Enable HSE ready interrupt
+  * @rmtoll CIER         HSERDYIE      LL_RCC_EnableIT_HSERDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_EnableIT_HSERDY(void)
+{
+  SET_BIT(RCC->CIER, RCC_CIER_HSERDYIE);
+}
+
+/**
+  * @brief  Enable PLL ready interrupt
+  * @rmtoll CIER         PLLRDYIE      LL_RCC_EnableIT_PLLRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_EnableIT_PLLRDY(void)
+{
+  SET_BIT(RCC->CIER, RCC_CIER_PLLRDYIE);
+}
+
+#if defined(RCC_HSI48_SUPPORT)
+/**
+  * @brief  Enable HSI48 ready interrupt
+  * @rmtoll CIER          HSI48RDYIE    LL_RCC_EnableIT_HSI48RDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_EnableIT_HSI48RDY(void)
+{
+  SET_BIT(RCC->CIER, RCC_CIER_HSI48RDYIE);
+}
+#endif /* RCC_HSI48_SUPPORT */
+
+/**
+  * @brief  Disable LSI ready interrupt
+  * @rmtoll CIER         LSIRDYIE      LL_RCC_DisableIT_LSIRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_DisableIT_LSIRDY(void)
+{
+  CLEAR_BIT(RCC->CIER, RCC_CIER_LSIRDYIE);
+}
+
+/**
+  * @brief  Disable LSE ready interrupt
+  * @rmtoll CIER         LSERDYIE      LL_RCC_DisableIT_LSERDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_DisableIT_LSERDY(void)
+{
+  CLEAR_BIT(RCC->CIER, RCC_CIER_LSERDYIE);
+}
+
+/**
+  * @brief  Disable HSI ready interrupt
+  * @rmtoll CIER         HSIRDYIE      LL_RCC_DisableIT_HSIRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_DisableIT_HSIRDY(void)
+{
+  CLEAR_BIT(RCC->CIER, RCC_CIER_HSIRDYIE);
+}
+
+/**
+  * @brief  Disable HSE ready interrupt
+  * @rmtoll CIER         HSERDYIE      LL_RCC_DisableIT_HSERDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_DisableIT_HSERDY(void)
+{
+  CLEAR_BIT(RCC->CIER, RCC_CIER_HSERDYIE);
+}
+
+/**
+  * @brief  Disable PLL ready interrupt
+  * @rmtoll CIER         PLLRDYIE      LL_RCC_DisableIT_PLLRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_DisableIT_PLLRDY(void)
+{
+  CLEAR_BIT(RCC->CIER, RCC_CIER_PLLRDYIE);
+}
+
+#if defined(RCC_HSI48_SUPPORT)
+/**
+  * @brief  Disable HSI48 ready interrupt
+  * @rmtoll CIER          HSI48RDYIE    LL_RCC_DisableIT_HSI48RDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_DisableIT_HSI48RDY(void)
+{
+  CLEAR_BIT(RCC->CIER, RCC_CIER_HSI48RDYIE);
+}
+#endif /* RCC_HSI48_SUPPORT */
+
+/**
+  * @brief  Checks if LSI ready interrupt source is enabled or disabled.
+  * @rmtoll CIER         LSIRDYIE      LL_RCC_IsEnabledIT_LSIRDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSIRDY(void)
+{
+  return ((READ_BIT(RCC->CIER, RCC_CIER_LSIRDYIE) == (RCC_CIER_LSIRDYIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Checks if LSE ready interrupt source is enabled or disabled.
+  * @rmtoll CIER         LSERDYIE      LL_RCC_IsEnabledIT_LSERDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSERDY(void)
+{
+  return ((READ_BIT(RCC->CIER, RCC_CIER_LSERDYIE) == (RCC_CIER_LSERDYIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Checks if HSI ready interrupt source is enabled or disabled.
+  * @rmtoll CIER         HSIRDYIE      LL_RCC_IsEnabledIT_HSIRDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSIRDY(void)
+{
+  return ((READ_BIT(RCC->CIER, RCC_CIER_HSIRDYIE) == (RCC_CIER_HSIRDYIE)) ? 1UL : 0UL);
+}
+
+#if defined(RCC_HSI48_SUPPORT)
+/**
+  * @brief  Checks if HSI48 ready interrupt source is enabled or disabled.
+  * @rmtoll CIER         HSI48RDYIE      LL_RCC_IsEnabledIT_HSI48RDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSI48RDY(void)
+{
+  return ((READ_BIT(RCC->CIER, RCC_CIER_HSI48RDYIE) == (RCC_CIER_HSI48RDYIE)) ? 1UL : 0UL);
+}
+#endif /* RCC_HSI48_SUPPORT */
+
+/**
+  * @brief  Checks if HSE ready interrupt source is enabled or disabled.
+  * @rmtoll CIER         HSERDYIE      LL_RCC_IsEnabledIT_HSERDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSERDY(void)
+{
+  return ((READ_BIT(RCC->CIER, RCC_CIER_HSERDYIE) == (RCC_CIER_HSERDYIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Checks if PLL ready interrupt source is enabled or disabled.
+  * @rmtoll CIER         PLLRDYIE      LL_RCC_IsEnabledIT_PLLRDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLRDY(void)
+{
+  return ((READ_BIT(RCC->CIER, RCC_CIER_PLLRDYIE) == (RCC_CIER_PLLRDYIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup RCC_LL_EF_Init De-initialization function
+  * @{
+  */
+ErrorStatus LL_RCC_DeInit(void);
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EF_Get_Freq Get system and peripherals clocks frequency functions
+  * @{
+  */
+void        LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks);
+uint32_t    LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource);
+uint32_t    LL_RCC_GetI2CClockFreq(uint32_t I2CxSource);
+#if defined(LPUART1) || defined(LPUART2)
+uint32_t    LL_RCC_GetLPUARTClockFreq(uint32_t LPUARTxSource);
+#endif /* LPUART1 */
+#if defined(LPTIM1) && defined(LPTIM2)
+uint32_t    LL_RCC_GetLPTIMClockFreq(uint32_t LPTIMxSource);
+#endif /* LPTIM1 && LPTIM2 */
+#if defined(RNG)
+uint32_t    LL_RCC_GetRNGClockFreq(uint32_t RNGxSource);
+#endif /* RNG */
+uint32_t    LL_RCC_GetADCClockFreq(uint32_t ADCxSource);
+uint32_t    LL_RCC_GetI2SClockFreq(uint32_t I2SxSource);
+#if defined(CEC)
+uint32_t    LL_RCC_GetCECClockFreq(uint32_t CECxSource);
+#endif /* CEC */
+#if defined(FDCAN1) || defined(FDCAN2)
+uint32_t    LL_RCC_GetFDCANClockFreq(uint32_t FDCANxSource);
+#endif /* FDCAN1 */
+uint32_t    LL_RCC_GetTIMClockFreq(uint32_t TIMxSource);
+uint32_t    LL_RCC_GetRTCClockFreq(void);
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+uint32_t    LL_RCC_GetUSBClockFreq(uint32_t USBxSource);
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* RCC */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_RCC_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rng.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rng.h
new file mode 100644
index 0000000..e8a090a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rng.h
@@ -0,0 +1,401 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_rng.h
+  * @author  MCD Application Team
+  * @brief   Header file of RNG LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_RNG_H
+#define STM32G0xx_LL_RNG_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (RNG)
+
+/** @defgroup RNG_LL RNG
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup RNG_LL_ES_Init_Struct RNG Exported Init structures
+  * @{
+  */
+
+
+/**
+  * @brief LL RNG Init Structure Definition
+  */
+typedef struct
+{
+  uint32_t         ClockErrorDetection; /*!< Clock error detection.
+                                      This parameter can be one value of @ref RNG_LL_CED.
+                                      This parameter can be modified using unitary
+                                      functions @ref LL_RNG_EnableClkErrorDetect(). */
+} LL_RNG_InitTypeDef;
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup RNG_LL_Exported_Constants RNG Exported Constants
+  * @{
+  */
+
+/** @defgroup RNG_LL_CED Clock Error Detection
+  * @{
+  */
+#define LL_RNG_CED_ENABLE         0x00000000U              /*!< Clock error detection enabled  */
+#define LL_RNG_CED_DISABLE        RNG_CR_CED               /*!< Clock error detection disabled */
+/**
+  * @}
+  */
+
+/** @defgroup RNG_LL_EC_GET_FLAG Get Flags Defines
+  * @brief    Flags defines which can be used with LL_RNG_ReadReg function
+  * @{
+  */
+#define LL_RNG_SR_DRDY RNG_SR_DRDY    /*!< Register contains valid random data */
+#define LL_RNG_SR_CECS RNG_SR_CECS    /*!< Clock error current status */
+#define LL_RNG_SR_SECS RNG_SR_SECS    /*!< Seed error current status */
+#define LL_RNG_SR_CEIS RNG_SR_CEIS    /*!< Clock error interrupt status */
+#define LL_RNG_SR_SEIS RNG_SR_SEIS    /*!< Seed error interrupt status */
+/**
+  * @}
+  */
+
+/** @defgroup RNG_LL_EC_IT IT Defines
+  * @brief    IT defines which can be used with LL_RNG_ReadReg and  LL_RNG_WriteReg macros
+  * @{
+  */
+#define LL_RNG_CR_IE   RNG_CR_IE      /*!< RNG Interrupt enable */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup RNG_LL_Exported_Macros RNG Exported Macros
+  * @{
+  */
+
+/** @defgroup RNG_LL_EM_WRITE_READ Common Write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in RNG register
+  * @param  __INSTANCE__ RNG Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_RNG_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in RNG register
+  * @param  __INSTANCE__ RNG Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_RNG_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup RNG_LL_Exported_Functions RNG Exported Functions
+  * @{
+  */
+/** @defgroup RNG_LL_EF_Configuration RNG Configuration functions
+  * @{
+  */
+
+/**
+  * @brief  Enable Random Number Generation
+  * @rmtoll CR           RNGEN         LL_RNG_Enable
+  * @param  RNGx RNG Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx)
+{
+  SET_BIT(RNGx->CR, RNG_CR_RNGEN);
+}
+
+/**
+  * @brief  Disable Random Number Generation
+  * @rmtoll CR           RNGEN         LL_RNG_Disable
+  * @param  RNGx RNG Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RNG_Disable(RNG_TypeDef *RNGx)
+{
+  CLEAR_BIT(RNGx->CR, RNG_CR_RNGEN);
+}
+
+/**
+  * @brief  Check if Random Number Generator is enabled
+  * @rmtoll CR           RNGEN         LL_RNG_IsEnabled
+  * @param  RNGx RNG Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RNG_IsEnabled(RNG_TypeDef *RNGx)
+{
+  return ((READ_BIT(RNGx->CR, RNG_CR_RNGEN) == (RNG_CR_RNGEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable Clock Error Detection
+  * @rmtoll CR           CED           LL_RNG_EnableClkErrorDetect
+  * @param  RNGx RNG Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RNG_EnableClkErrorDetect(RNG_TypeDef *RNGx)
+{
+  CLEAR_BIT(RNGx->CR, RNG_CR_CED);
+}
+
+/**
+  * @brief  Disable RNG Clock Error Detection
+  * @rmtoll CR           CED         LL_RNG_DisableClkErrorDetect
+  * @param  RNGx RNG Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RNG_DisableClkErrorDetect(RNG_TypeDef *RNGx)
+{
+  SET_BIT(RNGx->CR, RNG_CR_CED);
+}
+
+/**
+  * @brief  Check if RNG Clock Error Detection is enabled
+  * @rmtoll CR           CED         LL_RNG_IsEnabledClkErrorDetect
+  * @param  RNGx RNG Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RNG_IsEnabledClkErrorDetect(RNG_TypeDef *RNGx)
+{
+  return ((READ_BIT(RNGx->CR, RNG_CR_CED) != (RNG_CR_CED)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RNG_LL_EF_FLAG_Management FLAG Management
+  * @{
+  */
+
+/**
+  * @brief  Indicate if the RNG Data ready Flag is set or not
+  * @rmtoll SR           DRDY          LL_RNG_IsActiveFlag_DRDY
+  * @param  RNGx RNG Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RNG_IsActiveFlag_DRDY(RNG_TypeDef *RNGx)
+{
+  return ((READ_BIT(RNGx->SR, RNG_SR_DRDY) == (RNG_SR_DRDY)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Indicate if the Clock Error Current Status Flag is set or not
+  * @rmtoll SR           CECS          LL_RNG_IsActiveFlag_CECS
+  * @param  RNGx RNG Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RNG_IsActiveFlag_CECS(RNG_TypeDef *RNGx)
+{
+  return ((READ_BIT(RNGx->SR, RNG_SR_CECS) == (RNG_SR_CECS)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Indicate if the Seed Error Current Status Flag is set or not
+  * @rmtoll SR           SECS          LL_RNG_IsActiveFlag_SECS
+  * @param  RNGx RNG Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RNG_IsActiveFlag_SECS(RNG_TypeDef *RNGx)
+{
+  return ((READ_BIT(RNGx->SR, RNG_SR_SECS) == (RNG_SR_SECS)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Indicate if the Clock Error Interrupt Status Flag is set or not
+  * @rmtoll SR           CEIS          LL_RNG_IsActiveFlag_CEIS
+  * @param  RNGx RNG Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RNG_IsActiveFlag_CEIS(RNG_TypeDef *RNGx)
+{
+  return ((READ_BIT(RNGx->SR, RNG_SR_CEIS) == (RNG_SR_CEIS)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Indicate if the Seed Error Interrupt Status Flag is set or not
+  * @rmtoll SR           SEIS          LL_RNG_IsActiveFlag_SEIS
+  * @param  RNGx RNG Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RNG_IsActiveFlag_SEIS(RNG_TypeDef *RNGx)
+{
+  return ((READ_BIT(RNGx->SR, RNG_SR_SEIS) == (RNG_SR_SEIS)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear Clock Error interrupt Status (CEIS) Flag
+  * @rmtoll SR           CEIS          LL_RNG_ClearFlag_CEIS
+  * @param  RNGx RNG Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RNG_ClearFlag_CEIS(RNG_TypeDef *RNGx)
+{
+  WRITE_REG(RNGx->SR, ~RNG_SR_CEIS);
+}
+
+/**
+  * @brief  Clear Seed Error interrupt Status (SEIS) Flag
+  * @rmtoll SR           SEIS          LL_RNG_ClearFlag_SEIS
+  * @param  RNGx RNG Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RNG_ClearFlag_SEIS(RNG_TypeDef *RNGx)
+{
+  WRITE_REG(RNGx->SR, ~RNG_SR_SEIS);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RNG_LL_EF_IT_Management IT Management
+  * @{
+  */
+
+/**
+  * @brief  Enable Random Number Generator Interrupt
+  *         (applies for either Seed error, Clock Error or Data ready interrupts)
+  * @rmtoll CR           IE            LL_RNG_EnableIT
+  * @param  RNGx RNG Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RNG_EnableIT(RNG_TypeDef *RNGx)
+{
+  SET_BIT(RNGx->CR, RNG_CR_IE);
+}
+
+/**
+  * @brief  Disable Random Number Generator Interrupt
+  *         (applies for either Seed error, Clock Error or Data ready interrupts)
+  * @rmtoll CR           IE            LL_RNG_DisableIT
+  * @param  RNGx RNG Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RNG_DisableIT(RNG_TypeDef *RNGx)
+{
+  CLEAR_BIT(RNGx->CR, RNG_CR_IE);
+}
+
+/**
+  * @brief  Check if Random Number Generator Interrupt is enabled
+  *         (applies for either Seed error, Clock Error or Data ready interrupts)
+  * @rmtoll CR           IE            LL_RNG_IsEnabledIT
+  * @param  RNGx RNG Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RNG_IsEnabledIT(RNG_TypeDef *RNGx)
+{
+  return ((READ_BIT(RNGx->CR, RNG_CR_IE) == (RNG_CR_IE)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RNG_LL_EF_Data_Management Data Management
+  * @{
+  */
+
+/**
+  * @brief  Return32-bit Random Number value
+  * @rmtoll DR           RNDATA        LL_RNG_ReadRandData32
+  * @param  RNGx RNG Instance
+  * @retval Generated 32-bit random value
+  */
+__STATIC_INLINE uint32_t LL_RNG_ReadRandData32(RNG_TypeDef *RNGx)
+{
+  return (uint32_t)(READ_REG(RNGx->DR));
+}
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup RNG_LL_EF_Init Initialization and de-initialization functions
+  * @{
+  */
+ErrorStatus LL_RNG_Init(RNG_TypeDef *RNGx, LL_RNG_InitTypeDef *RNG_InitStruct);
+void LL_RNG_StructInit(LL_RNG_InitTypeDef *RNG_InitStruct);
+ErrorStatus LL_RNG_DeInit(RNG_TypeDef *RNGx);
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* RNG */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32G0xx_LL_RNG_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rtc.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rtc.h
new file mode 100644
index 0000000..6b8160b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rtc.h
@@ -0,0 +1,4216 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_rtc.h
+  * @author  MCD Application Team
+  * @brief   Header file of RTC LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_RTC_H
+#define STM32G0xx_LL_RTC_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined(RTC)
+
+/** @defgroup RTC_LL RTC
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup RTC_LL_Private_Constants RTC Private Constants
+  * @{
+  */
+/* Masks Definition */
+#define RTC_LL_INIT_MASK              0xFFFFFFFFU
+#define RTC_LL_RSF_MASK               0xFFFFFF5FU
+
+/* Write protection defines */
+#define RTC_WRITE_PROTECTION_DISABLE  ((uint8_t)0xFFU)
+#define RTC_WRITE_PROTECTION_ENABLE_1 ((uint8_t)0xCAU)
+#define RTC_WRITE_PROTECTION_ENABLE_2 ((uint8_t)0x53U)
+
+/* Defines used to combine date & time */
+#define RTC_OFFSET_WEEKDAY            (uint32_t)24U
+#define RTC_OFFSET_DAY                (uint32_t)16U
+#define RTC_OFFSET_MONTH              (uint32_t)8U
+#define RTC_OFFSET_HOUR               (uint32_t)16U
+#define RTC_OFFSET_MINUTE             (uint32_t)8U
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup RTC_LL_Private_Macros RTC Private Macros
+  * @{
+  */
+/**
+  * @}
+  */
+#endif /*USE_FULL_LL_DRIVER*/
+
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup RTC_LL_ES_INIT RTC Exported Init structure
+  * @{
+  */
+
+/**
+  * @brief  RTC Init structures definition
+  */
+typedef struct
+{
+  uint32_t HourFormat;   /*!< Specifies the RTC Hours Format.
+                              This parameter can be a value of @ref RTC_LL_EC_HOURFORMAT
+
+                              This feature can be modified afterwards using unitary function
+                              @ref LL_RTC_SetHourFormat(). */
+
+  uint32_t AsynchPrescaler; /*!< Specifies the RTC Asynchronous Predivider value.
+                              This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x7F
+
+                              This feature can be modified afterwards using unitary function
+                              @ref LL_RTC_SetAsynchPrescaler(). */
+
+  uint32_t SynchPrescaler;  /*!< Specifies the RTC Synchronous Predivider value.
+                              This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x7FFF
+
+                              This feature can be modified afterwards using unitary function
+                              @ref LL_RTC_SetSynchPrescaler(). */
+} LL_RTC_InitTypeDef;
+
+/**
+  * @brief  RTC Time structure definition
+  */
+typedef struct
+{
+  uint32_t TimeFormat; /*!< Specifies the RTC AM/PM Time.
+                            This parameter can be a value of @ref RTC_LL_EC_TIME_FORMAT
+
+                            This feature can be modified afterwards using unitary function @ref LL_RTC_TIME_SetFormat(). */
+
+  uint8_t Hours;       /*!< Specifies the RTC Time Hours.
+                            This parameter must be a number between Min_Data = 0 and Max_Data = 12 if the @ref LL_RTC_TIME_FORMAT_PM is selected.
+                            This parameter must be a number between Min_Data = 0 and Max_Data = 23 if the @ref LL_RTC_TIME_FORMAT_AM_OR_24 is selected.
+
+                            This feature can be modified afterwards using unitary function @ref LL_RTC_TIME_SetHour(). */
+
+  uint8_t Minutes;     /*!< Specifies the RTC Time Minutes.
+                            This parameter must be a number between Min_Data = 0 and Max_Data = 59
+
+                            This feature can be modified afterwards using unitary function @ref LL_RTC_TIME_SetMinute(). */
+
+  uint8_t Seconds;     /*!< Specifies the RTC Time Seconds.
+                            This parameter must be a number between Min_Data = 0 and Max_Data = 59
+
+                            This feature can be modified afterwards using unitary function @ref LL_RTC_TIME_SetSecond(). */
+} LL_RTC_TimeTypeDef;
+
+/**
+  * @brief  RTC Date structure definition
+  */
+typedef struct
+{
+  uint8_t WeekDay;  /*!< Specifies the RTC Date WeekDay.
+                         This parameter can be a value of @ref RTC_LL_EC_WEEKDAY
+
+                         This feature can be modified afterwards using unitary function @ref LL_RTC_DATE_SetWeekDay(). */
+
+  uint8_t Month;    /*!< Specifies the RTC Date Month.
+                         This parameter can be a value of @ref RTC_LL_EC_MONTH
+
+                         This feature can be modified afterwards using unitary function @ref LL_RTC_DATE_SetMonth(). */
+
+  uint8_t Day;      /*!< Specifies the RTC Date Day.
+                         This parameter must be a number between Min_Data = 1 and Max_Data = 31
+
+                         This feature can be modified afterwards using unitary function @ref LL_RTC_DATE_SetDay(). */
+
+  uint8_t Year;     /*!< Specifies the RTC Date Year.
+                         This parameter must be a number between Min_Data = 0 and Max_Data = 99
+
+                         This feature can be modified afterwards using unitary function @ref LL_RTC_DATE_SetYear(). */
+} LL_RTC_DateTypeDef;
+
+/**
+  * @brief  RTC Alarm structure definition
+  */
+typedef struct
+{
+  LL_RTC_TimeTypeDef AlarmTime;  /*!< Specifies the RTC Alarm Time members. */
+
+  uint32_t AlarmMask;            /*!< Specifies the RTC Alarm Masks.
+                                      This parameter can be a value of @ref RTC_LL_EC_ALMA_MASK for ALARM A or @ref RTC_LL_EC_ALMB_MASK for ALARM B.
+
+                                      This feature can be modified afterwards using unitary function @ref LL_RTC_ALMA_SetMask() for ALARM A
+                                      or @ref LL_RTC_ALMB_SetMask() for ALARM B
+                                 */
+
+  uint32_t AlarmDateWeekDaySel;  /*!< Specifies the RTC Alarm is on day or WeekDay.
+                                      This parameter can be a value of @ref RTC_LL_EC_ALMA_WEEKDAY_SELECTION for ALARM A or @ref RTC_LL_EC_ALMB_WEEKDAY_SELECTION for ALARM B
+
+                                      This feature can be modified afterwards using unitary function @ref LL_RTC_ALMA_EnableWeekday() or @ref LL_RTC_ALMA_DisableWeekday()
+                                      for ALARM A or @ref LL_RTC_ALMB_EnableWeekday() or @ref LL_RTC_ALMB_DisableWeekday() for ALARM B
+                                 */
+
+  uint8_t AlarmDateWeekDay;      /*!< Specifies the RTC Alarm Day/WeekDay.
+                                      If AlarmDateWeekDaySel set to day, this parameter  must be a number between Min_Data = 1 and Max_Data = 31.
+
+                                      This feature can be modified afterwards using unitary function @ref LL_RTC_ALMA_SetDay()
+                                      for ALARM A or @ref LL_RTC_ALMB_SetDay() for ALARM B.
+
+                                      If AlarmDateWeekDaySel set to Weekday, this parameter can be a value of @ref RTC_LL_EC_WEEKDAY.
+
+                                      This feature can be modified afterwards using unitary function @ref LL_RTC_ALMA_SetWeekDay()
+                                      for ALARM A or @ref LL_RTC_ALMB_SetWeekDay() for ALARM B.
+                                 */
+} LL_RTC_AlarmTypeDef;
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup RTC_LL_Exported_Constants RTC Exported Constants
+  * @{
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup RTC_LL_EC_FORMAT FORMAT
+  * @{
+  */
+#define LL_RTC_FORMAT_BIN                  0x00000000U /*!< Binary data format */
+#define LL_RTC_FORMAT_BCD                  0x00000001U /*!< BCD data format */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_ALMA_WEEKDAY_SELECTION RTC Alarm A Date WeekDay
+  * @{
+  */
+#define LL_RTC_ALMA_DATEWEEKDAYSEL_DATE    0x00000000U             /*!< Alarm A Date is selected */
+#define LL_RTC_ALMA_DATEWEEKDAYSEL_WEEKDAY RTC_ALRMAR_WDSEL        /*!< Alarm A WeekDay is selected */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_ALMB_WEEKDAY_SELECTION RTC Alarm B Date WeekDay
+  * @{
+  */
+#define LL_RTC_ALMB_DATEWEEKDAYSEL_DATE    0x00000000U             /*!< Alarm B Date is selected */
+#define LL_RTC_ALMB_DATEWEEKDAYSEL_WEEKDAY RTC_ALRMBR_WDSEL        /*!< Alarm B WeekDay is selected */
+/**
+  * @}
+  */
+
+#endif /* USE_FULL_LL_DRIVER */
+
+/** @defgroup RTC_LL_EC_GET_FLAG Get Flags Defines
+  * @brief    Flags defines which can be used with LL_RTC_ReadReg function
+  * @{
+  */
+#define LL_RTC_SCR_ITSF                    RTC_SCR_CITSF
+#define LL_RTC_SCR_TSOVF                   RTC_SCR_CTSOVF
+#define LL_RTC_SCR_TSF                     RTC_SCR_CTSF
+#define LL_RTC_SCR_WUTF                    RTC_SCR_CWUTF
+#define LL_RTC_SCR_ALRBF                   RTC_SCR_CALRBF
+#define LL_RTC_SCR_ALRAF                   RTC_SCR_CALRAF
+
+#define LL_RTC_ICSR_RECALPF                RTC_ICSR_RECALPF
+#define LL_RTC_ICSR_INITF                  RTC_ICSR_INITF
+#define LL_RTC_ICSR_RSF                    RTC_ICSR_RSF
+#define LL_RTC_ICSR_INITS                  RTC_ICSR_INITS
+#define LL_RTC_ICSR_SHPF                   RTC_ICSR_SHPF
+#define LL_RTC_ICSR_WUTWF                  RTC_ICSR_WUTWF
+#define LL_RTC_ICSR_ALRBWF                 RTC_ICSR_ALRBWF
+#define LL_RTC_ICSR_ALRAWF                 RTC_ICSR_ALRAWF
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_IT IT Defines
+  * @brief    IT defines which can be used with LL_RTC_ReadReg and  LL_RTC_WriteReg functions
+  * @{
+  */
+#define LL_RTC_CR_TSIE                     RTC_CR_TSIE
+#define LL_RTC_CR_WUTIE                    RTC_CR_WUTIE
+#define LL_RTC_CR_ALRBIE                   RTC_CR_ALRBIE
+#define LL_RTC_CR_ALRAIE                   RTC_CR_ALRAIE
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_WEEKDAY  WEEK DAY
+  * @{
+  */
+#define LL_RTC_WEEKDAY_MONDAY              ((uint8_t)0x01U) /*!< Monday    */
+#define LL_RTC_WEEKDAY_TUESDAY             ((uint8_t)0x02U) /*!< Tuesday   */
+#define LL_RTC_WEEKDAY_WEDNESDAY           ((uint8_t)0x03U) /*!< Wednesday */
+#define LL_RTC_WEEKDAY_THURSDAY            ((uint8_t)0x04U) /*!< Thursday  */
+#define LL_RTC_WEEKDAY_FRIDAY              ((uint8_t)0x05U) /*!< Friday    */
+#define LL_RTC_WEEKDAY_SATURDAY            ((uint8_t)0x06U) /*!< Saturday  */
+#define LL_RTC_WEEKDAY_SUNDAY              ((uint8_t)0x07U) /*!< Sunday    */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_MONTH  MONTH
+  * @{
+  */
+#define LL_RTC_MONTH_JANUARY               ((uint8_t)0x01U)  /*!< January   */
+#define LL_RTC_MONTH_FEBRUARY              ((uint8_t)0x02U)  /*!< February  */
+#define LL_RTC_MONTH_MARCH                 ((uint8_t)0x03U)  /*!< March     */
+#define LL_RTC_MONTH_APRIL                 ((uint8_t)0x04U)  /*!< April     */
+#define LL_RTC_MONTH_MAY                   ((uint8_t)0x05U)  /*!< May       */
+#define LL_RTC_MONTH_JUNE                  ((uint8_t)0x06U)  /*!< June      */
+#define LL_RTC_MONTH_JULY                  ((uint8_t)0x07U)  /*!< July      */
+#define LL_RTC_MONTH_AUGUST                ((uint8_t)0x08U)  /*!< August    */
+#define LL_RTC_MONTH_SEPTEMBER             ((uint8_t)0x09U)  /*!< September */
+#define LL_RTC_MONTH_OCTOBER               ((uint8_t)0x10U)  /*!< October   */
+#define LL_RTC_MONTH_NOVEMBER              ((uint8_t)0x11U)  /*!< November  */
+#define LL_RTC_MONTH_DECEMBER              ((uint8_t)0x12U)  /*!< December  */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_HOURFORMAT  HOUR FORMAT
+  * @{
+  */
+#define LL_RTC_HOURFORMAT_24HOUR           0x00000000U           /*!< 24 hour/day format */
+#define LL_RTC_HOURFORMAT_AMPM             RTC_CR_FMT            /*!< AM/PM hour format */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_ALARMOUT  ALARM OUTPUT
+  * @{
+  */
+#define LL_RTC_ALARMOUT_DISABLE            0x00000000U             /*!< Output disabled */
+#define LL_RTC_ALARMOUT_ALMA               RTC_CR_OSEL_0           /*!< Alarm A output enabled */
+#define LL_RTC_ALARMOUT_ALMB               RTC_CR_OSEL_1           /*!< Alarm B output enabled */
+#define LL_RTC_ALARMOUT_WAKEUP             RTC_CR_OSEL             /*!< Wakeup output enabled */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_ALARM_OUTPUTTYPE  ALARM OUTPUT TYPE
+  * @{
+  */
+#define LL_RTC_ALARM_OUTPUTTYPE_OPENDRAIN  RTC_CR_TAMPALRM_TYPE  /*!< RTC_ALARM is open-drain output */
+#define LL_RTC_ALARM_OUTPUTTYPE_PUSHPULL   0x00000000U           /*!< RTC_ALARM is push-pull output */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_OUTPUTPOLARITY_PIN  OUTPUT POLARITY PIN
+  * @{
+  */
+#define LL_RTC_OUTPUTPOLARITY_PIN_HIGH     0x00000000U           /*!< Pin is high when ALRAF/ALRBF/WUTF is asserted (depending on OSEL)*/
+#define LL_RTC_OUTPUTPOLARITY_PIN_LOW      RTC_CR_POL            /*!< Pin is low when ALRAF/ALRBF/WUTF is asserted (depending on OSEL) */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_TIME_FORMAT TIME FORMAT
+  * @{
+  */
+#define LL_RTC_TIME_FORMAT_AM_OR_24        0x00000000U           /*!< AM or 24-hour format */
+#define LL_RTC_TIME_FORMAT_PM              RTC_TR_PM             /*!< PM */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_SHIFT_SECOND  SHIFT SECOND
+  * @{
+  */
+#define LL_RTC_SHIFT_SECOND_DELAY          0x00000000U           /* Delay (seconds) = SUBFS / (PREDIV_S + 1) */
+#define LL_RTC_SHIFT_SECOND_ADVANCE        RTC_SHIFTR_ADD1S      /* Advance (seconds) = (1 - (SUBFS / (PREDIV_S + 1))) */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_ALMA_MASK  ALARMA MASK
+  * @{
+  */
+#define LL_RTC_ALMA_MASK_NONE              0x00000000U             /*!< No masks applied on Alarm A*/
+#define LL_RTC_ALMA_MASK_DATEWEEKDAY       RTC_ALRMAR_MSK4         /*!< Date/day do not care in Alarm A comparison */
+#define LL_RTC_ALMA_MASK_HOURS             RTC_ALRMAR_MSK3         /*!< Hours do not care in Alarm A comparison */
+#define LL_RTC_ALMA_MASK_MINUTES           RTC_ALRMAR_MSK2         /*!< Minutes do not care in Alarm A comparison */
+#define LL_RTC_ALMA_MASK_SECONDS           RTC_ALRMAR_MSK1         /*!< Seconds do not care in Alarm A comparison */
+#define LL_RTC_ALMA_MASK_ALL               (RTC_ALRMAR_MSK4 | RTC_ALRMAR_MSK3 | RTC_ALRMAR_MSK2 | RTC_ALRMAR_MSK1) /*!< Masks all */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_ALMA_TIME_FORMAT  ALARMA TIME FORMAT
+  * @{
+  */
+#define LL_RTC_ALMA_TIME_FORMAT_AM         0x00000000U           /*!< AM or 24-hour format */
+#define LL_RTC_ALMA_TIME_FORMAT_PM         RTC_ALRMAR_PM         /*!< PM */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_ALMB_MASK  ALARMB MASK
+  * @{
+  */
+#define LL_RTC_ALMB_MASK_NONE              0x00000000U             /*!< No masks applied on Alarm B*/
+#define LL_RTC_ALMB_MASK_DATEWEEKDAY       RTC_ALRMBR_MSK4         /*!< Date/day do not care in Alarm B comparison */
+#define LL_RTC_ALMB_MASK_HOURS             RTC_ALRMBR_MSK3         /*!< Hours do not care in Alarm B comparison */
+#define LL_RTC_ALMB_MASK_MINUTES           RTC_ALRMBR_MSK2         /*!< Minutes do not care in Alarm B comparison */
+#define LL_RTC_ALMB_MASK_SECONDS           RTC_ALRMBR_MSK1         /*!< Seconds do not care in Alarm B comparison */
+#define LL_RTC_ALMB_MASK_ALL               (RTC_ALRMBR_MSK4 | RTC_ALRMBR_MSK3 | RTC_ALRMBR_MSK2 | RTC_ALRMBR_MSK1) /*!< Masks all */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_ALMB_TIME_FORMAT  ALARMB TIME FORMAT
+  * @{
+  */
+#define LL_RTC_ALMB_TIME_FORMAT_AM         0x00000000U           /*!< AM or 24-hour format */
+#define LL_RTC_ALMB_TIME_FORMAT_PM         RTC_ALRMBR_PM         /*!< PM */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_TIMESTAMP_EDGE  TIMESTAMP EDGE
+  * @{
+  */
+#define LL_RTC_TIMESTAMP_EDGE_RISING       0x00000000U           /*!< RTC_TS input rising edge generates a time-stamp event */
+#define LL_RTC_TIMESTAMP_EDGE_FALLING      RTC_CR_TSEDGE         /*!< RTC_TS input falling edge generates a time-stamp even */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_TS_TIME_FORMAT  TIMESTAMP TIME FORMAT
+  * @{
+  */
+#define LL_RTC_TS_TIME_FORMAT_AM           0x00000000U           /*!< AM or 24-hour format */
+#define LL_RTC_TS_TIME_FORMAT_PM           RTC_TSTR_PM           /*!< PM */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_TAMPER  TAMPER
+  * @{
+  */
+#define LL_RTC_TAMPER_1                    TAMP_CR1_TAMP1E /*!< Tamper 1 input detection */
+#define LL_RTC_TAMPER_2                    TAMP_CR1_TAMP2E /*!< Tamper 2 input detection */
+#if defined (TAMP_CR1_TAMP3E)
+#define LL_RTC_TAMPER_3                    TAMP_CR1_TAMP3E /*!< Tamper 3 input detection */
+#endif /* TAMP_CR1_TAMP3E */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_TAMPER_MASK  TAMPER MASK
+  * @{
+  */
+#define LL_RTC_TAMPER_MASK_TAMPER1         TAMP_CR2_TAMP1MSK /*!< Tamper 1 event generates a trigger event. TAMP1F is masked and internally cleared by hardware.The backup registers are not erased */
+#define LL_RTC_TAMPER_MASK_TAMPER2         TAMP_CR2_TAMP2MSK /*!< Tamper 2 event generates a trigger event. TAMP2F is masked and internally cleared by hardware. The backup registers are not erased. */
+#if defined (TAMP_CR1_TAMP3E)
+#define LL_RTC_TAMPER_MASK_TAMPER3         TAMP_CR2_TAMP3MSK /*!< Tamper 3 event generates a trigger event. TAMP3F is masked and internally cleared by hardware. The backup registers are not erased. */
+#endif /* TAMP_CR1_TAMP3E */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_TAMPER_NOERASE  TAMPER NO ERASE
+  * @{
+  */
+#define LL_RTC_TAMPER_NOERASE_TAMPER1      TAMP_CR2_TAMP1NOERASE /*!< Tamper 1 event does not erase the backup registers. */
+#define LL_RTC_TAMPER_NOERASE_TAMPER2      TAMP_CR2_TAMP2NOERASE /*!< Tamper 2 event does not erase the backup registers. */
+#if defined (TAMP_CR1_TAMP3E)
+#define LL_RTC_TAMPER_NOERASE_TAMPER3      TAMP_CR2_TAMP3NOERASE /*!< Tamper 3 event does not erase the backup registers. */
+#endif /* TAMP_CR1_TAMP3E */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_TAMPER_DURATION  TAMPER DURATION
+  * @{
+  */
+#define LL_RTC_TAMPER_DURATION_1RTCCLK     0x00000000U            /*!< Tamper pins are pre-charged before sampling during 1 RTCCLK cycle  */
+#define LL_RTC_TAMPER_DURATION_2RTCCLK     TAMP_FLTCR_TAMPPRCH_0  /*!< Tamper pins are pre-charged before sampling during 2 RTCCLK cycles */
+#define LL_RTC_TAMPER_DURATION_4RTCCLK     TAMP_FLTCR_TAMPPRCH_1  /*!< Tamper pins are pre-charged before sampling during 4 RTCCLK cycles */
+#define LL_RTC_TAMPER_DURATION_8RTCCLK     TAMP_FLTCR_TAMPPRCH    /*!< Tamper pins are pre-charged before sampling during 8 RTCCLK cycles */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_TAMPER_FILTER  TAMPER FILTER
+  * @{
+  */
+#define LL_RTC_TAMPER_FILTER_DISABLE       0x00000000U             /*!< Tamper filter is disabled */
+#define LL_RTC_TAMPER_FILTER_2SAMPLE       TAMP_FLTCR_TAMPFLT_0    /*!< Tamper is activated after 2 consecutive samples at the active level */
+#define LL_RTC_TAMPER_FILTER_4SAMPLE       TAMP_FLTCR_TAMPFLT_1    /*!< Tamper is activated after 4 consecutive samples at the active level */
+#define LL_RTC_TAMPER_FILTER_8SAMPLE       TAMP_FLTCR_TAMPFLT      /*!< Tamper is activated after 8 consecutive samples at the active level. */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_TAMPER_SAMPLFREQDIV  TAMPER SAMPLING FREQUENCY DIVIDER
+  * @{
+  */
+#define LL_RTC_TAMPER_SAMPLFREQDIV_32768   0x00000000U                                     /*!< Each of the tamper inputs are sampled with a frequency =  RTCCLK / 32768 */
+#define LL_RTC_TAMPER_SAMPLFREQDIV_16384   TAMP_FLTCR_TAMPFREQ_0                           /*!< Each of the tamper inputs are sampled with a frequency =  RTCCLK / 16384 */
+#define LL_RTC_TAMPER_SAMPLFREQDIV_8192    TAMP_FLTCR_TAMPFREQ_1                           /*!< Each of the tamper inputs are sampled with a frequency =  RTCCLK / 8192 */
+#define LL_RTC_TAMPER_SAMPLFREQDIV_4096    (TAMP_FLTCR_TAMPFREQ_1 | TAMP_FLTCR_TAMPFREQ_0) /*!< Each of the tamper inputs are sampled with a frequency =  RTCCLK / 4096 */
+#define LL_RTC_TAMPER_SAMPLFREQDIV_2048    TAMP_FLTCR_TAMPFREQ_2                           /*!< Each of the tamper inputs are sampled with a frequency =  RTCCLK / 2048 */
+#define LL_RTC_TAMPER_SAMPLFREQDIV_1024    (TAMP_FLTCR_TAMPFREQ_2 | TAMP_FLTCR_TAMPFREQ_0) /*!< Each of the tamper inputs are sampled with a frequency =  RTCCLK / 1024 */
+#define LL_RTC_TAMPER_SAMPLFREQDIV_512     (TAMP_FLTCR_TAMPFREQ_2 | TAMP_FLTCR_TAMPFREQ_1) /*!< Each of the tamper inputs are sampled with a frequency =  RTCCLK / 512 */
+#define LL_RTC_TAMPER_SAMPLFREQDIV_256     TAMP_FLTCR_TAMPFREQ                             /*!< Each of the tamper inputs are sampled with a frequency =  RTCCLK / 256 */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_TAMPER_ACTIVELEVEL  TAMPER ACTIVE LEVEL
+  * @{
+  */
+#define LL_RTC_TAMPER_ACTIVELEVEL_TAMP1    TAMP_CR2_TAMP1TRG /*!< Tamper 1 input falling edge (if TAMPFLT = 00) or staying high (if TAMPFLT != 00) triggers a tamper detection event */
+#define LL_RTC_TAMPER_ACTIVELEVEL_TAMP2    TAMP_CR2_TAMP2TRG /*!< Tamper 2 input falling edge (if TAMPFLT = 00) or staying high (if TAMPFLT != 00) triggers a tamper detection event */
+#if defined (TAMP_CR1_TAMP3E)
+#define LL_RTC_TAMPER_ACTIVELEVEL_TAMP3    TAMP_CR2_TAMP3TRG /*!< Tamper 3 input falling edge (if TAMPFLT = 00) or staying high (if TAMPFLT != 00) triggers a tamper detection event */
+#endif /* TAMP_CR1_TAMP3E */
+/**
+  * @}
+  */
+
+
+/** @defgroup RTC_LL_EC_INTERNAL  INTERNAL TAMPER
+  * @{
+  */
+#define LL_RTC_TAMPER_ITAMP3           TAMP_CR1_ITAMP3E /*!< Internal tamper 3: LSE monitoring */
+#define LL_RTC_TAMPER_ITAMP4           TAMP_CR1_ITAMP4E /*!< Internal tamper 4: HSE monitoring */
+#define LL_RTC_TAMPER_ITAMP5           TAMP_CR1_ITAMP5E /*!< Internal tamper 5: RTC calendar overflow */
+#define LL_RTC_TAMPER_ITAMP6           TAMP_CR1_ITAMP6E /*!< Internal tamper 6: Test mode entry */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_BKP  BACKUP
+  * @{
+  */
+#define LL_RTC_BKP_DR0                     0x00000000U
+#define LL_RTC_BKP_DR1                     0x00000001U
+#define LL_RTC_BKP_DR2                     0x00000002U
+#define LL_RTC_BKP_DR3                     0x00000003U
+#define LL_RTC_BKP_DR4                     0x00000004U
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_WAKEUPCLOCK_DIV  WAKEUP CLOCK DIV
+  * @{
+  */
+#define LL_RTC_WAKEUPCLOCK_DIV_16          0x00000000U                           /*!< RTC/16 clock is selected */
+#define LL_RTC_WAKEUPCLOCK_DIV_8           RTC_CR_WUCKSEL_0                      /*!< RTC/8 clock is selected */
+#define LL_RTC_WAKEUPCLOCK_DIV_4           RTC_CR_WUCKSEL_1                      /*!< RTC/4 clock is selected */
+#define LL_RTC_WAKEUPCLOCK_DIV_2           (RTC_CR_WUCKSEL_1 | RTC_CR_WUCKSEL_0) /*!< RTC/2 clock is selected */
+#define LL_RTC_WAKEUPCLOCK_CKSPRE          RTC_CR_WUCKSEL_2                      /*!< ck_spre (usually 1 Hz) clock is selected */
+#define LL_RTC_WAKEUPCLOCK_CKSPRE_WUT      (RTC_CR_WUCKSEL_2 | RTC_CR_WUCKSEL_1) /*!< ck_spre (usually 1 Hz) clock is selected and 2exp16 is added to the WUT counter value*/
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_CALIB_OUTPUT  Calibration output
+  * @{
+  */
+#define LL_RTC_CALIB_OUTPUT_NONE           0x00000000U                 /*!< Calibration output disabled */
+#define LL_RTC_CALIB_OUTPUT_1HZ            (RTC_CR_COE | RTC_CR_COSEL) /*!< Calibration output is 1 Hz */
+#define LL_RTC_CALIB_OUTPUT_512HZ          RTC_CR_COE                 /*!< Calibration output is 512 Hz */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_CALIB_INSERTPULSE  Calibration pulse insertion
+  * @{
+  */
+#define LL_RTC_CALIB_INSERTPULSE_NONE      0x00000000U           /*!< No RTCCLK pulses are added */
+#define LL_RTC_CALIB_INSERTPULSE_SET       RTC_CALR_CALP         /*!< One RTCCLK pulse is effectively inserted every 2exp11 pulses (frequency increased by 488.5 ppm) */
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EC_CALIB_PERIOD  Calibration period
+  * @{
+  */
+#define LL_RTC_CALIB_PERIOD_32SEC          0x00000000U           /*!< Use a 32-second calibration cycle period */
+#define LL_RTC_CALIB_PERIOD_16SEC          RTC_CALR_CALW16       /*!< Use a 16-second calibration cycle period */
+#define LL_RTC_CALIB_PERIOD_8SEC           RTC_CALR_CALW8        /*!< Use a 8-second calibration cycle period */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup RTC_LL_Exported_Macros RTC Exported Macros
+  * @{
+  */
+
+/** @defgroup RTC_LL_EM_WRITE_READ Common Write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in RTC register
+  * @param  __INSTANCE__ RTC Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_RTC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in RTC register
+  * @param  __INSTANCE__ RTC Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_RTC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EM_Convert Convert helper Macros
+  * @{
+  */
+
+/**
+  * @brief  Helper macro to convert a value from 2 digit decimal format to BCD format
+  * @param  __VALUE__ Byte to be converted
+  * @retval Converted byte
+  */
+#define __LL_RTC_CONVERT_BIN2BCD(__VALUE__) (uint8_t)((((__VALUE__) / 10U) << 4U) | ((__VALUE__) % 10U))
+
+/**
+  * @brief  Helper macro to convert a value from BCD format to 2 digit decimal format
+  * @param  __VALUE__ BCD value to be converted
+  * @retval Converted byte
+  */
+#define __LL_RTC_CONVERT_BCD2BIN(__VALUE__) (uint8_t)((((uint8_t)((__VALUE__) & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U ) + ((__VALUE__) & (uint8_t)0x0FU))
+
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EM_Date Date helper Macros
+  * @{
+  */
+
+/**
+  * @brief  Helper macro to retrieve weekday.
+  * @param  __RTC_DATE__ Date returned by @ref  LL_RTC_DATE_Get function.
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_WEEKDAY_MONDAY
+  *         @arg @ref LL_RTC_WEEKDAY_TUESDAY
+  *         @arg @ref LL_RTC_WEEKDAY_WEDNESDAY
+  *         @arg @ref LL_RTC_WEEKDAY_THURSDAY
+  *         @arg @ref LL_RTC_WEEKDAY_FRIDAY
+  *         @arg @ref LL_RTC_WEEKDAY_SATURDAY
+  *         @arg @ref LL_RTC_WEEKDAY_SUNDAY
+  */
+#define __LL_RTC_GET_WEEKDAY(__RTC_DATE__) (((__RTC_DATE__) >> RTC_OFFSET_WEEKDAY) & 0x000000FFU)
+
+/**
+  * @brief  Helper macro to retrieve Year in BCD format
+  * @param  __RTC_DATE__ Value returned by @ref  LL_RTC_DATE_Get
+  * @retval Year in BCD format (0x00 . . . 0x99)
+  */
+#define __LL_RTC_GET_YEAR(__RTC_DATE__) ((__RTC_DATE__) & 0x000000FFU)
+
+/**
+  * @brief  Helper macro to retrieve Month in BCD format
+  * @param  __RTC_DATE__ Value returned by @ref  LL_RTC_DATE_Get
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_MONTH_JANUARY
+  *         @arg @ref LL_RTC_MONTH_FEBRUARY
+  *         @arg @ref LL_RTC_MONTH_MARCH
+  *         @arg @ref LL_RTC_MONTH_APRIL
+  *         @arg @ref LL_RTC_MONTH_MAY
+  *         @arg @ref LL_RTC_MONTH_JUNE
+  *         @arg @ref LL_RTC_MONTH_JULY
+  *         @arg @ref LL_RTC_MONTH_AUGUST
+  *         @arg @ref LL_RTC_MONTH_SEPTEMBER
+  *         @arg @ref LL_RTC_MONTH_OCTOBER
+  *         @arg @ref LL_RTC_MONTH_NOVEMBER
+  *         @arg @ref LL_RTC_MONTH_DECEMBER
+  */
+#define __LL_RTC_GET_MONTH(__RTC_DATE__) (((__RTC_DATE__) >>RTC_OFFSET_MONTH) & 0x000000FFU)
+
+/**
+  * @brief  Helper macro to retrieve Day in BCD format
+  * @param  __RTC_DATE__ Value returned by @ref  LL_RTC_DATE_Get
+  * @retval Day in BCD format (0x01 . . . 0x31)
+  */
+#define __LL_RTC_GET_DAY(__RTC_DATE__) (((__RTC_DATE__) >>RTC_OFFSET_DAY) & 0x000000FFU)
+
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EM_Time Time helper Macros
+  * @{
+  */
+
+/**
+  * @brief  Helper macro to retrieve hour in BCD format
+  * @param  __RTC_TIME__ RTC time returned by @ref LL_RTC_TIME_Get function
+  * @retval Hours in BCD format (0x01. . .0x12 or between Min_Data=0x00 and Max_Data=0x23)
+  */
+#define __LL_RTC_GET_HOUR(__RTC_TIME__) (((__RTC_TIME__) >> RTC_OFFSET_HOUR) & 0x000000FFU)
+
+/**
+  * @brief  Helper macro to retrieve minute in BCD format
+  * @param  __RTC_TIME__ RTC time returned by @ref LL_RTC_TIME_Get function
+  * @retval Minutes in BCD format (0x00. . .0x59)
+  */
+#define __LL_RTC_GET_MINUTE(__RTC_TIME__) (((__RTC_TIME__) >> RTC_OFFSET_MINUTE) & 0x000000FFU)
+
+/**
+  * @brief  Helper macro to retrieve second in BCD format
+  * @param  __RTC_TIME__ RTC time returned by @ref LL_RTC_TIME_Get function
+  * @retval Seconds in  format (0x00. . .0x59)
+  */
+#define __LL_RTC_GET_SECOND(__RTC_TIME__) ((__RTC_TIME__) & 0x000000FFU)
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup RTC_LL_Exported_Functions RTC Exported Functions
+  * @{
+  */
+
+/** @defgroup RTC_LL_EF_Configuration Configuration
+  * @{
+  */
+
+/**
+  * @brief  Set Hours format (24 hour/day or AM/PM hour format)
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @note   It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function)
+  * @rmtoll RTC_CR           FMT           LL_RTC_SetHourFormat
+  * @param  RTCx RTC Instance
+  * @param  HourFormat This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_HOURFORMAT_24HOUR
+  *         @arg @ref LL_RTC_HOURFORMAT_AMPM
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_SetHourFormat(RTC_TypeDef *RTCx, uint32_t HourFormat)
+{
+  MODIFY_REG(RTCx->CR, RTC_CR_FMT, HourFormat);
+}
+
+/**
+  * @brief  Get Hours format (24 hour/day or AM/PM hour format)
+  * @rmtoll RTC_CR           FMT           LL_RTC_GetHourFormat
+  * @param  RTCx RTC Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_HOURFORMAT_24HOUR
+  *         @arg @ref LL_RTC_HOURFORMAT_AMPM
+  */
+__STATIC_INLINE uint32_t LL_RTC_GetHourFormat(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_FMT));
+}
+
+/**
+  * @brief  Select the flag to be routed to RTC_ALARM output
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           OSEL          LL_RTC_SetAlarmOutEvent
+  * @param  RTCx RTC Instance
+  * @param  AlarmOutput This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_ALARMOUT_DISABLE
+  *         @arg @ref LL_RTC_ALARMOUT_ALMA
+  *         @arg @ref LL_RTC_ALARMOUT_ALMB
+  *         @arg @ref LL_RTC_ALARMOUT_WAKEUP
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_SetAlarmOutEvent(RTC_TypeDef *RTCx, uint32_t AlarmOutput)
+{
+  MODIFY_REG(RTCx->CR, RTC_CR_OSEL, AlarmOutput);
+}
+
+/**
+  * @brief  Get the flag to be routed to RTC_ALARM output
+  * @rmtoll RTC_CR           OSEL          LL_RTC_GetAlarmOutEvent
+  * @param  RTCx RTC Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_ALARMOUT_DISABLE
+  *         @arg @ref LL_RTC_ALARMOUT_ALMA
+  *         @arg @ref LL_RTC_ALARMOUT_ALMB
+  *         @arg @ref LL_RTC_ALARMOUT_WAKEUP
+  */
+__STATIC_INLINE uint32_t LL_RTC_GetAlarmOutEvent(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_OSEL));
+}
+
+/**
+  * @brief  Set RTC_ALARM output type (ALARM in push-pull or open-drain output)
+  * @rmtoll RTC_CR           TAMPALRM_TYPE          LL_RTC_SetAlarmOutputType
+  * @param  RTCx RTC Instance
+  * @param  Output This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_ALARM_OUTPUTTYPE_OPENDRAIN
+  *         @arg @ref LL_RTC_ALARM_OUTPUTTYPE_PUSHPULL
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_SetAlarmOutputType(RTC_TypeDef *RTCx, uint32_t Output)
+{
+  MODIFY_REG(RTCx->CR, RTC_CR_TAMPALRM_TYPE, Output);
+}
+
+/**
+  * @brief  Get RTC_ALARM output type (ALARM in push-pull or open-drain output)
+  * @rmtoll RTC_CR           TAMPALRM_TYPE          LL_RTC_SetAlarmOutputType
+  * @param  RTCx RTC Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_ALARM_OUTPUTTYPE_OPENDRAIN
+  *         @arg @ref LL_RTC_ALARM_OUTPUTTYPE_PUSHPULL
+  */
+__STATIC_INLINE uint32_t LL_RTC_GetAlarmOutputType(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_TAMPALRM_TYPE));
+}
+
+/**
+  * @brief  Enable initialization mode
+  * @note   Initialization mode is used to program time and date register (RTC_TR and RTC_DR)
+  *         and prescaler register (RTC_PRER).
+  *         Counters are stopped and start counting from the new value when INIT is reset.
+  * @rmtoll RTC_ICSR          INIT          LL_RTC_EnableInitMode
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_EnableInitMode(RTC_TypeDef *RTCx)
+{
+  /* Set the Initialization mode */
+  WRITE_REG(RTCx->ICSR, RTC_LL_INIT_MASK);
+}
+
+/**
+  * @brief  Disable initialization mode (Free running mode)
+  * @rmtoll RTC_ICSR          INIT          LL_RTC_DisableInitMode
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DisableInitMode(RTC_TypeDef *RTCx)
+{
+  /* Exit Initialization mode */
+  WRITE_REG(RTCx->ICSR, (uint32_t)~RTC_ICSR_INIT);
+}
+
+/**
+  * @brief  Set Output polarity (pin is low when ALRAF/ALRBF/WUTF is asserted)
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           POL           LL_RTC_SetOutputPolarity
+  * @param  RTCx RTC Instance
+  * @param  Polarity This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_OUTPUTPOLARITY_PIN_HIGH
+  *         @arg @ref LL_RTC_OUTPUTPOLARITY_PIN_LOW
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_SetOutputPolarity(RTC_TypeDef *RTCx, uint32_t Polarity)
+{
+  MODIFY_REG(RTCx->CR, RTC_CR_POL, Polarity);
+}
+
+/**
+  * @brief  Get Output polarity
+  * @rmtoll RTC_CR           POL           LL_RTC_GetOutputPolarity
+  * @param  RTCx RTC Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_OUTPUTPOLARITY_PIN_HIGH
+  *         @arg @ref LL_RTC_OUTPUTPOLARITY_PIN_LOW
+  */
+__STATIC_INLINE uint32_t LL_RTC_GetOutputPolarity(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_POL));
+}
+
+/**
+  * @brief  Enable Bypass the shadow registers
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           BYPSHAD       LL_RTC_EnableShadowRegBypass
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_EnableShadowRegBypass(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->CR, RTC_CR_BYPSHAD);
+}
+
+/**
+  * @brief  Disable Bypass the shadow registers
+  * @rmtoll RTC_CR           BYPSHAD       LL_RTC_DisableShadowRegBypass
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DisableShadowRegBypass(RTC_TypeDef *RTCx)
+{
+  CLEAR_BIT(RTCx->CR, RTC_CR_BYPSHAD);
+}
+
+/**
+  * @brief  Check if Shadow registers bypass is enabled or not.
+  * @rmtoll RTC_CR           BYPSHAD       LL_RTC_IsShadowRegBypassEnabled
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsShadowRegBypassEnabled(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->CR, RTC_CR_BYPSHAD) == (RTC_CR_BYPSHAD)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable RTC_REFIN reference clock detection (50 or 60 Hz)
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @note   It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function)
+  * @rmtoll RTC_CR           REFCKON       LL_RTC_EnableRefClock
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_EnableRefClock(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->CR, RTC_CR_REFCKON);
+}
+
+/**
+  * @brief  Disable RTC_REFIN reference clock detection (50 or 60 Hz)
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @note   It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function)
+  * @rmtoll RTC_CR           REFCKON       LL_RTC_DisableRefClock
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DisableRefClock(RTC_TypeDef *RTCx)
+{
+  CLEAR_BIT(RTCx->CR, RTC_CR_REFCKON);
+}
+
+/**
+  * @brief  Set Asynchronous prescaler factor
+  * @rmtoll RTC_PRER         PREDIV_A      LL_RTC_SetAsynchPrescaler
+  * @param  RTCx RTC Instance
+  * @param  AsynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7F
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_SetAsynchPrescaler(RTC_TypeDef *RTCx, uint32_t AsynchPrescaler)
+{
+  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos);
+}
+
+/**
+  * @brief  Set Synchronous prescaler factor
+  * @rmtoll RTC_PRER         PREDIV_S      LL_RTC_SetSynchPrescaler
+  * @param  RTCx RTC Instance
+  * @param  SynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7FFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_SetSynchPrescaler(RTC_TypeDef *RTCx, uint32_t SynchPrescaler)
+{
+  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_S, SynchPrescaler);
+}
+
+/**
+  * @brief  Get Asynchronous prescaler factor
+  * @rmtoll RTC_PRER         PREDIV_A      LL_RTC_GetAsynchPrescaler
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data = 0 and Max_Data = 0x7F
+  */
+__STATIC_INLINE uint32_t LL_RTC_GetAsynchPrescaler(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->PRER, RTC_PRER_PREDIV_A) >> RTC_PRER_PREDIV_A_Pos);
+}
+
+/**
+  * @brief  Get Synchronous prescaler factor
+  * @rmtoll RTC_PRER         PREDIV_S      LL_RTC_GetSynchPrescaler
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data = 0 and Max_Data = 0x7FFF
+  */
+__STATIC_INLINE uint32_t LL_RTC_GetSynchPrescaler(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->PRER, RTC_PRER_PREDIV_S));
+}
+
+/**
+  * @brief  Enable the write protection for RTC registers.
+  * @rmtoll RTC_WPR          KEY           LL_RTC_EnableWriteProtection
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
+{
+  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
+}
+
+/**
+  * @brief  Disable the write protection for RTC registers.
+  * @rmtoll RTC_WPR          KEY           LL_RTC_DisableWriteProtection
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
+{
+  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
+  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
+}
+
+/**
+  * @brief  Enable tamper output.
+  * @note When the tamper output is enabled, all external and internal tamper flags
+  *       are ORed and routed to the TAMPALRM output.
+  * @rmtoll RTC_CR           TAMPOE       LL_RTC_EnableTamperOutput
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_EnableTamperOutput(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->CR, RTC_CR_TAMPOE);
+}
+
+/**
+  * @brief  Disable tamper output.
+  * @rmtoll RTC_CR           TAMPOE       LL_RTC_DisableTamperOutput
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DisableTamperOutput(RTC_TypeDef *RTCx)
+{
+  CLEAR_BIT(RTCx->CR, RTC_CR_TAMPOE);
+}
+
+/**
+  * @brief  Check if tamper output is enabled or not.
+  * @rmtoll RTC_CR           TAMPOE       LL_RTC_IsTamperOutputEnabled
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsTamperOutputEnabled(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->CR, RTC_CR_TAMPOE) == (RTC_CR_TAMPOE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable internal pull-up in output mode.
+  * @rmtoll RTC_CR           TAMPALRM_PU       LL_RTC_EnableAlarmPullUp
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_EnableAlarmPullUp(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->CR, RTC_CR_TAMPALRM_PU);
+}
+
+/**
+  * @brief  Disable internal pull-up in output mode.
+  * @rmtoll RTC_CR           TAMPALRM_PU       LL_RTC_EnableAlarmPullUp
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DisableAlarmPullUp(RTC_TypeDef *RTCx)
+{
+  CLEAR_BIT(RTCx->CR, RTC_CR_TAMPALRM_PU);
+}
+
+/**
+  * @brief  Check if internal pull-up in output mode is enabled or not.
+  * @rmtoll RTC_CR           TAMPALRM_PU       LL_RTC_IsAlarmPullUpEnabled
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsAlarmPullUpEnabled(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->CR, RTC_CR_TAMPALRM_PU) == (RTC_CR_TAMPALRM_PU)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable RTC_OUT2 output
+  * @note RTC_OUT2 mapping depends on both OSEL (@ref LL_RTC_SetAlarmOutEvent)
+  *       and COE (@ref LL_RTC_CAL_SetOutputFreq) settings.
+  * @note RTC_OUT2 is not available ins VBAT mode.
+  * @rmtoll RTC_CR           OUT2EN       LL_RTC_EnableOutput2
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_EnableOutput2(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->CR, RTC_CR_OUT2EN);
+}
+
+/**
+  * @brief  Disable RTC_OUT2 output
+  * @rmtoll RTC_CR           OUT2EN       LL_RTC_DisableOutput2
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DisableOutput2(RTC_TypeDef *RTCx)
+{
+  CLEAR_BIT(RTCx->CR, RTC_CR_OUT2EN);
+}
+
+/**
+  * @brief  Check if RTC_OUT2 output is enabled or not.
+  * @rmtoll RTC_CR           OUT2EN       LL_RTC_IsOutput2Enabled
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsOutput2Enabled(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->CR, RTC_CR_OUT2EN) == (RTC_CR_OUT2EN)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EF_Time Time
+  * @{
+  */
+
+/**
+  * @brief  Set time format (AM/24-hour or PM notation)
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @note   It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function)
+  * @rmtoll RTC_TR           PM            LL_RTC_TIME_SetFormat
+  * @param  RTCx RTC Instance
+  * @param  TimeFormat This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_TIME_FORMAT_AM_OR_24
+  *         @arg @ref LL_RTC_TIME_FORMAT_PM
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TIME_SetFormat(RTC_TypeDef *RTCx, uint32_t TimeFormat)
+{
+  MODIFY_REG(RTCx->TR, RTC_TR_PM, TimeFormat);
+}
+
+/**
+  * @brief  Get time format (AM or PM notation)
+  * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set
+  *       before reading this bit
+  * @note Read either RTC_SSR or RTC_TR locks the values in the higher-order calendar
+  *       shadow registers until RTC_DR is read (LL_RTC_ReadReg(RTC, DR)).
+  * @rmtoll RTC_TR           PM            LL_RTC_TIME_GetFormat
+  * @param  RTCx RTC Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_TIME_FORMAT_AM_OR_24
+  *         @arg @ref LL_RTC_TIME_FORMAT_PM
+  */
+__STATIC_INLINE uint32_t LL_RTC_TIME_GetFormat(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->TR, RTC_TR_PM));
+}
+
+/**
+  * @brief  Set Hours in BCD format
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @note   It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function)
+  * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert hour from binary to BCD format
+  * @rmtoll RTC_TR           HT            LL_RTC_TIME_SetHour\n
+  *         RTC_TR           HU            LL_RTC_TIME_SetHour
+  * @param  RTCx RTC Instance
+  * @param  Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TIME_SetHour(RTC_TypeDef *RTCx, uint32_t Hours)
+{
+  MODIFY_REG(RTCx->TR, (RTC_TR_HT | RTC_TR_HU),
+             (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos)));
+}
+
+/**
+  * @brief  Get Hours in BCD format
+  * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set
+  *       before reading this bit
+  * @note Read either RTC_SSR or RTC_TR locks the values in the higher-order calendar
+  *       shadow registers until RTC_DR is read (LL_RTC_ReadReg(RTC, DR)).
+  * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert hour from BCD to
+  *       Binary format
+  * @rmtoll RTC_TR           HT            LL_RTC_TIME_GetHour\n
+  *         RTC_TR           HU            LL_RTC_TIME_GetHour
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23
+  */
+__STATIC_INLINE uint32_t LL_RTC_TIME_GetHour(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU))) >> RTC_TR_HU_Pos);
+}
+
+/**
+  * @brief  Set Minutes in BCD format
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @note   It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function)
+  * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Minutes from binary to BCD format
+  * @rmtoll RTC_TR           MNT           LL_RTC_TIME_SetMinute\n
+  *         RTC_TR           MNU           LL_RTC_TIME_SetMinute
+  * @param  RTCx RTC Instance
+  * @param  Minutes Value between Min_Data=0x00 and Max_Data=0x59
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TIME_SetMinute(RTC_TypeDef *RTCx, uint32_t Minutes)
+{
+  MODIFY_REG(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU),
+             (((Minutes & 0xF0U) << (RTC_TR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_TR_MNU_Pos)));
+}
+
+/**
+  * @brief  Get Minutes in BCD format
+  * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set
+  *       before reading this bit
+  * @note Read either RTC_SSR or RTC_TR locks the values in the higher-order calendar
+  *       shadow registers until RTC_DR is read (LL_RTC_ReadReg(RTC, DR)).
+  * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert minute from BCD
+  *       to Binary format
+  * @rmtoll RTC_TR           MNT           LL_RTC_TIME_GetMinute\n
+  *         RTC_TR           MNU           LL_RTC_TIME_GetMinute
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0x59
+  */
+__STATIC_INLINE uint32_t LL_RTC_TIME_GetMinute(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU)))>> RTC_TR_MNU_Pos);
+}
+
+/**
+  * @brief  Set Seconds in BCD format
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @note   It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function)
+  * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Seconds from binary to BCD format
+  * @rmtoll RTC_TR           ST            LL_RTC_TIME_SetSecond\n
+  *         RTC_TR           SU            LL_RTC_TIME_SetSecond
+  * @param  RTCx RTC Instance
+  * @param  Seconds Value between Min_Data=0x00 and Max_Data=0x59
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TIME_SetSecond(RTC_TypeDef *RTCx, uint32_t Seconds)
+{
+  MODIFY_REG(RTCx->TR, (RTC_TR_ST | RTC_TR_SU),
+             (((Seconds & 0xF0U) << (RTC_TR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_TR_SU_Pos)));
+}
+
+/**
+  * @brief  Get Seconds in BCD format
+  * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set
+  *       before reading this bit
+  * @note Read either RTC_SSR or RTC_TR locks the values in the higher-order calendar
+  *       shadow registers until RTC_DR is read (LL_RTC_ReadReg(RTC, DR)).
+  * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Seconds from BCD
+  *       to Binary format
+  * @rmtoll RTC_TR           ST            LL_RTC_TIME_GetSecond\n
+  *         RTC_TR           SU            LL_RTC_TIME_GetSecond
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0x59
+  */
+__STATIC_INLINE uint32_t LL_RTC_TIME_GetSecond(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->TR, (RTC_TR_ST | RTC_TR_SU))) >> RTC_TR_SU_Pos);
+}
+
+/**
+  * @brief  Set time (hour, minute and second) in BCD format
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @note   It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function)
+  * @note TimeFormat and Hours should follow the same format
+  * @rmtoll RTC_TR           PM            LL_RTC_TIME_Config\n
+  *         RTC_TR           HT            LL_RTC_TIME_Config\n
+  *         RTC_TR           HU            LL_RTC_TIME_Config\n
+  *         RTC_TR           MNT           LL_RTC_TIME_Config\n
+  *         RTC_TR           MNU           LL_RTC_TIME_Config\n
+  *         RTC_TR           ST            LL_RTC_TIME_Config\n
+  *         RTC_TR           SU            LL_RTC_TIME_Config
+  * @param  RTCx RTC Instance
+  * @param  Format12_24 This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_TIME_FORMAT_AM_OR_24
+  *         @arg @ref LL_RTC_TIME_FORMAT_PM
+  * @param  Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23
+  * @param  Minutes Value between Min_Data=0x00 and Max_Data=0x59
+  * @param  Seconds Value between Min_Data=0x00 and Max_Data=0x59
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TIME_Config(RTC_TypeDef *RTCx, uint32_t Format12_24, uint32_t Hours, uint32_t Minutes, uint32_t Seconds)
+{
+  uint32_t temp;
+
+  temp = Format12_24                                                                            | \
+         (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))       | \
+         (((Minutes & 0xF0U) << (RTC_TR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_TR_MNU_Pos)) | \
+         (((Seconds & 0xF0U) << (RTC_TR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_TR_SU_Pos));
+  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
+}
+
+/**
+  * @brief  Get time (hour, minute and second) in BCD format
+  * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set
+  *       before reading this bit
+  * @note Read either RTC_SSR or RTC_TR locks the values in the higher-order calendar
+  *       shadow registers until RTC_DR is read (LL_RTC_ReadReg(RTC, DR)).
+  * @note helper macros __LL_RTC_GET_HOUR, __LL_RTC_GET_MINUTE and __LL_RTC_GET_SECOND
+  *       are available to get independently each parameter.
+  * @rmtoll RTC_TR           HT            LL_RTC_TIME_Get\n
+  *         RTC_TR           HU            LL_RTC_TIME_Get\n
+  *         RTC_TR           MNT           LL_RTC_TIME_Get\n
+  *         RTC_TR           MNU           LL_RTC_TIME_Get\n
+  *         RTC_TR           ST            LL_RTC_TIME_Get\n
+  *         RTC_TR           SU            LL_RTC_TIME_Get
+  * @param  RTCx RTC Instance
+  * @retval Combination of hours, minutes and seconds (Format: 0x00HHMMSS).
+  */
+__STATIC_INLINE uint32_t LL_RTC_TIME_Get(RTC_TypeDef *RTCx)
+{
+  uint32_t temp;
+
+  temp = READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU));
+  return (uint32_t)((((((temp & RTC_TR_HT) >> RTC_TR_HT_Pos) << 4U) | ((temp & RTC_TR_HU) >> RTC_TR_HU_Pos)) << RTC_OFFSET_HOUR) |  \
+                    (((((temp & RTC_TR_MNT) >> RTC_TR_MNT_Pos) << 4U) | ((temp & RTC_TR_MNU) >> RTC_TR_MNU_Pos)) << RTC_OFFSET_MINUTE) | \
+                    ((((temp & RTC_TR_ST) >> RTC_TR_ST_Pos) << 4U) | ((temp & RTC_TR_SU) >> RTC_TR_SU_Pos)));
+}
+
+/**
+  * @brief  Memorize whether the daylight saving time change has been performed
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           BKP           LL_RTC_TIME_EnableDayLightStore
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TIME_EnableDayLightStore(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->CR, RTC_CR_BKP);
+}
+
+/**
+  * @brief  Disable memorization whether the daylight saving time change has been performed.
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           BKP           LL_RTC_TIME_DisableDayLightStore
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TIME_DisableDayLightStore(RTC_TypeDef *RTCx)
+{
+  CLEAR_BIT(RTCx->CR, RTC_CR_BKP);
+}
+
+/**
+  * @brief  Check if RTC Day Light Saving stored operation has been enabled or not
+  * @rmtoll RTC_CR           BKP           LL_RTC_TIME_IsDayLightStoreEnabled
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_TIME_IsDayLightStoreEnabled(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->CR, RTC_CR_BKP) == (RTC_CR_BKP)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Subtract 1 hour (winter time change)
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           SUB1H         LL_RTC_TIME_DecHour
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TIME_DecHour(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->CR, RTC_CR_SUB1H);
+}
+
+/**
+  * @brief  Add 1 hour (summer time change)
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           ADD1H         LL_RTC_TIME_IncHour
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TIME_IncHour(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->CR, RTC_CR_ADD1H);
+}
+
+/**
+  * @brief  Get Sub second value in the synchronous prescaler counter.
+  * @note  You can use both SubSeconds value and SecondFraction (PREDIV_S through
+  *        LL_RTC_GetSynchPrescaler function) terms returned to convert Calendar
+  *        SubSeconds value in second fraction ratio with time unit following
+  *        generic formula:
+  *          ==> Seconds fraction ratio * time_unit= [(SecondFraction-SubSeconds)/(SecondFraction+1)] * time_unit
+  *        This conversion can be performed only if no shift operation is pending
+  *        (ie. SHFP=0) when PREDIV_S >= SS.
+  * @rmtoll RTC_SSR          SS            LL_RTC_TIME_GetSubSecond
+  * @param  RTCx RTC Instance
+  * @retval Sub second value (number between 0 and 65535)
+  */
+__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
+}
+
+/**
+  * @brief  Synchronize to a remote clock with a high degree of precision.
+  * @note   This operation effectively subtracts from (delays) or advance the clock of a fraction of a second.
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @note   When REFCKON is set, firmware must not write to Shift control register.
+  * @rmtoll RTC_SHIFTR       ADD1S         LL_RTC_TIME_Synchronize\n
+  *         RTC_SHIFTR       SUBFS         LL_RTC_TIME_Synchronize
+  * @param  RTCx RTC Instance
+  * @param  ShiftSecond This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_SHIFT_SECOND_DELAY
+  *         @arg @ref LL_RTC_SHIFT_SECOND_ADVANCE
+  * @param  Fraction Number of Seconds Fractions (any value from 0 to 0x7FFF)
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TIME_Synchronize(RTC_TypeDef *RTCx, uint32_t ShiftSecond, uint32_t Fraction)
+{
+  WRITE_REG(RTCx->SHIFTR, ShiftSecond | Fraction);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EF_Date Date
+  * @{
+  */
+
+/**
+  * @brief  Set Year in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Year from binary to BCD format
+  * @rmtoll RTC_DR           YT            LL_RTC_DATE_SetYear\n
+  *         RTC_DR           YU            LL_RTC_DATE_SetYear
+  * @param  RTCx RTC Instance
+  * @param  Year Value between Min_Data=0x00 and Max_Data=0x99
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DATE_SetYear(RTC_TypeDef *RTCx, uint32_t Year)
+{
+  MODIFY_REG(RTCx->DR, (RTC_DR_YT | RTC_DR_YU),
+             (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos)));
+}
+
+/**
+  * @brief  Get Year in BCD format
+  * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set
+  *       before reading this bit
+  * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Year from BCD to Binary format
+  * @rmtoll RTC_DR           YT            LL_RTC_DATE_GetYear\n
+  *         RTC_DR           YU            LL_RTC_DATE_GetYear
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0x99
+  */
+__STATIC_INLINE uint32_t LL_RTC_DATE_GetYear(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->DR, (RTC_DR_YT | RTC_DR_YU))) >> RTC_DR_YU_Pos);
+}
+
+/**
+  * @brief  Set Week day
+  * @rmtoll RTC_DR           WDU           LL_RTC_DATE_SetWeekDay
+  * @param  RTCx RTC Instance
+  * @param  WeekDay This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_WEEKDAY_MONDAY
+  *         @arg @ref LL_RTC_WEEKDAY_TUESDAY
+  *         @arg @ref LL_RTC_WEEKDAY_WEDNESDAY
+  *         @arg @ref LL_RTC_WEEKDAY_THURSDAY
+  *         @arg @ref LL_RTC_WEEKDAY_FRIDAY
+  *         @arg @ref LL_RTC_WEEKDAY_SATURDAY
+  *         @arg @ref LL_RTC_WEEKDAY_SUNDAY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DATE_SetWeekDay(RTC_TypeDef *RTCx, uint32_t WeekDay)
+{
+  MODIFY_REG(RTCx->DR, RTC_DR_WDU, WeekDay << RTC_DR_WDU_Pos);
+}
+
+/**
+  * @brief  Get Week day
+  * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set
+  *       before reading this bit
+  * @rmtoll RTC_DR           WDU           LL_RTC_DATE_GetWeekDay
+  * @param  RTCx RTC Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_WEEKDAY_MONDAY
+  *         @arg @ref LL_RTC_WEEKDAY_TUESDAY
+  *         @arg @ref LL_RTC_WEEKDAY_WEDNESDAY
+  *         @arg @ref LL_RTC_WEEKDAY_THURSDAY
+  *         @arg @ref LL_RTC_WEEKDAY_FRIDAY
+  *         @arg @ref LL_RTC_WEEKDAY_SATURDAY
+  *         @arg @ref LL_RTC_WEEKDAY_SUNDAY
+  */
+__STATIC_INLINE uint32_t LL_RTC_DATE_GetWeekDay(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->DR, RTC_DR_WDU) >> RTC_DR_WDU_Pos);
+}
+
+/**
+  * @brief  Set Month in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Month from binary to BCD format
+  * @rmtoll RTC_DR           MT            LL_RTC_DATE_SetMonth\n
+  *         RTC_DR           MU            LL_RTC_DATE_SetMonth
+  * @param  RTCx RTC Instance
+  * @param  Month This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_MONTH_JANUARY
+  *         @arg @ref LL_RTC_MONTH_FEBRUARY
+  *         @arg @ref LL_RTC_MONTH_MARCH
+  *         @arg @ref LL_RTC_MONTH_APRIL
+  *         @arg @ref LL_RTC_MONTH_MAY
+  *         @arg @ref LL_RTC_MONTH_JUNE
+  *         @arg @ref LL_RTC_MONTH_JULY
+  *         @arg @ref LL_RTC_MONTH_AUGUST
+  *         @arg @ref LL_RTC_MONTH_SEPTEMBER
+  *         @arg @ref LL_RTC_MONTH_OCTOBER
+  *         @arg @ref LL_RTC_MONTH_NOVEMBER
+  *         @arg @ref LL_RTC_MONTH_DECEMBER
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DATE_SetMonth(RTC_TypeDef *RTCx, uint32_t Month)
+{
+  MODIFY_REG(RTCx->DR, (RTC_DR_MT | RTC_DR_MU),
+             (((Month & 0xF0U) << (RTC_DR_MT_Pos - 4U)) | ((Month & 0x0FU) << RTC_DR_MU_Pos)));
+}
+
+/**
+  * @brief  Get Month in BCD format
+  * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set
+  *       before reading this bit
+  * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Month from BCD to Binary format
+  * @rmtoll RTC_DR           MT            LL_RTC_DATE_GetMonth\n
+  *         RTC_DR           MU            LL_RTC_DATE_GetMonth
+  * @param  RTCx RTC Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_MONTH_JANUARY
+  *         @arg @ref LL_RTC_MONTH_FEBRUARY
+  *         @arg @ref LL_RTC_MONTH_MARCH
+  *         @arg @ref LL_RTC_MONTH_APRIL
+  *         @arg @ref LL_RTC_MONTH_MAY
+  *         @arg @ref LL_RTC_MONTH_JUNE
+  *         @arg @ref LL_RTC_MONTH_JULY
+  *         @arg @ref LL_RTC_MONTH_AUGUST
+  *         @arg @ref LL_RTC_MONTH_SEPTEMBER
+  *         @arg @ref LL_RTC_MONTH_OCTOBER
+  *         @arg @ref LL_RTC_MONTH_NOVEMBER
+  *         @arg @ref LL_RTC_MONTH_DECEMBER
+  */
+__STATIC_INLINE uint32_t LL_RTC_DATE_GetMonth(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->DR, (RTC_DR_MT | RTC_DR_MU)))>> RTC_DR_MU_Pos);
+}
+
+/**
+  * @brief  Set Day in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Day from binary to BCD format
+  * @rmtoll RTC_DR           DT            LL_RTC_DATE_SetDay\n
+  *         RTC_DR           DU            LL_RTC_DATE_SetDay
+  * @param  RTCx RTC Instance
+  * @param  Day Value between Min_Data=0x01 and Max_Data=0x31
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DATE_SetDay(RTC_TypeDef *RTCx, uint32_t Day)
+{
+  MODIFY_REG(RTCx->DR, (RTC_DR_DT | RTC_DR_DU),
+             (((Day & 0xF0U) << (RTC_DR_DT_Pos - 4U)) | ((Day & 0x0FU) << RTC_DR_DU_Pos)));
+}
+
+/**
+  * @brief  Get Day in BCD format
+  * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set
+  *       before reading this bit
+  * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Day from BCD to Binary format
+  * @rmtoll RTC_DR           DT            LL_RTC_DATE_GetDay\n
+  *         RTC_DR           DU            LL_RTC_DATE_GetDay
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x01 and Max_Data=0x31
+  */
+__STATIC_INLINE uint32_t LL_RTC_DATE_GetDay(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->DR, (RTC_DR_DT | RTC_DR_DU))) >> RTC_DR_DU_Pos);
+}
+
+/**
+  * @brief  Set date (WeekDay, Day, Month and Year) in BCD format
+  * @rmtoll RTC_DR           WDU           LL_RTC_DATE_Config\n
+  *         RTC_DR           MT            LL_RTC_DATE_Config\n
+  *         RTC_DR           MU            LL_RTC_DATE_Config\n
+  *         RTC_DR           DT            LL_RTC_DATE_Config\n
+  *         RTC_DR           DU            LL_RTC_DATE_Config\n
+  *         RTC_DR           YT            LL_RTC_DATE_Config\n
+  *         RTC_DR           YU            LL_RTC_DATE_Config
+  * @param  RTCx RTC Instance
+  * @param  WeekDay This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_WEEKDAY_MONDAY
+  *         @arg @ref LL_RTC_WEEKDAY_TUESDAY
+  *         @arg @ref LL_RTC_WEEKDAY_WEDNESDAY
+  *         @arg @ref LL_RTC_WEEKDAY_THURSDAY
+  *         @arg @ref LL_RTC_WEEKDAY_FRIDAY
+  *         @arg @ref LL_RTC_WEEKDAY_SATURDAY
+  *         @arg @ref LL_RTC_WEEKDAY_SUNDAY
+  * @param  Day Value between Min_Data=0x01 and Max_Data=0x31
+  * @param  Month This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_MONTH_JANUARY
+  *         @arg @ref LL_RTC_MONTH_FEBRUARY
+  *         @arg @ref LL_RTC_MONTH_MARCH
+  *         @arg @ref LL_RTC_MONTH_APRIL
+  *         @arg @ref LL_RTC_MONTH_MAY
+  *         @arg @ref LL_RTC_MONTH_JUNE
+  *         @arg @ref LL_RTC_MONTH_JULY
+  *         @arg @ref LL_RTC_MONTH_AUGUST
+  *         @arg @ref LL_RTC_MONTH_SEPTEMBER
+  *         @arg @ref LL_RTC_MONTH_OCTOBER
+  *         @arg @ref LL_RTC_MONTH_NOVEMBER
+  *         @arg @ref LL_RTC_MONTH_DECEMBER
+  * @param  Year Value between Min_Data=0x00 and Max_Data=0x99
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DATE_Config(RTC_TypeDef *RTCx, uint32_t WeekDay, uint32_t Day, uint32_t Month, uint32_t Year)
+{
+  uint32_t temp;
+
+  temp = (WeekDay << RTC_DR_WDU_Pos)                                                        | \
+         (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos))   | \
+         (((Month & 0xF0U) << (RTC_DR_MT_Pos - 4U)) | ((Month & 0x0FU) << RTC_DR_MU_Pos)) | \
+         (((Day & 0xF0U) << (RTC_DR_DT_Pos - 4U)) | ((Day & 0x0FU) << RTC_DR_DU_Pos));
+
+  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
+}
+
+/**
+  * @brief  Get date (WeekDay, Day, Month and Year) in BCD format
+  * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set
+  *       before reading this bit
+  * @note helper macros __LL_RTC_GET_WEEKDAY, __LL_RTC_GET_YEAR, __LL_RTC_GET_MONTH,
+  * and __LL_RTC_GET_DAY are available to get independently each parameter.
+  * @rmtoll RTC_DR           WDU           LL_RTC_DATE_Get\n
+  *         RTC_DR           MT            LL_RTC_DATE_Get\n
+  *         RTC_DR           MU            LL_RTC_DATE_Get\n
+  *         RTC_DR           DT            LL_RTC_DATE_Get\n
+  *         RTC_DR           DU            LL_RTC_DATE_Get\n
+  *         RTC_DR           YT            LL_RTC_DATE_Get\n
+  *         RTC_DR           YU            LL_RTC_DATE_Get
+  * @param  RTCx RTC Instance
+  * @retval Combination of WeekDay, Day, Month and Year (Format: 0xWWDDMMYY).
+  */
+__STATIC_INLINE uint32_t LL_RTC_DATE_Get(RTC_TypeDef *RTCx)
+{
+  uint32_t temp;
+
+  temp = READ_BIT(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU));
+  return (uint32_t)((((temp & RTC_DR_WDU) >> RTC_DR_WDU_Pos) << RTC_OFFSET_WEEKDAY) | \
+                    (((((temp & RTC_DR_DT) >> RTC_DR_DT_Pos) << 4U) | ((temp & RTC_DR_DU) >> RTC_DR_DU_Pos)) << RTC_OFFSET_DAY) | \
+                    (((((temp & RTC_DR_MT) >> RTC_DR_MT_Pos) << 4U) | ((temp & RTC_DR_MU) >> RTC_DR_MU_Pos)) << RTC_OFFSET_MONTH) | \
+                    ((((temp & RTC_DR_YT) >> RTC_DR_YT_Pos) << 4U) | ((temp & RTC_DR_YU) >> RTC_DR_YU_Pos)));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EF_ALARMA ALARMA
+  * @{
+  */
+
+/**
+  * @brief  Enable Alarm A
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           ALRAE         LL_RTC_ALMA_Enable
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMA_Enable(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->CR, RTC_CR_ALRAE);
+}
+
+/**
+  * @brief  Disable Alarm A
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           ALRAE         LL_RTC_ALMA_Disable
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMA_Disable(RTC_TypeDef *RTCx)
+{
+  CLEAR_BIT(RTCx->CR, RTC_CR_ALRAE);
+}
+
+/**
+  * @brief  Specify the Alarm A masks.
+  * @rmtoll RTC_ALRMAR       MSK4          LL_RTC_ALMA_SetMask\n
+  *         RTC_ALRMAR       MSK3          LL_RTC_ALMA_SetMask\n
+  *         RTC_ALRMAR       MSK2          LL_RTC_ALMA_SetMask\n
+  *         RTC_ALRMAR       MSK1          LL_RTC_ALMA_SetMask
+  * @param  RTCx RTC Instance
+  * @param  Mask This parameter can be a combination of the following values:
+  *         @arg @ref LL_RTC_ALMA_MASK_NONE
+  *         @arg @ref LL_RTC_ALMA_MASK_DATEWEEKDAY
+  *         @arg @ref LL_RTC_ALMA_MASK_HOURS
+  *         @arg @ref LL_RTC_ALMA_MASK_MINUTES
+  *         @arg @ref LL_RTC_ALMA_MASK_SECONDS
+  *         @arg @ref LL_RTC_ALMA_MASK_ALL
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMA_SetMask(RTC_TypeDef *RTCx, uint32_t Mask)
+{
+  MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_MSK4 | RTC_ALRMAR_MSK3 | RTC_ALRMAR_MSK2 | RTC_ALRMAR_MSK1, Mask);
+}
+
+/**
+  * @brief  Get the Alarm A masks.
+  * @rmtoll RTC_ALRMAR       MSK4          LL_RTC_ALMA_GetMask\n
+  *         RTC_ALRMAR       MSK3          LL_RTC_ALMA_GetMask\n
+  *         RTC_ALRMAR       MSK2          LL_RTC_ALMA_GetMask\n
+  *         RTC_ALRMAR       MSK1          LL_RTC_ALMA_GetMask
+  * @param  RTCx RTC Instance
+  * @retval Returned value can be can be a combination of the following values:
+  *         @arg @ref LL_RTC_ALMA_MASK_NONE
+  *         @arg @ref LL_RTC_ALMA_MASK_DATEWEEKDAY
+  *         @arg @ref LL_RTC_ALMA_MASK_HOURS
+  *         @arg @ref LL_RTC_ALMA_MASK_MINUTES
+  *         @arg @ref LL_RTC_ALMA_MASK_SECONDS
+  *         @arg @ref LL_RTC_ALMA_MASK_ALL
+  */
+__STATIC_INLINE uint32_t LL_RTC_ALMA_GetMask(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->ALRMAR, RTC_ALRMAR_MSK4 | RTC_ALRMAR_MSK3 | RTC_ALRMAR_MSK2 | RTC_ALRMAR_MSK1));
+}
+
+/**
+  * @brief  Enable AlarmA Week day selection (DU[3:0] represents the week day. DT[1:0] is do not care)
+  * @rmtoll RTC_ALRMAR       WDSEL         LL_RTC_ALMA_EnableWeekday
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMA_EnableWeekday(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->ALRMAR, RTC_ALRMAR_WDSEL);
+}
+
+/**
+  * @brief  Disable AlarmA Week day selection (DU[3:0] represents the date )
+  * @rmtoll RTC_ALRMAR       WDSEL         LL_RTC_ALMA_DisableWeekday
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMA_DisableWeekday(RTC_TypeDef *RTCx)
+{
+  CLEAR_BIT(RTCx->ALRMAR, RTC_ALRMAR_WDSEL);
+}
+
+/**
+  * @brief  Set ALARM A Day in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Day from binary to BCD format
+  * @rmtoll RTC_ALRMAR       DT            LL_RTC_ALMA_SetDay\n
+  *         RTC_ALRMAR       DU            LL_RTC_ALMA_SetDay
+  * @param  RTCx RTC Instance
+  * @param  Day Value between Min_Data=0x01 and Max_Data=0x31
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMA_SetDay(RTC_TypeDef *RTCx, uint32_t Day)
+{
+  MODIFY_REG(RTCx->ALRMAR, (RTC_ALRMAR_DT | RTC_ALRMAR_DU),
+             (((Day & 0xF0U) << (RTC_ALRMAR_DT_Pos - 4U)) | ((Day & 0x0FU) << RTC_ALRMAR_DU_Pos)));
+}
+
+/**
+  * @brief  Get ALARM A Day in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Day from BCD to Binary format
+  * @rmtoll RTC_ALRMAR       DT            LL_RTC_ALMA_GetDay\n
+  *         RTC_ALRMAR       DU            LL_RTC_ALMA_GetDay
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x01 and Max_Data=0x31
+  */
+__STATIC_INLINE uint32_t LL_RTC_ALMA_GetDay(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->ALRMAR, (RTC_ALRMAR_DT | RTC_ALRMAR_DU))) >> RTC_ALRMAR_DU_Pos);
+}
+
+/**
+  * @brief  Set ALARM A Weekday
+  * @rmtoll RTC_ALRMAR       DU            LL_RTC_ALMA_SetWeekDay
+  * @param  RTCx RTC Instance
+  * @param  WeekDay This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_WEEKDAY_MONDAY
+  *         @arg @ref LL_RTC_WEEKDAY_TUESDAY
+  *         @arg @ref LL_RTC_WEEKDAY_WEDNESDAY
+  *         @arg @ref LL_RTC_WEEKDAY_THURSDAY
+  *         @arg @ref LL_RTC_WEEKDAY_FRIDAY
+  *         @arg @ref LL_RTC_WEEKDAY_SATURDAY
+  *         @arg @ref LL_RTC_WEEKDAY_SUNDAY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMA_SetWeekDay(RTC_TypeDef *RTCx, uint32_t WeekDay)
+{
+  MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_DU, WeekDay << RTC_ALRMAR_DU_Pos);
+}
+
+/**
+  * @brief  Get ALARM A Weekday
+  * @rmtoll RTC_ALRMAR       DU            LL_RTC_ALMA_GetWeekDay
+  * @param  RTCx RTC Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_WEEKDAY_MONDAY
+  *         @arg @ref LL_RTC_WEEKDAY_TUESDAY
+  *         @arg @ref LL_RTC_WEEKDAY_WEDNESDAY
+  *         @arg @ref LL_RTC_WEEKDAY_THURSDAY
+  *         @arg @ref LL_RTC_WEEKDAY_FRIDAY
+  *         @arg @ref LL_RTC_WEEKDAY_SATURDAY
+  *         @arg @ref LL_RTC_WEEKDAY_SUNDAY
+  */
+__STATIC_INLINE uint32_t LL_RTC_ALMA_GetWeekDay(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->ALRMAR, RTC_ALRMAR_DU) >> RTC_ALRMAR_DU_Pos);
+}
+
+/**
+  * @brief  Set Alarm A time format (AM/24-hour or PM notation)
+  * @rmtoll RTC_ALRMAR       PM            LL_RTC_ALMA_SetTimeFormat
+  * @param  RTCx RTC Instance
+  * @param  TimeFormat This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_ALMA_TIME_FORMAT_AM
+  *         @arg @ref LL_RTC_ALMA_TIME_FORMAT_PM
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMA_SetTimeFormat(RTC_TypeDef *RTCx, uint32_t TimeFormat)
+{
+  MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_PM, TimeFormat);
+}
+
+/**
+  * @brief  Get Alarm A time format (AM or PM notation)
+  * @rmtoll RTC_ALRMAR       PM            LL_RTC_ALMA_GetTimeFormat
+  * @param  RTCx RTC Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_ALMA_TIME_FORMAT_AM
+  *         @arg @ref LL_RTC_ALMA_TIME_FORMAT_PM
+  */
+__STATIC_INLINE uint32_t LL_RTC_ALMA_GetTimeFormat(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->ALRMAR, RTC_ALRMAR_PM));
+}
+
+/**
+  * @brief  Set ALARM A Hours in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Hours from binary to BCD format
+  * @rmtoll RTC_ALRMAR       HT            LL_RTC_ALMA_SetHour\n
+  *         RTC_ALRMAR       HU            LL_RTC_ALMA_SetHour
+  * @param  RTCx RTC Instance
+  * @param  Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMA_SetHour(RTC_TypeDef *RTCx, uint32_t Hours)
+{
+  MODIFY_REG(RTCx->ALRMAR, (RTC_ALRMAR_HT | RTC_ALRMAR_HU),
+             (((Hours & 0xF0U) << (RTC_ALRMAR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMAR_HU_Pos)));
+}
+
+/**
+  * @brief  Get ALARM A Hours in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Hours from BCD to Binary format
+  * @rmtoll RTC_ALRMAR       HT            LL_RTC_ALMA_GetHour\n
+  *         RTC_ALRMAR       HU            LL_RTC_ALMA_GetHour
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23
+  */
+__STATIC_INLINE uint32_t LL_RTC_ALMA_GetHour(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->ALRMAR, (RTC_ALRMAR_HT | RTC_ALRMAR_HU))) >> RTC_ALRMAR_HU_Pos);
+}
+
+/**
+  * @brief  Set ALARM A Minutes in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Minutes from binary to BCD format
+  * @rmtoll RTC_ALRMAR       MNT           LL_RTC_ALMA_SetMinute\n
+  *         RTC_ALRMAR       MNU           LL_RTC_ALMA_SetMinute
+  * @param  RTCx RTC Instance
+  * @param  Minutes Value between Min_Data=0x00 and Max_Data=0x59
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMA_SetMinute(RTC_TypeDef *RTCx, uint32_t Minutes)
+{
+  MODIFY_REG(RTCx->ALRMAR, (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU),
+             (((Minutes & 0xF0U) << (RTC_ALRMAR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_ALRMAR_MNU_Pos)));
+}
+
+/**
+  * @brief  Get ALARM A Minutes in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Minutes from BCD to Binary format
+  * @rmtoll RTC_ALRMAR       MNT           LL_RTC_ALMA_GetMinute\n
+  *         RTC_ALRMAR       MNU           LL_RTC_ALMA_GetMinute
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0x59
+  */
+__STATIC_INLINE uint32_t LL_RTC_ALMA_GetMinute(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->ALRMAR, (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU))) >> RTC_ALRMAR_MNU_Pos);
+}
+
+/**
+  * @brief  Set ALARM A Seconds in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Seconds from binary to BCD format
+  * @rmtoll RTC_ALRMAR       ST            LL_RTC_ALMA_SetSecond\n
+  *         RTC_ALRMAR       SU            LL_RTC_ALMA_SetSecond
+  * @param  RTCx RTC Instance
+  * @param  Seconds Value between Min_Data=0x00 and Max_Data=0x59
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMA_SetSecond(RTC_TypeDef *RTCx, uint32_t Seconds)
+{
+  MODIFY_REG(RTCx->ALRMAR, (RTC_ALRMAR_ST | RTC_ALRMAR_SU),
+             (((Seconds & 0xF0U) << (RTC_ALRMAR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_ALRMAR_SU_Pos)));
+}
+
+/**
+  * @brief  Get ALARM A Seconds in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Seconds from BCD to Binary format
+  * @rmtoll RTC_ALRMAR       ST            LL_RTC_ALMA_GetSecond\n
+  *         RTC_ALRMAR       SU            LL_RTC_ALMA_GetSecond
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0x59
+  */
+__STATIC_INLINE uint32_t LL_RTC_ALMA_GetSecond(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->ALRMAR, (RTC_ALRMAR_ST | RTC_ALRMAR_SU))) >> RTC_ALRMAR_SU_Pos);
+}
+
+/**
+  * @brief  Set Alarm A Time (hour, minute and second) in BCD format
+  * @rmtoll RTC_ALRMAR       PM            LL_RTC_ALMA_ConfigTime\n
+  *         RTC_ALRMAR       HT            LL_RTC_ALMA_ConfigTime\n
+  *         RTC_ALRMAR       HU            LL_RTC_ALMA_ConfigTime\n
+  *         RTC_ALRMAR       MNT           LL_RTC_ALMA_ConfigTime\n
+  *         RTC_ALRMAR       MNU           LL_RTC_ALMA_ConfigTime\n
+  *         RTC_ALRMAR       ST            LL_RTC_ALMA_ConfigTime\n
+  *         RTC_ALRMAR       SU            LL_RTC_ALMA_ConfigTime
+  * @param  RTCx RTC Instance
+  * @param  Format12_24 This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_ALMA_TIME_FORMAT_AM
+  *         @arg @ref LL_RTC_ALMA_TIME_FORMAT_PM
+  * @param  Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23
+  * @param  Minutes Value between Min_Data=0x00 and Max_Data=0x59
+  * @param  Seconds Value between Min_Data=0x00 and Max_Data=0x59
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMA_ConfigTime(RTC_TypeDef *RTCx, uint32_t Format12_24, uint32_t Hours, uint32_t Minutes, uint32_t Seconds)
+{
+  uint32_t temp;
+
+  temp = Format12_24 | (((Hours & 0xF0U) << (RTC_ALRMAR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMAR_HU_Pos))    | \
+         (((Minutes & 0xF0U) << (RTC_ALRMAR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_ALRMAR_MNU_Pos)) | \
+         (((Seconds & 0xF0U) << (RTC_ALRMAR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_ALRMAR_SU_Pos));
+
+  MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_PM | RTC_ALRMAR_HT | RTC_ALRMAR_HU | RTC_ALRMAR_MNT | RTC_ALRMAR_MNU | RTC_ALRMAR_ST | RTC_ALRMAR_SU, temp);
+}
+
+/**
+  * @brief  Get Alarm B Time (hour, minute and second) in BCD format
+  * @note helper macros __LL_RTC_GET_HOUR, __LL_RTC_GET_MINUTE and __LL_RTC_GET_SECOND
+  * are available to get independently each parameter.
+  * @rmtoll RTC_ALRMAR       HT            LL_RTC_ALMA_GetTime\n
+  *         RTC_ALRMAR       HU            LL_RTC_ALMA_GetTime\n
+  *         RTC_ALRMAR       MNT           LL_RTC_ALMA_GetTime\n
+  *         RTC_ALRMAR       MNU           LL_RTC_ALMA_GetTime\n
+  *         RTC_ALRMAR       ST            LL_RTC_ALMA_GetTime\n
+  *         RTC_ALRMAR       SU            LL_RTC_ALMA_GetTime
+  * @param  RTCx RTC Instance
+  * @retval Combination of hours, minutes and seconds.
+  */
+__STATIC_INLINE uint32_t LL_RTC_ALMA_GetTime(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)((LL_RTC_ALMA_GetHour(RTCx) << RTC_OFFSET_HOUR) | (LL_RTC_ALMA_GetMinute(RTCx) << RTC_OFFSET_MINUTE) | LL_RTC_ALMA_GetSecond(RTCx));
+}
+
+/**
+  * @brief  Set Alarm A Mask the most-significant bits starting at this bit
+  * @note This register can be written only when ALRAE is reset in RTC_CR register,
+  *       or in initialization mode.
+  * @rmtoll RTC_ALRMASSR     MASKSS        LL_RTC_ALMA_SetSubSecondMask
+  * @param  RTCx RTC Instance
+  * @param  Mask Value between Min_Data=0x00 and Max_Data=0xF
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMA_SetSubSecondMask(RTC_TypeDef *RTCx, uint32_t Mask)
+{
+  MODIFY_REG(RTCx->ALRMASSR, RTC_ALRMASSR_MASKSS, Mask << RTC_ALRMASSR_MASKSS_Pos);
+}
+
+/**
+  * @brief  Get Alarm A Mask the most-significant bits starting at this bit
+  * @rmtoll RTC_ALRMASSR     MASKSS        LL_RTC_ALMA_GetSubSecondMask
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0xF
+  */
+__STATIC_INLINE uint32_t LL_RTC_ALMA_GetSubSecondMask(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->ALRMASSR, RTC_ALRMASSR_MASKSS) >> RTC_ALRMASSR_MASKSS_Pos);
+}
+
+/**
+  * @brief  Set Alarm A Sub seconds value
+  * @rmtoll RCT_ALRMASSR     SS            LL_RTC_ALMA_SetSubSecond
+  * @param  RTCx RTC Instance
+  * @param  Subsecond Value between Min_Data=0x00 and Max_Data=0x7FFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMA_SetSubSecond(RTC_TypeDef *RTCx, uint32_t Subsecond)
+{
+  MODIFY_REG(RTCx->ALRMASSR, RTC_ALRMASSR_SS, Subsecond);
+}
+
+/**
+  * @brief  Get Alarm A Sub seconds value
+  * @rmtoll RCT_ALRMASSR     SS            LL_RTC_ALMA_GetSubSecond
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0x7FFF
+  */
+__STATIC_INLINE uint32_t LL_RTC_ALMA_GetSubSecond(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->ALRMASSR, RTC_ALRMASSR_SS));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EF_ALARMB ALARMB
+  * @{
+  */
+
+/**
+  * @brief  Enable Alarm B
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           ALRBE         LL_RTC_ALMB_Enable
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMB_Enable(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->CR, RTC_CR_ALRBE);
+}
+
+/**
+  * @brief  Disable Alarm B
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           ALRBE         LL_RTC_ALMB_Disable
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMB_Disable(RTC_TypeDef *RTCx)
+{
+  CLEAR_BIT(RTCx->CR, RTC_CR_ALRBE);
+}
+
+/**
+  * @brief  Specify the Alarm B masks.
+  * @rmtoll RTC_ALRMBR       MSK4          LL_RTC_ALMB_SetMask\n
+  *         RTC_ALRMBR       MSK3          LL_RTC_ALMB_SetMask\n
+  *         RTC_ALRMBR       MSK2          LL_RTC_ALMB_SetMask\n
+  *         RTC_ALRMBR       MSK1          LL_RTC_ALMB_SetMask
+  * @param  RTCx RTC Instance
+  * @param  Mask This parameter can be a combination of the following values:
+  *         @arg @ref LL_RTC_ALMB_MASK_NONE
+  *         @arg @ref LL_RTC_ALMB_MASK_DATEWEEKDAY
+  *         @arg @ref LL_RTC_ALMB_MASK_HOURS
+  *         @arg @ref LL_RTC_ALMB_MASK_MINUTES
+  *         @arg @ref LL_RTC_ALMB_MASK_SECONDS
+  *         @arg @ref LL_RTC_ALMB_MASK_ALL
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMB_SetMask(RTC_TypeDef *RTCx, uint32_t Mask)
+{
+  MODIFY_REG(RTCx->ALRMBR, RTC_ALRMBR_MSK4 | RTC_ALRMBR_MSK3 | RTC_ALRMBR_MSK2 | RTC_ALRMBR_MSK1, Mask);
+}
+
+/**
+  * @brief  Get the Alarm B masks.
+  * @rmtoll RTC_ALRMBR       MSK4          LL_RTC_ALMB_GetMask\n
+  *         RTC_ALRMBR       MSK3          LL_RTC_ALMB_GetMask\n
+  *         RTC_ALRMBR       MSK2          LL_RTC_ALMB_GetMask\n
+  *         RTC_ALRMBR       MSK1          LL_RTC_ALMB_GetMask
+  * @param  RTCx RTC Instance
+  * @retval Returned value can be can be a combination of the following values:
+  *         @arg @ref LL_RTC_ALMB_MASK_NONE
+  *         @arg @ref LL_RTC_ALMB_MASK_DATEWEEKDAY
+  *         @arg @ref LL_RTC_ALMB_MASK_HOURS
+  *         @arg @ref LL_RTC_ALMB_MASK_MINUTES
+  *         @arg @ref LL_RTC_ALMB_MASK_SECONDS
+  *         @arg @ref LL_RTC_ALMB_MASK_ALL
+  */
+__STATIC_INLINE uint32_t LL_RTC_ALMB_GetMask(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->ALRMBR, RTC_ALRMBR_MSK4 | RTC_ALRMBR_MSK3 | RTC_ALRMBR_MSK2 | RTC_ALRMBR_MSK1));
+}
+
+/**
+  * @brief  Enable AlarmB Week day selection (DU[3:0] represents the week day. DT[1:0] is do not care)
+  * @rmtoll RTC_ALRMBR       WDSEL         LL_RTC_ALMB_EnableWeekday
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMB_EnableWeekday(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->ALRMBR, RTC_ALRMBR_WDSEL);
+}
+
+/**
+  * @brief  Disable AlarmB Week day selection (DU[3:0] represents the date )
+  * @rmtoll RTC_ALRMBR       WDSEL         LL_RTC_ALMB_DisableWeekday
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMB_DisableWeekday(RTC_TypeDef *RTCx)
+{
+  CLEAR_BIT(RTCx->ALRMBR, RTC_ALRMBR_WDSEL);
+}
+
+/**
+  * @brief  Set ALARM B Day in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Day from binary to BCD format
+  * @rmtoll RTC_ALRMBR       DT            LL_RTC_ALMB_SetDay\n
+  *         RTC_ALRMBR       DU            LL_RTC_ALMB_SetDay
+  * @param  RTCx RTC Instance
+  * @param  Day Value between Min_Data=0x01 and Max_Data=0x31
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMB_SetDay(RTC_TypeDef *RTCx, uint32_t Day)
+{
+  MODIFY_REG(RTCx->ALRMBR, (RTC_ALRMBR_DT | RTC_ALRMBR_DU),
+             (((Day & 0xF0U) << (RTC_ALRMBR_DT_Pos - 4U)) | ((Day & 0x0FU) << RTC_ALRMBR_DU_Pos)));
+}
+
+/**
+  * @brief  Get ALARM B Day in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Day from BCD to Binary format
+  * @rmtoll RTC_ALRMBR       DT            LL_RTC_ALMB_GetDay\n
+  *         RTC_ALRMBR       DU            LL_RTC_ALMB_GetDay
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x01 and Max_Data=0x31
+  */
+__STATIC_INLINE uint32_t LL_RTC_ALMB_GetDay(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->ALRMBR, (RTC_ALRMBR_DT | RTC_ALRMBR_DU))) >> RTC_ALRMBR_DU_Pos);
+}
+
+/**
+  * @brief  Set ALARM B Weekday
+  * @rmtoll RTC_ALRMBR       DU            LL_RTC_ALMB_SetWeekDay
+  * @param  RTCx RTC Instance
+  * @param  WeekDay This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_WEEKDAY_MONDAY
+  *         @arg @ref LL_RTC_WEEKDAY_TUESDAY
+  *         @arg @ref LL_RTC_WEEKDAY_WEDNESDAY
+  *         @arg @ref LL_RTC_WEEKDAY_THURSDAY
+  *         @arg @ref LL_RTC_WEEKDAY_FRIDAY
+  *         @arg @ref LL_RTC_WEEKDAY_SATURDAY
+  *         @arg @ref LL_RTC_WEEKDAY_SUNDAY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMB_SetWeekDay(RTC_TypeDef *RTCx, uint32_t WeekDay)
+{
+  MODIFY_REG(RTCx->ALRMBR, RTC_ALRMBR_DU, WeekDay << RTC_ALRMBR_DU_Pos);
+}
+
+/**
+  * @brief  Get ALARM B Weekday
+  * @rmtoll RTC_ALRMBR       DU            LL_RTC_ALMB_GetWeekDay
+  * @param  RTCx RTC Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_WEEKDAY_MONDAY
+  *         @arg @ref LL_RTC_WEEKDAY_TUESDAY
+  *         @arg @ref LL_RTC_WEEKDAY_WEDNESDAY
+  *         @arg @ref LL_RTC_WEEKDAY_THURSDAY
+  *         @arg @ref LL_RTC_WEEKDAY_FRIDAY
+  *         @arg @ref LL_RTC_WEEKDAY_SATURDAY
+  *         @arg @ref LL_RTC_WEEKDAY_SUNDAY
+  */
+__STATIC_INLINE uint32_t LL_RTC_ALMB_GetWeekDay(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->ALRMBR, RTC_ALRMBR_DU) >> RTC_ALRMBR_DU_Pos);
+}
+
+/**
+  * @brief  Set ALARM B time format (AM/24-hour or PM notation)
+  * @rmtoll RTC_ALRMBR       PM            LL_RTC_ALMB_SetTimeFormat
+  * @param  RTCx RTC Instance
+  * @param  TimeFormat This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_ALMB_TIME_FORMAT_AM
+  *         @arg @ref LL_RTC_ALMB_TIME_FORMAT_PM
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMB_SetTimeFormat(RTC_TypeDef *RTCx, uint32_t TimeFormat)
+{
+  MODIFY_REG(RTCx->ALRMBR, RTC_ALRMBR_PM, TimeFormat);
+}
+
+/**
+  * @brief  Get ALARM B time format (AM or PM notation)
+  * @rmtoll RTC_ALRMBR       PM            LL_RTC_ALMB_GetTimeFormat
+  * @param  RTCx RTC Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_ALMB_TIME_FORMAT_AM
+  *         @arg @ref LL_RTC_ALMB_TIME_FORMAT_PM
+  */
+__STATIC_INLINE uint32_t LL_RTC_ALMB_GetTimeFormat(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->ALRMBR, RTC_ALRMBR_PM));
+}
+
+/**
+  * @brief  Set ALARM B Hours in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Hours from binary to BCD format
+  * @rmtoll RTC_ALRMBR       HT            LL_RTC_ALMB_SetHour\n
+  *         RTC_ALRMBR       HU            LL_RTC_ALMB_SetHour
+  * @param  RTCx RTC Instance
+  * @param  Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMB_SetHour(RTC_TypeDef *RTCx, uint32_t Hours)
+{
+  MODIFY_REG(RTCx->ALRMBR, (RTC_ALRMBR_HT | RTC_ALRMBR_HU),
+             (((Hours & 0xF0U) << (RTC_ALRMBR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMBR_HU_Pos)));
+}
+
+/**
+  * @brief  Get ALARM B Hours in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Hours from BCD to Binary format
+  * @rmtoll RTC_ALRMBR       HT            LL_RTC_ALMB_GetHour\n
+  *         RTC_ALRMBR       HU            LL_RTC_ALMB_GetHour
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23
+  */
+__STATIC_INLINE uint32_t LL_RTC_ALMB_GetHour(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->ALRMBR, (RTC_ALRMBR_HT | RTC_ALRMBR_HU))) >> RTC_ALRMBR_HU_Pos);
+}
+
+/**
+  * @brief  Set ALARM B Minutes in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Minutes from binary to BCD format
+  * @rmtoll RTC_ALRMBR       MNT           LL_RTC_ALMB_SetMinute\n
+  *         RTC_ALRMBR       MNU           LL_RTC_ALMB_SetMinute
+  * @param  RTCx RTC Instance
+  * @param  Minutes between Min_Data=0x00 and Max_Data=0x59
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMB_SetMinute(RTC_TypeDef *RTCx, uint32_t Minutes)
+{
+  MODIFY_REG(RTCx->ALRMBR, (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU),
+             (((Minutes & 0xF0U) << (RTC_ALRMBR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_ALRMBR_MNU_Pos)));
+}
+
+/**
+  * @brief  Get ALARM B Minutes in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Minutes from BCD to Binary format
+  * @rmtoll RTC_ALRMBR       MNT           LL_RTC_ALMB_GetMinute\n
+  *         RTC_ALRMBR       MNU           LL_RTC_ALMB_GetMinute
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0x59
+  */
+__STATIC_INLINE uint32_t LL_RTC_ALMB_GetMinute(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->ALRMBR, (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU))) >> RTC_ALRMBR_MNU_Pos);
+}
+
+/**
+  * @brief  Set ALARM B Seconds in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Seconds from binary to BCD format
+  * @rmtoll RTC_ALRMBR       ST            LL_RTC_ALMB_SetSecond\n
+  *         RTC_ALRMBR       SU            LL_RTC_ALMB_SetSecond
+  * @param  RTCx RTC Instance
+  * @param  Seconds Value between Min_Data=0x00 and Max_Data=0x59
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMB_SetSecond(RTC_TypeDef *RTCx, uint32_t Seconds)
+{
+  MODIFY_REG(RTCx->ALRMBR, (RTC_ALRMBR_ST | RTC_ALRMBR_SU),
+             (((Seconds & 0xF0U) << (RTC_ALRMBR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_ALRMBR_SU_Pos)));
+}
+
+/**
+  * @brief  Get ALARM B Seconds in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Seconds from BCD to Binary format
+  * @rmtoll RTC_ALRMBR       ST            LL_RTC_ALMB_GetSecond\n
+  *         RTC_ALRMBR       SU            LL_RTC_ALMB_GetSecond
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0x59
+  */
+__STATIC_INLINE uint32_t LL_RTC_ALMB_GetSecond(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->ALRMBR, (RTC_ALRMBR_ST | RTC_ALRMBR_SU))) >> RTC_ALRMBR_SU_Pos);
+}
+
+/**
+  * @brief  Set Alarm B Time (hour, minute and second) in BCD format
+  * @rmtoll RTC_ALRMBR       PM            LL_RTC_ALMB_ConfigTime\n
+  *         RTC_ALRMBR       HT            LL_RTC_ALMB_ConfigTime\n
+  *         RTC_ALRMBR       HU            LL_RTC_ALMB_ConfigTime\n
+  *         RTC_ALRMBR       MNT           LL_RTC_ALMB_ConfigTime\n
+  *         RTC_ALRMBR       MNU           LL_RTC_ALMB_ConfigTime\n
+  *         RTC_ALRMBR       ST            LL_RTC_ALMB_ConfigTime\n
+  *         RTC_ALRMBR       SU            LL_RTC_ALMB_ConfigTime
+  * @param  RTCx RTC Instance
+  * @param  Format12_24 This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_ALMB_TIME_FORMAT_AM
+  *         @arg @ref LL_RTC_ALMB_TIME_FORMAT_PM
+  * @param  Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23
+  * @param  Minutes Value between Min_Data=0x00 and Max_Data=0x59
+  * @param  Seconds Value between Min_Data=0x00 and Max_Data=0x59
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMB_ConfigTime(RTC_TypeDef *RTCx, uint32_t Format12_24, uint32_t Hours, uint32_t Minutes, uint32_t Seconds)
+{
+  uint32_t temp;
+
+  temp = Format12_24 | (((Hours & 0xF0U) << (RTC_ALRMBR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMBR_HU_Pos))    | \
+         (((Minutes & 0xF0U) << (RTC_ALRMBR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_ALRMBR_MNU_Pos)) | \
+         (((Seconds & 0xF0U) << (RTC_ALRMBR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_ALRMBR_SU_Pos));
+
+  MODIFY_REG(RTCx->ALRMBR, RTC_ALRMBR_PM| RTC_ALRMBR_HT | RTC_ALRMBR_HU | RTC_ALRMBR_MNT | RTC_ALRMBR_MNU | RTC_ALRMBR_ST | RTC_ALRMBR_SU, temp);
+}
+
+/**
+  * @brief  Get Alarm B Time (hour, minute and second) in BCD format
+  * @note helper macros __LL_RTC_GET_HOUR, __LL_RTC_GET_MINUTE and __LL_RTC_GET_SECOND
+  * are available to get independently each parameter.
+  * @rmtoll RTC_ALRMBR       HT            LL_RTC_ALMB_GetTime\n
+  *         RTC_ALRMBR       HU            LL_RTC_ALMB_GetTime\n
+  *         RTC_ALRMBR       MNT           LL_RTC_ALMB_GetTime\n
+  *         RTC_ALRMBR       MNU           LL_RTC_ALMB_GetTime\n
+  *         RTC_ALRMBR       ST            LL_RTC_ALMB_GetTime\n
+  *         RTC_ALRMBR       SU            LL_RTC_ALMB_GetTime
+  * @param  RTCx RTC Instance
+  * @retval Combination of hours, minutes and seconds.
+  */
+__STATIC_INLINE uint32_t LL_RTC_ALMB_GetTime(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)((LL_RTC_ALMB_GetHour(RTCx) << RTC_OFFSET_HOUR) | (LL_RTC_ALMB_GetMinute(RTCx) << RTC_OFFSET_MINUTE) | LL_RTC_ALMB_GetSecond(RTCx));
+}
+
+/**
+  * @brief  Set Alarm B Mask the most-significant bits starting at this bit
+  * @note This register can be written only when ALRBE is reset in RTC_CR register,
+  *       or in initialization mode.
+  * @rmtoll RTC_ALRMBSSR     MASKSS        LL_RTC_ALMB_SetSubSecondMask
+  * @param  RTCx RTC Instance
+  * @param  Mask Value between Min_Data=0x00 and Max_Data=0xF
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMB_SetSubSecondMask(RTC_TypeDef *RTCx, uint32_t Mask)
+{
+  MODIFY_REG(RTCx->ALRMBSSR, RTC_ALRMBSSR_MASKSS, Mask << RTC_ALRMBSSR_MASKSS_Pos);
+}
+
+/**
+  * @brief  Get Alarm B Mask the most-significant bits starting at this bit
+  * @rmtoll RTC_ALRMBSSR     MASKSS        LL_RTC_ALMB_GetSubSecondMask
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0xF
+  */
+__STATIC_INLINE uint32_t LL_RTC_ALMB_GetSubSecondMask(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->ALRMBSSR, RTC_ALRMBSSR_MASKSS)  >> RTC_ALRMBSSR_MASKSS_Pos);
+}
+
+/**
+  * @brief  Set Alarm B Sub seconds value
+  * @rmtoll RTC_ALRMBSSR     SS            LL_RTC_ALMB_SetSubSecond
+  * @param  RTCx RTC Instance
+  * @param  Subsecond Value between Min_Data=0x00 and Max_Data=0x7FFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ALMB_SetSubSecond(RTC_TypeDef *RTCx, uint32_t Subsecond)
+{
+  MODIFY_REG(RTCx->ALRMBSSR, RTC_ALRMBSSR_SS, Subsecond);
+}
+
+/**
+  * @brief  Get Alarm B Sub seconds value
+  * @rmtoll RTC_ALRMBSSR     SS            LL_RTC_ALMB_GetSubSecond
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0x7FFF
+  */
+__STATIC_INLINE uint32_t LL_RTC_ALMB_GetSubSecond(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->ALRMBSSR, RTC_ALRMBSSR_SS));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EF_Timestamp Timestamp
+  * @{
+  */
+
+/**
+  * @brief  Enable internal event timestamp
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           ITSE          LL_RTC_TS_EnableInternalEvent
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TS_EnableInternalEvent(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->CR, RTC_CR_ITSE);
+}
+
+/**
+  * @brief  Disable internal event timestamp
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           ITSE          LL_RTC_TS_DisableInternalEvent
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TS_DisableInternalEvent(RTC_TypeDef *RTCx)
+{
+  CLEAR_BIT(RTCx->CR, RTC_CR_ITSE);
+}
+
+/**
+  * @brief  Enable Timestamp
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           TSE           LL_RTC_TS_Enable
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TS_Enable(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->CR, RTC_CR_TSE);
+}
+
+/**
+  * @brief  Disable Timestamp
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           TSE           LL_RTC_TS_Disable
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TS_Disable(RTC_TypeDef *RTCx)
+{
+  CLEAR_BIT(RTCx->CR, RTC_CR_TSE);
+}
+
+/**
+  * @brief  Set Time-stamp event active edge
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @note TSE must be reset when TSEDGE is changed to avoid unwanted TSF setting
+  * @rmtoll RTC_CR           TSEDGE        LL_RTC_TS_SetActiveEdge
+  * @param  RTCx RTC Instance
+  * @param  Edge This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_TIMESTAMP_EDGE_RISING
+  *         @arg @ref LL_RTC_TIMESTAMP_EDGE_FALLING
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TS_SetActiveEdge(RTC_TypeDef *RTCx, uint32_t Edge)
+{
+  MODIFY_REG(RTCx->CR, RTC_CR_TSEDGE, Edge);
+}
+
+/**
+  * @brief  Get Time-stamp event active edge
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           TSEDGE        LL_RTC_TS_GetActiveEdge
+  * @param  RTCx RTC Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_TIMESTAMP_EDGE_RISING
+  *         @arg @ref LL_RTC_TIMESTAMP_EDGE_FALLING
+  */
+__STATIC_INLINE uint32_t LL_RTC_TS_GetActiveEdge(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_TSEDGE));
+}
+
+/**
+  * @brief  Get Timestamp AM/PM notation (AM or 24-hour format)
+  * @rmtoll RTC_TSTR         PM            LL_RTC_TS_GetTimeFormat
+  * @param  RTCx RTC Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_TS_TIME_FORMAT_AM
+  *         @arg @ref LL_RTC_TS_TIME_FORMAT_PM
+  */
+__STATIC_INLINE uint32_t LL_RTC_TS_GetTimeFormat(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->TSTR, RTC_TSTR_PM));
+}
+
+/**
+  * @brief  Get Timestamp Hours in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Hours from BCD to Binary format
+  * @rmtoll RTC_TSTR         HT            LL_RTC_TS_GetHour\n
+  *         RTC_TSTR         HU            LL_RTC_TS_GetHour
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23
+  */
+__STATIC_INLINE uint32_t LL_RTC_TS_GetHour(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->TSTR, RTC_TSTR_HT | RTC_TSTR_HU) >> RTC_TSTR_HU_Pos);
+}
+
+/**
+  * @brief  Get Timestamp Minutes in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Minutes from BCD to Binary format
+  * @rmtoll RTC_TSTR         MNT           LL_RTC_TS_GetMinute\n
+  *         RTC_TSTR         MNU           LL_RTC_TS_GetMinute
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0x59
+  */
+__STATIC_INLINE uint32_t LL_RTC_TS_GetMinute(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->TSTR, RTC_TSTR_MNT | RTC_TSTR_MNU) >> RTC_TSTR_MNU_Pos);
+}
+
+/**
+  * @brief  Get Timestamp Seconds in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Seconds from BCD to Binary format
+  * @rmtoll RTC_TSTR         ST            LL_RTC_TS_GetSecond\n
+  *         RTC_TSTR         SU            LL_RTC_TS_GetSecond
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0x59
+  */
+__STATIC_INLINE uint32_t LL_RTC_TS_GetSecond(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->TSTR, RTC_TSTR_ST | RTC_TSTR_SU));
+}
+
+/**
+  * @brief  Get Timestamp time (hour, minute and second) in BCD format
+  * @note helper macros __LL_RTC_GET_HOUR, __LL_RTC_GET_MINUTE and __LL_RTC_GET_SECOND
+  * are available to get independently each parameter.
+  * @rmtoll RTC_TSTR         HT            LL_RTC_TS_GetTime\n
+  *         RTC_TSTR         HU            LL_RTC_TS_GetTime\n
+  *         RTC_TSTR         MNT           LL_RTC_TS_GetTime\n
+  *         RTC_TSTR         MNU           LL_RTC_TS_GetTime\n
+  *         RTC_TSTR         ST            LL_RTC_TS_GetTime\n
+  *         RTC_TSTR         SU            LL_RTC_TS_GetTime
+  * @param  RTCx RTC Instance
+  * @retval Combination of hours, minutes and seconds.
+  */
+__STATIC_INLINE uint32_t LL_RTC_TS_GetTime(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->TSTR,
+                             RTC_TSTR_HT | RTC_TSTR_HU | RTC_TSTR_MNT | RTC_TSTR_MNU | RTC_TSTR_ST | RTC_TSTR_SU));
+}
+
+/**
+  * @brief  Get Timestamp Week day
+  * @rmtoll RTC_TSDR         WDU           LL_RTC_TS_GetWeekDay
+  * @param  RTCx RTC Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_WEEKDAY_MONDAY
+  *         @arg @ref LL_RTC_WEEKDAY_TUESDAY
+  *         @arg @ref LL_RTC_WEEKDAY_WEDNESDAY
+  *         @arg @ref LL_RTC_WEEKDAY_THURSDAY
+  *         @arg @ref LL_RTC_WEEKDAY_FRIDAY
+  *         @arg @ref LL_RTC_WEEKDAY_SATURDAY
+  *         @arg @ref LL_RTC_WEEKDAY_SUNDAY
+  */
+__STATIC_INLINE uint32_t LL_RTC_TS_GetWeekDay(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->TSDR, RTC_TSDR_WDU) >> RTC_TSDR_WDU_Pos);
+}
+
+/**
+  * @brief  Get Timestamp Month in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Month from BCD to Binary format
+  * @rmtoll RTC_TSDR         MT            LL_RTC_TS_GetMonth\n
+  *         RTC_TSDR         MU            LL_RTC_TS_GetMonth
+  * @param  RTCx RTC Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_MONTH_JANUARY
+  *         @arg @ref LL_RTC_MONTH_FEBRUARY
+  *         @arg @ref LL_RTC_MONTH_MARCH
+  *         @arg @ref LL_RTC_MONTH_APRIL
+  *         @arg @ref LL_RTC_MONTH_MAY
+  *         @arg @ref LL_RTC_MONTH_JUNE
+  *         @arg @ref LL_RTC_MONTH_JULY
+  *         @arg @ref LL_RTC_MONTH_AUGUST
+  *         @arg @ref LL_RTC_MONTH_SEPTEMBER
+  *         @arg @ref LL_RTC_MONTH_OCTOBER
+  *         @arg @ref LL_RTC_MONTH_NOVEMBER
+  *         @arg @ref LL_RTC_MONTH_DECEMBER
+  */
+__STATIC_INLINE uint32_t LL_RTC_TS_GetMonth(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->TSDR, RTC_TSDR_MT | RTC_TSDR_MU) >> RTC_TSDR_MU_Pos);
+}
+
+/**
+  * @brief  Get Timestamp Day in BCD format
+  * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Day from BCD to Binary format
+  * @rmtoll RTC_TSDR         DT            LL_RTC_TS_GetDay\n
+  *         RTC_TSDR         DU            LL_RTC_TS_GetDay
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x01 and Max_Data=0x31
+  */
+__STATIC_INLINE uint32_t LL_RTC_TS_GetDay(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->TSDR, RTC_TSDR_DT | RTC_TSDR_DU));
+}
+
+/**
+  * @brief  Get Timestamp date (WeekDay, Day and Month) in BCD format
+  * @note helper macros __LL_RTC_GET_WEEKDAY, __LL_RTC_GET_MONTH,
+  * and __LL_RTC_GET_DAY are available to get independently each parameter.
+  * @rmtoll RTC_TSDR         WDU           LL_RTC_TS_GetDate\n
+  *         RTC_TSDR         MT            LL_RTC_TS_GetDate\n
+  *         RTC_TSDR         MU            LL_RTC_TS_GetDate\n
+  *         RTC_TSDR         DT            LL_RTC_TS_GetDate\n
+  *         RTC_TSDR         DU            LL_RTC_TS_GetDate
+  * @param  RTCx RTC Instance
+  * @retval Combination of Weekday, Day and Month
+  */
+__STATIC_INLINE uint32_t LL_RTC_TS_GetDate(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->TSDR, RTC_TSDR_WDU | RTC_TSDR_MT | RTC_TSDR_MU | RTC_TSDR_DT | RTC_TSDR_DU));
+}
+
+/**
+  * @brief  Get time-stamp sub second value
+  * @rmtoll RTC_TSSSR         SS            LL_RTC_TS_GetSubSecond
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0xFFFF
+  */
+__STATIC_INLINE uint32_t LL_RTC_TS_GetSubSecond(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->TSSSR, RTC_TSSSR_SS));
+}
+
+/**
+  * @brief  Activate timestamp on tamper detection event
+  * @rmtoll RTC_CR       TAMPTS        LL_RTC_TS_EnableOnTamper
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TS_EnableOnTamper(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->CR, RTC_CR_TAMPTS);
+}
+
+/**
+  * @brief  Disable timestamp on tamper detection event
+  * @rmtoll RTC_CR       TAMPTS        LL_RTC_TS_DisableOnTamper
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TS_DisableOnTamper(RTC_TypeDef *RTCx)
+{
+  CLEAR_BIT(RTCx->CR, RTC_CR_TAMPTS);
+}
+
+
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EF_Tamper Tamper
+  * @{
+  */
+
+/**
+  * @brief  Enable TAMPx input detection
+  * @rmtoll TAMP_CR1       TAMP1E        LL_RTC_TAMPER_Enable\n
+  *         TAMP_CR1       TAMP2E        LL_RTC_TAMPER_Enable\n
+  *         TAMP_CR1       TAMP3E        LL_RTC_TAMPER_Enable
+  * @param  TAMPx TAMP Instance
+  * @param  Tamper This parameter can be a combination of the following values:
+  *         @arg @ref LL_RTC_TAMPER_1
+  *         @arg @ref LL_RTC_TAMPER_2
+  *         @arg @ref LL_RTC_TAMPER_3 (*)
+  *
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TAMPER_Enable(TAMP_TypeDef *TAMPx, uint32_t Tamper)
+{
+  SET_BIT(TAMPx->CR1, Tamper);
+}
+
+/**
+  * @brief  Clear TAMPx input detection
+  * @rmtoll TAMP_CR1       TAMP1E        LL_RTC_TAMPER_Disable\n
+  *         TAMP_CR1       TAMP2E        LL_RTC_TAMPER_Disable\n
+  *         TAMP_CR1       TAMP3E        LL_RTC_TAMPER_Disable
+  * @param  TAMPx TAMP Instance
+  * @param  Tamper This parameter can be a combination of the following values:
+  *         @arg @ref LL_RTC_TAMPER_1
+  *         @arg @ref LL_RTC_TAMPER_2
+  *         @arg @ref LL_RTC_TAMPER_2 (*)
+  *
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TAMPER_Disable(TAMP_TypeDef *TAMPx, uint32_t Tamper)
+{
+  CLEAR_BIT(TAMPx->CR1, Tamper);
+}
+
+/**
+  * @brief  Enable Tamper mask flag
+  * @note Associated Tamper IT must not enabled when tamper mask is set.
+  * @rmtoll TAMP_CR2       TAMP1MF       LL_RTC_TAMPER_EnableMask\n
+  *         TAMP_CR2       TAMP2MF       LL_RTC_TAMPER_EnableMask\n
+  *         TAMP_CR2       TAMP3MF       LL_RTC_TAMPER_EnableMask
+  * @param  TAMPx TAMP Instance
+  * @param  Mask This parameter can be a combination of the following values:
+  *         @arg @ref LL_RTC_TAMPER_MASK_TAMPER1
+  *         @arg @ref LL_RTC_TAMPER_MASK_TAMPER2
+  *         @arg @ref LL_RTC_TAMPER_MASK_TAMPER3 (*)
+  *
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TAMPER_EnableMask(TAMP_TypeDef *TAMPx, uint32_t Mask)
+{
+  SET_BIT(TAMPx->CR2, Mask);
+}
+
+/**
+  * @brief  Disable Tamper mask flag
+  * @rmtoll TAMP_CR2       TAMP1MF       LL_RTC_TAMPER_DisableMask\n
+  *         TAMP_CR2       TAMP2MF       LL_RTC_TAMPER_DisableMask\n
+  *         TAMP_CR2       TAMP3MF       LL_RTC_TAMPER_DisableMask
+  * @param  TAMPx TAMP Instance
+  * @param  Mask This parameter can be a combination of the following values:
+  *         @arg @ref LL_RTC_TAMPER_MASK_TAMPER1
+  *         @arg @ref LL_RTC_TAMPER_MASK_TAMPER2
+  *         @arg @ref LL_RTC_TAMPER_MASK_TAMPER3 (*)
+  *
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TAMPER_DisableMask(TAMP_TypeDef *TAMPx, uint32_t Mask)
+{
+  CLEAR_BIT(TAMPx->CR2, Mask);
+}
+
+/**
+  * @brief  Enable backup register erase after Tamper event detection
+  * @rmtoll TAMP_CR2       TAMP1NOERASE  LL_RTC_TAMPER_EnableEraseBKP\n
+  *         TAMP_CR2       TAMP2NOERASE  LL_RTC_TAMPER_EnableEraseBKP\n
+  *         TAMP_CR2       TAMP3NOERASE  LL_RTC_TAMPER_EnableEraseBKP
+  * @param  TAMPx TAMP Instance
+  * @param  Tamper This parameter can be a combination of the following values:
+  *         @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER1
+  *         @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER2
+  *         @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER3 (*)
+  *
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TAMPER_EnableEraseBKP(TAMP_TypeDef *TAMPx, uint32_t Tamper)
+{
+  CLEAR_BIT(TAMPx->CR2, Tamper);
+}
+
+/**
+  * @brief  Disable backup register erase after Tamper event detection
+  * @rmtoll TAMP_CR2       TAMP1NOERASE  LL_RTC_TAMPER_DisableEraseBKP\n
+  *         TAMP_CR2       TAMP2NOERASE  LL_RTC_TAMPER_DisableEraseBKP\n
+  *         TAMP_CR2       TAMP3NOERASE  LL_RTC_TAMPER_DisableEraseBKP
+  * @param  TAMPx TAMP Instance
+  * @param  Tamper This parameter can be a combination of the following values:
+  *         @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER1
+  *         @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER2
+  *         @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER3 (*)
+  *
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TAMPER_DisableEraseBKP(TAMP_TypeDef *TAMPx, uint32_t Tamper)
+{
+  SET_BIT(TAMPx->CR2, Tamper);
+}
+
+/**
+  * @brief  Disable RTC_TAMPx pull-up disable (Disable precharge of RTC_TAMPx pins)
+  * @rmtoll TAMP_FLTCR       TAMPPUDIS     LL_RTC_TAMPER_DisablePullUp
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TAMPER_DisablePullUp(TAMP_TypeDef *TAMPx)
+{
+  SET_BIT(TAMPx->FLTCR, TAMP_FLTCR_TAMPPUDIS);
+}
+
+/**
+  * @brief  Enable RTC_TAMPx pull-up disable ( Precharge RTC_TAMPx pins before sampling)
+  * @rmtoll TAMP_FLTCR       TAMPPUDIS     LL_RTC_TAMPER_EnablePullUp
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TAMPER_EnablePullUp(TAMP_TypeDef *TAMPx)
+{
+  CLEAR_BIT(TAMPx->FLTCR, TAMP_FLTCR_TAMPPUDIS);
+}
+
+/**
+  * @brief  Set RTC_TAMPx precharge duration
+  * @rmtoll TAMP_FLTCR       TAMPPRCH      LL_RTC_TAMPER_SetPrecharge
+  * @param  TAMPx TAMP Instance
+  * @param  Duration This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_TAMPER_DURATION_1RTCCLK
+  *         @arg @ref LL_RTC_TAMPER_DURATION_2RTCCLK
+  *         @arg @ref LL_RTC_TAMPER_DURATION_4RTCCLK
+  *         @arg @ref LL_RTC_TAMPER_DURATION_8RTCCLK
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TAMPER_SetPrecharge(TAMP_TypeDef *TAMPx, uint32_t Duration)
+{
+  MODIFY_REG(TAMPx->FLTCR, TAMP_FLTCR_TAMPPRCH, Duration);
+}
+
+/**
+  * @brief  Get RTC_TAMPx precharge duration
+  * @rmtoll TAMP_FLTCR       TAMPPRCH      LL_RTC_TAMPER_GetPrecharge
+  * @param  TAMPx TAMP Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_TAMPER_DURATION_1RTCCLK
+  *         @arg @ref LL_RTC_TAMPER_DURATION_2RTCCLK
+  *         @arg @ref LL_RTC_TAMPER_DURATION_4RTCCLK
+  *         @arg @ref LL_RTC_TAMPER_DURATION_8RTCCLK
+  */
+__STATIC_INLINE uint32_t LL_RTC_TAMPER_GetPrecharge(TAMP_TypeDef *TAMPx)
+{
+  return (uint32_t)(READ_BIT(TAMPx->FLTCR, TAMP_FLTCR_TAMPPRCH));
+}
+
+/**
+  * @brief  Set RTC_TAMPx filter count
+  * @rmtoll TAMP_FLTCR       TAMPFLT       LL_RTC_TAMPER_SetFilterCount
+  * @param  TAMPx TAMP Instance
+  * @param  FilterCount This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_TAMPER_FILTER_DISABLE
+  *         @arg @ref LL_RTC_TAMPER_FILTER_2SAMPLE
+  *         @arg @ref LL_RTC_TAMPER_FILTER_4SAMPLE
+  *         @arg @ref LL_RTC_TAMPER_FILTER_8SAMPLE
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TAMPER_SetFilterCount(TAMP_TypeDef *TAMPx, uint32_t FilterCount)
+{
+  MODIFY_REG(TAMPx->FLTCR, TAMP_FLTCR_TAMPFLT, FilterCount);
+}
+
+/**
+  * @brief  Get RTC_TAMPx filter count
+  * @rmtoll TAMP_FLTCR       TAMPFLT       LL_RTC_TAMPER_GetFilterCount
+  * @param  TAMPx TAMP Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_TAMPER_FILTER_DISABLE
+  *         @arg @ref LL_RTC_TAMPER_FILTER_2SAMPLE
+  *         @arg @ref LL_RTC_TAMPER_FILTER_4SAMPLE
+  *         @arg @ref LL_RTC_TAMPER_FILTER_8SAMPLE
+  */
+__STATIC_INLINE uint32_t LL_RTC_TAMPER_GetFilterCount(TAMP_TypeDef *TAMPx)
+{
+  return (uint32_t)(READ_BIT(TAMPx->FLTCR, TAMP_FLTCR_TAMPFLT));
+}
+
+/**
+  * @brief  Set Tamper sampling frequency
+  * @rmtoll TAMP_FLTCR       TAMPFREQ      LL_RTC_TAMPER_SetSamplingFreq
+  * @param  TAMPx TAMP Instance
+  * @param  SamplingFreq This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_32768
+  *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_16384
+  *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_8192
+  *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_4096
+  *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_2048
+  *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_1024
+  *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_512
+  *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_256
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TAMPER_SetSamplingFreq(TAMP_TypeDef *TAMPx, uint32_t SamplingFreq)
+{
+  MODIFY_REG(TAMPx->FLTCR, TAMP_FLTCR_TAMPFREQ, SamplingFreq);
+}
+
+/**
+  * @brief  Get Tamper sampling frequency
+  * @rmtoll TAMP_FLTCR       TAMPFREQ      LL_RTC_TAMPER_GetSamplingFreq
+  * @param  TAMPx TAMP Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_32768
+  *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_16384
+  *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_8192
+  *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_4096
+  *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_2048
+  *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_1024
+  *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_512
+  *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_256
+  */
+__STATIC_INLINE uint32_t LL_RTC_TAMPER_GetSamplingFreq(TAMP_TypeDef *TAMPx)
+{
+  return (uint32_t)(READ_BIT(TAMPx->FLTCR, TAMP_FLTCR_TAMPFREQ));
+}
+
+/**
+  * @brief  Enable Active level for Tamper input
+  * @rmtoll TAMP_CR2       TAMP1TRG      LL_RTC_TAMPER_EnableActiveLevel\n
+  *         TAMP_CR2       TAMP2TRG      LL_RTC_TAMPER_EnableActiveLevel\n
+  *         TAMP_CR2       TAMP3TRG      LL_RTC_TAMPER_EnableActiveLevel
+  * @param  TAMPx TAMP Instance
+  * @param  Tamper This parameter can be a combination of the following values:
+  *         @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP1
+  *         @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP2
+  *         @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP3 (*)
+  *
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TAMPER_EnableActiveLevel(TAMP_TypeDef *TAMPx, uint32_t Tamper)
+{
+  SET_BIT(TAMPx->CR2, Tamper);
+}
+
+/**
+  * @brief  Disable Active level for Tamper input
+  * @rmtoll TAMP_CR2       TAMP1TRG      LL_RTC_TAMPER_DisableActiveLevel\n
+  *         TAMP_CR2       TAMP2TRG      LL_RTC_TAMPER_DisableActiveLevel\n
+  *         TAMP_CR2       TAMP3TRG      LL_RTC_TAMPER_DisableActiveLevel
+  * @param  TAMPx TAMP Instance
+  * @param  Tamper This parameter can be a combination of the following values:
+  *         @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP1
+  *         @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP2
+  *         @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP3 (*)
+  *
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TAMPER_DisableActiveLevel(TAMP_TypeDef *TAMPx, uint32_t Tamper)
+{
+  CLEAR_BIT(TAMPx->CR2, Tamper);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EF_Internal_Tamper Internal Tamper
+  * @{
+  */
+
+/**
+  * @brief  Enable internal tamper detection.
+  * @rmtoll TAMP_CR1       ITAMP3E       LL_RTC_TAMPER_ITAMP_Enable\n
+  *         TAMP_CR1       ITAMP4E       LL_RTC_TAMPER_ITAMP_Enable\n
+  *         TAMP_CR1       ITAMP5E       LL_RTC_TAMPER_ITAMP_Enable\n
+  *         TAMP_CR1       ITAMP6E       LL_RTC_TAMPER_ITAMP_Enable\n
+  * @param  TAMPx TAMP Instance
+  * @param  InternalTamper This parameter can be a combination of the following values:
+  *         @arg @ref LL_RTC_TAMPER_ITAMP3
+  *         @arg @ref LL_RTC_TAMPER_ITAMP4
+  *         @arg @ref LL_RTC_TAMPER_ITAMP5
+  *         @arg @ref LL_RTC_TAMPER_ITAMP6
+  *
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TAMPER_ITAMP_Enable(TAMP_TypeDef *TAMPx, uint32_t InternalTamper)
+{
+  SET_BIT(TAMPx->CR1, InternalTamper);
+}
+
+/**
+  * @brief  Disable internal tamper detection.
+  * @rmtoll TAMP_CR1       ITAMP3E       LL_RTC_TAMPER_ITAMP_Disable\n
+  *         TAMP_CR1       ITAMP4E       LL_RTC_TAMPER_ITAMP_Disable\n
+  *         TAMP_CR1       ITAMP5E       LL_RTC_TAMPER_ITAMP_Disable\n
+  *         TAMP_CR1       ITAMP6E       LL_RTC_TAMPER_ITAMP_Disable\n
+  * @param  TAMPx TAMP Instance
+  * @param  InternalTamper This parameter can be a combination of the following values:
+  *         @arg @ref LL_RTC_TAMPER_ITAMP3
+  *         @arg @ref LL_RTC_TAMPER_ITAMP4
+  *         @arg @ref LL_RTC_TAMPER_ITAMP5
+  *         @arg @ref LL_RTC_TAMPER_ITAMP6
+  *
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_TAMPER_ITAMP_Disable(TAMP_TypeDef *TAMPx, uint32_t InternalTamper)
+{
+  CLEAR_BIT(TAMPx->CR1, InternalTamper);
+}
+
+/**
+  * @}
+  */
+
+
+/** @defgroup RTC_LL_EF_Wakeup Wakeup
+  * @{
+  */
+
+/**
+  * @brief  Enable Wakeup timer
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           WUTE          LL_RTC_WAKEUP_Enable
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_WAKEUP_Enable(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->CR, RTC_CR_WUTE);
+}
+
+/**
+  * @brief  Disable Wakeup timer
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           WUTE          LL_RTC_WAKEUP_Disable
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_WAKEUP_Disable(RTC_TypeDef *RTCx)
+{
+  CLEAR_BIT(RTCx->CR, RTC_CR_WUTE);
+}
+
+/**
+  * @brief  Check if Wakeup timer is enabled or not
+  * @rmtoll RTC_CR           WUTE          LL_RTC_WAKEUP_IsEnabled
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_WAKEUP_IsEnabled(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Select Wakeup clock
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @note   Bit can be written only when WUTE bit = 0 and WUTWF bit = 1
+  * @rmtoll RTC_CR           WUCKSEL       LL_RTC_WAKEUP_SetClock
+  * @param  RTCx RTC Instance
+  * @param  WakeupClock This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_WAKEUPCLOCK_DIV_16
+  *         @arg @ref LL_RTC_WAKEUPCLOCK_DIV_8
+  *         @arg @ref LL_RTC_WAKEUPCLOCK_DIV_4
+  *         @arg @ref LL_RTC_WAKEUPCLOCK_DIV_2
+  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
+  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
+{
+  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
+}
+
+/**
+  * @brief  Get Wakeup clock
+  * @rmtoll RTC_CR           WUCKSEL       LL_RTC_WAKEUP_GetClock
+  * @param  RTCx RTC Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_WAKEUPCLOCK_DIV_16
+  *         @arg @ref LL_RTC_WAKEUPCLOCK_DIV_8
+  *         @arg @ref LL_RTC_WAKEUPCLOCK_DIV_4
+  *         @arg @ref LL_RTC_WAKEUPCLOCK_DIV_2
+  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
+  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
+  */
+__STATIC_INLINE uint32_t LL_RTC_WAKEUP_GetClock(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_WUCKSEL));
+}
+
+/**
+  * @brief  Set Wakeup auto-reload value
+  * @note   Bit can be written only when WUTWF is set to 1
+  * @rmtoll RTC_WUTR         WUT           LL_RTC_WAKEUP_SetAutoReload
+  * @param  RTCx RTC Instance
+  * @param  Value Value between Min_Data=0x00 and Max_Data=0xFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_WAKEUP_SetAutoReload(RTC_TypeDef *RTCx, uint32_t Value)
+{
+  MODIFY_REG(RTCx->WUTR, RTC_WUTR_WUT, Value);
+}
+
+/**
+  * @brief  Get Wakeup auto-reload value
+  * @rmtoll RTC_WUTR         WUT           LL_RTC_WAKEUP_GetAutoReload
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0xFFFF
+  */
+__STATIC_INLINE uint32_t LL_RTC_WAKEUP_GetAutoReload(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->WUTR, RTC_WUTR_WUT));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EF_Backup_Registers Backup_Registers
+  * @{
+  */
+
+/**
+  * @brief  Writes a data in a specified Backup data register.
+  * @rmtoll TAMP_BKPxR        BKP           LL_RTC_BKP_SetRegister
+  * @param  TAMPx RTC Instance
+  * @param  BackupRegister This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_BKP_DR0
+  *         @arg @ref LL_RTC_BKP_DR1
+  *         @arg @ref LL_RTC_BKP_DR2
+  *         @arg @ref LL_RTC_BKP_DR3
+  *         @arg @ref LL_RTC_BKP_DR4
+  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_BKP_SetRegister(TAMP_TypeDef *TAMPx, uint32_t BackupRegister, uint32_t Data)
+{
+  __IO uint32_t *tmp;
+
+  tmp = &(TAMPx->BKP0R) + BackupRegister;
+
+  /* Write the specified register */
+  *tmp = Data;
+}
+
+/**
+  * @brief  Reads data from the specified RTC Backup data Register.
+  * @rmtoll TAMP_BKPxR        BKP           LL_RTC_BKP_GetRegister
+  * @param  TAMPx RTC Instance
+  * @param  BackupRegister This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_BKP_DR0
+  *         @arg @ref LL_RTC_BKP_DR1
+  *         @arg @ref LL_RTC_BKP_DR2
+  *         @arg @ref LL_RTC_BKP_DR3
+  *         @arg @ref LL_RTC_BKP_DR4
+  * @retval Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
+  */
+__STATIC_INLINE uint32_t LL_RTC_BKP_GetRegister(TAMP_TypeDef *TAMPx, uint32_t BackupRegister)
+{
+  const __IO uint32_t *tmp;
+
+  tmp = &(TAMPx->BKP0R) + BackupRegister;
+
+  /* Read the specified register */
+  return *tmp;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EF_Calibration Calibration
+  * @{
+  */
+
+/**
+  * @brief  Set Calibration output frequency (1 Hz or 512 Hz)
+  * @note Bits are write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           COE           LL_RTC_CAL_SetOutputFreq\n
+  *         RTC_CR           COSEL         LL_RTC_CAL_SetOutputFreq
+  * @param  RTCx RTC Instance
+  * @param  Frequency This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_CALIB_OUTPUT_NONE
+  *         @arg @ref LL_RTC_CALIB_OUTPUT_1HZ
+  *         @arg @ref LL_RTC_CALIB_OUTPUT_512HZ
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_CAL_SetOutputFreq(RTC_TypeDef *RTCx, uint32_t Frequency)
+{
+  MODIFY_REG(RTCx->CR, RTC_CR_COE | RTC_CR_COSEL, Frequency);
+}
+
+/**
+  * @brief  Get Calibration output frequency (1 Hz or 512 Hz)
+  * @rmtoll RTC_CR           COE           LL_RTC_CAL_GetOutputFreq\n
+  *         RTC_CR           COSEL         LL_RTC_CAL_GetOutputFreq
+  * @param  RTCx RTC Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_CALIB_OUTPUT_NONE
+  *         @arg @ref LL_RTC_CALIB_OUTPUT_1HZ
+  *         @arg @ref LL_RTC_CALIB_OUTPUT_512HZ
+  */
+__STATIC_INLINE uint32_t LL_RTC_CAL_GetOutputFreq(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_COE | RTC_CR_COSEL));
+}
+
+/**
+  * @brief  Insert or not One RTCCLK pulse every 2exp11 pulses (frequency increased by 488.5 ppm)
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @note   Bit can be written only when RECALPF is set to 0
+  * @rmtoll RTC_CALR         CALP          LL_RTC_CAL_SetPulse
+  * @param  RTCx RTC Instance
+  * @param  Pulse This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_CALIB_INSERTPULSE_NONE
+  *         @arg @ref LL_RTC_CALIB_INSERTPULSE_SET
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_CAL_SetPulse(RTC_TypeDef *RTCx, uint32_t Pulse)
+{
+  MODIFY_REG(RTCx->CALR, RTC_CALR_CALP, Pulse);
+}
+
+/**
+  * @brief  Check if one RTCCLK has been inserted or not every 2exp11 pulses (frequency increased by 488.5 ppm)
+  * @rmtoll RTC_CALR         CALP          LL_RTC_CAL_IsPulseInserted
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_CAL_IsPulseInserted(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->CALR, RTC_CALR_CALP) == (RTC_CALR_CALP)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set the calibration cycle period
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @note   Bit can be written only when RECALPF is set to 0
+  * @rmtoll RTC_CALR         CALW8         LL_RTC_CAL_SetPeriod\n
+  *         RTC_CALR         CALW16        LL_RTC_CAL_SetPeriod
+  * @param  RTCx RTC Instance
+  * @param  Period This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_CALIB_PERIOD_32SEC
+  *         @arg @ref LL_RTC_CALIB_PERIOD_16SEC
+  *         @arg @ref LL_RTC_CALIB_PERIOD_8SEC
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_CAL_SetPeriod(RTC_TypeDef *RTCx, uint32_t Period)
+{
+  MODIFY_REG(RTCx->CALR, RTC_CALR_CALW8 | RTC_CALR_CALW16, Period);
+}
+
+/**
+  * @brief  Get the calibration cycle period
+  * @rmtoll RTC_CALR         CALW8         LL_RTC_CAL_GetPeriod\n
+  *         RTC_CALR         CALW16        LL_RTC_CAL_GetPeriod
+  * @param  RTCx RTC Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RTC_CALIB_PERIOD_32SEC
+  *         @arg @ref LL_RTC_CALIB_PERIOD_16SEC
+  *         @arg @ref LL_RTC_CALIB_PERIOD_8SEC
+  */
+__STATIC_INLINE uint32_t LL_RTC_CAL_GetPeriod(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->CALR, RTC_CALR_CALW8 | RTC_CALR_CALW16));
+}
+
+/**
+  * @brief  Set Calibration minus
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @note   Bit can be written only when RECALPF is set to 0
+  * @rmtoll RTC_CALR         CALM          LL_RTC_CAL_SetMinus
+  * @param  RTCx RTC Instance
+  * @param  CalibMinus Value between Min_Data=0x00 and Max_Data=0x1FF
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_CAL_SetMinus(RTC_TypeDef *RTCx, uint32_t CalibMinus)
+{
+  MODIFY_REG(RTCx->CALR, RTC_CALR_CALM, CalibMinus);
+}
+
+/**
+  * @brief  Get Calibration minus
+  * @rmtoll RTC_CALR         CALM          LL_RTC_CAL_GetMinus
+  * @param  RTCx RTC Instance
+  * @retval Value between Min_Data=0x00 and Max_Data= 0x1FF
+  */
+__STATIC_INLINE uint32_t LL_RTC_CAL_GetMinus(RTC_TypeDef *RTCx)
+{
+  return (uint32_t)(READ_BIT(RTCx->CALR, RTC_CALR_CALM));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EF_FLAG_Management FLAG_Management
+  * @{
+  */
+
+/**
+  * @brief  Get Internal Time-stamp flag
+  * @rmtoll RTC_SR          ITSF          LL_RTC_IsActiveFlag_ITS
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITS(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->SR, RTC_SR_ITSF) == (RTC_SR_ITSF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Recalibration pending Flag
+  * @rmtoll RTC_ICSR          RECALPF       LL_RTC_IsActiveFlag_RECALP
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RECALP(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->ICSR, RTC_ICSR_RECALPF) == (RTC_ICSR_RECALPF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Time-stamp overflow flag
+  * @rmtoll RTC_SR          TSOVF         LL_RTC_IsActiveFlag_TSOV
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TSOV(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->SR, RTC_SR_TSOVF) == (RTC_SR_TSOVF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Time-stamp flag
+  * @rmtoll RTC_SR          TSF           LL_RTC_IsActiveFlag_TS
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TS(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->SR, RTC_SR_TSF) == (RTC_SR_TSF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Wakeup timer flag
+  * @rmtoll RTC_SR          WUTF          LL_RTC_IsActiveFlag_WUT
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUT(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->SR, RTC_SR_WUTF) == (RTC_SR_WUTF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Alarm B flag
+  * @rmtoll RTC_SR          ALRBF         LL_RTC_IsActiveFlag_ALRB
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRB(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->SR, RTC_SR_ALRBF) == (RTC_SR_ALRBF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Alarm A flag
+  * @rmtoll RTC_SR          ALRAF         LL_RTC_IsActiveFlag_ALRA
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRA(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->SR, RTC_SR_ALRAF) == (RTC_SR_ALRAF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear Internal Time-stamp flag
+  * @rmtoll RTC_SCR          CITSF          LL_RTC_ClearFlag_ITS
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ClearFlag_ITS(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->SCR, RTC_SCR_CITSF);
+}
+
+/**
+  * @brief  Clear Time-stamp overflow flag
+  * @rmtoll RTC_SCR          CTSOVF         LL_RTC_ClearFlag_TSOV
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ClearFlag_TSOV(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->SCR, RTC_SCR_CTSOVF);
+}
+
+/**
+  * @brief  Clear Time-stamp flag
+  * @rmtoll RTC_SCR          CTSF           LL_RTC_ClearFlag_TS
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ClearFlag_TS(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->SCR, RTC_SCR_CTSF);
+}
+
+/**
+  * @brief  Clear Wakeup timer flag
+  * @rmtoll RTC_SCR          CWUTF          LL_RTC_ClearFlag_WUT
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ClearFlag_WUT(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->SCR, RTC_SCR_CWUTF);
+}
+
+/**
+  * @brief  Clear Alarm B flag
+  * @rmtoll RTC_SCR          CALRBF         LL_RTC_ClearFlag_ALRB
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ClearFlag_ALRB(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->SCR, RTC_SCR_CALRBF);
+}
+
+/**
+  * @brief  Clear Alarm A flag
+  * @rmtoll RTC_SCR          CALRAF         LL_RTC_ClearFlag_ALRA
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ClearFlag_ALRA(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->SCR, RTC_SCR_CALRAF);
+}
+
+/**
+  * @brief  Get Initialization flag
+  * @rmtoll RTC_ICSR          INITF         LL_RTC_IsActiveFlag_INIT
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_INIT(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->ICSR, RTC_ICSR_INITF) == (RTC_ICSR_INITF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Registers synchronization flag
+  * @rmtoll RTC_ICSR          RSF           LL_RTC_IsActiveFlag_RS
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RS(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->ICSR, RTC_ICSR_RSF) == (RTC_ICSR_RSF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear Registers synchronization flag
+  * @rmtoll RTC_ICSR          RSF           LL_RTC_ClearFlag_RS
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ClearFlag_RS(RTC_TypeDef *RTCx)
+{
+  WRITE_REG(RTCx->ICSR, (~((RTC_ICSR_RSF | RTC_ICSR_INIT) & 0x000000FFU) | (RTCx->ICSR & RTC_ICSR_INIT)));
+}
+
+/**
+  * @brief  Get Initialization status flag
+  * @rmtoll RTC_ICSR          INITS         LL_RTC_IsActiveFlag_INITS
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_INITS(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->ICSR, RTC_ICSR_INITS) == (RTC_ICSR_INITS)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Shift operation pending flag
+  * @rmtoll RTC_ICSR          SHPF          LL_RTC_IsActiveFlag_SHP
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_SHP(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->ICSR, RTC_ICSR_SHPF) == (RTC_ICSR_SHPF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Wakeup timer write flag
+  * @rmtoll RTC_ICSR          WUTWF         LL_RTC_IsActiveFlag_WUTW
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUTW(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->ICSR, RTC_ICSR_WUTWF) == (RTC_ICSR_WUTWF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Alarm B write flag
+  * @rmtoll RTC_ICSR          ALRBWF        LL_RTC_IsActiveFlag_ALRBW
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRBW(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->ICSR, RTC_ICSR_ALRBWF) == (RTC_ICSR_ALRBWF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Alarm A write flag
+  * @rmtoll RTC_ICSR          ALRAWF        LL_RTC_IsActiveFlag_ALRAW
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRAW(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->ICSR, RTC_ICSR_ALRAWF) == (RTC_ICSR_ALRAWF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Alarm A masked flag.
+  * @rmtoll RTC_MISR          ALRAMF        LL_RTC_IsActiveFlag_ALRAM
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRAM(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->MISR, RTC_MISR_ALRAMF) == (RTC_MISR_ALRAMF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Alarm B masked flag.
+  * @rmtoll RTC_MISR          ALRBMF        LL_RTC_IsActiveFlag_ALRBM
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRBM(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->MISR, RTC_MISR_ALRBMF) == (RTC_MISR_ALRBMF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Wakeup timer masked flag.
+  * @rmtoll RTC_MISR          WUTMF        LL_RTC_IsActiveFlag_WUTM
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUTM(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->MISR, RTC_MISR_WUTMF) == (RTC_MISR_WUTMF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Time-stamp masked flag.
+  * @rmtoll RTC_MISR          TSMF        LL_RTC_IsActiveFlag_TSM
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TSM(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->MISR, RTC_MISR_TSMF) == (RTC_MISR_TSMF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Time-stamp overflow masked flag.
+  * @rmtoll RTC_MISR          TSOVMF        LL_RTC_IsActiveFlag_TSOVM
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TSOVM(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->MISR, RTC_MISR_TSOVMF) == (RTC_MISR_TSOVMF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get Internal Time-stamp masked flag.
+  * @rmtoll RTC_MISR          ITSMF        LL_RTC_IsActiveFlag_ITSM
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITSM(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->MISR, RTC_MISR_ITSMF) == (RTC_MISR_ITSMF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get tamper 1 detection flag.
+  * @rmtoll TAMP_SR          TAMP1F        LL_RTC_IsActiveFlag_TAMP1
+  * @param  TAMPx TAMP Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP1(TAMP_TypeDef *TAMPx)
+{
+  return ((READ_BIT(TAMPx->SR, TAMP_SR_TAMP1F) == (TAMP_SR_TAMP1F)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get tamper 2 detection flag.
+  * @rmtoll TAMP_SR          TAMP2F        LL_RTC_IsActiveFlag_TAMP2
+  * @param  TAMPx TAMP Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP2(TAMP_TypeDef *TAMPx)
+{
+  return ((READ_BIT(TAMPx->SR, TAMP_SR_TAMP2F) == (TAMP_SR_TAMP2F)) ? 1UL : 0UL);
+}
+
+#if defined (TAMP_CR1_TAMP3E)
+/**
+  * @brief  Get tamper 3 detection flag.
+  * @rmtoll TAMP_SR          TAMP3F        LL_RTC_IsActiveFlag_TAMP3
+  * @param  TAMPx TAMP Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP3(TAMP_TypeDef *TAMPx)
+{
+  return ((READ_BIT(TAMPx->SR, TAMP_SR_TAMP3F) == (TAMP_SR_TAMP3F)) ? 1UL : 0UL);
+}
+#endif /* TAMP_CR1_TAMP3E */
+/**
+  * @brief  Get internal tamper 3 detection flag.
+  * @rmtoll TAMP_SR          ITAMP3F        LL_RTC_IsActiveFlag_ITAMP3
+  * @param  TAMPx TAMP Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP3(TAMP_TypeDef *TAMPx)
+{
+  return ((READ_BIT(TAMPx->SR, TAMP_SR_ITAMP3F) == (TAMP_SR_ITAMP3F)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get internal tamper 4 detection flag.
+  * @rmtoll TAMP_SR          ITAMP3F        LL_RTC_IsActiveFlag_ITAMP4
+  * @param  TAMPx TAMP Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP4(TAMP_TypeDef *TAMPx)
+{
+  return ((READ_BIT(TAMPx->SR, TAMP_SR_ITAMP4F) == (TAMP_SR_ITAMP4F)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get internal tamper 5 detection flag.
+  * @rmtoll TAMP_SR          ITAMP5F        LL_RTC_IsActiveFlag_ITAMP5
+  * @param  TAMPx TAMP Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP5(TAMP_TypeDef *TAMPx)
+{
+  return ((READ_BIT(TAMPx->SR, TAMP_SR_ITAMP5F) == (TAMP_SR_ITAMP5F)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get internal tamper 6 detection flag.
+  * @rmtoll TAMP_SR          ITAMP6F        LL_RTC_IsActiveFlag_ITAMP6
+  * @param  TAMPx TAMP Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP6(TAMP_TypeDef *TAMPx)
+{
+  return ((READ_BIT(TAMPx->SR, TAMP_SR_ITAMP6F) == (TAMP_SR_ITAMP6F)) ? 1UL : 0UL);
+}
+
+
+/**
+  * @brief  Get tamper 1 interrupt masked flag.
+  * @rmtoll TAMP_MISR          TAMP1MF        LL_RTC_IsActiveFlag_TAMP1M
+  * @param  TAMPx TAMP Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP1M(TAMP_TypeDef *TAMPx)
+{
+  return ((READ_BIT(TAMPx->MISR, TAMP_MISR_TAMP1MF) == (TAMP_MISR_TAMP1MF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get tamper 2 interrupt masked flag.
+  * @rmtoll TAMP_MISR          TAMP2MF        LL_RTC_IsActiveFlag_TAMP2M
+  * @param  TAMPx TAMP Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP2M(TAMP_TypeDef *TAMPx)
+{
+  return ((READ_BIT(TAMPx->MISR, TAMP_MISR_TAMP2MF) == (TAMP_MISR_TAMP2MF)) ? 1UL : 0UL);
+}
+
+#if defined (TAMP_CR1_TAMP3E)
+/**
+  * @brief  Get tamper 3 interrupt masked flag.
+  * @rmtoll TAMP_MISR          TAMP3MF        LL_RTC_IsActiveFlag_TAMP3M
+  * @param  TAMPx TAMP Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP3M(TAMP_TypeDef *TAMPx)
+{
+  return ((READ_BIT(TAMPx->MISR, TAMP_MISR_TAMP3MF) == (TAMP_MISR_TAMP3MF)) ? 1UL : 0UL);
+}
+#endif /* TAMP_CR1_TAMP3E */
+
+/**
+  * @brief  Get internal tamper 3 interrupt masked flag.
+  * @rmtoll TAMP_MISR          ITAMP3MF        LL_RTC_IsActiveFlag_ITAMP3M
+  * @param  TAMPx TAMP Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP3M(TAMP_TypeDef *TAMPx)
+{
+  return ((READ_BIT(TAMPx->MISR, TAMP_MISR_ITAMP3MF) == (TAMP_MISR_ITAMP3MF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get internal tamper 4 interrupt masked flag.
+  * @rmtoll TAMP_MISR          ITAMP4MF        LL_RTC_IsActiveFlag_ITAMP4M
+  * @param  TAMPx TAMP Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP4M(TAMP_TypeDef *TAMPx)
+{
+  return ((READ_BIT(TAMPx->MISR, TAMP_MISR_ITAMP4MF) == (TAMP_MISR_ITAMP4MF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get internal tamper 5 interrupt masked flag.
+  * @rmtoll TAMP_MISR          ITAMP5MF        LL_RTC_IsActiveFlag_ITAMP5M
+  * @param  TAMPx TAMP Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP5M(TAMP_TypeDef *TAMPx)
+{
+  return ((READ_BIT(TAMPx->MISR, TAMP_MISR_ITAMP5MF) == (TAMP_MISR_ITAMP5MF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get internal tamper 6 interrupt masked flag.
+  * @rmtoll TAMP_MISR          ITAMP6MF        LL_RTC_IsActiveFlag_ITAMP6M
+  * @param  TAMPx TAMP Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP6M(TAMP_TypeDef *TAMPx)
+{
+  return ((READ_BIT(TAMPx->MISR, TAMP_MISR_ITAMP6MF) == (TAMP_MISR_ITAMP6MF)) ? 1UL : 0UL);
+}
+
+
+/**
+  * @brief  Clear tamper 1 detection flag.
+  * @rmtoll TAMP_SCR          CTAMP1F         LL_RTC_ClearFlag_TAMP1
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ClearFlag_TAMP1(TAMP_TypeDef *TAMPx)
+{
+  SET_BIT(TAMPx->SCR, TAMP_SCR_CTAMP1F);
+}
+
+/**
+  * @brief  Clear tamper 2 detection flag.
+  * @rmtoll TAMP_SCR          CTAMP2F         LL_RTC_ClearFlag_TAMP2
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ClearFlag_TAMP2(TAMP_TypeDef *TAMPx)
+{
+  SET_BIT(TAMPx->SCR, TAMP_SCR_CTAMP2F);
+}
+
+#if defined (TAMP_CR1_TAMP3E)
+/**
+  * @brief  Clear tamper 3 detection flag.
+  * @rmtoll TAMP_SCR          CTAMP3F         LL_RTC_ClearFlag_TAMP3
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ClearFlag_TAMP3(TAMP_TypeDef *TAMPx)
+{
+  SET_BIT(TAMPx->SCR, TAMP_SCR_CTAMP3F);
+}
+#endif /* TAMP_CR1_TAMP3E */
+
+/**
+  * @brief  Clear internal tamper 3 detection flag.
+  * @rmtoll TAMP_SCR          CITAMP3F         LL_RTC_ClearFlag_ITAMP3
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ClearFlag_ITAMP3(TAMP_TypeDef *TAMPx)
+{
+  SET_BIT(TAMPx->SCR, TAMP_SCR_CITAMP3F);
+}
+
+/**
+  * @brief  Clear internal tamper 4 detection flag.
+  * @rmtoll TAMP_SCR          CITAMP4F         LL_RTC_ClearFlag_ITAMP4
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ClearFlag_ITAMP4(TAMP_TypeDef *TAMPx)
+{
+  SET_BIT(TAMPx->SCR, TAMP_SCR_CITAMP4F);
+}
+
+/**
+  * @brief  Clear internal tamper 5 detection flag.
+  * @rmtoll TAMP_SCR          CITAMP5F         LL_RTC_ClearFlag_ITAMP5
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ClearFlag_ITAMP5(TAMP_TypeDef *TAMPx)
+{
+  SET_BIT(TAMPx->SCR, TAMP_SCR_CITAMP5F);
+}
+
+/**
+  * @brief  Clear internal tamper 6 detection flag.
+  * @rmtoll TAMP_SCR          CITAMP6F         LL_RTC_ClearFlag_ITAMP6
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_ClearFlag_ITAMP6(TAMP_TypeDef *TAMPx)
+{
+  SET_BIT(TAMPx->SCR, TAMP_SCR_CITAMP6F);
+}
+
+
+/**
+  * @}
+  */
+
+/** @defgroup RTC_LL_EF_IT_Management IT_Management
+  * @{
+  */
+
+/**
+  * @brief  Enable Time-stamp interrupt
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR          TSIE         LL_RTC_EnableIT_TS
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_EnableIT_TS(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->CR, RTC_CR_TSIE);
+}
+
+/**
+  * @brief  Disable Time-stamp interrupt
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR          TSIE         LL_RTC_DisableIT_TS
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DisableIT_TS(RTC_TypeDef *RTCx)
+{
+  CLEAR_BIT(RTCx->CR, RTC_CR_TSIE);
+}
+
+/**
+  * @brief  Enable Wakeup timer interrupt
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR          WUTIE         LL_RTC_EnableIT_WUT
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_EnableIT_WUT(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->CR, RTC_CR_WUTIE);
+}
+
+/**
+  * @brief  Disable Wakeup timer interrupt
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR          WUTIE         LL_RTC_DisableIT_WUT
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DisableIT_WUT(RTC_TypeDef *RTCx)
+{
+  CLEAR_BIT(RTCx->CR, RTC_CR_WUTIE);
+}
+
+/**
+  * @brief  Enable Alarm B interrupt
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           ALRBIE        LL_RTC_EnableIT_ALRB
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_EnableIT_ALRB(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->CR, RTC_CR_ALRBIE);
+}
+
+/**
+  * @brief  Disable Alarm B interrupt
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           ALRBIE        LL_RTC_DisableIT_ALRB
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DisableIT_ALRB(RTC_TypeDef *RTCx)
+{
+  CLEAR_BIT(RTCx->CR, RTC_CR_ALRBIE);
+}
+
+/**
+  * @brief  Enable Alarm A interrupt
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           ALRAIE        LL_RTC_EnableIT_ALRA
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_EnableIT_ALRA(RTC_TypeDef *RTCx)
+{
+  SET_BIT(RTCx->CR, RTC_CR_ALRAIE);
+}
+
+/**
+  * @brief  Disable Alarm A interrupt
+  * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before.
+  * @rmtoll RTC_CR           ALRAIE        LL_RTC_DisableIT_ALRA
+  * @param  RTCx RTC Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DisableIT_ALRA(RTC_TypeDef *RTCx)
+{
+  CLEAR_BIT(RTCx->CR, RTC_CR_ALRAIE);
+}
+
+/**
+  * @brief  Check if Time-stamp interrupt is enabled or not
+  * @rmtoll RTC_CR           TSIE          LL_RTC_IsEnabledIT_TS
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TS(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->CR, RTC_CR_TSIE) == (RTC_CR_TSIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Wakeup timer interrupt is enabled or not
+  * @rmtoll RTC_CR           WUTIE         LL_RTC_IsEnabledIT_WUT
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_WUT(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->CR, RTC_CR_WUTIE) == (RTC_CR_WUTIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Alarm B interrupt is enabled or not
+  * @rmtoll RTC_CR           ALRBIE        LL_RTC_IsEnabledIT_ALRB
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ALRB(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->CR, RTC_CR_ALRBIE) == (RTC_CR_ALRBIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Alarm A interrupt is enabled or not
+  * @rmtoll RTC_CR           ALRAIE        LL_RTC_IsEnabledIT_ALRA
+  * @param  RTCx RTC Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ALRA(RTC_TypeDef *RTCx)
+{
+  return ((READ_BIT(RTCx->CR, RTC_CR_ALRAIE) == (RTC_CR_ALRAIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable tamper 1 interrupt.
+  * @rmtoll TAMP_IER           TAMP1IE          LL_RTC_EnableIT_TAMP1
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_EnableIT_TAMP1(TAMP_TypeDef *TAMPx)
+{
+  SET_BIT(TAMPx->IER, TAMP_IER_TAMP1IE);
+}
+
+/**
+  * @brief  Disable tamper 1 interrupt.
+  * @rmtoll TAMP_IER           TAMP1IE          LL_RTC_DisableIT_TAMP1
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DisableIT_TAMP1(TAMP_TypeDef *TAMPx)
+{
+  CLEAR_BIT(TAMPx->IER, TAMP_IER_TAMP1IE);
+}
+
+/**
+  * @brief  Enable tamper 2 interrupt.
+  * @rmtoll TAMP_IER           TAMP2IE          LL_RTC_EnableIT_TAMP2
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_EnableIT_TAMP2(TAMP_TypeDef *TAMPx)
+{
+  SET_BIT(TAMPx->IER, TAMP_IER_TAMP2IE);
+}
+
+/**
+  * @brief  Disable tamper 2 interrupt.
+  * @rmtoll TAMP_IER           TAMP2IE          LL_RTC_DisableIT_TAMP2
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DisableIT_TAMP2(TAMP_TypeDef *TAMPx)
+{
+  CLEAR_BIT(TAMPx->IER, TAMP_IER_TAMP2IE);
+}
+
+#if defined (TAMP_CR1_TAMP3E)
+/**
+  * @brief  Enable tamper 3 interrupt.
+  * @rmtoll TAMP_IER           TAMP3IE          LL_RTC_EnableIT_TAMP3
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_EnableIT_TAMP3(TAMP_TypeDef *TAMPx)
+{
+  SET_BIT(TAMPx->IER, TAMP_IER_TAMP3IE);
+}
+
+/**
+  * @brief  Disable tamper 3 interrupt.
+  * @rmtoll TAMP_IER           TAMP3IE          LL_RTC_DisableIT_TAMP3
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DisableIT_TAMP3(TAMP_TypeDef *TAMPx)
+{
+  CLEAR_BIT(TAMPx->IER, TAMP_IER_TAMP3IE);
+}
+#endif /* TAMP_CR1_TAMP3E */
+
+/**
+  * @brief  Enable internal tamper 3 interrupt.
+  * @rmtoll TAMP_IER           ITAMP3IE          LL_RTC_EnableIT_ITAMP3
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_EnableIT_ITAMP3(TAMP_TypeDef *TAMPx)
+{
+  SET_BIT(TAMPx->IER, TAMP_IER_ITAMP3IE);
+}
+
+/**
+  * @brief  Disable internal tamper 3 interrupt.
+  * @rmtoll TAMP_IER           ITAMP3IE          LL_RTC_DisableIT_ITAMP3
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DisableIT_ITAMP3(TAMP_TypeDef *TAMPx)
+{
+  CLEAR_BIT(TAMPx->IER, TAMP_IER_ITAMP3IE);
+}
+
+/**
+  * @brief  Enable internal tamper 4 interrupt.
+  * @rmtoll TAMP_IER           ITAMP4IE          LL_RTC_EnableIT_ITAMP4
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_EnableIT_ITAMP4(TAMP_TypeDef *TAMPx)
+{
+  SET_BIT(TAMPx->IER, TAMP_IER_ITAMP4IE);
+}
+
+/**
+  * @brief  Disable internal tamper 4 interrupt.
+  * @rmtoll TAMP_IER           ITAMP4IE          LL_RTC_DisableIT_ITAMP4
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DisableIT_ITAMP4(TAMP_TypeDef *TAMPx)
+{
+  CLEAR_BIT(TAMPx->IER, TAMP_IER_ITAMP4IE);
+}
+
+/**
+  * @brief  Enable internal tamper 5 interrupt.
+  * @rmtoll TAMP_IER           ITAMP5IE          LL_RTC_EnableIT_ITAMP5
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_EnableIT_ITAMP5(TAMP_TypeDef *TAMPx)
+{
+  SET_BIT(TAMPx->IER, TAMP_IER_ITAMP5IE);
+}
+
+/**
+  * @brief  Disable internal tamper 5 interrupt.
+  * @rmtoll TAMP_IER           ITAMP5IE          LL_RTC_DisableIT_ITAMP5
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DisableIT_ITAMP5(TAMP_TypeDef *TAMPx)
+{
+  CLEAR_BIT(TAMPx->IER, TAMP_IER_ITAMP5IE);
+}
+
+/**
+  * @brief  Enable internal tamper 6 interrupt.
+  * @rmtoll TAMP_IER           ITAMP6IE          LL_RTC_EnableIT_ITAMP6
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_EnableIT_ITAMP6(TAMP_TypeDef *TAMPx)
+{
+  SET_BIT(TAMPx->IER, TAMP_IER_ITAMP6IE);
+}
+
+/**
+  * @brief  Disable internal tamper 6 interrupt.
+  * @rmtoll TAMP_IER           ITAMP6IE          LL_RTC_DisableIT_ITAMP6
+  * @param  TAMPx TAMP Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_RTC_DisableIT_ITAMP6(TAMP_TypeDef *TAMPx)
+{
+  CLEAR_BIT(TAMPx->IER, TAMP_IER_ITAMP6IE);
+}
+
+
+/**
+  * @brief  Check if tamper 1 interrupt is enabled or not.
+  * @rmtoll TAMP_IER           TAMP1IE        LL_RTC_IsEnabledIT_TAMP1
+  * @param  TAMPx TAMP Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP1(TAMP_TypeDef *TAMPx)
+{
+  return ((READ_BIT(TAMPx->IER, TAMP_IER_TAMP1IE) == (TAMP_IER_TAMP1IE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if tamper 2 interrupt is enabled or not.
+  * @rmtoll TAMP_IER           TAMP2IE        LL_RTC_IsEnabledIT_TAMP2
+  * @param  TAMPx TAMP Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP2(TAMP_TypeDef *TAMPx)
+{
+  return ((READ_BIT(TAMPx->IER, TAMP_IER_TAMP2IE) == (TAMP_IER_TAMP2IE)) ? 1UL : 0UL);
+}
+
+#if defined (TAMP_CR1_TAMP3E)
+/**
+  * @brief  Check if tamper 3 interrupt is enabled or not.
+  * @rmtoll TAMP_IER           TAMP3IE        LL_RTC_IsEnabledIT_TAMP3
+  * @param  TAMPx TAMP Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP3(TAMP_TypeDef *TAMPx)
+{
+  return ((READ_BIT(TAMPx->IER, TAMP_IER_TAMP3IE) == (TAMP_IER_TAMP3IE)) ? 1UL : 0UL);
+}
+#endif /* TAMP_CR1_TAMP3E */
+
+/**
+  * @brief  Check if internal tamper 3 interrupt is enabled or not.
+  * @rmtoll TAMP_IER           ITAMP3IE        LL_RTC_IsEnabledIT_ITAMP3
+  * @param  TAMPx TAMP Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ITAMP3(TAMP_TypeDef *TAMPx)
+{
+  return ((READ_BIT(TAMPx->IER, TAMP_IER_ITAMP3IE) == (TAMP_IER_ITAMP3IE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if internal tamper 4 interrupt is enabled or not.
+  * @rmtoll TAMP_IER           ITAMP4IE        LL_RTC_IsEnabledIT_ITAMP4
+  * @param  TAMPx TAMP Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ITAMP4(TAMP_TypeDef *TAMPx)
+{
+  return ((READ_BIT(TAMPx->IER, TAMP_IER_ITAMP4IE) == (TAMP_IER_ITAMP4IE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if internal tamper 5 interrupt is enabled or not.
+  * @rmtoll TAMP_IER           ITAMP5IE        LL_RTC_IsEnabledIT_ITAMP5
+  * @param  TAMPx TAMP Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ITAMP5(TAMP_TypeDef *TAMPx)
+{
+  return ((READ_BIT(TAMPx->IER, TAMP_IER_ITAMP5IE) == (TAMP_IER_ITAMP5IE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if internal tamper 6 interrupt is enabled or not.
+  * @rmtoll TAMP_IER           ITAMP6IE        LL_RTC_IsEnabledIT_ITAMP6
+  * @param  TAMPx TAMP Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ITAMP6(TAMP_TypeDef *TAMPx)
+{
+  return ((READ_BIT(TAMPx->IER, TAMP_IER_ITAMP6IE) == (TAMP_IER_ITAMP6IE)) ? 1UL : 0UL);
+}
+
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup RTC_LL_EF_Init Initialization and de-initialization functions
+  * @{
+  */
+
+ErrorStatus LL_RTC_DeInit(RTC_TypeDef *RTCx);
+ErrorStatus LL_RTC_Init(RTC_TypeDef *RTCx, LL_RTC_InitTypeDef *RTC_InitStruct);
+void        LL_RTC_StructInit(LL_RTC_InitTypeDef *RTC_InitStruct);
+ErrorStatus LL_RTC_TIME_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_TimeTypeDef *RTC_TimeStruct);
+void        LL_RTC_TIME_StructInit(LL_RTC_TimeTypeDef *RTC_TimeStruct);
+ErrorStatus LL_RTC_DATE_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_DateTypeDef *RTC_DateStruct);
+void        LL_RTC_DATE_StructInit(LL_RTC_DateTypeDef *RTC_DateStruct);
+ErrorStatus LL_RTC_ALMA_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_AlarmTypeDef *RTC_AlarmStruct);
+ErrorStatus LL_RTC_ALMB_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_AlarmTypeDef *RTC_AlarmStruct);
+void        LL_RTC_ALMA_StructInit(LL_RTC_AlarmTypeDef *RTC_AlarmStruct);
+void        LL_RTC_ALMB_StructInit(LL_RTC_AlarmTypeDef *RTC_AlarmStruct);
+ErrorStatus LL_RTC_EnterInitMode(RTC_TypeDef *RTCx);
+ErrorStatus LL_RTC_ExitInitMode(RTC_TypeDef *RTCx);
+ErrorStatus LL_RTC_WaitForSynchro(RTC_TypeDef *RTCx);
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* defined(RTC) */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_RTC_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_spi.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_spi.h
new file mode 100644
index 0000000..ca2ce61
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_spi.h
@@ -0,0 +1,2286 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_spi.h
+  * @author  MCD Application Team
+  * @brief   Header file of SPI LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_SPI_H
+#define STM32G0xx_LL_SPI_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (SPI1) || defined (SPI2) || defined (SPI3)
+
+/** @defgroup SPI_LL SPI
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup SPI_LL_ES_INIT SPI Exported Init structure
+  * @{
+  */
+
+/**
+  * @brief  SPI Init structures definition
+  */
+typedef struct
+{
+  uint32_t TransferDirection;       /*!< Specifies the SPI unidirectional or bidirectional data mode.
+                                         This parameter can be a value of @ref SPI_LL_EC_TRANSFER_MODE.
+
+                                         This feature can be modified afterwards using unitary function @ref LL_SPI_SetTransferDirection().*/
+
+  uint32_t Mode;                    /*!< Specifies the SPI mode (Master/Slave).
+                                         This parameter can be a value of @ref SPI_LL_EC_MODE.
+
+                                         This feature can be modified afterwards using unitary function @ref LL_SPI_SetMode().*/
+
+  uint32_t DataWidth;               /*!< Specifies the SPI data width.
+                                         This parameter can be a value of @ref SPI_LL_EC_DATAWIDTH.
+
+                                         This feature can be modified afterwards using unitary function @ref LL_SPI_SetDataWidth().*/
+
+  uint32_t ClockPolarity;           /*!< Specifies the serial clock steady state.
+                                         This parameter can be a value of @ref SPI_LL_EC_POLARITY.
+
+                                         This feature can be modified afterwards using unitary function @ref LL_SPI_SetClockPolarity().*/
+
+  uint32_t ClockPhase;              /*!< Specifies the clock active edge for the bit capture.
+                                         This parameter can be a value of @ref SPI_LL_EC_PHASE.
+
+                                         This feature can be modified afterwards using unitary function @ref LL_SPI_SetClockPhase().*/
+
+  uint32_t NSS;                     /*!< Specifies whether the NSS signal is managed by hardware (NSS pin) or by software using the SSI bit.
+                                         This parameter can be a value of @ref SPI_LL_EC_NSS_MODE.
+
+                                         This feature can be modified afterwards using unitary function @ref LL_SPI_SetNSSMode().*/
+
+  uint32_t BaudRate;                /*!< Specifies the BaudRate prescaler value which will be used to configure the transmit and receive SCK clock.
+                                         This parameter can be a value of @ref SPI_LL_EC_BAUDRATEPRESCALER.
+                                         @note The communication clock is derived from the master clock. The slave clock does not need to be set.
+
+                                         This feature can be modified afterwards using unitary function @ref LL_SPI_SetBaudRatePrescaler().*/
+
+  uint32_t BitOrder;                /*!< Specifies whether data transfers start from MSB or LSB bit.
+                                         This parameter can be a value of @ref SPI_LL_EC_BIT_ORDER.
+
+                                         This feature can be modified afterwards using unitary function @ref LL_SPI_SetTransferBitOrder().*/
+
+  uint32_t CRCCalculation;          /*!< Specifies if the CRC calculation is enabled or not.
+                                         This parameter can be a value of @ref SPI_LL_EC_CRC_CALCULATION.
+
+                                         This feature can be modified afterwards using unitary functions @ref LL_SPI_EnableCRC() and @ref LL_SPI_DisableCRC().*/
+
+  uint32_t CRCPoly;                 /*!< Specifies the polynomial used for the CRC calculation.
+                                         This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF.
+
+                                         This feature can be modified afterwards using unitary function @ref LL_SPI_SetCRCPolynomial().*/
+
+} LL_SPI_InitTypeDef;
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup SPI_LL_Exported_Constants SPI Exported Constants
+  * @{
+  */
+
+/** @defgroup SPI_LL_EC_GET_FLAG Get Flags Defines
+  * @brief    Flags defines which can be used with LL_SPI_ReadReg function
+  * @{
+  */
+#define LL_SPI_SR_RXNE                     SPI_SR_RXNE               /*!< Rx buffer not empty flag         */
+#define LL_SPI_SR_TXE                      SPI_SR_TXE                /*!< Tx buffer empty flag             */
+#define LL_SPI_SR_BSY                      SPI_SR_BSY                /*!< Busy flag                        */
+#define LL_SPI_SR_CRCERR                   SPI_SR_CRCERR             /*!< CRC error flag                   */
+#define LL_SPI_SR_MODF                     SPI_SR_MODF               /*!< Mode fault flag                  */
+#define LL_SPI_SR_OVR                      SPI_SR_OVR                /*!< Overrun flag                     */
+#define LL_SPI_SR_FRE                      SPI_SR_FRE                /*!< TI mode frame format error flag  */
+/**
+  * @}
+  */
+
+/** @defgroup SPI_LL_EC_IT IT Defines
+  * @brief    IT defines which can be used with LL_SPI_ReadReg and  LL_SPI_WriteReg functions
+  * @{
+  */
+#define LL_SPI_CR2_RXNEIE                  SPI_CR2_RXNEIE            /*!< Rx buffer not empty interrupt enable */
+#define LL_SPI_CR2_TXEIE                   SPI_CR2_TXEIE             /*!< Tx buffer empty interrupt enable     */
+#define LL_SPI_CR2_ERRIE                   SPI_CR2_ERRIE             /*!< Error interrupt enable               */
+/**
+  * @}
+  */
+
+/** @defgroup SPI_LL_EC_MODE Operation Mode
+  * @{
+  */
+#define LL_SPI_MODE_MASTER                 (SPI_CR1_MSTR | SPI_CR1_SSI)    /*!< Master configuration  */
+#define LL_SPI_MODE_SLAVE                  0x00000000U                     /*!< Slave configuration   */
+/**
+  * @}
+  */
+
+/** @defgroup SPI_LL_EC_PROTOCOL Serial Protocol
+  * @{
+  */
+#define LL_SPI_PROTOCOL_MOTOROLA           0x00000000U               /*!< Motorola mode. Used as default value */
+#define LL_SPI_PROTOCOL_TI                 (SPI_CR2_FRF)             /*!< TI mode                              */
+/**
+  * @}
+  */
+
+/** @defgroup SPI_LL_EC_PHASE Clock Phase
+  * @{
+  */
+#define LL_SPI_PHASE_1EDGE                 0x00000000U               /*!< First clock transition is the first data capture edge  */
+#define LL_SPI_PHASE_2EDGE                 (SPI_CR1_CPHA)            /*!< Second clock transition is the first data capture edge */
+/**
+  * @}
+  */
+
+/** @defgroup SPI_LL_EC_POLARITY Clock Polarity
+  * @{
+  */
+#define LL_SPI_POLARITY_LOW                0x00000000U               /*!< Clock to 0 when idle */
+#define LL_SPI_POLARITY_HIGH               (SPI_CR1_CPOL)            /*!< Clock to 1 when idle */
+/**
+  * @}
+  */
+
+/** @defgroup SPI_LL_EC_BAUDRATEPRESCALER Baud Rate Prescaler
+  * @{
+  */
+#define LL_SPI_BAUDRATEPRESCALER_DIV2      0x00000000U                                    /*!< BaudRate control equal to fPCLK/2   */
+#define LL_SPI_BAUDRATEPRESCALER_DIV4      (SPI_CR1_BR_0)                                 /*!< BaudRate control equal to fPCLK/4   */
+#define LL_SPI_BAUDRATEPRESCALER_DIV8      (SPI_CR1_BR_1)                                 /*!< BaudRate control equal to fPCLK/8   */
+#define LL_SPI_BAUDRATEPRESCALER_DIV16     (SPI_CR1_BR_1 | SPI_CR1_BR_0)                  /*!< BaudRate control equal to fPCLK/16  */
+#define LL_SPI_BAUDRATEPRESCALER_DIV32     (SPI_CR1_BR_2)                                 /*!< BaudRate control equal to fPCLK/32  */
+#define LL_SPI_BAUDRATEPRESCALER_DIV64     (SPI_CR1_BR_2 | SPI_CR1_BR_0)                  /*!< BaudRate control equal to fPCLK/64  */
+#define LL_SPI_BAUDRATEPRESCALER_DIV128    (SPI_CR1_BR_2 | SPI_CR1_BR_1)                  /*!< BaudRate control equal to fPCLK/128 */
+#define LL_SPI_BAUDRATEPRESCALER_DIV256    (SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0)   /*!< BaudRate control equal to fPCLK/256 */
+/**
+  * @}
+  */
+
+/** @defgroup SPI_LL_EC_BIT_ORDER Transmission Bit Order
+  * @{
+  */
+#define LL_SPI_LSB_FIRST                   (SPI_CR1_LSBFIRST)        /*!< Data is transmitted/received with the LSB first */
+#define LL_SPI_MSB_FIRST                   0x00000000U               /*!< Data is transmitted/received with the MSB first */
+/**
+  * @}
+  */
+
+/** @defgroup SPI_LL_EC_TRANSFER_MODE Transfer Mode
+  * @{
+  */
+#define LL_SPI_FULL_DUPLEX                 0x00000000U                          /*!< Full-Duplex mode. Rx and Tx transfer on 2 lines */
+#define LL_SPI_SIMPLEX_RX                  (SPI_CR1_RXONLY)                     /*!< Simplex Rx mode.  Rx transfer only on 1 line    */
+#define LL_SPI_HALF_DUPLEX_RX              (SPI_CR1_BIDIMODE)                   /*!< Half-Duplex Rx mode. Rx transfer on 1 line      */
+#define LL_SPI_HALF_DUPLEX_TX              (SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE)  /*!< Half-Duplex Tx mode. Tx transfer on 1 line      */
+/**
+  * @}
+  */
+
+/** @defgroup SPI_LL_EC_NSS_MODE Slave Select Pin Mode
+  * @{
+  */
+#define LL_SPI_NSS_SOFT                    (SPI_CR1_SSM)                     /*!< NSS managed internally. NSS pin not used and free              */
+#define LL_SPI_NSS_HARD_INPUT              0x00000000U                       /*!< NSS pin used in Input. Only used in Master mode                */
+#define LL_SPI_NSS_HARD_OUTPUT             (((uint32_t)SPI_CR2_SSOE << 16U)) /*!< NSS pin used in Output. Only used in Slave mode as chip select */
+/**
+  * @}
+  */
+
+/** @defgroup SPI_LL_EC_DATAWIDTH Datawidth
+  * @{
+  */
+#define LL_SPI_DATAWIDTH_4BIT              (SPI_CR2_DS_0 | SPI_CR2_DS_1)                               /*!< Data length for SPI transfer:  4 bits */
+#define LL_SPI_DATAWIDTH_5BIT              (SPI_CR2_DS_2)                                              /*!< Data length for SPI transfer:  5 bits */
+#define LL_SPI_DATAWIDTH_6BIT              (SPI_CR2_DS_2 | SPI_CR2_DS_0)                               /*!< Data length for SPI transfer:  6 bits */
+#define LL_SPI_DATAWIDTH_7BIT              (SPI_CR2_DS_2 | SPI_CR2_DS_1)                               /*!< Data length for SPI transfer:  7 bits */
+#define LL_SPI_DATAWIDTH_8BIT              (SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0)                /*!< Data length for SPI transfer:  8 bits */
+#define LL_SPI_DATAWIDTH_9BIT              (SPI_CR2_DS_3)                                              /*!< Data length for SPI transfer:  9 bits */
+#define LL_SPI_DATAWIDTH_10BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_0)                               /*!< Data length for SPI transfer: 10 bits */
+#define LL_SPI_DATAWIDTH_11BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_1)                               /*!< Data length for SPI transfer: 11 bits */
+#define LL_SPI_DATAWIDTH_12BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_1 | SPI_CR2_DS_0)                /*!< Data length for SPI transfer: 12 bits */
+#define LL_SPI_DATAWIDTH_13BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_2)                               /*!< Data length for SPI transfer: 13 bits */
+#define LL_SPI_DATAWIDTH_14BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_2 | SPI_CR2_DS_0)                /*!< Data length for SPI transfer: 14 bits */
+#define LL_SPI_DATAWIDTH_15BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_2 | SPI_CR2_DS_1)                /*!< Data length for SPI transfer: 15 bits */
+#define LL_SPI_DATAWIDTH_16BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0) /*!< Data length for SPI transfer: 16 bits */
+/**
+  * @}
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/** @defgroup SPI_LL_EC_CRC_CALCULATION CRC Calculation
+  * @{
+  */
+#define LL_SPI_CRCCALCULATION_DISABLE      0x00000000U               /*!< CRC calculation disabled */
+#define LL_SPI_CRCCALCULATION_ENABLE       (SPI_CR1_CRCEN)           /*!< CRC calculation enabled  */
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/** @defgroup SPI_LL_EC_CRC_LENGTH CRC Length
+  * @{
+  */
+#define LL_SPI_CRC_8BIT                    0x00000000U               /*!<  8-bit CRC length */
+#define LL_SPI_CRC_16BIT                   (SPI_CR1_CRCL)            /*!< 16-bit CRC length */
+/**
+  * @}
+  */
+
+/** @defgroup SPI_LL_EC_RX_FIFO_TH RX FIFO Threshold
+  * @{
+  */
+#define LL_SPI_RX_FIFO_TH_HALF             0x00000000U               /*!< RXNE event is generated if FIFO level is greater than or equal to 1/2 (16-bit) */
+#define LL_SPI_RX_FIFO_TH_QUARTER          (SPI_CR2_FRXTH)           /*!< RXNE event is generated if FIFO level is greater than or equal to 1/4 (8-bit)  */
+/**
+  * @}
+  */
+
+/** @defgroup SPI_LL_EC_RX_FIFO RX FIFO Level
+  * @{
+  */
+#define LL_SPI_RX_FIFO_EMPTY               0x00000000U                       /*!< FIFO reception empty */
+#define LL_SPI_RX_FIFO_QUARTER_FULL        (SPI_SR_FRLVL_0)                  /*!< FIFO reception 1/4   */
+#define LL_SPI_RX_FIFO_HALF_FULL           (SPI_SR_FRLVL_1)                  /*!< FIFO reception 1/2   */
+#define LL_SPI_RX_FIFO_FULL                (SPI_SR_FRLVL_1 | SPI_SR_FRLVL_0) /*!< FIFO reception full  */
+/**
+  * @}
+  */
+
+/** @defgroup SPI_LL_EC_TX_FIFO TX FIFO Level
+  * @{
+  */
+#define LL_SPI_TX_FIFO_EMPTY               0x00000000U                       /*!< FIFO transmission empty */
+#define LL_SPI_TX_FIFO_QUARTER_FULL        (SPI_SR_FTLVL_0)                  /*!< FIFO transmission 1/4   */
+#define LL_SPI_TX_FIFO_HALF_FULL           (SPI_SR_FTLVL_1)                  /*!< FIFO transmission 1/2   */
+#define LL_SPI_TX_FIFO_FULL                (SPI_SR_FTLVL_1 | SPI_SR_FTLVL_0) /*!< FIFO transmission full  */
+/**
+  * @}
+  */
+
+/** @defgroup SPI_LL_EC_DMA_PARITY DMA Parity
+  * @{
+  */
+#define LL_SPI_DMA_PARITY_EVEN             0x00000000U   /*!< Select DMA parity Even */
+#define LL_SPI_DMA_PARITY_ODD              0x00000001U   /*!< Select DMA parity Odd  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup SPI_LL_Exported_Macros SPI Exported Macros
+  * @{
+  */
+
+/** @defgroup SPI_LL_EM_WRITE_READ Common Write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in SPI register
+  * @param  __INSTANCE__ SPI Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_SPI_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in SPI register
+  * @param  __INSTANCE__ SPI Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_SPI_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup SPI_LL_Exported_Functions SPI Exported Functions
+  * @{
+  */
+
+/** @defgroup SPI_LL_EF_Configuration Configuration
+  * @{
+  */
+
+/**
+  * @brief  Enable SPI peripheral
+  * @rmtoll CR1          SPE           LL_SPI_Enable
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
+{
+  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
+}
+
+/**
+  * @brief  Disable SPI peripheral
+  * @note   When disabling the SPI, follow the procedure described in the Reference Manual.
+  * @rmtoll CR1          SPE           LL_SPI_Disable
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_Disable(SPI_TypeDef *SPIx)
+{
+  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
+}
+
+/**
+  * @brief  Check if SPI peripheral is enabled
+  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
+{
+  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set SPI operation mode to Master or Slave
+  * @note   This bit should not be changed when communication is ongoing.
+  * @rmtoll CR1          MSTR          LL_SPI_SetMode\n
+  *         CR1          SSI           LL_SPI_SetMode
+  * @param  SPIx SPI Instance
+  * @param  Mode This parameter can be one of the following values:
+  *         @arg @ref LL_SPI_MODE_MASTER
+  *         @arg @ref LL_SPI_MODE_SLAVE
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_SetMode(SPI_TypeDef *SPIx, uint32_t Mode)
+{
+  MODIFY_REG(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI, Mode);
+}
+
+/**
+  * @brief  Get SPI operation mode (Master or Slave)
+  * @rmtoll CR1          MSTR          LL_SPI_GetMode\n
+  *         CR1          SSI           LL_SPI_GetMode
+  * @param  SPIx SPI Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SPI_MODE_MASTER
+  *         @arg @ref LL_SPI_MODE_SLAVE
+  */
+__STATIC_INLINE uint32_t LL_SPI_GetMode(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI));
+}
+
+/**
+  * @brief  Set serial protocol used
+  * @note   This bit should be written only when SPI is disabled (SPE = 0) for correct operation.
+  * @rmtoll CR2          FRF           LL_SPI_SetStandard
+  * @param  SPIx SPI Instance
+  * @param  Standard This parameter can be one of the following values:
+  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
+  *         @arg @ref LL_SPI_PROTOCOL_TI
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
+{
+  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
+}
+
+/**
+  * @brief  Get serial protocol used
+  * @rmtoll CR2          FRF           LL_SPI_GetStandard
+  * @param  SPIx SPI Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
+  *         @arg @ref LL_SPI_PROTOCOL_TI
+  */
+__STATIC_INLINE uint32_t LL_SPI_GetStandard(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_BIT(SPIx->CR2, SPI_CR2_FRF));
+}
+
+/**
+  * @brief  Set clock phase
+  * @note   This bit should not be changed when communication is ongoing.
+  *         This bit is not used in SPI TI mode.
+  * @rmtoll CR1          CPHA          LL_SPI_SetClockPhase
+  * @param  SPIx SPI Instance
+  * @param  ClockPhase This parameter can be one of the following values:
+  *         @arg @ref LL_SPI_PHASE_1EDGE
+  *         @arg @ref LL_SPI_PHASE_2EDGE
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_SetClockPhase(SPI_TypeDef *SPIx, uint32_t ClockPhase)
+{
+  MODIFY_REG(SPIx->CR1, SPI_CR1_CPHA, ClockPhase);
+}
+
+/**
+  * @brief  Get clock phase
+  * @rmtoll CR1          CPHA          LL_SPI_GetClockPhase
+  * @param  SPIx SPI Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SPI_PHASE_1EDGE
+  *         @arg @ref LL_SPI_PHASE_2EDGE
+  */
+__STATIC_INLINE uint32_t LL_SPI_GetClockPhase(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_CPHA));
+}
+
+/**
+  * @brief  Set clock polarity
+  * @note   This bit should not be changed when communication is ongoing.
+  *         This bit is not used in SPI TI mode.
+  * @rmtoll CR1          CPOL          LL_SPI_SetClockPolarity
+  * @param  SPIx SPI Instance
+  * @param  ClockPolarity This parameter can be one of the following values:
+  *         @arg @ref LL_SPI_POLARITY_LOW
+  *         @arg @ref LL_SPI_POLARITY_HIGH
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_SetClockPolarity(SPI_TypeDef *SPIx, uint32_t ClockPolarity)
+{
+  MODIFY_REG(SPIx->CR1, SPI_CR1_CPOL, ClockPolarity);
+}
+
+/**
+  * @brief  Get clock polarity
+  * @rmtoll CR1          CPOL          LL_SPI_GetClockPolarity
+  * @param  SPIx SPI Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SPI_POLARITY_LOW
+  *         @arg @ref LL_SPI_POLARITY_HIGH
+  */
+__STATIC_INLINE uint32_t LL_SPI_GetClockPolarity(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_CPOL));
+}
+
+/**
+  * @brief  Set baud rate prescaler
+  * @note   These bits should not be changed when communication is ongoing. SPI BaudRate = fPCLK/Prescaler.
+  * @rmtoll CR1          BR            LL_SPI_SetBaudRatePrescaler
+  * @param  SPIx SPI Instance
+  * @param  BaudRate This parameter can be one of the following values:
+  *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV2
+  *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV4
+  *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV8
+  *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV16
+  *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV32
+  *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV64
+  *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV128
+  *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV256
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_SetBaudRatePrescaler(SPI_TypeDef *SPIx, uint32_t BaudRate)
+{
+  MODIFY_REG(SPIx->CR1, SPI_CR1_BR, BaudRate);
+}
+
+/**
+  * @brief  Get baud rate prescaler
+  * @rmtoll CR1          BR            LL_SPI_GetBaudRatePrescaler
+  * @param  SPIx SPI Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV2
+  *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV4
+  *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV8
+  *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV16
+  *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV32
+  *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV64
+  *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV128
+  *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV256
+  */
+__STATIC_INLINE uint32_t LL_SPI_GetBaudRatePrescaler(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_BR));
+}
+
+/**
+  * @brief  Set transfer bit order
+  * @note   This bit should not be changed when communication is ongoing. This bit is not used in SPI TI mode.
+  * @rmtoll CR1          LSBFIRST      LL_SPI_SetTransferBitOrder
+  * @param  SPIx SPI Instance
+  * @param  BitOrder This parameter can be one of the following values:
+  *         @arg @ref LL_SPI_LSB_FIRST
+  *         @arg @ref LL_SPI_MSB_FIRST
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_SetTransferBitOrder(SPI_TypeDef *SPIx, uint32_t BitOrder)
+{
+  MODIFY_REG(SPIx->CR1, SPI_CR1_LSBFIRST, BitOrder);
+}
+
+/**
+  * @brief  Get transfer bit order
+  * @rmtoll CR1          LSBFIRST      LL_SPI_GetTransferBitOrder
+  * @param  SPIx SPI Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SPI_LSB_FIRST
+  *         @arg @ref LL_SPI_MSB_FIRST
+  */
+__STATIC_INLINE uint32_t LL_SPI_GetTransferBitOrder(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_LSBFIRST));
+}
+
+/**
+  * @brief  Set transfer direction mode
+  * @note   For Half-Duplex mode, Rx Direction is set by default.
+  *         In master mode, the MOSI pin is used and in slave mode, the MISO pin is used for Half-Duplex.
+  * @rmtoll CR1          RXONLY        LL_SPI_SetTransferDirection\n
+  *         CR1          BIDIMODE      LL_SPI_SetTransferDirection\n
+  *         CR1          BIDIOE        LL_SPI_SetTransferDirection
+  * @param  SPIx SPI Instance
+  * @param  TransferDirection This parameter can be one of the following values:
+  *         @arg @ref LL_SPI_FULL_DUPLEX
+  *         @arg @ref LL_SPI_SIMPLEX_RX
+  *         @arg @ref LL_SPI_HALF_DUPLEX_RX
+  *         @arg @ref LL_SPI_HALF_DUPLEX_TX
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_SetTransferDirection(SPI_TypeDef *SPIx, uint32_t TransferDirection)
+{
+  MODIFY_REG(SPIx->CR1, SPI_CR1_RXONLY | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE, TransferDirection);
+}
+
+/**
+  * @brief  Get transfer direction mode
+  * @rmtoll CR1          RXONLY        LL_SPI_GetTransferDirection\n
+  *         CR1          BIDIMODE      LL_SPI_GetTransferDirection\n
+  *         CR1          BIDIOE        LL_SPI_GetTransferDirection
+  * @param  SPIx SPI Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SPI_FULL_DUPLEX
+  *         @arg @ref LL_SPI_SIMPLEX_RX
+  *         @arg @ref LL_SPI_HALF_DUPLEX_RX
+  *         @arg @ref LL_SPI_HALF_DUPLEX_TX
+  */
+__STATIC_INLINE uint32_t LL_SPI_GetTransferDirection(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_RXONLY | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE));
+}
+
+/**
+  * @brief  Set frame data width
+  * @rmtoll CR2          DS            LL_SPI_SetDataWidth
+  * @param  SPIx SPI Instance
+  * @param  DataWidth This parameter can be one of the following values:
+  *         @arg @ref LL_SPI_DATAWIDTH_4BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_5BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_6BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_7BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_8BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_9BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_10BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_11BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_12BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_13BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_14BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_15BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_16BIT
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_SetDataWidth(SPI_TypeDef *SPIx, uint32_t DataWidth)
+{
+  MODIFY_REG(SPIx->CR2, SPI_CR2_DS, DataWidth);
+}
+
+/**
+  * @brief  Get frame data width
+  * @rmtoll CR2          DS            LL_SPI_GetDataWidth
+  * @param  SPIx SPI Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SPI_DATAWIDTH_4BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_5BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_6BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_7BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_8BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_9BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_10BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_11BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_12BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_13BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_14BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_15BIT
+  *         @arg @ref LL_SPI_DATAWIDTH_16BIT
+  */
+__STATIC_INLINE uint32_t LL_SPI_GetDataWidth(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_BIT(SPIx->CR2, SPI_CR2_DS));
+}
+
+/**
+  * @brief  Set threshold of RXFIFO that triggers an RXNE event
+  * @rmtoll CR2          FRXTH         LL_SPI_SetRxFIFOThreshold
+  * @param  SPIx SPI Instance
+  * @param  Threshold This parameter can be one of the following values:
+  *         @arg @ref LL_SPI_RX_FIFO_TH_HALF
+  *         @arg @ref LL_SPI_RX_FIFO_TH_QUARTER
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_SetRxFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold)
+{
+  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
+}
+
+/**
+  * @brief  Get threshold of RXFIFO that triggers an RXNE event
+  * @rmtoll CR2          FRXTH         LL_SPI_GetRxFIFOThreshold
+  * @param  SPIx SPI Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SPI_RX_FIFO_TH_HALF
+  *         @arg @ref LL_SPI_RX_FIFO_TH_QUARTER
+  */
+__STATIC_INLINE uint32_t LL_SPI_GetRxFIFOThreshold(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_BIT(SPIx->CR2, SPI_CR2_FRXTH));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup SPI_LL_EF_CRC_Management CRC Management
+  * @{
+  */
+
+/**
+  * @brief  Enable CRC
+  * @note   This bit should be written only when SPI is disabled (SPE = 0) for correct operation.
+  * @rmtoll CR1          CRCEN         LL_SPI_EnableCRC
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_EnableCRC(SPI_TypeDef *SPIx)
+{
+  SET_BIT(SPIx->CR1, SPI_CR1_CRCEN);
+}
+
+/**
+  * @brief  Disable CRC
+  * @note   This bit should be written only when SPI is disabled (SPE = 0) for correct operation.
+  * @rmtoll CR1          CRCEN         LL_SPI_DisableCRC
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_DisableCRC(SPI_TypeDef *SPIx)
+{
+  CLEAR_BIT(SPIx->CR1, SPI_CR1_CRCEN);
+}
+
+/**
+  * @brief  Check if CRC is enabled
+  * @note   This bit should be written only when SPI is disabled (SPE = 0) for correct operation.
+  * @rmtoll CR1          CRCEN         LL_SPI_IsEnabledCRC
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SPI_IsEnabledCRC(SPI_TypeDef *SPIx)
+{
+  return ((READ_BIT(SPIx->CR1, SPI_CR1_CRCEN) == (SPI_CR1_CRCEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set CRC Length
+  * @note   This bit should be written only when SPI is disabled (SPE = 0) for correct operation.
+  * @rmtoll CR1          CRCL          LL_SPI_SetCRCWidth
+  * @param  SPIx SPI Instance
+  * @param  CRCLength This parameter can be one of the following values:
+  *         @arg @ref LL_SPI_CRC_8BIT
+  *         @arg @ref LL_SPI_CRC_16BIT
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_SetCRCWidth(SPI_TypeDef *SPIx, uint32_t CRCLength)
+{
+  MODIFY_REG(SPIx->CR1, SPI_CR1_CRCL, CRCLength);
+}
+
+/**
+  * @brief  Get CRC Length
+  * @rmtoll CR1          CRCL          LL_SPI_GetCRCWidth
+  * @param  SPIx SPI Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SPI_CRC_8BIT
+  *         @arg @ref LL_SPI_CRC_16BIT
+  */
+__STATIC_INLINE uint32_t LL_SPI_GetCRCWidth(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_CRCL));
+}
+
+/**
+  * @brief  Set CRCNext to transfer CRC on the line
+  * @note   This bit has to be written as soon as the last data is written in the SPIx_DR register.
+  * @rmtoll CR1          CRCNEXT       LL_SPI_SetCRCNext
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_SetCRCNext(SPI_TypeDef *SPIx)
+{
+  SET_BIT(SPIx->CR1, SPI_CR1_CRCNEXT);
+}
+
+/**
+  * @brief  Set polynomial for CRC calculation
+  * @rmtoll CRCPR        CRCPOLY       LL_SPI_SetCRCPolynomial
+  * @param  SPIx SPI Instance
+  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
+{
+  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
+}
+
+/**
+  * @brief  Get polynomial for CRC calculation
+  * @rmtoll CRCPR        CRCPOLY       LL_SPI_GetCRCPolynomial
+  * @param  SPIx SPI Instance
+  * @retval Returned value is a number between Min_Data = 0x00 and Max_Data = 0xFFFF
+  */
+__STATIC_INLINE uint32_t LL_SPI_GetCRCPolynomial(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_REG(SPIx->CRCPR));
+}
+
+/**
+  * @brief  Get Rx CRC
+  * @rmtoll RXCRCR       RXCRC         LL_SPI_GetRxCRC
+  * @param  SPIx SPI Instance
+  * @retval Returned value is a number between Min_Data = 0x00 and Max_Data = 0xFFFF
+  */
+__STATIC_INLINE uint32_t LL_SPI_GetRxCRC(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_REG(SPIx->RXCRCR));
+}
+
+/**
+  * @brief  Get Tx CRC
+  * @rmtoll TXCRCR       TXCRC         LL_SPI_GetTxCRC
+  * @param  SPIx SPI Instance
+  * @retval Returned value is a number between Min_Data = 0x00 and Max_Data = 0xFFFF
+  */
+__STATIC_INLINE uint32_t LL_SPI_GetTxCRC(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_REG(SPIx->TXCRCR));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup SPI_LL_EF_NSS_Management Slave Select Pin Management
+  * @{
+  */
+
+/**
+  * @brief  Set NSS mode
+  * @note   LL_SPI_NSS_SOFT Mode is not used in SPI TI mode.
+  * @rmtoll CR1          SSM           LL_SPI_SetNSSMode\n
+  * @rmtoll CR2          SSOE          LL_SPI_SetNSSMode
+  * @param  SPIx SPI Instance
+  * @param  NSS This parameter can be one of the following values:
+  *         @arg @ref LL_SPI_NSS_SOFT
+  *         @arg @ref LL_SPI_NSS_HARD_INPUT
+  *         @arg @ref LL_SPI_NSS_HARD_OUTPUT
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_SetNSSMode(SPI_TypeDef *SPIx, uint32_t NSS)
+{
+  MODIFY_REG(SPIx->CR1, SPI_CR1_SSM,  NSS);
+  MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, ((uint32_t)(NSS >> 16U)));
+}
+
+/**
+  * @brief  Get NSS mode
+  * @rmtoll CR1          SSM           LL_SPI_GetNSSMode\n
+  * @rmtoll CR2          SSOE          LL_SPI_GetNSSMode
+  * @param  SPIx SPI Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SPI_NSS_SOFT
+  *         @arg @ref LL_SPI_NSS_HARD_INPUT
+  *         @arg @ref LL_SPI_NSS_HARD_OUTPUT
+  */
+__STATIC_INLINE uint32_t LL_SPI_GetNSSMode(SPI_TypeDef *SPIx)
+{
+  uint32_t Ssm  = (READ_BIT(SPIx->CR1, SPI_CR1_SSM));
+  uint32_t Ssoe = (READ_BIT(SPIx->CR2,  SPI_CR2_SSOE) << 16U);
+  return (Ssm | Ssoe);
+}
+
+/**
+  * @brief  Enable NSS pulse management
+  * @note   This bit should not be changed when communication is ongoing. This bit is not used in SPI TI mode.
+  * @rmtoll CR2          NSSP          LL_SPI_EnableNSSPulseMgt
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_EnableNSSPulseMgt(SPI_TypeDef *SPIx)
+{
+  SET_BIT(SPIx->CR2, SPI_CR2_NSSP);
+}
+
+/**
+  * @brief  Disable NSS pulse management
+  * @note   This bit should not be changed when communication is ongoing. This bit is not used in SPI TI mode.
+  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
+{
+  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
+}
+
+/**
+  * @brief  Check if NSS pulse is enabled
+  * @note   This bit should not be changed when communication is ongoing. This bit is not used in SPI TI mode.
+  * @rmtoll CR2          NSSP          LL_SPI_IsEnabledNSSPulse
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SPI_IsEnabledNSSPulse(SPI_TypeDef *SPIx)
+{
+  return ((READ_BIT(SPIx->CR2, SPI_CR2_NSSP) == (SPI_CR2_NSSP)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup SPI_LL_EF_FLAG_Management FLAG Management
+  * @{
+  */
+
+/**
+  * @brief  Check if Rx buffer is not empty
+  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
+{
+  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Tx buffer is empty
+  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
+{
+  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get CRC error flag
+  * @rmtoll SR           CRCERR        LL_SPI_IsActiveFlag_CRCERR
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_CRCERR(SPI_TypeDef *SPIx)
+{
+  return ((READ_BIT(SPIx->SR, SPI_SR_CRCERR) == (SPI_SR_CRCERR)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get mode fault error flag
+  * @rmtoll SR           MODF          LL_SPI_IsActiveFlag_MODF
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_MODF(SPI_TypeDef *SPIx)
+{
+  return ((READ_BIT(SPIx->SR, SPI_SR_MODF) == (SPI_SR_MODF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get overrun error flag
+  * @rmtoll SR           OVR           LL_SPI_IsActiveFlag_OVR
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_OVR(SPI_TypeDef *SPIx)
+{
+  return ((READ_BIT(SPIx->SR, SPI_SR_OVR) == (SPI_SR_OVR)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get busy flag
+  * @note   The BSY flag is cleared under any one of the following conditions:
+  * -When the SPI is correctly disabled
+  * -When a fault is detected in Master mode (MODF bit set to 1)
+  * -In Master mode, when it finishes a data transmission and no new data is ready to be
+  * sent
+  * -In Slave mode, when the BSY flag is set to '0' for at least one SPI clock cycle between
+  * each data transfer.
+  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
+{
+  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get frame format error flag
+  * @rmtoll SR           FRE           LL_SPI_IsActiveFlag_FRE
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_FRE(SPI_TypeDef *SPIx)
+{
+  return ((READ_BIT(SPIx->SR, SPI_SR_FRE) == (SPI_SR_FRE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get FIFO reception Level
+  * @rmtoll SR           FRLVL         LL_SPI_GetRxFIFOLevel
+  * @param  SPIx SPI Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SPI_RX_FIFO_EMPTY
+  *         @arg @ref LL_SPI_RX_FIFO_QUARTER_FULL
+  *         @arg @ref LL_SPI_RX_FIFO_HALF_FULL
+  *         @arg @ref LL_SPI_RX_FIFO_FULL
+  */
+__STATIC_INLINE uint32_t LL_SPI_GetRxFIFOLevel(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_BIT(SPIx->SR, SPI_SR_FRLVL));
+}
+
+/**
+  * @brief  Get FIFO Transmission Level
+  * @rmtoll SR           FTLVL         LL_SPI_GetTxFIFOLevel
+  * @param  SPIx SPI Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SPI_TX_FIFO_EMPTY
+  *         @arg @ref LL_SPI_TX_FIFO_QUARTER_FULL
+  *         @arg @ref LL_SPI_TX_FIFO_HALF_FULL
+  *         @arg @ref LL_SPI_TX_FIFO_FULL
+  */
+__STATIC_INLINE uint32_t LL_SPI_GetTxFIFOLevel(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_BIT(SPIx->SR, SPI_SR_FTLVL));
+}
+
+/**
+  * @brief  Clear CRC error flag
+  * @rmtoll SR           CRCERR        LL_SPI_ClearFlag_CRCERR
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_ClearFlag_CRCERR(SPI_TypeDef *SPIx)
+{
+  CLEAR_BIT(SPIx->SR, SPI_SR_CRCERR);
+}
+
+/**
+  * @brief  Clear mode fault error flag
+  * @note   Clearing this flag is done by a read access to the SPIx_SR
+  *         register followed by a write access to the SPIx_CR1 register
+  * @rmtoll SR           MODF          LL_SPI_ClearFlag_MODF
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_ClearFlag_MODF(SPI_TypeDef *SPIx)
+{
+  __IO uint32_t tmpreg_sr;
+  tmpreg_sr = SPIx->SR;
+  (void) tmpreg_sr;
+  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
+}
+
+/**
+  * @brief  Clear overrun error flag
+  * @note   Clearing this flag is done by a read access to the SPIx_DR
+  *         register followed by a read access to the SPIx_SR register
+  * @rmtoll SR           OVR           LL_SPI_ClearFlag_OVR
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_ClearFlag_OVR(SPI_TypeDef *SPIx)
+{
+  __IO uint32_t tmpreg;
+  tmpreg = SPIx->DR;
+  (void) tmpreg;
+  tmpreg = SPIx->SR;
+  (void) tmpreg;
+}
+
+/**
+  * @brief  Clear frame format error flag
+  * @note   Clearing this flag is done by reading SPIx_SR register
+  * @rmtoll SR           FRE           LL_SPI_ClearFlag_FRE
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_ClearFlag_FRE(SPI_TypeDef *SPIx)
+{
+  __IO uint32_t tmpreg;
+  tmpreg = SPIx->SR;
+  (void) tmpreg;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup SPI_LL_EF_IT_Management Interrupt Management
+  * @{
+  */
+
+/**
+  * @brief  Enable error interrupt
+  * @note   This bit controls the generation of an interrupt when an error condition occurs (CRCERR, OVR, MODF in SPI mode, FRE at TI mode).
+  * @rmtoll CR2          ERRIE         LL_SPI_EnableIT_ERR
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_EnableIT_ERR(SPI_TypeDef *SPIx)
+{
+  SET_BIT(SPIx->CR2, SPI_CR2_ERRIE);
+}
+
+/**
+  * @brief  Enable Rx buffer not empty interrupt
+  * @rmtoll CR2          RXNEIE        LL_SPI_EnableIT_RXNE
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_EnableIT_RXNE(SPI_TypeDef *SPIx)
+{
+  SET_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
+}
+
+/**
+  * @brief  Enable Tx buffer empty interrupt
+  * @rmtoll CR2          TXEIE         LL_SPI_EnableIT_TXE
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_EnableIT_TXE(SPI_TypeDef *SPIx)
+{
+  SET_BIT(SPIx->CR2, SPI_CR2_TXEIE);
+}
+
+/**
+  * @brief  Disable error interrupt
+  * @note   This bit controls the generation of an interrupt when an error condition occurs (CRCERR, OVR, MODF in SPI mode, FRE at TI mode).
+  * @rmtoll CR2          ERRIE         LL_SPI_DisableIT_ERR
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_DisableIT_ERR(SPI_TypeDef *SPIx)
+{
+  CLEAR_BIT(SPIx->CR2, SPI_CR2_ERRIE);
+}
+
+/**
+  * @brief  Disable Rx buffer not empty interrupt
+  * @rmtoll CR2          RXNEIE        LL_SPI_DisableIT_RXNE
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_DisableIT_RXNE(SPI_TypeDef *SPIx)
+{
+  CLEAR_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
+}
+
+/**
+  * @brief  Disable Tx buffer empty interrupt
+  * @rmtoll CR2          TXEIE         LL_SPI_DisableIT_TXE
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_DisableIT_TXE(SPI_TypeDef *SPIx)
+{
+  CLEAR_BIT(SPIx->CR2, SPI_CR2_TXEIE);
+}
+
+/**
+  * @brief  Check if error interrupt is enabled
+  * @rmtoll CR2          ERRIE         LL_SPI_IsEnabledIT_ERR
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_ERR(SPI_TypeDef *SPIx)
+{
+  return ((READ_BIT(SPIx->CR2, SPI_CR2_ERRIE) == (SPI_CR2_ERRIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Rx buffer not empty interrupt is enabled
+  * @rmtoll CR2          RXNEIE        LL_SPI_IsEnabledIT_RXNE
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_RXNE(SPI_TypeDef *SPIx)
+{
+  return ((READ_BIT(SPIx->CR2, SPI_CR2_RXNEIE) == (SPI_CR2_RXNEIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Tx buffer empty interrupt
+  * @rmtoll CR2          TXEIE         LL_SPI_IsEnabledIT_TXE
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_TXE(SPI_TypeDef *SPIx)
+{
+  return ((READ_BIT(SPIx->CR2, SPI_CR2_TXEIE) == (SPI_CR2_TXEIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup SPI_LL_EF_DMA_Management DMA Management
+  * @{
+  */
+
+/**
+  * @brief  Enable DMA Rx
+  * @rmtoll CR2          RXDMAEN       LL_SPI_EnableDMAReq_RX
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_EnableDMAReq_RX(SPI_TypeDef *SPIx)
+{
+  SET_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
+}
+
+/**
+  * @brief  Disable DMA Rx
+  * @rmtoll CR2          RXDMAEN       LL_SPI_DisableDMAReq_RX
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_DisableDMAReq_RX(SPI_TypeDef *SPIx)
+{
+  CLEAR_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
+}
+
+/**
+  * @brief  Check if DMA Rx is enabled
+  * @rmtoll CR2          RXDMAEN       LL_SPI_IsEnabledDMAReq_RX
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SPI_IsEnabledDMAReq_RX(SPI_TypeDef *SPIx)
+{
+  return ((READ_BIT(SPIx->CR2, SPI_CR2_RXDMAEN) == (SPI_CR2_RXDMAEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable DMA Tx
+  * @rmtoll CR2          TXDMAEN       LL_SPI_EnableDMAReq_TX
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_EnableDMAReq_TX(SPI_TypeDef *SPIx)
+{
+  SET_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
+}
+
+/**
+  * @brief  Disable DMA Tx
+  * @rmtoll CR2          TXDMAEN       LL_SPI_DisableDMAReq_TX
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_DisableDMAReq_TX(SPI_TypeDef *SPIx)
+{
+  CLEAR_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
+}
+
+/**
+  * @brief  Check if DMA Tx is enabled
+  * @rmtoll CR2          TXDMAEN       LL_SPI_IsEnabledDMAReq_TX
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SPI_IsEnabledDMAReq_TX(SPI_TypeDef *SPIx)
+{
+  return ((READ_BIT(SPIx->CR2, SPI_CR2_TXDMAEN) == (SPI_CR2_TXDMAEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set parity of  Last DMA reception
+  * @rmtoll CR2          LDMARX        LL_SPI_SetDMAParity_RX
+  * @param  SPIx SPI Instance
+  * @param  Parity This parameter can be one of the following values:
+  *         @arg @ref LL_SPI_DMA_PARITY_ODD
+  *         @arg @ref LL_SPI_DMA_PARITY_EVEN
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_SetDMAParity_RX(SPI_TypeDef *SPIx, uint32_t Parity)
+{
+  MODIFY_REG(SPIx->CR2, SPI_CR2_LDMARX, (Parity << SPI_CR2_LDMARX_Pos));
+}
+
+/**
+  * @brief  Get parity configuration for  Last DMA reception
+  * @rmtoll CR2          LDMARX        LL_SPI_GetDMAParity_RX
+  * @param  SPIx SPI Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SPI_DMA_PARITY_ODD
+  *         @arg @ref LL_SPI_DMA_PARITY_EVEN
+  */
+__STATIC_INLINE uint32_t LL_SPI_GetDMAParity_RX(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_BIT(SPIx->CR2, SPI_CR2_LDMARX) >> SPI_CR2_LDMARX_Pos);
+}
+
+/**
+  * @brief  Set parity of  Last DMA transmission
+  * @rmtoll CR2          LDMATX        LL_SPI_SetDMAParity_TX
+  * @param  SPIx SPI Instance
+  * @param  Parity This parameter can be one of the following values:
+  *         @arg @ref LL_SPI_DMA_PARITY_ODD
+  *         @arg @ref LL_SPI_DMA_PARITY_EVEN
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_SetDMAParity_TX(SPI_TypeDef *SPIx, uint32_t Parity)
+{
+  MODIFY_REG(SPIx->CR2, SPI_CR2_LDMATX, (Parity << SPI_CR2_LDMATX_Pos));
+}
+
+/**
+  * @brief  Get parity configuration for Last DMA transmission
+  * @rmtoll CR2          LDMATX        LL_SPI_GetDMAParity_TX
+  * @param  SPIx SPI Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SPI_DMA_PARITY_ODD
+  *         @arg @ref LL_SPI_DMA_PARITY_EVEN
+  */
+__STATIC_INLINE uint32_t LL_SPI_GetDMAParity_TX(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_BIT(SPIx->CR2, SPI_CR2_LDMATX) >> SPI_CR2_LDMATX_Pos);
+}
+
+/**
+  * @brief  Get the data register address used for DMA transfer
+  * @rmtoll DR           DR            LL_SPI_DMA_GetRegAddr
+  * @param  SPIx SPI Instance
+  * @retval Address of data register
+  */
+__STATIC_INLINE uint32_t LL_SPI_DMA_GetRegAddr(SPI_TypeDef *SPIx)
+{
+  return (uint32_t) &(SPIx->DR);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup SPI_LL_EF_DATA_Management DATA Management
+  * @{
+  */
+
+/**
+  * @brief  Read 8-Bits in the data register
+  * @rmtoll DR           DR            LL_SPI_ReceiveData8
+  * @param  SPIx SPI Instance
+  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
+  */
+__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
+{
+  return (*((__IO uint8_t *)&SPIx->DR));
+}
+
+/**
+  * @brief  Read 16-Bits in the data register
+  * @rmtoll DR           DR            LL_SPI_ReceiveData16
+  * @param  SPIx SPI Instance
+  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFFFF
+  */
+__STATIC_INLINE uint16_t LL_SPI_ReceiveData16(SPI_TypeDef *SPIx)
+{
+  return (uint16_t)(READ_REG(SPIx->DR));
+}
+
+/**
+  * @brief  Write 8-Bits in the data register
+  * @rmtoll DR           DR            LL_SPI_TransmitData8
+  * @param  SPIx SPI Instance
+  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
+{
+#if defined (__GNUC__)
+  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
+  *spidr = TxData;
+#else
+  *((__IO uint8_t *)&SPIx->DR) = TxData;
+#endif /* __GNUC__ */
+}
+
+/**
+  * @brief  Write 16-Bits in the data register
+  * @rmtoll DR           DR            LL_SPI_TransmitData16
+  * @param  SPIx SPI Instance
+  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_SPI_TransmitData16(SPI_TypeDef *SPIx, uint16_t TxData)
+{
+#if defined (__GNUC__)
+  __IO uint16_t *spidr = ((__IO uint16_t *)&SPIx->DR);
+  *spidr = TxData;
+#else
+  SPIx->DR = TxData;
+#endif /* __GNUC__ */
+}
+
+/**
+  * @}
+  */
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup SPI_LL_EF_Init Initialization and de-initialization functions
+  * @{
+  */
+
+ErrorStatus LL_SPI_DeInit(SPI_TypeDef *SPIx);
+ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct);
+void        LL_SPI_StructInit(LL_SPI_InitTypeDef *SPI_InitStruct);
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#if defined(SPI_I2S_SUPPORT)
+/** @defgroup I2S_LL I2S
+  * @{
+  */
+
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup I2S_LL_ES_INIT I2S Exported Init structure
+  * @{
+  */
+
+/**
+  * @brief  I2S Init structure definition
+  */
+
+typedef struct
+{
+  uint32_t Mode;                    /*!< Specifies the I2S operating mode.
+                                         This parameter can be a value of @ref I2S_LL_EC_MODE
+
+                                         This feature can be modified afterwards using unitary function @ref LL_I2S_SetTransferMode().*/
+
+  uint32_t Standard;                /*!< Specifies the standard used for the I2S communication.
+                                         This parameter can be a value of @ref I2S_LL_EC_STANDARD
+
+                                         This feature can be modified afterwards using unitary function @ref LL_I2S_SetStandard().*/
+
+
+  uint32_t DataFormat;              /*!< Specifies the data format for the I2S communication.
+                                         This parameter can be a value of @ref I2S_LL_EC_DATA_FORMAT
+
+                                         This feature can be modified afterwards using unitary function @ref LL_I2S_SetDataFormat().*/
+
+
+  uint32_t MCLKOutput;              /*!< Specifies whether the I2S MCLK output is enabled or not.
+                                         This parameter can be a value of @ref I2S_LL_EC_MCLK_OUTPUT
+
+                                         This feature can be modified afterwards using unitary functions @ref LL_I2S_EnableMasterClock() or @ref LL_I2S_DisableMasterClock.*/
+
+
+  uint32_t AudioFreq;               /*!< Specifies the frequency selected for the I2S communication.
+                                         This parameter can be a value of @ref I2S_LL_EC_AUDIO_FREQ
+
+                                         Audio Frequency can be modified afterwards using Reference manual formulas to calculate Prescaler Linear, Parity
+                                         and unitary functions @ref LL_I2S_SetPrescalerLinear() and @ref LL_I2S_SetPrescalerParity() to set it.*/
+
+
+  uint32_t ClockPolarity;           /*!< Specifies the idle state of the I2S clock.
+                                         This parameter can be a value of @ref I2S_LL_EC_POLARITY
+
+                                         This feature can be modified afterwards using unitary function @ref LL_I2S_SetClockPolarity().*/
+
+} LL_I2S_InitTypeDef;
+
+/**
+  * @}
+  */
+#endif /*USE_FULL_LL_DRIVER*/
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup I2S_LL_Exported_Constants I2S Exported Constants
+  * @{
+  */
+
+/** @defgroup I2S_LL_EC_GET_FLAG Get Flags Defines
+  * @brief    Flags defines which can be used with LL_I2S_ReadReg function
+  * @{
+  */
+#define LL_I2S_SR_RXNE                     LL_SPI_SR_RXNE            /*!< Rx buffer not empty flag         */
+#define LL_I2S_SR_TXE                      LL_SPI_SR_TXE             /*!< Tx buffer empty flag             */
+#define LL_I2S_SR_BSY                      LL_SPI_SR_BSY             /*!< Busy flag                        */
+#define LL_I2S_SR_UDR                      SPI_SR_UDR                /*!< Underrun flag                    */
+#define LL_I2S_SR_OVR                      LL_SPI_SR_OVR             /*!< Overrun flag                     */
+#define LL_I2S_SR_FRE                      LL_SPI_SR_FRE             /*!< TI mode frame format error flag  */
+/**
+  * @}
+  */
+
+/** @defgroup SPI_LL_EC_IT IT Defines
+  * @brief    IT defines which can be used with LL_SPI_ReadReg and  LL_SPI_WriteReg functions
+  * @{
+  */
+#define LL_I2S_CR2_RXNEIE                  LL_SPI_CR2_RXNEIE         /*!< Rx buffer not empty interrupt enable */
+#define LL_I2S_CR2_TXEIE                   LL_SPI_CR2_TXEIE          /*!< Tx buffer empty interrupt enable     */
+#define LL_I2S_CR2_ERRIE                   LL_SPI_CR2_ERRIE          /*!< Error interrupt enable               */
+/**
+  * @}
+  */
+
+/** @defgroup I2S_LL_EC_DATA_FORMAT Data format
+  * @{
+  */
+#define LL_I2S_DATAFORMAT_16B              0x00000000U                                   /*!< Data length 16 bits, Channel length 16bit */
+#define LL_I2S_DATAFORMAT_16B_EXTENDED     (SPI_I2SCFGR_CHLEN)                           /*!< Data length 16 bits, Channel length 32bit */
+#define LL_I2S_DATAFORMAT_24B              (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_0)    /*!< Data length 24 bits, Channel length 32bit */
+#define LL_I2S_DATAFORMAT_32B              (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_1)    /*!< Data length 16 bits, Channel length 32bit */
+/**
+  * @}
+  */
+
+/** @defgroup I2S_LL_EC_POLARITY Clock Polarity
+  * @{
+  */
+#define LL_I2S_POLARITY_LOW                0x00000000U               /*!< Clock steady state is low level  */
+#define LL_I2S_POLARITY_HIGH               (SPI_I2SCFGR_CKPOL)       /*!< Clock steady state is high level */
+/**
+  * @}
+  */
+
+/** @defgroup I2S_LL_EC_STANDARD I2s Standard
+  * @{
+  */
+#define LL_I2S_STANDARD_PHILIPS            0x00000000U                                                         /*!< I2S standard philips                      */
+#define LL_I2S_STANDARD_MSB                (SPI_I2SCFGR_I2SSTD_0)                                              /*!< MSB justified standard (left justified)   */
+#define LL_I2S_STANDARD_LSB                (SPI_I2SCFGR_I2SSTD_1)                                              /*!< LSB justified standard (right justified)  */
+#define LL_I2S_STANDARD_PCM_SHORT          (SPI_I2SCFGR_I2SSTD_0 | SPI_I2SCFGR_I2SSTD_1)                       /*!< PCM standard, short frame synchronization */
+#define LL_I2S_STANDARD_PCM_LONG           (SPI_I2SCFGR_I2SSTD_0 | SPI_I2SCFGR_I2SSTD_1 | SPI_I2SCFGR_PCMSYNC) /*!< PCM standard, long frame synchronization  */
+/**
+  * @}
+  */
+
+/** @defgroup I2S_LL_EC_MODE Operation Mode
+  * @{
+  */
+#define LL_I2S_MODE_SLAVE_TX               0x00000000U                                   /*!< Slave Tx configuration  */
+#define LL_I2S_MODE_SLAVE_RX               (SPI_I2SCFGR_I2SCFG_0)                        /*!< Slave Rx configuration  */
+#define LL_I2S_MODE_MASTER_TX              (SPI_I2SCFGR_I2SCFG_1)                        /*!< Master Tx configuration */
+#define LL_I2S_MODE_MASTER_RX              (SPI_I2SCFGR_I2SCFG_0 | SPI_I2SCFGR_I2SCFG_1) /*!< Master Rx configuration */
+/**
+  * @}
+  */
+
+/** @defgroup I2S_LL_EC_PRESCALER_FACTOR Prescaler Factor
+  * @{
+  */
+#define LL_I2S_PRESCALER_PARITY_EVEN       0x00000000U               /*!< Odd factor: Real divider value is =  I2SDIV * 2    */
+#define LL_I2S_PRESCALER_PARITY_ODD        (SPI_I2SPR_ODD >> 8U)     /*!< Odd factor: Real divider value is = (I2SDIV * 2)+1 */
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+
+/** @defgroup I2S_LL_EC_MCLK_OUTPUT MCLK Output
+  * @{
+  */
+#define LL_I2S_MCLK_OUTPUT_DISABLE         0x00000000U               /*!< Master clock output is disabled */
+#define LL_I2S_MCLK_OUTPUT_ENABLE          (SPI_I2SPR_MCKOE)         /*!< Master clock output is enabled  */
+/**
+  * @}
+  */
+
+/** @defgroup I2S_LL_EC_AUDIO_FREQ Audio Frequency
+  * @{
+  */
+
+#define LL_I2S_AUDIOFREQ_192K              192000U       /*!< Audio Frequency configuration 192000 Hz       */
+#define LL_I2S_AUDIOFREQ_96K               96000U        /*!< Audio Frequency configuration  96000 Hz       */
+#define LL_I2S_AUDIOFREQ_48K               48000U        /*!< Audio Frequency configuration  48000 Hz       */
+#define LL_I2S_AUDIOFREQ_44K               44100U        /*!< Audio Frequency configuration  44100 Hz       */
+#define LL_I2S_AUDIOFREQ_32K               32000U        /*!< Audio Frequency configuration  32000 Hz       */
+#define LL_I2S_AUDIOFREQ_22K               22050U        /*!< Audio Frequency configuration  22050 Hz       */
+#define LL_I2S_AUDIOFREQ_16K               16000U        /*!< Audio Frequency configuration  16000 Hz       */
+#define LL_I2S_AUDIOFREQ_11K               11025U        /*!< Audio Frequency configuration  11025 Hz       */
+#define LL_I2S_AUDIOFREQ_8K                8000U         /*!< Audio Frequency configuration   8000 Hz       */
+#define LL_I2S_AUDIOFREQ_DEFAULT           2U            /*!< Audio Freq not specified. Register I2SDIV = 2 */
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup I2S_LL_Exported_Macros I2S Exported Macros
+  * @{
+  */
+
+/** @defgroup I2S_LL_EM_WRITE_READ Common Write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in I2S register
+  * @param  __INSTANCE__ I2S Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_I2S_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in I2S register
+  * @param  __INSTANCE__ I2S Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_I2S_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup I2S_LL_Exported_Functions I2S Exported Functions
+  * @{
+  */
+
+/** @defgroup I2S_LL_EF_Configuration Configuration
+  * @{
+  */
+
+/**
+  * @brief  Select I2S mode and Enable I2S peripheral
+  * @rmtoll I2SCFGR      I2SMOD        LL_I2S_Enable\n
+  *         I2SCFGR      I2SE          LL_I2S_Enable
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_Enable(SPI_TypeDef *SPIx)
+{
+  SET_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD | SPI_I2SCFGR_I2SE);
+}
+
+/**
+  * @brief  Disable I2S peripheral
+  * @rmtoll I2SCFGR      I2SE          LL_I2S_Disable
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_Disable(SPI_TypeDef *SPIx)
+{
+  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD | SPI_I2SCFGR_I2SE);
+}
+
+/**
+  * @brief  Check if I2S peripheral is enabled
+  * @rmtoll I2SCFGR      I2SE          LL_I2S_IsEnabled
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2S_IsEnabled(SPI_TypeDef *SPIx)
+{
+  return ((READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SE) == (SPI_I2SCFGR_I2SE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set I2S data frame length
+  * @rmtoll I2SCFGR      DATLEN        LL_I2S_SetDataFormat\n
+  *         I2SCFGR      CHLEN         LL_I2S_SetDataFormat
+  * @param  SPIx SPI Instance
+  * @param  DataFormat This parameter can be one of the following values:
+  *         @arg @ref LL_I2S_DATAFORMAT_16B
+  *         @arg @ref LL_I2S_DATAFORMAT_16B_EXTENDED
+  *         @arg @ref LL_I2S_DATAFORMAT_24B
+  *         @arg @ref LL_I2S_DATAFORMAT_32B
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_SetDataFormat(SPI_TypeDef *SPIx, uint32_t DataFormat)
+{
+  MODIFY_REG(SPIx->I2SCFGR, SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN, DataFormat);
+}
+
+/**
+  * @brief  Get I2S data frame length
+  * @rmtoll I2SCFGR      DATLEN        LL_I2S_GetDataFormat\n
+  *         I2SCFGR      CHLEN         LL_I2S_GetDataFormat
+  * @param  SPIx SPI Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_I2S_DATAFORMAT_16B
+  *         @arg @ref LL_I2S_DATAFORMAT_16B_EXTENDED
+  *         @arg @ref LL_I2S_DATAFORMAT_24B
+  *         @arg @ref LL_I2S_DATAFORMAT_32B
+  */
+__STATIC_INLINE uint32_t LL_I2S_GetDataFormat(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN));
+}
+
+/**
+  * @brief  Set I2S clock polarity
+  * @rmtoll I2SCFGR      CKPOL         LL_I2S_SetClockPolarity
+  * @param  SPIx SPI Instance
+  * @param  ClockPolarity This parameter can be one of the following values:
+  *         @arg @ref LL_I2S_POLARITY_LOW
+  *         @arg @ref LL_I2S_POLARITY_HIGH
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_SetClockPolarity(SPI_TypeDef *SPIx, uint32_t ClockPolarity)
+{
+  SET_BIT(SPIx->I2SCFGR, ClockPolarity);
+}
+
+/**
+  * @brief  Get I2S clock polarity
+  * @rmtoll I2SCFGR      CKPOL         LL_I2S_GetClockPolarity
+  * @param  SPIx SPI Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_I2S_POLARITY_LOW
+  *         @arg @ref LL_I2S_POLARITY_HIGH
+  */
+__STATIC_INLINE uint32_t LL_I2S_GetClockPolarity(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_CKPOL));
+}
+
+/**
+  * @brief  Set I2S standard protocol
+  * @rmtoll I2SCFGR      I2SSTD        LL_I2S_SetStandard\n
+  *         I2SCFGR      PCMSYNC       LL_I2S_SetStandard
+  * @param  SPIx SPI Instance
+  * @param  Standard This parameter can be one of the following values:
+  *         @arg @ref LL_I2S_STANDARD_PHILIPS
+  *         @arg @ref LL_I2S_STANDARD_MSB
+  *         @arg @ref LL_I2S_STANDARD_LSB
+  *         @arg @ref LL_I2S_STANDARD_PCM_SHORT
+  *         @arg @ref LL_I2S_STANDARD_PCM_LONG
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
+{
+  MODIFY_REG(SPIx->I2SCFGR, SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC, Standard);
+}
+
+/**
+  * @brief  Get I2S standard protocol
+  * @rmtoll I2SCFGR      I2SSTD        LL_I2S_GetStandard\n
+  *         I2SCFGR      PCMSYNC       LL_I2S_GetStandard
+  * @param  SPIx SPI Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_I2S_STANDARD_PHILIPS
+  *         @arg @ref LL_I2S_STANDARD_MSB
+  *         @arg @ref LL_I2S_STANDARD_LSB
+  *         @arg @ref LL_I2S_STANDARD_PCM_SHORT
+  *         @arg @ref LL_I2S_STANDARD_PCM_LONG
+  */
+__STATIC_INLINE uint32_t LL_I2S_GetStandard(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC));
+}
+
+/**
+  * @brief  Set I2S transfer mode
+  * @rmtoll I2SCFGR      I2SCFG        LL_I2S_SetTransferMode
+  * @param  SPIx SPI Instance
+  * @param  Mode This parameter can be one of the following values:
+  *         @arg @ref LL_I2S_MODE_SLAVE_TX
+  *         @arg @ref LL_I2S_MODE_SLAVE_RX
+  *         @arg @ref LL_I2S_MODE_MASTER_TX
+  *         @arg @ref LL_I2S_MODE_MASTER_RX
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_SetTransferMode(SPI_TypeDef *SPIx, uint32_t Mode)
+{
+  MODIFY_REG(SPIx->I2SCFGR, SPI_I2SCFGR_I2SCFG, Mode);
+}
+
+/**
+  * @brief  Get I2S transfer mode
+  * @rmtoll I2SCFGR      I2SCFG        LL_I2S_GetTransferMode
+  * @param  SPIx SPI Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_I2S_MODE_SLAVE_TX
+  *         @arg @ref LL_I2S_MODE_SLAVE_RX
+  *         @arg @ref LL_I2S_MODE_MASTER_TX
+  *         @arg @ref LL_I2S_MODE_MASTER_RX
+  */
+__STATIC_INLINE uint32_t LL_I2S_GetTransferMode(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SCFG));
+}
+
+/**
+  * @brief  Set I2S linear prescaler
+  * @rmtoll I2SPR        I2SDIV        LL_I2S_SetPrescalerLinear
+  * @param  SPIx SPI Instance
+  * @param  PrescalerLinear Value between Min_Data=0x02 and Max_Data=0xFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_SetPrescalerLinear(SPI_TypeDef *SPIx, uint8_t PrescalerLinear)
+{
+  MODIFY_REG(SPIx->I2SPR, SPI_I2SPR_I2SDIV, PrescalerLinear);
+}
+
+/**
+  * @brief  Get I2S linear prescaler
+  * @rmtoll I2SPR        I2SDIV        LL_I2S_GetPrescalerLinear
+  * @param  SPIx SPI Instance
+  * @retval PrescalerLinear Value between Min_Data=0x02 and Max_Data=0xFF
+  */
+__STATIC_INLINE uint32_t LL_I2S_GetPrescalerLinear(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_BIT(SPIx->I2SPR, SPI_I2SPR_I2SDIV));
+}
+
+/**
+  * @brief  Set I2S parity prescaler
+  * @rmtoll I2SPR        ODD           LL_I2S_SetPrescalerParity
+  * @param  SPIx SPI Instance
+  * @param  PrescalerParity This parameter can be one of the following values:
+  *         @arg @ref LL_I2S_PRESCALER_PARITY_EVEN
+  *         @arg @ref LL_I2S_PRESCALER_PARITY_ODD
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_SetPrescalerParity(SPI_TypeDef *SPIx, uint32_t PrescalerParity)
+{
+  MODIFY_REG(SPIx->I2SPR, SPI_I2SPR_ODD, PrescalerParity << 8U);
+}
+
+/**
+  * @brief  Get I2S parity prescaler
+  * @rmtoll I2SPR        ODD           LL_I2S_GetPrescalerParity
+  * @param  SPIx SPI Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_I2S_PRESCALER_PARITY_EVEN
+  *         @arg @ref LL_I2S_PRESCALER_PARITY_ODD
+  */
+__STATIC_INLINE uint32_t LL_I2S_GetPrescalerParity(SPI_TypeDef *SPIx)
+{
+  return (uint32_t)(READ_BIT(SPIx->I2SPR, SPI_I2SPR_ODD) >> 8U);
+}
+
+/**
+  * @brief  Enable the master clock output (Pin MCK)
+  * @rmtoll I2SPR        MCKOE         LL_I2S_EnableMasterClock
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_EnableMasterClock(SPI_TypeDef *SPIx)
+{
+  SET_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE);
+}
+
+/**
+  * @brief  Disable the master clock output (Pin MCK)
+  * @rmtoll I2SPR        MCKOE         LL_I2S_DisableMasterClock
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_DisableMasterClock(SPI_TypeDef *SPIx)
+{
+  CLEAR_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE);
+}
+
+/**
+  * @brief  Check if the master clock output (Pin MCK) is enabled
+  * @rmtoll I2SPR        MCKOE         LL_I2S_IsEnabledMasterClock
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2S_IsEnabledMasterClock(SPI_TypeDef *SPIx)
+{
+  return ((READ_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE) == (SPI_I2SPR_MCKOE)) ? 1UL : 0UL);
+}
+
+#if defined(SPI_I2SCFGR_ASTRTEN)
+/**
+  * @brief  Enable asynchronous start
+  * @rmtoll I2SCFGR      ASTRTEN       LL_I2S_EnableAsyncStart
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_EnableAsyncStart(SPI_TypeDef *SPIx)
+{
+  SET_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
+}
+
+/**
+  * @brief  Disable  asynchronous start
+  * @rmtoll I2SCFGR      ASTRTEN       LL_I2S_DisableAsyncStart
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_DisableAsyncStart(SPI_TypeDef *SPIx)
+{
+  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
+}
+
+/**
+  * @brief  Check if asynchronous start is enabled
+  * @rmtoll I2SCFGR      ASTRTEN       LL_I2S_IsEnabledAsyncStart
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2S_IsEnabledAsyncStart(SPI_TypeDef *SPIx)
+{
+  return ((READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_ASTRTEN) == (SPI_I2SCFGR_ASTRTEN)) ? 1UL : 0UL);
+}
+#endif /* SPI_I2SCFGR_ASTRTEN */
+
+/**
+  * @}
+  */
+
+/** @defgroup I2S_LL_EF_FLAG FLAG Management
+  * @{
+  */
+
+/**
+  * @brief  Check if Rx buffer is not empty
+  * @rmtoll SR           RXNE          LL_I2S_IsActiveFlag_RXNE
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
+{
+  return LL_SPI_IsActiveFlag_RXNE(SPIx);
+}
+
+/**
+  * @brief  Check if Tx buffer is empty
+  * @rmtoll SR           TXE           LL_I2S_IsActiveFlag_TXE
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
+{
+  return LL_SPI_IsActiveFlag_TXE(SPIx);
+}
+
+/**
+  * @brief  Get busy flag
+  * @rmtoll SR           BSY           LL_I2S_IsActiveFlag_BSY
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
+{
+  return LL_SPI_IsActiveFlag_BSY(SPIx);
+}
+
+/**
+  * @brief  Get overrun error flag
+  * @rmtoll SR           OVR           LL_I2S_IsActiveFlag_OVR
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_OVR(SPI_TypeDef *SPIx)
+{
+  return LL_SPI_IsActiveFlag_OVR(SPIx);
+}
+
+/**
+  * @brief  Get underrun error flag
+  * @rmtoll SR           UDR           LL_I2S_IsActiveFlag_UDR
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_UDR(SPI_TypeDef *SPIx)
+{
+  return ((READ_BIT(SPIx->SR, SPI_SR_UDR) == (SPI_SR_UDR)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get frame format error flag
+  * @rmtoll SR           FRE           LL_I2S_IsActiveFlag_FRE
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_FRE(SPI_TypeDef *SPIx)
+{
+  return LL_SPI_IsActiveFlag_FRE(SPIx);
+}
+
+/**
+  * @brief  Get channel side flag.
+  * @note   0: Channel Left has to be transmitted or has been received\n
+  *         1: Channel Right has to be transmitted or has been received\n
+  *         It has no significance in PCM mode.
+  * @rmtoll SR           CHSIDE        LL_I2S_IsActiveFlag_CHSIDE
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_CHSIDE(SPI_TypeDef *SPIx)
+{
+  return ((READ_BIT(SPIx->SR, SPI_SR_CHSIDE) == (SPI_SR_CHSIDE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear overrun error flag
+  * @rmtoll SR           OVR           LL_I2S_ClearFlag_OVR
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_ClearFlag_OVR(SPI_TypeDef *SPIx)
+{
+  LL_SPI_ClearFlag_OVR(SPIx);
+}
+
+/**
+  * @brief  Clear underrun error flag
+  * @rmtoll SR           UDR           LL_I2S_ClearFlag_UDR
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_ClearFlag_UDR(SPI_TypeDef *SPIx)
+{
+  __IO uint32_t tmpreg;
+  tmpreg = SPIx->SR;
+  (void)tmpreg;
+}
+
+/**
+  * @brief  Clear frame format error flag
+  * @rmtoll SR           FRE           LL_I2S_ClearFlag_FRE
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_ClearFlag_FRE(SPI_TypeDef *SPIx)
+{
+  LL_SPI_ClearFlag_FRE(SPIx);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup I2S_LL_EF_IT Interrupt Management
+  * @{
+  */
+
+/**
+  * @brief  Enable error IT
+  * @note   This bit controls the generation of an interrupt when an error condition occurs (OVR, UDR and FRE in I2S mode).
+  * @rmtoll CR2          ERRIE         LL_I2S_EnableIT_ERR
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_EnableIT_ERR(SPI_TypeDef *SPIx)
+{
+  LL_SPI_EnableIT_ERR(SPIx);
+}
+
+/**
+  * @brief  Enable Rx buffer not empty IT
+  * @rmtoll CR2          RXNEIE        LL_I2S_EnableIT_RXNE
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_EnableIT_RXNE(SPI_TypeDef *SPIx)
+{
+  LL_SPI_EnableIT_RXNE(SPIx);
+}
+
+/**
+  * @brief  Enable Tx buffer empty IT
+  * @rmtoll CR2          TXEIE         LL_I2S_EnableIT_TXE
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_EnableIT_TXE(SPI_TypeDef *SPIx)
+{
+  LL_SPI_EnableIT_TXE(SPIx);
+}
+
+/**
+  * @brief  Disable error IT
+  * @note   This bit controls the generation of an interrupt when an error condition occurs (OVR, UDR and FRE in I2S mode).
+  * @rmtoll CR2          ERRIE         LL_I2S_DisableIT_ERR
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_DisableIT_ERR(SPI_TypeDef *SPIx)
+{
+  LL_SPI_DisableIT_ERR(SPIx);
+}
+
+/**
+  * @brief  Disable Rx buffer not empty IT
+  * @rmtoll CR2          RXNEIE        LL_I2S_DisableIT_RXNE
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_DisableIT_RXNE(SPI_TypeDef *SPIx)
+{
+  LL_SPI_DisableIT_RXNE(SPIx);
+}
+
+/**
+  * @brief  Disable Tx buffer empty IT
+  * @rmtoll CR2          TXEIE         LL_I2S_DisableIT_TXE
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_DisableIT_TXE(SPI_TypeDef *SPIx)
+{
+  LL_SPI_DisableIT_TXE(SPIx);
+}
+
+/**
+  * @brief  Check if ERR IT is enabled
+  * @rmtoll CR2          ERRIE         LL_I2S_IsEnabledIT_ERR
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2S_IsEnabledIT_ERR(SPI_TypeDef *SPIx)
+{
+  return LL_SPI_IsEnabledIT_ERR(SPIx);
+}
+
+/**
+  * @brief  Check if RXNE IT is enabled
+  * @rmtoll CR2          RXNEIE        LL_I2S_IsEnabledIT_RXNE
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2S_IsEnabledIT_RXNE(SPI_TypeDef *SPIx)
+{
+  return LL_SPI_IsEnabledIT_RXNE(SPIx);
+}
+
+/**
+  * @brief  Check if TXE IT is enabled
+  * @rmtoll CR2          TXEIE         LL_I2S_IsEnabledIT_TXE
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2S_IsEnabledIT_TXE(SPI_TypeDef *SPIx)
+{
+  return LL_SPI_IsEnabledIT_TXE(SPIx);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup I2S_LL_EF_DMA DMA Management
+  * @{
+  */
+
+/**
+  * @brief  Enable DMA Rx
+  * @rmtoll CR2          RXDMAEN       LL_I2S_EnableDMAReq_RX
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_EnableDMAReq_RX(SPI_TypeDef *SPIx)
+{
+  LL_SPI_EnableDMAReq_RX(SPIx);
+}
+
+/**
+  * @brief  Disable DMA Rx
+  * @rmtoll CR2          RXDMAEN       LL_I2S_DisableDMAReq_RX
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_DisableDMAReq_RX(SPI_TypeDef *SPIx)
+{
+  LL_SPI_DisableDMAReq_RX(SPIx);
+}
+
+/**
+  * @brief  Check if DMA Rx is enabled
+  * @rmtoll CR2          RXDMAEN       LL_I2S_IsEnabledDMAReq_RX
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2S_IsEnabledDMAReq_RX(SPI_TypeDef *SPIx)
+{
+  return LL_SPI_IsEnabledDMAReq_RX(SPIx);
+}
+
+/**
+  * @brief  Enable DMA Tx
+  * @rmtoll CR2          TXDMAEN       LL_I2S_EnableDMAReq_TX
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_EnableDMAReq_TX(SPI_TypeDef *SPIx)
+{
+  LL_SPI_EnableDMAReq_TX(SPIx);
+}
+
+/**
+  * @brief  Disable DMA Tx
+  * @rmtoll CR2          TXDMAEN       LL_I2S_DisableDMAReq_TX
+  * @param  SPIx SPI Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_DisableDMAReq_TX(SPI_TypeDef *SPIx)
+{
+  LL_SPI_DisableDMAReq_TX(SPIx);
+}
+
+/**
+  * @brief  Check if DMA Tx is enabled
+  * @rmtoll CR2          TXDMAEN       LL_I2S_IsEnabledDMAReq_TX
+  * @param  SPIx SPI Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_I2S_IsEnabledDMAReq_TX(SPI_TypeDef *SPIx)
+{
+  return LL_SPI_IsEnabledDMAReq_TX(SPIx);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup I2S_LL_EF_DATA DATA Management
+  * @{
+  */
+
+/**
+  * @brief  Read 16-Bits in data register
+  * @rmtoll DR           DR            LL_I2S_ReceiveData16
+  * @param  SPIx SPI Instance
+  * @retval RxData Value between Min_Data=0x0000 and Max_Data=0xFFFF
+  */
+__STATIC_INLINE uint16_t LL_I2S_ReceiveData16(SPI_TypeDef *SPIx)
+{
+  return LL_SPI_ReceiveData16(SPIx);
+}
+
+/**
+  * @brief  Write 16-Bits in data register
+  * @rmtoll DR           DR            LL_I2S_TransmitData16
+  * @param  SPIx SPI Instance
+  * @param  TxData Value between Min_Data=0x0000 and Max_Data=0xFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_I2S_TransmitData16(SPI_TypeDef *SPIx, uint16_t TxData)
+{
+  LL_SPI_TransmitData16(SPIx, TxData);
+}
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup I2S_LL_EF_Init Initialization and de-initialization functions
+  * @{
+  */
+
+ErrorStatus LL_I2S_DeInit(SPI_TypeDef *SPIx);
+ErrorStatus LL_I2S_Init(SPI_TypeDef *SPIx, LL_I2S_InitTypeDef *I2S_InitStruct);
+void        LL_I2S_StructInit(LL_I2S_InitTypeDef *I2S_InitStruct);
+void        LL_I2S_ConfigPrescaler(SPI_TypeDef *SPIx, uint32_t PrescalerLinear, uint32_t PrescalerParity);
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+#endif /* SPI_I2S_SUPPORT */
+
+#endif /* defined (SPI1) || defined (SPI2) || defined (SPI3) */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_SPI_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_system.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_system.h
new file mode 100644
index 0000000..af2472c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_system.h
@@ -0,0 +1,2084 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_system.h
+  * @author  MCD Application Team
+  * @brief   Header file of SYSTEM LL module.
+  @verbatim
+  ==============================================================================
+                     ##### How to use this driver #####
+  ==============================================================================
+    [..]
+    The LL SYSTEM driver contains a set of generic APIs that can be
+    used by user:
+      (+) Some of the FLASH features need to be handled in the SYSTEM file.
+      (+) Access to DBG registers
+      (+) Access to SYSCFG registers
+      (+) Access to VREFBUF registers
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_SYSTEM_H
+#define STM32G0xx_LL_SYSTEM_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (FLASH) || defined (SYSCFG) || defined (DBG)
+
+/** @defgroup SYSTEM_LL SYSTEM
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
+  * @{
+  */
+
+/** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP
+  * @{
+  */
+#define LL_SYSCFG_REMAP_FLASH               0x00000000U                                           /*!< Main Flash memory mapped at 0x00000000 */
+#define LL_SYSCFG_REMAP_SYSTEMFLASH         SYSCFG_CFGR1_MEM_MODE_0                               /*!< System Flash memory mapped at 0x00000000 */
+#define LL_SYSCFG_REMAP_SRAM                (SYSCFG_CFGR1_MEM_MODE_1 | SYSCFG_CFGR1_MEM_MODE_0)   /*!< Embedded SRAM mapped at 0x00000000 */
+/**
+  * @}
+  */
+
+/** @defgroup SYSTEM_LL_EC_PIN_RMP SYSCFG PIN RMP
+  * @{
+  */
+#define LL_SYSCFG_PIN_RMP_PA11              SYSCFG_CFGR1_PA11_RMP                           /*!< PA11 pad behaves as PA9 pin */
+#define LL_SYSCFG_PIN_RMP_PA12              SYSCFG_CFGR1_PA12_RMP                           /*!< PA12 pad behaves as PA10 pin */
+/**
+  * @}
+  */
+
+
+#if defined(SYSCFG_CFGR1_IR_MOD)
+/** @defgroup SYSTEM_LL_EC_IR_MOD SYSCFG IR Modulation
+  * @{
+  */
+#define LL_SYSCFG_IR_MOD_TIM16       (SYSCFG_CFGR1_IR_MOD_0 & SYSCFG_CFGR1_IR_MOD_1)    /*!< 00: Timer16 is selected as IRDA Modulation enveloppe source */
+#define LL_SYSCFG_IR_MOD_USART1      (SYSCFG_CFGR1_IR_MOD_0)                            /*!< 01: USART1 is selected as IRDA Modulation enveloppe source */
+#if defined(USART4)
+#define LL_SYSCFG_IR_MOD_USART4      (SYSCFG_CFGR1_IR_MOD_1)                            /*!< 10: USART4 is selected as IRDA Modulation enveloppe source */
+#else  
+#define LL_SYSCFG_IR_MOD_USART2      (SYSCFG_CFGR1_IR_MOD_1)                            /*!< 10: USART2 is selected as IRDA Modulation enveloppe source */
+#endif /* USART4 */
+/**
+  * @}
+  */
+/** @defgroup SYSTEM_LL_EC_IR_POL SYSCFG IR Polarity
+  * @{
+  */
+#define LL_SYSCFG_IR_POL_NOT_INVERTED  0x00000000U                                     /*!< 0: Output of IRDA (IROut) not inverted */
+#define LL_SYSCFG_IR_POL_INVERTED     (SYSCFG_CFGR1_IR_POL)                            /*!< 1: Output of IRDA (IROut) inverted */
+/**
+  * @}
+  */
+#endif /* SYSCFG_CFGR1_IR_MOD */
+
+#if defined(SYSCFG_CFGR1_BOOSTEN)
+/** @defgroup SYSTEM_LL_EC_BOOSTEN SYSCFG I/O analog switch voltage booster enable
+  * @{
+  */
+#define LL_SYSCFG_CFGR1_BOOSTEN       SYSCFG_CFGR1_BOOSTEN                             /*!< I/O analog switch voltage booster enable */
+/**
+  * @}
+  */
+#endif /* SYSCFG_CFGR1_BOOSTEN */
+
+#if defined(SYSCFG_CFGR1_UCPD1_STROBE) ||  defined(SYSCFG_CFGR1_UCPD2_STROBE)
+/** @defgroup SYSTEM_LL_EC_UCPD_DBATTDIS SYSCFG UCPD Dead Battery feature Disable
+  * @{
+  */
+#define LL_SYSCFG_UCPD1_STROBE       SYSCFG_CFGR1_UCPD1_STROBE       /*!< UCPD1 STROBE sw configuration */
+#define LL_SYSCFG_UCPD2_STROBE       SYSCFG_CFGR1_UCPD2_STROBE       /*!< UCPD2 STROBE sw configuration */
+/**
+  * @}
+  */
+#endif /* SYSCFG_CFGR1_UCPD1_STROBE) || SYSCFG_CFGR1_UCPD2_STROBE */
+
+/** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
+  * @{
+  */
+#define LL_SYSCFG_I2C_FASTMODEPLUS_PB6     SYSCFG_CFGR1_I2C_PB6_FMP  /*!< I2C PB6 Fast mode plus */
+#define LL_SYSCFG_I2C_FASTMODEPLUS_PB7     SYSCFG_CFGR1_I2C_PB7_FMP  /*!< I2C PB7 Fast mode plus */
+#define LL_SYSCFG_I2C_FASTMODEPLUS_PB8     SYSCFG_CFGR1_I2C_PB8_FMP  /*!< I2C PB8 Fast mode plus */
+#define LL_SYSCFG_I2C_FASTMODEPLUS_PB9     SYSCFG_CFGR1_I2C_PB9_FMP  /*!< I2C PB9 Fast mode plus */
+#if defined(SYSCFG_CFGR1_I2C1_FMP)
+#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1    SYSCFG_CFGR1_I2C1_FMP /*!< Enable I2C1 Fast mode Plus  */
+#endif /*SYSCFG_CFGR1_I2C1_FMP*/
+#if defined(SYSCFG_CFGR1_I2C2_FMP)
+#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2    SYSCFG_CFGR1_I2C2_FMP /*!< Enable I2C2 Fast mode plus  */
+#endif /*SYSCFG_CFGR1_I2C2_FMP*/
+#if defined(SYSCFG_CFGR1_I2C_PA9_FMP)
+#define LL_SYSCFG_I2C_FASTMODEPLUS_PA9     SYSCFG_CFGR1_I2C_PA9_FMP /*!< Enable Fast Mode Plus on PA9  */
+#endif /*SYSCFG_CFGR1_I2C_PA9_FMP*/
+#if defined(SYSCFG_CFGR1_I2C_PA10_FMP)
+#define LL_SYSCFG_I2C_FASTMODEPLUS_PA10    SYSCFG_CFGR1_I2C_PA10_FMP /*!< Enable Fast Mode Plus on PA10 */
+#endif /*SYSCFG_CFGR1_I2C_PA10_FMP*/
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+#if defined(SYSCFG_CFGR1_I2C3_FMP)
+#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3    SYSCFG_CFGR1_I2C3_FMP /*!< Enable I2C3 Fast mode plus  */
+#endif /*SYSCFG_CFGR1_I2C3_FMP*/
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+/**
+  * @}
+  */
+
+/** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK
+  * @{
+  */
+#define LL_SYSCFG_TIMBREAK_ECC             SYSCFG_CFGR2_ECCL            /*!< Enables and locks the ECC error signal
+                                                                           with Break Input of TIM1/15/16/17 */
+#if defined (PWR_PVD_SUPPORT)
+#define LL_SYSCFG_TIMBREAK_PVD             SYSCFG_CFGR2_PVDL           /*!< Enables and locks the PVD connection
+                                                                       with TIM1/15/16/17 Break Input and also
+                                                                       the PVDE and PLS bits of the Power Control Interface */
+#endif /* PWR_PVD_SUPPORT */
+#define LL_SYSCFG_TIMBREAK_SRAM_PARITY     SYSCFG_CFGR2_SPL            /*!< Enables and locks the SRAM_PARITY error signal
+                                                                                with Break Input of TIM1/15/16/17 */
+#define LL_SYSCFG_TIMBREAK_LOCKUP          SYSCFG_CFGR2_CLL            /*!< Enables and locks the LOCKUP (Hardfault) output of
+                                                                           CortexM0 with Break Input of TIM1/15/16/17 */
+/**
+  * @}
+  */
+
+#if defined(SYSCFG_CDEN_SUPPORT)
+/** @defgroup SYSTEM_LL_EC_CLAMPING_DIODE SYSCFG CLAMPING DIODE
+  * @{
+  */  
+#define LL_SYSCFG_CFGR2_PA1_CDEN         SYSCFG_CFGR2_PA1_CDEN     /*!< Enables Clamping diode of PA1 */
+#define LL_SYSCFG_CFGR2_PA3_CDEN         SYSCFG_CFGR2_PA3_CDEN     /*!< Enables Clamping diode of PA3 */
+#define LL_SYSCFG_CFGR2_PA5_CDEN         SYSCFG_CFGR2_PA5_CDEN     /*!< Enables Clamping diode of PA5 */
+#define LL_SYSCFG_CFGR2_PA6_CDEN         SYSCFG_CFGR2_PA6_CDEN     /*!< Enables Clamping diode of PA6 */
+#define LL_SYSCFG_CFGR2_PA13_CDEN        SYSCFG_CFGR2_PA13_CDEN    /*!< Enables Clamping diode of PA13 */
+#define LL_SYSCFG_CFGR2_PB0_CDEN         SYSCFG_CFGR2_PB0_CDEN     /*!< Enables Clamping diode of PB0 */
+#define LL_SYSCFG_CFGR2_PB1_CDEN         SYSCFG_CFGR2_PB1_CDEN     /*!< Enables Clamping diode of PB1 */  
+#define LL_SYSCFG_CFGR2_PB2_CDEN         SYSCFG_CFGR2_PB2_CDEN     /*!< Enables Clamping diode of PB2 */
+/**
+  * @}
+  */
+#endif /* SYSCFG_CDEN_SUPPORT */
+
+/** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP  DBGMCU APB1 GRP1 STOP IP
+  * @{
+  */
+#if defined(DBG_APB_FZ1_DBG_TIM2_STOP)
+#define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBG_APB_FZ1_DBG_TIM2_STOP        /*!< TIM2 counter stopped when core is halted */
+#endif /*DBG_APB_FZ1_DBG_TIM2_STOP*/
+#define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBG_APB_FZ1_DBG_TIM3_STOP        /*!< TIM3 counter stopped when core is halted */
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+#define LL_DBGMCU_APB1_GRP1_TIM4_STOP      DBG_APB_FZ1_DBG_TIM4_STOP        /*!< TIM4 counter stopped when core is halted */
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+#if defined(DBG_APB_FZ1_DBG_TIM6_STOP)
+#define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBG_APB_FZ1_DBG_TIM6_STOP        /*!< TIM6 counter stopped when core is halted */
+#endif /*DBG_APB_FZ1_DBG_TIM6_STOP*/
+#if defined(DBG_APB_FZ1_DBG_TIM7_STOP)
+#define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBG_APB_FZ1_DBG_TIM7_STOP        /*!< TIM7 counter stopped when core is halted  */
+#endif /*DBG_APB_FZ1_DBG_TIM7_STOP*/
+#define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBG_APB_FZ1_DBG_RTC_STOP         /*!< RTC Calendar frozen when core is halted */
+#define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBG_APB_FZ1_DBG_WWDG_STOP        /*!< Debug Window Watchdog stopped when Core is halted */
+#define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBG_APB_FZ1_DBG_IWDG_STOP        /*!< Debug Independent Watchdog stopped when Core is halted */
+#define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP /*!< I2C1 SMBUS timeout mode stopped when Core is halted */
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+#define LL_DBGMCU_APB1_GRP1_I2C2_STOP      DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP /*!< I2C2 SMBUS timeout mode stopped when Core is halted */
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+#if defined(DBG_APB_FZ1_DBG_LPTIM2_STOP)
+#define LL_DBGMCU_APB1_GRP1_LPTIM2_STOP    DBG_APB_FZ1_DBG_LPTIM2_STOP      /*!< LPTIM2 counter stopped when Core is halted */
+#endif /* DBG_APB_FZ1_DBG_LPTIM2_STOP */
+#if defined(DBG_APB_FZ1_DBG_LPTIM1_STOP)
+#define LL_DBGMCU_APB1_GRP1_LPTIM1_STOP    DBG_APB_FZ1_DBG_LPTIM1_STOP      /*!< LPTIM1 counter stopped when Core is halted */
+#endif /* DBG_APB_FZ1_DBG_LPTIM1_STOP */
+/**
+  * @}
+  */
+
+/** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP
+  * @{
+  */
+#define LL_DBGMCU_APB2_GRP1_TIM1_STOP      DBG_APB_FZ2_DBG_TIM1_STOP        /*!< TIM1 counter stopped when core is halted */
+#if defined(DBG_APB_FZ2_DBG_TIM14_STOP)
+#define LL_DBGMCU_APB2_GRP1_TIM14_STOP     DBG_APB_FZ2_DBG_TIM14_STOP       /*!< TIM14 counter stopped when core is halted */
+#endif /* DBG_APB_FZ2_DBG_TIM14_STOP */
+#if defined(DBG_APB_FZ2_DBG_TIM15_STOP)
+#define LL_DBGMCU_APB2_GRP1_TIM15_STOP     DBG_APB_FZ2_DBG_TIM15_STOP       /*!< TIM15 counter stopped when core is halted  */
+#endif /*DBG_APB_FZ2_DBG_TIM15_STOP*/
+#define LL_DBGMCU_APB2_GRP1_TIM16_STOP     DBG_APB_FZ2_DBG_TIM16_STOP       /*!< TIM16 counter stopped when core is halted */
+#define LL_DBGMCU_APB2_GRP1_TIM17_STOP     DBG_APB_FZ2_DBG_TIM17_STOP       /*!< TIM17 counter stopped when core is halted */
+/**
+  * @}
+  */
+
+
+#if defined(VREFBUF)
+/** @defgroup SYSTEM_LL_EC_VOLTAGE VREFBUF VOLTAGE
+  * @{
+  */
+#define LL_VREFBUF_VOLTAGE_SCALE0          0x00000000U            /*!< Voltage reference scale 0 (VREF_OUT1) */
+#define LL_VREFBUF_VOLTAGE_SCALE1          VREFBUF_CSR_VRS        /*!< Voltage reference scale 1 (VREF_OUT2) */
+/**
+  * @}
+  */
+#endif /* VREFBUF */
+
+/** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
+  * @{
+  */
+#define LL_FLASH_LATENCY_0                 0x00000000U             /*!< FLASH Zero Latency cycle */
+#define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY_0     /*!< FLASH One Latency cycle */
+#define LL_FLASH_LATENCY_2                 FLASH_ACR_LATENCY_1     /*!< FLASH Two wait states */
+#define LL_FLASH_LATENCY_3                 (FLASH_ACR_LATENCY_1 | FLASH_ACR_LATENCY_0)     /*!< FLASH Three wait states */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
+  * @{
+  */
+
+/** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
+  * @{
+  */
+
+/**
+  * @brief  Set memory mapping at address 0x00000000
+  * @rmtoll SYSCFG_CFGR1 MEM_MODE      LL_SYSCFG_SetRemapMemory
+  * @param  Memory This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_REMAP_FLASH
+  *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
+  *         @arg @ref LL_SYSCFG_REMAP_SRAM
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
+{
+  MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, Memory);
+}
+
+/**
+  * @brief  Get memory mapping at address 0x00000000
+  * @rmtoll SYSCFG_CFGR1 MEM_MODE      LL_SYSCFG_GetRemapMemory
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_REMAP_FLASH
+  *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
+  *         @arg @ref LL_SYSCFG_REMAP_SRAM
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE));
+}
+
+/**
+  * @brief  Enable remap of a pin on different pad
+  * @rmtoll SYSCFG_CFGR1 PA11_RMP  LL_SYSCFG_EnablePinRemap\n
+  *         SYSCFG_CFGR1 PA12_RMP   LL_SYSCFG_EnablePinRemap\n
+  * @param  PinRemap This parameter can be a combination of the following values:
+  *         @arg @ref LL_SYSCFG_PIN_RMP_PA11
+  *         @arg @ref LL_SYSCFG_PIN_RMP_PA12
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_EnablePinRemap(uint32_t PinRemap)
+{
+  SET_BIT(SYSCFG->CFGR1, PinRemap);
+}
+
+/**
+  * @brief  Enable remap of a pin on different pad
+  * @rmtoll SYSCFG_CFGR1 PA11_RMP  LL_SYSCFG_DisablePinRemap\n
+  *         SYSCFG_CFGR1 PA12_RMP   LL_SYSCFG_DisablePinRemap\n
+  * @param  PinRemap This parameter can be a combination of the following values:
+  *         @arg @ref LL_SYSCFG_PIN_RMP_PA11
+  *         @arg @ref LL_SYSCFG_PIN_RMP_PA12
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DisablePinRemap(uint32_t PinRemap)
+{
+  CLEAR_BIT(SYSCFG->CFGR1, PinRemap);
+}
+
+#if defined(SYSCFG_CFGR1_IR_MOD)
+/**
+  * @brief  Set IR Modulation Envelope signal source.
+  * @rmtoll SYSCFG_CFGR1 IR_MOD  LL_SYSCFG_SetIRModEnvelopeSignal
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_IR_MOD_TIM16
+  *         @arg @ref LL_SYSCFG_IR_MOD_USART1
+  *         @arg @ref LL_SYSCFG_IR_MOD_USART4
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_SetIRModEnvelopeSignal(uint32_t Source)
+{
+  MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_MOD, Source);
+}
+
+/**
+  * @brief  Get IR Modulation Envelope signal source.
+  * @rmtoll SYSCFG_CFGR1 IR_MOD  LL_SYSCFG_GetIRModEnvelopeSignal
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_IR_MOD_TIM16
+  *         @arg @ref LL_SYSCFG_IR_MOD_USART1
+  *         @arg @ref LL_SYSCFG_IR_MOD_USART4
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_GetIRModEnvelopeSignal(void)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_MOD));
+}
+
+/**
+  * @brief  Set IR Output polarity.
+  * @rmtoll SYSCFG_CFGR1 IR_POL  LL_SYSCFG_SetIRPolarity
+  * @param  Polarity This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_IR_POL_INVERTED
+  *         @arg @ref LL_SYSCFG_IR_POL_NOT_INVERTED
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_SetIRPolarity(uint32_t Polarity)
+{
+  MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_POL, Polarity);
+}
+
+/**
+  * @brief  Get IR Output polarity.
+  * @rmtoll SYSCFG_CFGR1 IR_POL  LL_SYSCFG_GetIRPolarity
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_IR_POL_INVERTED
+  *         @arg @ref LL_SYSCFG_IR_POL_NOT_INVERTED
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_GetIRPolarity(void)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_POL));
+}
+#endif /* SYSCFG_CFGR1_IR_MOD */
+
+#if defined(SYSCFG_CFGR1_BOOSTEN)
+/**
+  * @brief  Enable I/O analog switch voltage booster.
+  * @note   When voltage booster is enabled, I/O analog switches are supplied
+  *         by a dedicated voltage booster, from VDD power domain. This is
+  *         the recommended configuration with low VDDA voltage operation.
+  * @note   The I/O analog switch voltage booster is relevant for peripherals
+  *         using I/O in analog input: ADC, COMP.
+  *         However, COMP and OPAMP inputs have a high impedance and
+  *         voltage booster do not impact performance significantly.
+  *         Therefore, the voltage booster is mainly intended for
+  *         usage with ADC.
+  * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_EnableAnalogBooster
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_EnableAnalogBooster(void)
+{
+  SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
+}
+
+/**
+  * @brief  Disable I/O analog switch voltage booster.
+  * @note   When voltage booster is enabled, I/O analog switches are supplied
+  *         by a dedicated voltage booster, from VDD power domain. This is
+  *         the recommended configuration with low VDDA voltage operation.
+  * @note   The I/O analog switch voltage booster is relevant for peripherals
+  *         using I/O in analog input: ADC, COMP.
+  *         However, COMP and OPAMP inputs have a high impedance and
+  *         voltage booster do not impact performance significantly.
+  *         Therefore, the voltage booster is mainly intended for
+  *         usage with ADC.
+  * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_DisableAnalogBooster
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DisableAnalogBooster(void)
+{
+  CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
+}
+#endif /* SYSCFG_CFGR1_BOOSTEN */
+
+/**
+  * @brief  Enable the I2C fast mode plus driving capability.
+  * @rmtoll SYSCFG_CFGR1 I2C_FMP_PB6   LL_SYSCFG_EnableFastModePlus\n
+  *         SYSCFG_CFGR1 I2C_FMP_PB7   LL_SYSCFG_EnableFastModePlus\n
+  *         SYSCFG_CFGR1 I2C_FMP_PB8   LL_SYSCFG_EnableFastModePlus\n
+  *         SYSCFG_CFGR1 I2C_FMP_PB9   LL_SYSCFG_EnableFastModePlus\n
+  *         SYSCFG_CFGR1 I2C_FMP_I2C1  LL_SYSCFG_EnableFastModePlus\n
+  *         SYSCFG_CFGR1 I2C_FMP_I2C2  LL_SYSCFG_EnableFastModePlus\n
+  *         SYSCFG_CFGR1 I2C_FMP_I2C3  LL_SYSCFG_EnableFastModePlus\n  
+  *         SYSCFG_CFGR1 I2C_FMP_PA9   LL_SYSCFG_EnableFastModePlus\n
+  *         SYSCFG_CFGR1 I2C_FMP_PA10  LL_SYSCFG_EnableFastModePlus
+  * @param  ConfigFastModePlus This parameter can be a combination of the following values:
+  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
+  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
+  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
+  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
+  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 (*)
+  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
+  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 (*)  
+  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA9 (*)
+  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA10 (*)
+  *
+  *         (*) value not defined in all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
+{
+  SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
+}
+
+/**
+  * @brief  Disable the I2C fast mode plus driving capability.
+  * @rmtoll SYSCFG_CFGR1 I2C_FMP_PB6   LL_SYSCFG_DisableFastModePlus\n
+  *         SYSCFG_CFGR1 I2C_FMP_PB7   LL_SYSCFG_DisableFastModePlus\n
+  *         SYSCFG_CFGR1 I2C_FMP_PB8   LL_SYSCFG_DisableFastModePlus\n
+  *         SYSCFG_CFGR1 I2C_FMP_PB9   LL_SYSCFG_DisableFastModePlus\n
+  *         SYSCFG_CFGR1 I2C_FMP_I2C1  LL_SYSCFG_DisableFastModePlus\n
+  *         SYSCFG_CFGR1 I2C_FMP_I2C2  LL_SYSCFG_DisableFastModePlus\n
+  *         SYSCFG_CFGR1 I2C_FMP_I2C3  LL_SYSCFG_DisableFastModePlus\n  
+  *         SYSCFG_CFGR1 I2C_FMP_PA9   LL_SYSCFG_DisableFastModePlus\n
+  *         SYSCFG_CFGR1 I2C_FMP_PA10  LL_SYSCFG_DisableFastModePlus
+  * @param  ConfigFastModePlus This parameter can be a combination of the following values:
+  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
+  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
+  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
+  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
+  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 (*)
+  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
+  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 (*)
+  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA9 (*)
+  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA10 (*)
+  *
+  *         (*) value not defined in all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
+{
+  CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
+}
+
+#if defined(SYSCFG_CFGR1_UCPD1_STROBE) || defined(SYSCFG_CFGR1_UCPD2_STROBE)
+/**
+  * @brief  Disable dead battery behavior
+  * @rmtoll SYSCFG_CFGR1 UCPD1_STROBE   LL_SYSCFG_DisableDBATT\n
+  *         SYSCFG_CFGR1 UCPD2_STROBE   LL_SYSCFG_DisableDBATT
+  * @param  ConfigDeadBattery This parameter can be a combination of the following values:
+  *         @arg @ref LL_SYSCFG_UCPD1_STROBE\n
+  *         @arg @ref LL_SYSCFG_UCPD2_STROBE
+  *         (*) value not defined in all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DisableDBATT(uint32_t ConfigDeadBattery)
+{
+  SET_BIT(SYSCFG->CFGR1, ConfigDeadBattery);
+}
+#endif /* SYSCFG_CFGR1_UCPD1_STROBE || SYSCFG_CFGR1_UCPD2_STROBE */
+
+#if defined(SYSCFG_ITLINE0_SR_EWDG)
+/**
+  * @brief  Check if Window watchdog interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE0 SR_EWDG       LL_SYSCFG_IsActiveFlag_WWDG
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_WWDG(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[0], SYSCFG_ITLINE0_SR_EWDG) == (SYSCFG_ITLINE0_SR_EWDG)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE0_SR_EWDG */
+
+#if defined (PWR_PVD_SUPPORT)
+/**
+  * @brief  Check if PVD supply monitoring interrupt occurred or not (EXTI line 16).
+  * @rmtoll SYSCFG_ITLINE1 SR_PVDOUT     LL_SYSCFG_IsActiveFlag_PVDOUT
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_PVDOUT(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[1], SYSCFG_ITLINE1_SR_PVDOUT) == (SYSCFG_ITLINE1_SR_PVDOUT)) ? 1UL : 0UL);
+}
+#endif /* PWR_PVD_SUPPORT */
+
+#if defined (PWR_PVM_SUPPORT)
+/**
+  * @brief  Check if VDDUSB supply monitoring interrupt occurred or not (EXTI line 34).
+  * @rmtoll SYSCFG_ITLINE1 SR_PVMOUT     LL_SYSCFG_IsActiveFlag_PVMOUT
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_PVMOUT(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[1], SYSCFG_ITLINE1_SR_PVMOUT) == (SYSCFG_ITLINE1_SR_PVMOUT)) ? 1UL : 0UL);
+}
+#endif /* PWR_PVM_SUPPORT */
+
+#if defined(SYSCFG_ITLINE2_SR_RTC)
+/**
+  * @brief  Check if RTC Wake Up interrupt occurred or not (EXTI line 19).
+  * @rmtoll SYSCFG_ITLINE2 SR_RTC_WAKEUP  LL_SYSCFG_IsActiveFlag_RTC_WAKEUP
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RTC_WAKEUP(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[2], SYSCFG_ITLINE2_SR_RTC) == (SYSCFG_ITLINE2_SR_RTC)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE2_SR_RTC */
+
+#if defined(SYSCFG_ITLINE2_SR_TAMPER)
+/**
+  * @brief  Check if RTC Tamper and TimeStamp interrupt occurred or not (EXTI line 21).
+  * @rmtoll SYSCFG_ITLINE2 SR_TAMPER  LL_SYSCFG_IsActiveFlag_TAMPER
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TAMPER(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[2], SYSCFG_ITLINE2_SR_TAMPER) == (SYSCFG_ITLINE2_SR_TAMPER)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE2_SR_TAMPER */
+
+#if defined(SYSCFG_ITLINE3_SR_FLASH_ITF)
+/**
+  * @brief  Check if Flash interface interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE3 SR_FLASH_ITF  LL_SYSCFG_IsActiveFlag_FLASH_ITF
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FLASH_ITF(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[3], SYSCFG_ITLINE3_SR_FLASH_ITF) == (SYSCFG_ITLINE3_SR_FLASH_ITF)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE3_SR_FLASH_ITF */
+
+#if defined(SYSCFG_ITLINE3_SR_FLASH_ECC)
+/**
+  * @brief  Check if Flash interface interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE3 SR_FLASH_ECC  LL_SYSCFG_IsActiveFlag_FLASH_ECC
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FLASH_ECC(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[3], SYSCFG_ITLINE3_SR_FLASH_ECC) == (SYSCFG_ITLINE3_SR_FLASH_ECC)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE3_SR_FLASH_ECC */
+
+#if defined(SYSCFG_ITLINE4_SR_CLK_CTRL)
+/**
+  * @brief  Check if Reset and clock control interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE4 SR_CLK_CTRL   LL_SYSCFG_IsActiveFlag_CLK_CTRL
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CLK_CTRL(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[4], SYSCFG_ITLINE4_SR_CLK_CTRL) == (SYSCFG_ITLINE4_SR_CLK_CTRL)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE4_SR_CLK_CTRL */
+
+#if defined(CRS)
+/**
+  * @brief  Check if Reset and clock control interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE4 SR_CRS   LL_SYSCFG_IsActiveFlag_CRS
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CRS(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[4], SYSCFG_ITLINE4_SR_CRS) == (SYSCFG_ITLINE4_SR_CRS)) ? 1UL : 0UL);
+}
+#endif /* CRS */
+#if defined(SYSCFG_ITLINE5_SR_EXTI0)
+/**
+  * @brief  Check if EXTI line 0 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE5 SR_EXTI0      LL_SYSCFG_IsActiveFlag_EXTI0
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI0(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[5], SYSCFG_ITLINE5_SR_EXTI0) == (SYSCFG_ITLINE5_SR_EXTI0)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE5_SR_EXTI0 */
+
+#if defined(SYSCFG_ITLINE5_SR_EXTI1)
+/**
+  * @brief  Check if EXTI line 1 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE5 SR_EXTI1      LL_SYSCFG_IsActiveFlag_EXTI1
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI1(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[5], SYSCFG_ITLINE5_SR_EXTI1) == (SYSCFG_ITLINE5_SR_EXTI1)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE5_SR_EXTI1 */
+
+#if defined(SYSCFG_ITLINE6_SR_EXTI2)
+/**
+  * @brief  Check if EXTI line 2 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE6 SR_EXTI2      LL_SYSCFG_IsActiveFlag_EXTI2
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI2(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[6], SYSCFG_ITLINE6_SR_EXTI2) == (SYSCFG_ITLINE6_SR_EXTI2)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE6_SR_EXTI2 */
+
+#if defined(SYSCFG_ITLINE6_SR_EXTI3)
+/**
+  * @brief  Check if EXTI line 3 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE6 SR_EXTI3      LL_SYSCFG_IsActiveFlag_EXTI3
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI3(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[6], SYSCFG_ITLINE6_SR_EXTI3) == (SYSCFG_ITLINE6_SR_EXTI3)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE6_SR_EXTI3 */
+
+#if defined(SYSCFG_ITLINE7_SR_EXTI4)
+/**
+  * @brief  Check if EXTI line 4 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE7 SR_EXTI4      LL_SYSCFG_IsActiveFlag_EXTI4
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI4(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI4) == (SYSCFG_ITLINE7_SR_EXTI4)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE7_SR_EXTI4 */
+
+#if defined(SYSCFG_ITLINE7_SR_EXTI5)
+/**
+  * @brief  Check if EXTI line 5 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE7 SR_EXTI5      LL_SYSCFG_IsActiveFlag_EXTI5
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI5(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI5) == (SYSCFG_ITLINE7_SR_EXTI5)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE7_SR_EXTI5 */
+
+#if defined(SYSCFG_ITLINE7_SR_EXTI6)
+/**
+  * @brief  Check if EXTI line 6 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE7 SR_EXTI6      LL_SYSCFG_IsActiveFlag_EXTI6
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI6(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI6) == (SYSCFG_ITLINE7_SR_EXTI6)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE7_SR_EXTI6 */
+
+#if defined(SYSCFG_ITLINE7_SR_EXTI7)
+/**
+  * @brief  Check if EXTI line 7 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE7 SR_EXTI7      LL_SYSCFG_IsActiveFlag_EXTI7
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI7(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI7) == (SYSCFG_ITLINE7_SR_EXTI7)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE7_SR_EXTI7 */
+
+#if defined(SYSCFG_ITLINE7_SR_EXTI8)
+/**
+  * @brief  Check if EXTI line 8 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE7 SR_EXTI8      LL_SYSCFG_IsActiveFlag_EXTI8
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI8(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI8) == (SYSCFG_ITLINE7_SR_EXTI8)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE7_SR_EXTI8 */
+
+#if defined(SYSCFG_ITLINE7_SR_EXTI9)
+/**
+  * @brief  Check if EXTI line 9 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE7 SR_EXTI9      LL_SYSCFG_IsActiveFlag_EXTI9
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI9(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI9) == (SYSCFG_ITLINE7_SR_EXTI9)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE7_SR_EXTI9 */
+
+#if defined(SYSCFG_ITLINE7_SR_EXTI10)
+/**
+  * @brief  Check if EXTI line 10 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE7 SR_EXTI10     LL_SYSCFG_IsActiveFlag_EXTI10
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI10(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI10) == (SYSCFG_ITLINE7_SR_EXTI10)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE7_SR_EXTI10 */
+
+#if defined(SYSCFG_ITLINE7_SR_EXTI11)
+/**
+  * @brief  Check if EXTI line 11 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE7 SR_EXTI11     LL_SYSCFG_IsActiveFlag_EXTI11
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI11(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI11) == (SYSCFG_ITLINE7_SR_EXTI11)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE7_SR_EXTI11 */
+
+#if defined(SYSCFG_ITLINE7_SR_EXTI12)
+/**
+  * @brief  Check if EXTI line 12 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE7 SR_EXTI12     LL_SYSCFG_IsActiveFlag_EXTI12
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI12(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI12) == (SYSCFG_ITLINE7_SR_EXTI12)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE7_SR_EXTI12 */
+
+#if defined(SYSCFG_ITLINE7_SR_EXTI13)
+/**
+  * @brief  Check if EXTI line 13 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE7 SR_EXTI13     LL_SYSCFG_IsActiveFlag_EXTI13
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI13(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI13) == (SYSCFG_ITLINE7_SR_EXTI13)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE7_SR_EXTI13 */
+
+#if defined(SYSCFG_ITLINE7_SR_EXTI14)
+/**
+  * @brief  Check if EXTI line 14 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE7 SR_EXTI14     LL_SYSCFG_IsActiveFlag_EXTI14
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI14(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI14) == (SYSCFG_ITLINE7_SR_EXTI14)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE7_SR_EXTI14 */
+
+#if defined(SYSCFG_ITLINE7_SR_EXTI15)
+/**
+  * @brief  Check if EXTI line 15 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE7 SR_EXTI15     LL_SYSCFG_IsActiveFlag_EXTI15
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI15(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI15) == (SYSCFG_ITLINE7_SR_EXTI15)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE7_SR_EXTI15 */
+
+#if defined(SYSCFG_ITLINE8_SR_UCPD1)
+/**
+  * @brief  Check if UCPD1 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE8 SR_UCPD1    LL_SYSCFG_IsActiveFlag_UCPD1
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_UCPD1(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[8], SYSCFG_ITLINE8_SR_UCPD1) == (SYSCFG_ITLINE8_SR_UCPD1)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE8_SR_UCPD1 */
+
+#if defined(SYSCFG_ITLINE8_SR_UCPD2)
+/**
+  * @brief  Check if UCPD2 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE8 SR_UCPD2    LL_SYSCFG_IsActiveFlag_UCPD2
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_UCPD2(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[8], SYSCFG_ITLINE8_SR_UCPD2) == (SYSCFG_ITLINE8_SR_UCPD2)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE8_SR_UCPD2 */
+
+#if defined(SYSCFG_ITLINE8_SR_USB)
+/**
+  * @brief  Check if USB interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE8 SR_USB    LL_SYSCFG_IsActiveFlag_USB
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USB(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[8], SYSCFG_ITLINE8_SR_USB) == (SYSCFG_ITLINE8_SR_USB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE8_SR_USB */
+
+#if defined(SYSCFG_ITLINE9_SR_DMA1_CH1)
+/**
+  * @brief  Check if DMA1 channel 1 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE9 SR_DMA1_CH1   LL_SYSCFG_IsActiveFlag_DMA1_CH1
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH1(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[9], SYSCFG_ITLINE9_SR_DMA1_CH1) == (SYSCFG_ITLINE9_SR_DMA1_CH1)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE9_SR_DMA1_CH1 */
+
+#if defined(SYSCFG_ITLINE10_SR_DMA1_CH2)
+/**
+  * @brief  Check if DMA1 channel 2 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE10 SR_DMA1_CH2   LL_SYSCFG_IsActiveFlag_DMA1_CH2
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH2(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[10], SYSCFG_ITLINE10_SR_DMA1_CH2) == (SYSCFG_ITLINE10_SR_DMA1_CH2)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE10_SR_DMA1_CH2 */
+
+#if defined(SYSCFG_ITLINE10_SR_DMA1_CH3)
+/**
+  * @brief  Check if DMA1 channel 3 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE10 SR_DMA1_CH3   LL_SYSCFG_IsActiveFlag_DMA1_CH3
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH3(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[10], SYSCFG_ITLINE10_SR_DMA1_CH3) == (SYSCFG_ITLINE10_SR_DMA1_CH3)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE10_SR_DMA1_CH3 */
+
+#if defined(SYSCFG_ITLINE11_SR_DMA1_CH4)
+/**
+  * @brief  Check if DMA1 channel 4 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH4   LL_SYSCFG_IsActiveFlag_DMA1_CH4
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH4(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH4) == (SYSCFG_ITLINE11_SR_DMA1_CH4)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE11_SR_DMA1_CH4 */
+
+#if defined(SYSCFG_ITLINE11_SR_DMA1_CH5)
+/**
+  * @brief  Check if DMA1 channel 5 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH5   LL_SYSCFG_IsActiveFlag_DMA1_CH5
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH5(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH5) == (SYSCFG_ITLINE11_SR_DMA1_CH5)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE11_SR_DMA1_CH5 */
+
+#if defined(SYSCFG_ITLINE11_SR_DMA1_CH6)
+/**
+  * @brief  Check if DMA1 channel 6 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH6   LL_SYSCFG_IsActiveFlag_DMA1_CH6
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH6(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH6) == (SYSCFG_ITLINE11_SR_DMA1_CH6)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE11_SR_DMA1_CH6 */
+
+#if defined(SYSCFG_ITLINE11_SR_DMA1_CH7)
+/**
+  * @brief  Check if DMA1 channel 7 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH7   LL_SYSCFG_IsActiveFlag_DMA1_CH7
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH7(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH7) == (SYSCFG_ITLINE11_SR_DMA1_CH7)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE11_SR_DMA1_CH7 */
+
+#if defined(SYSCFG_ITLINE11_SR_DMAMUX1)
+/**
+  * @brief  Check if DMAMUX interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE11 SR_DMAMUX1   LL_SYSCFG_IsActiveFlag_DMAMUX
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMAMUX(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMAMUX1) == (SYSCFG_ITLINE11_SR_DMAMUX1)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE11_SR_DMAMUX */
+
+#if defined(SYSCFG_ITLINE11_SR_DMA2_CH1)
+/**
+  * @brief  Check if DMA2_CH1 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH1   LL_SYSCFG_IsActiveFlag_DMA2_CH1
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH1(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH1) == (SYSCFG_ITLINE11_SR_DMA2_CH1)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE11_SR_DMA2_CH1 */
+
+#if defined(SYSCFG_ITLINE11_SR_DMA2_CH2)
+/**
+  * @brief  Check if DMA2_CH2 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH2   LL_SYSCFG_IsActiveFlag_DMA2_CH2
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH2(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH2) == (SYSCFG_ITLINE11_SR_DMA2_CH2)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE11_SR_DMA2_CH2 */
+
+#if defined(SYSCFG_ITLINE11_SR_DMA2_CH3)
+/**
+  * @brief  Check if DMA2_CH3 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH3   LL_SYSCFG_IsActiveFlag_DMA2_CH3
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH3(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH3) == (SYSCFG_ITLINE11_SR_DMA2_CH3)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE11_SR_DMA2_CH3 */
+
+#if defined(SYSCFG_ITLINE11_SR_DMA2_CH4)
+/**
+  * @brief  Check if DMA2_CH4 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH4   LL_SYSCFG_IsActiveFlag_DMA2_CH4
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH4(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH4) == (SYSCFG_ITLINE11_SR_DMA2_CH4)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE11_SR_DMA2_CH4 */
+
+#if defined(SYSCFG_ITLINE11_SR_DMA2_CH5)
+/**
+  * @brief  Check if DMA2_CH5 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH5   LL_SYSCFG_IsActiveFlag_DMA2_CH5
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH5(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH5) == (SYSCFG_ITLINE11_SR_DMA2_CH5)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE11_SR_DMA2_CH5 */
+
+#if defined(SYSCFG_ITLINE12_SR_ADC)
+/**
+  * @brief  Check if ADC interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE12 SR_ADC        LL_SYSCFG_IsActiveFlag_ADC
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_ADC(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_ADC) == (SYSCFG_ITLINE12_SR_ADC)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE12_SR_ADC */
+
+#if defined(SYSCFG_ITLINE12_SR_COMP1)
+/**
+  * @brief  Check if Comparator 1 interrupt occurred or not (EXTI line 21).
+  * @rmtoll SYSCFG_ITLINE12 SR_COMP1      LL_SYSCFG_IsActiveFlag_COMP1
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_COMP1(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_COMP1) == (SYSCFG_ITLINE12_SR_COMP1)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE12_SR_COMP1 */
+
+#if defined(SYSCFG_ITLINE12_SR_COMP2)
+/**
+  * @brief  Check if Comparator 2 interrupt occurred or not (EXTI line 22).
+  * @rmtoll SYSCFG_ITLINE12 SR_COMP2      LL_SYSCFG_IsActiveFlag_COMP2
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_COMP2(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_COMP2) == (SYSCFG_ITLINE12_SR_COMP2)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE12_SR_COMP2 */
+
+#if defined(SYSCFG_ITLINE12_SR_COMP3)
+/**
+  * @brief  Check if Comparator 3 interrupt occurred or not (EXTI line 20).
+  * @rmtoll SYSCFG_ITLINE12 SR_COMP3      LL_SYSCFG_IsActiveFlag_COMP3
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_COMP3(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_COMP3) == (SYSCFG_ITLINE12_SR_COMP3)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE12_SR_COMP3 */
+
+#if defined(SYSCFG_ITLINE13_SR_TIM1_BRK)
+/**
+  * @brief  Check if Timer 1 break interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE13 SR_TIM1_BRK   LL_SYSCFG_IsActiveFlag_TIM1_BRK
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_BRK(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_BRK) == (SYSCFG_ITLINE13_SR_TIM1_BRK)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE13_SR_TIM1_BRK */
+
+#if defined(SYSCFG_ITLINE13_SR_TIM1_UPD)
+/**
+  * @brief  Check if Timer 1 update interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE13 SR_TIM1_UPD   LL_SYSCFG_IsActiveFlag_TIM1_UPD
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_UPD(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_UPD) == (SYSCFG_ITLINE13_SR_TIM1_UPD)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE13_SR_TIM1_UPD */
+
+#if defined(SYSCFG_ITLINE13_SR_TIM1_TRG)
+/**
+  * @brief  Check if Timer 1 trigger interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE13 SR_TIM1_TRG   LL_SYSCFG_IsActiveFlag_TIM1_TRG
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_TRG(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_TRG) == (SYSCFG_ITLINE13_SR_TIM1_TRG)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE13_SR_TIM1_TRG */
+
+#if defined(SYSCFG_ITLINE13_SR_TIM1_CCU)
+/**
+  * @brief  Check if Timer 1 commutation interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE13 SR_TIM1_CCU   LL_SYSCFG_IsActiveFlag_TIM1_CCU
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_CCU(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_CCU) == (SYSCFG_ITLINE13_SR_TIM1_CCU)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE13_SR_TIM1_CCU */
+
+#if defined(SYSCFG_ITLINE14_SR_TIM1_CC)
+/**
+  * @brief  Check if Timer 1 capture compare interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE14 SR_TIM1_CC    LL_SYSCFG_IsActiveFlag_TIM1_CC
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_CC(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[14], SYSCFG_ITLINE14_SR_TIM1_CC) == (SYSCFG_ITLINE14_SR_TIM1_CC)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE14_SR_TIM1_CC */
+
+#if defined(SYSCFG_ITLINE15_SR_TIM2_GLB)
+/**
+  * @brief  Check if Timer 2 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE15 SR_TIM2_GLB   LL_SYSCFG_IsActiveFlag_TIM2
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM2(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[15], SYSCFG_ITLINE15_SR_TIM2_GLB) == (SYSCFG_ITLINE15_SR_TIM2_GLB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE15_SR_TIM2_GLB */
+
+#if defined(SYSCFG_ITLINE16_SR_TIM3_GLB)
+/**
+  * @brief  Check if Timer 3 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE16 SR_TIM3_GLB   LL_SYSCFG_IsActiveFlag_TIM3
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM3(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[16], SYSCFG_ITLINE16_SR_TIM3_GLB) == (SYSCFG_ITLINE16_SR_TIM3_GLB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE16_SR_TIM3_GLB */
+
+#if defined(SYSCFG_ITLINE16_SR_TIM4_GLB)
+/**
+  * @brief  Check if Timer 3 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE16 SR_TIM4_GLB   LL_SYSCFG_IsActiveFlag_TIM4
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM4(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[16], SYSCFG_ITLINE16_SR_TIM4_GLB) == (SYSCFG_ITLINE16_SR_TIM4_GLB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE16_SR_TIM4_GLB */
+
+#if defined(SYSCFG_ITLINE17_SR_DAC)
+/**
+  * @brief  Check if DAC underrun interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE17 SR_DAC        LL_SYSCFG_IsActiveFlag_DAC
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DAC(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[17], SYSCFG_ITLINE17_SR_DAC) == (SYSCFG_ITLINE17_SR_DAC)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE17_SR_DAC */
+
+#if defined(SYSCFG_ITLINE17_SR_TIM6_GLB)
+/**
+  * @brief  Check if Timer 6 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE17 SR_TIM6_GLB   LL_SYSCFG_IsActiveFlag_TIM6
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM6(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[17], SYSCFG_ITLINE17_SR_TIM6_GLB) == (SYSCFG_ITLINE17_SR_TIM6_GLB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE17_SR_TIM6_GLB */
+
+#if defined(SYSCFG_ITLINE17_SR_LPTIM1_GLB)
+/**
+  * @brief  Check if LPTIM1 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE17 SR_LPTIM1_GLB   LL_SYSCFG_IsActiveFlag_LPTIM1
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_LPTIM1(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[17], SYSCFG_ITLINE17_SR_LPTIM1_GLB) == (SYSCFG_ITLINE17_SR_LPTIM1_GLB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE17_SR_LPTIM1_GLB */
+
+#if defined(SYSCFG_ITLINE18_SR_TIM7_GLB)
+/**
+  * @brief  Check if Timer 7 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE18 SR_TIM7_GLB   LL_SYSCFG_IsActiveFlag_TIM7
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM7(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[18], SYSCFG_ITLINE18_SR_TIM7_GLB) == (SYSCFG_ITLINE18_SR_TIM7_GLB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE18_SR_TIM7_GLB */
+
+#if defined(SYSCFG_ITLINE18_SR_LPTIM2_GLB)
+/**
+  * @brief  Check if LPTIM2 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE18 SR_LPTIM2_GLB   LL_SYSCFG_IsActiveFlag_LPTIM2
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_LPTIM2(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[18], SYSCFG_ITLINE18_SR_LPTIM2_GLB) == (SYSCFG_ITLINE18_SR_LPTIM2_GLB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE18_SR_LPTIM2_GLB */
+
+#if defined(SYSCFG_ITLINE19_SR_TIM14_GLB)
+/**
+  * @brief  Check if Timer 14 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE19 SR_TIM14_GLB  LL_SYSCFG_IsActiveFlag_TIM14
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM14(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[19], SYSCFG_ITLINE19_SR_TIM14_GLB) == (SYSCFG_ITLINE19_SR_TIM14_GLB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE19_SR_TIM14_GLB */
+
+#if defined(SYSCFG_ITLINE20_SR_TIM15_GLB)
+/**
+  * @brief  Check if Timer 15 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE20 SR_TIM15_GLB  LL_SYSCFG_IsActiveFlag_TIM15
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM15(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[20], SYSCFG_ITLINE20_SR_TIM15_GLB) == (SYSCFG_ITLINE20_SR_TIM15_GLB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE20_SR_TIM15_GLB */
+
+#if defined(SYSCFG_ITLINE21_SR_TIM16_GLB)
+/**
+  * @brief  Check if Timer 16 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE21 SR_TIM16_GLB  LL_SYSCFG_IsActiveFlag_TIM16
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM16(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[21], SYSCFG_ITLINE21_SR_TIM16_GLB) == (SYSCFG_ITLINE21_SR_TIM16_GLB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE21_SR_TIM16_GLB */
+
+#if defined(SYSCFG_ITLINE21_SR_FDCAN1_IT0)
+/**
+  * @brief  Check if FDCAN1_IT0 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE21 SR_FDCAN1_IT0  LL_SYSCFG_IsActiveFlag_FDCAN1_IT0
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FDCAN1_IT0(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[21], SYSCFG_ITLINE21_SR_FDCAN1_IT0) == (SYSCFG_ITLINE21_SR_FDCAN1_IT0)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE21_SR_FDCAN1_IT0 */
+#if defined(SYSCFG_ITLINE21_SR_FDCAN2_IT0)
+/**
+  * @brief  Check if FDCAN2_IT0 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE21 SR_FDCAN2_IT0  LL_SYSCFG_IsActiveFlag_FDCAN2_IT0
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FDCAN2_IT0(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[21], SYSCFG_ITLINE21_SR_FDCAN2_IT0) == (SYSCFG_ITLINE21_SR_FDCAN2_IT0)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE21_SR_FDCAN2_IT0 */
+
+#if defined(SYSCFG_ITLINE22_SR_TIM17_GLB)
+/**
+  * @brief  Check if Timer 17 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE22 SR_TIM17_GLB  LL_SYSCFG_IsActiveFlag_TIM17
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM17(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[22], SYSCFG_ITLINE22_SR_TIM17_GLB) == (SYSCFG_ITLINE22_SR_TIM17_GLB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE22_SR_TIM17_GLB */
+
+#if defined(SYSCFG_ITLINE22_SR_FDCAN1_IT1)
+/**
+  * @brief  Check if FDCAN1_IT1 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE22 SR_FDCAN1_IT1  LL_SYSCFG_IsActiveFlag_FDCAN1_IT1
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FDCAN1_IT1(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[22], SYSCFG_ITLINE22_SR_FDCAN1_IT1) == (SYSCFG_ITLINE22_SR_FDCAN1_IT1)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE22_SR_FDCAN1_IT1 */
+#if defined(SYSCFG_ITLINE22_SR_FDCAN2_IT1)
+/**
+  * @brief  Check if FDCAN2_IT1 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE22 SR_FDCAN2_IT1  LL_SYSCFG_IsActiveFlag_FDCAN2_IT1
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FDCAN2_IT1(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[22], SYSCFG_ITLINE22_SR_FDCAN2_IT1) == (SYSCFG_ITLINE22_SR_FDCAN2_IT1)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE22_SR_FDCAN2_IT1 */
+
+#if defined(SYSCFG_ITLINE23_SR_I2C1_GLB)
+/**
+  * @brief  Check if I2C1 interrupt occurred or not, combined with EXTI line 23.
+  * @rmtoll SYSCFG_ITLINE23 SR_I2C1_GLB   LL_SYSCFG_IsActiveFlag_I2C1
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C1(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[23], SYSCFG_ITLINE23_SR_I2C1_GLB) == (SYSCFG_ITLINE23_SR_I2C1_GLB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE23_SR_I2C1_GLB */
+
+#if defined(SYSCFG_ITLINE24_SR_I2C2_GLB)
+/**
+  * @brief  Check if I2C2 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE24 SR_I2C2_GLB   LL_SYSCFG_IsActiveFlag_I2C2
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C2(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[24], SYSCFG_ITLINE24_SR_I2C2_GLB) == (SYSCFG_ITLINE24_SR_I2C2_GLB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE24_SR_I2C2_GLB */
+
+#if defined(SYSCFG_ITLINE24_SR_I2C3_GLB)
+/**
+  * @brief  Check if I2C3 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE24 SR_I2C3_GLB   LL_SYSCFG_IsActiveFlag_I2C3
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C3(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[24], SYSCFG_ITLINE24_SR_I2C3_GLB) == (SYSCFG_ITLINE24_SR_I2C3_GLB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE24_SR_I2C3_GLB */
+
+#if defined(SYSCFG_ITLINE25_SR_SPI1)
+/**
+  * @brief  Check if SPI1 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE25 SR_SPI1       LL_SYSCFG_IsActiveFlag_SPI1
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SPI1(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[25], SYSCFG_ITLINE25_SR_SPI1) == (SYSCFG_ITLINE25_SR_SPI1)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE25_SR_SPI1 */
+
+#if defined(SYSCFG_ITLINE26_SR_SPI2)
+/**
+  * @brief  Check if SPI2 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE26 SR_SPI2       LL_SYSCFG_IsActiveFlag_SPI2
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SPI2(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[26], SYSCFG_ITLINE26_SR_SPI2) == (SYSCFG_ITLINE26_SR_SPI2)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE26_SR_SPI2 */
+
+#if defined(SYSCFG_ITLINE26_SR_SPI3)
+/**
+  * @brief  Check if SPI3 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE26 SR_SPI3       LL_SYSCFG_IsActiveFlag_SPI3
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SPI3(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[26], SYSCFG_ITLINE26_SR_SPI3) == (SYSCFG_ITLINE26_SR_SPI3)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE26_SR_SPI3 */
+
+#if defined(SYSCFG_ITLINE27_SR_USART1_GLB)
+/**
+  * @brief  Check if USART1 interrupt occurred or not, combined with EXTI line 25.
+  * @rmtoll SYSCFG_ITLINE27 SR_USART1_GLB  LL_SYSCFG_IsActiveFlag_USART1
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART1(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[27], SYSCFG_ITLINE27_SR_USART1_GLB) == (SYSCFG_ITLINE27_SR_USART1_GLB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE27_SR_USART1_GLB */
+
+#if defined(SYSCFG_ITLINE28_SR_USART2_GLB)
+/**
+  * @brief  Check if USART2 interrupt occurred or not, combined with EXTI line 26.
+  * @rmtoll SYSCFG_ITLINE28 SR_USART2_GLB  LL_SYSCFG_IsActiveFlag_USART2
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART2(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[28], SYSCFG_ITLINE28_SR_USART2_GLB) == (SYSCFG_ITLINE28_SR_USART2_GLB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE28_SR_USART2_GLB */
+
+#if defined(SYSCFG_ITLINE28_SR_LPUART2_GLB)
+/**
+  * @brief  Check if LPUART2 interrupt occurred or not, combined with EXTI line 26.
+  * @rmtoll SYSCFG_ITLINE28 SR_LPUART2_GLB  LL_SYSCFG_IsActiveFlag_LPUART2
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_LPUART2(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[28], SYSCFG_ITLINE28_SR_LPUART2_GLB) == (SYSCFG_ITLINE28_SR_LPUART2_GLB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE28_SR_LPUART2_GLB */
+
+#if defined(SYSCFG_ITLINE29_SR_USART3_GLB)
+/**
+  * @brief  Check if USART3 interrupt occurred or not, combined with EXTI line 28.
+  * @rmtoll SYSCFG_ITLINE29 SR_USART3_GLB  LL_SYSCFG_IsActiveFlag_USART3
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART3(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART3_GLB) == (SYSCFG_ITLINE29_SR_USART3_GLB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE29_SR_USART3_GLB */
+
+#if defined(SYSCFG_ITLINE29_SR_USART4_GLB)
+/**
+  * @brief  Check if USART4 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE29 SR_USART4_GLB  LL_SYSCFG_IsActiveFlag_USART4
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART4(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART4_GLB) == (SYSCFG_ITLINE29_SR_USART4_GLB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE29_SR_USART4_GLB */
+
+#if defined(SYSCFG_ITLINE29_SR_LPUART1_GLB)
+/**
+  * @brief  Check if LPUART1 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE29 SR_LPUART1_GLB  LL_SYSCFG_IsActiveFlag_LPUART1
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_LPUART1(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_LPUART1_GLB) == (SYSCFG_ITLINE29_SR_LPUART1_GLB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE29_SR_LPUART1_GLB */
+
+#if defined(SYSCFG_ITLINE29_SR_USART5_GLB)
+/**
+  * @brief  Check if USART5 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE29 SR_USART5_GLB  LL_SYSCFG_IsActiveFlag_USART5
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART5(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART5_GLB) == (SYSCFG_ITLINE29_SR_USART5_GLB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE29_SR_USART5_GLB */
+
+#if defined(SYSCFG_ITLINE29_SR_USART6_GLB)
+/**
+  * @brief  Check if USART6 interrupt occurred or not.
+  * @rmtoll SYSCFG_ITLINE29 SR_USART6_GLB  LL_SYSCFG_IsActiveFlag_USART6
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART6(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART6_GLB) == (SYSCFG_ITLINE29_SR_USART6_GLB)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE29_SR_USART6_GLB */
+
+#if defined(SYSCFG_ITLINE30_SR_CEC)
+/**
+  * @brief  Check if CEC interrupt occurred or not, combined with EXTI line 27.
+  * @rmtoll SYSCFG_ITLINE30 SR_CEC        LL_SYSCFG_IsActiveFlag_CEC
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CEC(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[30], SYSCFG_ITLINE30_SR_CEC) == (SYSCFG_ITLINE30_SR_CEC)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE30_SR_CEC */
+
+#if defined(SYSCFG_ITLINE31_SR_AES)
+/**
+  * @brief  Check if AES interrupt occurred or not
+  * @rmtoll SYSCFG_ITLINE31 SR_AES        LL_SYSCFG_IsActiveFlag_AES
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_AES(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[31], SYSCFG_ITLINE31_SR_AES) == (SYSCFG_ITLINE31_SR_AES)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE31_SR_AES */
+
+#if defined(SYSCFG_ITLINE31_SR_RNG)
+/**
+  * @brief  Check if RNG interrupt occurred or not, combined with EXTI line 31.
+  * @rmtoll SYSCFG_ITLINE31 SR_RNG        LL_SYSCFG_IsActiveFlag_RNG
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RNG(void)
+{
+  return ((READ_BIT(SYSCFG->IT_LINE_SR[31], SYSCFG_ITLINE31_SR_RNG) == (SYSCFG_ITLINE31_SR_RNG)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_ITLINE31_SR_RNG */
+
+/**
+  * @brief  Set connections to TIM1/15/16/17 Break inputs
+  * @rmtoll SYSCFG_CFGR2 CLL   LL_SYSCFG_SetTIMBreakInputs\n
+  *         SYSCFG_CFGR2 SPL   LL_SYSCFG_SetTIMBreakInputs\n
+  *         SYSCFG_CFGR2 PVDL  LL_SYSCFG_SetTIMBreakInputs\n
+  *         SYSCFG_CFGR2 ECCL  LL_SYSCFG_GetTIMBreakInputs
+  * @param  Break This parameter can be a combination of the following values:
+  * @ifnot STM32G070xx
+  *         @arg @ref LL_SYSCFG_TIMBREAK_PVD (*)
+  * @endif
+  *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY
+  *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
+  *         @arg @ref LL_SYSCFG_TIMBREAK_ECC
+  *
+  *         (*) value not defined in all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)
+{
+#if defined(SYSCFG_CFGR2_PVDL)
+  MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL | SYSCFG_CFGR2_ECCL, Break);
+#else
+  MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_ECCL, Break);
+#endif /*SYSCFG_CFGR2_PVDL*/
+}
+
+/**
+  * @brief  Get connections to TIM1/15/16/17 Break inputs
+  * @rmtoll SYSCFG_CFGR2 CLL   LL_SYSCFG_GetTIMBreakInputs\n
+  *         SYSCFG_CFGR2 SPL   LL_SYSCFG_GetTIMBreakInputs\n
+  *         SYSCFG_CFGR2 PVDL  LL_SYSCFG_GetTIMBreakInputs\n
+  *         SYSCFG_CFGR2 ECCL  LL_SYSCFG_GetTIMBreakInputs
+  * @retval Returned value can be can be a combination of the following values:
+  * @ifnot STM32G070xx
+  *         @arg @ref LL_SYSCFG_TIMBREAK_PVD (*)
+  * @endif
+  *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY
+  *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
+  *         @arg @ref LL_SYSCFG_TIMBREAK_ECC
+  *
+  *         (*) value not defined in all devices
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void)
+{
+#if defined(SYSCFG_CFGR2_PVDL)
+  return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL | SYSCFG_CFGR2_ECCL));
+#else
+  return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_ECCL));
+#endif /*SYSCFG_CFGR2_PVDL*/
+}
+
+/**
+  * @brief  Check if SRAM parity error detected
+  * @rmtoll SYSCFG_CFGR2 SPF      LL_SYSCFG_IsActiveFlag_SP
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void)
+{
+  return ((READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF) == (SYSCFG_CFGR2_SPF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear SRAM parity error flag
+  * @rmtoll SYSCFG_CFGR2 SPF      LL_SYSCFG_ClearFlag_SP
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void)
+{
+  SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF);
+}
+
+#if defined(SYSCFG_CDEN_SUPPORT)
+/**
+  * @brief  Enable Clamping Diode on specific pin
+  * @rmtoll SYSCFG_CFGR2 PA1_CDEN   LL_SYSCFG_EnableClampingDiode\n
+  *         SYSCFG_CFGR2 PA3_CDEN   LL_SYSCFG_EnableClampingDiode\n
+  *         SYSCFG_CFGR2 PA5_CDEN   LL_SYSCFG_EnableClampingDiode\n
+  *         SYSCFG_CFGR2 PA6_CDEN   LL_SYSCFG_EnableClampingDiode\n
+  *         SYSCFG_CFGR2 PA13_CDEN  LL_SYSCFG_EnableClampingDiode\n
+  *         SYSCFG_CFGR2 PB0_CDEN   LL_SYSCFG_EnableClampingDiode\n
+  *         SYSCFG_CFGR2 PB1_CDEN   LL_SYSCFG_EnableClampingDiode\n
+  *         SYSCFG_CFGR1 PB2_CDEN   LL_SYSCFG_EnableClampingDiode
+  * @param  ConfigClampingDiode This parameter can be a combination of the following values:
+  *         @arg @ref LL_SYSCFG_CFGR2_PA1_CDEN
+  *         @arg @ref LL_SYSCFG_CFGR2_PA3_CDEN
+  *         @arg @ref LL_SYSCFG_CFGR2_PA5_CDEN
+  *         @arg @ref LL_SYSCFG_CFGR2_PA6_CDEN
+  *         @arg @ref LL_SYSCFG_CFGR2_PA13_CDEN
+  *         @arg @ref LL_SYSCFG_CFGR2_PB0_CDEN
+  *         @arg @ref LL_SYSCFG_CFGR2_PB1_CDEN
+  *         @arg @ref LL_SYSCFG_CFGR2_PB2_CDEN
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_EnableClampingDiode(uint32_t ConfigClampingDiode)
+{
+  SET_BIT(SYSCFG->CFGR2, ConfigClampingDiode);
+}
+
+/**
+  * @brief  Disable Clamping Diode on specific pin
+  * @rmtoll SYSCFG_CFGR2 PA1_CDEN   LL_SYSCFG_DisableClampingDiode\n
+  *         SYSCFG_CFGR2 PA3_CDEN   LL_SYSCFG_DisableClampingDiode\n
+  *         SYSCFG_CFGR2 PA5_CDEN   LL_SYSCFG_DisableClampingDiode\n
+  *         SYSCFG_CFGR2 PA6_CDEN   LL_SYSCFG_DisableClampingDiode\n
+  *         SYSCFG_CFGR2 PA13_CDEN  LL_SYSCFG_DisableClampingDiode\n
+  *         SYSCFG_CFGR2 PB0_CDEN   LL_SYSCFG_DisableClampingDiode\n
+  *         SYSCFG_CFGR2 PB1_CDEN   LL_SYSCFG_DisableClampingDiode\n
+  *         SYSCFG_CFGR1 PB2_CDEN   LL_SYSCFG_DisableClampingDiode
+  * @param  ConfigClampingDiode This parameter can be a combination of the following values:
+  *         @arg @ref LL_SYSCFG_CFGR2_PA1_CDEN
+  *         @arg @ref LL_SYSCFG_CFGR2_PA3_CDEN
+  *         @arg @ref LL_SYSCFG_CFGR2_PA5_CDEN
+  *         @arg @ref LL_SYSCFG_CFGR2_PA6_CDEN
+  *         @arg @ref LL_SYSCFG_CFGR2_PA13_CDEN
+  *         @arg @ref LL_SYSCFG_CFGR2_PB0_CDEN
+  *         @arg @ref LL_SYSCFG_CFGR2_PB1_CDEN
+  *         @arg @ref LL_SYSCFG_CFGR2_PB2_CDEN
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DisableClampingDiode(uint32_t ConfigClampingDiode)
+{
+  CLEAR_BIT(SYSCFG->CFGR2, ConfigClampingDiode);
+}
+/**
+  * @brief  Indicates whether clamping diode(s) is(are) enabled.
+  * @rmtoll SYSCFG_CFGR2 PA1_CDEN   LL_SYSCFG_IsEnabledClampingDiode\n
+  *         SYSCFG_CFGR2 PA3_CDEN   LL_SYSCFG_IsEnabledClampingDiode\n
+  *         SYSCFG_CFGR2 PA5_CDEN   LL_SYSCFG_IsEnabledClampingDiode\n
+  *         SYSCFG_CFGR2 PA6_CDEN   LL_SYSCFG_IsEnabledClampingDiode\n
+  *         SYSCFG_CFGR2 PA13_CDEN  LL_SYSCFG_IsEnabledClampingDiode\n
+  *         SYSCFG_CFGR2 PB0_CDEN   LL_SYSCFG_IsEnabledClampingDiode\n
+  *         SYSCFG_CFGR2 PB1_CDEN   LL_SYSCFG_IsEnabledClampingDiode\n
+  *         SYSCFG_CFGR1 PB2_CDEN   LL_SYSCFG_IsEnabledClampingDiode
+  * @param  ConfigClampingDiode This parameter can be a combination of the following values:
+  *         @arg @ref LL_SYSCFG_CFGR2_PA1_CDEN
+  *         @arg @ref LL_SYSCFG_CFGR2_PA3_CDEN
+  *         @arg @ref LL_SYSCFG_CFGR2_PA5_CDEN
+  *         @arg @ref LL_SYSCFG_CFGR2_PA6_CDEN
+  *         @arg @ref LL_SYSCFG_CFGR2_PA13_CDEN
+  *         @arg @ref LL_SYSCFG_CFGR2_PB0_CDEN
+  *         @arg @ref LL_SYSCFG_CFGR2_PB1_CDEN
+  *         @arg @ref LL_SYSCFG_CFGR2_PB2_CDEN
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledClampingDiode(uint32_t ConfigClampingDiode)
+{
+  return ((READ_BIT(SYSCFG->CFGR2, ConfigClampingDiode) == (ConfigClampingDiode)) ? 1UL : 0UL);
+}
+#endif /* SYSCFG_CDEN_SUPPORT */
+
+/**
+  * @}
+  */
+
+/** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
+  * @{
+  */
+
+/**
+  * @brief  Return the device identifier
+  * @note For STM32G081xx devices, the device ID is 0x460
+  * @rmtoll DBG_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
+  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF
+  */
+__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
+{
+  return (uint32_t)(READ_BIT(DBG->IDCODE, DBG_IDCODE_DEV_ID));
+}
+
+/**
+  * @brief  Return the device revision identifier
+  * @note This field indicates the revision of the device.
+  * @rmtoll DBG_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
+  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
+  */
+__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
+{
+  return (uint32_t)(READ_BIT(DBG->IDCODE, DBG_IDCODE_REV_ID) >> DBG_IDCODE_REV_ID_Pos);
+}
+
+/**
+  * @brief  Enable the Debug Module during STOP mode
+  * @rmtoll DBG_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
+{
+  SET_BIT(DBG->CR, DBG_CR_DBG_STOP);
+}
+
+/**
+  * @brief  Disable the Debug Module during STOP mode
+  * @rmtoll DBG_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
+{
+  CLEAR_BIT(DBG->CR, DBG_CR_DBG_STOP);
+}
+
+/**
+  * @brief  Enable the Debug Module during STANDBY mode
+  * @rmtoll DBG_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
+{
+  SET_BIT(DBG->CR, DBG_CR_DBG_STANDBY);
+}
+
+/**
+  * @brief  Disable the Debug Module during STANDBY mode
+  * @rmtoll DBG_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
+{
+  CLEAR_BIT(DBG->CR, DBG_CR_DBG_STANDBY);
+}
+
+/**
+  * @brief  Freeze APB1 peripherals (group1 peripherals)
+  * @rmtoll DBG_APB_FZ1 DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBG_APB_FZ1 DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBG_APB_FZ1 DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBG_APB_FZ1 DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBG_APB_FZ1 DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBG_APB_FZ1 DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBG_APB_FZ1 DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBG_APB_FZ1 DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBG_APB_FZ1 DBG_I2C1_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBG_APB_FZ1 DBG_I2C2_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBG_APB_FZ1 DBG_LPTIM2_STOP         LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBG_APB_FZ1 DBG_LPTIM1_STOP         LL_DBGMCU_APB1_GRP1_FreezePeriph
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM2_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP (*)
+  *
+  *         (*) value not defined in all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
+{
+  SET_BIT(DBG->APBFZ1, Periphs);
+}
+
+/**
+  * @brief  Unfreeze APB1 peripherals (group1 peripherals)
+  * @rmtoll DBG_APB_FZ1 DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBG_APB_FZ1 DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBG_APB_FZ1 DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBG_APB_FZ1 DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBG_APB_FZ1 DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBG_APB_FZ1 DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBG_APB_FZ1 DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBG_APB_FZ1 DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBG_APB_FZ1 DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBG_APB_FZ1 DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBG_APB_FZ1 DBG_LPTIM2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBG_APB_FZ1 DBG_LPTIM1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM2_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP (*)
+  *
+  *         (*) value not defined in all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
+{
+  CLEAR_BIT(DBG->APBFZ1, Periphs);
+}
+
+/**
+  * @brief  Freeze APB2 peripherals
+  * @rmtoll DBG_APB_FZ2 DBG_TIM1_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
+  *         DBG_APB_FZ2 DBG_TIM14_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph\n
+  *         DBG_APB_FZ2 DBG_TIM15_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph\n
+  *         DBG_APB_FZ2 DBG_TIM16_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph\n
+  *         DBG_APB_FZ2 DBG_TIM17_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
+  *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM14_STOP
+  *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
+  *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
+  *
+  *         (*) value not defined in all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
+{
+  SET_BIT(DBG->APBFZ2, Periphs);
+}
+
+/**
+  * @brief  Unfreeze APB2 peripherals
+  * @rmtoll DBG_APB_FZ2 DBG_TIM1_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
+  *         DBG_APB_FZ2 DBG_TIM14_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
+  *         DBG_APB_FZ2 DBG_TIM15_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
+  *         DBG_APB_FZ2 DBG_TIM16_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
+  *         DBG_APB_FZ2 DBG_TIM17_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
+  *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM14_STOP
+  *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
+  *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
+  *
+  *         (*) value not defined in all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
+{
+  CLEAR_BIT(DBG->APBFZ2, Periphs);
+}
+/**
+  * @}
+  */
+
+#if defined(VREFBUF)
+/** @defgroup SYSTEM_LL_EF_VREFBUF VREFBUF
+  * @{
+  */
+
+/**
+  * @brief  Enable Internal voltage reference
+  * @rmtoll VREFBUF_CSR  VREFBUF_CSR_ENVR          LL_VREFBUF_Enable
+  * @retval None
+  */
+__STATIC_INLINE void LL_VREFBUF_Enable(void)
+{
+  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
+}
+
+/**
+  * @brief  Disable Internal voltage reference
+  * @rmtoll VREFBUF_CSR  VREFBUF_CSR_ENVR          LL_VREFBUF_Disable
+  * @retval None
+  */
+__STATIC_INLINE void LL_VREFBUF_Disable(void)
+{
+  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
+}
+
+/**
+  * @brief  Enable high impedance (VREF+pin is high impedance)
+  * @rmtoll VREFBUF_CSR  VREFBUF_CSR_HIZ           LL_VREFBUF_EnableHIZ
+  * @retval None
+  */
+__STATIC_INLINE void LL_VREFBUF_EnableHIZ(void)
+{
+  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ);
+}
+
+/**
+  * @brief  Disable high impedance (VREF+pin is internally connected to the voltage reference buffer output)
+  * @rmtoll VREFBUF_CSR  VREFBUF_CSR_HIZ           LL_VREFBUF_DisableHIZ
+  * @retval None
+  */
+__STATIC_INLINE void LL_VREFBUF_DisableHIZ(void)
+{
+  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ);
+}
+
+/**
+  * @brief  Set the Voltage reference scale
+  * @rmtoll VREFBUF_CSR  VREFBUF_CSR_VRS           LL_VREFBUF_SetVoltageScaling
+  * @param  Scale This parameter can be one of the following values:
+  *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE0
+  *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE1
+  * @retval None
+  */
+__STATIC_INLINE void LL_VREFBUF_SetVoltageScaling(uint32_t Scale)
+{
+  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, Scale);
+}
+
+/**
+  * @brief  Get the Voltage reference scale
+  * @rmtoll VREFBUF_CSR  VREFBUF_CSR_VRS           LL_VREFBUF_GetVoltageScaling
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE0
+  *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE1
+  */
+__STATIC_INLINE uint32_t LL_VREFBUF_GetVoltageScaling(void)
+{
+  return (uint32_t)(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRS));
+}
+
+/**
+  * @brief  Check if Voltage reference buffer is ready
+  * @rmtoll VREFBUF_CSR  VREFBUF_CSR_VRS           LL_VREFBUF_IsVREFReady
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_VREFBUF_IsVREFReady(void)
+{
+  return ((READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == (VREFBUF_CSR_VRR)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get the trimming code for VREFBUF calibration
+  * @rmtoll VREFBUF_CCR  VREFBUF_CCR_TRIM          LL_VREFBUF_GetTrimming
+  * @retval Between 0 and 0x3F
+  */
+__STATIC_INLINE uint32_t LL_VREFBUF_GetTrimming(void)
+{
+  return (uint32_t)(READ_BIT(VREFBUF->CCR, VREFBUF_CCR_TRIM));
+}
+
+/**
+  * @brief  Set the trimming code for VREFBUF calibration (Tune the internal reference buffer voltage)
+  * @note   VrefBuf voltage scale is calibrated in production for each device,
+  *         using voltage scale 1. This calibration value is loaded
+  *         as default trimming value at device power up.
+  *         This trimming value can be fine tuned for voltage scales 0 and 1
+  *         using this function.
+  * @rmtoll VREFBUF_CCR  VREFBUF_CCR_TRIM          LL_VREFBUF_SetTrimming
+  * @param  Value Between 0 and 0x3F
+  * @retval None
+  */
+__STATIC_INLINE void LL_VREFBUF_SetTrimming(uint32_t Value)
+{
+  WRITE_REG(VREFBUF->CCR, Value);
+}
+
+/**
+  * @}
+  */
+#endif /* VREFBUF */
+
+/** @defgroup SYSTEM_LL_EF_FLASH FLASH
+  * @{
+  */
+
+/**
+  * @brief  Set FLASH Latency
+  * @rmtoll FLASH_ACR    FLASH_ACR_LATENCY       LL_FLASH_SetLatency
+  * @param  Latency This parameter can be one of the following values:
+  *         @arg @ref LL_FLASH_LATENCY_0
+  *         @arg @ref LL_FLASH_LATENCY_1
+  *         @arg @ref LL_FLASH_LATENCY_2
+  * @retval None
+  */
+__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
+{
+  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
+}
+
+/**
+  * @brief  Get FLASH Latency
+  * @rmtoll FLASH_ACR    FLASH_ACR_LATENCY       LL_FLASH_GetLatency
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_FLASH_LATENCY_0
+  *         @arg @ref LL_FLASH_LATENCY_1
+  *         @arg @ref LL_FLASH_LATENCY_2
+  */
+__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
+{
+  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
+}
+
+/**
+  * @brief  Enable Prefetch
+  * @rmtoll FLASH_ACR    FLASH_ACR_PRFTEN        LL_FLASH_EnablePrefetch
+  * @retval None
+  */
+__STATIC_INLINE void LL_FLASH_EnablePrefetch(void)
+{
+  SET_BIT(FLASH->ACR, FLASH_ACR_PRFTEN);
+}
+
+/**
+  * @brief  Disable Prefetch
+  * @rmtoll FLASH_ACR    FLASH_ACR_PRFTEN        LL_FLASH_DisablePrefetch
+  * @retval None
+  */
+__STATIC_INLINE void LL_FLASH_DisablePrefetch(void)
+{
+  CLEAR_BIT(FLASH->ACR, FLASH_ACR_PRFTEN);
+}
+
+/**
+  * @brief  Check if Prefetch buffer is enabled
+  * @rmtoll FLASH_ACR    FLASH_ACR_PRFTEN        LL_FLASH_IsPrefetchEnabled
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_FLASH_IsPrefetchEnabled(void)
+{
+  return ((READ_BIT(FLASH->ACR, FLASH_ACR_PRFTEN) == (FLASH_ACR_PRFTEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable Instruction cache
+  * @rmtoll FLASH_ACR    FLASH_ACR_ICEN          LL_FLASH_EnableInstCache
+  * @retval None
+  */
+__STATIC_INLINE void LL_FLASH_EnableInstCache(void)
+{
+  SET_BIT(FLASH->ACR, FLASH_ACR_ICEN);
+}
+
+/**
+  * @brief  Disable Instruction cache
+  * @rmtoll FLASH_ACR    FLASH_ACR_ICEN          LL_FLASH_DisableInstCache
+  * @retval None
+  */
+__STATIC_INLINE void LL_FLASH_DisableInstCache(void)
+{
+  CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICEN);
+}
+
+/**
+  * @brief  Enable Instruction cache reset
+  * @note  bit can be written only when the instruction cache is disabled
+  * @rmtoll FLASH_ACR    FLASH_ACR_ICRST         LL_FLASH_EnableInstCacheReset
+  * @retval None
+  */
+__STATIC_INLINE void LL_FLASH_EnableInstCacheReset(void)
+{
+  SET_BIT(FLASH->ACR, FLASH_ACR_ICRST);
+}
+
+/**
+  * @brief  Disable Instruction cache reset
+  * @rmtoll FLASH_ACR    FLASH_ACR_ICRST         LL_FLASH_DisableInstCacheReset
+  * @retval None
+  */
+__STATIC_INLINE void LL_FLASH_DisableInstCacheReset(void)
+{
+  CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICRST);
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* defined (FLASH) || defined (SYSCFG) || defined (DBG) */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_SYSTEM_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_tim.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_tim.h
new file mode 100644
index 0000000..c05a902
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_tim.h
@@ -0,0 +1,5277 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_tim.h
+  * @author  MCD Application Team
+  * @brief   Header file of TIM LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32G0xx_LL_TIM_H
+#define __STM32G0xx_LL_TIM_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) ||  defined (TIM14) ||  defined (TIM15) || defined (TIM16) || defined (TIM17) || defined (TIM6) || defined (TIM7)
+
+/** @defgroup TIM_LL TIM
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/** @defgroup TIM_LL_Private_Variables TIM Private Variables
+  * @{
+  */
+static const uint8_t OFFSET_TAB_CCMRx[] =
+{
+  0x00U,   /* 0: TIMx_CH1  */
+  0x00U,   /* 1: TIMx_CH1N */
+  0x00U,   /* 2: TIMx_CH2  */
+  0x00U,   /* 3: TIMx_CH2N */
+  0x04U,   /* 4: TIMx_CH3  */
+  0x04U,   /* 5: TIMx_CH3N */
+  0x04U,   /* 6: TIMx_CH4  */
+  0x3CU,   /* 7: TIMx_CH5  */
+  0x3CU    /* 8: TIMx_CH6  */
+};
+
+static const uint8_t SHIFT_TAB_OCxx[] =
+{
+  0U,            /* 0: OC1M, OC1FE, OC1PE */
+  0U,            /* 1: - NA */
+  8U,            /* 2: OC2M, OC2FE, OC2PE */
+  0U,            /* 3: - NA */
+  0U,            /* 4: OC3M, OC3FE, OC3PE */
+  0U,            /* 5: - NA */
+  8U,            /* 6: OC4M, OC4FE, OC4PE */
+  0U,            /* 7: OC5M, OC5FE, OC5PE */
+  8U             /* 8: OC6M, OC6FE, OC6PE */
+};
+
+static const uint8_t SHIFT_TAB_ICxx[] =
+{
+  0U,            /* 0: CC1S, IC1PSC, IC1F */
+  0U,            /* 1: - NA */
+  8U,            /* 2: CC2S, IC2PSC, IC2F */
+  0U,            /* 3: - NA */
+  0U,            /* 4: CC3S, IC3PSC, IC3F */
+  0U,            /* 5: - NA */
+  8U,            /* 6: CC4S, IC4PSC, IC4F */
+  0U,            /* 7: - NA */
+  0U             /* 8: - NA */
+};
+
+static const uint8_t SHIFT_TAB_CCxP[] =
+{
+  0U,            /* 0: CC1P */
+  2U,            /* 1: CC1NP */
+  4U,            /* 2: CC2P */
+  6U,            /* 3: CC2NP */
+  8U,            /* 4: CC3P */
+  10U,           /* 5: CC3NP */
+  12U,           /* 6: CC4P */
+  16U,           /* 7: CC5P */
+  20U            /* 8: CC6P */
+};
+
+static const uint8_t SHIFT_TAB_OISx[] =
+{
+  0U,            /* 0: OIS1 */
+  1U,            /* 1: OIS1N */
+  2U,            /* 2: OIS2 */
+  3U,            /* 3: OIS2N */
+  4U,            /* 4: OIS3 */
+  5U,            /* 5: OIS3N */
+  6U,            /* 6: OIS4 */
+  8U,            /* 7: OIS5 */
+  10U            /* 8: OIS6 */
+};
+/**
+  * @}
+  */
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup TIM_LL_Private_Constants TIM Private Constants
+  * @{
+  */
+
+/* Defines used for the bit position in the register and perform offsets */
+#if defined(COMP3)
+#define TIM_POSITION_BRK_SOURCE \
+  ((Source == LL_TIM_BKIN_SOURCE_BKIN)    ? 0U :\
+   (Source == LL_TIM_BKIN_SOURCE_BKCOMP1) ? 1U :\
+   (Source == LL_TIM_BKIN_SOURCE_BKCOMP2) ? 2U :3U)
+#else
+#define TIM_POSITION_BRK_SOURCE            ((Source >> 1U) & 0x1FUL)
+#endif
+
+/* Generic bit definitions for TIMx_AF1 register */
+#define TIMx_AF1_BKINP     TIM1_AF1_BKINP     /*!< BRK BKIN input polarity */
+#define TIMx_AF1_ETRSEL    TIM1_AF1_ETRSEL    /*!< TIMx ETR source selection */
+
+
+/* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */
+#define DT_DELAY_1 ((uint8_t)0x7F)
+#define DT_DELAY_2 ((uint8_t)0x3F)
+#define DT_DELAY_3 ((uint8_t)0x1F)
+#define DT_DELAY_4 ((uint8_t)0x1F)
+
+/* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */
+#define DT_RANGE_1 ((uint8_t)0x00)
+#define DT_RANGE_2 ((uint8_t)0x80)
+#define DT_RANGE_3 ((uint8_t)0xC0)
+#define DT_RANGE_4 ((uint8_t)0xE0)
+
+/** Legacy definitions for compatibility purpose
+@cond 0
+  */
+/**
+@endcond
+  */
+
+#define OCREF_CLEAR_SELECT_Pos (16U)
+#define OCREF_CLEAR_SELECT_Msk (0x1U << OCREF_CLEAR_SELECT_Pos)                /*!< 0x00010000 */
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup TIM_LL_Private_Macros TIM Private Macros
+  * @{
+  */
+/** @brief  Convert channel id into channel index.
+  * @param  __CHANNEL__ This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH1N
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH2N
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH3N
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  *         @arg @ref LL_TIM_CHANNEL_CH5
+  *         @arg @ref LL_TIM_CHANNEL_CH6
+  * @retval none
+  */
+#define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \
+  (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\
+   ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\
+   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\
+   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\
+   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\
+   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U :\
+   ((__CHANNEL__) == LL_TIM_CHANNEL_CH4) ? 6U :\
+   ((__CHANNEL__) == LL_TIM_CHANNEL_CH5) ? 7U : 8U)
+
+/** @brief  Calculate the deadtime sampling period(in ps).
+  * @param  __TIMCLK__ timer input clock frequency (in Hz).
+  * @param  __CKD__ This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
+  * @retval none
+  */
+#define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \
+  (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \
+   ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) >> 1U)) : \
+   ((uint64_t)1000000000000U/((__TIMCLK__) >> 2U)))
+/**
+  * @}
+  */
+
+
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup TIM_LL_ES_INIT TIM Exported Init structure
+  * @{
+  */
+
+/**
+  * @brief  TIM Time Base configuration structure definition.
+  */
+typedef struct
+{
+  uint16_t Prescaler;         /*!< Specifies the prescaler value used to divide the TIM clock.
+                                   This parameter can be a number between Min_Data=0x0000 and Max_Data=0xFFFF.
+
+                                   This feature can be modified afterwards using unitary function
+                                   @ref LL_TIM_SetPrescaler().*/
+
+  uint32_t CounterMode;       /*!< Specifies the counter mode.
+                                   This parameter can be a value of @ref TIM_LL_EC_COUNTERMODE.
+
+                                   This feature can be modified afterwards using unitary function
+                                   @ref LL_TIM_SetCounterMode().*/
+
+  uint32_t Autoreload;        /*!< Specifies the auto reload value to be loaded into the active
+                                   Auto-Reload Register at the next update event.
+                                   This parameter must be a number between Min_Data=0x0000 and Max_Data=0xFFFF.
+                                   Some timer instances may support 32 bits counters. In that case this parameter must
+                                   be a number between 0x0000 and 0xFFFFFFFF.
+
+                                   This feature can be modified afterwards using unitary function
+                                   @ref LL_TIM_SetAutoReload().*/
+
+  uint32_t ClockDivision;     /*!< Specifies the clock division.
+                                   This parameter can be a value of @ref TIM_LL_EC_CLOCKDIVISION.
+
+                                   This feature can be modified afterwards using unitary function
+                                   @ref LL_TIM_SetClockDivision().*/
+
+  uint32_t RepetitionCounter;  /*!< Specifies the repetition counter value. Each time the RCR downcounter
+                                   reaches zero, an update event is generated and counting restarts
+                                   from the RCR value (N).
+                                   This means in PWM mode that (N+1) corresponds to:
+                                      - the number of PWM periods in edge-aligned mode
+                                      - the number of half PWM period in center-aligned mode
+                                   GP timers: this parameter must be a number between Min_Data = 0x00 and
+                                   Max_Data = 0xFF.
+                                   Advanced timers: this parameter must be a number between Min_Data = 0x0000 and
+                                   Max_Data = 0xFFFF.
+
+                                   This feature can be modified afterwards using unitary function
+                                   @ref LL_TIM_SetRepetitionCounter().*/
+} LL_TIM_InitTypeDef;
+
+/**
+  * @brief  TIM Output Compare configuration structure definition.
+  */
+typedef struct
+{
+  uint32_t OCMode;        /*!< Specifies the output mode.
+                               This parameter can be a value of @ref TIM_LL_EC_OCMODE.
+
+                               This feature can be modified afterwards using unitary function
+                               @ref LL_TIM_OC_SetMode().*/
+
+  uint32_t OCState;       /*!< Specifies the TIM Output Compare state.
+                               This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
+
+                               This feature can be modified afterwards using unitary functions
+                               @ref LL_TIM_CC_EnableChannel() or @ref LL_TIM_CC_DisableChannel().*/
+
+  uint32_t OCNState;      /*!< Specifies the TIM complementary Output Compare state.
+                               This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
+
+                               This feature can be modified afterwards using unitary functions
+                               @ref LL_TIM_CC_EnableChannel() or @ref LL_TIM_CC_DisableChannel().*/
+
+  uint32_t CompareValue;  /*!< Specifies the Compare value to be loaded into the Capture Compare Register.
+                               This parameter can be a number between Min_Data=0x0000 and Max_Data=0xFFFF.
+
+                               This feature can be modified afterwards using unitary function
+                               LL_TIM_OC_SetCompareCHx (x=1..6).*/
+
+  uint32_t OCPolarity;    /*!< Specifies the output polarity.
+                               This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
+
+                               This feature can be modified afterwards using unitary function
+                               @ref LL_TIM_OC_SetPolarity().*/
+
+  uint32_t OCNPolarity;   /*!< Specifies the complementary output polarity.
+                               This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
+
+                               This feature can be modified afterwards using unitary function
+                               @ref LL_TIM_OC_SetPolarity().*/
+
+
+  uint32_t OCIdleState;   /*!< Specifies the TIM Output Compare pin state during Idle state.
+                               This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.
+
+                               This feature can be modified afterwards using unitary function
+                               @ref LL_TIM_OC_SetIdleState().*/
+
+  uint32_t OCNIdleState;  /*!< Specifies the TIM Output Compare pin state during Idle state.
+                               This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.
+
+                               This feature can be modified afterwards using unitary function
+                               @ref LL_TIM_OC_SetIdleState().*/
+} LL_TIM_OC_InitTypeDef;
+
+/**
+  * @brief  TIM Input Capture configuration structure definition.
+  */
+
+typedef struct
+{
+
+  uint32_t ICPolarity;    /*!< Specifies the active edge of the input signal.
+                               This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
+
+                               This feature can be modified afterwards using unitary function
+                               @ref LL_TIM_IC_SetPolarity().*/
+
+  uint32_t ICActiveInput; /*!< Specifies the input.
+                               This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
+
+                               This feature can be modified afterwards using unitary function
+                               @ref LL_TIM_IC_SetActiveInput().*/
+
+  uint32_t ICPrescaler;   /*!< Specifies the Input Capture Prescaler.
+                               This parameter can be a value of @ref TIM_LL_EC_ICPSC.
+
+                               This feature can be modified afterwards using unitary function
+                               @ref LL_TIM_IC_SetPrescaler().*/
+
+  uint32_t ICFilter;      /*!< Specifies the input capture filter.
+                               This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
+
+                               This feature can be modified afterwards using unitary function
+                               @ref LL_TIM_IC_SetFilter().*/
+} LL_TIM_IC_InitTypeDef;
+
+
+/**
+  * @brief  TIM Encoder interface configuration structure definition.
+  */
+typedef struct
+{
+  uint32_t EncoderMode;     /*!< Specifies the encoder resolution (x2 or x4).
+                                 This parameter can be a value of @ref TIM_LL_EC_ENCODERMODE.
+
+                                 This feature can be modified afterwards using unitary function
+                                 @ref LL_TIM_SetEncoderMode().*/
+
+  uint32_t IC1Polarity;     /*!< Specifies the active edge of TI1 input.
+                                 This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
+
+                                 This feature can be modified afterwards using unitary function
+                                 @ref LL_TIM_IC_SetPolarity().*/
+
+  uint32_t IC1ActiveInput;  /*!< Specifies the TI1 input source
+                                 This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
+
+                                 This feature can be modified afterwards using unitary function
+                                 @ref LL_TIM_IC_SetActiveInput().*/
+
+  uint32_t IC1Prescaler;    /*!< Specifies the TI1 input prescaler value.
+                                 This parameter can be a value of @ref TIM_LL_EC_ICPSC.
+
+                                 This feature can be modified afterwards using unitary function
+                                 @ref LL_TIM_IC_SetPrescaler().*/
+
+  uint32_t IC1Filter;       /*!< Specifies the TI1 input filter.
+                                 This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
+
+                                 This feature can be modified afterwards using unitary function
+                                 @ref LL_TIM_IC_SetFilter().*/
+
+  uint32_t IC2Polarity;      /*!< Specifies the active edge of TI2 input.
+                                 This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
+
+                                 This feature can be modified afterwards using unitary function
+                                 @ref LL_TIM_IC_SetPolarity().*/
+
+  uint32_t IC2ActiveInput;  /*!< Specifies the TI2 input source
+                                 This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
+
+                                 This feature can be modified afterwards using unitary function
+                                 @ref LL_TIM_IC_SetActiveInput().*/
+
+  uint32_t IC2Prescaler;    /*!< Specifies the TI2 input prescaler value.
+                                 This parameter can be a value of @ref TIM_LL_EC_ICPSC.
+
+                                 This feature can be modified afterwards using unitary function
+                                 @ref LL_TIM_IC_SetPrescaler().*/
+
+  uint32_t IC2Filter;       /*!< Specifies the TI2 input filter.
+                                 This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
+
+                                 This feature can be modified afterwards using unitary function
+                                 @ref LL_TIM_IC_SetFilter().*/
+
+} LL_TIM_ENCODER_InitTypeDef;
+
+/**
+  * @brief  TIM Hall sensor interface configuration structure definition.
+  */
+typedef struct
+{
+
+  uint32_t IC1Polarity;        /*!< Specifies the active edge of TI1 input.
+                                    This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
+
+                                    This feature can be modified afterwards using unitary function
+                                    @ref LL_TIM_IC_SetPolarity().*/
+
+  uint32_t IC1Prescaler;       /*!< Specifies the TI1 input prescaler value.
+                                    Prescaler must be set to get a maximum counter period longer than the
+                                    time interval between 2 consecutive changes on the Hall inputs.
+                                    This parameter can be a value of @ref TIM_LL_EC_ICPSC.
+
+                                    This feature can be modified afterwards using unitary function
+                                    @ref LL_TIM_IC_SetPrescaler().*/
+
+  uint32_t IC1Filter;          /*!< Specifies the TI1 input filter.
+                                    This parameter can be a value of
+                                    @ref TIM_LL_EC_IC_FILTER.
+
+                                    This feature can be modified afterwards using unitary function
+                                    @ref LL_TIM_IC_SetFilter().*/
+
+  uint32_t CommutationDelay;   /*!< Specifies the compare value to be loaded into the Capture Compare Register.
+                                    A positive pulse (TRGO event) is generated with a programmable delay every time
+                                    a change occurs on the Hall inputs.
+                                    This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF.
+
+                                    This feature can be modified afterwards using unitary function
+                                    @ref LL_TIM_OC_SetCompareCH2().*/
+} LL_TIM_HALLSENSOR_InitTypeDef;
+
+/**
+  * @brief  BDTR (Break and Dead Time) structure definition
+  */
+typedef struct
+{
+  uint32_t OSSRState;            /*!< Specifies the Off-State selection used in Run mode.
+                                      This parameter can be a value of @ref TIM_LL_EC_OSSR
+
+                                      This feature can be modified afterwards using unitary function
+                                      @ref LL_TIM_SetOffStates()
+
+                                      @note This bit-field cannot be modified as long as LOCK level 2 has been
+                                       programmed. */
+
+  uint32_t OSSIState;            /*!< Specifies the Off-State used in Idle state.
+                                      This parameter can be a value of @ref TIM_LL_EC_OSSI
+
+                                      This feature can be modified afterwards using unitary function
+                                      @ref LL_TIM_SetOffStates()
+
+                                      @note This bit-field cannot be modified as long as LOCK level 2 has been
+                                      programmed. */
+
+  uint32_t LockLevel;            /*!< Specifies the LOCK level parameters.
+                                      This parameter can be a value of @ref TIM_LL_EC_LOCKLEVEL
+
+                                      @note The LOCK bits can be written only once after the reset. Once the TIMx_BDTR
+                                      register has been written, their content is frozen until the next reset.*/
+
+  uint8_t DeadTime;              /*!< Specifies the delay time between the switching-off and the
+                                      switching-on of the outputs.
+                                      This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF.
+
+                                      This feature can be modified afterwards using unitary function
+                                      @ref LL_TIM_OC_SetDeadTime()
+
+                                      @note This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been
+                                       programmed. */
+
+  uint16_t BreakState;           /*!< Specifies whether the TIM Break input is enabled or not.
+                                      This parameter can be a value of @ref TIM_LL_EC_BREAK_ENABLE
+
+                                      This feature can be modified afterwards using unitary functions
+                                      @ref LL_TIM_EnableBRK() or @ref LL_TIM_DisableBRK()
+
+                                      @note This bit-field can not be modified as long as LOCK level 1 has been
+                                      programmed. */
+
+  uint32_t BreakPolarity;        /*!< Specifies the TIM Break Input pin polarity.
+                                      This parameter can be a value of @ref TIM_LL_EC_BREAK_POLARITY
+
+                                      This feature can be modified afterwards using unitary function
+                                      @ref LL_TIM_ConfigBRK()
+
+                                      @note This bit-field can not be modified as long as LOCK level 1 has been
+                                      programmed. */
+
+  uint32_t BreakFilter;          /*!< Specifies the TIM Break Filter.
+                                      This parameter can be a value of @ref TIM_LL_EC_BREAK_FILTER
+
+                                      This feature can be modified afterwards using unitary function
+                                      @ref LL_TIM_ConfigBRK()
+
+                                      @note This bit-field can not be modified as long as LOCK level 1 has been
+                                      programmed. */
+
+  uint32_t BreakAFMode;           /*!< Specifies the alternate function mode of the break input.
+                                      This parameter can be a value of @ref TIM_LL_EC_BREAK_AFMODE
+
+                                      This feature can be modified afterwards using unitary functions
+                                      @ref LL_TIM_ConfigBRK()
+
+                                      @note Bidirectional break input is only supported by advanced timers instances.
+
+                                      @note This bit-field can not be modified as long as LOCK level 1 has been
+                                      programmed. */
+
+  uint32_t Break2State;          /*!< Specifies whether the TIM Break2 input is enabled or not.
+                                      This parameter can be a value of @ref TIM_LL_EC_BREAK2_ENABLE
+
+                                      This feature can be modified afterwards using unitary functions
+                                      @ref LL_TIM_EnableBRK2() or @ref LL_TIM_DisableBRK2()
+
+                                      @note This bit-field can not be modified as long as LOCK level 1 has been
+                                      programmed. */
+
+  uint32_t Break2Polarity;        /*!< Specifies the TIM Break2 Input pin polarity.
+                                      This parameter can be a value of @ref TIM_LL_EC_BREAK2_POLARITY
+
+                                      This feature can be modified afterwards using unitary function
+                                      @ref LL_TIM_ConfigBRK2()
+
+                                      @note This bit-field can not be modified as long as LOCK level 1 has been
+                                      programmed. */
+
+  uint32_t Break2Filter;          /*!< Specifies the TIM Break2 Filter.
+                                      This parameter can be a value of @ref TIM_LL_EC_BREAK2_FILTER
+
+                                      This feature can be modified afterwards using unitary function
+                                      @ref LL_TIM_ConfigBRK2()
+
+                                      @note This bit-field can not be modified as long as LOCK level 1 has been
+                                      programmed. */
+
+  uint32_t Break2AFMode;          /*!< Specifies the alternate function mode of the break2 input.
+                                      This parameter can be a value of @ref TIM_LL_EC_BREAK2_AFMODE
+
+                                      This feature can be modified afterwards using unitary functions
+                                      @ref LL_TIM_ConfigBRK2()
+
+                                      @note Bidirectional break input is only supported by advanced timers instances.
+
+                                      @note This bit-field can not be modified as long as LOCK level 1 has been
+                                      programmed. */
+
+  uint32_t AutomaticOutput;      /*!< Specifies whether the TIM Automatic Output feature is enabled or not.
+                                      This parameter can be a value of @ref TIM_LL_EC_AUTOMATICOUTPUT_ENABLE
+
+                                      This feature can be modified afterwards using unitary functions
+                                      @ref LL_TIM_EnableAutomaticOutput() or @ref LL_TIM_DisableAutomaticOutput()
+
+                                      @note This bit-field can not be modified as long as LOCK level 1 has been
+                                      programmed. */
+} LL_TIM_BDTR_InitTypeDef;
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup TIM_LL_Exported_Constants TIM Exported Constants
+  * @{
+  */
+
+/** @defgroup TIM_LL_EC_GET_FLAG Get Flags Defines
+  * @brief    Flags defines which can be used with LL_TIM_ReadReg function.
+  * @{
+  */
+#define LL_TIM_SR_UIF                          TIM_SR_UIF           /*!< Update interrupt flag */
+#define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         /*!< Capture/compare 1 interrupt flag */
+#define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         /*!< Capture/compare 2 interrupt flag */
+#define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         /*!< Capture/compare 3 interrupt flag */
+#define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         /*!< Capture/compare 4 interrupt flag */
+#define LL_TIM_SR_CC5IF                        TIM_SR_CC5IF         /*!< Capture/compare 5 interrupt flag */
+#define LL_TIM_SR_CC6IF                        TIM_SR_CC6IF         /*!< Capture/compare 6 interrupt flag */
+#define LL_TIM_SR_COMIF                        TIM_SR_COMIF         /*!< COM interrupt flag */
+#define LL_TIM_SR_TIF                          TIM_SR_TIF           /*!< Trigger interrupt flag */
+#define LL_TIM_SR_BIF                          TIM_SR_BIF           /*!< Break interrupt flag */
+#define LL_TIM_SR_B2IF                         TIM_SR_B2IF          /*!< Second break interrupt flag */
+#define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         /*!< Capture/Compare 1 overcapture flag */
+#define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         /*!< Capture/Compare 2 overcapture flag */
+#define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         /*!< Capture/Compare 3 overcapture flag */
+#define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         /*!< Capture/Compare 4 overcapture flag */
+#define LL_TIM_SR_SBIF                         TIM_SR_SBIF          /*!< System Break interrupt flag  */
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup TIM_LL_EC_BREAK_ENABLE Break Enable
+  * @{
+  */
+#define LL_TIM_BREAK_DISABLE            0x00000000U             /*!< Break function disabled */
+#define LL_TIM_BREAK_ENABLE             TIM_BDTR_BKE            /*!< Break function enabled */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_BREAK2_ENABLE Break2 Enable
+  * @{
+  */
+#define LL_TIM_BREAK2_DISABLE            0x00000000U              /*!< Break2 function disabled */
+#define LL_TIM_BREAK2_ENABLE             TIM_BDTR_BK2E            /*!< Break2 function enabled */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_AUTOMATICOUTPUT_ENABLE Automatic output enable
+  * @{
+  */
+#define LL_TIM_AUTOMATICOUTPUT_DISABLE         0x00000000U             /*!< MOE can be set only by software */
+#define LL_TIM_AUTOMATICOUTPUT_ENABLE          TIM_BDTR_AOE            /*!< MOE can be set by software or automatically at the next update event */
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/** @defgroup TIM_LL_EC_IT IT Defines
+  * @brief    IT defines which can be used with LL_TIM_ReadReg and  LL_TIM_WriteReg functions.
+  * @{
+  */
+#define LL_TIM_DIER_UIE                        TIM_DIER_UIE         /*!< Update interrupt enable */
+#define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       /*!< Capture/compare 1 interrupt enable */
+#define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       /*!< Capture/compare 2 interrupt enable */
+#define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       /*!< Capture/compare 3 interrupt enable */
+#define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       /*!< Capture/compare 4 interrupt enable */
+#define LL_TIM_DIER_COMIE                      TIM_DIER_COMIE       /*!< COM interrupt enable */
+#define LL_TIM_DIER_TIE                        TIM_DIER_TIE         /*!< Trigger interrupt enable */
+#define LL_TIM_DIER_BIE                        TIM_DIER_BIE         /*!< Break interrupt enable */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_UPDATESOURCE Update Source
+  * @{
+  */
+#define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          /*!< Counter overflow/underflow, Setting the UG bit or Update generation through the slave mode controller generates an update request */
+#define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          /*!< Only counter overflow/underflow generates an update request */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_ONEPULSEMODE One Pulse Mode
+  * @{
+  */
+#define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          /*!< Counter stops counting at the next update event */
+#define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          /*!< Counter is not stopped at update event */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_COUNTERMODE Counter Mode
+  * @{
+  */
+#define LL_TIM_COUNTERMODE_UP                  0x00000000U          /*!<Counter used as upcounter */
+#define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          /*!< Counter used as downcounter */
+#define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_0        /*!< The counter counts up and down alternatively. Output compare interrupt flags of output channels  are set only when the counter is counting down. */
+#define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_1        /*!<The counter counts up and down alternatively. Output compare interrupt flags of output channels  are set only when the counter is counting up */
+#define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          /*!< The counter counts up and down alternatively. Output compare interrupt flags of output channels  are set only when the counter is counting up or down. */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_CLOCKDIVISION Clock Division
+  * @{
+  */
+#define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          /*!< tDTS=tCK_INT */
+#define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        /*!< tDTS=2*tCK_INT */
+#define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        /*!< tDTS=4*tCK_INT */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_COUNTERDIRECTION Counter Direction
+  * @{
+  */
+#define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          /*!< Timer counter counts up */
+#define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          /*!< Timer counter counts down */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_CCUPDATESOURCE Capture Compare  Update Source
+  * @{
+  */
+#define LL_TIM_CCUPDATESOURCE_COMG_ONLY        0x00000000U          /*!< Capture/compare control bits are updated by setting the COMG bit only */
+#define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI    TIM_CR2_CCUS         /*!< Capture/compare control bits are updated by setting the COMG bit or when a rising edge occurs on trigger input (TRGI) */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_CCDMAREQUEST Capture Compare DMA Request
+  * @{
+  */
+#define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          /*!< CCx DMA request sent when CCx event occurs */
+#define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         /*!< CCx DMA requests sent when update event occurs */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_LOCKLEVEL Lock Level
+  * @{
+  */
+#define LL_TIM_LOCKLEVEL_OFF                   0x00000000U          /*!< LOCK OFF - No bit is write protected */
+#define LL_TIM_LOCKLEVEL_1                     TIM_BDTR_LOCK_0      /*!< LOCK Level 1 */
+#define LL_TIM_LOCKLEVEL_2                     TIM_BDTR_LOCK_1      /*!< LOCK Level 2 */
+#define LL_TIM_LOCKLEVEL_3                     TIM_BDTR_LOCK        /*!< LOCK Level 3 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_CHANNEL Channel
+  * @{
+  */
+#define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     /*!< Timer input/output channel 1 */
+#define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    /*!< Timer complementary output channel 1 */
+#define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     /*!< Timer input/output channel 2 */
+#define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    /*!< Timer complementary output channel 2 */
+#define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     /*!< Timer input/output channel 3 */
+#define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    /*!< Timer complementary output channel 3 */
+#define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     /*!< Timer input/output channel 4 */
+#define LL_TIM_CHANNEL_CH5                     TIM_CCER_CC5E     /*!< Timer output channel 5 */
+#define LL_TIM_CHANNEL_CH6                     TIM_CCER_CC6E     /*!< Timer output channel 6 */
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup TIM_LL_EC_OCSTATE Output Configuration State
+  * @{
+  */
+#define LL_TIM_OCSTATE_DISABLE                 0x00000000U             /*!< OCx is not active */
+#define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           /*!< OCx signal is output on the corresponding output pin */
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/** @defgroup TIM_LL_EC_OCMODE Output Configuration Mode
+  * @{
+  */
+#define LL_TIM_OCMODE_FROZEN                   0x00000000U                                              /*!<The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the output channel level */
+#define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                         /*!<OCyREF is forced high on compare match*/
+#define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                         /*!<OCyREF is forced low on compare match*/
+#define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)                    /*!<OCyREF toggles on compare match*/
+#define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                         /*!<OCyREF is forced low*/
+#define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)                    /*!<OCyREF is forced high*/
+#define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)                    /*!<In upcounting, channel y is active as long as TIMx_CNT<TIMx_CCRy else inactive.  In downcounting, channel y is inactive as long as TIMx_CNT>TIMx_CCRy else active.*/
+#define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) /*!<In upcounting, channel y is inactive as long as TIMx_CNT<TIMx_CCRy else active.  In downcounting, channel y is active as long as TIMx_CNT>TIMx_CCRy else inactive*/
+#define LL_TIM_OCMODE_RETRIG_OPM1              TIM_CCMR1_OC1M_3                                         /*!<Retrigerrable OPM mode 1*/
+#define LL_TIM_OCMODE_RETRIG_OPM2              (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0)                    /*!<Retrigerrable OPM mode 2*/
+#define LL_TIM_OCMODE_COMBINED_PWM1            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2)                    /*!<Combined PWM mode 1*/
+#define LL_TIM_OCMODE_COMBINED_PWM2            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2) /*!<Combined PWM mode 2*/
+#define LL_TIM_OCMODE_ASSYMETRIC_PWM1          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2) /*!<Asymmetric PWM mode 1*/
+#define LL_TIM_OCMODE_ASSYMETRIC_PWM2          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M)                      /*!<Asymmetric PWM mode 2*/
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_OCPOLARITY Output Configuration Polarity
+  * @{
+  */
+#define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 /*!< OCxactive high*/
+#define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               /*!< OCxactive low*/
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_OCIDLESTATE Output Configuration Idle State
+  * @{
+  */
+#define LL_TIM_OCIDLESTATE_LOW                 0x00000000U             /*!<OCx=0 (after a dead-time if OC is implemented) when MOE=0*/
+#define LL_TIM_OCIDLESTATE_HIGH                TIM_CR2_OIS1            /*!<OCx=1 (after a dead-time if OC is implemented) when MOE=0*/
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_GROUPCH5 GROUPCH5
+  * @{
+  */
+#define LL_TIM_GROUPCH5_NONE                   0x00000000U           /*!< No effect of OC5REF on OC1REFC, OC2REFC and OC3REFC */
+#define LL_TIM_GROUPCH5_OC1REFC                TIM_CCR5_GC5C1        /*!< OC1REFC is the logical AND of OC1REFC and OC5REF */
+#define LL_TIM_GROUPCH5_OC2REFC                TIM_CCR5_GC5C2        /*!< OC2REFC is the logical AND of OC2REFC and OC5REF */
+#define LL_TIM_GROUPCH5_OC3REFC                TIM_CCR5_GC5C3        /*!< OC3REFC is the logical AND of OC3REFC and OC5REF */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_ACTIVEINPUT Active Input Selection
+  * @{
+  */
+#define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 << 16U) /*!< ICx is mapped on TIx */
+#define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 << 16U) /*!< ICx is mapped on TIy */
+#define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S << 16U)   /*!< ICx is mapped on TRC */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_ICPSC Input Configuration Prescaler
+  * @{
+  */
+#define LL_TIM_ICPSC_DIV1                      0x00000000U                    /*!< No prescaler, capture is done each time an edge is detected on the capture input */
+#define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 << 16U)    /*!< Capture is done once every 2 events */
+#define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 << 16U)    /*!< Capture is done once every 4 events */
+#define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC << 16U)      /*!< Capture is done once every 8 events */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_IC_FILTER Input Configuration Filter
+  * @{
+  */
+#define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                                        /*!< No filter, sampling is done at fDTS */
+#define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 << 16U)                                          /*!< fSAMPLING=fCK_INT, N=2 */
+#define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 << 16U)                                          /*!< fSAMPLING=fCK_INT, N=4 */
+#define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) << 16U)                     /*!< fSAMPLING=fCK_INT, N=8 */
+#define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 << 16U)                                          /*!< fSAMPLING=fDTS/2, N=6 */
+#define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) << 16U)                     /*!< fSAMPLING=fDTS/2, N=8 */
+#define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) << 16U)                     /*!< fSAMPLING=fDTS/4, N=6 */
+#define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) << 16U)  /*!< fSAMPLING=fDTS/4, N=8 */
+#define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 << 16U)                                          /*!< fSAMPLING=fDTS/8, N=6 */
+#define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) << 16U)                     /*!< fSAMPLING=fDTS/8, N=8 */
+#define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) << 16U)                     /*!< fSAMPLING=fDTS/16, N=5 */
+#define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) << 16U)  /*!< fSAMPLING=fDTS/16, N=6 */
+#define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) << 16U)                     /*!< fSAMPLING=fDTS/16, N=8 */
+#define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) << 16U)  /*!< fSAMPLING=fDTS/32, N=5 */
+#define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) << 16U)  /*!< fSAMPLING=fDTS/32, N=6 */
+#define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F << 16U)                                            /*!< fSAMPLING=fDTS/32, N=8 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_IC_POLARITY Input Configuration Polarity
+  * @{
+  */
+#define LL_TIM_IC_POLARITY_RISING              0x00000000U                      /*!< The circuit is sensitive to TIxFP1 rising edge, TIxFP1 is not inverted */
+#define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    /*!< The circuit is sensitive to TIxFP1 falling edge, TIxFP1 is inverted */
+#define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) /*!< The circuit is sensitive to both TIxFP1 rising and falling edges, TIxFP1 is not inverted */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_CLOCKSOURCE Clock Source
+  * @{
+  */
+#define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                          /*!< The timer is clocked by the internal clock provided from the RCC */
+#define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)   /*!< Counter counts at each rising or falling edge on a selected input*/
+#define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                         /*!< Counter counts at each rising or falling edge on the external trigger input ETR */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_ENCODERMODE Encoder Mode
+  * @{
+  */
+#define LL_TIM_ENCODERMODE_X2_TI1                     TIM_SMCR_SMS_0                                                     /*!< Quadrature encoder mode 1, x2 mode - Counter counts up/down on TI1FP1 edge depending on TI2FP2 level */
+#define LL_TIM_ENCODERMODE_X2_TI2                     TIM_SMCR_SMS_1                                                     /*!< Quadrature encoder mode 2, x2 mode - Counter counts up/down on TI2FP2 edge depending on TI1FP1 level */
+#define LL_TIM_ENCODERMODE_X4_TI12                   (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)                                   /*!< Quadrature encoder mode 3, x4 mode - Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_TRGO Trigger Output
+  * @{
+  */
+#define LL_TIM_TRGO_RESET                      0x00000000U                                     /*!< UG bit from the TIMx_EGR register is used as trigger output */
+#define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   /*!< Counter Enable signal (CNT_EN) is used as trigger output */
+#define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   /*!< Update event is used as trigger output */
+#define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 /*!< CC1 capture or a compare match is used as trigger output */
+#define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   /*!< OC1REF signal is used as trigger output */
+#define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 /*!< OC2REF signal is used as trigger output */
+#define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 /*!< OC3REF signal is used as trigger output */
+#define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) /*!< OC4REF signal is used as trigger output */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_TRGO2 Trigger Output 2
+  * @{
+  */
+#define LL_TIM_TRGO2_RESET                     0x00000000U                                                         /*!< UG bit from the TIMx_EGR register is used as trigger output 2 */
+#define LL_TIM_TRGO2_ENABLE                    TIM_CR2_MMS2_0                                                      /*!< Counter Enable signal (CNT_EN) is used as trigger output 2 */
+#define LL_TIM_TRGO2_UPDATE                    TIM_CR2_MMS2_1                                                      /*!< Update event is used as trigger output 2 */
+#define LL_TIM_TRGO2_CC1F                      (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                                   /*!< CC1 capture or a compare match is used as trigger output 2 */
+#define LL_TIM_TRGO2_OC1                       TIM_CR2_MMS2_2                                                      /*!< OC1REF signal is used as trigger output 2 */
+#define LL_TIM_TRGO2_OC2                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                                   /*!< OC2REF signal is used as trigger output 2 */
+#define LL_TIM_TRGO2_OC3                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1)                                   /*!< OC3REF signal is used as trigger output 2 */
+#define LL_TIM_TRGO2_OC4                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                  /*!< OC4REF signal is used as trigger output 2 */
+#define LL_TIM_TRGO2_OC5                       TIM_CR2_MMS2_3                                                      /*!< OC5REF signal is used as trigger output 2 */
+#define LL_TIM_TRGO2_OC6                       (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0)                                   /*!< OC6REF signal is used as trigger output 2 */
+#define LL_TIM_TRGO2_OC4_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1)                                   /*!< OC4REF rising or falling edges are used as trigger output 2 */
+#define LL_TIM_TRGO2_OC6_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                  /*!< OC6REF rising or falling edges are used as trigger output 2 */
+#define LL_TIM_TRGO2_OC4_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2)                                   /*!< OC4REF or OC6REF rising edges are used as trigger output 2 */
+#define LL_TIM_TRGO2_OC4_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                  /*!< OC4REF rising or OC6REF falling edges are used as trigger output 2 */
+#define LL_TIM_TRGO2_OC5_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1)                   /*!< OC5REF or OC6REF rising edges are used as trigger output 2 */
+#define LL_TIM_TRGO2_OC5_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) /*!< OC5REF rising or OC6REF falling edges are used as trigger output 2 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_SLAVEMODE Slave Mode
+  * @{
+  */
+#define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         /*!< Slave mode disabled */
+#define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      /*!< Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter */
+#define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   /*!< Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high */
+#define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   /*!< Trigger Mode - The counter starts at a rising edge of the trigger TRGI */
+#define LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3                      /*!< Combined reset + trigger mode - Rising edge of the selected trigger input (TRGI)  reinitializes the counter, generates an update of the registers and starts the counter */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_TS Trigger Selection
+  * @{
+  */
+#define LL_TIM_TS_ITR0                         0x00000000U                                                     /*!< Internal Trigger 0 (ITR0) is used as trigger input */
+#define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                                   /*!< Internal Trigger 1 (ITR1) is used as trigger input */
+#define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                                   /*!< Internal Trigger 2 (ITR2) is used as trigger input */
+#define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                                 /*!< Internal Trigger 3 (ITR3) is used as trigger input */
+#define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                                   /*!< TI1 Edge Detector (TI1F_ED) is used as trigger input */
+#define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                                 /*!< Filtered Timer Input 1 (TI1FP1) is used as trigger input */
+#define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                                 /*!< Filtered Timer Input 2 (TI12P2) is used as trigger input */
+#define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)                 /*!< Filtered external Trigger (ETRF) is used as trigger input */
+#if defined(USB_BASE)
+#define LL_TIM_TS_ITR7                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)                 /*!< Internal Trigger 7 (ITR7) is used as trigger input */
+#endif /* USB_BASE */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_ETR_POLARITY External Trigger Polarity
+  * @{
+  */
+#define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             /*!< ETR is non-inverted, active at high level or rising edge */
+#define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            /*!< ETR is inverted, active at low level or falling edge */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_ETR_PRESCALER External Trigger Prescaler
+  * @{
+  */
+#define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             /*!< ETR prescaler OFF */
+#define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         /*!< ETR frequency is divided by 2 */
+#define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         /*!< ETR frequency is divided by 4 */
+#define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           /*!< ETR frequency is divided by 8 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_ETR_FILTER External Trigger Filter
+  * @{
+  */
+#define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                          /*!< No filter, sampling is done at fDTS */
+#define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                       /*!< fSAMPLING=fCK_INT, N=2 */
+#define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                       /*!< fSAMPLING=fCK_INT, N=4 */
+#define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                    /*!< fSAMPLING=fCK_INT, N=8 */
+#define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                       /*!< fSAMPLING=fDTS/2, N=6 */
+#define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                    /*!< fSAMPLING=fDTS/2, N=8 */
+#define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                    /*!< fSAMPLING=fDTS/4, N=6 */
+#define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   /*!< fSAMPLING=fDTS/4, N=8 */
+#define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                       /*!< fSAMPLING=fDTS/8, N=8 */
+#define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                    /*!< fSAMPLING=fDTS/16, N=5 */
+#define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                    /*!< fSAMPLING=fDTS/16, N=6 */
+#define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   /*!< fSAMPLING=fDTS/16, N=8 */
+#define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                    /*!< fSAMPLING=fDTS/16, N=5 */
+#define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)   /*!< fSAMPLING=fDTS/32, N=5 */
+#define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)   /*!< fSAMPLING=fDTS/32, N=6 */
+#define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                         /*!< fSAMPLING=fDTS/32, N=8 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_ETRSOURCE External Trigger Source
+  * @{
+  */
+#define LL_TIM_ETRSOURCE_GPIO                  0x00000000U                                                 /*!< ETR input is connected to GPIO */
+#if defined(COMP1) && defined(COMP2)
+#define LL_TIM_ETRSOURCE_COMP1                 TIM1_AF1_ETRSEL_0                                 /*!< ETR input is connected to COMP1_OUT */
+#define LL_TIM_ETRSOURCE_COMP2                 TIM1_AF1_ETRSEL_1                                 /*!< ETR input is connected to COMP2_OUT */
+#endif /* COMP1 && COMP2 */
+#if defined(COMP3)
+#define LL_TIM_ETRSOURCE_COMP3                 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1) /*!< ETR input is connected to COMP3_OUT */
+#endif /* COMP3 */
+#define LL_TIM_ETRSOURCE_ADC1_AWD1             (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) /*!< ETR input is connected to ADC1 analog watchdog 1 */
+#define LL_TIM_ETRSOURCE_ADC1_AWD2             TIM1_AF1_ETRSEL_2                                 /*!< ETR input is connected to ADC1 analog watchdog 2 */
+#define LL_TIM_ETRSOURCE_ADC1_AWD3             (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0) /*!< ETR input is connected to ADC1 analog watchdog 3 */
+#define LL_TIM_ETRSOURCE_LSE                   (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) /*!< ETR input is connected to LSE */
+#define LL_TIM_ETRSOURCE_MCO                   TIM1_AF1_ETRSEL_2                                 /*!< ETR input is connected to MCO */
+#define LL_TIM_ETRSOURCE_MCO2                  (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0) /*!< ETR input is connected to MCO2 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_BREAK_POLARITY break polarity
+  * @{
+  */
+#define LL_TIM_BREAK_POLARITY_LOW              0x00000000U               /*!< Break input BRK is active low */
+#define LL_TIM_BREAK_POLARITY_HIGH             TIM_BDTR_BKP              /*!< Break input BRK is active high */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_BREAK_FILTER break filter
+  * @{
+  */
+#define LL_TIM_BREAK_FILTER_FDIV1              0x00000000U   /*!< No filter, BRK acts asynchronously */
+#define LL_TIM_BREAK_FILTER_FDIV1_N2           0x00010000U   /*!< fSAMPLING=fCK_INT, N=2 */
+#define LL_TIM_BREAK_FILTER_FDIV1_N4           0x00020000U   /*!< fSAMPLING=fCK_INT, N=4 */
+#define LL_TIM_BREAK_FILTER_FDIV1_N8           0x00030000U   /*!< fSAMPLING=fCK_INT, N=8 */
+#define LL_TIM_BREAK_FILTER_FDIV2_N6           0x00040000U   /*!< fSAMPLING=fDTS/2, N=6 */
+#define LL_TIM_BREAK_FILTER_FDIV2_N8           0x00050000U   /*!< fSAMPLING=fDTS/2, N=8 */
+#define LL_TIM_BREAK_FILTER_FDIV4_N6           0x00060000U   /*!< fSAMPLING=fDTS/4, N=6 */
+#define LL_TIM_BREAK_FILTER_FDIV4_N8           0x00070000U   /*!< fSAMPLING=fDTS/4, N=8 */
+#define LL_TIM_BREAK_FILTER_FDIV8_N6           0x00080000U   /*!< fSAMPLING=fDTS/8, N=6 */
+#define LL_TIM_BREAK_FILTER_FDIV8_N8           0x00090000U   /*!< fSAMPLING=fDTS/8, N=8 */
+#define LL_TIM_BREAK_FILTER_FDIV16_N5          0x000A0000U   /*!< fSAMPLING=fDTS/16, N=5 */
+#define LL_TIM_BREAK_FILTER_FDIV16_N6          0x000B0000U   /*!< fSAMPLING=fDTS/16, N=6 */
+#define LL_TIM_BREAK_FILTER_FDIV16_N8          0x000C0000U   /*!< fSAMPLING=fDTS/16, N=8 */
+#define LL_TIM_BREAK_FILTER_FDIV32_N5          0x000D0000U   /*!< fSAMPLING=fDTS/32, N=5 */
+#define LL_TIM_BREAK_FILTER_FDIV32_N6          0x000E0000U   /*!< fSAMPLING=fDTS/32, N=6 */
+#define LL_TIM_BREAK_FILTER_FDIV32_N8          0x000F0000U   /*!< fSAMPLING=fDTS/32, N=8 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_BREAK2_POLARITY BREAK2 POLARITY
+  * @{
+  */
+#define LL_TIM_BREAK2_POLARITY_LOW             0x00000000U             /*!< Break input BRK2 is active low */
+#define LL_TIM_BREAK2_POLARITY_HIGH            TIM_BDTR_BK2P           /*!< Break input BRK2 is active high */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_BREAK2_FILTER BREAK2 FILTER
+  * @{
+  */
+#define LL_TIM_BREAK2_FILTER_FDIV1             0x00000000U   /*!< No filter, BRK acts asynchronously */
+#define LL_TIM_BREAK2_FILTER_FDIV1_N2          0x00100000U   /*!< fSAMPLING=fCK_INT, N=2 */
+#define LL_TIM_BREAK2_FILTER_FDIV1_N4          0x00200000U   /*!< fSAMPLING=fCK_INT, N=4 */
+#define LL_TIM_BREAK2_FILTER_FDIV1_N8          0x00300000U   /*!< fSAMPLING=fCK_INT, N=8 */
+#define LL_TIM_BREAK2_FILTER_FDIV2_N6          0x00400000U   /*!< fSAMPLING=fDTS/2, N=6 */
+#define LL_TIM_BREAK2_FILTER_FDIV2_N8          0x00500000U   /*!< fSAMPLING=fDTS/2, N=8 */
+#define LL_TIM_BREAK2_FILTER_FDIV4_N6          0x00600000U   /*!< fSAMPLING=fDTS/4, N=6 */
+#define LL_TIM_BREAK2_FILTER_FDIV4_N8          0x00700000U   /*!< fSAMPLING=fDTS/4, N=8 */
+#define LL_TIM_BREAK2_FILTER_FDIV8_N6          0x00800000U   /*!< fSAMPLING=fDTS/8, N=6 */
+#define LL_TIM_BREAK2_FILTER_FDIV8_N8          0x00900000U   /*!< fSAMPLING=fDTS/8, N=8 */
+#define LL_TIM_BREAK2_FILTER_FDIV16_N5         0x00A00000U   /*!< fSAMPLING=fDTS/16, N=5 */
+#define LL_TIM_BREAK2_FILTER_FDIV16_N6         0x00B00000U   /*!< fSAMPLING=fDTS/16, N=6 */
+#define LL_TIM_BREAK2_FILTER_FDIV16_N8         0x00C00000U   /*!< fSAMPLING=fDTS/16, N=8 */
+#define LL_TIM_BREAK2_FILTER_FDIV32_N5         0x00D00000U   /*!< fSAMPLING=fDTS/32, N=5 */
+#define LL_TIM_BREAK2_FILTER_FDIV32_N6         0x00E00000U   /*!< fSAMPLING=fDTS/32, N=6 */
+#define LL_TIM_BREAK2_FILTER_FDIV32_N8         0x00F00000U   /*!< fSAMPLING=fDTS/32, N=8 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_OSSI OSSI
+  * @{
+  */
+#define LL_TIM_OSSI_DISABLE                    0x00000000U             /*!< When inactive, OCx/OCxN outputs are disabled */
+#define LL_TIM_OSSI_ENABLE                     TIM_BDTR_OSSI           /*!< When inactive, OxC/OCxN outputs are first forced with their inactive level then forced to their idle level after the deadtime */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_OSSR OSSR
+  * @{
+  */
+#define LL_TIM_OSSR_DISABLE                    0x00000000U             /*!< When inactive, OCx/OCxN outputs are disabled */
+#define LL_TIM_OSSR_ENABLE                     TIM_BDTR_OSSR           /*!< When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxE=1 or CCxNE=1 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_BREAK_INPUT BREAK INPUT
+  * @{
+  */
+#define LL_TIM_BREAK_INPUT_BKIN                0x00000000U  /*!< TIMx_BKIN input */
+#define LL_TIM_BREAK_INPUT_BKIN2               0x00000004U  /*!< TIMx_BKIN2 input */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_BKIN_SOURCE BKIN SOURCE
+  * @{
+  */
+#define LL_TIM_BKIN_SOURCE_BKIN                TIM1_AF1_BKINE      /*!< BKIN input from AF controller */
+#if defined(COMP1) && defined(COMP2)
+#define LL_TIM_BKIN_SOURCE_BKCOMP1             TIM1_AF1_BKCMP1E    /*!< internal signal: COMP1 output */
+#define LL_TIM_BKIN_SOURCE_BKCOMP2             TIM1_AF1_BKCMP2E    /*!< internal signal: COMP2 output */
+#endif /* COMP1 && COMP2 */
+#if defined(COMP3)
+#define LL_TIM_BKIN_SOURCE_BKCOMP3             TIM1_AF1_BKCMP3E    /*!< internal signal: COMP3 output */
+#endif /* COMP3 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_BKIN_POLARITY BKIN POLARITY
+  * @{
+  */
+#define LL_TIM_BKIN_POLARITY_LOW               TIM1_AF1_BKINP           /*!< BRK BKIN input is active low */
+#define LL_TIM_BKIN_POLARITY_HIGH              0x00000000U              /*!< BRK BKIN input is active high */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_BREAK_AFMODE BREAK AF MODE
+  * @{
+  */
+#define LL_TIM_BREAK_AFMODE_INPUT              0x00000000U              /*!< Break input BRK in input mode */
+#define LL_TIM_BREAK_AFMODE_BIDIRECTIONAL      TIM_BDTR_BKBID           /*!< Break input BRK in bidirectional mode */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_BREAK2_AFMODE BREAK2 AF MODE
+  * @{
+  */
+#define LL_TIM_BREAK2_AFMODE_INPUT             0x00000000U             /*!< Break2 input BRK2 in input mode */
+#define LL_TIM_BREAK2_AFMODE_BIDIRECTIONAL     TIM_BDTR_BK2BID         /*!< Break2 input BRK2 in bidirectional mode */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_DMABURST_BASEADDR DMA Burst Base Address
+  * @{
+  */
+#define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                                      /*!< TIMx_CR1 register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                                    /*!< TIMx_CR2 register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                                    /*!< TIMx_SMCR register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                                 /*!< TIMx_DIER register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                                    /*!< TIMx_SR register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                                  /*!< TIMx_EGR register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                                  /*!< TIMx_CCMR1 register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  /*!< TIMx_CCMR2 register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                                    /*!< TIMx_CCER register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                                  /*!< TIMx_CNT register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                                  /*!< TIMx_PSC register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  /*!< TIMx_ARR register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_RCR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_2)                                  /*!< TIMx_RCR register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                  /*!< TIMx_CCR1 register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                  /*!< TIMx_CCR2 register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)  /*!< TIMx_CCR3 register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                                    /*!< TIMx_CCR4 register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_BDTR          (TIM_DCR_DBA_4 | TIM_DCR_DBA_0)                                  /*!< TIMx_BDTR register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_OR1           (TIM_DCR_DBA_4 | TIM_DCR_DBA_2)                                  /*!< TIMx_OR1 register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_CCMR3         (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                  /*!< TIMx_CCMR3 register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_CCR5          (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                  /*!< TIMx_CCR5 register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_CCR6          (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)  /*!< TIMx_CCR6 register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_AF1           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3)                                  /*!< TIMx_AF1 register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_AF2           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                  /*!< TIMx_AF2 register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_TISEL         (TIM_DCR_DBA_4 | TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                  /*!< TIMx_TISEL register is the DMA base address for DMA burst */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_DMABURST_LENGTH DMA Burst Length
+  * @{
+  */
+#define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                                     /*!< Transfer is done to 1 register starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                                   /*!< Transfer is done to 2 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                                   /*!< Transfer is done to 3 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                                /*!< Transfer is done to 4 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                                   /*!< Transfer is done to 5 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                                 /*!< Transfer is done to 6 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                                 /*!< Transfer is done to 7 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 /*!< Transfer is done to 1 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                                   /*!< Transfer is done to 9 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                                 /*!< Transfer is done to 10 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                                 /*!< Transfer is done to 11 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 /*!< Transfer is done to 12 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                                 /*!< Transfer is done to 13 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                 /*!< Transfer is done to 14 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                 /*!< Transfer is done to 15 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0) /*!< Transfer is done to 16 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                                   /*!< Transfer is done to 17 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                                /*!< Transfer is done to 18 registers starting from the DMA burst base address */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_TIM1_TI1_RMP  TIM1 Timer Input Ch1 Remap
+  * @{
+  */
+#define LL_TIM_TIM1_TI1_RMP_GPIO   0x00000000U                                       /*!< TIM1 input 1 is connected to GPIO */
+#if defined(COMP1)
+#define LL_TIM_TIM1_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                /*!< TIM1 input 1 is connected to COMP1_OUT */
+#endif /* COMP1 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_TIM1_TI2_RMP  TIM1 Timer Input Ch2 Remap
+  * @{
+  */
+#define LL_TIM_TIM1_TI2_RMP_GPIO   0x00000000U                                       /*!< TIM1 input 2 is connected to GPIO */
+#if defined(COMP2)
+#define LL_TIM_TIM1_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_0                                /*!< TIM1 input 2 is connected to COMP2_OUT */
+#endif /* COMP2 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_TIM1_TI3_RMP  TIM1 Timer Input Ch3 Remap
+  * @{
+  */
+#define LL_TIM_TIM1_TI3_RMP_GPIO   0x00000000U                                       /*!< TIM1 input 3 is connected to GPIO */
+#if defined(COMP3)
+#define LL_TIM_TIM1_TI3_RMP_COMP3  TIM_TISEL_TI3SEL_0                                /*!< TIM1 input 3 is connected to COMP3_OUT */
+#endif /* COMP3 */
+/**
+  * @}
+  */
+
+#if defined(TIM2)
+/** @defgroup TIM_LL_EC_TIM2_TI1_RMP  TIM2 Timer Input Ch1 Remap
+  * @{
+  */
+#define LL_TIM_TIM2_TI1_RMP_GPIO   0x00000000U                                       /*!< TIM2 input 1 is connected to GPIO */
+#define LL_TIM_TIM2_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                /*!< TIM2 input 1 is connected to COMP1_OUT */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_TIM2_TI2_RMP  TIM2 Timer Input Ch2 Remap
+  * @{
+  */
+#define LL_TIM_TIM2_TI2_RMP_GPIO   0x00000000U                                       /*!< TIM2 input 2 is connected to GPIO */
+#define LL_TIM_TIM2_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_0                                /*!< TIM2 input 2 is connected to COMP2_OUT */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_TIM2_TI3_RMP  TIM2 Timer Input Ch3 Remap
+  * @{
+  */
+#define LL_TIM_TIM2_TI3_RMP_GPIO   0x00000000U                                       /*!< TIM2 input 3 is connected to GPIO */
+#if defined(COMP3)
+#define LL_TIM_TIM2_TI3_RMP_COMP3  TIM_TISEL_TI3SEL_0                                /*!< TIM2 input 3 is connected to COMP3_OUT */
+#endif /* COMP3 */
+/**
+  * @}
+  */
+#endif /* TIM2 */
+
+/** @defgroup TIM_LL_EC_TIM3_TI1_RMP  TIM3 Timer Input Ch1 Remap
+  * @{
+  */
+#define LL_TIM_TIM3_TI1_RMP_GPIO   0x00000000U                                       /*!< TIM3 input 1 is connected to GPIO */
+#if defined(COMP1)
+#define LL_TIM_TIM3_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                /*!< TIM3 input 1 is connected to COMP1_OUT */
+#endif /* COMP1 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_TIM3_TI2_RMP  TIM3 Timer Input Ch2 Remap
+  * @{
+  */
+#define LL_TIM_TIM3_TI2_RMP_GPIO   0x00000000U                                       /*!< TIM3 input 2 is connected to GPIO */
+#if defined(COMP2)
+#define LL_TIM_TIM3_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_0                                /*!< TIM3 input 2 is connected to COMP2_OUT */
+#endif /* COMP2 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_TIM3_TI3_RMP  TIM3 Timer Input Ch3 Remap
+  * @{
+  */
+#define LL_TIM_TIM3_TI3_RMP_GPIO   0x00000000U                                       /*!< TIM3 input 3 is connected to GPIO */
+#if defined(COMP3)
+#define LL_TIM_TIM3_TI3_RMP_COMP3  TIM_TISEL_TI3SEL_0                                /*!< TIM3 input 3 is connected to COMP3_OUT */
+#endif /* COMP3 */
+/**
+  * @}
+  */
+
+#if defined(TIM4)
+/** @defgroup TIM_LL_EC_TIM4_TI1_RMP  TIM4 Timer Input Ch1 Remap
+  * @{
+  */
+#define LL_TIM_TIM4_TI1_RMP_GPIO   0x00000000U                                       /*!< TIM4 input 1 is connected to GPIO */
+#if defined(COMP1)
+#define LL_TIM_TIM4_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                /*!< TIM4 input 1 is connected to COMP1_OUT */
+#endif /* COMP1 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_TIM4_TI2_RMP  TIM4 Timer Input Ch2 Remap
+  * @{
+  */
+#define LL_TIM_TIM4_TI2_RMP_GPIO   0x00000000U                                       /*!< TIM4 input 2 is connected to GPIO */
+#if defined(COMP2)
+#define LL_TIM_TIM4_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_0                                /*!< TIM4 input 2 is connected to COMP2_OUT */
+#endif /* COMP2 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_TIM4_TI3_RMP  TIM4 Timer Input Ch3 Remap
+  * @{
+  */
+#define LL_TIM_TIM4_TI3_RMP_GPIO   0x00000000U                                       /*!< TIM4 input 3 is connected to GPIO */
+#if defined(COMP3)
+#define LL_TIM_TIM4_TI3_RMP_COMP3  TIM_TISEL_TI3SEL_0                                /*!< TIM4 input 3 is connected to COMP3_OUT */
+#endif /* COMP3 */
+/**
+  * @}
+  */
+#endif /* TIM4 */
+
+/** @defgroup TIM_LL_EC_TIM14_TI1_RMP  TIM14 Timer Input Ch1 Remap
+  * @{
+  */
+#define LL_TIM_TIM14_TI1_RMP_GPIO     0x00000000U                                    /*!< TIM14 input 1 is connected to GPIO */
+#define LL_TIM_TIM14_TI1_RMP_RTC_CLK  TIM_TISEL_TI1SEL_0                             /*!< TIM14 input 1 is connected to RTC clock */
+#define LL_TIM_TIM14_TI1_RMP_HSE_32   TIM_TISEL_TI1SEL_1                             /*!< TIM14 input 1 is connected to HSE/32 clock */
+#define LL_TIM_TIM14_TI1_RMP_MCO     (TIM_TISEL_TI1SEL_0  | TIM_TISEL_TI1SEL_1)     /*!< TIM14 input 1 is connected to MCO */
+#define LL_TIM_TIM14_TI1_RMP_MCO2    TIM_TISEL_TI1SEL_2                             /*!< TIM14 input 1 is connected to MCO2 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_TIM15_TI1_RMP  TIM15 Timer Input Ch1 Remap
+  * @{
+  */
+#if defined(TIM15)
+#define LL_TIM_TIM15_TI1_RMP_GPIO     0x00000000U                                    /*!< TIM15 input 1 is connected to GPIO */
+#if defined(TIM2)
+#define LL_TIM_TIM15_TI1_RMP_TIM2_IC1 TIM_TISEL_TI1SEL_0                             /*!< TIM15 input 1 is connected to TIM2 input 1 */
+#endif /* TIM2 */
+#if defined(TIM3)
+#define LL_TIM_TIM15_TI1_RMP_TIM3_IC1 TIM_TISEL_TI1SEL_1                             /*!< TIM15 input 1 is connected to TIM3 input 1 */
+#endif /* TIM3 */
+#endif /* TIM15 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_TIM15_TI2_RMP  TIM15 Timer Input Ch2 Remap
+  * @{
+  */
+#if defined(TIM15)
+#define LL_TIM_TIM15_TI2_RMP_GPIO     0x00000000U                                    /*!< TIM15 input 2 is connected to GPIO */
+#if defined(TIM2)
+#define LL_TIM_TIM15_TI2_RMP_TIM2_IC2 TIM_TISEL_TI2SEL_0                             /*!< TIM15 input 2 is connected to TIM2 input 2 */
+#endif /* TIM2 */
+#if defined(TIM3)
+#define LL_TIM_TIM15_TI2_RMP_TIM3_IC2 TIM_TISEL_TI1SEL_1                             /*!< TIM15 input 2 is connected to TIM3 input 2 */
+#endif /* TIM3 */
+#endif /* TIM15 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_TIM16_TI1_RMP  TIM16 Timer Input Ch1 Remap
+  * @{
+  */
+#define LL_TIM_TIM16_TI1_RMP_GPIO    0x00000000U                                     /*!< TIM16 input 1 is connected to GPIO */
+#define LL_TIM_TIM16_TI1_RMP_LSI     TIM_TISEL_TI1SEL_0                              /*!< TIM16 input 1 is connected to LSI */
+#define LL_TIM_TIM16_TI1_RMP_LSE     TIM_TISEL_TI1SEL_1                              /*!< TIM16 input 1 is connected to LSE */
+#define LL_TIM_TIM16_TI1_RMP_RTC_WK  (TIM_TISEL_TI1SEL_0 | TIM_TISEL_TI1SEL_1)       /*!< TIM16 input 1 is connected to RTC_WAKEUP */
+#define LL_TIM_TIM16_TI1_RMP_MCO2    TIM_TISEL_TI1SEL_2                              /*!< TIM16 input 1 is connected to MCO2 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_TIM17_TI1_RMP  TIM17 Timer Input Ch1 Remap
+  * @{
+  */
+#define LL_TIM_TIM17_TI1_RMP_GPIO    0x00000000U                                     /*!< TIM17 input 1 is connected to GPIO */
+#define LL_TIM_TIM17_TI1_RMP_HSI48   TIM_TISEL_TI1SEL_0                              /*!< TIM17 input 1 is connected to HSI48/256 */
+#define LL_TIM_TIM17_TI1_RMP_HSE_32  TIM_TISEL_TI1SEL_1                              /*!< TIM17 input 1 is connected to HSE/32 clock */
+#define LL_TIM_TIM17_TI1_RMP_MCO    (TIM_TISEL_TI1SEL_0 | TIM_TISEL_TI1SEL_1)        /*!< TIM17 input 1 is connected to MCO */
+#define LL_TIM_TIM17_TI1_RMP_MCO2    TIM_TISEL_TI1SEL_2                              /*!< TIM17 input 1 is connected to MCO2 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_OCREF_CLR_INT OCREF clear input selection
+  * @{
+  */
+#define LL_TIM_OCREF_CLR_INT_ETR         OCREF_CLEAR_SELECT_Msk       /*!< OCREF_CLR_INT is connected to ETRF */
+#if defined(COMP1) && defined(COMP2)
+#define LL_TIM_OCREF_CLR_INT_COMP1       0x00000000U                  /*!< OCREF clear input is connected to COMP1_OUT */
+#if defined(COMP3)
+#define LL_TIM_OCREF_CLR_INT_COMP2       TIM1_OR1_OCREF_CLR_0         /*!< OCREF clear input is connected to COMP2_OUT */
+#define LL_TIM_OCREF_CLR_INT_COMP3       TIM1_OR1_OCREF_CLR_1         /*!< OCREF clear input is connected to COMP3_OUT */
+#else
+#define LL_TIM_OCREF_CLR_INT_COMP2       TIM1_OR1_OCREF_CLR           /*!< OCREF clear input is connected to COMP2_OUT */
+#endif /* COMP3 */
+#endif /* COMP1 & COMP2 */
+/**
+  * @}
+  */
+
+/** Legacy definitions for compatibility purpose
+@cond 0
+  */
+#define LL_TIM_BKIN_SOURCE_DFBK  LL_TIM_BKIN_SOURCE_DF1BK
+/**
+@endcond
+  */
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup TIM_LL_Exported_Macros TIM Exported Macros
+  * @{
+  */
+
+/** @defgroup TIM_LL_EM_WRITE_READ Common Write and read registers Macros
+  * @{
+  */
+/**
+  * @brief  Write a value in TIM register.
+  * @param  __INSTANCE__ TIM Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in TIM register.
+  * @param  __INSTANCE__ TIM Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EM_Exported_Macros Exported_Macros
+  * @{
+  */
+
+/**
+  * @brief  HELPER macro retrieving the UIFCPY flag from the counter value.
+  * @note ex: @ref __LL_TIM_GETFLAG_UIFCPY (@ref LL_TIM_GetCounter ());
+  * @note  Relevant only if UIF flag remapping has been enabled  (UIF status bit is copied
+  *        to TIMx_CNT register bit 31)
+  * @param  __CNT__ Counter value
+  * @retval UIF status bit
+  */
+#define __LL_TIM_GETFLAG_UIFCPY(__CNT__)  \
+  (READ_BIT((__CNT__), TIM_CNT_UIFCPY) >> TIM_CNT_UIFCPY_Pos)
+
+/**
+  * @brief  HELPER macro calculating DTG[0:7] in the TIMx_BDTR register to achieve the requested dead time duration.
+  * @note ex: @ref __LL_TIM_CALC_DEADTIME (80000000, @ref LL_TIM_GetClockDivision (), 120);
+  * @param  __TIMCLK__ timer input clock frequency (in Hz)
+  * @param  __CKD__ This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
+  * @param  __DT__ deadtime duration (in ns)
+  * @retval DTG[0:7]
+  */
+#define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \
+  ( (((uint64_t)((__DT__)*1000U)) < ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))    ?  \
+    (uint8_t)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  & DT_DELAY_1) :      \
+    (((uint64_t)((__DT__)*1000U)) < ((64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ?  \
+    (uint8_t)(DT_RANGE_2 | ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),   \
+                                                 (__CKD__))) >> 1U) - (uint8_t) 64) & DT_DELAY_2)) :\
+    (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ?  \
+    (uint8_t)(DT_RANGE_3 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),  \
+                                                 (__CKD__))) >> 3U) - (uint8_t) 32) & DT_DELAY_3)) :\
+    (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ?  \
+    (uint8_t)(DT_RANGE_4 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),  \
+                                                 (__CKD__))) >> 4U) - (uint8_t) 32) & DT_DELAY_4)) :\
+    0U)
+
+/**
+  * @brief  HELPER macro calculating the prescaler value to achieve the required counter clock frequency.
+  * @note ex: @ref __LL_TIM_CALC_PSC (80000000, 1000000);
+  * @param  __TIMCLK__ timer input clock frequency (in Hz)
+  * @param  __CNTCLK__ counter clock frequency (in Hz)
+  * @retval Prescaler value  (between Min_Data=0 and Max_Data=65535)
+  */
+#define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \
+  (((__TIMCLK__) >= (__CNTCLK__)) ? (uint32_t)(((__TIMCLK__)/(__CNTCLK__)) - 1U) : 0U)
+
+/**
+  * @brief  HELPER macro calculating the auto-reload value to achieve the required output signal frequency.
+  * @note ex: @ref __LL_TIM_CALC_ARR (1000000, @ref LL_TIM_GetPrescaler (), 10000);
+  * @param  __TIMCLK__ timer input clock frequency (in Hz)
+  * @param  __PSC__ prescaler
+  * @param  __FREQ__ output signal frequency (in Hz)
+  * @retval  Auto-reload value  (between Min_Data=0 and Max_Data=65535)
+  */
+#define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \
+  ((((__TIMCLK__)/((__PSC__) + 1U)) >= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))) - 1U) : 0U)
+
+/**
+  * @brief  HELPER macro calculating the compare value required to achieve the required timer output compare
+  *         active/inactive delay.
+  * @note ex: @ref __LL_TIM_CALC_DELAY (1000000, @ref LL_TIM_GetPrescaler (), 10);
+  * @param  __TIMCLK__ timer input clock frequency (in Hz)
+  * @param  __PSC__ prescaler
+  * @param  __DELAY__ timer output compare active/inactive delay (in us)
+  * @retval Compare value  (between Min_Data=0 and Max_Data=65535)
+  */
+#define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \
+  ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \
+              / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))
+
+/**
+  * @brief  HELPER macro calculating the auto-reload value to achieve the required pulse duration
+  *         (when the timer operates in one pulse mode).
+  * @note ex: @ref __LL_TIM_CALC_PULSE (1000000, @ref LL_TIM_GetPrescaler (), 10, 20);
+  * @param  __TIMCLK__ timer input clock frequency (in Hz)
+  * @param  __PSC__ prescaler
+  * @param  __DELAY__ timer output compare active/inactive delay (in us)
+  * @param  __PULSE__ pulse duration (in us)
+  * @retval Auto-reload value  (between Min_Data=0 and Max_Data=65535)
+  */
+#define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \
+  ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \
+              + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))
+
+/**
+  * @brief  HELPER macro retrieving the ratio of the input capture prescaler
+  * @note ex: @ref __LL_TIM_GET_ICPSC_RATIO (@ref LL_TIM_IC_GetPrescaler ());
+  * @param  __ICPSC__ This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_ICPSC_DIV1
+  *         @arg @ref LL_TIM_ICPSC_DIV2
+  *         @arg @ref LL_TIM_ICPSC_DIV4
+  *         @arg @ref LL_TIM_ICPSC_DIV8
+  * @retval Input capture prescaler ratio (1, 2, 4 or 8)
+  */
+#define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \
+  ((uint32_t)(0x01U << (((__ICPSC__) >> 16U) >> TIM_CCMR1_IC1PSC_Pos)))
+
+
+/**
+  * @}
+  */
+
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup TIM_LL_Exported_Functions TIM Exported Functions
+  * @{
+  */
+
+/** @defgroup TIM_LL_EF_Time_Base Time Base configuration
+  * @{
+  */
+/**
+  * @brief  Enable timer counter.
+  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
+}
+
+/**
+  * @brief  Disable timer counter.
+  * @rmtoll CR1          CEN           LL_TIM_DisableCounter
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
+}
+
+/**
+  * @brief  Indicates whether the timer counter is enabled.
+  * @rmtoll CR1          CEN           LL_TIM_IsEnabledCounter
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->CR1, TIM_CR1_CEN) == (TIM_CR1_CEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable update event generation.
+  * @rmtoll CR1          UDIS          LL_TIM_EnableUpdateEvent
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->CR1, TIM_CR1_UDIS);
+}
+
+/**
+  * @brief  Disable update event generation.
+  * @rmtoll CR1          UDIS          LL_TIM_DisableUpdateEvent
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->CR1, TIM_CR1_UDIS);
+}
+
+/**
+  * @brief  Indicates whether update event generation is enabled.
+  * @rmtoll CR1          UDIS          LL_TIM_IsEnabledUpdateEvent
+  * @param  TIMx Timer instance
+  * @retval Inverted state of bit (0 or 1).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->CR1, TIM_CR1_UDIS) == (uint32_t)RESET) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set update event source
+  * @note Update event source set to LL_TIM_UPDATESOURCE_REGULAR: any of the following events
+  *       generate an update interrupt or DMA request if enabled:
+  *        - Counter overflow/underflow
+  *        - Setting the UG bit
+  *        - Update generation through the slave mode controller
+  * @note Update event source set to LL_TIM_UPDATESOURCE_COUNTER: only counter
+  *       overflow/underflow generates an update interrupt or DMA request if enabled.
+  * @rmtoll CR1          URS           LL_TIM_SetUpdateSource
+  * @param  TIMx Timer instance
+  * @param  UpdateSource This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
+  *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetUpdateSource(TIM_TypeDef *TIMx, uint32_t UpdateSource)
+{
+  MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
+}
+
+/**
+  * @brief  Get actual event update source
+  * @rmtoll CR1          URS           LL_TIM_GetUpdateSource
+  * @param  TIMx Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
+  *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
+  */
+__STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_URS));
+}
+
+/**
+  * @brief  Set one pulse mode (one shot v.s. repetitive).
+  * @rmtoll CR1          OPM           LL_TIM_SetOnePulseMode
+  * @param  TIMx Timer instance
+  * @param  OnePulseMode This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
+  *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)
+{
+  MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
+}
+
+/**
+  * @brief  Get actual one pulse mode.
+  * @rmtoll CR1          OPM           LL_TIM_GetOnePulseMode
+  * @param  TIMx Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
+  *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
+  */
+__STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_OPM));
+}
+
+/**
+  * @brief  Set the timer counter counting mode.
+  * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
+  *       check whether or not the counter mode selection feature is supported
+  *       by a timer instance.
+  * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse)
+  *       requires a timer reset to avoid unexpected direction
+  *       due to DIR bit readonly in center aligned mode.
+  * @rmtoll CR1          DIR           LL_TIM_SetCounterMode\n
+  *         CR1          CMS           LL_TIM_SetCounterMode
+  * @param  TIMx Timer instance
+  * @param  CounterMode This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_COUNTERMODE_UP
+  *         @arg @ref LL_TIM_COUNTERMODE_DOWN
+  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
+  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
+  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
+{
+  MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
+}
+
+/**
+  * @brief  Get actual counter mode.
+  * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
+  *       check whether or not the counter mode selection feature is supported
+  *       by a timer instance.
+  * @rmtoll CR1          DIR           LL_TIM_GetCounterMode\n
+  *         CR1          CMS           LL_TIM_GetCounterMode
+  * @param  TIMx Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_COUNTERMODE_UP
+  *         @arg @ref LL_TIM_COUNTERMODE_DOWN
+  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
+  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
+  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
+  */
+__STATIC_INLINE uint32_t LL_TIM_GetCounterMode(TIM_TypeDef *TIMx)
+{
+  uint32_t counter_mode;
+
+  counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CMS));
+
+  if (counter_mode == 0U)
+  {
+    counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
+  }
+
+  return counter_mode;
+}
+
+/**
+  * @brief  Enable auto-reload (ARR) preload.
+  * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
+}
+
+/**
+  * @brief  Disable auto-reload (ARR) preload.
+  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
+}
+
+/**
+  * @brief  Indicates whether auto-reload (ARR) preload is enabled.
+  * @rmtoll CR1          ARPE          LL_TIM_IsEnabledARRPreload
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->CR1, TIM_CR1_ARPE) == (TIM_CR1_ARPE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set the division ratio between the timer clock  and the sampling clock used by the dead-time generators
+  *         (when supported) and the digital filters.
+  * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
+  *       whether or not the clock division feature is supported by the timer
+  *       instance.
+  * @rmtoll CR1          CKD           LL_TIM_SetClockDivision
+  * @param  TIMx Timer instance
+  * @param  ClockDivision This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision)
+{
+  MODIFY_REG(TIMx->CR1, TIM_CR1_CKD, ClockDivision);
+}
+
+/**
+  * @brief  Get the actual division ratio between the timer clock  and the sampling clock used by the dead-time
+  *         generators (when supported) and the digital filters.
+  * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
+  *       whether or not the clock division feature is supported by the timer
+  *       instance.
+  * @rmtoll CR1          CKD           LL_TIM_GetClockDivision
+  * @param  TIMx Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
+  */
+__STATIC_INLINE uint32_t LL_TIM_GetClockDivision(TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CKD));
+}
+
+/**
+  * @brief  Set the counter value.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @rmtoll CNT          CNT           LL_TIM_SetCounter
+  * @param  TIMx Timer instance
+  * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
+{
+  WRITE_REG(TIMx->CNT, Counter);
+}
+
+/**
+  * @brief  Get the counter value.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @rmtoll CNT          CNT           LL_TIM_GetCounter
+  * @param  TIMx Timer instance
+  * @retval Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
+  */
+__STATIC_INLINE uint32_t LL_TIM_GetCounter(TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->CNT));
+}
+
+/**
+  * @brief  Get the current direction of the counter
+  * @rmtoll CR1          DIR           LL_TIM_GetDirection
+  * @param  TIMx Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_COUNTERDIRECTION_UP
+  *         @arg @ref LL_TIM_COUNTERDIRECTION_DOWN
+  */
+__STATIC_INLINE uint32_t LL_TIM_GetDirection(TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
+}
+
+/**
+  * @brief  Set the prescaler value.
+  * @note The counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 1).
+  * @note The prescaler can be changed on the fly as this control register is buffered. The new
+  *       prescaler ratio is taken into account at the next update event.
+  * @note Helper macro @ref __LL_TIM_CALC_PSC can be used to calculate the Prescaler parameter
+  * @rmtoll PSC          PSC           LL_TIM_SetPrescaler
+  * @param  TIMx Timer instance
+  * @param  Prescaler between Min_Data=0 and Max_Data=65535
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
+{
+  WRITE_REG(TIMx->PSC, Prescaler);
+}
+
+/**
+  * @brief  Get the prescaler value.
+  * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
+  * @param  TIMx Timer instance
+  * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
+  */
+__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->PSC));
+}
+
+/**
+  * @brief  Set the auto-reload value.
+  * @note The counter is blocked while the auto-reload value is null.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Helper macro @ref __LL_TIM_CALC_ARR can be used to calculate the AutoReload parameter
+  * @rmtoll ARR          ARR           LL_TIM_SetAutoReload
+  * @param  TIMx Timer instance
+  * @param  AutoReload between Min_Data=0 and Max_Data=65535
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
+{
+  WRITE_REG(TIMx->ARR, AutoReload);
+}
+
+/**
+  * @brief  Get the auto-reload value.
+  * @rmtoll ARR          ARR           LL_TIM_GetAutoReload
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @param  TIMx Timer instance
+  * @retval Auto-reload value
+  */
+__STATIC_INLINE uint32_t LL_TIM_GetAutoReload(TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->ARR));
+}
+
+/**
+  * @brief  Set the repetition counter value.
+  * @note For advanced timer instances RepetitionCounter can be up to 65535.
+  * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a repetition counter.
+  * @rmtoll RCR          REP           LL_TIM_SetRepetitionCounter
+  * @param  TIMx Timer instance
+  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255 or 65535 for advanced timer.
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
+{
+  WRITE_REG(TIMx->RCR, RepetitionCounter);
+}
+
+/**
+  * @brief  Get the repetition counter value.
+  * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a repetition counter.
+  * @rmtoll RCR          REP           LL_TIM_GetRepetitionCounter
+  * @param  TIMx Timer instance
+  * @retval Repetition counter value
+  */
+__STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->RCR));
+}
+
+/**
+  * @brief  Force a continuous copy of the update interrupt flag (UIF) into the timer counter register (bit 31).
+  * @note This allows both the counter value and a potential roll-over condition signalled by the UIFCPY flag to be read
+  *       in an atomic way.
+  * @rmtoll CR1          UIFREMAP      LL_TIM_EnableUIFRemap
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableUIFRemap(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->CR1, TIM_CR1_UIFREMAP);
+}
+
+/**
+  * @brief  Disable update interrupt flag (UIF) remapping.
+  * @rmtoll CR1          UIFREMAP      LL_TIM_DisableUIFRemap
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableUIFRemap(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->CR1, TIM_CR1_UIFREMAP);
+}
+
+/**
+  * @brief  Indicate whether update interrupt flag (UIF) copy is set.
+  * @param  Counter Counter value
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveUIFCPY(uint32_t Counter)
+{
+  return (((Counter & TIM_CNT_UIFCPY) == (TIM_CNT_UIFCPY)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_Capture_Compare Capture Compare configuration
+  * @{
+  */
+/**
+  * @brief  Enable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
+  * @note CCxE, CCxNE and OCxM bits are preloaded, after having been written,
+  *       they are updated only when a commutation event (COM) occurs.
+  * @note Only on channels that have a complementary output.
+  * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance is able to generate a commutation event.
+  * @rmtoll CR2          CCPC          LL_TIM_CC_EnablePreload
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_CC_EnablePreload(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->CR2, TIM_CR2_CCPC);
+}
+
+/**
+  * @brief  Disable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
+  * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance is able to generate a commutation event.
+  * @rmtoll CR2          CCPC          LL_TIM_CC_DisablePreload
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_CC_DisablePreload(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->CR2, TIM_CR2_CCPC);
+}
+
+/**
+  * @brief  Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM).
+  * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance is able to generate a commutation event.
+  * @rmtoll CR2          CCUS          LL_TIM_CC_SetUpdate
+  * @param  TIMx Timer instance
+  * @param  CCUpdateSource This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_ONLY
+  *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_CC_SetUpdate(TIM_TypeDef *TIMx, uint32_t CCUpdateSource)
+{
+  MODIFY_REG(TIMx->CR2, TIM_CR2_CCUS, CCUpdateSource);
+}
+
+/**
+  * @brief  Set the trigger of the capture/compare DMA request.
+  * @rmtoll CR2          CCDS          LL_TIM_CC_SetDMAReqTrigger
+  * @param  TIMx Timer instance
+  * @param  DMAReqTrigger This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CCDMAREQUEST_CC
+  *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)
+{
+  MODIFY_REG(TIMx->CR2, TIM_CR2_CCDS, DMAReqTrigger);
+}
+
+/**
+  * @brief  Get actual trigger of the capture/compare DMA request.
+  * @rmtoll CR2          CCDS          LL_TIM_CC_GetDMAReqTrigger
+  * @param  TIMx Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_CCDMAREQUEST_CC
+  *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
+  */
+__STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_BIT(TIMx->CR2, TIM_CR2_CCDS));
+}
+
+/**
+  * @brief  Set the lock level to freeze the
+  *         configuration of several capture/compare parameters.
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       the lock mechanism is supported by a timer instance.
+  * @rmtoll BDTR         LOCK          LL_TIM_CC_SetLockLevel
+  * @param  TIMx Timer instance
+  * @param  LockLevel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_LOCKLEVEL_OFF
+  *         @arg @ref LL_TIM_LOCKLEVEL_1
+  *         @arg @ref LL_TIM_LOCKLEVEL_2
+  *         @arg @ref LL_TIM_LOCKLEVEL_3
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_CC_SetLockLevel(TIM_TypeDef *TIMx, uint32_t LockLevel)
+{
+  MODIFY_REG(TIMx->BDTR, TIM_BDTR_LOCK, LockLevel);
+}
+
+/**
+  * @brief  Enable capture/compare channels.
+  * @rmtoll CCER         CC1E          LL_TIM_CC_EnableChannel\n
+  *         CCER         CC1NE         LL_TIM_CC_EnableChannel\n
+  *         CCER         CC2E          LL_TIM_CC_EnableChannel\n
+  *         CCER         CC2NE         LL_TIM_CC_EnableChannel\n
+  *         CCER         CC3E          LL_TIM_CC_EnableChannel\n
+  *         CCER         CC3NE         LL_TIM_CC_EnableChannel\n
+  *         CCER         CC4E          LL_TIM_CC_EnableChannel\n
+  *         CCER         CC5E          LL_TIM_CC_EnableChannel\n
+  *         CCER         CC6E          LL_TIM_CC_EnableChannel
+  * @param  TIMx Timer instance
+  * @param  Channels This parameter can be a combination of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH1N
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH2N
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH3N
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  *         @arg @ref LL_TIM_CHANNEL_CH5
+  *         @arg @ref LL_TIM_CHANNEL_CH6
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
+{
+  SET_BIT(TIMx->CCER, Channels);
+}
+
+/**
+  * @brief  Disable capture/compare channels.
+  * @rmtoll CCER         CC1E          LL_TIM_CC_DisableChannel\n
+  *         CCER         CC1NE         LL_TIM_CC_DisableChannel\n
+  *         CCER         CC2E          LL_TIM_CC_DisableChannel\n
+  *         CCER         CC2NE         LL_TIM_CC_DisableChannel\n
+  *         CCER         CC3E          LL_TIM_CC_DisableChannel\n
+  *         CCER         CC3NE         LL_TIM_CC_DisableChannel\n
+  *         CCER         CC4E          LL_TIM_CC_DisableChannel\n
+  *         CCER         CC5E          LL_TIM_CC_DisableChannel\n
+  *         CCER         CC6E          LL_TIM_CC_DisableChannel
+  * @param  TIMx Timer instance
+  * @param  Channels This parameter can be a combination of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH1N
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH2N
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH3N
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  *         @arg @ref LL_TIM_CHANNEL_CH5
+  *         @arg @ref LL_TIM_CHANNEL_CH6
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
+{
+  CLEAR_BIT(TIMx->CCER, Channels);
+}
+
+/**
+  * @brief  Indicate whether channel(s) is(are) enabled.
+  * @rmtoll CCER         CC1E          LL_TIM_CC_IsEnabledChannel\n
+  *         CCER         CC1NE         LL_TIM_CC_IsEnabledChannel\n
+  *         CCER         CC2E          LL_TIM_CC_IsEnabledChannel\n
+  *         CCER         CC2NE         LL_TIM_CC_IsEnabledChannel\n
+  *         CCER         CC3E          LL_TIM_CC_IsEnabledChannel\n
+  *         CCER         CC3NE         LL_TIM_CC_IsEnabledChannel\n
+  *         CCER         CC4E          LL_TIM_CC_IsEnabledChannel\n
+  *         CCER         CC5E          LL_TIM_CC_IsEnabledChannel\n
+  *         CCER         CC6E          LL_TIM_CC_IsEnabledChannel
+  * @param  TIMx Timer instance
+  * @param  Channels This parameter can be a combination of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH1N
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH2N
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH3N
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  *         @arg @ref LL_TIM_CHANNEL_CH5
+  *         @arg @ref LL_TIM_CHANNEL_CH6
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels)
+{
+  return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_Output_Channel Output channel configuration
+  * @{
+  */
+/**
+  * @brief  Configure an output channel.
+  * @rmtoll CCMR1        CC1S          LL_TIM_OC_ConfigOutput\n
+  *         CCMR1        CC2S          LL_TIM_OC_ConfigOutput\n
+  *         CCMR2        CC3S          LL_TIM_OC_ConfigOutput\n
+  *         CCMR2        CC4S          LL_TIM_OC_ConfigOutput\n
+  *         CCMR3        CC5S          LL_TIM_OC_ConfigOutput\n
+  *         CCMR3        CC6S          LL_TIM_OC_ConfigOutput\n
+  *         CCER         CC1P          LL_TIM_OC_ConfigOutput\n
+  *         CCER         CC2P          LL_TIM_OC_ConfigOutput\n
+  *         CCER         CC3P          LL_TIM_OC_ConfigOutput\n
+  *         CCER         CC4P          LL_TIM_OC_ConfigOutput\n
+  *         CCER         CC5P          LL_TIM_OC_ConfigOutput\n
+  *         CCER         CC6P          LL_TIM_OC_ConfigOutput\n
+  *         CR2          OIS1          LL_TIM_OC_ConfigOutput\n
+  *         CR2          OIS2          LL_TIM_OC_ConfigOutput\n
+  *         CR2          OIS3          LL_TIM_OC_ConfigOutput\n
+  *         CR2          OIS4          LL_TIM_OC_ConfigOutput\n
+  *         CR2          OIS5          LL_TIM_OC_ConfigOutput\n
+  *         CR2          OIS6          LL_TIM_OC_ConfigOutput
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  *         @arg @ref LL_TIM_CHANNEL_CH5
+  *         @arg @ref LL_TIM_CHANNEL_CH6
+  * @param  Configuration This parameter must be a combination of all the following values:
+  *         @arg @ref LL_TIM_OCPOLARITY_HIGH or @ref LL_TIM_OCPOLARITY_LOW
+  *         @arg @ref LL_TIM_OCIDLESTATE_LOW or @ref LL_TIM_OCIDLESTATE_HIGH
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  CLEAR_BIT(*pReg, (TIM_CCMR1_CC1S << SHIFT_TAB_OCxx[iChannel]));
+  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),
+             (Configuration & TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]);
+  MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),
+             (Configuration & TIM_CR2_OIS1) << SHIFT_TAB_OISx[iChannel]);
+}
+
+/**
+  * @brief  Define the behavior of the output reference signal OCxREF from which
+  *         OCx and OCxN (when relevant) are derived.
+  * @rmtoll CCMR1        OC1M          LL_TIM_OC_SetMode\n
+  *         CCMR1        OC2M          LL_TIM_OC_SetMode\n
+  *         CCMR2        OC3M          LL_TIM_OC_SetMode\n
+  *         CCMR2        OC4M          LL_TIM_OC_SetMode\n
+  *         CCMR3        OC5M          LL_TIM_OC_SetMode\n
+  *         CCMR3        OC6M          LL_TIM_OC_SetMode
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  *         @arg @ref LL_TIM_CHANNEL_CH5
+  *         @arg @ref LL_TIM_CHANNEL_CH6
+  * @param  Mode This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_OCMODE_FROZEN
+  *         @arg @ref LL_TIM_OCMODE_ACTIVE
+  *         @arg @ref LL_TIM_OCMODE_INACTIVE
+  *         @arg @ref LL_TIM_OCMODE_TOGGLE
+  *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
+  *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
+  *         @arg @ref LL_TIM_OCMODE_PWM1
+  *         @arg @ref LL_TIM_OCMODE_PWM2
+  *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM1
+  *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM2
+  *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM1
+  *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM2
+  *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM1
+  *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM2
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
+}
+
+/**
+  * @brief  Get the output compare mode of an output channel.
+  * @rmtoll CCMR1        OC1M          LL_TIM_OC_GetMode\n
+  *         CCMR1        OC2M          LL_TIM_OC_GetMode\n
+  *         CCMR2        OC3M          LL_TIM_OC_GetMode\n
+  *         CCMR2        OC4M          LL_TIM_OC_GetMode\n
+  *         CCMR3        OC5M          LL_TIM_OC_GetMode\n
+  *         CCMR3        OC6M          LL_TIM_OC_GetMode
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  *         @arg @ref LL_TIM_CHANNEL_CH5
+  *         @arg @ref LL_TIM_CHANNEL_CH6
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_OCMODE_FROZEN
+  *         @arg @ref LL_TIM_OCMODE_ACTIVE
+  *         @arg @ref LL_TIM_OCMODE_INACTIVE
+  *         @arg @ref LL_TIM_OCMODE_TOGGLE
+  *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
+  *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
+  *         @arg @ref LL_TIM_OCMODE_PWM1
+  *         @arg @ref LL_TIM_OCMODE_PWM2
+  *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM1
+  *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM2
+  *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM1
+  *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM2
+  *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM1
+  *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM2
+  */
+__STATIC_INLINE uint32_t LL_TIM_OC_GetMode(TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  return (READ_BIT(*pReg, ((TIM_CCMR1_OC1M | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel])) >> SHIFT_TAB_OCxx[iChannel]);
+}
+
+/**
+  * @brief  Set the polarity of an output channel.
+  * @rmtoll CCER         CC1P          LL_TIM_OC_SetPolarity\n
+  *         CCER         CC1NP         LL_TIM_OC_SetPolarity\n
+  *         CCER         CC2P          LL_TIM_OC_SetPolarity\n
+  *         CCER         CC2NP         LL_TIM_OC_SetPolarity\n
+  *         CCER         CC3P          LL_TIM_OC_SetPolarity\n
+  *         CCER         CC3NP         LL_TIM_OC_SetPolarity\n
+  *         CCER         CC4P          LL_TIM_OC_SetPolarity\n
+  *         CCER         CC5P          LL_TIM_OC_SetPolarity\n
+  *         CCER         CC6P          LL_TIM_OC_SetPolarity
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH1N
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH2N
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH3N
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  *         @arg @ref LL_TIM_CHANNEL_CH5
+  *         @arg @ref LL_TIM_CHANNEL_CH6
+  * @param  Polarity This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_OCPOLARITY_HIGH
+  *         @arg @ref LL_TIM_OCPOLARITY_LOW
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
+}
+
+/**
+  * @brief  Get the polarity of an output channel.
+  * @rmtoll CCER         CC1P          LL_TIM_OC_GetPolarity\n
+  *         CCER         CC1NP         LL_TIM_OC_GetPolarity\n
+  *         CCER         CC2P          LL_TIM_OC_GetPolarity\n
+  *         CCER         CC2NP         LL_TIM_OC_GetPolarity\n
+  *         CCER         CC3P          LL_TIM_OC_GetPolarity\n
+  *         CCER         CC3NP         LL_TIM_OC_GetPolarity\n
+  *         CCER         CC4P          LL_TIM_OC_GetPolarity\n
+  *         CCER         CC5P          LL_TIM_OC_GetPolarity\n
+  *         CCER         CC6P          LL_TIM_OC_GetPolarity
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH1N
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH2N
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH3N
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  *         @arg @ref LL_TIM_CHANNEL_CH5
+  *         @arg @ref LL_TIM_CHANNEL_CH6
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_OCPOLARITY_HIGH
+  *         @arg @ref LL_TIM_OCPOLARITY_LOW
+  */
+__STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  return (READ_BIT(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel])) >> SHIFT_TAB_CCxP[iChannel]);
+}
+
+/**
+  * @brief  Set the IDLE state of an output channel
+  * @note This function is significant only for the timer instances
+  *       supporting the break feature. Macro IS_TIM_BREAK_INSTANCE(TIMx)
+  *       can be used to check whether or not a timer instance provides
+  *       a break input.
+  * @rmtoll CR2         OIS1          LL_TIM_OC_SetIdleState\n
+  *         CR2         OIS2N         LL_TIM_OC_SetIdleState\n
+  *         CR2         OIS2          LL_TIM_OC_SetIdleState\n
+  *         CR2         OIS2N         LL_TIM_OC_SetIdleState\n
+  *         CR2         OIS3          LL_TIM_OC_SetIdleState\n
+  *         CR2         OIS3N         LL_TIM_OC_SetIdleState\n
+  *         CR2         OIS4          LL_TIM_OC_SetIdleState\n
+  *         CR2         OIS5          LL_TIM_OC_SetIdleState\n
+  *         CR2         OIS6          LL_TIM_OC_SetIdleState
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH1N
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH2N
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH3N
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  *         @arg @ref LL_TIM_CHANNEL_CH5
+  *         @arg @ref LL_TIM_CHANNEL_CH6
+  * @param  IdleState This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_OCIDLESTATE_LOW
+  *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_SetIdleState(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),  IdleState << SHIFT_TAB_OISx[iChannel]);
+}
+
+/**
+  * @brief  Get the IDLE state of an output channel
+  * @rmtoll CR2         OIS1          LL_TIM_OC_GetIdleState\n
+  *         CR2         OIS2N         LL_TIM_OC_GetIdleState\n
+  *         CR2         OIS2          LL_TIM_OC_GetIdleState\n
+  *         CR2         OIS2N         LL_TIM_OC_GetIdleState\n
+  *         CR2         OIS3          LL_TIM_OC_GetIdleState\n
+  *         CR2         OIS3N         LL_TIM_OC_GetIdleState\n
+  *         CR2         OIS4          LL_TIM_OC_GetIdleState\n
+  *         CR2         OIS5          LL_TIM_OC_GetIdleState\n
+  *         CR2         OIS6          LL_TIM_OC_GetIdleState
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH1N
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH2N
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH3N
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  *         @arg @ref LL_TIM_CHANNEL_CH5
+  *         @arg @ref LL_TIM_CHANNEL_CH6
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_OCIDLESTATE_LOW
+  *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
+  */
+__STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  return (READ_BIT(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel])) >> SHIFT_TAB_OISx[iChannel]);
+}
+
+/**
+  * @brief  Enable fast mode for the output channel.
+  * @note Acts only if the channel is configured in PWM1 or PWM2 mode.
+  * @rmtoll CCMR1        OC1FE          LL_TIM_OC_EnableFast\n
+  *         CCMR1        OC2FE          LL_TIM_OC_EnableFast\n
+  *         CCMR2        OC3FE          LL_TIM_OC_EnableFast\n
+  *         CCMR2        OC4FE          LL_TIM_OC_EnableFast\n
+  *         CCMR3        OC5FE          LL_TIM_OC_EnableFast\n
+  *         CCMR3        OC6FE          LL_TIM_OC_EnableFast
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  *         @arg @ref LL_TIM_CHANNEL_CH5
+  *         @arg @ref LL_TIM_CHANNEL_CH6
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
+
+}
+
+/**
+  * @brief  Disable fast mode for the output channel.
+  * @rmtoll CCMR1        OC1FE          LL_TIM_OC_DisableFast\n
+  *         CCMR1        OC2FE          LL_TIM_OC_DisableFast\n
+  *         CCMR2        OC3FE          LL_TIM_OC_DisableFast\n
+  *         CCMR2        OC4FE          LL_TIM_OC_DisableFast\n
+  *         CCMR3        OC5FE          LL_TIM_OC_DisableFast\n
+  *         CCMR3        OC6FE          LL_TIM_OC_DisableFast
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  *         @arg @ref LL_TIM_CHANNEL_CH5
+  *         @arg @ref LL_TIM_CHANNEL_CH6
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
+
+}
+
+/**
+  * @brief  Indicates whether fast mode is enabled for the output channel.
+  * @rmtoll CCMR1        OC1FE          LL_TIM_OC_IsEnabledFast\n
+  *         CCMR1        OC2FE          LL_TIM_OC_IsEnabledFast\n
+  *         CCMR2        OC3FE          LL_TIM_OC_IsEnabledFast\n
+  *         CCMR2        OC4FE          LL_TIM_OC_IsEnabledFast\n
+  *         CCMR3        OC5FE          LL_TIM_OC_IsEnabledFast\n
+  *         CCMR3        OC6FE          LL_TIM_OC_IsEnabledFast
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  *         @arg @ref LL_TIM_CHANNEL_CH5
+  *         @arg @ref LL_TIM_CHANNEL_CH6
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  uint32_t bitfield = TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel];
+  return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable compare register (TIMx_CCRx) preload for the output channel.
+  * @rmtoll CCMR1        OC1PE          LL_TIM_OC_EnablePreload\n
+  *         CCMR1        OC2PE          LL_TIM_OC_EnablePreload\n
+  *         CCMR2        OC3PE          LL_TIM_OC_EnablePreload\n
+  *         CCMR2        OC4PE          LL_TIM_OC_EnablePreload\n
+  *         CCMR3        OC5PE          LL_TIM_OC_EnablePreload\n
+  *         CCMR3        OC6PE          LL_TIM_OC_EnablePreload
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  *         @arg @ref LL_TIM_CHANNEL_CH5
+  *         @arg @ref LL_TIM_CHANNEL_CH6
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
+}
+
+/**
+  * @brief  Disable compare register (TIMx_CCRx) preload for the output channel.
+  * @rmtoll CCMR1        OC1PE          LL_TIM_OC_DisablePreload\n
+  *         CCMR1        OC2PE          LL_TIM_OC_DisablePreload\n
+  *         CCMR2        OC3PE          LL_TIM_OC_DisablePreload\n
+  *         CCMR2        OC4PE          LL_TIM_OC_DisablePreload\n
+  *         CCMR3        OC5PE          LL_TIM_OC_DisablePreload\n
+  *         CCMR3        OC6PE          LL_TIM_OC_DisablePreload
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  *         @arg @ref LL_TIM_CHANNEL_CH5
+  *         @arg @ref LL_TIM_CHANNEL_CH6
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
+}
+
+/**
+  * @brief  Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channel.
+  * @rmtoll CCMR1        OC1PE          LL_TIM_OC_IsEnabledPreload\n
+  *         CCMR1        OC2PE          LL_TIM_OC_IsEnabledPreload\n
+  *         CCMR2        OC3PE          LL_TIM_OC_IsEnabledPreload\n
+  *         CCMR2        OC4PE          LL_TIM_OC_IsEnabledPreload\n
+  *         CCMR3        OC5PE          LL_TIM_OC_IsEnabledPreload\n
+  *         CCMR3        OC6PE          LL_TIM_OC_IsEnabledPreload
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  *         @arg @ref LL_TIM_CHANNEL_CH5
+  *         @arg @ref LL_TIM_CHANNEL_CH6
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  uint32_t bitfield = TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel];
+  return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable clearing the output channel on an external event.
+  * @note This function can only be used in Output compare and PWM modes. It does not work in Forced mode.
+  * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
+  *       or not a timer instance can clear the OCxREF signal on an external event.
+  * @rmtoll CCMR1        OC1CE          LL_TIM_OC_EnableClear\n
+  *         CCMR1        OC2CE          LL_TIM_OC_EnableClear\n
+  *         CCMR2        OC3CE          LL_TIM_OC_EnableClear\n
+  *         CCMR2        OC4CE          LL_TIM_OC_EnableClear\n
+  *         CCMR3        OC5CE          LL_TIM_OC_EnableClear\n
+  *         CCMR3        OC6CE          LL_TIM_OC_EnableClear
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  *         @arg @ref LL_TIM_CHANNEL_CH5
+  *         @arg @ref LL_TIM_CHANNEL_CH6
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  SET_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
+}
+
+/**
+  * @brief  Disable clearing the output channel on an external event.
+  * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
+  *       or not a timer instance can clear the OCxREF signal on an external event.
+  * @rmtoll CCMR1        OC1CE          LL_TIM_OC_DisableClear\n
+  *         CCMR1        OC2CE          LL_TIM_OC_DisableClear\n
+  *         CCMR2        OC3CE          LL_TIM_OC_DisableClear\n
+  *         CCMR2        OC4CE          LL_TIM_OC_DisableClear\n
+  *         CCMR3        OC5CE          LL_TIM_OC_DisableClear\n
+  *         CCMR3        OC6CE          LL_TIM_OC_DisableClear
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  *         @arg @ref LL_TIM_CHANNEL_CH5
+  *         @arg @ref LL_TIM_CHANNEL_CH6
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
+}
+
+/**
+  * @brief  Indicates clearing the output channel on an external event is enabled for the output channel.
+  * @note This function enables clearing the output channel on an external event.
+  * @note This function can only be used in Output compare and PWM modes. It does not work in Forced mode.
+  * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
+  *       or not a timer instance can clear the OCxREF signal on an external event.
+  * @rmtoll CCMR1        OC1CE          LL_TIM_OC_IsEnabledClear\n
+  *         CCMR1        OC2CE          LL_TIM_OC_IsEnabledClear\n
+  *         CCMR2        OC3CE          LL_TIM_OC_IsEnabledClear\n
+  *         CCMR2        OC4CE          LL_TIM_OC_IsEnabledClear\n
+  *         CCMR3        OC5CE          LL_TIM_OC_IsEnabledClear\n
+  *         CCMR3        OC6CE          LL_TIM_OC_IsEnabledClear
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  *         @arg @ref LL_TIM_CHANNEL_CH5
+  *         @arg @ref LL_TIM_CHANNEL_CH6
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  uint32_t bitfield = TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel];
+  return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal and the rising edge of
+  *         the Ocx and OCxN signals).
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       dead-time insertion feature is supported by a timer instance.
+  * @note Helper macro @ref __LL_TIM_CALC_DEADTIME can be used to calculate the DeadTime parameter
+  * @rmtoll BDTR         DTG           LL_TIM_OC_SetDeadTime
+  * @param  TIMx Timer instance
+  * @param  DeadTime between Min_Data=0 and Max_Data=255
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_SetDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime)
+{
+  MODIFY_REG(TIMx->BDTR, TIM_BDTR_DTG, DeadTime);
+}
+
+/**
+  * @brief  Set compare value for output channel 1 (TIMx_CCR1).
+  * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
+  *       output channel 1 is supported by a timer instance.
+  * @rmtoll CCR1         CCR1          LL_TIM_OC_SetCompareCH1
+  * @param  TIMx Timer instance
+  * @param  CompareValue between Min_Data=0 and Max_Data=65535
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
+{
+  WRITE_REG(TIMx->CCR1, CompareValue);
+}
+
+/**
+  * @brief  Set compare value for output channel 2 (TIMx_CCR2).
+  * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
+  *       output channel 2 is supported by a timer instance.
+  * @rmtoll CCR2         CCR2          LL_TIM_OC_SetCompareCH2
+  * @param  TIMx Timer instance
+  * @param  CompareValue between Min_Data=0 and Max_Data=65535
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
+{
+  WRITE_REG(TIMx->CCR2, CompareValue);
+}
+
+/**
+  * @brief  Set compare value for output channel 3 (TIMx_CCR3).
+  * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
+  *       output channel is supported by a timer instance.
+  * @rmtoll CCR3         CCR3          LL_TIM_OC_SetCompareCH3
+  * @param  TIMx Timer instance
+  * @param  CompareValue between Min_Data=0 and Max_Data=65535
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
+{
+  WRITE_REG(TIMx->CCR3, CompareValue);
+}
+
+/**
+  * @brief  Set compare value for output channel 4 (TIMx_CCR4).
+  * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
+  *       output channel 4 is supported by a timer instance.
+  * @rmtoll CCR4         CCR4          LL_TIM_OC_SetCompareCH4
+  * @param  TIMx Timer instance
+  * @param  CompareValue between Min_Data=0 and Max_Data=65535
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
+{
+  WRITE_REG(TIMx->CCR4, CompareValue);
+}
+
+/**
+  * @brief  Set compare value for output channel 5 (TIMx_CCR5).
+  * @note Macro IS_TIM_CC5_INSTANCE(TIMx) can be used to check whether or not
+  *       output channel 5 is supported by a timer instance.
+  * @rmtoll CCR5         CCR5          LL_TIM_OC_SetCompareCH5
+  * @param  TIMx Timer instance
+  * @param  CompareValue between Min_Data=0 and Max_Data=65535
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue)
+{
+  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
+}
+
+/**
+  * @brief  Set compare value for output channel 6 (TIMx_CCR6).
+  * @note Macro IS_TIM_CC6_INSTANCE(TIMx) can be used to check whether or not
+  *       output channel 6 is supported by a timer instance.
+  * @rmtoll CCR6         CCR6          LL_TIM_OC_SetCompareCH6
+  * @param  TIMx Timer instance
+  * @param  CompareValue between Min_Data=0 and Max_Data=65535
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue)
+{
+  WRITE_REG(TIMx->CCR6, CompareValue);
+}
+
+/**
+  * @brief  Get compare value (TIMx_CCR1) set for  output channel 1.
+  * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
+  *       output channel 1 is supported by a timer instance.
+  * @rmtoll CCR1         CCR1          LL_TIM_OC_GetCompareCH1
+  * @param  TIMx Timer instance
+  * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
+  */
+__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->CCR1));
+}
+
+/**
+  * @brief  Get compare value (TIMx_CCR2) set for  output channel 2.
+  * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
+  *       output channel 2 is supported by a timer instance.
+  * @rmtoll CCR2         CCR2          LL_TIM_OC_GetCompareCH2
+  * @param  TIMx Timer instance
+  * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
+  */
+__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->CCR2));
+}
+
+/**
+  * @brief  Get compare value (TIMx_CCR3) set for  output channel 3.
+  * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
+  *       output channel 3 is supported by a timer instance.
+  * @rmtoll CCR3         CCR3          LL_TIM_OC_GetCompareCH3
+  * @param  TIMx Timer instance
+  * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
+  */
+__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->CCR3));
+}
+
+/**
+  * @brief  Get compare value (TIMx_CCR4) set for  output channel 4.
+  * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
+  *       output channel 4 is supported by a timer instance.
+  * @rmtoll CCR4         CCR4          LL_TIM_OC_GetCompareCH4
+  * @param  TIMx Timer instance
+  * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
+  */
+__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->CCR4));
+}
+
+/**
+  * @brief  Get compare value (TIMx_CCR5) set for  output channel 5.
+  * @note Macro IS_TIM_CC5_INSTANCE(TIMx) can be used to check whether or not
+  *       output channel 5 is supported by a timer instance.
+  * @rmtoll CCR5         CCR5          LL_TIM_OC_GetCompareCH5
+  * @param  TIMx Timer instance
+  * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
+  */
+__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH5(TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_BIT(TIMx->CCR5, TIM_CCR5_CCR5));
+}
+
+/**
+  * @brief  Get compare value (TIMx_CCR6) set for  output channel 6.
+  * @note Macro IS_TIM_CC6_INSTANCE(TIMx) can be used to check whether or not
+  *       output channel 6 is supported by a timer instance.
+  * @rmtoll CCR6         CCR6          LL_TIM_OC_GetCompareCH6
+  * @param  TIMx Timer instance
+  * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
+  */
+__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH6(TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->CCR6));
+}
+
+/**
+  * @brief  Select on which reference signal the OC5REF is combined to.
+  * @note Macro IS_TIM_COMBINED3PHASEPWM_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports the combined 3-phase PWM mode.
+  * @rmtoll CCR5         GC5C3          LL_TIM_SetCH5CombinedChannels\n
+  *         CCR5         GC5C2          LL_TIM_SetCH5CombinedChannels\n
+  *         CCR5         GC5C1          LL_TIM_SetCH5CombinedChannels
+  * @param  TIMx Timer instance
+  * @param  GroupCH5 This parameter can be a combination of the following values:
+  *         @arg @ref LL_TIM_GROUPCH5_NONE
+  *         @arg @ref LL_TIM_GROUPCH5_OC1REFC
+  *         @arg @ref LL_TIM_GROUPCH5_OC2REFC
+  *         @arg @ref LL_TIM_GROUPCH5_OC3REFC
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetCH5CombinedChannels(TIM_TypeDef *TIMx, uint32_t GroupCH5)
+{
+  MODIFY_REG(TIMx->CCR5, (TIM_CCR5_GC5C3 | TIM_CCR5_GC5C2 | TIM_CCR5_GC5C1), GroupCH5);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_Input_Channel Input channel configuration
+  * @{
+  */
+/**
+  * @brief  Configure input channel.
+  * @rmtoll CCMR1        CC1S          LL_TIM_IC_Config\n
+  *         CCMR1        IC1PSC        LL_TIM_IC_Config\n
+  *         CCMR1        IC1F          LL_TIM_IC_Config\n
+  *         CCMR1        CC2S          LL_TIM_IC_Config\n
+  *         CCMR1        IC2PSC        LL_TIM_IC_Config\n
+  *         CCMR1        IC2F          LL_TIM_IC_Config\n
+  *         CCMR2        CC3S          LL_TIM_IC_Config\n
+  *         CCMR2        IC3PSC        LL_TIM_IC_Config\n
+  *         CCMR2        IC3F          LL_TIM_IC_Config\n
+  *         CCMR2        CC4S          LL_TIM_IC_Config\n
+  *         CCMR2        IC4PSC        LL_TIM_IC_Config\n
+  *         CCMR2        IC4F          LL_TIM_IC_Config\n
+  *         CCER         CC1P          LL_TIM_IC_Config\n
+  *         CCER         CC1NP         LL_TIM_IC_Config\n
+  *         CCER         CC2P          LL_TIM_IC_Config\n
+  *         CCER         CC2NP         LL_TIM_IC_Config\n
+  *         CCER         CC3P          LL_TIM_IC_Config\n
+  *         CCER         CC3NP         LL_TIM_IC_Config\n
+  *         CCER         CC4P          LL_TIM_IC_Config\n
+  *         CCER         CC4NP         LL_TIM_IC_Config
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @param  Configuration This parameter must be a combination of all the following values:
+  *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI or @ref LL_TIM_ACTIVEINPUT_INDIRECTTI or @ref LL_TIM_ACTIVEINPUT_TRC
+  *         @arg @ref LL_TIM_ICPSC_DIV1 or ... or @ref LL_TIM_ICPSC_DIV8
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV1 or ... or @ref LL_TIM_IC_FILTER_FDIV32_N8
+  *         @arg @ref LL_TIM_IC_POLARITY_RISING or @ref LL_TIM_IC_POLARITY_FALLING or @ref LL_TIM_IC_POLARITY_BOTHEDGE
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]),
+             ((Configuration >> 16U) & (TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S))                \
+             << SHIFT_TAB_ICxx[iChannel]);
+  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
+             (Configuration & (TIM_CCER_CC1NP | TIM_CCER_CC1P)) << SHIFT_TAB_CCxP[iChannel]);
+}
+
+/**
+  * @brief  Set the active input.
+  * @rmtoll CCMR1        CC1S          LL_TIM_IC_SetActiveInput\n
+  *         CCMR1        CC2S          LL_TIM_IC_SetActiveInput\n
+  *         CCMR2        CC3S          LL_TIM_IC_SetActiveInput\n
+  *         CCMR2        CC4S          LL_TIM_IC_SetActiveInput
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @param  ICActiveInput This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
+  *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
+  *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
+}
+
+/**
+  * @brief  Get the current active input.
+  * @rmtoll CCMR1        CC1S          LL_TIM_IC_GetActiveInput\n
+  *         CCMR1        CC2S          LL_TIM_IC_GetActiveInput\n
+  *         CCMR2        CC3S          LL_TIM_IC_GetActiveInput\n
+  *         CCMR2        CC4S          LL_TIM_IC_GetActiveInput
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
+  *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
+  *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
+  */
+__STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  return ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);
+}
+
+/**
+  * @brief  Set the prescaler of input channel.
+  * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_SetPrescaler\n
+  *         CCMR1        IC2PSC        LL_TIM_IC_SetPrescaler\n
+  *         CCMR2        IC3PSC        LL_TIM_IC_SetPrescaler\n
+  *         CCMR2        IC4PSC        LL_TIM_IC_SetPrescaler
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @param  ICPrescaler This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_ICPSC_DIV1
+  *         @arg @ref LL_TIM_ICPSC_DIV2
+  *         @arg @ref LL_TIM_ICPSC_DIV4
+  *         @arg @ref LL_TIM_ICPSC_DIV8
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
+}
+
+/**
+  * @brief  Get the current prescaler value acting on an  input channel.
+  * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_GetPrescaler\n
+  *         CCMR1        IC2PSC        LL_TIM_IC_GetPrescaler\n
+  *         CCMR2        IC3PSC        LL_TIM_IC_GetPrescaler\n
+  *         CCMR2        IC4PSC        LL_TIM_IC_GetPrescaler
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_ICPSC_DIV1
+  *         @arg @ref LL_TIM_ICPSC_DIV2
+  *         @arg @ref LL_TIM_ICPSC_DIV4
+  *         @arg @ref LL_TIM_ICPSC_DIV8
+  */
+__STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);
+}
+
+/**
+  * @brief  Set the input filter duration.
+  * @rmtoll CCMR1        IC1F          LL_TIM_IC_SetFilter\n
+  *         CCMR1        IC2F          LL_TIM_IC_SetFilter\n
+  *         CCMR2        IC3F          LL_TIM_IC_SetFilter\n
+  *         CCMR2        IC4F          LL_TIM_IC_SetFilter
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @param  ICFilter This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV1
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
+}
+
+/**
+  * @brief  Get the input filter duration.
+  * @rmtoll CCMR1        IC1F          LL_TIM_IC_GetFilter\n
+  *         CCMR1        IC2F          LL_TIM_IC_GetFilter\n
+  *         CCMR2        IC3F          LL_TIM_IC_GetFilter\n
+  *         CCMR2        IC4F          LL_TIM_IC_GetFilter
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV1
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
+  */
+__STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);
+}
+
+/**
+  * @brief  Set the input channel polarity.
+  * @rmtoll CCER         CC1P          LL_TIM_IC_SetPolarity\n
+  *         CCER         CC1NP         LL_TIM_IC_SetPolarity\n
+  *         CCER         CC2P          LL_TIM_IC_SetPolarity\n
+  *         CCER         CC2NP         LL_TIM_IC_SetPolarity\n
+  *         CCER         CC3P          LL_TIM_IC_SetPolarity\n
+  *         CCER         CC3NP         LL_TIM_IC_SetPolarity\n
+  *         CCER         CC4P          LL_TIM_IC_SetPolarity\n
+  *         CCER         CC4NP         LL_TIM_IC_SetPolarity
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @param  ICPolarity This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_IC_POLARITY_RISING
+  *         @arg @ref LL_TIM_IC_POLARITY_FALLING
+  *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
+             ICPolarity << SHIFT_TAB_CCxP[iChannel]);
+}
+
+/**
+  * @brief  Get the current input channel polarity.
+  * @rmtoll CCER         CC1P          LL_TIM_IC_GetPolarity\n
+  *         CCER         CC1NP         LL_TIM_IC_GetPolarity\n
+  *         CCER         CC2P          LL_TIM_IC_GetPolarity\n
+  *         CCER         CC2NP         LL_TIM_IC_GetPolarity\n
+  *         CCER         CC3P          LL_TIM_IC_GetPolarity\n
+  *         CCER         CC3NP         LL_TIM_IC_GetPolarity\n
+  *         CCER         CC4P          LL_TIM_IC_GetPolarity\n
+  *         CCER         CC4NP         LL_TIM_IC_GetPolarity
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_IC_POLARITY_RISING
+  *         @arg @ref LL_TIM_IC_POLARITY_FALLING
+  *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
+  */
+__STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  return (READ_BIT(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel])) >>
+          SHIFT_TAB_CCxP[iChannel]);
+}
+
+/**
+  * @brief  Connect the TIMx_CH1, CH2 and CH3 pins  to the TI1 input (XOR combination).
+  * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides an XOR input.
+  * @rmtoll CR2          TI1S          LL_TIM_IC_EnableXORCombination
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->CR2, TIM_CR2_TI1S);
+}
+
+/**
+  * @brief  Disconnect the TIMx_CH1, CH2 and CH3 pins  from the TI1 input.
+  * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides an XOR input.
+  * @rmtoll CR2          TI1S          LL_TIM_IC_DisableXORCombination
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->CR2, TIM_CR2_TI1S);
+}
+
+/**
+  * @brief  Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.
+  * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
+  * a timer instance provides an XOR input.
+  * @rmtoll CR2          TI1S          LL_TIM_IC_IsEnabledXORCombination
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->CR2, TIM_CR2_TI1S) == (TIM_CR2_TI1S)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get captured value for input channel 1.
+  * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
+  *       input channel 1 is supported by a timer instance.
+  * @rmtoll CCR1         CCR1          LL_TIM_IC_GetCaptureCH1
+  * @param  TIMx Timer instance
+  * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
+  */
+__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->CCR1));
+}
+
+/**
+  * @brief  Get captured value for input channel 2.
+  * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
+  *       input channel 2 is supported by a timer instance.
+  * @rmtoll CCR2         CCR2          LL_TIM_IC_GetCaptureCH2
+  * @param  TIMx Timer instance
+  * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
+  */
+__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->CCR2));
+}
+
+/**
+  * @brief  Get captured value for input channel 3.
+  * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
+  *       input channel 3 is supported by a timer instance.
+  * @rmtoll CCR3         CCR3          LL_TIM_IC_GetCaptureCH3
+  * @param  TIMx Timer instance
+  * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
+  */
+__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->CCR3));
+}
+
+/**
+  * @brief  Get captured value for input channel 4.
+  * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
+  *       input channel 4 is supported by a timer instance.
+  * @rmtoll CCR4         CCR4          LL_TIM_IC_GetCaptureCH4
+  * @param  TIMx Timer instance
+  * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
+  */
+__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->CCR4));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_Clock_Selection Counter clock selection
+  * @{
+  */
+/**
+  * @brief  Enable external clock mode 2.
+  * @note When external clock mode 2 is enabled the counter is clocked by any active edge on the ETRF signal.
+  * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports external clock mode2.
+  * @rmtoll SMCR         ECE           LL_TIM_EnableExternalClock
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->SMCR, TIM_SMCR_ECE);
+}
+
+/**
+  * @brief  Disable external clock mode 2.
+  * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports external clock mode2.
+  * @rmtoll SMCR         ECE           LL_TIM_DisableExternalClock
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE);
+}
+
+/**
+  * @brief  Indicate whether external clock mode 2 is enabled.
+  * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports external clock mode2.
+  * @rmtoll SMCR         ECE           LL_TIM_IsEnabledExternalClock
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SMCR, TIM_SMCR_ECE) == (TIM_SMCR_ECE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set the clock source of the counter clock.
+  * @note when selected clock source is external clock mode 1, the timer input
+  *       the external clock is applied is selected by calling the @ref LL_TIM_SetTriggerInput()
+  *       function. This timer input must be configured by calling
+  *       the @ref LL_TIM_IC_Config() function.
+  * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports external clock mode1.
+  * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports external clock mode2.
+  * @rmtoll SMCR         SMS           LL_TIM_SetClockSource\n
+  *         SMCR         ECE           LL_TIM_SetClockSource
+  * @param  TIMx Timer instance
+  * @param  ClockSource This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CLOCKSOURCE_INTERNAL
+  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
+  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
+{
+  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
+}
+
+/**
+  * @brief  Set the encoder interface mode.
+  * @note Macro IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports the encoder mode.
+  * @rmtoll SMCR         SMS           LL_TIM_SetEncoderMode
+  * @param  TIMx Timer instance
+  * @param  EncoderMode This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_ENCODERMODE_X2_TI1
+  *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
+  *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
+{
+  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_Timer_Synchronization Timer synchronisation configuration
+  * @{
+  */
+/**
+  * @brief  Set the trigger output (TRGO) used for timer synchronization .
+  * @note Macro IS_TIM_MASTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance can operate as a master timer.
+  * @rmtoll CR2          MMS           LL_TIM_SetTriggerOutput
+  * @param  TIMx Timer instance
+  * @param  TimerSynchronization This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_TRGO_RESET
+  *         @arg @ref LL_TIM_TRGO_ENABLE
+  *         @arg @ref LL_TIM_TRGO_UPDATE
+  *         @arg @ref LL_TIM_TRGO_CC1IF
+  *         @arg @ref LL_TIM_TRGO_OC1REF
+  *         @arg @ref LL_TIM_TRGO_OC2REF
+  *         @arg @ref LL_TIM_TRGO_OC3REF
+  *         @arg @ref LL_TIM_TRGO_OC4REF
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
+{
+  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
+}
+
+/**
+  * @brief  Set the trigger output 2 (TRGO2) used for ADC synchronization .
+  * @note Macro IS_TIM_TRGO2_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance can be used for ADC synchronization.
+  * @rmtoll CR2          MMS2          LL_TIM_SetTriggerOutput2
+  * @param  TIMx Timer Instance
+  * @param  ADCSynchronization This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_TRGO2_RESET
+  *         @arg @ref LL_TIM_TRGO2_ENABLE
+  *         @arg @ref LL_TIM_TRGO2_UPDATE
+  *         @arg @ref LL_TIM_TRGO2_CC1F
+  *         @arg @ref LL_TIM_TRGO2_OC1
+  *         @arg @ref LL_TIM_TRGO2_OC2
+  *         @arg @ref LL_TIM_TRGO2_OC3
+  *         @arg @ref LL_TIM_TRGO2_OC4
+  *         @arg @ref LL_TIM_TRGO2_OC5
+  *         @arg @ref LL_TIM_TRGO2_OC6
+  *         @arg @ref LL_TIM_TRGO2_OC4_RISINGFALLING
+  *         @arg @ref LL_TIM_TRGO2_OC6_RISINGFALLING
+  *         @arg @ref LL_TIM_TRGO2_OC4_RISING_OC6_RISING
+  *         @arg @ref LL_TIM_TRGO2_OC4_RISING_OC6_FALLING
+  *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_RISING
+  *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_FALLING
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetTriggerOutput2(TIM_TypeDef *TIMx, uint32_t ADCSynchronization)
+{
+  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
+}
+
+/**
+  * @brief  Set the synchronization mode of a slave timer.
+  * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance can operate as a slave timer.
+  * @rmtoll SMCR         SMS           LL_TIM_SetSlaveMode
+  * @param  TIMx Timer instance
+  * @param  SlaveMode This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_SLAVEMODE_DISABLED
+  *         @arg @ref LL_TIM_SLAVEMODE_RESET
+  *         @arg @ref LL_TIM_SLAVEMODE_GATED
+  *         @arg @ref LL_TIM_SLAVEMODE_TRIGGER
+  *         @arg @ref LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)
+{
+  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
+}
+
+/**
+  * @brief  Set the selects the trigger input to be used to synchronize the counter.
+  * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance can operate as a slave timer.
+  * @rmtoll SMCR         TS            LL_TIM_SetTriggerInput
+  * @param  TIMx Timer instance
+  * @param  TriggerInput This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_TS_ITR0
+  *         @arg @ref LL_TIM_TS_ITR1
+  *         @arg @ref LL_TIM_TS_ITR2
+  *         @arg @ref LL_TIM_TS_ITR3
+  *         @arg @ref LL_TIM_TS_TI1F_ED
+  *         @arg @ref LL_TIM_TS_TI1FP1
+  *         @arg @ref LL_TIM_TS_TI2FP2
+  *         @arg @ref LL_TIM_TS_ETRF
+  *         @arg @ref LL_TIM_TS_ITR7 (*)
+  *
+  *      (*)  Value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
+{
+  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
+}
+
+/**
+  * @brief  Enable the Master/Slave mode.
+  * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance can operate as a slave timer.
+  * @rmtoll SMCR         MSM           LL_TIM_EnableMasterSlaveMode
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->SMCR, TIM_SMCR_MSM);
+}
+
+/**
+  * @brief  Disable the Master/Slave mode.
+  * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance can operate as a slave timer.
+  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
+}
+
+/**
+  * @brief Indicates whether the Master/Slave mode is enabled.
+  * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
+  * a timer instance can operate as a slave timer.
+  * @rmtoll SMCR         MSM           LL_TIM_IsEnabledMasterSlaveMode
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SMCR, TIM_SMCR_MSM) == (TIM_SMCR_MSM)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Configure the external trigger (ETR) input.
+  * @note Macro IS_TIM_ETR_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides an external trigger input.
+  * @rmtoll SMCR         ETP           LL_TIM_ConfigETR\n
+  *         SMCR         ETPS          LL_TIM_ConfigETR\n
+  *         SMCR         ETF           LL_TIM_ConfigETR
+  * @param  TIMx Timer instance
+  * @param  ETRPolarity This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_ETR_POLARITY_NONINVERTED
+  *         @arg @ref LL_TIM_ETR_POLARITY_INVERTED
+  * @param  ETRPrescaler This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_ETR_PRESCALER_DIV1
+  *         @arg @ref LL_TIM_ETR_PRESCALER_DIV2
+  *         @arg @ref LL_TIM_ETR_PRESCALER_DIV4
+  *         @arg @ref LL_TIM_ETR_PRESCALER_DIV8
+  * @param  ETRFilter This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV1
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N2
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N4
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N8
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N6
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N8
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N6
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N8
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N6
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N8
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N5
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N6
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N8
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N5
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N6
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N8
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler,
+                                      uint32_t ETRFilter)
+{
+  MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | ETRFilter);
+}
+
+/**
+  * @brief  Select the external trigger (ETR) input source.
+  * @note Macro IS_TIM_ETRSEL_INSTANCE(TIMx) can be used to check whether or
+  *       not a timer instance supports ETR source selection.
+  * @rmtoll AF1          ETRSEL        LL_TIM_SetETRSource
+  * @param  TIMx Timer instance
+  * @param  ETRSource This parameter can be one of the following values:
+  *         TIM1
+  *
+  *         @arg @ref LL_TIM_ETRSOURCE_GPIO
+  *         @arg @ref LL_TIM_ETRSOURCE_COMP1 (**)
+  *         @arg @ref LL_TIM_ETRSOURCE_COMP2 (**)
+  *         @arg @ref LL_TIM_ETRSOURCE_COMP3 (**)
+  *         @arg @ref LL_TIM_ETRSOURCE_ADC1_AWD1
+  *         @arg @ref LL_TIM_ETRSOURCE_ADC1_AWD2
+  *         @arg @ref LL_TIM_ETRSOURCE_ADC1_AWD3
+  *
+  *         TIM2 (*)
+  *
+  *         @arg @ref LL_TIM_ETRSOURCE_GPIO
+  *         @arg @ref LL_TIM_ETRSOURCE_COMP1
+  *         @arg @ref LL_TIM_ETRSOURCE_COMP2
+  *         @arg @ref LL_TIM_ETRSOURCE_COMP3 (**)
+  *         @arg @ref LL_TIM_ETRSOURCE_LSE
+  *         @arg @ref LL_TIM_ETRSOURCE_MCO (**)
+  *         @arg @ref LL_TIM_ETRSOURCE_MCO2 (**)
+  *
+  *         TIM3
+  *
+  *         @arg @ref LL_TIM_ETRSOURCE_GPIO
+  *         @arg @ref LL_TIM_ETRSOURCE_COMP1 (**)
+  *         @arg @ref LL_TIM_ETRSOURCE_COMP2 (**)
+  *         @arg @ref LL_TIM_ETRSOURCE_COMP3 (**)
+  *
+  *         TIM4 (*)
+  *
+  *         @arg @ref LL_TIM_ETRSOURCE_GPIO
+  *         @arg @ref LL_TIM_ETRSOURCE_COMP1
+  *         @arg @ref LL_TIM_ETRSOURCE_COMP2
+  *         @arg @ref LL_TIM_ETRSOURCE_COMP3 (**)
+  *
+  *  (*) Timer instance not available on all devices \n
+  *  (**) Value not defined in all devices. \n
+  *
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetETRSource(TIM_TypeDef *TIMx, uint32_t ETRSource)
+{
+#if defined(COMP3)
+  uint32_t etrsel_shift = ((ETRSource == LL_TIM_ETRSOURCE_COMP3) ? 1u : 0u);
+  if ((TIMx == TIM1) || (TIMx == TIM2))
+  {
+    MODIFY_REG(TIMx->AF1, TIMx_AF1_ETRSEL, ETRSource);
+  }
+  else
+  {
+    MODIFY_REG(TIMx->AF1, TIMx_AF1_ETRSEL, ETRSource >> etrsel_shift);
+  }
+#else
+  MODIFY_REG(TIMx->AF1, TIMx_AF1_ETRSEL, ETRSource);
+#endif /* COMP3 */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_Break_Function Break function configuration
+  * @{
+  */
+/**
+  * @brief  Enable the break function.
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a break input.
+  * @rmtoll BDTR         BKE           LL_TIM_EnableBRK
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableBRK(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->BDTR, TIM_BDTR_BKE);
+}
+
+/**
+  * @brief  Disable the break function.
+  * @rmtoll BDTR         BKE           LL_TIM_DisableBRK
+  * @param  TIMx Timer instance
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a break input.
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableBRK(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BKE);
+}
+
+/**
+  * @brief  Configure the break input.
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a break input.
+  * @note Bidirectional mode is only supported by advanced timer instances.
+  *       Macro IS_TIM_ADVANCED_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance is an advanced-control timer.
+  * @note In bidirectional mode (BKBID bit set), the Break input is configured both
+  *        in input mode and in open drain output mode. Any active Break event will
+  *        assert a low logic level on the Break input to indicate an internal break
+  *        event to external devices.
+  * @note When bidirectional mode isn't supported, BreakAFMode must be set to
+  *       LL_TIM_BREAK_AFMODE_INPUT.
+  * @rmtoll BDTR         BKP           LL_TIM_ConfigBRK\n
+  *         BDTR         BKF           LL_TIM_ConfigBRK\n
+  *         BDTR         BKBID         LL_TIM_ConfigBRK
+  * @param  TIMx Timer instance
+  * @param  BreakPolarity This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_BREAK_POLARITY_LOW
+  *         @arg @ref LL_TIM_BREAK_POLARITY_HIGH
+  * @param  BreakFilter This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1
+  *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N2
+  *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N4
+  *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N8
+  *         @arg @ref LL_TIM_BREAK_FILTER_FDIV2_N6
+  *         @arg @ref LL_TIM_BREAK_FILTER_FDIV2_N8
+  *         @arg @ref LL_TIM_BREAK_FILTER_FDIV4_N6
+  *         @arg @ref LL_TIM_BREAK_FILTER_FDIV4_N8
+  *         @arg @ref LL_TIM_BREAK_FILTER_FDIV8_N6
+  *         @arg @ref LL_TIM_BREAK_FILTER_FDIV8_N8
+  *         @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N5
+  *         @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N6
+  *         @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N8
+  *         @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N5
+  *         @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N6
+  *         @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N8
+  * @param  BreakAFMode This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_BREAK_AFMODE_INPUT
+  *         @arg @ref LL_TIM_BREAK_AFMODE_BIDIRECTIONAL
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ConfigBRK(TIM_TypeDef *TIMx, uint32_t BreakPolarity, uint32_t BreakFilter,
+                                      uint32_t BreakAFMode)
+{
+  MODIFY_REG(TIMx->BDTR, TIM_BDTR_BKP | TIM_BDTR_BKF | TIM_BDTR_BKBID, BreakPolarity | BreakFilter | BreakAFMode);
+}
+
+/**
+  * @brief  Disarm the break input (when it operates in bidirectional mode).
+  * @note  The break input can be disarmed only when it is configured in
+  *        bidirectional mode and when when MOE is reset.
+  * @note  Purpose is to be able to have the input voltage back to high-state,
+  *        whatever the time constant on the output .
+  * @rmtoll BDTR         BKDSRM        LL_TIM_DisarmBRK
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisarmBRK(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->BDTR, TIM_BDTR_BKDSRM);
+}
+
+/**
+  * @brief  Re-arm the break input (when it operates in bidirectional mode).
+  * @note  The Break input is automatically armed as soon as MOE bit is set.
+  * @rmtoll BDTR         BKDSRM        LL_TIM_ReArmBRK
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ReArmBRK(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BKDSRM);
+}
+
+/**
+  * @brief  Enable the break 2 function.
+  * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a second break input.
+  * @rmtoll BDTR         BK2E          LL_TIM_EnableBRK2
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableBRK2(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->BDTR, TIM_BDTR_BK2E);
+}
+
+/**
+  * @brief  Disable the break  2 function.
+  * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a second break input.
+  * @rmtoll BDTR         BK2E          LL_TIM_DisableBRK2
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableBRK2(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BK2E);
+}
+
+/**
+  * @brief  Configure the break 2 input.
+  * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a second break input.
+  * @note Bidirectional mode is only supported by advanced timer instances.
+  *       Macro IS_TIM_ADVANCED_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance is an advanced-control timer.
+  * @note In bidirectional mode (BK2BID bit set), the Break 2 input is configured both
+  *        in input mode and in open drain output mode. Any active Break event will
+  *        assert a low logic level on the Break 2 input to indicate an internal break
+  *        event to external devices.
+  * @note When bidirectional mode isn't supported, Break2AFMode must be set to
+  *       LL_TIM_BREAK2_AFMODE_INPUT.
+  * @rmtoll BDTR         BK2P          LL_TIM_ConfigBRK2\n
+  *         BDTR         BK2F          LL_TIM_ConfigBRK2\n
+  *         BDTR         BK2BID        LL_TIM_ConfigBRK2
+  * @param  TIMx Timer instance
+  * @param  Break2Polarity This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_BREAK2_POLARITY_LOW
+  *         @arg @ref LL_TIM_BREAK2_POLARITY_HIGH
+  * @param  Break2Filter This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1
+  *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N2
+  *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N4
+  *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N8
+  *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV2_N6
+  *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV2_N8
+  *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV4_N6
+  *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV4_N8
+  *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV8_N6
+  *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV8_N8
+  *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N5
+  *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N6
+  *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N8
+  *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N5
+  *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N6
+  *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N8
+  * @param  Break2AFMode This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_BREAK2_AFMODE_INPUT
+  *         @arg @ref LL_TIM_BREAK2_AFMODE_BIDIRECTIONAL
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ConfigBRK2(TIM_TypeDef *TIMx, uint32_t Break2Polarity, uint32_t Break2Filter,
+                                       uint32_t Break2AFMode)
+{
+  MODIFY_REG(TIMx->BDTR, TIM_BDTR_BK2P | TIM_BDTR_BK2F | TIM_BDTR_BK2BID, Break2Polarity | Break2Filter | Break2AFMode);
+}
+
+/**
+  * @brief  Disarm the break 2 input (when it operates in bidirectional mode).
+  * @note  The break 2 input can be disarmed only when it is configured in
+  *        bidirectional mode and when when MOE is reset.
+  * @note  Purpose is to be able to have the input voltage back to high-state,
+  *        whatever the time constant on the output.
+  * @rmtoll BDTR         BK2DSRM       LL_TIM_DisarmBRK2
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisarmBRK2(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->BDTR, TIM_BDTR_BK2DSRM);
+}
+
+/**
+  * @brief  Re-arm the break 2 input (when it operates in bidirectional mode).
+  * @note  The Break 2 input is automatically armed as soon as MOE bit is set.
+  * @rmtoll BDTR         BK2DSRM       LL_TIM_ReArmBRK2
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ReArmBRK2(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BK2DSRM);
+}
+
+/**
+  * @brief  Select the outputs off state (enabled v.s. disabled) in Idle and Run modes.
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a break input.
+  * @rmtoll BDTR         OSSI          LL_TIM_SetOffStates\n
+  *         BDTR         OSSR          LL_TIM_SetOffStates
+  * @param  TIMx Timer instance
+  * @param  OffStateIdle This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_OSSI_DISABLE
+  *         @arg @ref LL_TIM_OSSI_ENABLE
+  * @param  OffStateRun This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_OSSR_DISABLE
+  *         @arg @ref LL_TIM_OSSR_ENABLE
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetOffStates(TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)
+{
+  MODIFY_REG(TIMx->BDTR, TIM_BDTR_OSSI | TIM_BDTR_OSSR, OffStateIdle | OffStateRun);
+}
+
+/**
+  * @brief  Enable automatic output (MOE can be set by software or automatically when a break input is active).
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a break input.
+  * @rmtoll BDTR         AOE           LL_TIM_EnableAutomaticOutput
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableAutomaticOutput(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->BDTR, TIM_BDTR_AOE);
+}
+
+/**
+  * @brief  Disable automatic output (MOE can be set only by software).
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a break input.
+  * @rmtoll BDTR         AOE           LL_TIM_DisableAutomaticOutput
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableAutomaticOutput(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_AOE);
+}
+
+/**
+  * @brief  Indicate whether automatic output is enabled.
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a break input.
+  * @rmtoll BDTR         AOE           LL_TIM_IsEnabledAutomaticOutput
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->BDTR, TIM_BDTR_AOE) == (TIM_BDTR_AOE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable the outputs (set the MOE bit in TIMx_BDTR register).
+  * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by
+  *       software and is reset in case of break or break2 event
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a break input.
+  * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
+}
+
+/**
+  * @brief  Disable the outputs (reset the MOE bit in TIMx_BDTR register).
+  * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by
+  *       software and is reset in case of break or break2 event.
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a break input.
+  * @rmtoll BDTR         MOE           LL_TIM_DisableAllOutputs
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableAllOutputs(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
+}
+
+/**
+  * @brief  Indicates whether outputs are enabled.
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a break input.
+  * @rmtoll BDTR         MOE           LL_TIM_IsEnabledAllOutputs
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->BDTR, TIM_BDTR_MOE) == (TIM_BDTR_MOE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable the signals connected to the designated timer break input.
+  * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether
+  *       or not a timer instance allows for break input selection.
+  * @rmtoll AF1          BKINE         LL_TIM_EnableBreakInputSource\n
+  *         AF1          BKCMP1E       LL_TIM_EnableBreakInputSource\n
+  *         AF1          BKCMP2E       LL_TIM_EnableBreakInputSource\n
+  *         AF1          BKCMP3E       LL_TIM_EnableBreakInputSource\n
+  *         AF2          BK2INE        LL_TIM_EnableBreakInputSource\n
+  *         AF2          BK2CMP1E      LL_TIM_EnableBreakInputSource\n
+  *         AF2          BK2CMP2E      LL_TIM_EnableBreakInputSource\n
+  *         AF2          BK2CMP3E      LL_TIM_EnableBreakInputSource
+  * @param  TIMx Timer instance
+  * @param  BreakInput This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_BREAK_INPUT_BKIN
+  *         @arg @ref LL_TIM_BREAK_INPUT_BKIN2
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_BKIN_SOURCE_BKIN
+  *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1
+  *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2
+  *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP3 (*)
+  *
+  *         (*)  Value not defined in all devices. \n
+  *
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableBreakInputSource(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t Source)
+{
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->AF1) + BreakInput));
+  SET_BIT(*pReg, Source);
+}
+
+/**
+  * @brief  Disable the signals connected to the designated timer break input.
+  * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether
+  *       or not a timer instance allows for break input selection.
+  * @rmtoll AF1          BKINE         LL_TIM_DisableBreakInputSource\n
+  *         AF1          BKCMP1E       LL_TIM_DisableBreakInputSource\n
+  *         AF1          BKCMP2E       LL_TIM_DisableBreakInputSource\n
+  *         AF1          BKCMP3E       LL_TIM_DisableBreakInputSource\n
+  *         AF2          BK2INE        LL_TIM_DisableBreakInputSource\n
+  *         AF2          BK2CMP1E      LL_TIM_DisableBreakInputSource\n
+  *         AF2          BK2CMP2E      LL_TIM_DisableBreakInputSource\n
+  *         AF2          BK2CMP3E      LL_TIM_DisableBreakInputSource
+  * @param  TIMx Timer instance
+  * @param  BreakInput This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_BREAK_INPUT_BKIN
+  *         @arg @ref LL_TIM_BREAK_INPUT_BKIN2
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_BKIN_SOURCE_BKIN
+  *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1
+  *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2
+  *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP3 (*)
+  *
+  *         (*)  Value not defined in all devices. \n
+  *
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableBreakInputSource(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t Source)
+{
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->AF1) + BreakInput));
+  CLEAR_BIT(*pReg, Source);
+}
+
+/**
+  * @brief  Set the polarity of the break signal for the timer break input.
+  * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether
+  *       or not a timer instance allows for break input selection.
+  * @rmtoll AF1          BKINP         LL_TIM_SetBreakInputSourcePolarity\n
+  *         AF1          BKCMP1P       LL_TIM_SetBreakInputSourcePolarity\n
+  *         AF1          BKCMP2P       LL_TIM_SetBreakInputSourcePolarity\n
+  *         AF1          BKCMP3P       LL_TIM_SetBreakInputSourcePolarity\n
+  *         AF2          BK2INP        LL_TIM_SetBreakInputSourcePolarity\n
+  *         AF2          BK2CMP1P      LL_TIM_SetBreakInputSourcePolarity\n
+  *         AF2          BK2CMP2P      LL_TIM_SetBreakInputSourcePolarity\n
+  *         AF2          BK2CMP3P      LL_TIM_SetBreakInputSourcePolarity
+  * @param  TIMx Timer instance
+  * @param  BreakInput This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_BREAK_INPUT_BKIN
+  *         @arg @ref LL_TIM_BREAK_INPUT_BKIN2
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_BKIN_SOURCE_BKIN
+  *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1
+  *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2
+  *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP3 (*)
+  * @param  Polarity This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_BKIN_POLARITY_LOW
+  *         @arg @ref LL_TIM_BKIN_POLARITY_HIGH
+  *
+  *         (*)  Value not defined in all devices. \n
+  *
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetBreakInputSourcePolarity(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t Source,
+                                                        uint32_t Polarity)
+{
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->AF1) + BreakInput));
+  MODIFY_REG(*pReg, (TIMx_AF1_BKINP << TIM_POSITION_BRK_SOURCE), (Polarity << TIM_POSITION_BRK_SOURCE));
+}
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_DMA_Burst_Mode DMA burst mode configuration
+  * @{
+  */
+/**
+  * @brief  Configures the timer DMA burst feature.
+  * @note Macro IS_TIM_DMABURST_INSTANCE(TIMx) can be used to check whether or
+  *       not a timer instance supports the DMA burst mode.
+  * @rmtoll DCR          DBL           LL_TIM_ConfigDMABurst\n
+  *         DCR          DBA           LL_TIM_ConfigDMABurst
+  * @param  TIMx Timer instance
+  * @param  DMABurstBaseAddress This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR1
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR2
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_SMCR
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_DIER
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_SR
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_EGR
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR1
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR2
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCER
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CNT
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_PSC
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_ARR
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_RCR
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR1
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR2
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR3
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR4
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_BDTR
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_OR1
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR3 
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR5  
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR6  
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_AF1  
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_AF2  
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_TISEL
+  * @param  DMABurstLength This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_1TRANSFER
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_2TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_3TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_4TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_5TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_6TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_7TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_8TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_9TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_10TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_11TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_12TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_13TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_14TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_15TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_16TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_17TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_18TRANSFERS
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ConfigDMABurst(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)
+{
+  MODIFY_REG(TIMx->DCR, (TIM_DCR_DBL | TIM_DCR_DBA), (DMABurstBaseAddress | DMABurstLength));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_Timer_Inputs_Remapping Timer input remapping
+  * @{
+  */
+/**
+  * @brief  Remap TIM inputs (input channel, internal/external triggers).
+  * @note Macro IS_TIM_REMAP_INSTANCE(TIMx) can be used to check whether or not
+  *       a some timer inputs can be remapped.
+  * @rmtoll TIM1_TISEL    TI1SEL      LL_TIM_SetRemap\n
+  *         TIM1_TISEL    TI2SEL      LL_TIM_SetRemap\n
+  *         TIM2_TISEL    TI1SEL      LL_TIM_SetRemap\n
+  *         TIM2_TISEL    TI2SEL      LL_TIM_SetRemap\n
+  *         TIM3_TISEL    TI1SEL      LL_TIM_SetRemap\n
+  *         TIM3_TISEL    TI2SEL      LL_TIM_SetRemap\n
+  *         TIM4_TISEL    TI1SEL      LL_TIM_SetRemap\n
+  *         TIM4_TISEL    TI2SEL      LL_TIM_SetRemap\n
+  *         TIM4_TISEL    TI3SEL      LL_TIM_SetRemap\n
+  *         TIM14_TISEL   TI1SEL      LL_TIM_SetRemap\n
+  *         TIM15_TISEL   TI1SEL      LL_TIM_SetRemap\n
+  *         TIM15_TISEL   TI2SEL      LL_TIM_SetRemap\n
+  *         TIM16_TISEL   TI1SEL      LL_TIM_SetRemap\n
+  *         TIM17_TISEL   TI1SEL      LL_TIM_SetRemap
+  * @param  TIMx Timer instance
+  * @param  Remap Remap param depends on the TIMx. Description available only
+  *         in CHM version of the User Manual (not in .pdf).
+  *         Otherwise see Reference Manual description of TISEL registers.
+  *
+  *         Below description summarizes "Timer Instance" and "Remap" param combinations:
+  *
+  *         TIM1: any combination of TI1_RMP and TI2_RMP where
+  *
+  *            . . TI1_RMP can be one of the following values
+  *            @arg @ref LL_TIM_TIM1_TI1_RMP_GPIO
+  *            @arg @ref LL_TIM_TIM1_TI1_RMP_COMP1 (**)
+  *
+  *            . . TI2_RMP can be one of the following values
+  *            @arg @ref LL_TIM_TIM1_TI2_RMP_GPIO
+  *            @arg @ref LL_TIM_TIM1_TI2_RMP_COMP2 (**)
+  *
+  *            . . TI3_RMP can be one of the following values
+  *            @arg @ref LL_TIM_TIM1_TI3_RMP_GPIO
+  *            @arg @ref LL_TIM_TIM1_TI3_RMP_COMP3 (**)
+  *
+  *         TIM2: any combination of TI1_RMP and TI2_RMP where
+  *
+  *            . . TI1_RMP can be one of the following values
+  *            @arg @ref LL_TIM_TIM2_TI1_RMP_GPIO
+  *            @arg @ref LL_TIM_TIM2_TI1_RMP_COMP1 (**)
+  *
+  *            . . TI2_RMP can be one of the following values
+  *            @arg @ref LL_TIM_TIM2_TI2_RMP_GPIO
+  *            @arg @ref LL_TIM_TIM2_TI2_RMP_COMP2 (**)
+  *
+  *            . . TI3_RMP can be one of the following values
+  *            @arg @ref LL_TIM_TIM2_TI3_RMP_GPIO
+  *            @arg @ref LL_TIM_TIM2_TI3_RMP_COMP3 (**)
+  *
+  *         TIM3: any combination of TI1_RMP and TI2_RMP where
+  *
+  *            . . TI1_RMP can be one of the following values
+  *            @arg @ref LL_TIM_TIM3_TI1_RMP_GPIO
+  *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP1 (**)
+  *
+  *            . . TI2_RMP can be one of the following values
+  *            @arg @ref LL_TIM_TIM3_TI2_RMP_GPIO
+  *            @arg @ref LL_TIM_TIM3_TI2_RMP_COMP2 (**)
+  *
+  *            . . TI3_RMP can be one of the following values
+  *            @arg @ref LL_TIM_TIM3_TI3_RMP_GPIO
+  *            @arg @ref LL_TIM_TIM3_TI3_RMP_COMP3 (**)
+  *
+  *         TIM4: any combination of TI1_RMP, TI2_RMP and TI3_RMP where  (*)
+  *
+  *            . . TI1_RMP can be one of the following values
+  *            @arg @ref LL_TIM_TIM4_TI1_RMP_GPIO
+  *            @arg @ref LL_TIM_TIM4_TI1_RMP_COMP1 (**)
+  *
+  *            . . TI2_RMP can be one of the following values
+  *            @arg @ref LL_TIM_TIM4_TI2_RMP_GPIO
+  *            @arg @ref LL_TIM_TIM4_TI2_RMP_COMP2 (**)
+  *
+  *            . . TI3_RMP can be one of the following values
+  *            @arg @ref LL_TIM_TIM4_TI3_RMP_GPIO
+  *            @arg @ref LL_TIM_TIM4_TI3_RMP_COMP3 (**)
+  *
+  *         TIM14: one of the following values
+  *
+  *            @arg @ref LL_TIM_TIM14_TI1_RMP_GPIO
+  *            @arg @ref LL_TIM_TIM14_TI1_RMP_RTC_CLK
+  *            @arg @ref LL_TIM_TIM14_TI1_RMP_HSE_32
+  *            @arg @ref LL_TIM_TIM14_TI1_RMP_MCO
+  *            @arg @ref LL_TIM_TIM14_TI1_RMP_MCO2 (**)
+  *
+  *         TIM15: any combination of TI1_RMP and TI2_RMP where
+  *
+  *            . . TI1_RMP can be one of the following values
+  *            @arg @ref LL_TIM_TIM15_TI1_RMP_GPIO
+  *            @arg @ref LL_TIM_TIM15_TI1_RMP_TIM2_IC1
+  *            @arg @ref LL_TIM_TIM15_TI1_RMP_TIM3_IC1
+  *
+  *            . . TI2_RMP can be one of the following values
+  *            @arg @ref LL_TIM_TIM15_TI2_RMP_GPIO
+  *            @arg @ref LL_TIM_TIM15_TI2_RMP_TIM2_IC2
+  *            @arg @ref LL_TIM_TIM15_TI2_RMP_TIM3_IC2
+  *
+  *         TIM16: one of the following values
+  *
+  *            @arg @ref LL_TIM_TIM16_TI1_RMP_GPIO
+  *            @arg @ref LL_TIM_TIM16_TI1_RMP_LSI
+  *            @arg @ref LL_TIM_TIM16_TI1_RMP_LSE
+  *            @arg @ref LL_TIM_TIM16_TI1_RMP_RTC_WK
+  *            @arg @ref LL_TIM_TIM16_TI1_RMP_MCO2(**)
+  *
+  *         TIM17: one of the following values
+  *
+  *            @arg @ref LL_TIM_TIM17_TI1_RMP_GPIO
+  *            @arg @ref LL_TIM_TIM17_TI1_RMP_HSE_32
+  *            @arg @ref LL_TIM_TIM17_TI1_RMP_MCO
+  *            @arg @ref LL_TIM_TIM17_TI1_RMP_HSI48 (**)
+  *            @arg @ref LL_TIM_TIM17_TI1_RMP_MCO2(**)
+  *
+  *  (*) Timer instance not available on all devices \n
+  *  (**) Value not defined in all devices. \n
+  *
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetRemap(TIM_TypeDef *TIMx, uint32_t Remap)
+{
+  MODIFY_REG(TIMx->TISEL, (TIM_TISEL_TI1SEL | TIM_TISEL_TI2SEL | TIM_TISEL_TI3SEL | TIM_TISEL_TI4SEL), Remap);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_OCREF_Clear OCREF_Clear_Management
+  * @{
+  */
+/**
+  * @brief  Set the OCREF clear input source
+  * @note The OCxREF signal of a given channel can be cleared when a high level is applied on the OCREF_CLR_INPUT
+  * @note This function can only be used in Output compare and PWM modes.
+  * @rmtoll SMCR          OCCS                LL_TIM_SetOCRefClearInputSource
+  * @rmtoll OR1           OCREF_CLR           LL_TIM_SetOCRefClearInputSource
+  * @param  TIMx Timer instance
+  * @param  OCRefClearInputSource This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_OCREF_CLR_INT_ETR
+  *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP1 (*)
+  *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP2 (*)
+  *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP3 (*)
+  *
+  *         (*)  Value not defined in all devices. \n
+  *
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetOCRefClearInputSource(TIM_TypeDef *TIMx, uint32_t OCRefClearInputSource)
+{
+  MODIFY_REG(TIMx->SMCR, TIM_SMCR_OCCS,
+             ((OCRefClearInputSource & OCREF_CLEAR_SELECT_Msk) >> OCREF_CLEAR_SELECT_Pos) << TIM_SMCR_OCCS_Pos);
+  MODIFY_REG(TIMx->OR1, TIM1_OR1_OCREF_CLR, OCRefClearInputSource);
+}
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_FLAG_Management FLAG-Management
+  * @{
+  */
+/**
+  * @brief  Clear the update interrupt flag (UIF).
+  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
+}
+
+/**
+  * @brief  Indicate whether update interrupt flag (UIF) is set (update interrupt is pending).
+  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the Capture/Compare 1 interrupt flag (CC1F).
+  * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
+}
+
+/**
+  * @brief  Indicate whether Capture/Compare 1 interrupt flag (CC1F) is set (Capture/Compare 1 interrupt is pending).
+  * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the Capture/Compare 2 interrupt flag (CC2F).
+  * @rmtoll SR           CC2IF         LL_TIM_ClearFlag_CC2
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
+}
+
+/**
+  * @brief  Indicate whether Capture/Compare 2 interrupt flag (CC2F) is set (Capture/Compare 2 interrupt is pending).
+  * @rmtoll SR           CC2IF         LL_TIM_IsActiveFlag_CC2
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the Capture/Compare 3 interrupt flag (CC3F).
+  * @rmtoll SR           CC3IF         LL_TIM_ClearFlag_CC3
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
+}
+
+/**
+  * @brief  Indicate whether Capture/Compare 3 interrupt flag (CC3F) is set (Capture/Compare 3 interrupt is pending).
+  * @rmtoll SR           CC3IF         LL_TIM_IsActiveFlag_CC3
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the Capture/Compare 4 interrupt flag (CC4F).
+  * @rmtoll SR           CC4IF         LL_TIM_ClearFlag_CC4
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
+}
+
+/**
+  * @brief  Indicate whether Capture/Compare 4 interrupt flag (CC4F) is set (Capture/Compare 4 interrupt is pending).
+  * @rmtoll SR           CC4IF         LL_TIM_IsActiveFlag_CC4
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the Capture/Compare 5 interrupt flag (CC5F).
+  * @rmtoll SR           CC5IF         LL_TIM_ClearFlag_CC5
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_CC5(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_CC5IF));
+}
+
+/**
+  * @brief  Indicate whether Capture/Compare 5 interrupt flag (CC5F) is set (Capture/Compare 5 interrupt is pending).
+  * @rmtoll SR           CC5IF         LL_TIM_IsActiveFlag_CC5
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC5(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_CC5IF) == (TIM_SR_CC5IF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the Capture/Compare 6 interrupt flag (CC6F).
+  * @rmtoll SR           CC6IF         LL_TIM_ClearFlag_CC6
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_CC6(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_CC6IF));
+}
+
+/**
+  * @brief  Indicate whether Capture/Compare 6 interrupt flag (CC6F) is set (Capture/Compare 6 interrupt is pending).
+  * @rmtoll SR           CC6IF         LL_TIM_IsActiveFlag_CC6
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC6(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_CC6IF) == (TIM_SR_CC6IF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the commutation interrupt flag (COMIF).
+  * @rmtoll SR           COMIF         LL_TIM_ClearFlag_COM
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_COM(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_COMIF));
+}
+
+/**
+  * @brief  Indicate whether commutation interrupt flag (COMIF) is set (commutation interrupt is pending).
+  * @rmtoll SR           COMIF         LL_TIM_IsActiveFlag_COM
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_COM(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_COMIF) == (TIM_SR_COMIF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the trigger interrupt flag (TIF).
+  * @rmtoll SR           TIF           LL_TIM_ClearFlag_TRIG
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_TRIG(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_TIF));
+}
+
+/**
+  * @brief  Indicate whether trigger interrupt flag (TIF) is set (trigger interrupt is pending).
+  * @rmtoll SR           TIF           LL_TIM_IsActiveFlag_TRIG
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TRIG(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_TIF) == (TIM_SR_TIF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the break interrupt flag (BIF).
+  * @rmtoll SR           BIF           LL_TIM_ClearFlag_BRK
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_BRK(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
+}
+
+/**
+  * @brief  Indicate whether break interrupt flag (BIF) is set (break interrupt is pending).
+  * @rmtoll SR           BIF           LL_TIM_IsActiveFlag_BRK
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the break 2 interrupt flag (B2IF).
+  * @rmtoll SR           B2IF          LL_TIM_ClearFlag_BRK2
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_BRK2(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
+}
+
+/**
+  * @brief  Indicate whether break 2 interrupt flag (B2IF) is set (break 2 interrupt is pending).
+  * @rmtoll SR           B2IF          LL_TIM_IsActiveFlag_BRK2
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK2(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the Capture/Compare 1 over-capture interrupt flag (CC1OF).
+  * @rmtoll SR           CC1OF         LL_TIM_ClearFlag_CC1OVR
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_CC1OVR(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1OF));
+}
+
+/**
+  * @brief  Indicate whether Capture/Compare 1 over-capture interrupt flag (CC1OF) is set
+  *         (Capture/Compare 1 interrupt is pending).
+  * @rmtoll SR           CC1OF         LL_TIM_IsActiveFlag_CC1OVR
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1OVR(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_CC1OF) == (TIM_SR_CC1OF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the Capture/Compare 2 over-capture interrupt flag (CC2OF).
+  * @rmtoll SR           CC2OF         LL_TIM_ClearFlag_CC2OVR
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_CC2OVR(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2OF));
+}
+
+/**
+  * @brief  Indicate whether Capture/Compare 2 over-capture interrupt flag (CC2OF) is set
+  *         (Capture/Compare 2 over-capture interrupt is pending).
+  * @rmtoll SR           CC2OF         LL_TIM_IsActiveFlag_CC2OVR
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2OVR(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_CC2OF) == (TIM_SR_CC2OF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the Capture/Compare 3 over-capture interrupt flag (CC3OF).
+  * @rmtoll SR           CC3OF         LL_TIM_ClearFlag_CC3OVR
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_CC3OVR(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_CC3OF));
+}
+
+/**
+  * @brief  Indicate whether Capture/Compare 3 over-capture interrupt flag (CC3OF) is set
+  *         (Capture/Compare 3 over-capture interrupt is pending).
+  * @rmtoll SR           CC3OF         LL_TIM_IsActiveFlag_CC3OVR
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3OVR(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_CC3OF) == (TIM_SR_CC3OF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the Capture/Compare 4 over-capture interrupt flag (CC4OF).
+  * @rmtoll SR           CC4OF         LL_TIM_ClearFlag_CC4OVR
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_CC4OVR(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4OF));
+}
+
+/**
+  * @brief  Indicate whether Capture/Compare 4 over-capture interrupt flag (CC4OF) is set
+  *         (Capture/Compare 4 over-capture interrupt is pending).
+  * @rmtoll SR           CC4OF         LL_TIM_IsActiveFlag_CC4OVR
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4OVR(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_CC4OF) == (TIM_SR_CC4OF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the system break interrupt flag (SBIF).
+  * @rmtoll SR           SBIF          LL_TIM_ClearFlag_SYSBRK
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_SYSBRK(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_SBIF));
+}
+
+/**
+  * @brief  Indicate whether system break interrupt flag (SBIF) is set (system break interrupt is pending).
+  * @rmtoll SR           SBIF          LL_TIM_IsActiveFlag_SYSBRK
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_SYSBRK(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_SBIF) == (TIM_SR_SBIF)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_IT_Management IT-Management
+  * @{
+  */
+/**
+  * @brief  Enable update interrupt (UIE).
+  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
+}
+
+/**
+  * @brief  Disable update interrupt (UIE).
+  * @rmtoll DIER         UIE           LL_TIM_DisableIT_UPDATE
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableIT_UPDATE(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
+}
+
+/**
+  * @brief  Indicates whether the update interrupt (UIE) is enabled.
+  * @rmtoll DIER         UIE           LL_TIM_IsEnabledIT_UPDATE
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable capture/compare 1 interrupt (CC1IE).
+  * @rmtoll DIER         CC1IE         LL_TIM_EnableIT_CC1
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
+}
+
+/**
+  * @brief  Disable capture/compare 1  interrupt (CC1IE).
+  * @rmtoll DIER         CC1IE         LL_TIM_DisableIT_CC1
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableIT_CC1(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1IE);
+}
+
+/**
+  * @brief  Indicates whether the capture/compare 1 interrupt (CC1IE) is enabled.
+  * @rmtoll DIER         CC1IE         LL_TIM_IsEnabledIT_CC1
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC1(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_CC1IE) == (TIM_DIER_CC1IE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable capture/compare 2 interrupt (CC2IE).
+  * @rmtoll DIER         CC2IE         LL_TIM_EnableIT_CC2
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableIT_CC2(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_CC2IE);
+}
+
+/**
+  * @brief  Disable capture/compare 2  interrupt (CC2IE).
+  * @rmtoll DIER         CC2IE         LL_TIM_DisableIT_CC2
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableIT_CC2(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC2IE);
+}
+
+/**
+  * @brief  Indicates whether the capture/compare 2 interrupt (CC2IE) is enabled.
+  * @rmtoll DIER         CC2IE         LL_TIM_IsEnabledIT_CC2
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC2(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_CC2IE) == (TIM_DIER_CC2IE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable capture/compare 3 interrupt (CC3IE).
+  * @rmtoll DIER         CC3IE         LL_TIM_EnableIT_CC3
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableIT_CC3(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_CC3IE);
+}
+
+/**
+  * @brief  Disable capture/compare 3  interrupt (CC3IE).
+  * @rmtoll DIER         CC3IE         LL_TIM_DisableIT_CC3
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableIT_CC3(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC3IE);
+}
+
+/**
+  * @brief  Indicates whether the capture/compare 3 interrupt (CC3IE) is enabled.
+  * @rmtoll DIER         CC3IE         LL_TIM_IsEnabledIT_CC3
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC3(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_CC3IE) == (TIM_DIER_CC3IE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable capture/compare 4 interrupt (CC4IE).
+  * @rmtoll DIER         CC4IE         LL_TIM_EnableIT_CC4
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableIT_CC4(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_CC4IE);
+}
+
+/**
+  * @brief  Disable capture/compare 4  interrupt (CC4IE).
+  * @rmtoll DIER         CC4IE         LL_TIM_DisableIT_CC4
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableIT_CC4(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC4IE);
+}
+
+/**
+  * @brief  Indicates whether the capture/compare 4 interrupt (CC4IE) is enabled.
+  * @rmtoll DIER         CC4IE         LL_TIM_IsEnabledIT_CC4
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC4(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_CC4IE) == (TIM_DIER_CC4IE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable commutation interrupt (COMIE).
+  * @rmtoll DIER         COMIE         LL_TIM_EnableIT_COM
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableIT_COM(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_COMIE);
+}
+
+/**
+  * @brief  Disable commutation interrupt (COMIE).
+  * @rmtoll DIER         COMIE         LL_TIM_DisableIT_COM
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableIT_COM(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_COMIE);
+}
+
+/**
+  * @brief  Indicates whether the commutation interrupt (COMIE) is enabled.
+  * @rmtoll DIER         COMIE         LL_TIM_IsEnabledIT_COM
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_COM(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_COMIE) == (TIM_DIER_COMIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable trigger interrupt (TIE).
+  * @rmtoll DIER         TIE           LL_TIM_EnableIT_TRIG
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableIT_TRIG(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_TIE);
+}
+
+/**
+  * @brief  Disable trigger interrupt (TIE).
+  * @rmtoll DIER         TIE           LL_TIM_DisableIT_TRIG
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableIT_TRIG(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_TIE);
+}
+
+/**
+  * @brief  Indicates whether the trigger interrupt (TIE) is enabled.
+  * @rmtoll DIER         TIE           LL_TIM_IsEnabledIT_TRIG
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TRIG(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_TIE) == (TIM_DIER_TIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable break interrupt (BIE).
+  * @rmtoll DIER         BIE           LL_TIM_EnableIT_BRK
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableIT_BRK(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
+}
+
+/**
+  * @brief  Disable break interrupt (BIE).
+  * @rmtoll DIER         BIE           LL_TIM_DisableIT_BRK
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableIT_BRK(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_BIE);
+}
+
+/**
+  * @brief  Indicates whether the break interrupt (BIE) is enabled.
+  * @rmtoll DIER         BIE           LL_TIM_IsEnabledIT_BRK
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_BRK(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_BIE) == (TIM_DIER_BIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_DMA_Management DMA-Management
+  * @{
+  */
+/**
+  * @brief  Enable update DMA request (UDE).
+  * @rmtoll DIER         UDE           LL_TIM_EnableDMAReq_UPDATE
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableDMAReq_UPDATE(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_UDE);
+}
+
+/**
+  * @brief  Disable update DMA request (UDE).
+  * @rmtoll DIER         UDE           LL_TIM_DisableDMAReq_UPDATE
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableDMAReq_UPDATE(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_UDE);
+}
+
+/**
+  * @brief  Indicates whether the update DMA request  (UDE) is enabled.
+  * @rmtoll DIER         UDE           LL_TIM_IsEnabledDMAReq_UPDATE
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_UPDATE(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_UDE) == (TIM_DIER_UDE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable capture/compare 1 DMA request (CC1DE).
+  * @rmtoll DIER         CC1DE         LL_TIM_EnableDMAReq_CC1
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableDMAReq_CC1(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_CC1DE);
+}
+
+/**
+  * @brief  Disable capture/compare 1  DMA request (CC1DE).
+  * @rmtoll DIER         CC1DE         LL_TIM_DisableDMAReq_CC1
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableDMAReq_CC1(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1DE);
+}
+
+/**
+  * @brief  Indicates whether the capture/compare 1 DMA request (CC1DE) is enabled.
+  * @rmtoll DIER         CC1DE         LL_TIM_IsEnabledDMAReq_CC1
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC1(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_CC1DE) == (TIM_DIER_CC1DE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable capture/compare 2 DMA request (CC2DE).
+  * @rmtoll DIER         CC2DE         LL_TIM_EnableDMAReq_CC2
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableDMAReq_CC2(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_CC2DE);
+}
+
+/**
+  * @brief  Disable capture/compare 2  DMA request (CC2DE).
+  * @rmtoll DIER         CC2DE         LL_TIM_DisableDMAReq_CC2
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableDMAReq_CC2(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC2DE);
+}
+
+/**
+  * @brief  Indicates whether the capture/compare 2 DMA request (CC2DE) is enabled.
+  * @rmtoll DIER         CC2DE         LL_TIM_IsEnabledDMAReq_CC2
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC2(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_CC2DE) == (TIM_DIER_CC2DE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable capture/compare 3 DMA request (CC3DE).
+  * @rmtoll DIER         CC3DE         LL_TIM_EnableDMAReq_CC3
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableDMAReq_CC3(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_CC3DE);
+}
+
+/**
+  * @brief  Disable capture/compare 3  DMA request (CC3DE).
+  * @rmtoll DIER         CC3DE         LL_TIM_DisableDMAReq_CC3
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableDMAReq_CC3(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC3DE);
+}
+
+/**
+  * @brief  Indicates whether the capture/compare 3 DMA request (CC3DE) is enabled.
+  * @rmtoll DIER         CC3DE         LL_TIM_IsEnabledDMAReq_CC3
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC3(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_CC3DE) == (TIM_DIER_CC3DE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable capture/compare 4 DMA request (CC4DE).
+  * @rmtoll DIER         CC4DE         LL_TIM_EnableDMAReq_CC4
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableDMAReq_CC4(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_CC4DE);
+}
+
+/**
+  * @brief  Disable capture/compare 4  DMA request (CC4DE).
+  * @rmtoll DIER         CC4DE         LL_TIM_DisableDMAReq_CC4
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableDMAReq_CC4(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC4DE);
+}
+
+/**
+  * @brief  Indicates whether the capture/compare 4 DMA request (CC4DE) is enabled.
+  * @rmtoll DIER         CC4DE         LL_TIM_IsEnabledDMAReq_CC4
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC4(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_CC4DE) == (TIM_DIER_CC4DE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable commutation DMA request (COMDE).
+  * @rmtoll DIER         COMDE         LL_TIM_EnableDMAReq_COM
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableDMAReq_COM(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_COMDE);
+}
+
+/**
+  * @brief  Disable commutation DMA request (COMDE).
+  * @rmtoll DIER         COMDE         LL_TIM_DisableDMAReq_COM
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableDMAReq_COM(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_COMDE);
+}
+
+/**
+  * @brief  Indicates whether the commutation DMA request (COMDE) is enabled.
+  * @rmtoll DIER         COMDE         LL_TIM_IsEnabledDMAReq_COM
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_COM(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_COMDE) == (TIM_DIER_COMDE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable trigger interrupt (TDE).
+  * @rmtoll DIER         TDE           LL_TIM_EnableDMAReq_TRIG
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableDMAReq_TRIG(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_TDE);
+}
+
+/**
+  * @brief  Disable trigger interrupt (TDE).
+  * @rmtoll DIER         TDE           LL_TIM_DisableDMAReq_TRIG
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableDMAReq_TRIG(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_TDE);
+}
+
+/**
+  * @brief  Indicates whether the trigger interrupt (TDE) is enabled.
+  * @rmtoll DIER         TDE           LL_TIM_IsEnabledDMAReq_TRIG
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_TRIG(TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_TDE) == (TIM_DIER_TDE)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_EVENT_Management EVENT-Management
+  * @{
+  */
+/**
+  * @brief  Generate an update event.
+  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->EGR, TIM_EGR_UG);
+}
+
+/**
+  * @brief  Generate Capture/Compare 1 event.
+  * @rmtoll EGR          CC1G          LL_TIM_GenerateEvent_CC1
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_GenerateEvent_CC1(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->EGR, TIM_EGR_CC1G);
+}
+
+/**
+  * @brief  Generate Capture/Compare 2 event.
+  * @rmtoll EGR          CC2G          LL_TIM_GenerateEvent_CC2
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_GenerateEvent_CC2(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->EGR, TIM_EGR_CC2G);
+}
+
+/**
+  * @brief  Generate Capture/Compare 3 event.
+  * @rmtoll EGR          CC3G          LL_TIM_GenerateEvent_CC3
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_GenerateEvent_CC3(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->EGR, TIM_EGR_CC3G);
+}
+
+/**
+  * @brief  Generate Capture/Compare 4 event.
+  * @rmtoll EGR          CC4G          LL_TIM_GenerateEvent_CC4
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_GenerateEvent_CC4(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->EGR, TIM_EGR_CC4G);
+}
+
+/**
+  * @brief  Generate commutation event.
+  * @rmtoll EGR          COMG          LL_TIM_GenerateEvent_COM
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_GenerateEvent_COM(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->EGR, TIM_EGR_COMG);
+}
+
+/**
+  * @brief  Generate trigger event.
+  * @rmtoll EGR          TG            LL_TIM_GenerateEvent_TRIG
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_GenerateEvent_TRIG(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->EGR, TIM_EGR_TG);
+}
+
+/**
+  * @brief  Generate break event.
+  * @rmtoll EGR          BG            LL_TIM_GenerateEvent_BRK
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_GenerateEvent_BRK(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->EGR, TIM_EGR_BG);
+}
+
+/**
+  * @brief  Generate break 2 event.
+  * @rmtoll EGR          B2G           LL_TIM_GenerateEvent_BRK2
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_GenerateEvent_BRK2(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->EGR, TIM_EGR_B2G);
+}
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup TIM_LL_EF_Init Initialisation and deinitialisation functions
+  * @{
+  */
+
+ErrorStatus LL_TIM_DeInit(TIM_TypeDef *TIMx);
+void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct);
+ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct);
+void LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);
+ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);
+void LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);
+ErrorStatus LL_TIM_IC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_IC_InitTypeDef *TIM_IC_InitStruct);
+void LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);
+ErrorStatus LL_TIM_ENCODER_Init(TIM_TypeDef *TIMx, LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);
+void LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);
+ErrorStatus LL_TIM_HALLSENSOR_Init(TIM_TypeDef *TIMx, LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);
+void LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct);
+ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct);
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* TIM1 || TIM2 || TIM3 || TIM4 || TIM14 || TIM15 || TIM16 || TIM17 || TIM6 || TIM7 */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32G0xx_LL_TIM_H */
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h
new file mode 100644
index 0000000..d543d59
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h
@@ -0,0 +1,1857 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_ucpd.h
+  * @author  MCD Application Team
+  * @brief   Header file of UCPD LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_UCPD_H
+#define STM32G0xx_LL_UCPD_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (UCPD1) || defined (UCPD2)
+
+/** @defgroup UCPD_LL UCPD
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup UCPD_LL_ES_INIT UCPD Exported Init structure
+  * @{
+  */
+
+/**
+  * @brief  UCPD Init structures definition
+  */
+typedef struct
+{
+  uint32_t psc_ucpdclk;         /*!< Specify the prescaler for the UCPD clock.
+                                     This parameter can be a value of @ref UCPD_LL_EC_PSC.
+                                     This feature can be modified afterwards using unitary function @ref LL_UCPD_SetPSCClk().         */
+
+  uint32_t transwin;            /*!< Specify the number of cycles (minus 1) of the half bit clock (see HBITCLKDIV) to achieve a legal
+                                    tTransitionWindow (set according to peripheral clock to define an interval of between 12 and 20 us)
+                                    This parameter can be a value between Min_Data=0x1 and Max_Data=0x1F
+                                    This value can be modified afterwards using unitary function @ref LL_UCPD_SetTransWin().          */
+
+  uint32_t IfrGap;              /*!< Specify the definition of the clock divider (minus 1) in order to generate tInterframeGap
+                                    from the peripheral clock.
+                                    This parameter can be a value between Min_Data=0x1 and Max_Data=0x1F
+                                    This feature can be modified afterwards using unitary function @ref LL_UCPD_SetIfrGap().          */
+
+  uint32_t HbitClockDiv;        /*!< Specify the number of cycles (minus one) at UCPD peripheral for a half bit clock e.g. program 3
+                                     for a bit clock that takes 8 cycles of the peripheral clock "UCPD1_CLK"..
+                                     This parameter can be a value between Min_Data=0x0 and Max_Data=0x3F.
+                                     This feature can be modified afterwards using unitary function @ref LL_UCPD_SetHbitClockDiv().   */
+
+} LL_UCPD_InitTypeDef;
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup UCPD_LL_Exported_Constants UCPD Exported Constants
+  * @{
+  */
+
+/** @defgroup UCPD_LL_EC_GET_FLAG Get Flags Defines
+  * @brief    Flags defines which can be used with LL_ucpd_ReadReg function
+  * @{
+  */
+#define LL_UCPD_SR_TXIS             UCPD_SR_TXIS                  /*!< Transmit interrupt status                      */
+#define LL_UCPD_SR_TXMSGDISC        UCPD_SR_TXMSGDISC             /*!< Transmit message discarded interrupt           */
+#define LL_UCPD_SR_TXMSGSENT        UCPD_SR_TXMSGSENT             /*!< Transmit message sent interrupt                */
+#define LL_UCPD_SR_TXMSGABT         UCPD_SR_TXMSGABT              /*!< Transmit message abort interrupt               */
+#define LL_UCPD_SR_HRSTDISC         UCPD_SR_HRSTDISC              /*!< HRST discarded interrupt                       */
+#define LL_UCPD_SR_HRSTSENT         UCPD_SR_HRSTSENT              /*!< HRST sent interrupt                            */
+#define LL_UCPD_SR_TXUND            UCPD_SR_TXUND                 /*!< Tx data underrun condition interrupt           */
+#define LL_UCPD_SR_RXNE             UCPD_SR_RXNE                  /*!< Receive data register not empty interrupt      */
+#define LL_UCPD_SR_RXORDDET         UCPD_SR_RXORDDET              /*!< Rx ordered set (4 K-codes) detected interrupt  */
+#define LL_UCPD_SR_RXHRSTDET        UCPD_SR_RXHRSTDET             /*!< Rx Hard Reset detect interrupt                 */
+#define LL_UCPD_SR_RXOVR            UCPD_SR_RXOVR                 /*!< Rx data overflow interrupt                     */
+#define LL_UCPD_SR_RXMSGEND         UCPD_SR_RXMSGEND              /*!< Rx message received                            */
+#define LL_UCPD_SR_RXERR            UCPD_SR_RXERR                 /*!< Rx error                                       */
+#define LL_UCPD_SR_TYPECEVT1        UCPD_SR_TYPECEVT1             /*!< Type C voltage level event on CC1              */
+#define LL_UCPD_SR_TYPECEVT2        UCPD_SR_TYPECEVT2             /*!< Type C voltage level event on CC2              */
+#define LL_UCPD_SR_TYPEC_VSTATE_CC1 UCPD_SR_TYPEC_VSTATE_CC1      /*!<Status of DC level on CC1 pin                   */
+#define LL_UCPD_SR_TYPEC_VSTATE_CC2 UCPD_SR_TYPEC_VSTATE_CC2      /*!<Status of DC level on CC2 pin                   */
+#define LL_UCPD_SR_FRSEVT           UCPD_SR_FRSEVT                /*!<Fast Role Swap detection event                  */
+
+/**
+  * @}
+  */
+
+/** @defgroup UCPD_LL_EC_IT IT Defines
+  * @brief    IT defines which can be used with LL_UCPD_ReadReg and  LL_UCPD_WriteReg functions
+  * @{
+  */
+#define LL_UCPD_IMR_TXIS             UCPD_IMR_TXISIE              /*!< Enable transmit interrupt status                     */
+#define LL_UCPD_IMR_TXMSGDISC        UCPD_IMR_TXMSGDISCIE         /*!< Enable transmit message discarded interrupt          */
+#define LL_UCPD_IMR_TXMSGSENT        UCPD_IMR_TXMSGSENTIE         /*!< Enable transmit message sent interrupt               */
+#define LL_UCPD_IMR_TXMSGABT         UCPD_IMR_TXMSGABTIE          /*!< Enable transmit message abort interrupt              */
+#define LL_UCPD_IMR_HRSTDISC         UCPD_IMR_HRSTDISCIE          /*!< Enable HRST discarded interrupt                      */
+#define LL_UCPD_IMR_HRSTSENT         UCPD_IMR_HRSTSENTIE          /*!< Enable HRST sent interrupt                           */
+#define LL_UCPD_IMR_TXUND            UCPD_IMR_TXUNDIE             /*!< Enable tx data underrun condition interrupt          */
+#define LL_UCPD_IMR_RXNE             UCPD_IMR_RXNEIE              /*!< Enable Receive data register not empty interrupt     */
+#define LL_UCPD_IMR_RXORDDET         UCPD_IMR_RXORDDETIE          /*!< Enable Rx ordered set (4 K-codes) detected interrupt */
+#define LL_UCPD_IMR_RXHRSTDET        UCPD_IMR_RXHRSTDETIE         /*!< Enable Rx Hard Reset detect interrupt                */
+#define LL_UCPD_IMR_RXOVR            UCPD_IMR_RXOVRIE             /*!< Enable Rx data overflow interrupt                    */
+#define LL_UCPD_IMR_RXMSGEND         UCPD_IMR_RXMSGENDIE          /*!< Enable Rx message received                           */
+#define LL_UCPD_IMR_TYPECEVT1        UCPD_IMR_TYPECEVT1IE         /*!< Enable Type C voltage level event on CC1             */
+#define LL_UCPD_IMR_TYPECEVT2        UCPD_IMR_TYPECEVT2IE         /*!< Enable Type C voltage level event on CC2             */
+#define LL_UCPD_IMR_FRSEVT           UCPD_IMR_FRSEVTIE            /*!< Enable fast Role Swap detection event                */
+/**
+  * @}
+  */
+
+/** @defgroup UCPD_LL_EC_ORDERSET Ordered sets value
+  * @brief    definition of the usual Ordered sets
+  * @{
+  */
+#define LL_UCPD_SYNC1 0x18u                                       /*!< K-code for Startsynch #1                             */
+#define LL_UCPD_SYNC2 0x11u                                       /*!< K-code for Startsynch #2                             */
+#define LL_UCPD_SYNC3 0x06u                                       /*!< K-code for Startsynch #3                             */
+#define LL_UCPD_RST1  0x07u                                       /*!< K-code for Hard Reset #1                             */
+#define LL_UCPD_RST2  0x19u                                       /*!< K-code for Hard Reset #2                             */
+#define LL_UCPD_EOP   0x0Du                                       /*!< K-code for EOP End of Packet                         */
+
+#define LL_UCPD_ORDERED_SET_SOP         (LL_UCPD_SYNC1 | (LL_UCPD_SYNC1<<5u) | (LL_UCPD_SYNC1<<10u) | (LL_UCPD_SYNC2<<15u)) /*!< SOP Ordered set coding         */
+#define LL_UCPD_ORDERED_SET_SOP1        (LL_UCPD_SYNC1 | (LL_UCPD_SYNC1<<5u) | (LL_UCPD_SYNC3<<10u) | (LL_UCPD_SYNC3<<15u)) /*!< SOP' Ordered set coding        */
+#define LL_UCPD_ORDERED_SET_SOP2        (LL_UCPD_SYNC1 | (LL_UCPD_SYNC3<<5u) | (LL_UCPD_SYNC1<<10u) | (LL_UCPD_SYNC3<<15u)) /*!< SOP'' Ordered set coding       */
+#define LL_UCPD_ORDERED_SET_HARD_RESET  (LL_UCPD_RST1  | (LL_UCPD_RST1<<5u)  | (LL_UCPD_RST1<<10u)  | (LL_UCPD_RST2<<15u )) /*!< Hard Reset Ordered set coding  */
+#define LL_UCPD_ORDERED_SET_CABLE_RESET (LL_UCPD_RST1  | (LL_UCPD_SYNC1<<5u) | (LL_UCPD_RST1<<10u)  | (LL_UCPD_SYNC3<<15u)) /*!< Cable Reset Ordered set coding */
+#define LL_UCPD_ORDERED_SET_SOP1_DEBUG  (LL_UCPD_SYNC1 | (LL_UCPD_RST2<<5u)  | (LL_UCPD_RST2<<10u)  | (LL_UCPD_SYNC3<<15u)) /*!< SOP' Debug Ordered set coding  */
+#define LL_UCPD_ORDERED_SET_SOP2_DEBUG  (LL_UCPD_SYNC1 | (LL_UCPD_RST2<<5u)  | (LL_UCPD_SYNC3<<10u) | (LL_UCPD_SYNC2<<15u)) /*!< SOP'' Debug Ordered set coding */
+/**
+  * @}
+  */
+
+/** @defgroup UCPD_LL_EC_MODE Role Mode
+  * @{
+  */
+#define LL_UCPD_ROLE_SNK             UCPD_CR_ANAMODE              /*!< Mode SNK Rd                                    */
+#define LL_UCPD_ROLE_SRC             0x0U                         /*!< Mode SRC Rp                                    */
+/**
+  * @}
+  */
+
+/** @defgroup UCPD_LL_EC_RESISTOR Resistor value
+  * @{
+  */
+#define LL_UCPD_RESISTOR_DEFAULT    UCPD_CR_ANASUBMODE_0          /*!< Rp default                                     */
+#define LL_UCPD_RESISTOR_1_5A       UCPD_CR_ANASUBMODE_1          /*!< Rp 1.5 A                                       */
+#define LL_UCPD_RESISTOR_3_0A       UCPD_CR_ANASUBMODE            /*!< Rp 3.0 A                                       */
+#define LL_UCPD_RESISTOR_NONE       0x0U                          /*!< No resistor                                    */
+/**
+  * @}
+  */
+
+/** @defgroup UCPD_LL_EC_CFG1_ORDERSET ordered set configuration
+  * @{
+  */
+#define LL_UCPD_ORDERSET_SOP         UCPD_CFG1_RXORDSETEN_0       /*!< SOP Ordered set detection enabled              */
+#define LL_UCPD_ORDERSET_SOP1        UCPD_CFG1_RXORDSETEN_1       /*!< SOP' Ordered set detection enabled             */
+#define LL_UCPD_ORDERSET_SOP2        UCPD_CFG1_RXORDSETEN_2       /*!< SOP'' Ordered set detection enabled            */
+#define LL_UCPD_ORDERSET_HARDRST     UCPD_CFG1_RXORDSETEN_3       /*!< Hard Reset Ordered set detection enabled       */
+#define LL_UCPD_ORDERSET_CABLERST    UCPD_CFG1_RXORDSETEN_4       /*!< Cable Reset Ordered set detection enabled      */
+#define LL_UCPD_ORDERSET_SOP1_DEBUG  UCPD_CFG1_RXORDSETEN_5       /*!< SOP' Debug Ordered set detection enabled       */
+#define LL_UCPD_ORDERSET_SOP2_DEBUG  UCPD_CFG1_RXORDSETEN_6       /*!< SOP'' Debug Ordered set detection enabled      */
+#define LL_UCPD_ORDERSET_SOP_EXT1    UCPD_CFG1_RXORDSETEN_7       /*!< SOP extension#1 Ordered set detection enabled  */
+#define LL_UCPD_ORDERSET_SOP_EXT2    UCPD_CFG1_RXORDSETEN_8       /*!< SOP extension#2 Ordered set detection enabled  */
+/**
+  * @}
+  */
+
+/** @defgroup UCPD_LL_EC_CCxEVT  CCx event
+  * @{
+  */
+#define LL_UCPD_SNK_CC1_VOPEN      0x00u                                                      /*!< CC1 Sink Open state              */
+#define LL_UCPD_SNK_CC1_VRP        UCPD_SR_TYPEC_VSTATE_CC1_0                                 /*!< CC1 Sink vRP default state       */
+#define LL_UCPD_SNK_CC1_VRP15A     UCPD_SR_TYPEC_VSTATE_CC1_1                                 /*!< CC1 Sink vRP 1.5A state          */
+#define LL_UCPD_SNK_CC1_VRP30A     (UCPD_SR_TYPEC_VSTATE_CC1_0 | UCPD_SR_TYPEC_VSTATE_CC1_1)  /*!< CC1 Sink vRP 3.0A state          */
+
+#define LL_UCPD_SNK_CC2_VOPEN      0x00u                                                      /*!< CC2 Sink Open state              */
+#define LL_UCPD_SNK_CC2_VRP        UCPD_SR_TYPEC_VSTATE_CC2_0                                 /*!< CC2 Sink vRP default state       */
+#define LL_UCPD_SNK_CC2_VRP15A     UCPD_SR_TYPEC_VSTATE_CC2_1                                 /*!< CC2 Sink vRP 1.5A state          */
+#define LL_UCPD_SNK_CC2_VRP30A     (UCPD_SR_TYPEC_VSTATE_CC2_0 | UCPD_SR_TYPEC_VSTATE_CC2_1)  /*!< CC2 Sink vRP 3.0A state          */
+
+#define LL_UCPD_SRC_CC1_VRA        0x0U                                                      /*!< CC1 Source vRA state              */
+#define LL_UCPD_SRC_CC1_VRD        UCPD_SR_TYPEC_VSTATE_CC1_0                                /*!< CC1 Source vRD state              */
+#define LL_UCPD_SRC_CC1_OPEN       UCPD_SR_TYPEC_VSTATE_CC1_1                                /*!< CC1 Source Open state             */
+
+#define LL_UCPD_SRC_CC2_VRA        0x0U                                                      /*!< CC2 Source vRA state              */
+#define LL_UCPD_SRC_CC2_VRD        UCPD_SR_TYPEC_VSTATE_CC2_0                                /*!< CC2 Source vRD state              */
+#define LL_UCPD_SRC_CC2_OPEN       UCPD_SR_TYPEC_VSTATE_CC2_1                                /*!< CC2 Source Open state             */
+/**
+  * @}
+  */
+
+/** @defgroup UCPD_LL_EC_PSC prescaler for UCPDCLK
+  * @{
+  */
+#define LL_UCPD_PSC_DIV1            0x0u                                                     /*!< Bypass pre-scaling / divide by 1  */
+#define LL_UCPD_PSC_DIV2            UCPD_CFG1_PSC_UCPDCLK_0                                  /*!< Pre-scale clock by dividing by 2  */
+#define LL_UCPD_PSC_DIV4            UCPD_CFG1_PSC_UCPDCLK_1                                  /*!< Pre-scale clock by dividing by 4  */
+#define LL_UCPD_PSC_DIV8            (UCPD_CFG1_PSC_UCPDCLK_1 | UCPD_CFG1_PSC_UCPDCLK_0)      /*!< Pre-scale clock by dividing by 8  */
+#define LL_UCPD_PSC_DIV16           UCPD_CFG1_PSC_UCPDCLK_2                                  /*!< Pre-scale clock by dividing by 16 */
+/**
+  * @}
+  */
+
+/** @defgroup UCPD_LL_EC_CCENABLE CC pin enable
+  * @{
+  */
+#define LL_UCPD_CCENABLE_NONE       0x0U                                                     /*!< Neither PHY is activated (e.g. disabled state of source)          */
+#define LL_UCPD_CCENABLE_CC1        UCPD_CR_CCENABLE_0                                       /*!< Controls apply to only CC1                                        */
+#define LL_UCPD_CCENABLE_CC2        UCPD_CR_CCENABLE_1                                       /*!< Controls apply to only CC1                                        */
+#define LL_UCPD_CCENABLE_CC1CC2     (UCPD_CR_CCENABLE_0 | UCPD_CR_CCENABLE_1)                /*!< Controls apply to both CC1 and CC2 (normal usage for sink/source) */
+/**
+  * @}
+  */
+
+/** @defgroup UCPD_LL_EC_CCPIN CC pin selection
+  * @{
+  */
+#define LL_UCPD_CCPIN_CC1           0x0U                    /*!< Use CC1 IO for power delivery communication              */
+#define LL_UCPD_CCPIN_CC2           UCPD_CR_PHYCCSEL        /*!< Use CC2 IO for power delivery communication              */
+/**
+  * @}
+  */
+
+/** @defgroup UCPD_LL_EC_RXMODE Receiver mode
+  * @{
+  */
+#define LL_UCPD_RXMODE_NORMAL           0x0U                /*!< Normal receive mode                                      */
+#define LL_UCPD_RXMODE_BIST_TEST_DATA   UCPD_CR_RXMODE      /*!< BIST receive mode (BIST Test Data Mode)                  */
+/**
+  * @}
+  */
+
+/** @defgroup UCPD_LL_EC_TXMODE Type of Tx packet
+  * @{
+  */
+#define LL_UCPD_TXMODE_NORMAL           0x0U                /*!< Initiate the transfer of a Tx message                    */
+#define LL_UCPD_TXMODE_CABLE_RESET      UCPD_CR_TXMODE_0    /*!< Trigger a the transfer of a Cable Reset sequence         */
+#define LL_UCPD_TXMODE_BIST_CARRIER2    UCPD_CR_TXMODE_1    /*!< Trigger a BIST test sequence send (BIST Carrier Mode 2)  */
+/**
+  * @}
+  */
+
+/** @defgroup UCPD_LL_EC_RXORDSET Rx ordered set code detected
+  * @{
+  */
+#define LL_UCPD_RXORDSET_SOP             0x0U                                                                                 /*!< SOP code detected in receiver              */
+#define LL_UCPD_RXORDSET_SOP1            UCPD_RX_ORDSET_RXORDSET_0                                                            /*!< SOP' code detected in receiver             */
+#define LL_UCPD_RXORDSET_SOP2            UCPD_RX_ORDSET_RXORDSET_1                                                            /*!< SOP'' code detected in receiver            */
+#define LL_UCPD_RXORDSET_SOP1_DEBUG      (UCPD_RX_ORDSET_RXORDSET_0 | UCPD_RX_ORDSET_RXORDSET_1)                              /*!< SOP' Debug code detected in receiver       */
+#define LL_UCPD_RXORDSET_SOP2_DEBUG      UCPD_RX_ORDSET_RXORDSET_2                                                            /*!< SOP'' Debug code detected in receiver      */
+#define LL_UCPD_RXORDSET_CABLE_RESET     (UCPD_RX_ORDSET_RXORDSET_2 | UCPD_RX_ORDSET_RXORDSET_0)                              /*!< Cable Reset code detected in receiver      */
+#define LL_UCPD_RXORDSET_SOPEXT1         (UCPD_RX_ORDSET_RXORDSET_2 | UCPD_RX_ORDSET_RXORDSET_1)                              /*!< SOP extension#1 code detected in receiver  */
+#define LL_UCPD_RXORDSET_SOPEXT2         (UCPD_RX_ORDSET_RXORDSET_2 | UCPD_RX_ORDSET_RXORDSET_1 | UCPD_RX_ORDSET_RXORDSET_0)  /*!< SOP extension#2 code detected in receiver  */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup UCPD_LL_Exported_Macros UCPD Exported Macros
+  * @{
+  */
+
+/** @defgroup UCPD_LL_EM_WRITE_READ Common Write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in UCPD register
+  * @param  __INSTANCE__ UCPD Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_UCPD_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in UCPD register
+  * @param  __INSTANCE__ UCPD Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_UCPD_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup UCPD_LL_Exported_Functions UCPD Exported Functions
+  * @{
+  */
+
+/** @defgroup UCPD_LL_EF_Configuration Configuration
+  * @{
+  */
+
+/** @defgroup UCPD_LL_EF_CFG1 CFG1 register
+  * @{
+  */
+/**
+  * @brief  Enable UCPD peripheral
+  * @rmtoll CFG1          UCPDEN           LL_UCPD_Enable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_Enable(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
+}
+
+/**
+  * @brief  Disable UCPD peripheral
+  * @note   When disabling the UCPD, follow the procedure described in the Reference Manual.
+  * @rmtoll CFG1          UCPDEN           LL_UCPD_Disable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_Disable(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
+}
+
+/**
+  * @brief  Check if UCPD peripheral is enabled
+  * @rmtoll CFG1          UCPDEN           LL_UCPD_IsEnabled
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsEnabled(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN) == (UCPD_CFG1_UCPDEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set the receiver ordered set detection enable
+  * @rmtoll CFG1          RXORDSETEN          LL_UCPD_SetRxOrderSet
+  * @param  UCPDx UCPD Instance
+  * @param  OrderSet This parameter can be combination of the following values:
+  *         @arg @ref LL_UCPD_ORDERSET_SOP
+  *         @arg @ref LL_UCPD_ORDERSET_SOP1
+  *         @arg @ref LL_UCPD_ORDERSET_SOP2
+  *         @arg @ref LL_UCPD_ORDERSET_HARDRST
+  *         @arg @ref LL_UCPD_ORDERSET_CABLERST
+  *         @arg @ref LL_UCPD_ORDERSET_SOP1_DEBUG
+  *         @arg @ref LL_UCPD_ORDERSET_SOP2_DEBUG
+  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT1
+  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT2
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_SetRxOrderSet(UCPD_TypeDef *UCPDx, uint32_t OrderSet)
+{
+  MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_RXORDSETEN, OrderSet);
+}
+
+/**
+  * @brief  Set the prescaler for ucpd clock
+  * @rmtoll CFG1          UCPDCLK          LL_UCPD_SetPSCClk
+  * @param  UCPDx UCPD Instance
+  * @param  Psc This parameter can be one of the following values:
+  *         @arg @ref LL_UCPD_PSC_DIV1
+  *         @arg @ref LL_UCPD_PSC_DIV2
+  *         @arg @ref LL_UCPD_PSC_DIV4
+  *         @arg @ref LL_UCPD_PSC_DIV8
+  *         @arg @ref LL_UCPD_PSC_DIV16
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_SetPSCClk(UCPD_TypeDef *UCPDx, uint32_t Psc)
+{
+  MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_PSC_UCPDCLK, Psc);
+}
+
+/**
+  * @brief  Set the number of cycles (minus 1) of the half bit clock
+  * @rmtoll CFG1          TRANSWIN          LL_UCPD_SetTransWin
+  * @param  UCPDx UCPD Instance
+  * @param  TransWin a value between Min_Data=0x1 and Max_Data=0x1F
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_SetTransWin(UCPD_TypeDef *UCPDx, uint32_t TransWin)
+{
+  MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_TRANSWIN, TransWin << UCPD_CFG1_TRANSWIN_Pos);
+}
+
+/**
+  * @brief  Set the clock divider value to generate an interframe gap
+  * @rmtoll CFG1          IFRGAP          LL_UCPD_SetIfrGap
+  * @param  UCPDx UCPD Instance
+  * @param  IfrGap a value between Min_Data=0x1 and Max_Data=0x1F
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_SetIfrGap(UCPD_TypeDef *UCPDx, uint32_t IfrGap)
+{
+  MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_IFRGAP, IfrGap << UCPD_CFG1_IFRGAP_Pos);
+}
+
+/**
+  * @brief  Set the clock divider value to generate an interframe gap
+  * @rmtoll CFG1          HBITCLKDIV          LL_UCPD_SetHbitClockDiv
+  * @param  UCPDx UCPD Instance
+  * @param  HbitClock a value between Min_Data=0x0 and Max_Data=0x3F
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_SetHbitClockDiv(UCPD_TypeDef *UCPDx, uint32_t HbitClock)
+{
+  MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_HBITCLKDIV, HbitClock << UCPD_CFG1_HBITCLKDIV_Pos);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup UCPD_LL_EF_CFG2 CFG2 register
+  * @{
+  */
+
+/**
+  * @brief  Enable the wakeup mode
+  * @rmtoll CFG2          WUPEN          LL_UCPD_WakeUpEnable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_WakeUpEnable(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->CFG2, UCPD_CFG2_WUPEN);
+}
+
+/**
+  * @brief  Disable the wakeup mode
+  * @rmtoll CFG2          WUPEN          LL_UCPD_WakeUpDisable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_WakeUpDisable(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->CFG2, UCPD_CFG2_WUPEN);
+}
+
+/**
+  * @brief  Force clock enable
+  * @rmtoll CFG2          FORCECLK          LL_UCPD_ForceClockEnable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_ForceClockEnable(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->CFG2, UCPD_CFG2_FORCECLK);
+}
+
+/**
+  * @brief  Force clock disable
+  * @rmtoll CFG2          FORCECLK          LL_UCPD_ForceClockDisable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_ForceClockDisable(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->CFG2, UCPD_CFG2_FORCECLK);
+}
+
+/**
+  * @brief  RxFilter enable
+  * @rmtoll CFG2          RXFILTDIS          LL_UCPD_RxFilterEnable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_RxFilterEnable(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->CFG2, UCPD_CFG2_RXFILTDIS);
+}
+
+/**
+  * @brief  RxFilter disable
+  * @rmtoll CFG2          RXFILTDIS          LL_UCPD_RxFilterDisable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_RxFilterDisable(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->CFG2, UCPD_CFG2_RXFILTDIS);
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @defgroup UCPD_LL_EF_CR CR register
+  * @{
+  */
+/**
+  * @brief  Type C detector for CC2 enable
+  * @rmtoll CR          CC2TCDIS          LL_UCPD_TypeCDetectionCC2Enable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_TypeCDetectionCC2Enable(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
+}
+
+/**
+  * @brief  Type C detector for CC2 disable
+  * @rmtoll CR          CC2TCDIS          LL_UCPD_TypeCDetectionCC2Disable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_TypeCDetectionCC2Disable(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
+}
+
+/**
+  * @brief  Type C detector for CC1 enable
+  * @rmtoll CR          CC1TCDIS          LL_UCPD_TypeCDetectionCC1Enable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_TypeCDetectionCC1Enable(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
+}
+
+/**
+  * @brief  Type C detector for CC1 disable
+  * @rmtoll CR          CC1TCDIS          LL_UCPD_TypeCDetectionCC1Disable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_TypeCDetectionCC1Disable(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
+}
+
+/**
+  * @brief  Source Vconn discharge enable
+  * @rmtoll CR          RDCH          LL_UCPD_VconnDischargeEnable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_VconnDischargeEnable(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->CR, UCPD_CR_RDCH);
+}
+
+/**
+  * @brief  Source Vconn discharge disable
+  * @rmtoll CR          RDCH          LL_UCPD_VconnDischargeDisable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_VconnDischargeDisable(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->CR, UCPD_CR_RDCH);
+}
+
+/**
+  * @brief  Signal Fast Role Swap request
+  * @rmtoll CR          FRSTX          LL_UCPD_VconnDischargeDisable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_SignalFRSTX(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->CR, UCPD_CR_FRSTX);
+}
+
+/**
+  * @brief  Fast Role swap RX detection enable
+  * @rmtoll CR          FRSRXEN          LL_UCPD_FRSDetectionEnable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_FRSDetectionEnable(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
+}
+
+/**
+  * @brief  Fast Role swap RX detection disable
+  * @rmtoll CR          FRSRXEN          LL_UCPD_FRSDetectionDisable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_FRSDetectionDisable(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
+}
+
+/**
+  * @brief  Set cc enable
+  * @rmtoll CR          CC1VCONNEN          LL_UCPD_SetccEnable
+  * @param  UCPDx UCPD Instance
+  * @param  CCEnable This parameter can be one of the following values:
+  *         @arg @ref LL_UCPD_CCENABLE_NONE
+  *         @arg @ref LL_UCPD_CCENABLE_CC1
+  *         @arg @ref LL_UCPD_CCENABLE_CC2
+  *         @arg @ref LL_UCPD_CCENABLE_CC1CC2
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_SetccEnable(UCPD_TypeDef *UCPDx, uint32_t CCEnable)
+{
+  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
+}
+
+/**
+  * @brief  Set UCPD SNK role
+  * @rmtoll CR        ANAMODE          LL_UCPD_SetSNKRole
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_SetSNKRole(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
+}
+
+/**
+  * @brief  Set UCPD SRC role
+  * @rmtoll CR        ANAMODE          LL_UCPD_SetSRCRole
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_SetSRCRole(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
+}
+
+/**
+  * @brief  Get UCPD Role
+  * @rmtoll CR          ANAMODE          LL_UCPD_GetRole
+  * @param  UCPDx UCPD Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_UCPD_ROLE_SNK
+  *         @arg @ref LL_UCPD_ROLE_SRC
+  */
+__STATIC_INLINE uint32_t LL_UCPD_GetRole(UCPD_TypeDef const * const UCPDx)
+{
+  return (uint32_t)(READ_BIT(UCPDx->CR, UCPD_CR_ANAMODE));
+}
+
+/**
+  * @brief  Set Rp resistor
+  * @rmtoll CR        ANASUBMODE          LL_UCPD_SetRpResistor
+  * @param  UCPDx UCPD Instance
+  * @param  Resistor This parameter can be one of the following values:
+  *         @arg @ref LL_UCPD_RESISTOR_DEFAULT
+  *         @arg @ref LL_UCPD_RESISTOR_1_5A
+  *         @arg @ref LL_UCPD_RESISTOR_3_0A
+  *         @arg @ref LL_UCPD_RESISTOR_NONE
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_SetRpResistor(UCPD_TypeDef *UCPDx, uint32_t Resistor)
+{
+  MODIFY_REG(UCPDx->CR, UCPD_CR_ANASUBMODE,  Resistor);
+}
+
+/**
+  * @brief  Set CC pin
+  * @rmtoll CR        PHYCCSEL          LL_UCPD_SetCCPin
+  * @param  UCPDx UCPD Instance
+  * @param  CCPin This parameter can be one of the following values:
+  *         @arg @ref LL_UCPD_CCPIN_CC1
+  *         @arg @ref LL_UCPD_CCPIN_CC2
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_SetCCPin(UCPD_TypeDef *UCPDx, uint32_t CCPin)
+{
+  MODIFY_REG(UCPDx->CR, UCPD_CR_PHYCCSEL,  CCPin);
+}
+
+/**
+  * @brief  Rx enable
+  * @rmtoll CR        PHYRXEN          LL_UCPD_RxEnable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_RxEnable(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
+}
+
+/**
+  * @brief  Rx disable
+  * @rmtoll CR        PHYRXEN          LL_UCPD_RxDisable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_RxDisable(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
+}
+
+/**
+  * @brief  Set Rx mode
+  * @rmtoll CR        RXMODE          LL_UCPD_SetRxMode
+  * @param  UCPDx UCPD Instance
+  * @param  RxMode This parameter can be one of the following values:
+  *         @arg @ref LL_UCPD_RXMODE_NORMAL
+  *         @arg @ref LL_UCPD_RXMODE_BIST_TEST_DATA
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_SetRxMode(UCPD_TypeDef *UCPDx, uint32_t RxMode)
+{
+  MODIFY_REG(UCPDx->CR, UCPD_CR_RXMODE, RxMode);
+}
+
+/**
+  * @brief  Send Hard Reset
+  * @rmtoll CR        TXHRST          LL_UCPD_SendHardReset
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_SendHardReset(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->CR, UCPD_CR_TXHRST);
+}
+
+/**
+  * @brief  Send message
+  * @rmtoll CR        TXSEND          LL_UCPD_SendMessage
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_SendMessage(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->CR, UCPD_CR_TXSEND);
+}
+
+/**
+  * @brief  Set Tx mode
+  * @rmtoll CR        TXMODE          LL_UCPD_SetTxMode
+  * @param  UCPDx UCPD Instance
+  * @param  TxMode This parameter can be one of the following values:
+  *         @arg @ref LL_UCPD_TXMODE_NORMAL
+  *         @arg @ref LL_UCPD_TXMODE_CABLE_RESET
+  *         @arg @ref LL_UCPD_TXMODE_BIST_CARRIER2
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_SetTxMode(UCPD_TypeDef *UCPDx, uint32_t TxMode)
+{
+  MODIFY_REG(UCPDx->CR, UCPD_CR_TXMODE, TxMode);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup UCPD_LL_EF_IT_Management Interrupt Management
+  * @{
+  */
+
+/**
+  * @brief  Enable FRS interrupt
+  * @rmtoll IMR          FRSEVTIE         LL_UCPD_EnableIT_FRS
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_EnableIT_FRS(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->IMR, UCPD_IMR_FRSEVTIE);
+}
+
+/**
+  * @brief  Enable type c event on CC2
+  * @rmtoll IMR          TYPECEVT2IE        LL_UCPD_EnableIT_TypeCEventCC2
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC2(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT2IE);
+}
+
+/**
+  * @brief  Enable type c event on CC1
+  * @rmtoll IMR          TYPECEVT1IE        LL_UCPD_EnableIT_TypeCEventCC1
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC1(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT1IE);
+}
+
+/**
+  * @brief  Enable Rx message end interrupt
+  * @rmtoll IMR          RXMSGENDIE         LL_UCPD_EnableIT_RxMsgEnd
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_EnableIT_RxMsgEnd(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->IMR, UCPD_IMR_RXMSGENDIE);
+}
+
+/**
+  * @brief  Enable Rx overrun interrupt
+  * @rmtoll IMR          RXOVRIE         LL_UCPD_EnableIT_RxOvr
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_EnableIT_RxOvr(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->IMR, UCPD_IMR_RXOVRIE);
+}
+
+/**
+  * @brief  Enable Rx hard resrt interrupt
+  * @rmtoll IMR          RXHRSTDETIE         LL_UCPD_EnableIT_RxHRST
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_EnableIT_RxHRST(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->IMR, UCPD_IMR_RXHRSTDETIE);
+}
+
+/**
+  * @brief  Enable Rx orderset interrupt
+  * @rmtoll IMR          RXORDDETIE         LL_UCPD_EnableIT_RxOrderSet
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_EnableIT_RxOrderSet(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->IMR, UCPD_IMR_RXORDDETIE);
+}
+
+/**
+  * @brief  Enable Rx non empty interrupt
+  * @rmtoll IMR          RXNEIE         LL_UCPD_EnableIT_RxNE
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_EnableIT_RxNE(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->IMR, UCPD_IMR_RXNEIE);
+}
+
+/**
+  * @brief  Enable TX underrun interrupt
+  * @rmtoll IMR          TXUNDIE         LL_UCPD_EnableIT_TxUND
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_EnableIT_TxUND(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->IMR, UCPD_IMR_TXUNDIE);
+}
+
+/**
+  * @brief  Enable hard reset sent interrupt
+  * @rmtoll IMR          HRSTSENTIE         LL_UCPD_EnableIT_TxHRSTSENT
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_EnableIT_TxHRSTSENT(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->IMR, UCPD_IMR_HRSTSENTIE);
+}
+
+/**
+  * @brief  Enable hard reset discard interrupt
+  * @rmtoll IMR          HRSTDISCIE         LL_UCPD_EnableIT_TxHRSTDISC
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_EnableIT_TxHRSTDISC(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->IMR, UCPD_IMR_HRSTDISCIE);
+}
+
+/**
+  * @brief  Enable Tx message abort interrupt
+  * @rmtoll IMR          TXMSGABTIE         LL_UCPD_EnableIT_TxMSGABT
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_EnableIT_TxMSGABT(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->IMR, UCPD_IMR_TXMSGABTIE);
+}
+
+/**
+  * @brief  Enable Tx message sent interrupt
+  * @rmtoll IMR          TXMSGSENTIE         LL_UCPD_EnableIT_TxMSGSENT
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_EnableIT_TxMSGSENT(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->IMR, UCPD_IMR_TXMSGSENTIE);
+}
+
+/**
+  * @brief  Enable Tx message discarded interrupt
+  * @rmtoll IMR          TXMSGDISCIE         LL_UCPD_EnableIT_TxMSGDISC
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_EnableIT_TxMSGDISC(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->IMR, UCPD_IMR_TXMSGDISCIE);
+}
+
+/**
+  * @brief  Enable Tx data receive interrupt
+  * @rmtoll IMR          TXISIE         LL_UCPD_EnableIT_TxIS
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_EnableIT_TxIS(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->IMR, UCPD_IMR_TXISIE);
+}
+
+/**
+  * @brief  Disable FRS interrupt
+  * @rmtoll IMR          FRSEVTIE         LL_UCPD_DisableIT_FRS
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_DisableIT_FRS(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->IMR, UCPD_IMR_FRSEVTIE);
+}
+
+/**
+  * @brief  Disable type c event on CC2
+  * @rmtoll IMR          TYPECEVT2IE        LL_UCPD_DisableIT_TypeCEventCC2
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_DisableIT_TypeCEventCC2(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT2IE);
+}
+
+/**
+  * @brief  Disable type c event on CC1
+  * @rmtoll IMR          TYPECEVT1IE        LL_UCPD_DisableIT_TypeCEventCC1
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_DisableIT_TypeCEventCC1(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT1IE);
+}
+
+/**
+  * @brief  Disable Rx message end interrupt
+  * @rmtoll IMR          RXMSGENDIE         LL_UCPD_DisableIT_RxMsgEnd
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_DisableIT_RxMsgEnd(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->IMR, UCPD_IMR_RXMSGENDIE);
+}
+
+/**
+  * @brief  Disable Rx overrun interrupt
+  * @rmtoll IMR          RXOVRIE         LL_UCPD_DisableIT_RxOvr
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_DisableIT_RxOvr(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->IMR, UCPD_IMR_RXOVRIE);
+}
+
+/**
+  * @brief  Disable Rx hard resrt interrupt
+  * @rmtoll IMR          RXHRSTDETIE         LL_UCPD_DisableIT_RxHRST
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_DisableIT_RxHRST(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->IMR, UCPD_IMR_RXHRSTDETIE);
+}
+
+/**
+  * @brief  Disable Rx orderset interrupt
+  * @rmtoll IMR          RXORDDETIE         LL_UCPD_DisableIT_RxOrderSet
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_DisableIT_RxOrderSet(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->IMR, UCPD_IMR_RXORDDETIE);
+}
+
+/**
+  * @brief  Disable Rx non empty interrupt
+  * @rmtoll IMR          RXNEIE         LL_UCPD_DisableIT_RxNE
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_DisableIT_RxNE(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->IMR, UCPD_IMR_RXNEIE);
+}
+
+/**
+  * @brief  Disable TX underrun interrupt
+  * @rmtoll IMR          TXUNDIE         LL_UCPD_DisableIT_TxUND
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_DisableIT_TxUND(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->IMR, UCPD_IMR_TXUNDIE);
+}
+
+/**
+  * @brief  Disable hard reset sent interrupt
+  * @rmtoll IMR          HRSTSENTIE         LL_UCPD_DisableIT_TxHRSTSENT
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_DisableIT_TxHRSTSENT(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->IMR, UCPD_IMR_HRSTSENTIE);
+}
+
+/**
+  * @brief  Disable hard reset discard interrupt
+  * @rmtoll IMR          HRSTDISCIE         LL_UCPD_DisableIT_TxHRSTDISC
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_DisableIT_TxHRSTDISC(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->IMR, UCPD_IMR_HRSTDISCIE);
+}
+
+/**
+  * @brief  Disable Tx message abort interrupt
+  * @rmtoll IMR          TXMSGABTIE         LL_UCPD_DisableIT_TxMSGABT
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_DisableIT_TxMSGABT(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->IMR, UCPD_IMR_TXMSGABTIE);
+}
+
+/**
+  * @brief  Disable Tx message sent interrupt
+  * @rmtoll IMR          TXMSGSENTIE         LL_UCPD_DisableIT_TxMSGSENT
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_DisableIT_TxMSGSENT(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->IMR, UCPD_IMR_TXMSGSENTIE);
+}
+
+/**
+  * @brief  Disable Tx message discarded interrupt
+  * @rmtoll IMR          TXMSGDISCIE         LL_UCPD_DisableIT_TxMSGDISC
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_DisableIT_TxMSGDISC(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->IMR, UCPD_IMR_TXMSGDISCIE);
+}
+
+/**
+  * @brief  Disable Tx data receive interrupt
+  * @rmtoll IMR          TXISIE         LL_UCPD_DisableIT_TxIS
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_DisableIT_TxIS(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->IMR, UCPD_IMR_TXISIE);
+}
+
+/**
+  * @brief  Check if FRS interrupt enabled
+  * @rmtoll IMR          FRSEVTIE         LL_UCPD_DisableIT_FRS
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_FRS(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->IMR, UCPD_IMR_FRSEVTIE) == UCPD_IMR_FRSEVTIE) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if type c event on CC2 enabled
+  * @rmtoll IMR          TYPECEVT2IE        LL_UCPD_DisableIT_TypeCEventCC2
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_TypeCEventCC2(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT2IE) == UCPD_IMR_TYPECEVT2IE) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if type c event on CC1 enabled
+  * @rmtoll IMR2          TYPECEVT1IE        LL_UCPD_IsEnableIT_TypeCEventCC1
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_TypeCEventCC1(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT1IE) == UCPD_IMR_TYPECEVT1IE) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Rx message end interrupt enabled
+  * @rmtoll IMR          RXMSGENDIE         LL_UCPD_IsEnableIT_RxMsgEnd
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_RxMsgEnd(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->IMR, UCPD_IMR_RXMSGENDIE) == UCPD_IMR_RXMSGENDIE) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Rx overrun interrupt enabled
+  * @rmtoll IMR          RXOVRIE         LL_UCPD_IsEnableIT_RxOvr
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_RxOvr(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->IMR, UCPD_IMR_RXOVRIE) == UCPD_IMR_RXOVRIE) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Rx hard resrt interrupt enabled
+  * @rmtoll IMR          RXHRSTDETIE         LL_UCPD_IsEnableIT_RxHRST
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_RxHRST(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->IMR, UCPD_IMR_RXHRSTDETIE) == UCPD_IMR_RXHRSTDETIE) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Rx orderset interrupt enabled
+  * @rmtoll IMR          RXORDDETIE         LL_UCPD_IsEnableIT_RxOrderSet
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_RxOrderSet(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->IMR, UCPD_IMR_RXORDDETIE) == UCPD_IMR_RXORDDETIE) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Rx non empty interrupt enabled
+  * @rmtoll IMR          RXNEIE         LL_UCPD_IsEnableIT_RxNE
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_RxNE(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->IMR, UCPD_IMR_RXNEIE) == UCPD_IMR_RXNEIE) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if TX underrun interrupt enabled
+  * @rmtoll IMR          TXUNDIE         LL_UCPD_IsEnableIT_TxUND
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_TxUND(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->IMR, UCPD_IMR_TXUNDIE) == UCPD_IMR_TXUNDIE) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if hard reset sent interrupt enabled
+  * @rmtoll IMR          HRSTSENTIE         LL_UCPD_IsEnableIT_TxHRSTSENT
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_TxHRSTSENT(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->IMR, UCPD_IMR_HRSTSENTIE) == UCPD_IMR_HRSTSENTIE) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if hard reset discard interrupt enabled
+  * @rmtoll IMR          HRSTDISCIE         LL_UCPD_IsEnableIT_TxHRSTDISC
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_TxHRSTDISC(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->IMR, UCPD_IMR_HRSTDISCIE) == UCPD_IMR_HRSTDISCIE) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Tx message abort interrupt enabled
+  * @rmtoll IMR          TXMSGABTIE         LL_UCPD_IsEnableIT_TxMSGABT
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_TxMSGABT(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->IMR, UCPD_IMR_TXMSGABTIE) == UCPD_IMR_TXMSGABTIE) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Tx message sent interrupt enabled
+  * @rmtoll IMR          TXMSGSENTIE         LL_UCPD_IsEnableIT_TxMSGSENT
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_TxMSGSENT(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->IMR, UCPD_IMR_TXMSGSENTIE) == UCPD_IMR_TXMSGSENTIE) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Tx message discarded interrupt enabled
+  * @rmtoll IMR          TXMSGDISCIE         LL_UCPD_IsEnableIT_TxMSGDISC
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_TxMSGDISC(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->IMR, UCPD_IMR_TXMSGDISCIE) == UCPD_IMR_TXMSGDISCIE) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Tx data receive interrupt enabled
+  * @rmtoll IMR          TXISIE         LL_UCPD_IsEnableIT_TxIS
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_TxIS(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->IMR, UCPD_IMR_TXISIE) == UCPD_IMR_TXISIE) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup UCPD_LL_EF_IT_Clear Interrupt Clear
+  * @{
+  */
+/**
+  * @brief  Clear FRS interrupt
+  * @rmtoll ICR          FRSEVTIE         LL_UCPD_ClearFlag_FRS
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_ClearFlag_FRS(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->ICR, UCPD_ICR_FRSEVTCF);
+}
+
+/**
+  * @brief  Clear type c event on CC2
+  * @rmtoll IIMR          TYPECEVT2IE        LL_UCPD_ClearFlag_TypeCEventCC2
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC2(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT2CF);
+}
+
+/**
+  * @brief  Clear type c event on CC1
+  * @rmtoll IIMR          TYPECEVT1IE        LL_UCPD_ClearFlag_TypeCEventCC1
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC1(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT1CF);
+}
+
+/**
+  * @brief  Clear Rx message end interrupt
+  * @rmtoll ICR          RXMSGENDIE         LL_UCPD_ClearFlag_RxMsgEnd
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_ClearFlag_RxMsgEnd(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->ICR, UCPD_ICR_RXMSGENDCF);
+}
+
+/**
+  * @brief  Clear Rx overrun interrupt
+  * @rmtoll ICR          RXOVRIE         LL_UCPD_ClearFlag_RxOvr
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_ClearFlag_RxOvr(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->ICR, UCPD_ICR_RXOVRCF);
+}
+
+/**
+  * @brief  Clear Rx hard resrt interrupt
+  * @rmtoll ICR          RXHRSTDETIE         LL_UCPD_ClearFlag_RxHRST
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_ClearFlag_RxHRST(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->ICR, UCPD_ICR_RXHRSTDETCF);
+}
+
+/**
+  * @brief  Clear Rx orderset interrupt
+  * @rmtoll ICR          RXORDDETIE         LL_UCPD_ClearFlag_RxOrderSet
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_ClearFlag_RxOrderSet(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->ICR, UCPD_ICR_RXORDDETCF);
+}
+
+/**
+  * @brief  Clear TX underrun interrupt
+  * @rmtoll ICR          TXUNDIE         LL_UCPD_ClearFlag_TxUND
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_ClearFlag_TxUND(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->ICR, UCPD_ICR_TXUNDCF);
+}
+
+/**
+  * @brief  Clear hard reset sent interrupt
+  * @rmtoll ICR          HRSTSENTIE         LL_UCPD_ClearFlag_TxHRSTSENT
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTSENT(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTSENTCF);
+}
+
+/**
+  * @brief  Clear hard reset discard interrupt
+  * @rmtoll ICR          HRSTDISCIE         LL_UCPD_ClearFlag_TxHRSTDISC
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTDISC(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTDISCCF);
+}
+
+/**
+  * @brief  Clear Tx message abort interrupt
+  * @rmtoll ICR          TXMSGABTIE         LL_UCPD_ClearFlag_TxMSGABT
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGABT(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGABTCF);
+}
+
+/**
+  * @brief  Clear Tx message sent interrupt
+  * @rmtoll ICR          TXMSGSENTIE         LL_UCPD_ClearFlag_TxMSGSENT
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGSENT(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGSENTCF);
+}
+
+/**
+  * @brief  Clear Tx message discarded interrupt
+  * @rmtoll ICR          TXMSGDISCIE         LL_UCPD_ClearFlag_TxMSGDISC
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGDISC(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGDISCCF);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup UCPD_LL_EF_FLAG_Management FLAG Management
+  * @{
+  */
+
+/**
+  * @brief  Check if FRS interrupt
+  * @rmtoll SR          FRSEVT         LL_UCPD_IsActiveFlag_FRS
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_FRS(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->SR, UCPD_SR_FRSEVT) == UCPD_SR_FRSEVT) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if type c event on CC2
+  * @rmtoll SR          TYPECEVT2        LL_UCPD_IsActiveFlag_TypeCEventCC2
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_TypeCEventCC2(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->SR, UCPD_SR_TYPECEVT2) == UCPD_SR_TYPECEVT2) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if type c event on CC1
+  * @rmtoll SR          TYPECEVT1        LL_UCPD_IsActiveFlag_TypeCEventCC1
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_TypeCEventCC1(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->SR, UCPD_SR_TYPECEVT1) == UCPD_SR_TYPECEVT1) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Rx message end interrupt
+  * @rmtoll SR          RXMSGEND         LL_UCPD_IsActiveFlag_RxMsgEnd
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_RxMsgEnd(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->SR, UCPD_SR_RXMSGEND) == UCPD_SR_RXMSGEND) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Rx overrun interrupt
+  * @rmtoll SR          RXOVR         LL_UCPD_IsActiveFlag_RxOvr
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_RxOvr(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->SR, UCPD_SR_RXOVR) == UCPD_SR_RXOVR) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Rx hard resrt interrupt
+  * @rmtoll SR          RXHRSTDET         LL_UCPD_IsActiveFlag_RxHRST
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_RxHRST(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->SR, UCPD_SR_RXHRSTDET) == UCPD_SR_RXHRSTDET) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Rx orderset interrupt
+  * @rmtoll SR          RXORDDET         LL_UCPD_IsActiveFlag_RxOrderSet
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_RxOrderSet(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->SR, UCPD_SR_RXORDDET) == UCPD_SR_RXORDDET) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Rx non empty interrupt
+  * @rmtoll SR          RXNE         LL_UCPD_IsActiveFlag_RxNE
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_RxNE(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->SR, UCPD_SR_RXNE) == UCPD_SR_RXNE) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if TX underrun interrupt
+  * @rmtoll SR          TXUND         LL_UCPD_IsActiveFlag_TxUND
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_TxUND(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->SR, UCPD_SR_TXUND) == UCPD_SR_TXUND) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if hard reset sent interrupt
+  * @rmtoll SR          HRSTSENT         LL_UCPD_IsActiveFlag_TxHRSTSENT
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_TxHRSTSENT(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->SR, UCPD_SR_HRSTSENT) == UCPD_SR_HRSTSENT) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if hard reset discard interrupt
+  * @rmtoll SR          HRSTDISC         LL_UCPD_IsActiveFlag_TxHRSTDISC
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_TxHRSTDISC(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->SR, UCPD_SR_HRSTDISC) == UCPD_SR_HRSTDISC) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Tx message abort interrupt
+  * @rmtoll SR          TXMSGABT         LL_UCPD_IsActiveFlag_TxMSGABT
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_TxMSGABT(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->SR, UCPD_SR_TXMSGABT) == UCPD_SR_TXMSGABT) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Tx message sent interrupt
+  * @rmtoll SR          TXMSGSENT         LL_UCPD_IsActiveFlag_TxMSGSENT
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_TxMSGSENT(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->SR, UCPD_SR_TXMSGSENT) == UCPD_SR_TXMSGSENT) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Tx message discarded interrupt
+  * @rmtoll SR         TXMSGDISC         LL_UCPD_IsActiveFlag_TxMSGDISC
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_TxMSGDISC(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->SR, UCPD_SR_TXMSGDISC) == UCPD_SR_TXMSGDISC) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if Tx data receive interrupt
+  * @rmtoll SR          TXIS         LL_UCPD_IsActiveFlag_TxIS
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_TxIS(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->SR, UCPD_SR_TXIS) == UCPD_SR_TXIS) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  return the vstate value for CC2
+  * @rmtoll SR          TXIS         LL_UCPD_GetTypeCVstateCC2
+  * @param  UCPDx UCPD Instance
+  * @retval val
+  */
+__STATIC_INLINE uint32_t LL_UCPD_GetTypeCVstateCC2(UCPD_TypeDef const * const UCPDx)
+{
+  return UCPDx->SR & UCPD_SR_TYPEC_VSTATE_CC2;
+}
+
+/**
+  * @brief  return the vstate value for CC1
+  * @rmtoll SR          TXIS         LL_UCPD_GetTypeCVstateCC1
+  * @param  UCPDx UCPD Instance
+  * @retval val
+  */
+__STATIC_INLINE uint32_t LL_UCPD_GetTypeCVstateCC1(UCPD_TypeDef const * const UCPDx)
+{
+  return UCPDx->SR & UCPD_SR_TYPEC_VSTATE_CC1;
+}
+
+/**
+  * @}
+  */
+
+
+/** @defgroup UCPD_LL_EF_DMA_Management DMA Management
+  * @{
+  */
+
+/**
+  * @brief  Rx DMA Enable
+  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMAEnable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_RxDMAEnable(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
+}
+
+/**
+  * @brief  Rx DMA Disable
+  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMADisable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_RxDMADisable(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
+}
+
+/**
+  * @brief  Tx DMA Enable
+  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMAEnable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_TxDMAEnable(UCPD_TypeDef *UCPDx)
+{
+  SET_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
+}
+
+/**
+  * @brief  Tx DMA Disable
+  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMADisable
+  * @param  UCPDx UCPD Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_TxDMADisable(UCPD_TypeDef *UCPDx)
+{
+  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
+}
+
+/**
+  * @brief  Check if DMA Tx is enabled
+  * @rmtoll CR2          TXDMAEN       LL_UCPD_IsEnabledTxDMA
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsEnabledTxDMA(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN) == (UCPD_CFG1_TXDMAEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if DMA Rx is enabled
+  * @rmtoll CR2          RXDMAEN       LL_UCPD_IsEnabledRxDMA
+  * @param  UCPDx UCPD Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_UCPD_IsEnabledRxDMA(UCPD_TypeDef const * const UCPDx)
+{
+  return ((READ_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN) == (UCPD_CFG1_RXDMAEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup UCPD_LL_EF_DATA_Management DATA Management
+  * @{
+  */
+
+/**
+  * @brief  write the orderset for Tx message
+  * @rmtoll TX_ORDSET           TXORDSET            LL_UCPD_WriteTxOrderSet
+  * @param  UCPDx UCPD Instance
+  * @param  TxOrderSet one of the following value
+  *         @arg @ref LL_UCPD_ORDERED_SET_SOP
+  *         @arg @ref LL_UCPD_ORDERED_SET_SOP1
+  *         @arg @ref LL_UCPD_ORDERED_SET_SOP2
+  *         @arg @ref LL_UCPD_ORDERED_SET_HARD_RESET
+  *         @arg @ref LL_UCPD_ORDERED_SET_CABLE_RESET
+  *         @arg @ref LL_UCPD_ORDERED_SET_SOP1_DEBUG
+  *         @arg @ref LL_UCPD_ORDERED_SET_SOP2_DEBUG
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_WriteTxOrderSet(UCPD_TypeDef *UCPDx, uint32_t TxOrderSet)
+{
+  WRITE_REG(UCPDx->TX_ORDSET, TxOrderSet);
+}
+
+/**
+  * @brief  write the Tx paysize
+  * @rmtoll TX_PAYSZ          TXPAYSZ            LL_UCPD_WriteTxPaySize
+  * @param  UCPDx UCPD Instance
+  * @param  TxPaySize
+  * @retval None.
+  */
+__STATIC_INLINE void LL_UCPD_WriteTxPaySize(UCPD_TypeDef *UCPDx, uint32_t TxPaySize)
+{
+  WRITE_REG(UCPDx->TX_PAYSZ, TxPaySize);
+}
+
+/**
+  * @brief  Write data
+  * @rmtoll TXDR           DR            LL_UCPD_WriteData
+  * @param  UCPDx UCPD Instance
+  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
+  * @retval None.
+  */
+__STATIC_INLINE void LL_UCPD_WriteData(UCPD_TypeDef *UCPDx, uint8_t Data)
+{
+  WRITE_REG(UCPDx->TXDR, Data);
+}
+
+/**
+  * @brief  read RX the orderset
+  * @rmtoll RX_ORDSET           RXORDSET            LL_UCPD_ReadRxOrderSet
+  * @param  UCPDx UCPD Instance
+  * @retval RxOrderSet one of the following value
+  *         @arg @ref LL_UCPD_RXORDSET_SOP
+  *         @arg @ref LL_UCPD_RXORDSET_SOP1
+  *         @arg @ref LL_UCPD_RXORDSET_SOP2
+  *         @arg @ref LL_UCPD_RXORDSET_SOP1_DEBUG
+  *         @arg @ref LL_UCPD_RXORDSET_SOP2_DEBUG
+  *         @arg @ref LL_UCPD_RXORDSET_CABLE_RESET
+  *         @arg @ref LL_UCPD_RXORDSET_SOPEXT1
+  *         @arg @ref LL_UCPD_RXORDSET_SOPEXT2
+  */
+__STATIC_INLINE uint32_t LL_UCPD_ReadRxOrderSet(UCPD_TypeDef const * const UCPDx)
+{
+  return READ_BIT(UCPDx->RX_ORDSET, UCPD_RX_ORDSET_RXORDSET);
+}
+
+/**
+  * @brief  Read the Rx paysize
+  * @rmtoll TX_PAYSZ          TXPAYSZ            LL_UCPD_ReadRxPaySize
+  * @param  UCPDx UCPD Instance
+  * @retval RXPaysize.
+  */
+__STATIC_INLINE uint32_t LL_UCPD_ReadRxPaySize(UCPD_TypeDef const * const UCPDx)
+{
+  return READ_BIT(UCPDx->TX_PAYSZ, UCPD_RX_PAYSZ_RXPAYSZ);
+}
+
+/**
+  * @brief  Read data
+  * @rmtoll TXDR           RXDATA            LL_UCPD_ReadData
+  * @param  UCPDx UCPD Instance
+  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
+  */
+__STATIC_INLINE uint32_t LL_UCPD_ReadData(UCPD_TypeDef const * const UCPDx)
+{
+  return READ_REG(UCPDx->RXDR);
+}
+
+/**
+  * @brief  Set Rx OrderSet Ext1
+  * @rmtoll RX_ORDEXT1           RXSOPX1            LL_UCPD_SetRxOrdExt1
+  * @param  UCPDx UCPD Instance
+  * @param  SOPExt Value between Min_Data=0x00000 and Max_Data=0xFFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_SetRxOrdExt1(UCPD_TypeDef *UCPDx, uint32_t SOPExt)
+{
+  WRITE_REG(UCPDx->RX_ORDEXT1, SOPExt);
+}
+
+/**
+  * @brief  Set Rx OrderSet Ext2
+  * @rmtoll RX_ORDEXT2           RXSOPX2            LL_UCPD_SetRxOrdExt2
+  * @param  UCPDx UCPD Instance
+  * @param  SOPExt Value between Min_Data=0x00000 and Max_Data=0xFFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_UCPD_SetRxOrdExt2(UCPD_TypeDef *UCPDx, uint32_t SOPExt)
+{
+  WRITE_REG(UCPDx->RX_ORDEXT2, SOPExt);
+}
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup UCPD_LL_EF_Init Initialization and de-initialization functions
+  * @{
+  */
+
+ErrorStatus LL_UCPD_DeInit(UCPD_TypeDef *UCPDx);
+ErrorStatus LL_UCPD_Init(UCPD_TypeDef *UCPDx, LL_UCPD_InitTypeDef *UCPD_InitStruct);
+void        LL_UCPD_StructInit(LL_UCPD_InitTypeDef *UCPD_InitStruct);
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+#endif /* defined (UCPD1) || defined (UCPD2) */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_UCPD_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_usart.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_usart.h
new file mode 100644
index 0000000..241c25b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_usart.h
@@ -0,0 +1,4403 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_usart.h
+  * @author  MCD Application Team
+  * @brief   Header file of USART LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_USART_H
+#define STM32G0xx_LL_USART_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (USART1) || defined (USART2) || defined (USART3) || defined (USART4) || defined (USART5) || defined (USART6)
+
+/** @defgroup USART_LL USART
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/** @defgroup USART_LL_Private_Variables USART Private Variables
+  * @{
+  */
+/* Array used to get the USART prescaler division decimal values versus @ref USART_LL_EC_PRESCALER values */
+static const uint32_t USART_PRESCALER_TAB[] =
+{
+  1UL,
+  2UL,
+  4UL,
+  6UL,
+  8UL,
+  10UL,
+  12UL,
+  16UL,
+  32UL,
+  64UL,
+  128UL,
+  256UL
+};
+/**
+  * @}
+  */
+
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup USART_LL_Private_Macros USART Private Macros
+  * @{
+  */
+/**
+  * @}
+  */
+#endif /*USE_FULL_LL_DRIVER*/
+
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup USART_LL_ES_INIT USART Exported Init structures
+  * @{
+  */
+
+/**
+  * @brief LL USART Init Structure definition
+  */
+typedef struct
+{
+  uint32_t PrescalerValue;            /*!< Specifies the Prescaler to compute the communication baud rate.
+                                           This parameter can be a value of @ref USART_LL_EC_PRESCALER.
+
+                                           This feature can be modified afterwards using unitary
+                                           function @ref LL_USART_SetPrescaler().*/
+
+  uint32_t BaudRate;                  /*!< This field defines expected Usart communication baud rate.
+
+                                           This feature can be modified afterwards using unitary
+                                           function @ref LL_USART_SetBaudRate().*/
+
+  uint32_t DataWidth;                 /*!< Specifies the number of data bits transmitted or received in a frame.
+                                           This parameter can be a value of @ref USART_LL_EC_DATAWIDTH.
+
+                                           This feature can be modified afterwards using unitary
+                                           function @ref LL_USART_SetDataWidth().*/
+
+  uint32_t StopBits;                  /*!< Specifies the number of stop bits transmitted.
+                                           This parameter can be a value of @ref USART_LL_EC_STOPBITS.
+
+                                           This feature can be modified afterwards using unitary
+                                           function @ref LL_USART_SetStopBitsLength().*/
+
+  uint32_t Parity;                    /*!< Specifies the parity mode.
+                                           This parameter can be a value of @ref USART_LL_EC_PARITY.
+
+                                           This feature can be modified afterwards using unitary
+                                           function @ref LL_USART_SetParity().*/
+
+  uint32_t TransferDirection;         /*!< Specifies whether the Receive and/or Transmit mode is enabled or disabled.
+                                           This parameter can be a value of @ref USART_LL_EC_DIRECTION.
+
+                                           This feature can be modified afterwards using unitary
+                                           function @ref LL_USART_SetTransferDirection().*/
+
+  uint32_t HardwareFlowControl;       /*!< Specifies whether the hardware flow control mode is enabled or disabled.
+                                           This parameter can be a value of @ref USART_LL_EC_HWCONTROL.
+
+                                           This feature can be modified afterwards using unitary
+                                           function @ref LL_USART_SetHWFlowCtrl().*/
+
+  uint32_t OverSampling;              /*!< Specifies whether USART oversampling mode is 16 or 8.
+                                           This parameter can be a value of @ref USART_LL_EC_OVERSAMPLING.
+
+                                           This feature can be modified afterwards using unitary
+                                           function @ref LL_USART_SetOverSampling().*/
+
+} LL_USART_InitTypeDef;
+
+/**
+  * @brief LL USART Clock Init Structure definition
+  */
+typedef struct
+{
+  uint32_t ClockOutput;               /*!< Specifies whether the USART clock is enabled or disabled.
+                                           This parameter can be a value of @ref USART_LL_EC_CLOCK.
+
+                                           USART HW configuration can be modified afterwards using unitary functions
+                                           @ref LL_USART_EnableSCLKOutput() or @ref LL_USART_DisableSCLKOutput().
+                                           For more details, refer to description of this function. */
+
+  uint32_t ClockPolarity;             /*!< Specifies the steady state of the serial clock.
+                                           This parameter can be a value of @ref USART_LL_EC_POLARITY.
+
+                                           USART HW configuration can be modified afterwards using unitary
+                                           functions @ref LL_USART_SetClockPolarity().
+                                           For more details, refer to description of this function. */
+
+  uint32_t ClockPhase;                /*!< Specifies the clock transition on which the bit capture is made.
+                                           This parameter can be a value of @ref USART_LL_EC_PHASE.
+
+                                           USART HW configuration can be modified afterwards using unitary
+                                           functions @ref LL_USART_SetClockPhase().
+                                           For more details, refer to description of this function. */
+
+  uint32_t LastBitClockPulse;         /*!< Specifies whether the clock pulse corresponding to the last transmitted
+                                           data bit (MSB) has to be output on the SCLK pin in synchronous mode.
+                                           This parameter can be a value of @ref USART_LL_EC_LASTCLKPULSE.
+
+                                           USART HW configuration can be modified afterwards using unitary
+                                           functions @ref LL_USART_SetLastClkPulseOutput().
+                                           For more details, refer to description of this function. */
+
+} LL_USART_ClockInitTypeDef;
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup USART_LL_Exported_Constants USART Exported Constants
+  * @{
+  */
+
+/** @defgroup USART_LL_EC_CLEAR_FLAG Clear Flags Defines
+  * @brief    Flags defines which can be used with LL_USART_WriteReg function
+  * @{
+  */
+#define LL_USART_ICR_PECF                       USART_ICR_PECF                /*!< Parity error clear flag */
+#define LL_USART_ICR_FECF                       USART_ICR_FECF                /*!< Framing error clear flag */
+#define LL_USART_ICR_NECF                       USART_ICR_NECF                /*!< Noise error detected clear flag */
+#define LL_USART_ICR_ORECF                      USART_ICR_ORECF               /*!< Overrun error clear flag */
+#define LL_USART_ICR_IDLECF                     USART_ICR_IDLECF              /*!< Idle line detected clear flag */
+#define LL_USART_ICR_TXFECF                     USART_ICR_TXFECF              /*!< TX FIFO Empty clear flag */
+#define LL_USART_ICR_TCCF                       USART_ICR_TCCF                /*!< Transmission complete clear flag */
+#define LL_USART_ICR_TCBGTCF                    USART_ICR_TCBGTCF             /*!< Transmission completed before guard time clear flag */
+#define LL_USART_ICR_LBDCF                      USART_ICR_LBDCF               /*!< LIN break detection clear flag */
+#define LL_USART_ICR_CTSCF                      USART_ICR_CTSCF               /*!< CTS clear flag */
+#define LL_USART_ICR_RTOCF                      USART_ICR_RTOCF               /*!< Receiver timeout clear flag */
+#define LL_USART_ICR_EOBCF                      USART_ICR_EOBCF               /*!< End of block clear flag */
+#define LL_USART_ICR_UDRCF                      USART_ICR_UDRCF               /*!< SPI Slave Underrun clear flag */
+#define LL_USART_ICR_CMCF                       USART_ICR_CMCF                /*!< Character match clear flag */
+#define LL_USART_ICR_WUCF                       USART_ICR_WUCF                /*!< Wakeup from Stop mode clear flag */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_GET_FLAG Get Flags Defines
+  * @brief    Flags defines which can be used with LL_USART_ReadReg function
+  * @{
+  */
+#define LL_USART_ISR_PE                         USART_ISR_PE                  /*!< Parity error flag */
+#define LL_USART_ISR_FE                         USART_ISR_FE                  /*!< Framing error flag */
+#define LL_USART_ISR_NE                         USART_ISR_NE                  /*!< Noise detected flag */
+#define LL_USART_ISR_ORE                        USART_ISR_ORE                 /*!< Overrun error flag */
+#define LL_USART_ISR_IDLE                       USART_ISR_IDLE                /*!< Idle line detected flag */
+#define LL_USART_ISR_RXNE_RXFNE                 USART_ISR_RXNE_RXFNE          /*!< Read data register or RX FIFO not empty flag */
+#define LL_USART_ISR_TC                         USART_ISR_TC                  /*!< Transmission complete flag */
+#define LL_USART_ISR_TXE_TXFNF                  USART_ISR_TXE_TXFNF           /*!< Transmit data register empty or TX FIFO Not Full flag*/
+#define LL_USART_ISR_LBDF                       USART_ISR_LBDF                /*!< LIN break detection flag */
+#define LL_USART_ISR_CTSIF                      USART_ISR_CTSIF               /*!< CTS interrupt flag */
+#define LL_USART_ISR_CTS                        USART_ISR_CTS                 /*!< CTS flag */
+#define LL_USART_ISR_RTOF                       USART_ISR_RTOF                /*!< Receiver timeout flag */
+#define LL_USART_ISR_EOBF                       USART_ISR_EOBF                /*!< End of block flag */
+#define LL_USART_ISR_UDR                        USART_ISR_UDR                 /*!< SPI Slave underrun error flag */
+#define LL_USART_ISR_ABRE                       USART_ISR_ABRE                /*!< Auto baud rate error flag */
+#define LL_USART_ISR_ABRF                       USART_ISR_ABRF                /*!< Auto baud rate flag */
+#define LL_USART_ISR_BUSY                       USART_ISR_BUSY                /*!< Busy flag */
+#define LL_USART_ISR_CMF                        USART_ISR_CMF                 /*!< Character match flag */
+#define LL_USART_ISR_SBKF                       USART_ISR_SBKF                /*!< Send break flag */
+#define LL_USART_ISR_RWU                        USART_ISR_RWU                 /*!< Receiver wakeup from Mute mode flag */
+#define LL_USART_ISR_WUF                        USART_ISR_WUF                 /*!< Wakeup from Stop mode flag */
+#define LL_USART_ISR_TEACK                      USART_ISR_TEACK               /*!< Transmit enable acknowledge flag */
+#define LL_USART_ISR_REACK                      USART_ISR_REACK               /*!< Receive enable acknowledge flag */
+#define LL_USART_ISR_TXFE                       USART_ISR_TXFE                /*!< TX FIFO empty flag */
+#define LL_USART_ISR_RXFF                       USART_ISR_RXFF                /*!< RX FIFO full flag */
+#define LL_USART_ISR_TCBGT                      USART_ISR_TCBGT               /*!< Transmission complete before guard time completion flag */
+#define LL_USART_ISR_RXFT                       USART_ISR_RXFT                /*!< RX FIFO threshold flag */
+#define LL_USART_ISR_TXFT                       USART_ISR_TXFT                /*!< TX FIFO threshold flag */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_IT IT Defines
+  * @brief    IT defines which can be used with LL_USART_ReadReg and  LL_USART_WriteReg functions
+  * @{
+  */
+#define LL_USART_CR1_IDLEIE                     USART_CR1_IDLEIE              /*!< IDLE interrupt enable */
+#define LL_USART_CR1_RXNEIE_RXFNEIE             USART_CR1_RXNEIE_RXFNEIE      /*!< Read data register and RXFIFO not empty interrupt enable */
+#define LL_USART_CR1_TCIE                       USART_CR1_TCIE                /*!< Transmission complete interrupt enable */
+#define LL_USART_CR1_TXEIE_TXFNFIE              USART_CR1_TXEIE_TXFNFIE       /*!< Transmit data register empty and TX FIFO not full interrupt enable */
+#define LL_USART_CR1_PEIE                       USART_CR1_PEIE                /*!< Parity error */
+#define LL_USART_CR1_CMIE                       USART_CR1_CMIE                /*!< Character match interrupt enable */
+#define LL_USART_CR1_RTOIE                      USART_CR1_RTOIE               /*!< Receiver timeout interrupt enable */
+#define LL_USART_CR1_EOBIE                      USART_CR1_EOBIE               /*!< End of Block interrupt enable */
+#define LL_USART_CR1_TXFEIE                     USART_CR1_TXFEIE              /*!< TX FIFO empty interrupt enable */
+#define LL_USART_CR1_RXFFIE                     USART_CR1_RXFFIE              /*!< RX FIFO full interrupt enable */
+#define LL_USART_CR2_LBDIE                      USART_CR2_LBDIE               /*!< LIN break detection interrupt enable */
+#define LL_USART_CR3_EIE                        USART_CR3_EIE                 /*!< Error interrupt enable */
+#define LL_USART_CR3_CTSIE                      USART_CR3_CTSIE               /*!< CTS interrupt enable */
+#define LL_USART_CR3_WUFIE                      USART_CR3_WUFIE               /*!< Wakeup from Stop mode interrupt enable */
+#define LL_USART_CR3_TXFTIE                     USART_CR3_TXFTIE              /*!< TX FIFO threshold interrupt enable */
+#define LL_USART_CR3_TCBGTIE                    USART_CR3_TCBGTIE             /*!< Transmission complete before guard time interrupt enable */
+#define LL_USART_CR3_RXFTIE                     USART_CR3_RXFTIE              /*!< RX FIFO threshold interrupt enable */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_FIFOTHRESHOLD FIFO Threshold
+  * @{
+  */
+#define LL_USART_FIFOTHRESHOLD_1_8              0x00000000U /*!< FIFO reaches 1/8 of its depth */
+#define LL_USART_FIFOTHRESHOLD_1_4              0x00000001U /*!< FIFO reaches 1/4 of its depth */
+#define LL_USART_FIFOTHRESHOLD_1_2              0x00000002U /*!< FIFO reaches 1/2 of its depth */
+#define LL_USART_FIFOTHRESHOLD_3_4              0x00000003U /*!< FIFO reaches 3/4 of its depth */
+#define LL_USART_FIFOTHRESHOLD_7_8              0x00000004U /*!< FIFO reaches 7/8 of its depth */
+#define LL_USART_FIFOTHRESHOLD_8_8              0x00000005U /*!< FIFO becomes empty for TX and full for RX */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_DIRECTION Communication Direction
+  * @{
+  */
+#define LL_USART_DIRECTION_NONE                 0x00000000U                        /*!< Transmitter and Receiver are disabled */
+#define LL_USART_DIRECTION_RX                   USART_CR1_RE                       /*!< Transmitter is disabled and Receiver is enabled */
+#define LL_USART_DIRECTION_TX                   USART_CR1_TE                       /*!< Transmitter is enabled and Receiver is disabled */
+#define LL_USART_DIRECTION_TX_RX                (USART_CR1_TE |USART_CR1_RE)       /*!< Transmitter and Receiver are enabled */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_PARITY Parity Control
+  * @{
+  */
+#define LL_USART_PARITY_NONE                    0x00000000U                          /*!< Parity control disabled */
+#define LL_USART_PARITY_EVEN                    USART_CR1_PCE                        /*!< Parity control enabled and Even Parity is selected */
+#define LL_USART_PARITY_ODD                     (USART_CR1_PCE | USART_CR1_PS)       /*!< Parity control enabled and Odd Parity is selected */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_WAKEUP Wakeup
+  * @{
+  */
+#define LL_USART_WAKEUP_IDLELINE                0x00000000U           /*!<  USART wake up from Mute mode on Idle Line */
+#define LL_USART_WAKEUP_ADDRESSMARK             USART_CR1_WAKE        /*!<  USART wake up from Mute mode on Address Mark */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_DATAWIDTH Datawidth
+  * @{
+  */
+#define LL_USART_DATAWIDTH_7B                   USART_CR1_M1            /*!< 7 bits word length : Start bit, 7 data bits, n stop bits */
+#define LL_USART_DATAWIDTH_8B                   0x00000000U             /*!< 8 bits word length : Start bit, 8 data bits, n stop bits */
+#define LL_USART_DATAWIDTH_9B                   USART_CR1_M0            /*!< 9 bits word length : Start bit, 9 data bits, n stop bits */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_OVERSAMPLING Oversampling
+  * @{
+  */
+#define LL_USART_OVERSAMPLING_16                0x00000000U            /*!< Oversampling by 16 */
+#define LL_USART_OVERSAMPLING_8                 USART_CR1_OVER8        /*!< Oversampling by 8 */
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup USART_LL_EC_CLOCK Clock Signal
+  * @{
+  */
+
+#define LL_USART_CLOCK_DISABLE                  0x00000000U            /*!< Clock signal not provided */
+#define LL_USART_CLOCK_ENABLE                   USART_CR2_CLKEN        /*!< Clock signal provided */
+/**
+  * @}
+  */
+#endif /*USE_FULL_LL_DRIVER*/
+
+/** @defgroup USART_LL_EC_LASTCLKPULSE Last Clock Pulse
+  * @{
+  */
+#define LL_USART_LASTCLKPULSE_NO_OUTPUT         0x00000000U           /*!< The clock pulse of the last data bit is not output to the SCLK pin */
+#define LL_USART_LASTCLKPULSE_OUTPUT            USART_CR2_LBCL        /*!< The clock pulse of the last data bit is output to the SCLK pin */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_PHASE Clock Phase
+  * @{
+  */
+#define LL_USART_PHASE_1EDGE                    0x00000000U           /*!< The first clock transition is the first data capture edge */
+#define LL_USART_PHASE_2EDGE                    USART_CR2_CPHA        /*!< The second clock transition is the first data capture edge */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_POLARITY Clock Polarity
+  * @{
+  */
+#define LL_USART_POLARITY_LOW                   0x00000000U           /*!< Steady low value on SCLK pin outside transmission window*/
+#define LL_USART_POLARITY_HIGH                  USART_CR2_CPOL        /*!< Steady high value on SCLK pin outside transmission window */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_PRESCALER Clock Source Prescaler
+  * @{
+  */
+#define LL_USART_PRESCALER_DIV1                 0x00000000U                                                                   /*!< Input clock not divided   */
+#define LL_USART_PRESCALER_DIV2                 (USART_PRESC_PRESCALER_0)                                                     /*!< Input clock divided by 2  */
+#define LL_USART_PRESCALER_DIV4                 (USART_PRESC_PRESCALER_1)                                                     /*!< Input clock divided by 4  */
+#define LL_USART_PRESCALER_DIV6                 (USART_PRESC_PRESCALER_1 | USART_PRESC_PRESCALER_0)                           /*!< Input clock divided by 6  */
+#define LL_USART_PRESCALER_DIV8                 (USART_PRESC_PRESCALER_2)                                                     /*!< Input clock divided by 8  */
+#define LL_USART_PRESCALER_DIV10                (USART_PRESC_PRESCALER_2 | USART_PRESC_PRESCALER_0)                           /*!< Input clock divided by 10 */
+#define LL_USART_PRESCALER_DIV12                (USART_PRESC_PRESCALER_2 | USART_PRESC_PRESCALER_1)                           /*!< Input clock divided by 12 */
+#define LL_USART_PRESCALER_DIV16                (USART_PRESC_PRESCALER_2 | USART_PRESC_PRESCALER_1 | USART_PRESC_PRESCALER_0) /*!< Input clock divided by 16 */
+#define LL_USART_PRESCALER_DIV32                (USART_PRESC_PRESCALER_3)                                                     /*!< Input clock divided by 32 */
+#define LL_USART_PRESCALER_DIV64                (USART_PRESC_PRESCALER_3 | USART_PRESC_PRESCALER_0)                           /*!< Input clock divided by 64 */
+#define LL_USART_PRESCALER_DIV128               (USART_PRESC_PRESCALER_3 | USART_PRESC_PRESCALER_1)                           /*!< Input clock divided by 128 */
+#define LL_USART_PRESCALER_DIV256               (USART_PRESC_PRESCALER_3 | USART_PRESC_PRESCALER_1 | USART_PRESC_PRESCALER_0) /*!< Input clock divided by 256 */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_STOPBITS Stop Bits
+  * @{
+  */
+#define LL_USART_STOPBITS_0_5                   USART_CR2_STOP_0                           /*!< 0.5 stop bit */
+#define LL_USART_STOPBITS_1                     0x00000000U                                /*!< 1 stop bit */
+#define LL_USART_STOPBITS_1_5                   (USART_CR2_STOP_0 | USART_CR2_STOP_1)      /*!< 1.5 stop bits */
+#define LL_USART_STOPBITS_2                     USART_CR2_STOP_1                           /*!< 2 stop bits */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_TXRX TX RX Pins Swap
+  * @{
+  */
+#define LL_USART_TXRX_STANDARD                  0x00000000U           /*!< TX/RX pins are used as defined in standard pinout */
+#define LL_USART_TXRX_SWAPPED                   (USART_CR2_SWAP)      /*!< TX and RX pins functions are swapped.             */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_RXPIN_LEVEL RX Pin Active Level Inversion
+  * @{
+  */
+#define LL_USART_RXPIN_LEVEL_STANDARD           0x00000000U           /*!< RX pin signal works using the standard logic levels */
+#define LL_USART_RXPIN_LEVEL_INVERTED           (USART_CR2_RXINV)     /*!< RX pin signal values are inverted.                  */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_TXPIN_LEVEL TX Pin Active Level Inversion
+  * @{
+  */
+#define LL_USART_TXPIN_LEVEL_STANDARD           0x00000000U           /*!< TX pin signal works using the standard logic levels */
+#define LL_USART_TXPIN_LEVEL_INVERTED           (USART_CR2_TXINV)     /*!< TX pin signal values are inverted.                  */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_BINARY_LOGIC Binary Data Inversion
+  * @{
+  */
+#define LL_USART_BINARY_LOGIC_POSITIVE          0x00000000U           /*!< Logical data from the data register are send/received in positive/direct logic. (1=H, 0=L) */
+#define LL_USART_BINARY_LOGIC_NEGATIVE          USART_CR2_DATAINV     /*!< Logical data from the data register are send/received in negative/inverse logic. (1=L, 0=H). The parity bit is also inverted. */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_BITORDER Bit Order
+  * @{
+  */
+#define LL_USART_BITORDER_LSBFIRST              0x00000000U           /*!< data is transmitted/received with data bit 0 first, following the start bit */
+#define LL_USART_BITORDER_MSBFIRST              USART_CR2_MSBFIRST    /*!< data is transmitted/received with the MSB first, following the start bit */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_AUTOBAUD_DETECT_ON Autobaud Detection
+  * @{
+  */
+#define LL_USART_AUTOBAUD_DETECT_ON_STARTBIT    0x00000000U                                 /*!< Measurement of the start bit is used to detect the baud rate */
+#define LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE USART_CR2_ABRMODE_0                         /*!< Falling edge to falling edge measurement. Received frame must start with a single bit = 1 -> Frame = Start10xxxxxx */
+#define LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME    USART_CR2_ABRMODE_1                         /*!< 0x7F frame detection */
+#define LL_USART_AUTOBAUD_DETECT_ON_55_FRAME    (USART_CR2_ABRMODE_1 | USART_CR2_ABRMODE_0) /*!< 0x55 frame detection */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_ADDRESS_DETECT Address Length Detection
+  * @{
+  */
+#define LL_USART_ADDRESS_DETECT_4B              0x00000000U           /*!< 4-bit address detection method selected */
+#define LL_USART_ADDRESS_DETECT_7B              USART_CR2_ADDM7       /*!< 7-bit address detection (in 8-bit data mode) method selected */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_HWCONTROL Hardware Control
+  * @{
+  */
+#define LL_USART_HWCONTROL_NONE                 0x00000000U                          /*!< CTS and RTS hardware flow control disabled */
+#define LL_USART_HWCONTROL_RTS                  USART_CR3_RTSE                       /*!< RTS output enabled, data is only requested when there is space in the receive buffer */
+#define LL_USART_HWCONTROL_CTS                  USART_CR3_CTSE                       /*!< CTS mode enabled, data is only transmitted when the nCTS input is asserted (tied to 0) */
+#define LL_USART_HWCONTROL_RTS_CTS              (USART_CR3_RTSE | USART_CR3_CTSE)    /*!< CTS and RTS hardware flow control enabled */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_WAKEUP_ON Wakeup Activation
+  * @{
+  */
+#define LL_USART_WAKEUP_ON_ADDRESS              0x00000000U                             /*!< Wake up active on address match */
+#define LL_USART_WAKEUP_ON_STARTBIT             USART_CR3_WUS_1                         /*!< Wake up active on Start bit detection */
+#define LL_USART_WAKEUP_ON_RXNE                 (USART_CR3_WUS_0 | USART_CR3_WUS_1)     /*!< Wake up active on RXNE */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_IRDA_POWER IrDA Power
+  * @{
+  */
+#define LL_USART_IRDA_POWER_NORMAL              0x00000000U           /*!< IrDA normal power mode */
+#define LL_USART_IRDA_POWER_LOW                 USART_CR3_IRLP        /*!< IrDA low power mode */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_LINBREAK_DETECT LIN Break Detection Length
+  * @{
+  */
+#define LL_USART_LINBREAK_DETECT_10B            0x00000000U           /*!< 10-bit break detection method selected */
+#define LL_USART_LINBREAK_DETECT_11B            USART_CR2_LBDL        /*!< 11-bit break detection method selected */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_DE_POLARITY Driver Enable Polarity
+  * @{
+  */
+#define LL_USART_DE_POLARITY_HIGH               0x00000000U           /*!< DE signal is active high */
+#define LL_USART_DE_POLARITY_LOW                USART_CR3_DEP         /*!< DE signal is active low */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_DMA_REG_DATA DMA Register Data
+  * @{
+  */
+#define LL_USART_DMA_REG_DATA_TRANSMIT          0x00000000U          /*!< Get address of data register used for transmission */
+#define LL_USART_DMA_REG_DATA_RECEIVE           0x00000001U          /*!< Get address of data register used for reception */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup USART_LL_Exported_Macros USART Exported Macros
+  * @{
+  */
+
+/** @defgroup USART_LL_EM_WRITE_READ Common Write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in USART register
+  * @param  __INSTANCE__ USART Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_USART_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in USART register
+  * @param  __INSTANCE__ USART Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_USART_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EM_Exported_Macros_Helper Exported_Macros_Helper
+  * @{
+  */
+
+/**
+  * @brief  Compute USARTDIV value according to Peripheral Clock and
+  *         expected Baud Rate in 8 bits sampling mode (32 bits value of USARTDIV is returned)
+  * @param  __PERIPHCLK__ Peripheral Clock frequency used for USART instance
+  * @param  __PRESCALER__ This parameter can be one of the following values:
+  *         @arg @ref LL_USART_PRESCALER_DIV1
+  *         @arg @ref LL_USART_PRESCALER_DIV2
+  *         @arg @ref LL_USART_PRESCALER_DIV4
+  *         @arg @ref LL_USART_PRESCALER_DIV6
+  *         @arg @ref LL_USART_PRESCALER_DIV8
+  *         @arg @ref LL_USART_PRESCALER_DIV10
+  *         @arg @ref LL_USART_PRESCALER_DIV12
+  *         @arg @ref LL_USART_PRESCALER_DIV16
+  *         @arg @ref LL_USART_PRESCALER_DIV32
+  *         @arg @ref LL_USART_PRESCALER_DIV64
+  *         @arg @ref LL_USART_PRESCALER_DIV128
+  *         @arg @ref LL_USART_PRESCALER_DIV256
+  * @param  __BAUDRATE__ Baud rate value to achieve
+  * @retval USARTDIV value to be used for BRR register filling in OverSampling_8 case
+  */
+#define __LL_USART_DIV_SAMPLING8(__PERIPHCLK__, __PRESCALER__, __BAUDRATE__) \
+  (((((__PERIPHCLK__)/(USART_PRESCALER_TAB[(__PRESCALER__)]))*2U)\
+    + ((__BAUDRATE__)/2U))/(__BAUDRATE__))
+
+/**
+  * @brief  Compute USARTDIV value according to Peripheral Clock and
+  *         expected Baud Rate in 16 bits sampling mode (32 bits value of USARTDIV is returned)
+  * @param  __PERIPHCLK__ Peripheral Clock frequency used for USART instance
+  * @param  __PRESCALER__ This parameter can be one of the following values:
+  *         @arg @ref LL_USART_PRESCALER_DIV1
+  *         @arg @ref LL_USART_PRESCALER_DIV2
+  *         @arg @ref LL_USART_PRESCALER_DIV4
+  *         @arg @ref LL_USART_PRESCALER_DIV6
+  *         @arg @ref LL_USART_PRESCALER_DIV8
+  *         @arg @ref LL_USART_PRESCALER_DIV10
+  *         @arg @ref LL_USART_PRESCALER_DIV12
+  *         @arg @ref LL_USART_PRESCALER_DIV16
+  *         @arg @ref LL_USART_PRESCALER_DIV32
+  *         @arg @ref LL_USART_PRESCALER_DIV64
+  *         @arg @ref LL_USART_PRESCALER_DIV128
+  *         @arg @ref LL_USART_PRESCALER_DIV256
+  * @param  __BAUDRATE__ Baud rate value to achieve
+  * @retval USARTDIV value to be used for BRR register filling in OverSampling_16 case
+  */
+#define __LL_USART_DIV_SAMPLING16(__PERIPHCLK__, __PRESCALER__, __BAUDRATE__) \
+  ((((__PERIPHCLK__)/(USART_PRESCALER_TAB[(__PRESCALER__)]))\
+    + ((__BAUDRATE__)/2U))/(__BAUDRATE__))
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup USART_LL_Exported_Functions USART Exported Functions
+  * @{
+  */
+
+/** @defgroup USART_LL_EF_Configuration Configuration functions
+  * @{
+  */
+
+/**
+  * @brief  USART Enable
+  * @rmtoll CR1          UE            LL_USART_Enable
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR1, USART_CR1_UE);
+}
+
+/**
+  * @brief  USART Disable (all USART prescalers and outputs are disabled)
+  * @note   When USART is disabled, USART prescalers and outputs are stopped immediately,
+  *         and current operations are discarded. The configuration of the USART is kept, but all the status
+  *         flags, in the USARTx_ISR are set to their default values.
+  * @rmtoll CR1          UE            LL_USART_Disable
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_Disable(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
+}
+
+/**
+  * @brief  Indicate if USART is enabled
+  * @rmtoll CR1          UE            LL_USART_IsEnabled
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  FIFO Mode Enable
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR1          FIFOEN        LL_USART_EnableFIFO
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableFIFO(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR1, USART_CR1_FIFOEN);
+}
+
+/**
+  * @brief  FIFO Mode Disable
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
+}
+
+/**
+  * @brief  Indicate if FIFO Mode is enabled
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR1          FIFOEN        LL_USART_IsEnabledFIFO
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledFIFO(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR1, USART_CR1_FIFOEN) == (USART_CR1_FIFOEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Configure TX FIFO Threshold
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR3          TXFTCFG       LL_USART_SetTXFIFOThreshold
+  * @param  USARTx USART Instance
+  * @param  Threshold This parameter can be one of the following values:
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_1_8
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_1_4
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_1_2
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_3_4
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
+{
+  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
+}
+
+/**
+  * @brief  Return TX FIFO Threshold Configuration
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR3          TXFTCFG       LL_USART_GetTXFIFOThreshold
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_1_8
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_1_4
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_1_2
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_3_4
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
+  */
+__STATIC_INLINE uint32_t LL_USART_GetTXFIFOThreshold(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
+}
+
+/**
+  * @brief  Configure RX FIFO Threshold
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR3          RXFTCFG       LL_USART_SetRXFIFOThreshold
+  * @param  USARTx USART Instance
+  * @param  Threshold This parameter can be one of the following values:
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_1_8
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_1_4
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_1_2
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_3_4
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
+{
+  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
+}
+
+/**
+  * @brief  Return RX FIFO Threshold Configuration
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR3          RXFTCFG       LL_USART_GetRXFIFOThreshold
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_1_8
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_1_4
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_1_2
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_3_4
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
+  */
+__STATIC_INLINE uint32_t LL_USART_GetRXFIFOThreshold(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
+}
+
+/**
+  * @brief  Configure TX and RX FIFOs Threshold
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR3          TXFTCFG       LL_USART_ConfigFIFOsThreshold\n
+  *         CR3          RXFTCFG       LL_USART_ConfigFIFOsThreshold
+  * @param  USARTx USART Instance
+  * @param  TXThreshold This parameter can be one of the following values:
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_1_8
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_1_4
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_1_2
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_3_4
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
+  * @param  RXThreshold This parameter can be one of the following values:
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_1_8
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_1_4
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_1_2
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_3_4
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
+  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ConfigFIFOsThreshold(USART_TypeDef *USARTx, uint32_t TXThreshold, uint32_t RXThreshold)
+{
+  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG | USART_CR3_RXFTCFG, (TXThreshold << USART_CR3_TXFTCFG_Pos) |
+                    (RXThreshold << USART_CR3_RXFTCFG_Pos));
+}
+
+/**
+  * @brief  USART enabled in STOP Mode.
+  * @note   When this function is enabled, USART is able to wake up the MCU from Stop mode, provided that
+  *         USART clock selection is HSI or LSE in RCC.
+  * @note   Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
+  *         Wake-up from Stop mode feature is supported by the USARTx instance.
+  * @rmtoll CR1          UESM          LL_USART_EnableInStopMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableInStopMode(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_UESM);
+}
+
+/**
+  * @brief  USART disabled in STOP Mode.
+  * @note   When this function is disabled, USART is not able to wake up the MCU from Stop mode
+  * @note   Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
+  *         Wake-up from Stop mode feature is supported by the USARTx instance.
+  * @rmtoll CR1          UESM          LL_USART_DisableInStopMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableInStopMode(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_UESM);
+}
+
+/**
+  * @brief  Indicate if USART is enabled in STOP Mode (able to wake up MCU from Stop mode or not)
+  * @note   Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
+  *         Wake-up from Stop mode feature is supported by the USARTx instance.
+  * @rmtoll CR1          UESM          LL_USART_IsEnabledInStopMode
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledInStopMode(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR1, USART_CR1_UESM) == (USART_CR1_UESM)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Receiver Enable (Receiver is enabled and begins searching for a start bit)
+  * @rmtoll CR1          RE            LL_USART_EnableDirectionRx
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableDirectionRx(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RE);
+}
+
+/**
+  * @brief  Receiver Disable
+  * @rmtoll CR1          RE            LL_USART_DisableDirectionRx
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableDirectionRx(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RE);
+}
+
+/**
+  * @brief  Transmitter Enable
+  * @rmtoll CR1          TE            LL_USART_EnableDirectionTx
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableDirectionTx(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TE);
+}
+
+/**
+  * @brief  Transmitter Disable
+  * @rmtoll CR1          TE            LL_USART_DisableDirectionTx
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableDirectionTx(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TE);
+}
+
+/**
+  * @brief  Configure simultaneously enabled/disabled states
+  *         of Transmitter and Receiver
+  * @rmtoll CR1          RE            LL_USART_SetTransferDirection\n
+  *         CR1          TE            LL_USART_SetTransferDirection
+  * @param  USARTx USART Instance
+  * @param  TransferDirection This parameter can be one of the following values:
+  *         @arg @ref LL_USART_DIRECTION_NONE
+  *         @arg @ref LL_USART_DIRECTION_RX
+  *         @arg @ref LL_USART_DIRECTION_TX
+  *         @arg @ref LL_USART_DIRECTION_TX_RX
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetTransferDirection(USART_TypeDef *USARTx, uint32_t TransferDirection)
+{
+  ATOMIC_MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
+}
+
+/**
+  * @brief  Return enabled/disabled states of Transmitter and Receiver
+  * @rmtoll CR1          RE            LL_USART_GetTransferDirection\n
+  *         CR1          TE            LL_USART_GetTransferDirection
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_DIRECTION_NONE
+  *         @arg @ref LL_USART_DIRECTION_RX
+  *         @arg @ref LL_USART_DIRECTION_TX
+  *         @arg @ref LL_USART_DIRECTION_TX_RX
+  */
+__STATIC_INLINE uint32_t LL_USART_GetTransferDirection(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_RE | USART_CR1_TE));
+}
+
+/**
+  * @brief  Configure Parity (enabled/disabled and parity mode if enabled).
+  * @note   This function selects if hardware parity control (generation and detection) is enabled or disabled.
+  *         When the parity control is enabled (Odd or Even), computed parity bit is inserted at the MSB position
+  *         (9th or 8th bit depending on data width) and parity is checked on the received data.
+  * @rmtoll CR1          PS            LL_USART_SetParity\n
+  *         CR1          PCE           LL_USART_SetParity
+  * @param  USARTx USART Instance
+  * @param  Parity This parameter can be one of the following values:
+  *         @arg @ref LL_USART_PARITY_NONE
+  *         @arg @ref LL_USART_PARITY_EVEN
+  *         @arg @ref LL_USART_PARITY_ODD
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetParity(USART_TypeDef *USARTx, uint32_t Parity)
+{
+  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE, Parity);
+}
+
+/**
+  * @brief  Return Parity configuration (enabled/disabled and parity mode if enabled)
+  * @rmtoll CR1          PS            LL_USART_GetParity\n
+  *         CR1          PCE           LL_USART_GetParity
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_PARITY_NONE
+  *         @arg @ref LL_USART_PARITY_EVEN
+  *         @arg @ref LL_USART_PARITY_ODD
+  */
+__STATIC_INLINE uint32_t LL_USART_GetParity(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
+}
+
+/**
+  * @brief  Set Receiver Wake Up method from Mute mode.
+  * @rmtoll CR1          WAKE          LL_USART_SetWakeUpMethod
+  * @param  USARTx USART Instance
+  * @param  Method This parameter can be one of the following values:
+  *         @arg @ref LL_USART_WAKEUP_IDLELINE
+  *         @arg @ref LL_USART_WAKEUP_ADDRESSMARK
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetWakeUpMethod(USART_TypeDef *USARTx, uint32_t Method)
+{
+  MODIFY_REG(USARTx->CR1, USART_CR1_WAKE, Method);
+}
+
+/**
+  * @brief  Return Receiver Wake Up method from Mute mode
+  * @rmtoll CR1          WAKE          LL_USART_GetWakeUpMethod
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_WAKEUP_IDLELINE
+  *         @arg @ref LL_USART_WAKEUP_ADDRESSMARK
+  */
+__STATIC_INLINE uint32_t LL_USART_GetWakeUpMethod(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_WAKE));
+}
+
+/**
+  * @brief  Set Word length (i.e. nb of data bits, excluding start and stop bits)
+  * @rmtoll CR1          M0            LL_USART_SetDataWidth\n
+  *         CR1          M1            LL_USART_SetDataWidth
+  * @param  USARTx USART Instance
+  * @param  DataWidth This parameter can be one of the following values:
+  *         @arg @ref LL_USART_DATAWIDTH_7B
+  *         @arg @ref LL_USART_DATAWIDTH_8B
+  *         @arg @ref LL_USART_DATAWIDTH_9B
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetDataWidth(USART_TypeDef *USARTx, uint32_t DataWidth)
+{
+  MODIFY_REG(USARTx->CR1, USART_CR1_M, DataWidth);
+}
+
+/**
+  * @brief  Return Word length (i.e. nb of data bits, excluding start and stop bits)
+  * @rmtoll CR1          M0            LL_USART_GetDataWidth\n
+  *         CR1          M1            LL_USART_GetDataWidth
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_DATAWIDTH_7B
+  *         @arg @ref LL_USART_DATAWIDTH_8B
+  *         @arg @ref LL_USART_DATAWIDTH_9B
+  */
+__STATIC_INLINE uint32_t LL_USART_GetDataWidth(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
+}
+
+/**
+  * @brief  Allow switch between Mute Mode and Active mode
+  * @rmtoll CR1          MME           LL_USART_EnableMuteMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableMuteMode(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_MME);
+}
+
+/**
+  * @brief  Prevent Mute Mode use. Set Receiver in active mode permanently.
+  * @rmtoll CR1          MME           LL_USART_DisableMuteMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableMuteMode(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_MME);
+}
+
+/**
+  * @brief  Indicate if switch between Mute Mode and Active mode is allowed
+  * @rmtoll CR1          MME           LL_USART_IsEnabledMuteMode
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledMuteMode(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR1, USART_CR1_MME) == (USART_CR1_MME)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set Oversampling to 8-bit or 16-bit mode
+  * @rmtoll CR1          OVER8         LL_USART_SetOverSampling
+  * @param  USARTx USART Instance
+  * @param  OverSampling This parameter can be one of the following values:
+  *         @arg @ref LL_USART_OVERSAMPLING_16
+  *         @arg @ref LL_USART_OVERSAMPLING_8
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetOverSampling(USART_TypeDef *USARTx, uint32_t OverSampling)
+{
+  MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
+}
+
+/**
+  * @brief  Return Oversampling mode
+  * @rmtoll CR1          OVER8         LL_USART_GetOverSampling
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_OVERSAMPLING_16
+  *         @arg @ref LL_USART_OVERSAMPLING_8
+  */
+__STATIC_INLINE uint32_t LL_USART_GetOverSampling(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_OVER8));
+}
+
+/**
+  * @brief  Configure if Clock pulse of the last data bit is output to the SCLK pin or not
+  * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
+  *         Synchronous mode is supported by the USARTx instance.
+  * @rmtoll CR2          LBCL          LL_USART_SetLastClkPulseOutput
+  * @param  USARTx USART Instance
+  * @param  LastBitClockPulse This parameter can be one of the following values:
+  *         @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT
+  *         @arg @ref LL_USART_LASTCLKPULSE_OUTPUT
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetLastClkPulseOutput(USART_TypeDef *USARTx, uint32_t LastBitClockPulse)
+{
+  MODIFY_REG(USARTx->CR2, USART_CR2_LBCL, LastBitClockPulse);
+}
+
+/**
+  * @brief  Retrieve Clock pulse of the last data bit output configuration
+  *         (Last bit Clock pulse output to the SCLK pin or not)
+  * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
+  *         Synchronous mode is supported by the USARTx instance.
+  * @rmtoll CR2          LBCL          LL_USART_GetLastClkPulseOutput
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT
+  *         @arg @ref LL_USART_LASTCLKPULSE_OUTPUT
+  */
+__STATIC_INLINE uint32_t LL_USART_GetLastClkPulseOutput(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_LBCL));
+}
+
+/**
+  * @brief  Select the phase of the clock output on the SCLK pin in synchronous mode
+  * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
+  *         Synchronous mode is supported by the USARTx instance.
+  * @rmtoll CR2          CPHA          LL_USART_SetClockPhase
+  * @param  USARTx USART Instance
+  * @param  ClockPhase This parameter can be one of the following values:
+  *         @arg @ref LL_USART_PHASE_1EDGE
+  *         @arg @ref LL_USART_PHASE_2EDGE
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetClockPhase(USART_TypeDef *USARTx, uint32_t ClockPhase)
+{
+  MODIFY_REG(USARTx->CR2, USART_CR2_CPHA, ClockPhase);
+}
+
+/**
+  * @brief  Return phase of the clock output on the SCLK pin in synchronous mode
+  * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
+  *         Synchronous mode is supported by the USARTx instance.
+  * @rmtoll CR2          CPHA          LL_USART_GetClockPhase
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_PHASE_1EDGE
+  *         @arg @ref LL_USART_PHASE_2EDGE
+  */
+__STATIC_INLINE uint32_t LL_USART_GetClockPhase(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_CPHA));
+}
+
+/**
+  * @brief  Select the polarity of the clock output on the SCLK pin in synchronous mode
+  * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
+  *         Synchronous mode is supported by the USARTx instance.
+  * @rmtoll CR2          CPOL          LL_USART_SetClockPolarity
+  * @param  USARTx USART Instance
+  * @param  ClockPolarity This parameter can be one of the following values:
+  *         @arg @ref LL_USART_POLARITY_LOW
+  *         @arg @ref LL_USART_POLARITY_HIGH
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetClockPolarity(USART_TypeDef *USARTx, uint32_t ClockPolarity)
+{
+  MODIFY_REG(USARTx->CR2, USART_CR2_CPOL, ClockPolarity);
+}
+
+/**
+  * @brief  Return polarity of the clock output on the SCLK pin in synchronous mode
+  * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
+  *         Synchronous mode is supported by the USARTx instance.
+  * @rmtoll CR2          CPOL          LL_USART_GetClockPolarity
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_POLARITY_LOW
+  *         @arg @ref LL_USART_POLARITY_HIGH
+  */
+__STATIC_INLINE uint32_t LL_USART_GetClockPolarity(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_CPOL));
+}
+
+/**
+  * @brief  Configure Clock signal format (Phase Polarity and choice about output of last bit clock pulse)
+  * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
+  *         Synchronous mode is supported by the USARTx instance.
+  * @note   Call of this function is equivalent to following function call sequence :
+  *         - Clock Phase configuration using @ref LL_USART_SetClockPhase() function
+  *         - Clock Polarity configuration using @ref LL_USART_SetClockPolarity() function
+  *         - Output of Last bit Clock pulse configuration using @ref LL_USART_SetLastClkPulseOutput() function
+  * @rmtoll CR2          CPHA          LL_USART_ConfigClock\n
+  *         CR2          CPOL          LL_USART_ConfigClock\n
+  *         CR2          LBCL          LL_USART_ConfigClock
+  * @param  USARTx USART Instance
+  * @param  Phase This parameter can be one of the following values:
+  *         @arg @ref LL_USART_PHASE_1EDGE
+  *         @arg @ref LL_USART_PHASE_2EDGE
+  * @param  Polarity This parameter can be one of the following values:
+  *         @arg @ref LL_USART_POLARITY_LOW
+  *         @arg @ref LL_USART_POLARITY_HIGH
+  * @param  LBCPOutput This parameter can be one of the following values:
+  *         @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT
+  *         @arg @ref LL_USART_LASTCLKPULSE_OUTPUT
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ConfigClock(USART_TypeDef *USARTx, uint32_t Phase, uint32_t Polarity, uint32_t LBCPOutput)
+{
+  MODIFY_REG(USARTx->CR2, USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_LBCL, Phase | Polarity | LBCPOutput);
+}
+
+/**
+  * @brief  Configure Clock source prescaler for baudrate generator and oversampling
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll PRESC        PRESCALER     LL_USART_SetPrescaler
+  * @param  USARTx USART Instance
+  * @param  PrescalerValue This parameter can be one of the following values:
+  *         @arg @ref LL_USART_PRESCALER_DIV1
+  *         @arg @ref LL_USART_PRESCALER_DIV2
+  *         @arg @ref LL_USART_PRESCALER_DIV4
+  *         @arg @ref LL_USART_PRESCALER_DIV6
+  *         @arg @ref LL_USART_PRESCALER_DIV8
+  *         @arg @ref LL_USART_PRESCALER_DIV10
+  *         @arg @ref LL_USART_PRESCALER_DIV12
+  *         @arg @ref LL_USART_PRESCALER_DIV16
+  *         @arg @ref LL_USART_PRESCALER_DIV32
+  *         @arg @ref LL_USART_PRESCALER_DIV64
+  *         @arg @ref LL_USART_PRESCALER_DIV128
+  *         @arg @ref LL_USART_PRESCALER_DIV256
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue)
+{
+  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
+}
+
+/**
+  * @brief  Retrieve the Clock source prescaler for baudrate generator and oversampling
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll PRESC        PRESCALER     LL_USART_GetPrescaler
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_PRESCALER_DIV1
+  *         @arg @ref LL_USART_PRESCALER_DIV2
+  *         @arg @ref LL_USART_PRESCALER_DIV4
+  *         @arg @ref LL_USART_PRESCALER_DIV6
+  *         @arg @ref LL_USART_PRESCALER_DIV8
+  *         @arg @ref LL_USART_PRESCALER_DIV10
+  *         @arg @ref LL_USART_PRESCALER_DIV12
+  *         @arg @ref LL_USART_PRESCALER_DIV16
+  *         @arg @ref LL_USART_PRESCALER_DIV32
+  *         @arg @ref LL_USART_PRESCALER_DIV64
+  *         @arg @ref LL_USART_PRESCALER_DIV128
+  *         @arg @ref LL_USART_PRESCALER_DIV256
+  */
+__STATIC_INLINE uint32_t LL_USART_GetPrescaler(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->PRESC, USART_PRESC_PRESCALER));
+}
+
+/**
+  * @brief  Enable Clock output on SCLK pin
+  * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
+  *         Synchronous mode is supported by the USARTx instance.
+  * @rmtoll CR2          CLKEN         LL_USART_EnableSCLKOutput
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableSCLKOutput(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR2, USART_CR2_CLKEN);
+}
+
+/**
+  * @brief  Disable Clock output on SCLK pin
+  * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
+  *         Synchronous mode is supported by the USARTx instance.
+  * @rmtoll CR2          CLKEN         LL_USART_DisableSCLKOutput
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableSCLKOutput(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR2, USART_CR2_CLKEN);
+}
+
+/**
+  * @brief  Indicate if Clock output on SCLK pin is enabled
+  * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
+  *         Synchronous mode is supported by the USARTx instance.
+  * @rmtoll CR2          CLKEN         LL_USART_IsEnabledSCLKOutput
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledSCLKOutput(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR2, USART_CR2_CLKEN) == (USART_CR2_CLKEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set the length of the stop bits
+  * @rmtoll CR2          STOP          LL_USART_SetStopBitsLength
+  * @param  USARTx USART Instance
+  * @param  StopBits This parameter can be one of the following values:
+  *         @arg @ref LL_USART_STOPBITS_0_5
+  *         @arg @ref LL_USART_STOPBITS_1
+  *         @arg @ref LL_USART_STOPBITS_1_5
+  *         @arg @ref LL_USART_STOPBITS_2
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
+{
+  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
+}
+
+/**
+  * @brief  Retrieve the length of the stop bits
+  * @rmtoll CR2          STOP          LL_USART_GetStopBitsLength
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_STOPBITS_0_5
+  *         @arg @ref LL_USART_STOPBITS_1
+  *         @arg @ref LL_USART_STOPBITS_1_5
+  *         @arg @ref LL_USART_STOPBITS_2
+  */
+__STATIC_INLINE uint32_t LL_USART_GetStopBitsLength(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
+}
+
+/**
+  * @brief  Configure Character frame format (Datawidth, Parity control, Stop Bits)
+  * @note   Call of this function is equivalent to following function call sequence :
+  *         - Data Width configuration using @ref LL_USART_SetDataWidth() function
+  *         - Parity Control and mode configuration using @ref LL_USART_SetParity() function
+  *         - Stop bits configuration using @ref LL_USART_SetStopBitsLength() function
+  * @rmtoll CR1          PS            LL_USART_ConfigCharacter\n
+  *         CR1          PCE           LL_USART_ConfigCharacter\n
+  *         CR1          M0            LL_USART_ConfigCharacter\n
+  *         CR1          M1            LL_USART_ConfigCharacter\n
+  *         CR2          STOP          LL_USART_ConfigCharacter
+  * @param  USARTx USART Instance
+  * @param  DataWidth This parameter can be one of the following values:
+  *         @arg @ref LL_USART_DATAWIDTH_7B
+  *         @arg @ref LL_USART_DATAWIDTH_8B
+  *         @arg @ref LL_USART_DATAWIDTH_9B
+  * @param  Parity This parameter can be one of the following values:
+  *         @arg @ref LL_USART_PARITY_NONE
+  *         @arg @ref LL_USART_PARITY_EVEN
+  *         @arg @ref LL_USART_PARITY_ODD
+  * @param  StopBits This parameter can be one of the following values:
+  *         @arg @ref LL_USART_STOPBITS_0_5
+  *         @arg @ref LL_USART_STOPBITS_1
+  *         @arg @ref LL_USART_STOPBITS_1_5
+  *         @arg @ref LL_USART_STOPBITS_2
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ConfigCharacter(USART_TypeDef *USARTx, uint32_t DataWidth, uint32_t Parity,
+                                              uint32_t StopBits)
+{
+  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth);
+  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
+}
+
+/**
+  * @brief  Configure TX/RX pins swapping setting.
+  * @rmtoll CR2          SWAP          LL_USART_SetTXRXSwap
+  * @param  USARTx USART Instance
+  * @param  SwapConfig This parameter can be one of the following values:
+  *         @arg @ref LL_USART_TXRX_STANDARD
+  *         @arg @ref LL_USART_TXRX_SWAPPED
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetTXRXSwap(USART_TypeDef *USARTx, uint32_t SwapConfig)
+{
+  MODIFY_REG(USARTx->CR2, USART_CR2_SWAP, SwapConfig);
+}
+
+/**
+  * @brief  Retrieve TX/RX pins swapping configuration.
+  * @rmtoll CR2          SWAP          LL_USART_GetTXRXSwap
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_TXRX_STANDARD
+  *         @arg @ref LL_USART_TXRX_SWAPPED
+  */
+__STATIC_INLINE uint32_t LL_USART_GetTXRXSwap(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_SWAP));
+}
+
+/**
+  * @brief  Configure RX pin active level logic
+  * @rmtoll CR2          RXINV         LL_USART_SetRXPinLevel
+  * @param  USARTx USART Instance
+  * @param  PinInvMethod This parameter can be one of the following values:
+  *         @arg @ref LL_USART_RXPIN_LEVEL_STANDARD
+  *         @arg @ref LL_USART_RXPIN_LEVEL_INVERTED
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetRXPinLevel(USART_TypeDef *USARTx, uint32_t PinInvMethod)
+{
+  MODIFY_REG(USARTx->CR2, USART_CR2_RXINV, PinInvMethod);
+}
+
+/**
+  * @brief  Retrieve RX pin active level logic configuration
+  * @rmtoll CR2          RXINV         LL_USART_GetRXPinLevel
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_RXPIN_LEVEL_STANDARD
+  *         @arg @ref LL_USART_RXPIN_LEVEL_INVERTED
+  */
+__STATIC_INLINE uint32_t LL_USART_GetRXPinLevel(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_RXINV));
+}
+
+/**
+  * @brief  Configure TX pin active level logic
+  * @rmtoll CR2          TXINV         LL_USART_SetTXPinLevel
+  * @param  USARTx USART Instance
+  * @param  PinInvMethod This parameter can be one of the following values:
+  *         @arg @ref LL_USART_TXPIN_LEVEL_STANDARD
+  *         @arg @ref LL_USART_TXPIN_LEVEL_INVERTED
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetTXPinLevel(USART_TypeDef *USARTx, uint32_t PinInvMethod)
+{
+  MODIFY_REG(USARTx->CR2, USART_CR2_TXINV, PinInvMethod);
+}
+
+/**
+  * @brief  Retrieve TX pin active level logic configuration
+  * @rmtoll CR2          TXINV         LL_USART_GetTXPinLevel
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_TXPIN_LEVEL_STANDARD
+  *         @arg @ref LL_USART_TXPIN_LEVEL_INVERTED
+  */
+__STATIC_INLINE uint32_t LL_USART_GetTXPinLevel(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_TXINV));
+}
+
+/**
+  * @brief  Configure Binary data logic.
+  * @note   Allow to define how Logical data from the data register are send/received :
+  *         either in positive/direct logic (1=H, 0=L) or in negative/inverse logic (1=L, 0=H)
+  * @rmtoll CR2          DATAINV       LL_USART_SetBinaryDataLogic
+  * @param  USARTx USART Instance
+  * @param  DataLogic This parameter can be one of the following values:
+  *         @arg @ref LL_USART_BINARY_LOGIC_POSITIVE
+  *         @arg @ref LL_USART_BINARY_LOGIC_NEGATIVE
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetBinaryDataLogic(USART_TypeDef *USARTx, uint32_t DataLogic)
+{
+  MODIFY_REG(USARTx->CR2, USART_CR2_DATAINV, DataLogic);
+}
+
+/**
+  * @brief  Retrieve Binary data configuration
+  * @rmtoll CR2          DATAINV       LL_USART_GetBinaryDataLogic
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_BINARY_LOGIC_POSITIVE
+  *         @arg @ref LL_USART_BINARY_LOGIC_NEGATIVE
+  */
+__STATIC_INLINE uint32_t LL_USART_GetBinaryDataLogic(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_DATAINV));
+}
+
+/**
+  * @brief  Configure transfer bit order (either Less or Most Significant Bit First)
+  * @note   MSB First means data is transmitted/received with the MSB first, following the start bit.
+  *         LSB First means data is transmitted/received with data bit 0 first, following the start bit.
+  * @rmtoll CR2          MSBFIRST      LL_USART_SetTransferBitOrder
+  * @param  USARTx USART Instance
+  * @param  BitOrder This parameter can be one of the following values:
+  *         @arg @ref LL_USART_BITORDER_LSBFIRST
+  *         @arg @ref LL_USART_BITORDER_MSBFIRST
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetTransferBitOrder(USART_TypeDef *USARTx, uint32_t BitOrder)
+{
+  MODIFY_REG(USARTx->CR2, USART_CR2_MSBFIRST, BitOrder);
+}
+
+/**
+  * @brief  Return transfer bit order (either Less or Most Significant Bit First)
+  * @note   MSB First means data is transmitted/received with the MSB first, following the start bit.
+  *         LSB First means data is transmitted/received with data bit 0 first, following the start bit.
+  * @rmtoll CR2          MSBFIRST      LL_USART_GetTransferBitOrder
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_BITORDER_LSBFIRST
+  *         @arg @ref LL_USART_BITORDER_MSBFIRST
+  */
+__STATIC_INLINE uint32_t LL_USART_GetTransferBitOrder(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_MSBFIRST));
+}
+
+/**
+  * @brief  Enable Auto Baud-Rate Detection
+  * @note   Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not
+  *         Auto Baud Rate detection feature is supported by the USARTx instance.
+  * @rmtoll CR2          ABREN         LL_USART_EnableAutoBaudRate
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableAutoBaudRate(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR2, USART_CR2_ABREN);
+}
+
+/**
+  * @brief  Disable Auto Baud-Rate Detection
+  * @note   Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not
+  *         Auto Baud Rate detection feature is supported by the USARTx instance.
+  * @rmtoll CR2          ABREN         LL_USART_DisableAutoBaudRate
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableAutoBaudRate(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR2, USART_CR2_ABREN);
+}
+
+/**
+  * @brief  Indicate if Auto Baud-Rate Detection mechanism is enabled
+  * @note   Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not
+  *         Auto Baud Rate detection feature is supported by the USARTx instance.
+  * @rmtoll CR2          ABREN         LL_USART_IsEnabledAutoBaud
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledAutoBaud(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR2, USART_CR2_ABREN) == (USART_CR2_ABREN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set Auto Baud-Rate mode bits
+  * @note   Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not
+  *         Auto Baud Rate detection feature is supported by the USARTx instance.
+  * @rmtoll CR2          ABRMODE       LL_USART_SetAutoBaudRateMode
+  * @param  USARTx USART Instance
+  * @param  AutoBaudRateMode This parameter can be one of the following values:
+  *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_STARTBIT
+  *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE
+  *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME
+  *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_55_FRAME
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetAutoBaudRateMode(USART_TypeDef *USARTx, uint32_t AutoBaudRateMode)
+{
+  MODIFY_REG(USARTx->CR2, USART_CR2_ABRMODE, AutoBaudRateMode);
+}
+
+/**
+  * @brief  Return Auto Baud-Rate mode
+  * @note   Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not
+  *         Auto Baud Rate detection feature is supported by the USARTx instance.
+  * @rmtoll CR2          ABRMODE       LL_USART_GetAutoBaudRateMode
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_STARTBIT
+  *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE
+  *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME
+  *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_55_FRAME
+  */
+__STATIC_INLINE uint32_t LL_USART_GetAutoBaudRateMode(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_ABRMODE));
+}
+
+/**
+  * @brief  Enable Receiver Timeout
+  * @rmtoll CR2          RTOEN         LL_USART_EnableRxTimeout
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableRxTimeout(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR2, USART_CR2_RTOEN);
+}
+
+/**
+  * @brief  Disable Receiver Timeout
+  * @rmtoll CR2          RTOEN         LL_USART_DisableRxTimeout
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableRxTimeout(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR2, USART_CR2_RTOEN);
+}
+
+/**
+  * @brief  Indicate if Receiver Timeout feature is enabled
+  * @rmtoll CR2          RTOEN         LL_USART_IsEnabledRxTimeout
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledRxTimeout(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR2, USART_CR2_RTOEN) == (USART_CR2_RTOEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set Address of the USART node.
+  * @note   This is used in multiprocessor communication during Mute mode or Stop mode,
+  *         for wake up with address mark detection.
+  * @note   4bits address node is used when 4-bit Address Detection is selected in ADDM7.
+  *         (b7-b4 should be set to 0)
+  *         8bits address node is used when 7-bit Address Detection is selected in ADDM7.
+  *         (This is used in multiprocessor communication during Mute mode or Stop mode,
+  *         for wake up with 7-bit address mark detection.
+  *         The MSB of the character sent by the transmitter should be equal to 1.
+  *         It may also be used for character detection during normal reception,
+  *         Mute mode inactive (for example, end of block detection in ModBus protocol).
+  *         In this case, the whole received character (8-bit) is compared to the ADD[7:0]
+  *         value and CMF flag is set on match)
+  * @rmtoll CR2          ADD           LL_USART_ConfigNodeAddress\n
+  *         CR2          ADDM7         LL_USART_ConfigNodeAddress
+  * @param  USARTx USART Instance
+  * @param  AddressLen This parameter can be one of the following values:
+  *         @arg @ref LL_USART_ADDRESS_DETECT_4B
+  *         @arg @ref LL_USART_ADDRESS_DETECT_7B
+  * @param  NodeAddress 4 or 7 bit Address of the USART node.
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ConfigNodeAddress(USART_TypeDef *USARTx, uint32_t AddressLen, uint32_t NodeAddress)
+{
+  MODIFY_REG(USARTx->CR2, USART_CR2_ADD | USART_CR2_ADDM7,
+             (uint32_t)(AddressLen | (NodeAddress << USART_CR2_ADD_Pos)));
+}
+
+/**
+  * @brief  Return 8 bit Address of the USART node as set in ADD field of CR2.
+  * @note   If 4-bit Address Detection is selected in ADDM7,
+  *         only 4bits (b3-b0) of returned value are relevant (b31-b4 are not relevant)
+  *         If 7-bit Address Detection is selected in ADDM7,
+  *         only 8bits (b7-b0) of returned value are relevant (b31-b8 are not relevant)
+  * @rmtoll CR2          ADD           LL_USART_GetNodeAddress
+  * @param  USARTx USART Instance
+  * @retval Address of the USART node (Value between Min_Data=0 and Max_Data=255)
+  */
+__STATIC_INLINE uint32_t LL_USART_GetNodeAddress(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_ADD) >> USART_CR2_ADD_Pos);
+}
+
+/**
+  * @brief  Return Length of Node Address used in Address Detection mode (7-bit or 4-bit)
+  * @rmtoll CR2          ADDM7         LL_USART_GetNodeAddressLen
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_ADDRESS_DETECT_4B
+  *         @arg @ref LL_USART_ADDRESS_DETECT_7B
+  */
+__STATIC_INLINE uint32_t LL_USART_GetNodeAddressLen(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_ADDM7));
+}
+
+/**
+  * @brief  Enable RTS HW Flow Control
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll CR3          RTSE          LL_USART_EnableRTSHWFlowCtrl
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableRTSHWFlowCtrl(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR3, USART_CR3_RTSE);
+}
+
+/**
+  * @brief  Disable RTS HW Flow Control
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll CR3          RTSE          LL_USART_DisableRTSHWFlowCtrl
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableRTSHWFlowCtrl(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR3, USART_CR3_RTSE);
+}
+
+/**
+  * @brief  Enable CTS HW Flow Control
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll CR3          CTSE          LL_USART_EnableCTSHWFlowCtrl
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableCTSHWFlowCtrl(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR3, USART_CR3_CTSE);
+}
+
+/**
+  * @brief  Disable CTS HW Flow Control
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll CR3          CTSE          LL_USART_DisableCTSHWFlowCtrl
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableCTSHWFlowCtrl(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR3, USART_CR3_CTSE);
+}
+
+/**
+  * @brief  Configure HW Flow Control mode (both CTS and RTS)
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll CR3          RTSE          LL_USART_SetHWFlowCtrl\n
+  *         CR3          CTSE          LL_USART_SetHWFlowCtrl
+  * @param  USARTx USART Instance
+  * @param  HardwareFlowControl This parameter can be one of the following values:
+  *         @arg @ref LL_USART_HWCONTROL_NONE
+  *         @arg @ref LL_USART_HWCONTROL_RTS
+  *         @arg @ref LL_USART_HWCONTROL_CTS
+  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
+{
+  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
+}
+
+/**
+  * @brief  Return HW Flow Control configuration (both CTS and RTS)
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll CR3          RTSE          LL_USART_GetHWFlowCtrl\n
+  *         CR3          CTSE          LL_USART_GetHWFlowCtrl
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_HWCONTROL_NONE
+  *         @arg @ref LL_USART_HWCONTROL_RTS
+  *         @arg @ref LL_USART_HWCONTROL_CTS
+  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
+  */
+__STATIC_INLINE uint32_t LL_USART_GetHWFlowCtrl(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
+}
+
+/**
+  * @brief  Enable One bit sampling method
+  * @rmtoll CR3          ONEBIT        LL_USART_EnableOneBitSamp
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableOneBitSamp(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR3, USART_CR3_ONEBIT);
+}
+
+/**
+  * @brief  Disable One bit sampling method
+  * @rmtoll CR3          ONEBIT        LL_USART_DisableOneBitSamp
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableOneBitSamp(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR3, USART_CR3_ONEBIT);
+}
+
+/**
+  * @brief  Indicate if One bit sampling method is enabled
+  * @rmtoll CR3          ONEBIT        LL_USART_IsEnabledOneBitSamp
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledOneBitSamp(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR3, USART_CR3_ONEBIT) == (USART_CR3_ONEBIT)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable Overrun detection
+  * @rmtoll CR3          OVRDIS        LL_USART_EnableOverrunDetect
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableOverrunDetect(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR3, USART_CR3_OVRDIS);
+}
+
+/**
+  * @brief  Disable Overrun detection
+  * @rmtoll CR3          OVRDIS        LL_USART_DisableOverrunDetect
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableOverrunDetect(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
+}
+
+/**
+  * @brief  Indicate if Overrun detection is enabled
+  * @rmtoll CR3          OVRDIS        LL_USART_IsEnabledOverrunDetect
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledOverrunDetect(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR3, USART_CR3_OVRDIS) != USART_CR3_OVRDIS) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Select event type for Wake UP Interrupt Flag (WUS[1:0] bits)
+  * @note   Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
+  *         Wake-up from Stop mode feature is supported by the USARTx instance.
+  * @rmtoll CR3          WUS           LL_USART_SetWKUPType
+  * @param  USARTx USART Instance
+  * @param  Type This parameter can be one of the following values:
+  *         @arg @ref LL_USART_WAKEUP_ON_ADDRESS
+  *         @arg @ref LL_USART_WAKEUP_ON_STARTBIT
+  *         @arg @ref LL_USART_WAKEUP_ON_RXNE
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetWKUPType(USART_TypeDef *USARTx, uint32_t Type)
+{
+  MODIFY_REG(USARTx->CR3, USART_CR3_WUS, Type);
+}
+
+/**
+  * @brief  Return event type for Wake UP Interrupt Flag (WUS[1:0] bits)
+  * @note   Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
+  *         Wake-up from Stop mode feature is supported by the USARTx instance.
+  * @rmtoll CR3          WUS           LL_USART_GetWKUPType
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_WAKEUP_ON_ADDRESS
+  *         @arg @ref LL_USART_WAKEUP_ON_STARTBIT
+  *         @arg @ref LL_USART_WAKEUP_ON_RXNE
+  */
+__STATIC_INLINE uint32_t LL_USART_GetWKUPType(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_WUS));
+}
+
+/**
+  * @brief  Configure USART BRR register for achieving expected Baud Rate value.
+  * @note   Compute and set USARTDIV value in BRR Register (full BRR content)
+  *         according to used Peripheral Clock, Oversampling mode, and expected Baud Rate values
+  * @note   Peripheral clock and Baud rate values provided as function parameters should be valid
+  *         (Baud rate value != 0)
+  * @note   In case of oversampling by 16 and 8, BRR content must be greater than or equal to 16d.
+  * @rmtoll BRR          BRR           LL_USART_SetBaudRate
+  * @param  USARTx USART Instance
+  * @param  PeriphClk Peripheral Clock
+  * @param  PrescalerValue This parameter can be one of the following values:
+  *         @arg @ref LL_USART_PRESCALER_DIV1
+  *         @arg @ref LL_USART_PRESCALER_DIV2
+  *         @arg @ref LL_USART_PRESCALER_DIV4
+  *         @arg @ref LL_USART_PRESCALER_DIV6
+  *         @arg @ref LL_USART_PRESCALER_DIV8
+  *         @arg @ref LL_USART_PRESCALER_DIV10
+  *         @arg @ref LL_USART_PRESCALER_DIV12
+  *         @arg @ref LL_USART_PRESCALER_DIV16
+  *         @arg @ref LL_USART_PRESCALER_DIV32
+  *         @arg @ref LL_USART_PRESCALER_DIV64
+  *         @arg @ref LL_USART_PRESCALER_DIV128
+  *         @arg @ref LL_USART_PRESCALER_DIV256
+  * @param  OverSampling This parameter can be one of the following values:
+  *         @arg @ref LL_USART_OVERSAMPLING_16
+  *         @arg @ref LL_USART_OVERSAMPLING_8
+  * @param  BaudRate Baud Rate
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t PrescalerValue,
+                                          uint32_t OverSampling,
+                                          uint32_t BaudRate)
+{
+  uint32_t usartdiv;
+  uint32_t brrtemp;
+
+  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
+  {
+    /* Do not overstep the size of USART_PRESCALER_TAB */
+  }
+  else if (BaudRate == 0U)
+  {
+    /* Can Not divide per 0 */
+  }
+  else if (OverSampling == LL_USART_OVERSAMPLING_8)
+  {
+    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
+    brrtemp = usartdiv & 0xFFF0U;
+    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
+    USARTx->BRR = brrtemp;
+  }
+  else
+  {
+    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
+  }
+}
+
+/**
+  * @brief  Return current Baud Rate value, according to USARTDIV present in BRR register
+  *         (full BRR content), and to used Peripheral Clock and Oversampling mode values
+  * @note   In case of non-initialized or invalid value stored in BRR register, value 0 will be returned.
+  * @note   In case of oversampling by 16 and 8, BRR content must be greater than or equal to 16d.
+  * @rmtoll BRR          BRR           LL_USART_GetBaudRate
+  * @param  USARTx USART Instance
+  * @param  PeriphClk Peripheral Clock
+  * @param  PrescalerValue This parameter can be one of the following values:
+  *         @arg @ref LL_USART_PRESCALER_DIV1
+  *         @arg @ref LL_USART_PRESCALER_DIV2
+  *         @arg @ref LL_USART_PRESCALER_DIV4
+  *         @arg @ref LL_USART_PRESCALER_DIV6
+  *         @arg @ref LL_USART_PRESCALER_DIV8
+  *         @arg @ref LL_USART_PRESCALER_DIV10
+  *         @arg @ref LL_USART_PRESCALER_DIV12
+  *         @arg @ref LL_USART_PRESCALER_DIV16
+  *         @arg @ref LL_USART_PRESCALER_DIV32
+  *         @arg @ref LL_USART_PRESCALER_DIV64
+  *         @arg @ref LL_USART_PRESCALER_DIV128
+  *         @arg @ref LL_USART_PRESCALER_DIV256
+  * @param  OverSampling This parameter can be one of the following values:
+  *         @arg @ref LL_USART_OVERSAMPLING_16
+  *         @arg @ref LL_USART_OVERSAMPLING_8
+  * @retval Baud Rate
+  */
+__STATIC_INLINE uint32_t LL_USART_GetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t PrescalerValue,
+                                              uint32_t OverSampling)
+{
+  uint32_t usartdiv;
+  uint32_t brrresult = 0x0U;
+  uint32_t periphclkpresc = (uint32_t)(PeriphClk / (USART_PRESCALER_TAB[(uint8_t)PrescalerValue]));
+
+  usartdiv = USARTx->BRR;
+
+  if (usartdiv == 0U)
+  {
+    /* Do not perform a division by 0 */
+  }
+  else if (OverSampling == LL_USART_OVERSAMPLING_8)
+  {
+    usartdiv = (uint16_t)((usartdiv & 0xFFF0U) | ((usartdiv & 0x0007U) << 1U)) ;
+    if (usartdiv != 0U)
+    {
+      brrresult = (periphclkpresc * 2U) / usartdiv;
+    }
+  }
+  else
+  {
+    if ((usartdiv & 0xFFFFU) != 0U)
+    {
+      brrresult = periphclkpresc / usartdiv;
+    }
+  }
+  return (brrresult);
+}
+
+/**
+  * @brief  Set Receiver Time Out Value (expressed in nb of bits duration)
+  * @rmtoll RTOR         RTO           LL_USART_SetRxTimeout
+  * @param  USARTx USART Instance
+  * @param  Timeout Value between Min_Data=0x00 and Max_Data=0x00FFFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetRxTimeout(USART_TypeDef *USARTx, uint32_t Timeout)
+{
+  MODIFY_REG(USARTx->RTOR, USART_RTOR_RTO, Timeout);
+}
+
+/**
+  * @brief  Get Receiver Time Out Value (expressed in nb of bits duration)
+  * @rmtoll RTOR         RTO           LL_USART_GetRxTimeout
+  * @param  USARTx USART Instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0x00FFFFFF
+  */
+__STATIC_INLINE uint32_t LL_USART_GetRxTimeout(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->RTOR, USART_RTOR_RTO));
+}
+
+/**
+  * @brief  Set Block Length value in reception
+  * @rmtoll RTOR         BLEN          LL_USART_SetBlockLength
+  * @param  USARTx USART Instance
+  * @param  BlockLength Value between Min_Data=0x00 and Max_Data=0xFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetBlockLength(USART_TypeDef *USARTx, uint32_t BlockLength)
+{
+  MODIFY_REG(USARTx->RTOR, USART_RTOR_BLEN, BlockLength << USART_RTOR_BLEN_Pos);
+}
+
+/**
+  * @brief  Get Block Length value in reception
+  * @rmtoll RTOR         BLEN          LL_USART_GetBlockLength
+  * @param  USARTx USART Instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
+  */
+__STATIC_INLINE uint32_t LL_USART_GetBlockLength(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->RTOR, USART_RTOR_BLEN) >> USART_RTOR_BLEN_Pos);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EF_Configuration_IRDA Configuration functions related to Irda feature
+  * @{
+  */
+
+/**
+  * @brief  Enable IrDA mode
+  * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
+  *         IrDA feature is supported by the USARTx instance.
+  * @rmtoll CR3          IREN          LL_USART_EnableIrda
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIrda(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR3, USART_CR3_IREN);
+}
+
+/**
+  * @brief  Disable IrDA mode
+  * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
+  *         IrDA feature is supported by the USARTx instance.
+  * @rmtoll CR3          IREN          LL_USART_DisableIrda
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIrda(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR3, USART_CR3_IREN);
+}
+
+/**
+  * @brief  Indicate if IrDA mode is enabled
+  * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
+  *         IrDA feature is supported by the USARTx instance.
+  * @rmtoll CR3          IREN          LL_USART_IsEnabledIrda
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIrda(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR3, USART_CR3_IREN) == (USART_CR3_IREN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Configure IrDA Power Mode (Normal or Low Power)
+  * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
+  *         IrDA feature is supported by the USARTx instance.
+  * @rmtoll CR3          IRLP          LL_USART_SetIrdaPowerMode
+  * @param  USARTx USART Instance
+  * @param  PowerMode This parameter can be one of the following values:
+  *         @arg @ref LL_USART_IRDA_POWER_NORMAL
+  *         @arg @ref LL_USART_IRDA_POWER_LOW
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetIrdaPowerMode(USART_TypeDef *USARTx, uint32_t PowerMode)
+{
+  MODIFY_REG(USARTx->CR3, USART_CR3_IRLP, PowerMode);
+}
+
+/**
+  * @brief  Retrieve IrDA Power Mode configuration (Normal or Low Power)
+  * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
+  *         IrDA feature is supported by the USARTx instance.
+  * @rmtoll CR3          IRLP          LL_USART_GetIrdaPowerMode
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_IRDA_POWER_NORMAL
+  *         @arg @ref LL_USART_PHASE_2EDGE
+  */
+__STATIC_INLINE uint32_t LL_USART_GetIrdaPowerMode(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_IRLP));
+}
+
+/**
+  * @brief  Set Irda prescaler value, used for dividing the USART clock source
+  *         to achieve the Irda Low Power frequency (8 bits value)
+  * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
+  *         IrDA feature is supported by the USARTx instance.
+  * @rmtoll GTPR         PSC           LL_USART_SetIrdaPrescaler
+  * @param  USARTx USART Instance
+  * @param  PrescalerValue Value between Min_Data=0x00 and Max_Data=0xFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetIrdaPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue)
+{
+  MODIFY_REG(USARTx->GTPR, (uint16_t)USART_GTPR_PSC, (uint16_t)PrescalerValue);
+}
+
+/**
+  * @brief  Return Irda prescaler value, used for dividing the USART clock source
+  *         to achieve the Irda Low Power frequency (8 bits value)
+  * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
+  *         IrDA feature is supported by the USARTx instance.
+  * @rmtoll GTPR         PSC           LL_USART_GetIrdaPrescaler
+  * @param  USARTx USART Instance
+  * @retval Irda prescaler value (Value between Min_Data=0x00 and Max_Data=0xFF)
+  */
+__STATIC_INLINE uint32_t LL_USART_GetIrdaPrescaler(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_PSC));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EF_Configuration_Smartcard Configuration functions related to Smartcard feature
+  * @{
+  */
+
+/**
+  * @brief  Enable Smartcard NACK transmission
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll CR3          NACK          LL_USART_EnableSmartcardNACK
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableSmartcardNACK(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR3, USART_CR3_NACK);
+}
+
+/**
+  * @brief  Disable Smartcard NACK transmission
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll CR3          NACK          LL_USART_DisableSmartcardNACK
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableSmartcardNACK(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR3, USART_CR3_NACK);
+}
+
+/**
+  * @brief  Indicate if Smartcard NACK transmission is enabled
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll CR3          NACK          LL_USART_IsEnabledSmartcardNACK
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledSmartcardNACK(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR3, USART_CR3_NACK) == (USART_CR3_NACK)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable Smartcard mode
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll CR3          SCEN          LL_USART_EnableSmartcard
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableSmartcard(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR3, USART_CR3_SCEN);
+}
+
+/**
+  * @brief  Disable Smartcard mode
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll CR3          SCEN          LL_USART_DisableSmartcard
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableSmartcard(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR3, USART_CR3_SCEN);
+}
+
+/**
+  * @brief  Indicate if Smartcard mode is enabled
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll CR3          SCEN          LL_USART_IsEnabledSmartcard
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledSmartcard(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR3, USART_CR3_SCEN) == (USART_CR3_SCEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set Smartcard Auto-Retry Count value (SCARCNT[2:0] bits)
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @note   This bit-field specifies the number of retries in transmit and receive, in Smartcard mode.
+  *         In transmission mode, it specifies the number of automatic retransmission retries, before
+  *         generating a transmission error (FE bit set).
+  *         In reception mode, it specifies the number or erroneous reception trials, before generating a
+  *         reception error (RXNE and PE bits set)
+  * @rmtoll CR3          SCARCNT       LL_USART_SetSmartcardAutoRetryCount
+  * @param  USARTx USART Instance
+  * @param  AutoRetryCount Value between Min_Data=0 and Max_Data=7
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetSmartcardAutoRetryCount(USART_TypeDef *USARTx, uint32_t AutoRetryCount)
+{
+  MODIFY_REG(USARTx->CR3, USART_CR3_SCARCNT, AutoRetryCount << USART_CR3_SCARCNT_Pos);
+}
+
+/**
+  * @brief  Return Smartcard Auto-Retry Count value (SCARCNT[2:0] bits)
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll CR3          SCARCNT       LL_USART_GetSmartcardAutoRetryCount
+  * @param  USARTx USART Instance
+  * @retval Smartcard Auto-Retry Count value (Value between Min_Data=0 and Max_Data=7)
+  */
+__STATIC_INLINE uint32_t LL_USART_GetSmartcardAutoRetryCount(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_SCARCNT) >> USART_CR3_SCARCNT_Pos);
+}
+
+/**
+  * @brief  Set Smartcard prescaler value, used for dividing the USART clock
+  *         source to provide the SMARTCARD Clock (5 bits value)
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll GTPR         PSC           LL_USART_SetSmartcardPrescaler
+  * @param  USARTx USART Instance
+  * @param  PrescalerValue Value between Min_Data=0 and Max_Data=31
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetSmartcardPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue)
+{
+  MODIFY_REG(USARTx->GTPR, (uint16_t)USART_GTPR_PSC, (uint16_t)PrescalerValue);
+}
+
+/**
+  * @brief  Return Smartcard prescaler value, used for dividing the USART clock
+  *         source to provide the SMARTCARD Clock (5 bits value)
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll GTPR         PSC           LL_USART_GetSmartcardPrescaler
+  * @param  USARTx USART Instance
+  * @retval Smartcard prescaler value (Value between Min_Data=0 and Max_Data=31)
+  */
+__STATIC_INLINE uint32_t LL_USART_GetSmartcardPrescaler(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_PSC));
+}
+
+/**
+  * @brief  Set Smartcard Guard time value, expressed in nb of baud clocks periods
+  *         (GT[7:0] bits : Guard time value)
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll GTPR         GT            LL_USART_SetSmartcardGuardTime
+  * @param  USARTx USART Instance
+  * @param  GuardTime Value between Min_Data=0x00 and Max_Data=0xFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetSmartcardGuardTime(USART_TypeDef *USARTx, uint32_t GuardTime)
+{
+  MODIFY_REG(USARTx->GTPR, (uint16_t)USART_GTPR_GT, (uint16_t)(GuardTime << USART_GTPR_GT_Pos));
+}
+
+/**
+  * @brief  Return Smartcard Guard time value, expressed in nb of baud clocks periods
+  *         (GT[7:0] bits : Guard time value)
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll GTPR         GT            LL_USART_GetSmartcardGuardTime
+  * @param  USARTx USART Instance
+  * @retval Smartcard Guard time value (Value between Min_Data=0x00 and Max_Data=0xFF)
+  */
+__STATIC_INLINE uint32_t LL_USART_GetSmartcardGuardTime(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_GT) >> USART_GTPR_GT_Pos);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EF_Configuration_HalfDuplex Configuration functions related to Half Duplex feature
+  * @{
+  */
+
+/**
+  * @brief  Enable Single Wire Half-Duplex mode
+  * @note   Macro IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
+  *         Half-Duplex mode is supported by the USARTx instance.
+  * @rmtoll CR3          HDSEL         LL_USART_EnableHalfDuplex
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableHalfDuplex(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
+}
+
+/**
+  * @brief  Disable Single Wire Half-Duplex mode
+  * @note   Macro IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
+  *         Half-Duplex mode is supported by the USARTx instance.
+  * @rmtoll CR3          HDSEL         LL_USART_DisableHalfDuplex
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableHalfDuplex(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR3, USART_CR3_HDSEL);
+}
+
+/**
+  * @brief  Indicate if Single Wire Half-Duplex mode is enabled
+  * @note   Macro IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
+  *         Half-Duplex mode is supported by the USARTx instance.
+  * @rmtoll CR3          HDSEL         LL_USART_IsEnabledHalfDuplex
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledHalfDuplex(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR3, USART_CR3_HDSEL) == (USART_CR3_HDSEL)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EF_Configuration_SPI_SLAVE Configuration functions related to SPI Slave feature
+  * @{
+  */
+/**
+  * @brief  Enable SPI Synchronous Slave mode
+  * @note   Macro IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not
+  *         SPI Slave mode feature is supported by the USARTx instance.
+  * @rmtoll CR2          SLVEN         LL_USART_EnableSPISlave
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableSPISlave(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR2, USART_CR2_SLVEN);
+}
+
+/**
+  * @brief  Disable SPI Synchronous Slave mode
+  * @note   Macro IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not
+  *         SPI Slave mode feature is supported by the USARTx instance.
+  * @rmtoll CR2          SLVEN         LL_USART_DisableSPISlave
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableSPISlave(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR2, USART_CR2_SLVEN);
+}
+
+/**
+  * @brief  Indicate if  SPI Synchronous Slave mode is enabled
+  * @note   Macro IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not
+  *         SPI Slave mode feature is supported by the USARTx instance.
+  * @rmtoll CR2          SLVEN         LL_USART_IsEnabledSPISlave
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledSPISlave(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR2, USART_CR2_SLVEN) == (USART_CR2_SLVEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable SPI Slave Selection using NSS input pin
+  * @note   Macro IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not
+  *         SPI Slave mode feature is supported by the USARTx instance.
+  * @note   SPI Slave Selection depends on NSS input pin
+  *         (The slave is selected when NSS is low and deselected when NSS is high).
+  * @rmtoll CR2          DIS_NSS       LL_USART_EnableSPISlaveSelect
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableSPISlaveSelect(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR2, USART_CR2_DIS_NSS);
+}
+
+/**
+  * @brief  Disable SPI Slave Selection using NSS input pin
+  * @note   Macro IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not
+  *         SPI Slave mode feature is supported by the USARTx instance.
+  * @note   SPI Slave will be always selected and NSS input pin will be ignored.
+  * @rmtoll CR2          DIS_NSS       LL_USART_DisableSPISlaveSelect
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableSPISlaveSelect(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR2, USART_CR2_DIS_NSS);
+}
+
+/**
+  * @brief  Indicate if  SPI Slave Selection depends on NSS input pin
+  * @note   Macro IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not
+  *         SPI Slave mode feature is supported by the USARTx instance.
+  * @rmtoll CR2          DIS_NSS       LL_USART_IsEnabledSPISlaveSelect
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledSPISlaveSelect(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR2, USART_CR2_DIS_NSS) != (USART_CR2_DIS_NSS)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EF_Configuration_LIN Configuration functions related to LIN feature
+  * @{
+  */
+
+/**
+  * @brief  Set LIN Break Detection Length
+  * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
+  *         LIN feature is supported by the USARTx instance.
+  * @rmtoll CR2          LBDL          LL_USART_SetLINBrkDetectionLen
+  * @param  USARTx USART Instance
+  * @param  LINBDLength This parameter can be one of the following values:
+  *         @arg @ref LL_USART_LINBREAK_DETECT_10B
+  *         @arg @ref LL_USART_LINBREAK_DETECT_11B
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetLINBrkDetectionLen(USART_TypeDef *USARTx, uint32_t LINBDLength)
+{
+  MODIFY_REG(USARTx->CR2, USART_CR2_LBDL, LINBDLength);
+}
+
+/**
+  * @brief  Return LIN Break Detection Length
+  * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
+  *         LIN feature is supported by the USARTx instance.
+  * @rmtoll CR2          LBDL          LL_USART_GetLINBrkDetectionLen
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_LINBREAK_DETECT_10B
+  *         @arg @ref LL_USART_LINBREAK_DETECT_11B
+  */
+__STATIC_INLINE uint32_t LL_USART_GetLINBrkDetectionLen(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_LBDL));
+}
+
+/**
+  * @brief  Enable LIN mode
+  * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
+  *         LIN feature is supported by the USARTx instance.
+  * @rmtoll CR2          LINEN         LL_USART_EnableLIN
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableLIN(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR2, USART_CR2_LINEN);
+}
+
+/**
+  * @brief  Disable LIN mode
+  * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
+  *         LIN feature is supported by the USARTx instance.
+  * @rmtoll CR2          LINEN         LL_USART_DisableLIN
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableLIN(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR2, USART_CR2_LINEN);
+}
+
+/**
+  * @brief  Indicate if LIN mode is enabled
+  * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
+  *         LIN feature is supported by the USARTx instance.
+  * @rmtoll CR2          LINEN         LL_USART_IsEnabledLIN
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledLIN(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR2, USART_CR2_LINEN) == (USART_CR2_LINEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EF_Configuration_DE Configuration functions related to Driver Enable feature
+  * @{
+  */
+
+/**
+  * @brief  Set DEDT (Driver Enable De-Assertion Time), Time value expressed on 5 bits ([4:0] bits).
+  * @note   Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
+  *         Driver Enable feature is supported by the USARTx instance.
+  * @rmtoll CR1          DEDT          LL_USART_SetDEDeassertionTime
+  * @param  USARTx USART Instance
+  * @param  Time Value between Min_Data=0 and Max_Data=31
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetDEDeassertionTime(USART_TypeDef *USARTx, uint32_t Time)
+{
+  MODIFY_REG(USARTx->CR1, USART_CR1_DEDT, Time << USART_CR1_DEDT_Pos);
+}
+
+/**
+  * @brief  Return DEDT (Driver Enable De-Assertion Time)
+  * @note   Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
+  *         Driver Enable feature is supported by the USARTx instance.
+  * @rmtoll CR1          DEDT          LL_USART_GetDEDeassertionTime
+  * @param  USARTx USART Instance
+  * @retval Time value expressed on 5 bits ([4:0] bits) : Value between Min_Data=0 and Max_Data=31
+  */
+__STATIC_INLINE uint32_t LL_USART_GetDEDeassertionTime(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_DEDT) >> USART_CR1_DEDT_Pos);
+}
+
+/**
+  * @brief  Set DEAT (Driver Enable Assertion Time), Time value expressed on 5 bits ([4:0] bits).
+  * @note   Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
+  *         Driver Enable feature is supported by the USARTx instance.
+  * @rmtoll CR1          DEAT          LL_USART_SetDEAssertionTime
+  * @param  USARTx USART Instance
+  * @param  Time Value between Min_Data=0 and Max_Data=31
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetDEAssertionTime(USART_TypeDef *USARTx, uint32_t Time)
+{
+  MODIFY_REG(USARTx->CR1, USART_CR1_DEAT, Time << USART_CR1_DEAT_Pos);
+}
+
+/**
+  * @brief  Return DEAT (Driver Enable Assertion Time)
+  * @note   Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
+  *         Driver Enable feature is supported by the USARTx instance.
+  * @rmtoll CR1          DEAT          LL_USART_GetDEAssertionTime
+  * @param  USARTx USART Instance
+  * @retval Time value expressed on 5 bits ([4:0] bits) : Value between Min_Data=0 and Max_Data=31
+  */
+__STATIC_INLINE uint32_t LL_USART_GetDEAssertionTime(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_DEAT) >> USART_CR1_DEAT_Pos);
+}
+
+/**
+  * @brief  Enable Driver Enable (DE) Mode
+  * @note   Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
+  *         Driver Enable feature is supported by the USARTx instance.
+  * @rmtoll CR3          DEM           LL_USART_EnableDEMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableDEMode(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR3, USART_CR3_DEM);
+}
+
+/**
+  * @brief  Disable Driver Enable (DE) Mode
+  * @note   Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
+  *         Driver Enable feature is supported by the USARTx instance.
+  * @rmtoll CR3          DEM           LL_USART_DisableDEMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableDEMode(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR3, USART_CR3_DEM);
+}
+
+/**
+  * @brief  Indicate if Driver Enable (DE) Mode is enabled
+  * @note   Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
+  *         Driver Enable feature is supported by the USARTx instance.
+  * @rmtoll CR3          DEM           LL_USART_IsEnabledDEMode
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledDEMode(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR3, USART_CR3_DEM) == (USART_CR3_DEM)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Select Driver Enable Polarity
+  * @note   Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
+  *         Driver Enable feature is supported by the USARTx instance.
+  * @rmtoll CR3          DEP           LL_USART_SetDESignalPolarity
+  * @param  USARTx USART Instance
+  * @param  Polarity This parameter can be one of the following values:
+  *         @arg @ref LL_USART_DE_POLARITY_HIGH
+  *         @arg @ref LL_USART_DE_POLARITY_LOW
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetDESignalPolarity(USART_TypeDef *USARTx, uint32_t Polarity)
+{
+  MODIFY_REG(USARTx->CR3, USART_CR3_DEP, Polarity);
+}
+
+/**
+  * @brief  Return Driver Enable Polarity
+  * @note   Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
+  *         Driver Enable feature is supported by the USARTx instance.
+  * @rmtoll CR3          DEP           LL_USART_GetDESignalPolarity
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_DE_POLARITY_HIGH
+  *         @arg @ref LL_USART_DE_POLARITY_LOW
+  */
+__STATIC_INLINE uint32_t LL_USART_GetDESignalPolarity(USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_DEP));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EF_AdvancedConfiguration Advanced Configurations services
+  * @{
+  */
+
+/**
+  * @brief  Perform basic configuration of USART for enabling use in Asynchronous Mode (UART)
+  * @note   In UART mode, the following bits must be kept cleared:
+  *           - LINEN bit in the USART_CR2 register,
+  *           - CLKEN bit in the USART_CR2 register,
+  *           - SCEN bit in the USART_CR3 register,
+  *           - IREN bit in the USART_CR3 register,
+  *           - HDSEL bit in the USART_CR3 register.
+  * @note   Call of this function is equivalent to following function call sequence :
+  *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
+  *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
+  *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
+  *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
+  *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
+  * @note   Other remaining configurations items related to Asynchronous Mode
+  *         (as Baud Rate, Word length, Parity, ...) should be set using
+  *         dedicated functions
+  * @rmtoll CR2          LINEN         LL_USART_ConfigAsyncMode\n
+  *         CR2          CLKEN         LL_USART_ConfigAsyncMode\n
+  *         CR3          SCEN          LL_USART_ConfigAsyncMode\n
+  *         CR3          IREN          LL_USART_ConfigAsyncMode\n
+  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
+{
+  /* In Asynchronous mode, the following bits must be kept cleared:
+  - LINEN, CLKEN bits in the USART_CR2 register,
+  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
+  */
+  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
+  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
+}
+
+/**
+  * @brief  Perform basic configuration of USART for enabling use in Synchronous Mode
+  * @note   In Synchronous mode, the following bits must be kept cleared:
+  *           - LINEN bit in the USART_CR2 register,
+  *           - SCEN bit in the USART_CR3 register,
+  *           - IREN bit in the USART_CR3 register,
+  *           - HDSEL bit in the USART_CR3 register.
+  *         This function also sets the USART in Synchronous mode.
+  * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
+  *         Synchronous mode is supported by the USARTx instance.
+  * @note   Call of this function is equivalent to following function call sequence :
+  *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
+  *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
+  *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
+  *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
+  *         - Set CLKEN in CR2 using @ref LL_USART_EnableSCLKOutput() function
+  * @note   Other remaining configurations items related to Synchronous Mode
+  *         (as Baud Rate, Word length, Parity, Clock Polarity, ...) should be set using
+  *         dedicated functions
+  * @rmtoll CR2          LINEN         LL_USART_ConfigSyncMode\n
+  *         CR2          CLKEN         LL_USART_ConfigSyncMode\n
+  *         CR3          SCEN          LL_USART_ConfigSyncMode\n
+  *         CR3          IREN          LL_USART_ConfigSyncMode\n
+  *         CR3          HDSEL         LL_USART_ConfigSyncMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ConfigSyncMode(USART_TypeDef *USARTx)
+{
+  /* In Synchronous mode, the following bits must be kept cleared:
+  - LINEN bit in the USART_CR2 register,
+  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
+  */
+  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN));
+  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
+  /* set the UART/USART in Synchronous mode */
+  SET_BIT(USARTx->CR2, USART_CR2_CLKEN);
+}
+
+/**
+  * @brief  Perform basic configuration of USART for enabling use in LIN Mode
+  * @note   In LIN mode, the following bits must be kept cleared:
+  *           - STOP and CLKEN bits in the USART_CR2 register,
+  *           - SCEN bit in the USART_CR3 register,
+  *           - IREN bit in the USART_CR3 register,
+  *           - HDSEL bit in the USART_CR3 register.
+  *         This function also set the UART/USART in LIN mode.
+  * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
+  *         LIN feature is supported by the USARTx instance.
+  * @note   Call of this function is equivalent to following function call sequence :
+  *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
+  *         - Clear STOP in CR2 using @ref LL_USART_SetStopBitsLength() function
+  *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
+  *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
+  *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
+  *         - Set LINEN in CR2 using @ref LL_USART_EnableLIN() function
+  * @note   Other remaining configurations items related to LIN Mode
+  *         (as Baud Rate, Word length, LIN Break Detection Length, ...) should be set using
+  *         dedicated functions
+  * @rmtoll CR2          CLKEN         LL_USART_ConfigLINMode\n
+  *         CR2          STOP          LL_USART_ConfigLINMode\n
+  *         CR2          LINEN         LL_USART_ConfigLINMode\n
+  *         CR3          IREN          LL_USART_ConfigLINMode\n
+  *         CR3          SCEN          LL_USART_ConfigLINMode\n
+  *         CR3          HDSEL         LL_USART_ConfigLINMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ConfigLINMode(USART_TypeDef *USARTx)
+{
+  /* In LIN mode, the following bits must be kept cleared:
+  - STOP and CLKEN bits in the USART_CR2 register,
+  - IREN, SCEN and HDSEL bits in the USART_CR3 register.
+  */
+  CLEAR_BIT(USARTx->CR2, (USART_CR2_CLKEN | USART_CR2_STOP));
+  CLEAR_BIT(USARTx->CR3, (USART_CR3_IREN | USART_CR3_SCEN | USART_CR3_HDSEL));
+  /* Set the UART/USART in LIN mode */
+  SET_BIT(USARTx->CR2, USART_CR2_LINEN);
+}
+
+/**
+  * @brief  Perform basic configuration of USART for enabling use in Half Duplex Mode
+  * @note   In Half Duplex mode, the following bits must be kept cleared:
+  *           - LINEN bit in the USART_CR2 register,
+  *           - CLKEN bit in the USART_CR2 register,
+  *           - SCEN bit in the USART_CR3 register,
+  *           - IREN bit in the USART_CR3 register,
+  *         This function also sets the UART/USART in Half Duplex mode.
+  * @note   Macro IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
+  *         Half-Duplex mode is supported by the USARTx instance.
+  * @note   Call of this function is equivalent to following function call sequence :
+  *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
+  *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
+  *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
+  *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
+  *         - Set HDSEL in CR3 using @ref LL_USART_EnableHalfDuplex() function
+  * @note   Other remaining configurations items related to Half Duplex Mode
+  *         (as Baud Rate, Word length, Parity, ...) should be set using
+  *         dedicated functions
+  * @rmtoll CR2          LINEN         LL_USART_ConfigHalfDuplexMode\n
+  *         CR2          CLKEN         LL_USART_ConfigHalfDuplexMode\n
+  *         CR3          HDSEL         LL_USART_ConfigHalfDuplexMode\n
+  *         CR3          SCEN          LL_USART_ConfigHalfDuplexMode\n
+  *         CR3          IREN          LL_USART_ConfigHalfDuplexMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ConfigHalfDuplexMode(USART_TypeDef *USARTx)
+{
+  /* In Half Duplex mode, the following bits must be kept cleared:
+  - LINEN and CLKEN bits in the USART_CR2 register,
+  - SCEN and IREN bits in the USART_CR3 register.
+  */
+  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
+  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN));
+  /* set the UART/USART in Half Duplex mode */
+  SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
+}
+
+/**
+  * @brief  Perform basic configuration of USART for enabling use in Smartcard Mode
+  * @note   In Smartcard mode, the following bits must be kept cleared:
+  *           - LINEN bit in the USART_CR2 register,
+  *           - IREN bit in the USART_CR3 register,
+  *           - HDSEL bit in the USART_CR3 register.
+  *         This function also configures Stop bits to 1.5 bits and
+  *         sets the USART in Smartcard mode (SCEN bit).
+  *         Clock Output is also enabled (CLKEN).
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @note   Call of this function is equivalent to following function call sequence :
+  *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
+  *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
+  *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
+  *         - Configure STOP in CR2 using @ref LL_USART_SetStopBitsLength() function
+  *         - Set CLKEN in CR2 using @ref LL_USART_EnableSCLKOutput() function
+  *         - Set SCEN in CR3 using @ref LL_USART_EnableSmartcard() function
+  * @note   Other remaining configurations items related to Smartcard Mode
+  *         (as Baud Rate, Word length, Parity, ...) should be set using
+  *         dedicated functions
+  * @rmtoll CR2          LINEN         LL_USART_ConfigSmartcardMode\n
+  *         CR2          STOP          LL_USART_ConfigSmartcardMode\n
+  *         CR2          CLKEN         LL_USART_ConfigSmartcardMode\n
+  *         CR3          HDSEL         LL_USART_ConfigSmartcardMode\n
+  *         CR3          SCEN          LL_USART_ConfigSmartcardMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ConfigSmartcardMode(USART_TypeDef *USARTx)
+{
+  /* In Smartcard mode, the following bits must be kept cleared:
+  - LINEN bit in the USART_CR2 register,
+  - IREN and HDSEL bits in the USART_CR3 register.
+  */
+  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN));
+  CLEAR_BIT(USARTx->CR3, (USART_CR3_IREN | USART_CR3_HDSEL));
+  /* Configure Stop bits to 1.5 bits */
+  /* Synchronous mode is activated by default */
+  SET_BIT(USARTx->CR2, (USART_CR2_STOP_0 | USART_CR2_STOP_1 | USART_CR2_CLKEN));
+  /* set the UART/USART in Smartcard mode */
+  SET_BIT(USARTx->CR3, USART_CR3_SCEN);
+}
+
+/**
+  * @brief  Perform basic configuration of USART for enabling use in Irda Mode
+  * @note   In IRDA mode, the following bits must be kept cleared:
+  *           - LINEN bit in the USART_CR2 register,
+  *           - STOP and CLKEN bits in the USART_CR2 register,
+  *           - SCEN bit in the USART_CR3 register,
+  *           - HDSEL bit in the USART_CR3 register.
+  *         This function also sets the UART/USART in IRDA mode (IREN bit).
+  * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
+  *         IrDA feature is supported by the USARTx instance.
+  * @note   Call of this function is equivalent to following function call sequence :
+  *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
+  *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
+  *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
+  *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
+  *         - Configure STOP in CR2 using @ref LL_USART_SetStopBitsLength() function
+  *         - Set IREN in CR3 using @ref LL_USART_EnableIrda() function
+  * @note   Other remaining configurations items related to Irda Mode
+  *         (as Baud Rate, Word length, Power mode, ...) should be set using
+  *         dedicated functions
+  * @rmtoll CR2          LINEN         LL_USART_ConfigIrdaMode\n
+  *         CR2          CLKEN         LL_USART_ConfigIrdaMode\n
+  *         CR2          STOP          LL_USART_ConfigIrdaMode\n
+  *         CR3          SCEN          LL_USART_ConfigIrdaMode\n
+  *         CR3          HDSEL         LL_USART_ConfigIrdaMode\n
+  *         CR3          IREN          LL_USART_ConfigIrdaMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ConfigIrdaMode(USART_TypeDef *USARTx)
+{
+  /* In IRDA mode, the following bits must be kept cleared:
+  - LINEN, STOP and CLKEN bits in the USART_CR2 register,
+  - SCEN and HDSEL bits in the USART_CR3 register.
+  */
+  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN | USART_CR2_STOP));
+  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL));
+  /* set the UART/USART in IRDA mode */
+  SET_BIT(USARTx->CR3, USART_CR3_IREN);
+}
+
+/**
+  * @brief  Perform basic configuration of USART for enabling use in Multi processor Mode
+  *         (several USARTs connected in a network, one of the USARTs can be the master,
+  *         its TX output connected to the RX inputs of the other slaves USARTs).
+  * @note   In MultiProcessor mode, the following bits must be kept cleared:
+  *           - LINEN bit in the USART_CR2 register,
+  *           - CLKEN bit in the USART_CR2 register,
+  *           - SCEN bit in the USART_CR3 register,
+  *           - IREN bit in the USART_CR3 register,
+  *           - HDSEL bit in the USART_CR3 register.
+  * @note   Call of this function is equivalent to following function call sequence :
+  *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
+  *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
+  *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
+  *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
+  *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
+  * @note   Other remaining configurations items related to Multi processor Mode
+  *         (as Baud Rate, Wake Up Method, Node address, ...) should be set using
+  *         dedicated functions
+  * @rmtoll CR2          LINEN         LL_USART_ConfigMultiProcessMode\n
+  *         CR2          CLKEN         LL_USART_ConfigMultiProcessMode\n
+  *         CR3          SCEN          LL_USART_ConfigMultiProcessMode\n
+  *         CR3          HDSEL         LL_USART_ConfigMultiProcessMode\n
+  *         CR3          IREN          LL_USART_ConfigMultiProcessMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ConfigMultiProcessMode(USART_TypeDef *USARTx)
+{
+  /* In Multi Processor mode, the following bits must be kept cleared:
+  - LINEN and CLKEN bits in the USART_CR2 register,
+  - IREN, SCEN and HDSEL bits in the USART_CR3 register.
+  */
+  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
+  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EF_FLAG_Management FLAG_Management
+  * @{
+  */
+
+/**
+  * @brief  Check if the USART Parity Error Flag is set or not
+  * @rmtoll ISR          PE            LL_USART_IsActiveFlag_PE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_PE(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_PE) == (USART_ISR_PE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART Framing Error Flag is set or not
+  * @rmtoll ISR          FE            LL_USART_IsActiveFlag_FE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART Noise error detected Flag is set or not
+  * @rmtoll ISR          NE            LL_USART_IsActiveFlag_NE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_NE(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART OverRun Error Flag is set or not
+  * @rmtoll ISR          ORE           LL_USART_IsActiveFlag_ORE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ORE(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART IDLE line detected Flag is set or not
+  * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
+}
+
+/* Legacy define */
+#define LL_USART_IsActiveFlag_RXNE  LL_USART_IsActiveFlag_RXNE_RXFNE
+
+/**
+  * @brief  Check if the USART Read Data Register or USART RX FIFO Not Empty Flag is set or not
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll ISR          RXNE_RXFNE    LL_USART_IsActiveFlag_RXNE_RXFNE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE_RXFNE(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART Transmission Complete Flag is set or not
+  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
+}
+
+/* Legacy define */
+#define LL_USART_IsActiveFlag_TXE  LL_USART_IsActiveFlag_TXE_TXFNF
+
+/**
+  * @brief  Check if the USART Transmit Data Register Empty or USART TX FIFO Not Full Flag is set or not
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll ISR          TXE_TXFNF     LL_USART_IsActiveFlag_TXE_TXFNF
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE_TXFNF(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART LIN Break Detection Flag is set or not
+  * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
+  *         LIN feature is supported by the USARTx instance.
+  * @rmtoll ISR          LBDF          LL_USART_IsActiveFlag_LBD
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_LBD(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_LBDF) == (USART_ISR_LBDF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART CTS interrupt Flag is set or not
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll ISR          CTSIF         LL_USART_IsActiveFlag_nCTS
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_nCTS(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_CTSIF) == (USART_ISR_CTSIF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART CTS Flag is set or not
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll ISR          CTS           LL_USART_IsActiveFlag_CTS
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_CTS(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_CTS) == (USART_ISR_CTS)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART Receiver Time Out Flag is set or not
+  * @rmtoll ISR          RTOF          LL_USART_IsActiveFlag_RTO
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RTO(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_RTOF) == (USART_ISR_RTOF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART End Of Block Flag is set or not
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll ISR          EOBF          LL_USART_IsActiveFlag_EOB
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_EOB(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_EOBF) == (USART_ISR_EOBF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the SPI Slave Underrun error flag is set or not
+  * @note   Macro IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not
+  *         SPI Slave mode feature is supported by the USARTx instance.
+  * @rmtoll ISR          UDR           LL_USART_IsActiveFlag_UDR
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_UDR(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_UDR) == (USART_ISR_UDR)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART Auto-Baud Rate Error Flag is set or not
+  * @note   Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not
+  *         Auto Baud Rate detection feature is supported by the USARTx instance.
+  * @rmtoll ISR          ABRE          LL_USART_IsActiveFlag_ABRE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ABRE(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_ABRE) == (USART_ISR_ABRE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART Auto-Baud Rate Flag is set or not
+  * @note   Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not
+  *         Auto Baud Rate detection feature is supported by the USARTx instance.
+  * @rmtoll ISR          ABRF          LL_USART_IsActiveFlag_ABR
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ABR(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_ABRF) == (USART_ISR_ABRF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART Busy Flag is set or not
+  * @rmtoll ISR          BUSY          LL_USART_IsActiveFlag_BUSY
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_BUSY(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_BUSY) == (USART_ISR_BUSY)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART Character Match Flag is set or not
+  * @rmtoll ISR          CMF           LL_USART_IsActiveFlag_CM
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_CM(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_CMF) == (USART_ISR_CMF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART Send Break Flag is set or not
+  * @rmtoll ISR          SBKF          LL_USART_IsActiveFlag_SBK
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_SBK(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_SBKF) == (USART_ISR_SBKF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART Receive Wake Up from mute mode Flag is set or not
+  * @rmtoll ISR          RWU           LL_USART_IsActiveFlag_RWU
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RWU(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_RWU) == (USART_ISR_RWU)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART Wake Up from stop mode Flag is set or not
+  * @note   Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
+  *         Wake-up from Stop mode feature is supported by the USARTx instance.
+  * @rmtoll ISR          WUF           LL_USART_IsActiveFlag_WKUP
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_WKUP(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_WUF) == (USART_ISR_WUF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART Transmit Enable Acknowledge Flag is set or not
+  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART Receive Enable Acknowledge Flag is set or not
+  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART TX FIFO Empty Flag is set or not
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll ISR          TXFE          LL_USART_IsActiveFlag_TXFE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXFE(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_TXFE) == (USART_ISR_TXFE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART RX FIFO Full Flag is set or not
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll ISR          RXFF          LL_USART_IsActiveFlag_RXFF
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXFF(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_RXFF) == (USART_ISR_RXFF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the Smartcard Transmission Complete Before Guard Time Flag is set or not
+  * @rmtoll ISR          TCBGT         LL_USART_IsActiveFlag_TCBGT
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TCBGT(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_TCBGT) == (USART_ISR_TCBGT)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART TX FIFO Threshold Flag is set or not
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll ISR          TXFT          LL_USART_IsActiveFlag_TXFT
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXFT(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_TXFT) == (USART_ISR_TXFT)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART RX FIFO Threshold Flag is set or not
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll ISR          RXFT          LL_USART_IsActiveFlag_RXFT
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXFT(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->ISR, USART_ISR_RXFT) == (USART_ISR_RXFT)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear Parity Error Flag
+  * @rmtoll ICR          PECF          LL_USART_ClearFlag_PE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_PE(USART_TypeDef *USARTx)
+{
+  WRITE_REG(USARTx->ICR, USART_ICR_PECF);
+}
+
+/**
+  * @brief  Clear Framing Error Flag
+  * @rmtoll ICR          FECF          LL_USART_ClearFlag_FE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx)
+{
+  WRITE_REG(USARTx->ICR, USART_ICR_FECF);
+}
+
+/**
+  * @brief  Clear Noise Error detected Flag
+  * @rmtoll ICR          NECF          LL_USART_ClearFlag_NE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx)
+{
+  WRITE_REG(USARTx->ICR, USART_ICR_NECF);
+}
+
+/**
+  * @brief  Clear OverRun Error Flag
+  * @rmtoll ICR          ORECF         LL_USART_ClearFlag_ORE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
+{
+  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
+}
+
+/**
+  * @brief  Clear IDLE line detected Flag
+  * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
+{
+  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
+}
+
+/**
+  * @brief  Clear TX FIFO Empty Flag
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll ICR          TXFECF        LL_USART_ClearFlag_TXFE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_TXFE(USART_TypeDef *USARTx)
+{
+  WRITE_REG(USARTx->ICR, USART_ICR_TXFECF);
+}
+
+/**
+  * @brief  Clear Transmission Complete Flag
+  * @rmtoll ICR          TCCF          LL_USART_ClearFlag_TC
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
+{
+  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
+}
+
+/**
+  * @brief  Clear Smartcard Transmission Complete Before Guard Time Flag
+  * @rmtoll ICR          TCBGTCF       LL_USART_ClearFlag_TCBGT
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_TCBGT(USART_TypeDef *USARTx)
+{
+  WRITE_REG(USARTx->ICR, USART_ICR_TCBGTCF);
+}
+
+/**
+  * @brief  Clear LIN Break Detection Flag
+  * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
+  *         LIN feature is supported by the USARTx instance.
+  * @rmtoll ICR          LBDCF         LL_USART_ClearFlag_LBD
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_LBD(USART_TypeDef *USARTx)
+{
+  WRITE_REG(USARTx->ICR, USART_ICR_LBDCF);
+}
+
+/**
+  * @brief  Clear CTS Interrupt Flag
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll ICR          CTSCF         LL_USART_ClearFlag_nCTS
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_nCTS(USART_TypeDef *USARTx)
+{
+  WRITE_REG(USARTx->ICR, USART_ICR_CTSCF);
+}
+
+/**
+  * @brief  Clear Receiver Time Out Flag
+  * @rmtoll ICR          RTOCF         LL_USART_ClearFlag_RTO
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_RTO(USART_TypeDef *USARTx)
+{
+  WRITE_REG(USARTx->ICR, USART_ICR_RTOCF);
+}
+
+/**
+  * @brief  Clear End Of Block Flag
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll ICR          EOBCF         LL_USART_ClearFlag_EOB
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_EOB(USART_TypeDef *USARTx)
+{
+  WRITE_REG(USARTx->ICR, USART_ICR_EOBCF);
+}
+
+/**
+  * @brief  Clear SPI Slave Underrun Flag
+  * @note   Macro IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not
+  *         SPI Slave mode feature is supported by the USARTx instance.
+  * @rmtoll ICR          UDRCF         LL_USART_ClearFlag_UDR
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_UDR(USART_TypeDef *USARTx)
+{
+  WRITE_REG(USARTx->ICR, USART_ICR_UDRCF);
+}
+
+/**
+  * @brief  Clear Character Match Flag
+  * @rmtoll ICR          CMCF          LL_USART_ClearFlag_CM
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_CM(USART_TypeDef *USARTx)
+{
+  WRITE_REG(USARTx->ICR, USART_ICR_CMCF);
+}
+
+/**
+  * @brief  Clear Wake Up from stop mode Flag
+  * @note   Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
+  *         Wake-up from Stop mode feature is supported by the USARTx instance.
+  * @rmtoll ICR          WUCF          LL_USART_ClearFlag_WKUP
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_WKUP(USART_TypeDef *USARTx)
+{
+  WRITE_REG(USARTx->ICR, USART_ICR_WUCF);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EF_IT_Management IT_Management
+  * @{
+  */
+
+/**
+  * @brief  Enable IDLE Interrupt
+  * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
+}
+
+/* Legacy define */
+#define LL_USART_EnableIT_RXNE  LL_USART_EnableIT_RXNE_RXFNE
+
+/**
+  * @brief  Enable RX Not Empty and RX FIFO Not Empty Interrupt
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_EnableIT_RXNE_RXFNE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
+}
+
+/**
+  * @brief  Enable Transmission Complete Interrupt
+  * @rmtoll CR1          TCIE          LL_USART_EnableIT_TC
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_TC(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
+}
+
+/* Legacy define */
+#define LL_USART_EnableIT_TXE  LL_USART_EnableIT_TXE_TXFNF
+
+/**
+  * @brief  Enable TX Empty and TX FIFO Not Full Interrupt
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR1         TXEIE_TXFNFIE  LL_USART_EnableIT_TXE_TXFNF
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_TXE_TXFNF(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
+}
+
+/**
+  * @brief  Enable Parity Error Interrupt
+  * @rmtoll CR1          PEIE          LL_USART_EnableIT_PE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_PE(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_PEIE);
+}
+
+/**
+  * @brief  Enable Character Match Interrupt
+  * @rmtoll CR1          CMIE          LL_USART_EnableIT_CM
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_CM(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_CMIE);
+}
+
+/**
+  * @brief  Enable Receiver Timeout Interrupt
+  * @rmtoll CR1          RTOIE         LL_USART_EnableIT_RTO
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_RTO(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RTOIE);
+}
+
+/**
+  * @brief  Enable End Of Block Interrupt
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll CR1          EOBIE         LL_USART_EnableIT_EOB
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_EOB(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_EOBIE);
+}
+
+/**
+  * @brief  Enable TX FIFO Empty Interrupt
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR1          TXFEIE        LL_USART_EnableIT_TXFE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_TXFE(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXFEIE);
+}
+
+/**
+  * @brief  Enable RX FIFO Full Interrupt
+  * @rmtoll CR1          RXFFIE        LL_USART_EnableIT_RXFF
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_RXFF(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXFFIE);
+}
+
+/**
+  * @brief  Enable LIN Break Detection Interrupt
+  * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
+  *         LIN feature is supported by the USARTx instance.
+  * @rmtoll CR2          LBDIE         LL_USART_EnableIT_LBD
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_LBD(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR2, USART_CR2_LBDIE);
+}
+
+/**
+  * @brief  Enable Error Interrupt
+  * @note   When set, Error Interrupt Enable Bit is enabling interrupt generation in case of a framing
+  *         error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the USARTx_ISR register).
+  *           0: Interrupt is inhibited
+  *           1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the USARTx_ISR register.
+  * @rmtoll CR3          EIE           LL_USART_EnableIT_ERROR
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
+}
+
+/**
+  * @brief  Enable CTS Interrupt
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll CR3          CTSIE         LL_USART_EnableIT_CTS
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_CTS(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_CTSIE);
+}
+
+/**
+  * @brief  Enable Wake Up from Stop Mode Interrupt
+  * @note   Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
+  *         Wake-up from Stop mode feature is supported by the USARTx instance.
+  * @rmtoll CR3          WUFIE         LL_USART_EnableIT_WKUP
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_WKUP(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_WUFIE);
+}
+
+/**
+  * @brief  Enable TX FIFO Threshold Interrupt
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR3          TXFTIE        LL_USART_EnableIT_TXFT
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_TXFT(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_TXFTIE);
+}
+
+/**
+  * @brief  Enable Smartcard Transmission Complete Before Guard Time Interrupt
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll CR3          TCBGTIE       LL_USART_EnableIT_TCBGT
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_TCBGT(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_TCBGTIE);
+}
+
+/**
+  * @brief  Enable RX FIFO Threshold Interrupt
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR3          RXFTIE        LL_USART_EnableIT_RXFT
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_RXFT(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_RXFTIE);
+}
+
+/**
+  * @brief  Disable IDLE Interrupt
+  * @rmtoll CR1          IDLEIE        LL_USART_DisableIT_IDLE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_IDLE(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
+}
+
+/* Legacy define */
+#define LL_USART_DisableIT_RXNE  LL_USART_DisableIT_RXNE_RXFNE
+
+/**
+  * @brief  Disable RX Not Empty and RX FIFO Not Empty Interrupt
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_DisableIT_RXNE_RXFNE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
+}
+
+/**
+  * @brief  Disable Transmission Complete Interrupt
+  * @rmtoll CR1          TCIE          LL_USART_DisableIT_TC
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_TC(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TCIE);
+}
+
+/* Legacy define */
+#define LL_USART_DisableIT_TXE  LL_USART_DisableIT_TXE_TXFNF
+
+/**
+  * @brief  Disable TX Empty and TX FIFO Not Full Interrupt
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR1        TXEIE_TXFNFIE  LL_USART_DisableIT_TXE_TXFNF
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_TXE_TXFNF(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
+}
+
+/**
+  * @brief  Disable Parity Error Interrupt
+  * @rmtoll CR1          PEIE          LL_USART_DisableIT_PE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_PE(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_PEIE);
+}
+
+/**
+  * @brief  Disable Character Match Interrupt
+  * @rmtoll CR1          CMIE          LL_USART_DisableIT_CM
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_CM(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_CMIE);
+}
+
+/**
+  * @brief  Disable Receiver Timeout Interrupt
+  * @rmtoll CR1          RTOIE         LL_USART_DisableIT_RTO
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_RTO(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RTOIE);
+}
+
+/**
+  * @brief  Disable End Of Block Interrupt
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll CR1          EOBIE         LL_USART_DisableIT_EOB
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_EOB(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_EOBIE);
+}
+
+/**
+  * @brief  Disable TX FIFO Empty Interrupt
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR1          TXFEIE        LL_USART_DisableIT_TXFE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_TXFE(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXFEIE);
+}
+
+/**
+  * @brief  Disable RX FIFO Full Interrupt
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR1          RXFFIE        LL_USART_DisableIT_RXFF
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_RXFF(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXFFIE);
+}
+
+/**
+  * @brief  Disable LIN Break Detection Interrupt
+  * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
+  *         LIN feature is supported by the USARTx instance.
+  * @rmtoll CR2          LBDIE         LL_USART_DisableIT_LBD
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_LBD(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR2, USART_CR2_LBDIE);
+}
+
+/**
+  * @brief  Disable Error Interrupt
+  * @note   When set, Error Interrupt Enable Bit is enabling interrupt generation in case of a framing
+  *         error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the USARTx_ISR register).
+  *           0: Interrupt is inhibited
+  *           1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the USARTx_ISR register.
+  * @rmtoll CR3          EIE           LL_USART_DisableIT_ERROR
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_ERROR(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
+}
+
+/**
+  * @brief  Disable CTS Interrupt
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
+}
+
+/**
+  * @brief  Disable Wake Up from Stop Mode Interrupt
+  * @note   Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
+  *         Wake-up from Stop mode feature is supported by the USARTx instance.
+  * @rmtoll CR3          WUFIE         LL_USART_DisableIT_WKUP
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_WKUP(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_WUFIE);
+}
+
+/**
+  * @brief  Disable TX FIFO Threshold Interrupt
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR3          TXFTIE        LL_USART_DisableIT_TXFT
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_TXFT(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_TXFTIE);
+}
+
+/**
+  * @brief  Disable Smartcard Transmission Complete Before Guard Time Interrupt
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll CR3          TCBGTIE       LL_USART_DisableIT_TCBGT
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_TCBGT(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_TCBGTIE);
+}
+
+/**
+  * @brief  Disable RX FIFO Threshold Interrupt
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR3          RXFTIE        LL_USART_DisableIT_RXFT
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_RXFT(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_RXFTIE);
+}
+
+/**
+  * @brief  Check if the USART IDLE Interrupt  source is enabled or disabled.
+  * @rmtoll CR1          IDLEIE        LL_USART_IsEnabledIT_IDLE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_IDLE(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
+}
+
+/* Legacy define */
+#define LL_USART_IsEnabledIT_RXNE  LL_USART_IsEnabledIT_RXNE_RXFNE
+
+/**
+  * @brief  Check if the USART RX Not Empty and USART RX FIFO Not Empty Interrupt is enabled or disabled.
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_IsEnabledIT_RXNE_RXFNE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE_RXFNE(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART Transmission Complete Interrupt is enabled or disabled.
+  * @rmtoll CR1          TCIE          LL_USART_IsEnabledIT_TC
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TC(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR1, USART_CR1_TCIE) == (USART_CR1_TCIE)) ? 1UL : 0UL);
+}
+
+/* Legacy define */
+#define LL_USART_IsEnabledIT_TXE  LL_USART_IsEnabledIT_TXE_TXFNF
+
+/**
+  * @brief  Check if the USART TX Empty and USART TX FIFO Not Full Interrupt is enabled or disabled
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR1         TXEIE_TXFNFIE  LL_USART_IsEnabledIT_TXE_TXFNF
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE_TXFNF(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART Parity Error Interrupt is enabled or disabled.
+  * @rmtoll CR1          PEIE          LL_USART_IsEnabledIT_PE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_PE(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR1, USART_CR1_PEIE) == (USART_CR1_PEIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART Character Match Interrupt is enabled or disabled.
+  * @rmtoll CR1          CMIE          LL_USART_IsEnabledIT_CM
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_CM(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR1, USART_CR1_CMIE) == (USART_CR1_CMIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART Receiver Timeout Interrupt is enabled or disabled.
+  * @rmtoll CR1          RTOIE         LL_USART_IsEnabledIT_RTO
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RTO(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR1, USART_CR1_RTOIE) == (USART_CR1_RTOIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART End Of Block Interrupt is enabled or disabled.
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll CR1          EOBIE         LL_USART_IsEnabledIT_EOB
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_EOB(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR1, USART_CR1_EOBIE) == (USART_CR1_EOBIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART TX FIFO Empty Interrupt is enabled or disabled
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR1          TXFEIE        LL_USART_IsEnabledIT_TXFE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXFE(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR1, USART_CR1_TXFEIE) == (USART_CR1_TXFEIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART RX FIFO Full Interrupt is enabled or disabled
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR1          RXFFIE        LL_USART_IsEnabledIT_RXFF
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXFF(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR1, USART_CR1_RXFFIE) == (USART_CR1_RXFFIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART LIN Break Detection Interrupt is enabled or disabled.
+  * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
+  *         LIN feature is supported by the USARTx instance.
+  * @rmtoll CR2          LBDIE         LL_USART_IsEnabledIT_LBD
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_LBD(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR2, USART_CR2_LBDIE) == (USART_CR2_LBDIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART Error Interrupt is enabled or disabled.
+  * @rmtoll CR3          EIE           LL_USART_IsEnabledIT_ERROR
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART CTS Interrupt is enabled or disabled.
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll CR3          CTSIE         LL_USART_IsEnabledIT_CTS
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_CTS(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR3, USART_CR3_CTSIE) == (USART_CR3_CTSIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the USART Wake Up from Stop Mode Interrupt is enabled or disabled.
+  * @note   Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
+  *         Wake-up from Stop mode feature is supported by the USARTx instance.
+  * @rmtoll CR3          WUFIE         LL_USART_IsEnabledIT_WKUP
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_WKUP(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR3, USART_CR3_WUFIE) == (USART_CR3_WUFIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if USART TX FIFO Threshold Interrupt is enabled or disabled
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR3          TXFTIE        LL_USART_IsEnabledIT_TXFT
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXFT(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR3, USART_CR3_TXFTIE) == (USART_CR3_TXFTIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if the Smartcard Transmission Complete Before Guard Time Interrupt is enabled or disabled.
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll CR3          TCBGTIE       LL_USART_IsEnabledIT_TCBGT
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TCBGT(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR3, USART_CR3_TCBGTIE) == (USART_CR3_TCBGTIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Check if USART RX FIFO Threshold Interrupt is enabled or disabled
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll CR3          RXFTIE        LL_USART_IsEnabledIT_RXFT
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXFT(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR3, USART_CR3_RXFTIE) == (USART_CR3_RXFTIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EF_DMA_Management DMA_Management
+  * @{
+  */
+
+/**
+  * @brief  Enable DMA Mode for reception
+  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
+}
+
+/**
+  * @brief  Disable DMA Mode for reception
+  * @rmtoll CR3          DMAR          LL_USART_DisableDMAReq_RX
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
+}
+
+/**
+  * @brief  Check if DMA Mode is enabled for reception
+  * @rmtoll CR3          DMAR          LL_USART_IsEnabledDMAReq_RX
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledDMAReq_RX(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR3, USART_CR3_DMAR) == (USART_CR3_DMAR)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable DMA Mode for transmission
+  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
+}
+
+/**
+  * @brief  Disable DMA Mode for transmission
+  * @rmtoll CR3          DMAT          LL_USART_DisableDMAReq_TX
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableDMAReq_TX(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAT);
+}
+
+/**
+  * @brief  Check if DMA Mode is enabled for transmission
+  * @rmtoll CR3          DMAT          LL_USART_IsEnabledDMAReq_TX
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledDMAReq_TX(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR3, USART_CR3_DMAT) == (USART_CR3_DMAT)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable DMA Disabling on Reception Error
+  * @rmtoll CR3          DDRE          LL_USART_EnableDMADeactOnRxErr
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableDMADeactOnRxErr(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR3, USART_CR3_DDRE);
+}
+
+/**
+  * @brief  Disable DMA Disabling on Reception Error
+  * @rmtoll CR3          DDRE          LL_USART_DisableDMADeactOnRxErr
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableDMADeactOnRxErr(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR3, USART_CR3_DDRE);
+}
+
+/**
+  * @brief  Indicate if DMA Disabling on Reception Error is disabled
+  * @rmtoll CR3          DDRE          LL_USART_IsEnabledDMADeactOnRxErr
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledDMADeactOnRxErr(USART_TypeDef *USARTx)
+{
+  return ((READ_BIT(USARTx->CR3, USART_CR3_DDRE) == (USART_CR3_DDRE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get the data register address used for DMA transfer
+  * @rmtoll RDR          RDR           LL_USART_DMA_GetRegAddr\n
+  * @rmtoll TDR          TDR           LL_USART_DMA_GetRegAddr
+  * @param  USARTx USART Instance
+  * @param  Direction This parameter can be one of the following values:
+  *         @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT
+  *         @arg @ref LL_USART_DMA_REG_DATA_RECEIVE
+  * @retval Address of data register
+  */
+__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(USART_TypeDef *USARTx, uint32_t Direction)
+{
+  uint32_t data_reg_addr;
+
+  if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
+  {
+    /* return address of TDR register */
+    data_reg_addr = (uint32_t) &(USARTx->TDR);
+  }
+  else
+  {
+    /* return address of RDR register */
+    data_reg_addr = (uint32_t) &(USARTx->RDR);
+  }
+
+  return data_reg_addr;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EF_Data_Management Data_Management
+  * @{
+  */
+
+/**
+  * @brief  Read Receiver Data register (Receive Data value, 8 bits)
+  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
+  * @param  USARTx USART Instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
+  */
+__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
+{
+  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
+}
+
+/**
+  * @brief  Read Receiver Data register (Receive Data value, 9 bits)
+  * @rmtoll RDR          RDR           LL_USART_ReceiveData9
+  * @param  USARTx USART Instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0x1FF
+  */
+__STATIC_INLINE uint16_t LL_USART_ReceiveData9(USART_TypeDef *USARTx)
+{
+  return (uint16_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR));
+}
+
+/**
+  * @brief  Write in Transmitter Data Register (Transmit Data value, 8 bits)
+  * @rmtoll TDR          TDR           LL_USART_TransmitData8
+  * @param  USARTx USART Instance
+  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
+{
+  USARTx->TDR = Value;
+}
+
+/**
+  * @brief  Write in Transmitter Data Register (Transmit Data value, 9 bits)
+  * @rmtoll TDR          TDR           LL_USART_TransmitData9
+  * @param  USARTx USART Instance
+  * @param  Value between Min_Data=0x00 and Max_Data=0x1FF
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_TransmitData9(USART_TypeDef *USARTx, uint16_t Value)
+{
+  USARTx->TDR = (uint16_t)(Value & 0x1FFUL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EF_Execution Execution
+  * @{
+  */
+
+/**
+  * @brief  Request an Automatic Baud Rate measurement on next received data frame
+  * @note   Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not
+  *         Auto Baud Rate detection feature is supported by the USARTx instance.
+  * @rmtoll RQR          ABRRQ         LL_USART_RequestAutoBaudRate
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_RequestAutoBaudRate(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->RQR, (uint16_t)USART_RQR_ABRRQ);
+}
+
+/**
+  * @brief  Request Break sending
+  * @rmtoll RQR          SBKRQ         LL_USART_RequestBreakSending
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_RequestBreakSending(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->RQR, (uint16_t)USART_RQR_SBKRQ);
+}
+
+/**
+  * @brief  Put USART in mute mode and set the RWU flag
+  * @rmtoll RQR          MMRQ          LL_USART_RequestEnterMuteMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_RequestEnterMuteMode(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->RQR, (uint16_t)USART_RQR_MMRQ);
+}
+
+/**
+  * @brief  Request a Receive Data and FIFO flush
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @note   Allows to discard the received data without reading them, and avoid an overrun
+  *         condition.
+  * @rmtoll RQR          RXFRQ         LL_USART_RequestRxDataFlush
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_RequestRxDataFlush(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->RQR, (uint16_t)USART_RQR_RXFRQ);
+}
+
+/**
+  * @brief  Request a Transmit data and FIFO flush
+  * @note   Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not
+  *         FIFO mode feature is supported by the USARTx instance.
+  * @rmtoll RQR          TXFRQ         LL_USART_RequestTxDataFlush
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_RequestTxDataFlush(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->RQR, (uint16_t)USART_RQR_TXFRQ);
+}
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup USART_LL_EF_Init Initialization and de-initialization functions
+  * @{
+  */
+ErrorStatus LL_USART_DeInit(USART_TypeDef *USARTx);
+ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct);
+void        LL_USART_StructInit(LL_USART_InitTypeDef *USART_InitStruct);
+ErrorStatus LL_USART_ClockInit(USART_TypeDef *USARTx, LL_USART_ClockInitTypeDef *USART_ClockInitStruct);
+void        LL_USART_ClockStructInit(LL_USART_ClockInitTypeDef *USART_ClockInitStruct);
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* USART1 || USART2 || USART3 || USART4 || USART5 || USART6 */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_USART_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_usb.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_usb.h
new file mode 100644
index 0000000..058bcf5
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_usb.h
@@ -0,0 +1,890 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_usb.h
+  * @author  MCD Application Team
+  * @brief   Header file of USB Low Layer HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_USB_H
+#define STM32G0xx_LL_USB_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal_def.h"
+
+#if defined (USB_DRD_FS)
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup USB_LL
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+
+/**
+  * @brief  USB Mode definition
+  */
+
+
+typedef enum
+{
+  USB_DEVICE_MODE  = 0,
+  USB_HOST_MODE    = 1
+} USB_DRD_ModeTypeDef;
+
+/**
+  * @brief  URB States definition
+  */
+typedef enum
+{
+  URB_IDLE = 0,
+  URB_DONE,
+  URB_NOTREADY,
+  URB_NYET,
+  URB_ERROR,
+  URB_STALL
+} USB_DRD_URBStateTypeDef;
+
+/**
+  * @brief  Host channel States  definition
+  */
+typedef enum
+{
+  HC_IDLE = 0,
+  HC_XFRC,
+  HC_HALTED,
+  HC_NAK,
+  HC_NYET,
+  HC_STALL,
+  HC_XACTERR,
+  HC_BBLERR,
+  HC_DATATGLERR,
+  HC_ACK
+} USB_DRD_HCStateTypeDef;
+
+/**
+  * USB HOST Double buffer Isochronous State
+  */
+typedef enum
+{
+  USB_PMABUF_EMPTY = 0U,
+  USB_PMABUF_NOT_EMPTY = 1U
+} USB_BuffStateTypedDef;
+
+/**
+  * @brief  USB Instance Initialization Structure definition
+  */
+typedef struct
+{
+  uint32_t dev_endpoints;           /*!< Device Endpoints number.
+                                         This parameter depends on the used USB core.
+                                         This parameter must be a number between Min_Data = 1 and Max_Data = 15 */
+
+  uint32_t Host_channels;           /*!< Host Channels number.
+                                         This parameter Depends on the used USB core.
+                                         This parameter must be a number between Min_Data = 1 and Max_Data = 15 */
+
+  uint32_t speed;                   /*!< USB Core speed.
+                                         This parameter can be any value of @ref PCD_Speed/HCD_Speed
+                                                                                 (HCD_SPEED_xxx, HCD_SPEED_xxx) */
+
+  uint32_t ep0_mps;                 /*!< Set the Endpoint 0 Max Packet size.                                    */
+
+  uint32_t phy_itface;              /*!< Select the used PHY interface.
+                                         This parameter can be any value of @ref PCD_PHY_Module/HCD_PHY_Module  */
+
+  uint32_t Sof_enable;              /*!< Enable or disable the output of the SOF signal.                        */
+
+  uint32_t low_power_enable;        /*!< Enable or disable the low power mode.                                  */
+
+  uint32_t lpm_enable;              /*!< Enable or disable Link Power Management.                               */
+
+  uint32_t battery_charging_enable; /*!< Enable or disable Battery charging.                                    */
+
+  uint32_t vbus_sensing_enable;     /*!< Enable or disable the VBUS Sensing feature.                            */
+
+  uint32_t bulk_doublebuffer_enable;  /*!< Enable or disable the double buffer mode on bulk EP                  */
+
+  uint32_t iso_singlebuffer_enable;   /*!< Enable or disable the Single buffer mode on Isochronous  EP          */
+} USB_DRD_CfgTypeDef;
+
+typedef struct
+{
+  uint8_t   num;                  /*!< Endpoint number
+                                       This parameter must be a number between Min_Data = 1 and Max_Data = 15   */
+
+  uint8_t   is_in;                /*!< Endpoint direction
+                                       This parameter must be a number between Min_Data = 0 and Max_Data = 1    */
+
+  uint8_t   is_stall;             /*!< Endpoint stall condition
+                                       This parameter must be a number between Min_Data = 0 and Max_Data = 1    */
+
+  uint8_t   type;                 /*!< Endpoint type
+                                       This parameter can be any value of @ref USB_LL_EP_Type                   */
+
+  uint16_t  pmaadress;            /*!< PMA Address
+                                       This parameter can be any value between Min_addr = 0 and Max_addr = 1K    */
+
+  uint16_t  pmaaddr0;             /*!< PMA Address0
+                                       This parameter can be any value between Min_addr = 0 and Max_addr = 1K    */
+
+  uint16_t  pmaaddr1;             /*!< PMA Address1
+                                       This parameter can be any value between Min_addr = 0 and Max_addr = 1K    */
+
+  uint8_t   doublebuffer;         /*!< Double buffer enable
+                                       This parameter can be 0 or 1                                              */
+
+  uint8_t   data_pid_start;       /*!< Initial data PID
+                                       This parameter must be a number between Min_Data = 0 and Max_Data = 1    */
+
+  uint16_t  tx_fifo_num;          /*!< Transmission FIFO number
+                                       This parameter must be a number between Min_Data = 1 and Max_Data = 15   */
+
+  uint32_t  maxpacket;            /*!< Endpoint Max packet size
+                                       This parameter must be a number between Min_Data = 0 and Max_Data = 64KB */
+
+  uint8_t   *xfer_buff;           /*!< Pointer to transfer buffer                                               */
+
+  uint32_t  xfer_len;             /*!< Current transfer length                                                  */
+
+  uint32_t  xfer_count;           /*!< Partial transfer length in case of multi packet transfer                 */
+
+  uint32_t  xfer_len_db;          /*!< double buffer transfer length used with bulk double buffer in            */
+
+  uint8_t   xfer_fill_db;         /*!< double buffer Need to Fill new buffer  used with bulk_in                 */
+} USB_DRD_EPTypeDef;
+
+typedef struct
+{
+  uint8_t   dev_addr;           /*!< USB device address.
+                                     This parameter must be a number between Min_Data = 1 and Max_Data = 255    */
+
+  uint8_t   phy_ch_num;         /*!< Host channel number.
+                                     This parameter must be a number between Min_Data = 1 and Max_Data = 15     */
+
+  uint8_t   ep_num;             /*!< Endpoint number.
+                                     This parameter must be a number between Min_Data = 1 and Max_Data = 15     */
+
+  uint8_t   ch_dir;             /*!< channel direction
+                                     This parameter store the physical channel direction IN/OUT/BIDIR           */
+
+  uint8_t   speed;              /*!< USB Host Channel speed.
+                                     This parameter can be any value of @ref HCD_Device_Speed:
+                                                                             (HCD_DEVICE_SPEED_xxx)             */
+
+  uint8_t   ep_type;            /*!< Endpoint Type.
+                                     This parameter can be any value of @ref USB_LL_EP_Type                     */
+
+  uint16_t  max_packet;         /*!< Endpoint Max packet size.
+                                     This parameter must be a number between Min_Data = 0 and Max_Data = 64KB   */
+
+  uint8_t   data_pid;           /*!< Initial data PID.
+                                     This parameter must be a number between Min_Data = 0 and Max_Data = 1      */
+
+  uint8_t   *xfer_buff;         /*!< Pointer to transfer buffer.                                                */
+
+  uint32_t  xfer_len;           /*!< Current transfer length.                                                   */
+
+  uint32_t  xfer_len_db;        /*!< Current transfer length used in double buffer mode.                        */
+
+  uint32_t  xfer_count;         /*!< Partial transfer length in case of multi packet transfer.                  */
+
+  uint8_t   toggle_in;          /*!< IN transfer current toggle flag.
+                                     This parameter must be a number between Min_Data = 0 and Max_Data = 1      */
+
+  uint8_t   toggle_out;         /*!< OUT transfer current toggle flag
+                                     This parameter must be a number between Min_Data = 0 and Max_Data = 1      */
+
+  uint32_t  ErrCnt;             /*!< Host channel error count.                                                 */
+
+  uint16_t  pmaadress;          /*!< PMA Address
+                                     This parameter can be any value between Min_addr = 0 and Max_addr = 1K    */
+
+  uint16_t  pmaaddr0;           /*!< PMA Address0
+                                     This parameter can be any value between Min_addr = 0 and Max_addr = 1K    */
+
+  uint16_t  pmaaddr1;           /*!< PMA Address1
+                                     This parameter can be any value between Min_addr = 0 and Max_addr = 1K    */
+
+  uint8_t   doublebuffer;       /*!< Double buffer enable
+                                     This parameter can be 0 or 1                                              */
+
+  USB_BuffStateTypedDef  pmabuff0_state;   /*!< PMA Buffer0 State empty / notEmpty : used in double buffer OUT isochronous */
+
+  USB_BuffStateTypedDef  pmabuff1_state;   /*!< PMA Buffer1 State empty / notEmpty : used in double buffer OUT isochronous */
+
+  USB_DRD_URBStateTypeDef urb_state;  /*!< URB state.
+                                            This parameter can be any value of @ref USB_OTG_URBStateTypeDef */
+
+  USB_DRD_HCStateTypeDef state;       /*!< Host Channel state.
+                                            This parameter can be any value of @ref USB_OTG_HCStateTypeDef  */
+} USB_DRD_HCTypeDef;
+
+
+
+/* Exported constants --------------------------------------------------------*/
+
+/** @defgroup PCD_Exported_Constants PCD Exported Constants
+  * @{
+  */
+
+
+/** @defgroup USB_LL_EP0_MPS USB Low Layer EP0 MPS
+  * @{
+  */
+#define EP_MPS_64                              0U
+#define EP_MPS_32                              1U
+#define EP_MPS_16                              2U
+#define EP_MPS_8                               3U
+/**
+  * @}
+  */
+
+/** @defgroup USB_LL_EP_Type USB Low Layer EP Type
+  * @{
+  */
+#define EP_TYPE_CTRL                           0U
+#define EP_TYPE_ISOC                           1U
+#define EP_TYPE_BULK                           2U
+#define EP_TYPE_INTR                           3U
+#define EP_TYPE_MSK                            3U
+/**
+  * @}
+  */
+
+/** @defgroup USB_LL Device Speed
+  * @{
+  */
+#define USBD_FS_SPEED                          2U
+#define USBH_FSLS_SPEED                        1U
+/**
+  * @}
+  */
+
+#define BTABLE_ADDRESS                         0x000U
+
+#define EP_ADDR_MSK                            0x7U
+
+/*!< USB Speed */
+#define USB_DRD_SPEED_FS                       1U
+#define USB_DRD_SPEED_LS                       2U
+#define USB_DRD_SPEED_LSFS                     3U
+
+/*!< PID */
+#define HC_PID_DATA0                           0U
+#define HC_PID_DATA2                           1U
+#define HC_PID_DATA1                           2U
+#define HC_PID_SETUP                           3U
+
+/*!< Channel Direction  */
+#define CH_IN_DIR                              1U
+#define CH_OUT_DIR                             0U
+
+/*!< Number of used channels in the Application */
+#ifndef USB_DRD_USED_CHANNELS
+#define USB_DRD_USED_CHANNELS                  8U
+#endif /* USB_DRD_USED_CHANNELS */
+
+/* First available address in PMA */
+#define PMA_START_ADDR          (0x10U + (8U *(USB_DRD_USED_CHANNELS - 2U)))
+#define PMA_END_ADDR             USB_DRD_PMA_SIZE
+
+
+/**
+  * used for USB_HC_DoubleBuffer API
+  */
+#define USB_DRD_DBUFF_ENBALE                   1U
+#define USB_DRD_DBUFF_DISABLE                  2U
+
+
+/* Exported macro ------------------------------------------------------------*/
+/**
+  * @}
+  */
+/********************  Bit definition for USB_COUNTn_RX register  *************/
+#define USB_CNTRX_NBLK_MSK                    (0x1FU << 26)
+#define USB_CNTRX_BLSIZE                      (0x1U << 31)
+
+
+/*Set Channel/Endpoint to the USB Register */
+#define USB_DRD_SET_CHEP(USBx, bEpChNum, wRegValue)  (*(__IO uint32_t *)\
+                                                      (&(USBx)->CHEP0R + (bEpChNum)) = (uint32_t)(wRegValue))
+
+/*Get Channel/Endpoint from the USB Register */
+#define USB_DRD_GET_CHEP(USBx, bEpChNum)             (*(__IO uint32_t *)(&(USBx)->CHEP0R + (bEpChNum)))
+
+
+/**
+  * @brief free buffer used from the application realizing it to the line
+  *         toggles bit SW_BUF in the double buffered endpoint register
+  * @param USBx USB device.
+  * @param   bEpChNum, bDir
+  * @retval None
+  */
+#define USB_DRD_FreeUserBuffer(USBx, bEpChNum, bDir) \
+  do { \
+    if ((bDir) == 0U) \
+    { \
+      /* OUT double buffered endpoint */ \
+      USB_DRD_TX_DTOG((USBx), (bEpChNum)); \
+    } \
+    else if ((bDir) == 1U) \
+    { \
+      /* IN double buffered endpoint */ \
+      USB_DRD_RX_DTOG((USBx), (bEpChNum)); \
+    } \
+  } while(0)
+
+
+/**
+  * @brief Set the Setup bit in the corresponding channel, when a Setup
+     transaction is needed.
+  * @param USBx USB device.
+  * @param   bEpChNum
+  * @retval None
+  */
+#define USB_DRD_CHEP_TX_SETUP(USBx, bEpChNum) \
+  do { \
+    uint32_t _wRegVal; \
+    \
+    _wRegVal = USB_DRD_GET_CHEP((USBx), (bEpChNum)) ; \
+    \
+    /*Set Setup bit*/ \
+    USB_DRD_SET_CHEP((USBx), (bEpChNum), (_wRegVal | USB_CHEP_SETUP)); \
+  } while(0)
+
+
+/**
+  * @brief  Clears bit ERR_RX in the Channel register
+  * @param  USBx USB peripheral instance register address.
+  * @param  bChNum Endpoint Number.
+  * @retval None
+  */
+#define USB_DRD_CLEAR_CHEP_RX_ERR(USBx, bChNum) \
+  do { \
+    uint32_t _wRegVal; \
+    \
+    _wRegVal = USB_DRD_GET_CHEP((USBx), (bChNum)); \
+    _wRegVal = (_wRegVal & USB_CHEP_REG_MASK & (~USB_CHEP_ERRRX) & (~USB_CHEP_VTRX)) | \
+               (USB_CHEP_VTTX | USB_CHEP_ERRTX); \
+    \
+    USB_DRD_SET_CHEP((USBx), (bChNum), _wRegVal); \
+  } while(0) /* USB_DRD_CLEAR_CHEP_RX_ERR */
+
+
+/**
+  * @brief  Clears bit ERR_TX in the Channel register
+  * @param  USBx USB peripheral instance register address.
+  * @param  bChNum Endpoint Number.
+  * @retval None
+  */
+#define USB_DRD_CLEAR_CHEP_TX_ERR(USBx, bChNum) \
+  do { \
+    uint32_t _wRegVal; \
+    \
+    _wRegVal = USB_DRD_GET_CHEP((USBx), (bChNum)); \
+    _wRegVal = (_wRegVal & USB_CHEP_REG_MASK & (~USB_CHEP_ERRTX) & (~USB_CHEP_VTTX)) | \
+               (USB_CHEP_VTRX|USB_CHEP_ERRRX); \
+    \
+    USB_DRD_SET_CHEP((USBx), (bChNum), _wRegVal); \
+  } while(0) /* USB_DRD_CLEAR_CHEP_TX_ERR */
+
+
+/**
+  * @brief  sets the status for tx transfer (bits STAT_TX[1:0]).
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpChNum Endpoint Number.
+  * @param  wState new state
+  * @retval None
+  */
+#define USB_DRD_SET_CHEP_TX_STATUS(USBx, bEpChNum, wState) \
+  do { \
+    uint32_t _wRegVal; \
+    \
+    _wRegVal = USB_DRD_GET_CHEP((USBx), (bEpChNum)) & USB_CHEP_TX_DTOGMASK; \
+    /* toggle first bit ? */ \
+    if ((USB_CHEP_TX_DTOG1 & (wState)) != 0U) \
+    { \
+      _wRegVal ^= USB_CHEP_TX_DTOG1; \
+    } \
+    /* toggle second bit ?  */ \
+    if ((USB_CHEP_TX_DTOG2 & (wState)) != 0U) \
+    { \
+      _wRegVal ^= USB_CHEP_TX_DTOG2; \
+    } \
+    USB_DRD_SET_CHEP((USBx), (bEpChNum), (_wRegVal | USB_CHEP_VTRX| USB_CHEP_VTTX)); \
+  } while(0) /* USB_DRD_SET_CHEP_TX_STATUS */
+
+
+/**
+  * @brief  sets the status for rx transfer (bits STAT_TX[1:0])
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpChNum Endpoint Number.
+  * @param  wState new state
+  * @retval None
+  */
+#define USB_DRD_SET_CHEP_RX_STATUS(USBx, bEpChNum, wState) \
+  do { \
+    uint32_t _wRegVal; \
+    \
+    _wRegVal = USB_DRD_GET_CHEP((USBx), (bEpChNum)) & USB_CHEP_RX_DTOGMASK; \
+    /* toggle first bit ? */ \
+    if ((USB_CHEP_RX_DTOG1 & (wState)) != 0U) \
+    { \
+      _wRegVal ^= USB_CHEP_RX_DTOG1; \
+    } \
+    /* toggle second bit ? */ \
+    if ((USB_CHEP_RX_DTOG2 & (wState)) != 0U) \
+    { \
+      _wRegVal ^= USB_CHEP_RX_DTOG2; \
+    } \
+    USB_DRD_SET_CHEP((USBx), (bEpChNum), (_wRegVal | USB_CHEP_VTRX | USB_CHEP_VTTX)); \
+  } while(0) /* USB_DRD_SET_CHEP_RX_STATUS */
+
+
+/**
+  * @brief  gets the status for tx/rx transfer (bits STAT_TX[1:0]
+  *         /STAT_RX[1:0])
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpChNum Endpoint Number.
+  * @retval status
+  */
+#define USB_DRD_GET_CHEP_TX_STATUS(USBx, bEpChNum)     ((uint16_t)USB_DRD_GET_CHEP((USBx), (bEpChNum))\
+                                                        & USB_DRD_CHEP_TX_STTX)
+
+#define USB_DRD_GET_CHEP_RX_STATUS(USBx, bEpChNum)     ((uint16_t)USB_DRD_GET_CHEP((USBx), (bEpChNum))\
+                                                        & USB_DRD_CHEP_RX_STRX)
+
+
+/**
+  * @brief  set  EP_KIND bit.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpChNum Endpoint Number.
+  * @retval None
+  */
+#define USB_DRD_SET_CHEP_KIND(USBx, bEpChNum) \
+  do { \
+    uint32_t _wRegVal; \
+    \
+    _wRegVal = USB_DRD_GET_CHEP((USBx), (bEpChNum)) & USB_CHEP_REG_MASK; \
+    \
+    USB_DRD_SET_CHEP((USBx), (bEpChNum), (_wRegVal | USB_CHEP_VTRX | USB_CHEP_VTTX | USB_CHEP_KIND)); \
+  } while(0) /* USB_DRD_SET_CHEP_KIND */
+
+
+/**
+  * @brief  clear EP_KIND bit.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpChNum Endpoint Number.
+  * @retval None
+  */
+#define USB_DRD_CLEAR_CHEP_KIND(USBx, bEpChNum) \
+  do { \
+    uint32_t _wRegVal; \
+    \
+    _wRegVal = USB_DRD_GET_CHEP((USBx), (bEpChNum)) & USB_EP_KIND_MASK; \
+    \
+    USB_DRD_SET_CHEP((USBx), (bEpChNum), (_wRegVal | USB_CHEP_VTRX | USB_CHEP_VTTX)); \
+  } while(0) /* USB_DRD_CLEAR_CHEP_KIND */
+
+
+/**
+  * @brief  Clears bit CTR_RX / CTR_TX in the endpoint register.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpChNum Endpoint Number.
+  * @retval None
+  */
+#define USB_DRD_CLEAR_RX_CHEP_CTR(USBx, bEpChNum) \
+  do { \
+    uint32_t _wRegVal; \
+    \
+    _wRegVal = USB_DRD_GET_CHEP((USBx), (bEpChNum)) & (0xFFFF7FFFU & USB_CHEP_REG_MASK); \
+    \
+    USB_DRD_SET_CHEP((USBx), (bEpChNum), (_wRegVal | USB_CHEP_VTTX)); \
+  } while(0) /* USB_CLEAR_RX_CHEP_CTR */
+
+#define USB_DRD_CLEAR_TX_CHEP_CTR(USBx, bEpChNum) \
+  do { \
+    uint32_t _wRegVal; \
+    \
+    _wRegVal = USB_DRD_GET_CHEP((USBx), (bEpChNum)) & (0xFFFFFF7FU & USB_CHEP_REG_MASK); \
+    \
+    USB_DRD_SET_CHEP((USBx), (bEpChNum), (_wRegVal | USB_CHEP_VTRX)); \
+  } while(0) /* USB_CLEAR_TX_CHEP_CTR */
+
+
+/**
+  * @brief  Toggles DTOG_RX / DTOG_TX bit in the endpoint register.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpChNum Endpoint Number.
+  * @retval None
+  */
+#define USB_DRD_RX_DTOG(USBx, bEpChNum) \
+  do { \
+    uint32_t _wEPVal; \
+    \
+    _wEPVal = USB_DRD_GET_CHEP((USBx), (bEpChNum)) & USB_CHEP_REG_MASK; \
+    \
+    USB_DRD_SET_CHEP((USBx), (bEpChNum), (_wEPVal | USB_CHEP_VTRX | USB_CHEP_VTTX | USB_CHEP_DTOG_RX)); \
+  } while(0) /* USB_DRD_RX_DTOG */
+
+#define USB_DRD_TX_DTOG(USBx, bEpChNum) \
+  do { \
+    uint32_t _wEPVal; \
+    \
+    _wEPVal = USB_DRD_GET_CHEP((USBx), (bEpChNum)) & USB_CHEP_REG_MASK; \
+    \
+    USB_DRD_SET_CHEP((USBx), (bEpChNum), (_wEPVal | USB_CHEP_VTRX | USB_CHEP_VTTX | USB_CHEP_DTOG_TX)); \
+  } while(0) /* USB_TX_DTOG */
+
+
+/**
+  * @brief  Clears DTOG_RX / DTOG_TX bit in the endpoint register.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpChNum Endpoint Number.
+  * @retval None
+  */
+#define USB_DRD_CLEAR_RX_DTOG(USBx, bEpChNum) \
+  do { \
+    uint32_t _wRegVal; \
+    \
+    _wRegVal = USB_DRD_GET_CHEP((USBx), (bEpChNum)); \
+    \
+    if ((_wRegVal & USB_CHEP_DTOG_RX) != 0U) \
+    { \
+      USB_DRD_RX_DTOG((USBx), (bEpChNum)); \
+    } \
+  } while(0) /* USB_DRD_CLEAR_RX_DTOG */
+
+#define USB_DRD_CLEAR_TX_DTOG(USBx, bEpChNum) \
+  do { \
+    uint32_t _wRegVal; \
+    \
+    _wRegVal = USB_DRD_GET_CHEP((USBx), (bEpChNum)); \
+    \
+    if ((_wRegVal & USB_CHEP_DTOG_TX) != 0U) \
+    { \
+      USB_DRD_TX_DTOG((USBx), (bEpChNum)); \
+    } \
+  } while(0) /* USB_DRD_CLEAR_TX_DTOG */
+
+
+/**
+  * @brief  Sets address in an endpoint register.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpChNum Endpoint Number.
+  * @param  bAddr Address.
+  * @retval None
+  */
+#define USB_DRD_SET_CHEP_ADDRESS(USBx, bEpChNum, bAddr) \
+  do { \
+    uint32_t _wRegVal; \
+    \
+    /*Read the USB->CHEPx into _wRegVal, Reset(DTOGRX/STRX/DTOGTX/STTX) and set the EpAddress*/ \
+    _wRegVal = (USB_DRD_GET_CHEP((USBx), (bEpChNum)) & USB_CHEP_REG_MASK) | (bAddr); \
+    \
+    /*Set _wRegVal in USB->CHEPx and set Transmit/Receive Valid Transfer  (x=bEpChNum)*/ \
+    USB_DRD_SET_CHEP((USBx), (bEpChNum), (_wRegVal | USB_CHEP_VTRX | USB_CHEP_VTTX)); \
+  } while(0) /* USB_DRD_SET_CHEP_ADDRESS */
+
+
+/* PMA API Buffer Descriptor Management ------------------------------------------------------------*/
+/* Buffer Descriptor Table   TXBD0/RXBD0 --- > TXBD7/RXBD7  8 possible descriptor
+* The buffer descriptor is located inside the packet buffer memory (USB_PMA_BUFF)
+*          TXBD    [Reserve         |Countx| Address_Tx]
+*          RXBD    [BLSIEZ|NUM_Block |CounRx| Address_Rx] */
+
+/* Set TX Buffer Descriptor Address Field */
+#define USB_DRD_SET_CHEP_TX_ADDRESS(USBx, bEpChNum, wAddr) \
+  do { \
+    /* Reset old Address */ \
+    (USB_DRD_PMA_BUFF + (bEpChNum))->TXBD &= USB_PMA_TXBD_ADDMSK; \
+    \
+    /* Bit0 & Bit1 should be =0 PMA must be Word aligned */ \
+    (USB_DRD_PMA_BUFF + (bEpChNum))->TXBD |= (uint32_t)(((uint32_t)(wAddr) >> 2U) << 2U); \
+  } while(0) /* USB_DRD_SET_CHEP_TX_ADDRESS */
+
+/* Set RX Buffer Descriptor Address Field */
+#define USB_DRD_SET_CHEP_RX_ADDRESS(USBx, bEpChNum, wAddr) \
+  do { \
+    /* Reset old Address */ \
+    (USB_DRD_PMA_BUFF + (bEpChNum))->RXBD &= USB_PMA_RXBD_ADDMSK; \
+    \
+    /* Bit0 & Bit1 should be =0 PMA must be Word aligned */ \
+    (USB_DRD_PMA_BUFF + (bEpChNum))->RXBD |= (uint32_t)(((uint32_t)(wAddr) >> 2U) << 2U); \
+  } while(0) /* USB_SET_CHEP_RX_ADDRESS */
+
+
+/**
+  * @brief  Sets counter of rx buffer with no. of blocks.
+  * @param  pdwReg Register pointer
+  * @param  wCount Counter.
+  * @param  wNBlocks no. of Blocks.
+  * @retval None
+  */
+#define USB_DRD_CALC_BLK32(pdwReg, wCount, wNBlocks) \
+  do { \
+    /* Divide PacketSize by 32 to calculate the Nb of Block32 */ \
+    (wNBlocks) =((uint32_t)(wCount) >> 5U); \
+    if (((uint32_t)(wCount) % 32U) == 0U)  \
+    { \
+      (wNBlocks)--; \
+    } \
+    \
+    (pdwReg)|= (uint32_t)((((wNBlocks) << 26U)) | USB_CNTRX_BLSIZE); \
+  } while(0) /* USB_DRD_CALC_BLK32 */
+
+#define USB_DRD_CALC_BLK2(pdwReg, wCount, wNBlocks) \
+  do { \
+    /* Divide PacketSize by 32 to calculate the Nb of Block32 */ \
+    (wNBlocks) = (uint32_t)((uint32_t)(wCount) >> 1U); \
+    if (((wCount) & 0x1U) != 0U) \
+    { \
+      (wNBlocks)++; \
+    } \
+    (pdwReg) |= (uint32_t)((wNBlocks) << 26U); \
+  } while(0) /* USB_DRD_CALC_BLK2 */
+
+#define USB_DRD_SET_CHEP_CNT_RX_REG(pdwReg, wCount) \
+  do { \
+    uint32_t wNBlocks; \
+    \
+    (pdwReg) &= USB_PMA_RXBD_COUNTMSK; \
+    if ((wCount) == 0U) \
+    { \
+      (pdwReg) &= (uint32_t)~USB_CNTRX_NBLK_MSK; \
+      (pdwReg) |= USB_CNTRX_BLSIZE; \
+    } \
+    else if((wCount) <= 62U) \
+    { \
+      USB_DRD_CALC_BLK2((pdwReg), (wCount), wNBlocks); \
+    } \
+    else \
+    { \
+      USB_DRD_CALC_BLK32((pdwReg), (wCount), wNBlocks); \
+    } \
+  } while(0) /* USB_DRD_SET_CHEP_CNT_RX_REG */
+
+
+/**
+  * @brief  sets counter for the tx/rx buffer.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpChNum Endpoint Number.
+  * @param  wCount Counter value.
+  * @retval None
+  */
+#define USB_DRD_SET_CHEP_TX_CNT(USBx,bEpChNum, wCount) \
+  do { \
+    /* Reset old TX_Count value */ \
+    (USB_DRD_PMA_BUFF + (bEpChNum))->TXBD &= USB_PMA_TXBD_COUNTMSK; \
+    \
+    /* Set the wCount in the dedicated EP_TXBuffer */ \
+    (USB_DRD_PMA_BUFF + (bEpChNum))->TXBD |= (uint32_t)((uint32_t)(wCount) << 16U); \
+  } while(0)
+
+
+#define USB_DRD_SET_CHEP_RX_DBUF0_CNT(USBx, bEpChNum, wCount)      USB_DRD_SET_CHEP_CNT_RX_REG(((USB_DRD_PMA_BUFF\
+                                                                   + (bEpChNum))->TXBD), (wCount))
+
+#define USB_DRD_SET_CHEP_RX_CNT(USBx, bEpChNum, wCount)            USB_DRD_SET_CHEP_CNT_RX_REG(((USB_DRD_PMA_BUFF\
+                                                                   + (bEpChNum))->RXBD), (wCount))
+
+
+/**
+  * @brief  gets counter of the tx buffer.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpChNum Endpoint Number.
+  * @retval Counter value
+  */
+#define USB_DRD_GET_CHEP_TX_CNT(USBx, bEpChNum)           (((USB_DRD_PMA_BUFF + (bEpChNum))->TXBD & 0x03FF0000U) >>16U)
+#define USB_DRD_GET_CHEP_RX_CNT(USBx, bEpChNum)           (((USB_DRD_PMA_BUFF + (bEpChNum))->RXBD & 0x03FF0000U) >>16U)
+
+#define USB_DRD_GET_EP_TX_CNT                             USB_GET_CHEP_TX_CNT
+#define USB_DRD_GET_CH_TX_CNT                             USB_GET_CHEP_TX_CNT
+
+#define USB_DRD_GET_EP_RX_CNT                             USB_DRD_GET_CHEP_RX_CNT
+#define USB_DRD_GET_CH_RX_CNT                             USB_DRD_GET_CHEP_RX_CNT
+/**
+  * @brief  Sets buffer 0/1 address in a double buffer endpoint.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpChNum Endpoint Number.
+  * @param  wBuf0Addr buffer 0 address.
+  * @retval Counter value
+  */
+#define USB_DRD_SET_CHEP_DBUF0_ADDR(USBx, bEpChNum, wBuf0Addr)    USB_DRD_SET_CHEP_TX_ADDRESS((USBx), (bEpChNum), (wBuf0Addr))
+#define USB_DRD_SET_CHEP_DBUF1_ADDR(USBx, bEpChNum, wBuf1Addr)    USB_DRD_SET_CHEP_RX_ADDRESS((USBx), (bEpChNum), (wBuf1Addr))
+
+
+/**
+  * @brief  Sets addresses in a double buffer endpoint.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpChNum Endpoint Number.
+  * @param  wBuf0Addr: buffer 0 address.
+  * @param  wBuf1Addr = buffer 1 address.
+  * @retval None
+  */
+#define USB_DRD_SET_CHEP_DBUF_ADDR(USBx, bEpChNum, wBuf0Addr, wBuf1Addr) \
+  do { \
+    USB_DRD_SET_CHEP_DBUF0_ADDR((USBx), (bEpChNum), (wBuf0Addr)); \
+    USB_DRD_SET_CHEP_DBUF1_ADDR((USBx), (bEpChNum), (wBuf1Addr)); \
+  } while(0) /* USB_DRD_SET_CHEP_DBUF_ADDR */
+
+
+/**
+  * @brief  Gets buffer 0/1 address of a double buffer endpoint.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpChNum Endpoint Number.
+  * @param  bDir endpoint dir  EP_DBUF_OUT = OUT
+  *         EP_DBUF_IN  = IN
+  * @param  wCount: Counter value
+  * @retval None
+  */
+#define USB_DRD_SET_CHEP_DBUF0_CNT(USBx, bEpChNum, bDir, wCount) \
+  do { \
+    if ((bDir) == 0U) \
+    { \
+      /* OUT endpoint */ \
+      USB_DRD_SET_CHEP_RX_DBUF0_CNT((USBx), (bEpChNum), (wCount)); \
+    } \
+    else \
+    { \
+      if ((bDir) == 1U) \
+      { \
+        /* IN endpoint */ \
+        USB_DRD_SET_CHEP_TX_CNT((USBx), (bEpChNum), (wCount)); \
+      } \
+    } \
+  } while(0) /* USB_DRD_SET_CHEP_DBUF0_CNT */
+
+#define USB_DRD_SET_CHEP_DBUF1_CNT(USBx, bEpChNum, bDir, wCount) \
+  do { \
+    if ((bDir) == 0U) \
+    { \
+      /* OUT endpoint */ \
+      USB_DRD_SET_CHEP_RX_CNT((USBx), (bEpChNum), (wCount)); \
+    } \
+    else \
+    { \
+      if ((bDir) == 1U) \
+      { \
+        /* IN endpoint */ \
+        (USB_DRD_PMA_BUFF + (bEpChNum))->RXBD &= USB_PMA_TXBD_COUNTMSK; \
+        (USB_DRD_PMA_BUFF + (bEpChNum))->RXBD |= (uint32_t)((uint32_t)(wCount) << 16U); \
+      } \
+    } \
+  } while(0) /* USB_DRD_SET_CHEP_DBUF1_CNT */
+
+#define USB_DRD_SET_CHEP_DBUF_CNT(USBx, bEpChNum, bDir, wCount) \
+  do { \
+    USB_DRD_SET_CHEP_DBUF0_CNT((USBx), (bEpChNum), (bDir), (wCount)); \
+    USB_DRD_SET_CHEP_DBUF1_CNT((USBx), (bEpChNum), (bDir), (wCount)); \
+  } while(0) /* USB_DRD_SET_EPCH_DBUF_CNT  */
+
+/**
+  * @brief  Gets buffer 0/1 rx/tx counter for double buffering.
+  * @param  USBx USB peripheral instance register address.
+  * @param  bEpChNum Endpoint Number.
+  * @retval None
+  */
+#define USB_DRD_GET_CHEP_DBUF0_CNT(USBx, bEpChNum)     (USB_DRD_GET_CHEP_TX_CNT((USBx), (bEpChNum)))
+#define USB_DRD_GET_CHEP_DBUF1_CNT(USBx, bEpChNum)     (USB_DRD_GET_CHEP_RX_CNT((USBx), (bEpChNum)))
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup USB_LL_Exported_Functions USB Low Layer Exported Functions
+  * @{
+  */
+
+
+HAL_StatusTypeDef USB_CoreInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg);
+HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg);
+HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx);
+HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx);
+HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode);
+
+#if defined (HAL_PCD_MODULE_ENABLED)
+HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep);
+HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep);
+HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep);
+HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep);
+HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep);
+#endif /* HAL_PCD_MODULE_ENABLED */
+
+HAL_StatusTypeDef USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address);
+HAL_StatusTypeDef USB_DevConnect(USB_DRD_TypeDef *USBx);
+HAL_StatusTypeDef USB_DevDisconnect(USB_DRD_TypeDef *USBx);
+HAL_StatusTypeDef USB_StopDevice(USB_DRD_TypeDef *USBx);
+uint32_t          USB_ReadInterrupts(USB_DRD_TypeDef *USBx);
+
+HAL_StatusTypeDef USB_ResetPort(USB_DRD_TypeDef *USBx);
+HAL_StatusTypeDef USB_HostInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg);
+HAL_StatusTypeDef USB_HC_IN_Halt(USB_DRD_TypeDef *USBx, uint8_t phy_ch);
+HAL_StatusTypeDef USB_HC_OUT_Halt(USB_DRD_TypeDef *USBx, uint8_t phy_ch);
+HAL_StatusTypeDef USB_HC_StartXfer(USB_DRD_TypeDef *USBx, USB_DRD_HCTypeDef *hc);
+
+uint32_t          USB_GetHostSpeed(USB_DRD_TypeDef *USBx);
+uint32_t          USB_GetCurrentFrame(USB_DRD_TypeDef *USBx);
+HAL_StatusTypeDef USB_StopHost(USB_DRD_TypeDef *USBx);
+HAL_StatusTypeDef USB_HC_DoubleBuffer(USB_DRD_TypeDef *USBx, uint8_t phy_ch_num, uint8_t db_state);
+HAL_StatusTypeDef USB_HC_Init(USB_DRD_TypeDef *USBx, uint8_t phy_ch_num, uint8_t epnum,
+                              uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps);
+
+HAL_StatusTypeDef USB_ActivateRemoteWakeup(USB_DRD_TypeDef *USBx);
+HAL_StatusTypeDef USB_DeActivateRemoteWakeup(USB_DRD_TypeDef *USBx);
+
+void              USB_WritePMA(USB_DRD_TypeDef *USBx, uint8_t *pbUsrBuf,
+                               uint16_t wPMABufAddr, uint16_t wNBytes);
+
+void              USB_ReadPMA(USB_DRD_TypeDef *USBx, uint8_t *pbUsrBuf,
+                              uint16_t wPMABufAddr, uint16_t wNBytes);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+#endif /* defined (USB_DRD_FS) */
+
+#ifdef __cplusplus
+}
+#endif
+
+
+#endif /* STM32G0xx_LL_USB_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_utils.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_utils.h
new file mode 100644
index 0000000..b7987b6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_utils.h
@@ -0,0 +1,345 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_utils.h
+  * @author  MCD Application Team
+  * @brief   Header file of UTILS LL module.
+  @verbatim
+  ==============================================================================
+                     ##### How to use this driver #####
+  ==============================================================================
+    [..]
+    The LL UTILS driver contains a set of generic APIs that can be
+    used by user:
+      (+) Device electronic signature
+      (+) Timing functions
+      (+) PLL configuration functions
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_UTILS_H
+#define STM32G0xx_LL_UTILS_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+/** @defgroup UTILS_LL UTILS
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup UTILS_LL_Private_Constants UTILS Private Constants
+  * @{
+  */
+
+/* Max delay can be used in LL_mDelay */
+#define LL_MAX_DELAY                  0xFFFFFFFFU
+
+/**
+ * @brief Unique device ID register base address
+ */
+#define UID_BASE_ADDRESS              UID_BASE
+
+/**
+ * @brief Flash size data register base address
+ */
+#define FLASHSIZE_BASE_ADDRESS        FLASHSIZE_BASE
+
+/**
+ * @brief Package data register base address
+ */
+#define PACKAGE_BASE_ADDRESS          PACKAGE_BASE
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup UTILS_LL_Private_Macros UTILS Private Macros
+  * @{
+  */
+/**
+  * @}
+  */
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup UTILS_LL_ES_INIT UTILS Exported structures
+  * @{
+  */
+/**
+  * @brief  UTILS PLL structure definition
+  */
+typedef struct
+{
+  uint32_t PLLM;   /*!< Division factor for PLL VCO input clock.
+                        This parameter can be a value of @ref RCC_LL_EC_PLLM_DIV
+
+                        This feature can be modified afterwards using unitary function
+                        @ref LL_RCC_PLL_ConfigDomain_SYS(). */
+
+  uint32_t PLLN;   /*!< Multiplication factor for PLL VCO output clock.
+                        This parameter must be a number between Min_Data = 8 and Max_Data = 86
+
+                        This feature can be modified afterwards using unitary function
+                        @ref LL_RCC_PLL_ConfigDomain_SYS(). */
+
+  uint32_t PLLR;   /*!< Division for the main system clock.
+                        This parameter can be a value of @ref RCC_LL_EC_PLLR_DIV
+
+                        This feature can be modified afterwards using unitary function
+                        @ref LL_RCC_PLL_ConfigDomain_SYS(). */
+} LL_UTILS_PLLInitTypeDef;
+
+/**
+  * @brief  UTILS System, AHB and APB buses clock configuration structure definition
+  */
+typedef struct
+{
+  uint32_t AHBCLKDivider;         /*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK).
+                                       This parameter can be a value of @ref RCC_LL_EC_SYSCLK_DIV
+
+                                       This feature can be modified afterwards using unitary function
+                                       @ref LL_RCC_SetAHBPrescaler(). */
+
+  uint32_t APB1CLKDivider;        /*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK).
+                                       This parameter can be a value of @ref RCC_LL_EC_APB1_DIV
+
+                                       This feature can be modified afterwards using unitary function
+                                       @ref LL_RCC_SetAPB1Prescaler(). */
+} LL_UTILS_ClkInitTypeDef;
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup UTILS_LL_Exported_Constants UTILS Exported Constants
+  * @{
+  */
+
+/** @defgroup UTILS_EC_HSE_BYPASS HSE Bypass activation
+  * @{
+  */
+#define LL_UTILS_HSEBYPASS_OFF        0x00000000U       /*!< HSE Bypass is not enabled                */
+#define LL_UTILS_HSEBYPASS_ON         0x00000001U       /*!< HSE Bypass is enabled                    */
+/**
+  * @}
+  */
+
+/** @defgroup UTILS_EC_PACKAGETYPE PACKAGE TYPE
+  * @{
+  */
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+#define LL_UTILS_PACKAGETYPE_QFP100         0x00000000U /*!< LQFP100  package type                               */
+#define LL_UTILS_PACKAGETYPE_QFN32_GP       0x00000001U /*!< LQFP32/UFQFPN32 General purpose (GP)                */
+#define LL_UTILS_PACKAGETYPE_QFN32_N        0x00000002U /*!< LQFP32/UFQFPN32 N-version                           */
+#define LL_UTILS_PACKAGETYPE_QFN48_GP       0x00000004U /*!< LQFP48/UFQPN48 General purpose (GP)                 */
+#define LL_UTILS_PACKAGETYPE_QFN48_N        0x00000005U /*!< LQFP48/UFQPN48 N-version                            */
+#define LL_UTILS_PACKAGETYPE_WLCSP52        0x00000006U /*!< WLCSP52                                             */
+#define LL_UTILS_PACKAGETYPE_QFN64_GP       0x00000007U /*!< LQFP64 General purpose (GP)                         */
+#define LL_UTILS_PACKAGETYPE_QFN64_N        0x00000008U /*!< LQFP64 N-version                                    */
+#define LL_UTILS_PACKAGETYPE_BGA64_N        0x0000000AU /*!< UFBGA64 N-version                                   */
+#define LL_UTILS_PACKAGETYPE_QFP80          0x0000000BU /*!< LQFP80  package type                                */
+#define LL_UTILS_PACKAGETYPE_BGA100         0x0000000CU /*!< UBGA100  package type                               */
+#elif defined(STM32G061xx) || defined(STM32G051xx) || defined(STM32G050xx) || defined(STM32G041xx) || defined(STM32G031xx) || defined(STM32G030xx)
+#define LL_UTILS_PACKAGETYPE_SO8            0x00000001U /*!< SO8 package type                                    */
+#define LL_UTILS_PACKAGETYPE_WLCSP18        0x00000002U /*!< WLCSP18 package type                                */
+#define LL_UTILS_PACKAGETYPE_TSSOP20        0x00000003U /*!< TSSOP20 package type                                */
+#define LL_UTILS_PACKAGETYPE_QFP28          0x00000004U /*!< UFQFPN28 package type                               */
+#define LL_UTILS_PACKAGETYPE_QFN32          0x00000005U /*!< UFQFPN32 / LQFP32 package type                      */
+#define LL_UTILS_PACKAGETYPE_QFN48          0x00000007U /*!< UFQFPN48 / LQFP48 package type                      */
+#elif defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G070xx)
+#define LL_UTILS_PACKAGETYPE_QFN28_GP       0x00000000U /*!< UFQFPN28 general purpose (GP) package type          */
+#define LL_UTILS_PACKAGETYPE_QFN28_PD       0x00000001U /*!< UFQFPN28 Power Delivery (PD)                        */
+#define LL_UTILS_PACKAGETYPE_QFN32_GP       0x00000004U /*!< UFQFPN32 / LQFP32 general purpose (GP) package type */
+#define LL_UTILS_PACKAGETYPE_QFN32_PD       0x00000005U /*!< UFQFPN32 / LQFP32 Power Delivery (PD) package type  */
+#define LL_UTILS_PACKAGETYPE_QFN48          0x00000008U /*!< UFQFPN48 / LQFP488 package type                     */
+#define LL_UTILS_PACKAGETYPE_QFP64          0x0000000CU /*!< LQPF64 package type                                 */
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup UTILS_LL_Exported_Functions UTILS Exported Functions
+  * @{
+  */
+
+/** @defgroup UTILS_EF_DEVICE_ELECTRONIC_SIGNATURE DEVICE ELECTRONIC SIGNATURE
+  * @{
+  */
+
+/**
+  * @brief  Get Word0 of the unique device identifier (UID based on 96 bits)
+  * @retval UID[31:0]: X and Y coordinates on the wafer expressed in BCD format
+  */
+__STATIC_INLINE uint32_t LL_GetUID_Word0(void)
+{
+  return (uint32_t)(READ_REG(*((uint32_t *)UID_BASE_ADDRESS)));
+}
+
+/**
+  * @brief  Get Word1 of the unique device identifier (UID based on 96 bits)
+  * @retval UID[63:32]: Wafer number (UID[39:32]) & LOT_NUM[23:0] (UID[63:40])
+  */
+__STATIC_INLINE uint32_t LL_GetUID_Word1(void)
+{
+  return (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE_ADDRESS + 4U))));
+}
+
+/**
+  * @brief  Get Word2 of the unique device identifier (UID based on 96 bits)
+  * @retval UID[95:64]: Lot number (ASCII encoded) - LOT_NUM[55:24]
+  */
+__STATIC_INLINE uint32_t LL_GetUID_Word2(void)
+{
+  return (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE_ADDRESS + 8U))));
+}
+
+/**
+  * @brief  Get Flash memory size
+  * @note   This bitfield indicates the size of the device Flash memory expressed in
+  *         Kbytes. As an example, 0x040 corresponds to 64 Kbytes.
+  * @retval FLASH_SIZE[15:0]: Flash memory size
+  */
+__STATIC_INLINE uint32_t LL_GetFlashSize(void)
+{
+  return (uint32_t)(READ_REG(*((uint32_t *)FLASHSIZE_BASE_ADDRESS)) & 0x0000FFFFUL);
+}
+
+/**
+  * @brief  Get Package type
+  * @retval PKG[3:0]: Package type - This parameter can be a value of @ref UTILS_EC_PACKAGETYPE
+  * @if defined(STM32G0C1xx)
+  *         @arg @ref LL_UTILS_PACKAGETYPE_QFP100
+  *         @arg @ref LL_UTILS_PACKAGETYPE_QFN32_GP
+  *         @arg @ref LL_UTILS_PACKAGETYPE_QFN32_N
+  *         @arg @ref LL_UTILS_PACKAGETYPE_QFN48_GP
+  *         @arg @ref LL_UTILS_PACKAGETYPE_QFN48_N
+  *         @arg @ref LL_UTILS_PACKAGETYPE_WLCSP52
+  *         @arg @ref LL_UTILS_PACKAGETYPE_QFN64_GP
+  *         @arg @ref LL_UTILS_PACKAGETYPE_QFN64_N
+  *         @arg @ref LL_UTILS_PACKAGETYPE_BGA64_N
+  *         @arg @ref LL_UTILS_PACKAGETYPE_QFP80
+  *         @arg @ref LL_UTILS_PACKAGETYPE_BGA100
+  * @elif defined(STM32G061xx) || defined(STM32G041xx)
+  *         @arg @ref LL_UTILS_PACKAGETYPE_SO8
+  *         @arg @ref LL_UTILS_PACKAGETYPE_WLCSP18
+  *         @arg @ref LL_UTILS_PACKAGETYPE_TSSOP20
+  *         @arg @ref LL_UTILS_PACKAGETYPE_QFP28
+  *         @arg @ref LL_UTILS_PACKAGETYPE_QFN32
+  *         @arg @ref LL_UTILS_PACKAGETYPE_QFN48
+  * @elif defined(STM32G081xx)
+  *         @arg @ref LL_UTILS_PACKAGETYPE_QFN28_GP
+  *         @arg @ref LL_UTILS_PACKAGETYPE_QFN28_PD
+  *         @arg @ref LL_UTILS_PACKAGETYPE_QFN32_GP
+  *         @arg @ref LL_UTILS_PACKAGETYPE_QFN32_PD
+  *         @arg @ref LL_UTILS_PACKAGETYPE_QFN48
+  *         @arg @ref LL_UTILS_PACKAGETYPE_QFP64
+  * @endif
+  *
+  */
+__STATIC_INLINE uint32_t LL_GetPackageType(void)
+{
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+  return (uint32_t)(READ_REG(*((uint32_t *)PACKAGE_BASE_ADDRESS)) & 0x1FU);
+#else
+  return (uint32_t)(READ_REG(*((uint32_t *)PACKAGE_BASE_ADDRESS)) & 0xFU);
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup UTILS_LL_EF_DELAY DELAY
+  * @{
+  */
+
+/**
+  * @brief  This function configures the Cortex-M SysTick source of the time base.
+  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
+  * @note   When a RTOS is used, it is recommended to avoid changing the SysTick
+  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
+  * @param  Ticks Number of ticks
+  * @retval None
+  */
+__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
+{
+  /* Configure the SysTick to have interrupt in 1ms time base */
+  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
+  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
+}
+
+void        LL_Init1msTick(uint32_t HCLKFrequency);
+void        LL_mDelay(uint32_t Delay);
+
+/**
+  * @}
+  */
+
+/** @defgroup UTILS_EF_SYSTEM SYSTEM
+  * @{
+  */
+
+void        LL_SetSystemCoreClock(uint32_t HCLKFrequency);
+ErrorStatus LL_PLL_ConfigSystemClock_HSI(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct,
+                                         LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct);
+ErrorStatus LL_PLL_ConfigSystemClock_HSE(uint32_t HSEFrequency, uint32_t HSEBypass,
+                                         LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct);
+ErrorStatus LL_SetFlashLatency(uint32_t HCLKFrequency);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_UTILS_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_wwdg.h b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_wwdg.h
new file mode 100644
index 0000000..1737d68
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_wwdg.h
@@ -0,0 +1,331 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_wwdg.h
+  * @author  MCD Application Team
+  * @brief   Header file of WWDG LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32G0xx_LL_WWDG_H
+#define STM32G0xx_LL_WWDG_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (WWDG)
+
+/** @defgroup WWDG_LL WWDG
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup WWDG_LL_Exported_Constants WWDG Exported Constants
+  * @{
+  */
+
+/** @defgroup WWDG_LL_EC_IT IT Defines
+  * @brief    IT defines which can be used with LL_WWDG_ReadReg and  LL_WWDG_WriteReg functions
+  * @{
+  */
+#define LL_WWDG_CFR_EWI                     WWDG_CFR_EWI
+/**
+  * @}
+  */
+
+/** @defgroup WWDG_LL_EC_PRESCALER  PRESCALER
+  * @{
+  */
+#define LL_WWDG_PRESCALER_1                 0x00000000u                                               /*!< WWDG counter clock = (PCLK1/4096)/1 */
+#define LL_WWDG_PRESCALER_2                 WWDG_CFR_WDGTB_0                                          /*!< WWDG counter clock = (PCLK1/4096)/2 */
+#define LL_WWDG_PRESCALER_4                 WWDG_CFR_WDGTB_1                                          /*!< WWDG counter clock = (PCLK1/4096)/4 */
+#define LL_WWDG_PRESCALER_8                 (WWDG_CFR_WDGTB_0 | WWDG_CFR_WDGTB_1)                     /*!< WWDG counter clock = (PCLK1/4096)/8 */
+#define LL_WWDG_PRESCALER_16                WWDG_CFR_WDGTB_2                                          /*!< WWDG counter clock = (PCLK1/4096)/16 */
+#define LL_WWDG_PRESCALER_32                (WWDG_CFR_WDGTB_2 | WWDG_CFR_WDGTB_0)                     /*!< WWDG counter clock = (PCLK1/4096)/32 */
+#define LL_WWDG_PRESCALER_64                (WWDG_CFR_WDGTB_2 | WWDG_CFR_WDGTB_1)                     /*!< WWDG counter clock = (PCLK1/4096)/64 */
+#define LL_WWDG_PRESCALER_128               (WWDG_CFR_WDGTB_2 | WWDG_CFR_WDGTB_1 | WWDG_CFR_WDGTB_0)  /*!< WWDG counter clock = (PCLK1/4096)/128 */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup WWDG_LL_Exported_Macros WWDG Exported Macros
+  * @{
+  */
+/** @defgroup WWDG_LL_EM_WRITE_READ Common Write and read registers macros
+  * @{
+  */
+/**
+  * @brief  Write a value in WWDG register
+  * @param  __INSTANCE__ WWDG Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_WWDG_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in WWDG register
+  * @param  __INSTANCE__ WWDG Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_WWDG_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup WWDG_LL_Exported_Functions WWDG Exported Functions
+  * @{
+  */
+
+/** @defgroup WWDG_LL_EF_Configuration Configuration
+  * @{
+  */
+/**
+  * @brief  Enable Window Watchdog. The watchdog is always disabled after a reset.
+  * @note   It is enabled by setting the WDGA bit in the WWDG_CR register,
+  *         then it cannot be disabled again except by a reset.
+  *         This bit is set by software and only cleared by hardware after a reset.
+  *         When WDGA = 1, the watchdog can generate a reset.
+  * @rmtoll CR           WDGA          LL_WWDG_Enable
+  * @param  WWDGx WWDG Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_WWDG_Enable(WWDG_TypeDef *WWDGx)
+{
+  SET_BIT(WWDGx->CR, WWDG_CR_WDGA);
+}
+
+/**
+  * @brief  Checks if Window Watchdog is enabled
+  * @rmtoll CR           WDGA          LL_WWDG_IsEnabled
+  * @param  WWDGx WWDG Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_WWDG_IsEnabled(WWDG_TypeDef *WWDGx)
+{
+  return ((READ_BIT(WWDGx->CR, WWDG_CR_WDGA) == (WWDG_CR_WDGA)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set the Watchdog counter value to provided value (7-bits T[6:0])
+  * @note   When writing to the WWDG_CR register, always write 1 in the MSB b6 to avoid generating an immediate reset
+  *         This counter is decremented every (4096 x 2expWDGTB) PCLK cycles
+  *         A reset is produced when it rolls over from 0x40 to 0x3F (bit T6 becomes cleared)
+  *         Setting the counter lower then 0x40 causes an immediate reset (if WWDG enabled)
+  * @rmtoll CR           T             LL_WWDG_SetCounter
+  * @param  WWDGx WWDG Instance
+  * @param  Counter 0..0x7F (7 bit counter value)
+  * @retval None
+  */
+__STATIC_INLINE void LL_WWDG_SetCounter(WWDG_TypeDef *WWDGx, uint32_t Counter)
+{
+  MODIFY_REG(WWDGx->CR, WWDG_CR_T, Counter);
+}
+
+/**
+  * @brief  Return current Watchdog Counter Value (7 bits counter value)
+  * @rmtoll CR           T             LL_WWDG_GetCounter
+  * @param  WWDGx WWDG Instance
+  * @retval 7 bit Watchdog Counter value
+  */
+__STATIC_INLINE uint32_t LL_WWDG_GetCounter(WWDG_TypeDef *WWDGx)
+{
+  return (READ_BIT(WWDGx->CR, WWDG_CR_T));
+}
+
+/**
+  * @brief  Set the time base of the prescaler (WDGTB).
+  * @note   Prescaler is used to apply ratio on PCLK clock, so that Watchdog counter
+  *         is decremented every (4096 x 2expWDGTB) PCLK cycles
+  * @rmtoll CFR          WDGTB         LL_WWDG_SetPrescaler
+  * @param  WWDGx WWDG Instance
+  * @param  Prescaler This parameter can be one of the following values:
+  *         @arg @ref LL_WWDG_PRESCALER_1
+  *         @arg @ref LL_WWDG_PRESCALER_2
+  *         @arg @ref LL_WWDG_PRESCALER_4
+  *         @arg @ref LL_WWDG_PRESCALER_8
+  *         @arg @ref LL_WWDG_PRESCALER_16
+  *         @arg @ref LL_WWDG_PRESCALER_32
+  *         @arg @ref LL_WWDG_PRESCALER_64
+  *         @arg @ref LL_WWDG_PRESCALER_128
+  * @retval None
+  */
+__STATIC_INLINE void LL_WWDG_SetPrescaler(WWDG_TypeDef *WWDGx, uint32_t Prescaler)
+{
+  MODIFY_REG(WWDGx->CFR, WWDG_CFR_WDGTB, Prescaler);
+}
+
+/**
+  * @brief  Return current Watchdog Prescaler Value
+  * @rmtoll CFR          WDGTB         LL_WWDG_GetPrescaler
+  * @param  WWDGx WWDG Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_WWDG_PRESCALER_1
+  *         @arg @ref LL_WWDG_PRESCALER_2
+  *         @arg @ref LL_WWDG_PRESCALER_4
+  *         @arg @ref LL_WWDG_PRESCALER_8
+  *         @arg @ref LL_WWDG_PRESCALER_16
+  *         @arg @ref LL_WWDG_PRESCALER_32
+  *         @arg @ref LL_WWDG_PRESCALER_64
+  *         @arg @ref LL_WWDG_PRESCALER_128
+  */
+__STATIC_INLINE uint32_t LL_WWDG_GetPrescaler(WWDG_TypeDef *WWDGx)
+{
+  return (READ_BIT(WWDGx->CFR, WWDG_CFR_WDGTB));
+}
+
+/**
+  * @brief  Set the Watchdog Window value to be compared to the downcounter (7-bits W[6:0]).
+  * @note   This window value defines when write in the WWDG_CR register
+  *         to program Watchdog counter is allowed.
+  *         Watchdog counter value update must occur only when the counter value
+  *         is lower than the Watchdog window register value.
+  *         Otherwise, a MCU reset is generated if the 7-bit Watchdog counter value
+  *         (in the control register) is refreshed before the downcounter has reached
+  *         the watchdog window register value.
+  *         Physically is possible to set the Window lower then 0x40 but it is not recommended.
+  *         To generate an immediate reset, it is possible to set the Counter lower than 0x40.
+  * @rmtoll CFR          W             LL_WWDG_SetWindow
+  * @param  WWDGx WWDG Instance
+  * @param  Window 0x00..0x7F (7 bit Window value)
+  * @retval None
+  */
+__STATIC_INLINE void LL_WWDG_SetWindow(WWDG_TypeDef *WWDGx, uint32_t Window)
+{
+  MODIFY_REG(WWDGx->CFR, WWDG_CFR_W, Window);
+}
+
+/**
+  * @brief  Return current Watchdog Window Value (7 bits value)
+  * @rmtoll CFR          W             LL_WWDG_GetWindow
+  * @param  WWDGx WWDG Instance
+  * @retval 7 bit Watchdog Window value
+  */
+__STATIC_INLINE uint32_t LL_WWDG_GetWindow(WWDG_TypeDef *WWDGx)
+{
+  return (READ_BIT(WWDGx->CFR, WWDG_CFR_W));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup WWDG_LL_EF_FLAG_Management FLAG_Management
+  * @{
+  */
+/**
+  * @brief  Indicates if the WWDG Early Wakeup Interrupt Flag is set or not.
+  * @note   This bit is set by hardware when the counter has reached the value 0x40.
+  *         It must be cleared by software by writing 0.
+  *         A write of 1 has no effect. This bit is also set if the interrupt is not enabled.
+  * @rmtoll SR           EWIF          LL_WWDG_IsActiveFlag_EWKUP
+  * @param  WWDGx WWDG Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_WWDG_IsActiveFlag_EWKUP(WWDG_TypeDef *WWDGx)
+{
+  return ((READ_BIT(WWDGx->SR, WWDG_SR_EWIF) == (WWDG_SR_EWIF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear WWDG Early Wakeup Interrupt Flag (EWIF)
+  * @rmtoll SR           EWIF          LL_WWDG_ClearFlag_EWKUP
+  * @param  WWDGx WWDG Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_WWDG_ClearFlag_EWKUP(WWDG_TypeDef *WWDGx)
+{
+  WRITE_REG(WWDGx->SR, ~WWDG_SR_EWIF);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup WWDG_LL_EF_IT_Management IT_Management
+  * @{
+  */
+/**
+  * @brief  Enable the Early Wakeup Interrupt.
+  * @note   When set, an interrupt occurs whenever the counter reaches value 0x40.
+  *         This interrupt is only cleared by hardware after a reset
+  * @rmtoll CFR          EWI           LL_WWDG_EnableIT_EWKUP
+  * @param  WWDGx WWDG Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_WWDG_EnableIT_EWKUP(WWDG_TypeDef *WWDGx)
+{
+  SET_BIT(WWDGx->CFR, WWDG_CFR_EWI);
+}
+
+/**
+  * @brief  Check if Early Wakeup Interrupt is enabled
+  * @rmtoll CFR          EWI           LL_WWDG_IsEnabledIT_EWKUP
+  * @param  WWDGx WWDG Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_WWDG_IsEnabledIT_EWKUP(WWDG_TypeDef *WWDGx)
+{
+  return ((READ_BIT(WWDGx->CFR, WWDG_CFR_EWI) == (WWDG_CFR_EWI)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* WWDG */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32G0xx_LL_WWDG_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c
new file mode 100644
index 0000000..e2208fa
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c
@@ -0,0 +1,759 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal.c
+  * @author  MCD Application Team
+  * @brief   HAL module driver.
+  *          This is the common part of the HAL initialization
+  *
+  @verbatim
+  ==============================================================================
+                     ##### How to use this driver #####
+  ==============================================================================
+    [..]
+    The common HAL driver contains a set of generic and common APIs that can be
+    used by the PPP peripheral drivers and the user to start using the HAL.
+    [..]
+    The HAL contains two APIs categories:
+         (+) Common HAL APIs
+         (+) Services HAL APIs
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup HAL
+  * @brief HAL module driver
+  * @{
+  */
+
+#ifdef HAL_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+
+/** @defgroup HAL_Private_Constants HAL Private Constants
+  * @{
+  */
+/**
+  * @brief STM32G0xx HAL Driver version number
+  */
+#define __STM32G0xx_HAL_VERSION_MAIN   (0x01U) /*!< [31:24] main version */
+#define __STM32G0xx_HAL_VERSION_SUB1   (0x04U) /*!< [23:16] sub1 version */
+#define __STM32G0xx_HAL_VERSION_SUB2   (0x02U) /*!< [15:8]  sub2 version */
+#define __STM32G0xx_HAL_VERSION_RC     (0x00U) /*!< [7:0]  release candidate */
+#define __STM32G0xx_HAL_VERSION         ((__STM32G0xx_HAL_VERSION_MAIN << 24U)\
+                                        |(__STM32G0xx_HAL_VERSION_SUB1 << 16U)\
+                                        |(__STM32G0xx_HAL_VERSION_SUB2 << 8U )\
+                                        |(__STM32G0xx_HAL_VERSION_RC))
+
+#if defined(VREFBUF)
+#define VREFBUF_TIMEOUT_VALUE     10U   /*!<  10 ms */
+#endif /* VREFBUF */
+
+/**
+  * @}
+  */
+
+/* Private macro -------------------------------------------------------------*/
+/* Exported variables ---------------------------------------------------------*/
+/** @defgroup HAL_Exported_Variables HAL Exported Variables
+  * @{
+  */
+__IO uint32_t uwTick;
+uint32_t uwTickPrio = (1UL << __NVIC_PRIO_BITS); /* Invalid PRIO */
+HAL_TickFreqTypeDef uwTickFreq = HAL_TICK_FREQ_DEFAULT;  /* 1KHz */
+/**
+  * @}
+  */
+
+/* Private function prototypes -----------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+
+/** @addtogroup HAL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup HAL_Exported_Functions_Group1
+ *  @brief    HAL Initialization and Configuration functions
+ *
+@verbatim
+ ===============================================================================
+           ##### HAL Initialization and Configuration functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Initialize the Flash interface the NVIC allocation and initial time base
+          clock configuration.
+      (+) De-initialize common part of the HAL.
+      (+) Configure the time base source to have 1ms time base with a dedicated
+          Tick interrupt priority.
+        (++) SysTick timer is used by default as source of time base, but user
+             can eventually implement his proper time base source (a general purpose
+             timer for example or other time source), keeping in mind that Time base
+             duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and
+             handled in milliseconds basis.
+        (++) Time base configuration function (HAL_InitTick ()) is called automatically
+             at the beginning of the program after reset by HAL_Init() or at any time
+             when clock is configured, by HAL_RCC_ClockConfig().
+        (++) Source of time base is configured  to generate interrupts at regular
+             time intervals. Care must be taken if HAL_Delay() is called from a
+             peripheral ISR process, the Tick interrupt line must have higher priority
+            (numerically lower) than the peripheral interrupt. Otherwise the caller
+            ISR process will be blocked.
+       (++) functions affecting time base configurations are declared as __weak
+             to make  override possible  in case of other  implementations in user file.
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Configure the Flash prefetch and the Instruction cache,
+  *         the time base source, NVIC and any required global low level hardware
+  *         by calling the HAL_MspInit() callback function to be optionally defined in user file
+  *         stm32g0xx_hal_msp.c.
+  *
+  * @note   HAL_Init() function is called at the beginning of program after reset and before
+  *         the clock configuration.
+  *
+  * @note   In the default implementation the System Timer (Systick) is used as source of time base.
+  *         The Systick configuration is based on HSI clock, as HSI is the clock
+  *         used after a system Reset.
+  *         Once done, time base tick starts incrementing: the tick variable counter is incremented
+  *         each 1ms in the SysTick_Handler() interrupt handler.
+  *
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_Init(void)
+{
+  HAL_StatusTypeDef  status = HAL_OK;
+
+  /* Configure Flash prefetch, Instruction cache             */
+  /* Default configuration at reset is:                      */
+  /* - Prefetch disabled                                     */
+  /* - Instruction cache enabled                             */
+
+#if (INSTRUCTION_CACHE_ENABLE == 0U)
+  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
+#endif /* INSTRUCTION_CACHE_ENABLE */
+
+#if (PREFETCH_ENABLE != 0U)
+  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
+#endif /* PREFETCH_ENABLE */
+
+  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
+  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
+  {
+    status = HAL_ERROR;
+  }
+  else
+  {
+  /* Init the low level hardware */
+  HAL_MspInit();
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  This function de-Initializes common part of the HAL and stops the source of time base.
+  * @note   This function is optional.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DeInit(void)
+{
+  /* Reset of all peripherals */
+  __HAL_RCC_APB1_FORCE_RESET();
+  __HAL_RCC_APB1_RELEASE_RESET();
+
+  __HAL_RCC_APB2_FORCE_RESET();
+  __HAL_RCC_APB2_RELEASE_RESET();
+
+  __HAL_RCC_AHB_FORCE_RESET();
+  __HAL_RCC_AHB_RELEASE_RESET();
+
+  __HAL_RCC_IOP_FORCE_RESET();
+  __HAL_RCC_IOP_RELEASE_RESET();
+
+  /* De-Init the low level hardware */
+  HAL_MspDeInit();
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initialize the MSP.
+  * @retval None
+  */
+__weak void HAL_MspInit(void)
+{
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitializes the MSP.
+  * @retval None
+  */
+__weak void HAL_MspDeInit(void)
+{
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_MspDeInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief This function configures the source of the time base:
+  *        The time source is configured  to have 1ms time base with a dedicated
+  *        Tick interrupt priority.
+  * @note This function is called  automatically at the beginning of program after
+  *       reset by HAL_Init() or at any time when clock is reconfigured  by HAL_RCC_ClockConfig().
+  * @note In the default implementation, SysTick timer is the source of time base.
+  *       It is used to generate interrupts at regular time intervals.
+  *       Care must be taken if HAL_Delay() is called from a peripheral ISR process,
+  *       The SysTick interrupt must have higher priority (numerically lower)
+  *       than the peripheral interrupt. Otherwise the caller ISR process will be blocked.
+  *       The function is declared as __weak  to be overwritten  in case of other
+  *       implementation  in user file.
+  * @param TickPriority Tick interrupt priority.
+  * @retval HAL status
+  */
+__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
+{
+  HAL_StatusTypeDef  status = HAL_OK;
+
+  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
+  if ((uint32_t)uwTickFreq != 0U)
+  {
+    /*Configure the SysTick to have interrupt in 1ms time basis*/
+    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
+    {
+      /* Configure the SysTick IRQ priority */
+      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
+      {
+        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
+        uwTickPrio = TickPriority;
+      }
+      else
+      {
+        status = HAL_ERROR;
+      }
+    }
+    else
+    {
+      status = HAL_ERROR;
+    }
+  }
+  else
+  {
+    status = HAL_ERROR;
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @}
+  */
+
+/** @addtogroup HAL_Exported_Functions_Group2
+ *  @brief    HAL Control functions
+ *
+@verbatim
+ ===============================================================================
+                      ##### HAL Control functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Provide a tick value in millisecond
+      (+) Provide a blocking delay in millisecond
+      (+) Suspend the time base source interrupt
+      (+) Resume the time base source interrupt
+      (+) Get the HAL API driver version
+      (+) Get the device identifier
+      (+) Get the device revision identifier
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief This function is called to increment  a global variable "uwTick"
+  *        used as application time base.
+  * @note In the default implementation, this variable is incremented each 1ms
+  *       in SysTick ISR.
+  * @note This function is declared as __weak to be overwritten in case of other
+  *      implementations in user file.
+  * @retval None
+  */
+__weak void HAL_IncTick(void)
+{
+  uwTick += (uint32_t)uwTickFreq;
+}
+
+/**
+  * @brief Provides a tick value in millisecond.
+  * @note This function is declared as __weak to be overwritten in case of other
+  *       implementations in user file.
+  * @retval tick value
+  */
+__weak uint32_t HAL_GetTick(void)
+{
+  return uwTick;
+}
+
+/**
+  * @brief This function returns a tick priority.
+  * @retval tick priority
+  */
+uint32_t HAL_GetTickPrio(void)
+{
+  return uwTickPrio;
+}
+
+/**
+  * @brief Set new tick Freq.
+  * @retval status
+  */
+HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
+{
+  HAL_StatusTypeDef status  = HAL_OK;
+  HAL_TickFreqTypeDef prevTickFreq;
+  assert_param(IS_TICKFREQ(Freq));
+
+  if (uwTickFreq != Freq)
+  {
+    /* Back up uwTickFreq frequency */
+    prevTickFreq = uwTickFreq;
+
+    /* Update uwTickFreq global variable used by HAL_InitTick() */
+    uwTickFreq = Freq;
+
+    /* Apply the new tick Freq  */
+    status = HAL_InitTick(uwTickPrio);
+    if (status != HAL_OK)
+    {
+      /* Restore previous tick frequency */
+      uwTickFreq = prevTickFreq;
+    }
+  }
+
+  return status;
+}
+
+/**
+  * @brief return tick frequency.
+  * @retval tick period in Hz
+  */
+HAL_TickFreqTypeDef HAL_GetTickFreq(void)
+{
+  return uwTickFreq;
+}
+
+/**
+  * @brief This function provides minimum delay (in milliseconds) based
+  *        on variable incremented.
+  * @note In the default implementation , SysTick timer is the source of time base.
+  *       It is used to generate interrupts at regular time intervals where uwTick
+  *       is incremented.
+  * @note This function is declared as __weak to be overwritten in case of other
+  *       implementations in user file.
+  * @param Delay  specifies the delay time length, in milliseconds.
+  * @retval None
+  */
+__weak void HAL_Delay(uint32_t Delay)
+{
+  uint32_t tickstart = HAL_GetTick();
+  uint32_t wait = Delay;
+
+  /* Add a freq to guarantee minimum wait */
+  if (wait < HAL_MAX_DELAY)
+  {
+    wait += (uint32_t)(uwTickFreq);
+  }
+
+  while ((HAL_GetTick() - tickstart) < wait)
+  {
+  }
+}
+
+/**
+  * @brief Suspend Tick increment.
+  * @note In the default implementation , SysTick timer is the source of time base. It is
+  *       used to generate interrupts at regular time intervals. Once HAL_SuspendTick()
+  *       is called, the SysTick interrupt will be disabled and so Tick increment
+  *       is suspended.
+  * @note This function is declared as __weak to be overwritten in case of other
+  *       implementations in user file.
+  * @retval None
+  */
+__weak void HAL_SuspendTick(void)
+{
+  /* Disable SysTick Interrupt */
+  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
+}
+
+/**
+  * @brief Resume Tick increment.
+  * @note In the default implementation , SysTick timer is the source of time base. It is
+  *       used to generate interrupts at regular time intervals. Once HAL_ResumeTick()
+  *       is called, the SysTick interrupt will be enabled and so Tick increment
+  *       is resumed.
+  * @note This function is declared as __weak to be overwritten in case of other
+  *       implementations in user file.
+  * @retval None
+  */
+__weak void HAL_ResumeTick(void)
+{
+  /* Enable SysTick Interrupt */
+  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
+}
+
+/**
+  * @brief  Returns the HAL revision
+  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
+  */
+uint32_t HAL_GetHalVersion(void)
+{
+  return __STM32G0xx_HAL_VERSION;
+}
+
+/**
+  * @brief  Returns the device revision identifier.
+  * @retval Device revision identifier
+  */
+uint32_t HAL_GetREVID(void)
+{
+  return ((DBG->IDCODE & DBG_IDCODE_REV_ID) >> 16U);
+}
+
+/**
+  * @brief  Returns the device identifier.
+  * @retval Device identifier
+  */
+uint32_t HAL_GetDEVID(void)
+{
+  return ((DBG->IDCODE) & DBG_IDCODE_DEV_ID);
+}
+
+/**
+  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
+  * @retval Device identifier
+  */
+uint32_t HAL_GetUIDw0(void)
+{
+  return (READ_REG(*((uint32_t *)UID_BASE)));
+}
+
+/**
+  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
+  * @retval Device identifier
+  */
+uint32_t HAL_GetUIDw1(void)
+{
+  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
+}
+
+/**
+  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
+  * @retval Device identifier
+  */
+uint32_t HAL_GetUIDw2(void)
+{
+  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
+}
+
+/**
+  * @}
+  */
+
+/** @addtogroup HAL_Exported_Functions_Group3
+ *  @brief    HAL Debug functions
+ *
+@verbatim
+ ===============================================================================
+                      ##### HAL Debug functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Enable/Disable Debug module during STOP mode
+      (+) Enable/Disable Debug module during STANDBY mode
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Enable the Debug Module during STOP mode
+  * @retval None
+  */
+void HAL_DBGMCU_EnableDBGStopMode(void)
+{
+  SET_BIT(DBG->CR, DBG_CR_DBG_STOP);
+}
+
+/**
+  * @brief  Disable the Debug Module during STOP mode
+  * @retval None
+  */
+void HAL_DBGMCU_DisableDBGStopMode(void)
+{
+  CLEAR_BIT(DBG->CR, DBG_CR_DBG_STOP);
+}
+
+/**
+  * @brief  Enable the Debug Module during STANDBY mode
+  * @retval None
+  */
+void HAL_DBGMCU_EnableDBGStandbyMode(void)
+{
+  SET_BIT(DBG->CR, DBG_CR_DBG_STANDBY);
+}
+
+/**
+  * @brief  Disable the Debug Module during STANDBY mode
+  * @retval None
+  */
+void HAL_DBGMCU_DisableDBGStandbyMode(void)
+{
+  CLEAR_BIT(DBG->CR, DBG_CR_DBG_STANDBY);
+}
+
+/**
+  * @}
+  */
+
+/** @addtogroup HAL_Exported_Functions_Group4
+ *  @brief    SYSCFG configuration functions
+ *
+@verbatim
+ ===============================================================================
+                      ##### HAL SYSCFG configuration functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Enable/Disable Pin remap
+      (+) Configure the Voltage reference buffer
+      (+) Enable/Disable the Voltage reference buffer
+      (+) Enable/Disable the I/O analog switch voltage booster
+      (+) Enable/Disable dead battery behavior(*)
+      (+) Configure Clamping Diode on specific pins(*)
+   (*) Feature not available on all devices
+
+@endverbatim
+  * @{
+  */
+#if defined(VREFBUF)
+/**
+  * @brief Configure the internal voltage reference buffer voltage scale.
+  * @param  VoltageScaling specifies the output voltage to achieve
+  *         This parameter can be one of the following values:
+  *         @arg @ref SYSCFG_VREFBUF_VoltageScale
+  * @retval None
+  */
+void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
+{
+  /* Check the parameters */
+  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));
+
+  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
+}
+
+/**
+  * @brief Configure the internal voltage reference buffer high impedance mode.
+  * @param  Mode specifies the high impedance mode
+  *          This parameter can be one of the following values:
+  *          @arg @ref SYSCFG_VREFBUF_HighImpedance
+  * @retval None
+  */
+void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
+{
+  /* Check the parameters */
+  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));
+
+  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
+}
+
+/**
+  * @brief  Tune the Internal Voltage Reference buffer (VREFBUF).
+  * @note   VrefBuf voltage scale is calibrated in production for each device,
+  *         using voltage scale 1. This calibration value is loaded
+  *         as default trimming value at device power up.
+  *         This trimming value can be fine tuned for voltage scales 0 and 1
+  *         using this function.
+  * @retval None
+  */
+void HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue)
+{
+  /* Check the parameters */
+  assert_param(IS_SYSCFG_VREFBUF_TRIMMING(TrimmingValue));
+
+  MODIFY_REG(VREFBUF->CCR, VREFBUF_CCR_TRIM, TrimmingValue);
+}
+
+/**
+  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
+  * @retval HAL_OK/HAL_TIMEOUT
+  */
+HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
+{
+  uint32_t  tickstart;
+
+  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
+
+  /* Get Start Tick*/
+  tickstart = HAL_GetTick();
+
+  /* Wait for VRR bit  */
+  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
+  {
+    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
+    {
+      return HAL_TIMEOUT;
+    }
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Disable the Internal Voltage Reference buffer (VREFBUF).
+  *
+  * @retval None
+  */
+void HAL_SYSCFG_DisableVREFBUF(void)
+{
+  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
+}
+#endif /* VREFBUF */
+
+/**
+  * @brief  Enable the I/O analog switch voltage booster
+  * @retval None
+  */
+void HAL_SYSCFG_EnableIOAnalogSwitchBooster(void)
+{
+  SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
+}
+
+/**
+  * @brief  Disable the I/O analog switch voltage booster
+  * @retval None
+  */
+void HAL_SYSCFG_DisableIOAnalogSwitchBooster(void)
+{
+  CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
+}
+
+/**
+  * @brief  Enable the remap on PA11_PA12
+  * @param  PinRemap specifies which pins have to be remapped
+  *         This parameter can be any combination of the following values:
+  *         @arg @ref SYSCFG_REMAP_PA11
+  *         @arg @ref SYSCFG_REMAP_PA12
+  * @retval None
+  */
+void HAL_SYSCFG_EnableRemap(uint32_t PinRemap)
+{
+  /* Check the parameter */
+  assert_param(IS_HAL_REMAP_PIN(PinRemap));
+  SET_BIT(SYSCFG->CFGR1, PinRemap);
+}
+
+/**
+  * @brief  Disable the remap on PA11_PA12
+  * @param  PinRemap specifies which pins will behave normally
+  *         This parameter can be any combination of the following values:
+  *         @arg @ref SYSCFG_REMAP_PA11
+  *         @arg @ref SYSCFG_REMAP_PA12
+  * @retval None
+  */
+void HAL_SYSCFG_DisableRemap(uint32_t PinRemap)
+{
+  /* Check the parameter */
+  assert_param(IS_HAL_REMAP_PIN(PinRemap));
+  CLEAR_BIT(SYSCFG->CFGR1, PinRemap);
+}
+
+#if defined(SYSCFG_CDEN_SUPPORT)
+/**
+  * @brief  Enable Clamping Diode on specified IO
+  * @param  PinConfig specifies on which pins clamping Diode has to be enabled
+  *         This parameter can be any combination of the following values:
+  *         @arg @ref SYSCFG_ClampingDiode
+  * @retval None
+  */
+void HAL_SYSCFG_EnableClampingDiode(uint32_t PinConfig)
+{
+  /* Check the parameter */
+  assert_param(IS_SYSCFG_CLAMPINGDIODE(PinConfig));
+  SET_BIT(SYSCFG->CFGR2, PinConfig);
+}
+
+/**
+  * @brief  Disable Clamping Diode on specified IO
+  * @param  PinConfig specifies on which pins clamping Diode has to be disabled
+  *         This parameter can be any combination of the following values:
+  *         @arg @ref SYSCFG_ClampingDiode
+  * @retval None
+  */
+void HAL_SYSCFG_DisableClampingDiode(uint32_t PinConfig)
+{
+  /* Check the parameter */
+  assert_param(IS_SYSCFG_CLAMPINGDIODE(PinConfig));
+  CLEAR_BIT(SYSCFG->CFGR2, PinConfig);
+}
+#endif /* SYSCFG_CDEN_SUPPORT */
+
+#if defined (SYSCFG_CFGR1_UCPD1_STROBE) || defined (SYSCFG_CFGR1_UCPD2_STROBE)
+/**
+  * @brief  Strobe configuration of GPIO depending on UCPDx dead battery settings
+  * @param  ConfigDeadBattery specifies on which pins to make effective or not Dead Battery sw configuration
+  *         This parameter can be any combination of the following values:
+  *         @arg @ref SYSCFG_UCPD1_STROBE
+  *         @arg @ref SYSCFG_UCPD2_STROBE
+  * @retval None
+  */
+void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
+{
+  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));
+
+  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
+  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
+}
+#endif /* SYSCFG_CFGR1_UCPD1_STROBE || SYSCFG_CFGR1_UCPD2_STROBE */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c
new file mode 100644
index 0000000..a4c2053
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c
@@ -0,0 +1,3001 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_adc.c
+  * @author  MCD Application Team
+  * @brief   This file provides firmware functions to manage the following
+  *          functionalities of the Analog to Digital Converter (ADC)
+  *          peripheral:
+  *           + Initialization and de-initialization functions
+  *             ++ Initialization and Configuration of ADC
+  *           + Operation functions
+  *             ++ Start, stop, get result of conversions of regular
+  *                group, using 3 possible modes: polling, interruption or DMA.
+  *           + Control functions
+  *             ++ Channels configuration on regular group
+  *             ++ Analog Watchdog configuration
+  *           + State functions
+  *             ++ ADC state machine management
+  *             ++ Interrupts and flags management
+  *          Other functions (extended functions) are available in file
+  *          "stm32g0xx_hal_adc_ex.c".
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  @verbatim
+  ==============================================================================
+                     ##### ADC peripheral features #####
+  ==============================================================================
+  [..]
+  (+) 12-bit, 10-bit, 8-bit or 6-bit configurable resolution.
+
+  (+) Interrupt generation at the end of regular conversion and in case of
+      analog watchdog or overrun events.
+
+  (+) Single and continuous conversion modes.
+
+  (+) Scan mode for conversion of several channels sequentially.
+
+  (+) Data alignment with in-built data coherency.
+
+  (+) Programmable sampling time (common to group of channels)
+
+  (+) External trigger (timer or EXTI) with configurable polarity
+
+  (+) DMA request generation for transfer of conversions data of regular group.
+
+  (+) ADC calibration
+
+  (+) ADC conversion of regular group.
+
+  (+) ADC supply requirements: 1.62 V to 3.6 V.
+
+  (+) ADC input range: from Vref- (connected to Vssa) to Vref+ (connected to
+      Vdda or to an external voltage reference).
+
+
+                     ##### How to use this driver #####
+  ==============================================================================
+    [..]
+
+     *** Configuration of top level parameters related to ADC ***
+     ============================================================
+     [..]
+
+    (#) Enable the ADC interface
+        (++) As prerequisite, ADC clock must be configured at RCC top level.
+             Caution: On STM32G0, ADC clock frequency max is 35MHz (refer
+                      to device datasheet).
+                      Therefore, ADC clock source from RCC and ADC clock
+                      prescaler must be configured to remain below
+                      this maximum frequency.
+
+        (++) Two clock settings are mandatory:
+             (+++) ADC clock (core clock, also possibly conversion clock).
+
+             (+++) ADC clock (conversions clock).
+                   Four possible clock sources: synchronous clock from APB clock (same as ADC core clock)
+                   or asynchronous clock from RCC level: SYSCLK, HSI16, PLLPCLK.
+
+             (+++) Example:
+                   Into HAL_ADC_MspInit() (recommended code location) or with
+                   other device clock parameters configuration:
+               (+++) __HAL_RCC_ADC_CLK_ENABLE();                  (mandatory: core clock)
+
+        (++) ADC clock source and clock prescaler are configured at ADC level with
+             parameter "ClockPrescaler" using function HAL_ADC_Init().
+
+    (#) ADC pins configuration
+         (++) Enable the clock for the ADC GPIOs
+              using macro __HAL_RCC_GPIOx_CLK_ENABLE()
+         (++) Configure these ADC pins in analog mode
+              using function HAL_GPIO_Init()
+
+    (#) Optionally, in case of usage of ADC with interruptions:
+         (++) Configure the NVIC for ADC
+              using function HAL_NVIC_EnableIRQ(ADCx_IRQn)
+         (++) Insert the ADC interruption handler function HAL_ADC_IRQHandler()
+              into the function of corresponding ADC interruption vector
+              ADCx_IRQHandler().
+
+    (#) Optionally, in case of usage of DMA:
+         (++) Configure the DMA (DMA channel, mode normal or circular, ...)
+              using function HAL_DMA_Init().
+         (++) Configure the NVIC for DMA
+              using function HAL_NVIC_EnableIRQ(DMAx_Channelx_IRQn)
+         (++) Insert the ADC interruption handler function HAL_ADC_IRQHandler()
+              into the function of corresponding DMA interruption vector
+              DMAx_Channelx_IRQHandler().
+
+     *** Configuration of ADC, group regular, channels parameters ***
+     ================================================================
+     [..]
+
+    (#) Configure the ADC parameters (resolution, data alignment, ...)
+        and regular group parameters (conversion trigger, sequencer, ...)
+        using function HAL_ADC_Init().
+
+    (#) Configure the channels for regular group parameters (channel number,
+        channel rank into sequencer, ..., into regular group)
+        using function HAL_ADC_ConfigChannel().
+
+    (#) Optionally, configure the analog watchdog parameters (channels
+        monitored, thresholds, ...)
+        using function HAL_ADC_AnalogWDGConfig().
+
+     *** Execution of ADC conversions ***
+     ====================================
+     [..]
+
+    (#) Optionally, perform an automatic ADC calibration to improve the
+        conversion accuracy
+        using function HAL_ADCEx_Calibration_Start().
+
+    (#) ADC driver can be used among three modes: polling, interruption,
+        transfer by DMA.
+
+        (++) ADC conversion by polling:
+          (+++) Activate the ADC peripheral and start conversions
+                using function HAL_ADC_Start()
+          (+++) Wait for ADC conversion completion
+                using function HAL_ADC_PollForConversion()
+          (+++) Retrieve conversion results
+                using function HAL_ADC_GetValue()
+          (+++) Stop conversion and disable the ADC peripheral
+                using function HAL_ADC_Stop()
+
+        (++) ADC conversion by interruption:
+          (+++) Activate the ADC peripheral and start conversions
+                using function HAL_ADC_Start_IT()
+          (+++) Wait for ADC conversion completion by call of function
+                HAL_ADC_ConvCpltCallback()
+                (this function must be implemented in user program)
+          (+++) Retrieve conversion results
+                using function HAL_ADC_GetValue()
+          (+++) Stop conversion and disable the ADC peripheral
+                using function HAL_ADC_Stop_IT()
+
+        (++) ADC conversion with transfer by DMA:
+          (+++) Activate the ADC peripheral and start conversions
+                using function HAL_ADC_Start_DMA()
+          (+++) Wait for ADC conversion completion by call of function
+                HAL_ADC_ConvCpltCallback() or HAL_ADC_ConvHalfCpltCallback()
+                (these functions must be implemented in user program)
+          (+++) Conversion results are automatically transferred by DMA into
+                destination variable address.
+          (+++) Stop conversion and disable the ADC peripheral
+                using function HAL_ADC_Stop_DMA()
+
+     [..]
+
+    (@) Callback functions must be implemented in user program:
+      (+@) HAL_ADC_ErrorCallback()
+      (+@) HAL_ADC_LevelOutOfWindowCallback() (callback of analog watchdog)
+      (+@) HAL_ADC_ConvCpltCallback()
+      (+@) HAL_ADC_ConvHalfCpltCallback
+
+     *** Deinitialization of ADC ***
+     ============================================================
+     [..]
+
+    (#) Disable the ADC interface
+      (++) ADC clock can be hard reset and disabled at RCC top level.
+        (++) Hard reset of ADC peripherals
+             using macro __ADCx_FORCE_RESET(), __ADCx_RELEASE_RESET().
+        (++) ADC clock disable
+             using the equivalent macro/functions as configuration step.
+             (+++) Example:
+                   Into HAL_ADC_MspDeInit() (recommended code location) or with
+                   other device clock parameters configuration:
+               (+++) RCC_OscInitStructure.OscillatorType = RCC_OSCILLATORTYPE_HSI14;
+               (+++) RCC_OscInitStructure.HSI14State = RCC_HSI14_OFF; (if not used for system clock)
+               (+++) HAL_RCC_OscConfig(&RCC_OscInitStructure);
+
+    (#) ADC pins configuration
+         (++) Disable the clock for the ADC GPIOs
+              using macro __HAL_RCC_GPIOx_CLK_DISABLE()
+
+    (#) Optionally, in case of usage of ADC with interruptions:
+         (++) Disable the NVIC for ADC
+              using function HAL_NVIC_EnableIRQ(ADCx_IRQn)
+
+    (#) Optionally, in case of usage of DMA:
+         (++) Deinitialize the DMA
+              using function HAL_DMA_Init().
+         (++) Disable the NVIC for DMA
+              using function HAL_NVIC_EnableIRQ(DMAx_Channelx_IRQn)
+
+    [..]
+
+    *** Callback registration ***
+    =============================================
+    [..]
+
+     The compilation flag USE_HAL_ADC_REGISTER_CALLBACKS, when set to 1,
+     allows the user to configure dynamically the driver callbacks.
+     Use Functions @ref HAL_ADC_RegisterCallback()
+     to register an interrupt callback.
+    [..]
+
+     Function @ref HAL_ADC_RegisterCallback() allows to register following callbacks:
+       (+) ConvCpltCallback               : ADC conversion complete callback
+       (+) ConvHalfCpltCallback           : ADC conversion DMA half-transfer callback
+       (+) LevelOutOfWindowCallback       : ADC analog watchdog 1 callback
+       (+) ErrorCallback                  : ADC error callback
+       (+) LevelOutOfWindow2Callback      : ADC analog watchdog 2 callback
+       (+) LevelOutOfWindow3Callback      : ADC analog watchdog 3 callback
+       (+) EndOfSamplingCallback          : ADC end of sampling callback
+       (+) MspInitCallback                : ADC Msp Init callback
+       (+) MspDeInitCallback              : ADC Msp DeInit callback
+     This function takes as parameters the HAL peripheral handle, the Callback ID
+     and a pointer to the user callback function.
+    [..]
+
+     Use function @ref HAL_ADC_UnRegisterCallback to reset a callback to the default
+     weak function.
+    [..]
+
+     @ref HAL_ADC_UnRegisterCallback takes as parameters the HAL peripheral handle,
+     and the Callback ID.
+     This function allows to reset following callbacks:
+       (+) ConvCpltCallback               : ADC conversion complete callback
+       (+) ConvHalfCpltCallback           : ADC conversion DMA half-transfer callback
+       (+) LevelOutOfWindowCallback       : ADC analog watchdog 1 callback
+       (+) ErrorCallback                  : ADC error callback
+       (+) LevelOutOfWindow2Callback      : ADC analog watchdog 2 callback
+       (+) LevelOutOfWindow3Callback      : ADC analog watchdog 3 callback
+       (+) EndOfSamplingCallback          : ADC end of sampling callback
+       (+) MspInitCallback                : ADC Msp Init callback
+       (+) MspDeInitCallback              : ADC Msp DeInit callback
+     [..]
+
+     By default, after the @ref HAL_ADC_Init() and when the state is @ref HAL_ADC_STATE_RESET
+     all callbacks are set to the corresponding weak functions:
+     examples @ref HAL_ADC_ConvCpltCallback(), @ref HAL_ADC_ErrorCallback().
+     Exception done for MspInit and MspDeInit functions that are
+     reset to the legacy weak functions in the @ref HAL_ADC_Init()/ @ref HAL_ADC_DeInit() only when
+     these callbacks are null (not registered beforehand).
+    [..]
+
+     If MspInit or MspDeInit are not null, the @ref HAL_ADC_Init()/ @ref HAL_ADC_DeInit()
+     keep and use the user MspInit/MspDeInit callbacks (registered beforehand) whatever the state.
+     [..]
+
+     Callbacks can be registered/unregistered in @ref HAL_ADC_STATE_READY state only.
+     Exception done MspInit/MspDeInit functions that can be registered/unregistered
+     in @ref HAL_ADC_STATE_READY or @ref HAL_ADC_STATE_RESET state,
+     thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit.
+    [..]
+
+     Then, the user first registers the MspInit/MspDeInit user callbacks
+     using @ref HAL_ADC_RegisterCallback() before calling @ref HAL_ADC_DeInit()
+     or @ref HAL_ADC_Init() function.
+     [..]
+
+     When the compilation flag USE_HAL_ADC_REGISTER_CALLBACKS is set to 0 or
+     not defined, the callback registration feature is not available and all callbacks
+     are set to the corresponding weak functions.
+
+  @endverbatim
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup ADC ADC
+  * @brief ADC HAL module driver
+  * @{
+  */
+
+#ifdef HAL_ADC_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+
+/** @defgroup ADC_Private_Constants ADC Private Constants
+  * @{
+  */
+
+/* Fixed timeout values for ADC calibration, enable settling time, disable  */
+/* settling time.                                                           */
+/* Values defined to be higher than worst cases: low clock frequency,       */
+/* maximum prescaler.                                                       */
+/* Ex of profile low frequency : Clock source at 0.1 MHz, ADC clock         */
+/* prescaler 4, sampling time 7.5 ADC clock cycles, resolution 12 bits.     */
+/* Unit: ms                                                                 */
+#define ADC_ENABLE_TIMEOUT              (2UL)
+#define ADC_DISABLE_TIMEOUT             (2UL)
+#define ADC_STOP_CONVERSION_TIMEOUT     (2UL)
+#define ADC_CHANNEL_CONF_RDY_TIMEOUT    (1UL)
+
+/* Register CHSELR bits corresponding to ranks 2 to 8 .                     */
+#define ADC_CHSELR_SQ2_TO_SQ8           (ADC_CHSELR_SQ2 | ADC_CHSELR_SQ3 | ADC_CHSELR_SQ4 | \
+                                         ADC_CHSELR_SQ5 | ADC_CHSELR_SQ6 | ADC_CHSELR_SQ7 | ADC_CHSELR_SQ8)
+
+/**
+  * @}
+  */
+
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/** @defgroup ADC_Private_Functions ADC Private Functions
+  * @{
+  */
+static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma);
+static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma);
+static void ADC_DMAError(DMA_HandleTypeDef *hdma);
+/**
+  * @}
+  */
+
+/* Exported functions ---------------------------------------------------------*/
+
+/** @defgroup ADC_Exported_Functions ADC Exported Functions
+  * @{
+  */
+
+/** @defgroup ADC_Exported_Functions_Group1 Initialization and de-initialization functions
+  * @brief    ADC Initialization and Configuration functions
+  *
+@verbatim
+ ===============================================================================
+              ##### Initialization and de-initialization functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Initialize and configure the ADC.
+      (+) De-initialize the ADC.
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Initialize the ADC peripheral and regular group according to
+  *         parameters specified in structure "ADC_InitTypeDef".
+  * @note   As prerequisite, ADC clock must be configured at RCC top level
+  *         (refer to description of RCC configuration for ADC
+  *         in header of this file).
+  * @note   Possibility to update parameters on the fly:
+  *         This function initializes the ADC MSP (HAL_ADC_MspInit()) only when
+  *         coming from ADC state reset. Following calls to this function can
+  *         be used to reconfigure some parameters of ADC_InitTypeDef
+  *         structure on the fly, without modifying MSP configuration. If ADC
+  *         MSP has to be modified again, HAL_ADC_DeInit() must be called
+  *         before HAL_ADC_Init().
+  *         The setting of these parameters is conditioned to ADC state.
+  *         For parameters constraints, see comments of structure
+  *         "ADC_InitTypeDef".
+  * @note   This function configures the ADC within 2 scopes: scope of entire
+  *         ADC and scope of regular group. For parameters details, see comments
+  *         of structure "ADC_InitTypeDef".
+  * @param hadc ADC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
+{
+  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
+  uint32_t tmpCFGR1 = 0UL;
+  uint32_t tmpCFGR2 = 0UL;
+  uint32_t tmp_adc_reg_is_conversion_on_going;
+  __IO uint32_t wait_loop_index = 0UL;
+
+  /* Check ADC handle */
+  if (hadc == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
+  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
+  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
+  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
+  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
+  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
+  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
+  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
+  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
+  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
+  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
+  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoPowerOff));
+  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon1));
+  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon2));
+  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));
+  if (hadc->Init.OversamplingMode == ENABLE)
+  {
+    assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
+    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
+    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
+  }
+  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));
+
+  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
+  {
+    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
+
+    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
+    {
+      assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
+    }
+  }
+
+  /* ADC group regular discontinuous mode can be enabled only if              */
+  /* continuous mode is disabled.                                             */
+  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
+
+  /* Actions performed only if ADC is coming from state reset:                */
+  /* - Initialization of ADC MSP                                              */
+  if (hadc->State == HAL_ADC_STATE_RESET)
+  {
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+    /* Init the ADC Callback settings */
+    hadc->ConvCpltCallback              = HAL_ADC_ConvCpltCallback;                 /* Legacy weak callback */
+    hadc->ConvHalfCpltCallback          = HAL_ADC_ConvHalfCpltCallback;             /* Legacy weak callback */
+    hadc->LevelOutOfWindowCallback      = HAL_ADC_LevelOutOfWindowCallback;         /* Legacy weak callback */
+    hadc->ErrorCallback                 = HAL_ADC_ErrorCallback;                    /* Legacy weak callback */
+    hadc->LevelOutOfWindow2Callback     = HAL_ADCEx_LevelOutOfWindow2Callback;      /* Legacy weak callback */
+    hadc->LevelOutOfWindow3Callback     = HAL_ADCEx_LevelOutOfWindow3Callback;      /* Legacy weak callback */
+    hadc->EndOfSamplingCallback         = HAL_ADCEx_EndOfSamplingCallback;          /* Legacy weak callback */
+
+    if (hadc->MspInitCallback == NULL)
+    {
+      hadc->MspInitCallback = HAL_ADC_MspInit; /* Legacy weak MspInit  */
+    }
+
+    /* Init the low level hardware */
+    hadc->MspInitCallback(hadc);
+#else
+    /* Init the low level hardware */
+    HAL_ADC_MspInit(hadc);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+
+    /* Set ADC error code to none */
+    ADC_CLEAR_ERRORCODE(hadc);
+
+    /* Initialize Lock */
+    hadc->Lock = HAL_UNLOCKED;
+  }
+
+  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
+  {
+    /* Enable ADC internal voltage regulator */
+    LL_ADC_EnableInternalRegulator(hadc->Instance);
+
+    /* Delay for ADC stabilization time */
+    /* Wait loop initialization and execution */
+    /* Note: Variable divided by 2 to compensate partially              */
+    /*       CPU processing cycles, scaling in us split to not          */
+    /*       exceed 32 bits register capacity and handle low frequency. */
+    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
+    while (wait_loop_index != 0UL)
+    {
+      wait_loop_index--;
+    }
+  }
+
+  /* Verification that ADC voltage regulator is correctly enabled, whether    */
+  /* or not ADC is coming from state reset (if any potential problem of       */
+  /* clocking, voltage regulator would not be enabled).                       */
+  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
+  {
+    /* Update ADC state machine to error */
+    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
+
+    /* Set ADC error code to ADC peripheral internal error */
+    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
+
+    tmp_hal_status = HAL_ERROR;
+  }
+
+  /* Configuration of ADC parameters if previous preliminary actions are      */
+  /* correctly completed and if there is no conversion on going on regular    */
+  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
+  /* called to update a parameter on the fly).                                */
+  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
+
+  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
+      && (tmp_adc_reg_is_conversion_on_going == 0UL)
+     )
+  {
+    /* Set ADC state */
+    ADC_STATE_CLR_SET(hadc->State,
+                      HAL_ADC_STATE_REG_BUSY,
+                      HAL_ADC_STATE_BUSY_INTERNAL);
+
+    /* Configuration of common ADC parameters                                 */
+
+    /* Parameters update conditioned to ADC state:                            */
+    /* Parameters that can be updated only when ADC is disabled:              */
+    /*  - Internal voltage regulator (no parameter in HAL ADC init structure) */
+    /*  - Clock configuration                                                 */
+    /*  - ADC resolution                                                      */
+    /*  - Oversampling                                                        */
+    /*  - Trigger frequency mode                                              */
+    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
+    /*       and disable phases are performed automatically by hardware       */
+    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
+    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
+    {
+      /* Some parameters of this register are not reset, since they are set   */
+      /* by other functions and must be kept in case of usage of this         */
+      /* function on the fly (update of a parameter of ADC_InitTypeDef        */
+      /* without needing to reconfigure all other ADC groups/channels         */
+      /* parameters):                                                         */
+      /*   - internal measurement paths (VrefInt, ...)                        */
+      /*     (set into HAL_ADC_ConfigChannel() )                              */
+
+      /* Configuration of ADC resolution                                      */
+      MODIFY_REG(hadc->Instance->CFGR1,
+                 ADC_CFGR1_RES,
+                 hadc->Init.Resolution);
+
+      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
+                   hadc->Init.TriggerFrequencyMode
+                  );
+
+      if (hadc->Init.OversamplingMode == ENABLE)
+      {
+        tmpCFGR2 |= (ADC_CFGR2_OVSE |
+                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
+                     hadc->Init.Oversampling.Ratio         |
+                     hadc->Init.Oversampling.RightBitShift |
+                     hadc->Init.Oversampling.TriggeredMode
+                    );
+      }
+
+      MODIFY_REG(hadc->Instance->CFGR2,
+                 ADC_CFGR2_CKMODE |
+                 ADC_CFGR2_LFTRIG |
+                 ADC_CFGR2_OVSE   |
+                 ADC_CFGR2_OVSR   |
+                 ADC_CFGR2_OVSS   |
+                 ADC_CFGR2_TOVS,
+                 tmpCFGR2);
+
+      /* Configuration of ADC clock mode: asynchronous clock source           */
+      /* with selectable prescaler.                                           */
+      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
+          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
+          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
+      {
+        MODIFY_REG(ADC1_COMMON->CCR,
+                   ADC_CCR_PRESC,
+                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
+      }
+    }
+
+    /* Configuration of ADC:                                                  */
+    /*  - discontinuous mode                                                  */
+    /*  - LowPowerAutoWait mode                                               */
+    /*  - LowPowerAutoPowerOff mode                                           */
+    /*  - continuous conversion mode                                          */
+    /*  - overrun                                                             */
+    /*  - external trigger to start conversion                                */
+    /*  - external trigger polarity                                           */
+    /*  - data alignment                                                      */
+    /*  - resolution                                                          */
+    /*  - scan direction                                                      */
+    /*  - DMA continuous request                                              */
+    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
+                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
+                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
+                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
+                 hadc->Init.DataAlign                                           |
+                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
+                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
+
+    /* Update setting of discontinuous mode only if continuous mode is disabled */
+    if (hadc->Init.DiscontinuousConvMode == ENABLE)
+    {
+      if (hadc->Init.ContinuousConvMode == DISABLE)
+      {
+        /* Enable the selected ADC group regular discontinuous mode */
+        tmpCFGR1 |= ADC_CFGR1_DISCEN;
+      }
+      else
+      {
+        /* ADC regular group discontinuous was intended to be enabled,        */
+        /* but ADC regular group modes continuous and sequencer discontinuous */
+        /* cannot be enabled simultaneously.                                  */
+
+        /* Update ADC state machine to error */
+        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
+
+        /* Set ADC error code to ADC peripheral internal error */
+        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
+      }
+    }
+
+    /* Enable external trigger if trigger selection is different of software  */
+    /* start.                                                                 */
+    /* Note: This configuration keeps the hardware feature of parameter       */
+    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
+    /*       software start.                                                  */
+    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
+    {
+      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
+                   hadc->Init.ExternalTrigConvEdge);
+    }
+
+    /* Update ADC configuration register with previous settings */
+    MODIFY_REG(hadc->Instance->CFGR1,
+               ADC_CFGR1_DISCEN  |
+               ADC_CFGR1_AUTOFF  |
+               ADC_CFGR1_WAIT    |
+               ADC_CFGR1_CONT    |
+               ADC_CFGR1_OVRMOD  |
+               ADC_CFGR1_EXTSEL  |
+               ADC_CFGR1_EXTEN   |
+               ADC_CFGR1_ALIGN   |
+               ADC_CFGR1_SCANDIR |
+               ADC_CFGR1_DMACFG,
+               tmpCFGR1);
+
+    MODIFY_REG(hadc->Instance->CFGR2,
+               ADC_CFGR2_LFTRIG |
+               ADC_CFGR2_OVSE   |
+               ADC_CFGR2_OVSR   |
+               ADC_CFGR2_OVSS   |
+               ADC_CFGR2_TOVS,
+               tmpCFGR2);
+
+    /* Channel sampling time configuration */
+    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
+    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
+
+    /* Configuration of regular group sequencer:                              */
+    /* - if scan mode is disabled, regular channels sequence length is set to */
+    /*   0x00: 1 channel converted (channel on regular rank 1)                */
+    /*   Parameter "NbrOfConversion" is discarded.                            */
+    /*   Note: Scan mode is not present by hardware on this device, but       */
+    /*   emulated by software for alignment over all STM32 devices.           */
+    /* - if scan mode is enabled, regular channels sequence length is set to  */
+    /*   parameter "NbrOfConversion".                                         */
+    /*   Channels must be configured into each rank using function            */
+    /*   "HAL_ADC_ConfigChannel()".                                           */
+    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
+    {
+      /* Set sequencer scan length by clearing ranks above rank 1             */
+      /* and do not modify rank 1 value.                                      */
+      SET_BIT(hadc->Instance->CHSELR,
+              ADC_CHSELR_SQ2_TO_SQ8);
+    }
+    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
+    {
+      /* Count number of ranks available in HAL ADC handle variable */
+      uint32_t ADCGroupRegularSequencerRanksCount;
+
+      /* Parse all ranks from 1 to 8 */
+      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
+      {
+        /* Check each sequencer rank until value of end of sequence */
+        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
+            ADC_CHSELR_SQ1)
+        {
+          break;
+        }
+      }
+
+      if (ADCGroupRegularSequencerRanksCount == 1UL)
+      {
+        /* Set ADC group regular sequencer:                                   */
+        /* Set sequencer scan length by clearing ranks above rank 1           */
+        /* and do not modify rank 1 value.                                    */
+        SET_BIT(hadc->Instance->CHSELR,
+                ADC_CHSELR_SQ2_TO_SQ8);
+      }
+      else
+      {
+        /* Set ADC group regular sequencer:                                   */
+        /*  - Set ADC group regular sequencer to value memorized              */
+        /*    in HAL ADC handle                                               */
+        /*    Note: This value maybe be initialized at a unknown value,       */
+        /*          therefore after the first call of "HAL_ADC_Init()",       */
+        /*          each rank corresponding to parameter "NbrOfConversion"    */
+        /*          must be set using "HAL_ADC_ConfigChannel()".              */
+        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
+        /*    and do not modify other ranks value.                            */
+        MODIFY_REG(hadc->Instance->CHSELR,
+                   ADC_CHSELR_SQ_ALL,
+                   (ADC_CHSELR_SQ2_TO_SQ8 << (((hadc->Init.NbrOfConversion - 1UL) * ADC_REGULAR_RANK_2) & 0x1FUL)) | (hadc->ADCGroupRegularSequencerRanks)
+                  );
+      }
+    }
+
+    /* Check back that ADC registers have effectively been configured to      */
+    /* ensure of no potential problem of ADC core peripheral clocking.        */
+    /* Check through register CFGR1 (excluding analog watchdog configuration: */
+    /* set into separate dedicated function, and bits of ADC resolution set   */
+    /* out of temporary variable 'tmpCFGR1').                                 */
+    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
+        == tmpCFGR1)
+    {
+      /* Set ADC error code to none */
+      ADC_CLEAR_ERRORCODE(hadc);
+
+      /* Set the ADC state */
+      ADC_STATE_CLR_SET(hadc->State,
+                        HAL_ADC_STATE_BUSY_INTERNAL,
+                        HAL_ADC_STATE_READY);
+    }
+    else
+    {
+      /* Update ADC state machine to error */
+      ADC_STATE_CLR_SET(hadc->State,
+                        HAL_ADC_STATE_BUSY_INTERNAL,
+                        HAL_ADC_STATE_ERROR_INTERNAL);
+
+      /* Set ADC error code to ADC peripheral internal error */
+      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
+
+      tmp_hal_status = HAL_ERROR;
+    }
+
+  }
+  else
+  {
+    /* Update ADC state machine to error */
+    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
+
+    tmp_hal_status = HAL_ERROR;
+  }
+
+  return tmp_hal_status;
+}
+
+/**
+  * @brief  Deinitialize the ADC peripheral registers to their default reset
+  *         values, with deinitialization of the ADC MSP.
+  * @note   For devices with several ADCs: reset of ADC common registers is done
+  *         only if all ADCs sharing the same common group are disabled.
+  *         (function "HAL_ADC_MspDeInit()" is also called under the same conditions:
+  *         all ADC instances use the same core clock at RCC level, disabling
+  *         the core clock reset all ADC instances).
+  *         If this is not the case, reset of these common parameters reset is
+  *         bypassed without error reporting: it can be the intended behavior in
+  *         case of reset of a single ADC while the other ADCs sharing the same
+  *         common group is still running.
+  * @param hadc ADC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
+{
+  HAL_StatusTypeDef tmp_hal_status;
+
+  /* Check ADC handle */
+  if (hadc == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+
+  /* Set ADC state */
+  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
+
+  /* Stop potential conversion on going, on regular group */
+  tmp_hal_status = ADC_ConversionStop(hadc);
+
+  /* Disable ADC peripheral if conversions are effectively stopped */
+  if (tmp_hal_status == HAL_OK)
+  {
+    /* Disable the ADC peripheral */
+    tmp_hal_status = ADC_Disable(hadc);
+
+    /* Check if ADC is effectively disabled */
+    if (tmp_hal_status == HAL_OK)
+    {
+      /* Change ADC state */
+      hadc->State = HAL_ADC_STATE_READY;
+    }
+
+    /* Disable ADC internal voltage regulator */
+    LL_ADC_DisableInternalRegulator(hadc->Instance);
+  }
+
+  /* Note: HAL ADC deInit is done independently of ADC conversion stop        */
+  /*       and disable return status. In case of status fail, attempt to      */
+  /*       perform deinitialization anyway and it is up user code in          */
+  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
+  /*       system RCC hard reset.                                             */
+
+  /* ========== Reset ADC registers ========== */
+  /* Reset register IER */
+  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
+                              ADC_IT_AWD1  | ADC_IT_OVR  |
+                              ADC_IT_EOS   | ADC_IT_EOC  |
+                              ADC_IT_EOSMP | ADC_IT_RDY));
+
+  /* Reset register ISR */
+  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
+                              ADC_FLAG_AWD1  | ADC_FLAG_OVR  |
+                              ADC_FLAG_EOS   | ADC_FLAG_EOC  |
+                              ADC_FLAG_EOSMP | ADC_FLAG_RDY));
+
+  /* Reset register CR */
+  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
+  /* "read-set": no direct reset applicable.                                */
+
+  /* Reset register CFGR1 */
+  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
+                             ADC_CFGR1_AUTOFF  | ADC_CFGR1_WAIT   | ADC_CFGR1_CONT   | ADC_CFGR1_OVRMOD |
+                             ADC_CFGR1_EXTEN   | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN  | ADC_CFGR1_RES    |
+                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);
+
+  /* Reset register CFGR2 */
+  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
+  /*       already done above.                                              */
+  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
+
+  /* Reset register SMPR */
+  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
+
+  /* Reset register TR1 */
+  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
+
+  /* Reset register CHSELR */
+  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
+
+  /* Reset register DR */
+  /* bits in access mode read only, no direct reset applicable */
+
+  /* Reset register CCR */
+  ADC1_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
+
+  /* ========== Hard reset ADC peripheral ========== */
+  /* Performs a global reset of the entire ADC peripheral: ADC state is     */
+  /* forced to a similar state after device power-on.                       */
+  /* Note: A possible implementation is to add RCC bus reset of ADC         */
+  /* (for example, using macro                                              */
+  /*  __HAL_RCC_ADC..._FORCE_RESET()/..._RELEASE_RESET()/..._CLK_DISABLE()) */
+  /* in function "void HAL_ADC_MspDeInit(ADC_HandleTypeDef *hadc)":         */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+  if (hadc->MspDeInitCallback == NULL)
+  {
+    hadc->MspDeInitCallback = HAL_ADC_MspDeInit; /* Legacy weak MspDeInit  */
+  }
+
+  /* DeInit the low level hardware */
+  hadc->MspDeInitCallback(hadc);
+#else
+  /* DeInit the low level hardware */
+  HAL_ADC_MspDeInit(hadc);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+
+  /* Reset HAL ADC handle variable */
+  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
+
+  /* Set ADC error code to none */
+  ADC_CLEAR_ERRORCODE(hadc);
+
+  /* Set ADC state */
+  hadc->State = HAL_ADC_STATE_RESET;
+
+  __HAL_UNLOCK(hadc);
+
+  return tmp_hal_status;
+}
+
+/**
+  * @brief  Initialize the ADC MSP.
+  * @param hadc ADC handle
+  * @retval None
+  */
+__weak void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hadc);
+
+  /* NOTE : This function should not be modified. When the callback is needed,
+            function HAL_ADC_MspInit must be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  DeInitialize the ADC MSP.
+  * @param hadc ADC handle
+  * @note   All ADC instances use the same core clock at RCC level, disabling
+  *         the core clock reset all ADC instances).
+  * @retval None
+  */
+__weak void HAL_ADC_MspDeInit(ADC_HandleTypeDef *hadc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hadc);
+
+  /* NOTE : This function should not be modified. When the callback is needed,
+            function HAL_ADC_MspDeInit must be implemented in the user file.
+   */
+}
+
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Register a User ADC Callback
+  *         To be used instead of the weak predefined callback
+  * @param  hadc Pointer to a ADC_HandleTypeDef structure that contains
+  *                the configuration information for the specified ADC.
+  * @param  CallbackID ID of the callback to be registered
+  *         This parameter can be one of the following values:
+  *          @arg @ref HAL_ADC_CONVERSION_COMPLETE_CB_ID      ADC conversion complete callback ID
+  *          @arg @ref HAL_ADC_CONVERSION_HALF_CB_ID          ADC conversion DMA half-transfer callback ID
+  *          @arg @ref HAL_ADC_LEVEL_OUT_OF_WINDOW_1_CB_ID    ADC analog watchdog 1 callback ID
+  *          @arg @ref HAL_ADC_ERROR_CB_ID                    ADC error callback ID
+  *          @arg @ref HAL_ADC_LEVEL_OUT_OF_WINDOW_2_CB_ID    ADC analog watchdog 2 callback ID
+  *          @arg @ref HAL_ADC_LEVEL_OUT_OF_WINDOW_3_CB_ID    ADC analog watchdog 3 callback ID
+  *          @arg @ref HAL_ADC_END_OF_SAMPLING_CB_ID          ADC end of sampling callback ID
+  *          @arg @ref HAL_ADC_MSPINIT_CB_ID                  ADC Msp Init callback ID
+  *          @arg @ref HAL_ADC_MSPDEINIT_CB_ID                ADC Msp DeInit callback ID
+  *          @arg @ref HAL_ADC_MSPINIT_CB_ID MspInit callback ID
+  *          @arg @ref HAL_ADC_MSPDEINIT_CB_ID MspDeInit callback ID
+  * @param  pCallback pointer to the Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADC_RegisterCallback(ADC_HandleTypeDef *hadc, HAL_ADC_CallbackIDTypeDef CallbackID,
+                                           pADC_CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+
+  if ((hadc->State & HAL_ADC_STATE_READY) != 0UL)
+  {
+    switch (CallbackID)
+    {
+      case HAL_ADC_CONVERSION_COMPLETE_CB_ID :
+        hadc->ConvCpltCallback = pCallback;
+        break;
+
+      case HAL_ADC_CONVERSION_HALF_CB_ID :
+        hadc->ConvHalfCpltCallback = pCallback;
+        break;
+
+      case HAL_ADC_LEVEL_OUT_OF_WINDOW_1_CB_ID :
+        hadc->LevelOutOfWindowCallback = pCallback;
+        break;
+
+      case HAL_ADC_ERROR_CB_ID :
+        hadc->ErrorCallback = pCallback;
+        break;
+
+      case HAL_ADC_LEVEL_OUT_OF_WINDOW_2_CB_ID :
+        hadc->LevelOutOfWindow2Callback = pCallback;
+        break;
+
+      case HAL_ADC_LEVEL_OUT_OF_WINDOW_3_CB_ID :
+        hadc->LevelOutOfWindow3Callback = pCallback;
+        break;
+
+      case HAL_ADC_END_OF_SAMPLING_CB_ID :
+        hadc->EndOfSamplingCallback = pCallback;
+        break;
+
+      case HAL_ADC_MSPINIT_CB_ID :
+        hadc->MspInitCallback = pCallback;
+        break;
+
+      case HAL_ADC_MSPDEINIT_CB_ID :
+        hadc->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status = HAL_ERROR;
+        break;
+    }
+  }
+  else if (HAL_ADC_STATE_RESET == hadc->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_ADC_MSPINIT_CB_ID :
+        hadc->MspInitCallback = pCallback;
+        break;
+
+      case HAL_ADC_MSPDEINIT_CB_ID :
+        hadc->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status = HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Unregister a ADC Callback
+  *         ADC callback is redirected to the weak predefined callback
+  * @param  hadc Pointer to a ADC_HandleTypeDef structure that contains
+  *                the configuration information for the specified ADC.
+  * @param  CallbackID ID of the callback to be unregistered
+  *         This parameter can be one of the following values:
+  *          @arg @ref HAL_ADC_CONVERSION_COMPLETE_CB_ID      ADC conversion complete callback ID
+  *          @arg @ref HAL_ADC_CONVERSION_HALF_CB_ID          ADC conversion DMA half-transfer callback ID
+  *          @arg @ref HAL_ADC_LEVEL_OUT_OF_WINDOW_1_CB_ID    ADC analog watchdog 1 callback ID
+  *          @arg @ref HAL_ADC_ERROR_CB_ID                    ADC error callback ID
+  *          @arg @ref HAL_ADC_LEVEL_OUT_OF_WINDOW_2_CB_ID    ADC analog watchdog 2 callback ID
+  *          @arg @ref HAL_ADC_LEVEL_OUT_OF_WINDOW_3_CB_ID    ADC analog watchdog 3 callback ID
+  *          @arg @ref HAL_ADC_END_OF_SAMPLING_CB_ID          ADC end of sampling callback ID
+  *          @arg @ref HAL_ADC_MSPINIT_CB_ID                  ADC Msp Init callback ID
+  *          @arg @ref HAL_ADC_MSPDEINIT_CB_ID                ADC Msp DeInit callback ID
+  *          @arg @ref HAL_ADC_MSPINIT_CB_ID MspInit callback ID
+  *          @arg @ref HAL_ADC_MSPDEINIT_CB_ID MspDeInit callback ID
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADC_UnRegisterCallback(ADC_HandleTypeDef *hadc, HAL_ADC_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if ((hadc->State & HAL_ADC_STATE_READY) != 0)
+  {
+    switch (CallbackID)
+    {
+      case HAL_ADC_CONVERSION_COMPLETE_CB_ID :
+        hadc->ConvCpltCallback = HAL_ADC_ConvCpltCallback;
+        break;
+
+      case HAL_ADC_CONVERSION_HALF_CB_ID :
+        hadc->ConvHalfCpltCallback = HAL_ADC_ConvHalfCpltCallback;
+        break;
+
+      case HAL_ADC_LEVEL_OUT_OF_WINDOW_1_CB_ID :
+        hadc->LevelOutOfWindowCallback = HAL_ADC_LevelOutOfWindowCallback;
+        break;
+
+      case HAL_ADC_ERROR_CB_ID :
+        hadc->ErrorCallback = HAL_ADC_ErrorCallback;
+        break;
+
+      case HAL_ADC_LEVEL_OUT_OF_WINDOW_2_CB_ID :
+        hadc->LevelOutOfWindow2Callback = HAL_ADCEx_LevelOutOfWindow2Callback;
+        break;
+
+      case HAL_ADC_LEVEL_OUT_OF_WINDOW_3_CB_ID :
+        hadc->LevelOutOfWindow3Callback = HAL_ADCEx_LevelOutOfWindow3Callback;
+        break;
+
+      case HAL_ADC_END_OF_SAMPLING_CB_ID :
+        hadc->EndOfSamplingCallback = HAL_ADCEx_EndOfSamplingCallback;
+        break;
+
+      case HAL_ADC_MSPINIT_CB_ID :
+        hadc->MspInitCallback = HAL_ADC_MspInit; /* Legacy weak MspInit              */
+        break;
+
+      case HAL_ADC_MSPDEINIT_CB_ID :
+        hadc->MspDeInitCallback = HAL_ADC_MspDeInit; /* Legacy weak MspDeInit            */
+        break;
+
+      default :
+        /* Update the error code */
+        hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (HAL_ADC_STATE_RESET == hadc->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_ADC_MSPINIT_CB_ID :
+        hadc->MspInitCallback = HAL_ADC_MspInit;                   /* Legacy weak MspInit              */
+        break;
+
+      case HAL_ADC_MSPDEINIT_CB_ID :
+        hadc->MspDeInitCallback = HAL_ADC_MspDeInit;               /* Legacy weak MspDeInit            */
+        break;
+
+      default :
+        /* Update the error code */
+        hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  return status;
+}
+
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_Exported_Functions_Group2 ADC Input and Output operation functions
+  *  @brief    ADC IO operation functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### IO operation functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Start conversion of regular group.
+      (+) Stop conversion of regular group.
+      (+) Poll for conversion complete on regular group.
+      (+) Poll for conversion event.
+      (+) Get result of regular channel conversion.
+      (+) Start conversion of regular group and enable interruptions.
+      (+) Stop conversion of regular group and disable interruptions.
+      (+) Handle ADC interrupt request
+      (+) Start conversion of regular group and enable DMA transfer.
+      (+) Stop conversion of regular group and disable ADC DMA transfer.
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Enable ADC, start conversion of regular group.
+  * @note   Interruptions enabled in this function: None.
+  * @param hadc ADC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
+{
+  HAL_StatusTypeDef tmp_hal_status;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+
+  /* Perform ADC enable and conversion start if no conversion is on going */
+  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
+  {
+    __HAL_LOCK(hadc);
+
+    /* Enable the ADC peripheral */
+    tmp_hal_status = ADC_Enable(hadc);
+
+    /* Start conversion if ADC is effectively enabled */
+    if (tmp_hal_status == HAL_OK)
+    {
+      /* Set ADC state                                                        */
+      /* - Clear state bitfield related to regular group conversion results   */
+      /* - Set state bitfield related to regular operation                    */
+      ADC_STATE_CLR_SET(hadc->State,
+                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
+                        HAL_ADC_STATE_REG_BUSY);
+
+      /* Set ADC error code */
+      /* Reset all ADC error code fields */
+      ADC_CLEAR_ERRORCODE(hadc);
+
+      /* Clear ADC group regular conversion flag and overrun flag               */
+      /* (To ensure of no unknown state from potential previous ADC operations) */
+      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
+
+      /* Process unlocked */
+      /* Unlock before starting ADC conversions: in case of potential         */
+      /* interruption, to let the process to ADC IRQ Handler.                 */
+      __HAL_UNLOCK(hadc);
+
+      /* Enable conversion of regular group.                                  */
+      /* If software start has been selected, conversion starts immediately.  */
+      /* If external trigger has been selected, conversion will start at next */
+      /* trigger event.                                                       */
+      /* Start ADC group regular conversion */
+      LL_ADC_REG_StartConversion(hadc->Instance);
+    }
+    else
+    {
+      __HAL_UNLOCK(hadc);
+    }
+  }
+  else
+  {
+    tmp_hal_status = HAL_BUSY;
+  }
+
+  return tmp_hal_status;
+}
+
+/**
+  * @brief  Stop ADC conversion of regular group (and injected channels in
+  *         case of auto_injection mode), disable ADC peripheral.
+  * @note:  ADC peripheral disable is forcing stop of potential
+  *         conversion on injected group. If injected group is under use, it
+  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
+  * @param hadc ADC handle
+  * @retval HAL status.
+  */
+HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
+{
+  HAL_StatusTypeDef tmp_hal_status;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+
+  __HAL_LOCK(hadc);
+
+  /* 1. Stop potential conversion on going, on ADC group regular */
+  tmp_hal_status = ADC_ConversionStop(hadc);
+
+  /* Disable ADC peripheral if conversions are effectively stopped */
+  if (tmp_hal_status == HAL_OK)
+  {
+    /* 2. Disable the ADC peripheral */
+    tmp_hal_status = ADC_Disable(hadc);
+
+    /* Check if ADC is effectively disabled */
+    if (tmp_hal_status == HAL_OK)
+    {
+      /* Set ADC state */
+      ADC_STATE_CLR_SET(hadc->State,
+                        HAL_ADC_STATE_REG_BUSY,
+                        HAL_ADC_STATE_READY);
+    }
+  }
+
+  __HAL_UNLOCK(hadc);
+
+  return tmp_hal_status;
+}
+
+/**
+  * @brief  Wait for regular group conversion to be completed.
+  * @note   ADC conversion flags EOS (end of sequence) and EOC (end of
+  *         conversion) are cleared by this function, with an exception:
+  *         if low power feature "LowPowerAutoWait" is enabled, flags are
+  *         not cleared to not interfere with this feature until data register
+  *         is read using function HAL_ADC_GetValue().
+  * @note   This function cannot be used in a particular setup: ADC configured
+  *         in DMA mode and polling for end of each conversion (ADC init
+  *         parameter "EOCSelection" set to ADC_EOC_SINGLE_CONV).
+  *         In this case, DMA resets the flag EOC and polling cannot be
+  *         performed on each conversion. Nevertheless, polling can still
+  *         be performed on the complete sequence (ADC init
+  *         parameter "EOCSelection" set to ADC_EOC_SEQ_CONV).
+  * @param hadc ADC handle
+  * @param Timeout Timeout value in millisecond.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
+{
+  uint32_t tickstart;
+  uint32_t tmp_flag_end;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+
+  /* If end of conversion selected to end of sequence conversions */
+  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
+  {
+    tmp_flag_end = ADC_FLAG_EOS;
+  }
+  /* If end of conversion selected to end of unitary conversion */
+  else /* ADC_EOC_SINGLE_CONV */
+  {
+    /* Verification that ADC configuration is compliant with polling for      */
+    /* each conversion:                                                       */
+    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
+    /* several ranks and polling for end of each conversion.                  */
+    /* For code simplicity sake, this particular case is generalized to       */
+    /* ADC configured in DMA mode and and polling for end of each conversion. */
+    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
+    {
+      /* Update ADC state machine to error */
+      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
+
+      return HAL_ERROR;
+    }
+    else
+    {
+      tmp_flag_end = (ADC_FLAG_EOC);
+    }
+  }
+
+  /* Get tick count */
+  tickstart = HAL_GetTick();
+
+  /* Wait until End of unitary conversion or sequence conversions flag is raised */
+  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
+  {
+    /* Check if timeout is disabled (set to infinite wait) */
+    if (Timeout != HAL_MAX_DELAY)
+    {
+      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
+      {
+        /* New check to avoid false timeout detection in case of preemption */
+        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
+        {
+          /* Update ADC state machine to timeout */
+          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
+
+          __HAL_UNLOCK(hadc);
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  /* Update ADC state machine */
+  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
+
+  /* Determine whether any further conversion upcoming on group regular       */
+  /* by external trigger, continuous mode or scan sequence on going.          */
+  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
+      && (hadc->Init.ContinuousConvMode == DISABLE)
+     )
+  {
+    /* Check whether end of sequence is reached */
+    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
+    {
+      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
+      /* ADSTART==0 (no conversion on going)                                  */
+      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
+      {
+        /* Disable ADC end of single conversion interrupt on group regular */
+        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
+        /* HAL_Start_IT(), but is not disabled here because can be used       */
+        /* by overrun IRQ process below.                                      */
+        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
+
+        /* Set ADC state */
+        ADC_STATE_CLR_SET(hadc->State,
+                          HAL_ADC_STATE_REG_BUSY,
+                          HAL_ADC_STATE_READY);
+      }
+      else
+      {
+        /* Change ADC state to error state */
+        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
+
+        /* Set ADC error code to ADC peripheral internal error */
+        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
+      }
+    }
+  }
+
+  /* Clear end of conversion flag of regular group if low power feature       */
+  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
+  /* until data register is read using function HAL_ADC_GetValue().           */
+  if (hadc->Init.LowPowerAutoWait == DISABLE)
+  {
+    /* Clear regular group conversion flag */
+    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Poll for ADC event.
+  * @param hadc ADC handle
+  * @param EventType the ADC event type.
+  *          This parameter can be one of the following values:
+  *            @arg @ref ADC_EOSMP_EVENT  ADC End of Sampling event
+  *            @arg @ref ADC_AWD1_EVENT   ADC Analog watchdog 1 event (main analog watchdog, present on all STM32 devices)
+  *            @arg @ref ADC_AWD2_EVENT   ADC Analog watchdog 2 event (additional analog watchdog, not present on all STM32 families)
+  *            @arg @ref ADC_AWD3_EVENT   ADC Analog watchdog 3 event (additional analog watchdog, not present on all STM32 families)
+  *            @arg @ref ADC_OVR_EVENT    ADC Overrun event
+  * @param Timeout Timeout value in millisecond.
+  * @note   The relevant flag is cleared if found to be set, except for ADC_FLAG_OVR.
+  *         Indeed, the latter is reset only if hadc->Init.Overrun field is set
+  *         to ADC_OVR_DATA_OVERWRITTEN. Otherwise, data register may be potentially overwritten
+  *         by a new converted data as soon as OVR is cleared.
+  *         To reset OVR flag once the preserved data is retrieved, the user can resort
+  *         to macro __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADC_PollForEvent(ADC_HandleTypeDef *hadc, uint32_t EventType, uint32_t Timeout)
+{
+  uint32_t tickstart;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+  assert_param(IS_ADC_EVENT_TYPE(EventType));
+
+  /* Get tick count */
+  tickstart = HAL_GetTick();
+
+  /* Check selected event flag */
+  while (__HAL_ADC_GET_FLAG(hadc, EventType) == 0UL)
+  {
+    /* Check if timeout is disabled (set to infinite wait) */
+    if (Timeout != HAL_MAX_DELAY)
+    {
+      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
+      {
+        /* New check to avoid false timeout detection in case of preemption */
+        if (__HAL_ADC_GET_FLAG(hadc, EventType) == 0UL)
+        {
+          /* Update ADC state machine to timeout */
+          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
+
+          __HAL_UNLOCK(hadc);
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  switch (EventType)
+  {
+    /* End Of Sampling event */
+    case ADC_EOSMP_EVENT:
+      /* Set ADC state */
+      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
+
+      /* Clear the End Of Sampling flag */
+      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
+
+      break;
+
+    /* Analog watchdog (level out of window) event */
+    /* Note: In case of several analog watchdog enabled, if needed to know      */
+    /* which one triggered and on which ADCx, test ADC state of analog watchdog */
+    /* flags HAL_ADC_STATE_AWD1/2/3 using function "HAL_ADC_GetState()".        */
+    /* For example:                                                             */
+    /*  " if ((HAL_ADC_GetState(hadc1) & HAL_ADC_STATE_AWD1) != 0UL) "          */
+    /*  " if ((HAL_ADC_GetState(hadc1) & HAL_ADC_STATE_AWD2) != 0UL) "          */
+    /*  " if ((HAL_ADC_GetState(hadc1) & HAL_ADC_STATE_AWD3) != 0UL) "          */
+
+    /* Check analog watchdog 1 flag */
+    case ADC_AWD_EVENT:
+      /* Set ADC state */
+      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
+
+      /* Clear ADC analog watchdog flag */
+      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
+
+      break;
+
+    /* Check analog watchdog 2 flag */
+    case ADC_AWD2_EVENT:
+      /* Set ADC state */
+      SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
+
+      /* Clear ADC analog watchdog flag */
+      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
+
+      break;
+
+    /* Check analog watchdog 3 flag */
+    case ADC_AWD3_EVENT:
+      /* Set ADC state */
+      SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
+
+      /* Clear ADC analog watchdog flag */
+      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
+
+      break;
+
+    /* Overrun event */
+    default: /* Case ADC_OVR_EVENT */
+      /* If overrun is set to overwrite previous data, overrun event is not     */
+      /* considered as an error.                                                */
+      /* (cf ref manual "Managing conversions without using the DMA and without */
+      /* overrun ")                                                             */
+      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
+      {
+        /* Set ADC state */
+        SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
+
+        /* Set ADC error code to overrun */
+        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
+      }
+      else
+      {
+        /* Clear ADC Overrun flag only if Overrun is set to ADC_OVR_DATA_OVERWRITTEN
+           otherwise, data register is potentially overwritten by new converted data as soon
+           as OVR is cleared. */
+        __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
+      }
+      break;
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Enable ADC, start conversion of regular group with interruption.
+  * @note   Interruptions enabled in this function according to initialization
+  *         setting : EOC (end of conversion), EOS (end of sequence),
+  *         OVR overrun.
+  *         Each of these interruptions has its dedicated callback function.
+  * @note   To guarantee a proper reset of all interruptions once all the needed
+  *         conversions are obtained, HAL_ADC_Stop_IT() must be called to ensure
+  *         a correct stop of the IT-based conversions.
+  * @note   By default, HAL_ADC_Start_IT() does not enable the End Of Sampling
+  *         interruption. If required (e.g. in case of oversampling with trigger
+  *         mode), the user must:
+  *          1. first clear the EOSMP flag if set with macro __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP)
+  *          2. then enable the EOSMP interrupt with macro __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOSMP)
+  *          before calling HAL_ADC_Start_IT().
+  * @param hadc ADC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
+{
+  HAL_StatusTypeDef tmp_hal_status;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+
+  /* Perform ADC enable and conversion start if no conversion is on going */
+  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
+  {
+    __HAL_LOCK(hadc);
+
+    /* Enable the ADC peripheral */
+    tmp_hal_status = ADC_Enable(hadc);
+
+    /* Start conversion if ADC is effectively enabled */
+    if (tmp_hal_status == HAL_OK)
+    {
+      /* Set ADC state                                                        */
+      /* - Clear state bitfield related to regular group conversion results   */
+      /* - Set state bitfield related to regular operation                    */
+      ADC_STATE_CLR_SET(hadc->State,
+                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
+                        HAL_ADC_STATE_REG_BUSY);
+
+
+      /* Set ADC error code */
+      /* Reset all ADC error code fields */
+      ADC_CLEAR_ERRORCODE(hadc);
+
+      /* Clear ADC group regular conversion flag and overrun flag               */
+      /* (To ensure of no unknown state from potential previous ADC operations) */
+      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
+
+      /* Process unlocked */
+      /* Unlock before starting ADC conversions: in case of potential         */
+      /* interruption, to let the process to ADC IRQ Handler.                 */
+      __HAL_UNLOCK(hadc);
+
+      /* Disable all interruptions before enabling the desired ones */
+      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
+
+      /* Enable ADC end of conversion interrupt */
+      switch (hadc->Init.EOCSelection)
+      {
+        case ADC_EOC_SEQ_CONV:
+          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
+          break;
+        /* case ADC_EOC_SINGLE_CONV */
+        default:
+          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
+          break;
+      }
+
+      /* Enable ADC overrun interrupt */
+      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
+         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
+         behavior and no CPU time is lost for a non-processed interruption */
+      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
+      {
+        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
+      }
+
+      /* Enable conversion of regular group.                                  */
+      /* If software start has been selected, conversion starts immediately.  */
+      /* If external trigger has been selected, conversion will start at next */
+      /* trigger event.                                                       */
+      /* Start ADC group regular conversion */
+      LL_ADC_REG_StartConversion(hadc->Instance);
+    }
+    else
+    {
+      __HAL_UNLOCK(hadc);
+    }
+
+  }
+  else
+  {
+    tmp_hal_status = HAL_BUSY;
+  }
+
+  return tmp_hal_status;
+}
+
+/**
+  * @brief  Stop ADC conversion of regular group (and injected group in
+  *         case of auto_injection mode), disable interrution of
+  *         end-of-conversion, disable ADC peripheral.
+  * @param hadc ADC handle
+  * @retval HAL status.
+  */
+HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc)
+{
+  HAL_StatusTypeDef tmp_hal_status;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+
+  __HAL_LOCK(hadc);
+
+  /* 1. Stop potential conversion on going, on ADC group regular */
+  tmp_hal_status = ADC_ConversionStop(hadc);
+
+  /* Disable ADC peripheral if conversions are effectively stopped */
+  if (tmp_hal_status == HAL_OK)
+  {
+    /* Disable ADC end of conversion interrupt for regular group */
+    /* Disable ADC overrun interrupt */
+    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
+
+    /* 2. Disable the ADC peripheral */
+    tmp_hal_status = ADC_Disable(hadc);
+
+    /* Check if ADC is effectively disabled */
+    if (tmp_hal_status == HAL_OK)
+    {
+      /* Set ADC state */
+      ADC_STATE_CLR_SET(hadc->State,
+                        HAL_ADC_STATE_REG_BUSY,
+                        HAL_ADC_STATE_READY);
+    }
+  }
+
+  __HAL_UNLOCK(hadc);
+
+  return tmp_hal_status;
+}
+
+/**
+  * @brief  Enable ADC, start conversion of regular group and transfer result through DMA.
+  * @note   Interruptions enabled in this function:
+  *         overrun (if applicable), DMA half transfer, DMA transfer complete.
+  *         Each of these interruptions has its dedicated callback function.
+  * @param hadc ADC handle
+  * @param pData Destination Buffer address.
+  * @param Length Number of data to be transferred from ADC peripheral to memory
+  * @retval HAL status.
+  */
+HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
+{
+  HAL_StatusTypeDef tmp_hal_status;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+
+  /* Perform ADC enable and conversion start if no conversion is on going */
+  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
+  {
+    __HAL_LOCK(hadc);
+
+    /* Specific case for first call occurrence of this function (DMA transfer */
+    /* not activated and ADC disabled), DMA transfer must be activated        */
+    /* with ADC disabled.                                                     */
+    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
+    {
+      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
+      {
+        /* Disable ADC */
+        LL_ADC_Disable(hadc->Instance);
+      }
+
+      /* Enable ADC DMA mode */
+      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
+    }
+
+    /* Enable the ADC peripheral */
+    tmp_hal_status = ADC_Enable(hadc);
+
+    /* Start conversion if ADC is effectively enabled */
+    if (tmp_hal_status == HAL_OK)
+    {
+      /* Set ADC state                                                        */
+      /* - Clear state bitfield related to regular group conversion results   */
+      /* - Set state bitfield related to regular operation                    */
+      ADC_STATE_CLR_SET(hadc->State,
+                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
+                        HAL_ADC_STATE_REG_BUSY);
+
+      /* Set ADC error code */
+      /* Reset all ADC error code fields */
+      ADC_CLEAR_ERRORCODE(hadc);
+
+      /* Set the DMA transfer complete callback */
+      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
+
+      /* Set the DMA half transfer complete callback */
+      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
+
+      /* Set the DMA error callback */
+      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
+
+
+      /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC   */
+      /* start (in case of SW start):                                         */
+
+      /* Clear regular group conversion flag and overrun flag */
+      /* (To ensure of no unknown state from potential previous ADC           */
+      /* operations)                                                          */
+      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
+
+      /* Process unlocked */
+      /* Unlock before starting ADC conversions: in case of potential         */
+      /* interruption, to let the process to ADC IRQ Handler.                 */
+      __HAL_UNLOCK(hadc);
+
+      /* Enable ADC overrun interrupt */
+      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
+
+      /* Start the DMA channel */
+      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
+
+      /* Enable conversion of regular group.                                  */
+      /* If software start has been selected, conversion starts immediately.  */
+      /* If external trigger has been selected, conversion will start at next */
+      /* trigger event.                                                       */
+      /* Start ADC group regular conversion */
+      LL_ADC_REG_StartConversion(hadc->Instance);
+    }
+  }
+  else
+  {
+    tmp_hal_status = HAL_BUSY;
+  }
+
+  return tmp_hal_status;
+}
+
+/**
+  * @brief  Stop ADC conversion of regular group (and injected group in
+  *         case of auto_injection mode), disable ADC DMA transfer, disable
+  *         ADC peripheral.
+  * @param hadc ADC handle
+  * @retval HAL status.
+  */
+HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
+{
+  HAL_StatusTypeDef tmp_hal_status;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+
+  __HAL_LOCK(hadc);
+
+  /* 1. Stop potential ADC group regular conversion on going */
+  tmp_hal_status = ADC_ConversionStop(hadc);
+
+  /* Disable ADC peripheral if conversions are effectively stopped */
+  if (tmp_hal_status == HAL_OK)
+  {
+    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
+    /* while DMA transfer is on going)                                        */
+    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
+    {
+      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
+
+      /* Check if DMA channel effectively disabled */
+      if (tmp_hal_status != HAL_OK)
+      {
+        /* Update ADC state machine to error */
+        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
+      }
+    }
+
+    /* Disable ADC overrun interrupt */
+    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
+
+    /* 2. Disable the ADC peripheral */
+    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
+    /* to keep in memory a potential failing status.                          */
+    if (tmp_hal_status == HAL_OK)
+    {
+      tmp_hal_status = ADC_Disable(hadc);
+    }
+    else
+    {
+      (void)ADC_Disable(hadc);
+    }
+
+    /* Check if ADC is effectively disabled */
+    if (tmp_hal_status == HAL_OK)
+    {
+      /* Set ADC state */
+      ADC_STATE_CLR_SET(hadc->State,
+                        HAL_ADC_STATE_REG_BUSY,
+                        HAL_ADC_STATE_READY);
+    }
+
+    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
+    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
+  }
+
+  __HAL_UNLOCK(hadc);
+
+  return tmp_hal_status;
+}
+
+/**
+  * @brief  Get ADC regular group conversion result.
+  * @note   Reading register DR automatically clears ADC flag EOC
+  *         (ADC group regular end of unitary conversion).
+  * @note   This function does not clear ADC flag EOS
+  *         (ADC group regular end of sequence conversion).
+  *         Occurrence of flag EOS rising:
+  *          - If sequencer is composed of 1 rank, flag EOS is equivalent
+  *            to flag EOC.
+  *          - If sequencer is composed of several ranks, during the scan
+  *            sequence flag EOC only is raised, at the end of the scan sequence
+  *            both flags EOC and EOS are raised.
+  *         To clear this flag, either use function:
+  *         in programming model IT: @ref HAL_ADC_IRQHandler(), in programming
+  *         model polling: @ref HAL_ADC_PollForConversion()
+  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
+  * @param hadc ADC handle
+  * @retval ADC group regular conversion data
+  */
+uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
+{
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+
+  /* Note: EOC flag is not cleared here by software because automatically     */
+  /*       cleared by hardware when reading register DR.                      */
+
+  /* Return ADC converted value */
+  return hadc->Instance->DR;
+}
+
+/**
+  * @brief  Handle ADC interrupt request.
+  * @param hadc ADC handle
+  * @retval None
+  */
+void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
+{
+  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
+  uint32_t tmp_isr = hadc->Instance->ISR;
+  uint32_t tmp_ier = hadc->Instance->IER;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
+
+  /* ========== Check End of Sampling flag for ADC group regular ========== */
+  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
+  {
+    /* Update state machine on end of sampling status if not in error state */
+    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
+    {
+      /* Set ADC state */
+      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
+    }
+
+    /* End Of Sampling callback */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+    hadc->EndOfSamplingCallback(hadc);
+#else
+    HAL_ADCEx_EndOfSamplingCallback(hadc);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+
+    /* Clear regular group conversion flag */
+    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
+  }
+
+  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
+  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
+      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
+  {
+    /* Update state machine on conversion status if not in error state */
+    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
+    {
+      /* Set ADC state */
+      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
+    }
+
+    /* Determine whether any further conversion upcoming on group regular     */
+    /* by external trigger, continuous mode or scan sequence on going         */
+    /* to disable interruption.                                               */
+    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
+        && (hadc->Init.ContinuousConvMode == DISABLE)
+       )
+    {
+      /* If End of Sequence is reached, disable interrupts */
+      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
+      {
+        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
+        /* ADSTART==0 (no conversion on going)                                */
+        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
+        {
+          /* Disable ADC end of single conversion interrupt on group regular */
+          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
+          /* HAL_Start_IT(), but is not disabled here because can be used     */
+          /* by overrun IRQ process below.                                    */
+          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
+
+          /* Set ADC state */
+          ADC_STATE_CLR_SET(hadc->State,
+                            HAL_ADC_STATE_REG_BUSY,
+                            HAL_ADC_STATE_READY);
+        }
+        else
+        {
+          /* Change ADC state to error state */
+          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
+
+          /* Set ADC error code to ADC peripheral internal error */
+          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
+        }
+      }
+    }
+
+    /* Conversion complete callback */
+    /* Note: Into callback function "HAL_ADC_ConvCpltCallback()",             */
+    /*       to determine if conversion has been triggered from EOC or EOS,   */
+    /*       possibility to use:                                              */
+    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+    hadc->ConvCpltCallback(hadc);
+#else
+    HAL_ADC_ConvCpltCallback(hadc);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+
+    /* Clear regular group conversion flag */
+    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
+    /*       conversion flags clear induces the release of the preserved data.*/
+    /*       Therefore, if the preserved data value is needed, it must be     */
+    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
+    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
+  }
+
+  /* ========== Check Analog watchdog 1 flag ========== */
+  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
+  {
+    /* Set ADC state */
+    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
+
+    /* Level out of window 1 callback */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+    hadc->LevelOutOfWindowCallback(hadc);
+#else
+    HAL_ADC_LevelOutOfWindowCallback(hadc);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+
+    /* Clear ADC analog watchdog flag */
+    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
+  }
+
+  /* ========== Check analog watchdog 2 flag ========== */
+  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
+  {
+    /* Set ADC state */
+    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
+
+    /* Level out of window 2 callback */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+    hadc->LevelOutOfWindow2Callback(hadc);
+#else
+    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+
+    /* Clear ADC analog watchdog flag */
+    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
+  }
+
+  /* ========== Check analog watchdog 3 flag ========== */
+  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
+  {
+    /* Set ADC state */
+    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
+
+    /* Level out of window 3 callback */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+    hadc->LevelOutOfWindow3Callback(hadc);
+#else
+    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+
+    /* Clear ADC analog watchdog flag */
+    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
+  }
+
+  /* ========== Check Overrun flag ========== */
+  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
+  {
+    /* If overrun is set to overwrite previous data (default setting),        */
+    /* overrun event is not considered as an error.                           */
+    /* (cf ref manual "Managing conversions without using the DMA and without */
+    /* overrun ")                                                             */
+    /* Exception for usage with DMA overrun event always considered as an     */
+    /* error.                                                                 */
+    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
+    {
+      overrun_error = 1UL;
+    }
+    else
+    {
+      /* Check DMA configuration */
+      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
+      {
+        overrun_error = 1UL;
+      }
+    }
+
+    if (overrun_error == 1UL)
+    {
+      /* Change ADC state to error state */
+      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
+
+      /* Set ADC error code to overrun */
+      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
+
+      /* Error callback */
+      /* Note: In case of overrun, ADC conversion data is preserved until     */
+      /*       flag OVR is reset.                                             */
+      /*       Therefore, old ADC conversion data can be retrieved in         */
+      /*       function "HAL_ADC_ErrorCallback()".                            */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+      hadc->ErrorCallback(hadc);
+#else
+      HAL_ADC_ErrorCallback(hadc);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+    }
+
+    /* Clear ADC overrun flag */
+    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
+  }
+
+  /* ========== Check channel configuration ready flag ========== */
+  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
+  {
+    /* Channel configuration ready callback */
+    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
+
+    /* Clear ADC analog watchdog flag */
+    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
+  }
+}
+
+/**
+  * @brief  Conversion complete callback in non-blocking mode.
+  * @param hadc ADC handle
+  * @retval None
+  */
+__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hadc);
+
+  /* NOTE : This function should not be modified. When the callback is needed,
+            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
+  * @param hadc ADC handle
+  * @retval None
+  */
+__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hadc);
+
+  /* NOTE : This function should not be modified. When the callback is needed,
+            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
+  */
+}
+
+/**
+  * @brief  Analog watchdog 1 callback in non-blocking mode.
+  * @param hadc ADC handle
+  * @retval None
+  */
+__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hadc);
+
+  /* NOTE : This function should not be modified. When the callback is needed,
+            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
+  */
+}
+
+/**
+  * @brief  ADC error callback in non-blocking mode
+  *         (ADC conversion with interruption or transfer by DMA).
+  * @note   In case of error due to overrun when using ADC with DMA transfer
+  *         (HAL ADC handle parameter "ErrorCode" to state "HAL_ADC_ERROR_OVR"):
+  *         - Reinitialize the DMA using function "HAL_ADC_Stop_DMA()".
+  *         - If needed, restart a new ADC conversion using function
+  *           "HAL_ADC_Start_DMA()"
+  *           (this function is also clearing overrun flag)
+  * @param hadc ADC handle
+  * @retval None
+  */
+__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hadc);
+
+  /* NOTE : This function should not be modified. When the callback is needed,
+            function HAL_ADC_ErrorCallback must be implemented in the user file.
+  */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_Exported_Functions_Group3 Peripheral Control functions
+  * @brief    Peripheral Control functions
+  *
+@verbatim
+ ===============================================================================
+             ##### Peripheral Control functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Configure channels on regular group
+      (+) Configure the analog watchdog
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Configure a channel to be assigned to ADC group regular.
+  * @note   In case of usage of internal measurement channels:
+  *         Vbat/VrefInt/TempSensor.
+  *         These internal paths can be disabled using function
+  *         HAL_ADC_DeInit().
+  * @note   Possibility to update parameters on the fly:
+  *         This function initializes channel into ADC group regular,
+  *         following calls to this function can be used to reconfigure
+  *         some parameters of structure "ADC_ChannelConfTypeDef" on the fly,
+  *         without resetting the ADC.
+  *         The setting of these parameters is conditioned to ADC state:
+  *         Refer to comments of structure "ADC_ChannelConfTypeDef".
+  * @param hadc ADC handle
+  * @param pConfig Structure of ADC channel assigned to ADC group regular.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
+{
+  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
+  uint32_t tmp_config_internal_channel;
+  __IO uint32_t wait_loop_index = 0UL;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
+  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));
+
+  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
+      (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
+  {
+    assert_param(IS_ADC_REGULAR_RANK_SEQ_FIXED(pConfig->Rank));
+  }
+  else
+  {
+    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
+
+    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
+  }
+
+  __HAL_LOCK(hadc);
+
+  /* Parameters update conditioned to ADC state:                              */
+  /* Parameters that can be updated when ADC is disabled or enabled without   */
+  /* conversion on going on regular group:                                    */
+  /*  - Channel number                                                        */
+  /*  - Channel sampling time                                                 */
+  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
+  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
+  {
+    /* Configure channel: depending on rank setting, add it or remove it from */
+    /* ADC sequencer.                                                         */
+    /* If sequencer set to not fully configurable with channel rank set to    */
+    /* none, remove the channel from the sequencer.                           */
+    /* Otherwise (sequencer set to fully configurable or to to not fully      */
+    /* configurable with channel rank to be set), configure the selected      */
+    /* channel.                                                               */
+    if (pConfig->Rank != ADC_RANK_NONE)
+    {
+      /* Regular sequence configuration */
+      /* Note: ADC channel configuration requires few ADC clock cycles        */
+      /*       to be ready. Processing of ADC settings in this function       */
+      /*       induce that a specific wait time is not necessary.             */
+      /*       For more details on ADC channel configuration ready,           */
+      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
+      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
+          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
+      {
+        /* Sequencer set to not fully configurable:                           */
+        /* Set the channel by enabling the corresponding bitfield.            */
+        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
+      }
+      else
+      {
+        /* Sequencer set to fully configurable:                               */
+        /* Set the channel by entering it into the selected rank.             */
+
+        /* Memorize the channel set into variable in HAL ADC handle */
+        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
+                   ADC_CHSELR_SQ1 << (pConfig->Rank & 0x1FUL),
+                   __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel) << (pConfig->Rank & 0x1FUL));
+
+        /* If the selected rank is below ADC group regular sequencer length,  */
+        /* apply the configuration in ADC register.                           */
+        /* Note: Otherwise, configuration is not applied.                     */
+        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
+        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
+        {
+          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
+        }
+      }
+
+      /* Set sampling time of the selected ADC channel */
+      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
+
+      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
+      /* internal measurement paths enable: If internal channel selected,     */
+      /* enable dedicated internal buffers and path.                          */
+      /* Note: these internal measurement paths can be disabled using         */
+      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
+      /*       channel configuration parameter "Rank".                        */
+      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
+      {
+        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
+
+        /* If the requested internal measurement path has already been enabled,   */
+        /* bypass the configuration processing.                                   */
+        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
+            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
+        {
+          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
+                                         LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
+
+          /* Delay for temperature sensor stabilization time */
+          /* Wait loop initialization and execution */
+          /* Note: Variable divided by 2 to compensate partially              */
+          /*       CPU processing cycles, scaling in us split to not          */
+          /*       exceed 32 bits register capacity and handle low frequency. */
+          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
+          while (wait_loop_index != 0UL)
+          {
+            wait_loop_index--;
+          }
+        }
+        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
+        {
+          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
+                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
+        }
+        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
+                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
+        {
+          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
+                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
+        }
+        else
+        {
+          /* nothing to do */
+        }
+      }
+    }
+    else
+    {
+      /* Regular sequencer configuration */
+      /* Note: Case of sequencer set to fully configurable:                   */
+      /*       Sequencer rank cannot be disabled, only affected to            */
+      /*       another channel.                                               */
+      /*       To remove a rank, use parameter 'NbrOfConversion".             */
+      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
+          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
+      {
+        /* Sequencer set to not fully configurable:                           */
+        /* Reset the channel by disabling the corresponding bitfield.         */
+        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
+      }
+
+      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
+      /* If internal channel selected, enable dedicated internal buffers and    */
+      /* paths.                                                                 */
+      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
+      {
+        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
+
+        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
+        {
+          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
+                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
+        }
+        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
+        {
+          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
+                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
+        }
+        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
+        {
+          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
+                                         ~LL_ADC_PATH_INTERNAL_VREFINT & tmp_config_internal_channel);
+        }
+        else
+        {
+          /* nothing to do */
+        }
+      }
+    }
+  }
+
+  /* If a conversion is on going on regular group, no update on regular       */
+  /* channel could be done on neither of the channel configuration structure  */
+  /* parameters.                                                              */
+  else
+  {
+    /* Update ADC state machine to error */
+    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
+
+    tmp_hal_status = HAL_ERROR;
+  }
+
+  __HAL_UNLOCK(hadc);
+
+  return tmp_hal_status;
+}
+
+/**
+  * @brief  Configure the analog watchdog.
+  * @note   Possibility to update parameters on the fly:
+  *         This function initializes the selected analog watchdog, successive
+  *         calls to this function can be used to reconfigure some parameters
+  *         of structure "ADC_AnalogWDGConfTypeDef" on the fly, without resetting
+  *         the ADC.
+  *         The setting of these parameters is conditioned to ADC state.
+  *         For parameters constraints, see comments of structure
+  *         "ADC_AnalogWDGConfTypeDef".
+  * @note   On this STM32 series, analog watchdog thresholds can be modified
+  *         while ADC conversion is on going.
+  *         In this case, some constraints must be taken into account:
+  *         the programmed threshold values are effective from the next
+  *         ADC EOC (end of unitary conversion).
+  *         Considering that registers write delay may happen due to
+  *         bus activity, this might cause an uncertainty on the
+  *         effective timing of the new programmed threshold values.
+  * @param hadc ADC handle
+  * @param pAnalogWDGConfig Structure of ADC analog watchdog configuration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, ADC_AnalogWDGConfTypeDef *pAnalogWDGConfig)
+{
+  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
+  uint32_t tmp_awd_high_threshold_shifted;
+  uint32_t tmp_awd_low_threshold_shifted;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+  assert_param(IS_ADC_ANALOG_WATCHDOG_NUMBER(pAnalogWDGConfig->WatchdogNumber));
+  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(pAnalogWDGConfig->WatchdogMode));
+  assert_param(IS_FUNCTIONAL_STATE(pAnalogWDGConfig->ITMode));
+
+  if (pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)
+  {
+    assert_param(IS_ADC_CHANNEL(pAnalogWDGConfig->Channel));
+  }
+
+  /* Verify thresholds range */
+  if (hadc->Init.OversamplingMode == ENABLE)
+  {
+    /* Case of oversampling enabled: depending on ratio and shift configuration,
+       analog watchdog thresholds can be higher than ADC resolution.
+       Verify if thresholds are within maximum thresholds range. */
+    assert_param(IS_ADC_RANGE(ADC_RESOLUTION_12B, pAnalogWDGConfig->HighThreshold));
+    assert_param(IS_ADC_RANGE(ADC_RESOLUTION_12B, pAnalogWDGConfig->LowThreshold));
+  }
+  else
+  {
+    /* Verify if thresholds are within the selected ADC resolution */
+    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->HighThreshold));
+    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->LowThreshold));
+  }
+
+  __HAL_LOCK(hadc);
+
+  /* Parameters update conditioned to ADC state:                              */
+  /* Parameters that can be updated when ADC is disabled or enabled without   */
+  /* conversion on going on ADC group regular:                                */
+  /*  - Analog watchdog channels                                              */
+  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
+  {
+    /* Analog watchdog configuration */
+    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
+    {
+      /* Configuration of analog watchdog:                                    */
+      /*  - Set the analog watchdog enable mode: one or overall group of      */
+      /*    channels.                                                         */
+      switch (pAnalogWDGConfig->WatchdogMode)
+      {
+        case ADC_ANALOGWATCHDOG_SINGLE_REG:
+          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
+                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel, LL_ADC_GROUP_REGULAR));
+          break;
+
+        case ADC_ANALOGWATCHDOG_ALL_REG:
+          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
+          break;
+
+        default: /* ADC_ANALOGWATCHDOG_NONE */
+          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
+          break;
+      }
+
+      /* Update state, clear previous result related to AWD1 */
+      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
+
+      /* Clear flag ADC analog watchdog */
+      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
+      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
+      /* (in case left enabled by previous ADC operations).                 */
+      LL_ADC_ClearFlag_AWD1(hadc->Instance);
+
+      /* Configure ADC analog watchdog interrupt */
+      if (pAnalogWDGConfig->ITMode == ENABLE)
+      {
+        LL_ADC_EnableIT_AWD1(hadc->Instance);
+      }
+      else
+      {
+        LL_ADC_DisableIT_AWD1(hadc->Instance);
+      }
+    }
+    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
+    else
+    {
+      switch (pAnalogWDGConfig->WatchdogMode)
+      {
+        case ADC_ANALOGWATCHDOG_SINGLE_REG:
+          /* Update AWD by bitfield to keep the possibility to monitor        */
+          /* several channels by successive calls of this function.           */
+          if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
+          {
+            SET_BIT(hadc->Instance->AWD2CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
+          }
+          else
+          {
+            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
+          }
+          break;
+
+        case ADC_ANALOGWATCHDOG_ALL_REG:
+          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_ALL_CHANNELS_REG);
+          break;
+
+        default: /* ADC_ANALOGWATCHDOG_NONE */
+          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
+          break;
+      }
+
+      if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
+      {
+        /* Update state, clear previous result related to AWD2 */
+        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
+
+        /* Clear flag ADC analog watchdog */
+        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
+        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
+        /* (in case left enabled by previous ADC operations).                 */
+        LL_ADC_ClearFlag_AWD2(hadc->Instance);
+
+        /* Configure ADC analog watchdog interrupt */
+        if (pAnalogWDGConfig->ITMode == ENABLE)
+        {
+          LL_ADC_EnableIT_AWD2(hadc->Instance);
+        }
+        else
+        {
+          LL_ADC_DisableIT_AWD2(hadc->Instance);
+        }
+      }
+      /* (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
+      else
+      {
+        /* Update state, clear previous result related to AWD3 */
+        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
+
+        /* Clear flag ADC analog watchdog */
+        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
+        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
+        /* (in case left enabled by previous ADC operations).                 */
+        LL_ADC_ClearFlag_AWD3(hadc->Instance);
+
+        /* Configure ADC analog watchdog interrupt */
+        if (pAnalogWDGConfig->ITMode == ENABLE)
+        {
+          LL_ADC_EnableIT_AWD3(hadc->Instance);
+        }
+        else
+        {
+          LL_ADC_DisableIT_AWD3(hadc->Instance);
+        }
+      }
+    }
+
+  }
+
+  /* Analog watchdog thresholds configuration */
+  if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
+  {
+    /* Shift the offset with respect to the selected ADC resolution:        */
+    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
+    /* are set to 0.                                                        */
+    tmp_awd_high_threshold_shifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
+    tmp_awd_low_threshold_shifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
+  }
+  /* Case of ADC_ANALOGWATCHDOG_2 and ADC_ANALOGWATCHDOG_3 */
+  else
+  {
+    /* No need to shift the offset with respect to the selected ADC resolution: */
+    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
+    /* are set to 0.                                                        */
+    tmp_awd_high_threshold_shifted = pAnalogWDGConfig->HighThreshold;
+    tmp_awd_low_threshold_shifted  = pAnalogWDGConfig->LowThreshold;
+  }
+
+  /* Set ADC analog watchdog thresholds value of both thresholds high and low */
+  LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, tmp_awd_high_threshold_shifted,
+                                  tmp_awd_low_threshold_shifted);
+
+  __HAL_UNLOCK(hadc);
+
+  return tmp_hal_status;
+}
+
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_Exported_Functions_Group4 Peripheral State functions
+  *  @brief    ADC Peripheral State functions
+  *
+@verbatim
+ ===============================================================================
+            ##### Peripheral state and errors functions #####
+ ===============================================================================
+    [..]
+    This subsection provides functions to get in run-time the status of the
+    peripheral.
+      (+) Check the ADC state
+      (+) Check the ADC error code
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Return the ADC handle state.
+  * @note   ADC state machine is managed by bitfields, ADC status must be
+  *         compared with states bits.
+  *         For example:
+  *           " if ((HAL_ADC_GetState(hadc1) & HAL_ADC_STATE_REG_BUSY) != 0UL) "
+  *           " if ((HAL_ADC_GetState(hadc1) & HAL_ADC_STATE_AWD1) != 0UL) "
+  * @param hadc ADC handle
+  * @retval ADC handle state (bitfield on 32 bits)
+  */
+uint32_t HAL_ADC_GetState(ADC_HandleTypeDef *hadc)
+{
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+
+  /* Return ADC handle state */
+  return hadc->State;
+}
+
+/**
+  * @brief  Return the ADC error code.
+  * @param hadc ADC handle
+  * @retval ADC error code (bitfield on 32 bits)
+  */
+uint32_t HAL_ADC_GetError(ADC_HandleTypeDef *hadc)
+{
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+
+  return hadc->ErrorCode;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_Private_Functions ADC Private Functions
+  * @{
+  */
+
+/**
+  * @brief  Stop ADC conversion.
+  * @note   Prerequisite condition to use this function: ADC conversions must be
+  *         stopped to disable the ADC.
+  * @param  hadc ADC handle
+  * @retval HAL status.
+  */
+HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
+{
+  uint32_t tickstart;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+
+  /* Verification if ADC is not already stopped on regular group to bypass    */
+  /* this function if not needed.                                             */
+  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
+  {
+    /* Stop potential conversion on going on regular group */
+    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
+    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
+    {
+      /* Stop ADC group regular conversion */
+      LL_ADC_REG_StopConversion(hadc->Instance);
+    }
+
+    /* Wait for conversion effectively stopped */
+    /* Get tick count */
+    tickstart = HAL_GetTick();
+
+    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
+    {
+      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
+      {
+        /* New check to avoid false timeout detection in case of preemption */
+        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
+        {
+          /* Update ADC state machine to error */
+          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
+
+          /* Set ADC error code to ADC peripheral internal error */
+          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
+
+          return HAL_ERROR;
+        }
+      }
+    }
+
+  }
+
+  /* Return HAL status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Enable the selected ADC.
+  * @note   Prerequisite condition to use this function: ADC must be disabled
+  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
+  * @param hadc ADC handle
+  * @retval HAL status.
+  */
+HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
+{
+  uint32_t tickstart;
+  __IO uint32_t wait_loop_index = 0UL;
+
+  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
+  /* enabling phase not yet completed: flag ADC ready not yet set).           */
+  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
+  /* causes: ADC clock not running, ...).                                     */
+  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
+  {
+    /* Check if conditions to enable the ADC are fulfilled */
+    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
+    {
+      /* Update ADC state machine to error */
+      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
+
+      /* Set ADC error code to ADC peripheral internal error */
+      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
+
+      return HAL_ERROR;
+    }
+
+    /* Enable the ADC peripheral */
+    LL_ADC_Enable(hadc->Instance);
+
+    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
+    {
+      /* Delay for temperature sensor buffer stabilization time */
+      /* Wait loop initialization and execution */
+      /* Note: Variable divided by 2 to compensate partially              */
+      /*       CPU processing cycles, scaling in us split to not          */
+      /*       exceed 32 bits register capacity and handle low frequency. */
+      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
+      while (wait_loop_index != 0UL)
+      {
+        wait_loop_index--;
+      }
+    }
+
+    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
+    /* performed automatically by hardware and flag ADC ready is not set.     */
+    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
+    {
+      /* Wait for ADC effectively enabled */
+      tickstart = HAL_GetTick();
+
+      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
+      {
+        /*  If ADEN bit is set less than 4 ADC clock cycles after the ADCAL bit
+            has been cleared (after a calibration), ADEN bit is reset by the
+            calibration logic.
+            The workaround is to continue setting ADEN until ADRDY is becomes 1.
+            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
+            4 ADC clock cycle duration */
+        /* Note: Test of ADC enabled required due to hardware constraint to     */
+        /*       not enable ADC if already enabled.                             */
+        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
+        {
+          LL_ADC_Enable(hadc->Instance);
+        }
+
+        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
+        {
+          /* New check to avoid false timeout detection in case of preemption */
+          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
+          {
+            /* Update ADC state machine to error */
+            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
+
+            /* Set ADC error code to ADC peripheral internal error */
+            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
+
+            return HAL_ERROR;
+          }
+        }
+      }
+    }
+  }
+
+  /* Return HAL status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Disable the selected ADC.
+  * @note   Prerequisite condition to use this function: ADC conversions must be
+  *         stopped.
+  * @param hadc ADC handle
+  * @retval HAL status.
+  */
+HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
+{
+  uint32_t tickstart;
+  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
+
+  /* Verification if ADC is not already disabled:                             */
+  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
+  /*       disabled.                                                          */
+  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
+      && (tmp_adc_is_disable_on_going == 0UL)
+     )
+  {
+    /* Check if conditions to disable the ADC are fulfilled */
+    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
+    {
+      /* Disable the ADC peripheral */
+      LL_ADC_Disable(hadc->Instance);
+      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
+    }
+    else
+    {
+      /* Update ADC state machine to error */
+      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
+
+      /* Set ADC error code to ADC peripheral internal error */
+      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
+
+      return HAL_ERROR;
+    }
+
+    /* Wait for ADC effectively disabled */
+    /* Get tick count */
+    tickstart = HAL_GetTick();
+
+    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
+    {
+      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
+      {
+        /* New check to avoid false timeout detection in case of preemption */
+        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
+        {
+          /* Update ADC state machine to error */
+          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
+
+          /* Set ADC error code to ADC peripheral internal error */
+          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
+
+          return HAL_ERROR;
+        }
+      }
+    }
+  }
+
+  /* Return HAL status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  DMA transfer complete callback.
+  * @param hdma pointer to DMA handle.
+  * @retval None
+  */
+static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
+{
+  /* Retrieve ADC handle corresponding to current DMA handle */
+  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  /* Update state machine on conversion status if not in error state */
+  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
+  {
+    /* Set ADC state */
+    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
+
+    /* Determine whether any further conversion upcoming on group regular     */
+    /* by external trigger, continuous mode or scan sequence on going         */
+    /* to disable interruption.                                               */
+    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
+        && (hadc->Init.ContinuousConvMode == DISABLE)
+       )
+    {
+      /* If End of Sequence is reached, disable interrupts */
+      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
+      {
+        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
+        /* ADSTART==0 (no conversion on going)                                */
+        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
+        {
+          /* Disable ADC end of single conversion interrupt on group regular */
+          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
+          /* HAL_Start_IT(), but is not disabled here because can be used     */
+          /* by overrun IRQ process below.                                    */
+          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
+
+          /* Set ADC state */
+          ADC_STATE_CLR_SET(hadc->State,
+                            HAL_ADC_STATE_REG_BUSY,
+                            HAL_ADC_STATE_READY);
+        }
+        else
+        {
+          /* Change ADC state to error state */
+          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
+
+          /* Set ADC error code to ADC peripheral internal error */
+          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
+        }
+      }
+    }
+
+    /* Conversion complete callback */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+    hadc->ConvCpltCallback(hadc);
+#else
+    HAL_ADC_ConvCpltCallback(hadc);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+  }
+  else /* DMA and-or internal error occurred */
+  {
+    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
+    {
+      /* Call HAL ADC Error Callback function */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+      hadc->ErrorCallback(hadc);
+#else
+      HAL_ADC_ErrorCallback(hadc);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+    }
+    else
+    {
+      /* Call ADC DMA error callback */
+      hadc->DMA_Handle->XferErrorCallback(hdma);
+    }
+  }
+}
+
+/**
+  * @brief  DMA half transfer complete callback.
+  * @param hdma pointer to DMA handle.
+  * @retval None
+  */
+static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
+{
+  /* Retrieve ADC handle corresponding to current DMA handle */
+  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  /* Half conversion callback */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+  hadc->ConvHalfCpltCallback(hadc);
+#else
+  HAL_ADC_ConvHalfCpltCallback(hadc);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA error callback.
+  * @param hdma pointer to DMA handle.
+  * @retval None
+  */
+static void ADC_DMAError(DMA_HandleTypeDef *hdma)
+{
+  /* Retrieve ADC handle corresponding to current DMA handle */
+  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  /* Set ADC state */
+  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
+
+  /* Set ADC error code to DMA error */
+  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
+
+  /* Error callback */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+  hadc->ErrorCallback(hadc);
+#else
+  HAL_ADC_ErrorCallback(hadc);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+}
+
+/**
+  * @}
+  */
+
+#endif /* HAL_ADC_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc_ex.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc_ex.c
new file mode 100644
index 0000000..b26cfd6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc_ex.c
@@ -0,0 +1,349 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_adc_ex.c
+  * @author  MCD Application Team
+  * @brief   This file provides firmware functions to manage the following
+  *          functionalities of the Analog to Digital Converter (ADC)
+  *          peripheral:
+  *           + Operation functions
+  *             ++ Calibration
+  *               +++ ADC automatic self-calibration
+  *               +++ Calibration factors get or set
+  *          Other functions (generic functions) are available in file
+  *          "stm32g0xx_hal_adc.c".
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  @verbatim
+  [..]
+  (@) Sections "ADC peripheral features" and "How to use this driver" are
+      available in file of generic functions "stm32g0xx_hal_adc.c".
+  [..]
+  @endverbatim
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup ADCEx ADCEx
+  * @brief ADC Extended HAL module driver
+  * @{
+  */
+
+#ifdef HAL_ADC_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+
+/** @defgroup ADCEx_Private_Constants ADC Extended Private Constants
+  * @{
+  */
+
+/* Fixed timeout value for ADC calibration.                                   */
+/* Values defined to be higher than worst cases: maximum ratio between ADC    */
+/* and CPU clock frequencies.                                                 */
+/* Example of profile low frequency : ADC frequency at 31.25kHz (ADC clock    */
+/* source PLL 8MHz, ADC clock prescaler 256), CPU frequency 52MHz.            */
+/* Calibration time max = 116 / fADC (refer to datasheet)                     */
+/*                      = 193 024 CPU cycles                                  */
+#define ADC_CALIBRATION_TIMEOUT         (193024UL)   /*!< ADC calibration time-out value (unit: CPU cycles) */
+
+/**
+  * @}
+  */
+
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup ADCEx_Exported_Functions ADC Extended Exported Functions
+  * @{
+  */
+
+/** @defgroup ADCEx_Exported_Functions_Group1 Extended Input and Output operation functions
+  * @brief    Extended IO operation functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### IO operation functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+
+      (+) Perform the ADC self-calibration.
+      (+) Get calibration factors.
+      (+) Set calibration factors.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Perform an ADC automatic self-calibration
+  *         Calibration prerequisite: ADC must be disabled (execute this
+  *         function before HAL_ADC_Start() or after HAL_ADC_Stop() ).
+  * @note   Calibration factor can be read after calibration, using function
+  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
+  * @param  hadc       ADC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
+{
+  HAL_StatusTypeDef tmp_hal_status;
+  __IO uint32_t wait_loop_index = 0UL;
+  uint32_t backup_setting_adc_dma_transfer; /* Note: Variable not declared as volatile because register read is already declared as volatile */
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+
+  __HAL_LOCK(hadc);
+
+  /* Calibration prerequisite: ADC must be disabled. */
+
+  /* Disable the ADC (if not already disabled) */
+  tmp_hal_status = ADC_Disable(hadc);
+
+  /* Check if ADC is effectively disabled */
+  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
+  {
+    /* Set ADC state */
+    ADC_STATE_CLR_SET(hadc->State,
+                      HAL_ADC_STATE_REG_BUSY,
+                      HAL_ADC_STATE_BUSY_INTERNAL);
+
+    /* Disable ADC DMA transfer request during calibration */
+    /* Note: Specificity of this STM32 series: Calibration factor is          */
+    /*       available in data register and also transferred by DMA.          */
+    /*       To not insert ADC calibration factor among ADC conversion data   */
+    /*       in array variable, DMA transfer must be disabled during          */
+    /*       calibration.                                                     */
+    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
+    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
+
+    /* Start ADC calibration */
+    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
+
+    /* Wait for calibration completion */
+    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
+    {
+      wait_loop_index++;
+      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
+      {
+        /* Update ADC state machine to error */
+        ADC_STATE_CLR_SET(hadc->State,
+                          HAL_ADC_STATE_BUSY_INTERNAL,
+                          HAL_ADC_STATE_ERROR_INTERNAL);
+
+        __HAL_UNLOCK(hadc);
+
+        return HAL_ERROR;
+      }
+    }
+
+    /* Restore ADC DMA transfer request after calibration */
+    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
+
+    /* Set ADC state */
+    ADC_STATE_CLR_SET(hadc->State,
+                      HAL_ADC_STATE_BUSY_INTERNAL,
+                      HAL_ADC_STATE_READY);
+  }
+  else
+  {
+    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
+
+    /* Note: No need to update variable "tmp_hal_status" here: already set    */
+    /*       to state "HAL_ERROR" by function disabling the ADC.              */
+  }
+
+  __HAL_UNLOCK(hadc);
+
+  return tmp_hal_status;
+}
+
+/**
+  * @brief  Get the calibration factor.
+  * @param hadc ADC handle.
+  * @retval Calibration value.
+  */
+uint32_t HAL_ADCEx_Calibration_GetValue(ADC_HandleTypeDef *hadc)
+{
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+
+  /* Return the selected ADC calibration value */
+  return ((hadc->Instance->CALFACT) & 0x0000007FU);
+}
+
+/**
+  * @brief  Set the calibration factor to overwrite automatic conversion result.
+  *         ADC must be enabled and no conversion is ongoing.
+  * @param hadc ADC handle
+  * @param CalibrationFactor Calibration factor (coded on 7 bits maximum)
+  * @retval HAL state
+  */
+HAL_StatusTypeDef HAL_ADCEx_Calibration_SetValue(ADC_HandleTypeDef *hadc, uint32_t CalibrationFactor)
+{
+  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
+  uint32_t tmp_adc_is_conversion_on_going_regular;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+  assert_param(IS_ADC_CALFACT(CalibrationFactor));
+
+  __HAL_LOCK(hadc);
+
+  /* Verification of hardware constraints before modifying the calibration    */
+  /* factors register: ADC must be enabled, no conversion on going.           */
+  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
+
+  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
+      && (tmp_adc_is_conversion_on_going_regular == 0UL)
+     )
+  {
+    hadc->Instance->CALFACT &= ~ADC_CALFACT_CALFACT;
+    hadc->Instance->CALFACT |= CalibrationFactor;
+  }
+  else
+  {
+    /* Update ADC state machine */
+    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
+    /* Update ADC error code */
+    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
+
+    /* Update ADC state machine to error */
+    tmp_hal_status = HAL_ERROR;
+  }
+
+  __HAL_UNLOCK(hadc);
+
+  return tmp_hal_status;
+}
+
+/**
+  * @brief  Analog watchdog 2 callback in non-blocking mode.
+  * @param hadc ADC handle
+  * @retval None
+  */
+__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hadc);
+
+  /* NOTE : This function should not be modified. When the callback is needed,
+            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
+  */
+}
+
+/**
+  * @brief  Analog watchdog 3 callback in non-blocking mode.
+  * @param hadc ADC handle
+  * @retval None
+  */
+__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hadc);
+
+  /* NOTE : This function should not be modified. When the callback is needed,
+            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
+  */
+}
+
+
+/**
+  * @brief  End Of Sampling callback in non-blocking mode.
+  * @param hadc ADC handle
+  * @retval None
+  */
+__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hadc);
+
+  /* NOTE : This function should not be modified. When the callback is needed,
+            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
+  */
+}
+
+/**
+  * @brief  ADC channel configuration ready callback in non-blocking mode.
+  * @param hadc ADC handle
+  * @retval None
+  */
+__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hadc);
+
+  /* NOTE : This function should not be modified. When the callback is needed,
+            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
+  */
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @brief  Disable ADC voltage regulator.
+  * @note   Disabling voltage regulator allows to save power. This operation can
+  *         be carried out only when ADC is disabled.
+  * @note   To enable again the voltage regulator, the user is expected to
+  *         resort to HAL_ADC_Init() API.
+  * @param hadc ADC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADCEx_DisableVoltageRegulator(ADC_HandleTypeDef *hadc)
+{
+  HAL_StatusTypeDef tmp_hal_status;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+
+  /* Setting of this feature is conditioned to ADC state: ADC must be ADC disabled */
+  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
+  {
+    LL_ADC_DisableInternalRegulator(hadc->Instance);
+    tmp_hal_status = HAL_OK;
+  }
+  else
+  {
+    tmp_hal_status = HAL_ERROR;
+  }
+
+  return tmp_hal_status;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_ADC_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cec.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cec.c
new file mode 100644
index 0000000..74e6728
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cec.c
@@ -0,0 +1,997 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_cec.c
+  * @author  MCD Application Team
+  * @brief   CEC HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the High Definition Multimedia Interface
+  *          Consumer Electronics Control Peripheral (CEC).
+  *           + Initialization and de-initialization function
+  *           + IO operation function
+  *           + Peripheral Control function
+  *
+  *
+  @verbatim
+ ===============================================================================
+                        ##### How to use this driver #####
+ ===============================================================================
+    [..]
+    The CEC HAL driver can be used as follow:
+
+    (#) Declare a CEC_HandleTypeDef handle structure.
+    (#) Initialize the CEC low level resources by implementing the HAL_CEC_MspInit ()API:
+        (##) Enable the CEC interface clock.
+        (##) CEC pins configuration:
+            (+++) Enable the clock for the CEC GPIOs.
+            (+++) Configure these CEC pins as alternate function pull-up.
+        (##) NVIC configuration if you need to use interrupt process (HAL_CEC_Transmit_IT()
+             and HAL_CEC_Receive_IT() APIs):
+            (+++) Configure the CEC interrupt priority.
+            (+++) Enable the NVIC CEC IRQ handle.
+            (+++) The specific CEC interrupts (Transmission complete interrupt,
+                  RXNE interrupt and Error Interrupts) will be managed using the macros
+                  __HAL_CEC_ENABLE_IT() and __HAL_CEC_DISABLE_IT() inside the transmit
+                  and receive process.
+
+    (#) Program the Signal Free Time (SFT) and SFT option, Tolerance, reception stop in
+        in case of Bit Rising Error, Error-Bit generation conditions, device logical
+        address and Listen mode in the hcec Init structure.
+
+    (#) Initialize the CEC registers by calling the HAL_CEC_Init() API.
+
+  [..]
+    (@) This API (HAL_CEC_Init()) configures also the low level Hardware (GPIO, CLOCK, CORTEX...etc)
+        by calling the customed HAL_CEC_MspInit() API.
+  *** Callback registration ***
+  =============================================
+
+  The compilation define  USE_HAL_CEC_REGISTER_CALLBACKS when set to 1
+  allows the user to configure dynamically the driver callbacks.
+  Use Functions @ref HAL_CEC_RegisterCallback() or HAL_CEC_RegisterXXXCallback()
+  to register an interrupt callback.
+
+  Function @ref HAL_CEC_RegisterCallback() allows to register following callbacks:
+    (+) TxCpltCallback     : Tx Transfer completed callback.
+    (+) ErrorCallback      : callback for error detection.
+    (+) MspInitCallback    : CEC MspInit.
+    (+) MspDeInitCallback  : CEC MspDeInit.
+  This function takes as parameters the HAL peripheral handle, the Callback ID
+  and a pointer to the user callback function.
+
+  For specific callback HAL_CEC_RxCpltCallback use dedicated register callbacks
+  @ref HAL_CEC_RegisterRxCpltCallback().
+
+  Use function @ref HAL_CEC_UnRegisterCallback() to reset a callback to the default
+  weak function.
+  @ref HAL_CEC_UnRegisterCallback() takes as parameters the HAL peripheral handle,
+  and the Callback ID.
+  This function allows to reset following callbacks:
+    (+) TxCpltCallback     : Tx Transfer completed callback.
+    (+) ErrorCallback      : callback for error detection.
+    (+) MspInitCallback    : CEC MspInit.
+    (+) MspDeInitCallback  : CEC MspDeInit.
+
+  For callback HAL_CEC_RxCpltCallback use dedicated unregister callback :
+  @ref HAL_CEC_UnRegisterRxCpltCallback().
+
+  By default, after the @ref HAL_CEC_Init() and when the state is HAL_CEC_STATE_RESET
+  all callbacks are set to the corresponding weak functions :
+  examples @ref HAL_CEC_TxCpltCallback() , @ref HAL_CEC_RxCpltCallback().
+  Exception done for MspInit and MspDeInit functions that are
+  reset to the legacy weak function in the @ref HAL_CEC_Init()/ @ref HAL_CEC_DeInit() only when
+  these callbacks are null (not registered beforehand).
+  if not, MspInit or MspDeInit are not null, the @ref HAL_CEC_Init() / @ref HAL_CEC_DeInit()
+  keep and use the user MspInit/MspDeInit functions (registered beforehand)
+
+  Callbacks can be registered/unregistered in HAL_CEC_STATE_READY state only.
+  Exception done MspInit/MspDeInit callbacks that can be registered/unregistered
+  in HAL_CEC_STATE_READY or HAL_CEC_STATE_RESET state,
+  thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit.
+  In that case first register the MspInit/MspDeInit user callbacks
+  using @ref HAL_CEC_RegisterCallback() before calling @ref HAL_CEC_DeInit()
+  or @ref HAL_CEC_Init() function.
+
+  When the compilation define USE_HAL_CEC_REGISTER_CALLBACKS is set to 0 or
+  not defined, the callback registration feature is not available and all callbacks
+  are set to the corresponding weak functions.
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup CEC CEC
+  * @brief HAL CEC module driver
+  * @{
+  */
+#ifdef HAL_CEC_MODULE_ENABLED
+#if defined (CEC)
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @defgroup CEC_Private_Constants CEC Private Constants
+  * @{
+  */
+/**
+  * @}
+  */
+
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/** @defgroup CEC_Private_Functions CEC Private Functions
+  * @{
+  */
+/**
+  * @}
+  */
+
+/* Exported functions ---------------------------------------------------------*/
+
+/** @defgroup CEC_Exported_Functions CEC Exported Functions
+  * @{
+  */
+
+/** @defgroup CEC_Exported_Functions_Group1 Initialization and de-initialization functions
+  *  @brief    Initialization and Configuration functions
+  *
+@verbatim
+===============================================================================
+            ##### Initialization and Configuration functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to initialize the CEC
+      (+) The following parameters need to be configured:
+        (++) SignalFreeTime
+        (++) Tolerance
+        (++) BRERxStop                 (RX stopped or not upon Bit Rising Error)
+        (++) BREErrorBitGen            (Error-Bit generation in case of Bit Rising Error)
+        (++) LBPEErrorBitGen           (Error-Bit generation in case of Long Bit Period Error)
+        (++) BroadcastMsgNoErrorBitGen (Error-bit generation in case of broadcast message error)
+        (++) SignalFreeTimeOption      (SFT Timer start definition)
+        (++) OwnAddress                (CEC device address)
+        (++) ListenMode
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief Initializes the CEC mode according to the specified
+  *         parameters in the CEC_InitTypeDef and creates the associated handle .
+  * @param hcec CEC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CEC_Init(CEC_HandleTypeDef *hcec)
+{
+  /* Check the CEC handle allocation */
+  if ((hcec == NULL) || (hcec->Init.RxBuffer == NULL))
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_CEC_ALL_INSTANCE(hcec->Instance));
+  assert_param(IS_CEC_SIGNALFREETIME(hcec->Init.SignalFreeTime));
+  assert_param(IS_CEC_TOLERANCE(hcec->Init.Tolerance));
+  assert_param(IS_CEC_BRERXSTOP(hcec->Init.BRERxStop));
+  assert_param(IS_CEC_BREERRORBITGEN(hcec->Init.BREErrorBitGen));
+  assert_param(IS_CEC_LBPEERRORBITGEN(hcec->Init.LBPEErrorBitGen));
+  assert_param(IS_CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION(hcec->Init.BroadcastMsgNoErrorBitGen));
+  assert_param(IS_CEC_SFTOP(hcec->Init.SignalFreeTimeOption));
+  assert_param(IS_CEC_LISTENING_MODE(hcec->Init.ListenMode));
+  assert_param(IS_CEC_OWN_ADDRESS(hcec->Init.OwnAddress));
+
+#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1)
+  if (hcec->gState == HAL_CEC_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    hcec->Lock = HAL_UNLOCKED;
+
+    hcec->TxCpltCallback  = HAL_CEC_TxCpltCallback;  /* Legacy weak TxCpltCallback  */
+    hcec->RxCpltCallback = HAL_CEC_RxCpltCallback;   /* Legacy weak RxCpltCallback */
+    hcec->ErrorCallback = HAL_CEC_ErrorCallback;     /* Legacy weak ErrorCallback */
+
+    if (hcec->MspInitCallback == NULL)
+    {
+      hcec->MspInitCallback = HAL_CEC_MspInit; /* Legacy weak MspInit  */
+    }
+
+    /* Init the low level hardware */
+    hcec->MspInitCallback(hcec);
+  }
+#else
+  if (hcec->gState == HAL_CEC_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    hcec->Lock = HAL_UNLOCKED;
+    /* Init the low level hardware : GPIO, CLOCK */
+    HAL_CEC_MspInit(hcec);
+  }
+#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
+
+  hcec->gState = HAL_CEC_STATE_BUSY;
+
+  /* Disable the Peripheral */
+  __HAL_CEC_DISABLE(hcec);
+
+  /* Write to CEC Control Register */
+  hcec->Instance->CFGR = hcec->Init.SignalFreeTime | hcec->Init.Tolerance | hcec->Init.BRERxStop | \
+                         hcec->Init.BREErrorBitGen | hcec->Init.LBPEErrorBitGen | hcec->Init.BroadcastMsgNoErrorBitGen | \
+                         hcec->Init.SignalFreeTimeOption | ((uint32_t)(hcec->Init.OwnAddress) << 16U) | \
+                         hcec->Init.ListenMode;
+
+  /* Enable the following CEC Transmission/Reception interrupts as
+    * well as the following CEC Transmission/Reception Errors interrupts
+    * Rx Byte Received IT
+    * End of Reception IT
+    * Rx overrun
+    * Rx bit rising error
+    * Rx short bit period error
+    * Rx long bit period error
+    * Rx missing acknowledge
+    * Tx Byte Request IT
+    * End of Transmission IT
+    * Tx Missing Acknowledge IT
+    * Tx-Error IT
+    * Tx-Buffer Underrun IT
+    * Tx arbitration lost   */
+  __HAL_CEC_ENABLE_IT(hcec, CEC_IT_RXBR | CEC_IT_RXEND | CEC_IER_RX_ALL_ERR | CEC_IT_TXBR | CEC_IT_TXEND |
+                      CEC_IER_TX_ALL_ERR);
+
+  /* Enable the CEC Peripheral */
+  __HAL_CEC_ENABLE(hcec);
+
+  hcec->ErrorCode = HAL_CEC_ERROR_NONE;
+  hcec->gState = HAL_CEC_STATE_READY;
+  hcec->RxState = HAL_CEC_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief DeInitializes the CEC peripheral
+  * @param hcec CEC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CEC_DeInit(CEC_HandleTypeDef *hcec)
+{
+  /* Check the CEC handle allocation */
+  if (hcec == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_CEC_ALL_INSTANCE(hcec->Instance));
+
+  hcec->gState = HAL_CEC_STATE_BUSY;
+
+#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1)
+  if (hcec->MspDeInitCallback == NULL)
+  {
+    hcec->MspDeInitCallback = HAL_CEC_MspDeInit; /* Legacy weak MspDeInit  */
+  }
+
+  /* DeInit the low level hardware */
+  hcec->MspDeInitCallback(hcec);
+
+#else
+  /* DeInit the low level hardware */
+  HAL_CEC_MspDeInit(hcec);
+#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
+
+  /* Disable the Peripheral */
+  __HAL_CEC_DISABLE(hcec);
+
+  /* Clear Flags */
+  __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_TXEND | CEC_FLAG_TXBR | CEC_FLAG_RXBR | CEC_FLAG_RXEND | CEC_ISR_ALL_ERROR);
+
+  /* Disable the following CEC Transmission/Reception interrupts as
+    * well as the following CEC Transmission/Reception Errors interrupts
+    * Rx Byte Received IT
+    * End of Reception IT
+    * Rx overrun
+    * Rx bit rising error
+    * Rx short bit period error
+    * Rx long bit period error
+    * Rx missing acknowledge
+    * Tx Byte Request IT
+    * End of Transmission IT
+    * Tx Missing Acknowledge IT
+    * Tx-Error IT
+    * Tx-Buffer Underrun IT
+    * Tx arbitration lost   */
+  __HAL_CEC_DISABLE_IT(hcec, CEC_IT_RXBR | CEC_IT_RXEND | CEC_IER_RX_ALL_ERR | CEC_IT_TXBR | CEC_IT_TXEND |
+                       CEC_IER_TX_ALL_ERR);
+
+  hcec->ErrorCode = HAL_CEC_ERROR_NONE;
+  hcec->gState = HAL_CEC_STATE_RESET;
+  hcec->RxState = HAL_CEC_STATE_RESET;
+
+  /* Process Unlock */
+  __HAL_UNLOCK(hcec);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Initializes the Own Address of the CEC device
+  * @param hcec CEC handle
+  * @param  CEC_OwnAddress The CEC own address.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CEC_SetDeviceAddress(CEC_HandleTypeDef *hcec, uint16_t CEC_OwnAddress)
+{
+  /* Check the parameters */
+  assert_param(IS_CEC_OWN_ADDRESS(CEC_OwnAddress));
+
+  if ((hcec->gState == HAL_CEC_STATE_READY) && (hcec->RxState == HAL_CEC_STATE_READY))
+  {
+    /* Process Locked */
+    __HAL_LOCK(hcec);
+
+    hcec->gState = HAL_CEC_STATE_BUSY;
+
+    /* Disable the Peripheral */
+    __HAL_CEC_DISABLE(hcec);
+
+    if (CEC_OwnAddress != CEC_OWN_ADDRESS_NONE)
+    {
+      hcec->Instance->CFGR |= ((uint32_t)CEC_OwnAddress << 16);
+    }
+    else
+    {
+      hcec->Instance->CFGR &= ~(CEC_CFGR_OAR);
+    }
+
+    hcec->gState = HAL_CEC_STATE_READY;
+    hcec->ErrorCode = HAL_CEC_ERROR_NONE;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hcec);
+
+    /* Enable the Peripheral */
+    __HAL_CEC_ENABLE(hcec);
+
+    return  HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief CEC MSP Init
+  * @param hcec CEC handle
+  * @retval None
+  */
+__weak void HAL_CEC_MspInit(CEC_HandleTypeDef *hcec)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hcec);
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_CEC_MspInit can be implemented in the user file
+   */
+}
+
+/**
+  * @brief CEC MSP DeInit
+  * @param hcec CEC handle
+  * @retval None
+  */
+__weak void HAL_CEC_MspDeInit(CEC_HandleTypeDef *hcec)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hcec);
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_CEC_MspDeInit can be implemented in the user file
+   */
+}
+#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Register a User CEC Callback
+  *         To be used instead of the weak predefined callback
+  * @param  hcec CEC handle
+  * @param  CallbackID ID of the callback to be registered
+  *         This parameter can be one of the following values:
+  *          @arg @ref HAL_CEC_TX_CPLT_CB_ID Tx Complete callback ID
+  *          @arg @ref HAL_CEC_ERROR_CB_ID Error callback ID
+  *          @arg @ref HAL_CEC_MSPINIT_CB_ID MspInit callback ID
+  *          @arg @ref HAL_CEC_MSPDEINIT_CB_ID MspDeInit callback ID
+  * @param  pCallback pointer to the Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CEC_RegisterCallback(CEC_HandleTypeDef *hcec, HAL_CEC_CallbackIDTypeDef CallbackID,
+                                           pCEC_CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hcec->ErrorCode |= HAL_CEC_ERROR_INVALID_CALLBACK;
+    return HAL_ERROR;
+  }
+  /* Process locked */
+  __HAL_LOCK(hcec);
+
+  if (hcec->gState == HAL_CEC_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case HAL_CEC_TX_CPLT_CB_ID :
+        hcec->TxCpltCallback = pCallback;
+        break;
+
+      case HAL_CEC_ERROR_CB_ID :
+        hcec->ErrorCallback = pCallback;
+        break;
+
+      case HAL_CEC_MSPINIT_CB_ID :
+        hcec->MspInitCallback = pCallback;
+        break;
+
+      case HAL_CEC_MSPDEINIT_CB_ID :
+        hcec->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hcec->ErrorCode |= HAL_CEC_ERROR_INVALID_CALLBACK;
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (hcec->gState == HAL_CEC_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_CEC_MSPINIT_CB_ID :
+        hcec->MspInitCallback = pCallback;
+        break;
+
+      case HAL_CEC_MSPDEINIT_CB_ID :
+        hcec->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hcec->ErrorCode |= HAL_CEC_ERROR_INVALID_CALLBACK;
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hcec->ErrorCode |= HAL_CEC_ERROR_INVALID_CALLBACK;
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hcec);
+
+  return status;
+}
+
+/**
+  * @brief  Unregister an CEC Callback
+  *         CEC callabck is redirected to the weak predefined callback
+  * @param hcec uart handle
+  * @param CallbackID ID of the callback to be unregistered
+  *         This parameter can be one of the following values:
+  *          @arg @ref HAL_CEC_TX_CPLT_CB_ID Tx Complete callback ID
+  *          @arg @ref HAL_CEC_ERROR_CB_ID Error callback ID
+  *          @arg @ref HAL_CEC_MSPINIT_CB_ID MspInit callback ID
+  *          @arg @ref HAL_CEC_MSPDEINIT_CB_ID MspDeInit callback ID
+  * @retval status
+  */
+HAL_StatusTypeDef HAL_CEC_UnRegisterCallback(CEC_HandleTypeDef *hcec, HAL_CEC_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hcec);
+
+  if (hcec->gState == HAL_CEC_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case HAL_CEC_TX_CPLT_CB_ID :
+        hcec->TxCpltCallback = HAL_CEC_TxCpltCallback;  /* Legacy weak  TxCpltCallback */
+        break;
+
+      case HAL_CEC_ERROR_CB_ID :
+        hcec->ErrorCallback = HAL_CEC_ErrorCallback;  /* Legacy weak ErrorCallback   */
+        break;
+
+      case HAL_CEC_MSPINIT_CB_ID :
+        hcec->MspInitCallback = HAL_CEC_MspInit;
+        break;
+
+      case HAL_CEC_MSPDEINIT_CB_ID :
+        hcec->MspDeInitCallback = HAL_CEC_MspDeInit;
+        break;
+
+      default :
+        /* Update the error code */
+        hcec->ErrorCode |= HAL_CEC_ERROR_INVALID_CALLBACK;
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (hcec->gState == HAL_CEC_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_CEC_MSPINIT_CB_ID :
+        hcec->MspInitCallback = HAL_CEC_MspInit;
+        break;
+
+      case HAL_CEC_MSPDEINIT_CB_ID :
+        hcec->MspDeInitCallback = HAL_CEC_MspDeInit;
+        break;
+
+      default :
+        /* Update the error code */
+        hcec->ErrorCode |= HAL_CEC_ERROR_INVALID_CALLBACK;
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hcec->ErrorCode |= HAL_CEC_ERROR_INVALID_CALLBACK;
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hcec);
+
+  return status;
+}
+
+/**
+  * @brief  Register CEC RX complete Callback
+  *         To be used instead of the weak HAL_CEC_RxCpltCallback() predefined callback
+  * @param  hcec CEC handle
+  * @param  pCallback pointer to the Rx transfer compelete Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CEC_RegisterRxCpltCallback(CEC_HandleTypeDef *hcec, pCEC_RxCallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hcec->ErrorCode |= HAL_CEC_ERROR_INVALID_CALLBACK;
+    return HAL_ERROR;
+  }
+  /* Process locked */
+  __HAL_LOCK(hcec);
+
+  if (HAL_CEC_STATE_READY == hcec->RxState)
+  {
+    hcec->RxCpltCallback = pCallback;
+  }
+  else
+  {
+    /* Update the error code */
+    hcec->ErrorCode |= HAL_CEC_ERROR_INVALID_CALLBACK;
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hcec);
+  return status;
+}
+
+/**
+  * @brief  UnRegister CEC RX complete Callback
+  *         CEC RX complete Callback is redirected to the weak HAL_CEC_RxCpltCallback() predefined callback
+  * @param  hcec CEC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CEC_UnRegisterRxCpltCallback(CEC_HandleTypeDef *hcec)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hcec);
+
+  if (HAL_CEC_STATE_READY == hcec->RxState)
+  {
+    hcec->RxCpltCallback = HAL_CEC_RxCpltCallback; /* Legacy weak  CEC RxCpltCallback  */
+  }
+  else
+  {
+    /* Update the error code */
+    hcec->ErrorCode |= HAL_CEC_ERROR_INVALID_CALLBACK;
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hcec);
+  return status;
+}
+#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @defgroup CEC_Exported_Functions_Group2 Input and Output operation functions
+  *  @brief CEC Transmit/Receive functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### IO operation functions #####
+ ===============================================================================
+    This subsection provides a set of functions allowing to manage the CEC data transfers.
+
+    (#) The CEC handle must contain the initiator (TX side) and the destination (RX side)
+        logical addresses (4-bit long addresses, 0xF for broadcast messages destination)
+
+    (#) The communication is performed using Interrupts.
+           These API's return the HAL status.
+           The end of the data processing will be indicated through the
+           dedicated CEC IRQ when using Interrupt mode.
+           The HAL_CEC_TxCpltCallback(), HAL_CEC_RxCpltCallback() user callbacks
+           will be executed respectively at the end of the transmit or Receive process
+           The HAL_CEC_ErrorCallback() user callback will be executed when a communication
+           error is detected
+
+    (#) API's with Interrupt are :
+         (+) HAL_CEC_Transmit_IT()
+         (+) HAL_CEC_IRQHandler()
+
+    (#) A set of User Callbacks are provided:
+         (+) HAL_CEC_TxCpltCallback()
+         (+) HAL_CEC_RxCpltCallback()
+         (+) HAL_CEC_ErrorCallback()
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief Send data in interrupt mode
+  * @param hcec CEC handle
+  * @param InitiatorAddress Initiator address
+  * @param DestinationAddress destination logical address
+  * @param pData pointer to input byte data buffer
+  * @param Size amount of data to be sent in bytes (without counting the header).
+  *              0 means only the header is sent (ping operation).
+  *              Maximum TX size is 15 bytes (1 opcode and up to 14 operands).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CEC_Transmit_IT(CEC_HandleTypeDef *hcec, uint8_t InitiatorAddress, uint8_t DestinationAddress,
+                                      uint8_t *pData, uint32_t Size)
+{
+  /* if the peripheral isn't already busy and if there is no previous transmission
+     already pending due to arbitration lost */
+  if (hcec->gState == HAL_CEC_STATE_READY)
+  {
+    if ((pData == NULL) && (Size > 0U))
+    {
+      return  HAL_ERROR;
+    }
+
+    assert_param(IS_CEC_ADDRESS(DestinationAddress));
+    assert_param(IS_CEC_ADDRESS(InitiatorAddress));
+    assert_param(IS_CEC_MSGSIZE(Size));
+
+    /* Process Locked */
+    __HAL_LOCK(hcec);
+    hcec->pTxBuffPtr = pData;
+    hcec->gState = HAL_CEC_STATE_BUSY_TX;
+    hcec->ErrorCode = HAL_CEC_ERROR_NONE;
+
+    /* initialize the number of bytes to send,
+      * 0 means only one header is sent (ping operation) */
+    hcec->TxXferCount = (uint16_t)Size;
+
+    /* in case of no payload (Size = 0), sender is only pinging the system;
+       Set TX End of Message (TXEOM) bit, must be set before writing data to TXDR */
+    if (Size == 0U)
+    {
+      __HAL_CEC_LAST_BYTE_TX_SET(hcec);
+    }
+
+    /* send header block */
+    hcec->Instance->TXDR = (uint32_t)(((uint32_t)InitiatorAddress << CEC_INITIATOR_LSB_POS) | DestinationAddress);
+
+    /* Set TX Start of Message  (TXSOM) bit */
+    __HAL_CEC_FIRST_BYTE_TX_SET(hcec);
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hcec);
+
+    return HAL_OK;
+
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Get size of the received frame.
+  * @param hcec CEC handle
+  * @retval Frame size
+  */
+uint32_t HAL_CEC_GetLastReceivedFrameSize(CEC_HandleTypeDef *hcec)
+{
+  return hcec->RxXferSize;
+}
+
+/**
+  * @brief Change Rx Buffer.
+  * @param hcec CEC handle
+  * @param Rxbuffer Rx Buffer
+  * @note  This function can be called only inside the HAL_CEC_RxCpltCallback()
+  * @retval Frame size
+  */
+void HAL_CEC_ChangeRxBuffer(CEC_HandleTypeDef *hcec, uint8_t *Rxbuffer)
+{
+  hcec->Init.RxBuffer = Rxbuffer;
+}
+
+/**
+  * @brief This function handles CEC interrupt requests.
+  * @param hcec CEC handle
+  * @retval None
+  */
+void HAL_CEC_IRQHandler(CEC_HandleTypeDef *hcec)
+{
+
+  /* save interrupts register for further error or interrupts handling purposes */
+  uint32_t reg;
+  reg = hcec->Instance->ISR;
+
+
+  /* ----------------------------Arbitration Lost Management----------------------------------*/
+  /* CEC TX arbitration error interrupt occurred --------------------------------------*/
+  if ((reg & CEC_FLAG_ARBLST) != 0U)
+  {
+    hcec->ErrorCode = HAL_CEC_ERROR_ARBLST;
+    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_ARBLST);
+  }
+
+  /* ----------------------------Rx Management----------------------------------*/
+  /* CEC RX byte received interrupt  ---------------------------------------------------*/
+  if ((reg & CEC_FLAG_RXBR) != 0U)
+  {
+    /* reception is starting */
+    hcec->RxState = HAL_CEC_STATE_BUSY_RX;
+    hcec->RxXferSize++;
+    /* read received byte */
+    *hcec->Init.RxBuffer = (uint8_t) hcec->Instance->RXDR;
+    hcec->Init.RxBuffer++;
+    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_RXBR);
+  }
+
+  /* CEC RX end received interrupt  ---------------------------------------------------*/
+  if ((reg & CEC_FLAG_RXEND) != 0U)
+  {
+    /* clear IT */
+    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_RXEND);
+
+    /* Rx process is completed, restore hcec->RxState to Ready */
+    hcec->RxState = HAL_CEC_STATE_READY;
+    hcec->ErrorCode = HAL_CEC_ERROR_NONE;
+    hcec->Init.RxBuffer -= hcec->RxXferSize;
+#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
+    hcec->RxCpltCallback(hcec, hcec->RxXferSize);
+#else
+    HAL_CEC_RxCpltCallback(hcec, hcec->RxXferSize);
+#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
+    hcec->RxXferSize = 0U;
+  }
+
+  /* ----------------------------Tx Management----------------------------------*/
+  /* CEC TX byte request interrupt ------------------------------------------------*/
+  if ((reg & CEC_FLAG_TXBR) != 0U)
+  {
+    --hcec->TxXferCount;
+    if (hcec->TxXferCount == 0U)
+    {
+      /* if this is the last byte transmission, set TX End of Message (TXEOM) bit */
+      __HAL_CEC_LAST_BYTE_TX_SET(hcec);
+    }
+    /* In all cases transmit the byte */
+    hcec->Instance->TXDR = *hcec->pTxBuffPtr;
+    hcec->pTxBuffPtr++;
+    /* clear Tx-Byte request flag */
+    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_TXBR);
+  }
+
+  /* CEC TX end interrupt ------------------------------------------------*/
+  if ((reg & CEC_FLAG_TXEND) != 0U)
+  {
+    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_TXEND);
+
+    /* Tx process is ended, restore hcec->gState to Ready */
+    hcec->gState = HAL_CEC_STATE_READY;
+    /* Call the Process Unlocked before calling the Tx call back API to give the possibility to
+    start again the Transmission under the Tx call back API */
+    __HAL_UNLOCK(hcec);
+    hcec->ErrorCode = HAL_CEC_ERROR_NONE;
+#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
+    hcec->TxCpltCallback(hcec);
+#else
+    HAL_CEC_TxCpltCallback(hcec);
+#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
+  }
+
+  /* ----------------------------Rx/Tx Error Management----------------------------------*/
+  if ((reg & (CEC_ISR_RXOVR | CEC_ISR_BRE | CEC_ISR_SBPE | CEC_ISR_LBPE | CEC_ISR_RXACKE | CEC_ISR_TXUDR | CEC_ISR_TXERR |
+              CEC_ISR_TXACKE)) != 0U)
+  {
+    hcec->ErrorCode = reg;
+    __HAL_CEC_CLEAR_FLAG(hcec, HAL_CEC_ERROR_RXOVR | HAL_CEC_ERROR_BRE | CEC_FLAG_LBPE | CEC_FLAG_SBPE |
+                         HAL_CEC_ERROR_RXACKE | HAL_CEC_ERROR_TXUDR | HAL_CEC_ERROR_TXERR | HAL_CEC_ERROR_TXACKE);
+
+
+    if ((reg & (CEC_ISR_RXOVR | CEC_ISR_BRE | CEC_ISR_SBPE | CEC_ISR_LBPE | CEC_ISR_RXACKE)) != 0U)
+    {
+      hcec->Init.RxBuffer -= hcec->RxXferSize;
+      hcec->RxXferSize = 0U;
+      hcec->RxState = HAL_CEC_STATE_READY;
+    }
+    else if (((reg & CEC_ISR_ARBLST) == 0U) && ((reg & (CEC_ISR_TXUDR | CEC_ISR_TXERR | CEC_ISR_TXACKE)) != 0U))
+    {
+      /* Set the CEC state ready to be able to start again the process */
+      hcec->gState = HAL_CEC_STATE_READY;
+    }
+    else
+    {
+      /* Nothing todo*/
+    }
+#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
+    hcec->ErrorCallback(hcec);
+#else
+    /* Error  Call Back */
+    HAL_CEC_ErrorCallback(hcec);
+#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
+  }
+  else
+  {
+    /* Nothing todo*/
+  }
+}
+
+/**
+  * @brief Tx Transfer completed callback
+  * @param hcec CEC handle
+  * @retval None
+  */
+__weak void HAL_CEC_TxCpltCallback(CEC_HandleTypeDef *hcec)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hcec);
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_CEC_TxCpltCallback can be implemented in the user file
+   */
+}
+
+/**
+  * @brief Rx Transfer completed callback
+  * @param hcec CEC handle
+  * @param RxFrameSize Size of frame
+  * @retval None
+  */
+__weak void HAL_CEC_RxCpltCallback(CEC_HandleTypeDef *hcec, uint32_t RxFrameSize)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hcec);
+  UNUSED(RxFrameSize);
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_CEC_RxCpltCallback can be implemented in the user file
+   */
+}
+
+/**
+  * @brief CEC error callbacks
+  * @param hcec CEC handle
+  * @retval None
+  */
+__weak void HAL_CEC_ErrorCallback(CEC_HandleTypeDef *hcec)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hcec);
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_CEC_ErrorCallback can be implemented in the user file
+   */
+}
+/**
+  * @}
+  */
+
+/** @defgroup CEC_Exported_Functions_Group3 Peripheral Control function
+  *  @brief   CEC control functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### Peripheral Control function #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to control the CEC.
+     (+) HAL_CEC_GetState() API can be helpful to check in run-time the state of the CEC peripheral.
+     (+) HAL_CEC_GetError() API can be helpful to check in run-time the error of the CEC peripheral.
+@endverbatim
+  * @{
+  */
+/**
+  * @brief return the CEC state
+  * @param hcec pointer to a CEC_HandleTypeDef structure that contains
+  *              the configuration information for the specified CEC module.
+  * @retval HAL state
+  */
+HAL_CEC_StateTypeDef HAL_CEC_GetState(CEC_HandleTypeDef *hcec)
+{
+  uint32_t temp1, temp2;
+  temp1 = hcec->gState;
+  temp2 = hcec->RxState;
+
+  return (HAL_CEC_StateTypeDef)(temp1 | temp2);
+}
+
+/**
+  * @brief  Return the CEC error code
+  * @param  hcec  pointer to a CEC_HandleTypeDef structure that contains
+  *              the configuration information for the specified CEC.
+  * @retval CEC Error Code
+  */
+uint32_t HAL_CEC_GetError(CEC_HandleTypeDef *hcec)
+{
+  return hcec->ErrorCode;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+#endif /* CEC */
+#endif /* HAL_CEC_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_comp.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_comp.c
new file mode 100644
index 0000000..84b73f5
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_comp.c
@@ -0,0 +1,1156 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_comp.c
+  * @author  MCD Application Team
+  * @brief   COMP HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the COMP peripheral:
+  *           + Initialization and de-initialization functions
+  *           + Start/Stop operation functions in polling mode
+  *           + Start/Stop operation functions in interrupt mode (through EXTI interrupt)
+  *           + Peripheral control functions
+  *           + Peripheral state functions
+  *
+  @verbatim
+================================================================================
+          ##### COMP Peripheral features #####
+================================================================================
+
+  [..]
+      The STM32G0xx device family integrates two analog comparators instances:
+      COMP1, COMP2.
+      (#) Comparators input minus (inverting input) and input plus (non inverting input)
+          can be set to internal references or to GPIO pins
+          (refer to GPIO list in reference manual).
+
+      (#) Comparators output level is available using HAL_COMP_GetOutputLevel()
+          and can be redirected to other peripherals: GPIO pins (in mode
+          alternate functions for comparator), timers.
+          (refer to GPIO list in reference manual).
+
+      (#) The comparators have interrupt capability through the EXTI controller
+          with wake-up from sleep and stop modes.
+
+      (#) Pairs of comparators instances can be combined in window mode
+          (2 consecutive instances odd and even COMP<x> and COMP<x+1>).
+
+          From the corresponding IRQ handler, the right interrupt source can be retrieved
+          using macro __HAL_COMP_COMPx_EXTI_GET_FLAG().
+
+            ##### How to use this driver #####
+================================================================================
+  [..]
+      This driver provides functions to configure and program the comparator instances
+      of STM32G0xx devices.
+
+      To use the comparator, perform the following steps:
+
+      (#)  Initialize the COMP low level resources by implementing the HAL_COMP_MspInit():
+      (++) Configure the GPIO connected to comparator inputs plus and minus in analog mode
+           using HAL_GPIO_Init().
+      (++) If needed, configure the GPIO connected to comparator output in alternate function mode
+           using HAL_GPIO_Init().
+      (++) If required enable the COMP interrupt by configuring and enabling EXTI line in Interrupt mode and
+           selecting the desired sensitivity level using HAL_GPIO_Init() function. After that enable the comparator
+           interrupt vector using HAL_NVIC_EnableIRQ() function.
+
+      (#) Configure the comparator using HAL_COMP_Init() function:
+      (++) Select the input minus (inverting input)
+      (++) Select the input plus (non-inverting input)
+      (++) Select the hysteresis
+      (++) Select the blanking source
+      (++) Select the output polarity
+      (++) Select the power mode
+      (++) Select the window mode
+
+      -@@- HAL_COMP_Init() calls internally __HAL_RCC_SYSCFG_CLK_ENABLE()
+          to enable internal control clock of the comparators.
+          However, this is a legacy strategy. In future STM32 families,
+          COMP clock enable must be implemented by user in "HAL_COMP_MspInit()".
+          Therefore, for compatibility anticipation, it is recommended to
+          implement __HAL_RCC_SYSCFG_CLK_ENABLE() in "HAL_COMP_MspInit()".
+
+      (#) Reconfiguration on-the-fly of comparator can be done by calling again
+          function HAL_COMP_Init() with new input structure parameters values.
+
+      (#) Enable the comparator using HAL_COMP_Start() function.
+
+      (#) Use HAL_COMP_TriggerCallback() or HAL_COMP_GetOutputLevel() functions
+          to manage comparator outputs (events and output level).
+
+      (#) Disable the comparator using HAL_COMP_Stop() function.
+
+      (#) De-initialize the comparator using HAL_COMP_DeInit() function.
+
+      (#) For safety purpose, comparator configuration can be locked using HAL_COMP_Lock() function.
+          The only way to unlock the comparator is a device hardware reset.
+
+    *** Callback registration ***
+    =============================================
+    [..]
+
+     The compilation flag USE_HAL_COMP_REGISTER_CALLBACKS, when set to 1,
+     allows the user to configure dynamically the driver callbacks.
+     Use Functions HAL_COMP_RegisterCallback()
+     to register an interrupt callback.
+    [..]
+
+     Function HAL_COMP_RegisterCallback() allows to register following callbacks:
+       (+) TriggerCallback       : callback for COMP trigger.
+       (+) MspInitCallback       : callback for Msp Init.
+       (+) MspDeInitCallback     : callback for Msp DeInit.
+     This function takes as parameters the HAL peripheral handle, the Callback ID
+     and a pointer to the user callback function.
+    [..]
+
+     Use function HAL_COMP_UnRegisterCallback to reset a callback to the default
+     weak function.
+    [..]
+
+     HAL_COMP_UnRegisterCallback takes as parameters the HAL peripheral handle,
+     and the Callback ID.
+     This function allows to reset following callbacks:
+       (+) TriggerCallback       : callback for COMP trigger.
+       (+) MspInitCallback       : callback for Msp Init.
+       (+) MspDeInitCallback     : callback for Msp DeInit.
+     [..]
+
+     By default, after the HAL_COMP_Init() and when the state is HAL_COMP_STATE_RESET
+     all callbacks are set to the corresponding weak functions:
+     example HAL_COMP_TriggerCallback().
+     Exception done for MspInit and MspDeInit functions that are
+     reset to the legacy weak functions in the HAL_COMP_Init()/ HAL_COMP_DeInit() only when
+     these callbacks are null (not registered beforehand).
+    [..]
+
+     If MspInit or MspDeInit are not null, the HAL_COMP_Init()/ HAL_COMP_DeInit()
+     keep and use the user MspInit/MspDeInit callbacks (registered beforehand) whatever the state.
+     [..]
+
+     Callbacks can be registered/unregistered in HAL_COMP_STATE_READY state only.
+     Exception done MspInit/MspDeInit functions that can be registered/unregistered
+     in HAL_COMP_STATE_READY or HAL_COMP_STATE_RESET state,
+     thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit.
+    [..]
+
+     Then, the user first registers the MspInit/MspDeInit user callbacks
+     using HAL_COMP_RegisterCallback() before calling HAL_COMP_DeInit()
+     or HAL_COMP_Init() function.
+     [..]
+
+     When the compilation flag USE_HAL_COMP_REGISTER_CALLBACKS is set to 0 or
+     not defined, the callback registration feature is not available and all callbacks
+     are set to the corresponding weak functions.
+
+  @endverbatim
+  ******************************************************************************
+
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+#ifdef HAL_COMP_MODULE_ENABLED
+
+#if defined (COMP1) || defined (COMP2)
+
+/** @defgroup COMP COMP
+  * @brief COMP HAL module driver
+  * @{
+  */
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @addtogroup COMP_Private_Constants
+  * @{
+  */
+
+/* Delay for COMP startup time.                                               */
+/* Note: Delay required to reach propagation delay specification.             */
+/* Literal set to maximum value (refer to device datasheet,                   */
+/* parameter "tSTART").                                                       */
+/* Unit: us                                                                   */
+#define COMP_DELAY_STARTUP_US          (80UL) /*!< Delay for COMP startup time */
+
+/* Delay for COMP voltage scaler stabilization time.                          */
+/* Literal set to maximum value (refer to device datasheet,                   */
+/* parameter "tSTART_SCALER").                                                */
+/* Unit: us                                                                   */
+#define COMP_DELAY_VOLTAGE_SCALER_STAB_US (200UL)  /*!< Delay for COMP voltage scaler stabilization time */
+
+#define COMP_OUTPUT_LEVEL_BITOFFSET_POS    (30UL)
+
+/**
+  * @}
+  */
+
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup COMP_Exported_Functions COMP Exported Functions
+  * @{
+  */
+
+/** @defgroup COMP_Exported_Functions_Group1 Initialization/de-initialization functions
+  *  @brief    Initialization and de-initialization functions.
+  *
+@verbatim
+ ===============================================================================
+              ##### Initialization and de-initialization functions #####
+ ===============================================================================
+    [..]  This section provides functions to initialize and de-initialize comparators
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Initialize the COMP according to the specified
+  *         parameters in the COMP_InitTypeDef and initialize the associated handle.
+  * @note   If the selected comparator is locked, initialization can't be performed.
+  *         To unlock the configuration, perform a system reset.
+  * @param  hcomp  COMP handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
+{
+  uint32_t tmp_csr;
+  uint32_t exti_line;
+  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
+  __IO uint32_t wait_loop_index = 0UL;
+  HAL_StatusTypeDef status = HAL_OK;
+#if defined(COMP3)
+  __IO uint32_t * comp_common_odd;
+  __IO uint32_t * comp_common_even;
+#endif /* COMP3 */
+
+  /* Check the COMP handle allocation and lock status */
+  if(hcomp == NULL)
+  {
+    status = HAL_ERROR;
+  }
+  else if(__HAL_COMP_IS_LOCKED(hcomp))
+  {
+    status = HAL_ERROR;
+  }
+  else
+  {
+    /* Check the parameters */
+    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));
+    assert_param(IS_COMP_INPUT_PLUS(hcomp->Instance, hcomp->Init.InputPlus));
+    assert_param(IS_COMP_INPUT_MINUS(hcomp->Instance, hcomp->Init.InputMinus));
+    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
+    assert_param(IS_COMP_POWERMODE(hcomp->Init.Mode));
+    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
+    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
+    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));
+    assert_param(IS_COMP_WINDOWMODE(hcomp->Instance, hcomp->Init.WindowMode));
+    if(hcomp->Init.WindowMode != COMP_WINDOWMODE_DISABLE)
+    {
+      assert_param(IS_COMP_WINDOWOUTPUT(hcomp->Init.WindowOutput));
+    }
+
+    if(hcomp->State == HAL_COMP_STATE_RESET)
+    {
+      /* Allocate lock resource and initialize it */
+      hcomp->Lock = HAL_UNLOCKED;
+
+      /* Set COMP error code to none */
+      COMP_CLEAR_ERRORCODE(hcomp);
+
+
+#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
+      /* Init the COMP Callback settings */
+      hcomp->TriggerCallback = HAL_COMP_TriggerCallback; /* Legacy weak callback */
+
+      if (hcomp->MspInitCallback == NULL)
+      {
+        hcomp->MspInitCallback = HAL_COMP_MspInit; /* Legacy weak MspInit  */
+      }
+
+      /* Init the low level hardware */
+      /* Note: Internal control clock of the comparators must                 */
+      /*       be enabled in "HAL_COMP_MspInit()"                             */
+      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
+      hcomp->MspInitCallback(hcomp);
+#else
+      /* Init the low level hardware */
+      /* Note: Internal control clock of the comparators must                 */
+      /*       be enabled in "HAL_COMP_MspInit()"                             */
+      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
+      HAL_COMP_MspInit(hcomp);
+#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
+    }
+
+    /* Memorize voltage scaler state before initialization */
+    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0));
+
+    /* Set COMP parameters */
+    tmp_csr = (  hcomp->Init.InputMinus
+               | hcomp->Init.InputPlus
+               | hcomp->Init.BlankingSrce
+               | hcomp->Init.Hysteresis
+               | hcomp->Init.OutputPol
+               | hcomp->Init.Mode
+              );
+
+    /* Set parameters in COMP register */
+    /* Note: Update all bits except read-only, lock and enable bits */
+    MODIFY_REG(hcomp->Instance->CSR,
+               COMP_CSR_PWRMODE  | COMP_CSR_INMSEL   | COMP_CSR_INPSEL  |
+               COMP_CSR_WINMODE  | COMP_CSR_POLARITY | COMP_CSR_HYST    |
+               COMP_CSR_BLANKING                                         ,
+               tmp_csr
+              );
+
+    /* Set window mode */
+    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
+    /*       instances. Therefore, this function can update another COMP      */
+    /*       instance that the one currently selected.                        */
+#if defined(COMP3)
+    if(hcomp->Instance == COMP3)
+    {
+      /* Note: Exception for STM32G0 devices featuring ADC3 instance: in common   */
+      /*       group of COMP2 and COMP3, instances odd and even are inverted.     */
+      /*       Perform switch of parameter selected.                              */
+      comp_common_odd = &(COMP23_COMMON->CSR_EVEN);
+      comp_common_even = &(COMP23_COMMON->CSR_ODD);
+    }
+    else
+    {
+      comp_common_odd = &(COMP12_COMMON->CSR_ODD);
+      comp_common_even = &(COMP12_COMMON->CSR_EVEN);
+    }
+    
+    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
+    {
+      CLEAR_BIT(*comp_common_odd, COMP_CSR_WINMODE);
+      SET_BIT(*comp_common_even, COMP_CSR_WINMODE);
+    }
+    else if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON)
+    {
+      SET_BIT(*comp_common_odd, COMP_CSR_WINMODE);
+      CLEAR_BIT(*comp_common_even, COMP_CSR_WINMODE);
+    }
+    else
+    {
+      CLEAR_BIT(*comp_common_odd, COMP_CSR_WINMODE);
+      CLEAR_BIT(*comp_common_even, COMP_CSR_WINMODE);
+    }
+
+    /* Set window mode output */
+    /* Note: Window mode mode output can also be used when window mode        */
+    /*       is disabled, to use comparators in independent mode with their   */
+    /*       output connected through exclusive-or circuitry.                 */
+    switch (hcomp->Init.WindowOutput)
+    {
+      case COMP_WINDOWOUTPUT_COMP1: /* idem COMP_WINDOWOUTPUT_COMP3 (same literal value) */
+        SET_BIT(*comp_common_odd, COMP_CSR_WINOUT);
+        CLEAR_BIT(*comp_common_even, COMP_CSR_WINOUT);
+        break;
+
+      case COMP_WINDOWOUTPUT_COMP2:
+        CLEAR_BIT(*comp_common_odd, COMP_CSR_WINOUT);
+        SET_BIT(*comp_common_even, COMP_CSR_WINOUT);
+        break;
+
+      case COMP_WINDOWOUTPUT_BOTH:
+        SET_BIT(*comp_common_odd, COMP_CSR_WINOUT);
+        SET_BIT(*comp_common_even, COMP_CSR_WINOUT);
+        break;
+
+      default: /* COMP_WINDOWOUTPUT_EACH_COMP */
+        CLEAR_BIT(*comp_common_odd, COMP_CSR_WINOUT);
+        CLEAR_BIT(*comp_common_even, COMP_CSR_WINOUT);
+        break;
+    }
+#else
+    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
+    {
+      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
+      SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
+    }
+    else if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON)
+    {
+      SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
+      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
+    }
+    else
+    {
+      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
+      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
+    }
+
+    /* Set window mode output */
+    /* Note: Window mode mode output can also be used when window mode        */
+    /*       is disabled, to use comparators in independent mode with their   */
+    /*       output connected through exclusive-or circuitry.                 */
+    switch (hcomp->Init.WindowOutput)
+    {
+      case COMP_WINDOWOUTPUT_COMP1:
+        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
+        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
+        break;
+
+      case COMP_WINDOWOUTPUT_COMP2:
+        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
+        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
+        break;
+
+      case COMP_WINDOWOUTPUT_BOTH:
+        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
+        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
+        break;
+
+      default: /* COMP_WINDOWOUTPUT_EACH_COMP */
+        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
+        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
+        break;
+    }
+#endif /* COMP3 */
+
+    /* Delay for COMP scaler bridge voltage stabilization */
+    /* Apply the delay if voltage scaler bridge is required and not already enabled */
+    if ((READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0)) != 0UL) &&
+        (comp_voltage_scaler_initialized == 0UL)               )
+    {
+      /* Wait loop initialization and execution */
+      /* Note: Variable divided by 2 to compensate partially              */
+      /*       CPU processing cycles, scaling in us split to not          */
+      /*       exceed 32 bits register capacity and handle low frequency. */
+      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
+      while(wait_loop_index != 0UL)
+      {
+        wait_loop_index--;
+      }
+    }
+
+    /* Get the EXTI line corresponding to the selected COMP instance */
+    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
+
+    /* Manage EXTI settings */
+    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
+    {
+      /* Configure EXTI rising edge */
+      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
+      {
+        LL_EXTI_EnableRisingTrig_0_31(exti_line);
+      }
+      else
+      {
+        LL_EXTI_DisableRisingTrig_0_31(exti_line);
+      }
+
+      /* Configure EXTI falling edge */
+      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
+      {
+        LL_EXTI_EnableFallingTrig_0_31(exti_line);
+      }
+      else
+      {
+        LL_EXTI_DisableFallingTrig_0_31(exti_line);
+      }
+
+      /* Clear COMP EXTI pending bit (if any) */
+      LL_EXTI_ClearRisingFlag_0_31(exti_line);
+      LL_EXTI_ClearFallingFlag_0_31(exti_line);
+
+      /* Configure EXTI event mode */
+      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
+      {
+        LL_EXTI_EnableEvent_0_31(exti_line);
+      }
+      else
+      {
+        LL_EXTI_DisableEvent_0_31(exti_line);
+      }
+
+      /* Configure EXTI interrupt mode */
+      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
+      {
+        LL_EXTI_EnableIT_0_31(exti_line);
+      }
+      else
+      {
+        LL_EXTI_DisableIT_0_31(exti_line);
+      }
+    }
+    else
+    {
+      /* Disable EXTI event mode */
+      LL_EXTI_DisableEvent_0_31(exti_line);
+
+      /* Disable EXTI interrupt mode */
+      LL_EXTI_DisableIT_0_31(exti_line);
+    }
+
+    /* Set HAL COMP handle state */
+    /* Note: Transition from state reset to state ready,                      */
+    /*       otherwise (coming from state ready or busy) no state update.     */
+    if (hcomp->State == HAL_COMP_STATE_RESET)
+    {
+      hcomp->State = HAL_COMP_STATE_READY;
+    }
+  }
+
+  return status;
+}
+
+/**
+  * @brief  DeInitialize the COMP peripheral.
+  * @note   Deinitialization cannot be performed if the COMP configuration is locked.
+  *         To unlock the configuration, perform a system reset.
+  * @param  hcomp  COMP handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_COMP_DeInit(COMP_HandleTypeDef *hcomp)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the COMP handle allocation and lock status */
+  if(hcomp == NULL)
+  {
+    status = HAL_ERROR;
+  }
+  else if(__HAL_COMP_IS_LOCKED(hcomp))
+  {
+    status = HAL_ERROR;
+  }
+  else
+  {
+    /* Check the parameter */
+    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));
+
+    /* Set COMP_CSR register to reset value */
+    WRITE_REG(hcomp->Instance->CSR, 0x00000000UL);
+
+#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
+    if (hcomp->MspDeInitCallback == NULL)
+    {
+      hcomp->MspDeInitCallback = HAL_COMP_MspDeInit; /* Legacy weak MspDeInit  */
+    }
+
+    /* DeInit the low level hardware: GPIO, RCC clock, NVIC */
+    hcomp->MspDeInitCallback(hcomp);
+#else
+    /* DeInit the low level hardware: GPIO, RCC clock, NVIC */
+    HAL_COMP_MspDeInit(hcomp);
+#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
+
+    /* Set HAL COMP handle state */
+    hcomp->State = HAL_COMP_STATE_RESET;
+
+    /* Release Lock */
+    __HAL_UNLOCK(hcomp);
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Initialize the COMP MSP.
+  * @param  hcomp  COMP handle
+  * @retval None
+  */
+__weak void HAL_COMP_MspInit(COMP_HandleTypeDef *hcomp)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hcomp);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_COMP_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitialize the COMP MSP.
+  * @param  hcomp  COMP handle
+  * @retval None
+  */
+__weak void HAL_COMP_MspDeInit(COMP_HandleTypeDef *hcomp)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hcomp);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_COMP_MspDeInit could be implemented in the user file
+   */
+}
+
+#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Register a User COMP Callback
+  *         To be used instead of the weak predefined callback
+  * @param  hcomp Pointer to a COMP_HandleTypeDef structure that contains
+  *                the configuration information for the specified COMP.
+  * @param  CallbackID ID of the callback to be registered
+  *         This parameter can be one of the following values:
+  *          @arg @ref HAL_COMP_TRIGGER_CB_ID Trigger callback ID
+  *          @arg @ref HAL_COMP_MSPINIT_CB_ID MspInit callback ID
+  *          @arg @ref HAL_COMP_MSPDEINIT_CB_ID MspDeInit callback ID
+  * @param  pCallback pointer to the Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_COMP_RegisterCallback(COMP_HandleTypeDef *hcomp, HAL_COMP_CallbackIDTypeDef CallbackID, pCOMP_CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hcomp->ErrorCode |= HAL_COMP_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+
+  if (HAL_COMP_STATE_READY == hcomp->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_COMP_TRIGGER_CB_ID :
+        hcomp->TriggerCallback = pCallback;
+        break;
+
+      case HAL_COMP_MSPINIT_CB_ID :
+        hcomp->MspInitCallback = pCallback;
+        break;
+
+      case HAL_COMP_MSPDEINIT_CB_ID :
+        hcomp->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hcomp->ErrorCode |= HAL_COMP_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status = HAL_ERROR;
+        break;
+    }
+  }
+  else if (HAL_COMP_STATE_RESET == hcomp->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_COMP_MSPINIT_CB_ID :
+        hcomp->MspInitCallback = pCallback;
+        break;
+
+      case HAL_COMP_MSPDEINIT_CB_ID :
+        hcomp->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hcomp->ErrorCode |= HAL_COMP_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status = HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hcomp->ErrorCode |= HAL_COMP_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Unregister a COMP Callback
+  *         COMP callback is redirected to the weak predefined callback
+  * @param  hcomp Pointer to a COMP_HandleTypeDef structure that contains
+  *                the configuration information for the specified COMP.
+  * @param  CallbackID ID of the callback to be unregistered
+  *         This parameter can be one of the following values:
+  *          @arg @ref HAL_COMP_TRIGGER_CB_ID Trigger callback ID
+  *          @arg @ref HAL_COMP_MSPINIT_CB_ID MspInit callback ID
+  *          @arg @ref HAL_COMP_MSPDEINIT_CB_ID MspDeInit callback ID
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_COMP_UnRegisterCallback(COMP_HandleTypeDef *hcomp, HAL_COMP_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (HAL_COMP_STATE_READY == hcomp->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_COMP_TRIGGER_CB_ID :
+        hcomp->TriggerCallback = HAL_COMP_TriggerCallback;         /* Legacy weak callback */
+        break;
+
+      case HAL_COMP_MSPINIT_CB_ID :
+        hcomp->MspInitCallback = HAL_COMP_MspInit;                 /* Legacy weak MspInit */
+        break;
+
+      case HAL_COMP_MSPDEINIT_CB_ID :
+        hcomp->MspDeInitCallback = HAL_COMP_MspDeInit;             /* Legacy weak MspDeInit */
+        break;
+
+      default :
+        /* Update the error code */
+        hcomp->ErrorCode |= HAL_COMP_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (HAL_COMP_STATE_RESET == hcomp->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_COMP_MSPINIT_CB_ID :
+        hcomp->MspInitCallback = HAL_COMP_MspInit;                 /* Legacy weak MspInit */
+        break;
+
+      case HAL_COMP_MSPDEINIT_CB_ID :
+        hcomp->MspDeInitCallback = HAL_COMP_MspDeInit;             /* Legacy weak MspDeInit */
+        break;
+
+      default :
+        /* Update the error code */
+        hcomp->ErrorCode |= HAL_COMP_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hcomp->ErrorCode |= HAL_COMP_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  return status;
+}
+
+#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @defgroup COMP_Exported_Functions_Group2 Start-Stop operation functions
+  *  @brief   Start-Stop operation functions.
+  *
+@verbatim
+ ===============================================================================
+                      ##### IO operation functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Start a comparator instance.
+      (+) Stop a comparator instance.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Start the comparator.
+  * @param  hcomp  COMP handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
+{
+  __IO uint32_t wait_loop_index = 0UL;
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the COMP handle allocation and lock status */
+  if(hcomp == NULL)
+  {
+    status = HAL_ERROR;
+  }
+  else if(__HAL_COMP_IS_LOCKED(hcomp))
+  {
+    status = HAL_ERROR;
+  }
+  else
+  {
+    /* Check the parameter */
+    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));
+
+    if(hcomp->State == HAL_COMP_STATE_READY)
+    {
+      /* Enable the selected comparator */
+      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
+
+      /* Set HAL COMP handle state */
+      hcomp->State = HAL_COMP_STATE_BUSY;
+
+      /* Delay for COMP startup time */
+      /* Wait loop initialization and execution */
+      /* Note: Variable divided by 2 to compensate partially              */
+      /*       CPU processing cycles, scaling in us split to not          */
+      /*       exceed 32 bits register capacity and handle low frequency. */
+      wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
+      while(wait_loop_index != 0UL)
+      {
+        wait_loop_index--;
+      }
+    }
+    else
+    {
+      status = HAL_ERROR;
+    }
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Stop the comparator.
+  * @param  hcomp  COMP handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_COMP_Stop(COMP_HandleTypeDef *hcomp)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the COMP handle allocation and lock status */
+  if(hcomp == NULL)
+  {
+    status = HAL_ERROR;
+  }
+  else if(__HAL_COMP_IS_LOCKED(hcomp))
+  {
+    status = HAL_ERROR;
+  }
+  else
+  {
+    /* Check the parameter */
+    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));
+
+    /* Check compliant states: HAL_COMP_STATE_READY or HAL_COMP_STATE_BUSY    */
+    /* (all states except HAL_COMP_STATE_RESET and except locked status.      */
+    if(hcomp->State != HAL_COMP_STATE_RESET)
+    {
+      /* Disable the selected comparator */
+      CLEAR_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
+
+      /* Set HAL COMP handle state */
+      hcomp->State = HAL_COMP_STATE_READY;
+    }
+    else
+    {
+      status = HAL_ERROR;
+    }
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Comparator IRQ handler.
+  * @param  hcomp  COMP handle
+  * @retval None
+  */
+void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
+{
+  /* Get the EXTI line corresponding to the selected COMP instance */
+  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
+  uint32_t comparator_window_mode;
+  uint32_t comparator_window_exti_lines;
+  
+#if defined(COMP3)
+  if(hcomp->Instance == COMP3)
+  {
+    /* Case of window mode with COMP2 and COMP3 */
+    comparator_window_mode = READ_BIT(COMP23_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
+    comparator_window_exti_lines = (COMP_EXTI_LINE_COMP2 | COMP_EXTI_LINE_COMP3);
+  }
+  else
+  {
+    comparator_window_mode = READ_BIT(COMP23_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
+    if( (hcomp->Instance == COMP2) && (comparator_window_mode != 0UL))
+    {
+      /* Case of window mode with COMP2 and COMP3 */
+      comparator_window_exti_lines = (COMP_EXTI_LINE_COMP2 | COMP_EXTI_LINE_COMP3);
+    }
+    else
+    {
+      /* Case of window mode with COMP1 and COMP2 */
+      comparator_window_mode = READ_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
+      comparator_window_mode |= READ_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
+      comparator_window_exti_lines = (COMP_EXTI_LINE_COMP1 | COMP_EXTI_LINE_COMP2);
+    }
+  }
+#else
+    comparator_window_mode = READ_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
+    comparator_window_mode |= READ_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
+    comparator_window_exti_lines = (COMP_EXTI_LINE_COMP1 | COMP_EXTI_LINE_COMP2);
+#endif /* COMP3 */
+
+  /* Check COMP EXTI flag */
+  if(LL_EXTI_IsActiveRisingFlag_0_31(exti_line) != 0UL)
+  {
+    /* Check whether comparator is in independent or window mode */
+    if(comparator_window_mode != 0UL)
+    {
+      /* Clear COMP EXTI line pending bit of the pair of comparators          */
+      /* in window mode.                                                      */
+      /* Note: Pair of comparators in window mode can both trig IRQ when      */
+      /*       input voltage is changing from "out of window" area            */
+      /*       (low or high ) to the other "out of window" area (high or low).*/
+      /*       Both flags must be cleared to call comparator trigger          */
+      /*       callback is called once.                                       */
+      LL_EXTI_ClearRisingFlag_0_31(comparator_window_exti_lines);
+    }
+    else
+    {
+      /* Clear COMP EXTI line pending bit */
+      LL_EXTI_ClearRisingFlag_0_31(exti_line);
+    }
+
+    /* COMP trigger user callback */
+#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
+    hcomp->TriggerCallback(hcomp);
+#else
+    HAL_COMP_TriggerCallback(hcomp);
+#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
+  }
+  else if(LL_EXTI_IsActiveFallingFlag_0_31(exti_line) != 0UL)
+  {
+    /* Check whether comparator is in independent or window mode */
+    if(comparator_window_mode != 0UL)
+    {
+      /* Clear COMP EXTI line pending bit of the pair of comparators          */
+      /* in window mode.                                                      */
+      /* Note: Pair of comparators in window mode can both trig IRQ when      */
+      /*       input voltage is changing from "out of window" area            */
+      /*       (low or high ) to the other "out of window" area (high or low).*/
+      /*       Both flags must be cleared to call comparator trigger          */
+      /*       callback is called once.                                       */
+      LL_EXTI_ClearFallingFlag_0_31(comparator_window_exti_lines);
+    }
+    else
+    {
+      /* Clear COMP EXTI line pending bit */
+      LL_EXTI_ClearFallingFlag_0_31(exti_line);
+    }
+
+    /* COMP trigger callback */
+#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
+    hcomp->TriggerCallback(hcomp);
+#else
+    HAL_COMP_TriggerCallback(hcomp);
+#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
+  }
+  else
+  {
+    /* nothing to do */
+  }
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup COMP_Exported_Functions_Group3 Peripheral Control functions
+  *  @brief   Management functions.
+  *
+@verbatim
+ ===============================================================================
+                      ##### Peripheral Control functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to control the comparators.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Lock the selected comparator configuration.
+  * @note   A system reset is required to unlock the comparator configuration.
+  * @note   Locking the comparator from reset state is possible
+  *         if __HAL_RCC_SYSCFG_CLK_ENABLE() is being called before.
+  * @param  hcomp  COMP handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_COMP_Lock(COMP_HandleTypeDef *hcomp)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the COMP handle allocation and lock status */
+  if(hcomp == NULL)
+  {
+    status = HAL_ERROR;
+  }
+  else if(__HAL_COMP_IS_LOCKED(hcomp))
+  {
+    status = HAL_ERROR;
+  }
+  else
+  {
+    /* Check the parameter */
+    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));
+
+    /* Set HAL COMP handle state */
+    switch(hcomp->State)
+    {
+      case HAL_COMP_STATE_RESET:
+        hcomp->State = HAL_COMP_STATE_RESET_LOCKED;
+        break;
+      case HAL_COMP_STATE_READY:
+        hcomp->State = HAL_COMP_STATE_READY_LOCKED;
+        break;
+      default: /* HAL_COMP_STATE_BUSY */
+        hcomp->State = HAL_COMP_STATE_BUSY_LOCKED;
+        break;
+    }
+  }
+
+  if(status == HAL_OK)
+  {
+    /* Set the lock bit corresponding to selected comparator */
+    __HAL_COMP_LOCK(hcomp);
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Return the output level (high or low) of the selected comparator.
+  *         The output level depends on the selected polarity.
+  *         If the polarity is not inverted:
+  *           - Comparator output is low when the input plus is at a lower
+  *             voltage than the input minus
+  *           - Comparator output is high when the input plus is at a higher
+  *             voltage than the input minus
+  *         If the polarity is inverted:
+  *           - Comparator output is high when the input plus is at a lower
+  *             voltage than the input minus
+  *           - Comparator output is low when the input plus is at a higher
+  *             voltage than the input minus
+  * @param  hcomp  COMP handle
+  * @retval Returns the selected comparator output level:
+  *         @arg COMP_OUTPUT_LEVEL_LOW
+  *         @arg COMP_OUTPUT_LEVEL_HIGH
+  *
+  */
+uint32_t HAL_COMP_GetOutputLevel(COMP_HandleTypeDef *hcomp)
+{
+  /* Check the parameter */
+  assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));
+
+  return (uint32_t)(READ_BIT(hcomp->Instance->CSR, COMP_CSR_VALUE)
+                    >> COMP_OUTPUT_LEVEL_BITOFFSET_POS);
+}
+
+/**
+  * @brief  Comparator trigger callback.
+  * @param  hcomp  COMP handle
+  * @retval None
+  */
+__weak void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hcomp);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_COMP_TriggerCallback should be implemented in the user file
+   */
+}
+
+
+/**
+  * @}
+  */
+
+/** @defgroup COMP_Exported_Functions_Group4 Peripheral State functions
+  *  @brief   Peripheral State functions.
+  *
+@verbatim
+ ===============================================================================
+                      ##### Peripheral State functions #####
+ ===============================================================================
+    [..]
+    This subsection permit to get in run-time the status of the peripheral.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Return the COMP handle state.
+  * @param  hcomp  COMP handle
+  * @retval HAL state
+  */
+HAL_COMP_StateTypeDef HAL_COMP_GetState(COMP_HandleTypeDef *hcomp)
+{
+  /* Check the COMP handle allocation */
+  if(hcomp == NULL)
+  {
+    return HAL_COMP_STATE_RESET;
+  }
+
+  /* Check the parameter */
+  assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));
+
+  /* Return HAL COMP handle state */
+  return hcomp->State;
+}
+
+/**
+  * @brief  Return the COMP error code.
+  * @param hcomp COMP handle
+  * @retval COMP error code
+  */
+uint32_t HAL_COMP_GetError(COMP_HandleTypeDef *hcomp)
+{
+  /* Check the parameters */
+  assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));
+
+  return hcomp->ErrorCode;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* COMP1 || COMP2 */
+
+#endif /* HAL_COMP_MODULE_ENABLED */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c
new file mode 100644
index 0000000..5b0538c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c
@@ -0,0 +1,417 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_cortex.c
+  * @author  MCD Application Team
+  * @brief   CORTEX HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the CORTEX:
+  *           + Initialization and Configuration functions
+  *           + Peripheral Control functions
+  *
+  @verbatim
+  ==============================================================================
+                        ##### How to use this driver #####
+  ==============================================================================
+    [..]
+    *** How to configure Interrupts using CORTEX HAL driver ***
+    ===========================================================
+    [..]
+    This section provides functions allowing to configure the NVIC interrupts (IRQ).
+    The Cortex M0+ exceptions are managed by CMSIS functions.
+      (#) Enable and Configure the priority of the selected IRQ Channels.
+             The priority can be 0..3.
+
+        -@- Lower priority values gives higher priority.
+        -@- Priority Order:
+            (#@) Lowest priority.
+            (#@) Lowest hardware priority (IRQn position).
+
+      (#)  Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority()
+
+      (#)  Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ()
+
+      -@-  Negative value of IRQn_Type are not allowed.
+
+    *** How to configure Systick using CORTEX HAL driver ***
+    ========================================================
+    [..]
+    Setup SysTick Timer for time base.
+
+   (+) The HAL_SYSTICK_Config()function calls the SysTick_Config() function which
+       is a CMSIS function that:
+        (++) Configures the SysTick Reload register with value passed as function parameter.
+        (++) Configures the SysTick IRQ priority to the lowest value (0x03).
+        (++) Resets the SysTick Counter register.
+        (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
+        (++) Enables the SysTick Interrupt.
+        (++) Starts the SysTick Counter.
+
+   (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
+       __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
+       HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
+       inside the stm32g0xx_hal_cortex.h file.
+
+   (+) You can change the SysTick IRQ priority by calling the
+       HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
+       call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS function.
+
+   (+) To adjust the SysTick time base, use the following formula:
+
+       Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
+       (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
+       (++) Reload Value should not exceed 0xFFFFFF
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup CORTEX
+  * @{
+  */
+
+#ifdef HAL_CORTEX_MODULE_ENABLED
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+
+/** @addtogroup CORTEX_Exported_Functions
+  * @{
+  */
+
+
+/** @addtogroup CORTEX_Exported_Functions_Group1
+ *  @brief    Initialization and Configuration functions
+ *
+@verbatim
+  ==============================================================================
+              ##### Initialization and Configuration functions #####
+  ==============================================================================
+    [..]
+      This section provides the CORTEX HAL driver functions allowing to configure Interrupts
+      Systick functionalities
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief Sets the priority of an interrupt.
+  * @param IRQn External interrupt number .
+  *         This parameter can be an enumerator of IRQn_Type enumeration
+  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32g0xx.h file)
+  * @param PreemptPriority The preemption priority for the IRQn channel.
+  *         This parameter can be a value between 0 and 3.
+  *         A lower priority value indicates a higher priority
+  * @param SubPriority the subpriority level for the IRQ channel.
+  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
+  *         no subpriority supported in Cortex M0+ based products.
+  * @retval None
+  */
+void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  /* Check the parameters */
+  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
+  NVIC_SetPriority(IRQn,PreemptPriority);
+}
+
+/**
+  * @brief  Enable a device specific interrupt in the NVIC interrupt controller.
+  * @param  IRQn External interrupt number.
+  *         This parameter can be an enumerator of IRQn_Type enumeration
+  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
+  * @retval None
+  */
+void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  /* Check the parameters */
+  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
+
+  /* Enable interrupt */
+  NVIC_EnableIRQ(IRQn);
+}
+
+/**
+  * @brief  Disable a device specific interrupt in the NVIC interrupt controller.
+  * @param  IRQn External interrupt number.
+  *         This parameter can be an enumerator of IRQn_Type enumeration
+  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
+  * @retval None
+  */
+void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  /* Check the parameters */
+  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
+
+  /* Disable interrupt */
+  NVIC_DisableIRQ(IRQn);
+}
+
+/**
+  * @brief  Initiate a system reset request to reset the MCU.
+  * @retval None
+  */
+void HAL_NVIC_SystemReset(void)
+{
+  /* System Reset */
+  NVIC_SystemReset();
+}
+
+/**
+  * @brief  Initialize the System Timer with interrupt enabled and start the System Tick Timer (SysTick):
+  *         Counter is in free running mode to generate periodic interrupts.
+  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
+  * @retval status:  - 0  Function succeeded.
+  *                  - 1  Function failed.
+  */
+uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
+{
+  return SysTick_Config(TicksNumb);
+}
+/**
+  * @}
+  */
+
+/** @addtogroup CORTEX_Exported_Functions_Group2
+ *  @brief   Cortex control functions
+ *
+@verbatim
+  ==============================================================================
+                      ##### Peripheral Control functions #####
+  ==============================================================================
+    [..]
+      This subsection provides a set of functions allowing to control the CORTEX
+      (NVIC, SYSTICK, MPU) functionalities.
+
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Get the priority of an interrupt.
+  * @param  IRQn External interrupt number.
+  *         This parameter can be an enumerator of IRQn_Type enumeration
+  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
+  * @retval None
+  */
+uint32_t HAL_NVIC_GetPriority(IRQn_Type IRQn)
+{
+  /* Get priority for Cortex-M system or device specific interrupts */
+  return NVIC_GetPriority(IRQn);
+}
+
+/**
+  * @brief  Set Pending bit of an external interrupt.
+  * @param  IRQn External interrupt number
+  *         This parameter can be an enumerator of IRQn_Type enumeration
+  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
+  * @retval None
+  */
+void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  /* Check the parameters */
+  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
+
+  /* Set interrupt pending */
+  NVIC_SetPendingIRQ(IRQn);
+}
+
+/**
+  * @brief  Get Pending Interrupt (read the pending register in the NVIC
+  *         and return the pending bit for the specified interrupt).
+  * @param  IRQn External interrupt number.
+  *         This parameter can be an enumerator of IRQn_Type enumeration
+  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
+  * @retval status: - 0  Interrupt status is not pending.
+  *                 - 1  Interrupt status is pending.
+  */
+uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  /* Check the parameters */
+  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
+
+  /* Return 1 if pending else 0 */
+  return NVIC_GetPendingIRQ(IRQn);
+}
+
+/**
+  * @brief  Clear the pending bit of an external interrupt.
+  * @param  IRQn External interrupt number.
+  *         This parameter can be an enumerator of IRQn_Type enumeration
+  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
+  * @retval None
+  */
+void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  /* Check the parameters */
+  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
+
+  /* Clear pending interrupt */
+  NVIC_ClearPendingIRQ(IRQn);
+}
+
+/**
+  * @brief  Configure the SysTick clock source.
+  * @param CLKSource specifies the SysTick clock source.
+  *         This parameter can be one of the following values:
+  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
+  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
+  * @retval None
+  */
+void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
+{
+  /* Check the parameters */
+  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
+  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
+  {
+    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
+  }
+  else
+  {
+    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
+  }
+}
+
+/**
+  * @brief  Handle SYSTICK interrupt request.
+  * @retval None
+  */
+void HAL_SYSTICK_IRQHandler(void)
+{
+  HAL_SYSTICK_Callback();
+}
+
+/**
+  * @brief  SYSTICK callback.
+  * @retval None
+  */
+__weak void HAL_SYSTICK_Callback(void)
+{
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SYSTICK_Callback could be implemented in the user file
+   */
+}
+
+#if (__MPU_PRESENT == 1U)
+/**
+  * @brief  Enable the MPU.
+  * @param  MPU_Control Specifies the control mode of the MPU during hard fault,
+  *          NMI, FAULTMASK and privileged access to the default memory
+  *          This parameter can be one of the following values:
+  *            @arg MPU_HFNMI_PRIVDEF_NONE
+  *            @arg MPU_HARDFAULT_NMI
+  *            @arg MPU_PRIVILEGED_DEFAULT
+  *            @arg MPU_HFNMI_PRIVDEF
+  * @retval None
+  */
+void HAL_MPU_Enable(uint32_t MPU_Control)
+{
+  /* Enable the MPU */
+  MPU->CTRL = (MPU_Control | MPU_CTRL_ENABLE_Msk);
+
+  /* Ensure MPU setting take effects */
+  __DSB();
+  __ISB();
+}
+
+
+/**
+  * @brief  Disable the MPU.
+  * @retval None
+  */
+void HAL_MPU_Disable(void)
+{
+  /* Make sure outstanding transfers are done */
+  __DMB();
+
+  /* Disable the MPU and clear the control register*/
+  MPU->CTRL  = 0;
+}
+
+
+/**
+  * @brief  Initialize and configure the Region and the memory to be protected.
+  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
+  *                the initialization and configuration information.
+  * @retval None
+  */
+void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
+{
+  /* Check the parameters */
+  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
+  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
+
+  /* Set the Region number */
+  MPU->RNR = MPU_Init->Number;
+
+  if ((MPU_Init->Enable) != 0U)
+  {
+    /* Check the parameters */
+    assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
+    assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
+    assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
+    assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
+    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
+    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
+    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
+    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
+
+    MPU->RBAR = MPU_Init->BaseAddress;
+    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
+                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
+                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
+                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
+                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
+                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
+                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
+                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
+                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
+  }
+  else
+  {
+    MPU->RBAR = 0x00U;
+    MPU->RASR = 0x00U;
+  }
+}
+#endif /* __MPU_PRESENT */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_CORTEX_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_crc.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_crc.c
new file mode 100644
index 0000000..6d18f20
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_crc.c
@@ -0,0 +1,518 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_crc.c
+  * @author  MCD Application Team
+  * @brief   CRC HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Cyclic Redundancy Check (CRC) peripheral:
+  *           + Initialization and de-initialization functions
+  *           + Peripheral Control functions
+  *           + Peripheral State functions
+  *
+  @verbatim
+ ===============================================================================
+                     ##### How to use this driver #####
+ ===============================================================================
+    [..]
+         (+) Enable CRC AHB clock using __HAL_RCC_CRC_CLK_ENABLE();
+         (+) Initialize CRC calculator
+             (++) specify generating polynomial (peripheral default or non-default one)
+             (++) specify initialization value (peripheral default or non-default one)
+             (++) specify input data format
+             (++) specify input or output data inversion mode if any
+         (+) Use HAL_CRC_Accumulate() function to compute the CRC value of the
+             input data buffer starting with the previously computed CRC as
+             initialization value
+         (+) Use HAL_CRC_Calculate() function to compute the CRC value of the
+             input data buffer starting with the defined initialization value
+             (default or non-default) to initiate CRC calculation
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup CRC CRC
+  * @brief CRC HAL module driver.
+  * @{
+  */
+
+#ifdef HAL_CRC_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/** @defgroup CRC_Private_Functions CRC Private Functions
+  * @{
+  */
+static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength);
+static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength);
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup CRC_Exported_Functions CRC Exported Functions
+  * @{
+  */
+
+/** @defgroup CRC_Exported_Functions_Group1 Initialization and de-initialization functions
+  *  @brief    Initialization and Configuration functions.
+  *
+@verbatim
+ ===============================================================================
+            ##### Initialization and de-initialization functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Initialize the CRC according to the specified parameters
+          in the CRC_InitTypeDef and create the associated handle
+      (+) DeInitialize the CRC peripheral
+      (+) Initialize the CRC MSP (MCU Specific Package)
+      (+) DeInitialize the CRC MSP
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Initialize the CRC according to the specified
+  *         parameters in the CRC_InitTypeDef and create the associated handle.
+  * @param  hcrc CRC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
+{
+  /* Check the CRC handle allocation */
+  if (hcrc == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
+
+  if (hcrc->State == HAL_CRC_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    hcrc->Lock = HAL_UNLOCKED;
+    /* Init the low level hardware */
+    HAL_CRC_MspInit(hcrc);
+  }
+
+  hcrc->State = HAL_CRC_STATE_BUSY;
+
+  /* check whether or not non-default generating polynomial has been
+   * picked up by user */
+  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
+  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
+  {
+    /* initialize peripheral with default generating polynomial */
+    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
+    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
+  }
+  else
+  {
+    /* initialize CRC peripheral with generating polynomial defined by user */
+    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
+    {
+      return HAL_ERROR;
+    }
+  }
+
+  /* check whether or not non-default CRC initial value has been
+   * picked up by user */
+  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
+  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
+  {
+    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
+  }
+  else
+  {
+    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
+  }
+
+
+  /* set input data inversion mode */
+  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
+  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
+
+  /* set output data inversion mode */
+  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
+  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
+
+  /* makes sure the input data format (bytes, halfwords or words stream)
+   * is properly specified by user */
+  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
+
+  /* Change CRC peripheral state */
+  hcrc->State = HAL_CRC_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  DeInitialize the CRC peripheral.
+  * @param  hcrc CRC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CRC_DeInit(CRC_HandleTypeDef *hcrc)
+{
+  /* Check the CRC handle allocation */
+  if (hcrc == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
+
+  /* Check the CRC peripheral state */
+  if (hcrc->State == HAL_CRC_STATE_BUSY)
+  {
+    return HAL_BUSY;
+  }
+
+  /* Change CRC peripheral state */
+  hcrc->State = HAL_CRC_STATE_BUSY;
+
+  /* Reset CRC calculation unit */
+  __HAL_CRC_DR_RESET(hcrc);
+
+  /* Reset IDR register content */
+  CLEAR_BIT(hcrc->Instance->IDR, CRC_IDR_IDR);
+
+  /* DeInit the low level hardware */
+  HAL_CRC_MspDeInit(hcrc);
+
+  /* Change CRC peripheral state */
+  hcrc->State = HAL_CRC_STATE_RESET;
+
+  /* Process unlocked */
+  __HAL_UNLOCK(hcrc);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the CRC MSP.
+  * @param  hcrc CRC handle
+  * @retval None
+  */
+__weak void HAL_CRC_MspInit(CRC_HandleTypeDef *hcrc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hcrc);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_CRC_MspInit can be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitialize the CRC MSP.
+  * @param  hcrc CRC handle
+  * @retval None
+  */
+__weak void HAL_CRC_MspDeInit(CRC_HandleTypeDef *hcrc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hcrc);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_CRC_MspDeInit can be implemented in the user file
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup CRC_Exported_Functions_Group2 Peripheral Control functions
+  *  @brief    management functions.
+  *
+@verbatim
+ ===============================================================================
+                      ##### Peripheral Control functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) compute the 7, 8, 16 or 32-bit CRC value of an 8, 16 or 32-bit data buffer
+          using combination of the previous CRC value and the new one.
+
+       [..]  or
+
+      (+) compute the 7, 8, 16 or 32-bit CRC value of an 8, 16 or 32-bit data buffer
+          independently of the previous CRC value.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Compute the 7, 8, 16 or 32-bit CRC value of an 8, 16 or 32-bit data buffer
+  *         starting with the previously computed CRC as initialization value.
+  * @param  hcrc CRC handle
+  * @param  pBuffer pointer to the input data buffer, exact input data format is
+  *         provided by hcrc->InputDataFormat.
+  * @param  BufferLength input data buffer length (number of bytes if pBuffer
+  *         type is * uint8_t, number of half-words if pBuffer type is * uint16_t,
+  *         number of words if pBuffer type is * uint32_t).
+  * @note  By default, the API expects a uint32_t pointer as input buffer parameter.
+  *        Input buffer pointers with other types simply need to be cast in uint32_t
+  *        and the API will internally adjust its input data processing based on the
+  *        handle field hcrc->InputDataFormat.
+  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
+  */
+uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
+{
+  uint32_t index;      /* CRC input data buffer index */
+  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
+
+  /* Change CRC peripheral state */
+  hcrc->State = HAL_CRC_STATE_BUSY;
+
+  switch (hcrc->InputDataFormat)
+  {
+    case CRC_INPUTDATA_FORMAT_WORDS:
+      /* Enter Data to the CRC calculator */
+      for (index = 0U; index < BufferLength; index++)
+      {
+        hcrc->Instance->DR = pBuffer[index];
+      }
+      temp = hcrc->Instance->DR;
+      break;
+
+    case CRC_INPUTDATA_FORMAT_BYTES:
+      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
+      break;
+
+    case CRC_INPUTDATA_FORMAT_HALFWORDS:
+      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
+      break;
+    default:
+      break;
+  }
+
+  /* Change CRC peripheral state */
+  hcrc->State = HAL_CRC_STATE_READY;
+
+  /* Return the CRC computed value */
+  return temp;
+}
+
+/**
+  * @brief  Compute the 7, 8, 16 or 32-bit CRC value of an 8, 16 or 32-bit data buffer
+  *         starting with hcrc->Instance->INIT as initialization value.
+  * @param  hcrc CRC handle
+  * @param  pBuffer pointer to the input data buffer, exact input data format is
+  *         provided by hcrc->InputDataFormat.
+  * @param  BufferLength input data buffer length (number of bytes if pBuffer
+  *         type is * uint8_t, number of half-words if pBuffer type is * uint16_t,
+  *         number of words if pBuffer type is * uint32_t).
+  * @note  By default, the API expects a uint32_t pointer as input buffer parameter.
+  *        Input buffer pointers with other types simply need to be cast in uint32_t
+  *        and the API will internally adjust its input data processing based on the
+  *        handle field hcrc->InputDataFormat.
+  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
+  */
+uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
+{
+  uint32_t index;      /* CRC input data buffer index */
+  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
+
+  /* Change CRC peripheral state */
+  hcrc->State = HAL_CRC_STATE_BUSY;
+
+  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
+  *  written in hcrc->Instance->DR) */
+  __HAL_CRC_DR_RESET(hcrc);
+
+  switch (hcrc->InputDataFormat)
+  {
+    case CRC_INPUTDATA_FORMAT_WORDS:
+      /* Enter 32-bit input data to the CRC calculator */
+      for (index = 0U; index < BufferLength; index++)
+      {
+        hcrc->Instance->DR = pBuffer[index];
+      }
+      temp = hcrc->Instance->DR;
+      break;
+
+    case CRC_INPUTDATA_FORMAT_BYTES:
+      /* Specific 8-bit input data handling  */
+      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
+      break;
+
+    case CRC_INPUTDATA_FORMAT_HALFWORDS:
+      /* Specific 16-bit input data handling  */
+      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
+      break;
+
+    default:
+      break;
+  }
+
+  /* Change CRC peripheral state */
+  hcrc->State = HAL_CRC_STATE_READY;
+
+  /* Return the CRC computed value */
+  return temp;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup CRC_Exported_Functions_Group3 Peripheral State functions
+  *  @brief    Peripheral State functions.
+  *
+@verbatim
+ ===============================================================================
+                      ##### Peripheral State functions #####
+ ===============================================================================
+    [..]
+    This subsection permits to get in run-time the status of the peripheral.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Return the CRC handle state.
+  * @param  hcrc CRC handle
+  * @retval HAL state
+  */
+HAL_CRC_StateTypeDef HAL_CRC_GetState(CRC_HandleTypeDef *hcrc)
+{
+  /* Return CRC handle state */
+  return hcrc->State;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup CRC_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief  Enter 8-bit input data to the CRC calculator.
+  *         Specific data handling to optimize processing time.
+  * @param  hcrc CRC handle
+  * @param  pBuffer pointer to the input data buffer
+  * @param  BufferLength input data buffer length
+  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
+  */
+static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
+{
+  uint32_t i; /* input data buffer index */
+  uint16_t data;
+  __IO uint16_t *pReg;
+
+  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
+   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
+   * handling by the peripheral */
+  for (i = 0U; i < (BufferLength / 4U); i++)
+  {
+    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
+                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
+                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
+                         (uint32_t)pBuffer[(4U * i) + 3U];
+  }
+  /* last bytes specific handling */
+  if ((BufferLength % 4U) != 0U)
+  {
+    if ((BufferLength % 4U) == 1U)
+    {
+      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
+    }
+    if ((BufferLength % 4U) == 2U)
+    {
+      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
+      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
+      *pReg = data;
+    }
+    if ((BufferLength % 4U) == 3U)
+    {
+      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
+      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
+      *pReg = data;
+
+      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
+    }
+  }
+
+  /* Return the CRC computed value */
+  return hcrc->Instance->DR;
+}
+
+/**
+  * @brief  Enter 16-bit input data to the CRC calculator.
+  *         Specific data handling to optimize processing time.
+  * @param  hcrc CRC handle
+  * @param  pBuffer pointer to the input data buffer
+  * @param  BufferLength input data buffer length
+  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
+  */
+static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
+{
+  uint32_t i;  /* input data buffer index */
+  __IO uint16_t *pReg;
+
+  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
+   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
+   * a correct type handling by the peripheral */
+  for (i = 0U; i < (BufferLength / 2U); i++)
+  {
+    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
+  }
+  if ((BufferLength % 2U) != 0U)
+  {
+    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
+    *pReg = pBuffer[2U * i];
+  }
+
+  /* Return the CRC computed value */
+  return hcrc->Instance->DR;
+}
+
+/**
+  * @}
+  */
+
+#endif /* HAL_CRC_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_crc_ex.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_crc_ex.c
new file mode 100644
index 0000000..5b84d01
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_crc_ex.c
@@ -0,0 +1,225 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_crc_ex.c
+  * @author  MCD Application Team
+  * @brief   Extended CRC HAL module driver.
+  *          This file provides firmware functions to manage the extended
+  *          functionalities of the CRC peripheral.
+  *
+  @verbatim
+================================================================================
+            ##### How to use this driver #####
+================================================================================
+    [..]
+         (+) Set user-defined generating polynomial through HAL_CRCEx_Polynomial_Set()
+         (+) Configure Input or Output data inversion
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup CRCEx CRCEx
+  * @brief CRC Extended HAL module driver
+  * @{
+  */
+
+#ifdef HAL_CRC_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup CRCEx_Exported_Functions CRC Extended Exported Functions
+  * @{
+  */
+
+/** @defgroup CRCEx_Exported_Functions_Group1 Extended Initialization/de-initialization functions
+  * @brief    Extended Initialization and Configuration functions.
+  *
+@verbatim
+ ===============================================================================
+            ##### Extended configuration functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Configure the generating polynomial
+      (+) Configure the input data inversion
+      (+) Configure the output data inversion
+
+@endverbatim
+  * @{
+  */
+
+
+/**
+  * @brief  Initialize the CRC polynomial if different from default one.
+  * @param  hcrc CRC handle
+  * @param  Pol CRC generating polynomial (7, 8, 16 or 32-bit long).
+  *         This parameter is written in normal representation, e.g.
+  *         @arg for a polynomial of degree 7, X^7 + X^6 + X^5 + X^2 + 1 is written 0x65
+  *         @arg for a polynomial of degree 16, X^16 + X^12 + X^5 + 1 is written 0x1021
+  * @param  PolyLength CRC polynomial length.
+  *         This parameter can be one of the following values:
+  *          @arg @ref CRC_POLYLENGTH_7B  7-bit long CRC (generating polynomial of degree 7)
+  *          @arg @ref CRC_POLYLENGTH_8B  8-bit long CRC (generating polynomial of degree 8)
+  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
+  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
+
+  /* Check the parameters */
+  assert_param(IS_CRC_POL_LENGTH(PolyLength));
+
+  /* check polynomial definition vs polynomial size:
+   * polynomial length must be aligned with polynomial
+   * definition. HAL_ERROR is reported if Pol degree is
+   * larger than that indicated by PolyLength.
+   * Look for MSB position: msb will contain the degree of
+   *  the second to the largest polynomial member. E.g., for
+   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
+  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
+  {
+  }
+
+  switch (PolyLength)
+  {
+    case CRC_POLYLENGTH_7B:
+      if (msb >= HAL_CRC_LENGTH_7B)
+      {
+        status =   HAL_ERROR;
+      }
+      break;
+    case CRC_POLYLENGTH_8B:
+      if (msb >= HAL_CRC_LENGTH_8B)
+      {
+        status =   HAL_ERROR;
+      }
+      break;
+    case CRC_POLYLENGTH_16B:
+      if (msb >= HAL_CRC_LENGTH_16B)
+      {
+        status =   HAL_ERROR;
+      }
+      break;
+
+    case CRC_POLYLENGTH_32B:
+      /* no polynomial definition vs. polynomial length issue possible */
+      break;
+    default:
+      status =  HAL_ERROR;
+      break;
+  }
+  if (status == HAL_OK)
+  {
+    /* set generating polynomial */
+    WRITE_REG(hcrc->Instance->POL, Pol);
+
+    /* set generating polynomial size */
+    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
+  }
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Set the Reverse Input data mode.
+  * @param  hcrc CRC handle
+  * @param  InputReverseMode Input Data inversion mode.
+  *         This parameter can be one of the following values:
+  *          @arg @ref CRC_INPUTDATA_INVERSION_NONE     no change in bit order (default value)
+  *          @arg @ref CRC_INPUTDATA_INVERSION_BYTE     Byte-wise bit reversal
+  *          @arg @ref CRC_INPUTDATA_INVERSION_HALFWORD HalfWord-wise bit reversal
+  *          @arg @ref CRC_INPUTDATA_INVERSION_WORD     Word-wise bit reversal
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CRCEx_Input_Data_Reverse(CRC_HandleTypeDef *hcrc, uint32_t InputReverseMode)
+{
+  /* Check the parameters */
+  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(InputReverseMode));
+
+  /* Change CRC peripheral state */
+  hcrc->State = HAL_CRC_STATE_BUSY;
+
+  /* set input data inversion mode */
+  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, InputReverseMode);
+  /* Change CRC peripheral state */
+  hcrc->State = HAL_CRC_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Set the Reverse Output data mode.
+  * @param  hcrc CRC handle
+  * @param  OutputReverseMode Output Data inversion mode.
+  *         This parameter can be one of the following values:
+  *          @arg @ref CRC_OUTPUTDATA_INVERSION_DISABLE no CRC inversion (default value)
+  *          @arg @ref CRC_OUTPUTDATA_INVERSION_ENABLE  bit-level inversion (e.g. for a 8-bit CRC: 0xB5 becomes 0xAD)
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CRCEx_Output_Data_Reverse(CRC_HandleTypeDef *hcrc, uint32_t OutputReverseMode)
+{
+  /* Check the parameters */
+  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(OutputReverseMode));
+
+  /* Change CRC peripheral state */
+  hcrc->State = HAL_CRC_STATE_BUSY;
+
+  /* set output data inversion mode */
+  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, OutputReverseMode);
+
+  /* Change CRC peripheral state */
+  hcrc->State = HAL_CRC_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+
+
+
+/**
+  * @}
+  */
+
+
+/**
+  * @}
+  */
+
+
+#endif /* HAL_CRC_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cryp.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cryp.c
new file mode 100644
index 0000000..0a12d93
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cryp.c
@@ -0,0 +1,5593 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_cryp.c
+  * @author  MCD Application Team
+  * @brief   CRYP HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Cryptography (CRYP) peripheral:
+  *           + Initialization, de-initialization, set config and get config  functions
+  *           + AES processing functions
+  *           + DMA callback functions
+  *           + CRYP IRQ handler management
+  *           + Peripheral State functions
+  *
+  @verbatim
+  ==============================================================================
+                     ##### How to use this driver #####
+  ==============================================================================
+    [..]
+      The CRYP HAL driver can be used in CRYP or TinyAES peripheral as follows:
+
+      (#)Initialize the CRYP low level resources by implementing the HAL_CRYP_MspInit():
+         (##) Enable the CRYP interface clock using __HAL_RCC_CRYP_CLK_ENABLE()or __HAL_RCC_AES_CLK_ENABLE for TinyAES peripheral
+         (##) In case of using interrupts (e.g. HAL_CRYP_Encrypt_IT())
+             (+++) Configure the CRYP interrupt priority using HAL_NVIC_SetPriority()
+             (+++) Enable the CRYP IRQ handler using HAL_NVIC_EnableIRQ()
+             (+++) In CRYP IRQ handler, call HAL_CRYP_IRQHandler()
+         (##) In case of using DMA to control data transfer (e.g. HAL_CRYP_Encrypt_DMA())
+             (+++) Enable the DMAx interface clock using __RCC_DMAx_CLK_ENABLE()
+             (+++) Configure and enable two DMA streams one for managing data transfer from
+                 memory to peripheral (input stream) and another stream for managing data
+                 transfer from peripheral to memory (output stream)
+             (+++) Associate the initialized DMA handle to the CRYP DMA handle
+                 using  __HAL_LINKDMA()
+             (+++) Configure the priority and enable the NVIC for the transfer complete
+                 interrupt on the two DMA channels. The output channel should have higher
+                 priority than the input channel HAL_NVIC_SetPriority() and HAL_NVIC_EnableIRQ().
+
+      (#)Initialize the CRYP according to the specified parameters :
+         (##) The data type: 1-bit, 8-bit, 16-bit or 32-bit.
+         (##) The key size: 128, 192 or 256.
+         (##) The AlgoMode DES/ TDES Algorithm ECB/CBC or AES Algorithm ECB/CBC/CTR/GCM or CCM.
+         (##) The initialization vector (counter). It is not used in ECB mode.
+         (##) The key buffer used for encryption/decryption.
+             (+++) In some specific configurations, the key is written by the application
+                   code out of the HAL scope. In that case, user can still resort to the
+                   HAL APIs as usual but must make sure that pKey pointer is set to NULL.
+         (##) The DataWidthUnit field. It specifies whether the data length (or the payload length for authentication
+               algorithms) is in words or bytes.
+         (##) The Header used only in AES GCM and CCM Algorithm for authentication.
+         (##) The HeaderSize providing the size of the header buffer in words or bytes, depending upon HeaderWidthUnit field.
+         (##) The HeaderWidthUnit field. It specifies whether the header length (for authentication algorithms) is in words or bytes.         
+         (##) The B0 block is the first authentication block used only in AES CCM mode.
+         (##) The KeyIVConfigSkip used to process several messages in a row (please see more information below).
+
+      (#)Three processing (encryption/decryption) functions are available:
+         (##) Polling mode: encryption and decryption APIs are blocking functions
+              i.e. they process the data and wait till the processing is finished,
+              e.g. HAL_CRYP_Encrypt & HAL_CRYP_Decrypt
+         (##) Interrupt mode: encryption and decryption APIs are not blocking functions
+              i.e. they process the data under interrupt,
+              e.g. HAL_CRYP_Encrypt_IT & HAL_CRYP_Decrypt_IT
+         (##) DMA mode: encryption and decryption APIs are not blocking functions
+              i.e. the data transfer is ensured by DMA,
+              e.g. HAL_CRYP_Encrypt_DMA & HAL_CRYP_Decrypt_DMA
+
+      (#)When the processing function is called at first time after HAL_CRYP_Init()
+         the CRYP peripheral is configured and processes the buffer in input.
+         At second call, no need to Initialize the CRYP, user have to get current configuration via
+         HAL_CRYP_GetConfig() API, then only  HAL_CRYP_SetConfig() is requested to set
+         new parametres, finally user can  start encryption/decryption.
+
+       (#)Call HAL_CRYP_DeInit() to deinitialize the CRYP peripheral.
+
+       (#)To process a single message with consecutive calls to HAL_CRYP_Encrypt() or HAL_CRYP_Decrypt()
+          without having to configure again the Key or the Initialization Vector between each API call,
+          the field KeyIVConfigSkip of the initialization structure must be set to CRYP_KEYIVCONFIG_ONCE.
+          Same is true for consecutive calls of HAL_CRYP_Encrypt_IT(), HAL_CRYP_Decrypt_IT(), HAL_CRYP_Encrypt_DMA()
+          or HAL_CRYP_Decrypt_DMA().
+
+    [..]
+      The cryptographic processor supports following standards:
+      (#) The data encryption standard (DES) and Triple-DES (TDES) supported only by CRYP1 peripheral:
+         (##)64-bit data block processing
+         (##) chaining modes supported :
+             (+++)  Electronic Code Book(ECB)
+             (+++)  Cipher Block Chaining (CBC)
+         (##) keys length supported :64-bit, 128-bit and 192-bit.
+      (#) The advanced encryption standard (AES) supported  by CRYP1 & TinyAES peripheral:
+         (##)128-bit data block processing
+         (##) chaining modes supported :
+             (+++)  Electronic Code Book(ECB)
+             (+++)  Cipher Block Chaining (CBC)
+             (+++)  Counter mode (CTR)
+             (+++)  Galois/counter mode (GCM/GMAC)
+             (+++)  Counter with Cipher Block Chaining-Message(CCM)
+         (##) keys length Supported :
+             (+++) for CRYP1 peripheral: 128-bit, 192-bit and 256-bit.
+             (+++) for TinyAES peripheral:  128-bit and 256-bit
+
+    [..]
+    (@) Specific care must be taken to format the key and the Initialization Vector IV!
+
+    [..] If the key is defined as a 128-bit long array key[127..0] = {b127 ... b0} where
+         b127 is the MSB and b0 the LSB, the key must be stored in MCU memory
+         (+) as a sequence of words where the MSB word comes first (occupies the
+           lowest memory address)
+          (++)   address n+0 : 0b b127 .. b120 b119 .. b112 b111 .. b104 b103 .. b96
+          (++)   address n+4 : 0b b95 .. b88 b87 .. b80 b79 .. b72 b71 .. b64
+          (++)   address n+8 : 0b b63 .. b56 b55 .. b48 b47 .. b40 b39 .. b32
+          (++)   address n+C : 0b b31 .. b24 b23 .. b16 b15 .. b8 b7 .. b0
+     [..] Hereafter, another illustration when considering a 128-bit long key made of 16 bytes {B15..B0}.
+         The 4 32-bit words that make the key must be stored as follows in MCU memory:
+          (+)    address n+0 : 0x B15 B14 B13 B12
+          (+)    address n+4 : 0x B11 B10 B9 B8
+          (+)    address n+8 : 0x B7 B6 B5 B4
+          (+)    address n+C : 0x B3 B2 B1 B0
+     [..]  which leads to the expected setting
+       (+)       AES_KEYR3 = 0x B15 B14 B13 B12
+       (+)       AES_KEYR2 = 0x B11 B10 B9 B8
+       (+)       AES_KEYR1 = 0x B7 B6 B5 B4
+       (+)       AES_KEYR0 = 0x B3 B2 B1 B0
+
+    [..]  Same format must be applied for a 256-bit long key made of 32 bytes {B31..B0}.
+          The 8 32-bit words that make the key must be stored as follows in MCU memory:
+          (+)    address n+00 : 0x B31 B30 B29 B28
+          (+)    address n+04 : 0x B27 B26 B25 B24
+          (+)    address n+08 : 0x B23 B22 B21 B20
+          (+)    address n+0C : 0x B19 B18 B17 B16
+          (+)    address n+10 : 0x B15 B14 B13 B12
+          (+)    address n+14 : 0x B11 B10 B9 B8
+          (+)    address n+18 : 0x B7 B6 B5 B4
+          (+)    address n+1C : 0x B3 B2 B1 B0
+     [..]  which leads to the expected setting
+       (+)       AES_KEYR7 = 0x B31 B30 B29 B28
+       (+)       AES_KEYR6 = 0x B27 B26 B25 B24
+       (+)       AES_KEYR5 = 0x B23 B22 B21 B20
+       (+)       AES_KEYR4 = 0x B19 B18 B17 B16
+       (+)       AES_KEYR3 = 0x B15 B14 B13 B12
+       (+)       AES_KEYR2 = 0x B11 B10 B9 B8
+       (+)       AES_KEYR1 = 0x B7 B6 B5 B4
+       (+)       AES_KEYR0 = 0x B3 B2 B1 B0
+
+    [..] Initialization Vector IV (4 32-bit words) format must follow the same as
+         that of a 128-bit long key.
+
+    [..] Note that key and IV registers are not sensitive to swap mode selection.
+
+    [..]  This section describes the AES Galois/counter mode (GCM) supported by both CRYP1 and TinyAES peripherals:
+      (#)  Algorithm supported :
+         (##) Galois/counter mode (GCM)
+         (##) Galois message authentication code (GMAC) :is exactly the same as
+              GCM algorithm composed only by an header.
+      (#)  Four phases are performed in GCM :
+         (##) Init phase: peripheral prepares the GCM hash subkey (H) and do the IV processing
+         (##) Header phase: peripheral processes the Additional Authenticated Data (AAD), with hash
+          computation only.
+         (##) Payload phase: peripheral processes the plaintext (P) with hash computation + keystream
+          encryption + data XORing. It works in a similar way for ciphertext (C).
+         (##) Final phase: peripheral generates the authenticated tag (T) using the last block of data.
+      (#)  structure of message construction in GCM is defined as below  :
+         (##) 16 bytes Initial Counter Block (ICB)composed of IV and counter
+         (##) The authenticated header A (also knows as Additional Authentication Data AAD)
+          this part of the message is only authenticated, not encrypted.
+         (##) The plaintext message P is both authenticated and encrypted as ciphertext.
+          GCM standard specifies that ciphertext has same bit length as the plaintext.
+         (##) The last block is composed of the length of A (on 64 bits) and the length of ciphertext
+          (on 64 bits)
+
+    [..]  A more detailed description of the GCM message structure is available below.
+
+    [..]  This section describe The AES Counter with Cipher Block Chaining-Message
+          Authentication Code (CCM) supported by both CRYP1 and TinyAES peripheral:
+      (#)  Specific parameters for CCM  :
+
+         (##) B0 block  : follows NIST Special Publication 800-38C,
+         (##) B1 block (header)
+         (##) CTRx block  : control blocks
+
+    [..]  A detailed description of the CCM message structure is available below.
+
+      (#)  Four phases are performed in CCM for CRYP1 peripheral:
+         (##) Init phase: peripheral prepares the GCM hash subkey (H) and do the IV processing
+         (##) Header phase: peripheral processes the Additional Authenticated Data (AAD), with hash
+          computation only.
+         (##) Payload phase: peripheral processes the plaintext (P) with hash computation + keystream
+          encryption + data XORing. It works in a similar way for ciphertext (C).
+         (##) Final phase: peripheral generates the authenticated tag (T) using the last block of data.
+      (#)    CCM in TinyAES peripheral:
+         (##) To perform message payload encryption or decryption AES is configured in CTR mode.
+         (##) For authentication two phases are performed :
+          - Header phase: peripheral processes the Additional Authenticated Data (AAD) first, then the cleartext message
+          only cleartext payload (not the ciphertext payload) is used and no outpout.
+         (##) Final phase: peripheral generates the authenticated tag (T) using the last block of data.
+
+  *** Callback registration ***
+  =============================
+
+  [..]
+  The compilation define  USE_HAL_CRYP_REGISTER_CALLBACKS when set to 1
+  allows the user to configure dynamically the driver callbacks.
+  Use Functions HAL_CRYP_RegisterCallback() or HAL_CRYP_RegisterXXXCallback()
+  to register an interrupt callback.
+
+  [..]
+  Function HAL_CRYP_RegisterCallback() allows to register following callbacks:
+    (+) InCpltCallback     :  Input FIFO transfer completed callback.
+    (+) OutCpltCallback    : Output FIFO transfer completed callback.
+    (+) ErrorCallback      : callback for error detection.
+    (+) MspInitCallback    : CRYP MspInit.
+    (+) MspDeInitCallback  : CRYP MspDeInit.
+  This function takes as parameters the HAL peripheral handle, the Callback ID
+  and a pointer to the user callback function.
+
+  [..]
+  Use function HAL_CRYP_UnRegisterCallback() to reset a callback to the default
+  weak function.
+  HAL_CRYP_UnRegisterCallback() takes as parameters the HAL peripheral handle,
+  and the Callback ID.
+  This function allows to reset following callbacks:
+    (+) InCpltCallback     :  Input FIFO transfer completed callback.
+    (+) OutCpltCallback    : Output FIFO transfer completed callback.
+    (+) ErrorCallback      : callback for error detection.
+    (+) MspInitCallback    : CRYP MspInit.
+    (+) MspDeInitCallback  : CRYP MspDeInit.
+
+  [..]
+  By default, after the HAL_CRYP_Init() and when the state is HAL_CRYP_STATE_RESET
+  all callbacks are set to the corresponding weak functions :
+  examples HAL_CRYP_InCpltCallback() , HAL_CRYP_OutCpltCallback().
+  Exception done for MspInit and MspDeInit functions that are
+  reset to the legacy weak function in the HAL_CRYP_Init()/ HAL_CRYP_DeInit() only when
+  these callbacks are null (not registered beforehand).
+  if not, MspInit or MspDeInit are not null, the HAL_CRYP_Init() / HAL_CRYP_DeInit()
+  keep and use the user MspInit/MspDeInit functions (registered beforehand)
+
+  [..]
+  Callbacks can be registered/unregistered in HAL_CRYP_STATE_READY state only.
+  Exception done MspInit/MspDeInit callbacks that can be registered/unregistered
+  in HAL_CRYP_STATE_READY or HAL_CRYP_STATE_RESET state,
+  thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit.
+  In that case first register the MspInit/MspDeInit user callbacks
+  using HAL_CRYP_RegisterCallback() before calling HAL_CRYP_DeInit()
+  or HAL_CRYP_Init() function.
+
+  [..]
+  When The compilation define USE_HAL_CRYP_REGISTER_CALLBACKS is set to 0 or
+  not defined, the callback registration feature is not available and all callbacks
+  are set to the corresponding weak functions.
+
+
+  *** Suspend/Resume feature ***
+  ==============================
+
+  [..]
+  The compilation define USE_HAL_CRYP_SUSPEND_RESUME when set to 1
+  allows the user to resort to the suspend/resume feature.
+  A low priority block processing can be suspended to process a high priority block
+  instead. When the high priority block processing is over, the low priority block
+  processing can be resumed, restarting from the point where it was suspended. This
+  feature is applicable only in non-blocking interrupt mode.
+
+  [..] User must resort to HAL_CRYP_Suspend() to suspend the low priority block
+  processing. This API manages the hardware block processing suspension and saves all the
+  internal data that will be needed to restart later on. Upon HAL_CRYP_Suspend() completion,
+  the user can launch the processing of any other block (high priority block processing).
+
+  [..] When the high priority block processing is over, user must invoke HAL_CRYP_Resume()
+  to resume the low priority block processing. Ciphering (or deciphering) restarts from
+  the suspension point and ends as usual.
+
+  [..] HAL_CRYP_Suspend() reports an error when the suspension request is sent too late
+  (i.e when the low priority block processing is about to end). There is no use to
+  suspend the tag generation processing for authentication algorithms.
+
+    [..]
+    (@) If the key is written out of HAL scope (case pKey pointer set to NULL by the user),
+        the block processing suspension/resumption mechanism is NOT applicable.
+
+    [..]
+    (@) If the Key and Initialization Vector are configured only once and configuration is
+        skipped for consecutive processings (case KeyIVConfigSkip set to CRYP_KEYIVCONFIG_ONCE),
+        the block processing suspension/resumption mechanism is NOT applicable.
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup CRYP
+  * @{
+  */
+
+#if defined(AES)
+#ifdef HAL_CRYP_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @addtogroup CRYP_Private_Defines
+  * @{
+  */
+#define CRYP_TIMEOUT_KEYPREPARATION      82U         /* The latency of key preparation operation is 82 clock cycles.*/
+#define CRYP_TIMEOUT_GCMCCMINITPHASE     299U        /* The latency of  GCM/CCM init phase to prepare hash subkey is 299 clock cycles.*/
+#define CRYP_TIMEOUT_GCMCCMHEADERPHASE   290U        /* The latency of  GCM/CCM header phase is 290 clock cycles.*/
+
+#define CRYP_PHASE_READY                 0x00000001U /*!< CRYP peripheral is ready for initialization. */
+#define CRYP_PHASE_PROCESS               0x00000002U /*!< CRYP peripheral is in processing phase */
+#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U)
+#define  CRYP_PHASE_HEADER_SUSPENDED     0x00000004U    /*!< GCM/GMAC/CCM header phase is suspended */
+#define  CRYP_PHASE_PAYLOAD_SUSPENDED    0x00000005U    /*!< GCM/CCM payload phase is suspended     */
+#endif /* USE_HAL_CRYP_SUSPEND_RESUME */
+#define  CRYP_PHASE_HEADER_DMA_FEED      0x00000006U    /*!< GCM/GMAC/CCM header is fed to the peripheral in DMA mode */
+
+#define CRYP_OPERATINGMODE_ENCRYPT                   0x00000000U     /*!< Encryption mode(Mode 1)  */
+#define CRYP_OPERATINGMODE_KEYDERIVATION             AES_CR_MODE_0   /*!< Key derivation mode  only used when performing ECB and CBC decryptions (Mode 2) */
+#define CRYP_OPERATINGMODE_DECRYPT                   AES_CR_MODE_1   /*!< Decryption    (Mode 3)    */
+#define CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT     AES_CR_MODE     /*!< Key derivation and decryption only used when performing ECB and CBC decryptions (Mode 4) */
+#define CRYP_PHASE_INIT                              0x00000000U     /*!< GCM/GMAC (or CCM) init phase */
+#define CRYP_PHASE_HEADER                            AES_CR_GCMPH_0  /*!< GCM/GMAC or CCM header phase */
+#define CRYP_PHASE_PAYLOAD                           AES_CR_GCMPH_1  /*!< GCM(/CCM) payload phase      */
+#define CRYP_PHASE_FINAL                             AES_CR_GCMPH    /*!< GCM/GMAC or CCM  final phase */
+
+/*  CTR1 information to use in CCM algorithm */
+#define CRYP_CCM_CTR1_0                  0x07FFFFFFU
+#define CRYP_CCM_CTR1_1                  0xFFFFFF00U
+#define CRYP_CCM_CTR1_2                  0x00000001U
+
+/**
+  * @}
+  */
+
+/* Private macro -------------------------------------------------------------*/
+/** @addtogroup CRYP_Private_Macros
+  * @{
+  */
+
+#define CRYP_SET_PHASE(__HANDLE__, __PHASE__)   MODIFY_REG((__HANDLE__)->Instance->CR, AES_CR_GCMPH, (uint32_t)(__PHASE__))
+
+/**
+  * @}
+  */
+
+/* Private struct -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/** @addtogroup CRYP_Private_Functions
+  * @{
+  */
+
+static void CRYP_SetDMAConfig(CRYP_HandleTypeDef *hcryp, uint32_t inputaddr, uint16_t Size, uint32_t outputaddr);
+static HAL_StatusTypeDef CRYP_SetHeaderDMAConfig(CRYP_HandleTypeDef *hcryp, uint32_t inputaddr, uint16_t Size);
+static void CRYP_DMAInCplt(DMA_HandleTypeDef *hdma);
+static void CRYP_DMAOutCplt(DMA_HandleTypeDef *hdma);
+static void CRYP_DMAError(DMA_HandleTypeDef *hdma);
+static void CRYP_SetKey(CRYP_HandleTypeDef *hcryp, uint32_t KeySize);
+static void CRYP_AES_IT(CRYP_HandleTypeDef *hcryp);
+static HAL_StatusTypeDef CRYP_GCMCCM_SetHeaderPhase(CRYP_HandleTypeDef *hcryp, uint32_t Timeout);
+static void CRYP_GCMCCM_SetPayloadPhase_IT(CRYP_HandleTypeDef *hcryp);
+static void CRYP_GCMCCM_SetHeaderPhase_IT(CRYP_HandleTypeDef *hcryp);
+static HAL_StatusTypeDef CRYP_GCMCCM_SetHeaderPhase_DMA(CRYP_HandleTypeDef *hcryp);
+static HAL_StatusTypeDef CRYP_GCMCCM_SetPayloadPhase_DMA(CRYP_HandleTypeDef *hcryp);
+static HAL_StatusTypeDef CRYP_AESGCM_Process_DMA(CRYP_HandleTypeDef *hcryp);
+static HAL_StatusTypeDef CRYP_AESGCM_Process_IT(CRYP_HandleTypeDef *hcryp);
+static HAL_StatusTypeDef CRYP_AESGCM_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout);
+static HAL_StatusTypeDef CRYP_AESCCM_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout);
+static HAL_StatusTypeDef CRYP_AESCCM_Process_IT(CRYP_HandleTypeDef *hcryp);
+static HAL_StatusTypeDef CRYP_AESCCM_Process_DMA(CRYP_HandleTypeDef *hcryp);
+static void CRYP_AES_ProcessData(CRYP_HandleTypeDef *hcrypt, uint32_t Timeout);
+static HAL_StatusTypeDef CRYP_AES_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout);
+static HAL_StatusTypeDef CRYP_AES_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout);
+static HAL_StatusTypeDef CRYP_AES_Decrypt_IT(CRYP_HandleTypeDef *hcryp);
+static HAL_StatusTypeDef CRYP_AES_Encrypt_IT(CRYP_HandleTypeDef *hcryp);
+static HAL_StatusTypeDef CRYP_AES_Decrypt_DMA(CRYP_HandleTypeDef *hcryp);
+static HAL_StatusTypeDef CRYP_WaitOnCCFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout);
+static void CRYP_ClearCCFlagWhenHigh(CRYP_HandleTypeDef *hcryp, uint32_t Timeout);
+#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U)
+static void CRYP_Read_IVRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Output);
+static void CRYP_Write_IVRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Input);
+static void CRYP_Read_SuspendRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Output);
+static void CRYP_Write_SuspendRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Input);
+static void CRYP_Read_KeyRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Output, uint32_t KeySize);
+static void CRYP_Write_KeyRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Input, uint32_t KeySize);
+static void CRYP_PhaseProcessingResume(CRYP_HandleTypeDef *hcryp);
+#endif /* USE_HAL_CRYP_SUSPEND_RESUME */
+
+
+/**
+  * @}
+  */
+
+/* Exported functions ---------------------------------------------------------*/
+
+/** @addtogroup CRYP_Exported_Functions
+  * @{
+  */
+
+/** @defgroup CRYP_Exported_Functions_Group1 Initialization and de-initialization functions
+  * @brief    Initialization and Configuration functions.
+  *
+@verbatim
+  ========================================================================================
+     ##### Initialization, de-initialization and Set and Get configuration functions #####
+  ========================================================================================
+    [..]  This section provides functions allowing to:
+      (+) Initialize the CRYP
+      (+) DeInitialize the CRYP
+      (+) Initialize the CRYP MSP
+      (+) DeInitialize the CRYP MSP
+      (+) configure CRYP (HAL_CRYP_SetConfig) with the specified parameters in the CRYP_ConfigTypeDef
+          Parameters which are configured in This section are :
+          (++) Key size
+          (++) Data Type : 32,16, 8 or 1bit
+          (++) AlgoMode :
+              (+++) for CRYP1 peripheral :
+                 ECB and CBC in DES/TDES Standard
+                 ECB,CBC,CTR,GCM/GMAC and CCM in AES Standard.
+              (+++) for TinyAES2 peripheral, only ECB,CBC,CTR,GCM/GMAC and CCM in AES Standard are supported.
+      (+) Get CRYP configuration (HAL_CRYP_GetConfig) from the specified parameters in the CRYP_HandleTypeDef
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Initializes the CRYP according to the specified
+  *         parameters in the CRYP_ConfigTypeDef and creates the associated handle.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
+{
+  /* Check the CRYP handle allocation */
+  if (hcryp == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check parameters */
+  assert_param(IS_CRYP_KEYSIZE(hcryp->Init.KeySize));
+  assert_param(IS_CRYP_DATATYPE(hcryp->Init.DataType));
+  assert_param(IS_CRYP_ALGORITHM(hcryp->Init.Algorithm));
+  assert_param(IS_CRYP_INIT(hcryp->Init.KeyIVConfigSkip));
+
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+  if (hcryp->State == HAL_CRYP_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    hcryp->Lock = HAL_UNLOCKED;
+
+    hcryp->InCpltCallback  = HAL_CRYP_InCpltCallback;  /* Legacy weak InCpltCallback   */
+    hcryp->OutCpltCallback = HAL_CRYP_OutCpltCallback; /* Legacy weak OutCpltCallback  */
+    hcryp->ErrorCallback   = HAL_CRYP_ErrorCallback;   /* Legacy weak ErrorCallback    */
+
+    if (hcryp->MspInitCallback == NULL)
+    {
+      hcryp->MspInitCallback = HAL_CRYP_MspInit; /* Legacy weak MspInit  */
+    }
+
+    /* Init the low level hardware */
+    hcryp->MspInitCallback(hcryp);
+  }
+#else
+  if (hcryp->State == HAL_CRYP_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    hcryp->Lock = HAL_UNLOCKED;
+
+    /* Init the low level hardware */
+    HAL_CRYP_MspInit(hcryp);
+  }
+#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */
+
+  /* Set the key size (This bit field is do not care in the DES or TDES modes), data type and Algorithm */
+  MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE | AES_CR_KEYSIZE | AES_CR_CHMOD, hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);
+
+  /* Reset Error Code field */
+  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
+
+  /* Reset peripheral Key and IV configuration flag */
+  hcryp->KeyIVConfig = 0U;
+
+  /* Change the CRYP state */
+  hcryp->State = HAL_CRYP_STATE_READY;
+
+  /* Set the default CRYP phase */
+  hcryp->Phase = CRYP_PHASE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  De-Initializes the CRYP peripheral.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @retval HAL status
+*/
+HAL_StatusTypeDef HAL_CRYP_DeInit(CRYP_HandleTypeDef *hcryp)
+{
+  /* Check the CRYP handle allocation */
+  if (hcryp == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the default CRYP phase */
+  hcryp->Phase = CRYP_PHASE_READY;
+
+  /* Reset CrypInCount and CrypOutCount */
+  hcryp->CrypInCount = 0;
+  hcryp->CrypOutCount = 0;
+  hcryp->CrypHeaderCount = 0;
+
+  /* Disable the CRYP peripheral clock */
+  __HAL_CRYP_DISABLE(hcryp);
+
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+
+  if (hcryp->MspDeInitCallback == NULL)
+  {
+    hcryp->MspDeInitCallback = HAL_CRYP_MspDeInit; /* Legacy weak MspDeInit  */
+  }
+  /* DeInit the low level hardware */
+  hcryp->MspDeInitCallback(hcryp);
+
+#else
+
+  /* DeInit the low level hardware: CLOCK, NVIC.*/
+  HAL_CRYP_MspDeInit(hcryp);
+
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+
+  /* Change the CRYP state */
+  hcryp->State = HAL_CRYP_STATE_RESET;
+
+  /* Release Lock */
+  __HAL_UNLOCK(hcryp);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configure the CRYP according to the specified
+  *         parameters in the CRYP_ConfigTypeDef
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure
+  * @param  pConf pointer to a CRYP_ConfigTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CRYP_SetConfig(CRYP_HandleTypeDef *hcryp, CRYP_ConfigTypeDef *pConf)
+{
+  /* Check the CRYP handle allocation */
+  if ((hcryp == NULL) || (pConf == NULL))
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check parameters */
+  assert_param(IS_CRYP_KEYSIZE(pConf->KeySize));
+  assert_param(IS_CRYP_DATATYPE(pConf->DataType));
+  assert_param(IS_CRYP_ALGORITHM(pConf->Algorithm));
+
+  if (hcryp->State == HAL_CRYP_STATE_READY)
+  {
+    /* Change the CRYP state */
+    hcryp->State = HAL_CRYP_STATE_BUSY;
+
+    /* Process locked */
+    __HAL_LOCK(hcryp);
+
+    /* Set  CRYP parameters  */
+    hcryp->Init.DataType        = pConf->DataType;
+    hcryp->Init.pKey            = pConf->pKey;
+    hcryp->Init.Algorithm       = pConf->Algorithm;
+    hcryp->Init.KeySize         = pConf->KeySize;
+    hcryp->Init.pInitVect       = pConf->pInitVect;
+    hcryp->Init.Header          = pConf->Header;
+    hcryp->Init.HeaderSize      = pConf->HeaderSize;
+    hcryp->Init.B0              = pConf->B0;
+    hcryp->Init.DataWidthUnit   = pConf->DataWidthUnit;
+    hcryp->Init.HeaderWidthUnit = pConf->HeaderWidthUnit;
+    hcryp->Init.KeyIVConfigSkip = pConf->KeyIVConfigSkip;
+
+    /* Set the key size (This bit field is do not care in the DES or TDES modes), data type and operating mode*/
+    MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE | AES_CR_KEYSIZE | AES_CR_CHMOD, hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);
+
+    /*clear error flags*/
+    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_ERR_CLEAR);
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hcryp);
+
+    /* Reset Error Code field */
+    hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
+
+    /* Change the CRYP state */
+    hcryp->State = HAL_CRYP_STATE_READY;
+
+    /* Set the default CRYP phase */
+    hcryp->Phase = CRYP_PHASE_READY;
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Process Unlocked */
+    __HAL_UNLOCK(hcryp);
+
+    /* Busy error code field */
+    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Get CRYP Configuration parameters in associated handle.
+  * @param  pConf pointer to a CRYP_ConfigTypeDef structure
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CRYP_GetConfig(CRYP_HandleTypeDef *hcryp, CRYP_ConfigTypeDef *pConf)
+{
+  /* Check the CRYP handle allocation */
+  if ((hcryp == NULL) || (pConf == NULL))
+  {
+    return HAL_ERROR;
+  }
+
+  if (hcryp->State == HAL_CRYP_STATE_READY)
+  {
+    /* Change the CRYP state */
+    hcryp->State = HAL_CRYP_STATE_BUSY;
+
+    /* Process locked */
+    __HAL_LOCK(hcryp);
+
+    /* Get  CRYP parameters  */
+    pConf->DataType        = hcryp->Init.DataType;
+    pConf->pKey            = hcryp->Init.pKey;
+    pConf->Algorithm       = hcryp->Init.Algorithm;
+    pConf->KeySize         = hcryp->Init.KeySize ;
+    pConf->pInitVect       = hcryp->Init.pInitVect;
+    pConf->Header          = hcryp->Init.Header ;
+    pConf->HeaderSize      = hcryp->Init.HeaderSize;
+    pConf->B0              = hcryp->Init.B0;
+    pConf->DataWidthUnit   = hcryp->Init.DataWidthUnit;
+    pConf->HeaderWidthUnit = hcryp->Init.HeaderWidthUnit;
+    pConf->KeyIVConfigSkip = hcryp->Init.KeyIVConfigSkip;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hcryp);
+
+    /* Change the CRYP state */
+    hcryp->State = HAL_CRYP_STATE_READY;
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Process Unlocked */
+    __HAL_UNLOCK(hcryp);
+
+    /* Busy error code field */
+    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
+    return HAL_ERROR;
+  }
+}
+/**
+  * @brief  Initializes the CRYP MSP.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @retval None
+  */
+__weak void HAL_CRYP_MspInit(CRYP_HandleTypeDef *hcryp)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hcryp);
+
+  /* NOTE : This function should not be modified; when the callback is needed,
+            the HAL_CRYP_MspInit can be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitializes CRYP MSP.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @retval None
+  */
+__weak void HAL_CRYP_MspDeInit(CRYP_HandleTypeDef *hcryp)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hcryp);
+
+  /* NOTE : This function should not be modified; when the callback is needed,
+            the HAL_CRYP_MspDeInit can be implemented in the user file
+   */
+}
+
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+/**
+  * @brief  Register a User CRYP Callback
+  *         To be used instead of the weak predefined callback
+  * @param hcryp cryp handle
+  * @param CallbackID ID of the callback to be registered
+  *        This parameter can be one of the following values:
+  *          @arg @ref HAL_CRYP_INPUT_COMPLETE_CB_ID Input FIFO transfer completed callback ID
+  *          @arg @ref HAL_CRYP_OUTPUT_COMPLETE_CB_ID Output FIFO transfer completed callback ID
+  *          @arg @ref HAL_CRYP_ERROR_CB_ID Error callback ID
+  *          @arg @ref HAL_CRYP_MSPINIT_CB_ID MspInit callback ID
+  *          @arg @ref HAL_CRYP_MSPDEINIT_CB_ID MspDeInit callback ID
+  * @param pCallback pointer to the Callback function
+  * @retval status
+  */
+HAL_StatusTypeDef HAL_CRYP_RegisterCallback(CRYP_HandleTypeDef *hcryp, HAL_CRYP_CallbackIDTypeDef CallbackID, pCRYP_CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hcryp->ErrorCode |= HAL_CRYP_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+  /* Process locked */
+  __HAL_LOCK(hcryp);
+
+  if (hcryp->State == HAL_CRYP_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case HAL_CRYP_INPUT_COMPLETE_CB_ID :
+        hcryp->InCpltCallback = pCallback;
+        break;
+
+      case HAL_CRYP_OUTPUT_COMPLETE_CB_ID :
+        hcryp->OutCpltCallback = pCallback;
+        break;
+
+      case HAL_CRYP_ERROR_CB_ID :
+        hcryp->ErrorCallback = pCallback;
+        break;
+
+      case HAL_CRYP_MSPINIT_CB_ID :
+        hcryp->MspInitCallback = pCallback;
+        break;
+
+      case HAL_CRYP_MSPDEINIT_CB_ID :
+        hcryp->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hcryp->ErrorCode |= HAL_CRYP_ERROR_INVALID_CALLBACK;
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (hcryp->State == HAL_CRYP_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_CRYP_MSPINIT_CB_ID :
+        hcryp->MspInitCallback = pCallback;
+        break;
+
+      case HAL_CRYP_MSPDEINIT_CB_ID :
+        hcryp->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hcryp->ErrorCode |= HAL_CRYP_ERROR_INVALID_CALLBACK;
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hcryp->ErrorCode |= HAL_CRYP_ERROR_INVALID_CALLBACK;
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hcryp);
+
+  return status;
+}
+
+/**
+  * @brief  Unregister an CRYP Callback
+  *         CRYP callback is redirected to the weak predefined callback
+  * @param hcryp cryp handle
+  * @param CallbackID ID of the callback to be unregistered
+  *        This parameter can be one of the following values:
+  *          @arg @ref HAL_CRYP_INPUT_COMPLETE_CB_ID Input FIFO transfer completed callback ID
+  *          @arg @ref HAL_CRYP_OUTPUT_COMPLETE_CB_ID Output FIFO transfer completed callback ID
+  *          @arg @ref HAL_CRYP_ERROR_CB_ID Error callback ID
+  *          @arg @ref HAL_CRYP_MSPINIT_CB_ID MspInit callback ID
+  *          @arg @ref HAL_CRYP_MSPDEINIT_CB_ID MspDeInit callback ID
+  * @retval status
+  */
+HAL_StatusTypeDef HAL_CRYP_UnRegisterCallback(CRYP_HandleTypeDef *hcryp, HAL_CRYP_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hcryp);
+
+  if (hcryp->State == HAL_CRYP_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case HAL_CRYP_INPUT_COMPLETE_CB_ID :
+        hcryp->InCpltCallback = HAL_CRYP_InCpltCallback;  /* Legacy weak  InCpltCallback  */
+        break;
+
+      case HAL_CRYP_OUTPUT_COMPLETE_CB_ID :
+        hcryp->OutCpltCallback = HAL_CRYP_OutCpltCallback;         /* Legacy weak OutCpltCallback       */
+        break;
+
+      case HAL_CRYP_ERROR_CB_ID :
+        hcryp->ErrorCallback = HAL_CRYP_ErrorCallback;           /* Legacy weak ErrorCallback        */
+        break;
+
+      case HAL_CRYP_MSPINIT_CB_ID :
+        hcryp->MspInitCallback = HAL_CRYP_MspInit;
+        break;
+
+      case HAL_CRYP_MSPDEINIT_CB_ID :
+        hcryp->MspDeInitCallback = HAL_CRYP_MspDeInit;
+        break;
+
+      default :
+        /* Update the error code */
+        hcryp->ErrorCode |= HAL_CRYP_ERROR_INVALID_CALLBACK;
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (hcryp->State == HAL_CRYP_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_CRYP_MSPINIT_CB_ID :
+        hcryp->MspInitCallback = HAL_CRYP_MspInit;
+        break;
+
+      case HAL_CRYP_MSPDEINIT_CB_ID :
+        hcryp->MspDeInitCallback = HAL_CRYP_MspDeInit;
+        break;
+
+      default :
+        /* Update the error code */
+        hcryp->ErrorCode |= HAL_CRYP_ERROR_INVALID_CALLBACK;
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hcryp->ErrorCode |= HAL_CRYP_ERROR_INVALID_CALLBACK;;
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hcryp);
+
+  return status;
+}
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+
+#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U)
+/**
+  * @brief  Request CRYP processing suspension when in interruption mode.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module.
+  * @note   Set the handle field SuspendRequest to the appropriate value so that
+  *         the on-going CRYP processing is suspended as soon as the required
+  *         conditions are met.
+  * @note   HAL_CRYP_ProcessSuspend() can only be invoked when the processing is done
+  *         in non-blocking interrupt mode.
+  * @note   It is advised not to suspend the CRYP processing when the DMA controller
+  *         is managing the data transfer.
+  * @retval None
+  */
+void HAL_CRYP_ProcessSuspend(CRYP_HandleTypeDef *hcryp)
+{
+  /* Set Handle SuspendRequest field */
+  hcryp->SuspendRequest = HAL_CRYP_SUSPEND;
+}
+
+
+
+/**
+  * @brief  CRYP processing suspension and peripheral internal parameters storage.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @note   peripheral internal parameters are stored to be readily available when
+  *         suspended processing is resumed later on.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CRYP_Suspend(CRYP_HandleTypeDef *hcryp)
+{
+  HAL_CRYP_STATETypeDef state;
+
+  /* Request suspension */
+  HAL_CRYP_ProcessSuspend(hcryp);
+
+  do
+  {
+    state = HAL_CRYP_GetState(hcryp);
+  } while ((state != HAL_CRYP_STATE_SUSPENDED) && (state != HAL_CRYP_STATE_READY));
+
+  if (HAL_CRYP_GetState(hcryp) == HAL_CRYP_STATE_READY)
+  {
+    /* Processing was already over or was about to end. No suspension done */
+    return HAL_ERROR;
+  }
+  else
+  {
+    /* Suspend Processing */
+
+    /* If authentication algorithms on-going, carry out first saving steps
+       before disable the peripheral */
+    if ((hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC) || \
+         (hcryp->Init.Algorithm == CRYP_AES_CCM))
+    {
+        /* Save Suspension registers */
+        CRYP_Read_SuspendRegisters(hcryp, hcryp->SUSPxR_saved);
+        /* Save Key */
+        CRYP_Read_KeyRegisters(hcryp, hcryp->Key_saved, hcryp->Init.KeySize);
+        /* Save IV */
+        CRYP_Read_IVRegisters(hcryp, hcryp->IV_saved);
+    }
+    /* Disable AES */
+    __HAL_CRYP_DISABLE(hcryp);
+
+    /* Save low-priority block CRYP handle parameters */
+    hcryp->Init_saved              = hcryp->Init;
+    hcryp->pCrypInBuffPtr_saved    = hcryp->pCrypInBuffPtr;
+    hcryp->pCrypOutBuffPtr_saved   = hcryp->pCrypOutBuffPtr;
+    hcryp->CrypInCount_saved       = hcryp->CrypInCount;
+    hcryp->CrypOutCount_saved      = hcryp->CrypOutCount;
+    hcryp->Phase_saved             = hcryp->Phase;
+    hcryp->State_saved             = hcryp->State;
+    hcryp->Size_saved              = ( (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD) ? (hcryp->Size /4U) : hcryp->Size);
+    hcryp->SizesSum_saved          = hcryp->SizesSum;
+    hcryp->AutoKeyDerivation_saved = hcryp->AutoKeyDerivation;
+    hcryp->CrypHeaderCount_saved   = hcryp->CrypHeaderCount;
+    hcryp->SuspendRequest          = HAL_CRYP_SUSPEND_NONE;
+
+    if ((hcryp->Init.Algorithm == CRYP_AES_CBC) || \
+        (hcryp->Init.Algorithm == CRYP_AES_CTR))
+    {
+      /* Save Initialisation Vector registers */
+      CRYP_Read_IVRegisters(hcryp, hcryp->IV_saved);
+    }
+
+    /* Save Control register */
+    hcryp->CR_saved = hcryp->Instance->CR;
+
+  }
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  CRYP processing resumption.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @note   Processing restarts at the exact point where it was suspended, based
+  *         on the parameters saved at suspension time.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CRYP_Resume(CRYP_HandleTypeDef *hcryp)
+{
+  /* Check the CRYP handle allocation */
+  if (hcryp == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  if (hcryp->State_saved != HAL_CRYP_STATE_SUSPENDED)
+  {
+    /* CRYP was not suspended */
+    return HAL_ERROR;
+  }
+  else
+  {
+
+    /* Restore low-priority block CRYP handle parameters */
+    hcryp->Init            = hcryp->Init_saved;
+    hcryp->State           = hcryp->State_saved;
+
+    /* Chaining algorithms case */
+    if ((hcryp->Init_saved.Algorithm == CRYP_AES_ECB) || \
+        (hcryp->Init_saved.Algorithm == CRYP_AES_CBC) || \
+        (hcryp->Init_saved.Algorithm == CRYP_AES_CTR))
+    {
+      /* Restore low-priority block CRYP handle parameters */
+      hcryp->AutoKeyDerivation = hcryp->AutoKeyDerivation_saved;
+
+      if ((hcryp->Init.Algorithm == CRYP_AES_CBC) || \
+        (hcryp->Init.Algorithm == CRYP_AES_CTR))
+      {
+        hcryp->Init.pInitVect     = hcryp->IV_saved;
+      }
+      __HAL_CRYP_DISABLE(hcryp);
+      (void) HAL_CRYP_Init(hcryp);
+    }
+    else    /* Authentication algorithms case */
+    {
+      /* Restore low-priority block CRYP handle parameters */
+      hcryp->Phase           = hcryp->Phase_saved;
+      hcryp->CrypHeaderCount = hcryp->CrypHeaderCount_saved;
+      hcryp->SizesSum        = hcryp->SizesSum_saved;
+
+      /* Disable AES and write-back SUSPxR registers */;
+      __HAL_CRYP_DISABLE(hcryp);
+      /* Restore AES Suspend Registers */
+      CRYP_Write_SuspendRegisters(hcryp, hcryp->SUSPxR_saved);
+      /* Restore Control,  Key and IV Registers, then enable AES */
+      hcryp->Instance->CR = hcryp->CR_saved;
+      CRYP_Write_KeyRegisters(hcryp, hcryp->Key_saved, hcryp->Init.KeySize);
+      CRYP_Write_IVRegisters(hcryp, hcryp->IV_saved);
+
+      /* At the same time, set handle state back to READY to be able to resume the AES calculations
+      without the processing APIs returning HAL_BUSY when called. */
+      hcryp->State        = HAL_CRYP_STATE_READY;
+    }
+
+
+    /* Resume low-priority block processing under IT */
+    hcryp->ResumingFlag = 1U;
+    if (READ_BIT(hcryp->CR_saved, AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT)
+    {
+      if (HAL_CRYP_Encrypt_IT(hcryp, hcryp->pCrypInBuffPtr_saved, hcryp->Size_saved, hcryp->pCrypOutBuffPtr_saved) != HAL_OK)
+      {
+        return HAL_ERROR;
+      }
+    }
+    else
+    {
+      if (HAL_CRYP_Decrypt_IT(hcryp, hcryp->pCrypInBuffPtr_saved, hcryp->Size_saved, hcryp->pCrypOutBuffPtr_saved) != HAL_OK)
+      {
+        return HAL_ERROR;
+      }
+    }
+  }
+  return HAL_OK;
+}
+#endif /* defined (USE_HAL_CRYP_SUSPEND_RESUME) */
+
+/**
+  * @}
+  */
+
+/** @defgroup CRYP_Exported_Functions_Group2 Encryption Decryption functions
+  * @brief    Encryption Decryption functions.
+  *
+@verbatim
+  ==============================================================================
+                      ##### Encrypt Decrypt  functions #####
+  ==============================================================================
+    [..]  This section provides API allowing to Encrypt/Decrypt Data following
+          Standard DES/TDES or AES, and Algorithm configured by the user:
+      (+) Standard DES/TDES only supported by CRYP1 peripheral, below list of Algorithm supported :
+           - Electronic Code Book(ECB)
+           - Cipher Block Chaining (CBC)
+      (+) Standard AES  supported by CRYP1 peripheral & TinyAES, list of Algorithm supported:
+           - Electronic Code Book(ECB)
+           - Cipher Block Chaining (CBC)
+           - Counter mode (CTR)
+           - Cipher Block Chaining (CBC)
+           - Counter mode (CTR)
+           - Galois/counter mode (GCM)
+           - Counter with Cipher Block Chaining-Message(CCM)
+    [..]  Three processing functions are available:
+      (+) Polling mode : HAL_CRYP_Encrypt & HAL_CRYP_Decrypt
+      (+) Interrupt mode : HAL_CRYP_Encrypt_IT & HAL_CRYP_Decrypt_IT
+      (+) DMA mode : HAL_CRYP_Encrypt_DMA & HAL_CRYP_Decrypt_DMA
+
+@endverbatim
+  * @{
+  */
+
+/* GCM message structure additional details
+
+                                  ICB
+          +-------------------------------------------------------+
+          |       Initialization vector (IV)      |  Counter      |
+          |----------------|----------------|-----------|---------|
+         127              95                63            31       0
+
+
+              Bit Number    Register           Contents
+              ----------   ---------------       -----------
+              127 ...96    CRYP_IV1R[31:0]     ICB[127:96]
+              95  ...64    CRYP_IV1L[31:0]     B0[95:64]
+              63 ... 32    CRYP_IV0R[31:0]     ICB[63:32]
+              31 ... 0     CRYP_IV0L[31:0]     ICB[31:0], where 32-bit counter= 0x2
+
+
+
+                                 GCM last block definition
+          +-------------------------------------------------------------------+
+          |  Bit[0]   |  Bit[32]           |  Bit[64]  | Bit[96]              |
+          |-----------|--------------------|-----------|----------------------|
+          |   0x0     | Header length[31:0]|     0x0   | Payload length[31:0] |
+          |-----------|--------------------|-----------|----------------------|
+
+*/
+
+/* CCM message blocks description
+
+         (##) B0 block  : According to NIST Special Publication 800-38C,
+            The first block B0 is formatted as follows, where l(m) is encoded in
+            most-significant-byte first order:
+
+                Octet Number   Contents
+                ------------   ---------
+                0              Flags
+                1 ... 15-q     Nonce N
+                16-q ... 15    Q
+
+            the Flags field is formatted as follows:
+
+                Bit Number   Contents
+                ----------   ----------------------
+                7            Reserved (always zero)
+                6            Adata
+                5 ... 3      (t-2)/2
+                2 ... 0      [q-1]3
+
+              - Q: a bit string representation of the octet length of P (plaintext)
+              - q The octet length of the binary representation of the octet length of the payload
+              - A nonce (N), n The octet length of the where n+q=15.
+              - Flags: most significant octet containing four flags for control information,
+              - t The octet length of the MAC.
+         (##) B1 block (header) : associated data length(a) concatenated with Associated Data (A)
+              the associated data length expressed in bytes (a) defined as below:
+            - If 0 < a < 216-28, then it is encoded as [a]16, i.e. two octets
+            - If 216-28 < a < 232, then it is encoded as 0xff || 0xfe || [a]32, i.e. six octets
+            - If 232 < a < 264, then it is encoded as 0xff || 0xff || [a]64, i.e. ten octets
+         (##) CTRx block  : control blocks
+            - Generation of CTR1 from first block B0 information :
+              equal to B0 with first 5 bits zeroed and most significant bits storing octet
+              length of P also zeroed, then incremented by one
+
+                Bit Number    Register           Contents
+                ----------   ---------------       -----------
+                127 ...96    CRYP_IV1R[31:0]     B0[127:96], where Q length bits are set to 0, except for
+                                                 bit 0 that is set to 1
+                95  ...64    CRYP_IV1L[31:0]     B0[95:64]
+                63 ... 32    CRYP_IV0R[31:0]     B0[63:32]
+                31 ... 0     CRYP_IV0L[31:0]     B0[31:0], where flag bits set to 0
+
+            - Generation of CTR0: same as CTR1 with bit[0] set to zero.
+
+*/
+
+/**
+  * @brief  Encryption mode.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @param  Input Pointer to the input buffer (plaintext)
+  * @param  Size Length of the plaintext buffer in bytes or words (depending upon DataWidthUnit field)
+  * @param  Output Pointer to the output buffer(ciphertext)
+  * @param  Timeout Specify Timeout value
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CRYP_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output, uint32_t Timeout)
+{
+  uint32_t algo;
+  HAL_StatusTypeDef status;
+#ifdef  USE_FULL_ASSERT
+  uint32_t algo_assert = (hcryp->Instance->CR) & AES_CR_CHMOD;
+
+  /* Check input buffer size */
+  assert_param(IS_CRYP_BUFFERSIZE(algo_assert, hcryp->Init.DataWidthUnit, Size));
+#endif /* USE_FULL_ASSERT */
+
+  if (hcryp->State == HAL_CRYP_STATE_READY)
+  {
+    /* Change state Busy */
+    hcryp->State = HAL_CRYP_STATE_BUSY;
+
+    /* Process locked */
+    __HAL_LOCK(hcryp);
+
+    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/
+    hcryp->CrypInCount = 0U;
+    hcryp->CrypOutCount = 0U;
+    hcryp->pCrypInBuffPtr = Input;
+    hcryp->pCrypOutBuffPtr = Output;
+
+    /*  Calculate Size parameter in Byte*/
+    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
+    {
+      hcryp->Size = Size * 4U;
+    }
+    else
+    {
+      hcryp->Size = Size;
+    }
+
+    /* Set the operating mode*/
+    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_ENCRYPT);
+
+    /* algo get algorithm selected */
+    algo = hcryp->Instance->CR & AES_CR_CHMOD;
+
+    switch (algo)
+    {
+
+      case CRYP_AES_ECB:
+      case CRYP_AES_CBC:
+      case CRYP_AES_CTR:
+
+        /* AES encryption */
+        status = CRYP_AES_Encrypt(hcryp, Timeout);
+        break;
+
+      case CRYP_AES_GCM_GMAC:
+
+        /* AES GCM encryption */
+        status = CRYP_AESGCM_Process(hcryp, Timeout) ;
+        break;
+
+      case CRYP_AES_CCM:
+
+        /* AES CCM encryption */
+        status = CRYP_AESCCM_Process(hcryp, Timeout);
+        break;
+
+      default:
+        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
+        status = HAL_ERROR;
+        break;
+    }
+
+    if (status == HAL_OK)
+    {
+      /* Change the CRYP peripheral state */
+      hcryp->State = HAL_CRYP_STATE_READY;
+
+      /* Process unlocked */
+      __HAL_UNLOCK(hcryp);
+    }
+  }
+  else
+  {
+    /* Busy error code field */
+    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
+    status = HAL_ERROR;
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Decryption mode.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @param  Input Pointer to the input buffer (ciphertext )
+  * @param  Size Length of the plaintext buffer in bytes or words (depending upon DataWidthUnit field)
+  * @param  Output Pointer to the output buffer(plaintext)
+  * @param  Timeout Specify Timeout value
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CRYP_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output, uint32_t Timeout)
+{
+  HAL_StatusTypeDef status;
+  uint32_t algo;
+#ifdef  USE_FULL_ASSERT
+  uint32_t algo_assert = (hcryp->Instance->CR) & AES_CR_CHMOD;
+
+  /* Check input buffer size */
+  assert_param(IS_CRYP_BUFFERSIZE(algo_assert, hcryp->Init.DataWidthUnit, Size));
+#endif /* USE_FULL_ASSERT */
+
+  if (hcryp->State == HAL_CRYP_STATE_READY)
+  {
+    /* Change state Busy */
+    hcryp->State = HAL_CRYP_STATE_BUSY;
+
+    /* Process locked */
+    __HAL_LOCK(hcryp);
+
+    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr  parameters*/
+    hcryp->CrypInCount = 0U;
+    hcryp->CrypOutCount = 0U;
+    hcryp->pCrypInBuffPtr = Input;
+    hcryp->pCrypOutBuffPtr = Output;
+
+    /*  Calculate Size parameter in Byte*/
+    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
+    {
+      hcryp->Size = Size * 4U;
+    }
+    else
+    {
+      hcryp->Size = Size;
+    }
+
+    /* Set Decryption operating mode*/
+    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT);
+
+    /* algo get algorithm selected */
+    algo = hcryp->Instance->CR & AES_CR_CHMOD;
+
+    switch (algo)
+    {
+
+      case CRYP_AES_ECB:
+      case CRYP_AES_CBC:
+      case CRYP_AES_CTR:
+
+        /* AES decryption */
+        status = CRYP_AES_Decrypt(hcryp, Timeout);
+        break;
+
+      case CRYP_AES_GCM_GMAC:
+
+        /* AES GCM decryption */
+        status = CRYP_AESGCM_Process(hcryp, Timeout) ;
+        break;
+
+      case CRYP_AES_CCM:
+
+        /* AES CCM decryption */
+        status = CRYP_AESCCM_Process(hcryp, Timeout);
+        break;
+
+      default:
+        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
+        status = HAL_ERROR;
+        break;
+    }
+
+    if (status == HAL_OK)
+    {
+      /* Change the CRYP peripheral state */
+      hcryp->State = HAL_CRYP_STATE_READY;
+
+      /* Process unlocked */
+      __HAL_UNLOCK(hcryp);
+    }
+  }
+  else
+  {
+    /* Busy error code field */
+    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
+    status = HAL_ERROR;
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Encryption in interrupt mode.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @param  Input Pointer to the input buffer (plaintext)
+  * @param  Size Length of the plaintext buffer in bytes or words (depending upon DataWidthUnit field)
+  * @param  Output Pointer to the output buffer(ciphertext)
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CRYP_Encrypt_IT(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output)
+{
+  HAL_StatusTypeDef status;
+  uint32_t algo;
+#ifdef  USE_FULL_ASSERT
+  uint32_t algo_assert = (hcryp->Instance->CR) & AES_CR_CHMOD;
+
+  /* Check input buffer size */
+  assert_param(IS_CRYP_BUFFERSIZE(algo_assert, hcryp->Init.DataWidthUnit, Size));
+#endif /* USE_FULL_ASSERT */
+
+  if (hcryp->State == HAL_CRYP_STATE_READY)
+  {
+    /* Change state Busy */
+    hcryp->State = HAL_CRYP_STATE_BUSY;
+
+    /* Process locked */
+    __HAL_LOCK(hcryp);
+
+    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/
+#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U)
+   if (hcryp->ResumingFlag == 1U)
+   {
+     hcryp->ResumingFlag = 0U;
+     if (hcryp->Phase != CRYP_PHASE_HEADER_SUSPENDED)
+     {
+       hcryp->CrypInCount = (uint16_t) hcryp->CrypInCount_saved;
+       hcryp->CrypOutCount = (uint16_t) hcryp->CrypOutCount_saved;
+     }
+     else
+     {
+    hcryp->CrypInCount = 0U;
+    hcryp->CrypOutCount = 0U;
+     }
+   }
+   else
+#endif  /* USE_HAL_CRYP_SUSPEND_RESUME */
+   {
+    hcryp->CrypInCount = 0U;
+    hcryp->CrypOutCount = 0U;
+   }
+
+    hcryp->pCrypInBuffPtr = Input;
+    hcryp->pCrypOutBuffPtr = Output;
+
+    /*  Calculate Size parameter in Byte*/
+    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
+    {
+      hcryp->Size = Size * 4U;
+    }
+    else
+    {
+      hcryp->Size = Size;
+    }
+
+    /* Set encryption operating mode*/
+    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_ENCRYPT);
+
+    /* algo get algorithm selected */
+    algo = hcryp->Instance->CR & AES_CR_CHMOD;
+
+    switch (algo)
+    {
+
+      case CRYP_AES_ECB:
+      case CRYP_AES_CBC:
+      case CRYP_AES_CTR:
+
+        /* AES encryption */
+        status = CRYP_AES_Encrypt_IT(hcryp);
+        break;
+
+      case CRYP_AES_GCM_GMAC:
+
+        /* AES GCM encryption */
+        status = CRYP_AESGCM_Process_IT(hcryp) ;
+        break;
+
+      case CRYP_AES_CCM:
+
+        /* AES CCM encryption */
+        status = CRYP_AESCCM_Process_IT(hcryp);
+        break;
+
+      default:
+        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
+        status = HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Busy error code field */
+    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
+    status = HAL_ERROR;
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Decryption in interrupt mode.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @param  Input Pointer to the input buffer (ciphertext )
+  * @param  Size Length of the plaintext buffer in bytes or words (depending upon DataWidthUnit field)
+  * @param  Output Pointer to the output buffer(plaintext)
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CRYP_Decrypt_IT(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output)
+{
+  HAL_StatusTypeDef status;
+  uint32_t algo;
+#ifdef  USE_FULL_ASSERT
+  uint32_t algo_assert = (hcryp->Instance->CR) & AES_CR_CHMOD;
+
+  /* Check input buffer size */
+  assert_param(IS_CRYP_BUFFERSIZE(algo_assert, hcryp->Init.DataWidthUnit, Size));
+#endif /* USE_FULL_ASSERT */
+
+  if (hcryp->State == HAL_CRYP_STATE_READY)
+  {
+    /* Change state Busy */
+    hcryp->State = HAL_CRYP_STATE_BUSY;
+
+    /* Process locked */
+    __HAL_LOCK(hcryp);
+
+    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/
+#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U)
+   if (hcryp->ResumingFlag == 1U)
+   {
+     hcryp->ResumingFlag = 0U;
+     if (hcryp->Phase != CRYP_PHASE_HEADER_SUSPENDED)
+     {
+       hcryp->CrypInCount = (uint16_t) hcryp->CrypInCount_saved;
+       hcryp->CrypOutCount = (uint16_t) hcryp->CrypOutCount_saved;
+     }
+     else
+     {
+    hcryp->CrypInCount = 0U;
+    hcryp->CrypOutCount = 0U;
+     }
+   }
+   else
+#endif  /* USE_HAL_CRYP_SUSPEND_RESUME */
+   {
+     hcryp->CrypInCount = 0U;
+     hcryp->CrypOutCount = 0U;
+   }
+    hcryp->pCrypInBuffPtr = Input;
+    hcryp->pCrypOutBuffPtr = Output;
+
+    /*  Calculate Size parameter in Byte*/
+    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
+    {
+      hcryp->Size = Size * 4U;
+    }
+    else
+    {
+      hcryp->Size = Size;
+    }
+
+    /* Set decryption operating mode*/
+    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT);
+
+    /* algo get algorithm selected */
+    algo = hcryp->Instance->CR & AES_CR_CHMOD;
+
+    switch (algo)
+    {
+
+      case CRYP_AES_ECB:
+      case CRYP_AES_CBC:
+      case CRYP_AES_CTR:
+
+        /* AES decryption */
+        status = CRYP_AES_Decrypt_IT(hcryp);
+        break;
+
+      case CRYP_AES_GCM_GMAC:
+
+        /* AES GCM decryption */
+        status = CRYP_AESGCM_Process_IT(hcryp) ;
+        break;
+
+      case CRYP_AES_CCM:
+
+        /* AES CCM decryption */
+        status = CRYP_AESCCM_Process_IT(hcryp);
+        break;
+
+      default:
+        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
+        status = HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Busy error code field */
+    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
+    status = HAL_ERROR;
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Encryption in DMA mode.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @param  Input Pointer to the input buffer (plaintext)
+  * @param  Size Length of the plaintext buffer in bytes or words (depending upon DataWidthUnit field)
+  * @param  Output Pointer to the output buffer(ciphertext)
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CRYP_Encrypt_DMA(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output)
+{
+  HAL_StatusTypeDef status;
+  uint32_t algo;
+  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
+#ifdef  USE_FULL_ASSERT
+  uint32_t algo_assert = (hcryp->Instance->CR) & AES_CR_CHMOD;
+
+  /* Check input buffer size */
+  assert_param(IS_CRYP_BUFFERSIZE(algo_assert, hcryp->Init.DataWidthUnit, Size));
+#endif /* USE_FULL_ASSERT */
+
+  if (hcryp->State == HAL_CRYP_STATE_READY)
+  {
+    /* Change state Busy */
+    hcryp->State = HAL_CRYP_STATE_BUSY;
+
+    /* Process locked */
+    __HAL_LOCK(hcryp);
+
+    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/
+    hcryp->CrypInCount = 0U;
+    hcryp->CrypOutCount = 0U;
+    hcryp->pCrypInBuffPtr = Input;
+    hcryp->pCrypOutBuffPtr = Output;
+
+    /*  Calculate Size parameter in Byte*/
+    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
+    {
+      hcryp->Size = Size * 4U;
+    }
+    else
+    {
+      hcryp->Size = Size;
+    }
+
+    /* Set encryption operating mode*/
+    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_ENCRYPT);
+
+    /* algo get algorithm selected */
+    algo = hcryp->Instance->CR & AES_CR_CHMOD;
+
+    switch (algo)
+    {
+
+      case CRYP_AES_ECB:
+      case CRYP_AES_CBC:
+      case CRYP_AES_CTR:
+
+        if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
+        {
+          if (hcryp->KeyIVConfig == 1U)
+          {
+            /* If the Key and IV configuration has to be done only once
+               and if it has already been done, skip it */
+            DoKeyIVConfig = 0U;
+          }
+          else
+          {
+            /* If the Key and IV configuration has to be done only once
+               and if it has not been done already, do it and set KeyIVConfig
+               to keep track it won't have to be done again next time */
+            hcryp->KeyIVConfig = 1U;
+          }
+        }
+
+        if (DoKeyIVConfig == 1U)
+        {
+          /*  Set the Key*/
+          CRYP_SetKey(hcryp, hcryp->Init.KeySize);
+
+          /* Set the Initialization Vector*/
+          if (hcryp->Init.Algorithm != CRYP_AES_ECB)
+          {
+            hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
+            hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U);
+            hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U);
+            hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U);
+          }
+        } /* if (DoKeyIVConfig == 1U) */
+
+        /* Set the phase */
+        hcryp->Phase = CRYP_PHASE_PROCESS;
+
+        /* Start DMA process transfer for AES */
+        CRYP_SetDMAConfig(hcryp, (uint32_t)(hcryp->pCrypInBuffPtr), (hcryp->Size / 4U), (uint32_t)(hcryp->pCrypOutBuffPtr));
+        status = HAL_OK;
+        break;
+
+      case CRYP_AES_GCM_GMAC:
+
+        /* AES GCM encryption */
+        status = CRYP_AESGCM_Process_DMA(hcryp) ;
+        break;
+
+      case CRYP_AES_CCM:
+
+        /* AES CCM encryption */
+        status = CRYP_AESCCM_Process_DMA(hcryp);
+        break;
+
+      default:
+        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
+        status = HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Busy error code field */
+    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
+    status = HAL_ERROR;
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Decryption in DMA mode.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @param  Input Pointer to the input buffer (ciphertext )
+  * @param  Size Length of the plaintext buffer in bytes or words (depending upon DataWidthUnit field)
+  * @param  Output Pointer to the output buffer(plaintext)
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CRYP_Decrypt_DMA(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output)
+{
+  HAL_StatusTypeDef status;
+  uint32_t algo;
+#ifdef  USE_FULL_ASSERT
+  uint32_t algo_assert = (hcryp->Instance->CR) & AES_CR_CHMOD;
+
+  /* Check input buffer size */
+  assert_param(IS_CRYP_BUFFERSIZE(algo_assert, hcryp->Init.DataWidthUnit, Size));
+#endif /* USE_FULL_ASSERT */
+
+  if (hcryp->State == HAL_CRYP_STATE_READY)
+  {
+
+    /* Change state Busy */
+    hcryp->State = HAL_CRYP_STATE_BUSY;
+
+    /* Process locked */
+    __HAL_LOCK(hcryp);
+
+    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr, pCrypOutBuffPtr and Size parameters*/
+    hcryp->CrypInCount = 0U;
+    hcryp->CrypOutCount = 0U;
+    hcryp->pCrypInBuffPtr = Input;
+    hcryp->pCrypOutBuffPtr = Output;
+
+    /*  Calculate Size parameter in Byte*/
+    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
+    {
+      hcryp->Size = Size * 4U;
+    }
+    else
+    {
+      hcryp->Size = Size;
+    }
+
+    /* Set decryption operating mode*/
+    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT);
+
+    /* algo get algorithm selected */
+    algo = hcryp->Instance->CR & AES_CR_CHMOD;
+
+    switch (algo)
+    {
+
+      case CRYP_AES_ECB:
+      case CRYP_AES_CBC:
+      case CRYP_AES_CTR:
+
+        /* AES decryption */
+        status = CRYP_AES_Decrypt_DMA(hcryp);
+        break;
+
+      case CRYP_AES_GCM_GMAC:
+
+        /* AES GCM decryption */
+        status = CRYP_AESGCM_Process_DMA(hcryp) ;
+        break;
+
+      case CRYP_AES_CCM:
+
+        /* AES CCM decryption */
+        status = CRYP_AESCCM_Process_DMA(hcryp);
+        break;
+
+      default:
+        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
+        status = HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Busy error code field */
+    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
+    status = HAL_ERROR;
+  }
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup CRYP_Exported_Functions_Group3 CRYP IRQ handler management
+  * @brief    CRYP IRQ handler.
+  *
+@verbatim
+  ==============================================================================
+                ##### CRYP IRQ handler management #####
+  ==============================================================================
+[..]  This section provides CRYP IRQ handler and callback functions.
+      (+) HAL_CRYP_IRQHandler CRYP interrupt request
+      (+) HAL_CRYP_InCpltCallback input data transfer complete callback
+      (+) HAL_CRYP_OutCpltCallback output data transfer complete callback
+      (+) HAL_CRYP_ErrorCallback  CRYP error callback
+      (+) HAL_CRYP_GetState return the CRYP state
+      (+) HAL_CRYP_GetError return the CRYP error code
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  This function handles cryptographic interrupt request.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @retval None
+  */
+void HAL_CRYP_IRQHandler(CRYP_HandleTypeDef *hcryp)
+{
+
+  /* Check if error occurred */
+  if (__HAL_CRYP_GET_IT_SOURCE(hcryp,CRYP_IT_ERRIE) != RESET)
+  {
+    /* If write Error occurred */
+    if (__HAL_CRYP_GET_FLAG(hcryp,CRYP_IT_WRERR) != RESET)
+    {
+      hcryp->ErrorCode |= HAL_CRYP_ERROR_WRITE;
+    }
+    /* If read Error occurred */
+    if (__HAL_CRYP_GET_FLAG(hcryp,CRYP_IT_RDERR) != RESET)
+    {
+      hcryp->ErrorCode |= HAL_CRYP_ERROR_READ;
+    }
+  }
+
+  if (__HAL_CRYP_GET_FLAG(hcryp, CRYP_IT_CCF) != RESET)
+  {
+    if(__HAL_CRYP_GET_IT_SOURCE(hcryp, CRYP_IT_CCFIE) != RESET)
+  {
+    /* Clear computation complete flag */
+    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+
+    if ((hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC) || (hcryp->Init.Algorithm == CRYP_AES_CCM))
+    {
+
+      /* if header phase */
+      if ((hcryp->Instance->CR & CRYP_PHASE_HEADER) == CRYP_PHASE_HEADER)
+      {
+        CRYP_GCMCCM_SetHeaderPhase_IT(hcryp);
+      }
+      else  /* if payload phase */
+      {
+        CRYP_GCMCCM_SetPayloadPhase_IT(hcryp);
+      }
+    }
+    else  /* AES Algorithm ECB,CBC or CTR*/
+    {
+      CRYP_AES_IT(hcryp);
+    }
+  }
+}
+}
+
+/**
+  * @brief  Return the CRYP error code.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *                 the configuration information for the  CRYP peripheral
+  * @retval CRYP error code
+  */
+uint32_t HAL_CRYP_GetError(CRYP_HandleTypeDef *hcryp)
+{
+  return hcryp->ErrorCode;
+}
+
+/**
+  * @brief  Returns the CRYP state.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module.
+  * @retval HAL state
+  */
+HAL_CRYP_STATETypeDef HAL_CRYP_GetState(CRYP_HandleTypeDef *hcryp)
+{
+  return hcryp->State;
+}
+
+/**
+  * @brief  Input FIFO transfer completed callback.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module.
+  * @retval None
+  */
+__weak void HAL_CRYP_InCpltCallback(CRYP_HandleTypeDef *hcryp)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hcryp);
+
+  /* NOTE : This function should not be modified; when the callback is needed,
+            the HAL_CRYP_InCpltCallback can be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Output FIFO transfer completed callback.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module.
+  * @retval None
+  */
+__weak void HAL_CRYP_OutCpltCallback(CRYP_HandleTypeDef *hcryp)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hcryp);
+
+  /* NOTE : This function should not be modified; when the callback is needed,
+            the HAL_CRYP_OutCpltCallback can be implemented in the user file
+   */
+}
+
+/**
+  * @brief  CRYP error callback.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module.
+  * @retval None
+  */
+__weak void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hcryp);
+
+  /* NOTE : This function should not be modified; when the callback is needed,
+            the HAL_CRYP_ErrorCallback can be implemented in the user file
+   */
+}
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+/** @addtogroup CRYP_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief  Encryption in ECB/CBC & CTR Algorithm with AES Standard
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure
+  * @param  Timeout specify Timeout value
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef CRYP_AES_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
+{
+  uint16_t incount;  /* Temporary CrypInCount Value */
+  uint16_t outcount;  /* Temporary CrypOutCount Value */
+  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
+
+  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
+  {
+    if (hcryp->KeyIVConfig == 1U)
+    {
+      /* If the Key and IV configuration has to be done only once
+         and if it has already been done, skip it */
+      DoKeyIVConfig = 0U;
+    }
+    else
+    {
+      /* If the Key and IV configuration has to be done only once
+         and if it has not been done already, do it and set KeyIVConfig
+         to keep track it won't have to be done again next time */
+      hcryp->KeyIVConfig = 1U;
+    }
+  }
+
+  if (DoKeyIVConfig == 1U)
+  {
+    /*  Set the Key*/
+    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
+
+    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
+    {
+      /* Set the Initialization Vector*/
+      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
+      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U);
+      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U);
+      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U);
+    }
+  } /* if (DoKeyIVConfig == 1U) */
+
+  /* Set the phase */
+  hcryp->Phase = CRYP_PHASE_PROCESS;
+
+  /* Enable CRYP */
+  __HAL_CRYP_ENABLE(hcryp);
+
+  incount = hcryp->CrypInCount;
+  outcount = hcryp->CrypOutCount;
+  while ((incount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
+  {
+    /* Write plain Ddta and get cipher data */
+    CRYP_AES_ProcessData(hcryp, Timeout);
+    incount = hcryp->CrypInCount;
+    outcount = hcryp->CrypOutCount;
+  }
+
+  /* Disable CRYP */
+  __HAL_CRYP_DISABLE(hcryp);
+
+  /* Change the CRYP state */
+  hcryp->State = HAL_CRYP_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Encryption in ECB/CBC & CTR mode with AES Standard using interrupt mode
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef CRYP_AES_Encrypt_IT(CRYP_HandleTypeDef *hcryp)
+{
+  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
+
+  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
+  {
+    if (hcryp->KeyIVConfig == 1U)
+    {
+      /* If the Key and IV configuration has to be done only once
+         and if it has already been done, skip it */
+      DoKeyIVConfig = 0U;
+    }
+    else
+    {
+      /* If the Key and IV configuration has to be done only once
+         and if it has not been done already, do it and set KeyIVConfig
+         to keep track it won't have to be done again next time */
+      hcryp->KeyIVConfig = 1U;
+    }
+  }
+
+  if (DoKeyIVConfig == 1U)
+  {
+    /*  Set the Key*/
+    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
+
+    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
+    {
+      /* Set the Initialization Vector*/
+      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
+      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U);
+      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U);
+      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U);
+    }
+  } /* if (DoKeyIVConfig == 1U) */
+
+  /* Set the phase */
+  hcryp->Phase = CRYP_PHASE_PROCESS;
+
+  if (hcryp->Size != 0U)
+  {
+
+    /* Enable computation complete flag and error interrupts */
+    __HAL_CRYP_ENABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
+
+    /* Enable CRYP */
+    __HAL_CRYP_ENABLE(hcryp);
+
+    /* Write the input block in the IN FIFO */
+    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+    hcryp->CrypInCount++;
+    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+    hcryp->CrypInCount++;
+    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+    hcryp->CrypInCount++;
+    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+    hcryp->CrypInCount++;
+  }
+  else
+  {
+    /* Change the CRYP state */
+    hcryp->State = HAL_CRYP_STATE_READY;
+
+    /* Process unlocked */
+    __HAL_UNLOCK(hcryp);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Decryption in ECB/CBC & CTR mode with AES Standard
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure
+  * @param  Timeout Specify Timeout value
+  * @retval HAL status
+*/
+static HAL_StatusTypeDef CRYP_AES_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
+{
+  uint16_t incount;  /* Temporary CrypInCount Value */
+  uint16_t outcount;  /* Temporary CrypOutCount Value */
+  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
+
+  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
+  {
+    if (hcryp->KeyIVConfig == 1U)
+    {
+      /* If the Key and IV configuration has to be done only once
+         and if it has already been done, skip it */
+      DoKeyIVConfig = 0U;
+    }
+    else
+    {
+      /* If the Key and IV configuration has to be done only once
+         and if it has not been done already, do it and set KeyIVConfig
+         to keep track it won't have to be done again next time */
+      hcryp->KeyIVConfig = 1U;
+    }
+  }
+
+  if (DoKeyIVConfig == 1U)
+  {
+    /*  Key preparation for ECB/CBC */
+    if (hcryp->Init.Algorithm != CRYP_AES_CTR)   /*ECB or CBC*/
+    {
+      if (hcryp->AutoKeyDerivation == DISABLE)/*Mode 2 Key preparation*/
+      {
+        /* Set key preparation for decryption operating mode*/
+        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION);
+
+        /*  Set the Key*/
+        CRYP_SetKey(hcryp, hcryp->Init.KeySize);
+
+        /* Enable CRYP */
+        __HAL_CRYP_ENABLE(hcryp);
+
+        /* Wait for CCF flag to be raised */
+        if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
+        {
+          /* Disable the CRYP peripheral clock */
+          __HAL_CRYP_DISABLE(hcryp);
+
+          /* Change state & error code*/
+          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
+          hcryp->State = HAL_CRYP_STATE_READY;
+
+          /* Process unlocked */
+          __HAL_UNLOCK(hcryp);
+          return HAL_ERROR;
+        }
+        /* Clear CCF Flag */
+        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+
+        /* Return to decryption operating mode(Mode 3)*/
+        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT);
+      }
+      else /*Mode 4 : decryption & Key preparation*/
+      {
+        /*  Set the Key*/
+        CRYP_SetKey(hcryp, hcryp->Init.KeySize);
+
+        /* Set decryption & Key preparation operating mode*/
+        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT);
+      }
+    }
+    else  /*Algorithm CTR */
+    {
+      /*  Set the Key*/
+      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
+    }
+
+    /* Set IV */
+    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
+    {
+      /* Set the Initialization Vector*/
+      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
+      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U);
+      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U);
+      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U);
+    }
+  } /* if (DoKeyIVConfig == 1U) */
+
+  /* Set the phase */
+  hcryp->Phase = CRYP_PHASE_PROCESS;
+
+  /* Enable CRYP */
+  __HAL_CRYP_ENABLE(hcryp);
+
+  incount = hcryp->CrypInCount;
+  outcount = hcryp->CrypOutCount;
+  while ((incount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
+  {
+    /* Write plain data and get cipher data */
+    CRYP_AES_ProcessData(hcryp, Timeout);
+    incount = hcryp->CrypInCount;
+    outcount = hcryp->CrypOutCount;
+  }
+
+  /* Disable CRYP */
+  __HAL_CRYP_DISABLE(hcryp);
+
+  /* Change the CRYP state */
+  hcryp->State = HAL_CRYP_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+/**
+  * @brief  Decryption in ECB/CBC & CTR mode with AES Standard using interrupt mode
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef CRYP_AES_Decrypt_IT(CRYP_HandleTypeDef *hcryp)
+{
+  __IO uint32_t count = 0U;
+  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
+
+  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
+  {
+    if (hcryp->KeyIVConfig == 1U)
+    {
+      /* If the Key and IV configuration has to be done only once
+         and if it has already been done, skip it */
+      DoKeyIVConfig = 0U;
+    }
+    else
+    {
+      /* If the Key and IV configuration has to be done only once
+         and if it has not been done already, do it and set KeyIVConfig
+         to keep track it won't have to be done again next time */
+      hcryp->KeyIVConfig = 1U;
+    }
+  }
+
+  if (DoKeyIVConfig == 1U)
+  {
+    /*  Key preparation for ECB/CBC */
+    if (hcryp->Init.Algorithm != CRYP_AES_CTR)
+    {
+      if (hcryp->AutoKeyDerivation == DISABLE)/*Mode 2 Key preparation*/
+      {
+        /* Set key preparation for decryption operating mode*/
+        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION);
+
+        /*  Set the Key*/
+        CRYP_SetKey(hcryp, hcryp->Init.KeySize);
+
+        /* Enable CRYP */
+        __HAL_CRYP_ENABLE(hcryp);
+
+        /* Wait for CCF flag to be raised */
+        count = CRYP_TIMEOUT_KEYPREPARATION;
+        do
+        {
+          count-- ;
+          if (count == 0U)
+          {
+            /* Disable the CRYP peripheral clock */
+            __HAL_CRYP_DISABLE(hcryp);
+
+            /* Change state */
+            hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
+            hcryp->State = HAL_CRYP_STATE_READY;
+
+            /* Process unlocked */
+            __HAL_UNLOCK(hcryp);
+            return HAL_ERROR;
+          }
+        }
+        while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF));
+
+        /* Clear CCF Flag */
+        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+
+        /* Return to decryption operating mode(Mode 3)*/
+        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT);
+      }
+      else /*Mode 4 : decryption & key preparation*/
+      {
+        /*  Set the Key*/
+        CRYP_SetKey(hcryp, hcryp->Init.KeySize);
+
+        /* Set decryption & key preparation operating mode*/
+        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT);
+      }
+    }
+    else  /*Algorithm CTR */
+    {
+      /*  Set the Key*/
+      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
+    }
+
+    /* Set IV */
+    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
+    {
+      /* Set the Initialization Vector*/
+      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
+      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U);
+      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U);
+      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U);
+    }
+  } /* if (DoKeyIVConfig == 1U) */
+
+  /* Set the phase */
+  hcryp->Phase = CRYP_PHASE_PROCESS;
+  if (hcryp->Size != 0U)
+  {
+    /* Enable computation complete flag and error interrupts */
+    __HAL_CRYP_ENABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
+
+    /* Enable CRYP */
+    __HAL_CRYP_ENABLE(hcryp);
+
+    /* Write the input block in the IN FIFO */
+    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+    hcryp->CrypInCount++;
+    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+    hcryp->CrypInCount++;
+    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+    hcryp->CrypInCount++;
+    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+    hcryp->CrypInCount++;
+  }
+  else
+  {
+    /* Process locked */
+    __HAL_UNLOCK(hcryp);
+
+    /* Change the CRYP state */
+    hcryp->State = HAL_CRYP_STATE_READY;
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+/**
+  * @brief  Decryption in ECB/CBC & CTR mode with AES Standard using DMA mode
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef CRYP_AES_Decrypt_DMA(CRYP_HandleTypeDef *hcryp)
+{
+  __IO uint32_t count = 0U;
+  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
+
+  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
+  {
+    if (hcryp->KeyIVConfig == 1U)
+    {
+      /* If the Key and IV configuration has to be done only once
+         and if it has already been done, skip it */
+      DoKeyIVConfig = 0U;
+    }
+    else
+    {
+      /* If the Key and IV configuration has to be done only once
+         and if it has not been done already, do it and set KeyIVConfig
+         to keep track it won't have to be done again next time */
+      hcryp->KeyIVConfig = 1U;
+    }
+  }
+
+  if (DoKeyIVConfig == 1U)
+  {
+    /*  Key preparation for ECB/CBC */
+    if (hcryp->Init.Algorithm != CRYP_AES_CTR)
+    {
+      if (hcryp->AutoKeyDerivation == DISABLE)/*Mode 2 key preparation*/
+      {
+        /* Set key preparation for decryption operating mode*/
+        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION);
+
+        /*  Set the Key*/
+        CRYP_SetKey(hcryp, hcryp->Init.KeySize);
+
+        /* Enable CRYP */
+        __HAL_CRYP_ENABLE(hcryp);
+
+        /* Wait for CCF flag to be raised */
+        count = CRYP_TIMEOUT_KEYPREPARATION;
+        do
+        {
+          count-- ;
+          if (count == 0U)
+          {
+            /* Disable the CRYP peripheral clock */
+            __HAL_CRYP_DISABLE(hcryp);
+
+            /* Change state */
+            hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
+            hcryp->State = HAL_CRYP_STATE_READY;
+
+            /* Process unlocked */
+            __HAL_UNLOCK(hcryp);
+            return HAL_ERROR;
+          }
+        }
+        while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF));
+
+        /* Clear CCF Flag */
+        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+
+        /* Return to decryption operating mode(Mode 3)*/
+        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT);
+      }
+      else /*Mode 4 : decryption & key preparation*/
+      {
+        /*  Set the Key*/
+        CRYP_SetKey(hcryp, hcryp->Init.KeySize);
+
+        /* Set decryption & Key preparation operating mode*/
+        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT);
+      }
+    }
+    else  /*Algorithm CTR */
+    {
+      /*  Set the Key*/
+      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
+    }
+
+    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
+    {
+      /* Set the Initialization Vector*/
+      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
+      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U);
+      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U);
+      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U);
+    }
+  } /* if (DoKeyIVConfig == 1U) */
+
+  /* Set the phase */
+  hcryp->Phase = CRYP_PHASE_PROCESS;
+
+  if (hcryp->Size != 0U)
+  {
+    /* Set the input and output addresses and start DMA transfer */
+    CRYP_SetDMAConfig(hcryp, (uint32_t)(hcryp->pCrypInBuffPtr), (hcryp->Size / 4U), (uint32_t)(hcryp->pCrypOutBuffPtr));
+  }
+  else
+  {
+    /* Process unlocked */
+    __HAL_UNLOCK(hcryp);
+
+    /* Change the CRYP state */
+    hcryp->State = HAL_CRYP_STATE_READY;
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  DMA CRYP input data process complete callback.
+  * @param  hdma DMA handle
+  * @retval None
+  */
+static void CRYP_DMAInCplt(DMA_HandleTypeDef *hdma)
+{
+  CRYP_HandleTypeDef *hcryp = (CRYP_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+  uint32_t loopcounter;
+  uint32_t headersize_in_bytes;
+  uint32_t tmp;
+  uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U,  /* 32-bit data type */
+                       0x0U, 0x0000FF00U, 0x0000FFFFU, 0xFF00FFFFU,  /* 16-bit data type */
+                       0x0U, 0x000000FFU, 0x0000FFFFU, 0x00FFFFFFU}; /*  8-bit data type */
+
+  /* Stop the DMA transfers to the IN FIFO by clearing to "0" the DMAINEN */
+  CLEAR_BIT(hcryp->Instance->CR, AES_CR_DMAINEN);
+
+  if (hcryp->Phase == CRYP_PHASE_HEADER_DMA_FEED)
+  {
+    /* DMA is disabled, CCF is meaningful. Wait for computation completion before moving forward */
+    CRYP_ClearCCFlagWhenHigh(hcryp, CRYP_TIMEOUT_GCMCCMHEADERPHASE);
+
+    /* Set the phase */
+    hcryp->Phase = CRYP_PHASE_PROCESS;
+
+    if (hcryp->Init.HeaderWidthUnit == CRYP_HEADERWIDTHUNIT_WORD)
+    {
+      headersize_in_bytes = hcryp->Init.HeaderSize * 4U;
+    }
+    else
+    {
+      headersize_in_bytes = hcryp->Init.HeaderSize;
+    }
+
+    if ((headersize_in_bytes % 16U) != 0U)
+    {
+      /* Write last words that couldn't be fed by DMA */
+      hcryp->CrypHeaderCount = (uint16_t)((headersize_in_bytes / 16U) * 4U);
+      for (loopcounter = 0U; (loopcounter < ((headersize_in_bytes / 4U) % 4U)); loopcounter++)
+      {
+        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+        hcryp->CrypHeaderCount++ ;
+      }
+      /* If the header size is a multiple of words */
+      if ((headersize_in_bytes % 4U) == 0U)
+      {
+        /* Pad the data with zeros to have a complete block */
+        while (loopcounter < 4U)
+        {
+          hcryp->Instance->DINR = 0x0U;
+          loopcounter++;
+        }
+      }
+      else
+      {
+        /* Enter last bytes, padded with zeros */
+        tmp =  *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+        tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)];
+        hcryp->Instance->DINR = tmp;
+        loopcounter++;
+        /* Pad the data with zeros to have a complete block */
+        while (loopcounter < 4U)
+        {
+          hcryp->Instance->DINR = 0x0U;
+          loopcounter++;
+        }
+      }
+
+      /* Wait for computation completion before moving forward */
+      CRYP_ClearCCFlagWhenHigh(hcryp, CRYP_TIMEOUT_GCMCCMHEADERPHASE);
+    } /* if ((headersize_in_bytes % 16U) != 0U) */
+
+    /* Set to 0 the number of non-valid bytes using NPBLB register*/
+    MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U);
+
+    /* Select payload phase once the header phase is performed */
+    CRYP_SET_PHASE(hcryp, CRYP_PHASE_PAYLOAD);
+
+    /* Initiate payload DMA IN and processed data DMA OUT transfers */
+    (void)CRYP_GCMCCM_SetPayloadPhase_DMA(hcryp);
+  }
+  else
+  {
+    uint32_t algo;
+    /* ECB, CBC or CTR end of input data feeding 
+       or
+       end of GCM/CCM payload data feeding through DMA */
+    algo = hcryp->Instance->CR & AES_CR_CHMOD;
+
+    /* Don't call input data transfer complete callback only if 
+       it remains some input data to write to the peripheral.
+       This case can only occur for GCM and CCM with a payload length
+       not a multiple of 16 bytes */
+    if (!(((algo == CRYP_AES_GCM_GMAC) || (algo == CRYP_AES_CCM)) && \
+        (((hcryp->Size) % 16U) != 0U)))
+    {
+      /* Call input data transfer complete callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+      /*Call registered Input complete callback*/
+      hcryp->InCpltCallback(hcryp);
+#else
+      /*Call legacy weak Input complete callback*/
+      HAL_CRYP_InCpltCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+    }
+  } /* if (hcryp->Phase == CRYP_PHASE_HEADER_DMA_FEED) */
+}
+
+/**
+  * @brief  DMA CRYP output data process complete callback.
+  * @param  hdma DMA handle
+  * @retval None
+  */
+static void CRYP_DMAOutCplt(DMA_HandleTypeDef *hdma)
+{
+  uint32_t count;
+  uint32_t npblb;
+  uint32_t lastwordsize;
+  uint32_t temp[4];  /* Temporary CrypOutBuff */
+  uint32_t mode;
+
+  CRYP_HandleTypeDef *hcryp = (CRYP_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  /* Stop the DMA transfers to the OUT FIFO by clearing to "0" the DMAOUTEN */
+  CLEAR_BIT(hcryp->Instance->CR, AES_CR_DMAOUTEN);
+
+  /* Clear CCF flag */
+  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+
+  /* Last block transfer in case of GCM or CCM with Size not %16*/
+  if (((hcryp->Size) % 16U) != 0U)
+  {
+    /* set CrypInCount and CrypOutCount to exact number of word already computed via DMA  */
+    hcryp->CrypInCount = (hcryp->Size / 16U) * 4U;
+    hcryp->CrypOutCount = hcryp->CrypInCount;
+
+    /* Compute the number of padding bytes in last block of payload */
+    npblb = ((((uint32_t)hcryp->Size / 16U) + 1U) * 16U) - ((uint32_t)hcryp->Size);
+
+    mode = hcryp->Instance->CR & AES_CR_MODE;
+    if (((mode == CRYP_OPERATINGMODE_ENCRYPT) && (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)) ||
+        ((mode == CRYP_OPERATINGMODE_DECRYPT) && (hcryp->Init.Algorithm == CRYP_AES_CCM)))
+    {
+      /* Specify the number of non-valid bytes using NPBLB register*/
+      MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U);
+    }
+
+    /* Number of valid words (lastwordsize) in last block */
+    if ((npblb % 4U) == 0U)
+    {
+      lastwordsize = (16U - npblb) / 4U;
+    }
+    else
+    {
+      lastwordsize = ((16U - npblb) / 4U) + 1U;
+    }
+
+    /*  Last block optionally pad the data with zeros*/
+    for (count = 0U; count < lastwordsize; count++)
+    {
+      hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+      hcryp->CrypInCount++;
+    }
+    while (count < 4U)
+    {
+      /* Pad the data with zeros to have a complete block */
+      hcryp->Instance->DINR = 0x0U;
+      count++;
+    }
+    /* Call input data transfer complete callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+    /*Call registered Input complete callback*/
+    hcryp->InCpltCallback(hcryp);
+#else
+    /*Call legacy weak Input complete callback*/
+    HAL_CRYP_InCpltCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */  
+
+    /*Wait on CCF flag*/
+    CRYP_ClearCCFlagWhenHigh(hcryp, CRYP_TIMEOUT_GCMCCMHEADERPHASE);
+
+    /*Read the output block from the output FIFO */
+    for (count = 0U; count < 4U; count++)
+    {
+      /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer */
+      temp[count] = hcryp->Instance->DOUTR;
+    }
+
+    count = 0U;
+    while((hcryp->CrypOutCount < ((hcryp->Size + 3U)/4U)) && (count<4U))
+    {
+      *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[count];
+      hcryp->CrypOutCount++;
+      count++;
+    }
+  }
+
+  if (((hcryp->Init.Algorithm & CRYP_AES_GCM_GMAC) != CRYP_AES_GCM_GMAC) && ((hcryp->Init.Algorithm & CRYP_AES_CCM) != CRYP_AES_CCM))
+  {
+    /* Disable CRYP (not allowed in  GCM)*/
+    __HAL_CRYP_DISABLE(hcryp);
+  }
+
+  /* Change the CRYP state to ready */
+  hcryp->State = HAL_CRYP_STATE_READY;
+
+  /* Process unlocked */
+  __HAL_UNLOCK(hcryp);
+
+  /* Call output data transfer complete callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+  /*Call registered Output complete callback*/
+  hcryp->OutCpltCallback(hcryp);
+#else
+  /*Call legacy weak Output complete callback*/
+  HAL_CRYP_OutCpltCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA CRYP communication error callback.
+  * @param  hdma DMA handle
+  * @retval None
+  */
+static void CRYP_DMAError(DMA_HandleTypeDef *hdma)
+{
+  CRYP_HandleTypeDef *hcryp = (CRYP_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  /* Change the CRYP peripheral state */
+  hcryp->State = HAL_CRYP_STATE_READY;
+
+  /* DMA error code field */
+  hcryp->ErrorCode |= HAL_CRYP_ERROR_DMA;
+
+  /* Clear CCF flag */
+  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+
+  /* Call error callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+  /*Call registered error callback*/
+  hcryp->ErrorCallback(hcryp);
+#else
+  /*Call legacy weak error callback*/
+  HAL_CRYP_ErrorCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  Set the DMA configuration and start the DMA transfer
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @param  inputaddr address of the input buffer
+  * @param  Size size of the input and output buffers in words, must be a multiple of 4
+  * @param  outputaddr address of the output buffer
+  * @retval None
+  */
+static void CRYP_SetDMAConfig(CRYP_HandleTypeDef *hcryp, uint32_t inputaddr, uint16_t Size, uint32_t outputaddr)
+{
+  /* Set the CRYP DMA transfer complete callback */
+  hcryp->hdmain->XferCpltCallback = CRYP_DMAInCplt;
+
+  /* Set the DMA input error callback */
+  hcryp->hdmain->XferErrorCallback = CRYP_DMAError;
+
+  /* Set the CRYP DMA transfer complete callback */
+  hcryp->hdmaout->XferCpltCallback = CRYP_DMAOutCplt;
+
+  /* Set the DMA output error callback */
+  hcryp->hdmaout->XferErrorCallback = CRYP_DMAError;
+
+  if ((hcryp->Init.Algorithm & CRYP_AES_GCM_GMAC) != CRYP_AES_GCM_GMAC)
+  {
+    /* Enable CRYP (not allowed in  GCM & CCM)*/
+    __HAL_CRYP_ENABLE(hcryp);
+  }
+
+  /* Enable the DMA input stream */
+  if (HAL_DMA_Start_IT(hcryp->hdmain, inputaddr, (uint32_t)&hcryp->Instance->DINR, Size) != HAL_OK)
+  {
+    /* DMA error code field */
+    hcryp->ErrorCode |= HAL_CRYP_ERROR_DMA;
+
+    /* Call error callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+    /*Call registered error callback*/
+    hcryp->ErrorCallback(hcryp);
+#else
+    /*Call legacy weak error callback*/
+    HAL_CRYP_ErrorCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+  }
+  /* Enable the DMA output stream */
+  if (HAL_DMA_Start_IT(hcryp->hdmaout, (uint32_t)&hcryp->Instance->DOUTR, outputaddr, Size) != HAL_OK)
+  {
+    /* DMA error code field */
+    hcryp->ErrorCode |= HAL_CRYP_ERROR_DMA;
+
+    /* Call error callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+    /*Call registered error callback*/
+    hcryp->ErrorCallback(hcryp);
+#else
+    /*Call legacy weak error callback*/
+    HAL_CRYP_ErrorCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+  }
+  /* Enable In and Out DMA requests */
+  SET_BIT(hcryp->Instance->CR, (AES_CR_DMAINEN | AES_CR_DMAOUTEN));
+}
+
+/**
+  * @brief  Set the DMA configuration and start the header DMA transfer
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @param  inputaddr address of the input buffer
+  * @param  Size size of the input buffer in words, must be a multiple of 4
+  * @retval None
+  */
+static HAL_StatusTypeDef CRYP_SetHeaderDMAConfig(CRYP_HandleTypeDef *hcryp, uint32_t inputaddr, uint16_t Size)
+{
+  /* Set the CRYP DMA transfer complete callback */
+  hcryp->hdmain->XferCpltCallback = CRYP_DMAInCplt;
+
+  /* Set the DMA input error callback */
+  hcryp->hdmain->XferErrorCallback = CRYP_DMAError;
+
+  /* Mark that header is fed to the peripheral in DMA mode */
+  hcryp->Phase = CRYP_PHASE_HEADER_DMA_FEED;
+  /* Enable the DMA input stream */
+  if (HAL_DMA_Start_IT(hcryp->hdmain, inputaddr, (uint32_t)&hcryp->Instance->DINR, Size) != HAL_OK)
+  {
+    /* DMA error code field */
+    hcryp->ErrorCode |= HAL_CRYP_ERROR_DMA;
+    hcryp->State = HAL_CRYP_STATE_READY;
+
+    /* Process unlocked */
+    __HAL_UNLOCK(hcryp);
+    return HAL_ERROR;
+    /* Call error callback */
+  }
+
+  /* Enable IN DMA requests */
+  SET_BIT(hcryp->Instance->CR, AES_CR_DMAINEN);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Process Data: Write Input data in polling mode and used in AES functions.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @param  Timeout Specify Timeout value
+  * @retval None
+  */
+static void CRYP_AES_ProcessData(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
+{
+
+  uint32_t temp[4];  /* Temporary CrypOutBuff */
+  uint32_t i;
+
+  /* Write the input block in the IN FIFO */
+  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+  hcryp->CrypInCount++;
+  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+  hcryp->CrypInCount++;
+  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+  hcryp->CrypInCount++;
+  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+  hcryp->CrypInCount++;
+
+  /* Wait for CCF flag to be raised */
+  if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
+  {
+    /* Disable the CRYP peripheral clock */
+    __HAL_CRYP_DISABLE(hcryp);
+
+    /* Change state */
+    hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
+    hcryp->State = HAL_CRYP_STATE_READY;
+
+    /* Process unlocked */
+    __HAL_UNLOCK(hcryp);
+    /*Call registered error callback*/
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+    hcryp->ErrorCallback(hcryp);
+#else
+    /*Call legacy weak error callback*/
+    HAL_CRYP_ErrorCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+  }
+
+  /* Clear CCF Flag */
+  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+
+  /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer*/
+  for (i = 0U; i < 4U; i++)
+  {
+    temp[i] = hcryp->Instance->DOUTR;
+  }
+  i= 0U;
+  while((hcryp->CrypOutCount < ((hcryp->Size + 3U)/4U)) && (i<4U))
+  {
+    *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
+    hcryp->CrypOutCount++;
+    i++;
+  }
+}
+
+/**
+  * @brief  Handle CRYP block input/output data handling under interruption.
+  * @note   The function is called under interruption only, once
+  *         interruptions have been enabled by HAL_CRYP_Encrypt_IT or HAL_CRYP_Decrypt_IT.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module.
+  * @retval HAL status
+  */
+static void CRYP_AES_IT(CRYP_HandleTypeDef *hcryp)
+{
+  uint32_t temp[4];  /* Temporary CrypOutBuff */
+  uint32_t i;
+
+  if (hcryp->State == HAL_CRYP_STATE_BUSY)
+  {
+    /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer*/
+    for (i = 0U; i < 4U; i++)
+    {
+      temp[i] = hcryp->Instance->DOUTR;
+    }
+    i= 0U;
+    while((hcryp->CrypOutCount < ((hcryp->Size + 3U)/4U)) && (i<4U))
+    {
+      *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
+      hcryp->CrypOutCount++;
+      i++;
+    }
+    if (hcryp->CrypOutCount ==  (hcryp->Size / 4U))
+    {
+      /* Disable Computation Complete flag and errors interrupts */
+      __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
+
+      /* Change the CRYP state */
+      hcryp->State = HAL_CRYP_STATE_READY;
+
+      /* Disable CRYP */
+      __HAL_CRYP_DISABLE(hcryp);
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hcryp);
+
+      /* Call Output transfer complete callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+      /*Call registered Output complete callback*/
+      hcryp->OutCpltCallback(hcryp);
+#else
+      /*Call legacy weak Output complete callback*/
+      HAL_CRYP_OutCpltCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+    }
+    else
+    {
+#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U)
+      /* If suspension flag has been raised, suspend processing
+         only if not already at the end of the payload */
+      if (hcryp->SuspendRequest == HAL_CRYP_SUSPEND)
+      {
+        /* Clear CCF Flag */
+        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+
+        /* reset SuspendRequest */
+        hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
+        /* Disable Computation Complete Flag and Errors Interrupts */
+        __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE|CRYP_IT_ERRIE);
+        /* Change the CRYP state */
+        hcryp->State = HAL_CRYP_STATE_SUSPENDED;
+        /* Mark that the payload phase is suspended */
+        hcryp->Phase = CRYP_PHASE_PAYLOAD_SUSPENDED;
+
+       /* Process Unlocked */
+        __HAL_UNLOCK(hcryp);
+      }
+      else
+#endif /* USE_HAL_CRYP_SUSPEND_RESUME */
+      {
+        /* Write the input block in the IN FIFO */
+        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+        hcryp->CrypInCount++;
+        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+        hcryp->CrypInCount++;
+        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+        hcryp->CrypInCount++;
+        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+        hcryp->CrypInCount++;
+
+        if (hcryp->CrypInCount ==  (hcryp->Size / 4U))
+        {
+          /* Call Input transfer complete callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+          /*Call registered Input complete callback*/
+          hcryp->InCpltCallback(hcryp);
+#else
+          /*Call legacy weak Input complete callback*/
+          HAL_CRYP_InCpltCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+        }
+      }
+    }
+  }
+  else
+  {
+    /* Busy error code field */
+    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+    /*Call registered error callback*/
+    hcryp->ErrorCallback(hcryp);
+#else
+    /*Call legacy weak error callback*/
+    HAL_CRYP_ErrorCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+  }
+}
+
+/**
+  * @brief  Writes Key in Key registers.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @param  KeySize Size of Key
+  * @note   If pKey is NULL, the Key registers are not written. This configuration
+  *         occurs when the key is written out of HAL scope.
+  * @retval None
+  */
+static void CRYP_SetKey(CRYP_HandleTypeDef *hcryp, uint32_t KeySize)
+{
+  if (hcryp->Init.pKey != NULL)
+  {
+    switch (KeySize)
+    {
+      case CRYP_KEYSIZE_256B:
+        hcryp->Instance->KEYR7 = *(uint32_t *)(hcryp->Init.pKey);
+        hcryp->Instance->KEYR6 = *(uint32_t *)(hcryp->Init.pKey + 1U);
+        hcryp->Instance->KEYR5 = *(uint32_t *)(hcryp->Init.pKey + 2U);
+        hcryp->Instance->KEYR4 = *(uint32_t *)(hcryp->Init.pKey + 3U);
+        hcryp->Instance->KEYR3 = *(uint32_t *)(hcryp->Init.pKey + 4U);
+        hcryp->Instance->KEYR2 = *(uint32_t *)(hcryp->Init.pKey + 5U);
+        hcryp->Instance->KEYR1 = *(uint32_t *)(hcryp->Init.pKey + 6U);
+        hcryp->Instance->KEYR0 = *(uint32_t *)(hcryp->Init.pKey + 7U);
+        break;
+      case CRYP_KEYSIZE_128B:
+        hcryp->Instance->KEYR3 = *(uint32_t *)(hcryp->Init.pKey);
+        hcryp->Instance->KEYR2 = *(uint32_t *)(hcryp->Init.pKey + 1U);
+        hcryp->Instance->KEYR1 = *(uint32_t *)(hcryp->Init.pKey + 2U);
+        hcryp->Instance->KEYR0 = *(uint32_t *)(hcryp->Init.pKey + 3U);
+
+        break;
+      default:
+        break;
+    }
+  }
+}
+
+/**
+  * @brief  Encryption/Decryption process in AES GCM mode and prepare the authentication TAG
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef CRYP_AESGCM_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
+{
+  uint32_t tickstart;
+  uint32_t wordsize = ((uint32_t)hcryp->Size / 4U) ;
+  uint32_t npblb;
+  uint32_t temp[4];  /* Temporary CrypOutBuff */
+  uint32_t index;
+  uint32_t lastwordsize;
+  uint32_t incount;  /* Temporary CrypInCount Value */
+  uint32_t outcount;  /* Temporary CrypOutCount Value */
+  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
+
+  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
+  {
+    if (hcryp->KeyIVConfig == 1U)
+    {
+      /* If the Key and IV configuration has to be done only once
+         and if it has already been done, skip it */
+      DoKeyIVConfig = 0U;
+      hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */
+    }
+    else
+    {
+      /* If the Key and IV configuration has to be done only once
+         and if it has not been done already, do it and set KeyIVConfig
+         to keep track it won't have to be done again next time */
+      hcryp->KeyIVConfig = 1U;
+      hcryp->SizesSum = hcryp->Size; /* Merely store payload length */
+    }
+  }
+  else
+  {
+    hcryp->SizesSum = hcryp->Size;
+  }
+
+  if (DoKeyIVConfig == 1U)
+  {
+
+    /*  Reset CrypHeaderCount */
+    hcryp->CrypHeaderCount = 0U;
+
+    /****************************** Init phase **********************************/
+
+    CRYP_SET_PHASE(hcryp, CRYP_PHASE_INIT);
+
+    /* Set the key */
+    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
+
+    /* Set the initialization vector and the counter : Initial Counter Block (ICB)*/
+    hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
+    hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U);
+    hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U);
+    hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U);
+
+    /* Enable the CRYP peripheral */
+    __HAL_CRYP_ENABLE(hcryp);
+
+    /* just wait for hash computation */
+    if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
+    {
+      /* Change state */
+      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
+      hcryp->State = HAL_CRYP_STATE_READY;
+
+      /* Process unlocked & return error */
+      __HAL_UNLOCK(hcryp);
+      return HAL_ERROR;
+    }
+    /* Clear CCF flag */
+    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+
+    /************************ Header phase *************************************/
+
+    if (CRYP_GCMCCM_SetHeaderPhase(hcryp,  Timeout) != HAL_OK)
+    {
+      return HAL_ERROR;
+    }
+
+    /*************************Payload phase ************************************/
+
+    /* Set the phase */
+    hcryp->Phase = CRYP_PHASE_PROCESS;
+
+    /* Select payload phase once the header phase is performed */
+    CRYP_SET_PHASE(hcryp, CRYP_PHASE_PAYLOAD);
+
+    /* Set to 0 the number of non-valid bytes using NPBLB register*/
+    MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U);
+
+  } /* if (DoKeyIVConfig == 1U) */
+
+  if ((hcryp->Size % 16U) != 0U)
+  {
+    /* recalculate  wordsize */
+    wordsize = ((wordsize / 4U) * 4U) ;
+  }
+
+  /* Get tick */
+  tickstart = HAL_GetTick();
+
+  /* Write input data and get output Data */
+  incount = hcryp->CrypInCount;
+  outcount = hcryp->CrypOutCount;
+  while ((incount < wordsize) && (outcount < wordsize))
+  {
+    /* Write plain data and get cipher data */
+    CRYP_AES_ProcessData(hcryp, Timeout);
+
+    /* Check for the Timeout */
+    if (Timeout != HAL_MAX_DELAY)
+    {
+      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
+      {
+        /* Disable the CRYP peripheral clock */
+        __HAL_CRYP_DISABLE(hcryp);
+
+        /* Change state & error code */
+        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
+        hcryp->State = HAL_CRYP_STATE_READY;
+
+        /* Process unlocked */
+        __HAL_UNLOCK(hcryp);
+        return HAL_ERROR;
+      }
+    }
+    incount = hcryp->CrypInCount;
+    outcount = hcryp->CrypOutCount;
+  }
+
+  if ((hcryp->Size % 16U) != 0U)
+  {
+    /* Compute the number of padding bytes in last block of payload */
+    npblb = ((((uint32_t)hcryp->Size / 16U) + 1U) * 16U) - ((uint32_t)hcryp->Size);
+
+    /*  Set Npblb in case of AES GCM payload encryption to get right tag*/
+    if ((hcryp->Instance->CR & AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT)
+    {
+      /* Set to 0 the number of non-valid bytes using NPBLB register*/
+      MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U);
+    }
+    /* Number of valid words (lastwordsize) in last block */
+    if ((npblb % 4U) == 0U)
+    {
+      lastwordsize = (16U - npblb) / 4U;
+    }
+    else
+    {
+      lastwordsize = ((16U - npblb) / 4U) + 1U;
+    }
+    /*  last block optionally pad the data with zeros*/
+    for (index = 0U; index < lastwordsize; index ++)
+    {
+      /* Write the last Input block in the IN FIFO */
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+      hcryp->CrypInCount++;
+    }
+    while (index < 4U)
+    {
+      /* pad the data with zeros to have a complete block */
+      hcryp->Instance->DINR  = 0U;
+      index++;
+    }
+    /* Wait for CCF flag to be raised */
+    if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
+    {
+      hcryp->State = HAL_CRYP_STATE_READY;
+      __HAL_UNLOCK(hcryp);
+
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+      /*Call registered error callback*/
+      hcryp->ErrorCallback(hcryp);
+#else
+      /*Call legacy weak error callback*/
+      HAL_CRYP_ErrorCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+    }
+
+    /* Clear CCF Flag */
+    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+
+    /*Read the output block from the output FIFO */
+    for (index = 0U; index < 4U; index++)
+    {
+      /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer */
+      temp[index] = hcryp->Instance->DOUTR;
+    }
+    for (index = 0U; index < lastwordsize; index++)
+    {
+      *(uint32_t *)(hcryp->pCrypOutBuffPtr + (hcryp->CrypOutCount)) = temp[index];
+      hcryp->CrypOutCount++;
+    }
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Encryption/Decryption process in AES GCM mode and prepare the authentication TAG in interrupt mode
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef CRYP_AESGCM_Process_IT(CRYP_HandleTypeDef *hcryp)
+{
+  __IO uint32_t count = 0U;
+  uint32_t loopcounter;
+  uint32_t lastwordsize;
+  uint32_t npblb;
+  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
+  uint32_t headersize_in_bytes;
+  uint32_t tmp;
+  uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U,  /* 32-bit data type */
+                       0x0U, 0x0000FF00U, 0x0000FFFFU, 0xFF00FFFFU,  /* 16-bit data type */
+                       0x0U, 0x000000FFU, 0x0000FFFFU, 0x00FFFFFFU}; /*  8-bit data type */
+
+
+#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U)
+  if ((hcryp->Phase == CRYP_PHASE_HEADER_SUSPENDED) || (hcryp->Phase == CRYP_PHASE_PAYLOAD_SUSPENDED))
+  {
+    CRYP_PhaseProcessingResume(hcryp);
+    return HAL_OK;
+  }
+#endif /* USE_HAL_CRYP_SUSPEND_RESUME */
+
+  /* Manage header size given in bytes to handle cases where
+     header size is not a multiple of 4 bytes */
+  if (hcryp->Init.HeaderWidthUnit == CRYP_HEADERWIDTHUNIT_WORD)
+  {
+    headersize_in_bytes = hcryp->Init.HeaderSize * 4U;
+  }
+  else
+  {
+    headersize_in_bytes = hcryp->Init.HeaderSize;
+  }
+
+  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
+  {
+    if (hcryp->KeyIVConfig == 1U)
+    {
+      /* If the Key and IV configuration has to be done only once
+         and if it has already been done, skip it */
+      DoKeyIVConfig = 0U;
+      hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */
+    }
+    else
+    {
+      /* If the Key and IV configuration has to be done only once
+         and if it has not been done already, do it and set KeyIVConfig
+         to keep track it won't have to be done again next time */
+      hcryp->KeyIVConfig = 1U;
+      hcryp->SizesSum = hcryp->Size; /* Merely store payload length */
+    }
+  }
+  else
+  {
+    hcryp->SizesSum = hcryp->Size;
+  }
+
+  /* Configure Key, IV and process message (header and payload) */
+  if (DoKeyIVConfig == 1U)
+  {
+    /*  Reset CrypHeaderCount */
+    hcryp->CrypHeaderCount = 0U;
+
+    /******************************* Init phase *********************************/
+
+    CRYP_SET_PHASE(hcryp, CRYP_PHASE_INIT);
+
+    /* Set the key */
+    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
+
+    /* Set the initialization vector and the counter : Initial Counter Block (ICB)*/
+    hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
+    hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U);
+    hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U);
+    hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U);
+
+    /* Enable the CRYP peripheral */
+    __HAL_CRYP_ENABLE(hcryp);
+
+    /* just wait for hash computation */
+    count = CRYP_TIMEOUT_GCMCCMINITPHASE;
+    do
+    {
+      count-- ;
+      if (count == 0U)
+      {
+        /* Disable the CRYP peripheral clock */
+        __HAL_CRYP_DISABLE(hcryp);
+
+        /* Change state */
+        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
+        hcryp->State = HAL_CRYP_STATE_READY;
+
+        /* Process unlocked */
+        __HAL_UNLOCK(hcryp);
+        return HAL_ERROR;
+      }
+    }
+    while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF));
+
+    /* Clear CCF flag */
+    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+
+    /***************************** Header phase *********************************/
+
+    /* Select header phase */
+    CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER);
+
+    /* Enable computation complete flag and error interrupts */
+    __HAL_CRYP_ENABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
+
+    /* Enable the CRYP peripheral */
+    __HAL_CRYP_ENABLE(hcryp);
+
+    if (hcryp->Init.HeaderSize == 0U) /*header phase is  skipped*/
+    {
+      /* Set the phase */
+      hcryp->Phase = CRYP_PHASE_PROCESS;
+
+      /* Select payload phase once the header phase is performed */
+      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, CRYP_PHASE_PAYLOAD);
+
+      /* Set to 0 the number of non-valid bytes using NPBLB register*/
+      MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U);
+
+      /* Write the payload Input block in the IN FIFO */
+      if (hcryp->Size == 0U)
+      {
+        /* Disable interrupts */
+        __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
+
+        /* Change the CRYP state */
+        hcryp->State = HAL_CRYP_STATE_READY;
+
+        /* Process unlocked */
+        __HAL_UNLOCK(hcryp);
+      }
+      else if (hcryp->Size >= 16U)
+      {
+        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+        hcryp->CrypInCount++;
+        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+        hcryp->CrypInCount++;
+        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+        hcryp->CrypInCount++;
+        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+        hcryp->CrypInCount++;
+        if ((hcryp->CrypInCount ==  (hcryp->Size / 4U)) && ((hcryp->Size % 16U) == 0U))  
+        {
+          /* Call Input transfer complete callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+          /*Call registered Input complete callback*/
+          hcryp->InCpltCallback(hcryp);
+#else
+          /*Call legacy weak Input complete callback*/
+          HAL_CRYP_InCpltCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+        }
+      }
+      else /* Size < 16Bytes  : first block is the last block*/
+      {
+        /* Workaround not implemented for TinyAES2*/
+        /* Size should be %4  otherwise Tag will  be incorrectly generated for GCM Encryption:
+        Workaround is implemented in polling mode, so if last block of
+        payload <128bit do not use CRYP_Encrypt_IT otherwise TAG is incorrectly generated for GCM Encryption. */
+
+
+        /* Compute the number of padding bytes in last block of payload */
+        npblb = 16U - ((uint32_t)hcryp->Size);
+
+        if ((hcryp->Instance->CR & AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT)
+        {
+          /* Set to 0 the number of non-valid bytes using NPBLB register*/
+          MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U);
+        }
+
+        /* Number of valid words (lastwordsize) in last block */
+        if ((npblb % 4U) == 0U)
+        {
+          lastwordsize = (16U - npblb) / 4U;
+        }
+        else
+        {
+          lastwordsize = ((16U - npblb) / 4U) + 1U;
+        }
+
+        /*  last block optionally pad the data with zeros*/
+        for (loopcounter = 0U; loopcounter < lastwordsize ; loopcounter++)
+        {
+          hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+          hcryp->CrypInCount++;
+        }
+        while (loopcounter < 4U)
+        {
+          /* pad the data with zeros to have a complete block */
+          hcryp->Instance->DINR = 0x0U;
+          loopcounter++;
+        }
+        /* Call Input transfer complete callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+        /*Call registered Input complete callback*/
+        hcryp->InCpltCallback(hcryp);
+#else
+        /*Call legacy weak Input complete callback*/
+        HAL_CRYP_InCpltCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */        
+      }
+    }
+    /* Enter header data */
+    /* Cher first whether header length is small enough to enter the full header in one shot */
+    else if (headersize_in_bytes <= 16U)
+    {
+      /* Write header data, padded with zeros if need be */
+      for (loopcounter = 0U; (loopcounter < (headersize_in_bytes / 4U)); loopcounter++)
+      {
+        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+        hcryp->CrypHeaderCount++ ;
+      }
+      /* If the header size is a multiple of words */
+      if ((headersize_in_bytes % 4U) == 0U)
+      {
+        /* Pad the data with zeros to have a complete block */
+        while (loopcounter < 4U)
+        {
+          hcryp->Instance->DINR = 0x0U;
+          loopcounter++;
+          hcryp->CrypHeaderCount++;
+        }
+      }
+      else
+      {
+        /* Enter last bytes, padded with zeros */
+        tmp =  *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+        tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)];
+        hcryp->Instance->DINR = tmp;
+        loopcounter++;
+        hcryp->CrypHeaderCount++ ;
+        /* Pad the data with zeros to have a complete block */
+      while (loopcounter < 4U)
+      {
+        hcryp->Instance->DINR = 0x0U;
+        loopcounter++;
+          hcryp->CrypHeaderCount++;
+        }
+      }
+    }
+    else
+    {
+      /* Write the first input header block in the Input FIFO,
+         the following header data will be fed after interrupt occurrence */
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+      hcryp->CrypHeaderCount++;
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+      hcryp->CrypHeaderCount++;
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+      hcryp->CrypHeaderCount++;
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+      hcryp->CrypHeaderCount++;
+    }
+
+  } /* end of if (DoKeyIVConfig == 1U) */
+  else  /* Key and IV have already been configured,
+          header has already been processed;
+          only process here message payload */
+  {
+
+    /* Enable computation complete flag and error interrupts */
+    __HAL_CRYP_ENABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
+
+    /* Set to 0 the number of non-valid bytes using NPBLB register*/
+    MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U);
+
+    /* Write the payload Input block in the IN FIFO */
+    if (hcryp->Size == 0U)
+    {
+      /* Disable interrupts */
+      __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
+
+      /* Change the CRYP state */
+      hcryp->State = HAL_CRYP_STATE_READY;
+
+      /* Process unlocked */
+      __HAL_UNLOCK(hcryp);
+    }
+    else if (hcryp->Size >= 16U)
+    {
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+      hcryp->CrypInCount++;
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+      hcryp->CrypInCount++;
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+      hcryp->CrypInCount++;
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+      hcryp->CrypInCount++;
+      if ((hcryp->CrypInCount ==  (hcryp->Size / 4U)) && ((hcryp->Size % 16U) == 0U)) 
+      {
+        /* Call Input transfer complete callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+        /*Call registered Input complete callback*/
+        hcryp->InCpltCallback(hcryp);
+#else
+        /*Call legacy weak Input complete callback*/
+        HAL_CRYP_InCpltCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+      }
+    }
+    else /* Size < 16Bytes  : first block is the last block*/
+    {
+      /* Workaround not implemented for TinyAES2*/
+      /* Size should be %4  otherwise Tag will  be incorrectly generated for GCM Encryption:
+      Workaround is implemented in polling mode, so if last block of
+      payload <128bit do not use CRYP_Encrypt_IT otherwise TAG is incorrectly generated for GCM Encryption. */
+
+
+      /* Compute the number of padding bytes in last block of payload */
+      npblb = 16U - ((uint32_t)hcryp->Size);
+
+      if ((hcryp->Instance->CR & AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT)
+      {
+        /* Set to 0 the number of non-valid bytes using NPBLB register*/
+        MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U);
+      }
+
+      /* Number of valid words (lastwordsize) in last block */
+      if ((npblb % 4U) == 0U)
+      {
+        lastwordsize = (16U - npblb) / 4U;
+      }
+      else
+      {
+        lastwordsize = ((16U - npblb) / 4U) + 1U;
+      }
+
+      /*  last block optionally pad the data with zeros*/
+      for (loopcounter = 0U; loopcounter < lastwordsize ; loopcounter++)
+      {
+        hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+        hcryp->CrypInCount++;
+      }
+      while (loopcounter < 4U)
+      {
+        /* pad the data with zeros to have a complete block */
+        hcryp->Instance->DINR = 0x0U;
+        loopcounter++;
+      }
+      /* Call Input transfer complete callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+      /*Call registered Input complete callback*/
+      hcryp->InCpltCallback(hcryp);
+#else
+      /*Call legacy weak Input complete callback*/
+      HAL_CRYP_InCpltCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */      
+    }
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  Encryption/Decryption process in AES GCM mode and prepare the authentication TAG using DMA
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef CRYP_AESGCM_Process_DMA(CRYP_HandleTypeDef *hcryp)
+{
+  uint32_t count;
+  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
+
+  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
+  {
+    if (hcryp->KeyIVConfig == 1U)
+    {
+      /* If the Key and IV configuration has to be done only once
+         and if it has already been done, skip it */
+      DoKeyIVConfig = 0U;
+      hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */
+    }
+    else
+    {
+      /* If the Key and IV configuration has to be done only once
+         and if it has not been done already, do it and set KeyIVConfig
+         to keep track it won't have to be done again next time */
+      hcryp->KeyIVConfig = 1U;
+      hcryp->SizesSum = hcryp->Size; /* Merely store payload length */
+    }
+  }
+  else
+  {
+    hcryp->SizesSum = hcryp->Size;
+  }
+
+  if (DoKeyIVConfig == 1U)
+  {
+
+    /*  Reset CrypHeaderCount */
+    hcryp->CrypHeaderCount = 0U;
+
+    /*************************** Init phase ************************************/
+
+    CRYP_SET_PHASE(hcryp, CRYP_PHASE_INIT);
+
+    /* Set the key */
+    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
+
+    /* Set the initialization vector and the counter : Initial Counter Block (ICB)*/
+    hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
+    hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U);
+    hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U);
+    hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U);
+
+    /* Enable the CRYP peripheral */
+    __HAL_CRYP_ENABLE(hcryp);
+
+    /* just wait for hash computation */
+    count = CRYP_TIMEOUT_GCMCCMINITPHASE;
+    do
+    {
+      count-- ;
+      if (count == 0U)
+      {
+        /* Disable the CRYP peripheral clock */
+        __HAL_CRYP_DISABLE(hcryp);
+
+        /* Change state */
+        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
+        hcryp->State = HAL_CRYP_STATE_READY;
+
+        /* Process unlocked */
+        __HAL_UNLOCK(hcryp);
+        return HAL_ERROR;
+      }
+    }
+    while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF));
+
+    /* Clear CCF flag */
+    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+
+    /************************ Header phase *************************************/
+
+    if (CRYP_GCMCCM_SetHeaderPhase_DMA(hcryp) != HAL_OK)
+    {
+      return HAL_ERROR;
+    }
+
+  }
+  else
+  {
+    /* Initialization and header phases already done, only do payload phase */
+    if (CRYP_GCMCCM_SetPayloadPhase_DMA(hcryp) != HAL_OK)
+    {
+      return HAL_ERROR;
+    }
+  } /* if (DoKeyIVConfig == 1U) */
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  AES CCM encryption/decryption processing in polling mode
+  *         for TinyAES peripheral, no encrypt/decrypt performed, only authentication preparation.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef CRYP_AESCCM_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
+{
+  uint32_t tickstart;
+  uint32_t wordsize = ((uint32_t)hcryp->Size / 4U) ;
+  uint32_t loopcounter;
+  uint32_t npblb;
+  uint32_t lastwordsize;
+  uint32_t temp[4] ;  /* Temporary CrypOutBuff */
+  uint32_t incount;  /* Temporary CrypInCount Value */
+  uint32_t outcount;  /* Temporary CrypOutCount Value */
+  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
+
+  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
+  {
+    if (hcryp->KeyIVConfig == 1U)
+    {
+      /* If the Key and IV configuration has to be done only once
+         and if it has already been done, skip it */
+      DoKeyIVConfig = 0U;
+      hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */
+    }
+    else
+    {
+      /* If the Key and IV configuration has to be done only once
+         and if it has not been done already, do it and set KeyIVConfig
+         to keep track it won't have to be done again next time */
+      hcryp->KeyIVConfig = 1U;
+      hcryp->SizesSum = hcryp->Size; /* Merely store payload length */
+    }
+  }
+  else
+  {
+    hcryp->SizesSum = hcryp->Size;
+  }
+
+  if (DoKeyIVConfig == 1U)
+  {
+    /*  Reset CrypHeaderCount */
+    hcryp->CrypHeaderCount = 0U;
+
+    /********************** Init phase ******************************************/
+
+    CRYP_SET_PHASE(hcryp, CRYP_PHASE_INIT);
+
+    /* Set the key */
+    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
+
+    /* Set the initialization vector (IV) with B0 */
+    hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.B0);
+    hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.B0 + 1U);
+    hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.B0 + 2U);
+    hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.B0 + 3U);
+
+    /* Enable the CRYP peripheral */
+    __HAL_CRYP_ENABLE(hcryp);
+
+    /* just wait for hash computation */
+    if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
+    {
+      /* Change state */
+      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
+      hcryp->State = HAL_CRYP_STATE_READY;
+
+      /* Process unlocked & return error */
+      __HAL_UNLOCK(hcryp);
+      return HAL_ERROR;
+    }
+    /* Clear CCF flag */
+    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+
+    /************************ Header phase *************************************/
+    /* Header block(B1) : associated data length expressed in bytes concatenated
+    with Associated Data (A)*/
+    if (CRYP_GCMCCM_SetHeaderPhase(hcryp,  Timeout) != HAL_OK)
+    {
+      return HAL_ERROR;
+    }
+
+    /*************************Payload phase ************************************/
+
+    /* Set the phase */
+    hcryp->Phase = CRYP_PHASE_PROCESS;
+
+    /* Select payload phase once the header phase is performed */
+    MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, CRYP_PHASE_PAYLOAD);
+
+    /* Set to 0 the number of non-valid bytes using NPBLB register*/
+    MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U);
+
+  } /* if (DoKeyIVConfig == 1U) */
+
+  if ((hcryp->Size % 16U) != 0U)
+  {
+    /* recalculate  wordsize */
+    wordsize = ((wordsize / 4U) * 4U) ;
+  }
+  /* Get tick */
+  tickstart = HAL_GetTick();
+
+  /* Write input data and get output data */
+  incount = hcryp->CrypInCount;
+  outcount = hcryp->CrypOutCount;
+  while ((incount < wordsize) && (outcount < wordsize))
+  {
+    /* Write plain data and get cipher data */
+    CRYP_AES_ProcessData(hcryp, Timeout);
+
+    /* Check for the Timeout */
+    if (Timeout != HAL_MAX_DELAY)
+    {
+      if (((HAL_GetTick() - tickstart) > Timeout) ||(Timeout == 0U))
+      {
+        /* Disable the CRYP peripheral clock */
+        __HAL_CRYP_DISABLE(hcryp);
+
+        /* Change state */
+        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
+        hcryp->State = HAL_CRYP_STATE_READY;
+
+        /* Process unlocked */
+        __HAL_UNLOCK(hcryp);
+        return HAL_ERROR;
+      }
+    }
+    incount = hcryp->CrypInCount;
+    outcount = hcryp->CrypOutCount;
+  }
+
+  if ((hcryp->Size % 16U) != 0U)
+  {
+    /* Compute the number of padding bytes in last block of payload */
+    npblb = ((((uint32_t)hcryp->Size / 16U) + 1U) * 16U) - ((uint32_t)hcryp->Size);
+
+    if ((hcryp->Instance->CR & AES_CR_MODE) == CRYP_OPERATINGMODE_DECRYPT)
+    {
+      /* Set Npblb in case of AES CCM payload decryption to get right tag  */
+      MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20);
+
+    }
+    /* Number of valid words (lastwordsize) in last block */
+    if ((npblb % 4U) == 0U)
+    {
+      lastwordsize = (16U - npblb) / 4U;
+    }
+    else
+    {
+      lastwordsize = ((16U - npblb) / 4U) + 1U;
+    }
+
+    /* Write the last input block in the IN FIFO */
+    for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter ++)
+    {
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+      hcryp->CrypInCount++;
+    }
+
+    /* Pad the data with zeros to have a complete block */
+    while (loopcounter < 4U)
+    {
+      hcryp->Instance->DINR  = 0U;
+      loopcounter++;
+    }
+    /* just wait for hash computation */
+    if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
+    {
+      /* Change state */
+      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
+      hcryp->State = HAL_CRYP_STATE_READY;
+
+      /* Process unlocked & return error */
+      __HAL_UNLOCK(hcryp);
+      return HAL_ERROR;
+    }
+    /* Clear CCF flag */
+    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+
+    for (loopcounter = 0U; loopcounter < 4U; loopcounter++)
+    {
+      /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer */
+      temp[loopcounter] = hcryp->Instance->DOUTR;
+    }
+    for (loopcounter = 0U; loopcounter<lastwordsize; loopcounter++)
+    {
+      *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[loopcounter];
+      hcryp->CrypOutCount++;
+    }
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  AES CCM encryption/decryption process in interrupt mode
+  *         for TinyAES peripheral, no encrypt/decrypt performed, only authentication preparation.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef CRYP_AESCCM_Process_IT(CRYP_HandleTypeDef *hcryp)
+{
+  __IO uint32_t count = 0U;
+  uint32_t loopcounter;
+  uint32_t lastwordsize;
+  uint32_t npblb;
+  uint32_t mode;
+  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
+  uint32_t headersize_in_bytes;
+  uint32_t tmp;
+  uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U,  /* 32-bit data type */
+                       0x0U, 0x0000FF00U, 0x0000FFFFU, 0xFF00FFFFU,  /* 16-bit data type */
+                       0x0U, 0x000000FFU, 0x0000FFFFU, 0x00FFFFFFU}; /*  8-bit data type */
+
+#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U)
+  if ((hcryp->Phase == CRYP_PHASE_HEADER_SUSPENDED) || (hcryp->Phase == CRYP_PHASE_PAYLOAD_SUSPENDED))
+  {
+    CRYP_PhaseProcessingResume(hcryp);
+    return HAL_OK;
+  }
+#endif /* USE_HAL_CRYP_SUSPEND_RESUME */
+
+  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
+  {
+    if (hcryp->KeyIVConfig == 1U)
+    {
+      /* If the Key and IV configuration has to be done only once
+         and if it has already been done, skip it */
+      DoKeyIVConfig = 0U;
+      hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */
+    }
+    else
+    {
+      /* If the Key and IV configuration has to be done only once
+         and if it has not been done already, do it and set KeyIVConfig
+         to keep track it won't have to be done again next time */
+      hcryp->KeyIVConfig = 1U;
+      hcryp->SizesSum = hcryp->Size; /* Merely store payload length */
+    }
+  }
+  else
+  {
+    hcryp->SizesSum = hcryp->Size;
+  }
+
+  /* Configure Key, IV and process message (header and payload) */
+  if (DoKeyIVConfig == 1U)
+  {
+    /*  Reset CrypHeaderCount */
+    hcryp->CrypHeaderCount = 0U;
+
+    /********************** Init phase ******************************************/
+
+    CRYP_SET_PHASE(hcryp, CRYP_PHASE_INIT);
+
+    /* Set the key */
+    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
+
+    /* Set the initialization vector (IV) with B0 */
+    hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.B0);
+    hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.B0 + 1U);
+    hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.B0 + 2U);
+    hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.B0 + 3U);
+
+    /* Enable the CRYP peripheral */
+    __HAL_CRYP_ENABLE(hcryp);
+
+    /* just wait for hash computation */
+    count = CRYP_TIMEOUT_GCMCCMINITPHASE;
+    do
+    {
+      count-- ;
+      if (count == 0U)
+      {
+        /* Disable the CRYP peripheral clock */
+        __HAL_CRYP_DISABLE(hcryp);
+
+        /* Change state */
+        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
+        hcryp->State = HAL_CRYP_STATE_READY;
+
+        /* Process unlocked */
+        __HAL_UNLOCK(hcryp);
+        return HAL_ERROR;
+      }
+    }
+    while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF));
+
+    /* Clear CCF flag */
+    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+
+    /***************************** Header phase *********************************/
+
+    /* Select header phase */
+    CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER);
+
+    /* Enable computation complete flag and error interrupts */
+    __HAL_CRYP_ENABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
+
+    /* Enable the CRYP peripheral */
+    __HAL_CRYP_ENABLE(hcryp);
+
+    if (hcryp->Init.HeaderWidthUnit == CRYP_HEADERWIDTHUNIT_WORD)
+    {
+      headersize_in_bytes = hcryp->Init.HeaderSize * 4U;
+    }
+    else
+    {
+      headersize_in_bytes = hcryp->Init.HeaderSize;
+    }
+
+    if (headersize_in_bytes == 0U) /* Header phase is  skipped */
+    {
+      /* Set the phase */
+      hcryp->Phase = CRYP_PHASE_PROCESS;
+      /* Select payload phase once the header phase is performed */
+      CRYP_SET_PHASE(hcryp, CRYP_PHASE_PAYLOAD);
+      /* Set to 0 the number of non-valid bytes using NPBLB register*/
+      MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U);
+
+      if (hcryp->Init.Algorithm == CRYP_AES_CCM)
+      {
+        /* Increment CrypHeaderCount to pass in CRYP_GCMCCM_SetPayloadPhase_IT */
+        hcryp->CrypHeaderCount++;
+      }
+      /* Write the payload Input block in the IN FIFO */
+      if (hcryp->Size == 0U)
+      {
+        /* Disable interrupts */
+        __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
+
+        /* Change the CRYP state */
+        hcryp->State = HAL_CRYP_STATE_READY;
+
+        /* Process unlocked */
+        __HAL_UNLOCK(hcryp);
+      }
+      else if (hcryp->Size >= 16U)
+      {
+        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+        hcryp->CrypInCount++;
+        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+        hcryp->CrypInCount++;
+        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+        hcryp->CrypInCount++;
+        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+        hcryp->CrypInCount++;
+
+        if ((hcryp->CrypInCount ==  (hcryp->Size / 4U)) && ((hcryp->Size % 16U) == 0U))
+        {
+          /* Call Input transfer complete callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+          /*Call registered Input complete callback*/
+          hcryp->InCpltCallback(hcryp);
+#else
+          /*Call legacy weak Input complete callback*/
+          HAL_CRYP_InCpltCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+        }
+      }
+      else /* Size < 4 words  : first block is the last block*/
+      {
+        /* Compute the number of padding bytes in last block of payload */
+        npblb = 16U - (uint32_t)hcryp->Size;
+
+        mode = hcryp->Instance->CR & AES_CR_MODE;
+        if (((mode == CRYP_OPERATINGMODE_ENCRYPT) && (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)) ||
+            ((mode == CRYP_OPERATINGMODE_DECRYPT) && (hcryp->Init.Algorithm == CRYP_AES_CCM)))
+        {
+          /* Specify the number of non-valid bytes using NPBLB register*/
+          MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U);
+        }
+
+        /* Number of valid words (lastwordsize) in last block */
+        if ((npblb % 4U) == 0U)
+        {
+          lastwordsize = (16U - npblb) / 4U;
+        }
+        else
+        {
+          lastwordsize = ((16U - npblb) / 4U) + 1U;
+        }
+
+        /*  Last block optionally pad the data with zeros*/
+        for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter++)
+        {
+          hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+          hcryp->CrypInCount++;
+        }
+        while (loopcounter < 4U)
+        {
+          /* Pad the data with zeros to have a complete block */
+          hcryp->Instance->DINR = 0x0U;
+          loopcounter++;
+        }
+        /* Call Input transfer complete callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+        /*Call registered Input complete callback*/
+        hcryp->InCpltCallback(hcryp);
+#else
+        /*Call legacy weak Input complete callback*/
+        HAL_CRYP_InCpltCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */        
+      }
+    }
+    /* Enter header data */
+    /* Check first whether header length is small enough to enter the full header in one shot */
+    else if (headersize_in_bytes <= 16U)
+    {
+      for (loopcounter = 0U; (loopcounter < (headersize_in_bytes / 4U)); loopcounter++)
+      {
+        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+        hcryp->CrypHeaderCount++ ;
+      }
+      /* If the header size is a multiple of words */
+      if ((headersize_in_bytes % 4U) == 0U)
+      {
+        /* Pad the data with zeros to have a complete block */
+        while (loopcounter < 4U)
+        {
+          hcryp->Instance->DINR = 0x0U;
+          loopcounter++;
+        }
+      }
+      else
+      {
+        /* Enter last bytes, padded with zeros */
+        tmp =  *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+        tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)];
+        hcryp->Instance->DINR = tmp;
+        hcryp->CrypHeaderCount++;
+        loopcounter++;
+        /* Pad the data with zeros to have a complete block */
+      while (loopcounter < 4U)
+      {
+        hcryp->Instance->DINR = 0x0U;
+        loopcounter++;
+      }
+    }
+      /* Call Input transfer complete callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+      /*Call registered Input complete callback*/
+      hcryp->InCpltCallback(hcryp);
+#else
+      /*Call legacy weak Input complete callback*/
+      HAL_CRYP_InCpltCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+    }
+    else
+    {
+      /* Write the first input header block in the Input FIFO,
+         the following header data will be fed after interrupt occurrence */
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+      hcryp->CrypHeaderCount++;
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+      hcryp->CrypHeaderCount++;
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+      hcryp->CrypHeaderCount++;
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+      hcryp->CrypHeaderCount++;
+    }/* if (hcryp->Init.HeaderSize == 0U) */ /* Header phase is  skipped*/
+  } /* end of if (dokeyivconfig == 1U) */
+  else  /* Key and IV have already been configured,
+          header has already been processed;
+          only process here message payload */
+  {
+    /* Write the payload Input block in the IN FIFO */
+    if (hcryp->Size == 0U)
+    {
+      /* Disable interrupts */
+      __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
+
+      /* Change the CRYP state */
+      hcryp->State = HAL_CRYP_STATE_READY;
+
+      /* Process unlocked */
+      __HAL_UNLOCK(hcryp);
+    }
+    else if (hcryp->Size >= 16U)
+    {
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+      hcryp->CrypInCount++;
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+      hcryp->CrypInCount++;
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+      hcryp->CrypInCount++;
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+      hcryp->CrypInCount++;
+
+      if ((hcryp->CrypInCount ==  (hcryp->Size / 4U)) && ((hcryp->Size % 16U) == 0U))
+      {
+        /* Call Input transfer complete callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+        /*Call registered Input complete callback*/
+        hcryp->InCpltCallback(hcryp);
+#else
+        /*Call legacy weak Input complete callback*/
+        HAL_CRYP_InCpltCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+      }
+    }
+    else /* Size < 4 words  : first block is the last block*/
+    {
+      /* Compute the number of padding bytes in last block of payload */
+      npblb = 16U - (uint32_t)hcryp->Size;
+
+      mode = hcryp->Instance->CR & AES_CR_MODE;
+      if (((mode == CRYP_OPERATINGMODE_ENCRYPT) && (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)) ||
+          ((mode == CRYP_OPERATINGMODE_DECRYPT) && (hcryp->Init.Algorithm == CRYP_AES_CCM)))
+      {
+        /* Specify the number of non-valid bytes using NPBLB register*/
+        MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U);
+      }
+
+      /* Number of valid words (lastwordsize) in last block */
+      if ((npblb % 4U) == 0U)
+      {
+        lastwordsize = (16U - npblb) / 4U;
+      }
+      else
+      {
+        lastwordsize = ((16U - npblb) / 4U) + 1U;
+      }
+
+      /*  Last block optionally pad the data with zeros*/
+      for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter++)
+      {
+        hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+        hcryp->CrypInCount++;
+      }
+      while (loopcounter < 4U)
+      {
+        /* Pad the data with zeros to have a complete block */
+        hcryp->Instance->DINR = 0x0U;
+        loopcounter++;
+      }
+      /* Call Input transfer complete callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+      /*Call registered Input complete callback*/
+      hcryp->InCpltCallback(hcryp);
+#else
+      /*Call legacy weak Input complete callback*/
+      HAL_CRYP_InCpltCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */      
+    }
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  AES CCM encryption/decryption process in DMA mode
+  *         for TinyAES peripheral, no encrypt/decrypt performed, only authentication preparation.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef CRYP_AESCCM_Process_DMA(CRYP_HandleTypeDef *hcryp)
+{
+  uint32_t count;
+  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
+
+  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
+  {
+    if (hcryp->KeyIVConfig == 1U)
+    {
+      /* If the Key and IV configuration has to be done only once
+         and if it has already been done, skip it */
+      DoKeyIVConfig = 0U;
+      hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */
+    }
+    else
+    {
+      /* If the Key and IV configuration has to be done only once
+         and if it has not been done already, do it and set KeyIVConfig
+         to keep track it won't have to be done again next time */
+      hcryp->KeyIVConfig = 1U;
+      hcryp->SizesSum = hcryp->Size; /* Merely store payload length */
+    }
+  }
+  else
+  {
+    hcryp->SizesSum = hcryp->Size;
+  }
+
+  if (DoKeyIVConfig == 1U)
+  {
+
+    /*  Reset CrypHeaderCount */
+    hcryp->CrypHeaderCount = 0U;
+
+
+    /********************** Init phase ******************************************/
+
+    CRYP_SET_PHASE(hcryp, CRYP_PHASE_INIT);
+
+    /* Set the key */
+    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
+
+    /* Set the initialization vector (IV) with B0 */
+    hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.B0);
+    hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.B0 + 1U);
+    hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.B0 + 2U);
+    hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.B0 + 3U);
+
+    /* Enable the CRYP peripheral */
+    __HAL_CRYP_ENABLE(hcryp);
+
+    /* just wait for hash computation */
+    count = CRYP_TIMEOUT_GCMCCMINITPHASE;
+    do
+    {
+      count-- ;
+      if (count == 0U)
+      {
+        /* Disable the CRYP peripheral clock */
+        __HAL_CRYP_DISABLE(hcryp);
+
+        /* Change state */
+        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
+        hcryp->State = HAL_CRYP_STATE_READY;
+
+        /* Process unlocked */
+        __HAL_UNLOCK(hcryp);
+        return HAL_ERROR;
+      }
+    }
+    while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF));
+
+    /* Clear CCF flag */
+    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+
+
+    /********************* Header phase *****************************************/
+
+    if (CRYP_GCMCCM_SetHeaderPhase_DMA(hcryp) != HAL_OK)
+    {
+      return HAL_ERROR;
+    }
+
+  }
+  else
+  {
+    /* Initialization and header phases already done, only do payload phase */
+    if (CRYP_GCMCCM_SetPayloadPhase_DMA(hcryp) != HAL_OK)
+    {
+      return HAL_ERROR;
+    }
+  } /* if (DoKeyIVConfig == 1U) */
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Sets the payload phase in interrupt mode
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @retval state
+  */
+static void CRYP_GCMCCM_SetPayloadPhase_IT(CRYP_HandleTypeDef *hcryp)
+{
+  uint32_t loopcounter;
+  uint32_t temp[4];  /* Temporary CrypOutBuff */
+  uint32_t lastwordsize;
+  uint32_t npblb;
+  uint32_t mode;
+  uint16_t incount;  /* Temporary CrypInCount Value */
+  uint16_t outcount;  /* Temporary CrypOutCount Value */
+  uint32_t i;
+
+  /***************************** Payload phase *******************************/
+
+  /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer*/
+  for (i = 0U; i < 4U; i++)
+  {
+    temp[i] = hcryp->Instance->DOUTR;
+  }
+  i= 0U;
+  while((hcryp->CrypOutCount < ((hcryp->Size + 3U)/4U)) && (i<4U))
+  {
+    *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
+    hcryp->CrypOutCount++;
+    i++;
+  }
+  incount = hcryp->CrypInCount;
+  outcount = hcryp->CrypOutCount;
+  if ((outcount >=  (hcryp->Size / 4U)) && ((incount * 4U) >=  hcryp->Size))
+  {
+
+     /* When in CCM with Key and IV configuration skipped, don't disable interruptions */
+     if (!((hcryp->Init.Algorithm == CRYP_AES_CCM) && (hcryp->KeyIVConfig == 1U)))
+     {
+      /* Disable computation complete flag and errors interrupts */
+      __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
+     }
+
+    /* Change the CRYP state */
+    hcryp->State = HAL_CRYP_STATE_READY;
+
+    /* Process unlocked */
+    __HAL_UNLOCK(hcryp);
+
+    /* Call output transfer complete callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+    /*Call registered Output complete callback*/
+    hcryp->OutCpltCallback(hcryp);
+#else
+    /*Call legacy weak Output complete callback*/
+    HAL_CRYP_OutCpltCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+  }
+
+  else if (((hcryp->Size / 4U) - (hcryp->CrypInCount)) >= 4U)
+  {
+
+#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U)
+    /* If suspension flag has been raised, suspend processing
+       only if not already at the end of the payload */
+    if (hcryp->SuspendRequest == HAL_CRYP_SUSPEND)
+    {
+      /* Clear CCF Flag */
+      __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+
+      /* reset SuspendRequest */
+      hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
+      /* Disable Computation Complete Flag and Errors Interrupts */
+      __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE|CRYP_IT_ERRIE);
+      /* Change the CRYP state */
+      hcryp->State = HAL_CRYP_STATE_SUSPENDED;
+      /* Mark that the payload phase is suspended */
+      hcryp->Phase = CRYP_PHASE_PAYLOAD_SUSPENDED;
+
+     /* Process Unlocked */
+      __HAL_UNLOCK(hcryp);
+    }
+    else
+#endif /* USE_HAL_CRYP_SUSPEND_RESUME */
+    {
+    /* Write the input block in the IN FIFO */
+    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+    hcryp->CrypInCount++;
+    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+    hcryp->CrypInCount++;
+    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+    hcryp->CrypInCount++;
+    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+    hcryp->CrypInCount++;
+    if ((hcryp->CrypInCount ==  (hcryp->Size / 4U)) && ((hcryp->Size % 16U) == 0U))  
+    {
+      /* Call input transfer complete callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+      /*Call registered Input complete callback*/
+      hcryp->InCpltCallback(hcryp);
+#else
+      /*Call legacy weak Input complete callback*/
+      HAL_CRYP_InCpltCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+    }
+  }
+  }
+  else /* Last block of payload < 128bit*/
+  {
+    /* Compute the number of padding bytes in last block of payload */
+    npblb = ((((uint32_t)hcryp->Size / 16U) + 1U) * 16U) - ((uint32_t)hcryp->Size);
+
+    mode = hcryp->Instance->CR & AES_CR_MODE;
+    if (((mode == CRYP_OPERATINGMODE_ENCRYPT) && (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)) ||
+        ((mode == CRYP_OPERATINGMODE_DECRYPT) && (hcryp->Init.Algorithm == CRYP_AES_CCM)))
+    {
+      /* Specify the number of non-valid bytes using NPBLB register*/
+      MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U);
+    }
+
+    /* Number of valid words (lastwordsize) in last block */
+    if ((npblb % 4U) == 0U)
+    {
+      lastwordsize = (16U - npblb) / 4U;
+    }
+    else
+    {
+      lastwordsize = ((16U - npblb) / 4U) + 1U;
+    }
+
+    /*  Last block optionally pad the data with zeros*/
+    for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter++)
+    {
+      hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+      hcryp->CrypInCount++;
+    }
+    while (loopcounter < 4U)
+    {
+      /* pad the data with zeros to have a complete block */
+      hcryp->Instance->DINR = 0x0U;
+      loopcounter++;
+    }
+      /* Call input transfer complete callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+      /*Call registered Input complete callback*/
+      hcryp->InCpltCallback(hcryp);
+#else
+      /*Call legacy weak Input complete callback*/
+      HAL_CRYP_InCpltCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */    
+  }
+}
+
+
+/**
+  * @brief  Sets the payload phase in DMA mode
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @retval state
+  */
+static HAL_StatusTypeDef CRYP_GCMCCM_SetPayloadPhase_DMA(CRYP_HandleTypeDef *hcryp)
+{
+  uint16_t wordsize = hcryp->Size / 4U ;
+  uint32_t index;
+  uint32_t npblb;
+  uint32_t lastwordsize;
+  uint32_t temp[4];  /* Temporary CrypOutBuff */
+  uint32_t count;
+  uint32_t reg;
+
+  /************************ Payload phase ************************************/
+  if (hcryp->Size == 0U)
+  {
+    /* Process unLocked */
+    __HAL_UNLOCK(hcryp);
+
+    /* Change the CRYP state and phase */
+    hcryp->State = HAL_CRYP_STATE_READY;
+  }
+  else if (hcryp->Size >= 16U)
+  {
+    /*DMA transfer must not include the last block in case of Size is not %16 */
+    wordsize = wordsize - (wordsize % 4U);
+
+    /*DMA transfer */
+    CRYP_SetDMAConfig(hcryp, (uint32_t)(hcryp->pCrypInBuffPtr), wordsize, (uint32_t)(hcryp->pCrypOutBuffPtr));
+  }
+  else /* length of input data is < 16 */
+  {
+    /* Compute the number of padding bytes in last block of payload */
+    npblb = 16U - (uint32_t)hcryp->Size;
+
+    /* Set Npblb in case of AES GCM payload encryption or AES CCM payload decryption to get right tag*/
+    reg = hcryp->Instance->CR & (AES_CR_CHMOD|AES_CR_MODE);
+    if ((reg == (CRYP_AES_GCM_GMAC|CRYP_OPERATINGMODE_ENCRYPT)) ||\
+        (reg == (CRYP_AES_CCM|CRYP_OPERATINGMODE_DECRYPT)))
+    {
+      /* Specify the number of non-valid bytes using NPBLB register*/
+      MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U);
+    }
+
+    /* Number of valid words (lastwordsize) in last block */
+    if ((npblb % 4U) == 0U)
+    {
+      lastwordsize = (16U - npblb) / 4U;
+    }
+    else
+    {
+      lastwordsize = ((16U - npblb) / 4U) + 1U;
+    }
+
+    /*  last block optionally pad the data with zeros*/
+    for (index = 0U; index < lastwordsize; index ++)
+    {
+      /* Write the last Input block in the IN FIFO */
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+      hcryp->CrypInCount++;
+    }
+    while (index < 4U)
+    {
+      /* pad the data with zeros to have a complete block */
+      hcryp->Instance->DINR  = 0U;
+      index++;
+    }
+    /* Call the input data transfer complete callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+    /*Call registered Input complete callback*/
+    hcryp->InCpltCallback(hcryp);
+#else
+    /*Call legacy weak Input complete callback*/
+    HAL_CRYP_InCpltCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */    
+    /* Wait for CCF flag to be raised */
+    count = CRYP_TIMEOUT_GCMCCMHEADERPHASE;
+    do
+    {
+      count-- ;
+      if (count == 0U)
+      {
+        /* Disable the CRYP peripheral clock */
+        __HAL_CRYP_DISABLE(hcryp);
+
+        /* Change state */
+        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
+        hcryp->State = HAL_CRYP_STATE_READY;
+
+        /* Process unlocked */
+        __HAL_UNLOCK(hcryp);
+        return HAL_ERROR;
+      }
+    }
+    while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF));
+
+    /* Clear CCF Flag */
+    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+
+    /*Read the output block from the output FIFO */
+    for (index = 0U; index < 4U; index++)
+    {
+      /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer */
+      temp[index] = hcryp->Instance->DOUTR;
+    }
+    for (index = 0U; index < lastwordsize; index++)
+    {
+      *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[index];
+      hcryp->CrypOutCount++;
+    }
+
+    /* Change the CRYP state to ready */
+    hcryp->State = HAL_CRYP_STATE_READY;
+
+    /* Process unlocked */
+    __HAL_UNLOCK(hcryp);
+
+      /* Call Output transfer complete callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+      /*Call registered Output complete callback*/
+      hcryp->OutCpltCallback(hcryp);
+#else
+      /*Call legacy weak Output complete callback*/
+      HAL_CRYP_OutCpltCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */    
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Sets the header phase in polling mode
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module(Header & HeaderSize)
+  * @param  Timeout Timeout value
+  * @retval state
+  */
+static HAL_StatusTypeDef CRYP_GCMCCM_SetHeaderPhase(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
+{
+  uint32_t loopcounter;
+  uint32_t size_in_bytes;
+  uint32_t tmp;
+  uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U,  /* 32-bit data type */
+                       0x0U, 0x0000FF00U, 0x0000FFFFU, 0xFF00FFFFU,  /* 16-bit data type */
+                       0x0U, 0x000000FFU, 0x0000FFFFU, 0x00FFFFFFU}; /*  8-bit data type */
+
+  /***************************** Header phase for GCM/GMAC or CCM *********************************/
+  if (hcryp->Init.HeaderWidthUnit == CRYP_HEADERWIDTHUNIT_WORD)
+  {
+    size_in_bytes = hcryp->Init.HeaderSize * 4U;
+  }
+  else
+  {
+    size_in_bytes = hcryp->Init.HeaderSize;
+  }
+
+  if ((size_in_bytes != 0U))
+  {
+    /* Select header phase */
+    CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER);
+
+    /* Enable the CRYP peripheral */
+    __HAL_CRYP_ENABLE(hcryp);
+
+    /* If size_in_bytes is a multiple of blocks (a multiple of four 32-bits words ) */
+    if ((size_in_bytes % 16U) == 0U)
+    {
+      /*  No padding */
+      for (loopcounter = 0U; (loopcounter < (size_in_bytes / 4U)); loopcounter += 4U)
+      {
+        /* Write the input block in the data input register */
+        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+        hcryp->CrypHeaderCount++ ;
+        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+        hcryp->CrypHeaderCount++ ;
+        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+        hcryp->CrypHeaderCount++ ;
+        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+        hcryp->CrypHeaderCount++ ;
+
+        if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
+        {
+          /* Disable the CRYP peripheral clock */
+          __HAL_CRYP_DISABLE(hcryp);
+
+          /* Change state */
+          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
+          hcryp->State = HAL_CRYP_STATE_READY;
+
+          /* Process unlocked */
+          __HAL_UNLOCK(hcryp);
+          return HAL_ERROR;
+        }
+        /* Clear CCF flag */
+        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+      }
+    }
+    else
+    {
+      /* Write header block in the IN FIFO without last block */
+      for (loopcounter = 0U; (loopcounter < ((size_in_bytes / 16U) * 4U)); loopcounter += 4U)
+      {
+        /* Write the input block in the data input register */
+        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+        hcryp->CrypHeaderCount++ ;
+        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+        hcryp->CrypHeaderCount++ ;
+        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+        hcryp->CrypHeaderCount++ ;
+        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+        hcryp->CrypHeaderCount++ ;
+
+        if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
+        {
+          /* Disable the CRYP peripheral clock */
+          __HAL_CRYP_DISABLE(hcryp);
+
+          /* Change state */
+          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
+          hcryp->State = HAL_CRYP_STATE_READY;
+
+          /* Process unlocked */
+          __HAL_UNLOCK(hcryp);
+          return HAL_ERROR;
+        }
+        /* Clear CCF flag */
+        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+      }
+      /* Write last complete words */
+      for (loopcounter = 0U; (loopcounter < ((size_in_bytes / 4U) % 4U)); loopcounter++)
+      {
+        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+        hcryp->CrypHeaderCount++ ;
+      }
+      /* If the header size is a multiple of words */
+      if ((size_in_bytes % 4U) == 0U)
+      {
+        /* Pad the data with zeros to have a complete block */
+        while (loopcounter < 4U)
+        {
+          hcryp->Instance->DINR = 0x0U;
+          loopcounter++;
+        }
+      }
+      else
+      {
+         /* Enter last bytes, padded with zeros */
+         tmp =  *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+         tmp &= mask[(hcryp->Init.DataType * 2U) + (size_in_bytes % 4U)];
+         hcryp->Instance->DINR = tmp;
+         loopcounter++;
+         /* Pad the data with zeros to have a complete block */
+         while (loopcounter < 4U)
+         {
+           hcryp->Instance->DINR = 0x0U;
+           loopcounter++;
+         }
+      }
+
+      if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
+      {
+        /* Disable the CRYP peripheral clock */
+        __HAL_CRYP_DISABLE(hcryp);
+
+        /* Change state */
+        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
+        hcryp->State = HAL_CRYP_STATE_READY;
+
+        /* Process unlocked */
+        __HAL_UNLOCK(hcryp);
+        return HAL_ERROR;
+      }
+      /* Clear CCF flag */
+      __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+    }
+  }
+  else
+  {
+    /*Workaround 1: only AES, before re-enabling the peripheral, datatype can be configured.*/
+    MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE, hcryp->Init.DataType);
+
+    /* Select header phase */
+    CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER);
+
+    /* Enable the CRYP peripheral */
+    __HAL_CRYP_ENABLE(hcryp);
+  }
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Sets the header phase when using DMA in process
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module(Header & HeaderSize)
+  * @retval None
+  */
+static HAL_StatusTypeDef CRYP_GCMCCM_SetHeaderPhase_DMA(CRYP_HandleTypeDef *hcryp)
+{
+  uint32_t loopcounter;
+  uint32_t headersize_in_bytes;
+  uint32_t tmp;
+  uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U,  /* 32-bit data type */
+                       0x0U, 0x0000FF00U, 0x0000FFFFU, 0xFF00FFFFU,  /* 16-bit data type */
+                       0x0U, 0x000000FFU, 0x0000FFFFU, 0x00FFFFFFU}; /*  8-bit data type */
+
+  /***************************** Header phase for GCM/GMAC or CCM *********************************/
+  if (hcryp->Init.HeaderWidthUnit == CRYP_HEADERWIDTHUNIT_WORD)
+  {
+    headersize_in_bytes = hcryp->Init.HeaderSize * 4U;
+  }
+  else
+  {
+    headersize_in_bytes = hcryp->Init.HeaderSize;
+  }
+
+  /* Select header phase */
+  CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER);
+
+  /* Enable the CRYP peripheral */
+  __HAL_CRYP_ENABLE(hcryp);
+
+  /* Set the phase */
+  hcryp->Phase = CRYP_PHASE_PROCESS;
+
+  /* If header size is at least equal to 16 bytes, feed the header through DMA.
+     If size_in_bytes is not a multiple of blocks (is not a multiple of four 32-bit words ),
+     last bytes feeding and padding will be done in CRYP_DMAInCplt() */
+  if (headersize_in_bytes >= 16U)
+  {
+    /* Initiate header DMA transfer */
+    if (CRYP_SetHeaderDMAConfig(hcryp, (uint32_t)(hcryp->Init.Header), (uint16_t)((headersize_in_bytes / 16U) * 4U)) != HAL_OK)
+    {
+      return HAL_ERROR;
+    }
+  }
+  else
+  {
+    if (headersize_in_bytes != 0U)
+    {
+      /* Header length is larger than 0 and strictly less than 16 bytes */
+      /* Write last complete words */
+      for (loopcounter = 0U; (loopcounter < (headersize_in_bytes / 4U)); loopcounter++)
+      {
+        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+        hcryp->CrypHeaderCount++ ;
+      }
+      /* If the header size is a multiple of words */
+      if ((headersize_in_bytes % 4U) == 0U)
+      {
+        /* Pad the data with zeros to have a complete block */
+        while (loopcounter < 4U)
+        {
+          hcryp->Instance->DINR = 0x0U;
+          loopcounter++;
+        }
+      }
+      else
+      {
+        /* Enter last bytes, padded with zeros */
+        tmp =  *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+        tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)];
+        hcryp->Instance->DINR = tmp;
+        loopcounter++;
+        /* Pad the data with zeros to have a complete block */
+        while (loopcounter < 4U)
+        {
+          hcryp->Instance->DINR = 0x0U;
+          loopcounter++;
+        }
+      }
+
+      if (CRYP_WaitOnCCFlag(hcryp, CRYP_TIMEOUT_GCMCCMHEADERPHASE) != HAL_OK)
+      {
+        /* Disable the CRYP peripheral clock */
+        __HAL_CRYP_DISABLE(hcryp);
+
+        /* Change state */
+        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
+        hcryp->State = HAL_CRYP_STATE_READY;
+
+        /* Process unlocked */
+        __HAL_UNLOCK(hcryp);
+        return HAL_ERROR;
+      }
+      /* Clear CCF flag */
+      __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+    } /* if (headersize_in_bytes != 0U) */
+
+    /* Move to payload phase if header length is null or
+       if the header length was less than 16 and header written by software instead of DMA */
+
+    /* Set to 0 the number of non-valid bytes using NPBLB register*/
+    MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U);
+
+    /* Select payload phase once the header phase is performed */
+    CRYP_SET_PHASE(hcryp, CRYP_PHASE_PAYLOAD);
+
+    /* Initiate payload DMA IN and processed data DMA OUT transfers */
+    if (CRYP_GCMCCM_SetPayloadPhase_DMA(hcryp) != HAL_OK)
+    {
+      return HAL_ERROR;
+    }
+  } /* if (headersize_in_bytes >= 16U) */
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Sets the header phase in interrupt mode
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module(Header & HeaderSize)
+  * @retval None
+  */
+static void CRYP_GCMCCM_SetHeaderPhase_IT(CRYP_HandleTypeDef *hcryp)
+{
+  uint32_t loopcounter;
+  uint32_t lastwordsize;
+  uint32_t npblb;
+  uint32_t mode;
+  uint32_t headersize_in_bytes;
+  uint32_t tmp;
+  uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U,  /* 32-bit data type */
+                       0x0U, 0x0000FF00U, 0x0000FFFFU, 0xFF00FFFFU,  /* 16-bit data type */
+                       0x0U, 0x000000FFU, 0x0000FFFFU, 0x00FFFFFFU}; /*  8-bit data type */
+
+  if (hcryp->Init.HeaderWidthUnit == CRYP_HEADERWIDTHUNIT_WORD)
+  {
+    headersize_in_bytes = hcryp->Init.HeaderSize * 4U;
+  }
+  else
+  {
+    headersize_in_bytes = hcryp->Init.HeaderSize;
+  }
+
+  /***************************** Header phase *********************************/
+  /* Test whether or not the header phase is over.
+     If the test below is true, move to payload phase */
+  if (headersize_in_bytes <= ((uint32_t)(hcryp->CrypHeaderCount) * 4U))
+  {
+    /* Set the phase */
+    hcryp->Phase = CRYP_PHASE_PROCESS;
+    /* Select payload phase */
+    MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, CRYP_PHASE_PAYLOAD);
+    /* Set to 0 the number of non-valid bytes using NPBLB register*/
+    MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U);
+
+    if (hcryp->Init.Algorithm == CRYP_AES_CCM)
+    {
+      /* Increment CrypHeaderCount to pass in CRYP_GCMCCM_SetPayloadPhase_IT */
+      hcryp->CrypHeaderCount++;
+    }
+    /* Write the payload Input block in the IN FIFO */
+    if (hcryp->Size == 0U)
+    {
+      /* Disable interrupts */
+      __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
+
+      /* Change the CRYP state */
+      hcryp->State = HAL_CRYP_STATE_READY;
+
+      /* Process unlocked */
+      __HAL_UNLOCK(hcryp);
+    }
+    else if (hcryp->Size >= 16U)
+    {
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+      hcryp->CrypInCount++;
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+      hcryp->CrypInCount++;
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+      hcryp->CrypInCount++;
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+      hcryp->CrypInCount++;
+
+      if ((hcryp->CrypInCount ==  (hcryp->Size / 4U)) && ((hcryp->Size % 16U) == 0U))
+      {
+        /* Call the input data transfer complete callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+        /*Call registered Input complete callback*/
+        hcryp->InCpltCallback(hcryp);
+#else
+        /*Call legacy weak Input complete callback*/
+        HAL_CRYP_InCpltCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+      }
+    }
+    else /* Size < 4 words  : first block is the last block*/
+    {
+      /* Compute the number of padding bytes in last block of payload */
+      npblb = 16U - ((uint32_t)hcryp->Size);
+      mode = hcryp->Instance->CR & AES_CR_MODE;
+      if (((mode == CRYP_OPERATINGMODE_ENCRYPT) && (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)) ||
+          ((mode == CRYP_OPERATINGMODE_DECRYPT) && (hcryp->Init.Algorithm == CRYP_AES_CCM)))
+      {
+        /* Specify the number of non-valid bytes using NPBLB register*/
+        MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U);
+      }
+
+      /* Number of valid words (lastwordsize) in last block */
+      if ((npblb % 4U) == 0U)
+      {
+        lastwordsize = (16U - npblb) / 4U;
+      }
+      else
+      {
+        lastwordsize = ((16U - npblb) / 4U) + 1U;
+      }
+
+      /*  Last block optionally pad the data with zeros*/
+      for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter++)
+      {
+        hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
+        hcryp->CrypInCount++;
+      }
+      while (loopcounter < 4U)
+      {
+        /* Pad the data with zeros to have a complete block */
+        hcryp->Instance->DINR = 0x0U;
+        loopcounter++;
+      }
+      /* Call the input data transfer complete callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+      /*Call registered Input complete callback*/
+      hcryp->InCpltCallback(hcryp);
+#else
+      /*Call legacy weak Input complete callback*/
+      HAL_CRYP_InCpltCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */      
+    }
+  }
+  else if ((((headersize_in_bytes / 4U) - (hcryp->CrypHeaderCount)) >= 4U))
+  {
+    /* Can enter full 4 header words */
+#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U)
+    /* If suspension flag has been raised, suspend processing
+       only if not already at the end of the header */
+    if (hcryp->SuspendRequest == HAL_CRYP_SUSPEND)
+    {
+      /* Clear CCF Flag */
+      __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+
+      /* reset SuspendRequest */
+      hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
+      /* Disable Computation Complete Flag and Errors Interrupts */
+      __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE|CRYP_IT_ERRIE);
+      /* Change the CRYP state */
+      hcryp->State = HAL_CRYP_STATE_SUSPENDED;
+      /* Mark that the payload phase is suspended */
+      hcryp->Phase = CRYP_PHASE_HEADER_SUSPENDED;
+
+     /* Process Unlocked */
+      __HAL_UNLOCK(hcryp);
+    }
+    else
+#endif /* USE_HAL_CRYP_SUSPEND_RESUME */
+    {
+    /* Write the input block in the IN FIFO */
+    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+    hcryp->CrypHeaderCount++;
+    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+    hcryp->CrypHeaderCount++;
+    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+    hcryp->CrypHeaderCount++;
+    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+    hcryp->CrypHeaderCount++;
+  }
+  }
+  else /* Write last header block (4 words), padded with zeros if needed */
+  {
+
+    for (loopcounter = 0U; (loopcounter < ((headersize_in_bytes / 4U) % 4U)); loopcounter++)
+    {
+      hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+      hcryp->CrypHeaderCount++ ;
+    }
+    /* If the header size is a multiple of words */
+    if ((headersize_in_bytes % 4U) == 0U)
+    {
+      /* Pad the data with zeros to have a complete block */
+      while (loopcounter < 4U)
+      {
+        hcryp->Instance->DINR = 0x0U;
+        loopcounter++;
+        hcryp->CrypHeaderCount++;
+      }
+    }
+    else
+    {
+      /* Enter last bytes, padded with zeros */
+      tmp =  *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+      tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)];
+      hcryp->Instance->DINR = tmp;
+      loopcounter++;
+      hcryp->CrypHeaderCount++;
+      /* Pad the data with zeros to have a complete block */
+    while (loopcounter < 4U)
+    {
+      hcryp->Instance->DINR = 0x0U;
+      loopcounter++;
+        hcryp->CrypHeaderCount++;
+      }
+    }
+  }
+}
+
+/**
+  * @brief  Handle CRYP hardware block Timeout when waiting for CCF flag to be raised.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module.
+  * @param  Timeout Timeout duration.
+  * @note   This function can only be used in thread mode.
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef CRYP_WaitOnCCFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
+{
+  uint32_t tickstart;
+
+  /* Get timeout */
+  tickstart = HAL_GetTick();
+
+  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
+  {
+    /* Check for the Timeout */
+    if (Timeout != HAL_MAX_DELAY)
+    {
+      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
+      {
+        return HAL_ERROR;
+      }
+    }
+  }
+  return HAL_OK;
+}
+
+/**
+  * @brief  Wait for Computation Complete Flag (CCF) to raise then clear it.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module.
+  * @param  Timeout Timeout duration.
+  * @note   This function can be used in thread or handler mode.
+  * @retval HAL status
+  */
+static void CRYP_ClearCCFlagWhenHigh(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
+{
+  uint32_t count = Timeout;
+
+  do
+  {
+    count-- ;
+    if (count == 0U)
+    {
+      /* Disable the CRYP peripheral clock */
+      __HAL_CRYP_DISABLE(hcryp);
+
+      /* Change state */
+      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
+
+      /* Process unlocked */
+      __HAL_UNLOCK(hcryp);
+      hcryp->State = HAL_CRYP_STATE_READY;
+
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
+    /*Call registered error callback*/
+    hcryp->ErrorCallback(hcryp);
+#else
+    /*Call legacy weak error callback*/
+    HAL_CRYP_ErrorCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+    }
+  }
+  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF));
+
+  /* Clear CCF flag */
+  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+}
+
+#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U)
+/**
+  * @brief  In case of message processing suspension, read the Initialization Vector.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module.
+  * @param  Output Pointer to the buffer containing the saved Initialization Vector.
+  * @note   This value has to be stored for reuse by writing the AES_IVRx registers
+  *         as soon as the suspended processing has to be resumed.
+  * @retval None
+  */
+static void CRYP_Read_IVRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Output)
+{
+  uint32_t outputaddr = (uint32_t)Output;
+
+  *(uint32_t*)(outputaddr) = hcryp->Instance->IVR3;
+  outputaddr+=4U;
+  *(uint32_t*)(outputaddr) = hcryp->Instance->IVR2;
+  outputaddr+=4U;
+  *(uint32_t*)(outputaddr) = hcryp->Instance->IVR1;
+  outputaddr+=4U;
+  *(uint32_t*)(outputaddr) = hcryp->Instance->IVR0;
+}
+
+/**
+  * @brief  In case of message processing resumption, rewrite the Initialization
+  *         Vector in the AES_IVRx registers.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module.
+  * @param  Input Pointer to the buffer containing the saved Initialization Vector to
+  *         write back in the CRYP hardware block.
+  * @note   AES must be disabled when reconfiguring the IV values.
+  * @retval None
+  */
+static void CRYP_Write_IVRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Input)
+{
+  uint32_t ivaddr = (uint32_t)Input;
+
+  hcryp->Instance->IVR3 = *(uint32_t*)(ivaddr);
+  ivaddr+=4U;
+  hcryp->Instance->IVR2 = *(uint32_t*)(ivaddr);
+  ivaddr+=4U;
+  hcryp->Instance->IVR1 = *(uint32_t*)(ivaddr);
+  ivaddr+=4U;
+  hcryp->Instance->IVR0 = *(uint32_t*)(ivaddr);
+}
+
+/**
+  * @brief  In case of message GCM/GMAC/CCM processing suspension,
+  *         read the Suspend Registers.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module.
+  * @param  Output Pointer to the buffer containing the saved Suspend Registers.
+  * @note   These values have to be stored for reuse by writing back the AES_SUSPxR registers
+  *         as soon as the suspended processing has to be resumed.
+  * @retval None
+  */
+static void CRYP_Read_SuspendRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Output)
+{
+  uint32_t outputaddr = (uint32_t)Output;
+  __IO uint32_t count = 0U;
+
+  /* In case of GCM payload phase encryption, check that suspension can be carried out */
+  if (READ_BIT(hcryp->Instance->CR, (AES_CR_CHMOD|AES_CR_GCMPH|AES_CR_MODE)) == (CRYP_AES_GCM_GMAC|AES_CR_GCMPH_1|0x0U))
+  {
+
+      /* Wait for BUSY flag to be cleared */
+      count = 0xFFF;
+      do
+      {
+        count-- ;
+        if(count == 0U)
+        {
+          /* Change state */
+          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
+          hcryp->State = HAL_CRYP_STATE_READY;
+
+          /* Process unlocked */
+          __HAL_UNLOCK(hcryp);
+          HAL_CRYP_ErrorCallback(hcryp);
+          return;
+        }
+      }
+      while(HAL_IS_BIT_SET(hcryp->Instance->SR, AES_SR_BUSY));
+
+  }
+
+
+  *(uint32_t*)(outputaddr) = hcryp->Instance->SUSP7R;
+  outputaddr+=4U;
+  *(uint32_t*)(outputaddr) = hcryp->Instance->SUSP6R;
+  outputaddr+=4U;
+  *(uint32_t*)(outputaddr) = hcryp->Instance->SUSP5R;
+  outputaddr+=4U;
+  *(uint32_t*)(outputaddr) = hcryp->Instance->SUSP4R;
+  outputaddr+=4U;
+  *(uint32_t*)(outputaddr) = hcryp->Instance->SUSP3R;
+  outputaddr+=4U;
+  *(uint32_t*)(outputaddr) = hcryp->Instance->SUSP2R;
+  outputaddr+=4U;
+  *(uint32_t*)(outputaddr) = hcryp->Instance->SUSP1R;
+  outputaddr+=4U;
+  *(uint32_t*)(outputaddr) = hcryp->Instance->SUSP0R;
+}
+
+/**
+  * @brief  In case of message GCM/GMAC/CCM processing resumption, rewrite the Suspend
+  *         Registers in the AES_SUSPxR registers.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module.
+  * @param  Input Pointer to the buffer containing the saved suspend registers to
+  *         write back in the CRYP hardware block.
+  * @note   AES must be disabled when reconfiguring the suspend registers.
+  * @retval None
+  */
+static void CRYP_Write_SuspendRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Input)
+{
+  uint32_t ivaddr = (uint32_t)Input;
+
+  hcryp->Instance->SUSP7R = *(uint32_t*)(ivaddr);
+  ivaddr+=4U;
+  hcryp->Instance->SUSP6R = *(uint32_t*)(ivaddr);
+  ivaddr+=4U;
+  hcryp->Instance->SUSP5R = *(uint32_t*)(ivaddr);
+  ivaddr+=4U;
+  hcryp->Instance->SUSP4R = *(uint32_t*)(ivaddr);
+  ivaddr+=4U;
+  hcryp->Instance->SUSP3R = *(uint32_t*)(ivaddr);
+  ivaddr+=4U;
+  hcryp->Instance->SUSP2R = *(uint32_t*)(ivaddr);
+  ivaddr+=4U;
+  hcryp->Instance->SUSP1R = *(uint32_t*)(ivaddr);
+  ivaddr+=4U;
+  hcryp->Instance->SUSP0R = *(uint32_t*)(ivaddr);
+}
+
+/**
+  * @brief  In case of message GCM/GMAC/CCM processing suspension, read the Key Registers.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module.
+  * @param  Output Pointer to the buffer containing the saved Key Registers.
+  * @param  KeySize Indicates the key size (128 or 256 bits).
+  * @note   These values have to be stored for reuse by writing back the AES_KEYRx registers
+  *         as soon as the suspended processing has to be resumed.
+  * @retval None
+  */
+static void CRYP_Read_KeyRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Output, uint32_t KeySize)
+{
+  uint32_t keyaddr = (uint32_t)Output;
+
+  switch (KeySize)
+  {
+    case CRYP_KEYSIZE_256B:
+      *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey);
+      keyaddr+=4U;
+      *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey + 1U);
+      keyaddr+=4U;
+      *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey + 2U);
+      keyaddr+=4U;
+      *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey + 3U);
+      keyaddr+=4U;
+      *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey + 4U);
+      keyaddr+=4U;
+      *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey + 5U);
+      keyaddr+=4U;
+      *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey + 6U);
+      keyaddr+=4U;
+      *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey + 7U);
+      break;
+    case CRYP_KEYSIZE_128B:
+      *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey);
+      keyaddr+=4U;
+      *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey + 1U);
+      keyaddr+=4U;
+      *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey + 2U);
+      keyaddr+=4U;
+      *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey + 3U);
+      break;
+    default:
+      break;
+  }
+}
+
+/**
+  * @brief  In case of message GCM/GMAC (CCM/CMAC when applicable) processing resumption, rewrite the Key
+  *         Registers in the AES_KEYRx registers.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module.
+  * @param  Input Pointer to the buffer containing the saved key registers to
+  *         write back in the CRYP hardware block.
+  * @param  KeySize Indicates the key size (128 or 256 bits)
+  * @note   AES must be disabled when reconfiguring the Key registers.
+  * @retval None
+  */
+static void CRYP_Write_KeyRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Input, uint32_t KeySize)
+{
+  uint32_t keyaddr = (uint32_t)Input;
+
+  if (KeySize == CRYP_KEYSIZE_256B)
+  {
+    hcryp->Instance->KEYR7 = *(uint32_t*)(keyaddr);
+    keyaddr+=4U;
+    hcryp->Instance->KEYR6 = *(uint32_t*)(keyaddr);
+    keyaddr+=4U;
+    hcryp->Instance->KEYR5 = *(uint32_t*)(keyaddr);
+    keyaddr+=4U;
+    hcryp->Instance->KEYR4 = *(uint32_t*)(keyaddr);
+    keyaddr+=4U;
+  }
+
+    hcryp->Instance->KEYR3 = *(uint32_t*)(keyaddr);
+    keyaddr+=4U;
+    hcryp->Instance->KEYR2 = *(uint32_t*)(keyaddr);
+    keyaddr+=4U;
+    hcryp->Instance->KEYR1 = *(uint32_t*)(keyaddr);
+    keyaddr+=4U;
+    hcryp->Instance->KEYR0 = *(uint32_t*)(keyaddr);
+}
+
+/**
+  * @brief  Authentication phase resumption in case of GCM/GMAC/CCM process in interrupt mode
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module(Header & HeaderSize)
+  * @retval None
+  */
+static void CRYP_PhaseProcessingResume(CRYP_HandleTypeDef *hcryp)
+{
+  uint32_t loopcounter;
+  uint16_t lastwordsize;
+  uint16_t npblb;
+  uint32_t cr_temp;
+
+
+  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_ERR_CLEAR | CRYP_CCF_CLEAR);
+
+  /* Enable computation complete flag and error interrupts */
+  __HAL_CRYP_ENABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
+
+  /* Enable the CRYP peripheral */
+  __HAL_CRYP_ENABLE(hcryp);
+
+  /* Case of header phase resumption =================================================*/
+  if (hcryp->Phase == CRYP_PHASE_HEADER_SUSPENDED)
+  {
+      /* Set the phase */
+    hcryp->Phase = CRYP_PHASE_PROCESS;
+
+    /* Select header phase */
+    CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER);
+
+    if ((((hcryp->Init.HeaderSize) - (hcryp->CrypHeaderCount)) >= 4U))
+    {
+      /* Write the input block in the IN FIFO */
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount );
+      hcryp->CrypHeaderCount++;
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount );
+      hcryp->CrypHeaderCount++;
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount );
+      hcryp->CrypHeaderCount++;
+      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount );
+      hcryp->CrypHeaderCount++;
+    }
+    else /*HeaderSize < 4 or HeaderSize >4 & HeaderSize %4 != 0*/
+    {
+      /*  Last block optionally pad the data with zeros*/
+      for(loopcounter = 0U; loopcounter < (hcryp->Init.HeaderSize %4U ); loopcounter++)
+      {
+        hcryp->Instance->DINR = *(uint32_t*)(hcryp->Init.Header + hcryp->CrypHeaderCount);
+        hcryp->CrypHeaderCount++ ;
+      }
+      while(loopcounter <4U )
+      {
+        /* pad the data with zeros to have a complete block */
+        hcryp->Instance->DINR = 0x0U;
+        loopcounter++;
+      }
+    }
+  }
+  /* Case of payload phase resumption =================================================*/
+  else
+  {
+    if (hcryp->Phase == CRYP_PHASE_PAYLOAD_SUSPENDED)
+    {
+
+      /* Set the phase */
+      hcryp->Phase = CRYP_PHASE_PROCESS;
+
+      /* Select payload phase once the header phase is performed */
+      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, CRYP_PHASE_PAYLOAD);
+
+      /* Set to 0 the number of non-valid bytes using NPBLB register*/
+      MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U);
+
+      if (((hcryp->Size/4U) - (hcryp->CrypInCount)) >= 4U)
+      {
+        /* Write the input block in the IN FIFO */
+        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
+        hcryp->CrypInCount++;
+        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
+        hcryp->CrypInCount++;
+        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
+        hcryp->CrypInCount++;
+        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
+        hcryp->CrypInCount++;
+        if ((hcryp->CrypInCount ==  (hcryp->Size / 4U)) && ((hcryp->Size % 16U) == 0U))
+        {
+          /* Call input transfer complete callback */
+#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
+          /*Call registered Input complete callback*/
+          hcryp->InCpltCallback(hcryp);
+#else
+          /*Call legacy weak Input complete callback*/
+          HAL_CRYP_InCpltCallback(hcryp);
+#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
+        }
+      }
+      else /* Last block of payload < 128bit*/
+      {
+        /* Compute the number of padding bytes in last block of payload */
+        npblb = (((hcryp->Size/16U)+1U)*16U) - (hcryp->Size);
+        cr_temp = hcryp->Instance->CR;
+        if((((cr_temp & AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT) && (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)) ||
+           (((cr_temp& AES_CR_MODE) == CRYP_OPERATINGMODE_DECRYPT) && (hcryp->Init.Algorithm == CRYP_AES_CCM)))
+        {
+          /* Specify the number of non-valid bytes using NPBLB register*/
+            MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, ((uint32_t)npblb)<< 20U);
+        }
+
+        /* Number of valid words (lastwordsize) in last block */
+        if ((npblb % 4U) ==0U)
+        {
+          lastwordsize = (16U-npblb)/4U;
+        }
+        else
+        {
+          lastwordsize = ((16U-npblb)/4U) +1U;
+        }
+
+        /*  Last block optionally pad the data with zeros*/
+        for(loopcounter = 0U; loopcounter < lastwordsize; loopcounter++)
+        {
+          hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
+          hcryp->CrypInCount++;
+        }
+        while(loopcounter < 4U )
+        {
+          /* pad the data with zeros to have a complete block */
+          hcryp->Instance->DINR = 0x0U;
+          loopcounter++;
+        }
+      }
+    }
+  }
+}
+#endif /* defined (USE_HAL_CRYP_SUSPEND_RESUME) */
+/**
+  * @}
+  */
+
+
+#endif /* HAL_CRYP_MODULE_ENABLED */
+
+#endif /* AES */
+/**
+  * @}
+  */
+
+/**
+ * @}
+ */
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cryp_ex.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cryp_ex.c
new file mode 100644
index 0000000..d685c41
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cryp_ex.c
@@ -0,0 +1,389 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_cryp_ex.c
+  * @author  MCD Application Team
+  * @brief   CRYPEx HAL module driver.
+  *          This file provides firmware functions to manage the extended
+  *          functionalities of the Cryptography (CRYP) peripheral.
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup CRYPEx
+  * @{
+  */
+
+#if defined(AES)
+
+#ifdef HAL_CRYP_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @addtogroup CRYPEx_Private_Defines
+  * @{
+  */
+
+#define CRYP_PHASE_INIT                              0x00000000U             /*!< GCM/GMAC (or CCM) init phase */
+#define CRYP_PHASE_HEADER                            AES_CR_GCMPH_0          /*!< GCM/GMAC or CCM header phase */
+#define CRYP_PHASE_PAYLOAD                           AES_CR_GCMPH_1          /*!< GCM(/CCM) payload phase   */
+#define CRYP_PHASE_FINAL                             AES_CR_GCMPH            /*!< GCM/GMAC or CCM  final phase  */
+
+#define CRYP_OPERATINGMODE_ENCRYPT                   0x00000000U             /*!< Encryption mode   */
+#define CRYP_OPERATINGMODE_KEYDERIVATION             AES_CR_MODE_0           /*!< Key derivation mode  only used when performing ECB and CBC decryptions  */
+#define CRYP_OPERATINGMODE_DECRYPT                   AES_CR_MODE_1           /*!< Decryption       */
+#define CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT     AES_CR_MODE             /*!< Key derivation and decryption only used when performing ECB and CBC decryptions  */
+
+#define  CRYPEx_PHASE_PROCESS       0x02U     /*!< CRYP peripheral is in processing phase */
+#define  CRYPEx_PHASE_FINAL         0x03U     /*!< CRYP peripheral is in final phase this is relevant only with CCM and GCM modes */
+
+/*  CTR0 information to use in CCM algorithm */
+#define CRYP_CCM_CTR0_0            0x07FFFFFFU
+#define CRYP_CCM_CTR0_3            0xFFFFFF00U
+
+/**
+  * @}
+  */
+
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+
+/* Exported functions---------------------------------------------------------*/
+/** @addtogroup CRYPEx_Exported_Functions
+  * @{
+  */
+
+/** @defgroup CRYPEx_Exported_Functions_Group1 Extended AES processing functions
+ *  @brief   Extended processing functions.
+ *
+@verbatim
+  ==============================================================================
+              ##### Extended AES processing functions #####
+  ==============================================================================
+    [..]  This section provides functions allowing to generate the authentication
+          TAG in Polling mode
+      (#)HAL_CRYPEx_AESGCM_GenerateAuthTAG
+      (#)HAL_CRYPEx_AESCCM_GenerateAuthTAG
+         they should be used after Encrypt/Decrypt operation.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  generate the GCM authentication TAG.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @param  AuthTag Pointer to the authentication buffer
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CRYPEx_AESGCM_GenerateAuthTAG(CRYP_HandleTypeDef *hcryp, uint32_t *AuthTag, uint32_t Timeout)
+{
+  uint32_t tickstart;
+  /* Assume first Init.HeaderSize is in words */
+  uint64_t headerlength = (uint64_t)hcryp->Init.HeaderSize * 32U; /* Header length in bits */
+  uint64_t inputlength = (uint64_t)hcryp->SizesSum * 8U; /* Input length in bits */
+  uint32_t tagaddr = (uint32_t)AuthTag;
+
+  /* Correct headerlength if Init.HeaderSize is actually in bytes */
+  if (hcryp->Init.HeaderWidthUnit == CRYP_HEADERWIDTHUNIT_BYTE)
+  {
+    headerlength /= 4U;
+  }
+
+  if (hcryp->State == HAL_CRYP_STATE_READY)
+  {
+    /* Process locked */
+    __HAL_LOCK(hcryp);
+
+    /* Change the CRYP peripheral state */
+    hcryp->State = HAL_CRYP_STATE_BUSY;
+
+    /* Check if initialization phase has already been performed */
+    if (hcryp->Phase == CRYPEx_PHASE_PROCESS)
+    {
+      /* Change the CRYP phase */
+      hcryp->Phase = CRYPEx_PHASE_FINAL;
+    }
+    else /* Initialization phase has not been performed*/
+    {
+      /* Disable the Peripheral */
+      __HAL_CRYP_DISABLE(hcryp);
+
+      /* Sequence error code field */
+      hcryp->ErrorCode |= HAL_CRYP_ERROR_AUTH_TAG_SEQUENCE;
+
+      /* Change the CRYP peripheral state */
+      hcryp->State = HAL_CRYP_STATE_READY;
+
+      /* Process unlocked */
+      __HAL_UNLOCK(hcryp);
+      return HAL_ERROR;
+    }
+
+    /* Select final phase */
+    MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, CRYP_PHASE_FINAL);
+
+    /* Set the encrypt operating mode*/
+    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_ENCRYPT);
+
+    /*TinyAES peripheral from V3.1.1 : data has to be inserted normally (no swapping)*/
+    /* Write into the AES_DINR register the number of bits in header (64 bits)
+    followed by the number of bits in the payload */
+
+    hcryp->Instance->DINR = 0U;
+    hcryp->Instance->DINR = (uint32_t)(headerlength);
+    hcryp->Instance->DINR = 0U;
+    hcryp->Instance->DINR = (uint32_t)(inputlength);
+
+    /* Wait for CCF flag to be raised */
+    tickstart = HAL_GetTick();
+    while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
+    {
+      /* Check for the Timeout */
+      if (Timeout != HAL_MAX_DELAY)
+      {
+        if (((HAL_GetTick() - tickstart) > Timeout)||(Timeout == 0U))
+        {
+          /* Disable the CRYP peripheral clock */
+          __HAL_CRYP_DISABLE(hcryp);
+
+          /* Change state */
+          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
+          hcryp->State = HAL_CRYP_STATE_READY;
+
+          /* Process unlocked */
+          __HAL_UNLOCK(hcryp);
+          return HAL_ERROR;
+        }
+      }
+    }
+
+    /* Read the authentication TAG in the output FIFO */
+    *(uint32_t *)(tagaddr) = hcryp->Instance->DOUTR;
+    tagaddr += 4U;
+    *(uint32_t *)(tagaddr) = hcryp->Instance->DOUTR;
+    tagaddr += 4U;
+    *(uint32_t *)(tagaddr) = hcryp->Instance->DOUTR;
+    tagaddr += 4U;
+    *(uint32_t *)(tagaddr) = hcryp->Instance->DOUTR;
+
+    /* Clear CCF flag */
+    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+
+    /* Disable the peripheral */
+    __HAL_CRYP_DISABLE(hcryp);
+
+    /* Change the CRYP peripheral state */
+    hcryp->State = HAL_CRYP_STATE_READY;
+
+    /* Process unlocked */
+    __HAL_UNLOCK(hcryp);
+  }
+  else
+  {
+    /* Busy error code field */
+    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
+    return HAL_ERROR;
+  }
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  AES CCM Authentication TAG generation.
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
+  *         the configuration information for CRYP module
+  * @param  AuthTag Pointer to the authentication buffer
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_CRYPEx_AESCCM_GenerateAuthTAG(CRYP_HandleTypeDef *hcryp, uint32_t *AuthTag, uint32_t Timeout)
+{
+  uint32_t tagaddr = (uint32_t)AuthTag;
+  uint32_t tickstart;
+
+  if (hcryp->State == HAL_CRYP_STATE_READY)
+  {
+    /* Process locked */
+    __HAL_LOCK(hcryp);
+
+    /* Disable interrupts in case they were kept enabled to proceed
+       a single message in several iterations */
+    __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
+
+    /* Change the CRYP peripheral state */
+    hcryp->State = HAL_CRYP_STATE_BUSY;
+
+    /* Check if initialization phase has already been performed */
+    if (hcryp->Phase == CRYPEx_PHASE_PROCESS)
+    {
+      /* Change the CRYP phase */
+      hcryp->Phase = CRYPEx_PHASE_FINAL;
+    }
+    else /* Initialization phase has not been performed*/
+    {
+      /* Disable the peripheral */
+      __HAL_CRYP_DISABLE(hcryp);
+
+      /* Sequence error code field */
+      hcryp->ErrorCode |= HAL_CRYP_ERROR_AUTH_TAG_SEQUENCE;
+
+      /* Change the CRYP peripheral state */
+      hcryp->State = HAL_CRYP_STATE_READY;
+
+      /* Process unlocked */
+      __HAL_UNLOCK(hcryp);
+      return HAL_ERROR;
+    }
+    /* Select final phase */
+    MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, CRYP_PHASE_FINAL);
+
+    /* Set encrypt  operating mode*/
+    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_ENCRYPT);
+
+    /* Wait for CCF flag to be raised */
+    tickstart = HAL_GetTick();
+    while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
+    {
+      /* Check for the Timeout */
+      if (Timeout != HAL_MAX_DELAY)
+      {
+        if (((HAL_GetTick() - tickstart) > Timeout) ||(Timeout == 0U))
+        {
+          /* Disable the CRYP peripheral Clock */
+          __HAL_CRYP_DISABLE(hcryp);
+
+          /* Change state */
+          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
+          hcryp->State = HAL_CRYP_STATE_READY;
+
+          /* Process unlocked */
+          __HAL_UNLOCK(hcryp);
+          return HAL_ERROR;
+        }
+      }
+    }
+
+    /* Read the authentication TAG in the output FIFO */
+    *(uint32_t *)(tagaddr) = hcryp->Instance->DOUTR;
+    tagaddr += 4U;
+    *(uint32_t *)(tagaddr) = hcryp->Instance->DOUTR;
+    tagaddr += 4U;
+    *(uint32_t *)(tagaddr) = hcryp->Instance->DOUTR;
+    tagaddr += 4U;
+    *(uint32_t *)(tagaddr) = hcryp->Instance->DOUTR;
+
+    /* Clear CCF Flag */
+    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
+
+
+    /* Change the CRYP peripheral state */
+    hcryp->State = HAL_CRYP_STATE_READY;
+
+    /* Process unlocked */
+    __HAL_UNLOCK(hcryp);
+
+    /* Disable CRYP  */
+    __HAL_CRYP_DISABLE(hcryp);
+  }
+  else
+  {
+    /* Busy error code field */
+    hcryp->ErrorCode = HAL_CRYP_ERROR_BUSY;
+    return HAL_ERROR;
+  }
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup CRYPEx_Exported_Functions_Group2 Extended AES Key Derivations functions
+  * @brief   Extended Key Derivations functions.
+  *
+@verbatim
+  ==============================================================================
+              ##### Key Derivation functions #####
+  ==============================================================================
+    [..]  This section provides functions allowing to Enable or Disable the
+          the AutoKeyDerivation parameter in CRYP_HandleTypeDef structure
+          These function are allowed only in TinyAES peripheral.
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  AES enable key derivation functions
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure.
+  */
+void  HAL_CRYPEx_EnableAutoKeyDerivation(CRYP_HandleTypeDef *hcryp)
+{
+  if (hcryp->State == HAL_CRYP_STATE_READY)
+  {
+    hcryp->AutoKeyDerivation = ENABLE;
+  }
+  else
+  {
+    /* Busy error code field */
+    hcryp->ErrorCode = HAL_CRYP_ERROR_BUSY;
+  }
+}
+/**
+  * @brief  AES disable key derivation functions
+  * @param  hcryp pointer to a CRYP_HandleTypeDef structure.
+  */
+void  HAL_CRYPEx_DisableAutoKeyDerivation(CRYP_HandleTypeDef *hcryp)
+{
+  if (hcryp->State == HAL_CRYP_STATE_READY)
+  {
+    hcryp->AutoKeyDerivation = DISABLE;
+  }
+  else
+  {
+    /* Busy error code field */
+    hcryp->ErrorCode = HAL_CRYP_ERROR_BUSY;
+  }
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_CRYP_MODULE_ENABLED */
+
+#endif /* AES */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dac.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dac.c
new file mode 100644
index 0000000..d88b7b3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dac.c
@@ -0,0 +1,1509 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_dac.c
+  * @author  MCD Application Team
+  * @brief   DAC HAL module driver.
+  *         This file provides firmware functions to manage the following
+  *         functionalities of the Digital to Analog Converter (DAC) peripheral:
+  *           + Initialization and de-initialization functions
+  *           + IO operation functions
+  *           + Peripheral Control functions
+  *           + Peripheral State and Errors functions
+  *
+  *
+  @verbatim
+  ==============================================================================
+                      ##### DAC Peripheral features #####
+  ==============================================================================
+    [..]
+      *** DAC Channels ***
+      ====================
+    [..]
+    STM32G0 devices integrate two 12-bit Digital Analog Converters
+
+    The 2 converters (i.e. channel1 & channel2)
+    can be used independently or simultaneously (dual mode):
+      (#) DAC channel1 with DAC_OUT1 (PA4) as output or connected to on-chip
+          peripherals (ex. timers).
+      (#) DAC channel2 with DAC_OUT2 (PA5) as output or connected to on-chip
+          peripherals (ex. timers).
+
+      *** DAC Triggers ***
+      ====================
+    [..]
+    Digital to Analog conversion can be non-triggered using DAC_TRIGGER_NONE
+    and DAC_OUT1/DAC_OUT2 is available once writing to DHRx register.
+    [..]
+    Digital to Analog conversion can be triggered by:
+      (#) External event: EXTI Line 9 (any GPIOx_PIN_9) using DAC_TRIGGER_EXT_IT9.
+          The used pin (GPIOx_PIN_9) must be configured in input mode.
+
+      (#) Timers TRGO: TIM2, TIM3, TIM4, TIM5, TIM6 and TIM7
+          (DAC_TRIGGER_T2_TRGO, DAC_TRIGGER_T3_TRGO...)
+
+      (#) Software using DAC_TRIGGER_SOFTWARE
+
+      *** DAC Buffer mode feature ***
+      ===============================
+      [..]
+      Each DAC channel integrates an output buffer that can be used to
+      reduce the output impedance, and to drive external loads directly
+      without having to add an external operational amplifier.
+      To enable, the output buffer use
+      sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
+      [..]
+      (@) Refer to the device datasheet for more details about output
+          impedance value with and without output buffer.
+
+      *** DAC connect feature ***
+      ===============================
+      [..]
+      Each DAC channel can be connected internally.
+      To connect, use
+      sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
+
+      *** GPIO configurations guidelines ***
+      =====================
+      [..]
+      When a DAC channel is used (ex channel1 on PA4) and the other is not
+      (ex channel2 on PA5 is configured in Analog and disabled).
+      Channel1 may disturb channel2 as coupling effect.
+      Note that there is no coupling on channel2 as soon as channel2 is turned on.
+      Coupling on adjacent channel could be avoided as follows:
+      when unused PA5 is configured as INPUT PULL-UP or DOWN.
+      PA5 is configured in ANALOG just before it is turned on.
+
+      *** DAC Sample and Hold feature ***
+      ========================
+      [..]
+      For each converter, 2 modes are supported: normal mode and
+      "sample and hold" mode (i.e. low power mode).
+      In the sample and hold mode, the DAC core converts data, then holds the
+      converted voltage on a capacitor. When not converting, the DAC cores and
+      buffer are completely turned off between samples and the DAC output is
+      tri-stated, therefore  reducing the overall power consumption. A new
+      stabilization period is needed before each new conversion.
+
+      The sample and hold allow setting internal or external voltage @
+      low power consumption cost (output value can be at any given rate either
+      by CPU or DMA).
+
+      The Sample and hold block and registers uses either LSI & run in
+      several power modes: run mode, sleep mode, low power run, low power sleep
+      mode & stop1 mode.
+
+      Low power stop1 mode allows only static conversion.
+
+      To enable Sample and Hold mode
+      Enable LSI using HAL_RCC_OscConfig with RCC_OSCILLATORTYPE_LSI &
+      RCC_LSI_ON parameters.
+
+      Use DAC_InitStructure.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_ENABLE;
+         & DAC_ChannelConfTypeDef.DAC_SampleAndHoldConfig.DAC_SampleTime,
+           DAC_HoldTime & DAC_RefreshTime;
+
+       *** DAC calibration feature ***
+       ===================================
+      [..]
+       (#)  The 2 converters (channel1 & channel2) provide calibration capabilities.
+       (++) Calibration aims at correcting some offset of output buffer.
+       (++) The DAC uses either factory calibration settings OR user defined
+           calibration (trimming) settings (i.e. trimming mode).
+       (++) The user defined settings can be figured out using self calibration
+           handled by HAL_DACEx_SelfCalibrate.
+       (++) HAL_DACEx_SelfCalibrate:
+       (+++) Runs automatically the calibration.
+       (+++) Enables the user trimming mode
+       (+++) Updates a structure with trimming values with fresh calibration
+            results.
+            The user may store the calibration results for larger
+            (ex monitoring the trimming as a function of temperature
+            for instance)
+
+       *** DAC wave generation feature ***
+       ===================================
+       [..]
+       Both DAC channels can be used to generate
+         (#) Noise wave
+         (#) Triangle wave
+
+       *** DAC data format ***
+       =======================
+       [..]
+       The DAC data format can be:
+         (#) 8-bit right alignment using DAC_ALIGN_8B_R
+         (#) 12-bit left alignment using DAC_ALIGN_12B_L
+         (#) 12-bit right alignment using DAC_ALIGN_12B_R
+
+       *** DAC data value to voltage correspondence ***
+       ================================================
+       [..]
+       The analog output voltage on each DAC channel pin is determined
+       by the following equation:
+       [..]
+       DAC_OUTx = VREF+ * DOR / 4095
+       (+) with  DOR is the Data Output Register
+       [..]
+          VEF+ is the input voltage reference (refer to the device datasheet)
+       [..]
+        e.g. To set DAC_OUT1 to 0.7V, use
+       (+) Assuming that VREF+ = 3.3V, DAC_OUT1 = (3.3 * 868) / 4095 = 0.7V
+
+       *** DMA requests ***
+       =====================
+       [..]
+       A DMA1 request can be generated when an external trigger (but not a software trigger)
+       occurs if DMA1 requests are enabled using HAL_DAC_Start_DMA().
+       DMA requests are mapped as following:
+      (#) DAC channel1: mapped on DMA channel1 request 8
+      (#) DAC channel2: mapped on DMA channel2 request 9
+
+     [..]
+    (@) For Dual mode and specific signal (Triangle and noise) generation please
+        refer to Extended Features Driver description
+
+                      ##### How to use this driver #####
+  ==============================================================================
+    [..]
+      (+) DAC APB clock must be enabled to get write access to DAC
+          registers using HAL_DAC_Init()
+      (+) Configure DAC_OUTx (DAC_OUT1: PA4, DAC_OUT2: PA5) in analog mode.
+      (+) Configure the DAC channel using HAL_DAC_ConfigChannel() function.
+      (+) Enable the DAC channel using HAL_DAC_Start() or HAL_DAC_Start_DMA() functions.
+
+     *** Calibration mode IO operation ***
+     ======================================
+     [..]
+       (+) Retrieve the factory trimming (calibration settings) using HAL_DACEx_GetTrimOffset()
+       (+) Run the calibration using HAL_DACEx_SelfCalibrate()
+       (+) Update the trimming while DAC running using HAL_DACEx_SetUserTrimming()
+
+     *** Polling mode IO operation ***
+     =================================
+     [..]
+       (+) Start the DAC peripheral using HAL_DAC_Start()
+       (+) To read the DAC last data output value, use the HAL_DAC_GetValue() function.
+       (+) Stop the DAC peripheral using HAL_DAC_Stop()
+
+     *** DMA mode IO operation ***
+     ==============================
+     [..]
+       (+) Start the DAC peripheral using HAL_DAC_Start_DMA(), at this stage the user specify the length
+           of data to be transferred at each end of conversion
+           First issued trigger will start the conversion of the value previously set by HAL_DAC_SetValue().
+       (+) At the middle of data transfer HAL_DAC_ConvHalfCpltCallbackCh1() or HAL_DACEx_ConvHalfCpltCallbackCh2()
+           function is executed and user can add his own code by customization of function pointer
+           HAL_DAC_ConvHalfCpltCallbackCh1() or HAL_DACEx_ConvHalfCpltCallbackCh2()
+       (+) At The end of data transfer HAL_DAC_ConvCpltCallbackCh1() or HAL_DACEx_ConvHalfCpltCallbackCh2()
+           function is executed and user can add his own code by customization of function pointer
+           HAL_DAC_ConvCpltCallbackCh1() or HAL_DACEx_ConvHalfCpltCallbackCh2()
+       (+) In case of transfer Error, HAL_DAC_ErrorCallbackCh1() function is executed and user can
+            add his own code by customization of function pointer HAL_DAC_ErrorCallbackCh1
+       (+) In case of DMA underrun, DAC interruption triggers and execute internal function HAL_DAC_IRQHandler.
+           HAL_DAC_DMAUnderrunCallbackCh1() or HAL_DACEx_DMAUnderrunCallbackCh2()
+           function is executed and user can add his own code by customization of function pointer
+           HAL_DAC_DMAUnderrunCallbackCh1() or HAL_DACEx_DMAUnderrunCallbackCh2() and
+           add his own code by customization of function pointer HAL_DAC_ErrorCallbackCh1()
+       (+) Stop the DAC peripheral using HAL_DAC_Stop_DMA()
+
+    *** Callback registration ***
+    =============================================
+    [..]
+      The compilation define  USE_HAL_DAC_REGISTER_CALLBACKS when set to 1
+      allows the user to configure dynamically the driver callbacks.
+
+    Use Functions @ref HAL_DAC_RegisterCallback() to register a user callback,
+      it allows to register following callbacks:
+      (+) ConvCpltCallbackCh1     : callback when a half transfer is completed on Ch1.
+      (+) ConvHalfCpltCallbackCh1 : callback when a transfer is completed on Ch1.
+      (+) ErrorCallbackCh1        : callback when an error occurs on Ch1.
+      (+) DMAUnderrunCallbackCh1  : callback when an underrun error occurs on Ch1.
+      (+) ConvCpltCallbackCh2     : callback when a half transfer is completed on Ch2.
+      (+) ConvHalfCpltCallbackCh2 : callback when a transfer is completed on Ch2.
+      (+) ErrorCallbackCh2        : callback when an error occurs on Ch2.
+      (+) DMAUnderrunCallbackCh2  : callback when an underrun error occurs on Ch2.
+      (+) MspInitCallback         : DAC MspInit.
+      (+) MspDeInitCallback       : DAC MspdeInit.
+      This function takes as parameters the HAL peripheral handle, the Callback ID
+      and a pointer to the user callback function.
+
+    Use function @ref HAL_DAC_UnRegisterCallback() to reset a callback to the default
+      weak (surcharged) function. It allows to reset following callbacks:
+      (+) ConvCpltCallbackCh1     : callback when a half transfer is completed on Ch1.
+      (+) ConvHalfCpltCallbackCh1 : callback when a transfer is completed on Ch1.
+      (+) ErrorCallbackCh1        : callback when an error occurs on Ch1.
+      (+) DMAUnderrunCallbackCh1  : callback when an underrun error occurs on Ch1.
+      (+) ConvCpltCallbackCh2     : callback when a half transfer is completed on Ch2.
+      (+) ConvHalfCpltCallbackCh2 : callback when a transfer is completed on Ch2.
+      (+) ErrorCallbackCh2        : callback when an error occurs on Ch2.
+      (+) DMAUnderrunCallbackCh2  : callback when an underrun error occurs on Ch2.
+      (+) MspInitCallback         : DAC MspInit.
+      (+) MspDeInitCallback       : DAC MspdeInit.
+      (+) All Callbacks
+      This function) takes as parameters the HAL peripheral handle and the Callback ID.
+
+      By default, after the @ref HAL_DAC_Init and if the state is HAL_DAC_STATE_RESET
+      all callbacks are reset to the corresponding legacy weak (surcharged) functions.
+      Exception done for MspInit and MspDeInit callbacks that are respectively
+      reset to the legacy weak (surcharged) functions in the @ref HAL_DAC_Init
+      and @ref  HAL_DAC_DeInit only when these callbacks are null (not registered beforehand).
+      If not, MspInit or MspDeInit are not null, the @ref HAL_DAC_Init and @ref HAL_DAC_DeInit
+      keep and use the user MspInit/MspDeInit callbacks (registered beforehand)
+
+      Callbacks can be registered/unregistered in READY state only.
+      Exception done for MspInit/MspDeInit callbacks that can be registered/unregistered
+      in READY or RESET state, thus registered (user) MspInit/DeInit callbacks can be used
+      during the Init/DeInit.
+      In that case first register the MspInit/MspDeInit user callbacks
+      using @ref HAL_DAC_RegisterCallback before calling @ref HAL_DAC_DeInit
+      or @ref HAL_DAC_Init function.
+
+      When The compilation define USE_HAL_DAC_REGISTER_CALLBACKS is set to 0 or
+      not defined, the callback registering feature is not available
+      and weak (surcharged) callbacks are used.
+
+     *** DAC HAL driver macros list ***
+     =============================================
+     [..]
+       Below the list of most used macros in DAC HAL driver.
+
+      (+) __HAL_DAC_ENABLE : Enable the DAC peripheral
+      (+) __HAL_DAC_DISABLE : Disable the DAC peripheral
+      (+) __HAL_DAC_CLEAR_FLAG: Clear the DAC's pending flags
+      (+) __HAL_DAC_GET_FLAG: Get the selected DAC's flag status
+
+     [..]
+      (@) You can refer to the DAC HAL driver header file for more useful macros
+
+ @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+#ifdef HAL_DAC_MODULE_ENABLED
+#if defined(DAC1)
+
+/** @defgroup DAC DAC
+  * @brief DAC driver modules
+  * @{
+  */
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @addtogroup DAC_Private_Constants DAC Private Constants
+  * @{
+  */
+#define TIMEOUT_DAC_CALIBCONFIG        1U         /* 1   ms        */
+
+/**
+  * @}
+  */
+
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Exported functions -------------------------------------------------------*/
+
+/** @defgroup DAC_Exported_Functions DAC Exported Functions
+  * @{
+  */
+
+/** @defgroup DAC_Exported_Functions_Group1 Initialization and de-initialization functions
+  *  @brief    Initialization and Configuration functions
+  *
+@verbatim
+  ==============================================================================
+              ##### Initialization and de-initialization functions #####
+  ==============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Initialize and configure the DAC.
+      (+) De-initialize the DAC.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Initialize the DAC peripheral according to the specified parameters
+  *         in the DAC_InitStruct and initialize the associated handle.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
+{
+  /* Check DAC handle */
+  if (hdac == NULL)
+  {
+    return HAL_ERROR;
+  }
+  /* Check the parameters */
+  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
+
+  if (hdac->State == HAL_DAC_STATE_RESET)
+  {
+#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
+    /* Init the DAC Callback settings */
+    hdac->ConvCpltCallbackCh1           = HAL_DAC_ConvCpltCallbackCh1;
+    hdac->ConvHalfCpltCallbackCh1       = HAL_DAC_ConvHalfCpltCallbackCh1;
+    hdac->ErrorCallbackCh1              = HAL_DAC_ErrorCallbackCh1;
+    hdac->DMAUnderrunCallbackCh1        = HAL_DAC_DMAUnderrunCallbackCh1;
+
+    hdac->ConvCpltCallbackCh2           = HAL_DACEx_ConvCpltCallbackCh2;
+    hdac->ConvHalfCpltCallbackCh2       = HAL_DACEx_ConvHalfCpltCallbackCh2;
+    hdac->ErrorCallbackCh2              = HAL_DACEx_ErrorCallbackCh2;
+    hdac->DMAUnderrunCallbackCh2        = HAL_DACEx_DMAUnderrunCallbackCh2;
+
+    if (hdac->MspInitCallback == NULL)
+    {
+      hdac->MspInitCallback             = HAL_DAC_MspInit;
+    }
+#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
+
+    /* Allocate lock resource and initialize it */
+    hdac->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
+    /* Init the low level hardware */
+    hdac->MspInitCallback(hdac);
+#else
+    /* Init the low level hardware */
+    HAL_DAC_MspInit(hdac);
+#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
+  }
+
+  /* Initialize the DAC state*/
+  hdac->State = HAL_DAC_STATE_BUSY;
+
+  /* Set DAC error code to none */
+  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
+
+  /* Initialize the DAC state*/
+  hdac->State = HAL_DAC_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Deinitialize the DAC peripheral registers to their default reset values.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DAC_DeInit(DAC_HandleTypeDef *hdac)
+{
+  /* Check DAC handle */
+  if (hdac == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
+
+  /* Change DAC state */
+  hdac->State = HAL_DAC_STATE_BUSY;
+
+#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
+  if (hdac->MspDeInitCallback == NULL)
+  {
+    hdac->MspDeInitCallback = HAL_DAC_MspDeInit;
+  }
+  /* DeInit the low level hardware */
+  hdac->MspDeInitCallback(hdac);
+#else
+  /* DeInit the low level hardware */
+  HAL_DAC_MspDeInit(hdac);
+#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
+
+  /* Set DAC error code to none */
+  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
+
+  /* Change DAC state */
+  hdac->State = HAL_DAC_STATE_RESET;
+
+  /* Release Lock */
+  __HAL_UNLOCK(hdac);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initialize the DAC MSP.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @retval None
+  */
+__weak void HAL_DAC_MspInit(DAC_HandleTypeDef *hdac)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hdac);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_DAC_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitialize the DAC MSP.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @retval None
+  */
+__weak void HAL_DAC_MspDeInit(DAC_HandleTypeDef *hdac)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hdac);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_DAC_MspDeInit could be implemented in the user file
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup DAC_Exported_Functions_Group2 IO operation functions
+  *  @brief    IO operation functions
+  *
+@verbatim
+  ==============================================================================
+             ##### IO operation functions #####
+  ==============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Start conversion.
+      (+) Stop conversion.
+      (+) Start conversion and enable DMA transfer.
+      (+) Stop conversion and disable DMA transfer.
+      (+) Get result of conversion.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Enables DAC and starts conversion of channel.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @param  Channel The selected DAC channel.
+  *          This parameter can be one of the following values:
+  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
+  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_DAC_CHANNEL(Channel));
+
+  /* Process locked */
+  __HAL_LOCK(hdac);
+
+  /* Change DAC state */
+  hdac->State = HAL_DAC_STATE_BUSY;
+
+  /* Enable the Peripheral */
+  __HAL_DAC_ENABLE(hdac, Channel);
+
+  if (Channel == DAC_CHANNEL_1)
+  {
+    /* Check if software trigger enabled */
+    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
+    {
+      /* Enable the selected DAC software conversion */
+      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
+    }
+  }
+  else
+  {
+    /* Check if software trigger enabled */
+    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << Channel))
+    {
+      /* Enable the selected DAC software conversion*/
+      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
+    }
+  }
+
+  /* Change DAC state */
+  hdac->State = HAL_DAC_STATE_READY;
+
+  /* Process unlocked */
+  __HAL_UNLOCK(hdac);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Disables DAC and stop conversion of channel.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @param  Channel The selected DAC channel.
+  *          This parameter can be one of the following values:
+  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
+  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef *hdac, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_DAC_CHANNEL(Channel));
+
+  /* Disable the Peripheral */
+  __HAL_DAC_DISABLE(hdac, Channel);
+
+  /* Change DAC state */
+  hdac->State = HAL_DAC_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Enables DAC and starts conversion of channel.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @param  Channel The selected DAC channel.
+  *          This parameter can be one of the following values:
+  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
+  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
+  * @param  pData The destination peripheral Buffer address.
+  * @param  Length The length of data to be transferred from memory to DAC peripheral
+  * @param  Alignment Specifies the data alignment for DAC channel.
+  *          This parameter can be one of the following values:
+  *            @arg DAC_ALIGN_8B_R: 8bit right data alignment selected
+  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
+  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
+                                    uint32_t Alignment)
+{
+  HAL_StatusTypeDef status;
+  uint32_t tmpreg = 0U;
+
+  /* Check the parameters */
+  assert_param(IS_DAC_CHANNEL(Channel));
+  assert_param(IS_DAC_ALIGN(Alignment));
+
+  /* Process locked */
+  __HAL_LOCK(hdac);
+
+  /* Change DAC state */
+  hdac->State = HAL_DAC_STATE_BUSY;
+
+  if (Channel == DAC_CHANNEL_1)
+  {
+    /* Set the DMA transfer complete callback for channel1 */
+    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
+
+    /* Set the DMA half transfer complete callback for channel1 */
+    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
+
+    /* Set the DMA error callback for channel1 */
+    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
+
+    /* Enable the selected DAC channel1 DMA request */
+    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
+
+    /* Case of use of channel 1 */
+    switch (Alignment)
+    {
+      case DAC_ALIGN_12B_R:
+        /* Get DHR12R1 address */
+        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
+        break;
+      case DAC_ALIGN_12B_L:
+        /* Get DHR12L1 address */
+        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
+        break;
+      case DAC_ALIGN_8B_R:
+        /* Get DHR8R1 address */
+        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
+        break;
+      default:
+        break;
+    }
+  }
+  else
+  {
+    /* Set the DMA transfer complete callback for channel2 */
+    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
+
+    /* Set the DMA half transfer complete callback for channel2 */
+    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
+
+    /* Set the DMA error callback for channel2 */
+    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
+
+    /* Enable the selected DAC channel2 DMA request */
+    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
+
+    /* Case of use of channel 2 */
+    switch (Alignment)
+    {
+      case DAC_ALIGN_12B_R:
+        /* Get DHR12R2 address */
+        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
+        break;
+      case DAC_ALIGN_12B_L:
+        /* Get DHR12L2 address */
+        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
+        break;
+      case DAC_ALIGN_8B_R:
+        /* Get DHR8R2 address */
+        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
+        break;
+      default:
+        break;
+    }
+  }
+
+  /* Enable the DMA channel */
+  if (Channel == DAC_CHANNEL_1)
+  {
+    /* Enable the DAC DMA underrun interrupt */
+    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
+
+    /* Enable the DMA channel */
+    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
+  }
+  else
+  {
+    /* Enable the DAC DMA underrun interrupt */
+    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
+
+    /* Enable the DMA channel */
+    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hdac);
+
+  if (status == HAL_OK)
+  {
+    /* Enable the Peripheral */
+    __HAL_DAC_ENABLE(hdac, Channel);
+  }
+  else
+  {
+    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Disables DAC and stop conversion of channel.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @param  Channel The selected DAC channel.
+  *          This parameter can be one of the following values:
+  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
+  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
+{
+  HAL_StatusTypeDef status;
+
+  /* Check the parameters */
+  assert_param(IS_DAC_CHANNEL(Channel));
+
+  /* Disable the selected DAC channel DMA request */
+  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
+
+  /* Disable the Peripheral */
+  __HAL_DAC_DISABLE(hdac, Channel);
+
+  /* Disable the DMA channel */
+
+  /* Channel1 is used */
+  if (Channel == DAC_CHANNEL_1)
+  {
+    /* Disable the DMA channel */
+    status = HAL_DMA_Abort(hdac->DMA_Handle1);
+
+    /* Disable the DAC DMA underrun interrupt */
+    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
+  }
+  else /* Channel2 is used for */
+  {
+    /* Disable the DMA channel */
+    status = HAL_DMA_Abort(hdac->DMA_Handle2);
+
+    /* Disable the DAC DMA underrun interrupt */
+    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
+  }
+
+  /* Check if DMA Channel effectively disabled */
+  if (status != HAL_OK)
+  {
+    /* Update DAC state machine to error */
+    hdac->State = HAL_DAC_STATE_ERROR;
+  }
+  else
+  {
+    /* Change DAC state */
+    hdac->State = HAL_DAC_STATE_READY;
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Handles DAC interrupt request
+  *         This function uses the interruption of DMA
+  *         underrun.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @retval None
+  */
+void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
+{
+  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
+  {
+    /* Check underrun flag of DAC channel 1 */
+    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
+    {
+      /* Change DAC state to error state */
+      hdac->State = HAL_DAC_STATE_ERROR;
+
+      /* Set DAC error code to chanel1 DMA underrun error */
+      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
+
+      /* Clear the underrun flag */
+      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
+
+      /* Disable the selected DAC channel1 DMA request */
+      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
+
+      /* Error callback */
+#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
+      hdac->DMAUnderrunCallbackCh1(hdac);
+#else
+      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
+#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
+    }
+  }
+
+  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
+  {
+    /* Check underrun flag of DAC channel 2 */
+    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
+    {
+      /* Change DAC state to error state */
+      hdac->State = HAL_DAC_STATE_ERROR;
+
+      /* Set DAC error code to channel2 DMA underrun error */
+      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
+
+      /* Clear the underrun flag */
+      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
+
+      /* Disable the selected DAC channel2 DMA request */
+      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
+
+      /* Error callback */
+#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
+      hdac->DMAUnderrunCallbackCh2(hdac);
+#else
+      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
+#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
+    }
+  }
+}
+
+/**
+  * @brief  Set the specified data holding register value for DAC channel.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @param  Channel The selected DAC channel.
+  *          This parameter can be one of the following values:
+  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
+  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
+  * @param  Alignment Specifies the data alignment.
+  *          This parameter can be one of the following values:
+  *            @arg DAC_ALIGN_8B_R: 8bit right data alignment selected
+  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
+  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
+  * @param  Data Data to be loaded in the selected data holding register.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
+{
+  __IO uint32_t tmp = 0;
+
+  /* Check the parameters */
+  assert_param(IS_DAC_CHANNEL(Channel));
+  assert_param(IS_DAC_ALIGN(Alignment));
+  assert_param(IS_DAC_DATA(Data));
+
+  tmp = (uint32_t)hdac->Instance;
+  if (Channel == DAC_CHANNEL_1)
+  {
+    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
+  }
+  else
+  {
+    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
+  }
+
+  /* Set the DAC channel selected data holding register */
+  *(__IO uint32_t *) tmp = Data;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Conversion complete callback in non-blocking mode for Channel1
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @retval None
+  */
+__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hdac);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Conversion half DMA transfer callback in non-blocking mode for Channel1
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @retval None
+  */
+__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hdac);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Error DAC callback for Channel1.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @retval None
+  */
+__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hdac);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DMA underrun DAC callback for channel1.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @retval None
+  */
+__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hdac);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup DAC_Exported_Functions_Group3 Peripheral Control functions
+  *  @brief    Peripheral Control functions
+  *
+@verbatim
+  ==============================================================================
+             ##### Peripheral Control functions #####
+  ==============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Configure channels.
+      (+) Set the specified data holding register value for DAC channel.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Returns the last data output value of the selected DAC channel.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @param  Channel The selected DAC channel.
+  *          This parameter can be one of the following values:
+  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
+  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
+  * @retval The selected DAC channel data output value.
+  */
+uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_DAC_CHANNEL(Channel));
+
+  /* Returns the DAC channel data output register value */
+  if (Channel == DAC_CHANNEL_1)
+  {
+    return hdac->Instance->DOR1;
+  }
+  else
+  {
+    return hdac->Instance->DOR2;
+  }
+}
+
+/**
+  * @brief  Configures the selected DAC channel.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @param  sConfig DAC configuration structure.
+  * @param  Channel The selected DAC channel.
+  *          This parameter can be one of the following values:
+  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
+  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
+{
+  uint32_t tmpreg1;
+  uint32_t tmpreg2;
+  uint32_t tickstart = 0U;
+
+  /* Check the DAC parameters */
+  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
+  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
+  assert_param(IS_DAC_CHIP_CONNECTION(sConfig->DAC_ConnectOnChipPeripheral));
+  assert_param(IS_DAC_TRIMMING(sConfig->DAC_UserTrimming));
+  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
+  {
+    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
+  }
+  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
+  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
+  {
+    assert_param(IS_DAC_SAMPLETIME(sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime));
+    assert_param(IS_DAC_HOLDTIME(sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime));
+    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
+  }
+  assert_param(IS_DAC_CHANNEL(Channel));
+
+  /* Process locked */
+  __HAL_LOCK(hdac);
+
+  /* Change DAC state */
+  hdac->State = HAL_DAC_STATE_BUSY;
+
+  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
+    /* Sample on old configuration */
+  {
+    /* SampleTime */
+    if (Channel == DAC_CHANNEL_1)
+    {
+      /* Get timeout */
+      tickstart = HAL_GetTick();
+
+      /* SHSR1 can be written when BWST1 is cleared */
+      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
+      {
+        /* Check for the Timeout */
+        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
+        {
+          /* Update error code */
+          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
+
+          /* Change the DMA state */
+          hdac->State = HAL_DAC_STATE_TIMEOUT;
+
+          return HAL_TIMEOUT;
+        }
+      }
+      HAL_Delay(1);
+      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
+    }
+    else /* Channel 2 */
+    {
+      /* SHSR2 can be written when BWST2 is cleared */
+
+      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
+      {
+        /* Check for the Timeout */
+        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
+        {
+          /* Update error code */
+          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
+
+          /* Change the DMA state */
+          hdac->State = HAL_DAC_STATE_TIMEOUT;
+
+          return HAL_TIMEOUT;
+        }
+      }
+      HAL_Delay(1U);
+      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
+    }
+
+    /* HoldTime */
+    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
+    /* RefreshTime */
+    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
+  }
+
+  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
+    /* USER TRIMMING */
+  {
+    /* Get the DAC CCR value */
+    tmpreg1 = hdac->Instance->CCR;
+    /* Clear trimming value */
+    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
+    /* Configure for the selected trimming offset */
+    tmpreg2 = sConfig->DAC_TrimmingValue;
+    /* Calculate CCR register value depending on DAC_Channel */
+    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
+    /* Write to DAC CCR */
+    hdac->Instance->CCR = tmpreg1;
+  }
+  /* else factory trimming is used (factory setting are available at reset)*/
+  /* SW Nothing has nothing to do */
+
+  /* Get the DAC MCR value */
+  tmpreg1 = hdac->Instance->MCR;
+  /* Clear DAC_MCR_MODEx bits */
+  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
+  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
+  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
+  /* Calculate MCR register value depending on DAC_Channel */
+  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
+  /* Write to DAC MCR */
+  hdac->Instance->MCR = tmpreg1;
+
+  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
+  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
+
+  /* Get the DAC CR value */
+  tmpreg1 = hdac->Instance->CR;
+  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
+  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
+  /* Configure for the selected DAC channel: trigger */
+  /* Set TSELx and TENx bits according to DAC_Trigger value */
+  tmpreg2 = sConfig->DAC_Trigger;
+  /* Calculate CR register value depending on DAC_Channel */
+  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
+  /* Write to DAC CR */
+  hdac->Instance->CR = tmpreg1;
+  /* Disable wave generation */
+  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
+
+  /* Change DAC state */
+  hdac->State = HAL_DAC_STATE_READY;
+
+  /* Process unlocked */
+  __HAL_UNLOCK(hdac);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup DAC_Exported_Functions_Group4 Peripheral State and Errors functions
+  *  @brief   Peripheral State and Errors functions
+  *
+@verbatim
+  ==============================================================================
+            ##### Peripheral State and Errors functions #####
+  ==============================================================================
+    [..]
+    This subsection provides functions allowing to
+      (+) Check the DAC state.
+      (+) Check the DAC Errors.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  return the DAC handle state
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @retval HAL state
+  */
+HAL_DAC_StateTypeDef HAL_DAC_GetState(DAC_HandleTypeDef *hdac)
+{
+  /* Return DAC handle state */
+  return hdac->State;
+}
+
+
+/**
+  * @brief  Return the DAC error code
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @retval DAC Error Code
+  */
+uint32_t HAL_DAC_GetError(DAC_HandleTypeDef *hdac)
+{
+  return hdac->ErrorCode;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup DAC_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup DAC_Exported_Functions_Group1
+  * @{
+  */
+#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Register a User DAC Callback
+  *         To be used instead of the weak (surcharged) predefined callback
+  * @param  hdac DAC handle
+  * @param  CallbackID ID of the callback to be registered
+  *         This parameter can be one of the following values:
+  *          @arg @ref HAL_DAC_ERROR_INVALID_CALLBACK   DAC Error Callback ID
+  *          @arg @ref HAL_DAC_CH1_COMPLETE_CB_ID       DAC CH1 Complete Callback ID
+  *          @arg @ref HAL_DAC_CH1_HALF_COMPLETE_CB_ID  DAC CH1 Half Complete Callback ID
+  *          @arg @ref HAL_DAC_CH1_ERROR_ID             DAC CH1 Error Callback ID
+  *          @arg @ref HAL_DAC_CH1_UNDERRUN_CB_ID       DAC CH1 UnderRun Callback ID
+  *          @arg @ref HAL_DAC_CH2_COMPLETE_CB_ID       DAC CH2 Complete Callback ID
+  *          @arg @ref HAL_DAC_CH2_HALF_COMPLETE_CB_ID  DAC CH2 Half Complete Callback ID
+  *          @arg @ref HAL_DAC_CH2_ERROR_ID             DAC CH2 Error Callback ID
+  *          @arg @ref HAL_DAC_CH2_UNDERRUN_CB_ID       DAC CH2 UnderRun Callback ID
+  *          @arg @ref HAL_DAC_MSPINIT_CB_ID            DAC MSP Init Callback ID
+  *          @arg @ref HAL_DAC_MSPDEINIT_CB_ID          DAC MSP DeInit Callback ID
+  *
+  * @param  pCallback pointer to the Callback function
+  * @retval status
+  */
+HAL_StatusTypeDef HAL_DAC_RegisterCallback(DAC_HandleTypeDef *hdac, HAL_DAC_CallbackIDTypeDef CallbackID,
+                                           pDAC_CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hdac->ErrorCode |= HAL_DAC_ERROR_INVALID_CALLBACK;
+    return HAL_ERROR;
+  }
+
+  /* Process locked */
+  __HAL_LOCK(hdac);
+
+  if (hdac->State == HAL_DAC_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case HAL_DAC_CH1_COMPLETE_CB_ID :
+        hdac->ConvCpltCallbackCh1 = pCallback;
+        break;
+      case HAL_DAC_CH1_HALF_COMPLETE_CB_ID :
+        hdac->ConvHalfCpltCallbackCh1 = pCallback;
+        break;
+      case HAL_DAC_CH1_ERROR_ID :
+        hdac->ErrorCallbackCh1 = pCallback;
+        break;
+      case HAL_DAC_CH1_UNDERRUN_CB_ID :
+        hdac->DMAUnderrunCallbackCh1 = pCallback;
+        break;
+      case HAL_DAC_CH2_COMPLETE_CB_ID :
+        hdac->ConvCpltCallbackCh2 = pCallback;
+        break;
+      case HAL_DAC_CH2_HALF_COMPLETE_CB_ID :
+        hdac->ConvHalfCpltCallbackCh2 = pCallback;
+        break;
+      case HAL_DAC_CH2_ERROR_ID :
+        hdac->ErrorCallbackCh2 = pCallback;
+        break;
+      case HAL_DAC_CH2_UNDERRUN_CB_ID :
+        hdac->DMAUnderrunCallbackCh2 = pCallback;
+        break;
+      case HAL_DAC_MSPINIT_CB_ID :
+        hdac->MspInitCallback = pCallback;
+        break;
+      case HAL_DAC_MSPDEINIT_CB_ID :
+        hdac->MspDeInitCallback = pCallback;
+        break;
+      default :
+        /* Update the error code */
+        hdac->ErrorCode |= HAL_DAC_ERROR_INVALID_CALLBACK;
+        /* update return status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (hdac->State == HAL_DAC_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_DAC_MSPINIT_CB_ID :
+        hdac->MspInitCallback = pCallback;
+        break;
+      case HAL_DAC_MSPDEINIT_CB_ID :
+        hdac->MspDeInitCallback = pCallback;
+        break;
+      default :
+        /* Update the error code */
+        hdac->ErrorCode |= HAL_DAC_ERROR_INVALID_CALLBACK;
+        /* update return status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hdac->ErrorCode |= HAL_DAC_ERROR_INVALID_CALLBACK;
+    /* update return status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hdac);
+  return status;
+}
+
+/**
+  * @brief  Unregister a User DAC Callback
+  *         DAC Callback is redirected to the weak (surcharged) predefined callback
+  * @param  hdac DAC handle
+  * @param  CallbackID ID of the callback to be unregistered
+  *         This parameter can be one of the following values:
+  *          @arg @ref HAL_DAC_CH1_COMPLETE_CB_ID          DAC CH1 Transfer Complete Callback ID
+  *          @arg @ref HAL_DAC_CH1_HALF_COMPLETE_CB_ID     DAC CH1 Half Complete Callback ID
+  *          @arg @ref HAL_DAC_CH1_ERROR_ID                DAC CH1 Error Callback ID
+  *          @arg @ref HAL_DAC_CH1_UNDERRUN_CB_ID          DAC CH1 UnderRun Callback ID
+  *          @arg @ref HAL_DAC_CH2_COMPLETE_CB_ID          DAC CH2 Complete Callback ID
+  *          @arg @ref HAL_DAC_CH2_HALF_COMPLETE_CB_ID     DAC CH2 Half Complete Callback ID
+  *          @arg @ref HAL_DAC_CH2_ERROR_ID                DAC CH2 Error Callback ID
+  *          @arg @ref HAL_DAC_CH2_UNDERRUN_CB_ID          DAC CH2 UnderRun Callback ID
+  *          @arg @ref HAL_DAC_MSPINIT_CB_ID               DAC MSP Init Callback ID
+  *          @arg @ref HAL_DAC_MSPDEINIT_CB_ID             DAC MSP DeInit Callback ID
+  *          @arg @ref HAL_DAC_ALL_CB_ID                   DAC All callbacks
+  * @retval status
+  */
+HAL_StatusTypeDef HAL_DAC_UnRegisterCallback(DAC_HandleTypeDef *hdac, HAL_DAC_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hdac);
+
+  if (hdac->State == HAL_DAC_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case HAL_DAC_CH1_COMPLETE_CB_ID :
+        hdac->ConvCpltCallbackCh1 = HAL_DAC_ConvCpltCallbackCh1;
+        break;
+      case HAL_DAC_CH1_HALF_COMPLETE_CB_ID :
+        hdac->ConvHalfCpltCallbackCh1 = HAL_DAC_ConvHalfCpltCallbackCh1;
+        break;
+      case HAL_DAC_CH1_ERROR_ID :
+        hdac->ErrorCallbackCh1 = HAL_DAC_ErrorCallbackCh1;
+        break;
+      case HAL_DAC_CH1_UNDERRUN_CB_ID :
+        hdac->DMAUnderrunCallbackCh1 = HAL_DAC_DMAUnderrunCallbackCh1;
+        break;
+      case HAL_DAC_CH2_COMPLETE_CB_ID :
+        hdac->ConvCpltCallbackCh2 = HAL_DACEx_ConvCpltCallbackCh2;
+        break;
+      case HAL_DAC_CH2_HALF_COMPLETE_CB_ID :
+        hdac->ConvHalfCpltCallbackCh2 = HAL_DACEx_ConvHalfCpltCallbackCh2;
+        break;
+      case HAL_DAC_CH2_ERROR_ID :
+        hdac->ErrorCallbackCh2 = HAL_DACEx_ErrorCallbackCh2;
+        break;
+      case HAL_DAC_CH2_UNDERRUN_CB_ID :
+        hdac->DMAUnderrunCallbackCh2 = HAL_DACEx_DMAUnderrunCallbackCh2;
+        break;
+      case HAL_DAC_MSPINIT_CB_ID :
+        hdac->MspInitCallback = HAL_DAC_MspInit;
+        break;
+      case HAL_DAC_MSPDEINIT_CB_ID :
+        hdac->MspDeInitCallback = HAL_DAC_MspDeInit;
+        break;
+      case HAL_DAC_ALL_CB_ID :
+        hdac->ConvCpltCallbackCh1 = HAL_DAC_ConvCpltCallbackCh1;
+        hdac->ConvHalfCpltCallbackCh1 = HAL_DAC_ConvHalfCpltCallbackCh1;
+        hdac->ErrorCallbackCh1 = HAL_DAC_ErrorCallbackCh1;
+        hdac->DMAUnderrunCallbackCh1 = HAL_DAC_DMAUnderrunCallbackCh1;
+        hdac->ConvCpltCallbackCh2 = HAL_DACEx_ConvCpltCallbackCh2;
+        hdac->ConvHalfCpltCallbackCh2 = HAL_DACEx_ConvHalfCpltCallbackCh2;
+        hdac->ErrorCallbackCh2 = HAL_DACEx_ErrorCallbackCh2;
+        hdac->DMAUnderrunCallbackCh2 = HAL_DACEx_DMAUnderrunCallbackCh2;
+        hdac->MspInitCallback = HAL_DAC_MspInit;
+        hdac->MspDeInitCallback = HAL_DAC_MspDeInit;
+        break;
+      default :
+        /* Update the error code */
+        hdac->ErrorCode |= HAL_DAC_ERROR_INVALID_CALLBACK;
+        /* update return status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (hdac->State == HAL_DAC_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_DAC_MSPINIT_CB_ID :
+        hdac->MspInitCallback = HAL_DAC_MspInit;
+        break;
+      case HAL_DAC_MSPDEINIT_CB_ID :
+        hdac->MspDeInitCallback = HAL_DAC_MspDeInit;
+        break;
+      default :
+        /* Update the error code */
+        hdac->ErrorCode |= HAL_DAC_ERROR_INVALID_CALLBACK;
+        /* update return status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hdac->ErrorCode |= HAL_DAC_ERROR_INVALID_CALLBACK;
+    /* update return status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hdac);
+  return status;
+}
+#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup DAC_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief  DMA conversion complete callback.
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *                the configuration information for the specified DMA module.
+  * @retval None
+  */
+void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
+{
+  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
+  hdac->ConvCpltCallbackCh1(hdac);
+#else
+  HAL_DAC_ConvCpltCallbackCh1(hdac);
+#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
+
+  hdac->State = HAL_DAC_STATE_READY;
+}
+
+/**
+  * @brief  DMA half transfer complete callback.
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *                the configuration information for the specified DMA module.
+  * @retval None
+  */
+void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
+{
+  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+  /* Conversion complete callback */
+#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
+  hdac->ConvHalfCpltCallbackCh1(hdac);
+#else
+  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
+#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA error callback
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *                the configuration information for the specified DMA module.
+  * @retval None
+  */
+void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
+{
+  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  /* Set DAC error code to DMA error */
+  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
+
+#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
+  hdac->ErrorCallbackCh1(hdac);
+#else
+  HAL_DAC_ErrorCallbackCh1(hdac);
+#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
+
+  hdac->State = HAL_DAC_STATE_READY;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* DAC1 */
+
+#endif /* HAL_DAC_MODULE_ENABLED */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dac_ex.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dac_ex.c
new file mode 100644
index 0000000..5c400d2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dac_ex.c
@@ -0,0 +1,621 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_dac_ex.c
+  * @author  MCD Application Team
+  * @brief   DAC HAL module driver.
+  *          This file provides firmware functions to manage the extended
+  *          functionalities of the DAC peripheral.
+  *
+  *
+  @verbatim
+  ==============================================================================
+                      ##### How to use this driver #####
+  ==============================================================================
+    [..]
+     *** Dual mode IO operation ***
+     ==============================
+      (+) When Dual mode is enabled (i.e. DAC Channel1 and Channel2 are used simultaneously) :
+          Use HAL_DACEx_DualGetValue() to get digital data to be converted and use
+          HAL_DACEx_DualSetValue() to set digital value to converted simultaneously in
+          Channel 1 and Channel 2.
+
+     *** Signal generation operation ***
+     ===================================
+      (+) Use HAL_DACEx_TriangleWaveGenerate() to generate Triangle signal.
+      (+) Use HAL_DACEx_NoiseWaveGenerate() to generate Noise signal.
+
+      (+) HAL_DACEx_SelfCalibrate to calibrate one DAC channel.
+      (+) HAL_DACEx_SetUserTrimming to set user trimming value.
+      (+) HAL_DACEx_GetTrimOffset to retrieve trimming value (factory setting
+          after reset, user setting if HAL_DACEx_SetUserTrimming have been used
+          at least one time after reset).
+
+ @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+#ifdef HAL_DAC_MODULE_ENABLED
+
+#if defined(DAC1)
+
+/** @defgroup DACEx DACEx
+  * @brief DAC Extended HAL module driver
+  * @{
+  */
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup DACEx_Exported_Functions DACEx Exported Functions
+  * @{
+  */
+
+/** @defgroup DACEx_Exported_Functions_Group2 IO operation functions
+  *  @brief    Extended IO operation functions
+  *
+@verbatim
+  ==============================================================================
+                 ##### Extended features functions #####
+  ==============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Start conversion.
+      (+) Stop conversion.
+      (+) Start conversion and enable DMA transfer.
+      (+) Stop conversion and disable DMA transfer.
+      (+) Get result of conversion.
+      (+) Get result of dual mode conversion.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Enable or disable the selected DAC channel wave generation.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @param  Channel The selected DAC channel.
+  *          This parameter can be one of the following values:
+  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
+  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
+  * @param  Amplitude Select max triangle amplitude.
+  *          This parameter can be one of the following values:
+  *            @arg DAC_TRIANGLEAMPLITUDE_1: Select max triangle amplitude of 1
+  *            @arg DAC_TRIANGLEAMPLITUDE_3: Select max triangle amplitude of 3
+  *            @arg DAC_TRIANGLEAMPLITUDE_7: Select max triangle amplitude of 7
+  *            @arg DAC_TRIANGLEAMPLITUDE_15: Select max triangle amplitude of 15
+  *            @arg DAC_TRIANGLEAMPLITUDE_31: Select max triangle amplitude of 31
+  *            @arg DAC_TRIANGLEAMPLITUDE_63: Select max triangle amplitude of 63
+  *            @arg DAC_TRIANGLEAMPLITUDE_127: Select max triangle amplitude of 127
+  *            @arg DAC_TRIANGLEAMPLITUDE_255: Select max triangle amplitude of 255
+  *            @arg DAC_TRIANGLEAMPLITUDE_511: Select max triangle amplitude of 511
+  *            @arg DAC_TRIANGLEAMPLITUDE_1023: Select max triangle amplitude of 1023
+  *            @arg DAC_TRIANGLEAMPLITUDE_2047: Select max triangle amplitude of 2047
+  *            @arg DAC_TRIANGLEAMPLITUDE_4095: Select max triangle amplitude of 4095
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DACEx_TriangleWaveGenerate(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Amplitude)
+{
+  /* Check the parameters */
+  assert_param(IS_DAC_CHANNEL(Channel));
+  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(Amplitude));
+
+  /* Process locked */
+  __HAL_LOCK(hdac);
+
+  /* Change DAC state */
+  hdac->State = HAL_DAC_STATE_BUSY;
+
+  /* Enable the triangle wave generation for the selected DAC channel */
+  MODIFY_REG(hdac->Instance->CR, ((DAC_CR_WAVE1) | (DAC_CR_MAMP1)) << (Channel & 0x10UL), (DAC_CR_WAVE1_1 | Amplitude) << (Channel & 0x10UL));
+
+  /* Change DAC state */
+  hdac->State = HAL_DAC_STATE_READY;
+
+  /* Process unlocked */
+  __HAL_UNLOCK(hdac);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Enable or disable the selected DAC channel wave generation.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @param  Channel The selected DAC channel.
+  *          This parameter can be one of the following values:
+  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
+  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
+  * @param  Amplitude Unmask DAC channel LFSR for noise wave generation.
+  *          This parameter can be one of the following values:
+  *            @arg DAC_LFSRUNMASK_BIT0: Unmask DAC channel LFSR bit0 for noise wave generation
+  *            @arg DAC_LFSRUNMASK_BITS1_0: Unmask DAC channel LFSR bit[1:0] for noise wave generation
+  *            @arg DAC_LFSRUNMASK_BITS2_0: Unmask DAC channel LFSR bit[2:0] for noise wave generation
+  *            @arg DAC_LFSRUNMASK_BITS3_0: Unmask DAC channel LFSR bit[3:0] for noise wave generation
+  *            @arg DAC_LFSRUNMASK_BITS4_0: Unmask DAC channel LFSR bit[4:0] for noise wave generation
+  *            @arg DAC_LFSRUNMASK_BITS5_0: Unmask DAC channel LFSR bit[5:0] for noise wave generation
+  *            @arg DAC_LFSRUNMASK_BITS6_0: Unmask DAC channel LFSR bit[6:0] for noise wave generation
+  *            @arg DAC_LFSRUNMASK_BITS7_0: Unmask DAC channel LFSR bit[7:0] for noise wave generation
+  *            @arg DAC_LFSRUNMASK_BITS8_0: Unmask DAC channel LFSR bit[8:0] for noise wave generation
+  *            @arg DAC_LFSRUNMASK_BITS9_0: Unmask DAC channel LFSR bit[9:0] for noise wave generation
+  *            @arg DAC_LFSRUNMASK_BITS10_0: Unmask DAC channel LFSR bit[10:0] for noise wave generation
+  *            @arg DAC_LFSRUNMASK_BITS11_0: Unmask DAC channel LFSR bit[11:0] for noise wave generation
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DACEx_NoiseWaveGenerate(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Amplitude)
+{
+  /* Check the parameters */
+  assert_param(IS_DAC_CHANNEL(Channel));
+  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(Amplitude));
+
+  /* Process locked */
+  __HAL_LOCK(hdac);
+
+  /* Change DAC state */
+  hdac->State = HAL_DAC_STATE_BUSY;
+
+  /* Enable the noise wave generation for the selected DAC channel */
+  MODIFY_REG(hdac->Instance->CR, ((DAC_CR_WAVE1) | (DAC_CR_MAMP1)) << (Channel & 0x10UL), (DAC_CR_WAVE1_0 | Amplitude) << (Channel & 0x10UL));
+
+  /* Change DAC state */
+  hdac->State = HAL_DAC_STATE_READY;
+
+  /* Process unlocked */
+  __HAL_UNLOCK(hdac);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Set the specified data holding register value for dual DAC channel.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *               the configuration information for the specified DAC.
+  * @param  Alignment Specifies the data alignment for dual channel DAC.
+  *          This parameter can be one of the following values:
+  *            DAC_ALIGN_8B_R: 8bit right data alignment selected
+  *            DAC_ALIGN_12B_L: 12bit left data alignment selected
+  *            DAC_ALIGN_12B_R: 12bit right data alignment selected
+  * @param  Data1 Data for DAC Channel1 to be loaded in the selected data holding register.
+  * @param  Data2 Data for DAC Channel2 to be loaded in the selected data  holding register.
+  * @note   In dual mode, a unique register access is required to write in both
+  *          DAC channels at the same time.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DACEx_DualSetValue(DAC_HandleTypeDef *hdac, uint32_t Alignment, uint32_t Data1, uint32_t Data2)
+{
+  uint32_t data;
+  uint32_t tmp;
+
+  /* Check the parameters */
+  assert_param(IS_DAC_ALIGN(Alignment));
+  assert_param(IS_DAC_DATA(Data1));
+  assert_param(IS_DAC_DATA(Data2));
+
+  /* Calculate and set dual DAC data holding register value */
+  if (Alignment == DAC_ALIGN_8B_R)
+  {
+    data = ((uint32_t)Data2 << 8U) | Data1;
+  }
+  else
+  {
+    data = ((uint32_t)Data2 << 16U) | Data1;
+  }
+
+  tmp = (uint32_t)hdac->Instance;
+  tmp += DAC_DHR12RD_ALIGNMENT(Alignment);
+
+  /* Set the dual DAC selected data holding register */
+  *(__IO uint32_t *)tmp = data;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Conversion complete callback in non-blocking mode for Channel2.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @retval None
+  */
+__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hdac);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Conversion half DMA transfer callback in non-blocking mode for Channel2.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @retval None
+  */
+__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hdac);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Error DAC callback for Channel2.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @retval None
+  */
+__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hdac);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DMA underrun DAC callback for Channel2.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @retval None
+  */
+__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hdac);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Run the self calibration of one DAC channel.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @param  sConfig DAC channel configuration structure.
+  * @param  Channel The selected DAC channel.
+  *          This parameter can be one of the following values:
+  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
+  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
+  * @retval Updates DAC_TrimmingValue. , DAC_UserTrimming set to DAC_UserTrimming
+  * @retval HAL status
+  * @note   Calibration runs about 7 ms.
+  */
+
+HAL_StatusTypeDef HAL_DACEx_SelfCalibrate(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  __IO uint32_t tmp;
+  uint32_t trimmingvalue;
+  uint32_t delta;
+
+  /* store/restore channel configuration structure purpose */
+  uint32_t oldmodeconfiguration;
+
+  /* Check the parameters */
+  assert_param(IS_DAC_CHANNEL(Channel));
+
+  /* Check the DAC handle allocation */
+  /* Check if DAC running */
+  if (hdac == NULL)
+  {
+    status = HAL_ERROR;
+  }
+  else if (hdac->State == HAL_DAC_STATE_BUSY)
+  {
+    status = HAL_ERROR;
+  }
+  else
+  {
+    /* Process locked */
+    __HAL_LOCK(hdac);
+
+    /* Store configuration */
+    oldmodeconfiguration = (hdac->Instance->MCR & (DAC_MCR_MODE1 << (Channel & 0x10UL)));
+
+    /* Disable the selected DAC channel */
+    CLEAR_BIT((hdac->Instance->CR), (DAC_CR_EN1 << (Channel & 0x10UL)));
+
+    /* Set mode in MCR  for calibration */
+    MODIFY_REG(hdac->Instance->MCR, (DAC_MCR_MODE1 << (Channel & 0x10UL)), 0U);
+
+    /* Set DAC Channel1 DHR register to the middle value */
+    tmp = (uint32_t)hdac->Instance;
+
+    if (Channel == DAC_CHANNEL_1)
+    {
+      tmp += DAC_DHR12R1_ALIGNMENT(DAC_ALIGN_12B_R);
+    }
+    else
+    {
+      tmp += DAC_DHR12R2_ALIGNMENT(DAC_ALIGN_12B_R);
+    }
+
+    *(__IO uint32_t *) tmp = 0x0800U;
+
+    /* Enable the selected DAC channel calibration */
+    /* i.e. set DAC_CR_CENx bit */
+    SET_BIT((hdac->Instance->CR), (DAC_CR_CEN1 << (Channel & 0x10UL)));
+
+    /* Init trimming counter */
+    /* Medium value */
+    trimmingvalue = 16U;
+    delta = 8U;
+    while (delta != 0U)
+    {
+      /* Set candidate trimming */
+      MODIFY_REG(hdac->Instance->CCR, (DAC_CCR_OTRIM1 << (Channel & 0x10UL)), (trimmingvalue << (Channel & 0x10UL)));
+
+      /* tOFFTRIMmax delay x ms as per datasheet (electrical characteristics */
+      /* i.e. minimum time needed between two calibration steps */
+      HAL_Delay(1);
+
+      if ((hdac->Instance->SR & (DAC_SR_CAL_FLAG1 << (Channel & 0x10UL))) == (DAC_SR_CAL_FLAG1 << (Channel & 0x10UL)))
+      {
+        /* DAC_SR_CAL_FLAGx is HIGH try higher trimming */
+        trimmingvalue -= delta;
+      }
+      else
+      {
+        /* DAC_SR_CAL_FLAGx is LOW try lower trimming */
+        trimmingvalue += delta;
+      }
+      delta >>= 1U;
+    }
+
+    /* Still need to check if right calibration is current value or one step below */
+    /* Indeed the first value that causes the DAC_SR_CAL_FLAGx bit to change from 0 to 1  */
+    /* Set candidate trimming */
+    MODIFY_REG(hdac->Instance->CCR, (DAC_CCR_OTRIM1 << (Channel & 0x10UL)), (trimmingvalue << (Channel & 0x10UL)));
+
+    /* tOFFTRIMmax delay x ms as per datasheet (electrical characteristics */
+    /* i.e. minimum time needed between two calibration steps */
+    HAL_Delay(1U);
+
+    if ((hdac->Instance->SR & (DAC_SR_CAL_FLAG1 << (Channel & 0x10UL))) == 0UL)
+    {
+      /* OPAMP_CSR_OUTCAL is actually one value more */
+      trimmingvalue++;
+      /* Set right trimming */
+      MODIFY_REG(hdac->Instance->CCR, (DAC_CCR_OTRIM1 << (Channel & 0x10UL)), (trimmingvalue << (Channel & 0x10UL)));
+    }
+
+    /* Disable the selected DAC channel calibration */
+    /* i.e. clear DAC_CR_CENx bit */
+    CLEAR_BIT((hdac->Instance->CR), (DAC_CR_CEN1 << (Channel & 0x10UL)));
+
+    sConfig->DAC_TrimmingValue = trimmingvalue;
+    sConfig->DAC_UserTrimming = DAC_TRIMMING_USER;
+
+    /* Restore configuration */
+    MODIFY_REG(hdac->Instance->MCR, (DAC_MCR_MODE1 << (Channel & 0x10UL)), oldmodeconfiguration);
+
+    /* Process unlocked */
+    __HAL_UNLOCK(hdac);
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Set the trimming mode and trimming value (user trimming mode applied).
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @param  sConfig DAC configuration structure updated with new DAC trimming value.
+  * @param  Channel The selected DAC channel.
+  *          This parameter can be one of the following values:
+  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
+  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
+  * @param  NewTrimmingValue DAC new trimming value
+  * @retval HAL status
+  */
+
+HAL_StatusTypeDef HAL_DACEx_SetUserTrimming(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel,
+                                            uint32_t NewTrimmingValue)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_DAC_CHANNEL(Channel));
+  assert_param(IS_DAC_NEWTRIMMINGVALUE(NewTrimmingValue));
+
+  /* Check the DAC handle allocation */
+  if (hdac == NULL)
+  {
+    status = HAL_ERROR;
+  }
+  else
+  {
+    /* Process locked */
+    __HAL_LOCK(hdac);
+
+    /* Set new trimming */
+    MODIFY_REG(hdac->Instance->CCR, (DAC_CCR_OTRIM1 << (Channel & 0x10UL)), (NewTrimmingValue << (Channel & 0x10UL)));
+
+    /* Update trimming mode */
+    sConfig->DAC_UserTrimming = DAC_TRIMMING_USER;
+    sConfig->DAC_TrimmingValue = NewTrimmingValue;
+
+    /* Process unlocked */
+    __HAL_UNLOCK(hdac);
+  }
+  return status;
+}
+
+/**
+  * @brief  Return the DAC trimming value.
+  * @param  hdac DAC handle
+  * @param  Channel The selected DAC channel.
+  *          This parameter can be one of the following values:
+  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
+  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
+  * @retval Trimming value : range: 0->31
+  *
+ */
+
+uint32_t HAL_DACEx_GetTrimOffset(DAC_HandleTypeDef *hdac, uint32_t Channel)
+{
+  /* Check the parameter */
+  assert_param(IS_DAC_CHANNEL(Channel));
+
+  /* Retrieve trimming  */
+  return ((hdac->Instance->CCR & (DAC_CCR_OTRIM1 << (Channel & 0x10UL))) >> (Channel & 0x10UL));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup DACEx_Exported_Functions_Group3 Peripheral Control functions
+  *  @brief    Extended Peripheral Control functions
+  *
+@verbatim
+  ==============================================================================
+             ##### Peripheral Control functions #####
+  ==============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Set the specified data holding register value for DAC channel.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Return the last data output value of the selected DAC channel.
+  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
+  *         the configuration information for the specified DAC.
+  * @retval The selected DAC channel data output value.
+  */
+uint32_t HAL_DACEx_DualGetValue(DAC_HandleTypeDef *hdac)
+{
+  uint32_t tmp = 0U;
+
+  tmp |= hdac->Instance->DOR1;
+
+  tmp |= hdac->Instance->DOR2 << 16U;
+
+  /* Returns the DAC channel data output register value */
+  return tmp;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+/** @defgroup DACEx_Private_Functions DACEx private functions
+  *  @brief    Extended private functions
+   * @{
+  */
+
+/**
+  * @brief  DMA conversion complete callback.
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *                the configuration information for the specified DMA module.
+  * @retval None
+  */
+void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
+{
+  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
+  hdac->ConvCpltCallbackCh2(hdac);
+#else
+  HAL_DACEx_ConvCpltCallbackCh2(hdac);
+#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
+
+  hdac->State = HAL_DAC_STATE_READY;
+}
+
+/**
+  * @brief  DMA half transfer complete callback.
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *                the configuration information for the specified DMA module.
+  * @retval None
+  */
+void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
+{
+  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+  /* Conversion complete callback */
+#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
+  hdac->ConvHalfCpltCallbackCh2(hdac);
+#else
+  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
+#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA error callback.
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *                the configuration information for the specified DMA module.
+  * @retval None
+  */
+void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
+{
+  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  /* Set DAC error code to DMA error */
+  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
+
+#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
+  hdac->ErrorCallbackCh2(hdac);
+#else
+  HAL_DACEx_ErrorCallbackCh2(hdac);
+#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
+
+  hdac->State = HAL_DAC_STATE_READY;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* DAC1 */
+
+#endif /* HAL_DAC_MODULE_ENABLED */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c
new file mode 100644
index 0000000..230decf
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c
@@ -0,0 +1,1191 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_dma.c
+  * @author  MCD Application Team
+  * @brief   DMA HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Direct Memory Access (DMA) peripheral:
+  *           + Initialization and de-initialization functions
+  *           + IO operation functions
+  *           + Peripheral State and errors functions
+  @verbatim
+  ==============================================================================
+                        ##### How to use this driver #####
+  ==============================================================================
+  [..]
+   (#) Enable and configure the peripheral to be connected to the DMA Channel
+       (except for internal SRAM / FLASH memories: no initialization is
+       necessary). Please refer to the Reference manual for connection between peripherals
+       and DMA requests.
+
+   (#) For a given Channel, program the required configuration through the following parameters:
+       Channel request, Transfer Direction, Source and Destination data formats,
+       Circular or Normal mode, Channel Priority level, Source and Destination Increment mode
+       using HAL_DMA_Init() function.
+
+       Prior to HAL_DMA_Init the peripheral clock shall be enabled for both DMA & DMAMUX
+       thanks to:
+      (##) DMA1 or DMA2: __HAL_RCC_DMA1_CLK_ENABLE() or  __HAL_RCC_DMA2_CLK_ENABLE();
+
+   (#) Use HAL_DMA_GetState() function to return the DMA state and HAL_DMA_GetError() in case of error
+       detection.
+
+   (#) Use HAL_DMA_Abort() function to abort the current transfer
+
+     -@-   In Memory-to-Memory transfer mode, Circular mode is not allowed.
+
+     *** Polling mode IO operation ***
+     =================================
+     [..]
+       (+) Use HAL_DMA_Start() to start DMA transfer after the configuration of Source
+           address and destination address and the Length of data to be transferred
+       (+) Use HAL_DMA_PollForTransfer() to poll for the end of current transfer, in this
+           case a fixed Timeout can be configured by User depending from his application.
+
+     *** Interrupt mode IO operation ***
+     ===================================
+     [..]
+       (+) Configure the DMA interrupt priority using HAL_NVIC_SetPriority()
+       (+) Enable the DMA IRQ handler using HAL_NVIC_EnableIRQ()
+       (+) Use HAL_DMA_Start_IT() to start DMA transfer after the configuration of
+           Source address and destination address and the Length of data to be transferred.
+           In this case the DMA interrupt is configured
+       (+) Use HAL_DMA_IRQHandler() called under DMA_IRQHandler() Interrupt subroutine
+       (+) At the end of data transfer HAL_DMA_IRQHandler() function is executed and user can
+              add his own function to register callbacks with HAL_DMA_RegisterCallback().
+
+     *** DMA HAL driver macros list ***
+     =============================================
+     [..]
+       Below the list of macros in DMA HAL driver.
+
+       (+) __HAL_DMA_ENABLE: Enable the specified DMA Channel.
+       (+) __HAL_DMA_DISABLE: Disable the specified DMA Channel.
+       (+) __HAL_DMA_GET_FLAG: Get the DMA Channel pending flags.
+       (+) __HAL_DMA_CLEAR_FLAG: Clear the DMA Channel pending flags.
+       (+) __HAL_DMA_ENABLE_IT: Enable the specified DMA Channel interrupts.
+       (+) __HAL_DMA_DISABLE_IT: Disable the specified DMA Channel interrupts.
+       (+) __HAL_DMA_GET_IT_SOURCE: Check whether the specified DMA Channel interrupt is enabled or not.
+
+     [..]
+      (@) You can refer to the DMA HAL driver header file for more useful macros
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup DMA DMA
+  * @brief DMA HAL module driver
+  * @{
+  */
+
+#ifdef HAL_DMA_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+
+/** @defgroup DMA_Private_Functions DMA Private Functions
+  * @{
+  */
+static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);
+static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma);
+static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma);
+
+/**
+  * @}
+  */
+
+/* Exported functions ---------------------------------------------------------*/
+
+/** @defgroup DMA_Exported_Functions DMA Exported Functions
+  * @{
+  */
+
+/** @defgroup DMA_Exported_Functions_Group1 Initialization and de-initialization functions
+ *  @brief   Initialization and de-initialization functions
+ *
+@verbatim
+ ===============================================================================
+             ##### Initialization and de-initialization functions  #####
+ ===============================================================================
+    [..]
+    This section provides functions allowing to initialize the DMA Channel source
+    and destination addresses, incrementation and data sizes, transfer direction,
+    circular/normal mode selection, memory-to-memory mode selection and Channel priority value.
+    [..]
+    The HAL_DMA_Init() function follows the DMA configuration procedures as described in
+    reference manual.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief Initialize the DMA according to the specified
+  *        parameters in the DMA_InitTypeDef and initialize the associated handle.
+  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *             the configuration information for the specified DMA Channel.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
+{
+  /* Check the DMA handle allocation */
+  if (hdma == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
+  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
+  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
+  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
+  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
+  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
+  assert_param(IS_DMA_MODE(hdma->Init.Mode));
+  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
+
+  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
+
+  /* Compute the channel index */
+#if defined(DMA2)
+  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
+  {
+    /* DMA1 */
+    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
+    hdma->DmaBaseAddress = DMA1;
+  }
+  else
+  {
+    /* DMA2 */
+    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
+    hdma->DmaBaseAddress = DMA2;
+  }
+#else
+  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
+#endif /* DMA2 */
+
+  /* Change DMA peripheral state */
+  hdma->State = HAL_DMA_STATE_BUSY;
+
+  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
+  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
+                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
+                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));
+
+  /* Set the DMA Channel configuration */
+  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
+                                hdma->Init.PeriphInc           | hdma->Init.MemInc           | \
+                                hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment | \
+                                hdma->Init.Mode                | hdma->Init.Priority));
+
+  /* Initialize parameters for DMAMUX channel :
+     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
+  */
+  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
+
+  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
+  {
+    /* if memory to memory force the request to 0*/
+    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
+  }
+
+  /* Set peripheral request  to DMAMUX channel */
+  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
+
+  /* Clear the DMAMUX synchro overrun flag */
+  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
+
+  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
+  {
+    /* Initialize parameters for DMAMUX request generator :
+       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
+    */
+    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
+
+    /* Reset the DMAMUX request generator register*/
+    hdma->DMAmuxRequestGen->RGCR = 0U;
+
+    /* Clear the DMAMUX request generator overrun flag */
+    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
+  }
+  else
+  {
+    hdma->DMAmuxRequestGen = 0U;
+    hdma->DMAmuxRequestGenStatus = 0U;
+    hdma->DMAmuxRequestGenStatusMask = 0U;
+  }
+
+  /* Initialize the error code */
+  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
+
+  /* Initialize the DMA state*/
+  hdma->State = HAL_DMA_STATE_READY;
+
+  /* Release Lock */
+  __HAL_UNLOCK(hdma);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief DeInitialize the DMA peripheral.
+  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *             the configuration information for the specified DMA Channel.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
+{
+  /* Check the DMA handle allocation */
+  if (NULL == hdma)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
+
+  /* Disable the selected DMA Channelx */
+  __HAL_DMA_DISABLE(hdma);
+
+  /* Compute the channel index */
+#if defined(DMA2)
+  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
+  {
+    /* DMA1 */
+    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
+    hdma->DmaBaseAddress = DMA1;
+  }
+  else
+  {
+    /* DMA2 */
+    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
+    hdma->DmaBaseAddress = DMA2;
+  }
+#else
+  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
+#endif /* DMA2 */
+
+  /* Reset DMA Channel control register */
+  hdma->Instance->CCR = 0U;
+
+  /* Clear all flags */
+#if defined(DMA2)
+  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
+#else
+  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
+#endif /* DMA2 */
+
+  /* Initialize parameters for DMAMUX channel :
+     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */
+
+  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
+
+  /* Reset the DMAMUX channel that corresponds to the DMA channel */
+  hdma->DMAmuxChannel->CCR = 0U;
+
+  /* Clear the DMAMUX synchro overrun flag */
+  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
+
+  /* Reset Request generator parameters if any */
+  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
+  {
+    /* Initialize parameters for DMAMUX request generator :
+       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
+    */
+    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
+
+    /* Reset the DMAMUX request generator register*/
+    hdma->DMAmuxRequestGen->RGCR = 0U;
+
+    /* Clear the DMAMUX request generator overrun flag */
+    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
+  }
+
+  hdma->DMAmuxRequestGen = 0U;
+  hdma->DMAmuxRequestGenStatus = 0U;
+  hdma->DMAmuxRequestGenStatusMask = 0U;
+
+  /* Clean callbacks */
+  hdma->XferCpltCallback = NULL;
+  hdma->XferHalfCpltCallback = NULL;
+  hdma->XferErrorCallback = NULL;
+  hdma->XferAbortCallback = NULL;
+
+  /* Initialize the error code */
+  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
+
+  /* Initialize the DMA state */
+  hdma->State = HAL_DMA_STATE_RESET;
+
+  /* Release Lock */
+  __HAL_UNLOCK(hdma);
+
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup DMA_Exported_Functions_Group2 Input and Output operation functions
+ *  @brief   Input and Output operation functions
+ *
+@verbatim
+ ===============================================================================
+                      #####  IO operation functions  #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Configure the source, destination address and data length and Start DMA transfer
+      (+) Configure the source, destination address and data length and
+          Start DMA transfer with interrupt
+      (+) Abort DMA transfer
+      (+) Poll for transfer complete
+      (+) Handle DMA interrupt request
+      (+) Register and Unregister DMA callbacks
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief Start the DMA Transfer.
+  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *             the configuration information for the specified DMA Channel.
+  * @param SrcAddress The source memory Buffer address
+  * @param DstAddress The destination memory Buffer address
+  * @param DataLength The length of data to be transferred from source to destination
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
+
+  /* Process locked */
+  __HAL_LOCK(hdma);
+
+  if (hdma->State == HAL_DMA_STATE_READY)
+  {
+    /* Change DMA peripheral state */
+    hdma->State = HAL_DMA_STATE_BUSY;
+
+    /* Initialize the error code */
+    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
+
+    /* Disable the peripheral */
+    __HAL_DMA_DISABLE(hdma);
+
+    /* Configure the source, destination address and the data length & clear flags*/
+    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
+
+    /* Enable the Peripheral */
+    __HAL_DMA_ENABLE(hdma);
+  }
+  else
+  {
+    /* Change the error code */
+    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hdma);
+
+    /* Return error status */
+    status = HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief Start the DMA Transfer with interrupt enabled.
+  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *             the configuration information for the specified DMA Channel.
+  * @param SrcAddress The source memory Buffer address
+  * @param DstAddress The destination memory Buffer address
+  * @param DataLength The length of data to be transferred from source to destination
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
+
+  /* Process locked */
+  __HAL_LOCK(hdma);
+
+  if (hdma->State == HAL_DMA_STATE_READY)
+  {
+    /* Change DMA peripheral state */
+    hdma->State = HAL_DMA_STATE_BUSY;
+    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
+
+    /* Disable the peripheral */
+    __HAL_DMA_DISABLE(hdma);
+
+    /* Configure the source, destination address and the data length & clear flags*/
+    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
+
+    /* Enable the transfer complete interrupt */
+    /* Enable the transfer Error interrupt */
+    if (NULL != hdma->XferHalfCpltCallback)
+    {
+      /* Enable the Half transfer complete interrupt as well */
+      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
+    }
+    else
+    {
+      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
+      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
+    }
+
+    /* Check if DMAMUX Synchronization is enabled*/
+    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
+    {
+      /* Enable DMAMUX sync overrun IT*/
+      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
+    }
+
+    if (hdma->DMAmuxRequestGen != 0U)
+    {
+      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
+      /* enable the request gen overrun IT*/
+      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
+    }
+
+    /* Enable the Peripheral */
+    __HAL_DMA_ENABLE(hdma);
+  }
+  else
+  {
+    /* Change the error code */
+    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hdma);
+
+    /* Return error status */
+    status = HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief Abort the DMA Transfer.
+  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *             the configuration information for the specified DMA Channel.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
+{
+  /* Check the DMA peripheral handle */
+  if (NULL == hdma)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the DMA peripheral state */
+  if (hdma->State != HAL_DMA_STATE_BUSY)
+  {
+    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hdma);
+
+    return HAL_ERROR;
+  }
+  else
+  {
+    /* Disable DMA IT */
+    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
+
+    /* disable the DMAMUX sync overrun IT*/
+    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
+
+    /* Disable the channel */
+    __HAL_DMA_DISABLE(hdma);
+
+    /* Clear all flags */
+#if defined(DMA2)
+    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
+#else
+    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
+#endif /* DMA2 */
+
+    /* Clear the DMAMUX synchro overrun flag */
+    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
+
+    if (hdma->DMAmuxRequestGen != 0U)
+    {
+      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
+      /* disable the request gen overrun IT*/
+      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
+
+      /* Clear the DMAMUX request generator overrun flag */
+      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
+    }
+
+    /* Change the DMA state */
+    hdma->State = HAL_DMA_STATE_READY;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hdma);
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Aborts the DMA Transfer in Interrupt mode.
+  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *             the configuration information for the specified DMA Channel.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (hdma->State != HAL_DMA_STATE_BUSY)
+  {
+    /* no transfer ongoing */
+    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
+
+    status = HAL_ERROR;
+  }
+  else
+  {
+    /* Disable DMA IT */
+    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
+
+    /* Disable the channel */
+    __HAL_DMA_DISABLE(hdma);
+
+    /* disable the DMAMUX sync overrun IT*/
+    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
+
+    /* Clear all flags */
+#if defined(DMA2)
+    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
+#else
+    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
+#endif /* DMA2 */
+
+    /* Clear the DMAMUX synchro overrun flag */
+    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
+
+    if (hdma->DMAmuxRequestGen != 0U)
+    {
+      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
+      /* disable the request gen overrun IT*/
+      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
+
+      /* Clear the DMAMUX request generator overrun flag */
+      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
+    }
+
+    /* Change the DMA state */
+    hdma->State = HAL_DMA_STATE_READY;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hdma);
+
+    /* Call User Abort callback */
+    if (hdma->XferAbortCallback != NULL)
+    {
+      hdma->XferAbortCallback(hdma);
+    }
+  }
+  return status;
+}
+
+/**
+  * @brief Polling for transfer complete.
+  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *             the configuration information for the specified DMA Channel.
+  * @param CompleteLevel Specifies the DMA level complete.
+  * @param Timeout Timeout duration.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
+{
+  uint32_t temp;
+  uint32_t tickstart;
+
+  if (hdma->State != HAL_DMA_STATE_BUSY)
+  {
+    /* no transfer ongoing */
+    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
+    __HAL_UNLOCK(hdma);
+    return HAL_ERROR;
+  }
+
+  /* Polling mode not supported in circular mode */
+  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != 0U)
+  {
+    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
+    return HAL_ERROR;
+  }
+
+  /* Get the level transfer complete flag */
+  if (HAL_DMA_FULL_TRANSFER == CompleteLevel)
+  {
+    /* Transfer Complete flag */
+    temp = DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU);
+  }
+  else
+  {
+    /* Half Transfer Complete flag */
+    temp = DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU);
+  }
+
+  /* Get tick */
+  tickstart = HAL_GetTick();
+
+#if defined(DMA2)
+  while ((hdma->DmaBaseAddress->ISR & temp) == 0U)
+  {
+    if ((hdma->DmaBaseAddress->ISR & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U)
+    {
+      /* When a DMA transfer error occurs */
+      /* A hardware clear of its EN bits is performed */
+      /* Clear all flags */
+      hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
+
+      /* Update error code */
+      hdma->ErrorCode = HAL_DMA_ERROR_TE;
+
+      /* Change the DMA state */
+      hdma->State = HAL_DMA_STATE_READY;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hdma);
+
+      return HAL_ERROR;
+    }
+#else
+  while (0U == __HAL_DMA_GET_FLAG(hdma, temp))
+  {
+    if (0U != __HAL_DMA_GET_FLAG(hdma, (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))))
+    {
+      /* When a DMA transfer error occurs */
+      /* A hardware clear of its EN bits is performed */
+      /* Clear all flags */
+      __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
+
+      /* Update error code */
+      hdma->ErrorCode = HAL_DMA_ERROR_TE;
+
+      /* Change the DMA state */
+      hdma->State = HAL_DMA_STATE_READY;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hdma);
+
+      return HAL_ERROR;
+    }
+#endif /* DMA2 */
+    /* Check for the Timeout */
+    if (Timeout != HAL_MAX_DELAY)
+    {
+      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
+      {
+        /* Update error code */
+        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
+
+        /* Change the DMA state */
+        hdma->State = HAL_DMA_STATE_READY;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hdma);
+
+        return HAL_ERROR;
+      }
+    }
+  }
+
+  /*Check for DMAMUX Request generator (if used) overrun status */
+  if (hdma->DMAmuxRequestGen != 0U)
+  {
+    /* if using DMAMUX request generator Check for DMAMUX request generator overrun */
+    if ((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
+    {
+      /* Disable the request gen overrun interrupt */
+      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
+
+      /* Clear the DMAMUX request generator overrun flag */
+      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
+
+      /* Update error code */
+      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
+    }
+  }
+
+  /* Check for DMAMUX Synchronization overrun */
+  if ((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
+  {
+    /* Clear the DMAMUX synchro overrun flag */
+    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
+
+    /* Update error code */
+    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
+  }
+
+  if (HAL_DMA_FULL_TRANSFER == CompleteLevel)
+  {
+    /* Clear the transfer complete flag */
+#if defined(DMA2)
+    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU));
+#else
+    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
+#endif /* DMA2 */
+
+    /* Process unlocked */
+    __HAL_UNLOCK(hdma);
+
+    /* The selected Channelx EN bit is cleared (DMA is disabled and
+    all transfers are complete) */
+    hdma->State = HAL_DMA_STATE_READY;
+  }
+  else
+  {
+    /* Clear the half transfer complete flag */
+#if defined(DMA2)
+    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU));
+#else
+    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
+#endif /* DMA2 */
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Handle DMA interrupt request.
+  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *             the configuration information for the specified DMA Channel.
+  * @retval None
+  */
+void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
+{
+#if defined(DMA2)
+  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
+#else
+  uint32_t flag_it = DMA1->ISR;
+#endif /* DMA2 */
+  uint32_t source_it = hdma->Instance->CCR;
+
+  /* Half Transfer Complete Interrupt management ******************************/
+  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
+  {
+      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
+      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
+      {
+        /* Disable the half transfer interrupt */
+        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
+      }
+      /* Clear the half transfer complete flag */
+#if defined(DMA2)
+      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
+#else
+      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
+#endif /* DMA2 */
+
+      /* DMA peripheral state is not updated in Half Transfer */
+      /* but in Transfer Complete case */
+
+      if (hdma->XferHalfCpltCallback != NULL)
+      {
+        /* Half transfer callback */
+        hdma->XferHalfCpltCallback(hdma);
+      }
+  }
+
+  /* Transfer Complete Interrupt management ***********************************/
+  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
+  {
+      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
+      {
+        /* Disable the transfer complete and error interrupt */
+        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
+
+        /* Change the DMA state */
+        hdma->State = HAL_DMA_STATE_READY;
+      }
+      /* Clear the transfer complete flag */
+      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hdma);
+
+      if (hdma->XferCpltCallback != NULL)
+      {
+        /* Transfer complete callback */
+        hdma->XferCpltCallback(hdma);
+      }
+  }
+
+  /* Transfer Error Interrupt management **************************************/
+  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
+  {
+    /* When a DMA transfer error occurs */
+    /* A hardware clear of its EN bits is performed */
+    /* Disable ALL DMA IT */
+    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
+
+    /* Clear all flags */
+#if defined(DMA2)
+    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
+#else
+    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
+#endif /* DMA2 */
+
+    /* Update error code */
+    hdma->ErrorCode = HAL_DMA_ERROR_TE;
+
+    /* Change the DMA state */
+    hdma->State = HAL_DMA_STATE_READY;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hdma);
+
+    if (hdma->XferErrorCallback != NULL)
+    {
+      /* Transfer error callback */
+      hdma->XferErrorCallback(hdma);
+    }
+  }
+  else
+  {
+    /* Nothing To Do */
+  }
+  return;
+}
+
+/**
+  * @brief Register callbacks
+  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *             the configuration information for the specified DMA Channel.
+  * @param CallbackID User Callback identifier
+  *                   a HAL_DMA_CallbackIDTypeDef ENUM as parameter.
+  * @param pCallback Pointer to private callbacsk function which has pointer to
+  *                  a DMA_HandleTypeDef structure as parameter.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hdma);
+
+  if (hdma->State == HAL_DMA_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case  HAL_DMA_XFER_CPLT_CB_ID:
+        hdma->XferCpltCallback = pCallback;
+        break;
+
+      case  HAL_DMA_XFER_HALFCPLT_CB_ID:
+        hdma->XferHalfCpltCallback = pCallback;
+        break;
+
+      case  HAL_DMA_XFER_ERROR_CB_ID:
+        hdma->XferErrorCallback = pCallback;
+        break;
+
+      case  HAL_DMA_XFER_ABORT_CB_ID:
+        hdma->XferAbortCallback = pCallback;
+        break;
+
+      default:
+        status = HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    status = HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hdma);
+
+  return status;
+}
+
+/**
+  * @brief UnRegister callbacks
+  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *             the configuration information for the specified DMA Channel.
+  * @param CallbackID User Callback identifier
+  *                   a HAL_DMA_CallbackIDTypeDef ENUM as parameter.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hdma);
+
+  if (hdma->State == HAL_DMA_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case  HAL_DMA_XFER_CPLT_CB_ID:
+        hdma->XferCpltCallback = NULL;
+        break;
+
+      case  HAL_DMA_XFER_HALFCPLT_CB_ID:
+        hdma->XferHalfCpltCallback = NULL;
+        break;
+
+      case  HAL_DMA_XFER_ERROR_CB_ID:
+        hdma->XferErrorCallback = NULL;
+        break;
+
+      case  HAL_DMA_XFER_ABORT_CB_ID:
+        hdma->XferAbortCallback = NULL;
+        break;
+
+      case   HAL_DMA_XFER_ALL_CB_ID:
+        hdma->XferCpltCallback = NULL;
+        hdma->XferHalfCpltCallback = NULL;
+        hdma->XferErrorCallback = NULL;
+        hdma->XferAbortCallback = NULL;
+        break;
+
+      default:
+        status = HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    status = HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hdma);
+
+  return status;
+}
+
+/**
+  * @}
+  */
+
+
+
+/** @defgroup DMA_Exported_Functions_Group3 Peripheral State and Errors functions
+ *  @brief    Peripheral State and Errors functions
+ *
+@verbatim
+ ===============================================================================
+            ##### Peripheral State and Errors functions #####
+ ===============================================================================
+    [..]
+    This subsection provides functions allowing to
+      (+) Check the DMA state
+      (+) Get error code
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief Return the DMA handle state.
+  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *             the configuration information for the specified DMA Channel.
+  * @retval HAL state
+  */
+HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
+{
+  /* Return DMA handle state */
+  return hdma->State;
+}
+
+/**
+  * @brief Return the DMA error code.
+  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *             the configuration information for the specified DMA Channel.
+  * @retval DMA Error Code
+  */
+uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
+{
+  /* Return the DMA error code */
+  return hdma->ErrorCode;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup DMA_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief Sets the DMA Transfer parameter.
+  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *             the configuration information for the specified DMA Channel.
+  * @param SrcAddress The source memory Buffer address
+  * @param DstAddress The destination memory Buffer address
+  * @param DataLength The length of data to be transferred from source to destination
+  * @retval HAL status
+  */
+static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
+{
+  /* Clear the DMAMUX synchro overrun flag */
+  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
+
+  if (hdma->DMAmuxRequestGen != 0U)
+  {
+    /* Clear the DMAMUX request generator overrun flag */
+    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
+  }
+
+  /* Clear all flags */
+#if defined(DMA2)
+  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
+#else
+  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
+#endif /* DMA2 */
+
+  /* Configure DMA Channel data length */
+  hdma->Instance->CNDTR = DataLength;
+
+  /* Memory to Peripheral */
+  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
+  {
+    /* Configure DMA Channel destination address */
+    hdma->Instance->CPAR = DstAddress;
+
+    /* Configure DMA Channel source address */
+    hdma->Instance->CMAR = SrcAddress;
+  }
+  /* Peripheral to Memory */
+  else
+  {
+    /* Configure DMA Channel source address */
+    hdma->Instance->CPAR = SrcAddress;
+
+    /* Configure DMA Channel destination address */
+    hdma->Instance->CMAR = DstAddress;
+  }
+}
+
+/**
+  * @brief Updates the DMA handle with the DMAMUX  channel and status mask depending on channel number
+  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *             the configuration information for the specified DMA Channel.
+  * @retval None
+  */
+static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
+{
+  uint32_t channel_number;
+
+#if defined(DMA2)
+  /* check if instance is not outside the DMA channel range */
+  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
+  {
+    /* DMA1 */
+    /* Associate a DMA Channel to a DMAMUX channel */
+    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
+
+    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
+    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
+  }
+  else
+  {
+    /* DMA2 */
+    /* Associate a DMA Channel to a DMAMUX channel */
+    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
+
+    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
+    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
+  }
+#else
+  /* Associate a DMA Channel to a DMAMUX channel */
+  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
+
+  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
+  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
+#endif /* DMA2 */
+
+  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
+  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
+
+  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
+  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
+}
+
+/**
+  * @brief Updates the DMA handle with the DMAMUX  request generator params
+  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *             the configuration information for the specified DMA Channel.
+  * @retval None
+  */
+
+static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
+{
+  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
+
+  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
+  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
+
+  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
+
+  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
+  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_DMA_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma_ex.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma_ex.c
new file mode 100644
index 0000000..f8124df
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma_ex.c
@@ -0,0 +1,320 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_dma_ex.c
+  * @author  MCD Application Team
+  * @brief   DMA Extension HAL module driver
+  *         This file provides firmware functions to manage the following
+  *         functionalities of the DMA Extension peripheral:
+  *           + Extended features functions
+  *
+  @verbatim
+  ==============================================================================
+                        ##### How to use this driver #####
+  ==============================================================================
+  [..]
+  The DMA Extension HAL driver can be used as follows:
+   (+) Configure the DMAMUX Synchronization Block using HAL_DMAEx_ConfigMuxSync function.
+   (+) Configure the DMAMUX Request Generator Block using HAL_DMAEx_ConfigMuxRequestGenerator function.
+       Functions HAL_DMAEx_EnableMuxRequestGenerator and HAL_DMAEx_DisableMuxRequestGenerator can then be used
+       to respectively enable/disable the request generator.
+
+   (+) To handle the DMAMUX Interrupts, the function  HAL_DMAEx_MUX_IRQHandler should be called from
+       the DMAMUX IRQ handler i.e DMAMUX1_OVR_IRQHandler.
+       As only one interrupt line is available for all DMAMUX channels and request generators , HAL_DMAEx_MUX_IRQHandler should be
+       called with, as parameter, the appropriate DMA handle as many as used DMAs in the user project
+      (exception done if a given DMA is not using the DMAMUX SYNC block neither a request generator)
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup DMAEx DMAEx
+  * @brief DMA Extended HAL module driver
+  * @{
+  */
+
+#ifdef HAL_DMA_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private Constants ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+
+
+/** @defgroup DMAEx_Exported_Functions DMAEx Exported Functions
+  * @{
+  */
+
+/** @defgroup DMAEx_Exported_Functions_Group1 DMAEx Extended features functions
+ *  @brief   Extended features functions
+ *
+@verbatim
+ ===============================================================================
+                #####  Extended features functions  #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+
+    (+) Configure the DMAMUX Synchronization Block using HAL_DMAEx_ConfigMuxSync function.
+    (+) Configure the DMAMUX Request Generator Block using HAL_DMAEx_ConfigMuxRequestGenerator function.
+       Functions HAL_DMAEx_EnableMuxRequestGenerator and HAL_DMAEx_DisableMuxRequestGenerator can then be used
+       to respectively enable/disable the request generator.
+    (+) Handle DMAMUX interrupts using HAL_DMAEx_MUX_IRQHandler : should be called from
+        the DMAMUX IRQ handler
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief Configure the DMAMUX synchronization parameters for a given DMA channel (instance).
+  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *             the configuration information for the specified DMA channel.
+  * @param pSyncConfig Pointer to HAL_DMA_MuxSyncConfigTypeDef contains the DMAMUX synchronization parameters
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig)
+{
+  /* Check the parameters */
+  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
+
+  assert_param(IS_DMAMUX_SYNC_SIGNAL_ID(pSyncConfig->SyncSignalID));
+
+  assert_param(IS_DMAMUX_SYNC_POLARITY(pSyncConfig-> SyncPolarity));
+  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));
+  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));
+  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));
+
+  /*Check if the DMA state is ready */
+  if (hdma->State == HAL_DMA_STATE_READY)
+  {
+    /* Process Locked */
+    __HAL_LOCK(hdma);
+
+    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/
+    MODIFY_REG(hdma->DMAmuxChannel->CCR, \
+               (~DMAMUX_CxCR_DMAREQ_ID), \
+               (pSyncConfig->SyncSignalID | ((pSyncConfig->RequestNumber - 1U) << DMAMUX_CxCR_NBREQ_Pos) | \
+                pSyncConfig->SyncPolarity | ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos) | \
+                ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos)));
+
+    /* Process UnLocked */
+    __HAL_UNLOCK(hdma);
+
+    return HAL_OK;
+  }
+  else
+  {
+    /* Set the error code to busy */
+    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
+
+    /* Return error status */
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief Configure the DMAMUX request generator block used by the given DMA channel (instance).
+  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *             the configuration information for the specified DMA channel.
+  * @param pRequestGeneratorConfig Pointer to HAL_DMA_MuxRequestGeneratorConfigTypeDef
+  *                                contains the request generator parameters.
+  *
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMAEx_ConfigMuxRequestGenerator(DMA_HandleTypeDef *hdma, HAL_DMA_MuxRequestGeneratorConfigTypeDef *pRequestGeneratorConfig)
+{
+  HAL_StatusTypeDef status;
+  HAL_DMA_StateTypeDef temp_state = hdma->State;
+
+  /* Check the parameters */
+  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
+
+  assert_param(IS_DMAMUX_REQUEST_GEN_SIGNAL_ID(pRequestGeneratorConfig->SignalID));
+
+  assert_param(IS_DMAMUX_REQUEST_GEN_POLARITY(pRequestGeneratorConfig->Polarity));
+  assert_param(IS_DMAMUX_REQUEST_GEN_REQUEST_NUMBER(pRequestGeneratorConfig->RequestNumber));
+
+  /* check if the DMA state is ready
+     and DMA is using a DMAMUX request generator block
+  */
+  if (hdma->DMAmuxRequestGen == 0U)
+  {
+    /* Set the error code to busy */
+    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
+
+    /* error status */
+    status = HAL_ERROR;
+  }
+  else if (((hdma->DMAmuxRequestGen->RGCR & DMAMUX_RGxCR_GE) == 0U) && (temp_state == HAL_DMA_STATE_READY))
+  {
+    /* RequestGenerator must be disable prior to the configuration i.e GE bit is 0 */
+
+    /* Process Locked */
+    __HAL_LOCK(hdma);
+
+    /* Set the request generator new parameters*/
+    hdma->DMAmuxRequestGen->RGCR = pRequestGeneratorConfig->SignalID | \
+                                   ((pRequestGeneratorConfig->RequestNumber - 1U) << DMAMUX_RGxCR_GNBREQ_Pos) | \
+                                   pRequestGeneratorConfig->Polarity;
+    /* Process UnLocked */
+    __HAL_UNLOCK(hdma);
+
+    return HAL_OK;
+  }
+  else
+  {
+    /* Set the error code to busy */
+    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
+
+    /* error status */
+    status = HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief Enable the DMAMUX request generator block used by the given DMA channel (instance).
+  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *             the configuration information for the specified DMA channel.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMAEx_EnableMuxRequestGenerator(DMA_HandleTypeDef *hdma)
+{
+  /* Check the parameters */
+  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
+
+  /* check if the DMA state is ready
+     and DMA is using a DMAMUX request generator block
+  */
+  if ((hdma->State != HAL_DMA_STATE_RESET) && (hdma->DMAmuxRequestGen != 0))
+  {
+
+    /* Enable the request generator*/
+    hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_GE;
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief Disable the DMAMUX request generator block used by the given DMA channel (instance).
+  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *             the configuration information for the specified DMA channel.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMAEx_DisableMuxRequestGenerator(DMA_HandleTypeDef *hdma)
+{
+  /* Check the parameters */
+  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
+
+  /* check if the DMA state is ready
+     and DMA is using a DMAMUX request generator block
+  */
+  if ((hdma->State != HAL_DMA_STATE_RESET) && (hdma->DMAmuxRequestGen != 0))
+  {
+
+    /* Disable the request generator*/
+    hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_GE;
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief Handles DMAMUX interrupt request.
+  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *             the configuration information for the specified DMA channel.
+  * @retval None
+  */
+void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma)
+{
+  /* Check for DMAMUX Synchronization overrun */
+  if ((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
+  {
+    /* Disable the synchro overrun interrupt */
+    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
+
+    /* Clear the DMAMUX synchro overrun flag */
+    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
+
+    /* Update error code */
+    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
+
+    if (hdma->XferErrorCallback != NULL)
+    {
+      /* Transfer error callback */
+      hdma->XferErrorCallback(hdma);
+    }
+  }
+
+  if (hdma->DMAmuxRequestGen != 0)
+  {
+    /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */
+    if ((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
+    {
+      /* Disable the request gen overrun interrupt */
+      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
+
+      /* Clear the DMAMUX request generator overrun flag */
+      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
+
+      /* Update error code */
+      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
+
+      if (hdma->XferErrorCallback != NULL)
+      {
+        /* Transfer error callback */
+        hdma->XferErrorCallback(hdma);
+      }
+    }
+  }
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_DMA_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_exti.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_exti.c
new file mode 100644
index 0000000..76986d2
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_exti.c
@@ -0,0 +1,672 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_exti.c
+  * @author  MCD Application Team
+  * @brief   EXTI HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the General Purpose Input/Output (EXTI) peripheral:
+  *           + Initialization and de-initialization functions
+  *           + IO operation functions
+  *
+  @verbatim
+  ==============================================================================
+                    ##### EXTI Peripheral features #####
+  ==============================================================================
+  [..]
+    (+) Each Exti line can be configured within this driver.
+
+    (+) Exti line can be configured in 3 different modes
+        (++) Interrupt
+        (++) Event
+        (++) Both of them
+
+    (+) Configurable Exti lines can be configured with 3 different triggers
+        (++) Rising
+        (++) Falling
+        (++) Both of them
+
+    (+) When set in interrupt mode, configurable Exti lines have two diffenrents
+        interrupt pending registers which allow to distinguish which transition
+        occurs:
+        (++) Rising edge pending interrupt
+        (++) Falling
+
+    (+) Exti lines 0 to 15 are linked to gpio pin number 0 to 15. Gpio port can
+        be selected through multiplexer.
+
+                     ##### How to use this driver #####
+  ==============================================================================
+  [..]
+
+    (#) Configure the EXTI line using HAL_EXTI_SetConfigLine().
+        (++) Choose the interrupt line number by setting "Line" member from
+             EXTI_ConfigTypeDef structure.
+        (++) Configure the interrupt and/or event mode using "Mode" member from
+             EXTI_ConfigTypeDef structure.
+        (++) For configurable lines, configure rising and/or falling trigger
+             "Trigger" member from EXTI_ConfigTypeDef structure.
+        (++) For Exti lines linked to gpio, choose gpio port using "GPIOSel"
+             member from GPIO_InitTypeDef structure.
+
+    (#) Get current Exti configuration of a dedicated line using
+        HAL_EXTI_GetConfigLine().
+        (++) Provide exiting handle as parameter.
+        (++) Provide pointer on EXTI_ConfigTypeDef structure as second parameter.
+
+    (#) Clear Exti configuration of a dedicated line using HAL_EXTI_GetConfigLine().
+        (++) Provide exiting handle as parameter.
+
+    (#) Register callback to treat Exti interrupts using HAL_EXTI_RegisterCallback().
+        (++) Provide exiting handle as first parameter.
+        (++) Provide which callback will be registered using one value from
+             EXTI_CallbackIDTypeDef.
+        (++) Provide callback function pointer.
+
+    (#) Get interrupt pending bit using HAL_EXTI_GetPending().
+
+    (#) Clear interrupt pending bit using HAL_EXTI_GetPending().
+
+    (#) Generate software interrupt using HAL_EXTI_GenerateSWI().
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup EXTI
+  * @{
+  */
+/** MISRA C:2012 deviation rule has been granted for following rule:
+  * Rule-18.1_b - Medium: Array `EXTICR' 1st subscript interval [0,7] may be out
+  * of bounds [0,3] in following API :
+  * HAL_EXTI_SetConfigLine
+  * HAL_EXTI_GetConfigLine
+  * HAL_EXTI_ClearConfigLine
+  */
+
+#ifdef HAL_EXTI_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private defines ------------------------------------------------------------*/
+/** @defgroup EXTI_Private_Constants EXTI Private Constants
+  * @{
+  */
+#define EXTI_MODE_OFFSET                    0x04u   /* 0x10: offset between CPU IMR/EMR registers */
+#define EXTI_CONFIG_OFFSET                  0x08u   /* 0x20: offset between CPU Rising/Falling configuration registers */
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+
+/** @addtogroup EXTI_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup EXTI_Exported_Functions_Group1
+ *  @brief    Configuration functions
+ *
+@verbatim
+ ===============================================================================
+              ##### Configuration functions #####
+ ===============================================================================
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Set configuration of a dedicated Exti line.
+  * @param  hexti Exti handle.
+  * @param  pExtiConfig Pointer on EXTI configuration to be set.
+  * @retval HAL Status.
+  */
+HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
+{
+  __IO uint32_t *regaddr;
+  uint32_t regval;
+  uint32_t linepos;
+  uint32_t maskline;
+  uint32_t offset;
+
+  /* Check null pointer */
+  if ((hexti == NULL) || (pExtiConfig == NULL))
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check parameters */
+  assert_param(IS_EXTI_LINE(pExtiConfig->Line));
+  assert_param(IS_EXTI_MODE(pExtiConfig->Mode));
+
+  /* Assign line number to handle */
+  hexti->Line = pExtiConfig->Line;
+
+  /* compute line register offset and line mask */
+  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
+  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
+  maskline = (1uL << linepos);
+
+  /* Configure triggers for configurable lines */
+  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u)
+  {
+    assert_param(IS_EXTI_TRIGGER(pExtiConfig->Trigger));
+
+    /* Configure rising trigger */
+    regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
+    regval = *regaddr;
+
+    /* Mask or set line */
+    if ((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0x00u)
+    {
+      regval |= maskline;
+    }
+    else
+    {
+      regval &= ~maskline;
+    }
+
+    /* Store rising trigger mode */
+    *regaddr = regval;
+
+    /* Configure falling trigger */
+    regaddr = (&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
+    regval = *regaddr;
+
+    /* Mask or set line */
+    if ((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0x00u)
+    {
+      regval |= maskline;
+    }
+    else
+    {
+      regval &= ~maskline;
+    }
+
+    /* Store falling trigger mode */
+    *regaddr = regval;
+
+    /* Configure gpio port selection in case of gpio exti line */
+    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
+    {
+      assert_param(IS_EXTI_GPIO_PORT(pExtiConfig->GPIOSel));
+      assert_param(IS_EXTI_GPIO_PIN(linepos));
+
+      regval = EXTI->EXTICR[linepos >> 2u];
+      regval &= ~(EXTI_EXTICR1_EXTI0 << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
+      regval |= (pExtiConfig->GPIOSel << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
+      EXTI->EXTICR[linepos >> 2u] = regval;
+    }
+  }
+
+  /* Configure interrupt mode : read current mode */
+  regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
+  regval = *regaddr;
+
+  /* Mask or set line */
+  if ((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0x00u)
+  {
+    regval |= maskline;
+  }
+  else
+  {
+    regval &= ~maskline;
+  }
+
+  /* Store interrupt mode */
+  *regaddr = regval;
+
+  /* Configure event mode : read current mode */
+  regaddr = (&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
+  regval = *regaddr;
+
+  /* Mask or set line */
+  if ((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0x00u)
+  {
+    regval |= maskline;
+  }
+  else
+  {
+    regval &= ~maskline;
+  }
+
+  /* Store event mode */
+  *regaddr = regval;
+
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  Get configuration of a dedicated Exti line.
+  * @param  hexti Exti handle.
+  * @param  pExtiConfig Pointer on structure to store Exti configuration.
+  * @retval HAL Status.
+  */
+HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
+{
+  __IO uint32_t *regaddr;
+  uint32_t regval;
+  uint32_t linepos;
+  uint32_t maskline;
+  uint32_t offset;
+
+  /* Check null pointer */
+  if ((hexti == NULL) || (pExtiConfig == NULL))
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameter */
+  assert_param(IS_EXTI_LINE(hexti->Line));
+
+  /* Store handle line number to configiguration structure */
+  pExtiConfig->Line = hexti->Line;
+
+  /* compute line register offset and line mask */
+  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
+  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
+  maskline = (1uL << linepos);
+
+  /* 1] Get core mode : interrupt */
+  regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
+  regval = *regaddr;
+
+  /* Check if selected line is enable */
+  if ((regval & maskline) != 0x00u)
+  {
+    pExtiConfig->Mode = EXTI_MODE_INTERRUPT;
+  }
+  else
+  {
+    pExtiConfig->Mode = EXTI_MODE_NONE;
+  }
+
+  /* Get event mode */
+  regaddr = (&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
+  regval = *regaddr;
+
+  /* Check if selected line is enable */
+  if ((regval & maskline) != 0x00u)
+  {
+    pExtiConfig->Mode |= EXTI_MODE_EVENT;
+  }
+
+  /* Get default Trigger and GPIOSel configuration */
+  pExtiConfig->Trigger = EXTI_TRIGGER_NONE;
+  pExtiConfig->GPIOSel = 0x00u;
+
+  /* 2] Get trigger for configurable lines : rising */
+  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u)
+  {
+    regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
+    regval = *regaddr;
+
+    /* Check if configuration of selected line is enable */
+    if ((regval & maskline) != 0x00u)
+    {
+      pExtiConfig->Trigger = EXTI_TRIGGER_RISING;
+    }
+
+    /* Get falling configuration */
+    regaddr = (&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
+    regval = *regaddr;
+
+    /* Check if configuration of selected line is enable */
+    if ((regval & maskline) != 0x00u)
+    {
+      pExtiConfig->Trigger |= EXTI_TRIGGER_FALLING;
+    }
+
+    /* Get Gpio port selection for gpio lines */
+    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
+    {
+      assert_param(IS_EXTI_GPIO_PIN(linepos));
+
+      regval = EXTI->EXTICR[linepos >> 2u];
+      pExtiConfig->GPIOSel = ((regval << (EXTI_EXTICR1_EXTI1_Pos * (3uL - (linepos & 0x03u)))) >> 24);
+    }
+  }
+
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  Clear whole configuration of a dedicated Exti line.
+  * @param  hexti Exti handle.
+  * @retval HAL Status.
+  */
+HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *hexti)
+{
+  __IO uint32_t *regaddr;
+  uint32_t regval;
+  uint32_t linepos;
+  uint32_t maskline;
+  uint32_t offset;
+
+  /* Check null pointer */
+  if (hexti == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameter */
+  assert_param(IS_EXTI_LINE(hexti->Line));
+
+  /* compute line register offset and line mask */
+  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
+  linepos = (hexti->Line & EXTI_PIN_MASK);
+  maskline = (1uL << linepos);
+
+  /* 1] Clear interrupt mode */
+  regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
+  regval = (*regaddr & ~maskline);
+  *regaddr = regval;
+
+  /* 2] Clear event mode */
+  regaddr = (&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
+  regval = (*regaddr & ~maskline);
+  *regaddr = regval;
+
+  /* 3] Clear triggers in case of configurable lines */
+  if ((hexti->Line & EXTI_CONFIG) != 0x00u)
+  {
+    regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
+    regval = (*regaddr & ~maskline);
+    *regaddr = regval;
+
+    regaddr = (&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
+    regval = (*regaddr & ~maskline);
+    *regaddr = regval;
+
+    /* Get Gpio port selection for gpio lines */
+    if ((hexti->Line & EXTI_GPIO) == EXTI_GPIO)
+    {
+      assert_param(IS_EXTI_GPIO_PIN(linepos));
+
+      regval = EXTI->EXTICR[linepos >> 2u];
+      regval &= ~(EXTI_EXTICR1_EXTI0 << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
+      EXTI->EXTICR[linepos >> 2u] = regval;
+    }
+  }
+
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  Register callback for a dedicaated Exti line.
+  * @param  hexti Exti handle.
+  * @param  CallbackID User callback identifier.
+  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
+  * @param  pPendingCbfn function pointer to be stored as callback.
+  * @retval HAL Status.
+  */
+HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  switch (CallbackID)
+  {
+    case  HAL_EXTI_COMMON_CB_ID:
+      hexti->RisingCallback = pPendingCbfn;
+      hexti->FallingCallback = pPendingCbfn;
+      break;
+
+    case  HAL_EXTI_RISING_CB_ID:
+      hexti->RisingCallback = pPendingCbfn;
+      break;
+
+    case  HAL_EXTI_FALLING_CB_ID:
+      hexti->FallingCallback = pPendingCbfn;
+      break;
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  return status;
+}
+
+
+/**
+  * @brief  Store line number as handle private field.
+  * @param  hexti Exti handle.
+  * @param  ExtiLine Exti line number.
+  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
+  * @retval HAL Status.
+  */
+HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
+{
+  /* Check the parameters */
+  assert_param(IS_EXTI_LINE(ExtiLine));
+
+  /* Check null pointer */
+  if (hexti == NULL)
+  {
+    return HAL_ERROR;
+  }
+  else
+  {
+    /* Store line number as handle private field */
+    hexti->Line = ExtiLine;
+
+    return HAL_OK;
+  }
+}
+
+
+/**
+  * @}
+  */
+
+/** @addtogroup EXTI_Exported_Functions_Group2
+ *  @brief EXTI IO functions.
+ *
+@verbatim
+ ===============================================================================
+                       ##### IO operation functions #####
+ ===============================================================================
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Handle EXTI interrupt request.
+  * @param  hexti Exti handle.
+  * @retval none.
+  */
+void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
+{
+  __IO uint32_t *regaddr;
+  uint32_t regval;
+  uint32_t maskline;
+  uint32_t offset;
+
+  /* Compute line register offset and line mask */
+  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
+  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
+
+  /* Get rising edge pending bit  */
+  regaddr = (&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
+  regval = (*regaddr & maskline);
+
+  if (regval != 0x00u)
+  {
+    /* Clear pending bit */
+    *regaddr = maskline;
+
+    /* Call rising callback */
+    if (hexti->RisingCallback != NULL)
+    {
+      hexti->RisingCallback();
+    }
+  }
+
+  /* Get falling edge pending bit  */
+  regaddr = (&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
+  regval = (*regaddr & maskline);
+
+  if (regval != 0x00u)
+  {
+    /* Clear pending bit */
+    *regaddr = maskline;
+
+    /* Call rising callback */
+    if (hexti->FallingCallback != NULL)
+    {
+      hexti->FallingCallback();
+    }
+  }
+}
+
+
+/**
+  * @brief  Get interrupt pending bit of a dedicated line.
+  * @param  hexti Exti handle.
+  * @param  Edge Specify which pending edge as to be checked.
+  *         This parameter can be one of the following values:
+  *           @arg @ref EXTI_TRIGGER_RISING
+  *           @arg @ref EXTI_TRIGGER_FALLING
+  * @retval 1 if interrupt is pending else 0.
+  */
+uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
+{
+  __IO uint32_t *regaddr;
+  uint32_t regval;
+  uint32_t linepos;
+  uint32_t maskline;
+  uint32_t offset;
+
+  /* Check parameters */
+  assert_param(IS_EXTI_LINE(hexti->Line));
+  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
+  assert_param(IS_EXTI_PENDING_EDGE(Edge));
+
+  /* compute line register offset and line mask */
+  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
+  linepos = (hexti->Line & EXTI_PIN_MASK);
+  maskline = (1uL << linepos);
+
+  if (Edge != EXTI_TRIGGER_RISING)
+  {
+    /* Get falling edge pending bit */
+    regaddr = (&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
+  }
+  else
+  {
+    /* Get rising edge pending bit */
+    regaddr = (&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
+  }
+
+  /* return 1 if bit is set else 0 */
+  regval = ((*regaddr & maskline) >> linepos);
+  return regval;
+}
+
+
+/**
+  * @brief  Clear interrupt pending bit of a dedicated line.
+  * @param  hexti Exti handle.
+  * @param  Edge Specify which pending edge as to be clear.
+  *         This parameter can be one of the following values:
+  *           @arg @ref EXTI_TRIGGER_RISING
+  *           @arg @ref EXTI_TRIGGER_FALLING
+  * @retval None.
+  */
+void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
+{
+  __IO uint32_t *regaddr;
+  uint32_t maskline;
+  uint32_t offset;
+
+  /* Check parameters */
+  assert_param(IS_EXTI_LINE(hexti->Line));
+  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
+  assert_param(IS_EXTI_PENDING_EDGE(Edge));
+
+  /* compute line register offset and line mask */
+  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
+  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
+
+  if (Edge != EXTI_TRIGGER_RISING)
+  {
+    /* Get falling edge pending register address */
+    regaddr = (&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
+  }
+  else
+  {
+    /* Get falling edge pending register address */
+    regaddr = (&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
+  }
+
+  /* Clear Pending bit */
+  *regaddr =  maskline;
+}
+
+
+/**
+  * @brief  Generate a software interrupt for a dedicated line.
+  * @param  hexti Exti handle.
+  * @retval None.
+  */
+void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *hexti)
+{
+  __IO uint32_t *regaddr;
+  uint32_t maskline;
+  uint32_t offset;
+
+  /* Check parameterd */
+  assert_param(IS_EXTI_LINE(hexti->Line));
+  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
+
+  /* compute line register offset and line mask */
+  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
+  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
+
+  regaddr = (&EXTI->SWIER1 + (EXTI_CONFIG_OFFSET * offset));
+  *regaddr = maskline;
+}
+
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_EXTI_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_fdcan.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_fdcan.c
new file mode 100644
index 0000000..71df575
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_fdcan.c
@@ -0,0 +1,3455 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_fdcan.c
+  * @author  MCD Application Team
+  * @brief   FDCAN HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Flexible DataRate Controller Area Network
+  *          (FDCAN) peripheral:
+  *           + Initialization and de-initialization functions
+  *           + IO operation functions
+  *           + Peripheral Configuration and Control functions
+  *           + Peripheral State and Error functions
+  *
+  @verbatim
+  ==============================================================================
+                        ##### How to use this driver #####
+  ==============================================================================
+    [..]
+      (#) Initialize the FDCAN peripheral using HAL_FDCAN_Init function.
+
+      (#) If needed , configure the reception filters and optional features using
+          the following configuration functions:
+            (++) HAL_FDCAN_ConfigFilter
+            (++) HAL_FDCAN_ConfigGlobalFilter
+            (++) HAL_FDCAN_ConfigExtendedIdMask
+            (++) HAL_FDCAN_ConfigRxFifoOverwrite
+            (++) HAL_FDCAN_ConfigRamWatchdog
+            (++) HAL_FDCAN_ConfigTimestampCounter
+            (++) HAL_FDCAN_EnableTimestampCounter
+            (++) HAL_FDCAN_DisableTimestampCounter
+            (++) HAL_FDCAN_ConfigTimeoutCounter
+            (++) HAL_FDCAN_EnableTimeoutCounter
+            (++) HAL_FDCAN_DisableTimeoutCounter
+            (++) HAL_FDCAN_ConfigTxDelayCompensation
+            (++) HAL_FDCAN_EnableTxDelayCompensation
+            (++) HAL_FDCAN_DisableTxDelayCompensation
+            (++) HAL_FDCAN_EnableISOMode
+            (++) HAL_FDCAN_DisableISOMode
+            (++) HAL_FDCAN_EnableEdgeFiltering
+            (++) HAL_FDCAN_DisableEdgeFiltering
+
+      (#) Start the FDCAN module using HAL_FDCAN_Start function. At this level
+          the node is active on the bus: it can send and receive messages.
+
+      (#) The following Tx control functions can only be called when the FDCAN
+          module is started:
+            (++) HAL_FDCAN_AddMessageToTxFifoQ
+            (++) HAL_FDCAN_AbortTxRequest
+
+      (#) After having submitted a Tx request in Tx Fifo or Queue, it is possible to
+          get Tx buffer location used to place the Tx request thanks to
+          HAL_FDCAN_GetLatestTxFifoQRequestBuffer API.
+          It is then possible to abort later on the corresponding Tx Request using
+          HAL_FDCAN_AbortTxRequest API.
+
+      (#) When a message is received into the FDCAN message RAM, it can be
+          retrieved using the HAL_FDCAN_GetRxMessage function.
+
+      (#) Calling the HAL_FDCAN_Stop function stops the FDCAN module by entering
+          it to initialization mode and re-enabling access to configuration
+          registers through the configuration functions listed here above.
+
+      (#) All other control functions can be called any time after initialization
+          phase, no matter if the FDCAN module is started or stopped.
+
+      *** Polling mode operation ***
+      ==============================
+    [..]
+        (#) Reception and transmission states can be monitored via the following
+            functions:
+              (++) HAL_FDCAN_IsTxBufferMessagePending
+              (++) HAL_FDCAN_GetRxFifoFillLevel
+              (++) HAL_FDCAN_GetTxFifoFreeLevel
+
+      *** Interrupt mode operation ***
+      ================================
+      [..]
+        (#) There are two interrupt lines: line 0 and 1.
+            By default, all interrupts are assigned to line 0. Interrupt lines
+            can be configured using HAL_FDCAN_ConfigInterruptLines function.
+
+        (#) Notifications are activated using HAL_FDCAN_ActivateNotification
+            function. Then, the process can be controlled through one of the
+            available user callbacks: HAL_FDCAN_xxxCallback.
+
+  *** Callback registration ***
+  =============================================
+
+  The compilation define  USE_HAL_FDCAN_REGISTER_CALLBACKS when set to 1
+  allows the user to configure dynamically the driver callbacks.
+  Use Function @ref HAL_FDCAN_RegisterCallback() or HAL_FDCAN_RegisterXXXCallback()
+  to register an interrupt callback.
+
+  Function @ref HAL_FDCAN_RegisterCallback() allows to register following callbacks:
+    (+) TxFifoEmptyCallback          : Tx Fifo Empty Callback.
+    (+) HighPriorityMessageCallback  : High Priority Message Callback.
+    (+) TimestampWraparoundCallback  : Timestamp Wraparound Callback.
+    (+) TimeoutOccurredCallback      : Timeout Occurred Callback.
+    (+) ErrorCallback                : Error Callback.
+    (+) MspInitCallback              : FDCAN MspInit.
+    (+) MspDeInitCallback            : FDCAN MspDeInit.
+  This function takes as parameters the HAL peripheral handle, the Callback ID
+  and a pointer to the user callback function.
+
+  For specific callbacks TxEventFifoCallback, RxFifo0Callback, RxFifo1Callback,
+  TxBufferCompleteCallback, TxBufferAbortCallback and ErrorStatusCallback use dedicated
+  register callbacks : respectively @ref HAL_FDCAN_RegisterTxEventFifoCallback(),
+  @ref HAL_FDCAN_RegisterRxFifo0Callback(), @ref HAL_FDCAN_RegisterRxFifo1Callback(),
+  @ref HAL_FDCAN_RegisterTxBufferCompleteCallback(), @ref HAL_FDCAN_RegisterTxBufferAbortCallback()
+  and @ref HAL_FDCAN_RegisterErrorStatusCallback().
+
+  Use function @ref HAL_FDCAN_UnRegisterCallback() to reset a callback to the default
+  weak function.
+  @ref HAL_FDCAN_UnRegisterCallback takes as parameters the HAL peripheral handle,
+  and the Callback ID.
+  This function allows to reset following callbacks:
+    (+) TxFifoEmptyCallback          : Tx Fifo Empty Callback.
+    (+) HighPriorityMessageCallback  : High Priority Message Callback.
+    (+) TimestampWraparoundCallback  : Timestamp Wraparound Callback.
+    (+) TimeoutOccurredCallback      : Timeout Occurred Callback.
+    (+) ErrorCallback                : Error Callback.
+    (+) MspInitCallback              : FDCAN MspInit.
+    (+) MspDeInitCallback            : FDCAN MspDeInit.
+
+  For specific callbacks TxEventFifoCallback, RxFifo0Callback, RxFifo1Callback,
+  TxBufferCompleteCallback and TxBufferAbortCallback, use dedicated
+  unregister callbacks : respectively @ref HAL_FDCAN_UnRegisterTxEventFifoCallback(),
+  @ref HAL_FDCAN_UnRegisterRxFifo0Callback(), @ref HAL_FDCAN_UnRegisterRxFifo1Callback(),
+  @ref HAL_FDCAN_UnRegisterTxBufferCompleteCallback(), @ref HAL_FDCAN_UnRegisterTxBufferAbortCallback()
+  and @ref HAL_FDCAN_UnRegisterErrorStatusCallback().
+
+  By default, after the @ref HAL_FDCAN_Init() and when the state is HAL_FDCAN_STATE_RESET,
+  all callbacks are set to the corresponding weak functions:
+  examples @ref HAL_FDCAN_ErrorCallback().
+  Exception done for MspInit and MspDeInit functions that are
+  reset to the legacy weak function in the @ref HAL_FDCAN_Init()/ @ref HAL_FDCAN_DeInit() only when
+  these callbacks are null (not registered beforehand).
+  if not, MspInit or MspDeInit are not null, the @ref HAL_FDCAN_Init()/ @ref HAL_FDCAN_DeInit()
+  keep and use the user MspInit/MspDeInit callbacks (registered beforehand)
+
+  Callbacks can be registered/unregistered in HAL_FDCAN_STATE_READY state only.
+  Exception done MspInit/MspDeInit that can be registered/unregistered
+  in HAL_FDCAN_STATE_READY or HAL_FDCAN_STATE_RESET state,
+  thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit.
+  In that case first register the MspInit/MspDeInit user callbacks
+  using @ref HAL_FDCAN_RegisterCallback() before calling @ref HAL_FDCAN_DeInit()
+  or @ref HAL_FDCAN_Init() function.
+
+  When The compilation define USE_HAL_FDCAN_REGISTER_CALLBACKS is set to 0 or
+  not defined, the callback registration feature is not available and all callbacks
+  are set to the corresponding weak functions.
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+#if defined(FDCAN1)
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup FDCAN FDCAN
+  * @brief FDCAN HAL module driver
+  * @{
+  */
+
+#ifdef HAL_FDCAN_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @addtogroup FDCAN_Private_Constants
+  * @{
+  */
+#define FDCAN_TIMEOUT_VALUE 10U
+
+#define FDCAN_TX_EVENT_FIFO_MASK (FDCAN_IR_TEFL | FDCAN_IR_TEFF | FDCAN_IR_TEFN)
+#define FDCAN_RX_FIFO0_MASK (FDCAN_IR_RF0L | FDCAN_IR_RF0F | FDCAN_IR_RF0N)
+#define FDCAN_RX_FIFO1_MASK (FDCAN_IR_RF1L | FDCAN_IR_RF1F | FDCAN_IR_RF1N)
+#define FDCAN_ERROR_MASK (FDCAN_IR_ELO | FDCAN_IR_WDI | FDCAN_IR_PEA | FDCAN_IR_PED | FDCAN_IR_ARA)
+#define FDCAN_ERROR_STATUS_MASK (FDCAN_IR_EP | FDCAN_IR_EW | FDCAN_IR_BO)
+
+#define FDCAN_ELEMENT_MASK_STDID ((uint32_t)0x1FFC0000U) /* Standard Identifier         */
+#define FDCAN_ELEMENT_MASK_EXTID ((uint32_t)0x1FFFFFFFU) /* Extended Identifier         */
+#define FDCAN_ELEMENT_MASK_RTR   ((uint32_t)0x20000000U) /* Remote Transmission Request */
+#define FDCAN_ELEMENT_MASK_XTD   ((uint32_t)0x40000000U) /* Extended Identifier         */
+#define FDCAN_ELEMENT_MASK_ESI   ((uint32_t)0x80000000U) /* Error State Indicator       */
+#define FDCAN_ELEMENT_MASK_TS    ((uint32_t)0x0000FFFFU) /* Timestamp                   */
+#define FDCAN_ELEMENT_MASK_DLC   ((uint32_t)0x000F0000U) /* Data Length Code            */
+#define FDCAN_ELEMENT_MASK_BRS   ((uint32_t)0x00100000U) /* Bit Rate Switch             */
+#define FDCAN_ELEMENT_MASK_FDF   ((uint32_t)0x00200000U) /* FD Format                   */
+#define FDCAN_ELEMENT_MASK_EFC   ((uint32_t)0x00800000U) /* Event FIFO Control          */
+#define FDCAN_ELEMENT_MASK_MM    ((uint32_t)0xFF000000U) /* Message Marker              */
+#define FDCAN_ELEMENT_MASK_FIDX  ((uint32_t)0x7F000000U) /* Filter Index                */
+#define FDCAN_ELEMENT_MASK_ANMF  ((uint32_t)0x80000000U) /* Accepted Non-matching Frame */
+#define FDCAN_ELEMENT_MASK_ET    ((uint32_t)0x00C00000U) /* Event type                  */
+
+#define SRAMCAN_FLS_NBR                  (28U)         /* Max. Filter List Standard Number      */
+#define SRAMCAN_FLE_NBR                  ( 8U)         /* Max. Filter List Extended Number      */
+#define SRAMCAN_RF0_NBR                  ( 3U)         /* RX FIFO 0 Elements Number             */
+#define SRAMCAN_RF1_NBR                  ( 3U)         /* RX FIFO 1 Elements Number             */
+#define SRAMCAN_TEF_NBR                  ( 3U)         /* TX Event FIFO Elements Number         */
+#define SRAMCAN_TFQ_NBR                  ( 3U)         /* TX FIFO/Queue Elements Number         */
+
+#define SRAMCAN_FLS_SIZE            ( 1U * 4U)         /* Filter Standard Element Size in bytes */
+#define SRAMCAN_FLE_SIZE            ( 2U * 4U)         /* Filter Extended Element Size in bytes */
+#define SRAMCAN_RF0_SIZE            (18U * 4U)         /* RX FIFO 0 Elements Size in bytes      */
+#define SRAMCAN_RF1_SIZE            (18U * 4U)         /* RX FIFO 1 Elements Size in bytes      */
+#define SRAMCAN_TEF_SIZE            ( 2U * 4U)         /* TX Event FIFO Elements Size in bytes  */
+#define SRAMCAN_TFQ_SIZE            (18U * 4U)         /* TX FIFO/Queue Elements Size in bytes  */
+
+#define SRAMCAN_FLSSA ((uint32_t)0)                                                      /* Filter List Standard Start Address */
+#define SRAMCAN_FLESA ((uint32_t)(SRAMCAN_FLSSA + (SRAMCAN_FLS_NBR * SRAMCAN_FLS_SIZE))) /* Filter List Extended Start Address */
+#define SRAMCAN_RF0SA ((uint32_t)(SRAMCAN_FLESA + (SRAMCAN_FLE_NBR * SRAMCAN_FLE_SIZE))) /* Rx FIFO 0 Start Address            */
+#define SRAMCAN_RF1SA ((uint32_t)(SRAMCAN_RF0SA + (SRAMCAN_RF0_NBR * SRAMCAN_RF0_SIZE))) /* Rx FIFO 1 Start Address            */
+#define SRAMCAN_TEFSA ((uint32_t)(SRAMCAN_RF1SA + (SRAMCAN_RF1_NBR * SRAMCAN_RF1_SIZE))) /* Tx Event FIFO Start Address        */
+#define SRAMCAN_TFQSA ((uint32_t)(SRAMCAN_TEFSA + (SRAMCAN_TEF_NBR * SRAMCAN_TEF_SIZE))) /* Tx FIFO/Queue Start Address        */
+#define SRAMCAN_SIZE  ((uint32_t)(SRAMCAN_TFQSA + (SRAMCAN_TFQ_NBR * SRAMCAN_TFQ_SIZE))) /* Message RAM size                   */
+
+/**
+  * @}
+  */
+
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+static const uint8_t DLCtoBytes[] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 12, 16, 20, 24, 32, 48, 64};
+
+/* Private function prototypes -----------------------------------------------*/
+/** @addtogroup FDCAN_Private_Functions_Prototypes
+  * @{
+  */
+static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan);
+static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData, uint32_t BufferIndex);
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup FDCAN_Exported_Functions FDCAN Exported Functions
+  * @{
+  */
+
+/** @defgroup FDCAN_Exported_Functions_Group1 Initialization and de-initialization functions
+ *  @brief    Initialization and Configuration functions
+ *
+@verbatim
+  ==============================================================================
+              ##### Initialization and de-initialization functions #####
+  ==============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Initialize and configure the FDCAN.
+      (+) De-initialize the FDCAN.
+      (+) Enter FDCAN peripheral in power down mode.
+      (+) Exit power down mode.
+      (+) Register callbacks.
+      (+) Unregister callbacks.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Initializes the FDCAN peripheral according to the specified
+  *         parameters in the FDCAN_InitTypeDef structure.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
+{
+  uint32_t tickstart;
+
+  /* Check FDCAN handle */
+  if (hfdcan == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check function parameters */
+  assert_param(IS_FDCAN_ALL_INSTANCE(hfdcan->Instance));
+  if (hfdcan->Instance == FDCAN1)
+  {
+    assert_param(IS_FDCAN_CKDIV(hfdcan->Init.ClockDivider));
+  }
+  assert_param(IS_FDCAN_FRAME_FORMAT(hfdcan->Init.FrameFormat));
+  assert_param(IS_FDCAN_MODE(hfdcan->Init.Mode));
+  assert_param(IS_FUNCTIONAL_STATE(hfdcan->Init.AutoRetransmission));
+  assert_param(IS_FUNCTIONAL_STATE(hfdcan->Init.TransmitPause));
+  assert_param(IS_FUNCTIONAL_STATE(hfdcan->Init.ProtocolException));
+  assert_param(IS_FDCAN_NOMINAL_PRESCALER(hfdcan->Init.NominalPrescaler));
+  assert_param(IS_FDCAN_NOMINAL_SJW(hfdcan->Init.NominalSyncJumpWidth));
+  assert_param(IS_FDCAN_NOMINAL_TSEG1(hfdcan->Init.NominalTimeSeg1));
+  assert_param(IS_FDCAN_NOMINAL_TSEG2(hfdcan->Init.NominalTimeSeg2));
+  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
+  {
+    assert_param(IS_FDCAN_DATA_PRESCALER(hfdcan->Init.DataPrescaler));
+    assert_param(IS_FDCAN_DATA_SJW(hfdcan->Init.DataSyncJumpWidth));
+    assert_param(IS_FDCAN_DATA_TSEG1(hfdcan->Init.DataTimeSeg1));
+    assert_param(IS_FDCAN_DATA_TSEG2(hfdcan->Init.DataTimeSeg2));
+  }
+  assert_param(IS_FDCAN_MAX_VALUE(hfdcan->Init.StdFiltersNbr, SRAMCAN_FLS_NBR));
+  assert_param(IS_FDCAN_MAX_VALUE(hfdcan->Init.ExtFiltersNbr, SRAMCAN_FLE_NBR));
+  assert_param(IS_FDCAN_TX_FIFO_QUEUE_MODE(hfdcan->Init.TxFifoQueueMode));
+
+#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
+  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    hfdcan->Lock = HAL_UNLOCKED;
+
+    /* Reset callbacks to legacy functions */
+    hfdcan->TxEventFifoCallback         = HAL_FDCAN_TxEventFifoCallback;         /* Legacy weak TxEventFifoCallback         */
+    hfdcan->RxFifo0Callback             = HAL_FDCAN_RxFifo0Callback;             /* Legacy weak RxFifo0Callback             */
+    hfdcan->RxFifo1Callback             = HAL_FDCAN_RxFifo1Callback;             /* Legacy weak RxFifo1Callback             */
+    hfdcan->TxFifoEmptyCallback         = HAL_FDCAN_TxFifoEmptyCallback;         /* Legacy weak TxFifoEmptyCallback         */
+    hfdcan->TxBufferCompleteCallback    = HAL_FDCAN_TxBufferCompleteCallback;    /* Legacy weak TxBufferCompleteCallback    */
+    hfdcan->TxBufferAbortCallback       = HAL_FDCAN_TxBufferAbortCallback;       /* Legacy weak TxBufferAbortCallback       */
+    hfdcan->HighPriorityMessageCallback = HAL_FDCAN_HighPriorityMessageCallback; /* Legacy weak HighPriorityMessageCallback */
+    hfdcan->TimestampWraparoundCallback = HAL_FDCAN_TimestampWraparoundCallback; /* Legacy weak TimestampWraparoundCallback */
+    hfdcan->TimeoutOccurredCallback     = HAL_FDCAN_TimeoutOccurredCallback;     /* Legacy weak TimeoutOccurredCallback     */
+    hfdcan->ErrorCallback               = HAL_FDCAN_ErrorCallback;               /* Legacy weak ErrorCallback               */
+    hfdcan->ErrorStatusCallback         = HAL_FDCAN_ErrorStatusCallback;         /* Legacy weak ErrorStatusCallback         */
+
+    if (hfdcan->MspInitCallback == NULL)
+    {
+      hfdcan->MspInitCallback = HAL_FDCAN_MspInit;  /* Legacy weak MspInit */
+    }
+
+    /* Init the low level hardware: CLOCK, NVIC */
+    hfdcan->MspInitCallback(hfdcan);
+  }
+#else
+  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    hfdcan->Lock = HAL_UNLOCKED;
+
+    /* Init the low level hardware: CLOCK, NVIC */
+    HAL_FDCAN_MspInit(hfdcan);
+  }
+#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
+
+  /* Exit from Sleep mode */
+  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
+
+  /* Get tick */
+  tickstart = HAL_GetTick();
+
+  /* Check Sleep mode acknowledge */
+  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
+  {
+    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
+    {
+      /* Update error code */
+      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
+
+      /* Change FDCAN state */
+      hfdcan->State = HAL_FDCAN_STATE_ERROR;
+
+      return HAL_ERROR;
+    }
+  }
+
+  /* Request initialisation */
+  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
+
+  /* Get tick */
+  tickstart = HAL_GetTick();
+
+  /* Wait until the INIT bit into CCCR register is set */
+  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
+  {
+    /* Check for the Timeout */
+    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
+    {
+      /* Update error code */
+      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
+
+      /* Change FDCAN state */
+      hfdcan->State = HAL_FDCAN_STATE_ERROR;
+
+      return HAL_ERROR;
+    }
+  }
+
+  /* Enable configuration change */
+  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
+
+  /* Check FDCAN instance */
+  if (hfdcan->Instance == FDCAN1)
+  {
+    /* Configure Clock divider */
+    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
+  }
+
+  /* Set the no automatic retransmission */
+  if (hfdcan->Init.AutoRetransmission == ENABLE)
+  {
+    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
+  }
+  else
+  {
+    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
+  }
+
+  /* Set the transmit pause feature */
+  if (hfdcan->Init.TransmitPause == ENABLE)
+  {
+    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
+  }
+  else
+  {
+    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
+  }
+
+  /* Set the Protocol Exception Handling */
+  if (hfdcan->Init.ProtocolException == ENABLE)
+  {
+    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
+  }
+  else
+  {
+    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
+  }
+
+  /* Set FDCAN Frame Format */
+  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
+
+  /* Reset FDCAN Operation Mode */
+  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
+  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
+
+  /* Set FDCAN Operating Mode:
+               | Normal | Restricted |    Bus     | Internal | External
+               |        | Operation  | Monitoring | LoopBack | LoopBack
+     CCCR.TEST |   0    |     0      |     0      |    1     |    1
+     CCCR.MON  |   0    |     0      |     1      |    1     |    0
+     TEST.LBCK |   0    |     0      |     0      |    1     |    1
+     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
+  */
+  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
+  {
+    /* Enable Restricted Operation mode */
+    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
+  }
+  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
+  {
+    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
+    {
+      /* Enable write access to TEST register */
+      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
+
+      /* Enable LoopBack mode */
+      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
+
+      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
+      {
+        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
+      }
+    }
+    else
+    {
+      /* Enable bus monitoring mode */
+      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
+    }
+  }
+  else
+  {
+    /* Nothing to do: normal mode */
+  }
+
+  /* Set the nominal bit timing register */
+  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
+                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
+                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
+                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
+
+  /* If FD operation with BRS is selected, set the data bit timing register */
+  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
+  {
+    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
+                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
+                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
+                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
+  }
+
+  /* Select between Tx FIFO and Tx Queue operation modes */
+  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
+
+  /* Calculate each RAM block address */
+  FDCAN_CalcultateRamBlockAddresses(hfdcan);
+
+  /* Initialize the Latest Tx request buffer index */
+  hfdcan->LatestTxFifoQRequest = 0U;
+
+  /* Initialize the error code */
+  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
+
+  /* Initialize the FDCAN state */
+  hfdcan->State = HAL_FDCAN_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Deinitializes the FDCAN peripheral registers to their default reset values.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_DeInit(FDCAN_HandleTypeDef *hfdcan)
+{
+  /* Check FDCAN handle */
+  if (hfdcan == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check function parameters */
+  assert_param(IS_FDCAN_ALL_INSTANCE(hfdcan->Instance));
+
+  /* Stop the FDCAN module: return value is voluntary ignored */
+  (void)HAL_FDCAN_Stop(hfdcan);
+
+  /* Disable Interrupt lines */
+  CLEAR_BIT(hfdcan->Instance->ILE, (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1));
+
+#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
+  if (hfdcan->MspDeInitCallback == NULL)
+  {
+    hfdcan->MspDeInitCallback = HAL_FDCAN_MspDeInit; /* Legacy weak MspDeInit */
+  }
+
+  /* DeInit the low level hardware: CLOCK, NVIC */
+  hfdcan->MspDeInitCallback(hfdcan);
+#else
+  /* DeInit the low level hardware: CLOCK, NVIC */
+  HAL_FDCAN_MspDeInit(hfdcan);
+#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
+
+  /* Reset the FDCAN ErrorCode */
+  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
+
+  /* Change FDCAN state */
+  hfdcan->State = HAL_FDCAN_STATE_RESET;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the FDCAN MSP.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval None
+  */
+__weak void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef *hfdcan)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hfdcan);
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_FDCAN_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitializes the FDCAN MSP.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval None
+  */
+__weak void HAL_FDCAN_MspDeInit(FDCAN_HandleTypeDef *hfdcan)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hfdcan);
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_FDCAN_MspDeInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Enter FDCAN peripheral in sleep mode.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_EnterPowerDownMode(FDCAN_HandleTypeDef *hfdcan)
+{
+  uint32_t tickstart;
+
+  /* Request clock stop */
+  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
+
+  /* Get tick */
+  tickstart = HAL_GetTick();
+
+  /* Wait until FDCAN is ready for power down */
+  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == 0U)
+  {
+    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
+    {
+      /* Update error code */
+      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
+
+      /* Change FDCAN state */
+      hfdcan->State = HAL_FDCAN_STATE_ERROR;
+
+      return HAL_ERROR;
+    }
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Exit power down mode.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_ExitPowerDownMode(FDCAN_HandleTypeDef *hfdcan)
+{
+  uint32_t tickstart;
+
+  /* Reset clock stop request */
+  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
+
+  /* Get tick */
+  tickstart = HAL_GetTick();
+
+  /* Wait until FDCAN exits sleep mode */
+  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
+  {
+    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
+    {
+      /* Update error code */
+      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
+
+      /* Change FDCAN state */
+      hfdcan->State = HAL_FDCAN_STATE_ERROR;
+
+      return HAL_ERROR;
+    }
+  }
+
+  /* Enter normal operation */
+  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
+/**
+  * @brief  Register a FDCAN CallBack.
+  *         To be used instead of the weak predefined callback
+  * @param  hfdcan pointer to a FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for FDCAN module
+  * @param  CallbackID ID of the callback to be registered
+  *         This parameter can be one of the following values:
+  *           @arg @ref HAL_FDCAN_TX_FIFO_EMPTY_CB_ID Tx Fifo Empty callback ID
+  *           @arg @ref HAL_FDCAN_HIGH_PRIO_MESSAGE_CB_ID High priority message callback ID
+  *           @arg @ref HAL_FDCAN_TIMESTAMP_WRAPAROUND_CB_ID Timestamp wraparound callback ID
+  *           @arg @ref HAL_FDCAN_TIMEOUT_OCCURRED_CB_ID Timeout occurred callback ID
+  *           @arg @ref HAL_FDCAN_ERROR_CALLBACK_CB_ID Error callback ID
+  *           @arg @ref HAL_FDCAN_MSPINIT_CB_ID MspInit callback ID
+  *           @arg @ref HAL_FDCAN_MSPDEINIT_CB_ID MspDeInit callback ID
+  * @param  pCallback pointer to the Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_RegisterCallback(FDCAN_HandleTypeDef *hfdcan, HAL_FDCAN_CallbackIDTypeDef CallbackID, void (* pCallback)(FDCAN_HandleTypeDef *_hFDCAN))
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case HAL_FDCAN_TX_FIFO_EMPTY_CB_ID :
+        hfdcan->TxFifoEmptyCallback = pCallback;
+        break;
+
+      case HAL_FDCAN_HIGH_PRIO_MESSAGE_CB_ID :
+        hfdcan->HighPriorityMessageCallback = pCallback;
+        break;
+
+      case HAL_FDCAN_TIMESTAMP_WRAPAROUND_CB_ID :
+        hfdcan->TimestampWraparoundCallback = pCallback;
+        break;
+
+      case HAL_FDCAN_TIMEOUT_OCCURRED_CB_ID :
+        hfdcan->TimeoutOccurredCallback = pCallback;
+        break;
+
+      case HAL_FDCAN_ERROR_CALLBACK_CB_ID :
+        hfdcan->ErrorCallback = pCallback;
+        break;
+
+      case HAL_FDCAN_MSPINIT_CB_ID :
+        hfdcan->MspInitCallback = pCallback;
+        break;
+
+      case HAL_FDCAN_MSPDEINIT_CB_ID :
+        hfdcan->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (hfdcan->State == HAL_FDCAN_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_FDCAN_MSPINIT_CB_ID :
+        hfdcan->MspInitCallback = pCallback;
+        break;
+
+      case HAL_FDCAN_MSPDEINIT_CB_ID :
+        hfdcan->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Unregister a FDCAN CallBack.
+  *         FDCAN callback is redirected to the weak predefined callback
+  * @param  hfdcan pointer to a FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for FDCAN module
+  * @param  CallbackID ID of the callback to be unregistered
+  *         This parameter can be one of the following values:
+  *           @arg @ref HAL_FDCAN_TX_FIFO_EMPTY_CB_ID Tx Fifo Empty callback ID
+  *           @arg @ref HAL_FDCAN_HIGH_PRIO_MESSAGE_CB_ID High priority message callback ID
+  *           @arg @ref HAL_FDCAN_TIMESTAMP_WRAPAROUND_CB_ID Timestamp wraparound callback ID
+  *           @arg @ref HAL_FDCAN_TIMEOUT_OCCURRED_CB_ID Timeout occurred callback ID
+  *           @arg @ref HAL_FDCAN_ERROR_CALLBACK_CB_ID Error callback ID
+  *           @arg @ref HAL_FDCAN_MSPINIT_CB_ID MspInit callback ID
+  *           @arg @ref HAL_FDCAN_MSPDEINIT_CB_ID MspDeInit callback ID
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_UnRegisterCallback(FDCAN_HandleTypeDef *hfdcan, HAL_FDCAN_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case HAL_FDCAN_TX_FIFO_EMPTY_CB_ID :
+        hfdcan->TxFifoEmptyCallback = HAL_FDCAN_TxFifoEmptyCallback;
+        break;
+
+      case HAL_FDCAN_HIGH_PRIO_MESSAGE_CB_ID :
+        hfdcan->HighPriorityMessageCallback = HAL_FDCAN_HighPriorityMessageCallback;
+        break;
+
+      case HAL_FDCAN_TIMESTAMP_WRAPAROUND_CB_ID :
+        hfdcan->TimestampWraparoundCallback = HAL_FDCAN_TimestampWraparoundCallback;
+        break;
+
+      case HAL_FDCAN_TIMEOUT_OCCURRED_CB_ID :
+        hfdcan->TimeoutOccurredCallback = HAL_FDCAN_TimeoutOccurredCallback;
+        break;
+
+      case HAL_FDCAN_ERROR_CALLBACK_CB_ID :
+        hfdcan->ErrorCallback = HAL_FDCAN_ErrorCallback;
+        break;
+
+      case HAL_FDCAN_MSPINIT_CB_ID :
+        hfdcan->MspInitCallback = HAL_FDCAN_MspInit;
+        break;
+
+      case HAL_FDCAN_MSPDEINIT_CB_ID :
+        hfdcan->MspDeInitCallback = HAL_FDCAN_MspDeInit;
+        break;
+
+      default :
+        /* Update the error code */
+        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (hfdcan->State == HAL_FDCAN_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_FDCAN_MSPINIT_CB_ID :
+        hfdcan->MspInitCallback = HAL_FDCAN_MspInit;
+        break;
+
+      case HAL_FDCAN_MSPDEINIT_CB_ID :
+        hfdcan->MspDeInitCallback = HAL_FDCAN_MspDeInit;
+        break;
+
+      default :
+        /* Update the error code */
+        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Register Tx Event Fifo FDCAN Callback
+  *         To be used instead of the weak HAL_FDCAN_TxEventFifoCallback() predefined callback
+  * @param  hfdcan FDCAN handle
+  * @param  pCallback pointer to the Tx Event Fifo Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_RegisterTxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, pFDCAN_TxEventFifoCallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+    return HAL_ERROR;
+  }
+
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    hfdcan->TxEventFifoCallback = pCallback;
+  }
+  else
+  {
+    /* Update the error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  UnRegister the Tx Event Fifo FDCAN Callback
+  *         Tx Event Fifo FDCAN Callback is redirected to the weak HAL_FDCAN_TxEventFifoCallback() predefined callback
+  * @param  hfdcan FDCAN handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_UnRegisterTxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    hfdcan->TxEventFifoCallback = HAL_FDCAN_TxEventFifoCallback; /* Legacy weak TxEventFifoCallback  */
+  }
+  else
+  {
+    /* Update the error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Register Rx Fifo 0 FDCAN Callback
+  *         To be used instead of the weak HAL_FDCAN_RxFifo0Callback() predefined callback
+  * @param  hfdcan FDCAN handle
+  * @param  pCallback pointer to the Rx Fifo 0 Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_RegisterRxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, pFDCAN_RxFifo0CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+    return HAL_ERROR;
+  }
+
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    hfdcan->RxFifo0Callback = pCallback;
+  }
+  else
+  {
+    /* Update the error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  UnRegister the Rx Fifo 0 FDCAN Callback
+  *         Rx Fifo 0 FDCAN Callback is redirected to the weak HAL_FDCAN_RxFifo0Callback() predefined callback
+  * @param  hfdcan FDCAN handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_UnRegisterRxFifo0Callback(FDCAN_HandleTypeDef *hfdcan)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    hfdcan->RxFifo0Callback = HAL_FDCAN_RxFifo0Callback; /* Legacy weak RxFifo0Callback  */
+  }
+  else
+  {
+    /* Update the error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Register Rx Fifo 1 FDCAN Callback
+  *         To be used instead of the weak HAL_FDCAN_RxFifo1Callback() predefined callback
+  * @param  hfdcan FDCAN handle
+  * @param  pCallback pointer to the Rx Fifo 1 Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_RegisterRxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, pFDCAN_RxFifo1CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+    return HAL_ERROR;
+  }
+
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    hfdcan->RxFifo1Callback = pCallback;
+  }
+  else
+  {
+    /* Update the error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  UnRegister the Rx Fifo 1 FDCAN Callback
+  *         Rx Fifo 1 FDCAN Callback is redirected to the weak HAL_FDCAN_RxFifo1Callback() predefined callback
+  * @param  hfdcan FDCAN handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_UnRegisterRxFifo1Callback(FDCAN_HandleTypeDef *hfdcan)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    hfdcan->RxFifo1Callback = HAL_FDCAN_RxFifo1Callback; /* Legacy weak RxFifo1Callback  */
+  }
+  else
+  {
+    /* Update the error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Register Tx Buffer Complete FDCAN Callback
+  *         To be used instead of the weak HAL_FDCAN_TxBufferCompleteCallback() predefined callback
+  * @param  hfdcan FDCAN handle
+  * @param  pCallback pointer to the Tx Buffer Complete Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_RegisterTxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, pFDCAN_TxBufferCompleteCallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+    return HAL_ERROR;
+  }
+
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    hfdcan->TxBufferCompleteCallback = pCallback;
+  }
+  else
+  {
+    /* Update the error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  UnRegister the Tx Buffer Complete FDCAN Callback
+  *         Tx Buffer Complete FDCAN Callback is redirected to the weak HAL_FDCAN_TxBufferCompleteCallback() predefined callback
+  * @param  hfdcan FDCAN handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_UnRegisterTxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    hfdcan->TxBufferCompleteCallback = HAL_FDCAN_TxBufferCompleteCallback; /* Legacy weak TxBufferCompleteCallback  */
+  }
+  else
+  {
+    /* Update the error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Register Tx Buffer Abort FDCAN Callback
+  *         To be used instead of the weak HAL_FDCAN_TxBufferAbortCallback() predefined callback
+  * @param  hfdcan FDCAN handle
+  * @param  pCallback pointer to the Tx Buffer Abort Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_RegisterTxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, pFDCAN_TxBufferAbortCallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+    return HAL_ERROR;
+  }
+
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    hfdcan->TxBufferAbortCallback = pCallback;
+  }
+  else
+  {
+    /* Update the error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  UnRegister the Tx Buffer Abort FDCAN Callback
+  *         Tx Buffer Abort FDCAN Callback is redirected to the weak HAL_FDCAN_TxBufferAbortCallback() predefined callback
+  * @param  hfdcan FDCAN handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_UnRegisterTxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    hfdcan->TxBufferAbortCallback = HAL_FDCAN_TxBufferAbortCallback; /* Legacy weak TxBufferAbortCallback  */
+  }
+  else
+  {
+    /* Update the error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Register Error Status FDCAN Callback
+  *         To be used instead of the weak HAL_FDCAN_ErrorStatusCallback() predefined callback
+  * @param  hfdcan FDCAN handle
+  * @param  pCallback pointer to the Error Status Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_RegisterErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, pFDCAN_ErrorStatusCallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+    return HAL_ERROR;
+  }
+
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    hfdcan->ErrorStatusCallback = pCallback;
+  }
+  else
+  {
+    /* Update the error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  UnRegister the Error Status FDCAN Callback
+  *         Error Status FDCAN Callback is redirected to the weak HAL_FDCAN_ErrorStatusCallback() predefined callback
+  * @param  hfdcan FDCAN handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_UnRegisterErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    hfdcan->ErrorStatusCallback = HAL_FDCAN_ErrorStatusCallback; /* Legacy weak ErrorStatusCallback  */
+  }
+  else
+  {
+    /* Update the error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  return status;
+}
+
+#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Exported_Functions_Group2 Configuration functions
+ *  @brief    FDCAN Configuration functions.
+ *
+@verbatim
+  ==============================================================================
+              ##### Configuration functions #####
+  ==============================================================================
+    [..]  This section provides functions allowing to:
+      (+) HAL_FDCAN_ConfigFilter                  : Configure the FDCAN reception filters
+      (+) HAL_FDCAN_ConfigGlobalFilter            : Configure the FDCAN global filter
+      (+) HAL_FDCAN_ConfigExtendedIdMask          : Configure the extended ID mask
+      (+) HAL_FDCAN_ConfigRxFifoOverwrite         : Configure the Rx FIFO operation mode
+      (+) HAL_FDCAN_ConfigRamWatchdog             : Configure the RAM watchdog
+      (+) HAL_FDCAN_ConfigTimestampCounter        : Configure the timestamp counter
+        (+) HAL_FDCAN_EnableTimestampCounter        : Enable the timestamp counter
+        (+) HAL_FDCAN_DisableTimestampCounter       : Disable the timestamp counter
+        (+) HAL_FDCAN_GetTimestampCounter           : Get the timestamp counter value
+        (+) HAL_FDCAN_ResetTimestampCounter         : Reset the timestamp counter to zero
+      (+) HAL_FDCAN_ConfigTimeoutCounter          : Configure the timeout counter
+        (+) HAL_FDCAN_EnableTimeoutCounter          : Enable the timeout counter
+        (+) HAL_FDCAN_DisableTimeoutCounter         : Disable the timeout counter
+        (+) HAL_FDCAN_GetTimeoutCounter             : Get the timeout counter value
+        (+) HAL_FDCAN_ResetTimeoutCounter           : Reset the timeout counter to its start value
+      (+) HAL_FDCAN_ConfigTxDelayCompensation     : Configure the transmitter delay compensation
+        (+) HAL_FDCAN_EnableTxDelayCompensation     : Enable the transmitter delay compensation
+        (+) HAL_FDCAN_DisableTxDelayCompensation    : Disable the transmitter delay compensation
+      (+) HAL_FDCAN_EnableISOMode                 : Enable ISO 11898-1 protocol mode
+      (+) HAL_FDCAN_DisableISOMode                : Disable ISO 11898-1 protocol mode
+      (+) HAL_FDCAN_EnableEdgeFiltering           : Enable edge filtering during bus integration
+      (+) HAL_FDCAN_DisableEdgeFiltering          : Disable edge filtering during bus integration
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Configure the FDCAN reception filter according to the specified
+  *         parameters in the FDCAN_FilterTypeDef structure.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
+  *         contains the filter configuration information
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
+{
+  uint32_t FilterElementW1;
+  uint32_t FilterElementW2;
+  uint32_t *FilterAddress;
+  HAL_FDCAN_StateTypeDef state = hfdcan->State;
+
+  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
+  {
+    /* Check function parameters */
+    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
+    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));
+
+    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
+    {
+      /* Check function parameters */
+      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterIndex, (hfdcan->Init.StdFiltersNbr - 1U)));
+      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
+      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
+      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
+
+      /* Build filter element */
+      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
+                         (sFilterConfig->FilterConfig << 27U) |
+                         (sFilterConfig->FilterID1 << 16U)    |
+                         sFilterConfig->FilterID2);
+
+      /* Calculate filter address */
+      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
+
+      /* Write filter element to the message RAM */
+      *FilterAddress = FilterElementW1;
+    }
+    else /* sFilterConfig->IdType == FDCAN_EXTENDED_ID */
+    {
+      /* Check function parameters */
+      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterIndex, (hfdcan->Init.ExtFiltersNbr - 1U)));
+      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
+      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
+      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
+
+      /* Build first word of filter element */
+      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
+
+      /* Build second word of filter element */
+      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
+
+      /* Calculate filter address */
+      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
+
+      /* Write filter element to the message RAM */
+      *FilterAddress = FilterElementW1;
+      FilterAddress++;
+      *FilterAddress = FilterElementW2;
+    }
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Configure the FDCAN global filter.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  NonMatchingStd Defines how received messages with 11-bit IDs that
+  *         do not match any element of the filter list are treated.
+  *         This parameter can be a value of @arg FDCAN_Non_Matching_Frames.
+  * @param  NonMatchingExt Defines how received messages with 29-bit IDs that
+  *         do not match any element of the filter list are treated.
+  *         This parameter can be a value of @arg FDCAN_Non_Matching_Frames.
+  * @param  RejectRemoteStd Filter or reject all the remote 11-bit IDs frames.
+  *         This parameter can be a value of @arg FDCAN_Reject_Remote_Frames.
+  * @param  RejectRemoteExt Filter or reject all the remote 29-bit IDs frames.
+  *         This parameter can be a value of @arg FDCAN_Reject_Remote_Frames.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
+                                               uint32_t NonMatchingStd,
+                                               uint32_t NonMatchingExt,
+                                               uint32_t RejectRemoteStd,
+                                               uint32_t RejectRemoteExt)
+{
+  /* Check function parameters */
+  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
+  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
+  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
+  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));
+
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    /* Configure global filter */
+    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
+                                         FDCAN_RXGFC_ANFE |
+                                         FDCAN_RXGFC_RRFS |
+                                         FDCAN_RXGFC_RRFE),
+                                        ((NonMatchingStd << FDCAN_RXGFC_ANFS_Pos)  |
+                                         (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
+                                         (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
+                                         (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Configure the extended ID mask.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  Mask Extended ID Mask.
+            This parameter must be a number between 0 and 0x1FFFFFFF
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_ConfigExtendedIdMask(FDCAN_HandleTypeDef *hfdcan, uint32_t Mask)
+{
+  /* Check function parameters */
+  assert_param(IS_FDCAN_MAX_VALUE(Mask, 0x1FFFFFFFU));
+
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    /* Configure the extended ID mask */
+    hfdcan->Instance->XIDAM = Mask;
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Configure the Rx FIFO operation mode.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  RxFifo Rx FIFO.
+  *         This parameter can be one of the following values:
+  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
+  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
+  * @param  OperationMode operation mode.
+  *         This parameter can be a value of @arg FDCAN_Rx_FIFO_operation_mode.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_ConfigRxFifoOverwrite(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo, uint32_t OperationMode)
+{
+  /* Check function parameters */
+  assert_param(IS_FDCAN_RX_FIFO(RxFifo));
+  assert_param(IS_FDCAN_RX_FIFO_MODE(OperationMode));
+
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    if (RxFifo == FDCAN_RX_FIFO0)
+    {
+      /* Select FIFO 0 Operation Mode */
+      MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_F0OM, (OperationMode << FDCAN_RXGFC_F0OM_Pos));
+    }
+    else /* RxFifo == FDCAN_RX_FIFO1 */
+    {
+      /* Select FIFO 1 Operation Mode */
+      MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_F1OM, (OperationMode << FDCAN_RXGFC_F1OM_Pos));
+    }
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Configure the RAM watchdog.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  CounterStartValue Start value of the Message RAM Watchdog Counter,
+  *         This parameter must be a number between 0x00 and 0xFF,
+  *         with the reset value of 0x00 the counter is disabled.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_ConfigRamWatchdog(FDCAN_HandleTypeDef *hfdcan, uint32_t CounterStartValue)
+{
+  /* Check function parameters */
+  assert_param(IS_FDCAN_MAX_VALUE(CounterStartValue, 0xFFU));
+
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    /* Configure the RAM watchdog counter start value */
+    MODIFY_REG(hfdcan->Instance->RWD, FDCAN_RWD_WDC, CounterStartValue);
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Configure the timestamp counter.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  TimestampPrescaler Timestamp Counter Prescaler.
+  *         This parameter can be a value of @arg FDCAN_Timestamp_Prescaler.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_ConfigTimestampCounter(FDCAN_HandleTypeDef *hfdcan, uint32_t TimestampPrescaler)
+{
+  /* Check function parameters */
+  assert_param(IS_FDCAN_TIMESTAMP_PRESCALER(TimestampPrescaler));
+
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    /* Configure prescaler */
+    MODIFY_REG(hfdcan->Instance->TSCC, FDCAN_TSCC_TCP, TimestampPrescaler);
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Enable the timestamp counter.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  TimestampOperation Timestamp counter operation.
+  *         This parameter can be a value of @arg FDCAN_Timestamp.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_EnableTimestampCounter(FDCAN_HandleTypeDef *hfdcan, uint32_t TimestampOperation)
+{
+  /* Check function parameters */
+  assert_param(IS_FDCAN_TIMESTAMP(TimestampOperation));
+
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    /* Enable timestamp counter */
+    MODIFY_REG(hfdcan->Instance->TSCC, FDCAN_TSCC_TSS, TimestampOperation);
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Disable the timestamp counter.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_DisableTimestampCounter(FDCAN_HandleTypeDef *hfdcan)
+{
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    /* Disable timestamp counter */
+    CLEAR_BIT(hfdcan->Instance->TSCC, FDCAN_TSCC_TSS);
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Get the timestamp counter value.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval Timestamp counter value
+  */
+uint16_t HAL_FDCAN_GetTimestampCounter(FDCAN_HandleTypeDef *hfdcan)
+{
+  return (uint16_t)(hfdcan->Instance->TSCV);
+}
+
+/**
+  * @brief  Reset the timestamp counter to zero.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_ResetTimestampCounter(FDCAN_HandleTypeDef *hfdcan)
+{
+  if ((hfdcan->Instance->TSCC & FDCAN_TSCC_TSS) != FDCAN_TIMESTAMP_EXTERNAL)
+  {
+    /* Reset timestamp counter.
+       Actually any write operation to TSCV clears the counter */
+    CLEAR_REG(hfdcan->Instance->TSCV);
+  }
+  else
+  {
+    /* Update error code.
+       Unable to reset external counter */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_SUPPORTED;
+
+    return HAL_ERROR;
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configure the timeout counter.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  TimeoutOperation Timeout counter operation.
+  *         This parameter can be a value of @arg FDCAN_Timeout_Operation.
+  * @param  TimeoutPeriod Start value of the timeout down-counter.
+  *         This parameter must be a number between 0x0000 and 0xFFFF
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_ConfigTimeoutCounter(FDCAN_HandleTypeDef *hfdcan, uint32_t TimeoutOperation, uint32_t TimeoutPeriod)
+{
+  /* Check function parameters */
+  assert_param(IS_FDCAN_TIMEOUT(TimeoutOperation));
+  assert_param(IS_FDCAN_MAX_VALUE(TimeoutPeriod, 0xFFFFU));
+
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    /* Select timeout operation and configure period */
+    MODIFY_REG(hfdcan->Instance->TOCC, (FDCAN_TOCC_TOS | FDCAN_TOCC_TOP), (TimeoutOperation | (TimeoutPeriod << FDCAN_TOCC_TOP_Pos)));
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Enable the timeout counter.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_EnableTimeoutCounter(FDCAN_HandleTypeDef *hfdcan)
+{
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    /* Enable timeout counter */
+    SET_BIT(hfdcan->Instance->TOCC, FDCAN_TOCC_ETOC);
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Disable the timeout counter.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_DisableTimeoutCounter(FDCAN_HandleTypeDef *hfdcan)
+{
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    /* Disable timeout counter */
+    CLEAR_BIT(hfdcan->Instance->TOCC, FDCAN_TOCC_ETOC);
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Get the timeout counter value.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval Timeout counter value
+  */
+uint16_t HAL_FDCAN_GetTimeoutCounter(FDCAN_HandleTypeDef *hfdcan)
+{
+  return (uint16_t)(hfdcan->Instance->TOCV);
+}
+
+/**
+  * @brief  Reset the timeout counter to its start value.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_ResetTimeoutCounter(FDCAN_HandleTypeDef *hfdcan)
+{
+  if ((hfdcan->Instance->TOCC & FDCAN_TOCC_TOS) == FDCAN_TIMEOUT_CONTINUOUS)
+  {
+    /* Reset timeout counter to start value */
+    CLEAR_REG(hfdcan->Instance->TOCV);
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code.
+       Unable to reset counter: controlled only by FIFO empty state */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_SUPPORTED;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Configure the transmitter delay compensation.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  TdcOffset Transmitter Delay Compensation Offset.
+  *         This parameter must be a number between 0x00 and 0x7F.
+  * @param  TdcFilter Transmitter Delay Compensation Filter Window Length.
+  *         This parameter must be a number between 0x00 and 0x7F.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_ConfigTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan, uint32_t TdcOffset, uint32_t TdcFilter)
+{
+  /* Check function parameters */
+  assert_param(IS_FDCAN_MAX_VALUE(TdcOffset, 0x7FU));
+  assert_param(IS_FDCAN_MAX_VALUE(TdcFilter, 0x7FU));
+
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    /* Configure TDC offset and filter window */
+    hfdcan->Instance->TDCR = ((TdcFilter << FDCAN_TDCR_TDCF_Pos) | (TdcOffset << FDCAN_TDCR_TDCO_Pos));
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Enable the transmitter delay compensation.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_EnableTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan)
+{
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    /* Enable transmitter delay compensation */
+    SET_BIT(hfdcan->Instance->DBTP, FDCAN_DBTP_TDC);
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Disable the transmitter delay compensation.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_DisableTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan)
+{
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    /* Disable transmitter delay compensation */
+    CLEAR_BIT(hfdcan->Instance->DBTP, FDCAN_DBTP_TDC);
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Enable ISO 11898-1 protocol mode.
+  *         CAN FD frame format is according to ISO 11898-1 standard.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_EnableISOMode(FDCAN_HandleTypeDef *hfdcan)
+{
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    /* Disable Non ISO protocol mode */
+    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_NISO);
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Disable ISO 11898-1 protocol mode.
+  *         CAN FD frame format is according to Bosch CAN FD specification V1.0.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_DisableISOMode(FDCAN_HandleTypeDef *hfdcan)
+{
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    /* Enable Non ISO protocol mode */
+    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_NISO);
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Enable edge filtering during bus integration.
+  *         Two consecutive dominant tq are required to detect an edge for hard synchronization.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_EnableEdgeFiltering(FDCAN_HandleTypeDef *hfdcan)
+{
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    /* Enable edge filtering */
+    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_EFBI);
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Disable edge filtering during bus integration.
+  *         One dominant tq is required to detect an edge for hard synchronization.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_DisableEdgeFiltering(FDCAN_HandleTypeDef *hfdcan)
+{
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    /* Disable edge filtering */
+    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_EFBI);
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Exported_Functions_Group3 Control functions
+ *  @brief    Control functions
+ *
+@verbatim
+  ==============================================================================
+                          ##### Control functions #####
+  ==============================================================================
+    [..]  This section provides functions allowing to:
+      (+) HAL_FDCAN_Start                         : Start the FDCAN module
+      (+) HAL_FDCAN_Stop                          : Stop the FDCAN module and enable access to configuration registers
+      (+) HAL_FDCAN_AddMessageToTxFifoQ           : Add a message to the Tx FIFO/Queue and activate the corresponding transmission request
+      (+) HAL_FDCAN_GetLatestTxFifoQRequestBuffer : Get Tx buffer index of latest Tx FIFO/Queue request
+      (+) HAL_FDCAN_AbortTxRequest                : Abort transmission request
+      (+) HAL_FDCAN_GetRxMessage                  : Get an FDCAN frame from the Rx FIFO zone into the message RAM
+      (+) HAL_FDCAN_GetTxEvent                    : Get an FDCAN Tx event from the Tx Event FIFO zone into the message RAM
+      (+) HAL_FDCAN_GetHighPriorityMessageStatus  : Get high priority message status
+      (+) HAL_FDCAN_GetProtocolStatus             : Get protocol status
+      (+) HAL_FDCAN_GetErrorCounters              : Get error counter values
+      (+) HAL_FDCAN_IsTxBufferMessagePending      : Check if a transmission request is pending on the selected Tx buffer
+      (+) HAL_FDCAN_GetRxFifoFillLevel            : Return Rx FIFO fill level
+      (+) HAL_FDCAN_GetTxFifoFreeLevel            : Return Tx FIFO free level
+      (+) HAL_FDCAN_IsRestrictedOperationMode     : Check if the FDCAN peripheral entered Restricted Operation Mode
+      (+) HAL_FDCAN_ExitRestrictedOperationMode   : Exit Restricted Operation Mode
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Start the FDCAN module.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
+{
+  if (hfdcan->State == HAL_FDCAN_STATE_READY)
+  {
+    /* Change FDCAN peripheral state */
+    hfdcan->State = HAL_FDCAN_STATE_BUSY;
+
+    /* Request leave initialisation */
+    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
+
+    /* Reset the FDCAN ErrorCode */
+    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Stop the FDCAN module and enable access to configuration registers.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_Stop(FDCAN_HandleTypeDef *hfdcan)
+{
+  uint32_t Counter = 0U;
+
+  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
+  {
+    /* Request initialisation */
+    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
+
+    /* Wait until the INIT bit into CCCR register is set */
+    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
+    {
+      /* Check for the Timeout */
+      if (Counter > FDCAN_TIMEOUT_VALUE)
+      {
+        /* Update error code */
+        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
+
+        /* Change FDCAN state */
+        hfdcan->State = HAL_FDCAN_STATE_ERROR;
+
+        return HAL_ERROR;
+      }
+
+      /* Increment counter */
+      Counter++;
+    }
+
+    /* Reset counter */
+    Counter = 0U;
+
+    /* Exit from Sleep mode */
+    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
+
+    /* Wait until FDCAN exits sleep mode */
+    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
+    {
+      /* Check for the Timeout */
+      if (Counter > FDCAN_TIMEOUT_VALUE)
+      {
+        /* Update error code */
+        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
+
+        /* Change FDCAN state */
+        hfdcan->State = HAL_FDCAN_STATE_ERROR;
+
+        return HAL_ERROR;
+      }
+
+      /* Increment counter */
+      Counter++;
+    }
+
+    /* Enable configuration change */
+    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
+
+    /* Reset Latest Tx FIFO/Queue Request Buffer Index */
+    hfdcan->LatestTxFifoQRequest = 0U;
+
+    /* Change FDCAN peripheral state */
+    hfdcan->State = HAL_FDCAN_STATE_READY;
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Add a message to the Tx FIFO/Queue and activate the corresponding transmission request
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  pTxHeader pointer to a FDCAN_TxHeaderTypeDef structure.
+  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData)
+{
+  uint32_t PutIndex;
+
+  /* Check function parameters */
+  assert_param(IS_FDCAN_ID_TYPE(pTxHeader->IdType));
+  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
+  {
+    assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->Identifier, 0x7FFU));
+  }
+  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
+  {
+    assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->Identifier, 0x1FFFFFFFU));
+  }
+  assert_param(IS_FDCAN_FRAME_TYPE(pTxHeader->TxFrameType));
+  assert_param(IS_FDCAN_DLC(pTxHeader->DataLength));
+  assert_param(IS_FDCAN_ESI(pTxHeader->ErrorStateIndicator));
+  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
+  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
+  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
+  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));
+
+  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
+  {
+    /* Check that the Tx FIFO/Queue is not full */
+    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
+    {
+      /* Update error code */
+      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
+
+      return HAL_ERROR;
+    }
+    else
+    {
+      /* Retrieve the Tx FIFO PutIndex */
+      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
+
+      /* Add the message to the Tx FIFO/Queue */
+      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
+
+      /* Activate the corresponding transmission request */
+      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
+
+      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
+      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
+    }
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Get Tx buffer index of latest Tx FIFO/Queue request
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval Tx buffer index of last Tx FIFO/Queue request
+  *          - Any value of @arg FDCAN_Tx_location if Tx request has been submitted.
+  *          - 0 if no Tx FIFO/Queue request have been submitted.
+  */
+uint32_t HAL_FDCAN_GetLatestTxFifoQRequestBuffer(FDCAN_HandleTypeDef *hfdcan)
+{
+  /* Return Last Tx FIFO/Queue Request Buffer */
+  return hfdcan->LatestTxFifoQRequest;
+}
+
+/**
+  * @brief  Abort transmission request
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  BufferIndex buffer index.
+  *         This parameter can be any combination of @arg FDCAN_Tx_location.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_AbortTxRequest(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndex)
+{
+  /* Check function parameters */
+  assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndex));
+
+  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
+  {
+    /* Add cancellation request */
+    hfdcan->Instance->TXBCR = BufferIndex;
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Get an FDCAN frame from the Rx FIFO zone into the message RAM.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  RxLocation Location of the received message to be read.
+  *         This parameter can be a value of @arg FDCAN_Rx_location.
+  * @param  pRxHeader pointer to a FDCAN_RxHeaderTypeDef structure.
+  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation, FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
+{
+  uint32_t *RxAddress;
+  uint8_t  *pData;
+  uint32_t ByteCounter;
+  uint32_t GetIndex;
+  HAL_FDCAN_StateTypeDef state = hfdcan->State;
+
+  /* Check function parameters */
+  assert_param(IS_FDCAN_RX_FIFO(RxLocation));
+
+  if (state == HAL_FDCAN_STATE_BUSY)
+  {
+    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
+    {
+      /* Check that the Rx FIFO 0 is not empty */
+      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
+      {
+        /* Update error code */
+        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
+
+        return HAL_ERROR;
+      }
+      else
+      {
+        /* Calculate Rx FIFO 0 element address */
+        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
+        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
+      }
+    }
+    else /* Rx element is assigned to the Rx FIFO 1 */
+    {
+      /* Check that the Rx FIFO 1 is not empty */
+      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
+      {
+        /* Update error code */
+        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
+
+        return HAL_ERROR;
+      }
+      else
+      {
+        /* Calculate Rx FIFO 1 element address */
+        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
+        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
+      }
+    }
+
+    /* Retrieve IdType */
+    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
+
+    /* Retrieve Identifier */
+    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
+    {
+      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
+    }
+    else /* Extended ID element */
+    {
+      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
+    }
+
+    /* Retrieve RxFrameType */
+    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
+
+    /* Retrieve ErrorStateIndicator */
+    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
+
+    /* Increment RxAddress pointer to second word of Rx FIFO element */
+    RxAddress++;
+
+    /* Retrieve RxTimestamp */
+    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
+
+    /* Retrieve DataLength */
+    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
+
+    /* Retrieve BitRateSwitch */
+    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
+
+    /* Retrieve FDFormat */
+    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
+
+    /* Retrieve FilterIndex */
+    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
+
+    /* Retrieve NonMatchingFrame */
+    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
+
+    /* Increment RxAddress pointer to payload of Rx FIFO element */
+    RxAddress++;
+
+    /* Retrieve Rx payload */
+    pData = (uint8_t *)RxAddress;
+    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
+    {
+      pRxData[ByteCounter] = pData[ByteCounter];
+    }
+
+    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
+    {
+      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
+      hfdcan->Instance->RXF0A = GetIndex;
+    }
+    else /* Rx element is assigned to the Rx FIFO 1 */
+    {
+      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
+      hfdcan->Instance->RXF1A = GetIndex;
+    }
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Get an FDCAN Tx event from the Tx Event FIFO zone into the message RAM.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  pTxEvent pointer to a FDCAN_TxEventFifoTypeDef structure.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_GetTxEvent(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxEventFifoTypeDef *pTxEvent)
+{
+  uint32_t *TxEventAddress;
+  uint32_t GetIndex;
+  HAL_FDCAN_StateTypeDef state = hfdcan->State;
+
+  if (state == HAL_FDCAN_STATE_BUSY)
+  {
+    /* Check that the Tx event FIFO is not empty */
+    if ((hfdcan->Instance->TXEFS & FDCAN_TXEFS_EFFL) == 0U)
+    {
+      /* Update error code */
+      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
+
+      return HAL_ERROR;
+    }
+
+    /* Calculate Tx event FIFO element address */
+    GetIndex = ((hfdcan->Instance->TXEFS & FDCAN_TXEFS_EFGI) >> FDCAN_TXEFS_EFGI_Pos);
+    TxEventAddress = (uint32_t *)(hfdcan->msgRam.TxEventFIFOSA + (GetIndex * SRAMCAN_TEF_SIZE));
+
+    /* Retrieve IdType */
+    pTxEvent->IdType = *TxEventAddress & FDCAN_ELEMENT_MASK_XTD;
+
+    /* Retrieve Identifier */
+    if (pTxEvent->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
+    {
+      pTxEvent->Identifier = ((*TxEventAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
+    }
+    else /* Extended ID element */
+    {
+      pTxEvent->Identifier = (*TxEventAddress & FDCAN_ELEMENT_MASK_EXTID);
+    }
+
+    /* Retrieve TxFrameType */
+    pTxEvent->TxFrameType = (*TxEventAddress & FDCAN_ELEMENT_MASK_RTR);
+
+    /* Retrieve ErrorStateIndicator */
+    pTxEvent->ErrorStateIndicator = (*TxEventAddress & FDCAN_ELEMENT_MASK_ESI);
+
+    /* Increment TxEventAddress pointer to second word of Tx Event FIFO element */
+    TxEventAddress++;
+
+    /* Retrieve TxTimestamp */
+    pTxEvent->TxTimestamp = (*TxEventAddress & FDCAN_ELEMENT_MASK_TS);
+
+    /* Retrieve DataLength */
+    pTxEvent->DataLength = (*TxEventAddress & FDCAN_ELEMENT_MASK_DLC);
+
+    /* Retrieve BitRateSwitch */
+    pTxEvent->BitRateSwitch = (*TxEventAddress & FDCAN_ELEMENT_MASK_BRS);
+
+    /* Retrieve FDFormat */
+    pTxEvent->FDFormat = (*TxEventAddress & FDCAN_ELEMENT_MASK_FDF);
+
+    /* Retrieve EventType */
+    pTxEvent->EventType = (*TxEventAddress & FDCAN_ELEMENT_MASK_ET);
+
+    /* Retrieve MessageMarker */
+    pTxEvent->MessageMarker = ((*TxEventAddress & FDCAN_ELEMENT_MASK_MM) >> 24U);
+
+    /* Acknowledge the Tx Event FIFO that the oldest element is read so that it increments the GetIndex */
+    hfdcan->Instance->TXEFA = GetIndex;
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Get high priority message status.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  HpMsgStatus pointer to an FDCAN_HpMsgStatusTypeDef structure.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_GetHighPriorityMessageStatus(FDCAN_HandleTypeDef *hfdcan, FDCAN_HpMsgStatusTypeDef *HpMsgStatus)
+{
+  HpMsgStatus->FilterList = ((hfdcan->Instance->HPMS & FDCAN_HPMS_FLST) >> FDCAN_HPMS_FLST_Pos);
+  HpMsgStatus->FilterIndex = ((hfdcan->Instance->HPMS & FDCAN_HPMS_FIDX) >> FDCAN_HPMS_FIDX_Pos);
+  HpMsgStatus->MessageStorage = (hfdcan->Instance->HPMS & FDCAN_HPMS_MSI);
+  HpMsgStatus->MessageIndex = (hfdcan->Instance->HPMS & FDCAN_HPMS_BIDX);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Get protocol status.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  ProtocolStatus pointer to an FDCAN_ProtocolStatusTypeDef structure.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_GetProtocolStatus(FDCAN_HandleTypeDef *hfdcan, FDCAN_ProtocolStatusTypeDef *ProtocolStatus)
+{
+  uint32_t StatusReg;
+
+  /* Read the protocol status register */
+  StatusReg = READ_REG(hfdcan->Instance->PSR);
+
+  /* Fill the protocol status structure */
+  ProtocolStatus->LastErrorCode = (StatusReg & FDCAN_PSR_LEC);
+  ProtocolStatus->DataLastErrorCode = ((StatusReg & FDCAN_PSR_DLEC) >> FDCAN_PSR_DLEC_Pos);
+  ProtocolStatus->Activity = (StatusReg & FDCAN_PSR_ACT);
+  ProtocolStatus->ErrorPassive = ((StatusReg & FDCAN_PSR_EP) >> FDCAN_PSR_EP_Pos);
+  ProtocolStatus->Warning = ((StatusReg & FDCAN_PSR_EW) >> FDCAN_PSR_EW_Pos);
+  ProtocolStatus->BusOff = ((StatusReg & FDCAN_PSR_BO) >> FDCAN_PSR_BO_Pos);
+  ProtocolStatus->RxESIflag = ((StatusReg & FDCAN_PSR_RESI) >> FDCAN_PSR_RESI_Pos);
+  ProtocolStatus->RxBRSflag = ((StatusReg & FDCAN_PSR_RBRS) >> FDCAN_PSR_RBRS_Pos);
+  ProtocolStatus->RxFDFflag = ((StatusReg & FDCAN_PSR_REDL) >> FDCAN_PSR_REDL_Pos);
+  ProtocolStatus->ProtocolException = ((StatusReg & FDCAN_PSR_PXE) >> FDCAN_PSR_PXE_Pos);
+  ProtocolStatus->TDCvalue = ((StatusReg & FDCAN_PSR_TDCV) >> FDCAN_PSR_TDCV_Pos);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Get error counter values.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  ErrorCounters pointer to an FDCAN_ErrorCountersTypeDef structure.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_GetErrorCounters(FDCAN_HandleTypeDef *hfdcan, FDCAN_ErrorCountersTypeDef *ErrorCounters)
+{
+  uint32_t CountersReg;
+
+  /* Read the error counters register */
+  CountersReg = READ_REG(hfdcan->Instance->ECR);
+
+  /* Fill the error counters structure */
+  ErrorCounters->TxErrorCnt = ((CountersReg & FDCAN_ECR_TEC) >> FDCAN_ECR_TEC_Pos);
+  ErrorCounters->RxErrorCnt = ((CountersReg & FDCAN_ECR_REC) >> FDCAN_ECR_REC_Pos);
+  ErrorCounters->RxErrorPassive = ((CountersReg & FDCAN_ECR_RP) >> FDCAN_ECR_RP_Pos);
+  ErrorCounters->ErrorLogging = ((CountersReg & FDCAN_ECR_CEL) >> FDCAN_ECR_CEL_Pos);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Check if a transmission request is pending on the selected Tx buffer.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  TxBufferIndex Tx buffer index.
+  *         This parameter can be any combination of @arg FDCAN_Tx_location.
+  * @retval Status
+  *          - 0 : No pending transmission request on TxBufferIndex list
+  *          - 1 : Pending transmission request on TxBufferIndex.
+  */
+uint32_t HAL_FDCAN_IsTxBufferMessagePending(FDCAN_HandleTypeDef *hfdcan, uint32_t TxBufferIndex)
+{
+  /* Check function parameters */
+  assert_param(IS_FDCAN_TX_LOCATION_LIST(TxBufferIndex));
+
+  /* Check pending transmission request on the selected buffer */
+  if ((hfdcan->Instance->TXBRP & TxBufferIndex) == 0U)
+  {
+    return 0;
+  }
+  return 1;
+}
+
+/**
+  * @brief  Return Rx FIFO fill level.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  RxFifo Rx FIFO.
+  *         This parameter can be one of the following values:
+  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
+  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
+  * @retval Rx FIFO fill level.
+  */
+uint32_t HAL_FDCAN_GetRxFifoFillLevel(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
+{
+  uint32_t FillLevel;
+
+  /* Check function parameters */
+  assert_param(IS_FDCAN_RX_FIFO(RxFifo));
+
+  if (RxFifo == FDCAN_RX_FIFO0)
+  {
+    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
+  }
+  else /* RxFifo == FDCAN_RX_FIFO1 */
+  {
+    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
+  }
+
+  /* Return Rx FIFO fill level */
+  return FillLevel;
+}
+
+/**
+  * @brief  Return Tx FIFO free level: number of consecutive free Tx FIFO
+  *         elements starting from Tx FIFO GetIndex.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval Tx FIFO free level.
+  */
+uint32_t HAL_FDCAN_GetTxFifoFreeLevel(FDCAN_HandleTypeDef *hfdcan)
+{
+  uint32_t FreeLevel;
+
+  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
+
+  /* Return Tx FIFO free level */
+  return FreeLevel;
+}
+
+/**
+  * @brief  Check if the FDCAN peripheral entered Restricted Operation Mode.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval Status
+  *          - 0 : Normal FDCAN operation.
+  *          - 1 : Restricted Operation Mode active.
+  */
+uint32_t HAL_FDCAN_IsRestrictedOperationMode(FDCAN_HandleTypeDef *hfdcan)
+{
+  uint32_t OperationMode;
+
+  /* Get Operation Mode */
+  OperationMode = ((hfdcan->Instance->CCCR & FDCAN_CCCR_ASM) >> FDCAN_CCCR_ASM_Pos);
+
+  return OperationMode;
+}
+
+/**
+  * @brief  Exit Restricted Operation Mode.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_ExitRestrictedOperationMode(FDCAN_HandleTypeDef *hfdcan)
+{
+  HAL_FDCAN_StateTypeDef state = hfdcan->State;
+
+  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
+  {
+    /* Exit Restricted Operation mode */
+    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Exported_Functions_Group4 Interrupts management
+ *  @brief    Interrupts management
+ *
+@verbatim
+  ==============================================================================
+                       ##### Interrupts management #####
+  ==============================================================================
+    [..]  This section provides functions allowing to:
+      (+) HAL_FDCAN_ConfigInterruptLines      : Assign interrupts to either Interrupt line 0 or 1
+      (+) HAL_FDCAN_ActivateNotification      : Enable interrupts
+      (+) HAL_FDCAN_DeactivateNotification    : Disable interrupts
+      (+) HAL_FDCAN_IRQHandler                : Handles FDCAN interrupt request
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Assign interrupts to either Interrupt line 0 or 1.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  ITList indicates which interrupts group will be assigned to the selected interrupt line.
+  *         This parameter can be any combination of @arg FDCAN_Interrupts_Group.
+  * @param  InterruptLine Interrupt line.
+  *         This parameter can be a value of @arg FDCAN_Interrupt_Line.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_ConfigInterruptLines(FDCAN_HandleTypeDef *hfdcan, uint32_t ITList, uint32_t InterruptLine)
+{
+  HAL_FDCAN_StateTypeDef state = hfdcan->State;
+
+  /* Check function parameters */
+  assert_param(IS_FDCAN_IT_GROUP(ITList));
+  assert_param(IS_FDCAN_IT_LINE(InterruptLine));
+
+  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
+  {
+    /* Assign list of interrupts to the selected line */
+    if (InterruptLine == FDCAN_INTERRUPT_LINE0)
+    {
+      CLEAR_BIT(hfdcan->Instance->ILS, ITList);
+    }
+    else /* InterruptLine == FDCAN_INTERRUPT_LINE1 */
+    {
+      SET_BIT(hfdcan->Instance->ILS, ITList);
+    }
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Enable interrupts.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  ActiveITs indicates which interrupts will be enabled.
+  *         This parameter can be any combination of @arg FDCAN_Interrupts.
+  * @param  BufferIndexes Tx Buffer Indexes.
+  *         This parameter can be any combination of @arg FDCAN_Tx_location.
+  *         This parameter is ignored if ActiveITs does not include one of the following:
+  *           - FDCAN_IT_TX_COMPLETE
+  *           - FDCAN_IT_TX_ABORT_COMPLETE
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs, uint32_t BufferIndexes)
+{
+  HAL_FDCAN_StateTypeDef state = hfdcan->State;
+  uint32_t ITs_lines_selection;
+
+  /* Check function parameters */
+  assert_param(IS_FDCAN_IT(ActiveITs));
+  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
+  {
+    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
+  }
+
+  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
+  {
+    /* Get interrupts line selection */
+    ITs_lines_selection = hfdcan->Instance->ILS;
+
+    /* Enable Interrupt lines */
+    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       == 0U)) || \
+        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       == 0U)) || \
+        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           == 0U)) || \
+        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
+        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
+        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
+        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
+    {
+      /* Enable Interrupt line 0 */
+      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
+    }
+    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       != 0U)) || \
+        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
+        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
+        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
+        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
+        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
+        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
+    {
+      /* Enable Interrupt line 1 */
+      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
+    }
+
+    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
+    {
+      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
+         but interrupt will only occur if TC is enabled in IE register */
+      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
+    }
+
+    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
+    {
+      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
+         but interrupt will only occur if TCF is enabled in IE register */
+      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
+    }
+
+    /* Enable the selected interrupts */
+    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Disable interrupts.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  InactiveITs indicates which interrupts will be disabled.
+  *         This parameter can be any combination of @arg FDCAN_Interrupts.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_FDCAN_DeactivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t InactiveITs)
+{
+  HAL_FDCAN_StateTypeDef state = hfdcan->State;
+  uint32_t ITs_enabled;
+  uint32_t ITs_lines_selection;
+
+  /* Check function parameters */
+  assert_param(IS_FDCAN_IT(InactiveITs));
+
+  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
+  {
+    /* Disable the selected interrupts */
+    __HAL_FDCAN_DISABLE_IT(hfdcan, InactiveITs);
+
+    if ((InactiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
+    {
+      /* Disable Tx Buffer Transmission Interrupts */
+      CLEAR_REG(hfdcan->Instance->TXBTIE);
+    }
+
+    if ((InactiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
+    {
+      /* Disable Tx Buffer Cancellation Finished Interrupt */
+      CLEAR_REG(hfdcan->Instance->TXBCIE);
+    }
+
+    /* Get interrupts enabled and interrupts line selection */
+    ITs_enabled = hfdcan->Instance->IE;
+    ITs_lines_selection = hfdcan->Instance->ILS;
+
+    /* Check if some interrupts are still enabled on interrupt line 0 */
+    if ((((ITs_enabled & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       == 0U)) || \
+        (((ITs_enabled & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       == 0U)) || \
+        (((ITs_enabled & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           == 0U)) || \
+        (((ITs_enabled & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
+        (((ITs_enabled & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
+        (((ITs_enabled & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
+        (((ITs_enabled & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
+    {
+      /* Do nothing */
+    }
+    else /* no more interrupts enabled on interrupt line 0 */
+    {
+      /* Disable interrupt line 0 */
+      CLEAR_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
+    }
+
+    /* Check if some interrupts are still enabled on interrupt line 1 */
+    if ((((ITs_enabled & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       != 0U)) || \
+        (((ITs_enabled & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
+        (((ITs_enabled & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
+        (((ITs_enabled & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
+        (((ITs_enabled & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
+        (((ITs_enabled & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
+        (((ITs_enabled & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
+    {
+      /* Do nothing */
+    }
+    else /* no more interrupts enabled on interrupt line 1 */
+    {
+      /* Disable interrupt line 1 */
+      CLEAR_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
+    }
+
+    /* Return function status */
+    return HAL_OK;
+  }
+  else
+  {
+    /* Update error code */
+    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
+
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Handles FDCAN interrupt request.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval HAL status
+  */
+void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
+{
+  uint32_t TxEventFifoITs;
+  uint32_t RxFifo0ITs;
+  uint32_t RxFifo1ITs;
+  uint32_t Errors;
+  uint32_t ErrorStatusITs;
+  uint32_t TransmittedBuffers;
+  uint32_t AbortedBuffers;
+
+  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
+  TxEventFifoITs &= hfdcan->Instance->IE;
+  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
+  RxFifo0ITs &= hfdcan->Instance->IE;
+  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
+  RxFifo1ITs &= hfdcan->Instance->IE;
+  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
+  Errors &= hfdcan->Instance->IE;
+  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
+  ErrorStatusITs &= hfdcan->Instance->IE;
+
+  /* High Priority Message interrupt management *******************************/
+  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
+  {
+    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
+    {
+      /* Clear the High Priority Message flag */
+      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
+
+#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
+      /* Call registered callback*/
+      hfdcan->HighPriorityMessageCallback(hfdcan);
+#else
+      /* High Priority Message Callback */
+      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
+#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
+    }
+  }
+
+  /* Transmission Abort interrupt management **********************************/
+  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
+  {
+    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
+    {
+      /* List of aborted monitored buffers */
+      AbortedBuffers = hfdcan->Instance->TXBCF;
+      AbortedBuffers &= hfdcan->Instance->TXBCIE;
+
+      /* Clear the Transmission Cancellation flag */
+      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
+
+#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
+      /* Call registered callback*/
+      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
+#else
+      /* Transmission Cancellation Callback */
+      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
+#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
+    }
+  }
+
+  /* Tx event FIFO interrupts management **************************************/
+  if (TxEventFifoITs != 0U)
+  {
+    /* Clear the Tx Event FIFO flags */
+    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
+
+#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
+    /* Call registered callback*/
+    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
+#else
+    /* Tx Event FIFO Callback */
+    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
+#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
+  }
+
+  /* Rx FIFO 0 interrupts management ******************************************/
+  if (RxFifo0ITs != 0U)
+  {
+    /* Clear the Rx FIFO 0 flags */
+    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
+
+#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
+    /* Call registered callback*/
+    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
+#else
+    /* Rx FIFO 0 Callback */
+    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
+#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
+  }
+
+  /* Rx FIFO 1 interrupts management ******************************************/
+  if (RxFifo1ITs != 0U)
+  {
+    /* Clear the Rx FIFO 1 flags */
+    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
+
+#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
+    /* Call registered callback*/
+    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
+#else
+    /* Rx FIFO 1 Callback */
+    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
+#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
+  }
+
+  /* Tx FIFO empty interrupt management ***************************************/
+  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
+  {
+    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
+    {
+      /* Clear the Tx FIFO empty flag */
+      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
+
+#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
+      /* Call registered callback*/
+      hfdcan->TxFifoEmptyCallback(hfdcan);
+#else
+      /* Tx FIFO empty Callback */
+      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
+#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
+    }
+  }
+
+  /* Transmission Complete interrupt management *******************************/
+  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
+  {
+    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
+    {
+      /* List of transmitted monitored buffers */
+      TransmittedBuffers = hfdcan->Instance->TXBTO;
+      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
+
+      /* Clear the Transmission Complete flag */
+      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
+
+#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
+      /* Call registered callback*/
+      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
+#else
+      /* Transmission Complete Callback */
+      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
+#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
+    }
+  }
+
+  /* Timestamp Wraparound interrupt management ********************************/
+  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
+  {
+    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
+    {
+      /* Clear the Timestamp Wraparound flag */
+      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
+
+#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
+      /* Call registered callback*/
+      hfdcan->TimestampWraparoundCallback(hfdcan);
+#else
+      /* Timestamp Wraparound Callback */
+      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
+#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
+    }
+  }
+
+  /* Timeout Occurred interrupt management ************************************/
+  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
+  {
+    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
+    {
+      /* Clear the Timeout Occurred flag */
+      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
+
+#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
+      /* Call registered callback*/
+      hfdcan->TimeoutOccurredCallback(hfdcan);
+#else
+      /* Timeout Occurred Callback */
+      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
+#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
+    }
+  }
+
+  /* Message RAM access failure interrupt management **************************/
+  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
+  {
+    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
+    {
+      /* Clear the Message RAM access failure flag */
+      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
+
+      /* Update error code */
+      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
+    }
+  }
+
+  /* Error Status interrupts management ***************************************/
+  if (ErrorStatusITs != 0U)
+  {
+    /* Clear the Error flags */
+    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
+
+#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
+      /* Call registered callback*/
+      hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
+#else
+      /* Error Status Callback */
+      HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
+#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
+  }
+
+  /* Error interrupts management **********************************************/
+  if (Errors != 0U)
+  {
+    /* Clear the Error flags */
+    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
+
+    /* Update error code */
+    hfdcan->ErrorCode |= Errors;
+  }
+
+  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
+  {
+#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
+    /* Call registered callback*/
+    hfdcan->ErrorCallback(hfdcan);
+#else
+    /* Error Callback */
+    HAL_FDCAN_ErrorCallback(hfdcan);
+#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
+  }
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Exported_Functions_Group5 Callback functions
+ *  @brief   FDCAN Callback functions
+ *
+@verbatim
+  ==============================================================================
+                          ##### Callback functions #####
+  ==============================================================================
+    [..]
+    This subsection provides the following callback functions:
+      (+) HAL_FDCAN_TxEventFifoCallback
+      (+) HAL_FDCAN_RxFifo0Callback
+      (+) HAL_FDCAN_RxFifo1Callback
+      (+) HAL_FDCAN_TxFifoEmptyCallback
+      (+) HAL_FDCAN_TxBufferCompleteCallback
+      (+) HAL_FDCAN_TxBufferAbortCallback
+      (+) HAL_FDCAN_HighPriorityMessageCallback
+      (+) HAL_FDCAN_TimestampWraparoundCallback
+      (+) HAL_FDCAN_TimeoutOccurredCallback
+      (+) HAL_FDCAN_ErrorCallback
+      (+) HAL_FDCAN_ErrorStatusCallback
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Tx Event callback.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
+  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
+  * @retval None
+  */
+__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hfdcan);
+  UNUSED(TxEventFifoITs);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Rx FIFO 0 callback.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signalled.
+  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
+  * @retval None
+  */
+__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hfdcan);
+  UNUSED(RxFifo0ITs);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Rx FIFO 1 callback.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
+  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
+  * @retval None
+  */
+__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hfdcan);
+  UNUSED(RxFifo1ITs);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Tx FIFO Empty callback.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval None
+  */
+__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hfdcan);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Transmission Complete callback.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  BufferIndexes Indexes of the transmitted buffers.
+  *         This parameter can be any combination of @arg FDCAN_Tx_location.
+  * @retval None
+  */
+__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hfdcan);
+  UNUSED(BufferIndexes);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Transmission Cancellation callback.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  BufferIndexes Indexes of the aborted buffers.
+  *         This parameter can be any combination of @arg FDCAN_Tx_location.
+  * @retval None
+  */
+__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hfdcan);
+  UNUSED(BufferIndexes);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Timestamp Wraparound callback.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval None
+  */
+__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hfdcan);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Timeout Occurred callback.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval None
+  */
+__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hfdcan);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  High Priority Message callback.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval None
+  */
+__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hfdcan);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Error callback.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval None
+  */
+__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hfdcan);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_FDCAN_ErrorCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Error status callback.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
+  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
+  * @retval None
+  */
+__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hfdcan);
+  UNUSED(ErrorStatusITs);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup FDCAN_Exported_Functions_Group6 Peripheral State functions
+ *  @brief   FDCAN Peripheral State functions
+ *
+@verbatim
+  ==============================================================================
+                      ##### Peripheral State functions #####
+  ==============================================================================
+    [..]
+    This subsection provides functions allowing to :
+      (+) HAL_FDCAN_GetState()  : Return the FDCAN state.
+      (+) HAL_FDCAN_GetError()  : Return the FDCAN error code if any.
+
+@endverbatim
+  * @{
+  */
+/**
+  * @brief  Return the FDCAN state
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval HAL state
+  */
+HAL_FDCAN_StateTypeDef HAL_FDCAN_GetState(FDCAN_HandleTypeDef *hfdcan)
+{
+  /* Return FDCAN state */
+  return hfdcan->State;
+}
+
+/**
+  * @brief  Return the FDCAN error code
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval FDCAN Error Code
+  */
+uint32_t HAL_FDCAN_GetError(FDCAN_HandleTypeDef *hfdcan)
+{
+  /* Return FDCAN error code */
+  return hfdcan->ErrorCode;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup FDCAN_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief  Calculate each RAM block start address and size
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @retval none
+ */
+static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
+{
+  uint32_t RAMcounter;
+  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
+#if defined(FDCAN2)
+
+  if (hfdcan->Instance == FDCAN2)
+  {
+    SramCanInstanceBase += SRAMCAN_SIZE;
+  }
+#endif /* FDCAN2 */
+
+  /* Standard filter list start address */
+  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
+
+  /* Standard filter elements number */
+  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
+
+  /* Extended filter list start address */
+  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
+
+  /* Extended filter elements number */
+  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
+
+  /* Rx FIFO 0 start address */
+  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
+
+  /* Rx FIFO 1 start address */
+  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
+
+  /* Tx event FIFO start address */
+  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
+
+  /* Tx FIFO/queue start address */
+  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
+
+  /* Flush the allocated Message RAM area */
+  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
+  {
+    *(uint32_t *)(RAMcounter) = 0x00000000U;
+  }
+}
+
+/**
+  * @brief  Copy Tx message to the message RAM.
+  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
+  *         the configuration information for the specified FDCAN.
+  * @param  pTxHeader pointer to a FDCAN_TxHeaderTypeDef structure.
+  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
+  * @param  BufferIndex index of the buffer to be configured.
+  * @retval none
+ */
+static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData, uint32_t BufferIndex)
+{
+  uint32_t TxElementW1;
+  uint32_t TxElementW2;
+  uint32_t *TxAddress;
+  uint32_t ByteCounter;
+
+  /* Build first word of Tx header element */
+  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
+  {
+    TxElementW1 = (pTxHeader->ErrorStateIndicator |
+                   FDCAN_STANDARD_ID |
+                   pTxHeader->TxFrameType |
+                   (pTxHeader->Identifier << 18U));
+  }
+  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
+  {
+    TxElementW1 = (pTxHeader->ErrorStateIndicator |
+                   FDCAN_EXTENDED_ID |
+                   pTxHeader->TxFrameType |
+                   pTxHeader->Identifier);
+  }
+
+  /* Build second word of Tx header element */
+  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
+                 pTxHeader->TxEventFifoControl |
+                 pTxHeader->FDFormat |
+                 pTxHeader->BitRateSwitch |
+                 pTxHeader->DataLength);
+
+  /* Calculate Tx element address */
+  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
+
+  /* Write Tx element header to the message RAM */
+  *TxAddress = TxElementW1;
+  TxAddress++;
+  *TxAddress = TxElementW2;
+  TxAddress++;
+
+  /* Write Tx payload to the message RAM */
+  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
+  {
+    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
+                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
+                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
+                  (uint32_t)pTxData[ByteCounter]);
+    TxAddress++;
+  }
+}
+
+/**
+  * @}
+  */
+#endif /* HAL_FDCAN_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* FDCAN1 */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c
new file mode 100644
index 0000000..5426e39
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c
@@ -0,0 +1,723 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_flash.c
+  * @author  MCD Application Team
+  * @brief   FLASH HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the internal FLASH memory:
+  *           + Program operations functions
+  *           + Memory Control functions
+  *           + Peripheral Errors functions
+  *
+ @verbatim
+  ==============================================================================
+                        ##### FLASH peripheral features #####
+  ==============================================================================
+
+  [..] The Flash memory interface manages CPU AHB I-Code and D-Code accesses
+       to the Flash memory. It implements the erase and program Flash memory operations
+       and the read and write protection mechanisms.
+
+  [..] The Flash memory interface accelerates code execution with a system of instruction
+       prefetch and cache lines.
+
+  [..] The FLASH main features are:
+      (+) Flash memory read operations
+      (+) Flash memory program/erase operations
+      (+) Read / write protections
+      (+) Option bytes programming
+      (+) Prefetch on I-Code
+      (+) 32 cache lines of 4*64 bits on I-Code
+      (+) Error code correction (ECC) : Data in flash are 72-bits word
+          (8 bits added per double word)
+
+                        ##### How to use this driver #####
+ ==============================================================================
+    [..]
+      This driver provides functions and macros to configure and program the FLASH
+      memory of all STM32G0xx devices.
+
+      (#) Flash Memory IO Programming functions:
+           (++) Lock and Unlock the FLASH interface using HAL_FLASH_Unlock() and
+                HAL_FLASH_Lock() functions
+           (++) Program functions: double word and fast program (full row programming)
+           (++) There are two modes of programming:
+            (+++) Polling mode using HAL_FLASH_Program() function
+            (+++) Interrupt mode using HAL_FLASH_Program_IT() function
+
+      (#) Interrupts and flags management functions:
+           (++) Handle FLASH interrupts by calling HAL_FLASH_IRQHandler()
+           (++) Callback functions are called when the flash operations are finished :
+                HAL_FLASH_EndOfOperationCallback() when everything is ok, otherwise
+                HAL_FLASH_OperationErrorCallback()
+           (++) Get error flag status by calling HAL_GetError()
+
+      (#) Option bytes management functions :
+           (++) Lock and Unlock the option bytes using HAL_FLASH_OB_Unlock() and
+                HAL_FLASH_OB_Lock() functions
+           (++) Launch the reload of the option bytes using HAL_FLASH_OB_Launch() function.
+                In this case, a reset is generated
+
+    [..]
+      In addition to these functions, this driver includes a set of macros allowing
+      to handle the following operations:
+       (+) Set the latency
+       (+) Enable/Disable the prefetch buffer
+       (+) Enable/Disable the Instruction cache
+       (+) Reset the Instruction cache
+       (+) Enable/Disable the Flash power-down during low-power run and sleep modes
+       (+) Enable/Disable the Flash interrupts
+       (+) Monitor the Flash flags status
+
+ @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup FLASH FLASH
+  * @brief FLASH HAL module driver
+  * @{
+  */
+
+#ifdef HAL_FLASH_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private defines -----------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/** @defgroup FLASH_Private_Variables FLASH Private Variables
+  * @{
+  */
+/**
+  * @brief  Variable used for Program/Erase sectors under interruption
+  */
+FLASH_ProcessTypeDef pFlash  = {.Lock = HAL_UNLOCKED, \
+                                .ErrorCode = HAL_FLASH_ERROR_NONE, \
+                                .ProcedureOnGoing = FLASH_TYPENONE, \
+                                .Address = 0U, \
+                                .Banks = 0U, \
+                                .Page = 0U, \
+                                .NbPagesToErase = 0U
+                               };
+/**
+  * @}
+  */
+
+/* Private function prototypes -----------------------------------------------*/
+/** @defgroup FLASH_Private_Functions FLASH Private Functions
+  * @{
+  */
+static void          FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data);
+static void          FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress);
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup FLASH_Exported_Functions FLASH Exported Functions
+  * @{
+  */
+
+/** @defgroup FLASH_Exported_Functions_Group1 Programming operation functions
+  *  @brief   Programming operation functions
+  *
+@verbatim
+ ===============================================================================
+                  ##### Programming operation functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to manage the FLASH
+    program operations.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Program double word or fast program of a row at a specified address.
+  * @param  TypeProgram Indicate the way to program at a specified address.
+  *                      This parameter can be a value of @ref FLASH_Type_Program
+  * @param  Address Specifies the address to be programmed.
+  * @param  Data Specifies the data to be programmed
+  *               This parameter is the data for the double word program and the address where
+  *               are stored the data for the row fast program depending on the TypeProgram:
+  *               TypeProgram = FLASH_TYPEPROGRAM_DOUBLEWORD (64-bit)
+  *               TypeProgram = FLASH_TYPEPROGRAM_FAST (32-bit).
+  *
+  * @retval HAL_StatusTypeDef HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
+{
+  HAL_StatusTypeDef status;
+
+  /* Check the parameters */
+  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
+
+  /* Process Locked */
+  __HAL_LOCK(&pFlash);
+
+  /* Reset error code */
+  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
+
+  /* Wait for last operation to be completed */
+  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
+
+  if (status == HAL_OK)
+  {
+    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
+    {
+      /* Check the parameters */
+      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));
+
+      /* Program double-word (64-bit) at a specified address */
+      FLASH_Program_DoubleWord(Address, Data);
+    }
+    else
+    {
+      /* Check the parameters */
+      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));
+
+      /* Fast program a 32 row double-word (64-bit) at a specified address */
+      FLASH_Program_Fast(Address, (uint32_t)Data);
+    }
+
+    /* Wait for last operation to be completed */
+    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
+
+    /* If the program operation is completed, disable the PG or FSTPG Bit */
+    CLEAR_BIT(FLASH->CR, TypeProgram);
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(&pFlash);
+
+  /* return status */
+  return status;
+}
+
+/**
+  * @brief  Program double word or fast program of a row at a specified address with interrupt enabled.
+  * @param  TypeProgram Indicate the way to program at a specified address.
+  *                      This parameter can be a value of @ref FLASH_Type_Program
+  * @param  Address Specifies the address to be programmed.
+  * @param  Data Specifies the data to be programmed
+  *               This parameter is the data for the double word program and the address where
+  *               are stored the data for the row fast program depending on the TypeProgram:
+  *               TypeProgram = FLASH_TYPEPROGRAM_DOUBLEWORD (64-bit)
+  *               TypeProgram = FLASH_TYPEPROGRAM_FAST (32-bit).
+  *
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
+{
+  HAL_StatusTypeDef status;
+
+  /* Check the parameters */
+  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
+
+  /* Process Locked */
+  __HAL_LOCK(&pFlash);
+
+  /* Reset error code */
+  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
+
+  /* Wait for last operation to be completed */
+  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
+
+  if (status != HAL_OK)
+  {
+    /* Process Unlocked */
+    __HAL_UNLOCK(&pFlash);
+  }
+  else
+  {
+    /* Set internal variables used by the IRQ handler */
+    pFlash.ProcedureOnGoing = TypeProgram;
+    pFlash.Address = Address;
+
+    /* Enable End of Operation and Error interrupts */
+    FLASH->CR |= FLASH_CR_EOPIE | FLASH_CR_ERRIE;
+
+    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
+    {
+      /* Check the parameters */
+      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));
+
+      /* Program double-word (64-bit) at a specified address */
+      FLASH_Program_DoubleWord(Address, Data);
+    }
+    else
+    {
+      /* Check the parameters */
+      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));
+
+      /* Fast program a 32 row double-word (64-bit) at a specified address */
+      FLASH_Program_Fast(Address, (uint32_t)Data);
+    }
+  }
+
+  /* return status */
+  return status;
+}
+
+/**
+  * @brief Handle FLASH interrupt request.
+  * @retval None
+  */
+void HAL_FLASH_IRQHandler(void)
+{
+  uint32_t param;
+  uint32_t error;
+
+  /* Save flash errors. */
+  error = (FLASH->SR & FLASH_SR_ERRORS);
+
+  /* A] Set parameter for user or error callbacks */
+  /* check operation was a program or erase */
+  if ((pFlash.ProcedureOnGoing & FLASH_TYPEERASE_MASS) != 0x00U)
+  {
+    /* return bank number */
+    param = pFlash.Banks;
+  }
+  else
+  {
+    /* Clear operation only for page erase or program */
+    CLEAR_BIT(FLASH->CR, pFlash.ProcedureOnGoing);
+
+    if ((pFlash.ProcedureOnGoing & (FLASH_TYPEPROGRAM_DOUBLEWORD | FLASH_TYPEPROGRAM_FAST)) != 0x00U)
+    {
+      /* return address being programmed */
+      param = pFlash.Address;
+    }
+    else
+    {
+      /* return page number being erased */
+      param = pFlash.Page;
+    }
+  }
+
+  /* B] Check errors */
+  if (error != 0x00U)
+  {
+    /*Save the error code*/
+    pFlash.ErrorCode |= error;
+
+    /* clear error flags */
+    FLASH->SR = FLASH_SR_ERRORS;
+
+    /*Stop the procedure ongoing*/
+    pFlash.ProcedureOnGoing = FLASH_TYPENONE;
+
+    /* Error callback */
+    HAL_FLASH_OperationErrorCallback(param);
+  }
+
+  /* C] Check FLASH End of Operation flag */
+  if ((FLASH->SR & FLASH_SR_EOP) != 0x00U)
+  {
+    /* Clear FLASH End of Operation pending bit */
+    FLASH->SR = FLASH_SR_EOP;
+
+    if (pFlash.ProcedureOnGoing == FLASH_TYPEERASE_PAGES)
+    {
+      /* Nb of pages to erased can be decreased */
+      pFlash.NbPagesToErase--;
+
+      /* Check if there are still pages to erase*/
+      if (pFlash.NbPagesToErase != 0x00U)
+      {
+        /* Increment page number */
+        pFlash.Page++;
+        FLASH_PageErase(pFlash.Banks, pFlash.Page);
+      }
+      else
+      {
+        /* No more pages to erase: stop erase pages procedure */
+        pFlash.ProcedureOnGoing = FLASH_TYPENONE;
+      }
+    }
+    else
+    {
+      /*Stop the ongoing procedure */
+      pFlash.ProcedureOnGoing = FLASH_TYPENONE;
+    }
+
+    /* User callback */
+    HAL_FLASH_EndOfOperationCallback(param);
+  }
+
+  if (pFlash.ProcedureOnGoing == FLASH_TYPENONE)
+  {
+    /* Disable End of Operation and Error interrupts */
+    FLASH->CR &= ~(FLASH_CR_EOPIE | FLASH_CR_ERRIE);
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(&pFlash);
+  }
+}
+
+/**
+  * @brief  FLASH end of operation interrupt callback.
+  * @param  ReturnValue The value saved in this parameter depends on the ongoing procedure
+  *                  Mass Erase: 0
+  *                  Page Erase: Page which has been erased
+  *                  Program: Address which was selected for data program
+  * @retval None
+  */
+__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(ReturnValue);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  FLASH operation error interrupt callback.
+  * @param  ReturnValue The value saved in this parameter depends on the ongoing procedure
+  *                 Mass Erase: 0
+  *                 Page Erase: Page number which returned an error
+  *                 Program: Address which was selected for data program
+  * @retval None
+  */
+__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(ReturnValue);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_Exported_Functions_Group2 Peripheral Control functions
+  *  @brief   Management functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### Peripheral Control functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to control the FLASH
+    memory operations.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Unlock the FLASH control register access.
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASH_Unlock(void)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
+  {
+    /* Authorize the FLASH Registers access */
+    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
+    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
+
+    /* verify Flash is unlock */
+    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
+    {
+      status = HAL_ERROR;
+    }
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Lock the FLASH control register access.
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASH_Lock(void)
+{
+  HAL_StatusTypeDef status = HAL_ERROR;
+
+  /* Set the LOCK Bit to lock the FLASH Registers access */
+  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
+
+  /* verify Flash is locked */
+  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
+  {
+    status = HAL_OK;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Unlock the FLASH Option Bytes Registers access.
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
+{
+  HAL_StatusTypeDef status = HAL_ERROR;
+
+  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0x00U)
+  {
+    /* Authorizes the Option Byte register programming */
+    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
+    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
+
+    /* verify option bytes are unlocked */
+    if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) == 0x00U)
+    {
+      status = HAL_OK;
+    }
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Lock the FLASH Option Bytes Registers access.
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
+{
+  HAL_StatusTypeDef status = HAL_ERROR;
+
+  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
+  SET_BIT(FLASH->CR, FLASH_CR_OPTLOCK);
+
+  /* verify option bytes are locked */
+  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0x00u)
+  {
+    status = HAL_OK;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Launch the option byte loading.
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
+{
+  /* Set the bit to force the option byte reloading */
+  SET_BIT(FLASH->CR, FLASH_CR_OBL_LAUNCH);
+
+  /* We should not reach here : Option byte launch generates Option byte reset
+     so return error */
+  return HAL_ERROR;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_Exported_Functions_Group3 Peripheral State and Errors functions
+  *  @brief   Peripheral Errors functions
+  *
+@verbatim
+ ===============================================================================
+                ##### Peripheral Errors functions #####
+ ===============================================================================
+    [..]
+    This subsection permits to get in run-time Errors of the FLASH peripheral.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Get the specific FLASH error flag.
+  * @retval FLASH_ErrorCode The returned value can be
+  *            @arg @ref HAL_FLASH_ERROR_NONE No error set
+  *            @arg @ref HAL_FLASH_ERROR_OP Operation error
+  *            @arg @ref HAL_FLASH_ERROR_PROG Programming error
+  *            @arg @ref HAL_FLASH_ERROR_WRP Write protection error
+  *            @arg @ref HAL_FLASH_ERROR_PGA Programming alignment error
+  *            @arg @ref HAL_FLASH_ERROR_SIZ Size error
+  *            @arg @ref HAL_FLASH_ERROR_PGS Programming sequence error
+  *            @arg @ref HAL_FLASH_ERROR_MIS Fast programming data miss error
+  *            @arg @ref HAL_FLASH_ERROR_FAST Fast programming error
+  *            @arg @ref HAL_FLASH_ERROR_RD Read Protection error (PCROP)(*)
+  *            @arg @ref HAL_FLASH_ERROR_OPTV Option validity error
+  *            @arg @ref HAL_FLASH_ERROR_ECCD two ECC errors have been detected
+  * @note (*) availability depends on devices
+  */
+uint32_t HAL_FLASH_GetError(void)
+{
+  return pFlash.ErrorCode;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+
+/** @addtogroup FLASH_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief  Wait for a FLASH operation to complete.
+  * @param  Timeout maximum flash operation timeout
+  * @retval HAL_StatusTypeDef HAL Status
+  */
+HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
+{
+  uint32_t error;
+  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
+     Even if the FLASH operation fails, the BUSY flag will be reset and an error
+     flag will be set */
+  uint32_t timeout = HAL_GetTick() + Timeout;
+
+  /* Wait if any operation is ongoing */
+#if defined(FLASH_DBANK_SUPPORT)
+  error = (FLASH_SR_BSY1 | FLASH_SR_BSY2);
+#else
+  error = FLASH_SR_BSY1;
+#endif /* FLASH_DBANK_SUPPORT */
+
+  while ((FLASH->SR & error) != 0x00U)
+  {
+    if (HAL_GetTick() >= timeout)
+    {
+      return HAL_TIMEOUT;
+    }
+  }
+
+  /* check flash errors */
+  error = (FLASH->SR & FLASH_SR_ERRORS);
+
+  /* Clear SR register */
+  FLASH->SR = FLASH_SR_CLEAR;
+
+  if (error != 0x00U)
+  {
+    /*Save the error code*/
+    pFlash.ErrorCode = error;
+    return HAL_ERROR;
+  }
+
+  /* Wait for control register to be written */
+  timeout = HAL_GetTick() + Timeout;
+
+  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
+  {
+    if (HAL_GetTick() >= timeout)
+    {
+      return HAL_TIMEOUT;
+    }
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Program double-word (64-bit) at a specified address.
+  * @param  Address Specifies the address to be programmed.
+  * @param  Data Specifies the data to be programmed.
+  * @retval None
+  */
+static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
+{
+  /* Set PG bit */
+  SET_BIT(FLASH->CR, FLASH_CR_PG);
+
+  /* Program first word */
+  *(uint32_t *)Address = (uint32_t)Data;
+
+  /* Barrier to ensure programming is performed in 2 steps, in right order
+    (independently of compiler optimization behavior) */
+  __ISB();
+
+  /* Program second word */
+  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
+}
+
+/**
+  * @brief  Fast program a 32 row double-word (64-bit) at a specified address.
+  * @param  Address Specifies the address to be programmed.
+  * @param  DataAddress Specifies the address where the data are stored.
+  * @retval None
+  */
+static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
+{
+  uint8_t index = 0;
+  uint32_t dest = Address;
+  uint32_t src = DataAddress;
+  uint32_t primask_bit;
+
+  /* Set FSTPG bit */
+  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
+
+  /* Enter critical section: row programming should not be longer than 7 ms */
+  primask_bit = __get_PRIMASK();
+  __disable_irq();
+
+  /* Fast Program : 64 words */
+  while (index < 64U)
+  {
+    *(uint32_t *)dest = *(uint32_t *)src;
+    src += 4U;
+    dest += 4U;
+    index++;
+  }
+
+  /* wait for BSY1 in order to be sure that flash operation is ended befoire
+     allowing prefetch in flash. Timeout does not return status, as it will
+     be anyway done later */
+
+#if defined(FLASH_DBANK_SUPPORT)
+  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
+#else
+  while ((FLASH->SR & FLASH_SR_BSY1) != 0x00U)
+#endif /* FLASH_DBANK_SUPPORT */
+  {
+  }
+
+  /* Exit critical section: restore previous priority mask */
+  __set_PRIMASK(primask_bit);
+}
+
+/**
+  * @}
+  */
+
+#endif /* HAL_FLASH_MODULE_ENABLED */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c
new file mode 100644
index 0000000..637fe06
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c
@@ -0,0 +1,1310 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_flash_ex.c
+  * @author  MCD Application Team
+  * @brief   Extended FLASH HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the FLASH extended peripheral:
+  *           + Extended programming operations functions
+  *
+ @verbatim
+ ==============================================================================
+                   ##### Flash Extended features #####
+  ==============================================================================
+
+  [..] Comparing to other previous devices, the FLASH interface for STM32G0xx
+       devices contains the following additional features
+
+       (+) Capacity up to 128 Kbytes with single bank architecture supporting read-while-write
+           capability (RWW)
+       (+) Single bank memory organization
+       (+) PCROP protection
+
+                        ##### How to use this driver #####
+ ==============================================================================
+  [..] This driver provides functions to configure and program the FLASH memory
+       of all STM32G0xx devices. It includes
+      (#) Flash Memory Erase functions:
+           (++) Lock and Unlock the FLASH interface using HAL_FLASH_Unlock() and
+                HAL_FLASH_Lock() functions
+           (++) Erase function: Erase page, erase all sectors
+           (++) There are two modes of erase :
+             (+++) Polling Mode using HAL_FLASHEx_Erase()
+             (+++) Interrupt Mode using HAL_FLASHEx_Erase_IT()
+
+      (#) Option Bytes Programming function: Use HAL_FLASHEx_OBProgram() to :
+        (++) Set/Reset the write protection
+        (++) Set the Read protection Level
+        (++) Program the user Option Bytes
+        (++) Configure the PCROP protection
+        (++) Set Securable memory area and boot entry point
+
+      (#) Get Option Bytes Configuration function: Use HAL_FLASHEx_OBGetConfig() to :
+        (++) Get the value of a write protection area
+        (++) Know if the read protection is activated
+        (++) Get the value of the user Option Bytes
+        (++) Get Securable memory area and boot entry point information
+
+      (#) Enable or disable debugger usage using HAL_FLASHEx_EnableDebugger and
+          HAL_FLASHEx_DisableDebugger.
+
+      (#) Check is flash content is empty or not using HAL_FLASHEx_FlashEmptyCheck.
+          and modify this setting (for flash loader purpose e.g.) using
+          HAL_FLASHEx_ForceFlashEmpty.
+
+      (#) Enable securable memory area protectionusing HAL_FLASHEx_EnableSecMemProtection
+
+ @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup FLASHEx FLASHEx
+  * @brief FLASH Extended HAL module driver
+  * @{
+  */
+
+#ifdef HAL_FLASH_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/** @defgroup FLASHEx_Private_Functions FLASHEx Private Functions
+  * @{
+  */
+static void               FLASH_MassErase(uint32_t Banks);
+void                      FLASH_FlushCaches(void);
+static void               FLASH_OB_WRPConfig(uint32_t WRPArea, uint32_t WRPStartOffset, uint32_t WRDPEndOffset);
+static void               FLASH_OB_GetWRP(uint32_t WRPArea, uint32_t *WRPStartOffset, uint32_t *WRDPEndOffset);
+static void               FLASH_OB_OptrConfig(uint32_t UserType, uint32_t UserConfig, uint32_t RDPLevel);
+static uint32_t           FLASH_OB_GetRDP(void);
+static uint32_t           FLASH_OB_GetUser(void);
+#if defined(FLASH_PCROP_SUPPORT)
+static void               FLASH_OB_PCROP1AConfig(uint32_t PCROPConfig, uint32_t PCROP1AStartAddr,
+                                                 uint32_t PCROP1AEndAddr);
+static void               FLASH_OB_PCROP1BConfig(uint32_t PCROP1BStartAddr, uint32_t PCROP1BEndAddr);
+static void               FLASH_OB_GetPCROP1A(uint32_t *PCROPConfig, uint32_t *PCROP1AStartAddr,
+                                              uint32_t *PCROP1AEndAddr);
+static void               FLASH_OB_GetPCROP1B(uint32_t *PCROP1BStartAddr, uint32_t *PCROP1BEndAddr);
+#if defined(FLASH_DBANK_SUPPORT)
+static void               FLASH_OB_PCROP2AConfig(uint32_t PCROP2AStartAddr, uint32_t PCROP2AEndAddr);
+static void               FLASH_OB_PCROP2BConfig(uint32_t PCROP2BStartAddr, uint32_t PCROP2BEndAddr);
+static void               FLASH_OB_GetPCROP2A(uint32_t *PCROP2AStartAddr, uint32_t *PCROP2AEndAddr);
+static void               FLASH_OB_GetPCROP2B(uint32_t *PCROP2BStartAddr, uint32_t *PCROP2BEndAddr);
+#endif /* FLASH_DBANK_SUPPORT */
+#endif /* FLASH_PCROP_SUPPORT */
+#if defined(FLASH_SECURABLE_MEMORY_SUPPORT)
+#if defined(FLASH_DBANK_SUPPORT)
+static void               FLASH_OB_SecMemConfig(uint32_t BootEntry, uint32_t SecSize, uint32_t SecSize2);
+static void               FLASH_OB_GetSecMem(uint32_t *BootEntry, uint32_t *SecSize, uint32_t *SecSize2);
+#else
+static void               FLASH_OB_SecMemConfig(uint32_t BootEntry, uint32_t SecSize);
+static void               FLASH_OB_GetSecMem(uint32_t *BootEntry, uint32_t *SecSize);
+#endif /* FLASH_DBANK_SUPPORT */
+#endif /* FLASH_SECURABLE_MEMORY_SUPPORT */
+/**
+  * @}
+  */
+
+/* Exported functions -------------------------------------------------------*/
+/** @defgroup FLASHEx_Exported_Functions FLASH Extended Exported Functions
+  * @{
+  */
+
+/** @defgroup FLASHEx_Exported_Functions_Group1 Extended IO operation functions
+  *  @brief   Extended IO operation functions
+  *
+@verbatim
+ ===============================================================================
+                ##### Extended programming operation functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to manage the Extended FLASH
+    programming operations Operations.
+
+@endverbatim
+  * @{
+  */
+/**
+  * @brief  Perform a mass erase or erase the specified FLASH memory pages.
+  * @param[in]  pEraseInit Pointer to an @ref FLASH_EraseInitTypeDef structure that
+  *         contains the configuration information for the erasing.
+  * @param[out]  PageError Pointer to variable that contains the configuration
+  *         information on faulty page in case of error (0xFFFFFFFF means that all
+  *         the pages have been correctly erased)
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
+{
+  HAL_StatusTypeDef status;
+  uint32_t index;
+
+  /* Check the parameters */
+  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
+
+  /* Process Locked */
+  __HAL_LOCK(&pFlash);
+
+  /* Reset error code */
+  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
+
+  /* Wait for last operation to be completed */
+  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
+
+  if (status == HAL_OK)
+  {
+#if !defined(FLASH_DBANK_SUPPORT)
+    /* For single bank product force Banks to Bank 1 */
+    pEraseInit->Banks = FLASH_BANK_1;
+#endif /* FLASH_DBANK_SUPPORT */
+
+    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
+    {
+      /* Proceed to Mass Erase */
+      FLASH_MassErase(pEraseInit->Banks);
+
+      /* Wait for last operation to be completed */
+      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
+    }
+    else
+    {
+      /*Initialization of PageError variable*/
+      *PageError = 0xFFFFFFFFU;
+
+      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
+      {
+        /* Start erase page */
+        FLASH_PageErase(pEraseInit->Banks, index);
+
+        /* Wait for last operation to be completed */
+        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
+
+        if (status != HAL_OK)
+        {
+          /* In case of error, stop erase procedure and return the faulty address */
+          *PageError = index;
+          break;
+        }
+      }
+
+      /* If operation is completed or interrupted, disable the Page Erase Bit */
+      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
+    }
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(&pFlash);
+
+  /* return status */
+  return status;
+}
+
+
+/**
+  * @brief  Perform a mass erase or erase the specified FLASH memory pages with interrupt enabled.
+  * @param  pEraseInit Pointer to an @ref FLASH_EraseInitTypeDef structure that
+  *         contains the configuration information for the erasing.
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit)
+{
+  HAL_StatusTypeDef status;
+
+  /* Check the parameters */
+  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
+
+  /* Process Locked */
+  __HAL_LOCK(&pFlash);
+
+  /* Reset error code */
+  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
+
+  /* save procedure for interrupt treatment */
+  pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
+
+  /* Wait for last operation to be completed */
+  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
+
+  if (status != HAL_OK)
+  {
+    /* Process Unlocked */
+    __HAL_UNLOCK(&pFlash);
+  }
+  else
+  {
+#if !defined(FLASH_DBANK_SUPPORT)
+    /* For single bank product force Banks to Bank 1 */
+    pEraseInit->Banks = FLASH_BANK_1;
+#endif /* FLASH_DBANK_SUPPORT */
+    /* Store Bank number */
+    pFlash.Banks = pEraseInit->Banks;
+
+    /* Enable End of Operation and Error interrupts */
+    FLASH->CR |= FLASH_CR_EOPIE | FLASH_CR_ERRIE;
+
+    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
+    {
+      /* Set Page to 0 for Interrupt callback management */
+      pFlash.Page = 0;
+
+      /* Proceed to Mass Erase */
+      FLASH_MassErase(pEraseInit->Banks);
+    }
+    else
+    {
+      /* Erase by page to be done */
+      pFlash.NbPagesToErase = pEraseInit->NbPages;
+      pFlash.Page = pEraseInit->Page;
+
+      /*Erase 1st page and wait for IT */
+      FLASH_PageErase(pEraseInit->Banks, pEraseInit->Page);
+    }
+  }
+
+  /* return status */
+  return status;
+}
+
+/**
+  * @brief  Program Option bytes.
+  * @param  pOBInit Pointer to an @ref FLASH_OBProgramInitTypeDef structure that
+  *         contains the configuration information for the programming.
+  * @note   To configure any option bytes, the option lock bit OPTLOCK must be
+  *         cleared with the call of @ref HAL_FLASH_OB_Unlock() function.
+  * @note   New option bytes configuration will be taken into account only
+  *         - after an option bytes launch through the call of @ref HAL_FLASH_OB_Launch()
+  *         - a Power On Reset
+  *         - an exit from Standby or Shutdown mode.
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
+{
+  uint32_t optr;
+  HAL_StatusTypeDef status;
+
+  /* Check the parameters */
+  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));
+
+  /* Process Locked */
+  __HAL_LOCK(&pFlash);
+
+  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
+
+  /* Write protection configuration */
+  if ((pOBInit->OptionType & OPTIONBYTE_WRP) != 0x00U)
+  {
+    /* Configure of Write protection on the selected area */
+    FLASH_OB_WRPConfig(pOBInit->WRPArea, pOBInit->WRPStartOffset, pOBInit->WRPEndOffset);
+  }
+
+  /* Option register */
+  if ((pOBInit->OptionType & (OPTIONBYTE_RDP | OPTIONBYTE_USER)) == (OPTIONBYTE_RDP | OPTIONBYTE_USER))
+  {
+    /* Fully modify OPTR register with RDP & user data */
+    FLASH_OB_OptrConfig(pOBInit->USERType, pOBInit->USERConfig, pOBInit->RDPLevel);
+  }
+  else if ((pOBInit->OptionType & OPTIONBYTE_RDP) != 0x00U)
+  {
+    /* Only modify RDP so get current user data */
+    optr = FLASH_OB_GetUser();
+    FLASH_OB_OptrConfig(optr, optr, pOBInit->RDPLevel);
+  }
+  else if ((pOBInit->OptionType & OPTIONBYTE_USER) != 0x00U)
+  {
+    /* Only modify user so get current RDP level */
+    optr = FLASH_OB_GetRDP();
+    FLASH_OB_OptrConfig(pOBInit->USERType, pOBInit->USERConfig, optr);
+  }
+  else
+  {
+    /* nothing to do */
+  }
+
+#if defined(FLASH_PCROP_SUPPORT)
+  /* PCROP Configuration */
+  if ((pOBInit->OptionType & OPTIONBYTE_PCROP) != 0x00U)
+  {
+    /* Check the parameters */
+    assert_param(IS_OB_PCROP_CONFIG(pOBInit->PCROPConfig));
+
+    if ((pOBInit->PCROPConfig & (OB_PCROP_ZONE_A | OB_PCROP_RDP_ERASE)) != 0x00U)
+    {
+      /* Configure the 1A Proprietary code readout protection */
+      FLASH_OB_PCROP1AConfig(pOBInit->PCROPConfig, pOBInit->PCROP1AStartAddr, pOBInit->PCROP1AEndAddr);
+    }
+
+    if ((pOBInit->PCROPConfig & OB_PCROP_ZONE_B) != 0x00U)
+    {
+      /* Configure the 1B Proprietary code readout protection */
+      FLASH_OB_PCROP1BConfig(pOBInit->PCROP1BStartAddr, pOBInit->PCROP1BEndAddr);
+    }
+
+#if defined(FLASH_DBANK_SUPPORT)
+    if ((pOBInit->PCROPConfig & OB_PCROP_ZONE2_A) != 0x00U)
+    {
+      /* Configure the 2A Proprietary code readout protection */
+      FLASH_OB_PCROP2AConfig(pOBInit->PCROP2AStartAddr, pOBInit->PCROP2AEndAddr);
+    }
+
+    if ((pOBInit->PCROPConfig & OB_PCROP_ZONE2_B) != 0x00U)
+    {
+      /* Configure the 2B Proprietary code readout protection */
+      FLASH_OB_PCROP2BConfig(pOBInit->PCROP2BStartAddr, pOBInit->PCROP2BEndAddr);
+    }
+#endif /* FLASH_DBANK_SUPPORT */
+  }
+#endif /* FLASH_PCROP_SUPPORT */
+
+#if defined(FLASH_SECURABLE_MEMORY_SUPPORT)
+  /* Securable Memory Area Configuration */
+  if ((pOBInit->OptionType & OPTIONBYTE_SEC) != 0x00U)
+  {
+#if defined(FLASH_DBANK_SUPPORT)
+    /* Configure the securable memory area protection */
+    FLASH_OB_SecMemConfig(pOBInit->BootEntryPoint, pOBInit->SecSize, pOBInit->SecSize2);
+#else
+    /* Configure the securable memory area protection */
+    FLASH_OB_SecMemConfig(pOBInit->BootEntryPoint, pOBInit->SecSize);
+#endif /* FLASH_DBANK_SUPPORT */
+  }
+#endif /* FLASH_SECURABLE_MEMORY_SUPPORT */
+
+  /* Wait for last operation to be completed */
+  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
+
+  if (status == HAL_OK)
+  {
+    /* Set OPTSTRT Bit */
+    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
+
+    /* Wait for last operation to be completed */
+    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
+
+    /* If the option byte program operation is completed, disable the OPTSTRT Bit */
+    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(&pFlash);
+
+  /* return status */
+  return status;
+}
+
+/**
+  * @brief  Get the Option bytes configuration.
+  * @note   warning: this API only read flash register, it does not reflect any
+  *         change that would have been programmed between previous Option byte
+  *         loading and current call.
+  * @param  pOBInit Pointer to an @ref FLASH_OBProgramInitTypeDef structure that contains the
+  *                  configuration information. The fields pOBInit->WRPArea should
+  *                  indicate which area is requested for the WRP.
+  * @retval None
+  */
+void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
+{
+  pOBInit->OptionType = OPTIONBYTE_ALL;
+
+  /* Get write protection on the selected area */
+  FLASH_OB_GetWRP(pOBInit->WRPArea, &(pOBInit->WRPStartOffset), &(pOBInit->WRPEndOffset));
+
+  /* Get Read protection level */
+  pOBInit->RDPLevel = FLASH_OB_GetRDP();
+
+  /* Get the user option bytes */
+  pOBInit->USERConfig = FLASH_OB_GetUser();
+  pOBInit->USERType = OB_USER_ALL;
+
+#if defined(FLASH_PCROP_SUPPORT)
+  /* Get the Proprietary code readout protection */
+  FLASH_OB_GetPCROP1A(&(pOBInit->PCROPConfig), &(pOBInit->PCROP1AStartAddr), &(pOBInit->PCROP1AEndAddr));
+  FLASH_OB_GetPCROP1B(&(pOBInit->PCROP1BStartAddr), &(pOBInit->PCROP1BEndAddr));
+  pOBInit->PCROPConfig |= (OB_PCROP_ZONE_A | OB_PCROP_ZONE_B);
+#if defined(FLASH_DBANK_SUPPORT)
+  FLASH_OB_GetPCROP2A(&(pOBInit->PCROP2AStartAddr), &(pOBInit->PCROP2AEndAddr));
+  FLASH_OB_GetPCROP2B(&(pOBInit->PCROP2BStartAddr), &(pOBInit->PCROP2BEndAddr));
+  pOBInit->PCROPConfig |= (OB_PCROP_ZONE2_A | OB_PCROP_ZONE2_B);
+#endif /* FLASH_DBANK_SUPPORT */
+#endif /* FLASH_PCROP_SUPPORT */
+
+#if defined(FLASH_SECURABLE_MEMORY_SUPPORT)
+#if defined(FLASH_DBANK_SUPPORT)
+  /* Get the Securable Memory Area protection */
+  FLASH_OB_GetSecMem(&(pOBInit->BootEntryPoint), &(pOBInit->SecSize), &(pOBInit->SecSize2));
+#else
+  /* Get the Securable Memory Area protection */
+  FLASH_OB_GetSecMem(&(pOBInit->BootEntryPoint), &(pOBInit->SecSize));
+#endif /* FLASH_DBANK_SUPPORT */
+#endif /* FLASH_SECURABLE_MEMORY_SUPPORT */
+}
+
+#if defined(FLASH_ACR_DBG_SWEN)
+/**
+  * @brief  Enable Debugger.
+  * @note   After calling this API, flash interface allow debugger intrusion.
+  * @retval None
+  */
+void HAL_FLASHEx_EnableDebugger(void)
+{
+  FLASH->ACR |= FLASH_ACR_DBG_SWEN;
+}
+
+
+/**
+  * @brief  Disable Debugger.
+  * @note   After calling this API, Debugger is disabled: it is no more possible to
+  *         break, see CPU register, etc...
+  * @retval None
+  */
+void HAL_FLASHEx_DisableDebugger(void)
+{
+  FLASH->ACR &= ~FLASH_ACR_DBG_SWEN;
+}
+#endif /* FLASH_ACR_DBG_SWEN */
+
+/**
+  * @brief  Flash Empty check
+  * @note   This API checks if first location in Flash is programmed or not.
+  *         This check is done once by Option Byte Loader.
+  * @retval 0 if 1st location is not programmed else
+  */
+uint32_t HAL_FLASHEx_FlashEmptyCheck(void)
+{
+  return ((FLASH->ACR & FLASH_ACR_PROGEMPTY));
+}
+
+
+/**
+  * @brief  Force Empty check value.
+  * @note   Allows to modify program empty check value in order to force this
+  *         infrmation in Flash Interface, for all next reset that do not launch
+  *         Option Byte Loader.
+  * @param  FlashEmpty this parameter can be a value of @ref FLASHEx_Empty_Check
+  * @retval None
+  */
+void HAL_FLASHEx_ForceFlashEmpty(uint32_t FlashEmpty)
+{
+  uint32_t acr;
+  assert_param(IS_FLASH_EMPTY_CHECK(FlashEmpty));
+
+  acr = (FLASH->ACR & ~FLASH_ACR_PROGEMPTY);
+  FLASH->ACR = (acr | FlashEmpty);
+}
+
+
+#if defined(FLASH_SECURABLE_MEMORY_SUPPORT)
+/**
+  * @brief  Securable memory area protection enable
+  * @param  Banks Select Bank to be secured.
+  *         This parameter can be a value of @ref FLASH_Banks
+  * @note   On some devices, there is only 1 bank so parameter has to be set FLASH_BANK_1.
+  * @note   This API locks Securable memory area which is defined in SEC_SIZE option byte
+  *         (that can be retrieved calling HAL_FLASHEx_OBGetConfig API and checking
+  *         Secsize).
+  * @note   SEC_PROT bit can only be set, it will be reset by system reset.
+  * @retval None
+  */
+void HAL_FLASHEx_EnableSecMemProtection(uint32_t Banks)
+{
+#if defined(FLASH_DBANK_SUPPORT)
+  assert_param(IS_FLASH_BANK(Banks));
+
+  if (Banks == (FLASH_BANK_2  | FLASH_BANK_1))
+  {
+    FLASH->CR |= (FLASH_CR_SEC_PROT2 | FLASH_CR_SEC_PROT);
+  }
+  else if (Banks == FLASH_BANK_2)
+  {
+    FLASH->CR |= FLASH_CR_SEC_PROT2;
+  }
+  else
+#else
+  UNUSED(Banks);
+#endif /* FLASH_DBANK_SUPPORT */
+  {
+    FLASH->CR |= FLASH_CR_SEC_PROT;
+  }
+}
+#endif /* FLASH_SECURABLE_MEMORY_SUPPORT */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+/** @addtogroup FLASHEx_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief  Mass erase of FLASH memory.
+  * @param  Banks: Banks to be erased
+  *         This parameter can be a combination of the following values:
+  *            @arg FLASH_BANK_1: Bank1 to be erased
+  *            @arg FLASH_BANK_2: Bank2 to be erased*
+  * @note (*) availability depends on devices
+  * @retval None
+  */
+static void FLASH_MassErase(uint32_t Banks)
+{
+  /* Check the parameters */
+  assert_param(IS_FLASH_BANK(Banks));
+
+  /* Set the Mass Erase Bit and start bit */
+  FLASH->CR |= (FLASH_CR_STRT | Banks);
+}
+
+/**
+  * @brief  Erase the specified FLASH memory page.
+  * @param  Banks: Banks to be erased
+  *         This parameter can one of the following values:
+  *            @arg FLASH_BANK_1: Bank1 to be erased
+  *            @arg FLASH_BANK_2: Bank2 to be erased*
+  * @param  Page FLASH page to erase
+  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
+  * @note (*) availability depends on devices
+  * @retval None
+  */
+void FLASH_PageErase(uint32_t Banks, uint32_t Page)
+{
+  uint32_t tmp;
+
+  /* Check the parameters */
+  assert_param(IS_FLASH_BANK(Banks));
+  assert_param(IS_FLASH_PAGE(Page));
+
+  /* Get configuration register, then clear page number */
+  tmp = (FLASH->CR & ~FLASH_CR_PNB);
+
+#if defined(FLASH_DBANK_SUPPORT)
+  /* Check if page has to be erased in bank 1 or 2 */
+  if (Banks != FLASH_BANK_1)
+  {
+    tmp |= FLASH_CR_BKER;
+  }
+  else
+  {
+    tmp &= ~FLASH_CR_BKER;
+  }
+#endif /* FLASH_DBANK_SUPPORT */
+
+  /* Set page number, Page Erase bit & Start bit */
+  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
+}
+
+/**
+  * @brief  Flush the instruction cache.
+  * @retval None
+  */
+void FLASH_FlushCaches(void)
+{
+  /* Flush instruction cache  */
+  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
+  {
+    /* Disable instruction cache  */
+    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
+    /* Reset instruction cache */
+    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
+    /* Enable instruction cache */
+    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
+  }
+}
+
+
+/**
+  * @brief  Configure the write protection of the desired pages.
+  * @note   When WRP is active in a zone, it cannot be erased or programmed.
+  *         Consequently, a software mass erase cannot be performed if one zone
+  *         is write-protected.
+  * @note   When the memory read protection level is selected (RDP level = 1),
+  *         it is not possible to program or erase Flash memory if the CPU debug
+  *         features are connected (JTAG or single wire) or boot code is being
+  *         executed from RAM or System flash, even if WRP is not activated.
+  * @param  WRPArea  Specifies the area to be configured.
+  *         This parameter can be one of the following values:
+  *           @arg @ref OB_WRPAREA_ZONE_A Flash Zone A
+  *           @arg @ref OB_WRPAREA_ZONE_B Flash Zone B
+  *           @arg @ref OB_WRPAREA_ZONE2_A Flash Bank 2 Zone A (*)
+  *           @arg @ref OB_WRPAREA_ZONE2_B Flash Bank 2 Zone B (*)
+  * @note  (*) availability depends on devices
+  * @param  WRPStartOffset  Specifies the start page of the write protected area
+  *         This parameter can be page number between 0 and (max number of pages in the Flash Bank - 1)
+  * @param  WRDPEndOffset  Specifies the end page of the write protected area
+  *         This parameter can be page number between WRPStartOffset and (max number of pages in the Flash Bank - 1)
+  * @retval None
+  */
+static void FLASH_OB_WRPConfig(uint32_t WRPArea, uint32_t WRPStartOffset, uint32_t WRDPEndOffset)
+{
+  /* Check the parameters */
+  assert_param(IS_OB_WRPAREA(WRPArea));
+  assert_param(IS_FLASH_PAGE(WRPStartOffset));
+  assert_param(IS_FLASH_PAGE(WRDPEndOffset));
+
+  /* Configure the write protected area */
+  if (WRPArea == OB_WRPAREA_ZONE_A)
+  {
+    FLASH->WRP1AR = ((WRDPEndOffset << FLASH_WRP1AR_WRP1A_END_Pos) | WRPStartOffset);
+  }
+#if defined(FLASH_DBANK_SUPPORT)
+  else if (WRPArea == OB_WRPAREA_ZONE2_A)
+  {
+    FLASH->WRP2AR = ((WRDPEndOffset << FLASH_WRP2AR_WRP2A_END_Pos) | WRPStartOffset);
+  }
+  else if (WRPArea == OB_WRPAREA_ZONE2_B)
+  {
+    FLASH->WRP2BR = ((WRDPEndOffset << FLASH_WRP2BR_WRP2B_END_Pos) | WRPStartOffset);
+  }
+#endif /* FLASH_DBANK_SUPPORT */
+  else
+  {
+    FLASH->WRP1BR = ((WRDPEndOffset << FLASH_WRP1BR_WRP1B_END_Pos) | WRPStartOffset);
+  }
+}
+
+/**
+  * @brief  Return the FLASH Write Protection Option Bytes value.
+  * @param[in]  WRPArea Specifies the area to be returned.
+  *             This parameter can be one of the following values:
+  *               @arg @ref OB_WRPAREA_ZONE_A Flash Zone A
+  *               @arg @ref OB_WRPAREA_ZONE_B Flash Zone B
+  *               @arg @ref OB_WRPAREA_ZONE2_A Flash Bank 2 Zone A (*)
+  *               @arg @ref OB_WRPAREA_ZONE2_B Flash Bank 2 Zone B (*)
+  * @note  (*) availability depends on devices
+  * @param[out]  WRPStartOffset  Specifies the address where to copied the start page
+  *                         of the write protected area
+  * @param[out]  WRDPEndOffset  Dpecifies the address where to copied the end page of
+  *                        the write protected area
+  * @retval None
+  */
+static void FLASH_OB_GetWRP(uint32_t WRPArea, uint32_t *WRPStartOffset, uint32_t *WRDPEndOffset)
+{
+  /* Check the parameters */
+  assert_param(IS_OB_WRPAREA(WRPArea));
+
+  /* Get the configuration of the write protected area */
+  if (WRPArea == OB_WRPAREA_ZONE_A)
+  {
+    *WRPStartOffset = READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_STRT);
+    *WRDPEndOffset = (READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_END) >> FLASH_WRP1AR_WRP1A_END_Pos);
+  }
+#if defined(FLASH_DBANK_SUPPORT)
+  else if (WRPArea == OB_WRPAREA_ZONE2_A)
+  {
+    *WRPStartOffset = READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_STRT);
+    *WRDPEndOffset = (READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_END) >> FLASH_WRP2AR_WRP2A_END_Pos);
+  }
+  else if (WRPArea == OB_WRPAREA_ZONE2_B)
+  {
+    *WRPStartOffset = READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_STRT);
+    *WRDPEndOffset = (READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_END) >> FLASH_WRP2BR_WRP2B_END_Pos);
+  }
+#endif /* FLASH_DBANK_SUPPORT */
+  else
+  {
+    *WRPStartOffset = READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_STRT);
+    *WRDPEndOffset = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_END) >> FLASH_WRP1BR_WRP1B_END_Pos);
+  }
+}
+
+/**
+  * @brief  Set user & RDP configuration
+  * @note   !!! Warning : When enabling OB_RDP level 2 it is no more possible
+  *         to go back to level 1 or 0 !!!
+  * @param  UserType  The FLASH User Option Bytes to be modified.
+  *         This parameter can be a combination of @ref FLASH_OB_USER_Type
+  * @param  UserConfig  The FLASH User Option Bytes values.
+  *         This parameter can be a combination of:
+  *           @arg @ref FLASH_OB_USER_BOR_ENABLE(*)
+  *           @arg @ref FLASH_OB_USER_BOR_LEVEL(*)
+  *           @arg @ref FLASH_OB_USER_RESET_CONFIG(*)
+  *           @arg @ref FLASH_OB_USER_nRST_STOP
+  *           @arg @ref FLASH_OB_USER_nRST_STANDBY
+  *           @arg @ref FLASH_OB_USER_nRST_SHUTDOWN(*)
+  *           @arg @ref FLASH_OB_USER_IWDG_SW
+  *           @arg @ref FLASH_OB_USER_IWDG_STOP
+  *           @arg @ref FLASH_OB_USER_IWDG_STANDBY
+  *           @arg @ref FLASH_OB_USER_WWDG_SW
+  *           @arg @ref FLASH_OB_USER_SRAM_PARITY
+  *           @arg @ref FLASH_OB_USER_BANK_SWAP(*)
+  *           @arg @ref FLASH_OB_USER_DUAL_BANK(*)
+  *           @arg @ref FLASH_OB_USER_nBOOT_SEL
+  *           @arg @ref FLASH_OB_USER_nBOOT1
+  *           @arg @ref FLASH_OB_USER_nBOOT0
+  *           @arg @ref FLASH_OB_USER_INPUT_RESET_HOLDER(*)
+  * @param  RDPLevel  specifies the read protection level.
+  *         This parameter can be one of the following values:
+  *           @arg @ref OB_RDP_LEVEL_0 No protection
+  *           @arg @ref OB_RDP_LEVEL_1 Memory Read protection
+  *           @arg @ref OB_RDP_LEVEL_2 Full chip protection
+  * @note  (*) availability depends on devices
+  * @retval None
+  */
+static void FLASH_OB_OptrConfig(uint32_t UserType, uint32_t UserConfig, uint32_t RDPLevel)
+{
+  uint32_t optr;
+
+  /* Check the parameters */
+  assert_param(IS_OB_USER_TYPE(UserType));
+  assert_param(IS_OB_USER_CONFIG(UserType, UserConfig));
+  assert_param(IS_OB_RDP_LEVEL(RDPLevel));
+
+  /* Configure the RDP level in the option bytes register */
+  optr = FLASH->OPTR;
+  optr &= ~(UserType | FLASH_OPTR_RDP);
+  FLASH->OPTR = (optr | UserConfig | RDPLevel);
+}
+
+/**
+  * @brief  Return the FLASH Read Protection level.
+  * @retval FLASH ReadOut Protection Status:
+  *         This return value can be one of the following values:
+  *           @arg @ref OB_RDP_LEVEL_0 No protection
+  *           @arg @ref OB_RDP_LEVEL_1 Read protection of the memory
+  *           @arg @ref OB_RDP_LEVEL_2 Full chip protection
+  */
+static uint32_t FLASH_OB_GetRDP(void)
+{
+  uint32_t rdplvl = READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP);
+
+  if ((rdplvl != OB_RDP_LEVEL_0) && (rdplvl != OB_RDP_LEVEL_2))
+  {
+    return (OB_RDP_LEVEL_1);
+  }
+  else
+  {
+    return rdplvl;
+  }
+}
+
+/**
+  * @brief  Return the FLASH User Option Byte value.
+  * @retval The FLASH User Option Bytes values. It will be a combination of all the following values:
+  *           @arg @ref FLASH_OB_USER_BOR_ENABLE(*)
+  *           @arg @ref FLASH_OB_USER_BOR_LEVEL(*)
+  *           @arg @ref FLASH_OB_USER_RESET_CONFIG(*)
+  *           @arg @ref FLASH_OB_USER_nRST_STOP
+  *           @arg @ref FLASH_OB_USER_nRST_STANDBY
+  *           @arg @ref FLASH_OB_USER_nRST_SHUTDOWN(*)
+  *           @arg @ref FLASH_OB_USER_IWDG_SW
+  *           @arg @ref FLASH_OB_USER_IWDG_STOP
+  *           @arg @ref FLASH_OB_USER_IWDG_STANDBY
+  *           @arg @ref FLASH_OB_USER_WWDG_SW
+  *           @arg @ref FLASH_OB_USER_SRAM_PARITY
+  *           @arg @ref FLASH_OB_USER_BANK_SWAP(*)
+  *           @arg @ref FLASH_OB_USER_DUAL_BANK(*)
+  *           @arg @ref FLASH_OB_USER_nBOOT_SEL
+  *           @arg @ref FLASH_OB_USER_nBOOT1
+  *           @arg @ref FLASH_OB_USER_nBOOT0
+  *           @arg @ref FLASH_OB_USER_INPUT_RESET_HOLDER(*)
+  * @note  (*) availability depends on devices
+  */
+static uint32_t FLASH_OB_GetUser(void)
+{
+  uint32_t user = ((FLASH->OPTR & ~FLASH_OPTR_RDP) & OB_USER_ALL);
+  return user;
+}
+
+#if defined(FLASH_PCROP_SUPPORT)
+/**
+  * @brief  Configure the 1A Proprietary code readout protection & erase configuration on RDP regression.
+  * @note   It is recommended to align PCROP zone with page granularity when using PCROP_RDP or avoid
+  *         having some executable code in a page where PCROP zone starts or ends.
+  * @note   Minimum PCROP area size is 2 times the chosen granularity: PCROPA_STRT and PCROPA_END.
+  *         So if the requirement is to be able to read-protect 1KB areas, the ROP granularity
+  *         has to be set to 512 Bytes
+  * @param  PCROPConfig  specifies the erase configuration (OB_PCROP_RDP_NOT_ERASE or OB_PCROP_RDP_ERASE)
+  *         on RDP level 1 regression.
+  * @param  PCROP1AStartAddr Specifies the Zone 1A Start address of the Proprietary code readout protection
+  *          This parameter can be an address between begin and end of the flash
+  * @param  PCROP1AEndAddr Specifies the Zone 1A end address of the Proprietary code readout protection
+  *          This parameter can be an address between PCROP1AStartAddr and end of the flash
+  * @retval None
+  */
+static void FLASH_OB_PCROP1AConfig(uint32_t PCROPConfig, uint32_t PCROP1AStartAddr, uint32_t PCROP1AEndAddr)
+{
+  uint32_t startoffset;
+  uint32_t endoffset;
+  uint32_t pcrop1aend;
+  uint32_t ropbase;
+
+  /* Check the parameters */
+  assert_param(IS_OB_PCROP_CONFIG(PCROPConfig));
+
+#if defined(FLASH_DBANK_SUPPORT)
+  /* Check if banks are swapped (valid if only one bank) */
+  if (((FLASH->OPTR & FLASH_OPTR_nSWAP_BANK) != FLASH_OPTR_nSWAP_BANK) && (FLASH_BANK_NB == 2U))
+  {
+    /* Check the parameters */
+    assert_param(IS_FLASH_MAIN_SECONDHALF_MEM_ADDRESS(PCROP1AStartAddr));
+    assert_param(IS_FLASH_MAIN_SECONDHALF_MEM_ADDRESS(PCROP1AEndAddr));
+
+    /* Bank swap, bank 1 read only protection is on second half of Flash */
+    ropbase = (FLASH_BASE + FLASH_BANK_SIZE);
+  }
+  else
+#endif /* FLASH_DBANK_SUPPORT */
+  {
+    /* Check the parameters */
+    assert_param(IS_FLASH_MAIN_FIRSTHALF_MEM_ADDRESS(PCROP1AStartAddr));
+    assert_param(IS_FLASH_MAIN_FIRSTHALF_MEM_ADDRESS(PCROP1AEndAddr));
+
+    /* No Bank swap, bank 1 read only protection is on first half of Flash */
+    ropbase = FLASH_BASE;
+  }
+
+  /* get pcrop 1A end register */
+  pcrop1aend = FLASH->PCROP1AER;
+
+  /* Configure the Proprietary code readout protection offset */
+  if ((PCROPConfig & OB_PCROP_ZONE_A) != 0x00U)
+  {
+    /* Compute offset depending on pcrop granularity */
+    startoffset = ((PCROP1AStartAddr - ropbase) >> FLASH_PCROP_GRANULARITY_OFFSET);
+    endoffset = ((PCROP1AEndAddr - ropbase) >> FLASH_PCROP_GRANULARITY_OFFSET);
+
+    /* Set Zone A start offset */
+    FLASH->PCROP1ASR = startoffset;
+
+    /* Set Zone A end offset */
+    pcrop1aend &= ~FLASH_PCROP1AER_PCROP1A_END;
+    pcrop1aend |= endoffset;
+  }
+
+  /* Set RDP erase protection if needed. This bit is only set & will be reset by mass erase */
+  if ((PCROPConfig & OB_PCROP_RDP_ERASE) != 0x00U)
+  {
+    pcrop1aend |= FLASH_PCROP1AER_PCROP_RDP;
+  }
+
+  /* set 1A End register */
+  FLASH->PCROP1AER = pcrop1aend;
+}
+
+/**
+  * @brief  Configure the 1B Proprietary code readout protection.
+  * @note   It is recommended to align PCROP zone with page granularity when using PCROP_RDP or avoid
+  *         having some executable code in a page where PCROP zone starts or ends.
+  * @note   Minimum PCROP area size is 2 times the chosen granularity: PCROPB_STRT and PCROPB_END.
+  *         So if the requirement is to be able to read-protect 1KB areas, the ROP granularity
+  *         has to be set to 512 Bytes
+  * @param  PCROP1BStartAddr  Specifies the Zone 1B Start address of the Proprietary code readout protection
+  *         This parameter can be an address between begin and end of the flash
+  * @param  PCROP1BEndAddr  Specifies the Zone 1B end address of the Proprietary code readout protection
+  *         This parameter can be an address between PCROP1BStartAddr and end of the flash
+  * @retval None
+  */
+static void FLASH_OB_PCROP1BConfig(uint32_t PCROP1BStartAddr, uint32_t PCROP1BEndAddr)
+{
+  uint32_t startoffset;
+  uint32_t endoffset;
+  uint32_t ropbase;
+
+#if defined(FLASH_DBANK_SUPPORT)
+  /* Check if banks are swapped (valid if only one bank) */
+  if (((FLASH->OPTR & FLASH_OPTR_nSWAP_BANK) != FLASH_OPTR_nSWAP_BANK) && (FLASH_BANK_NB == 2U))
+  {
+    /* Check the parameters */
+    assert_param(IS_FLASH_MAIN_SECONDHALF_MEM_ADDRESS(PCROP1BStartAddr));
+    assert_param(IS_FLASH_MAIN_SECONDHALF_MEM_ADDRESS(PCROP1BEndAddr));
+
+    /* Bank swap, bank 1 read only protection is on second half of Flash */
+    ropbase = (FLASH_BASE + FLASH_BANK_SIZE);
+  }
+  else
+#endif /* FLASH_DBANK_SUPPORT */
+  {
+    /* Check the parameters */
+    assert_param(IS_FLASH_MAIN_FIRSTHALF_MEM_ADDRESS(PCROP1BStartAddr));
+    assert_param(IS_FLASH_MAIN_FIRSTHALF_MEM_ADDRESS(PCROP1BEndAddr));
+
+    /* No Bank swap, bank 1 read only protection is on first half of Flash */
+    ropbase = FLASH_BASE;
+  }
+
+  /* Configure the Proprietary code readout protection offset */
+  startoffset = ((PCROP1BStartAddr - ropbase) >> FLASH_PCROP_GRANULARITY_OFFSET);
+  endoffset = ((PCROP1BEndAddr - ropbase) >> FLASH_PCROP_GRANULARITY_OFFSET);
+
+  /* Set Zone B start offset */
+  FLASH->PCROP1BSR = startoffset;
+  /* Set Zone B end offset */
+  FLASH->PCROP1BER = endoffset;
+}
+
+/**
+  * @brief  Return the FLASH PCROP Protection Option Bytes value.
+  * @param  PCROPConfig [out]  specifies the configuration of PCROP_RDP option.
+  * @param  PCROP1AStartAddr [out]  Specifies the address where to copied the start address
+  *         of the 1A Proprietary code readout protection
+  * @param  PCROP1AEndAddr [out]  Specifies the address where to copied the end address of
+  *         the 1A Proprietary code readout protection
+  * @retval None
+  */
+static void FLASH_OB_GetPCROP1A(uint32_t *PCROPConfig, uint32_t *PCROP1AStartAddr, uint32_t *PCROP1AEndAddr)
+{
+  uint32_t pcrop;
+  uint32_t ropbase;
+
+#if defined(FLASH_DBANK_SUPPORT)
+  /* Check if banks are swapped (valid if only one bank) */
+  if (((FLASH->OPTR & FLASH_OPTR_nSWAP_BANK) != FLASH_OPTR_nSWAP_BANK) && (FLASH_BANK_NB == 2U))
+  {
+    /* Bank swap, bank 1 read only protection is on second half of Flash */
+    ropbase = (FLASH_BASE + FLASH_BANK_SIZE);
+  }
+  else
+#endif /* FLASH_DBANK_SUPPORT */
+  {
+    /* No Bank swap, bank 1 read only protection is on first half of Flash */
+    ropbase = FLASH_BASE;
+  }
+
+  pcrop = (FLASH->PCROP1ASR & FLASH_PCROP1ASR_PCROP1A_STRT);
+  *PCROP1AStartAddr = (pcrop << FLASH_PCROP_GRANULARITY_OFFSET);
+  *PCROP1AStartAddr += ropbase;
+
+  pcrop = FLASH->PCROP1AER;
+  *PCROP1AEndAddr = ((pcrop & FLASH_PCROP1AER_PCROP1A_END) << FLASH_PCROP_GRANULARITY_OFFSET);
+  *PCROP1AEndAddr += (ropbase + FLASH_PCROP_GRANULARITY - 1U);
+
+  *PCROPConfig &= ~OB_PCROP_RDP_ERASE;
+  *PCROPConfig |= (pcrop & FLASH_PCROP1AER_PCROP_RDP);
+}
+
+/**
+  * @brief  Return the FLASH PCROP Protection Option Bytes value.
+  * @param  PCROP1BStartAddr [out]  Specifies the address where to copied the start address
+  *         of the 1B Proprietary code readout protection
+  * @param  PCROP1BEndAddr [out]  Specifies the address where to copied the end address of
+  *         the 1B Proprietary code readout protection
+  * @retval None
+  */
+static void FLASH_OB_GetPCROP1B(uint32_t *PCROP1BStartAddr, uint32_t *PCROP1BEndAddr)
+{
+  uint32_t pcrop;
+  uint32_t ropbase;
+
+#if defined(FLASH_DBANK_SUPPORT)
+  /* Check if banks are swapped (valid if only one bank) */
+  if (((FLASH->OPTR & FLASH_OPTR_nSWAP_BANK) != FLASH_OPTR_nSWAP_BANK) && (FLASH_BANK_NB == 2U))
+  {
+    /* Bank swap, bank 1 read only protection is on second half of Flash */
+    ropbase = (FLASH_BASE + FLASH_BANK_SIZE);
+  }
+  else
+#endif /* FLASH_DBANK_SUPPORT */
+  {
+    /* No Bank swap, bank 1 read only protection is on first half of Flash */
+    ropbase = FLASH_BASE;
+  }
+
+  pcrop = (FLASH->PCROP1BSR & FLASH_PCROP1BSR_PCROP1B_STRT);
+  *PCROP1BStartAddr = (pcrop << FLASH_PCROP_GRANULARITY_OFFSET);
+  *PCROP1BStartAddr += ropbase;
+
+  pcrop = (FLASH->PCROP1BER & FLASH_PCROP1BER_PCROP1B_END);
+  *PCROP1BEndAddr = (pcrop << FLASH_PCROP_GRANULARITY_OFFSET);
+  *PCROP1BEndAddr += (ropbase + FLASH_PCROP_GRANULARITY - 1U);
+}
+
+#if defined(FLASH_DBANK_SUPPORT)
+/**
+  * @brief  Configure the 2A Proprietary code readout protection.
+  * @note   It is recommended to align PCROP zone with page granularity when using PCROP_RDP or avoid
+  *         having some executable code in a page where PCROP zone starts or ends.
+  * @note   Minimum PCROP area size is 2 times the chosen granularity: PCROPA_STRT and PCROPA_END.
+  *         So if the requirement is to be able to read-protect 1KB areas, the ROP granularity
+  *         has to be set to 512 Bytes
+  * @param  PCROP2AStartAddr  Specifies the Zone 2A Start address of the Proprietary code readout protection
+  *         This parameter can be an address between begin and end of the flash
+  * @param  PCROP2AEndAddr  Specifies the Zone 2A end address of the Proprietary code readout protection
+  *         This parameter can be an address between PCROP2AStartAddr and end of the flash
+  * @retval None
+  */
+static void FLASH_OB_PCROP2AConfig(uint32_t PCROP2AStartAddr, uint32_t PCROP2AEndAddr)
+{
+  uint32_t startoffset;
+  uint32_t endoffset;
+  uint32_t ropbase;
+
+  /* Check if banks are swapped */
+  if ((FLASH->OPTR & FLASH_OPTR_nSWAP_BANK) != 0x00u)
+  {
+    /* Check the parameters */
+    assert_param(IS_FLASH_MAIN_SECONDHALF_MEM_ADDRESS(PCROP2AStartAddr));
+    assert_param(IS_FLASH_MAIN_SECONDHALF_MEM_ADDRESS(PCROP2AEndAddr));
+
+    /* No Bank swap, bank 2 read only protection is on second half of Flash */
+    ropbase = (FLASH_BASE + FLASH_BANK_SIZE);
+  }
+  else
+  {
+    /* Check the parameters */
+    assert_param(IS_FLASH_MAIN_FIRSTHALF_MEM_ADDRESS(PCROP2AStartAddr));
+    assert_param(IS_FLASH_MAIN_FIRSTHALF_MEM_ADDRESS(PCROP2AEndAddr));
+
+    /* Bank swap, bank 2 read only protection is on first half of Flash */
+    ropbase = FLASH_BASE;
+  }
+
+  /* Configure the Proprietary code readout protection offset */
+  startoffset = ((PCROP2AStartAddr - ropbase) >> FLASH_PCROP_GRANULARITY_OFFSET);
+  endoffset = ((PCROP2AEndAddr - ropbase) >> FLASH_PCROP_GRANULARITY_OFFSET);
+
+  /* Set Zone A start offset */
+  FLASH->PCROP2ASR = startoffset;
+  /* Set Zone A end offset */
+  FLASH->PCROP2AER = endoffset;
+}
+
+/**
+  * @brief  Configure the 2B Proprietary code readout protection.
+  * @note   It is recommended to align PCROP zone with page granularity when using PCROP_RDP or avoid
+  *         having some executable code in a page where PCROP zone starts or ends.
+  * @note   Minimum PCROP area size is 2 times the chosen granularity: PCROP_STRT and PCROP_END.
+  *         So if the requirement is to be able to read-protect 1KB areas, the ROP granularity
+  *         has to be set to 512 Bytes
+  * @param  PCROP2BStartAddr  Specifies the Zone 2B Start address of the Proprietary code readout protection
+  *         This parameter can be an address between begin and end of the flash
+  * @param  PCROP2BEndAddr  Specifies the Zone 2B end address of the Proprietary code readout protection
+  *         This parameter can be an address between PCROP2BStartAddr and end of the flash
+  * @retval None
+  */
+static void FLASH_OB_PCROP2BConfig(uint32_t PCROP2BStartAddr, uint32_t PCROP2BEndAddr)
+{
+  uint32_t startoffset;
+  uint32_t endoffset;
+  uint32_t ropbase;
+
+  /* Check if banks are swapped */
+  if ((FLASH->OPTR & FLASH_OPTR_nSWAP_BANK) != 0x00u)
+  {
+    /* Check the parameters */
+    assert_param(IS_FLASH_MAIN_SECONDHALF_MEM_ADDRESS(PCROP2BStartAddr));
+    assert_param(IS_FLASH_MAIN_SECONDHALF_MEM_ADDRESS(PCROP2BEndAddr));
+
+    /* No Bank swap, bank 2 read only protection is on second half of Flash */
+    ropbase = (FLASH_BASE + FLASH_BANK_SIZE);
+  }
+  else
+  {
+    /* Check the parameters */
+    assert_param(IS_FLASH_MAIN_FIRSTHALF_MEM_ADDRESS(PCROP2BStartAddr));
+    assert_param(IS_FLASH_MAIN_FIRSTHALF_MEM_ADDRESS(PCROP2BEndAddr));
+
+    /* Bank swap, bank 2 read only protection is on first half of Flash */
+    ropbase = FLASH_BASE;
+  }
+
+  /* Configure the Proprietary code readout protection offset */
+  startoffset = ((PCROP2BStartAddr - ropbase) >> FLASH_PCROP_GRANULARITY_OFFSET);
+  endoffset = ((PCROP2BEndAddr - ropbase) >> FLASH_PCROP_GRANULARITY_OFFSET);
+
+  /* Set Zone B start offset */
+  FLASH->PCROP2BSR = startoffset;
+  /* Set Zone B end offset */
+  FLASH->PCROP2BER = endoffset;
+}
+
+/**
+  * @brief  Return the FLASH PCROP Protection Option Bytes value.
+  * @param  PCROP2AStartAddr [out]  Specifies the address where to copied the start address
+  *         of the 2A Proprietary code readout protection
+  * @param  PCROP2AEndAddr [out]  Specifies the address where to copied the end address of
+  *         the 2A Proprietary code readout protection
+  * @retval None
+  */
+static void FLASH_OB_GetPCROP2A(uint32_t *PCROP2AStartAddr, uint32_t *PCROP2AEndAddr)
+{
+  uint32_t pcrop;
+  uint32_t ropbase;
+
+  /* Check if banks are swapped */
+  if ((FLASH->OPTR & FLASH_OPTR_nSWAP_BANK) != 0x00u)
+  {
+    /* No Bank swap, bank 2 read only protection is on second half of Flash */
+    ropbase = (FLASH_BASE + FLASH_BANK_SIZE);
+  }
+  else
+  {
+    /* Bank swap, bank 2 read only protection is on first half of Flash */
+    ropbase = FLASH_BASE;
+  }
+
+  pcrop = (FLASH->PCROP2ASR & FLASH_PCROP2ASR_PCROP2A_STRT);
+  *PCROP2AStartAddr = (pcrop << FLASH_PCROP_GRANULARITY_OFFSET);
+  *PCROP2AStartAddr += ropbase;
+
+  pcrop = (FLASH->PCROP2AER & FLASH_PCROP2AER_PCROP2A_END);
+  *PCROP2AEndAddr = (pcrop << FLASH_PCROP_GRANULARITY_OFFSET);
+  *PCROP2AEndAddr += (ropbase + FLASH_PCROP_GRANULARITY - 1U);
+}
+
+/**
+  * @brief  Return the FLASH PCROP Protection Option Bytes value.
+  * @param  PCROP2BStartAddr [out]  Specifies the address where to copied the start address
+  *         of the 2B Proprietary code readout protection
+  * @param  PCROP2BEndAddr [out]  Specifies the address where to copied the end address of
+  *         the 2B Proprietary code readout protection
+  * @retval None
+  */
+static void FLASH_OB_GetPCROP2B(uint32_t *PCROP2BStartAddr, uint32_t *PCROP2BEndAddr)
+{
+  uint32_t pcrop;
+  uint32_t ropbase;
+
+  /* Check if banks are swapped */
+  if ((FLASH->OPTR & FLASH_OPTR_nSWAP_BANK) != 0x00u)
+  {
+    /* No Bank swap, bank 2 read only protection is on second half of Flash */
+    ropbase = (FLASH_BASE + FLASH_BANK_SIZE);
+  }
+  else
+  {
+    /* Bank swap, bank 2 read only protection is on first half of Flash */
+    ropbase = FLASH_BASE;
+  }
+
+  pcrop = (FLASH->PCROP2BSR & FLASH_PCROP2BSR_PCROP2B_STRT);
+  *PCROP2BStartAddr = (pcrop << FLASH_PCROP_GRANULARITY_OFFSET);
+  *PCROP2BStartAddr += ropbase;
+
+  pcrop = (FLASH->PCROP2BER & FLASH_PCROP2BER_PCROP2B_END);
+  *PCROP2BEndAddr = (pcrop << FLASH_PCROP_GRANULARITY_OFFSET);
+  *PCROP2BEndAddr += (ropbase + FLASH_PCROP_GRANULARITY - 1U);
+}
+#endif /* FLASH_DBANK_SUPPORT */
+#endif /* FLASH_PCROP_SUPPORT */
+
+#if defined(FLASH_SECURABLE_MEMORY_SUPPORT)
+#if defined(FLASH_DBANK_SUPPORT)
+/**
+  * @brief  Configure Securable Memory area feature.
+  * @param  BootEntry  specifies if boot scheme is forced to Flash (System or user) or not
+  *         This parameter can be one of the following values:
+  *           @arg @ref OB_BOOT_ENTRY_FORCED_NONE No boot entry forced
+  *           @arg @ref OB_BOOT_ENTRY_FORCED_FLASH Flash selected as unique entry boot
+  * @param  SecSize specifies number of pages to protect as securable memory area, starting from
+  *         beginning of Bank1 (page 0).
+  * @param  SecSize2 specifies number of pages to protect as securable memory area, starting from
+  *         beginning of Bank2 (page 0).
+  * @retval None
+  */
+static void FLASH_OB_SecMemConfig(uint32_t BootEntry, uint32_t SecSize, uint32_t SecSize2)
+{
+  uint32_t secmem;
+
+  /* Check the parameters */
+  assert_param(IS_OB_SEC_BOOT_LOCK(BootEntry));
+  assert_param(IS_OB_SEC_SIZE(SecSize));
+
+  if ((FLASH_BANK_NB == 2U))
+  {
+    assert_param(IS_OB_SEC_SIZE(SecSize2));
+  }
+
+  /* Set securable memory area configuration */
+  secmem = (FLASH->SECR & ~(FLASH_SECR_BOOT_LOCK | FLASH_SECR_SEC_SIZE | FLASH_SECR_SEC_SIZE2));
+  FLASH->SECR = (secmem | BootEntry | SecSize | (SecSize2 << FLASH_SECR_SEC_SIZE2_Pos));
+}
+
+/**
+  * @brief  Return the FLASH Securable memory area protection Option Bytes value.
+  * @param  BootEntry  specifies boot scheme configuration
+  * @param  SecSize specifies number of pages to protect as secure memory area, starting from
+  *         beginning of Bank1 (page 0).
+  * @param  SecSize2 specifies number of pages to protect as secure memory area, starting from
+  *         beginning of Bank2 (page 0).
+  * @retval None
+  */
+static void FLASH_OB_GetSecMem(uint32_t *BootEntry, uint32_t *SecSize, uint32_t *SecSize2)
+{
+  uint32_t secmem = FLASH->SECR;
+
+  *BootEntry = (secmem & FLASH_SECR_BOOT_LOCK);
+  *SecSize = (secmem & FLASH_SECR_SEC_SIZE);
+  *SecSize2 = (secmem & FLASH_SECR_SEC_SIZE2) >> FLASH_SECR_SEC_SIZE2_Pos;
+}
+
+#else
+/**
+  * @brief  Configure Securable Memory area feature.
+  * @param  BootEntry  specifies if boot scheme is forced to Flash (System or user) or not
+  *         This parameter can be one of the following values:
+  *           @arg @ref OB_BOOT_ENTRY_FORCED_NONE No boot entry forced
+  *           @arg @ref OB_BOOT_ENTRY_FORCED_FLASH FLash selected as unique entry boot
+  * @param  SecSize specifies number of pages to protect as securable memory area, starting from
+  *         beginning of the Flash (page 0).
+  * @retval None
+  */
+static void FLASH_OB_SecMemConfig(uint32_t BootEntry, uint32_t SecSize)
+{
+  uint32_t secmem;
+
+  /* Check the parameters */
+  assert_param(IS_OB_SEC_BOOT_LOCK(BootEntry));
+  assert_param(IS_OB_SEC_SIZE(SecSize));
+
+  /* Set securable memory area configuration */
+  secmem = (FLASH->SECR & ~(FLASH_SECR_BOOT_LOCK | FLASH_SECR_SEC_SIZE));
+  FLASH->SECR = (secmem | BootEntry | SecSize);
+}
+
+/**
+  * @brief  Return the FLASH Securable memory area protection Option Bytes value.
+  * @param  BootEntry  specifies boot scheme configuration
+  * @param  SecSize specifies number of pages to protect as secure memory area, starting from
+  *         beginning of the Flash (page 0).
+  * @retval None
+  */
+static void FLASH_OB_GetSecMem(uint32_t *BootEntry, uint32_t *SecSize)
+{
+  uint32_t secmem = FLASH->SECR;
+
+  *BootEntry = (secmem & FLASH_SECR_BOOT_LOCK);
+  *SecSize = (secmem & FLASH_SECR_SEC_SIZE);
+}
+#endif /* FLASH_DBANK_SUPPORT */
+#endif /* FLASH_SECURABLE_MEMORY_SUPPORT */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_FLASH_MODULE_ENABLED */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c
new file mode 100644
index 0000000..0f02319
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c
@@ -0,0 +1,551 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_gpio.c
+  * @author  MCD Application Team
+  * @brief   GPIO HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the General Purpose Input/Output (GPIO) peripheral:
+  *           + Initialization and de-initialization functions
+  *           + IO operation functions
+  *
+  @verbatim
+  ==============================================================================
+                    ##### GPIO Peripheral features #####
+  ==============================================================================
+  [..]
+    (+) Each port bit of the general-purpose I/O (GPIO) ports can be individually
+        configured by software in several modes:
+        (++) Input mode
+        (++) Analog mode
+        (++) Output mode
+        (++) Alternate function mode
+        (++) External interrupt/event lines
+
+    (+) During and just after reset, the alternate functions and external interrupt
+        lines are not active and the I/O ports are configured in input floating mode.
+
+    (+) All GPIO pins have weak internal pull-up and pull-down resistors, which can be
+        activated or not.
+
+    (+) In Output or Alternate mode, each IO can be configured on open-drain or push-pull
+        type and the IO speed can be selected depending on the VDD value.
+
+    (+) The microcontroller IO pins are connected to onboard peripherals/modules through a
+        multiplexer that allows only one peripheral alternate function (AF) connected
+       to an IO pin at a time. In this way, there can be no conflict between peripherals
+       sharing the same IO pin.
+
+    (+) All ports have external interrupt/event capability. To use external interrupt
+        lines, the port must be configured in input mode. All available GPIO pins are
+        connected to the 16 external interrupt/event lines from EXTI0 to EXTI15.
+
+    (+) The external interrupt/event controller consists of up to 28 edge detectors
+        (16 lines are connected to GPIO) for generating event/interrupt requests (each
+        input line can be independently configured to select the type (interrupt or event)
+        and the corresponding trigger event (rising or falling or both). Each line can
+        also be masked independently.
+
+                     ##### How to use this driver #####
+  ==============================================================================
+  [..]
+    (#) Enable the GPIO AHB clock using the following function: __HAL_RCC_GPIOx_CLK_ENABLE().
+
+    (#) Configure the GPIO pin(s) using HAL_GPIO_Init().
+        (++) Configure the IO mode using "Mode" member from GPIO_InitTypeDef structure
+        (++) Activate Pull-up, Pull-down resistor using "Pull" member from GPIO_InitTypeDef
+             structure.
+        (++) In case of Output or alternate function mode selection: the speed is
+             configured through "Speed" member from GPIO_InitTypeDef structure.
+        (++) In alternate mode is selection, the alternate function connected to the IO
+             is configured through "Alternate" member from GPIO_InitTypeDef structure.
+        (++) Analog mode is required when a pin is to be used as ADC channel
+             or DAC output.
+        (++) In case of external interrupt/event selection the "Mode" member from
+             GPIO_InitTypeDef structure select the type (interrupt or event) and
+             the corresponding trigger event (rising or falling or both).
+
+    (#) In case of external interrupt/event mode selection, configure NVIC IRQ priority
+        mapped to the EXTI line using HAL_NVIC_SetPriority() and enable it using
+        HAL_NVIC_EnableIRQ().
+
+    (#) To get the level of a pin configured in input mode use HAL_GPIO_ReadPin().
+
+    (#) To set/reset the level of a pin configured in output mode use
+        HAL_GPIO_WritePin()/HAL_GPIO_TogglePin().
+
+   (#) To lock pin configuration until next reset use HAL_GPIO_LockPin().
+
+    (#) During and just after reset, the alternate functions are not
+        active and the GPIO pins are configured in input floating mode (except JTAG
+        pins).
+
+    (#) The LSE oscillator pins OSC32_IN and OSC32_OUT can be used as general purpose
+        (PC14 and PC15, respectively) when the LSE oscillator is off. The LSE has
+        priority over the GPIO function.
+
+    (#) The HSE oscillator pins OSC_IN/OSC_OUT can be used as
+        general purpose PF0 and PF1, respectively, when the HSE oscillator is off.
+        The HSE has priority over the GPIO function.
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup GPIO
+  * @{
+  */
+/** MISRA C:2012 deviation rule has been granted for following rules:
+  * Rule-12.2 - Medium: RHS argument is in interval [0,INF] which is out of
+  * range of the shift operator in following API :
+  * HAL_GPIO_Init
+  * HAL_GPIO_DeInit
+  */
+
+#ifdef HAL_GPIO_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private defines ------------------------------------------------------------*/
+/** @addtogroup GPIO_Private_Constants
+  * @{
+  */
+#define GPIO_NUMBER           (16u)
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+
+/** @addtogroup GPIO_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup GPIO_Exported_Functions_Group1
+ *  @brief    Initialization and Configuration functions
+ *
+@verbatim
+ ===============================================================================
+              ##### Initialization and de-initialization functions #####
+ ===============================================================================
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Initialize the GPIOx peripheral according to the specified parameters in the GPIO_Init.
+  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32G0xx family
+  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
+  *         the configuration information for the specified GPIO peripheral.
+  * @retval None
+  */
+void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
+{
+  uint32_t position = 0x00u;
+  uint32_t iocurrent;
+  uint32_t temp;
+
+  /* Check the parameters */
+  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
+  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
+  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
+
+  /* Configure the port pins */
+  while (((GPIO_Init->Pin) >> position) != 0x00u)
+  {
+    /* Get current io position */
+    iocurrent = (GPIO_Init->Pin) & (1uL << position);
+
+    if (iocurrent != 0x00u)
+    {
+      /*--------------------- GPIO Mode Configuration ------------------------*/
+      /* In case of Output or Alternate function mode selection */
+      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
+      {
+        /* Check the Speed parameter */
+        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
+
+        /* Configure the IO Speed */
+        temp = GPIOx->OSPEEDR;
+        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
+        temp |= (GPIO_Init->Speed << (position * 2u));
+        GPIOx->OSPEEDR = temp;
+
+        /* Configure the IO Output Type */
+        temp = GPIOx->OTYPER;
+        temp &= ~(GPIO_OTYPER_OT0 << position) ;
+        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
+        GPIOx->OTYPER = temp;
+      }
+
+      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
+      {
+        /* Check the Pull parameter */
+        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
+
+        /* Activate the Pull-up or Pull down resistor for the current IO */
+        temp = GPIOx->PUPDR;
+        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
+        temp |= ((GPIO_Init->Pull) << (position * 2u));
+        GPIOx->PUPDR = temp;
+      }
+
+      /* In case of Alternate function mode selection */
+      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
+      {
+        /* Check the Alternate function parameters */
+        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
+        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
+
+        /* Configure Alternate function mapped with the current IO */
+        temp = GPIOx->AFR[position >> 3u];
+        temp &= ~(0xFu << ((position & 0x07u) * 4u));
+        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
+        GPIOx->AFR[position >> 3u] = temp;
+      }
+
+      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
+      temp = GPIOx->MODER;
+      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
+      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
+      GPIOx->MODER = temp;
+
+      /*--------------------- EXTI Mode Configuration ------------------------*/
+      /* Configure the External Interrupt or event for the current IO */
+      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
+      {
+        temp = EXTI->EXTICR[position >> 2u];
+        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
+        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
+        EXTI->EXTICR[position >> 2u] = temp;
+
+        /* Clear EXTI line configuration */
+        temp = EXTI->IMR1;
+        temp &= ~(iocurrent);
+        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
+        {
+          temp |= iocurrent;
+        }
+        EXTI->IMR1 = temp;
+
+        temp = EXTI->EMR1;
+        temp &= ~(iocurrent);
+        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
+        {
+          temp |= iocurrent;
+        }
+        EXTI->EMR1 = temp;
+
+        /* Clear Rising Falling edge configuration */
+        temp = EXTI->RTSR1;
+        temp &= ~(iocurrent);
+        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
+        {
+          temp |= iocurrent;
+        }
+        EXTI->RTSR1 = temp;
+
+        temp = EXTI->FTSR1;
+        temp &= ~(iocurrent);
+        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
+        {
+          temp |= iocurrent;
+        }
+        EXTI->FTSR1 = temp;
+      }
+    }
+
+    position++;
+  }
+}
+
+/**
+  * @brief  De-initialize the GPIOx peripheral registers to their default reset values.
+  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32G0xx family
+  * @param  GPIO_Pin specifies the port bit to be written.
+  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
+  * @retval None
+  */
+void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
+{
+  uint32_t position = 0x00u;
+  uint32_t iocurrent;
+  uint32_t tmp;
+
+  /* Check the parameters */
+  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
+  assert_param(IS_GPIO_PIN(GPIO_Pin));
+
+  /* Configure the port pins */
+  while ((GPIO_Pin >> position) != 0x00u)
+  {
+    /* Get current io position */
+    iocurrent = (GPIO_Pin) & (1uL << position);
+
+    if (iocurrent != 0x00u)
+    {
+      /*------------------------- EXTI Mode Configuration --------------------*/
+      /* Clear the External Interrupt or Event for the current IO */
+
+      tmp = EXTI->EXTICR[position >> 2u];
+      tmp &= (0x0FuL << (8u * (position & 0x03u)));
+      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
+      {
+        /* Clear EXTI line configuration */
+        EXTI->IMR1 &= ~(iocurrent);
+        EXTI->EMR1 &= ~(iocurrent);
+
+        /* Clear Rising Falling edge configuration */
+        EXTI->RTSR1 &= ~(iocurrent);
+        EXTI->FTSR1 &= ~(iocurrent);
+
+        tmp = 0x0FuL << (8u * (position & 0x03u));
+        EXTI->EXTICR[position >> 2u] &= ~tmp;
+      }
+
+      /*------------------------- GPIO Mode Configuration --------------------*/
+      /* Configure IO in Analog Mode */
+      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
+
+      /* Configure the default Alternate Function in current IO */
+      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
+
+      /* Configure the default value for IO Speed */
+      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
+
+      /* Configure the default value IO Output Type */
+      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
+
+      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
+      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
+    }
+
+    position++;
+  }
+}
+
+/**
+  * @}
+  */
+
+/** @addtogroup GPIO_Exported_Functions_Group2
+ *  @brief GPIO Read, Write, Toggle, Lock and EXTI management functions.
+ *
+@verbatim
+ ===============================================================================
+                       ##### IO operation functions #####
+ ===============================================================================
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Read the specified input port pin.
+  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32G0xx family
+  * @param  GPIO_Pin specifies the port bit to read.
+  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
+  * @retval The input port pin value.
+  */
+GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
+{
+  GPIO_PinState bitstatus;
+
+  /* Check the parameters */
+  assert_param(IS_GPIO_PIN(GPIO_Pin));
+
+  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
+  {
+    bitstatus = GPIO_PIN_SET;
+  }
+  else
+  {
+    bitstatus = GPIO_PIN_RESET;
+  }
+  return bitstatus;
+}
+
+/**
+  * @brief  Set or clear the selected data port bit.
+  *
+  * @note   This function uses GPIOx_BSRR and GPIOx_BRR registers to allow atomic read/modify
+  *         accesses. In this way, there is no risk of an IRQ occurring between
+  *         the read and the modify access.
+  *
+  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32G0xx family
+  * @param  GPIO_Pin specifies the port bit to be written.
+  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
+  * @param  PinState specifies the value to be written to the selected bit.
+  *         This parameter can be one of the GPIO_PinState enum values:
+  *            @arg GPIO_PIN_RESET: to clear the port pin
+  *            @arg GPIO_PIN_SET: to set the port pin
+  * @retval None
+  */
+void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
+{
+  /* Check the parameters */
+  assert_param(IS_GPIO_PIN(GPIO_Pin));
+  assert_param(IS_GPIO_PIN_ACTION(PinState));
+
+  if (PinState != GPIO_PIN_RESET)
+  {
+    GPIOx->BSRR = (uint32_t)GPIO_Pin;
+  }
+  else
+  {
+    GPIOx->BRR = (uint32_t)GPIO_Pin;
+  }
+}
+
+/**
+  * @brief  Toggle the specified GPIO pin.
+  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32G0xx family
+  * @param  GPIO_Pin specifies the pin to be toggled.
+  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
+  * @retval None
+  */
+void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
+{
+  uint32_t odr;
+
+  /* Check the parameters */
+  assert_param(IS_GPIO_PIN(GPIO_Pin));
+
+  /* get current Output Data Register value */
+  odr = GPIOx->ODR;
+
+  /* Set selected pins that were at low level, and reset ones that were high */
+  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
+}
+
+/**
+* @brief  Lock GPIO Pins configuration registers.
+  * @note   The locked registers are GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR,
+  *         GPIOx_PUPDR, GPIOx_AFRL and GPIOx_AFRH.
+  * @note   The configuration of the locked GPIO pins can no longer be modified
+  *         until the next reset.
+  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32G0xx family
+  * @param  GPIO_Pin specifies the port bits to be locked.
+  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
+  * @retval None
+  */
+HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
+{
+  __IO uint32_t tmp = GPIO_LCKR_LCKK;
+
+  /* Check the parameters */
+  assert_param(IS_GPIO_LOCK_INSTANCE(GPIOx));
+  assert_param(IS_GPIO_PIN(GPIO_Pin));
+
+  /* Apply lock key write sequence */
+  tmp |= GPIO_Pin;
+  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
+  GPIOx->LCKR = tmp;
+  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
+  GPIOx->LCKR = GPIO_Pin;
+  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
+  GPIOx->LCKR = tmp;
+  /* Read LCKK register. This read is mandatory to complete key lock sequence */
+  tmp = GPIOx->LCKR;
+
+  /* read again in order to confirm lock is active */
+  if ((GPIOx->LCKR & GPIO_LCKR_LCKK) != 0x00u)
+  {
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Handle EXTI interrupt request.
+  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
+  * @retval None
+  */
+void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
+{
+  /* EXTI line interrupt detected */
+  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
+  {
+    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
+    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
+  }
+
+  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
+  {
+    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
+    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
+  }
+}
+
+/**
+  * @brief  EXTI line detection callback.
+  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
+  * @retval None
+  */
+__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(GPIO_Pin);
+
+  /* NOTE: This function should not be modified, when the callback is needed,
+           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  EXTI line detection callback.
+  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
+  * @retval None
+  */
+__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(GPIO_Pin);
+
+  /* NOTE: This function should not be modified, when the callback is needed,
+           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
+   */
+}
+
+/**
+  * @}
+  */
+
+
+/**
+  * @}
+  */
+
+#endif /* HAL_GPIO_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_hcd.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_hcd.c
new file mode 100644
index 0000000..55aee18
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_hcd.c
@@ -0,0 +1,2514 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_hcd.c
+  * @author  MCD Application Team
+  * @brief   HCD HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the USB Peripheral Controller:
+  *           + Initialization and de-initialization functions
+  *           + IO operation functions
+  *           + Peripheral Control functions
+  *           + Peripheral State functions
+  *
+  @verbatim
+  ==============================================================================
+                    ##### How to use this driver #####
+  ==============================================================================
+  [..]
+    (#)Declare a HCD_HandleTypeDef handle structure, for example:
+       HCD_HandleTypeDef  hhcd;
+
+    (#)Fill parameters of Init structure in HCD handle
+
+    (#)Call HAL_HCD_Init() API to initialize the HCD peripheral (Core, Host core, ...)
+
+    (#)Initialize the HCD low level resources through the HAL_HCD_MspInit() API:
+        (##) Enable the HCD/USB Low Level interface clock using the following macros
+             (+++) __HAL_RCC_USB_CLK_ENABLE();
+        (##) Initialize the related GPIO clocks
+        (##) Configure HCD pin-out
+        (##) Configure HCD NVIC interrupt
+
+    (#)Associate the Upper USB Host stack to the HAL HCD Driver:
+        (##) hhcd.pData = phost;
+
+    (#)Enable HCD transmission and reception:
+        (##) HAL_HCD_Start();
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+#ifdef HAL_HCD_MODULE_ENABLED
+#if defined (USB_DRD_FS)
+
+/** @defgroup HCD HCD
+  * @brief HCD HAL module driver
+  * @{
+  */
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function ----------------------------------------------------------*/
+/** @defgroup HCD_Private_Functions HCD Private Functions
+  * @{
+  */
+static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum);
+static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum);
+static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd);
+static void HAL_HCD_ClearPhyChannel(HCD_HandleTypeDef *hhcd);
+static uint8_t HAL_HCD_GetLogical_Channel(HCD_HandleTypeDef *hhcd, uint8_t phy_chnum, uint8_t dir);
+static uint8_t HAL_HCD_Check_usedChannel(HCD_HandleTypeDef *hhcd, uint8_t ch_num);
+static uint8_t HAL_HCD_Get_FreePhyChannel(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum, uint8_t ep_type);
+
+static void HCD_HC_IN_BulkDb(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t phy_chnum, uint32_t regvalue);
+static void HCD_HC_OUT_BulkDb(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t phy_chnum, uint32_t regvalue);
+static uint16_t HAL_HCD_GetFreePMA(HCD_HandleTypeDef *hhcd, uint16_t mps);
+static HAL_StatusTypeDef  HAL_HCD_PMAFree(HCD_HandleTypeDef *hhcd, uint32_t pma_base, uint16_t mps);
+static void inline HCD_HC_IN_ISO(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t phy_chnum, uint32_t regvalue);
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup HCD_Exported_Functions HCD Exported Functions
+  * @{
+  */
+
+/** @defgroup HCD_Exported_Functions_Group1 Initialization and de-initialization functions
+  *  @brief    Initialization and Configuration functions
+  *
+@verbatim
+===============================================================================
+##### Initialization and de-initialization functions #####
+===============================================================================
+[..]  This section provides functions allowing to:
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Initialize the host driver.
+  * @param  hhcd HCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
+{
+  /* Check the HCD handle allocation */
+  if (hhcd == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));
+
+  if (hhcd->State == HAL_HCD_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    hhcd->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
+    hhcd->SOFCallback = HAL_HCD_SOF_Callback;
+    hhcd->ConnectCallback = HAL_HCD_Connect_Callback;
+    hhcd->DisconnectCallback = HAL_HCD_Disconnect_Callback;
+    hhcd->PortEnabledCallback = HAL_HCD_PortEnabled_Callback;
+    hhcd->PortDisabledCallback = HAL_HCD_PortDisabled_Callback;
+    hhcd->HC_NotifyURBChangeCallback = HAL_HCD_HC_NotifyURBChange_Callback;
+
+    if (hhcd->MspInitCallback == NULL)
+    {
+      hhcd->MspInitCallback = HAL_HCD_MspInit;
+    }
+
+    /* Init the low level hardware */
+    hhcd->MspInitCallback(hhcd);
+#else
+    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
+    HAL_HCD_MspInit(hhcd);
+#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
+  }
+  hhcd->State = HAL_HCD_STATE_BUSY;
+
+  /* Disable the Interrupts */
+  (void)__HAL_HCD_DISABLE(hhcd);
+
+  /*Init the Core (common init.) */
+  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
+
+  /* Force Host Mode*/
+  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
+
+  /* Init Host */
+  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
+
+  /* Deactivate the power down*/
+  hhcd->Instance->CNTR  &= ~USB_CNTR_PDWN;
+
+  hhcd->State = HAL_HCD_STATE_READY;
+
+  /*Host Port State*/
+  hhcd->HostState = HCD_HCD_STATE_DISCONNECTED;
+
+  /*Init PMA Address */
+  (void)HAL_HCD_PMAReset(hhcd);
+
+  hhcd->State = HAL_HCD_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initialize a host channel.
+  * @param  hhcd HCD handle
+  * @param  ch_num Channel number.
+  *         This parameter can be a value from 1 to 15
+  * @param  epnum Endpoint number.
+  *          This parameter can be a value from 1 to 15
+  * @param  dev_address Current device address
+  *          This parameter can be a value from 0 to 255
+  * @param  speed Current device speed.
+  *          This parameter can be one of these values:
+  *            HCD_DEVICE_SPEED_HIGH High speed mode,
+  *            HCD_DEVICE_SPEED_FULL Full speed mode,
+  *            HCD_DEVICE_SPEED_LOW Low speed mode
+  * @param  ep_type Endpoint Type.
+  *          This parameter can be one of these values:
+  *            USBH_EP_CONTROL Control type,
+  *            USBH_EP_ISO Isochronous type,
+  *            USBH_EP_BULK Bulk type,
+  *            USBH_EP_INTERRUPT Interrupt type
+  * @param  mps Max Packet Size.
+  *          This parameter can be a value from 0 to32K
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num,
+                                  uint8_t epnum, uint8_t dev_address,
+                                  uint8_t speed, uint8_t ep_type, uint16_t mps)
+{
+  HAL_StatusTypeDef status;
+  uint8_t used_channel;
+
+  __HAL_LOCK(hhcd);
+
+  /* Check if the logical channel are already allocated */
+  used_channel = HAL_HCD_Check_usedChannel(hhcd, ch_num);
+
+  /*Check if the channel is not already opened */
+  if (used_channel == 0U)
+  {
+    /*Allocate New Physical channel */
+    hhcd->hc[ch_num & 0xFU].phy_ch_num = HAL_HCD_Get_FreePhyChannel(hhcd, ch_num, epnum, ep_type);
+
+    /*if it is not able to allocate channel  */
+    if (hhcd->hc[ch_num & 0xFU].phy_ch_num == HCD_FREE_CH_NOT_FOUND)
+    {
+      return HAL_ERROR;
+    }
+  }
+  /* Channel already opened */
+  else
+  {
+    /*Get Physical Channel number */
+    hhcd->hc[ch_num & 0xFU].phy_ch_num = (used_channel & 0xF0U) >> 4U;
+  }
+
+  if ((epnum & 0x80U) != 0U)
+  {
+    hhcd->hc[ch_num & 0xFU].ch_dir = CH_IN_DIR;
+  }
+  else
+  {
+    hhcd->hc[ch_num & 0xFU].ch_dir = CH_OUT_DIR;
+  }
+
+  hhcd->hc[ch_num & 0xFU].dev_addr   = dev_address;
+  hhcd->hc[ch_num & 0xFU].max_packet = mps;
+  hhcd->hc[ch_num & 0xFU].ep_type    = ep_type;
+  hhcd->hc[ch_num & 0xFU].ep_num     = epnum & 0x7FU;
+  hhcd->hc[ch_num & 0xFU].speed      = speed;
+
+  /*Check if the channel is not already opened */
+  if (used_channel == 0U)
+  {
+    if (((ep_type == EP_TYPE_ISOC) && (hhcd->Init.iso_singlebuffer_enable == 0U)) ||
+        ((ep_type == EP_TYPE_BULK) && (hhcd->Init.bulk_doublebuffer_enable == 1U)))
+    {
+      /* PMA Dynamic Allocation */
+      status = HAL_HCD_PMAlloc(hhcd, ch_num, HCD_DBL_BUF, mps);
+      if (status == HAL_ERROR)
+      {
+        return HAL_ERROR;
+      }
+    }
+    else
+    {
+      /* PMA Dynamic Allocation */
+      status = HAL_HCD_PMAlloc(hhcd, ch_num, HCD_SNG_BUF, mps);
+      if (status == HAL_ERROR)
+      {
+        return HAL_ERROR;
+      }
+    }
+  }
+
+  /* Init the USB Channel CHEPRx */
+  status =  USB_HC_Init(hhcd->Instance, hhcd->hc[ch_num & 0xFU].phy_ch_num,
+                        epnum, dev_address, speed, ep_type, mps);
+
+  /* check single buffer for isochronous channel */
+  if (ep_type == EP_TYPE_ISOC)
+  {
+    if (hhcd->Init.iso_singlebuffer_enable == 1U)
+    {
+      (void)USB_HC_DoubleBuffer(hhcd->Instance, hhcd->hc[ch_num & 0xFU].phy_ch_num, USB_DRD_DBUFF_ENBALE);
+    }
+    /*Init Buffer State */
+    hhcd->hc[ch_num & 0xFU].pmabuff0_state = USB_PMABUF_EMPTY;
+    hhcd->hc[ch_num & 0xFU].pmabuff1_state = USB_PMABUF_EMPTY;
+  }
+
+  /* Bulk double buffer check */
+  if (ep_type == EP_TYPE_BULK)
+  {
+    if (hhcd->Init.bulk_doublebuffer_enable == 1U)
+    {
+      (void)USB_HC_DoubleBuffer(hhcd->Instance, hhcd->hc[ch_num & 0xFU].phy_ch_num, USB_DRD_DBUFF_ENBALE);
+    }
+  }
+  __HAL_UNLOCK(hhcd);
+
+  return status;
+}
+
+/**
+  * @brief  HAL_HCD_HC_Close Pipe
+  * @param  hhcd HCD handle
+  * @param  ch_num Channel number.
+  *         This parameter can be a value from 1 to 15
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_HCD_HC_Close(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
+{
+  /* Stop the channel */
+  (void) HAL_HCD_HC_Halt(hhcd, ch_num);
+
+  HAL_Delay(3U);
+
+  if (hhcd->hc[ch_num & 0xFU].ch_dir == CH_IN_DIR)
+  {
+    /* Free Allocated Channel */
+    hhcd->phy_chin_state[hhcd->hc[ch_num & 0xFU].phy_ch_num] = 0U;
+  }
+  else
+  {
+    /* Free Allocated Channel */
+    hhcd->phy_chout_state[hhcd->hc[ch_num & 0xFU].phy_ch_num] = 0U;
+  }
+
+  /* Reset PMA Channel_Allocation */
+  (void)HAL_HCD_PMADeAlloc(hhcd, ch_num);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Halt a host channel.
+  * @param  hhcd HCD handle
+  * @param  ch_num Channel number.
+  *         This parameter can be a value from 1 to 15
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  __HAL_LOCK(hhcd);
+  if (hhcd->hc[ch_num & 0xFU].ch_dir == CH_IN_DIR)
+  {
+    (void)USB_HC_IN_Halt(hhcd->Instance, (uint8_t) hhcd->hc[ch_num & 0xFU].phy_ch_num);
+  }
+  else
+  {
+    (void)USB_HC_OUT_Halt(hhcd->Instance, (uint8_t) hhcd->hc[ch_num & 0xFU].phy_ch_num);
+  }
+  __HAL_UNLOCK(hhcd);
+
+  return status;
+}
+
+/**
+  * @brief  DeInitialize the host driver.
+  * @param  hhcd HCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_HCD_DeInit(HCD_HandleTypeDef *hhcd)
+{
+  uint8_t idx;
+
+  /* Host Port State */
+  hhcd->HostState = HCD_HCD_STATE_DISCONNECTED;
+
+  /* Reset PMA Address */
+  (void)HAL_HCD_PMAReset(hhcd);
+
+  for (idx = 0U; idx < hhcd->Init.Host_channels; idx++)
+  {
+    hhcd->phy_chin_state[idx] = 0U;
+    hhcd->phy_chout_state[idx] = 0U;
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initialize the HCD MSP.
+  * @param  hhcd HCD handle
+  * @retval None
+  */
+__weak void  HAL_HCD_MspInit(HCD_HandleTypeDef *hhcd)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hhcd);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+  the HAL_HCD_MspInit could be implemented in the user file
+  */
+}
+
+/**
+  * @brief  DeInitialize the HCD MSP.
+  * @param  hhcd HCD handle
+  * @retval None
+  */
+__weak void  HAL_HCD_MspDeInit(HCD_HandleTypeDef *hhcd)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hhcd);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+  the HAL_HCD_MspDeInit could be implemented in the user file
+  */
+}
+
+__weak void HAL_HCD_SuspendCallback(HCD_HandleTypeDef *hhcd)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hhcd);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+  the HAL_HCD_SuspendCallback could be implemented in the user file
+  */
+
+}
+
+__weak void HAL_HCD_ResumeCallback(HCD_HandleTypeDef *hhcd)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hhcd);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+  the HAL_HCD_ResumeCallback could be implemented in the user file
+  */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup HCD_Exported_Functions_Group2 Input and Output operation functions
+  *  @brief   HCD IO operation functions
+  *
+@verbatim
+===============================================================================
+##### IO operation functions #####
+===============================================================================
+[..] This subsection provides a set of functions allowing to manage the USB Host Data
+Transfer
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Submit a new URB for processing.
+  * @param  hhcd HCD handle
+  * @param  ch_num Channel number.
+  *         This parameter can be a value from 1 to 15
+  * @param  direction Channel number.
+  *          This parameter can be one of these values:
+  *           0 : Output / 1 : Input
+  * @param  ep_type Endpoint Type.
+  *          This parameter can be one of these values:
+  *            USBH_EP_CONTROL   : Control type/
+  *            USBH_EP_ISO       : Isochronous type/
+  *            USBH_EP_BULK      : Bulk type/
+  *            USBH_EP_INTERRUPT : Interrupt type/
+  * @param  token Endpoint Type.
+  *          This parameter can be one of these values:
+  *            0: HC_PID_SETUP / 1: HC_PID_DATA1
+  * @param  pbuff pointer to URB data
+  * @param  length Length of URB data
+  * @param  do_ping activate do ping protocol (for high speed only).
+  *          This parameter can be one of these values:
+  *           0 : do ping inactive / 1 : do ping active
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_HCD_HC_SubmitRequest(HCD_HandleTypeDef *hhcd, uint8_t ch_num,
+                                           uint8_t direction, uint8_t ep_type,
+                                           uint8_t token, uint8_t *pbuff,
+                                           uint16_t length, uint8_t do_ping)
+{
+  UNUSED(do_ping);
+
+  if (token == 0U)
+  {
+    hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_SETUP;
+  }
+  else
+  {
+    hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA1;
+  }
+
+  /* Manage Data Toggle */
+  switch (ep_type)
+  {
+    case EP_TYPE_CTRL:
+      if ((token == 1U) && (direction == 0U)) /* send data */
+      {
+        if (length == 0U)
+        {
+          /* For Status OUT stage, Length==0, Status Out PID = 1 */
+          hhcd->hc[ch_num & 0xFU].toggle_out = 1U;
+        }
+
+        /* Set the Data Toggle bit as per the Flag */
+        if (hhcd->hc[ch_num & 0xFU].toggle_out == 0U)
+        {
+          /* Put the PID 0 */
+          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA0;
+        }
+        else
+        {
+          /* Put the PID 1 */
+          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA1;
+        }
+      }
+      break;
+
+    case EP_TYPE_BULK:
+      if (direction == 0U)
+      {
+        /* Set the Data Toggle bit as per the Flag */
+        if (hhcd->hc[ch_num & 0xFU].toggle_out == 0U)
+        {
+          /* Put the PID 0 */
+          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA0;
+        }
+        else
+        {
+          /* Put the PID 1 */
+          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA1;
+        }
+      }
+      else
+      {
+        if (hhcd->hc[ch_num & 0xFU].toggle_in == 0U)
+        {
+          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA0;
+        }
+        else
+        {
+          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA1;
+        }
+      }
+      break;
+
+    case EP_TYPE_INTR:
+      if (direction == 0U)
+      {
+        /* Set the Data Toggle bit as per the Flag */
+        if (hhcd->hc[ch_num & 0xFU].toggle_out == 0U)
+        {
+          /* Put the PID 0 */
+          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA0;
+        }
+        else
+        {
+          /* Put the PID 1 */
+          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA1;
+        }
+      }
+      else
+      {
+        if (hhcd->hc[ch_num & 0xFU].toggle_in == 0U)
+        {
+          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA0;
+        }
+        else
+        {
+          hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA1;
+        }
+      }
+      break;
+
+    case EP_TYPE_ISOC:
+      hhcd->hc[ch_num & 0xFU].data_pid = HC_PID_DATA0;
+      break;
+
+    default:
+      break;
+  }
+
+  hhcd->hc[ch_num & 0xFU].xfer_buff = pbuff;
+  hhcd->hc[ch_num & 0xFU].xfer_len  = length;
+  hhcd->hc[ch_num & 0xFU].xfer_len_db  = length;
+  hhcd->hc[ch_num & 0xFU].urb_state = URB_IDLE;
+  hhcd->hc[ch_num & 0xFU].xfer_count = 0U;
+  hhcd->hc[ch_num & 0xFU].state = HC_IDLE;
+
+  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num & 0xFU]);
+}
+/**
+  * @brief  Handle HCD interrupt request.
+  * @param  hhcd HCD handle
+  * @retval None
+  */
+void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
+{
+  uint8_t phy_chnum;
+  uint8_t chnum;
+  uint32_t epch_reg;
+
+  /* check if this is an USB pending IT */
+  if ((SYSCFG->IT_LINE_SR[8] & (0x1U << 2)) == 0U)
+  {
+    return;
+  }
+
+  /* Port Change Detected (Connection/Disconnection) */
+  if (__HAL_HCD_GET_FLAG(hhcd, USB_ISTR_DCON))
+  {
+    /* Clear Flag */
+    __HAL_HCD_CLEAR_FLAG(hhcd, USB_ISTR_DCON);
+
+    /* Call Port IRQHandler */
+    HCD_Port_IRQHandler(hhcd);
+  }
+
+  /* Correct Transaction Detected -------*/
+  if (__HAL_HCD_GET_FLAG(hhcd, USB_ISTR_CTR))
+  {
+    /* Handle Host channel Interrupt */
+    for (phy_chnum = 0U; phy_chnum < hhcd->Init.Host_channels; phy_chnum++)
+    {
+      if ((HCD_GET_CHANNEL(hhcd->Instance, phy_chnum)  &USB_CH_VTRX) != 0U)
+      {
+        /* Get Logical channel to check if the channel is already opened */
+        chnum = HAL_HCD_GetLogical_Channel(hhcd, phy_chnum, 1U);
+
+        if (chnum != HCD_LOGICAL_CH_NOT_OPENED)
+        {
+          /* Call Channel_IN_IRQ() */
+          HCD_HC_IN_IRQHandler(hhcd, chnum);
+        }
+        else
+        {
+          /*Channel was not closed correctly still have interrupt */
+          epch_reg = HCD_GET_CHANNEL(hhcd->Instance, phy_chnum);
+          epch_reg = (epch_reg & (USB_CHEP_REG_MASK & (~USB_CH_ERRRX) & (~USB_CH_VTRX))) |
+                     (USB_CH_VTTX | USB_CH_ERRTX);
+
+          HCD_SET_CHANNEL(hhcd->Instance, phy_chnum, epch_reg);
+        }
+      }
+
+      if ((HCD_GET_CHANNEL(hhcd->Instance, phy_chnum)  &USB_CH_VTTX) != 0U)
+      {
+        /*Get Logical channel to check if the channel is already opened*/
+        chnum = HAL_HCD_GetLogical_Channel(hhcd, phy_chnum, 0U);
+
+        if (chnum != HCD_LOGICAL_CH_NOT_OPENED)
+        {
+          /*Call Channel_OUT_IRQ()*/
+          HCD_HC_OUT_IRQHandler(hhcd, chnum);
+        }
+        else
+        {
+          /*Clear Error & unwanted VTTX or Channel was not closed correctly */
+          epch_reg = HCD_GET_CHANNEL(hhcd->Instance, phy_chnum);
+          epch_reg = (epch_reg & (USB_CHEP_REG_MASK & (~USB_CH_ERRTX) & (~USB_CH_VTTX))) |
+                     (USB_CH_VTRX | USB_CH_ERRRX);
+
+          HCD_SET_CHANNEL(hhcd->Instance, phy_chnum, epch_reg);
+        }
+      }
+    }
+
+    /* Clear Correct Transfer */
+    __HAL_HCD_CLEAR_FLAG(hhcd, USB_ISTR_CTR);
+
+  }
+
+  /* Wakeup Flag Detected */
+  if (__HAL_HCD_GET_FLAG(hhcd, USB_ISTR_WKUP))
+  {
+    if (hhcd->HostState == HCD_HCD_STATE_SUSPEND)
+    {
+      /* Set The L2Resume bit */
+      hhcd->Instance->CNTR |= USB_CNTR_L2RES;
+
+      /* Clear the wake-up flag */
+      __HAL_HCD_CLEAR_FLAG(hhcd, USB_ISTR_WKUP);
+
+      /* Update the USB Software state machine */
+      HAL_HCD_ResumeCallback(hhcd);
+      hhcd->HostState = HCD_HCD_STATE_RESUME;
+    }
+    else
+    {
+      /*Clear the wake-up flag*/
+      __HAL_HCD_CLEAR_FLAG(hhcd, USB_ISTR_WKUP);
+    }
+  }
+
+  /*Global Error Flag Detected */
+  if (__HAL_HCD_GET_FLAG(hhcd, USB_ISTR_ERR))
+  {
+    __HAL_HCD_CLEAR_FLAG(hhcd, USB_ISTR_ERR);
+  }
+
+  /* PMA Overrun detected */
+  if (__HAL_HCD_GET_FLAG(hhcd, USB_ISTR_PMAOVR))
+  {
+    __HAL_HCD_CLEAR_FLAG(hhcd, USB_ISTR_PMAOVR);
+  }
+
+  /* Suspend Detected */
+  if (__HAL_HCD_GET_FLAG(hhcd, USB_ISTR_SUSP))
+  {
+    /*Set HAL State to Suspend */
+    hhcd->HostState = HCD_HCD_STATE_SUSPEND;
+
+    /* Force low-power mode in the macrocell */
+    hhcd->Instance->CNTR |= USB_CNTR_SUSPEN;
+
+    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
+    __HAL_HCD_CLEAR_FLAG(hhcd, USB_ISTR_SUSP);
+
+    /*Call suspend Callback*/
+    HAL_HCD_SuspendCallback(hhcd);
+  }
+
+  /*Start Of Frame Detected */
+  if (__HAL_HCD_GET_FLAG(hhcd, USB_ISTR_SOF))
+  {
+#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
+    hhcd->SOFCallback(hhcd);
+#else
+    HAL_HCD_SOF_Callback(hhcd);
+#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
+
+    __HAL_HCD_CLEAR_FLAG(hhcd, USB_ISTR_SOF);
+
+    /* when first SOF is detected after USB_RESET is asserted */
+    if (hhcd->HostState == HCD_HCD_STATE_RESETED)
+    {
+      /* HAL State */
+      hhcd->HostState = HCD_HCD_STATE_RUN;
+      HAL_HCD_PortEnabled_Callback(hhcd);
+    }
+  }
+}
+
+/**
+  * @brief  SOF callback.
+  * @param  hhcd HCD handle
+  * @retval None
+  */
+__weak void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hhcd);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+  the HAL_HCD_SOF_Callback could be implemented in the user file
+  */
+}
+
+/**
+  * @brief Connection Event callback.
+  * @param  hhcd HCD handle
+  * @retval None
+  */
+__weak void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hhcd);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+  the HAL_HCD_Connect_Callback could be implemented in the user file
+  */
+}
+
+/**
+  * @brief  Disconnection Event callback.
+  * @param  hhcd HCD handle
+  * @retval None
+  */
+__weak void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hhcd);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+  the HAL_HCD_Disconnect_Callback could be implemented in the user file
+  */
+}
+/**
+  * @brief  Port Enabled  Event callback.
+  * @param  hhcd HCD handle
+  * @retval None
+  */
+__weak void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hhcd);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_HCD_Disconnect_Callback could be implemented in the user file
+   */
+}
+/**
+  * @brief  Port Disabled  Event callback.
+  * @param  hhcd HCD handle
+  * @retval None
+  */
+__weak void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hhcd);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_HCD_Disconnect_Callback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Notify URB state change callback.
+  * @param  hhcd HCD handle
+  * @param  chnum Channel number.
+  *         This parameter can be a value from 1 to 15
+  * @param  urb_state
+  *          This parameter can be one of these values:
+  *            URB_IDLE/
+  *            URB_DONE/
+  *            URB_NOTREADY/
+  *            URB_NYET/
+  *            URB_ERROR/
+  *            URB_STALL/
+  * @retval None
+  */
+__weak void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd,
+                                                uint8_t chnum, HCD_URBStateTypeDef urb_state)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hhcd);
+  UNUSED(chnum);
+  UNUSED(urb_state);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+  the HAL_HCD_HC_NotifyURBChange_Callback could be implemented in the user file
+  */
+}
+#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
+/**
+  * @brief  Register a User USB HCD Callback
+  *         To be used instead of the weak predefined callback
+  * @param  hhcd USB HCD handle
+  * @param  CallbackID ID of the callback to be registered
+  *         This parameter can be one of the following values:
+  *          @arg @ref HAL_HCD_SOF_CB_ID USB HCD SOF callback ID
+  *          @arg @ref HAL_HCD_CONNECT_CB_ID USB HCD Connect callback ID
+  *          @arg @ref HAL_HCD_DISCONNECT_CB_ID HCD Disconnect callback ID
+  *          @arg @ref HAL_HCD_PORT_ENABLED_CB_ID USB HCD Port Enable callback ID
+  *          @arg @ref HAL_HCD_PORT_DISABLED_CB_ID USB HCD Port Disable callback ID
+  *          @arg @ref HAL_HCD_MSPINIT_CB_ID MspDeInit callback ID
+  *          @arg @ref HAL_HCD_MSPDEINIT_CB_ID MspDeInit callback ID
+  * @param  pCallback pointer to the Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_HCD_RegisterCallback(HCD_HandleTypeDef *hhcd,
+                                           HAL_HCD_CallbackIDTypeDef CallbackID,
+                                           pHCD_CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hhcd->ErrorCode |= HAL_HCD_ERROR_INVALID_CALLBACK;
+    return HAL_ERROR;
+  }
+  /* Process locked */
+  __HAL_LOCK(hhcd);
+
+  if (hhcd->State == HAL_HCD_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case HAL_HCD_SOF_CB_ID :
+        hhcd->SOFCallback = pCallback;
+        break;
+
+      case HAL_HCD_CONNECT_CB_ID :
+        hhcd->ConnectCallback = pCallback;
+        break;
+
+      case HAL_HCD_DISCONNECT_CB_ID :
+        hhcd->DisconnectCallback = pCallback;
+        break;
+
+      case HAL_HCD_PORT_ENABLED_CB_ID :
+        hhcd->PortEnabledCallback = pCallback;
+        break;
+
+      case HAL_HCD_PORT_DISABLED_CB_ID :
+        hhcd->PortDisabledCallback = pCallback;
+        break;
+
+      case HAL_HCD_MSPINIT_CB_ID :
+        hhcd->MspInitCallback = pCallback;
+        break;
+
+      case HAL_HCD_MSPDEINIT_CB_ID :
+        hhcd->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hhcd->ErrorCode |= HAL_HCD_ERROR_INVALID_CALLBACK;
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (hhcd->State == HAL_HCD_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_HCD_MSPINIT_CB_ID :
+        hhcd->MspInitCallback = pCallback;
+        break;
+
+      case HAL_HCD_MSPDEINIT_CB_ID :
+        hhcd->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hhcd->ErrorCode |= HAL_HCD_ERROR_INVALID_CALLBACK;
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hhcd->ErrorCode |= HAL_HCD_ERROR_INVALID_CALLBACK;
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hhcd);
+  return status;
+}
+
+/**
+  * @brief  Unregister an USB HCD Callback
+  *         USB HCD callback is redirected to the weak predefined callback
+  * @param  hhcd USB HCD handle
+  * @param  CallbackID ID of the callback to be unregistered
+  *         This parameter can be one of the following values:
+  *          @arg @ref HAL_HCD_SOF_CB_ID USB HCD SOF callback ID
+  *          @arg @ref HAL_HCD_CONNECT_CB_ID USB HCD Connect callback ID
+  *          @arg @ref HAL_HCD_DISCONNECT_CB_ID DRD HCD Disconnect callback ID
+  *          @arg @ref HAL_HCD_PORT_ENABLED_CB_ID USB HCD Port Enabled callback ID
+  *          @arg @ref HAL_HCD_PORT_DISABLED_CB_ID USB HCD Port Disabled callback ID
+  *          @arg @ref HAL_HCD_MSPINIT_CB_ID MspDeInit callback ID
+  *          @arg @ref HAL_HCD_MSPDEINIT_CB_ID MspDeInit callback ID
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_HCD_UnRegisterCallback(HCD_HandleTypeDef *hhcd,
+                                             HAL_HCD_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hhcd);
+
+  /* Setup Legacy weak Callbacks  */
+  if (hhcd->State == HAL_HCD_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case HAL_HCD_SOF_CB_ID :
+        hhcd->SOFCallback = HAL_HCD_SOF_Callback;
+        break;
+
+      case HAL_HCD_CONNECT_CB_ID :
+        hhcd->ConnectCallback = HAL_HCD_Connect_Callback;
+        break;
+
+      case HAL_HCD_DISCONNECT_CB_ID :
+        hhcd->DisconnectCallback = HAL_HCD_Disconnect_Callback;
+        break;
+
+      case HAL_HCD_PORT_ENABLED_CB_ID :
+        hhcd->PortEnabledCallback = HAL_HCD_PortEnabled_Callback;
+        break;
+
+      case HAL_HCD_PORT_DISABLED_CB_ID :
+        hhcd->PortDisabledCallback = HAL_HCD_PortDisabled_Callback;
+        break;
+
+      case HAL_HCD_MSPINIT_CB_ID :
+        hhcd->MspInitCallback = HAL_HCD_MspInit;
+        break;
+
+      case HAL_HCD_MSPDEINIT_CB_ID :
+        hhcd->MspDeInitCallback = HAL_HCD_MspDeInit;
+        break;
+
+      default :
+        /* Update the error code */
+        hhcd->ErrorCode |= HAL_HCD_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (hhcd->State == HAL_HCD_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_HCD_MSPINIT_CB_ID :
+        hhcd->MspInitCallback = HAL_HCD_MspInit;
+        break;
+
+      case HAL_HCD_MSPDEINIT_CB_ID :
+        hhcd->MspDeInitCallback = HAL_HCD_MspDeInit;
+        break;
+
+      default :
+        /* Update the error code */
+        hhcd->ErrorCode |= HAL_HCD_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hhcd->ErrorCode |= HAL_HCD_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hhcd);
+  return status;
+}
+
+/**
+  * @brief  Register USB HCD Host Channel Notify URB Change Callback
+  *         To be used instead of the weak HAL_HCD_HC_NotifyURBChange_Callback() predefined callback
+  * @param  hhcd HCD handle
+  * @param  pCallback pointer to the USB HCD Host Channel Notify URB Change Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_HCD_RegisterHC_NotifyURBChangeCallback(HCD_HandleTypeDef *hhcd,
+                                                             pHCD_HC_NotifyURBChangeCallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hhcd->ErrorCode |= HAL_HCD_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+
+  /* Process locked */
+  __HAL_LOCK(hhcd);
+
+  if (hhcd->State == HAL_HCD_STATE_READY)
+  {
+    hhcd->HC_NotifyURBChangeCallback = pCallback;
+  }
+  else
+  {
+    /* Update the error code */
+    hhcd->ErrorCode |= HAL_HCD_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status = HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hhcd);
+
+  return status;
+}
+
+/**
+  * @brief  Unregister the USB HCD Host Channel Notify URB Change Callback
+  *         USB HCD Host Channel Notify URB Change Callback is redirected
+  *         to the weak HAL_HCD_HC_NotifyURBChange_Callback() predefined callback
+  * @param  hhcd HCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_HCD_UnRegisterHC_NotifyURBChangeCallback(HCD_HandleTypeDef *hhcd)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hhcd);
+
+  if (hhcd->State == HAL_HCD_STATE_READY)
+  {
+    hhcd->HC_NotifyURBChangeCallback = HAL_HCD_HC_NotifyURBChange_Callback; /* Legacy weak DataOutStageCallback */
+  }
+  else
+  {
+    /* Update the error code */
+    hhcd->ErrorCode |= HAL_HCD_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hhcd);
+
+  return status;
+}
+#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
+
+
+/**
+  * @}
+  */
+
+/** @defgroup HCD_Exported_Functions_Group3 Peripheral Control functions
+  *  @brief   Management functions
+  *
+@verbatim
+===============================================================================
+##### Peripheral Control functions #####
+===============================================================================
+[..]
+This subsection provides a set of functions allowing to control the HCD data
+transfers.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Start the host driver.
+  * @param  hhcd HCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
+{
+  __HAL_LOCK(hhcd);
+
+  /*Set the PullDown on the PHY */
+  hhcd->Instance->BCDR |= USB_BCDR_DPPD;
+
+  /* Clear Reset  */
+  hhcd->Instance->CNTR &= ~USB_CNTR_USBRST;
+
+  /*Remove PowerDown */
+  hhcd->Instance->CNTR &= ~USB_CNTR_PDWN;
+
+  __HAL_UNLOCK(hhcd);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stop the host driver.
+  * @param  hhcd HCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
+{
+  __HAL_LOCK(hhcd);
+  /*Stop the Host IP: setting powerdown  */
+  (void)USB_StopHost(hhcd->Instance);
+
+  /* clear all allocated virtual channel */
+  HAL_HCD_ClearPhyChannel(hhcd);
+
+  /* Reset the PMA current pointer */
+  (void)HAL_HCD_PMAReset(hhcd);
+
+  __HAL_UNLOCK(hhcd);
+  return HAL_OK;
+}
+
+/**
+  * @brief  Put the Device in suspend mode
+  * @param  hhcd HCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_HCD_Suspend(HCD_HandleTypeDef *hhcd)
+{
+  uint32_t count = 0U;
+
+  /* Set Suspend Mode */
+  hhcd->Instance->CNTR |= USB_CNTR_SUSPEN;
+
+  /* wait for Suspend Ready */
+  while ((hhcd->Instance->CNTR & USB_CNTR_SUSPRDY) == 0U)
+  {
+    if (++count > 0xFFFFFFU)
+    {
+      return HAL_TIMEOUT;
+    }
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Resume host port
+  * @param  hhcd HCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_HCD_Resume(HCD_HandleTypeDef *hhcd)
+{
+  /* Set Resume bit */
+  hhcd->Instance->CNTR |= USB_CNTR_L2RES;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Reset the host port.
+  * @param  hhcd HCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
+{
+  __HAL_LOCK(hhcd);
+
+  /* Reset the USB Port by inserting an SE0 on the bus */
+  (void)USB_ResetPort(hhcd->Instance);
+
+  if (hhcd->HostState == HCD_HCD_STATE_CONNECTED)
+  {
+    hhcd->HostState = HCD_HCD_STATE_RESETED;
+  }
+  __HAL_UNLOCK(hhcd);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Resme the host port.
+  * @param  hhcd HCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_HCD_ResumePort(HCD_HandleTypeDef *hhcd)
+{
+  /* Set Resume bit */
+  hhcd->Instance->CNTR |= USB_CNTR_L2RES;
+  HAL_Delay(30U);
+
+  /* Clear Resume bit */
+  hhcd->Instance->CNTR &= ~USB_CNTR_L2RES;
+
+  return HAL_OK;
+}
+
+
+/**
+  * @}
+  */
+
+/** @defgroup HCD_Exported_Functions_Group4 Peripheral State functions
+  *  @brief   Peripheral State functions
+  *
+@verbatim
+===============================================================================
+##### Peripheral State functions #####
+===============================================================================
+[..]
+This subsection permits to get in run-time the status of the peripheral
+and the data flow.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Return the HCD handle state.
+  * @param  hhcd HCD handle
+  * @retval HAL state
+  */
+HCD_StateTypeDef HAL_HCD_GetState(HCD_HandleTypeDef *hhcd)
+{
+  return hhcd->State;
+}
+
+/**
+  * @brief  Return  URB state for a channel.
+  * @param  hhcd HCD handle
+  * @param  chnum Channel number.
+  *         This parameter can be a value from 1 to 15
+  * @retval URB state.
+  *          This parameter can be one of these values:
+  *            URB_IDLE/
+  *            URB_DONE/
+  *            URB_NOTREADY/
+  *            URB_NYET/
+  *            URB_ERROR/
+  *            URB_STALL
+  */
+HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
+{
+  return hhcd->hc[chnum].urb_state;
+}
+
+
+/**
+  * @brief  Return the last host transfer size.
+  * @param  hhcd HCD handle
+  * @param  chnum Channel number.
+  *         This parameter can be a value from 1 to 15
+  * @retval last transfer size in byte
+  */
+uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
+{
+  return hhcd->hc[chnum].xfer_count;
+}
+
+/**
+  * @brief  Return the Host Channel state.
+  * @param  hhcd HCD handle
+  * @param  chnum Channel number.
+  *         This parameter can be a value from 1 to 15
+  * @retval Host channel state
+  *          This parameter can be one of these values:
+  *            HC_IDLE/
+  *            HC_XFRC/
+  *            HC_HALTED/
+  *            HC_NYET/
+  *            HC_NAK/
+  *            HC_STALL/
+  *            HC_XACTERR/
+  *            HC_BBLERR/
+  *            HC_DATATGLERR
+  */
+HCD_HCStateTypeDef  HAL_HCD_HC_GetState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
+{
+  return hhcd->hc[chnum].state;
+}
+
+/**
+  * @brief  Return the current Host frame number.
+  * @param  hhcd HCD handle
+  * @retval Current Host frame number
+  */
+uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
+{
+  return (USB_GetCurrentFrame(hhcd->Instance));
+}
+
+/**
+  * @brief  Return the Host enumeration speed.
+  * @param  hhcd HCD handle
+  * @retval speed : Device speed after Host enumeration
+  *          This parameter can be one of these values:
+  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
+  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
+  */
+uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
+{
+  return (USB_GetHostSpeed(hhcd->Instance));
+}
+
+/**
+  * @brief  Handle Host Channel OUT Double Buffer Bulk requests.
+  * @param  hhcd HCD handle
+  * @param  ch_num Channel number This parameter can be a value from 1 to 15
+  * @param  phy_chnum Physical Channel number [0..7]
+  * @param  regvalue contain Snapshot of the EPCHn register when ISR is detected
+  * @retval none
+  */
+static void HCD_HC_OUT_BulkDb(HCD_HandleTypeDef *hhcd, uint8_t ch_num,
+                              uint8_t phy_chnum, uint32_t regvalue)
+{
+  uint16_t data_xfr;
+  uint16_t len;
+
+  /* Send Buffer0 */
+  if ((regvalue & USB_CH_DTOG_TX) != 0U)
+  {
+    data_xfr = (uint16_t)(((USB_DRD_PMA_BUFF + phy_chnum)->TXBD & 0x03FF0000U) >> 16U);
+
+    if (hhcd->hc[ch_num & 0xFU].xfer_len >= data_xfr)
+    {
+      hhcd->hc[ch_num & 0xFU].xfer_len -= data_xfr;
+    }
+    else
+    {
+      hhcd->hc[ch_num & 0xFU].xfer_len = 0U;
+    }
+
+    /* Transfer no yet finished only one packet of mps is transferred and ACKed from device */
+    if (hhcd->hc[ch_num & 0xFU].xfer_len != 0U)
+    {
+      /* manage multiple Xfer */
+      hhcd->hc[ch_num & 0xFU].xfer_count  += data_xfr;
+
+      /* check if we need to free user buffer */
+      if ((regvalue & USB_CH_DTOG_RX) != 0U)
+      {
+        /* Toggle SwBuff */
+        HCD_FreeUserBuffer(hhcd->Instance, phy_chnum, 1U);
+      }
+
+      /* hhcd->hc[ch_num&0xFU].xfer_len_db==0 ==> when all data are written in the PMA to yet transferred */
+      if (hhcd->hc[ch_num & 0xFU].xfer_len_db > 0U) /* Still data to fill in the buffer */
+      {
+        hhcd->hc[ch_num & 0xFU].xfer_buff += data_xfr;
+
+        /* calculate len of new buffer to fill */
+        if (hhcd->hc[ch_num & 0xFU].xfer_len_db > hhcd->hc[ch_num & 0xFU].max_packet)
+        {
+          len = (uint16_t)hhcd->hc[ch_num & 0xFU].max_packet;
+          hhcd->hc[ch_num & 0xFU].xfer_len_db -= len;
+        }
+        else
+        {
+          len = (uint16_t)hhcd->hc[ch_num & 0xFU].xfer_len_db;
+          hhcd->hc[ch_num & 0xFU].xfer_len_db = 0U; /* end of fill buffer */
+        }
+
+        /* Write remaining data to Buffer0 */
+        HCD_SET_CH_TX_CNT(hhcd->Instance, phy_chnum, (uint16_t)len);
+        USB_WritePMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
+                     hhcd->hc[ch_num & 0xFU].pmaaddr0, (uint16_t)len);
+      }
+      /* start a new transfer */
+      HCD_SET_CH_TX_STATUS(hhcd->Instance, phy_chnum, USB_CH_TX_VALID);
+    }
+    else
+    {
+      /* Transfer complete state */
+      hhcd->hc[ch_num & 0xFU].xfer_count  += data_xfr;
+      hhcd->hc[ch_num & 0xFU].state = HC_XFRC;
+      hhcd->hc[ch_num & 0xFU].urb_state  = URB_DONE;
+      hhcd->hc[ch_num & 0xFU].toggle_out ^= 1U;
+      /* Close the Channel */
+      HCD_SET_CH_TX_STATUS(hhcd->Instance, phy_chnum, USB_CH_TX_DIS);
+    }
+  }
+  else
+  {
+    /* Send Buffer1 */
+    data_xfr = (uint16_t)(((USB_DRD_PMA_BUFF + phy_chnum)->RXBD & 0x03FF0000U) >> 16U);
+
+    if (hhcd->hc[ch_num & 0xFU].xfer_len >= data_xfr) /* updated */
+    {
+      hhcd->hc[ch_num & 0xFU].xfer_len -= data_xfr;
+    }
+
+    /* Transfer no yet finished only one packet of mps is transferred and ACKed from device */
+    if (hhcd->hc[ch_num & 0xFU].xfer_len != 0U)
+    {
+      /* manage multiple Xfer */
+      hhcd->hc[ch_num & 0xFU].xfer_count  += data_xfr;
+
+      /* check if we need to free user buffer */
+      if ((regvalue & USB_CH_DTOG_RX) == 0U)
+      {
+        /* Toggle SwBuff */
+        HCD_FreeUserBuffer(hhcd->Instance, phy_chnum, 1U);
+      }
+
+      /* hhcd->hc[ch_num&0xFU].xfer_len_db==0 ==> when all data are written in the PMA to yet transferred */
+      if (hhcd->hc[ch_num & 0xFU].xfer_len_db > 0U) /* Still data to fill in the buffer */
+      {
+        hhcd->hc[ch_num & 0xFU].xfer_buff += data_xfr;
+
+        /* calculate len of new buffer to fill */
+        if (hhcd->hc[ch_num & 0xFU].xfer_len_db > hhcd->hc[ch_num & 0xFU].max_packet)
+        {
+          len = hhcd->hc[ch_num & 0xFU].max_packet;
+          hhcd->hc[ch_num & 0xFU].xfer_len_db -= len;
+        }
+        else
+        {
+          len = (uint16_t)hhcd->hc[ch_num & 0xFU].xfer_len_db;
+          hhcd->hc[ch_num & 0xFU].xfer_len_db = 0U; /* end of fill buffer */
+        }
+
+        /* Write remaining data to Buffer0 */
+        HCD_SET_CH_DBUF1_CNT(hhcd->Instance, phy_chnum, 0U, (uint16_t)len);
+
+        USB_WritePMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
+                     hhcd->hc[ch_num & 0xFU].pmaaddr1, (uint16_t)len);
+      }
+      /* start a new transfer */
+      HCD_SET_CH_TX_STATUS(hhcd->Instance, phy_chnum, USB_CH_TX_VALID);
+    }
+    else
+    {
+      /* Transfer complete state */
+      hhcd->hc[ch_num & 0xFU].xfer_count  += data_xfr;
+      hhcd->hc[ch_num & 0xFU].state = HC_XFRC;
+      hhcd->hc[ch_num & 0xFU].urb_state  = URB_DONE;
+      hhcd->hc[ch_num & 0xFU].toggle_out ^= 1U;
+      /* Close the channel */
+      HCD_SET_CH_TX_STATUS(hhcd->Instance, phy_chnum, USB_CH_TX_DIS);
+    }
+  }
+}
+
+
+/**
+  * @brief  Handle Host Channel IN Isochronous Transaction
+  * @param  hhcd HCD handle
+  * @param  ch_num Channel number: This parameter can be a value from 1 to 15
+  * @param  phy_chnum Physical Channel number [0..7]
+  * @param  regvalue contain Snapshot of the EPCHn register when ISR is detected
+  * @retval none
+  */
+static void inline HCD_HC_IN_ISO(HCD_HandleTypeDef *hhcd, uint8_t ch_num,
+                                 uint8_t phy_chnum, uint32_t regvalue)
+{
+  /* Check if Double buffer isochronous */
+  if ((regvalue & USB_CH_KIND) == 0U)
+  {
+    /* Read from Buffer0 */
+    if ((regvalue & USB_CH_DTOG_RX) != 0U)
+    {
+      /* Get number of Received byte in buffer0 */
+      hhcd->hc[ch_num & 0xFU].xfer_count = HCD_GET_CH_DBUF0_CNT(hhcd->Instance, phy_chnum);
+
+      if (hhcd->hc[ch_num & 0xFU].xfer_count != 0U)
+      {
+        /* Read from Buffer0 */
+        USB_ReadPMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
+                    hhcd->hc[ch_num & 0xFU].pmaaddr0,
+                    (uint16_t)hhcd->hc[ch_num & 0xFU].xfer_count);
+
+        hhcd->hc[ch_num & 0xFU].urb_state  = URB_DONE;
+      }
+    }
+    else
+    {
+      /* Get number of Received byte in buffer1 */
+      hhcd->hc[ch_num & 0xFU].xfer_count = HCD_GET_CH_DBUF1_CNT(hhcd->Instance, phy_chnum);
+
+      if (hhcd->hc[ch_num & 0xFU].xfer_count != 0U)
+      {
+        /* Read from Buffer1 */
+        USB_ReadPMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
+                    hhcd->hc[ch_num & 0xFU].pmaaddr1,
+                    (uint16_t)hhcd->hc[ch_num & 0xFU].xfer_count);
+
+        hhcd->hc[ch_num & 0xFU].urb_state = URB_DONE;
+      }
+    }
+  }
+  else  /* single buffer isochronous */
+  {
+    /* Get Control Data OUT Packet*/
+    hhcd->hc[ch_num & 0xFU].xfer_count = HCD_GET_CH_RX_CNT(hhcd->Instance, phy_chnum);
+    if (hhcd->hc[ch_num & 0xFU].xfer_count != 0U)
+    {
+      USB_ReadPMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
+                  hhcd->hc[ch_num & 0xFU].pmaadress,
+                  (uint16_t)hhcd->hc[ch_num & 0xFU].xfer_count);
+
+      hhcd->hc[ch_num & 0xFU].urb_state = URB_DONE;
+    }
+  }
+
+  /* Transfer complete state */
+  hhcd->hc[ch_num & 0xFU].state = HC_XFRC;
+
+  /* Clear VTRX */
+  HCD_CLEAR_RX_CH_CTR(hhcd->Instance, phy_chnum);
+
+}
+/**
+  * @brief  Handle Host Channel IN Double Buffer Bulk requests.
+  * @param  hhcd HCD handle
+  * @param  ch_num Channel number: This parameter can be a value from 1 to 15
+  * @param  phy_chnum Physical Channel number [0..7]
+  * @param  regvalue contain Snapshot of the EPCHn register when ISR is detected
+  * @retval none
+  */
+static void HCD_HC_IN_BulkDb(HCD_HandleTypeDef *hhcd,
+                             uint8_t ch_num, uint8_t phy_chnum, uint32_t regvalue)
+{
+  uint16_t received_bytes;
+
+  /* Read from Buffer 0 */
+  if ((regvalue & USB_CH_DTOG_RX) != 0U)
+  {
+    received_bytes = (uint16_t)HCD_GET_CH_DBUF0_CNT(hhcd->Instance, phy_chnum);
+
+    if (hhcd->hc[ch_num & 0xFU].xfer_len <= received_bytes)
+    {
+      hhcd->hc[ch_num & 0xFU].xfer_len = 0U;
+    }
+    else
+    {
+      hhcd->hc[ch_num & 0xFU].xfer_len -= received_bytes;
+    }
+    /* Check if we Need to free the other buffer for the IP */
+    if ((hhcd->hc[ch_num & 0xFU].xfer_len != 0U) && ((regvalue & USB_CH_DTOG_TX) != 0U))
+    {
+      /* Toggle SwBuff */
+      HCD_FreeUserBuffer(hhcd->Instance, phy_chnum, 0U);/* Allow the IP to submit a new IN */
+    }
+    /* Read the byte from PMA to user Buffer(System Memory) */
+    USB_ReadPMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
+                hhcd->hc[ch_num & 0xFU].pmaaddr0, (uint16_t)received_bytes);
+  }
+  else
+  {
+    /* Read from Buffer 1 */
+    received_bytes = (uint16_t) HCD_GET_CH_DBUF1_CNT(hhcd->Instance, phy_chnum);
+
+    if (hhcd->hc[ch_num & 0xFU].xfer_len <= received_bytes)
+    {
+      hhcd->hc[ch_num & 0xFU].xfer_len = 0U;
+    }
+    else
+    {
+      hhcd->hc[ch_num & 0xFU].xfer_len -= received_bytes;
+    }
+
+    /* Check if we Need to free the other buffer for the IP */
+    if ((hhcd->hc[ch_num & 0xFU].xfer_len != 0U) && ((regvalue & USB_CH_DTOG_TX) == 0U))
+    {
+      /* Toggle SwBuff */
+      HCD_FreeUserBuffer(hhcd->Instance, phy_chnum, 0U);
+    }
+
+    /* Read the byte from PMA to user Buffer(System Memory) */
+    USB_ReadPMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
+                hhcd->hc[ch_num & 0xFU].pmaaddr1, (uint16_t)received_bytes);
+  }
+
+  /* update the global number of all received bytes */
+  hhcd->hc[ch_num & 0xFU].xfer_count += received_bytes;
+
+  /* Transfer complete state */
+  hhcd->hc[ch_num & 0xFU].state = HC_ACK;
+  hhcd->hc[ch_num & 0xFU].ErrCnt = 0U;
+
+  if ((hhcd->hc[ch_num & 0xFU].xfer_len == 0U) ||
+      ((received_bytes < hhcd->hc[ch_num & 0xFU].max_packet)))
+  {
+    hhcd->hc[ch_num & 0xFU].urb_state  = URB_DONE;
+    hhcd->hc[ch_num & 0xFU].state  = HC_XFRC;
+
+    /* disable channel */
+    HCD_SET_CH_RX_STATUS(hhcd->Instance, phy_chnum, USB_CH_RX_DIS);
+  }
+  else
+  {
+    hhcd->hc[ch_num & 0xFU].xfer_buff += received_bytes;
+
+    /* Reactivate the Channel Submit an other URB since the Transfer is not yet completed */
+    HCD_SET_CH_RX_STATUS(hhcd->Instance, phy_chnum, USB_CH_RX_STRX);
+  }
+}
+
+/**
+  * @brief  Handle Host Channel IN interrupt requests.
+  * @param  hhcd HCD handle
+  * @param  ch_num Channel number
+  *         This parameter can be a value from 1 to 15
+  * @retval none
+  */
+static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
+{
+  uint16_t received_bytes;
+  uint8_t phy_chnum = (uint8_t)__HAL_HCD_GET_CHNUM(hhcd);
+
+  /*Take a Flag snapshot from the CHEP register, due to STRX bits are used for both control and status */
+  uint32_t ch_reg =  HCD_GET_CHANNEL(hhcd->Instance, phy_chnum);
+
+  /* Manage Correct Transaction */
+  if ((ch_reg & USB_CH_ERRRX) == 0U)
+  {
+    /* Isochronous Channel */
+    if ((ch_reg & USB_CH_UTYPE) == USB_EP_ISOCHRONOUS)
+    {
+      HCD_HC_IN_ISO(hhcd, ch_num, phy_chnum, ch_reg);
+    }
+    else
+    {
+      /* manage ACK response single buffer */
+      if (((ch_reg) & USB_CH_RX_STRX) == USB_CH_RX_ACK_SBUF)
+      {
+        /* Get Control Data OUT Packet */
+        received_bytes = (uint16_t)HCD_GET_CH_RX_CNT(hhcd->Instance, phy_chnum);
+
+        /* Read the byte from PMA to user Buffer(System Memory) */
+        USB_ReadPMA(hhcd->Instance, hhcd->hc[ch_num & 0xFU].xfer_buff,
+                    hhcd->hc[ch_num & 0xFU].pmaadress, (uint16_t)received_bytes);
+
+        /* update the global number of all received bytes */
+        hhcd->hc[ch_num & 0xFU].xfer_count += received_bytes;
+
+        /* Transfer complete state */
+        hhcd->hc[ch_num & 0xFU].state = HC_ACK;
+        hhcd->hc[ch_num & 0xFU].ErrCnt = 0U;
+        if (hhcd->hc[ch_num & 0xFU].xfer_len <= received_bytes)
+        {
+          hhcd->hc[ch_num & 0xFU].xfer_len = 0U;
+        }
+        else
+        {
+          hhcd->hc[ch_num & 0xFU].xfer_len -= received_bytes;
+        }
+        if ((hhcd->hc[ch_num & 0xFU].xfer_len == 0U) ||
+            ((received_bytes < hhcd->hc[ch_num & 0xFU].max_packet)))
+        {
+          hhcd->hc[ch_num & 0xFU].urb_state  = URB_DONE;
+          hhcd->hc[ch_num & 0xFU].state  = HC_XFRC;
+        }
+        else
+        {
+          hhcd->hc[ch_num & 0xFU].xfer_buff += received_bytes;
+
+          /* Reactivate the Channel to Submit another URB since the Transfer is not yet completed */
+          HCD_SET_CH_RX_STATUS(hhcd->Instance, phy_chnum, USB_CH_RX_STRX);
+        }
+        if ((hhcd->hc[ch_num & 0xFU].ep_type == EP_TYPE_BULK) ||
+            (hhcd->hc[ch_num & 0xFU].ep_type == EP_TYPE_INTR))
+        {
+          hhcd->hc[ch_num & 0xFU].toggle_out ^= 1U;
+        }
+      }
+
+      /* manage NACK Response */
+      else if (((ch_reg & USB_CH_RX_STRX) == USB_CH_RX_NAK)
+               && (hhcd->hc[ch_num & 0xFU].urb_state != URB_DONE))
+      {
+        hhcd->hc[ch_num & 0xFU].urb_state = URB_NOTREADY;
+        hhcd->hc[ch_num & 0xFU].ErrCnt = 0U;
+        hhcd->hc[ch_num & 0xFU].state = HC_NAK;
+      }
+
+      /* manage STALL Response */
+      else if ((ch_reg & USB_CH_RX_STRX) == USB_CH_RX_STALL)
+      {
+        (void)HAL_HCD_HC_Halt(hhcd, (uint8_t)ch_num);
+        hhcd->hc[ch_num & 0xFU].state = HC_STALL;
+        hhcd->hc[ch_num & 0xFU].urb_state = URB_STALL;
+
+        /* Close the channel */
+        HCD_SET_CH_RX_STATUS(hhcd->Instance, phy_chnum, USB_CH_RX_DIS);
+      }
+
+      /* Double Buffer Management in case of Bulk Transaction */
+      else  if (((ch_reg & USB_CH_RX_STRX) == USB_CH_RX_ACK_DBUF)
+                && ((ch_reg & USB_CH_KIND) != 0U))
+      {
+        /* Bulk IN Double Buffer ISR */
+        HCD_HC_IN_BulkDb(hhcd, ch_num, phy_chnum, ch_reg);
+      }
+      else
+      {
+        /*....*/
+        /* not defined state: STRX=11 in single buffer no iso is not defined */
+      }
+      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
+                                          hhcd->hc[ch_num & 0xFU].urb_state);
+
+      /*Clear VTRX */
+      HCD_CLEAR_RX_CH_CTR(hhcd->Instance, phy_chnum);
+    }
+  }
+  else   /* Error detected during last transaction */
+  {
+    /* Set URB Error State */
+    hhcd->hc[ch_num & 0xFU].urb_state = URB_NOTREADY;
+    hhcd->hc[ch_num & 0xFU].ErrCnt++;
+    hhcd->hc[ch_num & 0xFU].state = HC_XACTERR;
+
+    /* Clear VTTRX & ERR_RX */
+    HCD_CLEAR_RX_CH_ERR(hhcd->Instance, phy_chnum);
+
+    /* Check Error number */
+    if (hhcd->hc[ch_num & 0xFU].ErrCnt > 3U)
+    {
+      hhcd->hc[ch_num & 0xFU].urb_state = URB_ERROR;
+      HCD_SET_CH_RX_STATUS(hhcd->Instance, phy_chnum, USB_CH_RX_DIS);
+
+      /* Clear pending err_tx */
+      HCD_CLEAR_RX_CH_ERR(hhcd->Instance, phy_chnum);
+    }
+    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
+                                        hhcd->hc[ch_num & 0xFU].urb_state);
+  }
+}
+
+
+/**
+  * @brief  Handle Host Channel OUT interrupt requests.
+  * @param  hhcd  HCD handle
+  * @param  chnum Channel number
+  *         This parameter can be a value from 1 to 15
+  * @retval none
+  */
+static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
+{
+  uint16_t data_xfr;
+
+  /* Get Physical Channel number */
+  uint32_t phy_chnum = (uint8_t)__HAL_HCD_GET_CHNUM(hhcd);
+
+  /* Take a Flag snapshot from the CHEP register, due to STRX bits are used for both control &status */
+  __IO uint32_t ch_reg =  *(__IO uint32_t *)(&(hhcd->Instance->CHEP0R) + phy_chnum);
+
+  /*------ Manage Correct Transaction ------*/
+  if ((ch_reg & USB_CH_ERRTX) == 0U)
+  {
+    /* Handle Isochronous channel */
+    if ((ch_reg & USB_CH_UTYPE) == USB_EP_ISOCHRONOUS)
+    {
+      /* correct transaction */
+      if ((hhcd->Instance->ISTR & USB_ISTR_ERR) == 0U)
+      {
+        /* Double buffer isochronous out*/
+        if ((ch_reg & USB_CH_KIND) == 0U)
+        {
+          /* Odd Transaction */
+          if ((ch_reg & USB_CH_DTOG_TX) != 0U)
+          {
+            hhcd->hc[chnum & 0xFU].pmabuff0_state = USB_PMABUF_EMPTY;
+          }
+          /* Even Transaction */
+          else
+          {
+            hhcd->hc[chnum & 0xFU].pmabuff1_state = USB_PMABUF_EMPTY;
+          }
+        }
+        else /* single buffer isochronous out */
+        {
+          HCD_SET_CH_TX_CNT(hhcd->Instance, phy_chnum, (uint16_t)0U);
+        }
+
+        /* Transfer complete state */
+        hhcd->hc[chnum & 0xFU].state = HC_XFRC;
+        hhcd->hc[chnum & 0xFU].urb_state = URB_DONE;
+      }
+
+      /*Clear Correct Transfer */
+      HCD_CLEAR_TX_CH_CTR(hhcd->Instance, phy_chnum);
+    }
+    else /* Manage all Non Isochronous Transaction */
+    {
+      /* Check ACK response */
+      if ((ch_reg & USB_CH_TX_STTX) == USB_CH_TX_ACK_SBUF)
+      {
+        data_xfr = (uint16_t)(((USB_DRD_PMA_BUFF + phy_chnum)->TXBD & 0x03FF0000U) >> 16U);
+
+        if (hhcd->hc[chnum & 0xFU].xfer_len >= data_xfr)
+        {
+          hhcd->hc[chnum & 0xFU].xfer_len -= data_xfr;
+        }
+        else
+        {
+          hhcd->hc[chnum & 0xFU].xfer_len = 0U;
+        }
+
+        /* Transfer no yet finished only one packet of mps is transferred and ACKed from device */
+        if (hhcd->hc[chnum & 0xFU].xfer_len != 0U)
+        {
+          /* manage multiple Xfer */
+          hhcd->hc[chnum & 0xFU].xfer_buff += data_xfr;
+          hhcd->hc[chnum & 0xFU].xfer_count  += data_xfr;
+
+          /* start a new transfer */
+          (void) USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[chnum & 0xFU]);
+        }
+        else
+        {
+          /* Transfer complete */
+          hhcd->hc[chnum & 0xFU].xfer_count += data_xfr;
+          hhcd->hc[chnum & 0xFU].state = HC_XFRC;
+          hhcd->hc[chnum & 0xFU].urb_state = URB_DONE;
+          if ((hhcd->hc[chnum & 0xFU].ep_type == EP_TYPE_BULK) ||
+              (hhcd->hc[chnum & 0xFU].ep_type == EP_TYPE_INTR))
+          {
+            hhcd->hc[chnum & 0xFU].toggle_out ^= 1U;
+          }
+        }
+      }
+
+      /* Check NACK Response */
+      else if ((ch_reg & USB_CH_TX_STTX) == USB_CH_TX_NAK)
+      {
+        hhcd->hc[chnum & 0xFU].urb_state = URB_NOTREADY;
+        hhcd->hc[chnum & 0xFU].ErrCnt = 0U;
+        hhcd->hc[chnum & 0xFU].state = HC_NAK;
+      }
+
+      /*Check STALL Response*/
+      else if ((ch_reg & USB_CH_TX_STTX) == USB_CH_TX_STALL)
+      {
+        (void) HAL_HCD_HC_Halt(hhcd, (uint8_t)chnum);
+        hhcd->hc[chnum & 0xFU].state = HC_STALL;
+        hhcd->hc[chnum & 0xFU].urb_state = URB_STALL;
+      }
+
+      /*Check double buffer ACK in case of bulk transaction */
+      else if ((ch_reg & USB_CH_TX_STTX) == USB_CH_TX_ACK_DBUF)
+      {
+        /*Double buffer management Bulk Out*/
+        (void) HCD_HC_OUT_BulkDb(hhcd, chnum, (uint8_t)phy_chnum, ch_reg);
+      }
+      else
+      {
+        /*...*/
+      }
+
+      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)chnum,
+                                          hhcd->hc[chnum & 0xFU].urb_state);
+      HCD_CLEAR_TX_CH_CTR(hhcd->Instance, phy_chnum);
+    }  /* end no isochronous */
+  }
+
+  /*------ Manage Transaction Error------*/
+  else
+  {
+    hhcd->hc[chnum & 0xFU].ErrCnt++;
+    if (hhcd->hc[chnum & 0xFU].ErrCnt > 3U)
+    {
+      HCD_SET_CH_TX_STATUS(hhcd->Instance, phy_chnum, USB_CH_TX_DIS);
+      hhcd->hc[chnum & 0xFU].urb_state = URB_ERROR;
+    }
+    else
+    {
+      hhcd->hc[chnum & 0xFU].urb_state = URB_NOTREADY;
+    }
+
+    hhcd->hc[chnum & 0xFU].state = HC_XACTERR;
+
+    /*Clear ERR_TX*/
+    HCD_CLEAR_TX_CH_ERR(hhcd->Instance, phy_chnum);
+    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)chnum,
+                                        hhcd->hc[chnum & 0xFU].urb_state);
+  }
+}
+
+
+/**
+  * @brief  Handle Host Port interrupt requests.
+  * @param  hhcd  HCD handle
+  * @retval None
+  */
+static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
+{
+  /* J-state detected & LastState=Disconnected   */
+  if (((hhcd->Instance->FNR & USB_FNR_RXDP) != 0U) &&
+      ((hhcd->HostState == HCD_HCD_STATE_DISCONNECTED) != 0U))
+  {
+    HAL_HCD_Connect_Callback(hhcd);
+    hhcd->HostState = HCD_HCD_STATE_CONNECTED;
+  }
+  /* K-state detected & LastState=Disconnected  */
+  else  if (((hhcd->Instance->ISTR & USB_ISTR_LS_DCONN) != 0U)
+            && ((hhcd->HostState == HCD_HCD_STATE_DISCONNECTED) != 0U))
+  {
+    HAL_HCD_Connect_Callback(hhcd);
+    hhcd->HostState = HCD_HCD_STATE_CONNECTED;
+  }
+  /* SE0 detected USB Disconnected state */
+  else if ((hhcd->Instance->FNR & (USB_FNR_RXDP | USB_FNR_RXDM)) == 0U)
+  {
+    /*Host Port State*/
+    hhcd->HostState = HCD_HCD_STATE_DISCONNECTED;
+    /*Disconnection Callback */
+    HAL_HCD_Disconnect_Callback(hhcd);
+  }
+  /* J-state detected & lastState=Connected: a Missing disconnection is detected */
+  else if (((hhcd->Instance->FNR & USB_FNR_RXDP) != 0U) &&
+           ((hhcd->HostState == HCD_HCD_STATE_CONNECTED) != 0U))
+  {
+    /*Disconnection Callback */
+    HAL_HCD_Disconnect_Callback(hhcd);
+    /*Host Port State*/
+    hhcd->HostState = HCD_HCD_STATE_DISCONNECTED;
+  }
+  /* K-state detected & LastState=Disconnected: a Missing disconnection is detected */
+  else if (((hhcd->Instance->ISTR & USB_ISTR_LS_DCONN) != 0U)
+           && ((hhcd->HostState == HCD_HCD_STATE_CONNECTED) != 0U))
+  {
+    /*Disconnection Callback */
+    HAL_HCD_Disconnect_Callback(hhcd);
+    /*Host Port State*/
+    hhcd->HostState = HCD_HCD_STATE_DISCONNECTED;
+  }
+  else
+  {
+    /* should not be here */
+  }
+}
+
+/**
+  * @brief  Check if the ch_num are already reserved to a physical channel
+  * @param  hhcd  HCD handle
+  * @param  ch_num  Channel number
+  *         This parameter can be a value from 1 to 15
+  * @retval HAL status
+  */
+static uint8_t HAL_HCD_Check_usedChannel(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
+{
+  uint8_t idx;
+
+  /* Check if the logical channel are already opened  */
+  for (idx = 0U; idx < hhcd->Init.Host_channels; idx++)
+  {
+    if ((((hhcd->phy_chin_state[idx] & 0x00F0U) >> 4U) == ((uint16_t)ch_num + 1U)) && (hhcd->phy_chin_state[idx] != 0U))
+    {
+      return (1U | (idx << 4U));
+    }
+    if ((((hhcd->phy_chout_state[idx] & 0x00F0U) >> 4U) == ((uint16_t)ch_num + 1U)) && (hhcd->phy_chout_state[idx] != 0U))
+    {
+      return (1U | (idx << 4U));
+    }
+  }
+
+  return 0U;
+}
+
+/**
+  * @brief  Get a Logical Channel number from  physical Channel
+  * @param  hhcd  HCD handle
+  * @param  phy_chnum
+  *         This parameter can be a value from 1 to 15
+  * @param  dir  Channel direction
+  *         -0 OUT_Channel
+  *         -1 IN_Channel
+  * @retval HAL status
+  */
+static uint8_t HAL_HCD_GetLogical_Channel(HCD_HandleTypeDef *hhcd,
+                                          uint8_t phy_chnum, uint8_t dir)
+{
+  /* Out Channel Direction */
+  if (dir == 0U)
+  {
+    if (((hhcd->phy_chout_state[phy_chnum & 0x7U] & 0x00F0U) >> 4U) != 0U)
+    {
+      return ((uint8_t)((hhcd->phy_chout_state[phy_chnum & 0x7U] & 0x00F0U) >> 4U) - 1U);
+    }
+    else
+    {
+      /*Channel not registered Error*/
+      return HCD_LOGICAL_CH_NOT_OPENED;
+    }
+  }
+  /* IN Channel Direction */
+  else
+  {
+    if (((hhcd->phy_chin_state[phy_chnum & 0x7U] & 0x00F0U) >> 4U) != 0U)
+    {
+      return ((uint8_t)((hhcd->phy_chin_state[phy_chnum & 0x7U] & 0x00F0U) >> 4U) - 1U);
+    }
+    else
+    {
+      /*Channel not registered Error*/
+      return HCD_LOGICAL_CH_NOT_OPENED;
+    }
+  }
+}
+/**
+  * @brief  Get a free physical Channel number according to the direction
+  * @param  hhcd HCD handle
+  * @param  ch_num Channel number
+  *         This parameter can be a value from 1 to 15
+  * @param  epnum Endpoint number
+  *          This parameter can be a value from 1 to 15
+  * @param  ep_type Endpoint Type
+  *          This parameter can be one of these values:
+  *            EP_TYPE_CTRL Control type,
+  *            EP_TYPE_ISOC Isochronous type,
+  *            EP_TYPE_BULK Bulk type,
+  *            EP_TYPE_INTR Interrupt type
+  * @retval if physical channel is available return Phy_channel number
+         else return HCD_FREE_CH_NOT_FOUND
+  */
+static uint8_t HAL_HCD_Get_FreePhyChannel(HCD_HandleTypeDef *hhcd, uint8_t ch_num,
+                                          uint8_t epnum, uint8_t ep_type)
+{
+  uint8_t idx;
+
+  if ((epnum & 0x80U) != 0U)
+  {
+    /* Find a new available physical in channel */
+    for (idx = 0U; idx < hhcd->Init.Host_channels; idx++)
+    {
+      if ((hhcd->phy_chin_state[idx] == 0U) &&   /* if PhysicalChannelx(EPCHidx) IN is Free */
+          ((((hhcd->phy_chout_state[idx] & 0x000FU) == ((uint16_t)ep_type + 1U)) && /* if  the same (EPCHidx) Channelx OUT is already opened check if the same type is allocated */
+            (((hhcd->phy_chout_state[idx] & 0x0F00U) == ((uint16_t)epnum & 0x0FU)))) || /* Check if the same Epnum is allocated then allocate the same physical channelOUT for IN Logical Channel */
+           (hhcd->phy_chout_state[idx] == 0U))) /* OR if  physical Channel OUT (EPCHidx)is free */
+      {
+        /* chin_state will store the ep_type to be used for the same channel in out direction */
+        hhcd->phy_chin_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
+                                    ((uint16_t)ep_type + 1U) | /* ep_type(0/1/2/3) so adding + 1 to avoid having a 0 value */
+                                    (((uint16_t)epnum & 0x0FU) << 8U);
+
+        return idx;
+      }
+    }
+  }
+  else
+  {
+    /* Find a new available physical out channel */
+    for (idx = 0U; idx < hhcd->Init.Host_channels; idx++)
+    {
+      /* if there is a free out channel and the same channel is used for the in direction then check if same ep_type used */
+      if ((hhcd->phy_chout_state[idx] == 0U) &&
+          ((((hhcd->phy_chin_state[idx] & 0x0FU) == ((uint16_t)ep_type + 1U)) &&
+            ((hhcd->phy_chin_state[idx] & 0x0F00U) == ((uint16_t)epnum & 0x0FU))) ||
+           (hhcd->phy_chin_state[idx] == 0U)))
+      {
+        /* chin_state will store the ep_type to be used for the same channel in out direction */
+        hhcd->phy_chout_state[idx] = (((uint16_t)ch_num + 1U) << 4U) |
+                                     ((uint16_t)ep_type + 1U) |  /* ep_type(0/1/2/3) so adding +1 to avoid having a 0 value */
+                                     (((uint16_t)epnum & 0x0FU) << 8U);
+
+        return idx;
+      }
+    }
+  }
+
+  /*in case of Error */
+  return HCD_FREE_CH_NOT_FOUND;
+}
+
+/**
+  * @brief  Free All Channel allocation
+  * @param  hhcd HCD handle
+  * @retval HAL status
+  */
+static void  HAL_HCD_ClearPhyChannel(HCD_HandleTypeDef *hhcd)
+{
+  uint8_t idx;
+
+  for (idx = 0U; idx < hhcd->Init.Host_channels; idx++)
+  {
+    /*Reset channel allocation value */
+    hhcd->phy_chout_state[idx] = 0U;
+    hhcd->phy_chin_state[idx] = 0U;
+  }
+}
+
+/*----------------------  PMA Allocation Section --------------------- */
+/*
+                __col31________________col0__   Column-- >
+          lin0 | entry31.|.......  | entry0 |   Line
+               |---------|---------|--------|    |
+          line1| entry63.|.......  | entry32|    |
+               |---------|---------|--------|   \|/
+               | entry127|.......  | entry64|
+               |---------|---------|--------|
+               | entry256|......   |entry128|
+                ----------------------------
+           an allocation space of 64byte need 8 Free contiguous Entry in the Matrix
+           - a Free Entry is a bit with 0 Value/  a busy entry is a bit with 1 value. */
+
+/**
+  * @brief  Fetch in the PMA_LockupTable free space of number of mps byte
+  * @param  hhcd  Host instance
+  * @param  mps  Channel Max Packet Size
+  * @retval PMA_Address of the first free block containing mps byte
+            0xFFFF in case of no space available
+  */
+static uint16_t HAL_HCD_GetFreePMA(HCD_HandleTypeDef *hhcd, uint16_t mps)
+{
+  uint32_t Entry, FreeBlocks = 0U;
+  uint8_t FirstFreeBlock_col = 0U, FirstFreeBlock_line = 0U;
+  uint8_t ColIndex;
+  uint16_t NbrReqBlocks;
+  uint16_t mps_t = mps;
+
+  /* since PMA buffer descriptor RXBD allocate address according to BLSIZE, BLSIZE=1==> mps>64
+    allocation in PMA is done in 32Bytes each entry */
+  if ((mps_t > 64U) && ((mps_t % 32U) != 0U))
+  {
+    /* Align the mps to 32byte block to match the allocation in PMA,
+      check Definition of allocation buffer memory in usb user spec */
+    mps_t = (uint16_t)(((mps_t / 32U) + 1U) * 32U);
+  }
+
+  /* calculate the number of block(8byte) to allocate */
+  NbrReqBlocks = mps_t / 8U;
+
+  /* check if we need remaining Block */
+  if ((mps_t % 8U) != 0U)
+  {
+    NbrReqBlocks++;
+  }
+
+  /* Look For NbrReqBlocks * Empty Block */
+  for (uint8_t i = 0U; ((i < PMA_BLOCKS) && (FreeBlocks != NbrReqBlocks)); i++)
+  {
+    Entry = hhcd->PMALookupTable[i];
+
+    /* when parse is in progress, check the first col to look for a contiguous block */
+    if ((FreeBlocks != 0U) && ((Entry & (uint32_t)1U) != 0U))
+    {
+      FreeBlocks = 0U;
+    }
+    uint8_t j = 0U;
+    while ((j <= 31U) && (FreeBlocks != NbrReqBlocks))
+    {
+      /* check if block j is free */
+      if ((Entry & ((uint32_t)1U << j)) == 0U)
+      {
+        if (FreeBlocks == 0U)
+        {
+          FirstFreeBlock_col = j;
+          FirstFreeBlock_line = i;
+          FreeBlocks++;
+        }
+        j++;
+
+        /* Parse Column PMALockTable */
+        while ((j <= 31U) && ((Entry & ((uint32_t)1U << j)) == 0U) && (FreeBlocks < NbrReqBlocks))
+        {
+          FreeBlocks++;
+          j++;
+        }
+
+        /* Free contiguous Blocks not found */
+        if (((FreeBlocks < NbrReqBlocks) && (j < 31U)) ||
+            ((j == 31U) && ((Entry & ((uint32_t)1U << j)) != 0U)))
+        {
+          FreeBlocks = 0U;
+        }
+      }
+      j++;
+    } /* end for j */
+  } /* end for i */
+
+  /* Free block found */
+  if (FreeBlocks >= NbrReqBlocks)
+  {
+    ColIndex = FirstFreeBlock_col;
+
+    for (uint8_t i = FirstFreeBlock_line; ((i < PMA_BLOCKS) && (FreeBlocks > 0U)); i++)
+    {
+      for (uint8_t j = ColIndex; j <= 31U; j++)
+      {
+        hhcd->PMALookupTable[i] |= ((uint32_t)1U << j);
+        if (--FreeBlocks == 0U)
+        {
+          break;
+        }
+      }
+      ColIndex = 0U;
+    }
+
+    return (uint16_t)((FirstFreeBlock_line * (uint16_t)256U) + (FirstFreeBlock_col * (uint16_t)8U));
+  }
+  else
+  {
+    return 0xFFFFU;
+  }
+}
+
+/**
+  * @brief  Allocate PMA buffer for Channel
+  *         This API will fetch a free space
+  * @param  hhcd    Host instance
+  * @param  ch_num  Channel number
+  * @param  ch_kind endpoint Kind
+  *                  USB_SNG_BUF Single Buffer used
+  *                  USB_DBL_BUF Double Buffer used
+  * @param  mps Channel Max Packet Size
+  * @retval HAL status
+  */
+HAL_StatusTypeDef  HAL_HCD_PMAlloc(HCD_HandleTypeDef *hhcd, uint8_t  ch_num,
+                                   uint16_t ch_kind, uint16_t mps)
+{
+  uint16_t pma_addr0;
+  uint16_t pma_addr1; /* used for double buffer mode if enabled */
+
+  /* Host Channel */
+  HCD_HCTypeDef *hc = &(hhcd->hc[ch_num]);
+
+  /* Get a FreePMA Address */
+  pma_addr0 = HAL_HCD_GetFreePMA(hhcd, mps);
+
+  /* if there is no free space to allocate */
+  if (pma_addr0 == 0xFFFFU)
+  {
+    return HAL_ERROR;
+  }
+  else
+  {
+    /* Here we check if the endpoint is single or double Buffer */
+    if (ch_kind == HCD_SNG_BUF)
+    {
+      /* Single Buffer */
+      hc->doublebuffer = 0U;
+
+      /* Configure the PMA */
+      if (hc->ch_dir == CH_IN_DIR)
+      {
+        (USB_DRD_PMA_BUFF + hc->phy_ch_num)->RXBD = pma_addr0;
+      }
+      else
+      {
+        (USB_DRD_PMA_BUFF + hc->phy_ch_num)->TXBD = pma_addr0;
+      }
+
+      /* Set the Pmaaddress */
+      hc->pmaadress = pma_addr0;
+    }
+    else /* USB_DBL_BUF */
+    {
+      /* Double Buffer Endpoint */
+      hc->doublebuffer = 1U;
+
+      /* Get a FreePMA Address for buffer 2 */
+      pma_addr1 = HAL_HCD_GetFreePMA(hhcd, mps);
+
+      if (pma_addr1 == 0xFFFFU)
+      {
+        /* Free the first buffer */
+        (void)HAL_HCD_PMAFree(hhcd, pma_addr0, mps);
+        return HAL_ERROR;
+      }
+      else
+      {
+        /* Configure the PMA */
+        hc->pmaaddr0 = (uint16_t)(pma_addr0);
+        hc->pmaaddr1 = (uint16_t)(pma_addr1);
+
+        /* Set Buffer0 pma address */
+        (USB_DRD_PMA_BUFF + hc->phy_ch_num)->TXBD = pma_addr0;
+
+        /* Set Buffer1 pma address */
+        (USB_DRD_PMA_BUFF + hc->phy_ch_num)->RXBD = pma_addr1;
+
+        /* Used for Bulk DB MPS < 64bytes */
+        if (hc->ch_dir == CH_IN_DIR)
+        {
+          hc->pmaadress = hc->pmaaddr1;
+        }
+        else
+        {
+          hc->pmaadress = hc->pmaaddr0;
+        }
+      }
+    }
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  PMA De-Allocation for Channel Free the reserved block in the PMA-LookupTable
+  * @param  hhcd  Host instance
+  * @param  ch_num Channel number
+  * @retval HAL status
+  */
+HAL_StatusTypeDef  HAL_HCD_PMADeAlloc(HCD_HandleTypeDef *hhcd, uint8_t  ch_num)
+{
+  HAL_StatusTypeDef status;
+  uint8_t Err = 0U;
+
+  /* Host Channel */
+  HCD_HCTypeDef *hc = &(hhcd->hc[ch_num]);
+
+  /* Single Buffer */
+  if (hc->doublebuffer == 0U)
+  {
+    status = HAL_HCD_PMAFree(hhcd, hc->pmaadress, hc->max_packet);
+  }
+  else   /* Double buffer */
+  {
+    status = HAL_HCD_PMAFree(hhcd, hc->pmaaddr0, hc->max_packet);
+    if (status != HAL_OK)
+    {
+      Err++;
+    }
+
+    status = HAL_HCD_PMAFree(hhcd, hc->pmaaddr1, hc->max_packet);
+    if (status != HAL_OK)
+    {
+      Err++;
+    }
+
+    if (Err != 0U)
+    {
+      return HAL_ERROR;
+    }
+  }
+
+  return status;
+}
+
+
+/**
+  * @brief  PMA Reset
+  * @param  hhcd  Host instance
+  * @retval HAL status
+  */
+HAL_StatusTypeDef  HAL_HCD_PMAReset(HCD_HandleTypeDef *hhcd)
+{
+  /* Reset All PMA Entry */
+  for (uint8_t i = 0U; i < PMA_BLOCKS; i++)
+  {
+    hhcd->PMALookupTable[i] = 0U;
+  }
+
+  /* Allocate a Space for buffer descriptor table depending on the Host channel number */
+  for (uint8_t i = 0U; i < hhcd->Init.Host_channels; i++)
+  {
+    hhcd->PMALookupTable[0] |= ((uint32_t)1U << i);
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  PMA FRee
+  * @param  hhcd   Host instance
+  * @param  pma_base PMA base offset stored in hhcd->hc.pmaaddr
+  * @param  mps  Max Packet Size
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef  HAL_HCD_PMAFree(HCD_HandleTypeDef *hhcd, uint32_t pma_base, uint16_t mps)
+{
+  uint32_t block_nbr;
+  uint8_t ColIndex;
+  uint8_t LineIndex;
+  uint16_t mps_t = mps;
+
+  /* since PMA buffer descriptor RXBD allocate address according to BLSIZE, BLSIZE=1==> mps>64
+    allocation in PMA is done in 32Bytes each entry */
+  if ((mps_t > 64U) && ((mps_t % 32U) != 0U))
+  {
+    /* Align the mps to 32byte block to match the allocation in PMA,
+      check Definition of allocation buffer memory in usb user spec */
+    mps_t = (uint16_t)(((mps_t / 32U) + 1U) * 32U);
+  }
+
+  /* Calculate the number of needed block to Free */
+  if ((mps_t / 8U) != 0U)
+  {
+    block_nbr = ((uint32_t)mps_t / 8U);
+
+    if ((mps_t % 8U) != 0U)
+    {
+      block_nbr++;
+    }
+  }
+  else
+  {
+    block_nbr = 1U;
+  }
+
+  /* Decode Col/Line of PMA_Base position in the PMA_LookupTable */
+  if (pma_base > 256U)
+  {
+    LineIndex = (uint8_t)(pma_base / 256U);
+    ColIndex = (uint8_t)((pma_base - ((uint32_t)LineIndex * 256U)) / 8U);
+  }
+  else
+  {
+    LineIndex = 0U;
+    ColIndex = (uint8_t)(pma_base / 8U);
+  }
+
+  /* Reset the corresponding bit in the lookupTable */
+  for (uint8_t i = LineIndex; ((i < PMA_BLOCKS) && (block_nbr > 0U)); i++)
+  {
+    for (uint8_t j = ColIndex; j <= 31U; j++)
+    {
+      /* Check if the block is not already reserved or it was already closed */
+      if ((hhcd->PMALookupTable[i] & ((uint32_t)1U << j)) == 0U)
+      {
+        return HAL_ERROR;
+      }
+      /* Free the reserved block by resetting the corresponding bit */
+      hhcd->PMALookupTable[i] &= ~(1U << j);
+
+      if (--block_nbr == 0U)
+      {
+        break;
+      }
+    }
+    ColIndex = 0U;
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+#endif /* defined (USB_DRD_FS) */
+#endif /* HAL_HCD_MODULE_ENABLED */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c
new file mode 100644
index 0000000..c9b56a4
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c
@@ -0,0 +1,6796 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_i2c.c
+  * @author  MCD Application Team
+  * @brief   I2C HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Inter Integrated Circuit (I2C) peripheral:
+  *           + Initialization and de-initialization functions
+  *           + IO operation functions
+  *           + Peripheral State and Errors functions
+  *
+  @verbatim
+  ==============================================================================
+                        ##### How to use this driver #####
+  ==============================================================================
+    [..]
+    The I2C HAL driver can be used as follows:
+
+    (#) Declare a I2C_HandleTypeDef handle structure, for example:
+        I2C_HandleTypeDef  hi2c;
+
+    (#)Initialize the I2C low level resources by implementing the @ref HAL_I2C_MspInit() API:
+        (##) Enable the I2Cx interface clock
+        (##) I2C pins configuration
+            (+++) Enable the clock for the I2C GPIOs
+            (+++) Configure I2C pins as alternate function open-drain
+        (##) NVIC configuration if you need to use interrupt process
+            (+++) Configure the I2Cx interrupt priority
+            (+++) Enable the NVIC I2C IRQ Channel
+        (##) DMA Configuration if you need to use DMA process
+            (+++) Declare a DMA_HandleTypeDef handle structure for
+                  the transmit or receive channel
+            (+++) Enable the DMAx interface clock using
+            (+++) Configure the DMA handle parameters
+            (+++) Configure the DMA Tx or Rx channel
+            (+++) Associate the initialized DMA handle to the hi2c DMA Tx or Rx handle
+            (+++) Configure the priority and enable the NVIC for the transfer complete interrupt on
+                  the DMA Tx or Rx channel
+
+    (#) Configure the Communication Clock Timing, Own Address1, Master Addressing mode, Dual Addressing mode,
+        Own Address2, Own Address2 Mask, General call and Nostretch mode in the hi2c Init structure.
+
+    (#) Initialize the I2C registers by calling the @ref HAL_I2C_Init(), configures also the low level Hardware
+        (GPIO, CLOCK, NVIC...etc) by calling the customized @ref HAL_I2C_MspInit(&hi2c) API.
+
+    (#) To check if target device is ready for communication, use the function @ref HAL_I2C_IsDeviceReady()
+
+    (#) For I2C IO and IO MEM operations, three operation modes are available within this driver :
+
+    *** Polling mode IO operation ***
+    =================================
+    [..]
+      (+) Transmit in master mode an amount of data in blocking mode using @ref HAL_I2C_Master_Transmit()
+      (+) Receive in master mode an amount of data in blocking mode using @ref HAL_I2C_Master_Receive()
+      (+) Transmit in slave mode an amount of data in blocking mode using @ref HAL_I2C_Slave_Transmit()
+      (+) Receive in slave mode an amount of data in blocking mode using @ref HAL_I2C_Slave_Receive()
+
+    *** Polling mode IO MEM operation ***
+    =====================================
+    [..]
+      (+) Write an amount of data in blocking mode to a specific memory address using @ref HAL_I2C_Mem_Write()
+      (+) Read an amount of data in blocking mode from a specific memory address using @ref HAL_I2C_Mem_Read()
+
+
+    *** Interrupt mode IO operation ***
+    ===================================
+    [..]
+      (+) Transmit in master mode an amount of data in non-blocking mode using @ref HAL_I2C_Master_Transmit_IT()
+      (+) At transmission end of transfer, @ref HAL_I2C_MasterTxCpltCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_I2C_MasterTxCpltCallback()
+      (+) Receive in master mode an amount of data in non-blocking mode using @ref HAL_I2C_Master_Receive_IT()
+      (+) At reception end of transfer, @ref HAL_I2C_MasterRxCpltCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_I2C_MasterRxCpltCallback()
+      (+) Transmit in slave mode an amount of data in non-blocking mode using @ref HAL_I2C_Slave_Transmit_IT()
+      (+) At transmission end of transfer, @ref HAL_I2C_SlaveTxCpltCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_I2C_SlaveTxCpltCallback()
+      (+) Receive in slave mode an amount of data in non-blocking mode using @ref HAL_I2C_Slave_Receive_IT()
+      (+) At reception end of transfer, @ref HAL_I2C_SlaveRxCpltCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_I2C_SlaveRxCpltCallback()
+      (+) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and users can
+           add their own code by customization of function pointer @ref HAL_I2C_ErrorCallback()
+      (+) Abort a master I2C process communication with Interrupt using @ref HAL_I2C_Master_Abort_IT()
+      (+) End of abort process, @ref HAL_I2C_AbortCpltCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_I2C_AbortCpltCallback()
+      (+) Discard a slave I2C process communication using @ref __HAL_I2C_GENERATE_NACK() macro.
+           This action will inform Master to generate a Stop condition to discard the communication.
+
+
+    *** Interrupt mode or DMA mode IO sequential operation ***
+    ==========================================================
+    [..]
+      (@) These interfaces allow to manage a sequential transfer with a repeated start condition
+          when a direction change during transfer
+    [..]
+      (+) A specific option field manage the different steps of a sequential transfer
+      (+) Option field values are defined through @ref I2C_XFEROPTIONS and are listed below:
+      (++) I2C_FIRST_AND_LAST_FRAME: No sequential usage, functional is same as associated interfaces in
+           no sequential mode
+      (++) I2C_FIRST_FRAME: Sequential usage, this option allow to manage a sequence with start condition, address
+                            and data to transfer without a final stop condition
+      (++) I2C_FIRST_AND_NEXT_FRAME: Sequential usage (Master only), this option allow to manage a sequence with
+                            start condition, address and data to transfer without a final stop condition,
+                            an then permit a call the same master sequential interface several times
+                            (like @ref HAL_I2C_Master_Seq_Transmit_IT() then @ref HAL_I2C_Master_Seq_Transmit_IT()
+                            or @ref HAL_I2C_Master_Seq_Transmit_DMA() then @ref HAL_I2C_Master_Seq_Transmit_DMA())
+      (++) I2C_NEXT_FRAME: Sequential usage, this option allow to manage a sequence with a restart condition, address
+                            and with new data to transfer if the direction change or manage only the new data to
+                            transfer
+                            if no direction change and without a final stop condition in both cases
+      (++) I2C_LAST_FRAME: Sequential usage, this option allow to manage a sequance with a restart condition, address
+                            and with new data to transfer if the direction change or manage only the new data to
+                            transfer
+                            if no direction change and with a final stop condition in both cases
+      (++) I2C_LAST_FRAME_NO_STOP: Sequential usage (Master only), this option allow to manage a restart condition
+                            after several call of the same master sequential interface several times
+                            (link with option I2C_FIRST_AND_NEXT_FRAME).
+                            Usage can, transfer several bytes one by one using
+                              HAL_I2C_Master_Seq_Transmit_IT
+                              or HAL_I2C_Master_Seq_Receive_IT
+                              or HAL_I2C_Master_Seq_Transmit_DMA
+                              or HAL_I2C_Master_Seq_Receive_DMA
+                              with option I2C_FIRST_AND_NEXT_FRAME then I2C_NEXT_FRAME.
+                             Then usage of this option I2C_LAST_FRAME_NO_STOP at the last Transmit or
+                              Receive sequence permit to call the opposite interface Receive or Transmit
+                              without stopping the communication and so generate a restart condition.
+      (++) I2C_OTHER_FRAME: Sequential usage (Master only), this option allow to manage a restart condition after
+                            each call of the same master sequential
+                            interface.
+                            Usage can, transfer several bytes one by one with a restart with slave address between
+                            each bytes using
+                              HAL_I2C_Master_Seq_Transmit_IT
+                              or HAL_I2C_Master_Seq_Receive_IT
+                              or HAL_I2C_Master_Seq_Transmit_DMA
+                              or HAL_I2C_Master_Seq_Receive_DMA
+                              with option I2C_FIRST_FRAME then I2C_OTHER_FRAME.
+                            Then usage of this option I2C_OTHER_AND_LAST_FRAME at the last frame to help automatic
+                            generation of STOP condition.
+
+      (+) Different sequential I2C interfaces are listed below:
+      (++) Sequential transmit in master I2C mode an amount of data in non-blocking mode using
+            @ref HAL_I2C_Master_Seq_Transmit_IT() or using @ref HAL_I2C_Master_Seq_Transmit_DMA()
+      (+++) At transmission end of current frame transfer, @ref HAL_I2C_MasterTxCpltCallback() is executed and
+            users can add their own code by customization of function pointer @ref HAL_I2C_MasterTxCpltCallback()
+      (++) Sequential receive in master I2C mode an amount of data in non-blocking mode using
+            @ref HAL_I2C_Master_Seq_Receive_IT() or using @ref HAL_I2C_Master_Seq_Receive_DMA()
+      (+++) At reception end of current frame transfer, @ref HAL_I2C_MasterRxCpltCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_I2C_MasterRxCpltCallback()
+      (++) Abort a master IT or DMA I2C process communication with Interrupt using @ref HAL_I2C_Master_Abort_IT()
+      (+++) End of abort process, @ref HAL_I2C_AbortCpltCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_I2C_AbortCpltCallback()
+      (++) Enable/disable the Address listen mode in slave I2C mode using @ref HAL_I2C_EnableListen_IT()
+            @ref HAL_I2C_DisableListen_IT()
+      (+++) When address slave I2C match, @ref HAL_I2C_AddrCallback() is executed and users can
+           add their own code to check the Address Match Code and the transmission direction request by master
+           (Write/Read).
+      (+++) At Listen mode end @ref HAL_I2C_ListenCpltCallback() is executed and users can
+          add their own code by customization of function pointer @ref HAL_I2C_ListenCpltCallback()
+      (++) Sequential transmit in slave I2C mode an amount of data in non-blocking mode using
+            @ref HAL_I2C_Slave_Seq_Transmit_IT()
+            or using @ref HAL_I2C_Slave_Seq_Transmit_DMA()
+      (+++) At transmission end of current frame transfer, @ref HAL_I2C_SlaveTxCpltCallback() is executed and
+            users can add their own code by customization of function pointer @ref HAL_I2C_SlaveTxCpltCallback()
+      (++) Sequential receive in slave I2C mode an amount of data in non-blocking mode using
+            @ref HAL_I2C_Slave_Seq_Receive_IT()
+            or using @ref HAL_I2C_Slave_Seq_Receive_DMA()
+      (+++) At reception end of current frame transfer, @ref HAL_I2C_SlaveRxCpltCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_I2C_SlaveRxCpltCallback()
+      (++) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and users can
+           add their own code by customization of function pointer @ref HAL_I2C_ErrorCallback()
+      (++) Discard a slave I2C process communication using @ref __HAL_I2C_GENERATE_NACK() macro.
+           This action will inform Master to generate a Stop condition to discard the communication.
+
+    *** Interrupt mode IO MEM operation ***
+    =======================================
+    [..]
+      (+) Write an amount of data in non-blocking mode with Interrupt to a specific memory address using
+          @ref HAL_I2C_Mem_Write_IT()
+      (+) At Memory end of write transfer, @ref HAL_I2C_MemTxCpltCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_I2C_MemTxCpltCallback()
+      (+) Read an amount of data in non-blocking mode with Interrupt from a specific memory address using
+          @ref HAL_I2C_Mem_Read_IT()
+      (+) At Memory end of read transfer, @ref HAL_I2C_MemRxCpltCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_I2C_MemRxCpltCallback()
+      (+) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and users can
+           add their own code by customization of function pointer @ref HAL_I2C_ErrorCallback()
+
+    *** DMA mode IO operation ***
+    ==============================
+    [..]
+      (+) Transmit in master mode an amount of data in non-blocking mode (DMA) using
+          @ref HAL_I2C_Master_Transmit_DMA()
+      (+) At transmission end of transfer, @ref HAL_I2C_MasterTxCpltCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_I2C_MasterTxCpltCallback()
+      (+) Receive in master mode an amount of data in non-blocking mode (DMA) using
+          @ref HAL_I2C_Master_Receive_DMA()
+      (+) At reception end of transfer, @ref HAL_I2C_MasterRxCpltCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_I2C_MasterRxCpltCallback()
+      (+) Transmit in slave mode an amount of data in non-blocking mode (DMA) using
+          @ref HAL_I2C_Slave_Transmit_DMA()
+      (+) At transmission end of transfer, @ref HAL_I2C_SlaveTxCpltCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_I2C_SlaveTxCpltCallback()
+      (+) Receive in slave mode an amount of data in non-blocking mode (DMA) using
+          @ref HAL_I2C_Slave_Receive_DMA()
+      (+) At reception end of transfer, @ref HAL_I2C_SlaveRxCpltCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_I2C_SlaveRxCpltCallback()
+      (+) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and users can
+           add their own code by customization of function pointer @ref HAL_I2C_ErrorCallback()
+      (+) Abort a master I2C process communication with Interrupt using @ref HAL_I2C_Master_Abort_IT()
+      (+) End of abort process, @ref HAL_I2C_AbortCpltCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_I2C_AbortCpltCallback()
+      (+) Discard a slave I2C process communication using @ref __HAL_I2C_GENERATE_NACK() macro.
+           This action will inform Master to generate a Stop condition to discard the communication.
+
+    *** DMA mode IO MEM operation ***
+    =================================
+    [..]
+      (+) Write an amount of data in non-blocking mode with DMA to a specific memory address using
+          @ref HAL_I2C_Mem_Write_DMA()
+      (+) At Memory end of write transfer, @ref HAL_I2C_MemTxCpltCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_I2C_MemTxCpltCallback()
+      (+) Read an amount of data in non-blocking mode with DMA from a specific memory address using
+          @ref HAL_I2C_Mem_Read_DMA()
+      (+) At Memory end of read transfer, @ref HAL_I2C_MemRxCpltCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_I2C_MemRxCpltCallback()
+      (+) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and users can
+           add their own code by customization of function pointer @ref HAL_I2C_ErrorCallback()
+
+
+     *** I2C HAL driver macros list ***
+     ==================================
+     [..]
+       Below the list of most used macros in I2C HAL driver.
+
+      (+) @ref __HAL_I2C_ENABLE: Enable the I2C peripheral
+      (+) @ref __HAL_I2C_DISABLE: Disable the I2C peripheral
+      (+) @ref __HAL_I2C_GENERATE_NACK: Generate a Non-Acknowledge I2C peripheral in Slave mode
+      (+) @ref __HAL_I2C_GET_FLAG: Check whether the specified I2C flag is set or not
+      (+) @ref __HAL_I2C_CLEAR_FLAG: Clear the specified I2C pending flag
+      (+) @ref __HAL_I2C_ENABLE_IT: Enable the specified I2C interrupt
+      (+) @ref __HAL_I2C_DISABLE_IT: Disable the specified I2C interrupt
+
+     *** Callback registration ***
+     =============================================
+    [..]
+     The compilation flag USE_HAL_I2C_REGISTER_CALLBACKS when set to 1
+     allows the user to configure dynamically the driver callbacks.
+     Use Functions @ref HAL_I2C_RegisterCallback() or @ref HAL_I2C_RegisterAddrCallback()
+     to register an interrupt callback.
+    [..]
+     Function @ref HAL_I2C_RegisterCallback() allows to register following callbacks:
+       (+) MasterTxCpltCallback : callback for Master transmission end of transfer.
+       (+) MasterRxCpltCallback : callback for Master reception end of transfer.
+       (+) SlaveTxCpltCallback  : callback for Slave transmission end of transfer.
+       (+) SlaveRxCpltCallback  : callback for Slave reception end of transfer.
+       (+) ListenCpltCallback   : callback for end of listen mode.
+       (+) MemTxCpltCallback    : callback for Memory transmission end of transfer.
+       (+) MemRxCpltCallback    : callback for Memory reception end of transfer.
+       (+) ErrorCallback        : callback for error detection.
+       (+) AbortCpltCallback    : callback for abort completion process.
+       (+) MspInitCallback      : callback for Msp Init.
+       (+) MspDeInitCallback    : callback for Msp DeInit.
+     This function takes as parameters the HAL peripheral handle, the Callback ID
+     and a pointer to the user callback function.
+    [..]
+     For specific callback AddrCallback use dedicated register callbacks : @ref HAL_I2C_RegisterAddrCallback().
+    [..]
+     Use function @ref HAL_I2C_UnRegisterCallback to reset a callback to the default
+     weak function.
+     @ref HAL_I2C_UnRegisterCallback takes as parameters the HAL peripheral handle,
+     and the Callback ID.
+     This function allows to reset following callbacks:
+       (+) MasterTxCpltCallback : callback for Master transmission end of transfer.
+       (+) MasterRxCpltCallback : callback for Master reception end of transfer.
+       (+) SlaveTxCpltCallback  : callback for Slave transmission end of transfer.
+       (+) SlaveRxCpltCallback  : callback for Slave reception end of transfer.
+       (+) ListenCpltCallback   : callback for end of listen mode.
+       (+) MemTxCpltCallback    : callback for Memory transmission end of transfer.
+       (+) MemRxCpltCallback    : callback for Memory reception end of transfer.
+       (+) ErrorCallback        : callback for error detection.
+       (+) AbortCpltCallback    : callback for abort completion process.
+       (+) MspInitCallback      : callback for Msp Init.
+       (+) MspDeInitCallback    : callback for Msp DeInit.
+    [..]
+     For callback AddrCallback use dedicated register callbacks : @ref HAL_I2C_UnRegisterAddrCallback().
+    [..]
+     By default, after the @ref HAL_I2C_Init() and when the state is @ref HAL_I2C_STATE_RESET
+     all callbacks are set to the corresponding weak functions:
+     examples @ref HAL_I2C_MasterTxCpltCallback(), @ref HAL_I2C_MasterRxCpltCallback().
+     Exception done for MspInit and MspDeInit functions that are
+     reset to the legacy weak functions in the @ref HAL_I2C_Init()/ @ref HAL_I2C_DeInit() only when
+     these callbacks are null (not registered beforehand).
+     If MspInit or MspDeInit are not null, the @ref HAL_I2C_Init()/ @ref HAL_I2C_DeInit()
+     keep and use the user MspInit/MspDeInit callbacks (registered beforehand) whatever the state.
+    [..]
+     Callbacks can be registered/unregistered in @ref HAL_I2C_STATE_READY state only.
+     Exception done MspInit/MspDeInit functions that can be registered/unregistered
+     in @ref HAL_I2C_STATE_READY or @ref HAL_I2C_STATE_RESET state,
+     thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit.
+     Then, the user first registers the MspInit/MspDeInit user callbacks
+     using @ref HAL_I2C_RegisterCallback() before calling @ref HAL_I2C_DeInit()
+     or @ref HAL_I2C_Init() function.
+    [..]
+     When the compilation flag USE_HAL_I2C_REGISTER_CALLBACKS is set to 0 or
+     not defined, the callback registration feature is not available and all callbacks
+     are set to the corresponding weak functions.
+
+     [..]
+       (@) You can refer to the I2C HAL driver header file for more useful macros
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup I2C I2C
+  * @brief I2C HAL module driver
+  * @{
+  */
+
+#ifdef HAL_I2C_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+
+/** @defgroup I2C_Private_Define I2C Private Define
+  * @{
+  */
+#define TIMING_CLEAR_MASK   (0xF0FFFFFFU)  /*!< I2C TIMING clear register Mask */
+#define I2C_TIMEOUT_ADDR    (10000U)       /*!< 10 s  */
+#define I2C_TIMEOUT_BUSY    (25U)          /*!< 25 ms */
+#define I2C_TIMEOUT_DIR     (25U)          /*!< 25 ms */
+#define I2C_TIMEOUT_RXNE    (25U)          /*!< 25 ms */
+#define I2C_TIMEOUT_STOPF   (25U)          /*!< 25 ms */
+#define I2C_TIMEOUT_TC      (25U)          /*!< 25 ms */
+#define I2C_TIMEOUT_TCR     (25U)          /*!< 25 ms */
+#define I2C_TIMEOUT_TXIS    (25U)          /*!< 25 ms */
+#define I2C_TIMEOUT_FLAG    (25U)          /*!< 25 ms */
+
+#define MAX_NBYTE_SIZE      255U
+#define SLAVE_ADDR_SHIFT     7U
+#define SLAVE_ADDR_MSK       0x06U
+
+/* Private define for @ref PreviousState usage */
+#define I2C_STATE_MSK             ((uint32_t)((uint32_t)((uint32_t)HAL_I2C_STATE_BUSY_TX | \
+                                                         (uint32_t)HAL_I2C_STATE_BUSY_RX) & \
+                                              (uint32_t)(~((uint32_t)HAL_I2C_STATE_READY))))
+/*!< Mask State define, keep only RX and TX bits */
+#define I2C_STATE_NONE            ((uint32_t)(HAL_I2C_MODE_NONE))
+/*!< Default Value */
+#define I2C_STATE_MASTER_BUSY_TX  ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | \
+                                              (uint32_t)HAL_I2C_MODE_MASTER))
+/*!< Master Busy TX, combinaison of State LSB and Mode enum */
+#define I2C_STATE_MASTER_BUSY_RX  ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | \
+                                              (uint32_t)HAL_I2C_MODE_MASTER))
+/*!< Master Busy RX, combinaison of State LSB and Mode enum */
+#define I2C_STATE_SLAVE_BUSY_TX   ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | \
+                                              (uint32_t)HAL_I2C_MODE_SLAVE))
+/*!< Slave Busy TX, combinaison of State LSB and Mode enum */
+#define I2C_STATE_SLAVE_BUSY_RX   ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | \
+                                              (uint32_t)HAL_I2C_MODE_SLAVE))
+/*!< Slave Busy RX, combinaison of State LSB and Mode enum  */
+#define I2C_STATE_MEM_BUSY_TX     ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | \
+                                              (uint32_t)HAL_I2C_MODE_MEM))
+/*!< Memory Busy TX, combinaison of State LSB and Mode enum */
+#define I2C_STATE_MEM_BUSY_RX     ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | \
+                                              (uint32_t)HAL_I2C_MODE_MEM))
+/*!< Memory Busy RX, combinaison of State LSB and Mode enum */
+
+
+/* Private define to centralize the enable/disable of Interrupts */
+#define I2C_XFER_TX_IT          (uint16_t)(0x0001U)   /*!< Bit field can be combinated with
+                                                         @ref I2C_XFER_LISTEN_IT */
+#define I2C_XFER_RX_IT          (uint16_t)(0x0002U)   /*!< Bit field can be combinated with
+                                                         @ref I2C_XFER_LISTEN_IT */
+#define I2C_XFER_LISTEN_IT      (uint16_t)(0x8000U)   /*!< Bit field can be combinated with @ref I2C_XFER_TX_IT
+                                                         and @ref I2C_XFER_RX_IT */
+
+#define I2C_XFER_ERROR_IT       (uint16_t)(0x0010U)   /*!< Bit definition to manage addition of global Error
+                                                         and NACK treatment */
+#define I2C_XFER_CPLT_IT        (uint16_t)(0x0020U)   /*!< Bit definition to manage only STOP evenement */
+#define I2C_XFER_RELOAD_IT      (uint16_t)(0x0040U)   /*!< Bit definition to manage only Reload of NBYTE */
+
+/* Private define Sequential Transfer Options default/reset value */
+#define I2C_NO_OPTION_FRAME     (0xFFFF0000U)
+/**
+  * @}
+  */
+
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+
+/** @defgroup I2C_Private_Functions I2C Private Functions
+  * @{
+  */
+/* Private functions to handle DMA transfer */
+static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma);
+static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma);
+static void I2C_DMASlaveTransmitCplt(DMA_HandleTypeDef *hdma);
+static void I2C_DMASlaveReceiveCplt(DMA_HandleTypeDef *hdma);
+static void I2C_DMAError(DMA_HandleTypeDef *hdma);
+static void I2C_DMAAbort(DMA_HandleTypeDef *hdma);
+
+/* Private functions to handle IT transfer */
+static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags);
+static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c);
+static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c);
+static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags);
+static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags);
+static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags);
+static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode);
+
+/* Private functions to handle IT transfer */
+static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
+                                                   uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
+                                                   uint32_t Tickstart);
+static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
+                                                  uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
+                                                  uint32_t Tickstart);
+
+/* Private functions for I2C transfer IRQ handler */
+static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
+                                              uint32_t ITSources);
+static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
+                                             uint32_t ITSources);
+static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
+                                               uint32_t ITSources);
+static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
+                                              uint32_t ITSources);
+
+/* Private functions to handle flags during polling transfer */
+static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
+                                                    uint32_t Timeout, uint32_t Tickstart);
+static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
+                                                           uint32_t Tickstart);
+static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
+                                                           uint32_t Tickstart);
+static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
+                                                           uint32_t Tickstart);
+static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
+                                                    uint32_t Tickstart);
+
+/* Private functions to centralize the enable/disable of Interrupts */
+static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest);
+static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest);
+
+/* Private function to treat different error callback */
+static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c);
+
+/* Private function to flush TXDR register */
+static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c);
+
+/* Private function to handle  start, restart or stop a transfer */
+static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, 
+                                  uint32_t Request);
+
+/* Private function to Convert Specific options */
+static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c);
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup I2C_Exported_Functions I2C Exported Functions
+  * @{
+  */
+
+/** @defgroup I2C_Exported_Functions_Group1 Initialization and de-initialization functions
+  *  @brief    Initialization and Configuration functions
+  *
+@verbatim
+ ===============================================================================
+              ##### Initialization and de-initialization functions #####
+ ===============================================================================
+    [..]  This subsection provides a set of functions allowing to initialize and
+          deinitialize the I2Cx peripheral:
+
+      (+) User must Implement HAL_I2C_MspInit() function in which he configures
+          all related peripherals resources (CLOCK, GPIO, DMA, IT and NVIC ).
+
+      (+) Call the function HAL_I2C_Init() to configure the selected device with
+          the selected configuration:
+        (++) Clock Timing
+        (++) Own Address 1
+        (++) Addressing mode (Master, Slave)
+        (++) Dual Addressing mode
+        (++) Own Address 2
+        (++) Own Address 2 Mask
+        (++) General call mode
+        (++) Nostretch mode
+
+      (+) Call the function HAL_I2C_DeInit() to restore the default configuration
+          of the selected I2Cx peripheral.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Initializes the I2C according to the specified parameters
+  *         in the I2C_InitTypeDef and initialize the associated handle.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
+{
+  /* Check the I2C handle allocation */
+  if (hi2c == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
+  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
+  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
+  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
+  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
+  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
+  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
+  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
+
+  if (hi2c->State == HAL_I2C_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    hi2c->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+    /* Init the I2C Callback settings */
+    hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */
+    hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */
+    hi2c->SlaveTxCpltCallback  = HAL_I2C_SlaveTxCpltCallback;  /* Legacy weak SlaveTxCpltCallback  */
+    hi2c->SlaveRxCpltCallback  = HAL_I2C_SlaveRxCpltCallback;  /* Legacy weak SlaveRxCpltCallback  */
+    hi2c->ListenCpltCallback   = HAL_I2C_ListenCpltCallback;   /* Legacy weak ListenCpltCallback   */
+    hi2c->MemTxCpltCallback    = HAL_I2C_MemTxCpltCallback;    /* Legacy weak MemTxCpltCallback    */
+    hi2c->MemRxCpltCallback    = HAL_I2C_MemRxCpltCallback;    /* Legacy weak MemRxCpltCallback    */
+    hi2c->ErrorCallback        = HAL_I2C_ErrorCallback;        /* Legacy weak ErrorCallback        */
+    hi2c->AbortCpltCallback    = HAL_I2C_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
+    hi2c->AddrCallback         = HAL_I2C_AddrCallback;         /* Legacy weak AddrCallback         */
+
+    if (hi2c->MspInitCallback == NULL)
+    {
+      hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit  */
+    }
+
+    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
+    hi2c->MspInitCallback(hi2c);
+#else
+    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
+    HAL_I2C_MspInit(hi2c);
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+  }
+
+  hi2c->State = HAL_I2C_STATE_BUSY;
+
+  /* Disable the selected I2C peripheral */
+  __HAL_I2C_DISABLE(hi2c);
+
+  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
+  /* Configure I2Cx: Frequency range */
+  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
+
+  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
+  /* Disable Own Address1 before set the Own Address1 configuration */
+  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
+
+  /* Configure I2Cx: Own Address1 and ack own address1 mode */
+  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
+  {
+    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
+  }
+  else /* I2C_ADDRESSINGMODE_10BIT */
+  {
+    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
+  }
+
+  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
+  /* Configure I2Cx: Addressing Master mode */
+  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
+  {
+    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
+  }
+  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
+  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
+
+  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
+  /* Disable Own Address2 before set the Own Address2 configuration */
+  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
+
+  /* Configure I2Cx: Dual mode and Own Address2 */
+  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
+                             (hi2c->Init.OwnAddress2Masks << 8));
+
+  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
+  /* Configure I2Cx: Generalcall and NoStretch mode */
+  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
+
+  /* Enable the selected I2C peripheral */
+  __HAL_I2C_ENABLE(hi2c);
+
+  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
+  hi2c->State = HAL_I2C_STATE_READY;
+  hi2c->PreviousState = I2C_STATE_NONE;
+  hi2c->Mode = HAL_I2C_MODE_NONE;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  DeInitialize the I2C peripheral.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
+{
+  /* Check the I2C handle allocation */
+  if (hi2c == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
+
+  hi2c->State = HAL_I2C_STATE_BUSY;
+
+  /* Disable the I2C Peripheral Clock */
+  __HAL_I2C_DISABLE(hi2c);
+
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+  if (hi2c->MspDeInitCallback == NULL)
+  {
+    hi2c->MspDeInitCallback = HAL_I2C_MspDeInit; /* Legacy weak MspDeInit  */
+  }
+
+  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
+  hi2c->MspDeInitCallback(hi2c);
+#else
+  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
+  HAL_I2C_MspDeInit(hi2c);
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+
+  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
+  hi2c->State = HAL_I2C_STATE_RESET;
+  hi2c->PreviousState = I2C_STATE_NONE;
+  hi2c->Mode = HAL_I2C_MODE_NONE;
+
+  /* Release Lock */
+  __HAL_UNLOCK(hi2c);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Initialize the I2C MSP.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @retval None
+  */
+__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hi2c);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_I2C_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief DeInitialize the I2C MSP.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @retval None
+  */
+__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hi2c);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_I2C_MspDeInit could be implemented in the user file
+   */
+}
+
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Register a User I2C Callback
+  *         To be used instead of the weak predefined callback
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  CallbackID ID of the callback to be registered
+  *         This parameter can be one of the following values:
+  *          @arg @ref HAL_I2C_MASTER_TX_COMPLETE_CB_ID Master Tx Transfer completed callback ID
+  *          @arg @ref HAL_I2C_MASTER_RX_COMPLETE_CB_ID Master Rx Transfer completed callback ID
+  *          @arg @ref HAL_I2C_SLAVE_TX_COMPLETE_CB_ID Slave Tx Transfer completed callback ID
+  *          @arg @ref HAL_I2C_SLAVE_RX_COMPLETE_CB_ID Slave Rx Transfer completed callback ID
+  *          @arg @ref HAL_I2C_LISTEN_COMPLETE_CB_ID Listen Complete callback ID
+  *          @arg @ref HAL_I2C_MEM_TX_COMPLETE_CB_ID Memory Tx Transfer callback ID
+  *          @arg @ref HAL_I2C_MEM_RX_COMPLETE_CB_ID Memory Rx Transfer completed callback ID
+  *          @arg @ref HAL_I2C_ERROR_CB_ID Error callback ID
+  *          @arg @ref HAL_I2C_ABORT_CB_ID Abort callback ID
+  *          @arg @ref HAL_I2C_MSPINIT_CB_ID MspInit callback ID
+  *          @arg @ref HAL_I2C_MSPDEINIT_CB_ID MspDeInit callback ID
+  * @param  pCallback pointer to the Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_RegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef CallbackID,
+                                           pI2C_CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+  /* Process locked */
+  __HAL_LOCK(hi2c);
+
+  if (HAL_I2C_STATE_READY == hi2c->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_I2C_MASTER_TX_COMPLETE_CB_ID :
+        hi2c->MasterTxCpltCallback = pCallback;
+        break;
+
+      case HAL_I2C_MASTER_RX_COMPLETE_CB_ID :
+        hi2c->MasterRxCpltCallback = pCallback;
+        break;
+
+      case HAL_I2C_SLAVE_TX_COMPLETE_CB_ID :
+        hi2c->SlaveTxCpltCallback = pCallback;
+        break;
+
+      case HAL_I2C_SLAVE_RX_COMPLETE_CB_ID :
+        hi2c->SlaveRxCpltCallback = pCallback;
+        break;
+
+      case HAL_I2C_LISTEN_COMPLETE_CB_ID :
+        hi2c->ListenCpltCallback = pCallback;
+        break;
+
+      case HAL_I2C_MEM_TX_COMPLETE_CB_ID :
+        hi2c->MemTxCpltCallback = pCallback;
+        break;
+
+      case HAL_I2C_MEM_RX_COMPLETE_CB_ID :
+        hi2c->MemRxCpltCallback = pCallback;
+        break;
+
+      case HAL_I2C_ERROR_CB_ID :
+        hi2c->ErrorCallback = pCallback;
+        break;
+
+      case HAL_I2C_ABORT_CB_ID :
+        hi2c->AbortCpltCallback = pCallback;
+        break;
+
+      case HAL_I2C_MSPINIT_CB_ID :
+        hi2c->MspInitCallback = pCallback;
+        break;
+
+      case HAL_I2C_MSPDEINIT_CB_ID :
+        hi2c->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (HAL_I2C_STATE_RESET == hi2c->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_I2C_MSPINIT_CB_ID :
+        hi2c->MspInitCallback = pCallback;
+        break;
+
+      case HAL_I2C_MSPDEINIT_CB_ID :
+        hi2c->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hi2c);
+  return status;
+}
+
+/**
+  * @brief  Unregister an I2C Callback
+  *         I2C callback is redirected to the weak predefined callback
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  CallbackID ID of the callback to be unregistered
+  *         This parameter can be one of the following values:
+  *         This parameter can be one of the following values:
+  *          @arg @ref HAL_I2C_MASTER_TX_COMPLETE_CB_ID Master Tx Transfer completed callback ID
+  *          @arg @ref HAL_I2C_MASTER_RX_COMPLETE_CB_ID Master Rx Transfer completed callback ID
+  *          @arg @ref HAL_I2C_SLAVE_TX_COMPLETE_CB_ID Slave Tx Transfer completed callback ID
+  *          @arg @ref HAL_I2C_SLAVE_RX_COMPLETE_CB_ID Slave Rx Transfer completed callback ID
+  *          @arg @ref HAL_I2C_LISTEN_COMPLETE_CB_ID Listen Complete callback ID
+  *          @arg @ref HAL_I2C_MEM_TX_COMPLETE_CB_ID Memory Tx Transfer callback ID
+  *          @arg @ref HAL_I2C_MEM_RX_COMPLETE_CB_ID Memory Rx Transfer completed callback ID
+  *          @arg @ref HAL_I2C_ERROR_CB_ID Error callback ID
+  *          @arg @ref HAL_I2C_ABORT_CB_ID Abort callback ID
+  *          @arg @ref HAL_I2C_MSPINIT_CB_ID MspInit callback ID
+  *          @arg @ref HAL_I2C_MSPDEINIT_CB_ID MspDeInit callback ID
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_UnRegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hi2c);
+
+  if (HAL_I2C_STATE_READY == hi2c->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_I2C_MASTER_TX_COMPLETE_CB_ID :
+        hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */
+        break;
+
+      case HAL_I2C_MASTER_RX_COMPLETE_CB_ID :
+        hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */
+        break;
+
+      case HAL_I2C_SLAVE_TX_COMPLETE_CB_ID :
+        hi2c->SlaveTxCpltCallback = HAL_I2C_SlaveTxCpltCallback;   /* Legacy weak SlaveTxCpltCallback  */
+        break;
+
+      case HAL_I2C_SLAVE_RX_COMPLETE_CB_ID :
+        hi2c->SlaveRxCpltCallback = HAL_I2C_SlaveRxCpltCallback;   /* Legacy weak SlaveRxCpltCallback  */
+        break;
+
+      case HAL_I2C_LISTEN_COMPLETE_CB_ID :
+        hi2c->ListenCpltCallback = HAL_I2C_ListenCpltCallback;     /* Legacy weak ListenCpltCallback   */
+        break;
+
+      case HAL_I2C_MEM_TX_COMPLETE_CB_ID :
+        hi2c->MemTxCpltCallback = HAL_I2C_MemTxCpltCallback;       /* Legacy weak MemTxCpltCallback    */
+        break;
+
+      case HAL_I2C_MEM_RX_COMPLETE_CB_ID :
+        hi2c->MemRxCpltCallback = HAL_I2C_MemRxCpltCallback;       /* Legacy weak MemRxCpltCallback    */
+        break;
+
+      case HAL_I2C_ERROR_CB_ID :
+        hi2c->ErrorCallback = HAL_I2C_ErrorCallback;               /* Legacy weak ErrorCallback        */
+        break;
+
+      case HAL_I2C_ABORT_CB_ID :
+        hi2c->AbortCpltCallback = HAL_I2C_AbortCpltCallback;       /* Legacy weak AbortCpltCallback    */
+        break;
+
+      case HAL_I2C_MSPINIT_CB_ID :
+        hi2c->MspInitCallback = HAL_I2C_MspInit;                   /* Legacy weak MspInit              */
+        break;
+
+      case HAL_I2C_MSPDEINIT_CB_ID :
+        hi2c->MspDeInitCallback = HAL_I2C_MspDeInit;               /* Legacy weak MspDeInit            */
+        break;
+
+      default :
+        /* Update the error code */
+        hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (HAL_I2C_STATE_RESET == hi2c->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_I2C_MSPINIT_CB_ID :
+        hi2c->MspInitCallback = HAL_I2C_MspInit;                   /* Legacy weak MspInit              */
+        break;
+
+      case HAL_I2C_MSPDEINIT_CB_ID :
+        hi2c->MspDeInitCallback = HAL_I2C_MspDeInit;               /* Legacy weak MspDeInit            */
+        break;
+
+      default :
+        /* Update the error code */
+        hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hi2c);
+  return status;
+}
+
+/**
+  * @brief  Register the Slave Address Match I2C Callback
+  *         To be used instead of the weak HAL_I2C_AddrCallback() predefined callback
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  pCallback pointer to the Address Match Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_RegisterAddrCallback(I2C_HandleTypeDef *hi2c, pI2C_AddrCallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+  /* Process locked */
+  __HAL_LOCK(hi2c);
+
+  if (HAL_I2C_STATE_READY == hi2c->State)
+  {
+    hi2c->AddrCallback = pCallback;
+  }
+  else
+  {
+    /* Update the error code */
+    hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hi2c);
+  return status;
+}
+
+/**
+  * @brief  UnRegister the Slave Address Match I2C Callback
+  *         Info Ready I2C Callback is redirected to the weak HAL_I2C_AddrCallback() predefined callback
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_UnRegisterAddrCallback(I2C_HandleTypeDef *hi2c)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hi2c);
+
+  if (HAL_I2C_STATE_READY == hi2c->State)
+  {
+    hi2c->AddrCallback = HAL_I2C_AddrCallback; /* Legacy weak AddrCallback  */
+  }
+  else
+  {
+    /* Update the error code */
+    hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hi2c);
+  return status;
+}
+
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @defgroup I2C_Exported_Functions_Group2 Input and Output operation functions
+  *  @brief   Data transfers functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### IO operation functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to manage the I2C data
+    transfers.
+
+    (#) There are two modes of transfer:
+       (++) Blocking mode : The communication is performed in the polling mode.
+            The status of all data processing is returned by the same function
+            after finishing transfer.
+       (++) No-Blocking mode : The communication is performed using Interrupts
+            or DMA. These functions return the status of the transfer startup.
+            The end of the data processing will be indicated through the
+            dedicated I2C IRQ when using Interrupt mode or the DMA IRQ when
+            using DMA mode.
+
+    (#) Blocking mode functions are :
+        (++) HAL_I2C_Master_Transmit()
+        (++) HAL_I2C_Master_Receive()
+        (++) HAL_I2C_Slave_Transmit()
+        (++) HAL_I2C_Slave_Receive()
+        (++) HAL_I2C_Mem_Write()
+        (++) HAL_I2C_Mem_Read()
+        (++) HAL_I2C_IsDeviceReady()
+
+    (#) No-Blocking mode functions with Interrupt are :
+        (++) HAL_I2C_Master_Transmit_IT()
+        (++) HAL_I2C_Master_Receive_IT()
+        (++) HAL_I2C_Slave_Transmit_IT()
+        (++) HAL_I2C_Slave_Receive_IT()
+        (++) HAL_I2C_Mem_Write_IT()
+        (++) HAL_I2C_Mem_Read_IT()
+        (++) HAL_I2C_Master_Seq_Transmit_IT()
+        (++) HAL_I2C_Master_Seq_Receive_IT()
+        (++) HAL_I2C_Slave_Seq_Transmit_IT()
+        (++) HAL_I2C_Slave_Seq_Receive_IT()
+        (++) HAL_I2C_EnableListen_IT()
+        (++) HAL_I2C_DisableListen_IT()
+        (++) HAL_I2C_Master_Abort_IT()
+
+    (#) No-Blocking mode functions with DMA are :
+        (++) HAL_I2C_Master_Transmit_DMA()
+        (++) HAL_I2C_Master_Receive_DMA()
+        (++) HAL_I2C_Slave_Transmit_DMA()
+        (++) HAL_I2C_Slave_Receive_DMA()
+        (++) HAL_I2C_Mem_Write_DMA()
+        (++) HAL_I2C_Mem_Read_DMA()
+        (++) HAL_I2C_Master_Seq_Transmit_DMA()
+        (++) HAL_I2C_Master_Seq_Receive_DMA()
+        (++) HAL_I2C_Slave_Seq_Transmit_DMA()
+        (++) HAL_I2C_Slave_Seq_Receive_DMA()
+
+    (#) A set of Transfer Complete Callbacks are provided in non Blocking mode:
+        (++) HAL_I2C_MasterTxCpltCallback()
+        (++) HAL_I2C_MasterRxCpltCallback()
+        (++) HAL_I2C_SlaveTxCpltCallback()
+        (++) HAL_I2C_SlaveRxCpltCallback()
+        (++) HAL_I2C_MemTxCpltCallback()
+        (++) HAL_I2C_MemRxCpltCallback()
+        (++) HAL_I2C_AddrCallback()
+        (++) HAL_I2C_ListenCpltCallback()
+        (++) HAL_I2C_ErrorCallback()
+        (++) HAL_I2C_AbortCpltCallback()
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Transmits in master mode an amount of data in blocking mode.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
+                                             uint16_t Size, uint32_t Timeout)
+{
+  uint32_t tickstart;
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    /* Init tickstart for timeout management*/
+    tickstart = HAL_GetTick();
+
+    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
+    {
+      return HAL_ERROR;
+    }
+
+    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
+    hi2c->Mode      = HAL_I2C_MODE_MASTER;
+    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr  = pData;
+    hi2c->XferCount = Size;
+    hi2c->XferISR   = NULL;
+
+    /* Send Slave Address */
+    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
+    if (hi2c->XferCount > MAX_NBYTE_SIZE)
+    {
+      hi2c->XferSize = MAX_NBYTE_SIZE;
+      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
+                            I2C_GENERATE_START_WRITE);
+    }
+    else
+    {
+      hi2c->XferSize = hi2c->XferCount;
+      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
+                            I2C_GENERATE_START_WRITE);
+    }
+
+    while (hi2c->XferCount > 0U)
+    {
+      /* Wait until TXIS flag is set */
+      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
+      {
+        return HAL_ERROR;
+      }
+      /* Write data to TXDR */
+      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
+
+      /* Increment Buffer pointer */
+      hi2c->pBuffPtr++;
+
+      hi2c->XferCount--;
+      hi2c->XferSize--;
+
+      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
+      {
+        /* Wait until TCR flag is set */
+        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
+        {
+          return HAL_ERROR;
+        }
+
+        if (hi2c->XferCount > MAX_NBYTE_SIZE)
+        {
+          hi2c->XferSize = MAX_NBYTE_SIZE;
+          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
+                                I2C_NO_STARTSTOP);
+        }
+        else
+        {
+          hi2c->XferSize = hi2c->XferCount;
+          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
+                                I2C_NO_STARTSTOP);
+        }
+      }
+    }
+
+    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
+    /* Wait until STOPF flag is set */
+    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
+    {
+      return HAL_ERROR;
+    }
+
+    /* Clear STOP Flag */
+    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
+
+    /* Clear Configuration Register 2 */
+    I2C_RESET_CR2(hi2c);
+
+    hi2c->State = HAL_I2C_STATE_READY;
+    hi2c->Mode  = HAL_I2C_MODE_NONE;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Receives in master mode an amount of data in blocking mode.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
+                                            uint16_t Size, uint32_t Timeout)
+{
+  uint32_t tickstart;
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    /* Init tickstart for timeout management*/
+    tickstart = HAL_GetTick();
+
+    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
+    {
+      return HAL_ERROR;
+    }
+
+    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
+    hi2c->Mode      = HAL_I2C_MODE_MASTER;
+    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr  = pData;
+    hi2c->XferCount = Size;
+    hi2c->XferISR   = NULL;
+
+    /* Send Slave Address */
+    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
+    if (hi2c->XferCount > MAX_NBYTE_SIZE)
+    {
+      hi2c->XferSize = MAX_NBYTE_SIZE;
+      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
+                            I2C_GENERATE_START_READ);
+    }
+    else
+    {
+      hi2c->XferSize = hi2c->XferCount;
+      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
+                            I2C_GENERATE_START_READ);
+    }
+
+    while (hi2c->XferCount > 0U)
+    {
+      /* Wait until RXNE flag is set */
+      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
+      {
+        return HAL_ERROR;
+      }
+
+      /* Read data from RXDR */
+      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
+
+      /* Increment Buffer pointer */
+      hi2c->pBuffPtr++;
+
+      hi2c->XferSize--;
+      hi2c->XferCount--;
+
+      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
+      {
+        /* Wait until TCR flag is set */
+        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
+        {
+          return HAL_ERROR;
+        }
+
+        if (hi2c->XferCount > MAX_NBYTE_SIZE)
+        {
+          hi2c->XferSize = MAX_NBYTE_SIZE;
+          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
+                                I2C_NO_STARTSTOP);
+        }
+        else
+        {
+          hi2c->XferSize = hi2c->XferCount;
+          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
+                                I2C_NO_STARTSTOP);
+        }
+      }
+    }
+
+    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
+    /* Wait until STOPF flag is set */
+    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
+    {
+      return HAL_ERROR;
+    }
+
+    /* Clear STOP Flag */
+    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
+
+    /* Clear Configuration Register 2 */
+    I2C_RESET_CR2(hi2c);
+
+    hi2c->State = HAL_I2C_STATE_READY;
+    hi2c->Mode  = HAL_I2C_MODE_NONE;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Transmits in slave mode an amount of data in blocking mode.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
+                                            uint32_t Timeout)
+{
+  uint32_t tickstart;
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
+      return  HAL_ERROR;
+    }
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    /* Init tickstart for timeout management*/
+    tickstart = HAL_GetTick();
+
+    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
+    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
+    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr  = pData;
+    hi2c->XferCount = Size;
+    hi2c->XferISR   = NULL;
+
+    /* Enable Address Acknowledge */
+    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
+
+    /* Wait until ADDR flag is set */
+    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
+    {
+      /* Disable Address Acknowledge */
+      hi2c->Instance->CR2 |= I2C_CR2_NACK;
+      return HAL_ERROR;
+    }
+
+    /* Clear ADDR flag */
+    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
+
+    /* If 10bit addressing mode is selected */
+    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
+    {
+      /* Wait until ADDR flag is set */
+      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
+      {
+        /* Disable Address Acknowledge */
+        hi2c->Instance->CR2 |= I2C_CR2_NACK;
+        return HAL_ERROR;
+      }
+
+      /* Clear ADDR flag */
+      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
+    }
+
+    /* Wait until DIR flag is set Transmitter mode */
+    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, RESET, Timeout, tickstart) != HAL_OK)
+    {
+      /* Disable Address Acknowledge */
+      hi2c->Instance->CR2 |= I2C_CR2_NACK;
+      return HAL_ERROR;
+    }
+
+    while (hi2c->XferCount > 0U)
+    {
+      /* Wait until TXIS flag is set */
+      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
+      {
+        /* Disable Address Acknowledge */
+        hi2c->Instance->CR2 |= I2C_CR2_NACK;
+        return HAL_ERROR;
+      }
+
+      /* Write data to TXDR */
+      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
+
+      /* Increment Buffer pointer */
+      hi2c->pBuffPtr++;
+
+      hi2c->XferCount--;
+    }
+
+    /* Wait until STOP flag is set */
+    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
+    {
+      /* Disable Address Acknowledge */
+      hi2c->Instance->CR2 |= I2C_CR2_NACK;
+
+      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
+      {
+        /* Normal use case for Transmitter mode */
+        /* A NACK is generated to confirm the end of transfer */
+        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
+      }
+      else
+      {
+        return HAL_ERROR;
+      }
+    }
+
+    /* Clear STOP flag */
+    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
+
+    /* Wait until BUSY flag is reset */
+    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK)
+    {
+      /* Disable Address Acknowledge */
+      hi2c->Instance->CR2 |= I2C_CR2_NACK;
+      return HAL_ERROR;
+    }
+
+    /* Disable Address Acknowledge */
+    hi2c->Instance->CR2 |= I2C_CR2_NACK;
+
+    hi2c->State = HAL_I2C_STATE_READY;
+    hi2c->Mode  = HAL_I2C_MODE_NONE;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Receive in slave mode an amount of data in blocking mode
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
+                                           uint32_t Timeout)
+{
+  uint32_t tickstart;
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
+      return  HAL_ERROR;
+    }
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    /* Init tickstart for timeout management*/
+    tickstart = HAL_GetTick();
+
+    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
+    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
+    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr  = pData;
+    hi2c->XferCount = Size;
+    hi2c->XferISR   = NULL;
+
+    /* Enable Address Acknowledge */
+    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
+
+    /* Wait until ADDR flag is set */
+    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
+    {
+      /* Disable Address Acknowledge */
+      hi2c->Instance->CR2 |= I2C_CR2_NACK;
+      return HAL_ERROR;
+    }
+
+    /* Clear ADDR flag */
+    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
+
+    /* Wait until DIR flag is reset Receiver mode */
+    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, SET, Timeout, tickstart) != HAL_OK)
+    {
+      /* Disable Address Acknowledge */
+      hi2c->Instance->CR2 |= I2C_CR2_NACK;
+      return HAL_ERROR;
+    }
+
+    while (hi2c->XferCount > 0U)
+    {
+      /* Wait until RXNE flag is set */
+      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
+      {
+        /* Disable Address Acknowledge */
+        hi2c->Instance->CR2 |= I2C_CR2_NACK;
+
+        /* Store Last receive data if any */
+        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
+        {
+          /* Read data from RXDR */
+          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
+
+          /* Increment Buffer pointer */
+          hi2c->pBuffPtr++;
+
+          hi2c->XferCount--;
+        }
+
+        return HAL_ERROR;
+      }
+
+      /* Read data from RXDR */
+      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
+
+      /* Increment Buffer pointer */
+      hi2c->pBuffPtr++;
+
+      hi2c->XferCount--;
+    }
+
+    /* Wait until STOP flag is set */
+    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
+    {
+      /* Disable Address Acknowledge */
+      hi2c->Instance->CR2 |= I2C_CR2_NACK;
+      return HAL_ERROR;
+    }
+
+    /* Clear STOP flag */
+    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
+
+    /* Wait until BUSY flag is reset */
+    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK)
+    {
+      /* Disable Address Acknowledge */
+      hi2c->Instance->CR2 |= I2C_CR2_NACK;
+      return HAL_ERROR;
+    }
+
+    /* Disable Address Acknowledge */
+    hi2c->Instance->CR2 |= I2C_CR2_NACK;
+
+    hi2c->State = HAL_I2C_STATE_READY;
+    hi2c->Mode  = HAL_I2C_MODE_NONE;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Transmit in master mode an amount of data in non-blocking mode with Interrupt
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
+                                             uint16_t Size)
+{
+  uint32_t xfermode;
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
+    {
+      return HAL_BUSY;
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
+    hi2c->Mode        = HAL_I2C_MODE_MASTER;
+    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr    = pData;
+    hi2c->XferCount   = Size;
+    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
+    hi2c->XferISR     = I2C_Master_ISR_IT;
+
+    if (hi2c->XferCount > MAX_NBYTE_SIZE)
+    {
+      hi2c->XferSize = MAX_NBYTE_SIZE;
+      xfermode = I2C_RELOAD_MODE;
+    }
+    else
+    {
+      hi2c->XferSize = hi2c->XferCount;
+      xfermode = I2C_AUTOEND_MODE;
+    }
+
+    /* Send Slave Address */
+    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
+    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    /* Note : The I2C interrupts must be enabled after unlocking current process
+              to avoid the risk of I2C interrupt handle execution before current
+              process unlock */
+
+    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
+    /* possible to enable all of these */
+    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
+      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
+    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Receive in master mode an amount of data in non-blocking mode with Interrupt
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
+                                            uint16_t Size)
+{
+  uint32_t xfermode;
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
+    {
+      return HAL_BUSY;
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
+    hi2c->Mode        = HAL_I2C_MODE_MASTER;
+    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr    = pData;
+    hi2c->XferCount   = Size;
+    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
+    hi2c->XferISR     = I2C_Master_ISR_IT;
+
+    if (hi2c->XferCount > MAX_NBYTE_SIZE)
+    {
+      hi2c->XferSize = MAX_NBYTE_SIZE;
+      xfermode = I2C_RELOAD_MODE;
+    }
+    else
+    {
+      hi2c->XferSize = hi2c->XferCount;
+      xfermode = I2C_AUTOEND_MODE;
+    }
+
+    /* Send Slave Address */
+    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
+    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    /* Note : The I2C interrupts must be enabled after unlocking current process
+              to avoid the risk of I2C interrupt handle execution before current
+              process unlock */
+
+    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
+    /* possible to enable all of these */
+    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
+      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
+    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Transmit in slave mode an amount of data in non-blocking mode with Interrupt
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
+{
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
+    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
+    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
+
+    /* Enable Address Acknowledge */
+    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr    = pData;
+    hi2c->XferCount   = Size;
+    hi2c->XferSize    = hi2c->XferCount;
+    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
+    hi2c->XferISR     = I2C_Slave_ISR_IT;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    /* Note : The I2C interrupts must be enabled after unlocking current process
+              to avoid the risk of I2C interrupt handle execution before current
+              process unlock */
+
+    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
+    /* possible to enable all of these */
+    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
+      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
+    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Receive in slave mode an amount of data in non-blocking mode with Interrupt
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
+{
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
+    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
+    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
+
+    /* Enable Address Acknowledge */
+    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr    = pData;
+    hi2c->XferCount   = Size;
+    hi2c->XferSize    = hi2c->XferCount;
+    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
+    hi2c->XferISR     = I2C_Slave_ISR_IT;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    /* Note : The I2C interrupts must be enabled after unlocking current process
+              to avoid the risk of I2C interrupt handle execution before current
+              process unlock */
+
+    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
+    /* possible to enable all of these */
+    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
+      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
+    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Transmit in master mode an amount of data in non-blocking mode with DMA
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
+                                              uint16_t Size)
+{
+  uint32_t xfermode;
+  HAL_StatusTypeDef dmaxferstatus;
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
+    {
+      return HAL_BUSY;
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
+    hi2c->Mode        = HAL_I2C_MODE_MASTER;
+    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr    = pData;
+    hi2c->XferCount   = Size;
+    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
+    hi2c->XferISR     = I2C_Master_ISR_DMA;
+
+    if (hi2c->XferCount > MAX_NBYTE_SIZE)
+    {
+      hi2c->XferSize = MAX_NBYTE_SIZE;
+      xfermode = I2C_RELOAD_MODE;
+    }
+    else
+    {
+      hi2c->XferSize = hi2c->XferCount;
+      xfermode = I2C_AUTOEND_MODE;
+    }
+
+    if (hi2c->XferSize > 0U)
+    {
+      if (hi2c->hdmatx != NULL)
+      {
+        /* Set the I2C DMA transfer complete callback */
+        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
+
+        /* Set the DMA error callback */
+        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
+
+        /* Set the unused DMA callbacks to NULL */
+        hi2c->hdmatx->XferHalfCpltCallback = NULL;
+        hi2c->hdmatx->XferAbortCallback = NULL;
+
+        /* Enable the DMA channel */
+        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
+                                         hi2c->XferSize);
+      }
+      else
+      {
+        /* Update I2C state */
+        hi2c->State     = HAL_I2C_STATE_READY;
+        hi2c->Mode      = HAL_I2C_MODE_NONE;
+
+        /* Update I2C error code */
+        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hi2c);
+
+        return HAL_ERROR;
+      }
+
+      if (dmaxferstatus == HAL_OK)
+      {
+        /* Send Slave Address */
+        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
+        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
+
+        /* Update XferCount value */
+        hi2c->XferCount -= hi2c->XferSize;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hi2c);
+
+        /* Note : The I2C interrupts must be enabled after unlocking current process
+                  to avoid the risk of I2C interrupt handle execution before current
+                  process unlock */
+        /* Enable ERR and NACK interrupts */
+        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
+
+        /* Enable DMA Request */
+        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
+      }
+      else
+      {
+        /* Update I2C state */
+        hi2c->State     = HAL_I2C_STATE_READY;
+        hi2c->Mode      = HAL_I2C_MODE_NONE;
+
+        /* Update I2C error code */
+        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hi2c);
+
+        return HAL_ERROR;
+      }
+    }
+    else
+    {
+      /* Update Transfer ISR function pointer */
+      hi2c->XferISR = I2C_Master_ISR_IT;
+
+      /* Send Slave Address */
+      /* Set NBYTES to write and generate START condition */
+      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
+                            I2C_GENERATE_START_WRITE);
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      /* Note : The I2C interrupts must be enabled after unlocking current process
+                to avoid the risk of I2C interrupt handle execution before current
+                process unlock */
+      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
+      /* possible to enable all of these */
+      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
+        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
+      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
+    }
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Receive in master mode an amount of data in non-blocking mode with DMA
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
+                                             uint16_t Size)
+{
+  uint32_t xfermode;
+  HAL_StatusTypeDef dmaxferstatus;
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
+    {
+      return HAL_BUSY;
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
+    hi2c->Mode        = HAL_I2C_MODE_MASTER;
+    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr    = pData;
+    hi2c->XferCount   = Size;
+    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
+    hi2c->XferISR     = I2C_Master_ISR_DMA;
+
+    if (hi2c->XferCount > MAX_NBYTE_SIZE)
+    {
+      hi2c->XferSize = MAX_NBYTE_SIZE;
+      xfermode = I2C_RELOAD_MODE;
+    }
+    else
+    {
+      hi2c->XferSize = hi2c->XferCount;
+      xfermode = I2C_AUTOEND_MODE;
+    }
+
+    if (hi2c->XferSize > 0U)
+    {
+      if (hi2c->hdmarx != NULL)
+      {
+        /* Set the I2C DMA transfer complete callback */
+        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
+
+        /* Set the DMA error callback */
+        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
+
+        /* Set the unused DMA callbacks to NULL */
+        hi2c->hdmarx->XferHalfCpltCallback = NULL;
+        hi2c->hdmarx->XferAbortCallback = NULL;
+
+        /* Enable the DMA channel */
+        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
+                                         hi2c->XferSize);
+      }
+      else
+      {
+        /* Update I2C state */
+        hi2c->State     = HAL_I2C_STATE_READY;
+        hi2c->Mode      = HAL_I2C_MODE_NONE;
+
+        /* Update I2C error code */
+        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hi2c);
+
+        return HAL_ERROR;
+      }
+
+      if (dmaxferstatus == HAL_OK)
+      {
+        /* Send Slave Address */
+        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
+        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
+
+        /* Update XferCount value */
+        hi2c->XferCount -= hi2c->XferSize;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hi2c);
+
+        /* Note : The I2C interrupts must be enabled after unlocking current process
+                  to avoid the risk of I2C interrupt handle execution before current
+                  process unlock */
+        /* Enable ERR and NACK interrupts */
+        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
+
+        /* Enable DMA Request */
+        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
+      }
+      else
+      {
+        /* Update I2C state */
+        hi2c->State     = HAL_I2C_STATE_READY;
+        hi2c->Mode      = HAL_I2C_MODE_NONE;
+
+        /* Update I2C error code */
+        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hi2c);
+
+        return HAL_ERROR;
+      }
+    }
+    else
+    {
+      /* Update Transfer ISR function pointer */
+      hi2c->XferISR = I2C_Master_ISR_IT;
+
+      /* Send Slave Address */
+      /* Set NBYTES to read and generate START condition */
+      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
+                            I2C_GENERATE_START_READ);
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      /* Note : The I2C interrupts must be enabled after unlocking current process
+                to avoid the risk of I2C interrupt handle execution before current
+                process unlock */
+      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
+      /* possible to enable all of these */
+      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
+        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
+      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
+    }
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Transmit in slave mode an amount of data in non-blocking mode with DMA
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Slave_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
+{
+  HAL_StatusTypeDef dmaxferstatus;
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
+      return  HAL_ERROR;
+    }
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
+    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
+    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr    = pData;
+    hi2c->XferCount   = Size;
+    hi2c->XferSize    = hi2c->XferCount;
+    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
+    hi2c->XferISR     = I2C_Slave_ISR_DMA;
+
+    if (hi2c->hdmatx != NULL)
+    {
+      /* Set the I2C DMA transfer complete callback */
+      hi2c->hdmatx->XferCpltCallback = I2C_DMASlaveTransmitCplt;
+
+      /* Set the DMA error callback */
+      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
+
+      /* Set the unused DMA callbacks to NULL */
+      hi2c->hdmatx->XferHalfCpltCallback = NULL;
+      hi2c->hdmatx->XferAbortCallback = NULL;
+
+      /* Enable the DMA channel */
+      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
+                                       hi2c->XferSize);
+    }
+    else
+    {
+      /* Update I2C state */
+      hi2c->State     = HAL_I2C_STATE_LISTEN;
+      hi2c->Mode      = HAL_I2C_MODE_NONE;
+
+      /* Update I2C error code */
+      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      return HAL_ERROR;
+    }
+
+    if (dmaxferstatus == HAL_OK)
+    {
+      /* Enable Address Acknowledge */
+      hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      /* Note : The I2C interrupts must be enabled after unlocking current process
+                to avoid the risk of I2C interrupt handle execution before current
+                process unlock */
+      /* Enable ERR, STOP, NACK, ADDR interrupts */
+      I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
+
+      /* Enable DMA Request */
+      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
+    }
+    else
+    {
+      /* Update I2C state */
+      hi2c->State     = HAL_I2C_STATE_LISTEN;
+      hi2c->Mode      = HAL_I2C_MODE_NONE;
+
+      /* Update I2C error code */
+      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      return HAL_ERROR;
+    }
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Receive in slave mode an amount of data in non-blocking mode with DMA
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
+{
+  HAL_StatusTypeDef dmaxferstatus;
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
+      return  HAL_ERROR;
+    }
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
+    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
+    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr    = pData;
+    hi2c->XferCount   = Size;
+    hi2c->XferSize    = hi2c->XferCount;
+    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
+    hi2c->XferISR     = I2C_Slave_ISR_DMA;
+
+    if (hi2c->hdmarx != NULL)
+    {
+      /* Set the I2C DMA transfer complete callback */
+      hi2c->hdmarx->XferCpltCallback = I2C_DMASlaveReceiveCplt;
+
+      /* Set the DMA error callback */
+      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
+
+      /* Set the unused DMA callbacks to NULL */
+      hi2c->hdmarx->XferHalfCpltCallback = NULL;
+      hi2c->hdmarx->XferAbortCallback = NULL;
+
+      /* Enable the DMA channel */
+      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
+                                       hi2c->XferSize);
+    }
+    else
+    {
+      /* Update I2C state */
+      hi2c->State     = HAL_I2C_STATE_LISTEN;
+      hi2c->Mode      = HAL_I2C_MODE_NONE;
+
+      /* Update I2C error code */
+      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      return HAL_ERROR;
+    }
+
+    if (dmaxferstatus == HAL_OK)
+    {
+      /* Enable Address Acknowledge */
+      hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      /* Note : The I2C interrupts must be enabled after unlocking current process
+                to avoid the risk of I2C interrupt handle execution before current
+                process unlock */
+      /* Enable ERR, STOP, NACK, ADDR interrupts */
+      I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
+
+      /* Enable DMA Request */
+      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
+    }
+    else
+    {
+      /* Update I2C state */
+      hi2c->State     = HAL_I2C_STATE_LISTEN;
+      hi2c->Mode      = HAL_I2C_MODE_NONE;
+
+      /* Update I2C error code */
+      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      return HAL_ERROR;
+    }
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+/**
+  * @brief  Write an amount of data in blocking mode to a specific memory address
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @param  MemAddress Internal memory address
+  * @param  MemAddSize Size of internal memory address
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
+                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
+{
+  uint32_t tickstart;
+
+  /* Check the parameters */
+  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
+      return  HAL_ERROR;
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    /* Init tickstart for timeout management*/
+    tickstart = HAL_GetTick();
+
+    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
+    {
+      return HAL_ERROR;
+    }
+
+    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
+    hi2c->Mode      = HAL_I2C_MODE_MEM;
+    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr  = pData;
+    hi2c->XferCount = Size;
+    hi2c->XferISR   = NULL;
+
+    /* Send Slave Address and Memory Address */
+    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
+    {
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+      return HAL_ERROR;
+    }
+
+    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
+    if (hi2c->XferCount > MAX_NBYTE_SIZE)
+    {
+      hi2c->XferSize = MAX_NBYTE_SIZE;
+      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
+    }
+    else
+    {
+      hi2c->XferSize = hi2c->XferCount;
+      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
+    }
+
+    do
+    {
+      /* Wait until TXIS flag is set */
+      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
+      {
+        return HAL_ERROR;
+      }
+
+      /* Write data to TXDR */
+      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
+
+      /* Increment Buffer pointer */
+      hi2c->pBuffPtr++;
+
+      hi2c->XferCount--;
+      hi2c->XferSize--;
+
+      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
+      {
+        /* Wait until TCR flag is set */
+        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
+        {
+          return HAL_ERROR;
+        }
+
+        if (hi2c->XferCount > MAX_NBYTE_SIZE)
+        {
+          hi2c->XferSize = MAX_NBYTE_SIZE;
+          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
+                                I2C_NO_STARTSTOP);
+        }
+        else
+        {
+          hi2c->XferSize = hi2c->XferCount;
+          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
+                                I2C_NO_STARTSTOP);
+        }
+      }
+
+    } while (hi2c->XferCount > 0U);
+
+    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
+    /* Wait until STOPF flag is reset */
+    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
+    {
+      return HAL_ERROR;
+    }
+
+    /* Clear STOP Flag */
+    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
+
+    /* Clear Configuration Register 2 */
+    I2C_RESET_CR2(hi2c);
+
+    hi2c->State = HAL_I2C_STATE_READY;
+    hi2c->Mode  = HAL_I2C_MODE_NONE;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Read an amount of data in blocking mode from a specific memory address
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @param  MemAddress Internal memory address
+  * @param  MemAddSize Size of internal memory address
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
+                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
+{
+  uint32_t tickstart;
+
+  /* Check the parameters */
+  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
+      return  HAL_ERROR;
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    /* Init tickstart for timeout management*/
+    tickstart = HAL_GetTick();
+
+    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
+    {
+      return HAL_ERROR;
+    }
+
+    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
+    hi2c->Mode      = HAL_I2C_MODE_MEM;
+    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr  = pData;
+    hi2c->XferCount = Size;
+    hi2c->XferISR   = NULL;
+
+    /* Send Slave Address and Memory Address */
+    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
+    {
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+      return HAL_ERROR;
+    }
+
+    /* Send Slave Address */
+    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
+    if (hi2c->XferCount > MAX_NBYTE_SIZE)
+    {
+      hi2c->XferSize = MAX_NBYTE_SIZE;
+      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
+                            I2C_GENERATE_START_READ);
+    }
+    else
+    {
+      hi2c->XferSize = hi2c->XferCount;
+      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
+                            I2C_GENERATE_START_READ);
+    }
+
+    do
+    {
+      /* Wait until RXNE flag is set */
+      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
+      {
+        return HAL_ERROR;
+      }
+
+      /* Read data from RXDR */
+      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
+
+      /* Increment Buffer pointer */
+      hi2c->pBuffPtr++;
+
+      hi2c->XferSize--;
+      hi2c->XferCount--;
+
+      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
+      {
+        /* Wait until TCR flag is set */
+        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
+        {
+          return HAL_ERROR;
+        }
+
+        if (hi2c->XferCount > MAX_NBYTE_SIZE)
+        {
+          hi2c->XferSize = MAX_NBYTE_SIZE;
+          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
+                                I2C_NO_STARTSTOP);
+        }
+        else
+        {
+          hi2c->XferSize = hi2c->XferCount;
+          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
+                                I2C_NO_STARTSTOP);
+        }
+      }
+    } while (hi2c->XferCount > 0U);
+
+    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
+    /* Wait until STOPF flag is reset */
+    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
+    {
+      return HAL_ERROR;
+    }
+
+    /* Clear STOP Flag */
+    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
+
+    /* Clear Configuration Register 2 */
+    I2C_RESET_CR2(hi2c);
+
+    hi2c->State = HAL_I2C_STATE_READY;
+    hi2c->Mode  = HAL_I2C_MODE_NONE;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+/**
+  * @brief  Write an amount of data in non-blocking mode with Interrupt to a specific memory address
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @param  MemAddress Internal memory address
+  * @param  MemAddSize Size of internal memory address
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
+                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
+{
+  uint32_t tickstart;
+  uint32_t xfermode;
+
+  /* Check the parameters */
+  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
+      return  HAL_ERROR;
+    }
+
+    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
+    {
+      return HAL_BUSY;
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    /* Init tickstart for timeout management*/
+    tickstart = HAL_GetTick();
+
+    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
+    hi2c->Mode        = HAL_I2C_MODE_MEM;
+    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr    = pData;
+    hi2c->XferCount   = Size;
+    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
+    hi2c->XferISR     = I2C_Master_ISR_IT;
+
+    if (hi2c->XferCount > MAX_NBYTE_SIZE)
+    {
+      hi2c->XferSize = MAX_NBYTE_SIZE;
+      xfermode = I2C_RELOAD_MODE;
+    }
+    else
+    {
+      hi2c->XferSize = hi2c->XferCount;
+      xfermode = I2C_AUTOEND_MODE;
+    }
+
+    /* Send Slave Address and Memory Address */
+    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart)
+        != HAL_OK)
+    {
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+      return HAL_ERROR;
+    }
+
+    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
+    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    /* Note : The I2C interrupts must be enabled after unlocking current process
+              to avoid the risk of I2C interrupt handle execution before current
+              process unlock */
+
+    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
+    /* possible to enable all of these */
+    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
+      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
+    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Read an amount of data in non-blocking mode with Interrupt from a specific memory address
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @param  MemAddress Internal memory address
+  * @param  MemAddSize Size of internal memory address
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
+                                      uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
+{
+  uint32_t tickstart;
+  uint32_t xfermode;
+
+  /* Check the parameters */
+  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
+      return  HAL_ERROR;
+    }
+
+    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
+    {
+      return HAL_BUSY;
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    /* Init tickstart for timeout management*/
+    tickstart = HAL_GetTick();
+
+    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
+    hi2c->Mode        = HAL_I2C_MODE_MEM;
+    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr    = pData;
+    hi2c->XferCount   = Size;
+    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
+    hi2c->XferISR     = I2C_Master_ISR_IT;
+
+    if (hi2c->XferCount > MAX_NBYTE_SIZE)
+    {
+      hi2c->XferSize = MAX_NBYTE_SIZE;
+      xfermode = I2C_RELOAD_MODE;
+    }
+    else
+    {
+      hi2c->XferSize = hi2c->XferCount;
+      xfermode = I2C_AUTOEND_MODE;
+    }
+
+    /* Send Slave Address and Memory Address */
+    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
+    {
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+      return HAL_ERROR;
+    }
+
+    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
+    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    /* Note : The I2C interrupts must be enabled after unlocking current process
+              to avoid the risk of I2C interrupt handle execution before current
+              process unlock */
+
+    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
+    /* possible to enable all of these */
+    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
+      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
+    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+/**
+  * @brief  Write an amount of data in non-blocking mode with DMA to a specific memory address
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @param  MemAddress Internal memory address
+  * @param  MemAddSize Size of internal memory address
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
+                                        uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
+{
+  uint32_t tickstart;
+  uint32_t xfermode;
+  HAL_StatusTypeDef dmaxferstatus;
+
+  /* Check the parameters */
+  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
+      return  HAL_ERROR;
+    }
+
+    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
+    {
+      return HAL_BUSY;
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    /* Init tickstart for timeout management*/
+    tickstart = HAL_GetTick();
+
+    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
+    hi2c->Mode        = HAL_I2C_MODE_MEM;
+    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr    = pData;
+    hi2c->XferCount   = Size;
+    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
+    hi2c->XferISR     = I2C_Master_ISR_DMA;
+
+    if (hi2c->XferCount > MAX_NBYTE_SIZE)
+    {
+      hi2c->XferSize = MAX_NBYTE_SIZE;
+      xfermode = I2C_RELOAD_MODE;
+    }
+    else
+    {
+      hi2c->XferSize = hi2c->XferCount;
+      xfermode = I2C_AUTOEND_MODE;
+    }
+
+    /* Send Slave Address and Memory Address */
+    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart)
+        != HAL_OK)
+    {
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+      return HAL_ERROR;
+    }
+
+
+    if (hi2c->hdmatx != NULL)
+    {
+      /* Set the I2C DMA transfer complete callback */
+      hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
+
+      /* Set the DMA error callback */
+      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
+
+      /* Set the unused DMA callbacks to NULL */
+      hi2c->hdmatx->XferHalfCpltCallback = NULL;
+      hi2c->hdmatx->XferAbortCallback = NULL;
+
+      /* Enable the DMA channel */
+      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
+                                       hi2c->XferSize);
+    }
+    else
+    {
+      /* Update I2C state */
+      hi2c->State     = HAL_I2C_STATE_READY;
+      hi2c->Mode      = HAL_I2C_MODE_NONE;
+
+      /* Update I2C error code */
+      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      return HAL_ERROR;
+    }
+
+    if (dmaxferstatus == HAL_OK)
+    {
+      /* Send Slave Address */
+      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
+      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
+
+      /* Update XferCount value */
+      hi2c->XferCount -= hi2c->XferSize;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      /* Note : The I2C interrupts must be enabled after unlocking current process
+                to avoid the risk of I2C interrupt handle execution before current
+                process unlock */
+      /* Enable ERR and NACK interrupts */
+      I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
+
+      /* Enable DMA Request */
+      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
+    }
+    else
+    {
+      /* Update I2C state */
+      hi2c->State     = HAL_I2C_STATE_READY;
+      hi2c->Mode      = HAL_I2C_MODE_NONE;
+
+      /* Update I2C error code */
+      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      return HAL_ERROR;
+    }
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Reads an amount of data in non-blocking mode with DMA from a specific memory address.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @param  MemAddress Internal memory address
+  * @param  MemAddSize Size of internal memory address
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be read
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
+                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
+{
+  uint32_t tickstart;
+  uint32_t xfermode;
+  HAL_StatusTypeDef dmaxferstatus;
+
+  /* Check the parameters */
+  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
+      return  HAL_ERROR;
+    }
+
+    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
+    {
+      return HAL_BUSY;
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    /* Init tickstart for timeout management*/
+    tickstart = HAL_GetTick();
+
+    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
+    hi2c->Mode        = HAL_I2C_MODE_MEM;
+    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr    = pData;
+    hi2c->XferCount   = Size;
+    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
+    hi2c->XferISR     = I2C_Master_ISR_DMA;
+
+    if (hi2c->XferCount > MAX_NBYTE_SIZE)
+    {
+      hi2c->XferSize = MAX_NBYTE_SIZE;
+      xfermode = I2C_RELOAD_MODE;
+    }
+    else
+    {
+      hi2c->XferSize = hi2c->XferCount;
+      xfermode = I2C_AUTOEND_MODE;
+    }
+
+    /* Send Slave Address and Memory Address */
+    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
+    {
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+      return HAL_ERROR;
+    }
+
+    if (hi2c->hdmarx != NULL)
+    {
+      /* Set the I2C DMA transfer complete callback */
+      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
+
+      /* Set the DMA error callback */
+      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
+
+      /* Set the unused DMA callbacks to NULL */
+      hi2c->hdmarx->XferHalfCpltCallback = NULL;
+      hi2c->hdmarx->XferAbortCallback = NULL;
+
+      /* Enable the DMA channel */
+      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
+                                       hi2c->XferSize);
+    }
+    else
+    {
+      /* Update I2C state */
+      hi2c->State     = HAL_I2C_STATE_READY;
+      hi2c->Mode      = HAL_I2C_MODE_NONE;
+
+      /* Update I2C error code */
+      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      return HAL_ERROR;
+    }
+
+    if (dmaxferstatus == HAL_OK)
+    {
+      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
+      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
+
+      /* Update XferCount value */
+      hi2c->XferCount -= hi2c->XferSize;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      /* Note : The I2C interrupts must be enabled after unlocking current process
+                to avoid the risk of I2C interrupt handle execution before current
+                process unlock */
+      /* Enable ERR and NACK interrupts */
+      I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
+
+      /* Enable DMA Request */
+      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
+    }
+    else
+    {
+      /* Update I2C state */
+      hi2c->State     = HAL_I2C_STATE_READY;
+      hi2c->Mode      = HAL_I2C_MODE_NONE;
+
+      /* Update I2C error code */
+      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      return HAL_ERROR;
+    }
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Checks if target device is ready for communication.
+  * @note   This function is used with Memory devices
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @param  Trials Number of trials
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
+                                           uint32_t Timeout)
+{
+  uint32_t tickstart;
+
+  __IO uint32_t I2C_Trials = 0UL;
+
+  FlagStatus tmp1;
+  FlagStatus tmp2;
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
+    {
+      return HAL_BUSY;
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    hi2c->State = HAL_I2C_STATE_BUSY;
+    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
+
+    do
+    {
+      /* Generate Start */
+      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
+
+      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
+      /* Wait until STOPF flag is set or a NACK flag is set*/
+      tickstart = HAL_GetTick();
+
+      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
+      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
+
+      while ((tmp1 == RESET) && (tmp2 == RESET))
+      {
+        if (Timeout != HAL_MAX_DELAY)
+        {
+          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
+          {
+            /* Update I2C state */
+            hi2c->State = HAL_I2C_STATE_READY;
+
+            /* Update I2C error code */
+            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
+
+            /* Process Unlocked */
+            __HAL_UNLOCK(hi2c);
+
+            return HAL_ERROR;
+          }
+        }
+
+        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
+        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
+      }
+
+      /* Check if the NACKF flag has not been set */
+      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
+      {
+        /* Wait until STOPF flag is reset */
+        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
+        {
+          return HAL_ERROR;
+        }
+
+        /* Clear STOP Flag */
+        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
+
+        /* Device is ready */
+        hi2c->State = HAL_I2C_STATE_READY;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hi2c);
+
+        return HAL_OK;
+      }
+      else
+      {
+        /* Wait until STOPF flag is reset */
+        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
+        {
+          return HAL_ERROR;
+        }
+
+        /* Clear NACK Flag */
+        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
+
+        /* Clear STOP Flag, auto generated with autoend*/
+        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
+      }
+
+      /* Check if the maximum allowed number of trials has been reached */
+      if (I2C_Trials == Trials)
+      {
+        /* Generate Stop */
+        hi2c->Instance->CR2 |= I2C_CR2_STOP;
+
+        /* Wait until STOPF flag is reset */
+        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
+        {
+          return HAL_ERROR;
+        }
+
+        /* Clear STOP Flag */
+        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
+      }
+
+      /* Increment Trials */
+      I2C_Trials++;
+    } while (I2C_Trials < Trials);
+
+    /* Update I2C state */
+    hi2c->State = HAL_I2C_STATE_READY;
+
+    /* Update I2C error code */
+    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    return HAL_ERROR;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Sequential transmit in master I2C mode an amount of data in non-blocking mode with Interrupt.
+  * @note   This interface allow to manage repeated start condition when a direction change during transfer
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
+                                                 uint16_t Size, uint32_t XferOptions)
+{
+  uint32_t xfermode;
+  uint32_t xferrequest = I2C_GENERATE_START_WRITE;
+
+  /* Check the parameters */
+  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
+    hi2c->Mode      = HAL_I2C_MODE_MASTER;
+    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr    = pData;
+    hi2c->XferCount   = Size;
+    hi2c->XferOptions = XferOptions;
+    hi2c->XferISR     = I2C_Master_ISR_IT;
+
+    /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
+    if (hi2c->XferCount > MAX_NBYTE_SIZE)
+    {
+      hi2c->XferSize = MAX_NBYTE_SIZE;
+      xfermode = I2C_RELOAD_MODE;
+    }
+    else
+    {
+      hi2c->XferSize = hi2c->XferCount;
+      xfermode = hi2c->XferOptions;
+    }
+
+    /* If transfer direction not change and there is no request to start another frame,
+       do not generate Restart Condition */
+    /* Mean Previous state is same as current state */
+    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && \
+      (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
+    {
+      xferrequest = I2C_NO_STARTSTOP;
+    }
+    else
+    {
+      /* Convert OTHER_xxx XferOptions if any */
+      I2C_ConvertOtherXferOptions(hi2c);
+
+      /* Update xfermode accordingly if no reload is necessary */
+      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
+      {
+        xfermode = hi2c->XferOptions;
+      }
+    }
+
+    /* Send Slave Address and set NBYTES to write */
+    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    /* Note : The I2C interrupts must be enabled after unlocking current process
+              to avoid the risk of I2C interrupt handle execution before current
+              process unlock */
+    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Sequential transmit in master I2C mode an amount of data in non-blocking mode with DMA.
+  * @note   This interface allow to manage repeated start condition when a direction change during transfer
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
+                                                  uint16_t Size, uint32_t XferOptions)
+{
+  uint32_t xfermode;
+  uint32_t xferrequest = I2C_GENERATE_START_WRITE;
+  HAL_StatusTypeDef dmaxferstatus;
+
+  /* Check the parameters */
+  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
+    hi2c->Mode      = HAL_I2C_MODE_MASTER;
+    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr    = pData;
+    hi2c->XferCount   = Size;
+    hi2c->XferOptions = XferOptions;
+    hi2c->XferISR     = I2C_Master_ISR_DMA;
+
+    /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
+    if (hi2c->XferCount > MAX_NBYTE_SIZE)
+    {
+      hi2c->XferSize = MAX_NBYTE_SIZE;
+      xfermode = I2C_RELOAD_MODE;
+    }
+    else
+    {
+      hi2c->XferSize = hi2c->XferCount;
+      xfermode = hi2c->XferOptions;
+    }
+
+    /* If transfer direction not change and there is no request to start another frame,
+       do not generate Restart Condition */
+    /* Mean Previous state is same as current state */
+    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && \
+      (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
+    {
+      xferrequest = I2C_NO_STARTSTOP;
+    }
+    else
+    {
+      /* Convert OTHER_xxx XferOptions if any */
+      I2C_ConvertOtherXferOptions(hi2c);
+
+      /* Update xfermode accordingly if no reload is necessary */
+      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
+      {
+        xfermode = hi2c->XferOptions;
+      }
+    }
+
+    if (hi2c->XferSize > 0U)
+    {
+      if (hi2c->hdmatx != NULL)
+      {
+        /* Set the I2C DMA transfer complete callback */
+        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
+
+        /* Set the DMA error callback */
+        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
+
+        /* Set the unused DMA callbacks to NULL */
+        hi2c->hdmatx->XferHalfCpltCallback = NULL;
+        hi2c->hdmatx->XferAbortCallback = NULL;
+
+        /* Enable the DMA channel */
+        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
+                                         hi2c->XferSize);
+      }
+      else
+      {
+        /* Update I2C state */
+        hi2c->State     = HAL_I2C_STATE_READY;
+        hi2c->Mode      = HAL_I2C_MODE_NONE;
+
+        /* Update I2C error code */
+        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hi2c);
+
+        return HAL_ERROR;
+      }
+
+      if (dmaxferstatus == HAL_OK)
+      {
+        /* Send Slave Address and set NBYTES to write */
+        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
+
+        /* Update XferCount value */
+        hi2c->XferCount -= hi2c->XferSize;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hi2c);
+
+        /* Note : The I2C interrupts must be enabled after unlocking current process
+                  to avoid the risk of I2C interrupt handle execution before current
+                  process unlock */
+        /* Enable ERR and NACK interrupts */
+        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
+
+        /* Enable DMA Request */
+        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
+      }
+      else
+      {
+        /* Update I2C state */
+        hi2c->State     = HAL_I2C_STATE_READY;
+        hi2c->Mode      = HAL_I2C_MODE_NONE;
+
+        /* Update I2C error code */
+        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hi2c);
+
+        return HAL_ERROR;
+      }
+    }
+    else
+    {
+      /* Update Transfer ISR function pointer */
+      hi2c->XferISR = I2C_Master_ISR_IT;
+
+      /* Send Slave Address */
+      /* Set NBYTES to write and generate START condition */
+      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
+                            I2C_GENERATE_START_WRITE);
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      /* Note : The I2C interrupts must be enabled after unlocking current process
+                to avoid the risk of I2C interrupt handle execution before current
+                process unlock */
+      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
+      /* possible to enable all of these */
+      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
+        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
+      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
+    }
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Sequential receive in master I2C mode an amount of data in non-blocking mode with Interrupt
+  * @note   This interface allow to manage repeated start condition when a direction change during transfer
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
+                                                uint16_t Size, uint32_t XferOptions)
+{
+  uint32_t xfermode;
+  uint32_t xferrequest = I2C_GENERATE_START_READ;
+
+  /* Check the parameters */
+  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
+    hi2c->Mode      = HAL_I2C_MODE_MASTER;
+    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr    = pData;
+    hi2c->XferCount   = Size;
+    hi2c->XferOptions = XferOptions;
+    hi2c->XferISR     = I2C_Master_ISR_IT;
+
+    /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
+    if (hi2c->XferCount > MAX_NBYTE_SIZE)
+    {
+      hi2c->XferSize = MAX_NBYTE_SIZE;
+      xfermode = I2C_RELOAD_MODE;
+    }
+    else
+    {
+      hi2c->XferSize = hi2c->XferCount;
+      xfermode = hi2c->XferOptions;
+    }
+
+    /* If transfer direction not change and there is no request to start another frame,
+       do not generate Restart Condition */
+    /* Mean Previous state is same as current state */
+    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && \
+      (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
+    {
+      xferrequest = I2C_NO_STARTSTOP;
+    }
+    else
+    {
+      /* Convert OTHER_xxx XferOptions if any */
+      I2C_ConvertOtherXferOptions(hi2c);
+
+      /* Update xfermode accordingly if no reload is necessary */
+      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
+      {
+        xfermode = hi2c->XferOptions;
+      }
+    }
+
+    /* Send Slave Address and set NBYTES to read */
+    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    /* Note : The I2C interrupts must be enabled after unlocking current process
+              to avoid the risk of I2C interrupt handle execution before current
+              process unlock */
+    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Sequential receive in master I2C mode an amount of data in non-blocking mode with DMA
+  * @note   This interface allow to manage repeated start condition when a direction change during transfer
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
+                                                 uint16_t Size, uint32_t XferOptions)
+{
+  uint32_t xfermode;
+  uint32_t xferrequest = I2C_GENERATE_START_READ;
+  HAL_StatusTypeDef dmaxferstatus;
+
+  /* Check the parameters */
+  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
+    hi2c->Mode      = HAL_I2C_MODE_MASTER;
+    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr    = pData;
+    hi2c->XferCount   = Size;
+    hi2c->XferOptions = XferOptions;
+    hi2c->XferISR     = I2C_Master_ISR_DMA;
+
+    /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
+    if (hi2c->XferCount > MAX_NBYTE_SIZE)
+    {
+      hi2c->XferSize = MAX_NBYTE_SIZE;
+      xfermode = I2C_RELOAD_MODE;
+    }
+    else
+    {
+      hi2c->XferSize = hi2c->XferCount;
+      xfermode = hi2c->XferOptions;
+    }
+
+    /* If transfer direction not change and there is no request to start another frame,
+       do not generate Restart Condition */
+    /* Mean Previous state is same as current state */
+    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && \
+      (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
+    {
+      xferrequest = I2C_NO_STARTSTOP;
+    }
+    else
+    {
+      /* Convert OTHER_xxx XferOptions if any */
+      I2C_ConvertOtherXferOptions(hi2c);
+
+      /* Update xfermode accordingly if no reload is necessary */
+      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
+      {
+        xfermode = hi2c->XferOptions;
+      }
+    }
+
+    if (hi2c->XferSize > 0U)
+    {
+      if (hi2c->hdmarx != NULL)
+      {
+        /* Set the I2C DMA transfer complete callback */
+        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
+
+        /* Set the DMA error callback */
+        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
+
+        /* Set the unused DMA callbacks to NULL */
+        hi2c->hdmarx->XferHalfCpltCallback = NULL;
+        hi2c->hdmarx->XferAbortCallback = NULL;
+
+        /* Enable the DMA channel */
+        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
+                                         hi2c->XferSize);
+      }
+      else
+      {
+        /* Update I2C state */
+        hi2c->State     = HAL_I2C_STATE_READY;
+        hi2c->Mode      = HAL_I2C_MODE_NONE;
+
+        /* Update I2C error code */
+        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hi2c);
+
+        return HAL_ERROR;
+      }
+
+      if (dmaxferstatus == HAL_OK)
+      {
+        /* Send Slave Address and set NBYTES to read */
+        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
+
+        /* Update XferCount value */
+        hi2c->XferCount -= hi2c->XferSize;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hi2c);
+
+        /* Note : The I2C interrupts must be enabled after unlocking current process
+                  to avoid the risk of I2C interrupt handle execution before current
+                  process unlock */
+        /* Enable ERR and NACK interrupts */
+        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
+
+        /* Enable DMA Request */
+        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
+      }
+      else
+      {
+        /* Update I2C state */
+        hi2c->State     = HAL_I2C_STATE_READY;
+        hi2c->Mode      = HAL_I2C_MODE_NONE;
+
+        /* Update I2C error code */
+        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hi2c);
+
+        return HAL_ERROR;
+      }
+    }
+    else
+    {
+      /* Update Transfer ISR function pointer */
+      hi2c->XferISR = I2C_Master_ISR_IT;
+
+      /* Send Slave Address */
+      /* Set NBYTES to read and generate START condition */
+      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
+                            I2C_GENERATE_START_READ);
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      /* Note : The I2C interrupts must be enabled after unlocking current process
+                to avoid the risk of I2C interrupt handle execution before current
+                process unlock */
+      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
+      /* possible to enable all of these */
+      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
+        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
+      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
+    }
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Sequential transmit in slave/device I2C mode an amount of data in non-blocking mode with Interrupt
+  * @note   This interface allow to manage repeated start condition when a direction change during transfer
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
+                                                uint32_t XferOptions)
+{
+  /* Check the parameters */
+  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
+
+  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
+      return  HAL_ERROR;
+    }
+
+    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
+    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
+
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
+    /* and then toggle the HAL slave RX state to TX state */
+    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
+    {
+      /* Disable associated Interrupts */
+      I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
+
+      /* Abort DMA Xfer if any */
+      if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
+      {
+        hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
+
+        if (hi2c->hdmarx != NULL)
+        {
+          /* Set the I2C DMA Abort callback :
+           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
+          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
+
+          /* Abort DMA RX */
+          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
+          {
+            /* Call Directly XferAbortCallback function in case of error */
+            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
+          }
+        }
+      }
+    }
+
+    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
+    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
+    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
+
+    /* Enable Address Acknowledge */
+    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr    = pData;
+    hi2c->XferCount   = Size;
+    hi2c->XferSize    = hi2c->XferCount;
+    hi2c->XferOptions = XferOptions;
+    hi2c->XferISR     = I2C_Slave_ISR_IT;
+
+    if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
+    {
+      /* Clear ADDR flag after prepare the transfer parameters */
+      /* This action will generate an acknowledge to the Master */
+      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
+    }
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    /* Note : The I2C interrupts must be enabled after unlocking current process
+    to avoid the risk of I2C interrupt handle execution before current
+    process unlock */
+    /* REnable ADDR interrupt */
+    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Sequential transmit in slave/device I2C mode an amount of data in non-blocking mode with DMA
+  * @note   This interface allow to manage repeated start condition when a direction change during transfer
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
+                                                 uint32_t XferOptions)
+{
+  HAL_StatusTypeDef dmaxferstatus;
+
+  /* Check the parameters */
+  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
+
+  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
+      return  HAL_ERROR;
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
+    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
+
+    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
+    /* and then toggle the HAL slave RX state to TX state */
+    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
+    {
+      /* Disable associated Interrupts */
+      I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
+
+      if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
+      {
+        /* Abort DMA Xfer if any */
+        if (hi2c->hdmarx != NULL)
+        {
+          hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
+
+          /* Set the I2C DMA Abort callback :
+           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
+          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
+
+          /* Abort DMA RX */
+          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
+          {
+            /* Call Directly XferAbortCallback function in case of error */
+            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
+          }
+        }
+      }
+    }
+    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
+    {
+      if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
+      {
+        hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
+
+        /* Abort DMA Xfer if any */
+        if (hi2c->hdmatx != NULL)
+        {
+          /* Set the I2C DMA Abort callback :
+           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
+          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
+
+          /* Abort DMA TX */
+          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
+          {
+            /* Call Directly XferAbortCallback function in case of error */
+            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
+          }
+        }
+      }
+    }
+    else
+    {
+      /* Nothing to do */
+    }
+
+    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
+    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
+    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
+
+    /* Enable Address Acknowledge */
+    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr    = pData;
+    hi2c->XferCount   = Size;
+    hi2c->XferSize    = hi2c->XferCount;
+    hi2c->XferOptions = XferOptions;
+    hi2c->XferISR     = I2C_Slave_ISR_DMA;
+
+    if (hi2c->hdmatx != NULL)
+    {
+      /* Set the I2C DMA transfer complete callback */
+      hi2c->hdmatx->XferCpltCallback = I2C_DMASlaveTransmitCplt;
+
+      /* Set the DMA error callback */
+      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
+
+      /* Set the unused DMA callbacks to NULL */
+      hi2c->hdmatx->XferHalfCpltCallback = NULL;
+      hi2c->hdmatx->XferAbortCallback = NULL;
+
+      /* Enable the DMA channel */
+      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
+                                       hi2c->XferSize);
+    }
+    else
+    {
+      /* Update I2C state */
+      hi2c->State     = HAL_I2C_STATE_LISTEN;
+      hi2c->Mode      = HAL_I2C_MODE_NONE;
+
+      /* Update I2C error code */
+      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      return HAL_ERROR;
+    }
+
+    if (dmaxferstatus == HAL_OK)
+    {
+      /* Update XferCount value */
+      hi2c->XferCount -= hi2c->XferSize;
+
+      /* Reset XferSize */
+      hi2c->XferSize = 0;
+    }
+    else
+    {
+      /* Update I2C state */
+      hi2c->State     = HAL_I2C_STATE_LISTEN;
+      hi2c->Mode      = HAL_I2C_MODE_NONE;
+
+      /* Update I2C error code */
+      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      return HAL_ERROR;
+    }
+
+    if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
+    {
+      /* Clear ADDR flag after prepare the transfer parameters */
+      /* This action will generate an acknowledge to the Master */
+      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
+    }
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    /* Note : The I2C interrupts must be enabled after unlocking current process
+    to avoid the risk of I2C interrupt handle execution before current
+    process unlock */
+    /* Enable ERR, STOP, NACK, ADDR interrupts */
+    I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
+
+    /* Enable DMA Request */
+    hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Sequential receive in slave/device I2C mode an amount of data in non-blocking mode with Interrupt
+  * @note   This interface allow to manage repeated start condition when a direction change during transfer
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
+                                               uint32_t XferOptions)
+{
+  /* Check the parameters */
+  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
+
+  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
+      return  HAL_ERROR;
+    }
+
+    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
+    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
+
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
+    /* and then toggle the HAL slave TX state to RX state */
+    if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
+    {
+      /* Disable associated Interrupts */
+      I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
+
+      if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
+      {
+        hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
+
+        /* Abort DMA Xfer if any */
+        if (hi2c->hdmatx != NULL)
+        {
+          /* Set the I2C DMA Abort callback :
+           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
+          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
+
+          /* Abort DMA TX */
+          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
+          {
+            /* Call Directly XferAbortCallback function in case of error */
+            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
+          }
+        }
+      }
+    }
+
+    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
+    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
+    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
+
+    /* Enable Address Acknowledge */
+    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr    = pData;
+    hi2c->XferCount   = Size;
+    hi2c->XferSize    = hi2c->XferCount;
+    hi2c->XferOptions = XferOptions;
+    hi2c->XferISR     = I2C_Slave_ISR_IT;
+
+    if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT)
+    {
+      /* Clear ADDR flag after prepare the transfer parameters */
+      /* This action will generate an acknowledge to the Master */
+      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
+    }
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    /* Note : The I2C interrupts must be enabled after unlocking current process
+    to avoid the risk of I2C interrupt handle execution before current
+    process unlock */
+    /* REnable ADDR interrupt */
+    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Sequential receive in slave/device I2C mode an amount of data in non-blocking mode with DMA
+  * @note   This interface allow to manage repeated start condition when a direction change during transfer
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
+                                                uint32_t XferOptions)
+{
+  HAL_StatusTypeDef dmaxferstatus;
+
+  /* Check the parameters */
+  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
+
+  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
+      return  HAL_ERROR;
+    }
+
+    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
+    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
+
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
+    /* and then toggle the HAL slave TX state to RX state */
+    if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
+    {
+      /* Disable associated Interrupts */
+      I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
+
+      if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
+      {
+        /* Abort DMA Xfer if any */
+        if (hi2c->hdmatx != NULL)
+        {
+          hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
+
+          /* Set the I2C DMA Abort callback :
+           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
+          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
+
+          /* Abort DMA TX */
+          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
+          {
+            /* Call Directly XferAbortCallback function in case of error */
+            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
+          }
+        }
+      }
+    }
+    else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
+    {
+      if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
+      {
+        hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
+
+        /* Abort DMA Xfer if any */
+        if (hi2c->hdmarx != NULL)
+        {
+          /* Set the I2C DMA Abort callback :
+           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
+          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
+
+          /* Abort DMA RX */
+          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
+          {
+            /* Call Directly XferAbortCallback function in case of error */
+            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
+          }
+        }
+      }
+    }
+    else
+    {
+      /* Nothing to do */
+    }
+
+    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
+    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
+    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
+
+    /* Enable Address Acknowledge */
+    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
+
+    /* Prepare transfer parameters */
+    hi2c->pBuffPtr    = pData;
+    hi2c->XferCount   = Size;
+    hi2c->XferSize    = hi2c->XferCount;
+    hi2c->XferOptions = XferOptions;
+    hi2c->XferISR     = I2C_Slave_ISR_DMA;
+
+    if (hi2c->hdmarx != NULL)
+    {
+      /* Set the I2C DMA transfer complete callback */
+      hi2c->hdmarx->XferCpltCallback = I2C_DMASlaveReceiveCplt;
+
+      /* Set the DMA error callback */
+      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
+
+      /* Set the unused DMA callbacks to NULL */
+      hi2c->hdmarx->XferHalfCpltCallback = NULL;
+      hi2c->hdmarx->XferAbortCallback = NULL;
+
+      /* Enable the DMA channel */
+      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR,
+                                       (uint32_t)pData, hi2c->XferSize);
+    }
+    else
+    {
+      /* Update I2C state */
+      hi2c->State     = HAL_I2C_STATE_LISTEN;
+      hi2c->Mode      = HAL_I2C_MODE_NONE;
+
+      /* Update I2C error code */
+      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      return HAL_ERROR;
+    }
+
+    if (dmaxferstatus == HAL_OK)
+    {
+      /* Update XferCount value */
+      hi2c->XferCount -= hi2c->XferSize;
+
+      /* Reset XferSize */
+      hi2c->XferSize = 0;
+    }
+    else
+    {
+      /* Update I2C state */
+      hi2c->State     = HAL_I2C_STATE_LISTEN;
+      hi2c->Mode      = HAL_I2C_MODE_NONE;
+
+      /* Update I2C error code */
+      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      return HAL_ERROR;
+    }
+
+    if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT)
+    {
+      /* Clear ADDR flag after prepare the transfer parameters */
+      /* This action will generate an acknowledge to the Master */
+      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
+    }
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    /* Note : The I2C interrupts must be enabled after unlocking current process
+    to avoid the risk of I2C interrupt handle execution before current
+    process unlock */
+    /* REnable ADDR interrupt */
+    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
+
+    /* Enable DMA Request */
+    hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Enable the Address listen mode with Interrupt.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
+{
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    hi2c->State = HAL_I2C_STATE_LISTEN;
+    hi2c->XferISR = I2C_Slave_ISR_IT;
+
+    /* Enable the Address Match interrupt */
+    I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Disable the Address listen mode with Interrupt.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_DisableListen_IT(I2C_HandleTypeDef *hi2c)
+{
+  /* Declaration of tmp to prevent undefined behavior of volatile usage */
+  uint32_t tmp;
+
+  /* Disable Address listen mode only if a transfer is not ongoing */
+  if (hi2c->State == HAL_I2C_STATE_LISTEN)
+  {
+    tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
+    hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
+    hi2c->State = HAL_I2C_STATE_READY;
+    hi2c->Mode = HAL_I2C_MODE_NONE;
+    hi2c->XferISR = NULL;
+
+    /* Disable the Address Match interrupt */
+    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Abort a master I2C IT or DMA process communication with Interrupt.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2C_Master_Abort_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress)
+{
+  if (hi2c->Mode == HAL_I2C_MODE_MASTER)
+  {
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    /* Disable Interrupts and Store Previous state */
+    if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
+    {
+      I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
+      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
+    }
+    else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
+    {
+      I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
+      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
+    }
+    else
+    {
+      /* Do nothing */
+    }
+
+    /* Set State at HAL_I2C_STATE_ABORT */
+    hi2c->State = HAL_I2C_STATE_ABORT;
+
+    /* Set NBYTES to 1 to generate a dummy read on I2C peripheral */
+    /* Set AUTOEND mode, this will generate a NACK then STOP condition to abort the current transfer */
+    I2C_TransferConfig(hi2c, DevAddress, 1, I2C_AUTOEND_MODE, I2C_GENERATE_STOP);
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    /* Note : The I2C interrupts must be enabled after unlocking current process
+              to avoid the risk of I2C interrupt handle execution before current
+              process unlock */
+    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
+
+    return HAL_OK;
+  }
+  else
+  {
+    /* Wrong usage of abort function */
+    /* This function should be used only in case of abort monitored by master device */
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup I2C_IRQ_Handler_and_Callbacks IRQ Handler and Callbacks
+  * @{
+  */
+
+/**
+  * @brief  This function handles I2C event interrupt request.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @retval None
+  */
+void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
+{
+  /* Get current IT Flags and IT sources value */
+  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
+  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
+
+  /* I2C events treatment -------------------------------------*/
+  if (hi2c->XferISR != NULL)
+  {
+    hi2c->XferISR(hi2c, itflags, itsources);
+  }
+}
+
+/**
+  * @brief  This function handles I2C error interrupt request.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @retval None
+  */
+void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
+{
+  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
+  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
+  uint32_t tmperror;
+
+  /* I2C Bus error interrupt occurred ------------------------------------*/
+  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
+    (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
+  {
+    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
+
+    /* Clear BERR flag */
+    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
+  }
+
+  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
+  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
+    (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
+  {
+    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
+
+    /* Clear OVR flag */
+    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
+  }
+
+  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
+  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
+    (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
+  {
+    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
+
+    /* Clear ARLO flag */
+    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
+  }
+
+  /* Store current volatile hi2c->ErrorCode, misra rule */
+  tmperror = hi2c->ErrorCode;
+
+  /* Call the Error Callback in case of Error detected */
+  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
+  {
+    I2C_ITError(hi2c, tmperror);
+  }
+}
+
+/**
+  * @brief  Master Tx Transfer completed callback.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @retval None
+  */
+__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hi2c);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Master Rx Transfer completed callback.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @retval None
+  */
+__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hi2c);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
+   */
+}
+
+/** @brief  Slave Tx Transfer completed callback.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @retval None
+  */
+__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hi2c);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Slave Rx Transfer completed callback.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @retval None
+  */
+__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hi2c);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Slave Address Match callback.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
+  * @param  AddrMatchCode Address Match Code
+  * @retval None
+  */
+__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hi2c);
+  UNUSED(TransferDirection);
+  UNUSED(AddrMatchCode);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_I2C_AddrCallback() could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Listen Complete callback.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @retval None
+  */
+__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hi2c);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Memory Tx Transfer completed callback.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @retval None
+  */
+__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hi2c);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Memory Rx Transfer completed callback.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @retval None
+  */
+__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hi2c);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  I2C error callback.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @retval None
+  */
+__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hi2c);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_I2C_ErrorCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  I2C abort callback.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @retval None
+  */
+__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hi2c);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_I2C_AbortCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup I2C_Exported_Functions_Group3 Peripheral State, Mode and Error functions
+  *  @brief   Peripheral State, Mode and Error functions
+  *
+@verbatim
+ ===============================================================================
+            ##### Peripheral State, Mode and Error functions #####
+ ===============================================================================
+    [..]
+    This subsection permit to get in run-time the status of the peripheral
+    and the data flow.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Return the I2C handle state.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @retval HAL state
+  */
+HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
+{
+  /* Return I2C handle state */
+  return hi2c->State;
+}
+
+/**
+  * @brief  Returns the I2C Master, Slave, Memory or no mode.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *         the configuration information for I2C module
+  * @retval HAL mode
+  */
+HAL_I2C_ModeTypeDef HAL_I2C_GetMode(I2C_HandleTypeDef *hi2c)
+{
+  return hi2c->Mode;
+}
+
+/**
+  * @brief  Return the I2C error code.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *              the configuration information for the specified I2C.
+  * @retval I2C Error Code
+  */
+uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
+{
+  return hi2c->ErrorCode;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup I2C_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief  Interrupt Sub-Routine which handle the Interrupt Flags Master Mode with Interrupt.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  ITFlags Interrupt flags to handle.
+  * @param  ITSources Interrupt sources enabled.
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
+                                              uint32_t ITSources)
+{
+  uint16_t devaddress;
+  uint32_t tmpITFlags = ITFlags;
+
+  /* Process Locked */
+  __HAL_LOCK(hi2c);
+
+  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
+    (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
+  {
+    /* Clear NACK Flag */
+    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
+
+    /* Set corresponding Error Code */
+    /* No need to generate STOP, it is automatically done */
+    /* Error callback will be send during stop flag treatment */
+    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
+
+    /* Flush TX register */
+    I2C_Flush_TXDR(hi2c);
+  }
+  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
+           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
+  {
+    /* Remove RXNE flag on temporary variable as read done */
+    tmpITFlags &= ~I2C_FLAG_RXNE;
+
+    /* Read data from RXDR */
+    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
+
+    /* Increment Buffer pointer */
+    hi2c->pBuffPtr++;
+
+    hi2c->XferSize--;
+    hi2c->XferCount--;
+  }
+  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
+           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
+  {
+    /* Write data to TXDR */
+    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
+
+    /* Increment Buffer pointer */
+    hi2c->pBuffPtr++;
+
+    hi2c->XferSize--;
+    hi2c->XferCount--;
+  }
+  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
+           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
+  {
+    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
+    {
+      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
+
+      if (hi2c->XferCount > MAX_NBYTE_SIZE)
+      {
+        hi2c->XferSize = MAX_NBYTE_SIZE;
+        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
+      }
+      else
+      {
+        hi2c->XferSize = hi2c->XferCount;
+        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
+        {
+          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
+                                hi2c->XferOptions, I2C_NO_STARTSTOP);
+        }
+        else
+        {
+          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
+                                I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
+        }
+      }
+    }
+    else
+    {
+      /* Call TxCpltCallback() if no stop mode is set */
+      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
+      {
+        /* Call I2C Master Sequential complete process */
+        I2C_ITMasterSeqCplt(hi2c);
+      }
+      else
+      {
+        /* Wrong size Status regarding TCR flag event */
+        /* Call the corresponding callback to inform upper layer of End of Transfer */
+        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
+      }
+    }
+  }
+  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
+           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
+  {
+    if (hi2c->XferCount == 0U)
+    {
+      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
+      {
+        /* Generate a stop condition in case of no transfer option */
+        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
+        {
+          /* Generate Stop */
+          hi2c->Instance->CR2 |= I2C_CR2_STOP;
+        }
+        else
+        {
+          /* Call I2C Master Sequential complete process */
+          I2C_ITMasterSeqCplt(hi2c);
+        }
+      }
+    }
+    else
+    {
+      /* Wrong size Status regarding TC flag event */
+      /* Call the corresponding callback to inform upper layer of End of Transfer */
+      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
+    }
+  }
+  else
+  {
+    /* Nothing to do */
+  }
+
+  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
+    (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
+  {
+    /* Call I2C Master complete process */
+    I2C_ITMasterCplt(hi2c, tmpITFlags);
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hi2c);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Interrupt Sub-Routine which handle the Interrupt Flags Slave Mode with Interrupt.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  ITFlags Interrupt flags to handle.
+  * @param  ITSources Interrupt sources enabled.
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
+                                             uint32_t ITSources)
+{
+  uint32_t tmpoptions = hi2c->XferOptions;
+  uint32_t tmpITFlags = ITFlags;
+
+  /* Process locked */
+  __HAL_LOCK(hi2c);
+
+  /* Check if STOPF is set */
+  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
+    (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
+  {
+    /* Call I2C Slave complete process */
+    I2C_ITSlaveCplt(hi2c, tmpITFlags);
+  }
+
+  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
+    (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
+  {
+    /* Check that I2C transfer finished */
+    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
+    /* Mean XferCount == 0*/
+    /* So clear Flag NACKF only */
+    if (hi2c->XferCount == 0U)
+    {
+      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
+        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
+           Warning[Pa134]: left and right operands are identical */
+      {
+        /* Call I2C Listen complete process */
+        I2C_ITListenCplt(hi2c, tmpITFlags);
+      }
+      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
+      {
+        /* Clear NACK Flag */
+        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
+
+        /* Flush TX register */
+        I2C_Flush_TXDR(hi2c);
+
+        /* Last Byte is Transmitted */
+        /* Call I2C Slave Sequential complete process */
+        I2C_ITSlaveSeqCplt(hi2c);
+      }
+      else
+      {
+        /* Clear NACK Flag */
+        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
+      }
+    }
+    else
+    {
+      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
+      /* Clear NACK Flag */
+      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
+
+      /* Set ErrorCode corresponding to a Non-Acknowledge */
+      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
+
+      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
+      {
+        /* Call the corresponding callback to inform upper layer of End of Transfer */
+        I2C_ITError(hi2c, hi2c->ErrorCode);
+      }
+    }
+  }
+  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
+           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
+  {
+    if (hi2c->XferCount > 0U)
+    {
+      /* Read data from RXDR */
+      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
+
+      /* Increment Buffer pointer */
+      hi2c->pBuffPtr++;
+
+      hi2c->XferSize--;
+      hi2c->XferCount--;
+    }
+
+    if ((hi2c->XferCount == 0U) && \
+        (tmpoptions != I2C_NO_OPTION_FRAME))
+    {
+      /* Call I2C Slave Sequential complete process */
+      I2C_ITSlaveSeqCplt(hi2c);
+    }
+  }
+  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
+           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
+  {
+    I2C_ITAddrCplt(hi2c, tmpITFlags);
+  }
+  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
+           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
+  {
+    /* Write data to TXDR only if XferCount not reach "0" */
+    /* A TXIS flag can be set, during STOP treatment      */
+    /* Check if all Data have already been sent */
+    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
+    if (hi2c->XferCount > 0U)
+    {
+      /* Write data to TXDR */
+      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
+
+      /* Increment Buffer pointer */
+      hi2c->pBuffPtr++;
+
+      hi2c->XferCount--;
+      hi2c->XferSize--;
+    }
+    else
+    {
+      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
+      {
+        /* Last Byte is Transmitted */
+        /* Call I2C Slave Sequential complete process */
+        I2C_ITSlaveSeqCplt(hi2c);
+      }
+    }
+  }
+  else
+  {
+    /* Nothing to do */
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hi2c);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Interrupt Sub-Routine which handle the Interrupt Flags Master Mode with DMA.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  ITFlags Interrupt flags to handle.
+  * @param  ITSources Interrupt sources enabled.
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
+                                               uint32_t ITSources)
+{
+  uint16_t devaddress;
+  uint32_t xfermode;
+
+  /* Process Locked */
+  __HAL_LOCK(hi2c);
+
+  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
+    (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
+  {
+    /* Clear NACK Flag */
+    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
+
+    /* Set corresponding Error Code */
+    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
+
+    /* No need to generate STOP, it is automatically done */
+    /* But enable STOP interrupt, to treat it */
+    /* Error callback will be send during stop flag treatment */
+    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
+
+    /* Flush TX register */
+    I2C_Flush_TXDR(hi2c);
+  }
+  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
+    (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
+  {
+    /* Disable TC interrupt */
+    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
+
+    if (hi2c->XferCount != 0U)
+    {
+      /* Recover Slave address */
+      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
+
+      /* Prepare the new XferSize to transfer */
+      if (hi2c->XferCount > MAX_NBYTE_SIZE)
+      {
+        hi2c->XferSize = MAX_NBYTE_SIZE;
+        xfermode = I2C_RELOAD_MODE;
+      }
+      else
+      {
+        hi2c->XferSize = hi2c->XferCount;
+        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
+        {
+          xfermode = hi2c->XferOptions;
+        }
+        else
+        {
+          xfermode = I2C_AUTOEND_MODE;
+        }
+      }
+
+      /* Set the new XferSize in Nbytes register */
+      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
+
+      /* Update XferCount value */
+      hi2c->XferCount -= hi2c->XferSize;
+
+      /* Enable DMA Request */
+      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
+      {
+        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
+      }
+      else
+      {
+        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
+      }
+    }
+    else
+    {
+      /* Call TxCpltCallback() if no stop mode is set */
+      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
+      {
+        /* Call I2C Master Sequential complete process */
+        I2C_ITMasterSeqCplt(hi2c);
+      }
+      else
+      {
+        /* Wrong size Status regarding TCR flag event */
+        /* Call the corresponding callback to inform upper layer of End of Transfer */
+        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
+      }
+    }
+  }
+  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
+    (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
+  {
+    if (hi2c->XferCount == 0U)
+    {
+      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
+      {
+        /* Generate a stop condition in case of no transfer option */
+        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
+        {
+          /* Generate Stop */
+          hi2c->Instance->CR2 |= I2C_CR2_STOP;
+        }
+        else
+        {
+          /* Call I2C Master Sequential complete process */
+          I2C_ITMasterSeqCplt(hi2c);
+        }
+      }
+    }
+    else
+    {
+      /* Wrong size Status regarding TC flag event */
+      /* Call the corresponding callback to inform upper layer of End of Transfer */
+      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
+    }
+  }
+  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
+           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
+  {
+    /* Call I2C Master complete process */
+    I2C_ITMasterCplt(hi2c, ITFlags);
+  }
+  else
+  {
+    /* Nothing to do */
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hi2c);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Interrupt Sub-Routine which handle the Interrupt Flags Slave Mode with DMA.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  ITFlags Interrupt flags to handle.
+  * @param  ITSources Interrupt sources enabled.
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
+                                              uint32_t ITSources)
+{
+  uint32_t tmpoptions = hi2c->XferOptions;
+  uint32_t treatdmanack = 0U;
+  HAL_I2C_StateTypeDef tmpstate;
+
+  /* Process locked */
+  __HAL_LOCK(hi2c);
+
+  /* Check if STOPF is set */
+  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
+    (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
+  {
+    /* Call I2C Slave complete process */
+    I2C_ITSlaveCplt(hi2c, ITFlags);
+  }
+
+  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
+    (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
+  {
+    /* Check that I2C transfer finished */
+    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
+    /* Mean XferCount == 0 */
+    /* So clear Flag NACKF only */
+    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
+        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
+    {
+      /* Split check of hdmarx, for MISRA compliance */
+      if (hi2c->hdmarx != NULL)
+      {
+        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
+        {
+          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
+          {
+            treatdmanack = 1U;
+          }
+        }
+      }
+
+      /* Split check of hdmatx, for MISRA compliance  */
+      if (hi2c->hdmatx != NULL)
+      {
+        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
+        {
+          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
+          {
+            treatdmanack = 1U;
+          }
+        }
+      }
+
+      if (treatdmanack == 1U)
+      {
+        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
+          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
+             Warning[Pa134]: left and right operands are identical */
+        {
+          /* Call I2C Listen complete process */
+          I2C_ITListenCplt(hi2c, ITFlags);
+        }
+        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
+        {
+          /* Clear NACK Flag */
+          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
+
+          /* Flush TX register */
+          I2C_Flush_TXDR(hi2c);
+
+          /* Last Byte is Transmitted */
+          /* Call I2C Slave Sequential complete process */
+          I2C_ITSlaveSeqCplt(hi2c);
+        }
+        else
+        {
+          /* Clear NACK Flag */
+          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
+        }
+      }
+      else
+      {
+        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
+        /* Clear NACK Flag */
+        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
+
+        /* Set ErrorCode corresponding to a Non-Acknowledge */
+        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
+
+        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
+        tmpstate = hi2c->State;
+
+        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
+        {
+          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
+          {
+            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
+          }
+          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
+          {
+            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
+          }
+          else
+          {
+            /* Do nothing */
+          }
+
+          /* Call the corresponding callback to inform upper layer of End of Transfer */
+          I2C_ITError(hi2c, hi2c->ErrorCode);
+        }
+      }
+    }
+    else
+    {
+      /* Only Clear NACK Flag, no DMA treatment is pending */
+      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
+    }
+  }
+  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
+    (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
+  {
+    I2C_ITAddrCplt(hi2c, ITFlags);
+  }
+  else
+  {
+    /* Nothing to do */
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hi2c);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Master sends target device address followed by internal memory address for write request.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @param  MemAddress Internal memory address
+  * @param  MemAddSize Size of internal memory address
+  * @param  Timeout Timeout duration
+  * @param  Tickstart Tick start value
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
+                                                   uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
+                                                   uint32_t Tickstart)
+{
+  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
+
+  /* Wait until TXIS flag is set */
+  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
+  {
+    return HAL_ERROR;
+  }
+
+  /* If Memory address size is 8Bit */
+  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
+  {
+    /* Send Memory Address */
+    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
+  }
+  /* If Memory address size is 16Bit */
+  else
+  {
+    /* Send MSB of Memory Address */
+    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
+
+    /* Wait until TXIS flag is set */
+    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
+    {
+      return HAL_ERROR;
+    }
+
+    /* Send LSB of Memory Address */
+    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
+  }
+
+  /* Wait until TCR flag is set */
+  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
+  {
+    return HAL_ERROR;
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Master sends target device address followed by internal memory address for read request.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @param  MemAddress Internal memory address
+  * @param  MemAddSize Size of internal memory address
+  * @param  Timeout Timeout duration
+  * @param  Tickstart Tick start value
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
+                                                  uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
+                                                  uint32_t Tickstart)
+{
+  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
+
+  /* Wait until TXIS flag is set */
+  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
+  {
+    return HAL_ERROR;
+  }
+
+  /* If Memory address size is 8Bit */
+  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
+  {
+    /* Send Memory Address */
+    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
+  }
+  /* If Memory address size is 16Bit */
+  else
+  {
+    /* Send MSB of Memory Address */
+    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
+
+    /* Wait until TXIS flag is set */
+    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
+    {
+      return HAL_ERROR;
+    }
+
+    /* Send LSB of Memory Address */
+    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
+  }
+
+  /* Wait until TC flag is set */
+  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
+  {
+    return HAL_ERROR;
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  I2C Address complete process callback.
+  * @param  hi2c I2C handle.
+  * @param  ITFlags Interrupt flags to handle.
+  * @retval None
+  */
+static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
+{
+  uint8_t transferdirection;
+  uint16_t slaveaddrcode;
+  uint16_t ownadd1code;
+  uint16_t ownadd2code;
+
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(ITFlags);
+
+  /* In case of Listen state, need to inform upper layer of address match code event */
+  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
+  {
+    transferdirection = I2C_GET_DIR(hi2c);
+    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
+    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
+    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
+
+    /* If 10bits addressing mode is selected */
+    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
+    {
+      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
+      {
+        slaveaddrcode = ownadd1code;
+        hi2c->AddrEventCount++;
+        if (hi2c->AddrEventCount == 2U)
+        {
+          /* Reset Address Event counter */
+          hi2c->AddrEventCount = 0U;
+
+          /* Clear ADDR flag */
+          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
+
+          /* Process Unlocked */
+          __HAL_UNLOCK(hi2c);
+
+          /* Call Slave Addr callback */
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
+#else
+          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+        }
+      }
+      else
+      {
+        slaveaddrcode = ownadd2code;
+
+        /* Disable ADDR Interrupts */
+        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hi2c);
+
+        /* Call Slave Addr callback */
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
+#else
+        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+      }
+    }
+    /* else 7 bits addressing mode is selected */
+    else
+    {
+      /* Disable ADDR Interrupts */
+      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      /* Call Slave Addr callback */
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+      hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
+#else
+      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+    }
+  }
+  /* Else clear address flag only */
+  else
+  {
+    /* Clear ADDR flag */
+    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+  }
+}
+
+/**
+  * @brief  I2C Master sequential complete process.
+  * @param  hi2c I2C handle.
+  * @retval None
+  */
+static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
+{
+  /* Reset I2C handle mode */
+  hi2c->Mode = HAL_I2C_MODE_NONE;
+
+  /* No Generate Stop, to permit restart mode */
+  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
+  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
+  {
+    hi2c->State         = HAL_I2C_STATE_READY;
+    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
+    hi2c->XferISR       = NULL;
+
+    /* Disable Interrupts */
+    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    /* Call the corresponding callback to inform upper layer of End of Transfer */
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+    hi2c->MasterTxCpltCallback(hi2c);
+#else
+    HAL_I2C_MasterTxCpltCallback(hi2c);
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+  }
+  /* hi2c->State == HAL_I2C_STATE_BUSY_RX */
+  else
+  {
+    hi2c->State         = HAL_I2C_STATE_READY;
+    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
+    hi2c->XferISR       = NULL;
+
+    /* Disable Interrupts */
+    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    /* Call the corresponding callback to inform upper layer of End of Transfer */
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+    hi2c->MasterRxCpltCallback(hi2c);
+#else
+    HAL_I2C_MasterRxCpltCallback(hi2c);
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+  }
+}
+
+/**
+  * @brief  I2C Slave sequential complete process.
+  * @param  hi2c I2C handle.
+  * @retval None
+  */
+static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
+{
+  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
+
+  /* Reset I2C handle mode */
+  hi2c->Mode = HAL_I2C_MODE_NONE;
+
+  /* If a DMA is ongoing, Update handle size context */
+  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
+  {
+    /* Disable DMA Request */
+    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
+  }
+  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
+  {
+    /* Disable DMA Request */
+    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
+  }
+  else
+  {
+    /* Do nothing */
+  }
+
+  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
+  {
+    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
+    hi2c->State         = HAL_I2C_STATE_LISTEN;
+    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
+
+    /* Disable Interrupts */
+    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    /* Call the corresponding callback to inform upper layer of End of Transfer */
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+    hi2c->SlaveTxCpltCallback(hi2c);
+#else
+    HAL_I2C_SlaveTxCpltCallback(hi2c);
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+  }
+
+  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
+  {
+    /* Remove HAL_I2C_STATE_SLAVE_BUSY_RX, keep only HAL_I2C_STATE_LISTEN */
+    hi2c->State         = HAL_I2C_STATE_LISTEN;
+    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
+
+    /* Disable Interrupts */
+    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    /* Call the corresponding callback to inform upper layer of End of Transfer */
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+    hi2c->SlaveRxCpltCallback(hi2c);
+#else
+    HAL_I2C_SlaveRxCpltCallback(hi2c);
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+  }
+  else
+  {
+    /* Nothing to do */
+  }
+}
+
+/**
+  * @brief  I2C Master complete process.
+  * @param  hi2c I2C handle.
+  * @param  ITFlags Interrupt flags to handle.
+  * @retval None
+  */
+static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
+{
+  uint32_t tmperror;
+  uint32_t tmpITFlags = ITFlags;
+  __IO uint32_t tmpreg;
+
+  /* Clear STOP Flag */
+  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
+
+  /* Disable Interrupts and Store Previous state */
+  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
+  {
+    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
+    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
+  }
+  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
+  {
+    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
+    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
+  }
+  else
+  {
+    /* Do nothing */
+  }
+
+  /* Clear Configuration Register 2 */
+  I2C_RESET_CR2(hi2c);
+
+  /* Reset handle parameters */
+  hi2c->XferISR       = NULL;
+  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
+
+  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
+  {
+    /* Clear NACK Flag */
+    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
+
+    /* Set acknowledge error code */
+    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
+  }
+
+  /* Fetch Last receive data if any */
+  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
+  {
+    /* Read data from RXDR */
+    tmpreg = (uint8_t)hi2c->Instance->RXDR;
+    UNUSED(tmpreg);
+  }
+
+  /* Flush TX register */
+  I2C_Flush_TXDR(hi2c);
+
+  /* Store current volatile hi2c->ErrorCode, misra rule */
+  tmperror = hi2c->ErrorCode;
+
+  /* Call the corresponding callback to inform upper layer of End of Transfer */
+  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
+  {
+    /* Call the corresponding callback to inform upper layer of End of Transfer */
+    I2C_ITError(hi2c, hi2c->ErrorCode);
+  }
+  /* hi2c->State == HAL_I2C_STATE_BUSY_TX */
+  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
+  {
+    hi2c->State = HAL_I2C_STATE_READY;
+    hi2c->PreviousState = I2C_STATE_NONE;
+
+    if (hi2c->Mode == HAL_I2C_MODE_MEM)
+    {
+      hi2c->Mode = HAL_I2C_MODE_NONE;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      /* Call the corresponding callback to inform upper layer of End of Transfer */
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+      hi2c->MemTxCpltCallback(hi2c);
+#else
+      HAL_I2C_MemTxCpltCallback(hi2c);
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+    }
+    else
+    {
+      hi2c->Mode = HAL_I2C_MODE_NONE;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      /* Call the corresponding callback to inform upper layer of End of Transfer */
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+      hi2c->MasterTxCpltCallback(hi2c);
+#else
+      HAL_I2C_MasterTxCpltCallback(hi2c);
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+    }
+  }
+  /* hi2c->State == HAL_I2C_STATE_BUSY_RX */
+  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
+  {
+    hi2c->State = HAL_I2C_STATE_READY;
+    hi2c->PreviousState = I2C_STATE_NONE;
+
+    if (hi2c->Mode == HAL_I2C_MODE_MEM)
+    {
+      hi2c->Mode = HAL_I2C_MODE_NONE;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      /* Call the corresponding callback to inform upper layer of End of Transfer */
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+      hi2c->MemRxCpltCallback(hi2c);
+#else
+      HAL_I2C_MemRxCpltCallback(hi2c);
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+    }
+    else
+    {
+      hi2c->Mode = HAL_I2C_MODE_NONE;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      /* Call the corresponding callback to inform upper layer of End of Transfer */
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+      hi2c->MasterRxCpltCallback(hi2c);
+#else
+      HAL_I2C_MasterRxCpltCallback(hi2c);
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+    }
+  }
+  else
+  {
+    /* Nothing to do */
+  }
+}
+
+/**
+  * @brief  I2C Slave complete process.
+  * @param  hi2c I2C handle.
+  * @param  ITFlags Interrupt flags to handle.
+  * @retval None
+  */
+static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
+{
+  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
+  uint32_t tmpITFlags = ITFlags;
+  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
+
+  /* Clear STOP Flag */
+  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
+
+  /* Disable Interrupts and Store Previous state */
+  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
+  {
+    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
+    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
+  }
+  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
+  {
+    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
+    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
+  }
+  else
+  {
+    /* Do nothing */
+  }
+
+  /* Disable Address Acknowledge */
+  hi2c->Instance->CR2 |= I2C_CR2_NACK;
+
+  /* Clear Configuration Register 2 */
+  I2C_RESET_CR2(hi2c);
+
+  /* Flush TX register */
+  I2C_Flush_TXDR(hi2c);
+
+  /* If a DMA is ongoing, Update handle size context */
+  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
+  {
+    /* Disable DMA Request */
+    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
+
+    if (hi2c->hdmatx != NULL)
+    {
+      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
+    }
+  }
+  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
+  {
+    /* Disable DMA Request */
+    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
+
+    if (hi2c->hdmarx != NULL)
+    {
+      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
+    }
+  }
+  else
+  {
+    /* Do nothing */
+  }
+
+  /* Store Last receive data if any */
+  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
+  {
+    /* Remove RXNE flag on temporary variable as read done */
+    tmpITFlags &= ~I2C_FLAG_RXNE;
+
+    /* Read data from RXDR */
+    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
+
+    /* Increment Buffer pointer */
+    hi2c->pBuffPtr++;
+
+    if ((hi2c->XferSize > 0U))
+    {
+      hi2c->XferSize--;
+      hi2c->XferCount--;
+    }
+  }
+
+  /* All data are not transferred, so set error code accordingly */
+  if (hi2c->XferCount != 0U)
+  {
+    /* Set ErrorCode corresponding to a Non-Acknowledge */
+    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
+  }
+
+  hi2c->Mode = HAL_I2C_MODE_NONE;
+  hi2c->XferISR = NULL;
+
+  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
+  {
+    /* Call the corresponding callback to inform upper layer of End of Transfer */
+    I2C_ITError(hi2c, hi2c->ErrorCode);
+
+    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
+    if (hi2c->State == HAL_I2C_STATE_LISTEN)
+    {
+      /* Call I2C Listen complete process */
+      I2C_ITListenCplt(hi2c, tmpITFlags);
+    }
+  }
+  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
+  {
+    /* Call the Sequential Complete callback, to inform upper layer of the end of Transfer */
+    I2C_ITSlaveSeqCplt(hi2c);
+
+    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
+    hi2c->State = HAL_I2C_STATE_READY;
+    hi2c->PreviousState = I2C_STATE_NONE;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+    hi2c->ListenCpltCallback(hi2c);
+#else
+    HAL_I2C_ListenCpltCallback(hi2c);
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+  }
+  /* Call the corresponding callback to inform upper layer of End of Transfer */
+  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
+  {
+    hi2c->State = HAL_I2C_STATE_READY;
+    hi2c->PreviousState = I2C_STATE_NONE;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    /* Call the corresponding callback to inform upper layer of End of Transfer */
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+    hi2c->SlaveRxCpltCallback(hi2c);
+#else
+    HAL_I2C_SlaveRxCpltCallback(hi2c);
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+  }
+  else
+  {
+    hi2c->State = HAL_I2C_STATE_READY;
+    hi2c->PreviousState = I2C_STATE_NONE;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    /* Call the corresponding callback to inform upper layer of End of Transfer */
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+    hi2c->SlaveTxCpltCallback(hi2c);
+#else
+    HAL_I2C_SlaveTxCpltCallback(hi2c);
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+  }
+}
+
+/**
+  * @brief  I2C Listen complete process.
+  * @param  hi2c I2C handle.
+  * @param  ITFlags Interrupt flags to handle.
+  * @retval None
+  */
+static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
+{
+  /* Reset handle parameters */
+  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
+  hi2c->PreviousState = I2C_STATE_NONE;
+  hi2c->State = HAL_I2C_STATE_READY;
+  hi2c->Mode = HAL_I2C_MODE_NONE;
+  hi2c->XferISR = NULL;
+
+  /* Store Last receive data if any */
+  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
+  {
+    /* Read data from RXDR */
+    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
+
+    /* Increment Buffer pointer */
+    hi2c->pBuffPtr++;
+
+    if ((hi2c->XferSize > 0U))
+    {
+      hi2c->XferSize--;
+      hi2c->XferCount--;
+
+      /* Set ErrorCode corresponding to a Non-Acknowledge */
+      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
+    }
+  }
+
+  /* Disable all Interrupts*/
+  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
+
+  /* Clear NACK Flag */
+  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hi2c);
+
+  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+  hi2c->ListenCpltCallback(hi2c);
+#else
+  HAL_I2C_ListenCpltCallback(hi2c);
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  I2C interrupts error process.
+  * @param  hi2c I2C handle.
+  * @param  ErrorCode Error code to handle.
+  * @retval None
+  */
+static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
+{
+  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
+  uint32_t tmppreviousstate;
+
+  /* Reset handle parameters */
+  hi2c->Mode          = HAL_I2C_MODE_NONE;
+  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
+  hi2c->XferCount     = 0U;
+
+  /* Set new error code */
+  hi2c->ErrorCode |= ErrorCode;
+
+  /* Disable Interrupts */
+  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
+      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
+      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
+  {
+    /* Disable all interrupts, except interrupts related to LISTEN state */
+    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
+
+    /* keep HAL_I2C_STATE_LISTEN if set */
+    hi2c->State         = HAL_I2C_STATE_LISTEN;
+    hi2c->XferISR       = I2C_Slave_ISR_IT;
+  }
+  else
+  {
+    /* Disable all interrupts */
+    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
+
+    /* If state is an abort treatment on going, don't change state */
+    /* This change will be do later */
+    if (hi2c->State != HAL_I2C_STATE_ABORT)
+    {
+      /* Set HAL_I2C_STATE_READY */
+      hi2c->State         = HAL_I2C_STATE_READY;
+    }
+    hi2c->XferISR       = NULL;
+  }
+
+  /* Abort DMA TX transfer if any */
+  tmppreviousstate = hi2c->PreviousState;
+  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
+                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
+  {
+    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
+    {
+      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
+    }
+
+    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
+    {
+      /* Set the I2C DMA Abort callback :
+       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
+      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      /* Abort DMA TX */
+      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
+      {
+        /* Call Directly XferAbortCallback function in case of error */
+        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
+      }
+    }
+    else
+    {
+      I2C_TreatErrorCallback(hi2c);
+    }
+  }
+  /* Abort DMA RX transfer if any */
+  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
+                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
+  {
+    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
+    {
+      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
+    }
+
+    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
+    {
+      /* Set the I2C DMA Abort callback :
+        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
+      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      /* Abort DMA RX */
+      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
+      {
+        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
+        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
+      }
+    }
+    else
+    {
+      I2C_TreatErrorCallback(hi2c);
+    }
+  }
+  else
+  {
+    I2C_TreatErrorCallback(hi2c);
+  }
+}
+
+/**
+  * @brief  I2C Error callback treatment.
+  * @param  hi2c I2C handle.
+  * @retval None
+  */
+static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
+{
+  if (hi2c->State == HAL_I2C_STATE_ABORT)
+  {
+    hi2c->State = HAL_I2C_STATE_READY;
+    hi2c->PreviousState = I2C_STATE_NONE;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    /* Call the corresponding callback to inform upper layer of End of Transfer */
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+    hi2c->AbortCpltCallback(hi2c);
+#else
+    HAL_I2C_AbortCpltCallback(hi2c);
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+  }
+  else
+  {
+    hi2c->PreviousState = I2C_STATE_NONE;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    /* Call the corresponding callback to inform upper layer of End of Transfer */
+#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
+    hi2c->ErrorCallback(hi2c);
+#else
+    HAL_I2C_ErrorCallback(hi2c);
+#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
+  }
+}
+
+/**
+  * @brief  I2C Tx data register flush process.
+  * @param  hi2c I2C handle.
+  * @retval None
+  */
+static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
+{
+  /* If a pending TXIS flag is set */
+  /* Write a dummy data in TXDR to clear it */
+  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
+  {
+    hi2c->Instance->TXDR = 0x00U;
+  }
+
+  /* Flush TX register if not empty */
+  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
+  {
+    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
+  }
+}
+
+/**
+  * @brief  DMA I2C master transmit process complete callback.
+  * @param  hdma DMA handle
+  * @retval None
+  */
+static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
+{
+  /* Derogation MISRAC2012-Rule-11.5 */
+  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
+
+  /* Disable DMA Request */
+  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
+
+  /* If last transfer, enable STOP interrupt */
+  if (hi2c->XferCount == 0U)
+  {
+    /* Enable STOP interrupt */
+    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
+  }
+  /* else prepare a new DMA transfer and enable TCReload interrupt */
+  else
+  {
+    /* Update Buffer pointer */
+    hi2c->pBuffPtr += hi2c->XferSize;
+
+    /* Set the XferSize to transfer */
+    if (hi2c->XferCount > MAX_NBYTE_SIZE)
+    {
+      hi2c->XferSize = MAX_NBYTE_SIZE;
+    }
+    else
+    {
+      hi2c->XferSize = hi2c->XferCount;
+    }
+
+    /* Enable the DMA channel */
+    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
+                         hi2c->XferSize) != HAL_OK)
+    {
+      /* Call the corresponding callback to inform upper layer of End of Transfer */
+      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
+    }
+    else
+    {
+      /* Enable TC interrupts */
+      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
+    }
+  }
+}
+
+/**
+  * @brief  DMA I2C slave transmit process complete callback.
+  * @param  hdma DMA handle
+  * @retval None
+  */
+static void I2C_DMASlaveTransmitCplt(DMA_HandleTypeDef *hdma)
+{
+  /* Derogation MISRAC2012-Rule-11.5 */
+  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
+  uint32_t tmpoptions = hi2c->XferOptions;
+
+  if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
+  {
+    /* Disable DMA Request */
+    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
+
+    /* Last Byte is Transmitted */
+    /* Call I2C Slave Sequential complete process */
+    I2C_ITSlaveSeqCplt(hi2c);
+  }
+  else
+  {
+    /* No specific action, Master fully manage the generation of STOP condition */
+    /* Mean that this generation can arrive at any time, at the end or during DMA process */
+    /* So STOP condition should be manage through Interrupt treatment */
+  }
+}
+
+/**
+  * @brief DMA I2C master receive process complete callback.
+  * @param  hdma DMA handle
+  * @retval None
+  */
+static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
+{
+  /* Derogation MISRAC2012-Rule-11.5 */
+  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
+
+  /* Disable DMA Request */
+  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
+
+  /* If last transfer, enable STOP interrupt */
+  if (hi2c->XferCount == 0U)
+  {
+    /* Enable STOP interrupt */
+    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
+  }
+  /* else prepare a new DMA transfer and enable TCReload interrupt */
+  else
+  {
+    /* Update Buffer pointer */
+    hi2c->pBuffPtr += hi2c->XferSize;
+
+    /* Set the XferSize to transfer */
+    if (hi2c->XferCount > MAX_NBYTE_SIZE)
+    {
+      hi2c->XferSize = MAX_NBYTE_SIZE;
+    }
+    else
+    {
+      hi2c->XferSize = hi2c->XferCount;
+    }
+
+    /* Enable the DMA channel */
+    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
+                         hi2c->XferSize) != HAL_OK)
+    {
+      /* Call the corresponding callback to inform upper layer of End of Transfer */
+      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
+    }
+    else
+    {
+      /* Enable TC interrupts */
+      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
+    }
+  }
+}
+
+/**
+  * @brief  DMA I2C slave receive process complete callback.
+  * @param  hdma DMA handle
+  * @retval None
+  */
+static void I2C_DMASlaveReceiveCplt(DMA_HandleTypeDef *hdma)
+{
+  /* Derogation MISRAC2012-Rule-11.5 */
+  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
+  uint32_t tmpoptions = hi2c->XferOptions;
+
+  if ((__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U) && \
+      (tmpoptions != I2C_NO_OPTION_FRAME))
+  {
+    /* Disable DMA Request */
+    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
+
+    /* Call I2C Slave Sequential complete process */
+    I2C_ITSlaveSeqCplt(hi2c);
+  }
+  else
+  {
+    /* No specific action, Master fully manage the generation of STOP condition */
+    /* Mean that this generation can arrive at any time, at the end or during DMA process */
+    /* So STOP condition should be manage through Interrupt treatment */
+  }
+}
+
+/**
+  * @brief  DMA I2C communication error callback.
+  * @param hdma DMA handle
+  * @retval None
+  */
+static void I2C_DMAError(DMA_HandleTypeDef *hdma)
+{
+  /* Derogation MISRAC2012-Rule-11.5 */
+  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
+
+  /* Disable Acknowledge */
+  hi2c->Instance->CR2 |= I2C_CR2_NACK;
+
+  /* Call the corresponding callback to inform upper layer of End of Transfer */
+  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
+}
+
+/**
+  * @brief DMA I2C communication abort callback
+  *        (To be called at end of DMA Abort procedure).
+  * @param hdma DMA handle.
+  * @retval None
+  */
+static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
+{
+  /* Derogation MISRAC2012-Rule-11.5 */
+  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
+
+  /* Reset AbortCpltCallback */
+  if (hi2c->hdmatx != NULL)
+  {
+    hi2c->hdmatx->XferAbortCallback = NULL;
+  }
+  if (hi2c->hdmarx != NULL)
+  {
+    hi2c->hdmarx->XferAbortCallback = NULL;
+  }
+
+  I2C_TreatErrorCallback(hi2c);
+}
+
+/**
+  * @brief  This function handles I2C Communication Timeout.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  Flag Specifies the I2C flag to check.
+  * @param  Status The new Flag status (SET or RESET).
+  * @param  Timeout Timeout duration
+  * @param  Tickstart Tick start value
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
+                                                    uint32_t Timeout, uint32_t Tickstart)
+{
+  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
+  {
+    /* Check for the Timeout */
+    if (Timeout != HAL_MAX_DELAY)
+    {
+      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
+      {
+        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
+        hi2c->State = HAL_I2C_STATE_READY;
+        hi2c->Mode = HAL_I2C_MODE_NONE;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hi2c);
+        return HAL_ERROR;
+      }
+    }
+  }
+  return HAL_OK;
+}
+
+/**
+  * @brief  This function handles I2C Communication Timeout for specific usage of TXIS flag.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  Timeout Timeout duration
+  * @param  Tickstart Tick start value
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
+                                                           uint32_t Tickstart)
+{
+  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
+  {
+    /* Check if a NACK is detected */
+    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
+    {
+      return HAL_ERROR;
+    }
+
+    /* Check for the Timeout */
+    if (Timeout != HAL_MAX_DELAY)
+    {
+      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
+      {
+        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
+        hi2c->State = HAL_I2C_STATE_READY;
+        hi2c->Mode = HAL_I2C_MODE_NONE;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hi2c);
+
+        return HAL_ERROR;
+      }
+    }
+  }
+  return HAL_OK;
+}
+
+/**
+  * @brief  This function handles I2C Communication Timeout for specific usage of STOP flag.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  Timeout Timeout duration
+  * @param  Tickstart Tick start value
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
+                                                           uint32_t Tickstart)
+{
+  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
+  {
+    /* Check if a NACK is detected */
+    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
+    {
+      return HAL_ERROR;
+    }
+
+    /* Check for the Timeout */
+    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
+    {
+      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
+      hi2c->State = HAL_I2C_STATE_READY;
+      hi2c->Mode = HAL_I2C_MODE_NONE;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      return HAL_ERROR;
+    }
+  }
+  return HAL_OK;
+}
+
+/**
+  * @brief  This function handles I2C Communication Timeout for specific usage of RXNE flag.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  Timeout Timeout duration
+  * @param  Tickstart Tick start value
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
+                                                           uint32_t Tickstart)
+{
+  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
+  {
+    /* Check if a NACK is detected */
+    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
+    {
+      return HAL_ERROR;
+    }
+
+    /* Check if a STOPF is detected */
+    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
+    {
+      /* Check if an RXNE is pending */
+      /* Store Last receive data if any */
+      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
+      {
+        /* Return HAL_OK */
+        /* The Reading of data from RXDR will be done in caller function */
+        return HAL_OK;
+      }
+      else
+      {
+        /* Clear STOP Flag */
+        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
+
+        /* Clear Configuration Register 2 */
+        I2C_RESET_CR2(hi2c);
+
+        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
+        hi2c->State = HAL_I2C_STATE_READY;
+        hi2c->Mode = HAL_I2C_MODE_NONE;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hi2c);
+
+        return HAL_ERROR;
+      }
+    }
+
+    /* Check for the Timeout */
+    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
+    {
+      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
+      hi2c->State = HAL_I2C_STATE_READY;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hi2c);
+
+      return HAL_ERROR;
+    }
+  }
+  return HAL_OK;
+}
+
+/**
+  * @brief  This function handles Acknowledge failed detection during an I2C Communication.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  Timeout Timeout duration
+  * @param  Tickstart Tick start value
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
+{
+  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
+  {
+    /* In case of Soft End condition, generate the STOP condition */
+    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
+    {
+      /* Generate Stop */
+      hi2c->Instance->CR2 |= I2C_CR2_STOP;
+    }
+    /* Wait until STOP Flag is reset */
+    /* AutoEnd should be initiate after AF */
+    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
+    {
+      /* Check for the Timeout */
+      if (Timeout != HAL_MAX_DELAY)
+      {
+        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
+        {
+          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
+          hi2c->State = HAL_I2C_STATE_READY;
+          hi2c->Mode = HAL_I2C_MODE_NONE;
+
+          /* Process Unlocked */
+          __HAL_UNLOCK(hi2c);
+
+          return HAL_ERROR;
+        }
+      }
+    }
+
+    /* Clear NACKF Flag */
+    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
+
+    /* Clear STOP Flag */
+    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
+
+    /* Flush TX register */
+    I2C_Flush_TXDR(hi2c);
+
+    /* Clear Configuration Register 2 */
+    I2C_RESET_CR2(hi2c);
+
+    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
+    hi2c->State = HAL_I2C_STATE_READY;
+    hi2c->Mode = HAL_I2C_MODE_NONE;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    return HAL_ERROR;
+  }
+  return HAL_OK;
+}
+
+/**
+  * @brief  Handles I2Cx communication when starting transfer or during transfer (TC or TCR flag are set).
+  * @param  hi2c I2C handle.
+  * @param  DevAddress Specifies the slave address to be programmed.
+  * @param  Size Specifies the number of bytes to be programmed.
+  *   This parameter must be a value between 0 and 255.
+  * @param  Mode New state of the I2C START condition generation.
+  *   This parameter can be one of the following values:
+  *     @arg @ref I2C_RELOAD_MODE Enable Reload mode .
+  *     @arg @ref I2C_AUTOEND_MODE Enable Automatic end mode.
+  *     @arg @ref I2C_SOFTEND_MODE Enable Software end mode.
+  * @param  Request New state of the I2C START condition generation.
+  *   This parameter can be one of the following values:
+  *     @arg @ref I2C_NO_STARTSTOP Don't Generate stop and start condition.
+  *     @arg @ref I2C_GENERATE_STOP Generate stop condition (Size should be set to 0).
+  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
+  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
+  * @retval None
+  */
+static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
+                               uint32_t Request)
+{
+  /* Check the parameters */
+  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
+  assert_param(IS_TRANSFER_MODE(Mode));
+  assert_param(IS_TRANSFER_REQUEST(Request));
+
+  /* update CR2 register */
+  MODIFY_REG(hi2c->Instance->CR2,
+             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
+               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
+                 I2C_CR2_START | I2C_CR2_STOP)), \
+             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
+                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
+                        (uint32_t)Mode | (uint32_t)Request));
+}
+
+/**
+  * @brief  Manage the enabling of Interrupts.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
+  * @retval None
+  */
+static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
+{
+  uint32_t tmpisr = 0U;
+
+  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
+      (hi2c->XferISR == I2C_Slave_ISR_DMA))
+  {
+    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
+    {
+      /* Enable ERR, STOP, NACK and ADDR interrupts */
+      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
+    }
+
+    if (InterruptRequest == I2C_XFER_ERROR_IT)
+    {
+      /* Enable ERR and NACK interrupts */
+      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
+    }
+
+    if (InterruptRequest == I2C_XFER_CPLT_IT)
+    {
+      /* Enable STOP interrupts */
+      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
+    }
+
+    if (InterruptRequest == I2C_XFER_RELOAD_IT)
+    {
+      /* Enable TC interrupts */
+      tmpisr |= I2C_IT_TCI;
+    }
+  }
+  else
+  {
+    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
+    {
+      /* Enable ERR, STOP, NACK, and ADDR interrupts */
+      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
+    }
+
+    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
+    {
+      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
+      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
+    }
+
+    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
+    {
+      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
+      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
+    }
+
+    if (InterruptRequest == I2C_XFER_CPLT_IT)
+    {
+      /* Enable STOP interrupts */
+      tmpisr |= I2C_IT_STOPI;
+    }
+  }
+
+  /* Enable interrupts only at the end */
+  /* to avoid the risk of I2C interrupt handle execution before */
+  /* all interrupts requested done */
+  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
+}
+
+/**
+  * @brief  Manage the disabling of Interrupts.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2C.
+  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
+  * @retval None
+  */
+static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
+{
+  uint32_t tmpisr = 0U;
+
+  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
+  {
+    /* Disable TC and TXI interrupts */
+    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
+
+    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
+    {
+      /* Disable NACK and STOP interrupts */
+      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
+    }
+  }
+
+  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
+  {
+    /* Disable TC and RXI interrupts */
+    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
+
+    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
+    {
+      /* Disable NACK and STOP interrupts */
+      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
+    }
+  }
+
+  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
+  {
+    /* Disable ADDR, NACK and STOP interrupts */
+    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
+  }
+
+  if (InterruptRequest == I2C_XFER_ERROR_IT)
+  {
+    /* Enable ERR and NACK interrupts */
+    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
+  }
+
+  if (InterruptRequest == I2C_XFER_CPLT_IT)
+  {
+    /* Enable STOP interrupts */
+    tmpisr |= I2C_IT_STOPI;
+  }
+
+  if (InterruptRequest == I2C_XFER_RELOAD_IT)
+  {
+    /* Enable TC interrupts */
+    tmpisr |= I2C_IT_TCI;
+  }
+
+  /* Disable interrupts only at the end */
+  /* to avoid a breaking situation like at "t" time */
+  /* all disable interrupts request are not done */
+  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
+}
+
+/**
+  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
+  * @param  hi2c I2C handle.
+  * @retval None
+  */
+static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
+{
+  /* if user set XferOptions to I2C_OTHER_FRAME            */
+  /* it request implicitly to generate a restart condition */
+  /* set XferOptions to I2C_FIRST_FRAME                    */
+  if (hi2c->XferOptions == I2C_OTHER_FRAME)
+  {
+    hi2c->XferOptions = I2C_FIRST_FRAME;
+  }
+  /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */
+  /* it request implicitly to generate a restart condition    */
+  /* then generate a stop condition at the end of transfer    */
+  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
+  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
+  {
+    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
+  }
+  else
+  {
+    /* Nothing to do */
+  }
+}
+
+/**
+  * @}
+  */
+
+#endif /* HAL_I2C_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c_ex.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c_ex.c
new file mode 100644
index 0000000..f7c0bdb
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c_ex.c
@@ -0,0 +1,366 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_i2c_ex.c
+  * @author  MCD Application Team
+  * @brief   I2C Extended HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of I2C Extended peripheral:
+  *           + Extended features functions
+  *
+  @verbatim
+  ==============================================================================
+               ##### I2C peripheral Extended features  #####
+  ==============================================================================
+
+  [..] Comparing to other previous devices, the I2C interface for STM32G0xx
+       devices contains the following additional features
+
+       (+) Possibility to disable or enable Analog Noise Filter
+       (+) Use of a configured Digital Noise Filter
+       (+) Disable or enable wakeup from Stop mode(s)
+       (+) Disable or enable Fast Mode Plus
+
+                     ##### How to use this driver #####
+  ==============================================================================
+  [..] This driver provides functions to configure Noise Filter and Wake Up Feature
+    (#) Configure I2C Analog noise filter using the function HAL_I2CEx_ConfigAnalogFilter()
+    (#) Configure I2C Digital noise filter using the function HAL_I2CEx_ConfigDigitalFilter()
+    (#) Configure the enable or disable of I2C Wake Up Mode using the functions :
+          (++) HAL_I2CEx_EnableWakeUp()
+          (++) HAL_I2CEx_DisableWakeUp()
+    (#) Configure the enable or disable of fast mode plus driving capability using the functions :
+          (++) HAL_I2CEx_EnableFastModePlus()
+          (++) HAL_I2CEx_DisableFastModePlus()
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup I2CEx I2CEx
+  * @brief I2C Extended HAL module driver
+  * @{
+  */
+
+#ifdef HAL_I2C_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Private functions ---------------------------------------------------------*/
+
+/** @defgroup I2CEx_Exported_Functions I2C Extended Exported Functions
+  * @{
+  */
+
+/** @defgroup I2CEx_Exported_Functions_Group1 Filter Mode Functions
+  * @brief    Filter Mode Functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### Filter Mode Functions #####
+ ===============================================================================
+    [..] This section provides functions allowing to:
+      (+) Configure Noise Filters
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Configure I2C Analog noise filter.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2Cx peripheral.
+  * @param  AnalogFilter New state of the Analog filter.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
+{
+  /* Check the parameters */
+  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
+  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    hi2c->State = HAL_I2C_STATE_BUSY;
+
+    /* Disable the selected I2C peripheral */
+    __HAL_I2C_DISABLE(hi2c);
+
+    /* Reset I2Cx ANOFF bit */
+    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
+
+    /* Set analog filter bit*/
+    hi2c->Instance->CR1 |= AnalogFilter;
+
+    __HAL_I2C_ENABLE(hi2c);
+
+    hi2c->State = HAL_I2C_STATE_READY;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Configure I2C Digital noise filter.
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2Cx peripheral.
+  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
+{
+  uint32_t tmpreg;
+
+  /* Check the parameters */
+  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
+  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    hi2c->State = HAL_I2C_STATE_BUSY;
+
+    /* Disable the selected I2C peripheral */
+    __HAL_I2C_DISABLE(hi2c);
+
+    /* Get the old register value */
+    tmpreg = hi2c->Instance->CR1;
+
+    /* Reset I2Cx DNF bits [11:8] */
+    tmpreg &= ~(I2C_CR1_DNF);
+
+    /* Set I2Cx DNF coefficient */
+    tmpreg |= DigitalFilter << 8U;
+
+    /* Store the new register value */
+    hi2c->Instance->CR1 = tmpreg;
+
+    __HAL_I2C_ENABLE(hi2c);
+
+    hi2c->State = HAL_I2C_STATE_READY;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+/**
+  * @}
+  */
+
+/** @defgroup I2CEx_Exported_Functions_Group2 WakeUp Mode Functions
+  * @brief    WakeUp Mode Functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### WakeUp Mode Functions #####
+ ===============================================================================
+    [..] This section provides functions allowing to:
+      (+) Configure Wake Up Feature
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Enable I2C wakeup from Stop mode(s).
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2Cx peripheral.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2CEx_EnableWakeUp(I2C_HandleTypeDef *hi2c)
+{
+  /* Check the parameters */
+  assert_param(IS_I2C_WAKEUP_FROMSTOP_INSTANCE(hi2c->Instance));
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    hi2c->State = HAL_I2C_STATE_BUSY;
+
+    /* Disable the selected I2C peripheral */
+    __HAL_I2C_DISABLE(hi2c);
+
+    /* Enable wakeup from stop mode */
+    hi2c->Instance->CR1 |= I2C_CR1_WUPEN;
+
+    __HAL_I2C_ENABLE(hi2c);
+
+    hi2c->State = HAL_I2C_STATE_READY;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Disable I2C wakeup from Stop mode(s).
+  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2Cx peripheral.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2CEx_DisableWakeUp(I2C_HandleTypeDef *hi2c)
+{
+  /* Check the parameters */
+  assert_param(IS_I2C_WAKEUP_FROMSTOP_INSTANCE(hi2c->Instance));
+
+  if (hi2c->State == HAL_I2C_STATE_READY)
+  {
+    /* Process Locked */
+    __HAL_LOCK(hi2c);
+
+    hi2c->State = HAL_I2C_STATE_BUSY;
+
+    /* Disable the selected I2C peripheral */
+    __HAL_I2C_DISABLE(hi2c);
+
+    /* Enable wakeup from stop mode */
+    hi2c->Instance->CR1 &= ~(I2C_CR1_WUPEN);
+
+    __HAL_I2C_ENABLE(hi2c);
+
+    hi2c->State = HAL_I2C_STATE_READY;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hi2c);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+/**
+  * @}
+  */
+
+/** @defgroup I2CEx_Exported_Functions_Group3 Fast Mode Plus Functions
+  * @brief    Fast Mode Plus Functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### Fast Mode Plus Functions #####
+ ===============================================================================
+    [..] This section provides functions allowing to:
+      (+) Configure Fast Mode Plus
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief Enable the I2C fast mode plus driving capability.
+  * @param ConfigFastModePlus Selects the pin.
+  *   This parameter can be one of the @ref I2CEx_FastModePlus values
+  * @note  For I2C1, fast mode plus driving capability can be enabled on all selected
+  *        I2C1 pins using I2C_FASTMODEPLUS_I2C1 parameter or independently
+  *        on each one of the following pins PB6, PB7, PB8 and PB9.
+  * @note  For remaining I2C1 pins (PA14, PA15...) fast mode plus driving capability
+  *        can be enabled only by using I2C_FASTMODEPLUS_I2C1 parameter.
+  * @note  For all I2C2 pins fast mode plus driving capability can be enabled
+  *        only by using I2C_FASTMODEPLUS_I2C2 parameter.
+  * @note  For all I2C3 pins fast mode plus driving capability can be enabled
+  *        only by using I2C_FASTMODEPLUS_I2C3 parameter.
+  * @retval None
+  */
+void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
+{
+  /* Check the parameter */
+  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));
+
+  /* Enable SYSCFG clock */
+  __HAL_RCC_SYSCFG_CLK_ENABLE();
+
+  /* Enable fast mode plus driving capability for selected pin */
+  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
+}
+
+/**
+  * @brief Disable the I2C fast mode plus driving capability.
+  * @param ConfigFastModePlus Selects the pin.
+  *   This parameter can be one of the @ref I2CEx_FastModePlus values
+  * @note  For I2C1, fast mode plus driving capability can be disabled on all selected
+  *        I2C1 pins using I2C_FASTMODEPLUS_I2C1 parameter or independently
+  *        on each one of the following pins PB6, PB7, PB8 and PB9.
+  * @note  For remaining I2C1 pins (PA14, PA15...) fast mode plus driving capability
+  *        can be disabled only by using I2C_FASTMODEPLUS_I2C1 parameter.
+  * @note  For all I2C2 pins fast mode plus driving capability can be disabled
+  *        only by using I2C_FASTMODEPLUS_I2C2 parameter.
+  * @note  For all I2C3 pins fast mode plus driving capability can be disabled
+  *        only by using I2C_FASTMODEPLUS_I2C3 parameter.
+  * @retval None
+  */
+void HAL_I2CEx_DisableFastModePlus(uint32_t ConfigFastModePlus)
+{
+  /* Check the parameter */
+  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));
+
+  /* Enable SYSCFG clock */
+  __HAL_RCC_SYSCFG_CLK_ENABLE();
+
+  /* Disable fast mode plus driving capability for selected pin */
+  CLEAR_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
+}
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_I2C_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2s.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2s.c
new file mode 100644
index 0000000..f6bc39f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2s.c
@@ -0,0 +1,1872 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_i2s.c
+  * @author  MCD Application Team
+  * @brief   I2S HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Integrated Interchip Sound (I2S) peripheral:
+  *           + Initialization and de-initialization functions
+  *           + IO operation functions
+  *           + Peripheral State and Errors functions
+  @verbatim
+ ===============================================================================
+                  ##### How to use this driver #####
+ ===============================================================================
+ [..]
+    The I2S HAL driver can be used as follow:
+
+    (#) Declare a I2S_HandleTypeDef handle structure.
+    (#) Initialize the I2S low level resources by implement the HAL_I2S_MspInit() API:
+        (##) Enable the SPIx interface clock.
+        (##) I2S pins configuration:
+            (+++) Enable the clock for the I2S GPIOs.
+            (+++) Configure these I2S pins as alternate function pull-up.
+        (##) NVIC configuration if you need to use interrupt process (HAL_I2S_Transmit_IT()
+             and HAL_I2S_Receive_IT() APIs).
+            (+++) Configure the I2Sx interrupt priority.
+            (+++) Enable the NVIC I2S IRQ handle.
+        (##) DMA Configuration if you need to use DMA process (HAL_I2S_Transmit_DMA()
+             and HAL_I2S_Receive_DMA() APIs:
+            (+++) Declare a DMA handle structure for the Tx/Rx Stream/Channel.
+            (+++) Enable the DMAx interface clock.
+            (+++) Configure the declared DMA handle structure with the required Tx/Rx parameters.
+            (+++) Configure the DMA Tx/Rx Stream/Channel.
+            (+++) Associate the initialized DMA handle to the I2S DMA Tx/Rx handle.
+            (+++) Configure the priority and enable the NVIC for the transfer complete interrupt on the
+                  DMA Tx/Rx Stream/Channel.
+
+   (#) Program the Mode, Standard, Data Format, MCLK Output, Audio frequency and Polarity
+       using HAL_I2S_Init() function.
+
+   -@- The specific I2S interrupts (Transmission complete interrupt,
+       RXNE interrupt and Error Interrupts) will be managed using the macros
+       __HAL_I2S_ENABLE_IT() and __HAL_I2S_DISABLE_IT() inside the transmit and receive process.
+   -@- Make sure that either:
+        (+@) SYSCLK is configured or
+        (+@) PLLPCLK output is configured or
+        (+@) HSI is enabled or
+        (+@) External clock source is configured after setting correctly
+             the define constant EXTERNAL_I2S1_CLOCK_VALUE in the stm32g0xx_hal_conf.h file.
+
+    (#) Three mode of operations are available within this driver :
+
+   *** Polling mode IO operation ***
+   =================================
+   [..]
+     (+) Send an amount of data in blocking mode using HAL_I2S_Transmit()
+     (+) Receive an amount of data in blocking mode using HAL_I2S_Receive()
+
+   *** Interrupt mode IO operation ***
+   ===================================
+   [..]
+     (+) Send an amount of data in non blocking mode using HAL_I2S_Transmit_IT()
+     (+) At transmission end of half transfer HAL_I2S_TxHalfCpltCallback is executed and user can
+         add his own code by customization of function pointer HAL_I2S_TxHalfCpltCallback
+     (+) At transmission end of transfer HAL_I2S_TxCpltCallback is executed and user can
+         add his own code by customization of function pointer HAL_I2S_TxCpltCallback
+     (+) Receive an amount of data in non blocking mode using HAL_I2S_Receive_IT()
+     (+) At reception end of half transfer HAL_I2S_RxHalfCpltCallback is executed and user can
+         add his own code by customization of function pointer HAL_I2S_RxHalfCpltCallback
+     (+) At reception end of transfer HAL_I2S_RxCpltCallback is executed and user can
+         add his own code by customization of function pointer HAL_I2S_RxCpltCallback
+     (+) In case of transfer Error, HAL_I2S_ErrorCallback() function is executed and user can
+         add his own code by customization of function pointer HAL_I2S_ErrorCallback
+
+   *** DMA mode IO operation ***
+   ==============================
+   [..]
+     (+) Send an amount of data in non blocking mode (DMA) using HAL_I2S_Transmit_DMA()
+     (+) At transmission end of half transfer HAL_I2S_TxHalfCpltCallback is executed and user can
+         add his own code by customization of function pointer HAL_I2S_TxHalfCpltCallback
+     (+) At transmission end of transfer HAL_I2S_TxCpltCallback is executed and user can
+         add his own code by customization of function pointer HAL_I2S_TxCpltCallback
+     (+) Receive an amount of data in non blocking mode (DMA) using HAL_I2S_Receive_DMA()
+     (+) At reception end of half transfer HAL_I2S_RxHalfCpltCallback is executed and user can
+         add his own code by customization of function pointer HAL_I2S_RxHalfCpltCallback
+     (+) At reception end of transfer HAL_I2S_RxCpltCallback is executed and user can
+         add his own code by customization of function pointer HAL_I2S_RxCpltCallback
+     (+) In case of transfer Error, HAL_I2S_ErrorCallback() function is executed and user can
+         add his own code by customization of function pointer HAL_I2S_ErrorCallback
+     (+) Pause the DMA Transfer using HAL_I2S_DMAPause()
+     (+) Resume the DMA Transfer using HAL_I2S_DMAResume()
+     (+) Stop the DMA Transfer using HAL_I2S_DMAStop()
+         In Slave mode, if HAL_I2S_DMAStop is used to stop the communication, an error
+         HAL_I2S_ERROR_BUSY_LINE_RX is raised as the master continue to transmit data.
+         In this case __HAL_I2S_FLUSH_RX_DR macro must be used to flush the remaining data
+         inside DR register and avoid using DeInit/Init process for the next transfer.
+
+   *** I2S HAL driver macros list ***
+   ===================================
+   [..]
+     Below the list of most used macros in I2S HAL driver.
+
+      (+) __HAL_I2S_ENABLE: Enable the specified SPI peripheral (in I2S mode)
+      (+) __HAL_I2S_DISABLE: Disable the specified SPI peripheral (in I2S mode)
+      (+) __HAL_I2S_ENABLE_IT : Enable the specified I2S interrupts
+      (+) __HAL_I2S_DISABLE_IT : Disable the specified I2S interrupts
+      (+) __HAL_I2S_GET_FLAG: Check whether the specified I2S flag is set or not
+      (+) __HAL_I2S_FLUSH_RX_DR: Read DR Register to Flush RX Data
+
+    [..]
+      (@) You can refer to the I2S HAL driver header file for more useful macros
+
+   *** I2S HAL driver macros list ***
+   ===================================
+   [..]
+       Callback registration:
+
+      (#) The compilation flag USE_HAL_I2S_REGISTER_CALLBACKS when set to 1U
+          allows the user to configure dynamically the driver callbacks.
+          Use Functions HAL_I2S_RegisterCallback() to register an interrupt callback.
+
+          Function HAL_I2S_RegisterCallback() allows to register following callbacks:
+            (++) TxCpltCallback        : I2S Tx Completed callback
+            (++) RxCpltCallback        : I2S Rx Completed callback
+            (++) TxHalfCpltCallback    : I2S Tx Half Completed callback
+            (++) RxHalfCpltCallback    : I2S Rx Half Completed callback
+            (++) ErrorCallback         : I2S Error callback
+            (++) MspInitCallback       : I2S Msp Init callback
+            (++) MspDeInitCallback     : I2S Msp DeInit callback
+          This function takes as parameters the HAL peripheral handle, the Callback ID
+          and a pointer to the user callback function.
+
+
+      (#) Use function HAL_I2S_UnRegisterCallback to reset a callback to the default
+          weak function.
+          HAL_I2S_UnRegisterCallback takes as parameters the HAL peripheral handle,
+          and the Callback ID.
+          This function allows to reset following callbacks:
+            (++) TxCpltCallback        : I2S Tx Completed callback
+            (++) RxCpltCallback        : I2S Rx Completed callback
+            (++) TxHalfCpltCallback    : I2S Tx Half Completed callback
+            (++) RxHalfCpltCallback    : I2S Rx Half Completed callback
+            (++) ErrorCallback         : I2S Error callback
+            (++) MspInitCallback       : I2S Msp Init callback
+            (++) MspDeInitCallback     : I2S Msp DeInit callback
+
+       [..]
+       By default, after the HAL_I2S_Init() and when the state is HAL_I2S_STATE_RESET
+       all callbacks are set to the corresponding weak functions:
+       examples HAL_I2S_MasterTxCpltCallback(), HAL_I2S_MasterRxCpltCallback().
+       Exception done for MspInit and MspDeInit functions that are
+       reset to the legacy weak functions in the HAL_I2S_Init()/ HAL_I2S_DeInit() only when
+       these callbacks are null (not registered beforehand).
+       If MspInit or MspDeInit are not null, the HAL_I2S_Init()/ HAL_I2S_DeInit()
+       keep and use the user MspInit/MspDeInit callbacks (registered beforehand) whatever the state.
+
+       [..]
+       Callbacks can be registered/unregistered in HAL_I2S_STATE_READY state only.
+       Exception done MspInit/MspDeInit functions that can be registered/unregistered
+       in HAL_I2S_STATE_READY or HAL_I2S_STATE_RESET state,
+       thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit.
+       Then, the user first registers the MspInit/MspDeInit user callbacks
+       using HAL_I2S_RegisterCallback() before calling HAL_I2S_DeInit()
+       or HAL_I2S_Init() function.
+
+       [..]
+       When the compilation define USE_HAL_I2S_REGISTER_CALLBACKS is set to 0 or
+       not defined, the callback registering feature is not available
+       and weak (surcharged) callbacks are used.
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+#ifdef HAL_I2S_MODULE_ENABLED
+
+#if defined(SPI_I2S_SUPPORT)
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup I2S I2S
+  * @brief I2S HAL module driver
+  * @{
+  */
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+#define I2S_TIMEOUT_FLAG          100U         /*!< Timeout 100 ms            */
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/** @defgroup I2S_Private_Functions I2S Private Functions
+  * @{
+  */
+static void               I2S_DMATxCplt(DMA_HandleTypeDef *hdma);
+static void               I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma);
+static void               I2S_DMARxCplt(DMA_HandleTypeDef *hdma);
+static void               I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma);
+static void               I2S_DMAError(DMA_HandleTypeDef *hdma);
+static void               I2S_Transmit_IT(I2S_HandleTypeDef *hi2s);
+static void               I2S_Receive_IT(I2S_HandleTypeDef *hi2s);
+static HAL_StatusTypeDef  I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
+                                                        uint32_t Timeout);
+/**
+  * @}
+  */
+
+/* Exported functions ---------------------------------------------------------*/
+
+/** @defgroup I2S_Exported_Functions I2S Exported Functions
+  * @{
+  */
+
+/** @defgroup  I2S_Exported_Functions_Group1 Initialization and de-initialization functions
+  *  @brief    Initialization and Configuration functions
+  *
+@verbatim
+ ===============================================================================
+              ##### Initialization and de-initialization functions #####
+ ===============================================================================
+    [..]  This subsection provides a set of functions allowing to initialize and
+          de-initialize the I2Sx peripheral in simplex mode:
+
+      (+) User must Implement HAL_I2S_MspInit() function in which he configures
+          all related peripherals resources (CLOCK, GPIO, DMA, IT and NVIC ).
+
+      (+) Call the function HAL_I2S_Init() to configure the selected device with
+          the selected configuration:
+        (++) Mode
+        (++) Standard
+        (++) Data Format
+        (++) MCLK Output
+        (++) Audio frequency
+        (++) Polarity
+
+     (+) Call the function HAL_I2S_DeInit() to restore the default configuration
+          of the selected I2Sx peripheral.
+  @endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Initializes the I2S according to the specified parameters
+  *         in the I2S_InitTypeDef and create the associated handle.
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
+{
+  uint32_t i2sdiv;
+  uint32_t i2sodd;
+  uint32_t packetlength;
+  uint32_t tmp;
+  uint32_t i2sclk;
+
+  /* Check the I2S handle allocation */
+  if (hi2s == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the I2S parameters */
+  assert_param(IS_I2S_ALL_INSTANCE(hi2s->Instance));
+  assert_param(IS_I2S_MODE(hi2s->Init.Mode));
+  assert_param(IS_I2S_STANDARD(hi2s->Init.Standard));
+  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
+  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
+  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
+  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
+
+  if (hi2s->State == HAL_I2S_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    hi2s->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
+    /* Init the I2S Callback settings */
+    hi2s->TxCpltCallback       = HAL_I2S_TxCpltCallback;          /* Legacy weak TxCpltCallback       */
+    hi2s->RxCpltCallback       = HAL_I2S_RxCpltCallback;          /* Legacy weak RxCpltCallback       */
+    hi2s->TxHalfCpltCallback   = HAL_I2S_TxHalfCpltCallback;      /* Legacy weak TxHalfCpltCallback   */
+    hi2s->RxHalfCpltCallback   = HAL_I2S_RxHalfCpltCallback;      /* Legacy weak RxHalfCpltCallback   */
+    hi2s->ErrorCallback        = HAL_I2S_ErrorCallback;           /* Legacy weak ErrorCallback        */
+
+    if (hi2s->MspInitCallback == NULL)
+    {
+      hi2s->MspInitCallback = HAL_I2S_MspInit; /* Legacy weak MspInit  */
+    }
+
+    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
+    hi2s->MspInitCallback(hi2s);
+#else
+    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
+    HAL_I2S_MspInit(hi2s);
+#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
+  }
+
+  hi2s->State = HAL_I2S_STATE_BUSY;
+
+  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
+  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
+  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
+                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
+                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
+  hi2s->Instance->I2SPR = 0x0002U;
+
+  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
+  /* If the requested audio frequency is not the default, compute the prescaler */
+  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
+  {
+    /* Check the frame length (For the Prescaler computing) ********************/
+    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
+    {
+      /* Packet length is 16 bits */
+      packetlength = 16U;
+    }
+    else
+    {
+      /* Packet length is 32 bits */
+      packetlength = 32U;
+    }
+
+    /* I2S standard */
+    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
+    {
+      /* In I2S standard packet length is multiplied by 2 */
+      packetlength = packetlength * 2U;
+    }
+
+#if defined (RCC_PERIPHCLK_I2S2)
+    if (hi2s->Instance == SPI1)
+    {
+      /* Get the source clock value: based on System Clock value */
+      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S1);
+    }
+    else /* SPI2 case */
+    {
+      /* Get the source clock value: based on System Clock value */
+      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S2);
+    }
+#else
+    /* Get the source clock value: based on System Clock value */
+    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S1);
+#endif /* RCC_PERIPHCLK_I2S2 */
+    /* Compute the Real divider depending on the MCLK output state, with a floating point */
+    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
+    {
+      /* MCLK output is enabled */
+      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
+      {
+        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
+      }
+      else
+      {
+        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
+      }
+    }
+    else
+    {
+      /* MCLK output is disabled */
+      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
+    }
+
+    /* Remove the flatting point */
+    tmp = tmp / 10U;
+
+    /* Check the parity of the divider */
+    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
+
+    /* Compute the i2sdiv prescaler */
+    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
+
+    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
+    i2sodd = (uint32_t)(i2sodd << 8U);
+  }
+  else
+  {
+    /* Set the default values */
+    i2sdiv = 2U;
+    i2sodd = 0U;
+  }
+
+  /* Test if the divider is 1 or 0 or greater than 0xFF */
+  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
+  {
+    /* Set the error code and execute error callback*/
+    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
+    return  HAL_ERROR;
+  }
+
+  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
+
+  /* Write to SPIx I2SPR register the computed value */
+  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
+
+  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
+  /* And configure the I2S with the I2S_InitStruct values                      */
+  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
+                                       SPI_I2SCFGR_CKPOL | SPI_I2SCFGR_I2SSTD | \
+                                       SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
+                                       SPI_I2SCFGR_I2SE  | SPI_I2SCFGR_I2SMOD), \
+             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
+              hi2s->Init.Standard | hi2s->Init.DataFormat | \
+              hi2s->Init.CPOL));
+
+#if defined(SPI_I2SCFGR_ASTRTEN)
+  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
+  {
+    /* Write to SPIx I2SCFGR */
+    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
+  }
+#endif /* SPI_I2SCFGR_ASTRTEN */
+
+  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
+  hi2s->State     = HAL_I2S_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief DeInitializes the I2S peripheral
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2S_DeInit(I2S_HandleTypeDef *hi2s)
+{
+  /* Check the I2S handle allocation */
+  if (hi2s == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_I2S_ALL_INSTANCE(hi2s->Instance));
+
+  hi2s->State = HAL_I2S_STATE_BUSY;
+
+  /* Disable the I2S Peripheral Clock */
+  __HAL_I2S_DISABLE(hi2s);
+
+#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
+  if (hi2s->MspDeInitCallback == NULL)
+  {
+    hi2s->MspDeInitCallback = HAL_I2S_MspDeInit; /* Legacy weak MspDeInit  */
+  }
+
+  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
+  hi2s->MspDeInitCallback(hi2s);
+#else
+  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
+  HAL_I2S_MspDeInit(hi2s);
+#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
+
+  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
+  hi2s->State     = HAL_I2S_STATE_RESET;
+
+  /* Release Lock */
+  __HAL_UNLOCK(hi2s);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief I2S MSP Init
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @retval None
+  */
+__weak void HAL_I2S_MspInit(I2S_HandleTypeDef *hi2s)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hi2s);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_I2S_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief I2S MSP DeInit
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @retval None
+  */
+__weak void HAL_I2S_MspDeInit(I2S_HandleTypeDef *hi2s)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hi2s);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_I2S_MspDeInit could be implemented in the user file
+   */
+}
+
+#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
+/**
+  * @brief  Register a User I2S Callback
+  *         To be used instead of the weak predefined callback
+  * @param  hi2s Pointer to a I2S_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2S.
+  * @param  CallbackID ID of the callback to be registered
+  * @param  pCallback pointer to the Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2S_RegisterCallback(I2S_HandleTypeDef *hi2s, HAL_I2S_CallbackIDTypeDef CallbackID,
+                                           pI2S_CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hi2s->ErrorCode |= HAL_I2S_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+  /* Process locked */
+  __HAL_LOCK(hi2s);
+
+  if (HAL_I2S_STATE_READY == hi2s->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_I2S_TX_COMPLETE_CB_ID :
+        hi2s->TxCpltCallback = pCallback;
+        break;
+
+      case HAL_I2S_RX_COMPLETE_CB_ID :
+        hi2s->RxCpltCallback = pCallback;
+        break;
+
+      case HAL_I2S_TX_HALF_COMPLETE_CB_ID :
+        hi2s->TxHalfCpltCallback = pCallback;
+        break;
+
+      case HAL_I2S_RX_HALF_COMPLETE_CB_ID :
+        hi2s->RxHalfCpltCallback = pCallback;
+        break;
+
+      case HAL_I2S_ERROR_CB_ID :
+        hi2s->ErrorCallback = pCallback;
+        break;
+
+      case HAL_I2S_MSPINIT_CB_ID :
+        hi2s->MspInitCallback = pCallback;
+        break;
+
+      case HAL_I2S_MSPDEINIT_CB_ID :
+        hi2s->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_INVALID_CALLBACK);
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (HAL_I2S_STATE_RESET == hi2s->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_I2S_MSPINIT_CB_ID :
+        hi2s->MspInitCallback = pCallback;
+        break;
+
+      case HAL_I2S_MSPDEINIT_CB_ID :
+        hi2s->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_INVALID_CALLBACK);
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_INVALID_CALLBACK);
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hi2s);
+  return status;
+}
+
+/**
+  * @brief  Unregister an I2S Callback
+  *         I2S callback is redirected to the weak predefined callback
+  * @param  hi2s Pointer to a I2S_HandleTypeDef structure that contains
+  *                the configuration information for the specified I2S.
+  * @param  CallbackID ID of the callback to be unregistered
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2S_UnRegisterCallback(I2S_HandleTypeDef *hi2s, HAL_I2S_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hi2s);
+
+  if (HAL_I2S_STATE_READY == hi2s->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_I2S_TX_COMPLETE_CB_ID :
+        hi2s->TxCpltCallback = HAL_I2S_TxCpltCallback;                /* Legacy weak TxCpltCallback       */
+        break;
+
+      case HAL_I2S_RX_COMPLETE_CB_ID :
+        hi2s->RxCpltCallback = HAL_I2S_RxCpltCallback;                /* Legacy weak RxCpltCallback       */
+        break;
+
+      case HAL_I2S_TX_HALF_COMPLETE_CB_ID :
+        hi2s->TxHalfCpltCallback = HAL_I2S_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback   */
+        break;
+
+      case HAL_I2S_RX_HALF_COMPLETE_CB_ID :
+        hi2s->RxHalfCpltCallback = HAL_I2S_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback   */
+        break;
+
+      case HAL_I2S_ERROR_CB_ID :
+        hi2s->ErrorCallback = HAL_I2S_ErrorCallback;                  /* Legacy weak ErrorCallback        */
+        break;
+
+      case HAL_I2S_MSPINIT_CB_ID :
+        hi2s->MspInitCallback = HAL_I2S_MspInit;                      /* Legacy weak MspInit              */
+        break;
+
+      case HAL_I2S_MSPDEINIT_CB_ID :
+        hi2s->MspDeInitCallback = HAL_I2S_MspDeInit;                  /* Legacy weak MspDeInit            */
+        break;
+
+      default :
+        /* Update the error code */
+        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_INVALID_CALLBACK);
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (HAL_I2S_STATE_RESET == hi2s->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_I2S_MSPINIT_CB_ID :
+        hi2s->MspInitCallback = HAL_I2S_MspInit;                      /* Legacy weak MspInit              */
+        break;
+
+      case HAL_I2S_MSPDEINIT_CB_ID :
+        hi2s->MspDeInitCallback = HAL_I2S_MspDeInit;                  /* Legacy weak MspDeInit            */
+        break;
+
+      default :
+        /* Update the error code */
+        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_INVALID_CALLBACK);
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_INVALID_CALLBACK);
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hi2s);
+  return status;
+}
+#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/** @defgroup I2S_Exported_Functions_Group2 IO operation functions
+  *  @brief Data transfers functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### IO operation functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to manage the I2S data
+    transfers.
+
+    (#) There are two modes of transfer:
+       (++) Blocking mode : The communication is performed in the polling mode.
+            The status of all data processing is returned by the same function
+            after finishing transfer.
+       (++) No-Blocking mode : The communication is performed using Interrupts
+            or DMA. These functions return the status of the transfer startup.
+            The end of the data processing will be indicated through the
+            dedicated I2S IRQ when using Interrupt mode or the DMA IRQ when
+            using DMA mode.
+
+    (#) Blocking mode functions are :
+        (++) HAL_I2S_Transmit()
+        (++) HAL_I2S_Receive()
+
+    (#) No-Blocking mode functions with Interrupt are :
+        (++) HAL_I2S_Transmit_IT()
+        (++) HAL_I2S_Receive_IT()
+
+    (#) No-Blocking mode functions with DMA are :
+        (++) HAL_I2S_Transmit_DMA()
+        (++) HAL_I2S_Receive_DMA()
+
+    (#) A set of Transfer Complete Callbacks are provided in non Blocking mode:
+        (++) HAL_I2S_TxCpltCallback()
+        (++) HAL_I2S_RxCpltCallback()
+        (++) HAL_I2S_ErrorCallback()
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Transmit an amount of data in blocking mode
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @param  pData a 16-bit pointer to data buffer.
+  * @param  Size number of data sample to be sent:
+  * @note   When a 16-bit data frame or a 16-bit data frame extended is selected during the I2S
+  *         configuration phase, the Size parameter means the number of 16-bit data length
+  *         in the transaction and when a 24-bit data frame or a 32-bit data frame is selected
+  *         the Size parameter means the number of 24-bit or 32-bit data length.
+  * @param  Timeout Timeout duration
+  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
+  *         between Master and Slave(example: audio streaming).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout)
+{
+  uint32_t tmpreg_cfgr;
+
+  if ((pData == NULL) || (Size == 0U))
+  {
+    return  HAL_ERROR;
+  }
+
+  /* Process Locked */
+  __HAL_LOCK(hi2s);
+
+  if (hi2s->State != HAL_I2S_STATE_READY)
+  {
+    __HAL_UNLOCK(hi2s);
+    return HAL_BUSY;
+  }
+
+  /* Set state and reset error code */
+  hi2s->State = HAL_I2S_STATE_BUSY_TX;
+  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
+  hi2s->pTxBuffPtr = pData;
+
+  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
+
+  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
+  {
+    hi2s->TxXferSize = (Size << 1U);
+    hi2s->TxXferCount = (Size << 1U);
+  }
+  else
+  {
+    hi2s->TxXferSize = Size;
+    hi2s->TxXferCount = Size;
+  }
+
+  tmpreg_cfgr = hi2s->Instance->I2SCFGR;
+
+  /* Check if the I2S is already enabled */
+  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
+  {
+    /* Enable I2S peripheral */
+    __HAL_I2S_ENABLE(hi2s);
+  }
+
+  /* Wait until TXE flag is set */
+  if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
+  {
+    /* Set the error code */
+    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
+    hi2s->State = HAL_I2S_STATE_READY;
+    __HAL_UNLOCK(hi2s);
+    return HAL_ERROR;
+  }
+
+  while (hi2s->TxXferCount > 0U)
+  {
+    hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
+    hi2s->pTxBuffPtr++;
+    hi2s->TxXferCount--;
+
+    /* Wait until TXE flag is set */
+    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
+    {
+      /* Set the error code */
+      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
+      hi2s->State = HAL_I2S_STATE_READY;
+      __HAL_UNLOCK(hi2s);
+      return HAL_ERROR;
+    }
+
+    /* Check if an underrun occurs */
+    if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET)
+    {
+      /* Clear underrun flag */
+      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
+
+      /* Set the error code */
+      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
+    }
+  }
+
+  /* Check if Slave mode is selected */
+  if (((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX)
+      || ((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_RX))
+  {
+    /* Wait until Busy flag is reset */
+    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, Timeout) != HAL_OK)
+    {
+      /* Set the error code */
+      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
+      hi2s->State = HAL_I2S_STATE_READY;
+      __HAL_UNLOCK(hi2s);
+      return HAL_ERROR;
+    }
+  }
+
+  hi2s->State = HAL_I2S_STATE_READY;
+  __HAL_UNLOCK(hi2s);
+  return HAL_OK;
+}
+
+/**
+  * @brief  Receive an amount of data in blocking mode
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @param  pData a 16-bit pointer to data buffer.
+  * @param  Size number of data sample to be sent:
+  * @note   When a 16-bit data frame or a 16-bit data frame extended is selected during the I2S
+  *         configuration phase, the Size parameter means the number of 16-bit data length
+  *         in the transaction and when a 24-bit data frame or a 32-bit data frame is selected
+  *         the Size parameter means the number of 24-bit or 32-bit data length.
+  * @param  Timeout Timeout duration
+  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
+  *         between Master and Slave(example: audio streaming).
+  * @note   In I2S Master Receiver mode, just after enabling the peripheral the clock will be generate
+  *         in continuous way and as the I2S is not disabled at the end of the I2S transaction.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2S_Receive(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout)
+{
+  uint32_t tmpreg_cfgr;
+
+  if ((pData == NULL) || (Size == 0U))
+  {
+    return  HAL_ERROR;
+  }
+
+  /* Process Locked */
+  __HAL_LOCK(hi2s);
+
+  if (hi2s->State != HAL_I2S_STATE_READY)
+  {
+    __HAL_UNLOCK(hi2s);
+    return HAL_BUSY;
+  }
+
+  /* Set state and reset error code */
+  hi2s->State = HAL_I2S_STATE_BUSY_RX;
+  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
+  hi2s->pRxBuffPtr = pData;
+
+  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
+
+  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
+  {
+    hi2s->RxXferSize = (Size << 1U);
+    hi2s->RxXferCount = (Size << 1U);
+  }
+  else
+  {
+    hi2s->RxXferSize = Size;
+    hi2s->RxXferCount = Size;
+  }
+
+  /* Check if the I2S is already enabled */
+  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
+  {
+    /* Enable I2S peripheral */
+    __HAL_I2S_ENABLE(hi2s);
+  }
+
+  /* Check if Master Receiver mode is selected */
+  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
+  {
+    /* Clear the Overrun Flag by a read operation on the SPI_DR register followed by a read
+    access to the SPI_SR register. */
+    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
+  }
+
+  /* Receive data */
+  while (hi2s->RxXferCount > 0U)
+  {
+    /* Wait until RXNE flag is set */
+    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_RXNE, SET, Timeout) != HAL_OK)
+    {
+      /* Set the error code */
+      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
+      hi2s->State = HAL_I2S_STATE_READY;
+      __HAL_UNLOCK(hi2s);
+      return HAL_ERROR;
+    }
+
+    (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
+    hi2s->pRxBuffPtr++;
+    hi2s->RxXferCount--;
+
+    /* Check if an overrun occurs */
+    if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_OVR) == SET)
+    {
+      /* Clear overrun flag */
+      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
+
+      /* Set the error code */
+      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
+    }
+  }
+
+  hi2s->State = HAL_I2S_STATE_READY;
+  __HAL_UNLOCK(hi2s);
+  return HAL_OK;
+}
+
+/**
+  * @brief  Transmit an amount of data in non-blocking mode with Interrupt
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @param  pData a 16-bit pointer to data buffer.
+  * @param  Size number of data sample to be sent:
+  * @note   When a 16-bit data frame or a 16-bit data frame extended is selected during the I2S
+  *         configuration phase, the Size parameter means the number of 16-bit data length
+  *         in the transaction and when a 24-bit data frame or a 32-bit data frame is selected
+  *         the Size parameter means the number of 24-bit or 32-bit data length.
+  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
+  *         between Master and Slave(example: audio streaming).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2S_Transmit_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
+{
+  uint32_t tmpreg_cfgr;
+
+  if ((pData == NULL) || (Size == 0U))
+  {
+    return  HAL_ERROR;
+  }
+
+  /* Process Locked */
+  __HAL_LOCK(hi2s);
+
+  if (hi2s->State != HAL_I2S_STATE_READY)
+  {
+    __HAL_UNLOCK(hi2s);
+    return HAL_BUSY;
+  }
+
+  /* Set state and reset error code */
+  hi2s->State = HAL_I2S_STATE_BUSY_TX;
+  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
+  hi2s->pTxBuffPtr = pData;
+
+  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
+
+  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
+  {
+    hi2s->TxXferSize = (Size << 1U);
+    hi2s->TxXferCount = (Size << 1U);
+  }
+  else
+  {
+    hi2s->TxXferSize = Size;
+    hi2s->TxXferCount = Size;
+  }
+
+  /* Enable TXE and ERR interrupt */
+  __HAL_I2S_ENABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
+
+  /* Check if the I2S is already enabled */
+  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
+  {
+    /* Enable I2S peripheral */
+    __HAL_I2S_ENABLE(hi2s);
+  }
+
+  __HAL_UNLOCK(hi2s);
+  return HAL_OK;
+}
+
+/**
+  * @brief  Receive an amount of data in non-blocking mode with Interrupt
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @param  pData a 16-bit pointer to the Receive data buffer.
+  * @param  Size number of data sample to be sent:
+  * @note   When a 16-bit data frame or a 16-bit data frame extended is selected during the I2S
+  *         configuration phase, the Size parameter means the number of 16-bit data length
+  *         in the transaction and when a 24-bit data frame or a 32-bit data frame is selected
+  *         the Size parameter means the number of 24-bit or 32-bit data length.
+  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
+  *         between Master and Slave(example: audio streaming).
+  * @note   It is recommended to use DMA for the I2S receiver to avoid de-synchronization
+  * between Master and Slave otherwise the I2S interrupt should be optimized.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2S_Receive_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
+{
+  uint32_t tmpreg_cfgr;
+
+  if ((pData == NULL) || (Size == 0U))
+  {
+    return  HAL_ERROR;
+  }
+
+  /* Process Locked */
+  __HAL_LOCK(hi2s);
+
+  if (hi2s->State != HAL_I2S_STATE_READY)
+  {
+    __HAL_UNLOCK(hi2s);
+    return HAL_BUSY;
+  }
+
+  /* Set state and reset error code */
+  hi2s->State = HAL_I2S_STATE_BUSY_RX;
+  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
+  hi2s->pRxBuffPtr = pData;
+
+  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
+
+  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
+  {
+    hi2s->RxXferSize = (Size << 1U);
+    hi2s->RxXferCount = (Size << 1U);
+  }
+  else
+  {
+    hi2s->RxXferSize = Size;
+    hi2s->RxXferCount = Size;
+  }
+
+  /* Enable RXNE and ERR interrupt */
+  __HAL_I2S_ENABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
+
+  /* Check if the I2S is already enabled */
+  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
+  {
+    /* Enable I2S peripheral */
+    __HAL_I2S_ENABLE(hi2s);
+  }
+
+  __HAL_UNLOCK(hi2s);
+  return HAL_OK;
+}
+
+/**
+  * @brief  Transmit an amount of data in non-blocking mode with DMA
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @param  pData a 16-bit pointer to the Transmit data buffer.
+  * @param  Size number of data sample to be sent:
+  * @note   When a 16-bit data frame or a 16-bit data frame extended is selected during the I2S
+  *         configuration phase, the Size parameter means the number of 16-bit data length
+  *         in the transaction and when a 24-bit data frame or a 32-bit data frame is selected
+  *         the Size parameter means the number of 24-bit or 32-bit data length.
+  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
+  *         between Master and Slave(example: audio streaming).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
+{
+  uint32_t tmpreg_cfgr;
+
+  if ((pData == NULL) || (Size == 0U))
+  {
+    return  HAL_ERROR;
+  }
+
+  /* Process Locked */
+  __HAL_LOCK(hi2s);
+
+  if (hi2s->State != HAL_I2S_STATE_READY)
+  {
+    __HAL_UNLOCK(hi2s);
+    return HAL_BUSY;
+  }
+
+  /* Set state and reset error code */
+  hi2s->State = HAL_I2S_STATE_BUSY_TX;
+  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
+  hi2s->pTxBuffPtr = pData;
+
+  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
+
+  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
+  {
+    hi2s->TxXferSize = (Size << 1U);
+    hi2s->TxXferCount = (Size << 1U);
+  }
+  else
+  {
+    hi2s->TxXferSize = Size;
+    hi2s->TxXferCount = Size;
+  }
+
+  /* Set the I2S Tx DMA Half transfer complete callback */
+  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
+
+  /* Set the I2S Tx DMA transfer complete callback */
+  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
+
+  /* Set the DMA error callback */
+  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
+
+  /* Enable the Tx DMA Stream/Channel */
+  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
+                                 (uint32_t)hi2s->pTxBuffPtr,
+                                 (uint32_t)&hi2s->Instance->DR,
+                                 hi2s->TxXferSize))
+  {
+    /* Update SPI error code */
+    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
+    hi2s->State = HAL_I2S_STATE_READY;
+
+    __HAL_UNLOCK(hi2s);
+    return HAL_ERROR;
+  }
+
+  /* Check if the I2S is already enabled */
+  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
+  {
+    /* Enable I2S peripheral */
+    __HAL_I2S_ENABLE(hi2s);
+  }
+
+  /* Check if the I2S Tx request is already enabled */
+  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
+  {
+    /* Enable Tx DMA Request */
+    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
+  }
+
+  __HAL_UNLOCK(hi2s);
+  return HAL_OK;
+}
+
+/**
+  * @brief  Receive an amount of data in non-blocking mode with DMA
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @param  pData a 16-bit pointer to the Receive data buffer.
+  * @param  Size number of data sample to be sent:
+  * @note   When a 16-bit data frame or a 16-bit data frame extended is selected during the I2S
+  *         configuration phase, the Size parameter means the number of 16-bit data length
+  *         in the transaction and when a 24-bit data frame or a 32-bit data frame is selected
+  *         the Size parameter means the number of 24-bit or 32-bit data length.
+  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
+  *         between Master and Slave(example: audio streaming).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
+{
+  uint32_t tmpreg_cfgr;
+
+  if ((pData == NULL) || (Size == 0U))
+  {
+    return  HAL_ERROR;
+  }
+
+  /* Process Locked */
+  __HAL_LOCK(hi2s);
+
+  if (hi2s->State != HAL_I2S_STATE_READY)
+  {
+    __HAL_UNLOCK(hi2s);
+    return HAL_BUSY;
+  }
+
+  /* Set state and reset error code */
+  hi2s->State = HAL_I2S_STATE_BUSY_RX;
+  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
+  hi2s->pRxBuffPtr = pData;
+
+  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
+
+  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
+  {
+    hi2s->RxXferSize = (Size << 1U);
+    hi2s->RxXferCount = (Size << 1U);
+  }
+  else
+  {
+    hi2s->RxXferSize = Size;
+    hi2s->RxXferCount = Size;
+  }
+
+  /* Set the I2S Rx DMA Half transfer complete callback */
+  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
+
+  /* Set the I2S Rx DMA transfer complete callback */
+  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
+
+  /* Set the DMA error callback */
+  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
+
+  /* Check if Master Receiver mode is selected */
+  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
+  {
+    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
+    access to the SPI_SR register. */
+    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
+  }
+
+  /* Enable the Rx DMA Stream/Channel */
+  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
+                                 hi2s->RxXferSize))
+  {
+    /* Update SPI error code */
+    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
+    hi2s->State = HAL_I2S_STATE_READY;
+
+    __HAL_UNLOCK(hi2s);
+    return HAL_ERROR;
+  }
+
+  /* Check if the I2S is already enabled */
+  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
+  {
+    /* Enable I2S peripheral */
+    __HAL_I2S_ENABLE(hi2s);
+  }
+
+  /* Check if the I2S Rx request is already enabled */
+  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
+  {
+    /* Enable Rx DMA Request */
+    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
+  }
+
+  __HAL_UNLOCK(hi2s);
+  return HAL_OK;
+}
+
+/**
+  * @brief  Pauses the audio DMA Stream/Channel playing from the Media.
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s)
+{
+  /* Process Locked */
+  __HAL_LOCK(hi2s);
+
+  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
+  {
+    /* Disable the I2S DMA Tx request */
+    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
+  }
+  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
+  {
+    /* Disable the I2S DMA Rx request */
+    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
+  }
+  else
+  {
+    /* nothing to do */
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hi2s);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Resumes the audio DMA Stream/Channel playing from the Media.
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s)
+{
+  /* Process Locked */
+  __HAL_LOCK(hi2s);
+
+  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
+  {
+    /* Enable the I2S DMA Tx request */
+    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
+  }
+  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
+  {
+    /* Enable the I2S DMA Rx request */
+    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
+  }
+  else
+  {
+    /* nothing to do */
+  }
+
+  /* If the I2S peripheral is still not enabled, enable it */
+  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
+  {
+    /* Enable I2S peripheral */
+    __HAL_I2S_ENABLE(hi2s);
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hi2s);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the audio DMA Stream/Channel playing from the Media.
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
+{
+  HAL_StatusTypeDef errorcode = HAL_OK;
+  /* The Lock is not implemented on this API to allow the user application
+     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
+     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
+     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
+     */
+
+  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
+  {
+    /* Abort the I2S DMA tx Stream/Channel */
+    if (hi2s->hdmatx != NULL)
+    {
+      /* Disable the I2S DMA tx Stream/Channel */
+      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
+      {
+        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
+        errorcode = HAL_ERROR;
+      }
+    }
+
+    /* Wait until TXE flag is set */
+    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
+    {
+      /* Set the error code */
+      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
+      hi2s->State = HAL_I2S_STATE_READY;
+      errorcode   = HAL_ERROR;
+    }
+
+    /* Wait until BSY flag is Reset */
+    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
+    {
+      /* Set the error code */
+      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
+      hi2s->State = HAL_I2S_STATE_READY;
+      errorcode   = HAL_ERROR;
+    }
+
+    /* Disable I2S peripheral */
+    __HAL_I2S_DISABLE(hi2s);
+
+    /* Clear UDR flag */
+    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
+
+    /* Disable the I2S Tx DMA requests */
+    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
+
+  }
+
+  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
+  {
+    /* Abort the I2S DMA rx Stream/Channel */
+    if (hi2s->hdmarx != NULL)
+    {
+      /* Disable the I2S DMA rx Stream/Channel */
+      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
+      {
+        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
+        errorcode = HAL_ERROR;
+      }
+    }
+
+    /* Disable I2S peripheral */
+    __HAL_I2S_DISABLE(hi2s);
+
+    /* Clear OVR flag */
+    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
+
+    /* Disable the I2S Rx DMA request */
+    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
+
+    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
+    {
+      /* Set the error code */
+      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
+
+      /* Set the I2S State ready */
+      hi2s->State = HAL_I2S_STATE_READY;
+      errorcode = HAL_ERROR;
+    }
+    else
+    {
+      /* Read DR to Flush RX Data */
+      READ_REG((hi2s->Instance)->DR);
+    }
+  }
+
+  hi2s->State = HAL_I2S_STATE_READY;
+
+  return errorcode;
+}
+
+/**
+  * @brief  This function handles I2S interrupt request.
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @retval None
+  */
+void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
+{
+  uint32_t itsource = hi2s->Instance->CR2;
+  uint32_t itflag   = hi2s->Instance->SR;
+
+  /* I2S in mode Receiver ------------------------------------------------*/
+  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
+      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
+  {
+    I2S_Receive_IT(hi2s);
+    return;
+  }
+
+  /* I2S in mode Tramitter -----------------------------------------------*/
+  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_TXE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_TXE) != RESET))
+  {
+    I2S_Transmit_IT(hi2s);
+    return;
+  }
+
+  /* I2S interrupt error -------------------------------------------------*/
+  if (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_ERR) != RESET)
+  {
+    /* I2S Overrun error interrupt occurred ---------------------------------*/
+    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) != RESET)
+    {
+      /* Disable RXNE and ERR interrupt */
+      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
+
+      /* Set the error code and execute error callback*/
+      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
+    }
+
+    /* I2S Underrun error interrupt occurred --------------------------------*/
+    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_UDR) != RESET)
+    {
+      /* Disable TXE and ERR interrupt */
+      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
+
+      /* Set the error code and execute error callback*/
+      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
+    }
+
+    /* Set the I2S State ready */
+    hi2s->State = HAL_I2S_STATE_READY;
+
+    /* Call user error callback */
+#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
+    hi2s->ErrorCallback(hi2s);
+#else
+    HAL_I2S_ErrorCallback(hi2s);
+#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
+  }
+}
+
+/**
+  * @brief  Tx Transfer Half completed callbacks
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @retval None
+  */
+__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hi2s);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Tx Transfer completed callbacks
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @retval None
+  */
+__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hi2s);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_I2S_TxCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Rx Transfer half completed callbacks
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @retval None
+  */
+__weak void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hi2s);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_I2S_RxHalfCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Rx Transfer completed callbacks
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @retval None
+  */
+__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hi2s);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_I2S_RxCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  I2S error callbacks
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @retval None
+  */
+__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hi2s);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_I2S_ErrorCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup I2S_Exported_Functions_Group3 Peripheral State and Errors functions
+  *  @brief   Peripheral State functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### Peripheral State and Errors functions #####
+ ===============================================================================
+    [..]
+    This subsection permits to get in run-time the status of the peripheral
+    and the data flow.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Return the I2S state
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @retval HAL state
+  */
+HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
+{
+  return hi2s->State;
+}
+
+/**
+  * @brief  Return the I2S error code
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @retval I2S Error Code
+  */
+uint32_t HAL_I2S_GetError(I2S_HandleTypeDef *hi2s)
+{
+  return hi2s->ErrorCode;
+}
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup I2S_Private_Functions I2S Private Functions
+  * @{
+  */
+/**
+  * @brief  DMA I2S transmit process complete callback
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *                the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
+{
+  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
+
+  /* if DMA is configured in DMA_NORMAL Mode */
+  if (hdma->Init.Mode == DMA_NORMAL)
+  {
+    /* Disable Tx DMA Request */
+    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
+
+    hi2s->TxXferCount = 0U;
+    hi2s->State = HAL_I2S_STATE_READY;
+  }
+  /* Call user Tx complete callback */
+#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
+  hi2s->TxCpltCallback(hi2s);
+#else
+  HAL_I2S_TxCpltCallback(hi2s);
+#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA I2S transmit process half complete callback
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *                the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
+{
+  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
+
+  /* Call user Tx half complete callback */
+#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
+  hi2s->TxHalfCpltCallback(hi2s);
+#else
+  HAL_I2S_TxHalfCpltCallback(hi2s);
+#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA I2S receive process complete callback
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *                the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
+{
+  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
+
+  /* if DMA is configured in DMA_NORMAL Mode */
+  if (hdma->Init.Mode == DMA_NORMAL)
+  {
+    /* Disable Rx DMA Request */
+    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
+    hi2s->RxXferCount = 0U;
+    hi2s->State = HAL_I2S_STATE_READY;
+  }
+  /* Call user Rx complete callback */
+#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
+  hi2s->RxCpltCallback(hi2s);
+#else
+  HAL_I2S_RxCpltCallback(hi2s);
+#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA I2S receive process half complete callback
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *                the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
+{
+  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
+
+  /* Call user Rx half complete callback */
+#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
+  hi2s->RxHalfCpltCallback(hi2s);
+#else
+  HAL_I2S_RxHalfCpltCallback(hi2s);
+#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA I2S communication error callback
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *                the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void I2S_DMAError(DMA_HandleTypeDef *hdma)
+{
+  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
+
+  /* Disable Rx and Tx DMA Request */
+  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
+  hi2s->TxXferCount = 0U;
+  hi2s->RxXferCount = 0U;
+
+  hi2s->State = HAL_I2S_STATE_READY;
+
+  /* Set the error code and execute error callback*/
+  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
+  /* Call user error callback */
+#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
+  hi2s->ErrorCallback(hi2s);
+#else
+  HAL_I2S_ErrorCallback(hi2s);
+#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  Transmit an amount of data in non-blocking mode with Interrupt
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @retval None
+  */
+static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
+{
+  /* Transmit data */
+  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
+  hi2s->pTxBuffPtr++;
+  hi2s->TxXferCount--;
+
+  if (hi2s->TxXferCount == 0U)
+  {
+    /* Disable TXE and ERR interrupt */
+    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
+
+    hi2s->State = HAL_I2S_STATE_READY;
+    /* Call user Tx complete callback */
+#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
+    hi2s->TxCpltCallback(hi2s);
+#else
+    HAL_I2S_TxCpltCallback(hi2s);
+#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
+  }
+}
+
+/**
+  * @brief  Receive an amount of data in non-blocking mode with Interrupt
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @retval None
+  */
+static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
+{
+  /* Receive data */
+  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
+  hi2s->pRxBuffPtr++;
+  hi2s->RxXferCount--;
+
+  if (hi2s->RxXferCount == 0U)
+  {
+    /* Disable RXNE and ERR interrupt */
+    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
+
+    hi2s->State = HAL_I2S_STATE_READY;
+    /* Call user Rx complete callback */
+#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
+    hi2s->RxCpltCallback(hi2s);
+#else
+    HAL_I2S_RxCpltCallback(hi2s);
+#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
+  }
+}
+
+/**
+  * @brief  This function handles I2S Communication Timeout.
+  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
+  *         the configuration information for I2S module
+  * @param  Flag Flag checked
+  * @param  State Value of the flag expected
+  * @param  Timeout Duration of the timeout
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
+                                                       uint32_t Timeout)
+{
+  uint32_t tickstart;
+
+  /* Get tick */
+  tickstart = HAL_GetTick();
+
+  /* Wait until flag is set to status*/
+  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
+  {
+    if (Timeout != HAL_MAX_DELAY)
+    {
+      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
+      {
+        /* Set the I2S State ready */
+        hi2s->State = HAL_I2S_STATE_READY;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hi2s);
+
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+#endif /* SPI_I2S_SUPPORT */
+
+#endif /* HAL_I2S_MODULE_ENABLED */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_irda.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_irda.c
new file mode 100644
index 0000000..3a7d817
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_irda.c
@@ -0,0 +1,2996 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_irda.c
+  * @author  MCD Application Team
+  * @brief   IRDA HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the IrDA (Infrared Data Association) Peripheral
+  *          (IRDA)
+  *           + Initialization and de-initialization functions
+  *           + IO operation functions
+  *           + Peripheral State and Errors functions
+  *           + Peripheral Control functions
+  *
+  @verbatim
+  ==============================================================================
+                        ##### How to use this driver #####
+  ==============================================================================
+  [..]
+    The IRDA HAL driver can be used as follows:
+
+    (#) Declare a IRDA_HandleTypeDef handle structure (eg. IRDA_HandleTypeDef hirda).
+    (#) Initialize the IRDA low level resources by implementing the HAL_IRDA_MspInit() API
+        in setting the associated USART or UART in IRDA mode:
+        (++) Enable the USARTx/UARTx interface clock.
+        (++) USARTx/UARTx pins configuration:
+            (+++) Enable the clock for the USARTx/UARTx GPIOs.
+            (+++) Configure these USARTx/UARTx pins (TX as alternate function pull-up, RX as alternate function Input).
+        (++) NVIC configuration if you need to use interrupt process (HAL_IRDA_Transmit_IT()
+             and HAL_IRDA_Receive_IT() APIs):
+            (+++) Configure the USARTx/UARTx interrupt priority.
+            (+++) Enable the NVIC USARTx/UARTx IRQ handle.
+            (+++) The specific IRDA interrupts (Transmission complete interrupt,
+                  RXNE interrupt and Error Interrupts) will be managed using the macros
+                  __HAL_IRDA_ENABLE_IT() and __HAL_IRDA_DISABLE_IT() inside the transmit and receive process.
+
+        (++) DMA Configuration if you need to use DMA process (HAL_IRDA_Transmit_DMA()
+             and HAL_IRDA_Receive_DMA() APIs):
+            (+++) Declare a DMA handle structure for the Tx/Rx channel.
+            (+++) Enable the DMAx interface clock.
+            (+++) Configure the declared DMA handle structure with the required Tx/Rx parameters.
+            (+++) Configure the DMA Tx/Rx channel.
+            (+++) Associate the initialized DMA handle to the IRDA DMA Tx/Rx handle.
+            (+++) Configure the priority and enable the NVIC for the transfer
+                  complete interrupt on the DMA Tx/Rx channel.
+
+    (#) Program the Baud Rate, Word Length and Parity and Mode(Receiver/Transmitter),
+        the normal or low power mode and the clock prescaler in the hirda handle Init structure.
+
+    (#) Initialize the IRDA registers by calling the HAL_IRDA_Init() API:
+        (++) This API configures also the low level Hardware GPIO, CLOCK, CORTEX...etc)
+             by calling the customized HAL_IRDA_MspInit() API.
+
+         -@@- The specific IRDA interrupts (Transmission complete interrupt,
+             RXNE interrupt and Error Interrupts) will be managed using the macros
+             __HAL_IRDA_ENABLE_IT() and __HAL_IRDA_DISABLE_IT() inside the transmit and receive process.
+
+    (#) Three operation modes are available within this driver :
+
+     *** Polling mode IO operation ***
+     =================================
+     [..]
+       (+) Send an amount of data in blocking mode using HAL_IRDA_Transmit()
+       (+) Receive an amount of data in blocking mode using HAL_IRDA_Receive()
+
+     *** Interrupt mode IO operation ***
+     ===================================
+     [..]
+       (+) Send an amount of data in non-blocking mode using HAL_IRDA_Transmit_IT()
+       (+) At transmission end of transfer HAL_IRDA_TxCpltCallback() is executed and user can
+            add his own code by customization of function pointer HAL_IRDA_TxCpltCallback()
+       (+) Receive an amount of data in non-blocking mode using HAL_IRDA_Receive_IT()
+       (+) At reception end of transfer HAL_IRDA_RxCpltCallback() is executed and user can
+            add his own code by customization of function pointer HAL_IRDA_RxCpltCallback()
+       (+) In case of transfer Error, HAL_IRDA_ErrorCallback() function is executed and user can
+            add his own code by customization of function pointer HAL_IRDA_ErrorCallback()
+
+     *** DMA mode IO operation ***
+     ==============================
+     [..]
+       (+) Send an amount of data in non-blocking mode (DMA) using HAL_IRDA_Transmit_DMA()
+       (+) At transmission half of transfer HAL_IRDA_TxHalfCpltCallback() is executed and user can
+            add his own code by customization of function pointer HAL_IRDA_TxHalfCpltCallback()
+       (+) At transmission end of transfer HAL_IRDA_TxCpltCallback() is executed and user can
+            add his own code by customization of function pointer HAL_IRDA_TxCpltCallback()
+       (+) Receive an amount of data in non-blocking mode (DMA) using HAL_IRDA_Receive_DMA()
+       (+) At reception half of transfer HAL_IRDA_RxHalfCpltCallback() is executed and user can
+            add his own code by customization of function pointer HAL_IRDA_RxHalfCpltCallback()
+       (+) At reception end of transfer HAL_IRDA_RxCpltCallback() is executed and user can
+            add his own code by customization of function pointer HAL_IRDA_RxCpltCallback()
+       (+) In case of transfer Error, HAL_IRDA_ErrorCallback() function is executed and user can
+            add his own code by customization of function pointer HAL_IRDA_ErrorCallback()
+
+     *** IRDA HAL driver macros list ***
+     ====================================
+     [..]
+       Below the list of most used macros in IRDA HAL driver.
+
+       (+) __HAL_IRDA_ENABLE: Enable the IRDA peripheral
+       (+) __HAL_IRDA_DISABLE: Disable the IRDA peripheral
+       (+) __HAL_IRDA_GET_FLAG : Check whether the specified IRDA flag is set or not
+       (+) __HAL_IRDA_CLEAR_FLAG : Clear the specified IRDA pending flag
+       (+) __HAL_IRDA_ENABLE_IT: Enable the specified IRDA interrupt
+       (+) __HAL_IRDA_DISABLE_IT: Disable the specified IRDA interrupt
+       (+) __HAL_IRDA_GET_IT_SOURCE: Check whether or not the specified IRDA interrupt is enabled
+
+     [..]
+       (@) You can refer to the IRDA HAL driver header file for more useful macros
+
+    ##### Callback registration #####
+    ==================================
+
+    [..]
+    The compilation define USE_HAL_IRDA_REGISTER_CALLBACKS when set to 1
+    allows the user to configure dynamically the driver callbacks.
+
+    [..]
+    Use Function @ref HAL_IRDA_RegisterCallback() to register a user callback.
+    Function @ref HAL_IRDA_RegisterCallback() allows to register following callbacks:
+    (+) TxHalfCpltCallback        : Tx Half Complete Callback.
+    (+) TxCpltCallback            : Tx Complete Callback.
+    (+) RxHalfCpltCallback        : Rx Half Complete Callback.
+    (+) RxCpltCallback            : Rx Complete Callback.
+    (+) ErrorCallback             : Error Callback.
+    (+) AbortCpltCallback         : Abort Complete Callback.
+    (+) AbortTransmitCpltCallback : Abort Transmit Complete Callback.
+    (+) AbortReceiveCpltCallback  : Abort Receive Complete Callback.
+    (+) MspInitCallback           : IRDA MspInit.
+    (+) MspDeInitCallback         : IRDA MspDeInit.
+    This function takes as parameters the HAL peripheral handle, the Callback ID
+    and a pointer to the user callback function.
+
+    [..]
+    Use function @ref HAL_IRDA_UnRegisterCallback() to reset a callback to the default
+    weak (surcharged) function.
+    @ref HAL_IRDA_UnRegisterCallback() takes as parameters the HAL peripheral handle,
+    and the Callback ID.
+    This function allows to reset following callbacks:
+    (+) TxHalfCpltCallback        : Tx Half Complete Callback.
+    (+) TxCpltCallback            : Tx Complete Callback.
+    (+) RxHalfCpltCallback        : Rx Half Complete Callback.
+    (+) RxCpltCallback            : Rx Complete Callback.
+    (+) ErrorCallback             : Error Callback.
+    (+) AbortCpltCallback         : Abort Complete Callback.
+    (+) AbortTransmitCpltCallback : Abort Transmit Complete Callback.
+    (+) AbortReceiveCpltCallback  : Abort Receive Complete Callback.
+    (+) MspInitCallback           : IRDA MspInit.
+    (+) MspDeInitCallback         : IRDA MspDeInit.
+
+    [..]
+    By default, after the @ref HAL_IRDA_Init() and when the state is HAL_IRDA_STATE_RESET
+    all callbacks are set to the corresponding weak (surcharged) functions:
+    examples @ref HAL_IRDA_TxCpltCallback(), @ref HAL_IRDA_RxHalfCpltCallback().
+    Exception done for MspInit and MspDeInit functions that are respectively
+    reset to the legacy weak (surcharged) functions in the @ref HAL_IRDA_Init()
+    and @ref HAL_IRDA_DeInit() only when these callbacks are null (not registered beforehand).
+    If not, MspInit or MspDeInit are not null, the @ref HAL_IRDA_Init() and @ref HAL_IRDA_DeInit()
+    keep and use the user MspInit/MspDeInit callbacks (registered beforehand).
+
+    [..]
+    Callbacks can be registered/unregistered in HAL_IRDA_STATE_READY state only.
+    Exception done MspInit/MspDeInit that can be registered/unregistered
+    in HAL_IRDA_STATE_READY or HAL_IRDA_STATE_RESET state, thus registered (user)
+    MspInit/DeInit callbacks can be used during the Init/DeInit.
+    In that case first register the MspInit/MspDeInit user callbacks
+    using @ref HAL_IRDA_RegisterCallback() before calling @ref HAL_IRDA_DeInit()
+    or @ref HAL_IRDA_Init() function.
+
+    [..]
+    When The compilation define USE_HAL_IRDA_REGISTER_CALLBACKS is set to 0 or
+    not defined, the callback registration feature is not available
+    and weak (surcharged) callbacks are used.
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup IRDA IRDA
+  * @brief HAL IRDA module driver
+  * @{
+  */
+
+#ifdef HAL_IRDA_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @defgroup IRDA_Private_Constants IRDA Private Constants
+  * @{
+  */
+#define IRDA_TEACK_REACK_TIMEOUT            1000U                                   /*!< IRDA TX or RX enable acknowledge time-out value  */
+
+#define IRDA_CR1_FIELDS  ((uint32_t)(USART_CR1_M | USART_CR1_PCE \
+                                     | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE))  /*!< UART or USART CR1 fields of parameters set by IRDA_SetConfig API */
+
+#define USART_BRR_MIN    0x10U        /*!< USART BRR minimum authorized value */
+
+#define USART_BRR_MAX    0x0000FFFFU  /*!< USART BRR maximum authorized value */
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup IRDA_Private_Macros IRDA Private Macros
+  * @{
+  */
+/** @brief  BRR division operation to set BRR register in 16-bit oversampling mode.
+  * @param  __PCLK__ IRDA clock source.
+  * @param  __BAUD__ Baud rate set by the user.
+  * @param  __PRESCALER__ IRDA clock prescaler value.
+  * @retval Division result
+  */
+#define IRDA_DIV_SAMPLING16(__PCLK__, __BAUD__, __PRESCALER__)  ((((__PCLK__)/IRDAPrescTable[(__PRESCALER__)])\
+                                                                  + ((__BAUD__)/2U)) / (__BAUD__))
+/**
+  * @}
+  */
+
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/** @addtogroup IRDA_Private_Functions
+  * @{
+  */
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+void IRDA_InitCallbacksToDefault(IRDA_HandleTypeDef *hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */
+static HAL_StatusTypeDef IRDA_SetConfig(IRDA_HandleTypeDef *hirda);
+static HAL_StatusTypeDef IRDA_CheckIdleState(IRDA_HandleTypeDef *hirda);
+static HAL_StatusTypeDef IRDA_WaitOnFlagUntilTimeout(IRDA_HandleTypeDef *hirda, uint32_t Flag, FlagStatus Status,
+                                                     uint32_t Tickstart, uint32_t Timeout);
+static void IRDA_EndTxTransfer(IRDA_HandleTypeDef *hirda);
+static void IRDA_EndRxTransfer(IRDA_HandleTypeDef *hirda);
+static void IRDA_DMATransmitCplt(DMA_HandleTypeDef *hdma);
+static void IRDA_DMATransmitHalfCplt(DMA_HandleTypeDef *hdma);
+static void IRDA_DMAReceiveCplt(DMA_HandleTypeDef *hdma);
+static void IRDA_DMAReceiveHalfCplt(DMA_HandleTypeDef *hdma);
+static void IRDA_DMAError(DMA_HandleTypeDef *hdma);
+static void IRDA_DMAAbortOnError(DMA_HandleTypeDef *hdma);
+static void IRDA_DMATxAbortCallback(DMA_HandleTypeDef *hdma);
+static void IRDA_DMARxAbortCallback(DMA_HandleTypeDef *hdma);
+static void IRDA_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma);
+static void IRDA_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma);
+static void IRDA_Transmit_IT(IRDA_HandleTypeDef *hirda);
+static void IRDA_EndTransmit_IT(IRDA_HandleTypeDef *hirda);
+static void IRDA_Receive_IT(IRDA_HandleTypeDef *hirda);
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup IRDA_Exported_Functions IRDA Exported Functions
+  * @{
+  */
+
+/** @defgroup IRDA_Exported_Functions_Group1 Initialization and de-initialization functions
+  *  @brief    Initialization and Configuration functions
+  *
+@verbatim
+  ==============================================================================
+              ##### Initialization and Configuration functions #####
+  ==============================================================================
+  [..]
+  This subsection provides a set of functions allowing to initialize the USARTx
+  in asynchronous IRDA mode.
+  (+) For the asynchronous mode only these parameters can be configured:
+      (++) Baud Rate
+      (++) Word Length
+      (++) Parity: If the parity is enabled, then the MSB bit of the data written
+           in the data register is transmitted but is changed by the parity bit.
+      (++) Power mode
+      (++) Prescaler setting
+      (++) Receiver/transmitter modes
+
+  [..]
+  The HAL_IRDA_Init() API follows the USART asynchronous configuration procedures
+  (details for the procedures are available in reference manual).
+
+@endverbatim
+
+  Depending on the frame length defined by the M1 and M0 bits (7-bit,
+  8-bit or 9-bit), the possible IRDA frame formats are listed in the
+  following table.
+
+    Table 1. IRDA frame format.
+    +-----------------------------------------------------------------------+
+    |  M1 bit |  M0 bit |  PCE bit  |             IRDA frame                |
+    |---------|---------|-----------|---------------------------------------|
+    |    0    |    0    |    0      |    | SB |    8 bit data   | STB |     |
+    |---------|---------|-----------|---------------------------------------|
+    |    0    |    0    |    1      |    | SB | 7 bit data | PB | STB |     |
+    |---------|---------|-----------|---------------------------------------|
+    |    0    |    1    |    0      |    | SB |    9 bit data   | STB |     |
+    |---------|---------|-----------|---------------------------------------|
+    |    0    |    1    |    1      |    | SB | 8 bit data | PB | STB |     |
+    |---------|---------|-----------|---------------------------------------|
+    |    1    |    0    |    0      |    | SB |    7 bit data   | STB |     |
+    |---------|---------|-----------|---------------------------------------|
+    |    1    |    0    |    1      |    | SB | 6 bit data | PB | STB |     |
+    +-----------------------------------------------------------------------+
+
+  * @{
+  */
+
+/**
+  * @brief Initialize the IRDA mode according to the specified
+  *        parameters in the IRDA_InitTypeDef and initialize the associated handle.
+  * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_IRDA_Init(IRDA_HandleTypeDef *hirda)
+{
+  /* Check the IRDA handle allocation */
+  if (hirda == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the USART/UART associated to the IRDA handle */
+  assert_param(IS_IRDA_INSTANCE(hirda->Instance));
+
+  if (hirda->gState == HAL_IRDA_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    hirda->Lock = HAL_UNLOCKED;
+
+#if USE_HAL_IRDA_REGISTER_CALLBACKS == 1
+    IRDA_InitCallbacksToDefault(hirda);
+
+    if (hirda->MspInitCallback == NULL)
+    {
+      hirda->MspInitCallback = HAL_IRDA_MspInit;
+    }
+
+    /* Init the low level hardware */
+    hirda->MspInitCallback(hirda);
+#else
+    /* Init the low level hardware : GPIO, CLOCK */
+    HAL_IRDA_MspInit(hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */
+  }
+
+  hirda->gState = HAL_IRDA_STATE_BUSY;
+
+  /* Disable the Peripheral to update the configuration registers */
+  __HAL_IRDA_DISABLE(hirda);
+
+  /* Set the IRDA Communication parameters */
+  if (IRDA_SetConfig(hirda) == HAL_ERROR)
+  {
+    return HAL_ERROR;
+  }
+
+  /* In IRDA mode, the following bits must be kept cleared:
+  - LINEN, STOP and CLKEN bits in the USART_CR2 register,
+  - SCEN and HDSEL bits in the USART_CR3 register.*/
+  CLEAR_BIT(hirda->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN | USART_CR2_STOP));
+  CLEAR_BIT(hirda->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL));
+
+  /* set the UART/USART in IRDA mode */
+  hirda->Instance->CR3 |= USART_CR3_IREN;
+
+  /* Enable the Peripheral */
+  __HAL_IRDA_ENABLE(hirda);
+
+  /* TEACK and/or REACK to check before moving hirda->gState and hirda->RxState to Ready */
+  return (IRDA_CheckIdleState(hirda));
+}
+
+/**
+  * @brief DeInitialize the IRDA peripheral.
+  * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_IRDA_DeInit(IRDA_HandleTypeDef *hirda)
+{
+  /* Check the IRDA handle allocation */
+  if (hirda == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the USART/UART associated to the IRDA handle */
+  assert_param(IS_IRDA_INSTANCE(hirda->Instance));
+
+  hirda->gState = HAL_IRDA_STATE_BUSY;
+
+  /* DeInit the low level hardware */
+#if USE_HAL_IRDA_REGISTER_CALLBACKS == 1
+  if (hirda->MspDeInitCallback == NULL)
+  {
+    hirda->MspDeInitCallback = HAL_IRDA_MspDeInit;
+  }
+  /* DeInit the low level hardware */
+  hirda->MspDeInitCallback(hirda);
+#else
+  HAL_IRDA_MspDeInit(hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */
+  /* Disable the Peripheral */
+  __HAL_IRDA_DISABLE(hirda);
+
+  hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
+  hirda->gState    = HAL_IRDA_STATE_RESET;
+  hirda->RxState   = HAL_IRDA_STATE_RESET;
+
+  /* Process Unlock */
+  __HAL_UNLOCK(hirda);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Initialize the IRDA MSP.
+  * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @retval None
+  */
+__weak void HAL_IRDA_MspInit(IRDA_HandleTypeDef *hirda)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hirda);
+
+  /* NOTE: This function should not be modified, when the callback is needed,
+           the HAL_IRDA_MspInit can be implemented in the user file
+   */
+}
+
+/**
+  * @brief DeInitialize the IRDA MSP.
+  * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @retval None
+  */
+__weak void HAL_IRDA_MspDeInit(IRDA_HandleTypeDef *hirda)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hirda);
+
+  /* NOTE: This function should not be modified, when the callback is needed,
+           the HAL_IRDA_MspDeInit can be implemented in the user file
+   */
+}
+
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Register a User IRDA Callback
+  *         To be used instead of the weak predefined callback
+  * @param  hirda irda handle
+  * @param  CallbackID ID of the callback to be registered
+  *         This parameter can be one of the following values:
+  *           @arg @ref HAL_IRDA_TX_HALFCOMPLETE_CB_ID Tx Half Complete Callback ID
+  *           @arg @ref HAL_IRDA_TX_COMPLETE_CB_ID Tx Complete Callback ID
+  *           @arg @ref HAL_IRDA_RX_HALFCOMPLETE_CB_ID Rx Half Complete Callback ID
+  *           @arg @ref HAL_IRDA_RX_COMPLETE_CB_ID Rx Complete Callback ID
+  *           @arg @ref HAL_IRDA_ERROR_CB_ID Error Callback ID
+  *           @arg @ref HAL_IRDA_ABORT_COMPLETE_CB_ID Abort Complete Callback ID
+  *           @arg @ref HAL_IRDA_ABORT_TRANSMIT_COMPLETE_CB_ID Abort Transmit Complete Callback ID
+  *           @arg @ref HAL_IRDA_ABORT_RECEIVE_COMPLETE_CB_ID Abort Receive Complete Callback ID
+  *           @arg @ref HAL_IRDA_MSPINIT_CB_ID MspInit Callback ID
+  *           @arg @ref HAL_IRDA_MSPDEINIT_CB_ID MspDeInit Callback ID
+  * @param  pCallback pointer to the Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_IRDA_RegisterCallback(IRDA_HandleTypeDef *hirda, HAL_IRDA_CallbackIDTypeDef CallbackID,
+                                            pIRDA_CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hirda->ErrorCode |= HAL_IRDA_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+  /* Process locked */
+  __HAL_LOCK(hirda);
+
+  if (hirda->gState == HAL_IRDA_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case HAL_IRDA_TX_HALFCOMPLETE_CB_ID :
+        hirda->TxHalfCpltCallback = pCallback;
+        break;
+
+      case HAL_IRDA_TX_COMPLETE_CB_ID :
+        hirda->TxCpltCallback = pCallback;
+        break;
+
+      case HAL_IRDA_RX_HALFCOMPLETE_CB_ID :
+        hirda->RxHalfCpltCallback = pCallback;
+        break;
+
+      case HAL_IRDA_RX_COMPLETE_CB_ID :
+        hirda->RxCpltCallback = pCallback;
+        break;
+
+      case HAL_IRDA_ERROR_CB_ID :
+        hirda->ErrorCallback = pCallback;
+        break;
+
+      case HAL_IRDA_ABORT_COMPLETE_CB_ID :
+        hirda->AbortCpltCallback = pCallback;
+        break;
+
+      case HAL_IRDA_ABORT_TRANSMIT_COMPLETE_CB_ID :
+        hirda->AbortTransmitCpltCallback = pCallback;
+        break;
+
+      case HAL_IRDA_ABORT_RECEIVE_COMPLETE_CB_ID :
+        hirda->AbortReceiveCpltCallback = pCallback;
+        break;
+
+      case HAL_IRDA_MSPINIT_CB_ID :
+        hirda->MspInitCallback = pCallback;
+        break;
+
+      case HAL_IRDA_MSPDEINIT_CB_ID :
+        hirda->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hirda->ErrorCode |= HAL_IRDA_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (hirda->gState == HAL_IRDA_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_IRDA_MSPINIT_CB_ID :
+        hirda->MspInitCallback = pCallback;
+        break;
+
+      case HAL_IRDA_MSPDEINIT_CB_ID :
+        hirda->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hirda->ErrorCode |= HAL_IRDA_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hirda->ErrorCode |= HAL_IRDA_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hirda);
+
+  return status;
+}
+
+/**
+  * @brief  Unregister an IRDA callback
+  *         IRDA callback is redirected to the weak predefined callback
+  * @param  hirda irda handle
+  * @param  CallbackID ID of the callback to be unregistered
+  *         This parameter can be one of the following values:
+  *           @arg @ref HAL_IRDA_TX_HALFCOMPLETE_CB_ID Tx Half Complete Callback ID
+  *           @arg @ref HAL_IRDA_TX_COMPLETE_CB_ID Tx Complete Callback ID
+  *           @arg @ref HAL_IRDA_RX_HALFCOMPLETE_CB_ID Rx Half Complete Callback ID
+  *           @arg @ref HAL_IRDA_RX_COMPLETE_CB_ID Rx Complete Callback ID
+  *           @arg @ref HAL_IRDA_ERROR_CB_ID Error Callback ID
+  *           @arg @ref HAL_IRDA_ABORT_COMPLETE_CB_ID Abort Complete Callback ID
+  *           @arg @ref HAL_IRDA_ABORT_TRANSMIT_COMPLETE_CB_ID Abort Transmit Complete Callback ID
+  *           @arg @ref HAL_IRDA_ABORT_RECEIVE_COMPLETE_CB_ID Abort Receive Complete Callback ID
+  *           @arg @ref HAL_IRDA_MSPINIT_CB_ID MspInit Callback ID
+  *           @arg @ref HAL_IRDA_MSPDEINIT_CB_ID MspDeInit Callback ID
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_IRDA_UnRegisterCallback(IRDA_HandleTypeDef *hirda, HAL_IRDA_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hirda);
+
+  if (HAL_IRDA_STATE_READY == hirda->gState)
+  {
+    switch (CallbackID)
+    {
+      case HAL_IRDA_TX_HALFCOMPLETE_CB_ID :
+        hirda->TxHalfCpltCallback = HAL_IRDA_TxHalfCpltCallback;               /* Legacy weak  TxHalfCpltCallback    */
+        break;
+
+      case HAL_IRDA_TX_COMPLETE_CB_ID :
+        hirda->TxCpltCallback = HAL_IRDA_TxCpltCallback;                       /* Legacy weak TxCpltCallback         */
+        break;
+
+      case HAL_IRDA_RX_HALFCOMPLETE_CB_ID :
+        hirda->RxHalfCpltCallback = HAL_IRDA_RxHalfCpltCallback;               /* Legacy weak RxHalfCpltCallback     */
+        break;
+
+      case HAL_IRDA_RX_COMPLETE_CB_ID :
+        hirda->RxCpltCallback = HAL_IRDA_RxCpltCallback;                       /* Legacy weak RxCpltCallback         */
+        break;
+
+      case HAL_IRDA_ERROR_CB_ID :
+        hirda->ErrorCallback = HAL_IRDA_ErrorCallback;                         /* Legacy weak ErrorCallback          */
+        break;
+
+      case HAL_IRDA_ABORT_COMPLETE_CB_ID :
+        hirda->AbortCpltCallback = HAL_IRDA_AbortCpltCallback;                 /* Legacy weak AbortCpltCallback      */
+        break;
+
+      case HAL_IRDA_ABORT_TRANSMIT_COMPLETE_CB_ID :
+        hirda->AbortTransmitCpltCallback = HAL_IRDA_AbortTransmitCpltCallback; /* Legacy weak
+                                                                                  AbortTransmitCpltCallback          */
+        break;
+
+      case HAL_IRDA_ABORT_RECEIVE_COMPLETE_CB_ID :
+        hirda->AbortReceiveCpltCallback = HAL_IRDA_AbortReceiveCpltCallback;   /* Legacy weak
+                                                                                  AbortReceiveCpltCallback           */
+        break;
+
+      case HAL_IRDA_MSPINIT_CB_ID :
+        hirda->MspInitCallback = HAL_IRDA_MspInit;                             /* Legacy weak MspInitCallback        */
+        break;
+
+      case HAL_IRDA_MSPDEINIT_CB_ID :
+        hirda->MspDeInitCallback = HAL_IRDA_MspDeInit;                         /* Legacy weak MspDeInitCallback      */
+        break;
+
+      default :
+        /* Update the error code */
+        hirda->ErrorCode |= HAL_IRDA_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (HAL_IRDA_STATE_RESET == hirda->gState)
+  {
+    switch (CallbackID)
+    {
+      case HAL_IRDA_MSPINIT_CB_ID :
+        hirda->MspInitCallback = HAL_IRDA_MspInit;
+        break;
+
+      case HAL_IRDA_MSPDEINIT_CB_ID :
+        hirda->MspDeInitCallback = HAL_IRDA_MspDeInit;
+        break;
+
+      default :
+        /* Update the error code */
+        hirda->ErrorCode |= HAL_IRDA_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hirda->ErrorCode |= HAL_IRDA_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hirda);
+
+  return status;
+}
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @defgroup IRDA_Exported_Functions_Group2 IO operation functions
+  *  @brief   IRDA Transmit and Receive functions
+  *
+@verbatim
+ ===============================================================================
+                         ##### IO operation functions #####
+ ===============================================================================
+  [..]
+    This subsection provides a set of functions allowing to manage the IRDA data transfers.
+
+  [..]
+    IrDA is a half duplex communication protocol. If the Transmitter is busy, any data
+    on the IrDA receive line will be ignored by the IrDA decoder and if the Receiver
+    is busy, data on the TX from the USART to IrDA will not be encoded by IrDA.
+    While receiving data, transmission should be avoided as the data to be transmitted
+    could be corrupted.
+
+  [..]
+    (#) There are two modes of transfer:
+        (++) Blocking mode: the communication is performed in polling mode.
+             The HAL status of all data processing is returned by the same function
+             after finishing transfer.
+        (++) Non-Blocking mode: the communication is performed using Interrupts
+             or DMA, these API's return the HAL status.
+             The end of the data processing will be indicated through the
+             dedicated IRDA IRQ when using Interrupt mode or the DMA IRQ when
+             using DMA mode.
+             The HAL_IRDA_TxCpltCallback(), HAL_IRDA_RxCpltCallback() user callbacks
+             will be executed respectively at the end of the Transmit or Receive process
+             The HAL_IRDA_ErrorCallback() user callback will be executed when a communication error is detected
+
+    (#) Blocking mode APIs are :
+        (++) HAL_IRDA_Transmit()
+        (++) HAL_IRDA_Receive()
+
+    (#) Non Blocking mode APIs with Interrupt are :
+        (++) HAL_IRDA_Transmit_IT()
+        (++) HAL_IRDA_Receive_IT()
+        (++) HAL_IRDA_IRQHandler()
+
+    (#) Non Blocking mode functions with DMA are :
+        (++) HAL_IRDA_Transmit_DMA()
+        (++) HAL_IRDA_Receive_DMA()
+        (++) HAL_IRDA_DMAPause()
+        (++) HAL_IRDA_DMAResume()
+        (++) HAL_IRDA_DMAStop()
+
+    (#) A set of Transfer Complete Callbacks are provided in Non Blocking mode:
+        (++) HAL_IRDA_TxHalfCpltCallback()
+        (++) HAL_IRDA_TxCpltCallback()
+        (++) HAL_IRDA_RxHalfCpltCallback()
+        (++) HAL_IRDA_RxCpltCallback()
+        (++) HAL_IRDA_ErrorCallback()
+
+    (#) Non-Blocking mode transfers could be aborted using Abort API's :
+        (++) HAL_IRDA_Abort()
+        (++) HAL_IRDA_AbortTransmit()
+        (++) HAL_IRDA_AbortReceive()
+        (++) HAL_IRDA_Abort_IT()
+        (++) HAL_IRDA_AbortTransmit_IT()
+        (++) HAL_IRDA_AbortReceive_IT()
+
+    (#) For Abort services based on interrupts (HAL_IRDA_Abortxxx_IT), a set of Abort Complete Callbacks are provided:
+        (++) HAL_IRDA_AbortCpltCallback()
+        (++) HAL_IRDA_AbortTransmitCpltCallback()
+        (++) HAL_IRDA_AbortReceiveCpltCallback()
+
+    (#) In Non-Blocking mode transfers, possible errors are split into 2 categories.
+        Errors are handled as follows :
+        (++) Error is considered as Recoverable and non blocking : Transfer could go till end, but error severity is
+             to be evaluated by user : this concerns Frame Error, Parity Error or Noise Error
+             in Interrupt mode reception .
+             Received character is then retrieved and stored in Rx buffer, Error code is set to allow user
+             to identify error type, and HAL_IRDA_ErrorCallback() user callback is executed.
+             Transfer is kept ongoing on IRDA side.
+             If user wants to abort it, Abort services should be called by user.
+        (++) Error is considered as Blocking : Transfer could not be completed properly and is aborted.
+             This concerns Overrun Error In Interrupt mode reception and all errors in DMA mode.
+             Error code is set to allow user to identify error type, and
+             HAL_IRDA_ErrorCallback() user callback is executed.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief Send an amount of data in blocking mode.
+  * @note  When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *        the sent data is handled as a set of u16. In this case, Size must reflect the number
+  *        of u16 available through pData.
+  * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @param pData Pointer to data buffer (u8 or u16 data elements).
+  * @param Size Amount of data elements (u8 or u16) to be sent.
+  * @param Timeout Specify timeout value.
+  * @retval HAL status
+  */
+/**
+  * @note   When IRDA parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         address of user data buffer containing data to be sent, should be aligned on a half word frontier (16 bits)
+  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
+  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
+  */
+HAL_StatusTypeDef HAL_IRDA_Transmit(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size, uint32_t Timeout)
+{
+  uint8_t  *pdata8bits;
+  uint16_t *pdata16bits;
+  uint32_t tickstart;
+
+  /* Check that a Tx process is not already ongoing */
+  if (hirda->gState == HAL_IRDA_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return  HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
+       should be aligned on a u16 frontier, as data to be filled into TDR will be
+       handled through a u16 cast. */
+    if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
+    {
+      if ((((uint32_t)pData) & 1U) != 0U)
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hirda);
+
+    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
+    hirda->gState = HAL_IRDA_STATE_BUSY_TX;
+
+    /* Init tickstart for timeout management */
+    tickstart = HAL_GetTick();
+
+    hirda->TxXferSize = Size;
+    hirda->TxXferCount = Size;
+
+    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
+    if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
+    {
+      pdata8bits  = NULL;
+      pdata16bits = (uint16_t *) pData; /* Derogation R.11.3 */
+    }
+    else
+    {
+      pdata8bits  = pData;
+      pdata16bits = NULL;
+    }
+
+    while (hirda->TxXferCount > 0U)
+    {
+      hirda->TxXferCount--;
+
+      if (IRDA_WaitOnFlagUntilTimeout(hirda, IRDA_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
+      {
+        return HAL_TIMEOUT;
+      }
+      if (pdata8bits == NULL)
+      {
+        hirda->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
+        pdata16bits++;
+      }
+      else
+      {
+        hirda->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
+        pdata8bits++;
+      }
+    }
+
+    if (IRDA_WaitOnFlagUntilTimeout(hirda, IRDA_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
+    {
+      return HAL_TIMEOUT;
+    }
+
+    /* At end of Tx process, restore hirda->gState to Ready */
+    hirda->gState = HAL_IRDA_STATE_READY;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hirda);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Receive an amount of data in blocking mode.
+  * @note  When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *        the received data is handled as a set of u16. In this case, Size must reflect the number
+  *        of u16 available through pData.
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *                the configuration information for the specified IRDA module.
+  * @param pData Pointer to data buffer (u8 or u16 data elements).
+  * @param Size Amount of data elements (u8 or u16) to be received.
+  * @param Timeout Specify timeout value.
+  * @retval HAL status
+  */
+/**
+  * @note   When IRDA parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         address of user data buffer for storing data to be received, should be aligned on a half word frontier (16 bits)
+  *         (as received data will be handled using u16 pointer cast). Depending on compilation chain,
+  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
+  */
+HAL_StatusTypeDef HAL_IRDA_Receive(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size, uint32_t Timeout)
+{
+  uint8_t  *pdata8bits;
+  uint16_t *pdata16bits;
+  uint16_t uhMask;
+  uint32_t tickstart;
+
+  /* Check that a Rx process is not already ongoing */
+  if (hirda->RxState == HAL_IRDA_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return  HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
+       should be aligned on a u16 frontier, as data to be received from RDR will be
+       handled through a u16 cast. */
+    if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
+    {
+      if ((((uint32_t)pData) & 1U) != 0U)
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hirda);
+
+    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
+    hirda->RxState = HAL_IRDA_STATE_BUSY_RX;
+
+    /* Init tickstart for timeout management */
+    tickstart = HAL_GetTick();
+
+    hirda->RxXferSize = Size;
+    hirda->RxXferCount = Size;
+
+    /* Computation of the mask to apply to RDR register
+       of the UART associated to the IRDA */
+    IRDA_MASK_COMPUTATION(hirda);
+    uhMask = hirda->Mask;
+
+    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
+    if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
+    {
+      pdata8bits  = NULL;
+      pdata16bits = (uint16_t *) pData; /* Derogation R.11.3 */
+    }
+    else
+    {
+      pdata8bits  = pData;
+      pdata16bits = NULL;
+    }
+
+    /* Check data remaining to be received */
+    while (hirda->RxXferCount > 0U)
+    {
+      hirda->RxXferCount--;
+
+      if (IRDA_WaitOnFlagUntilTimeout(hirda, IRDA_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
+      {
+        return HAL_TIMEOUT;
+      }
+      if (pdata8bits == NULL)
+      {
+        *pdata16bits = (uint16_t)(hirda->Instance->RDR & uhMask);
+        pdata16bits++;
+      }
+      else
+      {
+        *pdata8bits = (uint8_t)(hirda->Instance->RDR & (uint8_t)uhMask);
+        pdata8bits++;
+      }
+    }
+
+    /* At end of Rx process, restore hirda->RxState to Ready */
+    hirda->RxState = HAL_IRDA_STATE_READY;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hirda);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Send an amount of data in interrupt mode.
+  * @note  When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *        the sent data is handled as a set of u16. In this case, Size must reflect the number
+  *        of u16 available through pData.
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *                the configuration information for the specified IRDA module.
+  * @param pData Pointer to data buffer (u8 or u16 data elements).
+  * @param Size Amount of data elements (u8 or u16) to be sent.
+  * @retval HAL status
+  */
+/**
+  * @note   When IRDA parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         address of user data buffer containing data to be sent, should be aligned on a half word frontier (16 bits)
+  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
+  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
+  */
+HAL_StatusTypeDef HAL_IRDA_Transmit_IT(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size)
+{
+  /* Check that a Tx process is not already ongoing */
+  if (hirda->gState == HAL_IRDA_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
+       should be aligned on a u16 frontier, as data to be filled into TDR will be
+       handled through a u16 cast. */
+    if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
+    {
+      if ((((uint32_t)pData) & 1U) != 0U)
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hirda);
+
+    hirda->pTxBuffPtr = pData;
+    hirda->TxXferSize = Size;
+    hirda->TxXferCount = Size;
+
+    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
+    hirda->gState = HAL_IRDA_STATE_BUSY_TX;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hirda);
+
+    /* Enable the IRDA Transmit Data Register Empty Interrupt */
+    SET_BIT(hirda->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Receive an amount of data in interrupt mode.
+  * @note  When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *        the received data is handled as a set of u16. In this case, Size must reflect the number
+  *        of u16 available through pData.
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *                the configuration information for the specified IRDA module.
+  * @param pData Pointer to data buffer (u8 or u16 data elements).
+  * @param Size Amount of data elements (u8 or u16) to be received.
+  * @retval HAL status
+  */
+/**
+  * @note   When IRDA parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         address of user data buffer for storing data to be received, should be aligned on a half word frontier (16 bits)
+  *         (as received data will be handled using u16 pointer cast). Depending on compilation chain,
+  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
+  */
+HAL_StatusTypeDef HAL_IRDA_Receive_IT(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size)
+{
+  /* Check that a Rx process is not already ongoing */
+  if (hirda->RxState == HAL_IRDA_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
+       should be aligned on a u16 frontier, as data to be received from RDR will be
+       handled through a u16 cast. */
+    if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
+    {
+      if ((((uint32_t)pData) & 1U) != 0U)
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hirda);
+
+    hirda->pRxBuffPtr = pData;
+    hirda->RxXferSize = Size;
+    hirda->RxXferCount = Size;
+
+    /* Computation of the mask to apply to the RDR register
+       of the UART associated to the IRDA */
+    IRDA_MASK_COMPUTATION(hirda);
+
+    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
+    hirda->RxState = HAL_IRDA_STATE_BUSY_RX;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hirda);
+
+    /* Enable the IRDA Parity Error and Data Register not empty Interrupts */
+    SET_BIT(hirda->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
+
+    /* Enable the IRDA Error Interrupt: (Frame error, noise error, overrun error) */
+    SET_BIT(hirda->Instance->CR3, USART_CR3_EIE);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Send an amount of data in DMA mode.
+  * @note  When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *        the sent data is handled as a set of u16. In this case, Size must reflect the number
+  *        of u16 available through pData.
+  * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @param pData pointer to data buffer (u8 or u16 data elements).
+  * @param Size Amount of data elements (u8 or u16) to be sent.
+  * @retval HAL status
+  */
+/**
+  * @note   When IRDA parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         address of user data buffer containing data to be sent, should be aligned on a half word frontier (16 bits)
+  *         (as sent data will be handled by DMA from halfword frontier). Depending on compilation chain,
+  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
+  */
+HAL_StatusTypeDef HAL_IRDA_Transmit_DMA(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size)
+{
+  /* Check that a Tx process is not already ongoing */
+  if (hirda->gState == HAL_IRDA_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
+       should be aligned on a u16 frontier, as data copy into TDR will be
+       handled by DMA from a u16 frontier. */
+    if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
+    {
+      if ((((uint32_t)pData) & 1U) != 0U)
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hirda);
+
+    hirda->pTxBuffPtr = pData;
+    hirda->TxXferSize = Size;
+    hirda->TxXferCount = Size;
+
+    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
+    hirda->gState = HAL_IRDA_STATE_BUSY_TX;
+
+    /* Set the IRDA DMA transfer complete callback */
+    hirda->hdmatx->XferCpltCallback = IRDA_DMATransmitCplt;
+
+    /* Set the IRDA DMA half transfer complete callback */
+    hirda->hdmatx->XferHalfCpltCallback = IRDA_DMATransmitHalfCplt;
+
+    /* Set the DMA error callback */
+    hirda->hdmatx->XferErrorCallback = IRDA_DMAError;
+
+    /* Set the DMA abort callback */
+    hirda->hdmatx->XferAbortCallback = NULL;
+
+    /* Enable the IRDA transmit DMA channel */
+    if (HAL_DMA_Start_IT(hirda->hdmatx, (uint32_t)hirda->pTxBuffPtr, (uint32_t)&hirda->Instance->TDR, Size) == HAL_OK)
+    {
+      /* Clear the TC flag in the ICR register */
+      __HAL_IRDA_CLEAR_FLAG(hirda, IRDA_CLEAR_TCF);
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hirda);
+
+      /* Enable the DMA transfer for transmit request by setting the DMAT bit
+         in the USART CR3 register */
+      SET_BIT(hirda->Instance->CR3, USART_CR3_DMAT);
+
+      return HAL_OK;
+    }
+    else
+    {
+      /* Set error code to DMA */
+      hirda->ErrorCode = HAL_IRDA_ERROR_DMA;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hirda);
+
+      /* Restore hirda->gState to ready */
+      hirda->gState = HAL_IRDA_STATE_READY;
+
+      return HAL_ERROR;
+    }
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Receive an amount of data in DMA mode.
+  * @note  When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *        the received data is handled as a set of u16. In this case, Size must reflect the number
+  *        of u16 available through pData.
+  * @note   When the IRDA parity is enabled (PCE = 1), the received data contains
+  *         the parity bit (MSB position).
+  * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @param pData Pointer to data buffer (u8 or u16 data elements).
+  * @param Size Amount of data elements (u8 or u16) to be received.
+  * @retval HAL status
+  */
+/**
+  * @note   When IRDA parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         address of user data buffer for storing data to be received, should be aligned on a half word frontier (16 bits)
+  *         (as received data will be handled by DMA from halfword frontier). Depending on compilation chain,
+  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
+  */
+HAL_StatusTypeDef HAL_IRDA_Receive_DMA(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size)
+{
+  /* Check that a Rx process is not already ongoing */
+  if (hirda->RxState == HAL_IRDA_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
+       should be aligned on a u16 frontier, as data copy from RDR will be
+       handled by DMA from a u16 frontier. */
+    if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
+    {
+      if ((((uint32_t)pData) & 1U) != 0U)
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hirda);
+
+    hirda->pRxBuffPtr = pData;
+    hirda->RxXferSize = Size;
+
+    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
+    hirda->RxState = HAL_IRDA_STATE_BUSY_RX;
+
+    /* Set the IRDA DMA transfer complete callback */
+    hirda->hdmarx->XferCpltCallback = IRDA_DMAReceiveCplt;
+
+    /* Set the IRDA DMA half transfer complete callback */
+    hirda->hdmarx->XferHalfCpltCallback = IRDA_DMAReceiveHalfCplt;
+
+    /* Set the DMA error callback */
+    hirda->hdmarx->XferErrorCallback = IRDA_DMAError;
+
+    /* Set the DMA abort callback */
+    hirda->hdmarx->XferAbortCallback = NULL;
+
+    /* Enable the DMA channel */
+    if (HAL_DMA_Start_IT(hirda->hdmarx, (uint32_t)&hirda->Instance->RDR, (uint32_t)hirda->pRxBuffPtr, Size) == HAL_OK)
+    {
+      /* Process Unlocked */
+      __HAL_UNLOCK(hirda);
+
+      /* Enable the UART Parity Error Interrupt */
+      SET_BIT(hirda->Instance->CR1, USART_CR1_PEIE);
+
+      /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
+      SET_BIT(hirda->Instance->CR3, USART_CR3_EIE);
+
+      /* Enable the DMA transfer for the receiver request by setting the DMAR bit
+         in the USART CR3 register */
+      SET_BIT(hirda->Instance->CR3, USART_CR3_DMAR);
+
+      return HAL_OK;
+    }
+    else
+    {
+      /* Set error code to DMA */
+      hirda->ErrorCode = HAL_IRDA_ERROR_DMA;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hirda);
+
+      /* Restore hirda->RxState to ready */
+      hirda->RxState = HAL_IRDA_STATE_READY;
+
+      return HAL_ERROR;
+    }
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+
+/**
+  * @brief Pause the DMA Transfer.
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *                the configuration information for the specified IRDA module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_IRDA_DMAPause(IRDA_HandleTypeDef *hirda)
+{
+  /* Process Locked */
+  __HAL_LOCK(hirda);
+
+  if (hirda->gState == HAL_IRDA_STATE_BUSY_TX)
+  {
+    if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAT))
+    {
+      /* Disable the IRDA DMA Tx request */
+      CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAT);
+    }
+  }
+  if (hirda->RxState == HAL_IRDA_STATE_BUSY_RX)
+  {
+    if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR))
+    {
+      /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
+      CLEAR_BIT(hirda->Instance->CR1, USART_CR1_PEIE);
+      CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);
+
+      /* Disable the IRDA DMA Rx request */
+      CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAR);
+    }
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hirda);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Resume the DMA Transfer.
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_IRDA_DMAResume(IRDA_HandleTypeDef *hirda)
+{
+  /* Process Locked */
+  __HAL_LOCK(hirda);
+
+  if (hirda->gState == HAL_IRDA_STATE_BUSY_TX)
+  {
+    /* Enable the IRDA DMA Tx request */
+    SET_BIT(hirda->Instance->CR3, USART_CR3_DMAT);
+  }
+  if (hirda->RxState == HAL_IRDA_STATE_BUSY_RX)
+  {
+    /* Clear the Overrun flag before resuming the Rx transfer*/
+    __HAL_IRDA_CLEAR_OREFLAG(hirda);
+
+    /* Re-enable PE and ERR (Frame error, noise error, overrun error) interrupts */
+    SET_BIT(hirda->Instance->CR1, USART_CR1_PEIE);
+    SET_BIT(hirda->Instance->CR3, USART_CR3_EIE);
+
+    /* Enable the IRDA DMA Rx request */
+    SET_BIT(hirda->Instance->CR3, USART_CR3_DMAR);
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hirda);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Stop the DMA Transfer.
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_IRDA_DMAStop(IRDA_HandleTypeDef *hirda)
+{
+  /* The Lock is not implemented on this API to allow the user application
+     to call the HAL IRDA API under callbacks HAL_IRDA_TxCpltCallback() / HAL_IRDA_RxCpltCallback() /
+     HAL_IRDA_TxHalfCpltCallback / HAL_IRDA_RxHalfCpltCallback:
+     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
+     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
+     the stream and the corresponding call back is executed. */
+
+  /* Stop IRDA DMA Tx request if ongoing */
+  if (hirda->gState == HAL_IRDA_STATE_BUSY_TX)
+  {
+    if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAT))
+    {
+      CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAT);
+
+      /* Abort the IRDA DMA Tx channel */
+      if (hirda->hdmatx != NULL)
+      {
+        if (HAL_DMA_Abort(hirda->hdmatx) != HAL_OK)
+        {
+          if (HAL_DMA_GetError(hirda->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
+          {
+            /* Set error code to DMA */
+            hirda->ErrorCode = HAL_IRDA_ERROR_DMA;
+
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+
+      IRDA_EndTxTransfer(hirda);
+    }
+  }
+
+  /* Stop IRDA DMA Rx request if ongoing */
+  if (hirda->RxState == HAL_IRDA_STATE_BUSY_RX)
+  {
+    if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR))
+    {
+      CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAR);
+
+      /* Abort the IRDA DMA Rx channel */
+      if (hirda->hdmarx != NULL)
+      {
+        if (HAL_DMA_Abort(hirda->hdmarx) != HAL_OK)
+        {
+          if (HAL_DMA_GetError(hirda->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
+          {
+            /* Set error code to DMA */
+            hirda->ErrorCode = HAL_IRDA_ERROR_DMA;
+
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+
+      IRDA_EndRxTransfer(hirda);
+    }
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing transfers (blocking mode).
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified UART module.
+  * @note   This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable IRDA Interrupts (Tx and Rx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_IRDA_Abort(IRDA_HandleTypeDef *hirda)
+{
+  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
+  CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | \
+                                   USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
+  CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);
+
+  /* Disable the IRDA DMA Tx request if enabled */
+  if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAT))
+  {
+    CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAT);
+
+    /* Abort the IRDA DMA Tx channel : use blocking DMA Abort API (no callback) */
+    if (hirda->hdmatx != NULL)
+    {
+      /* Set the IRDA DMA Abort callback to Null.
+         No call back execution at end of DMA abort procedure */
+      hirda->hdmatx->XferAbortCallback = NULL;
+
+      if (HAL_DMA_Abort(hirda->hdmatx) != HAL_OK)
+      {
+        if (HAL_DMA_GetError(hirda->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
+        {
+          /* Set error code to DMA */
+          hirda->ErrorCode = HAL_IRDA_ERROR_DMA;
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  /* Disable the IRDA DMA Rx request if enabled */
+  if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR))
+  {
+    CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAR);
+
+    /* Abort the IRDA DMA Rx channel : use blocking DMA Abort API (no callback) */
+    if (hirda->hdmarx != NULL)
+    {
+      /* Set the IRDA DMA Abort callback to Null.
+         No call back execution at end of DMA abort procedure */
+      hirda->hdmarx->XferAbortCallback = NULL;
+
+      if (HAL_DMA_Abort(hirda->hdmarx) != HAL_OK)
+      {
+        if (HAL_DMA_GetError(hirda->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
+        {
+          /* Set error code to DMA */
+          hirda->ErrorCode = HAL_IRDA_ERROR_DMA;
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  /* Reset Tx and Rx transfer counters */
+  hirda->TxXferCount = 0U;
+  hirda->RxXferCount = 0U;
+
+  /* Clear the Error flags in the ICR register */
+  __HAL_IRDA_CLEAR_FLAG(hirda, IRDA_CLEAR_OREF | IRDA_CLEAR_NEF | IRDA_CLEAR_PEF | IRDA_CLEAR_FEF);
+
+  /* Restore hirda->gState and hirda->RxState to Ready */
+  hirda->gState  = HAL_IRDA_STATE_READY;
+  hirda->RxState = HAL_IRDA_STATE_READY;
+
+  /* Reset Handle ErrorCode to No Error */
+  hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing Transmit transfer (blocking mode).
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified UART module.
+  * @note   This procedure could be used for aborting any ongoing Tx transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable IRDA Interrupts (Tx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_IRDA_AbortTransmit(IRDA_HandleTypeDef *hirda)
+{
+  /* Disable TXEIE and TCIE interrupts */
+  CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
+
+  /* Disable the IRDA DMA Tx request if enabled */
+  if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAT))
+  {
+    CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAT);
+
+    /* Abort the IRDA DMA Tx channel : use blocking DMA Abort API (no callback) */
+    if (hirda->hdmatx != NULL)
+    {
+      /* Set the IRDA DMA Abort callback to Null.
+         No call back execution at end of DMA abort procedure */
+      hirda->hdmatx->XferAbortCallback = NULL;
+
+      if (HAL_DMA_Abort(hirda->hdmatx) != HAL_OK)
+      {
+        if (HAL_DMA_GetError(hirda->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
+        {
+          /* Set error code to DMA */
+          hirda->ErrorCode = HAL_IRDA_ERROR_DMA;
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  /* Reset Tx transfer counter */
+  hirda->TxXferCount = 0U;
+
+  /* Restore hirda->gState to Ready */
+  hirda->gState = HAL_IRDA_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing Receive transfer (blocking mode).
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified UART module.
+  * @note   This procedure could be used for aborting any ongoing Rx transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable IRDA Interrupts (Rx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_IRDA_AbortReceive(IRDA_HandleTypeDef *hirda)
+{
+  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
+  CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
+  CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);
+
+  /* Disable the IRDA DMA Rx request if enabled */
+  if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR))
+  {
+    CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAR);
+
+    /* Abort the IRDA DMA Rx channel : use blocking DMA Abort API (no callback) */
+    if (hirda->hdmarx != NULL)
+    {
+      /* Set the IRDA DMA Abort callback to Null.
+         No call back execution at end of DMA abort procedure */
+      hirda->hdmarx->XferAbortCallback = NULL;
+
+      if (HAL_DMA_Abort(hirda->hdmarx) != HAL_OK)
+      {
+        if (HAL_DMA_GetError(hirda->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
+        {
+          /* Set error code to DMA */
+          hirda->ErrorCode = HAL_IRDA_ERROR_DMA;
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  /* Reset Rx transfer counter */
+  hirda->RxXferCount = 0U;
+
+  /* Clear the Error flags in the ICR register */
+  __HAL_IRDA_CLEAR_FLAG(hirda, IRDA_CLEAR_OREF | IRDA_CLEAR_NEF | IRDA_CLEAR_PEF | IRDA_CLEAR_FEF);
+
+  /* Restore hirda->RxState to Ready */
+  hirda->RxState = HAL_IRDA_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing transfers (Interrupt mode).
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified UART module.
+  * @note   This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable IRDA Interrupts (Tx and Rx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  *           - At abort completion, call user abort complete callback
+  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
+  *         considered as completed only when user abort complete callback is executed (not when exiting function).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_IRDA_Abort_IT(IRDA_HandleTypeDef *hirda)
+{
+  uint32_t abortcplt = 1U;
+
+  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
+  CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | \
+                                   USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
+  CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);
+
+  /* If DMA Tx and/or DMA Rx Handles are associated to IRDA Handle, DMA Abort complete callbacks should be initialised
+     before any call to DMA Abort functions */
+  /* DMA Tx Handle is valid */
+  if (hirda->hdmatx != NULL)
+  {
+    /* Set DMA Abort Complete callback if IRDA DMA Tx request if enabled.
+       Otherwise, set it to NULL */
+    if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAT))
+    {
+      hirda->hdmatx->XferAbortCallback = IRDA_DMATxAbortCallback;
+    }
+    else
+    {
+      hirda->hdmatx->XferAbortCallback = NULL;
+    }
+  }
+  /* DMA Rx Handle is valid */
+  if (hirda->hdmarx != NULL)
+  {
+    /* Set DMA Abort Complete callback if IRDA DMA Rx request if enabled.
+       Otherwise, set it to NULL */
+    if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR))
+    {
+      hirda->hdmarx->XferAbortCallback = IRDA_DMARxAbortCallback;
+    }
+    else
+    {
+      hirda->hdmarx->XferAbortCallback = NULL;
+    }
+  }
+
+  /* Disable the IRDA DMA Tx request if enabled */
+  if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAT))
+  {
+    /* Disable DMA Tx at UART level */
+    CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAT);
+
+    /* Abort the IRDA DMA Tx channel : use non blocking DMA Abort API (callback) */
+    if (hirda->hdmatx != NULL)
+    {
+      /* IRDA Tx DMA Abort callback has already been initialised :
+         will lead to call HAL_IRDA_AbortCpltCallback() at end of DMA abort procedure */
+
+      /* Abort DMA TX */
+      if (HAL_DMA_Abort_IT(hirda->hdmatx) != HAL_OK)
+      {
+        hirda->hdmatx->XferAbortCallback = NULL;
+      }
+      else
+      {
+        abortcplt = 0U;
+      }
+    }
+  }
+
+  /* Disable the IRDA DMA Rx request if enabled */
+  if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR))
+  {
+    CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAR);
+
+    /* Abort the IRDA DMA Rx channel : use non blocking DMA Abort API (callback) */
+    if (hirda->hdmarx != NULL)
+    {
+      /* IRDA Rx DMA Abort callback has already been initialised :
+         will lead to call HAL_IRDA_AbortCpltCallback() at end of DMA abort procedure */
+
+      /* Abort DMA RX */
+      if (HAL_DMA_Abort_IT(hirda->hdmarx) != HAL_OK)
+      {
+        hirda->hdmarx->XferAbortCallback = NULL;
+        abortcplt = 1U;
+      }
+      else
+      {
+        abortcplt = 0U;
+      }
+    }
+  }
+
+  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
+  if (abortcplt == 1U)
+  {
+    /* Reset Tx and Rx transfer counters */
+    hirda->TxXferCount = 0U;
+    hirda->RxXferCount = 0U;
+
+    /* Reset errorCode */
+    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
+
+    /* Clear the Error flags in the ICR register */
+    __HAL_IRDA_CLEAR_FLAG(hirda, IRDA_CLEAR_OREF | IRDA_CLEAR_NEF | IRDA_CLEAR_PEF | IRDA_CLEAR_FEF);
+
+    /* Restore hirda->gState and hirda->RxState to Ready */
+    hirda->gState  = HAL_IRDA_STATE_READY;
+    hirda->RxState = HAL_IRDA_STATE_READY;
+
+    /* As no DMA to be aborted, call directly user Abort complete callback */
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+    /* Call registered Abort complete callback */
+    hirda->AbortCpltCallback(hirda);
+#else
+    /* Call legacy weak Abort complete callback */
+    HAL_IRDA_AbortCpltCallback(hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing Transmit transfer (Interrupt mode).
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified UART module.
+  * @note   This procedure could be used for aborting any ongoing Tx transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable IRDA Interrupts (Tx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  *           - At abort completion, call user abort complete callback
+  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
+  *         considered as completed only when user abort complete callback is executed (not when exiting function).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_IRDA_AbortTransmit_IT(IRDA_HandleTypeDef *hirda)
+{
+  /* Disable TXEIE and TCIE interrupts */
+  CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
+
+  /* Disable the IRDA DMA Tx request if enabled */
+  if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAT))
+  {
+    CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAT);
+
+    /* Abort the IRDA DMA Tx channel : use non blocking DMA Abort API (callback) */
+    if (hirda->hdmatx != NULL)
+    {
+      /* Set the IRDA DMA Abort callback :
+         will lead to call HAL_IRDA_AbortCpltCallback() at end of DMA abort procedure */
+      hirda->hdmatx->XferAbortCallback = IRDA_DMATxOnlyAbortCallback;
+
+      /* Abort DMA TX */
+      if (HAL_DMA_Abort_IT(hirda->hdmatx) != HAL_OK)
+      {
+        /* Call Directly hirda->hdmatx->XferAbortCallback function in case of error */
+        hirda->hdmatx->XferAbortCallback(hirda->hdmatx);
+      }
+    }
+    else
+    {
+      /* Reset Tx transfer counter */
+      hirda->TxXferCount = 0U;
+
+      /* Restore hirda->gState to Ready */
+      hirda->gState = HAL_IRDA_STATE_READY;
+
+      /* As no DMA to be aborted, call directly user Abort complete callback */
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+      /* Call registered Abort Transmit Complete Callback */
+      hirda->AbortTransmitCpltCallback(hirda);
+#else
+      /* Call legacy weak Abort Transmit Complete Callback */
+      HAL_IRDA_AbortTransmitCpltCallback(hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
+    }
+  }
+  else
+  {
+    /* Reset Tx transfer counter */
+    hirda->TxXferCount = 0U;
+
+    /* Restore hirda->gState to Ready */
+    hirda->gState = HAL_IRDA_STATE_READY;
+
+    /* As no DMA to be aborted, call directly user Abort complete callback */
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+    /* Call registered Abort Transmit Complete Callback */
+    hirda->AbortTransmitCpltCallback(hirda);
+#else
+    /* Call legacy weak Abort Transmit Complete Callback */
+    HAL_IRDA_AbortTransmitCpltCallback(hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing Receive transfer (Interrupt mode).
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified UART module.
+  * @note   This procedure could be used for aborting any ongoing Rx transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable IRDA Interrupts (Rx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  *           - At abort completion, call user abort complete callback
+  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
+  *         considered as completed only when user abort complete callback is executed (not when exiting function).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_IRDA_AbortReceive_IT(IRDA_HandleTypeDef *hirda)
+{
+  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
+  CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
+  CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);
+
+  /* Disable the IRDA DMA Rx request if enabled */
+  if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR))
+  {
+    CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAR);
+
+    /* Abort the IRDA DMA Rx channel : use non blocking DMA Abort API (callback) */
+    if (hirda->hdmarx != NULL)
+    {
+      /* Set the IRDA DMA Abort callback :
+         will lead to call HAL_IRDA_AbortCpltCallback() at end of DMA abort procedure */
+      hirda->hdmarx->XferAbortCallback = IRDA_DMARxOnlyAbortCallback;
+
+      /* Abort DMA RX */
+      if (HAL_DMA_Abort_IT(hirda->hdmarx) != HAL_OK)
+      {
+        /* Call Directly hirda->hdmarx->XferAbortCallback function in case of error */
+        hirda->hdmarx->XferAbortCallback(hirda->hdmarx);
+      }
+    }
+    else
+    {
+      /* Reset Rx transfer counter */
+      hirda->RxXferCount = 0U;
+
+      /* Clear the Error flags in the ICR register */
+      __HAL_IRDA_CLEAR_FLAG(hirda, IRDA_CLEAR_OREF | IRDA_CLEAR_NEF | IRDA_CLEAR_PEF | IRDA_CLEAR_FEF);
+
+      /* Restore hirda->RxState to Ready */
+      hirda->RxState = HAL_IRDA_STATE_READY;
+
+      /* As no DMA to be aborted, call directly user Abort complete callback */
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+      /* Call registered Abort Receive Complete Callback */
+      hirda->AbortReceiveCpltCallback(hirda);
+#else
+      /* Call legacy weak Abort Receive Complete Callback */
+      HAL_IRDA_AbortReceiveCpltCallback(hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
+    }
+  }
+  else
+  {
+    /* Reset Rx transfer counter */
+    hirda->RxXferCount = 0U;
+
+    /* Clear the Error flags in the ICR register */
+    __HAL_IRDA_CLEAR_FLAG(hirda, IRDA_CLEAR_OREF | IRDA_CLEAR_NEF | IRDA_CLEAR_PEF | IRDA_CLEAR_FEF);
+
+    /* Restore hirda->RxState to Ready */
+    hirda->RxState = HAL_IRDA_STATE_READY;
+
+    /* As no DMA to be aborted, call directly user Abort complete callback */
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+    /* Call registered Abort Receive Complete Callback */
+    hirda->AbortReceiveCpltCallback(hirda);
+#else
+    /* Call legacy weak Abort Receive Complete Callback */
+    HAL_IRDA_AbortReceiveCpltCallback(hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Handle IRDA interrupt request.
+  * @param hirda  Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @retval None
+  */
+void HAL_IRDA_IRQHandler(IRDA_HandleTypeDef *hirda)
+{
+  uint32_t isrflags   = READ_REG(hirda->Instance->ISR);
+  uint32_t cr1its     = READ_REG(hirda->Instance->CR1);
+  uint32_t cr3its;
+  uint32_t errorflags;
+  uint32_t errorcode;
+
+  /* If no error occurs */
+  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
+  if (errorflags == 0U)
+  {
+    /* IRDA in mode Receiver ---------------------------------------------------*/
+    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U) && ((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U))
+    {
+      IRDA_Receive_IT(hirda);
+      return;
+    }
+  }
+
+  /* If some errors occur */
+  cr3its = READ_REG(hirda->Instance->CR3);
+  if ((errorflags != 0U)
+      && (((cr3its & USART_CR3_EIE) != 0U)
+          || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U)))
+  {
+    /* IRDA parity error interrupt occurred -------------------------------------*/
+    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
+    {
+      __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_PEF);
+
+      hirda->ErrorCode |= HAL_IRDA_ERROR_PE;
+    }
+
+    /* IRDA frame error interrupt occurred --------------------------------------*/
+    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
+    {
+      __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_FEF);
+
+      hirda->ErrorCode |= HAL_IRDA_ERROR_FE;
+    }
+
+    /* IRDA noise error interrupt occurred --------------------------------------*/
+    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
+    {
+      __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_NEF);
+
+      hirda->ErrorCode |= HAL_IRDA_ERROR_NE;
+    }
+
+    /* IRDA Over-Run interrupt occurred -----------------------------------------*/
+    if (((isrflags & USART_ISR_ORE) != 0U) &&
+        (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) || ((cr3its & USART_CR3_EIE) != 0U)))
+    {
+      __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_OREF);
+
+      hirda->ErrorCode |= HAL_IRDA_ERROR_ORE;
+    }
+
+    /* Call IRDA Error Call back function if need be --------------------------*/
+    if (hirda->ErrorCode != HAL_IRDA_ERROR_NONE)
+    {
+      /* IRDA in mode Receiver ---------------------------------------------------*/
+      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U) && ((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U))
+      {
+        IRDA_Receive_IT(hirda);
+      }
+
+      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
+         consider error as blocking */
+      errorcode = hirda->ErrorCode;
+      if ((HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR)) ||
+          ((errorcode & HAL_IRDA_ERROR_ORE) != 0U))
+      {
+        /* Blocking error : transfer is aborted
+           Set the IRDA state ready to be able to start again the process,
+           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
+        IRDA_EndRxTransfer(hirda);
+
+        /* Disable the IRDA DMA Rx request if enabled */
+        if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR))
+        {
+          CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAR);
+
+          /* Abort the IRDA DMA Rx channel */
+          if (hirda->hdmarx != NULL)
+          {
+            /* Set the IRDA DMA Abort callback :
+               will lead to call HAL_IRDA_ErrorCallback() at end of DMA abort procedure */
+            hirda->hdmarx->XferAbortCallback = IRDA_DMAAbortOnError;
+
+            /* Abort DMA RX */
+            if (HAL_DMA_Abort_IT(hirda->hdmarx) != HAL_OK)
+            {
+              /* Call Directly hirda->hdmarx->XferAbortCallback function in case of error */
+              hirda->hdmarx->XferAbortCallback(hirda->hdmarx);
+            }
+          }
+          else
+          {
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+            /* Call registered user error callback */
+            hirda->ErrorCallback(hirda);
+#else
+            /* Call legacy weak user error callback */
+            HAL_IRDA_ErrorCallback(hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
+          }
+        }
+        else
+        {
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+          /* Call registered user error callback */
+          hirda->ErrorCallback(hirda);
+#else
+          /* Call legacy weak user error callback */
+          HAL_IRDA_ErrorCallback(hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
+        }
+      }
+      else
+      {
+        /* Non Blocking error : transfer could go on.
+           Error is notified to user through user error callback */
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+        /* Call registered user error callback */
+        hirda->ErrorCallback(hirda);
+#else
+        /* Call legacy weak user error callback */
+        HAL_IRDA_ErrorCallback(hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
+        hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
+      }
+    }
+    return;
+
+  } /* End if some error occurs */
+
+  /* IRDA in mode Transmitter ------------------------------------------------*/
+  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U) && ((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U))
+  {
+    IRDA_Transmit_IT(hirda);
+    return;
+  }
+
+  /* IRDA in mode Transmitter (transmission end) -----------------------------*/
+  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
+  {
+    IRDA_EndTransmit_IT(hirda);
+    return;
+  }
+
+}
+
+/**
+  * @brief  Tx Transfer completed callback.
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @retval None
+  */
+__weak void HAL_IRDA_TxCpltCallback(IRDA_HandleTypeDef *hirda)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hirda);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_IRDA_TxCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  Tx Half Transfer completed callback.
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified USART module.
+  * @retval None
+  */
+__weak void HAL_IRDA_TxHalfCpltCallback(IRDA_HandleTypeDef *hirda)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hirda);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_IRDA_TxHalfCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  Rx Transfer completed callback.
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @retval None
+  */
+__weak void HAL_IRDA_RxCpltCallback(IRDA_HandleTypeDef *hirda)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hirda);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_IRDA_RxCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  Rx Half Transfer complete callback.
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @retval None
+  */
+__weak void HAL_IRDA_RxHalfCpltCallback(IRDA_HandleTypeDef *hirda)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hirda);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_IRDA_RxHalfCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  IRDA error callback.
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @retval None
+  */
+__weak void HAL_IRDA_ErrorCallback(IRDA_HandleTypeDef *hirda)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hirda);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_IRDA_ErrorCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  IRDA Abort Complete callback.
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @retval None
+  */
+__weak void HAL_IRDA_AbortCpltCallback(IRDA_HandleTypeDef *hirda)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hirda);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_IRDA_AbortCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  IRDA Abort Complete callback.
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @retval None
+  */
+__weak void HAL_IRDA_AbortTransmitCpltCallback(IRDA_HandleTypeDef *hirda)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hirda);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_IRDA_AbortTransmitCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  IRDA Abort Receive Complete callback.
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @retval None
+  */
+__weak void HAL_IRDA_AbortReceiveCpltCallback(IRDA_HandleTypeDef *hirda)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hirda);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_IRDA_AbortReceiveCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup IRDA_Exported_Functions_Group4 Peripheral State and Error functions
+  *  @brief   IRDA State and Errors functions
+  *
+@verbatim
+  ==============================================================================
+            ##### Peripheral State and Error functions #####
+  ==============================================================================
+  [..]
+    This subsection provides a set of functions allowing to return the State of IrDA
+    communication process and also return Peripheral Errors occurred during communication process
+     (+) HAL_IRDA_GetState() API can be helpful to check in run-time the state
+         of the IRDA peripheral handle.
+     (+) HAL_IRDA_GetError() checks in run-time errors that could occur during
+         communication.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief Return the IRDA handle state.
+  * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *                the configuration information for the specified IRDA module.
+  * @retval HAL state
+  */
+HAL_IRDA_StateTypeDef HAL_IRDA_GetState(IRDA_HandleTypeDef *hirda)
+{
+  /* Return IRDA handle state */
+  uint32_t temp1;
+  uint32_t temp2;
+  temp1 = (uint32_t)hirda->gState;
+  temp2 = (uint32_t)hirda->RxState;
+
+  return (HAL_IRDA_StateTypeDef)(temp1 | temp2);
+}
+
+/**
+  * @brief Return the IRDA handle error code.
+  * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @retval IRDA Error Code
+  */
+uint32_t HAL_IRDA_GetError(IRDA_HandleTypeDef *hirda)
+{
+  return hirda->ErrorCode;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @defgroup IRDA_Private_Functions IRDA Private Functions
+  * @{
+  */
+
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Initialize the callbacks to their default values.
+  * @param  hirda IRDA handle.
+  * @retval none
+  */
+void IRDA_InitCallbacksToDefault(IRDA_HandleTypeDef *hirda)
+{
+  /* Init the IRDA Callback settings */
+  hirda->TxHalfCpltCallback        = HAL_IRDA_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
+  hirda->TxCpltCallback            = HAL_IRDA_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
+  hirda->RxHalfCpltCallback        = HAL_IRDA_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
+  hirda->RxCpltCallback            = HAL_IRDA_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
+  hirda->ErrorCallback             = HAL_IRDA_ErrorCallback;             /* Legacy weak ErrorCallback             */
+  hirda->AbortCpltCallback         = HAL_IRDA_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
+  hirda->AbortTransmitCpltCallback = HAL_IRDA_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
+  hirda->AbortReceiveCpltCallback  = HAL_IRDA_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
+
+}
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */
+
+/**
+  * @brief Configure the IRDA peripheral.
+  * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef IRDA_SetConfig(IRDA_HandleTypeDef *hirda)
+{
+  uint32_t tmpreg;
+  IRDA_ClockSourceTypeDef clocksource;
+  HAL_StatusTypeDef ret = HAL_OK;
+  static const uint16_t IRDAPrescTable[12] = {1U, 2U, 4U, 6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U};
+  uint32_t pclk;
+
+  /* Check the communication parameters */
+  assert_param(IS_IRDA_BAUDRATE(hirda->Init.BaudRate));
+  assert_param(IS_IRDA_WORD_LENGTH(hirda->Init.WordLength));
+  assert_param(IS_IRDA_PARITY(hirda->Init.Parity));
+  assert_param(IS_IRDA_TX_RX_MODE(hirda->Init.Mode));
+  assert_param(IS_IRDA_PRESCALER(hirda->Init.Prescaler));
+  assert_param(IS_IRDA_POWERMODE(hirda->Init.PowerMode));
+  assert_param(IS_IRDA_CLOCKPRESCALER(hirda->Init.ClockPrescaler));
+
+  /*-------------------------- USART CR1 Configuration -----------------------*/
+  /* Configure the IRDA Word Length, Parity and transfer Mode:
+     Set the M bits according to hirda->Init.WordLength value
+     Set PCE and PS bits according to hirda->Init.Parity value
+     Set TE and RE bits according to hirda->Init.Mode value */
+  tmpreg = (uint32_t)hirda->Init.WordLength | hirda->Init.Parity | hirda->Init.Mode ;
+
+  MODIFY_REG(hirda->Instance->CR1, IRDA_CR1_FIELDS, tmpreg);
+
+  /*-------------------------- USART CR3 Configuration -----------------------*/
+  MODIFY_REG(hirda->Instance->CR3, USART_CR3_IRLP, hirda->Init.PowerMode);
+
+  /*--------------------- USART clock PRESC Configuration ----------------*/
+  /* Configure
+  * - IRDA Clock Prescaler: set PRESCALER according to hirda->Init.ClockPrescaler value */
+  MODIFY_REG(hirda->Instance->PRESC, USART_PRESC_PRESCALER, hirda->Init.ClockPrescaler);
+
+  /*-------------------------- USART GTPR Configuration ----------------------*/
+  MODIFY_REG(hirda->Instance->GTPR, (uint16_t)USART_GTPR_PSC, (uint16_t)hirda->Init.Prescaler);
+
+  /*-------------------------- USART BRR Configuration -----------------------*/
+  IRDA_GETCLOCKSOURCE(hirda, clocksource);
+  tmpreg =   0U;
+  switch (clocksource)
+  {
+    case IRDA_CLOCKSOURCE_PCLK1:
+      pclk = HAL_RCC_GetPCLK1Freq();
+      tmpreg = (uint16_t)(IRDA_DIV_SAMPLING16(pclk, hirda->Init.BaudRate, hirda->Init.ClockPrescaler));
+      break;
+    case IRDA_CLOCKSOURCE_HSI:
+      tmpreg = (uint16_t)(IRDA_DIV_SAMPLING16(HSI_VALUE, hirda->Init.BaudRate, hirda->Init.ClockPrescaler));
+      break;
+    case IRDA_CLOCKSOURCE_SYSCLK:
+      pclk = HAL_RCC_GetSysClockFreq();
+      tmpreg = (uint16_t)(IRDA_DIV_SAMPLING16(pclk, hirda->Init.BaudRate, hirda->Init.ClockPrescaler));
+      break;
+    case IRDA_CLOCKSOURCE_LSE:
+      tmpreg = (uint16_t)(IRDA_DIV_SAMPLING16((uint32_t)LSE_VALUE, hirda->Init.BaudRate, hirda->Init.ClockPrescaler));
+      break;
+    default:
+      ret = HAL_ERROR;
+      break;
+  }
+
+  /* USARTDIV must be greater than or equal to 0d16 */
+  if ((tmpreg >= USART_BRR_MIN) && (tmpreg <= USART_BRR_MAX))
+  {
+    hirda->Instance->BRR = tmpreg;
+  }
+  else
+  {
+    ret = HAL_ERROR;
+  }
+
+  return ret;
+}
+
+/**
+  * @brief Check the IRDA Idle State.
+  * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef IRDA_CheckIdleState(IRDA_HandleTypeDef *hirda)
+{
+  uint32_t tickstart;
+
+  /* Initialize the IRDA ErrorCode */
+  hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
+
+  /* Init tickstart for timeout management */
+  tickstart = HAL_GetTick();
+
+  /* Check if the Transmitter is enabled */
+  if ((hirda->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
+  {
+    /* Wait until TEACK flag is set */
+    if (IRDA_WaitOnFlagUntilTimeout(hirda, USART_ISR_TEACK, RESET, tickstart, IRDA_TEACK_REACK_TIMEOUT) != HAL_OK)
+    {
+      /* Timeout occurred */
+      return HAL_TIMEOUT;
+    }
+  }
+  /* Check if the Receiver is enabled */
+  if ((hirda->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
+  {
+    /* Wait until REACK flag is set */
+    if (IRDA_WaitOnFlagUntilTimeout(hirda, USART_ISR_REACK, RESET, tickstart, IRDA_TEACK_REACK_TIMEOUT) != HAL_OK)
+    {
+      /* Timeout occurred */
+      return HAL_TIMEOUT;
+    }
+  }
+
+  /* Initialize the IRDA state*/
+  hirda->gState  = HAL_IRDA_STATE_READY;
+  hirda->RxState = HAL_IRDA_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hirda);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Handle IRDA Communication Timeout.
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @param  Flag Specifies the IRDA flag to check.
+  * @param  Status Flag status (SET or RESET)
+  * @param  Tickstart Tick start value
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef IRDA_WaitOnFlagUntilTimeout(IRDA_HandleTypeDef *hirda, uint32_t Flag, FlagStatus Status,
+                                                     uint32_t Tickstart, uint32_t Timeout)
+{
+  /* Wait until flag is set */
+  while ((__HAL_IRDA_GET_FLAG(hirda, Flag) ? SET : RESET) == Status)
+  {
+    /* Check for the Timeout */
+    if (Timeout != HAL_MAX_DELAY)
+    {
+      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
+      {
+        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
+           interrupts for the interrupt process */
+        CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
+        CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);
+
+        hirda->gState  = HAL_IRDA_STATE_READY;
+        hirda->RxState = HAL_IRDA_STATE_READY;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hirda);
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  End ongoing Tx transfer on IRDA peripheral (following error detection or Transmit completion).
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @retval None
+  */
+static void IRDA_EndTxTransfer(IRDA_HandleTypeDef *hirda)
+{
+  /* Disable TXEIE and TCIE interrupts */
+  CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
+
+  /* At end of Tx process, restore hirda->gState to Ready */
+  hirda->gState = HAL_IRDA_STATE_READY;
+}
+
+
+/**
+  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @retval None
+  */
+static void IRDA_EndRxTransfer(IRDA_HandleTypeDef *hirda)
+{
+  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
+  CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
+  CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);
+
+  /* At end of Rx process, restore hirda->RxState to Ready */
+  hirda->RxState = HAL_IRDA_STATE_READY;
+}
+
+
+/**
+  * @brief  DMA IRDA transmit process complete callback.
+  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *              the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void IRDA_DMATransmitCplt(DMA_HandleTypeDef *hdma)
+{
+  IRDA_HandleTypeDef *hirda = (IRDA_HandleTypeDef *)(hdma->Parent);
+
+  /* DMA Normal mode */
+  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
+  {
+    hirda->TxXferCount = 0U;
+
+    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
+       in the IRDA CR3 register */
+    CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAT);
+
+    /* Enable the IRDA Transmit Complete Interrupt */
+    SET_BIT(hirda->Instance->CR1, USART_CR1_TCIE);
+  }
+  /* DMA Circular mode */
+  else
+  {
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+    /* Call registered Tx complete callback */
+    hirda->TxCpltCallback(hirda);
+#else
+    /* Call legacy weak Tx complete callback */
+    HAL_IRDA_TxCpltCallback(hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
+  }
+
+}
+
+/**
+  * @brief  DMA IRDA transmit process half complete callback.
+  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *              the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void IRDA_DMATransmitHalfCplt(DMA_HandleTypeDef *hdma)
+{
+  IRDA_HandleTypeDef *hirda = (IRDA_HandleTypeDef *)(hdma->Parent);
+
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+  /* Call registered Tx Half complete callback */
+  hirda->TxHalfCpltCallback(hirda);
+#else
+  /* Call legacy weak Tx complete callback */
+  HAL_IRDA_TxHalfCpltCallback(hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
+}
+
+/**
+  * @brief  DMA IRDA receive process complete callback.
+  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *               the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void IRDA_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
+{
+  IRDA_HandleTypeDef *hirda = (IRDA_HandleTypeDef *)(hdma->Parent);
+
+  /* DMA Normal mode */
+  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
+  {
+    hirda->RxXferCount = 0U;
+
+    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
+    CLEAR_BIT(hirda->Instance->CR1, USART_CR1_PEIE);
+    CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);
+
+    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
+       in the IRDA CR3 register */
+    CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAR);
+
+    /* At end of Rx process, restore hirda->RxState to Ready */
+    hirda->RxState = HAL_IRDA_STATE_READY;
+  }
+
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+  /* Call registered Rx complete callback */
+  hirda->RxCpltCallback(hirda);
+#else
+  /* Call legacy weak Rx complete callback */
+  HAL_IRDA_RxCpltCallback(hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief DMA IRDA receive process half complete callback.
+  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *              the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void IRDA_DMAReceiveHalfCplt(DMA_HandleTypeDef *hdma)
+{
+  IRDA_HandleTypeDef *hirda = (IRDA_HandleTypeDef *)(hdma->Parent);
+
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+  /*Call registered Rx Half complete callback*/
+  hirda->RxHalfCpltCallback(hirda);
+#else
+  /* Call legacy weak Rx Half complete callback */
+  HAL_IRDA_RxHalfCpltCallback(hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
+}
+
+/**
+  * @brief DMA IRDA communication error callback.
+  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *              the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void IRDA_DMAError(DMA_HandleTypeDef *hdma)
+{
+  IRDA_HandleTypeDef *hirda = (IRDA_HandleTypeDef *)(hdma->Parent);
+
+  /* Stop IRDA DMA Tx request if ongoing */
+  if (hirda->gState == HAL_IRDA_STATE_BUSY_TX)
+  {
+    if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAT))
+    {
+      hirda->TxXferCount = 0U;
+      IRDA_EndTxTransfer(hirda);
+    }
+  }
+
+  /* Stop IRDA DMA Rx request if ongoing */
+  if (hirda->RxState == HAL_IRDA_STATE_BUSY_RX)
+  {
+    if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR))
+    {
+      hirda->RxXferCount = 0U;
+      IRDA_EndRxTransfer(hirda);
+    }
+  }
+
+  hirda->ErrorCode |= HAL_IRDA_ERROR_DMA;
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+  /* Call registered user error callback */
+  hirda->ErrorCallback(hirda);
+#else
+  /* Call legacy weak user error callback */
+  HAL_IRDA_ErrorCallback(hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
+}
+
+/**
+  * @brief  DMA IRDA communication abort callback, when initiated by HAL services on Error
+  *         (To be called at end of DMA Abort procedure following error occurrence).
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void IRDA_DMAAbortOnError(DMA_HandleTypeDef *hdma)
+{
+  IRDA_HandleTypeDef *hirda = (IRDA_HandleTypeDef *)(hdma->Parent);
+  hirda->RxXferCount = 0U;
+  hirda->TxXferCount = 0U;
+
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+  /* Call registered user error callback */
+  hirda->ErrorCallback(hirda);
+#else
+  /* Call legacy weak user error callback */
+  HAL_IRDA_ErrorCallback(hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
+}
+
+/**
+  * @brief  DMA IRDA Tx communication abort callback, when initiated by user
+  *         (To be called at end of DMA Tx Abort procedure following user abort request).
+  * @note   When this callback is executed, User Abort complete call back is called only if no
+  *         Abort still ongoing for Rx DMA Handle.
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void IRDA_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
+{
+  IRDA_HandleTypeDef *hirda = (IRDA_HandleTypeDef *)(hdma->Parent);
+
+  hirda->hdmatx->XferAbortCallback = NULL;
+
+  /* Check if an Abort process is still ongoing */
+  if (hirda->hdmarx != NULL)
+  {
+    if (hirda->hdmarx->XferAbortCallback != NULL)
+    {
+      return;
+    }
+  }
+
+  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
+  hirda->TxXferCount = 0U;
+  hirda->RxXferCount = 0U;
+
+  /* Reset errorCode */
+  hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
+
+  /* Clear the Error flags in the ICR register */
+  __HAL_IRDA_CLEAR_FLAG(hirda, IRDA_CLEAR_OREF | IRDA_CLEAR_NEF | IRDA_CLEAR_PEF | IRDA_CLEAR_FEF);
+
+  /* Restore hirda->gState and hirda->RxState to Ready */
+  hirda->gState  = HAL_IRDA_STATE_READY;
+  hirda->RxState = HAL_IRDA_STATE_READY;
+
+  /* Call user Abort complete callback */
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+  /* Call registered Abort complete callback */
+  hirda->AbortCpltCallback(hirda);
+#else
+  /* Call legacy weak Abort complete callback */
+  HAL_IRDA_AbortCpltCallback(hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
+}
+
+
+/**
+  * @brief  DMA IRDA Rx communication abort callback, when initiated by user
+  *         (To be called at end of DMA Rx Abort procedure following user abort request).
+  * @note   When this callback is executed, User Abort complete call back is called only if no
+  *         Abort still ongoing for Tx DMA Handle.
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void IRDA_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
+{
+  IRDA_HandleTypeDef *hirda = (IRDA_HandleTypeDef *)(hdma->Parent);
+
+  hirda->hdmarx->XferAbortCallback = NULL;
+
+  /* Check if an Abort process is still ongoing */
+  if (hirda->hdmatx != NULL)
+  {
+    if (hirda->hdmatx->XferAbortCallback != NULL)
+    {
+      return;
+    }
+  }
+
+  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
+  hirda->TxXferCount = 0U;
+  hirda->RxXferCount = 0U;
+
+  /* Reset errorCode */
+  hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
+
+  /* Clear the Error flags in the ICR register */
+  __HAL_IRDA_CLEAR_FLAG(hirda, IRDA_CLEAR_OREF | IRDA_CLEAR_NEF | IRDA_CLEAR_PEF | IRDA_CLEAR_FEF);
+
+  /* Restore hirda->gState and hirda->RxState to Ready */
+  hirda->gState  = HAL_IRDA_STATE_READY;
+  hirda->RxState = HAL_IRDA_STATE_READY;
+
+  /* Call user Abort complete callback */
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+  /* Call registered Abort complete callback */
+  hirda->AbortCpltCallback(hirda);
+#else
+  /* Call legacy weak Abort complete callback */
+  HAL_IRDA_AbortCpltCallback(hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
+}
+
+
+/**
+  * @brief  DMA IRDA Tx communication abort callback, when initiated by user by a call to
+  *         HAL_IRDA_AbortTransmit_IT API (Abort only Tx transfer)
+  *         (This callback is executed at end of DMA Tx Abort procedure following user abort request,
+  *         and leads to user Tx Abort Complete callback execution).
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void IRDA_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
+{
+  IRDA_HandleTypeDef *hirda = (IRDA_HandleTypeDef *)(hdma->Parent);
+
+  hirda->TxXferCount = 0U;
+
+  /* Restore hirda->gState to Ready */
+  hirda->gState = HAL_IRDA_STATE_READY;
+
+  /* Call user Abort complete callback */
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+  /* Call registered Abort Transmit Complete Callback */
+  hirda->AbortTransmitCpltCallback(hirda);
+#else
+  /* Call legacy weak Abort Transmit Complete Callback */
+  HAL_IRDA_AbortTransmitCpltCallback(hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
+}
+
+/**
+  * @brief  DMA IRDA Rx communication abort callback, when initiated by user by a call to
+  *         HAL_IRDA_AbortReceive_IT API (Abort only Rx transfer)
+  *         (This callback is executed at end of DMA Rx Abort procedure following user abort request,
+  *         and leads to user Rx Abort Complete callback execution).
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void IRDA_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
+{
+  IRDA_HandleTypeDef *hirda = (IRDA_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  hirda->RxXferCount = 0U;
+
+  /* Clear the Error flags in the ICR register */
+  __HAL_IRDA_CLEAR_FLAG(hirda, IRDA_CLEAR_OREF | IRDA_CLEAR_NEF | IRDA_CLEAR_PEF | IRDA_CLEAR_FEF);
+
+  /* Restore hirda->RxState to Ready */
+  hirda->RxState = HAL_IRDA_STATE_READY;
+
+  /* Call user Abort complete callback */
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+  /* Call registered Abort Receive Complete Callback */
+  hirda->AbortReceiveCpltCallback(hirda);
+#else
+  /* Call legacy weak Abort Receive Complete Callback */
+  HAL_IRDA_AbortReceiveCpltCallback(hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
+}
+
+/**
+  * @brief  Send an amount of data in interrupt mode.
+  * @note   Function is called under interruption only, once
+  *         interruptions have been enabled by HAL_IRDA_Transmit_IT().
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @retval None
+  */
+static void IRDA_Transmit_IT(IRDA_HandleTypeDef *hirda)
+{
+  uint16_t *tmp;
+
+  /* Check that a Tx process is ongoing */
+  if (hirda->gState == HAL_IRDA_STATE_BUSY_TX)
+  {
+    if (hirda->TxXferCount == 0U)
+    {
+      /* Disable the IRDA Transmit Data Register Empty Interrupt */
+      CLEAR_BIT(hirda->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
+
+      /* Enable the IRDA Transmit Complete Interrupt */
+      SET_BIT(hirda->Instance->CR1, USART_CR1_TCIE);
+    }
+    else
+    {
+      if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
+      {
+        tmp = (uint16_t *) hirda->pTxBuffPtr; /* Derogation R.11.3 */
+        hirda->Instance->TDR = (uint16_t)(*tmp & 0x01FFU);
+        hirda->pTxBuffPtr += 2U;
+      }
+      else
+      {
+        hirda->Instance->TDR = (uint8_t)(*hirda->pTxBuffPtr & 0xFFU);
+        hirda->pTxBuffPtr++;
+      }
+      hirda->TxXferCount--;
+    }
+  }
+}
+
+/**
+  * @brief  Wrap up transmission in non-blocking mode.
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @retval None
+  */
+static void IRDA_EndTransmit_IT(IRDA_HandleTypeDef *hirda)
+{
+  /* Disable the IRDA Transmit Complete Interrupt */
+  CLEAR_BIT(hirda->Instance->CR1, USART_CR1_TCIE);
+
+  /* Tx process is ended, restore hirda->gState to Ready */
+  hirda->gState = HAL_IRDA_STATE_READY;
+
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+  /* Call registered Tx complete callback */
+  hirda->TxCpltCallback(hirda);
+#else
+  /* Call legacy weak Tx complete callback */
+  HAL_IRDA_TxCpltCallback(hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
+}
+
+/**
+  * @brief  Receive an amount of data in interrupt mode.
+  * @note   Function is called under interruption only, once
+  *         interruptions have been enabled by HAL_IRDA_Receive_IT()
+  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
+  *               the configuration information for the specified IRDA module.
+  * @retval None
+  */
+static void IRDA_Receive_IT(IRDA_HandleTypeDef *hirda)
+{
+  uint16_t *tmp;
+  uint16_t  uhMask = hirda->Mask;
+  uint16_t  uhdata;
+
+  /* Check that a Rx process is ongoing */
+  if (hirda->RxState == HAL_IRDA_STATE_BUSY_RX)
+  {
+    uhdata = (uint16_t) READ_REG(hirda->Instance->RDR);
+    if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
+    {
+      tmp = (uint16_t *) hirda->pRxBuffPtr; /* Derogation R.11.3 */
+      *tmp = (uint16_t)(uhdata & uhMask);
+      hirda->pRxBuffPtr  += 2U;
+    }
+    else
+    {
+      *hirda->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
+      hirda->pRxBuffPtr++;
+    }
+
+    hirda->RxXferCount--;
+    if (hirda->RxXferCount == 0U)
+    {
+      /* Disable the IRDA Parity Error Interrupt and RXNE interrupt */
+      CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
+
+      /* Disable the IRDA Error Interrupt: (Frame error, noise error, overrun error) */
+      CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);
+
+      /* Rx process is completed, restore hirda->RxState to Ready */
+      hirda->RxState = HAL_IRDA_STATE_READY;
+
+#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
+      /* Call registered Rx complete callback */
+      hirda->RxCpltCallback(hirda);
+#else
+      /* Call legacy weak Rx complete callback */
+      HAL_IRDA_RxCpltCallback(hirda);
+#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */
+    }
+  }
+  else
+  {
+    /* Clear RXNE interrupt flag */
+    __HAL_IRDA_SEND_REQ(hirda, IRDA_RXDATA_FLUSH_REQUEST);
+  }
+}
+
+/**
+  * @}
+  */
+
+#endif /* HAL_IRDA_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_iwdg.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_iwdg.c
new file mode 100644
index 0000000..49c8d71
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_iwdg.c
@@ -0,0 +1,285 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_iwdg.c
+  * @author  MCD Application Team
+  * @brief   IWDG HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Independent Watchdog (IWDG) peripheral:
+  *           + Initialization and Start functions
+  *           + IO operation functions
+  *
+  @verbatim
+  ==============================================================================
+                    ##### IWDG Generic features #####
+  ==============================================================================
+  [..]
+    (+) The IWDG can be started by either software or hardware (configurable
+        through option byte).
+
+    (+) The IWDG is clocked by the Low-Speed Internal clock (LSI) and thus stays
+        active even if the main clock fails.
+
+    (+) Once the IWDG is started, the LSI is forced ON and both cannot be
+        disabled. The counter starts counting down from the reset value (0xFFF).
+        When it reaches the end of count value (0x000) a reset signal is
+        generated (IWDG reset).
+
+    (+) Whenever the key value 0x0000 AAAA is written in the IWDG_KR register,
+        the IWDG_RLR value is reloaded into the counter and the watchdog reset
+        is prevented.
+
+    (+) The IWDG is implemented in the VDD voltage domain that is still functional
+        in STOP and STANDBY mode (IWDG reset can wake up the CPU from STANDBY).
+        IWDGRST flag in RCC_CSR register can be used to inform when an IWDG
+        reset occurs.
+
+    (+) Debug mode: When the microcontroller enters debug mode (core halted),
+        the IWDG counter either continues to work normally or stops, depending
+        on DBG_IWDG_STOP configuration bit in DBG module, accessible through
+        __HAL_DBGMCU_FREEZE_IWDG() and __HAL_DBGMCU_UNFREEZE_IWDG() macros.
+
+    [..] Min-max timeout value @32KHz (LSI): ~125us / ~32.7s
+         The IWDG timeout may vary due to LSI clock frequency dispersion.
+         STM32G0xx devices provide the capability to measure the LSI clock
+         frequency (LSI clock is internally connected to TIM16 CH1 input capture).
+         The measured value can be used to have an IWDG timeout with an
+         acceptable accuracy.
+
+    [..] Default timeout value (necessary for IWDG_SR status register update):
+         Constant LSI_VALUE is defined based on the nominal LSI clock frequency.
+         This frequency being subject to variations as mentioned above, the
+         default timeout value (defined through constant HAL_IWDG_DEFAULT_TIMEOUT
+         below) may become too short or too long.
+         In such cases, this default timeout value can be tuned by redefining
+         the constant LSI_VALUE at user-application level (based, for instance,
+         on the measured LSI clock frequency as explained above).
+
+                     ##### How to use this driver #####
+  ==============================================================================
+  [..]
+    (#) Use IWDG using HAL_IWDG_Init() function to :
+      (++) Enable instance by writing Start keyword in IWDG_KEY register. LSI
+           clock is forced ON and IWDG counter starts counting down.
+      (++) Enable write access to configuration registers:
+          IWDG_PR, IWDG_RLR and IWDG_WINR.
+      (++) Configure the IWDG prescaler and counter reload value. This reload
+           value will be loaded in the IWDG counter each time the watchdog is
+           reloaded, then the IWDG will start counting down from this value.
+      (++) Depending on window parameter:
+        (+++) If Window Init parameter is same as Window register value,
+             nothing more is done but reload counter value in order to exit
+             function with exact time base.
+        (+++) Else modify Window register. This will automatically reload
+             watchdog counter.
+      (++) Wait for status flags to be reset.
+
+    (#) Then the application program must refresh the IWDG counter at regular
+        intervals during normal operation to prevent an MCU reset, using
+        HAL_IWDG_Refresh() function.
+
+     *** IWDG HAL driver macros list ***
+     ====================================
+     [..]
+       Below the list of most used macros in IWDG HAL driver:
+      (+) __HAL_IWDG_START: Enable the IWDG peripheral
+      (+) __HAL_IWDG_RELOAD_COUNTER: Reloads IWDG counter with value defined in
+          the reload register
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+#ifdef HAL_IWDG_MODULE_ENABLED
+/** @addtogroup IWDG
+  * @brief IWDG HAL module driver.
+  * @{
+  */
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @defgroup IWDG_Private_Defines IWDG Private Defines
+  * @{
+  */
+/* Status register needs up to 5 LSI clock periods divided by the clock
+   prescaler to be updated. The number of LSI clock periods is upper-rounded to
+   6 for the timeout value calculation.
+   The timeout value is calculated using the highest prescaler (256) and
+   the LSI_VALUE constant. The value of this constant can be changed by the user
+   to take into account possible LSI clock period variations.
+   The timeout value is multiplied by 1000 to be converted in milliseconds.
+   LSI startup time is also considered here by adding LSI_STARTUP_TIMEOUT
+   converted in milliseconds. */
+#define HAL_IWDG_DEFAULT_TIMEOUT        (((6UL * 256UL * 1000UL) / LSI_VALUE) + ((LSI_STARTUP_TIME / 1000UL) + 1UL))
+#define IWDG_KERNEL_UPDATE_FLAGS        (IWDG_SR_WVU | IWDG_SR_RVU | IWDG_SR_PVU)
+/**
+  * @}
+  */
+
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+
+/** @addtogroup IWDG_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup IWDG_Exported_Functions_Group1
+  *  @brief    Initialization and Start functions.
+  *
+@verbatim
+ ===============================================================================
+          ##### Initialization and Start functions #####
+ ===============================================================================
+ [..]  This section provides functions allowing to:
+      (+) Initialize the IWDG according to the specified parameters in the
+          IWDG_InitTypeDef of associated handle.
+      (+) Manage Window option.
+      (+) Once initialization is performed in HAL_IWDG_Init function, Watchdog
+          is reloaded in order to exit function with correct time base.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Initialize the IWDG according to the specified parameters in the
+  *         IWDG_InitTypeDef and start watchdog. Before exiting function,
+  *         watchdog is refreshed in order to have correct time base.
+  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
+  *                the configuration information for the specified IWDG module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
+{
+  uint32_t tickstart;
+
+  /* Check the IWDG handle allocation */
+  if (hiwdg == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
+  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
+  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
+  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));
+
+  /* Enable IWDG. LSI is turned on automatically */
+  __HAL_IWDG_START(hiwdg);
+
+  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
+  0x5555 in KR */
+  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
+
+  /* Write to IWDG registers the Prescaler & Reload values to work with */
+  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
+  hiwdg->Instance->RLR = hiwdg->Init.Reload;
+
+  /* Check pending flag, if previous update not done, return timeout */
+  tickstart = HAL_GetTick();
+
+  /* Wait for register to be updated */
+  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
+  {
+    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
+    {
+      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
+      {
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+
+  /* If window parameter is different than current value, modify window
+  register */
+  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
+  {
+    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
+    even if window feature is disabled, Watchdog will be reloaded by writing
+    windows register */
+    hiwdg->Instance->WINR = hiwdg->Init.Window;
+  }
+  else
+  {
+    /* Reload IWDG counter with value defined in the reload register */
+    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+
+/**
+  * @}
+  */
+
+
+/** @addtogroup IWDG_Exported_Functions_Group2
+  *  @brief   IO operation functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### IO operation functions #####
+ ===============================================================================
+ [..]  This section provides functions allowing to:
+      (+) Refresh the IWDG.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Refresh the IWDG.
+  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
+  *                the configuration information for the specified IWDG module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
+{
+  /* Reload IWDG counter with value defined in the reload register */
+  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_IWDG_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_lptim.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_lptim.c
new file mode 100644
index 0000000..b6b51ba
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_lptim.c
@@ -0,0 +1,2521 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_lptim.c
+  * @author  MCD Application Team
+  * @brief   LPTIM HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Low Power Timer (LPTIM) peripheral:
+  *           + Initialization and de-initialization functions.
+  *           + Start/Stop operation functions in polling mode.
+  *           + Start/Stop operation functions in interrupt mode.
+  *           + Reading operation functions.
+  *           + Peripheral State functions.
+  *
+  @verbatim
+  ==============================================================================
+                     ##### How to use this driver #####
+  ==============================================================================
+    [..]
+      The LPTIM HAL driver can be used as follows:
+
+      (#)Initialize the LPTIM low level resources by implementing the
+        HAL_LPTIM_MspInit():
+         (++) Enable the LPTIM interface clock using __HAL_RCC_LPTIMx_CLK_ENABLE().
+         (++) In case of using interrupts (e.g. HAL_LPTIM_PWM_Start_IT()):
+             (+++) Configure the LPTIM interrupt priority using HAL_NVIC_SetPriority().
+             (+++) Enable the LPTIM IRQ handler using HAL_NVIC_EnableIRQ().
+             (+++) In LPTIM IRQ handler, call HAL_LPTIM_IRQHandler().
+
+      (#)Initialize the LPTIM HAL using HAL_LPTIM_Init(). This function
+         configures mainly:
+         (++) The instance: LPTIM1 or LPTIM2.
+         (++) Clock: the counter clock.
+             (+++) Source   : it can be either the ULPTIM input (IN1) or one of
+                              the internal clock; (APB, LSE, LSI or MSI).
+             (+++) Prescaler: select the clock divider.
+         (++)  UltraLowPowerClock : To be used only if the ULPTIM is selected
+               as counter clock source.
+             (+++) Polarity:   polarity of the active edge for the counter unit
+                               if the ULPTIM input is selected.
+             (+++) SampleTime: clock sampling time to configure the clock glitch
+                               filter.
+         (++) Trigger: How the counter start.
+             (+++) Source: trigger can be software or one of the hardware triggers.
+             (+++) ActiveEdge : only for hardware trigger.
+             (+++) SampleTime : trigger sampling time to configure the trigger
+                                glitch filter.
+         (++) OutputPolarity : 2 opposite polarities are possible.
+         (++) UpdateMode: specifies whether the update of the autoreload and
+              the compare values is done immediately or after the end of current
+              period.
+         (++) Input1Source: Source selected for input1 (GPIO or comparator output).
+         (++) Input2Source: Source selected for input2 (GPIO or comparator output).
+              Input2 is used only for encoder feature so is used only for LPTIM1 instance.
+
+      (#)Six modes are available:
+
+         (++) PWM Mode: To generate a PWM signal with specified period and pulse,
+         call HAL_LPTIM_PWM_Start() or HAL_LPTIM_PWM_Start_IT() for interruption
+         mode.
+
+         (++) One Pulse Mode: To generate pulse with specified width in response
+         to a stimulus, call HAL_LPTIM_OnePulse_Start() or
+         HAL_LPTIM_OnePulse_Start_IT() for interruption mode.
+
+         (++) Set once Mode: In this mode, the output changes the level (from
+         low level to high level if the output polarity is configured high, else
+         the opposite) when a compare match occurs. To start this mode, call
+         HAL_LPTIM_SetOnce_Start() or HAL_LPTIM_SetOnce_Start_IT() for
+         interruption mode.
+
+         (++) Encoder Mode: To use the encoder interface call
+         HAL_LPTIM_Encoder_Start() or HAL_LPTIM_Encoder_Start_IT() for
+         interruption mode. Only available for LPTIM1 instance.
+
+         (++) Time out Mode: an active edge on one selected trigger input rests
+         the counter. The first trigger event will start the timer, any
+         successive trigger event will reset the counter and the timer will
+         restart. To start this mode call HAL_LPTIM_TimeOut_Start_IT() or
+         HAL_LPTIM_TimeOut_Start_IT() for interruption mode.
+
+         (++) Counter Mode: counter can be used to count external events on
+         the LPTIM Input1 or it can be used to count internal clock cycles.
+         To start this mode, call HAL_LPTIM_Counter_Start() or
+         HAL_LPTIM_Counter_Start_IT() for interruption mode.
+
+
+      (#) User can stop any process by calling the corresponding API:
+          HAL_LPTIM_Xxx_Stop() or HAL_LPTIM_Xxx_Stop_IT() if the process is
+          already started in interruption mode.
+
+      (#) De-initialize the LPTIM peripheral using HAL_LPTIM_DeInit().
+
+    *** Callback registration ***
+  =============================================
+  [..]
+  The compilation define  USE_HAL_LPTIM_REGISTER_CALLBACKS when set to 1
+  allows the user to configure dynamically the driver callbacks.
+  [..]
+  Use Function @ref HAL_LPTIM_RegisterCallback() to register a callback.
+  @ref HAL_LPTIM_RegisterCallback() takes as parameters the HAL peripheral handle,
+  the Callback ID and a pointer to the user callback function.
+  [..]
+  Use function @ref HAL_LPTIM_UnRegisterCallback() to reset a callback to the
+  default weak function.
+  @ref HAL_LPTIM_UnRegisterCallback takes as parameters the HAL peripheral handle,
+  and the Callback ID.
+  [..]
+  These functions allow to register/unregister following callbacks:
+
+    (+) MspInitCallback         : LPTIM Base Msp Init Callback.
+    (+) MspDeInitCallback       : LPTIM Base Msp DeInit Callback.
+    (+) CompareMatchCallback    : Compare match Callback.
+    (+) AutoReloadMatchCallback : Auto-reload match Callback.
+    (+) TriggerCallback         : External trigger event detection Callback.
+    (+) CompareWriteCallback    : Compare register write complete Callback.
+    (+) AutoReloadWriteCallback : Auto-reload register write complete Callback.
+    (+) DirectionUpCallback     : Up-counting direction change Callback.
+    (+) DirectionDownCallback   : Down-counting direction change Callback.
+
+  [..]
+  By default, after the Init and when the state is HAL_LPTIM_STATE_RESET
+  all interrupt callbacks are set to the corresponding weak functions:
+  examples @ref HAL_LPTIM_TriggerCallback(), @ref HAL_LPTIM_CompareMatchCallback().
+
+  [..]
+  Exception done for MspInit and MspDeInit functions that are reset to the legacy weak
+  functionalities in the Init/DeInit only when these callbacks are null
+  (not registered beforehand). If not, MspInit or MspDeInit are not null, the Init/DeInit
+  keep and use the user MspInit/MspDeInit callbacks (registered beforehand)
+
+  [..]
+  Callbacks can be registered/unregistered in HAL_LPTIM_STATE_READY state only.
+  Exception done MspInit/MspDeInit that can be registered/unregistered
+  in HAL_LPTIM_STATE_READY or HAL_LPTIM_STATE_RESET state,
+  thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit.
+  In that case first register the MspInit/MspDeInit user callbacks
+  using @ref HAL_LPTIM_RegisterCallback() before calling DeInit or Init function.
+
+  [..]
+  When The compilation define USE_HAL_LPTIM_REGISTER_CALLBACKS is set to 0 or
+  not defined, the callback registration feature is not available and all callbacks
+  are set to the corresponding weak functions.
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup LPTIM LPTIM
+  * @brief LPTIM HAL module driver.
+  * @{
+  */
+
+#ifdef HAL_LPTIM_MODULE_ENABLED
+
+#if defined (LPTIM1) || defined (LPTIM2)
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @addtogroup LPTIM_Private_Constants
+  * @{
+  */
+#define TIMEOUT                                     1000UL /* Timeout is 1s */
+/**
+  * @}
+  */
+
+/* Private macro -------------------------------------------------------------*/
+/** @addtogroup LPTIM_Private_Macros
+  * @{
+  */
+#if defined(LPTIM2)
+#define __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT(__INSTANCE__) \
+  (((__INSTANCE__) == LPTIM1) ? __HAL_LPTIM_LPTIM1_EXTI_ENABLE_IT() : __HAL_LPTIM_LPTIM2_EXTI_ENABLE_IT())
+
+#define __HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_IT(__INSTANCE__) \
+  (((__INSTANCE__) == LPTIM1) ? __HAL_LPTIM_LPTIM1_EXTI_DISABLE_IT() : __HAL_LPTIM_LPTIM2_EXTI_DISABLE_IT())
+#else
+#define __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT(__INSTANCE__) __HAL_LPTIM_LPTIM1_EXTI_ENABLE_IT()
+
+#define __HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_IT(__INSTANCE__) __HAL_LPTIM_LPTIM1_EXTI_DISABLE_IT()
+#endif /* LPTIM2 */
+/**
+  * @}
+  */
+
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
+static void LPTIM_ResetCallback(LPTIM_HandleTypeDef *lptim);
+#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
+static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag);
+
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup LPTIM_Exported_Functions LPTIM Exported Functions
+  * @{
+  */
+
+/** @defgroup LPTIM_Exported_Functions_Group1 Initialization/de-initialization functions
+  *  @brief    Initialization and Configuration functions.
+  *
+@verbatim
+  ==============================================================================
+              ##### Initialization and de-initialization functions #####
+  ==============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Initialize the LPTIM according to the specified parameters in the
+          LPTIM_InitTypeDef and initialize the associated handle.
+      (+) DeInitialize the LPTIM peripheral.
+      (+) Initialize the LPTIM MSP.
+      (+) DeInitialize the LPTIM MSP.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Initialize the LPTIM according to the specified parameters in the
+  *         LPTIM_InitTypeDef and initialize the associated handle.
+  * @param  hlptim LPTIM handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
+{
+  uint32_t tmpcfgr;
+
+  /* Check the LPTIM handle allocation */
+  if (hlptim == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+
+  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
+  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
+  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
+      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
+  {
+    assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
+    assert_param(IS_LPTIM_CLOCK_SAMPLE_TIME(hlptim->Init.UltraLowPowerClock.SampleTime));
+  }
+  assert_param(IS_LPTIM_TRG_SOURCE(hlptim->Init.Trigger.Source));
+  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
+  {
+    assert_param(IS_LPTIM_EXT_TRG_POLARITY(hlptim->Init.Trigger.ActiveEdge));
+    assert_param(IS_LPTIM_TRIG_SAMPLE_TIME(hlptim->Init.Trigger.SampleTime));
+  }
+  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
+  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
+  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
+
+  if (hlptim->State == HAL_LPTIM_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    hlptim->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
+    /* Reset interrupt callbacks to legacy weak callbacks */
+    LPTIM_ResetCallback(hlptim);
+
+    if (hlptim->MspInitCallback == NULL)
+    {
+      hlptim->MspInitCallback = HAL_LPTIM_MspInit;
+    }
+
+    /* Init the low level hardware : GPIO, CLOCK, NVIC */
+    hlptim->MspInitCallback(hlptim);
+#else
+    /* Init the low level hardware : GPIO, CLOCK, NVIC */
+    HAL_LPTIM_MspInit(hlptim);
+#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
+  }
+
+  /* Change the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Get the LPTIMx CFGR value */
+  tmpcfgr = hlptim->Instance->CFGR;
+
+  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
+      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
+  {
+    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
+  }
+  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
+  {
+    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
+  }
+
+  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
+  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
+                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));
+
+  /* Set initialization parameters */
+  tmpcfgr |= (hlptim->Init.Clock.Source    |
+              hlptim->Init.Clock.Prescaler |
+              hlptim->Init.OutputPolarity  |
+              hlptim->Init.UpdateMode      |
+              hlptim->Init.CounterSource);
+
+  /* Glitch filters for internal triggers and  external inputs are configured
+   * only if an internal clock source is provided to the LPTIM
+   */
+  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
+  {
+    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
+                hlptim->Init.UltraLowPowerClock.SampleTime);
+  }
+
+  /* Configure LPTIM external clock polarity and digital filter */
+  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
+      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
+  {
+    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
+                hlptim->Init.UltraLowPowerClock.SampleTime);
+  }
+
+  /* Configure LPTIM external trigger */
+  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
+  {
+    /* Enable External trigger and set the trigger source */
+    tmpcfgr |= (hlptim->Init.Trigger.Source     |
+                hlptim->Init.Trigger.ActiveEdge |
+                hlptim->Init.Trigger.SampleTime);
+  }
+
+  /* Write to LPTIMx CFGR */
+  hlptim->Instance->CFGR = tmpcfgr;
+
+  /* Configure LPTIM input sources */
+  if (hlptim->Instance == LPTIM1)
+  {
+    /* Check LPTIM Input1 and Input2 sources */
+    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
+    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));
+
+    /* Configure LPTIM Input1 and Input2 sources */
+    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
+  }
+  else
+  {
+    /* Check LPTIM2 Input1 source */
+    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
+
+    /* Configure LPTIM2 Input1 source */
+    hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
+  }
+
+  /* Change the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  DeInitialize the LPTIM peripheral.
+  * @param  hlptim LPTIM handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_DeInit(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Check the LPTIM handle allocation */
+  if (hlptim == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Change the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Disable the LPTIM Peripheral Clock */
+  __HAL_LPTIM_DISABLE(hlptim);
+
+  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
+  if (hlptim->MspDeInitCallback == NULL)
+  {
+    hlptim->MspDeInitCallback = HAL_LPTIM_MspDeInit;
+  }
+
+  /* DeInit the low level hardware: CLOCK, NVIC.*/
+  hlptim->MspDeInitCallback(hlptim);
+#else
+  /* DeInit the low level hardware: CLOCK, NVIC.*/
+  HAL_LPTIM_MspDeInit(hlptim);
+#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
+
+  /* Change the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_RESET;
+
+  /* Release Lock */
+  __HAL_UNLOCK(hlptim);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initialize the LPTIM MSP.
+  * @param  hlptim LPTIM handle
+  * @retval None
+  */
+__weak void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hlptim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_LPTIM_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitialize LPTIM MSP.
+  * @param  hlptim LPTIM handle
+  * @retval None
+  */
+__weak void HAL_LPTIM_MspDeInit(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hlptim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_LPTIM_MspDeInit could be implemented in the user file
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_Exported_Functions_Group2 LPTIM Start-Stop operation functions
+  *  @brief   Start-Stop operation functions.
+  *
+@verbatim
+  ==============================================================================
+                ##### LPTIM Start Stop operation functions #####
+  ==============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Start the PWM mode.
+      (+) Stop the PWM mode.
+      (+) Start the One pulse mode.
+      (+) Stop the One pulse mode.
+      (+) Start the Set once mode.
+      (+) Stop the Set once mode.
+      (+) Start the Encoder mode.
+      (+) Stop the Encoder mode.
+      (+) Start the Timeout mode.
+      (+) Stop the Timeout mode.
+      (+) Start the Counter mode.
+      (+) Stop the Counter mode.
+
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Start the LPTIM PWM generation.
+  * @param  hlptim LPTIM handle
+  * @param  Period Specifies the Autoreload value.
+  *         This parameter must be a value between 0x0000 and 0xFFFF.
+  * @param  Pulse Specifies the compare value.
+  *         This parameter must be a value between 0x0000 and 0xFFFF.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_PWM_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+  assert_param(IS_LPTIM_PERIOD(Period));
+  assert_param(IS_LPTIM_PULSE(Pulse));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Reset WAVE bit to set PWM mode */
+  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
+
+  /* Enable the Peripheral */
+  __HAL_LPTIM_ENABLE(hlptim);
+
+  /* Clear flag */
+  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
+
+  /* Load the period value in the autoreload register */
+  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
+
+  /* Wait for the completion of the write operation to the LPTIM_ARR register */
+  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Clear flag */
+  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
+
+  /* Load the pulse value in the compare register */
+  __HAL_LPTIM_COMPARE_SET(hlptim, Pulse);
+
+  /* Wait for the completion of the write operation to the LPTIM_CMP register */
+  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Start timer in continuous mode */
+  __HAL_LPTIM_START_CONTINUOUS(hlptim);
+
+  /* Change the TIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stop the LPTIM PWM generation.
+  * @param  hlptim LPTIM handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_PWM_Stop(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Disable the Peripheral */
+  __HAL_LPTIM_DISABLE(hlptim);
+
+  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Change the LPTIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Start the LPTIM PWM generation in interrupt mode.
+  * @param  hlptim LPTIM handle
+  * @param  Period Specifies the Autoreload value.
+  *         This parameter must be a value between 0x0000 and 0xFFFF
+  * @param  Pulse Specifies the compare value.
+  *         This parameter must be a value between 0x0000 and 0xFFFF
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_PWM_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+  assert_param(IS_LPTIM_PERIOD(Period));
+  assert_param(IS_LPTIM_PULSE(Pulse));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Reset WAVE bit to set PWM mode */
+  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
+
+  /* Enable the Peripheral */
+  __HAL_LPTIM_ENABLE(hlptim);
+
+  /* Clear flag */
+  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
+
+  /* Load the period value in the autoreload register */
+  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
+
+  /* Wait for the completion of the write operation to the LPTIM_ARR register */
+  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Clear flag */
+  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
+
+  /* Load the pulse value in the compare register */
+  __HAL_LPTIM_COMPARE_SET(hlptim, Pulse);
+
+  /* Wait for the completion of the write operation to the LPTIM_CMP register */
+  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Disable the Peripheral */
+  __HAL_LPTIM_DISABLE(hlptim);
+
+  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Enable Autoreload write complete interrupt */
+  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
+
+  /* Enable Compare write complete interrupt */
+  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPOK);
+
+  /* Enable Autoreload match interrupt */
+  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
+
+  /* Enable Compare match interrupt */
+  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPM);
+
+  /* If external trigger source is used, then enable external trigger interrupt */
+  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
+  {
+    /* Enable external trigger interrupt */
+    __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_EXTTRIG);
+  }
+
+  /* Enable the Peripheral */
+  __HAL_LPTIM_ENABLE(hlptim);
+
+  /* Start timer in continuous mode */
+  __HAL_LPTIM_START_CONTINUOUS(hlptim);
+
+  /* Change the TIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stop the LPTIM PWM generation in interrupt mode.
+  * @param  hlptim LPTIM handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_PWM_Stop_IT(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Disable the Peripheral */
+  __HAL_LPTIM_DISABLE(hlptim);
+
+  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Disable Autoreload write complete interrupt */
+  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK);
+
+  /* Disable Compare write complete interrupt */
+  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMPOK);
+
+  /* Disable Autoreload match interrupt */
+  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARRM);
+
+  /* Disable Compare match interrupt */
+  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMPM);
+
+  /* If external trigger source is used, then disable external trigger interrupt */
+  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
+  {
+    /* Disable external trigger interrupt */
+    __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_EXTTRIG);
+  }
+
+  /* Change the LPTIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Start the LPTIM One pulse generation.
+  * @param  hlptim LPTIM handle
+  * @param  Period Specifies the Autoreload value.
+  *         This parameter must be a value between 0x0000 and 0xFFFF.
+  * @param  Pulse Specifies the compare value.
+  *         This parameter must be a value between 0x0000 and 0xFFFF.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_OnePulse_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+  assert_param(IS_LPTIM_PERIOD(Period));
+  assert_param(IS_LPTIM_PULSE(Pulse));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Reset WAVE bit to set one pulse mode */
+  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
+
+  /* Enable the Peripheral */
+  __HAL_LPTIM_ENABLE(hlptim);
+
+  /* Clear flag */
+  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
+
+  /* Load the period value in the autoreload register */
+  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
+
+  /* Wait for the completion of the write operation to the LPTIM_ARR register */
+  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Clear flag */
+  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
+
+  /* Load the pulse value in the compare register */
+  __HAL_LPTIM_COMPARE_SET(hlptim, Pulse);
+
+  /* Wait for the completion of the write operation to the LPTIM_CMP register */
+  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Start timer in single (one shot) mode */
+  __HAL_LPTIM_START_SINGLE(hlptim);
+
+  /* Change the TIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stop the LPTIM One pulse generation.
+  * @param  hlptim LPTIM handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_OnePulse_Stop(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Disable the Peripheral */
+  __HAL_LPTIM_DISABLE(hlptim);
+
+  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Change the LPTIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Start the LPTIM One pulse generation in interrupt mode.
+  * @param  hlptim LPTIM handle
+  * @param  Period Specifies the Autoreload value.
+  *         This parameter must be a value between 0x0000 and 0xFFFF.
+  * @param  Pulse Specifies the compare value.
+  *         This parameter must be a value between 0x0000 and 0xFFFF.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_OnePulse_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+  assert_param(IS_LPTIM_PERIOD(Period));
+  assert_param(IS_LPTIM_PULSE(Pulse));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Reset WAVE bit to set one pulse mode */
+  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
+
+  /* Enable the Peripheral */
+  __HAL_LPTIM_ENABLE(hlptim);
+
+  /* Clear flag */
+  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
+
+  /* Load the period value in the autoreload register */
+  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
+
+  /* Wait for the completion of the write operation to the LPTIM_ARR register */
+  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Clear flag */
+  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
+
+  /* Load the pulse value in the compare register */
+  __HAL_LPTIM_COMPARE_SET(hlptim, Pulse);
+
+  /* Wait for the completion of the write operation to the LPTIM_CMP register */
+  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Disable the Peripheral */
+  __HAL_LPTIM_DISABLE(hlptim);
+
+  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Enable Autoreload write complete interrupt */
+  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
+
+  /* Enable Compare write complete interrupt */
+  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPOK);
+
+  /* Enable Autoreload match interrupt */
+  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
+
+  /* Enable Compare match interrupt */
+  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPM);
+
+  /* If external trigger source is used, then enable external trigger interrupt */
+  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
+  {
+    /* Enable external trigger interrupt */
+    __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_EXTTRIG);
+  }
+
+  /* Enable the Peripheral */
+  __HAL_LPTIM_ENABLE(hlptim);
+
+  /* Start timer in single (one shot) mode */
+  __HAL_LPTIM_START_SINGLE(hlptim);
+
+  /* Change the TIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stop the LPTIM One pulse generation in interrupt mode.
+  * @param  hlptim LPTIM handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_OnePulse_Stop_IT(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Disable the Peripheral */
+  __HAL_LPTIM_DISABLE(hlptim);
+
+  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Disable Autoreload write complete interrupt */
+  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK);
+
+  /* Disable Compare write complete interrupt */
+  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMPOK);
+
+  /* Disable Autoreload match interrupt */
+  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARRM);
+
+  /* Disable Compare match interrupt */
+  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMPM);
+
+  /* If external trigger source is used, then disable external trigger interrupt */
+  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
+  {
+    /* Disable external trigger interrupt */
+    __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_EXTTRIG);
+  }
+
+  /* Change the LPTIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Start the LPTIM in Set once mode.
+  * @param  hlptim LPTIM handle
+  * @param  Period Specifies the Autoreload value.
+  *         This parameter must be a value between 0x0000 and 0xFFFF.
+  * @param  Pulse Specifies the compare value.
+  *         This parameter must be a value between 0x0000 and 0xFFFF.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_SetOnce_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+  assert_param(IS_LPTIM_PERIOD(Period));
+  assert_param(IS_LPTIM_PULSE(Pulse));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Set WAVE bit to enable the set once mode */
+  hlptim->Instance->CFGR |= LPTIM_CFGR_WAVE;
+
+  /* Enable the Peripheral */
+  __HAL_LPTIM_ENABLE(hlptim);
+
+  /* Clear flag */
+  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
+
+  /* Load the period value in the autoreload register */
+  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
+
+  /* Wait for the completion of the write operation to the LPTIM_ARR register */
+  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Clear flag */
+  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
+
+  /* Load the pulse value in the compare register */
+  __HAL_LPTIM_COMPARE_SET(hlptim, Pulse);
+
+  /* Wait for the completion of the write operation to the LPTIM_CMP register */
+  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Start timer in single (one shot) mode */
+  __HAL_LPTIM_START_SINGLE(hlptim);
+
+  /* Change the TIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stop the LPTIM Set once mode.
+  * @param  hlptim LPTIM handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_SetOnce_Stop(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Disable the Peripheral */
+  __HAL_LPTIM_DISABLE(hlptim);
+
+  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Change the LPTIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Start the LPTIM Set once mode in interrupt mode.
+  * @param  hlptim LPTIM handle
+  * @param  Period Specifies the Autoreload value.
+  *         This parameter must be a value between 0x0000 and 0xFFFF.
+  * @param  Pulse Specifies the compare value.
+  *         This parameter must be a value between 0x0000 and 0xFFFF.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_SetOnce_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+  assert_param(IS_LPTIM_PERIOD(Period));
+  assert_param(IS_LPTIM_PULSE(Pulse));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Set WAVE bit to enable the set once mode */
+  hlptim->Instance->CFGR |= LPTIM_CFGR_WAVE;
+
+  /* Enable the Peripheral */
+  __HAL_LPTIM_ENABLE(hlptim);
+
+  /* Clear flag */
+  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
+
+  /* Load the period value in the autoreload register */
+  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
+
+  /* Wait for the completion of the write operation to the LPTIM_ARR register */
+  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Clear flag */
+  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
+
+  /* Load the pulse value in the compare register */
+  __HAL_LPTIM_COMPARE_SET(hlptim, Pulse);
+
+  /* Wait for the completion of the write operation to the LPTIM_CMP register */
+  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Disable the Peripheral */
+  __HAL_LPTIM_DISABLE(hlptim);
+
+  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Enable Autoreload write complete interrupt */
+  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
+
+  /* Enable Compare write complete interrupt */
+  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPOK);
+
+  /* Enable Autoreload match interrupt */
+  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
+
+  /* Enable Compare match interrupt */
+  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPM);
+
+  /* If external trigger source is used, then enable external trigger interrupt */
+  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
+  {
+    /* Enable external trigger interrupt */
+    __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_EXTTRIG);
+  }
+
+  /* Enable the Peripheral */
+  __HAL_LPTIM_ENABLE(hlptim);
+
+  /* Start timer in single (one shot) mode */
+  __HAL_LPTIM_START_SINGLE(hlptim);
+
+  /* Change the TIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stop the LPTIM Set once mode in interrupt mode.
+  * @param  hlptim LPTIM handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_SetOnce_Stop_IT(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Disable the Peripheral */
+  __HAL_LPTIM_DISABLE(hlptim);
+
+  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Disable Autoreload write complete interrupt */
+  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK);
+
+  /* Disable Compare write complete interrupt */
+  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMPOK);
+
+  /* Disable Autoreload match interrupt */
+  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARRM);
+
+  /* Disable Compare match interrupt */
+  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMPM);
+
+  /* If external trigger source is used, then disable external trigger interrupt */
+  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
+  {
+    /* Disable external trigger interrupt */
+    __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_EXTTRIG);
+  }
+
+  /* Change the LPTIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Start the Encoder interface.
+  * @param  hlptim LPTIM handle
+  * @param  Period Specifies the Autoreload value.
+  *         This parameter must be a value between 0x0000 and 0xFFFF.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_Encoder_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
+{
+  uint32_t          tmpcfgr;
+
+  /* Check the parameters */
+  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
+  assert_param(IS_LPTIM_PERIOD(Period));
+  assert_param(hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC);
+  assert_param(hlptim->Init.Clock.Prescaler == LPTIM_PRESCALER_DIV1);
+  assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Get the LPTIMx CFGR value */
+  tmpcfgr = hlptim->Instance->CFGR;
+
+  /* Clear CKPOL bits */
+  tmpcfgr &= (uint32_t)(~LPTIM_CFGR_CKPOL);
+
+  /* Set Input polarity */
+  tmpcfgr |=  hlptim->Init.UltraLowPowerClock.Polarity;
+
+  /* Write to LPTIMx CFGR */
+  hlptim->Instance->CFGR = tmpcfgr;
+
+  /* Set ENC bit to enable the encoder interface */
+  hlptim->Instance->CFGR |= LPTIM_CFGR_ENC;
+
+  /* Enable the Peripheral */
+  __HAL_LPTIM_ENABLE(hlptim);
+
+  /* Clear flag */
+  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
+
+  /* Load the period value in the autoreload register */
+  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
+
+  /* Wait for the completion of the write operation to the LPTIM_ARR register */
+  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Start timer in continuous mode */
+  __HAL_LPTIM_START_CONTINUOUS(hlptim);
+
+  /* Change the TIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stop the Encoder interface.
+  * @param  hlptim LPTIM handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_Encoder_Stop(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Disable the Peripheral */
+  __HAL_LPTIM_DISABLE(hlptim);
+
+  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Reset ENC bit to disable the encoder interface */
+  hlptim->Instance->CFGR &= ~LPTIM_CFGR_ENC;
+
+  /* Change the TIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Start the Encoder interface in interrupt mode.
+  * @param  hlptim LPTIM handle
+  * @param  Period Specifies the Autoreload value.
+  *         This parameter must be a value between 0x0000 and 0xFFFF.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_Encoder_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
+{
+  uint32_t          tmpcfgr;
+
+  /* Check the parameters */
+  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
+  assert_param(IS_LPTIM_PERIOD(Period));
+  assert_param(hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC);
+  assert_param(hlptim->Init.Clock.Prescaler == LPTIM_PRESCALER_DIV1);
+  assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Configure edge sensitivity for encoder mode */
+  /* Get the LPTIMx CFGR value */
+  tmpcfgr = hlptim->Instance->CFGR;
+
+  /* Clear CKPOL bits */
+  tmpcfgr &= (uint32_t)(~LPTIM_CFGR_CKPOL);
+
+  /* Set Input polarity */
+  tmpcfgr |=  hlptim->Init.UltraLowPowerClock.Polarity;
+
+  /* Write to LPTIMx CFGR */
+  hlptim->Instance->CFGR = tmpcfgr;
+
+  /* Set ENC bit to enable the encoder interface */
+  hlptim->Instance->CFGR |= LPTIM_CFGR_ENC;
+
+  /* Enable the Peripheral */
+  __HAL_LPTIM_ENABLE(hlptim);
+
+  /* Clear flag */
+  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
+
+  /* Load the period value in the autoreload register */
+  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
+
+  /* Wait for the completion of the write operation to the LPTIM_ARR register */
+  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Disable the Peripheral */
+  __HAL_LPTIM_DISABLE(hlptim);
+
+  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Enable "switch to down direction" interrupt */
+  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_DOWN);
+
+  /* Enable "switch to up direction" interrupt */
+  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_UP);
+
+  /* Enable the Peripheral */
+  __HAL_LPTIM_ENABLE(hlptim);
+
+  /* Start timer in continuous mode */
+  __HAL_LPTIM_START_CONTINUOUS(hlptim);
+
+  /* Change the TIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stop the Encoder interface in interrupt mode.
+  * @param  hlptim LPTIM handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_Encoder_Stop_IT(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Disable the Peripheral */
+  __HAL_LPTIM_DISABLE(hlptim);
+
+  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Reset ENC bit to disable the encoder interface */
+  hlptim->Instance->CFGR &= ~LPTIM_CFGR_ENC;
+
+  /* Disable "switch to down direction" interrupt */
+  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_DOWN);
+
+  /* Disable "switch to up direction" interrupt */
+  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_UP);
+
+  /* Change the TIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Start the Timeout function.
+  * @note   The first trigger event will start the timer, any successive
+  *         trigger event will reset the counter and the timer restarts.
+  * @param  hlptim LPTIM handle
+  * @param  Period Specifies the Autoreload value.
+  *         This parameter must be a value between 0x0000 and 0xFFFF.
+  * @param  Timeout Specifies the TimeOut value to reset the counter.
+  *         This parameter must be a value between 0x0000 and 0xFFFF.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_TimeOut_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Timeout)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+  assert_param(IS_LPTIM_PERIOD(Period));
+  assert_param(IS_LPTIM_PULSE(Timeout));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Set TIMOUT bit to enable the timeout function */
+  hlptim->Instance->CFGR |= LPTIM_CFGR_TIMOUT;
+
+  /* Enable the Peripheral */
+  __HAL_LPTIM_ENABLE(hlptim);
+
+  /* Clear flag */
+  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
+
+  /* Load the period value in the autoreload register */
+  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
+
+  /* Wait for the completion of the write operation to the LPTIM_ARR register */
+  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Clear flag */
+  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
+
+  /* Load the Timeout value in the compare register */
+  __HAL_LPTIM_COMPARE_SET(hlptim, Timeout);
+
+  /* Wait for the completion of the write operation to the LPTIM_CMP register */
+  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Start timer in continuous mode */
+  __HAL_LPTIM_START_CONTINUOUS(hlptim);
+
+  /* Change the TIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stop the Timeout function.
+  * @param  hlptim LPTIM handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_TimeOut_Stop(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Disable the Peripheral */
+  __HAL_LPTIM_DISABLE(hlptim);
+
+  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Reset TIMOUT bit to enable the timeout function */
+  hlptim->Instance->CFGR &= ~LPTIM_CFGR_TIMOUT;
+
+  /* Change the TIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Start the Timeout function in interrupt mode.
+  * @note   The first trigger event will start the timer, any successive
+  *         trigger event will reset the counter and the timer restarts.
+  * @param  hlptim LPTIM handle
+  * @param  Period Specifies the Autoreload value.
+  *         This parameter must be a value between 0x0000 and 0xFFFF.
+  * @param  Timeout Specifies the TimeOut value to reset the counter.
+  *         This parameter must be a value between 0x0000 and 0xFFFF.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_TimeOut_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Timeout)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+  assert_param(IS_LPTIM_PERIOD(Period));
+  assert_param(IS_LPTIM_PULSE(Timeout));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Enable EXTI Line interrupt on the LPTIM Wake-up Timer */
+  __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT(hlptim->Instance);
+
+  /* Set TIMOUT bit to enable the timeout function */
+  hlptim->Instance->CFGR |= LPTIM_CFGR_TIMOUT;
+
+  /* Enable the Peripheral */
+  __HAL_LPTIM_ENABLE(hlptim);
+
+  /* Clear flag */
+  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
+
+  /* Load the period value in the autoreload register */
+  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
+
+  /* Wait for the completion of the write operation to the LPTIM_ARR register */
+  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Clear flag */
+  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
+
+  /* Load the Timeout value in the compare register */
+  __HAL_LPTIM_COMPARE_SET(hlptim, Timeout);
+
+  /* Wait for the completion of the write operation to the LPTIM_CMP register */
+  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Disable the Peripheral */
+  __HAL_LPTIM_DISABLE(hlptim);
+
+  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Enable Compare match interrupt */
+  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPM);
+
+  /* Enable the Peripheral */
+  __HAL_LPTIM_ENABLE(hlptim);
+
+  /* Start timer in continuous mode */
+  __HAL_LPTIM_START_CONTINUOUS(hlptim);
+
+  /* Change the TIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stop the Timeout function in interrupt mode.
+  * @param  hlptim LPTIM handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_TimeOut_Stop_IT(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Disable EXTI Line interrupt on the LPTIM Wake-up Timer */
+  __HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_IT(hlptim->Instance);
+
+  /* Disable the Peripheral */
+  __HAL_LPTIM_DISABLE(hlptim);
+
+  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Reset TIMOUT bit to enable the timeout function */
+  hlptim->Instance->CFGR &= ~LPTIM_CFGR_TIMOUT;
+
+  /* Disable Compare match interrupt */
+  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMPM);
+
+  /* Change the TIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Start the Counter mode.
+  * @param  hlptim LPTIM handle
+  * @param  Period Specifies the Autoreload value.
+  *         This parameter must be a value between 0x0000 and 0xFFFF.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_Counter_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+  assert_param(IS_LPTIM_PERIOD(Period));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
+  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
+      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
+  {
+    /* Check if clock is prescaled */
+    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
+    /* Set clock prescaler to 0 */
+    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
+  }
+
+  /* Enable the Peripheral */
+  __HAL_LPTIM_ENABLE(hlptim);
+
+  /* Clear flag */
+  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
+
+  /* Load the period value in the autoreload register */
+  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
+
+  /* Wait for the completion of the write operation to the LPTIM_ARR register */
+  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Start timer in continuous mode */
+  __HAL_LPTIM_START_CONTINUOUS(hlptim);
+
+  /* Change the TIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stop the Counter mode.
+  * @param  hlptim LPTIM handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_Counter_Stop(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Disable the Peripheral */
+  __HAL_LPTIM_DISABLE(hlptim);
+
+  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Change the TIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Start the Counter mode in interrupt mode.
+  * @param  hlptim LPTIM handle
+  * @param  Period Specifies the Autoreload value.
+  *         This parameter must be a value between 0x0000 and 0xFFFF.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+  assert_param(IS_LPTIM_PERIOD(Period));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Enable EXTI Line interrupt on the LPTIM Wake-up Timer */
+  __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT(hlptim->Instance);
+
+  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
+  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
+      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
+  {
+    /* Check if clock is prescaled */
+    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
+    /* Set clock prescaler to 0 */
+    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
+  }
+
+  /* Enable the Peripheral */
+  __HAL_LPTIM_ENABLE(hlptim);
+
+  /* Clear flag */
+  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
+
+  /* Load the period value in the autoreload register */
+  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
+
+  /* Wait for the completion of the write operation to the LPTIM_ARR register */
+  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Disable the Peripheral */
+  __HAL_LPTIM_DISABLE(hlptim);
+
+  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Enable Autoreload write complete interrupt */
+  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
+
+  /* Enable Autoreload match interrupt */
+  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
+
+  /* Enable the Peripheral */
+  __HAL_LPTIM_ENABLE(hlptim);
+
+  /* Start timer in continuous mode */
+  __HAL_LPTIM_START_CONTINUOUS(hlptim);
+
+  /* Change the TIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stop the Counter mode in interrupt mode.
+  * @param  hlptim LPTIM handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LPTIM_Counter_Stop_IT(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+
+  /* Set the LPTIM state */
+  hlptim->State = HAL_LPTIM_STATE_BUSY;
+
+  /* Disable EXTI Line interrupt on the LPTIM Wake-up Timer */
+  __HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_IT(hlptim->Instance);
+
+  /* Disable the Peripheral */
+  __HAL_LPTIM_DISABLE(hlptim);
+
+  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
+  {
+    return HAL_TIMEOUT;
+  }
+
+  /* Disable Autoreload write complete interrupt */
+  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK);
+
+  /* Disable Autoreload match interrupt */
+  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARRM);
+  /* Change the TIM state*/
+  hlptim->State = HAL_LPTIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_Exported_Functions_Group3 LPTIM Read operation functions
+  *  @brief  Read operation functions.
+  *
+@verbatim
+  ==============================================================================
+                  ##### LPTIM Read operation functions #####
+  ==============================================================================
+[..]  This section provides LPTIM Reading functions.
+      (+) Read the counter value.
+      (+) Read the period (Auto-reload) value.
+      (+) Read the pulse (Compare)value.
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Return the current counter value.
+  * @param  hlptim LPTIM handle
+  * @retval Counter value.
+  */
+uint32_t HAL_LPTIM_ReadCounter(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+
+  return (hlptim->Instance->CNT);
+}
+
+/**
+  * @brief  Return the current Autoreload (Period) value.
+  * @param  hlptim LPTIM handle
+  * @retval Autoreload value.
+  */
+uint32_t HAL_LPTIM_ReadAutoReload(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+
+  return (hlptim->Instance->ARR);
+}
+
+/**
+  * @brief  Return the current Compare (Pulse) value.
+  * @param  hlptim LPTIM handle
+  * @retval Compare value.
+  */
+uint32_t HAL_LPTIM_ReadCompare(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
+
+  return (hlptim->Instance->CMP);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_Exported_Functions_Group4 LPTIM IRQ handler and callbacks
+  *  @brief  LPTIM  IRQ handler.
+  *
+@verbatim
+  ==============================================================================
+                      ##### LPTIM IRQ handler and callbacks  #####
+  ==============================================================================
+[..]  This section provides LPTIM IRQ handler and callback functions called within
+      the IRQ handler:
+   (+) LPTIM interrupt request handler
+   (+) Compare match Callback
+   (+) Auto-reload match Callback
+   (+) External trigger event detection Callback
+   (+) Compare register write complete Callback
+   (+) Auto-reload register write complete Callback
+   (+) Up-counting direction change Callback
+   (+) Down-counting direction change Callback
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Handle LPTIM interrupt request.
+  * @param  hlptim LPTIM handle
+  * @retval None
+  */
+void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Compare match interrupt */
+  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
+  {
+    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
+    {
+      /* Clear Compare match flag */
+      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
+
+      /* Compare match Callback */
+#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
+      hlptim->CompareMatchCallback(hlptim);
+#else
+      HAL_LPTIM_CompareMatchCallback(hlptim);
+#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
+    }
+  }
+
+  /* Autoreload match interrupt */
+  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
+  {
+    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
+    {
+      /* Clear Autoreload match flag */
+      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
+
+      /* Autoreload match Callback */
+#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
+      hlptim->AutoReloadMatchCallback(hlptim);
+#else
+      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
+#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
+    }
+  }
+
+  /* Trigger detected interrupt */
+  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
+  {
+    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
+    {
+      /* Clear Trigger detected flag */
+      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
+
+      /* Trigger detected callback */
+#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
+      hlptim->TriggerCallback(hlptim);
+#else
+      HAL_LPTIM_TriggerCallback(hlptim);
+#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
+    }
+  }
+
+  /* Compare write interrupt */
+  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
+  {
+    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
+    {
+      /* Clear Compare write flag */
+      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
+
+      /* Compare write Callback */
+#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
+      hlptim->CompareWriteCallback(hlptim);
+#else
+      HAL_LPTIM_CompareWriteCallback(hlptim);
+#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
+    }
+  }
+
+  /* Autoreload write interrupt */
+  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
+  {
+    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
+    {
+      /* Clear Autoreload write flag */
+      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
+
+      /* Autoreload write Callback */
+#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
+      hlptim->AutoReloadWriteCallback(hlptim);
+#else
+      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
+#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
+    }
+  }
+
+  /* Direction counter changed from Down to Up interrupt */
+  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
+  {
+    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
+    {
+      /* Clear Direction counter changed from Down to Up flag */
+      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
+
+      /* Direction counter changed from Down to Up Callback */
+#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
+      hlptim->DirectionUpCallback(hlptim);
+#else
+      HAL_LPTIM_DirectionUpCallback(hlptim);
+#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
+    }
+  }
+
+  /* Direction counter changed from Up to Down interrupt */
+  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
+  {
+    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
+    {
+      /* Clear Direction counter changed from Up to Down flag */
+      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
+
+      /* Direction counter changed from Up to Down Callback */
+#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
+      hlptim->DirectionDownCallback(hlptim);
+#else
+      HAL_LPTIM_DirectionDownCallback(hlptim);
+#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
+    }
+  }
+}
+
+/**
+  * @brief  Compare match callback in non-blocking mode.
+  * @param  hlptim LPTIM handle
+  * @retval None
+  */
+__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hlptim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Autoreload match callback in non-blocking mode.
+  * @param  hlptim LPTIM handle
+  * @retval None
+  */
+__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hlptim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Trigger detected callback in non-blocking mode.
+  * @param  hlptim LPTIM handle
+  * @retval None
+  */
+__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hlptim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_LPTIM_TriggerCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Compare write callback in non-blocking mode.
+  * @param  hlptim LPTIM handle
+  * @retval None
+  */
+__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hlptim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Autoreload write callback in non-blocking mode.
+  * @param  hlptim LPTIM handle
+  * @retval None
+  */
+__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hlptim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
+  * @param  hlptim LPTIM handle
+  * @retval None
+  */
+__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hlptim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
+  * @param  hlptim LPTIM handle
+  * @retval None
+  */
+__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hlptim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
+   */
+}
+
+#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Register a User LPTIM callback to be used instead of the weak predefined callback
+  * @param hlptim LPTIM handle
+  * @param CallbackID ID of the callback to be registered
+  *        This parameter can be one of the following values:
+  *          @arg @ref HAL_LPTIM_MSPINIT_CB_ID          LPTIM Base Msp Init Callback ID
+  *          @arg @ref HAL_LPTIM_MSPDEINIT_CB_ID        LPTIM Base Msp DeInit Callback ID
+  *          @arg @ref HAL_LPTIM_COMPARE_MATCH_CB_ID    Compare match Callback ID
+  *          @arg @ref HAL_LPTIM_AUTORELOAD_MATCH_CB_ID Auto-reload match Callback ID
+  *          @arg @ref HAL_LPTIM_TRIGGER_CB_ID          External trigger event detection Callback ID
+  *          @arg @ref HAL_LPTIM_COMPARE_WRITE_CB_ID    Compare register write complete Callback ID
+  *          @arg @ref HAL_LPTIM_AUTORELOAD_WRITE_CB_ID Auto-reload register write complete Callback ID
+  *          @arg @ref HAL_LPTIM_DIRECTION_UP_CB_ID     Up-counting direction change Callback ID
+  *          @arg @ref HAL_LPTIM_DIRECTION_DOWN_CB_ID   Down-counting direction change Callback ID
+  * @param pCallback pointer to the callback function
+  * @retval status
+  */
+HAL_StatusTypeDef HAL_LPTIM_RegisterCallback(LPTIM_HandleTypeDef        *hlptim,
+                                             HAL_LPTIM_CallbackIDTypeDef CallbackID,
+                                             pLPTIM_CallbackTypeDef      pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Process locked */
+  __HAL_LOCK(hlptim);
+
+  if (hlptim->State == HAL_LPTIM_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case HAL_LPTIM_MSPINIT_CB_ID :
+        hlptim->MspInitCallback = pCallback;
+        break;
+
+      case HAL_LPTIM_MSPDEINIT_CB_ID :
+        hlptim->MspDeInitCallback = pCallback;
+        break;
+
+      case HAL_LPTIM_COMPARE_MATCH_CB_ID :
+        hlptim->CompareMatchCallback = pCallback;
+        break;
+
+      case HAL_LPTIM_AUTORELOAD_MATCH_CB_ID :
+        hlptim->AutoReloadMatchCallback = pCallback;
+        break;
+
+      case HAL_LPTIM_TRIGGER_CB_ID :
+        hlptim->TriggerCallback = pCallback;
+        break;
+
+      case HAL_LPTIM_COMPARE_WRITE_CB_ID :
+        hlptim->CompareWriteCallback = pCallback;
+        break;
+
+      case HAL_LPTIM_AUTORELOAD_WRITE_CB_ID :
+        hlptim->AutoReloadWriteCallback = pCallback;
+        break;
+
+      case HAL_LPTIM_DIRECTION_UP_CB_ID :
+        hlptim->DirectionUpCallback = pCallback;
+        break;
+
+      case HAL_LPTIM_DIRECTION_DOWN_CB_ID :
+        hlptim->DirectionDownCallback = pCallback;
+        break;
+
+      default :
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (hlptim->State == HAL_LPTIM_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_LPTIM_MSPINIT_CB_ID :
+        hlptim->MspInitCallback = pCallback;
+        break;
+
+      case HAL_LPTIM_MSPDEINIT_CB_ID :
+        hlptim->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hlptim);
+
+  return status;
+}
+
+/**
+  * @brief  Unregister a LPTIM callback
+  *         LLPTIM callback is redirected to the weak predefined callback
+  * @param hlptim LPTIM handle
+  * @param CallbackID ID of the callback to be unregistered
+  *        This parameter can be one of the following values:
+  *          @arg @ref HAL_LPTIM_MSPINIT_CB_ID          LPTIM Base Msp Init Callback ID
+  *          @arg @ref HAL_LPTIM_MSPDEINIT_CB_ID        LPTIM Base Msp DeInit Callback ID
+  *          @arg @ref HAL_LPTIM_COMPARE_MATCH_CB_ID    Compare match Callback ID
+  *          @arg @ref HAL_LPTIM_AUTORELOAD_MATCH_CB_ID Auto-reload match Callback ID
+  *          @arg @ref HAL_LPTIM_TRIGGER_CB_ID          External trigger event detection Callback ID
+  *          @arg @ref HAL_LPTIM_COMPARE_WRITE_CB_ID    Compare register write complete Callback ID
+  *          @arg @ref HAL_LPTIM_AUTORELOAD_WRITE_CB_ID Auto-reload register write complete Callback ID
+  *          @arg @ref HAL_LPTIM_DIRECTION_UP_CB_ID     Up-counting direction change Callback ID
+  *          @arg @ref HAL_LPTIM_DIRECTION_DOWN_CB_ID   Down-counting direction change Callback ID
+  * @retval status
+  */
+HAL_StatusTypeDef HAL_LPTIM_UnRegisterCallback(LPTIM_HandleTypeDef        *hlptim,
+                                               HAL_LPTIM_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hlptim);
+
+  if (hlptim->State == HAL_LPTIM_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case HAL_LPTIM_MSPINIT_CB_ID :
+        /* Legacy weak MspInit Callback */
+        hlptim->MspInitCallback = HAL_LPTIM_MspInit;
+        break;
+
+      case HAL_LPTIM_MSPDEINIT_CB_ID :
+        /* Legacy weak Msp DeInit Callback */
+        hlptim->MspDeInitCallback = HAL_LPTIM_MspDeInit;
+        break;
+
+      case HAL_LPTIM_COMPARE_MATCH_CB_ID :
+        /* Legacy weak Compare match Callback */
+        hlptim->CompareMatchCallback = HAL_LPTIM_CompareMatchCallback;
+        break;
+
+      case HAL_LPTIM_AUTORELOAD_MATCH_CB_ID :
+        /* Legacy weak Auto-reload match Callback */
+        hlptim->AutoReloadMatchCallback = HAL_LPTIM_AutoReloadMatchCallback;
+        break;
+
+      case HAL_LPTIM_TRIGGER_CB_ID :
+        /* Legacy weak External trigger event detection Callback */
+        hlptim->TriggerCallback = HAL_LPTIM_TriggerCallback;
+        break;
+
+      case HAL_LPTIM_COMPARE_WRITE_CB_ID :
+        /* Legacy weak Compare register write complete Callback */
+        hlptim->CompareWriteCallback = HAL_LPTIM_CompareWriteCallback;
+        break;
+
+      case HAL_LPTIM_AUTORELOAD_WRITE_CB_ID :
+        /* Legacy weak Auto-reload register write complete Callback */
+        hlptim->AutoReloadWriteCallback = HAL_LPTIM_AutoReloadWriteCallback;
+        break;
+
+      case HAL_LPTIM_DIRECTION_UP_CB_ID :
+        /* Legacy weak Up-counting direction change Callback */
+        hlptim->DirectionUpCallback = HAL_LPTIM_DirectionUpCallback;
+        break;
+
+      case HAL_LPTIM_DIRECTION_DOWN_CB_ID :
+        /* Legacy weak Down-counting direction change Callback */
+        hlptim->DirectionDownCallback = HAL_LPTIM_DirectionDownCallback;
+        break;
+
+      default :
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (hlptim->State == HAL_LPTIM_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_LPTIM_MSPINIT_CB_ID :
+        /* Legacy weak MspInit Callback */
+        hlptim->MspInitCallback = HAL_LPTIM_MspInit;
+        break;
+
+      case HAL_LPTIM_MSPDEINIT_CB_ID :
+        /* Legacy weak Msp DeInit Callback */
+        hlptim->MspDeInitCallback = HAL_LPTIM_MspDeInit;
+        break;
+
+      default :
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hlptim);
+
+  return status;
+}
+#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @defgroup LPTIM_Group5 Peripheral State functions
+  *  @brief   Peripheral State functions.
+  *
+@verbatim
+  ==============================================================================
+                      ##### Peripheral State functions #####
+  ==============================================================================
+    [..]
+    This subsection permits to get in run-time the status of the peripheral.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Return the LPTIM handle state.
+  * @param  hlptim LPTIM handle
+  * @retval HAL state
+  */
+HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(LPTIM_HandleTypeDef *hlptim)
+{
+  /* Return LPTIM handle state */
+  return hlptim->State;
+}
+
+/**
+  * @}
+  */
+
+
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+
+/** @defgroup LPTIM_Private_Functions LPTIM Private Functions
+  * @{
+  */
+#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Reset interrupt callbacks to the legacy weak callbacks.
+  * @param  lptim pointer to a LPTIM_HandleTypeDef structure that contains
+  *                the configuration information for LPTIM module.
+  * @retval None
+  */
+static void LPTIM_ResetCallback(LPTIM_HandleTypeDef *lptim)
+{
+  /* Reset the LPTIM callback to the legacy weak callbacks */
+  lptim->CompareMatchCallback    = HAL_LPTIM_CompareMatchCallback;
+  lptim->AutoReloadMatchCallback = HAL_LPTIM_AutoReloadMatchCallback;
+  lptim->TriggerCallback         = HAL_LPTIM_TriggerCallback;
+  lptim->CompareWriteCallback    = HAL_LPTIM_CompareWriteCallback;
+  lptim->AutoReloadWriteCallback = HAL_LPTIM_AutoReloadWriteCallback;
+  lptim->DirectionUpCallback     = HAL_LPTIM_DirectionUpCallback;
+  lptim->DirectionDownCallback   = HAL_LPTIM_DirectionDownCallback;
+}
+#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
+
+/**
+  * @brief  LPTimer Wait for flag set
+  * @param  hlptim pointer to a LPTIM_HandleTypeDef structure that contains
+  *                the configuration information for LPTIM module.
+  * @param  flag   The lptim flag
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag)
+{
+  HAL_StatusTypeDef result = HAL_OK;
+  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
+  do
+  {
+    count--;
+    if (count == 0UL)
+    {
+      result = HAL_TIMEOUT;
+    }
+  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
+
+  return result;
+}
+
+/**
+  * @brief  Disable LPTIM HW instance.
+  * @param  hlptim pointer to a LPTIM_HandleTypeDef structure that contains
+  *                the configuration information for LPTIM module.
+  * @note   The following sequence is required to solve LPTIM disable HW limitation.
+  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
+  *         stuck in LPTIM interrupt when entering Stop mode" section.
+  * @retval None
+  */
+void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
+{
+  uint32_t tmpclksource = 0;
+  uint32_t tmpIER;
+  uint32_t tmpCFGR;
+  uint32_t tmpCMP;
+  uint32_t tmpARR;
+  uint32_t tmpCFGR2;
+
+  __disable_irq();
+
+  /*********** Save LPTIM Config ***********/
+  /* Save LPTIM source clock */
+  switch ((uint32_t)hlptim->Instance)
+  {
+    case LPTIM1_BASE:
+      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
+      break;
+#if defined(LPTIM2)
+    case LPTIM2_BASE:
+      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
+      break;
+#endif /* LPTIM2 */
+    default:
+      break;
+  }
+
+  /* Save LPTIM configuration registers */
+  tmpIER = hlptim->Instance->IER;
+  tmpCFGR = hlptim->Instance->CFGR;
+  tmpCMP = hlptim->Instance->CMP;
+  tmpARR = hlptim->Instance->ARR;
+  tmpCFGR2 = hlptim->Instance->CFGR2;
+
+  /*********** Reset LPTIM ***********/
+  switch ((uint32_t)hlptim->Instance)
+  {
+    case LPTIM1_BASE:
+      __HAL_RCC_LPTIM1_FORCE_RESET();
+      __HAL_RCC_LPTIM1_RELEASE_RESET();
+      break;
+#if defined(LPTIM2)
+    case LPTIM2_BASE:
+      __HAL_RCC_LPTIM2_FORCE_RESET();
+      __HAL_RCC_LPTIM2_RELEASE_RESET();
+      break;
+#endif /* LPTIM2 */
+    default:
+      break;
+  }
+
+  /*********** Restore LPTIM Config ***********/
+  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
+  {
+    /* Force LPTIM source kernel clock from APB */
+    switch ((uint32_t)hlptim->Instance)
+    {
+      case LPTIM1_BASE:
+        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
+        break;
+#if defined(LPTIM2)
+      case LPTIM2_BASE:
+        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
+        break;
+#endif /* LPTIM2 */
+      default:
+        break;
+    }
+
+    if (tmpCMP != 0UL)
+    {
+      /* Restore CMP register (LPTIM should be enabled first) */
+      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
+      hlptim->Instance->CMP = tmpCMP;
+
+      /* Wait for the completion of the write operation to the LPTIM_CMP register */
+      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
+      {
+        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
+      }
+      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
+    }
+
+    if (tmpARR != 0UL)
+    {
+      /* Restore ARR register (LPTIM should be enabled first) */
+      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
+      hlptim->Instance->ARR = tmpARR;
+
+      /* Wait for the completion of the write operation to the LPTIM_ARR register */
+      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
+      {
+        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
+      }
+
+      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
+    }
+
+    /* Restore LPTIM source kernel clock */
+    switch ((uint32_t)hlptim->Instance)
+    {
+      case LPTIM1_BASE:
+        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
+        break;
+#if defined(LPTIM2)
+      case LPTIM2_BASE:
+        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
+        break;
+#endif /* LPTIM2 */
+      default:
+        break;
+    }
+  }
+
+  /* Restore configuration registers (LPTIM should be disabled first) */
+  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
+  hlptim->Instance->IER = tmpIER;
+  hlptim->Instance->CFGR = tmpCFGR;
+  hlptim->Instance->CFGR2 = tmpCFGR2;
+
+  __enable_irq();
+}
+/**
+  * @}
+  */
+#endif /* LPTIM1 || LPTIM2 */
+
+#endif /* HAL_LPTIM_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_msp_template.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_msp_template.c
new file mode 100644
index 0000000..2a5f587
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_msp_template.c
@@ -0,0 +1,101 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_msp_template.c
+  * @author  MCD Application Team
+  * @brief   HAL MSP module.
+  *          This file template is located in the HAL folder and should be copied
+  *          to the user folder.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup HAL_MSP HAL MSP module driver
+  * @brief HAL MSP module.
+  * @{
+  */
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Private functions ---------------------------------------------------------*/
+
+/** @defgroup HAL_MSP_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief  Initialize the Global MSP.
+  * @retval None
+  */
+void HAL_MspInit(void)
+{
+  /* NOTE : This function is generated automatically by STM32CubeMX and eventually
+            modified by the user
+   */
+}
+
+/**
+  * @brief  DeInitialize the Global MSP.
+  * @retval None
+  */
+void HAL_MspDeInit(void)
+{
+  /* NOTE : This function is generated automatically by STM32CubeMX and eventually
+            modified by the user
+   */
+}
+
+/**
+  * @brief  Initialize the PPP MSP.
+  * @retval None
+  */
+void HAL_PPP_MspInit(void)
+{
+  /* NOTE : This function is generated automatically by STM32CubeMX and eventually
+            modified by the user
+   */
+}
+
+/**
+  * @brief  DeInitialize the PPP MSP.
+  * @retval None
+  */
+void HAL_PPP_MspDeInit(void)
+{
+  /* NOTE : This function is generated automatically by STM32CubeMX and eventually
+            modified by the user
+   */
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pcd.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pcd.c
new file mode 100644
index 0000000..7e21083
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pcd.c
@@ -0,0 +1,2171 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_pcd.c
+  * @author  MCD Application Team
+  * @brief   PCD HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the USB Peripheral Controller:
+  *           + Initialization and de-initialization functions
+  *           + IO operation functions
+  *           + Peripheral Control functions
+  *           + Peripheral State functions
+  *
+  @verbatim
+  ==============================================================================
+                    ##### How to use this driver #####
+  ==============================================================================
+    [..]
+      The PCD HAL driver can be used as follows:
+
+     (#) Declare a PCD_HandleTypeDef handle structure, for example:
+         PCD_HandleTypeDef  hpcd;
+
+     (#) Fill parameters of Init structure in HCD handle
+
+     (#) Call HAL_PCD_Init() API to initialize the PCD peripheral (Core, Device core, ...)
+
+     (#) Initialize the PCD low level resources through the HAL_PCD_MspInit() API:
+         (##) Enable the PCD/USB Low Level interface clock using
+              (+++) __HAL_RCC_USB_CLK_ENABLE(); For USB Device only FS peripheral
+
+         (##) Initialize the related GPIO clocks
+         (##) Configure PCD pin-out
+         (##) Configure PCD NVIC interrupt
+
+     (#)Associate the Upper USB device stack to the HAL PCD Driver:
+         (##) hpcd.pData = pdev;
+
+     (#)Enable PCD transmission and reception:
+         (##) HAL_PCD_Start();
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup PCD PCD
+  * @brief PCD HAL module driver
+  * @{
+  */
+
+#ifdef HAL_PCD_MODULE_ENABLED
+
+#if defined (USB_DRD_FS)
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup PCD_Private_Macros PCD Private Macros
+  * @{
+  */
+#define PCD_MIN(a, b)  (((a) < (b)) ? (a) : (b))
+#define PCD_MAX(a, b)  (((a) > (b)) ? (a) : (b))
+/**
+  * @}
+  */
+
+/* Private functions prototypes ----------------------------------------------*/
+/** @defgroup PCD_Private_Functions PCD Private Functions
+  * @{
+  */
+
+static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd);
+static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd, PCD_EPTypeDef *ep, uint16_t wEPVal);
+static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd, PCD_EPTypeDef *ep, uint16_t wEPVal);
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup PCD_Exported_Functions PCD Exported Functions
+  * @{
+  */
+
+/** @defgroup PCD_Exported_Functions_Group1 Initialization and de-initialization functions
+  *  @brief    Initialization and Configuration functions
+  *
+@verbatim
+ ===============================================================================
+            ##### Initialization and de-initialization functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Initializes the PCD according to the specified
+  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
+  * @param  hpcd PCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
+{
+  uint8_t i;
+
+  /* Check the PCD handle allocation */
+  if (hpcd == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
+
+  if (hpcd->State == HAL_PCD_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    hpcd->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+    hpcd->SOFCallback = HAL_PCD_SOFCallback;
+    hpcd->SetupStageCallback = HAL_PCD_SetupStageCallback;
+    hpcd->ResetCallback = HAL_PCD_ResetCallback;
+    hpcd->SuspendCallback = HAL_PCD_SuspendCallback;
+    hpcd->ResumeCallback = HAL_PCD_ResumeCallback;
+    hpcd->ConnectCallback = HAL_PCD_ConnectCallback;
+    hpcd->DisconnectCallback = HAL_PCD_DisconnectCallback;
+    hpcd->DataOutStageCallback = HAL_PCD_DataOutStageCallback;
+    hpcd->DataInStageCallback = HAL_PCD_DataInStageCallback;
+    hpcd->ISOOUTIncompleteCallback = HAL_PCD_ISOOUTIncompleteCallback;
+    hpcd->ISOINIncompleteCallback = HAL_PCD_ISOINIncompleteCallback;
+    hpcd->LPMCallback = HAL_PCDEx_LPM_Callback;
+    hpcd->BCDCallback = HAL_PCDEx_BCD_Callback;
+
+    if (hpcd->MspInitCallback == NULL)
+    {
+      hpcd->MspInitCallback = HAL_PCD_MspInit;
+    }
+
+    /* Init the low level hardware */
+    hpcd->MspInitCallback(hpcd);
+#else
+    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
+    HAL_PCD_MspInit(hpcd);
+#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
+  }
+
+  hpcd->State = HAL_PCD_STATE_BUSY;
+
+  /* Disable the Interrupts */
+  __HAL_PCD_DISABLE(hpcd);
+
+  /* Init endpoints structures */
+  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
+  {
+    /* Init ep structure */
+    hpcd->IN_ep[i].is_in = 1U;
+    hpcd->IN_ep[i].num = i;
+    hpcd->IN_ep[i].tx_fifo_num = i;
+    /* Control until ep is activated */
+    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
+    hpcd->IN_ep[i].maxpacket = 0U;
+    hpcd->IN_ep[i].xfer_buff = 0U;
+    hpcd->IN_ep[i].xfer_len = 0U;
+  }
+
+  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
+  {
+    hpcd->OUT_ep[i].is_in = 0U;
+    hpcd->OUT_ep[i].num = i;
+    /* Control until ep is activated */
+    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
+    hpcd->OUT_ep[i].maxpacket = 0U;
+    hpcd->OUT_ep[i].xfer_buff = 0U;
+    hpcd->OUT_ep[i].xfer_len = 0U;
+  }
+
+  /* Init Device */
+  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
+
+  hpcd->USB_Address = 0U;
+  hpcd->State = HAL_PCD_STATE_READY;
+
+  /* Activate LPM */
+  if (hpcd->Init.lpm_enable == 1U)
+  {
+    (void)HAL_PCDEx_ActivateLPM(hpcd);
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  DeInitializes the PCD peripheral.
+  * @param  hpcd PCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_DeInit(PCD_HandleTypeDef *hpcd)
+{
+  /* Check the PCD handle allocation */
+  if (hpcd == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  hpcd->State = HAL_PCD_STATE_BUSY;
+
+  /* Stop Device */
+  if (USB_StopDevice(hpcd->Instance) != HAL_OK)
+  {
+    return HAL_ERROR;
+  }
+
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+  if (hpcd->MspDeInitCallback == NULL)
+  {
+    hpcd->MspDeInitCallback = HAL_PCD_MspDeInit; /* Legacy weak MspDeInit  */
+  }
+
+  /* DeInit the low level hardware */
+  hpcd->MspDeInitCallback(hpcd);
+#else
+  /* DeInit the low level hardware: CLOCK, NVIC.*/
+  HAL_PCD_MspDeInit(hpcd);
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+
+  hpcd->State = HAL_PCD_STATE_RESET;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the PCD MSP.
+  * @param  hpcd PCD handle
+  * @retval None
+  */
+__weak void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hpcd);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_PCD_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitializes PCD MSP.
+  * @param  hpcd PCD handle
+  * @retval None
+  */
+__weak void HAL_PCD_MspDeInit(PCD_HandleTypeDef *hpcd)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hpcd);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_PCD_MspDeInit could be implemented in the user file
+   */
+}
+
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+/**
+  * @brief  Register a User USB PCD Callback
+  *         To be used instead of the weak predefined callback
+  * @param  hpcd USB PCD handle
+  * @param  CallbackID ID of the callback to be registered
+  *         This parameter can be one of the following values:
+  *          @arg @ref HAL_PCD_SOF_CB_ID USB PCD SOF callback ID
+  *          @arg @ref HAL_PCD_SETUPSTAGE_CB_ID USB PCD Setup callback ID
+  *          @arg @ref HAL_PCD_RESET_CB_ID USB PCD Reset callback ID
+  *          @arg @ref HAL_PCD_SUSPEND_CB_ID USB PCD Suspend callback ID
+  *          @arg @ref HAL_PCD_RESUME_CB_ID USB PCD Resume callback ID
+  *          @arg @ref HAL_PCD_CONNECT_CB_ID USB PCD Connect callback ID
+  *          @arg @ref HAL_PCD_DISCONNECT_CB_ID OTG PCD Disconnect callback ID
+  *          @arg @ref HAL_PCD_MSPINIT_CB_ID MspDeInit callback ID
+  *          @arg @ref HAL_PCD_MSPDEINIT_CB_ID MspDeInit callback ID
+  * @param  pCallback pointer to the Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_RegisterCallback(PCD_HandleTypeDef *hpcd,
+                                           HAL_PCD_CallbackIDTypeDef CallbackID,
+                                           pPCD_CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+    return HAL_ERROR;
+  }
+  /* Process locked */
+  __HAL_LOCK(hpcd);
+
+  if (hpcd->State == HAL_PCD_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case HAL_PCD_SOF_CB_ID :
+        hpcd->SOFCallback = pCallback;
+        break;
+
+      case HAL_PCD_SETUPSTAGE_CB_ID :
+        hpcd->SetupStageCallback = pCallback;
+        break;
+
+      case HAL_PCD_RESET_CB_ID :
+        hpcd->ResetCallback = pCallback;
+        break;
+
+      case HAL_PCD_SUSPEND_CB_ID :
+        hpcd->SuspendCallback = pCallback;
+        break;
+
+      case HAL_PCD_RESUME_CB_ID :
+        hpcd->ResumeCallback = pCallback;
+        break;
+
+      case HAL_PCD_CONNECT_CB_ID :
+        hpcd->ConnectCallback = pCallback;
+        break;
+
+      case HAL_PCD_DISCONNECT_CB_ID :
+        hpcd->DisconnectCallback = pCallback;
+        break;
+
+      case HAL_PCD_MSPINIT_CB_ID :
+        hpcd->MspInitCallback = pCallback;
+        break;
+
+      case HAL_PCD_MSPDEINIT_CB_ID :
+        hpcd->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (hpcd->State == HAL_PCD_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_PCD_MSPINIT_CB_ID :
+        hpcd->MspInitCallback = pCallback;
+        break;
+
+      case HAL_PCD_MSPDEINIT_CB_ID :
+        hpcd->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hpcd);
+  return status;
+}
+
+/**
+  * @brief  Unregister an USB PCD Callback
+  *         USB PCD callabck is redirected to the weak predefined callback
+  * @param  hpcd USB PCD handle
+  * @param  CallbackID ID of the callback to be unregistered
+  *         This parameter can be one of the following values:
+  *          @arg @ref HAL_PCD_SOF_CB_ID USB PCD SOF callback ID
+  *          @arg @ref HAL_PCD_SETUPSTAGE_CB_ID USB PCD Setup callback ID
+  *          @arg @ref HAL_PCD_RESET_CB_ID USB PCD Reset callback ID
+  *          @arg @ref HAL_PCD_SUSPEND_CB_ID USB PCD Suspend callback ID
+  *          @arg @ref HAL_PCD_RESUME_CB_ID USB PCD Resume callback ID
+  *          @arg @ref HAL_PCD_CONNECT_CB_ID USB PCD Connect callback ID
+  *          @arg @ref HAL_PCD_DISCONNECT_CB_ID OTG PCD Disconnect callback ID
+  *          @arg @ref HAL_PCD_MSPINIT_CB_ID MspDeInit callback ID
+  *          @arg @ref HAL_PCD_MSPDEINIT_CB_ID MspDeInit callback ID
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_UnRegisterCallback(PCD_HandleTypeDef *hpcd, HAL_PCD_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hpcd);
+
+  /* Setup Legacy weak Callbacks  */
+  if (hpcd->State == HAL_PCD_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case HAL_PCD_SOF_CB_ID :
+        hpcd->SOFCallback = HAL_PCD_SOFCallback;
+        break;
+
+      case HAL_PCD_SETUPSTAGE_CB_ID :
+        hpcd->SetupStageCallback = HAL_PCD_SetupStageCallback;
+        break;
+
+      case HAL_PCD_RESET_CB_ID :
+        hpcd->ResetCallback = HAL_PCD_ResetCallback;
+        break;
+
+      case HAL_PCD_SUSPEND_CB_ID :
+        hpcd->SuspendCallback = HAL_PCD_SuspendCallback;
+        break;
+
+      case HAL_PCD_RESUME_CB_ID :
+        hpcd->ResumeCallback = HAL_PCD_ResumeCallback;
+        break;
+
+      case HAL_PCD_CONNECT_CB_ID :
+        hpcd->ConnectCallback = HAL_PCD_ConnectCallback;
+        break;
+
+      case HAL_PCD_DISCONNECT_CB_ID :
+        hpcd->DisconnectCallback = HAL_PCD_DisconnectCallback;
+        break;
+
+      case HAL_PCD_MSPINIT_CB_ID :
+        hpcd->MspInitCallback = HAL_PCD_MspInit;
+        break;
+
+      case HAL_PCD_MSPDEINIT_CB_ID :
+        hpcd->MspDeInitCallback = HAL_PCD_MspDeInit;
+        break;
+
+      default :
+        /* Update the error code */
+        hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (hpcd->State == HAL_PCD_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_PCD_MSPINIT_CB_ID :
+        hpcd->MspInitCallback = HAL_PCD_MspInit;
+        break;
+
+      case HAL_PCD_MSPDEINIT_CB_ID :
+        hpcd->MspDeInitCallback = HAL_PCD_MspDeInit;
+        break;
+
+      default :
+        /* Update the error code */
+        hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hpcd);
+  return status;
+}
+
+/**
+  * @brief  Register USB PCD Data OUT Stage Callback
+  *         To be used instead of the weak HAL_PCD_DataOutStageCallback() predefined callback
+  * @param  hpcd PCD handle
+  * @param  pCallback pointer to the USB PCD Data OUT Stage Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_RegisterDataOutStageCallback(PCD_HandleTypeDef *hpcd,
+                                                       pPCD_DataOutStageCallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+
+  /* Process locked */
+  __HAL_LOCK(hpcd);
+
+  if (hpcd->State == HAL_PCD_STATE_READY)
+  {
+    hpcd->DataOutStageCallback = pCallback;
+  }
+  else
+  {
+    /* Update the error code */
+    hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hpcd);
+
+  return status;
+}
+
+/**
+  * @brief  Unregister the USB PCD Data OUT Stage Callback
+  *         USB PCD Data OUT Stage Callback is redirected to the weak HAL_PCD_DataOutStageCallback() predefined callback
+  * @param  hpcd PCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_UnRegisterDataOutStageCallback(PCD_HandleTypeDef *hpcd)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hpcd);
+
+  if (hpcd->State == HAL_PCD_STATE_READY)
+  {
+    hpcd->DataOutStageCallback = HAL_PCD_DataOutStageCallback; /* Legacy weak DataOutStageCallback  */
+  }
+  else
+  {
+    /* Update the error code */
+    hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hpcd);
+
+  return status;
+}
+
+/**
+  * @brief  Register USB PCD Data IN Stage Callback
+  *         To be used instead of the weak HAL_PCD_DataInStageCallback() predefined callback
+  * @param  hpcd PCD handle
+  * @param  pCallback pointer to the USB PCD Data IN Stage Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_RegisterDataInStageCallback(PCD_HandleTypeDef *hpcd,
+                                                      pPCD_DataInStageCallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+
+  /* Process locked */
+  __HAL_LOCK(hpcd);
+
+  if (hpcd->State == HAL_PCD_STATE_READY)
+  {
+    hpcd->DataInStageCallback = pCallback;
+  }
+  else
+  {
+    /* Update the error code */
+    hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hpcd);
+
+  return status;
+}
+
+/**
+  * @brief  Unregister the USB PCD Data IN Stage Callback
+  *         USB PCD Data OUT Stage Callback is redirected to the weak HAL_PCD_DataInStageCallback() predefined callback
+  * @param  hpcd PCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_UnRegisterDataInStageCallback(PCD_HandleTypeDef *hpcd)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hpcd);
+
+  if (hpcd->State == HAL_PCD_STATE_READY)
+  {
+    hpcd->DataInStageCallback = HAL_PCD_DataInStageCallback; /* Legacy weak DataInStageCallback  */
+  }
+  else
+  {
+    /* Update the error code */
+    hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hpcd);
+
+  return status;
+}
+
+/**
+  * @brief  Register USB PCD Iso OUT incomplete Callback
+  *         To be used instead of the weak HAL_PCD_ISOOUTIncompleteCallback() predefined callback
+  * @param  hpcd PCD handle
+  * @param  pCallback pointer to the USB PCD Iso OUT incomplete Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_RegisterIsoOutIncpltCallback(PCD_HandleTypeDef *hpcd,
+                                                       pPCD_IsoOutIncpltCallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+
+  /* Process locked */
+  __HAL_LOCK(hpcd);
+
+  if (hpcd->State == HAL_PCD_STATE_READY)
+  {
+    hpcd->ISOOUTIncompleteCallback = pCallback;
+  }
+  else
+  {
+    /* Update the error code */
+    hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hpcd);
+
+  return status;
+}
+
+/**
+  * @brief  Unregister the USB PCD Iso OUT incomplete Callback
+  *         USB PCD Iso OUT incomplete Callback is redirected
+  *         to the weak HAL_PCD_ISOOUTIncompleteCallback() predefined callback
+  * @param  hpcd PCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_UnRegisterIsoOutIncpltCallback(PCD_HandleTypeDef *hpcd)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hpcd);
+
+  if (hpcd->State == HAL_PCD_STATE_READY)
+  {
+    hpcd->ISOOUTIncompleteCallback = HAL_PCD_ISOOUTIncompleteCallback; /* Legacy weak ISOOUTIncompleteCallback  */
+  }
+  else
+  {
+    /* Update the error code */
+    hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hpcd);
+
+  return status;
+}
+
+/**
+  * @brief  Register USB PCD Iso IN incomplete Callback
+  *         To be used instead of the weak HAL_PCD_ISOINIncompleteCallback() predefined callback
+  * @param  hpcd PCD handle
+  * @param  pCallback pointer to the USB PCD Iso IN incomplete Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_RegisterIsoInIncpltCallback(PCD_HandleTypeDef *hpcd,
+                                                      pPCD_IsoInIncpltCallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+
+  /* Process locked */
+  __HAL_LOCK(hpcd);
+
+  if (hpcd->State == HAL_PCD_STATE_READY)
+  {
+    hpcd->ISOINIncompleteCallback = pCallback;
+  }
+  else
+  {
+    /* Update the error code */
+    hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hpcd);
+
+  return status;
+}
+
+/**
+  * @brief  Unregister the USB PCD Iso IN incomplete Callback
+  *         USB PCD Iso IN incomplete Callback is redirected
+  *         to the weak HAL_PCD_ISOINIncompleteCallback() predefined callback
+  * @param  hpcd PCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_UnRegisterIsoInIncpltCallback(PCD_HandleTypeDef *hpcd)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hpcd);
+
+  if (hpcd->State == HAL_PCD_STATE_READY)
+  {
+    hpcd->ISOINIncompleteCallback = HAL_PCD_ISOINIncompleteCallback; /* Legacy weak ISOINIncompleteCallback  */
+  }
+  else
+  {
+    /* Update the error code */
+    hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hpcd);
+
+  return status;
+}
+
+/**
+  * @brief  Register USB PCD BCD Callback
+  *         To be used instead of the weak HAL_PCDEx_BCD_Callback() predefined callback
+  * @param  hpcd PCD handle
+  * @param  pCallback pointer to the USB PCD BCD Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_RegisterBcdCallback(PCD_HandleTypeDef *hpcd, pPCD_BcdCallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+
+  /* Process locked */
+  __HAL_LOCK(hpcd);
+
+  if (hpcd->State == HAL_PCD_STATE_READY)
+  {
+    hpcd->BCDCallback = pCallback;
+  }
+  else
+  {
+    /* Update the error code */
+    hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hpcd);
+
+  return status;
+}
+
+/**
+  * @brief  Unregister the USB PCD BCD Callback
+  *         USB BCD Callback is redirected to the weak HAL_PCDEx_BCD_Callback() predefined callback
+  * @param  hpcd PCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_UnRegisterBcdCallback(PCD_HandleTypeDef *hpcd)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hpcd);
+
+  if (hpcd->State == HAL_PCD_STATE_READY)
+  {
+    hpcd->BCDCallback = HAL_PCDEx_BCD_Callback; /* Legacy weak HAL_PCDEx_BCD_Callback  */
+  }
+  else
+  {
+    /* Update the error code */
+    hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hpcd);
+
+  return status;
+}
+
+/**
+  * @brief  Register USB PCD LPM Callback
+  *         To be used instead of the weak HAL_PCDEx_LPM_Callback() predefined callback
+  * @param  hpcd PCD handle
+  * @param  pCallback pointer to the USB PCD LPM Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_RegisterLpmCallback(PCD_HandleTypeDef *hpcd, pPCD_LpmCallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+
+  /* Process locked */
+  __HAL_LOCK(hpcd);
+
+  if (hpcd->State == HAL_PCD_STATE_READY)
+  {
+    hpcd->LPMCallback = pCallback;
+  }
+  else
+  {
+    /* Update the error code */
+    hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hpcd);
+
+  return status;
+}
+
+/**
+  * @brief  Unregister the USB PCD LPM Callback
+  *         USB LPM Callback is redirected to the weak HAL_PCDEx_LPM_Callback() predefined callback
+  * @param  hpcd PCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_UnRegisterLpmCallback(PCD_HandleTypeDef *hpcd)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hpcd);
+
+  if (hpcd->State == HAL_PCD_STATE_READY)
+  {
+    hpcd->LPMCallback = HAL_PCDEx_LPM_Callback; /* Legacy weak HAL_PCDEx_LPM_Callback  */
+  }
+  else
+  {
+    /* Update the error code */
+    hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hpcd);
+
+  return status;
+}
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @defgroup PCD_Exported_Functions_Group2 Input and Output operation functions
+  *  @brief   Data transfers functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### IO operation functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to manage the PCD data
+    transfers.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Start the USB device
+  * @param  hpcd PCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
+{
+  __HAL_LOCK(hpcd);
+  __HAL_PCD_ENABLE(hpcd);
+  (void)USB_DevConnect(hpcd->Instance);
+  __HAL_UNLOCK(hpcd);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stop the USB device.
+  * @param  hpcd PCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
+{
+  __HAL_LOCK(hpcd);
+  __HAL_PCD_DISABLE(hpcd);
+  (void)USB_DevDisconnect(hpcd->Instance);
+  __HAL_UNLOCK(hpcd);
+
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  This function handles PCD interrupt request.
+  * @param  hpcd PCD handle
+  * @retval HAL status
+  */
+void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
+{
+  /* check if this is an USB pending IT */
+  if ((SYSCFG->IT_LINE_SR[8] & (0x1U << 2)) == 0U)
+  {
+    return;
+  }
+
+  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
+  {
+    /* servicing of the endpoint correct transfer interrupt */
+    /* clear of the CTR flag into the sub */
+    (void)PCD_EP_ISR_Handler(hpcd);
+  }
+
+  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
+  {
+    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
+
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+    hpcd->ResetCallback(hpcd);
+#else
+    HAL_PCD_ResetCallback(hpcd);
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+
+    (void)HAL_PCD_SetAddress(hpcd, 0U);
+  }
+
+  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
+  {
+    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
+  }
+
+  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
+  {
+    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
+  }
+
+  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
+  {
+    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
+    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
+
+    if (hpcd->LPM_State == LPM_L1)
+    {
+      hpcd->LPM_State = LPM_L0;
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
+#else
+      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+    }
+
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+    hpcd->ResumeCallback(hpcd);
+#else
+    HAL_PCD_ResumeCallback(hpcd);
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+
+    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
+  }
+
+  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
+  {
+    /* Force low-power mode in the macrocell */
+    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
+
+    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
+    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
+
+    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
+
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+    hpcd->SuspendCallback(hpcd);
+#else
+    HAL_PCD_SuspendCallback(hpcd);
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+  }
+
+  /* Handle LPM Interrupt */
+  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_L1REQ))
+  {
+    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
+    if (hpcd->LPM_State == LPM_L0)
+    {
+      /* Force suspend and low-power mode before going to L1 state*/
+      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
+      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
+
+      hpcd->LPM_State = LPM_L1;
+      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
+#else
+      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+    }
+    else
+    {
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+      hpcd->SuspendCallback(hpcd);
+#else
+      HAL_PCD_SuspendCallback(hpcd);
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+    }
+  }
+
+  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
+  {
+    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
+
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+    hpcd->SOFCallback(hpcd);
+#else
+    HAL_PCD_SOFCallback(hpcd);
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+  }
+
+  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
+  {
+    /* clear ESOF flag in ISTR */
+    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
+  }
+}
+
+
+/**
+  * @brief  Data OUT stage callback.
+  * @param  hpcd PCD handle
+  * @param  epnum endpoint number
+  * @retval None
+  */
+__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hpcd);
+  UNUSED(epnum);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_PCD_DataOutStageCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Data IN stage callback
+  * @param  hpcd PCD handle
+  * @param  epnum endpoint number
+  * @retval None
+  */
+__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hpcd);
+  UNUSED(epnum);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_PCD_DataInStageCallback could be implemented in the user file
+   */
+}
+/**
+  * @brief  Setup stage callback
+  * @param  hpcd PCD handle
+  * @retval None
+  */
+__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hpcd);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_PCD_SetupStageCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  USB Start Of Frame callback.
+  * @param  hpcd PCD handle
+  * @retval None
+  */
+__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hpcd);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_PCD_SOFCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  USB Reset callback.
+  * @param  hpcd PCD handle
+  * @retval None
+  */
+__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hpcd);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_PCD_ResetCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Suspend event callback.
+  * @param  hpcd PCD handle
+  * @retval None
+  */
+__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hpcd);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_PCD_SuspendCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Resume event callback.
+  * @param  hpcd PCD handle
+  * @retval None
+  */
+__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hpcd);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_PCD_ResumeCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Incomplete ISO OUT callback.
+  * @param  hpcd PCD handle
+  * @param  epnum endpoint number
+  * @retval None
+  */
+__weak void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hpcd);
+  UNUSED(epnum);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_PCD_ISOOUTIncompleteCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Incomplete ISO IN callback.
+  * @param  hpcd PCD handle
+  * @param  epnum endpoint number
+  * @retval None
+  */
+__weak void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hpcd);
+  UNUSED(epnum);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_PCD_ISOINIncompleteCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Connection event callback.
+  * @param  hpcd PCD handle
+  * @retval None
+  */
+__weak void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hpcd);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_PCD_ConnectCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Disconnection event callback.
+  * @param  hpcd PCD handle
+  * @retval None
+  */
+__weak void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hpcd);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_PCD_DisconnectCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup PCD_Exported_Functions_Group3 Peripheral Control functions
+  *  @brief   management functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### Peripheral Control functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to control the PCD data
+    transfers.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Connect the USB device
+  * @param  hpcd PCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_DevConnect(PCD_HandleTypeDef *hpcd)
+{
+  __HAL_LOCK(hpcd);
+  (void)USB_DevConnect(hpcd->Instance);
+  __HAL_UNLOCK(hpcd);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Disconnect the USB device.
+  * @param  hpcd PCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_DevDisconnect(PCD_HandleTypeDef *hpcd)
+{
+  __HAL_LOCK(hpcd);
+  (void)USB_DevDisconnect(hpcd->Instance);
+  __HAL_UNLOCK(hpcd);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Set the USB Device address.
+  * @param  hpcd PCD handle
+  * @param  address new device address
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
+{
+  __HAL_LOCK(hpcd);
+  hpcd->USB_Address = address;
+  (void)USB_SetDevAddress(hpcd->Instance, address);
+  __HAL_UNLOCK(hpcd);
+
+  return HAL_OK;
+}
+/**
+  * @brief  Open and configure an endpoint.
+  * @param  hpcd PCD handle
+  * @param  ep_addr endpoint address
+  * @param  ep_mps endpoint max packet size
+  * @param  ep_type endpoint type
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
+                                  uint16_t ep_mps, uint8_t ep_type)
+{
+  HAL_StatusTypeDef  ret = HAL_OK;
+  PCD_EPTypeDef *ep;
+
+  if ((ep_addr & 0x80U) == 0x80U)
+  {
+    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
+    ep->is_in = 1U;
+  }
+  else
+  {
+    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
+    ep->is_in = 0U;
+  }
+
+  ep->num = ep_addr & EP_ADDR_MSK;
+  ep->maxpacket = ep_mps;
+  ep->type = ep_type;
+
+  if (ep->is_in != 0U)
+  {
+    /* Assign a Tx FIFO */
+    ep->tx_fifo_num = ep->num;
+  }
+  /* Set initial data PID. */
+  if (ep_type == EP_TYPE_BULK)
+  {
+    ep->data_pid_start = 0U;
+  }
+
+  __HAL_LOCK(hpcd);
+  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
+  __HAL_UNLOCK(hpcd);
+
+  return ret;
+}
+
+/**
+  * @brief  Deactivate an endpoint.
+  * @param  hpcd PCD handle
+  * @param  ep_addr endpoint address
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
+{
+  PCD_EPTypeDef *ep;
+
+  if ((ep_addr & 0x80U) == 0x80U)
+  {
+    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
+    ep->is_in = 1U;
+  }
+  else
+  {
+    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
+    ep->is_in = 0U;
+  }
+  ep->num   = ep_addr & EP_ADDR_MSK;
+
+  __HAL_LOCK(hpcd);
+  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
+  __HAL_UNLOCK(hpcd);
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  Receive an amount of data.
+  * @param  hpcd PCD handle
+  * @param  ep_addr endpoint address
+  * @param  pBuf pointer to the reception buffer
+  * @param  len amount of data to be received
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
+{
+  PCD_EPTypeDef *ep;
+
+  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
+
+  /*setup and start the Xfer */
+  ep->xfer_buff = pBuf;
+  ep->xfer_len = len;
+  ep->xfer_count = 0U;
+  ep->is_in = 0U;
+  ep->num = ep_addr & EP_ADDR_MSK;
+
+  if ((ep_addr & EP_ADDR_MSK) == 0U)
+  {
+    (void)USB_EP0StartXfer(hpcd->Instance, ep);
+  }
+  else
+  {
+    (void)USB_EPStartXfer(hpcd->Instance, ep);
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Get Received Data Size
+  * @param  hpcd PCD handle
+  * @param  ep_addr endpoint address
+  * @retval Data Size
+  */
+uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
+{
+  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
+}
+/**
+  * @brief  Send an amount of data
+  * @param  hpcd PCD handle
+  * @param  ep_addr endpoint address
+  * @param  pBuf pointer to the transmission buffer
+  * @param  len amount of data to be sent
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
+{
+  PCD_EPTypeDef *ep;
+
+  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
+
+  /*setup and start the Xfer */
+  ep->xfer_buff = pBuf;
+  ep->xfer_len = len;
+  ep->xfer_fill_db = 1U;
+  ep->xfer_len_db = len;
+  ep->xfer_count = 0U;
+  ep->is_in = 1U;
+  ep->num = ep_addr & EP_ADDR_MSK;
+
+  if ((ep_addr & EP_ADDR_MSK) == 0U)
+  {
+    (void)USB_EP0StartXfer(hpcd->Instance, ep);
+  }
+  else
+  {
+    (void)USB_EPStartXfer(hpcd->Instance, ep);
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Set a STALL condition over an endpoint
+  * @param  hpcd PCD handle
+  * @param  ep_addr endpoint address
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
+{
+  PCD_EPTypeDef *ep;
+
+  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
+  {
+    return HAL_ERROR;
+  }
+
+  if ((0x80U & ep_addr) == 0x80U)
+  {
+    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
+    ep->is_in = 1U;
+  }
+  else
+  {
+    ep = &hpcd->OUT_ep[ep_addr];
+    ep->is_in = 0U;
+  }
+
+  ep->is_stall = 1U;
+  ep->num = ep_addr & EP_ADDR_MSK;
+
+  __HAL_LOCK(hpcd);
+
+  (void)USB_EPSetStall(hpcd->Instance, ep);
+
+  __HAL_UNLOCK(hpcd);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Clear a STALL condition over in an endpoint
+  * @param  hpcd PCD handle
+  * @param  ep_addr endpoint address
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
+{
+  PCD_EPTypeDef *ep;
+
+  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
+  {
+    return HAL_ERROR;
+  }
+
+  if ((0x80U & ep_addr) == 0x80U)
+  {
+    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
+    ep->is_in = 1U;
+  }
+  else
+  {
+    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
+    ep->is_in = 0U;
+  }
+
+  ep->is_stall = 0U;
+  ep->num = ep_addr & EP_ADDR_MSK;
+
+  __HAL_LOCK(hpcd);
+  (void)USB_EPClearStall(hpcd->Instance, ep);
+  __HAL_UNLOCK(hpcd);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Flush an endpoint
+  * @param  hpcd PCD handle
+  * @param  ep_addr endpoint address
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hpcd);
+  UNUSED(ep_addr);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Activate remote wakeup signalling
+  * @param  hpcd PCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_ActivateRemoteWakeup(PCD_HandleTypeDef *hpcd)
+{
+  return (USB_ActivateRemoteWakeup(hpcd->Instance));
+}
+
+/**
+  * @brief  De-activate remote wakeup signalling.
+  * @param  hpcd PCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCD_DeActivateRemoteWakeup(PCD_HandleTypeDef *hpcd)
+{
+  return (USB_DeActivateRemoteWakeup(hpcd->Instance));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup PCD_Exported_Functions_Group4 Peripheral State functions
+  *  @brief   Peripheral State functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### Peripheral State functions #####
+ ===============================================================================
+    [..]
+    This subsection permits to get in run-time the status of the peripheral
+    and the data flow.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Return the PCD handle state.
+  * @param  hpcd PCD handle
+  * @retval HAL state
+  */
+PCD_StateTypeDef HAL_PCD_GetState(PCD_HandleTypeDef *hpcd)
+{
+  return hpcd->State;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+/** @addtogroup PCD_Private_Functions
+  * @{
+  */
+
+
+/**
+  * @brief  This function handles PCD Endpoint interrupt request.
+  * @param  hpcd PCD handle
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
+{
+  PCD_EPTypeDef *ep;
+  uint16_t count, wIstr, wEPVal, TxByteNbre;
+  uint8_t epindex;
+
+  /* stay in loop while pending interrupts */
+  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
+  {
+    wIstr = (uint16_t)hpcd->Instance->ISTR;
+
+    /* extract highest priority endpoint number */
+    epindex = (uint8_t)(wIstr & USB_ISTR_IDN);
+
+    if (epindex == 0U)
+    {
+      /* Decode and service control endpoint interrupt */
+
+      /* DIR bit = origin of the interrupt */
+      if ((wIstr & USB_ISTR_DIR) == 0U)
+      {
+        /* DIR = 0 */
+
+        /* DIR = 0 => IN  int */
+        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
+        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
+        ep = &hpcd->IN_ep[0];
+
+        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
+        ep->xfer_buff += ep->xfer_count;
+
+        /* TX COMPLETE */
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+        hpcd->DataInStageCallback(hpcd, 0U);
+#else
+        HAL_PCD_DataInStageCallback(hpcd, 0U);
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+
+        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
+        {
+          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
+          hpcd->USB_Address = 0U;
+        }
+      }
+      else
+      {
+        /* DIR = 1 */
+
+        /* DIR = 1 & CTR_RX => SETUP or OUT int */
+        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
+        ep = &hpcd->OUT_ep[0];
+        wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
+
+        if ((wEPVal & USB_EP_SETUP) != 0U)
+        {
+          /* Get SETUP Packet */
+          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
+
+          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
+                      ep->pmaadress, (uint16_t)ep->xfer_count);
+
+          /* SETUP bit kept frozen while CTR_RX = 1 */
+          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
+
+          /* Process SETUP Packet*/
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+          hpcd->SetupStageCallback(hpcd);
+#else
+          HAL_PCD_SetupStageCallback(hpcd);
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+        }
+        else if ((wEPVal & USB_EP_VTRX) != 0U)
+        {
+          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
+
+          /* Get Control Data OUT Packet */
+          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
+
+          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
+          {
+            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
+                        ep->pmaadress, (uint16_t)ep->xfer_count);
+
+            ep->xfer_buff += ep->xfer_count;
+
+            /* Process Control Data OUT Packet */
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+            hpcd->DataOutStageCallback(hpcd, 0U);
+#else
+            HAL_PCD_DataOutStageCallback(hpcd, 0U);
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+          }
+
+          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
+          {
+            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
+            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
+          }
+        }
+      }
+    }
+    else
+    {
+      /* Decode and service non control endpoints interrupt */
+      /* process related endpoint register */
+      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
+
+      if ((wEPVal & USB_EP_VTRX) != 0U)
+      {
+        /* clear int flag */
+        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
+        ep = &hpcd->OUT_ep[epindex];
+
+        /* OUT Single Buffering */
+        if (ep->doublebuffer == 0U)
+        {
+          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
+
+          if (count != 0U)
+          {
+            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
+          }
+        }
+        else
+        {
+          /* manage double buffer bulk out */
+          if (ep->type == EP_TYPE_BULK)
+          {
+            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
+          }
+          else /* manage double buffer iso out */
+          {
+            /* free EP OUT Buffer */
+            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
+
+            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
+            {
+              /* read from endpoint BUF0Addr buffer */
+              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
+
+              if (count != 0U)
+              {
+                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
+              }
+            }
+            else
+            {
+              /* read from endpoint BUF1Addr buffer */
+              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
+
+              if (count != 0U)
+              {
+                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
+              }
+            }
+          }
+        }
+        /* multi-packet on the NON control OUT endpoint */
+        ep->xfer_count += count;
+        ep->xfer_buff += count;
+
+        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
+        {
+          /* RX COMPLETE */
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+          hpcd->DataOutStageCallback(hpcd, ep->num);
+#else
+          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+        }
+        else
+        {
+          (void) USB_EPStartXfer(hpcd->Instance, ep);
+        }
+
+      }
+
+      if ((wEPVal & USB_EP_VTTX) != 0U)
+      {
+        ep = &hpcd->IN_ep[epindex];
+
+        /* clear int flag */
+        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
+
+        /* Manage all non bulk/isoc transaction Bulk Single Buffer Transaction */
+        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
+           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
+        {
+          /* multi-packet on the NON control IN endpoint */
+          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
+
+          if (ep->xfer_len > TxByteNbre)
+          {
+            ep->xfer_len -= TxByteNbre;
+          }
+          else
+          {
+            ep->xfer_len = 0U;
+          }
+
+          /* Zero Length Packet? */
+          if (ep->xfer_len == 0U)
+          {
+            /* TX COMPLETE */
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+            hpcd->DataInStageCallback(hpcd, ep->num);
+#else
+            HAL_PCD_DataInStageCallback(hpcd, ep->num);
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+          }
+          else
+          {
+            /* Transfer is not yet Done */
+            ep->xfer_buff += TxByteNbre;
+            ep->xfer_count += TxByteNbre;
+            (void)USB_EPStartXfer(hpcd->Instance, ep);
+          }
+        }
+        /* Double Buffer Iso/bulk IN (bulk transfer Len > Ep_Mps) */
+        else
+        {
+          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
+        }
+      }
+    }
+  }
+
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  Manage double buffer bulk out transaction from ISR
+  * @param  hpcd PCD handle
+  * @param  ep current endpoint handle
+  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
+  * @retval HAL status
+  */
+static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
+                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
+{
+  uint16_t count;
+
+  /* Manage Buffer0 OUT */
+  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
+  {
+    /* Get count of received Data on buffer0 */
+    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
+
+    if (ep->xfer_len >= count)
+    {
+      ep->xfer_len -= count;
+    }
+    else
+    {
+      ep->xfer_len = 0U;
+    }
+
+    if (ep->xfer_len == 0U)
+    {
+      /* set NAK to OUT endpoint since double buffer is enabled */
+      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
+    }
+
+    /* Check if Buffer1 is in blocked sate which requires to toggle */
+    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
+    {
+      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
+    }
+
+    if (count != 0U)
+    {
+      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
+    }
+  }
+  /* Manage Buffer 1 DTOG_RX=0 */
+  else
+  {
+    /* Get count of received data */
+    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
+
+    if (ep->xfer_len >= count)
+    {
+      ep->xfer_len -= count;
+    }
+    else
+    {
+      ep->xfer_len = 0U;
+    }
+
+    if (ep->xfer_len == 0U)
+    {
+      /* set NAK on the current endpoint */
+      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
+    }
+
+    /*Need to FreeUser Buffer*/
+    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
+    {
+      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
+    }
+
+    if (count != 0U)
+    {
+      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
+    }
+  }
+
+  return count;
+}
+
+
+/**
+  * @brief  Manage double buffer bulk IN transaction from ISR
+  * @param  hpcd PCD handle
+  * @param  ep current endpoint handle
+  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
+                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
+{
+  uint32_t len;
+  uint16_t TxByteNbre;
+
+  /* Data Buffer0 ACK received */
+  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
+  {
+    /* multi-packet on the NON control IN endpoint */
+    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
+
+    if (ep->xfer_len > TxByteNbre)
+    {
+      ep->xfer_len -= TxByteNbre;
+    }
+    else
+    {
+      ep->xfer_len = 0U;
+    }
+    /* Transfer is completed */
+    if (ep->xfer_len == 0U)
+    {
+      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
+      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
+
+      /* TX COMPLETE */
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+      hpcd->DataInStageCallback(hpcd, ep->num);
+#else
+      HAL_PCD_DataInStageCallback(hpcd, ep->num);
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+
+      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
+      {
+        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
+      }
+    }
+    else /* Transfer is not yet Done */
+    {
+      /* need to Free USB Buff */
+      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
+      {
+        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
+      }
+
+      /* Still there is data to Fill in the next Buffer */
+      if (ep->xfer_fill_db == 1U)
+      {
+        ep->xfer_buff += TxByteNbre;
+        ep->xfer_count += TxByteNbre;
+
+        /* Calculate the len of the new buffer to fill */
+        if (ep->xfer_len_db >= ep->maxpacket)
+        {
+          len = ep->maxpacket;
+          ep->xfer_len_db -= len;
+        }
+        else if (ep->xfer_len_db == 0U)
+        {
+          len = TxByteNbre;
+          ep->xfer_fill_db = 0U;
+        }
+        else
+        {
+          ep->xfer_fill_db = 0U;
+          len = ep->xfer_len_db;
+          ep->xfer_len_db = 0U;
+        }
+
+        /* Write remaining Data to Buffer */
+        /* Set the Double buffer counter for pma buffer1 */
+        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
+
+        /* Copy user buffer to USB PMA */
+        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
+      }
+    }
+  }
+  else /* Data Buffer1 ACK received */
+  {
+    /* multi-packet on the NON control IN endpoint */
+    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
+
+    if (ep->xfer_len >= TxByteNbre)
+    {
+      ep->xfer_len -= TxByteNbre;
+    }
+    else
+    {
+      ep->xfer_len = 0U;
+    }
+
+    /* Transfer is completed */
+    if (ep->xfer_len == 0U)
+    {
+      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
+      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
+
+      /* TX COMPLETE */
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+      hpcd->DataInStageCallback(hpcd, ep->num);
+#else
+      HAL_PCD_DataInStageCallback(hpcd, ep->num);
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+
+      /* need to Free USB Buff */
+      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
+      {
+        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
+      }
+    }
+    else /* Transfer is not yet Done */
+    {
+      /* need to Free USB Buff */
+      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
+      {
+        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
+      }
+
+      /* Still there is data to Fill in the next Buffer */
+      if (ep->xfer_fill_db == 1U)
+      {
+        ep->xfer_buff += TxByteNbre;
+        ep->xfer_count += TxByteNbre;
+
+        /* Calculate the len of the new buffer to fill */
+        if (ep->xfer_len_db >= ep->maxpacket)
+        {
+          len = ep->maxpacket;
+          ep->xfer_len_db -= len;
+        }
+        else if (ep->xfer_len_db == 0U)
+        {
+          len = TxByteNbre;
+          ep->xfer_fill_db = 0U;
+        }
+        else
+        {
+          len = ep->xfer_len_db;
+          ep->xfer_len_db = 0U;
+          ep->xfer_fill_db = 0;
+        }
+
+        /* Set the Double buffer counter for pmabuffer1 */
+        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
+
+        /* Copy the user buffer to USB PMA */
+        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
+      }
+    }
+  }
+
+  /*enable endpoint IN*/
+  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
+
+  return HAL_OK;
+}
+
+
+
+/**
+  * @}
+  */
+#endif /* defined (USB_DRD_FS) */
+#endif /* HAL_PCD_MODULE_ENABLED */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pcd_ex.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pcd_ex.c
new file mode 100644
index 0000000..c88c44e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pcd_ex.c
@@ -0,0 +1,336 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_pcd_ex.c
+  * @author  MCD Application Team
+  * @brief   PCD Extended HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the USB Peripheral Controller:
+  *           + Extended features functions
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup PCDEx PCDEx
+  * @brief PCD Extended HAL module driver
+  * @{
+  */
+
+#ifdef HAL_PCD_MODULE_ENABLED
+
+#if defined (USB_DRD_FS)
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/* Private functions ---------------------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup PCDEx_Exported_Functions PCDEx Exported Functions
+  * @{
+  */
+
+/** @defgroup PCDEx_Exported_Functions_Group1 Peripheral Control functions
+  * @brief    PCDEx control functions
+  *
+@verbatim
+ ===============================================================================
+                 ##### Extended features functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Update FIFO configuration
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Configure PMA for EP
+  * @param  hpcd  Device instance
+  * @param  ep_addr endpoint address
+  * @param  ep_kind endpoint Kind
+  *                  USB_SNG_BUF: Single Buffer used
+  *                  USB_DBL_BUF: Double Buffer used
+  * @param  pmaadress: EP address in The PMA: In case of single buffer endpoint
+  *                   this parameter is 16-bit value providing the address
+  *                   in PMA allocated to endpoint.
+  *                   In case of double buffer endpoint this parameter
+  *                   is a 32-bit value providing the endpoint buffer 0 address
+  *                   in the LSB part of 32-bit value and endpoint buffer 1 address
+  *                   in the MSB part of 32-bit value.
+  * @retval HAL status
+  */
+
+HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
+                                       uint16_t ep_kind, uint32_t pmaadress)
+{
+  PCD_EPTypeDef *ep;
+
+  /* initialize ep structure*/
+  if ((0x80U & ep_addr) == 0x80U)
+  {
+    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
+  }
+  else
+  {
+    ep = &hpcd->OUT_ep[ep_addr];
+  }
+
+  /* Here we check if the endpoint is single or double Buffer*/
+  if (ep_kind == PCD_SNG_BUF)
+  {
+    /* Single Buffer */
+    ep->doublebuffer = 0U;
+    /* Configure the PMA */
+    ep->pmaadress = (uint16_t)pmaadress;
+  }
+  else /* USB_DBL_BUF */
+  {
+    /* Double Buffer Endpoint */
+    ep->doublebuffer = 1U;
+    /* Configure the PMA */
+    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
+    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Activate BatteryCharging feature.
+  * @param  hpcd PCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCDEx_ActivateBCD(PCD_HandleTypeDef *hpcd)
+{
+  USB_DRD_TypeDef *USBx = hpcd->Instance;
+  hpcd->battery_charging_active = 1U;
+
+  /* Enable BCD feature */
+  USBx->BCDR |= USB_BCDR_BCDEN;
+
+  /* Enable DCD : Data Contact Detect */
+  USBx->BCDR &= ~(USB_BCDR_PDEN);
+  USBx->BCDR &= ~(USB_BCDR_SDEN);
+  USBx->BCDR |= USB_BCDR_DCDEN;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Deactivate BatteryCharging feature.
+  * @param  hpcd PCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCDEx_DeActivateBCD(PCD_HandleTypeDef *hpcd)
+{
+  USB_DRD_TypeDef *USBx = hpcd->Instance;
+  hpcd->battery_charging_active = 0U;
+
+  /* Disable BCD feature */
+  USBx->BCDR &= ~(USB_BCDR_BCDEN);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Handle BatteryCharging Process.
+  * @param  hpcd PCD handle
+  * @retval HAL status
+  */
+void HAL_PCDEx_BCD_VBUSDetect(PCD_HandleTypeDef *hpcd)
+{
+  USB_DRD_TypeDef *USBx = hpcd->Instance;
+  uint32_t tickstart = HAL_GetTick();
+
+  /* Wait Detect flag or a timeout is happen*/
+  while ((USBx->BCDR & USB_BCDR_DCDET) == 0U)
+  {
+    /* Check for the Timeout */
+    if ((HAL_GetTick() - tickstart) > 1000U)
+    {
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+      hpcd->BCDCallback(hpcd, PCD_BCD_ERROR);
+#else
+      HAL_PCDEx_BCD_Callback(hpcd, PCD_BCD_ERROR);
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+
+      return;
+    }
+  }
+
+  HAL_Delay(200U);
+
+  /* Data Pin Contact ? Check Detect flag */
+  if ((USBx->BCDR & USB_BCDR_DCDET) == USB_BCDR_DCDET)
+  {
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+    hpcd->BCDCallback(hpcd, PCD_BCD_CONTACT_DETECTION);
+#else
+    HAL_PCDEx_BCD_Callback(hpcd, PCD_BCD_CONTACT_DETECTION);
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+  }
+  /* Primary detection: checks if connected to Standard Downstream Port
+  (without charging capability) */
+  USBx->BCDR &= ~(USB_BCDR_DCDEN);
+  HAL_Delay(50U);
+  USBx->BCDR |= (USB_BCDR_PDEN);
+  HAL_Delay(50U);
+
+  /* If Charger detect ? */
+  if ((USBx->BCDR & USB_BCDR_PDET) == USB_BCDR_PDET)
+  {
+    /* Start secondary detection to check connection to Charging Downstream
+    Port or Dedicated Charging Port */
+    USBx->BCDR &= ~(USB_BCDR_PDEN);
+    HAL_Delay(50U);
+    USBx->BCDR |= (USB_BCDR_SDEN);
+    HAL_Delay(50U);
+
+    /* If CDP ? */
+    if ((USBx->BCDR & USB_BCDR_SDET) == USB_BCDR_SDET)
+    {
+      /* Dedicated Downstream Port DCP */
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+      hpcd->BCDCallback(hpcd, PCD_BCD_DEDICATED_CHARGING_PORT);
+#else
+      HAL_PCDEx_BCD_Callback(hpcd, PCD_BCD_DEDICATED_CHARGING_PORT);
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+    }
+    else
+    {
+      /* Charging Downstream Port CDP */
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+      hpcd->BCDCallback(hpcd, PCD_BCD_CHARGING_DOWNSTREAM_PORT);
+#else
+      HAL_PCDEx_BCD_Callback(hpcd, PCD_BCD_CHARGING_DOWNSTREAM_PORT);
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+    }
+  }
+  else /* NO */
+  {
+    /* Standard Downstream Port */
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+    hpcd->BCDCallback(hpcd, PCD_BCD_STD_DOWNSTREAM_PORT);
+#else
+    HAL_PCDEx_BCD_Callback(hpcd, PCD_BCD_STD_DOWNSTREAM_PORT);
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+  }
+
+  /* Battery Charging capability discovery finished Start Enumeration */
+  (void)HAL_PCDEx_DeActivateBCD(hpcd);
+#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
+  hpcd->BCDCallback(hpcd, PCD_BCD_DISCOVERY_COMPLETED);
+#else
+  HAL_PCDEx_BCD_Callback(hpcd, PCD_BCD_DISCOVERY_COMPLETED);
+#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
+}
+
+
+/**
+  * @brief  Activate LPM feature.
+  * @param  hpcd PCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
+{
+
+  USB_DRD_TypeDef *USBx = hpcd->Instance;
+  hpcd->lpm_active = 1U;
+  hpcd->LPM_State = LPM_L0;
+
+  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
+  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Deactivate LPM feature.
+  * @param  hpcd PCD handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PCDEx_DeActivateLPM(PCD_HandleTypeDef *hpcd)
+{
+  USB_DRD_TypeDef *USBx = hpcd->Instance;
+
+  hpcd->lpm_active = 0U;
+
+  USBx->LPMCSR &= ~(USB_LPMCSR_LMPEN);
+  USBx->LPMCSR &= ~(USB_LPMCSR_LPMACK);
+
+  return HAL_OK;
+}
+
+
+
+/**
+  * @brief  Send LPM message to user layer callback.
+  * @param  hpcd PCD handle
+  * @param  msg LPM message
+  * @retval HAL status
+  */
+__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hpcd);
+  UNUSED(msg);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_PCDEx_LPM_Callback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Send BatteryCharging message to user layer callback.
+  * @param  hpcd PCD handle
+  * @param  msg LPM message
+  * @retval HAL status
+  */
+__weak void HAL_PCDEx_BCD_Callback(PCD_HandleTypeDef *hpcd, PCD_BCD_MsgTypeDef msg)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hpcd);
+  UNUSED(msg);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_PCDEx_BCD_Callback could be implemented in the user file
+   */
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+#endif /* defined (USB_DRD_FS) */
+#endif /* HAL_PCD_MODULE_ENABLED */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr.c
new file mode 100644
index 0000000..1c9a956
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr.c
@@ -0,0 +1,545 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_pwr.c
+  * @author  MCD Application Team
+  * @brief   PWR HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Power Controller (PWR) peripheral:
+  *           + Initialization/de-initialization functions
+  *           + Peripheral Control functions
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup PWR
+  * @{
+  */
+
+#ifdef HAL_PWR_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @defgroup PWR_Private_Defines PWR Private Defines
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup PWR_Exported_Functions  PWR Exported Functions
+  * @{
+  */
+
+/** @addtogroup PWR_Exported_Functions_Group1  Initialization and de-initialization functions
+  * @brief  Initialization and de-initialization functions
+  *
+@verbatim
+ ===============================================================================
+              ##### Initialization and de-initialization functions #####
+ ===============================================================================
+    [..]
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Deinitialize the HAL PWR peripheral registers to their default reset
+            values.
+  * @retval None
+  */
+void HAL_PWR_DeInit(void)
+{
+  __HAL_RCC_PWR_FORCE_RESET();
+  __HAL_RCC_PWR_RELEASE_RESET();
+}
+
+/**
+  * @}
+  */
+
+/** @addtogroup PWR_Exported_Functions_Group2  Peripheral Control functions
+  *  @brief Low Power modes configuration functions
+  *
+@verbatim
+
+ ===============================================================================
+                 ##### Peripheral Control functions #####
+ ===============================================================================
+
+    [..]
+    *** WakeUp pin configuration ***
+    ================================
+    [..]
+      (+) WakeUp pins are used to wakeup the system from Standby mode or
+          Shutdown mode. WakeUp pins polarity can be set to configure event
+          detection on high level (rising edge) or low level (falling edge).
+
+    *** Low Power mode configuration ***
+    =====================================
+    [..]
+      The devices feature 7 low-power modes:
+      (+) Low-power run mode: core and peripherals are running at low frequency.
+          Regulator is in low power mode.
+      (+) Sleep mode: Cortex-M0+ core stopped, peripherals kept running,
+          regulator is main mode.
+      (+) Low-power Sleep mode: Cortex-M0+ core stopped, peripherals kept running
+          and regulator in low power mode.
+      (+) Stop 0 mode: all clocks are stopped except LSI and LSE, regulator is
+           main mode.
+      (+) Stop 1 mode: all clocks are stopped except LSI and LSE, main regulator
+          off, low power regulator on.
+      (+) Standby mode: all clocks are stopped except LSI and LSE, regulator is
+          disable.
+      (+) Shutdown mode: all clocks are stopped except LSE, regulator is
+          disable.
+
+   *** Low-power run mode ***
+   ==========================
+    [..]
+      (+) Entry: (from main run mode)
+          (++) set LPR bit with HAL_PWREx_EnableLowPowerRunMode() API after
+               having decreased the system clock below 2 MHz.
+      (+) Exit:
+          (++) clear LPR bit then wait for REGLPF bit to be reset with
+               HAL_PWREx_DisableLowPowerRunMode() API. Only then can the
+               system clock frequency be increased above 2 MHz.
+
+   *** Sleep mode / Low-power sleep mode ***
+   =========================================
+    [..]
+      (+) Entry:
+          The Sleep & Low-power Sleep modes are entered through
+          HAL_PWR_EnterSLEEPMode() API specifying whether or not the regulator
+          is forced to low-power mode and if exit is interrupt or event
+          triggered.
+          (++) PWR_MAINREGULATOR_ON: Sleep mode (regulator in main mode).
+          (++) PWR_LOWPOWERREGULATOR_ON: Low-power Sleep mode (regulator in low
+               power mode). In this case, the system clock frequency must have
+               been decreased below 2 MHz beforehand.
+          (++) PWR_SLEEPENTRY_WFI: Core enters sleep mode with WFI instruction
+          (++) PWR_SLEEPENTRY_WFE: Core enters sleep mode with WFE instruction
+      (+) WFI Exit:
+        (++) Any interrupt enabled in nested vectored interrupt controller (NVIC)
+      (+) WFE Exit:
+        (++) Any wakeup event if cortex is configured with SEVONPEND = 0
+        (++) Interrupt even when disabled in NVIC if cortex is configured with
+             SEVONPEND = 1
+    [..]  When exiting the Low-power Sleep mode by issuing an interrupt or a wakeup event,
+          the MCU is in Low-power Run mode.
+
+   *** Stop 0 & Stop 1 modes ***
+   =============================
+    [..]
+      (+) Entry:
+          The Stop modes are entered through the following APIs:
+          (++) HAL_PWR_EnterSTOPMode() with following settings:
+              (+++) PWR_MAINREGULATOR_ON to enter STOP0 mode.
+              (+++) PWR_LOWPOWERREGULATOR_ON to enter STOP1 mode.
+      (+) Exit (interrupt or event-triggered, specified when entering STOP mode):
+          (++) PWR_STOPENTRY_WFI: enter Stop mode with WFI instruction
+          (++) PWR_STOPENTRY_WFE: enter Stop mode with WFE instruction
+      (+) WFI Exit:
+          (++) Any EXTI line (internal or external) configured in interrupt mode
+               with corresponding interrupt enable in NVIC
+      (+) WFE Exit:
+          (++) Any EXTI line (internal or external) configured in event mode if
+               cortex is configured with SEVONPEND = 0
+          (++) Any EXTI line configured in interrupt mode (even if the
+               corresponding EXTI Interrupt vector is disabled in the NVIC) if
+               cortex is configured with SEVONPEND = 0. The interrupt source can
+               be external interrupts or peripherals with wakeup capability.
+    [..]  When exiting Stop, the MCU is either in Run mode or in Low-power Run mode
+          depending on the LPR bit setting.
+
+   *** Standby mode ***
+   ====================
+    [..] In Standby mode, it is possible to keep backup SRAM content (defined as
+         full SRAM) keeping low power regulator on. This is achievable by setting
+         Ram retention bit calling HAL_PWREx_EnableSRAMRetention API. This increases
+         power consumption.
+         Its also possible to define I/O states using APIs:
+         HAL_PWREx_EnableGPIOPullUp, HAL_PWREx_EnableGPIOPullDown &
+         HAL_PWREx_EnablePullUpPullDownConfig
+      (+) Entry:
+          (++) The Standby mode is entered through HAL_PWR_EnterSTANDBYMode() API, by
+               setting SLEEPDEEP in Cortex control register.
+      (+) Exit:
+          (++) WKUP pin edge detection, RTC event (wakeup, alarm, timestamp),
+               tamper event (internal & external), LSE CSS detection, reset on
+               NRST pin, IWDG reset & BOR reset.
+    [..] Exiting Standby generates a power reset: Cortex is reset and execute
+         Reset handler vector, all registers in the Vcore domain are set to
+         their reset value. Registers outside the VCORE domain (RTC, WKUP, IWDG,
+         and Standby/Shutdown modes control) are not impacted.
+
+    *** Shutdown mode ***
+   ======================
+    [..]
+      In Shutdown mode,
+        voltage regulator is disabled, all clocks are off except LSE, RRS bit is
+        cleared. SRAM and registers contents are lost except for backup domain
+        registers.
+      (+) Entry:
+          (++) The Shutdown mode is entered through HAL_PWREx_EnterSHUTDOWNMode() API,
+               by setting SLEEPDEEP in Cortex control register.
+      (+) Exit:
+          (++) WKUP pin edge detection, RTC event (wakeup, alarm, timestamp),
+               tamper event (internal & external), LSE CSS detection, reset on
+               NRST pin.
+    [..] Exiting Shutdown generates a brown out reset: Cortex is reset and execute
+         Reset handler vector, all registers are set to their reset value but ones
+         in backup domain.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Enable access to the backup domain
+  *         (RTC & TAMP registers, backup registers, RCC BDCR register).
+  * @note   After reset, the backup domain is protected against
+  *         possible unwanted write accesses. All RTC & TAMP registers (backup
+  *         registers included) and RCC BDCR register are concerned.
+  * @retval None
+  */
+void HAL_PWR_EnableBkUpAccess(void)
+{
+  SET_BIT(PWR->CR1, PWR_CR1_DBP);
+}
+
+
+/**
+  * @brief  Disable access to the backup domain
+  * @retval None
+  */
+void HAL_PWR_DisableBkUpAccess(void)
+{
+  CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
+}
+
+/**
+  * @brief  Enable the WakeUp PINx functionality.
+  * @param  WakeUpPinPolarity Specifies which Wake-Up pin to enable.
+  *         This parameter can be one of the following legacy values which set
+  *         the default polarity i.e. detection on high level (rising edge):
+  *           @arg @ref PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2, PWR_WAKEUP_PIN3(*),
+  *                     PWR_WAKEUP_PIN4, PWR_WAKEUP_PIN5(*),PWR_WAKEUP_PIN6
+  *         or one of the following value where the user can explicitly specify
+  *         the enabled pin and the chosen polarity:
+  *           @arg @ref PWR_WAKEUP_PIN1_HIGH or PWR_WAKEUP_PIN1_LOW
+  *           @arg @ref PWR_WAKEUP_PIN2_HIGH or PWR_WAKEUP_PIN2_LOW
+  *           @arg @ref PWR_WAKEUP_PIN3_HIGH or PWR_WAKEUP_PIN3_LOW (*)
+  *           @arg @ref PWR_WAKEUP_PIN4_HIGH or PWR_WAKEUP_PIN4_LOW
+  *           @arg @ref PWR_WAKEUP_PIN5_HIGH or PWR_WAKEUP_PIN5_LOW (*)
+  *           @arg @ref PWR_WAKEUP_PIN6_HIGH or PWR_WAKEUP_PIN6_LOW
+  * @note  PWR_WAKEUP_PINx and PWR_WAKEUP_PINx_HIGH are equivalent.
+  * @note (*) availability depends on devices
+  * @retval None
+  */
+void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity)
+{
+  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity));
+
+  /* Specifies the Wake-Up pin polarity for the event detection
+    (rising or falling edge) */
+  MODIFY_REG(PWR->CR4, (PWR_CR4_WP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHIFT));
+
+  /* Enable wake-up pin */
+  SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity));
+}
+
+
+/**
+  * @brief  Disable the WakeUp PINx functionality.
+  * @param  WakeUpPinx Specifies the Power Wake-Up pin to disable.
+  *         This parameter can be one of the following values:
+  *           @arg @ref PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2,PWR_WAKEUP_PIN3(*),
+  *                     PWR_WAKEUP_PIN4,PWR_WAKEUP_PIN5(*),PWR_WAKEUP_PIN6
+  * @note (*) availability depends on devices
+  * @retval None
+  */
+void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
+{
+  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
+
+  CLEAR_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinx));
+}
+
+
+/**
+  * @brief  Enter Sleep or Low-power Sleep mode.
+  * @note   In Sleep/Low-power Sleep mode, all I/O pins keep the same state as
+  *         in Run mode.
+  * @param  Regulator Specifies the regulator state in Sleep/Low-power Sleep
+  *         mode. This parameter can be one of the following values:
+  *           @arg @ref PWR_MAINREGULATOR_ON Sleep mode (regulator in main mode)
+  *           @arg @ref PWR_LOWPOWERREGULATOR_ON Low-power Sleep mode (regulator
+  *                     in low-power mode)
+  * @note   Low-power Sleep mode is entered from Low-power Run mode only. In
+  *         case Regulator parameter is set to Low Power but MCU is in Run mode,
+  *         we will first enter in Low-power Run mode. Therefore, user should
+  *         take care that HCLK frequency is less than 2 MHz.
+  * @note   When exiting Low-power Sleep mode, the MCU is in Low-power Run mode.
+  *         To switch back to Run mode, user must call
+  *         HAL_PWREx_DisableLowPowerRunMode() API.
+  * @param  SLEEPEntry Specifies if Sleep mode is entered with WFI or WFE
+  *         instruction. This parameter can be one of the following values:
+  *           @arg @ref PWR_SLEEPENTRY_WFI enter Sleep or Low-power Sleep
+  *                     mode with WFI instruction
+  *           @arg @ref PWR_SLEEPENTRY_WFE enter Sleep or Low-power Sleep
+  *                     mode with WFE instruction
+  * @note   When WFI entry is used, tick interrupt have to be disabled if not
+  *         desired as the interrupt wake up source.
+  * @retval None
+  */
+void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
+{
+  /* Check the parameters */
+  assert_param(IS_PWR_REGULATOR(Regulator));
+  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));
+
+  /* Set Regulator parameter */
+  if (Regulator != PWR_MAINREGULATOR_ON)
+  {
+    /* If in run mode, first move to low-power run mode.
+       The system clock frequency must be below 2 MHz at this point. */
+    if ((PWR->SR2 & PWR_SR2_REGLPF) == 0x00u)
+    {
+      HAL_PWREx_EnableLowPowerRunMode();
+    }
+  }
+  else
+  {
+    /* If in low-power run mode at this point, exit it */
+    if ((PWR->SR2 & PWR_SR2_REGLPF) != 0x00u)
+    {
+      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
+      {
+        return ;
+      }
+    }
+  }
+
+  /* Clear SLEEPDEEP bit of Cortex System Control Register */
+  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
+
+  /* Select SLEEP mode entry -------------------------------------------------*/
+  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
+  {
+    /* Request Wait For Interrupt */
+    __WFI();
+  }
+  else
+  {
+    /* Request Wait For Event */
+    __SEV();
+    __WFE();
+    __WFE();
+  }
+}
+
+
+/**
+  * @brief  Enter Stop mode
+  * @note   This API is named HAL_PWR_EnterSTOPMode to ensure compatibility with
+  *         legacy code running on devices where only "Stop mode" is mentioned
+  *         with main or low power regulator ON.
+  * @note   In Stop mode, all I/O pins keep the same state as in Run mode.
+  * @note   All clocks in the VCORE domain are stopped; the PLL, the HSI and the
+  *         HSE oscillators are disabled. Some peripherals with the wakeup
+  *         capability can switch on the HSI to receive a frame, and switch off
+  *         the HSI after receiving the frame if it is not a wakeup frame.
+  *         SRAM and register contents are preserved.
+  *         The BOR is available.
+  *         The voltage regulator can be configured either in normal (Stop 0) or
+  *         low-power mode (Stop 1).
+  * @note   When exiting Stop 0 or Stop 1 mode by issuing an interrupt or a
+  *         wakeup event, the HSI RC oscillator is selected as system clock
+  * @note   When the voltage regulator operates in low power mode (Stop 1),
+  *         an additional startup delay is incurred when waking up. By keeping
+  *         the internal regulator ON during Stop mode (Stop 0), the consumption
+  *         is higher although the startup time is reduced.
+  * @param  Regulator Specifies the regulator state in Stop mode
+  *         This parameter can be one of the following values:
+  *            @arg @ref PWR_MAINREGULATOR_ON  Stop 0 mode (main regulator ON)
+  *            @arg @ref PWR_LOWPOWERREGULATOR_ON  Stop 1 mode (low power
+  *                                                regulator ON)
+  * @param  STOPEntry Specifies Stop 0 or Stop 1 mode is entered with WFI or
+  *         WFE instruction. This parameter can be one of the following values:
+  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop 0 or Stop 1 mode with WFI
+  *                                         instruction.
+  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE
+  *                                         instruction.
+  * @retval None
+  */
+void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
+{
+  /* Check the parameters */
+  assert_param(IS_PWR_REGULATOR(Regulator));
+  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
+
+  if (Regulator != PWR_MAINREGULATOR_ON)
+  {
+    /* Stop mode with Low-Power Regulator */
+    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP1);
+  }
+  else
+  {
+    /* Stop mode with Main Regulator */
+    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP0);
+  }
+
+  /* Set SLEEPDEEP bit of Cortex System Control Register */
+  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
+
+  /* Select Stop mode entry --------------------------------------------------*/
+  if (STOPEntry == PWR_STOPENTRY_WFI)
+  {
+    /* Request Wait For Interrupt */
+    __WFI();
+  }
+  else
+  {
+    /* Request Wait For Event */
+    __SEV();
+    __WFE();
+    __WFE();
+  }
+
+  /* Reset SLEEPDEEP bit of Cortex System Control Register */
+  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
+}
+
+
+/**
+  * @brief  Enter Standby mode.
+  * @note   In Standby mode, the PLL, the HSI and the HSE oscillators are
+  *         switched off. The voltage regulator is disabled. SRAM and register
+  *         contents are lost except for registers in the Backup domain and
+  *         Standby circuitry. BOR is available.
+  * @note   The I/Os can be configured either with a pull-up or pull-down or can
+  *         be kept in analog state.
+  *         HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown()
+  *         respectively enable Pull Up and PullDown state.
+  *         HAL_PWREx_DisableGPIOPullUp() & HAL_PWREx_DisableGPIOPullDown()
+  *         disable the same. These states are effective in Standby mode only if
+  *         APC bit is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
+  * @note   Sram content can be kept setting RRS through HAL_PWREx_EnableSRAMRetention()
+  * @retval None
+  */
+void HAL_PWR_EnterSTANDBYMode(void)
+{
+  /* Set Stand-by mode */
+  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STANDBY);
+
+  /* Set SLEEPDEEP bit of Cortex System Control Register */
+  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
+
+  /* This option is used to ensure that store operations are completed */
+#if defined ( __CC_ARM)
+  __force_stores();
+#endif /* __CC_ARM */
+
+  /* Request Wait For Interrupt */
+  __WFI();
+}
+
+
+/**
+  * @brief  Enable Sleep-On-Exit Cortex feature
+  * @note   Set SLEEPONEXIT bit of SCR register. When this bit is set, the
+  *         processor enters SLEEP or DEEPSLEEP mode when an interruption
+  *         handling is over returning to thread mode. Setting this bit is
+  *         useful when the processor is expected to run only on interruptions
+  *         handling.
+  * @retval None
+  */
+void HAL_PWR_EnableSleepOnExit(void)
+{
+  /* Set SLEEPONEXIT bit of Cortex System Control Register */
+  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
+}
+
+
+/**
+  * @brief  Disable Sleep-On-Exit Cortex feature
+  * @note   Clear SLEEPONEXIT bit of SCR register. When this bit is set, the
+  *         processor enters SLEEP or DEEPSLEEP mode when an interruption
+  *         handling is over.
+  * @retval None
+  */
+void HAL_PWR_DisableSleepOnExit(void)
+{
+  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
+  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
+}
+
+
+/**
+  * @brief  Enable Cortex Sev On Pending feature.
+  * @note   Set SEVONPEND bit of SCR register. When this bit is set, enabled
+  *         events and all interrupts, including disabled ones can wakeup
+  *         processor from WFE.
+  * @retval None
+  */
+void HAL_PWR_EnableSEVOnPend(void)
+{
+  /* Set SEVONPEND bit of Cortex System Control Register */
+  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
+}
+
+
+/**
+  * @brief  Disable Cortex Sev On Pending feature.
+  * @note   Clear SEVONPEND bit of SCR register. When this bit is clear, only
+  *         enable interrupts or events can wakeup processor from WFE
+  * @retval None
+  */
+void HAL_PWR_DisableSEVOnPend(void)
+{
+  /* Clear SEVONPEND bit of Cortex System Control Register */
+  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_PWR_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c
new file mode 100644
index 0000000..2fae93f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c
@@ -0,0 +1,1019 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_pwr_ex.c
+  * @author  MCD Application Team
+  * @brief   Extended PWR HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Power Controller (PWR) peripheral:
+  *           + Extended Initialization and de-initialization functions
+  *           + Extended Peripheral Control functions
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup PWREx
+  * @{
+  */
+
+#ifdef HAL_PWR_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @defgroup PWR_Extended_Private_Defines PWR Extended Private Defines
+  * @{
+  */
+
+#if defined(PWR_PVD_SUPPORT)
+/** @defgroup PWR_PVD_Mode_Mask PWR PVD Mode Mask
+  * @{
+  */
+#define PVD_MODE_IT           0x00010000U  /*!< Mask for interruption yielded
+                                                by PVD threshold crossing     */
+#define PVD_MODE_EVT          0x00020000U  /*!< Mask for event yielded
+                                                by PVD threshold crossing     */
+#define PVD_RISING_EDGE       0x00000001U  /*!< Mask for rising edge set as
+                                                PVD trigger                   */
+#define PVD_FALLING_EDGE      0x00000002U  /*!< Mask for falling edge set as
+                                                PVD trigger                   */
+/**
+  * @}
+  */
+#endif /* PWR_PVD_SUPPORT */
+
+/** @defgroup PWREx_TimeOut_Value  PWREx Flag Setting Time Out Value
+  * @{
+  */
+#define PWR_REGLPF_SETTING_DELAY_6_US       6u  /*!< REGLPF should rise in about 5 us plus
+                                                     2 APB clock. Taking in account max Sysclk at
+                                                     2 MHz, and rounded to upper value */
+
+#define PWR_VOSF_SETTING_DELAY_6_US         6u  /*!< VOSF should rise in about 5 us plus
+                                                     2 APB clock. Taking in account max Sysclk at
+                                                     16 MHz, and rounded to upper value */
+/**
+  * @}
+  */
+
+/** @defgroup PWREx_Gpio_Pin_Number  PWREx Gpio Pin Number
+  * @{
+  */
+#define PWR_GPIO_PIN_NB                     16u  /*!< Number of gpio pin in bank */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup PWREx_Exported_Functions PWR Extended Exported Functions
+  * @{
+  */
+
+/** @addtogroup PWREx_Exported_Functions_Group1 Extended Peripheral Control functions
+  *  @brief   Extended Peripheral Control functions
+  *
+@verbatim
+ ===============================================================================
+  ##### Extended Peripheral Initialization and de-initialization functions #####
+ ===============================================================================
+    [..]
+     *** PVD configuration ***
+    =========================
+    [..]
+      (+) The PVD is used to monitor the VDD power supply by comparing it to a
+          threshold selected by the PVD Level (PVDRT[2:0] & PVDFT[2:0] bits in
+          PWR CR2 register).
+      (+) PVDO flag is available to indicate if VDD/VDDA is higher or lower
+          than the PVD threshold. This event is internally connected to the EXTI
+          line 16 and can generate an interrupt if enabled.
+      (+) The PVD is stopped in Standby & Shutdown mode.
+
+     *** PVM configuration ***
+    =========================
+    [..]
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Enable battery charging.
+  * @note   When VDD is present, charge the external battery on VBAT through an
+  *         internal resistor.
+  * @param  ResistorSelection specifies the resistor impedance.
+  *         This parameter can be one of the following values:
+  *           @arg @ref PWR_BATTERY_CHARGING_RESISTOR_5     5 kOhms resistor
+  *           @arg @ref PWR_BATTERY_CHARGING_RESISTOR_1_5 1.5 kOhms resistor
+  * @retval None
+  */
+void HAL_PWREx_EnableBatteryCharging(uint32_t ResistorSelection)
+{
+  uint32_t tmpreg;
+  assert_param(IS_PWR_BATTERY_RESISTOR_SELECT(ResistorSelection));
+
+  /* Specify resistor selection and enable battery charging */
+  tmpreg = (PWR->CR4 & ~PWR_CR4_VBRS);
+  PWR->CR4 = (tmpreg | ResistorSelection | PWR_CR4_VBE);
+}
+
+
+/**
+  * @brief Disable battery charging.
+  * @retval None
+  */
+void HAL_PWREx_DisableBatteryCharging(void)
+{
+  CLEAR_BIT(PWR->CR4, PWR_CR4_VBE);
+}
+
+#if defined(PWR_CR3_ENB_ULP)
+/**
+  * @brief  Enable POR Monitor sampling mode.
+  * @note   When entering ultra low power modes (standby, shutdown) this feature
+  *         can be enabled to reduce further consumption: Power On Reset monitor
+  *         is then set in sampling mode, and no more in always on mode.
+  * @retval None
+  */
+void HAL_PWREx_EnablePORMonitorSampling(void)
+{
+  PWR->CR3 |= PWR_CR3_ENB_ULP;
+}
+
+
+/**
+  * @brief  Disable POR Monitor sampling mode.
+  * @retval None
+  */
+void HAL_PWREx_DisablePORMonitorSampling(void)
+{
+  PWR->CR3 &= ~PWR_CR3_ENB_ULP;
+}
+#endif /* PWR_CR3_ENB_ULP */
+
+#if defined(PWR_PVD_SUPPORT)
+/**
+  * @brief  Configure the Power Voltage Detector (PVD).
+  * @param  sConfigPVD pointer to a PWR_PVDTypeDef structure that contains the
+            PVD configuration information: threshold levels, operating mode.
+  * @note   Refer to the electrical characteristics of your device datasheet for
+  *         more details about the voltage thresholds corresponding to each
+  *         detection level.
+  * @note   User should take care that rising threshold is higher than falling
+  *         one in order to avoid having always PVDO output set.
+  * @retval HAL_OK
+  */
+HAL_StatusTypeDef HAL_PWREx_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
+{
+  /* Check the parameters */
+  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
+  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));
+
+  /* Set PVD level bits only according to PVDLevel value */
+  MODIFY_REG(PWR->CR2, (PWR_CR2_PVDFT | PWR_CR2_PVDRT), sConfigPVD->PVDLevel);
+
+  /* Clear any previous config, in case no event or IT mode is selected */
+  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
+  __HAL_PWR_PVD_EXTI_DISABLE_IT();
+  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
+  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
+
+  /* Configure interrupt mode */
+  if ((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
+  {
+    __HAL_PWR_PVD_EXTI_ENABLE_IT();
+  }
+
+  /* Configure event mode */
+  if ((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
+  {
+    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
+  }
+
+  /* Configure the edge */
+  if ((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
+  {
+    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
+  }
+
+  if ((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
+  {
+    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
+  }
+
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  Enable the Power Voltage Detector (PVD).
+  * @retval None
+  */
+void HAL_PWREx_EnablePVD(void)
+{
+  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
+}
+
+
+/**
+  * @brief  Disable the Power Voltage Detector (PVD).
+  * @retval None
+  */
+void HAL_PWREx_DisablePVD(void)
+{
+  CLEAR_BIT(PWR->CR2, PWR_CR2_PVDE);
+}
+#endif /* PWR_PVD_SUPPORT */
+
+#if defined(PWR_PVM_SUPPORT)
+/**
+  * @brief Enable VDDUSB supply.
+  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
+  * @retval None
+  */
+void HAL_PWREx_EnableVddUSB(void)
+{
+  SET_BIT(PWR->CR2, PWR_CR2_USV);
+}
+
+/**
+  * @brief Disable VDDUSB supply.
+  * @retval None
+  */
+void HAL_PWREx_DisableVddUSB(void)
+{
+  CLEAR_BIT(PWR->CR2, PWR_CR2_USV);
+}
+#endif /* PWR_PVM_SUPPORT */
+
+#if defined(PWR_CR2_IOSV)
+/**
+  * @brief Enable VDDIO2 supply.
+  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
+  * @retval None
+  */
+void HAL_PWREx_EnableVddIO2(void)
+{
+  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
+}
+
+
+/**
+  * @brief Disable VDDIO2 supply.
+  * @retval None
+  */
+void HAL_PWREx_DisableVddIO2(void)
+{
+  CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
+}
+#endif /* PWR_CR2_IOSV */
+
+#if defined (PWR_PVM_SUPPORT)
+/**
+  * @brief Enable the Power Voltage Monitoring for USB peripheral (power domain Vddio2)
+  * @retval None
+  */
+void HAL_PWREx_EnablePVMUSB(void)
+{
+  SET_BIT(PWR->CR2, PWR_PVM_USB);
+}
+
+/**
+  * @brief Disable the Power Voltage Monitoring for USB peripheral (power domain Vddio2)
+  * @retval None
+  */
+void HAL_PWREx_DisablePVMUSB(void)
+{
+  CLEAR_BIT(PWR->CR2, PWR_PVM_USB);
+}
+#endif /* PWR_PVM_SUPPORT */
+
+#if defined(PWR_PVM_SUPPORT)
+/**
+  * @brief Configure the Peripheral Voltage Monitoring (PVM).
+  * @param sConfigPVM: pointer to a PWR_PVMTypeDef structure that contains the
+  *        PVM configuration information.
+  * @note The API configures a single PVM according to the information contained
+  *       in the input structure. To configure several PVMs, the API must be singly
+  *       called for each PVM used.
+  * @note Refer to the electrical characteristics of your device datasheet for
+  *         more details about the voltage thresholds corresponding to each
+  *         detection level and to each monitored supply.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PWREx_ConfigPVM(PWR_PVMTypeDef *sConfigPVM)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_PWR_PVM_TYPE(sConfigPVM->PVMType));
+  assert_param(IS_PWR_PVM_MODE(sConfigPVM->Mode));
+
+  /* Configure EXTI 34 interrupts if so required:
+     scan through PVMType to detect which PVMx is set and
+     configure the corresponding EXTI line accordingly. */
+  switch (sConfigPVM->PVMType)
+  {
+    case PWR_PVM_USB:
+      /* Clear any previous config. Keep it clear if no event or IT mode is selected */
+      __HAL_PWR_PVM_EXTI_DISABLE_EVENT();
+      __HAL_PWR_PVM_EXTI_DISABLE_IT();
+      __HAL_PWR_PVM_EXTI_DISABLE_FALLING_EDGE();
+      __HAL_PWR_PVM_EXTI_DISABLE_RISING_EDGE();
+
+      /* Configure interrupt mode */
+      if ((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
+      {
+        __HAL_PWR_PVM_EXTI_ENABLE_IT();
+      }
+
+      /* Configure event mode */
+      if ((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
+      {
+        __HAL_PWR_PVM_EXTI_ENABLE_EVENT();
+      }
+
+      /* Configure the edge */
+      if ((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
+      {
+        __HAL_PWR_PVM_EXTI_ENABLE_RISING_EDGE();
+      }
+
+      if ((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
+      {
+        __HAL_PWR_PVM_EXTI_ENABLE_FALLING_EDGE();
+      }
+      break;
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  return status;
+}
+#endif /* PWR_PVM_SUPPORT */
+/**
+  * @brief  Enable Internal Wake-up Line.
+  * @retval None
+  */
+void HAL_PWREx_EnableInternalWakeUpLine(void)
+{
+  SET_BIT(PWR->CR3, PWR_CR3_EIWUL);
+}
+
+/**
+  * @brief  Disable Internal Wake-up Line.
+  * @retval None
+  */
+void HAL_PWREx_DisableInternalWakeUpLine(void)
+{
+  CLEAR_BIT(PWR->CR3, PWR_CR3_EIWUL);
+}
+
+/**
+  * @brief  Enable GPIO pull-up state in Standby and Shutdown modes.
+  * @note   Set the relevant PUy bit of PWR_PUCRx register to configure the I/O in
+  *         pull-up state in Standby and Shutdown modes.
+  * @note   This state is effective in Standby and Shutdown modes only if APC bit
+  *         is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
+  * @note   The configuration is lost when exiting the Shutdown mode due to the
+  *         power-on reset, maintained when exiting the Standby mode.
+  * @note   To avoid any conflict at Standby and Shutdown modes exits, the corresponding
+  *         PDy bit of PWR_PDCRx register is cleared unless it is reserved.
+  * @param  GPIO Specify the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_F
+  *         to select the GPIO peripheral.
+  * @param  GPIONumber Specify the I/O pins numbers.
+  *         This parameter can be one of the following values:
+  *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for ports where less
+  *         I/O pins are available) or the logical OR of several of them to set
+  *         several bits for a given port in a single API call.
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  assert_param(IS_PWR_GPIO(GPIO));
+  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
+
+  switch (GPIO)
+  {
+    case PWR_GPIO_A:
+      SET_BIT(PWR->PUCRA, (GPIONumber & ~PWR_GPIO_BIT_14));
+      CLEAR_BIT(PWR->PDCRA, (GPIONumber & ~PWR_GPIO_BIT_13));
+      break;
+
+    case PWR_GPIO_B:
+      SET_BIT(PWR->PUCRB, GPIONumber);
+      CLEAR_BIT(PWR->PDCRB, GPIONumber);
+      break;
+
+    case PWR_GPIO_C:
+      SET_BIT(PWR->PUCRC, GPIONumber);
+      CLEAR_BIT(PWR->PDCRC, GPIONumber);
+      break;
+
+    case PWR_GPIO_D:
+      SET_BIT(PWR->PUCRD, GPIONumber);
+      CLEAR_BIT(PWR->PDCRD, GPIONumber);
+      break;
+
+#if defined(GPI0E)
+    case PWR_GPIO_E:
+      SET_BIT(PWR->PUCRE, GPIONumber);
+      CLEAR_BIT(PWR->PDCRE, GPIONumber);
+      break;
+#endif /* GPI0E */
+    case PWR_GPIO_F:
+      SET_BIT(PWR->PUCRF, GPIONumber);
+      CLEAR_BIT(PWR->PDCRF, GPIONumber);
+      break;
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  return status;
+}
+
+
+/**
+  * @brief  Disable GPIO pull-up state in Standby mode and Shutdown modes.
+  * @note   Reset the relevant PUy bit of PWR_PUCRx register used to configure the I/O
+  *         in pull-up state in Standby and Shutdown modes.
+  * @param  GPIO Specifies the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_F
+  *         to select the GPIO peripheral.
+  * @param  GPIONumber Specify the I/O pins numbers.
+  *         This parameter can be one of the following values:
+  *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for ports where less
+  *         I/O pins are available) or the logical OR of several of them to reset
+  *         several bits for a given port in a single API call.
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  assert_param(IS_PWR_GPIO(GPIO));
+  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
+
+  switch (GPIO)
+  {
+    case PWR_GPIO_A:
+      CLEAR_BIT(PWR->PUCRA, (GPIONumber & ~PWR_GPIO_BIT_14));
+      break;
+
+    case PWR_GPIO_B:
+      CLEAR_BIT(PWR->PUCRB, GPIONumber);
+      break;
+
+    case PWR_GPIO_C:
+      CLEAR_BIT(PWR->PUCRC, GPIONumber);
+      break;
+
+    case PWR_GPIO_D:
+      CLEAR_BIT(PWR->PUCRD, GPIONumber);
+      break;
+
+#if defined(GPI0E)
+    case PWR_GPIO_E:
+      CLEAR_BIT(PWR->PUCRE, GPIONumber);
+      break;
+#endif /* GPI0E */
+    case PWR_GPIO_F:
+      CLEAR_BIT(PWR->PUCRF, GPIONumber);
+      break;
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  return status;
+}
+
+
+/**
+  * @brief  Enable GPIO pull-down state in Standby and Shutdown modes.
+  * @note   Set the relevant PDy bit of PWR_PDCRx register to configure the I/O in
+  *         pull-down state in Standby and Shutdown modes.
+  * @note   This state is effective in Standby and Shutdown modes only if APC bit
+  *         is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
+  * @note   The configuration is lost when exiting the Shutdown mode due to the
+  *         power-on reset, maintained when exiting the Standby mode.
+  * @note   To avoid any conflict at Standby and Shutdown modes exits, the corresponding
+  *         PUy bit of PWR_PUCRx register is cleared unless it is reserved.
+  * @param  GPIO Specify the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_F
+  *         to select the GPIO peripheral.
+  * @param  GPIONumber Specify the I/O pins numbers.
+  *         This parameter can be one of the following values:
+  *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for ports where less
+  *         I/O pins are available) or the logical OR of several of them to set
+  *         several bits for a given port in a single API call.
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  assert_param(IS_PWR_GPIO(GPIO));
+  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
+
+  switch (GPIO)
+  {
+    case PWR_GPIO_A:
+      SET_BIT(PWR->PDCRA, (GPIONumber & ~PWR_GPIO_BIT_13));
+      CLEAR_BIT(PWR->PUCRA, (GPIONumber & ~PWR_GPIO_BIT_14));
+      break;
+
+    case PWR_GPIO_B:
+      SET_BIT(PWR->PDCRB, GPIONumber);
+      CLEAR_BIT(PWR->PUCRB, GPIONumber);
+      break;
+
+    case PWR_GPIO_C:
+      SET_BIT(PWR->PDCRC, GPIONumber);
+      CLEAR_BIT(PWR->PUCRC, GPIONumber);
+      break;
+
+    case PWR_GPIO_D:
+      SET_BIT(PWR->PDCRD, GPIONumber);
+      CLEAR_BIT(PWR->PUCRD, GPIONumber);
+      break;
+
+#if defined(GPIOE)
+    case PWR_GPIO_E:
+      SET_BIT(PWR->PDCRE, GPIONumber);
+      CLEAR_BIT(PWR->PUCRE, GPIONumber);
+      break;
+#endif /* GPI0E */
+    case PWR_GPIO_F:
+      SET_BIT(PWR->PDCRF, GPIONumber);
+      CLEAR_BIT(PWR->PUCRF, GPIONumber);
+      break;
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  return status;
+}
+
+
+/**
+  * @brief  Disable GPIO pull-down state in Standby and Shutdown modes.
+  * @note   Reset the relevant PDy bit of PWR_PDCRx register used to configure the I/O
+  *         in pull-down state in Standby and Shutdown modes.
+  * @param  GPIO Specifies the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_F
+  *         to select the GPIO peripheral.
+  * @param  GPIONumber Specify the I/O pins numbers.
+  *         This parameter can be one of the following values:
+  *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for ports where less
+  *         I/O pins are available) or the logical OR of several of them to reset
+  *         several bits for a given port in a single API call.
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  assert_param(IS_PWR_GPIO(GPIO));
+  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
+
+  switch (GPIO)
+  {
+    case PWR_GPIO_A:
+      CLEAR_BIT(PWR->PDCRA, (GPIONumber & ~PWR_GPIO_BIT_13));
+      break;
+
+    case PWR_GPIO_B:
+      CLEAR_BIT(PWR->PDCRB, GPIONumber);
+      break;
+
+    case PWR_GPIO_C:
+      CLEAR_BIT(PWR->PDCRC, GPIONumber);
+      break;
+
+    case PWR_GPIO_D:
+      CLEAR_BIT(PWR->PDCRD, GPIONumber);
+      break;
+
+#if defined(GPIOE)
+    case PWR_GPIO_E:
+      CLEAR_BIT(PWR->PDCRE, GPIONumber);
+      break;
+#endif /* GPI0E */
+    case PWR_GPIO_F:
+      CLEAR_BIT(PWR->PDCRF, GPIONumber);
+      break;
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  return status;
+}
+
+
+/**
+  * @brief  Enable pull-up and pull-down configuration.
+  * @note   When APC bit is set, the I/O pull-up and pull-down configurations defined in
+  *         PWR_PUCRx and PWR_PDCRx registers are applied in Standby and Shutdown modes.
+  * @note   Pull-up set by PUy bit of PWR_PUCRx register is not activated if the corresponding
+  *         PDy bit of PWR_PDCRx register is also set (pull-down configuration priority is higher).
+  *         HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown() APIs ensure there
+  *         is no conflict when setting PUy or PDy bit.
+  * @retval None
+  */
+void HAL_PWREx_EnablePullUpPullDownConfig(void)
+{
+  SET_BIT(PWR->CR3, PWR_CR3_APC);
+}
+
+/**
+  * @brief  Disable pull-up and pull-down configuration.
+  * @note   When APC bit is cleared, the I/O pull-up and pull-down configurations defined in
+  *         PWR_PUCRx and PWR_PDCRx registers are not applied in Standby and Shutdown modes.
+  * @retval None
+  */
+void HAL_PWREx_DisablePullUpPullDownConfig(void)
+{
+  CLEAR_BIT(PWR->CR3, PWR_CR3_APC);
+}
+
+#if defined(PWR_CR3_RRS)
+/**
+  * @brief Enable SRAM content retention in Standby mode.
+  * @note  When RRS bit is set, SRAM is powered by the low-power regulator in
+  *         Standby mode and its content is kept.
+  * @retval None
+  */
+void HAL_PWREx_EnableSRAMRetention(void)
+{
+  SET_BIT(PWR->CR3, PWR_CR3_RRS);
+}
+
+
+/**
+  * @brief Disable SRAM content retention in Standby mode.
+  * @note  When RRS bit is reset, SRAM is powered off in Standby mode
+  *        and its content is lost.
+  * @retval None
+  */
+void HAL_PWREx_DisableSRAMRetention(void)
+{
+  CLEAR_BIT(PWR->CR3, PWR_CR3_RRS);
+}
+#endif /* PWR_CR3_RRS */
+
+/**
+  * @brief  Enable Flash Power Down.
+  * @note   This API allows to enable flash power down capabilities in low power
+  *         run, low power sleep and stop modes.
+  * @param  PowerMode this can be a combination of following values:
+  *           @arg @ref PWR_FLASHPD_LPRUN
+  *           @arg @ref PWR_FLASHPD_LPSLEEP
+  *           @arg @ref PWR_FLASHPD_STOP
+  * @retval None
+  */
+void HAL_PWREx_EnableFlashPowerDown(uint32_t PowerMode)
+{
+  assert_param(IS_PWR_FLASH_POWERDOWN(PowerMode));
+
+  PWR->CR1 |= PowerMode;
+}
+
+
+/**
+  * @brief  Disable Flash Power Down.
+  * @note   This API allows to disable flash power down capabilities in low power
+  *         run, low power sleep and stop modes.
+  * @param  PowerMode this can be a combination of following values:
+  *           @arg @ref PWR_FLASHPD_LPRUN
+  *           @arg @ref PWR_FLASHPD_LPSLEEP
+  *           @arg @ref PWR_FLASHPD_STOP
+  * @retval None
+  */
+void HAL_PWREx_DisableFlashPowerDown(uint32_t PowerMode)
+{
+  assert_param(IS_PWR_FLASH_POWERDOWN(PowerMode));
+
+  PWR->CR1 &= ~PowerMode;
+}
+
+
+/**
+  * @brief   Return Voltage Scaling Range.
+  * @retval  VOS bit field:
+  *         @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1
+  *         @arg @ref PWR_REGULATOR_VOLTAGE_SCALE2
+  */
+uint32_t HAL_PWREx_GetVoltageRange(void)
+{
+  return (PWR->CR1 & PWR_CR1_VOS);
+}
+
+
+/**
+  * @brief Configure the main regulator output voltage.
+  * @param  VoltageScaling specifies the regulator output voltage to achieve
+  *         a tradeoff between performance and power consumption.
+  *         This parameter can be one of the following values:
+  *          @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1 Regulator voltage output range 1 mode,
+  *                                                typical output voltage at 1.2 V,
+  *                                                system frequency up to 64 MHz.
+  *          @arg @ref PWR_REGULATOR_VOLTAGE_SCALE2 Regulator voltage output range 2 mode,
+  *                                                typical output voltage at 1.0 V,
+  *                                                system frequency up to 16 MHz.
+  * @note  When moving from Range 1 to Range 2, the system frequency must be decreased to
+  *        a value below 16 MHz before calling HAL_PWREx_ControlVoltageScaling() API.
+  *        When moving from Range 2 to Range 1, the system frequency can be increased to
+  *        a value up to 64 MHz after calling HAL_PWREx_ControlVoltageScaling() API.
+  * @note  When moving from Range 2 to Range 1, the API waits for VOSF flag to be
+  *        cleared before returning the status. If the flag is not cleared within
+  *        6 microseconds, HAL_TIMEOUT status is reported.
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
+{
+  uint32_t wait_loop_index;
+
+  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
+
+  /* Modify voltage scaling range */
+  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
+
+  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
+  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
+  {
+    /* Set timeout value */
+    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
+
+    /* Wait until VOSF is reset */
+    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
+    {
+      if (wait_loop_index != 0U)
+      {
+        wait_loop_index--;
+      }
+      else
+      {
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+
+  return HAL_OK;
+}
+
+
+
+/**
+  * @brief Enter Low-power Run mode
+  * @note  System clock frequency has to be decreased below 2 MHz before entering
+  *        low power run mode
+  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
+  * @retval None
+  */
+void HAL_PWREx_EnableLowPowerRunMode(void)
+{
+  /* Set Regulator parameter */
+  SET_BIT(PWR->CR1, PWR_CR1_LPR);
+}
+
+
+/**
+  * @brief Exit Low-power Run mode.
+  * @note  Before HAL_PWREx_DisableLowPowerRunMode() completion, the function checks that
+  *        REGLPF has been properly reset (otherwise, HAL_PWREx_DisableLowPowerRunMode
+  *        returns HAL_TIMEOUT status). The system clock frequency can then be
+  *        increased above 2 MHz.
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
+{
+  uint32_t wait_loop_index = ((PWR_REGLPF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
+
+  /* Clear LPR bit */
+  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
+
+  /* Wait until REGLPF is reset */
+  while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
+  {
+    if (wait_loop_index != 0U)
+    {
+      wait_loop_index--;
+    }
+    else
+    {
+      return HAL_TIMEOUT;
+    }
+  }
+
+  return HAL_OK;
+}
+
+
+#if defined(PWR_SHDW_SUPPORT)
+/**
+  * @brief  Enter Shutdown mode.
+  * @note   In Shutdown mode, the PLL, the HSI, the LSI and the HSE oscillators are switched
+  *         off. The voltage regulator is disabled and Vcore domain is powered off.
+  *         SRAM and registers contents are lost except for registers in the Backup domain.
+  *         The BOR is not available.
+  * @note   The I/Os can be configured either with a pull-up or pull-down or can
+  *         be kept in analog state.
+  *         HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown()
+  *         respectively enable Pull Up and PullDown state.
+  *         HAL_PWREx_DisableGPIOPullUp() & HAL_PWREx_DisableGPIOPullDown()
+  *         disable the same. These states are effective in Standby mode only if
+  *         APC bit is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
+  * @retval None
+
+  * @retval None
+  */
+void HAL_PWREx_EnterSHUTDOWNMode(void)
+{
+  /* Set Shutdown mode */
+  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_SHUTDOWN);
+
+  /* Set SLEEPDEEP bit of Cortex System Control Register */
+  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
+
+  /* This option is used to ensure that store operations are completed */
+#if defined ( __CC_ARM)
+  __force_stores();
+#endif /* __CC_ARM */
+
+  /* Request Wait For Interrupt */
+  __WFI();
+}
+#endif /* PWR_SHDW_SUPPORT */
+
+#if defined(PWR_PVD_SUPPORT) && defined(PWR_PVM_SUPPORT)
+/**
+  * @brief  This function handles the PWR PVD interrupt request.
+  * @note   This API should be called under the PVD_IRQHandler().
+  * @retval None
+  */
+void HAL_PWREx_PVD_PVM_IRQHandler(void)
+{
+  /* Check PWR PVD exti Rising flag */
+  if (__HAL_PWR_PVD_EXTI_GET_RISING_FLAG() != 0x0U)
+  {
+    /* Clear PVD exti pending bit */
+    __HAL_PWR_PVD_EXTI_CLEAR_RISING_FLAG();
+
+    /* PWR PVD interrupt rising user callback */
+    HAL_PWREx_PVD_PVM_Rising_Callback();
+  }
+
+  /* Check PWR exti fallling flag */
+  if (__HAL_PWR_PVD_EXTI_GET_FALLING_FLAG() != 0x0U)
+  {
+    /* Clear PVD exti pending bit */
+    __HAL_PWR_PVD_EXTI_CLEAR_FALLING_FLAG();
+
+    /* PWR PVD interrupt falling user callback */
+    HAL_PWREx_PVD_PVM_Falling_Callback();
+  }
+
+  /* Check PWR PVM exti Rising flag */
+  if (__HAL_PWR_PVM_EXTI_GET_RISING_FLAG() != 0x0U)
+  {
+    /* Clear PVM exti pending bit */
+    __HAL_PWR_PVM_EXTI_CLEAR_RISING_FLAG();
+
+    /* PWR PVD PVM interrupt rising user callback */
+    HAL_PWREx_PVD_PVM_Rising_Callback();
+  }
+
+  /* Check PWR PVM exti fallling flag */
+  if (__HAL_PWR_PVM_EXTI_GET_FALLING_FLAG() != 0x0U)
+  {
+    /* Clear PVM exti pending bit */
+    __HAL_PWR_PVM_EXTI_CLEAR_FALLING_FLAG();
+
+    /* PWR PVM interrupt falling user callback */
+    HAL_PWREx_PVD_PVM_Falling_Callback();
+  }
+}
+
+/**
+  * @brief  PWR PVD interrupt rising callback
+  * @retval None
+  */
+__weak void HAL_PWREx_PVD_PVM_Rising_Callback(void)
+{
+  /* NOTE : This function should not be modified; when the callback is needed,
+            the HAL_PWR_PVD_Rising_Callback can be implemented in the user file
+  */
+}
+
+/**
+  * @brief  PWR PVD interrupt Falling callback
+  * @retval None
+  */
+__weak void HAL_PWREx_PVD_PVM_Falling_Callback(void)
+{
+  /* NOTE : This function should not be modified; when the callback is needed,
+            the HAL_PWR_PVD_Falling_Callback can be implemented in the user file
+  */
+}
+#elif defined(PWR_PVD_SUPPORT)
+/**
+  * @brief  This function handles the PWR PVD interrupt request.
+  * @note   This API should be called under the PVD_IRQHandler().
+  * @retval None
+  */
+void HAL_PWREx_PVD_IRQHandler(void)
+{
+  /* Check PWR exti Rising flag */
+  if (__HAL_PWR_PVD_EXTI_GET_RISING_FLAG() != 0x0U)
+  {
+    /* Clear PVD exti pending bit */
+    __HAL_PWR_PVD_EXTI_CLEAR_RISING_FLAG();
+
+    /* PWR PVD interrupt rising user callback */
+    HAL_PWREx_PVD_Rising_Callback();
+  }
+
+  /* Check PWR exti fallling flag */
+  if (__HAL_PWR_PVD_EXTI_GET_FALLING_FLAG() != 0x0U)
+  {
+    /* Clear PVD exti pending bit */
+    __HAL_PWR_PVD_EXTI_CLEAR_FALLING_FLAG();
+
+    /* PWR PVD interrupt falling user callback */
+    HAL_PWREx_PVD_Falling_Callback();
+  }
+}
+
+/**
+  * @brief  PWR PVD interrupt rising callback
+  * @retval None
+  */
+__weak void HAL_PWREx_PVD_Rising_Callback(void)
+{
+  /* NOTE : This function should not be modified; when the callback is needed,
+            the HAL_PWR_PVD_Rising_Callback can be implemented in the user file
+  */
+}
+
+/**
+  * @brief  PWR PVD interrupt Falling callback
+  * @retval None
+  */
+__weak void HAL_PWREx_PVD_Falling_Callback(void)
+{
+  /* NOTE : This function should not be modified; when the callback is needed,
+            the HAL_PWR_PVD_Falling_Callback can be implemented in the user file
+  */
+}
+
+#endif /* PWR_PVD_SUPPORT && PWR_PVM_SUPPORT */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_PWR_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c
new file mode 100644
index 0000000..2f8d0f7
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c
@@ -0,0 +1,1457 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_rcc.c
+  * @author  MCD Application Team
+  * @brief   RCC HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Reset and Clock Control (RCC) peripheral:
+  *           + Initialization and de-initialization functions
+  *           + Peripheral Control functions
+  *
+  @verbatim
+  ==============================================================================
+                      ##### RCC specific features #####
+  ==============================================================================
+    [..]
+      After reset the device is running from High Speed Internal oscillator
+      (from 8 MHz to reach 16MHz) with Flash 0 wait state. Flash prefetch buffer,
+      D-Cache and I-Cache are disabled, and all peripherals are off except internal
+      SRAM, Flash and JTAG.
+
+      (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses:
+          all peripherals mapped on these buses are running at HSI speed.
+      (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
+      (+) All GPIOs are in analog mode, except the JTAG pins which
+          are assigned to be used for debug purpose.
+
+    [..]
+      Once the device started from reset, the user application has to:
+      (+) Configure the clock source to be used to drive the System clock
+          (if the application needs higher frequency/performance)
+      (+) Configure the System clock frequency and Flash settings
+      (+) Configure the AHB and APB buses prescalers
+      (+) Enable the clock for the peripheral(s) to be used
+      (+) Configure the clock source(s) for peripherals which clocks are not
+          derived from the System clock (RTC, ADC, RNG, HSTIM)
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup RCC RCC
+  * @brief RCC HAL module driver
+  * @{
+  */
+
+#ifdef HAL_RCC_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @defgroup RCC_Private_Constants RCC Private Constants
+  * @{
+  */
+#define HSE_TIMEOUT_VALUE          HSE_STARTUP_TIMEOUT
+#define HSI_TIMEOUT_VALUE          (2U)    /* 2 ms (minimum Tick + 1) */
+#define LSI_TIMEOUT_VALUE          (2U)    /* 2 ms (minimum Tick + 1) */
+#define PLL_TIMEOUT_VALUE          (2U)    /* 2 ms (minimum Tick + 1) */
+
+#if defined(RCC_HSI48_SUPPORT)
+#define HSI48_TIMEOUT_VALUE        (2U)    /* 2 ms (minimum Tick + 1) */
+#endif /* RCC_HSI48_SUPPORT */
+#define CLOCKSWITCH_TIMEOUT_VALUE  (5000U) /* 5 s    */
+
+#define PLLSOURCE_NONE             (0U)
+/**
+  * @}
+  */
+
+/* Private macro -------------------------------------------------------------*/
+/** @defgroup RCC_Private_Macros RCC Private Macros
+  * @{
+  */
+#define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
+#define MCO1_GPIO_PORT        GPIOA
+#define MCO1_PIN              GPIO_PIN_8
+
+#if defined(RCC_MCO2_SUPPORT)
+#define MCO2_CLK_ENABLE()    __HAL_RCC_GPIOA_CLK_ENABLE()
+#define MCO2_GPIO_PORT        GPIOA
+#define MCO2_PIN              GPIO_PIN_10
+#endif /* RCC_MCO2_SUPPORT */
+
+#define RCC_PLL_OSCSOURCE_CONFIG(__HAL_RCC_PLLSOURCE__) \
+  (MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (uint32_t)(__HAL_RCC_PLLSOURCE__)))
+/**
+  * @}
+  */
+
+/* Private variables ---------------------------------------------------------*/
+/** @defgroup RCC_Private_Variables RCC Private Variables
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private function prototypes -----------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup RCC_Exported_Functions RCC Exported Functions
+  * @{
+  */
+
+/** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
+  *  @brief    Initialization and Configuration functions
+  *
+  @verbatim
+ ===============================================================================
+           ##### Initialization and de-initialization functions #####
+ ===============================================================================
+    [..]
+      This section provides functions allowing to configure the internal and external oscillators
+      (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB)
+
+    [..] Internal/external clock and PLL configuration
+         (+) HSI (high-speed internal): 16 MHz factory-trimmed RC used directly or through
+             the PLL as System clock source.
+
+         (+) LSI (low-speed internal): 32 KHz low consumption RC used as IWDG and/or RTC
+             clock source.
+
+         (+) HSE (high-speed external): 4 to 48 MHz crystal oscillator used directly or
+             through the PLL as System clock source. Can be used also optionally as RTC clock source.
+
+         (+) LSE (low-speed external): 32.768 KHz oscillator used optionally as RTC clock source.
+
+         (+) PLL (clocked by HSI, HSE) providing up to three independent output clocks:
+           (++) The first output (R) is used to generate the high speed system clock (up to 64MHz).
+           (++) The second output(Q) is used to generate the clock for the random analog generator and HStim.
+           (++) The Third output (P) is used to generate the clock for the Analog to Digital Converter and I2S.
+
+         (+) CSS (Clock security system): once enabled, if a HSE or LSE clock failure occurs
+            (HSE used directly or through PLL as System clock source), the System clock
+             is automatically switched respectively to HSI or LSI and an interrupt is generated
+             if enabled. The interrupt is linked to the Cortex-M0+ NMI (Non-Maskable Interrupt)
+             exception vector.
+
+         (+) MCOx (microcontroller clock output):
+             (++) MCO1 used to output LSI, HSI48(*), HSI, LSE, HSE or main PLL clock (through a configurable prescaler) on PA8 pin.
+             (++) MCO2(*) used to output LSI, HSI48(*), HSI, LSE, HSE, main PLLR clock, PLLQ clock, PLLP clock, RTC clock or RTC_Wakeup (through a configurable prescaler) on PA10 pin.
+                 (*) available on certain devices only
+
+    [..] System, AHB and APB buses clocks configuration
+         (+) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
+             HSE, LSI, LSE and main PLL.
+             The AHB clock (HCLK) is derived from System clock through configurable
+             prescaler and used to clock the CPU, memory and peripherals mapped
+             on AHB bus (DMA, GPIO...).and APB (PCLK1) clock is derived
+             from AHB clock through configurable prescalers and used to clock
+             the peripherals mapped on these buses. You can use
+             "@ref HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
+
+         -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
+
+            (+@) RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
+                divided by 2 to 31.
+                You have to use @ref __HAL_RCC_RTC_ENABLE() and @ref HAL_RCCEx_PeriphCLKConfig() function
+                 to configure this clock.
+
+            (+@) RNG(*) requires a frequency equal or lower than 48 MHz.
+                 This clock is derived from the main PLL or HSI or System clock.
+                 (*) available on certain devices only
+
+            (+@) IWDG clock which is always the LSI clock.
+
+
+         (+) The maximum frequency of the SYSCLK, HCLK, PCLK is 64 MHz.
+             Depending on the device voltage range, the maximum frequency should be
+             adapted accordingly.
+
+  @endverbatim
+
+     (++)  Table 1. HCLK clock frequency.
+     (++)  +-------------------------------------------------------+
+     (++)  | Latency         |    HCLK clock frequency (MHz)       |
+     (++)  |                 |-------------------------------------|
+     (++)  |                 | voltage range 1  | voltage range 2  |
+     (++)  |                 |      1.2 V       |     1.0 V        |
+     (++)  |-----------------|------------------|------------------|
+     (++)  |0WS(1 CPU cycles)|  HCLK <= 24      |  HCLK <= 8       |
+     (++)  |-----------------|------------------|------------------|
+     (++)  |1WS(2 CPU cycles)|  HCLK <= 48      |  HCLK <= 16      |
+     (++)  |-----------------|------------------|------------------|
+     (++)  |2WS(3 CPU cycles)|  HCLK <= 64      |           -      |
+     (++)  |-----------------|------------------|------------------|
+   * @{
+  */
+
+/**
+  * @brief  Reset the RCC clock configuration to the default reset state.
+  * @note   The default reset state of the clock configuration is given below:
+  *            - HSI ON and used as system clock source
+  *            - HSE, PLL OFF
+  *            - AHB and APB prescaler set to 1.
+  *            - CSS, MCO1 OFF
+  *            - All interrupts disabled
+  * @note   This function does not modify the configuration of the
+  *            - Peripheral clocks
+  *            - LSI, LSE and RTC clocks
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RCC_DeInit(void)
+{
+  uint32_t tickstart;
+
+  /* Get Start Tick*/
+  tickstart = HAL_GetTick();
+
+  /* Set HSION bit to the reset value */
+  SET_BIT(RCC->CR, RCC_CR_HSION);
+
+  /* Wait till HSI is ready */
+  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
+  {
+    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
+    {
+      return HAL_TIMEOUT;
+    }
+  }
+
+  /* Set HSITRIM[6:0] bits to the reset value */
+  RCC->ICSCR = RCC_ICSCR_HSITRIM_6;
+
+  /* Get Start Tick*/
+  tickstart = HAL_GetTick();
+
+  /* Reset CFGR register (HSI is selected as system clock source) */
+  RCC->CFGR = 0x00000000u;
+
+  /* Wait till HSI is ready */
+  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
+  {
+    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
+    {
+      return HAL_TIMEOUT;
+    }
+  }
+
+  /* Clear CR register in 2 steps: first to clear HSEON in case bypass was enabled */
+  RCC->CR = RCC_CR_HSION;
+
+  /* Then again to HSEBYP in case bypass was enabled */
+  RCC->CR = RCC_CR_HSION;
+
+  /* Get Start Tick*/
+  tickstart = HAL_GetTick();
+
+  /* Wait till PLL is ready */
+  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
+  {
+    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
+    {
+      return HAL_TIMEOUT;
+    }
+  }
+
+  /* once PLL is OFF, reset PLLCFGR register to default value */
+  RCC->PLLCFGR = RCC_PLLCFGR_PLLN_4;
+
+  /* Disable all interrupts */
+  RCC->CIER = 0x00000000u;
+
+  /* Clear all flags */
+  RCC->CICR = 0xFFFFFFFFu;
+
+  /* Update the SystemCoreClock global variable */
+  SystemCoreClock = HSI_VALUE;
+
+  /* Adapt Systick interrupt period */
+  if (HAL_InitTick(uwTickPrio) != HAL_OK)
+  {
+    return HAL_ERROR;
+  }
+  else
+  {
+    return HAL_OK;
+  }
+}
+
+/**
+  * @brief  Initialize the RCC Oscillators according to the specified parameters in the
+  *         @ref RCC_OscInitTypeDef.
+  * @param  RCC_OscInitStruct pointer to a @ref RCC_OscInitTypeDef structure that
+  *         contains the configuration information for the RCC Oscillators.
+  * @note   The PLL is not disabled when used as system clock.
+  * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
+  *         supported by this function. User should request a transition to HSE Off
+  *         first and then to HSE On or HSE Bypass.
+  * @note   Transition LSE Bypass to LSE On and LSE On to LSE Bypass are not
+  *         supported by this function. User should request a transition to LSE Off
+  *         first and then to LSE On or LSE Bypass.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
+{
+  uint32_t tickstart;
+  uint32_t temp_sysclksrc;
+  uint32_t temp_pllckcfg;
+
+  /* Check Null pointer */
+  if (RCC_OscInitStruct == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
+
+  /*------------------------------- HSE Configuration ------------------------*/
+  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
+
+    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
+    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
+
+    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
+    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
+        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
+    {
+      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
+      {
+        return HAL_ERROR;
+      }
+    }
+    else
+    {
+      /* Set the new HSE configuration ---------------------------------------*/
+      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
+
+      /* Check the HSE State */
+      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
+      {
+        /* Get Start Tick*/
+        tickstart = HAL_GetTick();
+
+        /* Wait till HSE is ready */
+        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
+        {
+          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+      else
+      {
+        /* Get Start Tick*/
+        tickstart = HAL_GetTick();
+
+        /* Wait till HSE is disabled */
+        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
+        {
+          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+    }
+  }
+  /*----------------------------- HSI Configuration --------------------------*/
+  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
+    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
+    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));
+
+    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
+    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
+    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
+    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
+        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
+    {
+      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
+      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
+      {
+        return HAL_ERROR;
+      }
+      /* Otherwise, just the calibration is allowed */
+      else
+      {
+        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
+        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
+
+        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
+        {
+          /* Adjust the HSI16 division factor */
+          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
+
+          /* Update the SystemCoreClock global variable with HSISYS value  */
+          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
+        }
+
+        /* Adapt Systick interrupt period */
+        if (HAL_InitTick(uwTickPrio) != HAL_OK)
+        {
+          return HAL_ERROR;
+        }
+      }
+    }
+    else
+    {
+      /* Check the HSI State */
+      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
+      {
+        /* Configure the HSI16 division factor */
+        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
+
+        /* Enable the Internal High Speed oscillator (HSI16). */
+        __HAL_RCC_HSI_ENABLE();
+
+        /* Get Start Tick*/
+        tickstart = HAL_GetTick();
+
+        /* Wait till HSI is ready */
+        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
+        {
+          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+
+        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
+        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
+      }
+      else
+      {
+        /* Disable the Internal High Speed oscillator (HSI16). */
+        __HAL_RCC_HSI_DISABLE();
+
+        /* Get Start Tick*/
+        tickstart = HAL_GetTick();
+
+        /* Wait till HSI is disabled */
+        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
+        {
+          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+    }
+  }
+  /*------------------------------ LSI Configuration -------------------------*/
+  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
+
+    /* Check if LSI is used as system clock */
+    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
+    {
+      /* When LSI is used as system clock it will not be disabled */
+      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
+      {
+        return HAL_ERROR;
+      }
+    }
+    else
+    {
+      /* Check the LSI State */
+      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
+      {
+        /* Enable the Internal Low Speed oscillator (LSI). */
+        __HAL_RCC_LSI_ENABLE();
+
+        /* Get Start Tick*/
+        tickstart = HAL_GetTick();
+
+        /* Wait till LSI is ready */
+        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
+        {
+          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+      else
+      {
+        /* Disable the Internal Low Speed oscillator (LSI). */
+        __HAL_RCC_LSI_DISABLE();
+
+        /* Get Start Tick*/
+        tickstart = HAL_GetTick();
+
+        /* Wait till LSI is disabled */
+        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
+        {
+          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+    }
+  }
+  /*------------------------------ LSE Configuration -------------------------*/
+  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
+  {
+    FlagStatus       pwrclkchanged = RESET;
+
+    /* Check the parameters */
+    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
+
+    /* When the LSE is used as system clock, it is not allowed disable it */
+    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
+    {
+      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
+      {
+        return HAL_ERROR;
+      }
+    }
+    else
+    {
+      /* Update LSE configuration in Backup Domain control register    */
+      /* Requires to enable write access to Backup Domain of necessary */
+      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
+      {
+        __HAL_RCC_PWR_CLK_ENABLE();
+        pwrclkchanged = SET;
+      }
+
+      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
+      {
+        /* Enable write access to Backup domain */
+        SET_BIT(PWR->CR1, PWR_CR1_DBP);
+
+        /* Wait for Backup domain Write protection disable */
+        tickstart = HAL_GetTick();
+
+        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
+        {
+          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+
+      /* Set the new LSE configuration -----------------------------------------*/
+      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
+
+      /* Check the LSE State */
+      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
+      {
+        /* Get Start Tick*/
+        tickstart = HAL_GetTick();
+
+        /* Wait till LSE is ready */
+        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
+        {
+          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+      else
+      {
+        /* Get Start Tick*/
+        tickstart = HAL_GetTick();
+
+        /* Wait till LSE is disabled */
+        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
+        {
+          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+
+      /* Restore clock configuration if changed */
+      if (pwrclkchanged == SET)
+      {
+        __HAL_RCC_PWR_CLK_DISABLE();
+      }
+    }
+  }
+#if defined(RCC_HSI48_SUPPORT)
+  /*------------------------------ HSI48 Configuration -----------------------*/
+  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
+
+    /* Check the LSI State */
+    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
+    {
+      /* Enable the Internal Low Speed oscillator (HSI48). */
+      __HAL_RCC_HSI48_ENABLE();
+
+      /* Get Start Tick*/
+      tickstart = HAL_GetTick();
+
+      /* Wait till HSI48 is ready */
+      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
+      {
+        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
+        {
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+    else
+    {
+      /* Disable the Internal Low Speed oscillator (HSI48). */
+      __HAL_RCC_HSI48_DISABLE();
+
+      /* Get Start Tick*/
+      tickstart = HAL_GetTick();
+
+      /* Wait till HSI48 is disabled */
+      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
+      {
+        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
+        {
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+#endif /* RCC_HSI48_SUPPORT */
+  /*-------------------------------- PLL Configuration -----------------------*/
+  /* Check the parameters */
+  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
+
+  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
+  {
+    /* Check if the PLL is used as system clock or not */
+    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
+    {
+      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
+      {
+        /* Check the parameters */
+        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
+        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
+        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
+        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
+#if defined(RCC_PLLQ_SUPPORT)
+        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
+#endif /* RCC_PLLQ_SUPPORT */
+        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
+
+        /* Disable the main PLL. */
+        __HAL_RCC_PLL_DISABLE();
+
+        /* Get Start Tick*/
+        tickstart = HAL_GetTick();
+
+        /* Wait till PLL is ready */
+        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
+        {
+          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+
+        /* Configure the main PLL clock source, multiplication and division factors. */
+        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
+                             RCC_OscInitStruct->PLL.PLLM,
+                             RCC_OscInitStruct->PLL.PLLN,
+                             RCC_OscInitStruct->PLL.PLLP,
+#if defined(RCC_PLLQ_SUPPORT)
+                             RCC_OscInitStruct->PLL.PLLQ,
+#endif /* RCC_PLLQ_SUPPORT */
+                             RCC_OscInitStruct->PLL.PLLR);
+
+        /* Enable the main PLL. */
+        __HAL_RCC_PLL_ENABLE();
+
+        /* Enable PLLR Clock output. */
+        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
+
+        /* Get Start Tick*/
+        tickstart = HAL_GetTick();
+
+        /* Wait till PLL is ready */
+        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
+        {
+          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+      else
+      {
+        /* Disable the main PLL. */
+        __HAL_RCC_PLL_DISABLE();
+
+        /* Disable all PLL outputs to save power */
+        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
+
+#if defined(RCC_PLLQ_SUPPORT)
+        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
+#else
+        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
+#endif /* RCC_PLLQ_SUPPORT */
+
+        /* Get Start Tick*/
+        tickstart = HAL_GetTick();
+
+        /* Wait till PLL is disabled */
+        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
+        {
+          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+    }
+    else
+    {
+      /* Check if there is a request to disable the PLL used as System clock source */
+      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
+      {
+        return HAL_ERROR;
+      }
+      else
+      {
+        /* Do not return HAL_ERROR if request repeats the current configuration */
+        temp_pllckcfg = RCC->PLLCFGR;
+        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
+            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
+            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
+            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
+#if defined (RCC_PLLQ_SUPPORT)
+            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
+#endif /* RCC_PLLQ_SUPPORT */
+            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
+        {
+          return HAL_ERROR;
+        }
+      }
+    }
+  }
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initialize the CPU, AHB and APB buses clocks according to the specified
+  *         parameters in the RCC_ClkInitStruct.
+  * @param  RCC_ClkInitStruct  pointer to a @ref RCC_ClkInitTypeDef structure that
+  *         contains the configuration information for the RCC peripheral.
+  * @param  FLatency  FLASH Latency
+  *          This parameter can be one of the following values:
+  *            @arg FLASH_LATENCY_0   FLASH 0 Latency cycle
+  *            @arg FLASH_LATENCY_1   FLASH 1 Latency cycle
+  *
+  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
+  *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
+  *
+  * @note   The HSI is used by default as system clock source after
+  *         startup from Reset, wake-up from STANDBY mode. After restart from Reset,
+  *         the HSI frequency is set to 8 Mhz, then it reaches its default value 16 MHz.
+  *
+  * @note   The HSI can be selected as system clock source after
+  *         from STOP modes or in case of failure of the HSE used directly or indirectly
+  *         as system clock (if the Clock Security System CSS is enabled).
+  *
+  * @note   The LSI can be selected as system clock source after
+  *         in case of failure of the LSE used directly or indirectly
+  *         as system clock (if the Clock Security System LSECSS is enabled).
+  *
+  * @note   A switch from one clock source to another occurs only if the target
+  *         clock source is ready (clock stable after startup delay or PLL locked).
+  *         If a clock source which is not yet ready is selected, the switch will
+  *         occur when the clock source is ready.
+  *
+  * @note   You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
+  *         currently used as system clock source.
+  *
+  * @note   Depending on the device voltage range, the software has to set correctly
+  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
+  *         (for more details refer to section above "Initialization/de-initialization functions")
+  * @retval None
+  */
+HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
+{
+  uint32_t tickstart;
+
+  /* Check Null pointer */
+  if (RCC_ClkInitStruct == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
+  assert_param(IS_FLASH_LATENCY(FLatency));
+
+  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
+    must be correctly programmed according to the frequency of the FLASH clock
+    (HCLK) and the supply voltage of the device. */
+
+  /* Increasing the number of wait states because of higher CPU frequency */
+  if (FLatency > __HAL_FLASH_GET_LATENCY())
+  {
+    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
+    __HAL_FLASH_SET_LATENCY(FLatency);
+
+    /* Check that the new number of wait states is taken into account to access the Flash
+    memory by polling the FLASH_ACR register */
+    tickstart = HAL_GetTick();
+
+    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
+    {
+      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
+      {
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+
+  /*-------------------------- HCLK Configuration --------------------------*/
+  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
+  {
+    /* Set the highest APB divider in order to ensure that we do not go through
+       a non-spec phase whatever we decrease or increase HCLK. */
+    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
+    {
+      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
+    }
+
+    /* Set the new HCLK clock divider */
+    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
+    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
+  }
+
+  /*------------------------- SYSCLK Configuration ---------------------------*/
+  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
+  {
+    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
+
+    /* HSE is selected as System Clock Source */
+    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
+    {
+      /* Check the HSE ready flag */
+      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
+      {
+        return HAL_ERROR;
+      }
+    }
+    /* PLL is selected as System Clock Source */
+    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
+    {
+      /* Check the PLL ready flag */
+      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
+      {
+        return HAL_ERROR;
+      }
+    }
+    /* HSI is selected as System Clock Source */
+    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
+    {
+      /* Check the HSI ready flag */
+      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
+      {
+        return HAL_ERROR;
+      }
+    }
+    /* LSI is selected as System Clock Source */
+    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
+    {
+      /* Check the LSI ready flag */
+      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
+      {
+        return HAL_ERROR;
+      }
+    }
+    /* LSE is selected as System Clock Source */
+    else
+    {
+      /* Check the LSE ready flag */
+      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
+      {
+        return HAL_ERROR;
+      }
+    }
+    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
+
+    /* Get Start Tick*/
+    tickstart = HAL_GetTick();
+
+    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
+    {
+      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
+      {
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+
+  /* Decreasing the number of wait states because of lower CPU frequency */
+  if (FLatency < __HAL_FLASH_GET_LATENCY())
+  {
+    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
+    __HAL_FLASH_SET_LATENCY(FLatency);
+
+    /* Check that the new number of wait states is taken into account to access the Flash
+    memory by polling the FLASH_ACR register */
+    tickstart = HAL_GetTick();
+
+    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
+    {
+      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
+      {
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+
+  /*-------------------------- PCLK1 Configuration ---------------------------*/
+  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
+  {
+    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
+    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
+  }
+
+  /* Update the SystemCoreClock global variable */
+  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
+
+  /* Configure the source of time base considering new system clocks settings*/
+  return HAL_InitTick(uwTickPrio);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
+  *  @brief   RCC clocks control functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### Peripheral Control functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to:
+
+    (+) Output clock to MCO pin.
+    (+) Retrieve current clock frequencies.
+    (+) Enable the Clock Security System.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Select the clock source to output on MCO1 pin(PA8) or MC02 pin (PA10)(*).
+  * @note   PA8, PA10(*) should be configured in alternate function mode.
+  * @param  RCC_MCOx  specifies the output direction for the clock source.
+  *          For STM32G0xx family this parameter can have only one value:
+  *            @arg @ref RCC_MCO1  Clock source to output on MCO1 pin(PA8).
+  *            @arg @ref RCC_MCO2  Clock source to output on MCO2 pin(PA10)(*).
+  * @param  RCC_MCOSource  specifies the clock source to output.
+  *          This parameter can be one of the following values:
+  *            @arg @ref RCC_MCO1SOURCE_NOCLOCK  MCO output disabled, no clock on MCO
+  *            @arg @ref RCC_MCO1SOURCE_SYSCLK   system  clock selected as MCO source
+  *            @arg @ref RCC_MCO1SOURCE_HSI48    HSI48 clock selected as MCO source for devices with HSI48(*)
+  *            @arg @ref RCC_MCO1SOURCE_HSI      HSI clock selected as MCO source
+  *            @arg @ref RCC_MCO1SOURCE_HSE      HSE clock selected as MCO sourcee
+  *            @arg @ref RCC_MCO1SOURCE_PLLCLK   main PLLR clock selected as MCO source
+  *            @arg @ref RCC_MCO1SOURCE_LSI      LSI clock selected as MCO source
+  *            @arg @ref RCC_MCO1SOURCE_LSE      LSE clock selected as MCO source
+  *            @arg @ref RCC_MCO1SOURCE_PLLPCLK  PLLP clock selected as MCO1 source(*)
+  *            @arg @ref RCC_MCO1SOURCE_PLLQCLK  PLLQ clock selected as MCO1 source(*)
+  *            @arg @ref RCC_MCO1SOURCE_RTCCLK   RTC clock selected as MCO1 source(*)
+  *            @arg @ref RCC_MCO1SOURCE_RTC_WKUP RTC_Wakeup selected as MCO1 source(*)
+  *            @arg @ref RCC_MCO2SOURCE_NOCLOCK  MCO2 output disabled, no clock on MCO2(*)
+  *            @arg @ref RCC_MCO2SOURCE_SYSCLK   system  clock selected as MCO2 source(*)
+  *            @arg @ref RCC_MCO2SOURCE_HSI48    HSI48 clock selected as MCO2 source for devices with HSI48(*)
+  *            @arg @ref RCC_MCO2SOURCE_HSI      HSI clock selected as MCO2 source(*)
+  *            @arg @ref RCC_MCO2SOURCE_HSE      HSE clock selected as MCO2 source(*)
+  *            @arg @ref RCC_MCO2SOURCE_PLLCLK   main PLLR clock selected as MCO2 source(*)
+  *            @arg @ref RCC_MCO2SOURCE_LSI      LSI clock selected as MCO2 source(*)
+  *            @arg @ref RCC_MCO2SOURCE_LSE      LSE clock selected as MCO2 source(*)
+  *            @arg @ref RCC_MCO2SOURCE_PLLPCLK  PLLP clock selected as MCO2 source(*)
+  *            @arg @ref RCC_MCO2SOURCE_PLLQCLK  PLLQ clock selected as MCO2 source(*)
+  *            @arg @ref RCC_MCO2SOURCE_RTCCLK   RTC clock selected as MCO2 source(*)
+  *            @arg @ref RCC_MCO2SOURCE_RTC_WKUP RTC_Wakeup selected as MCO2 source(*)
+  * @param  RCC_MCODiv  specifies the MCO prescaler.
+  *          This parameter can be one of the following values:
+  *            @arg @ref RCC_MCODIV_1     no division applied to MCO clock
+  *            @arg @ref RCC_MCODIV_2     division by 2 applied to MCO clock
+  *            @arg @ref RCC_MCODIV_4     division by 4 applied to MCO clock
+  *            @arg @ref RCC_MCODIV_8     division by 8 applied to MCO clock
+  *            @arg @ref RCC_MCODIV_16    division by 16 applied to MCO clock
+  *            @arg @ref RCC_MCODIV_32    division by 32 applied to MCO clock
+  *            @arg @ref RCC_MCODIV_64    division by 64 applied to MCO clock
+  *            @arg @ref RCC_MCODIV_128   division by 128 applied to MCO clock
+  *            @arg @ref RCC_MCO2DIV_1    no division applied to MCO2 clock(*)
+  *            @arg @ref RCC_MCO2DIV_2    division by 2 applied to MCO2 clock(*)
+  *            @arg @ref RCC_MCO2DIV_4    division by 4 applied to MCO2 clock(*)
+  *            @arg @ref RCC_MCO2DIV_8    division by 8 applied to MCO2 clock(*)
+  *            @arg @ref RCC_MCO2DIV_16   division by 16 applied to MCO2 clock(*)
+  *            @arg @ref RCC_MCO2DIV_32   division by 32 applied to MCO2 clock(*)
+  *            @arg @ref RCC_MCO2DIV_64   division by 64 applied to MCO2 clock(*)
+  *            @arg @ref RCC_MCO2DIV_128  division by 128 applied to MCO2 clock(*)
+  *            @arg @ref RCC_MCO2DIV_256  division by 256 applied to MCO2 clock(*)
+  *            @arg @ref RCC_MCO2DIV_512  division by 512 applied to MCO2 clock(*)
+  *            @arg @ref RCC_MCO2DIV_1024 division by 1024 applied to MCO2 clock(*)
+  *
+  * (*) Feature not available on all devices of the family
+  * @retval None
+  */
+void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
+{
+  GPIO_InitTypeDef GPIO_InitStruct;
+
+  /* Check the parameters */
+  assert_param(IS_RCC_MCO(RCC_MCOx));
+
+  /* Common GPIO init parameters */
+  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
+  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
+  GPIO_InitStruct.Pull      = GPIO_NOPULL;
+
+  if (RCC_MCOx == RCC_MCO1)
+  {
+    assert_param(IS_RCC_MCODIV(RCC_MCODiv));
+    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
+    /* MCO1 Clock Enable */
+    MCO1_CLK_ENABLE();
+    /* Configure the MCO1 pin in alternate function mode */
+    GPIO_InitStruct.Pin = MCO1_PIN;
+    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
+    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
+    /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
+    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
+  }
+#if defined(RCC_MCO2_SUPPORT)
+  else if (RCC_MCOx == RCC_MCO2)
+  {
+    assert_param(IS_RCC_MCO2DIV(RCC_MCODiv));
+    assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
+    /* MCO2 Clock Enable */
+    MCO2_CLK_ENABLE();
+    /* Configure the MCO2 pin in alternate function mode */
+    GPIO_InitStruct.Pin       = MCO2_PIN;
+    GPIO_InitStruct.Alternate = GPIO_AF3_MCO2;
+    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
+    /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
+    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2SEL | RCC_CFGR_MCO2PRE), (RCC_MCOSource | RCC_MCODiv));
+  }
+#endif /* RCC_MCO2_SUPPORT */
+}
+
+/**
+  * @brief  Return the SYSCLK frequency.
+  *
+  * @note   The system frequency computed by this function is not the real
+  *         frequency in the chip. It is calculated based on the predefined
+  *         constant and the selected clock source:
+  * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE/HSIDIV(*)
+  * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
+  * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**),
+  *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
+  * @note     If SYSCLK source is LSI, function returns values based on LSI_VALUE(***)
+  * @note     If SYSCLK source is LSE, function returns values based on LSE_VALUE(****)
+  * @note     (*) HSI_VALUE is a constant defined in stm32g0xx_hal_conf.h file (default value
+  *               16 MHz) but the real value may vary depending on the variations
+  *               in voltage and temperature.
+  * @note     (**) HSE_VALUE is a constant defined in stm32g0xx_hal_conf.h file (default value
+  *                8 MHz), user has to ensure that HSE_VALUE is same as the real
+  *                frequency of the crystal used. Otherwise, this function may
+  *                have wrong result.
+  * @note     (***) LSE_VALUE is a constant defined in stm32g0xx_hal_conf.h file (default value
+  *               32768 Hz).
+  * @note     (****) LSI_VALUE is a constant defined in stm32g0xx_hal_conf.h file (default value
+  *               32000 Hz).
+  *
+  * @note   The result of this function could be not correct when using fractional
+  *         value for HSE crystal.
+  *
+  * @note   This function can be used by the user application to compute the
+  *         baudrate for the communication peripherals or configure other parameters.
+  *
+  * @note   Each time SYSCLK changes, this function must be called to update the
+  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
+  *
+  *
+  * @retval SYSCLK frequency
+  */
+uint32_t HAL_RCC_GetSysClockFreq(void)
+{
+  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
+  uint32_t sysclockfreq;
+
+  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
+  {
+    /* HSISYS can be derived for HSI16 */
+    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
+
+    /* HSI used as system clock source */
+    sysclockfreq = (HSI_VALUE / hsidiv);
+  }
+  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
+  {
+    /* HSE used as system clock source */
+    sysclockfreq = HSE_VALUE;
+  }
+  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
+  {
+    /* PLL used as system clock  source */
+
+    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
+    SYSCLK = PLL_VCO / PLLR
+    */
+    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
+    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
+
+    switch (pllsource)
+    {
+      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
+        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
+        break;
+
+      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
+      default:                 /* HSI16 used as PLL clock source */
+        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
+        break;
+    }
+    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
+    sysclockfreq = pllvco / pllr;
+  }
+  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
+  {
+    /* LSE used as system clock source */
+    sysclockfreq = LSE_VALUE;
+  }
+  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
+  {
+    /* LSI used as system clock source */
+    sysclockfreq = LSI_VALUE;
+  }
+  else
+  {
+    sysclockfreq = 0U;
+  }
+
+  return sysclockfreq;
+}
+
+/**
+  * @brief  Return the HCLK frequency.
+  * @note   Each time HCLK changes, this function must be called to update the
+  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
+  *
+  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
+  * @retval HCLK frequency in Hz
+  */
+uint32_t HAL_RCC_GetHCLKFreq(void)
+{
+  return SystemCoreClock;
+}
+
+/**
+  * @brief  Return the PCLK1 frequency.
+  * @note   Each time PCLK1 changes, this function must be called to update the
+  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
+  * @retval PCLK1 frequency in Hz
+  */
+uint32_t HAL_RCC_GetPCLK1Freq(void)
+{
+  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
+  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
+}
+
+/**
+  * @brief  Configure the RCC_OscInitStruct according to the internal
+  *         RCC configuration registers.
+  * @param  RCC_OscInitStruct  pointer to an RCC_OscInitTypeDef structure that
+  *         will be configured.
+  * @retval None
+  */
+void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
+{
+  /* Check the parameters */
+  assert_param(RCC_OscInitStruct != (void *)NULL);
+
+  /* Set all possible values for the Oscillator type parameter ---------------*/
+#if defined(RCC_HSI48_SUPPORT)
+  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | \
+                                      RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSI48;
+#else
+  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | \
+                                      RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
+#endif /* RCC_HSI48_SUPPORT */
+
+  /* Get the HSE configuration -----------------------------------------------*/
+  if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
+  {
+    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
+  }
+  else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
+  {
+    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
+  }
+  else
+  {
+    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
+  }
+
+  /* Get the HSI configuration -----------------------------------------------*/
+  if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION)
+  {
+    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
+  }
+  else
+  {
+    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
+  }
+  RCC_OscInitStruct->HSICalibrationValue = ((RCC->ICSCR & RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
+  RCC_OscInitStruct->HSIDiv = (RCC->CR & RCC_CR_HSIDIV);
+
+  /* Get the LSE configuration -----------------------------------------------*/
+  if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
+  {
+    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
+  }
+  else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
+  {
+    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
+  }
+  else
+  {
+    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
+  }
+
+  /* Get the LSI configuration -----------------------------------------------*/
+  if ((RCC->CSR & RCC_CSR_LSION) == RCC_CSR_LSION)
+  {
+    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
+  }
+  else
+  {
+    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
+  }
+
+#if defined(RCC_HSI48_SUPPORT)
+  /* Get the HSI48 configuration ---------------------------------------------*/
+  if (READ_BIT(RCC->CR, RCC_CR_HSI48ON) == RCC_CR_HSI48ON)
+  {
+    RCC_OscInitStruct->HSI48State = RCC_HSI48_ON;
+  }
+  else
+  {
+    RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF;
+  }
+#endif /* RCC_HSI48_SUPPORT */
+
+  /* Get the PLL configuration -----------------------------------------------*/
+  if ((RCC->CR & RCC_CR_PLLON) == RCC_CR_PLLON)
+  {
+    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
+  }
+  else
+  {
+    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
+  }
+  RCC_OscInitStruct->PLL.PLLSource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
+  RCC_OscInitStruct->PLL.PLLM = (RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
+  RCC_OscInitStruct->PLL.PLLN = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
+  RCC_OscInitStruct->PLL.PLLP = (RCC->PLLCFGR & RCC_PLLCFGR_PLLP);
+#if defined(RCC_PLLQ_SUPPORT)
+  RCC_OscInitStruct->PLL.PLLQ = (RCC->PLLCFGR & RCC_PLLCFGR_PLLQ);
+#endif /* RCC_PLLQ_SUPPORT */
+  RCC_OscInitStruct->PLL.PLLR = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR);
+}
+
+/**
+  * @brief  Configure the RCC_ClkInitStruct according to the internal
+  *         RCC configuration registers.
+  * @param  RCC_ClkInitStruct Pointer to a @ref RCC_ClkInitTypeDef structure that
+  *                           will be configured.
+  * @param  pFLatency         Pointer on the Flash Latency.
+  * @retval None
+  */
+void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
+{
+  /* Check the parameters */
+  assert_param(RCC_ClkInitStruct != (void *)NULL);
+  assert_param(pFLatency != (void *)NULL);
+
+  /* Set all possible values for the Clock type parameter --------------------*/
+  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
+
+  /* Get the SYSCLK configuration --------------------------------------------*/
+  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
+
+  /* Get the HCLK configuration ----------------------------------------------*/
+  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
+
+  /* Get the APB1 configuration ----------------------------------------------*/
+  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
+
+
+  /* Get the Flash Wait State (Latency) configuration ------------------------*/
+  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
+}
+
+/**
+  * @brief  Enable the Clock Security System.
+  * @note   If a failure is detected on the HSE oscillator clock, this oscillator
+  *         is automatically disabled and an interrupt is generated to inform the
+  *         software about the failure (Clock Security System Interrupt, CSSI),
+  *         allowing the MCU to perform rescue operations. The CSSI is linked to
+  *         the Cortex-M0+ NMI (Non-Maskable Interrupt) exception vector.
+  * @note   The Clock Security System can only be cleared by reset.
+  * @retval None
+  */
+void HAL_RCC_EnableCSS(void)
+{
+  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
+}
+
+/**
+  * @brief  Enable the LSE Clock Security System.
+  * @note   If a failure is detected on the LSE oscillator clock, this oscillator
+  *         is automatically disabled and an interrupt is generated to inform the
+  *         software about the failure (Clock Security System Interrupt, CSSI),
+  *         allowing the MCU to perform rescue operations. The CSSI is linked to
+  *         the Cortex-M0+ NMI (Non-Maskable Interrupt) exception vector.
+  * @note   The LSE Clock Security System Detection bit (LSECSSD in BDCR) can only be
+  *         cleared by a backup domain reset.
+  * @retval None
+  */
+void HAL_RCC_EnableLSECSS(void)
+{
+  SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
+}
+
+/**
+  * @brief  Disable the LSE Clock Security System.
+  * @note   After LSE failure detection, the software must disable LSECSSON
+  * @note   The Clock Security System can only be cleared by reset otherwise.
+  * @retval None
+  */
+void HAL_RCC_DisableLSECSS(void)
+{
+  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
+}
+
+/**
+  * @brief Handle the RCC Clock Security System interrupt request.
+  * @note  This API should be called under the NMI_Handler().
+  * @retval None
+  */
+void HAL_RCC_NMI_IRQHandler(void)
+{
+  uint32_t itflag = RCC->CIFR;
+
+  /* Clear interrupt flags related to CSS */
+  RCC->CICR = (itflag & (RCC_CIFR_CSSF | RCC_CIFR_LSECSSF));
+
+  /* Check RCC CSSF interrupt flag  */
+  if ((itflag & RCC_CIFR_CSSF) != 0x00u)
+  {
+    /* RCC Clock Security System interrupt user callback */
+    HAL_RCC_CSSCallback();
+  }
+
+  /* Check RCC LSECSSF interrupt flag  */
+  if ((itflag & RCC_CIFR_LSECSSF) != 0x00u)
+  {
+    /* RCC Clock Security System interrupt user callback */
+    HAL_RCC_LSECSSCallback();
+  }
+}
+
+/**
+  * @brief Handle the RCC HSE Clock Security System interrupt callback.
+  * @retval none
+  */
+__weak void HAL_RCC_CSSCallback(void)
+{
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the @ref HAL_RCC_CSSCallback should be implemented in the user file
+   */
+}
+
+/**
+  * @brief  RCC LSE Clock Security System interrupt callback.
+  * @retval none
+  */
+__weak void HAL_RCC_LSECSSCallback(void)
+{
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_RCC_LSECSSCallback should be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Get and clear reset flags
+  * @note   Once reset flags are retrieved, this API is clearing them in order
+  *         to isolate next reset reason.
+  * @retval can be a combination of @ref RCC_Reset_Flag
+  */
+uint32_t HAL_RCC_GetResetSource(void)
+{
+  uint32_t reset;
+
+  /* Get all reset flags */
+  reset = RCC->CSR & RCC_RESET_FLAG_ALL;
+
+  /* Clear Reset flags */
+  RCC->CSR |= RCC_CSR_RMVF;
+
+  return reset;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_RCC_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c
new file mode 100644
index 0000000..fb65ec4
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c
@@ -0,0 +1,1681 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_rcc_ex.c
+  * @author  MCD Application Team
+  * @brief   Extended RCC HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities RCC extended peripheral:
+  *           + Extended Peripheral Control functions
+  *           + Extended Clock management functions
+  *           + Extended Clock Recovery System Control functions
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup RCCEx RCCEx
+  * @brief RCC Extended HAL module driver
+  * @{
+  */
+
+#ifdef HAL_RCC_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private defines -----------------------------------------------------------*/
+/** @defgroup RCCEx_Private_Constants RCCEx Private Constants
+  * @{
+  */
+#define PLL_TIMEOUT_VALUE        100U /* 100 ms (minimum Tick + 1)  */
+
+#define LSCO_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
+#define LSCO_GPIO_PORT        GPIOA
+#define LSCO_PIN              GPIO_PIN_2
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
+  * @{
+  */
+
+/** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
+  * @brief  Extended Peripheral Control functions
+  *
+@verbatim
+ ===============================================================================
+                ##### Extended Peripheral Control functions  #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to control the RCC Clocks
+    frequencies.
+    [..]
+    (@) Important note: Care must be taken when @ref HAL_RCCEx_PeriphCLKConfig() is used to
+        select the RTC clock source; in this case the Backup domain will be reset in
+        order to modify the RTC Clock source, as consequence RTC registers (including
+        the backup registers) and RCC_BDCR register are set to their reset values.
+
+@endverbatim
+  * @{
+  */
+/**
+  * @brief  Initialize the RCC extended peripherals clocks according to the specified
+  *         parameters in the @ref RCC_PeriphCLKInitTypeDef.
+  * @param  PeriphClkInit  pointer to a @ref RCC_PeriphCLKInitTypeDef structure that
+  *         contains a field PeriphClockSelection which can be a combination of the following values:
+  *            @arg @ref RCC_PERIPHCLK_RTC     RTC peripheral clock
+  *            @arg @ref RCC_PERIPHCLK_ADC     ADC peripheral clock
+  *            @arg @ref RCC_PERIPHCLK_I2C1    I2C1 peripheral clock
+  *            @arg @ref RCC_PERIPHCLK_I2C2    I2C2 peripheral clock (2)
+  *            @arg @ref RCC_PERIPHCLK_I2S1    I2S1 peripheral clock
+  *            @arg @ref RCC_PERIPHCLK_I2S2    I2S2 peripheral clock (1)
+  *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
+  *            @arg @ref RCC_PERIPHCLK_CEC     CEC peripheral clock     (1)
+  *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock  (1)
+  *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock  (1)
+  *            @arg @ref RCC_PERIPHCLK_LPUART1 LPUART1 peripheral clock (1)
+  *            @arg @ref RCC_PERIPHCLK_LPUART2 LPUART2 peripheral clock (1)
+  *            @arg @ref RCC_PERIPHCLK_RNG     RNG peripheral clock     (1)
+  *            @arg @ref RCC_PERIPHCLK_TIM1    TIM1 peripheral clock    (1)(2)
+  *            @arg @ref RCC_PERIPHCLK_TIM15   TIM15 peripheral clock   (1)(2)
+  *            @arg @ref RCC_PERIPHCLK_USART2  USART2 peripheral clock     (2)
+  *            @arg @ref RCC_PERIPHCLK_USART3  USART3 peripheral clock     (2)
+  *            @arg @ref RCC_PERIPHCLK_FDCAN   FDCAN peripheral clock   (1)
+  *            @arg @ref RCC_PERIPHCLK_USB     USB peripheral clock     (1)
+  *
+  * @note   (1) Peripherals are not available on all devices
+  * @note   (2) Peripherals clock selection is not available on all devices
+  * @note   Care must be taken when @ref HAL_RCCEx_PeriphCLKConfig() is used to select
+  *         the RTC clock source: in this case the access to Backup domain is enabled.
+  *
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
+{
+  uint32_t tmpregister;
+  uint32_t tickstart;
+  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
+  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
+
+  /* Check the parameters */
+  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
+
+  /*-------------------------- RTC clock source configuration ----------------------*/
+  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
+  {
+    FlagStatus       pwrclkchanged = RESET;
+
+    /* Check for RTC Parameters used to output RTCCLK */
+    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
+
+    /* Enable Power Clock */
+    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
+    {
+      __HAL_RCC_PWR_CLK_ENABLE();
+      pwrclkchanged = SET;
+    }
+
+    /* Enable write access to Backup domain */
+    SET_BIT(PWR->CR1, PWR_CR1_DBP);
+
+    /* Wait for Backup domain Write protection disable */
+    tickstart = HAL_GetTick();
+
+    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
+    {
+      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
+      {
+        ret = HAL_TIMEOUT;
+        break;
+      }
+    }
+
+    if (ret == HAL_OK)
+    {
+      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
+      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
+
+      /* Reset the Backup domain only if the RTC Clock source selection is modified */
+      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
+      {
+        /* Store the content of BDCR register before the reset of Backup Domain */
+        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
+        /* RTC Clock selection can be changed only if the Backup Domain is reset */
+        __HAL_RCC_BACKUPRESET_FORCE();
+        __HAL_RCC_BACKUPRESET_RELEASE();
+        /* Restore the Content of BDCR register */
+        RCC->BDCR = tmpregister;
+      }
+
+      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
+      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
+      {
+        /* Get Start Tick*/
+        tickstart = HAL_GetTick();
+
+        /* Wait till LSE is ready */
+        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
+        {
+          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
+          {
+            ret = HAL_TIMEOUT;
+            break;
+          }
+        }
+      }
+
+      if (ret == HAL_OK)
+      {
+        /* Apply new RTC clock source selection */
+        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
+      }
+      else
+      {
+        /* set overall return value */
+        status = ret;
+      }
+    }
+    else
+    {
+      /* set overall return value */
+      status = ret;
+    }
+
+    /* Restore clock configuration if changed */
+    if (pwrclkchanged == SET)
+    {
+      __HAL_RCC_PWR_CLK_DISABLE();
+    }
+  }
+
+  /*-------------------------- USART1 clock source configuration -------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
+
+    /* Configure the USART1 clock source */
+    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
+  }
+
+#if defined(RCC_CCIPR_USART2SEL)
+  /*-------------------------- USART2 clock source configuration -------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
+
+    /* Configure the USART2 clock source */
+    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
+  }
+#endif /* RCC_CCIPR_USART2SEL */
+
+#if defined(RCC_CCIPR_USART3SEL)
+  /*-------------------------- USART3 clock source configuration -------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
+
+    /* Configure the USART3 clock source */
+    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
+  }
+#endif /* RCC_CCIPR_USART3SEL */
+
+#if defined(LPUART1)
+  /*-------------------------- LPUART1 clock source configuration ------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
+
+    /* Configure the LPUART1 clock source */
+    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
+  }
+#endif /* LPUART1 */
+
+#if defined(LPUART2)
+  /*-------------------------- LPUART2 clock source configuration ------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));
+
+    /* Configure the LPUART clock source */
+    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
+  }
+#endif /* LPUART2 */
+
+#if defined(RCC_CCIPR_LPTIM1SEL)
+  /*-------------------------- LPTIM1 clock source configuration -------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
+  {
+    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
+    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
+  }
+#endif /* RCC_CCIPR_LPTIM1SEL */
+
+#if defined(RCC_CCIPR_LPTIM2SEL)
+  /*-------------------------- LPTIM2 clock source configuration -------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
+  {
+    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
+    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
+  }
+#endif /* RCC_CCIPR_LPTIM2SEL */
+
+  /*-------------------------- I2C1 clock source configuration ---------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
+
+    /* Configure the I2C1 clock source */
+    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
+  }
+
+#if defined(RCC_CCIPR_I2C2SEL)
+  /*-------------------------- I2C2 clock source configuration ---------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
+
+    /* Configure the I2C2 clock source */
+    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
+  }
+#endif /* (RCC_CCIPR_I2C2SEL */
+
+#if defined(RNG)
+  /*-------------------------- RNG clock source configuration ----------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
+  {
+    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
+    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
+
+    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
+    {
+      /* Enable PLLQCLK output */
+      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
+    }
+  }
+#endif /* RNG */
+  /*-------------------------- ADC clock source configuration ----------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
+
+    /* Configure the ADC interface clock source */
+    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
+
+    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
+    {
+      /* Enable PLLPCLK output */
+      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
+    }
+  }
+
+#if defined(CEC)
+  /*-------------------------- CEC clock source configuration ---------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
+
+    /* Configure the CEC clock source */
+    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
+  }
+#endif /* CEC */
+
+#if defined(RCC_CCIPR_TIM1SEL)
+  /*-------------------------- TIM1 clock source configuration ---------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
+
+    /* Configure the TIM1 clock source */
+    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
+
+    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
+    {
+      /* Enable PLLQCLK output */
+      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
+    }
+  }
+#endif /* RCC_CCIPR_TIM1SEL */
+
+#if defined(RCC_CCIPR_TIM15SEL)
+  /*-------------------------- TIM15 clock source configuration ---------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
+
+    /* Configure the TIM15 clock source */
+    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
+
+    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
+    {
+      /* Enable PLLQCLK output */
+      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
+    }
+  }
+#endif /* RCC_CCIPR_TIM15SEL */
+
+  /*-------------------------- I2S1 clock source configuration ---------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));
+
+    /* Configure the I2S1 clock source */
+    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
+
+    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
+    {
+      /* Enable PLLPCLK output */
+      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
+    }
+  }
+
+#if defined(RCC_CCIPR2_I2S2SEL)
+  /*-------------------------- I2S2 clock source configuration ---------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));
+
+    /* Configure the I2S2 clock source */
+    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
+
+    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
+    {
+      /* Enable PLLPCLK output */
+      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
+    }
+  }
+#endif /* RCC_CCIPR2_I2S2SEL */
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
+  /*-------------------------- USB clock source configuration ---------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
+
+    /* Configure the USB clock source */
+    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
+
+    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
+    {
+      /* Enable PLLQCLK output */
+      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
+    }
+  }
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+#if defined(FDCAN1) || defined(FDCAN2)
+  /*-------------------------- FDCAN clock source configuration ---------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));
+
+    /* Configure the FDCAN clock source */
+    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
+
+    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
+    {
+      /* Enable PLLQCLK output */
+      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
+    }
+  }
+#endif /* FDCAN1 || FDCAN2 */
+
+  return status;
+}
+
+/**
+  * @brief  Get the RCC_ClkInitStruct according to the internal RCC configuration registers.
+  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
+  *         returns the configuration information for the Extended Peripherals
+  *         clocks: I2C1, I2S1, USART1, RTC, ADC,
+  *         LPTIM1 (1), LPTIM2 (1), TIM1 (2), TIM15 (1)(2), USART2 (2), LPUART1 (1), CEC (1) and RNG (1)
+  * @note (1) Peripheral is not available on all devices
+  * @note (2) Peripheral clock selection is not available on all devices
+  * @retval None
+  */
+void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
+{
+  /* Set all possible values for the extended clock type parameter------------*/
+  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2S1 | \
+                                        RCC_PERIPHCLK_ADC     | RCC_PERIPHCLK_RTC ;
+
+#if defined(RCC_CCIPR_LPTIM1SEL) && defined(RCC_CCIPR_LPTIM2SEL)
+  PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_LPTIM2  | RCC_PERIPHCLK_LPTIM1;
+#endif /* RCC_CCIPR_LPTIM1SEL && RCC_CCIPR_LPTIM2SEL */
+#if defined(RCC_CCIPR_RNGSEL)
+  PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_RNG;
+#endif /* RCC_CCIPR_RNGSEL */
+#if defined(RCC_CCIPR_LPUART1SEL)
+  PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_LPUART1;
+#endif /* RCC_CCIPR_LPUART1SEL */
+#if defined(RCC_CCIPR_LPUART2SEL)
+  PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_LPUART2;
+#endif /* RCC_CCIPR_LPUART2SEL */
+#if defined(RCC_CCIPR_CECSEL)
+  PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_CEC;
+#endif /* RCC_CCIPR_CECSEL */
+#if defined(RCC_CCIPR_TIM1SEL)
+  PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_TIM1;
+#endif /* RCC_CCIPR_TIM1SEL */
+#if defined(RCC_CCIPR_TIM15SEL)
+  PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_TIM15;
+#endif /* RCC_CCIPR_TIM15SEL */
+#if defined(RCC_CCIPR_USART2SEL)
+  PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_USART2;
+#endif /* RCC_CCIPR_USART2SEL */
+#if defined(RCC_CCIPR_USART3SEL)
+  PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_USART3;
+#endif /* RCC_CCIPR_USART3SEL */
+#if defined(RCC_CCIPR_I2C2SEL)
+  PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_I2C2;
+#endif /* RCC_CCIPR_I2C2SEL */
+#if defined(RCC_CCIPR2_I2S2SEL)
+  PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_I2S2;
+#endif /* RCC_CCIPR2_I2S2SEL */
+#if defined(RCC_CCIPR2_USBSEL)
+  PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_USB;
+#endif /* RCC_CCIPR2_USBSEL */
+#if defined(RCC_CCIPR2_FDCANSEL)
+  PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_FDCAN;
+#endif /* RCC_CCIPR_FDCANSEL */
+  /* Get the USART1 clock source ---------------------------------------------*/
+  PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
+#if defined(RCC_CCIPR_USART2SEL)
+  /* Get the USART2 clock source ---------------------------------------------*/
+  PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
+#endif /* RCC_CCIPR_USART2SEL */
+#if defined(RCC_CCIPR_USART3SEL)
+  /* Get the USART3 clock source ---------------------------------------------*/
+  PeriphClkInit->Usart3ClockSelection  = __HAL_RCC_GET_USART3_SOURCE();
+#endif /* RCC_CCIPR_USART3SEL */
+#if defined(RCC_CCIPR_LPUART1SEL)
+  /* Get the LPUART1 clock source --------------------------------------------*/
+  PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
+#endif /* RCC_CCIPR_LPUART1SEL */
+#if defined(RCC_CCIPR_LPUART2SEL)
+  /* Get the LPUART2 clock source --------------------------------------------*/
+  PeriphClkInit->Lpuart2ClockSelection = __HAL_RCC_GET_LPUART2_SOURCE();
+#endif /* RCC_CCIPR_LPUART2SEL */
+  /* Get the I2C1 clock source -----------------------------------------------*/
+  PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
+#if defined(RCC_CCIPR_I2C2SEL)
+  /* Get the I2C2 clock source -----------------------------------------------*/
+  PeriphClkInit->I2c2ClockSelection    = __HAL_RCC_GET_I2C2_SOURCE();
+#endif /* RCC_CCIPR_I2C2SEL */
+#if defined(RCC_CCIPR_LPTIM1SEL)
+  /* Get the LPTIM1 clock source ---------------------------------------------*/
+  PeriphClkInit->Lptim1ClockSelection  = __HAL_RCC_GET_LPTIM1_SOURCE();
+#endif /* RCC_CCIPR_LPTIM1SEL */
+#if defined(RCC_CCIPR_LPTIM2SEL)
+  /* Get the LPTIM2 clock source ---------------------------------------------*/
+  PeriphClkInit->Lptim2ClockSelection  = __HAL_RCC_GET_LPTIM2_SOURCE();
+#endif /* RCC_CCIPR_LPTIM2SEL */
+#if defined(RCC_CCIPR_TIM1SEL)
+  /* Get the TIM1 clock source ---------------------------------------------*/
+  PeriphClkInit->Tim1ClockSelection  = __HAL_RCC_GET_TIM1_SOURCE();
+#endif /* RCC_CCIPR_TIM1SEL */
+#if defined(RCC_CCIPR_TIM15SEL)
+  /* Get the TIM15 clock source ---------------------------------------------*/
+  PeriphClkInit->Tim15ClockSelection  = __HAL_RCC_GET_TIM15_SOURCE();
+#endif /* RCC_CCIPR_TIM15SEL */
+  /* Get the RTC clock source ------------------------------------------------*/
+  PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
+#if defined(RCC_CCIPR_RNGSEL)
+  /* Get the RNG clock source ------------------------------------------------*/
+  PeriphClkInit->RngClockSelection     = __HAL_RCC_GET_RNG_SOURCE();
+#endif  /* RCC_CCIPR_RNGSEL */
+  /* Get the ADC clock source -----------------------------------------------*/
+  PeriphClkInit->AdcClockSelection     = __HAL_RCC_GET_ADC_SOURCE();
+#if defined(RCC_CCIPR_CECSEL)
+  /* Get the CEC clock source -----------------------------------------------*/
+  PeriphClkInit->CecClockSelection     = __HAL_RCC_GET_CEC_SOURCE();
+#endif  /* RCC_CCIPR_CECSEL */
+#if defined(RCC_CCIPR2_USBSEL)
+  /* Get the USB clock source -----------------------------------------------*/
+  PeriphClkInit->UsbClockSelection     = __HAL_RCC_GET_USB_SOURCE();
+#endif  /* RCC_CCIPR2_USBSEL */
+#if defined(RCC_CCIPR2_FDCANSEL)
+  /* Get the FDCAN clock source -----------------------------------------------*/
+  PeriphClkInit->FdcanClockSelection     = __HAL_RCC_GET_FDCAN_SOURCE();
+#endif  /* RCC_CCIPR2_FDCANSEL */
+  /* Get the I2S1 clock source -----------------------------------------------*/
+  PeriphClkInit->I2s1ClockSelection    = __HAL_RCC_GET_I2S1_SOURCE();
+#if defined(RCC_CCIPR2_I2S2SEL)
+  /* Get the I2S2 clock source -----------------------------------------------*/
+  PeriphClkInit->I2s2ClockSelection    = __HAL_RCC_GET_I2S2_SOURCE();
+#endif /* RCC_CCIPR2_I2S2SEL */
+}
+
+/**
+  * @brief  Return the peripheral clock frequency for peripherals with clock source from PLL
+  * @note   Return 0 if peripheral clock identifier not managed by this API
+  * @param  PeriphClk  Peripheral clock identifier
+  *         This parameter can be one of the following values:
+  *            @arg @ref RCC_PERIPHCLK_RTC     RTC peripheral clock
+  *            @arg @ref RCC_PERIPHCLK_ADC     ADC peripheral clock
+  *            @arg @ref RCC_PERIPHCLK_I2C1    I2C1 peripheral clock
+  *            @arg @ref RCC_PERIPHCLK_I2C2    I2C2 peripheral clock (1)
+  *            @arg @ref RCC_PERIPHCLK_I2S1    I2S1 peripheral clock
+  *            @arg @ref RCC_PERIPHCLK_I2S2    I2S2 peripheral clock (1)
+  *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
+  *            @arg @ref RCC_PERIPHCLK_USART2  USART2 peripheral clock (1)(2)
+  *            @arg @ref RCC_PERIPHCLK_USART3  USART3 peripheral clock (1)
+  *            @arg @ref RCC_PERIPHCLK_RNG     RNG peripheral clock    (1)
+  *            @arg @ref RCC_PERIPHCLK_TIM15   TIM15 peripheral clock  (1)(2)
+  *            @arg @ref RCC_PERIPHCLK_TIM1    TIM1 peripheral clock   (1)(2)
+  *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock (1)
+  *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock (1)
+  *            @arg @ref RCC_PERIPHCLK_LPUART1 LPUART1 peripheral clock(1)
+  *            @arg @ref RCC_PERIPHCLK_LPUART2 LPUART2 peripheral clock(1)
+  *            @arg @ref RCC_PERIPHCLK_CEC     CEC peripheral clock    (1)
+  *            @arg @ref RCC_PERIPHCLK_FDCAN    FDCAN peripheral clock (1)
+  *            @arg @ref RCC_PERIPHCLK_USB      USB peripheral clock   (1)
+  * @note   (1) Peripheral not available on all devices
+  * @note   (2) Peripheral Clock configuration not available on all devices
+  * @retval Frequency in Hz
+  */
+uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
+{
+  uint32_t frequency = 0U;
+  uint32_t srcclk;
+  uint32_t pllvco;
+  uint32_t plln;
+#if defined(RCC_CCIPR_RNGSEL)
+  uint32_t rngclk;
+  uint32_t rngdiv;
+#endif /* RCC_CCIPR_RNGSEL */
+  /* Check the parameters */
+  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
+
+  if (PeriphClk == RCC_PERIPHCLK_RTC)
+  {
+    /* Get the current RTC source */
+    srcclk = __HAL_RCC_GET_RTC_SOURCE();
+
+    /* Check if LSE is ready and if RTC clock selection is LSE */
+    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
+    {
+      frequency = LSE_VALUE;
+    }
+    /* Check if LSI is ready and if RTC clock selection is LSI */
+    else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
+    {
+      frequency = LSI_VALUE;
+    }
+    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
+    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
+    {
+      frequency = HSE_VALUE / 32U;
+    }
+    /* Clock not enabled for RTC*/
+    else
+    {
+      /* Nothing to do as frequency already initialized to 0U */
+    }
+  }
+  else
+  {
+    /* Other external peripheral clock source than RTC */
+
+    /* Compute PLL clock input */
+    if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)  /* HSI ? */
+    {
+      pllvco = HSI_VALUE;
+    }
+    else if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)  /* HSE ? */
+    {
+      pllvco = HSE_VALUE;
+    }
+    else /* No source */
+    {
+      pllvco = 0U;
+    }
+
+    /* f(PLL Source) / PLLM */
+    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
+
+    switch (PeriphClk)
+    {
+#if defined(RCC_CCIPR_RNGSEL)
+      case RCC_PERIPHCLK_RNG:
+
+        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGSEL);
+        if (srcclk == RCC_RNGCLKSOURCE_HSI_DIV8)  /* HSI_DIV8 ? */
+        {
+          rngclk = HSI_VALUE / 8U;
+        }
+        else if (srcclk == RCC_RNGCLKSOURCE_PLL) /* PLL ? */
+        {
+          /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
+          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
+          rngclk = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
+        }
+        else if (srcclk == RCC_RNGCLKSOURCE_SYSCLK) /* SYSCLK ? */
+        {
+          rngclk = HAL_RCC_GetSysClockFreq();
+        }
+        else /* No clock source */
+        {
+          rngclk = 0U;
+        }
+
+        rngdiv = (1UL << ((READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGDIV)) >> RCC_CCIPR_RNGDIV_Pos));
+        frequency = (rngclk / rngdiv);
+
+        break;
+#endif  /* RCC_CCIPR_RNGSEL */
+      case RCC_PERIPHCLK_USART1:
+        /* Get the current USART1 source */
+        srcclk = __HAL_RCC_GET_USART1_SOURCE();
+
+        if (srcclk == RCC_USART1CLKSOURCE_PCLK1)            /* PCLK1 ? */
+        {
+          frequency = HAL_RCC_GetPCLK1Freq();
+        }
+        else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)     /* SYSCLK ? */
+        {
+          frequency = HAL_RCC_GetSysClockFreq();
+        }
+        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
+        {
+          frequency = HSI_VALUE;
+        }
+        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
+        {
+          frequency = LSE_VALUE;
+        }
+        /* Clock not enabled for USART1 */
+        else
+        {
+          /* Nothing to do as frequency already initialized to 0U */
+        }
+        break;
+#if defined(RCC_CCIPR_USART2SEL)
+      case RCC_PERIPHCLK_USART2:
+        /* Get the current USART2 source */
+        srcclk = __HAL_RCC_GET_USART2_SOURCE();
+
+        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
+        {
+          frequency = HAL_RCC_GetPCLK1Freq();
+        }
+        else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
+        {
+          frequency = HAL_RCC_GetSysClockFreq();
+        }
+        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
+        {
+          frequency = HSI_VALUE;
+        }
+        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
+        {
+          frequency = LSE_VALUE;
+        }
+        /* Clock not enabled for USART2 */
+        else
+        {
+          /* Nothing to do as frequency already initialized to 0U */
+        }
+        break;
+#endif /* RCC_CCIPR_USART2SEL */
+
+#if defined(RCC_CCIPR_USART3SEL)
+      case RCC_PERIPHCLK_USART3:
+        /* Get the current USART3 source */
+        srcclk = __HAL_RCC_GET_USART3_SOURCE();
+
+        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
+        {
+          frequency = HAL_RCC_GetPCLK1Freq();
+        }
+        else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
+        {
+          frequency = HAL_RCC_GetSysClockFreq();
+        }
+        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
+        {
+          frequency = HSI_VALUE;
+        }
+        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
+        {
+          frequency = LSE_VALUE;
+        }
+        /* Clock not enabled for USART3 */
+        else
+        {
+          /* Nothing to do as frequency already initialized to 0U */
+        }
+        break;
+#endif /* RCC_CCIPR_USART3SEL */
+
+#if defined(RCC_CCIPR_CECSEL)
+      case RCC_PERIPHCLK_CEC:
+        /* Get the current CEC source */
+        srcclk = __HAL_RCC_GET_CEC_SOURCE();
+
+        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_CECCLKSOURCE_HSI_DIV488))
+        {
+          frequency = (HSI_VALUE / 488U);
+        }
+        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
+        {
+          frequency = LSE_VALUE;
+        }
+        /* Clock not enabled for CEC */
+        else
+        {
+          /* Nothing to do as frequency already initialized to 0U */
+        }
+        break;
+#endif /* RCC_CCIPR_CECSEL */
+
+#if defined(RCC_CCIPR_LPUART1SEL)
+      case RCC_PERIPHCLK_LPUART1:
+        /* Get the current LPUART1 source */
+        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
+
+        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
+        {
+          frequency = HAL_RCC_GetPCLK1Freq();
+        }
+        else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
+        {
+          frequency = HAL_RCC_GetSysClockFreq();
+        }
+        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
+        {
+          frequency = HSI_VALUE;
+        }
+        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
+        {
+          frequency = LSE_VALUE;
+        }
+        /* Clock not enabled for LPUART1 */
+        else
+        {
+          /* Nothing to do as frequency already initialized to 0U */
+        }
+        break;
+#endif /* RCC_CCIPR_LPUART1SEL */
+
+#if defined(RCC_CCIPR_LPUART2SEL)
+      case RCC_PERIPHCLK_LPUART2:
+        /* Get the current LPUART2 source */
+        srcclk = __HAL_RCC_GET_LPUART2_SOURCE();
+
+        if (srcclk == RCC_LPUART2CLKSOURCE_PCLK1)
+        {
+          frequency = HAL_RCC_GetPCLK1Freq();
+        }
+        else if (srcclk == RCC_LPUART2CLKSOURCE_SYSCLK)
+        {
+          frequency = HAL_RCC_GetSysClockFreq();
+        }
+        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART2CLKSOURCE_HSI))
+        {
+          frequency = HSI_VALUE;
+        }
+        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART2CLKSOURCE_LSE))
+        {
+          frequency = LSE_VALUE;
+        }
+        /* Clock not enabled for LPUART2 */
+        else
+        {
+          /* Nothing to do as frequency already initialized to 0U */
+        }
+        break;
+#endif /* RCC_CCIPR_LPUART2SEL */
+
+      case RCC_PERIPHCLK_ADC:
+
+        srcclk = __HAL_RCC_GET_ADC_SOURCE();
+
+        if (srcclk == RCC_ADCCLKSOURCE_SYSCLK)
+        {
+          frequency = HAL_RCC_GetSysClockFreq();
+        }
+        else if (srcclk == RCC_ADCCLKSOURCE_HSI)
+        {
+          frequency = HSI_VALUE;
+        }
+        else if (srcclk == RCC_ADCCLKSOURCE_PLLADC)
+        {
+          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
+          {
+            /* f(PLLP) = f(VCO input) * PLLN / PLLP */
+            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
+            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
+          }
+        }
+        /* Clock not enabled for ADC */
+        else
+        {
+          /* Nothing to do as frequency already initialized to 0U */
+        }
+        break;
+
+      case RCC_PERIPHCLK_I2C1:
+        /* Get the current I2C1 source */
+        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
+
+        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
+        {
+          frequency = HAL_RCC_GetPCLK1Freq();
+        }
+        else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
+        {
+          frequency = HAL_RCC_GetSysClockFreq();
+        }
+        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
+        {
+          frequency = HSI_VALUE;
+        }
+        /* Clock not enabled for I2C1 */
+        else
+        {
+          /* Nothing to do as frequency already initialized to 0U */
+        }
+        break;
+
+#if defined(RCC_CCIPR_I2C2SEL)
+      case RCC_PERIPHCLK_I2C2:
+        /* Get the current I2C2 source */
+        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
+
+        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
+        {
+          frequency = HAL_RCC_GetPCLK1Freq();
+        }
+        else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
+        {
+          frequency = HAL_RCC_GetSysClockFreq();
+        }
+        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
+        {
+          frequency = HSI_VALUE;
+        }
+        /* Clock not enabled for I2C2 */
+        else
+        {
+          /* Nothing to do as frequency already initialized to 0U */
+        }
+        break;
+#endif /* RCC_CCIPR_I2C2SEL */
+
+      case RCC_PERIPHCLK_I2S1:
+        /* Get the current I2S1 source */
+        srcclk = __HAL_RCC_GET_I2S1_SOURCE();
+
+        if (srcclk == RCC_I2S1CLKSOURCE_PLL)
+        {
+          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
+          {
+            /* f(PLLP) = f(VCO input) * PLLN / PLLP */
+            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
+            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
+          }
+        }
+        else if (srcclk == RCC_I2S1CLKSOURCE_SYSCLK)
+        {
+          frequency = HAL_RCC_GetSysClockFreq();
+        }
+        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2S1CLKSOURCE_HSI))
+        {
+          frequency = HSI_VALUE;
+        }
+        else if (srcclk == RCC_I2S1CLKSOURCE_EXT)
+        {
+          /* External clock used.*/
+          frequency = EXTERNAL_I2S1_CLOCK_VALUE;
+        }
+        /* Clock not enabled for I2S1 */
+        else
+        {
+          /* Nothing to do as frequency already initialized to 0U */
+        }
+        break;
+
+#if defined(RCC_CCIPR2_I2S2SEL)
+      case RCC_PERIPHCLK_I2S2:
+        /* Get the current I2S2 source */
+        srcclk = __HAL_RCC_GET_I2S2_SOURCE();
+
+        if (srcclk == RCC_I2S2CLKSOURCE_PLL)
+        {
+          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
+          {
+            /* f(PLLP) = f(VCO input) * PLLN / PLLP */
+            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
+            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
+          }
+        }
+        else if (srcclk == RCC_I2S2CLKSOURCE_SYSCLK)
+        {
+          frequency = HAL_RCC_GetSysClockFreq();
+        }
+        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2S2CLKSOURCE_HSI))
+        {
+          frequency = HSI_VALUE;
+        }
+        else if (srcclk == RCC_I2S2CLKSOURCE_EXT)
+        {
+          /* External clock used.*/
+          frequency = EXTERNAL_I2S2_CLOCK_VALUE;
+        }
+        /* Clock not enabled for I2S2 */
+        else
+        {
+          /* Nothing to do as frequency already initialized to 0U */
+        }
+        break;
+#endif /* RCC_CCIPR2_I2S2SEL */
+
+#if defined(RCC_CCIPR_LPTIM1SEL)
+      case RCC_PERIPHCLK_LPTIM1:
+        /* Get the current LPTIM1 source */
+        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
+
+        if (srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
+        {
+          frequency = HAL_RCC_GetPCLK1Freq();
+        }
+        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
+        {
+          frequency = LSI_VALUE;
+        }
+        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
+        {
+          frequency = HSI_VALUE;
+        }
+        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
+        {
+          frequency = LSE_VALUE;
+        }
+        /* Clock not enabled for LPTIM1 */
+        else
+        {
+          /* Nothing to do as frequency already initialized to 0U */
+        }
+        break;
+#endif /* RCC_CCIPR_LPTIM1SEL */
+
+#if defined(RCC_CCIPR_LPTIM2SEL)
+      case RCC_PERIPHCLK_LPTIM2:
+        /* Get the current LPTIM2 source */
+        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
+
+        if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
+        {
+          frequency = HAL_RCC_GetPCLK1Freq();
+        }
+        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
+        {
+          frequency = LSI_VALUE;
+        }
+        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
+        {
+          frequency = HSI_VALUE;
+        }
+        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
+        {
+          frequency = LSE_VALUE;
+        }
+        /* Clock not enabled for LPTIM2 */
+        else
+        {
+          /* Nothing to do as frequency already initialized to 0U */
+        }
+        break;
+#endif /* RCC_CCIPR_LPTIM2SEL */
+
+#if defined(RCC_CCIPR_TIM1SEL)
+      case RCC_PERIPHCLK_TIM1:
+
+        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM1SEL);
+
+        if (srcclk == RCC_TIM1CLKSOURCE_PLL) /* PLL ? */
+        {
+          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
+          {
+            /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
+            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
+            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
+          }
+        }
+        else if (srcclk == RCC_TIM1CLKSOURCE_PCLK1) /* PCLK1 ? */
+        {
+          frequency = HAL_RCC_GetPCLK1Freq();
+        }
+        else /* No clock source */
+        {
+          /* Nothing to do as frequency already initialized to 0U */
+        }
+        break;
+#endif /* RCC_CCIPR_TIM1SEL */
+
+#if defined(RCC_CCIPR_TIM15SEL)
+      case RCC_PERIPHCLK_TIM15:
+
+        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM15SEL);
+
+        if (srcclk == RCC_TIM15CLKSOURCE_PLL) /* PLL ? */
+        {
+          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
+          {
+            /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
+            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
+            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
+          }
+        }
+        else if (srcclk == RCC_TIM15CLKSOURCE_PCLK1) /* PCLK1 ? */
+        {
+          frequency = HAL_RCC_GetPCLK1Freq();
+        }
+        else /* No clock source */
+        {
+          /* Nothing to do as frequency already initialized to 0U */
+        }
+        break;
+#endif /* RCC_CCIPR_TIM15SEL */
+
+#if defined(RCC_CCIPR2_USBSEL)
+      case RCC_PERIPHCLK_USB:
+
+        srcclk = READ_BIT(RCC->CCIPR2, RCC_CCIPR2_USBSEL);
+
+        if (srcclk == RCC_USBCLKSOURCE_PLL) /* PLL ? */
+        {
+          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
+          {
+            /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
+            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
+            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
+          }
+        }
+#if defined(RCC_HSI48_SUPPORT)
+        else if (srcclk == RCC_USBCLKSOURCE_HSI48) /* HSI48 ? */
+        {
+          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
+          {
+            frequency = HSI48_VALUE;
+          }
+        }
+#endif /* RCC_HSI48_SUPPORT */
+        else if (srcclk == RCC_USBCLKSOURCE_HSE)
+        {
+          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_USBCLKSOURCE_HSE))
+          {
+            frequency = HSE_VALUE;
+          }
+        }
+        else /* No clock source */
+        {
+          /* Nothing to do as frequency already initialized to 0U */
+        }
+        break;
+#endif /* RCC_CCIPR2_USBSEL */
+
+#if defined(RCC_CCIPR2_FDCANSEL)
+      case RCC_PERIPHCLK_FDCAN:
+
+        srcclk = READ_BIT(RCC->CCIPR2, RCC_CCIPR2_FDCANSEL);
+
+        if (srcclk == RCC_FDCANCLKSOURCE_PLL) /* PLL ? */
+        {
+          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
+          {
+            /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
+            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
+            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
+          }
+        }
+        else if (srcclk == RCC_FDCANCLKSOURCE_PCLK1) /* PCLK1 ? */
+        {
+          frequency = HAL_RCC_GetPCLK1Freq();
+        }
+        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
+        {
+          frequency = HSE_VALUE;
+        }
+        else /* No clock source */
+        {
+          /* Nothing to do as frequency already initialized to 0U */
+        }
+        break;
+#endif /* RCC_CCIPR2_FDCANSEL */
+
+      default:
+        break;
+    }
+  }
+
+  return (frequency);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_Exported_Functions_Group2 Extended Clock management functions
+  *  @brief  Extended Clock management functions
+  *
+@verbatim
+ ===============================================================================
+                ##### Extended clock management functions  #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to control the
+    activation or deactivation of LSE CSS, Low speed clock output and
+    clock after wake-up from STOP mode.
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Select the Low Speed clock source to output on LSCO pin (PA2).
+  * @param  LSCOSource  specifies the Low Speed clock source to output.
+  *          This parameter can be one of the following values:
+  *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
+  *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
+  * @retval None
+  */
+void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
+{
+  GPIO_InitTypeDef GPIO_InitStruct;
+  FlagStatus       pwrclkchanged = RESET;
+  FlagStatus       backupchanged = RESET;
+
+  /* Check the parameters */
+  assert_param(IS_RCC_LSCOSOURCE(LSCOSource));
+
+  /* LSCO Pin Clock Enable */
+  LSCO_CLK_ENABLE();
+
+  /* Configure the LSCO pin in analog mode */
+  GPIO_InitStruct.Pin = LSCO_PIN;
+  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
+  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
+  HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
+
+  /* Update LSCOSEL clock source in Backup Domain control register */
+  if (__HAL_RCC_PWR_IS_CLK_DISABLED())
+  {
+    __HAL_RCC_PWR_CLK_ENABLE();
+    pwrclkchanged = SET;
+  }
+  if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
+  {
+    HAL_PWR_EnableBkUpAccess();
+    backupchanged = SET;
+  }
+
+  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
+
+  if (backupchanged == SET)
+  {
+    HAL_PWR_DisableBkUpAccess();
+  }
+  if (pwrclkchanged == SET)
+  {
+    __HAL_RCC_PWR_CLK_DISABLE();
+  }
+}
+
+/**
+  * @brief  Disable the Low Speed clock output.
+  * @retval None
+  */
+void HAL_RCCEx_DisableLSCO(void)
+{
+  FlagStatus       pwrclkchanged = RESET;
+  FlagStatus       backupchanged = RESET;
+
+  /* Update LSCOEN bit in Backup Domain control register */
+  if (__HAL_RCC_PWR_IS_CLK_DISABLED())
+  {
+    __HAL_RCC_PWR_CLK_ENABLE();
+    pwrclkchanged = SET;
+  }
+  if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
+  {
+    /* Enable access to the backup domain */
+    HAL_PWR_EnableBkUpAccess();
+    backupchanged = SET;
+  }
+
+  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
+
+  /* Restore previous configuration */
+  if (backupchanged == SET)
+  {
+    /* Disable access to the backup domain */
+    HAL_PWR_DisableBkUpAccess();
+  }
+  if (pwrclkchanged == SET)
+  {
+    __HAL_RCC_PWR_CLK_DISABLE();
+  }
+}
+
+/**
+  * @}
+  */
+
+#if defined(CRS)
+
+/** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions
+  * @brief  Extended Clock Recovery System Control functions
+  *
+@verbatim
+ ===============================================================================
+                ##### Extended Clock Recovery System Control functions  #####
+ ===============================================================================
+    [..]
+      For devices with Clock Recovery System feature (CRS), RCC Extension HAL driver can be used as follows:
+
+      (#) In System clock config, HSI48 needs to be enabled
+
+      (#) Enable CRS clock in IP MSP init which will use CRS functions
+
+      (#) Call CRS functions as follows:
+          (##) Prepare synchronization configuration necessary for HSI48 calibration
+              (+++) Default values can be set for frequency Error Measurement (reload and error limit)
+                        and also HSI48 oscillator smooth trimming.
+              (+++) Macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate
+                        directly reload value with target and sychronization frequencies values
+          (##) Call function HAL_RCCEx_CRSConfig which
+              (+++) Resets CRS registers to their default values.
+              (+++) Configures CRS registers with synchronization configuration
+              (+++) Enables automatic calibration and frequency error counter feature
+           Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the
+           periodic USB SOF will not be generated by the host. No SYNC signal will therefore be
+           provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock
+           precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs
+           should be used as SYNC signal.
+
+          (##) A polling function is provided to wait for complete synchronization
+              (+++) Call function HAL_RCCEx_CRSWaitSynchronization()
+              (+++) According to CRS status, user can decide to adjust again the calibration or continue
+                        application if synchronization is OK
+
+      (#) User can retrieve information related to synchronization in calling function
+            HAL_RCCEx_CRSGetSynchronizationInfo()
+
+      (#) Regarding synchronization status and synchronization information, user can try a new calibration
+           in changing synchronization configuration and call again HAL_RCCEx_CRSConfig.
+           Note: When the SYNC event is detected during the downcounting phase (before reaching the zero value),
+           it means that the actual frequency is lower than the target (and so, that the TRIM value should be
+           incremented), while when it is detected during the upcounting phase it means that the actual frequency
+           is higher (and that the TRIM value should be decremented).
+
+      (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interrupts will go
+          through CRS Handler (CRS_IRQn/CRS_IRQHandler)
+              (++) Call function HAL_RCCEx_CRSConfig()
+              (++) Enable CRS_IRQn (thanks to NVIC functions)
+              (++) Enable CRS interrupt (__HAL_RCC_CRS_ENABLE_IT)
+              (++) Implement CRS status management in the following user callbacks called from
+                   HAL_RCCEx_CRS_IRQHandler():
+                   (+++) HAL_RCCEx_CRS_SyncOkCallback()
+                   (+++) HAL_RCCEx_CRS_SyncWarnCallback()
+                   (+++) HAL_RCCEx_CRS_ExpectedSyncCallback()
+                   (+++) HAL_RCCEx_CRS_ErrorCallback()
+
+      (#) To force a SYNC EVENT, user can use the function HAL_RCCEx_CRSSoftwareSynchronizationGenerate().
+          This function can be called before calling HAL_RCCEx_CRSConfig (for instance in Systick handler)
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Start automatic synchronization for polling mode
+  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
+  * @retval None
+  */
+void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
+{
+  uint32_t value;  /* no init needed */
+
+  /* Check the parameters */
+  assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler));
+  assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source));
+  assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity));
+  assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue));
+  assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue));
+  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));
+
+  /* CONFIGURATION */
+
+  /* Before configuration, reset CRS registers to their default values*/
+  __HAL_RCC_CRS_FORCE_RESET();
+  __HAL_RCC_CRS_RELEASE_RESET();
+
+  /* Set the SYNCDIV[2:0] bits according to Prescaler value */
+  /* Set the SYNCSRC[1:0] bits according to Source value */
+  /* Set the SYNCSPOL bit according to Polarity value */
+  value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
+  /* Set the RELOAD[15:0] bits according to ReloadValue value */
+  value |= pInit->ReloadValue;
+  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
+  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
+  WRITE_REG(CRS->CFGR, value);
+
+  /* Adjust HSI48 oscillator smooth trimming */
+  /* Set the TRIM[6:0] bits according to RCC_CRS_HSI48CalibrationValue value */
+  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
+
+  /* START AUTOMATIC SYNCHRONIZATION*/
+
+  /* Enable Automatic trimming & Frequency error counter */
+  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
+}
+
+/**
+  * @brief  Generate the software synchronization event
+  * @retval None
+  */
+void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
+{
+  SET_BIT(CRS->CR, CRS_CR_SWSYNC);
+}
+
+/**
+  * @brief  Return synchronization info
+  * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure
+  * @retval None
+  */
+void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
+{
+  /* Check the parameter */
+  assert_param(pSynchroInfo != (void *)NULL);
+
+  /* Get the reload value */
+  pSynchroInfo->ReloadValue = (READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
+
+  /* Get HSI48 oscillator smooth trimming */
+  pSynchroInfo->HSI48CalibrationValue = (READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Pos);
+
+  /* Get Frequency error capture */
+  pSynchroInfo->FreqErrorCapture = (READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Pos);
+
+  /* Get Frequency error direction */
+  pSynchroInfo->FreqErrorDirection = (READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
+}
+
+/**
+  * @brief Wait for CRS Synchronization status.
+  * @param Timeout  Duration of the timeout
+  * @note  Timeout is based on the maximum time to receive a SYNC event based on synchronization
+  *        frequency.
+  * @note    If Timeout set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned.
+  * @retval Combination of Synchronization status
+  *          This parameter can be a combination of the following values:
+  *            @arg @ref RCC_CRS_TIMEOUT
+  *            @arg @ref RCC_CRS_SYNCOK
+  *            @arg @ref RCC_CRS_SYNCWARN
+  *            @arg @ref RCC_CRS_SYNCERR
+  *            @arg @ref RCC_CRS_SYNCMISS
+  *            @arg @ref RCC_CRS_TRIMOVF
+  */
+uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
+{
+  uint32_t crsstatus = RCC_CRS_NONE;
+  uint32_t tickstart;
+
+  /* Get timeout */
+  tickstart = HAL_GetTick();
+
+  /* Wait for CRS flag or timeout detection */
+  do
+  {
+    if (Timeout != HAL_MAX_DELAY)
+    {
+      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
+      {
+        crsstatus = RCC_CRS_TIMEOUT;
+      }
+    }
+    /* Check CRS SYNCOK flag  */
+    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
+    {
+      /* CRS SYNC event OK */
+      crsstatus |= RCC_CRS_SYNCOK;
+
+      /* Clear CRS SYNC event OK bit */
+      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
+    }
+
+    /* Check CRS SYNCWARN flag  */
+    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
+    {
+      /* CRS SYNC warning */
+      crsstatus |= RCC_CRS_SYNCWARN;
+
+      /* Clear CRS SYNCWARN bit */
+      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
+    }
+
+    /* Check CRS TRIM overflow flag  */
+    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
+    {
+      /* CRS SYNC Error */
+      crsstatus |= RCC_CRS_TRIMOVF;
+
+      /* Clear CRS Error bit */
+      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
+    }
+
+    /* Check CRS Error flag  */
+    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
+    {
+      /* CRS SYNC Error */
+      crsstatus |= RCC_CRS_SYNCERR;
+
+      /* Clear CRS Error bit */
+      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
+    }
+
+    /* Check CRS SYNC Missed flag  */
+    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
+    {
+      /* CRS SYNC Missed */
+      crsstatus |= RCC_CRS_SYNCMISS;
+
+      /* Clear CRS SYNC Missed bit */
+      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
+    }
+
+    /* Check CRS Expected SYNC flag  */
+    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
+    {
+      /* frequency error counter reached a zero value */
+      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
+    }
+  } while (RCC_CRS_NONE == crsstatus);
+
+  return crsstatus;
+}
+
+/**
+  * @brief Handle the Clock Recovery System interrupt request.
+  * @retval None
+  */
+void HAL_RCCEx_CRS_IRQHandler(void)
+{
+  uint32_t crserror = RCC_CRS_NONE;
+  /* Get current IT flags and IT sources values */
+  uint32_t itflags = READ_REG(CRS->ISR);
+  uint32_t itsources = READ_REG(CRS->CR);
+
+  /* Check CRS SYNCOK flag  */
+  if (((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
+  {
+    /* Clear CRS SYNC event OK flag */
+    WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
+
+    /* user callback */
+    HAL_RCCEx_CRS_SyncOkCallback();
+  }
+  /* Check CRS SYNCWARN flag  */
+  else if (((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
+  {
+    /* Clear CRS SYNCWARN flag */
+    WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
+
+    /* user callback */
+    HAL_RCCEx_CRS_SyncWarnCallback();
+  }
+  /* Check CRS Expected SYNC flag  */
+  else if (((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
+  {
+    /* frequency error counter reached a zero value */
+    WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
+
+    /* user callback */
+    HAL_RCCEx_CRS_ExpectedSyncCallback();
+  }
+  /* Check CRS Error flags  */
+  else
+  {
+    if (((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
+    {
+      if ((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)
+      {
+        crserror |= RCC_CRS_SYNCERR;
+      }
+      if ((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
+      {
+        crserror |= RCC_CRS_SYNCMISS;
+      }
+      if ((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
+      {
+        crserror |= RCC_CRS_TRIMOVF;
+      }
+
+      /* Clear CRS Error flags */
+      WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
+
+      /* user error callback */
+      HAL_RCCEx_CRS_ErrorCallback(crserror);
+    }
+  }
+}
+
+/**
+  * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
+  * @retval none
+  */
+__weak void HAL_RCCEx_CRS_SyncOkCallback(void)
+{
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
+   */
+}
+
+/**
+  * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
+  * @retval none
+  */
+__weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
+{
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
+   */
+}
+
+/**
+  * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
+  * @retval none
+  */
+__weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
+{
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
+   */
+}
+
+/**
+  * @brief  RCCEx Clock Recovery System Error interrupt callback.
+  * @param  Error Combination of Error status.
+  *         This parameter can be a combination of the following values:
+  *           @arg @ref RCC_CRS_SYNCERR
+  *           @arg @ref RCC_CRS_SYNCMISS
+  *           @arg @ref RCC_CRS_TRIMOVF
+  * @retval none
+  */
+__weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(Error);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
+   */
+}
+
+/**
+  * @}
+  */
+
+#endif /* CRS */
+
+/**
+  * @}
+  */
+
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_RCC_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rng.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rng.c
new file mode 100644
index 0000000..734fe8c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rng.c
@@ -0,0 +1,840 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_rng.c
+  * @author  MCD Application Team
+  * @brief   RNG HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Random Number Generator (RNG) peripheral:
+  *           + Initialization and configuration functions
+  *           + Peripheral Control functions
+  *           + Peripheral State functions
+  *
+  @verbatim
+  ==============================================================================
+                     ##### How to use this driver #####
+  ==============================================================================
+  [..]
+      The RNG HAL driver can be used as follows:
+
+      (#) Enable the RNG controller clock using __HAL_RCC_RNG_CLK_ENABLE() macro
+          in HAL_RNG_MspInit().
+      (#) Activate the RNG peripheral using HAL_RNG_Init() function.
+      (#) Wait until the 32 bit Random Number Generator contains a valid
+          random data using (polling/interrupt) mode.
+      (#) Get the 32 bit random number using HAL_RNG_GenerateRandomNumber() function.
+
+    ##### Callback registration #####
+    ==================================
+
+    [..]
+    The compilation define USE_HAL_RNG_REGISTER_CALLBACKS when set to 1
+    allows the user to configure dynamically the driver callbacks.
+
+    [..]
+    Use Function @ref HAL_RNG_RegisterCallback() to register a user callback.
+    Function @ref HAL_RNG_RegisterCallback() allows to register following callbacks:
+    (+) ErrorCallback             : RNG Error Callback.
+    (+) MspInitCallback           : RNG MspInit.
+    (+) MspDeInitCallback         : RNG MspDeInit.
+    This function takes as parameters the HAL peripheral handle, the Callback ID
+    and a pointer to the user callback function.
+
+    [..]
+    Use function @ref HAL_RNG_UnRegisterCallback() to reset a callback to the default
+    weak (surcharged) function.
+    @ref HAL_RNG_UnRegisterCallback() takes as parameters the HAL peripheral handle,
+    and the Callback ID.
+    This function allows to reset following callbacks:
+    (+) ErrorCallback             : RNG Error Callback.
+    (+) MspInitCallback           : RNG MspInit.
+    (+) MspDeInitCallback         : RNG MspDeInit.
+
+    [..]
+    For specific callback ReadyDataCallback, use dedicated register callbacks:
+    respectively @ref HAL_RNG_RegisterReadyDataCallback() , @ref HAL_RNG_UnRegisterReadyDataCallback().
+
+    [..]
+    By default, after the @ref HAL_RNG_Init() and when the state is HAL_RNG_STATE_RESET
+    all callbacks are set to the corresponding weak (surcharged) functions:
+    example @ref HAL_RNG_ErrorCallback().
+    Exception done for MspInit and MspDeInit functions that are respectively
+    reset to the legacy weak (surcharged) functions in the @ref HAL_RNG_Init()
+    and @ref HAL_RNG_DeInit() only when these callbacks are null (not registered beforehand).
+    If not, MspInit or MspDeInit are not null, the @ref HAL_RNG_Init() and @ref HAL_RNG_DeInit()
+    keep and use the user MspInit/MspDeInit callbacks (registered beforehand).
+
+    [..]
+    Callbacks can be registered/unregistered in HAL_RNG_STATE_READY state only.
+    Exception done MspInit/MspDeInit that can be registered/unregistered
+    in HAL_RNG_STATE_READY or HAL_RNG_STATE_RESET state, thus registered (user)
+    MspInit/DeInit callbacks can be used during the Init/DeInit.
+    In that case first register the MspInit/MspDeInit user callbacks
+    using @ref HAL_RNG_RegisterCallback() before calling @ref HAL_RNG_DeInit()
+    or @ref HAL_RNG_Init() function.
+
+    [..]
+    When The compilation define USE_HAL_RNG_REGISTER_CALLBACKS is set to 0 or
+    not defined, the callback registration feature is not available
+    and weak (surcharged) callbacks are used.
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+#if defined (RNG)
+
+/** @addtogroup RNG
+  * @brief RNG HAL module driver.
+  * @{
+  */
+
+#ifdef HAL_RNG_MODULE_ENABLED
+
+/* Private types -------------------------------------------------------------*/
+/* Private defines -----------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup RNG_Private_Constants RNG Private Constants
+  * @{
+  */
+#define RNG_TIMEOUT_VALUE     2U
+/**
+  * @}
+  */
+/* Private macros ------------------------------------------------------------*/
+/* Private functions prototypes ----------------------------------------------*/
+/* Private functions ---------------------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+
+/** @addtogroup RNG_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup RNG_Exported_Functions_Group1
+  *  @brief   Initialization and configuration functions
+  *
+@verbatim
+ ===============================================================================
+          ##### Initialization and configuration functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Initialize the RNG according to the specified parameters
+          in the RNG_InitTypeDef and create the associated handle
+      (+) DeInitialize the RNG peripheral
+      (+) Initialize the RNG MSP
+      (+) DeInitialize RNG MSP
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Initializes the RNG peripheral and creates the associated handle.
+  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
+  *                the configuration information for RNG.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
+{
+  /* Check the RNG handle allocation */
+  if (hrng == NULL)
+  {
+    return HAL_ERROR;
+  }
+  /* Check the parameters */
+  assert_param(IS_RNG_ALL_INSTANCE(hrng->Instance));
+  assert_param(IS_RNG_CED(hrng->Init.ClockErrorDetection));
+
+#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
+  if (hrng->State == HAL_RNG_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    hrng->Lock = HAL_UNLOCKED;
+
+    hrng->ReadyDataCallback  = HAL_RNG_ReadyDataCallback;  /* Legacy weak ReadyDataCallback  */
+    hrng->ErrorCallback      = HAL_RNG_ErrorCallback;      /* Legacy weak ErrorCallback      */
+
+    if (hrng->MspInitCallback == NULL)
+    {
+      hrng->MspInitCallback = HAL_RNG_MspInit; /* Legacy weak MspInit  */
+    }
+
+    /* Init the low level hardware */
+    hrng->MspInitCallback(hrng);
+  }
+#else
+  if (hrng->State == HAL_RNG_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    hrng->Lock = HAL_UNLOCKED;
+
+    /* Init the low level hardware */
+    HAL_RNG_MspInit(hrng);
+  }
+#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
+
+  /* Change RNG peripheral state */
+  hrng->State = HAL_RNG_STATE_BUSY;
+
+  /* Clock Error Detection Configuration */
+  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
+
+  /* Enable the RNG Peripheral */
+  __HAL_RNG_ENABLE(hrng);
+
+  /* Initialize the RNG state */
+  hrng->State = HAL_RNG_STATE_READY;
+
+  /* Initialise the error code */
+  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  DeInitializes the RNG peripheral.
+  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
+  *                the configuration information for RNG.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RNG_DeInit(RNG_HandleTypeDef *hrng)
+{
+  /* Check the RNG handle allocation */
+  if (hrng == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Clear Clock Error Detection bit */
+  CLEAR_BIT(hrng->Instance->CR, RNG_CR_CED);
+  /* Disable the RNG Peripheral */
+  CLEAR_BIT(hrng->Instance->CR, RNG_CR_IE | RNG_CR_RNGEN);
+
+  /* Clear RNG interrupt status flags */
+  CLEAR_BIT(hrng->Instance->SR, RNG_SR_CEIS | RNG_SR_SEIS);
+
+#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
+  if (hrng->MspDeInitCallback == NULL)
+  {
+    hrng->MspDeInitCallback = HAL_RNG_MspDeInit; /* Legacy weak MspDeInit  */
+  }
+
+  /* DeInit the low level hardware */
+  hrng->MspDeInitCallback(hrng);
+#else
+  /* DeInit the low level hardware */
+  HAL_RNG_MspDeInit(hrng);
+#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
+
+  /* Update the RNG state */
+  hrng->State = HAL_RNG_STATE_RESET;
+
+  /* Initialise the error code */
+  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
+
+  /* Release Lock */
+  __HAL_UNLOCK(hrng);
+
+  /* Return the function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the RNG MSP.
+  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
+  *                the configuration information for RNG.
+  * @retval None
+  */
+__weak void HAL_RNG_MspInit(RNG_HandleTypeDef *hrng)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hrng);
+  /* NOTE : This function should not be modified. When the callback is needed,
+            function HAL_RNG_MspInit must be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  DeInitializes the RNG MSP.
+  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
+  *                the configuration information for RNG.
+  * @retval None
+  */
+__weak void HAL_RNG_MspDeInit(RNG_HandleTypeDef *hrng)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hrng);
+  /* NOTE : This function should not be modified. When the callback is needed,
+            function HAL_RNG_MspDeInit must be implemented in the user file.
+   */
+}
+
+#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Register a User RNG Callback
+  *         To be used instead of the weak predefined callback
+  * @param  hrng RNG handle
+  * @param  CallbackID ID of the callback to be registered
+  *         This parameter can be one of the following values:
+  *          @arg @ref HAL_RNG_ERROR_CB_ID Error callback ID
+  *          @arg @ref HAL_RNG_MSPINIT_CB_ID MspInit callback ID
+  *          @arg @ref HAL_RNG_MSPDEINIT_CB_ID MspDeInit callback ID
+  * @param  pCallback pointer to the Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RNG_RegisterCallback(RNG_HandleTypeDef *hrng, HAL_RNG_CallbackIDTypeDef CallbackID,
+                                           pRNG_CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hrng->ErrorCode = HAL_RNG_ERROR_INVALID_CALLBACK;
+    return HAL_ERROR;
+  }
+  /* Process locked */
+  __HAL_LOCK(hrng);
+
+  if (HAL_RNG_STATE_READY == hrng->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_RNG_ERROR_CB_ID :
+        hrng->ErrorCallback = pCallback;
+        break;
+
+      case HAL_RNG_MSPINIT_CB_ID :
+        hrng->MspInitCallback = pCallback;
+        break;
+
+      case HAL_RNG_MSPDEINIT_CB_ID :
+        hrng->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hrng->ErrorCode = HAL_RNG_ERROR_INVALID_CALLBACK;
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (HAL_RNG_STATE_RESET == hrng->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_RNG_MSPINIT_CB_ID :
+        hrng->MspInitCallback = pCallback;
+        break;
+
+      case HAL_RNG_MSPDEINIT_CB_ID :
+        hrng->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hrng->ErrorCode = HAL_RNG_ERROR_INVALID_CALLBACK;
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hrng->ErrorCode = HAL_RNG_ERROR_INVALID_CALLBACK;
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hrng);
+  return status;
+}
+
+/**
+  * @brief  Unregister an RNG Callback
+  *         RNG callabck is redirected to the weak predefined callback
+  * @param  hrng RNG handle
+  * @param  CallbackID ID of the callback to be unregistered
+  *         This parameter can be one of the following values:
+  *          @arg @ref HAL_RNG_ERROR_CB_ID Error callback ID
+  *          @arg @ref HAL_RNG_MSPINIT_CB_ID MspInit callback ID
+  *          @arg @ref HAL_RNG_MSPDEINIT_CB_ID MspDeInit callback ID
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RNG_UnRegisterCallback(RNG_HandleTypeDef *hrng, HAL_RNG_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hrng);
+
+  if (HAL_RNG_STATE_READY == hrng->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_RNG_ERROR_CB_ID :
+        hrng->ErrorCallback = HAL_RNG_ErrorCallback;          /* Legacy weak ErrorCallback  */
+        break;
+
+      case HAL_RNG_MSPINIT_CB_ID :
+        hrng->MspInitCallback = HAL_RNG_MspInit;              /* Legacy weak MspInit  */
+        break;
+
+      case HAL_RNG_MSPDEINIT_CB_ID :
+        hrng->MspDeInitCallback = HAL_RNG_MspDeInit;          /* Legacy weak MspDeInit  */
+        break;
+
+      default :
+        /* Update the error code */
+        hrng->ErrorCode = HAL_RNG_ERROR_INVALID_CALLBACK;
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (HAL_RNG_STATE_RESET == hrng->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_RNG_MSPINIT_CB_ID :
+        hrng->MspInitCallback = HAL_RNG_MspInit;              /* Legacy weak MspInit  */
+        break;
+
+      case HAL_RNG_MSPDEINIT_CB_ID :
+        hrng->MspDeInitCallback = HAL_RNG_MspDeInit;          /* Legacy weak MspInit  */
+        break;
+
+      default :
+        /* Update the error code */
+        hrng->ErrorCode = HAL_RNG_ERROR_INVALID_CALLBACK;
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hrng->ErrorCode = HAL_RNG_ERROR_INVALID_CALLBACK;
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hrng);
+  return status;
+}
+
+/**
+  * @brief  Register Data Ready RNG Callback
+  *         To be used instead of the weak HAL_RNG_ReadyDataCallback() predefined callback
+  * @param  hrng RNG handle
+  * @param  pCallback pointer to the Data Ready Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RNG_RegisterReadyDataCallback(RNG_HandleTypeDef *hrng, pRNG_ReadyDataCallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hrng->ErrorCode = HAL_RNG_ERROR_INVALID_CALLBACK;
+    return HAL_ERROR;
+  }
+  /* Process locked */
+  __HAL_LOCK(hrng);
+
+  if (HAL_RNG_STATE_READY == hrng->State)
+  {
+    hrng->ReadyDataCallback = pCallback;
+  }
+  else
+  {
+    /* Update the error code */
+    hrng->ErrorCode = HAL_RNG_ERROR_INVALID_CALLBACK;
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hrng);
+  return status;
+}
+
+/**
+  * @brief  UnRegister the Data Ready RNG Callback
+  *         Data Ready RNG Callback is redirected to the weak HAL_RNG_ReadyDataCallback() predefined callback
+  * @param  hrng RNG handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RNG_UnRegisterReadyDataCallback(RNG_HandleTypeDef *hrng)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hrng);
+
+  if (HAL_RNG_STATE_READY == hrng->State)
+  {
+    hrng->ReadyDataCallback = HAL_RNG_ReadyDataCallback; /* Legacy weak ReadyDataCallback  */
+  }
+  else
+  {
+    /* Update the error code */
+    hrng->ErrorCode = HAL_RNG_ERROR_INVALID_CALLBACK;
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hrng);
+  return status;
+}
+
+#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @addtogroup RNG_Exported_Functions_Group2
+  *  @brief   Peripheral Control functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### Peripheral Control functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Get the 32 bit Random number
+      (+) Get the 32 bit Random number with interrupt enabled
+      (+) Handle RNG interrupt request
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Generates a 32-bit random number.
+  * @note   This function checks value of RNG_FLAG_DRDY flag to know if valid
+  *         random number is available in the DR register (RNG_FLAG_DRDY flag set
+  *         whenever a random number is available through the RNG_DR register).
+  *         After transitioning from 0 to 1 (random number available),
+  *         RNG_FLAG_DRDY flag remains high until output buffer becomes empty after reading
+  *         four words from the RNG_DR register, i.e. further function calls
+  *         will immediately return a new u32 random number (additional words are
+  *         available and can be read by the application, till RNG_FLAG_DRDY flag remains high).
+  * @note   When no more random number data is available in DR register, RNG_FLAG_DRDY
+  *         flag is automatically cleared.
+  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
+  *                the configuration information for RNG.
+  * @param  random32bit pointer to generated random number variable if successful.
+  * @retval HAL status
+  */
+
+HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
+{
+  uint32_t tickstart;
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process Locked */
+  __HAL_LOCK(hrng);
+
+  /* Check RNG peripheral state */
+  if (hrng->State == HAL_RNG_STATE_READY)
+  {
+    /* Change RNG peripheral state */
+    hrng->State = HAL_RNG_STATE_BUSY;
+
+    /* Get tick */
+    tickstart = HAL_GetTick();
+
+    /* Check if data register contains valid random data */
+    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
+      {
+        /* New check to avoid false timeout detection in case of preemption */
+        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
+        {
+          hrng->State = HAL_RNG_STATE_READY;
+          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
+          /* Process Unlocked */
+          __HAL_UNLOCK(hrng);
+          return HAL_ERROR;
+        }
+      }
+    }
+
+    /* Get a 32bit Random number */
+    hrng->RandomNumber = hrng->Instance->DR;
+    *random32bit = hrng->RandomNumber;
+
+    hrng->State = HAL_RNG_STATE_READY;
+  }
+  else
+  {
+    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
+    status = HAL_ERROR;
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hrng);
+
+  return status;
+}
+
+/**
+  * @brief  Generates a 32-bit random number in interrupt mode.
+  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
+  *                the configuration information for RNG.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber_IT(RNG_HandleTypeDef *hrng)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process Locked */
+  __HAL_LOCK(hrng);
+
+  /* Check RNG peripheral state */
+  if (hrng->State == HAL_RNG_STATE_READY)
+  {
+    /* Change RNG peripheral state */
+    hrng->State = HAL_RNG_STATE_BUSY;
+
+    /* Enable the RNG Interrupts: Data Ready, Clock error, Seed error */
+    __HAL_RNG_ENABLE_IT(hrng);
+  }
+  else
+  {
+    /* Process Unlocked */
+    __HAL_UNLOCK(hrng);
+
+    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
+    status = HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Handles RNG interrupt request.
+  * @note   In the case of a clock error, the RNG is no more able to generate
+  *         random numbers because the PLL48CLK clock is not correct. User has
+  *         to check that the clock controller is correctly configured to provide
+  *         the RNG clock and clear the CEIS bit using __HAL_RNG_CLEAR_IT().
+  *         The clock error has no impact on the previously generated
+  *         random numbers, and the RNG_DR register contents can be used.
+  * @note   In the case of a seed error, the generation of random numbers is
+  *         interrupted as long as the SECS bit is '1'. If a number is
+  *         available in the RNG_DR register, it must not be used because it may
+  *         not have enough entropy. In this case, it is recommended to clear the
+  *         SEIS bit using __HAL_RNG_CLEAR_IT(), then disable and enable
+  *         the RNG peripheral to reinitialize and restart the RNG.
+  * @note   User-written HAL_RNG_ErrorCallback() API is called once whether SEIS
+  *         or CEIS are set.
+  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
+  *                the configuration information for RNG.
+  * @retval None
+
+  */
+void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng)
+{
+  uint32_t rngclockerror = 0U;
+
+  /* RNG clock error interrupt occurred */
+  if (__HAL_RNG_GET_IT(hrng, RNG_IT_CEI) != RESET)
+  {
+    /* Update the error code */
+    hrng->ErrorCode = HAL_RNG_ERROR_CLOCK;
+    rngclockerror = 1U;
+  }
+  else if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
+  {
+    /* Update the error code */
+    hrng->ErrorCode = HAL_RNG_ERROR_SEED;
+    rngclockerror = 1U;
+  }
+  else
+  {
+    /* Nothing to do */
+  }
+
+  if (rngclockerror == 1U)
+  {
+    /* Change RNG peripheral state */
+    hrng->State = HAL_RNG_STATE_ERROR;
+
+#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
+    /* Call registered Error callback */
+    hrng->ErrorCallback(hrng);
+#else
+    /* Call legacy weak Error callback */
+    HAL_RNG_ErrorCallback(hrng);
+#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
+
+    /* Clear the clock error flag */
+    __HAL_RNG_CLEAR_IT(hrng, RNG_IT_CEI | RNG_IT_SEI);
+
+    return;
+  }
+
+  /* Check RNG data ready interrupt occurred */
+  if (__HAL_RNG_GET_IT(hrng, RNG_IT_DRDY) != RESET)
+  {
+    /* Generate random number once, so disable the IT */
+    __HAL_RNG_DISABLE_IT(hrng);
+
+    /* Get the 32bit Random number (DRDY flag automatically cleared) */
+    hrng->RandomNumber = hrng->Instance->DR;
+
+    if (hrng->State != HAL_RNG_STATE_ERROR)
+    {
+      /* Change RNG peripheral state */
+      hrng->State = HAL_RNG_STATE_READY;
+      /* Process Unlocked */
+      __HAL_UNLOCK(hrng);
+
+#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
+      /* Call registered Data Ready callback */
+      hrng->ReadyDataCallback(hrng, hrng->RandomNumber);
+#else
+      /* Call legacy weak Data Ready callback */
+      HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber);
+#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
+    }
+  }
+}
+
+/**
+  * @brief  Read latest generated random number.
+  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
+  *                the configuration information for RNG.
+  * @retval random value
+  */
+uint32_t HAL_RNG_ReadLastRandomNumber(RNG_HandleTypeDef *hrng)
+{
+  return (hrng->RandomNumber);
+}
+
+/**
+  * @brief  Data Ready callback in non-blocking mode.
+  * @note   When RNG_FLAG_DRDY flag value is set, first random number has been read
+  *         from DR register in IRQ Handler and is provided as callback parameter.
+  *         Depending on valid data available in the conditioning output buffer,
+  *         additional words can be read by the application from DR register till
+  *         DRDY bit remains high.
+  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
+  *                the configuration information for RNG.
+  * @param  random32bit generated random number.
+  * @retval None
+  */
+__weak void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hrng);
+  UNUSED(random32bit);
+  /* NOTE : This function should not be modified. When the callback is needed,
+            function HAL_RNG_ReadyDataCallback must be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  RNG error callbacks.
+  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
+  *                the configuration information for RNG.
+  * @retval None
+  */
+__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hrng);
+  /* NOTE : This function should not be modified. When the callback is needed,
+            function HAL_RNG_ErrorCallback must be implemented in the user file.
+   */
+}
+/**
+  * @}
+  */
+
+
+/** @addtogroup RNG_Exported_Functions_Group3
+  *  @brief   Peripheral State functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### Peripheral State functions #####
+ ===============================================================================
+    [..]
+    This subsection permits to get in run-time the status of the peripheral
+    and the data flow.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Returns the RNG state.
+  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
+  *                the configuration information for RNG.
+  * @retval HAL state
+  */
+HAL_RNG_StateTypeDef HAL_RNG_GetState(RNG_HandleTypeDef *hrng)
+{
+  return hrng->State;
+}
+
+/**
+  * @brief  Return the RNG handle error code.
+  * @param  hrng: pointer to a RNG_HandleTypeDef structure.
+  * @retval RNG Error Code
+  */
+uint32_t HAL_RNG_GetError(RNG_HandleTypeDef *hrng)
+{
+  /* Return RNG Error Code */
+  return hrng->ErrorCode;
+}
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+
+#endif /* HAL_RNG_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+#endif /* RNG */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rtc.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rtc.c
new file mode 100644
index 0000000..e222b6e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rtc.c
@@ -0,0 +1,1910 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_rtc.c
+  * @author  MCD Application Team
+  * @brief   RTC HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Real-Time Clock (RTC) peripheral:
+  *           + Initialization/de-initialization functions
+  *           + Calendar (Time and Date) configuration
+  *           + Alarms (Alarm A and Alarm B) configuration
+  *           + WakeUp Timer configuration
+  *           + TimeStamp configuration
+  *           + Tampers configuration
+  *           + Backup Data Registers configuration
+  *           + RTC Tamper and TimeStamp Pins Selection
+  *           + Interrupts and flags management
+  *
+  @verbatim
+ ===============================================================================
+                          ##### RTC Operating Condition #####
+ ===============================================================================
+  [..] The real-time clock (RTC) and the RTC backup registers can be powered
+       from the VBAT voltage when the main VDD supply is powered off.
+       To retain the content of the RTC backup registers and supply the RTC
+       when VDD is turned off, VBAT pin can be connected to an optional
+       standby voltage supplied by a battery or by another source.
+
+                   ##### Backup Domain Reset #####
+ ===============================================================================
+  [..] The backup domain reset sets all RTC registers and the RCC_BDCR register
+       to their reset values.
+       A backup domain reset is generated when one of the following events occurs:
+    (+) Software reset, triggered by setting the BDRST bit in the 
+        RCC Backup domain control register (RCC_BDCR).
+    (+) VDD or VBAT power on, if both supplies have previously been powered off.
+    (+) Tamper detection event resets all data backup registers.
+
+                   ##### Backup Domain Access #####
+  =============================================================================
+  [..] After reset, the backup domain (RTC registers and RTC backup data registers)
+       is protected against possible unwanted write accesses.
+  [..] To enable access to the RTC Domain and RTC registers, proceed as follows:
+    (+) Enable the Power Controller (PWR) APB1 interface clock using the
+        __HAL_RCC_PWR_CLK_ENABLE() function.
+    (+) Enable access to RTC domain using the HAL_PWR_EnableBkUpAccess() function.
+    (+) Select the RTC clock source using the __HAL_RCC_RTC_CONFIG() function.
+    (+) Enable RTC Clock using the __HAL_RCC_RTC_ENABLE() function.
+
+  [..] To enable access to the RTC Domain and RTC registers, proceed as follows:
+    (+) Call the function HAL_RCCEx_PeriphCLKConfig with RCC_PERIPHCLK_RTC for
+        PeriphClockSelection and select RTCClockSelection (LSE, LSI or HSEdiv32)
+    (+) Enable RTC Clock using the __HAL_RCC_RTC_ENABLE() macro.
+
+                  ##### How to use RTC Driver #####
+ ===================================================================
+  [..]
+    (+) Enable the RTC domain access (see description in the section above).
+    (+) Configure the RTC Prescaler (Asynchronous and Synchronous) and RTC hour
+        format using the HAL_RTC_Init() function.
+
+  *** Time and Date configuration ***
+  ===================================
+  [..]
+    (+) To configure the RTC Calendar (Time and Date) use the HAL_RTC_SetTime()
+        and HAL_RTC_SetDate() functions.
+    (+) To read the RTC Calendar, use the HAL_RTC_GetTime() and HAL_RTC_GetDate() functions.
+
+  *** Alarm configuration ***
+  ===========================
+  [..]
+    (+) To configure the RTC Alarm use the HAL_RTC_SetAlarm() function.
+            You can also configure the RTC Alarm with interrupt mode using the
+            HAL_RTC_SetAlarm_IT() function.
+    (+) To read the RTC Alarm, use the HAL_RTC_GetAlarm() function.
+
+                  ##### RTC and low power modes #####
+  ==================================================================
+  [..] The MCU can be woken up from a low power mode by an RTC alternate
+       function.
+  [..] The RTC alternate functions are the RTC alarms (Alarm A and Alarm B),
+       RTC wakeup, RTC tamper event detection and RTC time stamp event detection.
+       These RTC alternate functions can wake up the system from the Stop and
+       Standby low power modes.
+  [..] The system can also wake up from low power modes without depending
+       on an external interrupt (Auto-wakeup mode), by using the RTC alarm
+       or the RTC wakeup events.
+  [..] The RTC provides a programmable time base for waking up from the
+       Stop or Standby mode at regular intervals.
+       Wakeup from STOP and STANDBY modes is possible only when the RTC clock source
+       is LSE or LSI.
+
+  *** Callback registration ***
+  =============================================
+
+  [..]
+  The compilation define  USE_RTC_REGISTER_CALLBACKS when set to 1
+  allows the user to configure dynamically the driver callbacks.
+  Use Function @ref HAL_RTC_RegisterCallback() to register an interrupt callback.
+
+  [..]
+  Function @ref HAL_RTC_RegisterCallback() allows to register following callbacks:
+    (+) AlarmAEventCallback          :  RTC Alarm A Event callback.
+    (+) AlarmBEventCallback          :  RTC Alarm B Event callback.
+    (+) TimeStampEventCallback       :  RTC TimeStamp Event callback.
+    (+) WakeUpTimerEventCallback     :  RTC WakeUpTimer Event callback.
+    (+) Tamper1EventCallback         :  RTC Tamper1Event callback.
+    (+) Tamper2EventCallback         :  RTC Tamper2Event callback.
+    (+) Tamper3EventCallback         :  RTC Tamper3Event callback. (*)
+    (+) InternalTamper3EventCallback :  RTC Internal Tamper 3 Event callback.
+    (+) InternalTamper4EventCallback :  RTC Internal Tamper 4 Event callback.
+    (+) InternalTamper5EventCallback :  RTC Internal Tamper 5 Event callback.
+    (+) InternalTamper6EventCallback :  RTC Internal Tamper 6 Event callback.
+    (+) MspInitCallback              :  RTC MspInit.
+    (+) MspDeInitCallback            :  RTC MspDeInit.
+  This function takes as parameters the HAL peripheral handle, the Callback ID
+  and a pointer to the user callback function.
+
+  Use function @ref HAL_RTC_UnRegisterCallback() to reset a callback to the default
+  weak function.
+  @ref HAL_RTC_UnRegisterCallback() takes as parameters the HAL peripheral handle,
+  and the Callback ID.
+  This function allows to reset following callbacks:
+    (+) AlarmAEventCallback          : RTC Alarm A Event callback.
+    (+) AlarmBEventCallback          : RTC Alarm B Event callback.
+    (+) TimeStampEventCallback       : RTC TimeStamp Event callback.
+    (+) WakeUpTimerEventCallback     : RTC WakeUpTimer Event callback.
+    (+) Tamper1EventCallback         : RTC Tamper 1 Event callback.
+    (+) Tamper2EventCallback         : RTC Tamper 2 Event callback.
+    (+) Tamper3EventCallback         : RTC Tamper 3 Event callback.(*)
+    (+) InternalTamper3EventCallback : RTC Internal Tamper 3 Event callback.
+    (+) InternalTamper4EventCallback : RTC Internal Tamper 4 Event callback.
+    (+) InternalTamper5EventCallback : RTC Internal Tamper 5 Event callback.
+    (+) InternalTamper6EventCallback : RTC Internal Tamper 6 Event callback.
+    (+) MspInitCallback              : RTC MspInit callback.
+    (+) MspDeInitCallback            : RTC MspDeInit callback.
+
+  [..]
+  By default, after the @ref HAL_RTC_Init() and when the state is HAL_RTC_STATE_RESET,
+  all callbacks are set to the corresponding weak functions :
+  examples @ref AlarmAEventCallback(), @ref WakeUpTimerEventCallback().
+  Exception done for MspInit and MspDeInit callbacks that are reset to the legacy weak function
+  in the @ref HAL_RTC_Init()/@ref HAL_RTC_DeInit() only when these callbacks are null
+  (not registered beforehand).
+  If not, MspInit or MspDeInit are not null, @ref HAL_RTC_Init()/@ref HAL_RTC_DeInit()
+  keep and use the user MspInit/MspDeInit callbacks (registered beforehand)
+
+  [..]
+  Callbacks can be registered/unregistered in HAL_RTC_STATE_READY state only.
+  Exception done MspInit/MspDeInit that can be registered/unregistered
+  in HAL_RTC_STATE_READY or HAL_RTC_STATE_RESET state,
+  thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit.
+  In that case first register the MspInit/MspDeInit user callbacks
+  using @ref HAL_RTC_RegisterCallback() before calling @ref HAL_RTC_DeInit()
+  or @ref HAL_RTC_Init() function.
+
+  [..]
+  When The compilation define USE_HAL_RTC_REGISTER_CALLBACKS is set to 0 or
+  not defined, the callback registration feature is not available and all callbacks
+  are set to the corresponding weak functions.
+
+   @endverbatim
+
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+
+/** @addtogroup RTC
+  * @brief RTC HAL module driver
+  * @{
+  */
+
+#ifdef HAL_RTC_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+
+/** @addtogroup RTC_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup RTC_Exported_Functions_Group1
+ *  @brief    Initialization and Configuration functions
+ *
+@verbatim
+ ===============================================================================
+              ##### Initialization and de-initialization functions #####
+ ===============================================================================
+   [..] This section provides functions allowing to initialize and configure the
+         RTC Prescaler (Synchronous and Asynchronous), RTC Hour format, disable
+         RTC registers Write protection, enter and exit the RTC initialization mode,
+         RTC registers synchronization check and reference clock detection enable.
+         (#) The RTC Prescaler is programmed to generate the RTC 1Hz time base.
+             It is split into 2 programmable prescalers to minimize power consumption.
+             (++) A 7-bit asynchronous prescaler and a 15-bit synchronous prescaler.
+             (++) When both prescalers are used, it is recommended to configure the
+                 asynchronous prescaler to a high value to minimize power consumption.
+         (#) All RTC registers are Write protected. Writing to the RTC registers
+             is enabled by writing a key into the Write Protection register, RTC_WPR.
+         (#) To configure the RTC Calendar, user application should enter
+             initialization mode. In this mode, the calendar counter is stopped
+             and its value can be updated. When the initialization sequence is
+             complete, the calendar restarts counting after 4 RTCCLK cycles.
+         (#) To read the calendar through the shadow registers after Calendar
+             initialization, calendar update or after wakeup from low power modes
+             the software must first clear the RSF flag. The software must then
+             wait until it is set again before reading the calendar, which means
+             that the calendar registers have been correctly copied into the
+             RTC_TR and RTC_DR shadow registers.The HAL_RTC_WaitForSynchro() function
+             implements the above software sequence (RSF clear and RSF check).
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Initialize the RTC peripheral
+  * @param  hrtc RTC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
+{
+  HAL_StatusTypeDef status = HAL_ERROR;
+
+  /* Check the RTC peripheral state */
+  if(hrtc != NULL)
+  {
+    /* Check the parameters */
+    assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
+    assert_param(IS_RTC_HOUR_FORMAT(hrtc->Init.HourFormat));
+    assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
+    assert_param(IS_RTC_SYNCH_PREDIV(hrtc->Init.SynchPrediv));
+    assert_param(IS_RTC_OUTPUT(hrtc->Init.OutPut));
+    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
+    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
+    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
+    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));
+
+  if(hrtc->State == HAL_RTC_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    hrtc->Lock = HAL_UNLOCKED;
+
+    /* Process TAMP peripheral offset from RTC one */
+    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
+
+#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
+    hrtc->AlarmAEventCallback          =  HAL_RTC_AlarmAEventCallback;        /* Legacy weak AlarmAEventCallback      */
+    hrtc->AlarmBEventCallback          =  HAL_RTCEx_AlarmBEventCallback;      /* Legacy weak AlarmBEventCallback      */
+    hrtc->TimeStampEventCallback       =  HAL_RTCEx_TimeStampEventCallback;   /* Legacy weak TimeStampEventCallback   */
+    hrtc->WakeUpTimerEventCallback     =  HAL_RTCEx_WakeUpTimerEventCallback; /* Legacy weak WakeUpTimerEventCallback */
+    hrtc->Tamper1EventCallback         =  HAL_RTCEx_Tamper1EventCallback;     /* Legacy weak Tamper1EventCallback     */
+    hrtc->Tamper2EventCallback         =  HAL_RTCEx_Tamper2EventCallback;     /* Legacy weak Tamper2EventCallback     */
+#if defined(TAMP_CR1_TAMP3E)
+    hrtc->Tamper3EventCallback         =  HAL_RTCEx_Tamper3EventCallback;     /* Legacy weak Tamper3EventCallback     */    
+#endif /* TAMP_CR1_TAMP3E */
+    hrtc->InternalTamper3EventCallback =  HAL_RTCEx_InternalTamper3EventCallback;   /*!< Legacy weak InternalTamper3EventCallback */
+    hrtc->InternalTamper4EventCallback =  HAL_RTCEx_InternalTamper4EventCallback;   /*!< Legacy weak InternalTamper4EventCallback */
+    hrtc->InternalTamper5EventCallback =  HAL_RTCEx_InternalTamper5EventCallback;   /*!< Legacy weak InternalTamper5EventCallback */
+    hrtc->InternalTamper6EventCallback =  HAL_RTCEx_InternalTamper6EventCallback;   /*!< Legacy weak InternalTamper6EventCallback */
+
+    if(hrtc->MspInitCallback == NULL)
+    {
+      hrtc->MspInitCallback = HAL_RTC_MspInit;
+    }
+    /* Init the low level hardware */
+    hrtc->MspInitCallback(hrtc);
+
+    if(hrtc->MspDeInitCallback == NULL)
+    {
+      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
+    }
+#else
+    /* Initialize RTC MSP */
+    HAL_RTC_MspInit(hrtc);
+#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
+  }
+
+    /* Set RTC state */
+    hrtc->State = HAL_RTC_STATE_BUSY;
+
+    /* Disable the write protection for RTC registers */
+    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+    /* Enter Initialization mode */
+    status = RTC_EnterInitMode(hrtc);
+    if(status == HAL_OK)
+    {
+      /* Clear RTC_CR FMT, OSEL and POL Bits */
+      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
+      /* Set RTC_CR register */
+      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
+
+      /* Configure the RTC PRER */
+      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
+      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
+
+      /* Exit Initialization mode */
+      status = RTC_ExitInitMode(hrtc);
+      if (status == HAL_OK)
+      {
+        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
+        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
+      }
+    }
+
+    /* Enable the write protection for RTC registers */
+    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+    if (status == HAL_OK)
+    {
+      hrtc->State = HAL_RTC_STATE_READY;
+    }
+  }
+
+  return status;
+}
+
+/**
+  * @brief  DeInitialize the RTC peripheral.
+  * @note   This function does not reset the RTC Backup Data registers.
+  * @param  hrtc RTC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTC_DeInit(RTC_HandleTypeDef *hrtc)
+{
+  HAL_StatusTypeDef status;
+  uint32_t tickstart;
+
+  /* Check the parameters */
+  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
+
+  /* Set RTC state */
+  hrtc->State = HAL_RTC_STATE_BUSY;
+
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+  /* Enter Initialization mode */
+  status = RTC_EnterInitMode(hrtc);
+  if(status == HAL_OK)
+  {
+    /* Reset TR, DR and CR registers */
+    hrtc->Instance->TR = 0x00000000U;
+    hrtc->Instance->DR = ((uint32_t)(RTC_DR_WDU_0 | RTC_DR_MU_0 | RTC_DR_DU_0));
+    /* Reset All CR bits except CR[2:0] */
+    hrtc->Instance->CR &= RTC_CR_WUCKSEL;
+
+    tickstart = HAL_GetTick();
+
+    /* Wait till WUTWF flag is set and if Time out is reached exit */
+    while(((hrtc->Instance->ICSR) & RTC_ICSR_WUTWF) == 0U)
+    {
+      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
+      {
+        /* Enable the write protection for RTC registers */
+        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+        /* Set RTC state */
+        hrtc->State = HAL_RTC_STATE_TIMEOUT;
+
+        return HAL_TIMEOUT;
+      }
+    }
+
+    /* Reset all RTC CR register bits */
+    hrtc->Instance->CR &= 0x00000000U;
+    hrtc->Instance->WUTR = RTC_WUTR_WUT;
+    hrtc->Instance->PRER = ((uint32_t)(RTC_PRER_PREDIV_A | 0x000000FFU));
+    hrtc->Instance->ALRMAR = 0x00000000U;
+    hrtc->Instance->ALRMBR = 0x00000000U;
+    hrtc->Instance->SHIFTR = 0x00000000U;
+    hrtc->Instance->CALR = 0x00000000U;
+    hrtc->Instance->ALRMASSR = 0x00000000U;
+    hrtc->Instance->ALRMBSSR = 0x00000000U;
+
+    /* Exit initialization mode */
+    status = RTC_ExitInitMode(hrtc);
+  }
+
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+  if (status == HAL_OK)
+   {
+#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
+     if(hrtc->MspDeInitCallback == NULL)
+     {
+       hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
+     }
+
+    /* DeInit the low level hardware: CLOCK, NVIC.*/
+    hrtc->MspDeInitCallback(hrtc);
+
+#else
+    /* De-Initialize RTC MSP */
+    HAL_RTC_MspDeInit(hrtc);
+#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
+
+    hrtc->State = HAL_RTC_STATE_RESET;
+   }
+
+   /* Release Lock */
+   __HAL_UNLOCK(hrtc);
+
+   return status;
+}
+
+#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Register a User RTC Callback
+  *         To be used instead of the weak predefined callback
+  * @param  hrtc RTC handle
+  * @param  CallbackID ID of the callback to be registered
+  *         This parameter can be one of the following values:
+  *          @arg @ref HAL_RTC_ALARM_A_EVENT_CB_ID          Alarm A Event Callback ID
+  *          @arg @ref HAL_RTC_ALARM_B_EVENT_CB_ID          Alarm B Event Callback ID
+  *          @arg @ref HAL_RTC_TIMESTAMP_EVENT_CB_ID        TimeStamp Event Callback ID
+  *          @arg @ref HAL_RTC_WAKEUPTIMER_EVENT_CB_ID      WakeUp Timer Event Callback ID
+  *          @arg @ref HAL_RTC_TAMPER1_EVENT_CB_ID          Tamper 1 Callback ID
+  *          @arg @ref HAL_RTC_TAMPER2_EVENT_CB_ID          Tamper 2 Callback ID
+  *          @arg @ref HAL_RTC_TAMPER3_EVENT_CB_ID          Tamper 3 Callback ID (*)
+  *          @arg @ref HAL_RTC_INTERNAL_TAMPER3_EVENT_CB_ID Internal Tamper 3 Callback ID
+  *          @arg @ref HAL_RTC_INTERNAL_TAMPER4_EVENT_CB_ID Internal Tamper 4 Callback ID
+  *          @arg @ref HAL_RTC_INTERNAL_TAMPER5_EVENT_CB_ID Internal Tamper 5 Callback ID
+  *          @arg @ref HAL_RTC_INTERNAL_TAMPER6_EVENT_CB_ID Internal Tamper 6 Callback ID
+  *          @arg @ref HAL_RTC_MSPINIT_CB_ID                Msp Init callback ID
+  *          @arg @ref HAL_RTC_MSPDEINIT_CB_ID              Msp DeInit callback ID
+  * @param  pCallback pointer to the Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTC_RegisterCallback(RTC_HandleTypeDef *hrtc, HAL_RTC_CallbackIDTypeDef CallbackID, pRTC_CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if(pCallback == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Process locked */
+  __HAL_LOCK(hrtc);
+
+  if(HAL_RTC_STATE_READY == hrtc->State)
+  {
+    switch (CallbackID)
+    {
+    case HAL_RTC_ALARM_A_EVENT_CB_ID :
+      hrtc->AlarmAEventCallback = pCallback;
+      break;
+
+    case HAL_RTC_ALARM_B_EVENT_CB_ID :
+      hrtc->AlarmBEventCallback = pCallback;
+      break;
+
+    case HAL_RTC_TIMESTAMP_EVENT_CB_ID :
+      hrtc->TimeStampEventCallback = pCallback;
+      break;
+
+    case HAL_RTC_WAKEUPTIMER_EVENT_CB_ID :
+      hrtc->WakeUpTimerEventCallback = pCallback;
+      break;
+
+    case HAL_RTC_TAMPER1_EVENT_CB_ID :
+      hrtc->Tamper1EventCallback = pCallback;
+      break;
+
+    case HAL_RTC_TAMPER2_EVENT_CB_ID :
+      hrtc->Tamper2EventCallback = pCallback;
+      break;
+
+#if defined(TAMP_CR1_TAMP3E)
+    case HAL_RTC_TAMPER3_EVENT_CB_ID :
+      hrtc->Tamper3EventCallback = pCallback;
+      break;
+#endif /* TAMP_CR1_TAMP3E */
+
+    case HAL_RTC_INTERNAL_TAMPER3_EVENT_CB_ID :
+      hrtc->InternalTamper3EventCallback = pCallback;
+      break;
+
+    case HAL_RTC_INTERNAL_TAMPER4_EVENT_CB_ID :
+      hrtc->InternalTamper4EventCallback = pCallback;
+      break;
+
+    case HAL_RTC_INTERNAL_TAMPER5_EVENT_CB_ID :
+      hrtc->InternalTamper5EventCallback = pCallback;
+      break;
+
+    case HAL_RTC_INTERNAL_TAMPER6_EVENT_CB_ID :
+       hrtc->InternalTamper6EventCallback = pCallback;
+      break;
+
+   case HAL_RTC_MSPINIT_CB_ID :
+      hrtc->MspInitCallback = pCallback;
+      break;
+
+   case HAL_RTC_MSPDEINIT_CB_ID :
+      hrtc->MspDeInitCallback = pCallback;
+      break;
+
+    default :
+     /* Return error status */
+      status =  HAL_ERROR;
+      break;
+    }
+  }
+  else if(HAL_RTC_STATE_RESET == hrtc->State)
+  {
+    switch (CallbackID)
+    {
+    case HAL_RTC_MSPINIT_CB_ID :
+      hrtc->MspInitCallback = pCallback;
+      break;
+
+   case HAL_RTC_MSPDEINIT_CB_ID :
+      hrtc->MspDeInitCallback = pCallback;
+      break;
+
+    default :
+     /* Return error status */
+      status =  HAL_ERROR;
+      break;
+    }
+  }
+  else
+  {
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hrtc);
+
+  return status;
+}
+
+/**
+  * @brief  Unregister an RTC Callback
+  *         RTC callback is redirected to the weak predefined callback
+  * @param  hrtc RTC handle
+  * @param  CallbackID ID of the callback to be unregistered
+  *         This parameter can be one of the following values:
+  *          @arg @ref HAL_RTC_ALARM_A_EVENT_CB_ID          Alarm A Event Callback ID
+  *          @arg @ref HAL_RTC_ALARM_B_EVENT_CB_ID          Alarm B Event Callback ID
+  *          @arg @ref HAL_RTC_TIMESTAMP_EVENT_CB_ID        TimeStamp Event Callback ID
+  *          @arg @ref HAL_RTC_WAKEUPTIMER_EVENT_CB_ID      WakeUp Timer Event Callback ID
+  *          @arg @ref HAL_RTC_TAMPER1_EVENT_CB_ID          Tamper 1 Callback ID
+  *          @arg @ref HAL_RTC_TAMPER2_EVENT_CB_ID          Tamper 2 Callback ID
+  *          @arg @ref HAL_RTC_TAMPER3_EVENT_CB_ID          Tamper 3 Callback ID (*)
+  *          @arg @ref HAL_RTC_INTERNAL_TAMPER3_EVENT_CB_ID Internal Tamper 3 Callback ID
+  *          @arg @ref HAL_RTC_INTERNAL_TAMPER4_EVENT_CB_ID Internal Tamper 4 Callback ID
+  *          @arg @ref HAL_RTC_INTERNAL_TAMPER5_EVENT_CB_ID Internal Tamper 5 Callback ID
+  *          @arg @ref HAL_RTC_INTERNAL_TAMPER6_EVENT_CB_ID Internal Tamper 6 Callback ID
+  *          @arg @ref HAL_RTC_MSPINIT_CB_ID Msp Init callback ID
+  *          @arg @ref HAL_RTC_MSPDEINIT_CB_ID Msp DeInit callback ID
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTC_UnRegisterCallback(RTC_HandleTypeDef *hrtc, HAL_RTC_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hrtc);
+
+  if(HAL_RTC_STATE_READY == hrtc->State)
+  {
+    switch (CallbackID)
+    {
+    case HAL_RTC_ALARM_A_EVENT_CB_ID :
+      hrtc->AlarmAEventCallback = HAL_RTC_AlarmAEventCallback;         /* Legacy weak AlarmAEventCallback    */
+      break;
+
+    case HAL_RTC_ALARM_B_EVENT_CB_ID :
+      hrtc->AlarmBEventCallback = HAL_RTCEx_AlarmBEventCallback;          /* Legacy weak AlarmBEventCallback */
+      break;
+
+    case HAL_RTC_TIMESTAMP_EVENT_CB_ID :
+      hrtc->TimeStampEventCallback = HAL_RTCEx_TimeStampEventCallback;    /* Legacy weak TimeStampEventCallback    */
+      break;
+
+    case HAL_RTC_WAKEUPTIMER_EVENT_CB_ID :
+      hrtc->WakeUpTimerEventCallback = HAL_RTCEx_WakeUpTimerEventCallback; /* Legacy weak WakeUpTimerEventCallback */
+      break;
+
+    case HAL_RTC_TAMPER1_EVENT_CB_ID :
+      hrtc->Tamper1EventCallback = HAL_RTCEx_Tamper1EventCallback;         /* Legacy weak Tamper1EventCallback   */
+      break;
+
+    case HAL_RTC_TAMPER2_EVENT_CB_ID :
+      hrtc->Tamper2EventCallback = HAL_RTCEx_Tamper2EventCallback;         /* Legacy weak Tamper2EventCallback         */
+      break;
+
+#if defined(TAMP_CR1_TAMP3E)
+    case HAL_RTC_TAMPER3_EVENT_CB_ID :
+      hrtc->Tamper3EventCallback = HAL_RTCEx_Tamper3EventCallback;         /* Legacy weak Tamper3EventCallback         */
+      break;
+#endif /* TAMP_CR1_TAMP3E */
+
+    case HAL_RTC_INTERNAL_TAMPER3_EVENT_CB_ID :
+      hrtc->InternalTamper3EventCallback = HAL_RTCEx_InternalTamper3EventCallback;        /* Legacy weak InternalTamper3EventCallback         */
+      break;
+
+    case HAL_RTC_INTERNAL_TAMPER4_EVENT_CB_ID :
+      hrtc->InternalTamper4EventCallback = HAL_RTCEx_InternalTamper4EventCallback;        /* Legacy weak InternalTamper4EventCallback         */
+      break;
+
+    case HAL_RTC_INTERNAL_TAMPER5_EVENT_CB_ID :
+      hrtc->InternalTamper5EventCallback = HAL_RTCEx_InternalTamper5EventCallback;        /* Legacy weak InternalTamper5EventCallback         */
+      break;
+
+    case HAL_RTC_INTERNAL_TAMPER6_EVENT_CB_ID :
+      hrtc->InternalTamper6EventCallback = HAL_RTCEx_InternalTamper6EventCallback;        /* Legacy weak InternalTamper6EventCallback         */
+      break;
+
+
+    case HAL_RTC_MSPINIT_CB_ID :
+      hrtc->MspInitCallback = HAL_RTC_MspInit;
+      break;
+
+    case HAL_RTC_MSPDEINIT_CB_ID :
+      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
+      break;
+
+    default :
+     /* Return error status */
+      status =  HAL_ERROR;
+      break;
+    }
+  }
+  else if(HAL_RTC_STATE_RESET == hrtc->State)
+  {
+    switch (CallbackID)
+    {
+    case HAL_RTC_MSPINIT_CB_ID :
+      hrtc->MspInitCallback = HAL_RTC_MspInit;
+      break;
+
+    case HAL_RTC_MSPDEINIT_CB_ID :
+      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
+      break;
+
+    default :
+     /* Return error status */
+      status =  HAL_ERROR;
+      break;
+    }
+  }
+  else
+  {
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hrtc);
+
+  return status;
+}
+#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
+
+/**
+  * @brief  Initialize the RTC MSP.
+  * @param  hrtc RTC handle
+  * @retval None
+  */
+__weak void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hrtc);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_RTC_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitialize the RTC MSP.
+  * @param  hrtc RTC handle
+  * @retval None
+  */
+__weak void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hrtc);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_RTC_MspDeInit could be implemented in the user file
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @addtogroup RTC_Exported_Functions_Group2
+ *  @brief   RTC Time and Date functions
+ *
+@verbatim
+ ===============================================================================
+                 ##### RTC Time and Date functions #####
+ ===============================================================================
+
+ [..] This section provides functions allowing to configure Time and Date features
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Set RTC current time.
+  * @param  hrtc RTC handle
+  * @param  sTime Pointer to Time structure
+  * @param  Format Specifies the format of the entered parameters.
+  *          This parameter can be one of the following values:
+  *            @arg RTC_FORMAT_BIN: Binary data format
+  *            @arg RTC_FORMAT_BCD: BCD data format
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
+{
+  uint32_t tmpreg;
+  HAL_StatusTypeDef status;
+
+ /* Check the parameters */
+  assert_param(IS_RTC_FORMAT(Format));
+  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
+  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));
+
+  /* Process Locked */
+  __HAL_LOCK(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_BUSY;
+
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+  /* Enter Initialization mode */
+  status = RTC_EnterInitMode(hrtc);
+  if(status == HAL_OK)
+  {
+    if(Format == RTC_FORMAT_BIN)
+    {
+    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
+      {
+        assert_param(IS_RTC_HOUR12(sTime->Hours));
+        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
+      }
+      else
+      {
+        sTime->TimeFormat = 0x00U;
+        assert_param(IS_RTC_HOUR24(sTime->Hours));
+      }
+      assert_param(IS_RTC_MINUTES(sTime->Minutes));
+      assert_param(IS_RTC_SECONDS(sTime->Seconds));
+
+      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
+                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
+                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
+                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
+    }
+    else
+    {
+    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
+      {
+        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
+        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
+      }
+      else
+      {
+        sTime->TimeFormat = 0x00U;
+        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
+      }
+      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
+      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
+      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
+                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
+                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
+                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
+    }
+
+    /* Set the RTC_TR register */
+    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
+
+    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
+    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
+
+    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
+    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
+
+    /* Exit Initialization mode */
+    status = RTC_ExitInitMode(hrtc);
+  }
+
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+  
+  if (status == HAL_OK)
+  {
+   hrtc->State = HAL_RTC_STATE_READY;
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hrtc);
+
+  return status;
+}
+
+/**
+  * @brief  Get RTC current time.
+  * @note  You can use SubSeconds and SecondFraction (sTime structure fields returned) to convert SubSeconds
+  *        value in second fraction ratio with time unit following generic formula:
+  *        Second fraction ratio * time_unit= [(SecondFraction-SubSeconds)/(SecondFraction+1)] * time_unit
+  *        This conversion can be performed only if no shift operation is pending (ie. SHFP=0) when PREDIV_S >= SS
+  * @note  You must call HAL_RTC_GetDate() after HAL_RTC_GetTime() to unlock the values
+  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
+  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
+  *        to ensure consistency between the time and date values.
+  * @param  hrtc RTC handle
+  * @param  sTime Pointer to Time structure with Hours, Minutes and Seconds fields returned
+  *                with input format (BIN or BCD), also SubSeconds field returning the
+  *                RTC_SSR register content and SecondFraction field the Synchronous pre-scaler
+  *                factor to be used for second fraction ratio computation.
+  * @param  Format Specifies the format of the entered parameters.
+  *          This parameter can be one of the following values:
+  *            @arg RTC_FORMAT_BIN: Binary data format
+  *            @arg RTC_FORMAT_BCD: BCD data format
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
+{
+  uint32_t tmpreg;
+
+  /* Check the parameters */
+  assert_param(IS_RTC_FORMAT(Format));
+
+  /* Get subseconds structure field from the corresponding register*/
+  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
+
+  /* Get SecondFraction structure field from the corresponding register field*/
+  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
+
+  /* Get the TR register */
+  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
+
+  /* Fill the structure fields with the read parameters */
+  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
+  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
+  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
+  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
+
+  /* Check the input parameters format */
+  if(Format == RTC_FORMAT_BIN)
+  {
+    /* Convert the time structure parameters to Binary format */
+    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
+    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
+    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Set RTC current date.
+  * @param  hrtc RTC handle
+  * @param  sDate Pointer to date structure
+  * @param  Format specifies the format of the entered parameters.
+  *          This parameter can be one of the following values:
+  *            @arg RTC_FORMAT_BIN: Binary data format
+  *            @arg RTC_FORMAT_BCD: BCD data format
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
+{
+  uint32_t datetmpreg;
+  HAL_StatusTypeDef status;  
+
+ /* Check the parameters */
+  assert_param(IS_RTC_FORMAT(Format));
+
+ /* Process Locked */
+ __HAL_LOCK(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_BUSY;
+
+  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
+  {
+    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
+  }
+
+  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));
+
+  if(Format == RTC_FORMAT_BIN)
+  {
+    assert_param(IS_RTC_YEAR(sDate->Year));
+    assert_param(IS_RTC_MONTH(sDate->Month));
+    assert_param(IS_RTC_DATE(sDate->Date));
+
+   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
+                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
+                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
+                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
+  }
+  else
+  {
+    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
+    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
+    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
+
+    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
+                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
+                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
+                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
+  }
+
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+  /* Enter Initialization mode */
+  status = RTC_EnterInitMode(hrtc);
+  if(status == HAL_OK)
+  {
+    /* Set the RTC_DR register */
+    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
+
+    /* Exit Initialization mode */
+    status = RTC_ExitInitMode(hrtc);
+  }
+
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+  if (status == HAL_OK)
+  {
+    hrtc->State = HAL_RTC_STATE_READY;
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hrtc);
+
+  return status;
+}
+
+/**
+  * @brief  Get RTC current date.
+  * @note  You must call HAL_RTC_GetDate() after HAL_RTC_GetTime() to unlock the values
+  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
+  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
+  * @param  hrtc RTC handle
+  * @param  sDate Pointer to Date structure
+  * @param  Format Specifies the format of the entered parameters.
+  *          This parameter can be one of the following values:
+  *            @arg RTC_FORMAT_BIN:  Binary data format
+  *            @arg RTC_FORMAT_BCD:  BCD data format
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
+{
+  uint32_t datetmpreg;
+
+  /* Check the parameters */
+  assert_param(IS_RTC_FORMAT(Format));
+
+  /* Get the DR register */
+  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
+
+  /* Fill the structure fields with the read parameters */
+  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
+  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
+  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
+  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
+
+  /* Check the input parameters format */
+  if(Format == RTC_FORMAT_BIN)
+  {
+    /* Convert the date structure parameters to Binary format */
+    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
+    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
+    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
+  }
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @addtogroup RTC_Exported_Functions_Group3
+ *  @brief   RTC Alarm functions
+ *
+@verbatim
+ ===============================================================================
+                 ##### RTC Alarm functions #####
+ ===============================================================================
+
+ [..] This section provides functions allowing to configure Alarm feature
+
+@endverbatim
+  * @{
+  */
+/**
+  * @brief  Set the specified RTC Alarm.
+  * @param  hrtc RTC handle
+  * @param  sAlarm Pointer to Alarm structure
+  * @param  Format Specifies the format of the entered parameters.
+  *          This parameter can be one of the following values:
+  *             @arg RTC_FORMAT_BIN: Binary data format
+  *             @arg RTC_FORMAT_BCD: BCD data format
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
+{
+  uint32_t tickstart;
+  uint32_t tmpreg;
+  uint32_t subsecondtmpreg;
+
+  /* Check the parameters */
+  assert_param(IS_RTC_FORMAT(Format));
+  assert_param(IS_RTC_ALARM(sAlarm->Alarm));
+  assert_param(IS_RTC_ALARM_MASK(sAlarm->AlarmMask));
+  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
+  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
+  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));
+
+  /* Process Locked */
+  __HAL_LOCK(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_BUSY;
+
+  if(Format == RTC_FORMAT_BIN)
+  {
+    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
+    {
+      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
+      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
+    }
+    else
+    {
+      sAlarm->AlarmTime.TimeFormat = 0x00U;
+      assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
+    }
+    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
+    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));
+
+    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
+    {
+      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(sAlarm->AlarmDateWeekDay));
+    }
+    else
+    {
+      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
+    }
+
+    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
+              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
+              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
+              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
+              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
+              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
+              ((uint32_t)sAlarm->AlarmMask));
+  }
+  else
+  {
+    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
+    {
+      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
+      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
+    }
+    else
+    {
+      sAlarm->AlarmTime.TimeFormat = 0x00U;
+      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
+    }
+
+    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
+    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
+
+    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
+    {
+      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
+    }
+    else
+    {
+      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
+    }
+
+    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
+              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
+              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
+              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
+              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
+              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
+              ((uint32_t)sAlarm->AlarmMask));
+  }
+
+  /* Configure the Alarm A or Alarm B Sub Second registers */
+  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
+
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+  /* Configure the Alarm register */
+  if(sAlarm->Alarm == RTC_ALARM_A)
+  {
+    /* Disable the Alarm A interrupt */
+    __HAL_RTC_ALARMA_DISABLE(hrtc);
+
+    /* In case of interrupt mode is used, the interrupt source must disabled */
+    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
+
+    tickstart = HAL_GetTick();
+    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
+    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
+    {
+      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
+      {
+        /* Enable the write protection for RTC registers */
+        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+        hrtc->State = HAL_RTC_STATE_TIMEOUT;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hrtc);
+
+        return HAL_TIMEOUT;
+      }
+    }
+
+    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
+    /* Configure the Alarm A Sub Second register */
+    hrtc->Instance->ALRMASSR = subsecondtmpreg;
+    /* Configure the Alarm state: Enable Alarm */
+    __HAL_RTC_ALARMA_ENABLE(hrtc);
+  }
+  else
+  {
+    /* Disable the Alarm B interrupt */
+    __HAL_RTC_ALARMB_DISABLE(hrtc);
+
+    /* In case of interrupt mode is used, the interrupt source must disabled */
+    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
+
+    tickstart = HAL_GetTick();
+    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
+    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
+    {
+      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
+      {
+        /* Enable the write protection for RTC registers */
+        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+        hrtc->State = HAL_RTC_STATE_TIMEOUT;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hrtc);
+
+        return HAL_TIMEOUT;
+      }
+    }
+
+    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
+    /* Configure the Alarm B Sub Second register */
+    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
+    /* Configure the Alarm state: Enable Alarm */
+    __HAL_RTC_ALARMB_ENABLE(hrtc);
+  }
+
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+  /* Change RTC state */
+  hrtc->State = HAL_RTC_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hrtc);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Set the specified RTC Alarm with Interrupt.
+  * @note   The Alarm register can only be written when the corresponding Alarm
+  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
+  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
+  * @param  hrtc RTC handle
+  * @param  sAlarm Pointer to Alarm structure
+  * @param  Format Specifies the format of the entered parameters.
+  *          This parameter can be one of the following values:
+  *             @arg RTC_FORMAT_BIN: Binary data format
+  *             @arg RTC_FORMAT_BCD: BCD data format
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
+{
+  uint32_t tickstart;
+  uint32_t tmpreg;
+  uint32_t subsecondtmpreg;
+
+  /* Check the parameters */
+  assert_param(IS_RTC_FORMAT(Format));
+  assert_param(IS_RTC_ALARM(sAlarm->Alarm));
+  assert_param(IS_RTC_ALARM_MASK(sAlarm->AlarmMask));
+  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
+  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
+  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));
+
+  /* Process Locked */
+  __HAL_LOCK(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_BUSY;
+
+  if(Format == RTC_FORMAT_BIN)
+  {
+    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
+    {
+      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
+      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
+    }
+    else
+    {
+      sAlarm->AlarmTime.TimeFormat = 0x00U;
+      assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
+    }
+    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
+    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));
+
+    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
+    {
+      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(sAlarm->AlarmDateWeekDay));
+    }
+    else
+    {
+      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
+    }
+    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
+              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
+              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
+              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
+              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
+              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
+              ((uint32_t)sAlarm->AlarmMask));
+  }
+  else
+  {
+    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
+    {
+      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
+      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
+    }
+    else
+    {
+      sAlarm->AlarmTime.TimeFormat = 0x00U;
+      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
+    }
+
+    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
+    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
+
+    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
+    {
+      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
+    }
+    else
+    {
+      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
+    }
+    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
+              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
+              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
+              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
+              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
+              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
+              ((uint32_t)sAlarm->AlarmMask));
+  }
+  /* Configure the Alarm A or Alarm B Sub Second registers */
+  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
+
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+  /* Configure the Alarm register */
+  if(sAlarm->Alarm == RTC_ALARM_A)
+  {
+    /* Disable the Alarm A interrupt */
+    __HAL_RTC_ALARMA_DISABLE(hrtc);
+
+    /* Clear flag alarm A */
+    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
+
+    tickstart = HAL_GetTick();
+    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
+    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
+    {
+      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
+      {
+        /* Enable the write protection for RTC registers */
+        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+        hrtc->State = HAL_RTC_STATE_TIMEOUT;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hrtc);
+
+        return HAL_TIMEOUT;
+      }
+    }
+
+    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
+    /* Configure the Alarm A Sub Second register */
+    hrtc->Instance->ALRMASSR = subsecondtmpreg;
+    /* Configure the Alarm state: Enable Alarm */
+    __HAL_RTC_ALARMA_ENABLE(hrtc);
+    /* Configure the Alarm interrupt */
+    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
+  }
+  else
+  {
+    /* Disable the Alarm B interrupt */
+    __HAL_RTC_ALARMB_DISABLE(hrtc);
+
+    /* Clear flag alarm B */
+    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
+
+    tickstart = HAL_GetTick();
+    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
+    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
+    {
+      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
+      {
+        /* Enable the write protection for RTC registers */
+        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+        hrtc->State = HAL_RTC_STATE_TIMEOUT;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hrtc);
+
+        return HAL_TIMEOUT;
+      }
+    }
+
+    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
+    /* Configure the Alarm B Sub Second register */
+    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
+    /* Configure the Alarm state: Enable Alarm */
+    __HAL_RTC_ALARMB_ENABLE(hrtc);
+    /* Configure the Alarm interrupt */
+    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
+  }
+
+  /* RTC Alarm Interrupt Configuration: EXTI configuration */
+  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
+
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hrtc);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Deactivate the specified RTC Alarm.
+  * @param  hrtc RTC handle
+  * @param  Alarm Specifies the Alarm.
+  *          This parameter can be one of the following values:
+  *            @arg RTC_ALARM_A:  AlarmA
+  *            @arg RTC_ALARM_B:  AlarmB
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
+{
+  uint32_t tickstart;
+
+  /* Check the parameters */
+  assert_param(IS_RTC_ALARM(Alarm));
+
+  /* Process Locked */
+  __HAL_LOCK(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_BUSY;
+
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+  if(Alarm == RTC_ALARM_A)
+  {
+    /* AlarmA */
+    __HAL_RTC_ALARMA_DISABLE(hrtc);
+
+    /* In case of interrupt mode is used, the interrupt source must disabled */
+    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
+
+    tickstart = HAL_GetTick();
+
+    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
+    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
+    {
+      if( (HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
+      {
+        /* Enable the write protection for RTC registers */
+        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+        hrtc->State = HAL_RTC_STATE_TIMEOUT;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hrtc);
+
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+  else
+  {
+    /* AlarmB */
+    __HAL_RTC_ALARMB_DISABLE(hrtc);
+
+    /* In case of interrupt mode is used, the interrupt source must disabled */
+    __HAL_RTC_ALARM_DISABLE_IT(hrtc,RTC_IT_ALRB);
+
+    tickstart = HAL_GetTick();
+
+    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
+    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
+    {
+      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
+      {
+        /* Enable the write protection for RTC registers */
+        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+        hrtc->State = HAL_RTC_STATE_TIMEOUT;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hrtc);
+
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hrtc);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Get the RTC Alarm value and masks.
+  * @param  hrtc RTC handle
+  * @param  sAlarm Pointer to Date structure
+  * @param  Alarm Specifies the Alarm.
+  *          This parameter can be one of the following values:
+  *             @arg RTC_ALARM_A: AlarmA
+  *             @arg RTC_ALARM_B: AlarmB
+  * @param  Format Specifies the format of the entered parameters.
+  *          This parameter can be one of the following values:
+  *             @arg RTC_FORMAT_BIN: Binary data format
+  *             @arg RTC_FORMAT_BCD: BCD data format
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
+{
+  uint32_t tmpreg;
+  uint32_t subsecondtmpreg;
+
+  /* Check the parameters */
+  assert_param(IS_RTC_FORMAT(Format));
+  assert_param(IS_RTC_ALARM(Alarm));
+
+  if(Alarm == RTC_ALARM_A)
+  {
+    /* AlarmA */
+    sAlarm->Alarm = RTC_ALARM_A;
+
+    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
+    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
+
+    /* Fill the structure with the read parameters */
+    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
+    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
+    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
+    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
+    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
+    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
+    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
+    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
+  }
+  else
+  {
+    sAlarm->Alarm = RTC_ALARM_B;
+
+    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
+    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
+
+    /* Fill the structure with the read parameters */
+    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
+    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
+    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
+    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
+    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
+    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
+    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
+    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
+  }
+
+  if(Format == RTC_FORMAT_BIN)
+  {
+    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
+    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
+    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
+    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Handle Alarm interrupt request.
+  * @param  hrtc RTC handle
+  * @retval None
+  */
+void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
+{
+  /* Get the AlarmA interrupt source enable status */
+  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
+  {
+    /* Get the pending status of the AlarmA Interrupt */
+    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
+    {
+      /* Clear the AlarmA interrupt pending bit */
+      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
+
+#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
+      /* Call Compare Match registered Callback */
+      hrtc->AlarmAEventCallback(hrtc);
+#else
+      /* AlarmA callback */
+      HAL_RTC_AlarmAEventCallback(hrtc);
+#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
+    }
+  }
+
+  /* Get the AlarmB interrupt source enable status */
+  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
+  {
+    /* Get the pending status of the AlarmB Interrupt */
+    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
+    {
+      /* Clear the AlarmB interrupt pending bit */
+      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
+
+#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
+      /* Call Compare Match registered Callback */
+      hrtc->AlarmBEventCallback(hrtc);
+#else
+      /* AlarmB callback */
+      HAL_RTCEx_AlarmBEventCallback(hrtc);
+#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
+    }
+  }
+
+  /* Change RTC state */
+  hrtc->State = HAL_RTC_STATE_READY;
+}
+
+/**
+  * @brief  Alarm A callback.
+  * @param  hrtc RTC handle
+  * @retval None
+  */
+__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hrtc);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Handle AlarmA Polling request.
+  * @param  hrtc RTC handle
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTC_PollForAlarmAEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout)
+{
+
+  uint32_t tickstart = HAL_GetTick();
+
+  while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) == 0U)
+  {
+    if(Timeout != HAL_MAX_DELAY)
+    {
+      if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
+      {
+        hrtc->State = HAL_RTC_STATE_TIMEOUT;
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+
+  /* Clear the Alarm interrupt pending bit */
+  __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
+
+  /* Change RTC state */
+  hrtc->State = HAL_RTC_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @addtogroup RTC_Exported_Functions_Group4
+ *  @brief   Peripheral Control functions
+ *
+@verbatim
+ ===============================================================================
+                     ##### Peripheral Control functions #####
+ ===============================================================================
+    [..]
+    This subsection provides functions allowing to
+      (+) Wait for RTC Time and Date Synchronization
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Wait until the RTC Time and Date registers (RTC_TR and RTC_DR) are
+  *         synchronized with RTC APB clock.
+  * @note   The RTC Resynchronization mode is write protected, use the
+  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
+  * @note   To read the calendar through the shadow registers after Calendar
+  *         initialization, calendar update or after wakeup from low power modes
+  *         the software must first clear the RSF flag.
+  *         The software must then wait until it is set again before reading
+  *         the calendar, which means that the calendar registers have been
+  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
+  * @param  hrtc RTC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
+{
+  uint32_t tickstart;
+
+  /* Clear RSF flag */
+  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
+
+  tickstart = HAL_GetTick();
+
+  /* Wait the registers to be synchronised */
+  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
+  {
+    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
+    {
+      return HAL_TIMEOUT;
+    }
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @addtogroup RTC_Exported_Functions_Group5
+ *  @brief   Peripheral State functions
+ *
+@verbatim
+ ===============================================================================
+                     ##### Peripheral State functions #####
+ ===============================================================================
+    [..]
+    This subsection provides functions allowing to
+      (+) Get RTC state
+
+@endverbatim
+  * @{
+  */
+/**
+  * @brief  Return the RTC handle state.
+  * @param  hrtc RTC handle
+  * @retval HAL state
+  */
+HAL_RTCStateTypeDef HAL_RTC_GetState(RTC_HandleTypeDef* hrtc)
+{
+  /* Return RTC handle state */
+  return hrtc->State;
+}
+
+/**
+  * @}
+  */
+/**
+  * @}
+  */
+
+/** @addtogroup RTC_Private_Functions
+  * @{
+  */
+/**
+  * @brief  Enter the RTC Initialization mode.
+  * @note   The RTC Initialization mode is write protected, use the
+  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
+  * @param  hrtc RTC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
+{
+  uint32_t tickstart;
+  HAL_StatusTypeDef status = HAL_OK;  
+
+  /* Check if the Initialization mode is set */
+  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
+  {
+    /* Set the Initialization mode */
+    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
+
+    tickstart = HAL_GetTick();
+    /* Wait till RTC is in INIT state and if Time out is reached exit */
+    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
+    {
+      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
+      {
+        status = HAL_TIMEOUT;
+        hrtc->State = HAL_RTC_STATE_TIMEOUT;
+      }
+    }
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Exit the RTC Initialization mode.
+  * @param  hrtc RTC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Exit Initialization mode */
+  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
+
+  /* If CR_BYPSHAD bit = 0, wait for synchro */
+  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
+  {
+    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
+    {
+      hrtc->State = HAL_RTC_STATE_TIMEOUT;
+      status = HAL_TIMEOUT;
+    }
+  }
+  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
+          Please look at STM32G0 Errata sheet on the internet for details. */
+  {
+    /* Clear BYPSHAD bit */
+    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
+    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
+    {
+      hrtc->State = HAL_RTC_STATE_TIMEOUT;
+      status = HAL_TIMEOUT;
+    }
+    /* Restore BYPSHAD bit */
+    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
+  }
+
+  return status;
+}
+/**
+  * @brief  Convert a 2 digit decimal to BCD format.
+  * @param  Value Byte to be converted
+  * @retval Converted byte
+  */
+uint8_t RTC_ByteToBcd2(uint8_t Value)
+{
+  uint32_t bcdhigh = 0U;
+  uint8_t Param = Value;
+
+  while(Param >= 10U)
+  {
+    bcdhigh++;
+    Param -= 10U;
+  }
+
+  return  ((uint8_t)(bcdhigh << 4U) | Param);
+}
+
+/**
+  * @brief  Convert from 2 digit BCD to Binary.
+  * @param  Value BCD value to be converted
+  * @retval Converted word
+  */
+uint8_t RTC_Bcd2ToByte(uint8_t Value)
+{
+  uint32_t tmp;
+  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
+  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
+}
+
+/**
+  * @brief  Daylight Saving Time, Add one hour to the calendar in one single operation
+  *         without going through the initialization procedure.
+  * @param  hrtc RTC handle
+  * @retval None
+  */
+void HAL_RTC_DST_Add1Hour(RTC_HandleTypeDef *hrtc)
+{
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+  SET_BIT(hrtc->Instance->CR, RTC_CR_ADD1H);
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+}
+
+/**
+  * @brief  Daylight Saving Time, Subtract one hour from the calendar in one
+  *         single operation without going through the initialization procedure.
+  * @param  hrtc RTC handle
+  * @retval None
+  */
+void HAL_RTC_DST_Sub1Hour(RTC_HandleTypeDef *hrtc)
+{
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+  SET_BIT(hrtc->Instance->CR, RTC_CR_SUB1H);
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+}
+
+/**
+  * @brief  Daylight Saving Time, Set the store operation bit.
+  * @note   It can be used by the software in order to memorize the DST status.
+  * @param  hrtc RTC handle
+  * @retval None
+  */
+void HAL_RTC_DST_SetStoreOperation(RTC_HandleTypeDef *hrtc)
+{
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+  SET_BIT(hrtc->Instance->CR, RTC_CR_BKP);
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+}
+
+/**
+  * @brief  Daylight Saving Time, Clear the store operation bit.
+  * @param  hrtc RTC handle
+  * @retval None
+  */
+void HAL_RTC_DST_ClearStoreOperation(RTC_HandleTypeDef *hrtc)
+{
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+  CLEAR_BIT(hrtc->Instance->CR, RTC_CR_BKP);
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+}
+
+/**
+  * @brief  Daylight Saving Time, Read the store operation bit.
+  * @param  hrtc RTC handle
+  * @retval operation see RTC_StoreOperation_Definitions
+  */
+uint32_t HAL_RTC_DST_ReadStoreOperation(RTC_HandleTypeDef *hrtc)
+{
+  return READ_BIT(hrtc->Instance->CR, RTC_CR_BKP);
+}
+
+/**
+  * @}
+  */
+
+#endif /* HAL_RTC_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rtc_ex.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rtc_ex.c
new file mode 100644
index 0000000..55dacc3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rtc_ex.c
@@ -0,0 +1,1976 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_rtc_ex.c
+  * @author  MCD Application Team
+  * @brief   Extended RTC HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Real Time Clock (RTC) Extended peripheral:
+  *           + RTC Time Stamp functions
+  *           + RTC Tamper functions
+  *           + RTC Wake-up functions
+  *           + Extended Control functions
+  *           + Extended RTC features functions
+  *
+  @verbatim
+  ==============================================================================
+                  ##### How to use this driver #####
+  ==============================================================================
+  [..]
+    (+) Enable the RTC domain access.
+    (+) Configure the RTC Prescaler (Asynchronous and Synchronous) and RTC hour
+        format using the HAL_RTC_Init() function.
+
+  *** RTC Wakeup configuration ***
+  ================================
+  [..]
+    (+) To configure the RTC Wakeup Clock source and Counter use the HAL_RTCEx_SetWakeUpTimer()
+        function. You can also configure the RTC Wakeup timer with interrupt mode
+        using the HAL_RTCEx_SetWakeUpTimer_IT() function.
+    (+) To read the RTC WakeUp Counter register, use the HAL_RTCEx_GetWakeUpTimer()
+        function.
+
+  *** Outputs configuration ***
+  =============================
+  [..]  The RTC has 2 different outputs:
+    (+) RTC_ALARM: this output is used to manage the RTC Alarm A, Alarm B
+        and WaKeUp signals.
+        To output the selected RTC signal, use the HAL_RTC_Init() function.
+    (+) RTC_CALIB: this output is 512Hz signal or 1Hz.
+        To enable the RTC_CALIB, use the HAL_RTCEx_SetCalibrationOutPut() function.
+    (+) Two pins can be used as RTC_ALARM or RTC_CALIB (PC13, PB2) managed on
+        the RTC_OR register.
+    (+) When the RTC_CALIB or RTC_ALARM output is selected, the RTC_OUT pin is
+        automatically configured in output alternate function.
+
+  *** Smooth digital Calibration configuration ***
+  ================================================
+  [..]
+    (+) Configure the RTC Original Digital Calibration Value and the corresponding
+        calibration cycle period (32s,16s and 8s) using the HAL_RTCEx_SetSmoothCalib()
+        function.
+
+  *** TimeStamp configuration ***
+  ===============================
+  [..]
+    (+) Enable the RTC TimeStamp using the HAL_RTCEx_SetTimeStamp() function.
+        You can also configure the RTC TimeStamp with interrupt mode using the
+        HAL_RTCEx_SetTimeStamp_IT() function.
+    (+) To read the RTC TimeStamp Time and Date register, use the HAL_RTCEx_GetTimeStamp()
+        function.
+
+  *** Internal TimeStamp configuration ***
+  ===============================
+  [..]
+    (+) Enable the RTC internal TimeStamp using the HAL_RTCEx_SetInternalTimeStamp() function.
+        User has to check internal timestamp occurrence using __HAL_RTC_INTERNAL_TIMESTAMP_GET_FLAG.
+    (+) To read the RTC TimeStamp Time and Date register, use the HAL_RTCEx_GetTimeStamp()
+        function.
+
+   *** Tamper configuration ***
+   ============================
+   [..]
+     (+) Enable the RTC Tamper and configure the Tamper filter count, trigger Edge
+         or Level according to the Tamper filter (if equal to 0 Edge else Level)
+         value, sampling frequency, NoErase, MaskFlag,  precharge or discharge and
+         Pull-UP using the HAL_RTCEx_SetTamper() function. You can configure RTC Tamper
+         with interrupt mode using HAL_RTCEx_SetTamper_IT() function.
+     (+) The default configuration of the Tamper erases the backup registers. To avoid
+         erase, enable the NoErase field on the RTC_TAMPCR register.
+     (+) With new RTC tamper configuration, you have to call HAL_RTC_Init() in order to
+         perform TAMP base address offset calculation.
+     (+) If you do not intend to have tamper using RTC clock, you can bypass its initialization
+         by setting ClockEnable inti field to RTC_CLOCK_DISABLE.
+     (+) Enable Internal tamper using HAL_RTCEx_SetInternalTamper. IT mode can be chosen using
+         setting Interrupt field.
+
+   *** Backup Data Registers configuration ***
+   ===========================================
+   [..]
+     (+) To write to the RTC Backup Data registers, use the HAL_RTCEx_BKUPWrite()
+         function.
+     (+) To read the RTC Backup Data registers, use the HAL_RTCEx_BKUPRead()
+         function.
+     (+) Before calling those functions you have to call HAL_RTC_Init() in order to
+         perform TAMP base address offset calculation.
+
+   @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup RTCEx
+  * @brief RTC Extended HAL module driver
+  * @{
+  */
+
+#ifdef HAL_RTC_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+
+/** @addtogroup RTCEx_Exported_Functions
+  * @{
+  */
+
+
+/** @addtogroup RTCEx_Exported_Functions_Group1
+ *  @brief   RTC TimeStamp and Tamper functions
+  *
+@verbatim
+ ===============================================================================
+                 ##### RTC TimeStamp and Tamper functions #####
+ ===============================================================================
+
+ [..] This section provides functions allowing to configure TimeStamp feature
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Set TimeStamp.
+  * @note   This API must be called before enabling the TimeStamp feature.
+  * @param  hrtc RTC handle
+  * @param  TimeStampEdge Specifies the pin edge on which the TimeStamp is
+  *         activated.
+  *          This parameter can be one of the following values:
+  *             @arg RTC_TIMESTAMPEDGE_RISING: the Time stamp event occurs on the
+  *                                        rising edge of the related pin.
+  *             @arg RTC_TIMESTAMPEDGE_FALLING: the Time stamp event occurs on the
+  *                                         falling edge of the related pin.
+  * @param  RTC_TimeStampPin specifies the RTC TimeStamp Pin.
+  *          This parameter can be one of the following values:
+  *             @arg RTC_TIMESTAMPPIN_DEFAULT: PC13 is selected as RTC TimeStamp Pin.
+  *               The RTC TimeStamp Pin is per default PC13, but for reasons of
+  *               compatibility, this parameter is required.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
+{
+  uint32_t tmpreg;
+
+  /* Check the parameters */
+  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
+  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));
+
+  /* Process Locked */
+  __HAL_LOCK(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_BUSY;
+
+  /* Get the RTC_CR register and clear the bits to be configured */
+  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
+
+  tmpreg|= TimeStampEdge;
+
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+  /* Configure the Time Stamp TSEDGE and Enable bits */
+  hrtc->Instance->CR = (uint32_t)tmpreg;
+
+  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
+
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+  /* Change RTC state */
+  hrtc->State = HAL_RTC_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hrtc);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Set TimeStamp with Interrupt.
+  * @note   This API must be called before enabling the TimeStamp feature.
+  * @param  hrtc RTC handle
+  * @param  TimeStampEdge Specifies the pin edge on which the TimeStamp is
+  *         activated.
+  *          This parameter can be one of the following values:
+  *             @arg RTC_TIMESTAMPEDGE_RISING: the Time stamp event occurs on the
+  *                                        rising edge of the related pin.
+  *             @arg RTC_TIMESTAMPEDGE_FALLING: the Time stamp event occurs on the
+  *                                         falling edge of the related pin.
+  * @param  RTC_TimeStampPin Specifies the RTC TimeStamp Pin.
+  *          This parameter can be one of the following values:
+  *             @arg RTC_TIMESTAMPPIN_DEFAULT: PC13 is selected as RTC TimeStamp Pin.
+  *               The RTC TimeStamp Pin is per default PC13, but for reasons of
+  *               compatibility, this parameter is required.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp_IT(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
+{
+  uint32_t tmpreg;
+
+  /* Check the parameters */
+  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
+  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));
+
+  /* Process Locked */
+  __HAL_LOCK(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_BUSY;
+
+  /* Get the RTC_CR register and clear the bits to be configured */
+  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
+
+  tmpreg |= TimeStampEdge;
+
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+  /* Configure the Time Stamp TSEDGE and Enable bits */
+  hrtc->Instance->CR = (uint32_t)tmpreg;
+
+  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
+
+  /* Enable IT timestamp */
+  __HAL_RTC_TIMESTAMP_ENABLE_IT(hrtc,RTC_IT_TS);
+
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+  /* RTC timestamp Interrupt Configuration: EXTI configuration */
+  __HAL_RTC_TIMESTAMP_EXTI_ENABLE_IT();
+
+  hrtc->State = HAL_RTC_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hrtc);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Deactivate TimeStamp.
+  * @param  hrtc RTC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_DeactivateTimeStamp(RTC_HandleTypeDef *hrtc)
+{
+  uint32_t tmpreg;
+
+  /* Process Locked */
+  __HAL_LOCK(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_BUSY;
+
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+  /* In case of interrupt mode is used, the interrupt source must disabled */
+  __HAL_RTC_TIMESTAMP_DISABLE_IT(hrtc, RTC_IT_TS);
+
+  /* Get the RTC_CR register and clear the bits to be configured */
+  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
+
+  /* Configure the Time Stamp TSEDGE and Enable bits */
+  hrtc->Instance->CR = (uint32_t)tmpreg;
+
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hrtc);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Set Internal TimeStamp.
+  * @note   This API must be called before enabling the internal TimeStamp feature.
+  * @param  hrtc RTC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_SetInternalTimeStamp(RTC_HandleTypeDef *hrtc)
+{
+  /* Process Locked */
+  __HAL_LOCK(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_BUSY;
+
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+  /* Configure the internal Time Stamp Enable bits */
+  __HAL_RTC_INTERNAL_TIMESTAMP_ENABLE(hrtc);
+
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+  /* Change RTC state */
+  hrtc->State = HAL_RTC_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hrtc);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Deactivate Internal TimeStamp.
+  * @param  hrtc RTC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_DeactivateInternalTimeStamp(RTC_HandleTypeDef *hrtc)
+{
+  /* Process Locked */
+  __HAL_LOCK(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_BUSY;
+
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+  /* Configure the internal Time Stamp Enable bits */
+  __HAL_RTC_INTERNAL_TIMESTAMP_DISABLE(hrtc);
+
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hrtc);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Get the RTC TimeStamp value.
+  * @param  hrtc RTC handle
+  * @param  sTimeStamp Pointer to Time structure
+  * @param  sTimeStampDate Pointer to Date structure
+  * @param  Format specifies the format of the entered parameters.
+  *          This parameter can be one of the following values:
+  *             @arg RTC_FORMAT_BIN: Binary data format
+  *             @arg RTC_FORMAT_BCD: BCD data format
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_GetTimeStamp(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef* sTimeStamp, RTC_DateTypeDef* sTimeStampDate, uint32_t Format)
+{
+  uint32_t tmptime, tmpdate;
+
+  /* Check the parameters */
+  assert_param(IS_RTC_FORMAT(Format));
+
+  /* Get the TimeStamp time and date registers values */
+  tmptime = (uint32_t)(hrtc->Instance->TSTR & RTC_TR_RESERVED_MASK);
+  tmpdate = (uint32_t)(hrtc->Instance->TSDR & RTC_DR_RESERVED_MASK);
+
+  /* Fill the Time structure fields with the read parameters */
+  sTimeStamp->Hours = (uint8_t)((tmptime & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TSTR_HU_Pos);
+  sTimeStamp->Minutes = (uint8_t)((tmptime & (RTC_TR_MNT | RTC_TR_MNU)) >>RTC_TSTR_MNU_Pos);
+  sTimeStamp->Seconds = (uint8_t)((tmptime & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TSTR_SU_Pos);
+  sTimeStamp->TimeFormat = (uint8_t)((tmptime & (RTC_TR_PM)) >> RTC_TSTR_PM_Pos);
+  sTimeStamp->SubSeconds = (uint32_t) hrtc->Instance->TSSSR;
+
+  /* Fill the Date structure fields with the read parameters */
+  sTimeStampDate->Year = 0U;
+  sTimeStampDate->Month = (uint8_t)((tmpdate & (RTC_DR_MT | RTC_DR_MU)) >> RTC_TSDR_MU_Pos);
+  sTimeStampDate->Date = (uint8_t)(tmpdate & (RTC_DR_DT | RTC_DR_DU));
+  sTimeStampDate->WeekDay = (uint8_t)((tmpdate & (RTC_DR_WDU)) >> RTC_TSDR_WDU_Pos);
+
+  /* Check the input parameters format */
+  if(Format == RTC_FORMAT_BIN)
+  {
+    /* Convert the TimeStamp structure parameters to Binary format */
+    sTimeStamp->Hours = (uint8_t)RTC_Bcd2ToByte(sTimeStamp->Hours);
+    sTimeStamp->Minutes = (uint8_t)RTC_Bcd2ToByte(sTimeStamp->Minutes);
+    sTimeStamp->Seconds = (uint8_t)RTC_Bcd2ToByte(sTimeStamp->Seconds);
+
+    /* Convert the DateTimeStamp structure parameters to Binary format */
+    sTimeStampDate->Month = (uint8_t)RTC_Bcd2ToByte(sTimeStampDate->Month);
+    sTimeStampDate->Date = (uint8_t)RTC_Bcd2ToByte(sTimeStampDate->Date);
+    sTimeStampDate->WeekDay = (uint8_t)RTC_Bcd2ToByte(sTimeStampDate->WeekDay);
+  }
+
+  /* Clear the TIMESTAMP Flags */
+  __HAL_RTC_INTERNAL_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_ITSF);
+  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  TimeStamp callback.
+  * @param  hrtc RTC handle
+  * @retval None
+  */
+__weak void HAL_RTCEx_TimeStampEventCallback(RTC_HandleTypeDef *hrtc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hrtc);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_RTCEx_TimeStampEventCallback could be implemented in the user file
+  */
+}
+
+
+/**
+  * @brief  Handle TimeStamp interrupt request.
+  * @param  hrtc RTC handle
+  * @retval None
+  */
+void HAL_RTCEx_TimeStampIRQHandler(RTC_HandleTypeDef *hrtc)
+{
+  /* Get the TimeStamp interrupt source enable status */
+  if (READ_BIT(RTC->MISR, RTC_MISR_TSMF) != 0U)    
+  {
+#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
+    /* Call TimeStampEvent registered Callback */
+    hrtc->TimeStampEventCallback(hrtc);
+#else
+    /* TIMESTAMP callback */
+    HAL_RTCEx_TimeStampEventCallback(hrtc);
+#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
+
+    /* Clearing flags after the Callback because the content of RTC_TSTR and RTC_TSDR are cleared when TSF bit is reset.*/
+    WRITE_REG(RTC->SCR, RTC_SCR_CITSF | RTC_SCR_CTSF);
+  }
+
+  /* Change RTC state */
+  hrtc->State = HAL_RTC_STATE_READY;
+}
+
+
+/**
+  * @brief  Handle TimeStamp polling request.
+  * @param  hrtc RTC handle
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_PollForTimeStampEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout)
+{
+  uint32_t tickstart = HAL_GetTick();
+
+  while(__HAL_RTC_TIMESTAMP_GET_FLAG(hrtc, RTC_FLAG_TSF) == 0U)
+  {
+    if(__HAL_RTC_TIMESTAMP_GET_FLAG(hrtc, RTC_FLAG_TSOVF) != 0U)
+    {
+      /* Clear the TIMESTAMP OverRun Flag */
+      __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
+
+      /* Change TIMESTAMP state */
+      hrtc->State = HAL_RTC_STATE_ERROR;
+
+      return HAL_ERROR;
+    }
+
+    if(Timeout != HAL_MAX_DELAY)
+    {
+      if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
+      {
+        hrtc->State = HAL_RTC_STATE_TIMEOUT;
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+
+  /* Change RTC state */
+  hrtc->State = HAL_RTC_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @addtogroup RTCEx_Exported_Functions_Group2
+  * @brief    RTC Wake-up functions
+  *
+@verbatim
+ ===============================================================================
+                        ##### RTC Wake-up functions #####
+ ===============================================================================
+
+ [..] This section provides functions allowing to configure Wake-up feature
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Set wake up timer.
+  * @param  hrtc RTC handle
+  * @param  WakeUpCounter Wake up counter
+  * @param  WakeUpClock Wake up clock
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
+{
+  uint32_t tickstart;
+
+  /* Check the parameters */
+  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
+  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));
+
+  /* Process Locked */
+  __HAL_LOCK(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_BUSY;
+
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+  /* Clear WUTE in RTC_CR to disable the wakeup timer */
+  CLEAR_BIT(RTC->CR, RTC_CR_WUTE);
+
+  /* Poll WUTWF until it is set in RTC_ICSR to make sure the access to wakeup autoreload
+     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
+     calendar initialization mode. */
+  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
+  {
+    tickstart = HAL_GetTick();
+    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
+    {
+      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
+      {
+        /* Enable the write protection for RTC registers */
+        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+        hrtc->State = HAL_RTC_STATE_TIMEOUT;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hrtc);
+
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+
+  /* Clear the Wakeup Timer clock source bits in CR register */
+  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
+
+  /* Configure the clock source */
+  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
+
+  /* Configure the Wakeup Timer counter */
+  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
+
+   /* Enable the Wakeup Timer */
+  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
+
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hrtc);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Set wake up timer with interrupt.
+  * @param  hrtc RTC handle
+  * @param  WakeUpCounter Wake up counter
+  * @param  WakeUpClock Wake up clock
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
+{
+  uint32_t tickstart;
+
+  /* Check the parameters */
+  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
+  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));
+
+  /* Process Locked */
+  __HAL_LOCK(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_BUSY;
+
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+  /* Disable the Wake-Up timer */
+  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
+
+  /* Clear flag Wake-Up */
+  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
+
+  /* Poll WUTWF until it is set in RTC_ICSR to make sure the access to wakeup autoreload
+     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
+     calendar initialization mode. */
+  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
+  {
+    tickstart = HAL_GetTick();
+    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
+    {
+      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
+      {
+        /* Enable the write protection for RTC registers */
+        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+        hrtc->State = HAL_RTC_STATE_TIMEOUT;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hrtc);
+
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+
+  /* Configure the Wakeup Timer counter */
+  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
+
+  /* Clear the Wakeup Timer clock source bits in CR register */
+  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
+
+  /* Configure the clock source */
+  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
+
+  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
+  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
+
+  /* Configure the Interrupt in the RTC_CR register */
+  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
+
+  /* Enable the Wakeup Timer */
+  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
+
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hrtc);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Deactivate wake up timer counter.
+  * @param  hrtc RTC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
+{
+  uint32_t tickstart;
+
+  /* Process Locked */
+  __HAL_LOCK(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_BUSY;
+
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+  /* Disable the Wakeup Timer */
+  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
+
+  /* In case of interrupt mode is used, the interrupt source must disabled */
+  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc,RTC_IT_WUT);
+
+  tickstart = HAL_GetTick();
+  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
+  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
+  {
+    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
+    {
+      /* Enable the write protection for RTC registers */
+      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+      hrtc->State = HAL_RTC_STATE_TIMEOUT;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hrtc);
+
+      return HAL_TIMEOUT;
+    }
+  }
+
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hrtc);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Get wake up timer counter.
+  * @param  hrtc RTC handle
+  * @retval Counter value
+  */
+uint32_t HAL_RTCEx_GetWakeUpTimer(RTC_HandleTypeDef *hrtc)
+{
+  /* Get the counter value */
+  return ((uint32_t)(hrtc->Instance->WUTR & RTC_WUTR_WUT));
+}
+
+/**
+  * @brief  Handle Wake Up Timer interrupt request.
+  * @param  hrtc RTC handle
+  * @retval None
+  */
+void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
+{
+    /* Get the pending status of the WAKEUPTIMER Interrupt */
+    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
+    {
+      /* Clear the WAKEUPTIMER interrupt pending bit */
+      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
+
+#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
+      /* Call WakeUpTimerEvent registered Callback */
+      hrtc->WakeUpTimerEventCallback(hrtc);
+#else
+      /* WAKEUPTIMER callback */
+      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
+#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
+    }
+
+  /* Change RTC state */
+  hrtc->State = HAL_RTC_STATE_READY;
+}
+
+/**
+  * @brief  Wake Up Timer callback.
+  * @param  hrtc RTC handle
+  * @retval None
+  */
+__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hrtc);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
+   */
+}
+
+
+/**
+  * @brief  Handle Wake Up Timer Polling.
+  * @param  hrtc RTC handle
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_PollForWakeUpTimerEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout)
+{
+  uint32_t tickstart = HAL_GetTick();
+
+  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) == 0U)
+  {
+    if(Timeout != HAL_MAX_DELAY)
+    {
+      if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
+      {
+        hrtc->State = HAL_RTC_STATE_TIMEOUT;
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+
+  /* Clear the WAKEUPTIMER Flag */
+  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
+
+  /* Change RTC state */
+  hrtc->State = HAL_RTC_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+
+/** @addtogroup RTCEx_Exported_Functions_Group3
+  * @brief    Extended Peripheral Control functions
+  *
+@verbatim
+ ===============================================================================
+              ##### Extended Peripheral Control functions #####
+ ===============================================================================
+    [..]
+    This subsection provides functions allowing to
+      (+) Write a data in a specified RTC Backup data register
+      (+) Read a data in a specified RTC Backup data register
+      (+) Set the Coarse calibration parameters.
+      (+) Deactivate the Coarse calibration parameters
+      (+) Set the Smooth calibration parameters.
+      (+) Configure the Synchronization Shift Control Settings.
+      (+) Configure the Calibration Pinout (RTC_CALIB) Selection (1Hz or 512Hz).
+      (+) Deactivate the Calibration Pinout (RTC_CALIB) Selection (1Hz or 512Hz).
+      (+) Enable the RTC reference clock detection.
+      (+) Disable the RTC reference clock detection.
+      (+) Enable the Bypass Shadow feature.
+      (+) Disable the Bypass Shadow feature.
+
+@endverbatim
+  * @{
+  */
+
+
+
+/**
+  * @brief  Set the Smooth calibration parameters.
+  * @note   To deactivate the smooth calibration, the field SmoothCalibPlusPulses
+  *         must be equal to SMOOTHCALIB_PLUSPULSES_RESET and the field
+  *         SmoothCalibMinusPulsesValue must be equal to 0.
+  * @param  hrtc RTC handle
+  * @param  SmoothCalibPeriod Select the Smooth Calibration Period.
+  *          This parameter can be can be one of the following values :
+  *             @arg RTC_SMOOTHCALIB_PERIOD_32SEC: The smooth calibration period is 32s.
+  *             @arg RTC_SMOOTHCALIB_PERIOD_16SEC: The smooth calibration period is 16s.
+  *             @arg RTC_SMOOTHCALIB_PERIOD_8SEC: The smooth calibration period is 8s.
+  * @param  SmoothCalibPlusPulses Select to Set or reset the CALP bit.
+  *          This parameter can be one of the following values:
+  *             @arg RTC_SMOOTHCALIB_PLUSPULSES_SET: Add one RTCCLK pulse every 2*11 pulses.
+  *             @arg RTC_SMOOTHCALIB_PLUSPULSES_RESET: No RTCCLK pulses are added.
+  * @param  SmoothCalibMinusPulsesValue Select the value of CALM[8:0] bits.
+  *          This parameter can be one any value from 0 to 0x000001FF.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef* hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmoothCalibMinusPulsesValue)
+{
+  uint32_t tickstart;
+
+  /* Check the parameters */
+  assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(SmoothCalibPeriod));
+  assert_param(IS_RTC_SMOOTH_CALIB_PLUS(SmoothCalibPlusPulses));
+  assert_param(IS_RTC_SMOOTH_CALIB_MINUS(SmoothCalibMinusPulsesValue));
+
+  /* Process Locked */
+  __HAL_LOCK(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_BUSY;
+
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+  /* check if a calibration is pending*/
+  if((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
+  {
+    tickstart = HAL_GetTick();
+
+    /* check if a calibration is pending*/
+    while((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
+    {
+      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
+      {
+        /* Enable the write protection for RTC registers */
+        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+        /* Change RTC state */
+        hrtc->State = HAL_RTC_STATE_TIMEOUT;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hrtc);
+
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+
+  /* Configure the Smooth calibration settings */
+  hrtc->Instance->CALR = (uint32_t)((uint32_t)SmoothCalibPeriod | (uint32_t)SmoothCalibPlusPulses | (uint32_t)SmoothCalibMinusPulsesValue);
+
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+  /* Change RTC state */
+  hrtc->State = HAL_RTC_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hrtc);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configure the Synchronization Shift Control Settings.
+  * @note   When REFCKON is set, firmware must not write to Shift control register.
+  * @param  hrtc RTC handle
+  * @param  ShiftAdd1S Select to add or not 1 second to the time calendar.
+  *          This parameter can be one of the following values:
+  *             @arg RTC_SHIFTADD1S_SET: Add one second to the clock calendar.
+  *             @arg RTC_SHIFTADD1S_RESET: No effect.
+  * @param  ShiftSubFS Select the number of Second Fractions to substitute.
+  *          This parameter can be one any value from 0 to 0x7FFF.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_SetSynchroShift(RTC_HandleTypeDef* hrtc, uint32_t ShiftAdd1S, uint32_t ShiftSubFS)
+{
+  uint32_t tickstart;
+
+  /* Check the parameters */
+  assert_param(IS_RTC_SHIFT_ADD1S(ShiftAdd1S));
+  assert_param(IS_RTC_SHIFT_SUBFS(ShiftSubFS));
+
+  /* Process Locked */
+  __HAL_LOCK(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_BUSY;
+
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+    tickstart = HAL_GetTick();
+
+    /* Wait until the shift is completed*/
+    while((hrtc->Instance->ICSR & RTC_ICSR_SHPF) != 0U)
+    {
+      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
+      {
+        /* Enable the write protection for RTC registers */
+        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+        hrtc->State = HAL_RTC_STATE_TIMEOUT;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hrtc);
+
+        return HAL_TIMEOUT;
+      }
+    }
+
+    /* Check if the reference clock detection is disabled */
+    if((hrtc->Instance->CR & RTC_CR_REFCKON) == 0U)
+    {
+      /* Configure the Shift settings */
+      hrtc->Instance->SHIFTR = (uint32_t)(uint32_t)(ShiftSubFS) | (uint32_t)(ShiftAdd1S);
+
+      /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
+      if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
+      {
+        if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
+        {
+          /* Enable the write protection for RTC registers */
+          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+          hrtc->State = HAL_RTC_STATE_ERROR;
+
+          /* Process Unlocked */
+          __HAL_UNLOCK(hrtc);
+
+          return HAL_ERROR;
+        }
+      }
+    }
+    else
+    {
+      /* Enable the write protection for RTC registers */
+      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+      /* Change RTC state */
+      hrtc->State = HAL_RTC_STATE_ERROR;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hrtc);
+
+      return HAL_ERROR;
+    }
+
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+  /* Change RTC state */
+  hrtc->State = HAL_RTC_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hrtc);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configure the Calibration Pinout (RTC_CALIB) Selection (1Hz or 512Hz).
+  * @param  hrtc RTC handle
+  * @param  CalibOutput Select the Calibration output Selection .
+  *          This parameter can be one of the following values:
+  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
+  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef* hrtc, uint32_t CalibOutput)
+{
+  /* Check the parameters */
+  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));
+
+  /* Process Locked */
+  __HAL_LOCK(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_BUSY;
+
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+  /* Clear flags before config */
+  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
+
+  /* Configure the RTC_CR register */
+  hrtc->Instance->CR |= (uint32_t)CalibOutput;
+
+  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
+
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+  /* Change RTC state */
+  hrtc->State = HAL_RTC_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hrtc);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Deactivate the Calibration Pinout (RTC_CALIB) Selection (1Hz or 512Hz).
+  * @param  hrtc RTC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_DeactivateCalibrationOutPut(RTC_HandleTypeDef* hrtc)
+{
+  /* Process Locked */
+  __HAL_LOCK(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_BUSY;
+
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+  __HAL_RTC_CALIBRATION_OUTPUT_DISABLE(hrtc);
+
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+  /* Change RTC state */
+  hrtc->State = HAL_RTC_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hrtc);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Enable the RTC reference clock detection.
+  * @param  hrtc RTC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_SetRefClock(RTC_HandleTypeDef* hrtc)
+{
+  HAL_StatusTypeDef status;
+
+  /* Process Locked */
+  __HAL_LOCK(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_BUSY;
+
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+  /* Enter Initialization mode */
+  status = RTC_EnterInitMode(hrtc);
+  if(status == HAL_OK)
+  {
+    /* Enable clockref detection */
+    __HAL_RTC_CLOCKREF_DETECTION_ENABLE(hrtc);
+
+    /* Exit Initialization mode */
+    status = RTC_ExitInitMode(hrtc);
+  }
+
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+  if (status == HAL_OK)
+  {
+  hrtc->State = HAL_RTC_STATE_READY;
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hrtc);
+
+  return status;
+}
+
+/**
+  * @brief  Disable the RTC reference clock detection.
+  * @param  hrtc RTC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_DeactivateRefClock(RTC_HandleTypeDef* hrtc)
+{
+  HAL_StatusTypeDef status;
+
+  /* Process Locked */
+  __HAL_LOCK(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_BUSY;
+
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+  /* Enter Initialization mode */
+  status = RTC_EnterInitMode(hrtc);
+  if (status == HAL_OK)
+  {
+    /* Disable clockref detection */
+    __HAL_RTC_CLOCKREF_DETECTION_DISABLE(hrtc);
+
+    /* Exit Initialization mode */
+    status = RTC_ExitInitMode(hrtc);
+  }
+
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+  if (status == HAL_OK)
+  {
+  hrtc->State = HAL_RTC_STATE_READY;
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hrtc);
+
+  return status;
+}
+
+/**
+  * @brief  Enable the Bypass Shadow feature.
+  * @note   When the Bypass Shadow is enabled the calendar value are taken
+  *         directly from the Calendar counter.
+  * @param  hrtc RTC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
+{
+  /* Process Locked */
+  __HAL_LOCK(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_BUSY;
+
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+  /* Set the BYPSHAD bit */
+  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
+
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+  /* Change RTC state */
+  hrtc->State = HAL_RTC_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hrtc);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Disable the Bypass Shadow feature.
+  * @note   When the Bypass Shadow is enabled the calendar value are taken
+  *         directly from the Calendar counter.
+  * @param  hrtc RTC handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef* hrtc)
+{
+  /* Process Locked */
+  __HAL_LOCK(hrtc);
+
+  hrtc->State = HAL_RTC_STATE_BUSY;
+
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+
+  /* Reset the BYPSHAD bit */
+  hrtc->Instance->CR &= ((uint8_t)~RTC_CR_BYPSHAD);
+
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+
+  /* Change RTC state */
+  hrtc->State = HAL_RTC_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hrtc);
+
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @addtogroup RTCEx_Exported_Functions_Group4
+  * @brief    Extended features functions
+  *
+@verbatim
+ ===============================================================================
+                 ##### Extended features functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) RTC Alarm B callback
+      (+) RTC Poll for Alarm B request
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Alarm B callback.
+  * @param  hrtc RTC handle
+  * @retval None
+  */
+__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hrtc);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Handle Alarm B Polling request.
+  * @param  hrtc RTC handle
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_PollForAlarmBEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout)
+{
+  uint32_t tickstart = HAL_GetTick();
+
+  while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) == 0U)
+  {
+    if(Timeout != HAL_MAX_DELAY)
+    {
+      if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
+      {
+        hrtc->State = HAL_RTC_STATE_TIMEOUT;
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+
+  /* Clear the Alarm Flag */
+  __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
+
+  /* Change RTC state */
+  hrtc->State = HAL_RTC_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @addtogroup RTCEx_Exported_Functions_Group5
+  * @brief      Extended RTC Tamper functions
+  *
+@verbatim
+  ==============================================================================
+                         ##### Tamper functions #####
+  ==============================================================================
+  [..]
+   (+) Before calling any tamper or internal tamper function, you have to call first
+       HAL_RTC_Init() function.
+   (+) In that ine you can select to output tamper event on RTC pin.
+  [..]
+   (+) Enable the Tamper and configure the Tamper filter count, trigger Edge
+       or Level according to the Tamper filter (if equal to 0 Edge else Level)
+       value, sampling frequency, NoErase, MaskFlag, precharge or discharge and
+       Pull-UP, timestamp using the HAL_RTCEx_SetTamper() function.
+       You can configure Tamper with interrupt mode using HAL_RTCEx_SetTamper_IT() function.
+   (+) The default configuration of the Tamper erases the backup registers. To avoid
+       erase, enable the NoErase field on the TAMP_TAMPCR register.
+  [..]
+   (+) Enable Internal Tamper and configure it with interrupt, timestamp using
+       the HAL_RTCEx_SetInternalTamper() function.
+
+@endverbatim
+  * @{
+  */
+
+
+/**
+  * @brief  Set Tamper
+  * @param  hrtc RTC handle
+  * @param  sTamper Pointer to Tamper Structure.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_SetTamper(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef* sTamper)
+{
+  uint32_t tmpreg;
+  /* Process TAMP instance pointer */
+  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
+
+  /* Check the parameters */
+  assert_param(IS_RTC_TAMPER(sTamper->Tamper));
+  assert_param(IS_RTC_TAMPER_TRIGGER(sTamper->Trigger));
+  assert_param(IS_RTC_TAMPER_ERASE_MODE(sTamper->NoErase));
+  assert_param(IS_RTC_TAMPER_MASKFLAG_STATE(sTamper->MaskFlag));
+  assert_param(IS_RTC_TAMPER_FILTER(sTamper->Filter));
+  assert_param(IS_RTC_TAMPER_SAMPLING_FREQ(sTamper->SamplingFrequency));
+  assert_param(IS_RTC_TAMPER_PRECHARGE_DURATION(sTamper->PrechargeDuration));
+  assert_param(IS_RTC_TAMPER_PULLUP_STATE(sTamper->TamperPullUp));
+  assert_param(IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(sTamper->TimeStampOnTamperDetection));
+
+  /* Configuration register 2 */
+  tmpreg = tamp->CR2;
+  tmpreg &= ~((sTamper->Tamper << 24) | (sTamper->Tamper << 16) | (sTamper->Tamper));
+
+  if(sTamper->Trigger != RTC_TAMPERTRIGGER_RISINGEDGE)
+  {
+    tmpreg |= (sTamper->Tamper << 24);
+  }
+
+  if(sTamper->MaskFlag != RTC_TAMPERMASK_FLAG_DISABLE)
+  {
+    tmpreg |= (sTamper->Tamper << 16);
+  }
+
+  if(sTamper->NoErase != RTC_TAMPER_ERASE_BACKUP_ENABLE)
+  {
+    tmpreg |= sTamper->Tamper;
+  }
+  tamp->CR2 = tmpreg;
+
+  /* Filter control register */
+  tamp->FLTCR = (sTamper->Filter) | (sTamper->SamplingFrequency) | \
+                 (sTamper->PrechargeDuration) | (sTamper->TamperPullUp);
+
+  /* timestamp on tamper */
+  if((hrtc->Instance->CR & RTC_CR_TAMPTS) != (sTamper->TimeStampOnTamperDetection))
+  {
+    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+    tmpreg = (hrtc->Instance->CR & ~RTC_CR_TAMPTS);
+    hrtc->Instance->CR = (tmpreg | (sTamper->TimeStampOnTamperDetection));
+    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+  }
+
+  /* Control register 1 */
+  tamp->CR1 |= (sTamper->Tamper);
+
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  Set Tamper in IT mode
+  * @param  hrtc RTC handle
+  * @param  sTamper Pointer to Tamper Structure.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_SetTamper_IT(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef* sTamper)
+{
+  uint32_t tmpreg;
+  /* Process TAMP instance pointer */
+  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
+
+  /* Check the parameters */
+  assert_param(IS_RTC_TAMPER(sTamper->Tamper));
+  assert_param(IS_RTC_TAMPER_TRIGGER(sTamper->Trigger));
+  assert_param(IS_RTC_TAMPER_ERASE_MODE(sTamper->NoErase));
+  assert_param(IS_RTC_TAMPER_MASKFLAG_STATE(sTamper->MaskFlag));
+  assert_param(IS_RTC_TAMPER_FILTER(sTamper->Filter));
+  assert_param(IS_RTC_TAMPER_SAMPLING_FREQ(sTamper->SamplingFrequency));
+  assert_param(IS_RTC_TAMPER_PRECHARGE_DURATION(sTamper->PrechargeDuration));
+  assert_param(IS_RTC_TAMPER_PULLUP_STATE(sTamper->TamperPullUp));
+  assert_param(IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(sTamper->TimeStampOnTamperDetection));
+
+  /* Configuration register 2 */
+  tmpreg = tamp->CR2;
+  tmpreg &= ~((sTamper->Tamper << 24) | (sTamper->Tamper << 16) | (sTamper->Tamper));
+
+  if(sTamper->Trigger != RTC_TAMPERTRIGGER_RISINGEDGE)
+  {
+    tmpreg |= (sTamper->Tamper << 24);
+  }
+
+  if(sTamper->MaskFlag != RTC_TAMPERMASK_FLAG_DISABLE)
+  {
+    tmpreg |= (sTamper->Tamper << 16);
+  }
+
+  if(sTamper->NoErase != RTC_TAMPER_ERASE_BACKUP_ENABLE)
+  {
+    tmpreg |= sTamper->Tamper;
+  }
+  tamp->CR2 = tmpreg;
+
+  /* Filter control register */
+  tamp->FLTCR = (sTamper->Filter) | (sTamper->SamplingFrequency) | \
+                 (sTamper->PrechargeDuration) | (sTamper->TamperPullUp);
+
+  /* timestamp on tamper */
+  if((hrtc->Instance->CR & RTC_CR_TAMPTS) != (sTamper->TimeStampOnTamperDetection))
+  {
+    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+    tmpreg = (hrtc->Instance->CR & ~RTC_CR_TAMPTS);
+    hrtc->Instance->CR = (tmpreg | (sTamper->TimeStampOnTamperDetection));
+    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+  }
+
+  /* RTC Tamper Interrupt Configuration: EXTI configuration */
+  __HAL_RTC_TAMPER_EXTI_ENABLE_IT();
+
+  /* Interrupt enable register */
+  tamp->IER |= sTamper->Tamper;
+
+  /* Control register 1 */
+  tamp->CR1 |= (sTamper->Tamper);
+
+  return HAL_OK;
+}
+
+
+
+/**
+  * @brief  Deactivate Tamper.
+  * @param  hrtc RTC handle
+  * @param  Tamper Selected tamper pin.
+  *         This parameter can be a combination of the following values:
+  *         @arg RTC_TAMPER_1
+  *         @arg RTC_TAMPER_2
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_DeactivateTamper(RTC_HandleTypeDef *hrtc, uint32_t Tamper)
+{
+  /* Process TAMP instance pointer */
+  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
+
+  assert_param(IS_RTC_TAMPER(Tamper));
+
+  /* Disable the selected Tamper pin */
+  tamp->CR1 &= ~Tamper;
+
+  /* Clear tamper mask/noerase/trigger configuration */
+  tamp->CR2 &= ~((Tamper << 24) | (Tamper << 16) | Tamper);
+
+  /* Clear tamper interrupt mode configuration */
+  tamp->IER &= ~Tamper;
+
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  Tamper event polling.
+  * @param  hrtc RTC handle
+  * @param  Tamper Selected tamper pin.
+  *         This parameter can be a combination of the following values:
+  *         @arg RTC_TAMPER_1
+  *         @arg RTC_TAMPER_2
+  *         @arg RTC_TAMPER_3 (*)
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_PollForTamperEvent(RTC_HandleTypeDef *hrtc, uint32_t Tamper, uint32_t Timeout)
+{
+  /* Process TAMP instance pointer */
+  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
+
+  assert_param(IS_RTC_TAMPER(Tamper));
+
+  uint32_t tickstart = HAL_GetTick();
+
+  /* Get the status of the Interrupt */
+  while((tamp->SR & Tamper) != Tamper)
+  {
+    if(Timeout != HAL_MAX_DELAY)
+    {
+      if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
+      {
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+
+  /* Clear the Tamper Flag */
+  tamp->SCR = Tamper;
+
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  Set Internal Tamper in interrupt mode
+  * @param  hrtc RTC handle
+  * @param  sIntTamper Pointer to Internal Tamper Structure.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_SetInternalTamper(RTC_HandleTypeDef *hrtc, RTC_InternalTamperTypeDef* sIntTamper)
+{
+  /* Process TAMP instance pointer */
+  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
+
+  uint32_t tmpreg;
+
+  /* Check the parameters */
+  assert_param(IS_RTC_INTERNAL_TAMPER(sIntTamper->IntTamper));
+  assert_param(IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(sIntTamper->TimeStampOnTamperDetection));
+
+  /* timestamp on internal tamper */
+  if((hrtc->Instance->CR & RTC_CR_TAMPTS) != (sIntTamper->TimeStampOnTamperDetection))
+  {
+    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+    tmpreg = (hrtc->Instance->CR & ~RTC_CR_TAMPTS);
+    hrtc->Instance->CR = (tmpreg | (sIntTamper->TimeStampOnTamperDetection));
+    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+  }
+
+  /* Control register 1 */
+  tamp->CR1 |= (sIntTamper->IntTamper);
+
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  Set Internal Tamper
+  * @param  hrtc RTC handle
+  * @param  sIntTamper Pointer to Internal Tamper Structure.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_SetInternalTamper_IT(RTC_HandleTypeDef *hrtc, RTC_InternalTamperTypeDef* sIntTamper)
+{
+  /* Process TAMP instance pointer */
+  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
+
+  uint32_t tmpreg;
+
+  /* Check the parameters */
+  assert_param(IS_RTC_INTERNAL_TAMPER(sIntTamper->IntTamper));
+  assert_param(IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(sIntTamper->TimeStampOnTamperDetection));
+
+  /* timestamp on internal tamper */
+  if((hrtc->Instance->CR & RTC_CR_TAMPTS) != (sIntTamper->TimeStampOnTamperDetection))
+  {
+    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
+    tmpreg = (hrtc->Instance->CR & ~RTC_CR_TAMPTS);
+    hrtc->Instance->CR = (tmpreg | (sIntTamper->TimeStampOnTamperDetection));
+    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
+  }
+
+  /* RTC Tamper Interrupt Configuration: EXTI configuration */
+  __HAL_RTC_TAMPER_EXTI_ENABLE_IT();
+
+  /* Interrupt enable register */
+  tamp->IER |= sIntTamper->IntTamper;
+
+  /* Control register 1 */
+  tamp->CR1 |= (sIntTamper->IntTamper);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Deactivate Internal Tamper.
+  * @param  hrtc RTC handle
+  * @param  IntTamper Selected internal tamper event.
+  *          This parameter can be any combination of existing internal tampers.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_DeactivateInternalTamper(RTC_HandleTypeDef *hrtc, uint32_t IntTamper)
+{
+  /* Process TAMP instance pointer */
+  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
+
+  assert_param(IS_RTC_INTERNAL_TAMPER(IntTamper));
+
+  /* Disable the selected Tamper pin */
+  tamp->CR1 &= ~IntTamper;
+
+  /* Clear internal tamper interrupt mode configuration */
+  tamp->IER &= ~IntTamper;
+
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  Internal Tamper event polling.
+  * @param  hrtc RTC handle
+  * @param  IntTamper selected tamper.
+  *          This parameter can be any combination of existing internal tampers.
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RTCEx_PollForInternalTamperEvent(RTC_HandleTypeDef *hrtc, uint32_t IntTamper, uint32_t Timeout)
+{
+  /* Process TAMP instance pointer */
+  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
+
+  assert_param(IS_RTC_INTERNAL_TAMPER(IntTamper));
+
+  uint32_t tickstart = HAL_GetTick();
+
+  /* Get the status of the Interrupt */
+  while((tamp->SR & IntTamper) != IntTamper)
+  {
+    if(Timeout != HAL_MAX_DELAY)
+    {
+      if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
+      {
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+
+  /* Clear the Tamper Flag */
+  tamp->SCR = IntTamper;
+
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  Handle Tamper interrupt request.
+  * @param  hrtc RTC handle
+  * @retval None
+  */
+void HAL_RTCEx_TamperIRQHandler(RTC_HandleTypeDef *hrtc)
+{
+  uint32_t tmp;
+  /* Process TAMP instance pointer */
+  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
+
+  /* Get interrupt status */
+  tmp = tamp->MISR;
+
+  /* Immediately clear flags */
+  tamp->SCR = tmp;
+
+  /* Check Tamper1 status */
+  if((tmp & RTC_TAMPER_1) == RTC_TAMPER_1)
+  {
+#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
+      /* Call Tamper 1 Event registered Callback */
+      hrtc->Tamper1EventCallback(hrtc);
+#else
+    /* Tamper1 callback */
+    HAL_RTCEx_Tamper1EventCallback(hrtc);
+#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
+  }
+
+  /* Check Tamper2 status */
+  if((tmp & RTC_TAMPER_2) == RTC_TAMPER_2)
+  {
+#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
+      /* Call Tamper 2 Event registered Callback */
+      hrtc->Tamper2EventCallback(hrtc);
+#else
+    /* Tamper2 callback */
+    HAL_RTCEx_Tamper2EventCallback(hrtc);
+#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
+  }
+
+#if defined(TAMP_CR1_TAMP3E)
+  /* Check Tamper3 status */
+  if((tmp & RTC_TAMPER_3) == RTC_TAMPER_3)
+  {
+#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
+      /* Call Tamper 3 Event registered Callback */
+      hrtc->Tamper3EventCallback(hrtc);
+#else
+    /* Tamper3 callback */
+    HAL_RTCEx_Tamper3EventCallback(hrtc);
+#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
+  }
+#endif /* TAMP_CR1_TAMP3E */
+
+  /* Check Internal Tamper3 status */
+  if((tmp & RTC_INT_TAMPER_3) == RTC_INT_TAMPER_3)
+  {
+#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
+      /* Call Internal Tamper 3 Event registered Callback */
+      hrtc->InternalTamper3EventCallback(hrtc);
+#else
+    /* Internal Tamper3 callback */
+    HAL_RTCEx_InternalTamper3EventCallback(hrtc);
+#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
+  }
+
+  /* Check Internal Tamper4 status */
+  if((tmp & RTC_INT_TAMPER_4) == RTC_INT_TAMPER_4)
+  {
+#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
+      /* Call Internal Tamper 4 Event registered Callback */
+      hrtc->InternalTamper4EventCallback(hrtc);
+#else
+    /* Internal Tamper4 callback */
+    HAL_RTCEx_InternalTamper4EventCallback(hrtc);
+#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
+  }
+
+  /* Check Internal Tamper5 status */
+  if((tmp & RTC_INT_TAMPER_5) == RTC_INT_TAMPER_5)
+  {
+#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
+      /* Call Internal Tamper 5 Event registered Callback */
+      hrtc->InternalTamper5EventCallback(hrtc);
+#else
+    /* Internal Tamper5 callback */
+    HAL_RTCEx_InternalTamper5EventCallback(hrtc);
+#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
+  }
+
+  /* Check Internal Tamper6 status */
+  if((tmp & RTC_INT_TAMPER_6) == RTC_INT_TAMPER_6)
+  {
+#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
+      /* Call Internal Tamper 6 Event registered Callback */
+      hrtc->InternalTamper6EventCallback(hrtc);
+#else
+    /* Internal Tamper6 callback */
+    HAL_RTCEx_InternalTamper6EventCallback(hrtc);
+#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
+  }
+
+}
+
+
+/**
+  * @brief  Tamper 1 callback.
+  * @param  hrtc RTC handle
+  * @retval None
+  */
+__weak void HAL_RTCEx_Tamper1EventCallback(RTC_HandleTypeDef *hrtc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hrtc);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_RTCEx_Tamper1EventCallback could be implemented in the user file
+   */
+}
+
+
+/**
+  * @brief  Tamper 2 callback.
+  * @param  hrtc RTC handle
+  * @retval None
+  */
+__weak void HAL_RTCEx_Tamper2EventCallback(RTC_HandleTypeDef *hrtc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hrtc);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_RTCEx_Tamper2EventCallback could be implemented in the user file
+   */
+}
+
+#if defined(TAMP_CR1_TAMP3E)
+/**
+  * @brief  Tamper 3 callback.
+  * @param  hrtc RTC handle
+  * @retval None
+  */
+__weak void HAL_RTCEx_Tamper3EventCallback(RTC_HandleTypeDef *hrtc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hrtc);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_RTCEx_Tamper2EventCallback could be implemented in the user file
+   */
+}
+#endif /* TAMP_CR1_TAMP3E */
+
+/**
+  * @brief  Internal Tamper 3 callback.
+  * @param  hrtc RTC handle
+  * @retval None
+  */
+__weak void HAL_RTCEx_InternalTamper3EventCallback(RTC_HandleTypeDef *hrtc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hrtc);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_RTCEx_InternalTamper3EventCallback could be implemented in the user file
+   */
+}
+
+
+/**
+  * @brief  Internal Tamper 4 callback.
+  * @param  hrtc RTC handle
+  * @retval None
+  */
+__weak void HAL_RTCEx_InternalTamper4EventCallback(RTC_HandleTypeDef *hrtc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hrtc);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_RTCEx_InternalTamper4EventCallback could be implemented in the user file
+   */
+}
+
+
+/**
+  * @brief  Internal Tamper 5 callback.
+  * @param  hrtc RTC handle
+  * @retval None
+  */
+__weak void HAL_RTCEx_InternalTamper5EventCallback(RTC_HandleTypeDef *hrtc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hrtc);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_RTCEx_InternalTamper5EventCallback could be implemented in the user file
+   */
+}
+
+
+/**
+  * @brief  Internal Tamper 6 callback.
+  * @param  hrtc RTC handle
+  * @retval None
+  */
+__weak void HAL_RTCEx_InternalTamper6EventCallback(RTC_HandleTypeDef *hrtc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hrtc);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_RTCEx_InternalTamper6EventCallback could be implemented in the user file
+   */
+}
+
+
+
+/**
+  * @}
+  */
+
+
+/** @addtogroup RTCEx_Exported_Functions_Group6
+  * @brief      Extended RTC Backup register functions
+  *
+@verbatim
+  ===============================================================================
+             ##### Extended RTC Backup register functions #####
+  ===============================================================================
+  [..]
+   (+) Before calling any tamper or internal tamper function, you have to call first
+       HAL_RTC_Init() function.
+   (+) In that ine you can select to output tamper event on RTC pin.
+  [..]
+   This subsection provides functions allowing to
+   (+) Write a data in a specified RTC Backup data register
+   (+) Read a data in a specified RTC Backup data register
+@endverbatim
+  * @{
+  */
+
+
+/**
+  * @brief  Write a data in a specified RTC Backup data register.
+  * @param  hrtc RTC handle
+  * @param  BackupRegister: RTC Backup data Register number.
+  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 4
+  *          specify the register.
+  * @param  Data Data to be written in the specified Backup data register.
+  * @retval None
+  */
+void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
+{
+  uint32_t tmp;
+  /* Process TAMP instance pointer */
+  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
+
+  /* Check the parameters */
+  assert_param(IS_RTC_BKP(BackupRegister));
+
+  tmp = (uint32_t)&(tamp->BKP0R);
+  tmp += (BackupRegister * 4U);
+
+  /* Write the specified register */
+  *(__IO uint32_t *)tmp = (uint32_t)Data;
+}
+
+
+/**
+  * @brief  Reads data from the specified RTC Backup data Register.
+  * @param  hrtc RTC handle
+  * @param  BackupRegister  RTC Backup data Register number.
+  *         This parameter can be: RTC_BKP_DRx where x can be from 0 to 4
+  *         specify the register.
+  * @retval Read value
+  */
+uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
+{
+  uint32_t tmp ;
+  /* Process TAMP instance pointer */
+  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
+
+  /* Check the parameters */
+  assert_param(IS_RTC_BKP(BackupRegister));
+
+  tmp = (uint32_t)&(tamp->BKP0R);
+  tmp += (BackupRegister * 4U);
+
+  /* Read the specified register */
+  return (*(__IO uint32_t *)tmp);
+}
+
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_RTC_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_smartcard.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_smartcard.c
new file mode 100644
index 0000000..c437c5b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_smartcard.c
@@ -0,0 +1,3182 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_smartcard.c
+  * @author  MCD Application Team
+  * @brief   SMARTCARD HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the SMARTCARD peripheral:
+  *           + Initialization and de-initialization functions
+  *           + IO operation functions
+  *           + Peripheral Control functions
+  *           + Peripheral State and Error functions
+  *
+  @verbatim
+  ==============================================================================
+                        ##### How to use this driver #####
+  ==============================================================================
+  [..]
+    The SMARTCARD HAL driver can be used as follows:
+
+    (#) Declare a SMARTCARD_HandleTypeDef handle structure (eg. SMARTCARD_HandleTypeDef hsmartcard).
+    (#) Associate a USART to the SMARTCARD handle hsmartcard.
+    (#) Initialize the SMARTCARD low level resources by implementing the HAL_SMARTCARD_MspInit() API:
+        (++) Enable the USARTx interface clock.
+        (++) USART pins configuration:
+             (+++) Enable the clock for the USART GPIOs.
+             (+++) Configure the USART pins (TX as alternate function pull-up, RX as alternate function Input).
+        (++) NVIC configuration if you need to use interrupt process (HAL_SMARTCARD_Transmit_IT()
+             and HAL_SMARTCARD_Receive_IT() APIs):
+             (+++) Configure the USARTx interrupt priority.
+             (+++) Enable the NVIC USART IRQ handle.
+        (++) DMA Configuration if you need to use DMA process (HAL_SMARTCARD_Transmit_DMA()
+             and HAL_SMARTCARD_Receive_DMA() APIs):
+             (+++) Declare a DMA handle structure for the Tx/Rx channel.
+             (+++) Enable the DMAx interface clock.
+             (+++) Configure the declared DMA handle structure with the required Tx/Rx parameters.
+             (+++) Configure the DMA Tx/Rx channel.
+             (+++) Associate the initialized DMA handle to the SMARTCARD DMA Tx/Rx handle.
+             (+++) Configure the priority and enable the NVIC for the transfer complete
+                   interrupt on the DMA Tx/Rx channel.
+
+    (#) Program the Baud Rate, Parity, Mode(Receiver/Transmitter), clock enabling/disabling and accordingly,
+        the clock parameters (parity, phase, last bit), prescaler value, guard time and NACK on transmission
+        error enabling or disabling in the hsmartcard handle Init structure.
+
+    (#) If required, program SMARTCARD advanced features (TX/RX pins swap, TimeOut, auto-retry counter,...)
+        in the hsmartcard handle AdvancedInit structure.
+
+    (#) Initialize the SMARTCARD registers by calling the HAL_SMARTCARD_Init() API:
+        (++) This API configures also the low level Hardware GPIO, CLOCK, CORTEX...etc)
+             by calling the customized HAL_SMARTCARD_MspInit() API.
+        [..]
+        (@) The specific SMARTCARD interrupts (Transmission complete interrupt,
+             RXNE interrupt and Error Interrupts) will be managed using the macros
+             __HAL_SMARTCARD_ENABLE_IT() and __HAL_SMARTCARD_DISABLE_IT() inside the transmit and receive process.
+
+    [..]
+    [..] Three operation modes are available within this driver :
+
+     *** Polling mode IO operation ***
+     =================================
+     [..]
+       (+) Send an amount of data in blocking mode using HAL_SMARTCARD_Transmit()
+       (+) Receive an amount of data in blocking mode using HAL_SMARTCARD_Receive()
+
+     *** Interrupt mode IO operation ***
+     ===================================
+     [..]
+       (+) Send an amount of data in non-blocking mode using HAL_SMARTCARD_Transmit_IT()
+       (+) At transmission end of transfer HAL_SMARTCARD_TxCpltCallback() is executed and user can
+            add his own code by customization of function pointer HAL_SMARTCARD_TxCpltCallback()
+       (+) Receive an amount of data in non-blocking mode using HAL_SMARTCARD_Receive_IT()
+       (+) At reception end of transfer HAL_SMARTCARD_RxCpltCallback() is executed and user can
+            add his own code by customization of function pointer HAL_SMARTCARD_RxCpltCallback()
+       (+) In case of transfer Error, HAL_SMARTCARD_ErrorCallback() function is executed and user can
+            add his own code by customization of function pointer HAL_SMARTCARD_ErrorCallback()
+
+     *** DMA mode IO operation ***
+     ==============================
+     [..]
+       (+) Send an amount of data in non-blocking mode (DMA) using HAL_SMARTCARD_Transmit_DMA()
+       (+) At transmission end of transfer HAL_SMARTCARD_TxCpltCallback() is executed and user can
+            add his own code by customization of function pointer HAL_SMARTCARD_TxCpltCallback()
+       (+) Receive an amount of data in non-blocking mode (DMA) using HAL_SMARTCARD_Receive_DMA()
+       (+) At reception end of transfer HAL_SMARTCARD_RxCpltCallback() is executed and user can
+            add his own code by customization of function pointer HAL_SMARTCARD_RxCpltCallback()
+       (+) In case of transfer Error, HAL_SMARTCARD_ErrorCallback() function is executed and user can
+            add his own code by customization of function pointer HAL_SMARTCARD_ErrorCallback()
+
+     *** SMARTCARD HAL driver macros list ***
+     ========================================
+     [..]
+       Below the list of most used macros in SMARTCARD HAL driver.
+
+       (+) __HAL_SMARTCARD_GET_FLAG : Check whether or not the specified SMARTCARD flag is set
+       (+) __HAL_SMARTCARD_CLEAR_FLAG : Clear the specified SMARTCARD pending flag
+       (+) __HAL_SMARTCARD_ENABLE_IT: Enable the specified SMARTCARD interrupt
+       (+) __HAL_SMARTCARD_DISABLE_IT: Disable the specified SMARTCARD interrupt
+       (+) __HAL_SMARTCARD_GET_IT_SOURCE: Check whether or not the specified SMARTCARD interrupt is enabled
+
+     [..]
+       (@) You can refer to the SMARTCARD HAL driver header file for more useful macros
+
+    ##### Callback registration #####
+    ==================================
+
+    [..]
+    The compilation define USE_HAL_SMARTCARD_REGISTER_CALLBACKS when set to 1
+    allows the user to configure dynamically the driver callbacks.
+
+    [..]
+    Use Function HAL_SMARTCARD_RegisterCallback() to register a user callback.
+    Function HAL_SMARTCARD_RegisterCallback() allows to register following callbacks:
+    (+) TxCpltCallback            : Tx Complete Callback.
+    (+) RxCpltCallback            : Rx Complete Callback.
+    (+) ErrorCallback             : Error Callback.
+    (+) AbortCpltCallback         : Abort Complete Callback.
+    (+) AbortTransmitCpltCallback : Abort Transmit Complete Callback.
+    (+) AbortReceiveCpltCallback  : Abort Receive Complete Callback.
+    (+) RxFifoFullCallback        : Rx Fifo Full Callback.
+    (+) TxFifoEmptyCallback       : Tx Fifo Empty Callback.
+    (+) MspInitCallback           : SMARTCARD MspInit.
+    (+) MspDeInitCallback         : SMARTCARD MspDeInit.
+    This function takes as parameters the HAL peripheral handle, the Callback ID
+    and a pointer to the user callback function.
+
+    [..]
+    Use function HAL_SMARTCARD_UnRegisterCallback() to reset a callback to the default
+    weak (surcharged) function.
+    HAL_SMARTCARD_UnRegisterCallback() takes as parameters the HAL peripheral handle,
+    and the Callback ID.
+    This function allows to reset following callbacks:
+    (+) TxCpltCallback            : Tx Complete Callback.
+    (+) RxCpltCallback            : Rx Complete Callback.
+    (+) ErrorCallback             : Error Callback.
+    (+) AbortCpltCallback         : Abort Complete Callback.
+    (+) AbortTransmitCpltCallback : Abort Transmit Complete Callback.
+    (+) AbortReceiveCpltCallback  : Abort Receive Complete Callback.
+    (+) RxFifoFullCallback        : Rx Fifo Full Callback.
+    (+) TxFifoEmptyCallback       : Tx Fifo Empty Callback.
+    (+) MspInitCallback           : SMARTCARD MspInit.
+    (+) MspDeInitCallback         : SMARTCARD MspDeInit.
+
+    [..]
+    By default, after the HAL_SMARTCARD_Init() and when the state is HAL_SMARTCARD_STATE_RESET
+    all callbacks are set to the corresponding weak (surcharged) functions:
+    examples HAL_SMARTCARD_TxCpltCallback(), HAL_SMARTCARD_RxCpltCallback().
+    Exception done for MspInit and MspDeInit functions that are respectively
+    reset to the legacy weak (surcharged) functions in the HAL_SMARTCARD_Init()
+    and HAL_SMARTCARD_DeInit() only when these callbacks are null (not registered beforehand).
+    If not, MspInit or MspDeInit are not null, the HAL_SMARTCARD_Init() and HAL_SMARTCARD_DeInit()
+    keep and use the user MspInit/MspDeInit callbacks (registered beforehand).
+
+    [..]
+    Callbacks can be registered/unregistered in HAL_SMARTCARD_STATE_READY state only.
+    Exception done MspInit/MspDeInit that can be registered/unregistered
+    in HAL_SMARTCARD_STATE_READY or HAL_SMARTCARD_STATE_RESET state, thus registered (user)
+    MspInit/DeInit callbacks can be used during the Init/DeInit.
+    In that case first register the MspInit/MspDeInit user callbacks
+    using HAL_SMARTCARD_RegisterCallback() before calling HAL_SMARTCARD_DeInit()
+    or HAL_SMARTCARD_Init() function.
+
+    [..]
+    When The compilation define USE_HAL_SMARTCARD_REGISTER_CALLBACKS is set to 0 or
+    not defined, the callback registration feature is not available
+    and weak (surcharged) callbacks are used.
+
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup SMARTCARD SMARTCARD
+  * @brief HAL SMARTCARD module driver
+  * @{
+  */
+
+#ifdef HAL_SMARTCARD_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @defgroup SMARTCARD_Private_Constants SMARTCARD Private Constants
+  * @{
+  */
+#define SMARTCARD_TEACK_REACK_TIMEOUT  1000U       /*!< SMARTCARD TX or RX enable acknowledge time-out value */
+
+#define USART_CR1_FIELDS  ((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
+                                      USART_CR1_RE | USART_CR1_OVER8| \
+                                      USART_CR1_FIFOEN))  /*!< USART CR1 fields of parameters set by SMARTCARD_SetConfig API */
+
+#define USART_CR2_CLK_FIELDS  ((uint32_t)(USART_CR2_CLKEN | USART_CR2_CPOL | \
+                                          USART_CR2_CPHA | USART_CR2_LBCL)) /*!< SMARTCARD clock-related USART CR2 fields of parameters */
+
+#define USART_CR2_FIELDS  ((uint32_t)(USART_CR2_RTOEN | USART_CR2_CLK_FIELDS | \
+                                      USART_CR2_STOP)) /*!< USART CR2 fields of parameters set by SMARTCARD_SetConfig API */
+
+#define USART_CR3_FIELDS  ((uint32_t)(USART_CR3_ONEBIT | USART_CR3_NACK | USART_CR3_SCARCNT | \
+                                      USART_CR3_TXFTCFG | USART_CR3_RXFTCFG )) /*!< USART CR3 fields of parameters set by SMARTCARD_SetConfig API */
+
+#define USART_BRR_MIN  0x10U        /*!< USART BRR minimum authorized value */
+
+#define USART_BRR_MAX  0x0000FFFFU  /*!< USART BRR maximum authorized value */
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/** @addtogroup SMARTCARD_Private_Functions
+  * @{
+  */
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+void SMARTCARD_InitCallbacksToDefault(SMARTCARD_HandleTypeDef *hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACKS */
+static HAL_StatusTypeDef SMARTCARD_SetConfig(SMARTCARD_HandleTypeDef *hsmartcard);
+static void SMARTCARD_AdvFeatureConfig(SMARTCARD_HandleTypeDef *hsmartcard);
+static HAL_StatusTypeDef SMARTCARD_CheckIdleState(SMARTCARD_HandleTypeDef *hsmartcard);
+static HAL_StatusTypeDef SMARTCARD_WaitOnFlagUntilTimeout(SMARTCARD_HandleTypeDef *hsmartcard, uint32_t Flag,
+                                                          FlagStatus Status, uint32_t Tickstart, uint32_t Timeout);
+static void SMARTCARD_EndTxTransfer(SMARTCARD_HandleTypeDef *hsmartcard);
+static void SMARTCARD_EndRxTransfer(SMARTCARD_HandleTypeDef *hsmartcard);
+static void SMARTCARD_DMATransmitCplt(DMA_HandleTypeDef *hdma);
+static void SMARTCARD_DMAReceiveCplt(DMA_HandleTypeDef *hdma);
+static void SMARTCARD_DMAError(DMA_HandleTypeDef *hdma);
+static void SMARTCARD_DMAAbortOnError(DMA_HandleTypeDef *hdma);
+static void SMARTCARD_DMATxAbortCallback(DMA_HandleTypeDef *hdma);
+static void SMARTCARD_DMARxAbortCallback(DMA_HandleTypeDef *hdma);
+static void SMARTCARD_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma);
+static void SMARTCARD_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma);
+static void SMARTCARD_TxISR(SMARTCARD_HandleTypeDef *hsmartcard);
+static void SMARTCARD_TxISR_FIFOEN(SMARTCARD_HandleTypeDef *hsmartcard);
+static void SMARTCARD_EndTransmit_IT(SMARTCARD_HandleTypeDef *hsmartcard);
+static void SMARTCARD_RxISR(SMARTCARD_HandleTypeDef *hsmartcard);
+static void SMARTCARD_RxISR_FIFOEN(SMARTCARD_HandleTypeDef *hsmartcard);
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup SMARTCARD_Exported_Functions SMARTCARD Exported Functions
+  * @{
+  */
+
+/** @defgroup SMARTCARD_Exported_Functions_Group1 Initialization and de-initialization functions
+  * @brief    Initialization and Configuration functions
+  *
+@verbatim
+  ==============================================================================
+              ##### Initialization and Configuration functions #####
+  ==============================================================================
+  [..]
+  This subsection provides a set of functions allowing to initialize the USARTx
+  associated to the SmartCard.
+  (+) These parameters can be configured:
+      (++) Baud Rate
+      (++) Parity: parity should be enabled, frame Length is fixed to 8 bits plus parity
+      (++) Receiver/transmitter modes
+      (++) Synchronous mode (and if enabled, phase, polarity and last bit parameters)
+      (++) Prescaler value
+      (++) Guard bit time
+      (++) NACK enabling or disabling on transmission error
+
+  (+) The following advanced features can be configured as well:
+      (++) TX and/or RX pin level inversion
+      (++) data logical level inversion
+      (++) RX and TX pins swap
+      (++) RX overrun detection disabling
+      (++) DMA disabling on RX error
+      (++) MSB first on communication line
+      (++) Time out enabling (and if activated, timeout value)
+      (++) Block length
+      (++) Auto-retry counter
+  [..]
+  The HAL_SMARTCARD_Init() API follows the USART synchronous configuration procedures
+  (details for the procedures are available in reference manual).
+
+@endverbatim
+
+  The USART frame format is given in the following table:
+
+    Table 1. USART frame format.
+    +---------------------------------------------------------------+
+    | M1M0 bits |  PCE bit  |            USART frame                |
+    |-----------------------|---------------------------------------|
+    |     01    |    1      |    | SB | 8 bit data | PB | STB |     |
+    +---------------------------------------------------------------+
+
+
+  * @{
+  */
+
+/**
+  * @brief  Initialize the SMARTCARD mode according to the specified
+  *         parameters in the SMARTCARD_HandleTypeDef and initialize the associated handle.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMARTCARD_Init(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Check the SMARTCARD handle allocation */
+  if (hsmartcard == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the USART associated to the SMARTCARD handle */
+  assert_param(IS_SMARTCARD_INSTANCE(hsmartcard->Instance));
+
+  if (hsmartcard->gState == HAL_SMARTCARD_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    hsmartcard->Lock = HAL_UNLOCKED;
+
+#if USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1
+    SMARTCARD_InitCallbacksToDefault(hsmartcard);
+
+    if (hsmartcard->MspInitCallback == NULL)
+    {
+      hsmartcard->MspInitCallback = HAL_SMARTCARD_MspInit;
+    }
+
+    /* Init the low level hardware */
+    hsmartcard->MspInitCallback(hsmartcard);
+#else
+    /* Init the low level hardware : GPIO, CLOCK */
+    HAL_SMARTCARD_MspInit(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACKS */
+  }
+
+  hsmartcard->gState = HAL_SMARTCARD_STATE_BUSY;
+
+  /* Disable the Peripheral to set smartcard mode */
+  CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_UE);
+
+  /* In SmartCard mode, the following bits must be kept cleared:
+  - LINEN in the USART_CR2 register,
+  - HDSEL and IREN  bits in the USART_CR3 register.*/
+  CLEAR_BIT(hsmartcard->Instance->CR2, USART_CR2_LINEN);
+  CLEAR_BIT(hsmartcard->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
+
+  /* set the USART in SMARTCARD mode */
+  SET_BIT(hsmartcard->Instance->CR3, USART_CR3_SCEN);
+
+  /* Set the SMARTCARD Communication parameters */
+  if (SMARTCARD_SetConfig(hsmartcard) == HAL_ERROR)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the SMARTCARD transmission completion indication */
+  SMARTCARD_TRANSMISSION_COMPLETION_SETTING(hsmartcard);
+
+  if (hsmartcard->AdvancedInit.AdvFeatureInit != SMARTCARD_ADVFEATURE_NO_INIT)
+  {
+    SMARTCARD_AdvFeatureConfig(hsmartcard);
+  }
+
+  /* Enable the Peripheral */
+  SET_BIT(hsmartcard->Instance->CR1, USART_CR1_UE);
+
+  /* TEACK and/or REACK to check before moving hsmartcard->gState and hsmartcard->RxState to Ready */
+  return (SMARTCARD_CheckIdleState(hsmartcard));
+}
+
+/**
+  * @brief  DeInitialize the SMARTCARD peripheral.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMARTCARD_DeInit(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Check the SMARTCARD handle allocation */
+  if (hsmartcard == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the USART/UART associated to the SMARTCARD handle */
+  assert_param(IS_SMARTCARD_INSTANCE(hsmartcard->Instance));
+
+  hsmartcard->gState = HAL_SMARTCARD_STATE_BUSY;
+
+  /* Disable the Peripheral */
+  CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_UE);
+
+  WRITE_REG(hsmartcard->Instance->CR1, 0x0U);
+  WRITE_REG(hsmartcard->Instance->CR2, 0x0U);
+  WRITE_REG(hsmartcard->Instance->CR3, 0x0U);
+  WRITE_REG(hsmartcard->Instance->RTOR, 0x0U);
+  WRITE_REG(hsmartcard->Instance->GTPR, 0x0U);
+
+  /* DeInit the low level hardware */
+#if USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1
+  if (hsmartcard->MspDeInitCallback == NULL)
+  {
+    hsmartcard->MspDeInitCallback = HAL_SMARTCARD_MspDeInit;
+  }
+  /* DeInit the low level hardware */
+  hsmartcard->MspDeInitCallback(hsmartcard);
+#else
+  HAL_SMARTCARD_MspDeInit(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACKS */
+
+  hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE;
+  hsmartcard->gState    = HAL_SMARTCARD_STATE_RESET;
+  hsmartcard->RxState   = HAL_SMARTCARD_STATE_RESET;
+
+  /* Process Unlock */
+  __HAL_UNLOCK(hsmartcard);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initialize the SMARTCARD MSP.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval None
+  */
+__weak void HAL_SMARTCARD_MspInit(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hsmartcard);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SMARTCARD_MspInit can be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitialize the SMARTCARD MSP.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval None
+  */
+__weak void HAL_SMARTCARD_MspDeInit(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hsmartcard);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SMARTCARD_MspDeInit can be implemented in the user file
+   */
+}
+
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Register a User SMARTCARD Callback
+  *         To be used instead of the weak predefined callback
+  * @param  hsmartcard smartcard handle
+  * @param  CallbackID ID of the callback to be registered
+  *         This parameter can be one of the following values:
+  *           @arg @ref HAL_SMARTCARD_TX_COMPLETE_CB_ID Tx Complete Callback ID
+  *           @arg @ref HAL_SMARTCARD_RX_COMPLETE_CB_ID Rx Complete Callback ID
+  *           @arg @ref HAL_SMARTCARD_ERROR_CB_ID Error Callback ID
+  *           @arg @ref HAL_SMARTCARD_ABORT_COMPLETE_CB_ID Abort Complete Callback ID
+  *           @arg @ref HAL_SMARTCARD_ABORT_TRANSMIT_COMPLETE_CB_ID Abort Transmit Complete Callback ID
+  *           @arg @ref HAL_SMARTCARD_ABORT_RECEIVE_COMPLETE_CB_ID Abort Receive Complete Callback ID
+  *           @arg @ref HAL_SMARTCARD_RX_FIFO_FULL_CB_ID Rx Fifo Full Callback ID
+  *           @arg @ref HAL_SMARTCARD_TX_FIFO_EMPTY_CB_ID Tx Fifo Empty Callback ID
+  *           @arg @ref HAL_SMARTCARD_MSPINIT_CB_ID MspInit Callback ID
+  *           @arg @ref HAL_SMARTCARD_MSPDEINIT_CB_ID MspDeInit Callback ID
+  * @param  pCallback pointer to the Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMARTCARD_RegisterCallback(SMARTCARD_HandleTypeDef *hsmartcard,
+                                                 HAL_SMARTCARD_CallbackIDTypeDef CallbackID,
+                                                 pSMARTCARD_CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+  /* Process locked */
+  __HAL_LOCK(hsmartcard);
+
+  if (hsmartcard->gState == HAL_SMARTCARD_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+
+      case HAL_SMARTCARD_TX_COMPLETE_CB_ID :
+        hsmartcard->TxCpltCallback = pCallback;
+        break;
+
+      case HAL_SMARTCARD_RX_COMPLETE_CB_ID :
+        hsmartcard->RxCpltCallback = pCallback;
+        break;
+
+      case HAL_SMARTCARD_ERROR_CB_ID :
+        hsmartcard->ErrorCallback = pCallback;
+        break;
+
+      case HAL_SMARTCARD_ABORT_COMPLETE_CB_ID :
+        hsmartcard->AbortCpltCallback = pCallback;
+        break;
+
+      case HAL_SMARTCARD_ABORT_TRANSMIT_COMPLETE_CB_ID :
+        hsmartcard->AbortTransmitCpltCallback = pCallback;
+        break;
+
+      case HAL_SMARTCARD_ABORT_RECEIVE_COMPLETE_CB_ID :
+        hsmartcard->AbortReceiveCpltCallback = pCallback;
+        break;
+
+      case HAL_SMARTCARD_RX_FIFO_FULL_CB_ID :
+        hsmartcard->RxFifoFullCallback = pCallback;
+        break;
+
+      case HAL_SMARTCARD_TX_FIFO_EMPTY_CB_ID :
+        hsmartcard->TxFifoEmptyCallback = pCallback;
+        break;
+
+      case HAL_SMARTCARD_MSPINIT_CB_ID :
+        hsmartcard->MspInitCallback = pCallback;
+        break;
+
+      case HAL_SMARTCARD_MSPDEINIT_CB_ID :
+        hsmartcard->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (hsmartcard->gState == HAL_SMARTCARD_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_SMARTCARD_MSPINIT_CB_ID :
+        hsmartcard->MspInitCallback = pCallback;
+        break;
+
+      case HAL_SMARTCARD_MSPDEINIT_CB_ID :
+        hsmartcard->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hsmartcard);
+
+  return status;
+}
+
+/**
+  * @brief  Unregister an SMARTCARD callback
+  *         SMARTCARD callback is redirected to the weak predefined callback
+  * @param  hsmartcard smartcard handle
+  * @param  CallbackID ID of the callback to be unregistered
+  *         This parameter can be one of the following values:
+  *           @arg @ref HAL_SMARTCARD_TX_COMPLETE_CB_ID Tx Complete Callback ID
+  *           @arg @ref HAL_SMARTCARD_RX_COMPLETE_CB_ID Rx Complete Callback ID
+  *           @arg @ref HAL_SMARTCARD_ERROR_CB_ID Error Callback ID
+  *           @arg @ref HAL_SMARTCARD_ABORT_COMPLETE_CB_ID Abort Complete Callback ID
+  *           @arg @ref HAL_SMARTCARD_ABORT_TRANSMIT_COMPLETE_CB_ID Abort Transmit Complete Callback ID
+  *           @arg @ref HAL_SMARTCARD_ABORT_RECEIVE_COMPLETE_CB_ID Abort Receive Complete Callback ID
+  *           @arg @ref HAL_SMARTCARD_RX_FIFO_FULL_CB_ID Rx Fifo Full Callback ID
+  *           @arg @ref HAL_SMARTCARD_TX_FIFO_EMPTY_CB_ID Tx Fifo Empty Callback ID
+  *           @arg @ref HAL_SMARTCARD_MSPINIT_CB_ID MspInit Callback ID
+  *           @arg @ref HAL_SMARTCARD_MSPDEINIT_CB_ID MspDeInit Callback ID
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMARTCARD_UnRegisterCallback(SMARTCARD_HandleTypeDef *hsmartcard,
+                                                   HAL_SMARTCARD_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hsmartcard);
+
+  if (HAL_SMARTCARD_STATE_READY == hsmartcard->gState)
+  {
+    switch (CallbackID)
+    {
+      case HAL_SMARTCARD_TX_COMPLETE_CB_ID :
+        hsmartcard->TxCpltCallback = HAL_SMARTCARD_TxCpltCallback;                 /* Legacy weak TxCpltCallback */
+        break;
+
+      case HAL_SMARTCARD_RX_COMPLETE_CB_ID :
+        hsmartcard->RxCpltCallback = HAL_SMARTCARD_RxCpltCallback;                 /* Legacy weak RxCpltCallback */
+        break;
+
+      case HAL_SMARTCARD_ERROR_CB_ID :
+        hsmartcard->ErrorCallback = HAL_SMARTCARD_ErrorCallback;                   /* Legacy weak ErrorCallback  */
+        break;
+
+      case HAL_SMARTCARD_ABORT_COMPLETE_CB_ID :
+        hsmartcard->AbortCpltCallback = HAL_SMARTCARD_AbortCpltCallback;           /* Legacy weak AbortCpltCallback */
+        break;
+
+      case HAL_SMARTCARD_ABORT_TRANSMIT_COMPLETE_CB_ID :
+        hsmartcard->AbortTransmitCpltCallback = HAL_SMARTCARD_AbortTransmitCpltCallback; /* Legacy weak
+                                                                                            AbortTransmitCpltCallback*/
+        break;
+
+      case HAL_SMARTCARD_ABORT_RECEIVE_COMPLETE_CB_ID :
+        hsmartcard->AbortReceiveCpltCallback = HAL_SMARTCARD_AbortReceiveCpltCallback;  /* Legacy weak
+                                                                                           AbortReceiveCpltCallback */
+        break;
+
+      case HAL_SMARTCARD_RX_FIFO_FULL_CB_ID :
+        hsmartcard->RxFifoFullCallback = HAL_SMARTCARDEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback */
+        break;
+
+      case HAL_SMARTCARD_TX_FIFO_EMPTY_CB_ID :
+        hsmartcard->TxFifoEmptyCallback = HAL_SMARTCARDEx_TxFifoEmptyCallback;    /* Legacy weak TxFifoEmptyCallback */
+        break;
+
+      case HAL_SMARTCARD_MSPINIT_CB_ID :
+        hsmartcard->MspInitCallback = HAL_SMARTCARD_MspInit;                       /* Legacy weak MspInitCallback  */
+        break;
+
+      case HAL_SMARTCARD_MSPDEINIT_CB_ID :
+        hsmartcard->MspDeInitCallback = HAL_SMARTCARD_MspDeInit;                   /* Legacy weak MspDeInitCallback */
+        break;
+
+      default :
+        /* Update the error code */
+        hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (HAL_SMARTCARD_STATE_RESET == hsmartcard->gState)
+  {
+    switch (CallbackID)
+    {
+      case HAL_SMARTCARD_MSPINIT_CB_ID :
+        hsmartcard->MspInitCallback = HAL_SMARTCARD_MspInit;
+        break;
+
+      case HAL_SMARTCARD_MSPDEINIT_CB_ID :
+        hsmartcard->MspDeInitCallback = HAL_SMARTCARD_MspDeInit;
+        break;
+
+      default :
+        /* Update the error code */
+        hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hsmartcard);
+
+  return status;
+}
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_Exported_Functions_Group2 IO operation functions
+  * @brief    SMARTCARD Transmit and Receive functions
+  *
+@verbatim
+  ==============================================================================
+                         ##### IO operation functions #####
+  ==============================================================================
+  [..]
+    This subsection provides a set of functions allowing to manage the SMARTCARD data transfers.
+
+  [..]
+    Smartcard is a single wire half duplex communication protocol.
+    The Smartcard interface is designed to support asynchronous protocol Smartcards as
+    defined in the ISO 7816-3 standard. The USART should be configured as:
+    (+) 8 bits plus parity: where M=1 and PCE=1 in the USART_CR1 register
+    (+) 1.5 stop bits when transmitting and receiving: where STOP=11 in the USART_CR2 register.
+
+  [..]
+    (#) There are two modes of transfer:
+        (##) Blocking mode: The communication is performed in polling mode.
+             The HAL status of all data processing is returned by the same function
+             after finishing transfer.
+        (##) Non-Blocking mode: The communication is performed using Interrupts
+             or DMA, the relevant API's return the HAL status.
+             The end of the data processing will be indicated through the
+             dedicated SMARTCARD IRQ when using Interrupt mode or the DMA IRQ when
+             using DMA mode.
+        (##) The HAL_SMARTCARD_TxCpltCallback(), HAL_SMARTCARD_RxCpltCallback() user callbacks
+             will be executed respectively at the end of the Transmit or Receive process
+             The HAL_SMARTCARD_ErrorCallback() user callback will be executed when a communication
+             error is detected.
+
+    (#) Blocking mode APIs are :
+        (##) HAL_SMARTCARD_Transmit()
+        (##) HAL_SMARTCARD_Receive()
+
+    (#) Non Blocking mode APIs with Interrupt are :
+        (##) HAL_SMARTCARD_Transmit_IT()
+        (##) HAL_SMARTCARD_Receive_IT()
+        (##) HAL_SMARTCARD_IRQHandler()
+
+    (#) Non Blocking mode functions with DMA are :
+        (##) HAL_SMARTCARD_Transmit_DMA()
+        (##) HAL_SMARTCARD_Receive_DMA()
+
+    (#) A set of Transfer Complete Callbacks are provided in non Blocking mode:
+        (##) HAL_SMARTCARD_TxCpltCallback()
+        (##) HAL_SMARTCARD_RxCpltCallback()
+        (##) HAL_SMARTCARD_ErrorCallback()
+
+  [..]
+    (#) Non-Blocking mode transfers could be aborted using Abort API's :
+        (##) HAL_SMARTCARD_Abort()
+        (##) HAL_SMARTCARD_AbortTransmit()
+        (##) HAL_SMARTCARD_AbortReceive()
+        (##) HAL_SMARTCARD_Abort_IT()
+        (##) HAL_SMARTCARD_AbortTransmit_IT()
+        (##) HAL_SMARTCARD_AbortReceive_IT()
+
+    (#) For Abort services based on interrupts (HAL_SMARTCARD_Abortxxx_IT),
+        a set of Abort Complete Callbacks are provided:
+        (##) HAL_SMARTCARD_AbortCpltCallback()
+        (##) HAL_SMARTCARD_AbortTransmitCpltCallback()
+        (##) HAL_SMARTCARD_AbortReceiveCpltCallback()
+
+    (#) In Non-Blocking mode transfers, possible errors are split into 2 categories.
+        Errors are handled as follows :
+       (##) Error is considered as Recoverable and non blocking : Transfer could go till end, but error severity is
+           to be evaluated by user : this concerns Frame Error,
+           Parity Error or Noise Error in Interrupt mode reception .
+           Received character is then retrieved and stored in Rx buffer,
+           Error code is set to allow user to identify error type,
+           and HAL_SMARTCARD_ErrorCallback() user callback is executed. Transfer is kept ongoing on SMARTCARD side.
+           If user wants to abort it, Abort services should be called by user.
+       (##) Error is considered as Blocking : Transfer could not be completed properly and is aborted.
+           This concerns Frame Error in Interrupt mode transmission, Overrun Error in Interrupt
+           mode reception and all errors in DMA mode.
+           Error code is set to allow user to identify error type,
+           and HAL_SMARTCARD_ErrorCallback() user callback is executed.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Send an amount of data in blocking mode.
+  * @note   When FIFO mode is enabled, writing a data in the TDR register adds one
+  *         data to the TXFIFO. Write operations to the TDR register are performed
+  *         when TXFNF flag is set. From hardware perspective, TXFNF flag and
+  *         TXE are mapped on the same bit-field.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @param  pData pointer to data buffer.
+  * @param  Size amount of data to be sent.
+  * @param  Timeout  Timeout duration.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMARTCARD_Transmit(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size,
+                                         uint32_t Timeout)
+{
+  uint32_t tickstart;
+  uint8_t  *ptmpdata = pData;
+
+  /* Check that a Tx process is not already ongoing */
+  if (hsmartcard->gState == HAL_SMARTCARD_STATE_READY)
+  {
+    if ((ptmpdata == NULL) || (Size == 0U))
+    {
+      return  HAL_ERROR;
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hsmartcard);
+
+    hsmartcard->gState = HAL_SMARTCARD_STATE_BUSY_TX;
+
+    /* Init tickstart for timeout management */
+    tickstart = HAL_GetTick();
+
+    /* Disable the Peripheral first to update mode for TX master */
+    CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_UE);
+
+    /* In case of TX only mode, if NACK is enabled, the USART must be able to monitor
+       the bidirectional line to detect a NACK signal in case of parity error.
+       Therefore, the receiver block must be enabled as well (RE bit must be set). */
+    if ((hsmartcard->Init.Mode == SMARTCARD_MODE_TX)
+        && (hsmartcard->Init.NACKEnable == SMARTCARD_NACK_ENABLE))
+    {
+      SET_BIT(hsmartcard->Instance->CR1, USART_CR1_RE);
+    }
+    /* Enable Tx */
+    SET_BIT(hsmartcard->Instance->CR1, USART_CR1_TE);
+
+    /* Enable the Peripheral */
+    SET_BIT(hsmartcard->Instance->CR1, USART_CR1_UE);
+
+    /* Perform a TX/RX FIFO Flush */
+    __HAL_SMARTCARD_FLUSH_DRREGISTER(hsmartcard);
+
+    hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE;
+    hsmartcard->TxXferSize = Size;
+    hsmartcard->TxXferCount = Size;
+
+    while (hsmartcard->TxXferCount > 0U)
+    {
+      hsmartcard->TxXferCount--;
+      if (SMARTCARD_WaitOnFlagUntilTimeout(hsmartcard, SMARTCARD_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
+      {
+        return HAL_TIMEOUT;
+      }
+      hsmartcard->Instance->TDR = (uint8_t)(*ptmpdata & 0xFFU);
+      ptmpdata++;
+    }
+    if (SMARTCARD_WaitOnFlagUntilTimeout(hsmartcard, SMARTCARD_TRANSMISSION_COMPLETION_FLAG(hsmartcard), RESET,
+                                         tickstart, Timeout) != HAL_OK)
+    {
+      return HAL_TIMEOUT;
+    }
+
+    /* Disable the Peripheral first to update mode */
+    CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_UE);
+    if ((hsmartcard->Init.Mode == SMARTCARD_MODE_TX)
+        && (hsmartcard->Init.NACKEnable == SMARTCARD_NACK_ENABLE))
+    {
+      /* In case of TX only mode, if NACK is enabled, receiver block has been enabled
+         for Transmit phase. Disable this receiver block. */
+      CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_RE);
+    }
+    if ((hsmartcard->Init.Mode == SMARTCARD_MODE_TX_RX)
+        || (hsmartcard->Init.NACKEnable == SMARTCARD_NACK_ENABLE))
+    {
+      /* Perform a TX FIFO Flush at end of Tx phase, as all sent bytes are appearing in Rx Data register */
+      __HAL_SMARTCARD_FLUSH_DRREGISTER(hsmartcard);
+    }
+    SET_BIT(hsmartcard->Instance->CR1, USART_CR1_UE);
+
+    /* At end of Tx process, restore hsmartcard->gState to Ready */
+    hsmartcard->gState = HAL_SMARTCARD_STATE_READY;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hsmartcard);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Receive an amount of data in blocking mode.
+  * @note   When FIFO mode is enabled, the RXFNE flag is set as long as the RXFIFO
+  *         is not empty. Read operations from the RDR register are performed when
+  *         RXFNE flag is set. From hardware perspective, RXFNE flag and
+  *         RXNE are mapped on the same bit-field.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @param  pData pointer to data buffer.
+  * @param  Size amount of data to be received.
+  * @param  Timeout Timeout duration.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMARTCARD_Receive(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size,
+                                        uint32_t Timeout)
+{
+  uint32_t tickstart;
+  uint8_t  *ptmpdata = pData;
+
+  /* Check that a Rx process is not already ongoing */
+  if (hsmartcard->RxState == HAL_SMARTCARD_STATE_READY)
+  {
+    if ((ptmpdata == NULL) || (Size == 0U))
+    {
+      return  HAL_ERROR;
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hsmartcard);
+
+    hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE;
+    hsmartcard->RxState   = HAL_SMARTCARD_STATE_BUSY_RX;
+
+    /* Init tickstart for timeout management */
+    tickstart = HAL_GetTick();
+
+    hsmartcard->RxXferSize = Size;
+    hsmartcard->RxXferCount = Size;
+
+    /* Check the remain data to be received */
+    while (hsmartcard->RxXferCount > 0U)
+    {
+      hsmartcard->RxXferCount--;
+
+      if (SMARTCARD_WaitOnFlagUntilTimeout(hsmartcard, SMARTCARD_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
+      {
+        return HAL_TIMEOUT;
+      }
+      *ptmpdata = (uint8_t)(hsmartcard->Instance->RDR & (uint8_t)0x00FF);
+      ptmpdata++;
+    }
+
+    /* At end of Rx process, restore hsmartcard->RxState to Ready */
+    hsmartcard->RxState = HAL_SMARTCARD_STATE_READY;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hsmartcard);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Send an amount of data in interrupt mode.
+  * @note   When FIFO mode is disabled, USART interrupt is generated whenever
+  *         USART_TDR register is empty, i.e one interrupt per data to transmit.
+  * @note   When FIFO mode is enabled, USART interrupt is generated whenever
+  *         TXFIFO threshold reached. In that case the interrupt rate depends on
+  *         TXFIFO threshold configuration.
+  * @note   This function sets the hsmartcard->TxIsr function pointer according to
+  *         the FIFO mode (data transmission processing depends on FIFO mode).
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @param  pData pointer to data buffer.
+  * @param  Size amount of data to be sent.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMARTCARD_Transmit_IT(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size)
+{
+  /* Check that a Tx process is not already ongoing */
+  if (hsmartcard->gState == HAL_SMARTCARD_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hsmartcard);
+
+    hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE;
+    hsmartcard->gState = HAL_SMARTCARD_STATE_BUSY_TX;
+
+    hsmartcard->pTxBuffPtr  = pData;
+    hsmartcard->TxXferSize  = Size;
+    hsmartcard->TxXferCount = Size;
+    hsmartcard->TxISR       = NULL;
+
+    /* Disable the Peripheral first to update mode for TX master */
+    CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_UE);
+
+    /* In case of TX only mode, if NACK is enabled, the USART must be able to monitor
+       the bidirectional line to detect a NACK signal in case of parity error.
+       Therefore, the receiver block must be enabled as well (RE bit must be set). */
+    if ((hsmartcard->Init.Mode == SMARTCARD_MODE_TX)
+        && (hsmartcard->Init.NACKEnable == SMARTCARD_NACK_ENABLE))
+    {
+      SET_BIT(hsmartcard->Instance->CR1, USART_CR1_RE);
+    }
+    /* Enable Tx */
+    SET_BIT(hsmartcard->Instance->CR1, USART_CR1_TE);
+
+    /* Enable the Peripheral */
+    SET_BIT(hsmartcard->Instance->CR1, USART_CR1_UE);
+
+    /* Perform a TX/RX FIFO Flush */
+    __HAL_SMARTCARD_FLUSH_DRREGISTER(hsmartcard);
+
+    /* Configure Tx interrupt processing */
+    if (hsmartcard->FifoMode == SMARTCARD_FIFOMODE_ENABLE)
+    {
+      /* Set the Tx ISR function pointer */
+      hsmartcard->TxISR = SMARTCARD_TxISR_FIFOEN;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hsmartcard);
+
+      /* Enable the SMARTCARD Error Interrupt: (Frame error) */
+      SET_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE);
+
+      /* Enable the TX FIFO threshold interrupt */
+      SET_BIT(hsmartcard->Instance->CR3, USART_CR3_TXFTIE);
+    }
+    else
+    {
+      /* Set the Tx ISR function pointer */
+      hsmartcard->TxISR = SMARTCARD_TxISR;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hsmartcard);
+
+      /* Enable the SMARTCARD Error Interrupt: (Frame error) */
+      SET_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE);
+
+      /* Enable the SMARTCARD Transmit Data Register Empty Interrupt */
+      SET_BIT(hsmartcard->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
+    }
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Receive an amount of data in interrupt mode.
+  * @note   When FIFO mode is disabled, USART interrupt is generated whenever
+  *         USART_RDR register can be read, i.e one interrupt per data to receive.
+  * @note   When FIFO mode is enabled, USART interrupt is generated whenever
+  *         RXFIFO threshold reached. In that case the interrupt rate depends on
+  *         RXFIFO threshold configuration.
+  * @note   This function sets the hsmartcard->RxIsr function pointer according to
+  *         the FIFO mode (data reception processing depends on FIFO mode).
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @param  pData pointer to data buffer.
+  * @param  Size amount of data to be received.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMARTCARD_Receive_IT(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size)
+{
+  /* Check that a Rx process is not already ongoing */
+  if (hsmartcard->RxState == HAL_SMARTCARD_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hsmartcard);
+
+    hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE;
+    hsmartcard->RxState   = HAL_SMARTCARD_STATE_BUSY_RX;
+
+    hsmartcard->pRxBuffPtr = pData;
+    hsmartcard->RxXferSize = Size;
+    hsmartcard->RxXferCount = Size;
+
+    /* Configure Rx interrupt processing */
+    if ((hsmartcard->FifoMode == SMARTCARD_FIFOMODE_ENABLE) && (Size >= hsmartcard->NbRxDataToProcess))
+    {
+      /* Set the Rx ISR function pointer */
+      hsmartcard->RxISR = SMARTCARD_RxISR_FIFOEN;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hsmartcard);
+
+      /* Enable the SMARTCART Parity Error interrupt and RX FIFO Threshold interrupt */
+      SET_BIT(hsmartcard->Instance->CR1, USART_CR1_PEIE);
+      SET_BIT(hsmartcard->Instance->CR3, USART_CR3_RXFTIE);
+    }
+    else
+    {
+      /* Set the Rx ISR function pointer */
+      hsmartcard->RxISR = SMARTCARD_RxISR;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hsmartcard);
+
+      /* Enable the SMARTCARD Parity Error and Data Register not empty Interrupts */
+      SET_BIT(hsmartcard->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
+    }
+
+    /* Enable the SMARTCARD Error Interrupt: (Frame error, noise error, overrun error) */
+    SET_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Send an amount of data in DMA mode.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @param  pData pointer to data buffer.
+  * @param  Size amount of data to be sent.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMARTCARD_Transmit_DMA(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size)
+{
+  /* Check that a Tx process is not already ongoing */
+  if (hsmartcard->gState == HAL_SMARTCARD_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hsmartcard);
+
+    hsmartcard->gState = HAL_SMARTCARD_STATE_BUSY_TX;
+
+    hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE;
+    hsmartcard->pTxBuffPtr = pData;
+    hsmartcard->TxXferSize = Size;
+    hsmartcard->TxXferCount = Size;
+
+    /* Disable the Peripheral first to update mode for TX master */
+    CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_UE);
+
+    /* In case of TX only mode, if NACK is enabled, the USART must be able to monitor
+       the bidirectional line to detect a NACK signal in case of parity error.
+       Therefore, the receiver block must be enabled as well (RE bit must be set). */
+    if ((hsmartcard->Init.Mode == SMARTCARD_MODE_TX)
+        && (hsmartcard->Init.NACKEnable == SMARTCARD_NACK_ENABLE))
+    {
+      SET_BIT(hsmartcard->Instance->CR1, USART_CR1_RE);
+    }
+    /* Enable Tx */
+    SET_BIT(hsmartcard->Instance->CR1, USART_CR1_TE);
+
+    /* Enable the Peripheral */
+    SET_BIT(hsmartcard->Instance->CR1, USART_CR1_UE);
+
+    /* Perform a TX/RX FIFO Flush */
+    __HAL_SMARTCARD_FLUSH_DRREGISTER(hsmartcard);
+
+    /* Set the SMARTCARD DMA transfer complete callback */
+    hsmartcard->hdmatx->XferCpltCallback = SMARTCARD_DMATransmitCplt;
+
+    /* Set the SMARTCARD error callback */
+    hsmartcard->hdmatx->XferErrorCallback = SMARTCARD_DMAError;
+
+    /* Set the DMA abort callback */
+    hsmartcard->hdmatx->XferAbortCallback = NULL;
+
+    /* Enable the SMARTCARD transmit DMA channel */
+    if (HAL_DMA_Start_IT(hsmartcard->hdmatx, (uint32_t)hsmartcard->pTxBuffPtr, (uint32_t)&hsmartcard->Instance->TDR,
+                         Size) == HAL_OK)
+    {
+      /* Clear the TC flag in the ICR register */
+      CLEAR_BIT(hsmartcard->Instance->ICR, USART_ICR_TCCF);
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hsmartcard);
+
+      /* Enable the UART Error Interrupt: (Frame error) */
+      SET_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE);
+
+      /* Enable the DMA transfer for transmit request by setting the DMAT bit
+         in the SMARTCARD associated USART CR3 register */
+      SET_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAT);
+
+      return HAL_OK;
+    }
+    else
+    {
+      /* Set error code to DMA */
+      hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_DMA;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hsmartcard);
+
+      /* Restore hsmartcard->State to ready */
+      hsmartcard->gState = HAL_SMARTCARD_STATE_READY;
+
+      return HAL_ERROR;
+    }
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Receive an amount of data in DMA mode.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @param  pData pointer to data buffer.
+  * @param  Size amount of data to be received.
+  * @note   The SMARTCARD-associated USART parity is enabled (PCE = 1),
+  *         the received data contain the parity bit (MSB position).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMARTCARD_Receive_DMA(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size)
+{
+  /* Check that a Rx process is not already ongoing */
+  if (hsmartcard->RxState == HAL_SMARTCARD_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hsmartcard);
+
+    hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE;
+    hsmartcard->RxState   = HAL_SMARTCARD_STATE_BUSY_RX;
+
+    hsmartcard->pRxBuffPtr = pData;
+    hsmartcard->RxXferSize = Size;
+
+    /* Set the SMARTCARD DMA transfer complete callback */
+    hsmartcard->hdmarx->XferCpltCallback = SMARTCARD_DMAReceiveCplt;
+
+    /* Set the SMARTCARD DMA error callback */
+    hsmartcard->hdmarx->XferErrorCallback = SMARTCARD_DMAError;
+
+    /* Set the DMA abort callback */
+    hsmartcard->hdmarx->XferAbortCallback = NULL;
+
+    /* Enable the DMA channel */
+    if (HAL_DMA_Start_IT(hsmartcard->hdmarx, (uint32_t)&hsmartcard->Instance->RDR, (uint32_t)hsmartcard->pRxBuffPtr,
+                         Size) == HAL_OK)
+    {
+      /* Process Unlocked */
+      __HAL_UNLOCK(hsmartcard);
+
+      /* Enable the SMARTCARD Parity Error Interrupt */
+      SET_BIT(hsmartcard->Instance->CR1, USART_CR1_PEIE);
+
+      /* Enable the SMARTCARD Error Interrupt: (Frame error, noise error, overrun error) */
+      SET_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE);
+
+      /* Enable the DMA transfer for the receiver request by setting the DMAR bit
+         in the SMARTCARD associated USART CR3 register */
+      SET_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAR);
+
+      return HAL_OK;
+    }
+    else
+    {
+      /* Set error code to DMA */
+      hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_DMA;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hsmartcard);
+
+      /* Restore hsmartcard->State to ready */
+      hsmartcard->RxState = HAL_SMARTCARD_STATE_READY;
+
+      return HAL_ERROR;
+    }
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Abort ongoing transfers (blocking mode).
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @note   This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable SMARTCARD Interrupts (Tx and Rx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMARTCARD_Abort(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Disable RTOIE, EOBIE, TXEIE, TCIE, RXNE, PE, RXFT, TXFT and
+     ERR (Frame error, noise error, overrun error) interrupts */
+  CLEAR_BIT(hsmartcard->Instance->CR1,
+            (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE | USART_CR1_RTOIE |
+             USART_CR1_EOBIE));
+  CLEAR_BIT(hsmartcard->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
+
+  /* Disable the SMARTCARD DMA Tx request if enabled */
+  if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAT))
+  {
+    CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAT);
+
+    /* Abort the SMARTCARD DMA Tx channel : use blocking DMA Abort API (no callback) */
+    if (hsmartcard->hdmatx != NULL)
+    {
+      /* Set the SMARTCARD DMA Abort callback to Null.
+         No call back execution at end of DMA abort procedure */
+      hsmartcard->hdmatx->XferAbortCallback = NULL;
+
+      if (HAL_DMA_Abort(hsmartcard->hdmatx) != HAL_OK)
+      {
+        if (HAL_DMA_GetError(hsmartcard->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
+        {
+          /* Set error code to DMA */
+          hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_DMA;
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  /* Disable the SMARTCARD DMA Rx request if enabled */
+  if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAR))
+  {
+    CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAR);
+
+    /* Abort the SMARTCARD DMA Rx channel : use blocking DMA Abort API (no callback) */
+    if (hsmartcard->hdmarx != NULL)
+    {
+      /* Set the SMARTCARD DMA Abort callback to Null.
+         No call back execution at end of DMA abort procedure */
+      hsmartcard->hdmarx->XferAbortCallback = NULL;
+
+      if (HAL_DMA_Abort(hsmartcard->hdmarx) != HAL_OK)
+      {
+        if (HAL_DMA_GetError(hsmartcard->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
+        {
+          /* Set error code to DMA */
+          hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_DMA;
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  /* Reset Tx and Rx transfer counters */
+  hsmartcard->TxXferCount = 0U;
+  hsmartcard->RxXferCount = 0U;
+
+  /* Clear the Error flags in the ICR register */
+  __HAL_SMARTCARD_CLEAR_FLAG(hsmartcard,
+                             SMARTCARD_CLEAR_OREF | SMARTCARD_CLEAR_NEF | SMARTCARD_CLEAR_PEF | SMARTCARD_CLEAR_FEF |
+                             SMARTCARD_CLEAR_RTOF | SMARTCARD_CLEAR_EOBF);
+
+  /* Restore hsmartcard->gState and hsmartcard->RxState to Ready */
+  hsmartcard->gState  = HAL_SMARTCARD_STATE_READY;
+  hsmartcard->RxState = HAL_SMARTCARD_STATE_READY;
+
+  /* Reset Handle ErrorCode to No Error */
+  hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing Transmit transfer (blocking mode).
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @note   This procedure could be used for aborting any ongoing Tx transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable SMARTCARD Interrupts (Tx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMARTCARD_AbortTransmit(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Disable TCIE, TXEIE and TXFTIE interrupts */
+  CLEAR_BIT(hsmartcard->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
+  CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_TXFTIE);
+
+  /* Check if a receive process is ongoing or not. If not disable ERR IT */
+  if (hsmartcard->RxState == HAL_SMARTCARD_STATE_READY)
+  {
+    /* Disable the SMARTCARD Error Interrupt: (Frame error) */
+    CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE);
+  }
+
+  /* Disable the SMARTCARD DMA Tx request if enabled */
+  if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAT))
+  {
+    CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAT);
+
+    /* Abort the SMARTCARD DMA Tx channel : use blocking DMA Abort API (no callback) */
+    if (hsmartcard->hdmatx != NULL)
+    {
+      /* Set the SMARTCARD DMA Abort callback to Null.
+         No call back execution at end of DMA abort procedure */
+      hsmartcard->hdmatx->XferAbortCallback = NULL;
+
+      if (HAL_DMA_Abort(hsmartcard->hdmatx) != HAL_OK)
+      {
+        if (HAL_DMA_GetError(hsmartcard->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
+        {
+          /* Set error code to DMA */
+          hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_DMA;
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  /* Reset Tx transfer counter */
+  hsmartcard->TxXferCount = 0U;
+
+  /* Clear the Error flags in the ICR register */
+  __HAL_SMARTCARD_CLEAR_FLAG(hsmartcard, SMARTCARD_CLEAR_FEF);
+
+  /* Restore hsmartcard->gState to Ready */
+  hsmartcard->gState = HAL_SMARTCARD_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing Receive transfer (blocking mode).
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @note   This procedure could be used for aborting any ongoing Rx transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable SMARTCARD Interrupts (Rx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMARTCARD_AbortReceive(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Disable RTOIE, EOBIE, RXNE, PE, RXFT, TXFT and  ERR (Frame error, noise error, overrun error) interrupts */
+  CLEAR_BIT(hsmartcard->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE |
+                                        USART_CR1_EOBIE));
+  CLEAR_BIT(hsmartcard->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
+
+  /* Check if a Transmit process is ongoing or not. If not disable ERR IT */
+  if (hsmartcard->gState == HAL_SMARTCARD_STATE_READY)
+  {
+    /* Disable the SMARTCARD Error Interrupt: (Frame error) */
+    CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE);
+  }
+
+  /* Disable the SMARTCARD DMA Rx request if enabled */
+  if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAR))
+  {
+    CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAR);
+
+    /* Abort the SMARTCARD DMA Rx channel : use blocking DMA Abort API (no callback) */
+    if (hsmartcard->hdmarx != NULL)
+    {
+      /* Set the SMARTCARD DMA Abort callback to Null.
+         No call back execution at end of DMA abort procedure */
+      hsmartcard->hdmarx->XferAbortCallback = NULL;
+
+      if (HAL_DMA_Abort(hsmartcard->hdmarx) != HAL_OK)
+      {
+        if (HAL_DMA_GetError(hsmartcard->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
+        {
+          /* Set error code to DMA */
+          hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_DMA;
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  /* Reset Rx transfer counter */
+  hsmartcard->RxXferCount = 0U;
+
+  /* Clear the Error flags in the ICR register */
+  __HAL_SMARTCARD_CLEAR_FLAG(hsmartcard,
+                             SMARTCARD_CLEAR_OREF | SMARTCARD_CLEAR_NEF | SMARTCARD_CLEAR_PEF | SMARTCARD_CLEAR_FEF |
+                             SMARTCARD_CLEAR_RTOF | SMARTCARD_CLEAR_EOBF);
+
+  /* Restore hsmartcard->RxState to Ready */
+  hsmartcard->RxState = HAL_SMARTCARD_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing transfers (Interrupt mode).
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @note   This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable SMARTCARD Interrupts (Tx and Rx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  *           - At abort completion, call user abort complete callback
+  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
+  *         considered as completed only when user abort complete callback is executed (not when exiting function).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMARTCARD_Abort_IT(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  uint32_t abortcplt = 1U;
+
+  /* Disable RTOIE, EOBIE, TXEIE, TCIE, RXNE, PE, RXFT, TXFT and
+     ERR (Frame error, noise error, overrun error) interrupts */
+  CLEAR_BIT(hsmartcard->Instance->CR1,
+            (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE | USART_CR1_RTOIE |
+             USART_CR1_EOBIE));
+  CLEAR_BIT(hsmartcard->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
+
+  /* If DMA Tx and/or DMA Rx Handles are associated to SMARTCARD Handle,
+     DMA Abort complete callbacks should be initialised before any call
+     to DMA Abort functions */
+  /* DMA Tx Handle is valid */
+  if (hsmartcard->hdmatx != NULL)
+  {
+    /* Set DMA Abort Complete callback if SMARTCARD DMA Tx request if enabled.
+       Otherwise, set it to NULL */
+    if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAT))
+    {
+      hsmartcard->hdmatx->XferAbortCallback = SMARTCARD_DMATxAbortCallback;
+    }
+    else
+    {
+      hsmartcard->hdmatx->XferAbortCallback = NULL;
+    }
+  }
+  /* DMA Rx Handle is valid */
+  if (hsmartcard->hdmarx != NULL)
+  {
+    /* Set DMA Abort Complete callback if SMARTCARD DMA Rx request if enabled.
+       Otherwise, set it to NULL */
+    if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAR))
+    {
+      hsmartcard->hdmarx->XferAbortCallback = SMARTCARD_DMARxAbortCallback;
+    }
+    else
+    {
+      hsmartcard->hdmarx->XferAbortCallback = NULL;
+    }
+  }
+
+  /* Disable the SMARTCARD DMA Tx request if enabled */
+  if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAT))
+  {
+    /* Disable DMA Tx at UART level */
+    CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAT);
+
+    /* Abort the SMARTCARD DMA Tx channel : use non blocking DMA Abort API (callback) */
+    if (hsmartcard->hdmatx != NULL)
+    {
+      /* SMARTCARD Tx DMA Abort callback has already been initialised :
+         will lead to call HAL_SMARTCARD_AbortCpltCallback() at end of DMA abort procedure */
+
+      /* Abort DMA TX */
+      if (HAL_DMA_Abort_IT(hsmartcard->hdmatx) != HAL_OK)
+      {
+        hsmartcard->hdmatx->XferAbortCallback = NULL;
+      }
+      else
+      {
+        abortcplt = 0U;
+      }
+    }
+  }
+
+  /* Disable the SMARTCARD DMA Rx request if enabled */
+  if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAR))
+  {
+    CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAR);
+
+    /* Abort the SMARTCARD DMA Rx channel : use non blocking DMA Abort API (callback) */
+    if (hsmartcard->hdmarx != NULL)
+    {
+      /* SMARTCARD Rx DMA Abort callback has already been initialised :
+         will lead to call HAL_SMARTCARD_AbortCpltCallback() at end of DMA abort procedure */
+
+      /* Abort DMA RX */
+      if (HAL_DMA_Abort_IT(hsmartcard->hdmarx) != HAL_OK)
+      {
+        hsmartcard->hdmarx->XferAbortCallback = NULL;
+        abortcplt = 1U;
+      }
+      else
+      {
+        abortcplt = 0U;
+      }
+    }
+  }
+
+  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
+  if (abortcplt == 1U)
+  {
+    /* Reset Tx and Rx transfer counters */
+    hsmartcard->TxXferCount = 0U;
+    hsmartcard->RxXferCount = 0U;
+
+    /* Clear ISR function pointers */
+    hsmartcard->RxISR = NULL;
+    hsmartcard->TxISR = NULL;
+
+    /* Reset errorCode */
+    hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE;
+
+    /* Clear the Error flags in the ICR register */
+    __HAL_SMARTCARD_CLEAR_FLAG(hsmartcard,
+                               SMARTCARD_CLEAR_OREF | SMARTCARD_CLEAR_NEF | SMARTCARD_CLEAR_PEF |
+                               SMARTCARD_CLEAR_FEF | SMARTCARD_CLEAR_RTOF | SMARTCARD_CLEAR_EOBF);
+
+    /* Restore hsmartcard->gState and hsmartcard->RxState to Ready */
+    hsmartcard->gState  = HAL_SMARTCARD_STATE_READY;
+    hsmartcard->RxState = HAL_SMARTCARD_STATE_READY;
+
+    /* As no DMA to be aborted, call directly user Abort complete callback */
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+    /* Call registered Abort complete callback */
+    hsmartcard->AbortCpltCallback(hsmartcard);
+#else
+    /* Call legacy weak Abort complete callback */
+    HAL_SMARTCARD_AbortCpltCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing Transmit transfer (Interrupt mode).
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @note   This procedure could be used for aborting any ongoing Tx transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable SMARTCARD Interrupts (Tx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  *           - At abort completion, call user abort complete callback
+  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
+  *         considered as completed only when user abort complete callback is executed (not when exiting function).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMARTCARD_AbortTransmit_IT(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Disable TCIE, TXEIE and TXFTIE interrupts */
+  CLEAR_BIT(hsmartcard->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
+  CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_TXFTIE);
+
+  /* Check if a receive process is ongoing or not. If not disable ERR IT */
+  if (hsmartcard->RxState == HAL_SMARTCARD_STATE_READY)
+  {
+    /* Disable the SMARTCARD Error Interrupt: (Frame error) */
+    CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE);
+  }
+
+  /* Disable the SMARTCARD DMA Tx request if enabled */
+  if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAT))
+  {
+    CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAT);
+
+    /* Abort the SMARTCARD DMA Tx channel : use non blocking DMA Abort API (callback) */
+    if (hsmartcard->hdmatx != NULL)
+    {
+      /* Set the SMARTCARD DMA Abort callback :
+         will lead to call HAL_SMARTCARD_AbortCpltCallback() at end of DMA abort procedure */
+      hsmartcard->hdmatx->XferAbortCallback = SMARTCARD_DMATxOnlyAbortCallback;
+
+      /* Abort DMA TX */
+      if (HAL_DMA_Abort_IT(hsmartcard->hdmatx) != HAL_OK)
+      {
+        /* Call Directly hsmartcard->hdmatx->XferAbortCallback function in case of error */
+        hsmartcard->hdmatx->XferAbortCallback(hsmartcard->hdmatx);
+      }
+    }
+    else
+    {
+      /* Reset Tx transfer counter */
+      hsmartcard->TxXferCount = 0U;
+
+      /* Clear TxISR function pointers */
+      hsmartcard->TxISR = NULL;
+
+      /* Restore hsmartcard->gState to Ready */
+      hsmartcard->gState = HAL_SMARTCARD_STATE_READY;
+
+      /* As no DMA to be aborted, call directly user Abort complete callback */
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+      /* Call registered Abort Transmit Complete Callback */
+      hsmartcard->AbortTransmitCpltCallback(hsmartcard);
+#else
+      /* Call legacy weak Abort Transmit Complete Callback */
+      HAL_SMARTCARD_AbortTransmitCpltCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+    }
+  }
+  else
+  {
+    /* Reset Tx transfer counter */
+    hsmartcard->TxXferCount = 0U;
+
+    /* Clear TxISR function pointers */
+    hsmartcard->TxISR = NULL;
+
+    /* Clear the Error flags in the ICR register */
+    __HAL_SMARTCARD_CLEAR_FLAG(hsmartcard, SMARTCARD_CLEAR_FEF);
+
+    /* Restore hsmartcard->gState to Ready */
+    hsmartcard->gState = HAL_SMARTCARD_STATE_READY;
+
+    /* As no DMA to be aborted, call directly user Abort complete callback */
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+    /* Call registered Abort Transmit Complete Callback */
+    hsmartcard->AbortTransmitCpltCallback(hsmartcard);
+#else
+    /* Call legacy weak Abort Transmit Complete Callback */
+    HAL_SMARTCARD_AbortTransmitCpltCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing Receive transfer (Interrupt mode).
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @note   This procedure could be used for aborting any ongoing Rx transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable SMARTCARD Interrupts (Rx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  *           - At abort completion, call user abort complete callback
+  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
+  *         considered as completed only when user abort complete callback is executed (not when exiting function).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMARTCARD_AbortReceive_IT(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Disable RTOIE, EOBIE, RXNE, PE, RXFT and  ERR (Frame error, noise error, overrun error) interrupts */
+  CLEAR_BIT(hsmartcard->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE |
+                                        USART_CR1_EOBIE));
+  CLEAR_BIT(hsmartcard->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
+
+  /* Check if a Transmit process is ongoing or not. If not disable ERR IT */
+  if (hsmartcard->gState == HAL_SMARTCARD_STATE_READY)
+  {
+    /* Disable the SMARTCARD Error Interrupt: (Frame error) */
+    CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE);
+  }
+
+  /* Disable the SMARTCARD DMA Rx request if enabled */
+  if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAR))
+  {
+    CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAR);
+
+    /* Abort the SMARTCARD DMA Rx channel : use non blocking DMA Abort API (callback) */
+    if (hsmartcard->hdmarx != NULL)
+    {
+      /* Set the SMARTCARD DMA Abort callback :
+         will lead to call HAL_SMARTCARD_AbortCpltCallback() at end of DMA abort procedure */
+      hsmartcard->hdmarx->XferAbortCallback = SMARTCARD_DMARxOnlyAbortCallback;
+
+      /* Abort DMA RX */
+      if (HAL_DMA_Abort_IT(hsmartcard->hdmarx) != HAL_OK)
+      {
+        /* Call Directly hsmartcard->hdmarx->XferAbortCallback function in case of error */
+        hsmartcard->hdmarx->XferAbortCallback(hsmartcard->hdmarx);
+      }
+    }
+    else
+    {
+      /* Reset Rx transfer counter */
+      hsmartcard->RxXferCount = 0U;
+
+      /* Clear RxISR function pointer */
+      hsmartcard->RxISR = NULL;
+
+      /* Clear the Error flags in the ICR register */
+      __HAL_SMARTCARD_CLEAR_FLAG(hsmartcard,
+                                 SMARTCARD_CLEAR_OREF | SMARTCARD_CLEAR_NEF | SMARTCARD_CLEAR_PEF |
+                                 SMARTCARD_CLEAR_FEF | SMARTCARD_CLEAR_RTOF | SMARTCARD_CLEAR_EOBF);
+
+      /* Restore hsmartcard->RxState to Ready */
+      hsmartcard->RxState = HAL_SMARTCARD_STATE_READY;
+
+      /* As no DMA to be aborted, call directly user Abort complete callback */
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+      /* Call registered Abort Receive Complete Callback */
+      hsmartcard->AbortReceiveCpltCallback(hsmartcard);
+#else
+      /* Call legacy weak Abort Receive Complete Callback */
+      HAL_SMARTCARD_AbortReceiveCpltCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+    }
+  }
+  else
+  {
+    /* Reset Rx transfer counter */
+    hsmartcard->RxXferCount = 0U;
+
+    /* Clear RxISR function pointer */
+    hsmartcard->RxISR = NULL;
+
+    /* Clear the Error flags in the ICR register */
+    __HAL_SMARTCARD_CLEAR_FLAG(hsmartcard,
+                               SMARTCARD_CLEAR_OREF | SMARTCARD_CLEAR_NEF | SMARTCARD_CLEAR_PEF |
+                               SMARTCARD_CLEAR_FEF | SMARTCARD_CLEAR_RTOF | SMARTCARD_CLEAR_EOBF);
+
+    /* Restore hsmartcard->RxState to Ready */
+    hsmartcard->RxState = HAL_SMARTCARD_STATE_READY;
+
+    /* As no DMA to be aborted, call directly user Abort complete callback */
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+    /* Call registered Abort Receive Complete Callback */
+    hsmartcard->AbortReceiveCpltCallback(hsmartcard);
+#else
+    /* Call legacy weak Abort Receive Complete Callback */
+    HAL_SMARTCARD_AbortReceiveCpltCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Handle SMARTCARD interrupt requests.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval None
+  */
+void HAL_SMARTCARD_IRQHandler(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  uint32_t isrflags   = READ_REG(hsmartcard->Instance->ISR);
+  uint32_t cr1its     = READ_REG(hsmartcard->Instance->CR1);
+  uint32_t cr3its     = READ_REG(hsmartcard->Instance->CR3);
+  uint32_t errorflags;
+  uint32_t errorcode;
+
+  /* If no error occurs */
+  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
+  if (errorflags == 0U)
+  {
+    /* SMARTCARD in mode Receiver ---------------------------------------------------*/
+    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
+        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
+            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
+    {
+      if (hsmartcard->RxISR != NULL)
+      {
+        hsmartcard->RxISR(hsmartcard);
+      }
+      return;
+    }
+  }
+
+  /* If some errors occur */
+  if ((errorflags != 0U)
+      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
+           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
+  {
+    /* SMARTCARD parity error interrupt occurred -------------------------------------*/
+    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
+    {
+      __HAL_SMARTCARD_CLEAR_IT(hsmartcard, SMARTCARD_CLEAR_PEF);
+
+      hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_PE;
+    }
+
+    /* SMARTCARD frame error interrupt occurred --------------------------------------*/
+    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
+    {
+      __HAL_SMARTCARD_CLEAR_IT(hsmartcard, SMARTCARD_CLEAR_FEF);
+
+      hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_FE;
+    }
+
+    /* SMARTCARD noise error interrupt occurred --------------------------------------*/
+    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
+    {
+      __HAL_SMARTCARD_CLEAR_IT(hsmartcard, SMARTCARD_CLEAR_NEF);
+
+      hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_NE;
+    }
+
+    /* SMARTCARD Over-Run interrupt occurred -----------------------------------------*/
+    if (((isrflags & USART_ISR_ORE) != 0U)
+        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
+            || ((cr3its & USART_CR3_RXFTIE) != 0U)
+            || ((cr3its & USART_CR3_EIE) != 0U)))
+    {
+      __HAL_SMARTCARD_CLEAR_IT(hsmartcard, SMARTCARD_CLEAR_OREF);
+
+      hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_ORE;
+    }
+
+    /* SMARTCARD receiver timeout interrupt occurred -----------------------------------------*/
+    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
+    {
+      __HAL_SMARTCARD_CLEAR_IT(hsmartcard, SMARTCARD_CLEAR_RTOF);
+
+      hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_RTO;
+    }
+
+    /* Call SMARTCARD Error Call back function if need be --------------------------*/
+    if (hsmartcard->ErrorCode != HAL_SMARTCARD_ERROR_NONE)
+    {
+      /* SMARTCARD in mode Receiver ---------------------------------------------------*/
+      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
+          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
+              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
+      {
+        if (hsmartcard->RxISR != NULL)
+        {
+          hsmartcard->RxISR(hsmartcard);
+        }
+      }
+
+      /* If Error is to be considered as blocking :
+          - Receiver Timeout error in Reception
+          - Overrun error in Reception
+          - any error occurs in DMA mode reception
+      */
+      errorcode = hsmartcard->ErrorCode;
+      if ((HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAR))
+          || ((errorcode & (HAL_SMARTCARD_ERROR_RTO | HAL_SMARTCARD_ERROR_ORE)) != 0U))
+      {
+        /* Blocking error : transfer is aborted
+           Set the SMARTCARD state ready to be able to start again the process,
+           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
+        SMARTCARD_EndRxTransfer(hsmartcard);
+
+        /* Disable the SMARTCARD DMA Rx request if enabled */
+        if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAR))
+        {
+          CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAR);
+
+          /* Abort the SMARTCARD DMA Rx channel */
+          if (hsmartcard->hdmarx != NULL)
+          {
+            /* Set the SMARTCARD DMA Abort callback :
+               will lead to call HAL_SMARTCARD_ErrorCallback() at end of DMA abort procedure */
+            hsmartcard->hdmarx->XferAbortCallback = SMARTCARD_DMAAbortOnError;
+
+            /* Abort DMA RX */
+            if (HAL_DMA_Abort_IT(hsmartcard->hdmarx) != HAL_OK)
+            {
+              /* Call Directly hsmartcard->hdmarx->XferAbortCallback function in case of error */
+              hsmartcard->hdmarx->XferAbortCallback(hsmartcard->hdmarx);
+            }
+          }
+          else
+          {
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+            /* Call registered user error callback */
+            hsmartcard->ErrorCallback(hsmartcard);
+#else
+            /* Call legacy weak user error callback */
+            HAL_SMARTCARD_ErrorCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+          }
+        }
+        else
+        {
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+          /* Call registered user error callback */
+          hsmartcard->ErrorCallback(hsmartcard);
+#else
+          /* Call legacy weak user error callback */
+          HAL_SMARTCARD_ErrorCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+        }
+      }
+      /* other error type to be considered as blocking :
+          - Frame error in Transmission
+      */
+      else if ((hsmartcard->gState == HAL_SMARTCARD_STATE_BUSY_TX)
+               && ((errorcode & HAL_SMARTCARD_ERROR_FE) != 0U))
+      {
+        /* Blocking error : transfer is aborted
+           Set the SMARTCARD state ready to be able to start again the process,
+           Disable Tx Interrupts, and disable Tx DMA request, if ongoing */
+        SMARTCARD_EndTxTransfer(hsmartcard);
+
+        /* Disable the SMARTCARD DMA Tx request if enabled */
+        if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAT))
+        {
+          CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAT);
+
+          /* Abort the SMARTCARD DMA Tx channel */
+          if (hsmartcard->hdmatx != NULL)
+          {
+            /* Set the SMARTCARD DMA Abort callback :
+               will lead to call HAL_SMARTCARD_ErrorCallback() at end of DMA abort procedure */
+            hsmartcard->hdmatx->XferAbortCallback = SMARTCARD_DMAAbortOnError;
+
+            /* Abort DMA TX */
+            if (HAL_DMA_Abort_IT(hsmartcard->hdmatx) != HAL_OK)
+            {
+              /* Call Directly hsmartcard->hdmatx->XferAbortCallback function in case of error */
+              hsmartcard->hdmatx->XferAbortCallback(hsmartcard->hdmatx);
+            }
+          }
+          else
+          {
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+            /* Call registered user error callback */
+            hsmartcard->ErrorCallback(hsmartcard);
+#else
+            /* Call legacy weak user error callback */
+            HAL_SMARTCARD_ErrorCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+          }
+        }
+        else
+        {
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+          /* Call registered user error callback */
+          hsmartcard->ErrorCallback(hsmartcard);
+#else
+          /* Call legacy weak user error callback */
+          HAL_SMARTCARD_ErrorCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+        }
+      }
+      else
+      {
+        /* Non Blocking error : transfer could go on.
+           Error is notified to user through user error callback */
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+        /* Call registered user error callback */
+        hsmartcard->ErrorCallback(hsmartcard);
+#else
+        /* Call legacy weak user error callback */
+        HAL_SMARTCARD_ErrorCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+        hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE;
+      }
+    }
+    return;
+
+  } /* End if some error occurs */
+
+  /* SMARTCARD in mode Receiver, end of block interruption ------------------------*/
+  if (((isrflags & USART_ISR_EOBF) != 0U) && ((cr1its & USART_CR1_EOBIE) != 0U))
+  {
+    hsmartcard->RxState = HAL_SMARTCARD_STATE_READY;
+    __HAL_UNLOCK(hsmartcard);
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+    /* Call registered Rx complete callback */
+    hsmartcard->RxCpltCallback(hsmartcard);
+#else
+    /* Call legacy weak Rx complete callback */
+    HAL_SMARTCARD_RxCpltCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+    /* Clear EOBF interrupt after HAL_SMARTCARD_RxCpltCallback() call for the End of Block information
+       to be available during HAL_SMARTCARD_RxCpltCallback() processing */
+    __HAL_SMARTCARD_CLEAR_IT(hsmartcard, SMARTCARD_CLEAR_EOBF);
+    return;
+  }
+
+  /* SMARTCARD in mode Transmitter ------------------------------------------------*/
+  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
+      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
+          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
+  {
+    if (hsmartcard->TxISR != NULL)
+    {
+      hsmartcard->TxISR(hsmartcard);
+    }
+    return;
+  }
+
+  /* SMARTCARD in mode Transmitter (transmission end) ------------------------*/
+  if (__HAL_SMARTCARD_GET_IT(hsmartcard, hsmartcard->AdvancedInit.TxCompletionIndication) != RESET)
+  {
+    if (__HAL_SMARTCARD_GET_IT_SOURCE(hsmartcard, hsmartcard->AdvancedInit.TxCompletionIndication) != RESET)
+    {
+      SMARTCARD_EndTransmit_IT(hsmartcard);
+      return;
+    }
+  }
+
+  /* SMARTCARD TX Fifo Empty occurred ----------------------------------------------*/
+  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
+  {
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+    /* Call registered Tx Fifo Empty Callback */
+    hsmartcard->TxFifoEmptyCallback(hsmartcard);
+#else
+    /* Call legacy weak Tx Fifo Empty Callback */
+    HAL_SMARTCARDEx_TxFifoEmptyCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+    return;
+  }
+
+  /* SMARTCARD RX Fifo Full occurred ----------------------------------------------*/
+  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
+  {
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+    /* Call registered Rx Fifo Full Callback */
+    hsmartcard->RxFifoFullCallback(hsmartcard);
+#else
+    /* Call legacy weak Rx Fifo Full Callback */
+    HAL_SMARTCARDEx_RxFifoFullCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+    return;
+  }
+}
+
+/**
+  * @brief  Tx Transfer completed callback.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval None
+  */
+__weak void HAL_SMARTCARD_TxCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hsmartcard);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SMARTCARD_TxCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  Rx Transfer completed callback.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval None
+  */
+__weak void HAL_SMARTCARD_RxCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hsmartcard);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SMARTCARD_RxCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  SMARTCARD error callback.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval None
+  */
+__weak void HAL_SMARTCARD_ErrorCallback(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hsmartcard);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SMARTCARD_ErrorCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  SMARTCARD Abort Complete callback.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval None
+  */
+__weak void HAL_SMARTCARD_AbortCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hsmartcard);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SMARTCARD_AbortCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  SMARTCARD Abort Complete callback.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval None
+  */
+__weak void HAL_SMARTCARD_AbortTransmitCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hsmartcard);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SMARTCARD_AbortTransmitCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  SMARTCARD Abort Receive Complete callback.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval None
+  */
+__weak void HAL_SMARTCARD_AbortReceiveCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hsmartcard);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SMARTCARD_AbortReceiveCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_Exported_Functions_Group4 Peripheral State and Errors functions
+  * @brief    SMARTCARD State and Errors functions
+  *
+@verbatim
+  ==============================================================================
+                  ##### Peripheral State and Errors functions #####
+  ==============================================================================
+  [..]
+    This subsection provides a set of functions allowing to return the State of SmartCard
+    handle and also return Peripheral Errors occurred during communication process
+     (+) HAL_SMARTCARD_GetState() API can be helpful to check in run-time the state
+         of the SMARTCARD peripheral.
+     (+) HAL_SMARTCARD_GetError() checks in run-time errors that could occur during
+         communication.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Return the SMARTCARD handle state.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval SMARTCARD handle state
+  */
+HAL_SMARTCARD_StateTypeDef HAL_SMARTCARD_GetState(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Return SMARTCARD handle state */
+  uint32_t temp1;
+  uint32_t temp2;
+  temp1 = (uint32_t)hsmartcard->gState;
+  temp2 = (uint32_t)hsmartcard->RxState;
+
+  return (HAL_SMARTCARD_StateTypeDef)(temp1 | temp2);
+}
+
+/**
+  * @brief  Return the SMARTCARD handle error code.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval SMARTCARD handle Error Code
+  */
+uint32_t HAL_SMARTCARD_GetError(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  return hsmartcard->ErrorCode;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARD_Private_Functions SMARTCARD Private Functions
+  * @{
+  */
+
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Initialize the callbacks to their default values.
+  * @param  hsmartcard SMARTCARD handle.
+  * @retval none
+  */
+void SMARTCARD_InitCallbacksToDefault(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Init the SMARTCARD Callback settings */
+  hsmartcard->TxCpltCallback            = HAL_SMARTCARD_TxCpltCallback;            /* Legacy weak TxCpltCallback    */
+  hsmartcard->RxCpltCallback            = HAL_SMARTCARD_RxCpltCallback;            /* Legacy weak RxCpltCallback    */
+  hsmartcard->ErrorCallback             = HAL_SMARTCARD_ErrorCallback;             /* Legacy weak ErrorCallback     */
+  hsmartcard->AbortCpltCallback         = HAL_SMARTCARD_AbortCpltCallback;         /* Legacy weak AbortCpltCallback */
+  hsmartcard->AbortTransmitCpltCallback = HAL_SMARTCARD_AbortTransmitCpltCallback; /* Legacy weak
+                                                                                      AbortTransmitCpltCallback     */
+  hsmartcard->AbortReceiveCpltCallback  = HAL_SMARTCARD_AbortReceiveCpltCallback;  /* Legacy weak
+                                                                                      AbortReceiveCpltCallback      */
+  hsmartcard->RxFifoFullCallback        = HAL_SMARTCARDEx_RxFifoFullCallback;      /* Legacy weak
+                                                                                      RxFifoFullCallback            */
+  hsmartcard->TxFifoEmptyCallback       = HAL_SMARTCARDEx_TxFifoEmptyCallback;     /* Legacy weak
+                                                                                      TxFifoEmptyCallback           */
+
+}
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACKS */
+
+/**
+  * @brief  Configure the SMARTCARD associated USART peripheral.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef SMARTCARD_SetConfig(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  uint32_t tmpreg;
+  SMARTCARD_ClockSourceTypeDef clocksource;
+  HAL_StatusTypeDef ret = HAL_OK;
+  static const uint16_t SMARTCARDPrescTable[12] = {1U, 2U, 4U, 6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U};
+  uint32_t pclk;
+
+  /* Check the parameters */
+  assert_param(IS_SMARTCARD_INSTANCE(hsmartcard->Instance));
+  assert_param(IS_SMARTCARD_BAUDRATE(hsmartcard->Init.BaudRate));
+  assert_param(IS_SMARTCARD_WORD_LENGTH(hsmartcard->Init.WordLength));
+  assert_param(IS_SMARTCARD_STOPBITS(hsmartcard->Init.StopBits));
+  assert_param(IS_SMARTCARD_PARITY(hsmartcard->Init.Parity));
+  assert_param(IS_SMARTCARD_MODE(hsmartcard->Init.Mode));
+  assert_param(IS_SMARTCARD_POLARITY(hsmartcard->Init.CLKPolarity));
+  assert_param(IS_SMARTCARD_PHASE(hsmartcard->Init.CLKPhase));
+  assert_param(IS_SMARTCARD_LASTBIT(hsmartcard->Init.CLKLastBit));
+  assert_param(IS_SMARTCARD_ONE_BIT_SAMPLE(hsmartcard->Init.OneBitSampling));
+  assert_param(IS_SMARTCARD_NACK(hsmartcard->Init.NACKEnable));
+  assert_param(IS_SMARTCARD_TIMEOUT(hsmartcard->Init.TimeOutEnable));
+  assert_param(IS_SMARTCARD_AUTORETRY_COUNT(hsmartcard->Init.AutoRetryCount));
+  assert_param(IS_SMARTCARD_CLOCKPRESCALER(hsmartcard->Init.ClockPrescaler));
+
+  /*-------------------------- USART CR1 Configuration -----------------------*/
+  /* In SmartCard mode, M and PCE are forced to 1 (8 bits + parity).
+   * Oversampling is forced to 16 (OVER8 = 0).
+   * Configure the Parity and Mode:
+   *  set PS bit according to hsmartcard->Init.Parity value
+   *  set TE and RE bits according to hsmartcard->Init.Mode value */
+  tmpreg = (((uint32_t)hsmartcard->Init.Parity) | ((uint32_t)hsmartcard->Init.Mode) |
+            ((uint32_t)hsmartcard->Init.WordLength));
+  MODIFY_REG(hsmartcard->Instance->CR1, USART_CR1_FIELDS, tmpreg);
+
+  /*-------------------------- USART CR2 Configuration -----------------------*/
+  tmpreg = hsmartcard->Init.StopBits;
+  /* Synchronous mode is activated by default */
+  tmpreg |= (uint32_t) USART_CR2_CLKEN | hsmartcard->Init.CLKPolarity;
+  tmpreg |= (uint32_t) hsmartcard->Init.CLKPhase | hsmartcard->Init.CLKLastBit;
+  tmpreg |= (uint32_t) hsmartcard->Init.TimeOutEnable;
+  MODIFY_REG(hsmartcard->Instance->CR2, USART_CR2_FIELDS, tmpreg);
+
+  /*-------------------------- USART CR3 Configuration -----------------------*/
+  /* Configure
+   * - one-bit sampling method versus three samples' majority rule
+   *   according to hsmartcard->Init.OneBitSampling
+   * - NACK transmission in case of parity error according
+   *   to hsmartcard->Init.NACKEnable
+   * - autoretry counter according to hsmartcard->Init.AutoRetryCount */
+
+  tmpreg = (uint32_t) hsmartcard->Init.OneBitSampling | hsmartcard->Init.NACKEnable;
+  tmpreg |= ((uint32_t)hsmartcard->Init.AutoRetryCount << USART_CR3_SCARCNT_Pos);
+  MODIFY_REG(hsmartcard->Instance->CR3, USART_CR3_FIELDS, tmpreg);
+
+  /*--------------------- SMARTCARD clock PRESC Configuration ----------------*/
+  /* Configure
+  * - SMARTCARD Clock Prescaler: set PRESCALER according to hsmartcard->Init.ClockPrescaler value */
+  MODIFY_REG(hsmartcard->Instance->PRESC, USART_PRESC_PRESCALER, hsmartcard->Init.ClockPrescaler);
+
+  /*-------------------------- USART GTPR Configuration ----------------------*/
+  tmpreg = (hsmartcard->Init.Prescaler | ((uint32_t)hsmartcard->Init.GuardTime << USART_GTPR_GT_Pos));
+  MODIFY_REG(hsmartcard->Instance->GTPR, (uint16_t)(USART_GTPR_GT | USART_GTPR_PSC), (uint16_t)tmpreg);
+
+  /*-------------------------- USART RTOR Configuration ----------------------*/
+  tmpreg = ((uint32_t)hsmartcard->Init.BlockLength << USART_RTOR_BLEN_Pos);
+  if (hsmartcard->Init.TimeOutEnable == SMARTCARD_TIMEOUT_ENABLE)
+  {
+    assert_param(IS_SMARTCARD_TIMEOUT_VALUE(hsmartcard->Init.TimeOutValue));
+    tmpreg |= (uint32_t) hsmartcard->Init.TimeOutValue;
+  }
+  MODIFY_REG(hsmartcard->Instance->RTOR, (USART_RTOR_RTO | USART_RTOR_BLEN), tmpreg);
+
+  /*-------------------------- USART BRR Configuration -----------------------*/
+  SMARTCARD_GETCLOCKSOURCE(hsmartcard, clocksource);
+  tmpreg =   0U;
+  switch (clocksource)
+  {
+    case SMARTCARD_CLOCKSOURCE_PCLK1:
+      pclk = HAL_RCC_GetPCLK1Freq();
+      tmpreg = (uint16_t)(((pclk / SMARTCARDPrescTable[hsmartcard->Init.ClockPrescaler]) +
+                           (hsmartcard->Init.BaudRate / 2U)) / hsmartcard->Init.BaudRate);
+      break;
+    case SMARTCARD_CLOCKSOURCE_HSI:
+      tmpreg = (uint16_t)(((HSI_VALUE / SMARTCARDPrescTable[hsmartcard->Init.ClockPrescaler]) +
+                           (hsmartcard->Init.BaudRate / 2U)) / hsmartcard->Init.BaudRate);
+      break;
+    case SMARTCARD_CLOCKSOURCE_SYSCLK:
+      pclk = HAL_RCC_GetSysClockFreq();
+      tmpreg = (uint16_t)(((pclk / SMARTCARDPrescTable[hsmartcard->Init.ClockPrescaler]) +
+                           (hsmartcard->Init.BaudRate / 2U)) / hsmartcard->Init.BaudRate);
+      break;
+    case SMARTCARD_CLOCKSOURCE_LSE:
+      tmpreg = (uint16_t)(((uint16_t)(LSE_VALUE / SMARTCARDPrescTable[hsmartcard->Init.ClockPrescaler]) +
+                           (hsmartcard->Init.BaudRate / 2U)) / hsmartcard->Init.BaudRate);
+      break;
+    default:
+      ret = HAL_ERROR;
+      break;
+  }
+
+  /* USARTDIV must be greater than or equal to 0d16 */
+  if ((tmpreg >= USART_BRR_MIN) && (tmpreg <= USART_BRR_MAX))
+  {
+    hsmartcard->Instance->BRR = tmpreg;
+  }
+  else
+  {
+    ret = HAL_ERROR;
+  }
+
+  /* Initialize the number of data to process during RX/TX ISR execution */
+  hsmartcard->NbTxDataToProcess = 1U;
+  hsmartcard->NbRxDataToProcess = 1U;
+
+  /* Clear ISR function pointers */
+  hsmartcard->RxISR   = NULL;
+  hsmartcard->TxISR   = NULL;
+
+  return ret;
+}
+
+
+/**
+  * @brief Configure the SMARTCARD associated USART peripheral advanced features.
+  * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                   the configuration information for the specified SMARTCARD module.
+  * @retval None
+  */
+static void SMARTCARD_AdvFeatureConfig(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Check whether the set of advanced features to configure is properly set */
+  assert_param(IS_SMARTCARD_ADVFEATURE_INIT(hsmartcard->AdvancedInit.AdvFeatureInit));
+
+  /* if required, configure TX pin active level inversion */
+  if (HAL_IS_BIT_SET(hsmartcard->AdvancedInit.AdvFeatureInit, SMARTCARD_ADVFEATURE_TXINVERT_INIT))
+  {
+    assert_param(IS_SMARTCARD_ADVFEATURE_TXINV(hsmartcard->AdvancedInit.TxPinLevelInvert));
+    MODIFY_REG(hsmartcard->Instance->CR2, USART_CR2_TXINV, hsmartcard->AdvancedInit.TxPinLevelInvert);
+  }
+
+  /* if required, configure RX pin active level inversion */
+  if (HAL_IS_BIT_SET(hsmartcard->AdvancedInit.AdvFeatureInit, SMARTCARD_ADVFEATURE_RXINVERT_INIT))
+  {
+    assert_param(IS_SMARTCARD_ADVFEATURE_RXINV(hsmartcard->AdvancedInit.RxPinLevelInvert));
+    MODIFY_REG(hsmartcard->Instance->CR2, USART_CR2_RXINV, hsmartcard->AdvancedInit.RxPinLevelInvert);
+  }
+
+  /* if required, configure data inversion */
+  if (HAL_IS_BIT_SET(hsmartcard->AdvancedInit.AdvFeatureInit, SMARTCARD_ADVFEATURE_DATAINVERT_INIT))
+  {
+    assert_param(IS_SMARTCARD_ADVFEATURE_DATAINV(hsmartcard->AdvancedInit.DataInvert));
+    MODIFY_REG(hsmartcard->Instance->CR2, USART_CR2_DATAINV, hsmartcard->AdvancedInit.DataInvert);
+  }
+
+  /* if required, configure RX/TX pins swap */
+  if (HAL_IS_BIT_SET(hsmartcard->AdvancedInit.AdvFeatureInit, SMARTCARD_ADVFEATURE_SWAP_INIT))
+  {
+    assert_param(IS_SMARTCARD_ADVFEATURE_SWAP(hsmartcard->AdvancedInit.Swap));
+    MODIFY_REG(hsmartcard->Instance->CR2, USART_CR2_SWAP, hsmartcard->AdvancedInit.Swap);
+  }
+
+  /* if required, configure RX overrun detection disabling */
+  if (HAL_IS_BIT_SET(hsmartcard->AdvancedInit.AdvFeatureInit, SMARTCARD_ADVFEATURE_RXOVERRUNDISABLE_INIT))
+  {
+    assert_param(IS_SMARTCARD_OVERRUN(hsmartcard->AdvancedInit.OverrunDisable));
+    MODIFY_REG(hsmartcard->Instance->CR3, USART_CR3_OVRDIS, hsmartcard->AdvancedInit.OverrunDisable);
+  }
+
+  /* if required, configure DMA disabling on reception error */
+  if (HAL_IS_BIT_SET(hsmartcard->AdvancedInit.AdvFeatureInit, SMARTCARD_ADVFEATURE_DMADISABLEONERROR_INIT))
+  {
+    assert_param(IS_SMARTCARD_ADVFEATURE_DMAONRXERROR(hsmartcard->AdvancedInit.DMADisableonRxError));
+    MODIFY_REG(hsmartcard->Instance->CR3, USART_CR3_DDRE, hsmartcard->AdvancedInit.DMADisableonRxError);
+  }
+
+  /* if required, configure MSB first on communication line */
+  if (HAL_IS_BIT_SET(hsmartcard->AdvancedInit.AdvFeatureInit, SMARTCARD_ADVFEATURE_MSBFIRST_INIT))
+  {
+    assert_param(IS_SMARTCARD_ADVFEATURE_MSBFIRST(hsmartcard->AdvancedInit.MSBFirst));
+    MODIFY_REG(hsmartcard->Instance->CR2, USART_CR2_MSBFIRST, hsmartcard->AdvancedInit.MSBFirst);
+  }
+
+}
+
+/**
+  * @brief Check the SMARTCARD Idle State.
+  * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                   the configuration information for the specified SMARTCARD module.
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef SMARTCARD_CheckIdleState(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  uint32_t tickstart;
+
+  /* Initialize the SMARTCARD ErrorCode */
+  hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE;
+
+  /* Init tickstart for timeout management */
+  tickstart = HAL_GetTick();
+
+  /* Check if the Transmitter is enabled */
+  if ((hsmartcard->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
+  {
+    /* Wait until TEACK flag is set */
+    if (SMARTCARD_WaitOnFlagUntilTimeout(hsmartcard, USART_ISR_TEACK, RESET, tickstart,
+                                         SMARTCARD_TEACK_REACK_TIMEOUT) != HAL_OK)
+    {
+      /* Timeout occurred */
+      return HAL_TIMEOUT;
+    }
+  }
+  /* Check if the Receiver is enabled */
+  if ((hsmartcard->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
+  {
+    /* Wait until REACK flag is set */
+    if (SMARTCARD_WaitOnFlagUntilTimeout(hsmartcard, USART_ISR_REACK, RESET, tickstart,
+                                         SMARTCARD_TEACK_REACK_TIMEOUT) != HAL_OK)
+    {
+      /* Timeout occurred */
+      return HAL_TIMEOUT;
+    }
+  }
+
+  /* Initialize the SMARTCARD states */
+  hsmartcard->gState  = HAL_SMARTCARD_STATE_READY;
+  hsmartcard->RxState = HAL_SMARTCARD_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hsmartcard);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Handle SMARTCARD Communication Timeout.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                   the configuration information for the specified SMARTCARD module.
+  * @param  Flag Specifies the SMARTCARD flag to check.
+  * @param  Status The new Flag status (SET or RESET).
+  * @param  Tickstart Tick start value
+  * @param  Timeout Timeout duration.
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef SMARTCARD_WaitOnFlagUntilTimeout(SMARTCARD_HandleTypeDef *hsmartcard, uint32_t Flag,
+                                                          FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
+{
+  /* Wait until flag is set */
+  while ((__HAL_SMARTCARD_GET_FLAG(hsmartcard, Flag) ? SET : RESET) == Status)
+  {
+    /* Check for the Timeout */
+    if (Timeout != HAL_MAX_DELAY)
+    {
+      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
+      {
+        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
+           interrupts for the interrupt process */
+        CLEAR_BIT(hsmartcard->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
+        CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE);
+
+        hsmartcard->gState  = HAL_SMARTCARD_STATE_READY;
+        hsmartcard->RxState = HAL_SMARTCARD_STATE_READY;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hsmartcard);
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  End ongoing Tx transfer on SMARTCARD peripheral (following error detection or Transmit completion).
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval None
+  */
+static void SMARTCARD_EndTxTransfer(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Disable TXEIE, TCIE and ERR (Frame error, noise error, overrun error) interrupts */
+  CLEAR_BIT(hsmartcard->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
+  CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE);
+
+  /* At end of Tx process, restore hsmartcard->gState to Ready */
+  hsmartcard->gState = HAL_SMARTCARD_STATE_READY;
+}
+
+
+/**
+  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval None
+  */
+static void SMARTCARD_EndRxTransfer(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
+  CLEAR_BIT(hsmartcard->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
+  CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE);
+
+  /* At end of Rx process, restore hsmartcard->RxState to Ready */
+  hsmartcard->RxState = HAL_SMARTCARD_STATE_READY;
+}
+
+
+/**
+  * @brief  DMA SMARTCARD transmit process complete callback.
+  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *              the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void SMARTCARD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
+{
+  SMARTCARD_HandleTypeDef *hsmartcard = (SMARTCARD_HandleTypeDef *)(hdma->Parent);
+  hsmartcard->TxXferCount = 0U;
+
+  /* Disable the DMA transfer for transmit request by resetting the DMAT bit
+  in the SMARTCARD associated USART CR3 register */
+  CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAT);
+
+  /* Enable the SMARTCARD Transmit Complete Interrupt */
+  __HAL_SMARTCARD_ENABLE_IT(hsmartcard, hsmartcard->AdvancedInit.TxCompletionIndication);
+}
+
+/**
+  * @brief  DMA SMARTCARD receive process complete callback.
+  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *              the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void SMARTCARD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
+{
+  SMARTCARD_HandleTypeDef *hsmartcard = (SMARTCARD_HandleTypeDef *)(hdma->Parent);
+  hsmartcard->RxXferCount = 0U;
+
+  /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
+  CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_PEIE);
+  CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE);
+
+  /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
+     in the SMARTCARD associated USART CR3 register */
+  CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAR);
+
+  /* At end of Rx process, restore hsmartcard->RxState to Ready */
+  hsmartcard->RxState = HAL_SMARTCARD_STATE_READY;
+
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+  /* Call registered Rx complete callback */
+  hsmartcard->RxCpltCallback(hsmartcard);
+#else
+  /* Call legacy weak Rx complete callback */
+  HAL_SMARTCARD_RxCpltCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+}
+
+/**
+  * @brief  DMA SMARTCARD communication error callback.
+  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *              the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void SMARTCARD_DMAError(DMA_HandleTypeDef *hdma)
+{
+  SMARTCARD_HandleTypeDef *hsmartcard = (SMARTCARD_HandleTypeDef *)(hdma->Parent);
+
+  /* Stop SMARTCARD DMA Tx request if ongoing */
+  if (hsmartcard->gState == HAL_SMARTCARD_STATE_BUSY_TX)
+  {
+    if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAT))
+    {
+      hsmartcard->TxXferCount = 0U;
+      SMARTCARD_EndTxTransfer(hsmartcard);
+    }
+  }
+
+  /* Stop SMARTCARD DMA Rx request if ongoing */
+  if (hsmartcard->RxState == HAL_SMARTCARD_STATE_BUSY_RX)
+  {
+    if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAR))
+    {
+      hsmartcard->RxXferCount = 0U;
+      SMARTCARD_EndRxTransfer(hsmartcard);
+    }
+  }
+
+  hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_DMA;
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+  /* Call registered user error callback */
+  hsmartcard->ErrorCallback(hsmartcard);
+#else
+  /* Call legacy weak user error callback */
+  HAL_SMARTCARD_ErrorCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+}
+
+/**
+  * @brief  DMA SMARTCARD communication abort callback, when initiated by HAL services on Error
+  *         (To be called at end of DMA Abort procedure following error occurrence).
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void SMARTCARD_DMAAbortOnError(DMA_HandleTypeDef *hdma)
+{
+  SMARTCARD_HandleTypeDef *hsmartcard = (SMARTCARD_HandleTypeDef *)(hdma->Parent);
+  hsmartcard->RxXferCount = 0U;
+  hsmartcard->TxXferCount = 0U;
+
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+  /* Call registered user error callback */
+  hsmartcard->ErrorCallback(hsmartcard);
+#else
+  /* Call legacy weak user error callback */
+  HAL_SMARTCARD_ErrorCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+}
+
+/**
+  * @brief  DMA SMARTCARD Tx communication abort callback, when initiated by user
+  *         (To be called at end of DMA Tx Abort procedure following user abort request).
+  * @note   When this callback is executed, User Abort complete call back is called only if no
+  *         Abort still ongoing for Rx DMA Handle.
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void SMARTCARD_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
+{
+  SMARTCARD_HandleTypeDef *hsmartcard = (SMARTCARD_HandleTypeDef *)(hdma->Parent);
+
+  hsmartcard->hdmatx->XferAbortCallback = NULL;
+
+  /* Check if an Abort process is still ongoing */
+  if (hsmartcard->hdmarx != NULL)
+  {
+    if (hsmartcard->hdmarx->XferAbortCallback != NULL)
+    {
+      return;
+    }
+  }
+
+  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
+  hsmartcard->TxXferCount = 0U;
+  hsmartcard->RxXferCount = 0U;
+
+  /* Reset errorCode */
+  hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE;
+
+  /* Clear the Error flags in the ICR register */
+  __HAL_SMARTCARD_CLEAR_FLAG(hsmartcard,
+                             SMARTCARD_CLEAR_OREF | SMARTCARD_CLEAR_NEF | SMARTCARD_CLEAR_PEF | SMARTCARD_CLEAR_FEF |
+                             SMARTCARD_CLEAR_RTOF | SMARTCARD_CLEAR_EOBF);
+
+  /* Restore hsmartcard->gState and hsmartcard->RxState to Ready */
+  hsmartcard->gState  = HAL_SMARTCARD_STATE_READY;
+  hsmartcard->RxState = HAL_SMARTCARD_STATE_READY;
+
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+  /* Call registered Abort complete callback */
+  hsmartcard->AbortCpltCallback(hsmartcard);
+#else
+  /* Call legacy weak Abort complete callback */
+  HAL_SMARTCARD_AbortCpltCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+}
+
+
+/**
+  * @brief  DMA SMARTCARD Rx communication abort callback, when initiated by user
+  *         (To be called at end of DMA Rx Abort procedure following user abort request).
+  * @note   When this callback is executed, User Abort complete call back is called only if no
+  *         Abort still ongoing for Tx DMA Handle.
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void SMARTCARD_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
+{
+  SMARTCARD_HandleTypeDef *hsmartcard = (SMARTCARD_HandleTypeDef *)(hdma->Parent);
+
+  hsmartcard->hdmarx->XferAbortCallback = NULL;
+
+  /* Check if an Abort process is still ongoing */
+  if (hsmartcard->hdmatx != NULL)
+  {
+    if (hsmartcard->hdmatx->XferAbortCallback != NULL)
+    {
+      return;
+    }
+  }
+
+  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
+  hsmartcard->TxXferCount = 0U;
+  hsmartcard->RxXferCount = 0U;
+
+  /* Reset errorCode */
+  hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE;
+
+  /* Clear the Error flags in the ICR register */
+  __HAL_SMARTCARD_CLEAR_FLAG(hsmartcard,
+                             SMARTCARD_CLEAR_OREF | SMARTCARD_CLEAR_NEF | SMARTCARD_CLEAR_PEF | SMARTCARD_CLEAR_FEF |
+                             SMARTCARD_CLEAR_RTOF | SMARTCARD_CLEAR_EOBF);
+
+  /* Restore hsmartcard->gState and hsmartcard->RxState to Ready */
+  hsmartcard->gState  = HAL_SMARTCARD_STATE_READY;
+  hsmartcard->RxState = HAL_SMARTCARD_STATE_READY;
+
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+  /* Call registered Abort complete callback */
+  hsmartcard->AbortCpltCallback(hsmartcard);
+#else
+  /* Call legacy weak Abort complete callback */
+  HAL_SMARTCARD_AbortCpltCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+}
+
+
+/**
+  * @brief  DMA SMARTCARD Tx communication abort callback, when initiated by user by a call to
+  *         HAL_SMARTCARD_AbortTransmit_IT API (Abort only Tx transfer)
+  *         (This callback is executed at end of DMA Tx Abort procedure following user abort request,
+  *         and leads to user Tx Abort Complete callback execution).
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void SMARTCARD_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
+{
+  SMARTCARD_HandleTypeDef *hsmartcard = (SMARTCARD_HandleTypeDef *)(hdma->Parent);
+
+  hsmartcard->TxXferCount = 0U;
+
+  /* Clear the Error flags in the ICR register */
+  __HAL_SMARTCARD_CLEAR_FLAG(hsmartcard, SMARTCARD_CLEAR_FEF);
+
+  /* Restore hsmartcard->gState to Ready */
+  hsmartcard->gState = HAL_SMARTCARD_STATE_READY;
+
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+  /* Call registered Abort Transmit Complete Callback */
+  hsmartcard->AbortTransmitCpltCallback(hsmartcard);
+#else
+  /* Call legacy weak Abort Transmit Complete Callback */
+  HAL_SMARTCARD_AbortTransmitCpltCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+}
+
+/**
+  * @brief  DMA SMARTCARD Rx communication abort callback, when initiated by user by a call to
+  *         HAL_SMARTCARD_AbortReceive_IT API (Abort only Rx transfer)
+  *         (This callback is executed at end of DMA Rx Abort procedure following user abort request,
+  *         and leads to user Rx Abort Complete callback execution).
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void SMARTCARD_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
+{
+  SMARTCARD_HandleTypeDef *hsmartcard = (SMARTCARD_HandleTypeDef *)(hdma->Parent);
+
+  hsmartcard->RxXferCount = 0U;
+
+  /* Clear the Error flags in the ICR register */
+  __HAL_SMARTCARD_CLEAR_FLAG(hsmartcard,
+                             SMARTCARD_CLEAR_OREF | SMARTCARD_CLEAR_NEF | SMARTCARD_CLEAR_PEF | SMARTCARD_CLEAR_FEF |
+                             SMARTCARD_CLEAR_RTOF | SMARTCARD_CLEAR_EOBF);
+
+  /* Restore hsmartcard->RxState to Ready */
+  hsmartcard->RxState = HAL_SMARTCARD_STATE_READY;
+
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+  /* Call registered Abort Receive Complete Callback */
+  hsmartcard->AbortReceiveCpltCallback(hsmartcard);
+#else
+  /* Call legacy weak Abort Receive Complete Callback */
+  HAL_SMARTCARD_AbortReceiveCpltCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+}
+
+/**
+  * @brief  Send an amount of data in non-blocking mode.
+  * @note   Function called under interruption only, once
+  *         interruptions have been enabled by HAL_SMARTCARD_Transmit_IT()
+  *         and when the FIFO mode is disabled.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval None
+  */
+static void SMARTCARD_TxISR(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Check that a Tx process is ongoing */
+  if (hsmartcard->gState == HAL_SMARTCARD_STATE_BUSY_TX)
+  {
+    if (hsmartcard->TxXferCount == 0U)
+    {
+      /* Disable the SMARTCARD Transmit Data Register Empty Interrupt */
+      CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
+
+      /* Enable the SMARTCARD Transmit Complete Interrupt */
+      __HAL_SMARTCARD_ENABLE_IT(hsmartcard, hsmartcard->AdvancedInit.TxCompletionIndication);
+    }
+    else
+    {
+      hsmartcard->Instance->TDR = (uint8_t)(*hsmartcard->pTxBuffPtr & 0xFFU);
+      hsmartcard->pTxBuffPtr++;
+      hsmartcard->TxXferCount--;
+    }
+  }
+}
+
+/**
+  * @brief  Send an amount of data in non-blocking mode.
+  * @note   Function called under interruption only, once
+  *         interruptions have been enabled by HAL_SMARTCARD_Transmit_IT()
+  *         and when the FIFO mode is enabled.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval None
+  */
+static void SMARTCARD_TxISR_FIFOEN(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  uint16_t   nb_tx_data;
+
+  /* Check that a Tx process is ongoing */
+  if (hsmartcard->gState == HAL_SMARTCARD_STATE_BUSY_TX)
+  {
+    for (nb_tx_data = hsmartcard->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
+    {
+      if (hsmartcard->TxXferCount == 0U)
+      {
+        /* Disable the SMARTCARD Transmit Data Register Empty Interrupt */
+        CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
+
+        /* Enable the SMARTCARD Transmit Complete Interrupt */
+        __HAL_SMARTCARD_ENABLE_IT(hsmartcard, hsmartcard->AdvancedInit.TxCompletionIndication);
+      }
+      else if (READ_BIT(hsmartcard->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
+      {
+        hsmartcard->Instance->TDR = (uint8_t)(*hsmartcard->pTxBuffPtr & 0xFFU);
+        hsmartcard->pTxBuffPtr++;
+        hsmartcard->TxXferCount--;
+      }
+      else
+      {
+        /* Nothing to do */
+      }
+    }
+  }
+}
+
+/**
+  * @brief  Wrap up transmission in non-blocking mode.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval None
+  */
+static void SMARTCARD_EndTransmit_IT(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Disable the SMARTCARD Transmit Complete Interrupt */
+  __HAL_SMARTCARD_DISABLE_IT(hsmartcard, hsmartcard->AdvancedInit.TxCompletionIndication);
+
+  /* Check if a receive process is ongoing or not. If not disable ERR IT */
+  if (hsmartcard->RxState == HAL_SMARTCARD_STATE_READY)
+  {
+    /* Disable the SMARTCARD Error Interrupt: (Frame error) */
+    CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE);
+  }
+
+  /* Disable the Peripheral first to update mode */
+  CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_UE);
+  if ((hsmartcard->Init.Mode == SMARTCARD_MODE_TX)
+      && (hsmartcard->Init.NACKEnable == SMARTCARD_NACK_ENABLE))
+  {
+    /* In case of TX only mode, if NACK is enabled, receiver block has been enabled
+       for Transmit phase. Disable this receiver block. */
+    CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_RE);
+  }
+  if ((hsmartcard->Init.Mode == SMARTCARD_MODE_TX_RX)
+      || (hsmartcard->Init.NACKEnable == SMARTCARD_NACK_ENABLE))
+  {
+    /* Perform a TX FIFO Flush at end of Tx phase, as all sent bytes are appearing in Rx Data register */
+    __HAL_SMARTCARD_FLUSH_DRREGISTER(hsmartcard);
+  }
+  SET_BIT(hsmartcard->Instance->CR1, USART_CR1_UE);
+
+  /* Tx process is ended, restore hsmartcard->gState to Ready */
+  hsmartcard->gState = HAL_SMARTCARD_STATE_READY;
+
+  /* Clear TxISR function pointer */
+  hsmartcard->TxISR = NULL;
+
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+  /* Call registered Tx complete callback */
+  hsmartcard->TxCpltCallback(hsmartcard);
+#else
+  /* Call legacy weak Tx complete callback */
+  HAL_SMARTCARD_TxCpltCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+}
+
+/**
+  * @brief  Receive an amount of data in non-blocking mode.
+  * @note   Function called under interruption only, once
+  *         interruptions have been enabled by HAL_SMARTCARD_Receive_IT()
+  *         and when the FIFO mode is disabled.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval None
+  */
+static void SMARTCARD_RxISR(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Check that a Rx process is ongoing */
+  if (hsmartcard->RxState == HAL_SMARTCARD_STATE_BUSY_RX)
+  {
+    *hsmartcard->pRxBuffPtr = (uint8_t)(hsmartcard->Instance->RDR & (uint8_t)0xFF);
+    hsmartcard->pRxBuffPtr++;
+
+    hsmartcard->RxXferCount--;
+    if (hsmartcard->RxXferCount == 0U)
+    {
+      CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
+
+      /* Check if a transmit process is ongoing or not. If not disable ERR IT */
+      if (hsmartcard->gState == HAL_SMARTCARD_STATE_READY)
+      {
+        /* Disable the SMARTCARD Error Interrupt: (Frame error, noise error, overrun error) */
+        CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE);
+      }
+
+      /* Disable the SMARTCARD Parity Error Interrupt */
+      CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_PEIE);
+
+      hsmartcard->RxState = HAL_SMARTCARD_STATE_READY;
+
+      /* Clear RxISR function pointer */
+      hsmartcard->RxISR = NULL;
+
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+      /* Call registered Rx complete callback */
+      hsmartcard->RxCpltCallback(hsmartcard);
+#else
+      /* Call legacy weak Rx complete callback */
+      HAL_SMARTCARD_RxCpltCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+    }
+  }
+  else
+  {
+    /* Clear RXNE interrupt flag */
+    __HAL_SMARTCARD_SEND_REQ(hsmartcard, SMARTCARD_RXDATA_FLUSH_REQUEST);
+  }
+}
+
+/**
+  * @brief  Receive an amount of data in non-blocking mode.
+  * @note   Function called under interruption only, once
+  *         interruptions have been enabled by HAL_SMARTCARD_Receive_IT()
+  *         and when the FIFO mode is enabled.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval None
+  */
+static void SMARTCARD_RxISR_FIFOEN(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  uint16_t   nb_rx_data;
+  uint16_t rxdatacount;
+
+  /* Check that a Rx process is ongoing */
+  if (hsmartcard->RxState == HAL_SMARTCARD_STATE_BUSY_RX)
+  {
+    for (nb_rx_data = hsmartcard->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
+    {
+      *hsmartcard->pRxBuffPtr = (uint8_t)(hsmartcard->Instance->RDR & (uint8_t)0xFF);
+      hsmartcard->pRxBuffPtr++;
+
+      hsmartcard->RxXferCount--;
+      if (hsmartcard->RxXferCount == 0U)
+      {
+        CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
+
+        /* Check if a transmit process is ongoing or not. If not disable ERR IT */
+        if (hsmartcard->gState == HAL_SMARTCARD_STATE_READY)
+        {
+          /* Disable the SMARTCARD Error Interrupt: (Frame error, noise error, overrun error) */
+          CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE);
+        }
+
+        /* Disable the SMARTCARD Parity Error Interrupt */
+        CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_PEIE);
+
+        hsmartcard->RxState = HAL_SMARTCARD_STATE_READY;
+
+        /* Clear RxISR function pointer */
+        hsmartcard->RxISR = NULL;
+
+#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1)
+        /* Call registered Rx complete callback */
+        hsmartcard->RxCpltCallback(hsmartcard);
+#else
+        /* Call legacy weak Rx complete callback */
+        HAL_SMARTCARD_RxCpltCallback(hsmartcard);
+#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */
+      }
+    }
+
+    /* When remaining number of bytes to receive is less than the RX FIFO
+    threshold, next incoming frames are processed as if FIFO mode was
+    disabled (i.e. one interrupt per received frame).
+    */
+    rxdatacount = hsmartcard->RxXferCount;
+    if (((rxdatacount != 0U)) && (rxdatacount < hsmartcard->NbRxDataToProcess))
+    {
+      /* Disable the UART RXFT interrupt*/
+      CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_RXFTIE);
+
+      /* Update the RxISR function pointer */
+      hsmartcard->RxISR = SMARTCARD_RxISR;
+
+      /* Enable the UART Data Register Not Empty interrupt */
+      SET_BIT(hsmartcard->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
+    }
+  }
+  else
+  {
+    /* Clear RXNE interrupt flag */
+    __HAL_SMARTCARD_SEND_REQ(hsmartcard, SMARTCARD_RXDATA_FLUSH_REQUEST);
+  }
+}
+
+/**
+  * @}
+  */
+
+#endif /* HAL_SMARTCARD_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_smartcard_ex.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_smartcard_ex.c
new file mode 100644
index 0000000..6047900
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_smartcard_ex.c
@@ -0,0 +1,496 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_smartcard_ex.c
+  * @author  MCD Application Team
+  * @brief   SMARTCARD HAL module driver.
+  *          This file provides extended firmware functions to manage the following
+  *          functionalities of the SmartCard.
+  *           + Initialization and de-initialization functions
+  *           + Peripheral Control functions
+  *
+  @verbatim
+  =============================================================================
+               ##### SMARTCARD peripheral extended features  #####
+  =============================================================================
+  [..]
+  The Extended SMARTCARD HAL driver can be used as follows:
+
+    (#) After having configured the SMARTCARD basic features with HAL_SMARTCARD_Init(),
+        then program SMARTCARD advanced features if required (TX/RX pins swap, TimeOut,
+        auto-retry counter,...) in the hsmartcard AdvancedInit structure.
+
+    (#) FIFO mode enabling/disabling and RX/TX FIFO threshold programming.
+
+        -@- When SMARTCARD operates in FIFO mode, FIFO mode must be enabled prior
+            starting RX/TX transfers. Also RX/TX FIFO thresholds must be
+            configured prior starting RX/TX transfers.
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup SMARTCARDEx SMARTCARDEx
+  * @brief SMARTCARD Extended HAL module driver
+  * @{
+  */
+#ifdef HAL_SMARTCARD_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @defgroup SMARTCARDEx_Private_Constants SMARTCARD Extended Private Constants
+  * @{
+  */
+/* UART RX FIFO depth */
+#define RX_FIFO_DEPTH 8U
+
+/* UART TX FIFO depth */
+#define TX_FIFO_DEPTH 8U
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+static void SMARTCARDEx_SetNbDataToProcess(SMARTCARD_HandleTypeDef *hsmartcard);
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup SMARTCARDEx_Exported_Functions  SMARTCARD Extended Exported Functions
+  * @{
+  */
+
+/** @defgroup SMARTCARDEx_Exported_Functions_Group1 Extended Peripheral Control functions
+  * @brief    Extended control functions
+  *
+@verbatim
+  ===============================================================================
+                      ##### Peripheral Control functions #####
+  ===============================================================================
+  [..]
+  This subsection provides a set of functions allowing to initialize the SMARTCARD.
+     (+) HAL_SMARTCARDEx_BlockLength_Config() API allows to configure the Block Length on the fly
+     (+) HAL_SMARTCARDEx_TimeOut_Config() API allows to configure the receiver timeout value on the fly
+     (+) HAL_SMARTCARDEx_EnableReceiverTimeOut() API enables the receiver timeout feature
+     (+) HAL_SMARTCARDEx_DisableReceiverTimeOut() API disables the receiver timeout feature
+
+@endverbatim
+  * @{
+  */
+
+/** @brief Update on the fly the SMARTCARD block length in RTOR register.
+  * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @param BlockLength SMARTCARD block length (8-bit long at most)
+  * @retval None
+  */
+void HAL_SMARTCARDEx_BlockLength_Config(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t BlockLength)
+{
+  MODIFY_REG(hsmartcard->Instance->RTOR, USART_RTOR_BLEN, ((uint32_t)BlockLength << USART_RTOR_BLEN_Pos));
+}
+
+/** @brief Update on the fly the receiver timeout value in RTOR register.
+  * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @param TimeOutValue receiver timeout value in number of baud blocks. The timeout
+  *                     value must be less or equal to 0x0FFFFFFFF.
+  * @retval None
+  */
+void HAL_SMARTCARDEx_TimeOut_Config(SMARTCARD_HandleTypeDef *hsmartcard, uint32_t TimeOutValue)
+{
+  assert_param(IS_SMARTCARD_TIMEOUT_VALUE(hsmartcard->Init.TimeOutValue));
+  MODIFY_REG(hsmartcard->Instance->RTOR, USART_RTOR_RTO, TimeOutValue);
+}
+
+/** @brief Enable the SMARTCARD receiver timeout feature.
+  * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMARTCARDEx_EnableReceiverTimeOut(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  if (hsmartcard->gState == HAL_SMARTCARD_STATE_READY)
+  {
+    /* Process Locked */
+    __HAL_LOCK(hsmartcard);
+
+    hsmartcard->gState = HAL_SMARTCARD_STATE_BUSY;
+
+    /* Set the USART RTOEN bit */
+    SET_BIT(hsmartcard->Instance->CR2, USART_CR2_RTOEN);
+
+    hsmartcard->gState = HAL_SMARTCARD_STATE_READY;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hsmartcard);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/** @brief Disable the SMARTCARD receiver timeout feature.
+  * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                    the configuration information for the specified SMARTCARD module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMARTCARDEx_DisableReceiverTimeOut(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  if (hsmartcard->gState == HAL_SMARTCARD_STATE_READY)
+  {
+    /* Process Locked */
+    __HAL_LOCK(hsmartcard);
+
+    hsmartcard->gState = HAL_SMARTCARD_STATE_BUSY;
+
+    /* Clear the USART RTOEN bit */
+    CLEAR_BIT(hsmartcard->Instance->CR2, USART_CR2_RTOEN);
+
+    hsmartcard->gState = HAL_SMARTCARD_STATE_READY;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hsmartcard);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARDEx_Exported_Functions_Group2 Extended Peripheral IO operation functions
+  * @brief   SMARTCARD Transmit and Receive functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### IO operation functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of FIFO mode related callback functions.
+
+    (#) TX/RX Fifos Callbacks:
+        (++) HAL_SMARTCARDEx_RxFifoFullCallback()
+        (++) HAL_SMARTCARDEx_TxFifoEmptyCallback()
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  SMARTCARD RX Fifo full callback.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                   the configuration information for the specified SMARTCARD module.
+  * @retval None
+  */
+__weak void HAL_SMARTCARDEx_RxFifoFullCallback(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hsmartcard);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SMARTCARDEx_RxFifoFullCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  SMARTCARD TX Fifo empty callback.
+  * @param  hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains
+  *                   the configuration information for the specified SMARTCARD module.
+  * @retval None
+  */
+__weak void HAL_SMARTCARDEx_TxFifoEmptyCallback(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hsmartcard);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SMARTCARDEx_TxFifoEmptyCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARDEx_Exported_Functions_Group3 Extended Peripheral FIFO Control functions
+  *  @brief   SMARTCARD control functions
+  *
+@verbatim
+ ===============================================================================
+                  ##### Peripheral FIFO Control functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to control the SMARTCARD
+    FIFO feature.
+     (+) HAL_SMARTCARDEx_EnableFifoMode() API enables the FIFO mode
+     (+) HAL_SMARTCARDEx_DisableFifoMode() API disables the FIFO mode
+     (+) HAL_SMARTCARDEx_SetTxFifoThreshold() API sets the TX FIFO threshold
+     (+) HAL_SMARTCARDEx_SetRxFifoThreshold() API sets the RX FIFO threshold
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Enable the FIFO mode.
+  * @param hsmartcard SMARTCARD handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMARTCARDEx_EnableFifoMode(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  uint32_t tmpcr1;
+
+  /* Check parameters */
+  assert_param(IS_UART_FIFO_INSTANCE(hsmartcard->Instance));
+
+  /* Process Locked */
+  __HAL_LOCK(hsmartcard);
+
+  hsmartcard->gState = HAL_SMARTCARD_STATE_BUSY;
+
+  /* Save actual SMARTCARD configuration */
+  tmpcr1 = READ_REG(hsmartcard->Instance->CR1);
+
+  /* Disable SMARTCARD */
+  __HAL_SMARTCARD_DISABLE(hsmartcard);
+
+  /* Enable FIFO mode */
+  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
+  hsmartcard->FifoMode = SMARTCARD_FIFOMODE_ENABLE;
+
+  /* Restore SMARTCARD configuration */
+  WRITE_REG(hsmartcard->Instance->CR1, tmpcr1);
+
+  /* Determine the number of data to process during RX/TX ISR execution */
+  SMARTCARDEx_SetNbDataToProcess(hsmartcard);
+
+  hsmartcard->gState = HAL_SMARTCARD_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hsmartcard);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Disable the FIFO mode.
+  * @param hsmartcard SMARTCARD handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMARTCARDEx_DisableFifoMode(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  uint32_t tmpcr1;
+
+  /* Check parameters */
+  assert_param(IS_UART_FIFO_INSTANCE(hsmartcard->Instance));
+
+  /* Process Locked */
+  __HAL_LOCK(hsmartcard);
+
+  hsmartcard->gState = HAL_SMARTCARD_STATE_BUSY;
+
+  /* Save actual SMARTCARD configuration */
+  tmpcr1 = READ_REG(hsmartcard->Instance->CR1);
+
+  /* Disable SMARTCARD */
+  __HAL_SMARTCARD_DISABLE(hsmartcard);
+
+  /* Enable FIFO mode */
+  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
+  hsmartcard->FifoMode = SMARTCARD_FIFOMODE_DISABLE;
+
+  /* Restore SMARTCARD configuration */
+  WRITE_REG(hsmartcard->Instance->CR1, tmpcr1);
+
+  hsmartcard->gState = HAL_SMARTCARD_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hsmartcard);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Set the TXFIFO threshold.
+  * @param hsmartcard      SMARTCARD handle.
+  * @param Threshold  TX FIFO threshold value
+  *          This parameter can be one of the following values:
+  *            @arg @ref SMARTCARD_TXFIFO_THRESHOLD_1_8
+  *            @arg @ref SMARTCARD_TXFIFO_THRESHOLD_1_4
+  *            @arg @ref SMARTCARD_TXFIFO_THRESHOLD_1_2
+  *            @arg @ref SMARTCARD_TXFIFO_THRESHOLD_3_4
+  *            @arg @ref SMARTCARD_TXFIFO_THRESHOLD_7_8
+  *            @arg @ref SMARTCARD_TXFIFO_THRESHOLD_8_8
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMARTCARDEx_SetTxFifoThreshold(SMARTCARD_HandleTypeDef *hsmartcard, uint32_t Threshold)
+{
+  uint32_t tmpcr1;
+
+  /* Check parameters */
+  assert_param(IS_UART_FIFO_INSTANCE(hsmartcard->Instance));
+  assert_param(IS_SMARTCARD_TXFIFO_THRESHOLD(Threshold));
+
+  /* Process Locked */
+  __HAL_LOCK(hsmartcard);
+
+  hsmartcard->gState = HAL_SMARTCARD_STATE_BUSY;
+
+  /* Save actual SMARTCARD configuration */
+  tmpcr1 = READ_REG(hsmartcard->Instance->CR1);
+
+  /* Disable SMARTCARD */
+  __HAL_SMARTCARD_DISABLE(hsmartcard);
+
+  /* Update TX threshold configuration */
+  MODIFY_REG(hsmartcard->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
+
+  /* Determine the number of data to process during RX/TX ISR execution */
+  SMARTCARDEx_SetNbDataToProcess(hsmartcard);
+
+  /* Restore SMARTCARD configuration */
+  MODIFY_REG(hsmartcard->Instance->CR1, USART_CR1_UE, tmpcr1);
+
+  hsmartcard->gState = HAL_SMARTCARD_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hsmartcard);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Set the RXFIFO threshold.
+  * @param hsmartcard      SMARTCARD handle.
+  * @param Threshold  RX FIFO threshold value
+  *          This parameter can be one of the following values:
+  *            @arg @ref SMARTCARD_RXFIFO_THRESHOLD_1_8
+  *            @arg @ref SMARTCARD_RXFIFO_THRESHOLD_1_4
+  *            @arg @ref SMARTCARD_RXFIFO_THRESHOLD_1_2
+  *            @arg @ref SMARTCARD_RXFIFO_THRESHOLD_3_4
+  *            @arg @ref SMARTCARD_RXFIFO_THRESHOLD_7_8
+  *            @arg @ref SMARTCARD_RXFIFO_THRESHOLD_8_8
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMARTCARDEx_SetRxFifoThreshold(SMARTCARD_HandleTypeDef *hsmartcard, uint32_t Threshold)
+{
+  uint32_t tmpcr1;
+
+  /* Check parameters */
+  assert_param(IS_UART_FIFO_INSTANCE(hsmartcard->Instance));
+  assert_param(IS_SMARTCARD_RXFIFO_THRESHOLD(Threshold));
+
+  /* Process Locked */
+  __HAL_LOCK(hsmartcard);
+
+  hsmartcard->gState = HAL_SMARTCARD_STATE_BUSY;
+
+  /* Save actual SMARTCARD configuration */
+  tmpcr1 = READ_REG(hsmartcard->Instance->CR1);
+
+  /* Disable SMARTCARD */
+  __HAL_SMARTCARD_DISABLE(hsmartcard);
+
+  /* Update RX threshold configuration */
+  MODIFY_REG(hsmartcard->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
+
+  /* Determine the number of data to process during RX/TX ISR execution */
+  SMARTCARDEx_SetNbDataToProcess(hsmartcard);
+
+  /* Restore SMARTCARD configuration */
+  MODIFY_REG(hsmartcard->Instance->CR1, USART_CR1_UE, tmpcr1);
+
+  hsmartcard->gState = HAL_SMARTCARD_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hsmartcard);
+
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @defgroup SMARTCARDEx_Private_Functions  SMARTCARD Extended Private Functions
+  * @{
+  */
+
+/**
+  * @brief Calculate the number of data to process in RX/TX ISR.
+  * @note The RX FIFO depth and the TX FIFO depth is extracted from
+  *       the USART configuration registers.
+  * @param hsmartcard SMARTCARD handle.
+  * @retval None
+  */
+static void SMARTCARDEx_SetNbDataToProcess(SMARTCARD_HandleTypeDef *hsmartcard)
+{
+  uint8_t rx_fifo_depth;
+  uint8_t tx_fifo_depth;
+  uint8_t rx_fifo_threshold;
+  uint8_t tx_fifo_threshold;
+  /* 2 0U/1U added for MISRAC2012-Rule-18.1_b and MISRAC2012-Rule-18.1_d */
+  static const uint8_t numerator[]   = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
+  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
+
+  if (hsmartcard->FifoMode == SMARTCARD_FIFOMODE_DISABLE)
+  {
+    hsmartcard->NbTxDataToProcess = 1U;
+    hsmartcard->NbRxDataToProcess = 1U;
+  }
+  else
+  {
+    rx_fifo_depth = RX_FIFO_DEPTH;
+    tx_fifo_depth = TX_FIFO_DEPTH;
+    rx_fifo_threshold = (uint8_t)(READ_BIT(hsmartcard->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
+    tx_fifo_threshold = (uint8_t)(READ_BIT(hsmartcard->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
+    hsmartcard->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / \
+                                    (uint16_t)denominator[tx_fifo_threshold];
+    hsmartcard->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / \
+                                    (uint16_t)denominator[rx_fifo_threshold];
+  }
+}
+
+/**
+  * @}
+  */
+
+#endif /* HAL_SMARTCARD_MODULE_ENABLED */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_smbus.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_smbus.c
new file mode 100644
index 0000000..99a24da
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_smbus.c
@@ -0,0 +1,2750 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_smbus.c
+  * @author  MCD Application Team
+  * @brief   SMBUS HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the System Management Bus (SMBus) peripheral,
+  *          based on I2C principles of operation :
+  *           + Initialization and de-initialization functions
+  *           + IO operation functions
+  *           + Peripheral State and Errors functions
+  *
+  @verbatim
+  ==============================================================================
+                        ##### How to use this driver #####
+  ==============================================================================
+    [..]
+    The SMBUS HAL driver can be used as follows:
+
+    (#) Declare a SMBUS_HandleTypeDef handle structure, for example:
+        SMBUS_HandleTypeDef  hsmbus;
+
+    (#)Initialize the SMBUS low level resources by implementing the @ref HAL_SMBUS_MspInit() API:
+        (##) Enable the SMBUSx interface clock
+        (##) SMBUS pins configuration
+            (+++) Enable the clock for the SMBUS GPIOs
+            (+++) Configure SMBUS pins as alternate function open-drain
+        (##) NVIC configuration if you need to use interrupt process
+            (+++) Configure the SMBUSx interrupt priority
+            (+++) Enable the NVIC SMBUS IRQ Channel
+
+    (#) Configure the Communication Clock Timing, Bus Timeout, Own Address1, Master Addressing mode,
+        Dual Addressing mode, Own Address2, Own Address2 Mask, General call, Nostretch mode,
+        Peripheral mode and Packet Error Check mode in the hsmbus Init structure.
+
+    (#) Initialize the SMBUS registers by calling the @ref HAL_SMBUS_Init() API:
+        (++) These API's configures also the low level Hardware GPIO, CLOCK, CORTEX...etc)
+             by calling the customized @ref HAL_SMBUS_MspInit(&hsmbus) API.
+
+    (#) To check if target device is ready for communication, use the function @ref HAL_SMBUS_IsDeviceReady()
+
+    (#) For SMBUS IO operations, only one mode of operations is available within this driver
+
+    *** Interrupt mode IO operation ***
+    ===================================
+    [..]
+      (+) Transmit in master/host SMBUS mode an amount of data in non-blocking mode
+          using @ref HAL_SMBUS_Master_Transmit_IT()
+      (++) At transmission end of transfer @ref HAL_SMBUS_MasterTxCpltCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_SMBUS_MasterTxCpltCallback()
+      (+) Receive in master/host SMBUS mode an amount of data in non-blocking mode
+          using @ref HAL_SMBUS_Master_Receive_IT()
+      (++) At reception end of transfer @ref HAL_SMBUS_MasterRxCpltCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_SMBUS_MasterRxCpltCallback()
+      (+) Abort a master/host SMBUS process communication with Interrupt using @ref HAL_SMBUS_Master_Abort_IT()
+      (++) The associated previous transfer callback is called at the end of abort process
+      (++) mean @ref HAL_SMBUS_MasterTxCpltCallback() in case of previous state was master transmit
+      (++) mean @ref HAL_SMBUS_MasterRxCpltCallback() in case of previous state was master receive
+      (+) Enable/disable the Address listen mode in slave/device or host/slave SMBUS mode
+           using @ref HAL_SMBUS_EnableListen_IT() @ref HAL_SMBUS_DisableListen_IT()
+      (++) When address slave/device SMBUS match, @ref HAL_SMBUS_AddrCallback() is executed and users can
+           add their own code to check the Address Match Code and the transmission direction
+           request by master/host (Write/Read).
+      (++) At Listen mode end @ref HAL_SMBUS_ListenCpltCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_SMBUS_ListenCpltCallback()
+      (+) Transmit in slave/device SMBUS mode an amount of data in non-blocking mode
+          using @ref HAL_SMBUS_Slave_Transmit_IT()
+      (++) At transmission end of transfer @ref HAL_SMBUS_SlaveTxCpltCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_SMBUS_SlaveTxCpltCallback()
+      (+) Receive in slave/device SMBUS mode an amount of data in non-blocking mode
+          using @ref HAL_SMBUS_Slave_Receive_IT()
+      (++) At reception end of transfer @ref HAL_SMBUS_SlaveRxCpltCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_SMBUS_SlaveRxCpltCallback()
+      (+) Enable/Disable the SMBUS alert mode using
+          @ref HAL_SMBUS_EnableAlert_IT() or @ref HAL_SMBUS_DisableAlert_IT()
+      (++) When SMBUS Alert is generated @ref HAL_SMBUS_ErrorCallback() is executed and users can
+           add their own code by customization of function pointer @ref HAL_SMBUS_ErrorCallback()
+           to check the Alert Error Code using function @ref HAL_SMBUS_GetError()
+      (+) Get HAL state machine or error values using @ref HAL_SMBUS_GetState() or @ref HAL_SMBUS_GetError()
+      (+) In case of transfer Error, @ref HAL_SMBUS_ErrorCallback() function is executed and users can
+           add their own code by customization of function pointer @ref HAL_SMBUS_ErrorCallback()
+           to check the Error Code using function @ref HAL_SMBUS_GetError()
+
+     *** SMBUS HAL driver macros list ***
+     ==================================
+     [..]
+       Below the list of most used macros in SMBUS HAL driver.
+
+      (+) @ref __HAL_SMBUS_ENABLE:      Enable the SMBUS peripheral
+      (+) @ref __HAL_SMBUS_DISABLE:     Disable the SMBUS peripheral
+      (+) @ref __HAL_SMBUS_GET_FLAG:    Check whether the specified SMBUS flag is set or not
+      (+) @ref __HAL_SMBUS_CLEAR_FLAG:  Clear the specified SMBUS pending flag
+      (+) @ref __HAL_SMBUS_ENABLE_IT:   Enable the specified SMBUS interrupt
+      (+) @ref __HAL_SMBUS_DISABLE_IT:  Disable the specified SMBUS interrupt
+
+     *** Callback registration ***
+     =============================================
+    [..]
+     The compilation flag USE_HAL_SMBUS_REGISTER_CALLBACKS when set to 1
+     allows the user to configure dynamically the driver callbacks.
+     Use Functions @ref HAL_SMBUS_RegisterCallback() or @ref HAL_SMBUS_RegisterAddrCallback()
+     to register an interrupt callback.
+    [..]
+     Function @ref HAL_SMBUS_RegisterCallback() allows to register following callbacks:
+       (+) MasterTxCpltCallback : callback for Master transmission end of transfer.
+       (+) MasterRxCpltCallback : callback for Master reception end of transfer.
+       (+) SlaveTxCpltCallback  : callback for Slave transmission end of transfer.
+       (+) SlaveRxCpltCallback  : callback for Slave reception end of transfer.
+       (+) ListenCpltCallback   : callback for end of listen mode.
+       (+) ErrorCallback        : callback for error detection.
+       (+) MspInitCallback      : callback for Msp Init.
+       (+) MspDeInitCallback    : callback for Msp DeInit.
+     This function takes as parameters the HAL peripheral handle, the Callback ID
+     and a pointer to the user callback function.
+    [..]
+     For specific callback AddrCallback use dedicated register callbacks : @ref HAL_SMBUS_RegisterAddrCallback.
+    [..]
+     Use function @ref HAL_SMBUS_UnRegisterCallback to reset a callback to the default
+     weak function.
+     @ref HAL_SMBUS_UnRegisterCallback takes as parameters the HAL peripheral handle,
+     and the Callback ID.
+     This function allows to reset following callbacks:
+       (+) MasterTxCpltCallback : callback for Master transmission end of transfer.
+       (+) MasterRxCpltCallback : callback for Master reception end of transfer.
+       (+) SlaveTxCpltCallback  : callback for Slave transmission end of transfer.
+       (+) SlaveRxCpltCallback  : callback for Slave reception end of transfer.
+       (+) ListenCpltCallback   : callback for end of listen mode.
+       (+) ErrorCallback        : callback for error detection.
+       (+) MspInitCallback      : callback for Msp Init.
+       (+) MspDeInitCallback    : callback for Msp DeInit.
+    [..]
+     For callback AddrCallback use dedicated register callbacks : @ref HAL_SMBUS_UnRegisterAddrCallback.
+    [..]
+     By default, after the @ref HAL_SMBUS_Init() and when the state is @ref HAL_I2C_STATE_RESET
+     all callbacks are set to the corresponding weak functions:
+     examples @ref HAL_SMBUS_MasterTxCpltCallback(), @ref HAL_SMBUS_MasterRxCpltCallback().
+     Exception done for MspInit and MspDeInit functions that are
+     reset to the legacy weak functions in the @ref HAL_SMBUS_Init()/ @ref HAL_SMBUS_DeInit() only when
+     these callbacks are null (not registered beforehand).
+     If MspInit or MspDeInit are not null, the @ref HAL_SMBUS_Init()/ @ref HAL_SMBUS_DeInit()
+     keep and use the user MspInit/MspDeInit callbacks (registered beforehand) whatever the state.
+    [..]
+     Callbacks can be registered/unregistered in @ref HAL_I2C_STATE_READY state only.
+     Exception done MspInit/MspDeInit functions that can be registered/unregistered
+     in @ref HAL_I2C_STATE_READY or @ref HAL_I2C_STATE_RESET state,
+     thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit.
+     Then, the user first registers the MspInit/MspDeInit user callbacks
+     using @ref HAL_SMBUS_RegisterCallback() before calling @ref HAL_SMBUS_DeInit()
+     or @ref HAL_SMBUS_Init() function.
+    [..]
+     When the compilation flag USE_HAL_SMBUS_REGISTER_CALLBACKS is set to 0 or
+     not defined, the callback registration feature is not available and all callbacks
+     are set to the corresponding weak functions.
+
+     [..]
+       (@) You can refer to the SMBUS HAL driver header file for more useful macros
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup SMBUS SMBUS
+  * @brief SMBUS HAL module driver
+  * @{
+  */
+
+#ifdef HAL_SMBUS_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup SMBUS_Private_Define SMBUS Private Constants
+  * @{
+  */
+#define TIMING_CLEAR_MASK   (0xF0FFFFFFUL)     /*!< SMBUS TIMING clear register Mask */
+#define HAL_TIMEOUT_ADDR    (10000U)           /*!< 10 s  */
+#define HAL_TIMEOUT_BUSY    (25U)              /*!< 25 ms */
+#define HAL_TIMEOUT_DIR     (25U)              /*!< 25 ms */
+#define HAL_TIMEOUT_RXNE    (25U)              /*!< 25 ms */
+#define HAL_TIMEOUT_STOPF   (25U)              /*!< 25 ms */
+#define HAL_TIMEOUT_TC      (25U)              /*!< 25 ms */
+#define HAL_TIMEOUT_TCR     (25U)              /*!< 25 ms */
+#define HAL_TIMEOUT_TXIS    (25U)              /*!< 25 ms */
+#define MAX_NBYTE_SIZE      255U
+/**
+  * @}
+  */
+
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/** @addtogroup SMBUS_Private_Functions SMBUS Private Functions
+  * @{
+  */
+static HAL_StatusTypeDef SMBUS_WaitOnFlagUntilTimeout(SMBUS_HandleTypeDef *hsmbus, uint32_t Flag,
+                                                         FlagStatus Status, uint32_t Timeout);
+
+static void SMBUS_Enable_IRQ(SMBUS_HandleTypeDef *hsmbus, uint32_t InterruptRequest);
+static void SMBUS_Disable_IRQ(SMBUS_HandleTypeDef *hsmbus, uint32_t InterruptRequest);
+static HAL_StatusTypeDef SMBUS_Master_ISR(SMBUS_HandleTypeDef *hsmbus, uint32_t StatusFlags);
+static HAL_StatusTypeDef SMBUS_Slave_ISR(SMBUS_HandleTypeDef *hsmbus, uint32_t StatusFlags);
+
+static void SMBUS_ConvertOtherXferOptions(SMBUS_HandleTypeDef *hsmbus);
+
+static void SMBUS_ITErrorHandler(SMBUS_HandleTypeDef *hsmbus);
+
+static void SMBUS_TransferConfig(SMBUS_HandleTypeDef *hsmbus,  uint16_t DevAddress, uint8_t Size,
+                                    uint32_t Mode, uint32_t Request);
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup SMBUS_Exported_Functions SMBUS Exported Functions
+  * @{
+  */
+
+/** @defgroup SMBUS_Exported_Functions_Group1 Initialization and de-initialization functions
+  *  @brief    Initialization and Configuration functions
+  *
+@verbatim
+ ===============================================================================
+              ##### Initialization and de-initialization functions #####
+ ===============================================================================
+    [..]  This subsection provides a set of functions allowing to initialize and
+          deinitialize the SMBUSx peripheral:
+
+      (+) User must Implement HAL_SMBUS_MspInit() function in which he configures
+          all related peripherals resources (CLOCK, GPIO, IT and NVIC ).
+
+      (+) Call the function HAL_SMBUS_Init() to configure the selected device with
+          the selected configuration:
+        (++) Clock Timing
+        (++) Bus Timeout
+        (++) Analog Filer mode
+        (++) Own Address 1
+        (++) Addressing mode (Master, Slave)
+        (++) Dual Addressing mode
+        (++) Own Address 2
+        (++) Own Address 2 Mask
+        (++) General call mode
+        (++) Nostretch mode
+        (++) Packet Error Check mode
+        (++) Peripheral mode
+
+
+      (+) Call the function HAL_SMBUS_DeInit() to restore the default configuration
+          of the selected SMBUSx peripheral.
+
+      (+) Enable/Disable Analog/Digital filters with HAL_SMBUS_ConfigAnalogFilter() and
+          HAL_SMBUS_ConfigDigitalFilter().
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Initialize the SMBUS according to the specified parameters
+  *         in the SMBUS_InitTypeDef and initialize the associated handle.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus)
+{
+  /* Check the SMBUS handle allocation */
+  if (hsmbus == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_SMBUS_ALL_INSTANCE(hsmbus->Instance));
+  assert_param(IS_SMBUS_ANALOG_FILTER(hsmbus->Init.AnalogFilter));
+  assert_param(IS_SMBUS_OWN_ADDRESS1(hsmbus->Init.OwnAddress1));
+  assert_param(IS_SMBUS_ADDRESSING_MODE(hsmbus->Init.AddressingMode));
+  assert_param(IS_SMBUS_DUAL_ADDRESS(hsmbus->Init.DualAddressMode));
+  assert_param(IS_SMBUS_OWN_ADDRESS2(hsmbus->Init.OwnAddress2));
+  assert_param(IS_SMBUS_OWN_ADDRESS2_MASK(hsmbus->Init.OwnAddress2Masks));
+  assert_param(IS_SMBUS_GENERAL_CALL(hsmbus->Init.GeneralCallMode));
+  assert_param(IS_SMBUS_NO_STRETCH(hsmbus->Init.NoStretchMode));
+  assert_param(IS_SMBUS_PEC(hsmbus->Init.PacketErrorCheckMode));
+  assert_param(IS_SMBUS_PERIPHERAL_MODE(hsmbus->Init.PeripheralMode));
+
+  if (hsmbus->State == HAL_SMBUS_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    hsmbus->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
+    hsmbus->MasterTxCpltCallback = HAL_SMBUS_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */
+    hsmbus->MasterRxCpltCallback = HAL_SMBUS_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */
+    hsmbus->SlaveTxCpltCallback  = HAL_SMBUS_SlaveTxCpltCallback;  /* Legacy weak SlaveTxCpltCallback  */
+    hsmbus->SlaveRxCpltCallback  = HAL_SMBUS_SlaveRxCpltCallback;  /* Legacy weak SlaveRxCpltCallback  */
+    hsmbus->ListenCpltCallback   = HAL_SMBUS_ListenCpltCallback;   /* Legacy weak ListenCpltCallback   */
+    hsmbus->ErrorCallback        = HAL_SMBUS_ErrorCallback;        /* Legacy weak ErrorCallback        */
+    hsmbus->AddrCallback         = HAL_SMBUS_AddrCallback;         /* Legacy weak AddrCallback         */
+
+    if (hsmbus->MspInitCallback == NULL)
+    {
+      hsmbus->MspInitCallback = HAL_SMBUS_MspInit; /* Legacy weak MspInit  */
+    }
+
+    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
+    hsmbus->MspInitCallback(hsmbus);
+#else
+    /* Init the low level hardware : GPIO, CLOCK, NVIC */
+    HAL_SMBUS_MspInit(hsmbus);
+#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
+  }
+
+  hsmbus->State = HAL_SMBUS_STATE_BUSY;
+
+  /* Disable the selected SMBUS peripheral */
+  __HAL_SMBUS_DISABLE(hsmbus);
+
+  /*---------------------------- SMBUSx TIMINGR Configuration ------------------------*/
+  /* Configure SMBUSx: Frequency range */
+  hsmbus->Instance->TIMINGR = hsmbus->Init.Timing & TIMING_CLEAR_MASK;
+
+  /*---------------------------- SMBUSx TIMEOUTR Configuration ------------------------*/
+  /* Configure SMBUSx: Bus Timeout  */
+  hsmbus->Instance->TIMEOUTR &= ~I2C_TIMEOUTR_TIMOUTEN;
+  hsmbus->Instance->TIMEOUTR &= ~I2C_TIMEOUTR_TEXTEN;
+  hsmbus->Instance->TIMEOUTR = hsmbus->Init.SMBusTimeout;
+
+  /*---------------------------- SMBUSx OAR1 Configuration -----------------------*/
+  /* Configure SMBUSx: Own Address1 and ack own address1 mode */
+  hsmbus->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
+
+  if (hsmbus->Init.OwnAddress1 != 0UL)
+  {
+    if (hsmbus->Init.AddressingMode == SMBUS_ADDRESSINGMODE_7BIT)
+    {
+      hsmbus->Instance->OAR1 = (I2C_OAR1_OA1EN | hsmbus->Init.OwnAddress1);
+    }
+    else /* SMBUS_ADDRESSINGMODE_10BIT */
+    {
+      hsmbus->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hsmbus->Init.OwnAddress1);
+    }
+  }
+
+  /*---------------------------- SMBUSx CR2 Configuration ------------------------*/
+  /* Configure SMBUSx: Addressing Master mode */
+  if (hsmbus->Init.AddressingMode == SMBUS_ADDRESSINGMODE_10BIT)
+  {
+    hsmbus->Instance->CR2 = (I2C_CR2_ADD10);
+  }
+  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process) */
+  /* AUTOEND and NACK bit will be manage during Transfer process */
+  hsmbus->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
+
+  /*---------------------------- SMBUSx OAR2 Configuration -----------------------*/
+  /* Configure SMBUSx: Dual mode and Own Address2 */
+  hsmbus->Instance->OAR2 = (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2 | \
+                            (hsmbus->Init.OwnAddress2Masks << 8U));
+
+  /*---------------------------- SMBUSx CR1 Configuration ------------------------*/
+  /* Configure SMBUSx: Generalcall and NoStretch mode */
+  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
+                           hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | \
+                           hsmbus->Init.AnalogFilter);
+
+  /* Enable Slave Byte Control only in case of Packet Error Check is enabled
+     and SMBUS Peripheral is set in Slave mode */
+  if ((hsmbus->Init.PacketErrorCheckMode == SMBUS_PEC_ENABLE) && \
+      ((hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE) || \
+       (hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP)))
+  {
+    hsmbus->Instance->CR1 |= I2C_CR1_SBC;
+  }
+
+  /* Enable the selected SMBUS peripheral */
+  __HAL_SMBUS_ENABLE(hsmbus);
+
+  hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
+  hsmbus->PreviousState = HAL_SMBUS_STATE_READY;
+  hsmbus->State = HAL_SMBUS_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  DeInitialize the SMBUS peripheral.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMBUS_DeInit(SMBUS_HandleTypeDef *hsmbus)
+{
+  /* Check the SMBUS handle allocation */
+  if (hsmbus == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_SMBUS_ALL_INSTANCE(hsmbus->Instance));
+
+  hsmbus->State = HAL_SMBUS_STATE_BUSY;
+
+  /* Disable the SMBUS Peripheral Clock */
+  __HAL_SMBUS_DISABLE(hsmbus);
+
+#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
+  if (hsmbus->MspDeInitCallback == NULL)
+  {
+    hsmbus->MspDeInitCallback = HAL_SMBUS_MspDeInit; /* Legacy weak MspDeInit  */
+  }
+
+  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
+  hsmbus->MspDeInitCallback(hsmbus);
+#else
+  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
+  HAL_SMBUS_MspDeInit(hsmbus);
+#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
+
+  hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
+  hsmbus->PreviousState =  HAL_SMBUS_STATE_RESET;
+  hsmbus->State = HAL_SMBUS_STATE_RESET;
+
+  /* Release Lock */
+  __HAL_UNLOCK(hsmbus);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Initialize the SMBUS MSP.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @retval None
+  */
+__weak void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef *hsmbus)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hsmbus);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SMBUS_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief DeInitialize the SMBUS MSP.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @retval None
+  */
+__weak void HAL_SMBUS_MspDeInit(SMBUS_HandleTypeDef *hsmbus)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hsmbus);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SMBUS_MspDeInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Configure Analog noise filter.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @param  AnalogFilter This parameter can be one of the following values:
+  *         @arg @ref SMBUS_ANALOGFILTER_ENABLE
+  *         @arg @ref SMBUS_ANALOGFILTER_DISABLE
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMBUS_ConfigAnalogFilter(SMBUS_HandleTypeDef *hsmbus, uint32_t AnalogFilter)
+{
+  /* Check the parameters */
+  assert_param(IS_SMBUS_ALL_INSTANCE(hsmbus->Instance));
+  assert_param(IS_SMBUS_ANALOG_FILTER(AnalogFilter));
+
+  if (hsmbus->State == HAL_SMBUS_STATE_READY)
+  {
+    /* Process Locked */
+    __HAL_LOCK(hsmbus);
+
+    hsmbus->State = HAL_SMBUS_STATE_BUSY;
+
+    /* Disable the selected SMBUS peripheral */
+    __HAL_SMBUS_DISABLE(hsmbus);
+
+    /* Reset ANOFF bit */
+    hsmbus->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
+
+    /* Set analog filter bit*/
+    hsmbus->Instance->CR1 |= AnalogFilter;
+
+    __HAL_SMBUS_ENABLE(hsmbus);
+
+    hsmbus->State = HAL_SMBUS_STATE_READY;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hsmbus);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Configure Digital noise filter.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMBUS_ConfigDigitalFilter(SMBUS_HandleTypeDef *hsmbus, uint32_t DigitalFilter)
+{
+  uint32_t tmpreg;
+
+  /* Check the parameters */
+  assert_param(IS_SMBUS_ALL_INSTANCE(hsmbus->Instance));
+  assert_param(IS_SMBUS_DIGITAL_FILTER(DigitalFilter));
+
+  if (hsmbus->State == HAL_SMBUS_STATE_READY)
+  {
+    /* Process Locked */
+    __HAL_LOCK(hsmbus);
+
+    hsmbus->State = HAL_SMBUS_STATE_BUSY;
+
+    /* Disable the selected SMBUS peripheral */
+    __HAL_SMBUS_DISABLE(hsmbus);
+
+    /* Get the old register value */
+    tmpreg = hsmbus->Instance->CR1;
+
+    /* Reset I2C DNF bits [11:8] */
+    tmpreg &= ~(I2C_CR1_DNF);
+
+    /* Set I2Cx DNF coefficient */
+    tmpreg |= DigitalFilter << I2C_CR1_DNF_Pos;
+
+    /* Store the new register value */
+    hsmbus->Instance->CR1 = tmpreg;
+
+    __HAL_SMBUS_ENABLE(hsmbus);
+
+    hsmbus->State = HAL_SMBUS_STATE_READY;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hsmbus);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Register a User SMBUS Callback
+  *         To be used instead of the weak predefined callback
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @param  CallbackID ID of the callback to be registered
+  *         This parameter can be one of the following values:
+  *          @arg @ref HAL_SMBUS_MASTER_TX_COMPLETE_CB_ID Master Tx Transfer completed callback ID
+  *          @arg @ref HAL_SMBUS_MASTER_RX_COMPLETE_CB_ID Master Rx Transfer completed callback ID
+  *          @arg @ref HAL_SMBUS_SLAVE_TX_COMPLETE_CB_ID Slave Tx Transfer completed callback ID
+  *          @arg @ref HAL_SMBUS_SLAVE_RX_COMPLETE_CB_ID Slave Rx Transfer completed callback ID
+  *          @arg @ref HAL_SMBUS_LISTEN_COMPLETE_CB_ID Listen Complete callback ID
+  *          @arg @ref HAL_SMBUS_ERROR_CB_ID Error callback ID
+  *          @arg @ref HAL_SMBUS_MSPINIT_CB_ID MspInit callback ID
+  *          @arg @ref HAL_SMBUS_MSPDEINIT_CB_ID MspDeInit callback ID
+  * @param  pCallback pointer to the Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMBUS_RegisterCallback(SMBUS_HandleTypeDef *hsmbus,
+                                                HAL_SMBUS_CallbackIDTypeDef CallbackID,
+                                                pSMBUS_CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hsmbus->ErrorCode |= HAL_SMBUS_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+
+  /* Process locked */
+  __HAL_LOCK(hsmbus);
+
+  if (HAL_SMBUS_STATE_READY == hsmbus->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_SMBUS_MASTER_TX_COMPLETE_CB_ID :
+        hsmbus->MasterTxCpltCallback = pCallback;
+        break;
+
+      case HAL_SMBUS_MASTER_RX_COMPLETE_CB_ID :
+        hsmbus->MasterRxCpltCallback = pCallback;
+        break;
+
+      case HAL_SMBUS_SLAVE_TX_COMPLETE_CB_ID :
+        hsmbus->SlaveTxCpltCallback = pCallback;
+        break;
+
+      case HAL_SMBUS_SLAVE_RX_COMPLETE_CB_ID :
+        hsmbus->SlaveRxCpltCallback = pCallback;
+        break;
+
+      case HAL_SMBUS_LISTEN_COMPLETE_CB_ID :
+        hsmbus->ListenCpltCallback = pCallback;
+        break;
+
+      case HAL_SMBUS_ERROR_CB_ID :
+        hsmbus->ErrorCallback = pCallback;
+        break;
+
+      case HAL_SMBUS_MSPINIT_CB_ID :
+        hsmbus->MspInitCallback = pCallback;
+        break;
+
+      case HAL_SMBUS_MSPDEINIT_CB_ID :
+        hsmbus->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hsmbus->ErrorCode |= HAL_SMBUS_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (HAL_SMBUS_STATE_RESET == hsmbus->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_SMBUS_MSPINIT_CB_ID :
+        hsmbus->MspInitCallback = pCallback;
+        break;
+
+      case HAL_SMBUS_MSPDEINIT_CB_ID :
+        hsmbus->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hsmbus->ErrorCode |= HAL_SMBUS_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hsmbus->ErrorCode |= HAL_SMBUS_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hsmbus);
+  return status;
+}
+
+/**
+  * @brief  Unregister an SMBUS Callback
+  *         SMBUS callback is redirected to the weak predefined callback
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @param  CallbackID ID of the callback to be unregistered
+  *         This parameter can be one of the following values:
+  *         This parameter can be one of the following values:
+  *          @arg @ref HAL_SMBUS_MASTER_TX_COMPLETE_CB_ID Master Tx Transfer completed callback ID
+  *          @arg @ref HAL_SMBUS_MASTER_RX_COMPLETE_CB_ID Master Rx Transfer completed callback ID
+  *          @arg @ref HAL_SMBUS_SLAVE_TX_COMPLETE_CB_ID Slave Tx Transfer completed callback ID
+  *          @arg @ref HAL_SMBUS_SLAVE_RX_COMPLETE_CB_ID Slave Rx Transfer completed callback ID
+  *          @arg @ref HAL_SMBUS_LISTEN_COMPLETE_CB_ID Listen Complete callback ID
+  *          @arg @ref HAL_SMBUS_ERROR_CB_ID Error callback ID
+  *          @arg @ref HAL_SMBUS_MSPINIT_CB_ID MspInit callback ID
+  *          @arg @ref HAL_SMBUS_MSPDEINIT_CB_ID MspDeInit callback ID
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMBUS_UnRegisterCallback(SMBUS_HandleTypeDef *hsmbus,
+                                                  HAL_SMBUS_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hsmbus);
+
+  if (HAL_SMBUS_STATE_READY == hsmbus->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_SMBUS_MASTER_TX_COMPLETE_CB_ID :
+        hsmbus->MasterTxCpltCallback = HAL_SMBUS_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */
+        break;
+
+      case HAL_SMBUS_MASTER_RX_COMPLETE_CB_ID :
+        hsmbus->MasterRxCpltCallback = HAL_SMBUS_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */
+        break;
+
+      case HAL_SMBUS_SLAVE_TX_COMPLETE_CB_ID :
+        hsmbus->SlaveTxCpltCallback = HAL_SMBUS_SlaveTxCpltCallback;   /* Legacy weak SlaveTxCpltCallback  */
+        break;
+
+      case HAL_SMBUS_SLAVE_RX_COMPLETE_CB_ID :
+        hsmbus->SlaveRxCpltCallback = HAL_SMBUS_SlaveRxCpltCallback;   /* Legacy weak SlaveRxCpltCallback  */
+        break;
+
+      case HAL_SMBUS_LISTEN_COMPLETE_CB_ID :
+        hsmbus->ListenCpltCallback = HAL_SMBUS_ListenCpltCallback;     /* Legacy weak ListenCpltCallback   */
+        break;
+
+      case HAL_SMBUS_ERROR_CB_ID :
+        hsmbus->ErrorCallback = HAL_SMBUS_ErrorCallback;               /* Legacy weak ErrorCallback        */
+        break;
+
+      case HAL_SMBUS_MSPINIT_CB_ID :
+        hsmbus->MspInitCallback = HAL_SMBUS_MspInit;                   /* Legacy weak MspInit              */
+        break;
+
+      case HAL_SMBUS_MSPDEINIT_CB_ID :
+        hsmbus->MspDeInitCallback = HAL_SMBUS_MspDeInit;               /* Legacy weak MspDeInit            */
+        break;
+
+      default :
+        /* Update the error code */
+        hsmbus->ErrorCode |= HAL_SMBUS_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (HAL_SMBUS_STATE_RESET == hsmbus->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_SMBUS_MSPINIT_CB_ID :
+        hsmbus->MspInitCallback = HAL_SMBUS_MspInit;                   /* Legacy weak MspInit              */
+        break;
+
+      case HAL_SMBUS_MSPDEINIT_CB_ID :
+        hsmbus->MspDeInitCallback = HAL_SMBUS_MspDeInit;               /* Legacy weak MspDeInit            */
+        break;
+
+      default :
+        /* Update the error code */
+        hsmbus->ErrorCode |= HAL_SMBUS_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hsmbus->ErrorCode |= HAL_SMBUS_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hsmbus);
+  return status;
+}
+
+/**
+  * @brief  Register the Slave Address Match SMBUS Callback
+  *         To be used instead of the weak HAL_SMBUS_AddrCallback() predefined callback
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @param  pCallback pointer to the Address Match Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMBUS_RegisterAddrCallback(SMBUS_HandleTypeDef *hsmbus,
+                                                    pSMBUS_AddrCallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hsmbus->ErrorCode |= HAL_SMBUS_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+  /* Process locked */
+  __HAL_LOCK(hsmbus);
+
+  if (HAL_SMBUS_STATE_READY == hsmbus->State)
+  {
+    hsmbus->AddrCallback = pCallback;
+  }
+  else
+  {
+    /* Update the error code */
+    hsmbus->ErrorCode |= HAL_SMBUS_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hsmbus);
+  return status;
+}
+
+/**
+  * @brief  UnRegister the Slave Address Match SMBUS Callback
+  *         Info Ready SMBUS Callback is redirected to the weak HAL_SMBUS_AddrCallback() predefined callback
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMBUS_UnRegisterAddrCallback(SMBUS_HandleTypeDef *hsmbus)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hsmbus);
+
+  if (HAL_SMBUS_STATE_READY == hsmbus->State)
+  {
+    hsmbus->AddrCallback = HAL_SMBUS_AddrCallback; /* Legacy weak AddrCallback  */
+  }
+  else
+  {
+    /* Update the error code */
+    hsmbus->ErrorCode |= HAL_SMBUS_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hsmbus);
+  return status;
+}
+
+#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @defgroup SMBUS_Exported_Functions_Group2 Input and Output operation functions
+  *  @brief   Data transfers functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### IO operation functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to manage the SMBUS data
+    transfers.
+
+    (#) Blocking mode function to check if device is ready for usage is :
+        (++) HAL_SMBUS_IsDeviceReady()
+
+    (#) There is only one mode of transfer:
+       (++) Non-Blocking mode : The communication is performed using Interrupts.
+            These functions return the status of the transfer startup.
+            The end of the data processing will be indicated through the
+            dedicated SMBUS IRQ when using Interrupt mode.
+
+    (#) Non-Blocking mode functions with Interrupt are :
+        (++) HAL_SMBUS_Master_Transmit_IT()
+        (++) HAL_SMBUS_Master_Receive_IT()
+        (++) HAL_SMBUS_Slave_Transmit_IT()
+        (++) HAL_SMBUS_Slave_Receive_IT()
+        (++) HAL_SMBUS_EnableListen_IT() or alias HAL_SMBUS_EnableListen_IT()
+        (++) HAL_SMBUS_DisableListen_IT()
+        (++) HAL_SMBUS_EnableAlert_IT()
+        (++) HAL_SMBUS_DisableAlert_IT()
+
+    (#) A set of Transfer Complete Callbacks are provided in non-Blocking mode:
+        (++) HAL_SMBUS_MasterTxCpltCallback()
+        (++) HAL_SMBUS_MasterRxCpltCallback()
+        (++) HAL_SMBUS_SlaveTxCpltCallback()
+        (++) HAL_SMBUS_SlaveRxCpltCallback()
+        (++) HAL_SMBUS_AddrCallback()
+        (++) HAL_SMBUS_ListenCpltCallback()
+        (++) HAL_SMBUS_ErrorCallback()
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Transmit in master/host SMBUS mode an amount of data in non-blocking mode with Interrupt.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @param  XferOptions Options of Transfer, value of @ref SMBUS_XferOptions_definition
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMBUS_Master_Transmit_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress,
+                                                  uint8_t *pData, uint16_t Size, uint32_t XferOptions)
+{
+  uint32_t tmp;
+
+  /* Check the parameters */
+  assert_param(IS_SMBUS_TRANSFER_OPTIONS_REQUEST(XferOptions));
+
+  if (hsmbus->State == HAL_SMBUS_STATE_READY)
+  {
+    /* Process Locked */
+    __HAL_LOCK(hsmbus);
+
+    hsmbus->State = HAL_SMBUS_STATE_MASTER_BUSY_TX;
+    hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
+    /* Prepare transfer parameters */
+    hsmbus->pBuffPtr = pData;
+    hsmbus->XferCount = Size;
+    hsmbus->XferOptions = XferOptions;
+
+    /* In case of Quick command, remove autoend mode */
+    /* Manage the stop generation by software */
+    if (hsmbus->pBuffPtr == NULL)
+    {
+      hsmbus->XferOptions &= ~SMBUS_AUTOEND_MODE;
+    }
+
+    if (Size > MAX_NBYTE_SIZE)
+    {
+      hsmbus->XferSize = MAX_NBYTE_SIZE;
+    }
+    else
+    {
+      hsmbus->XferSize = Size;
+    }
+
+    /* Send Slave Address */
+    /* Set NBYTES to write and reload if size > MAX_NBYTE_SIZE and generate RESTART */
+    if ((hsmbus->XferSize < hsmbus->XferCount) && (hsmbus->XferSize == MAX_NBYTE_SIZE))
+    {
+      SMBUS_TransferConfig(hsmbus, DevAddress, (uint8_t)hsmbus->XferSize,
+                           SMBUS_RELOAD_MODE | (hsmbus->XferOptions & SMBUS_SENDPEC_MODE),
+                           SMBUS_GENERATE_START_WRITE);
+    }
+    else
+    {
+      /* If transfer direction not change, do not generate Restart Condition */
+      /* Mean Previous state is same as current state */
+
+      /* Store current volatile XferOptions, misra rule */
+      tmp = hsmbus->XferOptions;
+
+      if ((hsmbus->PreviousState == HAL_SMBUS_STATE_MASTER_BUSY_TX) && \
+          (IS_SMBUS_TRANSFER_OTHER_OPTIONS_REQUEST(tmp) == 0))
+      {
+        SMBUS_TransferConfig(hsmbus, DevAddress, (uint8_t)hsmbus->XferSize, hsmbus->XferOptions,
+                                SMBUS_NO_STARTSTOP);
+      }
+      /* Else transfer direction change, so generate Restart with new transfer direction */
+      else
+      {
+        /* Convert OTHER_xxx XferOptions if any */
+        SMBUS_ConvertOtherXferOptions(hsmbus);
+
+        /* Handle Transfer */
+        SMBUS_TransferConfig(hsmbus, DevAddress, (uint8_t)hsmbus->XferSize,
+                             hsmbus->XferOptions,
+                             SMBUS_GENERATE_START_WRITE);
+      }
+
+      /* If PEC mode is enable, size to transmit manage by SW part should be Size-1 byte, corresponding to PEC byte */
+      /* PEC byte is automatically sent by HW block, no need to manage it in Transmit process */
+      if (SMBUS_GET_PEC_MODE(hsmbus) != 0UL)
+      {
+        hsmbus->XferSize--;
+        hsmbus->XferCount--;
+      }
+    }
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hsmbus);
+
+    /* Note : The SMBUS interrupts must be enabled after unlocking current process
+              to avoid the risk of SMBUS interrupt handle execution before current
+              process unlock */
+    SMBUS_Enable_IRQ(hsmbus, SMBUS_IT_TX);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Receive in master/host SMBUS mode an amount of data in non-blocking mode with Interrupt.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @param  XferOptions Options of Transfer, value of @ref SMBUS_XferOptions_definition
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMBUS_Master_Receive_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint8_t *pData,
+                                              uint16_t Size, uint32_t XferOptions)
+{
+  uint32_t tmp;
+
+  /* Check the parameters */
+  assert_param(IS_SMBUS_TRANSFER_OPTIONS_REQUEST(XferOptions));
+
+  if (hsmbus->State == HAL_SMBUS_STATE_READY)
+  {
+    /* Process Locked */
+    __HAL_LOCK(hsmbus);
+
+    hsmbus->State = HAL_SMBUS_STATE_MASTER_BUSY_RX;
+    hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
+
+    /* Prepare transfer parameters */
+    hsmbus->pBuffPtr = pData;
+    hsmbus->XferCount = Size;
+    hsmbus->XferOptions = XferOptions;
+
+    /* In case of Quick command, remove autoend mode */
+    /* Manage the stop generation by software */
+    if (hsmbus->pBuffPtr == NULL)
+    {
+      hsmbus->XferOptions &= ~SMBUS_AUTOEND_MODE;
+    }
+
+    if (Size > MAX_NBYTE_SIZE)
+    {
+      hsmbus->XferSize = MAX_NBYTE_SIZE;
+    }
+    else
+    {
+      hsmbus->XferSize = Size;
+    }
+
+    /* Send Slave Address */
+    /* Set NBYTES to write and reload if size > MAX_NBYTE_SIZE and generate RESTART */
+    if ((hsmbus->XferSize < hsmbus->XferCount) && (hsmbus->XferSize == MAX_NBYTE_SIZE))
+    {
+      SMBUS_TransferConfig(hsmbus, DevAddress, (uint8_t)hsmbus->XferSize,
+                           SMBUS_RELOAD_MODE  | (hsmbus->XferOptions & SMBUS_SENDPEC_MODE),
+                           SMBUS_GENERATE_START_READ);
+    }
+    else
+    {
+      /* If transfer direction not change, do not generate Restart Condition */
+      /* Mean Previous state is same as current state */
+
+      /* Store current volatile XferOptions, Misra rule */
+      tmp = hsmbus->XferOptions;
+
+      if ((hsmbus->PreviousState == HAL_SMBUS_STATE_MASTER_BUSY_RX) && \
+          (IS_SMBUS_TRANSFER_OTHER_OPTIONS_REQUEST(tmp) == 0))
+      {
+        SMBUS_TransferConfig(hsmbus, DevAddress, (uint8_t)hsmbus->XferSize, hsmbus->XferOptions,
+                                SMBUS_NO_STARTSTOP);
+      }
+      /* Else transfer direction change, so generate Restart with new transfer direction */
+      else
+      {
+        /* Convert OTHER_xxx XferOptions if any */
+        SMBUS_ConvertOtherXferOptions(hsmbus);
+
+        /* Handle Transfer */
+        SMBUS_TransferConfig(hsmbus, DevAddress, (uint8_t)hsmbus->XferSize,
+                             hsmbus->XferOptions,
+                             SMBUS_GENERATE_START_READ);
+      }
+    }
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hsmbus);
+
+    /* Note : The SMBUS interrupts must be enabled after unlocking current process
+              to avoid the risk of SMBUS interrupt handle execution before current
+              process unlock */
+    SMBUS_Enable_IRQ(hsmbus, SMBUS_IT_RX);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Abort a master/host SMBUS process communication with Interrupt.
+  * @note   This abort can be called only if state is ready
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMBUS_Master_Abort_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress)
+{
+  if (hsmbus->State == HAL_SMBUS_STATE_READY)
+  {
+    /* Process Locked */
+    __HAL_LOCK(hsmbus);
+
+    /* Keep the same state as previous */
+    /* to perform as well the call of the corresponding end of transfer callback */
+    if (hsmbus->PreviousState == HAL_SMBUS_STATE_MASTER_BUSY_TX)
+    {
+      hsmbus->State = HAL_SMBUS_STATE_MASTER_BUSY_TX;
+    }
+    else if (hsmbus->PreviousState == HAL_SMBUS_STATE_MASTER_BUSY_RX)
+    {
+      hsmbus->State = HAL_SMBUS_STATE_MASTER_BUSY_RX;
+    }
+    else
+    {
+      /* Wrong usage of abort function */
+      /* This function should be used only in case of abort monitored by master device */
+      return HAL_ERROR;
+    }
+    hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
+
+    /* Set NBYTES to 1 to generate a dummy read on SMBUS peripheral */
+    /* Set AUTOEND mode, this will generate a NACK then STOP condition to abort the current transfer */
+    SMBUS_TransferConfig(hsmbus, DevAddress, 1, SMBUS_AUTOEND_MODE, SMBUS_NO_STARTSTOP);
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hsmbus);
+
+    /* Note : The SMBUS interrupts must be enabled after unlocking current process
+              to avoid the risk of SMBUS interrupt handle execution before current
+              process unlock */
+    if (hsmbus->State == HAL_SMBUS_STATE_MASTER_BUSY_TX)
+    {
+      SMBUS_Enable_IRQ(hsmbus, SMBUS_IT_TX);
+    }
+    else if (hsmbus->State == HAL_SMBUS_STATE_MASTER_BUSY_RX)
+    {
+      SMBUS_Enable_IRQ(hsmbus, SMBUS_IT_RX);
+    }
+    else
+    {
+      /* Nothing to do */
+    }
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Transmit in slave/device SMBUS mode an amount of data in non-blocking mode with Interrupt.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @param  XferOptions Options of Transfer, value of @ref SMBUS_XferOptions_definition
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMBUS_Slave_Transmit_IT(SMBUS_HandleTypeDef *hsmbus, uint8_t *pData, uint16_t Size,
+                                              uint32_t XferOptions)
+{
+  /* Check the parameters */
+  assert_param(IS_SMBUS_TRANSFER_OPTIONS_REQUEST(XferOptions));
+
+  if ((hsmbus->State & HAL_SMBUS_STATE_LISTEN) == HAL_SMBUS_STATE_LISTEN)
+  {
+    if ((pData == NULL) || (Size == 0UL))
+    {
+      hsmbus->ErrorCode = HAL_SMBUS_ERROR_INVALID_PARAM;
+      return HAL_ERROR;
+    }
+
+    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
+    SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_ADDR | SMBUS_IT_TX);
+
+    /* Process Locked */
+    __HAL_LOCK(hsmbus);
+
+    hsmbus->State = (HAL_SMBUS_STATE_SLAVE_BUSY_TX | HAL_SMBUS_STATE_LISTEN);
+    hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
+
+    /* Set SBC bit to manage Acknowledge at each bit */
+    hsmbus->Instance->CR1 |= I2C_CR1_SBC;
+
+    /* Enable Address Acknowledge */
+    hsmbus->Instance->CR2 &= ~I2C_CR2_NACK;
+
+    /* Prepare transfer parameters */
+    hsmbus->pBuffPtr = pData;
+    hsmbus->XferCount = Size;
+    hsmbus->XferOptions = XferOptions;
+
+    /* Convert OTHER_xxx XferOptions if any */
+    SMBUS_ConvertOtherXferOptions(hsmbus);
+
+    if (Size > MAX_NBYTE_SIZE)
+    {
+      hsmbus->XferSize = MAX_NBYTE_SIZE;
+    }
+    else
+    {
+      hsmbus->XferSize = Size;
+    }
+
+    /* Set NBYTES to write and reload if size > MAX_NBYTE_SIZE and generate RESTART */
+    if ((hsmbus->XferSize < hsmbus->XferCount) && (hsmbus->XferSize == MAX_NBYTE_SIZE))
+    {
+      SMBUS_TransferConfig(hsmbus, 0, (uint8_t)hsmbus->XferSize,
+                           SMBUS_RELOAD_MODE | (hsmbus->XferOptions & SMBUS_SENDPEC_MODE),
+                           SMBUS_NO_STARTSTOP);
+    }
+    else
+    {
+      /* Set NBYTE to transmit */
+      SMBUS_TransferConfig(hsmbus, 0, (uint8_t)hsmbus->XferSize, hsmbus->XferOptions,
+                              SMBUS_NO_STARTSTOP);
+
+      /* If PEC mode is enable, size to transmit should be Size-1 byte, corresponding to PEC byte */
+      /* PEC byte is automatically sent by HW block, no need to manage it in Transmit process */
+      if (SMBUS_GET_PEC_MODE(hsmbus) != 0UL)
+      {
+        hsmbus->XferSize--;
+        hsmbus->XferCount--;
+      }
+    }
+
+    /* Clear ADDR flag after prepare the transfer parameters */
+    /* This action will generate an acknowledge to the HOST */
+    __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_ADDR);
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hsmbus);
+
+    /* Note : The SMBUS interrupts must be enabled after unlocking current process
+              to avoid the risk of SMBUS interrupt handle execution before current
+              process unlock */
+    /* REnable ADDR interrupt */
+    SMBUS_Enable_IRQ(hsmbus, SMBUS_IT_TX | SMBUS_IT_ADDR);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Receive in slave/device SMBUS mode an amount of data in non-blocking mode with Interrupt.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @param  pData Pointer to data buffer
+  * @param  Size Amount of data to be sent
+  * @param  XferOptions Options of Transfer, value of @ref SMBUS_XferOptions_definition
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMBUS_Slave_Receive_IT(SMBUS_HandleTypeDef *hsmbus, uint8_t *pData, uint16_t Size,
+                                             uint32_t XferOptions)
+{
+  /* Check the parameters */
+  assert_param(IS_SMBUS_TRANSFER_OPTIONS_REQUEST(XferOptions));
+
+  if ((hsmbus->State & HAL_SMBUS_STATE_LISTEN) == HAL_SMBUS_STATE_LISTEN)
+  {
+    if ((pData == NULL) || (Size == 0UL))
+    {
+      hsmbus->ErrorCode = HAL_SMBUS_ERROR_INVALID_PARAM;
+      return HAL_ERROR;
+    }
+
+    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
+    SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_ADDR | SMBUS_IT_RX);
+
+    /* Process Locked */
+    __HAL_LOCK(hsmbus);
+
+    hsmbus->State = (HAL_SMBUS_STATE_SLAVE_BUSY_RX | HAL_SMBUS_STATE_LISTEN);
+    hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
+
+    /* Set SBC bit to manage Acknowledge at each bit */
+    hsmbus->Instance->CR1 |= I2C_CR1_SBC;
+
+    /* Enable Address Acknowledge */
+    hsmbus->Instance->CR2 &= ~I2C_CR2_NACK;
+
+    /* Prepare transfer parameters */
+    hsmbus->pBuffPtr = pData;
+    hsmbus->XferSize = Size;
+    hsmbus->XferCount = Size;
+    hsmbus->XferOptions = XferOptions;
+
+    /* Convert OTHER_xxx XferOptions if any */
+    SMBUS_ConvertOtherXferOptions(hsmbus);
+
+    /* Set NBYTE to receive */
+    /* If XferSize equal "1", or XferSize equal "2" with PEC requested (mean 1 data byte + 1 PEC byte */
+    /* no need to set RELOAD bit mode, a ACK will be automatically generated in that case */
+    /* else need to set RELOAD bit mode to generate an automatic ACK at each byte Received */
+    /* This RELOAD bit will be reset for last BYTE to be receive in SMBUS_Slave_ISR */
+    if (((SMBUS_GET_PEC_MODE(hsmbus) != 0UL) && (hsmbus->XferSize == 2U)) || (hsmbus->XferSize == 1U))
+    {
+      SMBUS_TransferConfig(hsmbus, 0, (uint8_t)hsmbus->XferSize, hsmbus->XferOptions,
+                              SMBUS_NO_STARTSTOP);
+    }
+    else
+    {
+      SMBUS_TransferConfig(hsmbus, 0, 1, hsmbus->XferOptions | SMBUS_RELOAD_MODE, SMBUS_NO_STARTSTOP);
+    }
+
+    /* Clear ADDR flag after prepare the transfer parameters */
+    /* This action will generate an acknowledge to the HOST */
+    __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_ADDR);
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hsmbus);
+
+    /* Note : The SMBUS interrupts must be enabled after unlocking current process
+              to avoid the risk of SMBUS interrupt handle execution before current
+              process unlock */
+    /* REnable ADDR interrupt */
+    SMBUS_Enable_IRQ(hsmbus, SMBUS_IT_RX | SMBUS_IT_ADDR);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Enable the Address listen mode with Interrupt.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMBUS_EnableListen_IT(SMBUS_HandleTypeDef *hsmbus)
+{
+  hsmbus->State = HAL_SMBUS_STATE_LISTEN;
+
+  /* Enable the Address Match interrupt */
+  SMBUS_Enable_IRQ(hsmbus, SMBUS_IT_ADDR);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Disable the Address listen mode with Interrupt.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMBUS_DisableListen_IT(SMBUS_HandleTypeDef *hsmbus)
+{
+  /* Disable Address listen mode only if a transfer is not ongoing */
+  if (hsmbus->State == HAL_SMBUS_STATE_LISTEN)
+  {
+    hsmbus->State = HAL_SMBUS_STATE_READY;
+
+    /* Disable the Address Match interrupt */
+    SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_ADDR);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Enable the SMBUS alert mode with Interrupt.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUSx peripheral.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMBUS_EnableAlert_IT(SMBUS_HandleTypeDef *hsmbus)
+{
+  /* Enable SMBus alert */
+  hsmbus->Instance->CR1 |= I2C_CR1_ALERTEN;
+
+  /* Clear ALERT flag */
+  __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_ALERT);
+
+  /* Enable Alert Interrupt */
+  SMBUS_Enable_IRQ(hsmbus, SMBUS_IT_ALERT);
+
+  return HAL_OK;
+}
+/**
+  * @brief  Disable the SMBUS alert mode with Interrupt.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUSx peripheral.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMBUS_DisableAlert_IT(SMBUS_HandleTypeDef *hsmbus)
+{
+  /* Enable SMBus alert */
+  hsmbus->Instance->CR1 &= ~I2C_CR1_ALERTEN;
+
+  /* Disable Alert Interrupt */
+  SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_ALERT);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Check if target device is ready for communication.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @param  DevAddress Target device address: The device 7 bits address value
+  *         in datasheet must be shifted to the left before calling the interface
+  * @param  Trials Number of trials
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SMBUS_IsDeviceReady(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint32_t Trials,
+                                          uint32_t Timeout)
+{
+  uint32_t tickstart;
+
+  __IO uint32_t SMBUS_Trials = 0UL;
+
+  FlagStatus tmp1;
+  FlagStatus tmp2;
+
+  if (hsmbus->State == HAL_SMBUS_STATE_READY)
+  {
+    if (__HAL_SMBUS_GET_FLAG(hsmbus, SMBUS_FLAG_BUSY) != RESET)
+    {
+      return HAL_BUSY;
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(hsmbus);
+
+    hsmbus->State = HAL_SMBUS_STATE_BUSY;
+    hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
+
+    do
+    {
+      /* Generate Start */
+      hsmbus->Instance->CR2 = SMBUS_GENERATE_START(hsmbus->Init.AddressingMode, DevAddress);
+
+      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
+      /* Wait until STOPF flag is set or a NACK flag is set*/
+      tickstart = HAL_GetTick();
+
+      tmp1 = __HAL_SMBUS_GET_FLAG(hsmbus, SMBUS_FLAG_STOPF);
+      tmp2 = __HAL_SMBUS_GET_FLAG(hsmbus, SMBUS_FLAG_AF);
+
+      while ((tmp1 == RESET) && (tmp2 == RESET))
+      {
+        if (Timeout != HAL_MAX_DELAY)
+        {
+          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
+          {
+            /* Device is ready */
+            hsmbus->State = HAL_SMBUS_STATE_READY;
+
+            /* Update SMBUS error code */
+            hsmbus->ErrorCode |= HAL_SMBUS_ERROR_HALTIMEOUT;
+
+            /* Process Unlocked */
+            __HAL_UNLOCK(hsmbus);
+            return HAL_ERROR;
+          }
+        }
+
+        tmp1 = __HAL_SMBUS_GET_FLAG(hsmbus, SMBUS_FLAG_STOPF);
+        tmp2 = __HAL_SMBUS_GET_FLAG(hsmbus, SMBUS_FLAG_AF);
+      }
+
+      /* Check if the NACKF flag has not been set */
+      if (__HAL_SMBUS_GET_FLAG(hsmbus, SMBUS_FLAG_AF) == RESET)
+      {
+        /* Wait until STOPF flag is reset */
+        if (SMBUS_WaitOnFlagUntilTimeout(hsmbus, SMBUS_FLAG_STOPF, RESET, Timeout) != HAL_OK)
+        {
+          return HAL_ERROR;
+        }
+
+        /* Clear STOP Flag */
+        __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_STOPF);
+
+        /* Device is ready */
+        hsmbus->State = HAL_SMBUS_STATE_READY;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hsmbus);
+
+        return HAL_OK;
+      }
+      else
+      {
+        /* Wait until STOPF flag is reset */
+        if (SMBUS_WaitOnFlagUntilTimeout(hsmbus, SMBUS_FLAG_STOPF, RESET, Timeout) != HAL_OK)
+        {
+          return HAL_ERROR;
+        }
+
+        /* Clear NACK Flag */
+        __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_AF);
+
+        /* Clear STOP Flag, auto generated with autoend*/
+        __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_STOPF);
+      }
+
+      /* Check if the maximum allowed number of trials has been reached */
+      if (SMBUS_Trials == Trials)
+      {
+        /* Generate Stop */
+        hsmbus->Instance->CR2 |= I2C_CR2_STOP;
+
+        /* Wait until STOPF flag is reset */
+        if (SMBUS_WaitOnFlagUntilTimeout(hsmbus, SMBUS_FLAG_STOPF, RESET, Timeout) != HAL_OK)
+        {
+          return HAL_ERROR;
+        }
+
+        /* Clear STOP Flag */
+        __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_STOPF);
+      }
+
+      /* Increment Trials */
+      SMBUS_Trials++;
+    } while (SMBUS_Trials < Trials);
+
+    hsmbus->State = HAL_SMBUS_STATE_READY;
+
+    /* Update SMBUS error code */
+    hsmbus->ErrorCode |= HAL_SMBUS_ERROR_HALTIMEOUT;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hsmbus);
+
+    return HAL_ERROR;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+/**
+  * @}
+  */
+
+/** @defgroup SMBUS_IRQ_Handler_and_Callbacks IRQ Handler and Callbacks
+  * @{
+  */
+
+/**
+  * @brief  Handle SMBUS event interrupt request.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @retval None
+  */
+void HAL_SMBUS_EV_IRQHandler(SMBUS_HandleTypeDef *hsmbus)
+{
+  /* Use a local variable to store the current ISR flags */
+  /* This action will avoid a wrong treatment due to ISR flags change during interrupt handler */
+  uint32_t tmpisrvalue = READ_REG(hsmbus->Instance->ISR);
+  uint32_t tmpcr1value = READ_REG(hsmbus->Instance->CR1);
+
+  /* SMBUS in mode Transmitter ---------------------------------------------------*/
+  if ((SMBUS_CHECK_IT_SOURCE(tmpcr1value, (SMBUS_IT_TCI | SMBUS_IT_STOPI |
+                                            SMBUS_IT_NACKI | SMBUS_IT_TXI)) != RESET) &&
+      ((SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_TXIS) != RESET) ||
+       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_TCR) != RESET) ||
+       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_TC) != RESET) ||
+       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_STOPF) != RESET) ||
+       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_AF) != RESET)))
+  {
+    /* Slave mode selected */
+    if ((hsmbus->State & HAL_SMBUS_STATE_SLAVE_BUSY_TX) == HAL_SMBUS_STATE_SLAVE_BUSY_TX)
+    {
+      (void)SMBUS_Slave_ISR(hsmbus, tmpisrvalue);
+    }
+    /* Master mode selected */
+    else if ((hsmbus->State & HAL_SMBUS_STATE_MASTER_BUSY_TX) == HAL_SMBUS_STATE_MASTER_BUSY_TX)
+    {
+      (void)SMBUS_Master_ISR(hsmbus, tmpisrvalue);
+    }
+    else
+    {
+      /* Nothing to do */
+    }
+  }
+
+  /* SMBUS in mode Receiver ----------------------------------------------------*/
+  if ((SMBUS_CHECK_IT_SOURCE(tmpcr1value, (SMBUS_IT_TCI | SMBUS_IT_STOPI |
+                                            SMBUS_IT_NACKI | SMBUS_IT_RXI)) != RESET) &&
+      ((SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_RXNE) != RESET) ||
+       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_TCR) != RESET) ||
+       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_TC) != RESET) ||
+       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_STOPF) != RESET) ||
+       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_AF) != RESET)))
+  {
+    /* Slave mode selected */
+    if ((hsmbus->State & HAL_SMBUS_STATE_SLAVE_BUSY_RX) == HAL_SMBUS_STATE_SLAVE_BUSY_RX)
+    {
+      (void)SMBUS_Slave_ISR(hsmbus, tmpisrvalue);
+    }
+    /* Master mode selected */
+    else if ((hsmbus->State & HAL_SMBUS_STATE_MASTER_BUSY_RX) == HAL_SMBUS_STATE_MASTER_BUSY_RX)
+    {
+      (void)SMBUS_Master_ISR(hsmbus, tmpisrvalue);
+    }
+    else
+    {
+      /* Nothing to do */
+    }
+  }
+
+  /* SMBUS in mode Listener Only --------------------------------------------------*/
+  if (((SMBUS_CHECK_IT_SOURCE(tmpcr1value, SMBUS_IT_ADDRI) != RESET) ||
+       (SMBUS_CHECK_IT_SOURCE(tmpcr1value, SMBUS_IT_STOPI) != RESET) ||
+       (SMBUS_CHECK_IT_SOURCE(tmpcr1value, SMBUS_IT_NACKI) != RESET)) &&
+      ((SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_ADDR) != RESET) ||
+       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_STOPF) != RESET) ||
+       (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_AF) != RESET)))
+  {
+    if ((hsmbus->State & HAL_SMBUS_STATE_LISTEN) == HAL_SMBUS_STATE_LISTEN)
+    {
+      (void)SMBUS_Slave_ISR(hsmbus, tmpisrvalue);
+    }
+  }
+}
+
+/**
+  * @brief  Handle SMBUS error interrupt request.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @retval None
+  */
+void HAL_SMBUS_ER_IRQHandler(SMBUS_HandleTypeDef *hsmbus)
+{
+  SMBUS_ITErrorHandler(hsmbus);
+}
+
+/**
+  * @brief  Master Tx Transfer completed callback.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @retval None
+  */
+__weak void HAL_SMBUS_MasterTxCpltCallback(SMBUS_HandleTypeDef *hsmbus)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hsmbus);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SMBUS_MasterTxCpltCallback() could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Master Rx Transfer completed callback.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @retval None
+  */
+__weak void HAL_SMBUS_MasterRxCpltCallback(SMBUS_HandleTypeDef *hsmbus)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hsmbus);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SMBUS_MasterRxCpltCallback() could be implemented in the user file
+   */
+}
+
+/** @brief  Slave Tx Transfer completed callback.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @retval None
+  */
+__weak void HAL_SMBUS_SlaveTxCpltCallback(SMBUS_HandleTypeDef *hsmbus)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hsmbus);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SMBUS_SlaveTxCpltCallback() could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Slave Rx Transfer completed callback.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @retval None
+  */
+__weak void HAL_SMBUS_SlaveRxCpltCallback(SMBUS_HandleTypeDef *hsmbus)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hsmbus);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SMBUS_SlaveRxCpltCallback() could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Slave Address Match callback.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @param  TransferDirection Master request Transfer Direction (Write/Read)
+  * @param  AddrMatchCode Address Match Code
+  * @retval None
+  */
+__weak void HAL_SMBUS_AddrCallback(SMBUS_HandleTypeDef *hsmbus, uint8_t TransferDirection,
+                                      uint16_t AddrMatchCode)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hsmbus);
+  UNUSED(TransferDirection);
+  UNUSED(AddrMatchCode);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SMBUS_AddrCallback() could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Listen Complete callback.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @retval None
+  */
+__weak void HAL_SMBUS_ListenCpltCallback(SMBUS_HandleTypeDef *hsmbus)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hsmbus);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SMBUS_ListenCpltCallback() could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  SMBUS error callback.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @retval None
+  */
+__weak void HAL_SMBUS_ErrorCallback(SMBUS_HandleTypeDef *hsmbus)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hsmbus);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SMBUS_ErrorCallback() could be implemented in the user file
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup SMBUS_Exported_Functions_Group3 Peripheral State and Errors functions
+  *  @brief   Peripheral State and Errors functions
+  *
+@verbatim
+ ===============================================================================
+            ##### Peripheral State and Errors functions #####
+ ===============================================================================
+    [..]
+    This subsection permits to get in run-time the status of the peripheral
+    and the data flow.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Return the SMBUS handle state.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @retval HAL state
+  */
+uint32_t HAL_SMBUS_GetState(SMBUS_HandleTypeDef *hsmbus)
+{
+  /* Return SMBUS handle state */
+  return hsmbus->State;
+}
+
+/**
+  * @brief  Return the SMBUS error code.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *              the configuration information for the specified SMBUS.
+  * @retval SMBUS Error Code
+  */
+uint32_t HAL_SMBUS_GetError(SMBUS_HandleTypeDef *hsmbus)
+{
+  return hsmbus->ErrorCode;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup SMBUS_Private_Functions SMBUS Private Functions
+  *  @brief   Data transfers Private functions
+  * @{
+  */
+
+/**
+  * @brief  Interrupt Sub-Routine which handle the Interrupt Flags Master Mode.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @param  StatusFlags Value of Interrupt Flags.
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef SMBUS_Master_ISR(SMBUS_HandleTypeDef *hsmbus, uint32_t StatusFlags)
+{
+  uint16_t DevAddress;
+
+  /* Process Locked */
+  __HAL_LOCK(hsmbus);
+
+  if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_AF) != RESET)
+  {
+    /* Clear NACK Flag */
+    __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_AF);
+
+    /* Set corresponding Error Code */
+    /* No need to generate STOP, it is automatically done */
+    hsmbus->ErrorCode |= HAL_SMBUS_ERROR_ACKF;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hsmbus);
+
+    /* Call the Error callback to inform upper layer */
+#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
+    hsmbus->ErrorCallback(hsmbus);
+#else
+    HAL_SMBUS_ErrorCallback(hsmbus);
+#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
+  }
+  else if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_STOPF) != RESET)
+  {
+    /* Check and treat errors if errors occurs during STOP process */
+    SMBUS_ITErrorHandler(hsmbus);
+
+    /* Call the corresponding callback to inform upper layer of End of Transfer */
+    if (hsmbus->State == HAL_SMBUS_STATE_MASTER_BUSY_TX)
+    {
+      /* Disable Interrupt */
+      SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_TX);
+
+      /* Clear STOP Flag */
+      __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_STOPF);
+
+      /* Clear Configuration Register 2 */
+      SMBUS_RESET_CR2(hsmbus);
+
+      /* Flush remaining data in Fifo register in case of error occurs before TXEmpty */
+      /* Disable the selected SMBUS peripheral */
+      __HAL_SMBUS_DISABLE(hsmbus);
+
+      hsmbus->PreviousState = HAL_SMBUS_STATE_READY;
+      hsmbus->State = HAL_SMBUS_STATE_READY;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hsmbus);
+
+      /* Re-enable the selected SMBUS peripheral */
+      __HAL_SMBUS_ENABLE(hsmbus);
+
+      /* Call the corresponding callback to inform upper layer of End of Transfer */
+#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
+      hsmbus->MasterTxCpltCallback(hsmbus);
+#else
+      HAL_SMBUS_MasterTxCpltCallback(hsmbus);
+#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
+    }
+    else if (hsmbus->State == HAL_SMBUS_STATE_MASTER_BUSY_RX)
+    {
+      /* Store Last receive data if any */
+      if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_RXNE) != RESET)
+      {
+        /* Read data from RXDR */
+        *hsmbus->pBuffPtr = (uint8_t)(hsmbus->Instance->RXDR);
+
+        /* Increment Buffer pointer */
+        hsmbus->pBuffPtr++;
+
+        if ((hsmbus->XferSize > 0U))
+        {
+          hsmbus->XferSize--;
+          hsmbus->XferCount--;
+        }
+      }
+
+      /* Disable Interrupt */
+      SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_RX);
+
+      /* Clear STOP Flag */
+      __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_STOPF);
+
+      /* Clear Configuration Register 2 */
+      SMBUS_RESET_CR2(hsmbus);
+
+      hsmbus->PreviousState = HAL_SMBUS_STATE_READY;
+      hsmbus->State = HAL_SMBUS_STATE_READY;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hsmbus);
+
+      /* Call the corresponding callback to inform upper layer of End of Transfer */
+#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
+      hsmbus->MasterRxCpltCallback(hsmbus);
+#else
+      HAL_SMBUS_MasterRxCpltCallback(hsmbus);
+#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
+    }
+    else
+    {
+      /* Nothing to do */
+    }
+  }
+  else if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_RXNE) != RESET)
+  {
+    /* Read data from RXDR */
+    *hsmbus->pBuffPtr = (uint8_t)(hsmbus->Instance->RXDR);
+
+    /* Increment Buffer pointer */
+    hsmbus->pBuffPtr++;
+
+    /* Increment Size counter */
+    hsmbus->XferSize--;
+    hsmbus->XferCount--;
+  }
+  else if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_TXIS) != RESET)
+  {
+    /* Write data to TXDR */
+    hsmbus->Instance->TXDR = *hsmbus->pBuffPtr;
+
+    /* Increment Buffer pointer */
+    hsmbus->pBuffPtr++;
+
+    /* Increment Size counter */
+    hsmbus->XferSize--;
+    hsmbus->XferCount--;
+  }
+  else if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_TCR) != RESET)
+  {
+    if ((hsmbus->XferCount != 0U) && (hsmbus->XferSize == 0U))
+    {
+      DevAddress = (uint16_t)(hsmbus->Instance->CR2 & I2C_CR2_SADD);
+
+      if (hsmbus->XferCount > MAX_NBYTE_SIZE)
+      {
+        SMBUS_TransferConfig(hsmbus, DevAddress, MAX_NBYTE_SIZE,
+                             (SMBUS_RELOAD_MODE | (hsmbus->XferOptions & SMBUS_SENDPEC_MODE)),
+                             SMBUS_NO_STARTSTOP);
+        hsmbus->XferSize = MAX_NBYTE_SIZE;
+      }
+      else
+      {
+        hsmbus->XferSize = hsmbus->XferCount;
+        SMBUS_TransferConfig(hsmbus, DevAddress, (uint8_t)hsmbus->XferSize, hsmbus->XferOptions,
+                                SMBUS_NO_STARTSTOP);
+        /* If PEC mode is enable, size to transmit should be Size-1 byte, corresponding to PEC byte */
+        /* PEC byte is automatically sent by HW block, no need to manage it in Transmit process */
+        if (SMBUS_GET_PEC_MODE(hsmbus) != 0UL)
+        {
+          hsmbus->XferSize--;
+          hsmbus->XferCount--;
+        }
+      }
+    }
+    else if ((hsmbus->XferCount == 0U) && (hsmbus->XferSize == 0U))
+    {
+      /* Call TxCpltCallback() if no stop mode is set */
+      if (SMBUS_GET_STOP_MODE(hsmbus) != SMBUS_AUTOEND_MODE)
+      {
+        /* Call the corresponding callback to inform upper layer of End of Transfer */
+        if (hsmbus->State == HAL_SMBUS_STATE_MASTER_BUSY_TX)
+        {
+          /* Disable Interrupt */
+          SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_TX);
+          hsmbus->PreviousState = hsmbus->State;
+          hsmbus->State = HAL_SMBUS_STATE_READY;
+
+          /* Process Unlocked */
+          __HAL_UNLOCK(hsmbus);
+
+          /* Call the corresponding callback to inform upper layer of End of Transfer */
+#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
+          hsmbus->MasterTxCpltCallback(hsmbus);
+#else
+          HAL_SMBUS_MasterTxCpltCallback(hsmbus);
+#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
+        }
+        else if (hsmbus->State == HAL_SMBUS_STATE_MASTER_BUSY_RX)
+        {
+          SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_RX);
+          hsmbus->PreviousState = hsmbus->State;
+          hsmbus->State = HAL_SMBUS_STATE_READY;
+
+          /* Process Unlocked */
+          __HAL_UNLOCK(hsmbus);
+
+          /* Call the corresponding callback to inform upper layer of End of Transfer */
+#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
+          hsmbus->MasterRxCpltCallback(hsmbus);
+#else
+          HAL_SMBUS_MasterRxCpltCallback(hsmbus);
+#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
+        }
+        else
+        {
+          /* Nothing to do */
+        }
+      }
+    }
+    else
+    {
+      /* Nothing to do */
+    }
+  }
+  else if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_TC) != RESET)
+  {
+    if (hsmbus->XferCount == 0U)
+    {
+      /* Specific use case for Quick command */
+      if (hsmbus->pBuffPtr == NULL)
+      {
+        /* Generate a Stop command */
+        hsmbus->Instance->CR2 |= I2C_CR2_STOP;
+      }
+      /* Call TxCpltCallback() if no stop mode is set */
+      else if (SMBUS_GET_STOP_MODE(hsmbus) != SMBUS_AUTOEND_MODE)
+      {
+        /* No Generate Stop, to permit restart mode */
+        /* The stop will be done at the end of transfer, when SMBUS_AUTOEND_MODE enable */
+
+        /* Call the corresponding callback to inform upper layer of End of Transfer */
+        if (hsmbus->State == HAL_SMBUS_STATE_MASTER_BUSY_TX)
+        {
+          /* Disable Interrupt */
+          SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_TX);
+          hsmbus->PreviousState = hsmbus->State;
+          hsmbus->State = HAL_SMBUS_STATE_READY;
+
+          /* Process Unlocked */
+          __HAL_UNLOCK(hsmbus);
+
+          /* Call the corresponding callback to inform upper layer of End of Transfer */
+#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
+          hsmbus->MasterTxCpltCallback(hsmbus);
+#else
+          HAL_SMBUS_MasterTxCpltCallback(hsmbus);
+#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
+        }
+        else if (hsmbus->State == HAL_SMBUS_STATE_MASTER_BUSY_RX)
+        {
+          SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_RX);
+          hsmbus->PreviousState = hsmbus->State;
+          hsmbus->State = HAL_SMBUS_STATE_READY;
+
+          /* Process Unlocked */
+          __HAL_UNLOCK(hsmbus);
+
+          /* Call the corresponding callback to inform upper layer of End of Transfer */
+#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
+          hsmbus->MasterRxCpltCallback(hsmbus);
+#else
+          HAL_SMBUS_MasterRxCpltCallback(hsmbus);
+#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
+        }
+        else
+        {
+          /* Nothing to do */
+        }
+      }
+      else
+      {
+        /* Nothing to do */
+      }
+    }
+  }
+  else
+  {
+    /* Nothing to do */
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hsmbus);
+
+  return HAL_OK;
+}
+/**
+  * @brief  Interrupt Sub-Routine which handle the Interrupt Flags Slave Mode.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @param  StatusFlags Value of Interrupt Flags.
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef SMBUS_Slave_ISR(SMBUS_HandleTypeDef *hsmbus, uint32_t StatusFlags)
+{
+  uint8_t TransferDirection;
+  uint16_t SlaveAddrCode;
+
+  /* Process Locked */
+  __HAL_LOCK(hsmbus);
+
+  if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_AF) != RESET)
+  {
+    /* Check that SMBUS transfer finished */
+    /* if yes, normal usecase, a NACK is sent by the HOST when Transfer is finished */
+    /* Mean XferCount == 0*/
+    /* So clear Flag NACKF only */
+    if (hsmbus->XferCount == 0U)
+    {
+      /* Clear NACK Flag */
+      __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_AF);
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hsmbus);
+    }
+    else
+    {
+      /* if no, error usecase, a Non-Acknowledge of last Data is generated by the HOST*/
+      /* Clear NACK Flag */
+      __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_AF);
+
+      /* Set HAL State to "Idle" State, mean to LISTEN state */
+      /* So reset Slave Busy state */
+      hsmbus->PreviousState = hsmbus->State;
+      hsmbus->State &= ~((uint32_t)HAL_SMBUS_STATE_SLAVE_BUSY_TX);
+      hsmbus->State &= ~((uint32_t)HAL_SMBUS_STATE_SLAVE_BUSY_RX);
+
+      /* Disable RX/TX Interrupts, keep only ADDR Interrupt */
+      SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_RX | SMBUS_IT_TX);
+
+      /* Set ErrorCode corresponding to a Non-Acknowledge */
+      hsmbus->ErrorCode |= HAL_SMBUS_ERROR_ACKF;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hsmbus);
+
+      /* Call the Error callback to inform upper layer */
+#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
+      hsmbus->ErrorCallback(hsmbus);
+#else
+      HAL_SMBUS_ErrorCallback(hsmbus);
+#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
+    }
+  }
+  else if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_ADDR) != RESET)
+  {
+    TransferDirection = (uint8_t)(SMBUS_GET_DIR(hsmbus));
+    SlaveAddrCode = (uint16_t)(SMBUS_GET_ADDR_MATCH(hsmbus));
+
+    /* Disable ADDR interrupt to prevent multiple ADDRInterrupt*/
+    /* Other ADDRInterrupt will be treat in next Listen usecase */
+    __HAL_SMBUS_DISABLE_IT(hsmbus, SMBUS_IT_ADDRI);
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(hsmbus);
+
+    /* Call Slave Addr callback */
+#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
+    hsmbus->AddrCallback(hsmbus, TransferDirection, SlaveAddrCode);
+#else
+    HAL_SMBUS_AddrCallback(hsmbus, TransferDirection, SlaveAddrCode);
+#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
+  }
+  else if ((SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_RXNE) != RESET) ||
+           (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_TCR) != RESET))
+  {
+    if ((hsmbus->State & HAL_SMBUS_STATE_SLAVE_BUSY_RX) == HAL_SMBUS_STATE_SLAVE_BUSY_RX)
+    {
+      /* Read data from RXDR */
+      *hsmbus->pBuffPtr = (uint8_t)(hsmbus->Instance->RXDR);
+
+      /* Increment Buffer pointer */
+      hsmbus->pBuffPtr++;
+
+      hsmbus->XferSize--;
+      hsmbus->XferCount--;
+
+      if (hsmbus->XferCount == 1U)
+      {
+        /* Receive last Byte, can be PEC byte in case of PEC BYTE enabled */
+        /* or only the last Byte of Transfer */
+        /* So reset the RELOAD bit mode */
+        hsmbus->XferOptions &= ~SMBUS_RELOAD_MODE;
+        SMBUS_TransferConfig(hsmbus, 0, 1, hsmbus->XferOptions, SMBUS_NO_STARTSTOP);
+      }
+      else if (hsmbus->XferCount == 0U)
+      {
+        /* Last Byte is received, disable Interrupt */
+        SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_RX);
+
+        /* Remove HAL_SMBUS_STATE_SLAVE_BUSY_RX, keep only HAL_SMBUS_STATE_LISTEN */
+        hsmbus->PreviousState = hsmbus->State;
+        hsmbus->State &= ~((uint32_t)HAL_SMBUS_STATE_SLAVE_BUSY_RX);
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hsmbus);
+
+        /* Call the corresponding callback to inform upper layer of End of Transfer */
+#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
+        hsmbus->SlaveRxCpltCallback(hsmbus);
+#else
+        HAL_SMBUS_SlaveRxCpltCallback(hsmbus);
+#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
+      }
+      else
+      {
+        /* Set Reload for next Bytes */
+        SMBUS_TransferConfig(hsmbus, 0, 1,
+                             SMBUS_RELOAD_MODE  | (hsmbus->XferOptions & SMBUS_SENDPEC_MODE),
+                             SMBUS_NO_STARTSTOP);
+
+        /* Ack last Byte Read */
+        hsmbus->Instance->CR2 &= ~I2C_CR2_NACK;
+      }
+    }
+    else if ((hsmbus->State & HAL_SMBUS_STATE_SLAVE_BUSY_TX) == HAL_SMBUS_STATE_SLAVE_BUSY_TX)
+    {
+      if ((hsmbus->XferCount != 0U) && (hsmbus->XferSize == 0U))
+      {
+        if (hsmbus->XferCount > MAX_NBYTE_SIZE)
+        {
+          SMBUS_TransferConfig(hsmbus, 0, MAX_NBYTE_SIZE,
+                               (SMBUS_RELOAD_MODE | (hsmbus->XferOptions & SMBUS_SENDPEC_MODE)),
+                               SMBUS_NO_STARTSTOP);
+          hsmbus->XferSize = MAX_NBYTE_SIZE;
+        }
+        else
+        {
+          hsmbus->XferSize = hsmbus->XferCount;
+          SMBUS_TransferConfig(hsmbus, 0, (uint8_t)hsmbus->XferSize, hsmbus->XferOptions,
+                                  SMBUS_NO_STARTSTOP);
+          /* If PEC mode is enable, size to transmit should be Size-1 byte, corresponding to PEC byte */
+          /* PEC byte is automatically sent by HW block, no need to manage it in Transmit process */
+          if (SMBUS_GET_PEC_MODE(hsmbus) != 0UL)
+          {
+            hsmbus->XferSize--;
+            hsmbus->XferCount--;
+          }
+        }
+      }
+    }
+    else
+    {
+      /* Nothing to do */
+    }
+  }
+  else if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_TXIS) != RESET)
+  {
+    /* Write data to TXDR only if XferCount not reach "0" */
+    /* A TXIS flag can be set, during STOP treatment      */
+    /* Check if all Data have already been sent */
+    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
+    if (hsmbus->XferCount > 0U)
+    {
+      /* Write data to TXDR */
+      hsmbus->Instance->TXDR = *hsmbus->pBuffPtr;
+
+      /* Increment Buffer pointer */
+      hsmbus->pBuffPtr++;
+
+      hsmbus->XferCount--;
+      hsmbus->XferSize--;
+    }
+
+    if (hsmbus->XferCount == 0U)
+    {
+      /* Last Byte is Transmitted */
+      /* Remove HAL_SMBUS_STATE_SLAVE_BUSY_TX, keep only HAL_SMBUS_STATE_LISTEN */
+      SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_TX);
+      hsmbus->PreviousState = hsmbus->State;
+      hsmbus->State &= ~((uint32_t)HAL_SMBUS_STATE_SLAVE_BUSY_TX);
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hsmbus);
+
+      /* Call the corresponding callback to inform upper layer of End of Transfer */
+#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
+      hsmbus->SlaveTxCpltCallback(hsmbus);
+#else
+      HAL_SMBUS_SlaveTxCpltCallback(hsmbus);
+#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
+    }
+  }
+  else
+  {
+    /* Nothing to do */
+  }
+
+  /* Check if STOPF is set */
+  if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_STOPF) != RESET)
+  {
+    if ((hsmbus->State & HAL_SMBUS_STATE_LISTEN) == HAL_SMBUS_STATE_LISTEN)
+    {
+      /* Store Last receive data if any */
+      if (__HAL_SMBUS_GET_FLAG(hsmbus, SMBUS_FLAG_RXNE) != RESET)
+      {
+        /* Read data from RXDR */
+        *hsmbus->pBuffPtr = (uint8_t)(hsmbus->Instance->RXDR);
+
+        /* Increment Buffer pointer */
+        hsmbus->pBuffPtr++;
+
+        if ((hsmbus->XferSize > 0U))
+        {
+          hsmbus->XferSize--;
+          hsmbus->XferCount--;
+        }
+      }
+
+      /* Disable RX and TX Interrupts */
+      SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_RX | SMBUS_IT_TX);
+
+      /* Disable ADDR Interrupt */
+      SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_ADDR);
+
+      /* Disable Address Acknowledge */
+      hsmbus->Instance->CR2 |= I2C_CR2_NACK;
+
+      /* Clear Configuration Register 2 */
+      SMBUS_RESET_CR2(hsmbus);
+
+      /* Clear STOP Flag */
+      __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_STOPF);
+
+      /* Clear ADDR flag */
+      __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_ADDR);
+
+      hsmbus->XferOptions = 0;
+      hsmbus->PreviousState = hsmbus->State;
+      hsmbus->State = HAL_SMBUS_STATE_READY;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hsmbus);
+
+      /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
+#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
+      hsmbus->ListenCpltCallback(hsmbus);
+#else
+      HAL_SMBUS_ListenCpltCallback(hsmbus);
+#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
+    }
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hsmbus);
+
+  return HAL_OK;
+}
+/**
+  * @brief  Manage the enabling of Interrupts.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @param  InterruptRequest Value of @ref SMBUS_Interrupt_configuration_definition.
+  * @retval HAL status
+  */
+static void SMBUS_Enable_IRQ(SMBUS_HandleTypeDef *hsmbus, uint32_t InterruptRequest)
+{
+  uint32_t tmpisr = 0UL;
+
+  if ((InterruptRequest & SMBUS_IT_ALERT) == SMBUS_IT_ALERT)
+  {
+    /* Enable ERR interrupt */
+    tmpisr |= SMBUS_IT_ERRI;
+  }
+
+  if ((InterruptRequest & SMBUS_IT_ADDR) == SMBUS_IT_ADDR)
+  {
+    /* Enable ADDR, STOP interrupt */
+    tmpisr |= SMBUS_IT_ADDRI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_ERRI;
+  }
+
+  if ((InterruptRequest & SMBUS_IT_TX) == SMBUS_IT_TX)
+  {
+    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
+    tmpisr |= SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_TXI;
+  }
+
+  if ((InterruptRequest & SMBUS_IT_RX) == SMBUS_IT_RX)
+  {
+    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
+    tmpisr |= SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_RXI;
+  }
+
+  /* Enable interrupts only at the end */
+  /* to avoid the risk of SMBUS interrupt handle execution before */
+  /* all interrupts requested done */
+  __HAL_SMBUS_ENABLE_IT(hsmbus, tmpisr);
+}
+/**
+  * @brief  Manage the disabling of Interrupts.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @param  InterruptRequest Value of @ref SMBUS_Interrupt_configuration_definition.
+  * @retval HAL status
+  */
+static void SMBUS_Disable_IRQ(SMBUS_HandleTypeDef *hsmbus, uint32_t InterruptRequest)
+{
+  uint32_t tmpisr = 0UL;
+  uint32_t tmpstate = hsmbus->State;
+
+  if ((tmpstate == HAL_SMBUS_STATE_READY) && ((InterruptRequest & SMBUS_IT_ALERT) == SMBUS_IT_ALERT))
+  {
+    /* Disable ERR interrupt */
+    tmpisr |= SMBUS_IT_ERRI;
+  }
+
+  if ((InterruptRequest & SMBUS_IT_TX) == SMBUS_IT_TX)
+  {
+    /* Disable TC, STOP, NACK and TXI interrupt */
+    tmpisr |= SMBUS_IT_TCI | SMBUS_IT_TXI;
+
+    if ((SMBUS_GET_ALERT_ENABLED(hsmbus) == 0UL)
+        && ((tmpstate & HAL_SMBUS_STATE_LISTEN) != HAL_SMBUS_STATE_LISTEN))
+    {
+      /* Disable ERR interrupt */
+      tmpisr |= SMBUS_IT_ERRI;
+    }
+
+    if ((tmpstate & HAL_SMBUS_STATE_LISTEN) != HAL_SMBUS_STATE_LISTEN)
+    {
+      /* Disable STOP and NACK interrupt */
+      tmpisr |= SMBUS_IT_STOPI | SMBUS_IT_NACKI;
+    }
+  }
+
+  if ((InterruptRequest & SMBUS_IT_RX) == SMBUS_IT_RX)
+  {
+    /* Disable TC, STOP, NACK and RXI interrupt */
+    tmpisr |= SMBUS_IT_TCI | SMBUS_IT_RXI;
+
+    if ((SMBUS_GET_ALERT_ENABLED(hsmbus) == 0UL)
+        && ((tmpstate & HAL_SMBUS_STATE_LISTEN) != HAL_SMBUS_STATE_LISTEN))
+    {
+      /* Disable ERR interrupt */
+      tmpisr |= SMBUS_IT_ERRI;
+    }
+
+    if ((tmpstate & HAL_SMBUS_STATE_LISTEN) != HAL_SMBUS_STATE_LISTEN)
+    {
+      /* Disable STOP and NACK interrupt */
+      tmpisr |= SMBUS_IT_STOPI | SMBUS_IT_NACKI;
+    }
+  }
+
+  if ((InterruptRequest & SMBUS_IT_ADDR) == SMBUS_IT_ADDR)
+  {
+    /* Disable ADDR, STOP and NACK interrupt */
+    tmpisr |= SMBUS_IT_ADDRI | SMBUS_IT_STOPI | SMBUS_IT_NACKI;
+
+    if (SMBUS_GET_ALERT_ENABLED(hsmbus) == 0UL)
+    {
+      /* Disable ERR interrupt */
+      tmpisr |= SMBUS_IT_ERRI;
+    }
+  }
+
+  /* Disable interrupts only at the end */
+  /* to avoid a breaking situation like at "t" time */
+  /* all disable interrupts request are not done */
+  __HAL_SMBUS_DISABLE_IT(hsmbus, tmpisr);
+}
+
+/**
+  * @brief  SMBUS interrupts error handler.
+  * @param  hsmbus SMBUS handle.
+  * @retval None
+  */
+static void SMBUS_ITErrorHandler(SMBUS_HandleTypeDef *hsmbus)
+{
+  uint32_t itflags   = READ_REG(hsmbus->Instance->ISR);
+  uint32_t itsources = READ_REG(hsmbus->Instance->CR1);
+  uint32_t tmpstate;
+  uint32_t tmperror;
+
+  /* SMBUS Bus error interrupt occurred ------------------------------------*/
+  if (((itflags & SMBUS_FLAG_BERR) == SMBUS_FLAG_BERR) && \
+      ((itsources & SMBUS_IT_ERRI) == SMBUS_IT_ERRI))
+  {
+    hsmbus->ErrorCode |= HAL_SMBUS_ERROR_BERR;
+
+    /* Clear BERR flag */
+    __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_BERR);
+  }
+
+  /* SMBUS Over-Run/Under-Run interrupt occurred ----------------------------------------*/
+  if (((itflags & SMBUS_FLAG_OVR) == SMBUS_FLAG_OVR) && \
+      ((itsources & SMBUS_IT_ERRI) == SMBUS_IT_ERRI))
+  {
+    hsmbus->ErrorCode |= HAL_SMBUS_ERROR_OVR;
+
+    /* Clear OVR flag */
+    __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_OVR);
+  }
+
+  /* SMBUS Arbitration Loss error interrupt occurred ------------------------------------*/
+  if (((itflags & SMBUS_FLAG_ARLO) == SMBUS_FLAG_ARLO) && \
+      ((itsources & SMBUS_IT_ERRI) == SMBUS_IT_ERRI))
+  {
+    hsmbus->ErrorCode |= HAL_SMBUS_ERROR_ARLO;
+
+    /* Clear ARLO flag */
+    __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_ARLO);
+  }
+
+  /* SMBUS Timeout error interrupt occurred ---------------------------------------------*/
+  if (((itflags & SMBUS_FLAG_TIMEOUT) == SMBUS_FLAG_TIMEOUT) && \
+      ((itsources & SMBUS_IT_ERRI) == SMBUS_IT_ERRI))
+  {
+    hsmbus->ErrorCode |= HAL_SMBUS_ERROR_BUSTIMEOUT;
+
+    /* Clear TIMEOUT flag */
+    __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_TIMEOUT);
+  }
+
+  /* SMBUS Alert error interrupt occurred -----------------------------------------------*/
+  if (((itflags & SMBUS_FLAG_ALERT) == SMBUS_FLAG_ALERT) && \
+      ((itsources & SMBUS_IT_ERRI) == SMBUS_IT_ERRI))
+  {
+    hsmbus->ErrorCode |= HAL_SMBUS_ERROR_ALERT;
+
+    /* Clear ALERT flag */
+    __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_ALERT);
+  }
+
+  /* SMBUS Packet Error Check error interrupt occurred ----------------------------------*/
+  if (((itflags & SMBUS_FLAG_PECERR) == SMBUS_FLAG_PECERR) && \
+      ((itsources & SMBUS_IT_ERRI) == SMBUS_IT_ERRI))
+  {
+    hsmbus->ErrorCode |= HAL_SMBUS_ERROR_PECERR;
+
+    /* Clear PEC error flag */
+    __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_PECERR);
+  }
+
+  /* Store current volatile hsmbus->State, misra rule */
+  tmperror = hsmbus->ErrorCode;
+
+  /* Call the Error Callback in case of Error detected */
+  if ((tmperror != HAL_SMBUS_ERROR_NONE) && (tmperror != HAL_SMBUS_ERROR_ACKF))
+  {
+    /* Do not Reset the HAL state in case of ALERT error */
+    if ((tmperror & HAL_SMBUS_ERROR_ALERT) != HAL_SMBUS_ERROR_ALERT)
+    {
+      /* Store current volatile hsmbus->State, misra rule */
+      tmpstate = hsmbus->State;
+
+      if (((tmpstate & HAL_SMBUS_STATE_SLAVE_BUSY_TX) == HAL_SMBUS_STATE_SLAVE_BUSY_TX)
+          || ((tmpstate & HAL_SMBUS_STATE_SLAVE_BUSY_RX) == HAL_SMBUS_STATE_SLAVE_BUSY_RX))
+      {
+        /* Reset only HAL_SMBUS_STATE_SLAVE_BUSY_XX */
+        /* keep HAL_SMBUS_STATE_LISTEN if set */
+        hsmbus->PreviousState = HAL_SMBUS_STATE_READY;
+        hsmbus->State = HAL_SMBUS_STATE_LISTEN;
+      }
+    }
+
+    /* Call the Error callback to inform upper layer */
+#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1)
+    hsmbus->ErrorCallback(hsmbus);
+#else
+    HAL_SMBUS_ErrorCallback(hsmbus);
+#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
+  }
+}
+
+/**
+  * @brief  Handle SMBUS Communication Timeout.
+  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
+  *                the configuration information for the specified SMBUS.
+  * @param  Flag Specifies the SMBUS flag to check.
+  * @param  Status The new Flag status (SET or RESET).
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef SMBUS_WaitOnFlagUntilTimeout(SMBUS_HandleTypeDef *hsmbus, uint32_t Flag,
+                                                         FlagStatus Status, uint32_t Timeout)
+{
+  uint32_t tickstart = HAL_GetTick();
+
+  /* Wait until flag is set */
+  while ((FlagStatus)(__HAL_SMBUS_GET_FLAG(hsmbus, Flag)) == Status)
+  {
+    /* Check for the Timeout */
+    if (Timeout != HAL_MAX_DELAY)
+    {
+      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
+      {
+        hsmbus->PreviousState = hsmbus->State;
+        hsmbus->State = HAL_SMBUS_STATE_READY;
+
+        /* Update SMBUS error code */
+        hsmbus->ErrorCode |= HAL_SMBUS_ERROR_HALTIMEOUT;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hsmbus);
+
+        return HAL_ERROR;
+      }
+    }
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Handle SMBUSx communication when starting transfer or during transfer (TC or TCR flag are set).
+  * @param  hsmbus SMBUS handle.
+  * @param  DevAddress specifies the slave address to be programmed.
+  * @param  Size specifies the number of bytes to be programmed.
+  *   This parameter must be a value between 0 and 255.
+  * @param  Mode New state of the SMBUS START condition generation.
+  *   This parameter can be one or a combination  of the following values:
+  *     @arg @ref SMBUS_RELOAD_MODE Enable Reload mode.
+  *     @arg @ref SMBUS_AUTOEND_MODE Enable Automatic end mode.
+  *     @arg @ref SMBUS_SOFTEND_MODE Enable Software end mode and Reload mode.
+  *     @arg @ref SMBUS_SENDPEC_MODE Enable Packet Error Calculation mode.
+  * @param  Request New state of the SMBUS START condition generation.
+  *   This parameter can be one of the following values:
+  *     @arg @ref SMBUS_NO_STARTSTOP Don't Generate stop and start condition.
+  *     @arg @ref SMBUS_GENERATE_STOP Generate stop condition (Size should be set to 0).
+  *     @arg @ref SMBUS_GENERATE_START_READ Generate Restart for read request.
+  *     @arg @ref SMBUS_GENERATE_START_WRITE Generate Restart for write request.
+  * @retval None
+  */
+static void SMBUS_TransferConfig(SMBUS_HandleTypeDef *hsmbus,  uint16_t DevAddress, uint8_t Size,
+                                    uint32_t Mode, uint32_t Request)
+{
+  /* Check the parameters */
+  assert_param(IS_SMBUS_ALL_INSTANCE(hsmbus->Instance));
+  assert_param(IS_SMBUS_TRANSFER_MODE(Mode));
+  assert_param(IS_SMBUS_TRANSFER_REQUEST(Request));
+
+  /* update CR2 register */
+  MODIFY_REG(hsmbus->Instance->CR2,
+             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
+               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31UL - I2C_CR2_RD_WRN_Pos))) | \
+               I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_PECBYTE)), \
+             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
+                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
+                        (uint32_t)Mode | (uint32_t)Request));
+}
+
+/**
+  * @brief  Convert SMBUSx OTHER_xxx XferOptions to functional XferOptions.
+  * @param  hsmbus SMBUS handle.
+  * @retval None
+  */
+static void SMBUS_ConvertOtherXferOptions(SMBUS_HandleTypeDef *hsmbus)
+{
+  /* if user set XferOptions to SMBUS_OTHER_FRAME_NO_PEC   */
+  /* it request implicitly to generate a restart condition */
+  /* set XferOptions to SMBUS_FIRST_FRAME                  */
+  if (hsmbus->XferOptions == SMBUS_OTHER_FRAME_NO_PEC)
+  {
+    hsmbus->XferOptions = SMBUS_FIRST_FRAME;
+  }
+  /* else if user set XferOptions to SMBUS_OTHER_FRAME_WITH_PEC */
+  /* it request implicitly to generate a restart condition      */
+  /* set XferOptions to SMBUS_FIRST_FRAME | SMBUS_SENDPEC_MODE  */
+  else if (hsmbus->XferOptions == SMBUS_OTHER_FRAME_WITH_PEC)
+  {
+    hsmbus->XferOptions = SMBUS_FIRST_FRAME | SMBUS_SENDPEC_MODE;
+  }
+  /* else if user set XferOptions to SMBUS_OTHER_AND_LAST_FRAME_NO_PEC */
+  /* it request implicitly to generate a restart condition             */
+  /* then generate a stop condition at the end of transfer             */
+  /* set XferOptions to SMBUS_FIRST_AND_LAST_FRAME_NO_PEC              */
+  else if (hsmbus->XferOptions == SMBUS_OTHER_AND_LAST_FRAME_NO_PEC)
+  {
+    hsmbus->XferOptions = SMBUS_FIRST_AND_LAST_FRAME_NO_PEC;
+  }
+  /* else if user set XferOptions to SMBUS_OTHER_AND_LAST_FRAME_WITH_PEC */
+  /* it request implicitly to generate a restart condition               */
+  /* then generate a stop condition at the end of transfer               */
+  /* set XferOptions to SMBUS_FIRST_AND_LAST_FRAME_WITH_PEC              */
+  else if (hsmbus->XferOptions == SMBUS_OTHER_AND_LAST_FRAME_WITH_PEC)
+  {
+    hsmbus->XferOptions = SMBUS_FIRST_AND_LAST_FRAME_WITH_PEC;
+  }
+  else
+  {
+    /* Nothing to do */
+  }
+}
+/**
+  * @}
+  */
+
+#endif /* HAL_SMBUS_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_smbus_ex.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_smbus_ex.c
new file mode 100644
index 0000000..96d6b4e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_smbus_ex.c
@@ -0,0 +1,152 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_smbus_ex.c
+  * @author  MCD Application Team
+  * @brief   SMBUS Extended HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of SMBUS Extended peripheral:
+  *           + Extended features functions
+  *
+  @verbatim
+  ==============================================================================
+               ##### SMBUS peripheral Extended features  #####
+  ==============================================================================
+
+  [..] Comparing to other previous devices, the SMBUS interface for STM32G0xx
+       devices contains the following additional features
+
+       (+) Disable or enable Fast Mode Plus
+
+                     ##### How to use this driver #####
+  ==============================================================================
+    (#) Configure the enable or disable of fast mode plus driving capability using the functions :
+          (++) HAL_SMBUSEx_EnableFastModePlus()
+          (++) HAL_SMBUSEx_DisableFastModePlus()
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup SMBUSEx SMBUSEx
+  * @brief SMBUS Extended HAL module driver
+  * @{
+  */
+
+#ifdef HAL_SMBUS_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Private functions ---------------------------------------------------------*/
+
+/** @defgroup SMBUSEx_Exported_Functions SMBUS Extended Exported Functions
+  * @{
+  */
+
+/** @defgroup SMBUSEx_Exported_Functions_Group1 Extended features functions
+  * @brief    Extended features functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### Extended features functions #####
+ ===============================================================================
+    [..] This section provides functions allowing to:
+
+      (+) Configure Fast Mode Plus
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief Enable the SMBUS fast mode plus driving capability.
+  * @param ConfigFastModePlus Selects the pin.
+  *   This parameter can be one of the @ref SMBUSEx_FastModePlus values
+  * @note  For I2C1, fast mode plus driving capability can be enabled on all selected
+  *        I2C1 pins using SMBUS_FASTMODEPLUS_I2C1 parameter or independently
+  *        on each one of the following pins PB6, PB7, PB8 and PB9.
+  * @note  For remaining I2C1 pins (PA14, PA15...) fast mode plus driving capability
+  *        can be enabled only by using SMBUS_FASTMODEPLUS_I2C1 parameter.
+  * @note  For all I2C2 pins fast mode plus driving capability can be enabled
+  *        only by using SMBUS_FASTMODEPLUS_I2C2 parameter.
+  * @note  For all I2C3 pins fast mode plus driving capability can be enabled
+  *        only by using SMBUS_FASTMODEPLUS_I2C3 parameter.
+  * @retval None
+  */
+void HAL_SMBUSEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
+{
+  /* Check the parameter */
+  assert_param(IS_SMBUS_FASTMODEPLUS(ConfigFastModePlus));
+
+  /* Enable SYSCFG clock */
+  __HAL_RCC_SYSCFG_CLK_ENABLE();
+
+  /* Enable fast mode plus driving capability for selected pin */
+  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
+}
+
+/**
+  * @brief Disable the SMBUS fast mode plus driving capability.
+  * @param ConfigFastModePlus Selects the pin.
+  *   This parameter can be one of the @ref SMBUSEx_FastModePlus values
+  * @note  For I2C1, fast mode plus driving capability can be disabled on all selected
+  *        I2C1 pins using SMBUS_FASTMODEPLUS_I2C1 parameter or independently
+  *        on each one of the following pins PB6, PB7, PB8 and PB9.
+  * @note  For remaining I2C1 pins (PA14, PA15...) fast mode plus driving capability
+  *        can be disabled only by using SMBUS_FASTMODEPLUS_I2C1 parameter.
+  * @note  For all I2C2 pins fast mode plus driving capability can be disabled
+  *        only by using SMBUS_FASTMODEPLUS_I2C2 parameter.
+  * @note  For all I2C3 pins fast mode plus driving capability can be disabled
+  *        only by using SMBUS_FASTMODEPLUS_I2C3 parameter.
+  * @retval None
+  */
+void HAL_SMBUSEx_DisableFastModePlus(uint32_t ConfigFastModePlus)
+{
+  /* Check the parameter */
+  assert_param(IS_SMBUS_FASTMODEPLUS(ConfigFastModePlus));
+
+  /* Enable SYSCFG clock */
+  __HAL_RCC_SYSCFG_CLK_ENABLE();
+
+  /* Disable fast mode plus driving capability for selected pin */
+  CLEAR_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
+}
+
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_SMBUS_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c
new file mode 100644
index 0000000..0459865
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c
@@ -0,0 +1,4385 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_spi.c
+  * @author  MCD Application Team
+  * @brief   SPI HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Serial Peripheral Interface (SPI) peripheral:
+  *           + Initialization and de-initialization functions
+  *           + IO operation functions
+  *           + Peripheral Control functions
+  *           + Peripheral State functions
+  *
+  @verbatim
+  ==============================================================================
+                        ##### How to use this driver #####
+  ==============================================================================
+    [..]
+      The SPI HAL driver can be used as follows:
+
+      (#) Declare a SPI_HandleTypeDef handle structure, for example:
+          SPI_HandleTypeDef  hspi;
+
+      (#)Initialize the SPI low level resources by implementing the HAL_SPI_MspInit() API:
+          (##) Enable the SPIx interface clock
+          (##) SPI pins configuration
+              (+++) Enable the clock for the SPI GPIOs
+              (+++) Configure these SPI pins as alternate function push-pull
+          (##) NVIC configuration if you need to use interrupt process
+              (+++) Configure the SPIx interrupt priority
+              (+++) Enable the NVIC SPI IRQ handle
+          (##) DMA Configuration if you need to use DMA process
+              (+++) Declare a DMA_HandleTypeDef handle structure for the transmit or receive Stream/Channel
+              (+++) Enable the DMAx clock
+              (+++) Configure the DMA handle parameters
+              (+++) Configure the DMA Tx or Rx Stream/Channel
+              (+++) Associate the initialized hdma_tx(or _rx)  handle to the hspi DMA Tx or Rx handle
+              (+++) Configure the priority and enable the NVIC for the transfer complete interrupt on the DMA Tx or Rx Stream/Channel
+
+      (#) Program the Mode, BidirectionalMode , Data size, Baudrate Prescaler, NSS
+          management, Clock polarity and phase, FirstBit and CRC configuration in the hspi Init structure.
+
+      (#) Initialize the SPI registers by calling the HAL_SPI_Init() API:
+          (++) This API configures also the low level Hardware GPIO, CLOCK, CORTEX...etc)
+              by calling the customized HAL_SPI_MspInit() API.
+     [..]
+       Circular mode restriction:
+      (#) The DMA circular mode cannot be used when the SPI is configured in these modes:
+          (##) Master 2Lines RxOnly
+          (##) Master 1Line Rx
+      (#) The CRC feature is not managed when the DMA circular mode is enabled
+      (#) When the SPI DMA Pause/Stop features are used, we must use the following APIs
+          the HAL_SPI_DMAPause()/ HAL_SPI_DMAStop() only under the SPI callbacks
+     [..]
+       Master Receive mode restriction:
+      (#) In Master unidirectional receive-only mode (MSTR =1, BIDIMODE=0, RXONLY=1) or
+          bidirectional receive mode (MSTR=1, BIDIMODE=1, BIDIOE=0), to ensure that the SPI
+          does not initiate a new transfer the following procedure has to be respected:
+          (##) HAL_SPI_DeInit()
+          (##) HAL_SPI_Init()
+     [..]
+       Callback registration:
+
+      (#) The compilation flag USE_HAL_SPI_REGISTER_CALLBACKS when set to 1U
+          allows the user to configure dynamically the driver callbacks.
+          Use Functions HAL_SPI_RegisterCallback() to register an interrupt callback.
+
+          Function HAL_SPI_RegisterCallback() allows to register following callbacks:
+            (++) TxCpltCallback        : SPI Tx Completed callback
+            (++) RxCpltCallback        : SPI Rx Completed callback
+            (++) TxRxCpltCallback      : SPI TxRx Completed callback
+            (++) TxHalfCpltCallback    : SPI Tx Half Completed callback
+            (++) RxHalfCpltCallback    : SPI Rx Half Completed callback
+            (++) TxRxHalfCpltCallback  : SPI TxRx Half Completed callback
+            (++) ErrorCallback         : SPI Error callback
+            (++) AbortCpltCallback     : SPI Abort callback
+            (++) MspInitCallback       : SPI Msp Init callback
+            (++) MspDeInitCallback     : SPI Msp DeInit callback
+          This function takes as parameters the HAL peripheral handle, the Callback ID
+          and a pointer to the user callback function.
+
+
+      (#) Use function HAL_SPI_UnRegisterCallback to reset a callback to the default
+          weak function.
+          HAL_SPI_UnRegisterCallback takes as parameters the HAL peripheral handle,
+          and the Callback ID.
+          This function allows to reset following callbacks:
+            (++) TxCpltCallback        : SPI Tx Completed callback
+            (++) RxCpltCallback        : SPI Rx Completed callback
+            (++) TxRxCpltCallback      : SPI TxRx Completed callback
+            (++) TxHalfCpltCallback    : SPI Tx Half Completed callback
+            (++) RxHalfCpltCallback    : SPI Rx Half Completed callback
+            (++) TxRxHalfCpltCallback  : SPI TxRx Half Completed callback
+            (++) ErrorCallback         : SPI Error callback
+            (++) AbortCpltCallback     : SPI Abort callback
+            (++) MspInitCallback       : SPI Msp Init callback
+            (++) MspDeInitCallback     : SPI Msp DeInit callback
+
+       [..]
+       By default, after the HAL_SPI_Init() and when the state is HAL_SPI_STATE_RESET
+       all callbacks are set to the corresponding weak functions:
+       examples HAL_SPI_MasterTxCpltCallback(), HAL_SPI_MasterRxCpltCallback().
+       Exception done for MspInit and MspDeInit functions that are
+       reset to the legacy weak functions in the HAL_SPI_Init()/ HAL_SPI_DeInit() only when
+       these callbacks are null (not registered beforehand).
+       If MspInit or MspDeInit are not null, the HAL_SPI_Init()/ HAL_SPI_DeInit()
+       keep and use the user MspInit/MspDeInit callbacks (registered beforehand) whatever the state.
+
+       [..]
+       Callbacks can be registered/unregistered in HAL_SPI_STATE_READY state only.
+       Exception done MspInit/MspDeInit functions that can be registered/unregistered
+       in HAL_SPI_STATE_READY or HAL_SPI_STATE_RESET state,
+       thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit.
+       Then, the user first registers the MspInit/MspDeInit user callbacks
+       using HAL_SPI_RegisterCallback() before calling HAL_SPI_DeInit()
+       or HAL_SPI_Init() function.
+
+       [..]
+       When the compilation define USE_HAL_PPP_REGISTER_CALLBACKS is set to 0 or
+       not defined, the callback registering feature is not available
+       and weak (surcharged) callbacks are used.
+
+     [..]
+       Using the HAL it is not possible to reach all supported SPI frequency with the different SPI Modes,
+       the following table resume the max SPI frequency reached with data size 8bits/16bits,
+         according to frequency of the APBx Peripheral Clock (fPCLK) used by the SPI instance.
+
+  @endverbatim
+
+  Additional table :
+
+       DataSize = SPI_DATASIZE_8BIT:
+       +----------------------------------------------------------------------------------------------+
+       |         |                | 2Lines Fullduplex   |     2Lines RxOnly    |         1Line        |
+       | Process | Transfer mode  |---------------------|----------------------|----------------------|
+       |         |                |  Master  |  Slave   |  Master   |  Slave   |  Master   |  Slave   |
+       |==============================================================================================|
+       |    T    |     Polling    | Fpclk/4  | Fpclk/8  |    NA     |    NA    |    NA     |   NA     |
+       |    X    |----------------|----------|----------|-----------|----------|-----------|----------|
+       |    /    |     Interrupt  | Fpclk/4  | Fpclk/16 |    NA     |    NA    |    NA     |   NA     |
+       |    R    |----------------|----------|----------|-----------|----------|-----------|----------|
+       |    X    |       DMA      | Fpclk/2  | Fpclk/2  |    NA     |    NA    |    NA     |   NA     |
+       |=========|================|==========|==========|===========|==========|===========|==========|
+       |         |     Polling    | Fpclk/4  | Fpclk/8  | Fpclk/16  | Fpclk/8  | Fpclk/8   | Fpclk/8  |
+       |         |----------------|----------|----------|-----------|----------|-----------|----------|
+       |    R    |     Interrupt  | Fpclk/8  | Fpclk/16 | Fpclk/8   | Fpclk/8  | Fpclk/8   | Fpclk/4  |
+       |    X    |----------------|----------|----------|-----------|----------|-----------|----------|
+       |         |       DMA      | Fpclk/4  | Fpclk/2  | Fpclk/2   | Fpclk/16 | Fpclk/2   | Fpclk/16 |
+       |=========|================|==========|==========|===========|==========|===========|==========|
+       |         |     Polling    | Fpclk/8  | Fpclk/2  |     NA    |    NA    | Fpclk/8   | Fpclk/8  |
+       |         |----------------|----------|----------|-----------|----------|-----------|----------|
+       |    T    |     Interrupt  | Fpclk/2  | Fpclk/4  |     NA    |    NA    | Fpclk/16  | Fpclk/8  |
+       |    X    |----------------|----------|----------|-----------|----------|-----------|----------|
+       |         |       DMA      | Fpclk/2  | Fpclk/2  |     NA    |    NA    | Fpclk/8   | Fpclk/16 |
+       +----------------------------------------------------------------------------------------------+
+
+       DataSize = SPI_DATASIZE_16BIT:
+       +----------------------------------------------------------------------------------------------+
+       |         |                | 2Lines Fullduplex   |     2Lines RxOnly    |         1Line        |
+       | Process | Transfer mode  |---------------------|----------------------|----------------------|
+       |         |                |  Master  |  Slave   |  Master   |  Slave   |  Master   |  Slave   |
+       |==============================================================================================|
+       |    T    |     Polling    | Fpclk/4  | Fpclk/8  |    NA     |    NA    |    NA     |   NA     |
+       |    X    |----------------|----------|----------|-----------|----------|-----------|----------|
+       |    /    |     Interrupt  | Fpclk/4  | Fpclk/16 |    NA     |    NA    |    NA     |   NA     |
+       |    R    |----------------|----------|----------|-----------|----------|-----------|----------|
+       |    X    |       DMA      | Fpclk/2  | Fpclk/2  |    NA     |    NA    |    NA     |   NA     |
+       |=========|================|==========|==========|===========|==========|===========|==========|
+       |         |     Polling    | Fpclk/4  | Fpclk/8  | Fpclk/16  | Fpclk/8  | Fpclk/8   | Fpclk/8  |
+       |         |----------------|----------|----------|-----------|----------|-----------|----------|
+       |    R    |     Interrupt  | Fpclk/8  | Fpclk/16 | Fpclk/8   | Fpclk/8  | Fpclk/8   | Fpclk/4  |
+       |    X    |----------------|----------|----------|-----------|----------|-----------|----------|
+       |         |       DMA      | Fpclk/4  | Fpclk/2  | Fpclk/2   | Fpclk/16 | Fpclk/2   | Fpclk/16 |
+       |=========|================|==========|==========|===========|==========|===========|==========|
+       |         |     Polling    | Fpclk/8  | Fpclk/2  |     NA    |    NA    | Fpclk/8   | Fpclk/8  |
+       |         |----------------|----------|----------|-----------|----------|-----------|----------|
+       |    T    |     Interrupt  | Fpclk/2  | Fpclk/4  |     NA    |    NA    | Fpclk/16  | Fpclk/8  |
+       |    X    |----------------|----------|----------|-----------|----------|-----------|----------|
+       |         |       DMA      | Fpclk/2  | Fpclk/2  |     NA    |    NA    | Fpclk/8   | Fpclk/16 |
+       +----------------------------------------------------------------------------------------------+
+       @note The max SPI frequency depend on SPI data size (4bits, 5bits,..., 8bits,...15bits, 16bits),
+             SPI mode(2 Lines fullduplex, 2 lines RxOnly, 1 line TX/RX) and Process mode (Polling, IT, DMA).
+       @note
+            (#) TX/RX processes are HAL_SPI_TransmitReceive(), HAL_SPI_TransmitReceive_IT() and HAL_SPI_TransmitReceive_DMA()
+            (#) RX processes are HAL_SPI_Receive(), HAL_SPI_Receive_IT() and HAL_SPI_Receive_DMA()
+            (#) TX processes are HAL_SPI_Transmit(), HAL_SPI_Transmit_IT() and HAL_SPI_Transmit_DMA()
+
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup SPI SPI
+  * @brief SPI HAL module driver
+  * @{
+  */
+#ifdef HAL_SPI_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private defines -----------------------------------------------------------*/
+/** @defgroup SPI_Private_Constants SPI Private Constants
+  * @{
+  */
+#define SPI_DEFAULT_TIMEOUT 100U
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/** @defgroup SPI_Private_Functions SPI Private Functions
+  * @{
+  */
+static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma);
+static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma);
+static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma);
+static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma);
+static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma);
+static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma);
+static void SPI_DMAError(DMA_HandleTypeDef *hdma);
+static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma);
+static void SPI_DMATxAbortCallback(DMA_HandleTypeDef *hdma);
+static void SPI_DMARxAbortCallback(DMA_HandleTypeDef *hdma);
+static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
+                                                       uint32_t Timeout, uint32_t Tickstart);
+static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
+                                                       uint32_t Timeout, uint32_t Tickstart);
+static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi);
+static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi);
+static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi);
+static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi);
+static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi);
+static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi);
+static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi);
+static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi);
+#if (USE_SPI_CRC != 0U)
+static void SPI_RxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi);
+static void SPI_RxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi);
+static void SPI_2linesRxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi);
+static void SPI_2linesRxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi);
+#endif /* USE_SPI_CRC */
+static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi);
+static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi);
+static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi);
+static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi);
+static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi);
+static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart);
+static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart);
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup SPI_Exported_Functions SPI Exported Functions
+  * @{
+  */
+
+/** @defgroup SPI_Exported_Functions_Group1 Initialization and de-initialization functions
+  *  @brief    Initialization and Configuration functions
+  *
+@verbatim
+ ===============================================================================
+              ##### Initialization and de-initialization functions #####
+ ===============================================================================
+    [..]  This subsection provides a set of functions allowing to initialize and
+          de-initialize the SPIx peripheral:
+
+      (+) User must implement HAL_SPI_MspInit() function in which he configures
+          all related peripherals resources (CLOCK, GPIO, DMA, IT and NVIC ).
+
+      (+) Call the function HAL_SPI_Init() to configure the selected device with
+          the selected configuration:
+        (++) Mode
+        (++) Direction
+        (++) Data Size
+        (++) Clock Polarity and Phase
+        (++) NSS Management
+        (++) BaudRate Prescaler
+        (++) FirstBit
+        (++) TIMode
+        (++) CRC Calculation
+        (++) CRC Polynomial if CRC enabled
+        (++) CRC Length, used only with Data8 and Data16
+        (++) FIFO reception threshold
+
+      (+) Call the function HAL_SPI_DeInit() to restore the default configuration
+          of the selected SPIx peripheral.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Initialize the SPI according to the specified parameters
+  *         in the SPI_InitTypeDef and initialize the associated handle.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
+{
+  uint32_t frxth;
+
+  /* Check the SPI handle allocation */
+  if (hspi == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
+  assert_param(IS_SPI_MODE(hspi->Init.Mode));
+  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
+  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
+  assert_param(IS_SPI_NSS(hspi->Init.NSS));
+  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
+  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
+  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
+  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
+  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
+  {
+    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
+    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
+
+    if (hspi->Init.Mode == SPI_MODE_MASTER)
+    {
+      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
+    }
+    else
+    {
+      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
+      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
+    }
+  }
+  else
+  {
+    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
+
+    /* Force polarity and phase to TI protocaol requirements */
+    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
+    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
+  }
+#if (USE_SPI_CRC != 0U)
+  assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
+  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+  {
+    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
+    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
+  }
+#else
+  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
+#endif /* USE_SPI_CRC */
+
+  if (hspi->State == HAL_SPI_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    hspi->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+    /* Init the SPI Callback settings */
+    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
+    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
+    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
+    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
+    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
+    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
+    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
+    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
+
+    if (hspi->MspInitCallback == NULL)
+    {
+      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
+    }
+
+    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
+    hspi->MspInitCallback(hspi);
+#else
+    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
+    HAL_SPI_MspInit(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+  }
+
+  hspi->State = HAL_SPI_STATE_BUSY;
+
+  /* Disable the selected SPI peripheral */
+  __HAL_SPI_DISABLE(hspi);
+
+  /* Align by default the rs fifo threshold on the data size */
+  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
+  {
+    frxth = SPI_RXFIFO_THRESHOLD_HF;
+  }
+  else
+  {
+    frxth = SPI_RXFIFO_THRESHOLD_QF;
+  }
+
+  /* CRC calculation is valid only for 16Bit and 8 Bit */
+  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
+  {
+    /* CRC must be disabled */
+    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
+  }
+
+  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
+  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
+  Communication speed, First bit and CRC calculation state */
+  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
+                                  (hspi->Init.Direction & (SPI_CR1_RXONLY | SPI_CR1_BIDIMODE)) |
+                                  (hspi->Init.CLKPolarity & SPI_CR1_CPOL) |
+                                  (hspi->Init.CLKPhase & SPI_CR1_CPHA) |
+                                  (hspi->Init.NSS & SPI_CR1_SSM) |
+                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
+                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
+                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
+#if (USE_SPI_CRC != 0U)
+  /*---------------------------- SPIx CRCL Configuration -------------------*/
+  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+  {
+    /* Align the CRC Length on the data size */
+    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
+    {
+      /* CRC Length aligned on the data size : value set by default */
+      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
+      {
+        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
+      }
+      else
+      {
+        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
+      }
+    }
+
+    /* Configure : CRC Length */
+    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
+    {
+      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
+    }
+  }
+#endif /* USE_SPI_CRC */
+
+  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
+  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
+                                  (hspi->Init.TIMode & SPI_CR2_FRF) |
+                                  (hspi->Init.NSSPMode & SPI_CR2_NSSP) |
+                                  (hspi->Init.DataSize & SPI_CR2_DS_Msk) |
+                                  (frxth & SPI_CR2_FRXTH)));
+
+#if (USE_SPI_CRC != 0U)
+  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
+  /* Configure : CRC Polynomial */
+  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+  {
+    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
+  }
+#endif /* USE_SPI_CRC */
+
+#if defined(SPI_I2SCFGR_I2SMOD)
+  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
+  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
+#endif /* SPI_I2SCFGR_I2SMOD */
+
+  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
+  hspi->State     = HAL_SPI_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  De-Initialize the SPI peripheral.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
+{
+  /* Check the SPI handle allocation */
+  if (hspi == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check SPI Instance parameter */
+  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
+
+  hspi->State = HAL_SPI_STATE_BUSY;
+
+  /* Disable the SPI Peripheral Clock */
+  __HAL_SPI_DISABLE(hspi);
+
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+  if (hspi->MspDeInitCallback == NULL)
+  {
+    hspi->MspDeInitCallback = HAL_SPI_MspDeInit; /* Legacy weak MspDeInit  */
+  }
+
+  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
+  hspi->MspDeInitCallback(hspi);
+#else
+  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
+  HAL_SPI_MspDeInit(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+
+  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
+  hspi->State = HAL_SPI_STATE_RESET;
+
+  /* Release Lock */
+  __HAL_UNLOCK(hspi);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initialize the SPI MSP.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hspi);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SPI_MspInit should be implemented in the user file
+   */
+}
+
+/**
+  * @brief  De-Initialize the SPI MSP.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hspi);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SPI_MspDeInit should be implemented in the user file
+   */
+}
+
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+/**
+  * @brief  Register a User SPI Callback
+  *         To be used instead of the weak predefined callback
+  * @param  hspi Pointer to a SPI_HandleTypeDef structure that contains
+  *                the configuration information for the specified SPI.
+  * @param  CallbackID ID of the callback to be registered
+  * @param  pCallback pointer to the Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SPI_RegisterCallback(SPI_HandleTypeDef *hspi, HAL_SPI_CallbackIDTypeDef CallbackID,
+                                           pSPI_CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hspi->ErrorCode |= HAL_SPI_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+  /* Process locked */
+  __HAL_LOCK(hspi);
+
+  if (HAL_SPI_STATE_READY == hspi->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_SPI_TX_COMPLETE_CB_ID :
+        hspi->TxCpltCallback = pCallback;
+        break;
+
+      case HAL_SPI_RX_COMPLETE_CB_ID :
+        hspi->RxCpltCallback = pCallback;
+        break;
+
+      case HAL_SPI_TX_RX_COMPLETE_CB_ID :
+        hspi->TxRxCpltCallback = pCallback;
+        break;
+
+      case HAL_SPI_TX_HALF_COMPLETE_CB_ID :
+        hspi->TxHalfCpltCallback = pCallback;
+        break;
+
+      case HAL_SPI_RX_HALF_COMPLETE_CB_ID :
+        hspi->RxHalfCpltCallback = pCallback;
+        break;
+
+      case HAL_SPI_TX_RX_HALF_COMPLETE_CB_ID :
+        hspi->TxRxHalfCpltCallback = pCallback;
+        break;
+
+      case HAL_SPI_ERROR_CB_ID :
+        hspi->ErrorCallback = pCallback;
+        break;
+
+      case HAL_SPI_ABORT_CB_ID :
+        hspi->AbortCpltCallback = pCallback;
+        break;
+
+      case HAL_SPI_MSPINIT_CB_ID :
+        hspi->MspInitCallback = pCallback;
+        break;
+
+      case HAL_SPI_MSPDEINIT_CB_ID :
+        hspi->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (HAL_SPI_STATE_RESET == hspi->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_SPI_MSPINIT_CB_ID :
+        hspi->MspInitCallback = pCallback;
+        break;
+
+      case HAL_SPI_MSPDEINIT_CB_ID :
+        hspi->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hspi);
+  return status;
+}
+
+/**
+  * @brief  Unregister an SPI Callback
+  *         SPI callback is redirected to the weak predefined callback
+  * @param  hspi Pointer to a SPI_HandleTypeDef structure that contains
+  *                the configuration information for the specified SPI.
+  * @param  CallbackID ID of the callback to be unregistered
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SPI_UnRegisterCallback(SPI_HandleTypeDef *hspi, HAL_SPI_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hspi);
+
+  if (HAL_SPI_STATE_READY == hspi->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_SPI_TX_COMPLETE_CB_ID :
+        hspi->TxCpltCallback = HAL_SPI_TxCpltCallback;             /* Legacy weak TxCpltCallback       */
+        break;
+
+      case HAL_SPI_RX_COMPLETE_CB_ID :
+        hspi->RxCpltCallback = HAL_SPI_RxCpltCallback;             /* Legacy weak RxCpltCallback       */
+        break;
+
+      case HAL_SPI_TX_RX_COMPLETE_CB_ID :
+        hspi->TxRxCpltCallback = HAL_SPI_TxRxCpltCallback;         /* Legacy weak TxRxCpltCallback     */
+        break;
+
+      case HAL_SPI_TX_HALF_COMPLETE_CB_ID :
+        hspi->TxHalfCpltCallback = HAL_SPI_TxHalfCpltCallback;     /* Legacy weak TxHalfCpltCallback   */
+        break;
+
+      case HAL_SPI_RX_HALF_COMPLETE_CB_ID :
+        hspi->RxHalfCpltCallback = HAL_SPI_RxHalfCpltCallback;     /* Legacy weak RxHalfCpltCallback   */
+        break;
+
+      case HAL_SPI_TX_RX_HALF_COMPLETE_CB_ID :
+        hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
+        break;
+
+      case HAL_SPI_ERROR_CB_ID :
+        hspi->ErrorCallback = HAL_SPI_ErrorCallback;               /* Legacy weak ErrorCallback        */
+        break;
+
+      case HAL_SPI_ABORT_CB_ID :
+        hspi->AbortCpltCallback = HAL_SPI_AbortCpltCallback;       /* Legacy weak AbortCpltCallback    */
+        break;
+
+      case HAL_SPI_MSPINIT_CB_ID :
+        hspi->MspInitCallback = HAL_SPI_MspInit;                   /* Legacy weak MspInit              */
+        break;
+
+      case HAL_SPI_MSPDEINIT_CB_ID :
+        hspi->MspDeInitCallback = HAL_SPI_MspDeInit;               /* Legacy weak MspDeInit            */
+        break;
+
+      default :
+        /* Update the error code */
+        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (HAL_SPI_STATE_RESET == hspi->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_SPI_MSPINIT_CB_ID :
+        hspi->MspInitCallback = HAL_SPI_MspInit;                   /* Legacy weak MspInit              */
+        break;
+
+      case HAL_SPI_MSPDEINIT_CB_ID :
+        hspi->MspDeInitCallback = HAL_SPI_MspDeInit;               /* Legacy weak MspDeInit            */
+        break;
+
+      default :
+        /* Update the error code */
+        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hspi);
+  return status;
+}
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/** @defgroup SPI_Exported_Functions_Group2 IO operation functions
+  *  @brief   Data transfers functions
+  *
+@verbatim
+  ==============================================================================
+                      ##### IO operation functions #####
+ ===============================================================================
+ [..]
+    This subsection provides a set of functions allowing to manage the SPI
+    data transfers.
+
+    [..] The SPI supports master and slave mode :
+
+    (#) There are two modes of transfer:
+       (++) Blocking mode: The communication is performed in polling mode.
+            The HAL status of all data processing is returned by the same function
+            after finishing transfer.
+       (++) No-Blocking mode: The communication is performed using Interrupts
+            or DMA, These APIs return the HAL status.
+            The end of the data processing will be indicated through the
+            dedicated SPI IRQ when using Interrupt mode or the DMA IRQ when
+            using DMA mode.
+            The HAL_SPI_TxCpltCallback(), HAL_SPI_RxCpltCallback() and HAL_SPI_TxRxCpltCallback() user callbacks
+            will be executed respectively at the end of the transmit or Receive process
+            The HAL_SPI_ErrorCallback()user callback will be executed when a communication error is detected
+
+    (#) APIs provided for these 2 transfer modes (Blocking mode or Non blocking mode using either Interrupt or DMA)
+        exist for 1Line (simplex) and 2Lines (full duplex) modes.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Transmit an amount of data in blocking mode.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @param  pData pointer to data buffer
+  * @param  Size amount of data to be sent
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
+{
+  uint32_t tickstart;
+  HAL_StatusTypeDef errorcode = HAL_OK;
+  uint16_t initial_TxXferCount;
+
+  /* Check Direction parameter */
+  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
+
+  /* Process Locked */
+  __HAL_LOCK(hspi);
+
+  /* Init tickstart for timeout management*/
+  tickstart = HAL_GetTick();
+  initial_TxXferCount = Size;
+
+  if (hspi->State != HAL_SPI_STATE_READY)
+  {
+    errorcode = HAL_BUSY;
+    goto error;
+  }
+
+  if ((pData == NULL) || (Size == 0U))
+  {
+    errorcode = HAL_ERROR;
+    goto error;
+  }
+
+  /* Set the transaction information */
+  hspi->State       = HAL_SPI_STATE_BUSY_TX;
+  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
+  hspi->pTxBuffPtr  = (uint8_t *)pData;
+  hspi->TxXferSize  = Size;
+  hspi->TxXferCount = Size;
+
+  /*Init field not used in handle to zero */
+  hspi->pRxBuffPtr  = (uint8_t *)NULL;
+  hspi->RxXferSize  = 0U;
+  hspi->RxXferCount = 0U;
+  hspi->TxISR       = NULL;
+  hspi->RxISR       = NULL;
+
+  /* Configure communication direction : 1Line */
+  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
+  {
+    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
+    __HAL_SPI_DISABLE(hspi);
+    SPI_1LINE_TX(hspi);
+  }
+
+#if (USE_SPI_CRC != 0U)
+  /* Reset CRC Calculation */
+  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+  {
+    SPI_RESET_CRC(hspi);
+  }
+#endif /* USE_SPI_CRC */
+
+  /* Check if the SPI is already enabled */
+  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
+  {
+    /* Enable SPI peripheral */
+    __HAL_SPI_ENABLE(hspi);
+  }
+
+  /* Transmit data in 16 Bit mode */
+  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
+  {
+    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
+    {
+      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
+      hspi->pTxBuffPtr += sizeof(uint16_t);
+      hspi->TxXferCount--;
+    }
+    /* Transmit data in 16 Bit mode */
+    while (hspi->TxXferCount > 0U)
+    {
+      /* Wait until TXE flag is set to send data */
+      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
+      {
+        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
+        hspi->pTxBuffPtr += sizeof(uint16_t);
+        hspi->TxXferCount--;
+      }
+      else
+      {
+        /* Timeout management */
+        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
+        {
+          errorcode = HAL_TIMEOUT;
+          goto error;
+        }
+      }
+    }
+  }
+  /* Transmit data in 8 Bit mode */
+  else
+  {
+    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
+    {
+      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
+      hspi->pTxBuffPtr += sizeof(uint8_t);
+      hspi->TxXferCount--;
+    }
+    while (hspi->TxXferCount > 0U)
+    {
+      /* Wait until TXE flag is set to send data */
+      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
+      {
+        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
+        hspi->pTxBuffPtr += sizeof(uint8_t);
+        hspi->TxXferCount--;
+      }
+      else
+      {
+        /* Timeout management */
+        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
+        {
+          errorcode = HAL_TIMEOUT;
+          goto error;
+        }
+      }
+    }
+  }
+#if (USE_SPI_CRC != 0U)
+  /* Enable CRC Transmission */
+  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+  {
+    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
+  }
+#endif /* USE_SPI_CRC */
+
+  /* Check the end of the transaction */
+  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
+  {
+    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
+  }
+
+  /* Clear overrun flag in 2 Lines communication mode because received is not read */
+  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
+  {
+    __HAL_SPI_CLEAR_OVRFLAG(hspi);
+  }
+
+  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
+  {
+    errorcode = HAL_ERROR;
+  }
+
+error:
+  hspi->State = HAL_SPI_STATE_READY;
+  /* Process Unlocked */
+  __HAL_UNLOCK(hspi);
+  return errorcode;
+}
+
+/**
+  * @brief  Receive an amount of data in blocking mode.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @param  pData pointer to data buffer
+  * @param  Size amount of data to be received
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
+{
+#if (USE_SPI_CRC != 0U)
+  __IO uint32_t tmpreg = 0U;
+  __IO uint8_t  * ptmpreg8;
+  __IO uint8_t  tmpreg8 = 0;
+#endif /* USE_SPI_CRC */
+  uint32_t tickstart;
+  HAL_StatusTypeDef errorcode = HAL_OK;
+
+  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
+  {
+    hspi->State = HAL_SPI_STATE_BUSY_RX;
+    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
+    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
+  }
+
+  /* Process Locked */
+  __HAL_LOCK(hspi);
+
+  /* Init tickstart for timeout management*/
+  tickstart = HAL_GetTick();
+
+  if (hspi->State != HAL_SPI_STATE_READY)
+  {
+    errorcode = HAL_BUSY;
+    goto error;
+  }
+
+  if ((pData == NULL) || (Size == 0U))
+  {
+    errorcode = HAL_ERROR;
+    goto error;
+  }
+
+  /* Set the transaction information */
+  hspi->State       = HAL_SPI_STATE_BUSY_RX;
+  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
+  hspi->pRxBuffPtr  = (uint8_t *)pData;
+  hspi->RxXferSize  = Size;
+  hspi->RxXferCount = Size;
+
+  /*Init field not used in handle to zero */
+  hspi->pTxBuffPtr  = (uint8_t *)NULL;
+  hspi->TxXferSize  = 0U;
+  hspi->TxXferCount = 0U;
+  hspi->RxISR       = NULL;
+  hspi->TxISR       = NULL;
+
+#if (USE_SPI_CRC != 0U)
+  /* Reset CRC Calculation */
+  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+  {
+    SPI_RESET_CRC(hspi);
+    /* this is done to handle the CRCNEXT before the latest data */
+    hspi->RxXferCount--;
+  }
+#endif /* USE_SPI_CRC */
+
+  /* Set the Rx Fifo threshold */
+  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
+  {
+    /* Set RX Fifo threshold according the reception data length: 16bit */
+    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
+  }
+  else
+  {
+    /* Set RX Fifo threshold according the reception data length: 8bit */
+    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
+  }
+
+  /* Configure communication direction: 1Line */
+  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
+  {
+    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
+    __HAL_SPI_DISABLE(hspi);
+    SPI_1LINE_RX(hspi);
+  }
+
+  /* Check if the SPI is already enabled */
+  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
+  {
+    /* Enable SPI peripheral */
+    __HAL_SPI_ENABLE(hspi);
+  }
+
+  /* Receive data in 8 Bit mode */
+  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
+  {
+    /* Transfer loop */
+    while (hspi->RxXferCount > 0U)
+    {
+      /* Check the RXNE flag */
+      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
+      {
+        /* read the received data */
+        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
+        hspi->pRxBuffPtr += sizeof(uint8_t);
+        hspi->RxXferCount--;
+      }
+      else
+      {
+        /* Timeout management */
+        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
+        {
+          errorcode = HAL_TIMEOUT;
+          goto error;
+        }
+      }
+    }
+  }
+  else
+  {
+    /* Transfer loop */
+    while (hspi->RxXferCount > 0U)
+    {
+      /* Check the RXNE flag */
+      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
+      {
+        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
+        hspi->pRxBuffPtr += sizeof(uint16_t);
+        hspi->RxXferCount--;
+      }
+      else
+      {
+        /* Timeout management */
+        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
+        {
+          errorcode = HAL_TIMEOUT;
+          goto error;
+        }
+      }
+    }
+  }
+
+#if (USE_SPI_CRC != 0U)
+  /* Handle the CRC Transmission */
+  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+  {
+    /* freeze the CRC before the latest data */
+    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
+
+    /* Read the latest data */
+    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
+    {
+      /* the latest data has not been received */
+      errorcode = HAL_TIMEOUT;
+      goto error;
+    }
+
+    /* Receive last data in 16 Bit mode */
+    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
+    {
+      *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
+    }
+    /* Receive last data in 8 Bit mode */
+    else
+    {
+      (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
+    }
+
+    /* Wait the CRC data */
+    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
+    {
+      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
+      errorcode = HAL_TIMEOUT;
+      goto error;
+    }
+
+    /* Read CRC to Flush DR and RXNE flag */
+    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
+    {
+      /* Read 16bit CRC */
+      tmpreg = READ_REG(hspi->Instance->DR);
+      /* To avoid GCC warning */
+      UNUSED(tmpreg);
+    }
+    else
+    {
+      /* Initialize the 8bit temporary pointer */
+      ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
+      /* Read 8bit CRC */
+      tmpreg8 = *ptmpreg8;
+      /* To avoid GCC warning */
+      UNUSED(tmpreg8);
+
+      if ((hspi->Init.DataSize == SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
+      {
+        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
+        {
+          /* Error on the CRC reception */
+          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
+          errorcode = HAL_TIMEOUT;
+          goto error;
+        }
+        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
+        tmpreg8 = *ptmpreg8;
+        /* To avoid GCC warning */
+        UNUSED(tmpreg8);
+      }
+    }
+  }
+#endif /* USE_SPI_CRC */
+
+  /* Check the end of the transaction */
+  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
+  {
+    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
+  }
+
+#if (USE_SPI_CRC != 0U)
+  /* Check if CRC error occurred */
+  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
+  {
+    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
+    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
+  }
+#endif /* USE_SPI_CRC */
+
+  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
+  {
+    errorcode = HAL_ERROR;
+  }
+
+error :
+  hspi->State = HAL_SPI_STATE_READY;
+  __HAL_UNLOCK(hspi);
+  return errorcode;
+}
+
+/**
+  * @brief  Transmit and Receive an amount of data in blocking mode.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @param  pTxData pointer to transmission data buffer
+  * @param  pRxData pointer to reception data buffer
+  * @param  Size amount of data to be sent and received
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
+                                          uint32_t Timeout)
+{
+  uint16_t             initial_TxXferCount;
+  uint32_t             tmp_mode;
+  HAL_SPI_StateTypeDef tmp_state;
+  uint32_t             tickstart;
+#if (USE_SPI_CRC != 0U)
+  __IO uint32_t tmpreg = 0U;
+  uint32_t             spi_cr1;
+  uint32_t             spi_cr2;
+  __IO uint8_t  * ptmpreg8;
+  __IO uint8_t  tmpreg8 = 0;
+#endif /* USE_SPI_CRC */
+
+  /* Variable used to alternate Rx and Tx during transfer */
+  uint32_t             txallowed = 1U;
+  HAL_StatusTypeDef    errorcode = HAL_OK;
+
+  /* Check Direction parameter */
+  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
+
+  /* Process Locked */
+  __HAL_LOCK(hspi);
+
+  /* Init tickstart for timeout management*/
+  tickstart = HAL_GetTick();
+
+  /* Init temporary variables */
+  tmp_state           = hspi->State;
+  tmp_mode            = hspi->Init.Mode;
+  initial_TxXferCount = Size;
+#if (USE_SPI_CRC != 0U)
+  spi_cr1             = READ_REG(hspi->Instance->CR1);
+  spi_cr2             = READ_REG(hspi->Instance->CR2);
+#endif /* USE_SPI_CRC */
+
+  if (!((tmp_state == HAL_SPI_STATE_READY) || \
+        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
+  {
+    errorcode = HAL_BUSY;
+    goto error;
+  }
+
+  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
+  {
+    errorcode = HAL_ERROR;
+    goto error;
+  }
+
+  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
+  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
+  {
+    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
+  }
+
+  /* Set the transaction information */
+  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
+  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
+  hspi->RxXferCount = Size;
+  hspi->RxXferSize  = Size;
+  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
+  hspi->TxXferCount = Size;
+  hspi->TxXferSize  = Size;
+
+  /*Init field not used in handle to zero */
+  hspi->RxISR       = NULL;
+  hspi->TxISR       = NULL;
+
+#if (USE_SPI_CRC != 0U)
+  /* Reset CRC Calculation */
+  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+  {
+    SPI_RESET_CRC(hspi);
+  }
+#endif /* USE_SPI_CRC */
+
+  /* Set the Rx Fifo threshold */
+  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
+  {
+    /* Set fiforxthreshold according the reception data length: 16bit */
+    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
+  }
+  else
+  {
+    /* Set fiforxthreshold according the reception data length: 8bit */
+    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
+  }
+
+  /* Check if the SPI is already enabled */
+  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
+  {
+    /* Enable SPI peripheral */
+    __HAL_SPI_ENABLE(hspi);
+  }
+
+  /* Transmit and Receive data in 16 Bit mode */
+  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
+  {
+    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
+    {
+      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
+      hspi->pTxBuffPtr += sizeof(uint16_t);
+      hspi->TxXferCount--;
+    }
+    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
+    {
+      /* Check TXE flag */
+      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
+      {
+        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
+        hspi->pTxBuffPtr += sizeof(uint16_t);
+        hspi->TxXferCount--;
+        /* Next Data is a reception (Rx). Tx not allowed */
+        txallowed = 0U;
+
+#if (USE_SPI_CRC != 0U)
+        /* Enable CRC Transmission */
+        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
+        {
+          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
+          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
+          {
+            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
+          }
+          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
+        }
+#endif /* USE_SPI_CRC */
+      }
+
+      /* Check RXNE flag */
+      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
+      {
+        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
+        hspi->pRxBuffPtr += sizeof(uint16_t);
+        hspi->RxXferCount--;
+        /* Next Data is a Transmission (Tx). Tx is allowed */
+        txallowed = 1U;
+      }
+      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
+      {
+        errorcode = HAL_TIMEOUT;
+        goto error;
+      }
+    }
+  }
+  /* Transmit and Receive data in 8 Bit mode */
+  else
+  {
+    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
+    {
+      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
+      hspi->pTxBuffPtr += sizeof(uint8_t);
+      hspi->TxXferCount--;
+    }
+    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
+    {
+      /* Check TXE flag */
+      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
+      {
+        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
+        hspi->pTxBuffPtr++;
+        hspi->TxXferCount--;
+        /* Next Data is a reception (Rx). Tx not allowed */
+        txallowed = 0U;
+
+#if (USE_SPI_CRC != 0U)
+        /* Enable CRC Transmission */
+        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
+        {
+          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
+          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
+          {
+            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
+          }
+          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
+        }
+#endif /* USE_SPI_CRC */
+      }
+
+      /* Wait until RXNE flag is reset */
+      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
+      {
+        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
+        hspi->pRxBuffPtr++;
+        hspi->RxXferCount--;
+        /* Next Data is a Transmission (Tx). Tx is allowed */
+        txallowed = 1U;
+      }
+      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
+      {
+        errorcode = HAL_TIMEOUT;
+        goto error;
+      }
+    }
+  }
+
+#if (USE_SPI_CRC != 0U)
+  /* Read CRC from DR to close CRC calculation process */
+  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+  {
+    /* Wait until TXE flag */
+    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
+    {
+      /* Error on the CRC reception */
+      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
+      errorcode = HAL_TIMEOUT;
+      goto error;
+    }
+    /* Read CRC */
+    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
+    {
+      /* Read 16bit CRC */
+      tmpreg = READ_REG(hspi->Instance->DR);
+      /* To avoid GCC warning */
+      UNUSED(tmpreg);
+    }
+    else
+    {
+      /* Initialize the 8bit temporary pointer */
+      ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
+      /* Read 8bit CRC */
+      tmpreg8 = *ptmpreg8;
+      /* To avoid GCC warning */
+      UNUSED(tmpreg8);
+
+      if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
+      {
+        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
+        {
+          /* Error on the CRC reception */
+          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
+          errorcode = HAL_TIMEOUT;
+          goto error;
+        }
+        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
+        tmpreg8 = *ptmpreg8;
+        /* To avoid GCC warning */
+        UNUSED(tmpreg8);
+      }
+    }
+  }
+
+  /* Check if CRC error occurred */
+  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
+  {
+    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
+    /* Clear CRC Flag */
+    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
+
+    errorcode = HAL_ERROR;
+  }
+#endif /* USE_SPI_CRC */
+
+  /* Check the end of the transaction */
+  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
+  {
+    errorcode = HAL_ERROR;
+    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
+  }
+
+error :
+  hspi->State = HAL_SPI_STATE_READY;
+  __HAL_UNLOCK(hspi);
+  return errorcode;
+}
+
+/**
+  * @brief  Transmit an amount of data in non-blocking mode with Interrupt.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @param  pData pointer to data buffer
+  * @param  Size amount of data to be sent
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
+{
+  HAL_StatusTypeDef errorcode = HAL_OK;
+
+  /* Check Direction parameter */
+  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
+
+  /* Process Locked */
+  __HAL_LOCK(hspi);
+
+  if ((pData == NULL) || (Size == 0U))
+  {
+    errorcode = HAL_ERROR;
+    goto error;
+  }
+
+  if (hspi->State != HAL_SPI_STATE_READY)
+  {
+    errorcode = HAL_BUSY;
+    goto error;
+  }
+
+  /* Set the transaction information */
+  hspi->State       = HAL_SPI_STATE_BUSY_TX;
+  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
+  hspi->pTxBuffPtr  = (uint8_t *)pData;
+  hspi->TxXferSize  = Size;
+  hspi->TxXferCount = Size;
+
+  /* Init field not used in handle to zero */
+  hspi->pRxBuffPtr  = (uint8_t *)NULL;
+  hspi->RxXferSize  = 0U;
+  hspi->RxXferCount = 0U;
+  hspi->RxISR       = NULL;
+
+  /* Set the function for IT treatment */
+  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
+  {
+    hspi->TxISR = SPI_TxISR_16BIT;
+  }
+  else
+  {
+    hspi->TxISR = SPI_TxISR_8BIT;
+  }
+
+  /* Configure communication direction : 1Line */
+  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
+  {
+    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
+    __HAL_SPI_DISABLE(hspi);
+    SPI_1LINE_TX(hspi);
+  }
+
+#if (USE_SPI_CRC != 0U)
+  /* Reset CRC Calculation */
+  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+  {
+    SPI_RESET_CRC(hspi);
+  }
+#endif /* USE_SPI_CRC */
+
+  /* Enable TXE and ERR interrupt */
+  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
+
+
+  /* Check if the SPI is already enabled */
+  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
+  {
+    /* Enable SPI peripheral */
+    __HAL_SPI_ENABLE(hspi);
+  }
+
+error :
+  __HAL_UNLOCK(hspi);
+  return errorcode;
+}
+
+/**
+  * @brief  Receive an amount of data in non-blocking mode with Interrupt.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @param  pData pointer to data buffer
+  * @param  Size amount of data to be sent
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
+{
+  HAL_StatusTypeDef errorcode = HAL_OK;
+
+  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
+  {
+    hspi->State = HAL_SPI_STATE_BUSY_RX;
+    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
+    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
+  }
+
+  /* Process Locked */
+  __HAL_LOCK(hspi);
+
+  if (hspi->State != HAL_SPI_STATE_READY)
+  {
+    errorcode = HAL_BUSY;
+    goto error;
+  }
+
+  if ((pData == NULL) || (Size == 0U))
+  {
+    errorcode = HAL_ERROR;
+    goto error;
+  }
+
+  /* Set the transaction information */
+  hspi->State       = HAL_SPI_STATE_BUSY_RX;
+  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
+  hspi->pRxBuffPtr  = (uint8_t *)pData;
+  hspi->RxXferSize  = Size;
+  hspi->RxXferCount = Size;
+
+  /* Init field not used in handle to zero */
+  hspi->pTxBuffPtr  = (uint8_t *)NULL;
+  hspi->TxXferSize  = 0U;
+  hspi->TxXferCount = 0U;
+  hspi->TxISR       = NULL;
+
+  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
+  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
+  {
+    /* Set RX Fifo threshold according the reception data length: 16 bit */
+    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
+    hspi->RxISR = SPI_RxISR_16BIT;
+  }
+  else
+  {
+    /* Set RX Fifo threshold according the reception data length: 8 bit */
+    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
+    hspi->RxISR = SPI_RxISR_8BIT;
+  }
+
+  /* Configure communication direction : 1Line */
+  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
+  {
+    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
+    __HAL_SPI_DISABLE(hspi);
+    SPI_1LINE_RX(hspi);
+  }
+
+#if (USE_SPI_CRC != 0U)
+  /* Reset CRC Calculation */
+  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+  {
+    hspi->CRCSize = 1U;
+    if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
+    {
+      hspi->CRCSize = 2U;
+    }
+    SPI_RESET_CRC(hspi);
+  }
+  else
+  {
+    hspi->CRCSize = 0U;
+  }
+#endif /* USE_SPI_CRC */
+
+  /* Enable TXE and ERR interrupt */
+  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
+
+  /* Note : The SPI must be enabled after unlocking current process
+            to avoid the risk of SPI interrupt handle execution before current
+            process unlock */
+
+  /* Check if the SPI is already enabled */
+  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
+  {
+    /* Enable SPI peripheral */
+    __HAL_SPI_ENABLE(hspi);
+  }
+
+error :
+  /* Process Unlocked */
+  __HAL_UNLOCK(hspi);
+  return errorcode;
+}
+
+/**
+  * @brief  Transmit and Receive an amount of data in non-blocking mode with Interrupt.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @param  pTxData pointer to transmission data buffer
+  * @param  pRxData pointer to reception data buffer
+  * @param  Size amount of data to be sent and received
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
+{
+  uint32_t             tmp_mode;
+  HAL_SPI_StateTypeDef tmp_state;
+  HAL_StatusTypeDef    errorcode = HAL_OK;
+
+  /* Check Direction parameter */
+  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
+
+  /* Process locked */
+  __HAL_LOCK(hspi);
+
+  /* Init temporary variables */
+  tmp_state           = hspi->State;
+  tmp_mode            = hspi->Init.Mode;
+
+  if (!((tmp_state == HAL_SPI_STATE_READY) || \
+        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
+  {
+    errorcode = HAL_BUSY;
+    goto error;
+  }
+
+  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
+  {
+    errorcode = HAL_ERROR;
+    goto error;
+  }
+
+  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
+  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
+  {
+    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
+  }
+
+  /* Set the transaction information */
+  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
+  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
+  hspi->TxXferSize  = Size;
+  hspi->TxXferCount = Size;
+  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
+  hspi->RxXferSize  = Size;
+  hspi->RxXferCount = Size;
+
+  /* Set the function for IT treatment */
+  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
+  {
+    hspi->RxISR     = SPI_2linesRxISR_16BIT;
+    hspi->TxISR     = SPI_2linesTxISR_16BIT;
+  }
+  else
+  {
+    hspi->RxISR     = SPI_2linesRxISR_8BIT;
+    hspi->TxISR     = SPI_2linesTxISR_8BIT;
+  }
+
+#if (USE_SPI_CRC != 0U)
+  /* Reset CRC Calculation */
+  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+  {
+    hspi->CRCSize = 1U;
+    if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
+    {
+      hspi->CRCSize = 2U;
+    }
+    SPI_RESET_CRC(hspi);
+  }
+  else
+  {
+    hspi->CRCSize = 0U;
+  }
+#endif /* USE_SPI_CRC */
+
+  /* Check if packing mode is enabled and if there is more than 2 data to receive */
+  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
+  {
+    /* Set RX Fifo threshold according the reception data length: 16 bit */
+    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
+  }
+  else
+  {
+    /* Set RX Fifo threshold according the reception data length: 8 bit */
+    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
+  }
+
+  /* Enable TXE, RXNE and ERR interrupt */
+  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
+
+  /* Check if the SPI is already enabled */
+  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
+  {
+    /* Enable SPI peripheral */
+    __HAL_SPI_ENABLE(hspi);
+  }
+
+error :
+  /* Process Unlocked */
+  __HAL_UNLOCK(hspi);
+  return errorcode;
+}
+
+/**
+  * @brief  Transmit an amount of data in non-blocking mode with DMA.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @param  pData pointer to data buffer
+  * @param  Size amount of data to be sent
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
+{
+  HAL_StatusTypeDef errorcode = HAL_OK;
+
+  /* Check tx dma handle */
+  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
+
+  /* Check Direction parameter */
+  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
+
+  /* Process Locked */
+  __HAL_LOCK(hspi);
+
+  if (hspi->State != HAL_SPI_STATE_READY)
+  {
+    errorcode = HAL_BUSY;
+    goto error;
+  }
+
+  if ((pData == NULL) || (Size == 0U))
+  {
+    errorcode = HAL_ERROR;
+    goto error;
+  }
+
+  /* Set the transaction information */
+  hspi->State       = HAL_SPI_STATE_BUSY_TX;
+  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
+  hspi->pTxBuffPtr  = (uint8_t *)pData;
+  hspi->TxXferSize  = Size;
+  hspi->TxXferCount = Size;
+
+  /* Init field not used in handle to zero */
+  hspi->pRxBuffPtr  = (uint8_t *)NULL;
+  hspi->TxISR       = NULL;
+  hspi->RxISR       = NULL;
+  hspi->RxXferSize  = 0U;
+  hspi->RxXferCount = 0U;
+
+  /* Configure communication direction : 1Line */
+  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
+  {
+    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
+    __HAL_SPI_DISABLE(hspi);
+    SPI_1LINE_TX(hspi);
+  }
+
+#if (USE_SPI_CRC != 0U)
+  /* Reset CRC Calculation */
+  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+  {
+    SPI_RESET_CRC(hspi);
+  }
+#endif /* USE_SPI_CRC */
+
+  /* Set the SPI TxDMA Half transfer complete callback */
+  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
+
+  /* Set the SPI TxDMA transfer complete callback */
+  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
+
+  /* Set the DMA error callback */
+  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
+
+  /* Set the DMA AbortCpltCallback */
+  hspi->hdmatx->XferAbortCallback = NULL;
+
+  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
+  /* Packing mode is enabled only if the DMA setting is HALWORD */
+  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
+  {
+    /* Check the even/odd of the data size + crc if enabled */
+    if ((hspi->TxXferCount & 0x1U) == 0U)
+    {
+      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
+      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
+    }
+    else
+    {
+      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
+      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
+    }
+  }
+
+  /* Enable the Tx DMA Stream/Channel */
+  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
+                                 hspi->TxXferCount))
+  {
+    /* Update SPI error code */
+    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
+    errorcode = HAL_ERROR;
+
+    hspi->State = HAL_SPI_STATE_READY;
+    goto error;
+  }
+
+  /* Check if the SPI is already enabled */
+  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
+  {
+    /* Enable SPI peripheral */
+    __HAL_SPI_ENABLE(hspi);
+  }
+
+  /* Enable the SPI Error Interrupt Bit */
+  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
+
+  /* Enable Tx DMA Request */
+  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
+
+error :
+  /* Process Unlocked */
+  __HAL_UNLOCK(hspi);
+  return errorcode;
+}
+
+/**
+  * @brief  Receive an amount of data in non-blocking mode with DMA.
+  * @note   In case of MASTER mode and SPI_DIRECTION_2LINES direction, hdmatx shall be defined.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @param  pData pointer to data buffer
+  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
+  * @param  Size amount of data to be sent
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
+{
+  HAL_StatusTypeDef errorcode = HAL_OK;
+
+  /* Check rx dma handle */
+  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
+
+  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
+  {
+    hspi->State = HAL_SPI_STATE_BUSY_RX;
+
+    /* Check tx dma handle */
+    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
+
+    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
+    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
+  }
+
+  /* Process Locked */
+  __HAL_LOCK(hspi);
+
+  if (hspi->State != HAL_SPI_STATE_READY)
+  {
+    errorcode = HAL_BUSY;
+    goto error;
+  }
+
+  if ((pData == NULL) || (Size == 0U))
+  {
+    errorcode = HAL_ERROR;
+    goto error;
+  }
+
+  /* Set the transaction information */
+  hspi->State       = HAL_SPI_STATE_BUSY_RX;
+  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
+  hspi->pRxBuffPtr  = (uint8_t *)pData;
+  hspi->RxXferSize  = Size;
+  hspi->RxXferCount = Size;
+
+  /*Init field not used in handle to zero */
+  hspi->RxISR       = NULL;
+  hspi->TxISR       = NULL;
+  hspi->TxXferSize  = 0U;
+  hspi->TxXferCount = 0U;
+
+  /* Configure communication direction : 1Line */
+  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
+  {
+    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
+    __HAL_SPI_DISABLE(hspi);
+    SPI_1LINE_RX(hspi);
+  }
+
+#if (USE_SPI_CRC != 0U)
+  /* Reset CRC Calculation */
+  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+  {
+    SPI_RESET_CRC(hspi);
+  }
+#endif /* USE_SPI_CRC */
+
+
+  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
+  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
+  {
+    /* Set RX Fifo threshold according the reception data length: 16bit */
+    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
+  }
+  else
+  {
+    /* Set RX Fifo threshold according the reception data length: 8bit */
+    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
+
+    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
+    {
+      /* Set RX Fifo threshold according the reception data length: 16bit */
+      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
+
+      if ((hspi->RxXferCount & 0x1U) == 0x0U)
+      {
+        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
+        hspi->RxXferCount = hspi->RxXferCount >> 1U;
+      }
+      else
+      {
+        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
+        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
+      }
+    }
+  }
+
+  /* Set the SPI RxDMA Half transfer complete callback */
+  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
+
+  /* Set the SPI Rx DMA transfer complete callback */
+  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
+
+  /* Set the DMA error callback */
+  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
+
+  /* Set the DMA AbortCpltCallback */
+  hspi->hdmarx->XferAbortCallback = NULL;
+
+  /* Enable the Rx DMA Stream/Channel  */
+  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
+                                 hspi->RxXferCount))
+  {
+    /* Update SPI error code */
+    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
+    errorcode = HAL_ERROR;
+
+    hspi->State = HAL_SPI_STATE_READY;
+    goto error;
+  }
+
+  /* Check if the SPI is already enabled */
+  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
+  {
+    /* Enable SPI peripheral */
+    __HAL_SPI_ENABLE(hspi);
+  }
+
+  /* Enable the SPI Error Interrupt Bit */
+  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
+
+  /* Enable Rx DMA Request */
+  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
+
+error:
+  /* Process Unlocked */
+  __HAL_UNLOCK(hspi);
+  return errorcode;
+}
+
+/**
+  * @brief  Transmit and Receive an amount of data in non-blocking mode with DMA.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @param  pTxData pointer to transmission data buffer
+  * @param  pRxData pointer to reception data buffer
+  * @note   When the CRC feature is enabled the pRxData Length must be Size + 1
+  * @param  Size amount of data to be sent
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
+                                              uint16_t Size)
+{
+  uint32_t             tmp_mode;
+  HAL_SPI_StateTypeDef tmp_state;
+  HAL_StatusTypeDef errorcode = HAL_OK;
+
+  /* Check rx & tx dma handles */
+  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
+  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
+
+  /* Check Direction parameter */
+  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
+
+  /* Process locked */
+  __HAL_LOCK(hspi);
+
+  /* Init temporary variables */
+  tmp_state           = hspi->State;
+  tmp_mode            = hspi->Init.Mode;
+
+  if (!((tmp_state == HAL_SPI_STATE_READY) ||
+        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
+  {
+    errorcode = HAL_BUSY;
+    goto error;
+  }
+
+  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
+  {
+    errorcode = HAL_ERROR;
+    goto error;
+  }
+
+  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
+  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
+  {
+    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
+  }
+
+  /* Set the transaction information */
+  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
+  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
+  hspi->TxXferSize  = Size;
+  hspi->TxXferCount = Size;
+  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
+  hspi->RxXferSize  = Size;
+  hspi->RxXferCount = Size;
+
+  /* Init field not used in handle to zero */
+  hspi->RxISR       = NULL;
+  hspi->TxISR       = NULL;
+
+#if (USE_SPI_CRC != 0U)
+  /* Reset CRC Calculation */
+  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+  {
+    SPI_RESET_CRC(hspi);
+  }
+#endif /* USE_SPI_CRC */
+
+  /* Reset the threshold bit */
+  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
+
+  /* The packing mode management is enabled by the DMA settings according the spi data size */
+  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
+  {
+    /* Set fiforxthreshold according the reception data length: 16bit */
+    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
+  }
+  else
+  {
+    /* Set RX Fifo threshold according the reception data length: 8bit */
+    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
+
+    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
+    {
+      if ((hspi->TxXferSize & 0x1U) == 0x0U)
+      {
+        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
+        hspi->TxXferCount = hspi->TxXferCount >> 1U;
+      }
+      else
+      {
+        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
+        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
+      }
+    }
+
+    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
+    {
+      /* Set RX Fifo threshold according the reception data length: 16bit */
+      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
+
+      if ((hspi->RxXferCount & 0x1U) == 0x0U)
+      {
+        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
+        hspi->RxXferCount = hspi->RxXferCount >> 1U;
+      }
+      else
+      {
+        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
+        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
+      }
+    }
+  }
+
+  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
+  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
+  {
+    /* Set the SPI Rx DMA Half transfer complete callback */
+    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
+    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
+  }
+  else
+  {
+    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
+    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
+    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
+  }
+
+  /* Set the DMA error callback */
+  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
+
+  /* Set the DMA AbortCpltCallback */
+  hspi->hdmarx->XferAbortCallback = NULL;
+
+  /* Enable the Rx DMA Stream/Channel  */
+  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
+                                 hspi->RxXferCount))
+  {
+    /* Update SPI error code */
+    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
+    errorcode = HAL_ERROR;
+
+    hspi->State = HAL_SPI_STATE_READY;
+    goto error;
+  }
+
+  /* Enable Rx DMA Request */
+  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
+
+  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
+  is performed in DMA reception complete callback  */
+  hspi->hdmatx->XferHalfCpltCallback = NULL;
+  hspi->hdmatx->XferCpltCallback     = NULL;
+  hspi->hdmatx->XferErrorCallback    = NULL;
+  hspi->hdmatx->XferAbortCallback    = NULL;
+
+  /* Enable the Tx DMA Stream/Channel  */
+  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
+                                 hspi->TxXferCount))
+  {
+    /* Update SPI error code */
+    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
+    errorcode = HAL_ERROR;
+
+    hspi->State = HAL_SPI_STATE_READY;
+    goto error;
+  }
+
+  /* Check if the SPI is already enabled */
+  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
+  {
+    /* Enable SPI peripheral */
+    __HAL_SPI_ENABLE(hspi);
+  }
+  /* Enable the SPI Error Interrupt Bit */
+  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
+
+  /* Enable Tx DMA Request */
+  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
+
+error :
+  /* Process Unlocked */
+  __HAL_UNLOCK(hspi);
+  return errorcode;
+}
+
+/**
+  * @brief  Abort ongoing transfer (blocking mode).
+  * @param  hspi SPI handle.
+  * @note   This procedure could be used for aborting any ongoing transfer (Tx and Rx),
+  *         started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable SPI Interrupts (depending of transfer direction)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
+{
+  HAL_StatusTypeDef errorcode;
+  __IO uint32_t count;
+  __IO uint32_t resetcount;
+
+  /* Initialized local variable  */
+  errorcode = HAL_OK;
+  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
+  count = resetcount;
+
+  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
+  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
+
+  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
+  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
+  {
+    hspi->TxISR = SPI_AbortTx_ISR;
+    /* Wait HAL_SPI_STATE_ABORT state */
+    do
+    {
+      if (count == 0U)
+      {
+        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
+        break;
+      }
+      count--;
+    } while (hspi->State != HAL_SPI_STATE_ABORT);
+    /* Reset Timeout Counter */
+    count = resetcount;
+  }
+
+  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
+  {
+    hspi->RxISR = SPI_AbortRx_ISR;
+    /* Wait HAL_SPI_STATE_ABORT state */
+    do
+    {
+      if (count == 0U)
+      {
+        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
+        break;
+      }
+      count--;
+    } while (hspi->State != HAL_SPI_STATE_ABORT);
+    /* Reset Timeout Counter */
+    count = resetcount;
+  }
+
+  /* Disable the SPI DMA Tx request if enabled */
+  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
+  {
+    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
+    if (hspi->hdmatx != NULL)
+    {
+      /* Set the SPI DMA Abort callback :
+      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
+      hspi->hdmatx->XferAbortCallback = NULL;
+
+      /* Abort DMA Tx Handle linked to SPI Peripheral */
+      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
+      {
+        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
+      }
+
+      /* Disable Tx DMA Request */
+      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
+
+      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
+      {
+        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
+      }
+
+      /* Disable SPI Peripheral */
+      __HAL_SPI_DISABLE(hspi);
+
+      /* Empty the FRLVL fifo */
+      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
+      {
+        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
+      }
+    }
+  }
+
+  /* Disable the SPI DMA Rx request if enabled */
+  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
+  {
+    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
+    if (hspi->hdmarx != NULL)
+    {
+      /* Set the SPI DMA Abort callback :
+      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
+      hspi->hdmarx->XferAbortCallback = NULL;
+
+      /* Abort DMA Rx Handle linked to SPI Peripheral */
+      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
+      {
+        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
+      }
+
+      /* Disable peripheral */
+      __HAL_SPI_DISABLE(hspi);
+
+      /* Control the BSY flag */
+      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
+      {
+        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
+      }
+
+      /* Empty the FRLVL fifo */
+      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
+      {
+        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
+      }
+
+      /* Disable Rx DMA Request */
+      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
+    }
+  }
+  /* Reset Tx and Rx transfer counters */
+  hspi->RxXferCount = 0U;
+  hspi->TxXferCount = 0U;
+
+  /* Check error during Abort procedure */
+  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
+  {
+    /* return HAL_Error in case of error during Abort procedure */
+    errorcode = HAL_ERROR;
+  }
+  else
+  {
+    /* Reset errorCode */
+    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
+  }
+
+  /* Clear the Error flags in the SR register */
+  __HAL_SPI_CLEAR_OVRFLAG(hspi);
+  __HAL_SPI_CLEAR_FREFLAG(hspi);
+
+  /* Restore hspi->state to ready */
+  hspi->State = HAL_SPI_STATE_READY;
+
+  return errorcode;
+}
+
+/**
+  * @brief  Abort ongoing transfer (Interrupt mode).
+  * @param  hspi SPI handle.
+  * @note   This procedure could be used for aborting any ongoing transfer (Tx and Rx),
+  *         started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable SPI Interrupts (depending of transfer direction)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  *           - At abort completion, call user abort complete callback
+  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
+  *         considered as completed only when user abort complete callback is executed (not when exiting function).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SPI_Abort_IT(SPI_HandleTypeDef *hspi)
+{
+  HAL_StatusTypeDef errorcode;
+  uint32_t abortcplt ;
+  __IO uint32_t count;
+  __IO uint32_t resetcount;
+
+  /* Initialized local variable  */
+  errorcode = HAL_OK;
+  abortcplt = 1U;
+  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
+  count = resetcount;
+
+  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
+  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
+
+  /* Change Rx and Tx Irq Handler to Disable TXEIE, RXNEIE and ERRIE interrupts */
+  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
+  {
+    hspi->TxISR = SPI_AbortTx_ISR;
+    /* Wait HAL_SPI_STATE_ABORT state */
+    do
+    {
+      if (count == 0U)
+      {
+        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
+        break;
+      }
+      count--;
+    } while (hspi->State != HAL_SPI_STATE_ABORT);
+    /* Reset Timeout Counter */
+    count = resetcount;
+  }
+
+  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
+  {
+    hspi->RxISR = SPI_AbortRx_ISR;
+    /* Wait HAL_SPI_STATE_ABORT state */
+    do
+    {
+      if (count == 0U)
+      {
+        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
+        break;
+      }
+      count--;
+    } while (hspi->State != HAL_SPI_STATE_ABORT);
+    /* Reset Timeout Counter */
+    count = resetcount;
+  }
+
+  /* If DMA Tx and/or DMA Rx Handles are associated to SPI Handle, DMA Abort complete callbacks should be initialised
+     before any call to DMA Abort functions */
+  /* DMA Tx Handle is valid */
+  if (hspi->hdmatx != NULL)
+  {
+    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
+       Otherwise, set it to NULL */
+    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
+    {
+      hspi->hdmatx->XferAbortCallback = SPI_DMATxAbortCallback;
+    }
+    else
+    {
+      hspi->hdmatx->XferAbortCallback = NULL;
+    }
+  }
+  /* DMA Rx Handle is valid */
+  if (hspi->hdmarx != NULL)
+  {
+    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
+       Otherwise, set it to NULL */
+    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
+    {
+      hspi->hdmarx->XferAbortCallback = SPI_DMARxAbortCallback;
+    }
+    else
+    {
+      hspi->hdmarx->XferAbortCallback = NULL;
+    }
+  }
+
+  /* Disable the SPI DMA Tx request if enabled */
+  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
+  {
+    /* Abort the SPI DMA Tx Stream/Channel */
+    if (hspi->hdmatx != NULL)
+    {
+      /* Abort DMA Tx Handle linked to SPI Peripheral */
+      if (HAL_DMA_Abort_IT(hspi->hdmatx) != HAL_OK)
+      {
+        hspi->hdmatx->XferAbortCallback = NULL;
+        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
+      }
+      else
+      {
+        abortcplt = 0U;
+      }
+    }
+  }
+  /* Disable the SPI DMA Rx request if enabled */
+  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
+  {
+    /* Abort the SPI DMA Rx Stream/Channel */
+    if (hspi->hdmarx != NULL)
+    {
+      /* Abort DMA Rx Handle linked to SPI Peripheral */
+      if (HAL_DMA_Abort_IT(hspi->hdmarx) !=  HAL_OK)
+      {
+        hspi->hdmarx->XferAbortCallback = NULL;
+        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
+      }
+      else
+      {
+        abortcplt = 0U;
+      }
+    }
+  }
+
+  if (abortcplt == 1U)
+  {
+    /* Reset Tx and Rx transfer counters */
+    hspi->RxXferCount = 0U;
+    hspi->TxXferCount = 0U;
+
+    /* Check error during Abort procedure */
+    if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
+    {
+      /* return HAL_Error in case of error during Abort procedure */
+      errorcode = HAL_ERROR;
+    }
+    else
+    {
+      /* Reset errorCode */
+      hspi->ErrorCode = HAL_SPI_ERROR_NONE;
+    }
+
+    /* Clear the Error flags in the SR register */
+    __HAL_SPI_CLEAR_OVRFLAG(hspi);
+    __HAL_SPI_CLEAR_FREFLAG(hspi);
+
+    /* Restore hspi->State to Ready */
+    hspi->State = HAL_SPI_STATE_READY;
+
+    /* As no DMA to be aborted, call directly user Abort complete callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+    hspi->AbortCpltCallback(hspi);
+#else
+    HAL_SPI_AbortCpltCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+  }
+
+  return errorcode;
+}
+
+/**
+  * @brief  Pause the DMA Transfer.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for the specified SPI module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SPI_DMAPause(SPI_HandleTypeDef *hspi)
+{
+  /* Process Locked */
+  __HAL_LOCK(hspi);
+
+  /* Disable the SPI DMA Tx & Rx requests */
+  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hspi);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Resume the DMA Transfer.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for the specified SPI module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SPI_DMAResume(SPI_HandleTypeDef *hspi)
+{
+  /* Process Locked */
+  __HAL_LOCK(hspi);
+
+  /* Enable the SPI DMA Tx & Rx requests */
+  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(hspi);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stop the DMA Transfer.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for the specified SPI module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
+{
+  HAL_StatusTypeDef errorcode = HAL_OK;
+  /* The Lock is not implemented on this API to allow the user application
+     to call the HAL SPI API under callbacks HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or HAL_SPI_TxRxCpltCallback():
+     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
+     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or HAL_SPI_TxRxCpltCallback()
+     */
+
+  /* Abort the SPI DMA tx Stream/Channel  */
+  if (hspi->hdmatx != NULL)
+  {
+    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
+    {
+      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
+      errorcode = HAL_ERROR;
+    }
+  }
+  /* Abort the SPI DMA rx Stream/Channel  */
+  if (hspi->hdmarx != NULL)
+  {
+    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
+    {
+      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
+      errorcode = HAL_ERROR;
+    }
+  }
+
+  /* Disable the SPI DMA Tx & Rx requests */
+  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
+  hspi->State = HAL_SPI_STATE_READY;
+  return errorcode;
+}
+
+/**
+  * @brief  Handle SPI interrupt request.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for the specified SPI module.
+  * @retval None
+  */
+void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
+{
+  uint32_t itsource = hspi->Instance->CR2;
+  uint32_t itflag   = hspi->Instance->SR;
+
+  /* SPI in mode Receiver ----------------------------------------------------*/
+  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
+      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
+  {
+    hspi->RxISR(hspi);
+    return;
+  }
+
+  /* SPI in mode Transmitter -------------------------------------------------*/
+  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
+  {
+    hspi->TxISR(hspi);
+    return;
+  }
+
+  /* SPI in Error Treatment --------------------------------------------------*/
+  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
+       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
+  {
+    /* SPI Overrun error interrupt occurred ----------------------------------*/
+    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
+    {
+      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
+      {
+        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
+        __HAL_SPI_CLEAR_OVRFLAG(hspi);
+      }
+      else
+      {
+        __HAL_SPI_CLEAR_OVRFLAG(hspi);
+        return;
+      }
+    }
+
+    /* SPI Mode Fault error interrupt occurred -------------------------------*/
+    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
+    {
+      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
+      __HAL_SPI_CLEAR_MODFFLAG(hspi);
+    }
+
+    /* SPI Frame error interrupt occurred ------------------------------------*/
+    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
+    {
+      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
+      __HAL_SPI_CLEAR_FREFLAG(hspi);
+    }
+
+    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
+    {
+      /* Disable all interrupts */
+      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
+
+      hspi->State = HAL_SPI_STATE_READY;
+      /* Disable the SPI DMA requests if enabled */
+      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
+      {
+        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
+
+        /* Abort the SPI DMA Rx channel */
+        if (hspi->hdmarx != NULL)
+        {
+          /* Set the SPI DMA Abort callback :
+          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
+          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
+          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
+          {
+            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
+          }
+        }
+        /* Abort the SPI DMA Tx channel */
+        if (hspi->hdmatx != NULL)
+        {
+          /* Set the SPI DMA Abort callback :
+          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
+          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
+          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
+          {
+            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
+          }
+        }
+      }
+      else
+      {
+        /* Call user error callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+        hspi->ErrorCallback(hspi);
+#else
+        HAL_SPI_ErrorCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+      }
+    }
+    return;
+  }
+}
+
+/**
+  * @brief  Tx Transfer completed callback.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hspi);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SPI_TxCpltCallback should be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Rx Transfer completed callback.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hspi);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SPI_RxCpltCallback should be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Tx and Rx Transfer completed callback.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hspi);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Tx Half Transfer completed callback.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hspi);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Rx Half Transfer completed callback.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hspi);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Tx and Rx Half Transfer callback.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hspi);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
+   */
+}
+
+/**
+  * @brief  SPI error callback.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hspi);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SPI_ErrorCallback should be implemented in the user file
+   */
+  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
+            and user can use HAL_SPI_GetError() API to check the latest error occurred
+   */
+}
+
+/**
+  * @brief  SPI Abort Complete callback.
+  * @param  hspi SPI handle.
+  * @retval None
+  */
+__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hspi);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup SPI_Exported_Functions_Group3 Peripheral State and Errors functions
+  * @brief   SPI control functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### Peripheral State and Errors functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to control the SPI.
+     (+) HAL_SPI_GetState() API can be helpful to check in run-time the state of the SPI peripheral
+     (+) HAL_SPI_GetError() check in run-time Errors occurring during communication
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Return the SPI handle state.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval SPI state
+  */
+HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
+{
+  /* Return SPI handle state */
+  return hspi->State;
+}
+
+/**
+  * @brief  Return the SPI error code.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval SPI error code in bitmap format
+  */
+uint32_t HAL_SPI_GetError(SPI_HandleTypeDef *hspi)
+{
+  /* Return SPI ErrorCode */
+  return hspi->ErrorCode;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup SPI_Private_Functions
+  * @brief   Private functions
+  * @{
+  */
+
+/**
+  * @brief  DMA SPI transmit process complete callback.
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *               the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
+{
+  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
+  uint32_t tickstart;
+
+  /* Init tickstart for timeout management*/
+  tickstart = HAL_GetTick();
+
+  /* DMA Normal Mode */
+  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
+  {
+    /* Disable ERR interrupt */
+    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
+
+    /* Disable Tx DMA Request */
+    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
+
+    /* Check the end of the transaction */
+    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
+    {
+      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
+    }
+
+    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
+    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
+    {
+      __HAL_SPI_CLEAR_OVRFLAG(hspi);
+    }
+
+    hspi->TxXferCount = 0U;
+    hspi->State = HAL_SPI_STATE_READY;
+
+    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
+    {
+      /* Call user error callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+      hspi->ErrorCallback(hspi);
+#else
+      HAL_SPI_ErrorCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+      return;
+    }
+  }
+  /* Call user Tx complete callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+  hspi->TxCpltCallback(hspi);
+#else
+  HAL_SPI_TxCpltCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA SPI receive process complete callback.
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *               the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
+{
+  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
+  uint32_t tickstart;
+#if (USE_SPI_CRC != 0U)
+  __IO uint32_t tmpreg = 0U;
+  __IO uint8_t  * ptmpreg8;
+  __IO uint8_t  tmpreg8 = 0;
+#endif /* USE_SPI_CRC */
+
+  /* Init tickstart for timeout management*/
+  tickstart = HAL_GetTick();
+
+  /* DMA Normal Mode */
+  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
+  {
+    /* Disable ERR interrupt */
+    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
+
+#if (USE_SPI_CRC != 0U)
+    /* CRC handling */
+    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+    {
+      /* Wait until RXNE flag */
+      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
+      {
+        /* Error on the CRC reception */
+        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
+      }
+      /* Read CRC */
+      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
+      {
+        /* Read 16bit CRC */
+        tmpreg = READ_REG(hspi->Instance->DR);
+        /* To avoid GCC warning */
+        UNUSED(tmpreg);
+      }
+      else
+      {
+        /* Initialize the 8bit temporary pointer */
+        ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
+        /* Read 8bit CRC */
+        tmpreg8 = *ptmpreg8;
+        /* To avoid GCC warning */
+        UNUSED(tmpreg8);
+
+        if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
+        {
+          if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
+          {
+            /* Error on the CRC reception */
+            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
+          }
+          /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
+          tmpreg8 = *ptmpreg8;
+          /* To avoid GCC warning */
+          UNUSED(tmpreg8);
+        }
+      }
+    }
+#endif /* USE_SPI_CRC */
+
+    /* Check if we are in Master RX 2 line mode */
+    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
+    {
+      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
+      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
+    }
+    else
+    {
+      /* Normal case */
+      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
+    }
+
+    /* Check the end of the transaction */
+    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
+    {
+      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
+    }
+
+    hspi->RxXferCount = 0U;
+    hspi->State = HAL_SPI_STATE_READY;
+
+#if (USE_SPI_CRC != 0U)
+    /* Check if CRC error occurred */
+    if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
+    {
+      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
+      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
+    }
+#endif /* USE_SPI_CRC */
+
+    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
+    {
+      /* Call user error callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+      hspi->ErrorCallback(hspi);
+#else
+      HAL_SPI_ErrorCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+      return;
+    }
+  }
+  /* Call user Rx complete callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+  hspi->RxCpltCallback(hspi);
+#else
+  HAL_SPI_RxCpltCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA SPI transmit receive process complete callback.
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *               the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
+{
+  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
+  uint32_t tickstart;
+#if (USE_SPI_CRC != 0U)
+  __IO uint32_t tmpreg = 0U;
+  __IO uint8_t  * ptmpreg8;
+  __IO uint8_t  tmpreg8 = 0;
+#endif /* USE_SPI_CRC */
+
+  /* Init tickstart for timeout management*/
+  tickstart = HAL_GetTick();
+
+  /* DMA Normal Mode */
+  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
+  {
+    /* Disable ERR interrupt */
+    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
+
+#if (USE_SPI_CRC != 0U)
+    /* CRC handling */
+    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+    {
+      if ((hspi->Init.DataSize == SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_8BIT))
+      {
+        if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_QUARTER_FULL, SPI_DEFAULT_TIMEOUT,
+                                          tickstart) != HAL_OK)
+        {
+          /* Error on the CRC reception */
+          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
+        }
+        /* Initialize the 8bit temporary pointer */
+        ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
+        /* Read 8bit CRC */
+        tmpreg8 = *ptmpreg8;
+        /* To avoid GCC warning */
+        UNUSED(tmpreg8);
+      }
+      else
+      {
+        if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_HALF_FULL, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
+        {
+          /* Error on the CRC reception */
+          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
+        }
+        /* Read CRC to Flush DR and RXNE flag */
+        tmpreg = READ_REG(hspi->Instance->DR);
+        /* To avoid GCC warning */
+        UNUSED(tmpreg);
+      }
+    }
+#endif /* USE_SPI_CRC */
+
+    /* Check the end of the transaction */
+    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
+    {
+      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
+    }
+
+    /* Disable Rx/Tx DMA Request */
+    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
+
+    hspi->TxXferCount = 0U;
+    hspi->RxXferCount = 0U;
+    hspi->State = HAL_SPI_STATE_READY;
+
+#if (USE_SPI_CRC != 0U)
+    /* Check if CRC error occurred */
+    if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
+    {
+      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
+      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
+    }
+#endif /* USE_SPI_CRC */
+
+    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
+    {
+      /* Call user error callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+      hspi->ErrorCallback(hspi);
+#else
+      HAL_SPI_ErrorCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+      return;
+    }
+  }
+  /* Call user TxRx complete callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+  hspi->TxRxCpltCallback(hspi);
+#else
+  HAL_SPI_TxRxCpltCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA SPI half transmit process complete callback.
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *               the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
+{
+  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
+
+  /* Call user Tx half complete callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+  hspi->TxHalfCpltCallback(hspi);
+#else
+  HAL_SPI_TxHalfCpltCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA SPI half receive process complete callback
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *               the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
+{
+  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
+
+  /* Call user Rx half complete callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+  hspi->RxHalfCpltCallback(hspi);
+#else
+  HAL_SPI_RxHalfCpltCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA SPI half transmit receive process complete callback.
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *               the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
+{
+  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
+
+  /* Call user TxRx half complete callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+  hspi->TxRxHalfCpltCallback(hspi);
+#else
+  HAL_SPI_TxRxHalfCpltCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA SPI communication error callback.
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *               the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void SPI_DMAError(DMA_HandleTypeDef *hdma)
+{
+  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
+
+  /* Stop the disable DMA transfer on SPI side */
+  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
+
+  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
+  hspi->State = HAL_SPI_STATE_READY;
+  /* Call user error callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+  hspi->ErrorCallback(hspi);
+#else
+  HAL_SPI_ErrorCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA SPI communication abort callback, when initiated by HAL services on Error
+  *         (To be called at end of DMA Abort procedure following error occurrence).
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
+{
+  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
+  hspi->RxXferCount = 0U;
+  hspi->TxXferCount = 0U;
+
+  /* Call user error callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+  hspi->ErrorCallback(hspi);
+#else
+  HAL_SPI_ErrorCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA SPI Tx communication abort callback, when initiated by user
+  *         (To be called at end of DMA Tx Abort procedure following user abort request).
+  * @note   When this callback is executed, User Abort complete call back is called only if no
+  *         Abort still ongoing for Rx DMA Handle.
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void SPI_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
+{
+  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
+
+  hspi->hdmatx->XferAbortCallback = NULL;
+
+  /* Disable Tx DMA Request */
+  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
+
+  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
+  {
+    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
+  }
+
+  /* Disable SPI Peripheral */
+  __HAL_SPI_DISABLE(hspi);
+
+  /* Empty the FRLVL fifo */
+  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
+  {
+    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
+  }
+
+  /* Check if an Abort process is still ongoing */
+  if (hspi->hdmarx != NULL)
+  {
+    if (hspi->hdmarx->XferAbortCallback != NULL)
+    {
+      return;
+    }
+  }
+
+  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
+  hspi->RxXferCount = 0U;
+  hspi->TxXferCount = 0U;
+
+  /* Check no error during Abort procedure */
+  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
+  {
+    /* Reset errorCode */
+    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
+  }
+
+  /* Clear the Error flags in the SR register */
+  __HAL_SPI_CLEAR_OVRFLAG(hspi);
+  __HAL_SPI_CLEAR_FREFLAG(hspi);
+
+  /* Restore hspi->State to Ready */
+  hspi->State  = HAL_SPI_STATE_READY;
+
+  /* Call user Abort complete callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+  hspi->AbortCpltCallback(hspi);
+#else
+  HAL_SPI_AbortCpltCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA SPI Rx communication abort callback, when initiated by user
+  *         (To be called at end of DMA Rx Abort procedure following user abort request).
+  * @note   When this callback is executed, User Abort complete call back is called only if no
+  *         Abort still ongoing for Tx DMA Handle.
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void SPI_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
+{
+  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
+
+  /* Disable SPI Peripheral */
+  __HAL_SPI_DISABLE(hspi);
+
+  hspi->hdmarx->XferAbortCallback = NULL;
+
+  /* Disable Rx DMA Request */
+  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
+
+  /* Control the BSY flag */
+  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
+  {
+    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
+  }
+
+  /* Empty the FRLVL fifo */
+  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
+  {
+    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
+  }
+
+  /* Check if an Abort process is still ongoing */
+  if (hspi->hdmatx != NULL)
+  {
+    if (hspi->hdmatx->XferAbortCallback != NULL)
+    {
+      return;
+    }
+  }
+
+  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
+  hspi->RxXferCount = 0U;
+  hspi->TxXferCount = 0U;
+
+  /* Check no error during Abort procedure */
+  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
+  {
+    /* Reset errorCode */
+    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
+  }
+
+  /* Clear the Error flags in the SR register */
+  __HAL_SPI_CLEAR_OVRFLAG(hspi);
+  __HAL_SPI_CLEAR_FREFLAG(hspi);
+
+  /* Restore hspi->State to Ready */
+  hspi->State  = HAL_SPI_STATE_READY;
+
+  /* Call user Abort complete callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+  hspi->AbortCpltCallback(hspi);
+#else
+  HAL_SPI_AbortCpltCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  Rx 8-bit handler for Transmit and Receive in Interrupt mode.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
+{
+  /* Receive data in packing mode */
+  if (hspi->RxXferCount > 1U)
+  {
+    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
+    hspi->pRxBuffPtr += sizeof(uint16_t);
+    hspi->RxXferCount -= 2U;
+    if (hspi->RxXferCount == 1U)
+    {
+      /* Set RX Fifo threshold according the reception data length: 8bit */
+      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
+    }
+  }
+  /* Receive data in 8 Bit mode */
+  else
+  {
+    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
+    hspi->pRxBuffPtr++;
+    hspi->RxXferCount--;
+  }
+
+  /* Check end of the reception */
+  if (hspi->RxXferCount == 0U)
+  {
+#if (USE_SPI_CRC != 0U)
+    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+    {
+      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
+      hspi->RxISR =  SPI_2linesRxISR_8BITCRC;
+      return;
+    }
+#endif /* USE_SPI_CRC */
+
+    /* Disable RXNE  and ERR interrupt */
+    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
+
+    if (hspi->TxXferCount == 0U)
+    {
+      SPI_CloseRxTx_ISR(hspi);
+    }
+  }
+}
+
+#if (USE_SPI_CRC != 0U)
+/**
+  * @brief  Rx 8-bit handler for Transmit and Receive in Interrupt mode.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+static void SPI_2linesRxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi)
+{
+  __IO uint8_t  * ptmpreg8;
+  __IO uint8_t  tmpreg8 = 0;
+
+  /* Initialize the 8bit temporary pointer */
+  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
+  /* Read 8bit CRC to flush Data Register */
+  tmpreg8 = *ptmpreg8;
+  /* To avoid GCC warning */
+  UNUSED(tmpreg8);
+
+  hspi->CRCSize--;
+
+  /* Check end of the reception */
+  if (hspi->CRCSize == 0U)
+  {
+    /* Disable RXNE and ERR interrupt */
+    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
+
+    if (hspi->TxXferCount == 0U)
+    {
+      SPI_CloseRxTx_ISR(hspi);
+    }
+  }
+}
+#endif /* USE_SPI_CRC */
+
+/**
+  * @brief  Tx 8-bit handler for Transmit and Receive in Interrupt mode.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
+{
+  /* Transmit data in packing Bit mode */
+  if (hspi->TxXferCount >= 2U)
+  {
+    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
+    hspi->pTxBuffPtr += sizeof(uint16_t);
+    hspi->TxXferCount -= 2U;
+  }
+  /* Transmit data in 8 Bit mode */
+  else
+  {
+    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
+    hspi->pTxBuffPtr++;
+    hspi->TxXferCount--;
+  }
+
+  /* Check the end of the transmission */
+  if (hspi->TxXferCount == 0U)
+  {
+#if (USE_SPI_CRC != 0U)
+    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+    {
+      /* Set CRC Next Bit to send CRC */
+      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
+      /* Disable TXE interrupt */
+      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
+      return;
+    }
+#endif /* USE_SPI_CRC */
+
+    /* Disable TXE interrupt */
+    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
+
+    if (hspi->RxXferCount == 0U)
+    {
+      SPI_CloseRxTx_ISR(hspi);
+    }
+  }
+}
+
+/**
+  * @brief  Rx 16-bit handler for Transmit and Receive in Interrupt mode.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
+{
+  /* Receive data in 16 Bit mode */
+  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
+  hspi->pRxBuffPtr += sizeof(uint16_t);
+  hspi->RxXferCount--;
+
+  if (hspi->RxXferCount == 0U)
+  {
+#if (USE_SPI_CRC != 0U)
+    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+    {
+      hspi->RxISR =  SPI_2linesRxISR_16BITCRC;
+      return;
+    }
+#endif /* USE_SPI_CRC */
+
+    /* Disable RXNE interrupt */
+    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
+
+    if (hspi->TxXferCount == 0U)
+    {
+      SPI_CloseRxTx_ISR(hspi);
+    }
+  }
+}
+
+#if (USE_SPI_CRC != 0U)
+/**
+  * @brief  Manage the CRC 16-bit receive for Transmit and Receive in Interrupt mode.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+static void SPI_2linesRxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi)
+{
+  __IO uint32_t tmpreg = 0U;
+
+  /* Read 16bit CRC to flush Data Register */
+  tmpreg = READ_REG(hspi->Instance->DR);
+  /* To avoid GCC warning */
+  UNUSED(tmpreg);  
+
+  /* Disable RXNE interrupt */
+  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
+
+  SPI_CloseRxTx_ISR(hspi);
+}
+#endif /* USE_SPI_CRC */
+
+/**
+  * @brief  Tx 16-bit handler for Transmit and Receive in Interrupt mode.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
+{
+  /* Transmit data in 16 Bit mode */
+  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
+  hspi->pTxBuffPtr += sizeof(uint16_t);
+  hspi->TxXferCount--;
+
+  /* Enable CRC Transmission */
+  if (hspi->TxXferCount == 0U)
+  {
+#if (USE_SPI_CRC != 0U)
+    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+    {
+      /* Set CRC Next Bit to send CRC */
+      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
+      /* Disable TXE interrupt */
+      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
+      return;
+    }
+#endif /* USE_SPI_CRC */
+
+    /* Disable TXE interrupt */
+    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
+
+    if (hspi->RxXferCount == 0U)
+    {
+      SPI_CloseRxTx_ISR(hspi);
+    }
+  }
+}
+
+#if (USE_SPI_CRC != 0U)
+/**
+  * @brief  Manage the CRC 8-bit receive in Interrupt context.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+static void SPI_RxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi)
+{
+  __IO uint8_t  * ptmpreg8;
+  __IO uint8_t  tmpreg8 = 0;
+
+  /* Initialize the 8bit temporary pointer */
+  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
+  /* Read 8bit CRC to flush Data Register */
+  tmpreg8 = *ptmpreg8;
+  /* To avoid GCC warning */
+  UNUSED(tmpreg8);
+
+  hspi->CRCSize--;
+
+  if (hspi->CRCSize == 0U)
+  {
+    SPI_CloseRx_ISR(hspi);
+  }
+}
+#endif /* USE_SPI_CRC */
+
+/**
+  * @brief  Manage the receive 8-bit in Interrupt context.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
+{
+  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
+  hspi->pRxBuffPtr++;
+  hspi->RxXferCount--;
+
+#if (USE_SPI_CRC != 0U)
+  /* Enable CRC Transmission */
+  if ((hspi->RxXferCount == 1U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
+  {
+    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
+  }
+#endif /* USE_SPI_CRC */
+
+  if (hspi->RxXferCount == 0U)
+  {
+#if (USE_SPI_CRC != 0U)
+    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+    {
+      hspi->RxISR =  SPI_RxISR_8BITCRC;
+      return;
+    }
+#endif /* USE_SPI_CRC */
+    SPI_CloseRx_ISR(hspi);
+  }
+}
+
+#if (USE_SPI_CRC != 0U)
+/**
+  * @brief  Manage the CRC 16-bit receive in Interrupt context.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+static void SPI_RxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi)
+{
+  __IO uint32_t tmpreg = 0U;
+
+  /* Read 16bit CRC to flush Data Register */
+  tmpreg = READ_REG(hspi->Instance->DR);
+  /* To avoid GCC warning */
+  UNUSED(tmpreg);
+
+  /* Disable RXNE and ERR interrupt */
+  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
+
+  SPI_CloseRx_ISR(hspi);
+}
+#endif /* USE_SPI_CRC */
+
+/**
+  * @brief  Manage the 16-bit receive in Interrupt context.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
+{
+  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
+  hspi->pRxBuffPtr += sizeof(uint16_t);
+  hspi->RxXferCount--;
+
+#if (USE_SPI_CRC != 0U)
+  /* Enable CRC Transmission */
+  if ((hspi->RxXferCount == 1U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
+  {
+    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
+  }
+#endif /* USE_SPI_CRC */
+
+  if (hspi->RxXferCount == 0U)
+  {
+#if (USE_SPI_CRC != 0U)
+    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+    {
+      hspi->RxISR = SPI_RxISR_16BITCRC;
+      return;
+    }
+#endif /* USE_SPI_CRC */
+    SPI_CloseRx_ISR(hspi);
+  }
+}
+
+/**
+  * @brief  Handle the data 8-bit transmit in Interrupt mode.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
+{
+  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
+  hspi->pTxBuffPtr++;
+  hspi->TxXferCount--;
+
+  if (hspi->TxXferCount == 0U)
+  {
+#if (USE_SPI_CRC != 0U)
+    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+    {
+      /* Enable CRC Transmission */
+      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
+    }
+#endif /* USE_SPI_CRC */
+    SPI_CloseTx_ISR(hspi);
+  }
+}
+
+/**
+  * @brief  Handle the data 16-bit transmit in Interrupt mode.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
+{
+  /* Transmit data in 16 Bit mode */
+  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
+  hspi->pTxBuffPtr += sizeof(uint16_t);
+  hspi->TxXferCount--;
+
+  if (hspi->TxXferCount == 0U)
+  {
+#if (USE_SPI_CRC != 0U)
+    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+    {
+      /* Enable CRC Transmission */
+      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
+    }
+#endif /* USE_SPI_CRC */
+    SPI_CloseTx_ISR(hspi);
+  }
+}
+
+/**
+  * @brief  Handle SPI Communication Timeout.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *              the configuration information for SPI module.
+  * @param  Flag SPI flag to check
+  * @param  State flag state to check
+  * @param  Timeout Timeout duration
+  * @param  Tickstart tick start value
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
+                                                       uint32_t Timeout, uint32_t Tickstart)
+{
+  __IO uint32_t count;
+  uint32_t tmp_timeout;
+  uint32_t tmp_tickstart;
+
+  /* Adjust Timeout value  in case of end of transfer */
+  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
+  tmp_tickstart = HAL_GetTick();
+
+  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
+  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
+
+  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
+  {
+    if (Timeout != HAL_MAX_DELAY)
+    {
+      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
+      {
+        /* Disable the SPI and reset the CRC: the CRC value should be cleared
+           on both master and slave sides in order to resynchronize the master
+           and slave for their respective CRC calculation */
+
+        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
+        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
+
+        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
+                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
+        {
+          /* Disable SPI peripheral */
+          __HAL_SPI_DISABLE(hspi);
+        }
+
+        /* Reset CRC Calculation */
+        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+        {
+          SPI_RESET_CRC(hspi);
+        }
+
+        hspi->State = HAL_SPI_STATE_READY;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hspi);
+
+        return HAL_TIMEOUT;
+      }
+      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
+      if(count == 0U)
+      {
+        tmp_timeout = 0U;
+      }
+      count--;
+    }
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Handle SPI FIFO Communication Timeout.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *              the configuration information for SPI module.
+  * @param  Fifo Fifo to check
+  * @param  State Fifo state to check
+  * @param  Timeout Timeout duration
+  * @param  Tickstart tick start value
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
+                                                       uint32_t Timeout, uint32_t Tickstart)
+{
+  __IO uint32_t count;
+  uint32_t tmp_timeout;
+  uint32_t tmp_tickstart;
+  __IO uint8_t  * ptmpreg8;
+  __IO uint8_t  tmpreg8 = 0;
+
+  /* Adjust Timeout value  in case of end of transfer */
+  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
+  tmp_tickstart = HAL_GetTick();
+
+  /* Initialize the 8bit temporary pointer */
+  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
+
+  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
+  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
+
+  while ((hspi->Instance->SR & Fifo) != State)
+  {
+    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
+    {
+      /* Flush Data Register by a blank read */
+      tmpreg8 = *ptmpreg8;
+      /* To avoid GCC warning */
+      UNUSED(tmpreg8);
+    }
+
+    if (Timeout != HAL_MAX_DELAY)
+    {
+      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
+      {
+        /* Disable the SPI and reset the CRC: the CRC value should be cleared
+           on both master and slave sides in order to resynchronize the master
+           and slave for their respective CRC calculation */
+
+        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
+        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
+
+        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
+                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
+        {
+          /* Disable SPI peripheral */
+          __HAL_SPI_DISABLE(hspi);
+        }
+
+        /* Reset CRC Calculation */
+        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
+        {
+          SPI_RESET_CRC(hspi);
+        }
+
+        hspi->State = HAL_SPI_STATE_READY;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hspi);
+
+        return HAL_TIMEOUT;
+      }
+      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
+      if(count == 0U)
+      {
+        tmp_timeout = 0U;
+      }      
+      count--;
+    }
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Handle the check of the RX transaction complete.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @param  Timeout Timeout duration
+  * @param  Tickstart tick start value
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
+{
+  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
+                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
+  {
+    /* Disable SPI peripheral */
+    __HAL_SPI_DISABLE(hspi);
+  }
+
+  /* Control the BSY flag */
+  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
+  {
+    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
+    return HAL_TIMEOUT;
+  }
+
+  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
+                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
+  {
+    /* Empty the FRLVL fifo */
+    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
+    {
+      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
+      return HAL_TIMEOUT;
+    }
+  }
+  return HAL_OK;
+}
+
+/**
+  * @brief  Handle the check of the RXTX or TX transaction complete.
+  * @param  hspi SPI handle
+  * @param  Timeout Timeout duration
+  * @param  Tickstart tick start value
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
+{
+  /* Control if the TX fifo is empty */
+  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
+  {
+    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
+    return HAL_TIMEOUT;
+  }
+
+  /* Control the BSY flag */
+  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
+  {
+    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
+    return HAL_TIMEOUT;
+  }
+
+  /* Control if the RX fifo is empty */
+  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
+  {
+    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
+    return HAL_TIMEOUT;
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Handle the end of the RXTX transaction.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
+{
+  uint32_t tickstart;
+
+  /* Init tickstart for timeout management */
+  tickstart = HAL_GetTick();
+
+  /* Disable ERR interrupt */
+  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
+
+  /* Check the end of the transaction */
+  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
+  {
+    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
+  }
+
+#if (USE_SPI_CRC != 0U)
+  /* Check if CRC error occurred */
+  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
+  {
+    hspi->State = HAL_SPI_STATE_READY;
+    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
+    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
+    /* Call user error callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+    hspi->ErrorCallback(hspi);
+#else
+    HAL_SPI_ErrorCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+  }
+  else
+  {
+#endif /* USE_SPI_CRC */
+    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
+    {
+      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
+      {
+        hspi->State = HAL_SPI_STATE_READY;
+        /* Call user Rx complete callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+        hspi->RxCpltCallback(hspi);
+#else
+        HAL_SPI_RxCpltCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+      }
+      else
+      {
+        hspi->State = HAL_SPI_STATE_READY;
+        /* Call user TxRx complete callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+        hspi->TxRxCpltCallback(hspi);
+#else
+        HAL_SPI_TxRxCpltCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+      }
+    }
+    else
+    {
+      hspi->State = HAL_SPI_STATE_READY;
+      /* Call user error callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+      hspi->ErrorCallback(hspi);
+#else
+      HAL_SPI_ErrorCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+    }
+#if (USE_SPI_CRC != 0U)
+  }
+#endif /* USE_SPI_CRC */
+}
+
+/**
+  * @brief  Handle the end of the RX transaction.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
+{
+  /* Disable RXNE and ERR interrupt */
+  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
+
+  /* Check the end of the transaction */
+  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
+  {
+    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
+  }
+  hspi->State = HAL_SPI_STATE_READY;
+
+#if (USE_SPI_CRC != 0U)
+  /* Check if CRC error occurred */
+  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
+  {
+    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
+    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
+    /* Call user error callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+    hspi->ErrorCallback(hspi);
+#else
+    HAL_SPI_ErrorCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+  }
+  else
+  {
+#endif /* USE_SPI_CRC */
+    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
+    {
+      /* Call user Rx complete callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+      hspi->RxCpltCallback(hspi);
+#else
+      HAL_SPI_RxCpltCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+    }
+    else
+    {
+      /* Call user error callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+      hspi->ErrorCallback(hspi);
+#else
+      HAL_SPI_ErrorCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+    }
+#if (USE_SPI_CRC != 0U)
+  }
+#endif /* USE_SPI_CRC */
+}
+
+/**
+  * @brief  Handle the end of the TX transaction.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
+{
+  uint32_t tickstart;
+
+  /* Init tickstart for timeout management*/
+  tickstart = HAL_GetTick();
+
+  /* Disable TXE and ERR interrupt */
+  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
+
+  /* Check the end of the transaction */
+  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
+  {
+    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
+  }
+
+  /* Clear overrun flag in 2 Lines communication mode because received is not read */
+  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
+  {
+    __HAL_SPI_CLEAR_OVRFLAG(hspi);
+  }
+
+  hspi->State = HAL_SPI_STATE_READY;
+  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
+  {
+    /* Call user error callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+    hspi->ErrorCallback(hspi);
+#else
+    HAL_SPI_ErrorCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+  }
+  else
+  {
+    /* Call user Rx complete callback */
+#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
+    hspi->TxCpltCallback(hspi);
+#else
+    HAL_SPI_TxCpltCallback(hspi);
+#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
+  }
+}
+
+/**
+  * @brief  Handle abort a Rx transaction.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
+{
+  __IO uint32_t count;
+
+  /* Disable SPI Peripheral */
+  __HAL_SPI_DISABLE(hspi);
+
+  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
+
+  /* Disable RXNEIE interrupt */
+  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
+
+  /* Check RXNEIE is disabled */
+  do
+  {
+    if (count == 0U)
+    {
+      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
+      break;
+    }
+    count--;
+  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
+
+  /* Control the BSY flag */
+  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
+  {
+    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
+  }
+
+  /* Empty the FRLVL fifo */
+  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
+  {
+    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
+  }
+
+  hspi->State = HAL_SPI_STATE_ABORT;
+}
+
+/**
+  * @brief  Handle abort a Tx or Rx/Tx transaction.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for SPI module.
+  * @retval None
+  */
+static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
+{
+  __IO uint32_t count;
+
+  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
+
+  /* Disable TXEIE interrupt */
+  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
+
+  /* Check TXEIE is disabled */
+  do
+  {
+    if (count == 0U)
+    {
+      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
+      break;
+    }
+    count--;
+  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
+
+  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
+  {
+    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
+  }
+
+  /* Disable SPI Peripheral */
+  __HAL_SPI_DISABLE(hspi);
+
+  /* Empty the FRLVL fifo */
+  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
+  {
+    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
+  }
+
+  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
+  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
+  {
+    /* Disable RXNEIE interrupt */
+    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
+
+    /* Check RXNEIE is disabled */
+    do
+    {
+      if (count == 0U)
+      {
+        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
+        break;
+      }
+      count--;
+    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
+
+    /* Control the BSY flag */
+    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
+    {
+      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
+    }
+
+    /* Empty the FRLVL fifo */
+    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
+    {
+      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
+    }
+  }
+  hspi->State = HAL_SPI_STATE_ABORT;
+}
+
+/**
+  * @}
+  */
+
+#endif /* HAL_SPI_MODULE_ENABLED */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi_ex.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi_ex.c
new file mode 100644
index 0000000..f1b4d6b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi_ex.c
@@ -0,0 +1,115 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_spi_ex.c
+  * @author  MCD Application Team
+  * @brief   Extended SPI HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          SPI peripheral extended functionalities :
+  *           + IO operation functions
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup SPIEx SPIEx
+  * @brief SPI Extended HAL module driver
+  * @{
+  */
+#ifdef HAL_SPI_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private defines -----------------------------------------------------------*/
+/** @defgroup SPIEx_Private_Constants SPIEx Private Constants
+  * @{
+  */
+#define SPI_FIFO_SIZE       4UL
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup SPIEx_Exported_Functions SPIEx Exported Functions
+  * @{
+  */
+
+/** @defgroup SPIEx_Exported_Functions_Group1 IO operation functions
+  *  @brief   Data transfers functions
+  *
+@verbatim
+  ==============================================================================
+                      ##### IO operation functions #####
+ ===============================================================================
+ [..]
+    This subsection provides a set of extended functions to manage the SPI
+    data transfers.
+
+    (#) Rx data flush function:
+        (++) HAL_SPIEx_FlushRxFifo()
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Flush the RX fifo.
+  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
+  *               the configuration information for the specified SPI module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_SPIEx_FlushRxFifo(SPI_HandleTypeDef *hspi)
+{
+  __IO uint32_t tmpreg;
+  uint8_t  count = 0U;
+  while ((hspi->Instance->SR & SPI_FLAG_FRLVL) !=  SPI_FRLVL_EMPTY)
+  {
+    count++;
+    tmpreg = hspi->Instance->DR;
+    UNUSED(tmpreg); /* To avoid GCC warning */
+    if (count == SPI_FIFO_SIZE)
+    {
+      return HAL_TIMEOUT;
+    }
+  }
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_SPI_MODULE_ENABLED */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c
new file mode 100644
index 0000000..cdde80f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c
@@ -0,0 +1,7782 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_tim.c
+  * @author  MCD Application Team
+  * @brief   TIM HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Timer (TIM) peripheral:
+  *           + TIM Time Base Initialization
+  *           + TIM Time Base Start
+  *           + TIM Time Base Start Interruption
+  *           + TIM Time Base Start DMA
+  *           + TIM Output Compare/PWM Initialization
+  *           + TIM Output Compare/PWM Channel Configuration
+  *           + TIM Output Compare/PWM  Start
+  *           + TIM Output Compare/PWM  Start Interruption
+  *           + TIM Output Compare/PWM Start DMA
+  *           + TIM Input Capture Initialization
+  *           + TIM Input Capture Channel Configuration
+  *           + TIM Input Capture Start
+  *           + TIM Input Capture Start Interruption
+  *           + TIM Input Capture Start DMA
+  *           + TIM One Pulse Initialization
+  *           + TIM One Pulse Channel Configuration
+  *           + TIM One Pulse Start
+  *           + TIM Encoder Interface Initialization
+  *           + TIM Encoder Interface Start
+  *           + TIM Encoder Interface Start Interruption
+  *           + TIM Encoder Interface Start DMA
+  *           + Commutation Event configuration with Interruption and DMA
+  *           + TIM OCRef clear configuration
+  *           + TIM External Clock configuration
+  @verbatim
+  ==============================================================================
+                      ##### TIMER Generic features #####
+  ==============================================================================
+  [..] The Timer features include:
+       (#) 16-bit up, down, up/down auto-reload counter.
+       (#) 16-bit programmable prescaler allowing dividing (also on the fly) the
+           counter clock frequency either by any factor between 1 and 65536.
+       (#) Up to 4 independent channels for:
+           (++) Input Capture
+           (++) Output Compare
+           (++) PWM generation (Edge and Center-aligned Mode)
+           (++) One-pulse mode output
+       (#) Synchronization circuit to control the timer with external signals and to interconnect
+            several timers together.
+       (#) Supports incremental encoder for positioning purposes
+
+            ##### How to use this driver #####
+  ==============================================================================
+    [..]
+     (#) Initialize the TIM low level resources by implementing the following functions
+         depending on the selected feature:
+           (++) Time Base : HAL_TIM_Base_MspInit()
+           (++) Input Capture : HAL_TIM_IC_MspInit()
+           (++) Output Compare : HAL_TIM_OC_MspInit()
+           (++) PWM generation : HAL_TIM_PWM_MspInit()
+           (++) One-pulse mode output : HAL_TIM_OnePulse_MspInit()
+           (++) Encoder mode output : HAL_TIM_Encoder_MspInit()
+
+     (#) Initialize the TIM low level resources :
+        (##) Enable the TIM interface clock using __HAL_RCC_TIMx_CLK_ENABLE();
+        (##) TIM pins configuration
+            (+++) Enable the clock for the TIM GPIOs using the following function:
+             __HAL_RCC_GPIOx_CLK_ENABLE();
+            (+++) Configure these TIM pins in Alternate function mode using HAL_GPIO_Init();
+
+     (#) The external Clock can be configured, if needed (the default clock is the
+         internal clock from the APBx), using the following function:
+         HAL_TIM_ConfigClockSource, the clock configuration should be done before
+         any start function.
+
+     (#) Configure the TIM in the desired functioning mode using one of the
+       Initialization function of this driver:
+       (++) HAL_TIM_Base_Init: to use the Timer to generate a simple time base
+       (++) HAL_TIM_OC_Init and HAL_TIM_OC_ConfigChannel: to use the Timer to generate an
+            Output Compare signal.
+       (++) HAL_TIM_PWM_Init and HAL_TIM_PWM_ConfigChannel: to use the Timer to generate a
+            PWM signal.
+       (++) HAL_TIM_IC_Init and HAL_TIM_IC_ConfigChannel: to use the Timer to measure an
+            external signal.
+       (++) HAL_TIM_OnePulse_Init and HAL_TIM_OnePulse_ConfigChannel: to use the Timer
+            in One Pulse Mode.
+       (++) HAL_TIM_Encoder_Init: to use the Timer Encoder Interface.
+
+     (#) Activate the TIM peripheral using one of the start functions depending from the feature used:
+           (++) Time Base : HAL_TIM_Base_Start(), HAL_TIM_Base_Start_DMA(), HAL_TIM_Base_Start_IT()
+           (++) Input Capture :  HAL_TIM_IC_Start(), HAL_TIM_IC_Start_DMA(), HAL_TIM_IC_Start_IT()
+           (++) Output Compare : HAL_TIM_OC_Start(), HAL_TIM_OC_Start_DMA(), HAL_TIM_OC_Start_IT()
+           (++) PWM generation : HAL_TIM_PWM_Start(), HAL_TIM_PWM_Start_DMA(), HAL_TIM_PWM_Start_IT()
+           (++) One-pulse mode output : HAL_TIM_OnePulse_Start(), HAL_TIM_OnePulse_Start_IT()
+           (++) Encoder mode output : HAL_TIM_Encoder_Start(), HAL_TIM_Encoder_Start_DMA(), HAL_TIM_Encoder_Start_IT().
+
+     (#) The DMA Burst is managed with the two following functions:
+         HAL_TIM_DMABurst_WriteStart()
+         HAL_TIM_DMABurst_ReadStart()
+
+    *** Callback registration ***
+  =============================================
+
+  [..]
+  The compilation define  USE_HAL_TIM_REGISTER_CALLBACKS when set to 1
+  allows the user to configure dynamically the driver callbacks.
+
+  [..]
+  Use Function @ref HAL_TIM_RegisterCallback() to register a callback.
+  @ref HAL_TIM_RegisterCallback() takes as parameters the HAL peripheral handle,
+  the Callback ID and a pointer to the user callback function.
+
+  [..]
+  Use function @ref HAL_TIM_UnRegisterCallback() to reset a callback to the default
+  weak function.
+  @ref HAL_TIM_UnRegisterCallback takes as parameters the HAL peripheral handle,
+  and the Callback ID.
+
+  [..]
+  These functions allow to register/unregister following callbacks:
+    (+) Base_MspInitCallback              : TIM Base Msp Init Callback.
+    (+) Base_MspDeInitCallback            : TIM Base Msp DeInit Callback.
+    (+) IC_MspInitCallback                : TIM IC Msp Init Callback.
+    (+) IC_MspDeInitCallback              : TIM IC Msp DeInit Callback.
+    (+) OC_MspInitCallback                : TIM OC Msp Init Callback.
+    (+) OC_MspDeInitCallback              : TIM OC Msp DeInit Callback.
+    (+) PWM_MspInitCallback               : TIM PWM Msp Init Callback.
+    (+) PWM_MspDeInitCallback             : TIM PWM Msp DeInit Callback.
+    (+) OnePulse_MspInitCallback          : TIM One Pulse Msp Init Callback.
+    (+) OnePulse_MspDeInitCallback        : TIM One Pulse Msp DeInit Callback.
+    (+) Encoder_MspInitCallback           : TIM Encoder Msp Init Callback.
+    (+) Encoder_MspDeInitCallback         : TIM Encoder Msp DeInit Callback.
+    (+) HallSensor_MspInitCallback        : TIM Hall Sensor Msp Init Callback.
+    (+) HallSensor_MspDeInitCallback      : TIM Hall Sensor Msp DeInit Callback.
+    (+) PeriodElapsedCallback             : TIM Period Elapsed Callback.
+    (+) PeriodElapsedHalfCpltCallback     : TIM Period Elapsed half complete Callback.
+    (+) TriggerCallback                   : TIM Trigger Callback.
+    (+) TriggerHalfCpltCallback           : TIM Trigger half complete Callback.
+    (+) IC_CaptureCallback                : TIM Input Capture Callback.
+    (+) IC_CaptureHalfCpltCallback        : TIM Input Capture half complete Callback.
+    (+) OC_DelayElapsedCallback           : TIM Output Compare Delay Elapsed Callback.
+    (+) PWM_PulseFinishedCallback         : TIM PWM Pulse Finished Callback.
+    (+) PWM_PulseFinishedHalfCpltCallback : TIM PWM Pulse Finished half complete Callback.
+    (+) ErrorCallback                     : TIM Error Callback.
+    (+) CommutationCallback               : TIM Commutation Callback.
+    (+) CommutationHalfCpltCallback       : TIM Commutation half complete Callback.
+    (+) BreakCallback                     : TIM Break Callback.
+    (+) Break2Callback                    : TIM Break2 Callback.
+
+  [..]
+By default, after the Init and when the state is HAL_TIM_STATE_RESET
+all interrupt callbacks are set to the corresponding weak functions:
+  examples @ref HAL_TIM_TriggerCallback(), @ref HAL_TIM_ErrorCallback().
+
+  [..]
+  Exception done for MspInit and MspDeInit functions that are reset to the legacy weak
+  functionalities in the Init / DeInit only when these callbacks are null
+  (not registered beforehand). If not, MspInit or MspDeInit are not null, the Init / DeInit
+    keep and use the user MspInit / MspDeInit callbacks(registered beforehand)
+
+  [..]
+    Callbacks can be registered / unregistered in HAL_TIM_STATE_READY state only.
+    Exception done MspInit / MspDeInit that can be registered / unregistered
+    in HAL_TIM_STATE_READY or HAL_TIM_STATE_RESET state,
+    thus registered(user) MspInit / DeInit callbacks can be used during the Init / DeInit.
+  In that case first register the MspInit/MspDeInit user callbacks
+      using @ref HAL_TIM_RegisterCallback() before calling DeInit or Init function.
+
+  [..]
+      When The compilation define USE_HAL_TIM_REGISTER_CALLBACKS is set to 0 or
+      not defined, the callback registration feature is not available and all callbacks
+      are set to the corresponding weak functions.
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup TIM TIM
+  * @brief TIM HAL module driver
+  * @{
+  */
+
+#ifdef HAL_TIM_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @addtogroup TIM_Private_Constants
+  * @{
+  */
+#define TIMx_OR1_OCREF_CLR 0x00000001U
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/** @addtogroup TIM_Private_Functions
+  * @{
+  */
+static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
+static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
+static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
+static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
+static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
+static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter);
+static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
+                              uint32_t TIM_ICFilter);
+static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter);
+static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
+                              uint32_t TIM_ICFilter);
+static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
+                              uint32_t TIM_ICFilter);
+static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource);
+static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma);
+static void TIM_DMAPeriodElapsedHalfCplt(DMA_HandleTypeDef *hdma);
+static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma);
+static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma);
+static void TIM_DMATriggerHalfCplt(DMA_HandleTypeDef *hdma);
+static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
+                                                  TIM_SlaveConfigTypeDef *sSlaveConfig);
+/**
+  * @}
+  */
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup TIM_Exported_Functions TIM Exported Functions
+  * @{
+  */
+
+/** @defgroup TIM_Exported_Functions_Group1 TIM Time Base functions
+  *  @brief    Time Base functions
+  *
+@verbatim
+  ==============================================================================
+              ##### Time Base functions #####
+  ==============================================================================
+  [..]
+    This section provides functions allowing to:
+    (+) Initialize and configure the TIM base.
+    (+) De-initialize the TIM base.
+    (+) Start the Time Base.
+    (+) Stop the Time Base.
+    (+) Start the Time Base and enable interrupt.
+    (+) Stop the Time Base and disable interrupt.
+    (+) Start the Time Base and enable DMA transfer.
+    (+) Stop the Time Base and disable DMA transfer.
+
+@endverbatim
+  * @{
+  */
+/**
+  * @brief  Initializes the TIM Time base Unit according to the specified
+  *         parameters in the TIM_HandleTypeDef and initialize the associated handle.
+  * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
+  *         requires a timer reset to avoid unexpected direction
+  *         due to DIR bit readonly in center aligned mode.
+  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
+  * @param  htim TIM Base handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
+{
+  /* Check the TIM handle allocation */
+  if (htim == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
+  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
+  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
+
+  if (htim->State == HAL_TIM_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    htim->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+    /* Reset interrupt callbacks to legacy weak callbacks */
+    TIM_ResetCallback(htim);
+
+    if (htim->Base_MspInitCallback == NULL)
+    {
+      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
+    }
+    /* Init the low level hardware : GPIO, CLOCK, NVIC */
+    htim->Base_MspInitCallback(htim);
+#else
+    /* Init the low level hardware : GPIO, CLOCK, NVIC */
+    HAL_TIM_Base_MspInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+  }
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Set the Time Base configuration */
+  TIM_Base_SetConfig(htim->Instance, &htim->Init);
+
+  /* Initialize the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
+
+  /* Initialize the TIM channels state */
+  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Initialize the TIM state*/
+  htim->State = HAL_TIM_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  DeInitializes the TIM Base peripheral
+  * @param  htim TIM Base handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Disable the TIM Peripheral Clock */
+  __HAL_TIM_DISABLE(htim);
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  if (htim->Base_MspDeInitCallback == NULL)
+  {
+    htim->Base_MspDeInitCallback = HAL_TIM_Base_MspDeInit;
+  }
+  /* DeInit the low level hardware */
+  htim->Base_MspDeInitCallback(htim);
+#else
+  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
+  HAL_TIM_Base_MspDeInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  /* Change the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
+
+  /* Change the TIM channels state */
+  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
+
+  /* Change TIM state */
+  htim->State = HAL_TIM_STATE_RESET;
+
+  /* Release Lock */
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the TIM Base MSP.
+  * @param  htim TIM Base handle
+  * @retval None
+  */
+__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_Base_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitializes TIM Base MSP.
+  * @param  htim TIM Base handle
+  * @retval None
+  */
+__weak void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_Base_MspDeInit could be implemented in the user file
+   */
+}
+
+
+/**
+  * @brief  Starts the TIM Base generation.
+  * @param  htim TIM Base handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
+{
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+
+  /* Check the TIM state */
+  if (htim->State != HAL_TIM_STATE_READY)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Base generation.
+  * @param  htim TIM Base handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM Base generation in interrupt mode.
+  * @param  htim TIM Base handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
+{
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+
+  /* Check the TIM state */
+  if (htim->State != HAL_TIM_STATE_READY)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Enable the TIM Update interrupt */
+  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Base generation in interrupt mode.
+  * @param  htim TIM Base handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+
+  /* Disable the TIM Update interrupt */
+  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM Base generation in DMA mode.
+  * @param  htim TIM Base handle
+  * @param  pData The source Buffer address.
+  * @param  Length The length of data to be transferred from memory to peripheral.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length)
+{
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));
+
+  /* Set the TIM state */
+  if (htim->State == HAL_TIM_STATE_BUSY)
+  {
+    return HAL_BUSY;
+  }
+  else if (htim->State == HAL_TIM_STATE_READY)
+  {
+    if ((pData == NULL) && (Length > 0U))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      htim->State = HAL_TIM_STATE_BUSY;
+    }
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the DMA Period elapsed callbacks */
+  htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
+  htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
+
+  /* Set the DMA error callback */
+  htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
+
+  /* Enable the DMA channel */
+  if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)pData, (uint32_t)&htim->Instance->ARR,
+                     Length) != HAL_OK)
+  {
+    /* Return error status */
+    return HAL_ERROR;
+  }
+
+  /* Enable the TIM Update DMA request */
+  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE);
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Base generation in DMA mode.
+  * @param  htim TIM Base handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));
+
+  /* Disable the TIM Update DMA request */
+  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_UPDATE);
+
+  (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Exported_Functions_Group2 TIM Output Compare functions
+  *  @brief    TIM Output Compare functions
+  *
+@verbatim
+  ==============================================================================
+                  ##### TIM Output Compare functions #####
+  ==============================================================================
+  [..]
+    This section provides functions allowing to:
+    (+) Initialize and configure the TIM Output Compare.
+    (+) De-initialize the TIM Output Compare.
+    (+) Start the TIM Output Compare.
+    (+) Stop the TIM Output Compare.
+    (+) Start the TIM Output Compare and enable interrupt.
+    (+) Stop the TIM Output Compare and disable interrupt.
+    (+) Start the TIM Output Compare and enable DMA transfer.
+    (+) Stop the TIM Output Compare and disable DMA transfer.
+
+@endverbatim
+  * @{
+  */
+/**
+  * @brief  Initializes the TIM Output Compare according to the specified
+  *         parameters in the TIM_HandleTypeDef and initializes the associated handle.
+  * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
+  *         requires a timer reset to avoid unexpected direction
+  *         due to DIR bit readonly in center aligned mode.
+  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
+  * @param  htim TIM Output Compare handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
+{
+  /* Check the TIM handle allocation */
+  if (htim == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
+  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
+  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
+
+  if (htim->State == HAL_TIM_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    htim->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+    /* Reset interrupt callbacks to legacy weak callbacks */
+    TIM_ResetCallback(htim);
+
+    if (htim->OC_MspInitCallback == NULL)
+    {
+      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
+    }
+    /* Init the low level hardware : GPIO, CLOCK, NVIC */
+    htim->OC_MspInitCallback(htim);
+#else
+    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
+    HAL_TIM_OC_MspInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+  }
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Init the base time for the Output Compare */
+  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
+
+  /* Initialize the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
+
+  /* Initialize the TIM channels state */
+  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Initialize the TIM state*/
+  htim->State = HAL_TIM_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  DeInitializes the TIM peripheral
+  * @param  htim TIM Output Compare handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Disable the TIM Peripheral Clock */
+  __HAL_TIM_DISABLE(htim);
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  if (htim->OC_MspDeInitCallback == NULL)
+  {
+    htim->OC_MspDeInitCallback = HAL_TIM_OC_MspDeInit;
+  }
+  /* DeInit the low level hardware */
+  htim->OC_MspDeInitCallback(htim);
+#else
+  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
+  HAL_TIM_OC_MspDeInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  /* Change the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
+
+  /* Change the TIM channels state */
+  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
+
+  /* Change TIM state */
+  htim->State = HAL_TIM_STATE_RESET;
+
+  /* Release Lock */
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the TIM Output Compare MSP.
+  * @param  htim TIM Output Compare handle
+  * @retval None
+  */
+__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_OC_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitializes TIM Output Compare MSP.
+  * @param  htim TIM Output Compare handle
+  * @retval None
+  */
+__weak void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_OC_MspDeInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Starts the TIM Output Compare signal generation.
+  * @param  htim TIM Output Compare handle
+  * @param  Channel TIM Channel to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
+  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  /* Check the TIM channel state */
+  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  /* Enable the Output compare channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Enable the main output */
+    __HAL_TIM_MOE_ENABLE(htim);
+  }
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Output Compare signal generation.
+  * @param  htim TIM Output Compare handle
+  * @param  Channel TIM Channel to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
+  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  /* Disable the Output compare channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Disable the Main Output */
+    __HAL_TIM_MOE_DISABLE(htim);
+  }
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM Output Compare signal generation in interrupt mode.
+  * @param  htim TIM Output Compare handle
+  * @param  Channel TIM Channel to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  /* Check the TIM channel state */
+  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Enable the TIM Capture/Compare 1 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Enable the TIM Capture/Compare 2 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Enable the TIM Capture/Compare 3 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Enable the TIM Capture/Compare 4 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  /* Enable the Output compare channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Enable the main output */
+    __HAL_TIM_MOE_ENABLE(htim);
+  }
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Output Compare signal generation in interrupt mode.
+  * @param  htim TIM Output Compare handle
+  * @param  Channel TIM Channel to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Disable the TIM Capture/Compare 1 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Disable the TIM Capture/Compare 2 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Disable the TIM Capture/Compare 3 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Disable the TIM Capture/Compare 4 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  /* Disable the Output compare channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Disable the Main Output */
+    __HAL_TIM_MOE_DISABLE(htim);
+  }
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM Output Compare signal generation in DMA mode.
+  * @param  htim TIM Output Compare handle
+  * @param  Channel TIM Channel to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @param  pData The source Buffer address.
+  * @param  Length The length of data to be transferred from memory to TIM peripheral
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
+{
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  /* Set the TIM channel state */
+  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
+  {
+    return HAL_BUSY;
+  }
+  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
+  {
+    if ((pData == NULL) && (Length > 0U))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
+                         Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+
+      /* Enable the TIM Capture/Compare 1 DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
+                         Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+
+      /* Enable the TIM Capture/Compare 2 DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
+                         Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Capture/Compare 3 DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
+                         Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Capture/Compare 4 DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  /* Enable the Output compare channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Enable the main output */
+    __HAL_TIM_MOE_ENABLE(htim);
+  }
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Output Compare signal generation in DMA mode.
+  * @param  htim TIM Output Compare handle
+  * @param  Channel TIM Channel to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Disable the TIM Capture/Compare 1 DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Disable the TIM Capture/Compare 2 DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Disable the TIM Capture/Compare 3 DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Disable the TIM Capture/Compare 4 interrupt */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  /* Disable the Output compare channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Disable the Main Output */
+    __HAL_TIM_MOE_DISABLE(htim);
+  }
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Exported_Functions_Group3 TIM PWM functions
+  *  @brief    TIM PWM functions
+  *
+@verbatim
+  ==============================================================================
+                          ##### TIM PWM functions #####
+  ==============================================================================
+  [..]
+    This section provides functions allowing to:
+    (+) Initialize and configure the TIM PWM.
+    (+) De-initialize the TIM PWM.
+    (+) Start the TIM PWM.
+    (+) Stop the TIM PWM.
+    (+) Start the TIM PWM and enable interrupt.
+    (+) Stop the TIM PWM and disable interrupt.
+    (+) Start the TIM PWM and enable DMA transfer.
+    (+) Stop the TIM PWM and disable DMA transfer.
+
+@endverbatim
+  * @{
+  */
+/**
+  * @brief  Initializes the TIM PWM Time Base according to the specified
+  *         parameters in the TIM_HandleTypeDef and initializes the associated handle.
+  * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
+  *         requires a timer reset to avoid unexpected direction
+  *         due to DIR bit readonly in center aligned mode.
+  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
+  * @param  htim TIM PWM handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
+{
+  /* Check the TIM handle allocation */
+  if (htim == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
+  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
+  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
+
+  if (htim->State == HAL_TIM_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    htim->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+    /* Reset interrupt callbacks to legacy weak callbacks */
+    TIM_ResetCallback(htim);
+
+    if (htim->PWM_MspInitCallback == NULL)
+    {
+      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
+    }
+    /* Init the low level hardware : GPIO, CLOCK, NVIC */
+    htim->PWM_MspInitCallback(htim);
+#else
+    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
+    HAL_TIM_PWM_MspInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+  }
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Init the base time for the PWM */
+  TIM_Base_SetConfig(htim->Instance, &htim->Init);
+
+  /* Initialize the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
+
+  /* Initialize the TIM channels state */
+  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Initialize the TIM state*/
+  htim->State = HAL_TIM_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  DeInitializes the TIM peripheral
+  * @param  htim TIM PWM handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Disable the TIM Peripheral Clock */
+  __HAL_TIM_DISABLE(htim);
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  if (htim->PWM_MspDeInitCallback == NULL)
+  {
+    htim->PWM_MspDeInitCallback = HAL_TIM_PWM_MspDeInit;
+  }
+  /* DeInit the low level hardware */
+  htim->PWM_MspDeInitCallback(htim);
+#else
+  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
+  HAL_TIM_PWM_MspDeInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  /* Change the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
+
+  /* Change the TIM channels state */
+  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
+
+  /* Change TIM state */
+  htim->State = HAL_TIM_STATE_RESET;
+
+  /* Release Lock */
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the TIM PWM MSP.
+  * @param  htim TIM PWM handle
+  * @retval None
+  */
+__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_PWM_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitializes TIM PWM MSP.
+  * @param  htim TIM PWM handle
+  * @retval None
+  */
+__weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_PWM_MspDeInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Starts the PWM signal generation.
+  * @param  htim TIM handle
+  * @param  Channel TIM Channels to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
+  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  /* Check the TIM channel state */
+  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  /* Enable the Capture compare channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Enable the main output */
+    __HAL_TIM_MOE_ENABLE(htim);
+  }
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the PWM signal generation.
+  * @param  htim TIM PWM handle
+  * @param  Channel TIM Channels to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
+  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  /* Disable the Capture compare channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Disable the Main Output */
+    __HAL_TIM_MOE_DISABLE(htim);
+  }
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the PWM signal generation in interrupt mode.
+  * @param  htim TIM PWM handle
+  * @param  Channel TIM Channel to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  uint32_t tmpsmcr;
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  /* Check the TIM channel state */
+  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Enable the TIM Capture/Compare 1 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Enable the TIM Capture/Compare 2 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Enable the TIM Capture/Compare 3 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Enable the TIM Capture/Compare 4 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  /* Enable the Capture compare channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Enable the main output */
+    __HAL_TIM_MOE_ENABLE(htim);
+  }
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the PWM signal generation in interrupt mode.
+  * @param  htim TIM PWM handle
+  * @param  Channel TIM Channels to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Disable the TIM Capture/Compare 1 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Disable the TIM Capture/Compare 2 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Disable the TIM Capture/Compare 3 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Disable the TIM Capture/Compare 4 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  /* Disable the Capture compare channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Disable the Main Output */
+    __HAL_TIM_MOE_DISABLE(htim);
+  }
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM PWM signal generation in DMA mode.
+  * @param  htim TIM PWM handle
+  * @param  Channel TIM Channels to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @param  pData The source Buffer address.
+  * @param  Length The length of data to be transferred from memory to TIM peripheral
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
+{
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  /* Set the TIM channel state */
+  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
+  {
+    return HAL_BUSY;
+  }
+  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
+  {
+    if ((pData == NULL) && (Length > 0U))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
+                         Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+
+      /* Enable the TIM Capture/Compare 1 DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
+                         Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Capture/Compare 2 DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
+                         Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Output Capture/Compare 3 request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
+                         Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Capture/Compare 4 DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  /* Enable the Capture compare channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Enable the main output */
+    __HAL_TIM_MOE_ENABLE(htim);
+  }
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM PWM signal generation in DMA mode.
+  * @param  htim TIM PWM handle
+  * @param  Channel TIM Channels to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Disable the TIM Capture/Compare 1 DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Disable the TIM Capture/Compare 2 DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Disable the TIM Capture/Compare 3 DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Disable the TIM Capture/Compare 4 interrupt */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  /* Disable the Capture compare channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Disable the Main Output */
+    __HAL_TIM_MOE_DISABLE(htim);
+  }
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Exported_Functions_Group4 TIM Input Capture functions
+  *  @brief    TIM Input Capture functions
+  *
+@verbatim
+  ==============================================================================
+              ##### TIM Input Capture functions #####
+  ==============================================================================
+ [..]
+   This section provides functions allowing to:
+   (+) Initialize and configure the TIM Input Capture.
+   (+) De-initialize the TIM Input Capture.
+   (+) Start the TIM Input Capture.
+   (+) Stop the TIM Input Capture.
+   (+) Start the TIM Input Capture and enable interrupt.
+   (+) Stop the TIM Input Capture and disable interrupt.
+   (+) Start the TIM Input Capture and enable DMA transfer.
+   (+) Stop the TIM Input Capture and disable DMA transfer.
+
+@endverbatim
+  * @{
+  */
+/**
+  * @brief  Initializes the TIM Input Capture Time base according to the specified
+  *         parameters in the TIM_HandleTypeDef and initializes the associated handle.
+  * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
+  *         requires a timer reset to avoid unexpected direction
+  *         due to DIR bit readonly in center aligned mode.
+  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
+  * @param  htim TIM Input Capture handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
+{
+  /* Check the TIM handle allocation */
+  if (htim == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
+  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
+  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
+
+  if (htim->State == HAL_TIM_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    htim->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+    /* Reset interrupt callbacks to legacy weak callbacks */
+    TIM_ResetCallback(htim);
+
+    if (htim->IC_MspInitCallback == NULL)
+    {
+      htim->IC_MspInitCallback = HAL_TIM_IC_MspInit;
+    }
+    /* Init the low level hardware : GPIO, CLOCK, NVIC */
+    htim->IC_MspInitCallback(htim);
+#else
+    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
+    HAL_TIM_IC_MspInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+  }
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Init the base time for the input capture */
+  TIM_Base_SetConfig(htim->Instance, &htim->Init);
+
+  /* Initialize the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
+
+  /* Initialize the TIM channels state */
+  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Initialize the TIM state*/
+  htim->State = HAL_TIM_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  DeInitializes the TIM peripheral
+  * @param  htim TIM Input Capture handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Disable the TIM Peripheral Clock */
+  __HAL_TIM_DISABLE(htim);
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  if (htim->IC_MspDeInitCallback == NULL)
+  {
+    htim->IC_MspDeInitCallback = HAL_TIM_IC_MspDeInit;
+  }
+  /* DeInit the low level hardware */
+  htim->IC_MspDeInitCallback(htim);
+#else
+  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
+  HAL_TIM_IC_MspDeInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  /* Change the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
+
+  /* Change the TIM channels state */
+  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
+
+  /* Change TIM state */
+  htim->State = HAL_TIM_STATE_RESET;
+
+  /* Release Lock */
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the TIM Input Capture MSP.
+  * @param  htim TIM Input Capture handle
+  * @retval None
+  */
+__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_IC_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitializes TIM Input Capture MSP.
+  * @param  htim TIM handle
+  * @retval None
+  */
+__weak void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_IC_MspDeInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Starts the TIM Input Capture measurement.
+  * @param  htim TIM Input Capture handle
+  * @param  Channel TIM Channels to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  uint32_t tmpsmcr;
+  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  /* Check the TIM channel state */
+  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  /* Enable the Input Capture channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Input Capture measurement.
+  * @param  htim TIM Input Capture handle
+  * @param  Channel TIM Channels to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  /* Disable the Input Capture channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM Input Capture measurement in interrupt mode.
+  * @param  htim TIM Input Capture handle
+  * @param  Channel TIM Channels to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  uint32_t tmpsmcr;
+  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  /* Check the TIM channel state */
+  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Enable the TIM Capture/Compare 1 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Enable the TIM Capture/Compare 2 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Enable the TIM Capture/Compare 3 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Enable the TIM Capture/Compare 4 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
+      break;
+    }
+
+    default:
+      break;
+  }
+  /* Enable the Input Capture channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Input Capture measurement in interrupt mode.
+  * @param  htim TIM Input Capture handle
+  * @param  Channel TIM Channels to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Disable the TIM Capture/Compare 1 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Disable the TIM Capture/Compare 2 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Disable the TIM Capture/Compare 3 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Disable the TIM Capture/Compare 4 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  /* Disable the Input Capture channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM Input Capture measurement in DMA mode.
+  * @param  htim TIM Input Capture handle
+  * @param  Channel TIM Channels to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @param  pData The destination Buffer address.
+  * @param  Length The length of data to be transferred from TIM peripheral to memory.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
+{
+  uint32_t tmpsmcr;
+  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
+
+  /* Set the TIM channel state */
+  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
+      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
+  {
+    return HAL_BUSY;
+  }
+  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
+           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
+  {
+    if ((pData == NULL) && (Length > 0U))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+
+  /* Enable the Input Capture channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
+                         Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Capture/Compare 1 DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
+                         Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Capture/Compare 2  DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
+                         Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Capture/Compare 3  DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
+                         Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Capture/Compare 4  DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Input Capture measurement in DMA mode.
+  * @param  htim TIM Input Capture handle
+  * @param  Channel TIM Channels to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
+
+  /* Disable the Input Capture channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Disable the TIM Capture/Compare 1 DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Disable the TIM Capture/Compare 2 DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Disable the TIM Capture/Compare 3  DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Disable the TIM Capture/Compare 4  DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Exported_Functions_Group5 TIM One Pulse functions
+  *  @brief    TIM One Pulse functions
+  *
+@verbatim
+  ==============================================================================
+                        ##### TIM One Pulse functions #####
+  ==============================================================================
+  [..]
+    This section provides functions allowing to:
+    (+) Initialize and configure the TIM One Pulse.
+    (+) De-initialize the TIM One Pulse.
+    (+) Start the TIM One Pulse.
+    (+) Stop the TIM One Pulse.
+    (+) Start the TIM One Pulse and enable interrupt.
+    (+) Stop the TIM One Pulse and disable interrupt.
+    (+) Start the TIM One Pulse and enable DMA transfer.
+    (+) Stop the TIM One Pulse and disable DMA transfer.
+
+@endverbatim
+  * @{
+  */
+/**
+  * @brief  Initializes the TIM One Pulse Time Base according to the specified
+  *         parameters in the TIM_HandleTypeDef and initializes the associated handle.
+  * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
+  *         requires a timer reset to avoid unexpected direction
+  *         due to DIR bit readonly in center aligned mode.
+  *         Ex: call @ref HAL_TIM_OnePulse_DeInit() before HAL_TIM_OnePulse_Init()
+  * @note   When the timer instance is initialized in One Pulse mode, timer
+  *         channels 1 and channel 2 are reserved and cannot be used for other
+  *         purpose.
+  * @param  htim TIM One Pulse handle
+  * @param  OnePulseMode Select the One pulse mode.
+  *         This parameter can be one of the following values:
+  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
+  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
+{
+  /* Check the TIM handle allocation */
+  if (htim == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
+  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
+  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
+  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
+
+  if (htim->State == HAL_TIM_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    htim->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+    /* Reset interrupt callbacks to legacy weak callbacks */
+    TIM_ResetCallback(htim);
+
+    if (htim->OnePulse_MspInitCallback == NULL)
+    {
+      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
+    }
+    /* Init the low level hardware : GPIO, CLOCK, NVIC */
+    htim->OnePulse_MspInitCallback(htim);
+#else
+    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
+    HAL_TIM_OnePulse_MspInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+  }
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Configure the Time base in the One Pulse Mode */
+  TIM_Base_SetConfig(htim->Instance, &htim->Init);
+
+  /* Reset the OPM Bit */
+  htim->Instance->CR1 &= ~TIM_CR1_OPM;
+
+  /* Configure the OPM Mode */
+  htim->Instance->CR1 |= OnePulseMode;
+
+  /* Initialize the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
+
+  /* Initialize the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Initialize the TIM state*/
+  htim->State = HAL_TIM_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  DeInitializes the TIM One Pulse
+  * @param  htim TIM One Pulse handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Disable the TIM Peripheral Clock */
+  __HAL_TIM_DISABLE(htim);
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  if (htim->OnePulse_MspDeInitCallback == NULL)
+  {
+    htim->OnePulse_MspDeInitCallback = HAL_TIM_OnePulse_MspDeInit;
+  }
+  /* DeInit the low level hardware */
+  htim->OnePulse_MspDeInitCallback(htim);
+#else
+  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
+  HAL_TIM_OnePulse_MspDeInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  /* Change the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
+
+  /* Change TIM state */
+  htim->State = HAL_TIM_STATE_RESET;
+
+  /* Release Lock */
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the TIM One Pulse MSP.
+  * @param  htim TIM One Pulse handle
+  * @retval None
+  */
+__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitializes TIM One Pulse MSP.
+  * @param  htim TIM One Pulse handle
+  * @retval None
+  */
+__weak void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_OnePulse_MspDeInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Starts the TIM One Pulse signal generation.
+  * @note Though OutputChannel parameter is deprecated and ignored by the function
+  *        it has been kept to avoid HAL_TIM API compatibility break.
+  * @note The pulse output channel is determined when calling
+  *       @ref HAL_TIM_OnePulse_ConfigChannel().
+  * @param  htim TIM One Pulse handle
+  * @param  OutputChannel See note above
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
+{
+  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
+
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(OutputChannel);
+
+  /* Check the TIM channels state */
+  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  /* Enable the Capture compare and the Input Capture channels
+    (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
+    if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
+    if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
+    whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together
+
+    No need to enable the counter, it's enabled automatically by hardware
+    (the counter starts in response to a stimulus and generate a pulse */
+
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Enable the main output */
+    __HAL_TIM_MOE_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM One Pulse signal generation.
+  * @note Though OutputChannel parameter is deprecated and ignored by the function
+  *        it has been kept to avoid HAL_TIM API compatibility break.
+  * @note The pulse output channel is determined when calling
+  *       @ref HAL_TIM_OnePulse_ConfigChannel().
+  * @param  htim TIM One Pulse handle
+  * @param  OutputChannel See note above
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(OutputChannel);
+
+  /* Disable the Capture compare and the Input Capture channels
+  (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
+  if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
+  if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
+  whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */
+
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Disable the Main Output */
+    __HAL_TIM_MOE_DISABLE(htim);
+  }
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM One Pulse signal generation in interrupt mode.
+  * @note Though OutputChannel parameter is deprecated and ignored by the function
+  *        it has been kept to avoid HAL_TIM API compatibility break.
+  * @note The pulse output channel is determined when calling
+  *       @ref HAL_TIM_OnePulse_ConfigChannel().
+  * @param  htim TIM One Pulse handle
+  * @param  OutputChannel See note above
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
+{
+  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
+
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(OutputChannel);
+
+  /* Check the TIM channels state */
+  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  /* Enable the Capture compare and the Input Capture channels
+    (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
+    if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
+    if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
+    whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together
+
+    No need to enable the counter, it's enabled automatically by hardware
+    (the counter starts in response to a stimulus and generate a pulse */
+
+  /* Enable the TIM Capture/Compare 1 interrupt */
+  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
+
+  /* Enable the TIM Capture/Compare 2 interrupt */
+  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
+
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Enable the main output */
+    __HAL_TIM_MOE_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM One Pulse signal generation in interrupt mode.
+  * @note Though OutputChannel parameter is deprecated and ignored by the function
+  *        it has been kept to avoid HAL_TIM API compatibility break.
+  * @note The pulse output channel is determined when calling
+  *       @ref HAL_TIM_OnePulse_ConfigChannel().
+  * @param  htim TIM One Pulse handle
+  * @param  OutputChannel See note above
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(OutputChannel);
+
+  /* Disable the TIM Capture/Compare 1 interrupt */
+  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
+
+  /* Disable the TIM Capture/Compare 2 interrupt */
+  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
+
+  /* Disable the Capture compare and the Input Capture channels
+  (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
+  if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
+  if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
+  whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Disable the Main Output */
+    __HAL_TIM_MOE_DISABLE(htim);
+  }
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Exported_Functions_Group6 TIM Encoder functions
+  *  @brief    TIM Encoder functions
+  *
+@verbatim
+  ==============================================================================
+                          ##### TIM Encoder functions #####
+  ==============================================================================
+  [..]
+    This section provides functions allowing to:
+    (+) Initialize and configure the TIM Encoder.
+    (+) De-initialize the TIM Encoder.
+    (+) Start the TIM Encoder.
+    (+) Stop the TIM Encoder.
+    (+) Start the TIM Encoder and enable interrupt.
+    (+) Stop the TIM Encoder and disable interrupt.
+    (+) Start the TIM Encoder and enable DMA transfer.
+    (+) Stop the TIM Encoder and disable DMA transfer.
+
+@endverbatim
+  * @{
+  */
+/**
+  * @brief  Initializes the TIM Encoder Interface and initialize the associated handle.
+  * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
+  *         requires a timer reset to avoid unexpected direction
+  *         due to DIR bit readonly in center aligned mode.
+  *         Ex: call @ref HAL_TIM_Encoder_DeInit() before HAL_TIM_Encoder_Init()
+  * @note   Encoder mode and External clock mode 2 are not compatible and must not be selected together
+  *         Ex: A call for @ref HAL_TIM_Encoder_Init will erase the settings of @ref HAL_TIM_ConfigClockSource
+  *         using TIM_CLOCKSOURCE_ETRMODE2 and vice versa
+  * @note   When the timer instance is initialized in Encoder mode, timer
+  *         channels 1 and channel 2 are reserved and cannot be used for other
+  *         purpose.
+  * @param  htim TIM Encoder Interface handle
+  * @param  sConfig TIM Encoder Interface configuration structure
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
+{
+  uint32_t tmpsmcr;
+  uint32_t tmpccmr1;
+  uint32_t tmpccer;
+
+  /* Check the TIM handle allocation */
+  if (htim == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
+  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
+  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
+  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
+  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
+  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
+  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
+  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
+  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
+  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
+  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
+  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
+
+  if (htim->State == HAL_TIM_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    htim->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+    /* Reset interrupt callbacks to legacy weak callbacks */
+    TIM_ResetCallback(htim);
+
+    if (htim->Encoder_MspInitCallback == NULL)
+    {
+      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
+    }
+    /* Init the low level hardware : GPIO, CLOCK, NVIC */
+    htim->Encoder_MspInitCallback(htim);
+#else
+    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
+    HAL_TIM_Encoder_MspInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+  }
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Reset the SMS and ECE bits */
+  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
+
+  /* Configure the Time base in the Encoder Mode */
+  TIM_Base_SetConfig(htim->Instance, &htim->Init);
+
+  /* Get the TIMx SMCR register value */
+  tmpsmcr = htim->Instance->SMCR;
+
+  /* Get the TIMx CCMR1 register value */
+  tmpccmr1 = htim->Instance->CCMR1;
+
+  /* Get the TIMx CCER register value */
+  tmpccer = htim->Instance->CCER;
+
+  /* Set the encoder Mode */
+  tmpsmcr |= sConfig->EncoderMode;
+
+  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
+  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
+  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
+
+  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
+  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
+  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
+  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
+  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
+
+  /* Set the TI1 and the TI2 Polarities */
+  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
+  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
+  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
+
+  /* Write to TIMx SMCR */
+  htim->Instance->SMCR = tmpsmcr;
+
+  /* Write to TIMx CCMR1 */
+  htim->Instance->CCMR1 = tmpccmr1;
+
+  /* Write to TIMx CCER */
+  htim->Instance->CCER = tmpccer;
+
+  /* Initialize the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Initialize the TIM state*/
+  htim->State = HAL_TIM_STATE_READY;
+
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  DeInitializes the TIM Encoder interface
+  * @param  htim TIM Encoder Interface handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Disable the TIM Peripheral Clock */
+  __HAL_TIM_DISABLE(htim);
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  if (htim->Encoder_MspDeInitCallback == NULL)
+  {
+    htim->Encoder_MspDeInitCallback = HAL_TIM_Encoder_MspDeInit;
+  }
+  /* DeInit the low level hardware */
+  htim->Encoder_MspDeInitCallback(htim);
+#else
+  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
+  HAL_TIM_Encoder_MspDeInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  /* Change the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
+
+  /* Change TIM state */
+  htim->State = HAL_TIM_STATE_RESET;
+
+  /* Release Lock */
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the TIM Encoder Interface MSP.
+  * @param  htim TIM Encoder Interface handle
+  * @retval None
+  */
+__weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_Encoder_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitializes TIM Encoder Interface MSP.
+  * @param  htim TIM Encoder Interface handle
+  * @retval None
+  */
+__weak void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_Encoder_MspDeInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Starts the TIM Encoder Interface.
+  * @param  htim TIM Encoder Interface handle
+  * @param  Channel TIM Channels to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
+
+  /* Check the parameters */
+  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Set the TIM channel(s) state */
+  if (Channel == TIM_CHANNEL_1)
+  {
+    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+  else if (Channel == TIM_CHANNEL_2)
+  {
+    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
+        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+  else
+  {
+    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
+        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+
+  /* Enable the encoder interface channels */
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
+      break;
+    }
+
+    default :
+    {
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
+      break;
+    }
+  }
+  /* Enable the Peripheral */
+  __HAL_TIM_ENABLE(htim);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Encoder Interface.
+  * @param  htim TIM Encoder Interface handle
+  * @param  Channel TIM Channels to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Disable the Input Capture channels 1 and 2
+    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
+      break;
+    }
+
+    default :
+    {
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
+      break;
+    }
+  }
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channel(s) state */
+  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
+  {
+    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+  }
+  else
+  {
+    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM Encoder Interface in interrupt mode.
+  * @param  htim TIM Encoder Interface handle
+  * @param  Channel TIM Channels to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
+
+  /* Check the parameters */
+  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Set the TIM channel(s) state */
+  if (Channel == TIM_CHANNEL_1)
+  {
+    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+  else if (Channel == TIM_CHANNEL_2)
+  {
+    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
+        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+  else
+  {
+    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
+        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+
+  /* Enable the encoder interface channels */
+  /* Enable the capture compare Interrupts 1 and/or 2 */
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+
+    default :
+    {
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+  }
+
+  /* Enable the Peripheral */
+  __HAL_TIM_ENABLE(htim);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Encoder Interface in interrupt mode.
+  * @param  htim TIM Encoder Interface handle
+  * @param  Channel TIM Channels to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Disable the Input Capture channels 1 and 2
+    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
+  if (Channel == TIM_CHANNEL_1)
+  {
+    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
+
+    /* Disable the capture compare Interrupts 1 */
+    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
+  }
+  else if (Channel == TIM_CHANNEL_2)
+  {
+    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
+
+    /* Disable the capture compare Interrupts 2 */
+    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
+  }
+  else
+  {
+    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
+    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
+
+    /* Disable the capture compare Interrupts 1 and 2 */
+    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
+    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
+  }
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channel(s) state */
+  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
+  {
+    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+  }
+  else
+  {
+    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM Encoder Interface in DMA mode.
+  * @param  htim TIM Encoder Interface handle
+  * @param  Channel TIM Channels to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
+  * @param  pData1 The destination Buffer address for IC1.
+  * @param  pData2 The destination Buffer address for IC2.
+  * @param  Length The length of data to be transferred from TIM peripheral to memory.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1,
+                                            uint32_t *pData2, uint16_t Length)
+{
+  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
+
+  /* Check the parameters */
+  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Set the TIM channel(s) state */
+  if (Channel == TIM_CHANNEL_1)
+  {
+    if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
+        || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY))
+    {
+      return HAL_BUSY;
+    }
+    else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
+             && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY))
+    {
+      if ((pData1 == NULL) && (Length > 0U))
+      {
+        return HAL_ERROR;
+      }
+      else
+      {
+        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+      }
+    }
+    else
+    {
+      return HAL_ERROR;
+    }
+  }
+  else if (Channel == TIM_CHANNEL_2)
+  {
+    if ((channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)
+        || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY))
+    {
+      return HAL_BUSY;
+    }
+    else if ((channel_2_state == HAL_TIM_CHANNEL_STATE_READY)
+             && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY))
+    {
+      if ((pData2 == NULL) && (Length > 0U))
+      {
+        return HAL_ERROR;
+      }
+      else
+      {
+        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+      }
+    }
+    else
+    {
+      return HAL_ERROR;
+    }
+  }
+  else
+  {
+    if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
+        || (channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)
+        || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
+        || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY))
+    {
+      return HAL_BUSY;
+    }
+    else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
+             && (channel_2_state == HAL_TIM_CHANNEL_STATE_READY)
+             && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
+             && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY))
+    {
+      if ((((pData1 == NULL) || (pData2 == NULL))) && (Length > 0U))
+      {
+        return HAL_ERROR;
+      }
+      else
+      {
+        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+      }
+    }
+    else
+    {
+      return HAL_ERROR;
+    }
+  }
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1,
+                         Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Input Capture DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
+
+      /* Enable the Peripheral */
+      __HAL_TIM_ENABLE(htim);
+
+      /* Enable the Capture compare channel */
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError;
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2,
+                         Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Input Capture  DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
+
+      /* Enable the Peripheral */
+      __HAL_TIM_ENABLE(htim);
+
+      /* Enable the Capture compare channel */
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
+      break;
+    }
+
+    case TIM_CHANNEL_ALL:
+    {
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1,
+                         Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2,
+                         Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the Peripheral */
+      __HAL_TIM_ENABLE(htim);
+
+      /* Enable the Capture compare channel */
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
+
+      /* Enable the TIM Input Capture  DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
+      /* Enable the TIM Input Capture  DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Encoder Interface in DMA mode.
+  * @param  htim TIM Encoder Interface handle
+  * @param  Channel TIM Channels to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Disable the Input Capture channels 1 and 2
+    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
+  if (Channel == TIM_CHANNEL_1)
+  {
+    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
+
+    /* Disable the capture compare DMA Request 1 */
+    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
+    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
+  }
+  else if (Channel == TIM_CHANNEL_2)
+  {
+    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
+
+    /* Disable the capture compare DMA Request 2 */
+    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
+    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
+  }
+  else
+  {
+    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
+    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
+
+    /* Disable the capture compare DMA Request 1 and 2 */
+    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
+    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
+    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
+    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
+  }
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channel(s) state */
+  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
+  {
+    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+  }
+  else
+  {
+    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+/** @defgroup TIM_Exported_Functions_Group7 TIM IRQ handler management
+  *  @brief    TIM IRQ handler management
+  *
+@verbatim
+  ==============================================================================
+                        ##### IRQ handler management #####
+  ==============================================================================
+  [..]
+    This section provides Timer IRQ handler function.
+
+@endverbatim
+  * @{
+  */
+/**
+  * @brief  This function handles TIM interrupts requests.
+  * @param  htim TIM  handle
+  * @retval None
+  */
+void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
+{
+  /* Capture compare 1 event */
+  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
+  {
+    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
+    {
+      {
+        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
+        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
+
+        /* Input capture event */
+        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
+        {
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+          htim->IC_CaptureCallback(htim);
+#else
+          HAL_TIM_IC_CaptureCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+        }
+        /* Output compare event */
+        else
+        {
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+          htim->OC_DelayElapsedCallback(htim);
+          htim->PWM_PulseFinishedCallback(htim);
+#else
+          HAL_TIM_OC_DelayElapsedCallback(htim);
+          HAL_TIM_PWM_PulseFinishedCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+        }
+        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
+      }
+    }
+  }
+  /* Capture compare 2 event */
+  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
+  {
+    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
+    {
+      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
+      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
+      /* Input capture event */
+      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
+      {
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+        htim->IC_CaptureCallback(htim);
+#else
+        HAL_TIM_IC_CaptureCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+      }
+      /* Output compare event */
+      else
+      {
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+        htim->OC_DelayElapsedCallback(htim);
+        htim->PWM_PulseFinishedCallback(htim);
+#else
+        HAL_TIM_OC_DelayElapsedCallback(htim);
+        HAL_TIM_PWM_PulseFinishedCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+      }
+      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
+    }
+  }
+  /* Capture compare 3 event */
+  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
+  {
+    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
+    {
+      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
+      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
+      /* Input capture event */
+      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
+      {
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+        htim->IC_CaptureCallback(htim);
+#else
+        HAL_TIM_IC_CaptureCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+      }
+      /* Output compare event */
+      else
+      {
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+        htim->OC_DelayElapsedCallback(htim);
+        htim->PWM_PulseFinishedCallback(htim);
+#else
+        HAL_TIM_OC_DelayElapsedCallback(htim);
+        HAL_TIM_PWM_PulseFinishedCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+      }
+      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
+    }
+  }
+  /* Capture compare 4 event */
+  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
+  {
+    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
+    {
+      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
+      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
+      /* Input capture event */
+      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
+      {
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+        htim->IC_CaptureCallback(htim);
+#else
+        HAL_TIM_IC_CaptureCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+      }
+      /* Output compare event */
+      else
+      {
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+        htim->OC_DelayElapsedCallback(htim);
+        htim->PWM_PulseFinishedCallback(htim);
+#else
+        HAL_TIM_OC_DelayElapsedCallback(htim);
+        HAL_TIM_PWM_PulseFinishedCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+      }
+      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
+    }
+  }
+  /* TIM Update event */
+  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
+  {
+    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
+    {
+      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+      htim->PeriodElapsedCallback(htim);
+#else
+      HAL_TIM_PeriodElapsedCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+    }
+  }
+  /* TIM Break input event */
+  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
+  {
+    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
+    {
+      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+      htim->BreakCallback(htim);
+#else
+      HAL_TIMEx_BreakCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+    }
+  }
+  /* TIM Break2 input event */
+  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
+  {
+    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
+    {
+      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+      htim->Break2Callback(htim);
+#else
+      HAL_TIMEx_Break2Callback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+    }
+  }
+  /* TIM Trigger detection event */
+  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
+  {
+    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
+    {
+      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+      htim->TriggerCallback(htim);
+#else
+      HAL_TIM_TriggerCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+    }
+  }
+  /* TIM commutation event */
+  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
+  {
+    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
+    {
+      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+      htim->CommutationCallback(htim);
+#else
+      HAL_TIMEx_CommutCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+    }
+  }
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Exported_Functions_Group8 TIM Peripheral Control functions
+  *  @brief    TIM Peripheral Control functions
+  *
+@verbatim
+  ==============================================================================
+                   ##### Peripheral Control functions #####
+  ==============================================================================
+ [..]
+   This section provides functions allowing to:
+      (+) Configure The Input Output channels for OC, PWM, IC or One Pulse mode.
+      (+) Configure External Clock source.
+      (+) Configure Complementary channels, break features and dead time.
+      (+) Configure Master and the Slave synchronization.
+      (+) Configure the DMA Burst Mode.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Initializes the TIM Output Compare Channels according to the specified
+  *         parameters in the TIM_OC_InitTypeDef.
+  * @param  htim TIM Output Compare handle
+  * @param  sConfig TIM Output Compare configuration structure
+  * @param  Channel TIM Channels to configure
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
+  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
+                                           TIM_OC_InitTypeDef *sConfig,
+                                           uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CHANNELS(Channel));
+  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
+  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
+
+  /* Process Locked */
+  __HAL_LOCK(htim);
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
+
+      /* Configure the TIM Channel 1 in Output Compare */
+      TIM_OC1_SetConfig(htim->Instance, sConfig);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
+
+      /* Configure the TIM Channel 2 in Output Compare */
+      TIM_OC2_SetConfig(htim->Instance, sConfig);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
+
+      /* Configure the TIM Channel 3 in Output Compare */
+      TIM_OC3_SetConfig(htim->Instance, sConfig);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
+
+      /* Configure the TIM Channel 4 in Output Compare */
+      TIM_OC4_SetConfig(htim->Instance, sConfig);
+      break;
+    }
+
+    case TIM_CHANNEL_5:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
+
+      /* Configure the TIM Channel 5 in Output Compare */
+      TIM_OC5_SetConfig(htim->Instance, sConfig);
+      break;
+    }
+
+    case TIM_CHANNEL_6:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
+
+      /* Configure the TIM Channel 6 in Output Compare */
+      TIM_OC6_SetConfig(htim->Instance, sConfig);
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the TIM Input Capture Channels according to the specified
+  *         parameters in the TIM_IC_InitTypeDef.
+  * @param  htim TIM IC handle
+  * @param  sConfig TIM Input Capture configuration structure
+  * @param  Channel TIM Channel to configure
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
+  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
+  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
+  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
+
+  /* Process Locked */
+  __HAL_LOCK(htim);
+
+  if (Channel == TIM_CHANNEL_1)
+  {
+    /* TI1 Configuration */
+    TIM_TI1_SetConfig(htim->Instance,
+                      sConfig->ICPolarity,
+                      sConfig->ICSelection,
+                      sConfig->ICFilter);
+
+    /* Reset the IC1PSC Bits */
+    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
+
+    /* Set the IC1PSC value */
+    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
+  }
+  else if (Channel == TIM_CHANNEL_2)
+  {
+    /* TI2 Configuration */
+    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
+
+    TIM_TI2_SetConfig(htim->Instance,
+                      sConfig->ICPolarity,
+                      sConfig->ICSelection,
+                      sConfig->ICFilter);
+
+    /* Reset the IC2PSC Bits */
+    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
+
+    /* Set the IC2PSC value */
+    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
+  }
+  else if (Channel == TIM_CHANNEL_3)
+  {
+    /* TI3 Configuration */
+    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
+
+    TIM_TI3_SetConfig(htim->Instance,
+                      sConfig->ICPolarity,
+                      sConfig->ICSelection,
+                      sConfig->ICFilter);
+
+    /* Reset the IC3PSC Bits */
+    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
+
+    /* Set the IC3PSC value */
+    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
+  }
+  else
+  {
+    /* TI4 Configuration */
+    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
+
+    TIM_TI4_SetConfig(htim->Instance,
+                      sConfig->ICPolarity,
+                      sConfig->ICSelection,
+                      sConfig->ICFilter);
+
+    /* Reset the IC4PSC Bits */
+    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
+
+    /* Set the IC4PSC value */
+    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
+  }
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the TIM PWM  channels according to the specified
+  *         parameters in the TIM_OC_InitTypeDef.
+  * @param  htim TIM PWM handle
+  * @param  sConfig TIM PWM configuration structure
+  * @param  Channel TIM Channels to be configured
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
+  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
+                                            TIM_OC_InitTypeDef *sConfig,
+                                            uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CHANNELS(Channel));
+  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
+  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
+  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
+
+  /* Process Locked */
+  __HAL_LOCK(htim);
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
+
+      /* Configure the Channel 1 in PWM mode */
+      TIM_OC1_SetConfig(htim->Instance, sConfig);
+
+      /* Set the Preload enable bit for channel1 */
+      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
+
+      /* Configure the Output Fast mode */
+      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
+      htim->Instance->CCMR1 |= sConfig->OCFastMode;
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
+
+      /* Configure the Channel 2 in PWM mode */
+      TIM_OC2_SetConfig(htim->Instance, sConfig);
+
+      /* Set the Preload enable bit for channel2 */
+      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
+
+      /* Configure the Output Fast mode */
+      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
+      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
+
+      /* Configure the Channel 3 in PWM mode */
+      TIM_OC3_SetConfig(htim->Instance, sConfig);
+
+      /* Set the Preload enable bit for channel3 */
+      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
+
+      /* Configure the Output Fast mode */
+      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
+      htim->Instance->CCMR2 |= sConfig->OCFastMode;
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
+
+      /* Configure the Channel 4 in PWM mode */
+      TIM_OC4_SetConfig(htim->Instance, sConfig);
+
+      /* Set the Preload enable bit for channel4 */
+      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
+
+      /* Configure the Output Fast mode */
+      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
+      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
+      break;
+    }
+
+    case TIM_CHANNEL_5:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
+
+      /* Configure the Channel 5 in PWM mode */
+      TIM_OC5_SetConfig(htim->Instance, sConfig);
+
+      /* Set the Preload enable bit for channel5*/
+      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
+
+      /* Configure the Output Fast mode */
+      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
+      htim->Instance->CCMR3 |= sConfig->OCFastMode;
+      break;
+    }
+
+    case TIM_CHANNEL_6:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
+
+      /* Configure the Channel 6 in PWM mode */
+      TIM_OC6_SetConfig(htim->Instance, sConfig);
+
+      /* Set the Preload enable bit for channel6 */
+      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
+
+      /* Configure the Output Fast mode */
+      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
+      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the TIM One Pulse Channels according to the specified
+  *         parameters in the TIM_OnePulse_InitTypeDef.
+  * @param  htim TIM One Pulse handle
+  * @param  sConfig TIM One Pulse configuration structure
+  * @param  OutputChannel TIM output channel to configure
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  * @param  InputChannel TIM input Channel to configure
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  * @note  To output a waveform with a minimum delay user can enable the fast
+  *        mode by calling the @ref __HAL_TIM_ENABLE_OCxFAST macro. Then CCx
+  *        output is forced in response to the edge detection on TIx input,
+  *        without taking in account the comparison.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim,  TIM_OnePulse_InitTypeDef *sConfig,
+                                                 uint32_t OutputChannel,  uint32_t InputChannel)
+{
+  TIM_OC_InitTypeDef temp1;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_OPM_CHANNELS(OutputChannel));
+  assert_param(IS_TIM_OPM_CHANNELS(InputChannel));
+
+  if (OutputChannel != InputChannel)
+  {
+    /* Process Locked */
+    __HAL_LOCK(htim);
+
+    htim->State = HAL_TIM_STATE_BUSY;
+
+    /* Extract the Output compare configuration from sConfig structure */
+    temp1.OCMode = sConfig->OCMode;
+    temp1.Pulse = sConfig->Pulse;
+    temp1.OCPolarity = sConfig->OCPolarity;
+    temp1.OCNPolarity = sConfig->OCNPolarity;
+    temp1.OCIdleState = sConfig->OCIdleState;
+    temp1.OCNIdleState = sConfig->OCNIdleState;
+
+    switch (OutputChannel)
+    {
+      case TIM_CHANNEL_1:
+      {
+        assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
+
+        TIM_OC1_SetConfig(htim->Instance, &temp1);
+        break;
+      }
+      case TIM_CHANNEL_2:
+      {
+        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
+
+        TIM_OC2_SetConfig(htim->Instance, &temp1);
+        break;
+      }
+      default:
+        break;
+    }
+
+    switch (InputChannel)
+    {
+      case TIM_CHANNEL_1:
+      {
+        assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
+
+        TIM_TI1_SetConfig(htim->Instance, sConfig->ICPolarity,
+                          sConfig->ICSelection, sConfig->ICFilter);
+
+        /* Reset the IC1PSC Bits */
+        htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
+
+        /* Select the Trigger source */
+        htim->Instance->SMCR &= ~TIM_SMCR_TS;
+        htim->Instance->SMCR |= TIM_TS_TI1FP1;
+
+        /* Select the Slave Mode */
+        htim->Instance->SMCR &= ~TIM_SMCR_SMS;
+        htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
+        break;
+      }
+      case TIM_CHANNEL_2:
+      {
+        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
+
+        TIM_TI2_SetConfig(htim->Instance, sConfig->ICPolarity,
+                          sConfig->ICSelection, sConfig->ICFilter);
+
+        /* Reset the IC2PSC Bits */
+        htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
+
+        /* Select the Trigger source */
+        htim->Instance->SMCR &= ~TIM_SMCR_TS;
+        htim->Instance->SMCR |= TIM_TS_TI2FP2;
+
+        /* Select the Slave Mode */
+        htim->Instance->SMCR &= ~TIM_SMCR_SMS;
+        htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
+        break;
+      }
+
+      default:
+        break;
+    }
+
+    htim->State = HAL_TIM_STATE_READY;
+
+    __HAL_UNLOCK(htim);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Configure the DMA Burst to transfer Data from the memory to the TIM peripheral
+  * @param  htim TIM handle
+  * @param  BurstBaseAddress TIM Base address from where the DMA  will start the Data write
+  *         This parameter can be one of the following values:
+  *            @arg TIM_DMABASE_CR1
+  *            @arg TIM_DMABASE_CR2
+  *            @arg TIM_DMABASE_SMCR
+  *            @arg TIM_DMABASE_DIER
+  *            @arg TIM_DMABASE_SR
+  *            @arg TIM_DMABASE_EGR
+  *            @arg TIM_DMABASE_CCMR1
+  *            @arg TIM_DMABASE_CCMR2
+  *            @arg TIM_DMABASE_CCER
+  *            @arg TIM_DMABASE_CNT
+  *            @arg TIM_DMABASE_PSC
+  *            @arg TIM_DMABASE_ARR
+  *            @arg TIM_DMABASE_RCR
+  *            @arg TIM_DMABASE_CCR1
+  *            @arg TIM_DMABASE_CCR2
+  *            @arg TIM_DMABASE_CCR3
+  *            @arg TIM_DMABASE_CCR4
+  *            @arg TIM_DMABASE_BDTR
+  *            @arg TIM_DMABASE_OR1
+  *            @arg TIM_DMABASE_CCMR3 
+  *            @arg TIM_DMABASE_CCR5 
+  *            @arg TIM_DMABASE_CCR6 
+  *            @arg TIM_DMABASE_AF1
+  *            @arg TIM_DMABASE_AF2
+  *            @arg TIM_DMABASE_TISEL
+  * @param  BurstRequestSrc TIM DMA Request sources
+  *         This parameter can be one of the following values:
+  *            @arg TIM_DMA_UPDATE: TIM update Interrupt source
+  *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
+  *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
+  *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
+  *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
+  *            @arg TIM_DMA_COM: TIM Commutation DMA source
+  *            @arg TIM_DMA_TRIGGER: TIM Trigger DMA source
+  * @param  BurstBuffer The Buffer address.
+  * @param  BurstLength DMA Burst length. This parameter can be one value
+  *         between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS.
+  * @note   This function should be used only when BurstLength is equal to DMA data transfer length.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
+                                              uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t  BurstLength)
+{
+  return HAL_TIM_DMABurst_MultiWriteStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,
+                                          ((BurstLength) >> 8U) + 1U);
+}
+
+/**
+  * @brief  Configure the DMA Burst to transfer multiple Data from the memory to the TIM peripheral
+  * @param  htim TIM handle
+  * @param  BurstBaseAddress TIM Base address from where the DMA will start the Data write
+  *         This parameter can be one of the following values:
+  *            @arg TIM_DMABASE_CR1
+  *            @arg TIM_DMABASE_CR2
+  *            @arg TIM_DMABASE_SMCR
+  *            @arg TIM_DMABASE_DIER
+  *            @arg TIM_DMABASE_SR
+  *            @arg TIM_DMABASE_EGR
+  *            @arg TIM_DMABASE_CCMR1
+  *            @arg TIM_DMABASE_CCMR2
+  *            @arg TIM_DMABASE_CCER
+  *            @arg TIM_DMABASE_CNT
+  *            @arg TIM_DMABASE_PSC
+  *            @arg TIM_DMABASE_ARR
+  *            @arg TIM_DMABASE_RCR
+  *            @arg TIM_DMABASE_CCR1
+  *            @arg TIM_DMABASE_CCR2
+  *            @arg TIM_DMABASE_CCR3
+  *            @arg TIM_DMABASE_CCR4
+  *            @arg TIM_DMABASE_BDTR
+  *            @arg TIM_DMABASE_OR1
+  *            @arg TIM_DMABASE_CCMR3 
+  *            @arg TIM_DMABASE_CCR5 
+  *            @arg TIM_DMABASE_CCR6 
+  *            @arg TIM_DMABASE_AF1
+  *            @arg TIM_DMABASE_AF2
+  *            @arg TIM_DMABASE_TISEL
+  * @param  BurstRequestSrc TIM DMA Request sources
+  *         This parameter can be one of the following values:
+  *            @arg TIM_DMA_UPDATE: TIM update Interrupt source
+  *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
+  *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
+  *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
+  *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
+  *            @arg TIM_DMA_COM: TIM Commutation DMA source
+  *            @arg TIM_DMA_TRIGGER: TIM Trigger DMA source
+  * @param  BurstBuffer The Buffer address.
+  * @param  BurstLength DMA Burst length. This parameter can be one value
+  *         between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS.
+  * @param  DataLength Data length. This parameter can be one value
+  *         between 1 and 0xFFFF.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_DMABurst_MultiWriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
+                                                   uint32_t BurstRequestSrc, uint32_t *BurstBuffer,
+                                                   uint32_t  BurstLength,  uint32_t  DataLength)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
+  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
+  assert_param(IS_TIM_DMA_LENGTH(BurstLength));
+  assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength));
+
+  if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)
+  {
+    return HAL_BUSY;
+  }
+  else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY)
+  {
+    if ((BurstBuffer == NULL) && (BurstLength > 0U))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY;
+    }
+  }
+  else
+  {
+    /* nothing to do */
+  }
+  switch (BurstRequestSrc)
+  {
+    case TIM_DMA_UPDATE:
+    {
+      /* Set the DMA Period elapsed callbacks */
+      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
+      htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer,
+                         (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_CC1:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)BurstBuffer,
+                         (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_CC2:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)BurstBuffer,
+                         (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_CC3:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)BurstBuffer,
+                         (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_CC4:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)BurstBuffer,
+                         (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_COM:
+    {
+      /* Set the DMA commutation callbacks */
+      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
+      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)BurstBuffer,
+                         (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_TRIGGER:
+    {
+      /* Set the DMA trigger callbacks */
+      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
+      htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer,
+                         (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    default:
+      break;
+  }
+
+  /* Configure the DMA Burst Mode */
+  htim->Instance->DCR = (BurstBaseAddress | BurstLength);
+  /* Enable the TIM DMA Request */
+  __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM DMA Burst mode
+  * @param  htim TIM handle
+  * @param  BurstRequestSrc TIM DMA Request sources to disable
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
+
+  /* Abort the DMA transfer (at least disable the DMA channel) */
+  switch (BurstRequestSrc)
+  {
+    case TIM_DMA_UPDATE:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
+      break;
+    }
+    case TIM_DMA_CC1:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
+      break;
+    }
+    case TIM_DMA_CC2:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
+      break;
+    }
+    case TIM_DMA_CC3:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
+      break;
+    }
+    case TIM_DMA_CC4:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
+      break;
+    }
+    case TIM_DMA_COM:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
+      break;
+    }
+    case TIM_DMA_TRIGGER:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
+      break;
+    }
+    default:
+      break;
+  }
+
+  /* Disable the TIM Update DMA request */
+  __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
+
+  /* Change the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configure the DMA Burst to transfer Data from the TIM peripheral to the memory
+  * @param  htim TIM handle
+  * @param  BurstBaseAddress TIM Base address from where the DMA  will start the Data read
+  *         This parameter can be one of the following values:
+  *            @arg TIM_DMABASE_CR1
+  *            @arg TIM_DMABASE_CR2
+  *            @arg TIM_DMABASE_SMCR
+  *            @arg TIM_DMABASE_DIER
+  *            @arg TIM_DMABASE_SR
+  *            @arg TIM_DMABASE_EGR
+  *            @arg TIM_DMABASE_CCMR1
+  *            @arg TIM_DMABASE_CCMR2
+  *            @arg TIM_DMABASE_CCER
+  *            @arg TIM_DMABASE_CNT
+  *            @arg TIM_DMABASE_PSC
+  *            @arg TIM_DMABASE_ARR
+  *            @arg TIM_DMABASE_RCR
+  *            @arg TIM_DMABASE_CCR1
+  *            @arg TIM_DMABASE_CCR2
+  *            @arg TIM_DMABASE_CCR3
+  *            @arg TIM_DMABASE_CCR4
+  *            @arg TIM_DMABASE_BDTR
+  *            @arg TIM_DMABASE_OR1
+  *            @arg TIM_DMABASE_CCMR3 
+  *            @arg TIM_DMABASE_CCR5 
+  *            @arg TIM_DMABASE_CCR6 
+  *            @arg TIM_DMABASE_AF1
+  *            @arg TIM_DMABASE_AF2
+  *            @arg TIM_DMABASE_TISEL
+  * @param  BurstRequestSrc TIM DMA Request sources
+  *         This parameter can be one of the following values:
+  *            @arg TIM_DMA_UPDATE: TIM update Interrupt source
+  *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
+  *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
+  *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
+  *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
+  *            @arg TIM_DMA_COM: TIM Commutation DMA source
+  *            @arg TIM_DMA_TRIGGER: TIM Trigger DMA source
+  * @param  BurstBuffer The Buffer address.
+  * @param  BurstLength DMA Burst length. This parameter can be one value
+  *         between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS.
+  * @note   This function should be used only when BurstLength is equal to DMA data transfer length.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
+                                             uint32_t BurstRequestSrc, uint32_t  *BurstBuffer, uint32_t  BurstLength)
+{
+  return HAL_TIM_DMABurst_MultiReadStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,
+                                         ((BurstLength) >> 8U) + 1U);
+}
+
+/**
+  * @brief  Configure the DMA Burst to transfer Data from the TIM peripheral to the memory
+  * @param  htim TIM handle
+  * @param  BurstBaseAddress TIM Base address from where the DMA  will start the Data read
+  *         This parameter can be one of the following values:
+  *            @arg TIM_DMABASE_CR1
+  *            @arg TIM_DMABASE_CR2
+  *            @arg TIM_DMABASE_SMCR
+  *            @arg TIM_DMABASE_DIER
+  *            @arg TIM_DMABASE_SR
+  *            @arg TIM_DMABASE_EGR
+  *            @arg TIM_DMABASE_CCMR1
+  *            @arg TIM_DMABASE_CCMR2
+  *            @arg TIM_DMABASE_CCER
+  *            @arg TIM_DMABASE_CNT
+  *            @arg TIM_DMABASE_PSC
+  *            @arg TIM_DMABASE_ARR
+  *            @arg TIM_DMABASE_RCR
+  *            @arg TIM_DMABASE_CCR1
+  *            @arg TIM_DMABASE_CCR2
+  *            @arg TIM_DMABASE_CCR3
+  *            @arg TIM_DMABASE_CCR4
+  *            @arg TIM_DMABASE_BDTR
+  *            @arg TIM_DMABASE_OR1
+  *            @arg TIM_DMABASE_CCMR3 
+  *            @arg TIM_DMABASE_CCR5 
+  *            @arg TIM_DMABASE_CCR6 
+  *            @arg TIM_DMABASE_AF1
+  *            @arg TIM_DMABASE_AF2
+  *            @arg TIM_DMABASE_TISEL
+  * @param  BurstRequestSrc TIM DMA Request sources
+  *         This parameter can be one of the following values:
+  *            @arg TIM_DMA_UPDATE: TIM update Interrupt source
+  *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
+  *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
+  *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
+  *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
+  *            @arg TIM_DMA_COM: TIM Commutation DMA source
+  *            @arg TIM_DMA_TRIGGER: TIM Trigger DMA source
+  * @param  BurstBuffer The Buffer address.
+  * @param  BurstLength DMA Burst length. This parameter can be one value
+  *         between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS.
+  * @param  DataLength Data length. This parameter can be one value
+  *         between 1 and 0xFFFF.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_DMABurst_MultiReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
+                                                  uint32_t BurstRequestSrc, uint32_t  *BurstBuffer,
+                                                  uint32_t  BurstLength, uint32_t  DataLength)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
+  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
+  assert_param(IS_TIM_DMA_LENGTH(BurstLength));
+  assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength));
+
+  if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)
+  {
+    return HAL_BUSY;
+  }
+  else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY)
+  {
+    if ((BurstBuffer == NULL) && (BurstLength > 0U))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY;
+    }
+  }
+  else
+  {
+    /* nothing to do */
+  }
+  switch (BurstRequestSrc)
+  {
+    case TIM_DMA_UPDATE:
+    {
+      /* Set the DMA Period elapsed callbacks */
+      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
+      htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
+                         DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_CC1:
+    {
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
+                         DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_CC2:
+    {
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
+                         DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_CC3:
+    {
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
+                         DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_CC4:
+    {
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
+                         DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_COM:
+    {
+      /* Set the DMA commutation callbacks */
+      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
+      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
+                         DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_TRIGGER:
+    {
+      /* Set the DMA trigger callbacks */
+      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
+      htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
+                         DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    default:
+      break;
+  }
+
+  /* Configure the DMA Burst Mode */
+  htim->Instance->DCR = (BurstBaseAddress | BurstLength);
+
+  /* Enable the TIM DMA Request */
+  __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stop the DMA burst reading
+  * @param  htim TIM handle
+  * @param  BurstRequestSrc TIM DMA Request sources to disable.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
+
+  /* Abort the DMA transfer (at least disable the DMA channel) */
+  switch (BurstRequestSrc)
+  {
+    case TIM_DMA_UPDATE:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
+      break;
+    }
+    case TIM_DMA_CC1:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
+      break;
+    }
+    case TIM_DMA_CC2:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
+      break;
+    }
+    case TIM_DMA_CC3:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
+      break;
+    }
+    case TIM_DMA_CC4:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
+      break;
+    }
+    case TIM_DMA_COM:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
+      break;
+    }
+    case TIM_DMA_TRIGGER:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
+      break;
+    }
+    default:
+      break;
+  }
+
+  /* Disable the TIM Update DMA request */
+  __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
+
+  /* Change the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Generate a software event
+  * @param  htim TIM handle
+  * @param  EventSource specifies the event source.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_EVENTSOURCE_UPDATE: Timer update Event source
+  *            @arg TIM_EVENTSOURCE_CC1: Timer Capture Compare 1 Event source
+  *            @arg TIM_EVENTSOURCE_CC2: Timer Capture Compare 2 Event source
+  *            @arg TIM_EVENTSOURCE_CC3: Timer Capture Compare 3 Event source
+  *            @arg TIM_EVENTSOURCE_CC4: Timer Capture Compare 4 Event source
+  *            @arg TIM_EVENTSOURCE_COM: Timer COM event source
+  *            @arg TIM_EVENTSOURCE_TRIGGER: Timer Trigger Event source
+  *            @arg TIM_EVENTSOURCE_BREAK: Timer Break event source
+  *            @arg TIM_EVENTSOURCE_BREAK2: Timer Break2 event source
+  * @note   Basic timers can only generate an update event.
+  * @note   TIM_EVENTSOURCE_COM is relevant only with advanced timer instances.
+  * @note   TIM_EVENTSOURCE_BREAK and TIM_EVENTSOURCE_BREAK2 are relevant
+  *         only for timer instances supporting break input(s).
+  * @retval HAL status
+  */
+
+HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_EVENT_SOURCE(EventSource));
+
+  /* Process Locked */
+  __HAL_LOCK(htim);
+
+  /* Change the TIM state */
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Set the event sources */
+  htim->Instance->EGR = EventSource;
+
+  /* Change the TIM state */
+  htim->State = HAL_TIM_STATE_READY;
+
+  __HAL_UNLOCK(htim);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configures the OCRef clear feature
+  * @param  htim TIM handle
+  * @param  sClearInputConfig pointer to a TIM_ClearInputConfigTypeDef structure that
+  *         contains the OCREF clear feature and parameters for the TIM peripheral.
+  * @param  Channel specifies the TIM Channel
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1
+  *            @arg TIM_CHANNEL_2: TIM Channel 2
+  *            @arg TIM_CHANNEL_3: TIM Channel 3
+  *            @arg TIM_CHANNEL_4: TIM Channel 4
+  *            @arg TIM_CHANNEL_5: TIM Channel 5
+  *            @arg TIM_CHANNEL_6: TIM Channel 6
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim,
+                                           TIM_ClearInputConfigTypeDef *sClearInputConfig,
+                                           uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_OCXREF_CLEAR_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_CLEARINPUT_SOURCE(sClearInputConfig->ClearInputSource));
+
+  /* Process Locked */
+  __HAL_LOCK(htim);
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  switch (sClearInputConfig->ClearInputSource)
+  {
+    case TIM_CLEARINPUTSOURCE_NONE:
+    {
+      /* Clear the OCREF clear selection bit and the the ETR Bits */
+      CLEAR_BIT(htim->Instance->SMCR, (TIM_SMCR_OCCS | TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP));
+
+      /* Clear TIMx_OR1_OCREF_CLR (reset value) */
+      CLEAR_BIT(htim->Instance->OR1, TIMx_OR1_OCREF_CLR);
+      break;
+    }
+#if defined(COMP1) || defined(COMP2) || defined(COMP3)
+#if defined(COMP1) && defined(COMP2)
+    case TIM_CLEARINPUTSOURCE_COMP1:
+    case TIM_CLEARINPUTSOURCE_COMP2:
+#endif /* COMP1 && COMP2 */
+#if defined(COMP3)
+    case TIM_CLEARINPUTSOURCE_COMP3:
+#endif /* COMP3 */
+      {
+        /* Clear the OCREF clear selection bit */
+        CLEAR_BIT(htim->Instance->SMCR, TIM_SMCR_OCCS);
+
+        /* OCREF_CLR_INT is connected to COMPx output */
+        MODIFY_REG(htim->Instance->OR1, TIMx_OR1_OCREF_CLR, sClearInputConfig->ClearInputSource);
+        break;
+      }
+#endif /* COMP1 || COMP2 || COMP3 */
+
+    case TIM_CLEARINPUTSOURCE_ETR:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CLEARINPUT_POLARITY(sClearInputConfig->ClearInputPolarity));
+      assert_param(IS_TIM_CLEARINPUT_PRESCALER(sClearInputConfig->ClearInputPrescaler));
+      assert_param(IS_TIM_CLEARINPUT_FILTER(sClearInputConfig->ClearInputFilter));
+
+      /* When OCRef clear feature is used with ETR source, ETR prescaler must be off */
+      if (sClearInputConfig->ClearInputPrescaler != TIM_CLEARINPUTPRESCALER_DIV1)
+      {
+        htim->State = HAL_TIM_STATE_READY;
+        __HAL_UNLOCK(htim);
+        return HAL_ERROR;
+      }
+
+      TIM_ETR_SetConfig(htim->Instance,
+                        sClearInputConfig->ClearInputPrescaler,
+                        sClearInputConfig->ClearInputPolarity,
+                        sClearInputConfig->ClearInputFilter);
+
+      /* Set the OCREF clear selection bit */
+      SET_BIT(htim->Instance->SMCR, TIM_SMCR_OCCS);
+
+      /* Clear TIMx_OR1_OCREF_CLR (reset value) */
+      CLEAR_BIT(htim->Instance->OR1, TIMx_OR1_OCREF_CLR);
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
+      {
+        /* Enable the OCREF clear feature for Channel 1 */
+        SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
+      }
+      else
+      {
+        /* Disable the OCREF clear feature for Channel 1 */
+        CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
+      }
+      break;
+    }
+    case TIM_CHANNEL_2:
+    {
+      if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
+      {
+        /* Enable the OCREF clear feature for Channel 2 */
+        SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
+      }
+      else
+      {
+        /* Disable the OCREF clear feature for Channel 2 */
+        CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
+      }
+      break;
+    }
+    case TIM_CHANNEL_3:
+    {
+      if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
+      {
+        /* Enable the OCREF clear feature for Channel 3 */
+        SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
+      }
+      else
+      {
+        /* Disable the OCREF clear feature for Channel 3 */
+        CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
+      }
+      break;
+    }
+    case TIM_CHANNEL_4:
+    {
+      if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
+      {
+        /* Enable the OCREF clear feature for Channel 4 */
+        SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
+      }
+      else
+      {
+        /* Disable the OCREF clear feature for Channel 4 */
+        CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
+      }
+      break;
+    }
+    case TIM_CHANNEL_5:
+    {
+      if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
+      {
+        /* Enable the OCREF clear feature for Channel 5 */
+        SET_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC5CE);
+      }
+      else
+      {
+        /* Disable the OCREF clear feature for Channel 5 */
+        CLEAR_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC5CE);
+      }
+      break;
+    }
+    case TIM_CHANNEL_6:
+    {
+      if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
+      {
+        /* Enable the OCREF clear feature for Channel 6 */
+        SET_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC6CE);
+      }
+      else
+      {
+        /* Disable the OCREF clear feature for Channel 6 */
+        CLEAR_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC6CE);
+      }
+      break;
+    }
+    default:
+      break;
+  }
+
+  htim->State = HAL_TIM_STATE_READY;
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief   Configures the clock source to be used
+  * @param  htim TIM handle
+  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
+  *         contains the clock source information for the TIM peripheral.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
+{
+  uint32_t tmpsmcr;
+
+  /* Process Locked */
+  __HAL_LOCK(htim);
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
+
+  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
+  tmpsmcr = htim->Instance->SMCR;
+  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
+  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
+  htim->Instance->SMCR = tmpsmcr;
+
+  switch (sClockSourceConfig->ClockSource)
+  {
+    case TIM_CLOCKSOURCE_INTERNAL:
+    {
+      assert_param(IS_TIM_INSTANCE(htim->Instance));
+      break;
+    }
+
+    case TIM_CLOCKSOURCE_ETRMODE1:
+    {
+      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
+      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
+
+      /* Check ETR input conditioning related parameters */
+      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
+      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
+      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
+
+      /* Configure the ETR Clock source */
+      TIM_ETR_SetConfig(htim->Instance,
+                        sClockSourceConfig->ClockPrescaler,
+                        sClockSourceConfig->ClockPolarity,
+                        sClockSourceConfig->ClockFilter);
+
+      /* Select the External clock mode1 and the ETRF trigger */
+      tmpsmcr = htim->Instance->SMCR;
+      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
+      /* Write to TIMx SMCR */
+      htim->Instance->SMCR = tmpsmcr;
+      break;
+    }
+
+    case TIM_CLOCKSOURCE_ETRMODE2:
+    {
+      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
+      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
+
+      /* Check ETR input conditioning related parameters */
+      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
+      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
+      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
+
+      /* Configure the ETR Clock source */
+      TIM_ETR_SetConfig(htim->Instance,
+                        sClockSourceConfig->ClockPrescaler,
+                        sClockSourceConfig->ClockPolarity,
+                        sClockSourceConfig->ClockFilter);
+      /* Enable the External clock mode2 */
+      htim->Instance->SMCR |= TIM_SMCR_ECE;
+      break;
+    }
+
+    case TIM_CLOCKSOURCE_TI1:
+    {
+      /* Check whether or not the timer instance supports external clock mode 1 */
+      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
+
+      /* Check TI1 input conditioning related parameters */
+      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
+      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
+
+      TIM_TI1_ConfigInputStage(htim->Instance,
+                               sClockSourceConfig->ClockPolarity,
+                               sClockSourceConfig->ClockFilter);
+      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
+      break;
+    }
+
+    case TIM_CLOCKSOURCE_TI2:
+    {
+      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
+      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
+
+      /* Check TI2 input conditioning related parameters */
+      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
+      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
+
+      TIM_TI2_ConfigInputStage(htim->Instance,
+                               sClockSourceConfig->ClockPolarity,
+                               sClockSourceConfig->ClockFilter);
+      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
+      break;
+    }
+
+    case TIM_CLOCKSOURCE_TI1ED:
+    {
+      /* Check whether or not the timer instance supports external clock mode 1 */
+      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
+
+      /* Check TI1 input conditioning related parameters */
+      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
+      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
+
+      TIM_TI1_ConfigInputStage(htim->Instance,
+                               sClockSourceConfig->ClockPolarity,
+                               sClockSourceConfig->ClockFilter);
+      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
+      break;
+    }
+
+    case TIM_CLOCKSOURCE_ITR0:
+    case TIM_CLOCKSOURCE_ITR1:
+    case TIM_CLOCKSOURCE_ITR2:
+    case TIM_CLOCKSOURCE_ITR3:
+      {
+        /* Check whether or not the timer instance supports internal trigger input */
+        assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
+
+        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
+        break;
+      }
+
+    default:
+      break;
+  }
+  htim->State = HAL_TIM_STATE_READY;
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Selects the signal connected to the TI1 input: direct from CH1_input
+  *         or a XOR combination between CH1_input, CH2_input & CH3_input
+  * @param  htim TIM handle.
+  * @param  TI1_Selection Indicate whether or not channel 1 is connected to the
+  *         output of a XOR gate.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_TI1SELECTION_CH1: The TIMx_CH1 pin is connected to TI1 input
+  *            @arg TIM_TI1SELECTION_XORCOMBINATION: The TIMx_CH1, CH2 and CH3
+  *            pins are connected to the TI1 input (XOR combination)
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection)
+{
+  uint32_t tmpcr2;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_TI1SELECTION(TI1_Selection));
+
+  /* Get the TIMx CR2 register value */
+  tmpcr2 = htim->Instance->CR2;
+
+  /* Reset the TI1 selection */
+  tmpcr2 &= ~TIM_CR2_TI1S;
+
+  /* Set the TI1 selection */
+  tmpcr2 |= TI1_Selection;
+
+  /* Write to TIMxCR2 */
+  htim->Instance->CR2 = tmpcr2;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configures the TIM in Slave mode
+  * @param  htim TIM handle.
+  * @param  sSlaveConfig pointer to a TIM_SlaveConfigTypeDef structure that
+  *         contains the selected trigger (internal trigger input, filtered
+  *         timer input or external trigger input) and the Slave mode
+  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
+  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
+
+  __HAL_LOCK(htim);
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
+  {
+    htim->State = HAL_TIM_STATE_READY;
+    __HAL_UNLOCK(htim);
+    return HAL_ERROR;
+  }
+
+  /* Disable Trigger Interrupt */
+  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
+
+  /* Disable Trigger DMA request */
+  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
+
+  htim->State = HAL_TIM_STATE_READY;
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configures the TIM in Slave mode in interrupt mode
+  * @param  htim TIM handle.
+  * @param  sSlaveConfig pointer to a TIM_SlaveConfigTypeDef structure that
+  *         contains the selected trigger (internal trigger input, filtered
+  *         timer input or external trigger input) and the Slave mode
+  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro_IT(TIM_HandleTypeDef *htim,
+                                                TIM_SlaveConfigTypeDef *sSlaveConfig)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
+  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
+
+  __HAL_LOCK(htim);
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
+  {
+    htim->State = HAL_TIM_STATE_READY;
+    __HAL_UNLOCK(htim);
+    return HAL_ERROR;
+  }
+
+  /* Enable Trigger Interrupt */
+  __HAL_TIM_ENABLE_IT(htim, TIM_IT_TRIGGER);
+
+  /* Disable Trigger DMA request */
+  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
+
+  htim->State = HAL_TIM_STATE_READY;
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Read the captured value from Capture Compare unit
+  * @param  htim TIM handle.
+  * @param  Channel TIM Channels to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval Captured value
+  */
+uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  uint32_t tmpreg = 0U;
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
+
+      /* Return the capture 1 value */
+      tmpreg =  htim->Instance->CCR1;
+
+      break;
+    }
+    case TIM_CHANNEL_2:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
+
+      /* Return the capture 2 value */
+      tmpreg =   htim->Instance->CCR2;
+
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
+
+      /* Return the capture 3 value */
+      tmpreg =   htim->Instance->CCR3;
+
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
+
+      /* Return the capture 4 value */
+      tmpreg =   htim->Instance->CCR4;
+
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  return tmpreg;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Exported_Functions_Group9 TIM Callbacks functions
+  *  @brief    TIM Callbacks functions
+  *
+@verbatim
+  ==============================================================================
+                        ##### TIM Callbacks functions #####
+  ==============================================================================
+ [..]
+   This section provides TIM callback functions:
+   (+) TIM Period elapsed callback
+   (+) TIM Output Compare callback
+   (+) TIM Input capture callback
+   (+) TIM Trigger callback
+   (+) TIM Error callback
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Period elapsed callback in non-blocking mode
+  * @param  htim TIM handle
+  * @retval None
+  */
+__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Period elapsed half complete callback in non-blocking mode
+  * @param  htim TIM handle
+  * @retval None
+  */
+__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Output Compare callback in non-blocking mode
+  * @param  htim TIM OC handle
+  * @retval None
+  */
+__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Input Capture callback in non-blocking mode
+  * @param  htim TIM IC handle
+  * @retval None
+  */
+__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Input Capture half complete callback in non-blocking mode
+  * @param  htim TIM IC handle
+  * @retval None
+  */
+__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  PWM Pulse finished callback in non-blocking mode
+  * @param  htim TIM handle
+  * @retval None
+  */
+__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  PWM Pulse finished half complete callback in non-blocking mode
+  * @param  htim TIM handle
+  * @retval None
+  */
+__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Hall Trigger detection callback in non-blocking mode
+  * @param  htim TIM handle
+  * @retval None
+  */
+__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_TriggerCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Hall Trigger detection half complete callback in non-blocking mode
+  * @param  htim TIM handle
+  * @retval None
+  */
+__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Timer error callback in non-blocking mode
+  * @param  htim TIM handle
+  * @retval None
+  */
+__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_ErrorCallback could be implemented in the user file
+   */
+}
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Register a User TIM callback to be used instead of the weak predefined callback
+  * @param htim tim handle
+  * @param CallbackID ID of the callback to be registered
+  *        This parameter can be one of the following values:
+  *          @arg @ref HAL_TIM_BASE_MSPINIT_CB_ID Base MspInit Callback ID
+  *          @arg @ref HAL_TIM_BASE_MSPDEINIT_CB_ID Base MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_IC_MSPINIT_CB_ID IC MspInit Callback ID
+  *          @arg @ref HAL_TIM_IC_MSPDEINIT_CB_ID IC MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_OC_MSPINIT_CB_ID OC MspInit Callback ID
+  *          @arg @ref HAL_TIM_OC_MSPDEINIT_CB_ID OC MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_PWM_MSPINIT_CB_ID PWM MspInit Callback ID
+  *          @arg @ref HAL_TIM_PWM_MSPDEINIT_CB_ID PWM MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_ONE_PULSE_MSPINIT_CB_ID One Pulse MspInit Callback ID
+  *          @arg @ref HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID One Pulse MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_ENCODER_MSPINIT_CB_ID Encoder MspInit Callback ID
+  *          @arg @ref HAL_TIM_ENCODER_MSPDEINIT_CB_ID Encoder MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID Hall Sensor MspInit Callback ID
+  *          @arg @ref HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID Hall Sensor MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_PERIOD_ELAPSED_CB_ID Period Elapsed Callback ID
+  *          @arg @ref HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID Period Elapsed half complete Callback ID
+  *          @arg @ref HAL_TIM_TRIGGER_CB_ID Trigger Callback ID
+  *          @arg @ref HAL_TIM_TRIGGER_HALF_CB_ID Trigger half complete Callback ID
+  *          @arg @ref HAL_TIM_IC_CAPTURE_CB_ID Input Capture Callback ID
+  *          @arg @ref HAL_TIM_IC_CAPTURE_HALF_CB_ID Input Capture half complete Callback ID
+  *          @arg @ref HAL_TIM_OC_DELAY_ELAPSED_CB_ID Output Compare Delay Elapsed Callback ID
+  *          @arg @ref HAL_TIM_PWM_PULSE_FINISHED_CB_ID PWM Pulse Finished Callback ID
+  *          @arg @ref HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID PWM Pulse Finished half complete Callback ID
+  *          @arg @ref HAL_TIM_ERROR_CB_ID Error Callback ID
+  *          @arg @ref HAL_TIM_COMMUTATION_CB_ID Commutation Callback ID
+  *          @arg @ref HAL_TIM_COMMUTATION_HALF_CB_ID Commutation half complete Callback ID
+  *          @arg @ref HAL_TIM_BREAK_CB_ID Break Callback ID
+  *          @arg @ref HAL_TIM_BREAK2_CB_ID Break2 Callback ID
+  *          @param pCallback pointer to the callback function
+  *          @retval status
+  */
+HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
+                                           pTIM_CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    return HAL_ERROR;
+  }
+  /* Process locked */
+  __HAL_LOCK(htim);
+
+  if (htim->State == HAL_TIM_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case HAL_TIM_BASE_MSPINIT_CB_ID :
+        htim->Base_MspInitCallback                 = pCallback;
+        break;
+
+      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
+        htim->Base_MspDeInitCallback               = pCallback;
+        break;
+
+      case HAL_TIM_IC_MSPINIT_CB_ID :
+        htim->IC_MspInitCallback                   = pCallback;
+        break;
+
+      case HAL_TIM_IC_MSPDEINIT_CB_ID :
+        htim->IC_MspDeInitCallback                 = pCallback;
+        break;
+
+      case HAL_TIM_OC_MSPINIT_CB_ID :
+        htim->OC_MspInitCallback                   = pCallback;
+        break;
+
+      case HAL_TIM_OC_MSPDEINIT_CB_ID :
+        htim->OC_MspDeInitCallback                 = pCallback;
+        break;
+
+      case HAL_TIM_PWM_MSPINIT_CB_ID :
+        htim->PWM_MspInitCallback                  = pCallback;
+        break;
+
+      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
+        htim->PWM_MspDeInitCallback                = pCallback;
+        break;
+
+      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
+        htim->OnePulse_MspInitCallback             = pCallback;
+        break;
+
+      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
+        htim->OnePulse_MspDeInitCallback           = pCallback;
+        break;
+
+      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
+        htim->Encoder_MspInitCallback              = pCallback;
+        break;
+
+      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
+        htim->Encoder_MspDeInitCallback            = pCallback;
+        break;
+
+      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
+        htim->HallSensor_MspInitCallback           = pCallback;
+        break;
+
+      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
+        htim->HallSensor_MspDeInitCallback         = pCallback;
+        break;
+
+      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
+        htim->PeriodElapsedCallback                = pCallback;
+        break;
+
+      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
+        htim->PeriodElapsedHalfCpltCallback        = pCallback;
+        break;
+
+      case HAL_TIM_TRIGGER_CB_ID :
+        htim->TriggerCallback                      = pCallback;
+        break;
+
+      case HAL_TIM_TRIGGER_HALF_CB_ID :
+        htim->TriggerHalfCpltCallback              = pCallback;
+        break;
+
+      case HAL_TIM_IC_CAPTURE_CB_ID :
+        htim->IC_CaptureCallback                   = pCallback;
+        break;
+
+      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
+        htim->IC_CaptureHalfCpltCallback           = pCallback;
+        break;
+
+      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
+        htim->OC_DelayElapsedCallback              = pCallback;
+        break;
+
+      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
+        htim->PWM_PulseFinishedCallback            = pCallback;
+        break;
+
+      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
+        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
+        break;
+
+      case HAL_TIM_ERROR_CB_ID :
+        htim->ErrorCallback                        = pCallback;
+        break;
+
+      case HAL_TIM_COMMUTATION_CB_ID :
+        htim->CommutationCallback                  = pCallback;
+        break;
+
+      case HAL_TIM_COMMUTATION_HALF_CB_ID :
+        htim->CommutationHalfCpltCallback          = pCallback;
+        break;
+
+      case HAL_TIM_BREAK_CB_ID :
+        htim->BreakCallback                        = pCallback;
+        break;
+
+      case HAL_TIM_BREAK2_CB_ID :
+        htim->Break2Callback                       = pCallback;
+        break;
+
+      default :
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (htim->State == HAL_TIM_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_TIM_BASE_MSPINIT_CB_ID :
+        htim->Base_MspInitCallback         = pCallback;
+        break;
+
+      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
+        htim->Base_MspDeInitCallback       = pCallback;
+        break;
+
+      case HAL_TIM_IC_MSPINIT_CB_ID :
+        htim->IC_MspInitCallback           = pCallback;
+        break;
+
+      case HAL_TIM_IC_MSPDEINIT_CB_ID :
+        htim->IC_MspDeInitCallback         = pCallback;
+        break;
+
+      case HAL_TIM_OC_MSPINIT_CB_ID :
+        htim->OC_MspInitCallback           = pCallback;
+        break;
+
+      case HAL_TIM_OC_MSPDEINIT_CB_ID :
+        htim->OC_MspDeInitCallback         = pCallback;
+        break;
+
+      case HAL_TIM_PWM_MSPINIT_CB_ID :
+        htim->PWM_MspInitCallback          = pCallback;
+        break;
+
+      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
+        htim->PWM_MspDeInitCallback        = pCallback;
+        break;
+
+      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
+        htim->OnePulse_MspInitCallback     = pCallback;
+        break;
+
+      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
+        htim->OnePulse_MspDeInitCallback   = pCallback;
+        break;
+
+      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
+        htim->Encoder_MspInitCallback      = pCallback;
+        break;
+
+      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
+        htim->Encoder_MspDeInitCallback    = pCallback;
+        break;
+
+      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
+        htim->HallSensor_MspInitCallback   = pCallback;
+        break;
+
+      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
+        htim->HallSensor_MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(htim);
+
+  return status;
+}
+
+/**
+  * @brief  Unregister a TIM callback
+  *         TIM callback is redirected to the weak predefined callback
+  * @param htim tim handle
+  * @param CallbackID ID of the callback to be unregistered
+  *        This parameter can be one of the following values:
+  *          @arg @ref HAL_TIM_BASE_MSPINIT_CB_ID Base MspInit Callback ID
+  *          @arg @ref HAL_TIM_BASE_MSPDEINIT_CB_ID Base MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_IC_MSPINIT_CB_ID IC MspInit Callback ID
+  *          @arg @ref HAL_TIM_IC_MSPDEINIT_CB_ID IC MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_OC_MSPINIT_CB_ID OC MspInit Callback ID
+  *          @arg @ref HAL_TIM_OC_MSPDEINIT_CB_ID OC MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_PWM_MSPINIT_CB_ID PWM MspInit Callback ID
+  *          @arg @ref HAL_TIM_PWM_MSPDEINIT_CB_ID PWM MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_ONE_PULSE_MSPINIT_CB_ID One Pulse MspInit Callback ID
+  *          @arg @ref HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID One Pulse MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_ENCODER_MSPINIT_CB_ID Encoder MspInit Callback ID
+  *          @arg @ref HAL_TIM_ENCODER_MSPDEINIT_CB_ID Encoder MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID Hall Sensor MspInit Callback ID
+  *          @arg @ref HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID Hall Sensor MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_PERIOD_ELAPSED_CB_ID Period Elapsed Callback ID
+  *          @arg @ref HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID Period Elapsed half complete Callback ID
+  *          @arg @ref HAL_TIM_TRIGGER_CB_ID Trigger Callback ID
+  *          @arg @ref HAL_TIM_TRIGGER_HALF_CB_ID Trigger half complete Callback ID
+  *          @arg @ref HAL_TIM_IC_CAPTURE_CB_ID Input Capture Callback ID
+  *          @arg @ref HAL_TIM_IC_CAPTURE_HALF_CB_ID Input Capture half complete Callback ID
+  *          @arg @ref HAL_TIM_OC_DELAY_ELAPSED_CB_ID Output Compare Delay Elapsed Callback ID
+  *          @arg @ref HAL_TIM_PWM_PULSE_FINISHED_CB_ID PWM Pulse Finished Callback ID
+  *          @arg @ref HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID PWM Pulse Finished half complete Callback ID
+  *          @arg @ref HAL_TIM_ERROR_CB_ID Error Callback ID
+  *          @arg @ref HAL_TIM_COMMUTATION_CB_ID Commutation Callback ID
+  *          @arg @ref HAL_TIM_COMMUTATION_HALF_CB_ID Commutation half complete Callback ID
+  *          @arg @ref HAL_TIM_BREAK_CB_ID Break Callback ID
+  *          @arg @ref HAL_TIM_BREAK2_CB_ID Break2 Callback ID
+  *          @retval status
+  */
+HAL_StatusTypeDef HAL_TIM_UnRegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(htim);
+
+  if (htim->State == HAL_TIM_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case HAL_TIM_BASE_MSPINIT_CB_ID :
+        /* Legacy weak Base MspInit Callback */
+        htim->Base_MspInitCallback              = HAL_TIM_Base_MspInit;
+        break;
+
+      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
+        /* Legacy weak Base Msp DeInit Callback */
+        htim->Base_MspDeInitCallback            = HAL_TIM_Base_MspDeInit;
+        break;
+
+      case HAL_TIM_IC_MSPINIT_CB_ID :
+        /* Legacy weak IC Msp Init Callback */
+        htim->IC_MspInitCallback                = HAL_TIM_IC_MspInit;
+        break;
+
+      case HAL_TIM_IC_MSPDEINIT_CB_ID :
+        /* Legacy weak IC Msp DeInit Callback */
+        htim->IC_MspDeInitCallback              = HAL_TIM_IC_MspDeInit;
+        break;
+
+      case HAL_TIM_OC_MSPINIT_CB_ID :
+        /* Legacy weak OC Msp Init Callback */
+        htim->OC_MspInitCallback                = HAL_TIM_OC_MspInit;
+        break;
+
+      case HAL_TIM_OC_MSPDEINIT_CB_ID :
+        /* Legacy weak OC Msp DeInit Callback */
+        htim->OC_MspDeInitCallback              = HAL_TIM_OC_MspDeInit;
+        break;
+
+      case HAL_TIM_PWM_MSPINIT_CB_ID :
+        /* Legacy weak PWM Msp Init Callback */
+        htim->PWM_MspInitCallback               = HAL_TIM_PWM_MspInit;
+        break;
+
+      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
+        /* Legacy weak PWM Msp DeInit Callback */
+        htim->PWM_MspDeInitCallback             = HAL_TIM_PWM_MspDeInit;
+        break;
+
+      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
+        /* Legacy weak One Pulse Msp Init Callback */
+        htim->OnePulse_MspInitCallback          = HAL_TIM_OnePulse_MspInit;
+        break;
+
+      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
+        /* Legacy weak One Pulse Msp DeInit Callback */
+        htim->OnePulse_MspDeInitCallback        = HAL_TIM_OnePulse_MspDeInit;
+        break;
+
+      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
+        /* Legacy weak Encoder Msp Init Callback */
+        htim->Encoder_MspInitCallback           = HAL_TIM_Encoder_MspInit;
+        break;
+
+      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
+        /* Legacy weak Encoder Msp DeInit Callback */
+        htim->Encoder_MspDeInitCallback         = HAL_TIM_Encoder_MspDeInit;
+        break;
+
+      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
+        /* Legacy weak Hall Sensor Msp Init Callback */
+        htim->HallSensor_MspInitCallback        = HAL_TIMEx_HallSensor_MspInit;
+        break;
+
+      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
+        /* Legacy weak Hall Sensor Msp DeInit Callback */
+        htim->HallSensor_MspDeInitCallback      = HAL_TIMEx_HallSensor_MspDeInit;
+        break;
+
+      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
+        /* Legacy weak Period Elapsed Callback */
+        htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
+        break;
+
+      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
+        /* Legacy weak Period Elapsed half complete Callback */
+        htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
+        break;
+
+      case HAL_TIM_TRIGGER_CB_ID :
+        /* Legacy weak Trigger Callback */
+        htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
+        break;
+
+      case HAL_TIM_TRIGGER_HALF_CB_ID :
+        /* Legacy weak Trigger half complete Callback */
+        htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
+        break;
+
+      case HAL_TIM_IC_CAPTURE_CB_ID :
+        /* Legacy weak IC Capture Callback */
+        htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
+        break;
+
+      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
+        /* Legacy weak IC Capture half complete Callback */
+        htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
+        break;
+
+      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
+        /* Legacy weak OC Delay Elapsed Callback */
+        htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
+        break;
+
+      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
+        /* Legacy weak PWM Pulse Finished Callback */
+        htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
+        break;
+
+      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
+        /* Legacy weak PWM Pulse Finished half complete Callback */
+        htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
+        break;
+
+      case HAL_TIM_ERROR_CB_ID :
+        /* Legacy weak Error Callback */
+        htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
+        break;
+
+      case HAL_TIM_COMMUTATION_CB_ID :
+        /* Legacy weak Commutation Callback */
+        htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
+        break;
+
+      case HAL_TIM_COMMUTATION_HALF_CB_ID :
+        /* Legacy weak Commutation half complete Callback */
+        htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
+        break;
+
+      case HAL_TIM_BREAK_CB_ID :
+        /* Legacy weak Break Callback */
+        htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
+        break;
+
+      case HAL_TIM_BREAK2_CB_ID :
+        /* Legacy weak Break2 Callback */
+        htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
+        break;
+
+      default :
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (htim->State == HAL_TIM_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_TIM_BASE_MSPINIT_CB_ID :
+        /* Legacy weak Base MspInit Callback */
+        htim->Base_MspInitCallback         = HAL_TIM_Base_MspInit;
+        break;
+
+      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
+        /* Legacy weak Base Msp DeInit Callback */
+        htim->Base_MspDeInitCallback       = HAL_TIM_Base_MspDeInit;
+        break;
+
+      case HAL_TIM_IC_MSPINIT_CB_ID :
+        /* Legacy weak IC Msp Init Callback */
+        htim->IC_MspInitCallback           = HAL_TIM_IC_MspInit;
+        break;
+
+      case HAL_TIM_IC_MSPDEINIT_CB_ID :
+        /* Legacy weak IC Msp DeInit Callback */
+        htim->IC_MspDeInitCallback         = HAL_TIM_IC_MspDeInit;
+        break;
+
+      case HAL_TIM_OC_MSPINIT_CB_ID :
+        /* Legacy weak OC Msp Init Callback */
+        htim->OC_MspInitCallback           = HAL_TIM_OC_MspInit;
+        break;
+
+      case HAL_TIM_OC_MSPDEINIT_CB_ID :
+        /* Legacy weak OC Msp DeInit Callback */
+        htim->OC_MspDeInitCallback         = HAL_TIM_OC_MspDeInit;
+        break;
+
+      case HAL_TIM_PWM_MSPINIT_CB_ID :
+        /* Legacy weak PWM Msp Init Callback */
+        htim->PWM_MspInitCallback          = HAL_TIM_PWM_MspInit;
+        break;
+
+      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
+        /* Legacy weak PWM Msp DeInit Callback */
+        htim->PWM_MspDeInitCallback        = HAL_TIM_PWM_MspDeInit;
+        break;
+
+      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
+        /* Legacy weak One Pulse Msp Init Callback */
+        htim->OnePulse_MspInitCallback     = HAL_TIM_OnePulse_MspInit;
+        break;
+
+      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
+        /* Legacy weak One Pulse Msp DeInit Callback */
+        htim->OnePulse_MspDeInitCallback   = HAL_TIM_OnePulse_MspDeInit;
+        break;
+
+      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
+        /* Legacy weak Encoder Msp Init Callback */
+        htim->Encoder_MspInitCallback      = HAL_TIM_Encoder_MspInit;
+        break;
+
+      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
+        /* Legacy weak Encoder Msp DeInit Callback */
+        htim->Encoder_MspDeInitCallback    = HAL_TIM_Encoder_MspDeInit;
+        break;
+
+      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
+        /* Legacy weak Hall Sensor Msp Init Callback */
+        htim->HallSensor_MspInitCallback   = HAL_TIMEx_HallSensor_MspInit;
+        break;
+
+      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
+        /* Legacy weak Hall Sensor Msp DeInit Callback */
+        htim->HallSensor_MspDeInitCallback = HAL_TIMEx_HallSensor_MspDeInit;
+        break;
+
+      default :
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(htim);
+
+  return status;
+}
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Exported_Functions_Group10 TIM Peripheral State functions
+  *  @brief   TIM Peripheral State functions
+  *
+@verbatim
+  ==============================================================================
+                        ##### Peripheral State functions #####
+  ==============================================================================
+    [..]
+    This subsection permits to get in run-time the status of the peripheral
+    and the data flow.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Return the TIM Base handle state.
+  * @param  htim TIM Base handle
+  * @retval HAL state
+  */
+HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim)
+{
+  return htim->State;
+}
+
+/**
+  * @brief  Return the TIM OC handle state.
+  * @param  htim TIM Output Compare handle
+  * @retval HAL state
+  */
+HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(TIM_HandleTypeDef *htim)
+{
+  return htim->State;
+}
+
+/**
+  * @brief  Return the TIM PWM handle state.
+  * @param  htim TIM handle
+  * @retval HAL state
+  */
+HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(TIM_HandleTypeDef *htim)
+{
+  return htim->State;
+}
+
+/**
+  * @brief  Return the TIM Input Capture handle state.
+  * @param  htim TIM IC handle
+  * @retval HAL state
+  */
+HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(TIM_HandleTypeDef *htim)
+{
+  return htim->State;
+}
+
+/**
+  * @brief  Return the TIM One Pulse Mode handle state.
+  * @param  htim TIM OPM handle
+  * @retval HAL state
+  */
+HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(TIM_HandleTypeDef *htim)
+{
+  return htim->State;
+}
+
+/**
+  * @brief  Return the TIM Encoder Mode handle state.
+  * @param  htim TIM Encoder Interface handle
+  * @retval HAL state
+  */
+HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim)
+{
+  return htim->State;
+}
+
+/**
+  * @brief  Return the TIM Encoder Mode handle state.
+  * @param  htim TIM handle
+  * @retval Active channel
+  */
+HAL_TIM_ActiveChannel HAL_TIM_GetActiveChannel(TIM_HandleTypeDef *htim)
+{
+  return htim->Channel;
+}
+
+/**
+  * @brief  Return actual state of the TIM channel.
+  * @param  htim TIM handle
+  * @param  Channel TIM Channel
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1
+  *            @arg TIM_CHANNEL_2: TIM Channel 2
+  *            @arg TIM_CHANNEL_3: TIM Channel 3
+  *            @arg TIM_CHANNEL_4: TIM Channel 4
+  *            @arg TIM_CHANNEL_5: TIM Channel 5
+  *            @arg TIM_CHANNEL_6: TIM Channel 6
+  * @retval TIM Channel state
+  */
+HAL_TIM_ChannelStateTypeDef HAL_TIM_GetChannelState(TIM_HandleTypeDef *htim,  uint32_t Channel)
+{
+  HAL_TIM_ChannelStateTypeDef channel_state;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
+
+  return channel_state;
+}
+
+/**
+  * @brief  Return actual state of a DMA burst operation.
+  * @param  htim TIM handle
+  * @retval DMA burst state
+  */
+HAL_TIM_DMABurstStateTypeDef HAL_TIM_DMABurstState(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));
+
+  return htim->DMABurstState;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Private_Functions TIM Private Functions
+  * @{
+  */
+
+/**
+  * @brief  TIM DMA error callback
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+void TIM_DMAError(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
+    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
+    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
+    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
+    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
+  }
+  else
+  {
+    htim->State = HAL_TIM_STATE_READY;
+  }
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->ErrorCallback(htim);
+#else
+  HAL_TIM_ErrorCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
+}
+
+/**
+  * @brief  TIM DMA Delay Pulse complete callback.
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else
+  {
+    /* nothing to do */
+  }
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->PWM_PulseFinishedCallback(htim);
+#else
+  HAL_TIM_PWM_PulseFinishedCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
+}
+
+/**
+  * @brief  TIM DMA Delay Pulse half complete callback.
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
+  }
+  else
+  {
+    /* nothing to do */
+  }
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->PWM_PulseFinishedHalfCpltCallback(htim);
+#else
+  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
+}
+
+/**
+  * @brief  TIM DMA Capture complete callback.
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else
+  {
+    /* nothing to do */
+  }
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->IC_CaptureCallback(htim);
+#else
+  HAL_TIM_IC_CaptureCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
+}
+
+/**
+  * @brief  TIM DMA Capture half complete callback.
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
+  }
+  else
+  {
+    /* nothing to do */
+  }
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->IC_CaptureHalfCpltCallback(htim);
+#else
+  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
+}
+
+/**
+  * @brief  TIM DMA Period Elapse complete callback.
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  if (htim->hdma[TIM_DMA_ID_UPDATE]->Init.Mode == DMA_NORMAL)
+  {
+    htim->State = HAL_TIM_STATE_READY;
+  }
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->PeriodElapsedCallback(htim);
+#else
+  HAL_TIM_PeriodElapsedCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  TIM DMA Period Elapse half complete callback.
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+static void TIM_DMAPeriodElapsedHalfCplt(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->PeriodElapsedHalfCpltCallback(htim);
+#else
+  HAL_TIM_PeriodElapsedHalfCpltCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  TIM DMA Trigger callback.
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  if (htim->hdma[TIM_DMA_ID_TRIGGER]->Init.Mode == DMA_NORMAL)
+  {
+    htim->State = HAL_TIM_STATE_READY;
+  }
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->TriggerCallback(htim);
+#else
+  HAL_TIM_TriggerCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  TIM DMA Trigger half complete callback.
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+static void TIM_DMATriggerHalfCplt(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->TriggerHalfCpltCallback(htim);
+#else
+  HAL_TIM_TriggerHalfCpltCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  Time Base configuration
+  * @param  TIMx TIM peripheral
+  * @param  Structure TIM Base configuration structure
+  * @retval None
+  */
+void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
+{
+  uint32_t tmpcr1;
+  tmpcr1 = TIMx->CR1;
+
+  /* Set TIM Time Base Unit parameters ---------------------------------------*/
+  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
+  {
+    /* Select the Counter Mode */
+    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
+    tmpcr1 |= Structure->CounterMode;
+  }
+
+  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
+  {
+    /* Set the clock division */
+    tmpcr1 &= ~TIM_CR1_CKD;
+    tmpcr1 |= (uint32_t)Structure->ClockDivision;
+  }
+
+  /* Set the auto-reload preload */
+  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
+
+  TIMx->CR1 = tmpcr1;
+
+  /* Set the Autoreload value */
+  TIMx->ARR = (uint32_t)Structure->Period ;
+
+  /* Set the Prescaler value */
+  TIMx->PSC = Structure->Prescaler;
+
+  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
+  {
+    /* Set the Repetition Counter value */
+    TIMx->RCR = Structure->RepetitionCounter;
+  }
+
+  /* Generate an update event to reload the Prescaler
+     and the repetition counter (only for advanced timer) value immediately */
+  TIMx->EGR = TIM_EGR_UG;
+}
+
+/**
+  * @brief  Timer Output Compare 1 configuration
+  * @param  TIMx to select the TIM peripheral
+  * @param  OC_Config The output configuration structure
+  * @retval None
+  */
+static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
+{
+  uint32_t tmpccmrx;
+  uint32_t tmpccer;
+  uint32_t tmpcr2;
+
+  /* Disable the Channel 1: Reset the CC1E Bit */
+  TIMx->CCER &= ~TIM_CCER_CC1E;
+
+  /* Get the TIMx CCER register value */
+  tmpccer = TIMx->CCER;
+  /* Get the TIMx CR2 register value */
+  tmpcr2 =  TIMx->CR2;
+
+  /* Get the TIMx CCMR1 register value */
+  tmpccmrx = TIMx->CCMR1;
+
+  /* Reset the Output Compare Mode Bits */
+  tmpccmrx &= ~TIM_CCMR1_OC1M;
+  tmpccmrx &= ~TIM_CCMR1_CC1S;
+  /* Select the Output Compare Mode */
+  tmpccmrx |= OC_Config->OCMode;
+
+  /* Reset the Output Polarity level */
+  tmpccer &= ~TIM_CCER_CC1P;
+  /* Set the Output Compare Polarity */
+  tmpccer |= OC_Config->OCPolarity;
+
+  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
+  {
+    /* Check parameters */
+    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
+
+    /* Reset the Output N Polarity level */
+    tmpccer &= ~TIM_CCER_CC1NP;
+    /* Set the Output N Polarity */
+    tmpccer |= OC_Config->OCNPolarity;
+    /* Reset the Output N State */
+    tmpccer &= ~TIM_CCER_CC1NE;
+  }
+
+  if (IS_TIM_BREAK_INSTANCE(TIMx))
+  {
+    /* Check parameters */
+    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
+    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
+
+    /* Reset the Output Compare and Output Compare N IDLE State */
+    tmpcr2 &= ~TIM_CR2_OIS1;
+    tmpcr2 &= ~TIM_CR2_OIS1N;
+    /* Set the Output Idle state */
+    tmpcr2 |= OC_Config->OCIdleState;
+    /* Set the Output N Idle state */
+    tmpcr2 |= OC_Config->OCNIdleState;
+  }
+
+  /* Write to TIMx CR2 */
+  TIMx->CR2 = tmpcr2;
+
+  /* Write to TIMx CCMR1 */
+  TIMx->CCMR1 = tmpccmrx;
+
+  /* Set the Capture Compare Register value */
+  TIMx->CCR1 = OC_Config->Pulse;
+
+  /* Write to TIMx CCER */
+  TIMx->CCER = tmpccer;
+}
+
+/**
+  * @brief  Timer Output Compare 2 configuration
+  * @param  TIMx to select the TIM peripheral
+  * @param  OC_Config The output configuration structure
+  * @retval None
+  */
+void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
+{
+  uint32_t tmpccmrx;
+  uint32_t tmpccer;
+  uint32_t tmpcr2;
+
+  /* Disable the Channel 2: Reset the CC2E Bit */
+  TIMx->CCER &= ~TIM_CCER_CC2E;
+
+  /* Get the TIMx CCER register value */
+  tmpccer = TIMx->CCER;
+  /* Get the TIMx CR2 register value */
+  tmpcr2 =  TIMx->CR2;
+
+  /* Get the TIMx CCMR1 register value */
+  tmpccmrx = TIMx->CCMR1;
+
+  /* Reset the Output Compare mode and Capture/Compare selection Bits */
+  tmpccmrx &= ~TIM_CCMR1_OC2M;
+  tmpccmrx &= ~TIM_CCMR1_CC2S;
+
+  /* Select the Output Compare Mode */
+  tmpccmrx |= (OC_Config->OCMode << 8U);
+
+  /* Reset the Output Polarity level */
+  tmpccer &= ~TIM_CCER_CC2P;
+  /* Set the Output Compare Polarity */
+  tmpccer |= (OC_Config->OCPolarity << 4U);
+
+  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
+  {
+    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
+
+    /* Reset the Output N Polarity level */
+    tmpccer &= ~TIM_CCER_CC2NP;
+    /* Set the Output N Polarity */
+    tmpccer |= (OC_Config->OCNPolarity << 4U);
+    /* Reset the Output N State */
+    tmpccer &= ~TIM_CCER_CC2NE;
+
+  }
+
+  if (IS_TIM_BREAK_INSTANCE(TIMx))
+  {
+    /* Check parameters */
+    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
+    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
+
+    /* Reset the Output Compare and Output Compare N IDLE State */
+    tmpcr2 &= ~TIM_CR2_OIS2;
+    tmpcr2 &= ~TIM_CR2_OIS2N;
+    /* Set the Output Idle state */
+    tmpcr2 |= (OC_Config->OCIdleState << 2U);
+    /* Set the Output N Idle state */
+    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
+  }
+
+  /* Write to TIMx CR2 */
+  TIMx->CR2 = tmpcr2;
+
+  /* Write to TIMx CCMR1 */
+  TIMx->CCMR1 = tmpccmrx;
+
+  /* Set the Capture Compare Register value */
+  TIMx->CCR2 = OC_Config->Pulse;
+
+  /* Write to TIMx CCER */
+  TIMx->CCER = tmpccer;
+}
+
+/**
+  * @brief  Timer Output Compare 3 configuration
+  * @param  TIMx to select the TIM peripheral
+  * @param  OC_Config The output configuration structure
+  * @retval None
+  */
+static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
+{
+  uint32_t tmpccmrx;
+  uint32_t tmpccer;
+  uint32_t tmpcr2;
+
+  /* Disable the Channel 3: Reset the CC2E Bit */
+  TIMx->CCER &= ~TIM_CCER_CC3E;
+
+  /* Get the TIMx CCER register value */
+  tmpccer = TIMx->CCER;
+  /* Get the TIMx CR2 register value */
+  tmpcr2 =  TIMx->CR2;
+
+  /* Get the TIMx CCMR2 register value */
+  tmpccmrx = TIMx->CCMR2;
+
+  /* Reset the Output Compare mode and Capture/Compare selection Bits */
+  tmpccmrx &= ~TIM_CCMR2_OC3M;
+  tmpccmrx &= ~TIM_CCMR2_CC3S;
+  /* Select the Output Compare Mode */
+  tmpccmrx |= OC_Config->OCMode;
+
+  /* Reset the Output Polarity level */
+  tmpccer &= ~TIM_CCER_CC3P;
+  /* Set the Output Compare Polarity */
+  tmpccer |= (OC_Config->OCPolarity << 8U);
+
+  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
+  {
+    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
+
+    /* Reset the Output N Polarity level */
+    tmpccer &= ~TIM_CCER_CC3NP;
+    /* Set the Output N Polarity */
+    tmpccer |= (OC_Config->OCNPolarity << 8U);
+    /* Reset the Output N State */
+    tmpccer &= ~TIM_CCER_CC3NE;
+  }
+
+  if (IS_TIM_BREAK_INSTANCE(TIMx))
+  {
+    /* Check parameters */
+    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
+    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
+
+    /* Reset the Output Compare and Output Compare N IDLE State */
+    tmpcr2 &= ~TIM_CR2_OIS3;
+    tmpcr2 &= ~TIM_CR2_OIS3N;
+    /* Set the Output Idle state */
+    tmpcr2 |= (OC_Config->OCIdleState << 4U);
+    /* Set the Output N Idle state */
+    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
+  }
+
+  /* Write to TIMx CR2 */
+  TIMx->CR2 = tmpcr2;
+
+  /* Write to TIMx CCMR2 */
+  TIMx->CCMR2 = tmpccmrx;
+
+  /* Set the Capture Compare Register value */
+  TIMx->CCR3 = OC_Config->Pulse;
+
+  /* Write to TIMx CCER */
+  TIMx->CCER = tmpccer;
+}
+
+/**
+  * @brief  Timer Output Compare 4 configuration
+  * @param  TIMx to select the TIM peripheral
+  * @param  OC_Config The output configuration structure
+  * @retval None
+  */
+static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
+{
+  uint32_t tmpccmrx;
+  uint32_t tmpccer;
+  uint32_t tmpcr2;
+
+  /* Disable the Channel 4: Reset the CC4E Bit */
+  TIMx->CCER &= ~TIM_CCER_CC4E;
+
+  /* Get the TIMx CCER register value */
+  tmpccer = TIMx->CCER;
+  /* Get the TIMx CR2 register value */
+  tmpcr2 =  TIMx->CR2;
+
+  /* Get the TIMx CCMR2 register value */
+  tmpccmrx = TIMx->CCMR2;
+
+  /* Reset the Output Compare mode and Capture/Compare selection Bits */
+  tmpccmrx &= ~TIM_CCMR2_OC4M;
+  tmpccmrx &= ~TIM_CCMR2_CC4S;
+
+  /* Select the Output Compare Mode */
+  tmpccmrx |= (OC_Config->OCMode << 8U);
+
+  /* Reset the Output Polarity level */
+  tmpccer &= ~TIM_CCER_CC4P;
+  /* Set the Output Compare Polarity */
+  tmpccer |= (OC_Config->OCPolarity << 12U);
+
+  if (IS_TIM_BREAK_INSTANCE(TIMx))
+  {
+    /* Check parameters */
+    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
+
+    /* Reset the Output Compare IDLE State */
+    tmpcr2 &= ~TIM_CR2_OIS4;
+
+    /* Set the Output Idle state */
+    tmpcr2 |= (OC_Config->OCIdleState << 6U);
+  }
+
+  /* Write to TIMx CR2 */
+  TIMx->CR2 = tmpcr2;
+
+  /* Write to TIMx CCMR2 */
+  TIMx->CCMR2 = tmpccmrx;
+
+  /* Set the Capture Compare Register value */
+  TIMx->CCR4 = OC_Config->Pulse;
+
+  /* Write to TIMx CCER */
+  TIMx->CCER = tmpccer;
+}
+
+/**
+  * @brief  Timer Output Compare 5 configuration
+  * @param  TIMx to select the TIM peripheral
+  * @param  OC_Config The output configuration structure
+  * @retval None
+  */
+static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
+                              TIM_OC_InitTypeDef *OC_Config)
+{
+  uint32_t tmpccmrx;
+  uint32_t tmpccer;
+  uint32_t tmpcr2;
+
+  /* Disable the output: Reset the CCxE Bit */
+  TIMx->CCER &= ~TIM_CCER_CC5E;
+
+  /* Get the TIMx CCER register value */
+  tmpccer = TIMx->CCER;
+  /* Get the TIMx CR2 register value */
+  tmpcr2 =  TIMx->CR2;
+  /* Get the TIMx CCMR1 register value */
+  tmpccmrx = TIMx->CCMR3;
+
+  /* Reset the Output Compare Mode Bits */
+  tmpccmrx &= ~(TIM_CCMR3_OC5M);
+  /* Select the Output Compare Mode */
+  tmpccmrx |= OC_Config->OCMode;
+
+  /* Reset the Output Polarity level */
+  tmpccer &= ~TIM_CCER_CC5P;
+  /* Set the Output Compare Polarity */
+  tmpccer |= (OC_Config->OCPolarity << 16U);
+
+  if (IS_TIM_BREAK_INSTANCE(TIMx))
+  {
+    /* Reset the Output Compare IDLE State */
+    tmpcr2 &= ~TIM_CR2_OIS5;
+    /* Set the Output Idle state */
+    tmpcr2 |= (OC_Config->OCIdleState << 8U);
+  }
+  /* Write to TIMx CR2 */
+  TIMx->CR2 = tmpcr2;
+
+  /* Write to TIMx CCMR3 */
+  TIMx->CCMR3 = tmpccmrx;
+
+  /* Set the Capture Compare Register value */
+  TIMx->CCR5 = OC_Config->Pulse;
+
+  /* Write to TIMx CCER */
+  TIMx->CCER = tmpccer;
+}
+
+/**
+  * @brief  Timer Output Compare 6 configuration
+  * @param  TIMx to select the TIM peripheral
+  * @param  OC_Config The output configuration structure
+  * @retval None
+  */
+static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
+                              TIM_OC_InitTypeDef *OC_Config)
+{
+  uint32_t tmpccmrx;
+  uint32_t tmpccer;
+  uint32_t tmpcr2;
+
+  /* Disable the output: Reset the CCxE Bit */
+  TIMx->CCER &= ~TIM_CCER_CC6E;
+
+  /* Get the TIMx CCER register value */
+  tmpccer = TIMx->CCER;
+  /* Get the TIMx CR2 register value */
+  tmpcr2 =  TIMx->CR2;
+  /* Get the TIMx CCMR1 register value */
+  tmpccmrx = TIMx->CCMR3;
+
+  /* Reset the Output Compare Mode Bits */
+  tmpccmrx &= ~(TIM_CCMR3_OC6M);
+  /* Select the Output Compare Mode */
+  tmpccmrx |= (OC_Config->OCMode << 8U);
+
+  /* Reset the Output Polarity level */
+  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
+  /* Set the Output Compare Polarity */
+  tmpccer |= (OC_Config->OCPolarity << 20U);
+
+  if (IS_TIM_BREAK_INSTANCE(TIMx))
+  {
+    /* Reset the Output Compare IDLE State */
+    tmpcr2 &= ~TIM_CR2_OIS6;
+    /* Set the Output Idle state */
+    tmpcr2 |= (OC_Config->OCIdleState << 10U);
+  }
+
+  /* Write to TIMx CR2 */
+  TIMx->CR2 = tmpcr2;
+
+  /* Write to TIMx CCMR3 */
+  TIMx->CCMR3 = tmpccmrx;
+
+  /* Set the Capture Compare Register value */
+  TIMx->CCR6 = OC_Config->Pulse;
+
+  /* Write to TIMx CCER */
+  TIMx->CCER = tmpccer;
+}
+
+/**
+  * @brief  Slave Timer configuration function
+  * @param  htim TIM handle
+  * @param  sSlaveConfig Slave timer configuration
+  * @retval None
+  */
+static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
+                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
+{
+  uint32_t tmpsmcr;
+  uint32_t tmpccmr1;
+  uint32_t tmpccer;
+
+  /* Get the TIMx SMCR register value */
+  tmpsmcr = htim->Instance->SMCR;
+
+  /* Reset the Trigger Selection Bits */
+  tmpsmcr &= ~TIM_SMCR_TS;
+  /* Set the Input Trigger source */
+  tmpsmcr |= sSlaveConfig->InputTrigger;
+
+  /* Reset the slave mode Bits */
+  tmpsmcr &= ~TIM_SMCR_SMS;
+  /* Set the slave mode */
+  tmpsmcr |= sSlaveConfig->SlaveMode;
+
+  /* Write to TIMx SMCR */
+  htim->Instance->SMCR = tmpsmcr;
+
+  /* Configure the trigger prescaler, filter, and polarity */
+  switch (sSlaveConfig->InputTrigger)
+  {
+    case TIM_TS_ETRF:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
+      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
+      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
+      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
+      /* Configure the ETR Trigger source */
+      TIM_ETR_SetConfig(htim->Instance,
+                        sSlaveConfig->TriggerPrescaler,
+                        sSlaveConfig->TriggerPolarity,
+                        sSlaveConfig->TriggerFilter);
+      break;
+    }
+
+    case TIM_TS_TI1F_ED:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
+      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
+
+      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
+      {
+        return HAL_ERROR;
+      }
+
+      /* Disable the Channel 1: Reset the CC1E Bit */
+      tmpccer = htim->Instance->CCER;
+      htim->Instance->CCER &= ~TIM_CCER_CC1E;
+      tmpccmr1 = htim->Instance->CCMR1;
+
+      /* Set the filter */
+      tmpccmr1 &= ~TIM_CCMR1_IC1F;
+      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
+
+      /* Write to TIMx CCMR1 and CCER registers */
+      htim->Instance->CCMR1 = tmpccmr1;
+      htim->Instance->CCER = tmpccer;
+      break;
+    }
+
+    case TIM_TS_TI1FP1:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
+      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
+      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
+
+      /* Configure TI1 Filter and Polarity */
+      TIM_TI1_ConfigInputStage(htim->Instance,
+                               sSlaveConfig->TriggerPolarity,
+                               sSlaveConfig->TriggerFilter);
+      break;
+    }
+
+    case TIM_TS_TI2FP2:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
+      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
+      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
+
+      /* Configure TI2 Filter and Polarity */
+      TIM_TI2_ConfigInputStage(htim->Instance,
+                               sSlaveConfig->TriggerPolarity,
+                               sSlaveConfig->TriggerFilter);
+      break;
+    }
+
+    case TIM_TS_ITR0:
+    case TIM_TS_ITR1:
+    case TIM_TS_ITR2:
+    case TIM_TS_ITR3:
+      {
+        /* Check the parameter */
+        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
+        break;
+      }
+
+    default:
+      break;
+  }
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configure the TI1 as Input.
+  * @param  TIMx to select the TIM peripheral.
+  * @param  TIM_ICPolarity The Input Polarity.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ICPOLARITY_RISING
+  *            @arg TIM_ICPOLARITY_FALLING
+  *            @arg TIM_ICPOLARITY_BOTHEDGE
+  * @param  TIM_ICSelection specifies the input to be used.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ICSELECTION_DIRECTTI: TIM Input 1 is selected to be connected to IC1.
+  *            @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 1 is selected to be connected to IC2.
+  *            @arg TIM_ICSELECTION_TRC: TIM Input 1 is selected to be connected to TRC.
+  * @param  TIM_ICFilter Specifies the Input Capture Filter.
+  *          This parameter must be a value between 0x00 and 0x0F.
+  * @retval None
+  * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI2FP1
+  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
+  *        protected against un-initialized filter and polarity values.
+  */
+void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
+                       uint32_t TIM_ICFilter)
+{
+  uint32_t tmpccmr1;
+  uint32_t tmpccer;
+
+  /* Disable the Channel 1: Reset the CC1E Bit */
+  TIMx->CCER &= ~TIM_CCER_CC1E;
+  tmpccmr1 = TIMx->CCMR1;
+  tmpccer = TIMx->CCER;
+
+  /* Select the Input */
+  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
+  {
+    tmpccmr1 &= ~TIM_CCMR1_CC1S;
+    tmpccmr1 |= TIM_ICSelection;
+  }
+  else
+  {
+    tmpccmr1 |= TIM_CCMR1_CC1S_0;
+  }
+
+  /* Set the filter */
+  tmpccmr1 &= ~TIM_CCMR1_IC1F;
+  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
+
+  /* Select the Polarity and set the CC1E Bit */
+  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
+  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
+
+  /* Write to TIMx CCMR1 and CCER registers */
+  TIMx->CCMR1 = tmpccmr1;
+  TIMx->CCER = tmpccer;
+}
+
+/**
+  * @brief  Configure the Polarity and Filter for TI1.
+  * @param  TIMx to select the TIM peripheral.
+  * @param  TIM_ICPolarity The Input Polarity.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ICPOLARITY_RISING
+  *            @arg TIM_ICPOLARITY_FALLING
+  *            @arg TIM_ICPOLARITY_BOTHEDGE
+  * @param  TIM_ICFilter Specifies the Input Capture Filter.
+  *          This parameter must be a value between 0x00 and 0x0F.
+  * @retval None
+  */
+static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
+{
+  uint32_t tmpccmr1;
+  uint32_t tmpccer;
+
+  /* Disable the Channel 1: Reset the CC1E Bit */
+  tmpccer = TIMx->CCER;
+  TIMx->CCER &= ~TIM_CCER_CC1E;
+  tmpccmr1 = TIMx->CCMR1;
+
+  /* Set the filter */
+  tmpccmr1 &= ~TIM_CCMR1_IC1F;
+  tmpccmr1 |= (TIM_ICFilter << 4U);
+
+  /* Select the Polarity and set the CC1E Bit */
+  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
+  tmpccer |= TIM_ICPolarity;
+
+  /* Write to TIMx CCMR1 and CCER registers */
+  TIMx->CCMR1 = tmpccmr1;
+  TIMx->CCER = tmpccer;
+}
+
+/**
+  * @brief  Configure the TI2 as Input.
+  * @param  TIMx to select the TIM peripheral
+  * @param  TIM_ICPolarity The Input Polarity.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ICPOLARITY_RISING
+  *            @arg TIM_ICPOLARITY_FALLING
+  *            @arg TIM_ICPOLARITY_BOTHEDGE
+  * @param  TIM_ICSelection specifies the input to be used.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ICSELECTION_DIRECTTI: TIM Input 2 is selected to be connected to IC2.
+  *            @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 2 is selected to be connected to IC1.
+  *            @arg TIM_ICSELECTION_TRC: TIM Input 2 is selected to be connected to TRC.
+  * @param  TIM_ICFilter Specifies the Input Capture Filter.
+  *          This parameter must be a value between 0x00 and 0x0F.
+  * @retval None
+  * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI1FP2
+  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
+  *        protected against un-initialized filter and polarity values.
+  */
+static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
+                              uint32_t TIM_ICFilter)
+{
+  uint32_t tmpccmr1;
+  uint32_t tmpccer;
+
+  /* Disable the Channel 2: Reset the CC2E Bit */
+  TIMx->CCER &= ~TIM_CCER_CC2E;
+  tmpccmr1 = TIMx->CCMR1;
+  tmpccer = TIMx->CCER;
+
+  /* Select the Input */
+  tmpccmr1 &= ~TIM_CCMR1_CC2S;
+  tmpccmr1 |= (TIM_ICSelection << 8U);
+
+  /* Set the filter */
+  tmpccmr1 &= ~TIM_CCMR1_IC2F;
+  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
+
+  /* Select the Polarity and set the CC2E Bit */
+  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
+  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
+
+  /* Write to TIMx CCMR1 and CCER registers */
+  TIMx->CCMR1 = tmpccmr1 ;
+  TIMx->CCER = tmpccer;
+}
+
+/**
+  * @brief  Configure the Polarity and Filter for TI2.
+  * @param  TIMx to select the TIM peripheral.
+  * @param  TIM_ICPolarity The Input Polarity.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ICPOLARITY_RISING
+  *            @arg TIM_ICPOLARITY_FALLING
+  *            @arg TIM_ICPOLARITY_BOTHEDGE
+  * @param  TIM_ICFilter Specifies the Input Capture Filter.
+  *          This parameter must be a value between 0x00 and 0x0F.
+  * @retval None
+  */
+static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
+{
+  uint32_t tmpccmr1;
+  uint32_t tmpccer;
+
+  /* Disable the Channel 2: Reset the CC2E Bit */
+  TIMx->CCER &= ~TIM_CCER_CC2E;
+  tmpccmr1 = TIMx->CCMR1;
+  tmpccer = TIMx->CCER;
+
+  /* Set the filter */
+  tmpccmr1 &= ~TIM_CCMR1_IC2F;
+  tmpccmr1 |= (TIM_ICFilter << 12U);
+
+  /* Select the Polarity and set the CC2E Bit */
+  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
+  tmpccer |= (TIM_ICPolarity << 4U);
+
+  /* Write to TIMx CCMR1 and CCER registers */
+  TIMx->CCMR1 = tmpccmr1 ;
+  TIMx->CCER = tmpccer;
+}
+
+/**
+  * @brief  Configure the TI3 as Input.
+  * @param  TIMx to select the TIM peripheral
+  * @param  TIM_ICPolarity The Input Polarity.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ICPOLARITY_RISING
+  *            @arg TIM_ICPOLARITY_FALLING
+  *            @arg TIM_ICPOLARITY_BOTHEDGE
+  * @param  TIM_ICSelection specifies the input to be used.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ICSELECTION_DIRECTTI: TIM Input 3 is selected to be connected to IC3.
+  *            @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 3 is selected to be connected to IC4.
+  *            @arg TIM_ICSELECTION_TRC: TIM Input 3 is selected to be connected to TRC.
+  * @param  TIM_ICFilter Specifies the Input Capture Filter.
+  *          This parameter must be a value between 0x00 and 0x0F.
+  * @retval None
+  * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI3FP4
+  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
+  *        protected against un-initialized filter and polarity values.
+  */
+static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
+                              uint32_t TIM_ICFilter)
+{
+  uint32_t tmpccmr2;
+  uint32_t tmpccer;
+
+  /* Disable the Channel 3: Reset the CC3E Bit */
+  TIMx->CCER &= ~TIM_CCER_CC3E;
+  tmpccmr2 = TIMx->CCMR2;
+  tmpccer = TIMx->CCER;
+
+  /* Select the Input */
+  tmpccmr2 &= ~TIM_CCMR2_CC3S;
+  tmpccmr2 |= TIM_ICSelection;
+
+  /* Set the filter */
+  tmpccmr2 &= ~TIM_CCMR2_IC3F;
+  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
+
+  /* Select the Polarity and set the CC3E Bit */
+  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
+  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
+
+  /* Write to TIMx CCMR2 and CCER registers */
+  TIMx->CCMR2 = tmpccmr2;
+  TIMx->CCER = tmpccer;
+}
+
+/**
+  * @brief  Configure the TI4 as Input.
+  * @param  TIMx to select the TIM peripheral
+  * @param  TIM_ICPolarity The Input Polarity.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ICPOLARITY_RISING
+  *            @arg TIM_ICPOLARITY_FALLING
+  *            @arg TIM_ICPOLARITY_BOTHEDGE
+  * @param  TIM_ICSelection specifies the input to be used.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ICSELECTION_DIRECTTI: TIM Input 4 is selected to be connected to IC4.
+  *            @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 4 is selected to be connected to IC3.
+  *            @arg TIM_ICSELECTION_TRC: TIM Input 4 is selected to be connected to TRC.
+  * @param  TIM_ICFilter Specifies the Input Capture Filter.
+  *          This parameter must be a value between 0x00 and 0x0F.
+  * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI4FP3
+  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
+  *        protected against un-initialized filter and polarity values.
+  * @retval None
+  */
+static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
+                              uint32_t TIM_ICFilter)
+{
+  uint32_t tmpccmr2;
+  uint32_t tmpccer;
+
+  /* Disable the Channel 4: Reset the CC4E Bit */
+  TIMx->CCER &= ~TIM_CCER_CC4E;
+  tmpccmr2 = TIMx->CCMR2;
+  tmpccer = TIMx->CCER;
+
+  /* Select the Input */
+  tmpccmr2 &= ~TIM_CCMR2_CC4S;
+  tmpccmr2 |= (TIM_ICSelection << 8U);
+
+  /* Set the filter */
+  tmpccmr2 &= ~TIM_CCMR2_IC4F;
+  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
+
+  /* Select the Polarity and set the CC4E Bit */
+  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
+  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
+
+  /* Write to TIMx CCMR2 and CCER registers */
+  TIMx->CCMR2 = tmpccmr2;
+  TIMx->CCER = tmpccer ;
+}
+
+/**
+  * @brief  Selects the Input Trigger source
+  * @param  TIMx to select the TIM peripheral
+  * @param  InputTriggerSource The Input Trigger source.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_TS_ITR0: Internal Trigger 0
+  *            @arg TIM_TS_ITR1: Internal Trigger 1
+  *            @arg TIM_TS_ITR2: Internal Trigger 2
+  *            @arg TIM_TS_ITR3: Internal Trigger 3
+  *            @arg TIM_TS_TI1F_ED: TI1 Edge Detector
+  *            @arg TIM_TS_TI1FP1: Filtered Timer Input 1
+  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
+  *            @arg TIM_TS_ETRF: External Trigger input
+  * @retval None
+  */
+static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
+{
+  uint32_t tmpsmcr;
+
+  /* Get the TIMx SMCR register value */
+  tmpsmcr = TIMx->SMCR;
+  /* Reset the TS Bits */
+  tmpsmcr &= ~TIM_SMCR_TS;
+  /* Set the Input Trigger source and the slave mode*/
+  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
+  /* Write to TIMx SMCR */
+  TIMx->SMCR = tmpsmcr;
+}
+/**
+  * @brief  Configures the TIMx External Trigger (ETR).
+  * @param  TIMx to select the TIM peripheral
+  * @param  TIM_ExtTRGPrescaler The external Trigger Prescaler.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ETRPRESCALER_DIV1: ETRP Prescaler OFF.
+  *            @arg TIM_ETRPRESCALER_DIV2: ETRP frequency divided by 2.
+  *            @arg TIM_ETRPRESCALER_DIV4: ETRP frequency divided by 4.
+  *            @arg TIM_ETRPRESCALER_DIV8: ETRP frequency divided by 8.
+  * @param  TIM_ExtTRGPolarity The external Trigger Polarity.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ETRPOLARITY_INVERTED: active low or falling edge active.
+  *            @arg TIM_ETRPOLARITY_NONINVERTED: active high or rising edge active.
+  * @param  ExtTRGFilter External Trigger Filter.
+  *          This parameter must be a value between 0x00 and 0x0F
+  * @retval None
+  */
+void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
+                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
+{
+  uint32_t tmpsmcr;
+
+  tmpsmcr = TIMx->SMCR;
+
+  /* Reset the ETR Bits */
+  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
+
+  /* Set the Prescaler, the Filter value and the Polarity */
+  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
+
+  /* Write to TIMx SMCR */
+  TIMx->SMCR = tmpsmcr;
+}
+
+/**
+  * @brief  Enables or disables the TIM Capture Compare Channel x.
+  * @param  TIMx to select the TIM peripheral
+  * @param  Channel specifies the TIM Channel
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1
+  *            @arg TIM_CHANNEL_2: TIM Channel 2
+  *            @arg TIM_CHANNEL_3: TIM Channel 3
+  *            @arg TIM_CHANNEL_4: TIM Channel 4
+  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
+  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
+  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
+  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
+  * @retval None
+  */
+void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
+{
+  uint32_t tmp;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
+  assert_param(IS_TIM_CHANNELS(Channel));
+
+  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
+
+  /* Reset the CCxE Bit */
+  TIMx->CCER &= ~tmp;
+
+  /* Set or reset the CCxE Bit */
+  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
+}
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Reset interrupt callbacks to the legacy weak callbacks.
+  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
+  *                the configuration information for TIM module.
+  * @retval None
+  */
+void TIM_ResetCallback(TIM_HandleTypeDef *htim)
+{
+  /* Reset the TIM callback to the legacy weak callbacks */
+  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
+  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
+  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
+  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
+  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
+  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
+  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
+  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
+  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
+  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
+  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
+  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
+  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
+  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
+}
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_TIM_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c
new file mode 100644
index 0000000..917ade6
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c
@@ -0,0 +1,2843 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_tim_ex.c
+  * @author  MCD Application Team
+  * @brief   TIM HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Timer Extended peripheral:
+  *           + Time Hall Sensor Interface Initialization
+  *           + Time Hall Sensor Interface Start
+  *           + Time Complementary signal break and dead time configuration
+  *           + Time Master and Slave synchronization configuration
+  *           + Time Output Compare/PWM Channel Configuration (for channels 5 and 6)
+  *           + Time OCRef clear configuration
+  *           + Timer remapping capabilities configuration
+  @verbatim
+  ==============================================================================
+                      ##### TIMER Extended features #####
+  ==============================================================================
+  [..]
+    The Timer Extended features include:
+    (#) Complementary outputs with programmable dead-time for :
+        (++) Output Compare
+        (++) PWM generation (Edge and Center-aligned Mode)
+        (++) One-pulse mode output
+    (#) Synchronization circuit to control the timer with external signals and to
+        interconnect several timers together.
+    (#) Break input to put the timer output signals in reset state or in a known state.
+    (#) Supports incremental (quadrature) encoder and hall-sensor circuitry for
+        positioning purposes
+
+            ##### How to use this driver #####
+  ==============================================================================
+    [..]
+     (#) Initialize the TIM low level resources by implementing the following functions
+         depending on the selected feature:
+           (++) Hall Sensor output : HAL_TIMEx_HallSensor_MspInit()
+
+     (#) Initialize the TIM low level resources :
+        (##) Enable the TIM interface clock using __HAL_RCC_TIMx_CLK_ENABLE();
+        (##) TIM pins configuration
+            (+++) Enable the clock for the TIM GPIOs using the following function:
+              __HAL_RCC_GPIOx_CLK_ENABLE();
+            (+++) Configure these TIM pins in Alternate function mode using HAL_GPIO_Init();
+
+     (#) The external Clock can be configured, if needed (the default clock is the
+         internal clock from the APBx), using the following function:
+         HAL_TIM_ConfigClockSource, the clock configuration should be done before
+         any start function.
+
+     (#) Configure the TIM in the desired functioning mode using one of the
+         initialization function of this driver:
+          (++) HAL_TIMEx_HallSensor_Init() and HAL_TIMEx_ConfigCommutEvent(): to use the
+               Timer Hall Sensor Interface and the commutation event with the corresponding
+               Interrupt and DMA request if needed (Note that One Timer is used to interface
+               with the Hall sensor Interface and another Timer should be used to use
+               the commutation event).
+
+     (#) Activate the TIM peripheral using one of the start functions:
+           (++) Complementary Output Compare : HAL_TIMEx_OCN_Start(), HAL_TIMEx_OCN_Start_DMA(),
+                HAL_TIMEx_OCN_Start_IT()
+           (++) Complementary PWM generation : HAL_TIMEx_PWMN_Start(), HAL_TIMEx_PWMN_Start_DMA(),
+                HAL_TIMEx_PWMN_Start_IT()
+           (++) Complementary One-pulse mode output : HAL_TIMEx_OnePulseN_Start(), HAL_TIMEx_OnePulseN_Start_IT()
+           (++) Hall Sensor output : HAL_TIMEx_HallSensor_Start(), HAL_TIMEx_HallSensor_Start_DMA(),
+                HAL_TIMEx_HallSensor_Start_IT().
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup TIMEx TIMEx
+  * @brief TIM Extended HAL module driver
+  * @{
+  */
+
+#ifdef HAL_TIM_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup TIMEx_Private_Constants TIM Extended Private Constants
+  * @{
+  */
+/* Timeout for break input rearm */
+#define TIM_BREAKINPUT_REARM_TIMEOUT    5UL /* 5 milliseconds */
+/**
+  * @}
+  */
+/* End of private constants --------------------------------------------------*/
+
+/* Private macros ------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+static void TIM_DMADelayPulseNCplt(DMA_HandleTypeDef *hdma);
+static void TIM_DMAErrorCCxN(DMA_HandleTypeDef *hdma);
+static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState);
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup TIMEx_Exported_Functions TIM Extended Exported Functions
+  * @{
+  */
+
+/** @defgroup TIMEx_Exported_Functions_Group1 Extended Timer Hall Sensor functions
+  * @brief    Timer Hall Sensor functions
+  *
+@verbatim
+  ==============================================================================
+                      ##### Timer Hall Sensor functions #####
+  ==============================================================================
+  [..]
+    This section provides functions allowing to:
+    (+) Initialize and configure TIM HAL Sensor.
+    (+) De-initialize TIM HAL Sensor.
+    (+) Start the Hall Sensor Interface.
+    (+) Stop the Hall Sensor Interface.
+    (+) Start the Hall Sensor Interface and enable interrupts.
+    (+) Stop the Hall Sensor Interface and disable interrupts.
+    (+) Start the Hall Sensor Interface and enable DMA transfers.
+    (+) Stop the Hall Sensor Interface and disable DMA transfers.
+
+@endverbatim
+  * @{
+  */
+/**
+  * @brief  Initializes the TIM Hall Sensor Interface and initialize the associated handle.
+  * @note   When the timer instance is initialized in Hall Sensor Interface mode,
+  *         timer channels 1 and channel 2 are reserved and cannot be used for
+  *         other purpose.
+  * @param  htim TIM Hall Sensor Interface handle
+  * @param  sConfig TIM Hall Sensor configuration structure
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef *sConfig)
+{
+  TIM_OC_InitTypeDef OC_Config;
+
+  /* Check the TIM handle allocation */
+  if (htim == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
+  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
+  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
+  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
+  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
+  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
+
+  if (htim->State == HAL_TIM_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    htim->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+    /* Reset interrupt callbacks to legacy week callbacks */
+    TIM_ResetCallback(htim);
+
+    if (htim->HallSensor_MspInitCallback == NULL)
+    {
+      htim->HallSensor_MspInitCallback = HAL_TIMEx_HallSensor_MspInit;
+    }
+    /* Init the low level hardware : GPIO, CLOCK, NVIC */
+    htim->HallSensor_MspInitCallback(htim);
+#else
+    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
+    HAL_TIMEx_HallSensor_MspInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+  }
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Configure the Time base in the Encoder Mode */
+  TIM_Base_SetConfig(htim->Instance, &htim->Init);
+
+  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
+  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
+
+  /* Reset the IC1PSC Bits */
+  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
+  /* Set the IC1PSC value */
+  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
+
+  /* Enable the Hall sensor interface (XOR function of the three inputs) */
+  htim->Instance->CR2 |= TIM_CR2_TI1S;
+
+  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
+  htim->Instance->SMCR &= ~TIM_SMCR_TS;
+  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
+
+  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
+  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
+  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
+
+  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
+  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
+  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
+  OC_Config.OCMode = TIM_OCMODE_PWM2;
+  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
+  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
+  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
+  OC_Config.Pulse = sConfig->Commutation_Delay;
+
+  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
+
+  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
+    register to 101 */
+  htim->Instance->CR2 &= ~TIM_CR2_MMS;
+  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
+
+  /* Initialize the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
+
+  /* Initialize the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Initialize the TIM state*/
+  htim->State = HAL_TIM_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  DeInitializes the TIM Hall Sensor interface
+  * @param  htim TIM Hall Sensor Interface handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Disable the TIM Peripheral Clock */
+  __HAL_TIM_DISABLE(htim);
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  if (htim->HallSensor_MspDeInitCallback == NULL)
+  {
+    htim->HallSensor_MspDeInitCallback = HAL_TIMEx_HallSensor_MspDeInit;
+  }
+  /* DeInit the low level hardware */
+  htim->HallSensor_MspDeInitCallback(htim);
+#else
+  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
+  HAL_TIMEx_HallSensor_MspDeInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  /* Change the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
+
+  /* Change the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
+
+  /* Change TIM state */
+  htim->State = HAL_TIM_STATE_RESET;
+
+  /* Release Lock */
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the TIM Hall Sensor MSP.
+  * @param  htim TIM Hall Sensor Interface handle
+  * @retval None
+  */
+__weak void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitializes TIM Hall Sensor MSP.
+  * @param  htim TIM Hall Sensor Interface handle
+  * @retval None
+  */
+__weak void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIMEx_HallSensor_MspDeInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Starts the TIM Hall Sensor Interface.
+  * @param  htim TIM Hall Sensor Interface handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim)
+{
+  uint32_t tmpsmcr;
+  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
+
+  /* Check the parameters */
+  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Check the TIM channels state */
+  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  /* Enable the Input Capture channel 1
+  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
+  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Hall sensor Interface.
+  * @param  htim TIM Hall Sensor Interface handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Disable the Input Capture channels 1, 2 and 3
+  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
+  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM Hall Sensor Interface in interrupt mode.
+  * @param  htim TIM Hall Sensor Interface handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim)
+{
+  uint32_t tmpsmcr;
+  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
+
+  /* Check the parameters */
+  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Check the TIM channels state */
+  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  /* Enable the capture compare Interrupts 1 event */
+  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
+
+  /* Enable the Input Capture channel 1
+  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
+  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Hall Sensor Interface in interrupt mode.
+  * @param  htim TIM Hall Sensor Interface handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Disable the Input Capture channel 1
+  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
+  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
+
+  /* Disable the capture compare Interrupts event */
+  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM Hall Sensor Interface in DMA mode.
+  * @param  htim TIM Hall Sensor Interface handle
+  * @param  pData The destination Buffer address.
+  * @param  Length The length of data to be transferred from TIM peripheral to memory.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length)
+{
+  uint32_t tmpsmcr;
+  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
+
+  /* Check the parameters */
+  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Set the TIM channel state */
+  if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
+      || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY))
+  {
+    return HAL_BUSY;
+  }
+  else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
+           && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY))
+  {
+    if ((pData == NULL) && (Length > 0U))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+
+  /* Enable the Input Capture channel 1
+  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
+  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
+
+  /* Set the DMA Input Capture 1 Callbacks */
+  htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
+  htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+  /* Set the DMA error callback */
+  htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
+
+  /* Enable the DMA channel for Capture 1*/
+  if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
+  {
+    /* Return error status */
+    return HAL_ERROR;
+  }
+  /* Enable the capture compare 1 Interrupt */
+  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Hall Sensor Interface in DMA mode.
+  * @param  htim TIM Hall Sensor Interface handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Disable the Input Capture channel 1
+  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
+  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
+
+
+  /* Disable the capture compare Interrupts 1 event */
+  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
+
+  (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIMEx_Exported_Functions_Group2 Extended Timer Complementary Output Compare functions
+  *  @brief   Timer Complementary Output Compare functions
+  *
+@verbatim
+  ==============================================================================
+              ##### Timer Complementary Output Compare functions #####
+  ==============================================================================
+  [..]
+    This section provides functions allowing to:
+    (+) Start the Complementary Output Compare/PWM.
+    (+) Stop the Complementary Output Compare/PWM.
+    (+) Start the Complementary Output Compare/PWM and enable interrupts.
+    (+) Stop the Complementary Output Compare/PWM and disable interrupts.
+    (+) Start the Complementary Output Compare/PWM and enable DMA transfers.
+    (+) Stop the Complementary Output Compare/PWM and disable DMA transfers.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Starts the TIM Output Compare signal generation on the complementary
+  *         output.
+  * @param  htim TIM Output Compare handle
+  * @param  Channel TIM Channel to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  /* Check the TIM complementary channel state */
+  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM complementary channel state */
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  /* Enable the Capture compare channel N */
+  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
+
+  /* Enable the Main Output */
+  __HAL_TIM_MOE_ENABLE(htim);
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Output Compare signal generation on the complementary
+  *         output.
+  * @param  htim TIM handle
+  * @param  Channel TIM Channel to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  /* Disable the Capture compare channel N */
+  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
+
+  /* Disable the Main Output */
+  __HAL_TIM_MOE_DISABLE(htim);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM complementary channel state */
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM Output Compare signal generation in interrupt mode
+  *         on the complementary output.
+  * @param  htim TIM OC handle
+  * @param  Channel TIM Channel to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  /* Check the TIM complementary channel state */
+  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM complementary channel state */
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Enable the TIM Output Compare interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Enable the TIM Output Compare interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Enable the TIM Output Compare interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
+      break;
+    }
+
+
+    default:
+      break;
+  }
+
+  /* Enable the TIM Break interrupt */
+  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
+
+  /* Enable the Capture compare channel N */
+  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
+
+  /* Enable the Main Output */
+  __HAL_TIM_MOE_ENABLE(htim);
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Output Compare signal generation in interrupt mode
+  *         on the complementary output.
+  * @param  htim TIM Output Compare handle
+  * @param  Channel TIM Channel to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  uint32_t tmpccer;
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Disable the TIM Output Compare interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Disable the TIM Output Compare interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Disable the TIM Output Compare interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  /* Disable the Capture compare channel N */
+  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
+
+  /* Disable the TIM Break interrupt (only if no more channel is active) */
+  tmpccer = htim->Instance->CCER;
+  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET)
+  {
+    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
+  }
+
+  /* Disable the Main Output */
+  __HAL_TIM_MOE_DISABLE(htim);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM complementary channel state */
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM Output Compare signal generation in DMA mode
+  *         on the complementary output.
+  * @param  htim TIM Output Compare handle
+  * @param  Channel TIM Channel to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @param  pData The source Buffer address.
+  * @param  Length The length of data to be transferred from memory to TIM peripheral
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
+{
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  /* Set the TIM complementary channel state */
+  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
+  {
+    return HAL_BUSY;
+  }
+  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
+  {
+    if ((pData == NULL) && (Length > 0U))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt;
+      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
+                         Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Output Compare DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt;
+      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
+                         Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Output Compare DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt;
+      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
+                         Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Output Compare DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  /* Enable the Capture compare channel N */
+  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
+
+  /* Enable the Main Output */
+  __HAL_TIM_MOE_ENABLE(htim);
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Output Compare signal generation in DMA mode
+  *         on the complementary output.
+  * @param  htim TIM Output Compare handle
+  * @param  Channel TIM Channel to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Disable the TIM Output Compare DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Disable the TIM Output Compare DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Disable the TIM Output Compare DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  /* Disable the Capture compare channel N */
+  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
+
+  /* Disable the Main Output */
+  __HAL_TIM_MOE_DISABLE(htim);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM complementary channel state */
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIMEx_Exported_Functions_Group3 Extended Timer Complementary PWM functions
+  * @brief    Timer Complementary PWM functions
+  *
+@verbatim
+  ==============================================================================
+                 ##### Timer Complementary PWM functions #####
+  ==============================================================================
+  [..]
+    This section provides functions allowing to:
+    (+) Start the Complementary PWM.
+    (+) Stop the Complementary PWM.
+    (+) Start the Complementary PWM and enable interrupts.
+    (+) Stop the Complementary PWM and disable interrupts.
+    (+) Start the Complementary PWM and enable DMA transfers.
+    (+) Stop the Complementary PWM and disable DMA transfers.
+    (+) Start the Complementary Input Capture measurement.
+    (+) Stop the Complementary Input Capture.
+    (+) Start the Complementary Input Capture and enable interrupts.
+    (+) Stop the Complementary Input Capture and disable interrupts.
+    (+) Start the Complementary Input Capture and enable DMA transfers.
+    (+) Stop the Complementary Input Capture and disable DMA transfers.
+    (+) Start the Complementary One Pulse generation.
+    (+) Stop the Complementary One Pulse.
+    (+) Start the Complementary One Pulse and enable interrupts.
+    (+) Stop the Complementary One Pulse and disable interrupts.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Starts the PWM signal generation on the complementary output.
+  * @param  htim TIM handle
+  * @param  Channel TIM Channel to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  /* Check the TIM complementary channel state */
+  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM complementary channel state */
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  /* Enable the complementary PWM output  */
+  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
+
+  /* Enable the Main Output */
+  __HAL_TIM_MOE_ENABLE(htim);
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the PWM signal generation on the complementary output.
+  * @param  htim TIM handle
+  * @param  Channel TIM Channel to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  /* Disable the complementary PWM output  */
+  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
+
+  /* Disable the Main Output */
+  __HAL_TIM_MOE_DISABLE(htim);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM complementary channel state */
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the PWM signal generation in interrupt mode on the
+  *         complementary output.
+  * @param  htim TIM handle
+  * @param  Channel TIM Channel to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  /* Check the TIM complementary channel state */
+  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM complementary channel state */
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Enable the TIM Capture/Compare 1 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Enable the TIM Capture/Compare 2 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Enable the TIM Capture/Compare 3 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  /* Enable the TIM Break interrupt */
+  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
+
+  /* Enable the complementary PWM output  */
+  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
+
+  /* Enable the Main Output */
+  __HAL_TIM_MOE_ENABLE(htim);
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the PWM signal generation in interrupt mode on the
+  *         complementary output.
+  * @param  htim TIM handle
+  * @param  Channel TIM Channel to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  uint32_t tmpccer;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Disable the TIM Capture/Compare 1 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Disable the TIM Capture/Compare 2 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Disable the TIM Capture/Compare 3 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  /* Disable the complementary PWM output  */
+  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
+
+  /* Disable the TIM Break interrupt (only if no more channel is active) */
+  tmpccer = htim->Instance->CCER;
+  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET)
+  {
+    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
+  }
+
+  /* Disable the Main Output */
+  __HAL_TIM_MOE_DISABLE(htim);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM complementary channel state */
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM PWM signal generation in DMA mode on the
+  *         complementary output
+  * @param  htim TIM handle
+  * @param  Channel TIM Channel to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @param  pData The source Buffer address.
+  * @param  Length The length of data to be transferred from memory to TIM peripheral
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
+{
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  /* Set the TIM complementary channel state */
+  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
+  {
+    return HAL_BUSY;
+  }
+  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
+  {
+    if ((pData == NULL) && (Length > 0U))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt;
+      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
+                         Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Capture/Compare 1 DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt;
+      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
+                         Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Capture/Compare 2 DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt;
+      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ;
+
+      /* Enable the DMA channel */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
+                         Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Capture/Compare 3 DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  /* Enable the complementary PWM output  */
+  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
+
+  /* Enable the Main Output */
+  __HAL_TIM_MOE_ENABLE(htim);
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM PWM signal generation in DMA mode on the complementary
+  *         output
+  * @param  htim TIM handle
+  * @param  Channel TIM Channel to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Disable the TIM Capture/Compare 1 DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Disable the TIM Capture/Compare 2 DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Disable the TIM Capture/Compare 3 DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  /* Disable the complementary PWM output */
+  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
+
+  /* Disable the Main Output */
+  __HAL_TIM_MOE_DISABLE(htim);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM complementary channel state */
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIMEx_Exported_Functions_Group4 Extended Timer Complementary One Pulse functions
+  * @brief    Timer Complementary One Pulse functions
+  *
+@verbatim
+  ==============================================================================
+                ##### Timer Complementary One Pulse functions #####
+  ==============================================================================
+  [..]
+    This section provides functions allowing to:
+    (+) Start the Complementary One Pulse generation.
+    (+) Stop the Complementary One Pulse.
+    (+) Start the Complementary One Pulse and enable interrupts.
+    (+) Stop the Complementary One Pulse and disable interrupts.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Starts the TIM One Pulse signal generation on the complementary
+  *         output.
+  * @note OutputChannel must match the pulse output channel chosen when calling
+  *       @ref HAL_TIM_OnePulse_ConfigChannel().
+  * @param  htim TIM One Pulse handle
+  * @param  OutputChannel pulse output channel to enable
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
+{
+  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
+  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));
+
+  /* Check the TIM channels state */
+  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  /* Enable the complementary One Pulse output channel and the Input Capture channel */
+  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);
+  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_ENABLE);
+
+  /* Enable the Main Output */
+  __HAL_TIM_MOE_ENABLE(htim);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM One Pulse signal generation on the complementary
+  *         output.
+  * @note OutputChannel must match the pulse output channel chosen when calling
+  *       @ref HAL_TIM_OnePulse_ConfigChannel().
+  * @param  htim TIM One Pulse handle
+  * @param  OutputChannel pulse output channel to disable
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
+{
+  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));
+
+  /* Disable the complementary One Pulse output channel and the Input Capture channel */
+  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
+  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_DISABLE);
+
+  /* Disable the Main Output */
+  __HAL_TIM_MOE_DISABLE(htim);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM  channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM One Pulse signal generation in interrupt mode on the
+  *         complementary channel.
+  * @note OutputChannel must match the pulse output channel chosen when calling
+  *       @ref HAL_TIM_OnePulse_ConfigChannel().
+  * @param  htim TIM One Pulse handle
+  * @param  OutputChannel pulse output channel to enable
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
+{
+  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
+  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));
+
+  /* Check the TIM channels state */
+  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  /* Enable the TIM Capture/Compare 1 interrupt */
+  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
+
+  /* Enable the TIM Capture/Compare 2 interrupt */
+  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
+
+  /* Enable the complementary One Pulse output channel and the Input Capture channel */
+  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);
+  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_ENABLE);
+
+  /* Enable the Main Output */
+  __HAL_TIM_MOE_ENABLE(htim);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM One Pulse signal generation in interrupt mode on the
+  *         complementary channel.
+  * @note OutputChannel must match the pulse output channel chosen when calling
+  *       @ref HAL_TIM_OnePulse_ConfigChannel().
+  * @param  htim TIM One Pulse handle
+  * @param  OutputChannel pulse output channel to disable
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
+{
+  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));
+
+  /* Disable the TIM Capture/Compare 1 interrupt */
+  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
+
+  /* Disable the TIM Capture/Compare 2 interrupt */
+  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
+
+  /* Disable the complementary One Pulse output channel and the Input Capture channel */
+  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
+  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_DISABLE);
+
+  /* Disable the Main Output */
+  __HAL_TIM_MOE_DISABLE(htim);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM  channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIMEx_Exported_Functions_Group5 Extended Peripheral Control functions
+  * @brief    Peripheral Control functions
+  *
+@verbatim
+  ==============================================================================
+                    ##### Peripheral Control functions #####
+  ==============================================================================
+  [..]
+    This section provides functions allowing to:
+      (+) Configure the commutation event in case of use of the Hall sensor interface.
+      (+) Configure Output channels for OC and PWM mode.
+
+      (+) Configure Complementary channels, break features and dead time.
+      (+) Configure Master synchronization.
+      (+) Configure timer remapping capabilities.
+      (+) Select timer input source.
+      (+) Enable or disable channel grouping.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Configure the TIM commutation event sequence.
+  * @note  This function is mandatory to use the commutation event in order to
+  *        update the configuration at each commutation detection on the TRGI input of the Timer,
+  *        the typical use of this feature is with the use of another Timer(interface Timer)
+  *        configured in Hall sensor interface, this interface Timer will generate the
+  *        commutation at its TRGO output (connected to Timer used in this function) each time
+  *        the TI1 of the Interface Timer detect a commutation at its input TI1.
+  * @param  htim TIM handle
+  * @param  InputTrigger the Internal trigger corresponding to the Timer Interfacing with the Hall sensor
+  *          This parameter can be one of the following values:
+  *            @arg TIM_TS_ITR0: Internal trigger 0 selected
+  *            @arg TIM_TS_ITR1: Internal trigger 1 selected
+  *            @arg TIM_TS_ITR2: Internal trigger 2 selected
+  *            @arg TIM_TS_ITR3: Internal trigger 3 selected
+  *            @arg TIM_TS_NONE: No trigger is needed
+  * @param  CommutationSource the Commutation Event source
+  *          This parameter can be one of the following values:
+  *            @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer
+  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
+                                              uint32_t  CommutationSource)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));
+
+  __HAL_LOCK(htim);
+
+  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
+      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
+  {
+    /* Select the Input trigger */
+    htim->Instance->SMCR &= ~TIM_SMCR_TS;
+    htim->Instance->SMCR |= InputTrigger;
+  }
+
+  /* Select the Capture Compare preload feature */
+  htim->Instance->CR2 |= TIM_CR2_CCPC;
+  /* Select the Commutation event source */
+  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
+  htim->Instance->CR2 |= CommutationSource;
+
+  /* Disable Commutation Interrupt */
+  __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM);
+
+  /* Disable Commutation DMA request */
+  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM);
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configure the TIM commutation event sequence with interrupt.
+  * @note  This function is mandatory to use the commutation event in order to
+  *        update the configuration at each commutation detection on the TRGI input of the Timer,
+  *        the typical use of this feature is with the use of another Timer(interface Timer)
+  *        configured in Hall sensor interface, this interface Timer will generate the
+  *        commutation at its TRGO output (connected to Timer used in this function) each time
+  *        the TI1 of the Interface Timer detect a commutation at its input TI1.
+  * @param  htim TIM handle
+  * @param  InputTrigger the Internal trigger corresponding to the Timer Interfacing with the Hall sensor
+  *          This parameter can be one of the following values:
+  *            @arg TIM_TS_ITR0: Internal trigger 0 selected
+  *            @arg TIM_TS_ITR1: Internal trigger 1 selected
+  *            @arg TIM_TS_ITR2: Internal trigger 2 selected
+  *            @arg TIM_TS_ITR3: Internal trigger 3 selected
+  *            @arg TIM_TS_NONE: No trigger is needed
+  * @param  CommutationSource the Commutation Event source
+  *          This parameter can be one of the following values:
+  *            @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer
+  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_IT(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
+                                                 uint32_t  CommutationSource)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));
+
+  __HAL_LOCK(htim);
+
+  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
+      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
+  {
+    /* Select the Input trigger */
+    htim->Instance->SMCR &= ~TIM_SMCR_TS;
+    htim->Instance->SMCR |= InputTrigger;
+  }
+
+  /* Select the Capture Compare preload feature */
+  htim->Instance->CR2 |= TIM_CR2_CCPC;
+  /* Select the Commutation event source */
+  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
+  htim->Instance->CR2 |= CommutationSource;
+
+  /* Disable Commutation DMA request */
+  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM);
+
+  /* Enable the Commutation Interrupt */
+  __HAL_TIM_ENABLE_IT(htim, TIM_IT_COM);
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configure the TIM commutation event sequence with DMA.
+  * @note  This function is mandatory to use the commutation event in order to
+  *        update the configuration at each commutation detection on the TRGI input of the Timer,
+  *        the typical use of this feature is with the use of another Timer(interface Timer)
+  *        configured in Hall sensor interface, this interface Timer will generate the
+  *        commutation at its TRGO output (connected to Timer used in this function) each time
+  *        the TI1 of the Interface Timer detect a commutation at its input TI1.
+  * @note  The user should configure the DMA in his own software, in This function only the COMDE bit is set
+  * @param  htim TIM handle
+  * @param  InputTrigger the Internal trigger corresponding to the Timer Interfacing with the Hall sensor
+  *          This parameter can be one of the following values:
+  *            @arg TIM_TS_ITR0: Internal trigger 0 selected
+  *            @arg TIM_TS_ITR1: Internal trigger 1 selected
+  *            @arg TIM_TS_ITR2: Internal trigger 2 selected
+  *            @arg TIM_TS_ITR3: Internal trigger 3 selected
+  *            @arg TIM_TS_NONE: No trigger is needed
+  * @param  CommutationSource the Commutation Event source
+  *          This parameter can be one of the following values:
+  *            @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer
+  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_DMA(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
+                                                  uint32_t  CommutationSource)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));
+
+  __HAL_LOCK(htim);
+
+  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
+      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
+  {
+    /* Select the Input trigger */
+    htim->Instance->SMCR &= ~TIM_SMCR_TS;
+    htim->Instance->SMCR |= InputTrigger;
+  }
+
+  /* Select the Capture Compare preload feature */
+  htim->Instance->CR2 |= TIM_CR2_CCPC;
+  /* Select the Commutation event source */
+  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
+  htim->Instance->CR2 |= CommutationSource;
+
+  /* Enable the Commutation DMA Request */
+  /* Set the DMA Commutation Callback */
+  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt;
+  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback = TIMEx_DMACommutationHalfCplt;
+  /* Set the DMA error callback */
+  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError;
+
+  /* Disable Commutation Interrupt */
+  __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM);
+
+  /* Enable the Commutation DMA Request */
+  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_COM);
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configures the TIM in master mode.
+  * @param  htim TIM handle.
+  * @param  sMasterConfig pointer to a TIM_MasterConfigTypeDef structure that
+  *         contains the selected trigger output (TRGO) and the Master/Slave
+  *         mode.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
+                                                        TIM_MasterConfigTypeDef *sMasterConfig)
+{
+  uint32_t tmpcr2;
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
+  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
+
+  /* Check input state */
+  __HAL_LOCK(htim);
+
+  /* Change the handler state */
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Get the TIMx CR2 register value */
+  tmpcr2 = htim->Instance->CR2;
+
+  /* Get the TIMx SMCR register value */
+  tmpsmcr = htim->Instance->SMCR;
+
+  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
+  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
+  {
+    /* Check the parameters */
+    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
+
+    /* Clear the MMS2 bits */
+    tmpcr2 &= ~TIM_CR2_MMS2;
+    /* Select the TRGO2 source*/
+    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
+  }
+
+  /* Reset the MMS Bits */
+  tmpcr2 &= ~TIM_CR2_MMS;
+  /* Select the TRGO source */
+  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
+
+  /* Update TIMx CR2 */
+  htim->Instance->CR2 = tmpcr2;
+
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    /* Reset the MSM Bit */
+    tmpsmcr &= ~TIM_SMCR_MSM;
+    /* Set master mode */
+    tmpsmcr |= sMasterConfig->MasterSlaveMode;
+
+    /* Update TIMx SMCR */
+    htim->Instance->SMCR = tmpsmcr;
+  }
+
+  /* Change the htim state */
+  htim->State = HAL_TIM_STATE_READY;
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configures the Break feature, dead time, Lock level, OSSI/OSSR State
+  *         and the AOE(automatic output enable).
+  * @param  htim TIM handle
+  * @param  sBreakDeadTimeConfig pointer to a TIM_ConfigBreakDeadConfigTypeDef structure that
+  *         contains the BDTR Register configuration  information for the TIM peripheral.
+  * @note   Interrupts can be generated when an active level is detected on the
+  *         break input, the break 2 input or the system break input. Break
+  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
+                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
+{
+  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
+  uint32_t tmpbdtr = 0U;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
+  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
+  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
+  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
+  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
+  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
+  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
+  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
+
+  /* Check input state */
+  __HAL_LOCK(htim);
+
+  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
+     the OSSI State, the dead time value and the Automatic Output Enable Bit */
+
+  /* Set the BDTR bits */
+  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
+  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
+  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
+  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
+  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
+  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
+  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
+  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
+
+  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
+  {
+    /* Check the parameters */
+    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
+
+    /* Set BREAK AF mode */
+    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
+  }
+
+  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
+  {
+    /* Check the parameters */
+    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
+    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
+    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
+
+    /* Set the BREAK2 input related BDTR bits */
+    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
+    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
+    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
+
+    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
+
+      /* Set BREAK2 AF mode */
+      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
+    }
+  }
+
+  /* Set TIMx_BDTR */
+  htim->Instance->BDTR = tmpbdtr;
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configures the break input source.
+  * @param  htim TIM handle.
+  * @param  BreakInput Break input to configure
+  *          This parameter can be one of the following values:
+  *            @arg TIM_BREAKINPUT_BRK: Timer break input
+  *            @arg TIM_BREAKINPUT_BRK2: Timer break 2 input
+  * @param  sBreakInputConfig Break input source configuration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
+                                             uint32_t BreakInput,
+                                             TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)
+
+{
+  uint32_t tmporx;
+  uint32_t bkin_enable_mask;
+  uint32_t bkin_polarity_mask;
+  uint32_t bkin_enable_bitpos;
+  uint32_t bkin_polarity_bitpos;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_BREAKINPUT(BreakInput));
+  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
+  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
+  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));
+
+  /* Check input state */
+  __HAL_LOCK(htim);
+
+  switch (sBreakInputConfig->Source)
+  {
+    case TIM_BREAKINPUTSOURCE_BKIN:
+    {
+      bkin_enable_mask = TIM1_AF1_BKINE;
+      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
+      bkin_polarity_mask = TIM1_AF1_BKINP;
+      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
+      break;
+    }
+#if defined(COMP1) && defined(COMP2)
+    case TIM_BREAKINPUTSOURCE_COMP1:
+    {
+      bkin_enable_mask = TIM1_AF1_BKCMP1E;
+      bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos;
+      bkin_polarity_mask = TIM1_AF1_BKCMP1P;
+      bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos;
+      break;
+    }
+    case TIM_BREAKINPUTSOURCE_COMP2:
+    {
+      bkin_enable_mask = TIM1_AF1_BKCMP2E;
+      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;
+      bkin_polarity_mask = TIM1_AF1_BKCMP2P;
+      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;
+      break;
+    }
+#endif /* COMP1 && COMP2 */
+#if defined(COMP3)
+    case TIM_BREAKINPUTSOURCE_COMP3:
+    {
+      bkin_enable_mask = TIM1_AF1_BKCMP3E;
+      bkin_enable_bitpos = TIM1_AF1_BKCMP3E_Pos;
+      bkin_polarity_mask = TIM1_AF1_BKCMP3P;
+      bkin_polarity_bitpos = TIM1_AF1_BKCMP3P_Pos;
+      break;
+    }
+#endif /* COMP3 */
+
+    default:
+    {
+      bkin_enable_mask = 0U;
+      bkin_polarity_mask = 0U;
+      bkin_enable_bitpos = 0U;
+      bkin_polarity_bitpos = 0U;
+      break;
+    }
+  }
+
+  switch (BreakInput)
+  {
+    case TIM_BREAKINPUT_BRK:
+    {
+      /* Get the TIMx_AF1 register value */
+      tmporx = htim->Instance->AF1;
+
+      /* Enable the break input */
+      tmporx &= ~bkin_enable_mask;
+      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
+
+      /* Set the break input polarity */
+      tmporx &= ~bkin_polarity_mask;
+      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
+
+      /* Set TIMx_AF1 */
+      htim->Instance->AF1 = tmporx;
+      break;
+    }
+    case TIM_BREAKINPUT_BRK2:
+    {
+      /* Get the TIMx_AF2 register value */
+      tmporx = htim->Instance->AF2;
+
+      /* Enable the break input */
+      tmporx &= ~bkin_enable_mask;
+      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
+
+      /* Set the break input polarity */
+      tmporx &= ~bkin_polarity_mask;
+      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
+
+      /* Set TIMx_AF2 */
+      htim->Instance->AF2 = tmporx;
+      break;
+    }
+    default:
+      break;
+  }
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configures the TIMx Remapping input capabilities.
+  * @param  htim TIM handle.
+  * @param  Remap specifies the TIM remapping source.
+  *         For TIM1, the parameter can take one of the following values:
+  *            @arg TIM_TIM1_ETR_GPIO:                TIM1 ETR is is connected to GPIO
+  *            @arg TIM_TIM1_ETR_COMP1:               TIM1 ETR is connected to COMP1 output
+  *            @arg TIM_TIM1_ETR_COMP2:               TIM1 ETR is connected to COMP2 output
+  *            @arg TIM_TIM1_ETR_COMP3:               TIM1 ETR is connected to COMP3 output    (**)
+  *            @arg TIM_TIM1_ETR_ADC1_AWD1:           TIM1 ETR is connected to ADC1 AWD1
+  *            @arg TIM_TIM1_ETR_ADC1_AWD2:           TIM1 ETR is connected to ADC1 AWD2
+  *            @arg TIM_TIM1_ETR_ADC1_AWD3:           TIM1 ETR is connected to ADC1 AWD3
+  *
+  *         For TIM2, the parameter can take one of the following values: (*)
+  *            @arg TIM_TIM2_ETR_GPIO:                TIM2_ETR is connected to GPIO
+  *            @arg TIM_TIM2_ETR_COMP1:               TIM2_ETR is connected to COMP1 output
+  *            @arg TIM_TIM2_ETR_COMP2:               TIM2_ETR is connected to COMP2 output
+  *            @arg TIM_TIM2_ETR_COMP3:               TIM2_ETR is connected to COMP3 output    (**)
+  *            @arg TIM_TIM2_ETR_LSE:                 TIM2_ETR is connected to LSE
+  *            @arg TIM_TIM2_ETR_MCO:                 TIM2_ETR is connected to MCO             (**)
+  *            @arg TIM_TIM2_ETR_MCO2:                TIM2_ETR is connected to MCO2            (**)
+  *
+  *         For TIM3, the parameter can take one of the following values:
+  *            @arg TIM_TIM3_ETR_GPIO                TIM3_ETR is connected to GPIO
+  *            @arg TIM_TIM3_ETR_COMP1               TIM3_ETR is connected to COMP1 output
+  *            @arg TIM_TIM3_ETR_COMP2               TIM3_ETR is connected to COMP2 output
+  *            @arg TIM_TIM3_ETR_COMP3               TIM3_ETR is connected to COMP3 output    (**)
+  *
+  *         For TIM4, the parameter can take one of the following values:(*)
+  *            @arg TIM_TIM4_ETR_GPIO                TIM4_ETR is connected to GPIO
+  *            @arg TIM_TIM4_ETR_COMP1               TIM4_ETR is connected to COMP1 output
+  *            @arg TIM_TIM4_ETR_COMP2               TIM4_ETR is connected to COMP2 output
+  *            @arg TIM_TIM4_ETR_COMP3               TIM4_ETR is connected to COMP3 output    (**)
+  *
+  *  (*) Timer instance not available on all devices \n
+  *  (**) Value not defined in all devices. \n
+  *
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
+{
+  /* Check parameters */
+  assert_param(IS_TIM_REMAP_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_REMAP(Remap));
+
+  __HAL_LOCK(htim);
+
+  MODIFY_REG(htim->Instance->AF1, TIM1_AF1_ETRSEL_Msk, Remap);
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Select the timer input source
+  * @param  htim TIM handle.
+  * @param  Channel specifies the TIM Channel
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TI1 input channel
+  *            @arg TIM_CHANNEL_2: TI2 input channel
+  *            @arg TIM_CHANNEL_3: TI3 input channel
+  * @param  TISelection specifies the timer input source
+  *
+  *         For TIM1 this parameter can be one of the following values:
+  *            @arg TIM_TIM1_TI1_GPIO:                TIM1 TI1 is connected to GPIO
+  *            @arg TIM_TIM1_TI1_COMP1:               TIM1 TI1 is connected to COMP1 output
+  *            @arg TIM_TIM1_TI2_GPIO:                TIM1 TI2 is connected to GPIO
+  *            @arg TIM_TIM1_TI2_COMP2:               TIM1 TI2 is connected to COMP2 output
+  *            @arg TIM_TIM1_TI3_GPIO:                TIM1 TI3 is connected to GPIO
+  *            @arg TIM_TIM1_TI3_COMP3:               TIM1 TI3 is connected to COMP3 output   (**)
+  *
+  *         For TIM2, the parameter is one of the following values: (*)
+  *            @arg TIM_TIM2_TI1_GPIO:                TIM2 TI1 is connected to GPIO
+  *            @arg TIM_TIM2_TI1_COMP1:               TIM2 TI1 is connected to COMP1 output
+  *            @arg TIM_TIM2_TI2_GPIO:                TIM2 TI2 is connected to GPIO
+  *            @arg TIM_TIM2_TI2_COMP2:               TIM2 TI2 is connected to COMP2 output
+  *            @arg TIM_TIM2_TI3_GPIO:                TIM2 TI3 is connected to GPIO
+  *            @arg TIM_TIM2_TI3_COMP3:               TIM2 TI3 is connected to COMP3 output   (**)
+  *
+  *         For TIM3, the parameter is one of the following values:
+  *            @arg TIM_TIM3_TI1_GPIO:                TIM3 TI1 is connected to GPIO
+  *            @arg TIM_TIM3_TI1_COMP1:               TIM3 TI1 is connected to COMP1 output
+  *            @arg TIM_TIM3_TI2_GPIO:                TIM3 TI2 is connected to GPIO
+  *            @arg TIM_TIM3_TI2_COMP2:               TIM3 TI2 is connected to COMP2 output
+  *            @arg TIM_TIM3_TI3_GPIO:                TIM3 TI3 is connected to GPIO
+  *            @arg TIM_TIM3_TI3_COMP3:               TIM3 TI3 is connected to COMP3 output   (**)
+  *
+  *         For TIM4, the parameter is one of the following values: (*)
+  *            @arg TIM_TIM4_TI1_GPIO:                TIM4 TI1 is connected to GPIO
+  *            @arg TIM_TIM4_TI1_COMP1:               TIM4 TI1 is connected to COMP1 output
+  *            @arg TIM_TIM4_TI2_GPIO:                TIM4 TI2 is connected to GPIO
+  *            @arg TIM_TIM4_TI2_COMP2:               TIM4 TI2 is connected to COMP2 output
+  *            @arg TIM_TIM4_TI3_GPIO:                TIM4 TI3 is connected to GPIO
+  *            @arg TIM_TIM4_TI3_COMP3:               TIM4 TI3 is connected to COMP3 output
+  *
+  *         For TIM14, the parameter is one of the following values:
+  *            @arg TIM_TIM14_TI1_GPIO:               TIM14 TI1 is connected to GPIO
+  *            @arg TIM_TIM14_TI1_RTC:                TIM14 TI1 is connected to RTC clock
+  *            @arg TIM_TIM14_TI1_HSE_32:             TIM14 TI1 is connected to HSE div 32
+  *            @arg TIM_TIM14_TI1_MCO:                TIM14 TI1 is connected to MCO
+  *            @arg TIM_TIM14_TI1_MCO2:               TIM14 TI1 is connected to MCO2          (**)
+  *
+  *         For TIM15, the parameter is one of the following values:
+  *            @arg TIM_TIM15_TI1_GPIO:               TIM15 TI1 is connected to GPIO
+  *            @arg TIM_TIM15_TI1_TIM2_CH1:           TIM15 TI1 is connected to TIM2 CH1
+  *            @arg TIM_TIM15_TI1_TIM3_CH1:           TIM15 TI1 is connected to TIM3 CH1
+  *            @arg TIM_TIM15_TI2_GPIO:               TIM15 TI2 is connected to GPIO
+  *            @arg TIM_TIM15_TI2_TIM2_CH2:           TIM15 TI2 is connected to TIM2 CH2
+  *            @arg TIM_TIM15_TI2_TIM3_CH2:           TIM15 TI2 is connected to TIM3 CH2
+  *
+  *         For TIM16, the parameter can have the following values:
+  *            @arg TIM_TIM16_TI1_GPIO:               TIM16 TI1 is connected to GPIO
+  *            @arg TIM_TIM16_TI1_LSI:                TIM16 TI1 is connected to LSI
+  *            @arg TIM_TIM16_TI1_LSE:                TIM16 TI1 is connected to LSE
+  *            @arg TIM_TIM16_TI1_RTC_WAKEUP:         TIM16 TI1 is connected to TRC wakeup interrupt
+  *            @arg TIM_TIM16_TI1_MCO2:               TIM16 TI1 is connected to MCO2          (**)
+  *
+  *         For TIM17, the parameter can have the following values:
+  *            @arg TIM_TIM17_TI1_GPIO:               TIM17 TI1 is connected to GPIO
+  *            @arg TIM_TIM14_TI1_HSI:                TIM17 TI1 is connected to HSI           (**)
+  *            @arg TIM_TIM17_TI1_HSE_32:             TIM17 TI1 is connected to HSE div 32
+  *            @arg TIM_TIM17_TI1_MCO:                TIM17 TI1 is connected to MCO
+  *            @arg TIM_TIM17_TI1_MCO2:               TIM17 TI1 is connected to MCO2          (**)
+  *
+  *  (*) Timer instance not available on all devices \n
+  *  (**) Value not defined in all devices. \n
+  *
+  * @retval HAL status
+  */
+HAL_StatusTypeDef  HAL_TIMEx_TISelection(TIM_HandleTypeDef *htim, uint32_t TISelection, uint32_t Channel)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check parameters */
+  assert_param(IS_TIM_TISEL_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_TISEL(TISelection));
+
+  __HAL_LOCK(htim);
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+      MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI1SEL, TISelection);
+      break;
+    case TIM_CHANNEL_2:
+      MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI2SEL, TISelection);
+      break;
+    case TIM_CHANNEL_3:
+      MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI3SEL, TISelection);
+      break;
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  __HAL_UNLOCK(htim);
+
+  return status;
+}
+
+/**
+  * @brief  Group channel 5 and channel 1, 2 or 3
+  * @param  htim TIM handle.
+  * @param  Channels specifies the reference signal(s) the OC5REF is combined with.
+  *         This parameter can be any combination of the following values:
+  *         TIM_GROUPCH5_NONE: No effect of OC5REF on OC1REFC, OC2REFC and OC3REFC
+  *         TIM_GROUPCH5_OC1REFC: OC1REFC is the logical AND of OC1REFC and OC5REF
+  *         TIM_GROUPCH5_OC2REFC: OC2REFC is the logical AND of OC2REFC and OC5REF
+  *         TIM_GROUPCH5_OC3REFC: OC3REFC is the logical AND of OC3REFC and OC5REF
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_GroupChannel5(TIM_HandleTypeDef *htim, uint32_t Channels)
+{
+  /* Check parameters */
+  assert_param(IS_TIM_COMBINED3PHASEPWM_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_GROUPCH5(Channels));
+
+  /* Process Locked */
+  __HAL_LOCK(htim);
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Clear GC5Cx bit fields */
+  htim->Instance->CCR5 &= ~(TIM_CCR5_GC5C3 | TIM_CCR5_GC5C2 | TIM_CCR5_GC5C1);
+
+  /* Set GC5Cx bit fields */
+  htim->Instance->CCR5 |= Channels;
+
+  /* Change the htim state */
+  htim->State = HAL_TIM_STATE_READY;
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Disarm the designated break input (when it operates in bidirectional mode).
+  * @param  htim TIM handle.
+  * @param  BreakInput Break input to disarm
+  *          This parameter can be one of the following values:
+  *            @arg TIM_BREAKINPUT_BRK: Timer break input
+  *            @arg TIM_BREAKINPUT_BRK2: Timer break 2 input
+  * @note  The break input can be disarmed only when it is configured in
+  *        bidirectional mode and when when MOE is reset.
+  * @note  Purpose is to be able to have the input voltage back to high-state,
+  *        whatever the time constant on the output .
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_DisarmBreakInput(TIM_HandleTypeDef *htim, uint32_t BreakInput)
+{
+  uint32_t tmpbdtr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_ADVANCED_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_BREAKINPUT(BreakInput));
+
+  switch (BreakInput)
+  {
+    case TIM_BREAKINPUT_BRK:
+    {
+      /* Check initial conditions */
+      tmpbdtr = READ_REG(htim->Instance->BDTR);
+      if ((READ_BIT(tmpbdtr, TIM_BDTR_BKBID) == TIM_BDTR_BKBID) &&
+          (READ_BIT(tmpbdtr, TIM_BDTR_MOE) == 0U))
+      {
+        /* Break input BRK is disarmed */
+        SET_BIT(htim->Instance->BDTR, TIM_BDTR_BKDSRM);
+      }
+      break;
+    }
+
+    case TIM_BREAKINPUT_BRK2:
+    {
+      /* Check initial conditions */
+      tmpbdtr = READ_REG(htim->Instance->BDTR);
+      if ((READ_BIT(tmpbdtr, TIM_BDTR_BK2BID) == TIM_BDTR_BK2BID) &&
+          (READ_BIT(tmpbdtr, TIM_BDTR_MOE) == 0U))
+      {
+        /* Break input BRK is disarmed */
+        SET_BIT(htim->Instance->BDTR, TIM_BDTR_BK2DSRM);
+      }
+      break;
+    }
+    default:
+      break;
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Arm the designated break input (when it operates in bidirectional mode).
+  * @param  htim TIM handle.
+  * @param  BreakInput Break input to arm
+  *          This parameter can be one of the following values:
+  *            @arg TIM_BREAKINPUT_BRK: Timer break input
+  *            @arg TIM_BREAKINPUT_BRK2: Timer break 2 input
+  * @note  Arming is possible at anytime, even if fault is present.
+  * @note  Break input is automatically armed as soon as MOE bit is set.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_ReArmBreakInput(TIM_HandleTypeDef *htim, uint32_t BreakInput)
+{
+  uint32_t tickstart;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_ADVANCED_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_BREAKINPUT(BreakInput));
+
+  switch (BreakInput)
+  {
+    case TIM_BREAKINPUT_BRK:
+    {
+      /* Check initial conditions */
+      if (READ_BIT(htim->Instance->BDTR, TIM_BDTR_BKBID) == TIM_BDTR_BKBID)
+      {
+        /* Break input BRK is re-armed automatically by hardware. Poll to check whether fault condition disappeared */
+        /* Init tickstart for timeout management */
+        tickstart = HAL_GetTick();
+        while (READ_BIT(htim->Instance->BDTR, TIM_BDTR_BKDSRM) != 0UL)
+        {
+          if ((HAL_GetTick() - tickstart) > TIM_BREAKINPUT_REARM_TIMEOUT)
+          {
+            /* New check to avoid false timeout detection in case of preemption */
+            if (READ_BIT(htim->Instance->BDTR, TIM_BDTR_BKDSRM) != 0UL)
+            {
+              return HAL_TIMEOUT;
+            }
+          }
+        }
+      }
+      break;
+    }
+
+    case TIM_BREAKINPUT_BRK2:
+    {
+      /* Check initial conditions */
+      if (READ_BIT(htim->Instance->BDTR, TIM_BDTR_BK2BID) == TIM_BDTR_BK2BID)
+      {
+        /* Break input BRK2 is re-armed automatically by hardware. Poll to check whether fault condition disappeared */
+        /* Init tickstart for timeout management */
+        tickstart = HAL_GetTick();
+        while (READ_BIT(htim->Instance->BDTR, TIM_BDTR_BK2DSRM) != 0UL)
+        {
+          if ((HAL_GetTick() - tickstart) > TIM_BREAKINPUT_REARM_TIMEOUT)
+          {
+            /* New check to avoid false timeout detection in case of preemption */
+            if (READ_BIT(htim->Instance->BDTR, TIM_BDTR_BK2DSRM) != 0UL)
+            {
+              return HAL_TIMEOUT;
+            }
+          }
+        }
+      }
+      break;
+    }
+    default:
+      break;
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIMEx_Exported_Functions_Group6 Extended Callbacks functions
+  * @brief    Extended Callbacks functions
+  *
+@verbatim
+  ==============================================================================
+                    ##### Extended Callbacks functions #####
+  ==============================================================================
+  [..]
+    This section provides Extended TIM callback functions:
+    (+) Timer Commutation callback
+    (+) Timer Break callback
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Hall commutation changed callback in non-blocking mode
+  * @param  htim TIM handle
+  * @retval None
+  */
+__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIMEx_CommutCallback could be implemented in the user file
+   */
+}
+/**
+  * @brief  Hall commutation changed half complete callback in non-blocking mode
+  * @param  htim TIM handle
+  * @retval None
+  */
+__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Hall Break detection callback in non-blocking mode
+  * @param  htim TIM handle
+  * @retval None
+  */
+__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIMEx_BreakCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Hall Break2 detection callback in non blocking mode
+  * @param  htim: TIM handle
+  * @retval None
+  */
+__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_TIMEx_Break2Callback could be implemented in the user file
+   */
+}
+/**
+  * @}
+  */
+
+/** @defgroup TIMEx_Exported_Functions_Group7 Extended Peripheral State functions
+  * @brief    Extended Peripheral State functions
+  *
+@verbatim
+  ==============================================================================
+                ##### Extended Peripheral State functions #####
+  ==============================================================================
+  [..]
+    This subsection permits to get in run-time the status of the peripheral
+    and the data flow.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Return the TIM Hall Sensor interface handle state.
+  * @param  htim TIM Hall Sensor handle
+  * @retval HAL state
+  */
+HAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(TIM_HandleTypeDef *htim)
+{
+  return htim->State;
+}
+
+/**
+  * @brief  Return actual state of the TIM complementary channel.
+  * @param  htim TIM handle
+  * @param  ChannelN TIM Complementary channel
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1
+  *            @arg TIM_CHANNEL_2: TIM Channel 2
+  *            @arg TIM_CHANNEL_3: TIM Channel 3
+  * @retval TIM Complementary channel state
+  */
+HAL_TIM_ChannelStateTypeDef HAL_TIMEx_GetChannelNState(TIM_HandleTypeDef *htim,  uint32_t ChannelN)
+{
+  HAL_TIM_ChannelStateTypeDef channel_state;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, ChannelN));
+
+  channel_state = TIM_CHANNEL_N_STATE_GET(htim, ChannelN);
+
+  return channel_state;
+}
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+/** @defgroup TIMEx_Private_Functions TIMEx Private Functions
+  * @{
+  */
+
+/**
+  * @brief  TIM DMA Commutation callback.
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+void TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  /* Change the htim state */
+  htim->State = HAL_TIM_STATE_READY;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->CommutationCallback(htim);
+#else
+  HAL_TIMEx_CommutCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  TIM DMA Commutation half complete callback.
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+void TIMEx_DMACommutationHalfCplt(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  /* Change the htim state */
+  htim->State = HAL_TIM_STATE_READY;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->CommutationHalfCpltCallback(htim);
+#else
+  HAL_TIMEx_CommutHalfCpltCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+}
+
+
+/**
+  * @brief  TIM DMA Delay Pulse complete callback (complementary channel).
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+static void TIM_DMADelayPulseNCplt(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else
+  {
+    /* nothing to do */
+  }
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->PWM_PulseFinishedCallback(htim);
+#else
+  HAL_TIM_PWM_PulseFinishedCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
+}
+
+/**
+  * @brief  TIM DMA error callback (complementary channel)
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+static void TIM_DMAErrorCCxN(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
+    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
+    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
+    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
+  }
+  else
+  {
+    /* nothing to do */
+  }
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->ErrorCallback(htim);
+#else
+  HAL_TIM_ErrorCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
+}
+
+/**
+  * @brief  Enables or disables the TIM Capture Compare Channel xN.
+  * @param  TIMx to select the TIM peripheral
+  * @param  Channel specifies the TIM Channel
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1
+  *            @arg TIM_CHANNEL_2: TIM Channel 2
+  *            @arg TIM_CHANNEL_3: TIM Channel 3
+  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
+  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
+  * @retval None
+  */
+static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
+{
+  uint32_t tmp;
+
+  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
+
+  /* Reset the CCxNE Bit */
+  TIMx->CCER &=  ~tmp;
+
+  /* Set or reset the CCxNE Bit */
+  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
+}
+/**
+  * @}
+  */
+
+#endif /* HAL_TIM_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_timebase_rtc_alarm_template.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_timebase_rtc_alarm_template.c
new file mode 100644
index 0000000..d1bdadd
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_timebase_rtc_alarm_template.c
@@ -0,0 +1,348 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_timebase_rtc_alarm_template.c
+  * @author  MCD Application Team
+  * @brief   HAL time base based on the hardware RTC_ALARM Template.
+  *
+  *          This file override the native HAL time base functions (defined as weak)
+  *          to use the RTC ALARM for time base generation:
+  *           + Initializes the RTC peripheral to increment the seconds registers each 1ms
+  *           + The alarm is configured to assert an interrupt when the RTC reaches 1ms
+  *           + HAL_IncTick is called at each Alarm event and the time is reset to 00:00:00
+  *           + HSE (default), LSE or LSI can be selected as RTC clock source
+ @verbatim
+  ==============================================================================
+                        ##### How to use this driver #####
+  ==============================================================================
+    [..]
+    This file must be copied to the application folder and modified as follows:
+    (#) Rename it to 'stm32g0xx_hal_timebase_rtc_alarm.c'
+    (#) Add this file and the RTC HAL drivers to your project and uncomment
+       HAL_RTC_MODULE_ENABLED define in stm32g0xx_hal_conf.h
+
+    [..]
+    (@) HAL RTC alarm and HAL RTC wakeup drivers can’t be used with low power modes:
+        The wake up capability of the RTC may be intrusive in case of prior low power mode
+        configuration requiring different wake up sources.
+        Application/Example behavior is no more guaranteed
+    (@) The stm32g0xx_hal_timebase_tim use is recommended for the Applications/Examples
+          requiring low power modes
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup HAL_TimeBase_RTC_Alarm_Template  HAL TimeBase RTC Alarm Template
+  * @{
+  */
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+
+/* Uncomment the line below to select the appropriate RTC Clock source for your application:
+  + RTC_CLOCK_SOURCE_HSE: can be selected for applications requiring timing precision.
+  + RTC_CLOCK_SOURCE_LSE: can be selected for applications with low constraint on timing
+                          precision.
+  + RTC_CLOCK_SOURCE_LSI: can be selected for applications with low constraint on timing
+                          precision.
+  */
+/* #define RTC_CLOCK_SOURCE_HSE */
+/* #define RTC_CLOCK_SOURCE_LSE */
+#define RTC_CLOCK_SOURCE_LSI 
+
+/* Minimize Asynchronous prescaler for power consumption :
+  ck_apre = RTCCLK / (ASYNC prediv + 1)
+  ck_spre = ck_apre/(SYNC prediv + 1) = 1 Hz */
+#if defined (RTC_CLOCK_SOURCE_LSE)
+/* LSE Freq = 32.768 kHz RC */
+#define RTC_ASYNCH_PREDIV                   0u
+#define RTC_SYNCH_PREDIV                    0x3FFFu /* (16384 - 1) */
+#elif defined (RTC_CLOCK_SOURCE_LSI)
+/* LSI Freq = 32 kHz RC  */
+#define RTC_ASYNCH_PREDIV                   0u
+#define RTC_SYNCH_PREDIV                    0x3E7Fu /* (16000 - 1) */
+#elif defined (RTC_CLOCK_SOURCE_HSE)
+/* HSE Freq as RTCCLK = 8 MHz / 32 = 250 kHz */
+#define RTC_ASYNCH_PREDIV                   0x07u   /* (8 - 1) */
+#define RTC_SYNCH_PREDIV                    0x7A11u /* (31250 -1) */
+#endif /* RTC_CLOCK_SOURCE_LSE */
+
+
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+RTC_HandleTypeDef        hRTC_Handle = {.Init = {0}};
+
+/* Private function prototypes -----------------------------------------------*/
+void RTC_TAMP_IRQHandler(void);
+/* Private functions ---------------------------------------------------------*/
+
+/**
+  * @brief  This function configures the RTC ALARM A as a time base source. 
+  *         The time source is configured to have 1ms time base with a dedicated 
+  *         Tick interrupt priority. 
+  *         Calendar time base is = ((RTC_ASYNCH_PREDIV + 1) * (RTC_SYNCH_PREDIV + 1)) / RTC_CLOCK
+  *                               = 1s
+  *         Alarm interrupt timebase is = (RTC_SYNCH_PREDIV / (1000 / uwTickFreq))
+  *                                     = 1 ms when uwTickFreq is set to 1 kHz
+  * @note   This function is called automatically at the beginning of program after
+  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
+  * @param  TickPriority Tick interrupt priority.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  RCC_OscInitTypeDef        RCC_OscInitStruct = {0};
+  RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct = {0};
+  RTC_TimeTypeDef           time;
+  RTC_DateTypeDef           date;
+  RTC_AlarmTypeDef          alarm;
+
+
+  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
+  if ((uint32_t)uwTickFreq != 0U)
+  {
+    /* Disable backup domeain protection */
+    HAL_PWR_EnableBkUpAccess();
+
+    /* Enable RTC APB clock gating */
+    __HAL_RCC_RTCAPB_CLK_ENABLE();
+
+    /* Disable the Alarm A */
+    __HAL_RTC_ALARMA_DISABLE(&hRTC_Handle);
+    /* In case of interrupt mode is used, the interrupt source must disabled */ 
+    __HAL_RTC_ALARM_DISABLE_IT(&hRTC_Handle, RTC_IT_ALRA);
+    __HAL_RTC_ALARM_CLEAR_FLAG(&hRTC_Handle, RTC_FLAG_ALRAF);
+
+    /* Get RTC clock configuration */
+    HAL_RCCEx_GetPeriphCLKConfig(&PeriphClkInitStruct);
+
+    /*In case of RTC clock already enable, make sure it's the good one */
+#if defined (RTC_CLOCK_SOURCE_LSE)
+    if ((PeriphClkInitStruct.RTCClockSelection == RCC_RTCCLKSOURCE_LSE) && (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0x00u))
+#elif defined (RTC_CLOCK_SOURCE_LSI)
+    if ((PeriphClkInitStruct.RTCClockSelection == RCC_RTCCLKSOURCE_LSI) && (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0x00u))
+#elif defined (RTC_CLOCK_SOURCE_HSE)
+    if ((PeriphClkInitStruct.RTCClockSelection == RCC_RTCCLKSOURCE_HSE_DIV32) && (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0x00u))
+#else
+#error Please select the RTC Clock source
+#endif /* RTC_CLOCK_SOURCE_LSE */
+    {
+      /* Do nothing */
+    }
+    else
+    {
+#ifdef RTC_CLOCK_SOURCE_LSE
+      /* Configure LSE as RTC clock source */
+      RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE;
+      RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
+      RCC_OscInitStruct.LSEState = RCC_LSE_ON;
+      PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
+#elif defined (RTC_CLOCK_SOURCE_LSI)
+      /* Configure LSI as RTC clock source */
+      RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI;
+      RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
+      RCC_OscInitStruct.LSIState = RCC_LSI_ON;
+      PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
+#elif defined (RTC_CLOCK_SOURCE_HSE)
+      /* Configure HSE as RTC clock source */
+      RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
+      RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
+      RCC_OscInitStruct.HSEState = RCC_HSE_ON;
+      PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV32;
+#endif /* RTC_CLOCK_SOURCE_LSE */
+
+      /* Configure oscillator */
+      status = HAL_RCC_OscConfig(&RCC_OscInitStruct);
+      if (status == HAL_OK)
+      {
+        /* Configure RTC clock source */
+        PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
+        status = HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
+
+        /* Enable RTC Clock */
+        if(status == HAL_OK)
+        {
+          __HAL_RCC_RTC_ENABLE();
+        }
+      }
+    }
+
+    /* If RTC Clock configuration is ok */
+    if (status == HAL_OK)
+    {
+      /* The time base is defined to have highest synchronous prescaler but keeping 
+         a 1Hz RTC frequency. */
+      hRTC_Handle.Instance = RTC;
+      hRTC_Handle.Init.HourFormat = RTC_HOURFORMAT_24;
+      hRTC_Handle.Init.AsynchPrediv = RTC_ASYNCH_PREDIV;
+      hRTC_Handle.Init.SynchPrediv = RTC_SYNCH_PREDIV;
+      hRTC_Handle.Init.OutPut = RTC_OUTPUT_DISABLE;
+      hRTC_Handle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
+      hRTC_Handle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
+      status = HAL_RTC_Init(&hRTC_Handle);
+    }
+
+    /* HAL RTC Init is ok & calendar has never been initialized */
+    if((status == HAL_OK)  && (__HAL_RTC_GET_FLAG(&hRTC_Handle, RTC_FLAG_INITS) == 0x00u))
+    {
+      time.Hours = 0x00u;
+      time.Minutes = 0x00u;
+      time.Seconds = 0x00u;
+      time.TimeFormat = RTC_HOURFORMAT12_PM;
+      time.SubSeconds = 0x00u;
+      time.SecondFraction = 0x00u;
+      time.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
+      time.StoreOperation = RTC_STOREOPERATION_RESET;
+      status = HAL_RTC_SetTime(&hRTC_Handle, &time, RTC_FORMAT_BCD);
+      if(status == HAL_OK)
+      {
+        date.WeekDay = RTC_WEEKDAY_MONDAY;
+        date.Date = 0x01u;
+        date.Month = RTC_MONTH_JANUARY;
+        date.Year = 0x01u;
+        status = HAL_RTC_SetDate(&hRTC_Handle, &date, RTC_FORMAT_BCD);
+      }
+    }
+
+    /* If RTC calendar is initialized */
+    if (status == HAL_OK)
+    {
+      alarm.AlarmTime.Hours = 0x00u;
+      alarm.AlarmTime.Minutes = 0x00u;
+      alarm.AlarmTime.Seconds = 0x00u;
+      alarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
+      alarm.AlarmTime.SubSeconds = (RTC_SYNCH_PREDIV / (1000 / (uint32_t)uwTickFreq));
+      alarm.AlarmTime.SecondFraction = 0x00u;
+      alarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
+      alarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
+      alarm.AlarmMask = RTC_ALARMMASK_ALL;
+
+      /* Depending on input frequency select Subsecond mask */
+      if (uwTickFreq == HAL_TICK_FREQ_1KHZ)
+      {
+        alarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_SS14_5;
+      }
+      else if (uwTickFreq == HAL_TICK_FREQ_100HZ)
+      {
+        alarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_SS14_9;
+      }
+      else
+      {
+#if defined (RTC_CLOCK_SOURCE_HSE)
+        /* When RTCCLK = 1 MHz, need to mask Subsecond register bit 12 to 14
+          to have 10 Hhz interrupt */
+        alarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_SS14_12;
+#else
+        /* When RTCCLK is around 32 kHz, need to mask Subsecond register bit 12 to 11
+          to have 10 Hhz interrupt */
+        alarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_SS14_11;
+#endif /* RTC_CLOCK_SOURCE_HSE */
+      }
+      alarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
+      alarm.AlarmDateWeekDay = RTC_WEEKDAY_MONDAY;
+      alarm.Alarm = RTC_ALARM_A;
+      status = HAL_RTC_SetAlarm_IT(&hRTC_Handle, &alarm, RTC_FORMAT_BCD);
+      if(status == HAL_OK)
+      {
+        /* Enable the RTC global Interrupt */
+        HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
+
+        /* Configure the SysTick IRQ priority */
+        if (TickPriority < (1UL << __NVIC_PRIO_BITS))
+        {
+          HAL_NVIC_SetPriority(RTC_TAMP_IRQn, TickPriority, 0U);
+          uwTickPrio = TickPriority;
+        }
+        else
+        {
+          status = HAL_ERROR;
+        }
+      }
+    }
+  }
+  else
+  {
+    status = HAL_ERROR;
+  }
+  return status;
+}
+
+/**
+  * @brief  Suspend Tick increment.
+  * @note   Disable the tick increment by disabling RTC_ALRA interrupt.
+  * @retval None
+  */
+void HAL_SuspendTick(void)
+{
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(&hRTC_Handle);
+  /* Disable ALARM A Interrupt */
+  __HAL_RTC_ALARM_DISABLE_IT(&hRTC_Handle, RTC_IT_ALRA);
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(&hRTC_Handle);
+}
+
+/**
+  * @brief  Resume Tick increment.
+  * @note   Enable the tick increment by Enabling RTC ALARM interrupt.
+  * @retval None
+  */
+void HAL_ResumeTick(void)
+{
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(&hRTC_Handle);
+  /* Enable ALARM A interrupt */
+  __HAL_RTC_ALARM_ENABLE_IT(&hRTC_Handle, RTC_IT_ALRA);
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(&hRTC_Handle);
+}
+
+/**
+  * @brief  Alarm Timer Event Callback in non blocking mode
+  * @note   This function is called  when RTC Alarm takes place, inside
+  *         HAL_RTC_AlarmIRQHandler(). It makes a direct call to HAL_IncTick() to increment
+  *         a global variable "uwTick" used as application time base.
+  * @param  hrtc  RTC handle
+  * @retval None
+  */
+void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
+{
+  HAL_IncTick();
+}
+
+/**
+  * @brief  This function handles RTC ALARM interrupt request.
+  * @retval None
+  */
+void RTC_TAMP_IRQHandler(void)
+{
+  HAL_RTC_AlarmIRQHandler(&hRTC_Handle);
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_timebase_rtc_wakeup_template.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_timebase_rtc_wakeup_template.c
new file mode 100644
index 0000000..f70f9c4
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_timebase_rtc_wakeup_template.c
@@ -0,0 +1,302 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_timebase_rtc_wakeup_template.c
+  * @author  MCD Application Team
+  * @brief   HAL time base based on the hardware RTC_WAKEUP Template.
+  *
+  *          This file overrides the native HAL time base functions (defined as weak)
+  *          to use the RTC WAKEUP for the time base generation:
+  *           + Initializes the RTC peripheral and configures the wakeup timer to be
+  *             incremented each 1ms
+  *           + The wakeup feature is configured to assert an interrupt each 1ms
+  *           + HAL_IncTick is called inside the HAL_RTCEx_WakeUpTimerEventCallback
+  *           + HSE (default), LSE or LSI can be selected as RTC clock source
+ @verbatim
+  ==============================================================================
+                        ##### How to use this driver #####
+  ==============================================================================
+    [..]
+    This file must be copied to the application folder and modified as follows:
+    (#) Rename it to 'stm32g0xx_hal_timebase_rtc_wakeup.c'
+    (#) Add this file and the RTC HAL drivers to your project and uncomment
+       HAL_RTC_MODULE_ENABLED define in stm32g0xx_hal_conf.h
+
+    [..]
+    (@) HAL RTC alarm and HAL RTC wakeup drivers can’t be used with low power modes:
+        The wake up capability of the RTC may be intrusive in case of prior low power mode
+        configuration requiring different wake up sources.
+        Application/Example behavior is no more guaranteed
+    (@) The stm32g0xx_hal_timebase_tim use is recommended for the Applications/Examples
+          requiring low power modes
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup HAL_TimeBase_RTC_WakeUp_Template  HAL TimeBase RTC WakeUp Template
+  * @{
+  */
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+
+/* Uncomment the line below to select the appropriate RTC Clock source for your application:
+  + RTC_CLOCK_SOURCE_HSE: can be selected for applications requiring timing precision.
+  + RTC_CLOCK_SOURCE_LSE: can be selected for applications with low constraint on timing
+                          precision.
+  + RTC_CLOCK_SOURCE_LSI: can be selected for applications with low constraint on timing
+                          precision.
+  */
+/* #define RTC_CLOCK_SOURCE_HSE */
+/* #define RTC_CLOCK_SOURCE_LSE */
+#define RTC_CLOCK_SOURCE_LSI
+
+#if defined (RTC_CLOCK_SOURCE_LSE)
+/* LSE Freq = 32.768 kHz RC */
+#define RTC_ASYNCH_PREDIV                   0x7Fu
+#define RTC_SYNCH_PREDIV                    0x00FFu
+#elif defined (RTC_CLOCK_SOURCE_LSI)
+/* LSI Freq = 32 kHz RC  */
+#define RTC_ASYNCH_PREDIV                   0x7Fu
+#define RTC_SYNCH_PREDIV                    0x00FEu
+#elif defined (RTC_CLOCK_SOURCE_HSE)
+/* HSE Freq as RTCCLK = 8 MHz / 32 = 250 kHz */
+#define RTC_ASYNCH_PREDIV                   0x07u   /* (8 - 1) */
+#define RTC_SYNCH_PREDIV                    0x7A11u /* (31250 -1) */
+#endif /* RTC_CLOCK_SOURCE_LSE */
+
+
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+RTC_HandleTypeDef        hRTC_Handle = {.Init = {0}};
+
+/* Private function prototypes -----------------------------------------------*/
+void RTC_TAMP_IRQHandler(void);
+
+/* Private functions ---------------------------------------------------------*/
+
+/**
+  * @brief  This function configures the RTC_TAMP as a time base source.
+  *         The time source is configured  to have 1ms time base with a dedicated
+  *         Tick interrupt priority.
+  *         Wakeup Time base = ((RTC_ASYNCH_PREDIV + 1) * (RTC_SYNCH_PREDIV + 1)) / RTC_CLOCK
+                             = 1ms
+  *         Wakeup Time = WakeupTimebase * WakeUpCounter (0 + 1)
+                        = 1 ms
+  * @note   This function is called  automatically at the beginning of program after
+  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
+  * @param  TickPriority: Tick interrupt priority.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  uint32_t wucounter;
+  RCC_OscInitTypeDef        RCC_OscInitStruct = {0};
+  RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct = {0};
+
+  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
+  if ((uint32_t)uwTickFreq != 0U)
+  {
+    /* Disable backup domain protection */
+    HAL_PWR_EnableBkUpAccess();
+
+    /* Enable RTC APB clock gating */
+    __HAL_RCC_RTCAPB_CLK_ENABLE();
+
+    /* Disable the Wake-up Timer */
+    __HAL_RTC_WAKEUPTIMER_DISABLE(&hRTC_Handle);
+    /* In case of interrupt mode is used, the interrupt source must disabled */ 
+    __HAL_RTC_WAKEUPTIMER_DISABLE_IT(&hRTC_Handle,RTC_IT_WUT);
+    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hRTC_Handle,RTC_FLAG_WUTF);
+
+    /* Get RTC clock configuration */
+    HAL_RCCEx_GetPeriphCLKConfig(&PeriphClkInitStruct);
+
+    /*In case of RTC clock already enable, make sure it's the good one */
+#ifdef RTC_CLOCK_SOURCE_LSE
+    if ((PeriphClkInitStruct.RTCClockSelection == RCC_RTCCLKSOURCE_LSE) && (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0x00u))
+#elif defined (RTC_CLOCK_SOURCE_LSI)
+    if ((PeriphClkInitStruct.RTCClockSelection == RCC_RTCCLKSOURCE_LSI) && (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0x00u))
+#elif defined (RTC_CLOCK_SOURCE_HSE)
+    if ((PeriphClkInitStruct.RTCClockSelection == RCC_RTCCLKSOURCE_HSE_DIV32) && (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0x00u))
+#else
+#error Please select the RTC Clock source
+#endif /* RTC_CLOCK_SOURCE_LSE */
+    {
+      /* Do nothing */
+    }
+    else
+    {
+#ifdef RTC_CLOCK_SOURCE_LSE
+      /* Configure LSE as RTC clock source */
+      RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE;
+      RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
+      RCC_OscInitStruct.LSEState = RCC_LSE_ON;
+      PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
+#elif defined (RTC_CLOCK_SOURCE_LSI)
+      /* Configure LSI as RTC clock source */
+      RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI;
+      RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
+      RCC_OscInitStruct.LSIState = RCC_LSI_ON;
+      PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
+#elif defined (RTC_CLOCK_SOURCE_HSE)
+      /* Configure HSE as RTC clock source */
+      RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
+      RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
+      RCC_OscInitStruct.HSEState = RCC_HSE_ON;
+      PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV32;
+#endif /* RTC_CLOCK_SOURCE_LSE */
+
+      /* COnfigure oscillator */
+      status = HAL_RCC_OscConfig(&RCC_OscInitStruct);
+      if(status == HAL_OK)
+      {
+        /* Configure RTC clock source */
+        PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
+        status = HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
+
+        /* Enable RTC Clock */
+        if(status == HAL_OK)
+        {
+          __HAL_RCC_RTC_ENABLE();
+        }
+      }
+    }
+
+    /* If RTC Clock configuration is ok */
+    if(status == HAL_OK)
+    {
+      /* No care of RTC init parameter here. Only needed if RTC is being used
+        for other features in same time: calendar, alarm, timestamp, etc... */
+      hRTC_Handle.Instance = RTC;
+      hRTC_Handle.Init.HourFormat = RTC_HOURFORMAT_24;
+      hRTC_Handle.Init.AsynchPrediv = RTC_ASYNCH_PREDIV;
+      hRTC_Handle.Init.SynchPrediv = RTC_SYNCH_PREDIV;
+      hRTC_Handle.Init.OutPut = RTC_OUTPUT_DISABLE;
+      hRTC_Handle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
+      hRTC_Handle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
+      status = HAL_RTC_Init(&hRTC_Handle);
+
+      if(status == HAL_OK)
+      {
+        /* The time base should be of (uint32_t)uwTickFreq) ms. Tick counter
+          is incremented eachtime wakeup time reaches zero. Wakeup timer is
+          clocked on RTCCLK divided by 2. So downcounting counter has to be
+          set to (RTCCLK / 2) / (1000 / (uint32_t)uwTickFreq)) minus 1 */
+#ifdef RTC_CLOCK_SOURCE_LSE
+        wucounter = LSE_VALUE;
+#elif defined (RTC_CLOCK_SOURCE_LSI)
+        wucounter = LSI_VALUE;
+#elif defined (RTC_CLOCK_SOURCE_HSE)
+        /* HSE input clock to RTC is divided by 32 */
+        wucounter = (HSE_VALUE >> 5);
+#endif /* RTC_CLOCK_SOURCE_LSE */
+        wucounter = ((wucounter >> 1) / (1000U / (uint32_t)uwTickFreq)) -1u;
+        status = HAL_RTCEx_SetWakeUpTimer_IT(&hRTC_Handle, wucounter, RTC_WAKEUPCLOCK_RTCCLK_DIV2);
+
+        if(status == HAL_OK)
+        {
+          /* Enable the RTC global Interrupt */
+
+          HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
+
+          /* Configure the SysTick IRQ priority */
+          if (TickPriority < (1UL << __NVIC_PRIO_BITS))
+          {
+            HAL_NVIC_SetPriority(RTC_TAMP_IRQn, TickPriority, 0U);
+            uwTickPrio = TickPriority;
+          }
+          else
+          {
+            status = HAL_ERROR;
+          }
+        }
+      }
+    }
+  }
+  else
+  {
+    status = HAL_ERROR;
+  }
+  return status;
+}
+
+/**
+  * @brief  Suspend Tick increment.
+  * @note   Disable the tick increment by disabling RTC_TAMP interrupt.
+  * @retval None
+  */
+void HAL_SuspendTick(void)
+{
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(&hRTC_Handle);
+  /* Disable WAKE UP TIMER Interrupt */
+  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(&hRTC_Handle, RTC_IT_WUT);
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(&hRTC_Handle);
+}
+
+/**
+  * @brief  Resume Tick increment.
+  * @note   Enable the tick increment by Enabling RTC_TAMP interrupt.
+  * @retval None
+  */
+void HAL_ResumeTick(void)
+{
+  /* Disable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_DISABLE(&hRTC_Handle);
+  /* Enable  WAKE UP TIMER  interrupt */
+  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hRTC_Handle, RTC_IT_WUT);
+  /* Enable the write protection for RTC registers */
+  __HAL_RTC_WRITEPROTECTION_ENABLE(&hRTC_Handle);
+}
+
+/**
+  * @brief  Wake Up Timer Event Callback in non blocking mode
+  * @note   This function is called  when RTC_TAMP interrupt took place, inside
+  * RTC_TAMP_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
+  * a global variable "uwTick" used as application time base.
+  * @param  hrtc : RTC handle
+  * @retval None
+  */
+void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
+{
+  HAL_IncTick();
+}
+
+/**
+  * @brief  This function handles RTC WAKE UP TIMER interrupt request.
+  * @retval None
+  */
+void RTC_TAMP_IRQHandler(void)
+{
+  HAL_RTCEx_WakeUpTimerIRQHandler(&hRTC_Handle);
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_timebase_tim_template.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_timebase_tim_template.c
new file mode 100644
index 0000000..aecfe2f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_timebase_tim_template.c
@@ -0,0 +1,211 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_timebase_tim_template.c
+  * @author  MCD Application Team
+  * @brief   HAL time base based on the hardware TIM Template.
+  *
+  *          This file overrides the native HAL time base functions (defined as weak)
+  *          the TIM time base:
+  *           + Initializes the TIM peripheral to generate a Period elapsed Event each 1ms
+  *           + HAL_IncTick is called inside HAL_TIM_PeriodElapsedCallback ie each 1ms
+  *
+ @verbatim
+  ==============================================================================
+                        ##### How to use this driver #####
+  ==============================================================================
+    [..]
+    This file must be copied to the application folder and modified as follows:
+    (#) Rename it to 'stm32g0xx_hal_timebase_tim.c'
+    (#) Add this file and the TIM HAL driver files to your project and make sure
+       HAL_TIM_MODULE_ENABLED is defined in stm32g0xx_hal_conf.h
+
+    [..]
+    (@) The application needs to ensure that the time base is always set to 1 millisecond
+       to have correct HAL operation.
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup HAL_TimeBase_TIM
+  * @{
+  */
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+TIM_HandleTypeDef TimHandle = {.Init = {0}};
+
+/* Private function prototypes -----------------------------------------------*/
+void TIM14_IRQHandler(void);
+/* Private functions ---------------------------------------------------------*/
+
+/**
+  * @brief  This function configures the TIM14 as a time base source.
+  *         The time source is configured to have 1ms time base with a dedicated
+  *         Tick interrupt priority.
+  * @note   This function is called  automatically at the beginning of program
+  *         after reset by HAL_Init() or at any time when clock is configured,
+  *         by HAL_RCC_ClockConfig().
+  * @param  TickPriority Tick interrupt priority.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
+{
+  RCC_ClkInitTypeDef    clkconfig;
+  uint32_t              uwTimclock;
+  uint32_t              uwAPB1Prescaler;
+  uint32_t              uwPrescalerValue;
+  uint32_t              pFLatency;
+  HAL_StatusTypeDef     status = HAL_OK;
+
+  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
+  if ((uint32_t)uwTickFreq != 0U)
+  {
+    /* Enable TIM14 clock */
+    __HAL_RCC_TIM14_CLK_ENABLE();
+
+    /* Get clock configuration */
+    HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
+
+    /* Get APB1 prescaler */
+    uwAPB1Prescaler = clkconfig.APB1CLKDivider;
+
+    /* Compute TIM14 clock */
+    if (uwAPB1Prescaler == RCC_HCLK_DIV1)
+    {
+      uwTimclock = HAL_RCC_GetPCLK1Freq();
+    }
+    else
+    {
+      uwTimclock = 2U*HAL_RCC_GetPCLK1Freq();
+    }
+
+    /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
+    uwPrescalerValue = (uint32_t)((uwTimclock / 1000000U) - 1U);
+
+    /* Initialize TIM14 */
+    TimHandle.Instance = TIM14;
+
+    /* Initialize TIMx peripheral as follow:
+    + Period = [(TIM14CLK/uwTickFreq) - 1]. to have a (1/uwTickFreq) s time base.
+    + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
+    + ClockDivision = 0
+    + Counter direction = Up
+    */
+    TimHandle.Init.Period = (1000000U / (1000U / (uint32_t)uwTickFreq)) - 1U;
+    TimHandle.Init.Prescaler = uwPrescalerValue;
+    TimHandle.Init.ClockDivision = 0U;
+    TimHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
+    TimHandle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
+    if (HAL_TIM_Base_Init(&TimHandle) == HAL_OK)
+    {
+      /* Start the TIM time Base generation in interrupt mode */
+      if (HAL_TIM_Base_Start_IT(&TimHandle) == HAL_OK)
+      {
+        /* Enable the TIM14 global Interrupt */
+        HAL_NVIC_EnableIRQ(TIM14_IRQn);
+
+        /* Configure the SysTick IRQ priority */
+        if (TickPriority < (1UL << __NVIC_PRIO_BITS))
+        {
+          /*Configure the TIM14 IRQ priority */
+          HAL_NVIC_SetPriority(TIM14_IRQn, TickPriority,0U);
+          uwTickPrio = TickPriority;
+        }
+        else
+        {
+          status = HAL_ERROR;
+        }
+      }
+      else
+      {
+        status = HAL_ERROR;
+      }
+    }
+    else
+    {
+      status = HAL_ERROR;
+    }
+  }
+  else
+  {
+      status = HAL_ERROR;
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Suspend Tick increment.
+  * @note   Disable the tick increment by disabling TIM14 update interrupt.
+  * @retval None
+  */
+void HAL_SuspendTick(void)
+{
+  /* Disable TIM14 update interrupt */
+  __HAL_TIM_DISABLE_IT(&TimHandle, TIM_IT_UPDATE);
+}
+
+/**
+  * @brief  Resume Tick increment.
+  * @note   Enable the tick increment by enabling TIM14 update interrupt.
+  * @retval None
+  */
+void HAL_ResumeTick(void)
+{
+  /* Enable TIM14 update interrupt */
+  __HAL_TIM_ENABLE_IT(&TimHandle, TIM_IT_UPDATE);
+}
+
+/**
+  * @brief  Period elapsed callback in non blocking mode
+  * @note   This function is called  when TIM14 interrupt took place, inside
+  * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
+  * a global variable "uwTick" used as application time base.
+  * @param  htim TIM handle
+  * @retval None
+  */
+void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
+{
+  HAL_IncTick();
+}
+
+/**
+  * @brief  This function handles TIM interrupt request.
+  * @retval None
+  */
+void TIM14_IRQHandler(void)
+{
+  HAL_TIM_IRQHandler(&TimHandle);
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c
new file mode 100644
index 0000000..60b366e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c
@@ -0,0 +1,4679 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_uart.c
+  * @author  MCD Application Team
+  * @brief   UART HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Universal Asynchronous Receiver Transmitter Peripheral (UART).
+  *           + Initialization and de-initialization functions
+  *           + IO operation functions
+  *           + Peripheral Control functions
+  *
+  *
+  @verbatim
+ ===============================================================================
+                        ##### How to use this driver #####
+ ===============================================================================
+  [..]
+    The UART HAL driver can be used as follows:
+
+    (#) Declare a UART_HandleTypeDef handle structure (eg. UART_HandleTypeDef huart).
+    (#) Initialize the UART low level resources by implementing the HAL_UART_MspInit() API:
+        (++) Enable the USARTx interface clock.
+        (++) UART pins configuration:
+            (+++) Enable the clock for the UART GPIOs.
+            (+++) Configure these UART pins as alternate function pull-up.
+        (++) NVIC configuration if you need to use interrupt process (HAL_UART_Transmit_IT()
+             and HAL_UART_Receive_IT() APIs):
+            (+++) Configure the USARTx interrupt priority.
+            (+++) Enable the NVIC USART IRQ handle.
+        (++) UART interrupts handling:
+              -@@-  The specific UART interrupts (Transmission complete interrupt,
+                RXNE interrupt, RX/TX FIFOs related interrupts and Error Interrupts)
+                are managed using the macros __HAL_UART_ENABLE_IT() and __HAL_UART_DISABLE_IT()
+                inside the transmit and receive processes.
+        (++) DMA Configuration if you need to use DMA process (HAL_UART_Transmit_DMA()
+             and HAL_UART_Receive_DMA() APIs):
+            (+++) Declare a DMA handle structure for the Tx/Rx channel.
+            (+++) Enable the DMAx interface clock.
+            (+++) Configure the declared DMA handle structure with the required Tx/Rx parameters.
+            (+++) Configure the DMA Tx/Rx channel.
+            (+++) Associate the initialized DMA handle to the UART DMA Tx/Rx handle.
+            (+++) Configure the priority and enable the NVIC for the transfer complete
+                  interrupt on the DMA Tx/Rx channel.
+
+    (#) Program the Baud Rate, Word Length, Stop Bit, Parity, Prescaler value , Hardware
+        flow control and Mode (Receiver/Transmitter) in the huart handle Init structure.
+
+    (#) If required, program UART advanced features (TX/RX pins swap, auto Baud rate detection,...)
+        in the huart handle AdvancedInit structure.
+
+    (#) For the UART asynchronous mode, initialize the UART registers by calling
+        the HAL_UART_Init() API.
+
+    (#) For the UART Half duplex mode, initialize the UART registers by calling
+        the HAL_HalfDuplex_Init() API.
+
+    (#) For the UART LIN (Local Interconnection Network) mode, initialize the UART registers
+        by calling the HAL_LIN_Init() API.
+
+    (#) For the UART Multiprocessor mode, initialize the UART registers
+        by calling the HAL_MultiProcessor_Init() API.
+
+    (#) For the UART RS485 Driver Enabled mode, initialize the UART registers
+        by calling the HAL_RS485Ex_Init() API.
+
+    [..]
+    (@) These API's (HAL_UART_Init(), HAL_HalfDuplex_Init(), HAL_LIN_Init(), HAL_MultiProcessor_Init(),
+        also configure the low level Hardware GPIO, CLOCK, CORTEX...etc) by
+        calling the customized HAL_UART_MspInit() API.
+
+    ##### Callback registration #####
+    ==================================
+
+    [..]
+    The compilation define USE_HAL_UART_REGISTER_CALLBACKS when set to 1
+    allows the user to configure dynamically the driver callbacks.
+
+    [..]
+    Use Function @ref HAL_UART_RegisterCallback() to register a user callback.
+    Function @ref HAL_UART_RegisterCallback() allows to register following callbacks:
+    (+) TxHalfCpltCallback        : Tx Half Complete Callback.
+    (+) TxCpltCallback            : Tx Complete Callback.
+    (+) RxHalfCpltCallback        : Rx Half Complete Callback.
+    (+) RxCpltCallback            : Rx Complete Callback.
+    (+) ErrorCallback             : Error Callback.
+    (+) AbortCpltCallback         : Abort Complete Callback.
+    (+) AbortTransmitCpltCallback : Abort Transmit Complete Callback.
+    (+) AbortReceiveCpltCallback  : Abort Receive Complete Callback.
+    (+) WakeupCallback            : Wakeup Callback.
+    (+) RxFifoFullCallback        : Rx Fifo Full Callback.
+    (+) TxFifoEmptyCallback       : Tx Fifo Empty Callback.
+    (+) MspInitCallback           : UART MspInit.
+    (+) MspDeInitCallback         : UART MspDeInit.
+    This function takes as parameters the HAL peripheral handle, the Callback ID
+    and a pointer to the user callback function.
+
+    [..]
+    Use function @ref HAL_UART_UnRegisterCallback() to reset a callback to the default
+    weak (surcharged) function.
+    @ref HAL_UART_UnRegisterCallback() takes as parameters the HAL peripheral handle,
+    and the Callback ID.
+    This function allows to reset following callbacks:
+    (+) TxHalfCpltCallback        : Tx Half Complete Callback.
+    (+) TxCpltCallback            : Tx Complete Callback.
+    (+) RxHalfCpltCallback        : Rx Half Complete Callback.
+    (+) RxCpltCallback            : Rx Complete Callback.
+    (+) ErrorCallback             : Error Callback.
+    (+) AbortCpltCallback         : Abort Complete Callback.
+    (+) AbortTransmitCpltCallback : Abort Transmit Complete Callback.
+    (+) AbortReceiveCpltCallback  : Abort Receive Complete Callback.
+    (+) WakeupCallback            : Wakeup Callback.
+    (+) RxFifoFullCallback        : Rx Fifo Full Callback.
+    (+) TxFifoEmptyCallback       : Tx Fifo Empty Callback.
+    (+) MspInitCallback           : UART MspInit.
+    (+) MspDeInitCallback         : UART MspDeInit.
+
+    [..]
+    For specific callback RxEventCallback, use dedicated registration/reset functions:
+    respectively @ref HAL_UART_RegisterRxEventCallback() , @ref HAL_UART_UnRegisterRxEventCallback().
+
+    [..]
+    By default, after the @ref HAL_UART_Init() and when the state is HAL_UART_STATE_RESET
+    all callbacks are set to the corresponding weak (surcharged) functions:
+    examples @ref HAL_UART_TxCpltCallback(), @ref HAL_UART_RxHalfCpltCallback().
+    Exception done for MspInit and MspDeInit functions that are respectively
+    reset to the legacy weak (surcharged) functions in the @ref HAL_UART_Init()
+    and @ref HAL_UART_DeInit() only when these callbacks are null (not registered beforehand).
+    If not, MspInit or MspDeInit are not null, the @ref HAL_UART_Init() and @ref HAL_UART_DeInit()
+    keep and use the user MspInit/MspDeInit callbacks (registered beforehand).
+
+    [..]
+    Callbacks can be registered/unregistered in HAL_UART_STATE_READY state only.
+    Exception done MspInit/MspDeInit that can be registered/unregistered
+    in HAL_UART_STATE_READY or HAL_UART_STATE_RESET state, thus registered (user)
+    MspInit/DeInit callbacks can be used during the Init/DeInit.
+    In that case first register the MspInit/MspDeInit user callbacks
+    using @ref HAL_UART_RegisterCallback() before calling @ref HAL_UART_DeInit()
+    or @ref HAL_UART_Init() function.
+
+    [..]
+    When The compilation define USE_HAL_UART_REGISTER_CALLBACKS is set to 0 or
+    not defined, the callback registration feature is not available
+    and weak (surcharged) callbacks are used.
+
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup UART UART
+  * @brief HAL UART module driver
+  * @{
+  */
+
+#ifdef HAL_UART_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @defgroup UART_Private_Constants UART Private Constants
+  * @{
+  */
+#define USART_CR1_FIELDS  ((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | \
+                                      USART_CR1_OVER8 | USART_CR1_FIFOEN)) /*!< UART or USART CR1 fields of parameters set by UART_SetConfig API */
+
+#define USART_CR3_FIELDS  ((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT | USART_CR3_TXFTCFG | \
+                                      USART_CR3_RXFTCFG)) /*!< UART or USART CR3 fields of parameters set by UART_SetConfig API */
+
+#define LPUART_BRR_MIN  0x00000300U  /* LPUART BRR minimum authorized value */
+#define LPUART_BRR_MAX  0x000FFFFFU  /* LPUART BRR maximum authorized value */
+
+#define UART_BRR_MIN    0x10U        /* UART BRR minimum authorized value */
+#define UART_BRR_MAX    0x0000FFFFU  /* UART BRR maximum authorized value */
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/** @addtogroup UART_Private_Functions
+  * @{
+  */
+static void UART_EndTxTransfer(UART_HandleTypeDef *huart);
+static void UART_EndRxTransfer(UART_HandleTypeDef *huart);
+static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma);
+static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma);
+static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma);
+static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma);
+static void UART_DMAError(DMA_HandleTypeDef *hdma);
+static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma);
+static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma);
+static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma);
+static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma);
+static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma);
+static void UART_TxISR_8BIT(UART_HandleTypeDef *huart);
+static void UART_TxISR_16BIT(UART_HandleTypeDef *huart);
+static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart);
+static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart);
+static void UART_EndTransmit_IT(UART_HandleTypeDef *huart);
+static void UART_RxISR_8BIT(UART_HandleTypeDef *huart);
+static void UART_RxISR_16BIT(UART_HandleTypeDef *huart);
+static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart);
+static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart);
+/**
+  * @}
+  */
+
+/* Private variables ---------------------------------------------------------*/
+/** @addtogroup UART_Private_variables
+  * @{
+  */
+const uint16_t UARTPrescTable[12] = {1U, 2U, 4U, 6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U};
+/**
+  * @}
+  */
+
+/* Exported Constants --------------------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup UART_Exported_Functions UART Exported Functions
+  * @{
+  */
+
+/** @defgroup UART_Exported_Functions_Group1 Initialization and de-initialization functions
+  *  @brief    Initialization and Configuration functions
+  *
+@verbatim
+===============================================================================
+            ##### Initialization and Configuration functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to initialize the USARTx or the UARTy
+    in asynchronous mode.
+      (+) For the asynchronous mode the parameters below can be configured:
+        (++) Baud Rate
+        (++) Word Length
+        (++) Stop Bit
+        (++) Parity: If the parity is enabled, then the MSB bit of the data written
+             in the data register is transmitted but is changed by the parity bit.
+        (++) Hardware flow control
+        (++) Receiver/transmitter modes
+        (++) Over Sampling Method
+        (++) One-Bit Sampling Method
+      (+) For the asynchronous mode, the following advanced features can be configured as well:
+        (++) TX and/or RX pin level inversion
+        (++) data logical level inversion
+        (++) RX and TX pins swap
+        (++) RX overrun detection disabling
+        (++) DMA disabling on RX error
+        (++) MSB first on communication line
+        (++) auto Baud rate detection
+    [..]
+    The HAL_UART_Init(), HAL_HalfDuplex_Init(), HAL_LIN_Init()and HAL_MultiProcessor_Init()API
+    follow respectively the UART asynchronous, UART Half duplex, UART LIN mode
+    and UART multiprocessor mode configuration procedures (details for the procedures
+    are available in reference manual).
+
+@endverbatim
+
+  Depending on the frame length defined by the M1 and M0 bits (7-bit,
+  8-bit or 9-bit), the possible UART formats are listed in the
+  following table.
+
+  Table 1. UART frame format.
+    +-----------------------------------------------------------------------+
+    |  M1 bit |  M0 bit |  PCE bit  |             UART frame                |
+    |---------|---------|-----------|---------------------------------------|
+    |    0    |    0    |    0      |    | SB |    8 bit data   | STB |     |
+    |---------|---------|-----------|---------------------------------------|
+    |    0    |    0    |    1      |    | SB | 7 bit data | PB | STB |     |
+    |---------|---------|-----------|---------------------------------------|
+    |    0    |    1    |    0      |    | SB |    9 bit data   | STB |     |
+    |---------|---------|-----------|---------------------------------------|
+    |    0    |    1    |    1      |    | SB | 8 bit data | PB | STB |     |
+    |---------|---------|-----------|---------------------------------------|
+    |    1    |    0    |    0      |    | SB |    7 bit data   | STB |     |
+    |---------|---------|-----------|---------------------------------------|
+    |    1    |    0    |    1      |    | SB | 6 bit data | PB | STB |     |
+    +-----------------------------------------------------------------------+
+
+  * @{
+  */
+
+/**
+  * @brief Initialize the UART mode according to the specified
+  *        parameters in the UART_InitTypeDef and initialize the associated handle.
+  * @param huart UART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
+{
+  /* Check the UART handle allocation */
+  if (huart == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
+  {
+    /* Check the parameters */
+    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
+  }
+  else
+  {
+    /* Check the parameters */
+    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
+  }
+
+  if (huart->gState == HAL_UART_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    huart->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    UART_InitCallbacksToDefault(huart);
+
+    if (huart->MspInitCallback == NULL)
+    {
+      huart->MspInitCallback = HAL_UART_MspInit;
+    }
+
+    /* Init the low level hardware */
+    huart->MspInitCallback(huart);
+#else
+    /* Init the low level hardware : GPIO, CLOCK */
+    HAL_UART_MspInit(huart);
+#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
+  }
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  __HAL_UART_DISABLE(huart);
+
+  /* Set the UART Communication parameters */
+  if (UART_SetConfig(huart) == HAL_ERROR)
+  {
+    return HAL_ERROR;
+  }
+
+  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
+  {
+    UART_AdvFeatureConfig(huart);
+  }
+
+  /* In asynchronous mode, the following bits must be kept cleared:
+  - LINEN and CLKEN bits in the USART_CR2 register,
+  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
+  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
+  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
+
+  __HAL_UART_ENABLE(huart);
+
+  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
+  return (UART_CheckIdleState(huart));
+}
+
+/**
+  * @brief Initialize the half-duplex mode according to the specified
+  *        parameters in the UART_InitTypeDef and creates the associated handle.
+  * @param huart UART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
+{
+  /* Check the UART handle allocation */
+  if (huart == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check UART instance */
+  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
+
+  if (huart->gState == HAL_UART_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    huart->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    UART_InitCallbacksToDefault(huart);
+
+    if (huart->MspInitCallback == NULL)
+    {
+      huart->MspInitCallback = HAL_UART_MspInit;
+    }
+
+    /* Init the low level hardware */
+    huart->MspInitCallback(huart);
+#else
+    /* Init the low level hardware : GPIO, CLOCK */
+    HAL_UART_MspInit(huart);
+#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
+  }
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  __HAL_UART_DISABLE(huart);
+
+  /* Set the UART Communication parameters */
+  if (UART_SetConfig(huart) == HAL_ERROR)
+  {
+    return HAL_ERROR;
+  }
+
+  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
+  {
+    UART_AdvFeatureConfig(huart);
+  }
+
+  /* In half-duplex mode, the following bits must be kept cleared:
+  - LINEN and CLKEN bits in the USART_CR2 register,
+  - SCEN and IREN bits in the USART_CR3 register.*/
+  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
+  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
+
+  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
+  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
+
+  __HAL_UART_ENABLE(huart);
+
+  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
+  return (UART_CheckIdleState(huart));
+}
+
+
+/**
+  * @brief Initialize the LIN mode according to the specified
+  *        parameters in the UART_InitTypeDef and creates the associated handle.
+  * @param huart             UART handle.
+  * @param BreakDetectLength Specifies the LIN break detection length.
+  *        This parameter can be one of the following values:
+  *          @arg @ref UART_LINBREAKDETECTLENGTH_10B 10-bit break detection
+  *          @arg @ref UART_LINBREAKDETECTLENGTH_11B 11-bit break detection
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
+{
+  /* Check the UART handle allocation */
+  if (huart == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the LIN UART instance */
+  assert_param(IS_UART_LIN_INSTANCE(huart->Instance));
+  /* Check the Break detection length parameter */
+  assert_param(IS_UART_LIN_BREAK_DETECT_LENGTH(BreakDetectLength));
+
+  /* LIN mode limited to 16-bit oversampling only */
+  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
+  {
+    return HAL_ERROR;
+  }
+  /* LIN mode limited to 8-bit data length */
+  if (huart->Init.WordLength != UART_WORDLENGTH_8B)
+  {
+    return HAL_ERROR;
+  }
+
+  if (huart->gState == HAL_UART_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    huart->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    UART_InitCallbacksToDefault(huart);
+
+    if (huart->MspInitCallback == NULL)
+    {
+      huart->MspInitCallback = HAL_UART_MspInit;
+    }
+
+    /* Init the low level hardware */
+    huart->MspInitCallback(huart);
+#else
+    /* Init the low level hardware : GPIO, CLOCK */
+    HAL_UART_MspInit(huart);
+#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
+  }
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  __HAL_UART_DISABLE(huart);
+
+  /* Set the UART Communication parameters */
+  if (UART_SetConfig(huart) == HAL_ERROR)
+  {
+    return HAL_ERROR;
+  }
+
+  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
+  {
+    UART_AdvFeatureConfig(huart);
+  }
+
+  /* In LIN mode, the following bits must be kept cleared:
+  - LINEN and CLKEN bits in the USART_CR2 register,
+  - SCEN and IREN bits in the USART_CR3 register.*/
+  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
+  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
+
+  /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
+  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
+
+  /* Set the USART LIN Break detection length. */
+  MODIFY_REG(huart->Instance->CR2, USART_CR2_LBDL, BreakDetectLength);
+
+  __HAL_UART_ENABLE(huart);
+
+  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
+  return (UART_CheckIdleState(huart));
+}
+
+
+/**
+  * @brief Initialize the multiprocessor mode according to the specified
+  *        parameters in the UART_InitTypeDef and initialize the associated handle.
+  * @param huart        UART handle.
+  * @param Address      UART node address (4-, 6-, 7- or 8-bit long).
+  * @param WakeUpMethod Specifies the UART wakeup method.
+  *        This parameter can be one of the following values:
+  *          @arg @ref UART_WAKEUPMETHOD_IDLELINE WakeUp by an idle line detection
+  *          @arg @ref UART_WAKEUPMETHOD_ADDRESSMARK WakeUp by an address mark
+  * @note  If the user resorts to idle line detection wake up, the Address parameter
+  *        is useless and ignored by the initialization function.
+  * @note  If the user resorts to address mark wake up, the address length detection
+  *        is configured by default to 4 bits only. For the UART to be able to
+  *        manage 6-, 7- or 8-bit long addresses detection, the API
+  *        HAL_MultiProcessorEx_AddressLength_Set() must be called after
+  *        HAL_MultiProcessor_Init().
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
+{
+  /* Check the UART handle allocation */
+  if (huart == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the wake up method parameter */
+  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
+
+  if (huart->gState == HAL_UART_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    huart->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    UART_InitCallbacksToDefault(huart);
+
+    if (huart->MspInitCallback == NULL)
+    {
+      huart->MspInitCallback = HAL_UART_MspInit;
+    }
+
+    /* Init the low level hardware */
+    huart->MspInitCallback(huart);
+#else
+    /* Init the low level hardware : GPIO, CLOCK */
+    HAL_UART_MspInit(huart);
+#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
+  }
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  __HAL_UART_DISABLE(huart);
+
+  /* Set the UART Communication parameters */
+  if (UART_SetConfig(huart) == HAL_ERROR)
+  {
+    return HAL_ERROR;
+  }
+
+  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
+  {
+    UART_AdvFeatureConfig(huart);
+  }
+
+  /* In multiprocessor mode, the following bits must be kept cleared:
+  - LINEN and CLKEN bits in the USART_CR2 register,
+  - SCEN, HDSEL and IREN  bits in the USART_CR3 register. */
+  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
+  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
+
+  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
+  {
+    /* If address mark wake up method is chosen, set the USART address node */
+    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
+  }
+
+  /* Set the wake up method by setting the WAKE bit in the CR1 register */
+  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
+
+  __HAL_UART_ENABLE(huart);
+
+  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
+  return (UART_CheckIdleState(huart));
+}
+
+
+/**
+  * @brief DeInitialize the UART peripheral.
+  * @param huart UART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
+{
+  /* Check the UART handle allocation */
+  if (huart == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  __HAL_UART_DISABLE(huart);
+
+  huart->Instance->CR1 = 0x0U;
+  huart->Instance->CR2 = 0x0U;
+  huart->Instance->CR3 = 0x0U;
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+  if (huart->MspDeInitCallback == NULL)
+  {
+    huart->MspDeInitCallback = HAL_UART_MspDeInit;
+  }
+  /* DeInit the low level hardware */
+  huart->MspDeInitCallback(huart);
+#else
+  /* DeInit the low level hardware */
+  HAL_UART_MspDeInit(huart);
+#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
+
+  huart->ErrorCode = HAL_UART_ERROR_NONE;
+  huart->gState = HAL_UART_STATE_RESET;
+  huart->RxState = HAL_UART_STATE_RESET;
+  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+  __HAL_UNLOCK(huart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Initialize the UART MSP.
+  * @param huart UART handle.
+  * @retval None
+  */
+__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_UART_MspInit can be implemented in the user file
+   */
+}
+
+/**
+  * @brief DeInitialize the UART MSP.
+  * @param huart UART handle.
+  * @retval None
+  */
+__weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_UART_MspDeInit can be implemented in the user file
+   */
+}
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Register a User UART Callback
+  *         To be used instead of the weak predefined callback
+  * @param  huart uart handle
+  * @param  CallbackID ID of the callback to be registered
+  *         This parameter can be one of the following values:
+  *           @arg @ref HAL_UART_TX_HALFCOMPLETE_CB_ID Tx Half Complete Callback ID
+  *           @arg @ref HAL_UART_TX_COMPLETE_CB_ID Tx Complete Callback ID
+  *           @arg @ref HAL_UART_RX_HALFCOMPLETE_CB_ID Rx Half Complete Callback ID
+  *           @arg @ref HAL_UART_RX_COMPLETE_CB_ID Rx Complete Callback ID
+  *           @arg @ref HAL_UART_ERROR_CB_ID Error Callback ID
+  *           @arg @ref HAL_UART_ABORT_COMPLETE_CB_ID Abort Complete Callback ID
+  *           @arg @ref HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID Abort Transmit Complete Callback ID
+  *           @arg @ref HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID Abort Receive Complete Callback ID
+  *           @arg @ref HAL_UART_WAKEUP_CB_ID Wakeup Callback ID
+  *           @arg @ref HAL_UART_RX_FIFO_FULL_CB_ID Rx Fifo Full Callback ID
+  *           @arg @ref HAL_UART_TX_FIFO_EMPTY_CB_ID Tx Fifo Empty Callback ID
+  *           @arg @ref HAL_UART_MSPINIT_CB_ID MspInit Callback ID
+  *           @arg @ref HAL_UART_MSPDEINIT_CB_ID MspDeInit Callback ID
+  * @param  pCallback pointer to the Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
+                                            pUART_CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+
+  __HAL_LOCK(huart);
+
+  if (huart->gState == HAL_UART_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
+        huart->TxHalfCpltCallback = pCallback;
+        break;
+
+      case HAL_UART_TX_COMPLETE_CB_ID :
+        huart->TxCpltCallback = pCallback;
+        break;
+
+      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
+        huart->RxHalfCpltCallback = pCallback;
+        break;
+
+      case HAL_UART_RX_COMPLETE_CB_ID :
+        huart->RxCpltCallback = pCallback;
+        break;
+
+      case HAL_UART_ERROR_CB_ID :
+        huart->ErrorCallback = pCallback;
+        break;
+
+      case HAL_UART_ABORT_COMPLETE_CB_ID :
+        huart->AbortCpltCallback = pCallback;
+        break;
+
+      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
+        huart->AbortTransmitCpltCallback = pCallback;
+        break;
+
+      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
+        huart->AbortReceiveCpltCallback = pCallback;
+        break;
+
+      case HAL_UART_WAKEUP_CB_ID :
+        huart->WakeupCallback = pCallback;
+        break;
+
+      case HAL_UART_RX_FIFO_FULL_CB_ID :
+        huart->RxFifoFullCallback = pCallback;
+        break;
+
+      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
+        huart->TxFifoEmptyCallback = pCallback;
+        break;
+
+      case HAL_UART_MSPINIT_CB_ID :
+        huart->MspInitCallback = pCallback;
+        break;
+
+      case HAL_UART_MSPDEINIT_CB_ID :
+        huart->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
+
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (huart->gState == HAL_UART_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_UART_MSPINIT_CB_ID :
+        huart->MspInitCallback = pCallback;
+        break;
+
+      case HAL_UART_MSPDEINIT_CB_ID :
+        huart->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
+
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
+
+    status =  HAL_ERROR;
+  }
+
+  __HAL_UNLOCK(huart);
+
+  return status;
+}
+
+/**
+  * @brief  Unregister an UART Callback
+  *         UART callaback is redirected to the weak predefined callback
+  * @param  huart uart handle
+  * @param  CallbackID ID of the callback to be unregistered
+  *         This parameter can be one of the following values:
+  *           @arg @ref HAL_UART_TX_HALFCOMPLETE_CB_ID Tx Half Complete Callback ID
+  *           @arg @ref HAL_UART_TX_COMPLETE_CB_ID Tx Complete Callback ID
+  *           @arg @ref HAL_UART_RX_HALFCOMPLETE_CB_ID Rx Half Complete Callback ID
+  *           @arg @ref HAL_UART_RX_COMPLETE_CB_ID Rx Complete Callback ID
+  *           @arg @ref HAL_UART_ERROR_CB_ID Error Callback ID
+  *           @arg @ref HAL_UART_ABORT_COMPLETE_CB_ID Abort Complete Callback ID
+  *           @arg @ref HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID Abort Transmit Complete Callback ID
+  *           @arg @ref HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID Abort Receive Complete Callback ID
+  *           @arg @ref HAL_UART_WAKEUP_CB_ID Wakeup Callback ID
+  *           @arg @ref HAL_UART_RX_FIFO_FULL_CB_ID Rx Fifo Full Callback ID
+  *           @arg @ref HAL_UART_TX_FIFO_EMPTY_CB_ID Tx Fifo Empty Callback ID
+  *           @arg @ref HAL_UART_MSPINIT_CB_ID MspInit Callback ID
+  *           @arg @ref HAL_UART_MSPDEINIT_CB_ID MspDeInit Callback ID
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_UnRegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  __HAL_LOCK(huart);
+
+  if (HAL_UART_STATE_READY == huart->gState)
+  {
+    switch (CallbackID)
+    {
+      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
+        huart->TxHalfCpltCallback = HAL_UART_TxHalfCpltCallback;               /* Legacy weak  TxHalfCpltCallback    */
+        break;
+
+      case HAL_UART_TX_COMPLETE_CB_ID :
+        huart->TxCpltCallback = HAL_UART_TxCpltCallback;                       /* Legacy weak TxCpltCallback         */
+        break;
+
+      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
+        huart->RxHalfCpltCallback = HAL_UART_RxHalfCpltCallback;               /* Legacy weak RxHalfCpltCallback     */
+        break;
+
+      case HAL_UART_RX_COMPLETE_CB_ID :
+        huart->RxCpltCallback = HAL_UART_RxCpltCallback;                       /* Legacy weak RxCpltCallback         */
+        break;
+
+      case HAL_UART_ERROR_CB_ID :
+        huart->ErrorCallback = HAL_UART_ErrorCallback;                         /* Legacy weak ErrorCallback          */
+        break;
+
+      case HAL_UART_ABORT_COMPLETE_CB_ID :
+        huart->AbortCpltCallback = HAL_UART_AbortCpltCallback;                 /* Legacy weak AbortCpltCallback      */
+        break;
+
+      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
+        huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak
+                                                                                  AbortTransmitCpltCallback          */
+        break;
+
+      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
+        huart->AbortReceiveCpltCallback = HAL_UART_AbortReceiveCpltCallback;   /* Legacy weak
+                                                                                  AbortReceiveCpltCallback           */
+        break;
+
+      case HAL_UART_WAKEUP_CB_ID :
+        huart->WakeupCallback = HAL_UARTEx_WakeupCallback;                     /* Legacy weak WakeupCallback         */
+        break;
+
+      case HAL_UART_RX_FIFO_FULL_CB_ID :
+        huart->RxFifoFullCallback = HAL_UARTEx_RxFifoFullCallback;             /* Legacy weak RxFifoFullCallback     */
+        break;
+
+      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
+        huart->TxFifoEmptyCallback = HAL_UARTEx_TxFifoEmptyCallback;           /* Legacy weak TxFifoEmptyCallback    */
+        break;
+
+      case HAL_UART_MSPINIT_CB_ID :
+        huart->MspInitCallback = HAL_UART_MspInit;                             /* Legacy weak MspInitCallback        */
+        break;
+
+      case HAL_UART_MSPDEINIT_CB_ID :
+        huart->MspDeInitCallback = HAL_UART_MspDeInit;                         /* Legacy weak MspDeInitCallback      */
+        break;
+
+      default :
+        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
+
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (HAL_UART_STATE_RESET == huart->gState)
+  {
+    switch (CallbackID)
+    {
+      case HAL_UART_MSPINIT_CB_ID :
+        huart->MspInitCallback = HAL_UART_MspInit;
+        break;
+
+      case HAL_UART_MSPDEINIT_CB_ID :
+        huart->MspDeInitCallback = HAL_UART_MspDeInit;
+        break;
+
+      default :
+        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
+
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
+
+    status =  HAL_ERROR;
+  }
+
+  __HAL_UNLOCK(huart);
+
+  return status;
+}
+
+/**
+  * @brief  Register a User UART Rx Event Callback
+  *         To be used instead of the weak predefined callback
+  * @param  huart     Uart handle
+  * @param  pCallback Pointer to the Rx Event Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_RegisterRxEventCallback(UART_HandleTypeDef *huart, pUART_RxEventCallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+
+  /* Process locked */
+  __HAL_LOCK(huart);
+
+  if (huart->gState == HAL_UART_STATE_READY)
+  {
+    huart->RxEventCallback = pCallback;
+  }
+  else
+  {
+    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
+
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(huart);
+
+  return status;
+}
+
+/**
+  * @brief  UnRegister the UART Rx Event Callback
+  *         UART Rx Event Callback is redirected to the weak HAL_UARTEx_RxEventCallback() predefined callback
+  * @param  huart     Uart handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_UnRegisterRxEventCallback(UART_HandleTypeDef *huart)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(huart);
+
+  if (huart->gState == HAL_UART_STATE_READY)
+  {
+    huart->RxEventCallback = HAL_UARTEx_RxEventCallback; /* Legacy weak UART Rx Event Callback  */
+  }
+  else
+  {
+    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
+
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(huart);
+  return status;
+}
+
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @defgroup UART_Exported_Functions_Group2 IO operation functions
+  * @brief UART Transmit/Receive functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### IO operation functions #####
+ ===============================================================================
+    This subsection provides a set of functions allowing to manage the UART asynchronous
+    and Half duplex data transfers.
+
+    (#) There are two mode of transfer:
+       (+) Blocking mode: The communication is performed in polling mode.
+           The HAL status of all data processing is returned by the same function
+           after finishing transfer.
+       (+) Non-Blocking mode: The communication is performed using Interrupts
+           or DMA, These API's return the HAL status.
+           The end of the data processing will be indicated through the
+           dedicated UART IRQ when using Interrupt mode or the DMA IRQ when
+           using DMA mode.
+           The HAL_UART_TxCpltCallback(), HAL_UART_RxCpltCallback() user callbacks
+           will be executed respectively at the end of the transmit or Receive process
+           The HAL_UART_ErrorCallback()user callback will be executed when a communication error is detected
+
+    (#) Blocking mode API's are :
+        (+) HAL_UART_Transmit()
+        (+) HAL_UART_Receive()
+
+    (#) Non-Blocking mode API's with Interrupt are :
+        (+) HAL_UART_Transmit_IT()
+        (+) HAL_UART_Receive_IT()
+        (+) HAL_UART_IRQHandler()
+
+    (#) Non-Blocking mode API's with DMA are :
+        (+) HAL_UART_Transmit_DMA()
+        (+) HAL_UART_Receive_DMA()
+        (+) HAL_UART_DMAPause()
+        (+) HAL_UART_DMAResume()
+        (+) HAL_UART_DMAStop()
+
+    (#) A set of Transfer Complete Callbacks are provided in Non_Blocking mode:
+        (+) HAL_UART_TxHalfCpltCallback()
+        (+) HAL_UART_TxCpltCallback()
+        (+) HAL_UART_RxHalfCpltCallback()
+        (+) HAL_UART_RxCpltCallback()
+        (+) HAL_UART_ErrorCallback()
+
+    (#) Non-Blocking mode transfers could be aborted using Abort API's :
+        (+) HAL_UART_Abort()
+        (+) HAL_UART_AbortTransmit()
+        (+) HAL_UART_AbortReceive()
+        (+) HAL_UART_Abort_IT()
+        (+) HAL_UART_AbortTransmit_IT()
+        (+) HAL_UART_AbortReceive_IT()
+
+    (#) For Abort services based on interrupts (HAL_UART_Abortxxx_IT), a set of Abort Complete Callbacks are provided:
+        (+) HAL_UART_AbortCpltCallback()
+        (+) HAL_UART_AbortTransmitCpltCallback()
+        (+) HAL_UART_AbortReceiveCpltCallback()
+
+    (#) A Rx Event Reception Callback (Rx event notification) is available for Non_Blocking modes of enhanced
+        reception services:
+        (+) HAL_UARTEx_RxEventCallback()
+
+    (#) In Non-Blocking mode transfers, possible errors are split into 2 categories.
+        Errors are handled as follows :
+       (+) Error is considered as Recoverable and non blocking : Transfer could go till end, but error severity is
+           to be evaluated by user : this concerns Frame Error, Parity Error or Noise Error
+           in Interrupt mode reception .
+           Received character is then retrieved and stored in Rx buffer, Error code is set to allow user
+           to identify error type, and HAL_UART_ErrorCallback() user callback is executed.
+           Transfer is kept ongoing on UART side.
+           If user wants to abort it, Abort services should be called by user.
+       (+) Error is considered as Blocking : Transfer could not be completed properly and is aborted.
+           This concerns Overrun Error In Interrupt mode reception and all errors in DMA mode.
+           Error code is set to allow user to identify error type, and HAL_UART_ErrorCallback()
+           user callback is executed.
+
+    -@- In the Half duplex communication, it is forbidden to run the transmit
+        and receive process in parallel, the UART state HAL_UART_STATE_BUSY_TX_RX can't be useful.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief Send an amount of data in blocking mode.
+  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         the sent data is handled as a set of u16. In this case, Size must indicate the number
+  *         of u16 provided through pData.
+  * @note When FIFO mode is enabled, writing a data in the TDR register adds one
+  *       data to the TXFIFO. Write operations to the TDR register are performed
+  *       when TXFNF flag is set. From hardware perspective, TXFNF flag and
+  *       TXE are mapped on the same bit-field.
+  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         address of user data buffer containing data to be sent, should be aligned on a half word frontier (16 bits)
+  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
+  *         use of specific alignment compilation directives or pragmas might be required
+  *         to ensure proper alignment for pData.
+  * @param huart   UART handle.
+  * @param pData   Pointer to data buffer (u8 or u16 data elements).
+  * @param Size    Amount of data elements (u8 or u16) to be sent.
+  * @param Timeout Timeout duration.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
+{
+  uint8_t  *pdata8bits;
+  uint16_t *pdata16bits;
+  uint32_t tickstart;
+
+  /* Check that a Tx process is not already ongoing */
+  if (huart->gState == HAL_UART_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return  HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
+       should be aligned on a u16 frontier, as data to be filled into TDR will be
+       handled through a u16 cast. */
+    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
+    {
+      if ((((uint32_t)pData) & 1U) != 0U)
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    __HAL_LOCK(huart);
+
+    huart->ErrorCode = HAL_UART_ERROR_NONE;
+    huart->gState = HAL_UART_STATE_BUSY_TX;
+
+    /* Init tickstart for timeout management */
+    tickstart = HAL_GetTick();
+
+    huart->TxXferSize  = Size;
+    huart->TxXferCount = Size;
+
+    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
+    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
+    {
+      pdata8bits  = NULL;
+      pdata16bits = (uint16_t *) pData;
+    }
+    else
+    {
+      pdata8bits  = pData;
+      pdata16bits = NULL;
+    }
+
+    __HAL_UNLOCK(huart);
+
+    while (huart->TxXferCount > 0U)
+    {
+      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
+      {
+        return HAL_TIMEOUT;
+      }
+      if (pdata8bits == NULL)
+      {
+        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
+        pdata16bits++;
+      }
+      else
+      {
+        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
+        pdata8bits++;
+      }
+      huart->TxXferCount--;
+    }
+
+    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
+    {
+      return HAL_TIMEOUT;
+    }
+
+    /* At end of Tx process, restore huart->gState to Ready */
+    huart->gState = HAL_UART_STATE_READY;
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Receive an amount of data in blocking mode.
+  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         the received data is handled as a set of u16. In this case, Size must indicate the number
+  *         of u16 available through pData.
+  * @note When FIFO mode is enabled, the RXFNE flag is set as long as the RXFIFO
+  *       is not empty. Read operations from the RDR register are performed when
+  *       RXFNE flag is set. From hardware perspective, RXFNE flag and
+  *       RXNE are mapped on the same bit-field.
+  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         address of user data buffer for storing data to be received, should be aligned on a half word frontier
+  *         (16 bits) (as received data will be handled using u16 pointer cast). Depending on compilation chain,
+  *         use of specific alignment compilation directives or pragmas might be required
+  *         to ensure proper alignment for pData.
+  * @param huart   UART handle.
+  * @param pData   Pointer to data buffer (u8 or u16 data elements).
+  * @param Size    Amount of data elements (u8 or u16) to be received.
+  * @param Timeout Timeout duration.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
+{
+  uint8_t  *pdata8bits;
+  uint16_t *pdata16bits;
+  uint16_t uhMask;
+  uint32_t tickstart;
+
+  /* Check that a Rx process is not already ongoing */
+  if (huart->RxState == HAL_UART_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return  HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
+       should be aligned on a u16 frontier, as data to be received from RDR will be
+       handled through a u16 cast. */
+    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
+    {
+      if ((((uint32_t)pData) & 1U) != 0U)
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    __HAL_LOCK(huart);
+
+    huart->ErrorCode = HAL_UART_ERROR_NONE;
+    huart->RxState = HAL_UART_STATE_BUSY_RX;
+    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+    /* Init tickstart for timeout management */
+    tickstart = HAL_GetTick();
+
+    huart->RxXferSize  = Size;
+    huart->RxXferCount = Size;
+
+    /* Computation of UART mask to apply to RDR register */
+    UART_MASK_COMPUTATION(huart);
+    uhMask = huart->Mask;
+
+    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
+    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
+    {
+      pdata8bits  = NULL;
+      pdata16bits = (uint16_t *) pData;
+    }
+    else
+    {
+      pdata8bits  = pData;
+      pdata16bits = NULL;
+    }
+
+    __HAL_UNLOCK(huart);
+
+    /* as long as data have to be received */
+    while (huart->RxXferCount > 0U)
+    {
+      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
+      {
+        return HAL_TIMEOUT;
+      }
+      if (pdata8bits == NULL)
+      {
+        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
+        pdata16bits++;
+      }
+      else
+      {
+        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
+        pdata8bits++;
+      }
+      huart->RxXferCount--;
+    }
+
+    /* At end of Rx process, restore huart->RxState to Ready */
+    huart->RxState = HAL_UART_STATE_READY;
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Send an amount of data in interrupt mode.
+  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         the sent data is handled as a set of u16. In this case, Size must indicate the number
+  *         of u16 provided through pData.
+  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         address of user data buffer containing data to be sent, should be aligned on a half word frontier (16 bits)
+  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
+  *         use of specific alignment compilation directives or pragmas might be required
+  *         to ensure proper alignment for pData.
+  * @param huart UART handle.
+  * @param pData Pointer to data buffer (u8 or u16 data elements).
+  * @param Size  Amount of data elements (u8 or u16) to be sent.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
+{
+  /* Check that a Tx process is not already ongoing */
+  if (huart->gState == HAL_UART_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
+       should be aligned on a u16 frontier, as data to be filled into TDR will be
+       handled through a u16 cast. */
+    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
+    {
+      if ((((uint32_t)pData) & 1U) != 0U)
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    __HAL_LOCK(huart);
+
+    huart->pTxBuffPtr  = pData;
+    huart->TxXferSize  = Size;
+    huart->TxXferCount = Size;
+    huart->TxISR       = NULL;
+
+    huart->ErrorCode = HAL_UART_ERROR_NONE;
+    huart->gState = HAL_UART_STATE_BUSY_TX;
+
+    /* Configure Tx interrupt processing */
+    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
+    {
+      /* Set the Tx ISR function pointer according to the data word length */
+      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
+      {
+        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
+      }
+      else
+      {
+        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
+      }
+
+      __HAL_UNLOCK(huart);
+
+      /* Enable the TX FIFO threshold interrupt */
+      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
+    }
+    else
+    {
+      /* Set the Tx ISR function pointer according to the data word length */
+      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
+      {
+        huart->TxISR = UART_TxISR_16BIT;
+      }
+      else
+      {
+        huart->TxISR = UART_TxISR_8BIT;
+      }
+
+      __HAL_UNLOCK(huart);
+
+      /* Enable the Transmit Data Register Empty interrupt */
+      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
+    }
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Receive an amount of data in interrupt mode.
+  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         the received data is handled as a set of u16. In this case, Size must indicate the number
+  *         of u16 available through pData.
+  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         address of user data buffer for storing data to be received, should be aligned on a half word frontier
+  *         (16 bits) (as received data will be handled using u16 pointer cast). Depending on compilation chain,
+  *         use of specific alignment compilation directives or pragmas might be required
+  *         to ensure proper alignment for pData.
+  * @param huart UART handle.
+  * @param pData Pointer to data buffer (u8 or u16 data elements).
+  * @param Size  Amount of data elements (u8 or u16) to be received.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
+{
+  /* Check that a Rx process is not already ongoing */
+  if (huart->RxState == HAL_UART_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
+       should be aligned on a u16 frontier, as data to be received from RDR will be
+       handled through a u16 cast. */
+    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
+    {
+      if ((((uint32_t)pData) & 1U) != 0U)
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    __HAL_LOCK(huart);
+
+    /* Set Reception type to Standard reception */
+    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+    if (!(IS_LPUART_INSTANCE(huart->Instance)))
+    {
+      /* Check that USART RTOEN bit is set */
+      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
+      {
+        /* Enable the UART Receiver Timeout Interrupt */
+        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
+      }
+    }
+
+    return (UART_Start_Receive_IT(huart, pData, Size));
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Send an amount of data in DMA mode.
+  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         the sent data is handled as a set of u16. In this case, Size must indicate the number
+  *         of u16 provided through pData.
+  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         address of user data buffer containing data to be sent, should be aligned on a half word frontier (16 bits)
+  *         (as sent data will be handled by DMA from halfword frontier). Depending on compilation chain,
+  *         use of specific alignment compilation directives or pragmas might be required
+  *         to ensure proper alignment for pData.
+  * @param huart UART handle.
+  * @param pData Pointer to data buffer (u8 or u16 data elements).
+  * @param Size  Amount of data elements (u8 or u16) to be sent.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
+{
+  /* Check that a Tx process is not already ongoing */
+  if (huart->gState == HAL_UART_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
+       should be aligned on a u16 frontier, as data copy into TDR will be
+       handled by DMA from a u16 frontier. */
+    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
+    {
+      if ((((uint32_t)pData) & 1U) != 0U)
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    __HAL_LOCK(huart);
+
+    huart->pTxBuffPtr  = pData;
+    huart->TxXferSize  = Size;
+    huart->TxXferCount = Size;
+
+    huart->ErrorCode = HAL_UART_ERROR_NONE;
+    huart->gState = HAL_UART_STATE_BUSY_TX;
+
+    if (huart->hdmatx != NULL)
+    {
+      /* Set the UART DMA transfer complete callback */
+      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
+
+      /* Set the UART DMA Half transfer complete callback */
+      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
+
+      /* Set the DMA error callback */
+      huart->hdmatx->XferErrorCallback = UART_DMAError;
+
+      /* Set the DMA abort callback */
+      huart->hdmatx->XferAbortCallback = NULL;
+
+      /* Enable the UART transmit DMA channel */
+      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
+      {
+        /* Set error code to DMA */
+        huart->ErrorCode = HAL_UART_ERROR_DMA;
+
+        __HAL_UNLOCK(huart);
+
+        /* Restore huart->gState to ready */
+        huart->gState = HAL_UART_STATE_READY;
+
+        return HAL_ERROR;
+      }
+    }
+    /* Clear the TC flag in the ICR register */
+    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
+
+    __HAL_UNLOCK(huart);
+
+    /* Enable the DMA transfer for transmit request by setting the DMAT bit
+    in the UART CR3 register */
+    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Receive an amount of data in DMA mode.
+  * @note   When the UART parity is enabled (PCE = 1), the received data contain
+  *         the parity bit (MSB position).
+  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         the received data is handled as a set of u16. In this case, Size must indicate the number
+  *         of u16 available through pData.
+  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         address of user data buffer for storing data to be received, should be aligned on a half word frontier
+  *         (16 bits) (as received data will be handled by DMA from halfword frontier). Depending on compilation chain,
+  *         use of specific alignment compilation directives or pragmas might be required
+  *         to ensure proper alignment for pData.
+  * @param huart UART handle.
+  * @param pData Pointer to data buffer (u8 or u16 data elements).
+  * @param Size  Amount of data elements (u8 or u16) to be received.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
+{
+  /* Check that a Rx process is not already ongoing */
+  if (huart->RxState == HAL_UART_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
+       should be aligned on a u16 frontier, as data copy from RDR will be
+       handled by DMA from a u16 frontier. */
+    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
+    {
+      if ((((uint32_t)pData) & 1U) != 0U)
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    __HAL_LOCK(huart);
+
+    /* Set Reception type to Standard reception */
+    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+    if (!(IS_LPUART_INSTANCE(huart->Instance)))
+    {
+      /* Check that USART RTOEN bit is set */
+      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
+      {
+        /* Enable the UART Receiver Timeout Interrupt */
+        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
+      }
+    }
+
+    return (UART_Start_Receive_DMA(huart, pData, Size));
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Pause the DMA Transfer.
+  * @param huart UART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
+{
+  const HAL_UART_StateTypeDef gstate = huart->gState;
+  const HAL_UART_StateTypeDef rxstate = huart->RxState;
+
+  __HAL_LOCK(huart);
+
+  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
+      (gstate == HAL_UART_STATE_BUSY_TX))
+  {
+    /* Disable the UART DMA Tx request */
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
+  }
+  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
+      (rxstate == HAL_UART_STATE_BUSY_RX))
+  {
+    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
+    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
+
+    /* Disable the UART DMA Rx request */
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
+  }
+
+  __HAL_UNLOCK(huart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Resume the DMA Transfer.
+  * @param huart UART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
+{
+  __HAL_LOCK(huart);
+
+  if (huart->gState == HAL_UART_STATE_BUSY_TX)
+  {
+    /* Enable the UART DMA Tx request */
+    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
+  }
+  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
+  {
+    /* Clear the Overrun flag before resuming the Rx transfer */
+    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
+
+    /* Re-enable PE and ERR (Frame error, noise error, overrun error) interrupts */
+    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
+    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
+
+    /* Enable the UART DMA Rx request */
+    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
+  }
+
+  __HAL_UNLOCK(huart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Stop the DMA Transfer.
+  * @param huart UART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
+{
+  /* The Lock is not implemented on this API to allow the user application
+     to call the HAL UART API under callbacks HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback() /
+     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
+     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
+     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
+     the stream and the corresponding call back is executed. */
+
+  const HAL_UART_StateTypeDef gstate = huart->gState;
+  const HAL_UART_StateTypeDef rxstate = huart->RxState;
+
+  /* Stop UART DMA Tx request if ongoing */
+  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
+      (gstate == HAL_UART_STATE_BUSY_TX))
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
+
+    /* Abort the UART DMA Tx channel */
+    if (huart->hdmatx != NULL)
+    {
+      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
+      {
+        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
+        {
+          /* Set error code to DMA */
+          huart->ErrorCode = HAL_UART_ERROR_DMA;
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+
+    UART_EndTxTransfer(huart);
+  }
+
+  /* Stop UART DMA Rx request if ongoing */
+  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
+      (rxstate == HAL_UART_STATE_BUSY_RX))
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
+
+    /* Abort the UART DMA Rx channel */
+    if (huart->hdmarx != NULL)
+    {
+      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
+      {
+        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
+        {
+          /* Set error code to DMA */
+          huart->ErrorCode = HAL_UART_ERROR_DMA;
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+
+    UART_EndRxTransfer(huart);
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing transfers (blocking mode).
+  * @param  huart UART handle.
+  * @note   This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable UART Interrupts (Tx and Rx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
+{
+  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
+  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
+                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
+  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
+
+  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
+  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
+  }
+
+  /* Disable the UART DMA Tx request if enabled */
+  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
+
+    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
+    if (huart->hdmatx != NULL)
+    {
+      /* Set the UART DMA Abort callback to Null.
+         No call back execution at end of DMA abort procedure */
+      huart->hdmatx->XferAbortCallback = NULL;
+
+      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
+      {
+        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
+        {
+          /* Set error code to DMA */
+          huart->ErrorCode = HAL_UART_ERROR_DMA;
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  /* Disable the UART DMA Rx request if enabled */
+  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
+
+    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
+    if (huart->hdmarx != NULL)
+    {
+      /* Set the UART DMA Abort callback to Null.
+         No call back execution at end of DMA abort procedure */
+      huart->hdmarx->XferAbortCallback = NULL;
+
+      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
+      {
+        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
+        {
+          /* Set error code to DMA */
+          huart->ErrorCode = HAL_UART_ERROR_DMA;
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  /* Reset Tx and Rx transfer counters */
+  huart->TxXferCount = 0U;
+  huart->RxXferCount = 0U;
+
+  /* Clear the Error flags in the ICR register */
+  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
+
+  /* Flush the whole TX FIFO (if needed) */
+  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
+  {
+    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
+  }
+
+  /* Discard the received data */
+  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
+
+  /* Restore huart->gState and huart->RxState to Ready */
+  huart->gState  = HAL_UART_STATE_READY;
+  huart->RxState = HAL_UART_STATE_READY;
+  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+  huart->ErrorCode = HAL_UART_ERROR_NONE;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing Transmit transfer (blocking mode).
+  * @param  huart UART handle.
+  * @note   This procedure could be used for aborting any ongoing Tx transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable UART Interrupts (Tx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
+{
+  /* Disable TCIE, TXEIE and TXFTIE interrupts */
+  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
+  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
+
+  /* Disable the UART DMA Tx request if enabled */
+  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
+
+    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
+    if (huart->hdmatx != NULL)
+    {
+      /* Set the UART DMA Abort callback to Null.
+         No call back execution at end of DMA abort procedure */
+      huart->hdmatx->XferAbortCallback = NULL;
+
+      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
+      {
+        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
+        {
+          /* Set error code to DMA */
+          huart->ErrorCode = HAL_UART_ERROR_DMA;
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  /* Reset Tx transfer counter */
+  huart->TxXferCount = 0U;
+
+  /* Flush the whole TX FIFO (if needed) */
+  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
+  {
+    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
+  }
+
+  /* Restore huart->gState to Ready */
+  huart->gState = HAL_UART_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing Receive transfer (blocking mode).
+  * @param  huart UART handle.
+  * @note   This procedure could be used for aborting any ongoing Rx transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable UART Interrupts (Rx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
+{
+  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
+  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
+  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
+
+  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
+  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
+  }
+
+  /* Disable the UART DMA Rx request if enabled */
+  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
+
+    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
+    if (huart->hdmarx != NULL)
+    {
+      /* Set the UART DMA Abort callback to Null.
+         No call back execution at end of DMA abort procedure */
+      huart->hdmarx->XferAbortCallback = NULL;
+
+      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
+      {
+        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
+        {
+          /* Set error code to DMA */
+          huart->ErrorCode = HAL_UART_ERROR_DMA;
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  /* Reset Rx transfer counter */
+  huart->RxXferCount = 0U;
+
+  /* Clear the Error flags in the ICR register */
+  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
+
+  /* Discard the received data */
+  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
+
+  /* Restore huart->RxState to Ready */
+  huart->RxState = HAL_UART_STATE_READY;
+  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing transfers (Interrupt mode).
+  * @param  huart UART handle.
+  * @note   This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable UART Interrupts (Tx and Rx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  *           - At abort completion, call user abort complete callback
+  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
+  *         considered as completed only when user abort complete callback is executed (not when exiting function).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
+{
+  uint32_t abortcplt = 1U;
+
+  /* Disable interrupts */
+  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_TCIE | USART_CR1_RXNEIE_RXFNEIE |
+                                          USART_CR1_TXEIE_TXFNFIE));
+  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
+
+  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
+  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
+  }
+
+  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
+     before any call to DMA Abort functions */
+  /* DMA Tx Handle is valid */
+  if (huart->hdmatx != NULL)
+  {
+    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
+       Otherwise, set it to NULL */
+    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
+    {
+      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
+    }
+    else
+    {
+      huart->hdmatx->XferAbortCallback = NULL;
+    }
+  }
+  /* DMA Rx Handle is valid */
+  if (huart->hdmarx != NULL)
+  {
+    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
+       Otherwise, set it to NULL */
+    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
+    {
+      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
+    }
+    else
+    {
+      huart->hdmarx->XferAbortCallback = NULL;
+    }
+  }
+
+  /* Disable the UART DMA Tx request if enabled */
+  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
+  {
+    /* Disable DMA Tx at UART level */
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
+
+    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
+    if (huart->hdmatx != NULL)
+    {
+      /* UART Tx DMA Abort callback has already been initialised :
+         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
+
+      /* Abort DMA TX */
+      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
+      {
+        huart->hdmatx->XferAbortCallback = NULL;
+      }
+      else
+      {
+        abortcplt = 0U;
+      }
+    }
+  }
+
+  /* Disable the UART DMA Rx request if enabled */
+  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
+
+    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
+    if (huart->hdmarx != NULL)
+    {
+      /* UART Rx DMA Abort callback has already been initialised :
+         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
+
+      /* Abort DMA RX */
+      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
+      {
+        huart->hdmarx->XferAbortCallback = NULL;
+        abortcplt = 1U;
+      }
+      else
+      {
+        abortcplt = 0U;
+      }
+    }
+  }
+
+  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
+  if (abortcplt == 1U)
+  {
+    /* Reset Tx and Rx transfer counters */
+    huart->TxXferCount = 0U;
+    huart->RxXferCount = 0U;
+
+    /* Clear ISR function pointers */
+    huart->RxISR = NULL;
+    huart->TxISR = NULL;
+
+    /* Reset errorCode */
+    huart->ErrorCode = HAL_UART_ERROR_NONE;
+
+    /* Clear the Error flags in the ICR register */
+    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
+
+    /* Flush the whole TX FIFO (if needed) */
+    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
+    {
+      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
+    }
+
+    /* Discard the received data */
+    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
+
+    /* Restore huart->gState and huart->RxState to Ready */
+    huart->gState  = HAL_UART_STATE_READY;
+    huart->RxState = HAL_UART_STATE_READY;
+    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+    /* As no DMA to be aborted, call directly user Abort complete callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    /* Call registered Abort complete callback */
+    huart->AbortCpltCallback(huart);
+#else
+    /* Call legacy weak Abort complete callback */
+    HAL_UART_AbortCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing Transmit transfer (Interrupt mode).
+  * @param  huart UART handle.
+  * @note   This procedure could be used for aborting any ongoing Tx transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable UART Interrupts (Tx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  *           - At abort completion, call user abort complete callback
+  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
+  *         considered as completed only when user abort complete callback is executed (not when exiting function).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
+{
+  /* Disable interrupts */
+  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
+  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
+
+  /* Disable the UART DMA Tx request if enabled */
+  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
+
+    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
+    if (huart->hdmatx != NULL)
+    {
+      /* Set the UART DMA Abort callback :
+         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
+      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
+
+      /* Abort DMA TX */
+      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
+      {
+        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
+        huart->hdmatx->XferAbortCallback(huart->hdmatx);
+      }
+    }
+    else
+    {
+      /* Reset Tx transfer counter */
+      huart->TxXferCount = 0U;
+
+      /* Clear TxISR function pointers */
+      huart->TxISR = NULL;
+
+      /* Restore huart->gState to Ready */
+      huart->gState = HAL_UART_STATE_READY;
+
+      /* As no DMA to be aborted, call directly user Abort complete callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+      /* Call registered Abort Transmit Complete Callback */
+      huart->AbortTransmitCpltCallback(huart);
+#else
+      /* Call legacy weak Abort Transmit Complete Callback */
+      HAL_UART_AbortTransmitCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+    }
+  }
+  else
+  {
+    /* Reset Tx transfer counter */
+    huart->TxXferCount = 0U;
+
+    /* Clear TxISR function pointers */
+    huart->TxISR = NULL;
+
+    /* Flush the whole TX FIFO (if needed) */
+    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
+    {
+      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
+    }
+
+    /* Restore huart->gState to Ready */
+    huart->gState = HAL_UART_STATE_READY;
+
+    /* As no DMA to be aborted, call directly user Abort complete callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    /* Call registered Abort Transmit Complete Callback */
+    huart->AbortTransmitCpltCallback(huart);
+#else
+    /* Call legacy weak Abort Transmit Complete Callback */
+    HAL_UART_AbortTransmitCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing Receive transfer (Interrupt mode).
+  * @param  huart UART handle.
+  * @note   This procedure could be used for aborting any ongoing Rx transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable UART Interrupts (Rx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  *           - At abort completion, call user abort complete callback
+  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
+  *         considered as completed only when user abort complete callback is executed (not when exiting function).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
+{
+  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
+  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
+  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
+
+  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
+  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
+  }
+
+  /* Disable the UART DMA Rx request if enabled */
+  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
+
+    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
+    if (huart->hdmarx != NULL)
+    {
+      /* Set the UART DMA Abort callback :
+         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
+      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
+
+      /* Abort DMA RX */
+      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
+      {
+        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
+        huart->hdmarx->XferAbortCallback(huart->hdmarx);
+      }
+    }
+    else
+    {
+      /* Reset Rx transfer counter */
+      huart->RxXferCount = 0U;
+
+      /* Clear RxISR function pointer */
+      huart->pRxBuffPtr = NULL;
+
+      /* Clear the Error flags in the ICR register */
+      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
+
+      /* Discard the received data */
+      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
+
+      /* Restore huart->RxState to Ready */
+      huart->RxState = HAL_UART_STATE_READY;
+      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+      /* As no DMA to be aborted, call directly user Abort complete callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+      /* Call registered Abort Receive Complete Callback */
+      huart->AbortReceiveCpltCallback(huart);
+#else
+      /* Call legacy weak Abort Receive Complete Callback */
+      HAL_UART_AbortReceiveCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+    }
+  }
+  else
+  {
+    /* Reset Rx transfer counter */
+    huart->RxXferCount = 0U;
+
+    /* Clear RxISR function pointer */
+    huart->pRxBuffPtr = NULL;
+
+    /* Clear the Error flags in the ICR register */
+    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
+
+    /* Restore huart->RxState to Ready */
+    huart->RxState = HAL_UART_STATE_READY;
+    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+    /* As no DMA to be aborted, call directly user Abort complete callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    /* Call registered Abort Receive Complete Callback */
+    huart->AbortReceiveCpltCallback(huart);
+#else
+    /* Call legacy weak Abort Receive Complete Callback */
+    HAL_UART_AbortReceiveCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Handle UART interrupt request.
+  * @param huart UART handle.
+  * @retval None
+  */
+void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
+{
+  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
+  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
+  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
+
+  uint32_t errorflags;
+  uint32_t errorcode;
+
+  /* If no error occurs */
+  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
+  if (errorflags == 0U)
+  {
+    /* UART in mode Receiver ---------------------------------------------------*/
+    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
+        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
+            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
+    {
+      if (huart->RxISR != NULL)
+      {
+        huart->RxISR(huart);
+      }
+      return;
+    }
+  }
+
+  /* If some errors occur */
+  if ((errorflags != 0U)
+      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
+           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
+  {
+    /* UART parity error interrupt occurred -------------------------------------*/
+    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
+    {
+      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
+
+      huart->ErrorCode |= HAL_UART_ERROR_PE;
+    }
+
+    /* UART frame error interrupt occurred --------------------------------------*/
+    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
+    {
+      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
+
+      huart->ErrorCode |= HAL_UART_ERROR_FE;
+    }
+
+    /* UART noise error interrupt occurred --------------------------------------*/
+    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
+    {
+      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
+
+      huart->ErrorCode |= HAL_UART_ERROR_NE;
+    }
+
+    /* UART Over-Run interrupt occurred -----------------------------------------*/
+    if (((isrflags & USART_ISR_ORE) != 0U)
+        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
+            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
+    {
+      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
+
+      huart->ErrorCode |= HAL_UART_ERROR_ORE;
+    }
+
+    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
+    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
+    {
+      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
+
+      huart->ErrorCode |= HAL_UART_ERROR_RTO;
+    }
+
+    /* Call UART Error Call back function if need be ----------------------------*/
+    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
+    {
+      /* UART in mode Receiver --------------------------------------------------*/
+      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
+          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
+              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
+      {
+        if (huart->RxISR != NULL)
+        {
+          huart->RxISR(huart);
+        }
+      }
+
+      /* If Error is to be considered as blocking :
+          - Receiver Timeout error in Reception
+          - Overrun error in Reception
+          - any error occurs in DMA mode reception
+      */
+      errorcode = huart->ErrorCode;
+      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
+          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
+      {
+        /* Blocking error : transfer is aborted
+           Set the UART state ready to be able to start again the process,
+           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
+        UART_EndRxTransfer(huart);
+
+        /* Disable the UART DMA Rx request if enabled */
+        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
+        {
+          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
+
+          /* Abort the UART DMA Rx channel */
+          if (huart->hdmarx != NULL)
+          {
+            /* Set the UART DMA Abort callback :
+               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
+            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
+
+            /* Abort DMA RX */
+            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
+            {
+              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
+              huart->hdmarx->XferAbortCallback(huart->hdmarx);
+            }
+          }
+          else
+          {
+            /* Call user error callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+            /*Call registered error callback*/
+            huart->ErrorCallback(huart);
+#else
+            /*Call legacy weak error callback*/
+            HAL_UART_ErrorCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+
+          }
+        }
+        else
+        {
+          /* Call user error callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+          /*Call registered error callback*/
+          huart->ErrorCallback(huart);
+#else
+          /*Call legacy weak error callback*/
+          HAL_UART_ErrorCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+        }
+      }
+      else
+      {
+        /* Non Blocking error : transfer could go on.
+           Error is notified to user through user error callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+        /*Call registered error callback*/
+        huart->ErrorCallback(huart);
+#else
+        /*Call legacy weak error callback*/
+        HAL_UART_ErrorCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+        huart->ErrorCode = HAL_UART_ERROR_NONE;
+      }
+    }
+    return;
+
+  } /* End if some error occurs */
+
+  /* Check current reception Mode :
+     If Reception till IDLE event has been selected : */
+  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+      && ((isrflags & USART_ISR_IDLE) != 0U)
+      && ((cr1its & USART_ISR_IDLE) != 0U))
+  {
+    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
+
+    /* Check if DMA mode is enabled in UART */
+    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
+    {
+      /* DMA mode enabled */
+      /* Check received length : If all expected data are received, do nothing,
+         (DMA cplt callback will be called).
+         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
+      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
+      if ((nb_remaining_rx_data > 0U)
+          && (nb_remaining_rx_data < huart->RxXferSize))
+      {
+        /* Reception is not complete */
+        huart->RxXferCount = nb_remaining_rx_data;
+
+        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
+        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
+        {
+          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
+          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
+          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
+
+          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
+             in the UART CR3 register */
+          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
+
+          /* At end of Rx process, restore huart->RxState to Ready */
+          huart->RxState = HAL_UART_STATE_READY;
+          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
+
+          /* Last bytes received, so no need as the abort is immediate */
+          (void)HAL_DMA_Abort(huart->hdmarx);
+        }
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+        /*Call registered Rx Event callback*/
+        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
+#else
+        /*Call legacy weak Rx Event callback*/
+        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
+#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
+      }
+      return;
+    }
+    else
+    {
+      /* DMA mode not enabled */
+      /* Check received length : If all expected data are received, do nothing.
+         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
+      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
+      if ((huart->RxXferCount > 0U)
+          && (nb_rx_data > 0U))
+      {
+        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
+        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
+
+        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
+        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
+
+        /* Rx process is completed, restore huart->RxState to Ready */
+        huart->RxState = HAL_UART_STATE_READY;
+        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+        /* Clear RxISR function pointer */
+        huart->RxISR = NULL;
+
+        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+        /*Call registered Rx complete callback*/
+        huart->RxEventCallback(huart, nb_rx_data);
+#else
+        /*Call legacy weak Rx Event callback*/
+        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
+#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
+      }
+      return;
+    }
+  }
+
+  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
+  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
+  {
+    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
+
+    /* UART Rx state is not reset as a reception process might be ongoing.
+       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    /* Call registered Wakeup Callback */
+    huart->WakeupCallback(huart);
+#else
+    /* Call legacy weak Wakeup Callback */
+    HAL_UARTEx_WakeupCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+    return;
+  }
+
+  /* UART in mode Transmitter ------------------------------------------------*/
+  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
+      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
+          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
+  {
+    if (huart->TxISR != NULL)
+    {
+      huart->TxISR(huart);
+    }
+    return;
+  }
+
+  /* UART in mode Transmitter (transmission end) -----------------------------*/
+  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
+  {
+    UART_EndTransmit_IT(huart);
+    return;
+  }
+
+  /* UART TX Fifo Empty occurred ----------------------------------------------*/
+  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
+  {
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    /* Call registered Tx Fifo Empty Callback */
+    huart->TxFifoEmptyCallback(huart);
+#else
+    /* Call legacy weak Tx Fifo Empty Callback */
+    HAL_UARTEx_TxFifoEmptyCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+    return;
+  }
+
+  /* UART RX Fifo Full occurred ----------------------------------------------*/
+  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
+  {
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    /* Call registered Rx Fifo Full Callback */
+    huart->RxFifoFullCallback(huart);
+#else
+    /* Call legacy weak Rx Fifo Full Callback */
+    HAL_UARTEx_RxFifoFullCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+    return;
+  }
+}
+
+/**
+  * @brief Tx Transfer completed callback.
+  * @param huart UART handle.
+  * @retval None
+  */
+__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_UART_TxCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  Tx Half Transfer completed callback.
+  * @param  huart UART handle.
+  * @retval None
+  */
+__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+
+  /* NOTE: This function should not be modified, when the callback is needed,
+           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  Rx Transfer completed callback.
+  * @param  huart UART handle.
+  * @retval None
+  */
+__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_UART_RxCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  Rx Half Transfer completed callback.
+  * @param  huart UART handle.
+  * @retval None
+  */
+__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+
+  /* NOTE: This function should not be modified, when the callback is needed,
+           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  UART error callback.
+  * @param  huart UART handle.
+  * @retval None
+  */
+__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_UART_ErrorCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  UART Abort Complete callback.
+  * @param  huart UART handle.
+  * @retval None
+  */
+__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_UART_AbortCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  UART Abort Complete callback.
+  * @param  huart UART handle.
+  * @retval None
+  */
+__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  UART Abort Receive Complete callback.
+  * @param  huart UART handle.
+  * @retval None
+  */
+__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  Reception Event Callback (Rx event notification called after use of advanced reception service).
+  * @param  huart UART handle
+  * @param  Size  Number of data available in application reception buffer (indicates a position in
+  *               reception buffer until which, data are available)
+  * @retval None
+  */
+__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+  UNUSED(Size);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup UART_Exported_Functions_Group3 Peripheral Control functions
+  *  @brief   UART control functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### Peripheral Control functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to control the UART.
+     (+) HAL_UART_ReceiverTimeout_Config() API allows to configure the receiver timeout value on the fly
+     (+) HAL_UART_EnableReceiverTimeout() API enables the receiver timeout feature
+     (+) HAL_UART_DisableReceiverTimeout() API disables the receiver timeout feature
+     (+) HAL_MultiProcessor_EnableMuteMode() API enables mute mode
+     (+) HAL_MultiProcessor_DisableMuteMode() API disables mute mode
+     (+) HAL_MultiProcessor_EnterMuteMode() API enters mute mode
+     (+) UART_SetConfig() API configures the UART peripheral
+     (+) UART_AdvFeatureConfig() API optionally configures the UART advanced features
+     (+) UART_CheckIdleState() API ensures that TEACK and/or REACK are set after initialization
+     (+) HAL_HalfDuplex_EnableTransmitter() API disables receiver and enables transmitter
+     (+) HAL_HalfDuplex_EnableReceiver() API disables transmitter and enables receiver
+     (+) HAL_LIN_SendBreak() API transmits the break characters
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Update on the fly the receiver timeout value in RTOR register.
+  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
+  *                    the configuration information for the specified UART module.
+  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
+  *                     value must be less or equal to 0x0FFFFFFFF.
+  * @retval None
+  */
+void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
+{
+  if (!(IS_LPUART_INSTANCE(huart->Instance)))
+  {
+    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
+    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
+  }
+}
+
+/**
+  * @brief  Enable the UART receiver timeout feature.
+  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
+  *                    the configuration information for the specified UART module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
+{
+  if (!(IS_LPUART_INSTANCE(huart->Instance)))
+  {
+    if (huart->gState == HAL_UART_STATE_READY)
+    {
+      /* Process Locked */
+      __HAL_LOCK(huart);
+
+      huart->gState = HAL_UART_STATE_BUSY;
+
+      /* Set the USART RTOEN bit */
+      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
+
+      huart->gState = HAL_UART_STATE_READY;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(huart);
+
+      return HAL_OK;
+    }
+    else
+    {
+      return HAL_BUSY;
+    }
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Disable the UART receiver timeout feature.
+  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
+  *                    the configuration information for the specified UART module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_DisableReceiverTimeout(UART_HandleTypeDef *huart)
+{
+  if (!(IS_LPUART_INSTANCE(huart->Instance)))
+  {
+    if (huart->gState == HAL_UART_STATE_READY)
+    {
+      /* Process Locked */
+      __HAL_LOCK(huart);
+
+      huart->gState = HAL_UART_STATE_BUSY;
+
+      /* Clear the USART RTOEN bit */
+      CLEAR_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
+
+      huart->gState = HAL_UART_STATE_READY;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(huart);
+
+      return HAL_OK;
+    }
+    else
+    {
+      return HAL_BUSY;
+    }
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Enable UART in mute mode (does not mean UART enters mute mode;
+  *         to enter mute mode, HAL_MultiProcessor_EnterMuteMode() API must be called).
+  * @param  huart UART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_MultiProcessor_EnableMuteMode(UART_HandleTypeDef *huart)
+{
+  __HAL_LOCK(huart);
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  /* Enable USART mute mode by setting the MME bit in the CR1 register */
+  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_MME);
+
+  huart->gState = HAL_UART_STATE_READY;
+
+  return (UART_CheckIdleState(huart));
+}
+
+/**
+  * @brief  Disable UART mute mode (does not mean the UART actually exits mute mode
+  *         as it may not have been in mute mode at this very moment).
+  * @param  huart UART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_MultiProcessor_DisableMuteMode(UART_HandleTypeDef *huart)
+{
+  __HAL_LOCK(huart);
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  /* Disable USART mute mode by clearing the MME bit in the CR1 register */
+  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_MME);
+
+  huart->gState = HAL_UART_STATE_READY;
+
+  return (UART_CheckIdleState(huart));
+}
+
+/**
+  * @brief Enter UART mute mode (means UART actually enters mute mode).
+  * @note  To exit from mute mode, HAL_MultiProcessor_DisableMuteMode() API must be called.
+  * @param huart UART handle.
+  * @retval None
+  */
+void HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart)
+{
+  __HAL_UART_SEND_REQ(huart, UART_MUTE_MODE_REQUEST);
+}
+
+/**
+  * @brief  Enable the UART transmitter and disable the UART receiver.
+  * @param  huart UART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
+{
+  __HAL_LOCK(huart);
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  /* Clear TE and RE bits */
+  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
+
+  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
+  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
+
+  huart->gState = HAL_UART_STATE_READY;
+
+  __HAL_UNLOCK(huart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Enable the UART receiver and disable the UART transmitter.
+  * @param  huart UART handle.
+  * @retval HAL status.
+  */
+HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
+{
+  __HAL_LOCK(huart);
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  /* Clear TE and RE bits */
+  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
+
+  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
+  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
+
+  huart->gState = HAL_UART_STATE_READY;
+
+  __HAL_UNLOCK(huart);
+
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  Transmit break characters.
+  * @param  huart UART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart)
+{
+  /* Check the parameters */
+  assert_param(IS_UART_LIN_INSTANCE(huart->Instance));
+
+  __HAL_LOCK(huart);
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  /* Send break characters */
+  __HAL_UART_SEND_REQ(huart, UART_SENDBREAK_REQUEST);
+
+  huart->gState = HAL_UART_STATE_READY;
+
+  __HAL_UNLOCK(huart);
+
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup UART_Exported_Functions_Group4 Peripheral State and Error functions
+  *  @brief   UART Peripheral State functions
+  *
+@verbatim
+  ==============================================================================
+            ##### Peripheral State and Error functions #####
+  ==============================================================================
+    [..]
+    This subsection provides functions allowing to :
+      (+) Return the UART handle state.
+      (+) Return the UART handle error code
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief Return the UART handle state.
+  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
+  *               the configuration information for the specified UART.
+  * @retval HAL state
+  */
+HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
+{
+  uint32_t temp1;
+  uint32_t temp2;
+  temp1 = huart->gState;
+  temp2 = huart->RxState;
+
+  return (HAL_UART_StateTypeDef)(temp1 | temp2);
+}
+
+/**
+  * @brief  Return the UART handle error code.
+  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
+  *               the configuration information for the specified UART.
+  * @retval UART Error Code
+  */
+uint32_t HAL_UART_GetError(UART_HandleTypeDef *huart)
+{
+  return huart->ErrorCode;
+}
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @defgroup UART_Private_Functions UART Private Functions
+  * @{
+  */
+
+/**
+  * @brief  Initialize the callbacks to their default values.
+  * @param  huart UART handle.
+  * @retval none
+  */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
+{
+  /* Init the UART Callback settings */
+  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
+  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
+  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
+  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
+  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
+  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
+  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
+  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
+  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
+  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
+  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
+  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
+
+}
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+
+/**
+  * @brief Configure the UART peripheral.
+  * @param huart UART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
+{
+  uint32_t tmpreg;
+  uint16_t brrtemp;
+  UART_ClockSourceTypeDef clocksource;
+  uint32_t usartdiv;
+  HAL_StatusTypeDef ret               = HAL_OK;
+  uint32_t lpuart_ker_ck_pres;
+  uint32_t pclk;
+
+  /* Check the parameters */
+  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
+  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
+  if (UART_INSTANCE_LOWPOWER(huart))
+  {
+    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
+  }
+  else
+  {
+    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
+    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
+  }
+
+  assert_param(IS_UART_PARITY(huart->Init.Parity));
+  assert_param(IS_UART_MODE(huart->Init.Mode));
+  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
+  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
+  assert_param(IS_UART_PRESCALER(huart->Init.ClockPrescaler));
+
+  /*-------------------------- USART CR1 Configuration -----------------------*/
+  /* Clear M, PCE, PS, TE, RE and OVER8 bits and configure
+  *  the UART Word Length, Parity, Mode and oversampling:
+  *  set the M bits according to huart->Init.WordLength value
+  *  set PCE and PS bits according to huart->Init.Parity value
+  *  set TE and RE bits according to huart->Init.Mode value
+  *  set OVER8 bit according to huart->Init.OverSampling value */
+  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
+  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
+
+  /*-------------------------- USART CR2 Configuration -----------------------*/
+  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
+  * to huart->Init.StopBits value */
+  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
+
+  /*-------------------------- USART CR3 Configuration -----------------------*/
+  /* Configure
+  * - UART HardWare Flow Control: set CTSE and RTSE bits according
+  *   to huart->Init.HwFlowCtl value
+  * - one-bit sampling method versus three samples' majority rule according
+  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
+  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
+
+  if (!(UART_INSTANCE_LOWPOWER(huart)))
+  {
+    tmpreg |= huart->Init.OneBitSampling;
+  }
+  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
+
+  /*-------------------------- USART PRESC Configuration -----------------------*/
+  /* Configure
+  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
+  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
+
+  /*-------------------------- USART BRR Configuration -----------------------*/
+  UART_GETCLOCKSOURCE(huart, clocksource);
+
+  /* Check LPUART instance */
+  if (UART_INSTANCE_LOWPOWER(huart))
+  {
+    /* Retrieve frequency clock */
+    switch (clocksource)
+    {
+      case UART_CLOCKSOURCE_PCLK1:
+        pclk = HAL_RCC_GetPCLK1Freq();
+        break;
+      case UART_CLOCKSOURCE_HSI:
+        pclk = (uint32_t) HSI_VALUE;
+        break;
+      case UART_CLOCKSOURCE_SYSCLK:
+        pclk = HAL_RCC_GetSysClockFreq();
+        break;
+      case UART_CLOCKSOURCE_LSE:
+        pclk = (uint32_t) LSE_VALUE;
+        break;
+      default:
+        pclk = 0U;
+        ret = HAL_ERROR;
+        break;
+    }
+
+    /* If proper clock source reported */
+    if (pclk != 0U)
+    {
+      /* Compute clock after Prescaler */
+      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
+
+      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
+      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
+          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
+      {
+        ret = HAL_ERROR;
+      }
+      else
+      {
+        /* Check computed UsartDiv value is in allocated range
+           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
+        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
+        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
+        {
+          huart->Instance->BRR = usartdiv;
+        }
+        else
+        {
+          ret = HAL_ERROR;
+        }
+      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
+                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
+    } /* if (pclk != 0) */
+  }
+  /* Check UART Over Sampling to set Baud Rate Register */
+  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
+  {
+    switch (clocksource)
+    {
+      case UART_CLOCKSOURCE_PCLK1:
+        pclk = HAL_RCC_GetPCLK1Freq();
+        break;
+      case UART_CLOCKSOURCE_HSI:
+        pclk = (uint32_t) HSI_VALUE;
+        break;
+      case UART_CLOCKSOURCE_SYSCLK:
+        pclk = HAL_RCC_GetSysClockFreq();
+        break;
+      case UART_CLOCKSOURCE_LSE:
+        pclk = (uint32_t) LSE_VALUE;
+        break;
+      default:
+        pclk = 0U;
+        ret = HAL_ERROR;
+        break;
+    }
+
+    /* USARTDIV must be greater than or equal to 0d16 */
+    if (pclk != 0U)
+    {
+      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
+      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
+      {
+        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
+        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
+        huart->Instance->BRR = brrtemp;
+      }
+      else
+      {
+        ret = HAL_ERROR;
+      }
+    }
+  }
+  else
+  {
+    switch (clocksource)
+    {
+      case UART_CLOCKSOURCE_PCLK1:
+        pclk = HAL_RCC_GetPCLK1Freq();
+        break;
+      case UART_CLOCKSOURCE_HSI:
+        pclk = (uint32_t) HSI_VALUE;
+        break;
+      case UART_CLOCKSOURCE_SYSCLK:
+        pclk = HAL_RCC_GetSysClockFreq();
+        break;
+      case UART_CLOCKSOURCE_LSE:
+        pclk = (uint32_t) LSE_VALUE;
+        break;
+      default:
+        pclk = 0U;
+        ret = HAL_ERROR;
+        break;
+    }
+
+    if (pclk != 0U)
+    {
+      /* USARTDIV must be greater than or equal to 0d16 */
+      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
+      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
+      {
+        huart->Instance->BRR = usartdiv;
+      }
+      else
+      {
+        ret = HAL_ERROR;
+      }
+    }
+  }
+
+  /* Initialize the number of data to process during RX/TX ISR execution */
+  huart->NbTxDataToProcess = 1;
+  huart->NbRxDataToProcess = 1;
+
+  /* Clear ISR function pointers */
+  huart->RxISR = NULL;
+  huart->TxISR = NULL;
+
+  return ret;
+}
+
+/**
+  * @brief Configure the UART peripheral advanced features.
+  * @param huart UART handle.
+  * @retval None
+  */
+void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
+{
+  /* Check whether the set of advanced features to configure is properly set */
+  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
+
+  /* if required, configure TX pin active level inversion */
+  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
+  {
+    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
+    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
+  }
+
+  /* if required, configure RX pin active level inversion */
+  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
+  {
+    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
+    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
+  }
+
+  /* if required, configure data inversion */
+  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
+  {
+    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
+    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
+  }
+
+  /* if required, configure RX/TX pins swap */
+  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
+  {
+    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
+    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
+  }
+
+  /* if required, configure RX overrun detection disabling */
+  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
+  {
+    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
+    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
+  }
+
+  /* if required, configure DMA disabling on reception error */
+  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
+  {
+    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
+    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
+  }
+
+  /* if required, configure auto Baud rate detection scheme */
+  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
+  {
+    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
+    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
+    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
+    /* set auto Baudrate detection parameters if detection is enabled */
+    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
+    {
+      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
+      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
+    }
+  }
+
+  /* if required, configure MSB first on communication line */
+  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
+  {
+    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
+    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
+  }
+}
+
+/**
+  * @brief Check the UART Idle State.
+  * @param huart UART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
+{
+  uint32_t tickstart;
+
+  /* Initialize the UART ErrorCode */
+  huart->ErrorCode = HAL_UART_ERROR_NONE;
+
+  /* Init tickstart for timeout management */
+  tickstart = HAL_GetTick();
+
+  /* Check if the Transmitter is enabled */
+  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
+  {
+    /* Wait until TEACK flag is set */
+    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
+    {
+      /* Timeout occurred */
+      return HAL_TIMEOUT;
+    }
+  }
+
+  /* Check if the Receiver is enabled */
+  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
+  {
+    /* Wait until REACK flag is set */
+    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
+    {
+      /* Timeout occurred */
+      return HAL_TIMEOUT;
+    }
+  }
+
+  /* Initialize the UART State */
+  huart->gState = HAL_UART_STATE_READY;
+  huart->RxState = HAL_UART_STATE_READY;
+  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+  __HAL_UNLOCK(huart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Handle UART Communication Timeout.
+  * @param huart     UART handle.
+  * @param Flag      Specifies the UART flag to check
+  * @param Status    Flag status (SET or RESET)
+  * @param Tickstart Tick start value
+  * @param Timeout   Timeout duration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
+                                              uint32_t Tickstart, uint32_t Timeout)
+{
+  /* Wait until flag is set */
+  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
+  {
+    /* Check for the Timeout */
+    if (Timeout != HAL_MAX_DELAY)
+    {
+      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
+      {
+        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
+           interrupts for the interrupt process */
+        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
+                                                USART_CR1_TXEIE_TXFNFIE));
+        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
+
+        huart->gState = HAL_UART_STATE_READY;
+        huart->RxState = HAL_UART_STATE_READY;
+
+        __HAL_UNLOCK(huart);
+
+        return HAL_TIMEOUT;
+      }
+
+      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
+      {
+        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
+        {
+          /* Clear Receiver Timeout flag*/
+          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
+
+          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
+             interrupts for the interrupt process */
+          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
+                                                  USART_CR1_TXEIE_TXFNFIE));
+          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
+
+          huart->gState = HAL_UART_STATE_READY;
+          huart->RxState = HAL_UART_STATE_READY;
+          huart->ErrorCode = HAL_UART_ERROR_RTO;
+
+          /* Process Unlocked */
+          __HAL_UNLOCK(huart);
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+  return HAL_OK;
+}
+
+/**
+  * @brief  Start Receive operation in interrupt mode.
+  * @note   This function could be called by all HAL UART API providing reception in Interrupt mode.
+  * @note   When calling this function, parameters validity is considered as already checked,
+  *         i.e. Rx State, buffer address, ...
+  *         UART Handle is assumed as Locked.
+  * @param  huart UART handle.
+  * @param  pData Pointer to data buffer (u8 or u16 data elements).
+  * @param  Size  Amount of data elements (u8 or u16) to be received.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
+{
+  huart->pRxBuffPtr  = pData;
+  huart->RxXferSize  = Size;
+  huart->RxXferCount = Size;
+  huart->RxISR       = NULL;
+
+  /* Computation of UART mask to apply to RDR register */
+  UART_MASK_COMPUTATION(huart);
+
+  huart->ErrorCode = HAL_UART_ERROR_NONE;
+  huart->RxState = HAL_UART_STATE_BUSY_RX;
+
+  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
+  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
+
+  /* Configure Rx interrupt processing */
+  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
+  {
+    /* Set the Rx ISR function pointer according to the data word length */
+    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
+    {
+      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
+    }
+    else
+    {
+      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
+    }
+
+    __HAL_UNLOCK(huart);
+
+    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
+    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
+    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
+  }
+  else
+  {
+    /* Set the Rx ISR function pointer according to the data word length */
+    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
+    {
+      huart->RxISR = UART_RxISR_16BIT;
+    }
+    else
+    {
+      huart->RxISR = UART_RxISR_8BIT;
+    }
+
+    __HAL_UNLOCK(huart);
+
+    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
+    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
+  }
+  return HAL_OK;
+}
+
+/**
+  * @brief  Start Receive operation in DMA mode.
+  * @note   This function could be called by all HAL UART API providing reception in DMA mode.
+  * @note   When calling this function, parameters validity is considered as already checked,
+  *         i.e. Rx State, buffer address, ...
+  *         UART Handle is assumed as Locked.
+  * @param  huart UART handle.
+  * @param  pData Pointer to data buffer (u8 or u16 data elements).
+  * @param  Size  Amount of data elements (u8 or u16) to be received.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
+{
+  huart->pRxBuffPtr = pData;
+  huart->RxXferSize = Size;
+
+  huart->ErrorCode = HAL_UART_ERROR_NONE;
+  huart->RxState = HAL_UART_STATE_BUSY_RX;
+
+  if (huart->hdmarx != NULL)
+  {
+    /* Set the UART DMA transfer complete callback */
+    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
+
+    /* Set the UART DMA Half transfer complete callback */
+    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
+
+    /* Set the DMA error callback */
+    huart->hdmarx->XferErrorCallback = UART_DMAError;
+
+    /* Set the DMA abort callback */
+    huart->hdmarx->XferAbortCallback = NULL;
+
+    /* Enable the DMA channel */
+    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
+    {
+      /* Set error code to DMA */
+      huart->ErrorCode = HAL_UART_ERROR_DMA;
+
+      __HAL_UNLOCK(huart);
+
+      /* Restore huart->RxState to ready */
+      huart->RxState = HAL_UART_STATE_READY;
+
+      return HAL_ERROR;
+    }
+  }
+  __HAL_UNLOCK(huart);
+
+  /* Enable the UART Parity Error Interrupt */
+  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
+
+  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
+  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
+
+  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
+  in the UART CR3 register */
+  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
+
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
+  * @param  huart UART handle.
+  * @retval None
+  */
+static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
+{
+  /* Disable TXEIE, TCIE, TXFT interrupts */
+  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
+  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
+
+  /* At end of Tx process, restore huart->gState to Ready */
+  huart->gState = HAL_UART_STATE_READY;
+}
+
+
+/**
+  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
+  * @param  huart UART handle.
+  * @retval None
+  */
+static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
+{
+  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
+  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
+  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
+
+  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
+  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
+  }
+
+  /* At end of Rx process, restore huart->RxState to Ready */
+  huart->RxState = HAL_UART_STATE_READY;
+  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+  /* Reset RxIsr function pointer */
+  huart->RxISR = NULL;
+}
+
+
+/**
+  * @brief DMA UART transmit process complete callback.
+  * @param hdma DMA handle.
+  * @retval None
+  */
+static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
+{
+  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
+
+  /* DMA Normal mode */
+  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
+  {
+    huart->TxXferCount = 0U;
+
+    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
+       in the UART CR3 register */
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
+
+    /* Enable the UART Transmit Complete Interrupt */
+    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
+  }
+  /* DMA Circular mode */
+  else
+  {
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    /*Call registered Tx complete callback*/
+    huart->TxCpltCallback(huart);
+#else
+    /*Call legacy weak Tx complete callback*/
+    HAL_UART_TxCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+  }
+}
+
+/**
+  * @brief DMA UART transmit process half complete callback.
+  * @param hdma DMA handle.
+  * @retval None
+  */
+static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
+{
+  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+  /*Call registered Tx Half complete callback*/
+  huart->TxHalfCpltCallback(huart);
+#else
+  /*Call legacy weak Tx Half complete callback*/
+  HAL_UART_TxHalfCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief DMA UART receive process complete callback.
+  * @param hdma DMA handle.
+  * @retval None
+  */
+static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
+{
+  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
+
+  /* DMA Normal mode */
+  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
+  {
+    huart->RxXferCount = 0U;
+
+    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
+    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
+
+    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
+       in the UART CR3 register */
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
+
+    /* At end of Rx process, restore huart->RxState to Ready */
+    huart->RxState = HAL_UART_STATE_READY;
+
+    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
+    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+    {
+      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
+    }
+  }
+
+  /* Check current reception Mode :
+     If Reception till IDLE event has been selected : use Rx Event callback */
+  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+  {
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    /*Call registered Rx Event callback*/
+    huart->RxEventCallback(huart, huart->RxXferSize);
+#else
+    /*Call legacy weak Rx Event callback*/
+    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+  }
+  else
+  {
+    /* In other cases : use Rx Complete callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    /*Call registered Rx complete callback*/
+    huart->RxCpltCallback(huart);
+#else
+    /*Call legacy weak Rx complete callback*/
+    HAL_UART_RxCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+  }
+}
+
+/**
+  * @brief DMA UART receive process half complete callback.
+  * @param hdma DMA handle.
+  * @retval None
+  */
+static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
+{
+  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
+
+  /* Check current reception Mode :
+     If Reception till IDLE event has been selected : use Rx Event callback */
+  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+  {
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    /*Call registered Rx Event callback*/
+    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
+#else
+    /*Call legacy weak Rx Event callback*/
+    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+  }
+  else
+  {
+    /* In other cases : use Rx Half Complete callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    /*Call registered Rx Half complete callback*/
+    huart->RxHalfCpltCallback(huart);
+#else
+    /*Call legacy weak Rx Half complete callback*/
+    HAL_UART_RxHalfCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+  }
+}
+
+/**
+  * @brief DMA UART communication error callback.
+  * @param hdma DMA handle.
+  * @retval None
+  */
+static void UART_DMAError(DMA_HandleTypeDef *hdma)
+{
+  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
+
+  const HAL_UART_StateTypeDef gstate = huart->gState;
+  const HAL_UART_StateTypeDef rxstate = huart->RxState;
+
+  /* Stop UART DMA Tx request if ongoing */
+  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
+      (gstate == HAL_UART_STATE_BUSY_TX))
+  {
+    huart->TxXferCount = 0U;
+    UART_EndTxTransfer(huart);
+  }
+
+  /* Stop UART DMA Rx request if ongoing */
+  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
+      (rxstate == HAL_UART_STATE_BUSY_RX))
+  {
+    huart->RxXferCount = 0U;
+    UART_EndRxTransfer(huart);
+  }
+
+  huart->ErrorCode |= HAL_UART_ERROR_DMA;
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+  /*Call registered error callback*/
+  huart->ErrorCallback(huart);
+#else
+  /*Call legacy weak error callback*/
+  HAL_UART_ErrorCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA UART communication abort callback, when initiated by HAL services on Error
+  *         (To be called at end of DMA Abort procedure following error occurrence).
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
+{
+  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
+  huart->RxXferCount = 0U;
+  huart->TxXferCount = 0U;
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+  /*Call registered error callback*/
+  huart->ErrorCallback(huart);
+#else
+  /*Call legacy weak error callback*/
+  HAL_UART_ErrorCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA UART Tx communication abort callback, when initiated by user
+  *         (To be called at end of DMA Tx Abort procedure following user abort request).
+  * @note   When this callback is executed, User Abort complete call back is called only if no
+  *         Abort still ongoing for Rx DMA Handle.
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
+{
+  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
+
+  huart->hdmatx->XferAbortCallback = NULL;
+
+  /* Check if an Abort process is still ongoing */
+  if (huart->hdmarx != NULL)
+  {
+    if (huart->hdmarx->XferAbortCallback != NULL)
+    {
+      return;
+    }
+  }
+
+  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
+  huart->TxXferCount = 0U;
+  huart->RxXferCount = 0U;
+
+  /* Reset errorCode */
+  huart->ErrorCode = HAL_UART_ERROR_NONE;
+
+  /* Clear the Error flags in the ICR register */
+  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
+
+  /* Flush the whole TX FIFO (if needed) */
+  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
+  {
+    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
+  }
+
+  /* Restore huart->gState and huart->RxState to Ready */
+  huart->gState  = HAL_UART_STATE_READY;
+  huart->RxState = HAL_UART_STATE_READY;
+  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+  /* Call user Abort complete callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+  /* Call registered Abort complete callback */
+  huart->AbortCpltCallback(huart);
+#else
+  /* Call legacy weak Abort complete callback */
+  HAL_UART_AbortCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+}
+
+
+/**
+  * @brief  DMA UART Rx communication abort callback, when initiated by user
+  *         (To be called at end of DMA Rx Abort procedure following user abort request).
+  * @note   When this callback is executed, User Abort complete call back is called only if no
+  *         Abort still ongoing for Tx DMA Handle.
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
+{
+  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
+
+  huart->hdmarx->XferAbortCallback = NULL;
+
+  /* Check if an Abort process is still ongoing */
+  if (huart->hdmatx != NULL)
+  {
+    if (huart->hdmatx->XferAbortCallback != NULL)
+    {
+      return;
+    }
+  }
+
+  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
+  huart->TxXferCount = 0U;
+  huart->RxXferCount = 0U;
+
+  /* Reset errorCode */
+  huart->ErrorCode = HAL_UART_ERROR_NONE;
+
+  /* Clear the Error flags in the ICR register */
+  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
+
+  /* Discard the received data */
+  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
+
+  /* Restore huart->gState and huart->RxState to Ready */
+  huart->gState  = HAL_UART_STATE_READY;
+  huart->RxState = HAL_UART_STATE_READY;
+  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+  /* Call user Abort complete callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+  /* Call registered Abort complete callback */
+  huart->AbortCpltCallback(huart);
+#else
+  /* Call legacy weak Abort complete callback */
+  HAL_UART_AbortCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+}
+
+
+/**
+  * @brief  DMA UART Tx communication abort callback, when initiated by user by a call to
+  *         HAL_UART_AbortTransmit_IT API (Abort only Tx transfer)
+  *         (This callback is executed at end of DMA Tx Abort procedure following user abort request,
+  *         and leads to user Tx Abort Complete callback execution).
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
+{
+  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
+
+  huart->TxXferCount = 0U;
+
+  /* Flush the whole TX FIFO (if needed) */
+  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
+  {
+    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
+  }
+
+  /* Restore huart->gState to Ready */
+  huart->gState = HAL_UART_STATE_READY;
+
+  /* Call user Abort complete callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+  /* Call registered Abort Transmit Complete Callback */
+  huart->AbortTransmitCpltCallback(huart);
+#else
+  /* Call legacy weak Abort Transmit Complete Callback */
+  HAL_UART_AbortTransmitCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA UART Rx communication abort callback, when initiated by user by a call to
+  *         HAL_UART_AbortReceive_IT API (Abort only Rx transfer)
+  *         (This callback is executed at end of DMA Rx Abort procedure following user abort request,
+  *         and leads to user Rx Abort Complete callback execution).
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
+{
+  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  huart->RxXferCount = 0U;
+
+  /* Clear the Error flags in the ICR register */
+  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
+
+  /* Discard the received data */
+  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
+
+  /* Restore huart->RxState to Ready */
+  huart->RxState = HAL_UART_STATE_READY;
+  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+  /* Call user Abort complete callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+  /* Call registered Abort Receive Complete Callback */
+  huart->AbortReceiveCpltCallback(huart);
+#else
+  /* Call legacy weak Abort Receive Complete Callback */
+  HAL_UART_AbortReceiveCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief TX interrupt handler for 7 or 8 bits data word length .
+  * @note   Function is called under interruption only, once
+  *         interruptions have been enabled by HAL_UART_Transmit_IT().
+  * @param huart UART handle.
+  * @retval None
+  */
+static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
+{
+  /* Check that a Tx process is ongoing */
+  if (huart->gState == HAL_UART_STATE_BUSY_TX)
+  {
+    if (huart->TxXferCount == 0U)
+    {
+      /* Disable the UART Transmit Data Register Empty Interrupt */
+      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
+
+      /* Enable the UART Transmit Complete Interrupt */
+      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
+    }
+    else
+    {
+      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
+      huart->pTxBuffPtr++;
+      huart->TxXferCount--;
+    }
+  }
+}
+
+/**
+  * @brief TX interrupt handler for 9 bits data word length.
+  * @note   Function is called under interruption only, once
+  *         interruptions have been enabled by HAL_UART_Transmit_IT().
+  * @param huart UART handle.
+  * @retval None
+  */
+static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
+{
+  uint16_t *tmp;
+
+  /* Check that a Tx process is ongoing */
+  if (huart->gState == HAL_UART_STATE_BUSY_TX)
+  {
+    if (huart->TxXferCount == 0U)
+    {
+      /* Disable the UART Transmit Data Register Empty Interrupt */
+      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
+
+      /* Enable the UART Transmit Complete Interrupt */
+      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
+    }
+    else
+    {
+      tmp = (uint16_t *) huart->pTxBuffPtr;
+      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
+      huart->pTxBuffPtr += 2U;
+      huart->TxXferCount--;
+    }
+  }
+}
+
+/**
+  * @brief TX interrupt handler for 7 or 8 bits data word length and FIFO mode is enabled.
+  * @note   Function is called under interruption only, once
+  *         interruptions have been enabled by HAL_UART_Transmit_IT().
+  * @param huart UART handle.
+  * @retval None
+  */
+static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
+{
+  uint16_t  nb_tx_data;
+
+  /* Check that a Tx process is ongoing */
+  if (huart->gState == HAL_UART_STATE_BUSY_TX)
+  {
+    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
+    {
+      if (huart->TxXferCount == 0U)
+      {
+        /* Disable the TX FIFO threshold interrupt */
+        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
+
+        /* Enable the UART Transmit Complete Interrupt */
+        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
+
+        break; /* force exit loop */
+      }
+      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
+      {
+        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
+        huart->pTxBuffPtr++;
+        huart->TxXferCount--;
+      }
+      else
+      {
+        /* Nothing to do */
+      }
+    }
+  }
+}
+
+/**
+  * @brief TX interrupt handler for 9 bits data word length and FIFO mode is enabled.
+  * @note   Function is called under interruption only, once
+  *         interruptions have been enabled by HAL_UART_Transmit_IT().
+  * @param huart UART handle.
+  * @retval None
+  */
+static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
+{
+  uint16_t *tmp;
+  uint16_t  nb_tx_data;
+
+  /* Check that a Tx process is ongoing */
+  if (huart->gState == HAL_UART_STATE_BUSY_TX)
+  {
+    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
+    {
+      if (huart->TxXferCount == 0U)
+      {
+        /* Disable the TX FIFO threshold interrupt */
+        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
+
+        /* Enable the UART Transmit Complete Interrupt */
+        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
+
+        break; /* force exit loop */
+      }
+      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
+      {
+        tmp = (uint16_t *) huart->pTxBuffPtr;
+        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
+        huart->pTxBuffPtr += 2U;
+        huart->TxXferCount--;
+      }
+      else
+      {
+        /* Nothing to do */
+      }
+    }
+  }
+}
+
+/**
+  * @brief  Wrap up transmission in non-blocking mode.
+  * @param  huart pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval None
+  */
+static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
+{
+  /* Disable the UART Transmit Complete Interrupt */
+  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
+
+  /* Tx process is ended, restore huart->gState to Ready */
+  huart->gState = HAL_UART_STATE_READY;
+
+  /* Cleat TxISR function pointer */
+  huart->TxISR = NULL;
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+  /*Call registered Tx complete callback*/
+  huart->TxCpltCallback(huart);
+#else
+  /*Call legacy weak Tx complete callback*/
+  HAL_UART_TxCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief RX interrupt handler for 7 or 8 bits data word length .
+  * @param huart UART handle.
+  * @retval None
+  */
+static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
+{
+  uint16_t uhMask = huart->Mask;
+  uint16_t  uhdata;
+
+  /* Check that a Rx process is ongoing */
+  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
+  {
+    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
+    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
+    huart->pRxBuffPtr++;
+    huart->RxXferCount--;
+
+    if (huart->RxXferCount == 0U)
+    {
+      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
+      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
+
+      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
+      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
+
+      /* Rx process is completed, restore huart->RxState to Ready */
+      huart->RxState = HAL_UART_STATE_READY;
+
+      /* Clear RxISR function pointer */
+      huart->RxISR = NULL;
+
+      /* Check current reception Mode :
+         If Reception till IDLE event has been selected : */
+      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+      {
+        /* Set reception type to Standard */
+        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+        /* Disable IDLE interrupt */
+        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
+
+        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
+        {
+          /* Clear IDLE Flag */
+          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
+        }
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+        /*Call registered Rx Event callback*/
+        huart->RxEventCallback(huart, huart->RxXferSize);
+#else
+        /*Call legacy weak Rx Event callback*/
+        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
+#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
+      }
+      else
+      {
+        /* Standard reception API called */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+        /*Call registered Rx complete callback*/
+        huart->RxCpltCallback(huart);
+#else
+        /*Call legacy weak Rx complete callback*/
+        HAL_UART_RxCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+      }
+    }
+  }
+  else
+  {
+    /* Clear RXNE interrupt flag */
+    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
+  }
+}
+
+/**
+  * @brief RX interrupt handler for 9 bits data word length .
+  * @note   Function is called under interruption only, once
+  *         interruptions have been enabled by HAL_UART_Receive_IT()
+  * @param huart UART handle.
+  * @retval None
+  */
+static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
+{
+  uint16_t *tmp;
+  uint16_t uhMask = huart->Mask;
+  uint16_t  uhdata;
+
+  /* Check that a Rx process is ongoing */
+  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
+  {
+    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
+    tmp = (uint16_t *) huart->pRxBuffPtr ;
+    *tmp = (uint16_t)(uhdata & uhMask);
+    huart->pRxBuffPtr += 2U;
+    huart->RxXferCount--;
+
+    if (huart->RxXferCount == 0U)
+    {
+      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
+      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
+
+      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
+      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
+
+      /* Rx process is completed, restore huart->RxState to Ready */
+      huart->RxState = HAL_UART_STATE_READY;
+
+      /* Clear RxISR function pointer */
+      huart->RxISR = NULL;
+
+      /* Check current reception Mode :
+         If Reception till IDLE event has been selected : */
+      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+      {
+        /* Set reception type to Standard */
+        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+        /* Disable IDLE interrupt */
+        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
+
+        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
+        {
+          /* Clear IDLE Flag */
+          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
+        }
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+        /*Call registered Rx Event callback*/
+        huart->RxEventCallback(huart, huart->RxXferSize);
+#else
+        /*Call legacy weak Rx Event callback*/
+        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
+#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
+      }
+      else
+      {
+        /* Standard reception API called */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+        /*Call registered Rx complete callback*/
+        huart->RxCpltCallback(huart);
+#else
+        /*Call legacy weak Rx complete callback*/
+        HAL_UART_RxCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+      }
+    }
+  }
+  else
+  {
+    /* Clear RXNE interrupt flag */
+    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
+  }
+}
+
+/**
+  * @brief RX interrupt handler for 7 or 8  bits data word length and FIFO mode is enabled.
+  * @note   Function is called under interruption only, once
+  *         interruptions have been enabled by HAL_UART_Receive_IT()
+  * @param huart UART handle.
+  * @retval None
+  */
+static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
+{
+  uint16_t  uhMask = huart->Mask;
+  uint16_t  uhdata;
+  uint16_t  nb_rx_data;
+  uint16_t  rxdatacount;
+  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
+  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
+  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
+
+  /* Check that a Rx process is ongoing */
+  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
+  {
+    nb_rx_data = huart->NbRxDataToProcess;
+    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
+    {
+      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
+      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
+      huart->pRxBuffPtr++;
+      huart->RxXferCount--;
+      isrflags = READ_REG(huart->Instance->ISR);
+
+      /* If some non blocking errors occurred */
+      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
+      {
+        /* UART parity error interrupt occurred -------------------------------------*/
+        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
+        {
+          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
+
+          huart->ErrorCode |= HAL_UART_ERROR_PE;
+        }
+
+        /* UART frame error interrupt occurred --------------------------------------*/
+        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
+        {
+          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
+
+          huart->ErrorCode |= HAL_UART_ERROR_FE;
+        }
+
+        /* UART noise error interrupt occurred --------------------------------------*/
+        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
+        {
+          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
+
+          huart->ErrorCode |= HAL_UART_ERROR_NE;
+        }
+
+        /* Call UART Error Call back function if need be ----------------------------*/
+        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
+        {
+          /* Non Blocking error : transfer could go on.
+          Error is notified to user through user error callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+          /*Call registered error callback*/
+          huart->ErrorCallback(huart);
+#else
+          /*Call legacy weak error callback*/
+          HAL_UART_ErrorCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+          huart->ErrorCode = HAL_UART_ERROR_NONE;
+        }
+      }
+
+      if (huart->RxXferCount == 0U)
+      {
+        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
+        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
+
+        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
+           and RX FIFO Threshold interrupt */
+        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
+
+        /* Rx process is completed, restore huart->RxState to Ready */
+        huart->RxState = HAL_UART_STATE_READY;
+
+        /* Clear RxISR function pointer */
+        huart->RxISR = NULL;
+
+        /* Check current reception Mode :
+           If Reception till IDLE event has been selected : */
+        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+        {
+          /* Set reception type to Standard */
+          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+          /* Disable IDLE interrupt */
+          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
+
+          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
+          {
+            /* Clear IDLE Flag */
+            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
+          }
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+          /*Call registered Rx Event callback*/
+          huart->RxEventCallback(huart, huart->RxXferSize);
+#else
+          /*Call legacy weak Rx Event callback*/
+          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
+#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
+        }
+        else
+        {
+          /* Standard reception API called */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+          /*Call registered Rx complete callback*/
+          huart->RxCpltCallback(huart);
+#else
+          /*Call legacy weak Rx complete callback*/
+          HAL_UART_RxCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+        }
+      }
+    }
+
+    /* When remaining number of bytes to receive is less than the RX FIFO
+    threshold, next incoming frames are processed as if FIFO mode was
+    disabled (i.e. one interrupt per received frame).
+    */
+    rxdatacount = huart->RxXferCount;
+    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
+    {
+      /* Disable the UART RXFT interrupt*/
+      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
+
+      /* Update the RxISR function pointer */
+      huart->RxISR = UART_RxISR_8BIT;
+
+      /* Enable the UART Data Register Not Empty interrupt */
+      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
+    }
+  }
+  else
+  {
+    /* Clear RXNE interrupt flag */
+    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
+  }
+}
+
+/**
+  * @brief RX interrupt handler for 9 bits data word length and FIFO mode is enabled.
+  * @note   Function is called under interruption only, once
+  *         interruptions have been enabled by HAL_UART_Receive_IT()
+  * @param huart UART handle.
+  * @retval None
+  */
+static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
+{
+  uint16_t *tmp;
+  uint16_t  uhMask = huart->Mask;
+  uint16_t  uhdata;
+  uint16_t  nb_rx_data;
+  uint16_t  rxdatacount;
+  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
+  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
+  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
+
+  /* Check that a Rx process is ongoing */
+  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
+  {
+    nb_rx_data = huart->NbRxDataToProcess;
+    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
+    {
+      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
+      tmp = (uint16_t *) huart->pRxBuffPtr ;
+      *tmp = (uint16_t)(uhdata & uhMask);
+      huart->pRxBuffPtr += 2U;
+      huart->RxXferCount--;
+      isrflags = READ_REG(huart->Instance->ISR);
+
+      /* If some non blocking errors occurred */
+      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
+      {
+        /* UART parity error interrupt occurred -------------------------------------*/
+        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
+        {
+          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
+
+          huart->ErrorCode |= HAL_UART_ERROR_PE;
+        }
+
+        /* UART frame error interrupt occurred --------------------------------------*/
+        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
+        {
+          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
+
+          huart->ErrorCode |= HAL_UART_ERROR_FE;
+        }
+
+        /* UART noise error interrupt occurred --------------------------------------*/
+        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
+        {
+          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
+
+          huart->ErrorCode |= HAL_UART_ERROR_NE;
+        }
+
+        /* Call UART Error Call back function if need be ----------------------------*/
+        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
+        {
+          /* Non Blocking error : transfer could go on.
+          Error is notified to user through user error callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+          /*Call registered error callback*/
+          huart->ErrorCallback(huart);
+#else
+          /*Call legacy weak error callback*/
+          HAL_UART_ErrorCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+          huart->ErrorCode = HAL_UART_ERROR_NONE;
+        }
+      }
+
+      if (huart->RxXferCount == 0U)
+      {
+        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
+        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
+
+        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
+           and RX FIFO Threshold interrupt */
+        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
+
+        /* Rx process is completed, restore huart->RxState to Ready */
+        huart->RxState = HAL_UART_STATE_READY;
+
+        /* Clear RxISR function pointer */
+        huart->RxISR = NULL;
+
+        /* Check current reception Mode :
+           If Reception till IDLE event has been selected : */
+        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+        {
+          /* Set reception type to Standard */
+          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+          /* Disable IDLE interrupt */
+          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
+
+          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
+          {
+            /* Clear IDLE Flag */
+            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
+          }
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+          /*Call registered Rx Event callback*/
+          huart->RxEventCallback(huart, huart->RxXferSize);
+#else
+          /*Call legacy weak Rx Event callback*/
+          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
+#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
+        }
+        else
+        {
+          /* Standard reception API called */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+          /*Call registered Rx complete callback*/
+          huart->RxCpltCallback(huart);
+#else
+          /*Call legacy weak Rx complete callback*/
+          HAL_UART_RxCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+        }
+      }
+    }
+
+    /* When remaining number of bytes to receive is less than the RX FIFO
+    threshold, next incoming frames are processed as if FIFO mode was
+    disabled (i.e. one interrupt per received frame).
+    */
+    rxdatacount = huart->RxXferCount;
+    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
+    {
+      /* Disable the UART RXFT interrupt*/
+      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
+
+      /* Update the RxISR function pointer */
+      huart->RxISR = UART_RxISR_16BIT;
+
+      /* Enable the UART Data Register Not Empty interrupt */
+      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
+    }
+  }
+  else
+  {
+    /* Clear RXNE interrupt flag */
+    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
+  }
+}
+
+/**
+  * @}
+  */
+
+#endif /* HAL_UART_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c
new file mode 100644
index 0000000..4e17a68
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c
@@ -0,0 +1,1067 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_uart_ex.c
+  * @author  MCD Application Team
+  * @brief   Extended UART HAL module driver.
+  *          This file provides firmware functions to manage the following extended
+  *          functionalities of the Universal Asynchronous Receiver Transmitter Peripheral (UART).
+  *           + Initialization and de-initialization functions
+  *           + Peripheral Control functions
+  *
+  *
+  @verbatim
+  ==============================================================================
+               ##### UART peripheral extended features  #####
+  ==============================================================================
+
+    (#) Declare a UART_HandleTypeDef handle structure.
+
+    (#) For the UART RS485 Driver Enable mode, initialize the UART registers
+        by calling the HAL_RS485Ex_Init() API.
+
+    (#) FIFO mode enabling/disabling and RX/TX FIFO threshold programming.
+
+        -@- When UART operates in FIFO mode, FIFO mode must be enabled prior
+            starting RX/TX transfers. Also RX/TX FIFO thresholds must be
+            configured prior starting RX/TX transfers.
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup UARTEx UARTEx
+  * @brief UART Extended HAL module driver
+  * @{
+  */
+
+#ifdef HAL_UART_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @defgroup UARTEX_Private_Constants UARTEx Private Constants
+  * @{
+  */
+/* UART RX FIFO depth */
+#define RX_FIFO_DEPTH 8U
+
+/* UART TX FIFO depth */
+#define TX_FIFO_DEPTH 8U
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/** @defgroup UARTEx_Private_Functions UARTEx Private Functions
+  * @{
+  */
+static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection);
+static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart);
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup UARTEx_Exported_Functions  UARTEx Exported Functions
+  * @{
+  */
+
+/** @defgroup UARTEx_Exported_Functions_Group1 Initialization and de-initialization functions
+  * @brief    Extended Initialization and Configuration Functions
+  *
+@verbatim
+===============================================================================
+            ##### Initialization and Configuration functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to initialize the USARTx or the UARTy
+    in asynchronous mode.
+      (+) For the asynchronous mode the parameters below can be configured:
+        (++) Baud Rate
+        (++) Word Length
+        (++) Stop Bit
+        (++) Parity: If the parity is enabled, then the MSB bit of the data written
+             in the data register is transmitted but is changed by the parity bit.
+        (++) Hardware flow control
+        (++) Receiver/transmitter modes
+        (++) Over Sampling Method
+        (++) One-Bit Sampling Method
+      (+) For the asynchronous mode, the following advanced features can be configured as well:
+        (++) TX and/or RX pin level inversion
+        (++) data logical level inversion
+        (++) RX and TX pins swap
+        (++) RX overrun detection disabling
+        (++) DMA disabling on RX error
+        (++) MSB first on communication line
+        (++) auto Baud rate detection
+    [..]
+    The HAL_RS485Ex_Init() API follows the UART RS485 mode configuration
+     procedures (details for the procedures are available in reference manual).
+
+@endverbatim
+
+  Depending on the frame length defined by the M1 and M0 bits (7-bit,
+  8-bit or 9-bit), the possible UART formats are listed in the
+  following table.
+
+    Table 1. UART frame format.
+    +-----------------------------------------------------------------------+
+    |  M1 bit |  M0 bit |  PCE bit  |             UART frame                |
+    |---------|---------|-----------|---------------------------------------|
+    |    0    |    0    |    0      |    | SB |    8 bit data   | STB |     |
+    |---------|---------|-----------|---------------------------------------|
+    |    0    |    0    |    1      |    | SB | 7 bit data | PB | STB |     |
+    |---------|---------|-----------|---------------------------------------|
+    |    0    |    1    |    0      |    | SB |    9 bit data   | STB |     |
+    |---------|---------|-----------|---------------------------------------|
+    |    0    |    1    |    1      |    | SB | 8 bit data | PB | STB |     |
+    |---------|---------|-----------|---------------------------------------|
+    |    1    |    0    |    0      |    | SB |    7 bit data   | STB |     |
+    |---------|---------|-----------|---------------------------------------|
+    |    1    |    0    |    1      |    | SB | 6 bit data | PB | STB |     |
+    +-----------------------------------------------------------------------+
+
+  * @{
+  */
+
+/**
+  * @brief Initialize the RS485 Driver enable feature according to the specified
+  *         parameters in the UART_InitTypeDef and creates the associated handle.
+  * @param huart            UART handle.
+  * @param Polarity         Select the driver enable polarity.
+  *          This parameter can be one of the following values:
+  *          @arg @ref UART_DE_POLARITY_HIGH DE signal is active high
+  *          @arg @ref UART_DE_POLARITY_LOW  DE signal is active low
+  * @param AssertionTime    Driver Enable assertion time:
+  *       5-bit value defining the time between the activation of the DE (Driver Enable)
+  *       signal and the beginning of the start bit. It is expressed in sample time
+  *       units (1/8 or 1/16 bit time, depending on the oversampling rate)
+  * @param DeassertionTime  Driver Enable deassertion time:
+  *       5-bit value defining the time between the end of the last stop bit, in a
+  *       transmitted message, and the de-activation of the DE (Driver Enable) signal.
+  *       It is expressed in sample time units (1/8 or 1/16 bit time, depending on the
+  *       oversampling rate).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
+                                   uint32_t DeassertionTime)
+{
+  uint32_t temp;
+
+  /* Check the UART handle allocation */
+  if (huart == NULL)
+  {
+    return HAL_ERROR;
+  }
+  /* Check the Driver Enable UART instance */
+  assert_param(IS_UART_DRIVER_ENABLE_INSTANCE(huart->Instance));
+
+  /* Check the Driver Enable polarity */
+  assert_param(IS_UART_DE_POLARITY(Polarity));
+
+  /* Check the Driver Enable assertion time */
+  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
+
+  /* Check the Driver Enable deassertion time */
+  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
+
+  if (huart->gState == HAL_UART_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    huart->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    UART_InitCallbacksToDefault(huart);
+
+    if (huart->MspInitCallback == NULL)
+    {
+      huart->MspInitCallback = HAL_UART_MspInit;
+    }
+
+    /* Init the low level hardware */
+    huart->MspInitCallback(huart);
+#else
+    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
+    HAL_UART_MspInit(huart);
+#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
+  }
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  /* Disable the Peripheral */
+  __HAL_UART_DISABLE(huart);
+
+  /* Set the UART Communication parameters */
+  if (UART_SetConfig(huart) == HAL_ERROR)
+  {
+    return HAL_ERROR;
+  }
+
+  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
+  {
+    UART_AdvFeatureConfig(huart);
+  }
+
+  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
+  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
+
+  /* Set the Driver Enable polarity */
+  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
+
+  /* Set the Driver Enable assertion and deassertion times */
+  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
+  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
+  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
+
+  /* Enable the Peripheral */
+  __HAL_UART_ENABLE(huart);
+
+  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
+  return (UART_CheckIdleState(huart));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup UARTEx_Exported_Functions_Group2 IO operation functions
+  *  @brief Extended functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### IO operation functions #####
+ ===============================================================================
+    This subsection provides a set of Wakeup and FIFO mode related callback functions.
+
+    (#) Wakeup from Stop mode Callback:
+        (+) HAL_UARTEx_WakeupCallback()
+
+    (#) TX/RX Fifos Callbacks:
+        (+) HAL_UARTEx_RxFifoFullCallback()
+        (+) HAL_UARTEx_TxFifoEmptyCallback()
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief UART wakeup from Stop mode callback.
+  * @param huart UART handle.
+  * @retval None
+  */
+__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  UART RX Fifo full callback.
+  * @param  huart UART handle.
+  * @retval None
+  */
+__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  UART TX Fifo empty callback.
+  * @param  huart UART handle.
+  * @retval None
+  */
+__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup UARTEx_Exported_Functions_Group3 Peripheral Control functions
+  * @brief    Extended Peripheral Control functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### Peripheral Control functions #####
+ ===============================================================================
+    [..] This section provides the following functions:
+     (+) HAL_MultiProcessorEx_AddressLength_Set() API optionally sets the UART node address
+         detection length to more than 4 bits for multiprocessor address mark wake up.
+     (+) HAL_UARTEx_StopModeWakeUpSourceConfig() API defines the wake-up from stop mode
+         trigger: address match, Start Bit detection or RXNE bit status.
+     (+) HAL_UARTEx_EnableStopMode() API enables the UART to wake up the MCU from stop mode
+     (+) HAL_UARTEx_DisableStopMode() API disables the above functionality
+     (+) HAL_UARTEx_EnableFifoMode() API enables the FIFO mode
+     (+) HAL_UARTEx_DisableFifoMode() API disables the FIFO mode
+     (+) HAL_UARTEx_SetTxFifoThreshold() API sets the TX FIFO threshold
+     (+) HAL_UARTEx_SetRxFifoThreshold() API sets the RX FIFO threshold
+
+    [..] This subsection also provides a set of additional functions providing enhanced reception
+    services to user. (For example, these functions allow application to handle use cases
+    where number of data to be received is unknown).
+
+    (#) Compared to standard reception services which only consider number of received
+        data elements as reception completion criteria, these functions also consider additional events
+        as triggers for updating reception status to caller :
+       (+) Detection of inactivity period (RX line has not been active for a given period).
+          (++) RX inactivity detected by IDLE event, i.e. RX line has been in idle state (normally high state)
+               for 1 frame time, after last received byte.
+          (++) RX inactivity detected by RTO, i.e. line has been in idle state
+               for a programmable time, after last received byte.
+       (+) Detection that a specific character has been received.
+
+    (#) There are two mode of transfer:
+       (+) Blocking mode: The reception is performed in polling mode, until either expected number of data is received,
+           or till IDLE event occurs. Reception is handled only during function execution.
+           When function exits, no data reception could occur. HAL status and number of actually received data elements,
+           are returned by function after finishing transfer.
+       (+) Non-Blocking mode: The reception is performed using Interrupts or DMA.
+           These API's return the HAL status.
+           The end of the data processing will be indicated through the
+           dedicated UART IRQ when using Interrupt mode or the DMA IRQ when using DMA mode.
+           The HAL_UARTEx_RxEventCallback() user callback will be executed during Receive process
+           The HAL_UART_ErrorCallback()user callback will be executed when a reception error is detected.
+
+    (#) Blocking mode API:
+        (+) HAL_UARTEx_ReceiveToIdle()
+
+    (#) Non-Blocking mode API with Interrupt:
+        (+) HAL_UARTEx_ReceiveToIdle_IT()
+
+    (#) Non-Blocking mode API with DMA:
+        (+) HAL_UARTEx_ReceiveToIdle_DMA()
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief By default in multiprocessor mode, when the wake up method is set
+  *        to address mark, the UART handles only 4-bit long addresses detection;
+  *        this API allows to enable longer addresses detection (6-, 7- or 8-bit
+  *        long).
+  * @note  Addresses detection lengths are: 6-bit address detection in 7-bit data mode,
+  *        7-bit address detection in 8-bit data mode, 8-bit address detection in 9-bit data mode.
+  * @param huart         UART handle.
+  * @param AddressLength This parameter can be one of the following values:
+  *          @arg @ref UART_ADDRESS_DETECT_4B 4-bit long address
+  *          @arg @ref UART_ADDRESS_DETECT_7B 6-, 7- or 8-bit long address
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_MultiProcessorEx_AddressLength_Set(UART_HandleTypeDef *huart, uint32_t AddressLength)
+{
+  /* Check the UART handle allocation */
+  if (huart == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the address length parameter */
+  assert_param(IS_UART_ADDRESSLENGTH_DETECT(AddressLength));
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  /* Disable the Peripheral */
+  __HAL_UART_DISABLE(huart);
+
+  /* Set the address length */
+  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, AddressLength);
+
+  /* Enable the Peripheral */
+  __HAL_UART_ENABLE(huart);
+
+  /* TEACK and/or REACK to check before moving huart->gState to Ready */
+  return (UART_CheckIdleState(huart));
+}
+
+/**
+  * @brief Set Wakeup from Stop mode interrupt flag selection.
+  * @note It is the application responsibility to enable the interrupt used as
+  *       usart_wkup interrupt source before entering low-power mode.
+  * @param huart           UART handle.
+  * @param WakeUpSelection Address match, Start Bit detection or RXNE/RXFNE bit status.
+  *          This parameter can be one of the following values:
+  *          @arg @ref UART_WAKEUP_ON_ADDRESS
+  *          @arg @ref UART_WAKEUP_ON_STARTBIT
+  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  uint32_t tickstart;
+
+  /* check the wake-up from stop mode UART instance */
+  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
+  /* check the wake-up selection parameter */
+  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));
+
+  /* Process Locked */
+  __HAL_LOCK(huart);
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  /* Disable the Peripheral */
+  __HAL_UART_DISABLE(huart);
+
+  /* Set the wake-up selection scheme */
+  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
+
+  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
+  {
+    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
+  }
+
+  /* Enable the Peripheral */
+  __HAL_UART_ENABLE(huart);
+
+  /* Init tickstart for timeout management */
+  tickstart = HAL_GetTick();
+
+  /* Wait until REACK flag is set */
+  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
+  {
+    status = HAL_TIMEOUT;
+  }
+  else
+  {
+    /* Initialize the UART State */
+    huart->gState = HAL_UART_STATE_READY;
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(huart);
+
+  return status;
+}
+
+/**
+  * @brief Enable UART Stop Mode.
+  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
+  * @param huart UART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
+{
+  /* Process Locked */
+  __HAL_LOCK(huart);
+
+  /* Set UESM bit */
+  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(huart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Disable UART Stop Mode.
+  * @param huart UART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UARTEx_DisableStopMode(UART_HandleTypeDef *huart)
+{
+  /* Process Locked */
+  __HAL_LOCK(huart);
+
+  /* Clear UESM bit */
+  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_UESM);
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(huart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Enable the FIFO mode.
+  * @param huart      UART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
+{
+  uint32_t tmpcr1;
+
+  /* Check parameters */
+  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
+
+  /* Process Locked */
+  __HAL_LOCK(huart);
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  /* Save actual UART configuration */
+  tmpcr1 = READ_REG(huart->Instance->CR1);
+
+  /* Disable UART */
+  __HAL_UART_DISABLE(huart);
+
+  /* Enable FIFO mode */
+  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
+  huart->FifoMode = UART_FIFOMODE_ENABLE;
+
+  /* Restore UART configuration */
+  WRITE_REG(huart->Instance->CR1, tmpcr1);
+
+  /* Determine the number of data to process during RX/TX ISR execution */
+  UARTEx_SetNbDataToProcess(huart);
+
+  huart->gState = HAL_UART_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(huart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Disable the FIFO mode.
+  * @param huart      UART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
+{
+  uint32_t tmpcr1;
+
+  /* Check parameters */
+  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
+
+  /* Process Locked */
+  __HAL_LOCK(huart);
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  /* Save actual UART configuration */
+  tmpcr1 = READ_REG(huart->Instance->CR1);
+
+  /* Disable UART */
+  __HAL_UART_DISABLE(huart);
+
+  /* Enable FIFO mode */
+  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
+  huart->FifoMode = UART_FIFOMODE_DISABLE;
+
+  /* Restore UART configuration */
+  WRITE_REG(huart->Instance->CR1, tmpcr1);
+
+  huart->gState = HAL_UART_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(huart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Set the TXFIFO threshold.
+  * @param huart      UART handle.
+  * @param Threshold  TX FIFO threshold value
+  *          This parameter can be one of the following values:
+  *            @arg @ref UART_TXFIFO_THRESHOLD_1_8
+  *            @arg @ref UART_TXFIFO_THRESHOLD_1_4
+  *            @arg @ref UART_TXFIFO_THRESHOLD_1_2
+  *            @arg @ref UART_TXFIFO_THRESHOLD_3_4
+  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
+  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
+{
+  uint32_t tmpcr1;
+
+  /* Check parameters */
+  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
+  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));
+
+  /* Process Locked */
+  __HAL_LOCK(huart);
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  /* Save actual UART configuration */
+  tmpcr1 = READ_REG(huart->Instance->CR1);
+
+  /* Disable UART */
+  __HAL_UART_DISABLE(huart);
+
+  /* Update TX threshold configuration */
+  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
+
+  /* Determine the number of data to process during RX/TX ISR execution */
+  UARTEx_SetNbDataToProcess(huart);
+
+  /* Restore UART configuration */
+  WRITE_REG(huart->Instance->CR1, tmpcr1);
+
+  huart->gState = HAL_UART_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(huart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Set the RXFIFO threshold.
+  * @param huart      UART handle.
+  * @param Threshold  RX FIFO threshold value
+  *          This parameter can be one of the following values:
+  *            @arg @ref UART_RXFIFO_THRESHOLD_1_8
+  *            @arg @ref UART_RXFIFO_THRESHOLD_1_4
+  *            @arg @ref UART_RXFIFO_THRESHOLD_1_2
+  *            @arg @ref UART_RXFIFO_THRESHOLD_3_4
+  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
+  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
+{
+  uint32_t tmpcr1;
+
+  /* Check the parameters */
+  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
+  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));
+
+  /* Process Locked */
+  __HAL_LOCK(huart);
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  /* Save actual UART configuration */
+  tmpcr1 = READ_REG(huart->Instance->CR1);
+
+  /* Disable UART */
+  __HAL_UART_DISABLE(huart);
+
+  /* Update RX threshold configuration */
+  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
+
+  /* Determine the number of data to process during RX/TX ISR execution */
+  UARTEx_SetNbDataToProcess(huart);
+
+  /* Restore UART configuration */
+  WRITE_REG(huart->Instance->CR1, tmpcr1);
+
+  huart->gState = HAL_UART_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(huart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Receive an amount of data in blocking mode till either the expected number of data
+  *        is received or an IDLE event occurs.
+  * @note  HAL_OK is returned if reception is completed (expected number of data has been received)
+  *        or if reception is stopped after IDLE event (less than the expected number of data has been received)
+  *        In this case, RxLen output parameter indicates number of data available in reception buffer.
+  * @note  When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *        the received data is handled as a set of uint16_t. In this case, Size must indicate the number
+  *        of uint16_t available through pData.
+  * @note When FIFO mode is enabled, the RXFNE flag is set as long as the RXFIFO
+  *       is not empty. Read operations from the RDR register are performed when
+  *       RXFNE flag is set. From hardware perspective, RXFNE flag and
+  *       RXNE are mapped on the same bit-field.
+  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         address of user data buffer for storing data to be received, should be aligned on a half word frontier
+  *         (16 bits) (as received data will be handled using uint16_t pointer cast). Depending on compilation chain,
+  *         use of specific alignment compilation directives or pragmas might be required to ensure proper
+  *         alignment for pData.
+  * @param huart   UART handle.
+  * @param pData   Pointer to data buffer (uint8_t or uint16_t data elements).
+  * @param Size    Amount of data elements (uint8_t or uint16_t) to be received.
+  * @param RxLen   Number of data elements finally received
+  *                (could be lower than Size, in case reception ends on IDLE event)
+  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
+                                           uint32_t Timeout)
+{
+  uint8_t  *pdata8bits;
+  uint16_t *pdata16bits;
+  uint16_t uhMask;
+  uint32_t tickstart;
+
+  /* Check that a Rx process is not already ongoing */
+  if (huart->RxState == HAL_UART_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return  HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
+       should be aligned on a uint16_t frontier, as data to be received from RDR will be
+       handled through a uint16_t cast. */
+    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
+    {
+      if ((((uint32_t)pData) & 1U) != 0U)
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    __HAL_LOCK(huart);
+
+    huart->ErrorCode = HAL_UART_ERROR_NONE;
+    huart->RxState = HAL_UART_STATE_BUSY_RX;
+    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
+
+    /* Init tickstart for timeout management */
+    tickstart = HAL_GetTick();
+
+    huart->RxXferSize  = Size;
+    huart->RxXferCount = Size;
+
+    /* Computation of UART mask to apply to RDR register */
+    UART_MASK_COMPUTATION(huart);
+    uhMask = huart->Mask;
+
+    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
+    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
+    {
+      pdata8bits  = NULL;
+      pdata16bits = (uint16_t *) pData;
+    }
+    else
+    {
+      pdata8bits  = pData;
+      pdata16bits = NULL;
+    }
+
+    __HAL_UNLOCK(huart);
+
+    /* Initialize output number of received elements */
+    *RxLen = 0U;
+
+    /* as long as data have to be received */
+    while (huart->RxXferCount > 0U)
+    {
+      /* Check if IDLE flag is set */
+      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
+      {
+        /* Clear IDLE flag in ISR */
+        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
+
+        /* If Set, but no data ever received, clear flag without exiting loop */
+        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
+        if (*RxLen > 0U)
+        {
+          huart->RxState = HAL_UART_STATE_READY;
+
+          return HAL_OK;
+        }
+      }
+
+      /* Check if RXNE flag is set */
+      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
+      {
+        if (pdata8bits == NULL)
+        {
+          *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
+          pdata16bits++;
+        }
+        else
+        {
+          *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
+          pdata8bits++;
+        }
+        /* Increment number of received elements */
+        *RxLen += 1U;
+        huart->RxXferCount--;
+      }
+
+      /* Check for the Timeout */
+      if (Timeout != HAL_MAX_DELAY)
+      {
+        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
+        {
+          huart->RxState = HAL_UART_STATE_READY;
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+
+    /* Set number of received elements in output parameter : RxLen */
+    *RxLen = huart->RxXferSize - huart->RxXferCount;
+    /* At end of Rx process, restore huart->RxState to Ready */
+    huart->RxState = HAL_UART_STATE_READY;
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Receive an amount of data in interrupt mode till either the expected number of data
+  *        is received or an IDLE event occurs.
+  * @note  Reception is initiated by this function call. Further progress of reception is achieved thanks
+  *        to UART interrupts raised by RXNE and IDLE events. Callback is called at end of reception indicating
+  *        number of received data elements.
+  * @note  When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *        the received data is handled as a set of uint16_t. In this case, Size must indicate the number
+  *        of uint16_t available through pData.
+  * @note  When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *        address of user data buffer for storing data to be received, should be aligned on a half word frontier
+  *        (16 bits) (as received data will be handled using uint16_t pointer cast). Depending on compilation chain,
+  *        use of specific alignment compilation directives or pragmas might be required
+  *        to ensure proper alignment for pData.
+  * @param huart UART handle.
+  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
+  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
+{
+  HAL_StatusTypeDef status;
+
+  /* Check that a Rx process is not already ongoing */
+  if (huart->RxState == HAL_UART_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
+       should be aligned on a uint16_t frontier, as data to be received from RDR will be
+       handled through a uint16_t cast. */
+    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
+    {
+      if ((((uint32_t)pData) & 1U) != 0U)
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    __HAL_LOCK(huart);
+
+    /* Set Reception type to reception till IDLE Event*/
+    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
+
+    status =  UART_Start_Receive_IT(huart, pData, Size);
+
+    /* Check Rx process has been successfully started */
+    if (status == HAL_OK)
+    {
+      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+      {
+        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
+        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
+      }
+      else
+      {
+        /* In case of errors already pending when reception is started,
+           Interrupts may have already been raised and lead to reception abortion.
+           (Overrun error for instance).
+           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
+        status = HAL_ERROR;
+      }
+    }
+
+    return status;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Receive an amount of data in DMA mode till either the expected number
+  *        of data is received or an IDLE event occurs.
+  * @note  Reception is initiated by this function call. Further progress of reception is achieved thanks
+  *        to DMA services, transferring automatically received data elements in user reception buffer and
+  *        calling registered callbacks at half/end of reception. UART IDLE events are also used to consider
+  *        reception phase as ended. In all cases, callback execution will indicate number of received data elements.
+  * @note  When the UART parity is enabled (PCE = 1), the received data contain
+  *        the parity bit (MSB position).
+  * @note  When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *        the received data is handled as a set of uint16_t. In this case, Size must indicate the number
+  *        of uint16_t available through pData.
+  * @note  When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *        address of user data buffer for storing data to be received, should be aligned on a half word frontier
+  *        (16 bits) (as received data will be handled by DMA from halfword frontier). Depending on compilation chain,
+  *        use of specific alignment compilation directives or pragmas might be required
+  *        to ensure proper alignment for pData.
+  * @param huart UART handle.
+  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
+  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
+{
+  HAL_StatusTypeDef status;
+
+  /* Check that a Rx process is not already ongoing */
+  if (huart->RxState == HAL_UART_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
+       should be aligned on a uint16_t frontier, as data copy from RDR will be
+       handled by DMA from a uint16_t frontier. */
+    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
+    {
+      if ((((uint32_t)pData) & 1U) != 0U)
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    __HAL_LOCK(huart);
+
+    /* Set Reception type to reception till IDLE Event*/
+    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
+
+    status =  UART_Start_Receive_DMA(huart, pData, Size);
+
+    /* Check Rx process has been successfully started */
+    if (status == HAL_OK)
+    {
+      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+      {
+        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
+        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
+      }
+      else
+      {
+        /* In case of errors already pending when reception is started,
+           Interrupts may have already been raised and lead to reception abortion.
+           (Overrun error for instance).
+           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
+        status = HAL_ERROR;
+      }
+    }
+
+    return status;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup UARTEx_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief Initialize the UART wake-up from stop mode parameters when triggered by address detection.
+  * @param huart           UART handle.
+  * @param WakeUpSelection UART wake up from stop mode parameters.
+  * @retval None
+  */
+static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
+{
+  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));
+
+  /* Set the USART address length */
+  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
+
+  /* Set the USART address node */
+  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
+}
+
+/**
+  * @brief Calculate the number of data to process in RX/TX ISR.
+  * @note The RX FIFO depth and the TX FIFO depth is extracted from
+  *       the UART configuration registers.
+  * @param huart UART handle.
+  * @retval None
+  */
+static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
+{
+  uint8_t rx_fifo_depth;
+  uint8_t tx_fifo_depth;
+  uint8_t rx_fifo_threshold;
+  uint8_t tx_fifo_threshold;
+  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
+  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
+
+  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
+  {
+    huart->NbTxDataToProcess = 1U;
+    huart->NbRxDataToProcess = 1U;
+  }
+  else
+  {
+    rx_fifo_depth = RX_FIFO_DEPTH;
+    tx_fifo_depth = TX_FIFO_DEPTH;
+    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
+    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
+    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
+                               (uint16_t)denominator[tx_fifo_threshold];
+    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
+                               (uint16_t)denominator[rx_fifo_threshold];
+  }
+}
+/**
+  * @}
+  */
+
+#endif /* HAL_UART_MODULE_ENABLED */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_usart.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_usart.c
new file mode 100644
index 0000000..5f2d544
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_usart.c
@@ -0,0 +1,3810 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_usart.c
+  * @author  MCD Application Team
+  * @brief   USART HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Universal Synchronous/Asynchronous Receiver Transmitter
+  *          Peripheral (USART).
+  *           + Initialization and de-initialization functions
+  *           + IO operation functions
+  *           + Peripheral Control functions
+  *           + Peripheral State and Error functions
+  *
+  @verbatim
+ ===============================================================================
+                        ##### How to use this driver #####
+ ===============================================================================
+    [..]
+      The USART HAL driver can be used as follows:
+
+      (#) Declare a USART_HandleTypeDef handle structure (eg. USART_HandleTypeDef husart).
+      (#) Initialize the USART low level resources by implementing the HAL_USART_MspInit() API:
+          (++) Enable the USARTx interface clock.
+          (++) USART pins configuration:
+            (+++) Enable the clock for the USART GPIOs.
+            (+++) Configure these USART pins as alternate function pull-up.
+          (++) NVIC configuration if you need to use interrupt process (HAL_USART_Transmit_IT(),
+                HAL_USART_Receive_IT() and HAL_USART_TransmitReceive_IT() APIs):
+            (+++) Configure the USARTx interrupt priority.
+            (+++) Enable the NVIC USART IRQ handle.
+            (++) USART interrupts handling:
+              -@@-   The specific USART interrupts (Transmission complete interrupt,
+                  RXNE interrupt and Error Interrupts) will be managed using the macros
+                  __HAL_USART_ENABLE_IT() and __HAL_USART_DISABLE_IT() inside the transmit and receive process.
+          (++) DMA Configuration if you need to use DMA process (HAL_USART_Transmit_DMA()
+               HAL_USART_Receive_DMA() and HAL_USART_TransmitReceive_DMA() APIs):
+            (+++) Declare a DMA handle structure for the Tx/Rx channel.
+            (+++) Enable the DMAx interface clock.
+            (+++) Configure the declared DMA handle structure with the required Tx/Rx parameters.
+            (+++) Configure the DMA Tx/Rx channel.
+            (+++) Associate the initialized DMA handle to the USART DMA Tx/Rx handle.
+            (+++) Configure the priority and enable the NVIC for the transfer
+                  complete interrupt on the DMA Tx/Rx channel.
+
+      (#) Program the Baud Rate, Word Length, Stop Bit, Parity, and Mode
+          (Receiver/Transmitter) in the husart handle Init structure.
+
+      (#) Initialize the USART registers by calling the HAL_USART_Init() API:
+          (++) This API configures also the low level Hardware GPIO, CLOCK, CORTEX...etc)
+               by calling the customized HAL_USART_MspInit(&husart) API.
+
+    [..]
+     (@) To configure and enable/disable the USART to wake up the MCU from stop mode, resort to UART API's
+        HAL_UARTEx_StopModeWakeUpSourceConfig(), HAL_UARTEx_EnableStopMode() and
+        HAL_UARTEx_DisableStopMode() in casting the USART handle to UART type UART_HandleTypeDef.
+
+    ##### Callback registration #####
+    ==================================
+
+    [..]
+    The compilation define USE_HAL_USART_REGISTER_CALLBACKS when set to 1
+    allows the user to configure dynamically the driver callbacks.
+
+    [..]
+    Use Function @ref HAL_USART_RegisterCallback() to register a user callback.
+    Function @ref HAL_USART_RegisterCallback() allows to register following callbacks:
+    (+) TxHalfCpltCallback        : Tx Half Complete Callback.
+    (+) TxCpltCallback            : Tx Complete Callback.
+    (+) RxHalfCpltCallback        : Rx Half Complete Callback.
+    (+) RxCpltCallback            : Rx Complete Callback.
+    (+) TxRxCpltCallback          : Tx Rx Complete Callback.
+    (+) ErrorCallback             : Error Callback.
+    (+) AbortCpltCallback         : Abort Complete Callback.
+    (+) RxFifoFullCallback        : Rx Fifo Full Callback.
+    (+) TxFifoEmptyCallback       : Tx Fifo Empty Callback.
+    (+) MspInitCallback           : USART MspInit.
+    (+) MspDeInitCallback         : USART MspDeInit.
+    This function takes as parameters the HAL peripheral handle, the Callback ID
+    and a pointer to the user callback function.
+
+    [..]
+    Use function @ref HAL_USART_UnRegisterCallback() to reset a callback to the default
+    weak (surcharged) function.
+    @ref HAL_USART_UnRegisterCallback() takes as parameters the HAL peripheral handle,
+    and the Callback ID.
+    This function allows to reset following callbacks:
+    (+) TxHalfCpltCallback        : Tx Half Complete Callback.
+    (+) TxCpltCallback            : Tx Complete Callback.
+    (+) RxHalfCpltCallback        : Rx Half Complete Callback.
+    (+) RxCpltCallback            : Rx Complete Callback.
+    (+) TxRxCpltCallback          : Tx Rx Complete Callback.
+    (+) ErrorCallback             : Error Callback.
+    (+) AbortCpltCallback         : Abort Complete Callback.
+    (+) RxFifoFullCallback        : Rx Fifo Full Callback.
+    (+) TxFifoEmptyCallback       : Tx Fifo Empty Callback.
+    (+) MspInitCallback           : USART MspInit.
+    (+) MspDeInitCallback         : USART MspDeInit.
+
+    [..]
+    By default, after the @ref HAL_USART_Init() and when the state is HAL_USART_STATE_RESET
+    all callbacks are set to the corresponding weak (surcharged) functions:
+    examples @ref HAL_USART_TxCpltCallback(), @ref HAL_USART_RxHalfCpltCallback().
+    Exception done for MspInit and MspDeInit functions that are respectively
+    reset to the legacy weak (surcharged) functions in the @ref HAL_USART_Init()
+    and @ref HAL_USART_DeInit() only when these callbacks are null (not registered beforehand).
+    If not, MspInit or MspDeInit are not null, the @ref HAL_USART_Init() and @ref HAL_USART_DeInit()
+    keep and use the user MspInit/MspDeInit callbacks (registered beforehand).
+
+    [..]
+    Callbacks can be registered/unregistered in HAL_USART_STATE_READY state only.
+    Exception done MspInit/MspDeInit that can be registered/unregistered
+    in HAL_USART_STATE_READY or HAL_USART_STATE_RESET state, thus registered (user)
+    MspInit/DeInit callbacks can be used during the Init/DeInit.
+    In that case first register the MspInit/MspDeInit user callbacks
+    using @ref HAL_USART_RegisterCallback() before calling @ref HAL_USART_DeInit()
+    or @ref HAL_USART_Init() function.
+
+    [..]
+    When The compilation define USE_HAL_USART_REGISTER_CALLBACKS is set to 0 or
+    not defined, the callback registration feature is not available
+    and weak (surcharged) callbacks are used.
+
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup USART USART
+  * @brief HAL USART Synchronous module driver
+  * @{
+  */
+
+#ifdef HAL_USART_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @defgroup USART_Private_Constants USART Private Constants
+  * @{
+  */
+#define USART_DUMMY_DATA          ((uint16_t) 0xFFFF)           /*!< USART transmitted dummy data                     */
+#define USART_TEACK_REACK_TIMEOUT             1000U             /*!< USART TX or RX enable acknowledge time-out value */
+#define USART_CR1_FIELDS          ((uint32_t)(USART_CR1_M |  USART_CR1_PCE | USART_CR1_PS    | \
+                                              USART_CR1_TE | USART_CR1_RE  | USART_CR1_OVER8 | \
+                                              USART_CR1_FIFOEN ))                                  /*!< USART CR1 fields of parameters set by USART_SetConfig API */
+
+#define USART_CR2_FIELDS          ((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | \
+                                              USART_CR2_LBCL | USART_CR2_STOP | USART_CR2_SLVEN | \
+                                              USART_CR2_DIS_NSS))                                  /*!< USART CR2 fields of parameters set by USART_SetConfig API */
+
+#define USART_CR3_FIELDS          ((uint32_t)(USART_CR3_TXFTCFG | USART_CR3_RXFTCFG ))             /*!< USART or USART CR3 fields of parameters set by USART_SetConfig API */
+
+#define USART_BRR_MIN    0x10U        /* USART BRR minimum authorized value */
+#define USART_BRR_MAX    0xFFFFU      /* USART BRR maximum authorized value */
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/** @addtogroup USART_Private_Functions
+  * @{
+  */
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+void USART_InitCallbacksToDefault(USART_HandleTypeDef *husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+static void USART_EndTransfer(USART_HandleTypeDef *husart);
+static void USART_DMATransmitCplt(DMA_HandleTypeDef *hdma);
+static void USART_DMAReceiveCplt(DMA_HandleTypeDef *hdma);
+static void USART_DMATxHalfCplt(DMA_HandleTypeDef *hdma);
+static void USART_DMARxHalfCplt(DMA_HandleTypeDef *hdma);
+static void USART_DMAError(DMA_HandleTypeDef *hdma);
+static void USART_DMAAbortOnError(DMA_HandleTypeDef *hdma);
+static void USART_DMATxAbortCallback(DMA_HandleTypeDef *hdma);
+static void USART_DMARxAbortCallback(DMA_HandleTypeDef *hdma);
+static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
+                                                      uint32_t Tickstart, uint32_t Timeout);
+static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart);
+static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart);
+static void USART_TxISR_8BIT(USART_HandleTypeDef *husart);
+static void USART_TxISR_16BIT(USART_HandleTypeDef *husart);
+static void USART_TxISR_8BIT_FIFOEN(USART_HandleTypeDef *husart);
+static void USART_TxISR_16BIT_FIFOEN(USART_HandleTypeDef *husart);
+static void USART_EndTransmit_IT(USART_HandleTypeDef *husart);
+static void USART_RxISR_8BIT(USART_HandleTypeDef *husart);
+static void USART_RxISR_16BIT(USART_HandleTypeDef *husart);
+static void USART_RxISR_8BIT_FIFOEN(USART_HandleTypeDef *husart);
+static void USART_RxISR_16BIT_FIFOEN(USART_HandleTypeDef *husart);
+
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup USART_Exported_Functions USART Exported Functions
+  * @{
+  */
+
+/** @defgroup USART_Exported_Functions_Group1 Initialization and de-initialization functions
+  * @brief    Initialization and Configuration functions
+  *
+@verbatim
+ ===============================================================================
+            ##### Initialization and Configuration functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to initialize the USART
+    in asynchronous and in synchronous modes.
+      (+) For the asynchronous mode only these parameters can be configured:
+        (++) Baud Rate
+        (++) Word Length
+        (++) Stop Bit
+        (++) Parity: If the parity is enabled, then the MSB bit of the data written
+             in the data register is transmitted but is changed by the parity bit.
+        (++) USART polarity
+        (++) USART phase
+        (++) USART LastBit
+        (++) Receiver/transmitter modes
+
+    [..]
+    The HAL_USART_Init() function follows the USART  synchronous configuration
+    procedure (details for the procedure are available in reference manual).
+
+@endverbatim
+
+  Depending on the frame length defined by the M1 and M0 bits (7-bit,
+  8-bit or 9-bit), the possible USART formats are listed in the
+  following table.
+
+    Table 1. USART frame format.
+    +-----------------------------------------------------------------------+
+    |  M1 bit |  M0 bit |  PCE bit  |            USART frame                |
+    |---------|---------|-----------|---------------------------------------|
+    |    0    |    0    |    0      |    | SB |    8 bit data   | STB |     |
+    |---------|---------|-----------|---------------------------------------|
+    |    0    |    0    |    1      |    | SB | 7 bit data | PB | STB |     |
+    |---------|---------|-----------|---------------------------------------|
+    |    0    |    1    |    0      |    | SB |    9 bit data   | STB |     |
+    |---------|---------|-----------|---------------------------------------|
+    |    0    |    1    |    1      |    | SB | 8 bit data | PB | STB |     |
+    |---------|---------|-----------|---------------------------------------|
+    |    1    |    0    |    0      |    | SB |    7 bit data   | STB |     |
+    |---------|---------|-----------|---------------------------------------|
+    |    1    |    0    |    1      |    | SB | 6 bit data | PB | STB |     |
+    +-----------------------------------------------------------------------+
+
+  * @{
+  */
+
+/**
+  * @brief  Initialize the USART mode according to the specified
+  *         parameters in the USART_InitTypeDef and initialize the associated handle.
+  * @param  husart USART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
+{
+  /* Check the USART handle allocation */
+  if (husart == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_USART_INSTANCE(husart->Instance));
+
+  if (husart->State == HAL_USART_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    husart->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+    USART_InitCallbacksToDefault(husart);
+
+    if (husart->MspInitCallback == NULL)
+    {
+      husart->MspInitCallback = HAL_USART_MspInit;
+    }
+
+    /* Init the low level hardware */
+    husart->MspInitCallback(husart);
+#else
+    /* Init the low level hardware : GPIO, CLOCK */
+    HAL_USART_MspInit(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+  }
+
+  husart->State = HAL_USART_STATE_BUSY;
+
+  /* Disable the Peripheral */
+  __HAL_USART_DISABLE(husart);
+
+  /* Set the Usart Communication parameters */
+  if (USART_SetConfig(husart) == HAL_ERROR)
+  {
+    return HAL_ERROR;
+  }
+
+  /* In Synchronous mode, the following bits must be kept cleared:
+  - LINEN bit in the USART_CR2 register
+  - HDSEL, SCEN and IREN bits in the USART_CR3 register.
+  */
+  husart->Instance->CR2 &= ~USART_CR2_LINEN;
+  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
+
+  /* Enable the Peripheral */
+  __HAL_USART_ENABLE(husart);
+
+  /* TEACK and/or REACK to check before moving husart->State to Ready */
+  return (USART_CheckIdleState(husart));
+}
+
+/**
+  * @brief DeInitialize the USART peripheral.
+  * @param  husart USART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USART_DeInit(USART_HandleTypeDef *husart)
+{
+  /* Check the USART handle allocation */
+  if (husart == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_USART_INSTANCE(husart->Instance));
+
+  husart->State = HAL_USART_STATE_BUSY;
+
+  husart->Instance->CR1 = 0x0U;
+  husart->Instance->CR2 = 0x0U;
+  husart->Instance->CR3 = 0x0U;
+
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+  if (husart->MspDeInitCallback == NULL)
+  {
+    husart->MspDeInitCallback = HAL_USART_MspDeInit;
+  }
+  /* DeInit the low level hardware */
+  husart->MspDeInitCallback(husart);
+#else
+  /* DeInit the low level hardware */
+  HAL_USART_MspDeInit(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+
+  husart->ErrorCode = HAL_USART_ERROR_NONE;
+  husart->State = HAL_USART_STATE_RESET;
+
+  /* Process Unlock */
+  __HAL_UNLOCK(husart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Initialize the USART MSP.
+  * @param husart USART handle.
+  * @retval None
+  */
+__weak void HAL_USART_MspInit(USART_HandleTypeDef *husart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(husart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_USART_MspInit can be implemented in the user file
+   */
+}
+
+/**
+  * @brief DeInitialize the USART MSP.
+  * @param husart USART handle.
+  * @retval None
+  */
+__weak void HAL_USART_MspDeInit(USART_HandleTypeDef *husart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(husart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_USART_MspDeInit can be implemented in the user file
+   */
+}
+
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Register a User USART Callback
+  *         To be used instead of the weak predefined callback
+  * @param  husart usart handle
+  * @param  CallbackID ID of the callback to be registered
+  *         This parameter can be one of the following values:
+  *           @arg @ref HAL_USART_TX_HALFCOMPLETE_CB_ID Tx Half Complete Callback ID
+  *           @arg @ref HAL_USART_TX_COMPLETE_CB_ID Tx Complete Callback ID
+  *           @arg @ref HAL_USART_RX_HALFCOMPLETE_CB_ID Rx Half Complete Callback ID
+  *           @arg @ref HAL_USART_RX_COMPLETE_CB_ID Rx Complete Callback ID
+  *           @arg @ref HAL_USART_TX_RX_COMPLETE_CB_ID Rx Complete Callback ID
+  *           @arg @ref HAL_USART_ERROR_CB_ID Error Callback ID
+  *           @arg @ref HAL_USART_ABORT_COMPLETE_CB_ID Abort Complete Callback ID
+  *           @arg @ref HAL_USART_RX_FIFO_FULL_CB_ID Rx Fifo Full Callback ID
+  *           @arg @ref HAL_USART_TX_FIFO_EMPTY_CB_ID Tx Fifo Empty Callback ID
+  *           @arg @ref HAL_USART_MSPINIT_CB_ID MspInit Callback ID
+  *           @arg @ref HAL_USART_MSPDEINIT_CB_ID MspDeInit Callback ID
+  * @param  pCallback pointer to the Callback function
+  * @retval HAL status
++  */
+HAL_StatusTypeDef HAL_USART_RegisterCallback(USART_HandleTypeDef *husart, HAL_USART_CallbackIDTypeDef CallbackID,
+                                             pUSART_CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    husart->ErrorCode |= HAL_USART_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+  /* Process locked */
+  __HAL_LOCK(husart);
+
+  if (husart->State == HAL_USART_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case HAL_USART_TX_HALFCOMPLETE_CB_ID :
+        husart->TxHalfCpltCallback = pCallback;
+        break;
+
+      case HAL_USART_TX_COMPLETE_CB_ID :
+        husart->TxCpltCallback = pCallback;
+        break;
+
+      case HAL_USART_RX_HALFCOMPLETE_CB_ID :
+        husart->RxHalfCpltCallback = pCallback;
+        break;
+
+      case HAL_USART_RX_COMPLETE_CB_ID :
+        husart->RxCpltCallback = pCallback;
+        break;
+
+      case HAL_USART_TX_RX_COMPLETE_CB_ID :
+        husart->TxRxCpltCallback = pCallback;
+        break;
+
+      case HAL_USART_ERROR_CB_ID :
+        husart->ErrorCallback = pCallback;
+        break;
+
+      case HAL_USART_ABORT_COMPLETE_CB_ID :
+        husart->AbortCpltCallback = pCallback;
+        break;
+
+      case HAL_USART_RX_FIFO_FULL_CB_ID :
+        husart->RxFifoFullCallback = pCallback;
+        break;
+
+      case HAL_USART_TX_FIFO_EMPTY_CB_ID :
+        husart->TxFifoEmptyCallback = pCallback;
+        break;
+
+      case HAL_USART_MSPINIT_CB_ID :
+        husart->MspInitCallback = pCallback;
+        break;
+
+      case HAL_USART_MSPDEINIT_CB_ID :
+        husart->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        husart->ErrorCode |= HAL_USART_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (husart->State == HAL_USART_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_USART_MSPINIT_CB_ID :
+        husart->MspInitCallback = pCallback;
+        break;
+
+      case HAL_USART_MSPDEINIT_CB_ID :
+        husart->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        husart->ErrorCode |= HAL_USART_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    husart->ErrorCode |= HAL_USART_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(husart);
+
+  return status;
+}
+
+/**
+  * @brief  Unregister an USART Callback
+  *         USART callaback is redirected to the weak predefined callback
+  * @param  husart usart handle
+  * @param  CallbackID ID of the callback to be unregistered
+  *         This parameter can be one of the following values:
+  *           @arg @ref HAL_USART_TX_HALFCOMPLETE_CB_ID Tx Half Complete Callback ID
+  *           @arg @ref HAL_USART_TX_COMPLETE_CB_ID Tx Complete Callback ID
+  *           @arg @ref HAL_USART_RX_HALFCOMPLETE_CB_ID Rx Half Complete Callback ID
+  *           @arg @ref HAL_USART_RX_COMPLETE_CB_ID Rx Complete Callback ID
+  *           @arg @ref HAL_USART_TX_RX_COMPLETE_CB_ID Rx Complete Callback ID
+  *           @arg @ref HAL_USART_ERROR_CB_ID Error Callback ID
+  *           @arg @ref HAL_USART_ABORT_COMPLETE_CB_ID Abort Complete Callback ID
+  *           @arg @ref HAL_USART_RX_FIFO_FULL_CB_ID Rx Fifo Full Callback ID
+  *           @arg @ref HAL_USART_TX_FIFO_EMPTY_CB_ID Tx Fifo Empty Callback ID
+  *           @arg @ref HAL_USART_MSPINIT_CB_ID MspInit Callback ID
+  *           @arg @ref HAL_USART_MSPDEINIT_CB_ID MspDeInit Callback ID
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USART_UnRegisterCallback(USART_HandleTypeDef *husart, HAL_USART_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(husart);
+
+  if (HAL_USART_STATE_READY == husart->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_USART_TX_HALFCOMPLETE_CB_ID :
+        husart->TxHalfCpltCallback = HAL_USART_TxHalfCpltCallback;               /* Legacy weak  TxHalfCpltCallback  */
+        break;
+
+      case HAL_USART_TX_COMPLETE_CB_ID :
+        husart->TxCpltCallback = HAL_USART_TxCpltCallback;                       /* Legacy weak TxCpltCallback       */
+        break;
+
+      case HAL_USART_RX_HALFCOMPLETE_CB_ID :
+        husart->RxHalfCpltCallback = HAL_USART_RxHalfCpltCallback;               /* Legacy weak RxHalfCpltCallback   */
+        break;
+
+      case HAL_USART_RX_COMPLETE_CB_ID :
+        husart->RxCpltCallback = HAL_USART_RxCpltCallback;                       /* Legacy weak RxCpltCallback       */
+        break;
+
+      case HAL_USART_TX_RX_COMPLETE_CB_ID :
+        husart->TxRxCpltCallback = HAL_USART_TxRxCpltCallback;                   /* Legacy weak TxRxCpltCallback     */
+        break;
+
+      case HAL_USART_ERROR_CB_ID :
+        husart->ErrorCallback = HAL_USART_ErrorCallback;                         /* Legacy weak ErrorCallback        */
+        break;
+
+      case HAL_USART_ABORT_COMPLETE_CB_ID :
+        husart->AbortCpltCallback = HAL_USART_AbortCpltCallback;                 /* Legacy weak AbortCpltCallback    */
+        break;
+
+      case HAL_USART_RX_FIFO_FULL_CB_ID :
+        husart->RxFifoFullCallback = HAL_USARTEx_RxFifoFullCallback;             /* Legacy weak RxFifoFullCallback   */
+        break;
+
+      case HAL_USART_TX_FIFO_EMPTY_CB_ID :
+        husart->TxFifoEmptyCallback = HAL_USARTEx_TxFifoEmptyCallback;           /* Legacy weak TxFifoEmptyCallback  */
+        break;
+
+      case HAL_USART_MSPINIT_CB_ID :
+        husart->MspInitCallback = HAL_USART_MspInit;                             /* Legacy weak MspInitCallback      */
+        break;
+
+      case HAL_USART_MSPDEINIT_CB_ID :
+        husart->MspDeInitCallback = HAL_USART_MspDeInit;                         /* Legacy weak MspDeInitCallback    */
+        break;
+
+      default :
+        /* Update the error code */
+        husart->ErrorCode |= HAL_USART_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (HAL_USART_STATE_RESET == husart->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_USART_MSPINIT_CB_ID :
+        husart->MspInitCallback = HAL_USART_MspInit;
+        break;
+
+      case HAL_USART_MSPDEINIT_CB_ID :
+        husart->MspDeInitCallback = HAL_USART_MspDeInit;
+        break;
+
+      default :
+        /* Update the error code */
+        husart->ErrorCode |= HAL_USART_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    husart->ErrorCode |= HAL_USART_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(husart);
+
+  return status;
+}
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_Exported_Functions_Group2 IO operation functions
+  * @brief   USART Transmit and Receive functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### IO operation functions #####
+ ===============================================================================
+    [..] This subsection provides a set of functions allowing to manage the USART synchronous
+    data transfers.
+
+    [..] The USART supports master mode only: it cannot receive or send data related to an input
+         clock (SCLK is always an output).
+
+    [..]
+
+    (#) There are two modes of transfer:
+        (++) Blocking mode: The communication is performed in polling mode.
+             The HAL status of all data processing is returned by the same function
+             after finishing transfer.
+        (++) No-Blocking mode: The communication is performed using Interrupts
+             or DMA, These API's return the HAL status.
+             The end of the data processing will be indicated through the
+             dedicated USART IRQ when using Interrupt mode or the DMA IRQ when
+             using DMA mode.
+             The HAL_USART_TxCpltCallback(), HAL_USART_RxCpltCallback() and HAL_USART_TxRxCpltCallback() user callbacks
+             will be executed respectively at the end of the transmit or Receive process
+             The HAL_USART_ErrorCallback()user callback will be executed when a communication error is detected
+
+    (#) Blocking mode API's are :
+        (++) HAL_USART_Transmit() in simplex mode
+        (++) HAL_USART_Receive() in full duplex receive only
+        (++) HAL_USART_TransmitReceive() in full duplex mode
+
+    (#) Non-Blocking mode API's with Interrupt are :
+        (++) HAL_USART_Transmit_IT() in simplex mode
+        (++) HAL_USART_Receive_IT() in full duplex receive only
+        (++) HAL_USART_TransmitReceive_IT() in full duplex mode
+        (++) HAL_USART_IRQHandler()
+
+    (#) No-Blocking mode API's  with DMA are :
+        (++) HAL_USART_Transmit_DMA() in simplex mode
+        (++) HAL_USART_Receive_DMA() in full duplex receive only
+        (++) HAL_USART_TransmitReceive_DMA() in full duplex mode
+        (++) HAL_USART_DMAPause()
+        (++) HAL_USART_DMAResume()
+        (++) HAL_USART_DMAStop()
+
+    (#) A set of Transfer Complete Callbacks are provided in Non_Blocking mode:
+        (++) HAL_USART_TxCpltCallback()
+        (++) HAL_USART_RxCpltCallback()
+        (++) HAL_USART_TxHalfCpltCallback()
+        (++) HAL_USART_RxHalfCpltCallback()
+        (++) HAL_USART_ErrorCallback()
+        (++) HAL_USART_TxRxCpltCallback()
+
+    (#) Non-Blocking mode transfers could be aborted using Abort API's :
+        (++) HAL_USART_Abort()
+        (++) HAL_USART_Abort_IT()
+
+    (#) For Abort services based on interrupts (HAL_USART_Abort_IT), a Abort Complete Callbacks is provided:
+        (++) HAL_USART_AbortCpltCallback()
+
+    (#) In Non-Blocking mode transfers, possible errors are split into 2 categories.
+        Errors are handled as follows :
+        (++) Error is considered as Recoverable and non blocking : Transfer could go till end, but error severity is
+             to be evaluated by user : this concerns Frame Error,
+             Parity Error or Noise Error in Interrupt mode reception .
+             Received character is then retrieved and stored in Rx buffer, Error code is set to allow user to identify
+             error type, and HAL_USART_ErrorCallback() user callback is executed.
+             Transfer is kept ongoing on USART side.
+             If user wants to abort it, Abort services should be called by user.
+        (++) Error is considered as Blocking : Transfer could not be completed properly and is aborted.
+             This concerns Overrun Error In Interrupt mode reception and all errors in DMA mode.
+             Error code is set to allow user to identify error type,
+             and HAL_USART_ErrorCallback() user callback is executed.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Simplex send an amount of data in blocking mode.
+  * @note   When USART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         the sent data is handled as a set of u16. In this case, Size must indicate the number
+  *         of u16 provided through pTxData.
+  * @note   When USART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         address of user data buffer containing data to be sent, should be aligned on a half word frontier (16 bits)
+  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
+  *         use of specific alignment compilation directives or pragmas might be required
+  *         to ensure proper alignment for pTxData.
+  * @param  husart USART handle.
+  * @param  pTxData Pointer to data buffer (u8 or u16 data elements).
+  * @param  Size Amount of data elements (u8 or u16) to be sent.
+  * @param  Timeout Timeout duration.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size, uint32_t Timeout)
+{
+  uint8_t  *ptxdata8bits;
+  uint16_t *ptxdata16bits;
+  uint32_t tickstart;
+
+  if (husart->State == HAL_USART_STATE_READY)
+  {
+    if ((pTxData == NULL) || (Size == 0U))
+    {
+      return  HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pTxData buffer provided as input parameter
+       should be aligned on a u16 frontier, as data to be filled into TDR will be
+       handled through a u16 cast. */
+    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
+    {
+      if ((((uint32_t)pTxData) & 1U) != 0U)
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(husart);
+
+    husart->ErrorCode = HAL_USART_ERROR_NONE;
+    husart->State = HAL_USART_STATE_BUSY_TX;
+
+    /* Init tickstart for timeout management */
+    tickstart = HAL_GetTick();
+
+    husart->TxXferSize = Size;
+    husart->TxXferCount = Size;
+
+    /* In case of 9bits/No Parity transfer, pTxData needs to be handled as a uint16_t pointer */
+    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
+    {
+      ptxdata8bits  = NULL;
+      ptxdata16bits = (uint16_t *) pTxData;
+    }
+    else
+    {
+      ptxdata8bits  = pTxData;
+      ptxdata16bits = NULL;
+    }
+
+    /* Check the remaining data to be sent */
+    while (husart->TxXferCount > 0U)
+    {
+      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
+      {
+        return HAL_TIMEOUT;
+      }
+      if (ptxdata8bits == NULL)
+      {
+        husart->Instance->TDR = (uint16_t)(*ptxdata16bits & 0x01FFU);
+        ptxdata16bits++;
+      }
+      else
+      {
+        husart->Instance->TDR = (uint8_t)(*ptxdata8bits & 0xFFU);
+        ptxdata8bits++;
+      }
+
+      husart->TxXferCount--;
+    }
+
+    if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
+    {
+      return HAL_TIMEOUT;
+    }
+
+    /* Clear Transmission Complete Flag */
+    __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF);
+
+    /* Clear overrun flag and discard the received data */
+    __HAL_USART_CLEAR_OREFLAG(husart);
+    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
+    __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
+
+    /* At end of Tx process, restore husart->State to Ready */
+    husart->State = HAL_USART_STATE_READY;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(husart);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Receive an amount of data in blocking mode.
+  * @note   To receive synchronous data, dummy data are simultaneously transmitted.
+  * @note   When USART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         the received data is handled as a set of u16. In this case, Size must indicate the number
+  *         of u16 available through pRxData.
+  * @note   When USART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         address of user data buffer for storing data to be received, should be aligned on a half word frontier (16 bits)
+  *         (as received data will be handled using u16 pointer cast). Depending on compilation chain,
+  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pRxData.
+  * @param husart USART handle.
+  * @param pRxData Pointer to data buffer (u8 or u16 data elements).
+  * @param Size Amount of data elements (u8 or u16) to be received.
+  * @param Timeout Timeout duration.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USART_Receive(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
+{
+  uint8_t  *prxdata8bits;
+  uint16_t *prxdata16bits;
+  uint16_t uhMask;
+  uint32_t tickstart;
+
+  if (husart->State == HAL_USART_STATE_READY)
+  {
+    if ((pRxData == NULL) || (Size == 0U))
+    {
+      return  HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pRxData buffer provided as input parameter
+       should be aligned on a u16 frontier, as data to be received from RDR will be
+       handled through a u16 cast. */
+    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
+    {
+      if ((((uint32_t)pRxData) & 1U) != 0U)
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(husart);
+
+    husart->ErrorCode = HAL_USART_ERROR_NONE;
+    husart->State = HAL_USART_STATE_BUSY_RX;
+
+    /* Init tickstart for timeout management */
+    tickstart = HAL_GetTick();
+
+    husart->RxXferSize = Size;
+    husart->RxXferCount = Size;
+
+    /* Computation of USART mask to apply to RDR register */
+    USART_MASK_COMPUTATION(husart);
+    uhMask = husart->Mask;
+
+    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
+    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
+    {
+      prxdata8bits  = NULL;
+      prxdata16bits = (uint16_t *) pRxData;
+    }
+    else
+    {
+      prxdata8bits  = pRxData;
+      prxdata16bits = NULL;
+    }
+
+    /* as long as data have to be received */
+    while (husart->RxXferCount > 0U)
+    {
+      if (husart->SlaveMode == USART_SLAVEMODE_DISABLE)
+      {
+        /* Wait until TXE flag is set to send dummy byte in order to generate the
+        * clock for the slave to send data.
+        * Whatever the frame length (7, 8 or 9-bit long), the same dummy value
+        * can be written for all the cases. */
+        if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
+        {
+          return HAL_TIMEOUT;
+        }
+        husart->Instance->TDR = (USART_DUMMY_DATA & (uint16_t)0x0FF);
+      }
+
+      /* Wait for RXNE Flag */
+      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
+      {
+        return HAL_TIMEOUT;
+      }
+
+      if (prxdata8bits == NULL)
+      {
+        *prxdata16bits = (uint16_t)(husart->Instance->RDR & uhMask);
+        prxdata16bits++;
+      }
+      else
+      {
+        *prxdata8bits = (uint8_t)(husart->Instance->RDR & (uint8_t)(uhMask & 0xFFU));
+        prxdata8bits++;
+      }
+
+      husart->RxXferCount--;
+
+    }
+
+    /* Clear SPI slave underrun flag and discard transmit data */
+    if (husart->SlaveMode == USART_SLAVEMODE_ENABLE)
+    {
+      __HAL_USART_CLEAR_UDRFLAG(husart);
+      __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
+    }
+
+    /* At end of Rx process, restore husart->State to Ready */
+    husart->State = HAL_USART_STATE_READY;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(husart);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Full-Duplex Send and Receive an amount of data in blocking mode.
+  * @note   When USART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         the sent data and the received data are handled as sets of u16. In this case, Size must indicate the number
+  *         of u16 available through pTxData and through pRxData.
+  * @note   When USART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         address of user data buffers containing data to be sent/received, should be aligned on a half word frontier (16 bits)
+  *         (as sent/received data will be handled using u16 pointer cast). Depending on compilation chain,
+  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pTxData and pRxData.
+  * @param  husart USART handle.
+  * @param  pTxData pointer to TX data buffer (u8 or u16 data elements).
+  * @param  pRxData pointer to RX data buffer (u8 or u16 data elements).
+  * @param  Size amount of data elements (u8 or u16) to be sent (same amount to be received).
+  * @param  Timeout Timeout duration.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USART_TransmitReceive(USART_HandleTypeDef *husart, uint8_t *pTxData, uint8_t *pRxData,
+                                            uint16_t Size, uint32_t Timeout)
+{
+  uint8_t  *prxdata8bits;
+  uint16_t *prxdata16bits;
+  uint8_t  *ptxdata8bits;
+  uint16_t *ptxdata16bits;
+  uint16_t uhMask;
+  uint16_t rxdatacount;
+  uint32_t tickstart;
+
+  if (husart->State == HAL_USART_STATE_READY)
+  {
+    if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
+    {
+      return  HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pTxData and pRxData buffers provided as input parameter
+       should be aligned on a u16 frontier, as data to be filled into TDR/retrieved from RDR will be
+       handled through a u16 cast. */
+    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
+    {
+      if (((((uint32_t)pTxData) & 1U) != 0U) || ((((uint32_t)pRxData) & 1U) != 0U))
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(husart);
+
+    husart->ErrorCode = HAL_USART_ERROR_NONE;
+    husart->State = HAL_USART_STATE_BUSY_RX;
+
+    /* Init tickstart for timeout management */
+    tickstart = HAL_GetTick();
+
+    husart->RxXferSize = Size;
+    husart->TxXferSize = Size;
+    husart->TxXferCount = Size;
+    husart->RxXferCount = Size;
+
+    /* Computation of USART mask to apply to RDR register */
+    USART_MASK_COMPUTATION(husart);
+    uhMask = husart->Mask;
+
+    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
+    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
+    {
+      prxdata8bits  = NULL;
+      ptxdata8bits  = NULL;
+      ptxdata16bits = (uint16_t *) pTxData;
+      prxdata16bits = (uint16_t *) pRxData;
+    }
+    else
+    {
+      prxdata8bits  = pRxData;
+      ptxdata8bits  = pTxData;
+      ptxdata16bits = NULL;
+      prxdata16bits = NULL;
+    }
+
+    if ((husart->TxXferCount == 0x01U) || (husart->SlaveMode == USART_SLAVEMODE_ENABLE))
+    {
+      /* Wait until TXE flag is set to send data */
+      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
+      {
+        return HAL_TIMEOUT;
+      }
+      if (ptxdata8bits == NULL)
+      {
+        husart->Instance->TDR = (uint16_t)(*ptxdata16bits & uhMask);
+        ptxdata16bits++;
+      }
+      else
+      {
+        husart->Instance->TDR = (uint8_t)(*ptxdata8bits & (uint8_t)(uhMask & 0xFFU));
+        ptxdata8bits++;
+      }
+
+      husart->TxXferCount--;
+    }
+
+    /* Check the remain data to be sent */
+    /* rxdatacount is a temporary variable for MISRAC2012-Rule-13.5 */
+    rxdatacount = husart->RxXferCount;
+    while ((husart->TxXferCount > 0U) || (rxdatacount > 0U))
+    {
+      if (husart->TxXferCount > 0U)
+      {
+        /* Wait until TXE flag is set to send data */
+        if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
+        {
+          return HAL_TIMEOUT;
+        }
+        if (ptxdata8bits == NULL)
+        {
+          husart->Instance->TDR = (uint16_t)(*ptxdata16bits & uhMask);
+          ptxdata16bits++;
+        }
+        else
+        {
+          husart->Instance->TDR = (uint8_t)(*ptxdata8bits & (uint8_t)(uhMask & 0xFFU));
+          ptxdata8bits++;
+        }
+
+        husart->TxXferCount--;
+      }
+
+      if (husart->RxXferCount > 0U)
+      {
+        /* Wait for RXNE Flag */
+        if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
+        {
+          return HAL_TIMEOUT;
+        }
+
+        if (prxdata8bits == NULL)
+        {
+          *prxdata16bits = (uint16_t)(husart->Instance->RDR & uhMask);
+          prxdata16bits++;
+        }
+        else
+        {
+          *prxdata8bits = (uint8_t)(husart->Instance->RDR & (uint8_t)(uhMask & 0xFFU));
+          prxdata8bits++;
+        }
+
+        husart->RxXferCount--;
+      }
+      rxdatacount = husart->RxXferCount;
+    }
+
+    /* At end of TxRx process, restore husart->State to Ready */
+    husart->State = HAL_USART_STATE_READY;
+
+    /* Process Unlocked */
+    __HAL_UNLOCK(husart);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Send an amount of data in interrupt mode.
+  * @note   When USART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         the sent data is handled as a set of u16. In this case, Size must indicate the number
+  *         of u16 provided through pTxData.
+  * @note   When USART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         address of user data buffer containing data to be sent, should be aligned on a half word frontier (16 bits)
+  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
+  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pTxData.
+  * @param  husart USART handle.
+  * @param  pTxData pointer to data buffer (u8 or u16 data elements).
+  * @param  Size amount of data elements (u8 or u16) to be sent.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USART_Transmit_IT(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size)
+{
+  if (husart->State == HAL_USART_STATE_READY)
+  {
+    if ((pTxData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pTxData buffer provided as input parameter
+       should be aligned on a u16 frontier, as data to be filled into TDR will be
+       handled through a u16 cast. */
+    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
+    {
+      if ((((uint32_t)pTxData) & 1U) != 0U)
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(husart);
+
+    husart->pTxBuffPtr  = pTxData;
+    husart->TxXferSize  = Size;
+    husart->TxXferCount = Size;
+    husart->TxISR       = NULL;
+
+    husart->ErrorCode = HAL_USART_ERROR_NONE;
+    husart->State     = HAL_USART_STATE_BUSY_TX;
+
+    /* The USART Error Interrupts: (Frame error, noise error, overrun error)
+    are not managed by the USART Transmit Process to avoid the overrun interrupt
+    when the usart mode is configured for transmit and receive "USART_MODE_TX_RX"
+    to benefit for the frame error and noise interrupts the usart mode should be
+    configured only for transmit "USART_MODE_TX" */
+
+    /* Configure Tx interrupt processing */
+    if (husart->FifoMode == USART_FIFOMODE_ENABLE)
+    {
+      /* Set the Tx ISR function pointer according to the data word length */
+      if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
+      {
+        husart->TxISR = USART_TxISR_16BIT_FIFOEN;
+      }
+      else
+      {
+        husart->TxISR = USART_TxISR_8BIT_FIFOEN;
+      }
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(husart);
+
+      /* Enable the TX FIFO threshold interrupt */
+      __HAL_USART_ENABLE_IT(husart, USART_IT_TXFT);
+    }
+    else
+    {
+      /* Set the Tx ISR function pointer according to the data word length */
+      if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
+      {
+        husart->TxISR = USART_TxISR_16BIT;
+      }
+      else
+      {
+        husart->TxISR = USART_TxISR_8BIT;
+      }
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(husart);
+
+      /* Enable the USART Transmit Data Register Empty Interrupt */
+      __HAL_USART_ENABLE_IT(husart, USART_IT_TXE);
+    }
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Receive an amount of data in interrupt mode.
+  * @note   To receive synchronous data, dummy data are simultaneously transmitted.
+  * @note   When USART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         the received data is handled as a set of u16. In this case, Size must indicate the number
+  *         of u16 available through pRxData.
+  * @note   When USART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         address of user data buffer for storing data to be received, should be aligned on a half word frontier (16 bits)
+  *         (as received data will be handled using u16 pointer cast). Depending on compilation chain,
+  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pRxData.
+  * @param  husart USART handle.
+  * @param  pRxData pointer to data buffer (u8 or u16 data elements).
+  * @param  Size amount of data elements (u8 or u16) to be received.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USART_Receive_IT(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size)
+{
+  uint16_t nb_dummy_data;
+
+  if (husart->State == HAL_USART_STATE_READY)
+  {
+    if ((pRxData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pRxData buffer provided as input parameter
+       should be aligned on a u16 frontier, as data to be received from RDR will be
+       handled through a u16 cast. */
+    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
+    {
+      if ((((uint32_t)pRxData) & 1U) != 0U)
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(husart);
+
+    husart->pRxBuffPtr  = pRxData;
+    husart->RxXferSize  = Size;
+    husart->RxXferCount = Size;
+    husart->RxISR       = NULL;
+
+    USART_MASK_COMPUTATION(husart);
+
+    husart->ErrorCode = HAL_USART_ERROR_NONE;
+    husart->State = HAL_USART_STATE_BUSY_RX;
+
+    /* Enable the USART Error Interrupt: (Frame error, noise error, overrun error) */
+    SET_BIT(husart->Instance->CR3, USART_CR3_EIE);
+
+    /* Configure Rx interrupt processing */
+    if ((husart->FifoMode == USART_FIFOMODE_ENABLE) && (Size >= husart->NbRxDataToProcess))
+    {
+      /* Set the Rx ISR function pointer according to the data word length */
+      if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
+      {
+        husart->RxISR = USART_RxISR_16BIT_FIFOEN;
+      }
+      else
+      {
+        husart->RxISR = USART_RxISR_8BIT_FIFOEN;
+      }
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(husart);
+
+      /* Enable the USART Parity Error interrupt and RX FIFO Threshold interrupt */
+      SET_BIT(husart->Instance->CR1, USART_CR1_PEIE);
+      SET_BIT(husart->Instance->CR3, USART_CR3_RXFTIE);
+    }
+    else
+    {
+      /* Set the Rx ISR function pointer according to the data word length */
+      if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
+      {
+        husart->RxISR = USART_RxISR_16BIT;
+      }
+      else
+      {
+        husart->RxISR = USART_RxISR_8BIT;
+      }
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(husart);
+
+      /* Enable the USART Parity Error and Data Register not empty Interrupts */
+      SET_BIT(husart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
+    }
+
+    if (husart->SlaveMode == USART_SLAVEMODE_DISABLE)
+    {
+      /* Send dummy data in order to generate the clock for the Slave to send the next data.
+         When FIFO mode is disabled only one data must be transferred.
+         When FIFO mode is enabled data must be transmitted until the RX FIFO reaches its threshold.
+      */
+      if ((husart->FifoMode == USART_FIFOMODE_ENABLE) && (Size >= husart->NbRxDataToProcess))
+      {
+        for (nb_dummy_data = husart->NbRxDataToProcess ; nb_dummy_data > 0U ; nb_dummy_data--)
+        {
+          husart->Instance->TDR = (USART_DUMMY_DATA & (uint16_t)0x00FF);
+        }
+      }
+      else
+      {
+        husart->Instance->TDR = (USART_DUMMY_DATA & (uint16_t)0x00FF);
+      }
+    }
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Full-Duplex Send and Receive an amount of data in interrupt mode.
+  * @note   When USART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         the sent data and the received data are handled as sets of u16. In this case, Size must indicate the number
+  *         of u16 available through pTxData and through pRxData.
+  * @note   When USART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         address of user data buffers containing data to be sent/received, should be aligned on a half word frontier (16 bits)
+  *         (as sent/received data will be handled using u16 pointer cast). Depending on compilation chain,
+  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pTxData and pRxData.
+  * @param  husart USART handle.
+  * @param  pTxData pointer to TX data buffer (u8 or u16 data elements).
+  * @param  pRxData pointer to RX data buffer (u8 or u16 data elements).
+  * @param  Size amount of data elements (u8 or u16) to be sent (same amount to be received).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USART_TransmitReceive_IT(USART_HandleTypeDef *husart, uint8_t *pTxData, uint8_t *pRxData,
+                                               uint16_t Size)
+{
+
+  if (husart->State == HAL_USART_STATE_READY)
+  {
+    if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pTxData and pRxData buffers provided as input parameter
+       should be aligned on a u16 frontier, as data to be filled into TDR/retrieved from RDR will be
+       handled through a u16 cast. */
+    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
+    {
+      if (((((uint32_t)pTxData) & 1U) != 0U) || ((((uint32_t)pRxData) & 1U) != 0U))
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(husart);
+
+    husart->pRxBuffPtr = pRxData;
+    husart->RxXferSize = Size;
+    husart->RxXferCount = Size;
+    husart->pTxBuffPtr = pTxData;
+    husart->TxXferSize = Size;
+    husart->TxXferCount = Size;
+
+    /* Computation of USART mask to apply to RDR register */
+    USART_MASK_COMPUTATION(husart);
+
+    husart->ErrorCode = HAL_USART_ERROR_NONE;
+    husart->State = HAL_USART_STATE_BUSY_TX_RX;
+
+    /* Configure TxRx interrupt processing */
+    if ((husart->FifoMode == USART_FIFOMODE_ENABLE) && (Size >= husart->NbRxDataToProcess))
+    {
+      /* Set the Rx ISR function pointer according to the data word length */
+      if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
+      {
+        husart->TxISR = USART_TxISR_16BIT_FIFOEN;
+        husart->RxISR = USART_RxISR_16BIT_FIFOEN;
+      }
+      else
+      {
+        husart->TxISR = USART_TxISR_8BIT_FIFOEN;
+        husart->RxISR = USART_RxISR_8BIT_FIFOEN;
+      }
+
+      /* Process Locked */
+      __HAL_UNLOCK(husart);
+
+      /* Enable the USART Error Interrupt: (Frame error, noise error, overrun error) */
+      SET_BIT(husart->Instance->CR3, USART_CR3_EIE);
+
+      /* Enable the USART Parity Error interrupt  */
+      SET_BIT(husart->Instance->CR1, USART_CR1_PEIE);
+
+      /* Enable the TX and  RX FIFO Threshold interrupts */
+      SET_BIT(husart->Instance->CR3, (USART_CR3_TXFTIE | USART_CR3_RXFTIE));
+    }
+    else
+    {
+      if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
+      {
+        husart->TxISR = USART_TxISR_16BIT;
+        husart->RxISR = USART_RxISR_16BIT;
+      }
+      else
+      {
+        husart->TxISR = USART_TxISR_8BIT;
+        husart->RxISR = USART_RxISR_8BIT;
+      }
+
+      /* Process Locked */
+      __HAL_UNLOCK(husart);
+
+      /* Enable the USART Error Interrupt: (Frame error, noise error, overrun error) */
+      SET_BIT(husart->Instance->CR3, USART_CR3_EIE);
+
+      /* Enable the USART Parity Error and USART Data Register not empty Interrupts */
+      SET_BIT(husart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
+
+      /* Enable the USART Transmit Data Register Empty Interrupt */
+      SET_BIT(husart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
+    }
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Send an amount of data in DMA mode.
+  * @note   When USART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         the sent data is handled as a set of u16. In this case, Size must indicate the number
+  *         of u16 provided through pTxData.
+  * @note   When USART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         address of user data buffer containing data to be sent, should be aligned on a half word frontier (16 bits)
+  *         (as sent data will be handled by DMA from halfword frontier). Depending on compilation chain,
+  *         use of specific alignment compilation directives or pragmas might be required
+  *         to ensure proper alignment for pTxData.
+  * @param  husart USART handle.
+  * @param  pTxData pointer to data buffer (u8 or u16 data elements).
+  * @param  Size amount of data elements (u8 or u16) to be sent.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USART_Transmit_DMA(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  uint32_t *tmp;
+
+  if (husart->State == HAL_USART_STATE_READY)
+  {
+    if ((pTxData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pTxData buffer provided as input parameter
+       should be aligned on a u16 frontier, as data copy into TDR will be
+       handled by DMA from a u16 frontier. */
+    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
+    {
+      if ((((uint32_t)pTxData) & 1U) != 0U)
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(husart);
+
+    husart->pTxBuffPtr = pTxData;
+    husart->TxXferSize = Size;
+    husart->TxXferCount = Size;
+
+    husart->ErrorCode = HAL_USART_ERROR_NONE;
+    husart->State = HAL_USART_STATE_BUSY_TX;
+
+    if (husart->hdmatx != NULL)
+    {
+      /* Set the USART DMA transfer complete callback */
+      husart->hdmatx->XferCpltCallback = USART_DMATransmitCplt;
+
+      /* Set the USART DMA Half transfer complete callback */
+      husart->hdmatx->XferHalfCpltCallback = USART_DMATxHalfCplt;
+
+      /* Set the DMA error callback */
+      husart->hdmatx->XferErrorCallback = USART_DMAError;
+
+      /* Enable the USART transmit DMA channel */
+      tmp = (uint32_t *)&pTxData;
+      status = HAL_DMA_Start_IT(husart->hdmatx, *(uint32_t *)tmp, (uint32_t)&husart->Instance->TDR, Size);
+    }
+
+    if (status == HAL_OK)
+    {
+      /* Clear the TC flag in the ICR register */
+      __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF);
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(husart);
+
+      /* Enable the DMA transfer for transmit request by setting the DMAT bit
+         in the USART CR3 register */
+      SET_BIT(husart->Instance->CR3, USART_CR3_DMAT);
+
+      return HAL_OK;
+    }
+    else
+    {
+      /* Set error code to DMA */
+      husart->ErrorCode = HAL_USART_ERROR_DMA;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(husart);
+
+      /* Restore husart->State to ready */
+      husart->State = HAL_USART_STATE_READY;
+
+      return HAL_ERROR;
+    }
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Receive an amount of data in DMA mode.
+  * @note   When the USART parity is enabled (PCE = 1), the received data contain
+  *         the parity bit (MSB position).
+  * @note   The USART DMA transmit channel must be configured in order to generate the clock for the slave.
+  * @note   When USART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         the received data is handled as a set of u16. In this case, Size must indicate the number
+  *         of u16 available through pRxData.
+  * @note   When USART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         address of user data buffer for storing data to be received, should be aligned on
+  *         a half word frontier (16 bits) (as received data will be handled by DMA from halfword frontier).
+  *         Depending on compilation chain, use of specific alignment compilation directives or pragmas
+  *         might be required to ensure proper alignment for pRxData.
+  * @param  husart USART handle.
+  * @param  pRxData pointer to data buffer (u8 or u16 data elements).
+  * @param  Size amount of data elements (u8 or u16) to be received.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USART_Receive_DMA(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  uint32_t *tmp = (uint32_t *)&pRxData;
+
+  /* Check that a Rx process is not already ongoing */
+  if (husart->State == HAL_USART_STATE_READY)
+  {
+    if ((pRxData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pRxData buffer provided as input parameter
+       should be aligned on a u16 frontier, as data copy from RDR will be
+       handled by DMA from a u16 frontier. */
+    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
+    {
+      if ((((uint32_t)pRxData) & 1U) != 0U)
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(husart);
+
+    husart->pRxBuffPtr = pRxData;
+    husart->RxXferSize = Size;
+    husart->pTxBuffPtr = pRxData;
+    husart->TxXferSize = Size;
+
+    husart->ErrorCode = HAL_USART_ERROR_NONE;
+    husart->State = HAL_USART_STATE_BUSY_RX;
+
+    if (husart->hdmarx != NULL)
+    {
+      /* Set the USART DMA Rx transfer complete callback */
+      husart->hdmarx->XferCpltCallback = USART_DMAReceiveCplt;
+
+      /* Set the USART DMA Half transfer complete callback */
+      husart->hdmarx->XferHalfCpltCallback = USART_DMARxHalfCplt;
+
+      /* Set the USART DMA Rx transfer error callback */
+      husart->hdmarx->XferErrorCallback = USART_DMAError;
+
+      /* Enable the USART receive DMA channel */
+      status = HAL_DMA_Start_IT(husart->hdmarx, (uint32_t)&husart->Instance->RDR, *(uint32_t *)tmp, Size);
+    }
+
+    if ((status == HAL_OK) &&
+        (husart->SlaveMode == USART_SLAVEMODE_DISABLE))
+    {
+      /* Enable the USART transmit DMA channel: the transmit channel is used in order
+         to generate in the non-blocking mode the clock to the slave device,
+         this mode isn't a simplex receive mode but a full-duplex receive mode */
+
+      /* Set the USART DMA Tx Complete and Error callback to Null */
+      if (husart->hdmatx != NULL)
+      {
+        husart->hdmatx->XferErrorCallback = NULL;
+        husart->hdmatx->XferHalfCpltCallback = NULL;
+        husart->hdmatx->XferCpltCallback = NULL;
+        status = HAL_DMA_Start_IT(husart->hdmatx, *(uint32_t *)tmp, (uint32_t)&husart->Instance->TDR, Size);
+      }
+    }
+
+    if (status == HAL_OK)
+    {
+      /* Process Unlocked */
+      __HAL_UNLOCK(husart);
+
+      /* Enable the USART Parity Error Interrupt */
+      SET_BIT(husart->Instance->CR1, USART_CR1_PEIE);
+
+      /* Enable the USART Error Interrupt: (Frame error, noise error, overrun error) */
+      SET_BIT(husart->Instance->CR3, USART_CR3_EIE);
+
+      /* Enable the DMA transfer for the receiver request by setting the DMAR bit
+         in the USART CR3 register */
+      SET_BIT(husart->Instance->CR3, USART_CR3_DMAR);
+
+      /* Enable the DMA transfer for transmit request by setting the DMAT bit
+         in the USART CR3 register */
+      SET_BIT(husart->Instance->CR3, USART_CR3_DMAT);
+
+      return HAL_OK;
+    }
+    else
+    {
+      if (husart->hdmarx != NULL)
+      {
+        status = HAL_DMA_Abort(husart->hdmarx);
+      }
+
+      /* No need to check on error code */
+      UNUSED(status);
+
+      /* Set error code to DMA */
+      husart->ErrorCode = HAL_USART_ERROR_DMA;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(husart);
+
+      /* Restore husart->State to ready */
+      husart->State = HAL_USART_STATE_READY;
+
+      return HAL_ERROR;
+    }
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Full-Duplex Transmit Receive an amount of data in non-blocking mode.
+  * @note   When the USART parity is enabled (PCE = 1) the data received contain the parity bit.
+  * @note   When USART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         the sent data and the received data are handled as sets of u16. In this case, Size must indicate the number
+  *         of u16 available through pTxData and through pRxData.
+  * @note   When USART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         address of user data buffers containing data to be sent/received, should be aligned on a half word frontier
+  *         (16 bits) (as sent/received data will be handled by DMA from halfword frontier). Depending on compilation
+  *         chain, use of specific alignment compilation directives or pragmas might be required
+  *         to ensure proper alignment for pTxData and pRxData.
+  * @param  husart USART handle.
+  * @param  pTxData pointer to TX data buffer (u8 or u16 data elements).
+  * @param  pRxData pointer to RX data buffer (u8 or u16 data elements).
+  * @param  Size amount of data elements (u8 or u16) to be received/sent.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USART_TransmitReceive_DMA(USART_HandleTypeDef *husart, uint8_t *pTxData, uint8_t *pRxData,
+                                                uint16_t Size)
+{
+  HAL_StatusTypeDef status;
+  uint32_t *tmp;
+
+  if (husart->State == HAL_USART_STATE_READY)
+  {
+    if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* In case of 9bits/No Parity transfer, pTxData and pRxData buffers provided as input parameter
+       should be aligned on a u16 frontier, as data copy to/from TDR/RDR will be
+       handled by DMA from a u16 frontier. */
+    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
+    {
+      if (((((uint32_t)pTxData) & 1U) != 0U) || ((((uint32_t)pRxData) & 1U) != 0U))
+      {
+        return  HAL_ERROR;
+      }
+    }
+
+    /* Process Locked */
+    __HAL_LOCK(husart);
+
+    husart->pRxBuffPtr = pRxData;
+    husart->RxXferSize = Size;
+    husart->pTxBuffPtr = pTxData;
+    husart->TxXferSize = Size;
+
+    husart->ErrorCode = HAL_USART_ERROR_NONE;
+    husart->State = HAL_USART_STATE_BUSY_TX_RX;
+
+    if ((husart->hdmarx != NULL) && (husart->hdmatx != NULL))
+    {
+      /* Set the USART DMA Rx transfer complete callback */
+      husart->hdmarx->XferCpltCallback = USART_DMAReceiveCplt;
+
+      /* Set the USART DMA Half transfer complete callback */
+      husart->hdmarx->XferHalfCpltCallback = USART_DMARxHalfCplt;
+
+      /* Set the USART DMA Tx transfer complete callback */
+      husart->hdmatx->XferCpltCallback = USART_DMATransmitCplt;
+
+      /* Set the USART DMA Half transfer complete callback */
+      husart->hdmatx->XferHalfCpltCallback = USART_DMATxHalfCplt;
+
+      /* Set the USART DMA Tx transfer error callback */
+      husart->hdmatx->XferErrorCallback = USART_DMAError;
+
+      /* Set the USART DMA Rx transfer error callback */
+      husart->hdmarx->XferErrorCallback = USART_DMAError;
+
+      /* Enable the USART receive DMA channel */
+      tmp = (uint32_t *)&pRxData;
+      status = HAL_DMA_Start_IT(husart->hdmarx, (uint32_t)&husart->Instance->RDR, *(uint32_t *)tmp, Size);
+
+      /* Enable the USART transmit DMA channel */
+      if (status == HAL_OK)
+      {
+        tmp = (uint32_t *)&pTxData;
+        status = HAL_DMA_Start_IT(husart->hdmatx, *(uint32_t *)tmp, (uint32_t)&husart->Instance->TDR, Size);
+      }
+    }
+    else
+    {
+      status = HAL_ERROR;
+    }
+
+    if (status == HAL_OK)
+    {
+      /* Process Unlocked */
+      __HAL_UNLOCK(husart);
+
+      /* Enable the USART Parity Error Interrupt */
+      SET_BIT(husart->Instance->CR1, USART_CR1_PEIE);
+
+      /* Enable the USART Error Interrupt: (Frame error, noise error, overrun error) */
+      SET_BIT(husart->Instance->CR3, USART_CR3_EIE);
+
+      /* Clear the TC flag in the ICR register */
+      __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF);
+
+      /* Enable the DMA transfer for the receiver request by setting the DMAR bit
+         in the USART CR3 register */
+      SET_BIT(husart->Instance->CR3, USART_CR3_DMAR);
+
+      /* Enable the DMA transfer for transmit request by setting the DMAT bit
+         in the USART CR3 register */
+      SET_BIT(husart->Instance->CR3, USART_CR3_DMAT);
+
+      return HAL_OK;
+    }
+    else
+    {
+      if (husart->hdmarx != NULL)
+      {
+        status = HAL_DMA_Abort(husart->hdmarx);
+      }
+
+      /* No need to check on error code */
+      UNUSED(status);
+
+      /* Set error code to DMA */
+      husart->ErrorCode = HAL_USART_ERROR_DMA;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(husart);
+
+      /* Restore husart->State to ready */
+      husart->State = HAL_USART_STATE_READY;
+
+      return HAL_ERROR;
+    }
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Pause the DMA Transfer.
+  * @param  husart USART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USART_DMAPause(USART_HandleTypeDef *husart)
+{
+  const HAL_USART_StateTypeDef state = husart->State;
+
+  /* Process Locked */
+  __HAL_LOCK(husart);
+
+  if ((HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAT)) &&
+      (state == HAL_USART_STATE_BUSY_TX))
+  {
+    /* Disable the USART DMA Tx request */
+    CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT);
+  }
+  else if ((state == HAL_USART_STATE_BUSY_RX) ||
+           (state == HAL_USART_STATE_BUSY_TX_RX))
+  {
+    if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAT))
+    {
+      /* Disable the USART DMA Tx request */
+      CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT);
+    }
+    if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
+    {
+      /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
+      CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
+      CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
+
+      /* Disable the USART DMA Rx request */
+      CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR);
+    }
+  }
+  else
+  {
+    /* Nothing to do */
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(husart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Resume the DMA Transfer.
+  * @param  husart USART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USART_DMAResume(USART_HandleTypeDef *husart)
+{
+  const HAL_USART_StateTypeDef state = husart->State;
+
+  /* Process Locked */
+  __HAL_LOCK(husart);
+
+  if (state == HAL_USART_STATE_BUSY_TX)
+  {
+    /* Enable the USART DMA Tx request */
+    SET_BIT(husart->Instance->CR3, USART_CR3_DMAT);
+  }
+  else if ((state == HAL_USART_STATE_BUSY_RX) ||
+           (state == HAL_USART_STATE_BUSY_TX_RX))
+  {
+    /* Clear the Overrun flag before resuming the Rx transfer*/
+    __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_OREF);
+
+    /* Re-enable PE and ERR (Frame error, noise error, overrun error) interrupts */
+    SET_BIT(husart->Instance->CR1, USART_CR1_PEIE);
+    SET_BIT(husart->Instance->CR3, USART_CR3_EIE);
+
+    /* Enable the USART DMA Rx request  before the DMA Tx request */
+    SET_BIT(husart->Instance->CR3, USART_CR3_DMAR);
+
+    /* Enable the USART DMA Tx request */
+    SET_BIT(husart->Instance->CR3, USART_CR3_DMAT);
+  }
+  else
+  {
+    /* Nothing to do */
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(husart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Stop the DMA Transfer.
+  * @param  husart USART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USART_DMAStop(USART_HandleTypeDef *husart)
+{
+  /* The Lock is not implemented on this API to allow the user application
+     to call the HAL USART API under callbacks HAL_USART_TxCpltCallback() / HAL_USART_RxCpltCallback() /
+     HAL_USART_TxHalfCpltCallback / HAL_USART_RxHalfCpltCallback:
+     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
+     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
+     the stream and the corresponding call back is executed. */
+
+  /* Disable the USART Tx/Rx DMA requests */
+  CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT);
+  CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR);
+
+  /* Abort the USART DMA tx channel */
+  if (husart->hdmatx != NULL)
+  {
+    if (HAL_DMA_Abort(husart->hdmatx) != HAL_OK)
+    {
+      if (HAL_DMA_GetError(husart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
+      {
+        /* Set error code to DMA */
+        husart->ErrorCode = HAL_USART_ERROR_DMA;
+
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+  /* Abort the USART DMA rx channel */
+  if (husart->hdmarx != NULL)
+  {
+    if (HAL_DMA_Abort(husart->hdmarx) != HAL_OK)
+    {
+      if (HAL_DMA_GetError(husart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
+      {
+        /* Set error code to DMA */
+        husart->ErrorCode = HAL_USART_ERROR_DMA;
+
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+
+  USART_EndTransfer(husart);
+  husart->State = HAL_USART_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing transfers (blocking mode).
+  * @param  husart USART handle.
+  * @note   This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable USART Interrupts (Tx and Rx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USART_Abort(USART_HandleTypeDef *husart)
+{
+  /* Disable TXEIE, TCIE, RXNE, RXFT, TXFT, PE and ERR (Frame error, noise error, overrun error) interrupts */
+  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE |
+                                    USART_CR1_TCIE));
+  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
+
+  /* Disable the USART DMA Tx request if enabled */
+  if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAT))
+  {
+    CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT);
+
+    /* Abort the USART DMA Tx channel : use blocking DMA Abort API (no callback) */
+    if (husart->hdmatx != NULL)
+    {
+      /* Set the USART DMA Abort callback to Null.
+         No call back execution at end of DMA abort procedure */
+      husart->hdmatx->XferAbortCallback = NULL;
+
+      if (HAL_DMA_Abort(husart->hdmatx) != HAL_OK)
+      {
+        if (HAL_DMA_GetError(husart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
+        {
+          /* Set error code to DMA */
+          husart->ErrorCode = HAL_USART_ERROR_DMA;
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  /* Disable the USART DMA Rx request if enabled */
+  if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
+  {
+    CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR);
+
+    /* Abort the USART DMA Rx channel : use blocking DMA Abort API (no callback) */
+    if (husart->hdmarx != NULL)
+    {
+      /* Set the USART DMA Abort callback to Null.
+         No call back execution at end of DMA abort procedure */
+      husart->hdmarx->XferAbortCallback = NULL;
+
+      if (HAL_DMA_Abort(husart->hdmarx) != HAL_OK)
+      {
+        if (HAL_DMA_GetError(husart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
+        {
+          /* Set error code to DMA */
+          husart->ErrorCode = HAL_USART_ERROR_DMA;
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  /* Reset Tx and Rx transfer counters */
+  husart->TxXferCount = 0U;
+  husart->RxXferCount = 0U;
+
+  /* Clear the Error flags in the ICR register */
+  __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_OREF | USART_CLEAR_NEF | USART_CLEAR_PEF | USART_CLEAR_FEF);
+
+  /* Flush the whole TX FIFO (if needed) */
+  if (husart->FifoMode == USART_FIFOMODE_ENABLE)
+  {
+    __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
+  }
+
+  /* Discard the received data */
+  __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
+
+  /* Restore husart->State to Ready */
+  husart->State  = HAL_USART_STATE_READY;
+
+  /* Reset Handle ErrorCode to No Error */
+  husart->ErrorCode = HAL_USART_ERROR_NONE;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing transfers (Interrupt mode).
+  * @param  husart USART handle.
+  * @note   This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable USART Interrupts (Tx and Rx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  *           - At abort completion, call user abort complete callback
+  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
+  *         considered as completed only when user abort complete callback is executed (not when exiting function).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USART_Abort_IT(USART_HandleTypeDef *husart)
+{
+  uint32_t abortcplt = 1U;
+
+  /* Disable TXEIE, TCIE, RXNE, RXFT, TXFT, PE and ERR (Frame error, noise error, overrun error) interrupts */
+  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE |
+                                    USART_CR1_TCIE));
+  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
+
+  /* If DMA Tx and/or DMA Rx Handles are associated to USART Handle, DMA Abort complete callbacks should be initialised
+     before any call to DMA Abort functions */
+  /* DMA Tx Handle is valid */
+  if (husart->hdmatx != NULL)
+  {
+    /* Set DMA Abort Complete callback if USART DMA Tx request if enabled.
+       Otherwise, set it to NULL */
+    if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAT))
+    {
+      husart->hdmatx->XferAbortCallback = USART_DMATxAbortCallback;
+    }
+    else
+    {
+      husart->hdmatx->XferAbortCallback = NULL;
+    }
+  }
+  /* DMA Rx Handle is valid */
+  if (husart->hdmarx != NULL)
+  {
+    /* Set DMA Abort Complete callback if USART DMA Rx request if enabled.
+       Otherwise, set it to NULL */
+    if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
+    {
+      husart->hdmarx->XferAbortCallback = USART_DMARxAbortCallback;
+    }
+    else
+    {
+      husart->hdmarx->XferAbortCallback = NULL;
+    }
+  }
+
+  /* Disable the USART DMA Tx request if enabled */
+  if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAT))
+  {
+    /* Disable DMA Tx at USART level */
+    CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT);
+
+    /* Abort the USART DMA Tx channel : use non blocking DMA Abort API (callback) */
+    if (husart->hdmatx != NULL)
+    {
+      /* USART Tx DMA Abort callback has already been initialised :
+         will lead to call HAL_USART_AbortCpltCallback() at end of DMA abort procedure */
+
+      /* Abort DMA TX */
+      if (HAL_DMA_Abort_IT(husart->hdmatx) != HAL_OK)
+      {
+        husart->hdmatx->XferAbortCallback = NULL;
+      }
+      else
+      {
+        abortcplt = 0U;
+      }
+    }
+  }
+
+  /* Disable the USART DMA Rx request if enabled */
+  if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
+  {
+    CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR);
+
+    /* Abort the USART DMA Rx channel : use non blocking DMA Abort API (callback) */
+    if (husart->hdmarx != NULL)
+    {
+      /* USART Rx DMA Abort callback has already been initialised :
+         will lead to call HAL_USART_AbortCpltCallback() at end of DMA abort procedure */
+
+      /* Abort DMA RX */
+      if (HAL_DMA_Abort_IT(husart->hdmarx) != HAL_OK)
+      {
+        husart->hdmarx->XferAbortCallback = NULL;
+        abortcplt = 1U;
+      }
+      else
+      {
+        abortcplt = 0U;
+      }
+    }
+  }
+
+  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
+  if (abortcplt == 1U)
+  {
+    /* Reset Tx and Rx transfer counters */
+    husart->TxXferCount = 0U;
+    husart->RxXferCount = 0U;
+
+    /* Reset errorCode */
+    husart->ErrorCode = HAL_USART_ERROR_NONE;
+
+    /* Clear the Error flags in the ICR register */
+    __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_OREF | USART_CLEAR_NEF | USART_CLEAR_PEF | USART_CLEAR_FEF);
+
+    /* Flush the whole TX FIFO (if needed) */
+    if (husart->FifoMode == USART_FIFOMODE_ENABLE)
+    {
+      __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
+    }
+
+    /* Discard the received data */
+    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
+
+    /* Restore husart->State to Ready */
+    husart->State  = HAL_USART_STATE_READY;
+
+    /* As no DMA to be aborted, call directly user Abort complete callback */
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+    /* Call registered Abort Complete Callback */
+    husart->AbortCpltCallback(husart);
+#else
+    /* Call legacy weak Abort Complete Callback */
+    HAL_USART_AbortCpltCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Handle USART interrupt request.
+  * @param  husart USART handle.
+  * @retval None
+  */
+void HAL_USART_IRQHandler(USART_HandleTypeDef *husart)
+{
+  uint32_t isrflags   = READ_REG(husart->Instance->ISR);
+  uint32_t cr1its     = READ_REG(husart->Instance->CR1);
+  uint32_t cr3its     = READ_REG(husart->Instance->CR3);
+
+  uint32_t errorflags;
+  uint32_t errorcode;
+
+  /* If no error occurs */
+  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF |
+                                      USART_ISR_UDR));
+  if (errorflags == 0U)
+  {
+    /* USART in mode Receiver ---------------------------------------------------*/
+    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
+        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
+            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
+    {
+      if (husart->RxISR != NULL)
+      {
+        husart->RxISR(husart);
+      }
+      return;
+    }
+  }
+
+  /* If some errors occur */
+  if ((errorflags != 0U)
+      && (((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
+          || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U)))
+  {
+    /* USART parity error interrupt occurred -------------------------------------*/
+    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
+    {
+      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_PEF);
+
+      husart->ErrorCode |= HAL_USART_ERROR_PE;
+    }
+
+    /* USART frame error interrupt occurred --------------------------------------*/
+    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
+    {
+      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_FEF);
+
+      husart->ErrorCode |= HAL_USART_ERROR_FE;
+    }
+
+    /* USART noise error interrupt occurred --------------------------------------*/
+    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
+    {
+      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_NEF);
+
+      husart->ErrorCode |= HAL_USART_ERROR_NE;
+    }
+
+    /* USART Over-Run interrupt occurred -----------------------------------------*/
+    if (((isrflags & USART_ISR_ORE) != 0U)
+        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
+            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
+    {
+      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_OREF);
+
+      husart->ErrorCode |= HAL_USART_ERROR_ORE;
+    }
+
+    /* USART Receiver Timeout interrupt occurred ---------------------------------*/
+    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
+    {
+      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_RTOF);
+
+      husart->ErrorCode |= HAL_USART_ERROR_RTO;
+    }
+
+    /* USART SPI slave underrun error interrupt occurred -------------------------*/
+    if (((isrflags & USART_ISR_UDR) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
+    {
+      /* Ignore SPI slave underrun errors when reception is going on */
+      if (husart->State == HAL_USART_STATE_BUSY_RX)
+      {
+        __HAL_USART_CLEAR_UDRFLAG(husart);
+        return;
+      }
+      else
+      {
+        __HAL_USART_CLEAR_UDRFLAG(husart);
+        husart->ErrorCode |= HAL_USART_ERROR_UDR;
+      }
+    }
+
+    /* Call USART Error Call back function if need be --------------------------*/
+    if (husart->ErrorCode != HAL_USART_ERROR_NONE)
+    {
+      /* USART in mode Receiver ---------------------------------------------------*/
+      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
+          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
+              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
+      {
+        if (husart->RxISR != NULL)
+        {
+          husart->RxISR(husart);
+        }
+      }
+
+      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
+         consider error as blocking */
+      errorcode = husart->ErrorCode & HAL_USART_ERROR_ORE;
+      if ((HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR)) ||
+          (errorcode != 0U))
+      {
+        /* Blocking error : transfer is aborted
+           Set the USART state ready to be able to start again the process,
+           Disable Interrupts, and disable DMA requests, if ongoing */
+        USART_EndTransfer(husart);
+
+        /* Disable the USART DMA Rx request if enabled */
+        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
+        {
+          CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR | USART_CR3_DMAR);
+
+          /* Abort the USART DMA Tx channel */
+          if (husart->hdmatx != NULL)
+          {
+            /* Set the USART Tx DMA Abort callback to NULL : no callback
+               executed at end of DMA abort procedure */
+            husart->hdmatx->XferAbortCallback = NULL;
+
+            /* Abort DMA TX */
+            (void)HAL_DMA_Abort_IT(husart->hdmatx);
+          }
+
+          /* Abort the USART DMA Rx channel */
+          if (husart->hdmarx != NULL)
+          {
+            /* Set the USART Rx DMA Abort callback :
+               will lead to call HAL_USART_ErrorCallback() at end of DMA abort procedure */
+            husart->hdmarx->XferAbortCallback = USART_DMAAbortOnError;
+
+            /* Abort DMA RX */
+            if (HAL_DMA_Abort_IT(husart->hdmarx) != HAL_OK)
+            {
+              /* Call Directly husart->hdmarx->XferAbortCallback function in case of error */
+              husart->hdmarx->XferAbortCallback(husart->hdmarx);
+            }
+          }
+          else
+          {
+            /* Call user error callback */
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+            /* Call registered Error Callback */
+            husart->ErrorCallback(husart);
+#else
+            /* Call legacy weak Error Callback */
+            HAL_USART_ErrorCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+          }
+        }
+        else
+        {
+          /* Call user error callback */
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+          /* Call registered Error Callback */
+          husart->ErrorCallback(husart);
+#else
+          /* Call legacy weak Error Callback */
+          HAL_USART_ErrorCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+        }
+      }
+      else
+      {
+        /* Non Blocking error : transfer could go on.
+           Error is notified to user through user error callback */
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+        /* Call registered Error Callback */
+        husart->ErrorCallback(husart);
+#else
+        /* Call legacy weak Error Callback */
+        HAL_USART_ErrorCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+        husart->ErrorCode = HAL_USART_ERROR_NONE;
+      }
+    }
+    return;
+
+  } /* End if some error occurs */
+
+
+  /* USART in mode Transmitter ------------------------------------------------*/
+  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
+      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
+          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
+  {
+    if (husart->TxISR != NULL)
+    {
+      husart->TxISR(husart);
+    }
+    return;
+  }
+
+  /* USART in mode Transmitter (transmission end) -----------------------------*/
+  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
+  {
+    USART_EndTransmit_IT(husart);
+    return;
+  }
+
+  /* USART TX Fifo Empty occurred ----------------------------------------------*/
+  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
+  {
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+    /* Call registered Tx Fifo Empty Callback */
+    husart->TxFifoEmptyCallback(husart);
+#else
+    /* Call legacy weak Tx Fifo Empty Callback */
+    HAL_USARTEx_TxFifoEmptyCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+    return;
+  }
+
+  /* USART RX Fifo Full occurred ----------------------------------------------*/
+  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
+  {
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+    /* Call registered Rx Fifo Full Callback */
+    husart->RxFifoFullCallback(husart);
+#else
+    /* Call legacy weak Rx Fifo Full Callback */
+    HAL_USARTEx_RxFifoFullCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+    return;
+  }
+}
+
+/**
+  * @brief Tx Transfer completed callback.
+  * @param husart USART handle.
+  * @retval None
+  */
+__weak void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(husart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_USART_TxCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  Tx Half Transfer completed callback.
+  * @param husart USART handle.
+  * @retval None
+  */
+__weak void HAL_USART_TxHalfCpltCallback(USART_HandleTypeDef *husart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(husart);
+
+  /* NOTE: This function should not be modified, when the callback is needed,
+           the HAL_USART_TxHalfCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  Rx Transfer completed callback.
+  * @param husart USART handle.
+  * @retval None
+  */
+__weak void HAL_USART_RxCpltCallback(USART_HandleTypeDef *husart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(husart);
+
+  /* NOTE: This function should not be modified, when the callback is needed,
+           the HAL_USART_RxCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief Rx Half Transfer completed callback.
+  * @param husart USART handle.
+  * @retval None
+  */
+__weak void HAL_USART_RxHalfCpltCallback(USART_HandleTypeDef *husart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(husart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_USART_RxHalfCpltCallback can be implemented in the user file
+   */
+}
+
+/**
+  * @brief Tx/Rx Transfers completed callback for the non-blocking process.
+  * @param husart USART handle.
+  * @retval None
+  */
+__weak void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(husart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_USART_TxRxCpltCallback can be implemented in the user file
+   */
+}
+
+/**
+  * @brief USART error callback.
+  * @param husart USART handle.
+  * @retval None
+  */
+__weak void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(husart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_USART_ErrorCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  USART Abort Complete callback.
+  * @param  husart USART handle.
+  * @retval None
+  */
+__weak void HAL_USART_AbortCpltCallback(USART_HandleTypeDef *husart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(husart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_USART_AbortCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_Exported_Functions_Group4 Peripheral State and Error functions
+  *  @brief   USART Peripheral State and Error functions
+  *
+@verbatim
+  ==============================================================================
+            ##### Peripheral State and Error functions #####
+  ==============================================================================
+    [..]
+    This subsection provides functions allowing to :
+      (+) Return the USART handle state
+      (+) Return the USART handle error code
+
+@endverbatim
+  * @{
+  */
+
+
+/**
+  * @brief Return the USART handle state.
+  * @param husart pointer to a USART_HandleTypeDef structure that contains
+  *              the configuration information for the specified USART.
+  * @retval USART handle state
+  */
+HAL_USART_StateTypeDef HAL_USART_GetState(USART_HandleTypeDef *husart)
+{
+  return husart->State;
+}
+
+/**
+  * @brief Return the USART error code.
+  * @param husart pointer to a USART_HandleTypeDef structure that contains
+  *              the configuration information for the specified USART.
+  * @retval USART handle Error Code
+  */
+uint32_t HAL_USART_GetError(USART_HandleTypeDef *husart)
+{
+  return husart->ErrorCode;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_Private_Functions USART Private Functions
+  * @{
+  */
+
+/**
+  * @brief  Initialize the callbacks to their default values.
+  * @param  husart USART handle.
+  * @retval none
+  */
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+void USART_InitCallbacksToDefault(USART_HandleTypeDef *husart)
+{
+  /* Init the USART Callback settings */
+  husart->TxHalfCpltCallback        = HAL_USART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
+  husart->TxCpltCallback            = HAL_USART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
+  husart->RxHalfCpltCallback        = HAL_USART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
+  husart->RxCpltCallback            = HAL_USART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
+  husart->TxRxCpltCallback          = HAL_USART_TxRxCpltCallback;          /* Legacy weak TxRxCpltCallback          */
+  husart->ErrorCallback             = HAL_USART_ErrorCallback;             /* Legacy weak ErrorCallback             */
+  husart->AbortCpltCallback         = HAL_USART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
+  husart->RxFifoFullCallback        = HAL_USARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
+  husart->TxFifoEmptyCallback       = HAL_USARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
+}
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+
+/**
+  * @brief  End ongoing transfer on USART peripheral (following error detection or Transfer completion).
+  * @param  husart USART handle.
+  * @retval None
+  */
+static void USART_EndTransfer(USART_HandleTypeDef *husart)
+{
+  /* Disable TXEIE, TCIE, RXNE, RXFT, TXFT, PE and ERR (Frame error, noise error, overrun error) interrupts */
+  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE |
+                                    USART_CR1_TCIE));
+  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
+
+  /* At end of process, restore husart->State to Ready */
+  husart->State = HAL_USART_STATE_READY;
+}
+
+/**
+  * @brief DMA USART transmit process complete callback.
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void USART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
+{
+  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
+
+  /* DMA Normal mode */
+  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
+  {
+    husart->TxXferCount = 0U;
+
+    if (husart->State == HAL_USART_STATE_BUSY_TX)
+    {
+      /* Disable the DMA transfer for transmit request by resetting the DMAT bit
+         in the USART CR3 register */
+      CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT);
+
+      /* Enable the USART Transmit Complete Interrupt */
+      __HAL_USART_ENABLE_IT(husart, USART_IT_TC);
+    }
+  }
+  /* DMA Circular mode */
+  else
+  {
+    if (husart->State == HAL_USART_STATE_BUSY_TX)
+    {
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+      /* Call registered Tx Complete Callback */
+      husart->TxCpltCallback(husart);
+#else
+      /* Call legacy weak Tx Complete Callback */
+      HAL_USART_TxCpltCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+    }
+  }
+}
+
+/**
+  * @brief DMA USART transmit process half complete callback.
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void USART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
+{
+  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
+
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+  /* Call registered Tx Half Complete Callback */
+  husart->TxHalfCpltCallback(husart);
+#else
+  /* Call legacy weak Tx Half Complete Callback */
+  HAL_USART_TxHalfCpltCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief DMA USART receive process complete callback.
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void USART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
+{
+  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
+
+  /* DMA Normal mode */
+  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
+  {
+    husart->RxXferCount = 0U;
+
+    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
+    CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
+    CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
+
+    /* Disable the DMA RX transfer for the receiver request by resetting the DMAR bit
+       in USART CR3 register */
+    CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR);
+    /* similarly, disable the DMA TX transfer that was started to provide the
+       clock to the slave device */
+    CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT);
+
+    if (husart->State == HAL_USART_STATE_BUSY_RX)
+    {
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+      /* Call registered Rx Complete Callback */
+      husart->RxCpltCallback(husart);
+#else
+      /* Call legacy weak Rx Complete Callback */
+      HAL_USART_RxCpltCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+    }
+    /* The USART state is HAL_USART_STATE_BUSY_TX_RX */
+    else
+    {
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+      /* Call registered Tx Rx Complete Callback */
+      husart->TxRxCpltCallback(husart);
+#else
+      /* Call legacy weak Tx Rx Complete Callback */
+      HAL_USART_TxRxCpltCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+    }
+    husart->State = HAL_USART_STATE_READY;
+  }
+  /* DMA circular mode */
+  else
+  {
+    if (husart->State == HAL_USART_STATE_BUSY_RX)
+    {
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+      /* Call registered Rx Complete Callback */
+      husart->RxCpltCallback(husart);
+#else
+      /* Call legacy weak Rx Complete Callback */
+      HAL_USART_RxCpltCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+    }
+    /* The USART state is HAL_USART_STATE_BUSY_TX_RX */
+    else
+    {
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+      /* Call registered Tx Rx Complete Callback */
+      husart->TxRxCpltCallback(husart);
+#else
+      /* Call legacy weak Tx Rx Complete Callback */
+      HAL_USART_TxRxCpltCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+    }
+  }
+}
+
+/**
+  * @brief DMA USART receive process half complete callback.
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void USART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
+{
+  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
+
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+  /* Call registered Rx Half Complete Callback */
+  husart->RxHalfCpltCallback(husart);
+#else
+  /* Call legacy weak Rx Half Complete Callback */
+  HAL_USART_RxHalfCpltCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief DMA USART communication error callback.
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void USART_DMAError(DMA_HandleTypeDef *hdma)
+{
+  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
+
+  husart->RxXferCount = 0U;
+  husart->TxXferCount = 0U;
+  USART_EndTransfer(husart);
+
+  husart->ErrorCode |= HAL_USART_ERROR_DMA;
+  husart->State = HAL_USART_STATE_READY;
+
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+  /* Call registered Error Callback */
+  husart->ErrorCallback(husart);
+#else
+  /* Call legacy weak Error Callback */
+  HAL_USART_ErrorCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA USART communication abort callback, when initiated by HAL services on Error
+  *         (To be called at end of DMA Abort procedure following error occurrence).
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void USART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
+{
+  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
+  husart->RxXferCount = 0U;
+  husart->TxXferCount = 0U;
+
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+  /* Call registered Error Callback */
+  husart->ErrorCallback(husart);
+#else
+  /* Call legacy weak Error Callback */
+  HAL_USART_ErrorCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA USART Tx communication abort callback, when initiated by user
+  *         (To be called at end of DMA Tx Abort procedure following user abort request).
+  * @note   When this callback is executed, User Abort complete call back is called only if no
+  *         Abort still ongoing for Rx DMA Handle.
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void USART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
+{
+  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
+
+  husart->hdmatx->XferAbortCallback = NULL;
+
+  /* Check if an Abort process is still ongoing */
+  if (husart->hdmarx != NULL)
+  {
+    if (husart->hdmarx->XferAbortCallback != NULL)
+    {
+      return;
+    }
+  }
+
+  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
+  husart->TxXferCount = 0U;
+  husart->RxXferCount = 0U;
+
+  /* Reset errorCode */
+  husart->ErrorCode = HAL_USART_ERROR_NONE;
+
+  /* Clear the Error flags in the ICR register */
+  __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_OREF | USART_CLEAR_NEF | USART_CLEAR_PEF | USART_CLEAR_FEF);
+
+  /* Restore husart->State to Ready */
+  husart->State = HAL_USART_STATE_READY;
+
+  /* Call user Abort complete callback */
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+  /* Call registered Abort Complete Callback */
+  husart->AbortCpltCallback(husart);
+#else
+  /* Call legacy weak Abort Complete Callback */
+  HAL_USART_AbortCpltCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+
+}
+
+
+/**
+  * @brief  DMA USART Rx communication abort callback, when initiated by user
+  *         (To be called at end of DMA Rx Abort procedure following user abort request).
+  * @note   When this callback is executed, User Abort complete call back is called only if no
+  *         Abort still ongoing for Tx DMA Handle.
+  * @param  hdma DMA handle.
+  * @retval None
+  */
+static void USART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
+{
+  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
+
+  husart->hdmarx->XferAbortCallback = NULL;
+
+  /* Check if an Abort process is still ongoing */
+  if (husart->hdmatx != NULL)
+  {
+    if (husart->hdmatx->XferAbortCallback != NULL)
+    {
+      return;
+    }
+  }
+
+  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
+  husart->TxXferCount = 0U;
+  husart->RxXferCount = 0U;
+
+  /* Reset errorCode */
+  husart->ErrorCode = HAL_USART_ERROR_NONE;
+
+  /* Clear the Error flags in the ICR register */
+  __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_OREF | USART_CLEAR_NEF | USART_CLEAR_PEF | USART_CLEAR_FEF);
+
+  /* Restore husart->State to Ready */
+  husart->State  = HAL_USART_STATE_READY;
+
+  /* Call user Abort complete callback */
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+  /* Call registered Abort Complete Callback */
+  husart->AbortCpltCallback(husart);
+#else
+  /* Call legacy weak Abort Complete Callback */
+  HAL_USART_AbortCpltCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+}
+
+
+/**
+  * @brief  Handle USART Communication Timeout.
+  * @param  husart USART handle.
+  * @param  Flag Specifies the USART flag to check.
+  * @param  Status the Flag status (SET or RESET).
+  * @param  Tickstart Tick start value
+  * @param  Timeout timeout duration.
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
+                                                      uint32_t Tickstart, uint32_t Timeout)
+{
+  /* Wait until flag is set */
+  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
+  {
+    /* Check for the Timeout */
+    if (Timeout != HAL_MAX_DELAY)
+    {
+      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
+      {
+        husart->State = HAL_USART_STATE_READY;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(husart);
+
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+  return HAL_OK;
+}
+
+/**
+  * @brief Configure the USART peripheral.
+  * @param husart USART handle.
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart)
+{
+  uint32_t tmpreg;
+  USART_ClockSourceTypeDef clocksource;
+  HAL_StatusTypeDef ret                = HAL_OK;
+  uint16_t brrtemp;
+  uint32_t usartdiv                    = 0x00000000;
+  uint32_t pclk;
+
+  /* Check the parameters */
+  assert_param(IS_USART_POLARITY(husart->Init.CLKPolarity));
+  assert_param(IS_USART_PHASE(husart->Init.CLKPhase));
+  assert_param(IS_USART_LASTBIT(husart->Init.CLKLastBit));
+  assert_param(IS_USART_BAUDRATE(husart->Init.BaudRate));
+  assert_param(IS_USART_WORD_LENGTH(husart->Init.WordLength));
+  assert_param(IS_USART_STOPBITS(husart->Init.StopBits));
+  assert_param(IS_USART_PARITY(husart->Init.Parity));
+  assert_param(IS_USART_MODE(husart->Init.Mode));
+  assert_param(IS_USART_PRESCALER(husart->Init.ClockPrescaler));
+
+  /*-------------------------- USART CR1 Configuration -----------------------*/
+  /* Clear M, PCE, PS, TE and RE bits and configure
+  *  the USART Word Length, Parity and Mode:
+  *  set the M bits according to husart->Init.WordLength value
+  *  set PCE and PS bits according to husart->Init.Parity value
+  *  set TE and RE bits according to husart->Init.Mode value
+  *  force OVER8 to 1 to allow to reach the maximum speed (Fclock/8) */
+  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
+  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
+
+  /*---------------------------- USART CR2 Configuration ---------------------*/
+  /* Clear and configure the USART Clock, CPOL, CPHA, LBCL STOP and SLVEN bits:
+   * set CPOL bit according to husart->Init.CLKPolarity value
+   * set CPHA bit according to husart->Init.CLKPhase value
+   * set LBCL bit according to husart->Init.CLKLastBit value (used in SPI master mode only)
+   * set STOP[13:12] bits according to husart->Init.StopBits value */
+  tmpreg = (uint32_t)(USART_CLOCK_ENABLE);
+  tmpreg |= (uint32_t)husart->Init.CLKLastBit;
+  tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase);
+  tmpreg |= (uint32_t)husart->Init.StopBits;
+  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
+
+  /*-------------------------- USART PRESC Configuration -----------------------*/
+  /* Configure
+   * - USART Clock Prescaler : set PRESCALER according to husart->Init.ClockPrescaler value */
+  MODIFY_REG(husart->Instance->PRESC, USART_PRESC_PRESCALER, husart->Init.ClockPrescaler);
+
+  /*-------------------------- USART BRR Configuration -----------------------*/
+  /* BRR is filled-up according to OVER8 bit setting which is forced to 1     */
+  USART_GETCLOCKSOURCE(husart, clocksource);
+
+  switch (clocksource)
+  {
+    case USART_CLOCKSOURCE_PCLK1:
+      pclk = HAL_RCC_GetPCLK1Freq();
+      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
+      break;
+    case USART_CLOCKSOURCE_HSI:
+      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
+      break;
+    case USART_CLOCKSOURCE_SYSCLK:
+      pclk = HAL_RCC_GetSysClockFreq();
+      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
+      break;
+    case USART_CLOCKSOURCE_LSE:
+      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(LSE_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
+      break;
+    default:
+      ret = HAL_ERROR;
+      break;
+  }
+
+  /* USARTDIV must be greater than or equal to 0d16 and smaller than or equal to ffff */
+  if ((usartdiv >= USART_BRR_MIN) && (usartdiv <= USART_BRR_MAX))
+  {
+    brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
+    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
+    husart->Instance->BRR = brrtemp;
+  }
+  else
+  {
+    ret = HAL_ERROR;
+  }
+
+  /* Initialize the number of data to process during RX/TX ISR execution */
+  husart->NbTxDataToProcess = 1U;
+  husart->NbRxDataToProcess = 1U;
+
+  /* Clear ISR function pointers */
+  husart->RxISR   = NULL;
+  husart->TxISR   = NULL;
+
+  return ret;
+}
+
+/**
+  * @brief Check the USART Idle State.
+  * @param husart USART handle.
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart)
+{
+  uint32_t tickstart;
+
+  /* Initialize the USART ErrorCode */
+  husart->ErrorCode = HAL_USART_ERROR_NONE;
+
+  /* Init tickstart for timeout management */
+  tickstart = HAL_GetTick();
+
+  /* Check if the Transmitter is enabled */
+  if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
+  {
+    /* Wait until TEACK flag is set */
+    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_TEACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
+    {
+      /* Timeout occurred */
+      return HAL_TIMEOUT;
+    }
+  }
+  /* Check if the Receiver is enabled */
+  if ((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
+  {
+    /* Wait until REACK flag is set */
+    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_REACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
+    {
+      /* Timeout occurred */
+      return HAL_TIMEOUT;
+    }
+  }
+
+  /* Initialize the USART state*/
+  husart->State = HAL_USART_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(husart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Simplex send an amount of data in non-blocking mode.
+  * @note   Function called under interruption only, once
+  *         interruptions have been enabled by HAL_USART_Transmit_IT().
+  * @note   The USART errors are not managed to avoid the overrun error.
+  * @note   ISR function executed when FIFO mode is disabled and when the
+  *         data word length is less than 9 bits long.
+  * @param  husart USART handle.
+  * @retval None
+  */
+static void USART_TxISR_8BIT(USART_HandleTypeDef *husart)
+{
+  const HAL_USART_StateTypeDef state = husart->State;
+
+  /* Check that a Tx process is ongoing */
+  if ((state == HAL_USART_STATE_BUSY_TX) ||
+      (state == HAL_USART_STATE_BUSY_TX_RX))
+  {
+    if (husart->TxXferCount == 0U)
+    {
+      /* Disable the USART Transmit data register empty interrupt */
+      __HAL_USART_DISABLE_IT(husart, USART_IT_TXE);
+
+      /* Enable the USART Transmit Complete Interrupt */
+      __HAL_USART_ENABLE_IT(husart, USART_IT_TC);
+    }
+    else
+    {
+      husart->Instance->TDR = (uint8_t)(*husart->pTxBuffPtr & (uint8_t)0xFF);
+      husart->pTxBuffPtr++;
+      husart->TxXferCount--;
+    }
+  }
+}
+
+/**
+  * @brief  Simplex send an amount of data in non-blocking mode.
+  * @note   Function called under interruption only, once
+  *         interruptions have been enabled by HAL_USART_Transmit_IT().
+  * @note   The USART errors are not managed to avoid the overrun error.
+  * @note   ISR function executed when FIFO mode is disabled and when the
+  *         data word length is 9 bits long.
+  * @param  husart USART handle.
+  * @retval None
+  */
+static void USART_TxISR_16BIT(USART_HandleTypeDef *husart)
+{
+  const HAL_USART_StateTypeDef state = husart->State;
+  uint16_t *tmp;
+
+  if ((state == HAL_USART_STATE_BUSY_TX) ||
+      (state == HAL_USART_STATE_BUSY_TX_RX))
+  {
+    if (husart->TxXferCount == 0U)
+    {
+      /* Disable the USART Transmit data register empty interrupt */
+      __HAL_USART_DISABLE_IT(husart, USART_IT_TXE);
+
+      /* Enable the USART Transmit Complete Interrupt */
+      __HAL_USART_ENABLE_IT(husart, USART_IT_TC);
+    }
+    else
+    {
+      tmp = (uint16_t *) husart->pTxBuffPtr;
+      husart->Instance->TDR = (uint16_t)(*tmp & 0x01FFU);
+      husart->pTxBuffPtr += 2U;
+      husart->TxXferCount--;
+    }
+  }
+}
+
+/**
+  * @brief  Simplex send an amount of data in non-blocking mode.
+  * @note   Function called under interruption only, once
+  *         interruptions have been enabled by HAL_USART_Transmit_IT().
+  * @note   The USART errors are not managed to avoid the overrun error.
+  * @note   ISR function executed when FIFO mode is enabled and when the
+  *         data word length is less than 9 bits long.
+  * @param  husart USART handle.
+  * @retval None
+  */
+static void USART_TxISR_8BIT_FIFOEN(USART_HandleTypeDef *husart)
+{
+  const HAL_USART_StateTypeDef state = husart->State;
+  uint16_t  nb_tx_data;
+
+  /* Check that a Tx process is ongoing */
+  if ((state == HAL_USART_STATE_BUSY_TX) ||
+      (state == HAL_USART_STATE_BUSY_TX_RX))
+  {
+    for (nb_tx_data = husart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
+    {
+      if (husart->TxXferCount == 0U)
+      {
+        /* Disable the TX FIFO threshold interrupt */
+        __HAL_USART_DISABLE_IT(husart, USART_IT_TXFT);
+
+        /* Enable the USART Transmit Complete Interrupt */
+        __HAL_USART_ENABLE_IT(husart, USART_IT_TC);
+
+        break; /* force exit loop */
+      }
+      else if (__HAL_USART_GET_FLAG(husart, USART_FLAG_TXFNF) == SET)
+      {
+        husart->Instance->TDR = (uint8_t)(*husart->pTxBuffPtr & (uint8_t)0xFF);
+        husart->pTxBuffPtr++;
+        husart->TxXferCount--;
+      }
+      else
+      {
+        /* Nothing to do */
+      }
+    }
+  }
+}
+
+/**
+  * @brief  Simplex send an amount of data in non-blocking mode.
+  * @note   Function called under interruption only, once
+  *         interruptions have been enabled by HAL_USART_Transmit_IT().
+  * @note   The USART errors are not managed to avoid the overrun error.
+  * @note   ISR function executed when FIFO mode is enabled and when the
+  *         data word length is 9 bits long.
+  * @param  husart USART handle.
+  * @retval None
+  */
+static void USART_TxISR_16BIT_FIFOEN(USART_HandleTypeDef *husart)
+{
+  const HAL_USART_StateTypeDef state = husart->State;
+  uint16_t *tmp;
+  uint16_t  nb_tx_data;
+
+  /* Check that a Tx process is ongoing */
+  if ((state == HAL_USART_STATE_BUSY_TX) ||
+      (state == HAL_USART_STATE_BUSY_TX_RX))
+  {
+    for (nb_tx_data = husart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
+    {
+      if (husart->TxXferCount == 0U)
+      {
+        /* Disable the TX FIFO threshold interrupt */
+        __HAL_USART_DISABLE_IT(husart, USART_IT_TXFT);
+
+        /* Enable the USART Transmit Complete Interrupt */
+        __HAL_USART_ENABLE_IT(husart, USART_IT_TC);
+
+        break; /* force exit loop */
+      }
+      else if (__HAL_USART_GET_FLAG(husart, USART_FLAG_TXFNF) == SET)
+      {
+        tmp = (uint16_t *) husart->pTxBuffPtr;
+        husart->Instance->TDR = (uint16_t)(*tmp & 0x01FFU);
+        husart->pTxBuffPtr += 2U;
+        husart->TxXferCount--;
+      }
+      else
+      {
+        /* Nothing to do */
+      }
+    }
+  }
+}
+
+/**
+  * @brief  Wraps up transmission in non-blocking mode.
+  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
+  *                the configuration information for the specified USART module.
+  * @retval None
+  */
+static void USART_EndTransmit_IT(USART_HandleTypeDef *husart)
+{
+  /* Disable the USART Transmit Complete Interrupt */
+  __HAL_USART_DISABLE_IT(husart, USART_IT_TC);
+
+  /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
+  __HAL_USART_DISABLE_IT(husart, USART_IT_ERR);
+
+  /* Clear TxISR function pointer */
+  husart->TxISR = NULL;
+
+  if (husart->State == HAL_USART_STATE_BUSY_TX)
+  {
+    /* Clear overrun flag and discard the received data */
+    __HAL_USART_CLEAR_OREFLAG(husart);
+    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
+
+    /* Tx process is completed, restore husart->State to Ready */
+    husart->State = HAL_USART_STATE_READY;
+
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+    /* Call registered Tx Complete Callback */
+    husart->TxCpltCallback(husart);
+#else
+    /* Call legacy weak Tx Complete Callback */
+    HAL_USART_TxCpltCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+  }
+  else if (husart->RxXferCount == 0U)
+  {
+    /* TxRx process is completed, restore husart->State to Ready */
+    husart->State = HAL_USART_STATE_READY;
+
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+    /* Call registered Tx Rx Complete Callback */
+    husart->TxRxCpltCallback(husart);
+#else
+    /* Call legacy weak Tx Rx Complete Callback */
+    HAL_USART_TxRxCpltCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+  }
+  else
+  {
+    /* Nothing to do */
+  }
+}
+
+
+/**
+  * @brief  Simplex receive an amount of data in non-blocking mode.
+  * @note   Function called under interruption only, once
+  *         interruptions have been enabled by HAL_USART_Receive_IT().
+  * @note   ISR function executed when FIFO mode is disabled and when the
+  *         data word length is less than 9 bits long.
+  * @param  husart USART handle
+  * @retval None
+  */
+static void USART_RxISR_8BIT(USART_HandleTypeDef *husart)
+{
+  const HAL_USART_StateTypeDef state = husart->State;
+  uint16_t txdatacount;
+  uint16_t uhMask = husart->Mask;
+  uint32_t txftie;
+
+  if ((state == HAL_USART_STATE_BUSY_RX) ||
+      (state == HAL_USART_STATE_BUSY_TX_RX))
+  {
+    *husart->pRxBuffPtr = (uint8_t)(husart->Instance->RDR & (uint8_t)uhMask);
+    husart->pRxBuffPtr++;
+    husart->RxXferCount--;
+
+    if (husart->RxXferCount == 0U)
+    {
+      /* Disable the USART Parity Error Interrupt and RXNE interrupt*/
+      CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
+
+      /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
+      CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
+
+      /* Clear RxISR function pointer */
+      husart->RxISR = NULL;
+
+      /* txftie and txdatacount are temporary variables for MISRAC2012-Rule-13.5 */
+      txftie = READ_BIT(husart->Instance->CR3, USART_CR3_TXFTIE);
+      txdatacount = husart->TxXferCount;
+
+      if (state == HAL_USART_STATE_BUSY_RX)
+      {
+        /* Clear SPI slave underrun flag and discard transmit data */
+        if (husart->SlaveMode == USART_SLAVEMODE_ENABLE)
+        {
+          __HAL_USART_CLEAR_UDRFLAG(husart);
+          __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
+        }
+
+        /* Rx process is completed, restore husart->State to Ready */
+        husart->State = HAL_USART_STATE_READY;
+
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+        /* Call registered Rx Complete Callback */
+        husart->RxCpltCallback(husart);
+#else
+        /* Call legacy weak Rx Complete Callback */
+        HAL_USART_RxCpltCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+      }
+      else if ((READ_BIT(husart->Instance->CR1, USART_CR1_TCIE) != USART_CR1_TCIE) &&
+               (txftie != USART_CR3_TXFTIE) &&
+               (txdatacount == 0U))
+      {
+        /* TxRx process is completed, restore husart->State to Ready */
+        husart->State = HAL_USART_STATE_READY;
+
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+        /* Call registered Tx Rx Complete Callback */
+        husart->TxRxCpltCallback(husart);
+#else
+        /* Call legacy weak Tx Rx Complete Callback */
+        HAL_USART_TxRxCpltCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+      }
+      else
+      {
+        /* Nothing to do */
+      }
+    }
+    else if ((state == HAL_USART_STATE_BUSY_RX) &&
+             (husart->SlaveMode == USART_SLAVEMODE_DISABLE))
+    {
+      /* Send dummy byte in order to generate the clock for the Slave to Send the next data */
+      husart->Instance->TDR = (USART_DUMMY_DATA & (uint16_t)0x00FF);
+    }
+    else
+    {
+      /* Nothing to do */
+    }
+  }
+}
+
+/**
+  * @brief  Simplex receive an amount of data in non-blocking mode.
+  * @note   Function called under interruption only, once
+  *         interruptions have been enabled by HAL_USART_Receive_IT().
+  * @note   ISR function executed when FIFO mode is disabled and when the
+  *         data word length is 9 bits long.
+  * @param  husart USART handle
+  * @retval None
+  */
+static void USART_RxISR_16BIT(USART_HandleTypeDef *husart)
+{
+  const HAL_USART_StateTypeDef state = husart->State;
+  uint16_t txdatacount;
+  uint16_t *tmp;
+  uint16_t uhMask = husart->Mask;
+  uint32_t txftie;
+
+  if ((state == HAL_USART_STATE_BUSY_RX) ||
+      (state == HAL_USART_STATE_BUSY_TX_RX))
+  {
+    tmp = (uint16_t *) husart->pRxBuffPtr;
+    *tmp = (uint16_t)(husart->Instance->RDR & uhMask);
+    husart->pRxBuffPtr += 2U;
+    husart->RxXferCount--;
+
+    if (husart->RxXferCount == 0U)
+    {
+      /* Disable the USART Parity Error Interrupt and RXNE interrupt*/
+      CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
+
+      /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
+      CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
+
+      /* Clear RxISR function pointer */
+      husart->RxISR = NULL;
+
+      /* txftie and txdatacount are temporary variables for MISRAC2012-Rule-13.5 */
+      txftie = READ_BIT(husart->Instance->CR3, USART_CR3_TXFTIE);
+      txdatacount = husart->TxXferCount;
+
+      if (state == HAL_USART_STATE_BUSY_RX)
+      {
+        /* Clear SPI slave underrun flag and discard transmit data */
+        if (husart->SlaveMode == USART_SLAVEMODE_ENABLE)
+        {
+          __HAL_USART_CLEAR_UDRFLAG(husart);
+          __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
+        }
+
+        /* Rx process is completed, restore husart->State to Ready */
+        husart->State = HAL_USART_STATE_READY;
+
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+        /* Call registered Rx Complete Callback */
+        husart->RxCpltCallback(husart);
+#else
+        /* Call legacy weak Rx Complete Callback */
+        HAL_USART_RxCpltCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+      }
+      else if ((READ_BIT(husart->Instance->CR1, USART_CR1_TCIE) != USART_CR1_TCIE) &&
+               (txftie != USART_CR3_TXFTIE) &&
+               (txdatacount == 0U))
+      {
+        /* TxRx process is completed, restore husart->State to Ready */
+        husart->State = HAL_USART_STATE_READY;
+
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+        /* Call registered Tx Rx Complete Callback */
+        husart->TxRxCpltCallback(husart);
+#else
+        /* Call legacy weak Tx Rx Complete Callback */
+        HAL_USART_TxRxCpltCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+      }
+      else
+      {
+        /* Nothing to do */
+      }
+    }
+    else if ((state == HAL_USART_STATE_BUSY_RX) &&
+             (husart->SlaveMode == USART_SLAVEMODE_DISABLE))
+    {
+      /* Send dummy byte in order to generate the clock for the Slave to Send the next data */
+      husart->Instance->TDR = (USART_DUMMY_DATA & (uint16_t)0x00FF);
+    }
+    else
+    {
+      /* Nothing to do */
+    }
+  }
+}
+
+/**
+  * @brief  Simplex receive an amount of data in non-blocking mode.
+  * @note   Function called under interruption only, once
+  *         interruptions have been enabled by HAL_USART_Receive_IT().
+  * @note   ISR function executed when FIFO mode is enabled and when the
+  *         data word length is less than 9 bits long.
+  * @param  husart USART handle
+  * @retval None
+  */
+static void USART_RxISR_8BIT_FIFOEN(USART_HandleTypeDef *husart)
+{
+  HAL_USART_StateTypeDef state = husart->State;
+  uint16_t txdatacount;
+  uint16_t rxdatacount;
+  uint16_t uhMask = husart->Mask;
+  uint16_t nb_rx_data;
+  uint32_t txftie;
+
+  /* Check that a Rx process is ongoing */
+  if ((state == HAL_USART_STATE_BUSY_RX) ||
+      (state == HAL_USART_STATE_BUSY_TX_RX))
+  {
+    for (nb_rx_data = husart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
+    {
+      if (__HAL_USART_GET_FLAG(husart, USART_FLAG_RXFNE) == SET)
+      {
+        *husart->pRxBuffPtr = (uint8_t)(husart->Instance->RDR & (uint8_t)(uhMask & 0xFFU));
+        husart->pRxBuffPtr++;
+        husart->RxXferCount--;
+
+        if (husart->RxXferCount == 0U)
+        {
+          /* Disable the USART Parity Error Interrupt */
+          CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
+
+          /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error)
+             and RX FIFO Threshold interrupt */
+          CLEAR_BIT(husart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
+
+          /* Clear RxISR function pointer */
+          husart->RxISR = NULL;
+
+          /* txftie and txdatacount are temporary variables for MISRAC2012-Rule-13.5 */
+          txftie = READ_BIT(husart->Instance->CR3, USART_CR3_TXFTIE);
+          txdatacount = husart->TxXferCount;
+
+          if (state == HAL_USART_STATE_BUSY_RX)
+          {
+            /* Clear SPI slave underrun flag and discard transmit data */
+            if (husart->SlaveMode == USART_SLAVEMODE_ENABLE)
+            {
+              __HAL_USART_CLEAR_UDRFLAG(husart);
+              __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
+            }
+
+            /* Rx process is completed, restore husart->State to Ready */
+            husart->State = HAL_USART_STATE_READY;
+            state = HAL_USART_STATE_READY;
+
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+            /* Call registered Rx Complete Callback */
+            husart->RxCpltCallback(husart);
+#else
+            /* Call legacy weak Rx Complete Callback */
+            HAL_USART_RxCpltCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+          }
+          else if ((READ_BIT(husart->Instance->CR1, USART_CR1_TCIE) != USART_CR1_TCIE) &&
+                   (txftie != USART_CR3_TXFTIE) &&
+                   (txdatacount == 0U))
+          {
+            /* TxRx process is completed, restore husart->State to Ready */
+            husart->State = HAL_USART_STATE_READY;
+            state = HAL_USART_STATE_READY;
+
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+            /* Call registered Tx Rx Complete Callback */
+            husart->TxRxCpltCallback(husart);
+#else
+            /* Call legacy weak Tx Rx Complete Callback */
+            HAL_USART_TxRxCpltCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+          }
+          else
+          {
+            /* Nothing to do */
+          }
+        }
+        else if ((state == HAL_USART_STATE_BUSY_RX) &&
+                 (husart->SlaveMode == USART_SLAVEMODE_DISABLE))
+        {
+          /* Send dummy byte in order to generate the clock for the Slave to Send the next data */
+          husart->Instance->TDR = (USART_DUMMY_DATA & (uint16_t)0x00FF);
+        }
+        else
+        {
+          /* Nothing to do */
+        }
+      }
+    }
+
+    /* When remaining number of bytes to receive is less than the RX FIFO
+    threshold, next incoming frames are processed as if FIFO mode was
+    disabled (i.e. one interrupt per received frame).
+    */
+    rxdatacount = husart->RxXferCount;
+    if (((rxdatacount != 0U)) && (rxdatacount < husart->NbRxDataToProcess))
+    {
+      /* Disable the USART RXFT interrupt*/
+      CLEAR_BIT(husart->Instance->CR3, USART_CR3_RXFTIE);
+
+      /* Update the RxISR function pointer */
+      husart->RxISR = USART_RxISR_8BIT;
+
+      /* Enable the USART Data Register Not Empty interrupt */
+      SET_BIT(husart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
+
+      if ((husart->TxXferCount == 0U) &&
+          (state == HAL_USART_STATE_BUSY_TX_RX) &&
+          (husart->SlaveMode == USART_SLAVEMODE_DISABLE))
+      {
+        /* Send dummy byte in order to generate the clock for the Slave to Send the next data */
+        husart->Instance->TDR = (USART_DUMMY_DATA & (uint16_t)0x00FF);
+      }
+    }
+  }
+  else
+  {
+    /* Clear RXNE interrupt flag */
+    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
+  }
+}
+
+/**
+  * @brief  Simplex receive an amount of data in non-blocking mode.
+  * @note   Function called under interruption only, once
+  *         interruptions have been enabled by HAL_USART_Receive_IT().
+  * @note   ISR function executed when FIFO mode is enabled and when the
+  *         data word length is 9 bits long.
+  * @param  husart USART handle
+  * @retval None
+  */
+static void USART_RxISR_16BIT_FIFOEN(USART_HandleTypeDef *husart)
+{
+  HAL_USART_StateTypeDef state = husart->State;
+  uint16_t txdatacount;
+  uint16_t rxdatacount;
+  uint16_t *tmp;
+  uint16_t uhMask = husart->Mask;
+  uint16_t nb_rx_data;
+  uint32_t txftie;
+
+  /* Check that a Tx process is ongoing */
+  if ((state == HAL_USART_STATE_BUSY_RX) ||
+      (state == HAL_USART_STATE_BUSY_TX_RX))
+  {
+    for (nb_rx_data = husart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
+    {
+      if (__HAL_USART_GET_FLAG(husart, USART_FLAG_RXFNE) == SET)
+      {
+        tmp = (uint16_t *) husart->pRxBuffPtr;
+        *tmp = (uint16_t)(husart->Instance->RDR & uhMask);
+        husart->pRxBuffPtr += 2U;
+        husart->RxXferCount--;
+
+        if (husart->RxXferCount == 0U)
+        {
+          /* Disable the USART Parity Error Interrupt */
+          CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
+
+          /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error)
+             and RX FIFO Threshold interrupt */
+          CLEAR_BIT(husart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
+
+          /* Clear RxISR function pointer */
+          husart->RxISR = NULL;
+
+          /* txftie and txdatacount are temporary variables for MISRAC2012-Rule-13.5 */
+          txftie = READ_BIT(husart->Instance->CR3, USART_CR3_TXFTIE);
+          txdatacount = husart->TxXferCount;
+
+          if (state == HAL_USART_STATE_BUSY_RX)
+          {
+            /* Clear SPI slave underrun flag and discard transmit data */
+            if (husart->SlaveMode == USART_SLAVEMODE_ENABLE)
+            {
+              __HAL_USART_CLEAR_UDRFLAG(husart);
+              __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
+            }
+
+            /* Rx process is completed, restore husart->State to Ready */
+            husart->State = HAL_USART_STATE_READY;
+            state = HAL_USART_STATE_READY;
+
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+            /* Call registered Rx Complete Callback */
+            husart->RxCpltCallback(husart);
+#else
+            /* Call legacy weak Rx Complete Callback */
+            HAL_USART_RxCpltCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+          }
+          else if ((READ_BIT(husart->Instance->CR1, USART_CR1_TCIE) != USART_CR1_TCIE) &&
+                   (txftie != USART_CR3_TXFTIE) &&
+                   (txdatacount == 0U))
+          {
+            /* TxRx process is completed, restore husart->State to Ready */
+            husart->State = HAL_USART_STATE_READY;
+            state = HAL_USART_STATE_READY;
+
+#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
+            /* Call registered Tx Rx Complete Callback */
+            husart->TxRxCpltCallback(husart);
+#else
+            /* Call legacy weak Tx Rx Complete Callback */
+            HAL_USART_TxRxCpltCallback(husart);
+#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
+          }
+          else
+          {
+            /* Nothing to do */
+          }
+        }
+        else if ((state == HAL_USART_STATE_BUSY_RX) &&
+                 (husart->SlaveMode == USART_SLAVEMODE_DISABLE))
+        {
+          /* Send dummy byte in order to generate the clock for the Slave to Send the next data */
+          husart->Instance->TDR = (USART_DUMMY_DATA & (uint16_t)0x00FF);
+        }
+        else
+        {
+          /* Nothing to do */
+        }
+      }
+    }
+
+    /* When remaining number of bytes to receive is less than the RX FIFO
+    threshold, next incoming frames are processed as if FIFO mode was
+    disabled (i.e. one interrupt per received frame).
+    */
+    rxdatacount = husart->RxXferCount;
+    if (((rxdatacount != 0U)) && (rxdatacount < husart->NbRxDataToProcess))
+    {
+      /* Disable the USART RXFT interrupt*/
+      CLEAR_BIT(husart->Instance->CR3, USART_CR3_RXFTIE);
+
+      /* Update the RxISR function pointer */
+      husart->RxISR = USART_RxISR_16BIT;
+
+      /* Enable the USART Data Register Not Empty interrupt */
+      SET_BIT(husart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
+
+      if ((husart->TxXferCount == 0U) &&
+          (state == HAL_USART_STATE_BUSY_TX_RX) &&
+          (husart->SlaveMode == USART_SLAVEMODE_DISABLE))
+      {
+        /* Send dummy byte in order to generate the clock for the Slave to Send the next data */
+        husart->Instance->TDR = (USART_DUMMY_DATA & (uint16_t)0x00FF);
+      }
+    }
+  }
+  else
+  {
+    /* Clear RXNE interrupt flag */
+    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
+  }
+}
+
+/**
+  * @}
+  */
+
+#endif /* HAL_USART_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_usart_ex.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_usart_ex.c
new file mode 100644
index 0000000..cfba02b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_usart_ex.c
@@ -0,0 +1,542 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_usart_ex.c
+  * @author  MCD Application Team
+  * @brief   Extended USART HAL module driver.
+  *          This file provides firmware functions to manage the following extended
+  *          functionalities of the Universal Synchronous Receiver Transmitter Peripheral (USART).
+  *           + Peripheral Control functions
+  *
+  *
+  @verbatim
+  ==============================================================================
+               ##### USART peripheral extended features  #####
+  ==============================================================================
+
+    (#) FIFO mode enabling/disabling and RX/TX FIFO threshold programming.
+
+        -@- When USART operates in FIFO mode, FIFO mode must be enabled prior
+            starting RX/TX transfers. Also RX/TX FIFO thresholds must be
+            configured prior starting RX/TX transfers.
+
+    (#) Slave mode enabling/disabling and NSS pin configuration.
+
+        -@- When USART operates in Slave mode, Slave mode must be enabled prior
+            starting RX/TX transfers.
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup USARTEx USARTEx
+  * @brief USART Extended HAL module driver
+  * @{
+  */
+
+#ifdef HAL_USART_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/** @defgroup USARTEx_Private_Constants USARTEx Private Constants
+  * @{
+  */
+/* USART RX FIFO depth */
+#define RX_FIFO_DEPTH 8U
+
+/* USART TX FIFO depth */
+#define TX_FIFO_DEPTH 8U
+/**
+  * @}
+  */
+
+/* Private define ------------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/** @defgroup USARTEx_Private_Functions USARTEx Private Functions
+  * @{
+  */
+static void USARTEx_SetNbDataToProcess(USART_HandleTypeDef *husart);
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup USARTEx_Exported_Functions  USARTEx Exported Functions
+  * @{
+  */
+
+/** @defgroup USARTEx_Exported_Functions_Group1 IO operation functions
+  * @brief Extended USART Transmit/Receive functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### IO operation functions #####
+ ===============================================================================
+    This subsection provides a set of FIFO mode related callback functions.
+
+    (#) TX/RX Fifos Callbacks:
+        (+) HAL_USARTEx_RxFifoFullCallback()
+        (+) HAL_USARTEx_TxFifoEmptyCallback()
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  USART RX Fifo full callback.
+  * @param  husart USART handle.
+  * @retval None
+  */
+__weak void HAL_USARTEx_RxFifoFullCallback(USART_HandleTypeDef *husart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(husart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_USARTEx_RxFifoFullCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  USART TX Fifo empty callback.
+  * @param  husart USART handle.
+  * @retval None
+  */
+__weak void HAL_USARTEx_TxFifoEmptyCallback(USART_HandleTypeDef *husart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(husart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_USARTEx_TxFifoEmptyCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USARTEx_Exported_Functions_Group2 Peripheral Control functions
+  * @brief    Extended Peripheral Control functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### Peripheral Control functions #####
+ ===============================================================================
+    [..] This section provides the following functions:
+     (+) HAL_USARTEx_EnableSPISlaveMode() API enables the SPI slave mode
+     (+) HAL_USARTEx_DisableSPISlaveMode() API disables the SPI slave mode
+     (+) HAL_USARTEx_ConfigNSS API configures the Slave Select input pin (NSS)
+     (+) HAL_USARTEx_EnableFifoMode() API enables the FIFO mode
+     (+) HAL_USARTEx_DisableFifoMode() API disables the FIFO mode
+     (+) HAL_USARTEx_SetTxFifoThreshold() API sets the TX FIFO threshold
+     (+) HAL_USARTEx_SetRxFifoThreshold() API sets the RX FIFO threshold
+
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Enable the SPI slave mode.
+  * @note When the USART operates in SPI slave mode, it handles data flow using
+  *       the serial interface clock derived from the external SCLK signal
+  *       provided by the external master SPI device.
+  * @note In SPI slave mode, the USART must be enabled before starting the master
+  *       communications (or between frames while the clock is stable). Otherwise,
+  *       if the USART slave is enabled while the master is in the middle of a
+  *       frame, it will become desynchronized with the master.
+  * @note The data register of the slave needs to be ready before the first edge
+  *       of the communication clock or before the end of the ongoing communication,
+  *       otherwise the SPI slave will transmit zeros.
+  * @param husart      USART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USARTEx_EnableSlaveMode(USART_HandleTypeDef *husart)
+{
+  uint32_t tmpcr1;
+
+  /* Check parameters */
+  assert_param(IS_UART_SPI_SLAVE_INSTANCE(husart->Instance));
+
+  /* Process Locked */
+  __HAL_LOCK(husart);
+
+  husart->State = HAL_USART_STATE_BUSY;
+
+  /* Save actual USART configuration */
+  tmpcr1 = READ_REG(husart->Instance->CR1);
+
+  /* Disable USART */
+  __HAL_USART_DISABLE(husart);
+
+  /* In SPI slave mode mode, the following bits must be kept cleared:
+  - LINEN and CLKEN bit in the USART_CR2 register
+  - HDSEL, SCEN and IREN bits in the USART_CR3 register.*/
+  CLEAR_BIT(husart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
+  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
+
+  /* Enable SPI slave mode */
+  SET_BIT(husart->Instance->CR2, USART_CR2_SLVEN);
+
+  /* Restore USART configuration */
+  WRITE_REG(husart->Instance->CR1, tmpcr1);
+
+  husart->SlaveMode = USART_SLAVEMODE_ENABLE;
+
+  husart->State = HAL_USART_STATE_READY;
+
+  /* Enable USART */
+  __HAL_USART_ENABLE(husart);
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(husart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Disable the SPI slave mode.
+  * @param husart      USART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USARTEx_DisableSlaveMode(USART_HandleTypeDef *husart)
+{
+  uint32_t tmpcr1;
+
+  /* Check parameters */
+  assert_param(IS_UART_SPI_SLAVE_INSTANCE(husart->Instance));
+
+  /* Process Locked */
+  __HAL_LOCK(husart);
+
+  husart->State = HAL_USART_STATE_BUSY;
+
+  /* Save actual USART configuration */
+  tmpcr1 = READ_REG(husart->Instance->CR1);
+
+  /* Disable USART */
+  __HAL_USART_DISABLE(husart);
+
+  /* Disable SPI slave mode */
+  CLEAR_BIT(husart->Instance->CR2, USART_CR2_SLVEN);
+
+  /* Restore USART configuration */
+  WRITE_REG(husart->Instance->CR1, tmpcr1);
+
+  husart->SlaveMode = USART_SLAVEMODE_DISABLE;
+
+  husart->State = HAL_USART_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(husart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configure the Slave Select input pin (NSS).
+  * @note Software NSS management: SPI slave will always be selected and NSS
+  *       input pin will be ignored.
+  * @note Hardware NSS management: the SPI slave selection depends on NSS
+  *       input pin. The slave is selected when NSS is low and deselected when
+  *       NSS is high.
+  * @param husart      USART handle.
+  * @param NSSConfig   NSS configuration.
+  *          This parameter can be one of the following values:
+  *            @arg @ref USART_NSS_HARD
+  *            @arg @ref USART_NSS_SOFT
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USARTEx_ConfigNSS(USART_HandleTypeDef *husart, uint32_t NSSConfig)
+{
+  uint32_t tmpcr1;
+
+  /* Check parameters */
+  assert_param(IS_UART_SPI_SLAVE_INSTANCE(husart->Instance));
+  assert_param(IS_USART_NSS(NSSConfig));
+
+  /* Process Locked */
+  __HAL_LOCK(husart);
+
+  husart->State = HAL_USART_STATE_BUSY;
+
+  /* Save actual USART configuration */
+  tmpcr1 = READ_REG(husart->Instance->CR1);
+
+  /* Disable USART */
+  __HAL_USART_DISABLE(husart);
+
+  /* Program DIS_NSS bit in the USART_CR2 register */
+  MODIFY_REG(husart->Instance->CR2, USART_CR2_DIS_NSS, NSSConfig);
+
+  /* Restore USART configuration */
+  WRITE_REG(husart->Instance->CR1, tmpcr1);
+
+  husart->State = HAL_USART_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(husart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Enable the FIFO mode.
+  * @param husart      USART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USARTEx_EnableFifoMode(USART_HandleTypeDef *husart)
+{
+  uint32_t tmpcr1;
+
+  /* Check parameters */
+  assert_param(IS_UART_FIFO_INSTANCE(husart->Instance));
+
+  /* Process Locked */
+  __HAL_LOCK(husart);
+
+  husart->State = HAL_USART_STATE_BUSY;
+
+  /* Save actual USART configuration */
+  tmpcr1 = READ_REG(husart->Instance->CR1);
+
+  /* Disable USART */
+  __HAL_USART_DISABLE(husart);
+
+  /* Enable FIFO mode */
+  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
+  husart->FifoMode = USART_FIFOMODE_ENABLE;
+
+  /* Restore USART configuration */
+  WRITE_REG(husart->Instance->CR1, tmpcr1);
+
+  /* Determine the number of data to process during RX/TX ISR execution */
+  USARTEx_SetNbDataToProcess(husart);
+
+  husart->State = HAL_USART_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(husart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Disable the FIFO mode.
+  * @param husart      USART handle.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USARTEx_DisableFifoMode(USART_HandleTypeDef *husart)
+{
+  uint32_t tmpcr1;
+
+  /* Check parameters */
+  assert_param(IS_UART_FIFO_INSTANCE(husart->Instance));
+
+  /* Process Locked */
+  __HAL_LOCK(husart);
+
+  husart->State = HAL_USART_STATE_BUSY;
+
+  /* Save actual USART configuration */
+  tmpcr1 = READ_REG(husart->Instance->CR1);
+
+  /* Disable USART */
+  __HAL_USART_DISABLE(husart);
+
+  /* Enable FIFO mode */
+  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
+  husart->FifoMode = USART_FIFOMODE_DISABLE;
+
+  /* Restore USART configuration */
+  WRITE_REG(husart->Instance->CR1, tmpcr1);
+
+  husart->State = HAL_USART_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(husart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Set the TXFIFO threshold.
+  * @param husart      USART handle.
+  * @param Threshold  TX FIFO threshold value
+  *          This parameter can be one of the following values:
+  *            @arg @ref USART_TXFIFO_THRESHOLD_1_8
+  *            @arg @ref USART_TXFIFO_THRESHOLD_1_4
+  *            @arg @ref USART_TXFIFO_THRESHOLD_1_2
+  *            @arg @ref USART_TXFIFO_THRESHOLD_3_4
+  *            @arg @ref USART_TXFIFO_THRESHOLD_7_8
+  *            @arg @ref USART_TXFIFO_THRESHOLD_8_8
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USARTEx_SetTxFifoThreshold(USART_HandleTypeDef *husart, uint32_t Threshold)
+{
+  uint32_t tmpcr1;
+
+  /* Check parameters */
+  assert_param(IS_UART_FIFO_INSTANCE(husart->Instance));
+  assert_param(IS_USART_TXFIFO_THRESHOLD(Threshold));
+
+  /* Process Locked */
+  __HAL_LOCK(husart);
+
+  husart->State = HAL_USART_STATE_BUSY;
+
+  /* Save actual USART configuration */
+  tmpcr1 = READ_REG(husart->Instance->CR1);
+
+  /* Disable USART */
+  __HAL_USART_DISABLE(husart);
+
+  /* Update TX threshold configuration */
+  MODIFY_REG(husart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
+
+  /* Determine the number of data to process during RX/TX ISR execution */
+  USARTEx_SetNbDataToProcess(husart);
+
+  /* Restore USART configuration */
+  WRITE_REG(husart->Instance->CR1, tmpcr1);
+
+  husart->State = HAL_USART_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(husart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Set the RXFIFO threshold.
+  * @param husart      USART handle.
+  * @param Threshold  RX FIFO threshold value
+  *          This parameter can be one of the following values:
+  *            @arg @ref USART_RXFIFO_THRESHOLD_1_8
+  *            @arg @ref USART_RXFIFO_THRESHOLD_1_4
+  *            @arg @ref USART_RXFIFO_THRESHOLD_1_2
+  *            @arg @ref USART_RXFIFO_THRESHOLD_3_4
+  *            @arg @ref USART_RXFIFO_THRESHOLD_7_8
+  *            @arg @ref USART_RXFIFO_THRESHOLD_8_8
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_USARTEx_SetRxFifoThreshold(USART_HandleTypeDef *husart, uint32_t Threshold)
+{
+  uint32_t tmpcr1;
+
+  /* Check the parameters */
+  assert_param(IS_UART_FIFO_INSTANCE(husart->Instance));
+  assert_param(IS_USART_RXFIFO_THRESHOLD(Threshold));
+
+  /* Process Locked */
+  __HAL_LOCK(husart);
+
+  husart->State = HAL_USART_STATE_BUSY;
+
+  /* Save actual USART configuration */
+  tmpcr1 = READ_REG(husart->Instance->CR1);
+
+  /* Disable USART */
+  __HAL_USART_DISABLE(husart);
+
+  /* Update RX threshold configuration */
+  MODIFY_REG(husart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
+
+  /* Determine the number of data to process during RX/TX ISR execution */
+  USARTEx_SetNbDataToProcess(husart);
+
+  /* Restore USART configuration */
+  WRITE_REG(husart->Instance->CR1, tmpcr1);
+
+  husart->State = HAL_USART_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(husart);
+
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup USARTEx_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief Calculate the number of data to process in RX/TX ISR.
+  * @note The RX FIFO depth and the TX FIFO depth is extracted from
+  *       the USART configuration registers.
+  * @param husart USART handle.
+  * @retval None
+  */
+static void USARTEx_SetNbDataToProcess(USART_HandleTypeDef *husart)
+{
+  uint8_t rx_fifo_depth;
+  uint8_t tx_fifo_depth;
+  uint8_t rx_fifo_threshold;
+  uint8_t tx_fifo_threshold;
+  /* 2 0U/1U added for MISRAC2012-Rule-18.1_b and MISRAC2012-Rule-18.1_d */
+  static const uint8_t numerator[]   = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
+  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
+
+  if (husart->FifoMode == USART_FIFOMODE_DISABLE)
+  {
+    husart->NbTxDataToProcess = 1U;
+    husart->NbRxDataToProcess = 1U;
+  }
+  else
+  {
+    rx_fifo_depth = RX_FIFO_DEPTH;
+    tx_fifo_depth = TX_FIFO_DEPTH;
+    rx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3,
+                                            USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos) & 0xFFU);
+    tx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3,
+                                            USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos) & 0xFFU);
+    husart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
+                                (uint16_t)denominator[tx_fifo_threshold];
+    husart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
+                                (uint16_t)denominator[rx_fifo_threshold];
+  }
+}
+/**
+  * @}
+  */
+
+#endif /* HAL_USART_MODULE_ENABLED */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_wwdg.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_wwdg.c
new file mode 100644
index 0000000..0e4afec
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_wwdg.c
@@ -0,0 +1,422 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_hal_wwdg.c
+  * @author  MCD Application Team
+  * @brief   WWDG HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Window Watchdog (WWDG) peripheral:
+  *           + Initialization and Configuration functions
+  *           + IO operation functions
+  @verbatim
+  ==============================================================================
+                      ##### WWDG Specific features #####
+  ==============================================================================
+  [..]
+    Once enabled the WWDG generates a system reset on expiry of a programmed
+    time period, unless the program refreshes the counter (T[6;0] downcounter)
+    before reaching 0x3F value (i.e. a reset is generated when the counter
+    value rolls down from 0x40 to 0x3F).
+
+    (+) An MCU reset is also generated if the counter value is refreshed
+        before the counter has reached the refresh window value. This
+        implies that the counter must be refreshed in a limited window.
+    (+) Once enabled the WWDG cannot be disabled except by a system reset.
+    (+) If required by application, an Early Wakeup Interrupt can be triggered
+        in order to be warned before WWDG expiration. The Early Wakeup Interrupt
+        (EWI) can be used if specific safety operations or data logging must
+        be performed before the actual reset is generated. When the downcounter
+        reaches 0x40, interrupt occurs. This mechanism requires WWDG interrupt
+        line to be enabled in NVIC. Once enabled, EWI interrupt cannot be
+        disabled except by a system reset.
+    (+) WWDGRST flag in RCC CSR register can be used to inform when a WWDG
+        reset occurs.
+    (+) The WWDG counter input clock is derived from the APB clock divided
+        by a programmable prescaler.
+    (+) WWDG clock (Hz) = PCLK1 / (4096 * Prescaler)
+    (+) WWDG timeout (mS) = 1000 * (T[5;0] + 1) / WWDG clock (Hz)
+        where T[5;0] are the lowest 6 bits of Counter.
+    (+) WWDG Counter refresh is allowed between the following limits :
+        (++) min time (mS) = 1000 * (Counter - Window) / WWDG clock
+        (++) max time (mS) = 1000 * (Counter - 0x40) / WWDG clock
+    (+) Typical values:
+        (++) Counter min (T[5;0] = 0x00) at 64 MHz (PCLK1) with zero prescaler:
+             max timeout before reset: approximately 64µs
+        (++) Counter max (T[5;0] = 0x3F) at 64 MHz (PCLK1) with prescaler
+             dividing by 128:
+             max timeout before reset: approximately 524.28ms
+
+                     ##### How to use this driver #####
+  ==============================================================================
+
+    *** Common driver usage ***
+    ===========================
+
+  [..]
+    (+) Enable WWDG APB1 clock using __HAL_RCC_WWDG_CLK_ENABLE().
+    (+) Configure the WWDG prescaler, refresh window value, counter value and early
+        interrupt status using HAL_WWDG_Init() function. This will automatically
+        enable WWDG and start its downcounter. Time reference can be taken from 
+        function exit. Care must be taken to provide a counter value
+        greater than 0x40 to prevent generation of immediate reset.
+    (+) If the Early Wakeup Interrupt (EWI) feature is enabled, an interrupt is
+        generated when the counter reaches 0x40. When HAL_WWDG_IRQHandler is
+        triggered by the interrupt service routine, flag will be automatically
+        cleared and HAL_WWDG_WakeupCallback user callback will be executed. User
+        can add his own code by customization of callback HAL_WWDG_WakeupCallback.
+    (+) Then the application program must refresh the WWDG counter at regular
+        intervals during normal operation to prevent an MCU reset, using
+        HAL_WWDG_Refresh() function. This operation must occur only when
+        the counter is lower than the refresh window value already programmed.
+
+    *** Callback registration ***
+    =============================
+
+  [..]
+    The compilation define USE_HAL_WWDG_REGISTER_CALLBACKS when set to 1 allows
+    the user to configure dynamically the driver callbacks. Use Functions
+    HAL_WWDG_RegisterCallback() to register a user callback.
+
+    (+) Function HAL_WWDG_RegisterCallback() allows to register following
+        callbacks:
+        (++) EwiCallback : callback for Early WakeUp Interrupt.
+        (++) MspInitCallback : WWDG MspInit.
+    This function takes as parameters the HAL peripheral handle, the Callback ID
+    and a pointer to the user callback function.
+
+    (+) Use function HAL_WWDG_UnRegisterCallback() to reset a callback to
+    the default weak (surcharged) function. HAL_WWDG_UnRegisterCallback()
+    takes as parameters the HAL peripheral handle and the Callback ID.
+    This function allows to reset following callbacks:
+        (++) EwiCallback : callback for  Early WakeUp Interrupt.
+        (++) MspInitCallback : WWDG MspInit.
+
+    [..]
+    When calling HAL_WWDG_Init function, callbacks are reset to the
+    corresponding legacy weak (surcharged) functions:
+    HAL_WWDG_EarlyWakeupCallback() and HAL_WWDG_MspInit() only if they have
+    not been registered before.
+
+    [..]
+    When compilation define USE_HAL_WWDG_REGISTER_CALLBACKS is set to 0 or
+    not defined, the callback registering feature is not available
+    and weak (surcharged) callbacks are used.
+
+    *** WWDG HAL driver macros list ***
+    ===================================
+    [..]
+      Below the list of available macros in WWDG HAL driver.
+      (+) __HAL_WWDG_ENABLE: Enable the WWDG peripheral
+      (+) __HAL_WWDG_GET_FLAG: Get the selected WWDG's flag status
+      (+) __HAL_WWDG_CLEAR_FLAG: Clear the WWDG's pending flags
+      (+) __HAL_WWDG_ENABLE_IT: Enable the WWDG early wakeup interrupt
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_HAL_Driver
+  * @{
+  */
+
+#ifdef HAL_WWDG_MODULE_ENABLED
+/** @defgroup WWDG WWDG
+  * @brief WWDG HAL module driver.
+  * @{
+  */
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup WWDG_Exported_Functions WWDG Exported Functions
+  * @{
+  */
+
+/** @defgroup WWDG_Exported_Functions_Group1 Initialization and Configuration functions
+  *  @brief    Initialization and Configuration functions.
+  *
+@verbatim
+  ==============================================================================
+          ##### Initialization and Configuration functions #####
+  ==============================================================================
+  [..]
+    This section provides functions allowing to:
+      (+) Initialize and start the WWDG according to the specified parameters
+          in the WWDG_InitTypeDef of associated handle.
+      (+) Initialize the WWDG MSP.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Initialize the WWDG according to the specified.
+  *         parameters in the WWDG_InitTypeDef of  associated handle.
+  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
+  *                the configuration information for the specified WWDG module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_WWDG_Init(WWDG_HandleTypeDef *hwwdg)
+{
+  /* Check the WWDG handle allocation */
+  if (hwwdg == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_WWDG_ALL_INSTANCE(hwwdg->Instance));
+  assert_param(IS_WWDG_PRESCALER(hwwdg->Init.Prescaler));
+  assert_param(IS_WWDG_WINDOW(hwwdg->Init.Window));
+  assert_param(IS_WWDG_COUNTER(hwwdg->Init.Counter));
+  assert_param(IS_WWDG_EWI_MODE(hwwdg->Init.EWIMode));
+
+#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1)
+  /* Reset Callback pointers */
+  if (hwwdg->EwiCallback == NULL)
+  {
+    hwwdg->EwiCallback = HAL_WWDG_EarlyWakeupCallback;
+  }
+
+  if (hwwdg->MspInitCallback == NULL)
+  {
+    hwwdg->MspInitCallback = HAL_WWDG_MspInit;
+  }
+
+  /* Init the low level hardware */
+  hwwdg->MspInitCallback(hwwdg);
+#else
+  /* Init the low level hardware */
+  HAL_WWDG_MspInit(hwwdg);
+#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */
+
+  /* Set WWDG Counter */
+  WRITE_REG(hwwdg->Instance->CR, (WWDG_CR_WDGA | hwwdg->Init.Counter));
+
+  /* Set WWDG Prescaler and Window */
+  WRITE_REG(hwwdg->Instance->CFR, (hwwdg->Init.EWIMode | hwwdg->Init.Prescaler | hwwdg->Init.Window));
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  Initialize the WWDG MSP.
+  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
+  *                the configuration information for the specified WWDG module.
+  * @note   When rewriting this function in user file, mechanism may be added
+  *         to avoid multiple initialize when HAL_WWDG_Init function is called
+  *         again to change parameters.
+  * @retval None
+  */
+__weak void HAL_WWDG_MspInit(WWDG_HandleTypeDef *hwwdg)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hwwdg);
+
+  /* NOTE: This function should not be modified, when the callback is needed,
+           the HAL_WWDG_MspInit could be implemented in the user file
+   */
+}
+
+
+#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Register a User WWDG Callback
+  *         To be used instead of the weak (surcharged) predefined callback
+  * @param  hwwdg WWDG handle
+  * @param  CallbackID ID of the callback to be registered
+  *         This parameter can be one of the following values:
+  *           @arg @ref HAL_WWDG_EWI_CB_ID Early WakeUp Interrupt Callback ID
+  *           @arg @ref HAL_WWDG_MSPINIT_CB_ID MspInit callback ID
+  * @param  pCallback pointer to the Callback function
+  * @retval status
+  */
+HAL_StatusTypeDef HAL_WWDG_RegisterCallback(WWDG_HandleTypeDef *hwwdg, HAL_WWDG_CallbackIDTypeDef CallbackID,
+                                            pWWDG_CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    status = HAL_ERROR;
+  }
+  else
+  {
+    switch (CallbackID)
+    {
+      case HAL_WWDG_EWI_CB_ID:
+        hwwdg->EwiCallback = pCallback;
+        break;
+
+      case HAL_WWDG_MSPINIT_CB_ID:
+        hwwdg->MspInitCallback = pCallback;
+        break;
+
+      default:
+        status = HAL_ERROR;
+        break;
+    }
+  }
+
+  return status;
+}
+
+
+/**
+  * @brief  Unregister a WWDG Callback
+  *         WWDG Callback is redirected to the weak (surcharged) predefined callback
+  * @param  hwwdg WWDG handle
+  * @param  CallbackID ID of the callback to be registered
+  *         This parameter can be one of the following values:
+  *           @arg @ref HAL_WWDG_EWI_CB_ID Early WakeUp Interrupt Callback ID
+  *           @arg @ref HAL_WWDG_MSPINIT_CB_ID MspInit callback ID
+  * @retval status
+  */
+HAL_StatusTypeDef HAL_WWDG_UnRegisterCallback(WWDG_HandleTypeDef *hwwdg, HAL_WWDG_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  switch (CallbackID)
+  {
+    case HAL_WWDG_EWI_CB_ID:
+      hwwdg->EwiCallback = HAL_WWDG_EarlyWakeupCallback;
+      break;
+
+    case HAL_WWDG_MSPINIT_CB_ID:
+      hwwdg->MspInitCallback = HAL_WWDG_MspInit;
+      break;
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  return status;
+}
+#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @defgroup WWDG_Exported_Functions_Group2 IO operation functions
+  *  @brief    IO operation functions
+  *
+@verbatim
+  ==============================================================================
+                      ##### IO operation functions #####
+  ==============================================================================
+  [..]
+    This section provides functions allowing to:
+    (+) Refresh the WWDG.
+    (+) Handle WWDG interrupt request and associated function callback.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Refresh the WWDG.
+  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
+  *                the configuration information for the specified WWDG module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_WWDG_Refresh(WWDG_HandleTypeDef *hwwdg)
+{
+  /* Write to WWDG CR the WWDG Counter value to refresh with */
+  WRITE_REG(hwwdg->Instance->CR, (hwwdg->Init.Counter));
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Handle WWDG interrupt request.
+  * @note   The Early Wakeup Interrupt (EWI) can be used if specific safety operations
+  *         or data logging must be performed before the actual reset is generated.
+  *         The EWI interrupt is enabled by calling HAL_WWDG_Init function with
+  *         EWIMode set to WWDG_EWI_ENABLE.
+  *         When the downcounter reaches the value 0x40, and EWI interrupt is
+  *         generated and the corresponding Interrupt Service Routine (ISR) can
+  *         be used to trigger specific actions (such as communications or data
+  *         logging), before resetting the device.
+  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
+  *                the configuration information for the specified WWDG module.
+  * @retval None
+  */
+void HAL_WWDG_IRQHandler(WWDG_HandleTypeDef *hwwdg)
+{
+  /* Check if Early Wakeup Interrupt is enable */
+  if (__HAL_WWDG_GET_IT_SOURCE(hwwdg, WWDG_IT_EWI) != RESET)
+  {
+    /* Check if WWDG Early Wakeup Interrupt occurred */
+    if (__HAL_WWDG_GET_FLAG(hwwdg, WWDG_FLAG_EWIF) != RESET)
+    {
+      /* Clear the WWDG Early Wakeup flag */
+      __HAL_WWDG_CLEAR_FLAG(hwwdg, WWDG_FLAG_EWIF);
+
+#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1)
+      /* Early Wakeup registered callback */
+      hwwdg->EwiCallback(hwwdg);
+#else
+      /* Early Wakeup callback */
+      HAL_WWDG_EarlyWakeupCallback(hwwdg);
+#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */
+    }
+  }
+}
+
+
+/**
+  * @brief  WWDG Early Wakeup callback.
+  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
+  *                the configuration information for the specified WWDG module.
+  * @retval None
+  */
+__weak void HAL_WWDG_EarlyWakeupCallback(WWDG_HandleTypeDef *hwwdg)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hwwdg);
+
+  /* NOTE: This function should not be modified, when the callback is needed,
+           the HAL_WWDG_EarlyWakeupCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_WWDG_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c
new file mode 100644
index 0000000..3b61218
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c
@@ -0,0 +1,787 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_adc.c
+  * @author  MCD Application Team
+  * @brief   ADC LL module driver
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_ll_adc.h"
+#include "stm32g0xx_ll_bus.h"
+
+#ifdef  USE_FULL_ASSERT
+#include "stm32_assert.h"
+#else
+#define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (ADC1)
+
+/** @addtogroup ADC_LL ADC
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @addtogroup ADC_LL_Private_Constants
+  * @{
+  */
+
+/* Definitions of ADC hardware constraints delays */
+/* Note: Only ADC peripheral HW delays are defined in ADC LL driver driver,   */
+/*       not timeout values:                                                  */
+/*       Timeout values for ADC operations are dependent to device clock      */
+/*       configuration (system clock versus ADC clock),                       */
+/*       and therefore must be defined in user application.                   */
+/*       Refer to @ref ADC_LL_EC_HW_DELAYS for description of ADC timeout     */
+/*       values definition.                                                   */
+/* Note: ADC timeout values are defined here in CPU cycles to be independent  */
+/*       of device clock setting.                                             */
+/*       In user application, ADC timeout values should be defined with       */
+/*       temporal values, in function of device clock settings.               */
+/*       Highest ratio CPU clock frequency vs ADC clock frequency:            */
+/*        - ADC clock from synchronous clock with AHB prescaler 512,          */
+/*          APB prescaler 16, ADC prescaler 4.                                */
+/*        - ADC clock from asynchronous clock (HSI) with prescaler 1,         */
+/*          with highest ratio CPU clock frequency vs HSI clock frequency:    */
+/*          CPU clock frequency max 56MHz, HSI frequency 16MHz: ratio 4.      */
+/* Unit: CPU cycles.                                                          */
+#define ADC_CLOCK_RATIO_VS_CPU_HIGHEST          (512UL * 16UL * 4UL)
+#define ADC_TIMEOUT_DISABLE_CPU_CYCLES          (ADC_CLOCK_RATIO_VS_CPU_HIGHEST * 1UL)
+#define ADC_TIMEOUT_STOP_CONVERSION_CPU_CYCLES  (ADC_CLOCK_RATIO_VS_CPU_HIGHEST * 1UL)
+/* Note: CCRDY handshake requires 1APB + 2 ADC + 3 APB cycles                 */
+/*       after the channel configuration has been changed.                    */
+/*       Driver timeout is approximated to 6 CPU cycles.                      */
+#define ADC_TIMEOUT_CCRDY_CPU_CYCLES            (ADC_CLOCK_RATIO_VS_CPU_HIGHEST * 6UL)
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+
+/** @addtogroup ADC_LL_Private_Macros
+  * @{
+  */
+
+/* Check of parameters for configuration of ADC hierarchical scope:           */
+/* common to several ADC instances.                                           */
+#define IS_LL_ADC_COMMON_CLOCK(__CLOCK__)                                      \
+  (((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV1)                                    \
+   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV2)                                 \
+   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV4)                                 \
+   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV6)                                 \
+   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV8)                                 \
+   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV10)                                \
+   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV12)                                \
+   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV16)                                \
+   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV32)                                \
+   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV64)                                \
+   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV128)                               \
+   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV256)                               \
+  )
+
+#define IS_LL_ADC_CLOCK_FREQ_MODE(__CLOCK_FREQ_MODE__)                         \
+  (((__CLOCK_FREQ_MODE__) == LL_ADC_CLOCK_FREQ_MODE_HIGH)                      \
+   || ((__CLOCK_FREQ_MODE__) == LL_ADC_CLOCK_FREQ_MODE_LOW)                    \
+  )
+
+/* Check of parameters for configuration of ADC hierarchical scope:           */
+/* ADC instance.                                                              */
+#define IS_LL_ADC_CLOCK(__CLOCK__)                                             \
+  (((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV4)                                \
+   || ((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV2)                             \
+   || ((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV1)                             \
+   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC)                                      \
+  )
+
+#define IS_LL_ADC_RESOLUTION(__RESOLUTION__)                                   \
+  (((__RESOLUTION__) == LL_ADC_RESOLUTION_12B)                                 \
+   || ((__RESOLUTION__) == LL_ADC_RESOLUTION_10B)                              \
+   || ((__RESOLUTION__) == LL_ADC_RESOLUTION_8B)                               \
+   || ((__RESOLUTION__) == LL_ADC_RESOLUTION_6B)                               \
+  )
+
+#define IS_LL_ADC_DATA_ALIGN(__DATA_ALIGN__)                                   \
+  (((__DATA_ALIGN__) == LL_ADC_DATA_ALIGN_RIGHT)                               \
+   || ((__DATA_ALIGN__) == LL_ADC_DATA_ALIGN_LEFT)                             \
+  )
+
+#define IS_LL_ADC_LOW_POWER(__LOW_POWER__)                                     \
+  (((__LOW_POWER__) == LL_ADC_LP_MODE_NONE)                                    \
+   || ((__LOW_POWER__) == LL_ADC_LP_AUTOWAIT)                                  \
+   || ((__LOW_POWER__) == LL_ADC_LP_AUTOPOWEROFF)                              \
+   || ((__LOW_POWER__) == LL_ADC_LP_AUTOWAIT_AUTOPOWEROFF)                     \
+  )
+
+/* Check of parameters for configuration of ADC hierarchical scope:           */
+/* ADC group regular                                                          */
+#if defined(TIM15) && defined(TIM6) && defined(TIM2)
+#define IS_LL_ADC_REG_TRIG_SOURCE(__REG_TRIG_SOURCE__)                         \
+  (((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_SOFTWARE)                         \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO2)                \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH4 )                 \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_TRGO)                 \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_TRGO)                 \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM6_TRGO)                 \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM15_TRGO)                \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE11)               \
+  )
+#elif defined(TIM15) && defined(TIM6)
+#define IS_LL_ADC_REG_TRIG_SOURCE(__REG_TRIG_SOURCE__)                         \
+  (((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_SOFTWARE)                         \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO2)                \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH4 )                 \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_TRGO)                 \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM6_TRGO)                 \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM15_TRGO)                \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE11)               \
+  )
+#elif defined(TIM2)
+#define IS_LL_ADC_REG_TRIG_SOURCE(__REG_TRIG_SOURCE__)                         \
+  (((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_SOFTWARE)                         \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO2)                \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH4 )                 \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_TRGO)                 \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_TRGO)                 \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE11)               \
+  )
+#else
+#define IS_LL_ADC_REG_TRIG_SOURCE(__REG_TRIG_SOURCE__)                         \
+  (((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_SOFTWARE)                         \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO2)                \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH4 )                 \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_TRGO)                 \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE11)               \
+  )
+#endif /* TIM15 && TIM6 && TIM2 */
+
+#define IS_LL_ADC_REG_CONTINUOUS_MODE(__REG_CONTINUOUS_MODE__)                 \
+  (((__REG_CONTINUOUS_MODE__) == LL_ADC_REG_CONV_SINGLE)                       \
+   || ((__REG_CONTINUOUS_MODE__) == LL_ADC_REG_CONV_CONTINUOUS)                \
+  )
+
+#define IS_LL_ADC_REG_DMA_TRANSFER(__REG_DMA_TRANSFER__)                       \
+  (((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_NONE)                    \
+   || ((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_LIMITED)              \
+   || ((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_UNLIMITED)            \
+  )
+
+#define IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(__REG_OVR_DATA_BEHAVIOR__)             \
+  (((__REG_OVR_DATA_BEHAVIOR__) == LL_ADC_REG_OVR_DATA_PRESERVED)              \
+   || ((__REG_OVR_DATA_BEHAVIOR__) == LL_ADC_REG_OVR_DATA_OVERWRITTEN)         \
+  )
+
+#define IS_LL_ADC_REG_SEQ_MODE(__REG_SEQ_MODE__)                               \
+  (((__REG_SEQ_MODE__) == LL_ADC_REG_SEQ_FIXED)                                \
+   || ((__REG_SEQ_MODE__) == LL_ADC_REG_SEQ_CONFIGURABLE)                      \
+  )
+
+#define IS_LL_ADC_REG_SEQ_SCAN_LENGTH(__REG_SEQ_SCAN_LENGTH__)                 \
+  (((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_DISABLE)                  \
+   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS)         \
+   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS)         \
+   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS)         \
+   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS)         \
+   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS)         \
+   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS)         \
+   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS)         \
+  )
+
+#define IS_LL_ADC_REG_SEQ_SCAN_DISCONT_MODE(__REG_SEQ_DISCONT_MODE__)          \
+  (((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_DISABLE)              \
+   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_1RANK)             \
+  )
+
+/**
+  * @}
+  */
+
+
+/* Private function prototypes -----------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup ADC_LL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup ADC_LL_EF_Init
+  * @{
+  */
+
+/**
+  * @brief  De-initialize registers of all ADC instances belonging to
+  *         the same ADC common instance to their default reset values.
+  * @note   This function is performing a hard reset, using high level
+  *         clock source RCC ADC reset.
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: ADC common registers are de-initialized
+  *          - ERROR: not applicable
+  */
+ErrorStatus LL_ADC_CommonDeInit(ADC_Common_TypeDef *ADCxy_COMMON)
+{
+  /* Check the parameters */
+  assert_param(IS_ADC_COMMON_INSTANCE(ADCxy_COMMON));
+
+  /* Force reset of ADC clock (core clock) */
+  LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_ADC);
+
+  /* Release reset of ADC clock (core clock) */
+  LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_ADC);
+
+  return SUCCESS;
+}
+
+/**
+  * @brief  Initialize some features of ADC common parameters
+  *         (all ADC instances belonging to the same ADC common instance)
+  *         and multimode (for devices with several ADC instances available).
+  * @note   The setting of ADC common parameters is conditioned to
+  *         ADC instances state:
+  *         All ADC instances belonging to the same ADC common instance
+  *         must be disabled.
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @param  pADC_CommonInitStruct Pointer to a @ref LL_ADC_CommonInitTypeDef structure
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: ADC common registers are initialized
+  *          - ERROR: ADC common registers are not initialized
+  */
+ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *pADC_CommonInitStruct)
+{
+  ErrorStatus status = SUCCESS;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_COMMON_INSTANCE(ADCxy_COMMON));
+  assert_param(IS_LL_ADC_COMMON_CLOCK(pADC_CommonInitStruct->CommonClock));
+
+  /* Note: Hardware constraint (refer to description of functions             */
+  /*       "LL_ADC_SetCommonXXX()":                                           */
+  /*       On this STM32 series, setting of these features is conditioned to  */
+  /*       ADC state:                                                         */
+  /*       All ADC instances of the ADC common group must be disabled.        */
+  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
+  {
+    /* Configuration of ADC hierarchical scope:                               */
+    /*  - common to several ADC                                               */
+    /*    (all ADC instances belonging to the same ADC common instance)       */
+    /*    - Set ADC clock (conversion clock)                                  */
+    LL_ADC_SetCommonClock(ADCxy_COMMON, pADC_CommonInitStruct->CommonClock);
+  }
+  else
+  {
+    /* Initialization error: One or several ADC instances belonging to        */
+    /* the same ADC common instance are not disabled.                         */
+    status = ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Set each @ref LL_ADC_CommonInitTypeDef field to default value.
+  * @param  pADC_CommonInitStruct Pointer to a @ref LL_ADC_CommonInitTypeDef structure
+  *                              whose fields will be set to default values.
+  * @retval None
+  */
+void LL_ADC_CommonStructInit(LL_ADC_CommonInitTypeDef *pADC_CommonInitStruct)
+{
+  /* Set pADC_CommonInitStruct fields to default values */
+  /* Set fields of ADC common */
+  /* (all ADC instances belonging to the same ADC common instance) */
+  pADC_CommonInitStruct->CommonClock = LL_ADC_CLOCK_ASYNC_DIV2;
+
+}
+
+/**
+  * @brief  De-initialize registers of the selected ADC instance
+  *         to their default reset values.
+  * @note   To reset all ADC instances quickly (perform a hard reset),
+  *         use function @ref LL_ADC_CommonDeInit().
+  * @note   If this functions returns error status, it means that ADC instance
+  *         is in an unknown state.
+  *         In this case, perform a hard reset using high level
+  *         clock source RCC ADC reset.
+  *         Refer to function @ref LL_ADC_CommonDeInit().
+  * @param  ADCx ADC instance
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: ADC registers are de-initialized
+  *          - ERROR: ADC registers are not de-initialized
+  */
+ErrorStatus LL_ADC_DeInit(ADC_TypeDef *ADCx)
+{
+  ErrorStatus status = SUCCESS;
+
+  __IO uint32_t timeout_cpu_cycles = 0UL;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(ADCx));
+
+  /* Disable ADC instance if not already disabled.                            */
+  if (LL_ADC_IsEnabled(ADCx) == 1UL)
+  {
+    /* Set ADC group regular trigger source to SW start to ensure to not      */
+    /* have an external trigger event occurring during the conversion stop    */
+    /* ADC disable process.                                                   */
+    LL_ADC_REG_SetTriggerSource(ADCx, LL_ADC_REG_TRIG_SOFTWARE);
+
+    /* Stop potential ADC conversion on going on ADC group regular.           */
+    if (LL_ADC_REG_IsConversionOngoing(ADCx) != 0UL)
+    {
+      if (LL_ADC_REG_IsStopConversionOngoing(ADCx) == 0UL)
+      {
+        LL_ADC_REG_StopConversion(ADCx);
+      }
+    }
+
+    /* Wait for ADC conversions are effectively stopped                       */
+    timeout_cpu_cycles = ADC_TIMEOUT_STOP_CONVERSION_CPU_CYCLES;
+    while (LL_ADC_REG_IsStopConversionOngoing(ADCx) == 1UL)
+    {
+      timeout_cpu_cycles--;
+      if (timeout_cpu_cycles == 0UL)
+      {
+        /* Time-out error */
+        status = ERROR;
+        break;
+      }
+    }
+
+    /* Disable the ADC instance */
+    LL_ADC_Disable(ADCx);
+
+    /* Wait for ADC instance is effectively disabled */
+    timeout_cpu_cycles = ADC_TIMEOUT_DISABLE_CPU_CYCLES;
+    while (LL_ADC_IsDisableOngoing(ADCx) == 1UL)
+    {
+      timeout_cpu_cycles--;
+      if (timeout_cpu_cycles == 0UL)
+      {
+        /* Time-out error */
+        status = ERROR;
+        break;
+      }
+    }
+  }
+
+  /* Check whether ADC state is compliant with expected state */
+  if (READ_BIT(ADCx->CR,
+               (ADC_CR_ADSTP | ADC_CR_ADSTART
+                | ADC_CR_ADDIS | ADC_CR_ADEN)
+              )
+      == 0UL)
+  {
+    /* ========== Reset ADC registers ========== */
+    /* Reset register IER */
+    CLEAR_BIT(ADCx->IER,
+              (LL_ADC_IT_ADRDY
+               | LL_ADC_IT_EOC
+               | LL_ADC_IT_EOS
+               | LL_ADC_IT_OVR
+               | LL_ADC_IT_EOSMP
+               | LL_ADC_IT_AWD1
+               | LL_ADC_IT_AWD2
+               | LL_ADC_IT_AWD3
+               | LL_ADC_IT_EOCAL
+               | LL_ADC_IT_CCRDY
+              )
+             );
+
+    /* Reset register ISR */
+    SET_BIT(ADCx->ISR,
+            (LL_ADC_FLAG_ADRDY
+             | LL_ADC_FLAG_EOC
+             | LL_ADC_FLAG_EOS
+             | LL_ADC_FLAG_OVR
+             | LL_ADC_FLAG_EOSMP
+             | LL_ADC_FLAG_AWD1
+             | LL_ADC_FLAG_AWD2
+             | LL_ADC_FLAG_AWD3
+             | LL_ADC_FLAG_EOCAL
+             | LL_ADC_FLAG_CCRDY
+            )
+           );
+
+    /* Reset register CR */
+    /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
+    /* "read-set": no direct reset applicable.                                */
+    CLEAR_BIT(ADCx->CR, ADC_CR_ADVREGEN);
+
+    /* Reset register CFGR1 */
+    CLEAR_BIT(ADCx->CFGR1,
+              (ADC_CFGR1_AWD1CH  | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN
+               | ADC_CFGR1_AUTOFF  | ADC_CFGR1_WAIT   | ADC_CFGR1_CONT    | ADC_CFGR1_OVRMOD
+               | ADC_CFGR1_EXTEN   | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN   | ADC_CFGR1_RES
+               | ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN)
+             );
+
+    /* Reset register CFGR2 */
+    /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
+    /*       already done above.                                              */
+    CLEAR_BIT(ADCx->CFGR2,
+              (ADC_CFGR2_CKMODE
+               | ADC_CFGR2_TOVS   | ADC_CFGR2_OVSS  | ADC_CFGR2_OVSR
+               | ADC_CFGR2_OVSE)
+             );
+
+    /* Reset register SMPR */
+    CLEAR_BIT(ADCx->SMPR, ADC_SMPR_SMP1 | ADC_SMPR_SMP2 | ADC_SMPR_SMPSEL);
+
+    /* Reset register TR1 */
+    MODIFY_REG(ADCx->TR1, ADC_TR1_HT1 | ADC_TR1_LT1, ADC_TR1_HT1);
+
+    /* Reset register TR2 */
+    MODIFY_REG(ADCx->TR2, ADC_TR2_HT2 | ADC_TR2_LT2, ADC_TR2_HT2);
+
+    /* Reset register TR3 */
+    MODIFY_REG(ADCx->TR3, ADC_TR3_HT3 | ADC_TR3_LT3, ADC_TR3_HT3);
+
+    /* Reset register CHSELR */
+    CLEAR_BIT(ADCx->CHSELR,
+              (ADC_CHSELR_CHSEL18 | ADC_CHSELR_CHSEL17 | ADC_CHSELR_CHSEL16
+               | ADC_CHSELR_CHSEL15 | ADC_CHSELR_CHSEL14 | ADC_CHSELR_CHSEL13 | ADC_CHSELR_CHSEL12
+               | ADC_CHSELR_CHSEL11 | ADC_CHSELR_CHSEL10 | ADC_CHSELR_CHSEL9  | ADC_CHSELR_CHSEL8
+               | ADC_CHSELR_CHSEL7  | ADC_CHSELR_CHSEL6  | ADC_CHSELR_CHSEL5  | ADC_CHSELR_CHSEL4
+               | ADC_CHSELR_CHSEL3  | ADC_CHSELR_CHSEL2  | ADC_CHSELR_CHSEL1  | ADC_CHSELR_CHSEL0)
+             );
+
+    /* Wait for ADC channel configuration ready */
+    timeout_cpu_cycles = ADC_TIMEOUT_CCRDY_CPU_CYCLES;
+    while (LL_ADC_IsActiveFlag_CCRDY(ADCx) == 0UL)
+    {
+      timeout_cpu_cycles--;
+      if (timeout_cpu_cycles == 0UL)
+      {
+        /* Time-out error */
+        status = ERROR;
+        break;
+      }
+    }
+
+    /* Clear flag ADC channel configuration ready */
+    LL_ADC_ClearFlag_CCRDY(ADCx);
+
+    /* Reset register DR */
+    /* bits in access mode read only, no direct reset applicable */
+
+    /* Reset register CALFACT */
+    CLEAR_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT);
+
+  }
+  else
+  {
+    /* ADC instance is in an unknown state */
+    /* Need to performing a hard reset of ADC instance, using high level      */
+    /* clock source RCC ADC reset.                                            */
+    /* Caution: On this STM32 series, if several ADC instances are available  */
+    /*          on the selected device, RCC ADC reset will reset              */
+    /*          all ADC instances belonging to the common ADC instance.       */
+    status = ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Initialize some features of ADC instance.
+  * @note   These parameters have an impact on ADC scope: ADC instance.
+  *         Refer to corresponding unitary functions into
+  *         @ref ADC_LL_EF_Configuration_ADC_Instance .
+  * @note   The setting of these parameters by function @ref LL_ADC_Init()
+  *         is conditioned to ADC state:
+  *         ADC instance must be disabled.
+  *         This condition is applied to all ADC features, for efficiency
+  *         and compatibility over all STM32 families. However, the different
+  *         features can be set under different ADC state conditions
+  *         (setting possible with ADC enabled without conversion on going,
+  *         ADC enabled with conversion on going, ...)
+  *         Each feature can be updated afterwards with a unitary function
+  *         and potentially with ADC in a different state than disabled,
+  *         refer to description of each function for setting
+  *         conditioned to ADC state.
+  * @note   After using this function, some other features must be configured
+  *         using LL unitary functions.
+  *         The minimum configuration remaining to be done is:
+  *          - Set ADC group regular sequencer:
+  *            Depending on the sequencer mode (refer to
+  *            function @ref LL_ADC_REG_SetSequencerConfigurable() ):
+  *            - map channel on the selected sequencer rank.
+  *              Refer to function @ref LL_ADC_REG_SetSequencerRanks();
+  *            - map channel on rank corresponding to channel number.
+  *              Refer to function @ref LL_ADC_REG_SetSequencerChannels();
+  *          - Set ADC channel sampling time
+  *            Refer to function LL_ADC_SetSamplingTimeCommonChannels();
+  *            Refer to function LL_ADC_SetChannelSamplingTime();
+  * @param  ADCx ADC instance
+  * @param  pADC_InitStruct Pointer to a @ref LL_ADC_REG_InitTypeDef structure
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: ADC registers are initialized
+  *          - ERROR: ADC registers are not initialized
+  */
+ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *pADC_InitStruct)
+{
+  ErrorStatus status = SUCCESS;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(ADCx));
+
+  assert_param(IS_LL_ADC_CLOCK(pADC_InitStruct->Clock));
+  assert_param(IS_LL_ADC_RESOLUTION(pADC_InitStruct->Resolution));
+  assert_param(IS_LL_ADC_DATA_ALIGN(pADC_InitStruct->DataAlignment));
+  assert_param(IS_LL_ADC_LOW_POWER(pADC_InitStruct->LowPowerMode));
+
+  /* Note: Hardware constraint (refer to description of this function):       */
+  /*       ADC instance must be disabled.                                     */
+  if (LL_ADC_IsEnabled(ADCx) == 0UL)
+  {
+    /* Configuration of ADC hierarchical scope:                               */
+    /*  - ADC instance                                                        */
+    /*    - Set ADC data resolution                                           */
+    /*    - Set ADC conversion data alignment                                 */
+    /*    - Set ADC low power mode                                            */
+    MODIFY_REG(ADCx->CFGR1,
+               ADC_CFGR1_RES
+               | ADC_CFGR1_ALIGN
+               | ADC_CFGR1_WAIT
+               | ADC_CFGR1_AUTOFF
+               ,
+               pADC_InitStruct->Resolution
+               | pADC_InitStruct->DataAlignment
+               | pADC_InitStruct->LowPowerMode
+              );
+
+    MODIFY_REG(ADCx->CFGR2,
+               ADC_CFGR2_CKMODE
+               ,
+               pADC_InitStruct->Clock
+              );
+  }
+  else
+  {
+    /* Initialization error: ADC instance is not disabled. */
+    status = ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Set each @ref LL_ADC_InitTypeDef field to default value.
+  * @param  pADC_InitStruct Pointer to a @ref LL_ADC_InitTypeDef structure
+  *                        whose fields will be set to default values.
+  * @retval None
+  */
+void LL_ADC_StructInit(LL_ADC_InitTypeDef *pADC_InitStruct)
+{
+  /* Set pADC_InitStruct fields to default values */
+  /* Set fields of ADC instance */
+  pADC_InitStruct->Clock         = LL_ADC_CLOCK_SYNC_PCLK_DIV2;
+  pADC_InitStruct->Resolution    = LL_ADC_RESOLUTION_12B;
+  pADC_InitStruct->DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
+  pADC_InitStruct->LowPowerMode  = LL_ADC_LP_MODE_NONE;
+
+}
+
+/**
+  * @brief  Initialize some features of ADC group regular.
+  * @note   These parameters have an impact on ADC scope: ADC group regular.
+  *         Refer to corresponding unitary functions into
+  *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular
+  *         (functions with prefix "REG").
+  * @note   The setting of these parameters by function @ref LL_ADC_Init()
+  *         is conditioned to ADC state:
+  *         ADC instance must be disabled.
+  *         This condition is applied to all ADC features, for efficiency
+  *         and compatibility over all STM32 families. However, the different
+  *         features can be set under different ADC state conditions
+  *         (setting possible with ADC enabled without conversion on going,
+  *         ADC enabled with conversion on going, ...)
+  *         Each feature can be updated afterwards with a unitary function
+  *         and potentially with ADC in a different state than disabled,
+  *         refer to description of each function for setting
+  *         conditioned to ADC state.
+  * @note   Before using this function, ADC group regular sequencer
+  *         must be configured: refer to function
+  *         @ref LL_ADC_REG_SetSequencerConfigurable().
+  * @note   After using this function, other features must be configured
+  *         using LL unitary functions.
+  *         The minimum configuration remaining to be done is:
+  *          - Set ADC group regular sequencer:
+  *            Depending on the sequencer mode (refer to
+  *            function @ref LL_ADC_REG_SetSequencerConfigurable() ):
+  *            - map channel on the selected sequencer rank.
+  *              Refer to function @ref LL_ADC_REG_SetSequencerRanks();
+  *            - map channel on rank corresponding to channel number.
+  *              Refer to function @ref LL_ADC_REG_SetSequencerChannels();
+  *          - Set ADC channel sampling time
+  *            Refer to function LL_ADC_SetSamplingTimeCommonChannels();
+  *            Refer to function LL_ADC_SetChannelSamplingTime();
+  * @param  ADCx ADC instance
+  * @param  pADC_RegInitStruct Pointer to a @ref LL_ADC_REG_InitTypeDef structure
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: ADC registers are initialized
+  *          - ERROR: ADC registers are not initialized
+  */
+ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *pADC_RegInitStruct)
+{
+  ErrorStatus status = SUCCESS;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(ADCx));
+  assert_param(IS_LL_ADC_REG_TRIG_SOURCE(pADC_RegInitStruct->TriggerSource));
+  assert_param(IS_LL_ADC_REG_CONTINUOUS_MODE(pADC_RegInitStruct->ContinuousMode));
+  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(pADC_RegInitStruct->DMATransfer));
+  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(pADC_RegInitStruct->Overrun));
+
+  if (LL_ADC_REG_GetSequencerConfigurable(ADCx) != LL_ADC_REG_SEQ_FIXED)
+  {
+    assert_param(IS_LL_ADC_REG_SEQ_SCAN_LENGTH(pADC_RegInitStruct->SequencerLength));
+  }
+
+  if ((LL_ADC_REG_GetSequencerConfigurable(ADCx) == LL_ADC_REG_SEQ_FIXED)
+      || (pADC_RegInitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
+     )
+  {
+    assert_param(IS_LL_ADC_REG_SEQ_SCAN_DISCONT_MODE(pADC_RegInitStruct->SequencerDiscont));
+
+    /* ADC group regular continuous mode and discontinuous mode                 */
+    /* can not be enabled simultenaeously                                       */
+    assert_param((pADC_RegInitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
+                 || (pADC_RegInitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));
+  }
+
+  /* Note: Hardware constraint (refer to description of this function):       */
+  /*       ADC instance must be disabled.                                     */
+  if (LL_ADC_IsEnabled(ADCx) == 0UL)
+  {
+    /* Configuration of ADC hierarchical scope:                               */
+    /*  - ADC group regular                                                   */
+    /*    - Set ADC group regular trigger source                              */
+    /*    - Set ADC group regular sequencer length                            */
+    /*    - Set ADC group regular sequencer discontinuous mode                */
+    /*    - Set ADC group regular continuous mode                             */
+    /*    - Set ADC group regular conversion data transfer: no transfer or    */
+    /*      transfer by DMA, and DMA requests mode                            */
+    /*    - Set ADC group regular overrun behavior                            */
+    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */
+    /*       setting of trigger source to SW start.                           */
+    if ((LL_ADC_REG_GetSequencerConfigurable(ADCx) == LL_ADC_REG_SEQ_FIXED)
+        || (pADC_RegInitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
+       )
+    {
+      /* Case of sequencer mode fixed
+         or sequencer length >= 2 ranks with sequencer mode fully configurable:
+         discontinuous mode configured */
+      MODIFY_REG(ADCx->CFGR1,
+                 ADC_CFGR1_EXTSEL
+                 | ADC_CFGR1_EXTEN
+                 | ADC_CFGR1_DISCEN
+                 | ADC_CFGR1_CONT
+                 | ADC_CFGR1_DMAEN
+                 | ADC_CFGR1_DMACFG
+                 | ADC_CFGR1_OVRMOD
+                 ,
+                 pADC_RegInitStruct->TriggerSource
+                 | pADC_RegInitStruct->SequencerDiscont
+                 | pADC_RegInitStruct->ContinuousMode
+                 | pADC_RegInitStruct->DMATransfer
+                 | pADC_RegInitStruct->Overrun
+                );
+    }
+    else
+    {
+      /* Case of sequencer mode fully configurable
+         and sequencer length 1 rank (sequencer disabled):
+         discontinuous mode discarded (fixed to disable) */
+      MODIFY_REG(ADCx->CFGR1,
+                 ADC_CFGR1_EXTSEL
+                 | ADC_CFGR1_EXTEN
+                 | ADC_CFGR1_DISCEN
+                 | ADC_CFGR1_CONT
+                 | ADC_CFGR1_DMAEN
+                 | ADC_CFGR1_DMACFG
+                 | ADC_CFGR1_OVRMOD
+                 ,
+                 pADC_RegInitStruct->TriggerSource
+                 | LL_ADC_REG_SEQ_DISCONT_DISABLE
+                 | pADC_RegInitStruct->ContinuousMode
+                 | pADC_RegInitStruct->DMATransfer
+                 | pADC_RegInitStruct->Overrun
+                );
+    }
+
+    /* Set ADC group regular sequencer length */
+    if (LL_ADC_REG_GetSequencerConfigurable(ADCx) != LL_ADC_REG_SEQ_FIXED)
+    {
+      LL_ADC_REG_SetSequencerLength(ADCx, pADC_RegInitStruct->SequencerLength);
+    }
+  }
+  else
+  {
+    /* Initialization error: ADC instance is not disabled. */
+    status = ERROR;
+  }
+  return status;
+}
+
+/**
+  * @brief  Set each @ref LL_ADC_REG_InitTypeDef field to default value.
+  * @param  pADC_RegInitStruct Pointer to a @ref LL_ADC_REG_InitTypeDef structure
+  *                            whose fields will be set to default values.
+  * @retval None
+  */
+void LL_ADC_REG_StructInit(LL_ADC_REG_InitTypeDef *pADC_RegInitStruct)
+{
+  /* Set pADC_RegInitStruct fields to default values */
+  /* Set fields of ADC group regular */
+  /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by      */
+  /*       setting of trigger source to SW start.                             */
+  pADC_RegInitStruct->TriggerSource    = LL_ADC_REG_TRIG_SOFTWARE;
+  pADC_RegInitStruct->SequencerLength  = LL_ADC_REG_SEQ_SCAN_DISABLE;
+  pADC_RegInitStruct->SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
+  pADC_RegInitStruct->ContinuousMode   = LL_ADC_REG_CONV_SINGLE;
+  pADC_RegInitStruct->DMATransfer      = LL_ADC_REG_DMA_TRANSFER_NONE;
+  pADC_RegInitStruct->Overrun          = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* ADC1 */
+
+/**
+  * @}
+  */
+
+#endif /* USE_FULL_LL_DRIVER */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_comp.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_comp.c
new file mode 100644
index 0000000..f55461e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_comp.c
@@ -0,0 +1,255 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_comp.c
+  * @author  MCD Application Team
+  * @brief   COMP LL module driver
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_ll_comp.h"
+
+#ifdef  USE_FULL_ASSERT
+#include "stm32_assert.h"
+#else
+#define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (COMP1) || defined (COMP2)
+
+/** @addtogroup COMP_LL COMP
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+
+/** @addtogroup COMP_LL_Private_Macros
+  * @{
+  */
+
+/* Check of parameters for configuration of COMP hierarchical scope:          */
+/* COMP instance.                                                             */
+
+#define IS_LL_COMP_POWER_MODE(__POWER_MODE__)                                  \
+  (   ((__POWER_MODE__) == LL_COMP_POWERMODE_HIGHSPEED)                        \
+   || ((__POWER_MODE__) == LL_COMP_POWERMODE_MEDIUMSPEED)                      \
+  )
+
+/* Note: On this STM32 series, comparator input plus parameters are           */
+/*       the same on all COMP instances.                                      */
+/*       However, comparator instance kept as macro parameter for             */
+/*       compatibility with other STM32 families.                             */
+#define IS_LL_COMP_INPUT_PLUS(__COMP_INSTANCE__, __INPUT_PLUS__)               \
+  (   ((__INPUT_PLUS__) == LL_COMP_INPUT_PLUS_IO1)                             \
+   || ((__INPUT_PLUS__) == LL_COMP_INPUT_PLUS_IO2)                             \
+   || ((__INPUT_PLUS__) == LL_COMP_INPUT_PLUS_IO3)                             \
+  )
+
+/* Note: On this STM32 series, comparator input minus parameters are          */
+/*       the same on all COMP instances.                                      */
+/*       However, comparator instance kept as macro parameter for             */
+/*       compatibility with other STM32 families.                             */
+#define IS_LL_COMP_INPUT_MINUS(__COMP_INSTANCE__, __INPUT_MINUS__)             \
+  (   ((__INPUT_MINUS__) == LL_COMP_INPUT_MINUS_1_4VREFINT)                    \
+   || ((__INPUT_MINUS__) == LL_COMP_INPUT_MINUS_1_2VREFINT)                    \
+   || ((__INPUT_MINUS__) == LL_COMP_INPUT_MINUS_3_4VREFINT)                    \
+   || ((__INPUT_MINUS__) == LL_COMP_INPUT_MINUS_VREFINT)                       \
+   || ((__INPUT_MINUS__) == LL_COMP_INPUT_MINUS_DAC1_CH1)                      \
+   || ((__INPUT_MINUS__) == LL_COMP_INPUT_MINUS_DAC1_CH2)                      \
+   || ((__INPUT_MINUS__) == LL_COMP_INPUT_MINUS_IO1)                           \
+   || ((__INPUT_MINUS__) == LL_COMP_INPUT_MINUS_IO2)                           \
+   || ((__INPUT_MINUS__) == LL_COMP_INPUT_MINUS_IO3)                           \
+  )
+
+#define IS_LL_COMP_INPUT_HYSTERESIS(__INPUT_HYSTERESIS__)                      \
+  (   ((__INPUT_HYSTERESIS__) == LL_COMP_HYSTERESIS_NONE)                      \
+   || ((__INPUT_HYSTERESIS__) == LL_COMP_HYSTERESIS_LOW)                       \
+   || ((__INPUT_HYSTERESIS__) == LL_COMP_HYSTERESIS_MEDIUM)                    \
+   || ((__INPUT_HYSTERESIS__) == LL_COMP_HYSTERESIS_HIGH)                      \
+  )
+
+#define IS_LL_COMP_OUTPUT_POLARITY(__POLARITY__)                               \
+  (   ((__POLARITY__) == LL_COMP_OUTPUTPOL_NONINVERTED)                        \
+   || ((__POLARITY__) == LL_COMP_OUTPUTPOL_INVERTED)                           \
+  )
+
+#define IS_LL_COMP_OUTPUT_BLANKING_SOURCE(__OUTPUT_BLANKING_SOURCE__)          \
+  (   ((__OUTPUT_BLANKING_SOURCE__) == LL_COMP_BLANKINGSRC_NONE)               \
+   || ((__OUTPUT_BLANKING_SOURCE__) == LL_COMP_BLANKINGSRC_TIM1_OC4)           \
+   || ((__OUTPUT_BLANKING_SOURCE__) == LL_COMP_BLANKINGSRC_TIM1_OC5)           \
+   || ((__OUTPUT_BLANKING_SOURCE__) == LL_COMP_BLANKINGSRC_TIM2_OC3)           \
+   || ((__OUTPUT_BLANKING_SOURCE__) == LL_COMP_BLANKINGSRC_TIM3_OC3)           \
+   || ((__OUTPUT_BLANKING_SOURCE__) == LL_COMP_BLANKINGSRC_TIM15_OC2)          \
+  )
+
+/**
+  * @}
+  */
+
+
+/* Private function prototypes -----------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup COMP_LL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup COMP_LL_EF_Init
+  * @{
+  */
+
+/**
+  * @brief  De-initialize registers of the selected COMP instance
+  *         to their default reset values.
+  * @note   If comparator is locked, de-initialization by software is
+  *         not possible.
+  *         The only way to unlock the comparator is a device hardware reset.
+  * @param  COMPx COMP instance
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: COMP registers are de-initialized
+  *          - ERROR: COMP registers are not de-initialized
+  */
+ErrorStatus LL_COMP_DeInit(COMP_TypeDef *COMPx)
+{
+  ErrorStatus status = SUCCESS;
+
+  /* Check the parameters */
+  assert_param(IS_COMP_ALL_INSTANCE(COMPx));
+
+  /* Note: Hardware constraint (refer to description of this function):       */
+  /*       COMP instance must not be locked.                                  */
+  if (LL_COMP_IsLocked(COMPx) == 0UL)
+  {
+    LL_COMP_WriteReg(COMPx, CSR, 0x00000000UL);
+
+  }
+  else
+  {
+    /* Comparator instance is locked: de-initialization by software is         */
+    /* not possible.                                                           */
+    /* The only way to unlock the comparator is a device hardware reset.       */
+    status = ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Initialize some features of COMP instance.
+  * @note   This function configures features of the selected COMP instance.
+  *         Some features are also available at scope COMP common instance
+  *         (common to several COMP instances).
+  *         Refer to functions having argument "COMPxy_COMMON" as parameter.
+  * @param  COMPx COMP instance
+  * @param  COMP_InitStruct Pointer to a @ref LL_COMP_InitTypeDef structure
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: COMP registers are initialized
+  *          - ERROR: COMP registers are not initialized
+  */
+ErrorStatus LL_COMP_Init(COMP_TypeDef *COMPx, LL_COMP_InitTypeDef *COMP_InitStruct)
+{
+  ErrorStatus status = SUCCESS;
+
+  /* Check the parameters */
+  assert_param(IS_COMP_ALL_INSTANCE(COMPx));
+  assert_param(IS_LL_COMP_POWER_MODE(COMP_InitStruct->PowerMode));
+  assert_param(IS_LL_COMP_INPUT_PLUS(COMPx, COMP_InitStruct->InputPlus));
+  assert_param(IS_LL_COMP_INPUT_MINUS(COMPx, COMP_InitStruct->InputMinus));
+  assert_param(IS_LL_COMP_INPUT_HYSTERESIS(COMP_InitStruct->InputHysteresis));
+  assert_param(IS_LL_COMP_OUTPUT_POLARITY(COMP_InitStruct->OutputPolarity));
+  assert_param(IS_LL_COMP_OUTPUT_BLANKING_SOURCE(COMP_InitStruct->OutputBlankingSource));
+
+  /* Note: Hardware constraint (refer to description of this function)        */
+  /*       COMP instance must not be locked.                                  */
+  if (LL_COMP_IsLocked(COMPx) == 0UL)
+  {
+    /* Configuration of comparator instance :                                 */
+    /*  - PowerMode                                                           */
+    /*  - InputPlus                                                           */
+    /*  - InputMinus                                                          */
+    /*  - InputHysteresis                                                     */
+    /*  - OutputPolarity                                                      */
+    /*  - OutputBlankingSource                                                */
+    MODIFY_REG(COMPx->CSR,
+               COMP_CSR_PWRMODE
+               | COMP_CSR_INPSEL
+               | COMP_CSR_INMSEL
+               | COMP_CSR_HYST
+               | COMP_CSR_POLARITY
+               | COMP_CSR_BLANKING
+               ,
+               COMP_InitStruct->PowerMode
+               | COMP_InitStruct->InputPlus
+               | COMP_InitStruct->InputMinus
+               | COMP_InitStruct->InputHysteresis
+               | COMP_InitStruct->OutputPolarity
+               | COMP_InitStruct->OutputBlankingSource
+              );
+
+  }
+  else
+  {
+    /* Initialization error: COMP instance is locked.                         */
+    status = ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief Set each @ref LL_COMP_InitTypeDef field to default value.
+  * @param COMP_InitStruct Pointer to a @ref LL_COMP_InitTypeDef structure
+  *                        whose fields will be set to default values.
+  * @retval None
+  */
+void LL_COMP_StructInit(LL_COMP_InitTypeDef *COMP_InitStruct)
+{
+  /* Set COMP_InitStruct fields to default values */
+  COMP_InitStruct->PowerMode            = LL_COMP_POWERMODE_MEDIUMSPEED;
+  COMP_InitStruct->InputPlus            = LL_COMP_INPUT_PLUS_IO1;
+  COMP_InitStruct->InputMinus           = LL_COMP_INPUT_MINUS_VREFINT;
+  COMP_InitStruct->InputHysteresis      = LL_COMP_HYSTERESIS_NONE;
+  COMP_InitStruct->OutputPolarity       = LL_COMP_OUTPUTPOL_NONINVERTED;
+  COMP_InitStruct->OutputBlankingSource = LL_COMP_BLANKINGSRC_NONE;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* COMP1 || COMP2 */
+
+/**
+  * @}
+  */
+
+#endif /* USE_FULL_LL_DRIVER */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_crc.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_crc.c
new file mode 100644
index 0000000..d3e6f8e
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_crc.c
@@ -0,0 +1,107 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_crc.c
+  * @author  MCD Application Team
+  * @brief   CRC LL module driver.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_ll_crc.h"
+#include "stm32g0xx_ll_bus.h"
+
+#ifdef  USE_FULL_ASSERT
+#include "stm32_assert.h"
+#else
+#define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (CRC)
+
+/** @addtogroup CRC_LL
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup CRC_LL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup CRC_LL_EF_Init
+  * @{
+  */
+
+/**
+  * @brief  De-initialize CRC registers (Registers restored to their default values).
+  * @param  CRCx CRC Instance
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: CRC registers are de-initialized
+  *          - ERROR: CRC registers are not de-initialized
+  */
+ErrorStatus LL_CRC_DeInit(CRC_TypeDef *CRCx)
+{
+  ErrorStatus status = SUCCESS;
+
+  /* Check the parameters */
+  assert_param(IS_CRC_ALL_INSTANCE(CRCx));
+
+  if (CRCx == CRC)
+  {
+    /* Force CRC reset */
+    LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC);
+
+    /* Release CRC reset */
+    LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC);
+  }
+  else
+  {
+    status = ERROR;
+  }
+
+  return (status);
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* defined (CRC) */
+
+/**
+  * @}
+  */
+
+#endif /* USE_FULL_LL_DRIVER */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_crs.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_crs.c
new file mode 100644
index 0000000..7b09979
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_crs.c
@@ -0,0 +1,86 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_crs.h
+  * @author  MCD Application Team
+  * @brief   CRS LL module driver.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_ll_crs.h"
+#include "stm32g0xx_ll_bus.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined(CRS)
+
+/** @defgroup CRS_LL CRS
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup CRS_LL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup CRS_LL_EF_Init
+  * @{
+  */
+
+/**
+  * @brief  De-Initializes CRS peripheral registers to their default reset values.
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: CRS registers are de-initialized
+  *          - ERROR: not applicable
+  */
+ErrorStatus LL_CRS_DeInit(void)
+{
+  LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_CRS);
+  LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_CRS);
+
+  return  SUCCESS;
+}
+
+
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* defined(CRS) */
+
+/**
+  * @}
+  */
+  
+#endif /* USE_FULL_LL_DRIVER */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dac.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dac.c
new file mode 100644
index 0000000..035fa49
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dac.c
@@ -0,0 +1,296 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_dac.c
+  * @author  MCD Application Team
+  * @brief   DAC LL module driver
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_ll_dac.h"
+#include "stm32g0xx_ll_bus.h"
+
+#ifdef USE_FULL_ASSERT
+#include "stm32_assert.h"
+#else
+#define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined(DAC1)
+
+/** @addtogroup DAC_LL DAC
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+
+/** @addtogroup DAC_LL_Private_Macros
+  * @{
+  */
+#define IS_LL_DAC_CHANNEL(__DAC_CHANNEL__)                                     \
+  (                                                                            \
+      ((__DAC_CHANNEL__) == LL_DAC_CHANNEL_1)                                  \
+   || ((__DAC_CHANNEL__) == LL_DAC_CHANNEL_2)                                  \
+  )
+
+#define IS_LL_DAC_TRIGGER_SOURCE(__TRIGGER_SOURCE__)                           \
+  (   ((__TRIGGER_SOURCE__) == LL_DAC_TRIG_SOFTWARE)                           \
+   || ((__TRIGGER_SOURCE__) == LL_DAC_TRIG_EXT_TIM1_TRGO)                      \
+   || ((__TRIGGER_SOURCE__) == LL_DAC_TRIG_EXT_TIM2_TRGO)                      \
+   || ((__TRIGGER_SOURCE__) == LL_DAC_TRIG_EXT_TIM3_TRGO)                      \
+   || ((__TRIGGER_SOURCE__) == LL_DAC_TRIG_EXT_TIM6_TRGO)                      \
+   || ((__TRIGGER_SOURCE__) == LL_DAC_TRIG_EXT_TIM7_TRGO)                      \
+   || ((__TRIGGER_SOURCE__) == LL_DAC_TRIG_EXT_TIM15_TRGO)                     \
+   || ((__TRIGGER_SOURCE__) == LL_DAC_TRIG_EXT_LPTIM1_OUT)                     \
+   || ((__TRIGGER_SOURCE__) == LL_DAC_TRIG_EXT_LPTIM2_OUT)                     \
+   || ((__TRIGGER_SOURCE__) == LL_DAC_TRIG_EXT_EXTI_LINE9)                     \
+  )
+
+#define IS_LL_DAC_WAVE_AUTO_GENER_MODE(__WAVE_AUTO_GENERATION_MODE__)           \
+  (   ((__WAVE_AUTO_GENERATION_MODE__) == LL_DAC_WAVE_AUTO_GENERATION_NONE)     \
+   || ((__WAVE_AUTO_GENERATION_MODE__) == LL_DAC_WAVE_AUTO_GENERATION_NOISE)    \
+   || ((__WAVE_AUTO_GENERATION_MODE__) == LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE) \
+  )
+
+#define IS_LL_DAC_WAVE_AUTO_GENER_CONFIG(__WAVE_AUTO_GENERATION_MODE__, __WAVE_AUTO_GENERATION_CONFIG__)  \
+  ( (((__WAVE_AUTO_GENERATION_MODE__) == LL_DAC_WAVE_AUTO_GENERATION_NOISE)                               \
+    && (  ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_NOISE_LFSR_UNMASK_BIT0)                            \
+       || ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_NOISE_LFSR_UNMASK_BITS1_0)                         \
+       || ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_NOISE_LFSR_UNMASK_BITS2_0)                         \
+       || ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_NOISE_LFSR_UNMASK_BITS3_0)                         \
+       || ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_NOISE_LFSR_UNMASK_BITS4_0)                         \
+       || ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_NOISE_LFSR_UNMASK_BITS5_0)                         \
+       || ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_NOISE_LFSR_UNMASK_BITS6_0)                         \
+       || ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_NOISE_LFSR_UNMASK_BITS7_0)                         \
+       || ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_NOISE_LFSR_UNMASK_BITS8_0)                         \
+       || ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_NOISE_LFSR_UNMASK_BITS9_0)                         \
+       || ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_NOISE_LFSR_UNMASK_BITS10_0)                        \
+       || ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_NOISE_LFSR_UNMASK_BITS11_0))                       \
+    )                                                                                                     \
+  ||(((__WAVE_AUTO_GENERATION_MODE__) == LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE)                            \
+    && (  ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_TRIANGLE_AMPLITUDE_1)                              \
+       || ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_TRIANGLE_AMPLITUDE_3)                              \
+       || ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_TRIANGLE_AMPLITUDE_7)                              \
+       || ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_TRIANGLE_AMPLITUDE_15)                             \
+       || ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_TRIANGLE_AMPLITUDE_31)                             \
+       || ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_TRIANGLE_AMPLITUDE_63)                             \
+       || ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_TRIANGLE_AMPLITUDE_127)                            \
+       || ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_TRIANGLE_AMPLITUDE_255)                            \
+       || ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_TRIANGLE_AMPLITUDE_511)                            \
+       || ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_TRIANGLE_AMPLITUDE_1023)                           \
+       || ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_TRIANGLE_AMPLITUDE_2047)                           \
+       || ((__WAVE_AUTO_GENERATION_CONFIG__) == LL_DAC_TRIANGLE_AMPLITUDE_4095))                          \
+    )                                                                                                     \
+  )
+
+#define IS_LL_DAC_OUTPUT_BUFFER(__OUTPUT_BUFFER__)                             \
+  (   ((__OUTPUT_BUFFER__) == LL_DAC_OUTPUT_BUFFER_ENABLE)                     \
+   || ((__OUTPUT_BUFFER__) == LL_DAC_OUTPUT_BUFFER_DISABLE)                    \
+  )
+
+#define IS_LL_DAC_OUTPUT_CONNECTION(__OUTPUT_CONNECTION__)                     \
+  (   ((__OUTPUT_CONNECTION__) == LL_DAC_OUTPUT_CONNECT_GPIO)                  \
+   || ((__OUTPUT_CONNECTION__) == LL_DAC_OUTPUT_CONNECT_INTERNAL)              \
+  )
+
+#define IS_LL_DAC_OUTPUT_MODE(__OUTPUT_MODE__)                                 \
+  (   ((__OUTPUT_MODE__) == LL_DAC_OUTPUT_MODE_NORMAL)                         \
+   || ((__OUTPUT_MODE__) == LL_DAC_OUTPUT_MODE_SAMPLE_AND_HOLD)                \
+  )
+
+/**
+  * @}
+  */
+
+
+/* Private function prototypes -----------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup DAC_LL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup DAC_LL_EF_Init
+  * @{
+  */
+
+/**
+  * @brief  De-initialize registers of the selected DAC instance
+  *         to their default reset values.
+  * @param  DACx DAC instance
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: DAC registers are de-initialized
+  *          - ERROR: not applicable
+  */
+ErrorStatus LL_DAC_DeInit(DAC_TypeDef *DACx)
+{
+  /* Check the parameters */
+  assert_param(IS_DAC_ALL_INSTANCE(DACx));
+
+  /* Force reset of DAC clock */
+  LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_DAC1);
+
+  /* Release reset of DAC clock */
+  LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_DAC1);
+
+  return SUCCESS;
+}
+
+/**
+  * @brief  Initialize some features of DAC channel.
+  * @note   @ref LL_DAC_Init() aims to ease basic configuration of a DAC channel.
+  *         Leaving it ready to be enabled and output:
+  *         a level by calling one of
+  *           @ref LL_DAC_ConvertData12RightAligned
+  *           @ref LL_DAC_ConvertData12LeftAligned
+  *           @ref LL_DAC_ConvertData8RightAligned
+  *         or one of the supported autogenerated wave.
+  * @note   This function allows configuration of:
+  *          - Output mode
+  *          - Trigger
+  *          - Wave generation
+  * @note   The setting of these parameters by function @ref LL_DAC_Init()
+  *         is conditioned to DAC state:
+  *         DAC channel must be disabled.
+  * @param  DACx DAC instance
+  * @param  DAC_Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DAC_CHANNEL_1
+  *         @arg @ref LL_DAC_CHANNEL_2
+  * @param  DAC_InitStruct Pointer to a @ref LL_DAC_InitTypeDef structure
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: DAC registers are initialized
+  *          - ERROR: DAC registers are not initialized
+  */
+ErrorStatus LL_DAC_Init(DAC_TypeDef *DACx, uint32_t DAC_Channel, LL_DAC_InitTypeDef *DAC_InitStruct)
+{
+  ErrorStatus status = SUCCESS;
+
+  /* Check the parameters */
+  assert_param(IS_DAC_ALL_INSTANCE(DACx));
+  assert_param(IS_LL_DAC_CHANNEL(DAC_Channel));
+  assert_param(IS_LL_DAC_TRIGGER_SOURCE(DAC_InitStruct->TriggerSource));
+  assert_param(IS_LL_DAC_OUTPUT_BUFFER(DAC_InitStruct->OutputBuffer));
+  assert_param(IS_LL_DAC_OUTPUT_CONNECTION(DAC_InitStruct->OutputConnection));
+  assert_param(IS_LL_DAC_OUTPUT_MODE(DAC_InitStruct->OutputMode));
+  assert_param(IS_LL_DAC_WAVE_AUTO_GENER_MODE(DAC_InitStruct->WaveAutoGeneration));
+  if (DAC_InitStruct->WaveAutoGeneration != LL_DAC_WAVE_AUTO_GENERATION_NONE)
+  {
+    assert_param(IS_LL_DAC_WAVE_AUTO_GENER_CONFIG(DAC_InitStruct->WaveAutoGeneration,
+                                                  DAC_InitStruct->WaveAutoGenerationConfig));
+  }
+
+  /* Note: Hardware constraint (refer to description of this function)        */
+  /*       DAC instance must be disabled.                                     */
+  if (LL_DAC_IsEnabled(DACx, DAC_Channel) == 0U)
+  {
+    /* Configuration of DAC channel:                                          */
+    /*  - TriggerSource                                                       */
+    /*  - WaveAutoGeneration                                                  */
+    /*  - OutputBuffer                                                        */
+    /*  - OutputConnection                                                    */
+    /*  - OutputMode                                                          */
+    if (DAC_InitStruct->WaveAutoGeneration != LL_DAC_WAVE_AUTO_GENERATION_NONE)
+    {
+      MODIFY_REG(DACx->CR,
+                 (DAC_CR_TSEL1
+                  | DAC_CR_WAVE1
+                  | DAC_CR_MAMP1
+                 ) << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
+                 ,
+                 (DAC_InitStruct->TriggerSource
+                  | DAC_InitStruct->WaveAutoGeneration
+                  | DAC_InitStruct->WaveAutoGenerationConfig
+                 ) << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
+                );
+    }
+    else
+    {
+      MODIFY_REG(DACx->CR,
+                 (DAC_CR_TSEL1
+                  | DAC_CR_WAVE1
+                 ) << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
+                 ,
+                 (DAC_InitStruct->TriggerSource
+                  | LL_DAC_WAVE_AUTO_GENERATION_NONE
+                 ) << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
+                );
+    }
+    MODIFY_REG(DACx->MCR,
+               (DAC_MCR_MODE1_1
+                | DAC_MCR_MODE1_0
+                | DAC_MCR_MODE1_2
+               ) << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
+               ,
+               (DAC_InitStruct->OutputBuffer
+                | DAC_InitStruct->OutputConnection
+                | DAC_InitStruct->OutputMode
+               ) << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
+              );
+  }
+  else
+  {
+    /* Initialization error: DAC instance is not disabled.                    */
+    status = ERROR;
+  }
+  return status;
+}
+
+/**
+  * @brief Set each @ref LL_DAC_InitTypeDef field to default value.
+  * @param DAC_InitStruct pointer to a @ref LL_DAC_InitTypeDef structure
+  *                       whose fields will be set to default values.
+  * @retval None
+  */
+void LL_DAC_StructInit(LL_DAC_InitTypeDef *DAC_InitStruct)
+{
+  /* Set DAC_InitStruct fields to default values */
+  DAC_InitStruct->TriggerSource            = LL_DAC_TRIG_SOFTWARE;
+  DAC_InitStruct->WaveAutoGeneration       = LL_DAC_WAVE_AUTO_GENERATION_NONE;
+  /* Note: Parameter discarded if wave auto generation is disabled,           */
+  /*       set anyway to its default value.                                   */
+  DAC_InitStruct->WaveAutoGenerationConfig = LL_DAC_NOISE_LFSR_UNMASK_BIT0;
+  DAC_InitStruct->OutputBuffer             = LL_DAC_OUTPUT_BUFFER_ENABLE;
+  DAC_InitStruct->OutputConnection         = LL_DAC_OUTPUT_CONNECT_GPIO;
+  DAC_InitStruct->OutputMode               = LL_DAC_OUTPUT_MODE_NORMAL;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* DAC1 */
+
+/**
+  * @}
+  */
+
+#endif /* USE_FULL_LL_DRIVER */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c
new file mode 100644
index 0000000..0aaacba
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c
@@ -0,0 +1,369 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_dma.c
+  * @author  MCD Application Team
+  * @brief   DMA LL module driver.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_ll_dma.h"
+#include "stm32g0xx_ll_bus.h"
+#ifdef  USE_FULL_ASSERT
+#include "stm32_assert.h"
+#else
+#define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (DMA1) || defined (DMA2)
+
+/** @defgroup DMA_LL DMA
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/** @addtogroup DMA_LL_Private_Macros
+  * @{
+  */
+#define IS_LL_DMA_DIRECTION(__VALUE__)          (((__VALUE__) == LL_DMA_DIRECTION_PERIPH_TO_MEMORY) || \
+                                                 ((__VALUE__) == LL_DMA_DIRECTION_MEMORY_TO_PERIPH) || \
+                                                 ((__VALUE__) == LL_DMA_DIRECTION_MEMORY_TO_MEMORY))
+
+#define IS_LL_DMA_MODE(__VALUE__)               (((__VALUE__) == LL_DMA_MODE_NORMAL) || \
+                                                 ((__VALUE__) == LL_DMA_MODE_CIRCULAR))
+
+#define IS_LL_DMA_PERIPHINCMODE(__VALUE__)      (((__VALUE__) == LL_DMA_PERIPH_INCREMENT) || \
+                                                 ((__VALUE__) == LL_DMA_PERIPH_NOINCREMENT))
+
+#define IS_LL_DMA_MEMORYINCMODE(__VALUE__)      (((__VALUE__) == LL_DMA_MEMORY_INCREMENT) || \
+                                                 ((__VALUE__) == LL_DMA_MEMORY_NOINCREMENT))
+
+#define IS_LL_DMA_PERIPHDATASIZE(__VALUE__)     (((__VALUE__) == LL_DMA_PDATAALIGN_BYTE)      || \
+                                                 ((__VALUE__) == LL_DMA_PDATAALIGN_HALFWORD)  || \
+                                                 ((__VALUE__) == LL_DMA_PDATAALIGN_WORD))
+
+#define IS_LL_DMA_MEMORYDATASIZE(__VALUE__)     (((__VALUE__) == LL_DMA_MDATAALIGN_BYTE)      || \
+                                                 ((__VALUE__) == LL_DMA_MDATAALIGN_HALFWORD)  || \
+                                                 ((__VALUE__) == LL_DMA_MDATAALIGN_WORD))
+
+#define IS_LL_DMA_NBDATA(__VALUE__)             ((__VALUE__)  <= 0x0000FFFFU)
+
+#define IS_LL_DMA_PERIPHREQUEST(__VALUE__)      ((__VALUE__) <= LL_DMAMUX_MAX_REQ)
+
+#define IS_LL_DMA_PRIORITY(__VALUE__)           (((__VALUE__) == LL_DMA_PRIORITY_LOW)    || \
+                                                 ((__VALUE__) == LL_DMA_PRIORITY_MEDIUM) || \
+                                                 ((__VALUE__) == LL_DMA_PRIORITY_HIGH)   || \
+                                                 ((__VALUE__) == LL_DMA_PRIORITY_VERYHIGH))
+
+#if defined(DMA2)
+#define IS_LL_DMA_ALL_CHANNEL_INSTANCE(INSTANCE, CHANNEL)  ((((INSTANCE) == DMA1) && \
+                                                            (((CHANNEL) == LL_DMA_CHANNEL_1) || \
+                                                             ((CHANNEL) == LL_DMA_CHANNEL_2) || \
+                                                             ((CHANNEL) == LL_DMA_CHANNEL_3) || \
+                                                             ((CHANNEL) == LL_DMA_CHANNEL_4) || \
+                                                             ((CHANNEL) == LL_DMA_CHANNEL_5) || \
+                                                             ((CHANNEL) == LL_DMA_CHANNEL_6) || \
+                                                             ((CHANNEL) == LL_DMA_CHANNEL_7))) || \
+                                                            (((INSTANCE) == DMA2) && \
+                                                            (((CHANNEL) == LL_DMA_CHANNEL_1) || \
+                                                             ((CHANNEL) == LL_DMA_CHANNEL_2) || \
+                                                             ((CHANNEL) == LL_DMA_CHANNEL_3) || \
+                                                             ((CHANNEL) == LL_DMA_CHANNEL_4) || \
+                                                             ((CHANNEL) == LL_DMA_CHANNEL_5))))
+#else /* DMA1 */
+#if   defined(DMA1_Channel7)
+#define IS_LL_DMA_ALL_CHANNEL_INSTANCE(INSTANCE, CHANNEL)  ((((INSTANCE) == DMA1) && \
+                                                            (((CHANNEL) == LL_DMA_CHANNEL_1) || \
+                                                             ((CHANNEL) == LL_DMA_CHANNEL_2) || \
+                                                             ((CHANNEL) == LL_DMA_CHANNEL_3) || \
+                                                             ((CHANNEL) == LL_DMA_CHANNEL_4) || \
+                                                             ((CHANNEL) == LL_DMA_CHANNEL_5) || \
+                                                             ((CHANNEL) == LL_DMA_CHANNEL_6) || \
+                                                             ((CHANNEL) == LL_DMA_CHANNEL_7))))
+#else
+#define IS_LL_DMA_ALL_CHANNEL_INSTANCE(INSTANCE, CHANNEL)  ((((INSTANCE) == DMA1) && \
+                                                            (((CHANNEL) == LL_DMA_CHANNEL_1) || \
+                                                             ((CHANNEL) == LL_DMA_CHANNEL_2) || \
+                                                             ((CHANNEL) == LL_DMA_CHANNEL_3) || \
+                                                             ((CHANNEL) == LL_DMA_CHANNEL_4) || \
+                                                             ((CHANNEL) == LL_DMA_CHANNEL_5))))
+#endif /* DMA1_Channel8 */
+#endif /* DMA2 */
+/**
+  * @}
+  */
+
+/* Private function prototypes -----------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup DMA_LL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup DMA_LL_EF_Init
+  * @{
+  */
+
+/**
+  * @brief  De-initialize the DMA registers to their default reset values.
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  *         @arg @ref LL_DMA_CHANNEL_ALL
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: DMA registers are de-initialized
+  *          - ERROR: DMA registers are not de-initialized
+  */
+ErrorStatus LL_DMA_DeInit(DMA_TypeDef *DMAx, uint32_t Channel)
+{
+  ErrorStatus status = SUCCESS;
+
+  /* Check the DMA Instance DMAx and Channel parameters*/
+  assert_param(IS_LL_DMA_ALL_CHANNEL_INSTANCE(DMAx, Channel) || (Channel == LL_DMA_CHANNEL_ALL));
+
+  if (Channel == LL_DMA_CHANNEL_ALL)
+  {
+    if (DMAx == DMA1)
+    {
+      /* Force reset of DMA clock */
+      LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_DMA1);
+
+      /* Release reset of DMA clock */
+      LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_DMA1);
+    }
+#if defined(DMA2)
+    else if (DMAx == DMA2)
+    {
+      /* Force reset of DMA clock */
+      LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_DMA2);
+
+      /* Release reset of DMA clock */
+      LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_DMA2);
+    }
+#endif /* DMA2 */
+    else
+    {
+      status = ERROR;
+    }
+  }
+  else
+  {
+    DMA_Channel_TypeDef *tmp;
+
+    tmp = (DMA_Channel_TypeDef *)(__LL_DMA_GET_CHANNEL_INSTANCE(DMAx, Channel));
+
+    /* Disable the selected DMAx_Channely */
+    CLEAR_BIT(tmp->CCR, DMA_CCR_EN);
+
+    /* Reset DMAx_Channely control register */
+    WRITE_REG(tmp->CCR, 0U);
+
+    /* Reset DMAx_Channely remaining bytes register */
+    WRITE_REG(tmp->CNDTR, 0U);
+
+    /* Reset DMAx_Channely peripheral address register */
+    WRITE_REG(tmp->CPAR, 0U);
+
+    /* Reset DMAx_Channely memory address register */
+    WRITE_REG(tmp->CMAR, 0U);
+
+    /* Reset Request register field for DMAx Channel */
+    LL_DMA_SetPeriphRequest(DMAx, Channel, LL_DMAMUX_REQ_MEM2MEM);
+
+    if (Channel == LL_DMA_CHANNEL_1)
+    {
+      /* Reset interrupt pending bits for DMAx Channel1 */
+      LL_DMA_ClearFlag_GI1(DMAx);
+    }
+    else if (Channel == LL_DMA_CHANNEL_2)
+    {
+      /* Reset interrupt pending bits for DMAx Channel2 */
+      LL_DMA_ClearFlag_GI2(DMAx);
+    }
+    else if (Channel == LL_DMA_CHANNEL_3)
+    {
+      /* Reset interrupt pending bits for DMAx Channel3 */
+      LL_DMA_ClearFlag_GI3(DMAx);
+    }
+    else if (Channel == LL_DMA_CHANNEL_4)
+    {
+      /* Reset interrupt pending bits for DMAx Channel4 */
+      LL_DMA_ClearFlag_GI4(DMAx);
+    }
+    else if (Channel == LL_DMA_CHANNEL_5)
+    {
+      /* Reset interrupt pending bits for DMAx Channel5 */
+      LL_DMA_ClearFlag_GI5(DMAx);
+    }
+#if defined(DMA1_Channel6)
+    else if (Channel == LL_DMA_CHANNEL_6)
+    {
+      /* Reset interrupt pending bits for DMAx Channel6 */
+      LL_DMA_ClearFlag_GI6(DMAx);
+    }
+#endif /* DMA1_Channel6 */
+#if defined(DMA1_Channel7)
+    else if (Channel == LL_DMA_CHANNEL_7)
+    {
+      /* Reset interrupt pending bits for DMAx Channel7 */
+      LL_DMA_ClearFlag_GI7(DMAx);
+    }
+#endif /* DMA1_Channel7 */
+    else
+    {
+      status = ERROR;
+    }
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Initialize the DMA registers according to the specified parameters in DMA_InitStruct.
+  * @note   To convert DMAx_Channely Instance to DMAx Instance and Channely, use helper macros :
+  *         @arg @ref __LL_DMA_GET_INSTANCE
+  *         @arg @ref __LL_DMA_GET_CHANNEL
+  * @param  DMAx DMAx Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @param  DMA_InitStruct pointer to a @ref LL_DMA_InitTypeDef structure.
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: DMA registers are initialized
+  *          - ERROR: Not applicable
+  */
+ErrorStatus LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)
+{
+  /* Check the DMA Instance DMAx and Channel parameters*/
+  assert_param(IS_LL_DMA_ALL_CHANNEL_INSTANCE(DMAx, Channel));
+
+  /* Check the DMA parameters from DMA_InitStruct */
+  assert_param(IS_LL_DMA_DIRECTION(DMA_InitStruct->Direction));
+  assert_param(IS_LL_DMA_MODE(DMA_InitStruct->Mode));
+  assert_param(IS_LL_DMA_PERIPHINCMODE(DMA_InitStruct->PeriphOrM2MSrcIncMode));
+  assert_param(IS_LL_DMA_MEMORYINCMODE(DMA_InitStruct->MemoryOrM2MDstIncMode));
+  assert_param(IS_LL_DMA_PERIPHDATASIZE(DMA_InitStruct->PeriphOrM2MSrcDataSize));
+  assert_param(IS_LL_DMA_MEMORYDATASIZE(DMA_InitStruct->MemoryOrM2MDstDataSize));
+  assert_param(IS_LL_DMA_NBDATA(DMA_InitStruct->NbData));
+  assert_param(IS_LL_DMA_PERIPHREQUEST(DMA_InitStruct->PeriphRequest));
+  assert_param(IS_LL_DMA_PRIORITY(DMA_InitStruct->Priority));
+
+  /*---------------------------- DMAx CCR Configuration ------------------------
+   * Configure DMAx_Channely: data transfer direction, data transfer mode,
+   *                          peripheral and memory increment mode,
+   *                          data size alignment and  priority level with parameters :
+   * - Direction:      DMA_CCR_DIR and DMA_CCR_MEM2MEM bits
+   * - Mode:           DMA_CCR_CIRC bit
+   * - PeriphOrM2MSrcIncMode:  DMA_CCR_PINC bit
+   * - MemoryOrM2MDstIncMode:  DMA_CCR_MINC bit
+   * - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits
+   * - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits
+   * - Priority:               DMA_CCR_PL[1:0] bits
+   */
+  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
+                        DMA_InitStruct->Mode                   | \
+                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
+                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
+                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
+                        DMA_InitStruct->MemoryOrM2MDstDataSize | \
+                        DMA_InitStruct->Priority);
+
+  /*-------------------------- DMAx CMAR Configuration -------------------------
+   * Configure the memory or destination base address with parameter :
+   * - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits
+   */
+  LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress);
+
+  /*-------------------------- DMAx CPAR Configuration -------------------------
+   * Configure the peripheral or source base address with parameter :
+   * - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits
+   */
+  LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress);
+
+  /*--------------------------- DMAx CNDTR Configuration -----------------------
+   * Configure the peripheral base address with parameter :
+   * - NbData: DMA_CNDTR_NDT[15:0] bits
+   */
+  LL_DMA_SetDataLength(DMAx, Channel, DMA_InitStruct->NbData);
+
+  /*--------------------------- DMAMUXx CCR Configuration ----------------------
+   * Configure the DMA request for DMA Channels on DMAMUX Channel x with parameter :
+   * - PeriphRequest: DMA_CxCR[7:0] bits
+   */
+  LL_DMA_SetPeriphRequest(DMAx, Channel, DMA_InitStruct->PeriphRequest);
+
+  return SUCCESS;
+}
+
+/**
+  * @brief  Set each @ref LL_DMA_InitTypeDef field to default value.
+  * @param  DMA_InitStruct Pointer to a @ref LL_DMA_InitTypeDef structure.
+  * @retval None
+  */
+void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)
+{
+  /* Set DMA_InitStruct fields to default values */
+  DMA_InitStruct->PeriphOrM2MSrcAddress  = 0x00000000U;
+  DMA_InitStruct->MemoryOrM2MDstAddress  = 0x00000000U;
+  DMA_InitStruct->Direction              = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
+  DMA_InitStruct->Mode                   = LL_DMA_MODE_NORMAL;
+  DMA_InitStruct->PeriphOrM2MSrcIncMode  = LL_DMA_PERIPH_NOINCREMENT;
+  DMA_InitStruct->MemoryOrM2MDstIncMode  = LL_DMA_MEMORY_NOINCREMENT;
+  DMA_InitStruct->PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
+  DMA_InitStruct->MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
+  DMA_InitStruct->NbData                 = 0x00000000U;
+  DMA_InitStruct->PeriphRequest          = LL_DMAMUX_REQ_MEM2MEM;
+  DMA_InitStruct->Priority               = LL_DMA_PRIORITY_LOW;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* DMA1 || DMA2 */
+
+/**
+  * @}
+  */
+
+#endif /* USE_FULL_LL_DRIVER */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_exti.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_exti.c
new file mode 100644
index 0000000..5128618
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_exti.c
@@ -0,0 +1,295 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_exti.c
+  * @author  MCD Application Team
+  * @brief   EXTI LL module driver.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_ll_exti.h"
+#ifdef  USE_FULL_ASSERT
+#include "stm32_assert.h"
+#else
+#define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (EXTI)
+
+/** @defgroup EXTI_LL EXTI
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/** @addtogroup EXTI_LL_Private_Macros
+  * @{
+  */
+
+#define IS_LL_EXTI_LINE_0_31(__VALUE__)              (((__VALUE__) & ~LL_EXTI_LINE_ALL_0_31) == 0x00000000U)
+#if defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+#define IS_LL_EXTI_LINE_32_63(__VALUE__)             (((__VALUE__) & ~LL_EXTI_LINE_ALL_32_63) == 0x00000000U)
+#endif /* STM32G081xx || STM32G071xx || STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+#define IS_LL_EXTI_MODE(__VALUE__)                   (((__VALUE__) == LL_EXTI_MODE_IT)            \
+                                                   || ((__VALUE__) == LL_EXTI_MODE_EVENT)         \
+                                                   || ((__VALUE__) == LL_EXTI_MODE_IT_EVENT))
+
+
+#define IS_LL_EXTI_TRIGGER(__VALUE__)                (((__VALUE__) == LL_EXTI_TRIGGER_NONE)       \
+                                                   || ((__VALUE__) == LL_EXTI_TRIGGER_RISING)     \
+                                                   || ((__VALUE__) == LL_EXTI_TRIGGER_FALLING)    \
+                                                   || ((__VALUE__) == LL_EXTI_TRIGGER_RISING_FALLING))
+
+/**
+  * @}
+  */
+
+/* Private function prototypes -----------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup EXTI_LL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup EXTI_LL_EF_Init
+  * @{
+  */
+
+/**
+  * @brief  De-initialize the EXTI registers to their default reset values.
+  * @retval An ErrorStatus enumeration value:
+  *          - 0x00: EXTI registers are de-initialized
+  */
+uint32_t LL_EXTI_DeInit(void)
+{
+  /* Interrupt mask register set to default reset values */
+  LL_EXTI_WriteReg(IMR1,   0xFFF80000U);
+  /* Event mask register set to default reset values */
+  LL_EXTI_WriteReg(EMR1,   0x00000000U);
+  /* Rising Trigger selection register set to default reset values */
+  LL_EXTI_WriteReg(RTSR1,  0x00000000U);
+  /* Falling Trigger selection register set to default reset values */
+  LL_EXTI_WriteReg(FTSR1,  0x00000000U);
+  /* Software interrupt event register set to default reset values */
+  LL_EXTI_WriteReg(SWIER1, 0x00000000U);
+  /* Pending register set to default reset values */
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx)
+  LL_EXTI_WriteReg(RPR1,    0x0017FFFFU);
+  LL_EXTI_WriteReg(FPR1,    0x0017FFFFU);
+#elif defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G061xx) || defined(STM32G051xx)
+  LL_EXTI_WriteReg(RPR1,    0x0007FFFFU);
+  LL_EXTI_WriteReg(FPR1,    0x0007FFFFU);
+#elif defined(STM32G041xx) || defined(STM32G031xx)
+  LL_EXTI_WriteReg(RPR1,    0x0001FFFFU);
+  LL_EXTI_WriteReg(FPR1,    0x0001FFFFU);
+#elif defined(STM32G0B0xx) || defined(STM32G070xx) || defined(STM32G050xx) || defined(STM32G030xx)
+  LL_EXTI_WriteReg(RPR1,    0x0000FFFFU);
+  LL_EXTI_WriteReg(FPR1,    0x0000FFFFU);
+#endif /* STM32G0C1xx || STM32G0B1xx */
+
+#if defined(STM32G081xx) || defined(STM32G071xx)
+  /* Interrupt mask register 2 set to default reset values */
+  LL_EXTI_WriteReg(IMR2, 0x00000003U);
+  /* Event mask register 2 set to default reset values */
+  LL_EXTI_WriteReg(EMR2, 0x00000000U);
+#elif defined(STM32G0C1xx) || defined(STM32G0B1xx)
+  /* Interrupt mask register 2 set to default reset values */
+  LL_EXTI_WriteReg(IMR2, 0x0000001FU);
+  /* Event mask register 2 set to default reset values */
+  LL_EXTI_WriteReg(EMR2, 0x00000000U);
+  /* Rising Trigger selection register set to default reset values */
+  LL_EXTI_WriteReg(RTSR2, 0x00000000U);
+  /* Falling Trigger selection register set to default reset values */
+  LL_EXTI_WriteReg(FTSR2, 0x00000000U);
+  /* Software interrupt event register set to default reset values */
+  LL_EXTI_WriteReg(SWIER2, 0x00000000U);
+  /* Pending register set to default reset values */
+  LL_EXTI_WriteReg(RPR2, 0x00000004U);
+  LL_EXTI_WriteReg(FPR2, 0x00000004U);
+#elif defined(STM32G0B0xx)
+  /* Interrupt mask register 2 set to default reset values */
+  LL_EXTI_WriteReg(IMR2, 0x00000010U);
+  /* Event mask register 2 set to default reset values */
+  LL_EXTI_WriteReg(EMR2, 0x00000000U);
+#endif /* STM32G081xx || STM32G071xx */
+
+  return 0x00u;
+}
+
+/**
+  * @brief  Initialize the EXTI registers according to the specified parameters in EXTI_InitStruct.
+  * @param  EXTI_InitStruct pointer to a @ref LL_EXTI_InitTypeDef structure.
+  * @retval An ErrorStatus enumeration value:
+  *          - 0x00: EXTI registers are initialized
+  *          - any other value : wrong configuration
+  */
+uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
+{
+  uint32_t status = 0x00u;
+
+  /* Check the parameters */
+  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
+#if defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
+#endif /* STM32G081xx || STM32G071xx || STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
+  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));
+
+  /* ENABLE LineCommand */
+  if (EXTI_InitStruct->LineCommand != DISABLE)
+  {
+    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));
+
+    /* Configure EXTI Lines in range from 0 to 31 */
+    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
+    {
+      switch (EXTI_InitStruct->Mode)
+      {
+        case LL_EXTI_MODE_IT:
+          /* First Disable Event on provided Lines */
+          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
+          /* Then Enable IT on provided Lines */
+          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
+          break;
+        case LL_EXTI_MODE_EVENT:
+          /* First Disable IT on provided Lines */
+          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
+          /* Then Enable Event on provided Lines */
+          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
+          break;
+        case LL_EXTI_MODE_IT_EVENT:
+          /* Directly Enable IT & Event on provided Lines */
+          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
+          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
+          break;
+        default:
+          status = 0x01u;
+          break;
+      }
+      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
+      {
+        switch (EXTI_InitStruct->Trigger)
+        {
+          case LL_EXTI_TRIGGER_RISING:
+            /* First Disable Falling Trigger on provided Lines */
+            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
+            /* Then Enable Rising Trigger on provided Lines */
+            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
+            break;
+          case LL_EXTI_TRIGGER_FALLING:
+            /* First Disable Rising Trigger on provided Lines */
+            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
+            /* Then Enable Falling Trigger on provided Lines */
+            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
+            break;
+          case LL_EXTI_TRIGGER_RISING_FALLING:
+            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
+            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
+            break;
+          default:
+            status |= 0x02u;
+            break;
+        }
+      }
+    }
+#if defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+    /* Configure EXTI Lines in range from 32 to 63 */
+    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
+    {
+      switch (EXTI_InitStruct->Mode)
+      {
+        case LL_EXTI_MODE_IT:
+          /* First Disable Event on provided Lines */
+          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
+          /* Then Enable IT on provided Lines */
+          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
+          break;
+        case LL_EXTI_MODE_EVENT:
+          /* First Disable IT on provided Lines */
+          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
+          /* Then Enable Event on provided Lines */
+          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
+          break;
+        case LL_EXTI_MODE_IT_EVENT:
+          /* Directly Enable IT & Event on provided Lines */
+          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
+          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
+          break;
+        default:
+          status |= 0x04u;
+          break;
+      }
+    }
+#endif /* STM32G081xx || STM32G071xx || STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+  }
+  /* DISABLE LineCommand */
+  else
+  {
+    /* De-configure EXTI Lines in range from 0 to 31 */
+    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
+    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
+#if defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+    /* De-configure EXTI Lines in range from 32 to 63 */
+    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
+    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
+#endif /* STM32G081xx || STM32G071xx || STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Set each @ref LL_EXTI_InitTypeDef field to default value.
+  * @param  EXTI_InitStruct Pointer to a @ref LL_EXTI_InitTypeDef structure.
+  * @retval None
+  */
+void LL_EXTI_StructInit(LL_EXTI_InitTypeDef *EXTI_InitStruct)
+{
+  EXTI_InitStruct->Line_0_31      = LL_EXTI_LINE_NONE;
+#if defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+  EXTI_InitStruct->Line_32_63     = LL_EXTI_LINE_NONE;
+#endif /* STM32G081xx || STM32G071xx || STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+  EXTI_InitStruct->LineCommand    = DISABLE;
+  EXTI_InitStruct->Mode           = LL_EXTI_MODE_IT;
+  EXTI_InitStruct->Trigger        = LL_EXTI_TRIGGER_FALLING;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* defined (EXTI) */
+
+/**
+  * @}
+  */
+
+#endif /* USE_FULL_LL_DRIVER */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_gpio.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_gpio.c
new file mode 100644
index 0000000..8066f0f
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_gpio.c
@@ -0,0 +1,281 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_gpio.c
+  * @author  MCD Application Team
+  * @brief   GPIO LL module driver.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_ll_gpio.h"
+#include "stm32g0xx_ll_bus.h"
+#ifdef  USE_FULL_ASSERT
+#include "stm32_assert.h"
+#else
+#define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOF)
+
+/** @addtogroup GPIO_LL
+  * @{
+  */
+/** MISRA C:2012 deviation rule has been granted for following rules:
+  * Rule-12.2 - Medium: RHS argument is in interval [0,INF] which is out of
+  * range of the shift operator in following API :
+  * LL_GPIO_Init
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/** @addtogroup GPIO_LL_Private_Macros
+  * @{
+  */
+#define IS_LL_GPIO_PIN(__VALUE__)          (((0x00u) < (__VALUE__)) && ((__VALUE__) <= (LL_GPIO_PIN_ALL)))
+
+#define IS_LL_GPIO_MODE(__VALUE__)         (((__VALUE__) == LL_GPIO_MODE_INPUT)     ||\
+                                            ((__VALUE__) == LL_GPIO_MODE_OUTPUT)    ||\
+                                            ((__VALUE__) == LL_GPIO_MODE_ALTERNATE) ||\
+                                            ((__VALUE__) == LL_GPIO_MODE_ANALOG))
+
+#define IS_LL_GPIO_OUTPUT_TYPE(__VALUE__)  (((__VALUE__) == LL_GPIO_OUTPUT_PUSHPULL)  ||\
+                                            ((__VALUE__) == LL_GPIO_OUTPUT_OPENDRAIN))
+
+#define IS_LL_GPIO_SPEED(__VALUE__)        (((__VALUE__) == LL_GPIO_SPEED_FREQ_LOW)       ||\
+                                            ((__VALUE__) == LL_GPIO_SPEED_FREQ_MEDIUM)    ||\
+                                            ((__VALUE__) == LL_GPIO_SPEED_FREQ_HIGH)      ||\
+                                            ((__VALUE__) == LL_GPIO_SPEED_FREQ_VERY_HIGH))
+
+#define IS_LL_GPIO_PULL(__VALUE__)         (((__VALUE__) == LL_GPIO_PULL_NO)   ||\
+                                            ((__VALUE__) == LL_GPIO_PULL_UP)   ||\
+                                            ((__VALUE__) == LL_GPIO_PULL_DOWN))
+
+#if defined(GPIOE)
+#define IS_LL_GPIO_ALTERNATE(__VALUE__)    (((__VALUE__) == LL_GPIO_AF_0  )   ||\
+                                            ((__VALUE__) == LL_GPIO_AF_1  )   ||\
+                                            ((__VALUE__) == LL_GPIO_AF_2  )   ||\
+                                            ((__VALUE__) == LL_GPIO_AF_3  )   ||\
+                                            ((__VALUE__) == LL_GPIO_AF_4  )   ||\
+                                            ((__VALUE__) == LL_GPIO_AF_5  )   ||\
+                                            ((__VALUE__) == LL_GPIO_AF_6  )   ||\
+                                            ((__VALUE__) == LL_GPIO_AF_7  )   ||\
+                                            ((__VALUE__) == LL_GPIO_AF_8  )   ||\
+                                            ((__VALUE__) == LL_GPIO_AF_9  )   ||\
+                                            ((__VALUE__) == LL_GPIO_AF_10 ))
+#else
+#define IS_LL_GPIO_ALTERNATE(__VALUE__)    (((__VALUE__) == LL_GPIO_AF_0  )   ||\
+                                            ((__VALUE__) == LL_GPIO_AF_1  )   ||\
+                                            ((__VALUE__) == LL_GPIO_AF_2  )   ||\
+                                            ((__VALUE__) == LL_GPIO_AF_3  )   ||\
+                                            ((__VALUE__) == LL_GPIO_AF_4  )   ||\
+                                            ((__VALUE__) == LL_GPIO_AF_5  )   ||\
+                                            ((__VALUE__) == LL_GPIO_AF_6  )   ||\
+                                            ((__VALUE__) == LL_GPIO_AF_7 ))
+#endif /* GPIOE */
+/**
+  * @}
+  */
+
+/* Private function prototypes -----------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup GPIO_LL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup GPIO_LL_EF_Init
+  * @{
+  */
+
+/**
+  * @brief  De-initialize GPIO registers (Registers restored to their default values).
+  * @param  GPIOx GPIO Port
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: GPIO registers are de-initialized
+  *          - ERROR:   Wrong GPIO Port
+  */
+ErrorStatus LL_GPIO_DeInit(GPIO_TypeDef *GPIOx)
+{
+  ErrorStatus status = SUCCESS;
+
+  /* Check the parameters */
+  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
+
+  /* Force and Release reset on clock of GPIOx Port */
+  if (GPIOx == GPIOA)
+  {
+    LL_IOP_GRP1_ForceReset(LL_IOP_GRP1_PERIPH_GPIOA);
+    LL_IOP_GRP1_ReleaseReset(LL_IOP_GRP1_PERIPH_GPIOA);
+  }
+  else if (GPIOx == GPIOB)
+  {
+    LL_IOP_GRP1_ForceReset(LL_IOP_GRP1_PERIPH_GPIOB);
+    LL_IOP_GRP1_ReleaseReset(LL_IOP_GRP1_PERIPH_GPIOB);
+  }
+  else if (GPIOx == GPIOC)
+  {
+    LL_IOP_GRP1_ForceReset(LL_IOP_GRP1_PERIPH_GPIOC);
+    LL_IOP_GRP1_ReleaseReset(LL_IOP_GRP1_PERIPH_GPIOC);
+  }
+#if defined(GPIOD)
+  else if (GPIOx == GPIOD)
+  {
+    LL_IOP_GRP1_ForceReset(LL_IOP_GRP1_PERIPH_GPIOD);
+    LL_IOP_GRP1_ReleaseReset(LL_IOP_GRP1_PERIPH_GPIOD);
+  }
+#endif /* GPIOD */
+#if defined(GPIOE)
+  else if (GPIOx == GPIOE)
+  {
+    LL_IOP_GRP1_ForceReset(LL_IOP_GRP1_PERIPH_GPIOE);
+    LL_IOP_GRP1_ReleaseReset(LL_IOP_GRP1_PERIPH_GPIOE);
+  }
+#endif /* GPIOE */
+#if defined(GPIOF)
+  else if (GPIOx == GPIOF)
+  {
+    LL_IOP_GRP1_ForceReset(LL_IOP_GRP1_PERIPH_GPIOF);
+    LL_IOP_GRP1_ReleaseReset(LL_IOP_GRP1_PERIPH_GPIOF);
+  }
+#endif /* GPIOF */
+  else
+  {
+    status = ERROR;
+  }
+
+  return (status);
+}
+
+/**
+  * @brief  Initialize GPIO registers according to the specified parameters in GPIO_InitStruct.
+  * @param  GPIOx GPIO Port
+  * @param GPIO_InitStruct pointer to a @ref LL_GPIO_InitTypeDef structure
+  *         that contains the configuration information for the specified GPIO peripheral.
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
+  *          - ERROR:   Not applicable
+  */
+ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
+{
+  uint32_t pinpos;
+  uint32_t currentpin;
+
+  /* Check the parameters */
+  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
+  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));
+  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
+  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));
+
+  /* ------------------------- Configure the port pins ---------------- */
+  /* Initialize  pinpos on first pin set */
+  pinpos = 0;
+
+  /* Configure the port pins */
+  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
+  {
+    /* Get current io position */
+    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
+
+    if (currentpin != 0x00u)
+    {
+      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
+      {
+        /* Check Speed mode parameters */
+        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
+
+        /* Speed mode configuration */
+        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
+
+        /* Check Output mode parameters */
+        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
+
+        /* Output mode configuration*/
+        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
+      }
+
+      /* Pull-up Pull down resistor configuration*/
+      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
+
+      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
+      {
+        /* Check Alternate parameter */
+        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
+
+        /* Speed mode configuration */
+        if (currentpin < LL_GPIO_PIN_8)
+        {
+          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
+        }
+        else
+        {
+          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
+        }
+      }
+
+      /* Pin Mode configuration */
+      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
+    }
+    pinpos++;
+  }
+
+  return (SUCCESS);
+}
+
+/**
+  * @brief Set each @ref LL_GPIO_InitTypeDef field to default value.
+  * @param GPIO_InitStruct pointer to a @ref LL_GPIO_InitTypeDef structure
+  *                          whose fields will be set to default values.
+  * @retval None
+  */
+
+void LL_GPIO_StructInit(LL_GPIO_InitTypeDef *GPIO_InitStruct)
+{
+  /* Reset GPIO init structure parameters values */
+  GPIO_InitStruct->Pin        = LL_GPIO_PIN_ALL;
+  GPIO_InitStruct->Mode       = LL_GPIO_MODE_ANALOG;
+  GPIO_InitStruct->Speed      = LL_GPIO_SPEED_FREQ_LOW;
+  GPIO_InitStruct->OutputType = LL_GPIO_OUTPUT_PUSHPULL;
+  GPIO_InitStruct->Pull       = LL_GPIO_PULL_NO;
+  GPIO_InitStruct->Alternate  = LL_GPIO_AF_0;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOF) */
+
+/**
+  * @}
+  */
+
+#endif /* USE_FULL_LL_DRIVER */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_i2c.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_i2c.c
new file mode 100644
index 0000000..0d27cf8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_i2c.c
@@ -0,0 +1,237 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_i2c.c
+  * @author  MCD Application Team
+  * @brief   I2C LL module driver.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_ll_i2c.h"
+#include "stm32g0xx_ll_bus.h"
+#ifdef  USE_FULL_ASSERT
+#include "stm32_assert.h"
+#else
+#define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (I2C1) || defined (I2C2) || defined (I2C3)
+
+/** @defgroup I2C_LL I2C
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/** @addtogroup I2C_LL_Private_Macros
+  * @{
+  */
+
+#define IS_LL_I2C_PERIPHERAL_MODE(__VALUE__)    (((__VALUE__) == LL_I2C_MODE_I2C)          || \
+                                                 ((__VALUE__) == LL_I2C_MODE_SMBUS_HOST)   || \
+                                                 ((__VALUE__) == LL_I2C_MODE_SMBUS_DEVICE) || \
+                                                 ((__VALUE__) == LL_I2C_MODE_SMBUS_DEVICE_ARP))
+
+#define IS_LL_I2C_ANALOG_FILTER(__VALUE__)      (((__VALUE__) == LL_I2C_ANALOGFILTER_ENABLE) || \
+                                                 ((__VALUE__) == LL_I2C_ANALOGFILTER_DISABLE))
+
+#define IS_LL_I2C_DIGITAL_FILTER(__VALUE__)     ((__VALUE__) <= 0x0000000FU)
+
+#define IS_LL_I2C_OWN_ADDRESS1(__VALUE__)       ((__VALUE__) <= 0x000003FFU)
+
+#define IS_LL_I2C_TYPE_ACKNOWLEDGE(__VALUE__)   (((__VALUE__) == LL_I2C_ACK) || \
+                                                 ((__VALUE__) == LL_I2C_NACK))
+
+#define IS_LL_I2C_OWN_ADDRSIZE(__VALUE__)       (((__VALUE__) == LL_I2C_OWNADDRESS1_7BIT) || \
+                                                 ((__VALUE__) == LL_I2C_OWNADDRESS1_10BIT))
+/**
+  * @}
+  */
+
+/* Private function prototypes -----------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup I2C_LL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup I2C_LL_EF_Init
+  * @{
+  */
+
+/**
+  * @brief  De-initialize the I2C registers to their default reset values.
+  * @param  I2Cx I2C Instance.
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: I2C registers are de-initialized
+  *          - ERROR: I2C registers are not de-initialized
+  */
+ErrorStatus LL_I2C_DeInit(I2C_TypeDef *I2Cx)
+{
+  ErrorStatus status = SUCCESS;
+
+  /* Check the I2C Instance I2Cx */
+  assert_param(IS_I2C_ALL_INSTANCE(I2Cx));
+
+  if (I2Cx == I2C1)
+  {
+    /* Force reset of I2C clock */
+    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_I2C1);
+
+    /* Release reset of I2C clock */
+    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_I2C1);
+  }
+  else if (I2Cx == I2C2)
+  {
+    /* Force reset of I2C clock */
+    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_I2C2);
+
+    /* Release reset of I2C clock */
+    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_I2C2);
+
+  }
+#if defined(I2C3)
+  else if (I2Cx == I2C3)
+  {
+    /* Force reset of I2C clock */
+    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_I2C3);
+
+    /* Release reset of I2C clock */
+    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_I2C3);
+  }
+#endif /* I2C3 */
+  else
+  {
+    status = ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Initialize the I2C registers according to the specified parameters in I2C_InitStruct.
+  * @param  I2Cx I2C Instance.
+  * @param  I2C_InitStruct pointer to a @ref LL_I2C_InitTypeDef structure.
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: I2C registers are initialized
+  *          - ERROR: Not applicable
+  */
+ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
+{
+  /* Check the I2C Instance I2Cx */
+  assert_param(IS_I2C_ALL_INSTANCE(I2Cx));
+
+  /* Check the I2C parameters from I2C_InitStruct */
+  assert_param(IS_LL_I2C_PERIPHERAL_MODE(I2C_InitStruct->PeripheralMode));
+  assert_param(IS_LL_I2C_ANALOG_FILTER(I2C_InitStruct->AnalogFilter));
+  assert_param(IS_LL_I2C_DIGITAL_FILTER(I2C_InitStruct->DigitalFilter));
+  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
+  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
+  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));
+
+  /* Disable the selected I2Cx Peripheral */
+  LL_I2C_Disable(I2Cx);
+
+  /*---------------------------- I2Cx CR1 Configuration ------------------------
+   * Configure the analog and digital noise filters with parameters :
+   * - AnalogFilter: I2C_CR1_ANFOFF bit
+   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
+   */
+  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
+
+  /*---------------------------- I2Cx TIMINGR Configuration --------------------
+   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
+   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
+   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
+   */
+  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
+
+  /* Enable the selected I2Cx Peripheral */
+  LL_I2C_Enable(I2Cx);
+
+  /*---------------------------- I2Cx OAR1 Configuration -----------------------
+   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
+   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
+   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
+   */
+  LL_I2C_DisableOwnAddress1(I2Cx);
+  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
+
+  /* OwnAdress1 == 0 is reserved for General Call address */
+  if (I2C_InitStruct->OwnAddress1 != 0U)
+  {
+    LL_I2C_EnableOwnAddress1(I2Cx);
+  }
+
+  /*---------------------------- I2Cx MODE Configuration -----------------------
+  * Configure I2Cx peripheral mode with parameter :
+   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
+   */
+  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
+
+  /*---------------------------- I2Cx CR2 Configuration ------------------------
+   * Configure the ACKnowledge or Non ACKnowledge condition
+   * after the address receive match code or next received byte with parameter :
+   * - TypeAcknowledge: I2C_CR2_NACK bit
+   */
+  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
+
+  return SUCCESS;
+}
+
+/**
+  * @brief  Set each @ref LL_I2C_InitTypeDef field to default value.
+  * @param  I2C_InitStruct Pointer to a @ref LL_I2C_InitTypeDef structure.
+  * @retval None
+  */
+void LL_I2C_StructInit(LL_I2C_InitTypeDef *I2C_InitStruct)
+{
+  /* Set I2C_InitStruct fields to default values */
+  I2C_InitStruct->PeripheralMode  = LL_I2C_MODE_I2C;
+  I2C_InitStruct->Timing          = 0U;
+  I2C_InitStruct->AnalogFilter    = LL_I2C_ANALOGFILTER_ENABLE;
+  I2C_InitStruct->DigitalFilter   = 0U;
+  I2C_InitStruct->OwnAddress1     = 0U;
+  I2C_InitStruct->TypeAcknowledge = LL_I2C_NACK;
+  I2C_InitStruct->OwnAddrSize     = LL_I2C_OWNADDRESS1_7BIT;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* I2C1 || I2C2 || I2C3 */
+
+/**
+  * @}
+  */
+
+#endif /* USE_FULL_LL_DRIVER */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lptim.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lptim.c
new file mode 100644
index 0000000..38e604c
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lptim.c
@@ -0,0 +1,317 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_lptim.c
+  * @author  MCD Application Team
+  * @brief   LPTIM LL module driver.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_ll_lptim.h"
+#include "stm32g0xx_ll_bus.h"
+#include "stm32g0xx_ll_rcc.h"
+
+
+#ifdef  USE_FULL_ASSERT
+#include "stm32_assert.h"
+#else
+#define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (LPTIM1) || defined (LPTIM2)
+
+/** @addtogroup LPTIM_LL
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/** @addtogroup LPTIM_LL_Private_Macros
+  * @{
+  */
+#define IS_LL_LPTIM_CLOCK_SOURCE(__VALUE__) (((__VALUE__) == LL_LPTIM_CLK_SOURCE_INTERNAL) \
+                                             || ((__VALUE__) == LL_LPTIM_CLK_SOURCE_EXTERNAL))
+
+#define IS_LL_LPTIM_CLOCK_PRESCALER(__VALUE__) (((__VALUE__) == LL_LPTIM_PRESCALER_DIV1)   \
+                                                || ((__VALUE__) == LL_LPTIM_PRESCALER_DIV2)   \
+                                                || ((__VALUE__) == LL_LPTIM_PRESCALER_DIV4)   \
+                                                || ((__VALUE__) == LL_LPTIM_PRESCALER_DIV8)   \
+                                                || ((__VALUE__) == LL_LPTIM_PRESCALER_DIV16)  \
+                                                || ((__VALUE__) == LL_LPTIM_PRESCALER_DIV32)  \
+                                                || ((__VALUE__) == LL_LPTIM_PRESCALER_DIV64)  \
+                                                || ((__VALUE__) == LL_LPTIM_PRESCALER_DIV128))
+
+#define IS_LL_LPTIM_WAVEFORM(__VALUE__) (((__VALUE__) == LL_LPTIM_OUTPUT_WAVEFORM_PWM) \
+                                         || ((__VALUE__) == LL_LPTIM_OUTPUT_WAVEFORM_SETONCE))
+
+#define IS_LL_LPTIM_OUTPUT_POLARITY(__VALUE__) (((__VALUE__) == LL_LPTIM_OUTPUT_POLARITY_REGULAR) \
+                                                || ((__VALUE__) == LL_LPTIM_OUTPUT_POLARITY_INVERSE))
+/**
+  * @}
+  */
+
+
+/* Private function prototypes -----------------------------------------------*/
+/* Private functions ---------------------------------------------------------*/
+/** @defgroup LPTIM_Private_Functions LPTIM Private Functions
+  * @{
+  */
+/**
+  * @}
+  */
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup LPTIM_LL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup LPTIM_LL_EF_Init
+  * @{
+  */
+
+/**
+  * @brief  Set LPTIMx registers to their reset values.
+  * @param  LPTIMx LP Timer instance
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: LPTIMx registers are de-initialized
+  *          - ERROR: invalid LPTIMx instance
+  */
+ErrorStatus LL_LPTIM_DeInit(LPTIM_TypeDef *LPTIMx)
+{
+  ErrorStatus result = SUCCESS;
+
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(LPTIMx));
+
+  if (LPTIMx == LPTIM1)
+  {
+    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_LPTIM1);
+    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_LPTIM1);
+  }
+#if defined(LPTIM2)
+  else if (LPTIMx == LPTIM2)
+  {
+    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_LPTIM2);
+    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_LPTIM2);
+  }
+#endif /* LPTIM2 */
+  else
+  {
+    result = ERROR;
+  }
+
+  return result;
+}
+
+/**
+  * @brief  Set each fields of the LPTIM_InitStruct structure to its default
+  *         value.
+  * @param  LPTIM_InitStruct pointer to a @ref LL_LPTIM_InitTypeDef structure
+  * @retval None
+  */
+void LL_LPTIM_StructInit(LL_LPTIM_InitTypeDef *LPTIM_InitStruct)
+{
+  /* Set the default configuration */
+  LPTIM_InitStruct->ClockSource = LL_LPTIM_CLK_SOURCE_INTERNAL;
+  LPTIM_InitStruct->Prescaler   = LL_LPTIM_PRESCALER_DIV1;
+  LPTIM_InitStruct->Waveform    = LL_LPTIM_OUTPUT_WAVEFORM_PWM;
+  LPTIM_InitStruct->Polarity    = LL_LPTIM_OUTPUT_POLARITY_REGULAR;
+}
+
+/**
+  * @brief  Configure the LPTIMx peripheral according to the specified parameters.
+  * @note LL_LPTIM_Init can only be called when the LPTIM instance is disabled.
+  * @note LPTIMx can be disabled using unitary function @ref LL_LPTIM_Disable().
+  * @param  LPTIMx LP Timer Instance
+  * @param  LPTIM_InitStruct pointer to a @ref LL_LPTIM_InitTypeDef structure
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: LPTIMx instance has been initialized
+  *          - ERROR: LPTIMx instance hasn't been initialized
+  */
+ErrorStatus LL_LPTIM_Init(LPTIM_TypeDef *LPTIMx, LL_LPTIM_InitTypeDef *LPTIM_InitStruct)
+{
+  ErrorStatus result = SUCCESS;
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(LPTIMx));
+  assert_param(IS_LL_LPTIM_CLOCK_SOURCE(LPTIM_InitStruct->ClockSource));
+  assert_param(IS_LL_LPTIM_CLOCK_PRESCALER(LPTIM_InitStruct->Prescaler));
+  assert_param(IS_LL_LPTIM_WAVEFORM(LPTIM_InitStruct->Waveform));
+  assert_param(IS_LL_LPTIM_OUTPUT_POLARITY(LPTIM_InitStruct->Polarity));
+
+  /* The LPTIMx_CFGR register must only be modified when the LPTIM is disabled
+     (ENABLE bit is reset to 0).
+  */
+  if (LL_LPTIM_IsEnabled(LPTIMx) == 1UL)
+  {
+    result = ERROR;
+  }
+  else
+  {
+    /* Set CKSEL bitfield according to ClockSource value */
+    /* Set PRESC bitfield according to Prescaler value */
+    /* Set WAVE bitfield according to Waveform value */
+    /* Set WAVEPOL bitfield according to Polarity value */
+    MODIFY_REG(LPTIMx->CFGR,
+               (LPTIM_CFGR_CKSEL | LPTIM_CFGR_PRESC | LPTIM_CFGR_WAVE | LPTIM_CFGR_WAVPOL),
+               LPTIM_InitStruct->ClockSource | \
+               LPTIM_InitStruct->Prescaler | \
+               LPTIM_InitStruct->Waveform | \
+               LPTIM_InitStruct->Polarity);
+  }
+
+  return result;
+}
+
+/**
+  * @brief  Disable the LPTIM instance
+  * @rmtoll CR           ENABLE        LL_LPTIM_Disable
+  * @param  LPTIMx Low-Power Timer instance
+  * @note   The following sequence is required to solve LPTIM disable HW limitation.
+  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
+  *         stuck in LPTIM interrupt when entering Stop mode" section.
+  * @retval None
+  */
+void LL_LPTIM_Disable(LPTIM_TypeDef *LPTIMx)
+{
+  LL_RCC_ClocksTypeDef rcc_clock;
+  uint32_t tmpclksource = 0;
+  uint32_t tmpIER;
+  uint32_t tmpCFGR;
+  uint32_t tmpCMP;
+  uint32_t tmpARR;
+  uint32_t tmpCFGR2;
+
+  /* Check the parameters */
+  assert_param(IS_LPTIM_INSTANCE(LPTIMx));
+
+  __disable_irq();
+
+  /********** Save LPTIM Config *********/
+  /* Save LPTIM source clock */
+  switch ((uint32_t)LPTIMx)
+  {
+    case LPTIM1_BASE:
+      tmpclksource = LL_RCC_GetLPTIMClockSource(LL_RCC_LPTIM1_CLKSOURCE);
+      break;
+#if defined(LPTIM2)
+    case LPTIM2_BASE:
+      tmpclksource = LL_RCC_GetLPTIMClockSource(LL_RCC_LPTIM2_CLKSOURCE);
+      break;
+#endif /* LPTIM2 */
+    default:
+      break;
+  }
+
+  /* Save LPTIM configuration registers */
+  tmpIER = LPTIMx->IER;
+  tmpCFGR = LPTIMx->CFGR;
+  tmpCMP = LPTIMx->CMP;
+  tmpARR = LPTIMx->ARR;
+  tmpCFGR2 = LPTIMx->CFGR2;
+
+  /************* Reset LPTIM ************/
+  (void)LL_LPTIM_DeInit(LPTIMx);
+
+  /********* Restore LPTIM Config *******/
+  LL_RCC_GetSystemClocksFreq(&rcc_clock);
+
+  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
+  {
+    /* Force LPTIM source kernel clock from APB */
+    switch ((uint32_t)LPTIMx)
+    {
+      case LPTIM1_BASE:
+        LL_RCC_SetLPTIMClockSource(LL_RCC_LPTIM1_CLKSOURCE_PCLK1);
+        break;
+#if defined(LPTIM2)
+      case LPTIM2_BASE:
+        LL_RCC_SetLPTIMClockSource(LL_RCC_LPTIM2_CLKSOURCE_PCLK1);
+        break;
+#endif /* LPTIM2 */
+      default:
+        break;
+    }
+
+    if (tmpCMP != 0UL)
+    {
+      /* Restore CMP and ARR registers (LPTIM should be enabled first) */
+      LPTIMx->CR |= LPTIM_CR_ENABLE;
+      LPTIMx->CMP = tmpCMP;
+
+      /* Polling on CMP write ok status after above restore operation */
+      do
+      {
+        rcc_clock.SYSCLK_Frequency--; /* Used for timeout */
+      } while (((LL_LPTIM_IsActiveFlag_CMPOK(LPTIMx) != 1UL)) && ((rcc_clock.SYSCLK_Frequency) > 0UL));
+
+      LL_LPTIM_ClearFlag_CMPOK(LPTIMx);
+    }
+
+    if (tmpARR != 0UL)
+    {
+      LPTIMx->CR |= LPTIM_CR_ENABLE;
+      LPTIMx->ARR = tmpARR;
+
+      LL_RCC_GetSystemClocksFreq(&rcc_clock);
+      /* Polling on ARR write ok status after above restore operation */
+      do
+      {
+        rcc_clock.SYSCLK_Frequency--; /* Used for timeout */
+      }
+      while (((LL_LPTIM_IsActiveFlag_ARROK(LPTIMx) != 1UL)) && ((rcc_clock.SYSCLK_Frequency) > 0UL));
+
+      LL_LPTIM_ClearFlag_ARROK(LPTIMx);
+    }
+
+
+    /* Restore LPTIM source kernel clock */
+    LL_RCC_SetLPTIMClockSource(tmpclksource);
+  }
+
+  /* Restore configuration registers (LPTIM should be disabled first) */
+  LPTIMx->CR &= ~(LPTIM_CR_ENABLE);
+  LPTIMx->IER = tmpIER;
+  LPTIMx->CFGR = tmpCFGR;
+  LPTIMx->CFGR2 = tmpCFGR2;
+
+  __enable_irq();
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* LPTIM1 || LPTIM2 */
+
+/**
+  * @}
+  */
+
+#endif /* USE_FULL_LL_DRIVER */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c
new file mode 100644
index 0000000..9f7bb99
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c
@@ -0,0 +1,315 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_lpuart.c
+  * @author  MCD Application Team
+  * @brief   LPUART LL module driver.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_ll_lpuart.h"
+#include "stm32g0xx_ll_rcc.h"
+#include "stm32g0xx_ll_bus.h"
+#ifdef USE_FULL_ASSERT
+#include "stm32_assert.h"
+#else
+#define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (LPUART1) || defined (LPUART2)
+
+/** @addtogroup LPUART_LL
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @addtogroup LPUART_LL_Private_Constants
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+
+/* Private macros ------------------------------------------------------------*/
+/** @addtogroup LPUART_LL_Private_Macros
+  * @{
+  */
+
+/* Check of parameters for configuration of LPUART registers                  */
+
+#define IS_LL_LPUART_PRESCALER(__VALUE__)  (((__VALUE__) == LL_LPUART_PRESCALER_DIV1) \
+                                            || ((__VALUE__) == LL_LPUART_PRESCALER_DIV2) \
+                                            || ((__VALUE__) == LL_LPUART_PRESCALER_DIV4) \
+                                            || ((__VALUE__) == LL_LPUART_PRESCALER_DIV6) \
+                                            || ((__VALUE__) == LL_LPUART_PRESCALER_DIV8) \
+                                            || ((__VALUE__) == LL_LPUART_PRESCALER_DIV10) \
+                                            || ((__VALUE__) == LL_LPUART_PRESCALER_DIV12) \
+                                            || ((__VALUE__) == LL_LPUART_PRESCALER_DIV16) \
+                                            || ((__VALUE__) == LL_LPUART_PRESCALER_DIV32) \
+                                            || ((__VALUE__) == LL_LPUART_PRESCALER_DIV64) \
+                                            || ((__VALUE__) == LL_LPUART_PRESCALER_DIV128) \
+                                            || ((__VALUE__) == LL_LPUART_PRESCALER_DIV256))
+
+/* __BAUDRATE__ Depending on constraints applicable for LPUART BRR register   */
+/*              value :                                                       */
+/*                - fck must be in the range [3 x baudrate, 4096 x baudrate]  */
+/*                - LPUART_BRR register value should be >= 0x300              */
+/*                - LPUART_BRR register value should be <= 0xFFFFF (20 bits)  */
+/*              Baudrate specified by the user should belong to [8, 21300000].*/
+#define IS_LL_LPUART_BAUDRATE(__BAUDRATE__) (((__BAUDRATE__) <= 21300000U) && ((__BAUDRATE__) >= 8U))
+
+/* __VALUE__ BRR content must be greater than or equal to 0x300. */
+#define IS_LL_LPUART_BRR_MIN(__VALUE__)   ((__VALUE__) >= 0x300U)
+
+/* __VALUE__ BRR content must be lower than or equal to 0xFFFFF. */
+#define IS_LL_LPUART_BRR_MAX(__VALUE__)   ((__VALUE__) <= 0x000FFFFFU)
+
+#define IS_LL_LPUART_DIRECTION(__VALUE__) (((__VALUE__) == LL_LPUART_DIRECTION_NONE) \
+                                           || ((__VALUE__) == LL_LPUART_DIRECTION_RX) \
+                                           || ((__VALUE__) == LL_LPUART_DIRECTION_TX) \
+                                           || ((__VALUE__) == LL_LPUART_DIRECTION_TX_RX))
+
+#define IS_LL_LPUART_PARITY(__VALUE__) (((__VALUE__) == LL_LPUART_PARITY_NONE) \
+                                        || ((__VALUE__) == LL_LPUART_PARITY_EVEN) \
+                                        || ((__VALUE__) == LL_LPUART_PARITY_ODD))
+
+#define IS_LL_LPUART_DATAWIDTH(__VALUE__) (((__VALUE__) == LL_LPUART_DATAWIDTH_7B) \
+                                           || ((__VALUE__) == LL_LPUART_DATAWIDTH_8B) \
+                                           || ((__VALUE__) == LL_LPUART_DATAWIDTH_9B))
+
+#define IS_LL_LPUART_STOPBITS(__VALUE__) (((__VALUE__) == LL_LPUART_STOPBITS_1) \
+                                          || ((__VALUE__) == LL_LPUART_STOPBITS_2))
+
+#define IS_LL_LPUART_HWCONTROL(__VALUE__) (((__VALUE__) == LL_LPUART_HWCONTROL_NONE) \
+                                           || ((__VALUE__) == LL_LPUART_HWCONTROL_RTS) \
+                                           || ((__VALUE__) == LL_LPUART_HWCONTROL_CTS) \
+                                           || ((__VALUE__) == LL_LPUART_HWCONTROL_RTS_CTS))
+
+/**
+  * @}
+  */
+
+/* Private function prototypes -----------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup LPUART_LL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup LPUART_LL_EF_Init
+  * @{
+  */
+
+/**
+  * @brief  De-initialize LPUART registers (Registers restored to their default values).
+  * @param  LPUARTx LPUART Instance
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: LPUART registers are de-initialized
+  *          - ERROR: not applicable
+  */
+ErrorStatus LL_LPUART_DeInit(USART_TypeDef *LPUARTx)
+{
+  ErrorStatus status = SUCCESS;
+
+  /* Check the parameters */
+  assert_param(IS_LPUART_INSTANCE(LPUARTx));
+
+  if (LPUARTx == LPUART1)
+  {
+    /* Force reset of LPUART peripheral */
+    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_LPUART1);
+
+    /* Release reset of LPUART peripheral */
+    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_LPUART1);
+  }
+#if defined(LPUART2)
+  else if (LPUARTx == LPUART2)
+  {
+    /* Force reset of LPUART peripheral */
+    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_LPUART2);
+
+    /* Release reset of LPUART peripheral */
+    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_LPUART2);
+  }
+#endif /* LPUART2 */
+  else
+  {
+    status = ERROR;
+  }
+
+  return (status);
+}
+
+/**
+  * @brief  Initialize LPUART registers according to the specified
+  *         parameters in LPUART_InitStruct.
+  * @note   As some bits in LPUART configuration registers can only be written when
+  *         the LPUART is disabled (USART_CR1_UE bit =0),
+  *         LPUART Peripheral should be in disabled state prior calling this function.
+  *         Otherwise, ERROR result will be returned.
+  * @note   Baud rate value stored in LPUART_InitStruct BaudRate field, should be valid (different from 0).
+  * @param  LPUARTx LPUART Instance
+  * @param  LPUART_InitStruct pointer to a @ref LL_LPUART_InitTypeDef structure
+  *         that contains the configuration information for the specified LPUART peripheral.
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: LPUART registers are initialized according to LPUART_InitStruct content
+  *          - ERROR: Problem occurred during LPUART Registers initialization
+  */
+ErrorStatus LL_LPUART_Init(USART_TypeDef *LPUARTx, LL_LPUART_InitTypeDef *LPUART_InitStruct)
+{
+  ErrorStatus status = ERROR;
+#if defined(LPUART2)
+  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
+#else
+  uint32_t periphclk;
+#endif /* LPUART2 */
+
+  /* Check the parameters */
+  assert_param(IS_LPUART_INSTANCE(LPUARTx));
+  assert_param(IS_LL_LPUART_PRESCALER(LPUART_InitStruct->PrescalerValue));
+  assert_param(IS_LL_LPUART_BAUDRATE(LPUART_InitStruct->BaudRate));
+  assert_param(IS_LL_LPUART_DATAWIDTH(LPUART_InitStruct->DataWidth));
+  assert_param(IS_LL_LPUART_STOPBITS(LPUART_InitStruct->StopBits));
+  assert_param(IS_LL_LPUART_PARITY(LPUART_InitStruct->Parity));
+  assert_param(IS_LL_LPUART_DIRECTION(LPUART_InitStruct->TransferDirection));
+  assert_param(IS_LL_LPUART_HWCONTROL(LPUART_InitStruct->HardwareFlowControl));
+
+  /* LPUART needs to be in disabled state, in order to be able to configure some bits in
+     CRx registers. Otherwise (LPUART not in Disabled state) => return ERROR */
+  if (LL_LPUART_IsEnabled(LPUARTx) == 0U)
+  {
+    /*---------------------------- LPUART CR1 Configuration -----------------------
+     * Configure LPUARTx CR1 (LPUART Word Length, Parity and Transfer Direction bits) with parameters:
+     * - DataWidth:          USART_CR1_M bits according to LPUART_InitStruct->DataWidth value
+     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to LPUART_InitStruct->Parity value
+     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to LPUART_InitStruct->TransferDirection value
+     */
+    MODIFY_REG(LPUARTx->CR1,
+               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE),
+               (LPUART_InitStruct->DataWidth | LPUART_InitStruct->Parity | LPUART_InitStruct->TransferDirection));
+
+    /*---------------------------- LPUART CR2 Configuration -----------------------
+     * Configure LPUARTx CR2 (Stop bits) with parameters:
+     * - Stop Bits:          USART_CR2_STOP bits according to LPUART_InitStruct->StopBits value.
+     */
+    LL_LPUART_SetStopBitsLength(LPUARTx, LPUART_InitStruct->StopBits);
+
+    /*---------------------------- LPUART CR3 Configuration -----------------------
+     * Configure LPUARTx CR3 (Hardware Flow Control) with parameters:
+     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according
+     *   to LPUART_InitStruct->HardwareFlowControl value.
+     */
+    LL_LPUART_SetHWFlowCtrl(LPUARTx, LPUART_InitStruct->HardwareFlowControl);
+
+    /*---------------------------- LPUART BRR Configuration -----------------------
+     * Retrieve Clock frequency used for LPUART Peripheral
+     */
+#if defined(LPUART2)
+    if (LPUARTx == LPUART1)
+    {
+      periphclk = LL_RCC_GetLPUARTClockFreq(LL_RCC_LPUART1_CLKSOURCE);
+    }
+    else if (LPUARTx == LPUART2)
+    {
+      periphclk = LL_RCC_GetLPUARTClockFreq(LL_RCC_LPUART2_CLKSOURCE);
+    }
+    else
+    {
+      /* Nothing to do, as error code is already assigned to ERROR value */
+    }
+#else
+    periphclk = LL_RCC_GetLPUARTClockFreq(LL_RCC_LPUART1_CLKSOURCE);
+#endif /* LPUART2 */
+
+    /* Configure the LPUART Baud Rate :
+       - prescaler value is required
+       - valid baud rate value (different from 0) is required
+       - Peripheral clock as returned by RCC service, should be valid (different from 0).
+    */
+    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
+        && (LPUART_InitStruct->BaudRate != 0U))
+    {
+      status = SUCCESS;
+      LL_LPUART_SetBaudRate(LPUARTx,
+                            periphclk,
+                            LPUART_InitStruct->PrescalerValue,
+                            LPUART_InitStruct->BaudRate);
+
+      /* Check BRR is greater than or equal to 0x300 */
+      assert_param(IS_LL_LPUART_BRR_MIN(LPUARTx->BRR));
+
+      /* Check BRR is lower than or equal to 0xFFFFF */
+      assert_param(IS_LL_LPUART_BRR_MAX(LPUARTx->BRR));
+    }
+
+    /*---------------------------- LPUART PRESC Configuration -----------------------
+     * Configure LPUARTx PRESC (Prescaler) with parameters:
+     * - PrescalerValue: LPUART_PRESC_PRESCALER bits according to LPUART_InitStruct->PrescalerValue value.
+     */
+    LL_LPUART_SetPrescaler(LPUARTx, LPUART_InitStruct->PrescalerValue);
+  }
+
+  return (status);
+}
+
+/**
+  * @brief Set each @ref LL_LPUART_InitTypeDef field to default value.
+  * @param LPUART_InitStruct pointer to a @ref LL_LPUART_InitTypeDef structure
+  *                          whose fields will be set to default values.
+  * @retval None
+  */
+
+void LL_LPUART_StructInit(LL_LPUART_InitTypeDef *LPUART_InitStruct)
+{
+  /* Set LPUART_InitStruct fields to default values */
+  LPUART_InitStruct->PrescalerValue      = LL_LPUART_PRESCALER_DIV1;
+  LPUART_InitStruct->BaudRate            = 9600U;
+  LPUART_InitStruct->DataWidth           = LL_LPUART_DATAWIDTH_8B;
+  LPUART_InitStruct->StopBits            = LL_LPUART_STOPBITS_1;
+  LPUART_InitStruct->Parity              = LL_LPUART_PARITY_NONE ;
+  LPUART_InitStruct->TransferDirection   = LL_LPUART_DIRECTION_TX_RX;
+  LPUART_InitStruct->HardwareFlowControl = LL_LPUART_HWCONTROL_NONE;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* LPUART1 || LPUART2 */
+
+/**
+  * @}
+  */
+
+#endif /* USE_FULL_LL_DRIVER */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_pwr.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_pwr.c
new file mode 100644
index 0000000..a84c860
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_pwr.c
@@ -0,0 +1,85 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_pwr.c
+  * @author  MCD Application Team
+  * @brief   PWR LL module driver.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_ll_pwr.h"
+#include "stm32g0xx_ll_bus.h"
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined(PWR)
+
+/** @defgroup PWR_LL PWR
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup PWR_LL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup PWR_LL_EF_Init
+  * @{
+  */
+
+/**
+  * @brief  De-initialize the PWR registers to their default reset values.
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: PWR registers are de-initialized
+  *          - ERROR: not applicable
+  */
+ErrorStatus LL_PWR_DeInit(void)
+{
+  /* Force reset of PWR clock */
+  LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_PWR);
+
+  /* Release reset of PWR clock */
+  LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_PWR);
+
+  return SUCCESS;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+#endif /* defined(PWR) */
+/**
+  * @}
+  */
+
+#endif /* USE_FULL_LL_DRIVER */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c
new file mode 100644
index 0000000..e3f0120
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c
@@ -0,0 +1,1358 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_rcc.c
+  * @author  MCD Application Team
+  * @brief   RCC LL module driver.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_ll_rcc.h"
+#ifdef  USE_FULL_ASSERT
+#include "stm32_assert.h"
+#else
+#define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined(RCC)
+
+/** @addtogroup RCC_LL
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/** @addtogroup RCC_LL_Private_Macros
+  * @{
+  */
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+#define IS_LL_RCC_USART_CLKSOURCE(__VALUE__)  (((__VALUE__) == LL_RCC_USART1_CLKSOURCE) \
+                                               || ((__VALUE__) == LL_RCC_USART2_CLKSOURCE) \
+                                               || ((__VALUE__) == LL_RCC_USART3_CLKSOURCE))
+#elif defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G070xx)
+#define IS_LL_RCC_USART_CLKSOURCE(__VALUE__)  (((__VALUE__) == LL_RCC_USART1_CLKSOURCE) \
+                                               || ((__VALUE__) == LL_RCC_USART2_CLKSOURCE))
+#else
+#define IS_LL_RCC_USART_CLKSOURCE(__VALUE__)  ((__VALUE__) == LL_RCC_USART1_CLKSOURCE)
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+#if defined(LPUART1) && defined(LPUART2)
+#define IS_LL_RCC_LPUART_CLKSOURCE(__VALUE__)  (((__VALUE__) == LL_RCC_LPUART1_CLKSOURCE) \
+                                                || ((__VALUE__) == LL_RCC_LPUART2_CLKSOURCE))
+#elif defined(LPUART1)
+#define IS_LL_RCC_LPUART_CLKSOURCE(__VALUE__)   ((__VALUE__) == LL_RCC_LPUART1_CLKSOURCE)
+#endif /* LPUART1 && LPUART2 */
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+#define IS_LL_RCC_I2C_CLKSOURCE(__VALUE__)  (((__VALUE__) == LL_RCC_I2C1_CLKSOURCE) \
+                                             || ((__VALUE__) == LL_RCC_I2C2_CLKSOURCE))
+#else
+#define IS_LL_RCC_I2C_CLKSOURCE(__VALUE__)   ((__VALUE__) == LL_RCC_I2C1_CLKSOURCE)
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+#if defined(LPTIM1) || defined(LPTIM2)
+#define IS_LL_RCC_LPTIM_CLKSOURCE(__VALUE__)  (((__VALUE__) == LL_RCC_LPTIM1_CLKSOURCE) \
+                                               || ((__VALUE__) == LL_RCC_LPTIM2_CLKSOURCE))
+#endif /* LPTIM1 || LPTIM2 */
+
+#if defined(RNG)
+#define IS_LL_RCC_RNG_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_RNG_CLKSOURCE))
+#endif /* RNG */
+
+#define IS_LL_RCC_ADC_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_ADC_CLKSOURCE))
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+#define IS_LL_RCC_I2S_CLKSOURCE(__VALUE__)  (((__VALUE__) == LL_RCC_I2S1_CLKSOURCE) \
+                                             || ((__VALUE__) == LL_RCC_I2S2_CLKSOURCE))
+#else
+#define IS_LL_RCC_I2S_CLKSOURCE(__VALUE__)  (((__VALUE__) == LL_RCC_I2S1_CLKSOURCE))
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+#if defined(CEC)
+#define IS_LL_RCC_CEC_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_CEC_CLKSOURCE))
+#endif /* CEC */
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+#define IS_LL_RCC_USB_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_USB_CLKSOURCE))
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+#if defined(FDCAN1) || defined(FDCAN2)
+#define IS_LL_RCC_FDCAN_CLKSOURCE(__VALUE__)  (((__VALUE__) == LL_RCC_FDCAN_CLKSOURCE))
+#endif /* FDCAN1 || FDCAN2 */
+
+#if defined(RCC_CCIPR_TIM1SEL) && defined(RCC_CCIPR_TIM15SEL)
+#define IS_LL_RCC_TIM_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_TIM1_CLKSOURCE) \
+                                               || ((__VALUE__) == LL_RCC_TIM15_CLKSOURCE))
+#elif defined(RCC_CCIPR_TIM1SEL)
+#define IS_LL_RCC_TIM_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_TIM1_CLKSOURCE))
+#endif /* RCC_CCIPR_TIM1SEL */
+
+
+
+/**
+  * @}
+  */
+
+/* Private function prototypes -----------------------------------------------*/
+/** @defgroup RCC_LL_Private_Functions RCC Private functions
+  * @{
+  */
+static uint32_t RCC_GetSystemClockFreq(void);
+static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency);
+static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency);
+static uint32_t RCC_PLL_GetFreqDomain_SYS(void);
+static uint32_t RCC_PLL_GetFreqDomain_ADC(void);
+static uint32_t RCC_PLL_GetFreqDomain_I2S1(void);
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+static uint32_t RCC_PLL_GetFreqDomain_I2S2(void);
+static uint32_t RCC_PLL_GetFreqDomain_USB(void);
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+#if defined(FDCAN1) || defined(FDCAN2)
+static uint32_t RCC_PLL_GetFreqDomain_FDCAN(void);
+#endif /* FDCAN1 || FDCAN2 */
+#if defined(RNG)
+static uint32_t RCC_PLL_GetFreqDomain_RNG(void);
+#endif /* RNG */
+#if defined(RCC_PLLQ_SUPPORT) && defined(RCC_CCIPR_TIM1SEL)
+static uint32_t RCC_PLL_GetFreqDomain_TIM1(void);
+#endif /* RCC_PLLQ_SUPPORT && RCC_CCIPR_TIM1SEL */
+#if defined(RCC_CCIPR_TIM15SEL)
+static uint32_t RCC_PLL_GetFreqDomain_TIM15(void);
+#endif /* RCC_CCIPR_TIM15SEL */
+/**
+  * @}
+  */
+
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup RCC_LL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup RCC_LL_EF_Init
+  * @{
+  */
+
+/**
+  * @brief  Reset the RCC clock configuration to the default reset state.
+  * @note   The default reset state of the clock configuration is given below:
+  *         - HSI ON and used as system clock source
+  *         - HSE and PLL OFF
+  *         - AHB and APB1 prescaler set to 1.
+  *         - CSS, MCO OFF
+  *         - All interrupts disabled
+  * @note   This function does not modify the configuration of the
+  *         - Peripheral clocks
+  *         - LSI, LSE and RTC clocks
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: RCC registers are de-initialized
+  *          - ERROR: not applicable
+  */
+ErrorStatus LL_RCC_DeInit(void)
+{
+  /* Set HSION bit and wait for HSI READY bit */
+  LL_RCC_HSI_Enable();
+  while (LL_RCC_HSI_IsReady() != 1U)
+  {}
+
+  /* Set HSITRIM bits to reset value*/
+  LL_RCC_HSI_SetCalibTrimming(0x40U);
+
+  /* Reset CFGR register */
+  LL_RCC_WriteReg(CFGR, 0x00000000U);
+
+  /* Reset whole CR register but HSI in 2 steps in case HSEBYP is set */
+  LL_RCC_WriteReg(CR, RCC_CR_HSION);
+  while (LL_RCC_HSE_IsReady() != 0U)
+  {}
+  LL_RCC_WriteReg(CR, RCC_CR_HSION);
+
+  /* Wait for PLL READY bit to be reset */
+  while (LL_RCC_PLL_IsReady() != 0U)
+  {}
+
+  /* Reset PLLCFGR register */
+  LL_RCC_WriteReg(PLLCFGR, 16U << RCC_PLLCFGR_PLLN_Pos);
+
+  /* Disable all interrupts */
+  LL_RCC_WriteReg(CIER, 0x00000000U);
+
+  /* Clear all interrupts flags */
+  LL_RCC_WriteReg(CICR, 0xFFFFFFFFU);
+
+  return SUCCESS;
+}
+
+/**
+  * @}
+  */
+
+/** @addtogroup RCC_LL_EF_Get_Freq
+  * @brief  Return the frequencies of different on chip clocks;  System, AHB and APB1 buses clocks
+  *         and different peripheral clocks available on the device.
+  * @note   If SYSCLK source is HSI, function returns values based on HSI_VALUE divided by HSI division factor(**)
+  * @note   If SYSCLK source is HSE, function returns values based on HSE_VALUE(***)
+  * @note   If SYSCLK source is PLL, function returns values based on HSE_VALUE(***)
+  *         or HSI_VALUE(**) multiplied/divided by the PLL factors.
+  * @note   (**) HSI_VALUE is a constant defined in this file (default value
+  *              16 MHz) but the real value may vary depending on the variations
+  *              in voltage and temperature.
+  * @note   (***) HSE_VALUE is a constant defined in this file (default value
+  *               8 MHz), user has to ensure that HSE_VALUE is same as the real
+  *               frequency of the crystal used. Otherwise, this function may
+  *               have wrong result.
+  * @note   The result of this function could be incorrect when using fractional
+  *         value for HSE crystal.
+  * @note   This function can be used by the user application to compute the
+  *         baud-rate for the communication peripherals or configure other parameters.
+  * @{
+  */
+
+/**
+  * @brief  Return the frequencies of different on chip clocks;  System, AHB and APB1 buses clocks
+  * @note   Each time SYSCLK, HCLK and/or PCLK1 clock changes, this function
+  *         must be called to update structure fields. Otherwise, any
+  *         configuration based on this function will be incorrect.
+  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
+  * @retval None
+  */
+void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
+{
+  /* Get SYSCLK frequency */
+  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
+
+  /* HCLK clock frequency */
+  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
+
+  /* PCLK1 clock frequency */
+  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
+}
+
+/**
+  * @brief  Return USARTx clock frequency
+  * @param  USARTxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_USART1_CLKSOURCE
+  *         @arg @ref LL_RCC_USART2_CLKSOURCE
+  *         @arg @ref LL_RCC_USART3_CLKSOURCE
+  * @retval USART clock frequency (in Hz)
+  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
+  */
+uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
+{
+  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
+
+  /* Check parameter */
+  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
+
+  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
+  {
+    /* USART1CLK clock frequency */
+    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
+    {
+      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
+        usart_frequency = RCC_GetSystemClockFreq();
+        break;
+
+      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
+        if (LL_RCC_HSI_IsReady() == 1U)
+        {
+          usart_frequency = HSI_VALUE;
+        }
+        break;
+
+      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
+        if (LL_RCC_LSE_IsReady() == 1U)
+        {
+          usart_frequency = LSE_VALUE;
+        }
+        break;
+
+      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
+      default:
+        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
+        break;
+    }
+  }
+#if defined(RCC_CCIPR_USART2SEL)
+  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
+  {
+    /* USART2CLK clock frequency */
+    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
+    {
+      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
+        usart_frequency = RCC_GetSystemClockFreq();
+        break;
+
+      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
+        if (LL_RCC_HSI_IsReady() == 1U)
+        {
+          usart_frequency = HSI_VALUE;
+        }
+        break;
+
+      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
+        if (LL_RCC_LSE_IsReady() == 1U)
+        {
+          usart_frequency = LSE_VALUE;
+        }
+        break;
+
+      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
+      default:
+        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
+        break;
+    }
+  }
+#endif /* RCC_CCIPR_USART2SEL */
+#if defined(RCC_CCIPR_USART3SEL)
+  else if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
+  {
+    /* USART3CLK clock frequency */
+    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
+    {
+      case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
+        usart_frequency = RCC_GetSystemClockFreq();
+        break;
+
+      case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
+        if (LL_RCC_HSI_IsReady() == 1U)
+        {
+          usart_frequency = HSI_VALUE;
+        }
+        break;
+
+      case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
+        if (LL_RCC_LSE_IsReady() == 1U)
+        {
+          usart_frequency = LSE_VALUE;
+        }
+        break;
+
+      case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
+      default:
+        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
+        break;
+    }
+  }
+#endif /* RCC_CCIPR_USART3SEL */
+  else
+  {
+    /* nothing to do */
+  }
+  return usart_frequency;
+}
+
+/**
+  * @brief  Return I2Cx clock frequency
+  * @param  I2CxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_I2C1_CLKSOURCE
+  * @retval I2C clock frequency (in Hz)
+  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that HSI oscillator is not ready
+  */
+uint32_t LL_RCC_GetI2CClockFreq(uint32_t I2CxSource)
+{
+  uint32_t i2c_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
+
+  /* Check parameter */
+  assert_param(IS_LL_RCC_I2C_CLKSOURCE(I2CxSource));
+
+  if (I2CxSource == LL_RCC_I2C1_CLKSOURCE)
+  {
+    /* I2C1 CLK clock frequency */
+    switch (LL_RCC_GetI2CClockSource(I2CxSource))
+    {
+      case LL_RCC_I2C1_CLKSOURCE_SYSCLK: /* I2C1 Clock is System Clock */
+        i2c_frequency = RCC_GetSystemClockFreq();
+        break;
+
+      case LL_RCC_I2C1_CLKSOURCE_HSI:    /* I2C1 Clock is HSI Osc. */
+        if (LL_RCC_HSI_IsReady() == 1U)
+        {
+          i2c_frequency = HSI_VALUE;
+        }
+        break;
+
+      case LL_RCC_I2C1_CLKSOURCE_PCLK1:  /* I2C1 Clock is PCLK1 */
+      default:
+        i2c_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
+        break;
+    }
+  }
+#if defined(RCC_CCIPR_I2C2SEL)
+  else if (I2CxSource == LL_RCC_I2C2_CLKSOURCE)
+  {
+    /* I2C2 CLK clock frequency */
+    switch (LL_RCC_GetI2CClockSource(I2CxSource))
+    {
+      case LL_RCC_I2C2_CLKSOURCE_SYSCLK: /* I2C2 Clock is System Clock */
+        i2c_frequency = RCC_GetSystemClockFreq();
+        break;
+
+      case LL_RCC_I2C2_CLKSOURCE_HSI:    /* I2C2 Clock is HSI Osc. */
+        if (LL_RCC_HSI_IsReady() == 1U)
+        {
+          i2c_frequency = HSI_VALUE;
+        }
+        break;
+
+      case LL_RCC_I2C2_CLKSOURCE_PCLK1:  /* I2C2 Clock is PCLK1 */
+      default:
+        i2c_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
+        break;
+    }
+  }
+#endif /* RCC_CCIPR_I2C2SEL */
+  else
+  {
+    /* nothing to do */
+  }
+
+  return i2c_frequency;
+}
+
+/**
+  * @brief  Return I2Sx clock frequency
+  * @param  I2SxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE
+  * @retval I2S clock frequency (in Hz)
+  *         @arg @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
+  */
+uint32_t LL_RCC_GetI2SClockFreq(uint32_t I2SxSource)
+{
+  uint32_t i2s_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
+
+  /* Check parameter */
+  assert_param(IS_LL_RCC_I2S_CLKSOURCE(I2SxSource));
+
+  if (I2SxSource == LL_RCC_I2S1_CLKSOURCE)
+  {
+    /* I2S1 CLK clock frequency */
+    switch (LL_RCC_GetI2SClockSource(I2SxSource))
+    {
+      case LL_RCC_I2S1_CLKSOURCE_HSI:    /* I2S1 Clock is HSI */
+        i2s_frequency = HSI_VALUE;
+        break;
+
+      case LL_RCC_I2S1_CLKSOURCE_PLL:    /* I2S1 Clock is PLL"P" */
+        if (LL_RCC_PLL_IsReady() == 1U)
+        {
+          i2s_frequency = RCC_PLL_GetFreqDomain_I2S1();
+        }
+        break;
+
+
+      case LL_RCC_I2S1_CLKSOURCE_PIN:          /* I2S1 Clock is External clock */
+        i2s_frequency = EXTERNAL_CLOCK_VALUE;
+        break;
+
+      case LL_RCC_I2S1_CLKSOURCE_SYSCLK: /* I2S1 Clock is System Clock */
+      default:
+        i2s_frequency = RCC_GetSystemClockFreq();
+        break;
+    }
+  }
+#if defined(RCC_CCIPR2_I2S2SEL)
+  else if (I2SxSource == LL_RCC_I2S2_CLKSOURCE)
+  {
+    /* I2S2 CLK clock frequency */
+    switch (LL_RCC_GetI2SClockSource(I2SxSource))
+    {
+      case LL_RCC_I2S2_CLKSOURCE_HSI:    /* I2S2 Clock is HSI */
+        i2s_frequency = HSI_VALUE;
+        break;
+
+      case LL_RCC_I2S2_CLKSOURCE_PLL:    /* I2S2 Clock is PLL"P" */
+        if (LL_RCC_PLL_IsReady() == 1U)
+        {
+          i2s_frequency = RCC_PLL_GetFreqDomain_I2S2();
+        }
+        break;
+
+      case LL_RCC_I2S2_CLKSOURCE_PIN:          /* I2S2 Clock is External clock */
+        i2s_frequency = EXTERNAL_CLOCK_VALUE;
+        break;
+
+      case LL_RCC_I2S2_CLKSOURCE_SYSCLK: /* I2S2 Clock is System Clock */
+      default:
+        i2s_frequency = RCC_GetSystemClockFreq();
+        break;
+    }
+  }
+#endif /* RCC_CCIPR2_I2S2SEL */
+  else
+  {
+  }
+  return i2s_frequency;
+}
+
+#if defined(LPUART1) || defined(LPUART2)
+/**
+  * @brief  Return LPUARTx clock frequency
+  * @param  LPUARTxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_LPUART1_CLKSOURCE
+  *         @arg @ref LL_RCC_LPUART2_CLKSOURCE (*)
+  * @retval LPUART clock frequency (in Hz)
+  *         @arg @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
+  * (*) feature not available on all devices
+  */
+uint32_t LL_RCC_GetLPUARTClockFreq(uint32_t LPUARTxSource)
+{
+  uint32_t lpuart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
+
+  /* Check parameter */
+  assert_param(IS_LL_RCC_LPUART_CLKSOURCE(LPUARTxSource));
+
+  if (LPUARTxSource == LL_RCC_LPUART1_CLKSOURCE)
+  {
+    /* LPUART1CLK clock frequency */
+    switch (LL_RCC_GetLPUARTClockSource(LPUARTxSource))
+    {
+      case LL_RCC_LPUART1_CLKSOURCE_SYSCLK: /* LPUART1 Clock is System Clock */
+        lpuart_frequency = RCC_GetSystemClockFreq();
+        break;
+
+      case LL_RCC_LPUART1_CLKSOURCE_HSI:    /* LPUART1 Clock is HSI Osc. */
+        if (LL_RCC_HSI_IsReady() == 1U)
+        {
+          lpuart_frequency = HSI_VALUE;
+        }
+        break;
+
+      case LL_RCC_LPUART1_CLKSOURCE_LSE:    /* LPUART1 Clock is LSE Osc. */
+        if (LL_RCC_LSE_IsReady() == 1U)
+        {
+          lpuart_frequency = LSE_VALUE;
+        }
+        break;
+
+      case LL_RCC_LPUART1_CLKSOURCE_PCLK1:  /* LPUART1 Clock is PCLK1 */
+      default:
+        lpuart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
+        break;
+    }
+  }
+#if defined(LPUART2)
+  else if (LPUARTxSource == LL_RCC_LPUART2_CLKSOURCE)
+  {
+    /* LPUART2CLK clock frequency */
+    switch (LL_RCC_GetLPUARTClockSource(LPUARTxSource))
+    {
+      case LL_RCC_LPUART2_CLKSOURCE_SYSCLK: /* LPUART2 Clock is System Clock */
+        lpuart_frequency = RCC_GetSystemClockFreq();
+        break;
+
+      case LL_RCC_LPUART2_CLKSOURCE_HSI:    /* LPUART2 Clock is HSI Osc. */
+        if (LL_RCC_HSI_IsReady() == 1U)
+        {
+          lpuart_frequency = HSI_VALUE;
+        }
+        break;
+
+      case LL_RCC_LPUART2_CLKSOURCE_LSE:    /* LPUART2 Clock is LSE Osc. */
+        if (LL_RCC_LSE_IsReady() == 1U)
+        {
+          lpuart_frequency = LSE_VALUE;
+        }
+        break;
+
+      case LL_RCC_LPUART2_CLKSOURCE_PCLK1:  /* LPUART2 Clock is PCLK1 */
+      default:
+        lpuart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
+        break;
+    }
+  }
+#endif /* LPUART2 */
+  else
+  {
+  }
+
+  return lpuart_frequency;
+}
+#endif /* LPUART1 */
+
+#if defined(LPTIM1) && defined(LPTIM2)
+/**
+  * @brief  Return LPTIMx clock frequency
+  * @param  LPTIMxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE
+  *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE
+  * @retval LPTIM clock frequency (in Hz)
+  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI, LSI or LSE) is not ready
+  */
+uint32_t LL_RCC_GetLPTIMClockFreq(uint32_t LPTIMxSource)
+{
+  uint32_t lptim_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
+
+  /* Check parameter */
+  assert_param(IS_LL_RCC_LPTIM_CLKSOURCE(LPTIMxSource));
+
+  if (LPTIMxSource == LL_RCC_LPTIM1_CLKSOURCE)
+  {
+    /* LPTIM1CLK clock frequency */
+    switch (LL_RCC_GetLPTIMClockSource(LPTIMxSource))
+    {
+      case LL_RCC_LPTIM1_CLKSOURCE_LSI:    /* LPTIM1 Clock is LSI Osc. */
+        if (LL_RCC_LSI_IsReady() == 1U)
+        {
+          lptim_frequency = LSI_VALUE;
+        }
+        break;
+
+      case LL_RCC_LPTIM1_CLKSOURCE_HSI:    /* LPTIM1 Clock is HSI Osc. */
+        if (LL_RCC_HSI_IsReady() == 1U)
+        {
+          lptim_frequency = HSI_VALUE;
+        }
+        break;
+
+      case LL_RCC_LPTIM1_CLKSOURCE_LSE:    /* LPTIM1 Clock is LSE Osc. */
+        if (LL_RCC_LSE_IsReady() == 1U)
+        {
+          lptim_frequency = LSE_VALUE;
+        }
+        break;
+
+      case LL_RCC_LPTIM1_CLKSOURCE_PCLK1:  /* LPTIM1 Clock is PCLK1 */
+      default:
+        lptim_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
+        break;
+    }
+  }
+  else
+  {
+    /* LPTIM2CLK clock frequency */
+    switch (LL_RCC_GetLPTIMClockSource(LPTIMxSource))
+    {
+      case LL_RCC_LPTIM2_CLKSOURCE_LSI:    /* LPTIM2 Clock is LSI Osc. */
+        if (LL_RCC_LSI_IsReady() == 1U)
+        {
+          lptim_frequency = LSI_VALUE;
+        }
+        break;
+
+      case LL_RCC_LPTIM2_CLKSOURCE_HSI:    /* LPTIM2 Clock is HSI Osc. */
+        if (LL_RCC_HSI_IsReady() == 1U)
+        {
+          lptim_frequency = HSI_VALUE;
+        }
+        break;
+
+      case LL_RCC_LPTIM2_CLKSOURCE_LSE:    /* LPTIM2 Clock is LSE Osc. */
+        if (LL_RCC_LSE_IsReady() == 1U)
+        {
+          lptim_frequency = LSE_VALUE;
+        }
+        break;
+
+      case LL_RCC_LPTIM2_CLKSOURCE_PCLK1:  /* LPTIM2 Clock is PCLK1 */
+      default:
+        lptim_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
+        break;
+    }
+  }
+
+  return lptim_frequency;
+}
+#endif /* LPTIM1 && LPTIM2 */
+
+#if defined(RCC_CCIPR_TIM1SEL) || defined(RCC_CCIPR_TIM15SEL)
+/**
+  * @brief  Return TIMx clock frequency
+  * @param  TIMxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_TIM1_CLKSOURCE
+  * @if defined(STM32G081xx)
+  *         @arg @ref LL_RCC_TIM15_CLKSOURCE
+  * @endif
+  * @retval TIMx clock frequency (in Hz)
+  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
+  */
+uint32_t LL_RCC_GetTIMClockFreq(uint32_t TIMxSource)
+{
+  uint32_t tim_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
+
+  /* Check parameter */
+  assert_param(IS_LL_RCC_TIM_CLKSOURCE(TIMxSource));
+
+  if (TIMxSource == LL_RCC_TIM1_CLKSOURCE)
+  {
+    /* TIM1CLK clock frequency */
+    switch (LL_RCC_GetTIMClockSource(TIMxSource))
+    {
+      case LL_RCC_TIM1_CLKSOURCE_PLL:    /* TIM1 Clock is PLLQ */
+        if (LL_RCC_PLL_IsReady() == 1U)
+        {
+          tim_frequency = RCC_PLL_GetFreqDomain_TIM1();
+        }
+        break;
+
+      case LL_RCC_TIM1_CLKSOURCE_PCLK1:  /* TIM1 Clock is PCLK1 */
+      default:
+        tim_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
+        break;
+    }
+  }
+#if defined(TIM15)
+  else
+  {
+    if (TIMxSource == LL_RCC_TIM15_CLKSOURCE)
+    {
+      /* TIM15CLK clock frequency */
+      switch (LL_RCC_GetTIMClockSource(TIMxSource))
+      {
+        case LL_RCC_TIM15_CLKSOURCE_PLL:    /* TIM1 Clock is PLLQ */
+          if (LL_RCC_PLL_IsReady() == 1U)
+          {
+            tim_frequency = RCC_PLL_GetFreqDomain_TIM15();
+          }
+          break;
+
+        case LL_RCC_TIM15_CLKSOURCE_PCLK1:  /* TIM15 Clock is PCLK1 */
+        default:
+          tim_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
+          break;
+      }
+    }
+  }
+#endif /* TIM15 */
+  return tim_frequency;
+}
+#endif /* RCC_CCIPR_TIM1SEL && RCC_CCIPR_TIM15SEL */
+
+
+#if defined(RNG)
+/**
+  * @brief  Return RNGx clock frequency
+  * @param  RNGxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_RNG_CLKSOURCE
+  * @retval RNG clock frequency (in Hz)
+  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI) or PLL is not ready
+  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NA indicates that no clock source selected
+  */
+uint32_t LL_RCC_GetRNGClockFreq(uint32_t RNGxSource)
+{
+  uint32_t rng_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
+  uint32_t rngdiv;
+
+  /* Check parameter */
+  assert_param(IS_LL_RCC_RNG_CLKSOURCE(RNGxSource));
+
+  /* RNGCLK clock frequency */
+  switch (LL_RCC_GetRNGClockSource(RNGxSource))
+  {
+    case LL_RCC_RNG_CLKSOURCE_PLL:           /* PLL clock used as RNG clock source */
+      if (LL_RCC_PLL_IsReady() == 1U)
+      {
+        rng_frequency = RCC_PLL_GetFreqDomain_RNG();
+        rngdiv = (1UL << ((READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGDIV)) >> RCC_CCIPR_RNGDIV_Pos));
+        rng_frequency = (rng_frequency / rngdiv);
+      }
+      break;
+
+    case LL_RCC_RNG_CLKSOURCE_HSI_DIV8:      /* HSI clock divided by 8 used as RNG clock source */
+      rng_frequency = HSI_VALUE / 8U;
+      rngdiv = (1UL << ((READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGDIV)) >> RCC_CCIPR_RNGDIV_Pos));
+      rng_frequency = (rng_frequency / rngdiv);
+      break;
+    case LL_RCC_RNG_CLKSOURCE_SYSCLK:        /* SYSCLK clock used as RNG clock source */
+      rng_frequency = RCC_GetSystemClockFreq();
+      rngdiv = (1UL << ((READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGDIV)) >> RCC_CCIPR_RNGDIV_Pos));
+      rng_frequency = (rng_frequency / rngdiv);
+      break;
+
+    case LL_RCC_RNG_CLKSOURCE_NONE:          /* No clock used as RNG clock source */
+    default:
+      rng_frequency = LL_RCC_PERIPH_FREQUENCY_NA;
+      break;
+
+  }
+
+  return rng_frequency;
+}
+#endif /* RNG */
+
+#if defined(CEC)
+/**
+  * @brief  Return CEC clock frequency
+  * @param  CECxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_CEC_CLKSOURCE
+  * @retval CEC clock frequency (in Hz)
+  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
+  */
+uint32_t LL_RCC_GetCECClockFreq(uint32_t CECxSource)
+{
+  uint32_t cec_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
+
+  /* Check parameter */
+  assert_param(IS_LL_RCC_CEC_CLKSOURCE(CECxSource));
+
+  /* CECCLK clock frequency */
+  switch (LL_RCC_GetCECClockSource(CECxSource))
+  {
+    case LL_RCC_CEC_CLKSOURCE_LSE:           /* CEC Clock is LSE Osc. */
+      if (LL_RCC_LSE_IsReady() == 1U)
+      {
+        cec_frequency = LSE_VALUE;
+      }
+      break;
+
+    case LL_RCC_CEC_CLKSOURCE_HSI_DIV488:    /* CEC Clock is HSI Osc. */
+    default:
+      if (LL_RCC_HSI_IsReady() == 1U)
+      {
+        cec_frequency = (HSI_VALUE / 488U);
+      }
+      break;
+  }
+
+  return cec_frequency;
+}
+#endif /* CEC */
+
+#if defined(FDCAN1) || defined(FDCAN2)
+/**
+  * @brief  Return FDCANx clock frequency
+  * @param  FDCANxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_FDCAN_CLKSOURCE
+  * @retval FDCANx clock frequency (in Hz)
+  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI, LSI or LSE) is not ready
+  */
+uint32_t LL_RCC_GetFDCANClockFreq(uint32_t FDCANxSource)
+{
+  uint32_t fdcan_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
+
+  /* Check parameter */
+  assert_param(IS_LL_RCC_FDCAN_CLKSOURCE(FDCANxSource));
+
+  /* FDCANCLK clock frequency */
+  switch (LL_RCC_GetFDCANClockSource(FDCANxSource))
+  {
+    case LL_RCC_FDCAN_CLKSOURCE_PLL:    /* FDCAN Clock is PLL "Q"  Osc. */
+      if (LL_RCC_PLL_IsReady() == 1U)
+      {
+        fdcan_frequency = RCC_PLL_GetFreqDomain_FDCAN();
+      }
+      break;
+
+    case LL_RCC_FDCAN_CLKSOURCE_HSE:    /* FDCAN Clock is HSE Osc. */
+      if (LL_RCC_HSE_IsReady() == 1U)
+      {
+        fdcan_frequency = HSE_VALUE;
+      }
+      break;
+
+    case LL_RCC_FDCAN_CLKSOURCE_PCLK1:  /* FDCAN Clock is PCLK1 */
+    default:
+      fdcan_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
+      break;
+  }
+
+  return fdcan_frequency;
+}
+#endif /* FDCAN1 || FDCAN2 */
+
+/**
+  * @brief  Return ADCx clock frequency
+  * @param  ADCxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_ADC_CLKSOURCE
+  * @retval ADC clock frequency (in Hz)
+  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI) or PLL is not ready
+  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NA indicates that no clock source selected
+  */
+uint32_t LL_RCC_GetADCClockFreq(uint32_t ADCxSource)
+{
+  uint32_t adc_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
+
+  /* Check parameter */
+  assert_param(IS_LL_RCC_ADC_CLKSOURCE(ADCxSource));
+
+  /* ADCCLK clock frequency */
+  switch (LL_RCC_GetADCClockSource(ADCxSource))
+  {
+    case LL_RCC_ADC_CLKSOURCE_SYSCLK:        /* SYSCLK clock used as ADC clock source */
+      adc_frequency = RCC_GetSystemClockFreq();
+      break;
+    case LL_RCC_ADC_CLKSOURCE_HSI  :        /* HSI clock used as ADC clock source */
+      adc_frequency = HSI_VALUE;
+      break;
+
+    case LL_RCC_ADC_CLKSOURCE_PLL:         /* PLLP clock used as ADC clock source */
+      if (LL_RCC_PLL_IsReady() == 1U)
+      {
+        adc_frequency = RCC_PLL_GetFreqDomain_ADC();
+      }
+      break;
+    default:
+      adc_frequency = LL_RCC_PERIPH_FREQUENCY_NA;
+      break;
+  }
+
+  return adc_frequency;
+}
+
+/**
+  * @brief  Return RTC clock frequency
+  * @retval RTC clock frequency (in Hz)
+  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillators (LSI, LSE or HSE) are not ready
+  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NA indicates that no clock source selected
+  */
+uint32_t LL_RCC_GetRTCClockFreq(void)
+{
+  uint32_t rtc_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
+
+  /* RTCCLK clock frequency */
+  switch (LL_RCC_GetRTCClockSource())
+  {
+    case LL_RCC_RTC_CLKSOURCE_LSE:       /* LSE clock used as RTC clock source */
+      if (LL_RCC_LSE_IsReady() == 1U)
+      {
+        rtc_frequency = LSE_VALUE;
+      }
+      break;
+
+    case LL_RCC_RTC_CLKSOURCE_LSI:       /* LSI clock used as RTC clock source */
+      if (LL_RCC_LSI_IsReady() == 1U)
+      {
+        rtc_frequency = LSI_VALUE;
+      }
+      break;
+
+    case LL_RCC_RTC_CLKSOURCE_HSE_DIV32:        /* HSE clock used as ADC clock source */
+      rtc_frequency = HSE_VALUE / 32U;
+      break;
+
+    case LL_RCC_RTC_CLKSOURCE_NONE:          /* No clock used as RTC clock source */
+    default:
+      rtc_frequency = LL_RCC_PERIPH_FREQUENCY_NA;
+      break;
+  }
+
+  return rtc_frequency;
+}
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+/**
+  * @brief  Return USBx clock frequency
+  * @param  USBxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_USB_CLKSOURCE
+  * @retval USB clock frequency (in Hz)
+  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI48) or PLL is not ready
+  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NA indicates that no clock source selected
+  */
+uint32_t LL_RCC_GetUSBClockFreq(uint32_t USBxSource)
+{
+  uint32_t usb_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
+
+  /* Check parameter */
+  assert_param(IS_LL_RCC_USB_CLKSOURCE(USBxSource));
+
+  /* USBCLK clock frequency */
+  switch (LL_RCC_GetUSBClockSource(USBxSource))
+  {
+#if defined(RCC_HSI48_SUPPORT)
+    case LL_RCC_USB_CLKSOURCE_HSI48:         /* HSI48 used as USB clock source */
+      if (LL_RCC_HSI48_IsReady() != 0U)
+      {
+        usb_frequency = HSI48_VALUE;
+      }
+      break;
+#endif /* RCC_HSI48_SUPPORT */
+
+    case LL_RCC_USB_CLKSOURCE_HSE:         /* HSE used as USB clock source */
+      if (LL_RCC_HSE_IsReady() != 0U)
+      {
+        usb_frequency = HSE_VALUE;
+      }
+      break;
+
+    case LL_RCC_USB_CLKSOURCE_PLL:           /* PLL clock used as USB clock source */
+      if (LL_RCC_PLL_IsReady() != 0U)
+      {
+        usb_frequency = RCC_PLL_GetFreqDomain_USB();
+      }
+      break;
+
+    default:
+      usb_frequency = LL_RCC_PERIPH_FREQUENCY_NA;
+      break;
+  }
+
+  return usb_frequency;
+}
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx) */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup RCC_LL_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief  Return SYSTEM clock frequency
+  * @retval SYSTEM clock frequency (in Hz)
+  */
+static uint32_t RCC_GetSystemClockFreq(void)
+{
+  uint32_t frequency;
+  uint32_t hsidiv;
+
+  /* Get SYSCLK source -------------------------------------------------------*/
+  switch (LL_RCC_GetSysClkSource())
+  {
+    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
+      frequency = HSE_VALUE;
+      break;
+
+    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
+      frequency = RCC_PLL_GetFreqDomain_SYS();
+      break;
+
+    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
+    default:
+      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
+      frequency = (HSI_VALUE / hsidiv);
+      break;
+  }
+
+  return frequency;
+}
+
+/**
+  * @brief  Return HCLK clock frequency
+  * @param  SYSCLK_Frequency SYSCLK clock frequency
+  * @retval HCLK clock frequency (in Hz)
+  */
+static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
+{
+  /* HCLK clock frequency */
+  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
+}
+
+/**
+  * @brief  Return PCLK1 clock frequency
+  * @param  HCLK_Frequency HCLK clock frequency
+  * @retval PCLK1 clock frequency (in Hz)
+  */
+static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
+{
+  /* PCLK1 clock frequency */
+  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
+}
+/**
+  * @brief  Return PLL clock frequency used for system domain
+  * @retval PLL clock frequency (in Hz)
+  */
+static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
+{
+  uint32_t pllinputfreq;
+  uint32_t pllsource;
+
+  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
+     SYSCLK = PLL_VCO / PLLR
+  */
+  pllsource = LL_RCC_PLL_GetMainSource();
+
+  switch (pllsource)
+  {
+    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
+      pllinputfreq = HSI_VALUE;
+      break;
+
+    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
+      pllinputfreq = HSE_VALUE;
+      break;
+
+    default:
+      pllinputfreq = HSI_VALUE;
+      break;
+  }
+  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
+                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
+}
+/**
+  * @brief  Return PLL clock frequency used for ADC domain
+  * @retval PLL clock frequency (in Hz)
+  */
+static uint32_t RCC_PLL_GetFreqDomain_ADC(void)
+{
+  uint32_t pllinputfreq;
+  uint32_t pllsource;
+
+  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
+     ADC Domain clock = PLL_VCO / PLLP
+  */
+  pllsource = LL_RCC_PLL_GetMainSource();
+
+  switch (pllsource)
+  {
+    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
+      pllinputfreq = HSE_VALUE;
+      break;
+
+    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
+    default:
+      pllinputfreq = HSI_VALUE;
+      break;
+  }
+  return __LL_RCC_CALC_PLLCLK_ADC_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
+                                       LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
+}
+
+#if defined(FDCAN1) || defined(FDCAN2)
+/**
+  * @brief  Return PLL clock frequency used for FDCAN domain
+  * @retval PLL clock frequency (in Hz)
+  */
+static uint32_t RCC_PLL_GetFreqDomain_FDCAN(void)
+{
+  uint32_t pllinputfreq;
+  uint32_t pllsource;
+
+  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM ) * PLLN
+
+     FDCAN Domain clock = PLL_VCO / PLLQ
+  */
+  pllsource = LL_RCC_PLL_GetMainSource();
+
+  switch (pllsource)
+  {
+    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
+      pllinputfreq = HSE_VALUE;
+      break;
+
+    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
+    default:
+      pllinputfreq = HSI_VALUE;
+      break;
+  }
+  return __LL_RCC_CALC_PLLCLK_FDCAN_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
+                                         LL_RCC_PLL_GetN(), LL_RCC_PLL_GetQ());
+}
+#endif /* FDCAN1 || FDCAN2 */
+
+/**
+  * @brief  Return PLL clock frequency used for I2S1 domain
+  * @retval PLL clock frequency (in Hz)
+  */
+static uint32_t RCC_PLL_GetFreqDomain_I2S1(void)
+{
+  uint32_t pllinputfreq;
+  uint32_t pllsource;
+
+  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
+     I2S1 Domain clock = PLL_VCO / PLLP
+  */
+  pllsource = LL_RCC_PLL_GetMainSource();
+
+  switch (pllsource)
+  {
+    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
+      pllinputfreq = HSE_VALUE;
+      break;
+
+    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
+    default:
+      pllinputfreq = HSI_VALUE;
+      break;
+  }
+  return __LL_RCC_CALC_PLLCLK_I2S1_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
+                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
+}
+
+#if defined(RCC_CCIPR2_I2S2SEL)
+/**
+  * @brief  Return PLL clock frequency used for I2S2 domain
+  * @retval PLL clock frequency (in Hz)
+  */
+static uint32_t RCC_PLL_GetFreqDomain_I2S2(void)
+{
+  uint32_t pllinputfreq;
+  uint32_t pllsource;
+
+  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
+     I2S2 Domain clock = PLL_VCO / PLLP
+  */
+  pllsource = LL_RCC_PLL_GetMainSource();
+
+  switch (pllsource)
+  {
+    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
+      pllinputfreq = HSE_VALUE;
+      break;
+
+    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
+    default:
+      pllinputfreq = HSI_VALUE;
+      break;
+  }
+  return __LL_RCC_CALC_PLLCLK_I2S2_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
+                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
+}
+#endif /* RCC_CCIPR2_I2S2SEL */
+
+#if defined(RNG)
+/**
+  * @brief  Return PLL clock frequency used for RNG domain
+  * @retval PLL clock frequency (in Hz)
+  */
+static uint32_t RCC_PLL_GetFreqDomain_RNG(void)
+{
+  uint32_t pllinputfreq;
+  uint32_t pllsource;
+
+  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM ) * PLLN
+
+     RNG Domain clock = PLL_VCO / PLLQ
+  */
+  pllsource = LL_RCC_PLL_GetMainSource();
+
+  switch (pllsource)
+  {
+    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
+      pllinputfreq = HSE_VALUE;
+      break;
+
+    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
+    default:
+      pllinputfreq = HSI_VALUE;
+      break;
+  }
+  return __LL_RCC_CALC_PLLCLK_RNG_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
+                                       LL_RCC_PLL_GetN(), LL_RCC_PLL_GetQ());
+}
+#endif /* RNG */
+
+#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
+/**
+  * @brief  Return PLL clock frequency used for USB domain
+  * @retval PLL clock frequency (in Hz)
+  */
+static uint32_t RCC_PLL_GetFreqDomain_USB(void)
+{
+  uint32_t pllinputfreq;
+  uint32_t pllsource;
+
+  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM ) * PLLN
+
+     RNG Domain clock = PLL_VCO / PLLQ
+  */
+  pllsource = LL_RCC_PLL_GetMainSource();
+
+  switch (pllsource)
+  {
+    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
+      pllinputfreq = HSE_VALUE;
+      break;
+
+    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
+    default:
+      pllinputfreq = HSI_VALUE;
+      break;
+  }
+  return __LL_RCC_CALC_PLLCLK_USB_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
+                                       LL_RCC_PLL_GetN(), LL_RCC_PLL_GetQ());
+}
+#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
+
+#if defined(RCC_PLLQ_SUPPORT) && defined(RCC_CCIPR_TIM1SEL)
+/**
+  * @brief  Return PLL clock frequency used for TIM1 domain
+  * @retval PLL clock frequency (in Hz)
+  */
+static uint32_t RCC_PLL_GetFreqDomain_TIM1(void)
+{
+  uint32_t pllinputfreq;
+  uint32_t pllsource;
+
+  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM ) * PLLN
+
+     TIM1 Domain clock = PLL_VCO / PLLQ
+  */
+  pllsource = LL_RCC_PLL_GetMainSource();
+
+  switch (pllsource)
+  {
+    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
+      pllinputfreq = HSE_VALUE;
+      break;
+
+    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
+    default:
+      pllinputfreq = HSI_VALUE;
+      break;
+  }
+  return __LL_RCC_CALC_PLLCLK_TIM1_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
+                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetQ());
+}
+#endif /* RCC_PLLQ_SUPPORT */
+
+#if defined(RCC_CCIPR_TIM15SEL)
+/**
+  * @brief  Return PLL clock frequency used for TIM15 domain
+  * @retval PLL clock frequency (in Hz)
+  */
+static uint32_t RCC_PLL_GetFreqDomain_TIM15(void)
+{
+  uint32_t pllinputfreq;
+  uint32_t pllsource;
+
+  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM ) * PLLN
+
+     TIM15 Domain clock = PLL_VCO / PLLQ
+  */
+  pllsource = LL_RCC_PLL_GetMainSource();
+
+  switch (pllsource)
+  {
+    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
+      pllinputfreq = HSE_VALUE;
+      break;
+
+    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
+    default:
+      pllinputfreq = HSI_VALUE;
+      break;
+  }
+  return __LL_RCC_CALC_PLLCLK_TIM15_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
+                                         LL_RCC_PLL_GetN(), LL_RCC_PLL_GetQ());
+}
+#endif /* RCC_CCIPR_TIM15SEL */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* RCC */
+
+/**
+  * @}
+  */
+
+#endif /* USE_FULL_LL_DRIVER */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rng.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rng.c
new file mode 100644
index 0000000..926553b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rng.c
@@ -0,0 +1,138 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_rng.c
+  * @author  MCD Application Team
+  * @brief   RNG LL module driver.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_ll_rng.h"
+#include "stm32g0xx_ll_bus.h"
+
+#ifdef  USE_FULL_ASSERT
+#include "stm32_assert.h"
+#else
+#define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (RNG)
+
+/** @addtogroup RNG_LL
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup RNG_LL_Private_Macros RNG Private Macros
+  * @{
+  */
+#define IS_LL_RNG_CED(__MODE__) (((__MODE__) == LL_RNG_CED_ENABLE) || \
+                                 ((__MODE__) == LL_RNG_CED_DISABLE))
+
+/**
+  * @}
+  */
+/* Private function prototypes -----------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup RNG_LL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup RNG_LL_EF_Init
+  * @{
+  */
+
+/**
+  * @brief  De-initialize RNG registers (Registers restored to their default values).
+  * @param  RNGx RNG Instance
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: RNG registers are de-initialized
+  *          - ERROR: not applicable
+  */
+ErrorStatus LL_RNG_DeInit(RNG_TypeDef *RNGx)
+{
+  /* Check the parameters */
+  assert_param(IS_RNG_ALL_INSTANCE(RNGx));
+  /* Enable RNG reset state */
+  LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_RNG);
+
+  /* Release RNG from reset state */
+  LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_RNG);
+  return (SUCCESS);
+}
+
+/**
+  * @brief  Initialize RNG registers according to the specified parameters in RNG_InitStruct.
+  * @param  RNGx RNG Instance
+  * @param  RNG_InitStruct pointer to a LL_RNG_InitTypeDef structure
+  *         that contains the configuration information for the specified RNG peripheral.
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: RNG registers are initialized according to RNG_InitStruct content
+  *          - ERROR: not applicable
+  */
+ErrorStatus LL_RNG_Init(RNG_TypeDef *RNGx, LL_RNG_InitTypeDef *RNG_InitStruct)
+{
+  /* Check the parameters */
+  assert_param(IS_RNG_ALL_INSTANCE(RNGx));
+  assert_param(IS_LL_RNG_CED(RNG_InitStruct->ClockErrorDetection));
+
+  /* Clock Error Detection configuration */
+  MODIFY_REG(RNGx->CR, RNG_CR_CED, RNG_InitStruct->ClockErrorDetection);
+
+  return (SUCCESS);
+}
+
+/**
+  * @brief Set each @ref LL_RNG_InitTypeDef field to default value.
+  * @param RNG_InitStruct pointer to a @ref LL_RNG_InitTypeDef structure
+  *                       whose fields will be set to default values.
+  * @retval None
+  */
+void LL_RNG_StructInit(LL_RNG_InitTypeDef *RNG_InitStruct)
+{
+  /* Set RNG_InitStruct fields to default values */
+  RNG_InitStruct->ClockErrorDetection = LL_RNG_CED_ENABLE;
+
+}
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* RNG */
+
+/**
+  * @}
+  */
+
+#endif /* USE_FULL_LL_DRIVER */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rtc.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rtc.c
new file mode 100644
index 0000000..cdb7039
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rtc.c
@@ -0,0 +1,862 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_rtc.c
+  * @author  MCD Application Team
+  * @brief   RTC LL module driver.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_ll_rtc.h"
+#include "stm32g0xx_ll_cortex.h"
+#ifdef  USE_FULL_ASSERT
+#include "stm32_assert.h"
+#else
+#define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined(RTC)
+
+/** @addtogroup RTC_LL
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @addtogroup RTC_LL_Private_Constants
+  * @{
+  */
+/* Default values used for prescaler */
+#define RTC_ASYNCH_PRESC_DEFAULT     0x0000007FU
+#define RTC_SYNCH_PRESC_DEFAULT      0x000000FFU
+
+/* Values used for timeout */
+#define RTC_INITMODE_TIMEOUT         1000U /* 1s when tick set to 1ms */
+#define RTC_SYNCHRO_TIMEOUT          1000U /* 1s when tick set to 1ms */
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @addtogroup RTC_LL_Private_Macros
+  * @{
+  */
+
+#define IS_LL_RTC_HOURFORMAT(__VALUE__) (((__VALUE__) == LL_RTC_HOURFORMAT_24HOUR) \
+                                      || ((__VALUE__) == LL_RTC_HOURFORMAT_AMPM))
+
+#define IS_LL_RTC_ASYNCH_PREDIV(__VALUE__)   ((__VALUE__) <= 0x7FU)
+
+#define IS_LL_RTC_SYNCH_PREDIV(__VALUE__)    ((__VALUE__) <= 0x7FFFU)
+
+#define IS_LL_RTC_FORMAT(__VALUE__) (((__VALUE__) == LL_RTC_FORMAT_BIN) \
+                                  || ((__VALUE__) == LL_RTC_FORMAT_BCD))
+
+#define IS_LL_RTC_TIME_FORMAT(__VALUE__) (((__VALUE__) == LL_RTC_TIME_FORMAT_AM_OR_24) \
+                                       || ((__VALUE__) == LL_RTC_TIME_FORMAT_PM))
+
+#define IS_LL_RTC_HOUR12(__HOUR__)            (((__HOUR__) > 0U) && ((__HOUR__) <= 12U))
+#define IS_LL_RTC_HOUR24(__HOUR__)            ((__HOUR__) <= 23U)
+#define IS_LL_RTC_MINUTES(__MINUTES__)        ((__MINUTES__) <= 59U)
+#define IS_LL_RTC_SECONDS(__SECONDS__)        ((__SECONDS__) <= 59U)
+
+#define IS_LL_RTC_WEEKDAY(__VALUE__) (((__VALUE__) == LL_RTC_WEEKDAY_MONDAY) \
+                                   || ((__VALUE__) == LL_RTC_WEEKDAY_TUESDAY) \
+                                   || ((__VALUE__) == LL_RTC_WEEKDAY_WEDNESDAY) \
+                                   || ((__VALUE__) == LL_RTC_WEEKDAY_THURSDAY) \
+                                   || ((__VALUE__) == LL_RTC_WEEKDAY_FRIDAY) \
+                                   || ((__VALUE__) == LL_RTC_WEEKDAY_SATURDAY) \
+                                   || ((__VALUE__) == LL_RTC_WEEKDAY_SUNDAY))
+
+#define IS_LL_RTC_DAY(__DAY__)    (((__DAY__) >= 1U) && ((__DAY__) <= 31U))
+
+#define IS_LL_RTC_MONTH(__MONTH__) (((__MONTH__) >= 1U) && ((__MONTH__) <= 12U))
+
+#define IS_LL_RTC_YEAR(__YEAR__) ((__YEAR__) <= 99U)
+
+#define IS_LL_RTC_ALMA_MASK(__VALUE__) (((__VALUE__) == LL_RTC_ALMA_MASK_NONE) \
+                                     || ((__VALUE__) == LL_RTC_ALMA_MASK_DATEWEEKDAY) \
+                                     || ((__VALUE__) == LL_RTC_ALMA_MASK_HOURS) \
+                                     || ((__VALUE__) == LL_RTC_ALMA_MASK_MINUTES) \
+                                     || ((__VALUE__) == LL_RTC_ALMA_MASK_SECONDS) \
+                                     || ((__VALUE__) == LL_RTC_ALMA_MASK_ALL))
+
+#define IS_LL_RTC_ALMB_MASK(__VALUE__) (((__VALUE__) == LL_RTC_ALMB_MASK_NONE) \
+                                     || ((__VALUE__) == LL_RTC_ALMB_MASK_DATEWEEKDAY) \
+                                     || ((__VALUE__) == LL_RTC_ALMB_MASK_HOURS) \
+                                     || ((__VALUE__) == LL_RTC_ALMB_MASK_MINUTES) \
+                                     || ((__VALUE__) == LL_RTC_ALMB_MASK_SECONDS) \
+                                     || ((__VALUE__) == LL_RTC_ALMB_MASK_ALL))
+
+
+#define IS_LL_RTC_ALMA_DATE_WEEKDAY_SEL(__SEL__) (((__SEL__) == LL_RTC_ALMA_DATEWEEKDAYSEL_DATE) || \
+                                                  ((__SEL__) == LL_RTC_ALMA_DATEWEEKDAYSEL_WEEKDAY))
+
+#define IS_LL_RTC_ALMB_DATE_WEEKDAY_SEL(__SEL__) (((__SEL__) == LL_RTC_ALMB_DATEWEEKDAYSEL_DATE) || \
+                                                  ((__SEL__) == LL_RTC_ALMB_DATEWEEKDAYSEL_WEEKDAY))
+
+
+/**
+  * @}
+  */
+/* Private function prototypes -----------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup RTC_LL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup RTC_LL_EF_Init
+  * @{
+  */
+
+/**
+  * @brief  De-Initializes the RTC registers to their default reset values.
+  * @note   This function does not reset the RTC Clock source and RTC Backup Data
+  *         registers.
+  * @param  RTCx RTC Instance
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: RTC registers are de-initialized
+  *          - ERROR: RTC registers are not de-initialized
+  */
+ErrorStatus LL_RTC_DeInit(RTC_TypeDef *RTCx)
+{
+  ErrorStatus status = ERROR;
+
+  /* Check the parameter */
+  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
+
+  /* Disable the write protection for RTC registers */
+  LL_RTC_DisableWriteProtection(RTCx);
+
+  /* Set Initialization mode */
+  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
+  {
+    /* Reset TR, DR and CR registers */
+    WRITE_REG(RTCx->TR,       0x00000000U);
+#if defined(RTC_WAKEUP_SUPPORT)
+    WRITE_REG(RTCx->WUTR,     RTC_WUTR_WUT);
+#endif /* RTC_WAKEUP_SUPPORT */
+    WRITE_REG(RTCx->DR  ,     (RTC_DR_WDU_0 | RTC_DR_MU_0 | RTC_DR_DU_0));
+    /* Reset All CR bits except CR[2:0] */
+#if defined(RTC_WAKEUP_SUPPORT)
+    WRITE_REG(RTCx->CR, (READ_REG(RTCx->CR) & RTC_CR_WUCKSEL));
+#else
+    WRITE_REG(RTCx->CR, 0x00000000U);
+#endif /* RTC_WAKEUP_SUPPORT */
+    WRITE_REG(RTCx->PRER,     (RTC_PRER_PREDIV_A | RTC_SYNCH_PRESC_DEFAULT));
+    WRITE_REG(RTCx->ALRMAR,   0x00000000U);
+    WRITE_REG(RTCx->ALRMBR,   0x00000000U);
+    WRITE_REG(RTCx->SHIFTR,   0x00000000U);
+    WRITE_REG(RTCx->CALR,     0x00000000U);
+    WRITE_REG(RTCx->ALRMASSR, 0x00000000U);
+    WRITE_REG(RTCx->ALRMBSSR, 0x00000000U);
+
+    /* Exit Initialization mode */
+    LL_RTC_DisableInitMode(RTCx);
+
+    /* Wait till the RTC RSF flag is set */
+    status = LL_RTC_WaitForSynchro(RTCx);
+  }
+
+  /* Enable the write protection for RTC registers */
+  LL_RTC_EnableWriteProtection(RTCx);
+
+  return status;
+}
+
+/**
+  * @brief  Initializes the RTC registers according to the specified parameters
+  *         in RTC_InitStruct.
+  * @param  RTCx RTC Instance
+  * @param  RTC_InitStruct pointer to a @ref LL_RTC_InitTypeDef structure that contains
+  *         the configuration information for the RTC peripheral.
+  * @note   The RTC Prescaler register is write protected and can be written in
+  *         initialization mode only.
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: RTC registers are initialized
+  *          - ERROR: RTC registers are not initialized
+  */
+ErrorStatus LL_RTC_Init(RTC_TypeDef *RTCx, LL_RTC_InitTypeDef *RTC_InitStruct)
+{
+  ErrorStatus status = ERROR;
+
+  /* Check the parameters */
+  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
+  assert_param(IS_LL_RTC_HOURFORMAT(RTC_InitStruct->HourFormat));
+  assert_param(IS_LL_RTC_ASYNCH_PREDIV(RTC_InitStruct->AsynchPrescaler));
+  assert_param(IS_LL_RTC_SYNCH_PREDIV(RTC_InitStruct->SynchPrescaler));
+
+  /* Disable the write protection for RTC registers */
+  LL_RTC_DisableWriteProtection(RTCx);
+
+  /* Set Initialization mode */
+  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
+  {
+    /* Set Hour Format */
+    LL_RTC_SetHourFormat(RTCx, RTC_InitStruct->HourFormat);
+
+    /* Configure Synchronous and Asynchronous prescaler factor */
+    LL_RTC_SetSynchPrescaler(RTCx, RTC_InitStruct->SynchPrescaler);
+    LL_RTC_SetAsynchPrescaler(RTCx, RTC_InitStruct->AsynchPrescaler);
+
+    /* Exit Initialization mode */
+    LL_RTC_DisableInitMode(RTCx);
+
+    status = SUCCESS;
+  }
+  /* Enable the write protection for RTC registers */
+  LL_RTC_EnableWriteProtection(RTCx);
+
+  return status;
+}
+
+/**
+  * @brief  Set each @ref LL_RTC_InitTypeDef field to default value.
+  * @param  RTC_InitStruct pointer to a @ref LL_RTC_InitTypeDef structure which will be initialized.
+  * @retval None
+  */
+void LL_RTC_StructInit(LL_RTC_InitTypeDef *RTC_InitStruct)
+{
+  /* Set RTC_InitStruct fields to default values */
+  RTC_InitStruct->HourFormat      = LL_RTC_HOURFORMAT_24HOUR;
+  RTC_InitStruct->AsynchPrescaler = RTC_ASYNCH_PRESC_DEFAULT;
+  RTC_InitStruct->SynchPrescaler  = RTC_SYNCH_PRESC_DEFAULT;
+}
+
+/**
+  * @brief  Set the RTC current time.
+  * @param  RTCx RTC Instance
+  * @param  RTC_Format This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_FORMAT_BIN
+  *         @arg @ref LL_RTC_FORMAT_BCD
+  * @param  RTC_TimeStruct pointer to a RTC_TimeTypeDef structure that contains
+  *                        the time configuration information for the RTC.
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: RTC Time register is configured
+  *          - ERROR: RTC Time register is not configured
+  */
+ErrorStatus LL_RTC_TIME_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_TimeTypeDef *RTC_TimeStruct)
+{
+  ErrorStatus status = ERROR;
+
+  /* Check the parameters */
+  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
+  assert_param(IS_LL_RTC_FORMAT(RTC_Format));
+
+  if (RTC_Format == LL_RTC_FORMAT_BIN)
+  {
+    if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR)
+    {
+      assert_param(IS_LL_RTC_HOUR12(RTC_TimeStruct->Hours));
+      assert_param(IS_LL_RTC_TIME_FORMAT(RTC_TimeStruct->TimeFormat));
+    }
+    else
+    {
+      RTC_TimeStruct->TimeFormat = 0x00U;
+      assert_param(IS_LL_RTC_HOUR24(RTC_TimeStruct->Hours));
+    }
+    assert_param(IS_LL_RTC_MINUTES(RTC_TimeStruct->Minutes));
+    assert_param(IS_LL_RTC_SECONDS(RTC_TimeStruct->Seconds));
+  }
+  else
+  {
+    if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR)
+    {
+      assert_param(IS_LL_RTC_HOUR12(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Hours)));
+      assert_param(IS_LL_RTC_TIME_FORMAT(RTC_TimeStruct->TimeFormat));
+    }
+    else
+    {
+      RTC_TimeStruct->TimeFormat = 0x00U;
+      assert_param(IS_LL_RTC_HOUR24(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Hours)));
+    }
+    assert_param(IS_LL_RTC_MINUTES(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Minutes)));
+    assert_param(IS_LL_RTC_SECONDS(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Seconds)));
+  }
+
+  /* Disable the write protection for RTC registers */
+  LL_RTC_DisableWriteProtection(RTCx);
+
+  /* Set Initialization mode */
+  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
+  {
+    /* Check the input parameters format */
+    if (RTC_Format != LL_RTC_FORMAT_BIN)
+    {
+      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours,
+                         RTC_TimeStruct->Minutes, RTC_TimeStruct->Seconds);
+    }
+    else
+    {
+      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
+                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Minutes),
+                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Seconds));
+    }
+
+    /* Exit Initialization mode */
+    LL_RTC_DisableInitMode(RTCx);
+
+    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
+    if (LL_RTC_IsShadowRegBypassEnabled(RTCx) == 0U)
+    {
+      status = LL_RTC_WaitForSynchro(RTCx);
+    }
+    else
+    {
+      status = SUCCESS;
+    }
+  }
+  /* Enable the write protection for RTC registers */
+  LL_RTC_EnableWriteProtection(RTCx);
+
+  return status;
+}
+
+/**
+  * @brief  Set each @ref LL_RTC_TimeTypeDef field to default value (Time = 00h:00min:00sec).
+  * @param  RTC_TimeStruct pointer to a @ref LL_RTC_TimeTypeDef structure which will be initialized.
+  * @retval None
+  */
+void LL_RTC_TIME_StructInit(LL_RTC_TimeTypeDef *RTC_TimeStruct)
+{
+  /* Time = 00h:00min:00sec */
+  RTC_TimeStruct->TimeFormat = LL_RTC_TIME_FORMAT_AM_OR_24;
+  RTC_TimeStruct->Hours      = 0U;
+  RTC_TimeStruct->Minutes    = 0U;
+  RTC_TimeStruct->Seconds    = 0U;
+}
+
+/**
+  * @brief  Set the RTC current date.
+  * @param  RTCx RTC Instance
+  * @param  RTC_Format This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_FORMAT_BIN
+  *         @arg @ref LL_RTC_FORMAT_BCD
+  * @param  RTC_DateStruct pointer to a RTC_DateTypeDef structure that contains
+  *                         the date configuration information for the RTC.
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: RTC Day register is configured
+  *          - ERROR: RTC Day register is not configured
+  */
+ErrorStatus LL_RTC_DATE_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_DateTypeDef *RTC_DateStruct)
+{
+  ErrorStatus status = ERROR;
+
+  /* Check the parameters */
+  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
+  assert_param(IS_LL_RTC_FORMAT(RTC_Format));
+
+  if ((RTC_Format == LL_RTC_FORMAT_BIN) && ((RTC_DateStruct->Month & 0x10U) == 0x10U))
+  {
+    RTC_DateStruct->Month = (RTC_DateStruct->Month & (uint8_t)~(0x10U)) + 0x0AU;
+  }
+  if (RTC_Format == LL_RTC_FORMAT_BIN)
+  {
+    assert_param(IS_LL_RTC_YEAR(RTC_DateStruct->Year));
+    assert_param(IS_LL_RTC_MONTH(RTC_DateStruct->Month));
+    assert_param(IS_LL_RTC_DAY(RTC_DateStruct->Day));
+  }
+  else
+  {
+    assert_param(IS_LL_RTC_YEAR(__LL_RTC_CONVERT_BCD2BIN(RTC_DateStruct->Year)));
+    assert_param(IS_LL_RTC_MONTH(__LL_RTC_CONVERT_BCD2BIN(RTC_DateStruct->Month)));
+    assert_param(IS_LL_RTC_DAY(__LL_RTC_CONVERT_BCD2BIN(RTC_DateStruct->Day)));
+  }
+  assert_param(IS_LL_RTC_WEEKDAY(RTC_DateStruct->WeekDay));
+
+  /* Disable the write protection for RTC registers */
+  LL_RTC_DisableWriteProtection(RTCx);
+
+  /* Set Initialization mode */
+  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
+  {
+    /* Check the input parameters format */
+    if (RTC_Format != LL_RTC_FORMAT_BIN)
+    {
+      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, RTC_DateStruct->Day, RTC_DateStruct->Month, RTC_DateStruct->Year);
+    }
+    else
+    {
+      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
+                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month), __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
+    }
+
+    /* Exit Initialization mode */
+    LL_RTC_DisableInitMode(RTCx);
+
+    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
+    if (LL_RTC_IsShadowRegBypassEnabled(RTCx) == 0U)
+    {
+      status = LL_RTC_WaitForSynchro(RTCx);
+    }
+    else
+    {
+      status = SUCCESS;
+    }
+  }
+  /* Enable the write protection for RTC registers */
+  LL_RTC_EnableWriteProtection(RTCx);
+
+  return status;
+}
+
+/**
+  * @brief  Set each @ref LL_RTC_DateTypeDef field to default value (date = Monday, January 01 xx00)
+  * @param  RTC_DateStruct pointer to a @ref LL_RTC_DateTypeDef structure which will be initialized.
+  * @retval None
+  */
+void LL_RTC_DATE_StructInit(LL_RTC_DateTypeDef *RTC_DateStruct)
+{
+  /* Monday, January 01 xx00 */
+  RTC_DateStruct->WeekDay = LL_RTC_WEEKDAY_MONDAY;
+  RTC_DateStruct->Day     = 1U;
+  RTC_DateStruct->Month   = LL_RTC_MONTH_JANUARY;
+  RTC_DateStruct->Year    = 0U;
+}
+
+/**
+  * @brief  Set the RTC Alarm A.
+  * @note   The Alarm register can only be written when the corresponding Alarm
+  *         is disabled (Use @ref LL_RTC_ALMA_Disable function).
+  * @param  RTCx RTC Instance
+  * @param  RTC_Format This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_FORMAT_BIN
+  *         @arg @ref LL_RTC_FORMAT_BCD
+  * @param  RTC_AlarmStruct pointer to a @ref LL_RTC_AlarmTypeDef structure that
+  *                         contains the alarm configuration parameters.
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: ALARMA registers are configured
+  *          - ERROR: ALARMA registers are not configured
+  */
+ErrorStatus LL_RTC_ALMA_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_AlarmTypeDef *RTC_AlarmStruct)
+{
+  /* Check the parameters */
+  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
+  assert_param(IS_LL_RTC_FORMAT(RTC_Format));
+  assert_param(IS_LL_RTC_ALMA_MASK(RTC_AlarmStruct->AlarmMask));
+  assert_param(IS_LL_RTC_ALMA_DATE_WEEKDAY_SEL(RTC_AlarmStruct->AlarmDateWeekDaySel));
+
+  if (RTC_Format == LL_RTC_FORMAT_BIN)
+  {
+    if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR)
+    {
+      assert_param(IS_LL_RTC_HOUR12(RTC_AlarmStruct->AlarmTime.Hours));
+      assert_param(IS_LL_RTC_TIME_FORMAT(RTC_AlarmStruct->AlarmTime.TimeFormat));
+    }
+    else
+    {
+      RTC_AlarmStruct->AlarmTime.TimeFormat = 0x00U;
+      assert_param(IS_LL_RTC_HOUR24(RTC_AlarmStruct->AlarmTime.Hours));
+    }
+    assert_param(IS_LL_RTC_MINUTES(RTC_AlarmStruct->AlarmTime.Minutes));
+    assert_param(IS_LL_RTC_SECONDS(RTC_AlarmStruct->AlarmTime.Seconds));
+
+    if (RTC_AlarmStruct->AlarmDateWeekDaySel == LL_RTC_ALMA_DATEWEEKDAYSEL_DATE)
+    {
+      assert_param(IS_LL_RTC_DAY(RTC_AlarmStruct->AlarmDateWeekDay));
+    }
+    else
+    {
+      assert_param(IS_LL_RTC_WEEKDAY(RTC_AlarmStruct->AlarmDateWeekDay));
+    }
+  }
+  else
+  {
+    if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR)
+    {
+      assert_param(IS_LL_RTC_HOUR12(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmTime.Hours)));
+      assert_param(IS_LL_RTC_TIME_FORMAT(RTC_AlarmStruct->AlarmTime.TimeFormat));
+    }
+    else
+    {
+      RTC_AlarmStruct->AlarmTime.TimeFormat = 0x00U;
+      assert_param(IS_LL_RTC_HOUR24(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmTime.Hours)));
+    }
+
+    assert_param(IS_LL_RTC_MINUTES(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmTime.Minutes)));
+    assert_param(IS_LL_RTC_SECONDS(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmTime.Seconds)));
+
+    if (RTC_AlarmStruct->AlarmDateWeekDaySel == LL_RTC_ALMA_DATEWEEKDAYSEL_DATE)
+    {
+      assert_param(IS_LL_RTC_DAY(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmDateWeekDay)));
+    }
+    else
+    {
+      assert_param(IS_LL_RTC_WEEKDAY(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmDateWeekDay)));
+    }
+  }
+
+  /* Disable the write protection for RTC registers */
+  LL_RTC_DisableWriteProtection(RTCx);
+
+  /* Select weekday selection */
+  if (RTC_AlarmStruct->AlarmDateWeekDaySel == LL_RTC_ALMA_DATEWEEKDAYSEL_DATE)
+  {
+    /* Set the date for ALARM */
+    LL_RTC_ALMA_DisableWeekday(RTCx);
+    if (RTC_Format != LL_RTC_FORMAT_BIN)
+    {
+      LL_RTC_ALMA_SetDay(RTCx, RTC_AlarmStruct->AlarmDateWeekDay);
+    }
+    else
+    {
+      LL_RTC_ALMA_SetDay(RTCx, __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmDateWeekDay));
+    }
+  }
+  else
+  {
+    /* Set the week day for ALARM */
+    LL_RTC_ALMA_EnableWeekday(RTCx);
+    LL_RTC_ALMA_SetWeekDay(RTCx, RTC_AlarmStruct->AlarmDateWeekDay);
+  }
+
+  /* Configure the Alarm register */
+  if (RTC_Format != LL_RTC_FORMAT_BIN)
+  {
+    LL_RTC_ALMA_ConfigTime(RTCx, RTC_AlarmStruct->AlarmTime.TimeFormat, RTC_AlarmStruct->AlarmTime.Hours,
+                           RTC_AlarmStruct->AlarmTime.Minutes, RTC_AlarmStruct->AlarmTime.Seconds);
+  }
+  else
+  {
+    LL_RTC_ALMA_ConfigTime(RTCx, RTC_AlarmStruct->AlarmTime.TimeFormat,
+                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Hours),
+                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Minutes),
+                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Seconds));
+  }
+  /* Set ALARM mask */
+  LL_RTC_ALMA_SetMask(RTCx, RTC_AlarmStruct->AlarmMask);
+
+  /* Enable the write protection for RTC registers */
+  LL_RTC_EnableWriteProtection(RTCx);
+
+  return SUCCESS;
+}
+
+/**
+  * @brief  Set the RTC Alarm B.
+  * @note   The Alarm register can only be written when the corresponding Alarm
+  *         is disabled (@ref LL_RTC_ALMB_Disable function).
+  * @param  RTCx RTC Instance
+  * @param  RTC_Format This parameter can be one of the following values:
+  *         @arg @ref LL_RTC_FORMAT_BIN
+  *         @arg @ref LL_RTC_FORMAT_BCD
+  * @param  RTC_AlarmStruct pointer to a @ref LL_RTC_AlarmTypeDef structure that
+  *                         contains the alarm configuration parameters.
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: ALARMB registers are configured
+  *          - ERROR: ALARMB registers are not configured
+  */
+ErrorStatus LL_RTC_ALMB_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_AlarmTypeDef *RTC_AlarmStruct)
+{
+  /* Check the parameters */
+  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
+  assert_param(IS_LL_RTC_FORMAT(RTC_Format));
+  assert_param(IS_LL_RTC_ALMB_MASK(RTC_AlarmStruct->AlarmMask));
+  assert_param(IS_LL_RTC_ALMB_DATE_WEEKDAY_SEL(RTC_AlarmStruct->AlarmDateWeekDaySel));
+
+  if (RTC_Format == LL_RTC_FORMAT_BIN)
+  {
+    if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR)
+    {
+      assert_param(IS_LL_RTC_HOUR12(RTC_AlarmStruct->AlarmTime.Hours));
+      assert_param(IS_LL_RTC_TIME_FORMAT(RTC_AlarmStruct->AlarmTime.TimeFormat));
+    }
+    else
+    {
+      RTC_AlarmStruct->AlarmTime.TimeFormat = 0x00U;
+      assert_param(IS_LL_RTC_HOUR24(RTC_AlarmStruct->AlarmTime.Hours));
+    }
+    assert_param(IS_LL_RTC_MINUTES(RTC_AlarmStruct->AlarmTime.Minutes));
+    assert_param(IS_LL_RTC_SECONDS(RTC_AlarmStruct->AlarmTime.Seconds));
+
+    if (RTC_AlarmStruct->AlarmDateWeekDaySel == LL_RTC_ALMB_DATEWEEKDAYSEL_DATE)
+    {
+      assert_param(IS_LL_RTC_DAY(RTC_AlarmStruct->AlarmDateWeekDay));
+    }
+    else
+    {
+      assert_param(IS_LL_RTC_WEEKDAY(RTC_AlarmStruct->AlarmDateWeekDay));
+    }
+  }
+  else
+  {
+    if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR)
+    {
+      assert_param(IS_LL_RTC_HOUR12(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmTime.Hours)));
+      assert_param(IS_LL_RTC_TIME_FORMAT(RTC_AlarmStruct->AlarmTime.TimeFormat));
+    }
+    else
+    {
+      RTC_AlarmStruct->AlarmTime.TimeFormat = 0x00U;
+      assert_param(IS_LL_RTC_HOUR24(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmTime.Hours)));
+    }
+
+    assert_param(IS_LL_RTC_MINUTES(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmTime.Minutes)));
+    assert_param(IS_LL_RTC_SECONDS(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmTime.Seconds)));
+
+    if (RTC_AlarmStruct->AlarmDateWeekDaySel == LL_RTC_ALMB_DATEWEEKDAYSEL_DATE)
+    {
+      assert_param(IS_LL_RTC_DAY(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmDateWeekDay)));
+    }
+    else
+    {
+      assert_param(IS_LL_RTC_WEEKDAY(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmDateWeekDay)));
+    }
+  }
+
+  /* Disable the write protection for RTC registers */
+  LL_RTC_DisableWriteProtection(RTCx);
+
+  /* Select weekday selection */
+  if (RTC_AlarmStruct->AlarmDateWeekDaySel == LL_RTC_ALMB_DATEWEEKDAYSEL_DATE)
+  {
+    /* Set the date for ALARM */
+    LL_RTC_ALMB_DisableWeekday(RTCx);
+    if (RTC_Format != LL_RTC_FORMAT_BIN)
+    {
+      LL_RTC_ALMB_SetDay(RTCx, RTC_AlarmStruct->AlarmDateWeekDay);
+    }
+    else
+    {
+      LL_RTC_ALMB_SetDay(RTCx, __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmDateWeekDay));
+    }
+  }
+  else
+  {
+    /* Set the week day for ALARM */
+    LL_RTC_ALMB_EnableWeekday(RTCx);
+    LL_RTC_ALMB_SetWeekDay(RTCx, RTC_AlarmStruct->AlarmDateWeekDay);
+  }
+
+  /* Configure the Alarm register */
+  if (RTC_Format != LL_RTC_FORMAT_BIN)
+  {
+    LL_RTC_ALMB_ConfigTime(RTCx, RTC_AlarmStruct->AlarmTime.TimeFormat, RTC_AlarmStruct->AlarmTime.Hours,
+                           RTC_AlarmStruct->AlarmTime.Minutes, RTC_AlarmStruct->AlarmTime.Seconds);
+  }
+  else
+  {
+    LL_RTC_ALMB_ConfigTime(RTCx, RTC_AlarmStruct->AlarmTime.TimeFormat,
+                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Hours),
+                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Minutes),
+                           __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Seconds));
+  }
+  /* Set ALARM mask */
+  LL_RTC_ALMB_SetMask(RTCx, RTC_AlarmStruct->AlarmMask);
+
+  /* Enable the write protection for RTC registers */
+  LL_RTC_EnableWriteProtection(RTCx);
+
+  return SUCCESS;
+}
+
+/**
+  * @brief  Set each @ref LL_RTC_AlarmTypeDef of ALARMA field to default value (Time = 00h:00mn:00sec /
+  *         Day = 1st day of the month/Mask = all fields are masked).
+  * @param  RTC_AlarmStruct pointer to a @ref LL_RTC_AlarmTypeDef structure which will be initialized.
+  * @retval None
+  */
+void LL_RTC_ALMA_StructInit(LL_RTC_AlarmTypeDef *RTC_AlarmStruct)
+{
+  /* Alarm Time Settings : Time = 00h:00mn:00sec */
+  RTC_AlarmStruct->AlarmTime.TimeFormat = LL_RTC_ALMA_TIME_FORMAT_AM;
+  RTC_AlarmStruct->AlarmTime.Hours      = 0U;
+  RTC_AlarmStruct->AlarmTime.Minutes    = 0U;
+  RTC_AlarmStruct->AlarmTime.Seconds    = 0U;
+
+  /* Alarm Day Settings : Day = 1st day of the month */
+  RTC_AlarmStruct->AlarmDateWeekDaySel = LL_RTC_ALMA_DATEWEEKDAYSEL_DATE;
+  RTC_AlarmStruct->AlarmDateWeekDay    = 1U;
+
+  /* Alarm Masks Settings : Mask =  all fields are not masked */
+  RTC_AlarmStruct->AlarmMask           = LL_RTC_ALMA_MASK_NONE;
+}
+
+/**
+  * @brief  Set each @ref LL_RTC_AlarmTypeDef of ALARMA field to default value (Time = 00h:00mn:00sec /
+  *         Day = 1st day of the month/Mask = all fields are masked).
+  * @param  RTC_AlarmStruct pointer to a @ref LL_RTC_AlarmTypeDef structure which will be initialized.
+  * @retval None
+  */
+void LL_RTC_ALMB_StructInit(LL_RTC_AlarmTypeDef *RTC_AlarmStruct)
+{
+  /* Alarm Time Settings : Time = 00h:00mn:00sec */
+  RTC_AlarmStruct->AlarmTime.TimeFormat = LL_RTC_ALMB_TIME_FORMAT_AM;
+  RTC_AlarmStruct->AlarmTime.Hours      = 0U;
+  RTC_AlarmStruct->AlarmTime.Minutes    = 0U;
+  RTC_AlarmStruct->AlarmTime.Seconds    = 0U;
+
+  /* Alarm Day Settings : Day = 1st day of the month */
+  RTC_AlarmStruct->AlarmDateWeekDaySel = LL_RTC_ALMB_DATEWEEKDAYSEL_DATE;
+  RTC_AlarmStruct->AlarmDateWeekDay    = 1U;
+
+  /* Alarm Masks Settings : Mask =  all fields are not masked */
+  RTC_AlarmStruct->AlarmMask           = LL_RTC_ALMB_MASK_NONE;
+}
+
+/**
+  * @brief  Enters the RTC Initialization mode.
+  * @note   The RTC Initialization mode is write protected, use the
+  *         @ref LL_RTC_DisableWriteProtection before calling this function.
+  * @param  RTCx RTC Instance
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: RTC is in Init mode
+  *          - ERROR: RTC is not in Init mode
+  */
+ErrorStatus LL_RTC_EnterInitMode(RTC_TypeDef *RTCx)
+{
+  __IO uint32_t timeout = RTC_INITMODE_TIMEOUT;
+  ErrorStatus status = SUCCESS;
+  uint32_t tmp;
+
+  /* Check the parameter */
+  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
+
+  /* Check if the Initialization mode is set */
+  if (LL_RTC_IsActiveFlag_INIT(RTCx) == 0U)
+  {
+    /* Set the Initialization mode */
+    LL_RTC_EnableInitMode(RTCx);
+
+    /* Wait till RTC is in INIT state and if Time out is reached exit */
+    tmp = LL_RTC_IsActiveFlag_INIT(RTCx);
+    while ((timeout != 0U) && (tmp != 1U))
+    {
+      if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
+      {
+        timeout --;
+      }
+      tmp = LL_RTC_IsActiveFlag_INIT(RTCx);
+      if (timeout == 0U)
+      {
+        status = ERROR;
+      }
+    }
+  }
+  return status;
+}
+
+/**
+  * @brief  Exit the RTC Initialization mode.
+  * @note   When the initialization sequence is complete, the calendar restarts
+  *         counting after 4 RTCCLK cycles.
+  * @note   The RTC Initialization mode is write protected, use the
+  *         @ref LL_RTC_DisableWriteProtection before calling this function.
+  * @param  RTCx RTC Instance
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: RTC exited from in Init mode
+  *          - ERROR: Not applicable
+  */
+ErrorStatus LL_RTC_ExitInitMode(RTC_TypeDef *RTCx)
+{
+  /* Check the parameter */
+  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
+
+  /* Disable initialization mode */
+  LL_RTC_DisableInitMode(RTCx);
+
+  return SUCCESS;
+}
+
+/**
+  * @brief  Waits until the RTC Time and Day registers (RTC_TR and RTC_DR) are
+  *         synchronized with RTC APB clock.
+  * @note   The RTC Resynchronization mode is write protected, use the
+  *         @ref LL_RTC_DisableWriteProtection before calling this function.
+  * @note   To read the calendar through the shadow registers after Calendar
+  *         initialization, calendar update or after wakeup from low power modes
+  *         the software must first clear the RSF flag.
+  *         The software must then wait until it is set again before reading
+  *         the calendar, which means that the calendar registers have been
+  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
+  * @param  RTCx RTC Instance
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: RTC registers are synchronised
+  *          - ERROR: RTC registers are not synchronised
+  */
+ErrorStatus LL_RTC_WaitForSynchro(RTC_TypeDef *RTCx)
+{
+  __IO uint32_t timeout = RTC_SYNCHRO_TIMEOUT;
+  ErrorStatus status = SUCCESS;
+  uint32_t tmp;
+
+  /* Check the parameter */
+  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
+
+  /* Clear RSF flag */
+  LL_RTC_ClearFlag_RS(RTCx);
+
+  /* Wait the registers to be synchronised */
+  tmp = LL_RTC_IsActiveFlag_RS(RTCx);
+  while ((timeout != 0U) && (tmp != 0U))
+  {
+    if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
+    {
+      timeout--;
+    }
+    tmp = LL_RTC_IsActiveFlag_RS(RTCx);
+    if (timeout == 0U)
+    {
+      status = ERROR;
+    }
+  }
+
+  if (status != ERROR)
+  {
+    timeout = RTC_SYNCHRO_TIMEOUT;
+    tmp = LL_RTC_IsActiveFlag_RS(RTCx);
+    while ((timeout != 0U) && (tmp != 1U))
+    {
+      if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
+      {
+        timeout--;
+      }
+      tmp = LL_RTC_IsActiveFlag_RS(RTCx);
+      if (timeout == 0U)
+      {
+        status = ERROR;
+      }
+    }
+  }
+
+  return (status);
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* defined(RTC) */
+
+/**
+  * @}
+  */
+
+#endif /* USE_FULL_LL_DRIVER */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_spi.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_spi.c
new file mode 100644
index 0000000..87eb7d3
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_spi.c
@@ -0,0 +1,549 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_spi.c
+  * @author  MCD Application Team
+  * @brief   SPI LL module driver.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_ll_spi.h"
+#include "stm32g0xx_ll_bus.h"
+#include "stm32g0xx_ll_rcc.h"
+
+#ifdef  USE_FULL_ASSERT
+#include "stm32_assert.h"
+#else
+#define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (SPI1) || defined (SPI2) || defined (SPI3)
+
+/** @addtogroup SPI_LL
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup SPI_LL_Private_Constants SPI Private Constants
+  * @{
+  */
+/* SPI registers Masks */
+#define SPI_CR1_CLEAR_MASK                 (SPI_CR1_CPHA    | SPI_CR1_CPOL     | SPI_CR1_MSTR   | \
+                                            SPI_CR1_BR      | SPI_CR1_LSBFIRST | SPI_CR1_SSI    | \
+                                            SPI_CR1_SSM     | SPI_CR1_RXONLY   | SPI_CR1_CRCL   | \
+                                            SPI_CR1_CRCNEXT | SPI_CR1_CRCEN    | SPI_CR1_BIDIOE | \
+                                            SPI_CR1_BIDIMODE)
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup SPI_LL_Private_Macros SPI Private Macros
+  * @{
+  */
+#define IS_LL_SPI_TRANSFER_DIRECTION(__VALUE__) (((__VALUE__) == LL_SPI_FULL_DUPLEX)       \
+                                                 || ((__VALUE__) == LL_SPI_SIMPLEX_RX)     \
+                                                 || ((__VALUE__) == LL_SPI_HALF_DUPLEX_RX) \
+                                                 || ((__VALUE__) == LL_SPI_HALF_DUPLEX_TX))
+
+#define IS_LL_SPI_MODE(__VALUE__) (((__VALUE__) == LL_SPI_MODE_MASTER) \
+                                   || ((__VALUE__) == LL_SPI_MODE_SLAVE))
+
+#define IS_LL_SPI_DATAWIDTH(__VALUE__) (((__VALUE__) == LL_SPI_DATAWIDTH_4BIT)     \
+                                        || ((__VALUE__) == LL_SPI_DATAWIDTH_5BIT)  \
+                                        || ((__VALUE__) == LL_SPI_DATAWIDTH_6BIT)  \
+                                        || ((__VALUE__) == LL_SPI_DATAWIDTH_7BIT)  \
+                                        || ((__VALUE__) == LL_SPI_DATAWIDTH_8BIT)  \
+                                        || ((__VALUE__) == LL_SPI_DATAWIDTH_9BIT)  \
+                                        || ((__VALUE__) == LL_SPI_DATAWIDTH_10BIT) \
+                                        || ((__VALUE__) == LL_SPI_DATAWIDTH_11BIT) \
+                                        || ((__VALUE__) == LL_SPI_DATAWIDTH_12BIT) \
+                                        || ((__VALUE__) == LL_SPI_DATAWIDTH_13BIT) \
+                                        || ((__VALUE__) == LL_SPI_DATAWIDTH_14BIT) \
+                                        || ((__VALUE__) == LL_SPI_DATAWIDTH_15BIT) \
+                                        || ((__VALUE__) == LL_SPI_DATAWIDTH_16BIT))
+
+#define IS_LL_SPI_POLARITY(__VALUE__) (((__VALUE__) == LL_SPI_POLARITY_LOW) \
+                                       || ((__VALUE__) == LL_SPI_POLARITY_HIGH))
+
+#define IS_LL_SPI_PHASE(__VALUE__) (((__VALUE__) == LL_SPI_PHASE_1EDGE) \
+                                    || ((__VALUE__) == LL_SPI_PHASE_2EDGE))
+
+#define IS_LL_SPI_NSS(__VALUE__) (((__VALUE__) == LL_SPI_NSS_SOFT)          \
+                                  || ((__VALUE__) == LL_SPI_NSS_HARD_INPUT) \
+                                  || ((__VALUE__) == LL_SPI_NSS_HARD_OUTPUT))
+
+#define IS_LL_SPI_BAUDRATE(__VALUE__) (((__VALUE__) == LL_SPI_BAUDRATEPRESCALER_DIV2)      \
+                                       || ((__VALUE__) == LL_SPI_BAUDRATEPRESCALER_DIV4)   \
+                                       || ((__VALUE__) == LL_SPI_BAUDRATEPRESCALER_DIV8)   \
+                                       || ((__VALUE__) == LL_SPI_BAUDRATEPRESCALER_DIV16)  \
+                                       || ((__VALUE__) == LL_SPI_BAUDRATEPRESCALER_DIV32)  \
+                                       || ((__VALUE__) == LL_SPI_BAUDRATEPRESCALER_DIV64)  \
+                                       || ((__VALUE__) == LL_SPI_BAUDRATEPRESCALER_DIV128) \
+                                       || ((__VALUE__) == LL_SPI_BAUDRATEPRESCALER_DIV256))
+
+#define IS_LL_SPI_BITORDER(__VALUE__) (((__VALUE__) == LL_SPI_LSB_FIRST) \
+                                       || ((__VALUE__) == LL_SPI_MSB_FIRST))
+
+#define IS_LL_SPI_CRCCALCULATION(__VALUE__) (((__VALUE__) == LL_SPI_CRCCALCULATION_ENABLE) \
+                                             || ((__VALUE__) == LL_SPI_CRCCALCULATION_DISABLE))
+
+#define IS_LL_SPI_CRC_POLYNOMIAL(__VALUE__) ((__VALUE__) >= 0x1U)
+
+/**
+  * @}
+  */
+
+/* Private function prototypes -----------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup SPI_LL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup SPI_LL_EF_Init
+  * @{
+  */
+
+/**
+  * @brief  De-initialize the SPI registers to their default reset values.
+  * @param  SPIx SPI Instance
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: SPI registers are de-initialized
+  *          - ERROR: SPI registers are not de-initialized
+  */
+ErrorStatus LL_SPI_DeInit(SPI_TypeDef *SPIx)
+{
+  ErrorStatus status = ERROR;
+
+  /* Check the parameters */
+  assert_param(IS_SPI_ALL_INSTANCE(SPIx));
+
+#if defined(SPI1)
+  if (SPIx == SPI1)
+  {
+    /* Force reset of SPI clock */
+    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_SPI1);
+
+    /* Release reset of SPI clock */
+    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_SPI1);
+
+    status = SUCCESS;
+  }
+#endif /* SPI1 */
+#if defined(SPI2)
+  if (SPIx == SPI2)
+  {
+    /* Force reset of SPI clock */
+    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_SPI2);
+
+    /* Release reset of SPI clock */
+    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_SPI2);
+
+    status = SUCCESS;
+  }
+#endif /* SPI2 */
+#if defined(SPI3)
+  if (SPIx == SPI3)
+  {
+    /* Force reset of SPI clock */
+    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_SPI3);
+
+    /* Release reset of SPI clock */
+    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_SPI3);
+
+    status = SUCCESS;
+  }
+#endif /* SPI3 */
+
+  return status;
+}
+
+/**
+  * @brief  Initialize the SPI registers according to the specified parameters in SPI_InitStruct.
+  * @note   As some bits in SPI configuration registers can only be written when the SPI is disabled (SPI_CR1_SPE bit =0),
+  *         SPI peripheral should be in disabled state prior calling this function. Otherwise, ERROR result will be returned.
+  * @param  SPIx SPI Instance
+  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
+  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
+  */
+ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
+{
+  ErrorStatus status = ERROR;
+
+  /* Check the SPI Instance SPIx*/
+  assert_param(IS_SPI_ALL_INSTANCE(SPIx));
+
+  /* Check the SPI parameters from SPI_InitStruct*/
+  assert_param(IS_LL_SPI_TRANSFER_DIRECTION(SPI_InitStruct->TransferDirection));
+  assert_param(IS_LL_SPI_MODE(SPI_InitStruct->Mode));
+  assert_param(IS_LL_SPI_DATAWIDTH(SPI_InitStruct->DataWidth));
+  assert_param(IS_LL_SPI_POLARITY(SPI_InitStruct->ClockPolarity));
+  assert_param(IS_LL_SPI_PHASE(SPI_InitStruct->ClockPhase));
+  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
+  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
+  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
+  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));
+
+  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
+  {
+    /*---------------------------- SPIx CR1 Configuration ------------------------
+     * Configure SPIx CR1 with parameters:
+     * - TransferDirection:  SPI_CR1_BIDIMODE, SPI_CR1_BIDIOE and SPI_CR1_RXONLY bits
+     * - Master/Slave Mode:  SPI_CR1_MSTR bit
+     * - ClockPolarity:      SPI_CR1_CPOL bit
+     * - ClockPhase:         SPI_CR1_CPHA bit
+     * - NSS management:     SPI_CR1_SSM bit
+     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
+     * - BitOrder:           SPI_CR1_LSBFIRST bit
+     * - CRCCalculation:     SPI_CR1_CRCEN bit
+     */
+    MODIFY_REG(SPIx->CR1,
+               SPI_CR1_CLEAR_MASK,
+               SPI_InitStruct->TransferDirection | SPI_InitStruct->Mode |
+               SPI_InitStruct->ClockPolarity | SPI_InitStruct->ClockPhase |
+               SPI_InitStruct->NSS | SPI_InitStruct->BaudRate |
+               SPI_InitStruct->BitOrder | SPI_InitStruct->CRCCalculation);
+
+    /*---------------------------- SPIx CR2 Configuration ------------------------
+     * Configure SPIx CR2 with parameters:
+     * - DataWidth:          DS[3:0] bits
+     * - NSS management:     SSOE bit
+     */
+    MODIFY_REG(SPIx->CR2,
+               SPI_CR2_DS | SPI_CR2_SSOE,
+               SPI_InitStruct->DataWidth | (SPI_InitStruct->NSS >> 16U));
+
+    /* Set Rx FIFO to Quarter (1 Byte) in case of 8 Bits mode. No DataPacking by default */
+    if (SPI_InitStruct->DataWidth < LL_SPI_DATAWIDTH_9BIT)
+    {
+      LL_SPI_SetRxFIFOThreshold(SPIx, LL_SPI_RX_FIFO_TH_QUARTER);
+    }
+
+    /*---------------------------- SPIx CRCPR Configuration ----------------------
+     * Configure SPIx CRCPR with parameters:
+     * - CRCPoly:            CRCPOLY[15:0] bits
+     */
+    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
+    {
+      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
+      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
+    }
+    status = SUCCESS;
+  }
+
+#if defined (SPI_I2S_SUPPORT)
+  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
+  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
+#endif /* SPI_I2S_SUPPORT */
+  return status;
+}
+
+/**
+  * @brief  Set each @ref LL_SPI_InitTypeDef field to default value.
+  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
+  * whose fields will be set to default values.
+  * @retval None
+  */
+void LL_SPI_StructInit(LL_SPI_InitTypeDef *SPI_InitStruct)
+{
+  /* Set SPI_InitStruct fields to default values */
+  SPI_InitStruct->TransferDirection = LL_SPI_FULL_DUPLEX;
+  SPI_InitStruct->Mode              = LL_SPI_MODE_SLAVE;
+  SPI_InitStruct->DataWidth         = LL_SPI_DATAWIDTH_8BIT;
+  SPI_InitStruct->ClockPolarity     = LL_SPI_POLARITY_LOW;
+  SPI_InitStruct->ClockPhase        = LL_SPI_PHASE_1EDGE;
+  SPI_InitStruct->NSS               = LL_SPI_NSS_HARD_INPUT;
+  SPI_InitStruct->BaudRate          = LL_SPI_BAUDRATEPRESCALER_DIV2;
+  SPI_InitStruct->BitOrder          = LL_SPI_MSB_FIRST;
+  SPI_InitStruct->CRCCalculation    = LL_SPI_CRCCALCULATION_DISABLE;
+  SPI_InitStruct->CRCPoly           = 7U;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#if defined(SPI_I2S_SUPPORT)
+/** @addtogroup I2S_LL
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup I2S_LL_Private_Constants I2S Private Constants
+  * @{
+  */
+/* I2S registers Masks */
+#define I2S_I2SCFGR_CLEAR_MASK             (SPI_I2SCFGR_CHLEN   | SPI_I2SCFGR_DATLEN | \
+                                            SPI_I2SCFGR_CKPOL   | SPI_I2SCFGR_I2SSTD | \
+                                            SPI_I2SCFGR_I2SCFG  | SPI_I2SCFGR_I2SMOD )
+
+#define I2S_I2SPR_CLEAR_MASK               0x0002U
+/**
+  * @}
+  */
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup I2S_LL_Private_Macros I2S Private Macros
+  * @{
+  */
+
+#define IS_LL_I2S_DATAFORMAT(__VALUE__)  (((__VALUE__) == LL_I2S_DATAFORMAT_16B)             \
+                                          || ((__VALUE__) == LL_I2S_DATAFORMAT_16B_EXTENDED) \
+                                          || ((__VALUE__) == LL_I2S_DATAFORMAT_24B)          \
+                                          || ((__VALUE__) == LL_I2S_DATAFORMAT_32B))
+
+#define IS_LL_I2S_CPOL(__VALUE__)        (((__VALUE__) == LL_I2S_POLARITY_LOW)  \
+                                          || ((__VALUE__) == LL_I2S_POLARITY_HIGH))
+
+#define IS_LL_I2S_STANDARD(__VALUE__)    (((__VALUE__) == LL_I2S_STANDARD_PHILIPS)      \
+                                          || ((__VALUE__) == LL_I2S_STANDARD_MSB)       \
+                                          || ((__VALUE__) == LL_I2S_STANDARD_LSB)       \
+                                          || ((__VALUE__) == LL_I2S_STANDARD_PCM_SHORT) \
+                                          || ((__VALUE__) == LL_I2S_STANDARD_PCM_LONG))
+
+#define IS_LL_I2S_MODE(__VALUE__)        (((__VALUE__) == LL_I2S_MODE_SLAVE_TX)     \
+                                          || ((__VALUE__) == LL_I2S_MODE_SLAVE_RX)  \
+                                          || ((__VALUE__) == LL_I2S_MODE_MASTER_TX) \
+                                          || ((__VALUE__) == LL_I2S_MODE_MASTER_RX))
+
+#define IS_LL_I2S_MCLK_OUTPUT(__VALUE__) (((__VALUE__) == LL_I2S_MCLK_OUTPUT_ENABLE) \
+                                          || ((__VALUE__) == LL_I2S_MCLK_OUTPUT_DISABLE))
+
+#define IS_LL_I2S_AUDIO_FREQ(__VALUE__) ((((__VALUE__) >= LL_I2S_AUDIOFREQ_8K)       \
+                                          && ((__VALUE__) <= LL_I2S_AUDIOFREQ_192K)) \
+                                         || ((__VALUE__) == LL_I2S_AUDIOFREQ_DEFAULT))
+
+#define IS_LL_I2S_PRESCALER_LINEAR(__VALUE__)  ((__VALUE__) >= 0x2U)
+
+#define IS_LL_I2S_PRESCALER_PARITY(__VALUE__) (((__VALUE__) == LL_I2S_PRESCALER_PARITY_EVEN) \
+                                               || ((__VALUE__) == LL_I2S_PRESCALER_PARITY_ODD))
+/**
+  * @}
+  */
+
+/* Private function prototypes -----------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup I2S_LL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup I2S_LL_EF_Init
+  * @{
+  */
+
+/**
+  * @brief  De-initialize the SPI/I2S registers to their default reset values.
+  * @param  SPIx SPI Instance
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: SPI registers are de-initialized
+  *          - ERROR: SPI registers are not de-initialized
+  */
+ErrorStatus LL_I2S_DeInit(SPI_TypeDef *SPIx)
+{
+  return LL_SPI_DeInit(SPIx);
+}
+
+/**
+  * @brief  Initializes the SPI/I2S registers according to the specified parameters in I2S_InitStruct.
+  * @note   As some bits in SPI configuration registers can only be written when the SPI is disabled (SPI_CR1_SPE bit =0),
+  *         SPI peripheral should be in disabled state prior calling this function. Otherwise, ERROR result will be returned.
+  * @param  SPIx SPI Instance
+  * @param  I2S_InitStruct pointer to a @ref LL_I2S_InitTypeDef structure
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: SPI registers are Initialized
+  *          - ERROR: SPI registers are not Initialized
+  */
+ErrorStatus LL_I2S_Init(SPI_TypeDef *SPIx, LL_I2S_InitTypeDef *I2S_InitStruct)
+{
+  uint32_t i2sdiv = 2U;
+  uint32_t i2sodd = 0U;
+  uint32_t packetlength = 1U;
+  uint32_t tmp;
+  LL_RCC_ClocksTypeDef rcc_clocks;
+  uint32_t sourceclock;
+  ErrorStatus status = ERROR;
+
+  /* Check the I2S parameters */
+  assert_param(IS_I2S_ALL_INSTANCE(SPIx));
+  assert_param(IS_LL_I2S_MODE(I2S_InitStruct->Mode));
+  assert_param(IS_LL_I2S_STANDARD(I2S_InitStruct->Standard));
+  assert_param(IS_LL_I2S_DATAFORMAT(I2S_InitStruct->DataFormat));
+  assert_param(IS_LL_I2S_MCLK_OUTPUT(I2S_InitStruct->MCLKOutput));
+  assert_param(IS_LL_I2S_AUDIO_FREQ(I2S_InitStruct->AudioFreq));
+  assert_param(IS_LL_I2S_CPOL(I2S_InitStruct->ClockPolarity));
+
+  if (LL_I2S_IsEnabled(SPIx) == 0x00000000U)
+  {
+    /*---------------------------- SPIx I2SCFGR Configuration --------------------
+     * Configure SPIx I2SCFGR with parameters:
+     * - Mode:          SPI_I2SCFGR_I2SCFG[1:0] bit
+     * - Standard:      SPI_I2SCFGR_I2SSTD[1:0] and SPI_I2SCFGR_PCMSYNC bits
+     * - DataFormat:    SPI_I2SCFGR_CHLEN and SPI_I2SCFGR_DATLEN bits
+     * - ClockPolarity: SPI_I2SCFGR_CKPOL bit
+     */
+
+    /* Write to SPIx I2SCFGR */
+    MODIFY_REG(SPIx->I2SCFGR,
+               I2S_I2SCFGR_CLEAR_MASK,
+               I2S_InitStruct->Mode | I2S_InitStruct->Standard |
+               I2S_InitStruct->DataFormat | I2S_InitStruct->ClockPolarity |
+               SPI_I2SCFGR_I2SMOD);
+
+    /*---------------------------- SPIx I2SPR Configuration ----------------------
+     * Configure SPIx I2SPR with parameters:
+     * - MCLKOutput:    SPI_I2SPR_MCKOE bit
+     * - AudioFreq:     SPI_I2SPR_I2SDIV[7:0] and SPI_I2SPR_ODD bits
+     */
+
+    /* If the requested audio frequency is not the default, compute the prescaler (i2sodd, i2sdiv)
+     * else, default values are used:  i2sodd = 0U, i2sdiv = 2U.
+     */
+    if (I2S_InitStruct->AudioFreq != LL_I2S_AUDIOFREQ_DEFAULT)
+    {
+      /* Check the frame length (For the Prescaler computing)
+       * Default value: LL_I2S_DATAFORMAT_16B (packetlength = 1U).
+       */
+      if (I2S_InitStruct->DataFormat != LL_I2S_DATAFORMAT_16B)
+      {
+        /* Packet length is 32 bits */
+        packetlength = 2U;
+      }
+
+      /* I2S Clock source is System clock: Get System Clock frequency */
+      LL_RCC_GetSystemClocksFreq(&rcc_clocks);
+
+      /* Get the source clock value: based on System Clock value */
+      sourceclock = rcc_clocks.SYSCLK_Frequency;
+
+      /* Compute the Real divider depending on the MCLK output state with a floating point */
+      if (I2S_InitStruct->MCLKOutput == LL_I2S_MCLK_OUTPUT_ENABLE)
+      {
+        /* MCLK output is enabled */
+        tmp = (((((sourceclock / 256U) * 10U) / I2S_InitStruct->AudioFreq)) + 5U);
+      }
+      else
+      {
+        /* MCLK output is disabled */
+        tmp = (((((sourceclock / (32U * packetlength)) * 10U) / I2S_InitStruct->AudioFreq)) + 5U);
+      }
+
+      /* Remove the floating point */
+      tmp = tmp / 10U;
+
+      /* Check the parity of the divider */
+      i2sodd = (tmp & (uint16_t)0x0001U);
+
+      /* Compute the i2sdiv prescaler */
+      i2sdiv = ((tmp - i2sodd) / 2U);
+
+      /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
+      i2sodd = (i2sodd << 8U);
+    }
+
+    /* Test if the divider is 1 or 0 or greater than 0xFF */
+    if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
+    {
+      /* Set the default values */
+      i2sdiv = 2U;
+      i2sodd = 0U;
+    }
+
+    /* Write to SPIx I2SPR register the computed value */
+    WRITE_REG(SPIx->I2SPR, i2sdiv | i2sodd | I2S_InitStruct->MCLKOutput);
+
+    status = SUCCESS;
+  }
+  return status;
+}
+
+/**
+  * @brief  Set each @ref LL_I2S_InitTypeDef field to default value.
+  * @param  I2S_InitStruct pointer to a @ref LL_I2S_InitTypeDef structure
+  *         whose fields will be set to default values.
+  * @retval None
+  */
+void LL_I2S_StructInit(LL_I2S_InitTypeDef *I2S_InitStruct)
+{
+  /*--------------- Reset I2S init structure parameters values -----------------*/
+  I2S_InitStruct->Mode              = LL_I2S_MODE_SLAVE_TX;
+  I2S_InitStruct->Standard          = LL_I2S_STANDARD_PHILIPS;
+  I2S_InitStruct->DataFormat        = LL_I2S_DATAFORMAT_16B;
+  I2S_InitStruct->MCLKOutput        = LL_I2S_MCLK_OUTPUT_DISABLE;
+  I2S_InitStruct->AudioFreq         = LL_I2S_AUDIOFREQ_DEFAULT;
+  I2S_InitStruct->ClockPolarity     = LL_I2S_POLARITY_LOW;
+}
+
+/**
+  * @brief  Set linear and parity prescaler.
+  * @note   To calculate value of PrescalerLinear(I2SDIV[7:0] bits) and PrescalerParity(ODD bit)\n
+  *         Check Audio frequency table and formulas inside Reference Manual (SPI/I2S).
+  * @param  SPIx SPI Instance
+  * @param  PrescalerLinear value Min_Data=0x02 and Max_Data=0xFF.
+  * @param  PrescalerParity This parameter can be one of the following values:
+  *         @arg @ref LL_I2S_PRESCALER_PARITY_EVEN
+  *         @arg @ref LL_I2S_PRESCALER_PARITY_ODD
+  * @retval None
+  */
+void LL_I2S_ConfigPrescaler(SPI_TypeDef *SPIx, uint32_t PrescalerLinear, uint32_t PrescalerParity)
+{
+  /* Check the I2S parameters */
+  assert_param(IS_I2S_ALL_INSTANCE(SPIx));
+  assert_param(IS_LL_I2S_PRESCALER_LINEAR(PrescalerLinear));
+  assert_param(IS_LL_I2S_PRESCALER_PARITY(PrescalerParity));
+
+  /* Write to SPIx I2SPR */
+  MODIFY_REG(SPIx->I2SPR, SPI_I2SPR_I2SDIV | SPI_I2SPR_ODD, PrescalerLinear | (PrescalerParity << 8U));
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+#endif /* SPI_I2S_SUPPORT */
+
+#endif /* defined (SPI1) || defined (SPI2) || defined (SPI3) */
+
+/**
+  * @}
+  */
+
+#endif /* USE_FULL_LL_DRIVER */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_tim.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_tim.c
new file mode 100644
index 0000000..52335a8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_tim.c
@@ -0,0 +1,1371 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_tim.c
+  * @author  MCD Application Team
+  * @brief   TIM LL module driver.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_ll_tim.h"
+#include "stm32g0xx_ll_bus.h"
+
+#ifdef  USE_FULL_ASSERT
+#include "stm32_assert.h"
+#else
+#define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) ||  defined (TIM14) ||  defined (TIM15) || defined (TIM16) || defined (TIM17) || defined (TIM6) || defined (TIM7)
+
+/** @addtogroup TIM_LL
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/** @addtogroup TIM_LL_Private_Macros
+  * @{
+  */
+#define IS_LL_TIM_COUNTERMODE(__VALUE__) (((__VALUE__) == LL_TIM_COUNTERMODE_UP) \
+                                          || ((__VALUE__) == LL_TIM_COUNTERMODE_DOWN) \
+                                          || ((__VALUE__) == LL_TIM_COUNTERMODE_CENTER_UP) \
+                                          || ((__VALUE__) == LL_TIM_COUNTERMODE_CENTER_DOWN) \
+                                          || ((__VALUE__) == LL_TIM_COUNTERMODE_CENTER_UP_DOWN))
+
+#define IS_LL_TIM_CLOCKDIVISION(__VALUE__) (((__VALUE__) == LL_TIM_CLOCKDIVISION_DIV1) \
+                                            || ((__VALUE__) == LL_TIM_CLOCKDIVISION_DIV2) \
+                                            || ((__VALUE__) == LL_TIM_CLOCKDIVISION_DIV4))
+
+#define IS_LL_TIM_OCMODE(__VALUE__) (((__VALUE__) == LL_TIM_OCMODE_FROZEN) \
+                                     || ((__VALUE__) == LL_TIM_OCMODE_ACTIVE) \
+                                     || ((__VALUE__) == LL_TIM_OCMODE_INACTIVE) \
+                                     || ((__VALUE__) == LL_TIM_OCMODE_TOGGLE) \
+                                     || ((__VALUE__) == LL_TIM_OCMODE_FORCED_INACTIVE) \
+                                     || ((__VALUE__) == LL_TIM_OCMODE_FORCED_ACTIVE) \
+                                     || ((__VALUE__) == LL_TIM_OCMODE_PWM1) \
+                                     || ((__VALUE__) == LL_TIM_OCMODE_PWM2) \
+                                     || ((__VALUE__) == LL_TIM_OCMODE_RETRIG_OPM1) \
+                                     || ((__VALUE__) == LL_TIM_OCMODE_RETRIG_OPM2) \
+                                     || ((__VALUE__) == LL_TIM_OCMODE_COMBINED_PWM1) \
+                                     || ((__VALUE__) == LL_TIM_OCMODE_COMBINED_PWM2) \
+                                     || ((__VALUE__) == LL_TIM_OCMODE_ASSYMETRIC_PWM1) \
+                                     || ((__VALUE__) == LL_TIM_OCMODE_ASSYMETRIC_PWM2))
+
+#define IS_LL_TIM_OCSTATE(__VALUE__) (((__VALUE__) == LL_TIM_OCSTATE_DISABLE) \
+                                      || ((__VALUE__) == LL_TIM_OCSTATE_ENABLE))
+
+#define IS_LL_TIM_OCPOLARITY(__VALUE__) (((__VALUE__) == LL_TIM_OCPOLARITY_HIGH) \
+                                         || ((__VALUE__) == LL_TIM_OCPOLARITY_LOW))
+
+#define IS_LL_TIM_OCIDLESTATE(__VALUE__) (((__VALUE__) == LL_TIM_OCIDLESTATE_LOW) \
+                                          || ((__VALUE__) == LL_TIM_OCIDLESTATE_HIGH))
+
+#define IS_LL_TIM_ACTIVEINPUT(__VALUE__) (((__VALUE__) == LL_TIM_ACTIVEINPUT_DIRECTTI) \
+                                          || ((__VALUE__) == LL_TIM_ACTIVEINPUT_INDIRECTTI) \
+                                          || ((__VALUE__) == LL_TIM_ACTIVEINPUT_TRC))
+
+#define IS_LL_TIM_ICPSC(__VALUE__) (((__VALUE__) == LL_TIM_ICPSC_DIV1) \
+                                    || ((__VALUE__) == LL_TIM_ICPSC_DIV2) \
+                                    || ((__VALUE__) == LL_TIM_ICPSC_DIV4) \
+                                    || ((__VALUE__) == LL_TIM_ICPSC_DIV8))
+
+#define IS_LL_TIM_IC_FILTER(__VALUE__) (((__VALUE__) == LL_TIM_IC_FILTER_FDIV1) \
+                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV1_N2) \
+                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV1_N4) \
+                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV1_N8) \
+                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV2_N6) \
+                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV2_N8) \
+                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV4_N6) \
+                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV4_N8) \
+                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV8_N6) \
+                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV8_N8) \
+                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV16_N5) \
+                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV16_N6) \
+                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV16_N8) \
+                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV32_N5) \
+                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV32_N6) \
+                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV32_N8))
+
+#define IS_LL_TIM_IC_POLARITY(__VALUE__) (((__VALUE__) == LL_TIM_IC_POLARITY_RISING) \
+                                          || ((__VALUE__) == LL_TIM_IC_POLARITY_FALLING) \
+                                          || ((__VALUE__) == LL_TIM_IC_POLARITY_BOTHEDGE))
+
+#define IS_LL_TIM_ENCODERMODE(__VALUE__) (((__VALUE__) == LL_TIM_ENCODERMODE_X2_TI1) \
+                                          || ((__VALUE__) == LL_TIM_ENCODERMODE_X2_TI2) \
+                                          || ((__VALUE__) == LL_TIM_ENCODERMODE_X4_TI12))
+
+#define IS_LL_TIM_IC_POLARITY_ENCODER(__VALUE__) (((__VALUE__) == LL_TIM_IC_POLARITY_RISING) \
+                                                  || ((__VALUE__) == LL_TIM_IC_POLARITY_FALLING))
+
+#define IS_LL_TIM_OSSR_STATE(__VALUE__) (((__VALUE__) == LL_TIM_OSSR_DISABLE) \
+                                         || ((__VALUE__) == LL_TIM_OSSR_ENABLE))
+
+#define IS_LL_TIM_OSSI_STATE(__VALUE__) (((__VALUE__) == LL_TIM_OSSI_DISABLE) \
+                                         || ((__VALUE__) == LL_TIM_OSSI_ENABLE))
+
+#define IS_LL_TIM_LOCK_LEVEL(__VALUE__) (((__VALUE__) == LL_TIM_LOCKLEVEL_OFF) \
+                                         || ((__VALUE__) == LL_TIM_LOCKLEVEL_1)   \
+                                         || ((__VALUE__) == LL_TIM_LOCKLEVEL_2)   \
+                                         || ((__VALUE__) == LL_TIM_LOCKLEVEL_3))
+
+#define IS_LL_TIM_BREAK_STATE(__VALUE__) (((__VALUE__) == LL_TIM_BREAK_DISABLE) \
+                                          || ((__VALUE__) == LL_TIM_BREAK_ENABLE))
+
+#define IS_LL_TIM_BREAK_POLARITY(__VALUE__) (((__VALUE__) == LL_TIM_BREAK_POLARITY_LOW) \
+                                             || ((__VALUE__) == LL_TIM_BREAK_POLARITY_HIGH))
+
+#define IS_LL_TIM_BREAK_FILTER(__VALUE__) (((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV1)     \
+                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV1_N2)  \
+                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV1_N4)  \
+                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV1_N8)  \
+                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV2_N6)  \
+                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV2_N8)  \
+                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV4_N6)  \
+                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV4_N8)  \
+                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV8_N6)  \
+                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV8_N8)  \
+                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV16_N5) \
+                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV16_N6) \
+                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV16_N8) \
+                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV32_N5) \
+                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV32_N6) \
+                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV32_N8))
+
+#define IS_LL_TIM_BREAK_AFMODE(__VALUE__) (((__VALUE__) == LL_TIM_BREAK_AFMODE_INPUT)          \
+                                           || ((__VALUE__) == LL_TIM_BREAK_AFMODE_BIDIRECTIONAL))
+
+#define IS_LL_TIM_BREAK2_STATE(__VALUE__) (((__VALUE__) == LL_TIM_BREAK2_DISABLE) \
+                                           || ((__VALUE__) == LL_TIM_BREAK2_ENABLE))
+
+#define IS_LL_TIM_BREAK2_POLARITY(__VALUE__) (((__VALUE__) == LL_TIM_BREAK2_POLARITY_LOW) \
+                                              || ((__VALUE__) == LL_TIM_BREAK2_POLARITY_HIGH))
+
+#define IS_LL_TIM_BREAK2_FILTER(__VALUE__) (((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV1)    \
+                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV1_N2)  \
+                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV1_N4)  \
+                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV1_N8)  \
+                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV2_N6)  \
+                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV2_N8)  \
+                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV4_N6)  \
+                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV4_N8)  \
+                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV8_N6)  \
+                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV8_N8)  \
+                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV16_N5) \
+                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV16_N6) \
+                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV16_N8) \
+                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV32_N5) \
+                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV32_N6) \
+                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV32_N8))
+
+#define IS_LL_TIM_BREAK2_AFMODE(__VALUE__) (((__VALUE__) == LL_TIM_BREAK2_AFMODE_INPUT)       \
+                                            || ((__VALUE__) == LL_TIM_BREAK2_AFMODE_BIDIRECTIONAL))
+
+#define IS_LL_TIM_AUTOMATIC_OUTPUT_STATE(__VALUE__) (((__VALUE__) == LL_TIM_AUTOMATICOUTPUT_DISABLE) \
+                                                     || ((__VALUE__) == LL_TIM_AUTOMATICOUTPUT_ENABLE))
+/**
+  * @}
+  */
+
+
+/* Private function prototypes -----------------------------------------------*/
+/** @defgroup TIM_LL_Private_Functions TIM Private Functions
+  * @{
+  */
+static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);
+static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);
+static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);
+static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);
+static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);
+static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);
+static ErrorStatus IC1Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);
+static ErrorStatus IC2Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);
+static ErrorStatus IC3Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);
+static ErrorStatus IC4Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup TIM_LL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup TIM_LL_EF_Init
+  * @{
+  */
+
+/**
+  * @brief  Set TIMx registers to their reset values.
+  * @param  TIMx Timer instance
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: TIMx registers are de-initialized
+  *          - ERROR: invalid TIMx instance
+  */
+ErrorStatus LL_TIM_DeInit(TIM_TypeDef *TIMx)
+{
+  ErrorStatus result = SUCCESS;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(TIMx));
+
+  if (TIMx == TIM1)
+  {
+    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM1);
+    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM1);
+  }
+#if defined(TIM2)
+  else if (TIMx == TIM2)
+  {
+    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM2);
+    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM2);
+  }
+#endif /* TIM2 */
+#if defined(TIM3)
+  else if (TIMx == TIM3)
+  {
+    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM3);
+    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM3);
+  }
+#endif /* TIM3 */
+#if defined(TIM4)
+  else if (TIMx == TIM4)
+  {
+    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM4);
+    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM4);
+  }
+#endif /* TIM4 */
+#if defined(TIM6)
+  else if (TIMx == TIM6)
+  {
+    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM6);
+    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM6);
+  }
+#endif /* TIM6 */
+#if defined(TIM7)
+  else if (TIMx == TIM7)
+  {
+    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM7);
+    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM7);
+  }
+#endif /* TIM7 */
+  else if (TIMx == TIM14)
+  {
+    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM14);
+    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM14);
+  }
+#if defined(TIM15)
+  else if (TIMx == TIM15)
+  {
+    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM15);
+    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM15);
+  }
+#endif /* TIM15 */
+  else if (TIMx == TIM16)
+  {
+    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM16);
+    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM16);
+  }
+#if defined(TIM17)
+  else if (TIMx == TIM17)
+  {
+    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM17);
+    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM17);
+  }
+#endif /* TIM17 */
+  else
+  {
+    result = ERROR;
+  }
+
+  return result;
+}
+
+/**
+  * @brief  Set the fields of the time base unit configuration data structure
+  *         to their default values.
+  * @param  TIM_InitStruct pointer to a @ref LL_TIM_InitTypeDef structure (time base unit configuration data structure)
+  * @retval None
+  */
+void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct)
+{
+  /* Set the default configuration */
+  TIM_InitStruct->Prescaler         = (uint16_t)0x0000;
+  TIM_InitStruct->CounterMode       = LL_TIM_COUNTERMODE_UP;
+  TIM_InitStruct->Autoreload        = 0xFFFFFFFFU;
+  TIM_InitStruct->ClockDivision     = LL_TIM_CLOCKDIVISION_DIV1;
+  TIM_InitStruct->RepetitionCounter = 0x00000000U;
+}
+
+/**
+  * @brief  Configure the TIMx time base unit.
+  * @param  TIMx Timer Instance
+  * @param  TIM_InitStruct pointer to a @ref LL_TIM_InitTypeDef structure
+  *         (TIMx time base unit configuration data structure)
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: TIMx registers are de-initialized
+  *          - ERROR: not applicable
+  */
+ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
+{
+  uint32_t tmpcr1;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(TIMx));
+  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
+  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));
+
+  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
+
+  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
+  {
+    /* Select the Counter Mode */
+    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
+  }
+
+  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
+  {
+    /* Set the clock division */
+    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
+  }
+
+  /* Write to TIMx CR1 */
+  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
+
+  /* Set the Autoreload value */
+  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
+
+  /* Set the Prescaler value */
+  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
+
+  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
+  {
+    /* Set the Repetition Counter value */
+    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
+  }
+
+  /* Generate an update event to reload the Prescaler
+     and the repetition counter value (if applicable) immediately */
+  LL_TIM_GenerateEvent_UPDATE(TIMx);
+
+  return SUCCESS;
+}
+
+/**
+  * @brief  Set the fields of the TIMx output channel configuration data
+  *         structure to their default values.
+  * @param  TIM_OC_InitStruct pointer to a @ref LL_TIM_OC_InitTypeDef structure
+  *         (the output channel configuration data structure)
+  * @retval None
+  */
+void LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
+{
+  /* Set the default configuration */
+  TIM_OC_InitStruct->OCMode       = LL_TIM_OCMODE_FROZEN;
+  TIM_OC_InitStruct->OCState      = LL_TIM_OCSTATE_DISABLE;
+  TIM_OC_InitStruct->OCNState     = LL_TIM_OCSTATE_DISABLE;
+  TIM_OC_InitStruct->CompareValue = 0x00000000U;
+  TIM_OC_InitStruct->OCPolarity   = LL_TIM_OCPOLARITY_HIGH;
+  TIM_OC_InitStruct->OCNPolarity  = LL_TIM_OCPOLARITY_HIGH;
+  TIM_OC_InitStruct->OCIdleState  = LL_TIM_OCIDLESTATE_LOW;
+  TIM_OC_InitStruct->OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
+}
+
+/**
+  * @brief  Configure the TIMx output channel.
+  * @param  TIMx Timer Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  *         @arg @ref LL_TIM_CHANNEL_CH5
+  *         @arg @ref LL_TIM_CHANNEL_CH6
+  * @param  TIM_OC_InitStruct pointer to a @ref LL_TIM_OC_InitTypeDef structure (TIMx output channel configuration
+  *         data structure)
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: TIMx output channel is initialized
+  *          - ERROR: TIMx output channel is not initialized
+  */
+ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
+{
+  ErrorStatus result = ERROR;
+
+  switch (Channel)
+  {
+    case LL_TIM_CHANNEL_CH1:
+      result = OC1Config(TIMx, TIM_OC_InitStruct);
+      break;
+    case LL_TIM_CHANNEL_CH2:
+      result = OC2Config(TIMx, TIM_OC_InitStruct);
+      break;
+    case LL_TIM_CHANNEL_CH3:
+      result = OC3Config(TIMx, TIM_OC_InitStruct);
+      break;
+    case LL_TIM_CHANNEL_CH4:
+      result = OC4Config(TIMx, TIM_OC_InitStruct);
+      break;
+    case LL_TIM_CHANNEL_CH5:
+      result = OC5Config(TIMx, TIM_OC_InitStruct);
+      break;
+    case LL_TIM_CHANNEL_CH6:
+      result = OC6Config(TIMx, TIM_OC_InitStruct);
+      break;
+    default:
+      break;
+  }
+
+  return result;
+}
+
+/**
+  * @brief  Set the fields of the TIMx input channel configuration data
+  *         structure to their default values.
+  * @param  TIM_ICInitStruct pointer to a @ref LL_TIM_IC_InitTypeDef structure (the input channel configuration
+  *         data structure)
+  * @retval None
+  */
+void LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)
+{
+  /* Set the default configuration */
+  TIM_ICInitStruct->ICPolarity    = LL_TIM_IC_POLARITY_RISING;
+  TIM_ICInitStruct->ICActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;
+  TIM_ICInitStruct->ICPrescaler   = LL_TIM_ICPSC_DIV1;
+  TIM_ICInitStruct->ICFilter      = LL_TIM_IC_FILTER_FDIV1;
+}
+
+/**
+  * @brief  Configure the TIMx input channel.
+  * @param  TIMx Timer Instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @param  TIM_IC_InitStruct pointer to a @ref LL_TIM_IC_InitTypeDef structure (TIMx input channel configuration data
+  *         structure)
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: TIMx output channel is initialized
+  *          - ERROR: TIMx output channel is not initialized
+  */
+ErrorStatus LL_TIM_IC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_IC_InitTypeDef *TIM_IC_InitStruct)
+{
+  ErrorStatus result = ERROR;
+
+  switch (Channel)
+  {
+    case LL_TIM_CHANNEL_CH1:
+      result = IC1Config(TIMx, TIM_IC_InitStruct);
+      break;
+    case LL_TIM_CHANNEL_CH2:
+      result = IC2Config(TIMx, TIM_IC_InitStruct);
+      break;
+    case LL_TIM_CHANNEL_CH3:
+      result = IC3Config(TIMx, TIM_IC_InitStruct);
+      break;
+    case LL_TIM_CHANNEL_CH4:
+      result = IC4Config(TIMx, TIM_IC_InitStruct);
+      break;
+    default:
+      break;
+  }
+
+  return result;
+}
+
+/**
+  * @brief  Fills each TIM_EncoderInitStruct field with its default value
+  * @param  TIM_EncoderInitStruct pointer to a @ref LL_TIM_ENCODER_InitTypeDef structure (encoder interface
+  *         configuration data structure)
+  * @retval None
+  */
+void LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct)
+{
+  /* Set the default configuration */
+  TIM_EncoderInitStruct->EncoderMode    = LL_TIM_ENCODERMODE_X2_TI1;
+  TIM_EncoderInitStruct->IC1Polarity    = LL_TIM_IC_POLARITY_RISING;
+  TIM_EncoderInitStruct->IC1ActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;
+  TIM_EncoderInitStruct->IC1Prescaler   = LL_TIM_ICPSC_DIV1;
+  TIM_EncoderInitStruct->IC1Filter      = LL_TIM_IC_FILTER_FDIV1;
+  TIM_EncoderInitStruct->IC2Polarity    = LL_TIM_IC_POLARITY_RISING;
+  TIM_EncoderInitStruct->IC2ActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;
+  TIM_EncoderInitStruct->IC2Prescaler   = LL_TIM_ICPSC_DIV1;
+  TIM_EncoderInitStruct->IC2Filter      = LL_TIM_IC_FILTER_FDIV1;
+}
+
+/**
+  * @brief  Configure the encoder interface of the timer instance.
+  * @param  TIMx Timer Instance
+  * @param  TIM_EncoderInitStruct pointer to a @ref LL_TIM_ENCODER_InitTypeDef structure (TIMx encoder interface
+  *         configuration data structure)
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: TIMx registers are de-initialized
+  *          - ERROR: not applicable
+  */
+ErrorStatus LL_TIM_ENCODER_Init(TIM_TypeDef *TIMx, LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct)
+{
+  uint32_t tmpccmr1;
+  uint32_t tmpccer;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx));
+  assert_param(IS_LL_TIM_ENCODERMODE(TIM_EncoderInitStruct->EncoderMode));
+  assert_param(IS_LL_TIM_IC_POLARITY_ENCODER(TIM_EncoderInitStruct->IC1Polarity));
+  assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_EncoderInitStruct->IC1ActiveInput));
+  assert_param(IS_LL_TIM_ICPSC(TIM_EncoderInitStruct->IC1Prescaler));
+  assert_param(IS_LL_TIM_IC_FILTER(TIM_EncoderInitStruct->IC1Filter));
+  assert_param(IS_LL_TIM_IC_POLARITY_ENCODER(TIM_EncoderInitStruct->IC2Polarity));
+  assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_EncoderInitStruct->IC2ActiveInput));
+  assert_param(IS_LL_TIM_ICPSC(TIM_EncoderInitStruct->IC2Prescaler));
+  assert_param(IS_LL_TIM_IC_FILTER(TIM_EncoderInitStruct->IC2Filter));
+
+  /* Disable the CC1 and CC2: Reset the CC1E and CC2E Bits */
+  TIMx->CCER &= (uint32_t)~(TIM_CCER_CC1E | TIM_CCER_CC2E);
+
+  /* Get the TIMx CCMR1 register value */
+  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
+
+  /* Get the TIMx CCER register value */
+  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
+
+  /* Configure TI1 */
+  tmpccmr1 &= (uint32_t)~(TIM_CCMR1_CC1S | TIM_CCMR1_IC1F  | TIM_CCMR1_IC1PSC);
+  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1ActiveInput >> 16U);
+  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1Filter >> 16U);
+  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1Prescaler >> 16U);
+
+  /* Configure TI2 */
+  tmpccmr1 &= (uint32_t)~(TIM_CCMR1_CC2S | TIM_CCMR1_IC2F  | TIM_CCMR1_IC2PSC);
+  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2ActiveInput >> 8U);
+  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2Filter >> 8U);
+  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2Prescaler >> 8U);
+
+  /* Set TI1 and TI2 polarity and enable TI1 and TI2 */
+  tmpccer &= (uint32_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP | TIM_CCER_CC2P | TIM_CCER_CC2NP);
+  tmpccer |= (uint32_t)(TIM_EncoderInitStruct->IC1Polarity);
+  tmpccer |= (uint32_t)(TIM_EncoderInitStruct->IC2Polarity << 4U);
+  tmpccer |= (uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E);
+
+  /* Set encoder mode */
+  LL_TIM_SetEncoderMode(TIMx, TIM_EncoderInitStruct->EncoderMode);
+
+  /* Write to TIMx CCMR1 */
+  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
+
+  /* Write to TIMx CCER */
+  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
+
+  return SUCCESS;
+}
+
+/**
+  * @brief  Set the fields of the TIMx Hall sensor interface configuration data
+  *         structure to their default values.
+  * @param  TIM_HallSensorInitStruct pointer to a @ref LL_TIM_HALLSENSOR_InitTypeDef structure (HALL sensor interface
+  *         configuration data structure)
+  * @retval None
+  */
+void LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct)
+{
+  /* Set the default configuration */
+  TIM_HallSensorInitStruct->IC1Polarity       = LL_TIM_IC_POLARITY_RISING;
+  TIM_HallSensorInitStruct->IC1Prescaler      = LL_TIM_ICPSC_DIV1;
+  TIM_HallSensorInitStruct->IC1Filter         = LL_TIM_IC_FILTER_FDIV1;
+  TIM_HallSensorInitStruct->CommutationDelay  = 0U;
+}
+
+/**
+  * @brief  Configure the Hall sensor interface of the timer instance.
+  * @note TIMx CH1, CH2 and CH3 inputs connected through a XOR
+  *       to the TI1 input channel
+  * @note TIMx slave mode controller is configured in reset mode.
+          Selected internal trigger is TI1F_ED.
+  * @note Channel 1 is configured as input, IC1 is mapped on TRC.
+  * @note Captured value stored in TIMx_CCR1 correspond to the time elapsed
+  *       between 2 changes on the inputs. It gives information about motor speed.
+  * @note Channel 2 is configured in output PWM 2 mode.
+  * @note Compare value stored in TIMx_CCR2 corresponds to the commutation delay.
+  * @note OC2REF is selected as trigger output on TRGO.
+  * @note LL_TIM_IC_POLARITY_BOTHEDGE must not be used for TI1 when it is used
+  *       when TIMx operates in Hall sensor interface mode.
+  * @param  TIMx Timer Instance
+  * @param  TIM_HallSensorInitStruct pointer to a @ref LL_TIM_HALLSENSOR_InitTypeDef structure (TIMx HALL sensor
+  *         interface configuration data structure)
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: TIMx registers are de-initialized
+  *          - ERROR: not applicable
+  */
+ErrorStatus LL_TIM_HALLSENSOR_Init(TIM_TypeDef *TIMx, LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct)
+{
+  uint32_t tmpcr2;
+  uint32_t tmpccmr1;
+  uint32_t tmpccer;
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(TIMx));
+  assert_param(IS_LL_TIM_IC_POLARITY_ENCODER(TIM_HallSensorInitStruct->IC1Polarity));
+  assert_param(IS_LL_TIM_ICPSC(TIM_HallSensorInitStruct->IC1Prescaler));
+  assert_param(IS_LL_TIM_IC_FILTER(TIM_HallSensorInitStruct->IC1Filter));
+
+  /* Disable the CC1 and CC2: Reset the CC1E and CC2E Bits */
+  TIMx->CCER &= (uint32_t)~(TIM_CCER_CC1E | TIM_CCER_CC2E);
+
+  /* Get the TIMx CR2 register value */
+  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
+
+  /* Get the TIMx CCMR1 register value */
+  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
+
+  /* Get the TIMx CCER register value */
+  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
+
+  /* Get the TIMx SMCR register value */
+  tmpsmcr = LL_TIM_ReadReg(TIMx, SMCR);
+
+  /* Connect TIMx_CH1, CH2 and CH3 pins to the TI1 input */
+  tmpcr2 |= TIM_CR2_TI1S;
+
+  /* OC2REF signal is used as trigger output (TRGO) */
+  tmpcr2 |= LL_TIM_TRGO_OC2REF;
+
+  /* Configure the slave mode controller */
+  tmpsmcr &= (uint32_t)~(TIM_SMCR_TS | TIM_SMCR_SMS);
+  tmpsmcr |= LL_TIM_TS_TI1F_ED;
+  tmpsmcr |= LL_TIM_SLAVEMODE_RESET;
+
+  /* Configure input channel 1 */
+  tmpccmr1 &= (uint32_t)~(TIM_CCMR1_CC1S | TIM_CCMR1_IC1F  | TIM_CCMR1_IC1PSC);
+  tmpccmr1 |= (uint32_t)(LL_TIM_ACTIVEINPUT_TRC >> 16U);
+  tmpccmr1 |= (uint32_t)(TIM_HallSensorInitStruct->IC1Filter >> 16U);
+  tmpccmr1 |= (uint32_t)(TIM_HallSensorInitStruct->IC1Prescaler >> 16U);
+
+  /* Configure input channel 2 */
+  tmpccmr1 &= (uint32_t)~(TIM_CCMR1_OC2M | TIM_CCMR1_OC2FE  | TIM_CCMR1_OC2PE  | TIM_CCMR1_OC2CE);
+  tmpccmr1 |= (uint32_t)(LL_TIM_OCMODE_PWM2 << 8U);
+
+  /* Set Channel 1 polarity and enable Channel 1 and Channel2 */
+  tmpccer &= (uint32_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP | TIM_CCER_CC2P | TIM_CCER_CC2NP);
+  tmpccer |= (uint32_t)(TIM_HallSensorInitStruct->IC1Polarity);
+  tmpccer |= (uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E);
+
+  /* Write to TIMx CR2 */
+  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
+
+  /* Write to TIMx SMCR */
+  LL_TIM_WriteReg(TIMx, SMCR, tmpsmcr);
+
+  /* Write to TIMx CCMR1 */
+  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
+
+  /* Write to TIMx CCER */
+  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
+
+  /* Write to TIMx CCR2 */
+  LL_TIM_OC_SetCompareCH2(TIMx, TIM_HallSensorInitStruct->CommutationDelay);
+
+  return SUCCESS;
+}
+
+/**
+  * @brief  Set the fields of the Break and Dead Time configuration data structure
+  *         to their default values.
+  * @param  TIM_BDTRInitStruct pointer to a @ref LL_TIM_BDTR_InitTypeDef structure (Break and Dead Time configuration
+  *         data structure)
+  * @retval None
+  */
+void LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
+{
+  /* Set the default configuration */
+  TIM_BDTRInitStruct->OSSRState       = LL_TIM_OSSR_DISABLE;
+  TIM_BDTRInitStruct->OSSIState       = LL_TIM_OSSI_DISABLE;
+  TIM_BDTRInitStruct->LockLevel       = LL_TIM_LOCKLEVEL_OFF;
+  TIM_BDTRInitStruct->DeadTime        = (uint8_t)0x00;
+  TIM_BDTRInitStruct->BreakState      = LL_TIM_BREAK_DISABLE;
+  TIM_BDTRInitStruct->BreakPolarity   = LL_TIM_BREAK_POLARITY_LOW;
+  TIM_BDTRInitStruct->BreakFilter     = LL_TIM_BREAK_FILTER_FDIV1;
+  TIM_BDTRInitStruct->BreakAFMode     = LL_TIM_BREAK_AFMODE_INPUT;
+  TIM_BDTRInitStruct->Break2State     = LL_TIM_BREAK2_DISABLE;
+  TIM_BDTRInitStruct->Break2Polarity  = LL_TIM_BREAK2_POLARITY_LOW;
+  TIM_BDTRInitStruct->Break2Filter    = LL_TIM_BREAK2_FILTER_FDIV1;
+  TIM_BDTRInitStruct->Break2AFMode    = LL_TIM_BREAK2_AFMODE_INPUT;
+  TIM_BDTRInitStruct->AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
+}
+
+/**
+  * @brief  Configure the Break and Dead Time feature of the timer instance.
+  * @note As the bits BK2P, BK2E, BK2F[3:0], BKF[3:0], AOE, BKP, BKE, OSSI, OSSR
+  *  and DTG[7:0] can be write-locked depending on the LOCK configuration, it
+  *  can be necessary to configure all of them during the first write access to
+  *  the TIMx_BDTR register.
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a break input.
+  * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a second break input.
+  * @param  TIMx Timer Instance
+  * @param  TIM_BDTRInitStruct pointer to a @ref LL_TIM_BDTR_InitTypeDef structure (Break and Dead Time configuration
+  *         data structure)
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: Break and Dead Time is initialized
+  *          - ERROR: not applicable
+  */
+ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
+{
+  uint32_t tmpbdtr = 0;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_BREAK_INSTANCE(TIMx));
+  assert_param(IS_LL_TIM_OSSR_STATE(TIM_BDTRInitStruct->OSSRState));
+  assert_param(IS_LL_TIM_OSSI_STATE(TIM_BDTRInitStruct->OSSIState));
+  assert_param(IS_LL_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->LockLevel));
+  assert_param(IS_LL_TIM_BREAK_STATE(TIM_BDTRInitStruct->BreakState));
+  assert_param(IS_LL_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->BreakPolarity));
+  assert_param(IS_LL_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->AutomaticOutput));
+
+  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
+  the OSSI State, the dead time value and the Automatic Output Enable Bit */
+
+  /* Set the BDTR bits */
+  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
+  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
+  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
+  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
+  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
+  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
+  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
+  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
+  if (IS_TIM_ADVANCED_INSTANCE(TIMx))
+  {
+    assert_param(IS_LL_TIM_BREAK_FILTER(TIM_BDTRInitStruct->BreakFilter));
+    assert_param(IS_LL_TIM_BREAK_AFMODE(TIM_BDTRInitStruct->BreakAFMode));
+    MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, TIM_BDTRInitStruct->BreakFilter);
+    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, TIM_BDTRInitStruct->BreakAFMode);
+  }
+
+  if (IS_TIM_BKIN2_INSTANCE(TIMx))
+  {
+    assert_param(IS_LL_TIM_BREAK2_STATE(TIM_BDTRInitStruct->Break2State));
+    assert_param(IS_LL_TIM_BREAK2_POLARITY(TIM_BDTRInitStruct->Break2Polarity));
+    assert_param(IS_LL_TIM_BREAK2_FILTER(TIM_BDTRInitStruct->Break2Filter));
+    assert_param(IS_LL_TIM_BREAK2_AFMODE(TIM_BDTRInitStruct->Break2AFMode));
+
+    /* Set the BREAK2 input related BDTR bit-fields */
+    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (TIM_BDTRInitStruct->Break2Filter));
+    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, TIM_BDTRInitStruct->Break2State);
+    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity);
+    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, TIM_BDTRInitStruct->Break2AFMode);
+  }
+
+  /* Set TIMx_BDTR */
+  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
+
+  return SUCCESS;
+}
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup TIM_LL_Private_Functions TIM Private Functions
+  *  @brief   Private functions
+  * @{
+  */
+/**
+  * @brief  Configure the TIMx output channel 1.
+  * @param  TIMx Timer Instance
+  * @param  TIM_OCInitStruct pointer to the the TIMx output channel 1 configuration data structure
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: TIMx registers are de-initialized
+  *          - ERROR: not applicable
+  */
+static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
+{
+  uint32_t tmpccmr1;
+  uint32_t tmpccer;
+  uint32_t tmpcr2;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
+  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
+  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
+  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
+  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
+  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
+
+  /* Disable the Channel 1: Reset the CC1E Bit */
+  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
+
+  /* Get the TIMx CCER register value */
+  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
+
+  /* Get the TIMx CR2 register value */
+  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
+
+  /* Get the TIMx CCMR1 register value */
+  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
+
+  /* Reset Capture/Compare selection Bits */
+  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
+
+  /* Set the Output Compare Mode */
+  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
+
+  /* Set the Output Compare Polarity */
+  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
+
+  /* Set the Output State */
+  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
+
+  if (IS_TIM_BREAK_INSTANCE(TIMx))
+  {
+    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
+    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
+
+    /* Set the complementary output Polarity */
+    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
+
+    /* Set the complementary output State */
+    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
+
+    /* Set the Output Idle state */
+    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
+
+    /* Set the complementary output Idle state */
+    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
+  }
+
+  /* Write to TIMx CR2 */
+  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
+
+  /* Write to TIMx CCMR1 */
+  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
+
+  /* Set the Capture Compare Register value */
+  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
+
+  /* Write to TIMx CCER */
+  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
+
+  return SUCCESS;
+}
+
+/**
+  * @brief  Configure the TIMx output channel 2.
+  * @param  TIMx Timer Instance
+  * @param  TIM_OCInitStruct pointer to the the TIMx output channel 2 configuration data structure
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: TIMx registers are de-initialized
+  *          - ERROR: not applicable
+  */
+static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
+{
+  uint32_t tmpccmr1;
+  uint32_t tmpccer;
+  uint32_t tmpcr2;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CC2_INSTANCE(TIMx));
+  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
+  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
+  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
+  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
+  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
+
+  /* Disable the Channel 2: Reset the CC2E Bit */
+  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
+
+  /* Get the TIMx CCER register value */
+  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
+
+  /* Get the TIMx CR2 register value */
+  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
+
+  /* Get the TIMx CCMR1 register value */
+  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
+
+  /* Reset Capture/Compare selection Bits */
+  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
+
+  /* Select the Output Compare Mode */
+  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
+
+  /* Set the Output Compare Polarity */
+  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
+
+  /* Set the Output State */
+  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
+
+  if (IS_TIM_BREAK_INSTANCE(TIMx))
+  {
+    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
+    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
+
+    /* Set the complementary output Polarity */
+    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
+
+    /* Set the complementary output State */
+    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
+
+    /* Set the Output Idle state */
+    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
+
+    /* Set the complementary output Idle state */
+    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
+  }
+
+  /* Write to TIMx CR2 */
+  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
+
+  /* Write to TIMx CCMR1 */
+  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
+
+  /* Set the Capture Compare Register value */
+  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
+
+  /* Write to TIMx CCER */
+  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
+
+  return SUCCESS;
+}
+
+/**
+  * @brief  Configure the TIMx output channel 3.
+  * @param  TIMx Timer Instance
+  * @param  TIM_OCInitStruct pointer to the the TIMx output channel 3 configuration data structure
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: TIMx registers are de-initialized
+  *          - ERROR: not applicable
+  */
+static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
+{
+  uint32_t tmpccmr2;
+  uint32_t tmpccer;
+  uint32_t tmpcr2;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CC3_INSTANCE(TIMx));
+  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
+  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
+  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
+  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
+  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
+
+  /* Disable the Channel 3: Reset the CC3E Bit */
+  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
+
+  /* Get the TIMx CCER register value */
+  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
+
+  /* Get the TIMx CR2 register value */
+  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
+
+  /* Get the TIMx CCMR2 register value */
+  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
+
+  /* Reset Capture/Compare selection Bits */
+  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
+
+  /* Select the Output Compare Mode */
+  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
+
+  /* Set the Output Compare Polarity */
+  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
+
+  /* Set the Output State */
+  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
+
+  if (IS_TIM_BREAK_INSTANCE(TIMx))
+  {
+    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
+    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
+
+    /* Set the complementary output Polarity */
+    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
+
+    /* Set the complementary output State */
+    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
+
+    /* Set the Output Idle state */
+    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
+
+    /* Set the complementary output Idle state */
+    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
+  }
+
+  /* Write to TIMx CR2 */
+  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
+
+  /* Write to TIMx CCMR2 */
+  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
+
+  /* Set the Capture Compare Register value */
+  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
+
+  /* Write to TIMx CCER */
+  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
+
+  return SUCCESS;
+}
+
+/**
+  * @brief  Configure the TIMx output channel 4.
+  * @param  TIMx Timer Instance
+  * @param  TIM_OCInitStruct pointer to the the TIMx output channel 4 configuration data structure
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: TIMx registers are de-initialized
+  *          - ERROR: not applicable
+  */
+static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
+{
+  uint32_t tmpccmr2;
+  uint32_t tmpccer;
+  uint32_t tmpcr2;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CC4_INSTANCE(TIMx));
+  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
+  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
+  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
+  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
+  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
+
+  /* Disable the Channel 4: Reset the CC4E Bit */
+  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
+
+  /* Get the TIMx CCER register value */
+  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
+
+  /* Get the TIMx CR2 register value */
+  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
+
+  /* Get the TIMx CCMR2 register value */
+  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
+
+  /* Reset Capture/Compare selection Bits */
+  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
+
+  /* Select the Output Compare Mode */
+  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
+
+  /* Set the Output Compare Polarity */
+  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
+
+  /* Set the Output State */
+  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
+
+  if (IS_TIM_BREAK_INSTANCE(TIMx))
+  {
+    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
+    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
+
+    /* Set the Output Idle state */
+    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
+  }
+
+  /* Write to TIMx CR2 */
+  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
+
+  /* Write to TIMx CCMR2 */
+  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
+
+  /* Set the Capture Compare Register value */
+  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
+
+  /* Write to TIMx CCER */
+  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
+
+  return SUCCESS;
+}
+
+/**
+  * @brief  Configure the TIMx output channel 5.
+  * @param  TIMx Timer Instance
+  * @param  TIM_OCInitStruct pointer to the the TIMx output channel 5 configuration data structure
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: TIMx registers are de-initialized
+  *          - ERROR: not applicable
+  */
+static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
+{
+  uint32_t tmpccmr3;
+  uint32_t tmpccer;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CC5_INSTANCE(TIMx));
+  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
+  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
+  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
+  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
+  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
+
+  /* Disable the Channel 5: Reset the CC5E Bit */
+  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
+
+  /* Get the TIMx CCER register value */
+  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
+
+  /* Get the TIMx CCMR3 register value */
+  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
+
+  /* Select the Output Compare Mode */
+  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
+
+  /* Set the Output Compare Polarity */
+  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
+
+  /* Set the Output State */
+  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
+
+  if (IS_TIM_BREAK_INSTANCE(TIMx))
+  {
+    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
+    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
+
+    /* Set the Output Idle state */
+    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
+
+  }
+
+  /* Write to TIMx CCMR3 */
+  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
+
+  /* Set the Capture Compare Register value */
+  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
+
+  /* Write to TIMx CCER */
+  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
+
+  return SUCCESS;
+}
+
+/**
+  * @brief  Configure the TIMx output channel 6.
+  * @param  TIMx Timer Instance
+  * @param  TIM_OCInitStruct pointer to the the TIMx output channel 6 configuration data structure
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: TIMx registers are de-initialized
+  *          - ERROR: not applicable
+  */
+static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
+{
+  uint32_t tmpccmr3;
+  uint32_t tmpccer;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CC6_INSTANCE(TIMx));
+  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
+  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
+  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
+  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
+  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
+
+  /* Disable the Channel 5: Reset the CC6E Bit */
+  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
+
+  /* Get the TIMx CCER register value */
+  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
+
+  /* Get the TIMx CCMR3 register value */
+  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
+
+  /* Select the Output Compare Mode */
+  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
+
+  /* Set the Output Compare Polarity */
+  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
+
+  /* Set the Output State */
+  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
+
+  if (IS_TIM_BREAK_INSTANCE(TIMx))
+  {
+    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
+    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
+
+    /* Set the Output Idle state */
+    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
+  }
+
+  /* Write to TIMx CCMR3 */
+  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
+
+  /* Set the Capture Compare Register value */
+  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
+
+  /* Write to TIMx CCER */
+  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
+
+  return SUCCESS;
+}
+
+/**
+  * @brief  Configure the TIMx input channel 1.
+  * @param  TIMx Timer Instance
+  * @param  TIM_ICInitStruct pointer to the the TIMx input channel 1 configuration data structure
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: TIMx registers are de-initialized
+  *          - ERROR: not applicable
+  */
+static ErrorStatus IC1Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
+  assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity));
+  assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));
+  assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));
+  assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));
+
+  /* Disable the Channel 1: Reset the CC1E Bit */
+  TIMx->CCER &= (uint32_t)~TIM_CCER_CC1E;
+
+  /* Select the Input and set the filter and the prescaler value */
+  MODIFY_REG(TIMx->CCMR1,
+             (TIM_CCMR1_CC1S | TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC),
+             (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPrescaler) >> 16U);
+
+  /* Select the Polarity and set the CC1E Bit */
+  MODIFY_REG(TIMx->CCER,
+             (TIM_CCER_CC1P | TIM_CCER_CC1NP),
+             (TIM_ICInitStruct->ICPolarity | TIM_CCER_CC1E));
+
+  return SUCCESS;
+}
+
+/**
+  * @brief  Configure the TIMx input channel 2.
+  * @param  TIMx Timer Instance
+  * @param  TIM_ICInitStruct pointer to the the TIMx input channel 2 configuration data structure
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: TIMx registers are de-initialized
+  *          - ERROR: not applicable
+  */
+static ErrorStatus IC2Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CC2_INSTANCE(TIMx));
+  assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity));
+  assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));
+  assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));
+  assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));
+
+  /* Disable the Channel 2: Reset the CC2E Bit */
+  TIMx->CCER &= (uint32_t)~TIM_CCER_CC2E;
+
+  /* Select the Input and set the filter and the prescaler value */
+  MODIFY_REG(TIMx->CCMR1,
+             (TIM_CCMR1_CC2S | TIM_CCMR1_IC2F | TIM_CCMR1_IC2PSC),
+             (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPrescaler) >> 8U);
+
+  /* Select the Polarity and set the CC2E Bit */
+  MODIFY_REG(TIMx->CCER,
+             (TIM_CCER_CC2P | TIM_CCER_CC2NP),
+             ((TIM_ICInitStruct->ICPolarity << 4U) | TIM_CCER_CC2E));
+
+  return SUCCESS;
+}
+
+/**
+  * @brief  Configure the TIMx input channel 3.
+  * @param  TIMx Timer Instance
+  * @param  TIM_ICInitStruct pointer to the the TIMx input channel 3 configuration data structure
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: TIMx registers are de-initialized
+  *          - ERROR: not applicable
+  */
+static ErrorStatus IC3Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CC3_INSTANCE(TIMx));
+  assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity));
+  assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));
+  assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));
+  assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));
+
+  /* Disable the Channel 3: Reset the CC3E Bit */
+  TIMx->CCER &= (uint32_t)~TIM_CCER_CC3E;
+
+  /* Select the Input and set the filter and the prescaler value */
+  MODIFY_REG(TIMx->CCMR2,
+             (TIM_CCMR2_CC3S | TIM_CCMR2_IC3F | TIM_CCMR2_IC3PSC),
+             (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPrescaler) >> 16U);
+
+  /* Select the Polarity and set the CC3E Bit */
+  MODIFY_REG(TIMx->CCER,
+             (TIM_CCER_CC3P | TIM_CCER_CC3NP),
+             ((TIM_ICInitStruct->ICPolarity << 8U) | TIM_CCER_CC3E));
+
+  return SUCCESS;
+}
+
+/**
+  * @brief  Configure the TIMx input channel 4.
+  * @param  TIMx Timer Instance
+  * @param  TIM_ICInitStruct pointer to the the TIMx input channel 4 configuration data structure
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: TIMx registers are de-initialized
+  *          - ERROR: not applicable
+  */
+static ErrorStatus IC4Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CC4_INSTANCE(TIMx));
+  assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity));
+  assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));
+  assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));
+  assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));
+
+  /* Disable the Channel 4: Reset the CC4E Bit */
+  TIMx->CCER &= (uint32_t)~TIM_CCER_CC4E;
+
+  /* Select the Input and set the filter and the prescaler value */
+  MODIFY_REG(TIMx->CCMR2,
+             (TIM_CCMR2_CC4S | TIM_CCMR2_IC4F | TIM_CCMR2_IC4PSC),
+             (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPrescaler) >> 8U);
+
+  /* Select the Polarity and set the CC2E Bit */
+  MODIFY_REG(TIMx->CCER,
+             (TIM_CCER_CC4P | TIM_CCER_CC4NP),
+             ((TIM_ICInitStruct->ICPolarity << 12U) | TIM_CCER_CC4E));
+
+  return SUCCESS;
+}
+
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* TIM1 || TIM2 || TIM3 || TIM4 || TIM14 || TIM15 || TIM16 || TIM17 || TIM6 || TIM7 */
+
+/**
+  * @}
+  */
+
+#endif /* USE_FULL_LL_DRIVER */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_ucpd.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_ucpd.c
new file mode 100644
index 0000000..46cdfd8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_ucpd.c
@@ -0,0 +1,187 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_ucpd.c
+  * @author  MCD Application Team
+  * @brief   UCPD LL module driver.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_ll_ucpd.h"
+#include "stm32g0xx_ll_bus.h"
+#include "stm32g0xx_ll_rcc.h"
+
+#ifdef  USE_FULL_ASSERT
+#include "stm32_assert.h"
+#else
+#define assert_param(expr) ((void)0U)
+#endif
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+#if defined (UCPD1) || defined (UCPD2)
+/** @addtogroup UCPD_LL
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup UCPD_LL_Private_Constants UCPD Private Constants
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup UCPD_LL_Private_Macros UCPD Private Macros
+  * @{
+  */
+
+
+/**
+  * @}
+  */
+
+/* Private function prototypes -----------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup UCPD_LL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup UCPD_LL_EF_Init
+  * @{
+  */
+
+/**
+  * @brief  De-initialize the UCPD registers to their default reset values.
+  * @param  UCPDx ucpd Instance
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: ucpd registers are de-initialized
+  *          - ERROR: ucpd registers are not de-initialized
+  */
+ErrorStatus LL_UCPD_DeInit(UCPD_TypeDef *UCPDx)
+{
+  ErrorStatus status = ERROR;
+
+  /* Check the parameters */
+  assert_param(IS_UCPD_ALL_INSTANCE(UCPDx));
+  
+  LL_UCPD_Disable(UCPDx);
+
+  if (UCPD1 == UCPDx)
+  {
+    /* Force reset of ucpd clock */
+    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_UCPD1);
+
+    /* Release reset of ucpd clock */
+    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_UCPD1);
+
+    /* Disable ucpd clock */
+    LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_UCPD1);
+
+    status = SUCCESS;
+  }
+  if (UCPD2 == UCPDx)
+  {
+    /* Force reset of ucpd clock */
+    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_UCPD2);
+
+    /* Release reset of ucpd clock */
+    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_UCPD2);
+
+    /* Disable ucpd clock */
+    LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_UCPD2);
+
+    status = SUCCESS;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Initialize the ucpd registers according to the specified parameters in UCPD_InitStruct.
+  * @note   As some bits in ucpd configuration registers can only be written when the ucpd is disabled (ucpd_CR1_SPE bit =0),
+  *         UCPD peripheral should be in disabled state prior calling this function. Otherwise, ERROR result will be returned.
+  * @param  UCPDx UCPD Instance
+  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure that contains
+  *         the configuration information for the UCPD peripheral.
+  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
+  */
+ErrorStatus LL_UCPD_Init(UCPD_TypeDef *UCPDx, LL_UCPD_InitTypeDef *UCPD_InitStruct)
+{
+  /* Check the ucpd Instance UCPDx*/
+  assert_param(IS_UCPD_ALL_INSTANCE(UCPDx));
+
+  if(UCPD1 == UCPDx)
+  {
+    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD1);
+  }
+
+  if(UCPD2 == UCPDx)
+  {
+    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD2);
+  }
+
+  LL_UCPD_Disable(UCPDx);
+
+  /*---------------------------- UCPDx CFG1 Configuration ------------------------*/
+  MODIFY_REG(UCPDx->CFG1,
+             UCPD_CFG1_PSC_UCPDCLK | UCPD_CFG1_TRANSWIN | UCPD_CFG1_IFRGAP | UCPD_CFG1_HBITCLKDIV,
+             UCPD_InitStruct->psc_ucpdclk | (UCPD_InitStruct->transwin  << UCPD_CFG1_TRANSWIN_Pos) |
+             (UCPD_InitStruct->IfrGap << UCPD_CFG1_IFRGAP_Pos) | UCPD_InitStruct->HbitClockDiv);
+
+  return SUCCESS;
+}
+
+/**
+  * @brief  Set each @ref LL_UCPD_InitTypeDef field to default value.
+  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure
+  *         whose fields will be set to default values.
+  * @retval None
+  */
+void LL_UCPD_StructInit(LL_UCPD_InitTypeDef *UCPD_InitStruct)
+{
+  /* Set UCPD_InitStruct fields to default values */
+  UCPD_InitStruct->psc_ucpdclk  = LL_UCPD_PSC_DIV2;
+  UCPD_InitStruct->transwin     = 0x7;   /* Divide by 8                     */
+  UCPD_InitStruct->IfrGap       = 0x10;  /* Divide by 17                    */
+  UCPD_InitStruct->HbitClockDiv = 0x0D;  /* Divide by 14 to produce HBITCLK */
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+#endif /* defined (UCPD1) || defined (UCPD2) */
+/**
+  * @}
+  */
+
+#endif /* USE_FULL_LL_DRIVER */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_usart.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_usart.c
new file mode 100644
index 0000000..362023a
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_usart.c
@@ -0,0 +1,470 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_usart.c
+  * @author  MCD Application Team
+  * @brief   USART LL module driver.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_ll_usart.h"
+#include "stm32g0xx_ll_rcc.h"
+#include "stm32g0xx_ll_bus.h"
+#ifdef USE_FULL_ASSERT
+#include "stm32_assert.h"
+#else
+#define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+#if defined (USART1) || defined (USART2) || defined (USART3) || defined (USART4) || defined (USART5) || defined (USART6)
+
+/** @addtogroup USART_LL
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/** @addtogroup USART_LL_Private_Macros
+  * @{
+  */
+
+#define IS_LL_USART_PRESCALER(__VALUE__)  (((__VALUE__) == LL_USART_PRESCALER_DIV1) \
+                                           || ((__VALUE__) == LL_USART_PRESCALER_DIV2) \
+                                           || ((__VALUE__) == LL_USART_PRESCALER_DIV4) \
+                                           || ((__VALUE__) == LL_USART_PRESCALER_DIV6) \
+                                           || ((__VALUE__) == LL_USART_PRESCALER_DIV8) \
+                                           || ((__VALUE__) == LL_USART_PRESCALER_DIV10) \
+                                           || ((__VALUE__) == LL_USART_PRESCALER_DIV12) \
+                                           || ((__VALUE__) == LL_USART_PRESCALER_DIV16) \
+                                           || ((__VALUE__) == LL_USART_PRESCALER_DIV32) \
+                                           || ((__VALUE__) == LL_USART_PRESCALER_DIV64) \
+                                           || ((__VALUE__) == LL_USART_PRESCALER_DIV128) \
+                                           || ((__VALUE__) == LL_USART_PRESCALER_DIV256))
+
+/* __BAUDRATE__ The maximum Baud Rate is derived from the maximum clock available
+ *              divided by the smallest oversampling used on the USART (i.e. 8)    */
+#define IS_LL_USART_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) <= 8000000U)
+
+/* __VALUE__ In case of oversampling by 16 and 8, BRR content must be greater than or equal to 16d. */
+#define IS_LL_USART_BRR_MIN(__VALUE__) ((__VALUE__) >= 16U)
+
+#define IS_LL_USART_DIRECTION(__VALUE__) (((__VALUE__) == LL_USART_DIRECTION_NONE) \
+                                          || ((__VALUE__) == LL_USART_DIRECTION_RX) \
+                                          || ((__VALUE__) == LL_USART_DIRECTION_TX) \
+                                          || ((__VALUE__) == LL_USART_DIRECTION_TX_RX))
+
+#define IS_LL_USART_PARITY(__VALUE__) (((__VALUE__) == LL_USART_PARITY_NONE) \
+                                       || ((__VALUE__) == LL_USART_PARITY_EVEN) \
+                                       || ((__VALUE__) == LL_USART_PARITY_ODD))
+
+#define IS_LL_USART_DATAWIDTH(__VALUE__) (((__VALUE__) == LL_USART_DATAWIDTH_7B) \
+                                          || ((__VALUE__) == LL_USART_DATAWIDTH_8B) \
+                                          || ((__VALUE__) == LL_USART_DATAWIDTH_9B))
+
+#define IS_LL_USART_OVERSAMPLING(__VALUE__) (((__VALUE__) == LL_USART_OVERSAMPLING_16) \
+                                             || ((__VALUE__) == LL_USART_OVERSAMPLING_8))
+
+#define IS_LL_USART_LASTBITCLKOUTPUT(__VALUE__) (((__VALUE__) == LL_USART_LASTCLKPULSE_NO_OUTPUT) \
+                                                 || ((__VALUE__) == LL_USART_LASTCLKPULSE_OUTPUT))
+
+#define IS_LL_USART_CLOCKPHASE(__VALUE__) (((__VALUE__) == LL_USART_PHASE_1EDGE) \
+                                           || ((__VALUE__) == LL_USART_PHASE_2EDGE))
+
+#define IS_LL_USART_CLOCKPOLARITY(__VALUE__) (((__VALUE__) == LL_USART_POLARITY_LOW) \
+                                              || ((__VALUE__) == LL_USART_POLARITY_HIGH))
+
+#define IS_LL_USART_CLOCKOUTPUT(__VALUE__) (((__VALUE__) == LL_USART_CLOCK_DISABLE) \
+                                            || ((__VALUE__) == LL_USART_CLOCK_ENABLE))
+
+#define IS_LL_USART_STOPBITS(__VALUE__) (((__VALUE__) == LL_USART_STOPBITS_0_5) \
+                                         || ((__VALUE__) == LL_USART_STOPBITS_1) \
+                                         || ((__VALUE__) == LL_USART_STOPBITS_1_5) \
+                                         || ((__VALUE__) == LL_USART_STOPBITS_2))
+
+#define IS_LL_USART_HWCONTROL(__VALUE__) (((__VALUE__) == LL_USART_HWCONTROL_NONE) \
+                                          || ((__VALUE__) == LL_USART_HWCONTROL_RTS) \
+                                          || ((__VALUE__) == LL_USART_HWCONTROL_CTS) \
+                                          || ((__VALUE__) == LL_USART_HWCONTROL_RTS_CTS))
+
+/**
+  * @}
+  */
+
+/* Private function prototypes -----------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup USART_LL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup USART_LL_EF_Init
+  * @{
+  */
+
+/**
+  * @brief  De-initialize USART registers (Registers restored to their default values).
+  * @param  USARTx USART Instance
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: USART registers are de-initialized
+  *          - ERROR: USART registers are not de-initialized
+  */
+ErrorStatus LL_USART_DeInit(USART_TypeDef *USARTx)
+{
+  ErrorStatus status = SUCCESS;
+
+  /* Check the parameters */
+  assert_param(IS_UART_INSTANCE(USARTx));
+
+  if (USARTx == USART1)
+  {
+    /* Force reset of USART clock */
+    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_USART1);
+
+    /* Release reset of USART clock */
+    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_USART1);
+  }
+  else if (USARTx == USART2)
+  {
+    /* Force reset of USART clock */
+    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_USART2);
+
+    /* Release reset of USART clock */
+    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_USART2);
+  }
+#if defined(USART3)
+  else if (USARTx == USART3)
+  {
+    /* Force reset of USART clock */
+    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_USART3);
+
+    /* Release reset of USART clock */
+    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_USART3);
+  }
+#endif /* USART3 */
+#if defined(USART4)
+  else if (USARTx == USART4)
+  {
+    /* Force reset of USART clock */
+    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_USART4);
+
+    /* Release reset of USART clock */
+    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_USART4);
+  }
+#endif /* USART4 */
+#if defined(USART5)
+  else if (USARTx == USART5)
+  {
+    /* Force reset of USART clock */
+    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_USART5);
+
+    /* Release reset of USART clock */
+    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_USART5);
+  }
+#endif /* USART5 */
+#if defined(USART6)
+  else if (USARTx == USART6)
+  {
+    /* Force reset of USART clock */
+    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_USART6);
+
+    /* Release reset of USART clock */
+    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_USART6);
+  }
+#endif /* USART6 */
+  else
+  {
+    status = ERROR;
+  }
+
+  return (status);
+}
+
+/**
+  * @brief  Initialize USART registers according to the specified
+  *         parameters in USART_InitStruct.
+  * @note   As some bits in USART configuration registers can only be written when
+  *         the USART is disabled (USART_CR1_UE bit =0), USART Peripheral should be in disabled state prior calling
+  *         this function. Otherwise, ERROR result will be returned.
+  * @note   Baud rate value stored in USART_InitStruct BaudRate field, should be valid (different from 0).
+  * @param  USARTx USART Instance
+  * @param  USART_InitStruct pointer to a LL_USART_InitTypeDef structure
+  *         that contains the configuration information for the specified USART peripheral.
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
+  *          - ERROR: Problem occurred during USART Registers initialization
+  */
+ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
+{
+  ErrorStatus status = ERROR;
+  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
+#if !defined(RCC_CCIPR_USART3SEL)&&!defined(RCC_CCIPR_USART4SEL)||(!defined(RCC_CCIPR_USART2SEL))||!defined(RCC_CCIPR_USART5SEL)||!defined(RCC_CCIPR_USART6SEL)
+  LL_RCC_ClocksTypeDef RCC_Clocks;
+#endif
+
+  /* Check the parameters */
+  assert_param(IS_UART_INSTANCE(USARTx));
+  assert_param(IS_LL_USART_PRESCALER(USART_InitStruct->PrescalerValue));
+  assert_param(IS_LL_USART_BAUDRATE(USART_InitStruct->BaudRate));
+  assert_param(IS_LL_USART_DATAWIDTH(USART_InitStruct->DataWidth));
+  assert_param(IS_LL_USART_STOPBITS(USART_InitStruct->StopBits));
+  assert_param(IS_LL_USART_PARITY(USART_InitStruct->Parity));
+  assert_param(IS_LL_USART_DIRECTION(USART_InitStruct->TransferDirection));
+  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
+  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
+
+  /* USART needs to be in disabled state, in order to be able to configure some bits in
+     CRx registers */
+  if (LL_USART_IsEnabled(USARTx) == 0U)
+  {
+    /*---------------------------- USART CR1 Configuration ---------------------
+     * Configure USARTx CR1 (USART Word Length, Parity, Mode and Oversampling bits) with parameters:
+     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
+     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
+     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
+     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
+     */
+    MODIFY_REG(USARTx->CR1,
+               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS |
+                USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
+               (USART_InitStruct->DataWidth | USART_InitStruct->Parity |
+                USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling));
+
+    /*---------------------------- USART CR2 Configuration ---------------------
+     * Configure USARTx CR2 (Stop bits) with parameters:
+     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
+     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
+     */
+    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
+
+    /*---------------------------- USART CR3 Configuration ---------------------
+     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
+     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
+     *   USART_InitStruct->HardwareFlowControl value.
+     */
+    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
+
+    /*---------------------------- USART BRR Configuration ---------------------
+     * Retrieve Clock frequency used for USART Peripheral
+     */
+    if (USARTx == USART1)
+    {
+      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
+    }
+    else if (USARTx == USART2)
+    {
+#if defined(RCC_CCIPR_USART2SEL)
+      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
+#else
+      /* USART2 clock is PCLK */
+      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
+      periphclk = RCC_Clocks.PCLK1_Frequency;
+#endif
+    }
+#if defined(USART3)
+    else if (USARTx == USART3)
+    {
+#if defined(RCC_CCIPR_USART3SEL)
+      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
+#else
+      /* USART3 clock is PCLK */
+      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
+      periphclk = RCC_Clocks.PCLK1_Frequency;
+#endif
+    }
+#endif /* USART3 */
+#if defined(USART4)
+    else if (USARTx == USART4)
+    {
+#if defined(RCC_CCIPR_USART4SEL)
+      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART4_CLKSOURCE);
+#else
+      /* USART4 clock is PCLK1 */
+      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
+      periphclk = RCC_Clocks.PCLK1_Frequency;
+#endif /* RCC_CCIPR_USART4SEL */
+    }
+#endif /* USART4 */
+#if defined(USART5)
+    else if (USARTx == USART5)
+    {
+      /* USART5 clock is PCLK1 */
+      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
+      periphclk = RCC_Clocks.PCLK1_Frequency;
+    }
+#endif /* USART5 */
+#if defined(USART6)
+    else if (USARTx == USART6)
+    {
+      /* USART6 clock is PCLK1 */
+      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
+      periphclk = RCC_Clocks.PCLK1_Frequency;
+    }
+#endif /* USART6 */
+    else
+    {
+      /* Nothing to do, as error code is already assigned to ERROR value */
+    }
+
+    /* Configure the USART Baud Rate :
+       - prescaler value is required
+       - valid baud rate value (different from 0) is required
+       - Peripheral clock as returned by RCC service, should be valid (different from 0).
+    */
+    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
+        && (USART_InitStruct->BaudRate != 0U))
+    {
+      status = SUCCESS;
+      LL_USART_SetBaudRate(USARTx,
+                           periphclk,
+                           USART_InitStruct->PrescalerValue,
+                           USART_InitStruct->OverSampling,
+                           USART_InitStruct->BaudRate);
+
+      /* Check BRR is greater than or equal to 16d */
+      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
+    }
+
+    /*---------------------------- USART PRESC Configuration -----------------------
+     * Configure USARTx PRESC (Prescaler) with parameters:
+     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
+     */
+    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
+  }
+  /* Endif (=> USART not in Disabled state => return ERROR) */
+
+  return (status);
+}
+
+/**
+  * @brief Set each @ref LL_USART_InitTypeDef field to default value.
+  * @param USART_InitStruct pointer to a @ref LL_USART_InitTypeDef structure
+  *                         whose fields will be set to default values.
+  * @retval None
+  */
+
+void LL_USART_StructInit(LL_USART_InitTypeDef *USART_InitStruct)
+{
+  /* Set USART_InitStruct fields to default values */
+  USART_InitStruct->PrescalerValue      = LL_USART_PRESCALER_DIV1;
+  USART_InitStruct->BaudRate            = 9600U;
+  USART_InitStruct->DataWidth           = LL_USART_DATAWIDTH_8B;
+  USART_InitStruct->StopBits            = LL_USART_STOPBITS_1;
+  USART_InitStruct->Parity              = LL_USART_PARITY_NONE ;
+  USART_InitStruct->TransferDirection   = LL_USART_DIRECTION_TX_RX;
+  USART_InitStruct->HardwareFlowControl = LL_USART_HWCONTROL_NONE;
+  USART_InitStruct->OverSampling        = LL_USART_OVERSAMPLING_16;
+}
+
+/**
+  * @brief  Initialize USART Clock related settings according to the
+  *         specified parameters in the USART_ClockInitStruct.
+  * @note   As some bits in USART configuration registers can only be written when
+  *         the USART is disabled (USART_CR1_UE bit =0), USART Peripheral should be in disabled state prior calling
+  *         this function. Otherwise, ERROR result will be returned.
+  * @param  USARTx USART Instance
+  * @param  USART_ClockInitStruct pointer to a @ref LL_USART_ClockInitTypeDef structure
+  *         that contains the Clock configuration information for the specified USART peripheral.
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: USART registers related to Clock settings are initialized according
+  *                     to USART_ClockInitStruct content
+  *          - ERROR: Problem occurred during USART Registers initialization
+  */
+ErrorStatus LL_USART_ClockInit(USART_TypeDef *USARTx, LL_USART_ClockInitTypeDef *USART_ClockInitStruct)
+{
+  ErrorStatus status = SUCCESS;
+
+  /* Check USART Instance and Clock signal output parameters */
+  assert_param(IS_UART_INSTANCE(USARTx));
+  assert_param(IS_LL_USART_CLOCKOUTPUT(USART_ClockInitStruct->ClockOutput));
+
+  /* USART needs to be in disabled state, in order to be able to configure some bits in
+     CRx registers */
+  if (LL_USART_IsEnabled(USARTx) == 0U)
+  {
+    /* Ensure USART instance is USART capable */
+    assert_param(IS_USART_INSTANCE(USARTx));
+
+    /* Check clock related parameters */
+    assert_param(IS_LL_USART_CLOCKPOLARITY(USART_ClockInitStruct->ClockPolarity));
+    assert_param(IS_LL_USART_CLOCKPHASE(USART_ClockInitStruct->ClockPhase));
+    assert_param(IS_LL_USART_LASTBITCLKOUTPUT(USART_ClockInitStruct->LastBitClockPulse));
+
+    /*---------------------------- USART CR2 Configuration -----------------------
+     * Configure USARTx CR2 (Clock signal related bits) with parameters:
+     * - Clock Output:                USART_CR2_CLKEN bit according to USART_ClockInitStruct->ClockOutput value
+     * - Clock Polarity:              USART_CR2_CPOL bit according to USART_ClockInitStruct->ClockPolarity value
+     * - Clock Phase:                 USART_CR2_CPHA bit according to USART_ClockInitStruct->ClockPhase value
+     * - Last Bit Clock Pulse Output: USART_CR2_LBCL bit according to USART_ClockInitStruct->LastBitClockPulse value.
+     */
+    MODIFY_REG(USARTx->CR2,
+               USART_CR2_CLKEN | USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_LBCL,
+               USART_ClockInitStruct->ClockOutput | USART_ClockInitStruct->ClockPolarity |
+               USART_ClockInitStruct->ClockPhase | USART_ClockInitStruct->LastBitClockPulse);
+  }
+  /* Else (USART not in Disabled state => return ERROR */
+  else
+  {
+    status = ERROR;
+  }
+
+  return (status);
+}
+
+/**
+  * @brief Set each field of a @ref LL_USART_ClockInitTypeDef type structure to default value.
+  * @param USART_ClockInitStruct pointer to a @ref LL_USART_ClockInitTypeDef structure
+  *                              whose fields will be set to default values.
+  * @retval None
+  */
+void LL_USART_ClockStructInit(LL_USART_ClockInitTypeDef *USART_ClockInitStruct)
+{
+  /* Set LL_USART_ClockInitStruct fields with default values */
+  USART_ClockInitStruct->ClockOutput       = LL_USART_CLOCK_DISABLE;
+  USART_ClockInitStruct->ClockPolarity     = LL_USART_POLARITY_LOW;            /* Not relevant when ClockOutput =
+                                                                                  LL_USART_CLOCK_DISABLE */
+  USART_ClockInitStruct->ClockPhase        = LL_USART_PHASE_1EDGE;             /* Not relevant when ClockOutput =
+                                                                                  LL_USART_CLOCK_DISABLE */
+  USART_ClockInitStruct->LastBitClockPulse = LL_USART_LASTCLKPULSE_NO_OUTPUT;  /* Not relevant when ClockOutput =
+                                                                                  LL_USART_CLOCK_DISABLE */
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* USART1 || USART2 || USART3 || USART4 || USART5 || USART6 */
+
+/**
+  * @}
+  */
+
+#endif /* USE_FULL_LL_DRIVER */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_usb.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_usb.c
new file mode 100644
index 0000000..a83ddc8
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_usb.c
@@ -0,0 +1,1399 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_usb.c
+  * @author  MCD Application Team
+  * @brief   USB Low Layer HAL module driver.
+  *
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the USB Peripheral Controller:
+  *           + Initialization/de-initialization functions
+  *           + I/O operation functions
+  *           + Peripheral Control functions
+  *           + Peripheral State functions
+  *
+  @verbatim
+  ==============================================================================
+                    ##### How to use this driver #####
+  ==============================================================================
+    [..]
+      (#) Fill parameters of Init structure in USB_OTG_CfgTypeDef structure.
+
+      (#) Call USB_CoreInit() API to initialize the USB Core peripheral.
+
+      (#) The upper HAL HCD/PCD driver will call the right routines for its internal processes.
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_hal.h"
+
+/** @addtogroup STM32G0xx_LL_USB_DRIVER
+  * @{
+  */
+
+#if defined (HAL_PCD_MODULE_ENABLED) || defined (HAL_HCD_MODULE_ENABLED)
+#if defined (USB_DRD_FS)
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Private functions ---------------------------------------------------------*/
+
+
+static HAL_StatusTypeDef USB_CoreReset(USB_DRD_TypeDef *USBx);
+static HAL_StatusTypeDef USB_HC_BULK_DB_StartXfer(USB_DRD_TypeDef *USBx,
+                                                  USB_DRD_HCTypeDef *hc,
+                                                  uint32_t ch_reg,
+                                                  uint32_t *len);
+
+static HAL_StatusTypeDef USB_HC_ISO_DB_StartXfer(USB_DRD_TypeDef *USBx,
+                                                 USB_DRD_HCTypeDef *hc,
+                                                 uint32_t len);
+
+/**
+  * @brief  Reset the USB Core (needed after USB clock settings change)
+  * @param  USBx Selected device
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef USB_CoreReset(USB_DRD_TypeDef *USBx)
+{
+  /* Disable Host Mode */
+  USBx->CNTR &= ~USB_CNTR_HOST;
+
+  /* Force Reset IP */
+  USBx->CNTR |= USB_CNTR_USBRST;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the USB Core
+  * @param  USBx USB Instance
+  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
+  *         the configuration information for the specified USBx peripheral.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef USB_CoreInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
+{
+  UNUSED(cfg);
+  HAL_StatusTypeDef state;
+
+  /* Reset after a PHY select */
+  state = USB_CoreReset(USBx);
+
+  /* Clear pending interrupts */
+  USBx->ISTR = 0U;
+
+  return state;
+}
+
+/**
+  * @brief  USB_EnableGlobalInt
+  *         Enables the controller's Global Int in the AHB Config reg
+  * @param  USBx Selected device
+  * @retval HAL status
+  */
+HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
+{
+  uint32_t winterruptmask;
+
+  /* Clear pending interrupts */
+  USBx->ISTR = 0U;
+
+  /* Set winterruptmask variable */
+  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
+                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
+                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
+                   USB_CNTR_RESETM | USB_CNTR_L1REQM;
+
+  /* Set interrupt mask */
+  USBx->CNTR = winterruptmask;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  USB_DisableGlobalInt
+  *         Disable the controller's Global Int in the AHB Config reg
+  * @param  USBx Selected device
+  * @retval HAL status
+  */
+HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
+{
+  uint32_t winterruptmask;
+
+  /* Set winterruptmask variable */
+  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
+                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
+                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
+                   USB_CNTR_RESETM | USB_CNTR_L1REQM;
+
+  /* Clear interrupt mask */
+  USBx->CNTR &= ~winterruptmask;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  USB_SetCurrentMode Set functional mode
+  * @param  USBx Selected device
+  * @param  mode current core mode
+  *          This parameter can be one of the these values:
+  *            @arg USB_DEVICE_MODE Peripheral mode
+  * @retval HAL status
+  */
+HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
+{
+  if (mode == USB_DEVICE_MODE)
+  {
+    USBx->CNTR &= ~USB_CNTR_HOST;
+  }
+  else
+  {
+    USBx->CNTR |= USB_CNTR_HOST;
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  USB_DevInit Initializes the USB controller registers
+  *         for device mode
+  * @param  USBx Selected device
+  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
+  *         the configuration information for the specified USBx peripheral.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(cfg);
+  /* Force Reset */
+  USBx->CNTR = USB_CNTR_USBRST;
+
+  /* Release Reset */
+  USBx->CNTR &= ~USB_CNTR_USBRST;
+
+  /* Set the Device Mode */
+  (void)USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
+
+  /* Clear pending interrupts */
+  USBx->ISTR = 0U;
+
+  return HAL_OK;
+}
+
+#if defined (HAL_PCD_MODULE_ENABLED)
+/**
+  * @brief  Activate and configure an endpoint
+  * @param  USBx Selected device
+  * @param  ep pointer to endpoint structure
+  * @retval HAL status
+  */
+HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
+{
+  HAL_StatusTypeDef ret = HAL_OK;
+  uint32_t wEpRegVal;
+
+  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
+
+  /* initialize Endpoint */
+  switch (ep->type)
+  {
+    case EP_TYPE_CTRL:
+      wEpRegVal |= USB_EP_CONTROL;
+      break;
+
+    case EP_TYPE_BULK:
+      wEpRegVal |= USB_EP_BULK;
+      break;
+
+    case EP_TYPE_INTR:
+      wEpRegVal |= USB_EP_INTERRUPT;
+      break;
+
+    case EP_TYPE_ISOC:
+      wEpRegVal |= USB_EP_ISOCHRONOUS;
+      break;
+
+    default:
+      ret = HAL_ERROR;
+      break;
+  }
+
+  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
+
+  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
+
+  if (ep->doublebuffer == 0U)
+  {
+    if (ep->is_in != 0U)
+    {
+      /*Set the endpoint Transmit buffer address */
+      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
+      PCD_CLEAR_TX_DTOG(USBx, ep->num);
+
+      if (ep->type != EP_TYPE_ISOC)
+      {
+        /* Configure NAK status for the Endpoint */
+        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
+      }
+      else
+      {
+        /* Configure TX Endpoint to disabled state */
+        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
+      }
+    }
+    else
+    {
+      /*Set the endpoint Receive buffer address */
+      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
+
+      /*Set the endpoint Receive buffer counter*/
+      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
+      PCD_CLEAR_RX_DTOG(USBx, ep->num);
+
+      /* Configure VALID status for the Endpoint*/
+      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
+    }
+  }
+  /*Double Buffer*/
+  else
+  {
+    /* Set the endpoint as double buffered */
+    PCD_SET_EP_DBUF(USBx, ep->num);
+
+    /* Set buffer address for double buffered mode */
+    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
+
+    if (ep->is_in == 0U)
+    {
+      /* Clear the data toggle bits for the endpoint IN/OUT */
+      PCD_CLEAR_RX_DTOG(USBx, ep->num);
+      PCD_CLEAR_TX_DTOG(USBx, ep->num);
+
+      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
+      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
+    }
+    else
+    {
+      /* Clear the data toggle bits for the endpoint IN/OUT */
+      PCD_CLEAR_RX_DTOG(USBx, ep->num);
+      PCD_CLEAR_TX_DTOG(USBx, ep->num);
+
+      if (ep->type != EP_TYPE_ISOC)
+      {
+        /* Configure NAK status for the Endpoint */
+        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
+      }
+      else
+      {
+        /* Configure TX Endpoint to disabled state */
+        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
+      }
+
+      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
+    }
+  }
+
+  return ret;
+}
+
+/**
+  * @brief  De-activate and de-initialize an endpoint
+  * @param  USBx Selected device
+  * @param  ep pointer to endpoint structure
+  * @retval HAL status
+  */
+HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
+{
+  if (ep->doublebuffer == 0U)
+  {
+    if (ep->is_in != 0U)
+    {
+      PCD_CLEAR_TX_DTOG(USBx, ep->num);
+
+      /* Configure DISABLE status for the Endpoint*/
+      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
+    }
+    else
+    {
+      PCD_CLEAR_RX_DTOG(USBx, ep->num);
+
+      /* Configure DISABLE status for the Endpoint*/
+      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
+    }
+  }
+  /*Double Buffer*/
+  else
+  {
+    if (ep->is_in == 0U)
+    {
+      /* Clear the data toggle bits for the endpoint IN/OUT*/
+      PCD_CLEAR_RX_DTOG(USBx, ep->num);
+      PCD_CLEAR_TX_DTOG(USBx, ep->num);
+
+      /* Reset value of the data toggle bits for the endpoint out*/
+      PCD_TX_DTOG(USBx, ep->num);
+
+      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
+      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
+    }
+    else
+    {
+      /* Clear the data toggle bits for the endpoint IN/OUT*/
+      PCD_CLEAR_RX_DTOG(USBx, ep->num);
+      PCD_CLEAR_TX_DTOG(USBx, ep->num);
+      PCD_RX_DTOG(USBx, ep->num);
+
+      /* Configure DISABLE status for the Endpoint*/
+      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
+      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
+    }
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  USB_EPStartXfer setup and starts a transfer over an EP
+  * @param  USBx Selected device
+  * @param  ep pointer to endpoint structure
+  * @retval HAL status
+  */
+HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
+{
+  uint32_t len;
+  uint16_t pmabuffer;
+  uint16_t wEPVal;
+
+  /* IN endpoint */
+  if (ep->is_in == 1U)
+  {
+    /*Multi packet transfer*/
+    if (ep->xfer_len > ep->maxpacket)
+    {
+      len = ep->maxpacket;
+    }
+    else
+    {
+      len = ep->xfer_len;
+    }
+
+    /* configure and validate Tx endpoint */
+    if (ep->doublebuffer == 0U)
+    {
+      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
+      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
+    }
+    else
+    {
+      /* double buffer bulk management */
+      if (ep->type == EP_TYPE_BULK)
+      {
+        if (ep->xfer_len_db > ep->maxpacket)
+        {
+          /* enable double buffer */
+          PCD_SET_EP_DBUF(USBx, ep->num);
+
+          /* each Time to write in PMA xfer_len_db will */
+          ep->xfer_len_db -= len;
+
+          /* Fill the two first buffer in the Buffer0 & Buffer1 */
+          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
+          {
+            /* Set the Double buffer counter for pmabuffer1 */
+            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
+            pmabuffer = ep->pmaaddr1;
+
+            /* Write the user buffer to USB PMA */
+            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
+            ep->xfer_buff += len;
+
+            if (ep->xfer_len_db > ep->maxpacket)
+            {
+              ep->xfer_len_db -= len;
+            }
+            else
+            {
+              len = ep->xfer_len_db;
+              ep->xfer_len_db = 0U;
+            }
+
+            /* Set the Double buffer counter for pmabuffer0 */
+            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
+            pmabuffer = ep->pmaaddr0;
+
+            /* Write the user buffer to USB PMA */
+            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
+          }
+          else
+          {
+            /* Set the Double buffer counter for pmabuffer0 */
+            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
+            pmabuffer = ep->pmaaddr0;
+
+            /* Write the user buffer to USB PMA */
+            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
+            ep->xfer_buff += len;
+
+            if (ep->xfer_len_db > ep->maxpacket)
+            {
+              ep->xfer_len_db -= len;
+            }
+            else
+            {
+              len = ep->xfer_len_db;
+              ep->xfer_len_db = 0U;
+            }
+
+            /* Set the Double buffer counter for pmabuffer1 */
+            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
+            pmabuffer = ep->pmaaddr1;
+
+            /* Write the user buffer to USB PMA */
+            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
+          }
+        }
+        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
+        else
+        {
+          len = ep->xfer_len_db;
+
+          /* disable double buffer mode */
+          PCD_CLEAR_EP_DBUF(USBx, ep->num);
+
+          /* Set Tx count with nbre of byte to be transmitted */
+          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
+          pmabuffer = ep->pmaaddr0;
+
+          /* Write the user buffer to USB PMA */
+          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
+        }
+      }/* end if bulk double buffer */
+
+      /* manage isochronous double buffer IN mode */
+      else
+      {
+        /* enable double buffer */
+        PCD_SET_EP_DBUF(USBx, ep->num);
+
+        /* each Time to write in PMA xfer_len_db will */
+        ep->xfer_len_db -= len;
+
+        /* Fill the data buffer */
+        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
+        {
+          /* Set the Double buffer counter for pmabuffer1 */
+          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
+          pmabuffer = ep->pmaaddr1;
+
+          /* Write the user buffer to USB PMA */
+          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
+          ep->xfer_buff += len;
+
+          if (ep->xfer_len_db > ep->maxpacket)
+          {
+            ep->xfer_len_db -= len;
+          }
+          else
+          {
+            len = ep->xfer_len_db;
+            ep->xfer_len_db = 0U;
+          }
+
+          if (len > 0U)
+          {
+            /* Set the Double buffer counter for pmabuffer0 */
+            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
+            pmabuffer = ep->pmaaddr0;
+
+            /* Write the user buffer to USB PMA */
+            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
+          }
+        }
+        else
+        {
+          /* Set the Double buffer counter for pmabuffer0 */
+          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
+          pmabuffer = ep->pmaaddr0;
+
+          /* Write the user buffer to USB PMA */
+          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
+          ep->xfer_buff += len;
+
+          if (ep->xfer_len_db > ep->maxpacket)
+          {
+            ep->xfer_len_db -= len;
+          }
+          else
+          {
+            len = ep->xfer_len_db;
+            ep->xfer_len_db = 0U;
+          }
+
+          if (len > 0U)
+          {
+            /* Set the Double buffer counter for pmabuffer1 */
+            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
+            pmabuffer = ep->pmaaddr1;
+
+            /* Write the user buffer to USB PMA */
+            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
+          }
+        }
+      }
+    }
+
+    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
+  }
+  else /* OUT endpoint */
+  {
+    if (ep->doublebuffer == 0U)
+    {
+      /* Multi packet transfer */
+      if (ep->xfer_len > ep->maxpacket)
+      {
+        len = ep->maxpacket;
+        ep->xfer_len -= len;
+      }
+      else
+      {
+        len = ep->xfer_len;
+        ep->xfer_len = 0U;
+      }
+      /* configure and validate Rx endpoint */
+      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
+    }
+    else
+    {
+      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
+      /* Set the Double buffer counter */
+      if (ep->type == EP_TYPE_BULK)
+      {
+        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
+
+        /* Coming from ISR */
+        if (ep->xfer_count != 0U)
+        {
+          /* update last value to check if there is blocking state */
+          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
+
+          /*Blocking State */
+          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
+              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
+          {
+            PCD_FreeUserBuffer(USBx, ep->num, 0U);
+          }
+        }
+      }
+      /* iso out double */
+      else if (ep->type == EP_TYPE_ISOC)
+      {
+        /* Multi packet transfer */
+        if (ep->xfer_len > ep->maxpacket)
+        {
+          len = ep->maxpacket;
+          ep->xfer_len -= len;
+        }
+        else
+        {
+          len = ep->xfer_len;
+          ep->xfer_len = 0U;
+        }
+        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
+      }
+      else
+      {
+        return HAL_ERROR;
+      }
+    }
+
+    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
+  }
+
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  USB_EPSetStall set a stall condition over an EP
+  * @param  USBx Selected device
+  * @param  ep pointer to endpoint structure
+  * @retval HAL status
+  */
+HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
+{
+  if (ep->is_in != 0U)
+  {
+    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
+  }
+  else
+  {
+    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  USB_EPClearStall Clear a stall condition over an EP
+  * @param  USBx Selected device
+  * @param  ep pointer to endpoint structure
+  * @retval HAL status
+  */
+HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
+{
+  if (ep->doublebuffer == 0U)
+  {
+    if (ep->is_in != 0U)
+    {
+      PCD_CLEAR_TX_DTOG(USBx, ep->num);
+
+      if (ep->type != EP_TYPE_ISOC)
+      {
+        /* Configure NAK status for the Endpoint */
+        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
+      }
+    }
+    else
+    {
+      PCD_CLEAR_RX_DTOG(USBx, ep->num);
+
+      /* Configure VALID status for the Endpoint */
+      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
+    }
+  }
+
+  return HAL_OK;
+}
+#endif /* HAL_PCD_MODULE_ENABLED */
+
+/**
+  * @brief  USB_StopDevice Stop the usb device mode
+  * @param  USBx Selected device
+  * @retval HAL status
+  */
+HAL_StatusTypeDef USB_StopDevice(USB_DRD_TypeDef *USBx)
+{
+  /* disable all interrupts and force USB reset */
+  USBx->CNTR = USB_CNTR_USBRST;
+
+  /* clear interrupt status register */
+  USBx->ISTR = 0U;
+
+  /* switch-off device */
+  USBx->CNTR = (USB_CNTR_USBRST | USB_CNTR_PDWN);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  USB_SetDevAddress Stop the usb device mode
+  * @param  USBx Selected device
+  * @param  address new device address to be assigned
+  *          This parameter can be a value from 0 to 255
+  * @retval HAL status
+  */
+HAL_StatusTypeDef  USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
+{
+  if (address == 0U)
+  {
+    /* set device address and enable function */
+    USBx->DADDR = USB_DADDR_EF;
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
+  * @param  USBx Selected device
+  * @retval HAL status
+  */
+HAL_StatusTypeDef  USB_DevConnect(USB_DRD_TypeDef *USBx)
+{
+  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
+  USBx->BCDR |= USB_BCDR_DPPU;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
+  * @param  USBx Selected device
+  * @retval HAL status
+  */
+HAL_StatusTypeDef  USB_DevDisconnect(USB_DRD_TypeDef *USBx)
+{
+  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
+  USBx->BCDR &= ~(USB_BCDR_DPPU);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  USB_ReadInterrupts return the global USB interrupt status
+  * @param  USBx Selected device
+  * @retval HAL status
+  */
+uint32_t  USB_ReadInterrupts(USB_DRD_TypeDef *USBx)
+{
+  uint32_t tmpreg;
+
+  tmpreg = USBx->ISTR;
+  return tmpreg;
+}
+
+/**
+  * @brief  USB_ActivateRemoteWakeup : active remote wakeup signalling
+  * @param  USBx Selected device
+  * @retval HAL status
+  */
+HAL_StatusTypeDef USB_ActivateRemoteWakeup(USB_DRD_TypeDef *USBx)
+{
+  USBx->CNTR |= USB_CNTR_L2RES;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  USB_DeActivateRemoteWakeup de-active remote wakeup signalling
+  * @param  USBx Selected device
+  * @retval HAL status
+  */
+HAL_StatusTypeDef USB_DeActivateRemoteWakeup(USB_DRD_TypeDef *USBx)
+{
+  USBx->CNTR &= ~USB_CNTR_L2RES;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Copy a buffer from user memory area to packet memory area (PMA)
+  * @param   USBx USB peripheral instance register address.
+  * @param   pbUsrBuf pointer to user memory area.
+  * @param   wPMABufAddr address into PMA.
+  * @param   wNBytes no. of bytes to be copied.
+  * @retval None
+  */
+void USB_WritePMA(USB_DRD_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
+{
+  UNUSED(USBx);
+  uint32_t count, tmp;
+  __IO uint32_t *pdwVal;
+  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
+  /* Due to the PMA access 32bit only so the last non word data should be processed alone */
+  uint16_t remaining_bytes = wNBytes % 4U;
+  uint8_t *pBuf = pbUsrBuf;
+
+  /* Check if there is a remaining byte */
+  if (remaining_bytes != 0U)
+  {
+    NbWords--;
+  }
+
+  /* Get the PMA Buffer pointer */
+  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
+
+  /* Write the Calculated Word into the PMA related Buffer */
+  for (count = NbWords; count != 0U; count--)
+  {
+    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
+    pdwVal++;
+    /* Increment pBuf 4 Time as Word Increment */
+    pBuf++;
+    pBuf++;
+    pBuf++;
+    pBuf++;
+  }
+
+  /* When Number of data is not word aligned, write the remaining Byte */
+  if (remaining_bytes != 0U)
+  {
+    tmp = 0U;
+
+    do
+    {
+      tmp = tmp | ((uint32_t)(*(uint8_t *)pBuf) << (8U * count));
+      count++;
+      pBuf++;
+      remaining_bytes--;
+    } while (remaining_bytes != 0U);
+
+    *pdwVal = tmp;
+  }
+}
+
+/**
+  * @brief Copy data from packet memory area (PMA) to user memory buffer
+  * @param   USBx USB peripheral instance register address.
+  * @param   pbUsrBuf pointer to user memory area.
+  * @param   wPMABufAddr address into PMA.
+  * @param   wNBytes no. of bytes to be copied.
+  * @retval None
+  */
+void USB_ReadPMA(USB_DRD_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
+{
+  UNUSED(USBx);
+  uint32_t count, tmp;
+  __IO uint32_t *pdwVal;
+  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
+  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
+  uint16_t remaining_bytes = wNBytes % 4U;
+  uint8_t *pBuf = pbUsrBuf;
+
+  /* Get the PMA Buffer pointer */
+  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
+
+  /* if nbre of byte is not word aligned decrement the nbre of word*/
+  if (remaining_bytes != 0U)
+  {
+    NbWords--;
+  }
+
+  /*Read the Calculated Word From the PMA related Buffer*/
+  for (count = NbWords; count != 0U; count--)
+  {
+    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
+
+    pdwVal++;
+    pBuf++;
+    pBuf++;
+    pBuf++;
+    pBuf++;
+  }
+
+  /*When Number of data is not word aligned, read the remaining byte*/
+  if (remaining_bytes != 0U)
+  {
+    tmp = *(__IO uint32_t *)pdwVal;
+    do
+    {
+      *(uint8_t *)pBuf = (uint8_t)(tmp >> (8U * (uint8_t)(count)));
+      count++;
+      pBuf++;
+      remaining_bytes--;
+    } while (remaining_bytes != 0U);
+  }
+}
+
+
+/*------------------------------------------------------------------------*/
+/*                                HOST API                                */
+/*------------------------------------------------------------------------*/
+
+/**
+  * @brief  USB_HostInit Initializes the USB DRD controller registers
+  *         for Host mode
+  * @param  USBx Selected device
+  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
+  *         the configuration information for the specified USBx peripheral.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef USB_HostInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
+{
+  UNUSED(cfg);
+
+  /* Clear All Pending Interrupt */
+  USBx->ISTR = 0U;
+
+  /* Disable all interrupts */
+  USBx->CNTR &= ~(USB_CNTR_CTRM | USB_CNTR_PMAOVRM | USB_CNTR_ERRM |
+                  USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_DCON |
+                  USB_CNTR_SOFM | USB_CNTR_ESOFM | USB_CNTR_L1REQM);
+
+  /* Clear All Pending Interrupt */
+  USBx->ISTR = 0U;
+
+  /* Enable Global interrupt */
+  USBx->CNTR |= (USB_CNTR_CTRM | USB_CNTR_PMAOVRM | USB_CNTR_ERRM |
+                 USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_DCON |
+                 USB_CNTR_SOFM | USB_CNTR_ESOFM | USB_CNTR_L1REQM);
+
+  /* Remove Reset */
+  USBx->CNTR &= ~USB_CNTR_USBRST;
+
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  USB_DRD_ResetPort : Reset Host Port
+  * @param  USBx Selected device
+  * @retval HAL status
+  * @note (1)The application must wait at least 10 ms
+  *   before clearing the reset bit.
+  */
+HAL_StatusTypeDef USB_ResetPort(USB_DRD_TypeDef *USBx)
+{
+  /* Force USB Reset */
+  USBx->CNTR |= USB_CNTR_USBRST;
+  HAL_Delay(100);
+  /* Release USB Reset */
+  USBx->CNTR &= ~USB_CNTR_USBRST;
+  HAL_Delay(30);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Return Host Core speed
+  * @param  USBx Selected device
+  * @retval speed Host speed
+  *          This parameter can be one of these values
+  *            @arg USB_DRD_SPEED_FS Full speed mode
+  *            @arg USB_DRD_SPEED_LS Low speed mode
+  */
+uint32_t USB_GetHostSpeed(USB_DRD_TypeDef *USBx)
+{
+  if ((USBx->ISTR & USB_ISTR_LS_DCONN) != 0U)
+  {
+    return USB_DRD_SPEED_LS;
+  }
+  else
+  {
+    return USB_DRD_SPEED_FS;
+  }
+}
+
+/**
+  * @brief  Return Host Current Frame number
+  * @param  USBx Selected device
+  * @retval current frame number
+  */
+uint32_t USB_GetCurrentFrame(USB_DRD_TypeDef *USBx)
+{
+  return USBx->FNR & 0x7FFU;
+}
+
+/**
+  * @brief  Set the channel Kind (Single/double buffer mode)
+  * @param  USBx Selected device
+  * @param  phy_ch_num Selected device
+  * @param  db_state double state can be USB_DRD_DBUFF_ENBALE/USB_DRD_DBUFF_DISABLE
+  * @retval HAL status
+  */
+HAL_StatusTypeDef USB_HC_DoubleBuffer(USB_DRD_TypeDef *USBx,
+                                      uint8_t phy_ch_num, uint8_t db_state)
+{
+  uint32_t tmp;
+
+  if (db_state == USB_DRD_DBUFF_ENBALE)
+  {
+    tmp = (USB_DRD_GET_CHEP(USBx, phy_ch_num) | USB_CH_KIND) & USB_CHEP_DB_MSK;
+  }
+  else
+  {
+    tmp = USB_DRD_GET_CHEP(USBx, phy_ch_num) & (~USB_CH_KIND) & USB_CHEP_DB_MSK;
+  }
+
+  /* Set the device speed in case using HUB FS with device LS */
+  USB_DRD_SET_CHEP(USBx, phy_ch_num, tmp);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initialize a host channel
+  * @param  USBx Selected device
+  * @param  phy_ch_num Channel number
+  *         This parameter can be a value from 1 to 15
+  * @param  epnum Endpoint number
+  *          This parameter can be a value from 1 to 15
+  * @param  dev_address Current device address
+  *          This parameter can be a value from 0 to 255
+  * @param  speed Current device speed
+  *          This parameter can be one of these values:
+  *          @arg USB_DRD_SPEED_FULL Full speed mode
+  *          @arg USB_DRD_SPEED_LOW  Low speed mode
+  * @param  ep_type Endpoint Type
+  *          This parameter can be one of these values:
+  *            @arg EP_TYPE_CTRL Control type
+  *            @arg EP_TYPE_ISOC Isochronous type
+  *            @arg EP_TYPE_BULK Bulk type
+  *            @arg EP_TYPE_INTR Interrupt type
+  * @param  mps Max Packet Size
+  *          This parameter can be a value from 0 to 32K
+  * @retval HAL state
+  */
+HAL_StatusTypeDef USB_HC_Init(USB_DRD_TypeDef *USBx, uint8_t phy_ch_num,
+                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
+                              uint8_t ep_type, uint16_t mps)
+{
+  HAL_StatusTypeDef ret = HAL_OK;
+  uint32_t wChRegVal;
+  uint32_t HostCoreSpeed;
+
+  wChRegVal = USB_DRD_GET_CHEP(USBx, phy_ch_num) & USB_CH_T_MASK;
+
+  /* initialize host Channel */
+  switch (ep_type)
+  {
+    case EP_TYPE_CTRL:
+      wChRegVal |= USB_EP_CONTROL;
+      break;
+
+    case EP_TYPE_BULK:
+      wChRegVal |= USB_EP_BULK;
+      break;
+
+    case EP_TYPE_INTR:
+      wChRegVal |= USB_EP_INTERRUPT;
+      break;
+
+    case EP_TYPE_ISOC:
+      wChRegVal |= USB_EP_ISOCHRONOUS;
+      break;
+
+    default:
+      ret = HAL_ERROR;
+      break;
+  }
+
+  wChRegVal &= ~USB_CHEP_DEVADDR;
+  wChRegVal |= (((uint32_t)dev_address << USB_CHEP_DEVADDR_Pos) |
+                ((uint32_t)epnum & 0x0FU));
+
+   /* Get Host core Speed */
+   HostCoreSpeed = USB_GetHostSpeed(USBx);
+
+  /* Set the device speed in case using HUB FS with device LS */
+  if ((speed == USB_DRD_SPEED_LS) && (HostCoreSpeed == USB_DRD_SPEED_FS))
+  {
+    wChRegVal |= USB_CHEP_LSEP;
+  }
+
+  /* Set the dev_address & ep type */
+  USB_DRD_SET_CHEP(USBx, phy_ch_num, (wChRegVal | USB_CH_VTRX | USB_CH_VTTX));
+
+  /* Set the Rx Count */
+  USB_DRD_SET_CHEP_RX_CNT(USBx, phy_ch_num, mps);
+
+  return ret;
+}
+
+/**
+  * @brief  Start a transfer over a host channel
+  * @param  USBx Selected device
+  * @param  hc pointer to host channel structure
+  * @retval HAL state
+  */
+HAL_StatusTypeDef USB_HC_StartXfer(USB_DRD_TypeDef *USBx,
+                                   USB_DRD_HCTypeDef *hc)
+{
+  uint32_t len;
+  uint32_t phy_ch_num = (uint32_t)hc->phy_ch_num;
+  uint32_t ch_reg = USB_DRD_GET_CHEP(USBx, phy_ch_num);
+
+  if (hc->ch_dir == CH_IN_DIR)  /* In Channel */
+  {
+    /* Multi packet transfer */
+    if (hc->xfer_len > hc->max_packet)
+    {
+      len = hc->max_packet;
+    }
+    else
+    {
+      len = hc->xfer_len;
+    }
+
+    if (hc->doublebuffer == 0U)
+    {
+      /* Set RX buffer count */
+      USB_DRD_SET_CHEP_RX_CNT(USBx, phy_ch_num, len);
+    }
+    else if (hc->ep_type == EP_TYPE_BULK)
+    {
+      /* Double buffer activated */
+      if ((hc->xfer_len > hc->max_packet))
+      {
+        (void)USB_HC_DoubleBuffer(USBx, (uint8_t)phy_ch_num, USB_DRD_DBUFF_ENBALE);
+
+        /*Set the Double buffer counter*/
+        USB_DRD_SET_CHEP_DBUF_CNT(USBx, phy_ch_num, hc->ch_dir, len);
+      }
+      else  /* switch to single buffer mode */
+      {
+        (void)USB_HC_DoubleBuffer(USBx, (uint8_t)phy_ch_num, USB_DRD_DBUFF_DISABLE);
+
+        /* Set RX buffer count */
+        USB_DRD_SET_CHEP_RX_CNT(USBx, phy_ch_num, len);
+      }
+    }
+    else  /* isochronous */
+    {
+      /*Set the Double buffer counter*/
+      USB_DRD_SET_CHEP_DBUF_CNT(USBx, phy_ch_num, hc->ch_dir, len);
+    }
+
+    /*Enable host channel */
+    USB_DRD_SET_CHEP_RX_STATUS(USBx, phy_ch_num, USB_CHEP_RX_STRX);
+  }
+  else   /* Out Channel */
+  {
+    /* Multi packet transfer*/
+    if (hc->xfer_len > hc->max_packet)
+    {
+      len = hc->max_packet;
+    }
+    else
+    {
+      len = hc->xfer_len;
+    }
+
+    /* configure and validate Tx endpoint */
+    if (hc->doublebuffer == 0U)
+    {
+      USB_WritePMA(USBx, hc->xfer_buff, hc->pmaadress, (uint16_t)len);
+      USB_DRD_SET_CHEP_TX_CNT(USBx, phy_ch_num, (uint16_t)len);
+      /*SET PID SETUP  */
+      if ((hc->data_pid) == HC_PID_SETUP)
+      {
+        USB_DRD_CHEP_TX_SETUP(USBx,  phy_ch_num);
+      }
+    }
+    else if (hc->ep_type == EP_TYPE_BULK)
+    {
+      (void)USB_HC_BULK_DB_StartXfer(USBx, hc, ch_reg, &len);
+    }
+    else
+    {
+      (void)USB_HC_ISO_DB_StartXfer(USBx, hc, len);
+    }
+
+    /* Enable host channel */
+    USB_DRD_SET_CHEP_TX_STATUS(USBx, hc->phy_ch_num, USB_CH_TX_VALID);
+  }
+
+  return HAL_OK;
+}
+/**
+  * @brief  Start Transfer of Channel isochronous out double buffer
+  * @param  USBx Selected device
+  * @param  hc_num Host Channel number
+  *         This parameter can be a value from 1 to 15
+  * @param  len Transfer Length
+  * @retval HAL state
+  */
+static HAL_StatusTypeDef USB_HC_ISO_DB_StartXfer(USB_DRD_TypeDef *USBx,
+                                                 USB_DRD_HCTypeDef *hc,
+                                                 uint32_t len)
+{
+  uint32_t phy_ch_num = (uint32_t)hc->phy_ch_num;
+
+  /* check the DTOG_TX to determine in which buffer we should write */
+  if ((USB_DRD_GET_CHEP(USBx, phy_ch_num) & USB_CH_DTOG_TX) != 0U)
+  {
+    if (hc->pmabuff1_state == USB_PMABUF_EMPTY)
+    {
+      /* Set the Double buffer counter for pmabuffer1 */
+      USB_DRD_SET_CHEP_DBUF1_CNT(USBx, phy_ch_num, hc->ch_dir, len);
+      hc->pmabuff1_state = USB_PMABUF_NOT_EMPTY;
+      USB_WritePMA(USBx, hc->xfer_buff, hc->pmaaddr1, (uint16_t)len);
+
+      if (hc->pmabuff0_state == USB_PMABUF_EMPTY)
+      {
+        hc->urb_state = URB_DONE;
+      }
+    }
+    else if (hc->pmabuff0_state == USB_PMABUF_EMPTY)
+    {
+      /* Set the Double buffer counter for pmabuffer0 */
+      USB_DRD_SET_CHEP_DBUF0_CNT(USBx, phy_ch_num, hc->ch_dir, len);
+      USB_WritePMA(USBx, hc->xfer_buff, hc->pmaaddr0, (uint16_t)len);
+      hc->pmabuff0_state = USB_PMABUF_NOT_EMPTY;
+    }
+    else
+    {
+      /* both buffer are not empty, should not be in this condition */
+      /*...*/
+    }
+  }
+  else
+  {
+    /* DTOGTX=0 */
+    if (hc->pmabuff0_state == USB_PMABUF_EMPTY)
+    {
+      /* Set the Double buffer counter for pmabuffer0 */
+      USB_DRD_SET_CHEP_DBUF0_CNT(USBx, phy_ch_num, hc->ch_dir, len);
+      USB_WritePMA(USBx, hc->xfer_buff, hc->pmaaddr0, (uint16_t)len);
+      hc->pmabuff0_state = USB_PMABUF_NOT_EMPTY;
+      if (hc->pmabuff1_state == USB_PMABUF_EMPTY)
+      {
+        hc->urb_state = URB_DONE;
+      }
+    }
+    else if (hc->pmabuff1_state == USB_PMABUF_EMPTY)
+    {
+      /* Set the Double buffer counter for pmabuffer1 */
+      USB_DRD_SET_CHEP_DBUF1_CNT(USBx, phy_ch_num, hc->ch_dir, len);
+      hc->pmabuff1_state = USB_PMABUF_NOT_EMPTY;
+      USB_WritePMA(USBx, hc->xfer_buff, hc->pmaaddr1, (uint16_t)len);
+    }
+    else
+    {
+      /*...*/
+    }
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Start Transfer of Channel bulk out double buffer
+  * @param  USBx Selected device
+  * @param  hc_num Host Channel number
+  *         This parameter can be a value from 1 to 15
+  * @param  ch_reg snapshot of the CHEPR register
+  * @param  len Transfer Length
+  * @retval HAL state
+  */
+static HAL_StatusTypeDef USB_HC_BULK_DB_StartXfer(USB_DRD_TypeDef *USBx,
+                                                  USB_DRD_HCTypeDef *hc,
+                                                  uint32_t ch_reg,
+                                                  uint32_t *len)
+{
+  uint32_t phy_ch_num = (uint32_t)hc->phy_ch_num;
+
+  /* -Double Buffer Mangement- */
+  if (hc->xfer_len_db > hc->max_packet)
+  {
+    /* enable double buffer mode */
+    (void)USB_HC_DoubleBuffer(USBx, (uint8_t)phy_ch_num, USB_DRD_DBUFF_ENBALE);
+    *len = hc->max_packet;
+    hc->xfer_len_db -= *len;
+
+    /* Prepare two buffer before enabling host */
+    if ((ch_reg & USB_CH_DTOG_TX) == 0U)
+    {
+      /* Write Buffer0 */
+      USB_DRD_SET_CHEP_TX_CNT(USBx, phy_ch_num, (uint16_t)*len);
+      USB_WritePMA(USBx, hc->xfer_buff, hc->pmaaddr0, (uint16_t)*len);
+    }
+    else
+    {
+      /* Write Buffer1 */
+      USB_DRD_SET_CHEP_DBUF1_CNT(USBx, (uint8_t) phy_ch_num, 0U, (uint16_t)*len);
+      USB_WritePMA(USBx, hc->xfer_buff, hc->pmaaddr1, (uint16_t)*len);
+    }
+
+    hc->xfer_buff += *len;
+
+    /* Multi packet transfer */
+    if (hc->xfer_len_db > hc->max_packet)
+    {
+      hc->xfer_len_db -= *len;
+    }
+    else
+    {
+      *len = hc->xfer_len_db;
+      hc->xfer_len_db = 0U;
+    }
+
+    if ((ch_reg & USB_CH_DTOG_TX) == 0U)
+    {
+      /* Write Buffer1 */
+      USB_DRD_SET_CHEP_DBUF1_CNT(USBx, phy_ch_num, 0U, (uint16_t)*len);
+      USB_WritePMA(USBx, hc->xfer_buff, hc->pmaaddr1, (uint16_t)*len);
+    }
+    else
+    {
+      /* Write Buffer0 */
+      USB_DRD_SET_CHEP_TX_CNT(USBx, phy_ch_num, (uint16_t)*len);
+      USB_WritePMA(USBx, hc->xfer_buff, hc->pmaaddr0, (uint16_t)*len);
+    }
+  }
+  else
+  {
+    /* Disable double buffer mode */
+    (void)USB_HC_DoubleBuffer(USBx, (uint8_t)phy_ch_num, USB_DRD_DBUFF_DISABLE);
+
+    USB_WritePMA(USBx, hc->xfer_buff, hc->pmaaddr0, (uint16_t)*len);
+    USB_DRD_SET_CHEP_TX_CNT(USBx, phy_ch_num, (uint16_t)*len);
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Halt a host channel in
+  * @param  USBx Selected device
+  * @param  hc_num Host Channel number
+  *         This parameter can be a value from 1 to 15
+  * @retval HAL state
+  */
+HAL_StatusTypeDef USB_HC_IN_Halt(USB_DRD_TypeDef *USBx, uint8_t phy_ch)
+{
+  /* Set disable to Channel */
+  USB_DRD_SET_CHEP_RX_STATUS(USBx, phy_ch, USB_CH_RX_DIS);
+
+  return HAL_OK;
+}
+/**
+  * @brief  Halt a host channel out
+  * @param  USBx Selected device
+  * @param  hc_num Host Channel number
+  *         This parameter can be a value from 1 to 15
+  * @retval HAL state
+  */
+HAL_StatusTypeDef USB_HC_OUT_Halt(USB_DRD_TypeDef *USBx, uint8_t phy_ch)
+{
+  /* Set disable to Channel */
+  USB_DRD_SET_CHEP_TX_STATUS(USBx, phy_ch, USB_CH_TX_DIS);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stop Host Core
+  * @param  USBx Selected device
+  * @retval HAL state
+  */
+HAL_StatusTypeDef USB_StopHost(USB_DRD_TypeDef *USBx)
+{
+  USBx->ISTR &= ~(USB_ISTR_DIR | USB_ISTR_L1REQ |
+                  USB_ISTR_ESOF | USB_ISTR_SOF |
+                  USB_ISTR_RESET | USB_ISTR_DCON |
+                  USB_ISTR_SUSP | USB_ISTR_WKUP |
+                  USB_ISTR_ERR | USB_ISTR_PMAOVR |
+                  USB_ISTR_CTR);
+
+  /* Set PowerDown */
+  USBx->CNTR |= USB_CNTR_PDWN;
+
+  /* Force a Reset */
+  USBx->CNTR |= USB_CNTR_USBRST;
+
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+#endif /* defined (USB_DRD_FS) */
+#endif /* defined (HAL_PCD_MODULE_ENABLED) || defined (HAL_HCD_MODULE_ENABLED) */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_utils.c b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_utils.c
new file mode 100644
index 0000000..fa9dba0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_utils.c
@@ -0,0 +1,577 @@
+/**
+  ******************************************************************************
+  * @file    stm32g0xx_ll_utils.c
+  * @author  MCD Application Team
+  * @brief   UTILS LL module driver.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+/* Includes ------------------------------------------------------------------*/
+#include "stm32g0xx_ll_utils.h"
+#include "stm32g0xx_ll_rcc.h"
+#include "stm32g0xx_ll_system.h"
+#include "stm32g0xx_ll_pwr.h"
+#ifdef  USE_FULL_ASSERT
+#include "stm32_assert.h"
+#else
+#define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+/** @addtogroup STM32G0xx_LL_Driver
+  * @{
+  */
+
+/** @addtogroup UTILS_LL
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @addtogroup UTILS_LL_Private_Constants
+  * @{
+  */
+#define UTILS_MAX_FREQUENCY          64000000U     /*!< Maximum frequency for system clock, in Hz */
+
+/* Defines used for PLL range */
+#define UTILS_PLLVCO_INPUT_MIN       4000000U      /*!< Frequency min for PLLVCO input, in Hz   */
+#define UTILS_PLLVCO_INPUT_MAX       8000000U      /*!< Frequency max for PLLVCO input, in Hz   */
+#define UTILS_PLLVCO_OUTPUT_MIN      64000000U     /*!< Frequency min for PLLVCO output, in Hz  */
+#define UTILS_PLLVCO_OUTPUT_MAX      344000000U    /*!< Frequency max for PLLVCO output, in Hz  */
+
+/* Defines used for HSE range */
+#define UTILS_HSE_FREQUENCY_MIN      4000000U      /*!< Frequency min for HSE frequency, in Hz   */
+#define UTILS_HSE_FREQUENCY_MAX      48000000U     /*!< Frequency max for HSE frequency, in Hz   */
+
+/* Defines used for FLASH latency according to HCLK Frequency */
+#define UTILS_SCALE1_LATENCY1_FREQ  24000000U       /*!< HCLK frequency to set FLASH latency 1 in power scale 1  */
+#define UTILS_SCALE1_LATENCY2_FREQ  48000000U       /*!< HCLK frequency to set FLASH latency 2 in power scale 1  */
+#define UTILS_SCALE1_LATENCY3_FREQ  64000000U       /*!< HCLK frequency to set FLASH latency 3 in power scale 1  */
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @addtogroup UTILS_LL_Private_Macros
+  * @{
+  */
+#define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1)   \
+                                        || ((__VALUE__) == LL_RCC_SYSCLK_DIV_2)   \
+                                        || ((__VALUE__) == LL_RCC_SYSCLK_DIV_4)   \
+                                        || ((__VALUE__) == LL_RCC_SYSCLK_DIV_8)   \
+                                        || ((__VALUE__) == LL_RCC_SYSCLK_DIV_16)  \
+                                        || ((__VALUE__) == LL_RCC_SYSCLK_DIV_64)  \
+                                        || ((__VALUE__) == LL_RCC_SYSCLK_DIV_128) \
+                                        || ((__VALUE__) == LL_RCC_SYSCLK_DIV_256) \
+                                        || ((__VALUE__) == LL_RCC_SYSCLK_DIV_512))
+
+#define IS_LL_UTILS_APB1_DIV(__VALUE__) (((__VALUE__) == LL_RCC_APB1_DIV_1) \
+                                      || ((__VALUE__) == LL_RCC_APB1_DIV_2) \
+                                      || ((__VALUE__) == LL_RCC_APB1_DIV_4) \
+                                      || ((__VALUE__) == LL_RCC_APB1_DIV_8) \
+                                      || ((__VALUE__) == LL_RCC_APB1_DIV_16))
+
+#define IS_LL_UTILS_HSI_DIV(__VALUE__)  (((__VALUE__) == LL_RCC_HSI_DIV_1)  \
+                                      || ((__VALUE__) == LL_RCC_HSI_DIV_2)  \
+                                      || ((__VALUE__) == LL_RCC_HSI_DIV_4)  \
+                                      || ((__VALUE__) == LL_RCC_HSI_DIV_8)  \
+                                      || ((__VALUE__) == LL_RCC_HSI_DIV_16) \
+                                      || ((__VALUE__) == LL_RCC_HSI_DIV_32) \
+                                      || ((__VALUE__) == LL_RCC_HSI_DIV_64) \
+                                      || ((__VALUE__) == LL_RCC_HSI_DIV_128))
+
+#define IS_LL_UTILS_PLLM_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PLLM_DIV_1) \
+                                        || ((__VALUE__) == LL_RCC_PLLM_DIV_2) \
+                                        || ((__VALUE__) == LL_RCC_PLLM_DIV_3) \
+                                        || ((__VALUE__) == LL_RCC_PLLM_DIV_4) \
+                                        || ((__VALUE__) == LL_RCC_PLLM_DIV_5) \
+                                        || ((__VALUE__) == LL_RCC_PLLM_DIV_6) \
+                                        || ((__VALUE__) == LL_RCC_PLLM_DIV_7) \
+                                        || ((__VALUE__) == LL_RCC_PLLM_DIV_8))
+
+#define IS_LL_UTILS_PLLN_VALUE(__VALUE__) ((8U <= (__VALUE__)) && ((__VALUE__) <= 86U))
+
+#define IS_LL_UTILS_PLLR_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PLLR_DIV_2) \
+                                        || ((__VALUE__) == LL_RCC_PLLR_DIV_3) \
+                                        || ((__VALUE__) == LL_RCC_PLLR_DIV_4) \
+                                        || ((__VALUE__) == LL_RCC_PLLR_DIV_5) \
+                                        || ((__VALUE__) == LL_RCC_PLLR_DIV_6) \
+                                        || ((__VALUE__) == LL_RCC_PLLR_DIV_7) \
+                                        || ((__VALUE__) == LL_RCC_PLLR_DIV_8))
+
+#define IS_LL_UTILS_PLLVCO_INPUT(__VALUE__)  ((UTILS_PLLVCO_INPUT_MIN <= (__VALUE__)) && ((__VALUE__) <= UTILS_PLLVCO_INPUT_MAX))
+
+#define IS_LL_UTILS_PLLVCO_OUTPUT(__VALUE__) ((UTILS_PLLVCO_OUTPUT_MIN <= (__VALUE__)) && ((__VALUE__) <= UTILS_PLLVCO_OUTPUT_MAX))
+
+#define IS_LL_UTILS_PLL_FREQUENCY(__VALUE__) ((__VALUE__) <= UTILS_MAX_FREQUENCY)
+
+#define IS_LL_UTILS_HSE_BYPASS(__STATE__) (((__STATE__) == LL_UTILS_HSEBYPASS_ON) \
+                                        || ((__STATE__) == LL_UTILS_HSEBYPASS_OFF))
+
+#define IS_LL_UTILS_HSE_FREQUENCY(__FREQUENCY__) (((__FREQUENCY__) >= UTILS_HSE_FREQUENCY_MIN) && ((__FREQUENCY__) <= UTILS_HSE_FREQUENCY_MAX))
+/**
+  * @}
+  */
+/* Private function prototypes -----------------------------------------------*/
+/** @defgroup UTILS_LL_Private_Functions UTILS Private functions
+  * @{
+  */
+static uint32_t    UTILS_GetPLLOutputFrequency(uint32_t PLL_InputFrequency,
+                                               LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct);
+static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct);
+static ErrorStatus UTILS_PLL_IsBusy(void);
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup UTILS_LL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup UTILS_LL_EF_DELAY
+  * @{
+  */
+
+/**
+  * @brief  This function configures the Cortex-M SysTick source to have 1ms time base.
+  * @note   When a RTOS is used, it is recommended to avoid changing the Systick
+  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
+  * @param  HCLKFrequency HCLK frequency in Hz
+  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
+  * @retval None
+  */
+void LL_Init1msTick(uint32_t HCLKFrequency)
+{
+  /* Use frequency provided in argument */
+  LL_InitTick(HCLKFrequency, 1000U);
+}
+
+/**
+  * @brief  This function provides accurate delay (in milliseconds) based
+  *         on SysTick counter flag
+  * @note   When a RTOS is used, it is recommended to avoid using blocking delay
+  *         and use rather osDelay service.
+  * @note   To respect 1ms timebase, user should call @ref LL_Init1msTick function which
+  *         will configure Systick to 1ms
+  * @param  Delay specifies the delay time length, in milliseconds.
+  * @retval None
+  */
+void LL_mDelay(uint32_t Delay)
+{
+  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
+   uint32_t tmpDelay; /* MISRAC2012-Rule-17.8 */
+  /* Add this code to indicate that local variable is not used */
+  ((void)tmp);
+  tmpDelay  = Delay;
+  /* Add a period to guaranty minimum wait */
+  if (tmpDelay  < LL_MAX_DELAY)
+  {
+    tmpDelay ++;
+  }
+
+  while (tmpDelay  != 0U)
+  {
+    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
+    {
+      tmpDelay --;
+    }
+  }
+}
+
+/**
+  * @}
+  */
+
+/** @addtogroup UTILS_EF_SYSTEM
+  *  @brief    System Configuration functions
+  *
+  @verbatim
+ ===============================================================================
+           ##### System Configuration functions #####
+ ===============================================================================
+    [..]
+         System, AHB and APB buses clocks configuration
+
+         (+) The maximum frequency of the SYSCLK, HCLK, PCLK1 is 64000000 Hz.
+  @endverbatim
+  @internal
+             Depending on the device voltage range, the maximum frequency should be
+             adapted accordingly:
+
+             (++)  Table 1. HCLK clock frequency.
+             (++)  +-------------------------------------------------------+
+             (++)  | Latency         |    HCLK clock frequency (MHz)       |
+             (++)  |                 |-------------------------------------|
+             (++)  |                 | voltage range 1  | voltage range 2  |
+             (++)  |                 |   1.08V - 1.32V  |  0.9 V - 1.10V   |
+             (++)  |-----------------|------------------|------------------|
+             (++)  |0WS(1 CPU cycles)|      HCLK <= 24  |      HCLK <= 8   |
+             (++)  |-----------------|------------------|------------------|
+             (++)  |1WS(2 CPU cycles)|      HCLK <= 48  |      HCLK <= 16  |
+             (++)  |-----------------|------------------|------------------|
+             (++)  |2WS(3 CPU cycles)|      HCLK <= 64  |        -         |
+             (++)  |-----------------|------------------|------------------|
+
+  @endinternal
+  * @{
+  */
+
+/**
+  * @brief  This function sets directly SystemCoreClock CMSIS variable.
+  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
+  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
+  * @retval None
+  */
+void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
+{
+  /* HCLK clock frequency */
+  SystemCoreClock = HCLKFrequency;
+}
+
+/**
+  * @brief  This function configures system clock at maximum frequency with HSI as clock source of the PLL
+  * @note   The application need to ensure that PLL is disabled.
+  * @note   Function is based on the following formula:
+  *         - PLL output frequency = (((HSI frequency / PLLM) * PLLN) / PLLR)
+  *         - PLLM: ensure that the VCO input frequency ranges from 4 to 16 MHz (PLLVCO_input = HSI frequency / PLLM)
+  *         - PLLN: ensure that the VCO output frequency is between 64 and 344 MHz (PLLVCO_output = PLLVCO_input * PLLN)
+  *         - PLLR: ensure that max frequency at 64000000 Hz is reach (PLLVCO_output / PLLR)
+  * @param  UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains
+  *                             the configuration information for the PLL.
+  * @param  UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains
+  *                             the configuration information for the BUS prescalers.
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: Max frequency configuration done
+  *          - ERROR: Max frequency configuration not done
+  */
+ErrorStatus LL_PLL_ConfigSystemClock_HSI(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct,
+                                         LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct)
+{
+  ErrorStatus status;
+  uint32_t pllfreq;
+
+  /* Check if one of the PLL is enabled */
+  if (UTILS_PLL_IsBusy() == SUCCESS)
+  {
+    /* Calculate the new PLL output frequency */
+    pllfreq = UTILS_GetPLLOutputFrequency(HSI_VALUE, UTILS_PLLInitStruct);
+
+    /* Enable HSI if not enabled */
+    if (LL_RCC_HSI_IsReady() != 1U)
+    {
+      LL_RCC_HSI_Enable();
+      while (LL_RCC_HSI_IsReady() != 1U)
+      {
+        /* Wait for HSI ready */
+      }
+    }
+
+    /* Configure PLL */
+    LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, UTILS_PLLInitStruct->PLLM, UTILS_PLLInitStruct->PLLN,
+                                UTILS_PLLInitStruct->PLLR);
+
+    /* Enable PLL and switch system clock to PLL */
+    status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct);
+  }
+  else
+  {
+    /* Current PLL configuration cannot be modified */
+    status = ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  This function configures system clock with HSE as clock source of the PLL
+  * @note   The application need to ensure that PLL is disabled.
+  * @note   Function is based on the following formula:
+  *         - PLL output frequency = (((HSE frequency / PLLM) * PLLN) / PLLR)
+  *         - PLLM: ensure that the VCO input frequency ranges from 4 to 16 MHz (PLLVCO_input = HSE frequency / PLLM)
+  *         - PLLN: ensure that the VCO output frequency is between 64 and 344 MHz (PLLVCO_output = PLLVCO_input * PLLN)
+  *         - PLLR: ensure that max frequency at 64000000 Hz is reached (PLLVCO_output / PLLR)
+  * @param  HSEFrequency Value between Min_Data = 4000000 and Max_Data = 48000000
+  * @param  HSEBypass This parameter can be one of the following values:
+  *         @arg @ref LL_UTILS_HSEBYPASS_ON
+  *         @arg @ref LL_UTILS_HSEBYPASS_OFF
+  * @param  UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains
+  *                             the configuration information for the PLL.
+  * @param  UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains
+  *                             the configuration information for the BUS prescalers.
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: Max frequency configuration done
+  *          - ERROR: Max frequency configuration not done
+  */
+ErrorStatus LL_PLL_ConfigSystemClock_HSE(uint32_t HSEFrequency, uint32_t HSEBypass,
+                                         LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct)
+{
+  ErrorStatus status;
+  uint32_t pllfreq;
+
+  /* Check the parameters */
+  assert_param(IS_LL_UTILS_HSE_FREQUENCY(HSEFrequency));
+  assert_param(IS_LL_UTILS_HSE_BYPASS(HSEBypass));
+
+  /* Check if one of the PLL is enabled */
+  if (UTILS_PLL_IsBusy() == SUCCESS)
+  {
+    /* Calculate the new PLL output frequency */
+    pllfreq = UTILS_GetPLLOutputFrequency(HSEFrequency, UTILS_PLLInitStruct);
+
+    /* Enable HSE if not enabled */
+    if (LL_RCC_HSE_IsReady() != 1U)
+    {
+      /* Check if need to enable HSE bypass feature or not */
+      if (HSEBypass == LL_UTILS_HSEBYPASS_ON)
+      {
+        LL_RCC_HSE_EnableBypass();
+      }
+      else
+      {
+        LL_RCC_HSE_DisableBypass();
+      }
+
+      /* Enable HSE */
+      LL_RCC_HSE_Enable();
+      while (LL_RCC_HSE_IsReady() != 1U)
+      {
+        /* Wait for HSE ready */
+      }
+    }
+
+    /* Configure PLL */
+    LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, UTILS_PLLInitStruct->PLLM, UTILS_PLLInitStruct->PLLN,
+                                UTILS_PLLInitStruct->PLLR);
+
+    /* Enable PLL and switch system clock to PLL */
+    status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct);
+  }
+  else
+  {
+    /* Current PLL configuration cannot be modified */
+    status = ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Update number of Flash wait states in line with new frequency and current
+  *         voltage range.
+  * @param  HCLKFrequency  HCLK frequency
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: Latency has been modified
+  *          - ERROR: Latency cannot be modified
+  */
+ErrorStatus LL_SetFlashLatency(uint32_t HCLKFrequency)
+{
+  uint32_t timeout;
+  uint32_t getlatency;
+  uint32_t latency;
+  ErrorStatus status;
+
+  /* Frequency cannot be equal to 0 or greater than max clock */
+  if ((HCLKFrequency == 0U) || (HCLKFrequency > UTILS_SCALE1_LATENCY3_FREQ))
+  {
+    status = ERROR;
+  }
+  else
+  {
+    if (HCLKFrequency > UTILS_SCALE1_LATENCY2_FREQ)
+    {
+      /* 48 < HCLK <= 64 => 2WS (3 CPU cycles) */
+      latency = LL_FLASH_LATENCY_2;
+    }
+    else
+    {
+      if (HCLKFrequency > UTILS_SCALE1_LATENCY1_FREQ)
+      {
+        /* 24 < HCLK <= 48 => 1WS (2 CPU cycles) */
+        latency = LL_FLASH_LATENCY_1;
+      }
+      else
+      {
+        /* else HCLKFrequency < 24MHz default LL_FLASH_LATENCY_0 0WS */
+        latency = LL_FLASH_LATENCY_0;
+      }
+    }
+
+    LL_FLASH_SetLatency(latency);
+
+    /* Check that the new number of wait states is taken into account to access the Flash
+       memory by reading the FLASH_ACR register */
+    timeout = 2u;
+    do
+    {
+      /* Wait for Flash latency to be updated */
+      getlatency = LL_FLASH_GetLatency();
+      timeout--;
+    } while ((getlatency != latency) && (timeout > 0u));
+
+    if(getlatency != latency)
+    {
+      status = ERROR;
+    }
+    else
+    {
+      status = SUCCESS;
+    }
+  }
+
+  return status;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup UTILS_LL_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief  Function to check that PLL can be modified
+  * @param  PLL_InputFrequency  PLL input frequency (in Hz)
+  * @param  UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains
+  *                             the configuration information for the PLL.
+  * @retval PLL output frequency (in Hz)
+  */
+static uint32_t UTILS_GetPLLOutputFrequency(uint32_t PLL_InputFrequency, LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct)
+{
+  uint32_t pllfreq;
+
+  /* Check the parameters */
+  assert_param(IS_LL_UTILS_PLLM_VALUE(UTILS_PLLInitStruct->PLLM));
+  assert_param(IS_LL_UTILS_PLLN_VALUE(UTILS_PLLInitStruct->PLLN));
+  assert_param(IS_LL_UTILS_PLLR_VALUE(UTILS_PLLInitStruct->PLLR));
+
+  /* Check different PLL parameters according to RM                          */
+  /*  - PLLM: ensure that the VCO input frequency ranges from 4 to 16 MHz.   */
+  pllfreq = PLL_InputFrequency / (((UTILS_PLLInitStruct->PLLM >> RCC_PLLCFGR_PLLM_Pos) + 1U));
+  assert_param(IS_LL_UTILS_PLLVCO_INPUT(pllfreq));
+
+  /*  - PLLN: ensure that the VCO output frequency is between 64 and 344 MHz.*/
+  pllfreq = pllfreq * (UTILS_PLLInitStruct->PLLN & (RCC_PLLCFGR_PLLN >> RCC_PLLCFGR_PLLN_Pos));
+  assert_param(IS_LL_UTILS_PLLVCO_OUTPUT(pllfreq));
+
+  /*  - PLLR: ensure that max frequency at 64000000 Hz is reached                   */
+  pllfreq = pllfreq / (((UTILS_PLLInitStruct->PLLR >> RCC_PLLCFGR_PLLR_Pos) + 1U));
+  assert_param(IS_LL_UTILS_PLL_FREQUENCY(pllfreq));
+
+  return pllfreq;
+}
+
+/**
+  * @brief  Function to check that PLL can be modified
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: PLL modification can be done
+  *          - ERROR: PLL is busy
+  */
+static ErrorStatus UTILS_PLL_IsBusy(void)
+{
+  ErrorStatus status = SUCCESS;
+
+  /* Check if PLL is busy*/
+  if (LL_RCC_PLL_IsReady() != 0U)
+  {
+    /* PLL configuration cannot be modified */
+    status = ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Function to enable PLL and switch system clock to PLL
+  * @param  SYSCLK_Frequency SYSCLK frequency
+  * @param  UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains
+  *                             the configuration information for the BUS prescalers.
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: No problem to switch system to PLL
+  *          - ERROR: Problem to switch system to PLL
+  */
+static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct)
+{
+  ErrorStatus status = SUCCESS;
+  uint32_t hclk_frequency;
+
+  assert_param(IS_LL_UTILS_SYSCLK_DIV(UTILS_ClkInitStruct->AHBCLKDivider));
+  assert_param(IS_LL_UTILS_APB1_DIV(UTILS_ClkInitStruct->APB1CLKDivider));
+
+  /* Calculate HCLK frequency */
+  hclk_frequency = __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider);
+
+  /* Increasing the number of wait states because of higher CPU frequency */
+  if (SystemCoreClock < hclk_frequency)
+  {
+    /* Set FLASH latency to highest latency */
+    status = LL_SetFlashLatency(hclk_frequency);
+  }
+
+  /* Update system clock configuration */
+  if (status == SUCCESS)
+  {
+    /* Enable PLL */
+    LL_RCC_PLL_Enable();
+    LL_RCC_PLL_EnableDomain_SYS();
+    while (LL_RCC_PLL_IsReady() != 1U)
+    {
+      /* Wait for PLL ready */
+    }
+
+    /* Sysclk activation on the main PLL */
+    LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->AHBCLKDivider);
+    LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
+    while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
+    {
+      /* Wait for system clock switch to PLL */
+    }
+
+    /* Set APB1 & APB2 prescaler*/
+    LL_RCC_SetAPB1Prescaler(UTILS_ClkInitStruct->APB1CLKDivider);
+  }
+
+  /* Decreasing the number of wait states because of lower CPU frequency */
+  if (SystemCoreClock > hclk_frequency)
+  {
+    /* Set FLASH latency to lowest latency */
+    status = LL_SetFlashLatency(hclk_frequency);
+  }
+
+  /* Update SystemCoreClock variable */
+  if (status == SUCCESS)
+  {
+    LL_SetSystemCoreClock(hclk_frequency);
+  }
+
+  return status;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/8ch.uvprojx b/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/8ch.uvprojx
new file mode 100644
index 0000000..53a5d04
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/8ch.uvprojx
@@ -0,0 +1,874 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_projx.xsd">
+
+  <SchemaVersion>2.1</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Targets>
+    <Target>
+      <TargetName>8ch</TargetName>
+      <ToolsetNumber>0x4</ToolsetNumber>
+      <ToolsetName>ARM-ADS</ToolsetName>
+      <pCCUsed>5060960::V5.06 update 7 (build 960)::.\ARMCC</pCCUsed>
+      <uAC6>0</uAC6>
+      <TargetOption>
+        <TargetCommonOption>
+          <Device>STM32G030K6Tx</Device>
+          <Vendor>STMicroelectronics</Vendor>
+          <PackID>Keil.STM32G0xx_DFP.1.3.0</PackID>
+          <PackURL>http://www.keil.com/pack/</PackURL>
+          <Cpu>IRAM(0x20000000-0x20001FFF) IROM(0x8000000-0x8007FFF)  CLOCK(8000000) CPUTYPE("Cortex-M0+") TZ</Cpu>
+          <FlashUtilSpec></FlashUtilSpec>
+          <StartupFile></StartupFile>
+          <FlashDriverDll></FlashDriverDll>
+          <DeviceId>0</DeviceId>
+          <RegisterFile></RegisterFile>
+          <MemoryEnv></MemoryEnv>
+          <Cmp></Cmp>
+          <Asm></Asm>
+          <Linker></Linker>
+          <OHString></OHString>
+          <InfinionOptionDll></InfinionOptionDll>
+          <SLE66CMisc></SLE66CMisc>
+          <SLE66AMisc></SLE66AMisc>
+          <SLE66LinkerMisc></SLE66LinkerMisc>
+          <SFDFile>$$Device:STM32G030K6Tx$CMSIS\SVD\STM32G030.svd</SFDFile>
+          <bCustSvd>0</bCustSvd>
+          <UseEnv>0</UseEnv>
+          <BinPath></BinPath>
+          <IncludePath></IncludePath>
+          <LibPath></LibPath>
+          <RegisterFilePath></RegisterFilePath>
+          <DBRegisterFilePath></DBRegisterFilePath>
+          <TargetStatus>
+            <Error>0</Error>
+            <ExitCodeStop>0</ExitCodeStop>
+            <ButtonStop>0</ButtonStop>
+            <NotGenerated>0</NotGenerated>
+            <InvalidFlash>1</InvalidFlash>
+          </TargetStatus>
+          <OutputDirectory>8ch\</OutputDirectory>
+          <OutputName>8ch</OutputName>
+          <CreateExecutable>1</CreateExecutable>
+          <CreateLib>0</CreateLib>
+          <CreateHexFile>1</CreateHexFile>
+          <DebugInformation>1</DebugInformation>
+          <BrowseInformation>1</BrowseInformation>
+          <ListingPath></ListingPath>
+          <HexFormatSelection>1</HexFormatSelection>
+          <Merge32K>0</Merge32K>
+          <CreateBatchFile>0</CreateBatchFile>
+          <BeforeCompile>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopU1X>0</nStopU1X>
+            <nStopU2X>0</nStopU2X>
+          </BeforeCompile>
+          <BeforeMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopB1X>0</nStopB1X>
+            <nStopB2X>0</nStopB2X>
+          </BeforeMake>
+          <AfterMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopA1X>0</nStopA1X>
+            <nStopA2X>0</nStopA2X>
+          </AfterMake>
+          <SelectedForBatchBuild>1</SelectedForBatchBuild>
+          <SVCSIdString></SVCSIdString>
+        </TargetCommonOption>
+        <CommonProperty>
+          <UseCPPCompiler>0</UseCPPCompiler>
+          <RVCTCodeConst>0</RVCTCodeConst>
+          <RVCTZI>0</RVCTZI>
+          <RVCTOtherData>0</RVCTOtherData>
+          <ModuleSelection>0</ModuleSelection>
+          <IncludeInBuild>1</IncludeInBuild>
+          <AlwaysBuild>0</AlwaysBuild>
+          <GenerateAssemblyFile>0</GenerateAssemblyFile>
+          <AssembleAssemblyFile>0</AssembleAssemblyFile>
+          <PublicsOnly>0</PublicsOnly>
+          <StopOnExitCode>3</StopOnExitCode>
+          <CustomArgument></CustomArgument>
+          <IncludeLibraryModules></IncludeLibraryModules>
+          <ComprImg>0</ComprImg>
+        </CommonProperty>
+        <DllOption>
+          <SimDllName>SARMCM3.DLL</SimDllName>
+          <SimDllArguments>-REMAP</SimDllArguments>
+          <SimDlgDll>DARMCM1.DLL</SimDlgDll>
+          <SimDlgDllArguments>-pCM0+</SimDlgDllArguments>
+          <TargetDllName>SARMCM3.DLL</TargetDllName>
+          <TargetDllArguments> </TargetDllArguments>
+          <TargetDlgDll>TARMCM1.DLL</TargetDlgDll>
+          <TargetDlgDllArguments>-pCM0+</TargetDlgDllArguments>
+        </DllOption>
+        <DebugOption>
+          <OPTHX>
+            <HexSelection>1</HexSelection>
+            <HexRangeLowAddress>0</HexRangeLowAddress>
+            <HexRangeHighAddress>0</HexRangeHighAddress>
+            <HexOffset>0</HexOffset>
+            <Oh166RecLen>16</Oh166RecLen>
+          </OPTHX>
+        </DebugOption>
+        <Utilities>
+          <Flash1>
+            <UseTargetDll>1</UseTargetDll>
+            <UseExternalTool>0</UseExternalTool>
+            <RunIndependent>0</RunIndependent>
+            <UpdateFlashBeforeDebugging>1</UpdateFlashBeforeDebugging>
+            <Capability>1</Capability>
+            <DriverSelection>4101</DriverSelection>
+          </Flash1>
+          <bUseTDR>1</bUseTDR>
+          <Flash2>BIN\UL2V8M.DLL</Flash2>
+          <Flash3>"" ()</Flash3>
+          <Flash4></Flash4>
+          <pFcarmOut></pFcarmOut>
+          <pFcarmGrp></pFcarmGrp>
+          <pFcArmRoot></pFcArmRoot>
+          <FcArmLst>0</FcArmLst>
+        </Utilities>
+        <TargetArmAds>
+          <ArmAdsMisc>
+            <GenerateListings>0</GenerateListings>
+            <asHll>1</asHll>
+            <asAsm>1</asAsm>
+            <asMacX>1</asMacX>
+            <asSyms>1</asSyms>
+            <asFals>1</asFals>
+            <asDbgD>1</asDbgD>
+            <asForm>1</asForm>
+            <ldLst>0</ldLst>
+            <ldmm>1</ldmm>
+            <ldXref>1</ldXref>
+            <BigEnd>0</BigEnd>
+            <AdsALst>1</AdsALst>
+            <AdsACrf>1</AdsACrf>
+            <AdsANop>0</AdsANop>
+            <AdsANot>0</AdsANot>
+            <AdsLLst>1</AdsLLst>
+            <AdsLmap>1</AdsLmap>
+            <AdsLcgr>1</AdsLcgr>
+            <AdsLsym>1</AdsLsym>
+            <AdsLszi>1</AdsLszi>
+            <AdsLtoi>1</AdsLtoi>
+            <AdsLsun>1</AdsLsun>
+            <AdsLven>1</AdsLven>
+            <AdsLsxf>1</AdsLsxf>
+            <RvctClst>0</RvctClst>
+            <GenPPlst>0</GenPPlst>
+            <AdsCpuType>"Cortex-M0+"</AdsCpuType>
+            <RvctDeviceName></RvctDeviceName>
+            <mOS>0</mOS>
+            <uocRom>0</uocRom>
+            <uocRam>0</uocRam>
+            <hadIROM>1</hadIROM>
+            <hadIRAM>1</hadIRAM>
+            <hadXRAM>0</hadXRAM>
+            <uocXRam>0</uocXRam>
+            <RvdsVP>0</RvdsVP>
+            <RvdsMve>0</RvdsMve>
+            <RvdsCdeCp>0</RvdsCdeCp>
+            <hadIRAM2>0</hadIRAM2>
+            <hadIROM2>0</hadIROM2>
+            <StupSel>8</StupSel>
+            <useUlib>0</useUlib>
+            <EndSel>0</EndSel>
+            <uLtcg>0</uLtcg>
+            <nSecure>0</nSecure>
+            <RoSelD>3</RoSelD>
+            <RwSelD>4</RwSelD>
+            <CodeSel>0</CodeSel>
+            <OptFeed>0</OptFeed>
+            <NoZi1>0</NoZi1>
+            <NoZi2>0</NoZi2>
+            <NoZi3>0</NoZi3>
+            <NoZi4>0</NoZi4>
+            <NoZi5>0</NoZi5>
+            <Ro1Chk>0</Ro1Chk>
+            <Ro2Chk>0</Ro2Chk>
+            <Ro3Chk>0</Ro3Chk>
+            <Ir1Chk>1</Ir1Chk>
+            <Ir2Chk>1</Ir2Chk>
+            <Ra1Chk>0</Ra1Chk>
+            <Ra2Chk>0</Ra2Chk>
+            <Ra3Chk>0</Ra3Chk>
+            <Im1Chk>1</Im1Chk>
+            <Im2Chk>0</Im2Chk>
+            <OnChipMemories>
+              <Ocm1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm1>
+              <Ocm2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm2>
+              <Ocm3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm3>
+              <Ocm4>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm4>
+              <Ocm5>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm5>
+              <Ocm6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm6>
+              <IRAM>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x2000</Size>
+              </IRAM>
+              <IROM>
+                <Type>1</Type>
+                <StartAddress>0x8000000</StartAddress>
+                <Size>0x8000</Size>
+              </IROM>
+              <XRAM>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </XRAM>
+              <OCR_RVCT1>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT1>
+              <OCR_RVCT2>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT2>
+              <OCR_RVCT3>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT3>
+              <OCR_RVCT4>
+                <Type>1</Type>
+                <StartAddress>0x8000000</StartAddress>
+                <Size>0x200</Size>
+              </OCR_RVCT4>
+              <OCR_RVCT5>
+                <Type>1</Type>
+                <StartAddress>0x8001000</StartAddress>
+                <Size>0x6800</Size>
+              </OCR_RVCT5>
+              <OCR_RVCT6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT6>
+              <OCR_RVCT7>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT7>
+              <OCR_RVCT8>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT8>
+              <OCR_RVCT9>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x2000</Size>
+              </OCR_RVCT9>
+              <OCR_RVCT10>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT10>
+            </OnChipMemories>
+            <RvctStartVector></RvctStartVector>
+          </ArmAdsMisc>
+          <Cads>
+            <interw>1</interw>
+            <Optim>1</Optim>
+            <oTime>0</oTime>
+            <SplitLS>0</SplitLS>
+            <OneElfS>1</OneElfS>
+            <Strict>0</Strict>
+            <EnumInt>0</EnumInt>
+            <PlainCh>0</PlainCh>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <wLevel>3</wLevel>
+            <uThumb>0</uThumb>
+            <uSurpInc>0</uSurpInc>
+            <uC99>1</uC99>
+            <uGnu>0</uGnu>
+            <useXO>0</useXO>
+            <v6Lang>5</v6Lang>
+            <v6LangP>3</v6LangP>
+            <vShortEn>1</vShortEn>
+            <vShortWch>1</vShortWch>
+            <v6Lto>0</v6Lto>
+            <v6WtE>0</v6WtE>
+            <v6Rtti>0</v6Rtti>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define>USE_HAL_DRIVER,STM32G030xx</Define>
+              <Undefine></Undefine>
+              <IncludePath>../Core/Inc;../Drivers/STM32G0xx_HAL_Driver/Inc;../Drivers/STM32G0xx_HAL_Driver/Inc/Legacy;../Drivers/CMSIS/Device/ST/STM32G0xx/Include;../Drivers/CMSIS/Include;..\MDK-ARM</IncludePath>
+            </VariousControls>
+          </Cads>
+          <Aads>
+            <interw>1</interw>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <thumb>0</thumb>
+            <SplitLS>0</SplitLS>
+            <SwStkChk>0</SwStkChk>
+            <NoWarn>0</NoWarn>
+            <uSurpInc>0</uSurpInc>
+            <useXO>0</useXO>
+            <ClangAsOpt>1</ClangAsOpt>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Aads>
+          <LDads>
+            <umfTarg>1</umfTarg>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <noStLib>0</noStLib>
+            <RepFail>1</RepFail>
+            <useFile>0</useFile>
+            <TextAddressRange></TextAddressRange>
+            <DataAddressRange></DataAddressRange>
+            <pXoBase></pXoBase>
+            <ScatterFile></ScatterFile>
+            <IncludeLibs></IncludeLibs>
+            <IncludeLibsPath></IncludeLibsPath>
+            <Misc></Misc>
+            <LinkerInputFile></LinkerInputFile>
+            <DisabledWarnings></DisabledWarnings>
+          </LDads>
+        </TargetArmAds>
+      </TargetOption>
+      <Groups>
+        <Group>
+          <GroupName>Application/MDK-ARM</GroupName>
+          <Files>
+            <File>
+              <FileName>startup_stm32g030xx.s</FileName>
+              <FileType>2</FileType>
+              <FilePath>startup_stm32g030xx.s</FilePath>
+            </File>
+            <File>
+              <FileName>8ch.map</FileName>
+              <FileType>5</FileType>
+              <FilePath>.\8ch\8ch.map</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>Application/User/Core</GroupName>
+          <Files>
+            <File>
+              <FileName>save.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>.\save.c</FilePath>
+            </File>
+            <File>
+              <FileName>main.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Core/Src/main.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32g0xx_it.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Core/Src/stm32g0xx_it.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32g0xx_hal_msp.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Core/Src/stm32g0xx_hal_msp.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>Drivers/STM32G0xx_HAL_Driver</GroupName>
+          <Files>
+            <File>
+              <FileName>stm32g0xx_hal_adc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c</FilePath>
+              <FileOption>
+                <CommonProperty>
+                  <UseCPPCompiler>2</UseCPPCompiler>
+                  <RVCTCodeConst>0</RVCTCodeConst>
+                  <RVCTZI>0</RVCTZI>
+                  <RVCTOtherData>0</RVCTOtherData>
+                  <ModuleSelection>0</ModuleSelection>
+                  <IncludeInBuild>1</IncludeInBuild>
+                  <AlwaysBuild>2</AlwaysBuild>
+                  <GenerateAssemblyFile>2</GenerateAssemblyFile>
+                  <AssembleAssemblyFile>2</AssembleAssemblyFile>
+                  <PublicsOnly>2</PublicsOnly>
+                  <StopOnExitCode>11</StopOnExitCode>
+                  <CustomArgument></CustomArgument>
+                  <IncludeLibraryModules></IncludeLibraryModules>
+                  <ComprImg>1</ComprImg>
+                </CommonProperty>
+                <FileArmAds>
+                  <Cads>
+                    <interw>2</interw>
+                    <Optim>0</Optim>
+                    <oTime>2</oTime>
+                    <SplitLS>2</SplitLS>
+                    <OneElfS>2</OneElfS>
+                    <Strict>2</Strict>
+                    <EnumInt>2</EnumInt>
+                    <PlainCh>2</PlainCh>
+                    <Ropi>2</Ropi>
+                    <Rwpi>2</Rwpi>
+                    <wLevel>0</wLevel>
+                    <uThumb>2</uThumb>
+                    <uSurpInc>2</uSurpInc>
+                    <uC99>2</uC99>
+                    <uGnu>2</uGnu>
+                    <useXO>2</useXO>
+                    <v6Lang>0</v6Lang>
+                    <v6LangP>0</v6LangP>
+                    <vShortEn>2</vShortEn>
+                    <vShortWch>2</vShortWch>
+                    <v6Lto>2</v6Lto>
+                    <v6WtE>2</v6WtE>
+                    <v6Rtti>2</v6Rtti>
+                    <VariousControls>
+                      <MiscControls></MiscControls>
+                      <Define></Define>
+                      <Undefine></Undefine>
+                      <IncludePath></IncludePath>
+                    </VariousControls>
+                  </Cads>
+                </FileArmAds>
+              </FileOption>
+            </File>
+            <File>
+              <FileName>stm32g0xx_hal_adc_ex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc_ex.c</FilePath>
+              <FileOption>
+                <CommonProperty>
+                  <UseCPPCompiler>2</UseCPPCompiler>
+                  <RVCTCodeConst>0</RVCTCodeConst>
+                  <RVCTZI>0</RVCTZI>
+                  <RVCTOtherData>0</RVCTOtherData>
+                  <ModuleSelection>0</ModuleSelection>
+                  <IncludeInBuild>1</IncludeInBuild>
+                  <AlwaysBuild>2</AlwaysBuild>
+                  <GenerateAssemblyFile>2</GenerateAssemblyFile>
+                  <AssembleAssemblyFile>2</AssembleAssemblyFile>
+                  <PublicsOnly>2</PublicsOnly>
+                  <StopOnExitCode>11</StopOnExitCode>
+                  <CustomArgument></CustomArgument>
+                  <IncludeLibraryModules></IncludeLibraryModules>
+                  <ComprImg>1</ComprImg>
+                </CommonProperty>
+                <FileArmAds>
+                  <Cads>
+                    <interw>2</interw>
+                    <Optim>0</Optim>
+                    <oTime>2</oTime>
+                    <SplitLS>2</SplitLS>
+                    <OneElfS>2</OneElfS>
+                    <Strict>2</Strict>
+                    <EnumInt>2</EnumInt>
+                    <PlainCh>2</PlainCh>
+                    <Ropi>2</Ropi>
+                    <Rwpi>2</Rwpi>
+                    <wLevel>0</wLevel>
+                    <uThumb>2</uThumb>
+                    <uSurpInc>2</uSurpInc>
+                    <uC99>2</uC99>
+                    <uGnu>2</uGnu>
+                    <useXO>2</useXO>
+                    <v6Lang>0</v6Lang>
+                    <v6LangP>0</v6LangP>
+                    <vShortEn>2</vShortEn>
+                    <vShortWch>2</vShortWch>
+                    <v6Lto>2</v6Lto>
+                    <v6WtE>2</v6WtE>
+                    <v6Rtti>2</v6Rtti>
+                    <VariousControls>
+                      <MiscControls></MiscControls>
+                      <Define></Define>
+                      <Undefine></Undefine>
+                      <IncludePath></IncludePath>
+                    </VariousControls>
+                  </Cads>
+                </FileArmAds>
+              </FileOption>
+            </File>
+            <File>
+              <FileName>stm32g0xx_ll_adc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c</FilePath>
+              <FileOption>
+                <CommonProperty>
+                  <UseCPPCompiler>2</UseCPPCompiler>
+                  <RVCTCodeConst>0</RVCTCodeConst>
+                  <RVCTZI>0</RVCTZI>
+                  <RVCTOtherData>0</RVCTOtherData>
+                  <ModuleSelection>0</ModuleSelection>
+                  <IncludeInBuild>1</IncludeInBuild>
+                  <AlwaysBuild>2</AlwaysBuild>
+                  <GenerateAssemblyFile>2</GenerateAssemblyFile>
+                  <AssembleAssemblyFile>2</AssembleAssemblyFile>
+                  <PublicsOnly>2</PublicsOnly>
+                  <StopOnExitCode>11</StopOnExitCode>
+                  <CustomArgument></CustomArgument>
+                  <IncludeLibraryModules></IncludeLibraryModules>
+                  <ComprImg>1</ComprImg>
+                </CommonProperty>
+                <FileArmAds>
+                  <Cads>
+                    <interw>2</interw>
+                    <Optim>0</Optim>
+                    <oTime>2</oTime>
+                    <SplitLS>2</SplitLS>
+                    <OneElfS>2</OneElfS>
+                    <Strict>2</Strict>
+                    <EnumInt>2</EnumInt>
+                    <PlainCh>2</PlainCh>
+                    <Ropi>2</Ropi>
+                    <Rwpi>2</Rwpi>
+                    <wLevel>0</wLevel>
+                    <uThumb>2</uThumb>
+                    <uSurpInc>2</uSurpInc>
+                    <uC99>2</uC99>
+                    <uGnu>2</uGnu>
+                    <useXO>2</useXO>
+                    <v6Lang>0</v6Lang>
+                    <v6LangP>0</v6LangP>
+                    <vShortEn>2</vShortEn>
+                    <vShortWch>2</vShortWch>
+                    <v6Lto>2</v6Lto>
+                    <v6WtE>2</v6WtE>
+                    <v6Rtti>2</v6Rtti>
+                    <VariousControls>
+                      <MiscControls></MiscControls>
+                      <Define></Define>
+                      <Undefine></Undefine>
+                      <IncludePath></IncludePath>
+                    </VariousControls>
+                  </Cads>
+                </FileArmAds>
+              </FileOption>
+            </File>
+            <File>
+              <FileName>stm32g0xx_hal_rcc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32g0xx_hal_rcc_ex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32g0xx_ll_rcc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32g0xx_hal_flash.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32g0xx_hal_flash_ex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32g0xx_hal_gpio.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32g0xx_hal_dma.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32g0xx_hal_dma_ex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma_ex.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32g0xx_ll_dma.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32g0xx_hal_pwr.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32g0xx_hal_pwr_ex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32g0xx_hal_cortex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32g0xx_hal.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32g0xx_hal_exti.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_exti.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32g0xx_hal_iwdg.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_iwdg.c</FilePath>
+              <FileOption>
+                <CommonProperty>
+                  <UseCPPCompiler>2</UseCPPCompiler>
+                  <RVCTCodeConst>0</RVCTCodeConst>
+                  <RVCTZI>0</RVCTZI>
+                  <RVCTOtherData>0</RVCTOtherData>
+                  <ModuleSelection>0</ModuleSelection>
+                  <IncludeInBuild>1</IncludeInBuild>
+                  <AlwaysBuild>2</AlwaysBuild>
+                  <GenerateAssemblyFile>2</GenerateAssemblyFile>
+                  <AssembleAssemblyFile>2</AssembleAssemblyFile>
+                  <PublicsOnly>2</PublicsOnly>
+                  <StopOnExitCode>11</StopOnExitCode>
+                  <CustomArgument></CustomArgument>
+                  <IncludeLibraryModules></IncludeLibraryModules>
+                  <ComprImg>1</ComprImg>
+                </CommonProperty>
+                <FileArmAds>
+                  <Cads>
+                    <interw>2</interw>
+                    <Optim>0</Optim>
+                    <oTime>2</oTime>
+                    <SplitLS>2</SplitLS>
+                    <OneElfS>2</OneElfS>
+                    <Strict>2</Strict>
+                    <EnumInt>2</EnumInt>
+                    <PlainCh>2</PlainCh>
+                    <Ropi>2</Ropi>
+                    <Rwpi>2</Rwpi>
+                    <wLevel>0</wLevel>
+                    <uThumb>2</uThumb>
+                    <uSurpInc>2</uSurpInc>
+                    <uC99>2</uC99>
+                    <uGnu>2</uGnu>
+                    <useXO>2</useXO>
+                    <v6Lang>0</v6Lang>
+                    <v6LangP>0</v6LangP>
+                    <vShortEn>2</vShortEn>
+                    <vShortWch>2</vShortWch>
+                    <v6Lto>2</v6Lto>
+                    <v6WtE>2</v6WtE>
+                    <v6Rtti>2</v6Rtti>
+                    <VariousControls>
+                      <MiscControls></MiscControls>
+                      <Define></Define>
+                      <Undefine></Undefine>
+                      <IncludePath></IncludePath>
+                    </VariousControls>
+                  </Cads>
+                </FileArmAds>
+              </FileOption>
+            </File>
+            <File>
+              <FileName>stm32g0xx_hal_tim.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32g0xx_hal_tim_ex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32g0xx_hal_uart.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c</FilePath>
+              <FileOption>
+                <CommonProperty>
+                  <UseCPPCompiler>2</UseCPPCompiler>
+                  <RVCTCodeConst>0</RVCTCodeConst>
+                  <RVCTZI>0</RVCTZI>
+                  <RVCTOtherData>0</RVCTOtherData>
+                  <ModuleSelection>0</ModuleSelection>
+                  <IncludeInBuild>1</IncludeInBuild>
+                  <AlwaysBuild>2</AlwaysBuild>
+                  <GenerateAssemblyFile>2</GenerateAssemblyFile>
+                  <AssembleAssemblyFile>2</AssembleAssemblyFile>
+                  <PublicsOnly>2</PublicsOnly>
+                  <StopOnExitCode>11</StopOnExitCode>
+                  <CustomArgument></CustomArgument>
+                  <IncludeLibraryModules></IncludeLibraryModules>
+                  <ComprImg>1</ComprImg>
+                </CommonProperty>
+                <FileArmAds>
+                  <Cads>
+                    <interw>2</interw>
+                    <Optim>0</Optim>
+                    <oTime>2</oTime>
+                    <SplitLS>2</SplitLS>
+                    <OneElfS>2</OneElfS>
+                    <Strict>2</Strict>
+                    <EnumInt>2</EnumInt>
+                    <PlainCh>2</PlainCh>
+                    <Ropi>2</Ropi>
+                    <Rwpi>2</Rwpi>
+                    <wLevel>0</wLevel>
+                    <uThumb>2</uThumb>
+                    <uSurpInc>2</uSurpInc>
+                    <uC99>2</uC99>
+                    <uGnu>2</uGnu>
+                    <useXO>2</useXO>
+                    <v6Lang>0</v6Lang>
+                    <v6LangP>0</v6LangP>
+                    <vShortEn>2</vShortEn>
+                    <vShortWch>2</vShortWch>
+                    <v6Lto>2</v6Lto>
+                    <v6WtE>2</v6WtE>
+                    <v6Rtti>2</v6Rtti>
+                    <VariousControls>
+                      <MiscControls></MiscControls>
+                      <Define></Define>
+                      <Undefine></Undefine>
+                      <IncludePath></IncludePath>
+                    </VariousControls>
+                  </Cads>
+                </FileArmAds>
+              </FileOption>
+            </File>
+            <File>
+              <FileName>stm32g0xx_hal_uart_ex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c</FilePath>
+              <FileOption>
+                <CommonProperty>
+                  <UseCPPCompiler>2</UseCPPCompiler>
+                  <RVCTCodeConst>0</RVCTCodeConst>
+                  <RVCTZI>0</RVCTZI>
+                  <RVCTOtherData>0</RVCTOtherData>
+                  <ModuleSelection>0</ModuleSelection>
+                  <IncludeInBuild>1</IncludeInBuild>
+                  <AlwaysBuild>2</AlwaysBuild>
+                  <GenerateAssemblyFile>2</GenerateAssemblyFile>
+                  <AssembleAssemblyFile>2</AssembleAssemblyFile>
+                  <PublicsOnly>2</PublicsOnly>
+                  <StopOnExitCode>11</StopOnExitCode>
+                  <CustomArgument></CustomArgument>
+                  <IncludeLibraryModules></IncludeLibraryModules>
+                  <ComprImg>1</ComprImg>
+                </CommonProperty>
+                <FileArmAds>
+                  <Cads>
+                    <interw>2</interw>
+                    <Optim>0</Optim>
+                    <oTime>2</oTime>
+                    <SplitLS>2</SplitLS>
+                    <OneElfS>2</OneElfS>
+                    <Strict>2</Strict>
+                    <EnumInt>2</EnumInt>
+                    <PlainCh>2</PlainCh>
+                    <Ropi>2</Ropi>
+                    <Rwpi>2</Rwpi>
+                    <wLevel>0</wLevel>
+                    <uThumb>2</uThumb>
+                    <uSurpInc>2</uSurpInc>
+                    <uC99>2</uC99>
+                    <uGnu>2</uGnu>
+                    <useXO>2</useXO>
+                    <v6Lang>0</v6Lang>
+                    <v6LangP>0</v6LangP>
+                    <vShortEn>2</vShortEn>
+                    <vShortWch>2</vShortWch>
+                    <v6Lto>2</v6Lto>
+                    <v6WtE>2</v6WtE>
+                    <v6Rtti>2</v6Rtti>
+                    <VariousControls>
+                      <MiscControls></MiscControls>
+                      <Define></Define>
+                      <Undefine></Undefine>
+                      <IncludePath></IncludePath>
+                    </VariousControls>
+                  </Cads>
+                </FileArmAds>
+              </FileOption>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>Drivers/CMSIS</GroupName>
+          <Files>
+            <File>
+              <FileName>system_stm32g0xx.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../Core/Src/system_stm32g0xx.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>::CMSIS</GroupName>
+        </Group>
+      </Groups>
+    </Target>
+  </Targets>
+
+  <RTE>
+    <apis/>
+    <components>
+      <component Cclass="CMSIS" Cgroup="CORE" Cvendor="ARM" Cversion="4.3.0" condition="CMSIS Core">
+        <package name="CMSIS" schemaVersion="1.3" url="http://www.keil.com/pack/" vendor="ARM" version="4.5.0"/>
+        <targetInfos>
+          <targetInfo name="8ch"/>
+        </targetInfos>
+      </component>
+    </components>
+    <files/>
+  </RTE>
+
+</Project>
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/8ch/8ch_sct.Bak b/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/8ch/8ch_sct.Bak
new file mode 100644
index 0000000..b167690
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/8ch/8ch_sct.Bak
@@ -0,0 +1,20 @@
+; *************************************************************
+; *** Scatter-Loading Description File generated by uVision ***
+; *************************************************************
+
+LR_IROM1 0x08000000 0x00000200  {    ; load region size_region
+  ER_IROM1 0x08000000 0x00000200  {  ; load address = execution address
+   *.o (RESET, +First)
+   *(InRoot$$Sections)
+   .ANY (+RO)
+  }
+  RW_IRAM1 0x20000000 0x00002000  {  ; RW data
+   .ANY (+RW +ZI)
+  }
+}
+
+LR_IROM2 0x08001000 0x00006800  {
+  ER_IROM2 0x08001000 0x00006800  {  ; load address = execution address
+   .ANY (+RO)
+  }
+}
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/DebugConfig/8ch_STM32G030K6Tx_1.0.0.dbgconf b/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/DebugConfig/8ch_STM32G030K6Tx_1.0.0.dbgconf
new file mode 100644
index 0000000..bcf3386
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/DebugConfig/8ch_STM32G030K6Tx_1.0.0.dbgconf
@@ -0,0 +1,35 @@
+// File: STM32G0x0.dbgconf
+// Version: 1.0.0
+// Note: refer to STM32G0x0 reference manual (RM0454)
+
+// <<< Use Configuration Wizard in Context Menu >>>
+
+// <h> Debug MCU configuration register (DBGMCU_CR)
+//                                   <i> Reserved bits must be kept at reset value
+//   <o.2>  DBG_STANDBY              <i> Debug Standby Mode
+//   <o.1>  DBG_STOP                 <i> Debug Stop Mode
+// </h>
+DbgMCU_CR = 0x00000006;
+
+// <h> Debug MCU APB freeze register 1 (DBGMCU_APB_FZ1)
+//                                   <i> Reserved bits must be kept at reset value
+//   <o.21> DBG_I2C1_SMBUS_TIMEOUT   <i> I2C1 SMBUS timeout is frozen
+//   <o.12> DBG_IWDG_STOP            <i> Debug independent watchdog stopped when core is halted
+//   <o.11> DBG_WWDG_STOP            <i> Debug window watchdog stopped when core is halted
+//   <o.10> DBG_RTC_STOP             <i> Debug RTC stopped when core is halted
+//   <o.5>  DBG_TIM7_STOP            <i> TIM7 counter stopped when core is halted
+//   <o.4>  DBG_TIM6_STOP            <i> TIM6 counter stopped when core is halted
+//   <o.1>  DBG_TIM3_STOP            <i> TIM3 counter stopped when core is halted
+// </h>
+DbgMCU_APB_Fz1 = 0x00000000;
+
+// <h> Debug MCU APB freeze register 2 (DBGMCU_APB_FZ2)
+//                                   <i> Reserved bits must be kept at reset value
+//   <o.18> DBG_TIM17_STOP            <i> TIM17 counter stopped when core is halted
+//   <o.17> DBG_TIM16_STOP            <i> TIM16 counter stopped when core is halted
+//   <o.16> DBG_TIM15_STOP            <i> TIM15 counter stopped when core is halted
+//   <o.11> DBG_TIM1_STOP             <i> TIM1 counter stopped when core is halted
+// </h>
+DbgMCU_APB_Fz2 = 0x00000000;
+
+// <<< end of configuration section >>>
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/EventRecorderStub.scvd b/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/EventRecorderStub.scvd
new file mode 100644
index 0000000..2956b29
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/EventRecorderStub.scvd
@@ -0,0 +1,9 @@
+<?xml version="1.0" encoding="utf-8"?>
+
+<component_viewer schemaVersion="0.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="Component_Viewer.xsd">
+
+<component name="EventRecorderStub" version="1.0.0"/>       <!--name and version of the component-->
+  <events>
+  </events>
+
+</component_viewer>
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/RTE/_8ch/RTE_Components.h b/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/RTE/_8ch/RTE_Components.h
new file mode 100644
index 0000000..30d012b
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/RTE/_8ch/RTE_Components.h
@@ -0,0 +1,21 @@
+
+/*
+ * Auto generated Run-Time-Environment Configuration File
+ *      *** Do not modify ! ***
+ *
+ * Project: '8ch' 
+ * Target:  '8ch' 
+ */
+
+#ifndef RTE_COMPONENTS_H
+#define RTE_COMPONENTS_H
+
+
+/*
+ * Define the Device Header File: 
+ */
+#define CMSIS_device_header "stm32g0xx.h"
+
+
+
+#endif /* RTE_COMPONENTS_H */
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/save.c b/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/save.c
new file mode 100644
index 0000000..d0a5dd0
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/save.c
@@ -0,0 +1,338 @@
+#include "save.h"
+#include "stdlib.h"
+
+
+extern uint8_t SystemError;
+
+const struct SystemSet_DEF SystemSetDefault = {
+	
+  OUT_LENG_DEF_H,OUT_LENG_DEF_L,
+
+  {0, 1, 2, 3, 4, 5, 6, 7,},
+//  {4,7,5,6,0,1,2,3,},
+	
+	{ADC_DIV_DEF, ADC_DIV_DEF, ADC_DIV_DEF, ADC_DIV_DEF,
+	 ADC_DIV_DEF, ADC_DIV_DEF, ADC_DIV_DEF, ADC_DIV_DEF},
+
+  ENABLE,
+  ENABLE,
+  WAIT_MUTE_TIMES,
+  
+  {0xCC, },
+		
+  {ADC_TRIGGER_LEVEL, ADC_TRIGGER_LEVEL, ADC_TRIGGER_LEVEL, ADC_TRIGGER_LEVEL,
+   ADC_TRIGGER_LEVEL, ADC_TRIGGER_LEVEL, ADC_TRIGGER_LEVEL, ADC_TRIGGER_LEVEL,},
+  
+  {0xCCCC, },
+  
+  0xCCCCCCCCCCCCCCCC,
+  
+};
+
+
+const struct SystemSet_DEF SystemSetTest = {
+	
+  50,50,
+
+  {0, 1, 2, 3, 4, 5, 6, 7,},
+	
+	{100, 100, 100, 100, 100, 100, 100, 100, },
+
+  0,
+  0,
+  10,
+  
+  {0xCC, },
+		
+  {100, 100, 100, 100, 100, 100, 100, 100,},
+  
+  {0xCCCC, },
+  
+  0xCCCCCCCCCCCCCCCC,
+  
+};
+
+
+struct SystemSet_DEF SystemSet;
+struct SystemSet_DEF SystemSetTemp;
+
+
+void LoadSave(void){
+  uint32_t ADDR = FLASH_ADDR_SAVE; 
+  memcpy(&SystemSet,(uint8_t*)ADDR,sizeof(SystemSet));
+}
+
+int CmpSave(void){
+  uint32_t ADDR = FLASH_ADDR_SAVE; 
+  return memcmp(&SystemSet,(uint8_t*)ADDR,sizeof(SystemSet));
+}
+
+
+uint8_t CheckSave(struct SystemSet_DEF* Set){
+  if(Set->OutHiLength > OUT_LENG_MAX || Set->OutHiLength < OUT_LENG_MIN)return 1;
+  if(Set->OutLoLength > OUT_LENG_MAX || Set->OutLoLength < OUT_LENG_MIN)return 1;
+	
+  for(uint8_t i=0;i<8;i++){
+    uint8_t count = 0;
+    for(uint8_t j=0;j<8;j++){
+      if(Set->ADC_ChannelRemap[j] == i)count++;
+    }
+    if(count != 1)return 1;
+		if(Set->ADC_Mul[i] < 10)return 1;
+  }
+  if(Set->MuteEnable > 1)return 1;
+  if(Set->ADC_Mute_Side > 1)return 1;
+  if(Set->RES2 == 0xFFFFFFFFFFFFFFFF)return 1;
+  if(Set->RES2 == 0x0)return 1;
+  
+  return 0;
+}
+
+
+
+void SaveInit(void){
+  
+  LoadSave();
+  if(CheckSave(&SystemSet)){
+    SystemSet = SystemSetDefault;
+    CloseIrqAndSave();
+    LoadSave();
+    if(CheckSave(&SystemSet)){
+      SystemSet = SystemSetDefault;
+      SystemError = 1;
+    }
+  }
+}
+
+
+uint8_t DoSave(void){
+  uint32_t PageError = 0; 
+  uint64_t* pSystemSet = (uint64_t*)&SystemSet; 
+  
+  FLASH_EraseInitTypeDef FLASH_EraseInitType = {
+	FLASH_TYPEERASE_PAGES,0,FLASH_PAGE_SAVE,1
+	};
+  
+  if(CheckSave(&SystemSet))return 1;
+  if(CmpSave() == 0)return 0;
+  
+  HAL_FLASH_Unlock();
+  
+  HAL_FLASHEx_Erase(&FLASH_EraseInitType, &PageError);
+  
+  if(0xFFFFFFFF != PageError){
+    //Erase Failed!
+    SystemError = 1;
+		HAL_FLASH_Lock();
+    return 1;
+  }
+  
+  for(uint16_t i=0;i<(sizeof(SystemSet)/8);i++){
+    HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, FLASH_ADDR_SAVE + (i*8), pSystemSet[i]);
+  }
+  
+  HAL_FLASH_Lock();
+  return 0;
+}
+
+
+
+const uint16_t CRCVALUE[256]=
+{
+  0x0000,0xC1C0,0x81C1,0x4001,0x01C3,0xC003,0x8002,0x41C2,0x01C6,0xC006,0x8007,0x41C7,
+	0x0005,0xC1C5,0x81C4,0x4004,0x01CC,0xC00C,0x800D,0x41CD,0x000F,0xC1CF,0x81CE,0x400E,
+	0x000A,0xC1CA,0x81CB,0x400B,0x01C9,0xC009,0x8008,0x41C8,0x01D8,0xC018,0x8019,0x41D9,
+	0x001B,0xC1DB,0x81DA,0x401A,0x001E,0xC1DE,0x81DF,0x401F,0x01DD,0xC01D,0x801C,0x41DC,
+	0x0014,0xC1D4,0x81D5,0x4015,0x01D7,0xC017,0x8016,0x41D6,0x01D2,0xC012,0x8013,0x41D3,
+	0x0011,0xC1D1,0x81D0,0x4010,0x01F0,0xC030,0x8031,0x41F1,0x0033,0xC1F3,0x81F2,0x4032,
+	0x0036,0xC1F6,0x81F7,0x4037,0x01F5,0xC035,0x8034,0x41F4,0x003C,0xC1FC,0x81FD,0x403D,
+	0x01FF,0xC03F,0x803E,0x41FE,0x01FA,0xC03A,0x803B,0x41FB,0x0039,0xC1F9,0x81F8,0x4038,
+	0x0028,0xC1E8,0x81E9,0x4029,0x01EB,0xC02B,0x802A,0x41EA,0x01EE,0xC02E,0x802F,0x41EF,
+	0x002D,0xC1ED,0x81EC,0x402C,0x01E4,0xC024,0x8025,0x41E5,0x0027,0xC1E7,0x81E6,0x4026,
+	0x0022,0xC1E2,0x81E3,0x4023,0x01E1,0xC021,0x8020,0x41E0,0x01A0,0xC060,0x8061,0x41A1,
+	0x0063,0xC1A3,0x81A2,0x4062,0x0066,0xC1A6,0x81A7,0x4067,0x01A5,0xC065,0x8064,0x41A4,
+	0x006C,0xC1AC,0x81AD,0x406D,0x01AF,0xC06F,0x806E,0x41AE,0x01AA,0xC06A,0x806B,0x41AB,
+	0x0069,0xC1A9,0x81A8,0x4068,0x0078,0xC1B8,0x81B9,0x4079,0x01BB,0xC07B,0x807A,0x41BA,
+	0x01BE,0xC07E,0x807F,0x41BF,0x007D,0xC1BD,0x81BC,0x407C,0x01B4,0xC074,0x8075,0x41B5,
+	0x0077,0xC1B7,0x81B6,0x4076,0x0072,0xC1B2,0x81B3,0x4073,0x01B1,0xC071,0x8070,0x41B0,
+	0x0050,0xC190,0x8191,0x4051,0x0193,0xC053,0x8052,0x4192,0x0196,0xC056,0x8057,0x4197,
+	0x0055,0xC195,0x8194,0x4054,0x019C,0xC05C,0x805D,0x419D,0x005F,0xC19F,0x819E,0x405E,
+	0x005A,0xC19A,0x819B,0x405B,0x0199,0xC059,0x8058,0x4198,0x0188,0xC048,0x8049,0x4189,
+	0x004B,0xC18B,0x818A,0x404A,0x004E,0xC18E,0x818F,0x404F,0x018D,0xC04D,0x804C,0x418C,
+	0x0044,0xC184,0x8185,0x4045,0x0187,0xC047,0x8046,0x4186,0x0182,0xC042,0x8043,0x4183,
+	0x0041,0xC181,0x8180,0x4040,
+};
+
+   
+uint16_t CRCCheck(uint8_t *tempMsg, uint8_t tempLength){
+  uint16_t tempCrcHigh = 0xFF;
+  uint16_t tempCrcLow = 0xFF;  
+  uint16_t tempIndex = 0; 
+
+  for(uint8_t i = 0; i < tempLength; i++){
+    tempIndex = tempCrcLow ^ (tempMsg[i]);
+    tempCrcLow = tempCrcHigh ^ (CRCVALUE[tempIndex] >>8);  
+    tempCrcHigh = CRCVALUE[tempIndex] & 0xff;
+  }
+  return (tempCrcHigh | (tempCrcLow<<8));
+}
+
+
+
+#define CMD_FAULT             0x10
+#define CMD_ACK             	0x20
+
+#define CMD_SYS_RESET         0xA0
+#define CMD_SYS_SAVE          0xA1
+
+#define CMD_ACK_DEF_SET       0xB0
+#define CMD_ACK_SAVE_SET      0xB1
+#define CMD_ACK_NOW_SET       0xB2
+
+#define CMD_SEND_SET          0xC0
+#define CMD_CALL_DEF          0xC1
+
+#define CMD_DEBUG_LOG         0xD1
+
+
+uint8_t TXBuffer[200]; 
+uint8_t DEBUG_EN = 0;
+
+
+
+void SendDone(uint8_t CMD,uint8_t DATA){
+  uint8_t i = 0;
+  uint16_t CRC_DATA;
+  TXBuffer[i++] = CMD;
+  TXBuffer[i++] = DATA;
+  
+  CRC_DATA = CRCCheck(TXBuffer,i);
+  TXBuffer[i++] = CRC_DATA>>8;
+  TXBuffer[i++] = CRC_DATA;
+  HAL_UART_Transmit_DMA(&huart1, TXBuffer, i);
+}
+
+void ACK_SET(uint8_t CMD){
+  uint8_t i = 0;
+  uint16_t CRC_DATA;
+  
+  TXBuffer[i++] = CMD;
+  if(CMD == CMD_ACK_DEF_SET){
+    memcpy(&TXBuffer[i], &SystemSetDefault, sizeof(SystemSetDefault));
+    i+= sizeof(SystemSetDefault);
+  }
+  else if(CMD == CMD_ACK_SAVE_SET){
+    memcpy(&TXBuffer[i], (uint8_t*)FLASH_ADDR_SAVE, sizeof(SystemSetDefault));
+    i+= sizeof(SystemSetDefault);
+  }
+  else if(CMD == CMD_ACK_NOW_SET){
+    memcpy(&TXBuffer[i], &SystemSet, sizeof(SystemSetDefault));
+    i+= sizeof(SystemSetDefault);
+  }
+  else
+    TXBuffer[i++] = 0;
+  
+  CRC_DATA = CRCCheck(TXBuffer,i);
+  TXBuffer[i++] = CRC_DATA>>8;
+  TXBuffer[i++] = CRC_DATA;
+  HAL_UART_Transmit_DMA(&huart1, TXBuffer, i);
+  
+}
+
+
+void SciDoCMD(uint8_t* data, uint8_t len){
+  uint8_t temp = 0;
+  
+  if(data[0] != CMD_SEND_SET){
+    if(len != 4){
+      SendDone(CMD_FAULT,data[0]);
+      return;
+    }
+  }
+  
+	
+  switch(data[0]){
+		
+		case CMD_ACK:
+      SendDone(CMD_ACK,0x01);
+			break;
+    
+    case CMD_SYS_RESET:
+      HAL_NVIC_SystemReset();
+      break;
+    
+    case CMD_ACK_DEF_SET:
+    case CMD_ACK_SAVE_SET:
+    case CMD_ACK_NOW_SET:
+      ACK_SET(data[0]);
+      break;
+    
+    case CMD_SYS_SAVE:
+      if(CloseIrqAndSave() == 0){
+        SendDone(CMD_SYS_SAVE,0x01);
+      }
+      else{
+        SendDone(CMD_SYS_SAVE,0x00);
+      }
+      break;
+    
+    case CMD_CALL_DEF:
+      SystemSet = SystemSetDefault;
+      SendDone(CMD_CALL_DEF,0x01 | temp);
+      break;
+    
+    case CMD_SEND_SET:
+      
+      if(len == (sizeof(SystemSet) + 3)){
+        memcpy(&SystemSetTemp, &data[1], sizeof(SystemSet));
+        if(CheckSave(&SystemSetTemp) == 0){
+          SystemSet = SystemSetTemp;
+          SendDone(CMD_SEND_SET,0x01);
+        }
+        else
+          SendDone(CMD_SEND_SET,0x00);
+      }
+      else{
+        SendDone(CMD_SEND_SET,0x00);
+      }
+      break;
+			
+		case CMD_DEBUG_LOG:
+			DEBUG_EN = data[1] != 0;
+			UartDebug();
+			break;
+    
+    default:
+      SendDone(CMD_FAULT,data[0]);
+    
+  }
+  
+}
+
+
+
+extern uint16_t InputLevel_MAX[8];
+extern uint16_t InputLevel_Now[8];
+
+void UartDebug(void){
+	uint8_t i=0;
+	
+	if(DEBUG_EN){
+		uint16_t CRC_DATA;
+		TXBuffer[i++] = CMD_DEBUG_LOG;
+		
+		memcpy(&TXBuffer[i],(uint8_t*)InputLevel_MAX,sizeof(InputLevel_MAX));
+		i += sizeof(InputLevel_MAX);
+		
+		CRC_DATA = CRCCheck(TXBuffer,i);
+		TXBuffer[i++] = CRC_DATA>>8;
+		TXBuffer[i++] = CRC_DATA;
+		HAL_UART_Transmit_DMA(&huart1, TXBuffer, i);
+	}
+}
+
+
+
+
+
+
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/save.h b/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/save.h
new file mode 100644
index 0000000..e58b4de
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/save.h
@@ -0,0 +1,78 @@
+#ifndef _SAVE_H_
+#define _SAVE_H_
+#include "main.h"
+
+
+#define FLASH_PAGE_SAVE   0x0F
+#define FLASH_ADDR_SAVE   (0x08000000 + FLASH_PAGE_SAVE * 0x800)
+
+#define FLASH_PAGE_ACTIVE   0x01
+#define FLASH_ADDR_ACTIVE   (0x08000000 + FLASH_PAGE_ACTIVE * 0x800)
+
+
+/*  system save define   */
+
+#define OUT_LENG_MAX   50
+#define OUT_LENG_MIN   2
+#define OUT_LENG_DEF_H   3
+#define OUT_LENG_DEF_L   3
+
+#define ADC_TRIGGER_LEVEL	   	15
+
+#define WAIT_MUTE_TIMES  13
+
+
+#define ADC_DIV_DEF			100
+
+
+
+struct SystemSet_DEF{
+	
+	uint8_t OutHiLength;
+	uint8_t OutLoLength;
+  
+  uint8_t ADC_ChannelRemap[8];    //Input Channel Order
+  
+  uint8_t ADC_Mul[8];        		//
+  
+  uint8_t MuteEnable;
+  uint8_t ADC_Mute_Side;        //Ïàͬ²àÆÁ±Î±¶Êý
+  uint8_t ADC_WaitMuteTime;      //time to wait mute
+	
+	uint8_t RES0[1];
+	
+  uint16_t ADC_Trigger[8];        //
+  
+  uint16_t RES1[1];
+  
+  uint64_t RES2;                   //¶ÔÆë
+  
+};
+
+
+
+
+extern struct SystemSet_DEF SystemSet;
+extern const struct SystemSet_DEF SystemSetDefault;
+extern const struct SystemSet_DEF SystemSetTest;
+
+
+
+
+void SaveInit(void);
+
+
+uint8_t DoSave(void);
+uint16_t CRCCheck(uint8_t *tempMsg, uint8_t tempLength);
+void SciDoCMD(uint8_t* data, uint8_t len);
+
+
+void UartDebug(void);
+
+
+
+
+
+
+
+#endif
diff --git a/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/startup_stm32g030xx.s b/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/startup_stm32g030xx.s
new file mode 100644
index 0000000..545c0bc
--- /dev/null
+++ b/Sampling-MCU/8chV3_WithCH552_V1.1/MDK-ARM/startup_stm32g030xx.s
@@ -0,0 +1,236 @@
+;******************************************************************************
+;* File Name          : startup_stm32g030xx.s
+;* Author             : MCD Application Team
+;* Description        : STM32G030xx devices vector table for MDK-ARM toolchain.
+;*                      This module performs:
+;*                      - Set the initial SP
+;*                      - Set the initial PC == Reset_Handler
+;*                      - Set the vector table entries with the exceptions ISR address
+;*                      - Branches to __main in the C library (which eventually
+;*                        calls main()).
+;*                      After Reset the CortexM0 processor is in Thread mode,
+;*                      priority is Privileged, and the Stack is set to Main.
+;* <<< Use Configuration Wizard in Context Menu >>>
+;******************************************************************************
+;* @attention
+;*
+;* Copyright (c) 2018-2021 STMicroelectronics.
+;* All rights reserved.
+;*
+;* This software is licensed under terms that can be found in the LICENSE file
+;* in the root directory of this software component.
+;* If no LICENSE file comes with this software, it is provided AS-IS.
+;*
+;******************************************************************************
+; Amount of memory (in bytes) allocated for Stack
+; Tailor this value to your application needs
+; <h> Stack Configuration
+;   <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Stack_Size		EQU     0x400
+
+                AREA    STACK, NOINIT, READWRITE, ALIGN=3
+Stack_Mem       SPACE   Stack_Size
+__initial_sp
+
+
+; <h> Heap Configuration
+;   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
+; </h>
+
+Heap_Size      EQU     0x200
+
+                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
+__heap_base
+Heap_Mem        SPACE   Heap_Size
+__heap_limit
+
+                PRESERVE8
+                THUMB
+
+
+; Vector Table Mapped to Address 0 at Reset
+                AREA    RESET, DATA, READONLY
+                EXPORT  __Vectors
+                EXPORT  __Vectors_End
+                EXPORT  __Vectors_Size
+
+__Vectors       DCD     __initial_sp                   ; Top of Stack
+                DCD     Reset_Handler                  ; Reset Handler
+                DCD     NMI_Handler                    ; NMI Handler
+                DCD     HardFault_Handler              ; Hard Fault Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     SVC_Handler                    ; SVCall Handler
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     PendSV_Handler                 ; PendSV Handler
+                DCD     SysTick_Handler                ; SysTick Handler
+
+                ; External Interrupts
+                DCD     WWDG_IRQHandler                ; Window Watchdog
+                DCD     0                              ; Reserved
+                DCD     RTC_TAMP_IRQHandler            ; RTC through EXTI Line
+                DCD     FLASH_IRQHandler               ; FLASH
+                DCD     RCC_IRQHandler                 ; RCC
+                DCD     EXTI0_1_IRQHandler             ; EXTI Line 0 and 1
+                DCD     EXTI2_3_IRQHandler             ; EXTI Line 2 and 3
+                DCD     EXTI4_15_IRQHandler            ; EXTI Line 4 to 15
+                DCD     0                              ; Reserved
+                DCD     DMA1_Channel1_IRQHandler       ; DMA1 Channel 1
+                DCD     DMA1_Channel2_3_IRQHandler     ; DMA1 Channel 2 and Channel 3
+                DCD     DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler ; DMA1 Channel 4 to Channel 5, DMAMUX1 overrun
+                DCD     ADC1_IRQHandler                ; ADC1
+                DCD     TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
+                DCD     TIM1_CC_IRQHandler             ; TIM1 Capture Compare
+                DCD     0                              ; Reserved
+                DCD     TIM3_IRQHandler                ; TIM3
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     TIM14_IRQHandler               ; TIM14
+                DCD     0                              ; Reserved
+                DCD     TIM16_IRQHandler               ; TIM16
+                DCD     TIM17_IRQHandler               ; TIM17
+                DCD     I2C1_IRQHandler                ; I2C1
+                DCD     I2C2_IRQHandler                ; I2C2
+                DCD     SPI1_IRQHandler                ; SPI1
+                DCD     SPI2_IRQHandler                ; SPI2
+                DCD     USART1_IRQHandler              ; USART1
+                DCD     USART2_IRQHandler              ; USART2
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+                DCD     0                              ; Reserved
+
+__Vectors_End
+
+__Vectors_Size  EQU  __Vectors_End - __Vectors
+
+                AREA    |.text|, CODE, READONLY
+
+; Reset handler routine
+Reset_Handler    PROC
+                 EXPORT  Reset_Handler                 [WEAK]
+        IMPORT  __main
+        IMPORT  SystemInit  
+                 LDR     R0, =SystemInit
+                 BLX     R0
+                 LDR     R0, =__main
+                 BX      R0
+                 ENDP
+
+; Dummy Exception Handlers (infinite loops which can be modified)
+
+NMI_Handler     PROC
+                EXPORT  NMI_Handler                    [WEAK]
+                B       .
+                ENDP
+HardFault_Handler\
+                PROC
+                EXPORT  HardFault_Handler              [WEAK]
+                B       .
+                ENDP
+SVC_Handler     PROC
+                EXPORT  SVC_Handler                    [WEAK]
+                B       .
+                ENDP
+PendSV_Handler  PROC
+                EXPORT  PendSV_Handler                 [WEAK]
+                B       .
+                ENDP
+SysTick_Handler PROC
+                EXPORT  SysTick_Handler                [WEAK]
+                B       .
+                ENDP
+
+Default_Handler PROC
+
+                EXPORT  WWDG_IRQHandler                [WEAK]
+                EXPORT  RTC_TAMP_IRQHandler            [WEAK]
+                EXPORT  FLASH_IRQHandler               [WEAK]
+                EXPORT  RCC_IRQHandler                 [WEAK]
+                EXPORT  EXTI0_1_IRQHandler             [WEAK]
+                EXPORT  EXTI2_3_IRQHandler             [WEAK]
+                EXPORT  EXTI4_15_IRQHandler            [WEAK]
+                EXPORT  DMA1_Channel1_IRQHandler       [WEAK]
+                EXPORT  DMA1_Channel2_3_IRQHandler     [WEAK]
+                EXPORT  DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler [WEAK]
+                EXPORT  ADC1_IRQHandler                [WEAK]
+                EXPORT  TIM1_BRK_UP_TRG_COM_IRQHandler [WEAK]
+                EXPORT  TIM1_CC_IRQHandler             [WEAK]
+                EXPORT  TIM3_IRQHandler                [WEAK]
+                EXPORT  TIM14_IRQHandler               [WEAK]
+                EXPORT  TIM16_IRQHandler               [WEAK]
+                EXPORT  TIM17_IRQHandler               [WEAK]
+                EXPORT  I2C1_IRQHandler                [WEAK]
+                EXPORT  I2C2_IRQHandler                [WEAK]
+                EXPORT  SPI1_IRQHandler                [WEAK]
+                EXPORT  SPI2_IRQHandler                [WEAK]
+                EXPORT  USART1_IRQHandler              [WEAK]
+                EXPORT  USART2_IRQHandler              [WEAK]
+
+
+WWDG_IRQHandler
+RTC_TAMP_IRQHandler
+FLASH_IRQHandler
+RCC_IRQHandler
+EXTI0_1_IRQHandler
+EXTI2_3_IRQHandler
+EXTI4_15_IRQHandler
+DMA1_Channel1_IRQHandler
+DMA1_Channel2_3_IRQHandler
+DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler
+ADC1_IRQHandler
+TIM1_BRK_UP_TRG_COM_IRQHandler
+TIM1_CC_IRQHandler
+TIM3_IRQHandler
+TIM14_IRQHandler
+TIM16_IRQHandler
+TIM17_IRQHandler
+I2C1_IRQHandler
+I2C2_IRQHandler
+SPI1_IRQHandler
+SPI2_IRQHandler
+USART1_IRQHandler
+USART2_IRQHandler
+
+                B       .
+
+                ENDP
+
+                ALIGN
+
+;*******************************************************************************
+; User Stack and Heap initialization
+;*******************************************************************************
+                 IF      :DEF:__MICROLIB
+
+                 EXPORT  __initial_sp
+                 EXPORT  __heap_base
+                 EXPORT  __heap_limit
+
+                 ELSE
+
+                 IMPORT  __use_two_region_memory
+                 EXPORT  __user_initial_stackheap
+
+__user_initial_stackheap
+
+                 LDR     R0, =  Heap_Mem
+                 LDR     R1, =(Stack_Mem + Stack_Size)
+                 LDR     R2, = (Heap_Mem +  Heap_Size)
+                 LDR     R3, = Stack_Mem
+                 BX      LR
+
+                 ALIGN
+
+                 ENDIF
+
+                 END
+
+;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
diff --git a/Sampling-MCU/README.md b/Sampling-MCU/README.md
new file mode 100644
index 0000000..5712475
--- /dev/null
+++ b/Sampling-MCU/README.md
@@ -0,0 +1,35 @@
+# Sampling MCU工程
+采样�片机软件
+
+MCU：stm32g030，IDE：KEIL 4
+<br/><br/>
+## �鼓版本与�鼓版本
+
+根�/main.h/内的�区分软件�鼓与�鼓
+<br/><br/>
+�鼓版本：
+```
+…
+#define IS_4CH_MODE 
+…
+```
+�鼓版本：
+```
+…
+//#define IS_4CH_MODE 
+…
+```
+<br/>
+## �置采样�数
+采样�数通过上�机�置
+
+[上�机软件](../QT-APP/)
+
+## 信�采样与处�方法
+信�进入ADC�，首先�一个表，通过触�阈值判断�个表是�被触�。
+<br/><br/>
+当确定有触�，会有一个短暂的等待时间，�判断�自其他传感器的信�强度是�高于触�的通�。�验�看串音通常触�会快一些但是强度�如真正的信�高。
+<br/><br/>
+最�根��置的输出�数，以数字开关�信�的形�输出结果。这些信�将�去USB MCU并�过一些处����给USB HOST。
+
+[USB MCU软件](../USB-MCU/)
diff --git a/TEXT/.gitignore b/TEXT/.gitignore
new file mode 100644
index 0000000..da19cc9
--- /dev/null
+++ b/TEXT/.gitignore
@@ -0,0 +1,3 @@
+*.doc
+*.docx
+*.pdf
\ No newline at end of file
diff --git a/TEXT/README.md b/TEXT/README.md
new file mode 100644
index 0000000..e69de29
diff --git a/USB-MCU/.gitignore b/USB-MCU/.gitignore
new file mode 100644
index 0000000..3a49b3e
--- /dev/null
+++ b/USB-MCU/.gitignore
@@ -0,0 +1,79 @@
+# A .gitignore for Keil projects.
+# Taken mostly from http://www.keil.com/support/man/docs/uv4/uv4_b_filetypes.htm
+
+# User-specific uVision files
+*.opt
+*.uvopt
+*.uvoptx
+*.uvgui
+*.uvgui.*
+*.uvguix.*
+
+# Listing files
+*.cod
+*.htm
+*.i
+*.lst
+*.map
+*.m51
+*.m66
+# define exception below if needed
+*.scr
+
+# Object and HEX files
+*.axf
+*.b[0-3][0-9]
+*.d
+*.crf
+*.elf
+*.h86
+*.lib
+*.obj
+*.o
+*.sbr
+*.hex
+
+# Build files
+# define exception below if needed
+*.bat
+*._ia
+*.__i
+*._ii
+
+# Generated output files
+/Listings/*
+/Objects/*
+
+# Debugger files
+# define exception below if needed
+*.ini
+
+# Other files
+*.build_log.htm
+*.cdb
+*.dep
+*.ic
+*.lin
+*.lnp
+*.orc
+# define exception below if needed
+*.pack
+# define exception below if needed
+*.pdsc
+*.plg
+# define exception below if needed
+*.sct
+*.sfd
+*.sfr
+
+# Miscellaneous
+*.tra
+*.bin
+*.fed
+*.l1p
+*.l2p
+*.iex
+
+# To explicitly override the above, define any exceptions here; e.g.:
+# !my_customized_scatter_file.sct
+
diff --git a/USB-MCU/README.md b/USB-MCU/README.md
new file mode 100644
index 0000000..ff89462
--- /dev/null
+++ b/USB-MCU/README.md
@@ -0,0 +1,16 @@
+# USB-MCU工程
+MCU：CH552，IDE：KEIL 4
+
+[��CH552](https://www.wch.cn/products/CH552.html)
+
+硬件分为�鼓硬件与�鼓硬件，软件需�对应硬件�能使用。
+
+�鼓软件pc使用，左鼓输入为DFJK，�鼓输入为ZXCV，8路数字�输入为1~8
+
+�鼓软件�用于pc与ns，用于pc时�以切�左�鼓的输入。
+
+[硬件](../HW/)
+
+[�鼓软件](./TK_usb_CH552/)
+
+[�鼓软件](./TK_usb_CH552_NS/)
\ No newline at end of file
diff --git a/USB-MCU/TK_usb_CH552/.vscode/settings.json b/USB-MCU/TK_usb_CH552/.vscode/settings.json
new file mode 100644
index 0000000..da1666f
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552/.vscode/settings.json
@@ -0,0 +1,5 @@
+{
+    "files.associations": {
+        "CompatibilityHID.C": "cpp"
+    }
+}
\ No newline at end of file
diff --git a/USB-MCU/TK_usb_CH552/CH554.uvproj b/USB-MCU/TK_usb_CH552/CH554.uvproj
new file mode 100644
index 0000000..14dd74b
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552/CH554.uvproj
@@ -0,0 +1,370 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_proj.xsd">
+
+  <SchemaVersion>1.0</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Targets>
+    <Target>
+      <TargetName>Target 1</TargetName>
+      <ToolsetNumber>0x0</ToolsetNumber>
+      <ToolsetName>MCS-51</ToolsetName>
+      <TargetOption>
+        <TargetCommonOption>
+          <Device>CH552</Device>
+          <Vendor>WCH</Vendor>
+          <Cpu>IRAM(0-0xFF) XRAM(0-0x3FF)  IROM(0-0x3FFF) CLOCK(24000000)</Cpu>
+          <FlashUtilSpec></FlashUtilSpec>
+          <StartupFile>"LIB\STARTUP.A51" ("Standard 8051 Startup Code")</StartupFile>
+          <FlashDriverDll></FlashDriverDll>
+          <DeviceId>0</DeviceId>
+          <RegisterFile>CH552.H</RegisterFile>
+          <MemoryEnv></MemoryEnv>
+          <Cmp></Cmp>
+          <Asm></Asm>
+          <Linker></Linker>
+          <OHString></OHString>
+          <InfinionOptionDll></InfinionOptionDll>
+          <SLE66CMisc></SLE66CMisc>
+          <SLE66AMisc></SLE66AMisc>
+          <SLE66LinkerMisc></SLE66LinkerMisc>
+          <UseEnv>0</UseEnv>
+          <BinPath></BinPath>
+          <IncludePath></IncludePath>
+          <LibPath></LibPath>
+          <RegisterFilePath>WCH\</RegisterFilePath>
+          <DBRegisterFilePath>WCH\</DBRegisterFilePath>
+          <TargetStatus>
+            <Error>0</Error>
+            <ExitCodeStop>0</ExitCodeStop>
+            <ButtonStop>0</ButtonStop>
+            <NotGenerated>0</NotGenerated>
+            <InvalidFlash>1</InvalidFlash>
+          </TargetStatus>
+          <OutputDirectory>.\</OutputDirectory>
+          <OutputName>CH554DEMO</OutputName>
+          <CreateExecutable>1</CreateExecutable>
+          <CreateLib>0</CreateLib>
+          <CreateHexFile>1</CreateHexFile>
+          <DebugInformation>1</DebugInformation>
+          <BrowseInformation>1</BrowseInformation>
+          <ListingPath>.\</ListingPath>
+          <HexFormatSelection>0</HexFormatSelection>
+          <Merge32K>0</Merge32K>
+          <CreateBatchFile>0</CreateBatchFile>
+          <BeforeCompile>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+          </BeforeCompile>
+          <BeforeMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+          </BeforeMake>
+          <AfterMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+          </AfterMake>
+          <SelectedForBatchBuild>0</SelectedForBatchBuild>
+          <SVCSIdString></SVCSIdString>
+        </TargetCommonOption>
+        <CommonProperty>
+          <UseCPPCompiler>0</UseCPPCompiler>
+          <RVCTCodeConst>0</RVCTCodeConst>
+          <RVCTZI>0</RVCTZI>
+          <RVCTOtherData>0</RVCTOtherData>
+          <ModuleSelection>0</ModuleSelection>
+          <IncludeInBuild>1</IncludeInBuild>
+          <AlwaysBuild>0</AlwaysBuild>
+          <GenerateAssemblyFile>0</GenerateAssemblyFile>
+          <AssembleAssemblyFile>0</AssembleAssemblyFile>
+          <PublicsOnly>0</PublicsOnly>
+          <StopOnExitCode>3</StopOnExitCode>
+          <CustomArgument></CustomArgument>
+          <IncludeLibraryModules></IncludeLibraryModules>
+          <BankNo>65535</BankNo>
+        </CommonProperty>
+        <DllOption>
+          <SimDllName>S8051.DLL</SimDllName>
+          <SimDllArguments></SimDllArguments>
+          <SimDlgDll>DP51.DLL</SimDlgDll>
+          <SimDlgDllArguments>-pDR8051</SimDlgDllArguments>
+          <TargetDllName>S8051.DLL</TargetDllName>
+          <TargetDllArguments></TargetDllArguments>
+          <TargetDlgDll>TP51.DLL</TargetDlgDll>
+          <TargetDlgDllArguments>-p51</TargetDlgDllArguments>
+        </DllOption>
+        <DebugOption>
+          <OPTHX>
+            <HexSelection>0</HexSelection>
+            <HexRangeLowAddress>0</HexRangeLowAddress>
+            <HexRangeHighAddress>0</HexRangeHighAddress>
+            <HexOffset>0</HexOffset>
+            <Oh166RecLen>16</Oh166RecLen>
+          </OPTHX>
+          <Simulator>
+            <UseSimulator>1</UseSimulator>
+            <LoadApplicationAtStartup>1</LoadApplicationAtStartup>
+            <RunToMain>1</RunToMain>
+            <RestoreBreakpoints>1</RestoreBreakpoints>
+            <RestoreWatchpoints>1</RestoreWatchpoints>
+            <RestoreMemoryDisplay>1</RestoreMemoryDisplay>
+            <RestoreFunctions>1</RestoreFunctions>
+            <RestoreToolbox>1</RestoreToolbox>
+            <LimitSpeedToRealTime>0</LimitSpeedToRealTime>
+          </Simulator>
+          <Target>
+            <UseTarget>0</UseTarget>
+            <LoadApplicationAtStartup>1</LoadApplicationAtStartup>
+            <RunToMain>0</RunToMain>
+            <RestoreBreakpoints>1</RestoreBreakpoints>
+            <RestoreWatchpoints>1</RestoreWatchpoints>
+            <RestoreMemoryDisplay>1</RestoreMemoryDisplay>
+            <RestoreFunctions>0</RestoreFunctions>
+            <RestoreToolbox>1</RestoreToolbox>
+          </Target>
+          <RunDebugAfterBuild>0</RunDebugAfterBuild>
+          <TargetSelection>-1</TargetSelection>
+          <SimDlls>
+            <CpuDll></CpuDll>
+            <CpuDllArguments></CpuDllArguments>
+            <PeripheralDll></PeripheralDll>
+            <PeripheralDllArguments></PeripheralDllArguments>
+            <InitializationFile></InitializationFile>
+          </SimDlls>
+          <TargetDlls>
+            <CpuDll></CpuDll>
+            <CpuDllArguments></CpuDllArguments>
+            <PeripheralDll></PeripheralDll>
+            <PeripheralDllArguments></PeripheralDllArguments>
+            <InitializationFile></InitializationFile>
+            <Driver></Driver>
+          </TargetDlls>
+        </DebugOption>
+        <Utilities>
+          <Flash1>
+            <UseTargetDll>0</UseTargetDll>
+            <UseExternalTool>0</UseExternalTool>
+            <RunIndependent>0</RunIndependent>
+            <UpdateFlashBeforeDebugging>0</UpdateFlashBeforeDebugging>
+            <Capability>0</Capability>
+            <DriverSelection>-1</DriverSelection>
+          </Flash1>
+          <Flash2></Flash2>
+          <Flash3></Flash3>
+          <Flash4></Flash4>
+        </Utilities>
+        <Target51>
+          <Target51Misc>
+            <MemoryModel>2</MemoryModel>
+            <RTOS>0</RTOS>
+            <RomSize>2</RomSize>
+            <DataHold>0</DataHold>
+            <XDataHold>0</XDataHold>
+            <UseOnchipRom>0</UseOnchipRom>
+            <UseOnchipArithmetic>0</UseOnchipArithmetic>
+            <UseMultipleDPTR>0</UseMultipleDPTR>
+            <UseOnchipXram>0</UseOnchipXram>
+            <HadIRAM>1</HadIRAM>
+            <HadXRAM>1</HadXRAM>
+            <HadIROM>1</HadIROM>
+            <Moda2>0</Moda2>
+            <Moddp2>0</Moddp2>
+            <Modp2>0</Modp2>
+            <Mod517dp>0</Mod517dp>
+            <Mod517au>0</Mod517au>
+            <Mode2>0</Mode2>
+            <useCB>0</useCB>
+            <useXB>0</useXB>
+            <useL251>1</useL251>
+            <useA251>1</useA251>
+            <Mx51>0</Mx51>
+            <ModC812>0</ModC812>
+            <ModCont>0</ModCont>
+            <Lp51>0</Lp51>
+            <useXBS>0</useXBS>
+            <ModDA>0</ModDA>
+            <ModAB2>0</ModAB2>
+            <Mx51P>0</Mx51P>
+            <hadXRAM2>0</hadXRAM2>
+            <uocXram2>0</uocXram2>
+            <ModC2>0</ModC2>
+            <ModH2>0</ModH2>
+            <Mdu_R515>0</Mdu_R515>
+            <Mdu_F120>0</Mdu_F120>
+            <Psoc>0</Psoc>
+            <hadIROM2>0</hadIROM2>
+            <ModSmx2>0</ModSmx2>
+            <cBanks>0</cBanks>
+            <xBanks>0</xBanks>
+            <OnChipMemories>
+              <RCB>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0xffff</Size>
+              </RCB>
+              <RXB>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </RXB>
+              <Ocm1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm1>
+              <Ocm2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm2>
+              <Ocm3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm3>
+              <Ocr1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocr1>
+              <Ocr2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocr2>
+              <Ocr3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocr3>
+              <IRO>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x4000</Size>
+              </IRO>
+              <IRA>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x100</Size>
+              </IRA>
+              <XRA>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x400</Size>
+              </XRA>
+              <XRA512>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </XRA512>
+              <IROM512>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </IROM512>
+            </OnChipMemories>
+          </Target51Misc>
+          <C51>
+            <RegisterColoring>0</RegisterColoring>
+            <VariablesInOrder>0</VariablesInOrder>
+            <IntegerPromotion>1</IntegerPromotion>
+            <uAregs>1</uAregs>
+            <UseInterruptVector>1</UseInterruptVector>
+            <Fuzzy>3</Fuzzy>
+            <Optimize>8</Optimize>
+            <WarningLevel>2</WarningLevel>
+            <SizeSpeed>1</SizeSpeed>
+            <ObjectExtend>1</ObjectExtend>
+            <ACallAJmp>0</ACallAJmp>
+            <InterruptVectorAddress>0</InterruptVectorAddress>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath>.\Public</IncludePath>
+            </VariousControls>
+          </C51>
+          <Ax51>
+            <UseMpl>0</UseMpl>
+            <UseStandard>1</UseStandard>
+            <UseCase>0</UseCase>
+            <UseMod51>0</UseMod51>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Ax51>
+          <Lx51>
+            <useFile>0</useFile>
+            <linkonly>0</linkonly>
+            <UseMemoryFromTarget>1</UseMemoryFromTarget>
+            <CaseSensitiveSymbols>0</CaseSensitiveSymbols>
+            <WarningLevel>2</WarningLevel>
+            <DataOverlaying>1</DataOverlaying>
+            <OverlayString></OverlayString>
+            <MiscControls></MiscControls>
+            <DisableWarningNumbers></DisableWarningNumbers>
+            <LinkerCmdFile></LinkerCmdFile>
+            <Assign></Assign>
+            <ReserveString></ReserveString>
+            <CClasses></CClasses>
+            <UserClasses></UserClasses>
+            <CSection></CSection>
+            <UserSection></UserSection>
+            <CodeBaseAddress></CodeBaseAddress>
+            <XDataBaseAddress></XDataBaseAddress>
+            <PDataBaseAddress></PDataBaseAddress>
+            <BitBaseAddress></BitBaseAddress>
+            <DataBaseAddress></DataBaseAddress>
+            <IDataBaseAddress></IDataBaseAddress>
+            <Precede></Precede>
+            <Stack></Stack>
+            <CodeSegmentName></CodeSegmentName>
+            <XDataSegmentName></XDataSegmentName>
+            <BitSegmentName></BitSegmentName>
+            <DataSegmentName></DataSegmentName>
+            <IDataSegmentName></IDataSegmentName>
+          </Lx51>
+        </Target51>
+      </TargetOption>
+      <Groups>
+        <Group>
+          <GroupName>Source Group 1</GroupName>
+          <Files>
+            <File>
+              <FileName>CompatibilityHID.C</FileName>
+              <FileType>1</FileType>
+              <FilePath>.\CompatibilityHID.C</FilePath>
+            </File>
+            <File>
+              <FileName>Debug.C</FileName>
+              <FileType>1</FileType>
+              <FilePath>.\Public\Debug.C</FilePath>
+            </File>
+            <File>
+              <FileName>GPIO.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>.\GPIO.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+      </Groups>
+    </Target>
+  </Targets>
+
+</Project>
diff --git a/USB-MCU/TK_usb_CH552/CH554DEMO b/USB-MCU/TK_usb_CH552/CH554DEMO
new file mode 100644
index 0000000000000000000000000000000000000000..02f58d248516225ed84aafd8948b04c45e2d213c
GIT binary patch
literal 173035
zcmd?ScVJw_^)@{BuH=df#`I<zQ%t}}vMHfitKF5oSeAr#Wt+Ov+OknxBxDI=ssPgs
zI7S3R5(uG$^g;+Ega9_Z*MuGcc1UPe3JKlc^UU0HckW&7&G){)@B8O{uVo#bJ9EyQ
zIWu$SOue07sjcb6!IcvxB|4UMwsyDY+n2U?ubP!kPEAajP#15SnVQfrr?zTBO;f|X
zOlm@XL%b<9GczGwpGc;g_M3WQV^4l*`+_MGlBt^JnM(cYr-v^XU&N}R<`_rKLD0CO
zpoFVFkAJ6S?9_uAn``RQiGvce4nDYQ>MU1{+2@9Q;kD+^*SpT&f8mgsjp+s=&z|QV
zvrFRe6KAK=b-B6IPee{mglH#bvdKb(T?dWOl&+sSb=DP~zgJtop%q|qa$>SA-?R9C
zC-V~;!7>Y#7!FHUbWfRpjHeRW{mh$={5Pf;4Gs5SIO>_bZ^(}hrfpO*+9>42fI{S@
zr;Z0Yd)3yXwD?*j3;uV@Y?vn3<@CEFZpa%2F9>OS(1N<N^BT2vySn+PL)8>@dh(pg
zsde>@6TGaNcd0oIF<m*fvE!7Ls4viz2`VVc;6_Xx{4*4NxMb_nHLL=4Q}M^<2gj+g
ziH13i@oc&#U6;-thf2NV(P64g9jH`n$IZQ?lp3Mso;!W&^vX$(mn%F@#rmDp-p(-m
zd7c`bYtGc<GO28HW3DN6>~`zNtBJ$Z`RW3-T3x6vQWvXB)TL_c`dt)qtDhKtZ<B9o
zJGG~6MR#^pXIs_!9T4dFfx{&5we{O0!1V)$uAJMtw5P3Zv3^fJkP`pB_p`pC-<MhM
z)5{mOonB|&YuUZ{`u(hBI^iLH{9!BW+LkZwKBevp9Wb;gVAj_4Bh+3Fn9M-fCxTED
z2d&>#O;#f{iT$e_@2*hitskN$I_gUGtM%I<OH9&L6sSBI&&G2<5>AuwYWtF$NHD%+
zDAOJ-jHrZZf{X*Qw;<I({v*g(Ap5T0Mor=$WFJ$LB&-JL$AYW|a)%&{SVgLx@CTom
z+OwosG4&mF#`<AuqN~2EZcy&}ZJ_`@j=CPdV=KD5s`WdTBvp%dOWT%zB#Dj2iz$L^
z1LSLhi~+KrLCO`&;J^qWl-eO8^j3AMDWTic_3Ot%K$g9$g>lo#@0O$-scu(`Ai~6$
z`l0%f`ms84{kQ;iSz||6_j#HnwI(bZ`ur@LSFubso?LwpqNv_+P{UIEQLgr!(bzO2
zH#3#Zq?(ec%#3hb-O*6|#sOoNxC4s$$ta2itM_Lb$BjbV?>kIm7p8$E(#azBKQoav
z`)xJ*UC4g$$e*mPB4?DJqYlR(<!TZ+!#X5WbJK}bx;~vPN@4iw3KAVs4x-o4(96{X
zo#kviJ-Z>7jb~;TkzBiaGD#k#GVj74jv7y)!m9bysOIz0i10b0dCE-HH&)fuHP24h
z7f~E(D4w7)*&IA&Mo=tUJst5>E#nSA|K(~jrI-9>Q%z0Hjm4Qh&XC>7gir+dKbblB
zZ)BTSqia-Z^KcOSP8Z$IOl?klki5({aUUsEjGdXppmC30y$kvNdkpx#hCj;Hh#83-
ziz}0wd5+Qc^V=ct9t4hrwi69Sx_d=Oa}Y^6Y{6xSR+BD@cK+&p5Xi?>G%t?YVX(5B
zQL)iPOfur?h=`R(uHKjI66D2%%hirWsm`dVsF*(O>D3b%^LFNh2C-aiOZ6pcXVzwp
z%Ru{Z&c3sHFUI*D<IwJutL=1koRdt|#gA+DV!du+UBy^C7sZ<6#VT99A9+2>SR-_-
zopgHa|1%A>*`^daO_S`+t7-Sub7K+p$2#gboh%&=cC9n`N5kqp8R-LBhvRglF^t4=
zN;l{j*BUk{rg)6SrYRLq=4Pjkv)ODr43S>cwMesJ9FNUTtF>7_mv!e5uyNEd77}GR
z-sF53WjI}@p!H*jGj$E~bgX?>Pe2$SDU-3RGpJNBa!qg)W>oxQ_3jKmYg<HFgFnjE
zC<MbV@nW2|dIyH<5`&N^+95L#l$d?d>RlOd<46#iMlf<lVg`JfT%sYFdS&%)4Al=i
z1Xpb{3BLG*nt1)}2^EvRV}co?`-?zu<)o{PP`X{Ro;qq&ZoclHXErs!y_t9aAnsDf
z^}8XW8pLbY-n_bg7f7KBPP*r+YL9*w1ftRw0zH>i`}MD1KbAJ#^W(Kof7|twp(!=g
zbKSQa#A&CuKj!+q>0u1ZWQ_w~D&F0_=uU^zGoJhPsTCC$Uh*y^Rh=kzN8N-}+Pac$
zE2iO9hkg}P<xOp^3s*rghyd9fH4<f#OSE>@bu3tdcuRG>>(!7>5H9G#n<XCQ@YM2!
zomDkGD?qIl=$E~qZtL#pgd<qfvk0$S^=tS`sH(Y!=4>wCN~Um|kX)Y{V&uUaS_Ma~
zSHn|exoA-vQ^JFn*YahB|8h@{<xr0$BJHSOU9Lv9FYoN>&MoNZS>BD;JLuOjD9w`z
z@3s%TgKLO)FX?3Z)QIL4ZCxgPynRu>jj5rjuCCgpt&8#M1@F}eG~vSA=e@V(36rkl
z*qW^GS>|c-IWOMu<`wxw$MQw(V5zOEul3A=E-&sW<CQZ~T}RPbU{x8Uz99InlJDl}
zci)qOt-`Cces!a~s>G|5ezi^wt!rJr80_$BFa7E&H8in^Zx-OyCfJyf>M}I~1BRwH
zUEFxfUSg!WS`AIMo#sVkZ&j|osmhkMwo`w#$OrK;h|<2GExo+Et*fi2lSRO;nn5E{
z%TcaNdzPe0K-ZugHezHh+uFXQBiG%!g0%w8Mn@h+|H5O{PA>Fp$fbN{TXz~YMY~hw
z>f35W4sVQ#E_-%cxHHabv?cby<xTUGl{rLRi~n@T+(v5RZ4Vp90Zt;@R0optg(T~d
ze9tGLK7Zk3(=7gO7EX?H5t<}ZbK?obqD#W0Mr0b(6}iN0n0dsx&|~jrA%N2>i8aof
zL;0Lu*aNaCOT;OmkGokWev!v=SX09sk+)V@q;knLDuFXoQb@&ti3Wy2irk!ZrUCCZ
z!u4e$Lo*e*+NM+rug()L5TuHNoM#Dwq@4#nnh~H$*XC-D%W5)-1rLQ9SZ(1H|9(#+
zBb!OnoXIt1vUvT7#jG}y&BYUZd!a?l+<sSb3z;OhQaWWwkOfdJSxKjI)H6u_>XDV>
zRcbzvue=u{bbpL)GSx^KJkf?V=hB&6eS9`zJ*{Jwt0CDcPyc>~niC0T$d?f~WxU<v
z?WUm)^@fLyXiha&<g&TCR6X9j<G)2MgA168C-LS5|81(V(vSOvyw#OPkGb&%CdpJK
z@U8OWKB?c9tD%s#p}8I^RDZG}PV*yv-+Mc3K8qmUOr=~UF<F&#4>${N{w!~i&~%^v
zLV3%$@no_ohq%roUX>ZzI4f6M7oUk&wVqDPQuAx6ohxlZod{Z(`kVK*Jl$vtXtf<p
z^JhbR*ymp-{FB}*H-(C>KK00kYh95&Ufk`ybki*4hdhBsH0Ls?4qjz{xKQ-jhMBnr
z6uoo5SNYtgG%&xKVJ?gH+HaOwQ_nB<IJgP;Y0d*en<ec9o{(jrWtH(;5@?D0RSGzj
zwAGV%#JnVg@k+8#(GUw2T|MH(8mc`;);6css{4G47{B#m4NufHz~aF3r9hr|L+et>
z90n|Sb&>a~4BV&NIPE0x^KB9sN4&b&A~_iNOe=Ltj+8fesSnB2#G5rAIw{(mHCIxv
zm?tn5c{rOiOALvrCxomCjjoDStB{r!2c|tl2E92CN@ZwdWjN1^;$~RxP9a@gCWSJn
z(k9_$FZKu;ew0&=ib9tn&5YfFZ*rup8|EVXaWBpgEiCJ)ZxU$3fs4g0qbUU*7g-WH
zZN%TQQ(@XP5>85DH6`j;ALEvKv+!;3>H#mxHZ-Q$rg(j(HpRkB3Tf7mN(CHBlb=aY
z#-UPpi8+m|C)as0lx1p~Yw`ERf;T1_XtG}S@Zs8!nVwNSZ@sMav_rp0n<mDrl9!*!
zOWiU(^7Y=!vW!XNj}i%#(}eO;iIknwki_4Y__!fjCq%HBh>>exPy434)K<$&?lteF
zF5;&7o-O{CL`9N9?<7234}pn@C&AGv_w+RcD7rhmDf8Y8=NmnQ!ArmB=QL#4^!;Y#
zb+qMP$qZ?(%;@|$_j^eVM>pD(t4-IkG(HibjM2}=*&C*;3V@n4A8}sw;^{0Q3CMwn
z8!VQn$eN`S_r#5*Q?Os^6`PWEPE#fdk=PD@=tUYnFFrdZ1@e%*WF=&iWj8V4y>wt0
z)Qui8jG8f4*r}F`CopAPhgP5-^kNMcKI{pumX|0^ETrTboAILGdl`!-SQKK4V?pZ)
zlx(l{A`eG-3I`|dS%z3j8*eEkkie2UDam!VmZm*Xh|Jb2MTp2Wj57<78Ja3YM(Vzu
zLS&dk^_&RP%wFE}Cue%9D5poknj|k`S@x0621%i*<}lE&@p#0tvnZW(JV@aXgj`Vw
zr8w0>o7Nev_NALoS}}T{Jrr~wXj)98>NcI6!`||#0zb;KQTSyki&G<LT6bj9DU_j;
zpo>^jNRGmY3yI{Ik&mq8P`XUc>GgEsG$L@56`{(DFvLr72<((;caMk+nK{T4#v{hu
z#IkkFqI7L#aMmG``isRA6+$QaaDfBFRF@Yx5Ph<MQUebaA`^9`@X&v0l{_GMZluQ5
zMvvOmYOlm&1tP6S^^6ybjv6Wfd$^4SKGfX>9!abz!)zr*ifj|nhYFD?)apWH(he;o
zr*-7i7N{9sBhj->q`u#0#!BM3ycpLS+1M&g7gvr!6Z>Ow@GK1Nqj3f{6qqoHn3v)(
z7F%LgoL$HbUZ!<d?~Q)2WaJfJvXNSN$YVUx3@U2VW_XbFUJqk>m`*|xs@J2`R>m{&
z=NGs^?m}zKB+!Fme#4|SEEBIy(bxljz<XEDevgvNaBK+s$^;w<Cn4%g%};3)^GlCr
z#LT*ens}XYs?_~HCv;5Y^q^?HN%!aC<>_Y6)*>%rSv|hGSTxw2oC8*m3A=2Sk@V5R
z3*GZM7ZnH^ZFU(g^#)IBJ<!TDXBt!W%<q+&3);MR`M_7(@91rVTbX1U^<0bJE2*Ka
zGjle3b}>0RLxm=f<_E6tYt9()YF|Kiuz2&H^>%trciSKpvtB+IV-o65td)MjTBpib
zevZ;TE-MwAf)joTQuVNx!m!44eXh2-p54ZUp2RMVy!z0Rp@Mcnk6_O8<B-c1D~>i;
zjH5PNZ?%=uZy(fep;zh6kmAEqYfWX=-r~C!wYEo^`g-r}Q1+PGNB4}gQJoQxE%8||
zVyrPU4}ThyY9bj48EKOj$!MK<<J-SjZ%xW|%hnu)mui`w>$ye^%gty%y%H1Wcz3pb
zce($L`nWLkuIlYRJ)?^t&H|0YJO}=)zUN18JX!8IZp`_#?-;z`!?~k!XZVntoF3<z
zVdX=2?w|7R_E=9o&+Qp@jdNZMzsKUOn$m{1ThCL7RbD=9XJ<<JH{G7tHO@C<_mAp3
z(D2f8Q^Va!D0|gkH5}!S<p<P?iQ8hfY|;!hwEX;7HB4sT7%x7jx5{F}%eM6G?7iU}
zSbTZw(vHOwl3lHfJC>{c`gZifIAx}%ohGC?Tc{rB8|#H|f-OEZIaS5{SDc5-PMtkf
zZR*o=)QCxKR#a9^n||;ihaUFzcugXisy(o8JC6tTI&}D`(Yx<DWapIsmYUsT&j}MJ
z?KOGtJNia>ak)D4fOD;ne?r{t^YPD!tG>R`Ui>eB*Eo9)_z||^g;I@v1P6-^HBRg8
zeuOfvKB!~-2t$B3IGq>w>D3{y9gY{M5Z;rUTY0cL%8$Jh0^`n-OZv9)1lX1Aru%x|
z4QNZXGjVwztuLPmjPO5v2K@9}z-^YZ;}yOd7g+2!`_Y!*ZCpM2iZAAJMtjQ-?;soX
z*i$~6E{n|{{b*-sHZT6cXLB~AJ@1E~qr+dg#}7Y`;ZI+=BYtzZswX9_3CWYz?8&!W
zXyvLn*TjMTR--Y!9DXzEt5Fx1hu1p4d4J&M_XckM+rZ5q4otq1tGOe{;YzN|{C175
z1+X}1glG=!1AV7>#0-C-Z;$F&_Z|c1sB^2&R%beAIIAX(8+G7X=ePZP_fK}$Iui$O
z?v4#?+R8UyZP|E3<K9TG|MQ#sKfAgA)2q(!xj>EE=9;gzAo5-xpTB9k^YH~A4UFl1
z4ut(%A6pBvc@k0{g}fVq-$$C0W~^(`=+2JL`!3iEf!Dhku)CwK28P-CZvjkj)U5!R
z_x~lpBuCu|fK3+<08BPuZ%4fYY#&Gc1z=xCF^v<M^im}KmDa*H@t2tm)-%C(7L=qH
zzyG;r1|t}iQ%OMX(h7(1>+V{SZOt!j!#kK1Xz^PL+W_zvQUF%2V(DajY2Qycdyj_<
zH$g`Or{8s!bGCEl)-%ShTK3hsW5;dNarV};W?XUpnhQ2vy)`>#@?D<3`oGc|EgR_W
z{F<-AEe~eLoTE&vkEqptl)!KLzhbPZUaTzxyZ>Lq?d;F~Kh5eWR*#!dV2}DW^E0eC
zOq#y#*Scm-!LlmKaeo88X21cCIvFo39MuU>X+V{ux`9nYTLw57RTAJ30}gf624IId
z>TdvtJ8BHlIKqG<9W@r%QI0wkV1}bk0;o11j)Z{KIO;-xB-VieQU=sI>ZibFV!;+*
zmZK<lirM)-vh&E5yFh+j+ha;O!3B|b`%*e{X2E2`dz(IfyXU#y%yXY--oCGAv+CKD
zOuWBM=KZgFUL4o+q3ZcSW#0Q|&+G2T?<C%yl6cPPd3kHkTSK3JZ_>DR>ouQa^@^_3
zWI)D%ES6A^ax)f+0p?*@5MaJuL3fUK)V9D*a1{Df=R`-LH*rpK6r2U;WJgT^$T?~s
zfEGth0mwV*0068JP6b%#s7in~bR__bpgDlWdV`5`ildGMb{iFOI9g%Fl{-PkHEfVv
zG_n_rc3(4&uMttVUbE@yPX&v>_-c<e+CzbF?J{3w`BuHC3FjO5<!W@>=?hN5npm5^
zW{6CK9b$I3E$hVJ##F#wcl303^lb(eAM$=`%TsIBqy5WH`r^ZZ4=Vb%S?lcBzp>A4
zjP;iRe+&3dz{@=RZQwgw_&dONvEpw6zN>|A2ELmW|1ZFIxA1p?@8QR1+AX`TRgd*|
zZqL8R58&_a<MI2+{?1tUfdgdD2v6w<yXpu}=?KqCgk5w5#0Q66bc82$1n@K*_RtX!
z9})J@5uVi%z|%z7slR3Cwd(Qy&h40Y%J4WM+$_Pn>ENez@NPQzX*+ml&Hf3^erFy0
zgk}$ZhW+k3!ZSL;?mEIVIs!QQ=_8AVgGoQc0ZI4*nk2#kg5D%x1Pmnr2|#ahU?d3S
zV9$>RZr()A_ka09-+|Rb*E$pWlMdC;U%*}9Pgr;v@Fy*N81Sbod@S&%Eqns-XDqxL
z__G$?JMdx45XzwS-{0aAKH<S9J@}LdpZ4H09(-2A7uot=g|C05Z&k-)YssX^>(12m
zzsJ!H;0y!Kbkx_;9L{o7HNZKJ!Yq+<uA`a&dL5MqIL}dC0OvajgFxp3N38=`jm>HR
z7dq-!0GGnX0$c`<3gB{>MSwMqdKKUbcm@Dh8gP}Pwg6k}sE+}@iJf2o>o9m6qMSYh
zu7Obo_AP8h0=U*uy8*0s)ZPHs8E`#}5U_8<`T%^#QAYuM*HKu|a&9!>d&mPYbT9J(
zz7Jy#aI>S@0B$khR!5x*>^4WO1o(lY&IY*MQJAoCeq_Lp9R+ndKY<?v@KZ;92jFLL
zhX8(Vz%Sqx0sEz+?gIFgqwWQ`!%<kZa_%$$F3t16;LN-XaJQr01b{F3F2L^$xW`fd
z1onGJeF|`|qqYM4!BInoD(5}}?#C`EU=KKICx8twj{qATwJ*Sf20Y}bX}}&vp#nVO
zs2Ko{LLmT88t{~(>VZA&s2spEj_Lq-)=}pIJm;vZ0G@Z$jQ}q=>gNF1l5`)y%h>b{
z@Cxz(@G1s(0IxafuK=%OvmL-2j`{@PO;}k}xId%w0q93*0xV^%<bJ{{w9BnKM{X~$
zwifJKu>N|FVB;EeEm&^SF5u;AxE}B&Tf1BF60)H(V*s4!?po@-6XWl+FX+Pvm$Z5Z
z!|6}>F5ublu!q41JpBd#)rH=xwN7jQS2xqa+q3_RoBO})=yX3=-dVoZSu!vQVIR<~
z-}Gg-bB=oS!$*hpmT#Q)^t7j6{#3_@7ykKsCx7*RuD)fL?k5fumvU?OpY-4A;|sP7
z^lnqYHVu3@dDvFXYm3dx=kbEY<Ie#eKDKFK)Q1a)wZz;pGf!WAmV%G#oS{~|#32MS
z*z?l3%!^;FqtZWv8ajPb@G%CRlMY+=O-22@hvtVec;A4381OON1VsAGQ4;|^chq43
zU!sWtY&F1fRSKBvs+j;WSG5C_yXpdfp{}|LV3@0Z3NXS|j{uBx)e8WlT=hD@Xjg3k
z7~`sc0E~4Ng}Roqeh#5JFlIA_$9W-F)joG6_jBnQQ;Rp@eJaQH(aGS$(EI!EAGrU5
z`_I4s*`8;I9bc$XoGMg9*67Isv`SPSGm2Z(_fDCiW{e51#N4ufZ+;~^qZ5DpV)9ol
zdry9we;zS;pk=SgqoMAyfAqYhP%AbKY<@BOMbiEFMZB8uCIj%Z*12=@YXkkdV9G|X
zRYUt*hOKqB@7_AlJ8Z2Q(vQE<o8QTP#sRVepz6=Iw6x&wek6D3_?GFDKb!nz<J8F`
zJ14JomUcTB`YHT>33S`{Z{65e4f^Wx?&^Ww5vWx|fPp)Hv+8c&|H6&c?iN34b@{o~
zuDc#T<p1lDsv2?*U+YwVvfq9y+}H<hY$9+smgjHxdDm&xfBemj4ROoHuT?S1wD<Uy
z#>sEB96Wg<vhVg#sI3raJN$p133rbhaNRTI^?1DAOTV6Ezh-RY8nI{S*UIf5-?G>E
zmh||Rj>$1HKEdXY(oxF>dNp6_fd41rEwb1*;>@j$!!V*-aCUj`F@Wi_NB7o<vIdKI
z3L*|c#Cd0L)4TJyQO5=2>H&A>*<;3y>xF=}QlW5a7D^q3v9ujBxVp>Et?pHt$2r)I
z$ySM!WSov>sf&;tzuLIv1|S0;f&a2iR}G9CwWFtSbpOuwZrQeLp&`c5ub=BjJ<*xp
z*yl8&499~BRH6eBPdzulT8g(Fc&lrt4np19bD`T=xmK02BzK>DUd!n5ox7pt{@&Ew
z@tdF5e?E`snHN`R7I!jrNB?H!-1E!MeOME|qC}s+ztE}g9J_Y>{#RFQ_T=!Re~6@x
z^`n0IVSVS(YgIW3%lg0kaO+2%`)`2|+d_yP$9L`lA?{1YK7O%xHvT#{xefk`LmIw&
zzV}cF(0dSn?ayC(Bm0{MZq^z=6TplJn}9peI|gMkk}+cVCGFtXTj5^s0IcWrXV50M
zywF$OSa#JLy|JD*RL|@8>t>49_Ib;^@hxSO%R5ij#e$Yq{XZ!`2+;rW8w*~q?w!B+
zoougejSU~a<E84dg3>myAub%wB2oQY&ruWl-E*9eCU3oCowMa!HQ_DyTxSb0m*IHv
zw!BaaUhm!TO7FoHFOSD?u;=-)93Z}<HoUswl?^ZVj<0xirwy-eeiap<;_b3c1HGf9
z9w7afx86hJ`Z7jCSN84T8OyK1?|SyxXU~83f@cSw?XNm&-CM(G2X}zMg(2M8RkVk@
zxZK$6>}tSnE-JNhb~j*x0TT_FWWZzt_Ay{z1NL*(nV_5Es$PKoUG5Ta4sg+ZD`%<!
z2e}Fc-l;U8%7E!EHko2LZ@?igPp3GCy6XD?hZ*p7ms`4=BV2CubB=VmpU64NRrdlM
z?W%_WX1H87b*c@ByWB<S)EJO3An9_6+)26WOMqGfX2My)ly%x=XW<-Uz-*lA09I$f
z99IniR&PLq0gVP6Ye16$83VEgG#fD2fO!VYH{dvIfd<dx4LHGo6J3RAI_D$<PR0p0
zU^xR?T!k4DSZ)pS1}re3%~b~?Y_S2SxZKg}v>WgZ1D3dIC0;HyV7UPuu7YRpbfRzo
zPIVQ$cc;sM6|REA?R2960D4>nH`+PPfR(O-=j)vAa;DT-<tq5I&Y1?Bg@cd4&N1Lz
z1A1KrcM%H>Y7@W(uKEkWY6C8G)xUsU<SMuw&cy~?g1J7dGF|4Xp#YZ~u*OwzEu1S1
zxC*B*fvq**o328Ib=J8G)zG=xfIe5D;yK@PRRzGc2CT>CdSKTX@NHM2jyc~k;JdCu
z9dmAQ73za?BiaMNO|C-uINvwmX6O^xEe70Xzz<vnl{&Y(3TktH<SOXP`LO{%L9+n%
zQv-fxz|YY-@bVW1{L)p(sq-rX?!b91V84cv0q%6wg8;vA)iVHhx$1d<yAAlQt6m0n
z53~#Ld*~D3URV7M;134e=c>O0yC0Pu-~j_RVDbbruNw^j`ys#{HsBFgjRy9ptF{Ap
z%z(#HBY{2PsyzUnG~g+hr>~r+4S;mSo;Bb(SA7i_WF>gPRfhw-XuwMb{1GQn@bXV^
zG69eef>&HM2LR*RMu680cpX*>*c+~z3xKQ={27G<(C?}f0p2p;9RoHQu-R2Pgh43;
z@46}v@K*z%q9wrIGvIxc3a}3h_z=wk*cJnzK4Skc;GZZlVE;1U-)K3&{$s!=XgR<>
zHQ+N?H(;M*4jbSL15gOJ0Q<^-t**Kcn2KqD1vFxAOg#dC0(uOf%z*NkdJY)M=>>qH
z1`La-*MJR=sW$*d7%(!X`hjf|Q*Q%|GGL4WV-46grZyvNoB`uw>Rn*l8?Zx6y$5VZ
z19pn34}hWU33iF8zXR+VQ~w0m4U?YO6u-Lxs2A97;7q_-1pw3pf=SrG0I-(<lVb|&
zgwEau>=RSl0NXdFMg#0;z!U>eXZZ2}0}hO-@xZ1Ua8OL`2CTw>N*tR6Ruxlw15Asl
z{Q#!N)Kq|j4LBsGDu5koz}I7{3K*&*!4WZaFu;*9br`@=1{@tzM*y2)Ky^$V11xSp
zjR6S*k}-7>!csA{0-!dgu$#b{8B<pQ%!;XN0MaqF9^jamx*lM*0d+BT8!*&#g8G=c
z9RO#L2~h8U3~+2r{S2TfrhWl{>Q9h0pxFSlg5TifyqNj}02%|q@iFx*zzH$+CIFho
z7J!osI60>N0St|Spv8bz1M&teh^c=eY++3O8=x(wJ_T50z~Y$t0@x`rwH2T}rd;?I
z-#|$NEI|<iEJfJ@EQ_g;0Lu;Nh^bM)I%8@qz^Mjw#nd=pD`ILFfNleNP^iFG#?&4F
zryH;;rX~VABc}ENIMaZ$QPRN9G2q;oqMy@iz#4i%1Mq@QyOO7z^oWwDA@oUzLknX?
zzEexqd=2i9!W;^^f9xFKcDih8P9xqu=Diy+FP_et9l)RUJ><<ekQggZkHA~yzmK=}
z+|=B2(~lCrbUwam+_(?MZFl>okKr3Wj(O%zxcZL)o;%_kHEz4Bh;Rntg}#L!^{MKS
z;PMzaY*^Pj1|x~`aocS8u&#5%uh#Yc!CxoDfFJ9G<5cYVpKtp3g^yo?`v(WJqrdZj
z$P^0fo(H?9y@dX|Tvh)?uK&sil9i9!?$KT>w*9}z>s=7;4oEd_*tX-!57GG&>W==F
z!!XS0$52Eo34fOjj2r!V@1$VHHxljpE0gPsRhL6Rqo9^D@OC$>TdQ8^-+FU@!^Rfp
zg>_f=uDgj<1XFVA=j(1jx#I{2Y#~bYVgoKQ;8K`9yj&Ag0{~Z`g#f_9e++O{Onm~d
zHl{uYSQk@Y0$dGSI0F6#Y$3q42CT;sI$+nqd;we^Q@a9u8&wtHJ1|24-;Js105`<c
zApkcT@V%Id1G_1v5&$>HR0`mhn92g&8dLKCZi}ho0DcftCj#6aQzrxbIHvLdKZ&VR
z0Dc-%rvdydrp^ZVc}%SZ_(e>u1Gpom`T%|%Q{M)-(}3T^)D6Jyim9If+#OSQ0Q@$l
zHUj)ErXB~lC#IeR_<c-04REgke~779fZc~a319;{BY=%DwF%%s10F&b1MFdF5a1D*
z6M#oyM{uU_G1w7+$6-eRo-p9anA#E8Q!oSoPsh{*fM;Ox0iHGBxtKZ-*z+-U5WtHu
zRSEEt0e>{$WoQ>KUyZ550bYxt&0#JRY6W-$Y6bYS0sS#G8`xV0yd6`=0(-}RO;9<o
z&CoT#Ut%f;@Yk4X1^Al*=r}uoy&qHO0DKTr7XW-{z!n1rV(L=7{CiAY4)Bkdx&q*z
z2K);h2e6L~_;*Zw7uYs_O>MzK9O~*2)G@5~mA5a%6lwYC`gbRPm+4;%Iu^E-x9PX1
z@b}xTyXfPPm{cyl-sFhZo%C@?9J|I9C;GA!x#Hwb1o4s+JIGuNGV7Dp(fUv%{6(H`
zn0m^_)=B!Z6IVrCcQU7SFE3K~VhnR9ia9a)pF9?C(H^}skd@;WjDnL<jx)g+8{qxQ
zg?lRu*zn)s_(?xo@h}vl1jJQ}_^WxEew><~-L@*<(b}~zS9|bj;N_8Mc;&+FH6*WN
z4J%E1NFMv7fOA1N*O*S~-P096D@l!^G|GezQ$9+l^Lhh4HZ*dR;{_4a@LhfCoAcOD
z0c@LmGY`g?Eq!-H5Mv<W6TcKxUe&gsE2X?qo+c<Vm50HRue_&<m3K%_Ng1#JV?@x|
zKUlJFE3fjWC8;sDY$@+Z$-X{GHz$dUP2$OSB8d03vT<@S`_sni>|;2C>@nII3m;P4
zB*pR`XVEdV3OF?>>X;V74-Mgmh43Ro_)#G|9>Qxvcx?!u8NzR{isu)_#dBzPNgX+y
z;n5HCHeHH`rw#O(E*@f7R+1XYTE%lg-fS%z!sE#4hLs>2hQ_(ARw<_R7apu*bC2i_
zUZMn4FpRMOz<cy@?*7>;ZyMs5MphbZk!{3zyiB6$Z{S~za26W$p%Q+B#juhs9S<`#
zPYOQ2U?Div?GL)K2xF3@JIkXhhn%pr`oWk|{kT|>hpi~73P)uPsZMj6&`LdzCuSd5
zlGarTOO4fGTAaBqi=f4zLqE)GJda(9z(SiMegSe!UFo|M7<~4^<`~aDu&%G-3p^xe
zQD7BUvk)9}KZsWdUjv*eN;oEk0`ak^8;Fn9-9UV-?*`&yg*OoY+ED!KLh-*HijQfi
z0RJ09@ox&n|9&X`Eur|gh2sAp6d!BC0r`ItijU>tfIL_r4#dY2aUj3H3dP5|R3QFc
zq4-!h4)CX+iXXo`FxeL1e{U%MeWCadgyL@q#eXmq|KU)4jEw^FU}-rZ57w9iI2M}&
zIHm&wIF_FS`12tgi@t$ytV{=REKvvKc_oBn(K-;0)$0KMdI*0bgmYoruK$0w@J4C6
zc^<PjmsTB(wpYsBU|K;xG#y*=+=Z&tw))~O7~oV>tub^5gTn-baIZ9Dw0H&!15mZS
zW$2bm>IJXn>s=)chog9Iiw|3Jl^97JxjjCW%N|*hu3T+z$TXdwCjFVp9FFXz>W7!4
zbrt3a^}{rOE5-_>IJS&~-nlGn-Fp$_XItb$MdW-IC-v)Qe<Om9g~W%+-j+8@%flL*
zq2<FG=k5%`Y6NnpF5{)Fjs!~``XS-y{8$}6f_cS3KpaCpswmAKW%l>F>Km4<G_07e
z^jQ%vv+OqU$`F1?2tOi(pJd_BNzv!CI4cXcv_3a~Ymsc?&|-1k(#O9=kKXMN?}M(C
zUx>w;KprrytyMzxoF#f)mTX(vx@uWw2^a+(fNRunkaI?JFOLxcGmr7F|Ih&toDKlP
zF;Mj%h6^s?7?Ao8!v&Xcj4J(y;es=Km6U56E<?#J<P|APAvzl^H*8Z?r&>M&W(M{1
z5b}P0-faKgj{Us$N^;rb8gZ#XDwVuELjM?(>xX)KJ&(BoVBEXB5j5<mxr>GGE?Rge
zcWvSg_FY<KMwL_mXO$ukU4MWxir@!_!m$%J5Po<l{D@Haj8J%WC_EVoPg&tDlBd&J
zm)3iEqO6FbF7^CC3=mZXa6Xioc%?yoe42$nnCFIC+_blHR!=^0N^4i^0$ftkzM{K*
z!HQWNfRwVbM_N|)eJN|$$j;V<baKBeSx$~xZl%AoxVPHgWPe_g%vJ33`7m35ERf+C
zRmGzbWOOxz?9Due_dv??yrpBW2&x4Z)ug<>^+@gDcL7c9i%;pUfv%Rcb+0HrN_AAq
zq^)JHk>X1=)ZSGxX<QCv(VQm56KV?jvZE;ZF?XdODyu)gyUz8FvzmFBzp<eyi$iOv
zrd*=A31{50`<4{ORhTsM`TRAY^vXvf$ms9!Ve)^rm0me1g6brTYCow{g`03zfz+5j
zwoGij^6R{Vb5lA!_1BkYBdjpiAx_gIV<DQRpUc=MKd1HdMqP-R_A}Zlo(BI?)%_Ds
z4;;hzeI4d0c*9j?>47@-VX=kcp(fVZny8u>p^5pHCJvMVdLF0IbMObI<?0$Js~1PZ
z!o-TJ-Z3faByW~7GnWCSKvo6=R~Vn)s(Waf!X2$Nslq*h^A#m0J^_er8YhPE$sv3n
z;P~<BSA*Ebv5FkPzZ=4_!0V^?q<A&CW?bzvJ6F?y<ARxayCXXjkVL_Wqm9Q|_&m0~
z0S?dC=eu|*<qD2#OO@^6mMQyC`dhDTt4fdZ^(wDUjvBgJM)}&0i8p6)qhrI&#-d_M
zLI2E`tCk{vd_=!??WevMTTPGnDHeXWU6ZCwC`zT^lw3ePc&WHzO$IUcb*DyX2y1it
zp-cUNSVLoyaJs)Pp22lSxZ$s9ZYmjN!7=%*ALjU3yOYOVx?qsNEjSI?S*fNgBJy*#
z#bZd`>`xp=QE)?$aTd~z*@mY62o_Bii%Kywd7M?P%FRnRr8vdnDNRGWX^pYUtVdG!
zyM?;8McwhPu8x&+O0sa&BBKLc>=Pw*pGD^d5u|%rqzk#=0K6=ZW79KB61jn?h;5`9
zHCoN6W*!~xYVaCt(r2Mp^enSIq*=jL$LIjJg#8JW*sufN6RXqUaKS>cC)hn?>5BEY
z1rhj)oQTskw{g1WHcr>v#%BS?k56A03U3VIbmi^%i>&Z-ixhwA`6YFTD@&0qABw&}
z%rPq+r>g6l>+0?+N$jelDTGIy5_7x)9Zs&BUQ#uJ#4|m{A0(Cgvw2K&S&_J1=aozm
z`}mn09+Kvz&9n1o8`0f=Z7QB^Zb}_ek_ooOSYm%F!)Wb6)TQFMu*Gm_i{N07rS>Vx
z!HV9Jr234MpMzGbrZ*-_61nOOuhlZ!BW3($#-npNY^ny!!K!$NPRgij$09kq&n=lG
zP6k+{En*l8O0sob+U3LUZcEon>Q|ok0aWE0aZ^?O!zE>KRWln29%lO>>AvJvaZWh|
z`#rOm!+BY(tLX>ZWiU#>{&PU8ka(&{4?X9Ul)+K^8BSV;oNd|l^)I@EXl$65YPzH(
z5A18Rl<>GH0oP#YE6-SM?~Ne7#}eQPDSPiK%D;e)P7h5K^LL@Opmn~LC_}LlsN+zX
zpNX~9lSeF7Js6z~b`!v+*y-@r(M*+_-;Q|Ih{vHOlTG@K+YNLA6N*%Q+Sx@pEiA!J
z0V_U~kP`osygmE`nX$-e$FwRpE0;U8h*!ZmxYUqpUSEn=+&JIsPR%9voaU}Zyuq^Z
zk)^$BMC;xJkhC~Pp@?->_UnQ3VIB@E%Kpl;N{Z~L{SBoiJxNAXID`0g(9o-r<Sy}h
zA_vF54UwpfIO@2s!gGK#iiDpV!h1vbc_IA#5Kf;9KR&<JAsib({qXlhZHYyTYgepV
z@gnjOoZpcJ9_-06+0egP^jCZ8=L-&U1m_^<W--~mYth)cxGmYSa{03n+FhV|8_6dZ
z70l^p7LgX}<<~6IaJ@WEnsc5v!|D5OQ}t1v;^$N!9+t>uzD<LF$XiARiliviXnT=y
zMNtM;ol%lhpTzakJi$*hJ3Eo9nv>z8xF?f_wo@2qUBW|Q6GdsB!C`BVw4gM(*@L8E
zrOosEJq%I50+V3%Hr0Xyx6>_UkqN6eUkTH*fJk-!mpCBl<?Y?Ltru(uuWe=ij5M=G
zw%BmvKdfznv$p+0ybPKSdh>e1E*q~;#+#B=B^7|(x*k)J^=M0%_erh6y}R0VNhj-4
zZx=Bu6h1b_>4(gA7GhSpDzD0wo~m)xXO<Q(7uEA3UrwC|ryVxyDNL&VA}>WwGq8IR
zowPv?;?g2d^l+Jh-NVCWn&vnp&iL4Cq@QcOaG8;n_%Z`4xXic;j-5UFY4Z5Vv<Hrt
zYyN`M4PtuOnG=XFF2PZtA12+OZ$a?cfjRLgHy~}e>6&-643AhP3bVLeYUZfH)3%0o
zW4hIoh-LU@-W;hIt5<%y+B>^Dy7&#1`CouR(5o?(pd9tQ&Kt1s;>L_LW8EcBtD1i}
z2&)k=SZB7>5`Gs++0T1(rykkuSW<Kh&@BdgN>9v7!@cXPF9mIxHq>lRK|ka?i<Y4$
zKn>DnuN8+XZ*Ir#>B4uJI+p9t!~8Bn6Qev$`~`_!Eb?%A0{7u^NvXVKUR>30wZmIv
zY9lacyb9FSkXqcJYTv7Jl|5+Wg4!Z$5P6HJHqRO7j^*85iJq>mw&mTUBC>L{$AA+M
zf0KI2idERTa72+jVj+V&7bwqxmOR8|^?{Y{S(#eVe$4hBSJq0ZWcI?;kcIkhY`O>J
zLn?B?cC`R5jY-1)5(<Aegkxu0fF4`i0yy@%1#oP73*gw{7Qp`z!v7h<vH2|!pS~|2
zkr&(H0{DMIxXg)4{7*ySpM~(xL--dV{L2vjRS4f2!qJoh^6^GAJ|d4B!iR-$-k@d2
z9}&VwhH&hi55$-DCFx=Rd?0*G2p=25cL?D-hVY$2_|74Gmk_>d2*;lNfIPd0@I6BK
z<PeVS{Q>%YLioNR9OnQ6@u!6F{X@7c)QkSU9txLvSqYa}NWo<ZO7NpX^kOt5d`2j|
zI)vAT@R=ceRtQgraGY5P<bQSum!3)FnG*`H58>Gm-W<Z`hVXeIe0~T&E`%Q+!cPd{
zCx&pGy9ng(<Pe?<;VmJ&HH7Cw_<|7L9>Tv7!k2{br6GJ-2wxt;J3@G82tPH1cZF~q
zKnduhJB0THa2%pA(Y1Y=zwlNEw*#T4j|C=?h)=QN5x0lD+~<eOh4f?UQJLB)fII4(
z5N?l&=v!=0=L3(SFJAcBITXHY2>)6LuMFW_6Sw&v5yGoOIM=xC_{&3hczm-e6mHM^
zF@GHY*!(^T;X7Hr4daLBfb7}0Ypq$4!pc+4ymvgmU@%A0_I7r&y<qLE=pCSQ@Ubrr
z={(6aw7uYsR#$hwI3#-TJS2i@u9eY)WFT5NNwWx~!F>?T4!0d~AcJ!k0i6-2nxu}b
z2hJ#h<4lDXTJUd&;^RO?ARI>{0`xc>5eUB{ME{#m{JTT(Iaz4ScW)?sLn!<q;P~<7
z$7zQ^`Z)Fw;D@6Qf$(=i;q=Y$<MX3$M(tA{@5q#nnFvg9#8i#2!RiW5Z|jG2Bc;gv
zK}YMllBJC=!C9m$>^f2v<=AsFfDaQKUX)<|n-K}xThzJ&Bdf!bbNBW#IoN(L-tWkV
zX^t;SbHUo8Gz$|XvZtA(Y^(Nc=W<z&YRDuo5XjBX-dw~<CI?~xE4j>{9FR@#_!z{m
zOA=!MVQKAn84l$&aoy}(Z9J1*96|lK$-d72?<N0*Zz^%EGPo#zAtoG5yBu#N%>2ht
z>Fs)t6WalNSO^~x!bbs@dP;tY5Y7n+34dEe_3Pt84*EQaG`!Lu^yxeAbUp_ws%2sZ
zWfe+K2<VmC_lsCcnc<u_n;0IloFpSy+Rj{7-=17Nvs9qPZBst&8$z4M2@mX`I2b!9
zqIS>NTOpQ9P3LfvYo6SR8C>%$tm)(QxSuH1n}ra3B|7204%=*Sn~~s`$+*^6_ndS+
zzEV?CKe$oMq^8*yuh_I*89{104INU@ykfipUnhzuzf+PF$40GGmk6mZ^rGU``$BV;
zdx%9Jc5_}LW|QYZv1K(45!ftn%2e023l>`QZk7lPeKMqH?w1z5GMxLRZJhh1ZJhh1
zZJhh1ZJhh1ZJhh1ZJhh1ZJd*d`0>jfwkv?Up=LMK!tayGN8Ysf3X~9>_ifgz#jJpK
z5wZ^t`$5F*$~V}&un2jiDBtv1>C=&JH8L=mIp>YHd{~H6ipqcSnvzvVUx?|GE|VlP
z_<~d_lj$r;hZD}4$|QM~tZW1)7BNZuwUQiM^+Og99t!=cbR3uqGhb?X36#M$ZFbdC
z^%qfx9wqA%_vzSb<(?3`?5Biq+`SM8=aywVz5~R@xrN!rx$g%gTJoP1sr!`6OJ>?p
zyK2D==~CZC;0L_+EJ=lX99SvvnDX@w_2u<9nfSS#hA7ANF+-|p@0E@c1y%TL9hZHA
z)9Er#ha-Vr%Cd`3ro&|ypWy9C<%l9xv|m;-Q@H8S5^RY$^{hde<LVRmY*$l!PU@|a
z^sbu6BEdtY9AK-mYL6%?OO;cL1pWqRguNIV+TAHGjnxkmWVN$R<>LIVI{x;0t3i&x
z@s%rlkwGuAe^SJ?&@18$wa@im(g5@PSVgM7IfCwR)<8Uz=9r?4EGb^sFW7vpP4F2k
zBZ~qhf!!(Iwi24X!4>1G1}h6x3@#b*`TK_%{j+u`;^&H(74(72L44wi#Vq9Ymm0Cl
z`b|)lT4#{itd~H4mSn@MopaNJc5s-DYJ?Bw`Qx$<{ZK7u7io0q#U+Kt&P+q8HF}EG
z$n<t3EI8EF(R>H>SIBb8(%;eIbJR36;3Itv_;xPGr}Yu!<1KREaqxTpWfzqsb<_k)
z?!}@qbL@lXRJ7#3DWVtipfCFIRmPI1rQ{<u%RcOJx8$tApXXpcC}Lkw%&Asg*v=mz
z7@tTV{)ieO@C2X8@~OCt-m+7gu1qyT2kT82Xfl(Dy^89=@(W7}j9Vlv(nYctVs1KF
zyv$i>jXZq8M|5_%K{ftoyJs~kEBF)@{cUa|Dpj92)aFBu4~W{hWQ$Ly=eT71Q3SEQ
z$#pl$J+?IB%OpH-(-cA4W);_-Lh4t<j@2be9W}{FtVM3~8<0MK#EOV>rQE#|%&?pp
zaaE_4us8&w0OBoHRUjTdqx9d-AaP@(&5s)!ZJZk!ZQRx&)1$*6;g?H+=-p(MW;a>X
z&VAgz<r9BRv|9KcBhP~c9i=wx9ixNd>d%czx|CxL<RCYxYS)JFJ45(`A^eXP{-~c1
z4!ZRmTEpz$7Zp;WG2`Mk{V?$pq-`v1Th1C4bf~Y1eH}6BK!+zjcLNWykqqn(#Lm!!
zQ1~PZC%^DS<G~=d>2W7ofd7%9@Y)c5ObDMJ!cPEh%X?A?&xPW*gu+`xIBuc{@aqWC
zuL$8QLwIipzc_^R_6Yp=`n@`Y^MV9BoG0>a{QDvNHsE&te;f+OMR0*|Tm=`ve-(<)
z(Y(zM*TV(yJ45&bA^JB%IPORb$j`GO`0?|PJIw<42&)0GL5&UJ+lTPoL-@oHzIO;e
zAcRi^Zs&Je2tPQ4CqneeP&hpen_q1RpBciNfr~zVDVrXAi>?n{=}j0fmu&aAeH{Aa
z!#3+5+%h9YIjX>IEY0=lL{xW9+azqBmL7t8C#o<#qOTVz?q8&n#ZCa`0*@FDdqg$e
z_qy@<Gn}wJrDSGsr8BkX@%f<`vF`R|-0vSWVq*A$t3@Y>ljSQhy&Ru%@9r*{CN6U~
zNov`r_*U0Ddc=vdCrc8$>Me`-R@vx5?aQ7pJ$YBeprE;KOYf}m_I|MY?M-Hd9Yu|^
zj?1JI`xh}4mALB17Sor-$xq?C>phDW;WP4}3{Jm_$BAp}t^81&<53`Xjkc##d!?E*
z<9npphS`{rhQnDrs1ok3S|6$=2ZZpfC3jk?4Y#FK9x|U}-D*fze00E7`eQ!`WA&RU
zMOfHLovx2^0PeN2{Fo5?^#@-HifVmFTf}LZbj`GN_jES3oeFhxhK9Q4@hs|bmA@(2
zQ5RUWWkPG3oZhZfyz*73Hn@aRKhoe%Aagv#50OStC>Q-T@w<y^Oo89GL;R*&_$|I{
zm`uh;0V~iZb}8ajsD1PzM3#1u#S9ebCF_bDwVZgYHBhXS+MCbJ(?_nd*G8oLQ<JdP
z!YeW+k<UHVf{-?Z0|H8Twslp{0hY)tDB{$BsJ99@qX<4NgdZBh4-4T(hH!2-#E;J}
z9>Qxvcx?!uY2n+8ikeq=`{lSC#!ANxkBEr<|1x1;yjK1PWRr0uXAc9nbN+}Gez6QO
z{nmlQw5g_LB}>FnM}RdSvagf6;Pp=F1i!hQY$~qjg}TILN}<0?w({orsq);9OD5~$
zvh)JkFiAFF--Am9a4ui(t6V`tRcfw7cCv6!Wme{%f}QG|hWa$l-Tf^>3fa8M%s*)l
zH4C=9Av<%22oASf*?&!%A*Xuk8~E+=il~E-F^jfWX!CW+hG}!B<r->hkBLb47e;-$
z*#0ODNxqN4xt3r<5(|&xB$nb?`H0)qiOY3T-8#kN(Z@|V{BB^@v~t!XjR_D!He0qV
zq}}I1SMT-=76xNy^s-5CgjO(X>zFnkmH@@s)k^*$sTY22#*Gtg-EH40sTW7J8g`oB
zKB7~vJop9gs9EOWR(YHeq6Le{8R~M2_8jS>c!E=3;D(;=;gUkTfl=8~>9d#NG;yw}
zZAJUSp0<jOpf1%EWK+;|Wc`m~0L%d)G3HZC7M6Ff1?OuyIiin;Vb&|#oZ;OVtO$Gv
z?ad$;Te<yWFo7#KL<lUqmMHK`QpP+J-MF%gRd`P8iX}W2Q7XgLUiZVTx9^Isy)xEw
zV^2khKGYKZtieRDdLSZc*<eM{UmPUq$|zTKl$G>pgC#xf{)nVyFBg-3K^Cvs$XIT=
zN$SPx;^{<b`>s0H5`c}ZJ=FN(R(P8jRlo7^EV0}$QF^J`QAr5MhfO*mf|_LkQ@zX=
zkfRETdwGP#-=v0^Iq*fT3)&J(TUV^$9*t5pME0GI2a~#>o0_}<bk%r2n44-JemPEh
z?G&zyfn&a6)f7+$d+oxmi0}@!&(UP4U9oHX0kQGNL-;b}*bZM6!rubURw(>7S>a8h
zWcHtd4f!kBb(K<*Y)0k<65p0CB*)7<aY*l<ARN5)Qv>FqEa!`zq^+BSqmdXtjx9+G
z-_9c@?P>m^6~DZ`PXtw)Ckm-1*i=>A<TJRO*sEbtP4=nqIqb?25mY>=!iQ;1lU6F5
za^^Lqv#G8KYF;rR)HzXV9>>IZ!(!BG-e`+(rBrz~@0teQE1~b}`fWtQoSKw`e`=rm
zrFmfME0~C1MzFciV)K<O`{$uEp2+t^)X?q@czRIMR?`0$zQ}$vNK5tqKQ@$pz2<5l
zMWFT%4Yu6$b>LHtu)$jHAr_xT+c4{iS$xa8bcJ@+S5~FGND|H9ny6%J_g}Q|_9;&B
zeS_O%PZo2rEKxHrmu+2K!HsLB+MaBL##aK=etr`|9m!!m8;;gc(3aBnr<S(Y__Ssl
z5ieqiY7+K*@=_@&jQN_{I_Y>1L$amr1iRAGFguUaAUY*sNu3(bd}Wk%mR;Y>{JtUt
zCbGN_(9^vuRb6N{`7lumk%I(MU1o^`Z}l~)`gl!UD$0?T^Kaz%p3D!CgWXq^z7N#(
z57d#tfL|P(o#On)tn|MkigJ_5jn2;ZMThuavbh?EzG`q^LgDIKDM&fyx2IPrjsv7(
zII+z~_9+OS(WPdtNw&i|@y$oVIq}U$=mnQ>PK4Xxf=l=fp>V+&e!S#Vno1Qn@s(;S
zawdSaWgoG}deV-wCmfWNJ_GEkn>;yKI@Alt7kr4{<(C#$WcAI26~iM+>kNx_gqVpu
zYzw3)J;Zj^*Dbo);k-|~G9vGC{(*VlyI9&vwpXv<HMEWLDl65IeosVc(M9vdfKr4<
zScLwJnK`qn*PMCOu@vnUUI5kmiHt?`g}(j{glQnJMhOgd?*%>{q92m`7oy-kU$a+d
zR@9(Ej%LxD`CdU)iG+7w#eor0&$V(qRjODf+ti%EwPdxmn4630^3OFg>nb%=6s@av
zU32{ak}XxU<@5<lcTX{1`S?;?celK?yA6|+-R;X4UlYMW&R@~btrx+~rCif;RjJ&x
zy6;D1d$T3@O}@%#xoVE%`0>*S+CN*gKM>kxbY2<b-R}lk8gZT$VVx+<aN$-;OWkaf
zJS5FmEOp`?z)2(csaANW<dP<ut_=sPsdFPFJ(>N3$8B%vZTvxv9$61woAF&$L#YMv
z)ysjVb}F)Snkq_9MYsx|1=0_*aiyrpY!!y9+>m5L7(8WH{mKg<?F-V5^2x?*Q%+yx
zh1>E+N09TfWj-X|Qm{C1Bk7p%nwwH}Qcfswl=-S?%Wr{oe~2KJ!;)-)H_1$(KC+s4
z7G%}n$fBTVbqin8mkM%{%D!};rEhQlARhKR-UK}#=8fSath^H6CWMa);bTJh*bp9`
zX+AI%{*MrDPpEAbjrsLUPlR|B5RTI*GWmt8J#|J3S^2lc`dF#xc73a)F$i)KZ`4(v
zSoLj9xX>%vL`oI997AKF`?K;Z&ArC678Mbi43wkn<h<|aNSgQc90o}7h$jP8Ao)yD
z6(~r)zomy0i&Us5WP+J4sL;Mil%;R0uyHUIR`o@w5MS%k59`)tVHH-LQ=|!#1!_W0
z?oov=OS&tw9o?-<Jw48kpq6vJJQsgykplFzP$>meS-J}=pg{&gdT`#5Oyx3lbJ>Xo
znH36R2P^;nSr$DJ3A-_kcL0^DLUK}(`Tvv5M{xL>sGVtso*0?b&-@%Lsu4wIjqM})
z)2z;)hu06b@F7J?nSNhUJ_@zMzE3u+lzK76T*#|5_YOo2xA2`i{jg5lEp<B28H?OQ
zMIsbb$#q#iB>S3-=R>zf%q>!=*}B9EB}e6HO^M6Va8?oGax{B9(jYEJqq+H$xEx*1
zdbk`N=7PxyMcO==hCNs-_68I7%Z_51@?loO+MFY-s7?6LxM7ml9t2qxcCIh6lu1_H
ziEgugIfOe_=gs)`>@9J7e<kt%wvla?#qR^ZBIx^A8XM~3O>|p=vKLD9KVAUU;P>a=
z$&g&WbqP0baB{40Iz(n(F&s15^i}v7c#)l`6nfR_Cca60NY4V-<-s`E?o8RRnB@ir
zvA}fR$(VSJl#SmT9a4N@S)rH@4#{Yn(mGiQqT9tg`v|?A(VS3al6(m5K?o0R@?pL{
z6SE+$TVY1(KM^ciEEao-E2QV+W?@<lD;#wVQKOk1E%K$(4*l_-+2PBQ3+6zUV_kLb
z|DZ;GOVZO`U*@<>E-@S0i@clhX`?W$vAgrbv|Mgua%+)@g^Kx*Me=}Do_vD#eqL%!
z1mVvt!a+N&x-6)JRnH{LsyD*3&$LLFiDA_KUixv6Rf9QoPsQ3dt=YCYQ&d9_E#5&{
zsG;^GA6vU!LuU)C)N;($FYQ^9Ue1-@;QWactE1lY%3J17MtQ~j6F{=w>{T0?{}7z#
zJnE$uqFwQFam>2cbu3uIMg3qck|M$o2V{KM4t5tw{bqUCJw>F2Odo0}eN$m)`j|om
z!`A??Ntgp7eAwabB7TLv!p~a`f;l}a#6P^jDD01mrkEAdCqoT{TSWOtIJbD(IJY#~
zIJflKIJfW#-tIdv{16r{pX8hxr-6fd7G+`F6k@)}i%4Nk6t}F<`s?GfPcGtCxG(mc
z5I3H)6499TmJrT!R(AM*>)rlWw^iHQs0&}@;KEBoCY@_YjVsEF)Ie8_v}E(Ygy7e}
zuk+TXpi+etUcJecF3|>2VqsW<F7T|9)UNu%O864rIwj+{g=$_ZYN_bwR<eJR>9&>W
z<qO+RpY=Qv4B91A2g+fWco3eCbcvkZXV!@KN*|O=)yA9avU>ioLbsVcBJ%KzRVRNf
z%@^O`$iWT7W&dj;NZ+#R$Sr>M(Q|P(!nP5F+gXHNVsZ3Tn!iVjYckcy*<e#?4VL%p
zFJsXm_b1{m^r#2(#qEhW`r`J{phdDQgcCY-3p^$imjCPh?Q{4%G;ls_e5Vv?t+Mnn
zL0tA_W&T!4kJlQrL-N8jw4Dw66!22f7@ZA0mCx(Ivs@1?MShJ{$R7zgH6}Yn)AgT3
zkat?-+X*=@<DZ`CSk#S;9BtiqfZTLQbgTKPG;?&8lVk^IRheJ3EsuKa_=eMHg0ll+
zxZIN`;es=~Uy|3=MQ<%+Cb;TZjbN*~INJi}EX)U%^kmPGJRg=Far%`u&YO8{{OAz=
zjSzlj2){do-xI>Q%gyGGFNz27=R^2kL->0k+#cC8KekmOP9wpG`5h<C)GWhPW$2TX
zS{4gWA910CO^=M84qC0cr@<#^waf^CR_m``0nkcuDuo$j9TD8NV%N&v3|4OM^BIYT
z`ubENn{KF&nzrSoDSRm1`(ny@xT&rIOU(S7O)F#!wva;ay2w%zl{U|dNN)aOiuQFI
zxpyfO)m*MKf@n!T6z_3a+cGp01rY{sCPS2XkEEsudy1^U*-Qj?@t)zlJwhIa3(jWZ
zicMl8=e_Ca`o%@Lmu}Ei_U@P(*-lU!ugjz+MNrvSBX!7#Gttn@ErQK+a>*e@v~rvt
zpQX0+%gme`!h1uw{bdEl=Pkc{SUxX_O~^OT$rx9P1~IC#+-eo~pG8-!EVuw1HxF_4
z!b?EI!px?t7FeW|q}h_>_o4;8Mv}lm;kM;}1g~JrFnVXpkW0C^Oyb}7uW2*wiz_aR
zpp@&%NO^$N_Vzig%X_eksJo}Dt!v*1YPsBxGcY$w4b9`4k3{xoMOiOYlUuE<_KN}F
z4iMC`R0Q3&7F~B??h%^_kj=_VBLtOO*qBZKfE=9MD$K{!rRq-uX>dJVhC!~sOw1a>
za^m(J{OB4(eBTiM12iWIf7h=P{!!iK5&8Rxu8M~BtI~Y<3DH&DN*df(C8L$%-O!JP
z1mfuo5r_hx9>Q-A;XHUjMN5Vs3E}uYbRZnxgbv`G@wU_3Vuf!Gms%AMp_i)Ga#tQp
zZGWj=diXq-vozHZ61;Wd_V77{cYK(ExO_%Q{5tdD6Lb6oJ4qTMii6iz37;n<d2aNn
z%>6Ketk<fg<^Jf*JBu?N-AL57zPC-1TJ~G~G~q*6<sOVk^C^q$w_zPmyBL(EbS(D|
zQpZzdtZWWCq_f^<7heK>HBuOf|ID0yDgH#uiEb5vbs5d)key_OGAgvHBk`V(RI>jz
z#I~<g8Y8XBn_Nhy5}%dS4Q^O5De0s}iCbW*1HPTBFTGA=xDUIQLng2AG_*bEpIDXQ
zPhy_&@oAnKnwe{uUA(EZVDI{%TRzO}Kz^v^?JTH5YV<1^$W$-&PdE$-oOR~c;PxUp
z9&#W)*`PkYw}sy+(iOVU*~N2Xg)VfdRbOczc(FborbYa`5YCJ9?QnZ*+lx|z{4s^u
zUc@zik4!^bvvU15)BC&MUU=V0uCcii!_W63h)=LoJ4G^XF09u(F}{qTz0%6af5hDC
z&qhXV8fmep_Ll0Ty-fXy75?ST`tBK#cHsI#Uv86Wemi7p1nu!wp7$3=oW1T$tn){m
zrntot{Vhq<KVp`dSL|pN>hSMOq3c@lWWmC4+a+9#RS>t7g^?RUxkmD))DL4}{FSf2
zg1#EzgISpEEDO^idqCKJImwP@i?74R6RE}sh0V3vZsEghP&PKc=o-dp&{EZNo~7*r
zMQM5O_Btg0RRrxLmeTGEE3NW$P?l1fT$@Uzy&-1RT=T?(4%Ag)j9M6ea4CzAwB7R!
zs`0}96*DWtrj>{g{#~oK+~7A49$VTbf{K@?@u38jzPikzyGnF^J4ev&V9|Dnx>B7L
z=E!F)DCq+gK7)6s!@H6=Q4sDvP6j736FtbPyWmHlQ0;K}ijIVHtZs+5gm8}C?eH^0
z_#GjfV|hFNJt6!L!13eD%dx#3pJRI)m!Yr7%dx#3&au6Xb8K(p9NXKt44sAF&S)`+
z;>)v32oE0`KMvtGzvDyr2^Ky?JpQ^AEL~I6Qj}|OAC%PRGJVbwV)$}=Y{{`qYKUHa
zhZU+?2~MRNl-xVa2K9Q-3ejZig|=5fUybm=tWd(TLNlZfZ$CiGZf||=aX6f1o!pfQ
z!6Q25MH3L;$NA|+(HZ00*HyCLC2p4i&u`lFJilq<Jilq<Jilq<Jilq<Jilq<Jilq<
zJilq<wIQ76Hzl0%hi~k4AiRV#KjG{1cq=AY`1;_jm^MB%gxkmN$Zv!dUSwRSaY$FH
zF36qJtP8J67hdEMa^LLh;6j=B5ZZo=eCC7Y`$w5HCl^kJnhzs#qGxjv3#s1t%pdiG
zN2-WDg*QcZS_?~louw%iPj(bBEcDV{7Q=1D`jP?XZW^0X+egsOvS^QxdkgS|->5UH
zwy)@K>@;(Nl^KrFO3ev|x0rGBHCq@p@tXKF`V2azKIUmg_F3R-99~MvT6YfhheuTS
zbuhw@kJHlIIM?FrT6RnbKOuzkIu`u+{J2(U)3*Y*Yx#wt@Nb6j+d}vcLik|Uogj*z
zK9}$8^m)CBo&Ilu+ws}c*!X=wZ2Db6Y~vF{IM*8O@Dy<T`0~uQ!WYWGOjp_YoLOl?
z(FJE#WXFfAm~}o<bi8TDPKq~+2tHLzw!a?7FJm=#{-9)q#@eIiZut9$DDspI=eJVz
z^(9GNbt%)uL(#q{w1vtaMbPl3PN5lLYhn%tiJ9!|B25(R0Pn;RQkph4W6AkRvbK}S
zHZ-P7rXLGjEq$t}i@D|TD9({#)%)?1^sagdiHZ<EE9AK<YOZ6UmFJ1RkBAI6{4*k@
zj73!?R;qn@XHR!-K}XN>?#DnI^z^oOCqgu~_wYUQv_KSGDiJ4uZM-*xb2Mv*b2Mw?
zoFKMwP7vETN4qx8nt~rc{mVk(9Aw(zSB1j+LgCkh!mkU3Umps;F%<s2P&mhY`0?fA
z+^a4Bk3!);4u$_b6#k1)_?@Bf--N<{7Ye^86n<YQ{Qgk*gQ4(;tnhLEY(aw6rfXHA
zV__R7o=bK7$9PWM>rhCu^si<p%HH01fmeY+H6je=1s-U5fz5t56|YTkxB3(i25nto
zzUy`{<RjJe3X}mGz2H}d@U<5HA88`qyaspS?T)md3H=b-j*0DvT_Hl|X0)GPSy53j
zQwv${-ym{^w;D~e!+qUkMxl<E#Sq`%W;$`MxOgH-oDU~(gUu{iOYo-`cpcrD5mNu&
zWJV|ccu49>j{Uf8a5N%OLR)I?HW#V;#4}&cWed)&vA`I5v42xaEHt|o3(c;Thwvex
zJDZ0DZs_G~oV|)qd@9o8Lp>5d$e=!65yI^q+Kg{+SSBtjdgS-8Y%`=~*OeB2VJZiU
zo0t`~T|hoMM;`Y|g(44nhM9)i@exHcg9ZZ+X_L~k=tVMoQW$gSxu)cC-;1EX#p>Sr
zLq%J~1)owy%Yy?_wBPiF#t|BCpVJqb);>a0@Gj_hiO{Uv3y}%oMSQ8%!oIKv0i0IC
zQgLm1W^+@VtHn-H)(SnhecKbcK4_(SyggZ!us^_jd<4gOOWEZ3jK#6p?_#kEk&7Cf
zZ~{bfzppf99)8!i<no4q6&#q9GL-VwEN)!9L=?~cOt`a!$F#Q;WkAdT=4Y%7^ayP(
zx1e)r&kFv3xro+m>E<RHZnP1xiJu?BFAw1dT4^zUaC0-hE^XQC>3(m4Ypr_PR&?{L
zgzJiwU?#@P!HgFO@cA4i!2Jd?DI~Z|$_Or#FoMgZ3-Q^qPc;=Eg(L@`@4y}tlcH{E
zEc{y`0?VH*?=5M00iSMW#XpMlStyHFEdBgQY~u<p#+!8q(<ClmD65J8vy}(hD*NNw
z#O;qv6Q5$`khp!Yh4|M(;bB{8+rodyOp=}$tvrN<Sq=Ka%xFOq^DMsp2e-L3oo;bi
zkqX6*IBJ|l$RfETgxl9O^hp)V!QpR8*U#j)oG&b5E>aEAcMFpr%lGub%eV6HCFxzo
zwOFD5q0B*WK1;4NFc;Ol7{THqi^Z2>DfA8%ZUSw>ltZR?zPDfidA+DeK=r(4;r@39
zc(^8mjol5YB@vQrW09UNqn<qI>LQ5b_IYY>y37c2FF{>uZmN#k$vjJ_q3tHwr{Go%
zuKTK}bt~CU#*}ZjO+9t*uS=X*Btb!U9N^lzd&*Kk@yRT(tcW^D@UcaGmE;G<X-;cj
z(AL=1(cQ72V`&ehDP{Bj<4MEK96yl!_}*WlwQ~ixaC0qqaE&^u+GI!9=9wZv&{|E4
z>N#Gw^znni?~OdRIbN5pJ*=b<uDZ=)@`en<y{-#KyQzV}<#*LK7U@cHU`eVEv*M4+
z??zDbB3M4G4_8RSdXLF8jt;&B(%|SoY>cbkv`E>APJo1zg{+95XyK2EVzaZn!~JG+
zZn2q=GewT#7Dhh8FT7k5>{kE(-LU?$IDoaBC&h`6&r9kw7Wiu3a&gjV-}HXfhPkPx
zT%x(D30L?<ZK~+A%5{tM891?vUBa`t0#>R;$hRUnT%0R@x1V}pJK>EbbKt6PT5117
z7V^x!-gifk*^BHk-xgxwZdL>lZ?@pWVm?4TFa7nTX*sUF?HxgDuU33Rx-orDUSCvL
z*RUaixL+r062480aGDc3xE`jJ1x$BC25)CCl$!6T@KIsnYz$IU?L~q!WyD^%<_ZpN
zzO8FlBv7gh<$J8-!L&g{!?B-6bkEt^((_@lz^Kmu@BvGo0|al0e^Z1~a#qPt4wQV=
zT@hq?s}TK93-B<P>B>2w>c!B|?$M@Lq=lm#7~}ct?0ulFh9(Ld+NCI5wXNkV)0ei_
z-HBIN;X}kaniHbl?aHM+9aq_X+g%0f1pN!>Gm}mgZ>tqQ$yHn*<-=<6uwS!%2c=?U
zgjSYYv^)6afKg0k?$!vhi!5bs6{E3If4_ScjZLt^6-Ev3dc`iI09h&)T$X|bm!(?4
zWoedph1HGV94;r+xyBjnMhgA}*B(Sm>^9gH@)fm~67SIO(UTo3m+PCkt4nIZQHu>n
z&0<2a;v=sKTV{!~qi<4p{UCPsr19y$DDUiYOZ}gT`i;%5n^B~GQ&Tu-lkfe~X3vv)
zMjwPNSFiH2mR2LQ&;|+`j9Yb_b>3d}eNUX@JT75uSYCzSGdnsK9uy&reB7AZGTsxH
zO5ZzaCK!xBoRXVh3Dn|G$+>E%C6Ip?qw&s>C;BB<g4)wnkwMsKl|bRxV|I2jmzXs(
z>SWEa7U49%`^h9S$%xeGweVqe^S5ha=LfX^Ymf!Uyal^6%pzm0<>~;FCmZ66E&N7b
z7R)P7kC5dFEs0@rkJMXO&>Z|&y0LWR%J7c~F#QXyJ12TAT845ng9vn;)MLLH;qJrY
z84a;qj>=oi_Lh2V%t#&AIf7=SaJc<1Av1C&B%q*TChiI0vSUQTqs+<-QAkeLMI7|X
z<vxs1=5$XMmPmuRZ{C=DK7H|O2sRS`DWJVMlt&2okkCKVsXr8h+y2t^4H0QBME-<y
zf^P;<=jo59>Q4e`DKp3eszS>0;|WK;q7*IC3TYDL)RNv4yj_Gar&$UZB{e_~YU}3m
zv~u?65yZP%;<StQI6~z;l2N<I>}y$07gN@b)%Et)rN;5$nqsg56%3){Sq={8zBBk>
z3aZ5BxvB`+Z?Q67INu<1`W5F!klt+yL2LbKalFuD^Kd{@9Zxd^%dfCj625cwW#oWz
zu>4q_yy3vc7Xy*<T`vYATh)+?8tZXplMk8RDD6@oU8tMg9+9m#ExI2_z08Y7D$j`^
zz00JilYB;Ia`np9YET8Y_ZJL^y}@C)bV2&mn!i7rT~IZc4>s?$r`3Th5aray({(FK
zN*dFQC@ht;YOofgFZqnByDL~g9*42M(}nMp&Z(f)^OUHe?ZN)i((a2=Y4YZ4UfKCS
ziJ)9(QT|gJOTIaQE_N<<dBS8ATbn|^e<$mYCoZel0*l*;0r4vzjSzy1qr&DTY3gRz
z=KQ(rZ>teHn4#>^WJclJiu81E^_6@4wpDSREHs$2Leh^3;lWvPoK&<5CnJ7gVNfNL
zMcjj2%DU|CRVxmwj*;$!HkHdsI5Qq~-iw<D`LK5RT@eQo)A3~n6jbpx<U&FHF_g8O
zrE!ZFZ}7uCV0Cq4B1(%}VMLCHq&?zl$#k+GRKaTz#9eWe46=Cb0jtV)JT7t#g5bQy
z@lsLl%EF!f-d#u2B9vP%rW?{78))+WK&}Sl)d(J}$=d_DQ>FFN{pG|YSI+c>a4cO<
zc^cZyaJ5xJTcsH`vnA1X-wVo8wwqs{;={6~c6h3duLS3LNHQ0k8%P9yRq7GDcq}w=
z#dt)7l>D+1AM#ouwDj@3+a}HfZ7CnmzLAh}as#W#`R#zp{c!_JtQyG;rgD4S5Et_H
zz(v!%KA==<8toN0JEe=HQ(<eOCTeH$1bI;5QXO4&SxDh+A%&k~Wz0Wa0q2#sa_BE#
zl=kRx%^=l_hZ^3=H-q{vpj#jllF|=hp!#?LBy(iej@i*Qs4kw#nCX{PQ<T^FJF9pf
zlj5b*<u&ce5fY5Gw9+m1R1ce^r|ylQ{;iiU%Kuc!CS1pEw^WJFv6`@d`8ZWjSh8nR
zdOAXihphbn!OuTW9N`Bhw)B}N+_-Dy|L@X(7c5$wTgY#RZ1x0~5pbtB;N<vOW_cb0
zht)#a-o40BJ|96@>1COe7l_#jmO9$f;So9hy_Mrff*j<e7C20d;P5kxgMXZNzP?GL
zDUK;Lto2nykbh*U?OWn3EyJdw_dvucOtNR?zQn)7Ar@HCJW)JJ-RV!$H|bR){$Mua
zc)aJsTIPS880M=fTY8gCEHIVdEtZC6La$M1Pl=;~QcaV`{3OxKWs~2`+KQ+Z!UqkB
z7IZ_vtEoIB&B=>uL>TNVsVx@aK7-0yc}#??*gK;iD(FI~ik>srH2-H2lvi5@=pTh#
zR=yBHv(XZEqdi_KZ0Cmg!uNhS^em;`GpzbIT&Ame842e&8=D%k4T*-jiy{~-u^8-B
zki3cwuT-MkGRTK|8j$jt(|USi$I7;@EC@>(sj*hKv)b-<Xs6@J;;F`h%lUv+Htat+
zYt2`bfjGAXGb@6(1Cj79xqClo9OmNNYq(z_@tugQ-fOAnVX^Ce?We<VNd&cPQJ*LI
z&1YxBTbvcIkG!ciY2~+Cbj<Ao+0>lI;YgF#p&S`zSzKgICS78sNyQKsMYM>uFz03G
zvY)R8JxR#NKGZxLI3Ft1{)#&L@l10~>AgUXT4pFU=`Katj=V56VP!imF0wYK<BRev
zK8d4xtP06Ip8=e&q%u5d;Xf3+z*a&BwJF85Jszy_xM*nKoUkaQ(i#hYtSEnxx0%*h
z`Sb4r#7LyVOtzn{Gg*cLF;_HS;N3>U!v3K}%1j<?6)f??L-@=P-eBPuiE8;(u-uzP
zd6(G$SKsC@)nFf~hwT`#E$ms)eG~{wwRL#H`r&lYcST8NF21HYp8R&nG-HA7j^B_f
ztD8-_mPa#!<y4Th+R{)`lH}I=uCCgpt&9H#(%__r4D;|=K`4ih)R>QfOAY!|%m+Pl
z+Ew2}*I)OETGO!`<LCZ7-m-XicUOD9r@L*%r9~PvGSM>{V_8e$`+7L96J6#r<1K77
zpV(4)XM}EkYU$=r(zodwJE$5Of>H(9;w8(Te1cHw%QLvJ@`s2t?K3y0i9?x#v^C9o
zqtbs$(#EuDlLG0rdq=&bVh+*kJ(Hz}6R!HcRjO}E=Z4#CQb?FhO1z|V{bu$*-%oY`
zrN+aW)FNy6!Hy^1oJ=>|Tr%^n`n4tZGg8up4^yV=i&yf+7`p0utE6ccb`Rl4Tg(er
za(OO;F@_T&WMjuF`P)ToslR<oPahSJq2=(utIiBb6P`NyU%9WZU+PpIja+xiiEQy)
zPQgC#sDz0Ax!9G&qQ#sm;ov5Cc1$$ts5cFnZydUi2Qd!R@CO#YugHWCOX}lfI7>XG
zSe@P_U$_q_#G40)`G_GpB82~+e96~2;$Z2m-dLf}Varactyp_n`)t5BTiSUmSQ#;9
z)t}ehvxr=*zN_R5DWYt9<>Ud`_9V+LIL%ns5Kq2Z#II1ncC*CsZ`b3cf;mn=q&gx<
z$6KVGlC;@Nr*}|y^>lV~YhQ4dQ0~Qalw1=om#4OP{J1tnUxMcy`M9XK#O32Mg3AD2
za8ZrmGRw$2D@lJth#wE2^O5vq&XxFg#SH3I1b<2q8-(g-{t$Vp2A!DVgg?-Am3{ko
zgS1z=uG6aKukq-Hf|hM@mPJ<soDYlDKR)2EpEjnN(hbRdN|uGAjxpq#{wUv5;)S07
zEJ@`C?$fG}nw-nk#4{;&SE*c%-HvC1G_<F%Mp<dDlA3H^sXS|baZN7Nyd5m7yi80G
zr?{t?Dej>WN&nd^I;!i|0&Oym1;boTI$OMMUuZ!aELxgE4#W76SDPpSx7I)fP4W6n
zZK|oeNRk4#Uxv7GAyv4YG`JIBhR9K)`kO3~-WHMAA^UfBUIme=k&aAH**D<ZcXo1v
z#<89^#0)+yGnA~8m4|Hd*vP2tn1zKeYE0Jo5VIaU5yYz|_X>oUsT~5iqb>^J7l-hv
zmZn$^;Smv6=lM`<hJO*lzY5{D<I4E<rQz2FXUZ@~uV+}H&M05(H&!t`B|eQY^yc$4
zKZvLpJj85^Zy!59-mkK#W%TxwGgGBox2v|dRONrVhV=oieKSwIA4@x1jpPdTp)d~-
zyp+>bA6eO=qAt*K78HGmCHcKFeropaaN=%n&a)T3$RkdNtJYYAWIO>lC6^MMYT*|R
zKIe@CyiM_$sV|BYTd*7VSmHk_X2*DQ@b2|DaiXl&BbF}zU|Z<Jl5;tmLoG4|Mzbdu
zW&!8J%p5Jf9m_y=NHjEOuZa+wpC1zXasEiptm1%8riip)V@6t})T?xy6y;dIUSif?
z&pIU2P45&jE2wXjRY)ss110(3X2YhrspMV}On5(@WM-roD1VNLn>H?spmr?k^F@Tv
zZAZGNZ2*&Mq%+uZu>D<+IesnWv_x`F{74Y8mX_;|U#au_*(O(QwiG~Z@)#IjQJV*e
zG*YnUjtb-qn?Ry!)tOe7hWSOJKi@Y$S%J)KjL^qls7gGP;Cnu?@uc)eYX1b{Qe#~X
z`}uIv;)kLKZ}F<)`jV+SYL%hWsg9O1WWM!jM;eyJC8=FiZDlwiGV9JCUuxkzJFlzq
znwo~T=dis+yj-S$^ZY_?NBi>b_`-!<Z7Wucj>z;rUYEvsh2Bu6E3Ye=vZFe!Oz&u$
zAWp0OKh(W<d|k!yK76iZxd;OW(@SDZhX5+3rE%q}D@*vQAYIuq5M;|1AaFwk(=okw
z1L=UNA%TPdp(G(-Y6!ihgGo$pP9dQMe$TVJvuEznJ^TH<f4=vFIhu2Jc4ud2XLo03
zXG=~rt~)B1xI=a+`YA%cRwC6WecL!zv^HQj>(D?}_bXIprM)Wr<xQN=V^-7K-r1P%
z3^^2Sp>jJyl$1N)(lyd&go%SznlSxG3DZqlIo8)TUJbk~*jH})TBF!HE72Zx-yT(c
z(MFl*D22F50<r$e0OFuR+*oSrC(QXSgoDh}?XJ8CW}>ev{Fx%ZX4Xf`6t)gS9rjkm
z=9i@KW!z4fH~&c7yE$-NfAcjcJdMpeEAc%sQR`_u1d~SfkfM4c>9fAp?fKT)KL@a9
zDD13Y(}TvGU}L4{reaq_G$HUuEfq%<z(%)hHs2ON{>;^g$ma;hpz;v_821FWV|Srz
zHurC`D4?9SKSs@As}mgCGkw_2M8hN*KNdV$>dda`Lsj>UB0KKrj2t7_?43QT8h*7*
zXHC28;6_sUrmKh!Q(0}DsKH(<QV}sPwj?;dZ*B^h?AyF+{@{{@3+b*)TXFfqaac;_
z;X@evJRmpqjO&$#y@$f?@l#jmBzuWq(<Z67I5DBBJyfbuT4+$uBJXk<WnWdMAKpPR
z_j2~WEVV#fD69}Sh&y)9Sli&)GiUVh5VyBh<VkH@j5EWm-Ca<5&nQab%zmb-&dl`E
z@DS+(rCOu#1LT*cHFi>3<D`TH?Q`iULSiMmOtEB=^a0)advb!2*7{8f+xzX5Ec07J
zeo~vMvGPbMJT?qt4<KYM`;Ow_J2J8kEO47S%@+jN^_d#WRwmfB?<Ii>AEPR~zKA;~
zxA3<rVm~wF(^;)*d#uz}vwH6r110M<hVs-ySTbz)VInd5sBJ85hbvA|+UPaL9~IwC
z-Xer*)J#gHprRy@?HD<a-(tec(|9SWdAT=TWg>mE<s7Lp!zjpnZfNg7D{bL~nog3f
zf}QW-X7dc}65)QA2S$_YBOMK@O0v@WL=55c6W=dRz?UT8D-!UP3HW;n`1=X?ngqNu
z0pE~-Z%n{HNx-)xVD0<M`u#ld{jLOjcLM%Z0{(RZejov_O2CgKV7-_oJx?aSKb3%=
zPQcG3;Aa!?a|!tQ1pI=6Zx!|6Mv2CjS?TLw+=^g&hwUF*C3-m*uoFj%9V*DBBDOhI
zFCW%@t9JbW*2#+4v3_fBc#zZ7(ycu)sf_jaxv&>Aw3l4iPM8ee4tX+L!vFPoj`YnK
zm8T2`rQsv|@h`Kl%9E(@y{%#0(?+3#U5Dk~>UPp$`?_3wC%9o3&kXQ@p}hDbz251L
zS0I_gZd_ux1m>yNjJoT7DCKIZYk9yijp}bHs{M&kKaLbe?`d0hRiR-%RpZFDdS5+f
zcGdL(Yg%Pf=~pu2o$odMb=-qYqyG>^|I~!E@&@V60ws@8C7&$zU)+&0f9bIi&`R$}
zu?ONah%zFxJ~kIcZCy9O5T^Z4V8%%0_qmDh0@KNx-(|Z+@CBCdvi&081?Kn5%QblY
zgaE^O6~nfX%^X@cV&_t0)d{VpA5)C;2jpZT(ArtMX@Kct74C_n8>}ugXCAL`kB?`a
zHrjg)YVb~=;DcQ=u!rp==21Tb>6kY%)SvEAj4%phKYm2tRs4EA`gE*shZy5*v`Its
zOD6h;&B0``zfeFE26smp3afoq=;*_yssf8dr}Kn9-IAMILY|vjDD85j%&@H;t+Rj8
zlB4JKE$rtmTv{*N&j}6BqP{7V({;wozdG7y=Q~5g!WF9B-jg=xj#i!B(HcLh+2ZNj
z-&C#HTl7KEy~WLzu21`o%0xJidstNcKi7i8Anp{Lw*$yMih{35iN((DJgu;4T1{{I
zEESHio6(-eGZfujqld(})~$+TthHV&OqA6kV_+l8BSA*#&Vy_vk1^XGBDKut`^cBo
zp%fFo8Ze6z_@@b&e)Ky1eTnZ+CcZzL_`Ws)|4XI!SE7~}J5EAvvY;s5u!*^Hv=c*1
zZAGMwAIn97+fC)yT{h*G&^sb~{+La#bmdYNIK8_tGkrl)5j~1}NEW~HebEK>?<t04
z@iB{OO21DegMBHMj4c9!b+9VgJE%A%GJQ@lzf}Ntb0x_~N<TD1Ev|`zbITuqOBEo&
zHjZ+u8IJbz)wr>>jP|3Bqnq6cdRI?DHqwN17jPRjimsHw%B#(eLU$Lv2FmxMOq4Tt
zwxt@y9!_4lTiHzfhoz|*R2X?@9&GA2q{b$yNo_B$(+Qme*-R;oMKXoN9>5)=%9Ckn
zW>kMWPgQ{Z?R*92WbKVO+2;C<;Nb*COnik5jf@xoFm#Vrp|SSUSK3}A-DIgbRkjQ2
zLO;rhpp7M*u;4>e2TrL^RkZRe{dp-s<R#&`0Ei=SA7Bcnz>J-t)6-6>;iD7q$qD%M
z1blG<{y_rfyh+o;bD5eR&YSf2CcyIj1W^O=Nk-Wgpy@YlT-?fa3NF%TN*2^4vS$dt
z^v3qi(Z;a2ah8z;{K&P5BI0(}Hpd7@=G5G1Q*4|8V}eKqPk51{J3Hi}Vw9}L+VnPy
z=iBQdMaeWj#>`txpE^#gN?qzCAH>opQ}L5_XFCd?-;u%AcloB;n&weNNo_LGESs0f
ztacPKmaggZ40x<4<gZH&a`qncV^a&Qh;CMRe;K8unwKo<UyzEOiFy_GPNPU}s;%Xk
z)A7hW<JBAPcvQ$Wg4~TLrQ%~l3uNi&9y>6wNAM?{r+ydCvxoMfMVUmt^MHuJFUXFr
zZ<&rk>@mV@-rv7?FhH?BdgL#}@tHK$)-?r?dknpnqCJGu+;tF1ubG#MT@l@->ieXK
zy7A0JRL(Xamb!$G7z28_K>zf-6h@FySpb@G+>_97jba?rGpMcpK1;zLh)a!&kHKR<
z@RP<Nv{q0!1q?_X7d0blLt9S2Ao2LIVV@Ff<WTJgD1ZhN{z%?=3uGoZwj>%FV`Xk;
zQrRpBZ;^m`I}U#=g5S5cpojmz#w`xTDL&L!q3-?v-&Vouu=T0^88n}lTeZxnc@_0x
zQ}D-U-1jS@zd~yGBa3g)qer|H=RlCY2T>6{q_X&pWZ@TPek<?k02NoNEZ&s?NDkD<
zv9t7Dl#1wZmBE&xb$O@&5fek65|bQXSp5;1mY6Hldbt&!#<eFb(+t<{mE~9$f+W(_
zD-G#Rh4ic(d>B|TtAFu=C4<czCDVrZPh9QjMsl66ojr*E@F=`El-EBL9_P>F-BjUq
zkVtqFHFY4oorCGQLAc4mj72p;mh7d%Rl7P+<Cj&dTracN#*VI=1322M|9<&0>s|@q
z^EOZZ*rL~oG|F_ydJIvtM=!RwM}?`8E20xr7Sy!QC{5>&fp(Ov7{3CFvOq8AcC1&7
z6J`F7!HT=3t+=56)YRG_$T#xjkG0uSa2cEzCq5XPH{GM4sw6h=sQ9o}HPnZWYOPjm
zxK>7Laxy+LV~=-yDYXKa)~HPWsGE}qpXiE|@9G-eoU)jyh&mKL+d>b&g!fn9{eB>q
zqP)Wc@p?B5&{nP5^*EUbu!24?%_*)~Wwgxt$d46~4opK&-fdiGVN(&7<K%?jN_O`G
z_bJo5`^T<M?C#!yTFq{bORZBTYPIrW1m>$EFz%YqnfbPwP+MK0`0>6>ZTeurh7-xm
zk5db+i2kg!=*?nI=v5tL`fTn(PXTSh$#^|J$tcX~0Uy{sWbgly(pW8VNoX_gZTo3z
zNgJ4w)`>Y;mp&oSL~V+b`-*hXz-$hx^AraC0n(KHr;3;7jBbb8tpm81E8GtRH>SG&
zm{i<M)UK%BM{w;0bHnq7M~3K9ohEl9j=9s2$8&y|nZE#CqM7ZNhWBqJuQ!X_7|SZW
zJ--UXG;hy`R7KgD4+J;)ie08C#K#q%wk%Nb4ps5JMbQ|a+a|b^H=9-qZNyAgie#yj
zZG-w08PsRYsIub$<M)Yr^s4^w&HKkiRpyA|li%Hpi-B>C{e2^c?VcOgG19kiVE(~R
zZ~w!-I(!<BPr2qj_pIB!d0a>L^g>JS;7=RAKerj5CJ>9K9OF;x@9@LE>g5=2Cgk?4
zoic0R-D_&jINPjj9-ACxs-jDx^_bbTt|f;KclP6qBG_}0`Eq_Vp?6VZ|H664F6zR|
zdlN55`0^%~$2gp3YZ^LsXvb&1ipI~J4jUSmGF2v|F4A3$e+(*7(ZQ+p-yAfaI+W2t
zfO4v!m}{qz;A)qsqJy`D{LDl3D*uXN4WKi}+R`c-a!B>5OIdBsKOq)-R~~83aM@QB
zK|p4?6lQ{>@&zQC1doBop-JH2iXsc=AqY}G-Z;!ydYdE*te0BAip&ftA>RP#K{OyU
z9ETBxhsp5j6u~fIW%xoBiefSkIh<<lvf%0u7)W)hhL$$g_H@AlOj7T6wO@w|ad%w^
zUO%cbYr>ujwsi6K428^^{XlAFJOE2uVhjo(v$IkaI!r;E0p(4HRz-Urh3RwmqS^+z
zote*fkOoKE_-+@;1*x7gDXXHf#X84pUm;!!tZC%EwMc!F%e$fl?1=vAplaw1cX%Cd
z{_fwJX$ONk;LY>?Eu-<7sIqwTnY^_J<me-fH=N3{jhSzqPy2*<TNRB1we8()U}5xo
zm9X9?T<PA9?_m=(bdxC;NlJ>1(J;+;^NPGhLDM|`8S<8C&A@@QnMa+-jO%Fbg?5^O
zS51zmWAZ&s<j#c}(G-H-6usr%R$*mh8t8PL%;e8b_lVEGAo(}CR~2~(b@Z`An_zgw
z?D67m_p+jejr_19sJff6jYZfWiJRVD8;+FsJK?M7Yyl)4ehj^t0Q)Xjv~qry%b_AS
z2VWl$+#+#Lb3_uCBIA1!a0z>n0!$`-;V7;)mPXf-ac4j(2zvCWOEr$3BQRAXqb4Q$
ze2WzKxKtBzg?4BcoGL`RGaY$jkQGM77^VUQe3tsYC*T<>U($p;SGj!0c1_1QZ6d*t
zVU<#MEjbo_UrJ_YWm_Oo^gBW8M0cvA(8Oh#vZL=M(ZG?+L(<G0Z01v3l8P?2XeKV#
za69I1osp$KxYX5V3XF*kS%85=IuMn*SL@P>?KGA??$V4k#8LviLZT)HEF;GlDoMZ%
zLQAgKsNz?3DV${GG5yNqB~>RTpu|$_rL!MiJ>Zf|)b>ieZxqy`MP(dfI})^Zu(`kE
z3LMjg*x&g3EP*?4&;WmP$xFR4!RRA9m_^U2mo^M2Uc8`Q);az}pU6u)S{V%-ecQbp
z(`CzeNfM!qdcizL5*1-iz~5(k*dkpjNKk!9(c8|!ktfQ9+G&#0pWRE-o(N2c;M;g}
zg(O9hf}hDb#*Rf#hs6Z^t8)Ar3lO6g-i&c?Ch(03^Mseaoq3uSu<tNjelZ)@3}d@%
zX&%9w`(05JFdEw1w?NQGLX_3r*qTPlylQQTO%Kxi$)z(@ve!}~;VP9Sq!wNbc-i2{
zt!&9d4Ml&{m=v%s7Qyh?lnNwbr~8phGy!LW^1{Z4<s~JK{gc{$t$Uf7jz6w)z<6@T
zD$`6>DxQM}e*q#NJ>*hNkbJ1nFO!#OO`HvbCjefob}uU%a%|iy9XJ6kCTTJauA^7x
zjh4+zMT$*Sy1Do(d*6)sE5UsHm4rPj`TGEgL~-<2aWrT1%Zth)$EVCH$+C0$KEOZU
z<xyE|Cbut$K^B;m#4U!{tS`TZiQhGetD^Cyt6|9i_{lf}miC}zP-JPD=>oQxVd7K=
zj$!Z_evb1;>CyWte{h-kXO_F_WjgS2jY?4G5{z|uj?J}pSowcc3hino)#n-{1lB1Q
z0A@}T8hEi8KE1B;M6;PfABl4yUEG&tr$r6~pNK(L`QbP*!3t>)3>t<94@f0D$kXUS
zhi#?HO};B*B*VDqX_t!g9<(cml?UT|*i@%El*-O7R;y8{D0UKjI8IEWPLC54cU)YY
z;Zde3#^(3wlDybS?E8IYMhu=RrH#GAjw@AIZ*UM~4z8zDPhph8n^kcpETYntIG)W$
zKV{_dLznRcj<0Uv5S`{;RyKB!3lF=D*RgZ-rWW`!;dP^XJ)Y$;JPojxJ51Bt-N0~a
zoEzx&Lv<zYe!`b)1VbD#0YBj0RdM_w<vC$qz9(-cH@CSI)iVn1(;EtQMiSlc@h}_^
z?;+taE|CE!QzX-G*%{<TCHy!6o+bS1ZltN`w~}44&JH(^#V^cwlQ}a+=+N0AmOj8$
zj%u??amOx@!-XanbZMC)13q29<5U&sW2DlMYD4~VDGgm2-yhQ1JNGoamL*puIva9*
z$K)(?d^4=!&D-kjG+ZBJhaZ`qR?WhMp8S(pka<BFiyTAEIA`Lj;bkWI5~$H5u7vUQ
zk8SF1<G6W-qqu^4IC@XfV9vhwQrJ%MX_(6gDveQ3OcTAP-Wr``-acgBg0C`$Ah$<E
zMy=?Y3E3M8+h`wy{ayEV9LFg$!F9UVvd$97e)o(^SlQ9Vz2WyA$TgIukcrl)x0XV_
zeO<k^B^U0$aHD9PnMWGCg4h(=R&0&e{L$Jla!vQhH8;O@Pw}J1F(2Nu=EG~IzIN$e
z<~ue8nE-o%d`z{EZKLSNfOd_dTk+U8ihhB|S22sn<H?J`-wly(&xM;Hhx1tktsG+Z
z80lJa{(5|gWKh6WQD*VmD>iquFyRMnb0<_?^TC&w{^v`}|21_TM+aJ$9~<oheSy#c
zQFI?3hepx;cpMf*594t-)*N_DA{{K~;Fu1YV1$lET`MgekS#~YyDPSHbTHwQA3XWQ
z`%k=An7iJ|Z=O`S;pBVY+j{9gwp#xF)M`i4QP!q22p?P|AF_{QFu4VETohf6$MI2g
zJsu}S(T#ZQM3Oc~aR*$uB?`I(e?^bseZp3>?uv~a8T@FQCU@JUsoP$<hk5^Ri}j&>
z{Kr22i$x1ke*{|q9v@>~fydq~uo|VzojVPc%tQ?p5iMO+0}J5JUUiK5|5E;cjQQVu
z#44@oH*XK;|8JVNNkju#CR)##%bfLW2p?!3!>vrtSmtbJ=imd4WAO)PIV*?_m&+R-
zqvlMl=GIYWJ@Es<_E#nOW6hD@5NsO+#a$S5S^)c1)Ksvq6|V|&h}9{w+XKiyRmd+&
z(VFnuTLRb&)h9)NU5YkFuGU7l1vNCLpS?g>xJ-<Eh!o8kvoSAlBEBe4H0CqD=+ndu
zYvS~n4P~=+^cL{5NHr1vSeTB{vnx9Tel!8kF10}y=qNS`-&h3kPEf9abn4`93K(~o
zm~Vw)2tU7DfaaW{Ih({q<cQIx-&jU;?8XMc?W13t-JbnsfaZN%UH1mv6H7ccz;47e
zup4cAB8MqRu|EE>*7|mxjTN^R`_he?Hj(J*gijp)_|!Z9zf&T1k8Gs?6}Br_`w&s2
zyEuB2G_LrG3Vob!D0mTKy?sQW*jF4qY~UMYv%p?4&@pRsAZ9@)H3rk={ZTeJ+5+Z}
zi0gTGR}$RG@F$ENnO4;!6s=o$HWgv^ut!_I2;g3%=>3n-EB14`J(ot%vOAYL1P>!<
zag7OOZGI9_OX{->1^h<p17CopHd6IMWKCh`074S9A8eg#_Ki`mI(>d3-kC)p+I-`A
zfqLDjg#ItGySuCzaR?5dH#l$pFm7oX8XlNG)I8z{Dc9@1t|WMT>^=b@2;M03Q^nJl
zVl>RrY90%btk7QeC%b4r-!_1ygEmZ+ic&KuW|_NgLz!HwxV5@(Yttf|Dkorl&}hd1
zG2c`9yjfE7+D8Lu`e@=Sy5_Z016bcu{Mt!$abHO!gqo*-pQckka>P=n_KE0Y;N(bK
zOR;eIo2OPS|5W|$QcZ4M$h}yf-}g>^<_1U1I_u#mO<L26{JZH}Ry$lP+Dvajcg^OO
z>l7r56)6@Q_+2TR^L=f7gB?o-hle;or7`8JO5}a81ILuQ(ZR@Kh4~M~l*?pX<!r*9
z)Q1Y|2-I((!rn}?w0=qe>og?+6(aj(I(gx!K#jkqYCJ)_?rjH>SY6y6VpyV|257lm
ziT*QMY0*#FI_9(&oAaF)1oAjh<uO(}_t2Zf^k)-7H{_Glsj{dQwM&PQy589>o%!@F
zW}GZlZ7?EUUkEVKIwL^xv8o9siePHzq3N?ZbY&rk<>o^R9P>HqeMzQrGOuatE);$f
zC|ieS%}euBYmr^%*p#~lbgw`r=PHJMEVC4&`U?35Sa9<=N7NaNs`)LI!w!mX9dt%W
z>(Gq3%^xeij?6FYJYg1x-7LP9W7rZR;YYkpMOtHWb*=9T6n~ncITF5`Yj1H}s}b81
zj|7mrm7w^$+WX)iJkmcj%<xxf%H=gz>Q|A$LAsAH?u`wLXAZiZ9Vq-BMfu}Gx!fAU
zR{wPX`InY?hI_vgX*Ev7WTEL{+W~zFl8siQwlU$nfa&W#Jp)LWMY?tHk8P>%)x&z(
z{MbnTR?c2Cu;7N^-rl_fByxj<KjQvRMl~Ct%=-ZSEKs(Nuy?r#mLa*r3l>>Onsto1
zHWrE>%iTxta@IfM1(a7h546r9oCj`W(IS}#!k%G%gtwOV>BG9Jwii=wNLEOReoCtF
zBN6AykW4>U8idvcxVE7}9P)^~I-st#E94}{1-q1(6CFYYB*#mz71Y+)(AiiQD1Ai9
z<a$zP`u9>1wKNv;e+wWVp^!HhWHPMIF)Xx(|3uaMJUwE>vp+6Oe;+9SdR6|*;+$-j
zc!L8=hnEZ%k6qf|^BFQo>(vFP!!HCMuMyt63s!pQAC<+2a@}Mh8IK=ZdkawqeI>Ut
znfrY24HUkvE1V%mCit}vrX6r{pkGr}pysPp+g~SBmJ+wViyZZ$40NbdJ#^6_@=!ID
zUFZ486~~gr!-Khz!NLB;!|MjB@=cck*UMu?IZ+g2)56zA(G$CpYSRMg*-g<ySXNc!
z_A@fYGKyhimn#K<ESb3=KX!rn8*ZO?@<%M@vPMY@VNvPw{q@B6Hxlrh3HYr9{B{C<
zCjpDkx0LtK#CI{2$aitx6IenP3M^6Q1paR#KUpNmcX3`7SbWz7mWT}kOC%tH|Ch-B
z^91}w0;aiM^PiS_4Ob*!@qw4}CM3RBC*XAw@Wccx{Y&zbtI!0NTNebDJ8J|MAAEr~
zP2?~4zsvW{6W=99k9^-U@m-Dw%6GZ=P+;+>6?nS@{`LuYhXlN10+v8nlAnar6L^<I
zdNG2@_k9!JWxXZeWi=wOm>>j}E2{+-r6I6{5fGSr(^_7*XQ|;C3Ai}{w<O^G6Y$Ig
zEQ5iR-<tR?cPGmCV&Z#u0-lwCXD8sE1Ux4JADDm-O27vvU<uYD^c|A;F0no2``pC$
zc?q~L0nbms0}1$u1bk!yUYLLvCE&#gcu4|Ynt+c=z=H{RC;<;AU~#Ip{HTm}u;OLL
ziyn8JfYZbs)qBD_C*WNa{I;6*#z7jV&!$;Fi*)7Y5_<IAN>7B$;Aw38Jm|%932w?{
zp4zPQpi;f}%K&L+u44mOv(yZ151BXHHA3#B0KwR~GCwkI9bH;oXv%VeDs4i^Tnizj
zw|B*rGcRKk%@?<kScH5qg=<GuP`tk@OHMJ;i+wAV({w*ymF<^&XXog{`>~a1S4IDU
zGUe(s$c34`O$}Ye!$y%3V?VBn{*^ScEcj#l2v1U{HS#>w$Uc~nISXDid+4EQ{!NPb
zzxuf*d?#SQ+Y<)7kcD+qg}YenGWOzR-tYANRFW%8j*T8!Dq$@=E0G0P$~F176t{L3
zye_yW<4jU|KnM5)D!dcKB4Q0<{+h>@#$8h>#@$<r$$#>)O-Jc32e1xSEZW(#*Z98j
zuy*h+b~<|S$KLd7Q6HqaYff7ZUdWvdt@+S7(b<Y(f7v6>3g_xVCyHh(ig%ZY&c+yH
z!gImX7LF~(qVZ9n-a072zonh}=;4!Z>ki=2iXwI1zogDsbvnD%9|QR9s?O7-Bm13D
zFz?v_^8ZxfXNf+sksXenxA0|PrY#p`hD1ZhV?wqyaL^27x-rSl;(IwwU!_K%6Gerv
zsZH$gA}*CqKR{Fw<yED>DT}P>?d@>0$89xc6Syr<?Tr-r5+UAh(s5T2#)3lO7Xkbs
z#kLKk_!ytNlJ5r4k5cH9rODitn<k1~NcZZ1lpmLj9rblBEso>m6v=!_8Gh_s+iHbi
z7pCy*qynYk&-I5<L+dKVwg-f6IRH%q$@>B1!xZvXqB<G)xUrS{o1FpFe#NgZds#7i
zs%$Q7oYU5tM)gvKy^&CDjHI>JNE+JHnxl|+^~fCQ%w(i}=C1-J@1hjTL1N{#Dp(Aq
zx%Sr9?zWa(sKxJ8oO?>D&pnws9Jy(t%h>4wBG#xHT<!G|{Oqs=es}=yFN*jd$+76+
zfkoU#;Q3<`#U%QY-d!kP_))|T^4#Jb25xM9B2eI~7S|wOFP0Z_OKf;%d=F$WtoY<l
z**4}24Rd;1yLy{v(?H@XRU+D)4h^fqH_`^g*aFwlJg2KANB53$nUEzvRs_T`yW~zT
z+5tlY!M9aIy(<kx%TDcHJ?Em-EJ);DAWPq0xg6{Vm_IUohA=%grMI+&<onka*C5B&
ze;e5{hPTk1`R|J0YrGcq)irkRy94a{p2C02&lE5bgIgspyx1auyOnDLR(e3nw!;q<
zl4-TjLPOtZRO<&moHyqtVe!gQCCfy*BDzI!jFJOaGV>!P&j}^2lQW<R^+bq^Pbi_e
z%Wt;x=uYpCN0AXvqEA!|7%#;#X0nM^WlX+9l(w|-TUPuu_pX#lPpNKdZEtJAWjfqv
zPLue%6!A~!F(vLc?Zp|PNR>CK9R4gq!08J@W#ds3+BmLMxXT5%uh7_DKdZjCy{T#c
z0OdbZ&GwR5t<4@1hr@PKVCwK~<S_+l#daJY33msz9j!bQ5}FoIP_!N=w8r%ePN}OD
z?n%<aeK<^X_0TroW~!Ghl+nYSwZ@6tfdwP|H4g^FL<|etfCX>KOvi4uNjKX)l|$~P
z0ZyeEvd`>l+K7(y8%mR@vs7(AD@SncssO=a`5?h>O244LM8~qh-0<MS)_Frm9v8qD
zOB>DiV}#ePoy<b-$pGo&6zM0FBfai{K+$5PA?a_FDY`Z^dakRAKDu1d_4fyg7JCqj
zeqEO2)CO!f(+`ZxLTFNZfFhtyvaqWt+wk_nvk?2ftFm}Y+AfYWXYQW4I8Y0*Ds#Qj
zT{?m`{t$Rsye~I`?uPgLQH9SD(y2>JHnE1N#?sWO81Sc{x6PLBZ6bW&_%mi&lYpBh
z@aw4_dbD3>^XSVC0jz$P9f_WzvFd0*N-Jxg!rIPb@z{HH0IO4B)r)Y6t!Q><OEEtf
zz}`V&_sWWe+rf0x4K3%_Q;5q%9w?PQY}A4IdjbW&q~z%qnSYBm;xm@)(9JVvsBAv>
zo+02_$eZ&FMSCR6o%oOpO?3=75#M<p&oF*$rO}9^%rHm-Tl(2jv2OVe^2y>`IkDbL
z<<p_{iCMbfc*Va0ywi6ho+*WP!Sl0m-tg;&`0`5tZ6Q8HCRQeLYH{9SHM}$<tqaK>
zz&_{>@pKR}!gvH2l*a|A{aA7PeBb@7O^;4_p)R2V;x9~6TpQ9ivP(gV-;~*pQhE8d
zhUtZTXcqDvC0cLGnuj@Pl{pls_+=`CwZ7u!);JUE`riTEHA+5KCM#aYP4l#-lI<8)
z{0-3uW_iYISvY|@K2Yv8z~Ybc{C7_?%_qjGyJkWF_c(=HEn?ZnqeA(%MFG5h72eEb
zUF$Cl)K#{cSl8D_Q(HSeQ0lR&)OEb(GY6XrGwGt_#MV6ZCWgKMyTuo3yh)6Kh>jd-
zxEH9t@R3Z}%;5%an5zeR7A;WDHI0W8`D5#xEQ+gd{sJ2Wy*V`Zl3j2Pf(Lu5X@0ea
zmfZqW&r+<~T|}x2!NYU7w63WMi?YxVbF!t`5Is&9ZM06I+uV7RCdsnV$JSjfUAV7d
zAw0_$&l~PX$jsq^#fM!E!qak)t!_>_{9PE<A-KM`F5g>USQ)7HYl`q|Jj>XBr_bRu
z`{MxaD+>2UVVMkXoM-1x4qzXmG{^RW&55oV9e5+e6#?x3sOGv*=(Za$=KfSlSek(9
zD`%b;0qtw-D0aH*z}j-_1<>^kJ0HYd8EbcrFw23N)>N{~x(yij-YC&7+!sI<hYyPO
zw`7%W+-`Eu04<9g$xl{UyW`>Ho%yjd?OBe=wG^#1Mt!81e15W~wQSt9n#%q$Yx=JA
zhh_G#PxGMxL~+#Nu0(f9JsY16)KeS&4lY;Ex)p(XexmAmZnB<rCk4oreR0<F9VvHN
zamnz!g|4za0c`P_q1V|uGC?wv_Vz}E8!F7AvP)~6O%&0KlSJ2_7${aY?@9FAvfSXb
zw)B#ChKS1|iC7-A*P6a0p8i{VDy2PEx+6`*h&)99xzOC{300B1rOEra{OEl+P=AI&
z<By`ft4z)l4u`WwaiQOwXRQLs;_}5FMOa*%*cgPx#fW;9u(<ee!-=rC;BcW%SX^Le
z(3;~rx1Cks*aCg-(wg!}#evN|_v~ofUTEmtDuDZ6#fA$LJ+06;s{Yo1M|#CYjy-Lb
z7@(-V>21oV+xz3fHH~n6LHQ>lNiqV&i<|!jvY4xefo(+@o28wN29C*dXri*ILSHCS
z;HPqSCoQzM!4T;DQHrVr-;5(B&NTz5l{q}HJ@`i_#|jhCOYpf?+LZu)%<m)#mfX?!
zMSuejTMUEpfV5y=jw)bwe*FOAtqReb`?c~Z6oH+lqN`n(rMyp+Zf8c6mdAmXMdsy3
zlzLTYSIjV+5yUnaB&Vz8z@VS<bE?5^^E$5^OC=Y+jVsDDdHcC)t>;AD#;uL(Uk?dj
zpQNy3C51yR49oL>L_u9g;rd$<<Jk)Q%1;QC{F%Z&+cz<fR-=hSrkS5AZvS4E8_QZ2
zFX%s}`8gDr*0|yi%g#MpI%Z?OsR5C6&HAXuG}M;@G(W8x>JG2ZxNq0cfg_0L2T)&C
zI_WxJT^L+wq~0KaI9VYMiZU=u2fwKjItJ9PMj>w|;=tw?9%rC%N_M$1O)oq+rfCm>
zL&fZZJ^sRcmkEjGzc#fQrh~1=*Xs(`YR?N)ezmIn^->-WFR>T9Z|12NYI073`evbU
zj2hT1;LT=IX!qlC)yVG)IyokLo-J)31xjD4&?gIeX++K2fu45g<11hue{$#p5fjXh
z@II2AX@0YpN1|vY%py^_mE*gLnk!2?OW`TtrF9l@CTC~qk*z55(A`~w5HD@{T(PCS
zEwmc?wkq9E1?gYlW4q4_aPm-;%^%zGOELv8;}D{Y;NGxMD}2YI8eG4uU?b9%rKRn#
zK(P&q=;>mPZE7fV<);R)HdO^Kk#_3q#wNGX;oQLtaq4<i*H^q|0jF?e433(dw55sr
ze1*D=uu1Mk!i@VR;HEXR_|S5x{YpGxo{sSU1Bca|8^9FrVq(50!_GkKyu~Aj;tcr6
zVE^Eb0c`Qbp91WIWT5SXpJ1+dYoMyvD|N71q?uN0v}`_rw}HYNPFAz_oB*NXG|g(h
z>)XY9H7yPl`V%D)e@Yfw$Afrjts<V;Ec6}Wj+utc;t{+oGNz2OQhH&V2h1P)OM@IW
z7gg`h02+S@7;oDHgx{??!0)8^KJG{K{wRR9Trs)I&tjaT39qXPZ8QDNl5S|f&X>vH
zUA+$l%6w9x-IL^T{aL_F<FR<VlgHXC8Y;pEaeoo`S(L!#4lAb*B5tF`)p<g&X``NB
zI<#_a^mSyzAKPeu(W|zN!~-<f#ZC4mPGuZN%~OwXKT$0d-=}4--=5LiJ~Ol@xB?Xx
z3f9VG)sK$WJiazi_NA)qfB0sm2P$F^)?y;{b^!SxRrt=LtLza*V?+I40QW*AU;h=o
zY;N2LnS19dtnG#2W*{?%kolKe)P+0+PF0o8c)D$+d8T*w0Nn?wI`86Ve$aI@U=0kp
zQe3A<e^m<gPDEX^#|8?$*EX_|vnS$?fpL?H{a9e8bqqN+u?=$ghscNZ;_<eSH-VqU
z_i`O$vg#O1#Cl5!=NcM<jqo%LxqL@}cHT$CANxog&cT|jjf91~UuG+A?<P#^bME*k
z{_{Y=kJ@rg!M{l|t@fAz)8uRknYLE6fjz1~PmU~Jmz$jxRe^P$SUWRjSIPy5eM3pd
z4}Eu_kJ7{dR#9Qq`Vy^wS1ok(<^kMI6z-BFd+L?}Gfk%Cs14ckL8(l!0~)KyAAwIk
zm6NHQlBxZYCD$JvC|M5mu;llp`;XGM+#UN%pyszIiF`?xj?9Hi0vmyX^U~J>Ssbgf
zsFqzt$)Y$1v4{{|Ye^u3L6yM<(sImzGun>M{Kf&?W`+AT@f*d(jUi{YlT>Su^D`e7
zh*;S9wzfcV=P1<A;^Jy=4&WTGaH?gc*HvuqXh}t?j5b26@<&Z^l*koHq%#61u`s+m
zo{C=)y{PzdYfNZeXqrRYkd(QN?{|z^{I5VsT?(ttkD9q9BRIf(Y!0#OIPFdAKKncI
zry2EHksYg&DY>@)T!aj=NKmf-?56rpw+ulNQ*>t_mbyL2)pHdl)V@@fro5>DD)5gC
zC%kO}Mm)um@7!x4k0m`K{*`?HuY&zu+-^QVEAQ3;mVTsIdV#D!{P4)bEujtXU!i3F
zNZI3k<IEH*vzTiZnlQz6<IDwTFz6uORGPXA24U7chD)z|C2u<Lkt9mp8M;Dvp~HH~
zcSK<<Nsl;;KK+mwqbb~`&7m^#xJ02n*Br8+Ji-F;V;R3rDvhr8ri}vp<u!qV+bEsO
ztY~fY?cUDDIadepucM&g$Ff&z)ys(h><3LPGrBt)XhO&Yaw#e*_R!OboDL#$U?7J!
zmBXIC!(utp8&dg)DCyeKujk=^=5HGsqPkD(vU1p)+M-$*PunP5Xz610L4e@(6u~2c
z+uJ*T>B5mA{`<oyT)Trq109Wc{E_K|Pqm<j&r86&sj`@UuLOLY(j5LIlLVw;{EABh
zOpu5MG$I`=5>%p|XVm<2RApj+>OU%CZkFY~nN`*9#d5Q#Ou1>*Y*ooU%9mUFk3hM9
zQsw?ghI>v_=y}Pfb(no2kj0rQi~ouE7~2(1^PL#&yF$~nC93ai><3?%<q;PeR{0|X
zB~MhS$H+k12fRW6=>R3|(`150!%87PD_@|!(j_oYy%e3OFh|`LXNKSzb)n_tpB1BS
z(*2vf_REEX0~B<t9K4qbyP9#Dz#lcC?Ya*YyDk!0!ItUK1M~Yk2A2#knZIP=2ue@u
z=n~ap3i6pR_@y#lAL{IXQPkg9{*cQ7-3^77rhNh|xIty|R}mMdZQ$8N`cvCap)QkA
zRCBNP2LbH=D(+n%6AN5#bO5i!<z{(lv3q7Fqib^T)aFtSmfNW=OIW)s64uTPgtdDx
z;hF@#-jd^Y?RQC7+sX(xCGcAka3KMACg83FJSzduNx%muU_@9qKdZNK`LTj8lfjd!
z$LwL~pphY~+6vXUABX~l-xzj|nz^=26KV-f!3pPeGWGDK$F~2gMzwIPyf0B@|5KL4
z_K4rz0kl(<KB@HT3rphW0MZ<V^c5K~`{-&~kNE9jSJN#O?h$@wZoD;V@hr5598OlN
zX1YOU=COA?rVD-jgIfkTEkRm1Ywr=oi(T%HPV~X1^tDT6q<7U06UAc&Cn!#5(pnSX
zS+8oJ?Mm9G?ydkD0&1Hd1$A3dHS|reV`66jb!Ua@9g?Ujy<KSqu(QZM-inNaFm0e_
zBAlscI}_m=^?j@;GV5;RPGoYU(~)4FdKi0BDYCm_>>LMb@DmqVg?6g$Q`nDq`ST-v
z%{qaS7c1ONd^=!{SlfGj0PRf0%rB&CFEc^CnyC`fy0%1(;+$;GXi|em4i+g=H}ze`
zTyMeS!o5AAiNbk`;7^2LtBVTz1qha~In+hhOUqDdDC@>@#C9!}n%EbmK}iLrL|c;H
zmU&qp&LOoguEYOlELpN(j{q?eBWQ0BGfrkJ=IE7O&{%?IAcrYPA!4ipZ;w+1`Qu1-
zVu(6%%5ovF)5P>a)dI0!OmQYd>&^&y5gecp>%CgVRUD0h(hgEhwu?u?5_?(z>366&
ze^d~^ly<g)S@<pR(gah&n^7<i6v6B@yoHlSZ|{47GN&nB)-GDqU&qD`iBbbcEFX_p
zV%_@4`YJIqQh%CEXxx&chf}aDK9)1F45*B@7QJYW(&J1`OIv$@`UR?Orif5c!o}gh
z?A=Wc<Z!gA|GK_oa=B2LMQ^QOOzkaI@dHw2&i#46UC3O%t`d)9q-PFvA^!Kgg?8kd
z37XT|JL5XS6cpc6e&UNE5W59+fr?+JDjsi}ixH^i<N)g3s==NT;V#y-=R>pQ*Hx9T
z65%%c)`gh^fx=!^csF|K5ISp53ZUMl=zLn5$A*y~>7v_BsV7Mu2bgF_itSb6Ns@CJ
z5$2Rv!pIXIqhMZu@@r9z#?!=ah*C9X@wwchTi<FuU-;S7&{7ymtz4zah-9(59a~QH
z%|W)15DqB`nB<2~+$PXkLv7>uZk~F)zfCpB3!*VxxQ}AbPXd^iD$IY0)FYk^RR1jO
zfWkT#>g#u^&h~T(xwVf43jLWX^hFT@yT8;ki+Z1}Qcf+6kh}Pi!5av*v3DT+6GLKq
zf}(c37((Ldt*no^`<d3wC2Amv>k_q2<;HCbI46dDY8qAB?kBjM(oI7+0x&wX0s4|6
z{ni*4*B2FVq@hq)KfvwZDBOpo+RNfY{LYQNK2U85#>ZL9RVAItPj;ufW-Hg3^knxa
z=@*>v&?-WQB6F04d`}bb(-rT&kor550Bz&d0o+Lncc_GTKj&iIv#47+;`N-XLC^<E
z&h3Wc&aUSM2AWRet09c%_jLiHPgh+eBP(VK8vCX5e&M1j-x-=o+^eeoTVWfIA2_ku
zE<nK~B{sv-*UZ#T6g>~Zq&3(*;3j|UsZXW~U4be%t*=Q$NDAH6k_A~1?-=mfxu*hD
zJgn+}pRYeXOYk4M>n8!+%T)dUAv$&bp@-RPNyJ(%lj5c74jx&%@mdmZejFG+)M7s8
zs$34U)(HzS>!qWVwmM|?s{yKirE2_WX%6C%gB-RA<Z!FX;YE@69^=W}*?@&HHX&;Q
z=<h4GT_FSKB5VoTd29J2y*nFOvC?v|Ohn9pP;ZX)WbwUR-#k#^`DkoVCY{AEQc0|g
zHc(i@QbQ^eV`4QS7&z5S6YY;x4bPKp))`GTAp`nDs>oF(BVO%ZEnHw_k)T{it+@(u
zhqAQR?jNA_3q|W0BE)WD(Ajfq0P`}Xfc_cRviA7^&V!2B2lXU4b}WGULdcqL1u{8K
z$=?JqLeV*#mWz(g_F{Xky>MnAgCkW2o5hsZvE!w+>E)`nYo&d7L(Gz8{ewjyrYWgO
zO1+Pj005;uc2>R(Zt?lt_XFksTG9N7C|fU*9O2FmU{@&YQ~Z3KLG8`GjaLLv8<l`$
zrRQ14zge7)XVIk0o&3?>nKJ?NNB#b_QAGyN9OhJ!en4ddb2iYKr%CuL0g4Y*m5rCC
zQrX}s!0D=F?+e`rC!^k%0|oXf+1Np3V*s<o1tar^zX8NF*)VGt@Q7<de_qVmml(?P
zd#PnsM!4nC{K(!Tq*?k{$(E+ssdyDpR@Jak#F5h+b{;?7F_Bh6=D4#Jk3aP*@I?*7
z!-E5TBg6ee=ZvbhH9}OuG$E0`IpZNLk+FHK?rT0Xo(JMw2HW;`1}b!ms?hI6ff;x3
zriJqkqlBh$f3EA9bcuacFpYOLFR;BYQ0Dro!H<>($4<AoKrwyFlrf~R+1P5!WV+F7
z@pzp_`YE|e<D((C%eC$_M!{bCR9T~3$i%f$wcD$*(^0C88gOqx`?Z1E-=Xq&TAIr`
z<IaR8YiSGZcYIehmp4d?^0s|D<Rdzu%HBdoJHO9tVmE|l`p2u%CkX%h;NWF6X|5Pr
zVV$cQ{ZrAv#y<qsa>Rwr2e0<IR+ao}Dd7^W?#lt5U#ZaFlid%_(`oU7HylHb{waXJ
zmBRODlI$JwL|+m>-AJJ>6_GJ^62G*=u2I{JA0dw{1hm{VOrI5Q7j4Bsq`t1_e1|s<
zxMXp&I!ZMiFn{bXjoz1qXZ8LSptxJLRE@M$Z}0Smt~|R*zPC3Yz+TrDY05lST1uZr
zZSD!R)Fw(o7kLrGBEH@(;>QJwenqkR`WUyd0k+BB=`F>O#e0>)T_u$^x2P678``>>
z@}0whl5bPk&zDy&c48KqOJ1X@{x>0k%7y*gXsL@pLKgg$rHwvMu21f9>*4^Xp4s+K
ziRp+kQ@ht1myNis?Z2Sgs7Jc8ZKs+~n+2H-;cZL4k9K2|+b5ZR=hF3&tgBI-kdFO@
zV#AZ7AFZOW@yBiqG{g<6Azt<(00l!Y)W#Y49Rj!;E4g2)`H!)^n;y3Z(61zo|N7`0
z`LC~kx}v;+0sg9;4Kwne1!(%EV#Z_Ao2<gdC~M+$ggWD+s!I21#epF8^uT6iSOSyj
z*(YxX=Z~%UP0^PWMcHFOAk@nPWFMu--cV+*93(KxBb%-O>N*Pb7~lL*)n<j<*wXp;
z0P?!3`IqT_D0FjwmKO+a8_47sMZr2E2WEuBcAMGeI5&WuQP`&n35f#{M&Y+3lPq{#
z&JL@CL9|LH!hh>Q4uY`T5o-M76(!?6C!MPTqq9C3sK)DTe*7o_S9@gZ=wzb!{T|3^
zQ^OBk$y3lA{lY<#Zz6-UHysuzI;-f;NzrBmX_{e72s}^X1lv5drG8_DyjWJZeR*7W
zyJTSTaKnNHgZ)E8>jh|+duKSCenR(KuAWN#P}dER(WS_!kq%(Y{;dtLuN@jdy<f@j
zL&7}HRWO3}ws$t>J45?aTPW-!q~|&ZwJuzNwQ%0h5EW=z)BQ&^-2$yK>gyWmzMBPG
z%1t$D@SZ=)%PeU$Gk$Ur0#jf}*ltxsza&I2E4e_n`I-RHJG-%tZT4GXnfIq)>2m`N
zA5^7p=t+kKS**CX1&}{e8ulC^9o;>?E~RTW4I^2QR<5TXqlW2fA)SKa&ph`9O20#q
z{!A=pSn8Vz4-G469px~Ey0srEA!ZHTMNH_MHVNQvpm2vug`|b6ZdSIOkkH?sKMF~!
z=QJuy?TUShIo}Bs`fF9_qcJkZ_AWawxF>-8Gll$uG*hXB73jH`)-B|=DN5MmG7gu_
zYFk3vE1M~GaHO<yyyn9iy+1(wcNFpONGlI4a2As03j%b@t!LE4he#{CftXi0hW1LU
z7175EE`1b?Q(@i&WlNK;!xhO}`IQF>u9+05=qai*jS)66imT}Fp}hlj-NJPxcC%SR
zud6Ga6D9^qUSHL9Skqg(egNxaMXz@vGsY8y*qn!bzZ#aACR1|b6%8n_`P#}k8{COd
z3|V1UsIvX`3C_1#*D9*&w6?ieVSXs(YN~7LfR;wJ+{;C(*NhUz!f3-)94|?(<fAb5
zYU5eXn9j7DDpxwG^sBb=Tk4wrI@&PO=$CuMNWTwVDLn!q^EL~VJVup#ayib`PY9GO
zH<q#FzlkM)v!Zyv4RnNu_s0|k{sdG^eeI?J>c=YF6BGRd!2;_-8h^aPJw8^x_84~!
zYVb~=;Db?N{;2kM66MJm4GljCF3{UPE3~h_sX|{Q5=VDk?vpmRgtn5lP@;aMsC_$$
z?d)H)<mh>Q3;St6NfQ>i#E%YqRYEz<yha6@3xz^j<qE~M_k`p2+7IKAFh0Pvzo}ZU
zlzl$h()SA>ou%sgxo#$?g>E*}+X3VrRpM8qM1=3mbET5j88<O4Yuk3IaEL<9>9Te5
z4QbF;#i6~VN0m&TPD0^X6jILSakQE|am}qKQ_Ho@qrUESmrc28$&RWHz2!H;r*{`-
zz8GM`qpBXi@-phLbqlrGW2*G~goBi^n1fpcN<LVXyrY*f+qtICDdx8d;BKy3{7Aty
znly()u_K560l4fM>){^-;3%~TKi~15+U#Xf=A(RD%}STspi_V@O&DLmu!+fb5^L)s
z1sMnGr2(41uj>1T&}^LdYkL_sBz^y&BHB!Kk43WafP>8@wnA{vULnR2G`K{78iM)`
zb>#mj+>1oIVy`G!lyQZUriSEhRnBaRl7*N9xO0Im(8l)8&;)pyV%tPn7h6M8j;C)B
zN~hBVJ9N~VhS3Y_yOpdw;dy5+h0C{91RCr%5X~R8|BJF%$l1_@#|H3jwrB?LFQOW_
zG7@TQLO%9)DRQ3_JEU_D<_@_vsJ5c~DJW;OWKK2=SXY-<8(KvELY4QFj5KT_ALxEY
z&8vah{#CWl4Z4Zr$pKr7R+qFEdPrsQ8_B{CR(?JCbRdf>RTl4xl*rbx_y$}W$l!35
z!Isk4+!VyQvXISZlIkQQqPb19mfn!L_X#B<_sWpfh3m9vsZHb4oeJq$*|;27Fbk3K
zmkc&jl+*g*C$4s!z|Qrxv;KV#kHWJ?b?(s0UD?DVJl^R}*}>gJtz7tB?ndTnld#+s
zOiwKzeW+BpYF7tp{IY75>&0WEv7_te0M3=FMcywj&~>i_@Ly47UMJEhI?I|cDcYe4
z$q6cpaWXP?l*|sk0t&L=O1WJ#Jv*3Kz6SLnzl7DQ_-nNhHr_F|JFZ^}u;FHv$saWl
zbQqvN6z%{Gv9Uwp*ZbiP!#hJr{2viFtCdbVPBbW+z<X$);@BtpFY7J}=1!3I(B|Z7
zo5W;GeCepy-%56)0u2jk-AJx(p91>k`8s)XNKJ^JSExF@?}s5QUtp}8`Ej5j{;cHr
zW)Y@dB}~(2(}FVv!X(^?=P8qnGN~T$r};z6T)F9-qjhIo68P>nl6cm&d`WKH;gZgH
z%W;!AbforE#gB7F^Rjm9081`cxE~0vxmT)dc;4{H5O?X)+EA{W-UgL?&8x!s3m{(2
z<YOA%znwg@?GKgyV77Le3JqP&rqZD$_+-@|mI}?*$=ig<9uuhV?^S(oxqoalhE}0*
z-<?Fqz_I*$_xaJiU;AO-C3uC#v#*+?EqiuZaMgFWppKce`yL(L(+e%RJs6_1ZujQs
z(}wTQowOXECgk?4oic0R-D_&jIJ+NAiN<djWvZfUqw3E7c?(+FyB024hPNAx=i7^;
zvGy(A<k93+(RI-TY_8$rQyAs&@?C>`Ni?=)@xX9PJKp>WGFTPeh-9RcqV$VrHh`yP
z=5%c1GC)X`xo{3CFUCK*fmU?X;;+9sXgoVUCwV|QRZvWnJ|wu>C93GC!(Tu15Y9#W
z{40tzfX*CiORH$eA=RfYWwr5zK(K+XJkp%uvacwDfXs3!%p6kW3n&s2Jca?v6<kqd
z;b*!m#~bUarMF44z_hIeXQwkWq=b9}AmPAxP+{~U-aUwg9t#-<RY~U(ygEg4G0x$9
zp$I|InTH%sHCInfxW1ui&?HquOB*?Gx`IhQ1j&@NPB(GjY!9;pUO%cbYl5Ky<~+PT
zLm{)aKakp*?S|6U8G{1Z09mODP2ErjKzY-lRdM;z1K@M_qS_unote*fkOoKE_-^Nq
zjZ{yWlvUB#Vx8l^uMh*&X&M<r4XJN(c~`W69noJMRE_<W8eI2M$hYCm-~C%i8Fzdd
z8u8|N|JH=DcWFP9w?=4;PQ;rR<t_59^Z7nu-d089Ky7<>8zZ3oUL~ye30Jze<9pZy
z4c%nQMUs-DWONMowRz_Ty9X;U&EuaTZ<*F;UZl-D>O^K-2d=IzG|a%OCdbn;`JN_n
zhjTKMoi7AEEPBhmt-{pTG|=ffnaQ6W@e!YYLGo{OuPX8o^yp)UHo@?Ub-)XrMKc||
zg^m2MBdEHY=Z;0#ABmeDq4N>s5h?F?!dKDR0!Wm=7>qTPYu_!4R?g3IIaK7JkTMSl
zZjrdBIU<Qmk?}nVxP-k(0Vb2aa1>XY^`dLZxHBLX1U-7xr5a~69HlMOq-39Ok>Vbg
zYJxwpNrD`C;|h5MSnTY?t25oJG01(IhN&k3pQ=%y9P#Qbg|a8$8LD(rj*?fo(#Lj9
zho>L&;dKZ`opsleuhI8~K6Yug7!pOl6SPhSDWzz|Wf^j!?<LW|x6DH#3>_4PQ(TgY
zF1C9nF4we4+y-?<;{M=LSDP6h<`Ye%{}TNc{>x6~NL#lv62;>#%~(S$<<zS!>TtlK
zamP@V0&Wmma=k{0zp6{&T!u;_lb2MTn5z*>v6q`sc=dowGLgzuJg@M+QBaE(RRnMx
zReo2FH1epl9adU9C@0@>G>qxOfqwjbmcSj@#mC=&aqtAA$SfnG=hRDv7v^voy`Wwq
zc)NZ1iM%vD)4lw*dpV}dmhqA#LK*dfd5$D1Vxfw^&-SoIx>S&GeFswXwsWL?Sza2g
z<%;{Wduf^&7G<l8uaKlDQt&f5$Lq0B5m<|ZUkuJpevRd2RxRLAW{i6?fp5$y54`kE
zPq#t9zFTnt!fag2jP0)F!W(bycSTLWFlu9efuN6sD68~wwGmS0l>k7JdXVN%E}f|o
ziU1u*xJqRSLB^f|UN$&#D_io=U(p{mCS}fG@&rF?iA3y&KXQpCzzrrZ4f3$Oq!6;p
za+p}_US^;eqN^M*o}95-IFpr%=inPwKre_Ma;YXrJ`|qI<Rw}Y-b=8<<Hc(Cva%t^
zrVv$JS*kq&GTSR%;t6O^$syC=G(%<HC~s*cpg@ym@>1(!6IFXIPR!mbO^C!)j5FfI
z{F;vwqjayQkQgd4dRB<(<|uFFFf+rkqKY#LN|L;&EOLy@tdbHsr|$#&^Iaa5#b#0`
z0}o2r3tujXzmlA+;I^2GW<7O1#1*9nT<+1lYjCTg@up8VwsN#&&}WX8D2=o{DESph
zOJ=%&EoLB-L17FJE%0+(9Ep)BB#L82-dDw;by-|yx#LBq10UC@1a&UKSXbiMTx*Bz
zcaI7UU9G57bgn@n!39=PhPE+`L5EMTt2`kPrqD;?96)AtUYrBLCt{EscsNc>utFLS
z<CkH{15)P>ay)v_VOyzoEnXQT89qi&yHuR0K?pd)Js9Uh-ks)9Dm%Matwy1u*h%o=
zI5CMjJx)yAadB~mN13J=o8PBP@?s~k@AsKeNZgdS(o7;j8+)Z4;;OJ{;&{v)oQ9!(
zw3C5VaV9LH(v>)#&BkLt$mNHw(i1q;yVXy0ntNH<*g-Bl>@r@*E-IQ@?DC+|y&li<
zcwhop%N?fCGET*x8s`SO<KBn}ZTNDHV2IZM;0N5hDvo=kT$W>FIacN{k;vqPo%x=;
zQ8BkUoa*>`Q@pv~=Y)ZYIXxs??=<7N%<@dPXK#@gm2g7<c$RRmyRj8n{Z_Io*4csY
zvG|1<`7&q52pu{*1Repn%290=TF&POIb3LRL7$fiIN;OuJI=O&K1M1HIXC1lm(tMJ
z@%<s4z1x<?Yv1M3{gCTBCTF{PsOvQYEZ)4W-cCadDLW8~TCbXgH3|7A+RD73)J2Y=
zX2dmT$?!6hd<oR(5m&-^M$T#KZsV|VhNHNGN<Ml|(Ex8*_!(0CPVs4&%LgirQCLh9
zy{6t8EoI(5WZr_WGMXW`M?`9^Fq_%p8w%U#BZK{2_jVjdOq_H8XqB^Noh6Vx@fnw}
z61Q~VPpeXGB1<6?t#OICX0sIX?d$5TExE90#d_wLXB3?Zdr3#;<bSN#(!Dst8u5S=
z|8DciFE`0AddesNcA4Zq^vQ2B$*=mcPyXXF$<Oo2e~GWtGe5mz#k!7|`%LmPeS-S|
zH)L+Rc*R7Q;6Wxh)qj7;eE<1*{`;f+ev<$GnE8JDng09l`29Hl{R#8^j#K>ir}_Qp
z3nvRNo&`L%uwPBhzI%RY#YXNeU#@#{X2VH;!vE)93{jeZFY_+k1VrA*G&D-Z2C0|N
z-<>ZZBWA!I!#msYH@caDE6nn((m|D&V1BaV7FS(n^xpF;#$_ujHaPx+1(~Hy@6@cG
zG@N<ty~oBcuXwQj51&oHZ29^c{&(kP@6^0nn&i@Cl1o2WP`R{uR906e(_M+IN^+lm
z#nh+Ydm80^Am#tN^NOi&Tzamdcf6~)eXIlX2gsiYvkdtKLC0hLDEbVK4dC^;L6q4L
zMrAy}*DvF-aTM*2$ENnN8IGa@+B}N(#sdcvXW+3lT-fkH)V2fhm=Z+;cx)3z$Kx^8
zKEA>BSP5=EhE}XL3p-;rbSA^gRxEJ5r7dyIrzcjNT#1G}ag1rt4JSQo8+OhAHk|aF
z`LgP^RhO)~c-57wu2^;Xsuin#z7Eo?x^&fLCsvuy$5(D`pBejHb?0+;Ja_xle_r}+
zQ_ObOX1Tq6>|h@|M$v~Td?)Y%kDcvf7nlP8?Fzww<?}0$7d&>u>1;gq0H5%Hs`@e>
z(2!H`z#Mg3JTN!h5f4oBcE<zLuf6d2Y7~7FkFP~h7LTt-(R4h%fx9>GIGzl`qB7dR
z2<&zE%NSc@L+d%`qnToXt!Qa{d_}k88qKmF+%Z1tXt;QC=SMs3G*mJ9h>FRJD<%(C
zOg_3|@^KZDPpX)FYQ^L;SN?qY7AsdQ-(=<G%Qswk#q#x5Ub(z_<;Ba#uDoP<#md{(
z)PFJc<Y?+IFTKI!yPqW?Yaf^|vKXu|j=%#0Iv>z%d|<>}j0dI}e6&Z=ARZVM`8Xho
zj>ZF{8Xp)NkHe#AA6Q<T1Zb9hK&74vsK-9Qj57fpXdee*CJyLe`}h_{Qb65g+Wuh5
z6hPI+mTYX+&R%`Vh16ix<Qgs6(cb4T<==3GtjItZ$HOu$cDjq)yA9<X)@=p2xAk_T
z7SUB{UmH>5=%?l@jFc_y&gLabBr|ZuikCBn07Jo=|Dm65I642p(#nbn+rPK{>g}%j
z@YFTaG9R9{X6?0W318&k)t_Ix`oR?y@2`kDChPZWM%HFFTz6BxI=Lk2l=oM(*`)Gb
zB^{k>cB|pcNs&=lRS(ubRsYl<KK|n3%uiRht-W@2yP-s~v6MXXKGfZmQ8@qp;{AVr
zPP{{a*INe9kcG<r=Hlr2)n90p*p4@A@u8%4jtjz-Bp2kps+zotlV)f9Uu2G=<=?#|
zMl+S|vF>{d#?P&+7(W>mT(fq=4aa|As@jI8A+O$Fd+i5nzxbFU_<SacuJEJPnh8*Q
zO_y$M8ouAk-l6uf$UYWF(PRkZ68nHqei_hF_AwYmdjJ}OYQ+OX(t&u4pey0AEQ-#+
z;~1FY@i^8#j)RpE(DC+h0#?0%PPC7caL);#lkH<Uww^)TDfWTM`cyzz0q}7~6m5^k
znf7s36zvJ<>?mr*<J>5ki^q9UbPOKn+s6e_^ld;FLjLi%D2jfA$Hn$>iG5rKb&r=T
zu&l)cmL78EO8a=1e0u?WyZpjU(M7LCKQfz8Y6I$-xchQ@D%$IO^!``@W(EKt))o44
zWi)1JxSyRHcRd?8?u)m(H`TUx_D-L7B+}iHc-uZQ{Md?9t*$V1T%5UW^%om$_ff~>
zxn0{$Sb7lQF>9Z@bIrADmv?`#(HAwh*G;)&ql+^?U;Virc-xjkS`zR6eF$EyU3L5N
ztz9O!+eFu{{k#piMXT;ygAZ#j&fKy3i!9lKW{&>l#pz_!ed@|f+l)AU$8rf1R<Z;G
zDj#6pW_V!C;NyDxxFL$Z1PC*qDR|t3VF{0$(Y$#4*gk$@AGg@Yt@iO#`}moC+-4s?
zw~yPSXeXfG5k<S=ai@L!0%IJYyX@m`3~qq##o&g=FYV)37}@~++CJ{Xy=Z{$$IaGw
zJYXNI5Mmn8gHhCv$3yn<NE96g=u!K445JGmtjvzW<8k}=oqaqRMMHS`lzluMMI(To
z!61Xjv-a`4eY}7H055CFXmq6LpL3^S#+Qj^Re+fo<_8wQ8@}oo^Z%v%{}}VX`3PE5
z)o<P&&i`LFZ#}d93X`PWjC~O=xcOS)UL5}5yv@vpYlYc}9qC&*Fkd!e?-XAE*&XHS
ztkPI_cXD!tnP`SYnV-bA+d;vMZ6|O8-ZS>yj*0IA%lDlU-vyTMnE9BW#Lg2~zVDLw
zF0g#xHSt|w`Ho4H`APl)%lF+9-vyTMwTbTn%Xdt~%un(cSiWOwR`Ok7`M!7JyTI~&
zpTu{8`TZsBxWe;;oDkH|r8MKP_>4UjE2E}L`+<%rUl(k;2-IVHwux)=(*oG9LTLFT
z_R83WnmcRORsHq=@=q1=3sN-qUxe`5TLRcK6yZLQ2dx^p)<)wT@b>`nj*cCq`&&{p
z&ERIUk=FG^0c_}dU+YuF|IWH7ECX6;N0OkC711UZ%U?f=q1pT>D3xd+49DiT6Zk@S
zg@fP1^M~U7VS*tTH%H@G^%ly@;`>DWW1Vu&>6kX$UB}=BeyrrIQm>Q3F2I|FZ>$ON
zPH=ctc=In;y*)w40pc|x?SiO=y9HR2Q>^h}1qB!9pwm50Dx>KNH!J1#F*Klc8vJH}
z=6zgU_eEVMlz6bBRdMv!da&+^9Ht<}`uN9M$H9Xuqm31}N@6M0+E@xatU?_A_|%=~
zcS@4)7AGe3A#9k##h|x{il@8oRYoT&^s&C7;AxHRyCVX{zT)U%179yH-A1nLn6)_&
zv!Juu(VJJ2!EuK_BChKl@JVndh@HVOLTOb!LeU!E9bd#Qsy$2fMF1Cz9AE5*QY;)v
zm)cl#3xP_RTo3=4GIpS^jOtwL?1JLA(#L^f_d-Oq$~T@DDE>wzUw;-C#bwPn=X?0P
zL0qhg;JQP@1M`QPM;swcPeOF(__`9bD(U<5iq8cC0atR3W`5-Oi!mCEpEZw#NLFZn
z^(XD<TeEEdYrewTMk>lqsF+nmyv7-!Os-YjdPQzLRc8<M0kj<h#C%WX^F~R{Yab1u
z-Jt65vaWe;`st_2=vxYFM^Tx5C1;~+o<gZ<s_!F5ELC4YdK89HI<VDJEL{HPsWreq
zRkyfAlUtX5Qlc{IQRIHb51;N@*Ls}KAgyUd{@qHH8+$i0>DJRenq9N$&o~9iVtrR-
zkggOD)V{X9K^h*1IF6(-<*Q2M$0e9jmmcV)GWv&N%B3>Oa&BRdO+(Xk1nRd?VQ;Eg
zT0bR#b(&&nMr6NCCodcosPWfSjZ@<2(RGZmF@74L<#r|dPiv(WM<8r3Hs?Dp2;_01
z%A-nqhSMe5^k)-4E#0BLGU`-W#NidNDN)xuyQMSFDNCA+t*_c(SdI+fRCDW$0MfCl
z3D%L(P<x_JpUn{_3sEdLZCT)$PgS|KbPAb5@P7K=1j_!Vs%xV(KeZOwWzHeG>pS)e
zWOA;`<Rh6(7}clmMN2<~4n3rD*k19igI>aE%sx)>ty+4hcVoC8n5B{S<^GP!=op2`
zCD`U*Eh!)i33DkY@EtP2uoHz@M<U-WzL#qXnUOM|P2|{G%m~fTy8;zEO>yH3X;E`s
z4Nh9}ir+^9$lXc=cNgs=x1@a?h-qr;HCJjoGRW)RXM8c>Kivg^n4RxDJ5cyNit^tI
z<q~n2^7QKfGK>%ANACGB2<B83S!nw1c0iwkM57h76_ar;4*3AmWsz<j{9{|kw`EsG
zhXUr0#e7+&&An#G!p%Oty?X~pJjbFM+|OjZwDEV0t0_Ym{VY(nj@z_C1j_{M?C^p`
z7Lw*TWKw0+rpn!0_-gN_#9SE?5mKw4DrrB*O9XsJx%av@P}>a^;-E)l9Lu`at_=f-
z4N3;5%N)i!oA&~(biwzbYt4!XTUX}C1s*La+bNg}Jh7bcHDR%o2rQNnfyELcuvk6>
z7E6b~V%ZQ_EExie<w9VwR0u4V34z5DA+T5;2>())Ej6_SkixEITVq3KV_kr^BdUw}
z`!ys;V@qQp|F;105ej)TEk|{|R*piZk5801oU4b{c$&<G_U{AbU$4sls~iC|OV+`G
zrNc`Gd5dEYLzbl}se&8qE(QyKC?e@%P4_Ugb`~GX_4<W)&mVjJ=AzyDN&>-~3ybaz
z6uz!2{0K0jLNtf9{g~q+Re_qXR$by+ncI~d5W2`wFS;#`zgHRQF`nl0L)DnS(({o^
zvn9C1H#agk*uQvq-9S~o=`!H@zf$HL6vfz7^0iU)!~>`{m5`p@6g`Ax`AKd+DRWVy
z=Qeh^QV__JnG5n`7nr{*qiyiyk66rQjgl6^GD6As*Aw60NWgC<;I|U++X?uc1S}^j
zrM!P8zKh{UzRU3=fhAIzz!LsSV7aeRU|CHGEJxV{mJ^}^OUM&}B_5B!|4Y#Oc>?|-
z0n=ef^Pj##8m>sda?(`Fn~?Zkoq*R#z;ZFI;7k7!SZ-esSYi_kEaAHamXodmZ<;7i
zF1VBLn<u_Yj34>FW#YS>l$Y;vpNPP6Hc#N~68PIE;2je1jtN-eLP>rSiA>;K66wXL
zC*Su?e3yl(e3xaLz+$TrSZ){-Sd@mq62L@Ydedrop&zA&XC&a}1T0rQN`7+JxWF?L
z>18mG@2!dNa`B0LFDAZsC*WBLcy<ErNx*Xw@PP^Vpagty0+wh;Lf;{Y?-J8TzRyj3
zpO=9967c*4Jdl8oNWe!X;DrfzQ376^fR`lTr3v_`1U#64hZ68`0v;)WD@rbIty*xW
z8}|{3!-}07N8%kh%g0OvKN<5A81AGc@R11^o46(4zn6f&pMdGP%b(<bl?6R~wSu=)
ztB5$P-}KqsjmaWixw(uU{kPN;F*A6ZEg6P$;3;W0WiwB0e|u1={@=&|Z59+`16Z@v
z3~+Z@zSt#K?xX<0$Eylg>(c5%Q>GJCY2!=gdI&JPy(_MqxqeU;H`&i}Wv>edxb6tl
zaaUF99GR%~8RWvu-lm4G;$Z>o$5qk4l%^4TN^E{g4`@{x%~MUYjm$DlFqNY5{S7S+
zZc@bmMQ~mGnmu734H>XERk%KW4ZXT~7Ki&#w5D(x#&l<>v-}&XI@5acHNc$OiTK0s
zz~B(}x3LZPFIxIXlPR~}Y=X1>mP=_LUR)|_Eyn;a3!HLo4^K1mV_`dqEvnR(kHyli
zfhPQs;{PALu=4oomjhS_EAH*&Id4uR@~~Op^1@2vyH27>^RGl7kmjyAZ8@9`?QCex
zr-yf`jAko}chwZvr3X6zmZEq!iA8ISRVH9wp*`17uoj<>0`<N~mHjVir#>EI$hUO|
z@OZVR)VZak&M-VWn<M4J5ow-Ufwil0>!pwT9ceJ{*#PqYRN-fe<<Le=I(pv1mw}nK
z{*)=#d7%AaA=?^&XeKi~oMdP5y`1W<QbU-(a+OVOf)^KY861T>t<rf_>2JuYZF+k<
z4oc&W0kaw37C_%fp)VHV?Jg#_U15DF6n+uFA5v_aB*n-0+_rr;fPR!hk3->_8=LH2
zXh<!eucY;(lEI+9uB8Q~lH=tR!hF2vkDY6(RtR>bi$inNtu&0Laeb9y+x;SH61RvJ
zm-hq6hbiPOWe?Zf#oEeBcLq@V6~DeDBT>w5coxtWoksOig&hxq=CFu0B8PSp=P2Y|
zq{?OxG_#BLnZF8@yo+k81H}q%Rj@?q&$YL<cDJ?ULM?u$;@p!`eOg=U#M9>V01<0c
z4b<(ZIAL3ud3XTtFN*k^e9he!BZtr@0?4mgQ8Ti3otR}<b20FlVLXt*u&VQVGKyHI
zvtmPUdn26`$~QPdbg06;myLCz96iv!7_E!sG_oF{&^US@3z$@}zYvCJY6*OP0*2FQ
z$#;6;X#6VxlVs+{@{*I|8}W^8CFQ{{u>_yH0y@7(0ZV?Q?=c1cRvT4gt7J#>oUWD}
zU3kj#t}^<u;`{GK)_lw$+D1cT*|(Lfy(43wy$z%1T$GvxiEJH~zQ3R2RF<qmnnc#(
z-IA8JP#1-BrumU?kBO)_C-`DZYksuXk=(<PiRLR@@=#Bh2`@{0KPv&BtKj#gY}+-B
zAvCmx_`71()qW6?dv<ITqq_r5^*x3ErY{>FbU0|odk50PSyo0{x%MZ|4wtg+=uLfY
zBqp@*($}8U_<2LuY<ex_i&qAyzD05D4^pzzi3}J>wHo5u6G}jTAv-Dz*jn5B<3O<|
zstS*jVj1%~zCd<}lASi)5sM4W?N`Yhu~e0}wzsw5su4Owr1h@56!E{)LvY+h+lw>O
zBLr7QH>n){B#qA59<KbrqbB6xP^oZF7Tmr<V|)Fq`rh`Yru_qy|4cR8i?VBAwj?=w
zXeR}x4&O!|Q;=3{_i=D99I3+lbsVjXPY_x~Oi;A?sOWJ$gDa3Kg?plC6CVf}Y9+L5
zyqW4%K8C!B*45cRG_YW#zvjV!n22F#DysU1ObqSLt#qs1Q#rJ`;m~BRJQ$SLY?5Ot
zTI}wkgIk(Rouz8)Z~W2(*RBc>ES4t{{JQiDI`(ud8_W$4E^M7QbmVaXe6e(L`y?ZZ
zz(>@00hnp72m8AUQ3X-ea`DWn2)vPk*Gelo2{2RTCj(3wr<iiQ3}c!pbq@q8CFVCW
z<+U<J*M_D(>#Cwh$`xHthm15mBbGiEy++I?)H9R_)5DC{PH1&;fFht)varipD^m6z
zhY<U|tFm}gq#_QcYpyrBI8Y1OFW}UwvveNN_(R}j@xI(VK=zp_13f}IwRFk$<Pa5P
z8Utl(hK_g*vOKcE+?sns_pu?p`LXQNy>^7NQ!B!XVXiz0g{Jkv^&B#BN4(vE5gK*~
zVD+mW@MVovN1I++S@RUuwjPTi=Bfi&oeHZ?q*4rlvpZXg`N0784hs7aVJhRz(&0U1
zkXcV59<9`a4X{GRl%^hLDom;eiV~%gEGEnWM&OS{MA=b%B;W({_XMi+k`nQs$l6R)
zFQ0K|OTU<=GCD(L^FQyeh1LkULZ6}P_C;y;X!#Ck&Z2JRx`((`kO%ErFPXI{LI9-8
zcV+asl2Lz$vWY@ooOf8wB`7wnOUZ6eD{^?=_Y4N(fI$z#|F{5~KUP&e&*Nf}iZOzI
zsv$|=T;U!m!Xp&dhV+l@N0H*^WS*r|V7{$kdLbX0?|etK>szvbWe!?}4h1THnaaRN
z{p>T>f|>gi{vE(wgZAf-?R-tL;&pV7NNXzDcw@z%m2Pg<+FZkNs&;&!+-sDG{LMEO
z4K3z4Ld}E#?r{otg2;3q!&2ni76tJ3Re1X+>so(dpsup1$htl=n%dg*Xz`WNv8vQ+
zuh2{ojlxX&);ZBLPi<}ennG;$g`zLG8)4|OlZJbNlIQ=5uHf;{=Yhmnz!Vv#IeWo~
z3-6FIaqdJGsP|U7G?Wd(*8?V=z&}rXe<1PwalovDq<>n$buwc$XN9~Ow;tqWk*u7f
zC*$?-$Lvn>R=xQP?Cl@Tp{b`hVQ{2w@~mVuOly`Ky>7R6+>lQ^^C-pcCUV||TQqXG
zysfDTYtYbehEv5Jd#tp+Q7naSbKg>0_mX{PirnL(SNa+j;snUzdBgo({lmipix0aT
z{7TC~JS{k!6@_r47T~X2m+!4FtPDudYl`rzJ<F(6rqAIj<KqDCD+>1pX{q>V@dBWh
z%AhzoWlUT)VvEes^27!ZSX-X<kxI!}$`wrh<N#rZC{4MYU~{5xMm5BouDK$B{U0R>
z7YIx2CZV~vlfs+UA#vu~{8*3YME3g{JBpp|dbYOQdI9t+6#DzI>Vg%7BkFQsrb&VL
z4@^bz{;IJ)={1G>0;uB3#9lK)>>tLVEcXo1vdB@?i1wR3z*N*W*|c&@4%~HL8GWRf
zd|tAqwQSt9nu=!xYx=fywPp5LUh|;=L~%i*6ZU>3^=y1PP|sadJr62Z&$<=BP7{bv
zR6Wm0*0b)U0J-Av!Fs+W<t{5O8J@S$RkkO9E&gEiryL^_J6bGoiWbp`3$v(4(}><g
z5xq#R9YC-95pYU-bZqw=uh_&<L{z)<=ne3l<q1qj5)E&y;P;Y@sy{JMRdIzOqu!Jy
z9_Q_)_jEIKdlpH=j--7+^*!C(hTl_-L1RP(&<I=GYmBg=`RNmid3TAJ^>O9a`*48g
z2fD@}e|C}8N5Xw~)+jFYGl(r__LY%1P_h>j7KcF!0AX?1<1j&39Ok&&N?07)Xm%ki
z4rLbuj!){?nHx?^(Sy}dY@T{XbEM+HW}bU?M$=ws=-euR`(MR|3lhECTyvAA7R2F{
zy*n%BM2;9dZNsPA_@=QSjqr2Sxbd+_l8id>>g~UQEas{#rpf?dR>k(>94t^mlfg|D
zy1)0#PnYdBa%f}kWX1Y1B1LBGGMDc#&U^685`spUAEofFK7>mFRMFA+MWDtHE0p`C
z#rkqoGqdyS2M}*nh<;;8E4V@t*lF!u?YgLuZ|P=c)M|MgXjx=lZq%w*g?7da!iiz*
z`9e~<S`G|)`9G%`=x1K9c4PVJBFJ;KohDyDSFPjMQgQ3zy4ynn*e5CMD&MV)O7Ch3
z-Y8NTt)p;{k*QjIzX3T`dU7NV6|kw}7*CE+u}dfbi76rQIHcnyq<Hl4dy|Y?@#G8V
zVonHD@-s!~SzekLIs(!ZGMN2THS9~WT3pt$ctQU$&Cj90G&vH-b?S`<>GO^GriShU
z5C1eGRz79oO97gnRx)wBFqb!aLh0jB_4xtRSCzWE)>jv1Fz#k-5I~%)5RVc)V-{I{
zw=HzAv0V*t-gw6`(=XA^K;c>NwA^s1muMU=wdc(OS%$)QrZC@SLSp%^P3_Qr2{3<D
zHHVGjTJ3p(%CA<HzfQ{IaZD-<_su-@sI-MG&XjkgaE!{`*k8;pV`!V~a@EN12|76@
z{s%2>9|cNZs?awSbkkn`a2t)SSr92RCmlcIU4?!{sdN{f0$!SQ%P|c~_jK80WToA$
zeF)#$md_Pi+S@`4y>F}1-<B>-M;m`P*}Op24@KGhv7!Bi)n-gW<WO9?5n`Jt6XL!r
zLPD<7r>mvyut2d5is%NhYBx0$y7E&4SfcG%;9}{J5(tmeKF)t7D#VEk?EH&r?=V|Q
zKffIYOi^S;RGSD}W(FjI>9?!D(}JMk3jvdHOn<NlOka0vmmO%hDIRLF>lM>q7RIs3
zaL5(D(40x8b(HxEb&8BLa=9dy9xnkmP2R*!z7=`=HlD>#pWWLva9GW`0ZchSKukXy
z7-*fhc;ryT!x$OtAKWp3Eyry*`_0R2pbt*Hx#F#Xs$TDSKqkK;-HN*q5V3p!Zv%xl
zl&og$IRQfDTm-B6l5ZF9XSg^}=uaRG{E^r{CJU|O(c!dKk;4}()JOa<bER24G@M1I
z>@2L5Ug75f^Tz_S5_UrdiJU#PY}|ifwQmm)ez)q0kH?Ke2Mew!)8ufuVsgBMb?#!k
zF*LN__%}<sq5WE4CS!*8J`^bPNriTIlE?LD0W*!qa-fAg_7~M#{}+F2+l#=@qJ(nZ
ztJ|m%d9Dy_+NkH34y{}peO(dUA`0HNQCAKTba2OLu8V#gO`HU!vHB;fg<g^_-)Eh)
zcn3{rb9e<R%paxX1DR3#an<gNtPPZXsVdv=%H#UZTrI9#sKpfQ?EvyYs_@t~97|0g
zBi?q;{{pxdD*5`43=rn(%8;FZuEN?*7;Z*X6Oe&_xs_(f8Rb+}=_qEnsWhVy>>i-|
zKvn0RWr(7#n*p<E$Xn++Mfz$f)ceGB%?>$9A&8;*v6X)pcMJ^RRP4us+_a7%C!?kU
z-^+*X7~VkhCh)WPUan(IRvlxpSjZ{iT-Zaf5mBolm+uHLY?fkn9NNZi3m6G|D}X#(
zar-O6v_5x1G>ZQ`fJ>`3e`MNyNv72v1I#q0$?-8V?S0V(_B0Tkg|c{EZkkxcd;VBp
zttZy5MA(&b0b<`!((wb|9q0x(F@RN6ST(*x>oQmi9ldz~cN2x{&!M<`pcVqJ^ia(9
zW;!I(FR3M`R?`5mm00WgB%AA&A*VDp%c(rF`90BH&S?=H*_eF(2>dL*my^w$lFe`S
zjWhZ+Gw>BdyWV`eoKeC-V<tKhPyR?NX<vlDDV_o^!QW(yz(*xux|8bfLkYOtv{R?2
z`>BSHO~A=%DP5Fx`s6hAl*IQl6YyCH`0NBscUPVN`3d-f1k7o%q$fYW2be$M7dI<K
z7RcYb084tpba@tdQc_mxj}FL+oY<tSyeo=-)JRK<!C#OI%ixbsy$ZcW>7p0K+`wG8
zjI_7wa%uEhAd6#F78AsgK(gR~&+90c1Tq*@8BCHs%M7@v>gddG9KdZ>xL=j60mPgO
zdCH#Tn87ykF$H=04flT?jIv7mxojy^M3W5%<F@5oN4M?mj=$3OblcY7S1EXvpKG(C
zSkUF$+5*))N0Iz#T+P~>131SkoC%^#SQ`C@xB`M1>G1&mi;A_k#AVin=E%H=nm@8&
zidWh^Rrs$!NnHx7)*CT%OGXgj;@BLb`*O{crZe|<I`3i>d$ow4)tMB2t28e{23aI1
zr!;p{O0y{9X9MnZaC>0u0OcPk%Fh=|grCCjNMOht1+kaSkKFpL>=Ceq4B_ZHd0e;I
zo@)--o*q%H^edrWI!{-7(?$X6_fxnzkr1<{x7V%pb~etrI)Hy2r5iue|B6;YoC?8|
z)6_DfyR(7ToJ=5>qM~AVJ)z3!kYWc0a%fXIO!HF5Ypz17?-12?J9vu*TrvIS%tKUr
zX>unKEokts6vor83_o>D_<KGG5WJoucvx_Id*?4*I5Nb4e;9>p4LdY$(g4aInNIjr
z3wrpx1iYIni|O}Dz{e@^-`#h<&i<oD`iF)Yr03EA6C`X4?RiZiK_xn7M$JD*RVMaw
z`J*D{M`G|W^UB)2SZ)@TDL1j4ttz>D`EqOj5h(Xhs@$7o*yCD>PRM*(uk;rJS)8e|
z_)Nsdm=U>y(uq;8D>PAEqWaE8elWo92`=Qq=E;$Pk|!$EWnymb170D3bbyj}KPjbY
zsgR$QFWer$oTxC5DbMS=(1QBUicvS}{!L!{1rrBeSJ0?QO1H|v`$Dm+8UGplQ4`ul
z{ZO&%LZKf!*+&n|@9!8~GQ4E|l7%BEJ*}fl=pNegS_QvU#_L0!{V$688_J(rJD|Iv
z(9*O|fCV?GO#UL`;<OE%`bd8o_a-XTqh*ZJ+^hXT0Q<j+d*_ReXAd#k6gtvv$o#cJ
z(eS?XbGQRxbEuh%z%<@Vm>3T3*T@LzOOJO8t_sxP5>@s;WbJA~EY{u~Ks!~5eTDC3
zSi3d{kme|)T}82*pbYi6%`NN<yrse&@QT>@)6z6qXb-u_tX2x~dYJ{q=NT}n_4N;K
z8Q`=8Ork$Vw@A6sgy^Ntg0v=3^IpZ}ZA-XZcUJ(dPgQ!V$Tj^FtOD)~pzf?ty(1L+
zr8ncO0CpDjiT4b}<F7K>Kn;5w7PVQ2aE<z2DTE=ONIQ&}IC42!KTFn`s86*8*LYk5
z^JhowOr)JNH<Au%y?NZd0^IC$wHu`jpHv<47cq8@0}h%BS9gatzwT4m4|@UiBUa5i
zfsz+1+>Lz`8{_8n0kkt!JAE#Ff0>EE*G!#}*7qgE8|N0e(WC|sgDg^{ZsPlrxgXOS
zVnYMod5YkVg<z|!3i|~JmKax5Rx71tD3I(%#&*MY&Ejh;kYYuuj2e`{Q2@0q=S`Vk
z^x@E2`{FwMf5ws}3-$;QBLThkMR8+f)HUby?8Mv>Gy^$IQ3UCz|Kk)v{)CyG;Gj+%
zdM^ZanwUPQS|E1ADb8fT@EIXbf&&y{o!7g#xwA1)+Ci$xcJ@eEh)oM1{SFo9kNxsq
zX=f{#h2H`%O)w=EAqBHh1hd!h7LFRdz3&CeoTk)dn;6U8gtvzifGh|qw@Mu#rTCH9
ztwbN0;1W2a)Y8@-C=>VIc+@Y8jR_aeHX2PfdWj@5nTh6EM6bDMjpL6*d|!l$5-v^$
zW*2U9fR>|G{U`d4$!Tw47M;O@HwA2|Dss3mk8@atO$Zsj*Hz-NOs4y?iymJmM{9@}
zbcu1|0x|w%qQgzaV<leB@X5N7HB|aZ!zK-pB%j|u5#=z@g^LyDEwrQaOq8A`av9eb
zIR~9yeh!Hl9kw3o0=&OY@jl*z7i&e$$pO^6RqdaY{#C4N&xa<SuPd(qQ2LkI1TV}S
z2o(0R!t;LoeL`pLNdZ)vSNS8CpORkUjsV~uv9AJ^4NOL`kh6Vgt4wq?VE%~82Bgcs
zG#KIM0TYMccNKkXJZAiUD)n&|Ny@EQzpS)rp9sDW_W`}}=TX&)`yrib`4igqwxEH(
zR<0kK^Nyh&F{ET+eLt4tu8!6ksy^2O=BdraxYN!2NXYY|O8RVEpJLBX0+^R7%zujf
zV_OyD&@61M!sHcFVRy16@MF18m5^KeSfJ3KsX|{6G+KIdU9_C08G7j(&L2x-(|;9z
zYf-o%0sl4uKc(P%MNiq?vYuHS`?5$-PRY|Lhd&lPNthHnWWpsh)Nf8uOd2OzE?xu3
zT9<pdX?jM&oN^V=AwwG#JWcWN2MxI@H7b$%rr>f~JI&q_6xz;xNs)d_jEfte3plA#
zD6Ai7<liXVhosue;;0wybV7Zg+7dmKGq>-T^liVEnC_abT;JAfiKWsVIq9Q?gMPT?
zgb?|j)~`-iy!%}0@0RzpB3B1+Cn?;)65{>5lXcIcZsmyA^UkcG|G&bn1v<*&3U2~J
zLU;s~hd^x%pi=dahY0nQvYX9@MDk*Hf!Jf400|fbgGqR(99$BPjZ|As3BIbwDr&`6
zThFmp<Z)1*wNWgJdbC1>0D?SLg$T%__nZH}^WWX<KmMGY-QnLmb6+!a=gyrwwK2!h
z-y(1~jp=KTYjA@maTkO4Jg4$`1JcVy&-Acc0g8s<z>ejiYj|i%Gg(t_3DR|99Goh#
z)n<eNgLI)b4cyn1dCM~m&NsOUY#nhE4|-~wtI`!?MsVXCr?7?6J<U~s1&;UM9}cQ;
zN;fRF3Hmp(+Nd}gItxqP^_+o%Rf7H~59Kpw&9*L_V$V0PROZ`}vN(#tOJiI(bu~lQ
zHqNpjciSW<g3Pv+1&}}CjuI<%(pk*XZWM126mO5Mf#Zv)hHDHpyeew=i1ocfMRW&!
z<aeN5u`C1l3Bk72Y}BZ+Jy#vP@{%+Yb+cd5|KoweX!AjP;nWNY1JI4`v!dA*ycsvK
zAj{;T-fFd|ntVHE8p^(<2rEA?{h$~9p;37US{0S?0N0Vsq8MDWZ!_RZxxX~{a@G&q
zNC;M7FVBt2RrU)s{Eb6p_J;<TEmmU+*>|LA?CfCEm_mt{er>4aKA{vT>^?)}I$SE{
z!Lo3fzpVH{Lj`w<3I;it=b$&ZQM+1Ddy?gY3%TkR)zpUx&~4;M7h~=v&g>A|jiv@l
zDP}+5f6CDQMuGD-9s#wOG3~S%ppyl3giY-kxG}^}YfIya)_kEL6Sxmqv4vAPL?5+-
zKQaJxk`VQ+U79qW@AQi%^(+SgV~P$2;LJvtjGL%t31XeqHxp|-ahWGt)^XoR=T*7a
z&|sy|jghPywPeCoFPPalo&eo+gA(_u2P;KC^Hzzas9>6*L9am5&%8xkLVbO~-08EA
z5NLNYg1gZlP+M-VoM0YT3bCNPjLP5_dNIm~nc?#H+&79!v$4>KHNn}3noLLjtcU9u
zO+{eH<zo5{JWxK!T>$nDI;^&PR3;&lZ?Z+m^_+uR4i*(|sKqbF;!!IVsO{&K-i&#^
z#>V>E84DU~8Xls`W5s8!^f0&by$5_ulJ5!l9aZXtM&NuG3?<s%|0h*u>x%l6tF>2z
zOh0z0%iUq14#%eOFr(wCE2nqN_<cOMt7v?v33_iVY1UpZNUO3nvxKnHA)6|=-4_gJ
zZ!*x)&n6H!EpX_#dAos*`18N<bOZ$*|C7^(a@1OZ$|{1v<aT^cs873t*qChw#8Sas
zdfXU{m`P@^4y&is33O1pvdoY91d7>>{^3{6+Jn)}vq-QB{SGIZxZk0iA<BQ{&9vBQ
z!$;TDl&vv{;&nms`>fnf_ROME)0WzkLLZMf?7C&EfnBgq@VK#SD!pTNeayBB&)n9)
zZi+#!74%%i;CdHdC517qz3vwjr8pFg-D02!3x7Or6jjhWrszYb&T-iOa~qRjapG~S
z6V@l!>12|j;ayGl{;+9nz5;;spl<ECR8c~-*F+i11A!WY!mJS-YL8_wCjvDEravaY
zkMXu7R(S9iQ*0oTVSi?5ewcvQr}}W1v68O13kK>8pjQgeI_@sY;isJfv?*IUaV^#1
zCH^F``sG3XQl5=r>Ez~AJZ!^Z#085B#bLxeD&qmq{W_wlq%2hQodM%1LQ<pIpsTFR
z^MwK!&;pf}0RuFAK6udPVqTBNJIV7)zo07IoaAzo0wWHhg~3HsiE^UoTRB3>=-dCY
zvdGiwg%u`c87MmQTxU6q3)_Pgw5;xFpnji__VW&GzK=E+D)WlMrY);?1nk?)cUp!M
z*Mq*&P(dKrXlVI00lho%Ok^!!Olz)Z1?gWh3K-il6sjrh4}^l3WYLfQpeHilggkzW
zy~oM+R1LYcu~P?Xn|(`%T@4I0RCAlo<kZbGg35R-aXYuVTjeBAjrCfq!|b?n{2oiZ
zI?WNkKN7q6XQvU7Ynrg%5NvAW>B}0+tela5F$n5KA*e63ijb6HCg)EKTx)<GAi8Fq
zln>dfQxGCO839mUA~2DB<Z)ZbC-!d1p-K<~VrTLYCF=D}44gOMv|cb{2lqB>?jwuL
zO3h*b-yulaD91LsvIU16Knz;I&*Unukji+V72|nG2lBj$NGZ5i8``}`pxs}uRII>D
zswQLrO%tGtwD@T@QSKi~*?7PJ+((Fiq3oxOHv%wl@9}U$C5r_Hy;u+Qnj8B;D-6&{
z0(u#v5O;P-%}HfciI;esXp=!ElPTs(nEzJDKOsbWiKfZoet}6(%}G003Awpp0oe+o
zKIOXP5X4UpG~gKxY(?a$%&VUeu-h`?wB0fmxMj>ips%jgKyR9DXxc0A&f})l3{x;s
z#WZ|n03INK=dqV)M&R!1`E|8-H~Olp>uVYs`WkTOTi~#o`#1MEy$M)A#!R@Y?{T#U
zO9m{v?dJ9Pc`cYo5BP}b^*XDl%h$)1N5z$Y7FWI@u6$!$`6f}`ES>gnqQt~|_c3rW
zB)B-5`>)ywEb-AKJ<9;PS#-fIEPGgkG(lIE1@i+z(<b&10bR=jj~xgaqWd)GPH$+y
z`0u89oi^goyf|YnA7S!dVoxGtE=#a&3hSIQ53q(OH@&H^yeg31!$>cJmvH*byJ{Lk
zwfEH&K5IaFls%P0<+d}+bi5Z@uQD*aUbNm{qfWa!yu<RE0r<R_AX*r88m*kW&qC9%
zo(10$4OEMT6_U!RLs4{^hZ%;}Ul*wFa@34Ge#)MMf7NY#nk_(w>4~1y%r_-WOQr%-
zUXK0(wqDMPba&04Y+@5B3F5Typf49|P7|@19B2>m_9qMoZxoGgcYw(>30Y>%Is@=O
z1n`F}rdSOtMuf0ix8SQQp<&vLh%wrWOk1CW#c(i(rR;bV$i-z^UOpj^Kgv?Bt+pMd
zg^w8U<||auopqv9aGMTr;JR#6_(U&(^kR;OK~njn)Sz30NxVynb)JXsLBv3)B+BEp
z+95{<d8cV)GzHn;Dflo{FBplMtaO9umx&(Qjniut<-;2gON0}OGJz1p!$|w+J0tx)
ziw_CSd0K23YmmVZyNhG(8Df%c8DL)QZ9u-CkU@haIlG?$>H$IWWsI-#U*=D5oKCR<
zS!mNu*ZEq{5@Po*hMp1f6$F%j&gTz5XlT1tw5_*Xk(f#42EY_z|3H08i)p2RJjLxw
ztg{ig>xMO7J_@XLRFv){#a;c;j?<R!9Y!Z9l74o-^0LeLe=IOv@fWhv(LWOZ9C+E>
z@aM}?f&Y7PT7vAUgAFZr7cDPM#JSv5L(6<ED_U-29}tX9XOEt=)oga`6d1hK75nT#
z2JCwX*d<+Ib4)W)ih#Y(nG~!<7Fk5W*M^4gAcFCrn_tJ4Dl9Fy{3yLjW!Y3yEYKhU
zK9`4OoP$7YMPZR?r+bJ{^*KBpS!;t}&AhsW(`U@Bf$PjoS@@=6OsL6>Id+89C|X`N
zEf6$~Dvt`T9b=AL_Z=x8Qi_3T`vuj{@~nWZz6l1P-wJv!NHNi{Fa=`5l;YN}DnyGn
zaEp{AI)DYB8_+-{SxdHcOrl<el$Up9j}r!KkJozm&lYuI36c|6mI?jwew=u}kfnnT
zg(ZY_=EF34mk8;MVe1Mh8mNl9h~!xRIL}(i%Bg~udDfCC8k~G{(lA|0wRs65kvnFg
zFif#3lZNV2=`PF7Ib>Ip$mEmDwcoJAHFj{xn^HV!k3p0>1V7g6er9I_sR*0&ZYTIb
z4_LBM&;4aTC@#tn*%wrd2-ctR1`O7vP%`E!W^q|&-tqg(<KABxSH3E)JT$J14J}!J
zhA8XI?&#`{G7T{>?+(GdYq=lTV_e?t;lMBh>{X)U&EfrdBs!=h%MlKs*z}dWvF%()
z&FL%ahz2~IzLLvOm@e7Q@)pecl<LON*O&gli+e<1)=XP3F<b5A$-2v#59J_26ix<#
zvxuBqtOlxT)4@hNDW5u6G~d9CrvxJpX-3j$PdSE>7;A(9b})#b2RbsB8A%BoRQ4ca
z9G3ueaztTiN)6NWY#OLL1?=y+=Q)wG><qxl*ln5_CM?&<Tm?EWdjlx~C%-IcT6irI
zY)fNzlI4H((|y1pN){JXIfiX)m0+Y*_@+?8|7hN+i--fI$p)ssX7OAx{UaVm{Z>Zc
zdkt_e3%JkOn8J#jvCT4_J^PnHw~gKR_OTfRXj%IdCDeWfwbNBIuTTu=BiqY1IWOK2
z?Y+mA1Vp4S(3zO^rGeTngnV9*B6f^FNDIzNHwkSORczuav@xRn7`qHrJSM96nze)@
zmpC--kA@2F6cr3%VI%H>&JCMfrRk!RH1e#b@{v`Vc1hZVj;v#oBt+2**x+#E6YdSi
zgHhlEjw-3Go?3HvbzOZSRN1W`p0laL0_8SMofY%FtqYuG$RHZ!8v%!Mirt?%@MfUs
z-*`X5F2l=#a)Di5N#(7Hl`Fg5K=EE7mFIbvKfhd^OK{`TV?rW2Jyfhh=j=1IxlgpY
zhP9E$EX(r`)ixQNOGFht*nTUIap~Pi7<h>*iT1;#<&>6~Yq_SdxOUO}b8_#(iQ2JZ
zKCU*f;bl=t%mtl@9mBcCKqzElW4VCO(bFBRjgaT&M-pH65@XW6Jc2?5`Vi4Fn|(a~
zc}0YeJVXS;^BP+T(QQ!X_-d37#do7(IJDfl(OH`&bfZa{ChdmHGV$|KLDO+P4bj4!
zoWzsP8U*pV(C4+ROqD{J@}|Lam_f?K+;HrabTydts@2(AOm2*;MQ<*1S|Yyd{Z|;i
ziCePg9k``b!U=?rz#(d5uRi6p{Da^}OIKcI|HJ^hTEOb-cGb0xp~mTr3mUMw?Iyzo
zHj$acuLF80oLNokRR})1!JQJaFXv9Fc0>y(scNAj+T>!nLi7i{p0p1BsM{&J8|eK+
z(EGQ|y*<4qkTDUa?dK`w10#byNdtUivNJ|!_(CQ0>1$}HnMce2`mrtWmEuW49D)EE
z-wMOnev*>=FL}R}f4YS3XI=b2N9U&(7A(t1?!RTs=2TD53H}NGvhv$+HnoLiil?r(
z)fPjvw<g*0e<sb7bU3v$W#73-!Qs?z@%hV^riYskr$*P%_nZUPyTu2rck}V?fc38W
zp{5nh?Q0Zlh4o#*7e{tS&PBFIK8n;vzK!HY(jzZMjz*r0ycGE?vOn@}Bp1IucCKU9
znw{I4cD8M6Zj0(~`;P2A9O;7}&}*vs?6GreqsM>9v_RVR?*zory<bH>w;`zgvyrxz
z=*g<2zNJ-LTB65CB){I>Q@-wW)7RFwzYiZCXd1pU?PSBxErCt&(+#_HrO;#(6O|NJ
z+e{>ZG0-Qi>=MAs^+~-CHjO&nbg=o>)6MOf<vos!Y&vr&bNxm2Wq+pgvSU@|hRwY^
zDOA&xqWq$%$4re6fCS&M8`mI#)++ozJ$SXjleWn->f|HQ<(FQGW_GllSrAP*Ir`Fx
z+>6I@&!2eu*yG;I=;LC)J<%f_?_bC~e&%%a#PW>Y!!EuOwSIX#_ky?Q<K;c}M8D14
z^7sY%;nB=r*eDhi73Wuc_oFBdqCo`;4HOkfXX`ZzL5~NownfjZX}>;79|xNTG|f*Q
z(A+*Qnt5q+nkSV2N&+P`nElz*i1Pg0WH;i#JkmPWZUyg7mR4PUlB9opeNq~fg0%Sj
z-gB7`Maz4BpSth-+9-+R{CC#3-c}!?O{${sP*clF0$ZpD+T>ZC{PI?qQ+QhFRdVV<
zQrR=~=k3-RNg_==6&Z#93HKb)d*_zit>J$889ST3-A_%8Bo%b->xiT!C3jCr&+tZ8
z_Ur6enzX8F!<tLs30VhI!#}-9fJDTu@aB>2RWEtpq$2tYYDb@WcU$wjRu8~8)n_&Z
STVb-``2ds41KVkA8ux#8j*5@~

literal 0
HcmV?d00001

diff --git a/USB-MCU/TK_usb_CH552/CH554_uvopt.bak b/USB-MCU/TK_usb_CH552/CH554_uvopt.bak
new file mode 100644
index 0000000..2ee83c1
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552/CH554_uvopt.bak
@@ -0,0 +1,199 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_opt.xsd">
+
+  <SchemaVersion>1.0</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Extensions>
+    <cExt>*.c</cExt>
+    <aExt>*.s*; *.src; *.a*</aExt>
+    <oExt>*.obj</oExt>
+    <lExt>*.lib</lExt>
+    <tExt>*.txt; *.h; *.inc</tExt>
+    <pExt>*.plm</pExt>
+    <CppX>*.cpp</CppX>
+    <nMigrate>0</nMigrate>
+  </Extensions>
+
+  <DaveTm>
+    <dwLowDateTime>0</dwLowDateTime>
+    <dwHighDateTime>0</dwHighDateTime>
+  </DaveTm>
+
+  <Target>
+    <TargetName>Target 1</TargetName>
+    <ToolsetNumber>0x0</ToolsetNumber>
+    <ToolsetName>MCS-51</ToolsetName>
+    <TargetOption>
+      <CLK51>24000000</CLK51>
+      <OPTTT>
+        <gFlags>0</gFlags>
+        <BeepAtEnd>1</BeepAtEnd>
+        <RunSim>1</RunSim>
+        <RunTarget>0</RunTarget>
+        <RunAbUc>0</RunAbUc>
+      </OPTTT>
+      <OPTHX>
+        <HexSelection>0</HexSelection>
+        <FlashByte>65535</FlashByte>
+        <HexRangeLowAddress>0</HexRangeLowAddress>
+        <HexRangeHighAddress>0</HexRangeHighAddress>
+        <HexOffset>0</HexOffset>
+      </OPTHX>
+      <OPTLEX>
+        <PageWidth>120</PageWidth>
+        <PageLength>65</PageLength>
+        <TabStop>8</TabStop>
+        <ListingPath>.\</ListingPath>
+      </OPTLEX>
+      <ListingPage>
+        <CreateCListing>1</CreateCListing>
+        <CreateAListing>1</CreateAListing>
+        <CreateLListing>1</CreateLListing>
+        <CreateIListing>0</CreateIListing>
+        <AsmCond>1</AsmCond>
+        <AsmSymb>1</AsmSymb>
+        <AsmXref>0</AsmXref>
+        <CCond>1</CCond>
+        <CCode>0</CCode>
+        <CListInc>0</CListInc>
+        <CSymb>0</CSymb>
+        <LinkerCodeListing>0</LinkerCodeListing>
+      </ListingPage>
+      <OPTXL>
+        <LMap>1</LMap>
+        <LComments>1</LComments>
+        <LGenerateSymbols>1</LGenerateSymbols>
+        <LLibSym>1</LLibSym>
+        <LLines>1</LLines>
+        <LLocSym>1</LLocSym>
+        <LPubSym>1</LPubSym>
+        <LXref>0</LXref>
+        <LExpSel>0</LExpSel>
+      </OPTXL>
+      <OPTFL>
+        <tvExp>1</tvExp>
+        <tvExpOptDlg>0</tvExpOptDlg>
+        <IsCurrentTarget>1</IsCurrentTarget>
+      </OPTFL>
+      <CpuCode>0</CpuCode>
+      <DebugOpt>
+        <uSim>1</uSim>
+        <uTrg>0</uTrg>
+        <sLdApp>1</sLdApp>
+        <sGomain>1</sGomain>
+        <sRbreak>1</sRbreak>
+        <sRwatch>1</sRwatch>
+        <sRmem>1</sRmem>
+        <sRfunc>1</sRfunc>
+        <sRbox>1</sRbox>
+        <tLdApp>1</tLdApp>
+        <tGomain>0</tGomain>
+        <tRbreak>1</tRbreak>
+        <tRwatch>1</tRwatch>
+        <tRmem>1</tRmem>
+        <tRfunc>0</tRfunc>
+        <tRbox>1</tRbox>
+        <tRtrace>0</tRtrace>
+        <sRSysVw>1</sRSysVw>
+        <tRSysVw>1</tRSysVw>
+        <sRunDeb>0</sRunDeb>
+        <sLrtime>0</sLrtime>
+        <nTsel>-1</nTsel>
+        <sDll></sDll>
+        <sDllPa></sDllPa>
+        <sDlgDll></sDlgDll>
+        <sDlgPa></sDlgPa>
+        <sIfile></sIfile>
+        <tDll></tDll>
+        <tDllPa></tDllPa>
+        <tDlgDll></tDlgDll>
+        <tDlgPa></tDlgPa>
+        <tIfile></tIfile>
+        <pMon></pMon>
+      </DebugOpt>
+      <Breakpoint/>
+      <Tracepoint>
+        <THDelay>0</THDelay>
+      </Tracepoint>
+      <DebugFlag>
+        <trace>0</trace>
+        <periodic>0</periodic>
+        <aLwin>0</aLwin>
+        <aCover>0</aCover>
+        <aSer1>0</aSer1>
+        <aSer2>0</aSer2>
+        <aPa>0</aPa>
+        <viewmode>0</viewmode>
+        <vrSel>0</vrSel>
+        <aSym>0</aSym>
+        <aTbox>0</aTbox>
+        <AscS1>0</AscS1>
+        <AscS2>0</AscS2>
+        <AscS3>0</AscS3>
+        <aSer3>0</aSer3>
+        <eProf>0</eProf>
+        <aLa>0</aLa>
+        <aPa1>0</aPa1>
+        <AscS4>0</AscS4>
+        <aSer4>0</aSer4>
+        <StkLoc>0</StkLoc>
+        <TrcWin>0</TrcWin>
+        <newCpu>0</newCpu>
+        <uProt>0</uProt>
+      </DebugFlag>
+      <LintExecutable></LintExecutable>
+      <LintConfigFile></LintConfigFile>
+      <bLintAuto>0</bLintAuto>
+    </TargetOption>
+  </Target>
+
+  <Group>
+    <GroupName>Source Group 1</GroupName>
+    <tvExp>1</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>1</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <Focus>0</Focus>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>.\CompatibilityHID.C</PathWithFileName>
+      <FilenameWithoutPath>CompatibilityHID.C</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>2</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <Focus>0</Focus>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>.\Public\Debug.C</PathWithFileName>
+      <FilenameWithoutPath>Debug.C</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>3</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <Focus>0</Focus>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>.\GPIO.c</PathWithFileName>
+      <FilenameWithoutPath>GPIO.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+</ProjectOpt>
diff --git a/USB-MCU/TK_usb_CH552/CH554_uvproj.bak b/USB-MCU/TK_usb_CH552/CH554_uvproj.bak
new file mode 100644
index 0000000..8931bdd
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552/CH554_uvproj.bak
@@ -0,0 +1,387 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_proj.xsd">
+
+  <SchemaVersion>1.1</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Targets>
+    <Target>
+      <TargetName>Target 1</TargetName>
+      <ToolsetNumber>0x0</ToolsetNumber>
+      <ToolsetName>MCS-51</ToolsetName>
+      <TargetOption>
+        <TargetCommonOption>
+          <Device>CH552</Device>
+          <Vendor>WCH</Vendor>
+          <Cpu>IRAM(0-0xFF) XRAM(0-0x3FF)  IROM(0-0x3FFF) CLOCK(24000000)</Cpu>
+          <FlashUtilSpec></FlashUtilSpec>
+          <StartupFile>"LIB\STARTUP.A51" ("Standard 8051 Startup Code")</StartupFile>
+          <FlashDriverDll></FlashDriverDll>
+          <DeviceId>0</DeviceId>
+          <RegisterFile>CH552.H</RegisterFile>
+          <MemoryEnv></MemoryEnv>
+          <Cmp></Cmp>
+          <Asm></Asm>
+          <Linker></Linker>
+          <OHString></OHString>
+          <InfinionOptionDll></InfinionOptionDll>
+          <SLE66CMisc></SLE66CMisc>
+          <SLE66AMisc></SLE66AMisc>
+          <SLE66LinkerMisc></SLE66LinkerMisc>
+          <SFDFile></SFDFile>
+          <bCustSvd>0</bCustSvd>
+          <UseEnv>0</UseEnv>
+          <BinPath></BinPath>
+          <IncludePath></IncludePath>
+          <LibPath></LibPath>
+          <RegisterFilePath>WCH\</RegisterFilePath>
+          <DBRegisterFilePath>WCH\</DBRegisterFilePath>
+          <TargetStatus>
+            <Error>0</Error>
+            <ExitCodeStop>0</ExitCodeStop>
+            <ButtonStop>0</ButtonStop>
+            <NotGenerated>0</NotGenerated>
+            <InvalidFlash>1</InvalidFlash>
+          </TargetStatus>
+          <OutputDirectory>.\</OutputDirectory>
+          <OutputName>CH554DEMO</OutputName>
+          <CreateExecutable>1</CreateExecutable>
+          <CreateLib>0</CreateLib>
+          <CreateHexFile>1</CreateHexFile>
+          <DebugInformation>1</DebugInformation>
+          <BrowseInformation>1</BrowseInformation>
+          <ListingPath>.\</ListingPath>
+          <HexFormatSelection>0</HexFormatSelection>
+          <Merge32K>0</Merge32K>
+          <CreateBatchFile>0</CreateBatchFile>
+          <BeforeCompile>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopU1X>0</nStopU1X>
+            <nStopU2X>0</nStopU2X>
+          </BeforeCompile>
+          <BeforeMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopB1X>0</nStopB1X>
+            <nStopB2X>0</nStopB2X>
+          </BeforeMake>
+          <AfterMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopA1X>0</nStopA1X>
+            <nStopA2X>0</nStopA2X>
+          </AfterMake>
+          <SelectedForBatchBuild>0</SelectedForBatchBuild>
+          <SVCSIdString></SVCSIdString>
+        </TargetCommonOption>
+        <CommonProperty>
+          <UseCPPCompiler>0</UseCPPCompiler>
+          <RVCTCodeConst>0</RVCTCodeConst>
+          <RVCTZI>0</RVCTZI>
+          <RVCTOtherData>0</RVCTOtherData>
+          <ModuleSelection>0</ModuleSelection>
+          <IncludeInBuild>1</IncludeInBuild>
+          <AlwaysBuild>0</AlwaysBuild>
+          <GenerateAssemblyFile>0</GenerateAssemblyFile>
+          <AssembleAssemblyFile>0</AssembleAssemblyFile>
+          <PublicsOnly>0</PublicsOnly>
+          <StopOnExitCode>3</StopOnExitCode>
+          <CustomArgument></CustomArgument>
+          <IncludeLibraryModules></IncludeLibraryModules>
+          <ComprImg>1</ComprImg>
+          <BankNo>65535</BankNo>
+        </CommonProperty>
+        <DllOption>
+          <SimDllName>S8051.DLL</SimDllName>
+          <SimDllArguments></SimDllArguments>
+          <SimDlgDll>DP51.DLL</SimDlgDll>
+          <SimDlgDllArguments>-pDR8051</SimDlgDllArguments>
+          <TargetDllName>S8051.DLL</TargetDllName>
+          <TargetDllArguments></TargetDllArguments>
+          <TargetDlgDll>TP51.DLL</TargetDlgDll>
+          <TargetDlgDllArguments>-p51</TargetDlgDllArguments>
+        </DllOption>
+        <DebugOption>
+          <OPTHX>
+            <HexSelection>0</HexSelection>
+            <HexRangeLowAddress>0</HexRangeLowAddress>
+            <HexRangeHighAddress>0</HexRangeHighAddress>
+            <HexOffset>0</HexOffset>
+            <Oh166RecLen>16</Oh166RecLen>
+          </OPTHX>
+          <Simulator>
+            <UseSimulator>1</UseSimulator>
+            <LoadApplicationAtStartup>1</LoadApplicationAtStartup>
+            <RunToMain>1</RunToMain>
+            <RestoreBreakpoints>1</RestoreBreakpoints>
+            <RestoreWatchpoints>1</RestoreWatchpoints>
+            <RestoreMemoryDisplay>1</RestoreMemoryDisplay>
+            <RestoreFunctions>1</RestoreFunctions>
+            <RestoreToolbox>1</RestoreToolbox>
+            <LimitSpeedToRealTime>0</LimitSpeedToRealTime>
+            <RestoreSysVw>1</RestoreSysVw>
+          </Simulator>
+          <Target>
+            <UseTarget>0</UseTarget>
+            <LoadApplicationAtStartup>1</LoadApplicationAtStartup>
+            <RunToMain>0</RunToMain>
+            <RestoreBreakpoints>1</RestoreBreakpoints>
+            <RestoreWatchpoints>1</RestoreWatchpoints>
+            <RestoreMemoryDisplay>1</RestoreMemoryDisplay>
+            <RestoreFunctions>0</RestoreFunctions>
+            <RestoreToolbox>1</RestoreToolbox>
+            <RestoreTracepoints>0</RestoreTracepoints>
+            <RestoreSysVw>1</RestoreSysVw>
+          </Target>
+          <RunDebugAfterBuild>0</RunDebugAfterBuild>
+          <TargetSelection>-1</TargetSelection>
+          <SimDlls>
+            <CpuDll></CpuDll>
+            <CpuDllArguments></CpuDllArguments>
+            <PeripheralDll></PeripheralDll>
+            <PeripheralDllArguments></PeripheralDllArguments>
+            <InitializationFile></InitializationFile>
+          </SimDlls>
+          <TargetDlls>
+            <CpuDll></CpuDll>
+            <CpuDllArguments></CpuDllArguments>
+            <PeripheralDll></PeripheralDll>
+            <PeripheralDllArguments></PeripheralDllArguments>
+            <InitializationFile></InitializationFile>
+            <Driver></Driver>
+          </TargetDlls>
+        </DebugOption>
+        <Utilities>
+          <Flash1>
+            <UseTargetDll>0</UseTargetDll>
+            <UseExternalTool>0</UseExternalTool>
+            <RunIndependent>0</RunIndependent>
+            <UpdateFlashBeforeDebugging>0</UpdateFlashBeforeDebugging>
+            <Capability>0</Capability>
+            <DriverSelection>-1</DriverSelection>
+          </Flash1>
+          <bUseTDR>0</bUseTDR>
+          <Flash2></Flash2>
+          <Flash3></Flash3>
+          <Flash4></Flash4>
+          <pFcarmOut></pFcarmOut>
+          <pFcarmGrp></pFcarmGrp>
+          <pFcArmRoot></pFcArmRoot>
+          <FcArmLst>0</FcArmLst>
+        </Utilities>
+        <Target51>
+          <Target51Misc>
+            <MemoryModel>2</MemoryModel>
+            <RTOS>0</RTOS>
+            <RomSize>2</RomSize>
+            <DataHold>0</DataHold>
+            <XDataHold>0</XDataHold>
+            <UseOnchipRom>0</UseOnchipRom>
+            <UseOnchipArithmetic>0</UseOnchipArithmetic>
+            <UseMultipleDPTR>0</UseMultipleDPTR>
+            <UseOnchipXram>0</UseOnchipXram>
+            <HadIRAM>1</HadIRAM>
+            <HadXRAM>1</HadXRAM>
+            <HadIROM>1</HadIROM>
+            <Moda2>0</Moda2>
+            <Moddp2>0</Moddp2>
+            <Modp2>0</Modp2>
+            <Mod517dp>0</Mod517dp>
+            <Mod517au>0</Mod517au>
+            <Mode2>0</Mode2>
+            <useCB>0</useCB>
+            <useXB>0</useXB>
+            <useL251>1</useL251>
+            <useA251>1</useA251>
+            <Mx51>0</Mx51>
+            <ModC812>0</ModC812>
+            <ModCont>0</ModCont>
+            <Lp51>0</Lp51>
+            <useXBS>0</useXBS>
+            <ModDA>0</ModDA>
+            <ModAB2>0</ModAB2>
+            <Mx51P>0</Mx51P>
+            <hadXRAM2>0</hadXRAM2>
+            <uocXram2>0</uocXram2>
+            <ModC2>0</ModC2>
+            <ModH2>0</ModH2>
+            <Mdu_R515>0</Mdu_R515>
+            <Mdu_F120>0</Mdu_F120>
+            <Psoc>0</Psoc>
+            <hadIROM2>0</hadIROM2>
+            <ModSmx2>0</ModSmx2>
+            <cBanks>0</cBanks>
+            <xBanks>0</xBanks>
+            <OnChipMemories>
+              <RCB>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0xffff</Size>
+              </RCB>
+              <RXB>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </RXB>
+              <Ocm1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm1>
+              <Ocm2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm2>
+              <Ocm3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm3>
+              <Ocr1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocr1>
+              <Ocr2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocr2>
+              <Ocr3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocr3>
+              <IRO>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x4000</Size>
+              </IRO>
+              <IRA>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x100</Size>
+              </IRA>
+              <XRA>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x400</Size>
+              </XRA>
+              <XRA512>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </XRA512>
+              <IROM512>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </IROM512>
+            </OnChipMemories>
+          </Target51Misc>
+          <C51>
+            <RegisterColoring>0</RegisterColoring>
+            <VariablesInOrder>0</VariablesInOrder>
+            <IntegerPromotion>1</IntegerPromotion>
+            <uAregs>1</uAregs>
+            <UseInterruptVector>1</UseInterruptVector>
+            <Fuzzy>3</Fuzzy>
+            <Optimize>8</Optimize>
+            <WarningLevel>2</WarningLevel>
+            <SizeSpeed>1</SizeSpeed>
+            <ObjectExtend>1</ObjectExtend>
+            <ACallAJmp>0</ACallAJmp>
+            <InterruptVectorAddress>0</InterruptVectorAddress>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath>.\Public</IncludePath>
+            </VariousControls>
+          </C51>
+          <Ax51>
+            <UseMpl>0</UseMpl>
+            <UseStandard>1</UseStandard>
+            <UseCase>0</UseCase>
+            <UseMod51>0</UseMod51>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Ax51>
+          <Lx51>
+            <useFile>0</useFile>
+            <linkonly>0</linkonly>
+            <UseMemoryFromTarget>1</UseMemoryFromTarget>
+            <CaseSensitiveSymbols>0</CaseSensitiveSymbols>
+            <WarningLevel>2</WarningLevel>
+            <DataOverlaying>1</DataOverlaying>
+            <OverlayString></OverlayString>
+            <MiscControls></MiscControls>
+            <DisableWarningNumbers></DisableWarningNumbers>
+            <LinkerCmdFile></LinkerCmdFile>
+            <Assign></Assign>
+            <ReserveString></ReserveString>
+            <CClasses></CClasses>
+            <UserClasses></UserClasses>
+            <CSection></CSection>
+            <UserSection></UserSection>
+            <CodeBaseAddress></CodeBaseAddress>
+            <XDataBaseAddress></XDataBaseAddress>
+            <PDataBaseAddress></PDataBaseAddress>
+            <BitBaseAddress></BitBaseAddress>
+            <DataBaseAddress></DataBaseAddress>
+            <IDataBaseAddress></IDataBaseAddress>
+            <Precede></Precede>
+            <Stack></Stack>
+            <CodeSegmentName></CodeSegmentName>
+            <XDataSegmentName></XDataSegmentName>
+            <BitSegmentName></BitSegmentName>
+            <DataSegmentName></DataSegmentName>
+            <IDataSegmentName></IDataSegmentName>
+          </Lx51>
+        </Target51>
+      </TargetOption>
+      <Groups>
+        <Group>
+          <GroupName>Source Group 1</GroupName>
+          <Files>
+            <File>
+              <FileName>CompatibilityHID.C</FileName>
+              <FileType>1</FileType>
+              <FilePath>.\CompatibilityHID.C</FilePath>
+            </File>
+            <File>
+              <FileName>Debug.C</FileName>
+              <FileType>1</FileType>
+              <FilePath>.\Public\Debug.C</FilePath>
+            </File>
+            <File>
+              <FileName>GPIO.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>.\GPIO.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+      </Groups>
+    </Target>
+  </Targets>
+
+</Project>
diff --git a/USB-MCU/TK_usb_CH552/CompatibilityHID.C b/USB-MCU/TK_usb_CH552/CompatibilityHID.C
new file mode 100644
index 0000000..15e4735
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552/CompatibilityHID.C
@@ -0,0 +1,1015 @@
+/*
+太鼓IO hid程�
+v1.0
+2022年2月7日
+*/
+
+#include "./Public/CH552.H"
+#include "./Public/Debug.H"
+#include "GPIO.h"
+#include <stdio.h>
+#include <string.h>
+
+
+#define VID 0xAABB
+#define PID 0xCCDD
+
+#define THIS_ENDP0_SIZE MAX_PACKET_SIZE
+#define KEY_SIZE 16
+
+#define Keyboard_a 4  // Keyboard a and A
+#define Keyboard_b 5  // Keyboard b and B
+#define Keyboard_c 6  // Keyboard c and C
+#define Keyboard_d 7  // Keyboard d and D
+#define Keyboard_e 8  // Keyboard e and E
+#define Keyboard_f 9  // Keyboard f and F
+#define Keyboard_g 10 // Keyboard g and G
+#define Keyboard_h 11 // Keyboard h and H
+#define Keyboard_i 12 // Keyboard i and I
+#define Keyboard_j 13 // Keyboard j and J
+#define Keyboard_k 14 // Keyboard k and K
+#define Keyboard_l 15 // Keyboard l and L
+#define Keyboard_m 16 // Keyboard m and M
+#define Keyboard_n 17 // Keyboard n and N
+#define Keyboard_o 18 // Keyboard o and O
+#define Keyboard_p 19 // Keyboard p and P
+#define Keyboard_q 20 // Keyboard q and Q
+#define Keyboard_r 21 // Keyboard r and R
+#define Keyboard_s 22 // Keyboard s and S
+#define Keyboard_t 23 // Keyboard t and T
+#define Keyboard_u 24 // Keyboard u and U
+#define Keyboard_v 25 // Keyboard v and V
+#define Keyboard_w 26 // Keyboard w and W
+#define Keyboard_x 27 // Keyboard x and X
+#define Keyboard_y 28 // Keyboard y and Y
+#define Keyboard_z 29 // Keyboard z and Z
+
+#define Keyboard_OEM3 53 // Keyboard ` and ~
+#define Keyboard_1 30    // Keyboard 1 and !
+#define Keyboard_2 31    // Keyboard 2 and @
+#define Keyboard_3 32    // Keyboard 3 and #
+#define Keyboard_4 33    // Keyboard 4 and $
+#define Keyboard_5 34    // Keyboard 5 and %
+#define Keyboard_6 35    // Keyboard 6 and ^
+#define Keyboard_7 36    // Keyboard 7 and &
+#define Keyboard_8 37    // Keyboard 8 and *
+#define Keyboard_9 38    // Keyboard 9 and (
+#define Keyboard_0 39    // Keyboard 0 and )
+
+#define Keyboard_ENTER 40     // Keyboard ENTER
+#define Keyboard_ESCAPE 41    // Keyboard ESCAPE
+#define Keyboard_Backspace 42 // Keyboard Backspace
+#define Keyboard_Tab 43       // Keyboard Tab
+#define Keyboard_Space 44     // Keyboard Spacebar
+#define Keyboard_CapsLock 57  // Keyboard Caps Lock
+
+#define Keyboard_MINUS 45         // Keyboard - and _
+#define Keyboard_PLUS 46          // Keyboard = and +
+#define Keyboard_LeftBrackets 47  // Keyboard [ and {
+#define Keyboard_RightBrackets 48 // Keyboard ] and }
+#define Keyboard_OEM5 49          // Keyboard \ and |
+#define Keyboard_OEM1 51          // Keyboard ; and :
+#define Keyboard_OEM7 52          // Keyboard ‘ and “
+#define Keyboard_COMMA 54         // Keyboard, and <
+#define Keyboard_PERIOD 55        // Keyboard . and >
+#define Keyboard_DIV 56           // Keyboard / and ?
+
+#define Keyboard_F1 58  // Keyboard F1
+#define Keyboard_F2 59  // Keyboard F2
+#define Keyboard_F3 60  // Keyboard F3
+#define Keyboard_F4 61  // Keyboard F4
+#define Keyboard_F5 62  // Keyboard F5
+#define Keyboard_F6 63  // Keyboard F6
+#define Keyboard_F7 64  // Keyboard F7
+#define Keyboard_F8 65  // Keyboard F8
+#define Keyboard_F9 66  // Keyboard F9
+#define Keyboard_F10 67 // Keyboard F10
+#define Keyboard_F11 68 // Keyboard F11
+#define Keyboard_F12 69 // Keyboard F12
+
+#define Keyboard_PrintScreen 70 // Keyboard PrintScreen
+#define Keyboard_ScrollLock 71  // Keyboard Scroll Lock
+#define Keyboard_Pause 72       // Keyboard Pause
+
+#define Keyboard_Insert 73   // Keyboard Insert
+#define Keyboard_Home 74     // Keyboard Home
+#define Keyboard_PageUp 75   // Keyboard PageUp
+#define Keyboard_Delete 76   // Keyboard Delete
+#define Keyboard_End 77      // Keyboard End
+#define Keyboard_PageDown 78 // Keyboard PageDown
+
+#define Keyboard_RightArrow 79 // Keyboard RightArrow
+#define Keyboard_LeftArrow 80  // Keyboard LeftArrow
+#define Keyboard_DownArrow 81  // Keyboard DownArrow
+#define Keyboard_UpArrow 82    // Keyboard UpArrow
+
+#define Keypad_NumLock 83 // Keypad Num Lock and Clear
+#define Keypad_DIV 84     // Keypad /
+#define Keypad_MULT 85    // Keypad *
+#define Keypad_SUB 86     // Keypad -
+#define Keypad_ADD 87     // Keypad +
+#define Keypad_ENTER 88   // Keypad ENTER
+#define Keypad_1 89       // Keypad 1 and End
+#define Keypad_2 90       // Keypad 2 and Down Arrow
+#define Keypad_3 91       // Keypad 3 and PageDn
+#define Keypad_4 92       // Keypad 4 and Left Arrow
+#define Keypad_5 93       // Keypad 5
+#define Keypad_6 94       // Keypad 6 and Right Arrow
+#define Keypad_7 95       // Keypad 7 and Home
+#define Keypad_8 96       // Keypad 8 and Up Arrow
+#define Keypad_9 97       // Keypad 9 and PageUp
+#define Keypad_0 98       // Keypad 0 and Insert
+#define Keypad_DEC 99     // Keypad . and Delete
+
+UINT8X Ep0Buffer[THIS_ENDP0_SIZE + 2] _at_ 0x0000;     //端点0 OUT&IN缓冲区，必须是�地�
+UINT8X Ep2Buffer[2 * MAX_PACKET_SIZE + 4] _at_ 0x0044; //端点2 IN&OUT缓冲区,必须是�地�
+UINT8 SetupReq, SetupLen, Ready, Count, UsbConfig;
+bit STA_NumLock = 0;
+bit STA_CapLock = 0;
+bit STA_ScrLock = 0;
+PUINT8 pDescr;             // USB�置标志
+USB_SETUP_REQ SetupReqBuf; //暂存Setup包
+#define UsbSetupBuf ((PUSB_SETUP_REQ)Ep0Buffer)
+
+UINT16 KEY_OUT = 0;
+UINT16 KEY_OUT_bak = 0;
+
+#pragma NOAREGS
+/*设备�述符*/
+const UINT8C DevDesc[18] = {0x12,     0x01, 0x00, 0x02, 0x00, 0x00, 0x00, THIS_ENDP0_SIZE, VID, VID >> 8, PID,
+                            PID >> 8, 0x05, 0x01, 0x01, 0x02, 0x03, 0x01};
+
+const UINT8C HIDRepDesc[63] = {
+    0x05,
+    0x01, // USAGE_PAGE (Generic Desktop)
+    0x09,
+    0x06, // USAGE (Keyboard)
+    0xa1,
+    0x01, // COLLECTION (Application)
+    //
+    0x75,
+    0x01, // REPORT_SIZE (1)
+    0x95,
+    0x08, // REPORT_COUNT (8)
+
+    0x05,
+    0x07, // USAGE_PAGE (Keyboard)
+    0x19,
+    0xE0, // USAGE_MINIMUM (Keyboard LeftControl)
+    0x29,
+    0xE7, // USAGE_MAXIMUM (Keyboard Right GUI)
+    0x15,
+    0x00, // LOGICAL_MINIMUM (0)
+    0x25,
+    0x01, // LOGICAL_MAXIMUM (1)
+
+    0x81,
+    0x02, // INPUT (Data,Var,Abs)
+    //
+    0x75,
+    0x08, // REPORT_SIZE (8)
+    0x95,
+    0x01, // REPORT_COUNT (1)
+    0x81,
+    0x03, // INPUT (Cnst,Var,Abs)
+    //
+    0x75,
+    0x08, // REPORT_SIZE (8)
+    0x95,
+    KEY_SIZE, // REPORT_COUNT (16)
+
+    0x05,
+    0x07, // USAGE_PAGE (Keyboard)
+    0x19,
+    0x00, // USAGE_MINIMUM (Reserved (no event indicated))
+    0x29,
+    0x65, // USAGE_MAXIMUM (Keyboard Application)
+    0x15,
+    0x00, // LOGICAL_MINIMUM (0)
+    0x25,
+    0xFF, // LOGICAL_MAXIMUM (255)
+
+    0x81,
+    0x00, // INPUT (Data,Ary,Abs)
+    //
+    0x75,
+    0x01, // REPORT_SIZE (1)
+    0x95,
+    0x05, // REPORT_COUNT (5)
+
+    0x05,
+    0x08, // USAGE_PAGE (LEDs)
+    0x19,
+    0x01, // USAGE_MINIMUM (Num Lock)
+    0x29,
+    0x05, // USAGE_MAXIMUM (Kana)
+
+    0x91,
+    0x02, // OUTPUT (Data,Var,Abs)
+    //
+    0x75,
+    0x03, // REPORT_SIZE (3)
+    0x95,
+    0x01, // REPORT_COUNT (1)
+
+    0x91,
+    0x03, // OUTPUT (Cnst,Var,Abs)	//填充�
+    //
+    0xc0,
+
+};
+
+const UINT8C CfgDesc[34] = {
+    0x09, /* bLength: Configuration Descriptor size */
+    0x02, /* bDescriptorType: Configuration */
+    sizeof(CfgDesc),
+    /* wTotalLength: Bytes returned */
+    0x00, 0x01, /*bNumInterfaces: 1 interface*/
+    0x01,       /*bConfigurationValue: Configuration value*/
+    0x00,       /*iConfiguration: Index of string descriptor describing the configuration*/
+    0xE0,       /*bmAttributes: bus powered and Support Remote Wake-up */
+    0x32,       /*MaxPower 100 mA: this current is used for detecting Vbus*/
+
+    /************** Descriptor of Joystick Mouse interface ****************/
+    /* 09 */
+    0x09, /*bLength: Interface Descriptor size*/
+    0x04, /*bDescriptorType: Interface descriptor type*/
+    0x00, /*bInterfaceNumber: Number of Interface*/
+    0x00, /*bAlternateSetting: Alternate setting*/
+    0x01, /*bNumEndpoints*/
+    0x03, /*bInterfaceClass: HID*/
+    0x00, /*bInterfaceSubClass : 1=BOOT, 0=no boot*/
+    0x01, /*nInterfaceProtocol : 0=none, 1=keyboard, 2=mouse*/
+    0,    /*iInterface: Index of string descriptor*/
+    /******************** Descriptor of Joystick Mouse HID ********************/
+    /* 18 */
+    0x09,               /*bLength: HID Descriptor size*/
+    0x21,               /*bDescriptorType: HID*/
+    0x11,               /*bcdHID: HID Class Spec release number*/
+    0x01, 0x00,         /*bCountryCode: Hardware target country*/
+    0x01,               /*bNumDescriptors: Number of HID class descriptors to follow*/
+    0x22,               /*bDescriptorType*/
+    sizeof(HIDRepDesc), /*wItemLength: Total length of Report descriptor*/
+    0x00,
+    /******************** Descriptor of Mouse endpoint ********************/
+    /* 27 */
+    0x07, /*bLength: Endpoint Descriptor size*/
+    0x05, /*bDescriptorType:*/
+
+    0x82,    /*bEndpointAddress: Endpoint Address (IN)*/
+    0x03,    /*bmAttributes: Interrupt endpoint*/
+    0x40,    /*wMaxPacketSize: 4 Byte max */
+    0x00, 
+	1, /*bInterval: Polling Interval */
+};
+
+const UINT8C LangDes[] = {0x04, 0x03, 0x09, 0x04}; //语言�述符
+
+const UINT8C SerDes1[] = "Analog Dragon";
+const UINT8C SerDes2[] = "Taiko Input";
+
+const UINT8C SerDes1S[] = "A.D.";
+const UINT8C SerDes2S[] = "T.K.";
+
+UINT8 SerDes3[] = "0000000000_V15";
+
+UINT8X UserEp2Buf[64];
+UINT8 Endp2Busy = 0;
+
+UINT8 SerDes[64] = {0};
+
+UINT8 GetSerDes(UINT8 *str, UINT8 len)
+{
+    UINT8 i;
+    if (len > 30)
+        len = 30;
+
+    memset(SerDes, 0, sizeof(SerDes));
+    SerDes[0] = len * 2 + 2;
+    SerDes[1] = 0x03;
+    for (i = 0; i < len; i++)
+    {
+        SerDes[2 + i * 2] = str[i];
+    }
+    return SerDes[0];
+}
+
+void GetID(void)
+{
+    UINT8 i = 0;
+    const UINT8C trsTable[16] = "0123456789ABCDEF";
+    UINT8C *ID;
+    UINT16 IDA;
+
+    IDA = 0x3FFF;
+    ID = (UINT8 *)IDA;
+    SerDes3[i++] = trsTable[*ID & 0x0F];
+    SerDes3[i++] = trsTable[(*ID >> 4) & 0x0F];
+
+    IDA = 0x3FFE;
+    ID = (UINT8 *)IDA;
+    SerDes3[i++] = trsTable[*ID & 0x0F];
+    SerDes3[i++] = trsTable[(*ID >> 4) & 0x0F];
+
+    IDA = 0x3FFD;
+    ID = (UINT8 *)IDA;
+    SerDes3[i++] = trsTable[*ID & 0x0F];
+    SerDes3[i++] = trsTable[(*ID >> 4) & 0x0F];
+
+    IDA = 0x3FFC;
+    ID = (UINT8 *)IDA;
+    SerDes3[i++] = trsTable[*ID & 0x0F];
+    SerDes3[i++] = trsTable[(*ID >> 4) & 0x0F];
+
+    IDA = 0x3FFA;
+    ID = (UINT8 *)IDA;
+    SerDes3[i++] = trsTable[*ID & 0x0F];
+    SerDes3[i++] = trsTable[(*ID >> 4) & 0x0F];
+}
+
+/*******************************************************************************
+ * Function Name : USBDeviceInit()
+ * Description : USB设备模��置,设备模��动，收�端点�置，中断开�
+ * Input : None
+ * Output : None
+ * Return : None
+ *******************************************************************************/
+void USBDeviceInit()
+{
+    IE_USB = 0;
+    USB_CTRL = 0x00;        // 先设定USB设备模�
+    UDEV_CTRL = bUD_PD_DIS; // �止DP/DM下拉电阻
+
+    UDEV_CTRL &= ~bUD_LOW_SPEED; //选择全速12M模�，默认方�
+    USB_CTRL &= ~bUC_LOW_SPEED;
+
+    UEP2_DMA = Ep2Buffer;                                      //端点2数�传输地�
+    UEP2_3_MOD |= bUEP2_TX_EN | bUEP2_RX_EN;                   //端点2��接收使能
+    UEP2_3_MOD &= ~bUEP2_BUF_MOD;                              //端点2收��64字节缓冲区
+    UEP2_CTRL = bUEP_AUTO_TOG | UEP_T_RES_NAK | UEP_R_RES_ACK; //端点2自动翻转�步标志�，IN事务返回NAK，OUT返回ACK
+    UEP0_DMA = Ep0Buffer;                                      //端点0数�传输地�
+    UEP4_1_MOD &= ~(bUEP4_RX_EN | bUEP4_TX_EN);                //端点0�64字节收�缓冲区
+    UEP0_CTRL = UEP_R_RES_ACK | UEP_T_RES_NAK;                 // OUT事务返回ACK，IN事务返回NAK
+
+    USB_DEV_AD = 0x00;
+    USB_CTRL |= bUC_DEV_PU_EN | bUC_INT_BUSY | bUC_DMA_EN; // �动USB设备�DMA，在中断期间中断标志未清除�自动返回NAK
+    UDEV_CTRL |= bUD_PORT_EN;                              // �许USB端�
+    USB_INT_FG = 0xFF;                                     // 清中断标志
+    USB_INT_EN = bUIE_SUSPEND | bUIE_TRANSFER | bUIE_BUS_RST; // 挂起中断
+    IE_USB = 1;
+}
+
+/*----------------------*/
+#define COUNT_NUM_D 	4
+#define COUNT_NUM_K 	2
+
+UINT8 input_count[8] = {0};
+
+/*----------------------*/
+
+#define EXCHANGE_DATA	90//92
+//1402/1422
+
+void Taiko_task(UINT16 DATA_){
+	
+	//获�输入
+	static UINT8 back = 0;
+	static UINT8 exchange_count[8] = {0};
+	UINT8 temp = DATA_ & 0xFF;
+	UINT8 out = (temp ^ back) & temp;
+	back = temp;
+	
+	if((out & 0x01) && (input_count[0] < COUNT_NUM_K))input_count[0]++;
+	if((out & 0x02) && (input_count[1] < COUNT_NUM_D))input_count[1]++;
+	if((out & 0x04) && (input_count[2] < COUNT_NUM_D))input_count[2]++;
+	if((out & 0x08) && (input_count[3] < COUNT_NUM_K))input_count[3]++;
+	if((out & 0x10) && (input_count[4] < COUNT_NUM_K))input_count[4]++;
+	if((out & 0x20) && (input_count[5] < COUNT_NUM_D))input_count[5]++;
+	if((out & 0x40) && (input_count[6] < COUNT_NUM_D))input_count[6]++;
+	if((out & 0x80) && (input_count[7] < COUNT_NUM_K))input_count[7]++;
+	
+	//咚交�，咔�交�
+	//1 = LK
+	if(input_count[0] && exchange_count[0] == 0){
+		input_count[0]--;
+		exchange_count[0] = EXCHANGE_DATA;
+		if(exchange_count[3] == 0)exchange_count[3] = EXCHANGE_DATA / 2;
+	}
+	if(input_count[4] && exchange_count[4] == 0){
+		input_count[4]--;
+		exchange_count[4] = EXCHANGE_DATA;
+		if(exchange_count[7] == 0)exchange_count[7] = EXCHANGE_DATA / 2;
+	}
+	//4 = RK
+	if(input_count[3] && exchange_count[3] == 0){
+		input_count[3]--;
+		exchange_count[3] = EXCHANGE_DATA;
+		if(exchange_count[0] == 0)exchange_count[0] = EXCHANGE_DATA / 2;
+	}
+	if(input_count[7] && exchange_count[7] == 0){
+		input_count[7]--;
+		exchange_count[7] = EXCHANGE_DATA;
+		if(exchange_count[4] == 0)exchange_count[4] = EXCHANGE_DATA / 2;
+	}
+	//2 = LD
+	if(input_count[1] && exchange_count[1] == 0){
+		input_count[1]--;
+		exchange_count[1] = EXCHANGE_DATA;
+		if(exchange_count[2] == 0)exchange_count[2] = EXCHANGE_DATA / 2;
+	}
+	if(input_count[5] && exchange_count[5] == 0){
+		input_count[5]--;
+		exchange_count[5] = EXCHANGE_DATA;
+		if(exchange_count[6] == 0)exchange_count[6] = EXCHANGE_DATA / 2;
+	}
+	//3 = RD
+	if(input_count[2] && exchange_count[2] == 0){
+		input_count[2]--;
+		exchange_count[2] = EXCHANGE_DATA;
+		if(exchange_count[1] == 0)exchange_count[1] = EXCHANGE_DATA / 2;
+	}
+	if(input_count[6] && exchange_count[6] == 0){
+		input_count[6]--;
+		exchange_count[6] = EXCHANGE_DATA;
+		if(exchange_count[5] == 0)exchange_count[5] = EXCHANGE_DATA / 2;
+	}
+	//咚�许交�加入
+	if(input_count[1] && exchange_count[2] == 0){
+		input_count[1]--;
+		exchange_count[2] = EXCHANGE_DATA;
+		if(exchange_count[1] == 0)exchange_count[1] = EXCHANGE_DATA / 2;
+	}
+	if(input_count[2] && exchange_count[1] == 0){
+		input_count[2]--;
+		exchange_count[1] = EXCHANGE_DATA;
+		if(exchange_count[2] == 0)exchange_count[2] = EXCHANGE_DATA / 2;
+	}
+	if(input_count[5] && exchange_count[6] == 0){
+		input_count[5]--;
+		exchange_count[6] = EXCHANGE_DATA;
+		if(exchange_count[5] == 0)exchange_count[5] = EXCHANGE_DATA / 2;
+	}
+	if(input_count[6] && exchange_count[5] == 0){
+		input_count[6]--;
+		exchange_count[5] = EXCHANGE_DATA;
+		if(exchange_count[6] == 0)exchange_count[6] = EXCHANGE_DATA / 2;
+	}
+	
+	
+	//获�输出
+	KEY_OUT = DATA_ & 0xFF00;
+	if(exchange_count[0] > EXCHANGE_DATA / 2)KEY_OUT |= 0x01;
+	if(exchange_count[1] > EXCHANGE_DATA / 2)KEY_OUT |= 0x02;
+	if(exchange_count[2] > EXCHANGE_DATA / 2)KEY_OUT |= 0x04;
+	if(exchange_count[3] > EXCHANGE_DATA / 2)KEY_OUT |= 0x08;
+	if(exchange_count[4] > EXCHANGE_DATA / 2)KEY_OUT |= 0x10;
+	if(exchange_count[5] > EXCHANGE_DATA / 2)KEY_OUT |= 0x20;
+	if(exchange_count[6] > EXCHANGE_DATA / 2)KEY_OUT |= 0x40;
+	if(exchange_count[7] > EXCHANGE_DATA / 2)KEY_OUT |= 0x80;
+
+	
+	//倒计时，60Hz或者30Hz
+	if(exchange_count[0])exchange_count[0]--;
+	if(exchange_count[1])exchange_count[1]--;
+	if(exchange_count[2])exchange_count[2]--;
+	if(exchange_count[3])exchange_count[3]--;
+	if(exchange_count[4])exchange_count[4]--;
+	if(exchange_count[5])exchange_count[5]--;
+	if(exchange_count[6])exchange_count[6]--;
+	if(exchange_count[7])exchange_count[7]--;
+}
+
+
+/*******************************************************************************
+ * Function Name : Enp2BlukIn()
+ * Description : USB设备模�端点2的批�上传
+ * Input : None
+ * Output : None
+ * Return : None
+ *******************************************************************************/
+void Enp2BlukIn(void)
+{
+//    UINT8C InputData[8] = {
+//        Keyboard_1, Keyboard_2, Keyboard_3, Keyboard_4, Keyboard_5, Keyboard_6, Keyboard_7, Keyboard_8,
+//    };
+//    UINT8C CtrlData[8] = {
+//        Keyboard_q, Keyboard_w, Keyboard_e, Keyboard_r, Keyboard_t, Keyboard_y, Keyboard_u, Keyboard_i,
+//    };
+	UINT8C InputData[8] = {
+        Keyboard_d, Keyboard_f, Keyboard_j, Keyboard_k, Keyboard_z, Keyboard_x, Keyboard_c, Keyboard_v,
+    };
+    UINT8C CtrlData[8] = {
+        Keyboard_1, Keyboard_2, Keyboard_3, Keyboard_4, Keyboard_5, Keyboard_6, Keyboard_7, Keyboard_8,
+    };
+    UINT8 i;
+	
+	if(KEY_OUT == KEY_OUT_bak){
+		Endp2Busy = 0;
+		return;
+	}
+	
+	KEY_OUT_bak = KEY_OUT;
+	
+    for (i = 0; i < 8; i++){
+        if (KEY_OUT & (1 << i))
+            UserEp2Buf[2 + i] = InputData[i];
+		else
+			UserEp2Buf[2 + i] = 0;
+
+        if (KEY_OUT & (1 << (i + 8)))
+            UserEp2Buf[2 + 8 + i] = CtrlData[i];
+		else
+			UserEp2Buf[2 + 8 + i] = 0;
+    }
+
+    memcpy(Ep2Buffer + MAX_PACKET_SIZE, UserEp2Buf, sizeof(UserEp2Buf));
+    UEP2_T_LEN = KEY_SIZE + 2;
+    UEP2_CTRL = UEP2_CTRL & ~MASK_UEP_T_RES | UEP_T_RES_ACK;
+}
+
+/*******************************************************************************
+ * Function Name : DeviceInterrupt()
+ * Description : CH559USB中断处�函数
+ *******************************************************************************/
+void DeviceInterrupt(void) interrupt INT_NO_USB using 1 // USB中断�务程�,使用寄存器组1
+{
+    UINT8 len;
+    if (UIF_TRANSFER) // USB传输完�标志
+    {
+        switch (USB_INT_ST & (MASK_UIS_TOKEN | MASK_UIS_ENDP))
+        {
+        case UIS_TOKEN_IN | 2: // endpoint 2#
+
+            // UEP1_CTRL ^= bUEP_T_TOG;
+            if (U_TOG_OK)
+            {
+            }
+            else
+            {
+                // transf failed
+            }
+            UEP2_T_LEN = 0;
+            Endp2Busy = 0;
+            UEP2_CTRL = UEP2_CTRL & ~MASK_UEP_T_RES | UEP_T_RES_NAK;
+            break;
+
+        case UIS_TOKEN_OUT | 2: // endpoint 2#
+
+            if (U_TOG_OK)
+            {
+                // get rec data
+            }
+            break;
+
+        case UIS_TOKEN_SETUP | 0: // SETUP事务
+            len = USB_RX_LEN;
+            if (len == (sizeof(USB_SETUP_REQ)))
+            {
+                if (UsbSetupBuf->wLengthH)
+                    SetupLen = 0xFF;
+                else
+                    SetupLen = UsbSetupBuf->wLengthL;
+                len = 0; // 默锟斤拷为锟缴癸拷锟斤拷锟斤拷锟较达拷0锟斤拷锟斤拷
+                SetupReq = UsbSetupBuf->bRequest;
+                if ((UsbSetupBuf->bRequestType & USB_REQ_TYP_MASK) != USB_REQ_TYP_STANDARD) /*HID类命令*/
+                {
+                    switch (SetupReq)
+                    {
+                    case 0x01:                           // GetReport
+                        pDescr = UserEp2Buf;             //控制端点上传输�
+                        if (SetupLen >= THIS_ENDP0_SIZE) //大于端点0大�，需�特殊处�
+                        {
+                            len = THIS_ENDP0_SIZE;
+                        }
+                        else
+                        {
+                            len = SetupLen;
+                        }
+                        break;
+                    case 0x02: // GetIdle
+                        break;
+                    case 0x03: // GetProtocol
+                        break;
+                    case 0x09: // SetReport
+                        break;
+                    case 0x0A: // SetIdle
+                        break;
+                    case 0x0B: // SetProtocol
+                        break;
+                    default:
+                        len = 0xFF; /*命令�支�*/
+                        break;
+                    }
+                    if (SetupLen > len)
+                    {
+                        SetupLen = len; //�制总长度
+                    }
+                    len = SetupLen >= THIS_ENDP0_SIZE ? THIS_ENDP0_SIZE : SetupLen; //本次传输长度
+                    memcpy(Ep0Buffer, pDescr, len);                                 //加载上传数�
+                    SetupLen -= len;
+                    pDescr += len;
+                }
+                else //标准请求
+                {
+                    // here
+                    switch (SetupReq) //请求�
+                    {
+                    case USB_GET_DESCRIPTOR:
+                        switch (UsbSetupBuf->wValueH)
+                        {
+                        case 1: //锟借备锟斤拷锟斤拷锟斤拷
+                            // twice
+                            pDescr = DevDesc; //锟斤拷锟借备锟斤拷锟斤拷锟斤拷锟酵碉拷�锟斤拷锟酵的伙拷锟斤拷锟斤拷
+                            len = sizeof(DevDesc);
+                            break;
+                        case 2:               //�置�述符
+                            pDescr = CfgDesc; //把设备�述符�到���的缓冲区
+                            len = sizeof(CfgDesc);
+                            break;
+                        case 0x22:               //报表�述符
+                            pDescr = HIDRepDesc; //数�准备上传
+                            len = sizeof(HIDRepDesc);
+                            break;
+                        case 3: //设备�称
+
+                            switch (UsbSetupBuf->wValueL)
+                            {
+
+                            case 0:
+                                pDescr = LangDes;
+                                len = sizeof(LangDes);
+                                break;
+
+                            case 1:
+                                pDescr = SerDes;
+                                if (SetupLen <= 0x0A)
+                                {
+                                    len = GetSerDes(SerDes1S, sizeof(SerDes1S));
+                                }
+                                else
+                                {
+                                    len = GetSerDes(SerDes1, sizeof(SerDes1));
+                                }
+                                break;
+
+                            case 2:
+                                pDescr = SerDes;
+                                if (SetupLen <= 0x0A)
+                                {
+                                    len = GetSerDes(SerDes2S, sizeof(SerDes2S));
+                                }
+                                else
+                                {
+                                    len = GetSerDes(SerDes2, sizeof(SerDes2));
+                                }
+                                break;
+
+                            case 3:
+                                GetID();
+                                pDescr = SerDes;
+                                len = GetSerDes(SerDes3, sizeof(SerDes3));
+                                break;
+
+                            default:
+                                len = 0xff; //�支�的命令或者出错
+                                break;
+                            }
+
+                            if (len > SetupLen)
+                                SerDes[0] = SetupLen;
+                            break;
+
+                        default:
+                            len = 0xff; //�支�的命令或者出错
+                            break;
+                        }
+                        if (SetupLen > len)
+                        {
+                            SetupLen = len; //�制总长度
+                        }
+                        len = SetupLen >= THIS_ENDP0_SIZE ? THIS_ENDP0_SIZE : SetupLen; //本次传输长度
+                        memcpy(Ep0Buffer, pDescr, len);                                 //加载上传数�
+                        SetupLen -= len;
+                        pDescr += len;
+                        break;
+                    case USB_SET_ADDRESS:
+                        if (UsbSetupBuf->wValueH)
+                            SetupLen = 0xFF; //锟�达拷USB锟借备锟斤拷�
+                        else
+                            SetupLen = UsbSetupBuf->wValueL; //锟�达拷USB锟借备锟斤拷�
+                        break;
+                    case USB_GET_CONFIGURATION:
+                        Ep0Buffer[0] = UsbConfig;
+                        if (SetupLen >= 1)
+                        {
+                            len = 1;
+                        }
+                        break;
+                    case USB_SET_CONFIGURATION:
+                        // here
+                        UsbConfig = UsbSetupBuf->wValueL;
+                        if (UsbConfig)
+                        {
+                            Ready = 1; // set config命令一般代表usb枚举完�的标志
+                            Endp2Busy = 0;
+                        }
+                        break;
+                    case USB_GET_INTERFACE:
+                        break;
+                    case USB_CLEAR_FEATURE:                                                         // Clear Feature
+                        if ((UsbSetupBuf->bRequestType & USB_REQ_RECIP_MASK) == USB_REQ_RECIP_ENDP) // 端点
+                        {
+                            switch (UsbSetupBuf->wIndexL)
+                            {
+                            case 0x82:
+                                UEP2_CTRL = UEP2_CTRL & ~(bUEP_T_TOG | MASK_UEP_T_RES) | UEP_T_RES_NAK;
+                                break;
+                            case 0x81:
+                                UEP1_CTRL = UEP1_CTRL & ~(bUEP_T_TOG | MASK_UEP_T_RES) | UEP_T_RES_NAK;
+                                break;
+                            case 0x02:
+                                UEP2_CTRL = UEP2_CTRL & ~(bUEP_R_TOG | MASK_UEP_R_RES) | UEP_R_RES_ACK;
+                                break;
+                            default:
+                                len = 0xFF; // �支�的端点
+                                break;
+                            }
+                        }
+                        else
+                        {
+                            len = 0xFF; // �是端点�支�
+                        }
+                        break;
+                    case USB_SET_FEATURE:                               /* Set Feature */
+                        if ((UsbSetupBuf->bRequestType & 0x1F) == 0x00) /* 设置设备 */
+                        {
+                            if ((((UINT16)UsbSetupBuf->wValueH << 8) | UsbSetupBuf->wValueL) == 0x01)
+                            {
+                                if (CfgDesc[7] & 0x20)
+                                {
+                                    /* 设置唤醒使能标志 */
+                                }
+                                else
+                                {
+                                    len = 0xFF; /* �作失败 */
+                                }
+                            }
+                            else
+                            {
+                                len = 0xFF; /* �作失败 */
+                            }
+                        }
+                        else if ((UsbSetupBuf->bRequestType & 0x1F) == 0x02) /* 设置端点 */
+                        {
+                            if ((((UINT16)UsbSetupBuf->wValueH << 8) | UsbSetupBuf->wValueL) == 0x00)
+                            {
+                                switch (((UINT16)UsbSetupBuf->wIndexH << 8) | UsbSetupBuf->wIndexL)
+                                {
+                                case 0x82:
+                                    UEP2_CTRL = UEP2_CTRL & (~bUEP_T_TOG) | UEP_T_RES_STALL; /* 设置端点2 IN STALL */
+                                    break;
+                                case 0x02:
+                                    UEP2_CTRL = UEP2_CTRL & (~bUEP_R_TOG) | UEP_R_RES_STALL; /* 设置端点2 OUT Stall */
+                                    break;
+                                case 0x81:
+                                    UEP1_CTRL = UEP1_CTRL & (~bUEP_T_TOG) | UEP_T_RES_STALL; /* 设置端点1 IN STALL */
+                                    break;
+                                default:
+                                    len = 0xFF; /* �作失败 */
+                                    break;
+                                }
+                            }
+                            else
+                            {
+                                len = 0xFF; /* �作失败 */
+                            }
+                        }
+                        else
+                        {
+                            len = 0xFF; /* �作失败 */
+                        }
+                        break;
+                    case USB_GET_STATUS:
+                        Ep0Buffer[0] = 0x00;
+                        Ep0Buffer[1] = 0x00;
+                        if (SetupLen >= 2)
+                        {
+                            len = 2;
+                        }
+                        else
+                        {
+                            len = SetupLen;
+                        }
+                        break;
+                    default:
+                        len = 0xff; //�作失败
+                        break;
+                    }
+                }
+            }
+            else
+            {
+                len = 0xff; //包长度错误
+            }
+            if (len == 0xff)
+            {
+                SetupReq = 0xFF;
+                UEP0_CTRL = bUEP_R_TOG | bUEP_T_TOG | UEP_R_RES_STALL | UEP_T_RES_STALL; // STALL
+            }
+            else if (len <= THIS_ENDP0_SIZE) //上传数�或者状�阶段返回0长度包
+            {
+                UEP0_T_LEN = len;
+                UEP0_CTRL = bUEP_R_TOG | bUEP_T_TOG | UEP_R_RES_ACK | UEP_T_RES_ACK; //默认数�包是DATA1，返回应答ACK
+            }
+            else
+            {
+                UEP0_T_LEN = 0; //虽然尚未到状�阶段，但是��预置上传0长度数�包以防主机��进入状�阶段
+                UEP0_CTRL = bUEP_R_TOG | bUEP_T_TOG | UEP_R_RES_ACK | UEP_T_RES_ACK; //默认数�包是DATA1,返回应答ACK
+            }
+            break;
+        case UIS_TOKEN_IN | 0: // endpoint0 IN
+            switch (SetupReq)
+            {
+            case USB_GET_DESCRIPTOR:
+            case HID_GET_REPORT:
+                len = SetupLen >= THIS_ENDP0_SIZE ? THIS_ENDP0_SIZE : SetupLen; //本次传输长度
+                memcpy(Ep0Buffer, pDescr, len);                                 //加载上传数�
+                SetupLen -= len;
+                pDescr += len;
+                UEP0_T_LEN = len;
+                UEP0_CTRL ^= bUEP_T_TOG; //�步标志�翻转
+                break;
+            case USB_SET_ADDRESS:
+                USB_DEV_AD = USB_DEV_AD & bUDA_GP_BIT | SetupLen;
+                UEP0_CTRL = UEP_R_RES_ACK | UEP_T_RES_NAK;
+                break;
+            default:
+                UEP0_T_LEN = 0; //状�阶段完�中断或者是强制上传0长度数�包结�控制传输
+                UEP0_CTRL = UEP_R_RES_ACK | UEP_T_RES_NAK;
+                break;
+            }
+            break;
+        case UIS_TOKEN_OUT | 0: // endpoint0 OUT
+            len = USB_RX_LEN;
+            if (SetupReq == 0x09)
+            {
+                // state LED
+                STA_NumLock = !!(Ep0Buffer[0] & 0x01);
+                STA_CapLock = !!(Ep0Buffer[0] & 0x02);
+                STA_ScrLock = !!(Ep0Buffer[0] & 0x04);
+            }
+            UEP0_CTRL ^= bUEP_R_TOG; //�步标志�翻转
+            break;
+        default:
+            break;
+        }
+        UIF_TRANSFER = 0; //写0清空中断
+    }
+    else if (UIF_BUS_RST) //设备模�USB总线��中断
+    {
+        UEP0_CTRL = UEP_R_RES_ACK | UEP_T_RES_NAK;
+        UEP1_CTRL = bUEP_AUTO_TOG | UEP_R_RES_ACK;
+        UEP2_CTRL = bUEP_AUTO_TOG | UEP_R_RES_ACK | UEP_T_RES_NAK;
+        USB_DEV_AD = 0x00;
+        UIF_SUSPEND = 0; //清中断标志
+        UIF_TRANSFER = 0;
+        UIF_BUS_RST = 0;
+        Endp2Busy = 0;
+    }
+    else if (UIF_SUSPEND) // USB总线挂起/唤醒完�
+    {
+        UIF_SUSPEND = 0;
+        if (USB_MIS_ST & bUMS_SUSPEND) //挂起
+        {
+            Ready = 0;
+        }
+        else
+        {
+            Ready = 1;
+            Endp2Busy = 0;
+        }
+    }
+    else
+    {                      //�外的中断,��能�生的情况
+        USB_INT_FG = 0xFF; //清中断标志
+    }
+}
+
+UINT8 ErrFlag = 0;
+UINT8 IO_ErrFlag = 0;
+
+
+void main(void)
+{
+    UINT16 KEY_TEMP = 0;
+    UINT16 WAIT_COUNT = 0;
+
+    // set watch dog before system up
+    WDOG_COUNT = 0;
+    SAFE_MOD = 0x55;
+    SAFE_MOD = 0xAA;
+    GLOBAL_CFG |= bWDOG_EN;
+    SAFE_MOD = 0x00;
+
+    InitIO();
+    CfgFsys();   // CH559时钟选择�置
+	
+	//wait 1s
+    while (1){
+		WDOG_COUNT = 0;
+		WAIT_COUNT++;
+		mDelaymS(10);
+		if(WAIT_COUNT > 100){
+			WAIT_COUNT = 0;
+			LED_USB = 0;
+			break;
+		}
+		if((WAIT_COUNT%5)==0)
+			LED_USB = ~LED_USB;
+	}
+
+    memset(UserEp2Buf, 0, 64);
+    USBDeviceInit(); // USB设备模��始化
+    EA = 1;          //�许�片机中断
+    UEP1_T_LEN = 0;  //预使用��长度一定�清空
+    UEP2_T_LEN = 0;  //预使用��长度一定�清空
+    Ready = 0;
+	
+	//wait ready
+    while (Ready == 0){
+		WAIT_COUNT++;
+		mDelaymS(10);
+		if((WAIT_COUNT%5)==0)
+			LED_USB = ~LED_USB;
+	}
+	
+	//wair 500ms
+	WAIT_COUNT = 0;
+    while (1){
+		WDOG_COUNT = 0;
+		WAIT_COUNT++;
+		mDelaymS(10);
+		if(WAIT_COUNT > 50){
+			WAIT_COUNT = 0;
+			LED_USB = 0;
+			break;
+		}
+		if((WAIT_COUNT%5)==0)
+			LED_USB = ~LED_USB;
+	}
+	//wait 1s ready keep
+	
+	WAIT_COUNT = 0;
+    while (1){
+		WDOG_COUNT = 0;
+		WAIT_COUNT++;
+		mDelaymS(10);
+		if(Ready == 0){
+			CH554SoftReset();
+			while(1);
+		}
+		if(WAIT_COUNT > 100){
+			WAIT_COUNT = 0;
+			LED_USB = 0;
+			break;
+		}
+		if((WAIT_COUNT%5)==0)
+			LED_USB = ~LED_USB;
+	}
+
+    while (1)
+    {
+        WDOG_COUNT = 0; // WDOG reload
+
+        Taiko_task(ReadIO());
+
+		if(Ready == 0){
+			CH554SoftReset();
+			while(1);
+		}
+		
+        if (Ready)
+        {
+            if (Endp2Busy == 0)
+            {
+                WAIT_COUNT = 0;
+                Endp2Busy = 1;
+                Enp2BlukIn();
+            }
+            else
+            {
+                WAIT_COUNT++;
+                if (WAIT_COUNT >= 1000)
+                    Ready = 0;
+            }
+        }
+		
+		if(Ready){
+			LED_USB = ~LED_USB;
+		}
+		else{
+			LED_USB = 0;
+		}
+        LED_ERR = ((ErrFlag | IO_ErrFlag) != 0);
+    }
+}
diff --git a/USB-MCU/TK_usb_CH552/GPIO.H b/USB-MCU/TK_usb_CH552/GPIO.H
new file mode 100644
index 0000000..a8c3888
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552/GPIO.H
@@ -0,0 +1,26 @@
+#ifndef _GPIO_H_
+#define _GPIO_H_
+#include "./Public/CH552.H"
+
+sbit IN1 = P3 ^ 2;
+sbit IN2 = P1 ^ 4;
+sbit IN3 = P1 ^ 5;
+sbit IN4 = P1 ^ 6;
+sbit IN5 = P1 ^ 7;
+sbit IN6 = P1 ^ 0;
+sbit IN7 = P1 ^ 1;
+sbit IN8 = P3 ^ 1;
+
+sbit LED_ERR = P1 ^ 3;
+sbit LED_USB = P1 ^ 2;
+
+sbit SPI_CS = P3 ^ 5;
+sbit SPI_MISO = P3 ^ 4;
+sbit SPI_SCL = P3 ^ 3;
+
+void InitIO(void);
+UINT16 ReadIO(void);
+UINT8 ReadIOSlow(void);
+UINT8 IOFilter(UINT8 temp);
+
+#endif
diff --git a/USB-MCU/TK_usb_CH552/GPIO.c b/USB-MCU/TK_usb_CH552/GPIO.c
new file mode 100644
index 0000000..d590e11
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552/GPIO.c
@@ -0,0 +1,241 @@
+#include "GPIO.h"
+
+#define GPIO_STA_FLOAT 0x0
+#define GPIO_STA_PP 0x1
+#define GPIO_STA_OD 0x2
+#define GPIO_STA_DEF 0x3
+
+void GPIO_SET(UINT8 Port, UINT8 IO, UINT8 STA){
+  if(IO > 7)return;
+
+  if(Port == 1){
+    if(STA & 0x1)
+      P1_DIR_PU |= 1<<IO;
+    else
+      P1_DIR_PU &= ~(1<<IO);
+    
+    if(STA & 0x2)
+      P1_MOD_OC |= 1<<IO;
+    else
+      P1_MOD_OC &= ~(1<<IO);
+  }
+  
+  if(Port == 3){
+    if(STA & 0x1)
+      P3_DIR_PU |= 1<<IO;
+    else
+      P3_DIR_PU &= ~(1<<IO);
+    
+    if(STA & 0x2)
+      P3_MOD_OC |= 1<<IO;
+    else
+      P3_MOD_OC &= ~(1<<IO);
+  }
+}
+
+void InitIO(void)
+{
+    GPIO_SET(3, 2, GPIO_STA_FLOAT);
+    GPIO_SET(1, 4, GPIO_STA_FLOAT);
+    GPIO_SET(1, 5, GPIO_STA_FLOAT);
+    GPIO_SET(1, 6, GPIO_STA_FLOAT);
+    GPIO_SET(1, 7, GPIO_STA_FLOAT);
+    GPIO_SET(1, 0, GPIO_STA_FLOAT);
+    GPIO_SET(1, 1, GPIO_STA_FLOAT);
+    GPIO_SET(3, 1, GPIO_STA_FLOAT);
+
+    IN1 = IN2 = IN3 = IN4 = IN5 = IN6 = IN7 = IN8 = 0;
+
+    GPIO_SET(1, 2, GPIO_STA_PP);
+    GPIO_SET(1, 3, GPIO_STA_PP);
+
+    LED_ERR = LED_USB = 0;
+
+    GPIO_SET(3, 5, GPIO_STA_PP);
+    GPIO_SET(3, 4, GPIO_STA_DEF);
+    GPIO_SET(3, 3, GPIO_STA_PP);
+
+    SPI_CS = 0;
+    SPI_MISO = 1;
+    SPI_SCL = 1;
+}
+
+UINT8 READ_KEY(UINT8 ID)
+{
+    switch (ID)
+    {
+        // 		case 0:return (!IN1);
+        // 		case 1:return (!IN2);
+        // 		case 2:return (!IN3);
+        // 		case 3:return (!IN4);
+        // 		case 4:return (!IN5);
+        // 		case 5:return (!IN6);
+        // 		case 6:return (!IN7);
+        // 		case 7:return (!IN8);
+    case 0:
+        return (IN1);
+    case 1:
+        return (IN2);
+    case 2:
+        return (IN3);
+    case 3:
+        return (IN4);
+    case 4:
+        return (IN5);
+    case 5:
+        return (IN6);
+    case 6:
+        return (IN7);
+    case 7:
+        return (IN8);
+    }
+    return 0;
+}
+
+extern UINT8 IO_ErrFlag;
+
+#define HAND_TIME 2000
+#define ERROR_TIME 20000
+#define FILTER_TIME 2
+
+UINT16 ReadIO(void)
+{
+    static UINT16 IO_COUNT[8] = {0};
+    static UINT16 IO_COUNT_FILTER_UP[8] = {0};
+    static UINT16 IO_COUNT_FILTER_DN[8] = {0};
+    static UINT16 IODATA = 0;
+    UINT8 i;
+
+    for (i = 0; i < 8; i++)
+    {
+        if (READ_KEY(i))
+        {
+            IO_COUNT_FILTER_DN[i] = 0;
+            if (IO_COUNT_FILTER_UP[i] < FILTER_TIME)
+                IO_COUNT_FILTER_UP[i]++;
+            if (IO_COUNT[i] < ERROR_TIME)
+                IO_COUNT[i]++;
+
+            if (IO_COUNT_FILTER_UP[i] >= FILTER_TIME)
+            {
+                IODATA |= 0x01 << i;
+            }
+            if (IO_COUNT[i] >= HAND_TIME)
+            {
+                IODATA &= ~(0x01 << i);
+            }
+            if (IO_COUNT[i] >= ERROR_TIME)
+            {
+                IO_ErrFlag |= 0x01 << i;
+            }
+        }
+        else
+        {
+            IO_COUNT_FILTER_UP[i] = 0;
+            if (IO_COUNT_FILTER_DN[i] < FILTER_TIME)
+                IO_COUNT_FILTER_DN[i]++;
+
+            if (IO_COUNT_FILTER_DN[i] >= FILTER_TIME)
+            {
+                IODATA &= ~(0x01 << i);
+                IO_ErrFlag &= ~(0x01 << i);
+                IO_COUNT[i] = 0;
+            }
+        }
+    }
+
+    IODATA &= 0xFF;
+    IODATA |= ReadIOSlow() << 8;
+
+    return IODATA;
+}
+
+UINT8 ReadIOSlow(void)
+{
+    UINT8 i;
+    static UINT8 step = 0;
+
+    static UINT8 IODATA = 0;
+    static UINT8 IODATA_Bak = 0;
+    static UINT8 IODATA_Out = 0;
+
+    switch (step)
+    {
+    case 0:
+        step++;
+        SPI_CS = 1;
+        IODATA = 0;
+        break;
+
+    case 1:
+    case 2:
+    case 3:
+    case 4:
+    case 5:
+    case 6:
+    case 7:
+    case 8:
+        i = step - 1;
+        if (SPI_SCL)
+        {
+            if (SPI_MISO == 0)
+            {
+                IODATA |= 0x01 << i;
+            }
+            else
+            {
+                IODATA &= ~(0x01 << i);
+            }
+            SPI_SCL = 0;
+        }
+        else
+        {
+            step++;
+            SPI_SCL = 1;
+        }
+        break;
+
+    case 9:
+        IODATA_Bak = IODATA;
+		IODATA_Out = IODATA_Bak | IODATA;
+        SPI_CS = 0;
+        step = 0;
+        break;
+
+    default:
+        SPI_CS = 0;
+        step = 0;
+        break;
+    }
+
+    return IODATA_Out;
+}
+
+//#define IO_FILTER_NUM 14    //50ms
+
+//UINT8 IOFilter(UINT8 temp)
+//{
+//    static UINT8 io_data[IO_FILTER_NUM] = {0};
+//    static UINT8 index = 0;
+//    static UINT8 temp_bak = 0;
+
+//    UINT8 i;
+//    UINT8 data_xor = 0;
+//    UINT8 data_nor = 0xFF;
+
+//    io_data[index++] = temp;
+
+//    if (index >= IO_FILTER_NUM)
+//        index = 0;
+
+//    for (i = 0; i < IO_FILTER_NUM; i++)
+//    {
+//        data_xor |= io_data[i];
+//        data_nor &= io_data[i];
+//    }
+
+//    temp_bak &= data_xor;
+//    temp_bak |= data_nor;
+
+//    return temp_bak;
+//}
diff --git a/USB-MCU/TK_usb_CH552/Public/CH552.H b/USB-MCU/TK_usb_CH552/Public/CH552.H
new file mode 100644
index 0000000..4431e26
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552/Public/CH552.H
@@ -0,0 +1,1150 @@
+/*--------------------------------------------------------------------------
+CH552.H
+Header file for CH552 microcontrollers.
+****************************************
+**  Copyright  (C)  W.ch  1999-2016   **
+**  Web:              http://wch.cn   **
+****************************************
+--------------------------------------------------------------------------*/
+
+// 3 blocks: __BASE_TYPE__, __CH552_H__, __USB_DEF__
+
+#ifndef __BASE_TYPE__
+#define __BASE_TYPE__
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*----- constant and type define -----------------------------------------*/
+
+#ifndef TRUE
+#define TRUE    1
+#define FALSE   0
+#endif
+#ifndef NULL
+#define NULL    0
+#endif
+
+#ifndef BOOL
+typedef bit                             BOOL;
+#endif
+#ifndef UINT8
+typedef unsigned char                   UINT8;
+#endif
+#ifndef UINT16
+typedef unsigned short                  UINT16;
+#endif
+#ifndef UINT32
+typedef unsigned long                   UINT32;
+#endif
+#ifndef UINT8D
+typedef unsigned char  data             UINT8D;
+#endif
+#ifndef UINT16D
+typedef unsigned short data             UINT16D;
+#endif
+#ifndef UINT32D
+typedef unsigned long  data             UINT32D;
+#endif
+#ifndef UINT8I
+typedef unsigned char  idata            UINT8I;
+#endif
+#ifndef UINT16I
+typedef unsigned short idata            UINT16I;
+#endif
+#ifndef UINT32I
+typedef unsigned long  idata            UINT32I;
+#endif
+#ifndef UINT8X
+typedef unsigned char  xdata            UINT8X;
+#endif
+#ifndef UINT16X
+typedef unsigned short xdata            UINT16X;
+#endif
+#ifndef UINT32X
+typedef unsigned long  xdata            UINT32X;
+#endif
+#ifndef UINT8V
+typedef unsigned char volatile          UINT8V;
+#endif
+#ifndef UINT8DV
+typedef unsigned char volatile data     UINT8DV;
+#endif
+#ifndef UINT8XV
+typedef unsigned char volatile xdata    UINT8XV;
+#endif
+#ifndef UINT8PV
+typedef unsigned char volatile pdata    UINT8PV;
+#endif
+#ifndef UINT8C
+typedef const unsigned char code        UINT8C;
+#endif
+#ifndef PUINT8
+typedef unsigned char                 *PUINT8;
+#endif
+#ifndef PUINT16
+typedef unsigned short                *PUINT16;
+#endif
+#ifndef PUINT32
+typedef unsigned long                 *PUINT32;
+#endif
+#ifndef PUINT8I
+typedef unsigned char  idata          *PUINT8I;
+#endif
+#ifndef PUINT16I
+typedef unsigned short idata          *PUINT16I;
+#endif
+#ifndef PUINT32I
+typedef unsigned long  idata          *PUINT32I;
+#endif
+#ifndef PUINT8X
+typedef unsigned char  xdata          *PUINT8X;
+#endif
+#ifndef PUINT16X
+typedef unsigned short xdata          *PUINT16X;
+#endif
+#ifndef PUINT32X
+typedef unsigned long  xdata          *PUINT32X;
+#endif
+#ifndef PUINT8V
+typedef unsigned char volatile        *PUINT8V;
+#endif
+#ifndef PUINT8DV
+typedef unsigned char volatile data   *PUINT8DV;
+#endif
+#ifndef PUINT8XV
+typedef unsigned char volatile xdata  *PUINT8XV;
+#endif
+#ifndef PUINT8PV
+typedef unsigned char volatile pdata  *PUINT8PV;
+#endif
+#ifndef PUINT8C
+typedef const unsigned char code      *PUINT8C;
+#endif
+
+#ifndef STRUCT_OFFSET
+#define STRUCT_OFFSET( s, m )       ( (UINT8)( & (((s) *)0) -> (m) ) )  /* get the offset address for a member of a structure */
+#endif
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif  // __BASE_TYPE__
+
+#ifndef __CH552_H__
+#define __CH552_H__
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*----- SFR --------------------------------------------------------------*/
+/*  sbit are bit addressable, others are byte addressable */
+
+/*  System Registers  */
+sfr PSW             = 0xD0;         // program status word
+ sbit CY            = PSW^7;        // carry flag
+ sbit AC            = PSW^6;        // auxiliary carry flag
+ sbit F0            = PSW^5;        // bit addressable general purpose flag 0
+ sbit RS1           = PSW^4;        // register R0-R7 bank selection high bit
+ sbit RS0           = PSW^3;        // register R0-R7 bank selection low bit
+#define MASK_PSW_RS       0x18      // bit mask of register R0-R7 bank selection
+// RS1 & RS0: register R0-R7 bank selection
+//    00 - bank 0, R0-R7 @ address 0x00-0x07
+//    01 - bank 1, R0-R7 @ address 0x08-0x0F
+//    10 - bank 2, R0-R7 @ address 0x10-0x17
+//    11 - bank 3, R0-R7 @ address 0x18-0x1F
+ sbit OV            = PSW^2;        // overflow flag
+ sbit F1            = PSW^1;        // bit addressable general purpose flag 1
+ sbit P             = PSW^0;        // ReadOnly: parity flag
+sfr ACC             = 0xE0;         // accumulator
+sfr B               = 0xF0;         // general purpose register B
+sfr SP              = 0x81;         // stack pointer
+//sfr16 DPTR          = 0x82;         // DPTR pointer, little-endian
+sfr DPL             = 0x82;         // data pointer low
+sfr DPH             = 0x83;         // data pointer high
+sfr SAFE_MOD        = 0xA1;         // WriteOnly: writing safe mode
+//sfr CHIP_ID         = 0xA1;         // ReadOnly: reading chip ID
+#define CHIP_ID           SAFE_MOD
+sfr GLOBAL_CFG      = 0xB1;         // global config, Write@SafeMode
+#define bBOOT_LOAD        0x20      // ReadOnly: boot loader status for discriminating BootLoader or Application: set 1 by power on reset, clear 0 by software reset
+#define bSW_RESET         0x10      // software reset bit, auto clear by hardware
+#define bCODE_WE          0x08      // enable flash-ROM (include code & Data-Flash) being program or erasing: 0=writing protect, 1=enable program and erase
+#define bDATA_WE          0x04      // enable Data-Flash (flash-ROM data area) being program or erasing: 0=writing protect, 1=enable program and erase
+#define bLDO3V3_OFF       0x02      // disable 5V->3.3V LDO: 0=enable LDO for USB and internal oscillator under 5V power, 1=disable LDO, V33 pin input external 3.3V power
+#define bWDOG_EN          0x01      // enable watch-dog reset if watch-dog timer overflow: 0=as timer only, 1=enable reset if timer overflow
+
+/* Clock and Sleep and Power Registers */
+sfr PCON            = 0x87;         // power control and reset flag
+#define SMOD              0x80      // baud rate selection for UART0 mode 1/2/3: 0=slow(Fsys/128 @mode2, TF1/32 @mode1/3, no effect for TF2),
+                                    //   1=fast(Fsys/32 @mode2, TF1/16 @mode1/3, no effect for TF2)
+#define bRST_FLAG1        0x20      // ReadOnly: recent reset flag high bit
+#define bRST_FLAG0        0x10      // ReadOnly: recent reset flag low bit
+#define MASK_RST_FLAG     0x30      // ReadOnly: bit mask of recent reset flag
+#define RST_FLAG_SW       0x00
+#define RST_FLAG_POR      0x10
+#define RST_FLAG_WDOG     0x20
+#define RST_FLAG_PIN      0x30
+// bPC_RST_FLAG1 & bPC_RST_FLAG0: recent reset flag
+//    00 - software reset, by bSW_RESET=1 @(bBOOT_LOAD=0 or bWDOG_EN=1)
+//    01 - power on reset
+//    10 - watch-dog timer overflow reset
+//    11 - external input manual reset by RST pin
+#define GF1               0x08      // general purpose flag bit 1
+#define GF0               0x04      // general purpose flag bit 0
+#define PD                0x02      // power-down enable bit, auto clear by wake-up hardware
+sfr CLOCK_CFG       = 0xB9;         // system clock config: lower 3 bits for system clock Fsys, Write@SafeMode
+#define bOSC_EN_INT       0x80      // internal oscillator enable and original clock selection: 1=enable & select internal clock, 0=disable & select external clock
+#define bOSC_EN_XT        0x40      // external oscillator enable, need quartz crystal or ceramic resonator between XI and XO pins
+#define bWDOG_IF_TO       0x20      // ReadOnly: watch-dog timer overflow interrupt flag, cleared by reload watch-dog count or auto cleared when MCU enter interrupt routine
+#define bROM_CLK_FAST     0x10      // flash-ROM clock frequency selection: 0=normal(for Fosc>=16MHz), 1=fast(for Fosc<16MHz)
+#define bRST              0x08      // ReadOnly: pin RST input
+#define bT2EX_            0x08      // alternate pin for T2EX
+#define bCAP2_            0x08      // alternate pin for CAP2
+#define MASK_SYS_CK_SEL   0x07      // bit mask of system clock Fsys selection
+/*
+   Fxt = 24MHz(8MHz~25MHz for non-USB application), from external oscillator @XI&XO
+   Fosc = bOSC_EN_INT ? 24MHz : Fxt
+   Fpll = Fosc * 4 => 96MHz (32MHz~100MHz for non-USB application)
+   Fusb4x = Fpll / 2 => 48MHz (Fixed)
+              MASK_SYS_CK_SEL[2] [1] [0]
+   Fsys = Fpll/3   =  32MHz:  1   1   1
+   Fsys = Fpll/4   =  24MHz:  1   1   0
+   Fsys = Fpll/6   =  16MHz:  1   0   1
+   Fsys = Fpll/8   =  12MHz:  1   0   0
+   Fsys = Fpll/16  =   6MHz:  0   1   1
+   Fsys = Fpll/32  =   3MHz:  0   1   0
+   Fsys = Fpll/128 = 750KHz:  0   0   1
+   Fsys = Fpll/512 =187.5KHz: 0   0   0
+*/
+sfr WAKE_CTRL       = 0xA9;         // wake-up control, Write@SafeMode
+#define bWAK_BY_USB       0x80      // enable wake-up by USB event
+#define bWAK_RXD1_LO      0x40      // enable wake-up by RXD1 low level
+#define bWAK_P1_5_LO      0x20      // enable wake-up by pin P1.5 low level
+#define bWAK_P1_4_LO      0x10      // enable wake-up by pin P1.4 low level
+#define bWAK_P1_3_LO      0x08      // enable wake-up by pin P1.3 low level
+#define bWAK_RST_HI       0x04      // enable wake-up by pin RST high level
+#define bWAK_P3_2E_3L     0x02      // enable wake-up by pin P3.2 (INT0) edge or pin P3.3 (INT1) low level
+#define bWAK_RXD0_LO      0x01      // enable wake-up by RXD0 low level
+sfr RESET_KEEP      = 0xFE;         // value keeper during reset
+sfr WDOG_COUNT      = 0xFF;         // watch-dog count, count by clock frequency Fsys/65536
+
+/*  Interrupt Registers  */
+sfr IE              = 0xA8;         // interrupt enable
+ sbit EA            = IE^7;         // enable global interrupts: 0=disable, 1=enable if E_DIS=0
+ sbit E_DIS         = IE^6;         // disable global interrupts, intend to inhibit interrupt during some flash-ROM operation: 0=enable if EA=1, 1=disable
+ sbit ET2           = IE^5;         // enable timer2 interrupt
+ sbit ES            = IE^4;         // enable UART0 interrupt
+ sbit ET1           = IE^3;         // enable timer1 interrupt
+ sbit EX1           = IE^2;         // enable external interrupt INT1
+ sbit ET0           = IE^1;         // enable timer0 interrupt
+ sbit EX0           = IE^0;         // enable external interrupt INT0
+sfr IP              = 0xB8;         // interrupt priority and current priority
+ sbit PH_FLAG       = IP^7;         // ReadOnly: high level priority action flag
+ sbit PL_FLAG       = IP^6;         // ReadOnly: low level priority action flag
+// PH_FLAG & PL_FLAG: current interrupt priority
+//    00 - no interrupt now
+//    01 - low level priority interrupt action now
+//    10 - high level priority interrupt action now
+//    11 - unknown error
+ sbit PT2           = IP^5;         // timer2 interrupt priority level
+ sbit PS            = IP^4;         // UART0 interrupt priority level
+ sbit PT1           = IP^3;         // timer1 interrupt priority level
+ sbit PX1           = IP^2;         // external interrupt INT1 priority level
+ sbit PT0           = IP^1;         // timer0 interrupt priority level
+ sbit PX0           = IP^0;         // external interrupt INT0 priority level
+sfr IE_EX           = 0xE8;         // extend interrupt enable
+ sbit IE_WDOG       = IE_EX^7;      // enable watch-dog timer interrupt
+ sbit IE_GPIO       = IE_EX^6;      // enable GPIO input interrupt
+ sbit IE_PWMX       = IE_EX^5;      // enable PWM1/2 interrupt
+ sbit IE_UART1      = IE_EX^4;      // enable UART1 interrupt
+ sbit IE_ADC        = IE_EX^3;      // enable ADC interrupt
+ sbit IE_USB        = IE_EX^2;      // enable USB interrupt
+ sbit IE_TKEY       = IE_EX^1;      // enable touch-key timer interrupt
+ sbit IE_SPI0       = IE_EX^0;      // enable SPI0 interrupt
+sfr IP_EX           = 0xE9;         // extend interrupt priority
+#define bIP_LEVEL         0x80      // ReadOnly: current interrupt nested level: 0=no interrupt or two levels, 1=one level
+#define bIP_GPIO          0x40      // GPIO input interrupt priority level
+#define bIP_PWMX          0x20      // PWM1/2 interrupt priority level
+#define bIP_UART1         0x10      // UART1 interrupt priority level
+#define bIP_ADC           0x08      // ADC interrupt priority level
+#define bIP_USB           0x04      // USB interrupt priority level
+#define bIP_TKEY          0x02      // touch-key timer interrupt priority level
+#define bIP_SPI0          0x01      // SPI0 interrupt priority level
+sfr GPIO_IE         = 0xC7;         // GPIO interrupt enable
+#define bIE_IO_EDGE       0x80      // enable GPIO edge interrupt: 0=low/high level, 1=falling/rising edge
+#define bIE_RXD1_LO       0x40      // enable interrupt by RXD1 low level / falling edge
+#define bIE_P1_5_LO       0x20      // enable interrupt by pin P1.5 low level / falling edge
+#define bIE_P1_4_LO       0x10      // enable interrupt by pin P1.4 low level / falling edge
+#define bIE_P1_3_LO       0x08      // enable interrupt by pin P1.3 low level / falling edge
+#define bIE_RST_HI        0x04      // enable interrupt by pin RST high level / rising edge
+#define bIE_P3_1_LO       0x02      // enable interrupt by pin P3.1 low level / falling edge
+#define bIE_RXD0_LO       0x01      // enable interrupt by RXD0 low level / falling edge
+
+/*  FlashROM and Data-Flash Registers  */
+sfr16 ROM_ADDR      = 0x84;         // address for flash-ROM, little-endian
+sfr ROM_ADDR_L      = 0x84;         // address low byte for flash-ROM
+sfr ROM_ADDR_H      = 0x85;         // address high byte for flash-ROM
+sfr16 ROM_DATA      = 0x8E;         // data for flash-ROM writing, little-endian
+sfr ROM_DATA_L      = 0x8E;         // data low byte for flash-ROM writing, data byte for Data-Flash reading/writing
+sfr ROM_DATA_H      = 0x8F;         // data high byte for flash-ROM writing
+sfr ROM_CTRL        = 0x86;         // WriteOnly: flash-ROM control
+#define ROM_CMD_WRITE     0x9A      // WriteOnly: flash-ROM word or Data-Flash byte write operation command
+#define ROM_CMD_READ      0x8E      // WriteOnly: Data-Flash byte read operation command
+//sfr ROM_STATUS      = 0x86;         // ReadOnly: flash-ROM status
+#define ROM_STATUS        ROM_CTRL
+#define bROM_ADDR_OK      0x40      // ReadOnly: flash-ROM writing operation address valid flag, can be reviewed before or after operation: 0=invalid parameter, 1=address valid
+#define bROM_CMD_ERR      0x02      // ReadOnly: flash-ROM operation command error flag: 0=command accepted, 1=unknown command
+
+/*  Port Registers  */
+sfr P1              = 0x90;         // port 1 input & output
+ sbit SCK           = P1^7;         // serial clock for SPI0
+ sbit TXD1          = P1^7;         // TXD output for UART1
+ sbit TIN5          = P1^7;         // TIN5 for Touch-Key
+ sbit MISO          = P1^6;         // master serial data input or slave serial data output for SPI0
+ sbit RXD1          = P1^6;         // RXD input for UART1
+ sbit TIN4          = P1^6;         // TIN4 for Touch-Key
+ sbit MOSI          = P1^5;         // master serial data output or slave serial data input for SPI0
+ sbit PWM1          = P1^5;         // PWM output for PWM1
+ sbit TIN3          = P1^5;         // TIN3 for Touch-Key
+ sbit UCC2          = P1^5;         // CC2 for USB type-C
+ sbit AIN2          = P1^5;         // AIN2 for ADC
+ sbit T2_           = P1^4;         // alternate pin for T2
+ sbit CAP1_         = P1^4;         // alternate pin for CAP1
+ sbit SCS           = P1^4;         // slave chip-selection input for SPI0
+ sbit TIN2          = P1^4;         // TIN2 for Touch-Key
+ sbit UCC1          = P1^4;         // CC1 for USB type-C
+ sbit AIN1          = P1^4;         // AIN1 for ADC
+ sbit TXD_          = P1^3;         // alternate pin for TXD of UART0
+ sbit RXD_          = P1^2;         // alternate pin for RXD of UART0
+ sbit T2EX          = P1^1;         // external trigger input for timer2 reload & capture
+ sbit CAP2          = P1^1;         // capture2 input for timer2
+ sbit TIN1          = P1^1;         // TIN1 for Touch-Key
+ sbit VBUS2         = P1^1;         // VBUS2 for USB type-C
+ sbit AIN0          = P1^1;         // AIN0 for ADC
+ sbit T2            = P1^0;         // external count input
+ sbit CAP1          = P1^0;         // capture1 input for timer2
+ sbit TIN0          = P1^0;         // TIN0 for Touch-Key
+sfr P1_MOD_OC       = 0x92;         // port 1 output mode: 0=push-pull, 1=open-drain
+sfr P1_DIR_PU       = 0x93;         // port 1 direction for push-pull or pullup enable for open-drain
+// Pn_MOD_OC & Pn_DIR_PU: pin input & output configuration for Pn (n=1/3)
+//   0 0:  float input only, without pullup resistance
+//   0 1:  push-pull output, strong driving high level and low level
+//   1 0:  open-drain output and input without pullup resistance
+//   1 1:  quasi-bidirectional (standard 8051 mode), open-drain output and input with pullup resistance, just driving high level strongly for 2 clocks if turning output level from low to high
+#define bSCK              0x80      // serial clock for SPI0
+#define bTXD1             0x80      // TXD output for UART1
+#define bMISO             0x40      // master serial data input or slave serial data output for SPI0
+#define bRXD1             0x40      // RXD input for UART1
+#define bMOSI             0x20      // master serial data output or slave serial data input for SPI0
+#define bPWM1             0x20      // PWM output for PWM1
+#define bUCC2             0x20      // CC2 for USB type-C
+#define bAIN2             0x20      // AIN2 for ADC
+#define bT2_              0x10      // alternate pin for T2
+#define bCAP1_            0x10      // alternate pin for CAP1
+#define bSCS              0x10      // slave chip-selection input for SPI0
+#define bUCC1             0x10      // CC1 for USB type-C
+#define bAIN1             0x10      // AIN1 for ADC
+#define bTXD_             0x08      // alternate pin for TXD of UART0
+#define bRXD_             0x04      // alternate pin for RXD of UART0
+#define bT2EX             0x02      // external trigger input for timer2 reload & capture
+#define bCAP2             bT2EX     // capture2 input for timer2
+#define bVBUS2            0x02      // VBUS2 for USB type-C
+#define bAIN0             0x02      // AIN0 for ADC
+#define bT2               0x01      // external count input or clock output for timer2
+#define bCAP1             bT2       // capture1 input for timer2
+sfr P2              = 0xA0;         // port 2
+sfr P3              = 0xB0;         // port 3 input & output
+ sbit UDM           = P3^7;         // ReadOnly: pin UDM input
+ sbit UDP           = P3^6;         // ReadOnly: pin UDP input
+ sbit T1            = P3^5;         // external count input for timer1
+ sbit PWM2          = P3^4;         // PWM output for PWM2
+ sbit RXD1_         = P3^4;         // alternate pin for RXD1
+ sbit T0            = P3^4;         // external count input for timer0
+ sbit INT1          = P3^3;         // external interrupt 1 input
+ sbit TXD1_         = P3^2;         // alternate pin for TXD1
+ sbit INT0          = P3^2;         // external interrupt 0 input
+ sbit VBUS1         = P3^2;         // VBUS1 for USB type-C
+ sbit AIN3          = P3^2;         // AIN3 for ADC
+ sbit PWM2_         = P3^1;         // alternate pin for PWM2
+ sbit TXD           = P3^1;         // TXD output for UART0
+ sbit PWM1_         = P3^0;         // alternate pin for PWM1
+ sbit RXD           = P3^0;         // RXD input for UART0
+sfr P3_MOD_OC       = 0x96;         // port 3 output mode: 0=push-pull, 1=open-drain
+sfr P3_DIR_PU       = 0x97;         // port 3 direction for push-pull or pullup enable for open-drain
+#define bUDM              0x80      // ReadOnly: pin UDM input
+#define bUDP              0x40      // ReadOnly: pin UDP input
+#define bT1               0x20      // external count input for timer1
+#define bPWM2             0x10      // PWM output for PWM2
+#define bRXD1_            0x10      // alternate pin for RXD1
+#define bT0               0x10      // external count input for timer0
+#define bINT1             0x08      // external interrupt 1 input
+#define bTXD1_            0x04      // alternate pin for TXD1
+#define bINT0             0x04      // external interrupt 0 input
+#define bVBUS1            0x04      // VBUS1 for USB type-C
+#define bAIN3             0x04      // AIN3 for ADC
+#define bPWM2_            0x02      // alternate pin for PWM2
+#define bTXD              0x02      // TXD output for UART0
+#define bPWM1_            0x01      // alternate pin for PWM1
+#define bRXD              0x01      // RXD input for UART0
+sfr PIN_FUNC        = 0xC6;         // pin function selection
+#define bUSB_IO_EN        0x80      // USB UDP/UDM I/O pin enable: 0=P3.6/P3.7 as GPIO, 1=P3.6/P3.7 as USB
+#define bIO_INT_ACT       0x40      // ReadOnly: GPIO interrupt request action status
+#define bUART1_PIN_X      0x20      // UART1 alternate pin enable: 0=RXD1/TXD1 on P1.6/P1.7, 1=RXD1/TXD1 on P3.4/P3.2
+#define bUART0_PIN_X      0x10      // UART0 alternate pin enable: 0=RXD0/TXD0 on P3.0/P3.1, 1=RXD0/TXD0 on P1.2/P1.3
+#define bPWM2_PIN_X       0x08      // PWM2 alternate pin enable: 0=PWM2 on P3.4, 1=PWM2 on P3.1
+#define bPWM1_PIN_X       0x04      // PWM1 alternate pin enable: 0=PWM1 on P1.5, 1=PWM1 on P3.0
+#define bT2EX_PIN_X       0x02      // T2EX/CAP2 alternate pin enable: 0=T2EX/CAP2 on P1.1, 1=T2EX/CAP2 on RST
+#define bT2_PIN_X         0x01      // T2/CAP1 alternate pin enable: 0=T2/CAP1 on P1.1, 1=T2/CAP1 on P1.4
+sfr XBUS_AUX        = 0xA2;         // xBUS auxiliary setting
+#define bUART0_TX         0x80      // ReadOnly: indicate UART0 transmittal status
+#define bUART0_RX         0x40      // ReadOnly: indicate UART0 receiving status
+#define bSAFE_MOD_ACT     0x20      // ReadOnly: safe mode action status
+#define GF2               0x08      // general purpose flag bit 2
+#define bDPTR_AUTO_INC    0x04      // enable DPTR auto increase if finished MOVX_@DPTR instruction
+#define DPS               0x01      // dual DPTR selection: 0=DPTR0 selected, 1=DPTR1 selected
+
+/*  Timer0/1 Registers  */
+sfr TCON            = 0x88;         // timer 0/1 control and external interrupt control
+ sbit TF1           = TCON^7;       // timer1 overflow & interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit TR1           = TCON^6;       // timer1 run enable
+ sbit TF0           = TCON^5;       // timer0 overflow & interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit TR0           = TCON^4;       // timer0 run enable
+ sbit IE1           = TCON^3;       // INT1 interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit IT1           = TCON^2;       // INT1 interrupt type: 0=low level action, 1=falling edge action
+ sbit IE0           = TCON^1;       // INT0 interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit IT0           = TCON^0;       // INT0 interrupt type: 0=low level action, 1=falling edge action
+sfr TMOD            = 0x89;         // timer 0/1 mode
+#define bT1_GATE          0x80      // gate control of timer1: 0=timer1 run enable while TR1=1, 1=timer1 run enable while P3.3 (INT1) pin is high and TR1=1
+#define bT1_CT            0x40      // counter or timer mode selection for timer1: 0=timer, use internal clock, 1=counter, use P3.5 (T1) pin falling edge as clock
+#define bT1_M1            0x20      // timer1 mode high bit
+#define bT1_M0            0x10      // timer1 mode low bit
+#define MASK_T1_MOD       0x30      // bit mask of timer1 mode
+// bT1_M1 & bT1_M0: timer1 mode
+//   00: mode 0, 13-bit timer or counter by cascaded TH1 and lower 5 bits of TL1, the upper 3 bits of TL1 are ignored
+//   01: mode 1, 16-bit timer or counter by cascaded TH1 and TL1
+//   10: mode 2, TL1 operates as 8-bit timer or counter, and TH1 provide initial value for TL1 auto-reload
+//   11: mode 3, stop timer1
+#define bT0_GATE          0x08      // gate control of timer0: 0=timer0 run enable while TR0=1, 1=timer0 run enable while P3.2 (INT0) pin is high and TR0=1
+#define bT0_CT            0x04      // counter or timer mode selection for timer0: 0=timer, use internal clock, 1=counter, use P3.4 (T0) pin falling edge as clock
+#define bT0_M1            0x02      // timer0 mode high bit
+#define bT0_M0            0x01      // timer0 mode low bit
+#define MASK_T0_MOD       0x03      // bit mask of timer0 mode
+// bT0_M1 & bT0_M0: timer0 mode
+//   00: mode 0, 13-bit timer or counter by cascaded TH0 and lower 5 bits of TL0, the upper 3 bits of TL0 are ignored
+//   01: mode 1, 16-bit timer or counter by cascaded TH0 and TL0
+//   10: mode 2, TL0 operates as 8-bit timer or counter, and TH0 provide initial value for TL0 auto-reload
+//   11: mode 3, TL0 is 8-bit timer or counter controlled by standard timer0 bits, TH0 is 8-bit timer using TF1 and controlled by TR1, timer1 run enable if it is not mode 3
+sfr TL0             = 0x8A;         // low byte of timer 0 count
+sfr TL1             = 0x8B;         // low byte of timer 1 count
+sfr TH0             = 0x8C;         // high byte of timer 0 count
+sfr TH1             = 0x8D;         // high byte of timer 1 count
+
+/*  UART0 Registers  */
+sfr SCON            = 0x98;         // UART0 control (serial port control)
+ sbit SM0           = SCON^7;       // UART0 mode bit0, selection data bit: 0=8 bits data, 1=9 bits data
+ sbit SM1           = SCON^6;       // UART0 mode bit1, selection baud rate: 0=fixed, 1=variable
+// SM0 & SM1: UART0 mode
+//    00 - mode 0, shift Register, baud rate fixed at: Fsys/12
+//    01 - mode 1, 8-bit UART,     baud rate = variable by timer1 or timer2 overflow rate
+//    10 - mode 2, 9-bit UART,     baud rate fixed at: Fsys/128@SMOD=0, Fsys/32@SMOD=1
+//    11 - mode 3, 9-bit UART,     baud rate = variable by timer1 or timer2 overflow rate
+ sbit SM2           = SCON^5;       // enable multi-device communication in mode 2/3
+#define MASK_UART0_MOD    0xE0      // bit mask of UART0 mode
+ sbit REN           = SCON^4;       // enable UART0 receiving
+ sbit TB8           = SCON^3;       // the 9th transmitted data bit in mode 2/3
+ sbit RB8           = SCON^2;       // 9th data bit received in mode 2/3, or stop bit received for mode 1
+ sbit TI            = SCON^1;       // transmit interrupt flag, set by hardware after completion of a serial transmittal, need software clear
+ sbit RI            = SCON^0;       // receive interrupt flag, set by hardware after completion of a serial receiving, need software clear
+sfr SBUF            = 0x99;         // UART0 data buffer: reading for receiving, writing for transmittal
+
+/*  Timer2/Capture2 Registers  */
+sfr T2CON           = 0xC8;         // timer 2 control
+ sbit TF2           = T2CON^7;      // timer2 overflow & interrupt flag, need software clear, the flag will not be set when either RCLK=1 or TCLK=1
+ sbit CAP1F         = T2CON^7;      // timer2 capture 1 interrupt flag, set by T2 edge trigger if bT2_CAP1_EN=1, need software clear
+ sbit EXF2          = T2CON^6;      // timer2 external flag, set by T2EX edge trigger if EXEN2=1, need software clear
+ sbit RCLK          = T2CON^5;      // selection UART0 receiving clock: 0=timer1 overflow pulse, 1=timer2 overflow pulse
+ sbit TCLK          = T2CON^4;      // selection UART0 transmittal clock: 0=timer1 overflow pulse, 1=timer2 overflow pulse
+ sbit EXEN2         = T2CON^3;      // enable T2EX trigger function: 0=ignore T2EX, 1=trigger reload or capture by T2EX edge
+ sbit TR2           = T2CON^2;      // timer2 run enable
+ sbit C_T2          = T2CON^1;      // timer2 clock source selection: 0=timer base internal clock, 1=external edge counter base T2 falling edge
+ sbit CP_RL2        = T2CON^0;      // timer2 function selection (force 0 if RCLK=1 or TCLK=1): 0=timer and auto reload if count overflow or T2EX edge, 1=capture by T2EX edge
+sfr T2MOD           = 0xC9;         // timer 2 mode and timer 0/1/2 clock mode
+#define bTMR_CLK          0x80      // fastest internal clock mode for timer 0/1/2 under faster clock mode: 0=use divided clock, 1=use original Fsys as clock without dividing
+#define bT2_CLK           0x40      // timer2 internal clock frequency selection: 0=standard clock, Fsys/12 for timer mode, Fsys/4 for UART0 clock mode,
+                                    //   1=faster clock, Fsys/4 @bTMR_CLK=0 or Fsys @bTMR_CLK=1 for timer mode, Fsys/2 @bTMR_CLK=0 or Fsys @bTMR_CLK=1 for UART0 clock mode
+#define bT1_CLK           0x20      // timer1 internal clock frequency selection: 0=standard clock, Fsys/12, 1=faster clock, Fsys/4 if bTMR_CLK=0 or Fsys if bTMR_CLK=1
+#define bT0_CLK           0x10      // timer0 internal clock frequency selection: 0=standard clock, Fsys/12, 1=faster clock, Fsys/4 if bTMR_CLK=0 or Fsys if bTMR_CLK=1
+#define bT2_CAP_M1        0x08      // timer2 capture mode high bit
+#define bT2_CAP_M0        0x04      // timer2 capture mode low bit
+// bT2_CAP_M1 & bT2_CAP_M0: timer2 capture point selection
+//   x0: from falling edge to falling edge
+//   01: from any edge to any edge (level changing)
+//   11: from rising edge to rising edge
+#define T2OE              0x02      // enable timer2 generated clock output: 0=disable output, 1=enable clock output at T2 pin, frequency = TF2/2
+#define bT2_CAP1_EN       0x01      // enable T2 trigger function for capture 1 of timer2 if RCLK=0 & TCLK=0 & CP_RL2=1 & C_T2=0 & T2OE=0
+sfr16 RCAP2         = 0xCA;         // reload & capture value, little-endian
+sfr RCAP2L          = 0xCA;         // low byte of reload & capture value
+sfr RCAP2H          = 0xCB;         // high byte of reload & capture value
+sfr16 T2COUNT       = 0xCC;         // counter, little-endian
+sfr TL2             = 0xCC;         // low byte of timer 2 count
+sfr TH2             = 0xCD;         // high byte of timer 2 count
+sfr16 T2CAP1        = 0xCE;         // ReadOnly: capture 1 value for timer2
+sfr T2CAP1L         = 0xCE;         // ReadOnly: capture 1 value low byte for timer2
+sfr T2CAP1H         = 0xCF;         // ReadOnly: capture 1 value high byte for timer2
+
+/*  PWM1/2 Registers  */
+sfr PWM_DATA2       = 0x9B;         // PWM data for PWM2
+sfr PWM_DATA1       = 0x9C;         // PWM data for PWM1
+sfr PWM_CTRL        = 0x9D;         // PWM 1/2 control
+#define bPWM_IE_END       0x80      // enable interrupt for PWM mode cycle end
+#define bPWM2_POLAR       0x40      // PWM2 output polarity: 0=default low and high action, 1=default high and low action
+#define bPWM1_POLAR       0x20      // PWM1 output polarity: 0=default low and high action, 1=default high and low action
+#define bPWM_IF_END       0x10      // interrupt flag for cycle end, write 1 to clear or write PWM_CYCLE or load new data to clear
+#define bPWM2_OUT_EN      0x08      // PWM2 output enable
+#define bPWM1_OUT_EN      0x04      // PWM1 output enable
+#define bPWM_CLR_ALL      0x02      // force clear FIFO and count of PWM1/2
+sfr PWM_CK_SE       = 0x9E;         // clock divisor setting
+
+/*  SPI0/Master0/Slave Registers  */
+sfr SPI0_STAT       = 0xF8;         // SPI 0 status
+ sbit S0_FST_ACT    = SPI0_STAT^7;  // ReadOnly: indicate first byte received status for SPI0
+ sbit S0_IF_OV      = SPI0_STAT^6;  // interrupt flag for slave mode FIFO overflow, direct bit address clear or write 1 to clear
+ sbit S0_IF_FIRST   = SPI0_STAT^5;  // interrupt flag for first byte received, direct bit address clear or write 1 to clear
+ sbit S0_IF_BYTE    = SPI0_STAT^4;  // interrupt flag for a byte data exchanged, direct bit address clear or write 1 to clear or accessing FIFO to clear if bS0_AUTO_IF=1
+ sbit S0_FREE       = SPI0_STAT^3;  // ReadOnly: SPI0 free status
+ sbit S0_T_FIFO     = SPI0_STAT^2;  // ReadOnly: tx FIFO count for SPI0
+ sbit S0_R_FIFO     = SPI0_STAT^0;  // ReadOnly: rx FIFO count for SPI0
+sfr SPI0_DATA       = 0xF9;         // FIFO data port: reading for receiving, writing for transmittal
+sfr SPI0_CTRL       = 0xFA;         // SPI 0 control
+#define bS0_MISO_OE       0x80      // SPI0 MISO output enable
+#define bS0_MOSI_OE       0x40      // SPI0 MOSI output enable
+#define bS0_SCK_OE        0x20      // SPI0 SCK output enable
+#define bS0_DATA_DIR      0x10      // SPI0 data direction: 0=out(master_write), 1=in(master_read)
+#define bS0_MST_CLK       0x08      // SPI0 master clock mode: 0=mode 0 with default low, 1=mode 3 with default high
+#define bS0_2_WIRE        0x04      // enable SPI0 two wire mode: 0=3 wire (SCK+MOSI+MISO), 1=2 wire (SCK+MISO)
+#define bS0_CLR_ALL       0x02      // force clear FIFO and count of SPI0
+#define bS0_AUTO_IF       0x01      // enable FIFO accessing to auto clear S0_IF_BYTE interrupt flag
+sfr SPI0_CK_SE      = 0xFB;         // clock divisor setting
+//sfr SPI0_S_PRE      = 0xFB;         // preset value for SPI slave
+#define SPI0_S_PRE        SPI0_CK_SE
+sfr SPI0_SETUP      = 0xFC;         // SPI 0 setup
+#define bS0_MODE_SLV      0x80      // SPI0 slave mode: 0=master, 1=slave
+#define bS0_IE_FIFO_OV    0x40      // enable interrupt for slave mode FIFO overflow
+#define bS0_IE_FIRST      0x20      // enable interrupt for first byte received for SPI0 slave mode
+#define bS0_IE_BYTE       0x10      // enable interrupt for a byte received
+#define bS0_BIT_ORDER     0x08      // SPI0 bit data order: 0=MSB first, 1=LSB first
+#define bS0_SLV_SELT      0x02      // ReadOnly: SPI0 slave mode chip selected status: 0=unselected, 1=selected
+#define bS0_SLV_PRELOAD   0x01      // ReadOnly: SPI0 slave mode data pre-loading status just after chip-selection
+
+/*  UART1 Registers  */
+sfr SCON1           = 0xC0;         // UART1 control (serial port control)
+ sbit U1SM0         = SCON1^7;      // UART1 mode, selection data bit: 0=8 bits data, 1=9 bits data
+ sbit U1SMOD        = SCON1^5;      // UART1 2X baud rate selection: 0=slow(Fsys/32/(256-SBAUD1)), 1=fast(Fsys/16/(256-SBAUD1))
+ sbit U1REN         = SCON1^4;      // enable UART1 receiving
+ sbit U1TB8         = SCON1^3;      // the 9th transmitted data bit in 9 bits data mode
+ sbit U1RB8         = SCON1^2;      // 9th data bit received in 9 bits data mode, or stop bit received for 8 bits data mode
+ sbit U1TI          = SCON1^1;      // transmit interrupt flag, set by hardware after completion of a serial transmittal, need software clear
+ sbit U1RI          = SCON1^0;      // receive interrupt flag, set by hardware after completion of a serial receiving, need software clear
+sfr SBUF1           = 0xC1;         // UART1 data buffer: reading for receiving, writing for transmittal
+sfr SBAUD1          = 0xC2;         // UART1 baud rate setting
+
+/*  ADC and comparator Registers  */
+sfr ADC_CTRL        = 0x80;         // ADC control
+ sbit CMPO          = ADC_CTRL^7;   // ReadOnly: comparator result input
+ sbit CMP_IF        = ADC_CTRL^6;   // flag for comparator result changed, direct bit address clear
+ sbit ADC_IF        = ADC_CTRL^5;   // interrupt flag for ADC finished, direct bit address clear
+ sbit ADC_START     = ADC_CTRL^4;   // set 1 to start ADC, auto cleared when ADC finished
+ sbit CMP_CHAN      = ADC_CTRL^3;   // comparator IN- input channel selection: 0=AIN1, 1=AIN3
+ sbit ADC_CHAN1     = ADC_CTRL^1;   // ADC/comparator IN+ channel selection high bit
+ sbit ADC_CHAN0     = ADC_CTRL^0;   // ADC/comparator IN+ channel selection low bit
+// ADC_CHAN1 & ADC_CHAN0: ADC/comparator IN+ channel selection
+//   00: AIN0(P1.1)
+//   01: AIN1(P1.4)
+//   10: AIN2(P1.5)
+//   11: AIN3(P3.2)
+sfr ADC_CFG         = 0x9A;         // ADC config
+#define bADC_EN           0x08      // control ADC power: 0=shut down ADC, 1=enable power for ADC
+#define bCMP_EN           0x04      // control comparator power: 0=shut down comparator, 1=enable power for comparator
+#define bADC_CLK          0x01      // ADC clock frequency selection: 0=slow clock, 384 Fosc cycles for each ADC, 1=fast clock, 96 Fosc cycles for each ADC
+sfr ADC_DATA        = 0x9F;         // ReadOnly: ADC data
+
+/*  Touch-key timer Registers  */
+sfr TKEY_CTRL       = 0xC3;         // touch-key control
+#define bTKC_IF           0x80      // ReadOnly: interrupt flag for touch-key timer, cleared by writing touch-key control or auto cleared when start touch-key checking
+#define bTKC_2MS          0x10      // touch-key timer cycle selection: 0=1mS, 1=2mS
+#define bTKC_CHAN2        0x04      // touch-key channel selection high bit
+#define bTKC_CHAN1        0x02      // touch-key channel selection middle bit
+#define bTKC_CHAN0        0x01      // touch-key channel selection low bit
+// bTKC_CHAN2 & bTKC_CHAN1 & bTKC_CHAN0: touch-key channel selection
+//   000: disable touch-key
+//   001: TIN0(P1.0)
+//   010: TIN1(P1.1)
+//   011: TIN2(P1.4)
+//   100: TIN3(P1.5)
+//   101: TIN4(P1.6)
+//   110: TIN5(P1.7)
+//   111: enable touch-key but disable all channel
+sfr16 TKEY_DAT      = 0xC4;         // ReadOnly: touch-key data, little-endian
+sfr TKEY_DATL       = 0xC4;         // ReadOnly: low byte of touch-key data
+sfr TKEY_DATH       = 0xC5;         // ReadOnly: high byte of touch-key data
+#define bTKD_CHG          0x80      // ReadOnly: indicate control changed, current data maybe invalid
+
+/*  USB Device Registers  */
+sfr USB_C_CTRL      = 0x91;         // USB type-C control
+#define bVBUS2_PD_EN      0x80      // USB VBUS2 10K pulldown resistance: 0=disable, 1=enable pullup
+#define bUCC2_PD_EN       0x40      // USB CC2 5.1K pulldown resistance: 0=disable, 1=enable pulldown
+#define bUCC2_PU1_EN      0x20      // USB CC2 pullup resistance control high bit
+#define bUCC2_PU0_EN      0x10      // USB CC2 pullup resistance control low bit
+#define bVBUS1_PD_EN      0x08      // USB VBUS1 10K pulldown resistance: 0=disable, 1=enable pullup
+#define bUCC1_PD_EN       0x04      // USB CC1 5.1K pulldown resistance: 0=disable, 1=enable pulldown
+#define bUCC1_PU1_EN      0x02      // USB CC1 pullup resistance control high bit
+#define bUCC1_PU0_EN      0x01      // USB CC1 pullup resistance control low bit
+// bUCC?_PU1_EN & bUCC?_PU0_EN: USB CC pullup resistance selection
+//   00: disable pullup resistance
+//   01: enable 56K pullup resistance for default USB power
+//   10: enable 22K pullup resistance for 1.5A USB power
+//   11: enable 10K pullup resistance for 3A USB power
+sfr UDEV_CTRL       = 0xD1;         // USB device physical port control
+#define bUD_PD_DIS        0x80      // disable USB UDP/UDM pulldown resistance: 0=enable pulldown, 1=disable
+#define bUD_DP_PIN        0x20      // ReadOnly: indicate current UDP pin level
+#define bUD_DM_PIN        0x10      // ReadOnly: indicate current UDM pin level
+#define bUD_LOW_SPEED     0x04      // enable USB physical port low speed: 0=full speed, 1=low speed
+#define bUD_GP_BIT        0x02      // general purpose bit
+#define bUD_PORT_EN       0x01      // enable USB physical port I/O: 0=disable, 1=enable
+sfr UEP1_CTRL       = 0xD2;         // endpoint 1 control
+#define bUEP_R_TOG        0x80      // expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
+#define bUEP_T_TOG        0x40      // prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
+#define bUEP_AUTO_TOG     0x10      // enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
+#define bUEP_R_RES1       0x08      // handshake response type high bit for USB endpoint X receiving (OUT)
+#define bUEP_R_RES0       0x04      // handshake response type low bit for USB endpoint X receiving (OUT)
+#define MASK_UEP_R_RES    0x0C      // bit mask of handshake response type for USB endpoint X receiving (OUT)
+#define UEP_R_RES_ACK     0x00
+#define UEP_R_RES_TOUT    0x04
+#define UEP_R_RES_NAK     0x08
+#define UEP_R_RES_STALL   0x0C
+// bUEP_R_RES1 & bUEP_R_RES0: handshake response type for USB endpoint X receiving (OUT)
+//   00: ACK (ready)
+//   01: no response, time out to host, for non-zero endpoint isochronous transactions
+//   10: NAK (busy)
+//   11: STALL (error)
+#define bUEP_T_RES1       0x02      // handshake response type high bit for USB endpoint X transmittal (IN)
+#define bUEP_T_RES0       0x01      // handshake response type low bit for USB endpoint X transmittal (IN)
+#define MASK_UEP_T_RES    0x03      // bit mask of handshake response type for USB endpoint X transmittal (IN)
+#define UEP_T_RES_ACK     0x00
+#define UEP_T_RES_TOUT    0x01
+#define UEP_T_RES_NAK     0x02
+#define UEP_T_RES_STALL   0x03
+// bUEP_T_RES1 & bUEP_T_RES0: handshake response type for USB endpoint X transmittal (IN)
+//   00: DATA0 or DATA1 then expecting ACK (ready)
+//   01: DATA0 or DATA1 then expecting no response, time out from host, for non-zero endpoint isochronous transactions
+//   10: NAK (busy)
+//   11: STALL (error)
+sfr UEP1_T_LEN      = 0xD3;         // endpoint 1 transmittal length
+sfr UEP2_CTRL       = 0xD4;         // endpoint 2 control
+sfr UEP2_T_LEN      = 0xD5;         // endpoint 2 transmittal length
+sfr UEP3_CTRL       = 0xD6;         // endpoint 3 control
+sfr UEP3_T_LEN      = 0xD7;         // endpoint 3 transmittal length
+sfr USB_INT_FG      = 0xD8;         // USB interrupt flag
+ sbit U_IS_NAK      = USB_INT_FG^7; // ReadOnly: indicate current USB transfer is NAK received
+ sbit U_TOG_OK      = USB_INT_FG^6; // ReadOnly: indicate current USB transfer toggle is OK
+ sbit U_SIE_FREE    = USB_INT_FG^5; // ReadOnly: indicate USB SIE free status
+ sbit UIF_FIFO_OV   = USB_INT_FG^4; // FIFO overflow interrupt flag for USB, direct bit address clear or write 1 to clear
+ sbit UIF_SUSPEND   = USB_INT_FG^2; // USB suspend or resume event interrupt flag, direct bit address clear or write 1 to clear
+ sbit UIF_TRANSFER  = USB_INT_FG^1; // USB transfer completion interrupt flag, direct bit address clear or write 1 to clear
+ sbit UIF_BUS_RST   = USB_INT_FG^0; // bus reset event interrupt flag, direct bit address clear or write 1 to clear
+sfr USB_INT_ST      = 0xD9;         // ReadOnly: USB interrupt status
+#define bUIS_IS_NAK       0x80      // ReadOnly: indicate current USB transfer is NAK received
+#define bUIS_TOG_OK       0x40      // ReadOnly: indicate current USB transfer toggle is OK
+#define bUIS_TOKEN1       0x20      // ReadOnly: current token PID code bit 1 received
+#define bUIS_TOKEN0       0x10      // ReadOnly: current token PID code bit 0 received
+#define MASK_UIS_TOKEN    0x30      // ReadOnly: bit mask of current token PID code received
+#define UIS_TOKEN_OUT     0x00
+#define UIS_TOKEN_SOF     0x10
+#define UIS_TOKEN_IN      0x20
+#define UIS_TOKEN_SETUP   0x30
+// bUIS_TOKEN1 & bUIS_TOKEN0: current token PID code received
+//   00: OUT token PID received
+//   01: SOF token PID received
+//   10: IN token PID received
+//   11: SETUP token PID received
+#define MASK_UIS_ENDP     0x0F      // ReadOnly: bit mask of current transfer endpoint number
+sfr USB_MIS_ST      = 0xDA;         // ReadOnly: USB miscellaneous status
+#define bUMS_SIE_FREE     0x20      // ReadOnly: indicate USB SIE free status
+#define bUMS_R_FIFO_RDY   0x10      // ReadOnly: indicate USB receiving FIFO ready status (not empty)
+#define bUMS_BUS_RESET    0x08      // ReadOnly: indicate USB bus reset status
+#define bUMS_SUSPEND      0x04      // ReadOnly: indicate USB suspend status
+sfr USB_RX_LEN      = 0xDB;         // ReadOnly: USB receiving length
+sfr UEP0_CTRL       = 0xDC;         // endpoint 0 control
+sfr UEP0_T_LEN      = 0xDD;         // endpoint 0 transmittal length
+sfr UEP4_CTRL       = 0xDE;         // endpoint 4 control
+sfr UEP4_T_LEN      = 0xDF;         // endpoint 4 transmittal length
+sfr USB_INT_EN      = 0xE1;         // USB interrupt enable
+#define bUIE_DEV_SOF      0x80      // enable interrupt for SOF received
+#define bUIE_DEV_NAK      0x40      // enable interrupt for NAK responded
+#define bUIE_FIFO_OV      0x10      // enable interrupt for FIFO overflow
+#define bUIE_SUSPEND      0x04      // enable interrupt for USB suspend or resume event
+#define bUIE_TRANSFER     0x02      // enable interrupt for USB transfer completion
+#define bUIE_BUS_RST      0x01      // enable interrupt for USB bus reset event
+sfr USB_CTRL        = 0xE2;         // USB base control
+#define bUC_LOW_SPEED     0x40      // enable USB low speed: 0=full speed, 1=low speed
+#define bUC_DEV_PU_EN     0x20      // USB device enable and internal pullup resistance enable
+#define bUC_SYS_CTRL1     0x20      // USB system control high bit
+#define bUC_SYS_CTRL0     0x10      // USB system control low bit
+#define MASK_UC_SYS_CTRL  0x30      // bit mask of USB system control
+// bUC_SYS_CTRL1 & bUC_SYS_CTRL0: USB system control
+//   00: disable USB device and disable internal pullup resistance
+//   01: enable USB device and disable internal pullup resistance, need external pullup resistance
+//   1x: enable USB device and enable internal pullup resistance
+#define bUC_INT_BUSY      0x08      // enable automatic responding busy during interrupt flag UIF_TRANSFER valid
+#define bUC_RESET_SIE     0x04      // force reset USB SIE, need software clear
+#define bUC_CLR_ALL       0x02      // force clear FIFO and count of USB
+#define bUC_DMA_EN        0x01      // DMA enable and DMA interrupt enable for USB
+sfr USB_DEV_AD      = 0xE3;         // USB device address, lower 7 bits for USB device address
+#define bUDA_GP_BIT       0x80      // general purpose bit
+#define MASK_USB_ADDR     0x7F      // bit mask for USB device address
+sfr16 UEP2_DMA      = 0xE4;         // endpoint 2 buffer start address, little-endian
+sfr UEP2_DMA_L      = 0xE4;         // endpoint 2 buffer start address low byte
+sfr UEP2_DMA_H      = 0xE5;         // endpoint 2 buffer start address high byte
+sfr16 UEP3_DMA      = 0xE6;         // endpoint 3 buffer start address, little-endian
+sfr UEP3_DMA_L      = 0xE6;         // endpoint 3 buffer start address low byte
+sfr UEP3_DMA_H      = 0xE7;         // endpoint 3 buffer start address high byte
+sfr UEP4_1_MOD      = 0xEA;         // endpoint 4/1 mode
+#define bUEP1_RX_EN       0x80      // enable USB endpoint 1 receiving (OUT)
+#define bUEP1_TX_EN       0x40      // enable USB endpoint 1 transmittal (IN)
+#define bUEP1_BUF_MOD     0x10      // buffer mode of USB endpoint 1
+// bUEPn_RX_EN & bUEPn_TX_EN & bUEPn_BUF_MOD: USB endpoint 1/2/3 buffer mode, buffer start address is UEPn_DMA
+//   0 0 x:  disable endpoint and disable buffer
+//   1 0 0:  64 bytes buffer for receiving (OUT endpoint)
+//   1 0 1:  dual 64 bytes buffer by toggle bit bUEP_R_TOG selection for receiving (OUT endpoint), total=128bytes
+//   0 1 0:  64 bytes buffer for transmittal (IN endpoint)
+//   0 1 1:  dual 64 bytes buffer by toggle bit bUEP_T_TOG selection for transmittal (IN endpoint), total=128bytes
+//   1 1 0:  64 bytes buffer for receiving (OUT endpoint) + 64 bytes buffer for transmittal (IN endpoint), total=128bytes
+//   1 1 1:  dual 64 bytes buffer by bUEP_R_TOG selection for receiving (OUT endpoint) + dual 64 bytes buffer by bUEP_T_TOG selection for transmittal (IN endpoint), total=256bytes
+#define bUEP4_RX_EN       0x08      // enable USB endpoint 4 receiving (OUT)
+#define bUEP4_TX_EN       0x04      // enable USB endpoint 4 transmittal (IN)
+// bUEP4_RX_EN & bUEP4_TX_EN: USB endpoint 4 buffer mode, buffer start address is UEP0_DMA
+//   0 0:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint)
+//   1 0:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint) + 64 bytes buffer for endpoint 4 receiving (OUT endpoint), total=128bytes
+//   0 1:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint) + 64 bytes buffer for endpoint 4 transmittal (IN endpoint), total=128bytes
+//   1 1:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint)
+//           + 64 bytes buffer for endpoint 4 receiving (OUT endpoint) + 64 bytes buffer for endpoint 4 transmittal (IN endpoint), total=192bytes
+sfr UEP2_3_MOD      = 0xEB;         // endpoint 2/3 mode
+#define bUEP3_RX_EN       0x80      // enable USB endpoint 3 receiving (OUT)
+#define bUEP3_TX_EN       0x40      // enable USB endpoint 3 transmittal (IN)
+#define bUEP3_BUF_MOD     0x10      // buffer mode of USB endpoint 3
+#define bUEP2_RX_EN       0x08      // enable USB endpoint 2 receiving (OUT)
+#define bUEP2_TX_EN       0x04      // enable USB endpoint 2 transmittal (IN)
+#define bUEP2_BUF_MOD     0x01      // buffer mode of USB endpoint 2
+sfr16 UEP0_DMA      = 0xEC;         // endpoint 0 buffer start address, little-endian
+sfr UEP0_DMA_L      = 0xEC;         // endpoint 0 buffer start address low byte
+sfr UEP0_DMA_H      = 0xED;         // endpoint 0 buffer start address high byte
+sfr16 UEP1_DMA      = 0xEE;         // endpoint 1 buffer start address, little-endian
+sfr UEP1_DMA_L      = 0xEE;         // endpoint 1 buffer start address low byte
+sfr UEP1_DMA_H      = 0xEF;         // endpoint 1 buffer start address high byte
+
+/*----- XDATA: xRAM ------------------------------------------*/
+
+#define XDATA_RAM_SIZE    0x0400    // size of expanded xRAM, xdata SRAM embedded chip
+
+/*----- Reference Information --------------------------------------------*/
+#define ID_CH552          0x52      // chip ID
+#define ID_CH551          0x51      // chip ID
+
+/* Interrupt routine address and interrupt number */
+#define INT_ADDR_INT0     0x0003    // interrupt vector address for INT0
+#define INT_ADDR_TMR0     0x000B    // interrupt vector address for timer0
+#define INT_ADDR_INT1     0x0013    // interrupt vector address for INT1
+#define INT_ADDR_TMR1     0x001B    // interrupt vector address for timer1
+#define INT_ADDR_UART0    0x0023    // interrupt vector address for UART0
+#define INT_ADDR_TMR2     0x002B    // interrupt vector address for timer2
+#define INT_ADDR_SPI0     0x0033    // interrupt vector address for SPI0
+#define INT_ADDR_TKEY     0x003B    // interrupt vector address for touch-key timer
+#define INT_ADDR_USB      0x0043    // interrupt vector address for USB
+#define INT_ADDR_ADC      0x004B    // interrupt vector address for ADC
+#define INT_ADDR_UART1    0x0053    // interrupt vector address for UART1
+#define INT_ADDR_PWMX     0x005B    // interrupt vector address for PWM1/2
+#define INT_ADDR_GPIO     0x0063    // interrupt vector address for GPIO
+#define INT_ADDR_WDOG     0x006B    // interrupt vector address for watch-dog timer
+#define INT_NO_INT0       0         // interrupt number for INT0
+#define INT_NO_TMR0       1         // interrupt number for timer0
+#define INT_NO_INT1       2         // interrupt number for INT1
+#define INT_NO_TMR1       3         // interrupt number for timer1
+#define INT_NO_UART0      4         // interrupt number for UART0
+#define INT_NO_TMR2       5         // interrupt number for timer2
+#define INT_NO_SPI0       6         // interrupt number for SPI0
+#define INT_NO_TKEY       7         // interrupt number for touch-key timer
+#define INT_NO_USB        8         // interrupt number for USB
+#define INT_NO_ADC        9         // interrupt number for ADC
+#define INT_NO_UART1      10        // interrupt number for UART1
+#define INT_NO_PWMX       11        // interrupt number for PWM1/2
+#define INT_NO_GPIO       12        // interrupt number for GPIO
+#define INT_NO_WDOG       13        // interrupt number for watch-dog timer
+
+/* Special Program Space */
+#define DATA_FLASH_ADDR   0xC000    // start address of Data-Flash
+#define BOOT_LOAD_ADDR    0x3800    // start address of boot loader program
+#define ROM_CFG_ADDR      0x3FF8    // chip configuration information address
+#define ROM_CHIP_ID_HX    0x3FFA    // chip ID number highest byte (only low byte valid)
+#define ROM_CHIP_ID_LO    0x3FFC    // chip ID number low word
+#define ROM_CHIP_ID_HI    0x3FFE    // chip ID number high word
+
+/*
+New Instruction:   MOVX @DPTR1,A
+Instruction Code:  0xA5
+Instruction Cycle: 1
+Instruction Operation:
+   step-1. write ACC @DPTR1 into xdata SRAM embedded chip
+   step-2. increase DPTR1
+ASM example:
+       INC  XBUS_AUX
+       MOV  DPTR,#TARGET_ADDR ;DPTR1
+       DEC  XBUS_AUX
+       MOV  DPTR,#SOURCE_ADDR ;DPTR0
+       MOV  R7,#xxH
+ LOOP: MOVX A,@DPTR ;DPTR0
+       INC  DPTR    ;DPTR0, if need
+       DB   0A5H    ;MOVX @DPTR1,A & INC DPTR1
+       DJNZ R7,LOOP
+*/
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif  // __CH552_H__
+
+#ifndef __USB_DEF__
+#define __USB_DEF__
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*----- USB constant and structure define --------------------------------*/
+
+/* USB PID */
+#ifndef USB_PID_SETUP
+#define USB_PID_NULL            0x00    /* reserved PID */
+#define USB_PID_SOF             0x05
+#define USB_PID_SETUP           0x0D
+#define USB_PID_IN              0x09
+#define USB_PID_OUT             0x01
+#define USB_PID_ACK             0x02
+#define USB_PID_NAK             0x0A
+#define USB_PID_STALL           0x0E
+#define USB_PID_DATA0           0x03
+#define USB_PID_DATA1           0x0B
+#define USB_PID_PRE             0x0C
+#endif
+
+/* USB standard device request code */
+#ifndef USB_GET_DESCRIPTOR
+#define USB_GET_STATUS          0x00
+#define USB_CLEAR_FEATURE       0x01
+#define USB_SET_FEATURE         0x03
+#define USB_SET_ADDRESS         0x05
+#define USB_GET_DESCRIPTOR      0x06
+#define USB_SET_DESCRIPTOR      0x07
+#define USB_GET_CONFIGURATION   0x08
+#define USB_SET_CONFIGURATION   0x09
+#define USB_GET_INTERFACE       0x0A
+#define USB_SET_INTERFACE       0x0B
+#define USB_SYNCH_FRAME         0x0C
+#endif
+
+/* USB hub class request code */
+#ifndef HUB_GET_DESCRIPTOR
+#define HUB_GET_STATUS          0x00
+#define HUB_CLEAR_FEATURE       0x01
+#define HUB_GET_STATE           0x02
+#define HUB_SET_FEATURE         0x03
+#define HUB_GET_DESCRIPTOR      0x06
+#define HUB_SET_DESCRIPTOR      0x07
+#endif
+
+/* USB HID class request code */
+#ifndef HID_GET_REPORT
+#define HID_GET_REPORT          0x01
+#define HID_GET_IDLE            0x02
+#define HID_GET_PROTOCOL        0x03
+#define HID_SET_REPORT          0x09
+#define HID_SET_IDLE            0x0A
+#define HID_SET_PROTOCOL        0x0B
+#endif
+
+/* Bit define for USB request type */
+#ifndef USB_REQ_TYP_MASK
+#define USB_REQ_TYP_IN          0x80            /* control IN, device to host */
+#define USB_REQ_TYP_OUT         0x00            /* control OUT, host to device */
+#define USB_REQ_TYP_READ        0x80            /* control read, device to host */
+#define USB_REQ_TYP_WRITE       0x00            /* control write, host to device */
+#define USB_REQ_TYP_MASK        0x60            /* bit mask of request type */
+#define USB_REQ_TYP_STANDARD    0x00
+#define USB_REQ_TYP_CLASS       0x20
+#define USB_REQ_TYP_VENDOR      0x40
+#define USB_REQ_TYP_RESERVED    0x60
+#define USB_REQ_RECIP_MASK      0x1F            /* bit mask of request recipient */
+#define USB_REQ_RECIP_DEVICE    0x00
+#define USB_REQ_RECIP_INTERF    0x01
+#define USB_REQ_RECIP_ENDP      0x02
+#define USB_REQ_RECIP_OTHER     0x03
+#endif
+
+/* USB request type for hub class request */
+#ifndef HUB_GET_HUB_DESCRIPTOR
+#define HUB_CLEAR_HUB_FEATURE   0x20
+#define HUB_CLEAR_PORT_FEATURE  0x23
+#define HUB_GET_BUS_STATE       0xA3
+#define HUB_GET_HUB_DESCRIPTOR  0xA0
+#define HUB_GET_HUB_STATUS      0xA0
+#define HUB_GET_PORT_STATUS     0xA3
+#define HUB_SET_HUB_DESCRIPTOR  0x20
+#define HUB_SET_HUB_FEATURE     0x20
+#define HUB_SET_PORT_FEATURE    0x23
+#endif
+
+/* Hub class feature selectors */
+#ifndef HUB_PORT_RESET
+#define HUB_C_HUB_LOCAL_POWER   0
+#define HUB_C_HUB_OVER_CURRENT  1
+#define HUB_PORT_CONNECTION     0
+#define HUB_PORT_ENABLE         1
+#define HUB_PORT_SUSPEND        2
+#define HUB_PORT_OVER_CURRENT   3
+#define HUB_PORT_RESET          4
+#define HUB_PORT_POWER          8
+#define HUB_PORT_LOW_SPEED      9
+#define HUB_C_PORT_CONNECTION   16
+#define HUB_C_PORT_ENABLE       17
+#define HUB_C_PORT_SUSPEND      18
+#define HUB_C_PORT_OVER_CURRENT 19
+#define HUB_C_PORT_RESET        20
+#endif
+
+/* USB descriptor type */
+#ifndef USB_DESCR_TYP_DEVICE
+#define USB_DESCR_TYP_DEVICE    0x01
+#define USB_DESCR_TYP_CONFIG    0x02
+#define USB_DESCR_TYP_STRING    0x03
+#define USB_DESCR_TYP_INTERF    0x04
+#define USB_DESCR_TYP_ENDP      0x05
+#define USB_DESCR_TYP_QUALIF    0x06
+#define USB_DESCR_TYP_SPEED     0x07
+#define USB_DESCR_TYP_OTG       0x09
+#define USB_DESCR_TYP_HID       0x21
+#define USB_DESCR_TYP_REPORT    0x22
+#define USB_DESCR_TYP_PHYSIC    0x23
+#define USB_DESCR_TYP_CS_INTF   0x24
+#define USB_DESCR_TYP_CS_ENDP   0x25
+#define USB_DESCR_TYP_HUB       0x29
+#endif
+
+/* USB device class */
+#ifndef USB_DEV_CLASS_HUB
+#define USB_DEV_CLASS_RESERVED  0x00
+#define USB_DEV_CLASS_AUDIO     0x01
+#define USB_DEV_CLASS_COMMUNIC  0x02
+#define USB_DEV_CLASS_HID       0x03
+#define USB_DEV_CLASS_MONITOR   0x04
+#define USB_DEV_CLASS_PHYSIC_IF 0x05
+#define USB_DEV_CLASS_POWER     0x06
+#define USB_DEV_CLASS_PRINTER   0x07
+#define USB_DEV_CLASS_STORAGE   0x08
+#define USB_DEV_CLASS_HUB       0x09
+#define USB_DEV_CLASS_VEN_SPEC  0xFF
+#endif
+
+/* USB endpoint type and attributes */
+#ifndef USB_ENDP_TYPE_MASK
+#define USB_ENDP_DIR_MASK       0x80
+#define USB_ENDP_ADDR_MASK      0x0F
+#define USB_ENDP_TYPE_MASK      0x03
+#define USB_ENDP_TYPE_CTRL      0x00
+#define USB_ENDP_TYPE_ISOCH     0x01
+#define USB_ENDP_TYPE_BULK      0x02
+#define USB_ENDP_TYPE_INTER     0x03
+#endif
+
+#ifndef USB_DEVICE_ADDR
+#define	USB_DEVICE_ADDR			0x02	/* ĬÈϵÄUSBÉ豸µØÖ· */
+#endif
+#ifndef DEFAULT_ENDP0_SIZE
+#define DEFAULT_ENDP0_SIZE      8       /* default maximum packet size for endpoint 0 */
+#endif
+#ifndef MAX_PACKET_SIZE
+#define MAX_PACKET_SIZE         64      /* maximum packet size */
+#endif
+#ifndef USB_BO_CBW_SIZE
+#define USB_BO_CBW_SIZE			0x1F	/* ÃüÁî¿éCBWµÄ×ܳ¤¶È */
+#define USB_BO_CSW_SIZE			0x0D	/* ÃüÁî״̬¿éCSWµÄ×ܳ¤¶È */
+#endif
+#ifndef USB_BO_CBW_SIG0
+#define USB_BO_CBW_SIG0         0x55    /* ÃüÁî¿éCBWʶ±ð±êÖ¾'USBC' */
+#define USB_BO_CBW_SIG1         0x53
+#define USB_BO_CBW_SIG2         0x42
+#define USB_BO_CBW_SIG3         0x43
+#define USB_BO_CSW_SIG0         0x55    /* ÃüÁî״̬¿éCSWʶ±ð±êÖ¾'USBS' */
+#define USB_BO_CSW_SIG1         0x53
+#define USB_BO_CSW_SIG2         0x42
+#define USB_BO_CSW_SIG3         0x53
+#endif
+
+typedef struct _USB_SETUP_REQ {
+    UINT8 bRequestType;
+    UINT8 bRequest;
+    UINT8 wValueL;
+    UINT8 wValueH;
+    UINT8 wIndexL;
+    UINT8 wIndexH;
+    UINT8 wLengthL;
+    UINT8 wLengthH;
+} USB_SETUP_REQ, *PUSB_SETUP_REQ;
+
+typedef USB_SETUP_REQ xdata *PXUSB_SETUP_REQ;
+
+typedef struct _USB_DEVICE_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bcdUSBL;
+    UINT8 bcdUSBH;
+    UINT8 bDeviceClass;
+    UINT8 bDeviceSubClass;
+    UINT8 bDeviceProtocol;
+    UINT8 bMaxPacketSize0;
+    UINT8 idVendorL;
+    UINT8 idVendorH;
+    UINT8 idProductL;
+    UINT8 idProductH;
+    UINT8 bcdDeviceL;
+    UINT8 bcdDeviceH;
+    UINT8 iManufacturer;
+    UINT8 iProduct;
+    UINT8 iSerialNumber;
+    UINT8 bNumConfigurations;
+} USB_DEV_DESCR, *PUSB_DEV_DESCR;
+
+typedef USB_DEV_DESCR xdata *PXUSB_DEV_DESCR;
+
+typedef struct _USB_CONFIG_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 wTotalLengthL;
+    UINT8 wTotalLengthH;
+    UINT8 bNumInterfaces;
+    UINT8 bConfigurationValue;
+    UINT8 iConfiguration;
+    UINT8 bmAttributes;
+    UINT8 MaxPower;
+} USB_CFG_DESCR, *PUSB_CFG_DESCR;
+
+typedef USB_CFG_DESCR xdata *PXUSB_CFG_DESCR;
+
+typedef struct _USB_INTERF_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bInterfaceNumber;
+    UINT8 bAlternateSetting;
+    UINT8 bNumEndpoints;
+    UINT8 bInterfaceClass;
+    UINT8 bInterfaceSubClass;
+    UINT8 bInterfaceProtocol;
+    UINT8 iInterface;
+} USB_ITF_DESCR, *PUSB_ITF_DESCR;
+
+typedef USB_ITF_DESCR xdata *PXUSB_ITF_DESCR;
+
+typedef struct _USB_ENDPOINT_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bEndpointAddress;
+    UINT8 bmAttributes;
+    UINT8 wMaxPacketSizeL;
+    UINT8 wMaxPacketSizeH;
+    UINT8 bInterval;
+} USB_ENDP_DESCR, *PUSB_ENDP_DESCR;
+
+typedef USB_ENDP_DESCR xdata *PXUSB_ENDP_DESCR;
+
+typedef struct _USB_CONFIG_DESCR_LONG {
+    USB_CFG_DESCR   cfg_descr;
+    USB_ITF_DESCR   itf_descr;
+    USB_ENDP_DESCR  endp_descr[1];
+} USB_CFG_DESCR_LONG, *PUSB_CFG_DESCR_LONG;
+
+typedef USB_CFG_DESCR_LONG xdata *PXUSB_CFG_DESCR_LONG;
+
+typedef struct _USB_HUB_DESCR {
+    UINT8 bDescLength;
+    UINT8 bDescriptorType;
+    UINT8 bNbrPorts;
+    UINT8 wHubCharacteristicsL;
+    UINT8 wHubCharacteristicsH;
+    UINT8 bPwrOn2PwrGood;
+    UINT8 bHubContrCurrent;
+    UINT8 DeviceRemovable;
+    UINT8 PortPwrCtrlMask;
+} USB_HUB_DESCR, *PUSB_HUB_DESCR;
+
+typedef USB_HUB_DESCR xdata *PXUSB_HUB_DESCR;
+
+typedef struct _USB_HID_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bcdHIDL;
+    UINT8 bcdHIDH;
+    UINT8 bCountryCode;
+    UINT8 bNumDescriptors;
+    UINT8 bDescriptorTypeX;
+    UINT8 wDescriptorLengthL;
+    UINT8 wDescriptorLengthH;
+} USB_HID_DESCR, *PUSB_HID_DESCR;
+
+typedef USB_HID_DESCR xdata *PXUSB_HID_DESCR;
+
+typedef struct _UDISK_BOC_CBW {         /* command of BulkOnly USB-FlashDisk */
+    UINT8 mCBW_Sig0;
+    UINT8 mCBW_Sig1;
+    UINT8 mCBW_Sig2;
+    UINT8 mCBW_Sig3;
+    UINT8 mCBW_Tag0;
+    UINT8 mCBW_Tag1;
+    UINT8 mCBW_Tag2;
+    UINT8 mCBW_Tag3;
+    UINT8 mCBW_DataLen0;
+    UINT8 mCBW_DataLen1;
+    UINT8 mCBW_DataLen2;
+    UINT8 mCBW_DataLen3;                /* uppest byte of data length, always is 0 */
+    UINT8 mCBW_Flag;                    /* transfer direction and etc. */
+    UINT8 mCBW_LUN;
+    UINT8 mCBW_CB_Len;                  /* length of command block */
+    UINT8 mCBW_CB_Buf[16];              /* command block buffer */
+} UDISK_BOC_CBW, *PUDISK_BOC_CBW;
+
+typedef UDISK_BOC_CBW xdata *PXUDISK_BOC_CBW;
+
+typedef struct _UDISK_BOC_CSW {         /* status of BulkOnly USB-FlashDisk */
+    UINT8 mCSW_Sig0;
+    UINT8 mCSW_Sig1;
+    UINT8 mCSW_Sig2;
+    UINT8 mCSW_Sig3;
+    UINT8 mCSW_Tag0;
+    UINT8 mCSW_Tag1;
+    UINT8 mCSW_Tag2;
+    UINT8 mCSW_Tag3;
+    UINT8 mCSW_Residue0;                /* return: remainder bytes */
+    UINT8 mCSW_Residue1;
+    UINT8 mCSW_Residue2;
+    UINT8 mCSW_Residue3;                /* uppest byte of remainder length, always is 0 */
+    UINT8 mCSW_Status;                  /* return: result status */
+} UDISK_BOC_CSW, *PUDISK_BOC_CSW;
+
+typedef UDISK_BOC_CSW xdata *PXUDISK_BOC_CSW;
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif  // __USB_DEF__
diff --git a/USB-MCU/TK_usb_CH552/Public/CH552.INC b/USB-MCU/TK_usb_CH552/Public/CH552.INC
new file mode 100644
index 0000000..75a4414
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552/Public/CH552.INC
@@ -0,0 +1,1034 @@
+;/*--------------------------------------------------------------------------
+;CH552.INC
+;Header file for CH552 microcontrollers.
+;****************************************
+;**  Copyright  (C)  W.ch  1999-2016   **
+;**  Web:              http://wch.cn   **
+;****************************************
+;--------------------------------------------------------------------------*/
+
+$SAVE
+$NOLIST
+
+// 3 blocks: __BASE_TYPE__, __CH552_H__, __USB_DEF__
+
+#ifndef __BASE_TYPE__
+#define __BASE_TYPE__
+
+/*----- constant and type define -----------------------------------------*/
+
+#ifndef TRUE
+#define TRUE    1
+#define FALSE   0
+#endif
+#ifndef NULL
+#define NULL    0
+#endif
+
+#endif  // __BASE_TYPE__
+
+#ifndef __CH552_H__
+#define __CH552_H__
+
+/*----- SFR --------------------------------------------------------------*/
+/*  sbit are bit addressable, others are byte addressable */
+
+/*  System Registers  */
+sfr PSW             = 0xD0;         // program status word
+ sbit CY            = PSW^7;        // carry flag
+ sbit AC            = PSW^6;        // auxiliary carry flag
+ sbit F0            = PSW^5;        // bit addressable general purpose flag 0
+ sbit RS1           = PSW^4;        // register R0-R7 bank selection high bit
+ sbit RS0           = PSW^3;        // register R0-R7 bank selection low bit
+#define MASK_PSW_RS       0x18      // bit mask of register R0-R7 bank selection
+// RS1 & RS0: register R0-R7 bank selection
+//    00 - bank 0, R0-R7 @ address 0x00-0x07
+//    01 - bank 1, R0-R7 @ address 0x08-0x0F
+//    10 - bank 2, R0-R7 @ address 0x10-0x17
+//    11 - bank 3, R0-R7 @ address 0x18-0x1F
+ sbit OV            = PSW^2;        // overflow flag
+ sbit F1            = PSW^1;        // bit addressable general purpose flag 1
+ sbit P             = PSW^0;        // ReadOnly: parity flag
+sfr ACC             = 0xE0;         // accumulator
+sfr B               = 0xF0;         // general purpose register B
+sfr SP              = 0x81;         // stack pointer
+//sfr16 DPTR          = 0x82;         // DPTR pointer, little-endian
+sfr DPL             = 0x82;         // data pointer low
+sfr DPH             = 0x83;         // data pointer high
+sfr SAFE_MOD        = 0xA1;         // WriteOnly: writing safe mode
+//sfr CHIP_ID         = 0xA1;         // ReadOnly: reading chip ID
+#define CHIP_ID           SAFE_MOD
+sfr GLOBAL_CFG      = 0xB1;         // global config, Write@SafeMode
+#define bBOOT_LOAD        0x20      // ReadOnly: boot loader status for discriminating BootLoader or Application: set 1 by power on reset, clear 0 by software reset
+#define bSW_RESET         0x10      // software reset bit, auto clear by hardware
+#define bCODE_WE          0x08      // enable flash-ROM (include code & Data-Flash) being program or erasing: 0=writing protect, 1=enable program and erase
+#define bDATA_WE          0x04      // enable Data-Flash (flash-ROM data area) being program or erasing: 0=writing protect, 1=enable program and erase
+#define bLDO3V3_OFF       0x02      // disable 5V->3.3V LDO: 0=enable LDO for USB and internal oscillator under 5V power, 1=disable LDO, V33 pin input external 3.3V power
+#define bWDOG_EN          0x01      // enable watch-dog reset if watch-dog timer overflow: 0=as timer only, 1=enable reset if timer overflow
+
+/* Clock and Sleep and Power Registers */
+sfr PCON            = 0x87;         // power control and reset flag
+#define SMOD              0x80      // baud rate selection for UART0 mode 1/2/3: 0=slow(Fsys/128 @mode2, TF1/32 @mode1/3, no effect for TF2),
+                                    //   1=fast(Fsys/32 @mode2, TF1/16 @mode1/3, no effect for TF2)
+#define bRST_FLAG1        0x20      // ReadOnly: recent reset flag high bit
+#define bRST_FLAG0        0x10      // ReadOnly: recent reset flag low bit
+#define MASK_RST_FLAG     0x30      // ReadOnly: bit mask of recent reset flag
+#define RST_FLAG_SW       0x00
+#define RST_FLAG_POR      0x10
+#define RST_FLAG_WDOG     0x20
+#define RST_FLAG_PIN      0x30
+// bPC_RST_FLAG1 & bPC_RST_FLAG0: recent reset flag
+//    00 - software reset, by bSW_RESET=1 @(bBOOT_LOAD=0 or bWDOG_EN=1)
+//    01 - power on reset
+//    10 - watch-dog timer overflow reset
+//    11 - external input manual reset by RST pin
+#define GF1               0x08      // general purpose flag bit 1
+#define GF0               0x04      // general purpose flag bit 0
+#define PD                0x02      // power-down enable bit, auto clear by wake-up hardware
+sfr CLOCK_CFG       = 0xB9;         // system clock config: lower 3 bits for system clock Fsys, Write@SafeMode
+#define bOSC_EN_INT       0x80      // internal oscillator enable and original clock selection: 1=enable & select internal clock, 0=disable & select external clock
+#define bOSC_EN_XT        0x40      // external oscillator enable, need quartz crystal or ceramic resonator between XI and XO pins
+#define bWDOG_IF_TO       0x20      // ReadOnly: watch-dog timer overflow interrupt flag, cleared by reload watch-dog count or auto cleared when MCU enter interrupt routine
+#define bROM_CLK_FAST     0x10      // flash-ROM clock frequency selection: 0=normal(for Fosc>=16MHz), 1=fast(for Fosc<16MHz)
+#define bRST              0x08      // ReadOnly: pin RST input
+#define bT2EX_            0x08      // alternate pin for T2EX
+#define bCAP2_            0x08      // alternate pin for CAP2
+#define MASK_SYS_CK_SEL   0x07      // bit mask of system clock Fsys selection
+/*
+   Fxt = 24MHz(8MHz~25MHz for non-USB application), from external oscillator @XI&XO
+   Fosc = bOSC_EN_INT ? 24MHz : Fxt
+   Fpll = Fosc * 4 => 96MHz (32MHz~100MHz for non-USB application)
+   Fusb4x = Fpll / 2 => 48MHz (Fixed)
+              MASK_SYS_CK_SEL[2] [1] [0]
+   Fsys = Fpll/3   =  32MHz:  1   1   1
+   Fsys = Fpll/4   =  24MHz:  1   1   0
+   Fsys = Fpll/6   =  16MHz:  1   0   1
+   Fsys = Fpll/8   =  12MHz:  1   0   0
+   Fsys = Fpll/16  =   6MHz:  0   1   1
+   Fsys = Fpll/32  =   3MHz:  0   1   0
+   Fsys = Fpll/128 = 750KHz:  0   0   1
+   Fsys = Fpll/512 =187.5KHz: 0   0   0
+*/
+sfr WAKE_CTRL       = 0xA9;         // wake-up control, Write@SafeMode
+#define bWAK_BY_USB       0x80      // enable wake-up by USB event
+#define bWAK_RXD1_LO      0x40      // enable wake-up by RXD1 low level
+#define bWAK_P1_5_LO      0x20      // enable wake-up by pin P1.5 low level
+#define bWAK_P1_4_LO      0x10      // enable wake-up by pin P1.4 low level
+#define bWAK_P1_3_LO      0x08      // enable wake-up by pin P1.3 low level
+#define bWAK_RST_HI       0x04      // enable wake-up by pin RST high level
+#define bWAK_P3_2E_3L     0x02      // enable wake-up by pin P3.2 (INT0) edge or pin P3.3 (INT1) low level
+#define bWAK_RXD0_LO      0x01      // enable wake-up by RXD0 low level
+sfr RESET_KEEP      = 0xFE;         // value keeper during reset
+sfr WDOG_COUNT      = 0xFF;         // watch-dog count, count by clock frequency Fsys/65536
+
+/*  Interrupt Registers  */
+sfr IE              = 0xA8;         // interrupt enable
+ sbit EA            = IE^7;         // enable global interrupts: 0=disable, 1=enable if E_DIS=0
+ sbit E_DIS         = IE^6;         // disable global interrupts, intend to inhibit interrupt during some flash-ROM operation: 0=enable if EA=1, 1=disable
+ sbit ET2           = IE^5;         // enable timer2 interrupt
+ sbit ES            = IE^4;         // enable UART0 interrupt
+ sbit ET1           = IE^3;         // enable timer1 interrupt
+ sbit EX1           = IE^2;         // enable external interrupt INT1
+ sbit ET0           = IE^1;         // enable timer0 interrupt
+ sbit EX0           = IE^0;         // enable external interrupt INT0
+sfr IP              = 0xB8;         // interrupt priority and current priority
+ sbit PH_FLAG       = IP^7;         // ReadOnly: high level priority action flag
+ sbit PL_FLAG       = IP^6;         // ReadOnly: low level priority action flag
+// PH_FLAG & PL_FLAG: current interrupt priority
+//    00 - no interrupt now
+//    01 - low level priority interrupt action now
+//    10 - high level priority interrupt action now
+//    11 - unknown error
+ sbit PT2           = IP^5;         // timer2 interrupt priority level
+ sbit PS            = IP^4;         // UART0 interrupt priority level
+ sbit PT1           = IP^3;         // timer1 interrupt priority level
+ sbit PX1           = IP^2;         // external interrupt INT1 priority level
+ sbit PT0           = IP^1;         // timer0 interrupt priority level
+ sbit PX0           = IP^0;         // external interrupt INT0 priority level
+sfr IE_EX           = 0xE8;         // extend interrupt enable
+ sbit IE_WDOG       = IE_EX^7;      // enable watch-dog timer interrupt
+ sbit IE_GPIO       = IE_EX^6;      // enable GPIO input interrupt
+ sbit IE_PWMX       = IE_EX^5;      // enable PWM1/2 interrupt
+ sbit IE_UART1      = IE_EX^4;      // enable UART1 interrupt
+ sbit IE_ADC        = IE_EX^3;      // enable ADC interrupt
+ sbit IE_USB        = IE_EX^2;      // enable USB interrupt
+ sbit IE_TKEY       = IE_EX^1;      // enable touch-key timer interrupt
+ sbit IE_SPI0       = IE_EX^0;      // enable SPI0 interrupt
+sfr IP_EX           = 0xE9;         // extend interrupt priority
+#define bIP_LEVEL         0x80      // ReadOnly: current interrupt nested level: 0=no interrupt or two levels, 1=one level
+#define bIP_GPIO          0x40      // GPIO input interrupt priority level
+#define bIP_PWMX          0x20      // PWM1/2 interrupt priority level
+#define bIP_UART1         0x10      // UART1 interrupt priority level
+#define bIP_ADC           0x08      // ADC interrupt priority level
+#define bIP_USB           0x04      // USB interrupt priority level
+#define bIP_TKEY          0x02      // touch-key timer interrupt priority level
+#define bIP_SPI0          0x01      // SPI0 interrupt priority level
+sfr GPIO_IE         = 0xC7;         // GPIO interrupt enable
+#define bIE_IO_EDGE       0x80      // enable GPIO edge interrupt: 0=low/high level, 1=falling/rising edge
+#define bIE_RXD1_LO       0x40      // enable interrupt by RXD1 low level / falling edge
+#define bIE_P1_5_LO       0x20      // enable interrupt by pin P1.5 low level / falling edge
+#define bIE_P1_4_LO       0x10      // enable interrupt by pin P1.4 low level / falling edge
+#define bIE_P1_3_LO       0x08      // enable interrupt by pin P1.3 low level / falling edge
+#define bIE_RST_HI        0x04      // enable interrupt by pin RST high level / rising edge
+#define bIE_P3_1_LO       0x02      // enable interrupt by pin P3.1 low level / falling edge
+#define bIE_RXD0_LO       0x01      // enable interrupt by RXD0 low level / falling edge
+
+/*  FlashROM and Data-Flash Registers  */
+sfr16 ROM_ADDR      = 0x84;         // address for flash-ROM, little-endian
+sfr ROM_ADDR_L      = 0x84;         // address low byte for flash-ROM
+sfr ROM_ADDR_H      = 0x85;         // address high byte for flash-ROM
+sfr16 ROM_DATA      = 0x8E;         // data for flash-ROM writing, little-endian
+sfr ROM_DATA_L      = 0x8E;         // data low byte for flash-ROM writing, data byte for Data-Flash reading/writing
+sfr ROM_DATA_H      = 0x8F;         // data high byte for flash-ROM writing
+sfr ROM_CTRL        = 0x86;         // WriteOnly: flash-ROM control
+#define ROM_CMD_WRITE     0x9A      // WriteOnly: flash-ROM word or Data-Flash byte write operation command
+#define ROM_CMD_READ      0x8E      // WriteOnly: Data-Flash byte read operation command
+//sfr ROM_STATUS      = 0x86;         // ReadOnly: flash-ROM status
+#define ROM_STATUS        ROM_CTRL
+#define bROM_ADDR_OK      0x40      // ReadOnly: flash-ROM writing operation address valid flag, can be reviewed before or after operation: 0=invalid parameter, 1=address valid
+#define bROM_CMD_ERR      0x02      // ReadOnly: flash-ROM operation command error flag: 0=command accepted, 1=unknown command
+
+/*  Port Registers  */
+sfr P1              = 0x90;         // port 1 input & output
+ sbit SCK           = P1^7;         // serial clock for SPI0
+ sbit TXD1          = P1^7;         // TXD output for UART1
+ sbit TIN5          = P1^7;         // TIN5 for Touch-Key
+ sbit MISO          = P1^6;         // master serial data input or slave serial data output for SPI0
+ sbit RXD1          = P1^6;         // RXD input for UART1
+ sbit TIN4          = P1^6;         // TIN4 for Touch-Key
+ sbit MOSI          = P1^5;         // master serial data output or slave serial data input for SPI0
+ sbit PWM1          = P1^5;         // PWM output for PWM1
+ sbit TIN3          = P1^5;         // TIN3 for Touch-Key
+ sbit UCC2          = P1^5;         // CC2 for USB type-C
+ sbit AIN2          = P1^5;         // AIN2 for ADC
+ sbit T2_           = P1^4;         // alternate pin for T2
+ sbit CAP1_         = P1^4;         // alternate pin for CAP1
+ sbit SCS           = P1^4;         // slave chip-selection input for SPI0
+ sbit TIN2          = P1^4;         // TIN2 for Touch-Key
+ sbit UCC1          = P1^4;         // CC1 for USB type-C
+ sbit AIN1          = P1^4;         // AIN1 for ADC
+ sbit TXD_          = P1^3;         // alternate pin for TXD of UART0
+ sbit RXD_          = P1^2;         // alternate pin for RXD of UART0
+ sbit T2EX          = P1^1;         // external trigger input for timer2 reload & capture
+ sbit CAP2          = P1^1;         // capture2 input for timer2
+ sbit TIN1          = P1^1;         // TIN1 for Touch-Key
+ sbit VBUS2         = P1^1;         // VBUS2 for USB type-C
+ sbit AIN0          = P1^1;         // AIN0 for ADC
+ sbit T2            = P1^0;         // external count input
+ sbit CAP1          = P1^0;         // capture1 input for timer2
+ sbit TIN0          = P1^0;         // TIN0 for Touch-Key
+sfr P1_MOD_OC       = 0x92;         // port 1 output mode: 0=push-pull, 1=open-drain
+sfr P1_DIR_PU       = 0x93;         // port 1 direction for push-pull or pullup enable for open-drain
+// Pn_MOD_OC & Pn_DIR_PU: pin input & output configuration for Pn (n=1/3)
+//   0 0:  float input only, without pullup resistance
+//   0 1:  push-pull output, strong driving high level and low level
+//   1 0:  open-drain output and input without pullup resistance
+//   1 1:  quasi-bidirectional (standard 8051 mode), open-drain output and input with pullup resistance, just driving high level strongly for 2 clocks if turning output level from low to high
+#define bSCK              0x80      // serial clock for SPI0
+#define bTXD1             0x80      // TXD output for UART1
+#define bMISO             0x40      // master serial data input or slave serial data output for SPI0
+#define bRXD1             0x40      // RXD input for UART1
+#define bMOSI             0x20      // master serial data output or slave serial data input for SPI0
+#define bPWM1             0x20      // PWM output for PWM1
+#define bUCC2             0x20      // CC2 for USB type-C
+#define bAIN2             0x20      // AIN2 for ADC
+#define bT2_              0x10      // alternate pin for T2
+#define bCAP1_            0x10      // alternate pin for CAP1
+#define bSCS              0x10      // slave chip-selection input for SPI0
+#define bUCC1             0x10      // CC1 for USB type-C
+#define bAIN1             0x10      // AIN1 for ADC
+#define bTXD_             0x08      // alternate pin for TXD of UART0
+#define bRXD_             0x04      // alternate pin for RXD of UART0
+#define bT2EX             0x02      // external trigger input for timer2 reload & capture
+#define bCAP2             bT2EX     // capture2 input for timer2
+#define bVBUS2            0x02      // VBUS2 for USB type-C
+#define bAIN0             0x02      // AIN0 for ADC
+#define bT2               0x01      // external count input or clock output for timer2
+#define bCAP1             bT2       // capture1 input for timer2
+sfr P2              = 0xA0;         // port 2
+sfr P3              = 0xB0;         // port 3 input & output
+ sbit UDM           = P3^7;         // ReadOnly: pin UDM input
+ sbit UDP           = P3^6;         // ReadOnly: pin UDP input
+ sbit T1            = P3^5;         // external count input for timer1
+ sbit PWM2          = P3^4;         // PWM output for PWM2
+ sbit RXD1_         = P3^4;         // alternate pin for RXD1
+ sbit T0            = P3^4;         // external count input for timer0
+ sbit INT1          = P3^3;         // external interrupt 1 input
+ sbit TXD1_         = P3^2;         // alternate pin for TXD1
+ sbit INT0          = P3^2;         // external interrupt 0 input
+ sbit VBUS1         = P3^2;         // VBUS1 for USB type-C
+ sbit AIN3          = P3^2;         // AIN3 for ADC
+ sbit PWM2_         = P3^1;         // alternate pin for PWM2
+ sbit TXD           = P3^1;         // TXD output for UART0
+ sbit PWM1_         = P3^0;         // alternate pin for PWM1
+ sbit RXD           = P3^0;         // RXD input for UART0
+sfr P3_MOD_OC       = 0x96;         // port 3 output mode: 0=push-pull, 1=open-drain
+sfr P3_DIR_PU       = 0x97;         // port 3 direction for push-pull or pullup enable for open-drain
+#define bUDM              0x80      // ReadOnly: pin UDM input
+#define bUDP              0x40      // ReadOnly: pin UDP input
+#define bT1               0x20      // external count input for timer1
+#define bPWM2             0x10      // PWM output for PWM2
+#define bRXD1_            0x10      // alternate pin for RXD1
+#define bT0               0x10      // external count input for timer0
+#define bINT1             0x08      // external interrupt 1 input
+#define bTXD1_            0x04      // alternate pin for TXD1
+#define bINT0             0x04      // external interrupt 0 input
+#define bVBUS1            0x04      // VBUS1 for USB type-C
+#define bAIN3             0x04      // AIN3 for ADC
+#define bPWM2_            0x02      // alternate pin for PWM2
+#define bTXD              0x02      // TXD output for UART0
+#define bPWM1_            0x01      // alternate pin for PWM1
+#define bRXD              0x01      // RXD input for UART0
+sfr PIN_FUNC        = 0xC6;         // pin function selection
+#define bUSB_IO_EN        0x80      // USB UDP/UDM I/O pin enable: 0=P3.6/P3.7 as GPIO, 1=P3.6/P3.7 as USB
+#define bIO_INT_ACT       0x40      // ReadOnly: GPIO interrupt request action status
+#define bUART1_PIN_X      0x20      // UART1 alternate pin enable: 0=RXD1/TXD1 on P1.6/P1.7, 1=RXD1/TXD1 on P3.4/P3.2
+#define bUART0_PIN_X      0x10      // UART0 alternate pin enable: 0=RXD0/TXD0 on P3.0/P3.1, 1=RXD0/TXD0 on P1.2/P1.3
+#define bPWM2_PIN_X       0x08      // PWM2 alternate pin enable: 0=PWM2 on P3.4, 1=PWM2 on P3.1
+#define bPWM1_PIN_X       0x04      // PWM1 alternate pin enable: 0=PWM1 on P1.5, 1=PWM1 on P3.0
+#define bT2EX_PIN_X       0x02      // T2EX/CAP2 alternate pin enable: 0=T2EX/CAP2 on P1.1, 1=T2EX/CAP2 on RST
+#define bT2_PIN_X         0x01      // T2/CAP1 alternate pin enable: 0=T2/CAP1 on P1.1, 1=T2/CAP1 on P1.4
+sfr XBUS_AUX        = 0xA2;         // xBUS auxiliary setting
+#define bUART0_TX         0x80      // ReadOnly: indicate UART0 transmittal status
+#define bUART0_RX         0x40      // ReadOnly: indicate UART0 receiving status
+#define bSAFE_MOD_ACT     0x20      // ReadOnly: safe mode action status
+#define GF2               0x08      // general purpose flag bit 2
+#define bDPTR_AUTO_INC    0x04      // enable DPTR auto increase if finished MOVX_@DPTR instruction
+#define DPS               0x01      // dual DPTR selection: 0=DPTR0 selected, 1=DPTR1 selected
+
+/*  Timer0/1 Registers  */
+sfr TCON            = 0x88;         // timer 0/1 control and external interrupt control
+ sbit TF1           = TCON^7;       // timer1 overflow & interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit TR1           = TCON^6;       // timer1 run enable
+ sbit TF0           = TCON^5;       // timer0 overflow & interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit TR0           = TCON^4;       // timer0 run enable
+ sbit IE1           = TCON^3;       // INT1 interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit IT1           = TCON^2;       // INT1 interrupt type: 0=low level action, 1=falling edge action
+ sbit IE0           = TCON^1;       // INT0 interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit IT0           = TCON^0;       // INT0 interrupt type: 0=low level action, 1=falling edge action
+sfr TMOD            = 0x89;         // timer 0/1 mode
+#define bT1_GATE          0x80      // gate control of timer1: 0=timer1 run enable while TR1=1, 1=timer1 run enable while P3.3 (INT1) pin is high and TR1=1
+#define bT1_CT            0x40      // counter or timer mode selection for timer1: 0=timer, use internal clock, 1=counter, use P3.5 (T1) pin falling edge as clock
+#define bT1_M1            0x20      // timer1 mode high bit
+#define bT1_M0            0x10      // timer1 mode low bit
+#define MASK_T1_MOD       0x30      // bit mask of timer1 mode
+// bT1_M1 & bT1_M0: timer1 mode
+//   00: mode 0, 13-bit timer or counter by cascaded TH1 and lower 5 bits of TL1, the upper 3 bits of TL1 are ignored
+//   01: mode 1, 16-bit timer or counter by cascaded TH1 and TL1
+//   10: mode 2, TL1 operates as 8-bit timer or counter, and TH1 provide initial value for TL1 auto-reload
+//   11: mode 3, stop timer1
+#define bT0_GATE          0x08      // gate control of timer0: 0=timer0 run enable while TR0=1, 1=timer0 run enable while P3.2 (INT0) pin is high and TR0=1
+#define bT0_CT            0x04      // counter or timer mode selection for timer0: 0=timer, use internal clock, 1=counter, use P3.4 (T0) pin falling edge as clock
+#define bT0_M1            0x02      // timer0 mode high bit
+#define bT0_M0            0x01      // timer0 mode low bit
+#define MASK_T0_MOD       0x03      // bit mask of timer0 mode
+// bT0_M1 & bT0_M0: timer0 mode
+//   00: mode 0, 13-bit timer or counter by cascaded TH0 and lower 5 bits of TL0, the upper 3 bits of TL0 are ignored
+//   01: mode 1, 16-bit timer or counter by cascaded TH0 and TL0
+//   10: mode 2, TL0 operates as 8-bit timer or counter, and TH0 provide initial value for TL0 auto-reload
+//   11: mode 3, TL0 is 8-bit timer or counter controlled by standard timer0 bits, TH0 is 8-bit timer using TF1 and controlled by TR1, timer1 run enable if it is not mode 3
+sfr TL0             = 0x8A;         // low byte of timer 0 count
+sfr TL1             = 0x8B;         // low byte of timer 1 count
+sfr TH0             = 0x8C;         // high byte of timer 0 count
+sfr TH1             = 0x8D;         // high byte of timer 1 count
+
+/*  UART0 Registers  */
+sfr SCON            = 0x98;         // UART0 control (serial port control)
+ sbit SM0           = SCON^7;       // UART0 mode bit0, selection data bit: 0=8 bits data, 1=9 bits data
+ sbit SM1           = SCON^6;       // UART0 mode bit1, selection baud rate: 0=fixed, 1=variable
+// SM0 & SM1: UART0 mode
+//    00 - mode 0, shift Register, baud rate fixed at: Fsys/12
+//    01 - mode 1, 8-bit UART,     baud rate = variable by timer1 or timer2 overflow rate
+//    10 - mode 2, 9-bit UART,     baud rate fixed at: Fsys/128@SMOD=0, Fsys/32@SMOD=1
+//    11 - mode 3, 9-bit UART,     baud rate = variable by timer1 or timer2 overflow rate
+ sbit SM2           = SCON^5;       // enable multi-device communication in mode 2/3
+#define MASK_UART0_MOD    0xE0      // bit mask of UART0 mode
+ sbit REN           = SCON^4;       // enable UART0 receiving
+ sbit TB8           = SCON^3;       // the 9th transmitted data bit in mode 2/3
+ sbit RB8           = SCON^2;       // 9th data bit received in mode 2/3, or stop bit received for mode 1
+ sbit TI            = SCON^1;       // transmit interrupt flag, set by hardware after completion of a serial transmittal, need software clear
+ sbit RI            = SCON^0;       // receive interrupt flag, set by hardware after completion of a serial receiving, need software clear
+sfr SBUF            = 0x99;         // UART0 data buffer: reading for receiving, writing for transmittal
+
+/*  Timer2/Capture2 Registers  */
+sfr T2CON           = 0xC8;         // timer 2 control
+ sbit TF2           = T2CON^7;      // timer2 overflow & interrupt flag, need software clear, the flag will not be set when either RCLK=1 or TCLK=1
+ sbit CAP1F         = T2CON^7;      // timer2 capture 1 interrupt flag, set by T2 edge trigger if bT2_CAP1_EN=1, need software clear
+ sbit EXF2          = T2CON^6;      // timer2 external flag, set by T2EX edge trigger if EXEN2=1, need software clear
+ sbit RCLK          = T2CON^5;      // selection UART0 receiving clock: 0=timer1 overflow pulse, 1=timer2 overflow pulse
+ sbit TCLK          = T2CON^4;      // selection UART0 transmittal clock: 0=timer1 overflow pulse, 1=timer2 overflow pulse
+ sbit EXEN2         = T2CON^3;      // enable T2EX trigger function: 0=ignore T2EX, 1=trigger reload or capture by T2EX edge
+ sbit TR2           = T2CON^2;      // timer2 run enable
+ sbit C_T2          = T2CON^1;      // timer2 clock source selection: 0=timer base internal clock, 1=external edge counter base T2 falling edge
+ sbit CP_RL2        = T2CON^0;      // timer2 function selection (force 0 if RCLK=1 or TCLK=1): 0=timer and auto reload if count overflow or T2EX edge, 1=capture by T2EX edge
+sfr T2MOD           = 0xC9;         // timer 2 mode and timer 0/1/2 clock mode
+#define bTMR_CLK          0x80      // fastest internal clock mode for timer 0/1/2 under faster clock mode: 0=use divided clock, 1=use original Fsys as clock without dividing
+#define bT2_CLK           0x40      // timer2 internal clock frequency selection: 0=standard clock, Fsys/12 for timer mode, Fsys/4 for UART0 clock mode,
+                                    //   1=faster clock, Fsys/4 @bTMR_CLK=0 or Fsys @bTMR_CLK=1 for timer mode, Fsys/2 @bTMR_CLK=0 or Fsys @bTMR_CLK=1 for UART0 clock mode
+#define bT1_CLK           0x20      // timer1 internal clock frequency selection: 0=standard clock, Fsys/12, 1=faster clock, Fsys/4 if bTMR_CLK=0 or Fsys if bTMR_CLK=1
+#define bT0_CLK           0x10      // timer0 internal clock frequency selection: 0=standard clock, Fsys/12, 1=faster clock, Fsys/4 if bTMR_CLK=0 or Fsys if bTMR_CLK=1
+#define bT2_CAP_M1        0x08      // timer2 capture mode high bit
+#define bT2_CAP_M0        0x04      // timer2 capture mode low bit
+// bT2_CAP_M1 & bT2_CAP_M0: timer2 capture point selection
+//   x0: from falling edge to falling edge
+//   01: from any edge to any edge (level changing)
+//   11: from rising edge to rising edge
+#define T2OE              0x02      // enable timer2 generated clock output: 0=disable output, 1=enable clock output at T2 pin, frequency = TF2/2
+#define bT2_CAP1_EN       0x01      // enable T2 trigger function for capture 1 of timer2 if RCLK=0 & TCLK=0 & CP_RL2=1 & C_T2=0 & T2OE=0
+sfr16 RCAP2         = 0xCA;         // reload & capture value, little-endian
+sfr RCAP2L          = 0xCA;         // low byte of reload & capture value
+sfr RCAP2H          = 0xCB;         // high byte of reload & capture value
+sfr16 T2COUNT       = 0xCC;         // counter, little-endian
+sfr TL2             = 0xCC;         // low byte of timer 2 count
+sfr TH2             = 0xCD;         // high byte of timer 2 count
+sfr16 T2CAP1        = 0xCE;         // ReadOnly: capture 1 value for timer2
+sfr T2CAP1L         = 0xCE;         // ReadOnly: capture 1 value low byte for timer2
+sfr T2CAP1H         = 0xCF;         // ReadOnly: capture 1 value high byte for timer2
+
+/*  PWM1/2 Registers  */
+sfr PWM_DATA2       = 0x9B;         // PWM data for PWM2
+sfr PWM_DATA1       = 0x9C;         // PWM data for PWM1
+sfr PWM_CTRL        = 0x9D;         // PWM 1/2 control
+#define bPWM_IE_END       0x80      // enable interrupt for PWM mode cycle end
+#define bPWM2_POLAR       0x40      // PWM2 output polarity: 0=default low and high action, 1=default high and low action
+#define bPWM1_POLAR       0x20      // PWM1 output polarity: 0=default low and high action, 1=default high and low action
+#define bPWM_IF_END       0x10      // interrupt flag for cycle end, write 1 to clear or write PWM_CYCLE or load new data to clear
+#define bPWM2_OUT_EN      0x08      // PWM2 output enable
+#define bPWM1_OUT_EN      0x04      // PWM1 output enable
+#define bPWM_CLR_ALL      0x02      // force clear FIFO and count of PWM1/2
+sfr PWM_CK_SE       = 0x9E;         // clock divisor setting
+
+/*  SPI0/Master0/Slave Registers  */
+sfr SPI0_STAT       = 0xF8;         // SPI 0 status
+ sbit S0_FST_ACT    = SPI0_STAT^7;  // ReadOnly: indicate first byte received status for SPI0
+ sbit S0_IF_OV      = SPI0_STAT^6;  // interrupt flag for slave mode FIFO overflow, direct bit address clear or write 1 to clear
+ sbit S0_IF_FIRST   = SPI0_STAT^5;  // interrupt flag for first byte received, direct bit address clear or write 1 to clear
+ sbit S0_IF_BYTE    = SPI0_STAT^4;  // interrupt flag for a byte data exchanged, direct bit address clear or write 1 to clear or accessing FIFO to clear if bS0_AUTO_IF=1
+ sbit S0_FREE       = SPI0_STAT^3;  // ReadOnly: SPI0 free status
+ sbit S0_T_FIFO     = SPI0_STAT^2;  // ReadOnly: tx FIFO count for SPI0
+ sbit S0_R_FIFO     = SPI0_STAT^0;  // ReadOnly: rx FIFO count for SPI0
+sfr SPI0_DATA       = 0xF9;         // FIFO data port: reading for receiving, writing for transmittal
+sfr SPI0_CTRL       = 0xFA;         // SPI 0 control
+#define bS0_MISO_OE       0x80      // SPI0 MISO output enable
+#define bS0_MOSI_OE       0x40      // SPI0 MOSI output enable
+#define bS0_SCK_OE        0x20      // SPI0 SCK output enable
+#define bS0_DATA_DIR      0x10      // SPI0 data direction: 0=out(master_write), 1=in(master_read)
+#define bS0_MST_CLK       0x08      // SPI0 master clock mode: 0=mode 0 with default low, 1=mode 3 with default high
+#define bS0_2_WIRE        0x04      // enable SPI0 two wire mode: 0=3 wire (SCK+MOSI+MISO), 1=2 wire (SCK+MISO)
+#define bS0_CLR_ALL       0x02      // force clear FIFO and count of SPI0
+#define bS0_AUTO_IF       0x01      // enable FIFO accessing to auto clear S0_IF_BYTE interrupt flag
+sfr SPI0_CK_SE      = 0xFB;         // clock divisor setting
+//sfr SPI0_S_PRE      = 0xFB;         // preset value for SPI slave
+#define SPI0_S_PRE        SPI0_CK_SE
+sfr SPI0_SETUP      = 0xFC;         // SPI 0 setup
+#define bS0_MODE_SLV      0x80      // SPI0 slave mode: 0=master, 1=slave
+#define bS0_IE_FIFO_OV    0x40      // enable interrupt for slave mode FIFO overflow
+#define bS0_IE_FIRST      0x20      // enable interrupt for first byte received for SPI0 slave mode
+#define bS0_IE_BYTE       0x10      // enable interrupt for a byte received
+#define bS0_BIT_ORDER     0x08      // SPI0 bit data order: 0=MSB first, 1=LSB first
+#define bS0_SLV_SELT      0x02      // ReadOnly: SPI0 slave mode chip selected status: 0=unselected, 1=selected
+#define bS0_SLV_PRELOAD   0x01      // ReadOnly: SPI0 slave mode data pre-loading status just after chip-selection
+
+/*  UART1 Registers  */
+sfr SCON1           = 0xC0;         // UART1 control (serial port control)
+ sbit U1SM0         = SCON1^7;      // UART1 mode, selection data bit: 0=8 bits data, 1=9 bits data
+ sbit U1SMOD        = SCON1^5;      // UART1 2X baud rate selection: 0=slow(Fsys/32/(256-SBAUD1)), 1=fast(Fsys/16/(256-SBAUD1))
+ sbit U1REN         = SCON1^4;      // enable UART1 receiving
+ sbit U1TB8         = SCON1^3;      // the 9th transmitted data bit in 9 bits data mode
+ sbit U1RB8         = SCON1^2;      // 9th data bit received in 9 bits data mode, or stop bit received for 8 bits data mode
+ sbit U1TI          = SCON1^1;      // transmit interrupt flag, set by hardware after completion of a serial transmittal, need software clear
+ sbit U1RI          = SCON1^0;      // receive interrupt flag, set by hardware after completion of a serial receiving, need software clear
+sfr SBUF1           = 0xC1;         // UART1 data buffer: reading for receiving, writing for transmittal
+sfr SBAUD1          = 0xC2;         // UART1 baud rate setting
+
+/*  ADC and comparator Registers  */
+sfr ADC_CTRL        = 0x80;         // ADC control
+ sbit CMPO          = ADC_CTRL^7;   // ReadOnly: comparator result input
+ sbit CMP_IF        = ADC_CTRL^6;   // flag for comparator result changed, direct bit address clear
+ sbit ADC_IF        = ADC_CTRL^5;   // interrupt flag for ADC finished, direct bit address clear
+ sbit ADC_START     = ADC_CTRL^4;   // set 1 to start ADC, auto cleared when ADC finished
+ sbit CMP_CHAN      = ADC_CTRL^3;   // comparator IN- input channel selection: 0=AIN1, 1=AIN3
+ sbit ADC_CHAN1     = ADC_CTRL^1;   // ADC/comparator IN+ channel selection high bit
+ sbit ADC_CHAN0     = ADC_CTRL^0;   // ADC/comparator IN+ channel selection low bit
+// ADC_CHAN1 & ADC_CHAN0: ADC/comparator IN+ channel selection
+//   00: AIN0(P1.1)
+//   01: AIN1(P1.4)
+//   10: AIN2(P1.5)
+//   11: AIN3(P3.2)
+sfr ADC_CFG         = 0x9A;         // ADC config
+#define bADC_EN           0x08      // control ADC power: 0=shut down ADC, 1=enable power for ADC
+#define bCMP_EN           0x04      // control comparator power: 0=shut down comparator, 1=enable power for comparator
+#define bADC_CLK          0x01      // ADC clock frequency selection: 0=slow clock, 384 Fosc cycles for each ADC, 1=fast clock, 96 Fosc cycles for each ADC
+sfr ADC_DATA        = 0x9F;         // ReadOnly: ADC data
+
+/*  Touch-key timer Registers  */
+sfr TKEY_CTRL       = 0xC3;         // touch-key control
+#define bTKC_IF           0x80      // ReadOnly: interrupt flag for touch-key timer, cleared by writing touch-key control or auto cleared when start touch-key checking
+#define bTKC_2MS          0x10      // touch-key timer cycle selection: 0=1mS, 1=2mS
+#define bTKC_CHAN2        0x04      // touch-key channel selection high bit
+#define bTKC_CHAN1        0x02      // touch-key channel selection middle bit
+#define bTKC_CHAN0        0x01      // touch-key channel selection low bit
+// bTKC_CHAN2 & bTKC_CHAN1 & bTKC_CHAN0: touch-key channel selection
+//   000: disable touch-key
+//   001: TIN0(P1.0)
+//   010: TIN1(P1.1)
+//   011: TIN2(P1.4)
+//   100: TIN3(P1.5)
+//   101: TIN4(P1.6)
+//   110: TIN5(P1.7)
+//   111: enable touch-key but disable all channel
+sfr16 TKEY_DAT      = 0xC4;         // ReadOnly: touch-key data, little-endian
+sfr TKEY_DATL       = 0xC4;         // ReadOnly: low byte of touch-key data
+sfr TKEY_DATH       = 0xC5;         // ReadOnly: high byte of touch-key data
+#define bTKD_CHG          0x80      // ReadOnly: indicate control changed, current data maybe invalid
+
+/*  USB Device Registers  */
+sfr USB_C_CTRL      = 0x91;         // USB type-C control
+#define bVBUS2_PD_EN      0x80      // USB VBUS2 10K pulldown resistance: 0=disable, 1=enable pullup
+#define bUCC2_PD_EN       0x40      // USB CC2 5.1K pulldown resistance: 0=disable, 1=enable pulldown
+#define bUCC2_PU1_EN      0x20      // USB CC2 pullup resistance control high bit
+#define bUCC2_PU0_EN      0x10      // USB CC2 pullup resistance control low bit
+#define bVBUS1_PD_EN      0x08      // USB VBUS1 10K pulldown resistance: 0=disable, 1=enable pullup
+#define bUCC1_PD_EN       0x04      // USB CC1 5.1K pulldown resistance: 0=disable, 1=enable pulldown
+#define bUCC1_PU1_EN      0x02      // USB CC1 pullup resistance control high bit
+#define bUCC1_PU0_EN      0x01      // USB CC1 pullup resistance control low bit
+// bUCC?_PU1_EN & bUCC?_PU0_EN: USB CC pullup resistance selection
+//   00: disable pullup resistance
+//   01: enable 56K pullup resistance for default USB power
+//   10: enable 22K pullup resistance for 1.5A USB power
+//   11: enable 10K pullup resistance for 3A USB power
+sfr UDEV_CTRL       = 0xD1;         // USB device physical port control
+#define bUD_PD_DIS        0x80      // disable USB UDP/UDM pulldown resistance: 0=enable pulldown, 1=disable
+#define bUD_DP_PIN        0x20      // ReadOnly: indicate current UDP pin level
+#define bUD_DM_PIN        0x10      // ReadOnly: indicate current UDM pin level
+#define bUD_LOW_SPEED     0x04      // enable USB physical port low speed: 0=full speed, 1=low speed
+#define bUD_GP_BIT        0x02      // general purpose bit
+#define bUD_PORT_EN       0x01      // enable USB physical port I/O: 0=disable, 1=enable
+sfr UEP1_CTRL       = 0xD2;         // endpoint 1 control
+#define bUEP_R_TOG        0x80      // expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
+#define bUEP_T_TOG        0x40      // prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
+#define bUEP_AUTO_TOG     0x10      // enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
+#define bUEP_R_RES1       0x08      // handshake response type high bit for USB endpoint X receiving (OUT)
+#define bUEP_R_RES0       0x04      // handshake response type low bit for USB endpoint X receiving (OUT)
+#define MASK_UEP_R_RES    0x0C      // bit mask of handshake response type for USB endpoint X receiving (OUT)
+#define UEP_R_RES_ACK     0x00
+#define UEP_R_RES_TOUT    0x04
+#define UEP_R_RES_NAK     0x08
+#define UEP_R_RES_STALL   0x0C
+// bUEP_R_RES1 & bUEP_R_RES0: handshake response type for USB endpoint X receiving (OUT)
+//   00: ACK (ready)
+//   01: no response, time out to host, for non-zero endpoint isochronous transactions
+//   10: NAK (busy)
+//   11: STALL (error)
+#define bUEP_T_RES1       0x02      // handshake response type high bit for USB endpoint X transmittal (IN)
+#define bUEP_T_RES0       0x01      // handshake response type low bit for USB endpoint X transmittal (IN)
+#define MASK_UEP_T_RES    0x03      // bit mask of handshake response type for USB endpoint X transmittal (IN)
+#define UEP_T_RES_ACK     0x00
+#define UEP_T_RES_TOUT    0x01
+#define UEP_T_RES_NAK     0x02
+#define UEP_T_RES_STALL   0x03
+// bUEP_T_RES1 & bUEP_T_RES0: handshake response type for USB endpoint X transmittal (IN)
+//   00: DATA0 or DATA1 then expecting ACK (ready)
+//   01: DATA0 or DATA1 then expecting no response, time out from host, for non-zero endpoint isochronous transactions
+//   10: NAK (busy)
+//   11: STALL (error)
+sfr UEP1_T_LEN      = 0xD3;         // endpoint 1 transmittal length
+sfr UEP2_CTRL       = 0xD4;         // endpoint 2 control
+sfr UEP2_T_LEN      = 0xD5;         // endpoint 2 transmittal length
+sfr UEP3_CTRL       = 0xD6;         // endpoint 3 control
+sfr UEP3_T_LEN      = 0xD7;         // endpoint 3 transmittal length
+sfr USB_INT_FG      = 0xD8;         // USB interrupt flag
+ sbit U_IS_NAK      = USB_INT_FG^7; // ReadOnly: indicate current USB transfer is NAK received
+ sbit U_TOG_OK      = USB_INT_FG^6; // ReadOnly: indicate current USB transfer toggle is OK
+ sbit U_SIE_FREE    = USB_INT_FG^5; // ReadOnly: indicate USB SIE free status
+ sbit UIF_FIFO_OV   = USB_INT_FG^4; // FIFO overflow interrupt flag for USB, direct bit address clear or write 1 to clear
+ sbit UIF_SUSPEND   = USB_INT_FG^2; // USB suspend or resume event interrupt flag, direct bit address clear or write 1 to clear
+ sbit UIF_TRANSFER  = USB_INT_FG^1; // USB transfer completion interrupt flag, direct bit address clear or write 1 to clear
+ sbit UIF_BUS_RST   = USB_INT_FG^0; // bus reset event interrupt flag, direct bit address clear or write 1 to clear
+sfr USB_INT_ST      = 0xD9;         // ReadOnly: USB interrupt status
+#define bUIS_IS_NAK       0x80      // ReadOnly: indicate current USB transfer is NAK received
+#define bUIS_TOG_OK       0x40      // ReadOnly: indicate current USB transfer toggle is OK
+#define bUIS_TOKEN1       0x20      // ReadOnly: current token PID code bit 1 received
+#define bUIS_TOKEN0       0x10      // ReadOnly: current token PID code bit 0 received
+#define MASK_UIS_TOKEN    0x30      // ReadOnly: bit mask of current token PID code received
+#define UIS_TOKEN_OUT     0x00
+#define UIS_TOKEN_SOF     0x10
+#define UIS_TOKEN_IN      0x20
+#define UIS_TOKEN_SETUP   0x30
+// bUIS_TOKEN1 & bUIS_TOKEN0: current token PID code received
+//   00: OUT token PID received
+//   01: SOF token PID received
+//   10: IN token PID received
+//   11: SETUP token PID received
+#define MASK_UIS_ENDP     0x0F      // ReadOnly: bit mask of current transfer endpoint number
+sfr USB_MIS_ST      = 0xDA;         // ReadOnly: USB miscellaneous status
+#define bUMS_SIE_FREE     0x20      // ReadOnly: indicate USB SIE free status
+#define bUMS_R_FIFO_RDY   0x10      // ReadOnly: indicate USB receiving FIFO ready status (not empty)
+#define bUMS_BUS_RESET    0x08      // ReadOnly: indicate USB bus reset status
+#define bUMS_SUSPEND      0x04      // ReadOnly: indicate USB suspend status
+sfr USB_RX_LEN      = 0xDB;         // ReadOnly: USB receiving length
+sfr UEP0_CTRL       = 0xDC;         // endpoint 0 control
+sfr UEP0_T_LEN      = 0xDD;         // endpoint 0 transmittal length
+sfr UEP4_CTRL       = 0xDE;         // endpoint 4 control
+sfr UEP4_T_LEN      = 0xDF;         // endpoint 4 transmittal length
+sfr USB_INT_EN      = 0xE1;         // USB interrupt enable
+#define bUIE_DEV_SOF      0x80      // enable interrupt for SOF received
+#define bUIE_DEV_NAK      0x40      // enable interrupt for NAK responded
+#define bUIE_FIFO_OV      0x10      // enable interrupt for FIFO overflow
+#define bUIE_SUSPEND      0x04      // enable interrupt for USB suspend or resume event
+#define bUIE_TRANSFER     0x02      // enable interrupt for USB transfer completion
+#define bUIE_BUS_RST      0x01      // enable interrupt for USB bus reset event
+sfr USB_CTRL        = 0xE2;         // USB base control
+#define bUC_LOW_SPEED     0x40      // enable USB low speed: 0=full speed, 1=low speed
+#define bUC_DEV_PU_EN     0x20      // USB device enable and internal pullup resistance enable
+#define bUC_SYS_CTRL1     0x20      // USB system control high bit
+#define bUC_SYS_CTRL0     0x10      // USB system control low bit
+#define MASK_UC_SYS_CTRL  0x30      // bit mask of USB system control
+// bUC_SYS_CTRL1 & bUC_SYS_CTRL0: USB system control
+//   00: disable USB device and disable internal pullup resistance
+//   01: enable USB device and disable internal pullup resistance, need external pullup resistance
+//   1x: enable USB device and enable internal pullup resistance
+#define bUC_INT_BUSY      0x08      // enable automatic responding busy during interrupt flag UIF_TRANSFER valid
+#define bUC_RESET_SIE     0x04      // force reset USB SIE, need software clear
+#define bUC_CLR_ALL       0x02      // force clear FIFO and count of USB
+#define bUC_DMA_EN        0x01      // DMA enable and DMA interrupt enable for USB
+sfr USB_DEV_AD      = 0xE3;         // USB device address, lower 7 bits for USB device address
+#define bUDA_GP_BIT       0x80      // general purpose bit
+#define MASK_USB_ADDR     0x7F      // bit mask for USB device address
+sfr16 UEP2_DMA      = 0xE4;         // endpoint 2 buffer start address, little-endian
+sfr UEP2_DMA_L      = 0xE4;         // endpoint 2 buffer start address low byte
+sfr UEP2_DMA_H      = 0xE5;         // endpoint 2 buffer start address high byte
+sfr16 UEP3_DMA      = 0xE6;         // endpoint 3 buffer start address, little-endian
+sfr UEP3_DMA_L      = 0xE6;         // endpoint 3 buffer start address low byte
+sfr UEP3_DMA_H      = 0xE7;         // endpoint 3 buffer start address high byte
+sfr UEP4_1_MOD      = 0xEA;         // endpoint 4/1 mode
+#define bUEP1_RX_EN       0x80      // enable USB endpoint 1 receiving (OUT)
+#define bUEP1_TX_EN       0x40      // enable USB endpoint 1 transmittal (IN)
+#define bUEP1_BUF_MOD     0x10      // buffer mode of USB endpoint 1
+// bUEPn_RX_EN & bUEPn_TX_EN & bUEPn_BUF_MOD: USB endpoint 1/2/3 buffer mode, buffer start address is UEPn_DMA
+//   0 0 x:  disable endpoint and disable buffer
+//   1 0 0:  64 bytes buffer for receiving (OUT endpoint)
+//   1 0 1:  dual 64 bytes buffer by toggle bit bUEP_R_TOG selection for receiving (OUT endpoint), total=128bytes
+//   0 1 0:  64 bytes buffer for transmittal (IN endpoint)
+//   0 1 1:  dual 64 bytes buffer by toggle bit bUEP_T_TOG selection for transmittal (IN endpoint), total=128bytes
+//   1 1 0:  64 bytes buffer for receiving (OUT endpoint) + 64 bytes buffer for transmittal (IN endpoint), total=128bytes
+//   1 1 1:  dual 64 bytes buffer by bUEP_R_TOG selection for receiving (OUT endpoint) + dual 64 bytes buffer by bUEP_T_TOG selection for transmittal (IN endpoint), total=256bytes
+#define bUEP4_RX_EN       0x08      // enable USB endpoint 4 receiving (OUT)
+#define bUEP4_TX_EN       0x04      // enable USB endpoint 4 transmittal (IN)
+// bUEP4_RX_EN & bUEP4_TX_EN: USB endpoint 4 buffer mode, buffer start address is UEP0_DMA
+//   0 0:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint)
+//   1 0:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint) + 64 bytes buffer for endpoint 4 receiving (OUT endpoint), total=128bytes
+//   0 1:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint) + 64 bytes buffer for endpoint 4 transmittal (IN endpoint), total=128bytes
+//   1 1:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint)
+//           + 64 bytes buffer for endpoint 4 receiving (OUT endpoint) + 64 bytes buffer for endpoint 4 transmittal (IN endpoint), total=192bytes
+sfr UEP2_3_MOD      = 0xEB;         // endpoint 2/3 mode
+#define bUEP3_RX_EN       0x80      // enable USB endpoint 3 receiving (OUT)
+#define bUEP3_TX_EN       0x40      // enable USB endpoint 3 transmittal (IN)
+#define bUEP3_BUF_MOD     0x10      // buffer mode of USB endpoint 3
+#define bUEP2_RX_EN       0x08      // enable USB endpoint 2 receiving (OUT)
+#define bUEP2_TX_EN       0x04      // enable USB endpoint 2 transmittal (IN)
+#define bUEP2_BUF_MOD     0x01      // buffer mode of USB endpoint 2
+sfr16 UEP0_DMA      = 0xEC;         // endpoint 0 buffer start address, little-endian
+sfr UEP0_DMA_L      = 0xEC;         // endpoint 0 buffer start address low byte
+sfr UEP0_DMA_H      = 0xED;         // endpoint 0 buffer start address high byte
+sfr16 UEP1_DMA      = 0xEE;         // endpoint 1 buffer start address, little-endian
+sfr UEP1_DMA_L      = 0xEE;         // endpoint 1 buffer start address low byte
+sfr UEP1_DMA_H      = 0xEF;         // endpoint 1 buffer start address high byte
+
+/*----- XDATA: xRAM ------------------------------------------*/
+
+#define XDATA_RAM_SIZE    0x0400    // size of expanded xRAM, xdata SRAM embedded chip
+
+/*----- Reference Information --------------------------------------------*/
+#define ID_CH552          0x52      // chip ID
+#define ID_CH551          0x51      // chip ID
+
+/* Interrupt routine address and interrupt number */
+#define INT_ADDR_INT0     0x0003    // interrupt vector address for INT0
+#define INT_ADDR_TMR0     0x000B    // interrupt vector address for timer0
+#define INT_ADDR_INT1     0x0013    // interrupt vector address for INT1
+#define INT_ADDR_TMR1     0x001B    // interrupt vector address for timer1
+#define INT_ADDR_UART0    0x0023    // interrupt vector address for UART0
+#define INT_ADDR_TMR2     0x002B    // interrupt vector address for timer2
+#define INT_ADDR_SPI0     0x0033    // interrupt vector address for SPI0
+#define INT_ADDR_TKEY     0x003B    // interrupt vector address for touch-key timer
+#define INT_ADDR_USB      0x0043    // interrupt vector address for USB
+#define INT_ADDR_ADC      0x004B    // interrupt vector address for ADC
+#define INT_ADDR_UART1    0x0053    // interrupt vector address for UART1
+#define INT_ADDR_PWMX     0x005B    // interrupt vector address for PWM1/2
+#define INT_ADDR_GPIO     0x0063    // interrupt vector address for GPIO
+#define INT_ADDR_WDOG     0x006B    // interrupt vector address for watch-dog timer
+#define INT_NO_INT0       0         // interrupt number for INT0
+#define INT_NO_TMR0       1         // interrupt number for timer0
+#define INT_NO_INT1       2         // interrupt number for INT1
+#define INT_NO_TMR1       3         // interrupt number for timer1
+#define INT_NO_UART0      4         // interrupt number for UART0
+#define INT_NO_TMR2       5         // interrupt number for timer2
+#define INT_NO_SPI0       6         // interrupt number for SPI0
+#define INT_NO_TKEY       7         // interrupt number for touch-key timer
+#define INT_NO_USB        8         // interrupt number for USB
+#define INT_NO_ADC        9         // interrupt number for ADC
+#define INT_NO_UART1      10        // interrupt number for UART1
+#define INT_NO_PWMX       11        // interrupt number for PWM1/2
+#define INT_NO_GPIO       12        // interrupt number for GPIO
+#define INT_NO_WDOG       13        // interrupt number for watch-dog timer
+
+/* Special Program Space */
+#define DATA_FLASH_ADDR   0xC000    // start address of Data-Flash
+#define BOOT_LOAD_ADDR    0x3800    // start address of boot loader program
+#define ROM_CFG_ADDR      0x3FF8    // chip configuration information address
+#define ROM_CHIP_ID_HX    0x3FFA    // chip ID number highest byte (only low byte valid)
+#define ROM_CHIP_ID_LO    0x3FFC    // chip ID number low word
+#define ROM_CHIP_ID_HI    0x3FFE    // chip ID number high word
+
+/*
+New Instruction:   MOVX @DPTR1,A
+Instruction Code:  0xA5
+Instruction Cycle: 1
+Instruction Operation:
+   step-1. write ACC @DPTR1 into xdata SRAM embedded chip
+   step-2. increase DPTR1
+ASM example:
+       INC  XBUS_AUX
+       MOV  DPTR,#TARGET_ADDR ;DPTR1
+       DEC  XBUS_AUX
+       MOV  DPTR,#SOURCE_ADDR ;DPTR0
+       MOV  R7,#xxH
+ LOOP: MOVX A,@DPTR ;DPTR0
+       INC  DPTR    ;DPTR0, if need
+       DB   0A5H    ;MOVX @DPTR1,A & INC DPTR1
+       DJNZ R7,LOOP
+*/
+
+#endif  // __CH552_H__
+
+#ifndef __USB_DEF__
+#define __USB_DEF__
+
+/*----- USB constant and structure define --------------------------------*/
+
+/* USB PID */
+#ifndef USB_PID_SETUP
+#define USB_PID_NULL            0x00    /* reserved PID */
+#define USB_PID_SOF             0x05
+#define USB_PID_SETUP           0x0D
+#define USB_PID_IN              0x09
+#define USB_PID_OUT             0x01
+#define USB_PID_ACK             0x02
+#define USB_PID_NAK             0x0A
+#define USB_PID_STALL           0x0E
+#define USB_PID_DATA0           0x03
+#define USB_PID_DATA1           0x0B
+#define USB_PID_PRE             0x0C
+#endif
+
+/* USB standard device request code */
+#ifndef USB_GET_DESCRIPTOR
+#define USB_GET_STATUS          0x00
+#define USB_CLEAR_FEATURE       0x01
+#define USB_SET_FEATURE         0x03
+#define USB_SET_ADDRESS         0x05
+#define USB_GET_DESCRIPTOR      0x06
+#define USB_SET_DESCRIPTOR      0x07
+#define USB_GET_CONFIGURATION   0x08
+#define USB_SET_CONFIGURATION   0x09
+#define USB_GET_INTERFACE       0x0A
+#define USB_SET_INTERFACE       0x0B
+#define USB_SYNCH_FRAME         0x0C
+#endif
+
+/* USB hub class request code */
+#ifndef HUB_GET_DESCRIPTOR
+#define HUB_GET_STATUS          0x00
+#define HUB_CLEAR_FEATURE       0x01
+#define HUB_GET_STATE           0x02
+#define HUB_SET_FEATURE         0x03
+#define HUB_GET_DESCRIPTOR      0x06
+#define HUB_SET_DESCRIPTOR      0x07
+#endif
+
+/* USB HID class request code */
+#ifndef HID_GET_REPORT
+#define HID_GET_REPORT          0x01
+#define HID_GET_IDLE            0x02
+#define HID_GET_PROTOCOL        0x03
+#define HID_SET_REPORT          0x09
+#define HID_SET_IDLE            0x0A
+#define HID_SET_PROTOCOL        0x0B
+#endif
+
+/* Bit define for USB request type */
+#ifndef USB_REQ_TYP_MASK
+#define USB_REQ_TYP_IN          0x80            /* control IN, device to host */
+#define USB_REQ_TYP_OUT         0x00            /* control OUT, host to device */
+#define USB_REQ_TYP_READ        0x80            /* control read, device to host */
+#define USB_REQ_TYP_WRITE       0x00            /* control write, host to device */
+#define USB_REQ_TYP_MASK        0x60            /* bit mask of request type */
+#define USB_REQ_TYP_STANDARD    0x00
+#define USB_REQ_TYP_CLASS       0x20
+#define USB_REQ_TYP_VENDOR      0x40
+#define USB_REQ_TYP_RESERVED    0x60
+#define USB_REQ_RECIP_MASK      0x1F            /* bit mask of request recipient */
+#define USB_REQ_RECIP_DEVICE    0x00
+#define USB_REQ_RECIP_INTERF    0x01
+#define USB_REQ_RECIP_ENDP      0x02
+#define USB_REQ_RECIP_OTHER     0x03
+#endif
+
+/* USB request type for hub class request */
+#ifndef HUB_GET_HUB_DESCRIPTOR
+#define HUB_CLEAR_HUB_FEATURE   0x20
+#define HUB_CLEAR_PORT_FEATURE  0x23
+#define HUB_GET_BUS_STATE       0xA3
+#define HUB_GET_HUB_DESCRIPTOR  0xA0
+#define HUB_GET_HUB_STATUS      0xA0
+#define HUB_GET_PORT_STATUS     0xA3
+#define HUB_SET_HUB_DESCRIPTOR  0x20
+#define HUB_SET_HUB_FEATURE     0x20
+#define HUB_SET_PORT_FEATURE    0x23
+#endif
+
+/* Hub class feature selectors */
+#ifndef HUB_PORT_RESET
+#define HUB_C_HUB_LOCAL_POWER   0
+#define HUB_C_HUB_OVER_CURRENT  1
+#define HUB_PORT_CONNECTION     0
+#define HUB_PORT_ENABLE         1
+#define HUB_PORT_SUSPEND        2
+#define HUB_PORT_OVER_CURRENT   3
+#define HUB_PORT_RESET          4
+#define HUB_PORT_POWER          8
+#define HUB_PORT_LOW_SPEED      9
+#define HUB_C_PORT_CONNECTION   16
+#define HUB_C_PORT_ENABLE       17
+#define HUB_C_PORT_SUSPEND      18
+#define HUB_C_PORT_OVER_CURRENT 19
+#define HUB_C_PORT_RESET        20
+#endif
+
+/* USB descriptor type */
+#ifndef USB_DESCR_TYP_DEVICE
+#define USB_DESCR_TYP_DEVICE    0x01
+#define USB_DESCR_TYP_CONFIG    0x02
+#define USB_DESCR_TYP_STRING    0x03
+#define USB_DESCR_TYP_INTERF    0x04
+#define USB_DESCR_TYP_ENDP      0x05
+#define USB_DESCR_TYP_QUALIF    0x06
+#define USB_DESCR_TYP_SPEED     0x07
+#define USB_DESCR_TYP_OTG       0x09
+#define USB_DESCR_TYP_HID       0x21
+#define USB_DESCR_TYP_REPORT    0x22
+#define USB_DESCR_TYP_PHYSIC    0x23
+#define USB_DESCR_TYP_CS_INTF   0x24
+#define USB_DESCR_TYP_CS_ENDP   0x25
+#define USB_DESCR_TYP_HUB       0x29
+#endif
+
+/* USB device class */
+#ifndef USB_DEV_CLASS_HUB
+#define USB_DEV_CLASS_RESERVED  0x00
+#define USB_DEV_CLASS_AUDIO     0x01
+#define USB_DEV_CLASS_COMMUNIC  0x02
+#define USB_DEV_CLASS_HID       0x03
+#define USB_DEV_CLASS_MONITOR   0x04
+#define USB_DEV_CLASS_PHYSIC_IF 0x05
+#define USB_DEV_CLASS_POWER     0x06
+#define USB_DEV_CLASS_PRINTER   0x07
+#define USB_DEV_CLASS_STORAGE   0x08
+#define USB_DEV_CLASS_HUB       0x09
+#define USB_DEV_CLASS_VEN_SPEC  0xFF
+#endif
+
+/* USB endpoint type and attributes */
+#ifndef USB_ENDP_TYPE_MASK
+#define USB_ENDP_DIR_MASK       0x80
+#define USB_ENDP_ADDR_MASK      0x0F
+#define USB_ENDP_TYPE_MASK      0x03
+#define USB_ENDP_TYPE_CTRL      0x00
+#define USB_ENDP_TYPE_ISOCH     0x01
+#define USB_ENDP_TYPE_BULK      0x02
+#define USB_ENDP_TYPE_INTER     0x03
+#endif
+
+#ifndef USB_DEVICE_ADDR
+#define	USB_DEVICE_ADDR			0x02	/* ĬÈϵÄUSBÉ豸µØÖ· */
+#endif
+#ifndef DEFAULT_ENDP0_SIZE
+#define DEFAULT_ENDP0_SIZE      8       /* default maximum packet size for endpoint 0 */
+#endif
+#ifndef MAX_PACKET_SIZE
+#define MAX_PACKET_SIZE         64      /* maximum packet size */
+#endif
+#ifndef USB_BO_CBW_SIZE
+#define USB_BO_CBW_SIZE			0x1F	/* ÃüÁî¿éCBWµÄ×ܳ¤¶È */
+#define USB_BO_CSW_SIZE			0x0D	/* ÃüÁî״̬¿éCSWµÄ×ܳ¤¶È */
+#endif
+#ifndef USB_BO_CBW_SIG0
+#define USB_BO_CBW_SIG0         0x55    /* ÃüÁî¿éCBWʶ±ð±êÖ¾'USBC' */
+#define USB_BO_CBW_SIG1         0x53
+#define USB_BO_CBW_SIG2         0x42
+#define USB_BO_CBW_SIG3         0x43
+#define USB_BO_CSW_SIG0         0x55    /* ÃüÁî״̬¿éCSWʶ±ð±êÖ¾'USBS' */
+#define USB_BO_CSW_SIG1         0x53
+#define USB_BO_CSW_SIG2         0x42
+#define USB_BO_CSW_SIG3         0x53
+#endif
+
+#if 0
+
+typedef struct _USB_SETUP_REQ {
+    UINT8 bRequestType;
+    UINT8 bRequest;
+    UINT8 wValueL;
+    UINT8 wValueH;
+    UINT8 wIndexL;
+    UINT8 wIndexH;
+    UINT8 wLengthL;
+    UINT8 wLengthH;
+} USB_SETUP_REQ, *PUSB_SETUP_REQ;
+
+typedef USB_SETUP_REQ xdata *PXUSB_SETUP_REQ;
+
+typedef struct _USB_DEVICE_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bcdUSBL;
+    UINT8 bcdUSBH;
+    UINT8 bDeviceClass;
+    UINT8 bDeviceSubClass;
+    UINT8 bDeviceProtocol;
+    UINT8 bMaxPacketSize0;
+    UINT8 idVendorL;
+    UINT8 idVendorH;
+    UINT8 idProductL;
+    UINT8 idProductH;
+    UINT8 bcdDeviceL;
+    UINT8 bcdDeviceH;
+    UINT8 iManufacturer;
+    UINT8 iProduct;
+    UINT8 iSerialNumber;
+    UINT8 bNumConfigurations;
+} USB_DEV_DESCR, *PUSB_DEV_DESCR;
+
+typedef USB_DEV_DESCR xdata *PXUSB_DEV_DESCR;
+
+typedef struct _USB_CONFIG_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 wTotalLengthL;
+    UINT8 wTotalLengthH;
+    UINT8 bNumInterfaces;
+    UINT8 bConfigurationValue;
+    UINT8 iConfiguration;
+    UINT8 bmAttributes;
+    UINT8 MaxPower;
+} USB_CFG_DESCR, *PUSB_CFG_DESCR;
+
+typedef USB_CFG_DESCR xdata *PXUSB_CFG_DESCR;
+
+typedef struct _USB_INTERF_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bInterfaceNumber;
+    UINT8 bAlternateSetting;
+    UINT8 bNumEndpoints;
+    UINT8 bInterfaceClass;
+    UINT8 bInterfaceSubClass;
+    UINT8 bInterfaceProtocol;
+    UINT8 iInterface;
+} USB_ITF_DESCR, *PUSB_ITF_DESCR;
+
+typedef USB_ITF_DESCR xdata *PXUSB_ITF_DESCR;
+
+typedef struct _USB_ENDPOINT_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bEndpointAddress;
+    UINT8 bmAttributes;
+    UINT8 wMaxPacketSizeL;
+    UINT8 wMaxPacketSizeH;
+    UINT8 bInterval;
+} USB_ENDP_DESCR, *PUSB_ENDP_DESCR;
+
+typedef USB_ENDP_DESCR xdata *PXUSB_ENDP_DESCR;
+
+typedef struct _USB_CONFIG_DESCR_LONG {
+    USB_CFG_DESCR   cfg_descr;
+    USB_ITF_DESCR   itf_descr;
+    USB_ENDP_DESCR  endp_descr[1];
+} USB_CFG_DESCR_LONG, *PUSB_CFG_DESCR_LONG;
+
+typedef USB_CFG_DESCR_LONG xdata *PXUSB_CFG_DESCR_LONG;
+
+typedef struct _USB_HUB_DESCR {
+    UINT8 bDescLength;
+    UINT8 bDescriptorType;
+    UINT8 bNbrPorts;
+    UINT8 wHubCharacteristicsL;
+    UINT8 wHubCharacteristicsH;
+    UINT8 bPwrOn2PwrGood;
+    UINT8 bHubContrCurrent;
+    UINT8 DeviceRemovable;
+    UINT8 PortPwrCtrlMask;
+} USB_HUB_DESCR, *PUSB_HUB_DESCR;
+
+typedef USB_HUB_DESCR xdata *PXUSB_HUB_DESCR;
+
+typedef struct _USB_HID_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bcdHIDL;
+    UINT8 bcdHIDH;
+    UINT8 bCountryCode;
+    UINT8 bNumDescriptors;
+    UINT8 bDescriptorTypeX;
+    UINT8 wDescriptorLengthL;
+    UINT8 wDescriptorLengthH;
+} USB_HID_DESCR, *PUSB_HID_DESCR;
+
+typedef USB_HID_DESCR xdata *PXUSB_HID_DESCR;
+
+typedef struct _UDISK_BOC_CBW {         /* command of BulkOnly USB-FlashDisk */
+    UINT8 mCBW_Sig0;
+    UINT8 mCBW_Sig1;
+    UINT8 mCBW_Sig2;
+    UINT8 mCBW_Sig3;
+    UINT8 mCBW_Tag0;
+    UINT8 mCBW_Tag1;
+    UINT8 mCBW_Tag2;
+    UINT8 mCBW_Tag3;
+    UINT8 mCBW_DataLen0;
+    UINT8 mCBW_DataLen1;
+    UINT8 mCBW_DataLen2;
+    UINT8 mCBW_DataLen3;                /* uppest byte of data length, always is 0 */
+    UINT8 mCBW_Flag;                    /* transfer direction and etc. */
+    UINT8 mCBW_LUN;
+    UINT8 mCBW_CB_Len;                  /* length of command block */
+    UINT8 mCBW_CB_Buf[16];              /* command block buffer */
+} UDISK_BOC_CBW, *PUDISK_BOC_CBW;
+
+typedef UDISK_BOC_CBW xdata *PXUDISK_BOC_CBW;
+
+typedef struct _UDISK_BOC_CSW {         /* status of BulkOnly USB-FlashDisk */
+    UINT8 mCSW_Sig0;
+    UINT8 mCSW_Sig1;
+    UINT8 mCSW_Sig2;
+    UINT8 mCSW_Sig3;
+    UINT8 mCSW_Tag0;
+    UINT8 mCSW_Tag1;
+    UINT8 mCSW_Tag2;
+    UINT8 mCSW_Tag3;
+    UINT8 mCSW_Residue0;                /* return: remainder bytes */
+    UINT8 mCSW_Residue1;
+    UINT8 mCSW_Residue2;
+    UINT8 mCSW_Residue3;                /* uppest byte of remainder length, always is 0 */
+    UINT8 mCSW_Status;                  /* return: result status */
+} UDISK_BOC_CSW, *PUDISK_BOC_CSW;
+
+typedef UDISK_BOC_CSW xdata *PXUDISK_BOC_CSW;
+
+#endif
+
+#endif  // __USB_DEF__
+
+$RESTORE
diff --git a/USB-MCU/TK_usb_CH552/Public/CH554.H b/USB-MCU/TK_usb_CH552/Public/CH554.H
new file mode 100644
index 0000000..ab29ec5
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552/Public/CH554.H
@@ -0,0 +1,1217 @@
+/*--------------------------------------------------------------------------
+CH554.H
+Header file for CH554 microcontrollers.
+****************************************
+**  Copyright  (C)  W.ch  1999-2014   **
+**  Web:              http://wch.cn   **
+****************************************
+--------------------------------------------------------------------------*/
+
+// 3 blocks: __BASE_TYPE__, __CH554_H__, __USB_DEF__
+
+#ifndef __BASE_TYPE__
+#define __BASE_TYPE__
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*----- constant and type define -----------------------------------------*/
+
+#ifndef TRUE
+#define TRUE    1
+#define FALSE   0
+#endif
+#ifndef NULL
+#define NULL    0
+#endif
+
+#ifndef BOOL
+typedef bit                             BOOL;
+#endif
+#ifndef UINT8
+typedef unsigned char                   UINT8;
+#endif
+#ifndef UINT16
+typedef unsigned short                  UINT16;
+#endif
+#ifndef UINT32
+typedef unsigned long                   UINT32;
+#endif
+#ifndef UINT8D
+typedef unsigned char  data             UINT8D;
+#endif
+#ifndef UINT16D
+typedef unsigned short data             UINT16D;
+#endif
+#ifndef UINT32D
+typedef unsigned long  data             UINT32D;
+#endif
+#ifndef UINT8I
+typedef unsigned char  idata            UINT8I;
+#endif
+#ifndef UINT16I
+typedef unsigned short idata            UINT16I;
+#endif
+#ifndef UINT32I
+typedef unsigned long  idata            UINT32I;
+#endif
+#ifndef UINT8X
+typedef unsigned char  xdata            UINT8X;
+#endif
+#ifndef UINT16X
+typedef unsigned short xdata            UINT16X;
+#endif
+#ifndef UINT32X
+typedef unsigned long  xdata            UINT32X;
+#endif
+#ifndef UINT8V
+typedef unsigned char volatile          UINT8V;
+#endif
+#ifndef UINT8DV
+typedef unsigned char volatile data     UINT8DV;
+#endif
+#ifndef UINT8XV
+typedef unsigned char volatile xdata    UINT8XV;
+#endif
+#ifndef UINT8PV
+typedef unsigned char volatile pdata    UINT8PV;
+#endif
+#ifndef UINT8C
+typedef const unsigned char code        UINT8C;
+#endif
+#ifndef PUINT8
+typedef unsigned char                 *PUINT8;
+#endif
+#ifndef PUINT16
+typedef unsigned short                *PUINT16;
+#endif
+#ifndef PUINT32
+typedef unsigned long                 *PUINT32;
+#endif
+#ifndef PUINT8I
+typedef unsigned char  idata          *PUINT8I;
+#endif
+#ifndef PUINT16I
+typedef unsigned short idata          *PUINT16I;
+#endif
+#ifndef PUINT32I
+typedef unsigned long  idata          *PUINT32I;
+#endif
+#ifndef PUINT8X
+typedef unsigned char  xdata          *PUINT8X;
+#endif
+#ifndef PUINT16X
+typedef unsigned short xdata          *PUINT16X;
+#endif
+#ifndef PUINT32X
+typedef unsigned long  xdata          *PUINT32X;
+#endif
+#ifndef PUINT8V
+typedef unsigned char volatile        *PUINT8V;
+#endif
+#ifndef PUINT8DV
+typedef unsigned char volatile data   *PUINT8DV;
+#endif
+#ifndef PUINT8XV
+typedef unsigned char volatile xdata  *PUINT8XV;
+#endif
+#ifndef PUINT8PV
+typedef unsigned char volatile pdata  *PUINT8PV;
+#endif
+#ifndef PUINT8C
+typedef const unsigned char code      *PUINT8C;
+#endif
+
+#ifndef STRUCT_OFFSET
+#define STRUCT_OFFSET( s, m )       ( (UINT8)( & (((s) *)0) -> (m) ) )  /* get the offset address for a member of a structure */
+#endif
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif  // __BASE_TYPE__
+
+#ifndef __CH554_H__
+#define __CH554_H__
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*----- SFR --------------------------------------------------------------*/
+/*  sbit are bit addressable, others are byte addressable */
+
+/*  System Registers  */
+sfr PSW             = 0xD0;         // program status word
+ sbit CY            = PSW^7;        // carry flag
+ sbit AC            = PSW^6;        // auxiliary carry flag
+ sbit F0            = PSW^5;        // bit addressable general purpose flag 0
+ sbit RS1           = PSW^4;        // register R0-R7 bank selection high bit
+ sbit RS0           = PSW^3;        // register R0-R7 bank selection low bit
+#define MASK_PSW_RS       0x18      // bit mask of register R0-R7 bank selection
+// RS1 & RS0: register R0-R7 bank selection
+//    00 - bank 0, R0-R7 @ address 0x00-0x07
+//    01 - bank 1, R0-R7 @ address 0x08-0x0F
+//    10 - bank 2, R0-R7 @ address 0x10-0x17
+//    11 - bank 3, R0-R7 @ address 0x18-0x1F
+ sbit OV            = PSW^2;        // overflow flag
+ sbit F1            = PSW^1;        // bit addressable general purpose flag 1
+ sbit P             = PSW^0;        // ReadOnly: parity flag
+sfr ACC             = 0xE0;         // accumulator
+sfr B               = 0xF0;         // general purpose register B
+sfr SP              = 0x81;         // stack pointer
+//sfr16 DPTR          = 0x82;         // DPTR pointer, little-endian
+sfr DPL             = 0x82;         // data pointer low
+sfr DPH             = 0x83;         // data pointer high
+sfr SAFE_MOD        = 0xA1;         // WriteOnly: writing safe mode
+//sfr CHIP_ID         = 0xA1;         // ReadOnly: reading chip ID
+#define CHIP_ID           SAFE_MOD
+sfr GLOBAL_CFG      = 0xB1;         // global config, Write@SafeMode
+#define bBOOT_LOAD        0x20      // ReadOnly: boot loader status for discriminating BootLoader or Application: set 1 by power on reset, clear 0 by software reset
+#define bSW_RESET         0x10      // software reset bit, auto clear by hardware
+#define bCODE_WE          0x08      // enable flash-ROM (include code & Data-Flash) being program or erasing: 0=writing protect, 1=enable program and erase
+#define bDATA_WE          0x04      // enable Data-Flash (flash-ROM data area) being program or erasing: 0=writing protect, 1=enable program and erase
+#define bLDO3V3_OFF       0x02      // disable 5V->3.3V LDO: 0=enable LDO for USB and internal oscillator under 5V power, 1=disable LDO, V33 pin input external 3.3V power
+#define bWDOG_EN          0x01      // enable watch-dog reset if watch-dog timer overflow: 0=as timer only, 1=enable reset if timer overflow
+
+/* Clock and Sleep and Power Registers */
+sfr PCON            = 0x87;         // power control and reset flag
+#define SMOD              0x80      // baud rate selection for UART0 mode 1/2/3: 0=slow(Fsys/128 @mode2, TF1/32 @mode1/3, no effect for TF2),
+                                    //   1=fast(Fsys/32 @mode2, TF1/16 @mode1/3, no effect for TF2)
+#define bRST_FLAG1        0x20      // ReadOnly: recent reset flag high bit
+#define bRST_FLAG0        0x10      // ReadOnly: recent reset flag low bit
+#define MASK_RST_FLAG     0x30      // ReadOnly: bit mask of recent reset flag
+#define RST_FLAG_SW       0x00
+#define RST_FLAG_POR      0x10
+#define RST_FLAG_WDOG     0x20
+#define RST_FLAG_PIN      0x30
+// bPC_RST_FLAG1 & bPC_RST_FLAG0: recent reset flag
+//    00 - software reset, by bSW_RESET=1 @(bBOOT_LOAD=0 or bWDOG_EN=1)
+//    01 - power on reset
+//    10 - watch-dog timer overflow reset
+//    11 - external input manual reset by RST pin
+#define GF1               0x08      // general purpose flag bit 1
+#define GF0               0x04      // general purpose flag bit 0
+#define PD                0x02      // power-down enable bit, auto clear by wake-up hardware
+sfr CLOCK_CFG       = 0xB9;         // system clock config: lower 3 bits for system clock Fsys, Write@SafeMode
+#define bOSC_EN_INT       0x80      // internal oscillator enable and original clock selection: 1=enable & select internal clock, 0=disable & select external clock
+#define bOSC_EN_XT        0x40      // external oscillator enable, need quartz crystal or ceramic resonator between XI and XO pins
+#define bWDOG_IF_TO       0x20      // ReadOnly: watch-dog timer overflow interrupt flag, cleared by reload watch-dog count or auto cleared when MCU enter interrupt routine
+#define bROM_CLK_FAST     0x10      // flash-ROM clock frequency selection: 0=normal(for Fosc>=16MHz), 1=fast(for Fosc<16MHz)
+#define bRST              0x08      // ReadOnly: pin RST input
+#define bT2EX_            0x08      // alternate pin for T2EX
+#define bCAP2_            0x08      // alternate pin for CAP2
+#define MASK_SYS_CK_SEL   0x07      // bit mask of system clock Fsys selection
+/*
+   Fxt = 24MHz(8MHz~25MHz for non-USB application), from external oscillator @XI&XO
+   Fosc = bOSC_EN_INT ? 24MHz : Fxt
+   Fpll = Fosc * 4 => 96MHz (32MHz~100MHz for non-USB application)
+   Fusb4x = Fpll / 2 => 48MHz (Fixed)
+              MASK_SYS_CK_SEL[2] [1] [0]
+   Fsys = Fpll/3   =  32MHz:  1   1   1
+   Fsys = Fpll/4   =  24MHz:  1   1   0
+   Fsys = Fpll/6   =  16MHz:  1   0   1
+   Fsys = Fpll/8   =  12MHz:  1   0   0
+   Fsys = Fpll/16  =   6MHz:  0   1   1
+   Fsys = Fpll/32  =   3MHz:  0   1   0
+   Fsys = Fpll/128 = 750KHz:  0   0   1
+   Fsys = Fpll/512 =187.5KHz: 0   0   0
+*/
+sfr WAKE_CTRL       = 0xA9;         // wake-up control, Write@SafeMode
+#define bWAK_BY_USB       0x80      // enable wake-up by USB event
+#define bWAK_RXD1_LO      0x40      // enable wake-up by RXD1 low level
+#define bWAK_P1_5_LO      0x20      // enable wake-up by pin P1.5 low level
+#define bWAK_P1_4_LO      0x10      // enable wake-up by pin P1.4 low level
+#define bWAK_P1_3_LO      0x08      // enable wake-up by pin P1.3 low level
+#define bWAK_RST_HI       0x04      // enable wake-up by pin RST high level
+#define bWAK_P3_2E_3L     0x02      // enable wake-up by pin P3.2 (INT0) edge or pin P3.3 (INT1) low level
+#define bWAK_RXD0_LO      0x01      // enable wake-up by RXD0 low level
+sfr RESET_KEEP      = 0xFE;         // value keeper during reset
+sfr WDOG_COUNT      = 0xFF;         // watch-dog count, count by clock frequency Fsys/65536
+
+/*  Interrupt Registers  */
+sfr IE              = 0xA8;         // interrupt enable
+ sbit EA            = IE^7;         // enable global interrupts: 0=disable, 1=enable if E_DIS=0
+ sbit E_DIS         = IE^6;         // disable global interrupts, intend to inhibit interrupt during some flash-ROM operation: 0=enable if EA=1, 1=disable
+ sbit ET2           = IE^5;         // enable timer2 interrupt
+ sbit ES            = IE^4;         // enable UART0 interrupt
+ sbit ET1           = IE^3;         // enable timer1 interrupt
+ sbit EX1           = IE^2;         // enable external interrupt INT1
+ sbit ET0           = IE^1;         // enable timer0 interrupt
+ sbit EX0           = IE^0;         // enable external interrupt INT0
+sfr IP              = 0xB8;         // interrupt priority and current priority
+ sbit PH_FLAG       = IP^7;         // ReadOnly: high level priority action flag
+ sbit PL_FLAG       = IP^6;         // ReadOnly: low level priority action flag
+// PH_FLAG & PL_FLAG: current interrupt priority
+//    00 - no interrupt now
+//    01 - low level priority interrupt action now
+//    10 - high level priority interrupt action now
+//    11 - unknown error
+ sbit PT2           = IP^5;         // timer2 interrupt priority level
+ sbit PS            = IP^4;         // UART0 interrupt priority level
+ sbit PT1           = IP^3;         // timer1 interrupt priority level
+ sbit PX1           = IP^2;         // external interrupt INT1 priority level
+ sbit PT0           = IP^1;         // timer0 interrupt priority level
+ sbit PX0           = IP^0;         // external interrupt INT0 priority level
+sfr IE_EX           = 0xE8;         // extend interrupt enable
+ sbit IE_WDOG       = IE_EX^7;      // enable watch-dog timer interrupt
+ sbit IE_GPIO       = IE_EX^6;      // enable GPIO input interrupt
+ sbit IE_PWMX       = IE_EX^5;      // enable PWM1/2 interrupt
+ sbit IE_UART1      = IE_EX^4;      // enable UART1 interrupt
+ sbit IE_ADC        = IE_EX^3;      // enable ADC interrupt
+ sbit IE_USB        = IE_EX^2;      // enable USB interrupt
+ sbit IE_TKEY       = IE_EX^1;      // enable touch-key timer interrupt
+ sbit IE_SPI0       = IE_EX^0;      // enable SPI0 interrupt
+sfr IP_EX           = 0xE9;         // extend interrupt priority
+#define bIP_LEVEL         0x80      // ReadOnly: current interrupt nested level: 0=no interrupt or two levels, 1=one level
+#define bIP_GPIO          0x40      // GPIO input interrupt priority level
+#define bIP_PWMX          0x20      // PWM1/2 interrupt priority level
+#define bIP_UART1         0x10      // UART1 interrupt priority level
+#define bIP_ADC           0x08      // ADC interrupt priority level
+#define bIP_USB           0x04      // USB interrupt priority level
+#define bIP_TKEY          0x02      // touch-key timer interrupt priority level
+#define bIP_SPI0          0x01      // SPI0 interrupt priority level
+sfr GPIO_IE         = 0xC7;         // GPIO interrupt enable
+#define bIE_IO_EDGE       0x80      // enable GPIO edge interrupt: 0=low/high level, 1=falling/rising edge
+#define bIE_RXD1_LO       0x40      // enable interrupt by RXD1 low level / falling edge
+#define bIE_P1_5_LO       0x20      // enable interrupt by pin P1.5 low level / falling edge
+#define bIE_P1_4_LO       0x10      // enable interrupt by pin P1.4 low level / falling edge
+#define bIE_P1_3_LO       0x08      // enable interrupt by pin P1.3 low level / falling edge
+#define bIE_RST_HI        0x04      // enable interrupt by pin RST high level / rising edge
+#define bIE_P3_1_LO       0x02      // enable interrupt by pin P3.1 low level / falling edge
+#define bIE_RXD0_LO       0x01      // enable interrupt by RXD0 low level / falling edge
+
+/*  FlashROM and Data-Flash Registers  */
+sfr16 ROM_ADDR      = 0x84;         // address for flash-ROM, little-endian
+sfr ROM_ADDR_L      = 0x84;         // address low byte for flash-ROM
+sfr ROM_ADDR_H      = 0x85;         // address high byte for flash-ROM
+sfr16 ROM_DATA      = 0x8E;         // data for flash-ROM writing, little-endian
+sfr ROM_DATA_L      = 0x8E;         // data low byte for flash-ROM writing, data byte for Data-Flash reading/writing
+sfr ROM_DATA_H      = 0x8F;         // data high byte for flash-ROM writing
+sfr ROM_CTRL        = 0x86;         // WriteOnly: flash-ROM control
+#define ROM_CMD_WRITE     0x9A      // WriteOnly: flash-ROM word or Data-Flash byte write operation command
+#define ROM_CMD_READ      0x8E      // WriteOnly: Data-Flash byte read operation command
+//sfr ROM_STATUS      = 0x86;         // ReadOnly: flash-ROM status
+#define ROM_STATUS        ROM_CTRL
+#define bROM_ADDR_OK      0x40      // ReadOnly: flash-ROM writing operation address valid flag, can be reviewed before or after operation: 0=invalid parameter, 1=address valid
+#define bROM_CMD_ERR      0x02      // ReadOnly: flash-ROM operation command error flag: 0=command accepted, 1=unknown command
+
+/*  Port Registers  */
+sfr P1              = 0x90;         // port 1 input & output
+ sbit SCK           = P1^7;         // serial clock for SPI0
+ sbit TXD1          = P1^7;         // TXD output for UART1
+ sbit TIN5          = P1^7;         // TIN5 for Touch-Key
+ sbit MISO          = P1^6;         // master serial data input or slave serial data output for SPI0
+ sbit RXD1          = P1^6;         // RXD input for UART1
+ sbit TIN4          = P1^6;         // TIN4 for Touch-Key
+ sbit MOSI          = P1^5;         // master serial data output or slave serial data input for SPI0
+ sbit PWM1          = P1^5;         // PWM output for PWM1
+ sbit TIN3          = P1^5;         // TIN3 for Touch-Key
+ sbit UCC2          = P1^5;         // CC2 for USB type-C
+ sbit AIN2          = P1^5;         // AIN2 for ADC
+ sbit T2_           = P1^4;         // alternate pin for T2
+ sbit CAP1_         = P1^4;         // alternate pin for CAP1
+ sbit SCS           = P1^4;         // slave chip-selection input for SPI0
+ sbit TIN2          = P1^4;         // TIN2 for Touch-Key
+ sbit UCC1          = P1^4;         // CC1 for USB type-C
+ sbit AIN1          = P1^4;         // AIN1 for ADC
+ sbit TXD_          = P1^3;         // alternate pin for TXD of UART0
+ sbit RXD_          = P1^2;         // alternate pin for RXD of UART0
+ sbit T2EX          = P1^1;         // external trigger input for timer2 reload & capture
+ sbit CAP2          = P1^1;         // capture2 input for timer2
+ sbit TIN1          = P1^1;         // TIN1 for Touch-Key
+ sbit VBUS2         = P1^1;         // VBUS2 for USB type-C
+ sbit AIN0          = P1^1;         // AIN0 for ADC
+ sbit T2            = P1^0;         // external count input
+ sbit CAP1          = P1^0;         // capture1 input for timer2
+ sbit TIN0          = P1^0;         // TIN0 for Touch-Key
+sfr P1_MOD_OC       = 0x92;         // port 1 output mode: 0=push-pull, 1=open-drain
+sfr P1_DIR_PU       = 0x93;         // port 1 direction for push-pull or pullup enable for open-drain
+// Pn_MOD_OC & Pn_DIR_PU: pin input & output configuration for Pn (n=1/3)
+//   0 0:  float input only, without pullup resistance
+//   0 1:  push-pull output, strong driving high level and low level
+//   1 0:  open-drain output and input without pullup resistance
+//   1 1:  quasi-bidirectional (standard 8051 mode), open-drain output and input with pullup resistance, just driving high level strongly for 2 clocks if turning output level from low to high
+#define bSCK              0x80      // serial clock for SPI0
+#define bTXD1             0x80      // TXD output for UART1
+#define bMISO             0x40      // master serial data input or slave serial data output for SPI0
+#define bRXD1             0x40      // RXD input for UART1
+#define bMOSI             0x20      // master serial data output or slave serial data input for SPI0
+#define bPWM1             0x20      // PWM output for PWM1
+#define bUCC2             0x20      // CC2 for USB type-C
+#define bAIN2             0x20      // AIN2 for ADC
+#define bT2_              0x10      // alternate pin for T2
+#define bCAP1_            0x10      // alternate pin for CAP1
+#define bSCS              0x10      // slave chip-selection input for SPI0
+#define bUCC1             0x10      // CC1 for USB type-C
+#define bAIN1             0x10      // AIN1 for ADC
+#define bTXD_             0x08      // alternate pin for TXD of UART0
+#define bRXD_             0x04      // alternate pin for RXD of UART0
+#define bT2EX             0x02      // external trigger input for timer2 reload & capture
+#define bCAP2             bT2EX     // capture2 input for timer2
+#define bVBUS2            0x02      // VBUS2 for USB type-C
+#define bAIN0             0x02      // AIN0 for ADC
+#define bT2               0x01      // external count input or clock output for timer2
+#define bCAP1             bT2       // capture1 input for timer2
+sfr P2              = 0xA0;         // port 2
+sfr P3              = 0xB0;         // port 3 input & output
+ sbit UDM           = P3^7;         // ReadOnly: pin UDM input
+ sbit UDP           = P3^6;         // ReadOnly: pin UDP input
+ sbit T1            = P3^5;         // external count input for timer1
+ sbit PWM2          = P3^4;         // PWM output for PWM2
+ sbit RXD1_         = P3^4;         // alternate pin for RXD1
+ sbit T0            = P3^4;         // external count input for timer0
+ sbit INT1          = P3^3;         // external interrupt 1 input
+ sbit TXD1_         = P3^2;         // alternate pin for TXD1
+ sbit INT0          = P3^2;         // external interrupt 0 input
+ sbit VBUS1         = P3^2;         // VBUS1 for USB type-C
+ sbit AIN3          = P3^2;         // AIN3 for ADC
+ sbit PWM2_         = P3^1;         // alternate pin for PWM2
+ sbit TXD           = P3^1;         // TXD output for UART0
+ sbit PWM1_         = P3^0;         // alternate pin for PWM1
+ sbit RXD           = P3^0;         // RXD input for UART0
+sfr P3_MOD_OC       = 0x96;         // port 3 output mode: 0=push-pull, 1=open-drain
+sfr P3_DIR_PU       = 0x97;         // port 3 direction for push-pull or pullup enable for open-drain
+#define bUDM              0x80      // ReadOnly: pin UDM input
+#define bUDP              0x40      // ReadOnly: pin UDP input
+#define bT1               0x20      // external count input for timer1
+#define bPWM2             0x10      // PWM output for PWM2
+#define bRXD1_            0x10      // alternate pin for RXD1
+#define bT0               0x10      // external count input for timer0
+#define bINT1             0x08      // external interrupt 1 input
+#define bTXD1_            0x04      // alternate pin for TXD1
+#define bINT0             0x04      // external interrupt 0 input
+#define bVBUS1            0x04      // VBUS1 for USB type-C
+#define bAIN3             0x04      // AIN3 for ADC
+#define bPWM2_            0x02      // alternate pin for PWM2
+#define bTXD              0x02      // TXD output for UART0
+#define bPWM1_            0x01      // alternate pin for PWM1
+#define bRXD              0x01      // RXD input for UART0
+sfr PIN_FUNC        = 0xC6;         // pin function selection
+#define bUSB_IO_EN        0x80      // USB UDP/UDM I/O pin enable: 0=P3.6/P3.7 as GPIO, 1=P3.6/P3.7 as USB
+#define bIO_INT_ACT       0x40      // ReadOnly: GPIO interrupt request action status
+#define bUART1_PIN_X      0x20      // UART1 alternate pin enable: 0=RXD1/TXD1 on P1.6/P1.7, 1=RXD1/TXD1 on P3.4/P3.2
+#define bUART0_PIN_X      0x10      // UART0 alternate pin enable: 0=RXD0/TXD0 on P3.0/P3.1, 1=RXD0/TXD0 on P1.2/P1.3
+#define bPWM2_PIN_X       0x08      // PWM2 alternate pin enable: 0=PWM2 on P3.4, 1=PWM2 on P3.1
+#define bPWM1_PIN_X       0x04      // PWM1 alternate pin enable: 0=PWM1 on P1.5, 1=PWM1 on P3.0
+#define bT2EX_PIN_X       0x02      // T2EX/CAP2 alternate pin enable: 0=T2EX/CAP2 on P1.1, 1=T2EX/CAP2 on RST
+#define bT2_PIN_X         0x01      // T2/CAP1 alternate pin enable: 0=T2/CAP1 on P1.1, 1=T2/CAP1 on P1.4
+sfr XBUS_AUX        = 0xA2;         // xBUS auxiliary setting
+#define bUART0_TX         0x80      // ReadOnly: indicate UART0 transmittal status
+#define bUART0_RX         0x40      // ReadOnly: indicate UART0 receiving status
+#define bSAFE_MOD_ACT     0x20      // ReadOnly: safe mode action status
+#define GF2               0x08      // general purpose flag bit 2
+#define bDPTR_AUTO_INC    0x04      // enable DPTR auto increase if finished MOVX_@DPTR instruction
+#define DPS               0x01      // dual DPTR selection: 0=DPTR0 selected, 1=DPTR1 selected
+
+/*  Timer0/1 Registers  */
+sfr TCON            = 0x88;         // timer 0/1 control and external interrupt control
+ sbit TF1           = TCON^7;       // timer1 overflow & interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit TR1           = TCON^6;       // timer1 run enable
+ sbit TF0           = TCON^5;       // timer0 overflow & interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit TR0           = TCON^4;       // timer0 run enable
+ sbit IE1           = TCON^3;       // INT1 interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit IT1           = TCON^2;       // INT1 interrupt type: 0=low level action, 1=falling edge action
+ sbit IE0           = TCON^1;       // INT0 interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit IT0           = TCON^0;       // INT0 interrupt type: 0=low level action, 1=falling edge action
+sfr TMOD            = 0x89;         // timer 0/1 mode
+#define bT1_GATE          0x80      // gate control of timer1: 0=timer1 run enable while TR1=1, 1=timer1 run enable while P3.3 (INT1) pin is high and TR1=1
+#define bT1_CT            0x40      // counter or timer mode selection for timer1: 0=timer, use internal clock, 1=counter, use P3.5 (T1) pin falling edge as clock
+#define bT1_M1            0x20      // timer1 mode high bit
+#define bT1_M0            0x10      // timer1 mode low bit
+#define MASK_T1_MOD       0x30      // bit mask of timer1 mode
+// bT1_M1 & bT1_M0: timer1 mode
+//   00: mode 0, 13-bit timer or counter by cascaded TH1 and lower 5 bits of TL1, the upper 3 bits of TL1 are ignored
+//   01: mode 1, 16-bit timer or counter by cascaded TH1 and TL1
+//   10: mode 2, TL1 operates as 8-bit timer or counter, and TH1 provide initial value for TL1 auto-reload
+//   11: mode 3, stop timer1
+#define bT0_GATE          0x08      // gate control of timer0: 0=timer0 run enable while TR0=1, 1=timer0 run enable while P3.2 (INT0) pin is high and TR0=1
+#define bT0_CT            0x04      // counter or timer mode selection for timer0: 0=timer, use internal clock, 1=counter, use P3.4 (T0) pin falling edge as clock
+#define bT0_M1            0x02      // timer0 mode high bit
+#define bT0_M0            0x01      // timer0 mode low bit
+#define MASK_T0_MOD       0x03      // bit mask of timer0 mode
+// bT0_M1 & bT0_M0: timer0 mode
+//   00: mode 0, 13-bit timer or counter by cascaded TH0 and lower 5 bits of TL0, the upper 3 bits of TL0 are ignored
+//   01: mode 1, 16-bit timer or counter by cascaded TH0 and TL0
+//   10: mode 2, TL0 operates as 8-bit timer or counter, and TH0 provide initial value for TL0 auto-reload
+//   11: mode 3, TL0 is 8-bit timer or counter controlled by standard timer0 bits, TH0 is 8-bit timer using TF1 and controlled by TR1, timer1 run enable if it is not mode 3
+sfr TL0             = 0x8A;         // low byte of timer 0 count
+sfr TL1             = 0x8B;         // low byte of timer 1 count
+sfr TH0             = 0x8C;         // high byte of timer 0 count
+sfr TH1             = 0x8D;         // high byte of timer 1 count
+
+/*  UART0 Registers  */
+sfr SCON            = 0x98;         // UART0 control (serial port control)
+ sbit SM0           = SCON^7;       // UART0 mode bit0, selection data bit: 0=8 bits data, 1=9 bits data
+ sbit SM1           = SCON^6;       // UART0 mode bit1, selection baud rate: 0=fixed, 1=variable
+// SM0 & SM1: UART0 mode
+//    00 - mode 0, shift Register, baud rate fixed at: Fsys/12
+//    01 - mode 1, 8-bit UART,     baud rate = variable by timer1 or timer2 overflow rate
+//    10 - mode 2, 9-bit UART,     baud rate fixed at: Fsys/128@SMOD=0, Fsys/32@SMOD=1
+//    11 - mode 3, 9-bit UART,     baud rate = variable by timer1 or timer2 overflow rate
+ sbit SM2           = SCON^5;       // enable multi-device communication in mode 2/3
+#define MASK_UART0_MOD    0xE0      // bit mask of UART0 mode
+ sbit REN           = SCON^4;       // enable UART0 receiving
+ sbit TB8           = SCON^3;       // the 9th transmitted data bit in mode 2/3
+ sbit RB8           = SCON^2;       // 9th data bit received in mode 2/3, or stop bit received for mode 1
+ sbit TI            = SCON^1;       // transmit interrupt flag, set by hardware after completion of a serial transmittal, need software clear
+ sbit RI            = SCON^0;       // receive interrupt flag, set by hardware after completion of a serial receiving, need software clear
+sfr SBUF            = 0x99;         // UART0 data buffer: reading for receiving, writing for transmittal
+
+/*  Timer2/Capture2 Registers  */
+sfr T2CON           = 0xC8;         // timer 2 control
+ sbit TF2           = T2CON^7;      // timer2 overflow & interrupt flag, need software clear, the flag will not be set when either RCLK=1 or TCLK=1
+ sbit CAP1F         = T2CON^7;      // timer2 capture 1 interrupt flag, set by T2 edge trigger if bT2_CAP1_EN=1, need software clear
+ sbit EXF2          = T2CON^6;      // timer2 external flag, set by T2EX edge trigger if EXEN2=1, need software clear
+ sbit RCLK          = T2CON^5;      // selection UART0 receiving clock: 0=timer1 overflow pulse, 1=timer2 overflow pulse
+ sbit TCLK          = T2CON^4;      // selection UART0 transmittal clock: 0=timer1 overflow pulse, 1=timer2 overflow pulse
+ sbit EXEN2         = T2CON^3;      // enable T2EX trigger function: 0=ignore T2EX, 1=trigger reload or capture by T2EX edge
+ sbit TR2           = T2CON^2;      // timer2 run enable
+ sbit C_T2          = T2CON^1;      // timer2 clock source selection: 0=timer base internal clock, 1=external edge counter base T2 falling edge
+ sbit CP_RL2        = T2CON^0;      // timer2 function selection (force 0 if RCLK=1 or TCLK=1): 0=timer and auto reload if count overflow or T2EX edge, 1=capture by T2EX edge
+sfr T2MOD           = 0xC9;         // timer 2 mode and timer 0/1/2 clock mode
+#define bTMR_CLK          0x80      // fastest internal clock mode for timer 0/1/2 under faster clock mode: 0=use divided clock, 1=use original Fsys as clock without dividing
+#define bT2_CLK           0x40      // timer2 internal clock frequency selection: 0=standard clock, Fsys/12 for timer mode, Fsys/4 for UART0 clock mode,
+                                    //   1=faster clock, Fsys/4 @bTMR_CLK=0 or Fsys @bTMR_CLK=1 for timer mode, Fsys/2 @bTMR_CLK=0 or Fsys @bTMR_CLK=1 for UART0 clock mode
+#define bT1_CLK           0x20      // timer1 internal clock frequency selection: 0=standard clock, Fsys/12, 1=faster clock, Fsys/4 if bTMR_CLK=0 or Fsys if bTMR_CLK=1
+#define bT0_CLK           0x10      // timer0 internal clock frequency selection: 0=standard clock, Fsys/12, 1=faster clock, Fsys/4 if bTMR_CLK=0 or Fsys if bTMR_CLK=1
+#define bT2_CAP_M1        0x08      // timer2 capture mode high bit
+#define bT2_CAP_M0        0x04      // timer2 capture mode low bit
+// bT2_CAP_M1 & bT2_CAP_M0: timer2 capture point selection
+//   x0: from falling edge to falling edge
+//   01: from any edge to any edge (level changing)
+//   11: from rising edge to rising edge
+#define T2OE              0x02      // enable timer2 generated clock output: 0=disable output, 1=enable clock output at T2 pin, frequency = TF2/2
+#define bT2_CAP1_EN       0x01      // enable T2 trigger function for capture 1 of timer2 if RCLK=0 & TCLK=0 & CP_RL2=1 & C_T2=0 & T2OE=0
+sfr16 RCAP2         = 0xCA;         // reload & capture value, little-endian
+sfr RCAP2L          = 0xCA;         // low byte of reload & capture value
+sfr RCAP2H          = 0xCB;         // high byte of reload & capture value
+sfr16 T2COUNT       = 0xCC;         // counter, little-endian
+sfr TL2             = 0xCC;         // low byte of timer 2 count
+sfr TH2             = 0xCD;         // high byte of timer 2 count
+sfr16 T2CAP1        = 0xCE;         // ReadOnly: capture 1 value for timer2
+sfr T2CAP1L         = 0xCE;         // ReadOnly: capture 1 value low byte for timer2
+sfr T2CAP1H         = 0xCF;         // ReadOnly: capture 1 value high byte for timer2
+
+/*  PWM1/2 Registers  */
+sfr PWM_DATA2       = 0x9B;         // PWM data for PWM2
+sfr PWM_DATA1       = 0x9C;         // PWM data for PWM1
+sfr PWM_CTRL        = 0x9D;         // PWM 1/2 control
+#define bPWM_IE_END       0x80      // enable interrupt for PWM mode cycle end
+#define bPWM2_POLAR       0x40      // PWM2 output polarity: 0=default low and high action, 1=default high and low action
+#define bPWM1_POLAR       0x20      // PWM1 output polarity: 0=default low and high action, 1=default high and low action
+#define bPWM_IF_END       0x10      // interrupt flag for cycle end, write 1 to clear or write PWM_CYCLE or load new data to clear
+#define bPWM2_OUT_EN      0x08      // PWM2 output enable
+#define bPWM1_OUT_EN      0x04      // PWM1 output enable
+#define bPWM_CLR_ALL      0x02      // force clear FIFO and count of PWM1/2
+sfr PWM_CK_SE       = 0x9E;         // clock divisor setting
+
+/*  SPI0/Master0/Slave Registers  */
+sfr SPI0_STAT       = 0xF8;         // SPI 0 status
+ sbit S0_FST_ACT    = SPI0_STAT^7;  // ReadOnly: indicate first byte received status for SPI0
+ sbit S0_IF_OV      = SPI0_STAT^6;  // interrupt flag for slave mode FIFO overflow, direct bit address clear or write 1 to clear
+ sbit S0_IF_FIRST   = SPI0_STAT^5;  // interrupt flag for first byte received, direct bit address clear or write 1 to clear
+ sbit S0_IF_BYTE    = SPI0_STAT^4;  // interrupt flag for a byte data exchanged, direct bit address clear or write 1 to clear or accessing FIFO to clear if bS0_AUTO_IF=1
+ sbit S0_FREE       = SPI0_STAT^3;  // ReadOnly: SPI0 free status
+ sbit S0_T_FIFO     = SPI0_STAT^2;  // ReadOnly: tx FIFO count for SPI0
+ sbit S0_R_FIFO     = SPI0_STAT^0;  // ReadOnly: rx FIFO count for SPI0
+sfr SPI0_DATA       = 0xF9;         // FIFO data port: reading for receiving, writing for transmittal
+sfr SPI0_CTRL       = 0xFA;         // SPI 0 control
+#define bS0_MISO_OE       0x80      // SPI0 MISO output enable
+#define bS0_MOSI_OE       0x40      // SPI0 MOSI output enable
+#define bS0_SCK_OE        0x20      // SPI0 SCK output enable
+#define bS0_DATA_DIR      0x10      // SPI0 data direction: 0=out(master_write), 1=in(master_read)
+#define bS0_MST_CLK       0x08      // SPI0 master clock mode: 0=mode 0 with default low, 1=mode 3 with default high
+#define bS0_2_WIRE        0x04      // enable SPI0 two wire mode: 0=3 wire (SCK+MOSI+MISO), 1=2 wire (SCK+MISO)
+#define bS0_CLR_ALL       0x02      // force clear FIFO and count of SPI0
+#define bS0_AUTO_IF       0x01      // enable FIFO accessing to auto clear S0_IF_BYTE interrupt flag
+sfr SPI0_CK_SE      = 0xFB;         // clock divisor setting
+//sfr SPI0_S_PRE      = 0xFB;         // preset value for SPI slave
+#define SPI0_S_PRE        SPI0_CK_SE
+sfr SPI0_SETUP      = 0xFC;         // SPI 0 setup
+#define bS0_MODE_SLV      0x80      // SPI0 slave mode: 0=master, 1=slave
+#define bS0_IE_FIFO_OV    0x40      // enable interrupt for slave mode FIFO overflow
+#define bS0_IE_FIRST      0x20      // enable interrupt for first byte received for SPI0 slave mode
+#define bS0_IE_BYTE       0x10      // enable interrupt for a byte received
+#define bS0_BIT_ORDER     0x08      // SPI0 bit data order: 0=MSB first, 1=LSB first
+#define bS0_SLV_SELT      0x02      // ReadOnly: SPI0 slave mode chip selected status: 0=unselected, 1=selected
+#define bS0_SLV_PRELOAD   0x01      // ReadOnly: SPI0 slave mode data pre-loading status just after chip-selection
+
+/*  UART1 Registers  */
+sfr SCON1           = 0xC0;         // UART1 control (serial port control)
+ sbit U1SM0         = SCON1^7;      // UART1 mode, selection data bit: 0=8 bits data, 1=9 bits data
+ sbit U1SMOD        = SCON1^5;      // UART1 2X baud rate selection: 0=slow(Fsys/32/(256-SBAUD1)), 1=fast(Fsys/16/(256-SBAUD1))
+ sbit U1REN         = SCON1^4;      // enable UART1 receiving
+ sbit U1TB8         = SCON1^3;      // the 9th transmitted data bit in 9 bits data mode
+ sbit U1RB8         = SCON1^2;      // 9th data bit received in 9 bits data mode, or stop bit received for 8 bits data mode
+ sbit U1TI          = SCON1^1;      // transmit interrupt flag, set by hardware after completion of a serial transmittal, need software clear
+ sbit U1RI          = SCON1^0;      // receive interrupt flag, set by hardware after completion of a serial receiving, need software clear
+sfr SBUF1           = 0xC1;         // UART1 data buffer: reading for receiving, writing for transmittal
+sfr SBAUD1          = 0xC2;         // UART1 baud rate setting
+
+/*  ADC and comparator Registers  */
+sfr ADC_CTRL        = 0x80;         // ADC control
+ sbit CMPO          = ADC_CTRL^7;   // ReadOnly: comparator result input
+ sbit CMP_IF        = ADC_CTRL^6;   // flag for comparator result changed, direct bit address clear
+ sbit ADC_IF        = ADC_CTRL^5;   // interrupt flag for ADC finished, direct bit address clear
+ sbit ADC_START     = ADC_CTRL^4;   // set 1 to start ADC, auto cleared when ADC finished
+ sbit CMP_CHAN      = ADC_CTRL^3;   // comparator IN- input channel selection: 0=AIN1, 1=AIN3
+ sbit ADC_CHAN1     = ADC_CTRL^1;   // ADC/comparator IN+ channel selection high bit
+ sbit ADC_CHAN0     = ADC_CTRL^0;   // ADC/comparator IN+ channel selection low bit
+// ADC_CHAN1 & ADC_CHAN0: ADC/comparator IN+ channel selection
+//   00: AIN0(P1.1)
+//   01: AIN1(P1.4)
+//   10: AIN2(P1.5)
+//   11: AIN3(P3.2)
+sfr ADC_CFG         = 0x9A;         // ADC config
+#define bADC_EN           0x08      // control ADC power: 0=shut down ADC, 1=enable power for ADC
+#define bCMP_EN           0x04      // control comparator power: 0=shut down comparator, 1=enable power for comparator
+#define bADC_CLK          0x01      // ADC clock frequency selection: 0=slow clock, 384 Fosc cycles for each ADC, 1=fast clock, 96 Fosc cycles for each ADC
+sfr ADC_DATA        = 0x9F;         // ReadOnly: ADC data
+
+/*  Touch-key timer Registers  */
+sfr TKEY_CTRL       = 0xC3;         // touch-key control
+#define bTKC_IF           0x80      // ReadOnly: interrupt flag for touch-key timer, cleared by writing touch-key control or auto cleared when start touch-key checking
+#define bTKC_2MS          0x10      // touch-key timer cycle selection: 0=1mS, 1=2mS
+#define bTKC_CHAN2        0x04      // touch-key channel selection high bit
+#define bTKC_CHAN1        0x02      // touch-key channel selection middle bit
+#define bTKC_CHAN0        0x01      // touch-key channel selection low bit
+// bTKC_CHAN2 & bTKC_CHAN1 & bTKC_CHAN0: touch-key channel selection
+//   000: disable touch-key
+//   001: TIN0(P1.0)
+//   010: TIN1(P1.1)
+//   011: TIN2(P1.4)
+//   100: TIN3(P1.5)
+//   101: TIN4(P1.6)
+//   110: TIN5(P1.7)
+//   111: enable touch-key but disable all channel
+sfr16 TKEY_DAT      = 0xC4;         // ReadOnly: touch-key data, little-endian
+sfr TKEY_DATL       = 0xC4;         // ReadOnly: low byte of touch-key data
+sfr TKEY_DATH       = 0xC5;         // ReadOnly: high byte of touch-key data
+#define bTKD_CHG          0x80      // ReadOnly: indicate control changed, current data maybe invalid
+
+/*  USB/Host/Device Registers  */
+sfr USB_C_CTRL      = 0x91;         // USB type-C control
+#define bVBUS2_PD_EN      0x80      // USB VBUS2 10K pulldown resistance: 0=disable, 1=enable pullup
+#define bUCC2_PD_EN       0x40      // USB CC2 5.1K pulldown resistance: 0=disable, 1=enable pulldown
+#define bUCC2_PU1_EN      0x20      // USB CC2 pullup resistance control high bit
+#define bUCC2_PU0_EN      0x10      // USB CC2 pullup resistance control low bit
+#define bVBUS1_PD_EN      0x08      // USB VBUS1 10K pulldown resistance: 0=disable, 1=enable pullup
+#define bUCC1_PD_EN       0x04      // USB CC1 5.1K pulldown resistance: 0=disable, 1=enable pulldown
+#define bUCC1_PU1_EN      0x02      // USB CC1 pullup resistance control high bit
+#define bUCC1_PU0_EN      0x01      // USB CC1 pullup resistance control low bit
+// bUCC?_PU1_EN & bUCC?_PU0_EN: USB CC pullup resistance selection
+//   00: disable pullup resistance
+//   01: enable 56K pullup resistance for default USB power
+//   10: enable 22K pullup resistance for 1.5A USB power
+//   11: enable 10K pullup resistance for 3A USB power
+sfr UDEV_CTRL       = 0xD1;         // USB device physical port control
+#define bUD_PD_DIS        0x80      // disable USB UDP/UDM pulldown resistance: 0=enable pulldown, 1=disable
+#define bUD_DP_PIN        0x20      // ReadOnly: indicate current UDP pin level
+#define bUD_DM_PIN        0x10      // ReadOnly: indicate current UDM pin level
+#define bUD_LOW_SPEED     0x04      // enable USB physical port low speed: 0=full speed, 1=low speed
+#define bUD_GP_BIT        0x02      // general purpose bit
+#define bUD_PORT_EN       0x01      // enable USB physical port I/O: 0=disable, 1=enable
+//sfr UHOST_CTRL      = 0xD1;         // USB host physical port control
+#define UHOST_CTRL        UDEV_CTRL
+#define bUH_PD_DIS        0x80      // disable USB UDP/UDM pulldown resistance: 0=enable pulldown, 1=disable
+#define bUH_DP_PIN        0x20      // ReadOnly: indicate current UDP pin level
+#define bUH_DM_PIN        0x10      // ReadOnly: indicate current UDM pin level
+#define bUH_LOW_SPEED     0x04      // enable USB port low speed: 0=full speed, 1=low speed
+#define bUH_BUS_RESET     0x02      // control USB bus reset: 0=normal, 1=force bus reset
+#define bUH_PORT_EN       0x01      // enable USB port: 0=disable, 1=enable port, automatic disabled if USB device detached
+sfr UEP1_CTRL       = 0xD2;         // endpoint 1 control
+#define bUEP_R_TOG        0x80      // expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
+#define bUEP_T_TOG        0x40      // prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
+#define bUEP_AUTO_TOG     0x10      // enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
+#define bUEP_R_RES1       0x08      // handshake response type high bit for USB endpoint X receiving (OUT)
+#define bUEP_R_RES0       0x04      // handshake response type low bit for USB endpoint X receiving (OUT)
+#define MASK_UEP_R_RES    0x0C      // bit mask of handshake response type for USB endpoint X receiving (OUT)
+#define UEP_R_RES_ACK     0x00
+#define UEP_R_RES_TOUT    0x04
+#define UEP_R_RES_NAK     0x08
+#define UEP_R_RES_STALL   0x0C
+// bUEP_R_RES1 & bUEP_R_RES0: handshake response type for USB endpoint X receiving (OUT)
+//   00: ACK (ready)
+//   01: no response, time out to host, for non-zero endpoint isochronous transactions
+//   10: NAK (busy)
+//   11: STALL (error)
+#define bUEP_T_RES1       0x02      // handshake response type high bit for USB endpoint X transmittal (IN)
+#define bUEP_T_RES0       0x01      // handshake response type low bit for USB endpoint X transmittal (IN)
+#define MASK_UEP_T_RES    0x03      // bit mask of handshake response type for USB endpoint X transmittal (IN)
+#define UEP_T_RES_ACK     0x00
+#define UEP_T_RES_TOUT    0x01
+#define UEP_T_RES_NAK     0x02
+#define UEP_T_RES_STALL   0x03
+// bUEP_T_RES1 & bUEP_T_RES0: handshake response type for USB endpoint X transmittal (IN)
+//   00: DATA0 or DATA1 then expecting ACK (ready)
+//   01: DATA0 or DATA1 then expecting no response, time out from host, for non-zero endpoint isochronous transactions
+//   10: NAK (busy)
+//   11: STALL (error)
+sfr UEP1_T_LEN      = 0xD3;         // endpoint 1 transmittal length
+sfr UEP2_CTRL       = 0xD4;         // endpoint 2 control
+sfr UEP2_T_LEN      = 0xD5;         // endpoint 2 transmittal length
+sfr UEP3_CTRL       = 0xD6;         // endpoint 3 control
+sfr UEP3_T_LEN      = 0xD7;         // endpoint 3 transmittal length
+sfr USB_INT_FG      = 0xD8;         // USB interrupt flag
+ sbit U_IS_NAK      = USB_INT_FG^7; // ReadOnly: indicate current USB transfer is NAK received
+ sbit U_TOG_OK      = USB_INT_FG^6; // ReadOnly: indicate current USB transfer toggle is OK
+ sbit U_SIE_FREE    = USB_INT_FG^5; // ReadOnly: indicate USB SIE free status
+ sbit UIF_FIFO_OV   = USB_INT_FG^4; // FIFO overflow interrupt flag for USB, direct bit address clear or write 1 to clear
+ sbit UIF_HST_SOF   = USB_INT_FG^3; // host SOF timer interrupt flag for USB host, direct bit address clear or write 1 to clear
+ sbit UIF_SUSPEND   = USB_INT_FG^2; // USB suspend or resume event interrupt flag, direct bit address clear or write 1 to clear
+ sbit UIF_TRANSFER  = USB_INT_FG^1; // USB transfer completion interrupt flag, direct bit address clear or write 1 to clear
+ sbit UIF_DETECT    = USB_INT_FG^0; // device detected event interrupt flag for USB host mode, direct bit address clear or write 1 to clear
+ sbit UIF_BUS_RST   = USB_INT_FG^0; // bus reset event interrupt flag for USB device mode, direct bit address clear or write 1 to clear
+sfr USB_INT_ST      = 0xD9;         // ReadOnly: USB interrupt status
+#define bUIS_IS_NAK       0x80      // ReadOnly: indicate current USB transfer is NAK received for USB device mode
+#define bUIS_TOG_OK       0x40      // ReadOnly: indicate current USB transfer toggle is OK
+#define bUIS_TOKEN1       0x20      // ReadOnly: current token PID code bit 1 received for USB device mode
+#define bUIS_TOKEN0       0x10      // ReadOnly: current token PID code bit 0 received for USB device mode
+#define MASK_UIS_TOKEN    0x30      // ReadOnly: bit mask of current token PID code received for USB device mode
+#define UIS_TOKEN_OUT     0x00
+#define UIS_TOKEN_SOF     0x10
+#define UIS_TOKEN_IN      0x20
+#define UIS_TOKEN_SETUP   0x30
+// bUIS_TOKEN1 & bUIS_TOKEN0: current token PID code received for USB device mode
+//   00: OUT token PID received
+//   01: SOF token PID received
+//   10: IN token PID received
+//   11: SETUP token PID received
+#define MASK_UIS_ENDP     0x0F      // ReadOnly: bit mask of current transfer endpoint number for USB device mode
+#define MASK_UIS_H_RES    0x0F      // ReadOnly: bit mask of current transfer handshake response for USB host mode: 0000=no response, time out from device, others=handshake response PID received
+sfr USB_MIS_ST      = 0xDA;         // ReadOnly: USB miscellaneous status
+#define bUMS_SOF_PRES     0x80      // ReadOnly: indicate host SOF timer presage status
+#define bUMS_SOF_ACT      0x40      // ReadOnly: indicate host SOF timer action status for USB host
+#define bUMS_SIE_FREE     0x20      // ReadOnly: indicate USB SIE free status
+#define bUMS_R_FIFO_RDY   0x10      // ReadOnly: indicate USB receiving FIFO ready status (not empty)
+#define bUMS_BUS_RESET    0x08      // ReadOnly: indicate USB bus reset status
+#define bUMS_SUSPEND      0x04      // ReadOnly: indicate USB suspend status
+#define bUMS_DM_LEVEL     0x02      // ReadOnly: indicate UDM level saved at device attached to USB host
+#define bUMS_DEV_ATTACH   0x01      // ReadOnly: indicate device attached status on USB host
+sfr USB_RX_LEN      = 0xDB;         // ReadOnly: USB receiving length
+sfr UEP0_CTRL       = 0xDC;         // endpoint 0 control
+sfr UEP0_T_LEN      = 0xDD;         // endpoint 0 transmittal length
+sfr UEP4_CTRL       = 0xDE;         // endpoint 4 control
+sfr UEP4_T_LEN      = 0xDF;         // endpoint 4 transmittal length
+sfr USB_INT_EN      = 0xE1;         // USB interrupt enable
+#define bUIE_DEV_SOF      0x80      // enable interrupt for SOF received for USB device mode
+#define bUIE_DEV_NAK      0x40      // enable interrupt for NAK responded for USB device mode
+#define bUIE_FIFO_OV      0x10      // enable interrupt for FIFO overflow
+#define bUIE_HST_SOF      0x08      // enable interrupt for host SOF timer action for USB host mode
+#define bUIE_SUSPEND      0x04      // enable interrupt for USB suspend or resume event
+#define bUIE_TRANSFER     0x02      // enable interrupt for USB transfer completion
+#define bUIE_DETECT       0x01      // enable interrupt for USB device detected event for USB host mode
+#define bUIE_BUS_RST      0x01      // enable interrupt for USB bus reset event for USB device mode
+sfr USB_CTRL        = 0xE2;         // USB base control
+#define bUC_HOST_MODE     0x80      // enable USB host mode: 0=device mode, 1=host mode
+#define bUC_LOW_SPEED     0x40      // enable USB low speed: 0=full speed, 1=low speed
+#define bUC_DEV_PU_EN     0x20      // USB device enable and internal pullup resistance enable
+#define bUC_SYS_CTRL1     0x20      // USB system control high bit
+#define bUC_SYS_CTRL0     0x10      // USB system control low bit
+#define MASK_UC_SYS_CTRL  0x30      // bit mask of USB system control
+// bUC_HOST_MODE & bUC_SYS_CTRL1 & bUC_SYS_CTRL0: USB system control
+//   0 00: disable USB device and disable internal pullup resistance
+//   0 01: enable USB device and disable internal pullup resistance, need external pullup resistance
+//   0 1x: enable USB device and enable internal pullup resistance
+//   1 00: enable USB host and normal status
+//   1 01: enable USB host and force UDP/UDM output SE0 state
+//   1 10: enable USB host and force UDP/UDM output J state
+//   1 11: enable USB host and force UDP/UDM output resume or K state
+#define bUC_INT_BUSY      0x08      // enable automatic responding busy for device mode or automatic pause for host mode during interrupt flag UIF_TRANSFER valid
+#define bUC_RESET_SIE     0x04      // force reset USB SIE, need software clear
+#define bUC_CLR_ALL       0x02      // force clear FIFO and count of USB
+#define bUC_DMA_EN        0x01      // DMA enable and DMA interrupt enable for USB
+sfr USB_DEV_AD      = 0xE3;         // USB device address, lower 7 bits for USB device address
+#define bUDA_GP_BIT       0x80      // general purpose bit
+#define MASK_USB_ADDR     0x7F      // bit mask for USB device address
+sfr16 UEP2_DMA      = 0xE4;         // endpoint 2 buffer start address, little-endian
+sfr UEP2_DMA_L      = 0xE4;         // endpoint 2 buffer start address low byte
+sfr UEP2_DMA_H      = 0xE5;         // endpoint 2 buffer start address high byte
+sfr16 UEP3_DMA      = 0xE6;         // endpoint 3 buffer start address, little-endian
+sfr UEP3_DMA_L      = 0xE6;         // endpoint 3 buffer start address low byte
+sfr UEP3_DMA_H      = 0xE7;         // endpoint 3 buffer start address high byte
+sfr UEP4_1_MOD      = 0xEA;         // endpoint 4/1 mode
+#define bUEP1_RX_EN       0x80      // enable USB endpoint 1 receiving (OUT)
+#define bUEP1_TX_EN       0x40      // enable USB endpoint 1 transmittal (IN)
+#define bUEP1_BUF_MOD     0x10      // buffer mode of USB endpoint 1
+// bUEPn_RX_EN & bUEPn_TX_EN & bUEPn_BUF_MOD: USB endpoint 1/2/3 buffer mode, buffer start address is UEPn_DMA
+//   0 0 x:  disable endpoint and disable buffer
+//   1 0 0:  64 bytes buffer for receiving (OUT endpoint)
+//   1 0 1:  dual 64 bytes buffer by toggle bit bUEP_R_TOG selection for receiving (OUT endpoint), total=128bytes
+//   0 1 0:  64 bytes buffer for transmittal (IN endpoint)
+//   0 1 1:  dual 64 bytes buffer by toggle bit bUEP_T_TOG selection for transmittal (IN endpoint), total=128bytes
+//   1 1 0:  64 bytes buffer for receiving (OUT endpoint) + 64 bytes buffer for transmittal (IN endpoint), total=128bytes
+//   1 1 1:  dual 64 bytes buffer by bUEP_R_TOG selection for receiving (OUT endpoint) + dual 64 bytes buffer by bUEP_T_TOG selection for transmittal (IN endpoint), total=256bytes
+#define bUEP4_RX_EN       0x08      // enable USB endpoint 4 receiving (OUT)
+#define bUEP4_TX_EN       0x04      // enable USB endpoint 4 transmittal (IN)
+// bUEP4_RX_EN & bUEP4_TX_EN: USB endpoint 4 buffer mode, buffer start address is UEP0_DMA
+//   0 0:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint)
+//   1 0:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint) + 64 bytes buffer for endpoint 4 receiving (OUT endpoint), total=128bytes
+//   0 1:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint) + 64 bytes buffer for endpoint 4 transmittal (IN endpoint), total=128bytes
+//   1 1:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint)
+//           + 64 bytes buffer for endpoint 4 receiving (OUT endpoint) + 64 bytes buffer for endpoint 4 transmittal (IN endpoint), total=192bytes
+sfr UEP2_3_MOD      = 0xEB;         // endpoint 2/3 mode
+#define bUEP3_RX_EN       0x80      // enable USB endpoint 3 receiving (OUT)
+#define bUEP3_TX_EN       0x40      // enable USB endpoint 3 transmittal (IN)
+#define bUEP3_BUF_MOD     0x10      // buffer mode of USB endpoint 3
+#define bUEP2_RX_EN       0x08      // enable USB endpoint 2 receiving (OUT)
+#define bUEP2_TX_EN       0x04      // enable USB endpoint 2 transmittal (IN)
+#define bUEP2_BUF_MOD     0x01      // buffer mode of USB endpoint 2
+sfr16 UEP0_DMA      = 0xEC;         // endpoint 0 buffer start address, little-endian
+sfr UEP0_DMA_L      = 0xEC;         // endpoint 0 buffer start address low byte
+sfr UEP0_DMA_H      = 0xED;         // endpoint 0 buffer start address high byte
+sfr16 UEP1_DMA      = 0xEE;         // endpoint 1 buffer start address, little-endian
+sfr UEP1_DMA_L      = 0xEE;         // endpoint 1 buffer start address low byte
+sfr UEP1_DMA_H      = 0xEF;         // endpoint 1 buffer start address high byte
+//sfr UH_SETUP        = 0xD2;         // host aux setup
+#define UH_SETUP          UEP1_CTRL
+#define bUH_PRE_PID_EN    0x80      // USB host PRE PID enable for low speed device via hub
+#define bUH_SOF_EN        0x40      // USB host automatic SOF enable
+//sfr UH_RX_CTRL      = 0xD4;         // host receiver endpoint control
+#define UH_RX_CTRL        UEP2_CTRL
+#define bUH_R_TOG         0x80      // expected data toggle flag of host receiving (IN): 0=DATA0, 1=DATA1
+#define bUH_R_AUTO_TOG    0x10      // enable automatic toggle after successful transfer completion: 0=manual toggle, 1=automatic toggle
+#define bUH_R_RES         0x04      // prepared handshake response type for host receiving (IN): 0=ACK (ready), 1=no response, time out to device, for isochronous transactions
+//sfr UH_EP_PID       = 0xD5;         // host endpoint and token PID, lower 4 bits for endpoint number, upper 4 bits for token PID
+#define UH_EP_PID         UEP2_T_LEN
+#define MASK_UH_TOKEN     0xF0      // bit mask of token PID for USB host transfer
+#define MASK_UH_ENDP      0x0F      // bit mask of endpoint number for USB host transfer
+//sfr UH_TX_CTRL      = 0xD6;         // host transmittal endpoint control
+#define UH_TX_CTRL        UEP3_CTRL
+#define bUH_T_TOG         0x40      // prepared data toggle flag of host transmittal (SETUP/OUT): 0=DATA0, 1=DATA1
+#define bUH_T_AUTO_TOG    0x10      // enable automatic toggle after successful transfer completion: 0=manual toggle, 1=automatic toggle
+#define bUH_T_RES         0x01      // expected handshake response type for host transmittal (SETUP/OUT): 0=ACK (ready), 1=no response, time out from device, for isochronous transactions
+//sfr UH_TX_LEN       = 0xD7;         // host transmittal endpoint transmittal length
+#define UH_TX_LEN         UEP3_T_LEN
+//sfr UH_EP_MOD       = 0xEB;         // host endpoint mode
+#define UH_EP_MOD         UEP2_3_MOD
+#define bUH_EP_TX_EN      0x40      // enable USB host OUT endpoint transmittal
+#define bUH_EP_TBUF_MOD   0x10      // buffer mode of USB host OUT endpoint
+// bUH_EP_TX_EN & bUH_EP_TBUF_MOD: USB host OUT endpoint buffer mode, buffer start address is UH_TX_DMA
+//   0 x:  disable endpoint and disable buffer
+//   1 0:  64 bytes buffer for transmittal (OUT endpoint)
+//   1 1:  dual 64 bytes buffer by toggle bit bUH_T_TOG selection for transmittal (OUT endpoint), total=128bytes
+#define bUH_EP_RX_EN      0x08      // enable USB host IN endpoint receiving
+#define bUH_EP_RBUF_MOD   0x01      // buffer mode of USB host IN endpoint
+// bUH_EP_RX_EN & bUH_EP_RBUF_MOD: USB host IN endpoint buffer mode, buffer start address is UH_RX_DMA
+//   0 x:  disable endpoint and disable buffer
+//   1 0:  64 bytes buffer for receiving (IN endpoint)
+//   1 1:  dual 64 bytes buffer by toggle bit bUH_R_TOG selection for receiving (IN endpoint), total=128bytes
+//sfr16 UH_RX_DMA     = 0xE4;         // host rx endpoint buffer start address, little-endian
+#define UH_RX_DMA         UEP2_DMA
+//sfr UH_RX_DMA_L     = 0xE4;         // host rx endpoint buffer start address low byte
+#define UH_RX_DMA_L       UEP2_DMA_L
+//sfr UH_RX_DMA_H     = 0xE5;         // host rx endpoint buffer start address high byte
+#define UH_RX_DMA_H       UEP2_DMA_H
+//sfr16 UH_TX_DMA     = 0xE6;         // host tx endpoint buffer start address, little-endian
+#define UH_TX_DMA         UEP3_DMA
+//sfr UH_TX_DMA_L     = 0xE6;         // host tx endpoint buffer start address low byte
+#define UH_TX_DMA_L       UEP3_DMA_L
+//sfr UH_TX_DMA_H     = 0xE7;         // host tx endpoint buffer start address high byte
+#define UH_TX_DMA_H       UEP3_DMA_H
+
+/*----- XDATA: xRAM ------------------------------------------*/
+
+#define XDATA_RAM_SIZE    0x0400    // size of expanded xRAM, xdata SRAM embedded chip
+
+/*----- Reference Information --------------------------------------------*/
+#define ID_CH554          0x54      // chip ID
+
+/* Interrupt routine address and interrupt number */
+#define INT_ADDR_INT0     0x0003    // interrupt vector address for INT0
+#define INT_ADDR_TMR0     0x000B    // interrupt vector address for timer0
+#define INT_ADDR_INT1     0x0013    // interrupt vector address for INT1
+#define INT_ADDR_TMR1     0x001B    // interrupt vector address for timer1
+#define INT_ADDR_UART0    0x0023    // interrupt vector address for UART0
+#define INT_ADDR_TMR2     0x002B    // interrupt vector address for timer2
+#define INT_ADDR_SPI0     0x0033    // interrupt vector address for SPI0
+#define INT_ADDR_TKEY     0x003B    // interrupt vector address for touch-key timer
+#define INT_ADDR_USB      0x0043    // interrupt vector address for USB
+#define INT_ADDR_ADC      0x004B    // interrupt vector address for ADC
+#define INT_ADDR_UART1    0x0053    // interrupt vector address for UART1
+#define INT_ADDR_PWMX     0x005B    // interrupt vector address for PWM1/2
+#define INT_ADDR_GPIO     0x0063    // interrupt vector address for GPIO
+#define INT_ADDR_WDOG     0x006B    // interrupt vector address for watch-dog timer
+#define INT_NO_INT0       0         // interrupt number for INT0
+#define INT_NO_TMR0       1         // interrupt number for timer0
+#define INT_NO_INT1       2         // interrupt number for INT1
+#define INT_NO_TMR1       3         // interrupt number for timer1
+#define INT_NO_UART0      4         // interrupt number for UART0
+#define INT_NO_TMR2       5         // interrupt number for timer2
+#define INT_NO_SPI0       6         // interrupt number for SPI0
+#define INT_NO_TKEY       7         // interrupt number for touch-key timer
+#define INT_NO_USB        8         // interrupt number for USB
+#define INT_NO_ADC        9         // interrupt number for ADC
+#define INT_NO_UART1      10        // interrupt number for UART1
+#define INT_NO_PWMX       11        // interrupt number for PWM1/2
+#define INT_NO_GPIO       12        // interrupt number for GPIO
+#define INT_NO_WDOG       13        // interrupt number for watch-dog timer
+
+/* Special Program Space */
+#define DATA_FLASH_ADDR   0xC000    // start address of Data-Flash
+#define BOOT_LOAD_ADDR    0x3800    // start address of boot loader program
+#define ROM_CFG_ADDR      0x3FF8    // chip configuration information address
+#define ROM_CHIP_ID_HX    0x3FFA    // chip ID number highest byte (only low byte valid)
+#define ROM_CHIP_ID_LO    0x3FFC    // chip ID number low word
+#define ROM_CHIP_ID_HI    0x3FFE    // chip ID number high word
+
+/*
+New Instruction:   MOVX @DPTR1,A
+Instruction Code:  0xA5
+Instruction Cycle: 1
+Instruction Operation:
+   step-1. write ACC @DPTR1 into xdata SRAM embedded chip
+   step-2. increase DPTR1
+ASM example:
+       INC  XBUS_AUX
+       MOV  DPTR,#TARGET_ADDR ;DPTR1
+       DEC  XBUS_AUX
+       MOV  DPTR,#SOURCE_ADDR ;DPTR0
+       MOV  R7,#xxH
+ LOOP: MOVX A,@DPTR ;DPTR0
+       INC  DPTR    ;DPTR0, if need
+       DB   0A5H    ;MOVX @DPTR1,A & INC DPTR1
+       DJNZ R7,LOOP
+*/
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif  // __CH554_H__
+
+#ifndef __USB_DEF__
+#define __USB_DEF__
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*----- USB constant and structure define --------------------------------*/
+
+/* USB PID */
+#ifndef USB_PID_SETUP
+#define USB_PID_NULL            0x00    /* reserved PID */
+#define USB_PID_SOF             0x05
+#define USB_PID_SETUP           0x0D
+#define USB_PID_IN              0x09
+#define USB_PID_OUT             0x01
+#define USB_PID_ACK             0x02
+#define USB_PID_NAK             0x0A
+#define USB_PID_STALL           0x0E
+#define USB_PID_DATA0           0x03
+#define USB_PID_DATA1           0x0B
+#define USB_PID_PRE             0x0C
+#endif
+
+/* USB standard device request code */
+#ifndef USB_GET_DESCRIPTOR
+#define USB_GET_STATUS          0x00
+#define USB_CLEAR_FEATURE       0x01
+#define USB_SET_FEATURE         0x03
+#define USB_SET_ADDRESS         0x05
+#define USB_GET_DESCRIPTOR      0x06
+#define USB_SET_DESCRIPTOR      0x07
+#define USB_GET_CONFIGURATION   0x08
+#define USB_SET_CONFIGURATION   0x09
+#define USB_GET_INTERFACE       0x0A
+#define USB_SET_INTERFACE       0x0B
+#define USB_SYNCH_FRAME         0x0C
+#endif
+
+/* USB hub class request code */
+#ifndef HUB_GET_DESCRIPTOR
+#define HUB_GET_STATUS          0x00
+#define HUB_CLEAR_FEATURE       0x01
+#define HUB_GET_STATE           0x02
+#define HUB_SET_FEATURE         0x03
+#define HUB_GET_DESCRIPTOR      0x06
+#define HUB_SET_DESCRIPTOR      0x07
+#endif
+
+/* USB HID class request code */
+#ifndef HID_GET_REPORT
+#define HID_GET_REPORT          0x01
+#define HID_GET_IDLE            0x02
+#define HID_GET_PROTOCOL        0x03
+#define HID_SET_REPORT          0x09
+#define HID_SET_IDLE            0x0A
+#define HID_SET_PROTOCOL        0x0B
+#endif
+
+/* Bit define for USB request type */
+#ifndef USB_REQ_TYP_MASK
+#define USB_REQ_TYP_IN          0x80            /* control IN, device to host */
+#define USB_REQ_TYP_OUT         0x00            /* control OUT, host to device */
+#define USB_REQ_TYP_READ        0x80            /* control read, device to host */
+#define USB_REQ_TYP_WRITE       0x00            /* control write, host to device */
+#define USB_REQ_TYP_MASK        0x60            /* bit mask of request type */
+#define USB_REQ_TYP_STANDARD    0x00
+#define USB_REQ_TYP_CLASS       0x20
+#define USB_REQ_TYP_VENDOR      0x40
+#define USB_REQ_TYP_RESERVED    0x60
+#define USB_REQ_RECIP_MASK      0x1F            /* bit mask of request recipient */
+#define USB_REQ_RECIP_DEVICE    0x00
+#define USB_REQ_RECIP_INTERF    0x01
+#define USB_REQ_RECIP_ENDP      0x02
+#define USB_REQ_RECIP_OTHER     0x03
+#endif
+
+/* USB request type for hub class request */
+#ifndef HUB_GET_HUB_DESCRIPTOR
+#define HUB_CLEAR_HUB_FEATURE   0x20
+#define HUB_CLEAR_PORT_FEATURE  0x23
+#define HUB_GET_BUS_STATE       0xA3
+#define HUB_GET_HUB_DESCRIPTOR  0xA0
+#define HUB_GET_HUB_STATUS      0xA0
+#define HUB_GET_PORT_STATUS     0xA3
+#define HUB_SET_HUB_DESCRIPTOR  0x20
+#define HUB_SET_HUB_FEATURE     0x20
+#define HUB_SET_PORT_FEATURE    0x23
+#endif
+
+/* Hub class feature selectors */
+#ifndef HUB_PORT_RESET
+#define HUB_C_HUB_LOCAL_POWER   0
+#define HUB_C_HUB_OVER_CURRENT  1
+#define HUB_PORT_CONNECTION     0
+#define HUB_PORT_ENABLE         1
+#define HUB_PORT_SUSPEND        2
+#define HUB_PORT_OVER_CURRENT   3
+#define HUB_PORT_RESET          4
+#define HUB_PORT_POWER          8
+#define HUB_PORT_LOW_SPEED      9
+#define HUB_C_PORT_CONNECTION   16
+#define HUB_C_PORT_ENABLE       17
+#define HUB_C_PORT_SUSPEND      18
+#define HUB_C_PORT_OVER_CURRENT 19
+#define HUB_C_PORT_RESET        20
+#endif
+
+/* USB descriptor type */
+#ifndef USB_DESCR_TYP_DEVICE
+#define USB_DESCR_TYP_DEVICE    0x01
+#define USB_DESCR_TYP_CONFIG    0x02
+#define USB_DESCR_TYP_STRING    0x03
+#define USB_DESCR_TYP_INTERF    0x04
+#define USB_DESCR_TYP_ENDP      0x05
+#define USB_DESCR_TYP_QUALIF    0x06
+#define USB_DESCR_TYP_SPEED     0x07
+#define USB_DESCR_TYP_OTG       0x09
+#define USB_DESCR_TYP_HID       0x21
+#define USB_DESCR_TYP_REPORT    0x22
+#define USB_DESCR_TYP_PHYSIC    0x23
+#define USB_DESCR_TYP_CS_INTF   0x24
+#define USB_DESCR_TYP_CS_ENDP   0x25
+#define USB_DESCR_TYP_HUB       0x29
+#endif
+
+/* USB device class */
+#ifndef USB_DEV_CLASS_HUB
+#define USB_DEV_CLASS_RESERVED  0x00
+#define USB_DEV_CLASS_AUDIO     0x01
+#define USB_DEV_CLASS_COMMUNIC  0x02
+#define USB_DEV_CLASS_HID       0x03
+#define USB_DEV_CLASS_MONITOR   0x04
+#define USB_DEV_CLASS_PHYSIC_IF 0x05
+#define USB_DEV_CLASS_POWER     0x06
+#define USB_DEV_CLASS_PRINTER   0x07
+#define USB_DEV_CLASS_STORAGE   0x08
+#define USB_DEV_CLASS_HUB       0x09
+#define USB_DEV_CLASS_VEN_SPEC  0xFF
+#endif
+
+/* USB endpoint type and attributes */
+#ifndef USB_ENDP_TYPE_MASK
+#define USB_ENDP_DIR_MASK       0x80
+#define USB_ENDP_ADDR_MASK      0x0F
+#define USB_ENDP_TYPE_MASK      0x03
+#define USB_ENDP_TYPE_CTRL      0x00
+#define USB_ENDP_TYPE_ISOCH     0x01
+#define USB_ENDP_TYPE_BULK      0x02
+#define USB_ENDP_TYPE_INTER     0x03
+#endif
+
+#ifndef USB_DEVICE_ADDR
+#define	USB_DEVICE_ADDR			0x02	/* ĬÈϵÄUSBÉ豸µØÖ· */
+#endif
+#ifndef DEFAULT_ENDP0_SIZE
+#define DEFAULT_ENDP0_SIZE      8       /* default maximum packet size for endpoint 0 */
+#endif
+#ifndef MAX_PACKET_SIZE
+#define MAX_PACKET_SIZE         64      /* maximum packet size */
+#endif
+#ifndef USB_BO_CBW_SIZE
+#define USB_BO_CBW_SIZE			0x1F	/* ÃüÁî¿éCBWµÄ×ܳ¤¶È */
+#define USB_BO_CSW_SIZE			0x0D	/* ÃüÁî״̬¿éCSWµÄ×ܳ¤¶È */
+#endif
+#ifndef USB_BO_CBW_SIG0
+#define USB_BO_CBW_SIG0         0x55    /* ÃüÁî¿éCBWʶ±ð±êÖ¾'USBC' */
+#define USB_BO_CBW_SIG1         0x53
+#define USB_BO_CBW_SIG2         0x42
+#define USB_BO_CBW_SIG3         0x43
+#define USB_BO_CSW_SIG0         0x55    /* ÃüÁî״̬¿éCSWʶ±ð±êÖ¾'USBS' */
+#define USB_BO_CSW_SIG1         0x53
+#define USB_BO_CSW_SIG2         0x42
+#define USB_BO_CSW_SIG3         0x53
+#endif
+
+typedef struct _USB_SETUP_REQ {
+    UINT8 bRequestType;
+    UINT8 bRequest;
+    UINT8 wValueL;
+    UINT8 wValueH;
+    UINT8 wIndexL;
+    UINT8 wIndexH;
+    UINT8 wLengthL;
+    UINT8 wLengthH;
+} USB_SETUP_REQ, *PUSB_SETUP_REQ;
+
+typedef USB_SETUP_REQ xdata *PXUSB_SETUP_REQ;
+
+typedef struct _USB_DEVICE_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bcdUSBL;
+    UINT8 bcdUSBH;
+    UINT8 bDeviceClass;
+    UINT8 bDeviceSubClass;
+    UINT8 bDeviceProtocol;
+    UINT8 bMaxPacketSize0;
+    UINT8 idVendorL;
+    UINT8 idVendorH;
+    UINT8 idProductL;
+    UINT8 idProductH;
+    UINT8 bcdDeviceL;
+    UINT8 bcdDeviceH;
+    UINT8 iManufacturer;
+    UINT8 iProduct;
+    UINT8 iSerialNumber;
+    UINT8 bNumConfigurations;
+} USB_DEV_DESCR, *PUSB_DEV_DESCR;
+
+typedef USB_DEV_DESCR xdata *PXUSB_DEV_DESCR;
+
+typedef struct _USB_CONFIG_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 wTotalLengthL;
+    UINT8 wTotalLengthH;
+    UINT8 bNumInterfaces;
+    UINT8 bConfigurationValue;
+    UINT8 iConfiguration;
+    UINT8 bmAttributes;
+    UINT8 MaxPower;
+} USB_CFG_DESCR, *PUSB_CFG_DESCR;
+
+typedef USB_CFG_DESCR xdata *PXUSB_CFG_DESCR;
+
+typedef struct _USB_INTERF_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bInterfaceNumber;
+    UINT8 bAlternateSetting;
+    UINT8 bNumEndpoints;
+    UINT8 bInterfaceClass;
+    UINT8 bInterfaceSubClass;
+    UINT8 bInterfaceProtocol;
+    UINT8 iInterface;
+} USB_ITF_DESCR, *PUSB_ITF_DESCR;
+
+typedef USB_ITF_DESCR xdata *PXUSB_ITF_DESCR;
+
+typedef struct _USB_ENDPOINT_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bEndpointAddress;
+    UINT8 bmAttributes;
+    UINT8 wMaxPacketSizeL;
+    UINT8 wMaxPacketSizeH;
+    UINT8 bInterval;
+} USB_ENDP_DESCR, *PUSB_ENDP_DESCR;
+
+typedef USB_ENDP_DESCR xdata *PXUSB_ENDP_DESCR;
+
+typedef struct _USB_CONFIG_DESCR_LONG {
+    USB_CFG_DESCR   cfg_descr;
+    USB_ITF_DESCR   itf_descr;
+    USB_ENDP_DESCR  endp_descr[1];
+} USB_CFG_DESCR_LONG, *PUSB_CFG_DESCR_LONG;
+
+typedef USB_CFG_DESCR_LONG xdata *PXUSB_CFG_DESCR_LONG;
+
+typedef struct _USB_HUB_DESCR {
+    UINT8 bDescLength;
+    UINT8 bDescriptorType;
+    UINT8 bNbrPorts;
+    UINT8 wHubCharacteristicsL;
+    UINT8 wHubCharacteristicsH;
+    UINT8 bPwrOn2PwrGood;
+    UINT8 bHubContrCurrent;
+    UINT8 DeviceRemovable;
+    UINT8 PortPwrCtrlMask;
+} USB_HUB_DESCR, *PUSB_HUB_DESCR;
+
+typedef USB_HUB_DESCR xdata *PXUSB_HUB_DESCR;
+
+typedef struct _USB_HID_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bcdHIDL;
+    UINT8 bcdHIDH;
+    UINT8 bCountryCode;
+    UINT8 bNumDescriptors;
+    UINT8 bDescriptorTypeX;
+    UINT8 wDescriptorLengthL;
+    UINT8 wDescriptorLengthH;
+} USB_HID_DESCR, *PUSB_HID_DESCR;
+
+typedef USB_HID_DESCR xdata *PXUSB_HID_DESCR;
+
+typedef struct _UDISK_BOC_CBW {         /* command of BulkOnly USB-FlashDisk */
+    UINT8 mCBW_Sig0;
+    UINT8 mCBW_Sig1;
+    UINT8 mCBW_Sig2;
+    UINT8 mCBW_Sig3;
+    UINT8 mCBW_Tag0;
+    UINT8 mCBW_Tag1;
+    UINT8 mCBW_Tag2;
+    UINT8 mCBW_Tag3;
+    UINT8 mCBW_DataLen0;
+    UINT8 mCBW_DataLen1;
+    UINT8 mCBW_DataLen2;
+    UINT8 mCBW_DataLen3;                /* uppest byte of data length, always is 0 */
+    UINT8 mCBW_Flag;                    /* transfer direction and etc. */
+    UINT8 mCBW_LUN;
+    UINT8 mCBW_CB_Len;                  /* length of command block */
+    UINT8 mCBW_CB_Buf[16];              /* command block buffer */
+} UDISK_BOC_CBW, *PUDISK_BOC_CBW;
+
+typedef UDISK_BOC_CBW xdata *PXUDISK_BOC_CBW;
+
+typedef struct _UDISK_BOC_CSW {         /* status of BulkOnly USB-FlashDisk */
+    UINT8 mCSW_Sig0;
+    UINT8 mCSW_Sig1;
+    UINT8 mCSW_Sig2;
+    UINT8 mCSW_Sig3;
+    UINT8 mCSW_Tag0;
+    UINT8 mCSW_Tag1;
+    UINT8 mCSW_Tag2;
+    UINT8 mCSW_Tag3;
+    UINT8 mCSW_Residue0;                /* return: remainder bytes */
+    UINT8 mCSW_Residue1;
+    UINT8 mCSW_Residue2;
+    UINT8 mCSW_Residue3;                /* uppest byte of remainder length, always is 0 */
+    UINT8 mCSW_Status;                  /* return: result status */
+} UDISK_BOC_CSW, *PUDISK_BOC_CSW;
+
+typedef UDISK_BOC_CSW xdata *PXUDISK_BOC_CSW;
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif  // __USB_DEF__
diff --git a/USB-MCU/TK_usb_CH552/Public/CH554.INC b/USB-MCU/TK_usb_CH552/Public/CH554.INC
new file mode 100644
index 0000000..3ca492d
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552/Public/CH554.INC
@@ -0,0 +1,1101 @@
+;/*--------------------------------------------------------------------------
+;CH554.INC
+;Header file for CH554 microcontrollers.
+;****************************************
+;**  Copyright  (C)  W.ch  1999-2014   **
+;**  Web:              http://wch.cn   **
+;****************************************
+;--------------------------------------------------------------------------*/
+
+$SAVE
+$NOLIST
+
+// 3 blocks: __BASE_TYPE__, __CH554_H__, __USB_DEF__
+
+#ifndef __BASE_TYPE__
+#define __BASE_TYPE__
+
+/*----- constant and type define -----------------------------------------*/
+
+#ifndef TRUE
+#define TRUE    1
+#define FALSE   0
+#endif
+#ifndef NULL
+#define NULL    0
+#endif
+
+#endif  // __BASE_TYPE__
+
+#ifndef __CH554_H__
+#define __CH554_H__
+
+/*----- SFR --------------------------------------------------------------*/
+/*  sbit are bit addressable, others are byte addressable */
+
+/*  System Registers  */
+sfr PSW             = 0xD0;         // program status word
+ sbit CY            = PSW^7;        // carry flag
+ sbit AC            = PSW^6;        // auxiliary carry flag
+ sbit F0            = PSW^5;        // bit addressable general purpose flag 0
+ sbit RS1           = PSW^4;        // register R0-R7 bank selection high bit
+ sbit RS0           = PSW^3;        // register R0-R7 bank selection low bit
+#define MASK_PSW_RS       0x18      // bit mask of register R0-R7 bank selection
+// RS1 & RS0: register R0-R7 bank selection
+//    00 - bank 0, R0-R7 @ address 0x00-0x07
+//    01 - bank 1, R0-R7 @ address 0x08-0x0F
+//    10 - bank 2, R0-R7 @ address 0x10-0x17
+//    11 - bank 3, R0-R7 @ address 0x18-0x1F
+ sbit OV            = PSW^2;        // overflow flag
+ sbit F1            = PSW^1;        // bit addressable general purpose flag 1
+ sbit P             = PSW^0;        // ReadOnly: parity flag
+sfr ACC             = 0xE0;         // accumulator
+sfr B               = 0xF0;         // general purpose register B
+sfr SP              = 0x81;         // stack pointer
+//sfr16 DPTR          = 0x82;         // DPTR pointer, little-endian
+sfr DPL             = 0x82;         // data pointer low
+sfr DPH             = 0x83;         // data pointer high
+sfr SAFE_MOD        = 0xA1;         // WriteOnly: writing safe mode
+//sfr CHIP_ID         = 0xA1;         // ReadOnly: reading chip ID
+#define CHIP_ID           SAFE_MOD
+sfr GLOBAL_CFG      = 0xB1;         // global config, Write@SafeMode
+#define bBOOT_LOAD        0x20      // ReadOnly: boot loader status for discriminating BootLoader or Application: set 1 by power on reset, clear 0 by software reset
+#define bSW_RESET         0x10      // software reset bit, auto clear by hardware
+#define bCODE_WE          0x08      // enable flash-ROM (include code & Data-Flash) being program or erasing: 0=writing protect, 1=enable program and erase
+#define bDATA_WE          0x04      // enable Data-Flash (flash-ROM data area) being program or erasing: 0=writing protect, 1=enable program and erase
+#define bLDO3V3_OFF       0x02      // disable 5V->3.3V LDO: 0=enable LDO for USB and internal oscillator under 5V power, 1=disable LDO, V33 pin input external 3.3V power
+#define bWDOG_EN          0x01      // enable watch-dog reset if watch-dog timer overflow: 0=as timer only, 1=enable reset if timer overflow
+
+/* Clock and Sleep and Power Registers */
+sfr PCON            = 0x87;         // power control and reset flag
+#define SMOD              0x80      // baud rate selection for UART0 mode 1/2/3: 0=slow(Fsys/128 @mode2, TF1/32 @mode1/3, no effect for TF2),
+                                    //   1=fast(Fsys/32 @mode2, TF1/16 @mode1/3, no effect for TF2)
+#define bRST_FLAG1        0x20      // ReadOnly: recent reset flag high bit
+#define bRST_FLAG0        0x10      // ReadOnly: recent reset flag low bit
+#define MASK_RST_FLAG     0x30      // ReadOnly: bit mask of recent reset flag
+#define RST_FLAG_SW       0x00
+#define RST_FLAG_POR      0x10
+#define RST_FLAG_WDOG     0x20
+#define RST_FLAG_PIN      0x30
+// bPC_RST_FLAG1 & bPC_RST_FLAG0: recent reset flag
+//    00 - software reset, by bSW_RESET=1 @(bBOOT_LOAD=0 or bWDOG_EN=1)
+//    01 - power on reset
+//    10 - watch-dog timer overflow reset
+//    11 - external input manual reset by RST pin
+#define GF1               0x08      // general purpose flag bit 1
+#define GF0               0x04      // general purpose flag bit 0
+#define PD                0x02      // power-down enable bit, auto clear by wake-up hardware
+sfr CLOCK_CFG       = 0xB9;         // system clock config: lower 3 bits for system clock Fsys, Write@SafeMode
+#define bOSC_EN_INT       0x80      // internal oscillator enable and original clock selection: 1=enable & select internal clock, 0=disable & select external clock
+#define bOSC_EN_XT        0x40      // external oscillator enable, need quartz crystal or ceramic resonator between XI and XO pins
+#define bWDOG_IF_TO       0x20      // ReadOnly: watch-dog timer overflow interrupt flag, cleared by reload watch-dog count or auto cleared when MCU enter interrupt routine
+#define bROM_CLK_FAST     0x10      // flash-ROM clock frequency selection: 0=normal(for Fosc>=16MHz), 1=fast(for Fosc<16MHz)
+#define bRST              0x08      // ReadOnly: pin RST input
+#define bT2EX_            0x08      // alternate pin for T2EX
+#define bCAP2_            0x08      // alternate pin for CAP2
+#define MASK_SYS_CK_SEL   0x07      // bit mask of system clock Fsys selection
+/*
+   Fxt = 24MHz(8MHz~25MHz for non-USB application), from external oscillator @XI&XO
+   Fosc = bOSC_EN_INT ? 24MHz : Fxt
+   Fpll = Fosc * 4 => 96MHz (32MHz~100MHz for non-USB application)
+   Fusb4x = Fpll / 2 => 48MHz (Fixed)
+              MASK_SYS_CK_SEL[2] [1] [0]
+   Fsys = Fpll/3   =  32MHz:  1   1   1
+   Fsys = Fpll/4   =  24MHz:  1   1   0
+   Fsys = Fpll/6   =  16MHz:  1   0   1
+   Fsys = Fpll/8   =  12MHz:  1   0   0
+   Fsys = Fpll/16  =   6MHz:  0   1   1
+   Fsys = Fpll/32  =   3MHz:  0   1   0
+   Fsys = Fpll/128 = 750KHz:  0   0   1
+   Fsys = Fpll/512 =187.5KHz: 0   0   0
+*/
+sfr WAKE_CTRL       = 0xA9;         // wake-up control, Write@SafeMode
+#define bWAK_BY_USB       0x80      // enable wake-up by USB event
+#define bWAK_RXD1_LO      0x40      // enable wake-up by RXD1 low level
+#define bWAK_P1_5_LO      0x20      // enable wake-up by pin P1.5 low level
+#define bWAK_P1_4_LO      0x10      // enable wake-up by pin P1.4 low level
+#define bWAK_P1_3_LO      0x08      // enable wake-up by pin P1.3 low level
+#define bWAK_RST_HI       0x04      // enable wake-up by pin RST high level
+#define bWAK_P3_2E_3L     0x02      // enable wake-up by pin P3.2 (INT0) edge or pin P3.3 (INT1) low level
+#define bWAK_RXD0_LO      0x01      // enable wake-up by RXD0 low level
+sfr RESET_KEEP      = 0xFE;         // value keeper during reset
+sfr WDOG_COUNT      = 0xFF;         // watch-dog count, count by clock frequency Fsys/65536
+
+/*  Interrupt Registers  */
+sfr IE              = 0xA8;         // interrupt enable
+ sbit EA            = IE^7;         // enable global interrupts: 0=disable, 1=enable if E_DIS=0
+ sbit E_DIS         = IE^6;         // disable global interrupts, intend to inhibit interrupt during some flash-ROM operation: 0=enable if EA=1, 1=disable
+ sbit ET2           = IE^5;         // enable timer2 interrupt
+ sbit ES            = IE^4;         // enable UART0 interrupt
+ sbit ET1           = IE^3;         // enable timer1 interrupt
+ sbit EX1           = IE^2;         // enable external interrupt INT1
+ sbit ET0           = IE^1;         // enable timer0 interrupt
+ sbit EX0           = IE^0;         // enable external interrupt INT0
+sfr IP              = 0xB8;         // interrupt priority and current priority
+ sbit PH_FLAG       = IP^7;         // ReadOnly: high level priority action flag
+ sbit PL_FLAG       = IP^6;         // ReadOnly: low level priority action flag
+// PH_FLAG & PL_FLAG: current interrupt priority
+//    00 - no interrupt now
+//    01 - low level priority interrupt action now
+//    10 - high level priority interrupt action now
+//    11 - unknown error
+ sbit PT2           = IP^5;         // timer2 interrupt priority level
+ sbit PS            = IP^4;         // UART0 interrupt priority level
+ sbit PT1           = IP^3;         // timer1 interrupt priority level
+ sbit PX1           = IP^2;         // external interrupt INT1 priority level
+ sbit PT0           = IP^1;         // timer0 interrupt priority level
+ sbit PX0           = IP^0;         // external interrupt INT0 priority level
+sfr IE_EX           = 0xE8;         // extend interrupt enable
+ sbit IE_WDOG       = IE_EX^7;      // enable watch-dog timer interrupt
+ sbit IE_GPIO       = IE_EX^6;      // enable GPIO input interrupt
+ sbit IE_PWMX       = IE_EX^5;      // enable PWM1/2 interrupt
+ sbit IE_UART1      = IE_EX^4;      // enable UART1 interrupt
+ sbit IE_ADC        = IE_EX^3;      // enable ADC interrupt
+ sbit IE_USB        = IE_EX^2;      // enable USB interrupt
+ sbit IE_TKEY       = IE_EX^1;      // enable touch-key timer interrupt
+ sbit IE_SPI0       = IE_EX^0;      // enable SPI0 interrupt
+sfr IP_EX           = 0xE9;         // extend interrupt priority
+#define bIP_LEVEL         0x80      // ReadOnly: current interrupt nested level: 0=no interrupt or two levels, 1=one level
+#define bIP_GPIO          0x40      // GPIO input interrupt priority level
+#define bIP_PWMX          0x20      // PWM1/2 interrupt priority level
+#define bIP_UART1         0x10      // UART1 interrupt priority level
+#define bIP_ADC           0x08      // ADC interrupt priority level
+#define bIP_USB           0x04      // USB interrupt priority level
+#define bIP_TKEY          0x02      // touch-key timer interrupt priority level
+#define bIP_SPI0          0x01      // SPI0 interrupt priority level
+sfr GPIO_IE         = 0xC7;         // GPIO interrupt enable
+#define bIE_IO_EDGE       0x80      // enable GPIO edge interrupt: 0=low/high level, 1=falling/rising edge
+#define bIE_RXD1_LO       0x40      // enable interrupt by RXD1 low level / falling edge
+#define bIE_P1_5_LO       0x20      // enable interrupt by pin P1.5 low level / falling edge
+#define bIE_P1_4_LO       0x10      // enable interrupt by pin P1.4 low level / falling edge
+#define bIE_P1_3_LO       0x08      // enable interrupt by pin P1.3 low level / falling edge
+#define bIE_RST_HI        0x04      // enable interrupt by pin RST high level / rising edge
+#define bIE_P3_1_LO       0x02      // enable interrupt by pin P3.1 low level / falling edge
+#define bIE_RXD0_LO       0x01      // enable interrupt by RXD0 low level / falling edge
+
+/*  FlashROM and Data-Flash Registers  */
+sfr16 ROM_ADDR      = 0x84;         // address for flash-ROM, little-endian
+sfr ROM_ADDR_L      = 0x84;         // address low byte for flash-ROM
+sfr ROM_ADDR_H      = 0x85;         // address high byte for flash-ROM
+sfr16 ROM_DATA      = 0x8E;         // data for flash-ROM writing, little-endian
+sfr ROM_DATA_L      = 0x8E;         // data low byte for flash-ROM writing, data byte for Data-Flash reading/writing
+sfr ROM_DATA_H      = 0x8F;         // data high byte for flash-ROM writing
+sfr ROM_CTRL        = 0x86;         // WriteOnly: flash-ROM control
+#define ROM_CMD_WRITE     0x9A      // WriteOnly: flash-ROM word or Data-Flash byte write operation command
+#define ROM_CMD_READ      0x8E      // WriteOnly: Data-Flash byte read operation command
+//sfr ROM_STATUS      = 0x86;         // ReadOnly: flash-ROM status
+#define ROM_STATUS        ROM_CTRL
+#define bROM_ADDR_OK      0x40      // ReadOnly: flash-ROM writing operation address valid flag, can be reviewed before or after operation: 0=invalid parameter, 1=address valid
+#define bROM_CMD_ERR      0x02      // ReadOnly: flash-ROM operation command error flag: 0=command accepted, 1=unknown command
+
+/*  Port Registers  */
+sfr P1              = 0x90;         // port 1 input & output
+ sbit SCK           = P1^7;         // serial clock for SPI0
+ sbit TXD1          = P1^7;         // TXD output for UART1
+ sbit TIN5          = P1^7;         // TIN5 for Touch-Key
+ sbit MISO          = P1^6;         // master serial data input or slave serial data output for SPI0
+ sbit RXD1          = P1^6;         // RXD input for UART1
+ sbit TIN4          = P1^6;         // TIN4 for Touch-Key
+ sbit MOSI          = P1^5;         // master serial data output or slave serial data input for SPI0
+ sbit PWM1          = P1^5;         // PWM output for PWM1
+ sbit TIN3          = P1^5;         // TIN3 for Touch-Key
+ sbit UCC2          = P1^5;         // CC2 for USB type-C
+ sbit AIN2          = P1^5;         // AIN2 for ADC
+ sbit T2_           = P1^4;         // alternate pin for T2
+ sbit CAP1_         = P1^4;         // alternate pin for CAP1
+ sbit SCS           = P1^4;         // slave chip-selection input for SPI0
+ sbit TIN2          = P1^4;         // TIN2 for Touch-Key
+ sbit UCC1          = P1^4;         // CC1 for USB type-C
+ sbit AIN1          = P1^4;         // AIN1 for ADC
+ sbit TXD_          = P1^3;         // alternate pin for TXD of UART0
+ sbit RXD_          = P1^2;         // alternate pin for RXD of UART0
+ sbit T2EX          = P1^1;         // external trigger input for timer2 reload & capture
+ sbit CAP2          = P1^1;         // capture2 input for timer2
+ sbit TIN1          = P1^1;         // TIN1 for Touch-Key
+ sbit VBUS2         = P1^1;         // VBUS2 for USB type-C
+ sbit AIN0          = P1^1;         // AIN0 for ADC
+ sbit T2            = P1^0;         // external count input
+ sbit CAP1          = P1^0;         // capture1 input for timer2
+ sbit TIN0          = P1^0;         // TIN0 for Touch-Key
+sfr P1_MOD_OC       = 0x92;         // port 1 output mode: 0=push-pull, 1=open-drain
+sfr P1_DIR_PU       = 0x93;         // port 1 direction for push-pull or pullup enable for open-drain
+// Pn_MOD_OC & Pn_DIR_PU: pin input & output configuration for Pn (n=1/3)
+//   0 0:  float input only, without pullup resistance
+//   0 1:  push-pull output, strong driving high level and low level
+//   1 0:  open-drain output and input without pullup resistance
+//   1 1:  quasi-bidirectional (standard 8051 mode), open-drain output and input with pullup resistance, just driving high level strongly for 2 clocks if turning output level from low to high
+#define bSCK              0x80      // serial clock for SPI0
+#define bTXD1             0x80      // TXD output for UART1
+#define bMISO             0x40      // master serial data input or slave serial data output for SPI0
+#define bRXD1             0x40      // RXD input for UART1
+#define bMOSI             0x20      // master serial data output or slave serial data input for SPI0
+#define bPWM1             0x20      // PWM output for PWM1
+#define bUCC2             0x20      // CC2 for USB type-C
+#define bAIN2             0x20      // AIN2 for ADC
+#define bT2_              0x10      // alternate pin for T2
+#define bCAP1_            0x10      // alternate pin for CAP1
+#define bSCS              0x10      // slave chip-selection input for SPI0
+#define bUCC1             0x10      // CC1 for USB type-C
+#define bAIN1             0x10      // AIN1 for ADC
+#define bTXD_             0x08      // alternate pin for TXD of UART0
+#define bRXD_             0x04      // alternate pin for RXD of UART0
+#define bT2EX             0x02      // external trigger input for timer2 reload & capture
+#define bCAP2             bT2EX     // capture2 input for timer2
+#define bVBUS2            0x02      // VBUS2 for USB type-C
+#define bAIN0             0x02      // AIN0 for ADC
+#define bT2               0x01      // external count input or clock output for timer2
+#define bCAP1             bT2       // capture1 input for timer2
+sfr P2              = 0xA0;         // port 2
+sfr P3              = 0xB0;         // port 3 input & output
+ sbit UDM           = P3^7;         // ReadOnly: pin UDM input
+ sbit UDP           = P3^6;         // ReadOnly: pin UDP input
+ sbit T1            = P3^5;         // external count input for timer1
+ sbit PWM2          = P3^4;         // PWM output for PWM2
+ sbit RXD1_         = P3^4;         // alternate pin for RXD1
+ sbit T0            = P3^4;         // external count input for timer0
+ sbit INT1          = P3^3;         // external interrupt 1 input
+ sbit TXD1_         = P3^2;         // alternate pin for TXD1
+ sbit INT0          = P3^2;         // external interrupt 0 input
+ sbit VBUS1         = P3^2;         // VBUS1 for USB type-C
+ sbit AIN3          = P3^2;         // AIN3 for ADC
+ sbit PWM2_         = P3^1;         // alternate pin for PWM2
+ sbit TXD           = P3^1;         // TXD output for UART0
+ sbit PWM1_         = P3^0;         // alternate pin for PWM1
+ sbit RXD           = P3^0;         // RXD input for UART0
+sfr P3_MOD_OC       = 0x96;         // port 3 output mode: 0=push-pull, 1=open-drain
+sfr P3_DIR_PU       = 0x97;         // port 3 direction for push-pull or pullup enable for open-drain
+#define bUDM              0x80      // ReadOnly: pin UDM input
+#define bUDP              0x40      // ReadOnly: pin UDP input
+#define bT1               0x20      // external count input for timer1
+#define bPWM2             0x10      // PWM output for PWM2
+#define bRXD1_            0x10      // alternate pin for RXD1
+#define bT0               0x10      // external count input for timer0
+#define bINT1             0x08      // external interrupt 1 input
+#define bTXD1_            0x04      // alternate pin for TXD1
+#define bINT0             0x04      // external interrupt 0 input
+#define bVBUS1            0x04      // VBUS1 for USB type-C
+#define bAIN3             0x04      // AIN3 for ADC
+#define bPWM2_            0x02      // alternate pin for PWM2
+#define bTXD              0x02      // TXD output for UART0
+#define bPWM1_            0x01      // alternate pin for PWM1
+#define bRXD              0x01      // RXD input for UART0
+sfr PIN_FUNC        = 0xC6;         // pin function selection
+#define bUSB_IO_EN        0x80      // USB UDP/UDM I/O pin enable: 0=P3.6/P3.7 as GPIO, 1=P3.6/P3.7 as USB
+#define bIO_INT_ACT       0x40      // ReadOnly: GPIO interrupt request action status
+#define bUART1_PIN_X      0x20      // UART1 alternate pin enable: 0=RXD1/TXD1 on P1.6/P1.7, 1=RXD1/TXD1 on P3.4/P3.2
+#define bUART0_PIN_X      0x10      // UART0 alternate pin enable: 0=RXD0/TXD0 on P3.0/P3.1, 1=RXD0/TXD0 on P1.2/P1.3
+#define bPWM2_PIN_X       0x08      // PWM2 alternate pin enable: 0=PWM2 on P3.4, 1=PWM2 on P3.1
+#define bPWM1_PIN_X       0x04      // PWM1 alternate pin enable: 0=PWM1 on P1.5, 1=PWM1 on P3.0
+#define bT2EX_PIN_X       0x02      // T2EX/CAP2 alternate pin enable: 0=T2EX/CAP2 on P1.1, 1=T2EX/CAP2 on RST
+#define bT2_PIN_X         0x01      // T2/CAP1 alternate pin enable: 0=T2/CAP1 on P1.1, 1=T2/CAP1 on P1.4
+sfr XBUS_AUX        = 0xA2;         // xBUS auxiliary setting
+#define bUART0_TX         0x80      // ReadOnly: indicate UART0 transmittal status
+#define bUART0_RX         0x40      // ReadOnly: indicate UART0 receiving status
+#define bSAFE_MOD_ACT     0x20      // ReadOnly: safe mode action status
+#define GF2               0x08      // general purpose flag bit 2
+#define bDPTR_AUTO_INC    0x04      // enable DPTR auto increase if finished MOVX_@DPTR instruction
+#define DPS               0x01      // dual DPTR selection: 0=DPTR0 selected, 1=DPTR1 selected
+
+/*  Timer0/1 Registers  */
+sfr TCON            = 0x88;         // timer 0/1 control and external interrupt control
+ sbit TF1           = TCON^7;       // timer1 overflow & interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit TR1           = TCON^6;       // timer1 run enable
+ sbit TF0           = TCON^5;       // timer0 overflow & interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit TR0           = TCON^4;       // timer0 run enable
+ sbit IE1           = TCON^3;       // INT1 interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit IT1           = TCON^2;       // INT1 interrupt type: 0=low level action, 1=falling edge action
+ sbit IE0           = TCON^1;       // INT0 interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit IT0           = TCON^0;       // INT0 interrupt type: 0=low level action, 1=falling edge action
+sfr TMOD            = 0x89;         // timer 0/1 mode
+#define bT1_GATE          0x80      // gate control of timer1: 0=timer1 run enable while TR1=1, 1=timer1 run enable while P3.3 (INT1) pin is high and TR1=1
+#define bT1_CT            0x40      // counter or timer mode selection for timer1: 0=timer, use internal clock, 1=counter, use P3.5 (T1) pin falling edge as clock
+#define bT1_M1            0x20      // timer1 mode high bit
+#define bT1_M0            0x10      // timer1 mode low bit
+#define MASK_T1_MOD       0x30      // bit mask of timer1 mode
+// bT1_M1 & bT1_M0: timer1 mode
+//   00: mode 0, 13-bit timer or counter by cascaded TH1 and lower 5 bits of TL1, the upper 3 bits of TL1 are ignored
+//   01: mode 1, 16-bit timer or counter by cascaded TH1 and TL1
+//   10: mode 2, TL1 operates as 8-bit timer or counter, and TH1 provide initial value for TL1 auto-reload
+//   11: mode 3, stop timer1
+#define bT0_GATE          0x08      // gate control of timer0: 0=timer0 run enable while TR0=1, 1=timer0 run enable while P3.2 (INT0) pin is high and TR0=1
+#define bT0_CT            0x04      // counter or timer mode selection for timer0: 0=timer, use internal clock, 1=counter, use P3.4 (T0) pin falling edge as clock
+#define bT0_M1            0x02      // timer0 mode high bit
+#define bT0_M0            0x01      // timer0 mode low bit
+#define MASK_T0_MOD       0x03      // bit mask of timer0 mode
+// bT0_M1 & bT0_M0: timer0 mode
+//   00: mode 0, 13-bit timer or counter by cascaded TH0 and lower 5 bits of TL0, the upper 3 bits of TL0 are ignored
+//   01: mode 1, 16-bit timer or counter by cascaded TH0 and TL0
+//   10: mode 2, TL0 operates as 8-bit timer or counter, and TH0 provide initial value for TL0 auto-reload
+//   11: mode 3, TL0 is 8-bit timer or counter controlled by standard timer0 bits, TH0 is 8-bit timer using TF1 and controlled by TR1, timer1 run enable if it is not mode 3
+sfr TL0             = 0x8A;         // low byte of timer 0 count
+sfr TL1             = 0x8B;         // low byte of timer 1 count
+sfr TH0             = 0x8C;         // high byte of timer 0 count
+sfr TH1             = 0x8D;         // high byte of timer 1 count
+
+/*  UART0 Registers  */
+sfr SCON            = 0x98;         // UART0 control (serial port control)
+ sbit SM0           = SCON^7;       // UART0 mode bit0, selection data bit: 0=8 bits data, 1=9 bits data
+ sbit SM1           = SCON^6;       // UART0 mode bit1, selection baud rate: 0=fixed, 1=variable
+// SM0 & SM1: UART0 mode
+//    00 - mode 0, shift Register, baud rate fixed at: Fsys/12
+//    01 - mode 1, 8-bit UART,     baud rate = variable by timer1 or timer2 overflow rate
+//    10 - mode 2, 9-bit UART,     baud rate fixed at: Fsys/128@SMOD=0, Fsys/32@SMOD=1
+//    11 - mode 3, 9-bit UART,     baud rate = variable by timer1 or timer2 overflow rate
+ sbit SM2           = SCON^5;       // enable multi-device communication in mode 2/3
+#define MASK_UART0_MOD    0xE0      // bit mask of UART0 mode
+ sbit REN           = SCON^4;       // enable UART0 receiving
+ sbit TB8           = SCON^3;       // the 9th transmitted data bit in mode 2/3
+ sbit RB8           = SCON^2;       // 9th data bit received in mode 2/3, or stop bit received for mode 1
+ sbit TI            = SCON^1;       // transmit interrupt flag, set by hardware after completion of a serial transmittal, need software clear
+ sbit RI            = SCON^0;       // receive interrupt flag, set by hardware after completion of a serial receiving, need software clear
+sfr SBUF            = 0x99;         // UART0 data buffer: reading for receiving, writing for transmittal
+
+/*  Timer2/Capture2 Registers  */
+sfr T2CON           = 0xC8;         // timer 2 control
+ sbit TF2           = T2CON^7;      // timer2 overflow & interrupt flag, need software clear, the flag will not be set when either RCLK=1 or TCLK=1
+ sbit CAP1F         = T2CON^7;      // timer2 capture 1 interrupt flag, set by T2 edge trigger if bT2_CAP1_EN=1, need software clear
+ sbit EXF2          = T2CON^6;      // timer2 external flag, set by T2EX edge trigger if EXEN2=1, need software clear
+ sbit RCLK          = T2CON^5;      // selection UART0 receiving clock: 0=timer1 overflow pulse, 1=timer2 overflow pulse
+ sbit TCLK          = T2CON^4;      // selection UART0 transmittal clock: 0=timer1 overflow pulse, 1=timer2 overflow pulse
+ sbit EXEN2         = T2CON^3;      // enable T2EX trigger function: 0=ignore T2EX, 1=trigger reload or capture by T2EX edge
+ sbit TR2           = T2CON^2;      // timer2 run enable
+ sbit C_T2          = T2CON^1;      // timer2 clock source selection: 0=timer base internal clock, 1=external edge counter base T2 falling edge
+ sbit CP_RL2        = T2CON^0;      // timer2 function selection (force 0 if RCLK=1 or TCLK=1): 0=timer and auto reload if count overflow or T2EX edge, 1=capture by T2EX edge
+sfr T2MOD           = 0xC9;         // timer 2 mode and timer 0/1/2 clock mode
+#define bTMR_CLK          0x80      // fastest internal clock mode for timer 0/1/2 under faster clock mode: 0=use divided clock, 1=use original Fsys as clock without dividing
+#define bT2_CLK           0x40      // timer2 internal clock frequency selection: 0=standard clock, Fsys/12 for timer mode, Fsys/4 for UART0 clock mode,
+                                    //   1=faster clock, Fsys/4 @bTMR_CLK=0 or Fsys @bTMR_CLK=1 for timer mode, Fsys/2 @bTMR_CLK=0 or Fsys @bTMR_CLK=1 for UART0 clock mode
+#define bT1_CLK           0x20      // timer1 internal clock frequency selection: 0=standard clock, Fsys/12, 1=faster clock, Fsys/4 if bTMR_CLK=0 or Fsys if bTMR_CLK=1
+#define bT0_CLK           0x10      // timer0 internal clock frequency selection: 0=standard clock, Fsys/12, 1=faster clock, Fsys/4 if bTMR_CLK=0 or Fsys if bTMR_CLK=1
+#define bT2_CAP_M1        0x08      // timer2 capture mode high bit
+#define bT2_CAP_M0        0x04      // timer2 capture mode low bit
+// bT2_CAP_M1 & bT2_CAP_M0: timer2 capture point selection
+//   x0: from falling edge to falling edge
+//   01: from any edge to any edge (level changing)
+//   11: from rising edge to rising edge
+#define T2OE              0x02      // enable timer2 generated clock output: 0=disable output, 1=enable clock output at T2 pin, frequency = TF2/2
+#define bT2_CAP1_EN       0x01      // enable T2 trigger function for capture 1 of timer2 if RCLK=0 & TCLK=0 & CP_RL2=1 & C_T2=0 & T2OE=0
+sfr16 RCAP2         = 0xCA;         // reload & capture value, little-endian
+sfr RCAP2L          = 0xCA;         // low byte of reload & capture value
+sfr RCAP2H          = 0xCB;         // high byte of reload & capture value
+sfr16 T2COUNT       = 0xCC;         // counter, little-endian
+sfr TL2             = 0xCC;         // low byte of timer 2 count
+sfr TH2             = 0xCD;         // high byte of timer 2 count
+sfr16 T2CAP1        = 0xCE;         // ReadOnly: capture 1 value for timer2
+sfr T2CAP1L         = 0xCE;         // ReadOnly: capture 1 value low byte for timer2
+sfr T2CAP1H         = 0xCF;         // ReadOnly: capture 1 value high byte for timer2
+
+/*  PWM1/2 Registers  */
+sfr PWM_DATA2       = 0x9B;         // PWM data for PWM2
+sfr PWM_DATA1       = 0x9C;         // PWM data for PWM1
+sfr PWM_CTRL        = 0x9D;         // PWM 1/2 control
+#define bPWM_IE_END       0x80      // enable interrupt for PWM mode cycle end
+#define bPWM2_POLAR       0x40      // PWM2 output polarity: 0=default low and high action, 1=default high and low action
+#define bPWM1_POLAR       0x20      // PWM1 output polarity: 0=default low and high action, 1=default high and low action
+#define bPWM_IF_END       0x10      // interrupt flag for cycle end, write 1 to clear or write PWM_CYCLE or load new data to clear
+#define bPWM2_OUT_EN      0x08      // PWM2 output enable
+#define bPWM1_OUT_EN      0x04      // PWM1 output enable
+#define bPWM_CLR_ALL      0x02      // force clear FIFO and count of PWM1/2
+sfr PWM_CK_SE       = 0x9E;         // clock divisor setting
+
+/*  SPI0/Master0/Slave Registers  */
+sfr SPI0_STAT       = 0xF8;         // SPI 0 status
+ sbit S0_FST_ACT    = SPI0_STAT^7;  // ReadOnly: indicate first byte received status for SPI0
+ sbit S0_IF_OV      = SPI0_STAT^6;  // interrupt flag for slave mode FIFO overflow, direct bit address clear or write 1 to clear
+ sbit S0_IF_FIRST   = SPI0_STAT^5;  // interrupt flag for first byte received, direct bit address clear or write 1 to clear
+ sbit S0_IF_BYTE    = SPI0_STAT^4;  // interrupt flag for a byte data exchanged, direct bit address clear or write 1 to clear or accessing FIFO to clear if bS0_AUTO_IF=1
+ sbit S0_FREE       = SPI0_STAT^3;  // ReadOnly: SPI0 free status
+ sbit S0_T_FIFO     = SPI0_STAT^2;  // ReadOnly: tx FIFO count for SPI0
+ sbit S0_R_FIFO     = SPI0_STAT^0;  // ReadOnly: rx FIFO count for SPI0
+sfr SPI0_DATA       = 0xF9;         // FIFO data port: reading for receiving, writing for transmittal
+sfr SPI0_CTRL       = 0xFA;         // SPI 0 control
+#define bS0_MISO_OE       0x80      // SPI0 MISO output enable
+#define bS0_MOSI_OE       0x40      // SPI0 MOSI output enable
+#define bS0_SCK_OE        0x20      // SPI0 SCK output enable
+#define bS0_DATA_DIR      0x10      // SPI0 data direction: 0=out(master_write), 1=in(master_read)
+#define bS0_MST_CLK       0x08      // SPI0 master clock mode: 0=mode 0 with default low, 1=mode 3 with default high
+#define bS0_2_WIRE        0x04      // enable SPI0 two wire mode: 0=3 wire (SCK+MOSI+MISO), 1=2 wire (SCK+MISO)
+#define bS0_CLR_ALL       0x02      // force clear FIFO and count of SPI0
+#define bS0_AUTO_IF       0x01      // enable FIFO accessing to auto clear S0_IF_BYTE interrupt flag
+sfr SPI0_CK_SE      = 0xFB;         // clock divisor setting
+//sfr SPI0_S_PRE      = 0xFB;         // preset value for SPI slave
+#define SPI0_S_PRE        SPI0_CK_SE
+sfr SPI0_SETUP      = 0xFC;         // SPI 0 setup
+#define bS0_MODE_SLV      0x80      // SPI0 slave mode: 0=master, 1=slave
+#define bS0_IE_FIFO_OV    0x40      // enable interrupt for slave mode FIFO overflow
+#define bS0_IE_FIRST      0x20      // enable interrupt for first byte received for SPI0 slave mode
+#define bS0_IE_BYTE       0x10      // enable interrupt for a byte received
+#define bS0_BIT_ORDER     0x08      // SPI0 bit data order: 0=MSB first, 1=LSB first
+#define bS0_SLV_SELT      0x02      // ReadOnly: SPI0 slave mode chip selected status: 0=unselected, 1=selected
+#define bS0_SLV_PRELOAD   0x01      // ReadOnly: SPI0 slave mode data pre-loading status just after chip-selection
+
+/*  UART1 Registers  */
+sfr SCON1           = 0xC0;         // UART1 control (serial port control)
+ sbit U1SM0         = SCON1^7;      // UART1 mode, selection data bit: 0=8 bits data, 1=9 bits data
+ sbit U1SMOD        = SCON1^5;      // UART1 2X baud rate selection: 0=slow(Fsys/32/(256-SBAUD1)), 1=fast(Fsys/16/(256-SBAUD1))
+ sbit U1REN         = SCON1^4;      // enable UART1 receiving
+ sbit U1TB8         = SCON1^3;      // the 9th transmitted data bit in 9 bits data mode
+ sbit U1RB8         = SCON1^2;      // 9th data bit received in 9 bits data mode, or stop bit received for 8 bits data mode
+ sbit U1TI          = SCON1^1;      // transmit interrupt flag, set by hardware after completion of a serial transmittal, need software clear
+ sbit U1RI          = SCON1^0;      // receive interrupt flag, set by hardware after completion of a serial receiving, need software clear
+sfr SBUF1           = 0xC1;         // UART1 data buffer: reading for receiving, writing for transmittal
+sfr SBAUD1          = 0xC2;         // UART1 baud rate setting
+
+/*  ADC and comparator Registers  */
+sfr ADC_CTRL        = 0x80;         // ADC control
+ sbit CMPO          = ADC_CTRL^7;   // ReadOnly: comparator result input
+ sbit CMP_IF        = ADC_CTRL^6;   // flag for comparator result changed, direct bit address clear
+ sbit ADC_IF        = ADC_CTRL^5;   // interrupt flag for ADC finished, direct bit address clear
+ sbit ADC_START     = ADC_CTRL^4;   // set 1 to start ADC, auto cleared when ADC finished
+ sbit CMP_CHAN      = ADC_CTRL^3;   // comparator IN- input channel selection: 0=AIN1, 1=AIN3
+ sbit ADC_CHAN1     = ADC_CTRL^1;   // ADC/comparator IN+ channel selection high bit
+ sbit ADC_CHAN0     = ADC_CTRL^0;   // ADC/comparator IN+ channel selection low bit
+// ADC_CHAN1 & ADC_CHAN0: ADC/comparator IN+ channel selection
+//   00: AIN0(P1.1)
+//   01: AIN1(P1.4)
+//   10: AIN2(P1.5)
+//   11: AIN3(P3.2)
+sfr ADC_CFG         = 0x9A;         // ADC config
+#define bADC_EN           0x08      // control ADC power: 0=shut down ADC, 1=enable power for ADC
+#define bCMP_EN           0x04      // control comparator power: 0=shut down comparator, 1=enable power for comparator
+#define bADC_CLK          0x01      // ADC clock frequency selection: 0=slow clock, 384 Fosc cycles for each ADC, 1=fast clock, 96 Fosc cycles for each ADC
+sfr ADC_DATA        = 0x9F;         // ReadOnly: ADC data
+
+/*  Touch-key timer Registers  */
+sfr TKEY_CTRL       = 0xC3;         // touch-key control
+#define bTKC_IF           0x80      // ReadOnly: interrupt flag for touch-key timer, cleared by writing touch-key control or auto cleared when start touch-key checking
+#define bTKC_2MS          0x10      // touch-key timer cycle selection: 0=1mS, 1=2mS
+#define bTKC_CHAN2        0x04      // touch-key channel selection high bit
+#define bTKC_CHAN1        0x02      // touch-key channel selection middle bit
+#define bTKC_CHAN0        0x01      // touch-key channel selection low bit
+// bTKC_CHAN2 & bTKC_CHAN1 & bTKC_CHAN0: touch-key channel selection
+//   000: disable touch-key
+//   001: TIN0(P1.0)
+//   010: TIN1(P1.1)
+//   011: TIN2(P1.4)
+//   100: TIN3(P1.5)
+//   101: TIN4(P1.6)
+//   110: TIN5(P1.7)
+//   111: enable touch-key but disable all channel
+sfr16 TKEY_DAT      = 0xC4;         // ReadOnly: touch-key data, little-endian
+sfr TKEY_DATL       = 0xC4;         // ReadOnly: low byte of touch-key data
+sfr TKEY_DATH       = 0xC5;         // ReadOnly: high byte of touch-key data
+#define bTKD_CHG          0x80      // ReadOnly: indicate control changed, current data maybe invalid
+
+/*  USB/Host/Device Registers  */
+sfr USB_C_CTRL      = 0x91;         // USB type-C control
+#define bVBUS2_PD_EN      0x80      // USB VBUS2 10K pulldown resistance: 0=disable, 1=enable pullup
+#define bUCC2_PD_EN       0x40      // USB CC2 5.1K pulldown resistance: 0=disable, 1=enable pulldown
+#define bUCC2_PU1_EN      0x20      // USB CC2 pullup resistance control high bit
+#define bUCC2_PU0_EN      0x10      // USB CC2 pullup resistance control low bit
+#define bVBUS1_PD_EN      0x08      // USB VBUS1 10K pulldown resistance: 0=disable, 1=enable pullup
+#define bUCC1_PD_EN       0x04      // USB CC1 5.1K pulldown resistance: 0=disable, 1=enable pulldown
+#define bUCC1_PU1_EN      0x02      // USB CC1 pullup resistance control high bit
+#define bUCC1_PU0_EN      0x01      // USB CC1 pullup resistance control low bit
+// bUCC?_PU1_EN & bUCC?_PU0_EN: USB CC pullup resistance selection
+//   00: disable pullup resistance
+//   01: enable 56K pullup resistance for default USB power
+//   10: enable 22K pullup resistance for 1.5A USB power
+//   11: enable 10K pullup resistance for 3A USB power
+sfr UDEV_CTRL       = 0xD1;         // USB device physical port control
+#define bUD_PD_DIS        0x80      // disable USB UDP/UDM pulldown resistance: 0=enable pulldown, 1=disable
+#define bUD_DP_PIN        0x20      // ReadOnly: indicate current UDP pin level
+#define bUD_DM_PIN        0x10      // ReadOnly: indicate current UDM pin level
+#define bUD_LOW_SPEED     0x04      // enable USB physical port low speed: 0=full speed, 1=low speed
+#define bUD_GP_BIT        0x02      // general purpose bit
+#define bUD_PORT_EN       0x01      // enable USB physical port I/O: 0=disable, 1=enable
+//sfr UHOST_CTRL      = 0xD1;         // USB host physical port control
+#define UHOST_CTRL        UDEV_CTRL
+#define bUH_PD_DIS        0x80      // disable USB UDP/UDM pulldown resistance: 0=enable pulldown, 1=disable
+#define bUH_DP_PIN        0x20      // ReadOnly: indicate current UDP pin level
+#define bUH_DM_PIN        0x10      // ReadOnly: indicate current UDM pin level
+#define bUH_LOW_SPEED     0x04      // enable USB port low speed: 0=full speed, 1=low speed
+#define bUH_BUS_RESET     0x02      // control USB bus reset: 0=normal, 1=force bus reset
+#define bUH_PORT_EN       0x01      // enable USB port: 0=disable, 1=enable port, automatic disabled if USB device detached
+sfr UEP1_CTRL       = 0xD2;         // endpoint 1 control
+#define bUEP_R_TOG        0x80      // expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
+#define bUEP_T_TOG        0x40      // prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
+#define bUEP_AUTO_TOG     0x10      // enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
+#define bUEP_R_RES1       0x08      // handshake response type high bit for USB endpoint X receiving (OUT)
+#define bUEP_R_RES0       0x04      // handshake response type low bit for USB endpoint X receiving (OUT)
+#define MASK_UEP_R_RES    0x0C      // bit mask of handshake response type for USB endpoint X receiving (OUT)
+#define UEP_R_RES_ACK     0x00
+#define UEP_R_RES_TOUT    0x04
+#define UEP_R_RES_NAK     0x08
+#define UEP_R_RES_STALL   0x0C
+// bUEP_R_RES1 & bUEP_R_RES0: handshake response type for USB endpoint X receiving (OUT)
+//   00: ACK (ready)
+//   01: no response, time out to host, for non-zero endpoint isochronous transactions
+//   10: NAK (busy)
+//   11: STALL (error)
+#define bUEP_T_RES1       0x02      // handshake response type high bit for USB endpoint X transmittal (IN)
+#define bUEP_T_RES0       0x01      // handshake response type low bit for USB endpoint X transmittal (IN)
+#define MASK_UEP_T_RES    0x03      // bit mask of handshake response type for USB endpoint X transmittal (IN)
+#define UEP_T_RES_ACK     0x00
+#define UEP_T_RES_TOUT    0x01
+#define UEP_T_RES_NAK     0x02
+#define UEP_T_RES_STALL   0x03
+// bUEP_T_RES1 & bUEP_T_RES0: handshake response type for USB endpoint X transmittal (IN)
+//   00: DATA0 or DATA1 then expecting ACK (ready)
+//   01: DATA0 or DATA1 then expecting no response, time out from host, for non-zero endpoint isochronous transactions
+//   10: NAK (busy)
+//   11: STALL (error)
+sfr UEP1_T_LEN      = 0xD3;         // endpoint 1 transmittal length
+sfr UEP2_CTRL       = 0xD4;         // endpoint 2 control
+sfr UEP2_T_LEN      = 0xD5;         // endpoint 2 transmittal length
+sfr UEP3_CTRL       = 0xD6;         // endpoint 3 control
+sfr UEP3_T_LEN      = 0xD7;         // endpoint 3 transmittal length
+sfr USB_INT_FG      = 0xD8;         // USB interrupt flag
+ sbit U_IS_NAK      = USB_INT_FG^7; // ReadOnly: indicate current USB transfer is NAK received
+ sbit U_TOG_OK      = USB_INT_FG^6; // ReadOnly: indicate current USB transfer toggle is OK
+ sbit U_SIE_FREE    = USB_INT_FG^5; // ReadOnly: indicate USB SIE free status
+ sbit UIF_FIFO_OV   = USB_INT_FG^4; // FIFO overflow interrupt flag for USB, direct bit address clear or write 1 to clear
+ sbit UIF_HST_SOF   = USB_INT_FG^3; // host SOF timer interrupt flag for USB host, direct bit address clear or write 1 to clear
+ sbit UIF_SUSPEND   = USB_INT_FG^2; // USB suspend or resume event interrupt flag, direct bit address clear or write 1 to clear
+ sbit UIF_TRANSFER  = USB_INT_FG^1; // USB transfer completion interrupt flag, direct bit address clear or write 1 to clear
+ sbit UIF_DETECT    = USB_INT_FG^0; // device detected event interrupt flag for USB host mode, direct bit address clear or write 1 to clear
+ sbit UIF_BUS_RST   = USB_INT_FG^0; // bus reset event interrupt flag for USB device mode, direct bit address clear or write 1 to clear
+sfr USB_INT_ST      = 0xD9;         // ReadOnly: USB interrupt status
+#define bUIS_IS_NAK       0x80      // ReadOnly: indicate current USB transfer is NAK received for USB device mode
+#define bUIS_TOG_OK       0x40      // ReadOnly: indicate current USB transfer toggle is OK
+#define bUIS_TOKEN1       0x20      // ReadOnly: current token PID code bit 1 received for USB device mode
+#define bUIS_TOKEN0       0x10      // ReadOnly: current token PID code bit 0 received for USB device mode
+#define MASK_UIS_TOKEN    0x30      // ReadOnly: bit mask of current token PID code received for USB device mode
+#define UIS_TOKEN_OUT     0x00
+#define UIS_TOKEN_SOF     0x10
+#define UIS_TOKEN_IN      0x20
+#define UIS_TOKEN_SETUP   0x30
+// bUIS_TOKEN1 & bUIS_TOKEN0: current token PID code received for USB device mode
+//   00: OUT token PID received
+//   01: SOF token PID received
+//   10: IN token PID received
+//   11: SETUP token PID received
+#define MASK_UIS_ENDP     0x0F      // ReadOnly: bit mask of current transfer endpoint number for USB device mode
+#define MASK_UIS_H_RES    0x0F      // ReadOnly: bit mask of current transfer handshake response for USB host mode: 0000=no response, time out from device, others=handshake response PID received
+sfr USB_MIS_ST      = 0xDA;         // ReadOnly: USB miscellaneous status
+#define bUMS_SOF_PRES     0x80      // ReadOnly: indicate host SOF timer presage status
+#define bUMS_SOF_ACT      0x40      // ReadOnly: indicate host SOF timer action status for USB host
+#define bUMS_SIE_FREE     0x20      // ReadOnly: indicate USB SIE free status
+#define bUMS_R_FIFO_RDY   0x10      // ReadOnly: indicate USB receiving FIFO ready status (not empty)
+#define bUMS_BUS_RESET    0x08      // ReadOnly: indicate USB bus reset status
+#define bUMS_SUSPEND      0x04      // ReadOnly: indicate USB suspend status
+#define bUMS_DM_LEVEL     0x02      // ReadOnly: indicate UDM level saved at device attached to USB host
+#define bUMS_DEV_ATTACH   0x01      // ReadOnly: indicate device attached status on USB host
+sfr USB_RX_LEN      = 0xDB;         // ReadOnly: USB receiving length
+sfr UEP0_CTRL       = 0xDC;         // endpoint 0 control
+sfr UEP0_T_LEN      = 0xDD;         // endpoint 0 transmittal length
+sfr UEP4_CTRL       = 0xDE;         // endpoint 4 control
+sfr UEP4_T_LEN      = 0xDF;         // endpoint 4 transmittal length
+sfr USB_INT_EN      = 0xE1;         // USB interrupt enable
+#define bUIE_DEV_SOF      0x80      // enable interrupt for SOF received for USB device mode
+#define bUIE_DEV_NAK      0x40      // enable interrupt for NAK responded for USB device mode
+#define bUIE_FIFO_OV      0x10      // enable interrupt for FIFO overflow
+#define bUIE_HST_SOF      0x08      // enable interrupt for host SOF timer action for USB host mode
+#define bUIE_SUSPEND      0x04      // enable interrupt for USB suspend or resume event
+#define bUIE_TRANSFER     0x02      // enable interrupt for USB transfer completion
+#define bUIE_DETECT       0x01      // enable interrupt for USB device detected event for USB host mode
+#define bUIE_BUS_RST      0x01      // enable interrupt for USB bus reset event for USB device mode
+sfr USB_CTRL        = 0xE2;         // USB base control
+#define bUC_HOST_MODE     0x80      // enable USB host mode: 0=device mode, 1=host mode
+#define bUC_LOW_SPEED     0x40      // enable USB low speed: 0=full speed, 1=low speed
+#define bUC_DEV_PU_EN     0x20      // USB device enable and internal pullup resistance enable
+#define bUC_SYS_CTRL1     0x20      // USB system control high bit
+#define bUC_SYS_CTRL0     0x10      // USB system control low bit
+#define MASK_UC_SYS_CTRL  0x30      // bit mask of USB system control
+// bUC_HOST_MODE & bUC_SYS_CTRL1 & bUC_SYS_CTRL0: USB system control
+//   0 00: disable USB device and disable internal pullup resistance
+//   0 01: enable USB device and disable internal pullup resistance, need external pullup resistance
+//   0 1x: enable USB device and enable internal pullup resistance
+//   1 00: enable USB host and normal status
+//   1 01: enable USB host and force UDP/UDM output SE0 state
+//   1 10: enable USB host and force UDP/UDM output J state
+//   1 11: enable USB host and force UDP/UDM output resume or K state
+#define bUC_INT_BUSY      0x08      // enable automatic responding busy for device mode or automatic pause for host mode during interrupt flag UIF_TRANSFER valid
+#define bUC_RESET_SIE     0x04      // force reset USB SIE, need software clear
+#define bUC_CLR_ALL       0x02      // force clear FIFO and count of USB
+#define bUC_DMA_EN        0x01      // DMA enable and DMA interrupt enable for USB
+sfr USB_DEV_AD      = 0xE3;         // USB device address, lower 7 bits for USB device address
+#define bUDA_GP_BIT       0x80      // general purpose bit
+#define MASK_USB_ADDR     0x7F      // bit mask for USB device address
+sfr16 UEP2_DMA      = 0xE4;         // endpoint 2 buffer start address, little-endian
+sfr UEP2_DMA_L      = 0xE4;         // endpoint 2 buffer start address low byte
+sfr UEP2_DMA_H      = 0xE5;         // endpoint 2 buffer start address high byte
+sfr16 UEP3_DMA      = 0xE6;         // endpoint 3 buffer start address, little-endian
+sfr UEP3_DMA_L      = 0xE6;         // endpoint 3 buffer start address low byte
+sfr UEP3_DMA_H      = 0xE7;         // endpoint 3 buffer start address high byte
+sfr UEP4_1_MOD      = 0xEA;         // endpoint 4/1 mode
+#define bUEP1_RX_EN       0x80      // enable USB endpoint 1 receiving (OUT)
+#define bUEP1_TX_EN       0x40      // enable USB endpoint 1 transmittal (IN)
+#define bUEP1_BUF_MOD     0x10      // buffer mode of USB endpoint 1
+// bUEPn_RX_EN & bUEPn_TX_EN & bUEPn_BUF_MOD: USB endpoint 1/2/3 buffer mode, buffer start address is UEPn_DMA
+//   0 0 x:  disable endpoint and disable buffer
+//   1 0 0:  64 bytes buffer for receiving (OUT endpoint)
+//   1 0 1:  dual 64 bytes buffer by toggle bit bUEP_R_TOG selection for receiving (OUT endpoint), total=128bytes
+//   0 1 0:  64 bytes buffer for transmittal (IN endpoint)
+//   0 1 1:  dual 64 bytes buffer by toggle bit bUEP_T_TOG selection for transmittal (IN endpoint), total=128bytes
+//   1 1 0:  64 bytes buffer for receiving (OUT endpoint) + 64 bytes buffer for transmittal (IN endpoint), total=128bytes
+//   1 1 1:  dual 64 bytes buffer by bUEP_R_TOG selection for receiving (OUT endpoint) + dual 64 bytes buffer by bUEP_T_TOG selection for transmittal (IN endpoint), total=256bytes
+#define bUEP4_RX_EN       0x08      // enable USB endpoint 4 receiving (OUT)
+#define bUEP4_TX_EN       0x04      // enable USB endpoint 4 transmittal (IN)
+// bUEP4_RX_EN & bUEP4_TX_EN: USB endpoint 4 buffer mode, buffer start address is UEP0_DMA
+//   0 0:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint)
+//   1 0:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint) + 64 bytes buffer for endpoint 4 receiving (OUT endpoint), total=128bytes
+//   0 1:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint) + 64 bytes buffer for endpoint 4 transmittal (IN endpoint), total=128bytes
+//   1 1:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint)
+//           + 64 bytes buffer for endpoint 4 receiving (OUT endpoint) + 64 bytes buffer for endpoint 4 transmittal (IN endpoint), total=192bytes
+sfr UEP2_3_MOD      = 0xEB;         // endpoint 2/3 mode
+#define bUEP3_RX_EN       0x80      // enable USB endpoint 3 receiving (OUT)
+#define bUEP3_TX_EN       0x40      // enable USB endpoint 3 transmittal (IN)
+#define bUEP3_BUF_MOD     0x10      // buffer mode of USB endpoint 3
+#define bUEP2_RX_EN       0x08      // enable USB endpoint 2 receiving (OUT)
+#define bUEP2_TX_EN       0x04      // enable USB endpoint 2 transmittal (IN)
+#define bUEP2_BUF_MOD     0x01      // buffer mode of USB endpoint 2
+sfr16 UEP0_DMA      = 0xEC;         // endpoint 0 buffer start address, little-endian
+sfr UEP0_DMA_L      = 0xEC;         // endpoint 0 buffer start address low byte
+sfr UEP0_DMA_H      = 0xED;         // endpoint 0 buffer start address high byte
+sfr16 UEP1_DMA      = 0xEE;         // endpoint 1 buffer start address, little-endian
+sfr UEP1_DMA_L      = 0xEE;         // endpoint 1 buffer start address low byte
+sfr UEP1_DMA_H      = 0xEF;         // endpoint 1 buffer start address high byte
+//sfr UH_SETUP        = 0xD2;         // host aux setup
+#define UH_SETUP          UEP1_CTRL
+#define bUH_PRE_PID_EN    0x80      // USB host PRE PID enable for low speed device via hub
+#define bUH_SOF_EN        0x40      // USB host automatic SOF enable
+//sfr UH_RX_CTRL      = 0xD4;         // host receiver endpoint control
+#define UH_RX_CTRL        UEP2_CTRL
+#define bUH_R_TOG         0x80      // expected data toggle flag of host receiving (IN): 0=DATA0, 1=DATA1
+#define bUH_R_AUTO_TOG    0x10      // enable automatic toggle after successful transfer completion: 0=manual toggle, 1=automatic toggle
+#define bUH_R_RES         0x04      // prepared handshake response type for host receiving (IN): 0=ACK (ready), 1=no response, time out to device, for isochronous transactions
+//sfr UH_EP_PID       = 0xD5;         // host endpoint and token PID, lower 4 bits for endpoint number, upper 4 bits for token PID
+#define UH_EP_PID         UEP2_T_LEN
+#define MASK_UH_TOKEN     0xF0      // bit mask of token PID for USB host transfer
+#define MASK_UH_ENDP      0x0F      // bit mask of endpoint number for USB host transfer
+//sfr UH_TX_CTRL      = 0xD6;         // host transmittal endpoint control
+#define UH_TX_CTRL        UEP3_CTRL
+#define bUH_T_TOG         0x40      // prepared data toggle flag of host transmittal (SETUP/OUT): 0=DATA0, 1=DATA1
+#define bUH_T_AUTO_TOG    0x10      // enable automatic toggle after successful transfer completion: 0=manual toggle, 1=automatic toggle
+#define bUH_T_RES         0x01      // expected handshake response type for host transmittal (SETUP/OUT): 0=ACK (ready), 1=no response, time out from device, for isochronous transactions
+//sfr UH_TX_LEN       = 0xD7;         // host transmittal endpoint transmittal length
+#define UH_TX_LEN         UEP3_T_LEN
+//sfr UH_EP_MOD       = 0xEB;         // host endpoint mode
+#define UH_EP_MOD         UEP2_3_MOD
+#define bUH_EP_TX_EN      0x40      // enable USB host OUT endpoint transmittal
+#define bUH_EP_TBUF_MOD   0x10      // buffer mode of USB host OUT endpoint
+// bUH_EP_TX_EN & bUH_EP_TBUF_MOD: USB host OUT endpoint buffer mode, buffer start address is UH_TX_DMA
+//   0 x:  disable endpoint and disable buffer
+//   1 0:  64 bytes buffer for transmittal (OUT endpoint)
+//   1 1:  dual 64 bytes buffer by toggle bit bUH_T_TOG selection for transmittal (OUT endpoint), total=128bytes
+#define bUH_EP_RX_EN      0x08      // enable USB host IN endpoint receiving
+#define bUH_EP_RBUF_MOD   0x01      // buffer mode of USB host IN endpoint
+// bUH_EP_RX_EN & bUH_EP_RBUF_MOD: USB host IN endpoint buffer mode, buffer start address is UH_RX_DMA
+//   0 x:  disable endpoint and disable buffer
+//   1 0:  64 bytes buffer for receiving (IN endpoint)
+//   1 1:  dual 64 bytes buffer by toggle bit bUH_R_TOG selection for receiving (IN endpoint), total=128bytes
+//sfr16 UH_RX_DMA     = 0xE4;         // host rx endpoint buffer start address, little-endian
+#define UH_RX_DMA         UEP2_DMA
+//sfr UH_RX_DMA_L     = 0xE4;         // host rx endpoint buffer start address low byte
+#define UH_RX_DMA_L       UEP2_DMA_L
+//sfr UH_RX_DMA_H     = 0xE5;         // host rx endpoint buffer start address high byte
+#define UH_RX_DMA_H       UEP2_DMA_H
+//sfr16 UH_TX_DMA     = 0xE6;         // host tx endpoint buffer start address, little-endian
+#define UH_TX_DMA         UEP3_DMA
+//sfr UH_TX_DMA_L     = 0xE6;         // host tx endpoint buffer start address low byte
+#define UH_TX_DMA_L       UEP3_DMA_L
+//sfr UH_TX_DMA_H     = 0xE7;         // host tx endpoint buffer start address high byte
+#define UH_TX_DMA_H       UEP3_DMA_H
+
+/*----- XDATA: xRAM ------------------------------------------*/
+
+#define XDATA_RAM_SIZE    0x0400    // size of expanded xRAM, xdata SRAM embedded chip
+
+/*----- Reference Information --------------------------------------------*/
+#define ID_CH554          0x54      // chip ID
+
+/* Interrupt routine address and interrupt number */
+#define INT_ADDR_INT0     0x0003    // interrupt vector address for INT0
+#define INT_ADDR_TMR0     0x000B    // interrupt vector address for timer0
+#define INT_ADDR_INT1     0x0013    // interrupt vector address for INT1
+#define INT_ADDR_TMR1     0x001B    // interrupt vector address for timer1
+#define INT_ADDR_UART0    0x0023    // interrupt vector address for UART0
+#define INT_ADDR_TMR2     0x002B    // interrupt vector address for timer2
+#define INT_ADDR_SPI0     0x0033    // interrupt vector address for SPI0
+#define INT_ADDR_TKEY     0x003B    // interrupt vector address for touch-key timer
+#define INT_ADDR_USB      0x0043    // interrupt vector address for USB
+#define INT_ADDR_ADC      0x004B    // interrupt vector address for ADC
+#define INT_ADDR_UART1    0x0053    // interrupt vector address for UART1
+#define INT_ADDR_PWMX     0x005B    // interrupt vector address for PWM1/2
+#define INT_ADDR_GPIO     0x0063    // interrupt vector address for GPIO
+#define INT_ADDR_WDOG     0x006B    // interrupt vector address for watch-dog timer
+#define INT_NO_INT0       0         // interrupt number for INT0
+#define INT_NO_TMR0       1         // interrupt number for timer0
+#define INT_NO_INT1       2         // interrupt number for INT1
+#define INT_NO_TMR1       3         // interrupt number for timer1
+#define INT_NO_UART0      4         // interrupt number for UART0
+#define INT_NO_TMR2       5         // interrupt number for timer2
+#define INT_NO_SPI0       6         // interrupt number for SPI0
+#define INT_NO_TKEY       7         // interrupt number for touch-key timer
+#define INT_NO_USB        8         // interrupt number for USB
+#define INT_NO_ADC        9         // interrupt number for ADC
+#define INT_NO_UART1      10        // interrupt number for UART1
+#define INT_NO_PWMX       11        // interrupt number for PWM1/2
+#define INT_NO_GPIO       12        // interrupt number for GPIO
+#define INT_NO_WDOG       13        // interrupt number for watch-dog timer
+
+/* Special Program Space */
+#define DATA_FLASH_ADDR   0xC000    // start address of Data-Flash
+#define BOOT_LOAD_ADDR    0x3800    // start address of boot loader program
+#define ROM_CFG_ADDR      0x3FF8    // chip configuration information address
+#define ROM_CHIP_ID_HX    0x3FFA    // chip ID number highest byte (only low byte valid)
+#define ROM_CHIP_ID_LO    0x3FFC    // chip ID number low word
+#define ROM_CHIP_ID_HI    0x3FFE    // chip ID number high word
+
+/*
+New Instruction:   MOVX @DPTR1,A
+Instruction Code:  0xA5
+Instruction Cycle: 1
+Instruction Operation:
+   step-1. write ACC @DPTR1 into xdata SRAM embedded chip
+   step-2. increase DPTR1
+ASM example:
+       INC  XBUS_AUX
+       MOV  DPTR,#TARGET_ADDR ;DPTR1
+       DEC  XBUS_AUX
+       MOV  DPTR,#SOURCE_ADDR ;DPTR0
+       MOV  R7,#xxH
+ LOOP: MOVX A,@DPTR ;DPTR0
+       INC  DPTR    ;DPTR0, if need
+       DB   0A5H    ;MOVX @DPTR1,A & INC DPTR1
+       DJNZ R7,LOOP
+*/
+
+#endif  // __CH554_H__
+
+#ifndef __USB_DEF__
+#define __USB_DEF__
+
+/*----- USB constant and structure define --------------------------------*/
+
+/* USB PID */
+#ifndef USB_PID_SETUP
+#define USB_PID_NULL            0x00    /* reserved PID */
+#define USB_PID_SOF             0x05
+#define USB_PID_SETUP           0x0D
+#define USB_PID_IN              0x09
+#define USB_PID_OUT             0x01
+#define USB_PID_ACK             0x02
+#define USB_PID_NAK             0x0A
+#define USB_PID_STALL           0x0E
+#define USB_PID_DATA0           0x03
+#define USB_PID_DATA1           0x0B
+#define USB_PID_PRE             0x0C
+#endif
+
+/* USB standard device request code */
+#ifndef USB_GET_DESCRIPTOR
+#define USB_GET_STATUS          0x00
+#define USB_CLEAR_FEATURE       0x01
+#define USB_SET_FEATURE         0x03
+#define USB_SET_ADDRESS         0x05
+#define USB_GET_DESCRIPTOR      0x06
+#define USB_SET_DESCRIPTOR      0x07
+#define USB_GET_CONFIGURATION   0x08
+#define USB_SET_CONFIGURATION   0x09
+#define USB_GET_INTERFACE       0x0A
+#define USB_SET_INTERFACE       0x0B
+#define USB_SYNCH_FRAME         0x0C
+#endif
+
+/* USB hub class request code */
+#ifndef HUB_GET_DESCRIPTOR
+#define HUB_GET_STATUS          0x00
+#define HUB_CLEAR_FEATURE       0x01
+#define HUB_GET_STATE           0x02
+#define HUB_SET_FEATURE         0x03
+#define HUB_GET_DESCRIPTOR      0x06
+#define HUB_SET_DESCRIPTOR      0x07
+#endif
+
+/* USB HID class request code */
+#ifndef HID_GET_REPORT
+#define HID_GET_REPORT          0x01
+#define HID_GET_IDLE            0x02
+#define HID_GET_PROTOCOL        0x03
+#define HID_SET_REPORT          0x09
+#define HID_SET_IDLE            0x0A
+#define HID_SET_PROTOCOL        0x0B
+#endif
+
+/* Bit define for USB request type */
+#ifndef USB_REQ_TYP_MASK
+#define USB_REQ_TYP_IN          0x80            /* control IN, device to host */
+#define USB_REQ_TYP_OUT         0x00            /* control OUT, host to device */
+#define USB_REQ_TYP_READ        0x80            /* control read, device to host */
+#define USB_REQ_TYP_WRITE       0x00            /* control write, host to device */
+#define USB_REQ_TYP_MASK        0x60            /* bit mask of request type */
+#define USB_REQ_TYP_STANDARD    0x00
+#define USB_REQ_TYP_CLASS       0x20
+#define USB_REQ_TYP_VENDOR      0x40
+#define USB_REQ_TYP_RESERVED    0x60
+#define USB_REQ_RECIP_MASK      0x1F            /* bit mask of request recipient */
+#define USB_REQ_RECIP_DEVICE    0x00
+#define USB_REQ_RECIP_INTERF    0x01
+#define USB_REQ_RECIP_ENDP      0x02
+#define USB_REQ_RECIP_OTHER     0x03
+#endif
+
+/* USB request type for hub class request */
+#ifndef HUB_GET_HUB_DESCRIPTOR
+#define HUB_CLEAR_HUB_FEATURE   0x20
+#define HUB_CLEAR_PORT_FEATURE  0x23
+#define HUB_GET_BUS_STATE       0xA3
+#define HUB_GET_HUB_DESCRIPTOR  0xA0
+#define HUB_GET_HUB_STATUS      0xA0
+#define HUB_GET_PORT_STATUS     0xA3
+#define HUB_SET_HUB_DESCRIPTOR  0x20
+#define HUB_SET_HUB_FEATURE     0x20
+#define HUB_SET_PORT_FEATURE    0x23
+#endif
+
+/* Hub class feature selectors */
+#ifndef HUB_PORT_RESET
+#define HUB_C_HUB_LOCAL_POWER   0
+#define HUB_C_HUB_OVER_CURRENT  1
+#define HUB_PORT_CONNECTION     0
+#define HUB_PORT_ENABLE         1
+#define HUB_PORT_SUSPEND        2
+#define HUB_PORT_OVER_CURRENT   3
+#define HUB_PORT_RESET          4
+#define HUB_PORT_POWER          8
+#define HUB_PORT_LOW_SPEED      9
+#define HUB_C_PORT_CONNECTION   16
+#define HUB_C_PORT_ENABLE       17
+#define HUB_C_PORT_SUSPEND      18
+#define HUB_C_PORT_OVER_CURRENT 19
+#define HUB_C_PORT_RESET        20
+#endif
+
+/* USB descriptor type */
+#ifndef USB_DESCR_TYP_DEVICE
+#define USB_DESCR_TYP_DEVICE    0x01
+#define USB_DESCR_TYP_CONFIG    0x02
+#define USB_DESCR_TYP_STRING    0x03
+#define USB_DESCR_TYP_INTERF    0x04
+#define USB_DESCR_TYP_ENDP      0x05
+#define USB_DESCR_TYP_QUALIF    0x06
+#define USB_DESCR_TYP_SPEED     0x07
+#define USB_DESCR_TYP_OTG       0x09
+#define USB_DESCR_TYP_HID       0x21
+#define USB_DESCR_TYP_REPORT    0x22
+#define USB_DESCR_TYP_PHYSIC    0x23
+#define USB_DESCR_TYP_CS_INTF   0x24
+#define USB_DESCR_TYP_CS_ENDP   0x25
+#define USB_DESCR_TYP_HUB       0x29
+#endif
+
+/* USB device class */
+#ifndef USB_DEV_CLASS_HUB
+#define USB_DEV_CLASS_RESERVED  0x00
+#define USB_DEV_CLASS_AUDIO     0x01
+#define USB_DEV_CLASS_COMMUNIC  0x02
+#define USB_DEV_CLASS_HID       0x03
+#define USB_DEV_CLASS_MONITOR   0x04
+#define USB_DEV_CLASS_PHYSIC_IF 0x05
+#define USB_DEV_CLASS_POWER     0x06
+#define USB_DEV_CLASS_PRINTER   0x07
+#define USB_DEV_CLASS_STORAGE   0x08
+#define USB_DEV_CLASS_HUB       0x09
+#define USB_DEV_CLASS_VEN_SPEC  0xFF
+#endif
+
+/* USB endpoint type and attributes */
+#ifndef USB_ENDP_TYPE_MASK
+#define USB_ENDP_DIR_MASK       0x80
+#define USB_ENDP_ADDR_MASK      0x0F
+#define USB_ENDP_TYPE_MASK      0x03
+#define USB_ENDP_TYPE_CTRL      0x00
+#define USB_ENDP_TYPE_ISOCH     0x01
+#define USB_ENDP_TYPE_BULK      0x02
+#define USB_ENDP_TYPE_INTER     0x03
+#endif
+
+#ifndef USB_DEVICE_ADDR
+#define	USB_DEVICE_ADDR			0x02	/* ĬÈϵÄUSBÉ豸µØÖ· */
+#endif
+#ifndef DEFAULT_ENDP0_SIZE
+#define DEFAULT_ENDP0_SIZE      8       /* default maximum packet size for endpoint 0 */
+#endif
+#ifndef MAX_PACKET_SIZE
+#define MAX_PACKET_SIZE         64      /* maximum packet size */
+#endif
+#ifndef USB_BO_CBW_SIZE
+#define USB_BO_CBW_SIZE			0x1F	/* ÃüÁî¿éCBWµÄ×ܳ¤¶È */
+#define USB_BO_CSW_SIZE			0x0D	/* ÃüÁî״̬¿éCSWµÄ×ܳ¤¶È */
+#endif
+#ifndef USB_BO_CBW_SIG0
+#define USB_BO_CBW_SIG0         0x55    /* ÃüÁî¿éCBWʶ±ð±êÖ¾'USBC' */
+#define USB_BO_CBW_SIG1         0x53
+#define USB_BO_CBW_SIG2         0x42
+#define USB_BO_CBW_SIG3         0x43
+#define USB_BO_CSW_SIG0         0x55    /* ÃüÁî״̬¿éCSWʶ±ð±êÖ¾'USBS' */
+#define USB_BO_CSW_SIG1         0x53
+#define USB_BO_CSW_SIG2         0x42
+#define USB_BO_CSW_SIG3         0x53
+#endif
+
+#if 0
+
+typedef struct _USB_SETUP_REQ {
+    UINT8 bRequestType;
+    UINT8 bRequest;
+    UINT8 wValueL;
+    UINT8 wValueH;
+    UINT8 wIndexL;
+    UINT8 wIndexH;
+    UINT8 wLengthL;
+    UINT8 wLengthH;
+} USB_SETUP_REQ, *PUSB_SETUP_REQ;
+
+typedef USB_SETUP_REQ xdata *PXUSB_SETUP_REQ;
+
+typedef struct _USB_DEVICE_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bcdUSBL;
+    UINT8 bcdUSBH;
+    UINT8 bDeviceClass;
+    UINT8 bDeviceSubClass;
+    UINT8 bDeviceProtocol;
+    UINT8 bMaxPacketSize0;
+    UINT8 idVendorL;
+    UINT8 idVendorH;
+    UINT8 idProductL;
+    UINT8 idProductH;
+    UINT8 bcdDeviceL;
+    UINT8 bcdDeviceH;
+    UINT8 iManufacturer;
+    UINT8 iProduct;
+    UINT8 iSerialNumber;
+    UINT8 bNumConfigurations;
+} USB_DEV_DESCR, *PUSB_DEV_DESCR;
+
+typedef USB_DEV_DESCR xdata *PXUSB_DEV_DESCR;
+
+typedef struct _USB_CONFIG_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 wTotalLengthL;
+    UINT8 wTotalLengthH;
+    UINT8 bNumInterfaces;
+    UINT8 bConfigurationValue;
+    UINT8 iConfiguration;
+    UINT8 bmAttributes;
+    UINT8 MaxPower;
+} USB_CFG_DESCR, *PUSB_CFG_DESCR;
+
+typedef USB_CFG_DESCR xdata *PXUSB_CFG_DESCR;
+
+typedef struct _USB_INTERF_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bInterfaceNumber;
+    UINT8 bAlternateSetting;
+    UINT8 bNumEndpoints;
+    UINT8 bInterfaceClass;
+    UINT8 bInterfaceSubClass;
+    UINT8 bInterfaceProtocol;
+    UINT8 iInterface;
+} USB_ITF_DESCR, *PUSB_ITF_DESCR;
+
+typedef USB_ITF_DESCR xdata *PXUSB_ITF_DESCR;
+
+typedef struct _USB_ENDPOINT_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bEndpointAddress;
+    UINT8 bmAttributes;
+    UINT8 wMaxPacketSizeL;
+    UINT8 wMaxPacketSizeH;
+    UINT8 bInterval;
+} USB_ENDP_DESCR, *PUSB_ENDP_DESCR;
+
+typedef USB_ENDP_DESCR xdata *PXUSB_ENDP_DESCR;
+
+typedef struct _USB_CONFIG_DESCR_LONG {
+    USB_CFG_DESCR   cfg_descr;
+    USB_ITF_DESCR   itf_descr;
+    USB_ENDP_DESCR  endp_descr[1];
+} USB_CFG_DESCR_LONG, *PUSB_CFG_DESCR_LONG;
+
+typedef USB_CFG_DESCR_LONG xdata *PXUSB_CFG_DESCR_LONG;
+
+typedef struct _USB_HUB_DESCR {
+    UINT8 bDescLength;
+    UINT8 bDescriptorType;
+    UINT8 bNbrPorts;
+    UINT8 wHubCharacteristicsL;
+    UINT8 wHubCharacteristicsH;
+    UINT8 bPwrOn2PwrGood;
+    UINT8 bHubContrCurrent;
+    UINT8 DeviceRemovable;
+    UINT8 PortPwrCtrlMask;
+} USB_HUB_DESCR, *PUSB_HUB_DESCR;
+
+typedef USB_HUB_DESCR xdata *PXUSB_HUB_DESCR;
+
+typedef struct _USB_HID_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bcdHIDL;
+    UINT8 bcdHIDH;
+    UINT8 bCountryCode;
+    UINT8 bNumDescriptors;
+    UINT8 bDescriptorTypeX;
+    UINT8 wDescriptorLengthL;
+    UINT8 wDescriptorLengthH;
+} USB_HID_DESCR, *PUSB_HID_DESCR;
+
+typedef USB_HID_DESCR xdata *PXUSB_HID_DESCR;
+
+typedef struct _UDISK_BOC_CBW {         /* command of BulkOnly USB-FlashDisk */
+    UINT8 mCBW_Sig0;
+    UINT8 mCBW_Sig1;
+    UINT8 mCBW_Sig2;
+    UINT8 mCBW_Sig3;
+    UINT8 mCBW_Tag0;
+    UINT8 mCBW_Tag1;
+    UINT8 mCBW_Tag2;
+    UINT8 mCBW_Tag3;
+    UINT8 mCBW_DataLen0;
+    UINT8 mCBW_DataLen1;
+    UINT8 mCBW_DataLen2;
+    UINT8 mCBW_DataLen3;                /* uppest byte of data length, always is 0 */
+    UINT8 mCBW_Flag;                    /* transfer direction and etc. */
+    UINT8 mCBW_LUN;
+    UINT8 mCBW_CB_Len;                  /* length of command block */
+    UINT8 mCBW_CB_Buf[16];              /* command block buffer */
+} UDISK_BOC_CBW, *PUDISK_BOC_CBW;
+
+typedef UDISK_BOC_CBW xdata *PXUDISK_BOC_CBW;
+
+typedef struct _UDISK_BOC_CSW {         /* status of BulkOnly USB-FlashDisk */
+    UINT8 mCSW_Sig0;
+    UINT8 mCSW_Sig1;
+    UINT8 mCSW_Sig2;
+    UINT8 mCSW_Sig3;
+    UINT8 mCSW_Tag0;
+    UINT8 mCSW_Tag1;
+    UINT8 mCSW_Tag2;
+    UINT8 mCSW_Tag3;
+    UINT8 mCSW_Residue0;                /* return: remainder bytes */
+    UINT8 mCSW_Residue1;
+    UINT8 mCSW_Residue2;
+    UINT8 mCSW_Residue3;                /* uppest byte of remainder length, always is 0 */
+    UINT8 mCSW_Status;                  /* return: result status */
+} UDISK_BOC_CSW, *PUDISK_BOC_CSW;
+
+typedef UDISK_BOC_CSW xdata *PXUDISK_BOC_CSW;
+
+#endif
+
+#endif  // __USB_DEF__
+
+$RESTORE
diff --git a/USB-MCU/TK_usb_CH552/Public/DEBUG.H b/USB-MCU/TK_usb_CH552/Public/DEBUG.H
new file mode 100644
index 0000000..884ebbd
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552/Public/DEBUG.H
@@ -0,0 +1,47 @@
+/* µ÷ÊÔ */
+/* Ìṩprintf×Ó³ÌÐòºÍÑÓʱº¯Êý */
+
+#ifndef	__DEBUG_H__
+#define __DEBUG_H__
+
+//¶¨Ò庯Êý·µ»ØÖµ
+#ifndef  SUCCESS
+#define  SUCCESS  0
+#endif
+#ifndef  FAIL
+#define  FAIL    0xFF
+#endif
+
+//¶¨Ò嶨ʱÆ÷Æðʼ
+#ifndef  START
+#define  START  1
+#endif
+#ifndef  STOP
+#define  STOP    0
+#endif
+
+#define	 FREQ_SYS	     12000000	         //ϵͳÖ÷Ƶ12MHz
+#define  OSC_EN_XT     0                 //Íⲿ¾§ÕñʹÄÜ£¬Ä¬ÈÏ¿ªÆôÄÚ²¿¾§Õñ
+#ifndef  UART0_BUAD
+#define  UART0_BUAD    57600
+#define  UART1_BUAD    57600
+#endif
+#ifndef  DE_PRINTF                      //³ÌÐòPirntfÊä³ö¿ªÆô
+#define  DE_PRINTF     0
+#endif
+
+void	CfgFsys( );                        //CH554ʱÖÓÑ¡ÔñºÍÅäÖÃ
+void	mDelayuS( UINT16 n );              // ÒÔuSΪµ¥Î»ÑÓʱ
+void	mDelaymS( UINT16 n );              // ÒÔmSΪµ¥Î»ÑÓʱ
+void    CH554UART0Alter();                 //CH554´®¿Ú0Òý½ÅÓ³Éäµ½P1.2/P1.3
+void	mInitSTDIO( );                      //T1×÷Ϊ²¨ÌØÂÊ·¢ÉúÆ÷
+UINT8   CH554UART0RcvByte( );              //CH554 UART0²éѯ·½Ê½½ÓÊÕÒ»¸ö×Ö½Ú
+void    CH554UART0SendByte(UINT8 SendDat); //CH554UART0·¢ËÍÒ»¸ö×Ö½Ú
+
+void    CH554WDTModeSelect(UINT8 mode);     //CH554¿´ÃŹ·Ä£Ê½ÉèÖà 
+void    CH554WDTFeed(UINT8 tim);            //CH554¿´ÃŹ·Î¹¹·
+
+void CH554SoftReset( );                  //CH554Èí¸´Î»
+// void CH554USBDevWakeup( );               //CH554×öUSBÉ豸»½ÐÑÖ÷»ú
+//  
+#endif
diff --git a/USB-MCU/TK_usb_CH552/Public/Debug.C b/USB-MCU/TK_usb_CH552/Public/Debug.C
new file mode 100644
index 0000000..4911844
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552/Public/Debug.C
@@ -0,0 +1,269 @@
+/********************************** (C) COPYRIGHT *******************************
+* File Name          : Debug.C
+* Author             : WCH
+* Version            : V1.2
+* Date               : 2018/02/26
+* Description        : CH554 DEBUG Interface
+                     CH554Ö÷ƵÐ޸ġ¢ÑÓʱº¯Êý¶¨Òå
+                     ´®¿Ú0ºÍ´®¿Ú1³õʼ»¯
+                     ´®¿Ú0ºÍ´®¿Ú1µÄÊÕ·¢×Óº¯Êý
+                     ¿´ÃŹ·³õʼ»¯										 
+*******************************************************************************/
+
+#include "CH552.H"
+#include "Debug.H"
+
+#define NO_DEBUG
+/*******************************************************************************
+* Function Name  : CfgFsys( )
+* Description    : CH554ʱÖÓÑ¡ÔñºÍÅäÖú¯Êý,ĬÈÏʹÓÃFsys 6MHz£¬FREQ_SYS¿ÉÒÔͨ¹ý
+                   CLOCK_CFGÅäÖõõ½£¬¹«Ê½ÈçÏ£º
+                   Fsys = (Fosc * 4/(CLOCK_CFG & MASK_SYS_CK_SEL);¾ßÌåʱÖÓÐèÒª×Ô¼ºÅäÖà 
+* Input          : None
+* Output         : None
+* Return         : None
+*******************************************************************************/ 
+void	CfgFsys( )  
+{
+#if OSC_EN_XT	
+		SAFE_MOD = 0x55;
+		SAFE_MOD = 0xAA;
+    CLOCK_CFG |= bOSC_EN_XT;                          //ʹÄÜÍⲿ¾§Õñ
+    CLOCK_CFG &= ~bOSC_EN_INT;                        //¹Ø±ÕÄÚ²¿¾§Õñ 
+#endif	
+		SAFE_MOD = 0x55;
+		SAFE_MOD = 0xAA;
+#if FREQ_SYS == 24000000	
+		CLOCK_CFG = CLOCK_CFG & ~ MASK_SYS_CK_SEL | 0x06;  // 24MHz	
+#endif	
+#if FREQ_SYS == 16000000		
+		CLOCK_CFG = CLOCK_CFG & ~ MASK_SYS_CK_SEL | 0x05;  // 16MHz	
+#endif
+#if FREQ_SYS == 12000000		
+		CLOCK_CFG = CLOCK_CFG & ~ MASK_SYS_CK_SEL | 0x04;  // 12MHz
+#endif	
+#if FREQ_SYS == 6000000		
+		CLOCK_CFG = CLOCK_CFG & ~ MASK_SYS_CK_SEL | 0x03;  // 6MHz	
+#endif	
+#if FREQ_SYS == 3000000	
+		CLOCK_CFG = CLOCK_CFG & ~ MASK_SYS_CK_SEL | 0x02;  // 3MHz	
+#endif
+#if FREQ_SYS == 750000	
+		CLOCK_CFG = CLOCK_CFG & ~ MASK_SYS_CK_SEL | 0x01;  // 750KHz
+#endif
+#if FREQ_SYS == 187500	
+		CLOCK_CFG = CLOCK_CFG & ~ MASK_SYS_CK_SEL | 0x00;  // 187.5KHz	
+#endif
+		SAFE_MOD = 0x00;
+}
+
+/*******************************************************************************
+* Function Name  : mDelayus(UNIT16 n)
+* Description    : usÑÓʱº¯Êý
+* Input          : UNIT16 n
+* Output         : None
+* Return         : None
+*******************************************************************************/ 
+void	mDelayuS( UINT16 n )  // ÒÔuSΪµ¥Î»ÑÓʱ
+{
+#ifdef	FREQ_SYS
+#if		FREQ_SYS <= 6000000
+		n >>= 2;
+#endif
+#if		FREQ_SYS <= 3000000
+		n >>= 2;
+#endif
+#if		FREQ_SYS <= 750000
+		n >>= 4;
+#endif
+#endif
+	while ( n ) {  // total = 12~13 Fsys cycles, 1uS @Fsys=12MHz
+		++ SAFE_MOD;  // 2 Fsys cycles, for higher Fsys, add operation here
+#ifdef	FREQ_SYS
+#if		FREQ_SYS >= 14000000
+		++ SAFE_MOD;
+#endif
+#if		FREQ_SYS >= 16000000
+		++ SAFE_MOD;
+#endif
+#if		FREQ_SYS >= 18000000
+		++ SAFE_MOD;
+#endif
+#if		FREQ_SYS >= 20000000
+		++ SAFE_MOD;
+#endif
+#if		FREQ_SYS >= 22000000
+		++ SAFE_MOD;
+#endif
+#if		FREQ_SYS >= 24000000
+		++ SAFE_MOD;
+#endif
+#endif
+		-- n;
+	}
+}
+
+/*******************************************************************************
+* Function Name  : mDelayms(UNIT16 n)
+* Description    : msÑÓʱº¯Êý
+* Input          : UNIT16 n
+* Output         : None
+* Return         : None
+*******************************************************************************/
+void	mDelaymS( UINT16 n )                                                  // ÒÔmSΪµ¥Î»ÑÓʱ
+{
+	while ( n ) {
+#ifdef	DELAY_MS_HW
+		while ( ( TKEY_CTRL & bTKC_IF ) == 0 );
+		while ( TKEY_CTRL & bTKC_IF );
+#else
+		mDelayuS( 1000 );
+#endif
+		-- n;
+	}
+}        
+                                 
+#ifndef NO_DEBUG
+/*******************************************************************************
+* Function Name  : CH554UART0Alter()
+* Description    : CH554´®¿Ú0Òý½ÅÓ³Éä,´®¿ÚÓ³Éäµ½P1.2ºÍP1.3
+* Input          : None
+* Output         : None
+* Return         : None
+*******************************************************************************/
+void CH554UART0Alter()
+{
+    PIN_FUNC |= bUART0_PIN_X;                                                  //´®¿ÚÓ³Éäµ½P1.2ºÍP1.3
+}
+
+/*******************************************************************************
+* Function Name  : mInitSTDIO()
+* Description    : CH554´®¿Ú0³õʼ»¯,ĬÈÏʹÓÃT1×÷UART0µÄ²¨ÌØÂÊ·¢ÉúÆ÷,Ò²¿ÉÒÔʹÓÃT2
+                   ×÷Ϊ²¨ÌØÂÊ·¢ÉúÆ÷
+* Input          : None
+* Output         : None
+* Return         : None
+*******************************************************************************/
+void	mInitSTDIO( )
+{
+    UINT32 x;
+    UINT8 x2; 
+
+    SM0 = 0;
+    SM1 = 1;
+    SM2 = 0;                                                                   //´®¿Ú0ʹÓÃģʽ1
+                                                                               //ʹÓÃTimer1×÷Ϊ²¨ÌØÂÊ·¢ÉúÆ÷
+    RCLK = 0;                                                                  //UART0½ÓÊÕʱÖÓ
+    TCLK = 0;                                                                  //UART0·¢ËÍʱÖÓ
+    PCON |= SMOD;
+    x = 10 * FREQ_SYS / UART0_BUAD / 16;                                       //Èç¹û¸ü¸ÄÖ÷Ƶ£¬×¢ÒâxµÄÖµ²»ÒªÒç³ö                            
+    x2 = x % 10;
+    x /= 10;
+    if ( x2 >= 5 ) x ++;                                                       //ËÄÉáÎåÈë
+
+    TMOD = TMOD & ~ bT1_GATE & ~ bT1_CT & ~ MASK_T1_MOD | bT1_M1;              //0X20£¬Timer1×÷Ϊ8λ×Ô¶¯ÖØÔض¨Ê±Æ÷
+    T2MOD = T2MOD | bTMR_CLK | bT1_CLK;                                        //Timer1ʱÖÓÑ¡Ôñ
+    TH1 = 0-x;                                                                 //12MHz¾§Õñ,buad/12Ϊʵ¼ÊÐèÉèÖò¨ÌØÂÊ
+    TR1 = 1;                                                                   //Æô¶¯¶¨Ê±Æ÷1
+    TI = 1;
+    REN = 1;                                                                   //´®¿Ú0½ÓÊÕʹÄÜ
+}
+
+/*******************************************************************************
+* Function Name  : CH554UART0RcvByte()
+* Description    : CH554UART0½ÓÊÕÒ»¸ö×Ö½Ú
+* Input          : None
+* Output         : None
+* Return         : SBUF
+*******************************************************************************/
+UINT8  CH554UART0RcvByte( )
+{
+    while(RI == 0);                                                            //²éѯ½ÓÊÕ£¬ÖжϷ½Ê½¿É²»ÓÃ
+    RI = 0;
+    return SBUF;
+}
+
+/*******************************************************************************
+* Function Name  : CH554UART0SendByte(UINT8 SendDat)
+* Description    : CH554UART0·¢ËÍÒ»¸ö×Ö½Ú
+* Input          : UINT8 SendDat£»Òª·¢Ë͵ÄÊý¾Ý
+* Output         : None
+* Return         : None
+*******************************************************************************/
+void CH554UART0SendByte(UINT8 SendDat)
+{
+	SBUF = SendDat;                                                              //²éѯ·¢ËÍ£¬ÖжϷ½Ê½¿É²»ÓÃÏÂÃæ2ÌõÓï¾ä,µ«·¢ËÍÇ°ÐèTI=0
+	while(TI ==0);
+	TI = 0;
+}  
+
+/*******************************************************************************
+* Function Name  : CH554WDTModeSelect(UINT8 mode)
+* Description    : CH554¿´ÃŹ·Ä£Ê½Ñ¡Ôñ
+* Input          : UINT8 mode 
+                   0  timer
+                   1  watchDog
+* Output         : None
+* Return         : None
+*******************************************************************************/
+void CH554WDTModeSelect(UINT8 mode)
+{
+   SAFE_MOD = 0x55;
+   SAFE_MOD = 0xaa;                                                             //½øÈ밲ȫģʽ
+   if(mode){
+     GLOBAL_CFG |= bWDOG_EN;                                                    //Æô¶¯¿´ÃŹ·¸´Î»
+   }
+   else GLOBAL_CFG &= ~bWDOG_EN;	                                            //Æô¶¯¿´ÃŹ·½ö½ö×÷Ϊ¶¨Ê±Æ÷
+   SAFE_MOD = 0x00;                                                             //Í˳ö°²È«Ä£Ê½
+   WDOG_COUNT = 0;                                                              //¿´ÃŹ·¸³³õÖµ
+}
+
+/*******************************************************************************
+* Function Name  : CH554WDTFeed(UINT8 tim)
+* Description    : CH554¿´ÃŹ·¶¨Ê±Ê±¼äÉèÖÃ
+* Input          : UINT8 tim ¿´ÃŹ·¸´Î»Ê±¼äÉèÖÃ
+                   00H(6MHz)=2.8s
+                   80H(6MHz)=1.4s
+* Output         : None
+* Return         : None
+*******************************************************************************/
+void CH554WDTFeed(UINT8 tim)
+{
+   WDOG_COUNT = tim;                                                             //¿´ÃŹ·¼ÆÊýÆ÷¸³Öµ	
+}	  
+
+#endif
+
+ /*******************************************************************************
+ * Function Name  : CH554SoftReset()
+ * Description    : CH554Èí¸´Î»
+ * Input          : None
+ * Output         : None
+ * Return         : None
+ *******************************************************************************/
+ void CH554SoftReset()
+ {
+     SAFE_MOD = 0x55;
+     SAFE_MOD = 0xAA;
+     GLOBAL_CFG	|=bSW_RESET;
+ }
+
+// /*******************************************************************************
+// * Function Name  : CH554USBDevWakeup()
+// * Description    : CH554É豸ģʽ»½ÐÑÖ÷»ú£¬·¢ËÍKÐźÅ
+// * Input          : None
+// * Output         : None
+// * Return         : None
+// *******************************************************************************/
+// void CH554USBDevWakeup( )
+// {
+//#ifdef Fullspeed
+//	UDEV_CTRL |= bUD_LOW_SPEED;
+//	mDelaymS(2);
+//	UDEV_CTRL &= ~bUD_LOW_SPEED;		
+//#else
+//	UDEV_CTRL &= ~bUD_LOW_SPEED;
+//	mDelaymS(2);
+//	UDEV_CTRL |= bUD_LOW_SPEED;	
+//#endif	
+// }
\ No newline at end of file
diff --git a/USB-MCU/TK_usb_CH552_NS/.vscode/settings.json b/USB-MCU/TK_usb_CH552_NS/.vscode/settings.json
new file mode 100644
index 0000000..da1666f
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552_NS/.vscode/settings.json
@@ -0,0 +1,5 @@
+{
+    "files.associations": {
+        "CompatibilityHID.C": "cpp"
+    }
+}
\ No newline at end of file
diff --git a/USB-MCU/TK_usb_CH552_NS/CH554.uvgui_onlyf.bak b/USB-MCU/TK_usb_CH552_NS/CH554.uvgui_onlyf.bak
new file mode 100644
index 0000000..c469333
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552_NS/CH554.uvgui_onlyf.bak
@@ -0,0 +1,2697 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<ProjectGui xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_gui.xsd">
+
+  <SchemaVersion>-3.1</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <ViewPool/>
+
+  <SECTreeCtrl>
+    <View>
+      <WinId>38003</WinId>
+      <ViewName>Registers</ViewName>
+      <TableColWidths>115 37</TableColWidths>
+    </View>
+    <View>
+      <WinId>346</WinId>
+      <ViewName>Code Coverage</ViewName>
+      <TableColWidths>800 160</TableColWidths>
+    </View>
+    <View>
+      <WinId>204</WinId>
+      <ViewName>Performance Analyzer</ViewName>
+      <TableColWidths>960</TableColWidths>
+    </View>
+  </SECTreeCtrl>
+
+  <TreeListPane>
+    <View>
+      <WinId>1506</WinId>
+      <ViewName>Symbols</ViewName>
+      <UserString></UserString>
+      <TableColWidths>133 133 133</TableColWidths>
+    </View>
+    <View>
+      <WinId>1936</WinId>
+      <ViewName>Watch 1</ViewName>
+      <UserString></UserString>
+      <TableColWidths>133 133 133</TableColWidths>
+    </View>
+    <View>
+      <WinId>1937</WinId>
+      <ViewName>Watch 2</ViewName>
+      <UserString></UserString>
+      <TableColWidths>133 133 133</TableColWidths>
+    </View>
+    <View>
+      <WinId>1935</WinId>
+      <ViewName>Call Stack + Locals</ViewName>
+      <UserString></UserString>
+      <TableColWidths>133 133 133</TableColWidths>
+    </View>
+    <View>
+      <WinId>2506</WinId>
+      <ViewName>Trace Data</ViewName>
+      <UserString></UserString>
+      <TableColWidths>75 135 130 95 70 230 200</TableColWidths>
+    </View>
+  </TreeListPane>
+
+  <RtePane>
+    <WinId>1938</WinId>
+    <ViewName>Run Time Environment</ViewName>
+    <UserString></UserString>
+    <TableColWidths>0 250 50 120 500 -1 21844 -21846</TableColWidths>
+  </RtePane>
+
+  <WindowSettings>
+    <LogicAnalizer>
+      <ShowLACursor>1</ShowLACursor>
+      <ShowSignalInfo>1</ShowSignalInfo>
+      <ShowCycles>0</ShowCycles>
+    </LogicAnalizer>
+  </WindowSettings>
+
+  <WinLayoutEx>
+    <sActiveDebugView></sActiveDebugView>
+    <WindowPosition>
+      <length>44</length>
+      <flags>2</flags>
+      <showCmd>3</showCmd>
+      <MinPosition>
+        <xPos>-1</xPos>
+        <yPos>-1</yPos>
+      </MinPosition>
+      <MaxPosition>
+        <xPos>-1</xPos>
+        <yPos>-1</yPos>
+      </MaxPosition>
+      <NormalPosition>
+        <Top>216</Top>
+        <Left>763</Left>
+        <Right>1907</Right>
+        <Bottom>937</Bottom>
+      </NormalPosition>
+    </WindowPosition>
+    <MDIClientArea>
+      <RegID>0</RegID>
+      <MDITabState>
+        <Len>709</Len>
+        <Data>0100000004000000010000000100000001000000010000000000000002000000000000000100000001000000000000002800000028000000010000000500000004000000010000004B433A5C55736572735C6B6172656E63655C4F6E6544726976655C576F726B5C6F746865725C6E616D636F5C6D696E695C544B5F7573625F43483535325F4E535F56312E355C4750494F2E4800000000064750494F2E4800000000C5D4F200FFFFFFFF53433A5C55736572735C6B6172656E63655C4F6E6544726976655C576F726B5C6F746865725C6E616D636F5C6D696E695C544B5F7573625F43483535325F4E535F56312E355C5075626C69635C44656275672E43000000000744656275672E4300000000FFDC7800FFFFFFFF53433A5C55736572735C6B6172656E63655C4F6E6544726976655C576F726B5C6F746865725C6E616D636F5C6D696E695C544B5F7573625F43483535325F4E535F56312E355C5055424C49435C43483535322E48000000000743483535322E4800000000BECEA100FFFFFFFF4B433A5C55736572735C6B6172656E63655C4F6E6544726976655C576F726B5C6F746865725C6E616D636F5C6D696E695C544B5F7573625F43483535325F4E535F56312E355C4750494F2E6300000000064750494F2E6300000000F0A0A100FFFFFFFF57433A5C55736572735C6B6172656E63655C4F6E6544726976655C576F726B5C6F746865725C6E616D636F5C6D696E695C544B5F7573625F43483535325F4E535F56312E355C436F6D7061746962696C6974794849442E430000000012436F6D7061746962696C6974794849442E4300000000BCA8E100FFFFFFFF0100000010000000C5D4F200FFDC7800BECEA100F0A0A100BCA8E1009CC1B600F7B88600D9ADC200A5C2D700B3A6BE00EAD6A300F6FA7D00B5E99D005FC3CF00C1838300CACAD500010000000000000002000000A600000066000000800700000F030000</Data>
+      </MDITabState>
+    </MDIClientArea>
+    <ViewEx>
+      <ViewType>0</ViewType>
+      <ViewName>Build</ViewName>
+      <Window>
+        <RegID>-1</RegID>
+        <PaneID>-1</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>A60000004F00000070040000BD000000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>C80000008800000092040000F6000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1005</RegID>
+        <PaneID>1005</PaneID>
+        <IsVisible>1</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000660000009F000000DF020000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000C4000000F5010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>109</RegID>
+        <PaneID>109</PaneID>
+        <IsVisible>1</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000660000009F000000DF020000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000C4000000F5010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1465</RegID>
+        <PaneID>1465</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000AC0100006D040000FE010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1466</RegID>
+        <PaneID>1466</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000AC0100006D040000FE010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1467</RegID>
+        <PaneID>1467</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000AC0100006D040000FE010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1468</RegID>
+        <PaneID>1468</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000AC0100006D040000FE010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1506</RegID>
+        <PaneID>1506</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>16384</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1913</RegID>
+        <PaneID>1913</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>A9000000660000006D040000A4000000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1935</RegID>
+        <PaneID>1935</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>32768</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000AC0100006D040000FE010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1936</RegID>
+        <PaneID>1936</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000AC0100006D040000FE010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1937</RegID>
+        <PaneID>1937</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000AC0100006D040000FE010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1938</RegID>
+        <PaneID>1938</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>16384</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>000000000000000044010000BC010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>220000003900000066010000F5010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1939</RegID>
+        <PaneID>1939</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000AC0100006D040000FE010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1940</RegID>
+        <PaneID>1940</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000AC0100006D040000FE010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1941</RegID>
+        <PaneID>1941</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000AC0100006D040000FE010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1942</RegID>
+        <PaneID>1942</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000AC0100006D040000FE010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>195</RegID>
+        <PaneID>195</PaneID>
+        <IsVisible>1</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000660000009F000000DF020000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000C4000000F5010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>196</RegID>
+        <PaneID>196</PaneID>
+        <IsVisible>1</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000660000009F000000DF020000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000C4000000F5010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>197</RegID>
+        <PaneID>197</PaneID>
+        <IsVisible>1</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>32768</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000130300007D070000CD030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>198</RegID>
+        <PaneID>198</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>32768</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>00000000950100007004000017020000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>199</RegID>
+        <PaneID>199</PaneID>
+        <IsVisible>1</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000130300007D070000CD030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>203</RegID>
+        <PaneID>203</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>8192</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>A9000000660000006D040000A4000000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>204</RegID>
+        <PaneID>204</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>A9000000660000006D040000A4000000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>221</RegID>
+        <PaneID>221</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>00000000000000000000000000000000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>0A0000000A0000006E0000006E000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>2506</RegID>
+        <PaneID>2506</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>2507</RegID>
+        <PaneID>2507</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000AC0100006D040000FE010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>343</RegID>
+        <PaneID>343</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>A9000000660000006D040000A4000000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>346</RegID>
+        <PaneID>346</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>A9000000660000006D040000A4000000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35824</RegID>
+        <PaneID>35824</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>A9000000660000006D040000A4000000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35885</RegID>
+        <PaneID>35885</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35886</RegID>
+        <PaneID>35886</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35887</RegID>
+        <PaneID>35887</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35888</RegID>
+        <PaneID>35888</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35889</RegID>
+        <PaneID>35889</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35890</RegID>
+        <PaneID>35890</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35891</RegID>
+        <PaneID>35891</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35892</RegID>
+        <PaneID>35892</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35893</RegID>
+        <PaneID>35893</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35894</RegID>
+        <PaneID>35894</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35895</RegID>
+        <PaneID>35895</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35896</RegID>
+        <PaneID>35896</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35897</RegID>
+        <PaneID>35897</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35898</RegID>
+        <PaneID>35898</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35899</RegID>
+        <PaneID>35899</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35900</RegID>
+        <PaneID>35900</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35901</RegID>
+        <PaneID>35901</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35902</RegID>
+        <PaneID>35902</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35903</RegID>
+        <PaneID>35903</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35904</RegID>
+        <PaneID>35904</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35905</RegID>
+        <PaneID>35905</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>38003</RegID>
+        <PaneID>38003</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000660000009F000000DF020000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000C4000000F5010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>38007</RegID>
+        <PaneID>38007</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000130300007D070000CD030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>436</RegID>
+        <PaneID>436</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000130300007D070000CD030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000C4000000F5010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>437</RegID>
+        <PaneID>437</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000AC0100006D040000FE010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>440</RegID>
+        <PaneID>440</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000AC0100006D040000FE010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>59392</RegID>
+        <PaneID>59392</PaneID>
+        <IsVisible>1</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>940</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>8192</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>0000000000000000B70300001C000000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>0A0000000A0000006E0000006E000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>59393</RegID>
+        <PaneID>0</PaneID>
+        <IsVisible>1</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>00000000E603000080070000F9030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>0A0000000A0000006E0000006E000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>59399</RegID>
+        <PaneID>59399</PaneID>
+        <IsVisible>1</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>391</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>8192</RecentFrameAlignment>
+        <RecentRowIndex>1</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>000000001C0000009201000038000000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>0A0000000A0000006E0000006E000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>59400</RegID>
+        <PaneID>59400</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>612</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>8192</RecentFrameAlignment>
+        <RecentRowIndex>2</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>00000000380000006F02000054000000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>0A0000000A0000006E0000006E000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <DockMan>
+        <Len>2715</Len>
+        <Data>000000000D000000000000000020000000000000FFFFFFFFFFFFFFFFA6000000BD00000070040000C1000000000000000100000004000000010000000000000000000000FFFFFFFF06000000CB00000057010000CC000000F08B00005A01000079070000FFFF02000B004354616262656450616E650020000000000000C80000008800000092040000F6000000A60000004F00000070040000BD0000000000000040280046060000000B446973617373656D626C7900000000CB00000001000000FFFFFFFFFFFFFFFF14506572666F726D616E636520416E616C797A6572000000005701000001000000FFFFFFFFFFFFFFFF14506572666F726D616E636520416E616C797A657200000000CC00000001000000FFFFFFFFFFFFFFFF0E4C6F67696320416E616C797A657200000000F08B000001000000FFFFFFFFFFFFFFFF0D436F646520436F766572616765000000005A01000001000000FFFFFFFFFFFFFFFF11496E737472756374696F6E205472616365000000007907000001000000FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000001000000FFFFFFFFCB00000001000000FFFFFFFFCB000000000000000040000000000000FFFFFFFFFFFFFFFF00000000000000000400000004000000000000000200000004000000010000000000000000000000920700000000000000000000000000000000000001000000920700000100000092070000000000000040000000000000FFFFFFFFFFFFFFFFDC0200004F000000E0020000A5010000000000000200000004000000010000000000000000000000FFFFFFFF17000000E2050000CA0900002D8C00002E8C00002F8C0000308C0000318C0000328C0000338C0000348C0000358C0000368C0000378C0000388C0000398C00003A8C00003B8C00003C8C00003D8C00003E8C00003F8C0000408C0000418C000001800040000000000000020300008800000092040000DE010000E00200004F00000070040000A50100000000000040410046170000000753796D626F6C7300000000E205000001000000FFFFFFFFFFFFFFFF0A5472616365204461746100000000CA09000001000000FFFFFFFFFFFFFFFF00000000002D8C000001000000FFFFFFFFFFFFFFFF00000000002E8C000001000000FFFFFFFFFFFFFFFF00000000002F8C000001000000FFFFFFFFFFFFFFFF0000000000308C000001000000FFFFFFFFFFFFFFFF0000000000318C000001000000FFFFFFFFFFFFFFFF0000000000328C000001000000FFFFFFFFFFFFFFFF0000000000338C000001000000FFFFFFFFFFFFFFFF0000000000348C000001000000FFFFFFFFFFFFFFFF0000000000358C000001000000FFFFFFFFFFFFFFFF0000000000368C000001000000FFFFFFFFFFFFFFFF0000000000378C000001000000FFFFFFFFFFFFFFFF0000000000388C000001000000FFFFFFFFFFFFFFFF0000000000398C000001000000FFFFFFFFFFFFFFFF00000000003A8C000001000000FFFFFFFFFFFFFFFF00000000003B8C000001000000FFFFFFFFFFFFFFFF00000000003C8C000001000000FFFFFFFFFFFFFFFF00000000003D8C000001000000FFFFFFFFFFFFFFFF00000000003E8C000001000000FFFFFFFFFFFFFFFF00000000003F8C000001000000FFFFFFFFFFFFFFFF0000000000408C000001000000FFFFFFFFFFFFFFFF0000000000418C000001000000FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000001000000FFFFFFFFE205000001000000FFFFFFFFE2050000000000000010000001000000FFFFFFFFFFFFFFFFA20000004F000000A6000000F8020000010000000200001004000000010000000000000000000000FFFFFFFF05000000ED0300006D000000C3000000C400000073940000018000100000010000002200000088000000C400000031030000000000004F000000A2000000F80200000000000040140056050000000750726F6A65637401000000ED03000001000000FFFFFFFFFFFFFFFF05426F6F6B73010000006D00000001000000FFFFFFFFFFFFFFFF0946756E6374696F6E7301000000C300000001000000FFFFFFFFFFFFFFFF0954656D706C6174657301000000C400000001000000FFFFFFFFFFFFFFFF09526567697374657273000000007394000001000000FFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001000000FFFFFFFFED03000001000000FFFFFFFFED030000000000000080000000000000FFFFFFFFFFFFFFFF0000000091010000700400009501000000000000010000000400000001000000000000000000000000000000000000000000000001000000C6000000FFFFFFFF0E0000008F070000930700009407000095070000960700009007000091070000B5010000B8010000B9050000BA050000BB050000BC050000CB0900000180008000000000000022000000CE01000092040000500200000000000095010000700400001702000000000000404100460E0000001343616C6C20537461636B202B204C6F63616C73000000008F07000001000000FFFFFFFFFFFFFFFF0755415254202331000000009307000001000000FFFFFFFFFFFFFFFF0755415254202332000000009407000001000000FFFFFFFFFFFFFFFF0755415254202333000000009507000001000000FFFFFFFFFFFFFFFF15446562756720287072696E74662920566965776572000000009607000001000000FFFFFFFFFFFFFFFF0757617463682031000000009007000001000000FFFFFFFFFFFFFFFF0757617463682032000000009107000001000000FFFFFFFFFFFFFFFF10547261636520457863657074696F6E7300000000B501000001000000FFFFFFFFFFFFFFFF0E4576656E7420436F756E7465727300000000B801000001000000FFFFFFFFFFFFFFFF084D656D6F7279203100000000B905000001000000FFFFFFFFFFFFFFFF084D656D6F7279203200000000BA05000001000000FFFFFFFFFFFFFFFF084D656D6F7279203300000000BB05000001000000FFFFFFFFFFFFFFFF084D656D6F7279203400000000BC05000001000000FFFFFFFFFFFFFFFF105472616365204E617669676174696F6E00000000CB09000001000000FFFFFFFFFFFFFFFFFFFFFFFF0000000001000000000000000000000001000000FFFFFFFF38020000950100003C0200001702000000000000020000000400000000000000000000000000000000000000000000000000000002000000C6000000FFFFFFFF8F07000001000000FFFFFFFF8F07000001000000C6000000000000000080000001000000FFFFFFFFFFFFFFFF00000000F802000080070000FC02000001000000010000100400000001000000E0FCFFFF6C000000FFFFFFFF04000000C5000000C7000000B401000077940000018000800000010000002200000035030000A20700001F04000000000000FC02000080070000E60300000000000040820056040000000C4275696C64204F757470757401000000C500000001000000FFFFFFFFFFFFFFFF0D46696E6420496E2046696C657301000000C700000001000000FFFFFFFFFFFFFFFF0A4572726F72204C69737400000000B401000001000000FFFFFFFFFFFFFFFF0742726F77736572000000007794000001000000FFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001000000FFFFFFFFC500000001000000FFFFFFFFC5000000000000000000000000000000</Data>
+      </DockMan>
+      <ToolBar>
+        <RegID>59392</RegID>
+        <Name>File</Name>
+        <Buttons>
+          <Len>2310</Len>
+          <Data>00200000010000002800FFFF01001100434D4643546F6F6C426172427574746F6E00E100000000000000000000000000000000000000000000000100000001000000018001E100000000000001000000000000000000000000000000000100000001000000018003E1000000000000020000000000000000000000000000000001000000010000000180CD7F0000000000000300000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF000000000000000000000000000100000001000000018023E100000000040004000000000000000000000000000000000100000001000000018022E100000000040005000000000000000000000000000000000100000001000000018025E10000000000000600000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF00000000000000000000000000010000000100000001802BE10000000004000700000000000000000000000000000000010000000100000001802CE10000000004000800000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF00000000000000000000000000010000000100000001807A8A0000000000000900000000000000000000000000000000010000000100000001807B8A0000000004000A00000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180D3B00000000000000B000000000000000000000000000000000100000001000000018015B10000000004000C0000000000000000000000000000000001000000010000000180F4B00000000004000D000000000000000000000000000000000100000001000000018036B10000000004000E00000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180FF88000000000400460000000000000000000000000000000001000000010000000180FE880000000004004500000000000000000000000000000000010000000100000001800B810000000004001300000000000000000000000000000000010000000100000001800C810000000004001400000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180F0880000020000000F000000000000000000000000000000000100000001000000FFFF0100120043555646696E64436F6D626F427574746F6EE80300000000000000000000000000000000000000000000000100000001000000960000000200205000000000066D656D636D7096000000000000001400066D656D636D70066D656D637079046D656D630F4E4545445F53454E445F434F4C4F520F434F554E545F4D5554455F54494D450E4B6579436F756E7454696D655F410F434F554E545F4C4F434B5F54494D4511434F554E545F4C4F434B5F54494D455F320A4255464645525F4C454E12434F554E545F434F4D504152455F54494D450F434F554E545F444F574E5F54494D4506496E6974494F044B45593107436667446573630B4765744E65656453656E64074C45445F555342074B45595F4E554D0A53656E736F724461746107526561644B6579085443535F5461736B0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018024E10000000000001100000000000000000000000000000000010000000100000001800A810000000000001200000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF000000000000000000000000000100000001000000018022800000020000001500000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180C488000000000000160000000000000000000000000000000001000000010000000180C988000000000400180000000000000000000000000000000001000000010000000180C788000000000000190000000000000000000000000000000001000000010000000180C8880000000000001700000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF000000000000000000000000000100000001000000FFFF01001500434D4643546F6F6C4261724D656E75427574746F6E4C010000020001001A0000000F50726F6A6563742057696E646F7773000000000000000000000000010000000100000000000000000000000100000008002880DD880000000000001A0000000750726F6A656374000000000000000000000000010000000100000000000000000000000100000000002880DC8B0000000000003A00000005426F6F6B73000000000000000000000000010000000100000000000000000000000100000000002880E18B0000000000003B0000000946756E6374696F6E73000000000000000000000000010000000100000000000000000000000100000000002880E28B000000000000400000000954656D706C6174657300000000000000000000000001000000010000000000000000000000010000000000288018890000000000003D0000000E536F757263652042726F777365720000000000000000000000000100000001000000000000000000000001000000000028800000000000000400FFFFFFFF00000000000000000001000000000000000100000000000000000000000100000000002880D988000000000000390000000C4275696C64204F7574707574000000000000000000000000010000000100000000000000000000000100000000002880E38B000000000000410000000B46696E64204F75747075740000000000000000000000000100000001000000000000000000000001000000000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180FB7F0000000000001B000000000000000000000000000000000100000001000000000000000446696C65AC030000</Data>
+        </Buttons>
+        <OriginalItems>
+          <Len>1423</Len>
+          <Data>2800FFFF01001100434D4643546F6F6C426172427574746F6E00E1000000000000FFFFFFFF000100000000000000010000000000000001000000018001E1000000000000FFFFFFFF000100000000000000010000000000000001000000018003E1000000000000FFFFFFFF0001000000000000000100000000000000010000000180CD7F000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF000000000000000000010000000000000001000000018023E1000000000000FFFFFFFF000100000000000000010000000000000001000000018022E1000000000000FFFFFFFF000100000000000000010000000000000001000000018025E1000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF00000000000000000001000000000000000100000001802BE1000000000000FFFFFFFF00010000000000000001000000000000000100000001802CE1000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF00000000000000000001000000000000000100000001807A8A000000000000FFFFFFFF00010000000000000001000000000000000100000001807B8A000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF0000000000000000000100000000000000010000000180D3B0000000000000FFFFFFFF000100000000000000010000000000000001000000018015B1000000000000FFFFFFFF0001000000000000000100000000000000010000000180F4B0000000000000FFFFFFFF000100000000000000010000000000000001000000018036B1000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF0000000000000000000100000000000000010000000180FF88000000000000FFFFFFFF0001000000000000000100000000000000010000000180FE88000000000000FFFFFFFF00010000000000000001000000000000000100000001800B81000000000000FFFFFFFF00010000000000000001000000000000000100000001800C81000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF0000000000000000000100000000000000010000000180F088000000000000FFFFFFFF0001000000000000000100000000000000010000000180EE7F000000000000FFFFFFFF000100000000000000010000000000000001000000018024E1000000000000FFFFFFFF00010000000000000001000000000000000100000001800A81000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF00000000000000000001000000000000000100000001802280000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF0000000000000000000100000000000000010000000180C488000000000000FFFFFFFF0001000000000000000100000000000000010000000180C988000000000000FFFFFFFF0001000000000000000100000000000000010000000180C788000000000000FFFFFFFF0001000000000000000100000000000000010000000180C888000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF0000000000000000000100000000000000010000000180DD88000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF0000000000000000000100000000000000010000000180FB7F000000000000FFFFFFFF000100000000000000010000000000000001000000</Data>
+        </OriginalItems>
+        <OrigResetItems>
+          <Len>1423</Len>
+          <Data>2800FFFF01001100434D4643546F6F6C426172427574746F6E00E100000000000000000000000000000000000000000000000100000001000000018001E100000000000001000000000000000000000000000000000100000001000000018003E1000000000000020000000000000000000000000000000001000000010000000180CD7F0000000000000300000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF000000000000000000000000000100000001000000018023E100000000000004000000000000000000000000000000000100000001000000018022E100000000000005000000000000000000000000000000000100000001000000018025E10000000000000600000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF00000000000000000000000000010000000100000001802BE10000000000000700000000000000000000000000000000010000000100000001802CE10000000000000800000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF00000000000000000000000000010000000100000001807A8A0000000000000900000000000000000000000000000000010000000100000001807B8A0000000000000A00000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180D3B00000000000000B000000000000000000000000000000000100000001000000018015B10000000000000C0000000000000000000000000000000001000000010000000180F4B00000000000000D000000000000000000000000000000000100000001000000018036B10000000000000E00000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180FF880000000000000F0000000000000000000000000000000001000000010000000180FE880000000000001000000000000000000000000000000000010000000100000001800B810000000000001100000000000000000000000000000000010000000100000001800C810000000000001200000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180F088000000000000130000000000000000000000000000000001000000010000000180EE7F00000000000014000000000000000000000000000000000100000001000000018024E10000000000001500000000000000000000000000000000010000000100000001800A810000000000001600000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF000000000000000000000000000100000001000000018022800000000000001700000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180C488000000000000180000000000000000000000000000000001000000010000000180C988000000000000190000000000000000000000000000000001000000010000000180C7880000000000001A0000000000000000000000000000000001000000010000000180C8880000000000001B00000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180DD880000000000001C00000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180FB7F0000000000001D000000000000000000000000000000000100000001000000</Data>
+        </OrigResetItems>
+      </ToolBar>
+      <ToolBar>
+        <RegID>59399</RegID>
+        <Name>Build</Name>
+        <Buttons>
+          <Len>573</Len>
+          <Data>00200000010000000D00FFFF01001100434D4643546F6F6C426172427574746F6ECF7F0000000000001C0000000000000000000000000000000001000000010000000180D07F0000000000001D000000000000000000000000000000000100000001000000018030800000000000001E00000000000000000000000000000000010000000100000001809E8A0000000004001F0000000000000000000000000000000001000000010000000180D17F0000000004002000000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF00000000000000000000000000010000000100000001804C8A0000000004002100000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF000000000000000000000000000100000001000000FFFF01001900434D4643546F6F6C426172436F6D626F426F78427574746F6EBA000000000000000000000000000000000000000000000000010000000100000096000000030020500000000008546172676574203196000000000000000100085461726765742031000000000180EB880000000000002200000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180C07F000000000000230000000000000000000000000000000001000000010000000180B08A0000000004002400000000000000000000000000000000010000000100000000000000054275696C6487010000</Data>
+        </Buttons>
+        <OriginalItems>
+          <Len>478</Len>
+          <Data>0D00FFFF01001100434D4643546F6F6C426172427574746F6ECF7F000000000000FFFFFFFF0001000000000000000100000000000000010000000180D07F000000000000FFFFFFFF00010000000000000001000000000000000100000001803080000000000000FFFFFFFF00010000000000000001000000000000000100000001809E8A000000000000FFFFFFFF0001000000000000000100000000000000010000000180D17F000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF00000000000000000001000000000000000100000001804C8A000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF00000000000000000001000000000000000100000001806680000000000000FFFFFFFF0001000000000000000100000000000000010000000180EB88000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF0000000000000000000100000000000000010000000180C07F000000000000FFFFFFFF0001000000000000000100000000000000010000000180B08A000000000000FFFFFFFF000100000000000000010000000000000001000000</Data>
+        </OriginalItems>
+        <OrigResetItems>
+          <Len>478</Len>
+          <Data>0D00FFFF01001100434D4643546F6F6C426172427574746F6ECF7F000000000000000000000000000000000000000000000001000000010000000180D07F00000000000001000000000000000000000000000000000100000001000000018030800000000000000200000000000000000000000000000000010000000100000001809E8A000000000000030000000000000000000000000000000001000000010000000180D17F0000000000000400000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF00000000000000000000000000010000000100000001804C8A0000000000000500000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF00000000000000000000000000010000000100000001806680000000000000060000000000000000000000000000000001000000010000000180EB880000000000000700000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180C07F000000000000080000000000000000000000000000000001000000010000000180B08A00000000000009000000000000000000000000000000000100000001000000</Data>
+        </OrigResetItems>
+      </ToolBar>
+      <ToolBar>
+        <RegID>59400</RegID>
+        <Name>Debug</Name>
+        <Buttons>
+          <Len>2220</Len>
+          <Data>00200000000000001900FFFF01001100434D4643546F6F6C426172427574746F6ECC880000000000002500000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF000000000000000000000000000100000001000000018017800000000000002600000000000000000000000000000000010000000100000001801D800000000000002700000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF00000000000000000000000000010000000100000001801A800000000000002800000000000000000000000000000000010000000100000001801B80000000000000290000000000000000000000000000000001000000010000000180E57F0000000000002A00000000000000000000000000000000010000000100000001801C800000000000002B00000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF000000000000000000000000000100000001000000018000890000000000002C00000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180E48B0000000000002D0000000000000000000000000000000001000000010000000180F07F0000000000002E0000000000000000000000000000000001000000010000000180E8880000000000003700000000000000000000000000000000010000000100000001803B010000000000002F0000000000000000000000000000000001000000010000000180BB8A00000000000030000000000000000000000000000000000100000001000000FFFF01001500434D4643546F6F6C4261724D656E75427574746F6E0E01000000000000310000000D57617463682057696E646F7773000000000000000000000000010000000100000000000000000000000100000002001380D88B000000000000310000000757617463682031000000000000000000000000010000000100000000000000000000000100000000001380D98B0000000000003100000007576174636820320000000000000000000000000100000001000000000000000000000001000000000013800F01000000000000320000000E4D656D6F72792057696E646F7773000000000000000000000000010000000100000000000000000000000100000004001380D28B00000000000032000000084D656D6F72792031000000000000000000000000010000000100000000000000000000000100000000001380D38B00000000000032000000084D656D6F72792032000000000000000000000000010000000100000000000000000000000100000000001380D48B00000000000032000000084D656D6F72792033000000000000000000000000010000000100000000000000000000000100000000001380D58B00000000000032000000084D656D6F727920340000000000000000000000000100000001000000000000000000000001000000000013801001000000000000330000000E53657269616C2057696E646F77730000000000000000000000000100000001000000000000000000000001000000040013809307000000000000330000000755415254202331000000000000000000000000010000000100000000000000000000000100000000001380940700000000000033000000075541525420233200000000000000000000000001000000010000000000000000000000010000000000138095070000000000003300000007554152542023330000000000000000000000000100000001000000000000000000000001000000000013809607000000000000330000000E49544D2F525441205669657765720000000000000000000000000100000001000000000000000000000001000000000013803C010000000000003400000010416E616C797369732057696E646F7773000000000000000000000000010000000100000000000000000000000100000003001380658A000000000000340000000E4C6F67696320416E616C797A6572000000000000000000000000010000000100000000000000000000000100000000001380DC7F0000000000003E00000014506572666F726D616E636520416E616C797A6572000000000000000000000000010000000100000000000000000000000100000000001380E788000000000000380000000D436F646520436F76657261676500000000000000000000000001000000010000000000000000000000010000000000138053010000000000003F0000000D54726163652057696E646F77730000000000000000000000000100000001000000000000000000000001000000010013805401000000000000FFFFFFFF115472616365204D656E7520416E63686F720100000000000000010000000000000001000000000000000000000001000000000013802901000000000000350000001553797374656D205669657765722057696E646F77730000000000000000000000000100000001000000000000000000000001000000010013804B01000000000000FFFFFFFF1453797374656D2056696577657220416E63686F720100000000000000010000000000000001000000000000000000000001000000000001800000000001000000FFFFFFFF000000000000000000000000000100000001000000138001890000000000003600000007546F6F6C626F7800000000000000000000000001000000010000000000000000000000010000000300138044C5000000000000FFFFFFFF0E5570646174652057696E646F77730100000000000000010000000000000001000000000000000000000001000000000013800000000000000400FFFFFFFF000000000000000000010000000000000001000000000000000000000001000000000013805B01000000000000FFFFFFFF12546F6F6C626F78204D656E75416E63686F72010000000000000001000000000000000100000000000000000000000100000000000000000005446562756764020000</Data>
+        </Buttons>
+        <OriginalItems>
+          <Len>898</Len>
+          <Data>1900FFFF01001100434D4643546F6F6C426172427574746F6ECC88000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF00000000000000000001000000000000000100000001801780000000000000FFFFFFFF00010000000000000001000000000000000100000001801D80000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF00000000000000000001000000000000000100000001801A80000000000000FFFFFFFF00010000000000000001000000000000000100000001801B80000000000000FFFFFFFF0001000000000000000100000000000000010000000180E57F000000000000FFFFFFFF00010000000000000001000000000000000100000001801C80000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF00000000000000000001000000000000000100000001800089000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF0000000000000000000100000000000000010000000180E48B000000000000FFFFFFFF0001000000000000000100000000000000010000000180F07F000000000000FFFFFFFF0001000000000000000100000000000000010000000180E888000000000000FFFFFFFF00010000000000000001000000000000000100000001803B01000000000000FFFFFFFF0001000000000000000100000000000000010000000180BB8A000000000000FFFFFFFF0001000000000000000100000000000000010000000180D88B000000000000FFFFFFFF0001000000000000000100000000000000010000000180D28B000000000000FFFFFFFF00010000000000000001000000000000000100000001809307000000000000FFFFFFFF0001000000000000000100000000000000010000000180658A000000000000FFFFFFFF0001000000000000000100000000000000010000000180C18A000000000000FFFFFFFF0001000000000000000100000000000000010000000180EE8B000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF00000000000000000001000000000000000100000001800189000000000000FFFFFFFF000100000000000000010000000000000001000000</Data>
+        </OriginalItems>
+        <OrigResetItems>
+          <Len>898</Len>
+          <Data>1900FFFF01001100434D4643546F6F6C426172427574746F6ECC880000000000000000000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF000000000000000000000000000100000001000000018017800000000000000100000000000000000000000000000000010000000100000001801D800000000000000200000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF00000000000000000000000000010000000100000001801A800000000000000300000000000000000000000000000000010000000100000001801B80000000000000040000000000000000000000000000000001000000010000000180E57F0000000000000500000000000000000000000000000000010000000100000001801C800000000000000600000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF000000000000000000000000000100000001000000018000890000000000000700000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180E48B000000000000080000000000000000000000000000000001000000010000000180F07F000000000000090000000000000000000000000000000001000000010000000180E8880000000000000A00000000000000000000000000000000010000000100000001803B010000000000000B0000000000000000000000000000000001000000010000000180BB8A0000000000000C0000000000000000000000000000000001000000010000000180D88B0000000000000D0000000000000000000000000000000001000000010000000180D28B0000000000000E000000000000000000000000000000000100000001000000018093070000000000000F0000000000000000000000000000000001000000010000000180658A000000000000100000000000000000000000000000000001000000010000000180C18A000000000000110000000000000000000000000000000001000000010000000180EE8B0000000000001200000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180018900000000000013000000000000000000000000000000000100000001000000</Data>
+        </OrigResetItems>
+      </ToolBar>
+      <ControlBarsSummary>
+        <Bars>0</Bars>
+        <ScreenCX>1920</ScreenCX>
+        <ScreenCY>1080</ScreenCY>
+      </ControlBarsSummary>
+    </ViewEx>
+    <ViewEx>
+      <ViewType>1</ViewType>
+      <ViewName>Debug</ViewName>
+      <Window>
+        <RegID>-1</RegID>
+        <PaneID>-1</PaneID>
+        <IsVisible>1</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>A60000004F00000080070000BD000000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>A60000006600000080070000D4000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1005</RegID>
+        <PaneID>1005</PaneID>
+        <IsVisible>1</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000660000009F00000047030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000C4000000F5010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>109</RegID>
+        <PaneID>109</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000660000009F00000047030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000C4000000F5010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1465</RegID>
+        <PaneID>1465</PaneID>
+        <IsVisible>1</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>C70300007B0300007D070000CD030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1466</RegID>
+        <PaneID>1466</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>C70300007B0300007D070000CD030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1467</RegID>
+        <PaneID>1467</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>C70300007B0300007D070000CD030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1468</RegID>
+        <PaneID>1468</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>C70300007B0300007D070000CD030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1506</RegID>
+        <PaneID>1506</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>16384</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1913</RegID>
+        <PaneID>1913</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>A9000000660000007D070000A4000000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1935</RegID>
+        <PaneID>1935</PaneID>
+        <IsVisible>1</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>32768</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>C70300007B0300007D070000CD030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1936</RegID>
+        <PaneID>1936</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>C70300007B0300007D070000CD030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1937</RegID>
+        <PaneID>1937</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>C70300007B0300007D070000CD030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1938</RegID>
+        <PaneID>1938</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>16384</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>000000000000000044010000BC010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>220000003900000066010000F5010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1939</RegID>
+        <PaneID>1939</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>C70300007B0300007D070000CD030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1940</RegID>
+        <PaneID>1940</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>C70300007B0300007D070000CD030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1941</RegID>
+        <PaneID>1941</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>C70300007B0300007D070000CD030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>1942</RegID>
+        <PaneID>1942</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>C70300007B0300007D070000CD030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>195</RegID>
+        <PaneID>195</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000660000009F00000047030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000C4000000F5010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>196</RegID>
+        <PaneID>196</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000660000009F00000047030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000C4000000F5010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>197</RegID>
+        <PaneID>197</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>32768</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000C00100006D040000FE010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>198</RegID>
+        <PaneID>198</PaneID>
+        <IsVisible>1</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>32768</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>0000000064030000C0030000E6030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>199</RegID>
+        <PaneID>199</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000C00100006D040000FE010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>203</RegID>
+        <PaneID>203</PaneID>
+        <IsVisible>1</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>8192</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>A60000006300000080070000BD000000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>204</RegID>
+        <PaneID>204</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>A9000000660000007D070000A4000000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>221</RegID>
+        <PaneID>221</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>00000000000000000000000000000000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>0A0000000A0000006E0000006E000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>2506</RegID>
+        <PaneID>2506</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>2507</RegID>
+        <PaneID>2507</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>C70300007B0300007D070000CD030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>343</RegID>
+        <PaneID>343</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>A9000000660000007D070000A4000000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>346</RegID>
+        <PaneID>346</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>A9000000660000007D070000A4000000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35824</RegID>
+        <PaneID>35824</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>A9000000660000007D070000A4000000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35885</RegID>
+        <PaneID>35885</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35886</RegID>
+        <PaneID>35886</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35887</RegID>
+        <PaneID>35887</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35888</RegID>
+        <PaneID>35888</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35889</RegID>
+        <PaneID>35889</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35890</RegID>
+        <PaneID>35890</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35891</RegID>
+        <PaneID>35891</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35892</RegID>
+        <PaneID>35892</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35893</RegID>
+        <PaneID>35893</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35894</RegID>
+        <PaneID>35894</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35895</RegID>
+        <PaneID>35895</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35896</RegID>
+        <PaneID>35896</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35897</RegID>
+        <PaneID>35897</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35898</RegID>
+        <PaneID>35898</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35899</RegID>
+        <PaneID>35899</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35900</RegID>
+        <PaneID>35900</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35901</RegID>
+        <PaneID>35901</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35902</RegID>
+        <PaneID>35902</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35903</RegID>
+        <PaneID>35903</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35904</RegID>
+        <PaneID>35904</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>35905</RegID>
+        <PaneID>35905</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>E3020000660000006D0400008C010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>38003</RegID>
+        <PaneID>38003</PaneID>
+        <IsVisible>1</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000660000009F00000047030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000C4000000F5010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>38007</RegID>
+        <PaneID>38007</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000C00100006D040000FE010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>22000000390000005A020000A7000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>436</RegID>
+        <PaneID>436</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>03000000C00100006D040000FE010000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000C4000000F5010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>437</RegID>
+        <PaneID>437</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>C70300007B0300007D070000CD030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>440</RegID>
+        <PaneID>440</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>C70300007B0300007D070000CD030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>2200000039000000B2010000C9010000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>59392</RegID>
+        <PaneID>59392</PaneID>
+        <IsVisible>1</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>940</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>8192</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>0000000000000000B70300001C000000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>0A0000000A0000006E0000006E000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>59393</RegID>
+        <PaneID>0</PaneID>
+        <IsVisible>1</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>32767</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>4096</RecentFrameAlignment>
+        <RecentRowIndex>0</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>00000000E603000080070000F9030000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>0A0000000A0000006E0000006E000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>59399</RegID>
+        <PaneID>59399</PaneID>
+        <IsVisible>0</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>391</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>8192</RecentFrameAlignment>
+        <RecentRowIndex>1</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>000000001C0000009201000038000000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>0A0000000A0000006E0000006E000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <Window>
+        <RegID>59400</RegID>
+        <PaneID>59400</PaneID>
+        <IsVisible>1</IsVisible>
+        <IsFloating>0</IsFloating>
+        <IsTabbed>0</IsTabbed>
+        <IsActivated>0</IsActivated>
+        <MRUWidth>612</MRUWidth>
+        <PinState>0</PinState>
+        <RecentFrameAlignment>8192</RecentFrameAlignment>
+        <RecentRowIndex>2</RecentRowIndex>
+        <RectRecentDocked>
+          <Len>16</Len>
+          <Data>000000001C0000006F02000038000000</Data>
+        </RectRecentDocked>
+        <RectRecentFloat>
+          <Len>16</Len>
+          <Data>0A0000000A0000006E0000006E000000</Data>
+        </RectRecentFloat>
+      </Window>
+      <DockMan>
+        <Len>2714</Len>
+        <Data>000000000D000000000000000020000001000000FFFFFFFFFFFFFFFFA6000000BD00000080070000C1000000010000000100001004000000010000000000000000000000FFFFFFFF06000000CB00000057010000CC000000F08B00005A01000079070000FFFF02000B004354616262656450616E650020000001000000A60000006600000080070000D4000000A60000004F00000080070000BD0000000000000040280056060000000B446973617373656D626C7901000000CB00000001000000FFFFFFFFFFFFFFFF14506572666F726D616E636520416E616C797A6572000000005701000001000000FFFFFFFFFFFFFFFF14506572666F726D616E636520416E616C797A657200000000CC00000001000000FFFFFFFFFFFFFFFF0E4C6F67696320416E616C797A657200000000F08B000001000000FFFFFFFFFFFFFFFF0D436F646520436F766572616765000000005A01000001000000FFFFFFFFFFFFFFFF11496E737472756374696F6E205472616365000000007907000001000000FFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001000000FFFFFFFFCB00000001000000FFFFFFFFCB000000000000000040000000000000FFFFFFFFFFFFFFFF00000000000000000400000004000000000000000200000004000000010000000000000000000000920700000000000000000000000000000000000001000000920700000100000092070000000000000040000000000000FFFFFFFFFFFFFFFFDC0200004F000000E0020000A5010000000000000200000004000000010000000000000000000000FFFFFFFF17000000E2050000CA0900002D8C00002E8C00002F8C0000308C0000318C0000328C0000338C0000348C0000358C0000368C0000378C0000388C0000398C00003A8C00003B8C00003C8C00003D8C00003E8C00003F8C0000408C0000418C000001800040000000000000E00200006600000070040000BC010000E00200004F00000070040000A50100000000000040410046170000000753796D626F6C7300000000E205000001000000FFFFFFFFFFFFFFFF0A5472616365204461746100000000CA09000001000000FFFFFFFFFFFFFFFF00000000002D8C000001000000FFFFFFFFFFFFFFFF00000000002E8C000001000000FFFFFFFFFFFFFFFF00000000002F8C000001000000FFFFFFFFFFFFFFFF0000000000308C000001000000FFFFFFFFFFFFFFFF0000000000318C000001000000FFFFFFFFFFFFFFFF0000000000328C000001000000FFFFFFFFFFFFFFFF0000000000338C000001000000FFFFFFFFFFFFFFFF0000000000348C000001000000FFFFFFFFFFFFFFFF0000000000358C000001000000FFFFFFFFFFFFFFFF0000000000368C000001000000FFFFFFFFFFFFFFFF0000000000378C000001000000FFFFFFFFFFFFFFFF0000000000388C000001000000FFFFFFFFFFFFFFFF0000000000398C000001000000FFFFFFFFFFFFFFFF00000000003A8C000001000000FFFFFFFFFFFFFFFF00000000003B8C000001000000FFFFFFFFFFFFFFFF00000000003C8C000001000000FFFFFFFFFFFFFFFF00000000003D8C000001000000FFFFFFFFFFFFFFFF00000000003E8C000001000000FFFFFFFFFFFFFFFF00000000003F8C000001000000FFFFFFFFFFFFFFFF0000000000408C000001000000FFFFFFFFFFFFFFFF0000000000418C000001000000FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000001000000FFFFFFFFE205000001000000FFFFFFFFE2050000000000000010000001000000FFFFFFFFFFFFFFFFA20000004F000000A600000060030000010000000200001004000000010000000000000000000000FFFFFFFF05000000ED0300006D000000C3000000C400000073940000018000100000010000000000000066000000A200000077030000000000004F000000A2000000600300000000000040140056050000000750726F6A65637401000000ED03000001000000FFFFFFFFFFFFFFFF05426F6F6B73000000006D00000001000000FFFFFFFFFFFFFFFF0946756E6374696F6E7300000000C300000001000000FFFFFFFFFFFFFFFF0954656D706C6174657300000000C400000001000000FFFFFFFFFFFFFFFF09526567697374657273010000007394000001000000FFFFFFFFFFFFFFFF04000000000000000000000000000000000000000000000001000000FFFFFFFFED03000001000000FFFFFFFFED030000000000000080000001000000FFFFFFFFFFFFFFFF0000000060030000800700006403000001000000010000100400000001000000000000000000000000000000000000000000000001000000C6000000FFFFFFFF0E0000008F070000930700009407000095070000960700009007000091070000B5010000B8010000B9050000BA050000BB050000BC050000CB09000001800080000001000000C40300007B03000080070000FD030000C40300006403000080070000E603000000000000404100560E0000001343616C6C20537461636B202B204C6F63616C73010000008F07000001000000FFFFFFFFFFFFFFFF0755415254202331000000009307000001000000FFFFFFFFFFFFFFFF0755415254202332000000009407000001000000FFFFFFFFFFFFFFFF0755415254202333000000009507000001000000FFFFFFFFFFFFFFFF15446562756720287072696E74662920566965776572000000009607000001000000FFFFFFFFFFFFFFFF0757617463682031000000009007000001000000FFFFFFFFFFFFFFFF0757617463682032000000009107000001000000FFFFFFFFFFFFFFFF10547261636520457863657074696F6E7300000000B501000001000000FFFFFFFFFFFFFFFF0E4576656E7420436F756E7465727300000000B801000001000000FFFFFFFFFFFFFFFF084D656D6F7279203101000000B905000001000000FFFFFFFFFFFFFFFF084D656D6F7279203200000000BA05000001000000FFFFFFFFFFFFFFFF084D656D6F7279203300000000BB05000001000000FFFFFFFFFFFFFFFF084D656D6F7279203400000000BC05000001000000FFFFFFFFFFFFFFFF105472616365204E617669676174696F6E00000000CB09000001000000FFFFFFFFFFFFFFFF000000000000000001000000000000000100000001000000FFFFFFFFC003000064030000C4030000E603000001000000020000100400000000000000000000000000000000000000000000000000000002000000C6000000FFFFFFFF8F07000001000000FFFFFFFF8F07000001000000C6000000000000000080000000000000FFFFFFFFFFFFFFFF00000000A501000070040000A9010000000000000100000004000000010000000000000000000000FFFFFFFF04000000C5000000C7000000B4010000779400000180008000000000000000000000C0010000700400002E02000000000000A901000070040000170200000000000040820046040000000C4275696C64204F757470757400000000C500000001000000FFFFFFFFFFFFFFFF0D46696E6420496E2046696C657300000000C700000001000000FFFFFFFFFFFFFFFF0A4572726F72204C69737400000000B401000001000000FFFFFFFFFFFFFFFF0642726F777365000000007794000001000000FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000001000000FFFFFFFFC500000001000000FFFFFFFFC5000000000000000000000000000000</Data>
+      </DockMan>
+      <ToolBar>
+        <RegID>59392</RegID>
+        <Name>File</Name>
+        <Buttons>
+          <Len>2271</Len>
+          <Data>00200000010000002800FFFF01001100434D4643546F6F6C426172427574746F6E00E100000000000000000000000000000000000000000000000100000001000000018001E100000000000001000000000000000000000000000000000100000001000000018003E1000000000000020000000000000000000000000000000001000000010000000180CD7F0000000000000300000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF000000000000000000000000000100000001000000018023E100000000040004000000000000000000000000000000000100000001000000018022E100000000040005000000000000000000000000000000000100000001000000018025E10000000000000600000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF00000000000000000000000000010000000100000001802BE10000000000000700000000000000000000000000000000010000000100000001802CE10000000004000800000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF00000000000000000000000000010000000100000001807A8A0000000000000900000000000000000000000000000000010000000100000001807B8A0000000004000A00000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180D3B00000000000000B000000000000000000000000000000000100000001000000018015B10000000004000C0000000000000000000000000000000001000000010000000180F4B00000000004000D000000000000000000000000000000000100000001000000018036B10000000004000E00000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180FF88000000000400460000000000000000000000000000000001000000010000000180FE880000000004004500000000000000000000000000000000010000000100000001800B810000000004001300000000000000000000000000000000010000000100000001800C810000000004001400000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180F0880000020000000F000000000000000000000000000000000100000001000000FFFF0100120043555646696E64436F6D626F427574746F6EE803000000000000000000000000000000000000000000000001000000010000009600000002002050000000000A43574773436667526567960000000000000014000946756C6C73706565640A484944526570446573630E4241545F4C4556454C5F434F44450C6D6F6465315F6E6F6D6C65640D646973706C61795F74696D6573046D6F6465086D6F6465203D2034066D6F64653D34066D6F64652B2B076D6F64653D3D330473657432067365745F656E0B436172644D6F696E746F7204424545500946414E5F504F5745520D4D41494E5F504F575F464C414703425431084348475F464C41470250470A435747734366675265670000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018024E10000000000001100000000000000000000000000000000010000000100000001800A810000000000001200000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF000000000000000000000000000100000001000000018022800000020003001500000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180C488000000000000160000000000000000000000000000000001000000010000000180C988000000000400180000000000000000000000000000000001000000010000000180C788000000000000190000000000000000000000000000000001000000010000000180C8880000000000001700000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF000000000000000000000000000100000001000000FFFF01001500434D4643546F6F6C4261724D656E75427574746F6E4C010000020001001A0000000F50726F6A6563742057696E646F7773000000000000000000000000010000000100000000000000000000000100000008002880DD880000000000001A0000000750726F6A656374000000000000000000000000010000000100000000000000000000000100000000002880DC8B0000000000003A00000005426F6F6B73000000000000000000000000010000000100000000000000000000000100000000002880E18B0000000000003B0000000946756E6374696F6E73000000000000000000000000010000000100000000000000000000000100000000002880E28B000000000000400000000954656D706C6174657300000000000000000000000001000000010000000000000000000000010000000000288018890000000000003D0000000E536F757263652042726F777365720000000000000000000000000100000001000000000000000000000001000000000028800000000000000400FFFFFFFF00000000000000000001000000000000000100000000000000000000000100000000002880D988000000000000390000000C4275696C64204F7574707574000000000000000000000000010000000100000000000000000000000100000000002880E38B000000000000410000000B46696E64204F75747075740000000000000000000000000100000001000000000000000000000001000000000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180FB7F0000000000001B000000000000000000000000000000000100000001000000000000000446696C65AC030000</Data>
+        </Buttons>
+        <OriginalItems>
+          <Len>1423</Len>
+          <Data>2800FFFF01001100434D4643546F6F6C426172427574746F6E00E1000000000000FFFFFFFF000100000000000000010000000000000001000000018001E1000000000000FFFFFFFF000100000000000000010000000000000001000000018003E1000000000000FFFFFFFF0001000000000000000100000000000000010000000180CD7F000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF000000000000000000010000000000000001000000018023E1000000000000FFFFFFFF000100000000000000010000000000000001000000018022E1000000000000FFFFFFFF000100000000000000010000000000000001000000018025E1000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF00000000000000000001000000000000000100000001802BE1000000000000FFFFFFFF00010000000000000001000000000000000100000001802CE1000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF00000000000000000001000000000000000100000001807A8A000000000000FFFFFFFF00010000000000000001000000000000000100000001807B8A000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF0000000000000000000100000000000000010000000180D3B0000000000000FFFFFFFF000100000000000000010000000000000001000000018015B1000000000000FFFFFFFF0001000000000000000100000000000000010000000180F4B0000000000000FFFFFFFF000100000000000000010000000000000001000000018036B1000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF0000000000000000000100000000000000010000000180FF88000000000000FFFFFFFF0001000000000000000100000000000000010000000180FE88000000000000FFFFFFFF00010000000000000001000000000000000100000001800B81000000000000FFFFFFFF00010000000000000001000000000000000100000001800C81000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF0000000000000000000100000000000000010000000180F088000000000000FFFFFFFF0001000000000000000100000000000000010000000180EE7F000000000000FFFFFFFF000100000000000000010000000000000001000000018024E1000000000000FFFFFFFF00010000000000000001000000000000000100000001800A81000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF00000000000000000001000000000000000100000001802280000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF0000000000000000000100000000000000010000000180C488000000000000FFFFFFFF0001000000000000000100000000000000010000000180C988000000000000FFFFFFFF0001000000000000000100000000000000010000000180C788000000000000FFFFFFFF0001000000000000000100000000000000010000000180C888000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF0000000000000000000100000000000000010000000180DD88000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF0000000000000000000100000000000000010000000180FB7F000000000000FFFFFFFF000100000000000000010000000000000001000000</Data>
+        </OriginalItems>
+        <OrigResetItems>
+          <Len>1423</Len>
+          <Data>2800FFFF01001100434D4643546F6F6C426172427574746F6E00E100000000000000000000000000000000000000000000000100000001000000018001E100000000000001000000000000000000000000000000000100000001000000018003E1000000000000020000000000000000000000000000000001000000010000000180CD7F0000000000000300000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF000000000000000000000000000100000001000000018023E100000000000004000000000000000000000000000000000100000001000000018022E100000000000005000000000000000000000000000000000100000001000000018025E10000000000000600000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF00000000000000000000000000010000000100000001802BE10000000000000700000000000000000000000000000000010000000100000001802CE10000000000000800000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF00000000000000000000000000010000000100000001807A8A0000000000000900000000000000000000000000000000010000000100000001807B8A0000000000000A00000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180D3B00000000000000B000000000000000000000000000000000100000001000000018015B10000000000000C0000000000000000000000000000000001000000010000000180F4B00000000000000D000000000000000000000000000000000100000001000000018036B10000000000000E00000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180FF880000000000000F0000000000000000000000000000000001000000010000000180FE880000000000001000000000000000000000000000000000010000000100000001800B810000000000001100000000000000000000000000000000010000000100000001800C810000000000001200000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180F088000000000000130000000000000000000000000000000001000000010000000180EE7F00000000000014000000000000000000000000000000000100000001000000018024E10000000000001500000000000000000000000000000000010000000100000001800A810000000000001600000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF000000000000000000000000000100000001000000018022800000000000001700000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180C488000000000000180000000000000000000000000000000001000000010000000180C988000000000000190000000000000000000000000000000001000000010000000180C7880000000000001A0000000000000000000000000000000001000000010000000180C8880000000000001B00000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180DD880000000000001C00000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180FB7F0000000000001D000000000000000000000000000000000100000001000000</Data>
+        </OrigResetItems>
+      </ToolBar>
+      <ToolBar>
+        <RegID>59399</RegID>
+        <Name>Build</Name>
+        <Buttons>
+          <Len>552</Len>
+          <Data>00200000000000000D00FFFF01001100434D4643546F6F6C426172427574746F6ECF7F0000000000001C0000000000000000000000000000000001000000010000000180D07F0000000000001D000000000000000000000000000000000100000001000000018030800000000000001E00000000000000000000000000000000010000000100000001809E8A0000000000001F0000000000000000000000000000000001000000010000000180D17F0000000000002000000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF00000000000000000000000000010000000100000001804C8A0000000000002100000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF000000000000000000000000000100000001000000FFFF01001900434D4643546F6F6C426172436F6D626F426F78427574746F6EBA00000000000000000000000000000000000000000000000001000000010000009600000003002050FFFFFFFF00960000000000000000000180EB880000000000002200000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180C07F000000000000230000000000000000000000000000000001000000010000000180B08A0000000000002400000000000000000000000000000000010000000100000000000000054275696C6487010000</Data>
+        </Buttons>
+        <OriginalItems>
+          <Len>478</Len>
+          <Data>0D00FFFF01001100434D4643546F6F6C426172427574746F6ECF7F000000000000FFFFFFFF0001000000000000000100000000000000010000000180D07F000000000000FFFFFFFF00010000000000000001000000000000000100000001803080000000000000FFFFFFFF00010000000000000001000000000000000100000001809E8A000000000000FFFFFFFF0001000000000000000100000000000000010000000180D17F000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF00000000000000000001000000000000000100000001804C8A000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF00000000000000000001000000000000000100000001806680000000000000FFFFFFFF0001000000000000000100000000000000010000000180EB88000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF0000000000000000000100000000000000010000000180C07F000000000000FFFFFFFF0001000000000000000100000000000000010000000180B08A000000000000FFFFFFFF000100000000000000010000000000000001000000</Data>
+        </OriginalItems>
+        <OrigResetItems>
+          <Len>478</Len>
+          <Data>0D00FFFF01001100434D4643546F6F6C426172427574746F6ECF7F000000000000000000000000000000000000000000000001000000010000000180D07F00000000000001000000000000000000000000000000000100000001000000018030800000000000000200000000000000000000000000000000010000000100000001809E8A000000000000030000000000000000000000000000000001000000010000000180D17F0000000000000400000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF00000000000000000000000000010000000100000001804C8A0000000000000500000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF00000000000000000000000000010000000100000001806680000000000000060000000000000000000000000000000001000000010000000180EB880000000000000700000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180C07F000000000000080000000000000000000000000000000001000000010000000180B08A00000000000009000000000000000000000000000000000100000001000000</Data>
+        </OrigResetItems>
+      </ToolBar>
+      <ToolBar>
+        <RegID>59400</RegID>
+        <Name>Debug</Name>
+        <Buttons>
+          <Len>2220</Len>
+          <Data>00200000010000001900FFFF01001100434D4643546F6F6C426172427574746F6ECC880000000000002500000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF000000000000000000000000000100000001000000018017800000000000002600000000000000000000000000000000010000000100000001801D800000000004002700000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF00000000000000000000000000010000000100000001801A800000000000002800000000000000000000000000000000010000000100000001801B80000000000000290000000000000000000000000000000001000000010000000180E57F0000000000002A00000000000000000000000000000000010000000100000001801C800000000000002B00000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF000000000000000000000000000100000001000000018000890000000000002C00000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180E48B0000020001002D0000000000000000000000000000000001000000010000000180F07F0000020001002E0000000000000000000000000000000001000000010000000180E8880000020000003700000000000000000000000000000000010000000100000001803B010000020001002F0000000000000000000000000000000001000000010000000180BB8A00000200010030000000000000000000000000000000000100000001000000FFFF01001500434D4643546F6F6C4261724D656E75427574746F6E0E01000002000000310000000D57617463682057696E646F7773000000000000000000000000010000000100000000000000000000000100000002001380D88B000000000000310000000757617463682031000000000000000000000000010000000100000000000000000000000100000000001380D98B0000000000003100000007576174636820320000000000000000000000000100000001000000000000000000000001000000000013800F01000002000100320000000E4D656D6F72792057696E646F7773000000000000000000000000010000000100000000000000000000000100000004001380D28B00000000000032000000084D656D6F72792031000000000000000000000000010000000100000000000000000000000100000000001380D38B00000000000032000000084D656D6F72792032000000000000000000000000010000000100000000000000000000000100000000001380D48B00000000000032000000084D656D6F72792033000000000000000000000000010000000100000000000000000000000100000000001380D58B00000000000032000000084D656D6F727920340000000000000000000000000100000001000000000000000000000001000000000013801001000002000000330000000E53657269616C2057696E646F77730000000000000000000000000100000001000000000000000000000001000000040013809307000000000000330000000755415254202331000000000000000000000000010000000100000000000000000000000100000000001380940700000000000033000000075541525420233200000000000000000000000001000000010000000000000000000000010000000000138095070000000000003300000007554152542023330000000000000000000000000100000001000000000000000000000001000000000013809607000000000000330000000E49544D2F525441205669657765720000000000000000000000000100000001000000000000000000000001000000000013803C010000020000003400000010416E616C797369732057696E646F7773000000000000000000000000010000000100000000000000000000000100000003001380658A000000000000340000000E4C6F67696320416E616C797A6572000000000000000000000000010000000100000000000000000000000100000000001380DC7F0000000000003E00000014506572666F726D616E636520416E616C797A6572000000000000000000000000010000000100000000000000000000000100000000001380E788000000000000380000000D436F646520436F76657261676500000000000000000000000001000000010000000000000000000000010000000000138053010000000000003F0000000D54726163652057696E646F77730000000000000000000000000100000001000000000000000000000001000000010013805401000000000000FFFFFFFF115472616365204D656E7520416E63686F720100000000000000010000000000000001000000000000000000000001000000000013802901000000000000350000001553797374656D205669657765722057696E646F77730000000000000000000000000100000001000000000000000000000001000000010013804B01000000000000FFFFFFFF1453797374656D2056696577657220416E63686F720100000000000000010000000000000001000000000000000000000001000000000001800000000001000000FFFFFFFF000000000000000000000000000100000001000000138001890000020000003600000007546F6F6C626F7800000000000000000000000001000000010000000000000000000000010000000300138044C5000000000000FFFFFFFF0E5570646174652057696E646F77730100000000000000010000000000000001000000000000000000000001000000000013800000000000000400FFFFFFFF000000000000000000010000000000000001000000000000000000000001000000000013805B01000000000000FFFFFFFF12546F6F6C626F78204D656E75416E63686F72010000000000000001000000000000000100000000000000000000000100000000000000000005446562756764020000</Data>
+        </Buttons>
+        <OriginalItems>
+          <Len>898</Len>
+          <Data>1900FFFF01001100434D4643546F6F6C426172427574746F6ECC88000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF00000000000000000001000000000000000100000001801780000000000000FFFFFFFF00010000000000000001000000000000000100000001801D80000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF00000000000000000001000000000000000100000001801A80000000000000FFFFFFFF00010000000000000001000000000000000100000001801B80000000000000FFFFFFFF0001000000000000000100000000000000010000000180E57F000000000000FFFFFFFF00010000000000000001000000000000000100000001801C80000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF00000000000000000001000000000000000100000001800089000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF0000000000000000000100000000000000010000000180E48B000000000000FFFFFFFF0001000000000000000100000000000000010000000180F07F000000000000FFFFFFFF0001000000000000000100000000000000010000000180E888000000000000FFFFFFFF00010000000000000001000000000000000100000001803B01000000000000FFFFFFFF0001000000000000000100000000000000010000000180BB8A000000000000FFFFFFFF0001000000000000000100000000000000010000000180D88B000000000000FFFFFFFF0001000000000000000100000000000000010000000180D28B000000000000FFFFFFFF00010000000000000001000000000000000100000001809307000000000000FFFFFFFF0001000000000000000100000000000000010000000180658A000000000000FFFFFFFF0001000000000000000100000000000000010000000180C18A000000000000FFFFFFFF0001000000000000000100000000000000010000000180EE8B000000000000FFFFFFFF00010000000000000001000000000000000100000001800000000000000000FFFFFFFF00000000000000000001000000000000000100000001800189000000000000FFFFFFFF000100000000000000010000000000000001000000</Data>
+        </OriginalItems>
+        <OrigResetItems>
+          <Len>898</Len>
+          <Data>1900FFFF01001100434D4643546F6F6C426172427574746F6ECC880000000000000000000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF000000000000000000000000000100000001000000018017800000000000000100000000000000000000000000000000010000000100000001801D800000000000000200000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF00000000000000000000000000010000000100000001801A800000000000000300000000000000000000000000000000010000000100000001801B80000000000000040000000000000000000000000000000001000000010000000180E57F0000000000000500000000000000000000000000000000010000000100000001801C800000000000000600000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF000000000000000000000000000100000001000000018000890000000000000700000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180E48B000000000000080000000000000000000000000000000001000000010000000180F07F000000000000090000000000000000000000000000000001000000010000000180E8880000000000000A00000000000000000000000000000000010000000100000001803B010000000000000B0000000000000000000000000000000001000000010000000180BB8A0000000000000C0000000000000000000000000000000001000000010000000180D88B0000000000000D0000000000000000000000000000000001000000010000000180D28B0000000000000E000000000000000000000000000000000100000001000000018093070000000000000F0000000000000000000000000000000001000000010000000180658A000000000000100000000000000000000000000000000001000000010000000180C18A000000000000110000000000000000000000000000000001000000010000000180EE8B0000000000001200000000000000000000000000000000010000000100000001800000000001000000FFFFFFFF0000000000000000000000000001000000010000000180018900000000000013000000000000000000000000000000000100000001000000</Data>
+        </OrigResetItems>
+      </ToolBar>
+      <ControlBarsSummary>
+        <Bars>0</Bars>
+        <ScreenCX>1920</ScreenCX>
+        <ScreenCY>1080</ScreenCY>
+      </ControlBarsSummary>
+    </ViewEx>
+  </WinLayoutEx>
+
+  <AlienFiles>
+    <Doc>
+      <Name>C:\Users\karence\OneDrive\Work\other\namco\mini\TK_usb_CH552_NS_V1.5\PUBLIC\CH552.H</Name>
+      <ColumnNumber>0</ColumnNumber>
+      <TopLine>131</TopLine>
+      <CurrentLine>132</CurrentLine>
+    </Doc>
+    <Doc>
+      <Name>C:\Users\karence\OneDrive\Work\other\namco\mini\TK_usb_CH552_NS_V1.5\GPIO.H</Name>
+      <ColumnNumber>0</ColumnNumber>
+      <TopLine>1</TopLine>
+      <CurrentLine>19</CurrentLine>
+    </Doc>
+  </AlienFiles>
+
+  <MDIGroups>
+    <Orientation>1</Orientation>
+    <ActiveMDIGroup>0</ActiveMDIGroup>
+    <MDIGroup>
+      <Size>100</Size>
+      <ActiveTab>4</ActiveTab>
+      <Doc>
+        <Name>GPIO.H</Name>
+        <ColumnNumber>11</ColumnNumber>
+        <TopLine>1</TopLine>
+        <CurrentLine>19</CurrentLine>
+        <Folding>1</Folding>
+        <ContractedFolders></ContractedFolders>
+        <PaneID>0</PaneID>
+      </Doc>
+      <Doc>
+        <Name>.\Public\Debug.C</Name>
+        <ColumnNumber>0</ColumnNumber>
+        <TopLine>1</TopLine>
+        <CurrentLine>1</CurrentLine>
+        <Folding>1</Folding>
+        <ContractedFolders></ContractedFolders>
+        <PaneID>0</PaneID>
+      </Doc>
+      <Doc>
+        <Name>./PUBLIC/CH552.H</Name>
+        <ColumnNumber>6</ColumnNumber>
+        <TopLine>131</TopLine>
+        <CurrentLine>132</CurrentLine>
+        <Folding>1</Folding>
+        <ContractedFolders></ContractedFolders>
+        <PaneID>0</PaneID>
+      </Doc>
+      <Doc>
+        <Name>.\GPIO.c</Name>
+        <ColumnNumber>0</ColumnNumber>
+        <TopLine>88</TopLine>
+        <CurrentLine>89</CurrentLine>
+        <Folding>1</Folding>
+        <ContractedFolders></ContractedFolders>
+        <PaneID>0</PaneID>
+      </Doc>
+      <Doc>
+        <Name>.\CompatibilityHID.C</Name>
+        <ColumnNumber>54</ColumnNumber>
+        <TopLine>856</TopLine>
+        <CurrentLine>905</CurrentLine>
+        <Folding>1</Folding>
+        <ContractedFolders></ContractedFolders>
+        <PaneID>0</PaneID>
+      </Doc>
+    </MDIGroup>
+  </MDIGroups>
+
+</ProjectGui>
diff --git a/USB-MCU/TK_usb_CH552_NS/CH554.uvproj b/USB-MCU/TK_usb_CH552_NS/CH554.uvproj
new file mode 100644
index 0000000..88a7123
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552_NS/CH554.uvproj
@@ -0,0 +1,370 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_proj.xsd">
+
+  <SchemaVersion>1.0</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Targets>
+    <Target>
+      <TargetName>Target 1</TargetName>
+      <ToolsetNumber>0x0</ToolsetNumber>
+      <ToolsetName>MCS-51</ToolsetName>
+      <TargetOption>
+        <TargetCommonOption>
+          <Device>CH552</Device>
+          <Vendor>WCH</Vendor>
+          <Cpu>IRAM(0-0xFF) XRAM(0-0x3FF)  IROM(0-0x3FFF) CLOCK(24000000)</Cpu>
+          <FlashUtilSpec></FlashUtilSpec>
+          <StartupFile>"LIB\STARTUP.A51" ("Standard 8051 Startup Code")</StartupFile>
+          <FlashDriverDll></FlashDriverDll>
+          <DeviceId>0</DeviceId>
+          <RegisterFile>CH552.H</RegisterFile>
+          <MemoryEnv></MemoryEnv>
+          <Cmp></Cmp>
+          <Asm></Asm>
+          <Linker></Linker>
+          <OHString></OHString>
+          <InfinionOptionDll></InfinionOptionDll>
+          <SLE66CMisc></SLE66CMisc>
+          <SLE66AMisc></SLE66AMisc>
+          <SLE66LinkerMisc></SLE66LinkerMisc>
+          <UseEnv>0</UseEnv>
+          <BinPath></BinPath>
+          <IncludePath></IncludePath>
+          <LibPath></LibPath>
+          <RegisterFilePath>WCH\</RegisterFilePath>
+          <DBRegisterFilePath>WCH\</DBRegisterFilePath>
+          <TargetStatus>
+            <Error>0</Error>
+            <ExitCodeStop>0</ExitCodeStop>
+            <ButtonStop>0</ButtonStop>
+            <NotGenerated>0</NotGenerated>
+            <InvalidFlash>1</InvalidFlash>
+          </TargetStatus>
+          <OutputDirectory>.\</OutputDirectory>
+          <OutputName>TK_NS_PC_V20</OutputName>
+          <CreateExecutable>1</CreateExecutable>
+          <CreateLib>0</CreateLib>
+          <CreateHexFile>1</CreateHexFile>
+          <DebugInformation>1</DebugInformation>
+          <BrowseInformation>1</BrowseInformation>
+          <ListingPath>.\</ListingPath>
+          <HexFormatSelection>0</HexFormatSelection>
+          <Merge32K>0</Merge32K>
+          <CreateBatchFile>0</CreateBatchFile>
+          <BeforeCompile>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+          </BeforeCompile>
+          <BeforeMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+          </BeforeMake>
+          <AfterMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+          </AfterMake>
+          <SelectedForBatchBuild>0</SelectedForBatchBuild>
+          <SVCSIdString></SVCSIdString>
+        </TargetCommonOption>
+        <CommonProperty>
+          <UseCPPCompiler>0</UseCPPCompiler>
+          <RVCTCodeConst>0</RVCTCodeConst>
+          <RVCTZI>0</RVCTZI>
+          <RVCTOtherData>0</RVCTOtherData>
+          <ModuleSelection>0</ModuleSelection>
+          <IncludeInBuild>1</IncludeInBuild>
+          <AlwaysBuild>0</AlwaysBuild>
+          <GenerateAssemblyFile>0</GenerateAssemblyFile>
+          <AssembleAssemblyFile>0</AssembleAssemblyFile>
+          <PublicsOnly>0</PublicsOnly>
+          <StopOnExitCode>3</StopOnExitCode>
+          <CustomArgument></CustomArgument>
+          <IncludeLibraryModules></IncludeLibraryModules>
+          <BankNo>65535</BankNo>
+        </CommonProperty>
+        <DllOption>
+          <SimDllName>S8051.DLL</SimDllName>
+          <SimDllArguments></SimDllArguments>
+          <SimDlgDll>DP51.DLL</SimDlgDll>
+          <SimDlgDllArguments>-pDR8051</SimDlgDllArguments>
+          <TargetDllName>S8051.DLL</TargetDllName>
+          <TargetDllArguments></TargetDllArguments>
+          <TargetDlgDll>TP51.DLL</TargetDlgDll>
+          <TargetDlgDllArguments>-p51</TargetDlgDllArguments>
+        </DllOption>
+        <DebugOption>
+          <OPTHX>
+            <HexSelection>0</HexSelection>
+            <HexRangeLowAddress>0</HexRangeLowAddress>
+            <HexRangeHighAddress>0</HexRangeHighAddress>
+            <HexOffset>0</HexOffset>
+            <Oh166RecLen>16</Oh166RecLen>
+          </OPTHX>
+          <Simulator>
+            <UseSimulator>1</UseSimulator>
+            <LoadApplicationAtStartup>1</LoadApplicationAtStartup>
+            <RunToMain>1</RunToMain>
+            <RestoreBreakpoints>1</RestoreBreakpoints>
+            <RestoreWatchpoints>1</RestoreWatchpoints>
+            <RestoreMemoryDisplay>1</RestoreMemoryDisplay>
+            <RestoreFunctions>1</RestoreFunctions>
+            <RestoreToolbox>1</RestoreToolbox>
+            <LimitSpeedToRealTime>0</LimitSpeedToRealTime>
+          </Simulator>
+          <Target>
+            <UseTarget>0</UseTarget>
+            <LoadApplicationAtStartup>1</LoadApplicationAtStartup>
+            <RunToMain>0</RunToMain>
+            <RestoreBreakpoints>1</RestoreBreakpoints>
+            <RestoreWatchpoints>1</RestoreWatchpoints>
+            <RestoreMemoryDisplay>1</RestoreMemoryDisplay>
+            <RestoreFunctions>0</RestoreFunctions>
+            <RestoreToolbox>1</RestoreToolbox>
+          </Target>
+          <RunDebugAfterBuild>0</RunDebugAfterBuild>
+          <TargetSelection>-1</TargetSelection>
+          <SimDlls>
+            <CpuDll></CpuDll>
+            <CpuDllArguments></CpuDllArguments>
+            <PeripheralDll></PeripheralDll>
+            <PeripheralDllArguments></PeripheralDllArguments>
+            <InitializationFile></InitializationFile>
+          </SimDlls>
+          <TargetDlls>
+            <CpuDll></CpuDll>
+            <CpuDllArguments></CpuDllArguments>
+            <PeripheralDll></PeripheralDll>
+            <PeripheralDllArguments></PeripheralDllArguments>
+            <InitializationFile></InitializationFile>
+            <Driver></Driver>
+          </TargetDlls>
+        </DebugOption>
+        <Utilities>
+          <Flash1>
+            <UseTargetDll>0</UseTargetDll>
+            <UseExternalTool>0</UseExternalTool>
+            <RunIndependent>0</RunIndependent>
+            <UpdateFlashBeforeDebugging>0</UpdateFlashBeforeDebugging>
+            <Capability>0</Capability>
+            <DriverSelection>-1</DriverSelection>
+          </Flash1>
+          <Flash2></Flash2>
+          <Flash3></Flash3>
+          <Flash4></Flash4>
+        </Utilities>
+        <Target51>
+          <Target51Misc>
+            <MemoryModel>2</MemoryModel>
+            <RTOS>0</RTOS>
+            <RomSize>2</RomSize>
+            <DataHold>0</DataHold>
+            <XDataHold>0</XDataHold>
+            <UseOnchipRom>0</UseOnchipRom>
+            <UseOnchipArithmetic>0</UseOnchipArithmetic>
+            <UseMultipleDPTR>0</UseMultipleDPTR>
+            <UseOnchipXram>0</UseOnchipXram>
+            <HadIRAM>1</HadIRAM>
+            <HadXRAM>1</HadXRAM>
+            <HadIROM>1</HadIROM>
+            <Moda2>0</Moda2>
+            <Moddp2>0</Moddp2>
+            <Modp2>0</Modp2>
+            <Mod517dp>0</Mod517dp>
+            <Mod517au>0</Mod517au>
+            <Mode2>0</Mode2>
+            <useCB>0</useCB>
+            <useXB>0</useXB>
+            <useL251>1</useL251>
+            <useA251>0</useA251>
+            <Mx51>0</Mx51>
+            <ModC812>0</ModC812>
+            <ModCont>0</ModCont>
+            <Lp51>0</Lp51>
+            <useXBS>0</useXBS>
+            <ModDA>0</ModDA>
+            <ModAB2>0</ModAB2>
+            <Mx51P>0</Mx51P>
+            <hadXRAM2>0</hadXRAM2>
+            <uocXram2>0</uocXram2>
+            <ModC2>0</ModC2>
+            <ModH2>0</ModH2>
+            <Mdu_R515>0</Mdu_R515>
+            <Mdu_F120>0</Mdu_F120>
+            <Psoc>0</Psoc>
+            <hadIROM2>0</hadIROM2>
+            <ModSmx2>0</ModSmx2>
+            <cBanks>0</cBanks>
+            <xBanks>0</xBanks>
+            <OnChipMemories>
+              <RCB>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0xffff</Size>
+              </RCB>
+              <RXB>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </RXB>
+              <Ocm1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm1>
+              <Ocm2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm2>
+              <Ocm3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm3>
+              <Ocr1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocr1>
+              <Ocr2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocr2>
+              <Ocr3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocr3>
+              <IRO>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x4000</Size>
+              </IRO>
+              <IRA>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x100</Size>
+              </IRA>
+              <XRA>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x400</Size>
+              </XRA>
+              <XRA512>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </XRA512>
+              <IROM512>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </IROM512>
+            </OnChipMemories>
+          </Target51Misc>
+          <C51>
+            <RegisterColoring>0</RegisterColoring>
+            <VariablesInOrder>0</VariablesInOrder>
+            <IntegerPromotion>1</IntegerPromotion>
+            <uAregs>1</uAregs>
+            <UseInterruptVector>1</UseInterruptVector>
+            <Fuzzy>3</Fuzzy>
+            <Optimize>8</Optimize>
+            <WarningLevel>2</WarningLevel>
+            <SizeSpeed>1</SizeSpeed>
+            <ObjectExtend>1</ObjectExtend>
+            <ACallAJmp>0</ACallAJmp>
+            <InterruptVectorAddress>0</InterruptVectorAddress>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath>.\Public</IncludePath>
+            </VariousControls>
+          </C51>
+          <Ax51>
+            <UseMpl>0</UseMpl>
+            <UseStandard>1</UseStandard>
+            <UseCase>0</UseCase>
+            <UseMod51>0</UseMod51>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Ax51>
+          <Lx51>
+            <useFile>0</useFile>
+            <linkonly>0</linkonly>
+            <UseMemoryFromTarget>1</UseMemoryFromTarget>
+            <CaseSensitiveSymbols>0</CaseSensitiveSymbols>
+            <WarningLevel>2</WarningLevel>
+            <DataOverlaying>1</DataOverlaying>
+            <OverlayString></OverlayString>
+            <MiscControls></MiscControls>
+            <DisableWarningNumbers></DisableWarningNumbers>
+            <LinkerCmdFile></LinkerCmdFile>
+            <Assign></Assign>
+            <ReserveString></ReserveString>
+            <CClasses></CClasses>
+            <UserClasses></UserClasses>
+            <CSection></CSection>
+            <UserSection></UserSection>
+            <CodeBaseAddress></CodeBaseAddress>
+            <XDataBaseAddress></XDataBaseAddress>
+            <PDataBaseAddress></PDataBaseAddress>
+            <BitBaseAddress></BitBaseAddress>
+            <DataBaseAddress></DataBaseAddress>
+            <IDataBaseAddress></IDataBaseAddress>
+            <Precede></Precede>
+            <Stack></Stack>
+            <CodeSegmentName></CodeSegmentName>
+            <XDataSegmentName></XDataSegmentName>
+            <BitSegmentName></BitSegmentName>
+            <DataSegmentName></DataSegmentName>
+            <IDataSegmentName></IDataSegmentName>
+          </Lx51>
+        </Target51>
+      </TargetOption>
+      <Groups>
+        <Group>
+          <GroupName>Source Group 1</GroupName>
+          <Files>
+            <File>
+              <FileName>CompatibilityHID.C</FileName>
+              <FileType>1</FileType>
+              <FilePath>.\CompatibilityHID.C</FilePath>
+            </File>
+            <File>
+              <FileName>Debug.C</FileName>
+              <FileType>1</FileType>
+              <FilePath>.\Public\Debug.C</FilePath>
+            </File>
+            <File>
+              <FileName>GPIO.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>.\GPIO.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+      </Groups>
+    </Target>
+  </Targets>
+
+</Project>
diff --git a/USB-MCU/TK_usb_CH552_NS/CH554_uvopt.bak b/USB-MCU/TK_usb_CH552_NS/CH554_uvopt.bak
new file mode 100644
index 0000000..2efe8ef
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552_NS/CH554_uvopt.bak
@@ -0,0 +1,206 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_opt.xsd">
+
+  <SchemaVersion>1.0</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Extensions>
+    <cExt>*.c</cExt>
+    <aExt>*.s*; *.src; *.a*</aExt>
+    <oExt>*.obj</oExt>
+    <lExt>*.lib</lExt>
+    <tExt>*.txt; *.h; *.inc; *.md</tExt>
+    <pExt>*.plm</pExt>
+    <CppX>*.cpp</CppX>
+    <nMigrate>0</nMigrate>
+  </Extensions>
+
+  <DaveTm>
+    <dwLowDateTime>0</dwLowDateTime>
+    <dwHighDateTime>0</dwHighDateTime>
+  </DaveTm>
+
+  <Target>
+    <TargetName>Target 1</TargetName>
+    <ToolsetNumber>0x0</ToolsetNumber>
+    <ToolsetName>MCS-51</ToolsetName>
+    <TargetOption>
+      <CLK51>24000000</CLK51>
+      <OPTTT>
+        <gFlags>1</gFlags>
+        <BeepAtEnd>1</BeepAtEnd>
+        <RunSim>1</RunSim>
+        <RunTarget>0</RunTarget>
+        <RunAbUc>0</RunAbUc>
+      </OPTTT>
+      <OPTHX>
+        <HexSelection>0</HexSelection>
+        <FlashByte>65535</FlashByte>
+        <HexRangeLowAddress>0</HexRangeLowAddress>
+        <HexRangeHighAddress>0</HexRangeHighAddress>
+        <HexOffset>0</HexOffset>
+      </OPTHX>
+      <OPTLEX>
+        <PageWidth>120</PageWidth>
+        <PageLength>65</PageLength>
+        <TabStop>8</TabStop>
+        <ListingPath>.\</ListingPath>
+      </OPTLEX>
+      <ListingPage>
+        <CreateCListing>1</CreateCListing>
+        <CreateAListing>1</CreateAListing>
+        <CreateLListing>1</CreateLListing>
+        <CreateIListing>0</CreateIListing>
+        <AsmCond>1</AsmCond>
+        <AsmSymb>1</AsmSymb>
+        <AsmXref>0</AsmXref>
+        <CCond>1</CCond>
+        <CCode>0</CCode>
+        <CListInc>0</CListInc>
+        <CSymb>0</CSymb>
+        <LinkerCodeListing>0</LinkerCodeListing>
+      </ListingPage>
+      <OPTXL>
+        <LMap>1</LMap>
+        <LComments>1</LComments>
+        <LGenerateSymbols>1</LGenerateSymbols>
+        <LLibSym>1</LLibSym>
+        <LLines>1</LLines>
+        <LLocSym>1</LLocSym>
+        <LPubSym>1</LPubSym>
+        <LXref>0</LXref>
+        <LExpSel>0</LExpSel>
+      </OPTXL>
+      <OPTFL>
+        <tvExp>1</tvExp>
+        <tvExpOptDlg>0</tvExpOptDlg>
+        <IsCurrentTarget>1</IsCurrentTarget>
+      </OPTFL>
+      <CpuCode>0</CpuCode>
+      <DebugOpt>
+        <uSim>1</uSim>
+        <uTrg>0</uTrg>
+        <sLdApp>1</sLdApp>
+        <sGomain>1</sGomain>
+        <sRbreak>1</sRbreak>
+        <sRwatch>1</sRwatch>
+        <sRmem>1</sRmem>
+        <sRfunc>1</sRfunc>
+        <sRbox>1</sRbox>
+        <tLdApp>1</tLdApp>
+        <tGomain>0</tGomain>
+        <tRbreak>1</tRbreak>
+        <tRwatch>1</tRwatch>
+        <tRmem>1</tRmem>
+        <tRfunc>0</tRfunc>
+        <tRbox>1</tRbox>
+        <tRtrace>0</tRtrace>
+        <sRSysVw>1</sRSysVw>
+        <tRSysVw>1</tRSysVw>
+        <sRunDeb>0</sRunDeb>
+        <sLrtime>0</sLrtime>
+        <nTsel>-1</nTsel>
+        <sDll></sDll>
+        <sDllPa></sDllPa>
+        <sDlgDll></sDlgDll>
+        <sDlgPa></sDlgPa>
+        <sIfile></sIfile>
+        <tDll></tDll>
+        <tDllPa></tDllPa>
+        <tDlgDll></tDlgDll>
+        <tDlgPa></tDlgPa>
+        <tIfile></tIfile>
+        <pMon></pMon>
+      </DebugOpt>
+      <TargetDriverDllRegistry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>DLGDP51</Key>
+          <Name>(98=-1,-1,-1,-1,0)(82=-1,-1,-1,-1,0)(83=-1,-1,-1,-1,0)(84=-1,-1,-1,-1,0)(85=-1,-1,-1,-1,0)(99=-1,-1,-1,-1,0)(91=-1,-1,-1,-1,0)(92=-1,-1,-1,-1,0)(5067=-1,-1,-1,-1,0)</Name>
+        </SetRegEntry>
+      </TargetDriverDllRegistry>
+      <Breakpoint/>
+      <Tracepoint>
+        <THDelay>0</THDelay>
+      </Tracepoint>
+      <DebugFlag>
+        <trace>0</trace>
+        <periodic>0</periodic>
+        <aLwin>1</aLwin>
+        <aCover>0</aCover>
+        <aSer1>0</aSer1>
+        <aSer2>0</aSer2>
+        <aPa>0</aPa>
+        <viewmode>1</viewmode>
+        <vrSel>0</vrSel>
+        <aSym>0</aSym>
+        <aTbox>0</aTbox>
+        <AscS1>0</AscS1>
+        <AscS2>0</AscS2>
+        <AscS3>0</AscS3>
+        <aSer3>0</aSer3>
+        <eProf>0</eProf>
+        <aLa>0</aLa>
+        <aPa1>0</aPa1>
+        <AscS4>0</AscS4>
+        <aSer4>0</aSer4>
+        <StkLoc>0</StkLoc>
+        <TrcWin>0</TrcWin>
+        <newCpu>0</newCpu>
+        <uProt>0</uProt>
+      </DebugFlag>
+      <LintExecutable></LintExecutable>
+      <LintConfigFile></LintConfigFile>
+      <bLintAuto>0</bLintAuto>
+    </TargetOption>
+  </Target>
+
+  <Group>
+    <GroupName>Source Group 1</GroupName>
+    <tvExp>1</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>1</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>1</tvExp>
+      <Focus>1</Focus>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>.\CompatibilityHID.C</PathWithFileName>
+      <FilenameWithoutPath>CompatibilityHID.C</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>2</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>1</tvExp>
+      <Focus>1</Focus>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>.\Public\Debug.C</PathWithFileName>
+      <FilenameWithoutPath>Debug.C</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>3</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>1</tvExp>
+      <Focus>1</Focus>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>.\GPIO.c</PathWithFileName>
+      <FilenameWithoutPath>GPIO.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+</ProjectOpt>
diff --git a/USB-MCU/TK_usb_CH552_NS/CH554_uvproj.bak b/USB-MCU/TK_usb_CH552_NS/CH554_uvproj.bak
new file mode 100644
index 0000000..6f3b5aa
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552_NS/CH554_uvproj.bak
@@ -0,0 +1,387 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_proj.xsd">
+
+  <SchemaVersion>1.1</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Targets>
+    <Target>
+      <TargetName>Target 1</TargetName>
+      <ToolsetNumber>0x0</ToolsetNumber>
+      <ToolsetName>MCS-51</ToolsetName>
+      <TargetOption>
+        <TargetCommonOption>
+          <Device>CH552</Device>
+          <Vendor>WCH</Vendor>
+          <Cpu>IRAM(0-0xFF) XRAM(0-0x3FF)  IROM(0-0x3FFF) CLOCK(24000000)</Cpu>
+          <FlashUtilSpec></FlashUtilSpec>
+          <StartupFile>"LIB\STARTUP.A51" ("Standard 8051 Startup Code")</StartupFile>
+          <FlashDriverDll></FlashDriverDll>
+          <DeviceId>0</DeviceId>
+          <RegisterFile>CH552.H</RegisterFile>
+          <MemoryEnv></MemoryEnv>
+          <Cmp></Cmp>
+          <Asm></Asm>
+          <Linker></Linker>
+          <OHString></OHString>
+          <InfinionOptionDll></InfinionOptionDll>
+          <SLE66CMisc></SLE66CMisc>
+          <SLE66AMisc></SLE66AMisc>
+          <SLE66LinkerMisc></SLE66LinkerMisc>
+          <SFDFile></SFDFile>
+          <bCustSvd>0</bCustSvd>
+          <UseEnv>0</UseEnv>
+          <BinPath></BinPath>
+          <IncludePath></IncludePath>
+          <LibPath></LibPath>
+          <RegisterFilePath>WCH\</RegisterFilePath>
+          <DBRegisterFilePath>WCH\</DBRegisterFilePath>
+          <TargetStatus>
+            <Error>0</Error>
+            <ExitCodeStop>0</ExitCodeStop>
+            <ButtonStop>0</ButtonStop>
+            <NotGenerated>0</NotGenerated>
+            <InvalidFlash>1</InvalidFlash>
+          </TargetStatus>
+          <OutputDirectory>.\</OutputDirectory>
+          <OutputName>TK_NS_PC_V20</OutputName>
+          <CreateExecutable>1</CreateExecutable>
+          <CreateLib>0</CreateLib>
+          <CreateHexFile>1</CreateHexFile>
+          <DebugInformation>1</DebugInformation>
+          <BrowseInformation>1</BrowseInformation>
+          <ListingPath>.\</ListingPath>
+          <HexFormatSelection>0</HexFormatSelection>
+          <Merge32K>0</Merge32K>
+          <CreateBatchFile>0</CreateBatchFile>
+          <BeforeCompile>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopU1X>0</nStopU1X>
+            <nStopU2X>0</nStopU2X>
+          </BeforeCompile>
+          <BeforeMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopB1X>0</nStopB1X>
+            <nStopB2X>0</nStopB2X>
+          </BeforeMake>
+          <AfterMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopA1X>0</nStopA1X>
+            <nStopA2X>0</nStopA2X>
+          </AfterMake>
+          <SelectedForBatchBuild>0</SelectedForBatchBuild>
+          <SVCSIdString></SVCSIdString>
+        </TargetCommonOption>
+        <CommonProperty>
+          <UseCPPCompiler>0</UseCPPCompiler>
+          <RVCTCodeConst>0</RVCTCodeConst>
+          <RVCTZI>0</RVCTZI>
+          <RVCTOtherData>0</RVCTOtherData>
+          <ModuleSelection>0</ModuleSelection>
+          <IncludeInBuild>1</IncludeInBuild>
+          <AlwaysBuild>0</AlwaysBuild>
+          <GenerateAssemblyFile>0</GenerateAssemblyFile>
+          <AssembleAssemblyFile>0</AssembleAssemblyFile>
+          <PublicsOnly>0</PublicsOnly>
+          <StopOnExitCode>3</StopOnExitCode>
+          <CustomArgument></CustomArgument>
+          <IncludeLibraryModules></IncludeLibraryModules>
+          <ComprImg>1</ComprImg>
+          <BankNo>65535</BankNo>
+        </CommonProperty>
+        <DllOption>
+          <SimDllName>S8051.DLL</SimDllName>
+          <SimDllArguments></SimDllArguments>
+          <SimDlgDll>DP51.DLL</SimDlgDll>
+          <SimDlgDllArguments>-pDR8051</SimDlgDllArguments>
+          <TargetDllName>S8051.DLL</TargetDllName>
+          <TargetDllArguments></TargetDllArguments>
+          <TargetDlgDll>TP51.DLL</TargetDlgDll>
+          <TargetDlgDllArguments>-p51</TargetDlgDllArguments>
+        </DllOption>
+        <DebugOption>
+          <OPTHX>
+            <HexSelection>0</HexSelection>
+            <HexRangeLowAddress>0</HexRangeLowAddress>
+            <HexRangeHighAddress>0</HexRangeHighAddress>
+            <HexOffset>0</HexOffset>
+            <Oh166RecLen>16</Oh166RecLen>
+          </OPTHX>
+          <Simulator>
+            <UseSimulator>1</UseSimulator>
+            <LoadApplicationAtStartup>1</LoadApplicationAtStartup>
+            <RunToMain>1</RunToMain>
+            <RestoreBreakpoints>1</RestoreBreakpoints>
+            <RestoreWatchpoints>1</RestoreWatchpoints>
+            <RestoreMemoryDisplay>1</RestoreMemoryDisplay>
+            <RestoreFunctions>1</RestoreFunctions>
+            <RestoreToolbox>1</RestoreToolbox>
+            <LimitSpeedToRealTime>0</LimitSpeedToRealTime>
+            <RestoreSysVw>1</RestoreSysVw>
+          </Simulator>
+          <Target>
+            <UseTarget>0</UseTarget>
+            <LoadApplicationAtStartup>1</LoadApplicationAtStartup>
+            <RunToMain>0</RunToMain>
+            <RestoreBreakpoints>1</RestoreBreakpoints>
+            <RestoreWatchpoints>1</RestoreWatchpoints>
+            <RestoreMemoryDisplay>1</RestoreMemoryDisplay>
+            <RestoreFunctions>0</RestoreFunctions>
+            <RestoreToolbox>1</RestoreToolbox>
+            <RestoreTracepoints>0</RestoreTracepoints>
+            <RestoreSysVw>1</RestoreSysVw>
+          </Target>
+          <RunDebugAfterBuild>0</RunDebugAfterBuild>
+          <TargetSelection>-1</TargetSelection>
+          <SimDlls>
+            <CpuDll></CpuDll>
+            <CpuDllArguments></CpuDllArguments>
+            <PeripheralDll></PeripheralDll>
+            <PeripheralDllArguments></PeripheralDllArguments>
+            <InitializationFile></InitializationFile>
+          </SimDlls>
+          <TargetDlls>
+            <CpuDll></CpuDll>
+            <CpuDllArguments></CpuDllArguments>
+            <PeripheralDll></PeripheralDll>
+            <PeripheralDllArguments></PeripheralDllArguments>
+            <InitializationFile></InitializationFile>
+            <Driver></Driver>
+          </TargetDlls>
+        </DebugOption>
+        <Utilities>
+          <Flash1>
+            <UseTargetDll>0</UseTargetDll>
+            <UseExternalTool>0</UseExternalTool>
+            <RunIndependent>0</RunIndependent>
+            <UpdateFlashBeforeDebugging>0</UpdateFlashBeforeDebugging>
+            <Capability>0</Capability>
+            <DriverSelection>-1</DriverSelection>
+          </Flash1>
+          <bUseTDR>0</bUseTDR>
+          <Flash2></Flash2>
+          <Flash3></Flash3>
+          <Flash4></Flash4>
+          <pFcarmOut></pFcarmOut>
+          <pFcarmGrp></pFcarmGrp>
+          <pFcArmRoot></pFcArmRoot>
+          <FcArmLst>0</FcArmLst>
+        </Utilities>
+        <Target51>
+          <Target51Misc>
+            <MemoryModel>2</MemoryModel>
+            <RTOS>0</RTOS>
+            <RomSize>2</RomSize>
+            <DataHold>0</DataHold>
+            <XDataHold>0</XDataHold>
+            <UseOnchipRom>0</UseOnchipRom>
+            <UseOnchipArithmetic>0</UseOnchipArithmetic>
+            <UseMultipleDPTR>0</UseMultipleDPTR>
+            <UseOnchipXram>0</UseOnchipXram>
+            <HadIRAM>1</HadIRAM>
+            <HadXRAM>1</HadXRAM>
+            <HadIROM>1</HadIROM>
+            <Moda2>0</Moda2>
+            <Moddp2>0</Moddp2>
+            <Modp2>0</Modp2>
+            <Mod517dp>0</Mod517dp>
+            <Mod517au>0</Mod517au>
+            <Mode2>0</Mode2>
+            <useCB>0</useCB>
+            <useXB>0</useXB>
+            <useL251>1</useL251>
+            <useA251>0</useA251>
+            <Mx51>0</Mx51>
+            <ModC812>0</ModC812>
+            <ModCont>0</ModCont>
+            <Lp51>0</Lp51>
+            <useXBS>0</useXBS>
+            <ModDA>0</ModDA>
+            <ModAB2>0</ModAB2>
+            <Mx51P>0</Mx51P>
+            <hadXRAM2>0</hadXRAM2>
+            <uocXram2>0</uocXram2>
+            <ModC2>0</ModC2>
+            <ModH2>0</ModH2>
+            <Mdu_R515>0</Mdu_R515>
+            <Mdu_F120>0</Mdu_F120>
+            <Psoc>0</Psoc>
+            <hadIROM2>0</hadIROM2>
+            <ModSmx2>0</ModSmx2>
+            <cBanks>0</cBanks>
+            <xBanks>0</xBanks>
+            <OnChipMemories>
+              <RCB>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0xffff</Size>
+              </RCB>
+              <RXB>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </RXB>
+              <Ocm1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm1>
+              <Ocm2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm2>
+              <Ocm3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm3>
+              <Ocr1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocr1>
+              <Ocr2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocr2>
+              <Ocr3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocr3>
+              <IRO>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x4000</Size>
+              </IRO>
+              <IRA>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x100</Size>
+              </IRA>
+              <XRA>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x400</Size>
+              </XRA>
+              <XRA512>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </XRA512>
+              <IROM512>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </IROM512>
+            </OnChipMemories>
+          </Target51Misc>
+          <C51>
+            <RegisterColoring>0</RegisterColoring>
+            <VariablesInOrder>0</VariablesInOrder>
+            <IntegerPromotion>1</IntegerPromotion>
+            <uAregs>1</uAregs>
+            <UseInterruptVector>1</UseInterruptVector>
+            <Fuzzy>3</Fuzzy>
+            <Optimize>8</Optimize>
+            <WarningLevel>2</WarningLevel>
+            <SizeSpeed>1</SizeSpeed>
+            <ObjectExtend>1</ObjectExtend>
+            <ACallAJmp>0</ACallAJmp>
+            <InterruptVectorAddress>0</InterruptVectorAddress>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath>.\Public</IncludePath>
+            </VariousControls>
+          </C51>
+          <Ax51>
+            <UseMpl>0</UseMpl>
+            <UseStandard>1</UseStandard>
+            <UseCase>0</UseCase>
+            <UseMod51>0</UseMod51>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Ax51>
+          <Lx51>
+            <useFile>0</useFile>
+            <linkonly>0</linkonly>
+            <UseMemoryFromTarget>1</UseMemoryFromTarget>
+            <CaseSensitiveSymbols>0</CaseSensitiveSymbols>
+            <WarningLevel>2</WarningLevel>
+            <DataOverlaying>1</DataOverlaying>
+            <OverlayString></OverlayString>
+            <MiscControls></MiscControls>
+            <DisableWarningNumbers></DisableWarningNumbers>
+            <LinkerCmdFile></LinkerCmdFile>
+            <Assign></Assign>
+            <ReserveString></ReserveString>
+            <CClasses></CClasses>
+            <UserClasses></UserClasses>
+            <CSection></CSection>
+            <UserSection></UserSection>
+            <CodeBaseAddress></CodeBaseAddress>
+            <XDataBaseAddress></XDataBaseAddress>
+            <PDataBaseAddress></PDataBaseAddress>
+            <BitBaseAddress></BitBaseAddress>
+            <DataBaseAddress></DataBaseAddress>
+            <IDataBaseAddress></IDataBaseAddress>
+            <Precede></Precede>
+            <Stack></Stack>
+            <CodeSegmentName></CodeSegmentName>
+            <XDataSegmentName></XDataSegmentName>
+            <BitSegmentName></BitSegmentName>
+            <DataSegmentName></DataSegmentName>
+            <IDataSegmentName></IDataSegmentName>
+          </Lx51>
+        </Target51>
+      </TargetOption>
+      <Groups>
+        <Group>
+          <GroupName>Source Group 1</GroupName>
+          <Files>
+            <File>
+              <FileName>CompatibilityHID.C</FileName>
+              <FileType>1</FileType>
+              <FilePath>.\CompatibilityHID.C</FilePath>
+            </File>
+            <File>
+              <FileName>Debug.C</FileName>
+              <FileType>1</FileType>
+              <FilePath>.\Public\Debug.C</FilePath>
+            </File>
+            <File>
+              <FileName>GPIO.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>.\GPIO.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+      </Groups>
+    </Target>
+  </Targets>
+
+</Project>
diff --git a/USB-MCU/TK_usb_CH552_NS/CompatibilityHID.C b/USB-MCU/TK_usb_CH552_NS/CompatibilityHID.C
new file mode 100644
index 0000000..fa20009
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552_NS/CompatibilityHID.C
@@ -0,0 +1,1526 @@
+#include "./Public/CH552.H"
+#include "./Public/Debug.H"
+#include <stdio.h>
+#include <string.h>
+#include "GPIO.h"
+
+#define VID 0x0f0d  //used HORI vid & pid
+#define PID 0x00f0
+
+#define VID1 0xDEAD
+#define PID1 0xFF05
+
+
+#define THIS_ENDP0_SIZE MAX_PACKET_SIZE
+#define KEY_SIZE 8
+
+#define Keyboard_a 4  // Keyboard a and A
+#define Keyboard_b 5  // Keyboard b and B
+#define Keyboard_c 6  // Keyboard c and C
+#define Keyboard_d 7  // Keyboard d and D
+#define Keyboard_e 8  // Keyboard e and E
+#define Keyboard_f 9  // Keyboard f and F
+#define Keyboard_g 10 // Keyboard g and G
+#define Keyboard_h 11 // Keyboard h and H
+#define Keyboard_i 12 // Keyboard i and I
+#define Keyboard_j 13 // Keyboard j and J
+#define Keyboard_k 14 // Keyboard k and K
+#define Keyboard_l 15 // Keyboard l and L
+#define Keyboard_m 16 // Keyboard m and M
+#define Keyboard_n 17 // Keyboard n and N
+#define Keyboard_o 18 // Keyboard o and O
+#define Keyboard_p 19 // Keyboard p and P
+#define Keyboard_q 20 // Keyboard q and Q
+#define Keyboard_r 21 // Keyboard r and R
+#define Keyboard_s 22 // Keyboard s and S
+#define Keyboard_t 23 // Keyboard t and T
+#define Keyboard_u 24 // Keyboard u and U
+#define Keyboard_v 25 // Keyboard v and V
+#define Keyboard_w 26 // Keyboard w and W
+#define Keyboard_x 27 // Keyboard x and X
+#define Keyboard_y 28 // Keyboard y and Y
+#define Keyboard_z 29 // Keyboard z and Z
+
+#define Keyboard_OEM3 53 // Keyboard ` and ~
+#define Keyboard_1 30    // Keyboard 1 and !
+#define Keyboard_2 31    // Keyboard 2 and @
+#define Keyboard_3 32    // Keyboard 3 and #
+#define Keyboard_4 33    // Keyboard 4 and $
+#define Keyboard_5 34    // Keyboard 5 and %
+#define Keyboard_6 35    // Keyboard 6 and ^
+#define Keyboard_7 36    // Keyboard 7 and &
+#define Keyboard_8 37    // Keyboard 8 and *
+#define Keyboard_9 38    // Keyboard 9 and (
+#define Keyboard_0 39    // Keyboard 0 and )
+
+#define Keyboard_ENTER 40     // Keyboard ENTER
+#define Keyboard_ESCAPE 41    // Keyboard ESCAPE
+#define Keyboard_Backspace 42 // Keyboard Backspace
+#define Keyboard_Tab 43       // Keyboard Tab
+#define Keyboard_Space 44     // Keyboard Spacebar
+#define Keyboard_CapsLock 57  // Keyboard Caps Lock
+
+#define Keyboard_MINUS 45         // Keyboard - and _
+#define Keyboard_PLUS 46          // Keyboard = and +
+#define Keyboard_LeftBrackets 47  // Keyboard [ and {
+#define Keyboard_RightBrackets 48 // Keyboard ] and }
+#define Keyboard_OEM5 49          // Keyboard \ and |
+#define Keyboard_OEM1 51          // Keyboard ; and :
+#define Keyboard_OEM7 52          // Keyboard ¡® and ¡°
+#define Keyboard_COMMA 54         // Keyboard, and <
+#define Keyboard_PERIOD 55        // Keyboard . and >
+#define Keyboard_DIV 56           // Keyboard / and ?
+
+#define Keyboard_F1 58  // Keyboard F1
+#define Keyboard_F2 59  // Keyboard F2
+#define Keyboard_F3 60  // Keyboard F3
+#define Keyboard_F4 61  // Keyboard F4
+#define Keyboard_F5 62  // Keyboard F5
+#define Keyboard_F6 63  // Keyboard F6
+#define Keyboard_F7 64  // Keyboard F7
+#define Keyboard_F8 65  // Keyboard F8
+#define Keyboard_F9 66  // Keyboard F9
+#define Keyboard_F10 67 // Keyboard F10
+#define Keyboard_F11 68 // Keyboard F11
+#define Keyboard_F12 69 // Keyboard F12
+
+#define Keyboard_PrintScreen 70 // Keyboard PrintScreen
+#define Keyboard_ScrollLock 71  // Keyboard Scroll Lock
+#define Keyboard_Pause 72       // Keyboard Pause
+
+#define Keyboard_Insert 73   // Keyboard Insert
+#define Keyboard_Home 74     // Keyboard Home
+#define Keyboard_PageUp 75   // Keyboard PageUp
+#define Keyboard_Delete 76   // Keyboard Delete
+#define Keyboard_End 77      // Keyboard End
+#define Keyboard_PageDown 78 // Keyboard PageDown
+
+#define Keyboard_RightArrow 79 // Keyboard RightArrow
+#define Keyboard_LeftArrow 80  // Keyboard LeftArrow
+#define Keyboard_DownArrow 81  // Keyboard DownArrow
+#define Keyboard_UpArrow 82    // Keyboard UpArrow
+
+#define Keypad_NumLock 83 // Keypad Num Lock and Clear
+#define Keypad_DIV 84     // Keypad /
+#define Keypad_MULT 85    // Keypad *
+#define Keypad_SUB 86     // Keypad -
+#define Keypad_ADD 87     // Keypad +
+#define Keypad_ENTER 88   // Keypad ENTER
+#define Keypad_1 89       // Keypad 1 and End
+#define Keypad_2 90       // Keypad 2 and Down Arrow
+#define Keypad_3 91       // Keypad 3 and PageDn
+#define Keypad_4 92       // Keypad 4 and Left Arrow
+#define Keypad_5 93       // Keypad 5
+#define Keypad_6 94       // Keypad 6 and Right Arrow
+#define Keypad_7 95       // Keypad 7 and Home
+#define Keypad_8 96       // Keypad 8 and Up Arrow
+#define Keypad_9 97       // Keypad 9 and PageUp
+#define Keypad_0 98       // Keypad 0 and Insert
+#define Keypad_DEC 99     // Keypad . and Delete
+
+UINT8X Ep0Buffer[(MAX_PACKET_SIZE)*3 + 2] _at_ 0x0000;		//¶Ëµã0 OUT&IN»º³åÇø£¬±ØÐëÊÇżµØÖ·
+UINT8X Ep2Buffer[(MAX_PACKET_SIZE)*2 + 2] _at_ 0x00C4;		//¶Ëµã2 IN&OUT»º³åÇø,±ØÐëÊÇżµØÖ·
+
+UINT8   SetupReq,SetupLen,Ready,HID_Ready,Count,UsbConfig;
+UINT16 shutdown_count = 0;
+
+bit STA_NumLock = 0;
+bit STA_CapLock = 0;
+bit STA_ScrLock = 0;
+PUINT8  pDescr;                                                                    //USBÅäÖñêÖ¾
+USB_SETUP_REQ   SetupReqBuf;                                                       //ÔÝ´æSetup°ü
+#define UsbSetupBuf     ((PUSB_SETUP_REQ)Ep0Buffer)  
+
+volatile UINT8  KeyCountTime_A[4] = {0};
+volatile UINT8  KeyCountTime_B[4] = {0};
+
+#define MODE_NS_GP 		0
+#define MODE_KEYBOARD 	1
+#define MODE_KB_LMT  	2
+
+UINT8 start_up_mode = MODE_KB_LMT;
+
+volatile UINT16 KEY_OUT = 0;
+
+#pragma  NOAREGS
+/*É豸ÃèÊö·û*/
+UINT8C DevDesc_Gamepad[18] = {0x12,0x01,0x00,0x02,0x00,0x00,0x00,THIS_ENDP0_SIZE,
+                      VID,VID>>8,PID,PID>>8,0x00,0x02,0x01,0x02,
+                      0x03,0x01};
+
+UINT8C DevDesc_Keyboard[18] = {0x12,0x01,0x00,0x02,0x00,0x00,0x00,THIS_ENDP0_SIZE,
+                      VID1,VID1>>8,PID1,PID1>>8,0x00,0x02,0x01,0x02,
+                      0x03,0x01};
+
+UINT8C HIDRepDesc_Gamepad[80] =
+{
+0x05, 0x01,  //Usage Page (Generic Desktop)
+0x09, 0x05,  //Usage (Game Pad)
+0xA1, 0x01,  //Collection (Application)	
+0x15, 0x00,  //    Logical Minimum (0)	
+0x25, 0x01,  //    Logical Maximum (1)	
+0x35, 0x00,  //    Physical Minimum (0)	
+0x45, 0x01,  //    Physical Maximum (1)	
+0x75, 0x01,  //    Report Size (1)	
+0x95, 0x0E,  //    Report Count (14)	
+0x05, 0x09,  //    Usage Page (Button)	
+0x19, 0x01,  //    Usage Minimum (Button 1)	
+0x29, 0x0E,  //    Usage Maximum (Button 14)	
+0x81, 0x02,  //    Input (Data,Var,Abs,NWrp,Lin,Pref,NNul,Bit)	
+0x95, 0x02,  //    Report Count (2)	
+0x81, 0x01,  //    Input (Cnst,Ary,Abs)	
+0x05, 0x01,  //    Usage Page (Generic Desktop)	
+0x25, 0x07,  //    Logical Maximum (7)	
+0x46, 0x3B, 0x01,  //    Physical Maximum (315)	
+0x75, 0x04,  //    Report Size (4)	
+0x95, 0x01,  //    Report Count (1)	
+0x65, 0x14,  //    Unit (Eng Rot: Degree)	
+0x09, 0x39,  //    Usage (Hat Switch)	
+0x81, 0x42,  //    Input (Data,Var,Abs,NWrp,Lin,Pref,Null,Bit)	
+0x65, 0x00,  //    Unit (None)	
+0x95, 0x01,  //    Report Count (1)	
+0x81, 0x01,  //    Input (Cnst,Ary,Abs)	
+0x26, 0xFF, 0x00,  //    Logical Maximum (255)	
+0x46, 0xFF, 0x00,  //    Physical Maximum (255)	
+0x09, 0x30,  //    Usage (X)	
+0x09, 0x31,  //    Usage (Y)	
+0x09, 0x32,  //    Usage (Z)	
+0x09, 0x35,  //    Usage (3)	
+0x75, 0x08,  //    Report Size (8)	
+0x95, 0x04,  //    Report Count (4)	
+0x81, 0x02,  //    Input (Data,Var,Abs,NWrp,Lin,Pref,NNul,Bit)	
+0x75, 0x08,  //    Report Size (8)	
+0x95, 0x01,  //    Report Count (1)
+0x81, 0x01,  //    Input (Cnst,Ary,Abs)
+0xC0,  //End Collection	
+
+};
+
+UINT8C HIDRepDesc_Keyboard[63] = {
+    0x05,
+    0x01, // USAGE_PAGE (Generic Desktop)
+    0x09,
+    0x06, // USAGE (Keyboard)
+    0xa1,
+    0x01, // COLLECTION (Application)
+    //
+    0x75,
+    0x01, // REPORT_SIZE (1)
+    0x95,
+    0x08, // REPORT_COUNT (8)
+
+    0x05,
+    0x07, // USAGE_PAGE (Keyboard)
+    0x19,
+    0xE0, // USAGE_MINIMUM (Keyboard LeftControl)
+    0x29,
+    0xE7, // USAGE_MAXIMUM (Keyboard Right GUI)
+    0x15,
+    0x00, // LOGICAL_MINIMUM (0)
+    0x25,
+    0x01, // LOGICAL_MAXIMUM (1)
+
+    0x81,
+    0x02, // INPUT (Data,Var,Abs)
+    //
+    0x75,
+    0x08, // REPORT_SIZE (8)
+    0x95,
+    0x01, // REPORT_COUNT (1)
+    0x81,
+    0x03, // INPUT (Cnst,Var,Abs)
+    //
+    0x75,
+    0x08, // REPORT_SIZE (8)
+    0x95,
+    KEY_SIZE, // REPORT_COUNT (16)
+
+    0x05,
+    0x07, // USAGE_PAGE (Keyboard)
+    0x19,
+    0x00, // USAGE_MINIMUM (Reserved (no event indicated))
+    0x29,
+    0x65, // USAGE_MAXIMUM (Keyboard Application)
+    0x15,
+    0x00, // LOGICAL_MINIMUM (0)
+    0x25,
+    0xFF, // LOGICAL_MAXIMUM (255)
+
+    0x81,
+    0x00, // INPUT (Data,Ary,Abs)
+    //
+    0x75,
+    0x01, // REPORT_SIZE (1)
+    0x95,
+    0x05, // REPORT_COUNT (5)
+
+    0x05,
+    0x08, // USAGE_PAGE (LEDs)
+    0x19,
+    0x01, // USAGE_MINIMUM (Num Lock)
+    0x29,
+    0x05, // USAGE_MAXIMUM (Kana)
+
+    0x91,
+    0x02, // OUTPUT (Data,Var,Abs)
+    //
+    0x75,
+    0x03, // REPORT_SIZE (3)
+    0x95,
+    0x01, // REPORT_COUNT (1)
+
+    0x91,
+    0x03, // OUTPUT (Cnst,Var,Abs)	//Ìî³äλ
+    //
+    0xc0,
+
+};
+
+UINT8C CfgDesc_Gamepad[34] =
+{
+	0x09, /* bLength: Configuration Descriptor size */
+	0x02, /* bDescriptorType: Configuration */
+	sizeof(CfgDesc_Gamepad),
+	/* wTotalLength: Bytes returned */
+	0x00,
+	0x01,         /*bNumInterfaces: 1 interface*/
+	0x01,         /*bConfigurationValue: Configuration value*/
+	0x00,         /*iConfiguration: Index of string descriptor describing
+	the configuration*/
+	0x80,         /*bmAttributes: bus powered and Support Remote Wake-up */
+	0x32,         /*MaxPower 100 mA: this current is used for detecting Vbus*/
+	
+	/************** Descriptor of Joystick Mouse interface ****************/
+	/* 09 */
+	0x09,         /*bLength: Interface Descriptor size*/
+	0x04,/*bDescriptorType: Interface descriptor type*/
+	0x00,         /*bInterfaceNumber: Number of Interface*/
+	0x00,         /*bAlternateSetting: Alternate setting*/
+	0x01,         /*bNumEndpoints*/
+	0x03,         /*bInterfaceClass: HID*/
+	0x00,         /*bInterfaceSubClass : 1=BOOT, 0=no boot*/
+	0x00,         /*nInterfaceProtocol : 0=none, 1=keyboard, 2=mouse*/
+	0,            /*iInterface: Index of string descriptor*/
+	/******************** Descriptor of Joystick Mouse HID ********************/
+	/* 18 */
+	0x09,         /*bLength: HID Descriptor size*/
+	0x21, /*bDescriptorType: HID*/
+	0x00,         /*bcdHID: HID Class Spec release number*/
+	0x01,
+	0x00,         /*bCountryCode: Hardware target country*/
+	0x01,         /*bNumDescriptors: Number of HID class descriptors to follow*/
+	0x22,         /*bDescriptorType*/
+	sizeof(HIDRepDesc_Gamepad),/*wItemLength: Total length of Report descriptor*/
+	0x00,
+	/******************** Descriptor of Mouse endpoint ********************/
+	/* 27 */
+	0x07,          /*bLength: Endpoint Descriptor size*/
+	0x05, /*bDescriptorType:*/
+	
+	0x82,     /*bEndpointAddress: Endpoint Address (IN)*/
+	0x03,          /*bmAttributes: Interrupt endpoint*/
+	0x40, /*wMaxPacketSize: 4 Byte max */
+	0x00,
+	8,          /*bInterval: Polling Interval */
+};
+
+UINT8C CfgDesc_Keyboard[34] =
+{
+    0x09, /* bLength: Configuration Descriptor size */
+    0x02, /* bDescriptorType: Configuration */
+    sizeof(CfgDesc_Keyboard),
+    /* wTotalLength: Bytes returned */
+    0x00, 0x01, /*bNumInterfaces: 1 interface*/
+    0x01,       /*bConfigurationValue: Configuration value*/
+    0x00,       /*iConfiguration: Index of string descriptor describing the configuration*/
+    0xE0,       /*bmAttributes: bus powered and Support Remote Wake-up */
+    0x32,       /*MaxPower 100 mA: this current is used for detecting Vbus*/
+
+    /************** Descriptor of Joystick Mouse interface ****************/
+    /* 09 */
+    0x09, /*bLength: Interface Descriptor size*/
+    0x04, /*bDescriptorType: Interface descriptor type*/
+    0x00, /*bInterfaceNumber: Number of Interface*/
+    0x00, /*bAlternateSetting: Alternate setting*/
+    0x01, /*bNumEndpoints*/
+    0x03, /*bInterfaceClass: HID*/
+    0x01, /*bInterfaceSubClass : 1=BOOT, 0=no boot*/
+    0x01, /*nInterfaceProtocol : 0=none, 1=keyboard, 2=mouse*/
+    0,    /*iInterface: Index of string descriptor*/
+    /******************** Descriptor of Joystick Mouse HID ********************/
+    /* 18 */
+    0x09,               /*bLength: HID Descriptor size*/
+    0x21,               /*bDescriptorType: HID*/
+    0x11,               /*bcdHID: HID Class Spec release number*/
+    0x01, 0x00,         /*bCountryCode: Hardware target country*/
+    0x01,               /*bNumDescriptors: Number of HID class descriptors to follow*/
+    0x22,               /*bDescriptorType*/
+    sizeof(HIDRepDesc_Keyboard), /*wItemLength: Total length of Report descriptor*/
+    0x00,
+    /******************** Descriptor of Mouse endpoint ********************/
+    /* 27 */
+    0x07, /*bLength: Endpoint Descriptor size*/
+    0x05, /*bDescriptorType:*/
+
+    0x82,    /*bEndpointAddress: Endpoint Address (IN)*/
+    0x03,    /*bmAttributes: Interrupt endpoint*/
+    0x40,    /*wMaxPacketSize: 4 Byte max */
+    0x00, 1, /*bInterval: Polling Interval */
+};
+
+
+UINT8C LangDes[]={0x04,0x03,0x09,0x04}; //ÓïÑÔÃèÊö·û
+
+UINT8C SerDes1[13] = "Analog Dragon";
+
+UINT8C SerDes2_DS_GP[21] = "Fake Taiko Controller";
+UINT8C SerDes2_Keyboard[20] = "Taiko Input Keyboard";
+UINT8C SerDes2_KB_LMT[24] = "Taiko Input Keyboard LMT";
+
+UINT8 SerDes3[15] = "0000000000_TKIO"; 
+
+UINT8X UserBuf[64];
+UINT8 EndInBusy = 0;
+
+UINT8 SerDes[64] = {0};
+
+typedef struct{
+  UINT8C* DevDesc;
+  UINT8 DevDesc_size;
+  UINT8C* HIDRepDesc;
+  UINT8 HIDRepDesc_size;
+  UINT8C* CfgDesc;
+  UINT8 CfgDesc_size;
+}StrDef;
+
+const StrDef USB_Str[4]={
+{
+  DevDesc_Gamepad,
+  sizeof(DevDesc_Gamepad),
+  HIDRepDesc_Gamepad,
+  sizeof(HIDRepDesc_Gamepad),
+  CfgDesc_Gamepad,
+  sizeof(CfgDesc_Gamepad),
+},
+{
+  DevDesc_Keyboard,
+  sizeof(DevDesc_Keyboard),
+  HIDRepDesc_Keyboard,
+  sizeof(HIDRepDesc_Keyboard),
+  CfgDesc_Keyboard,
+  sizeof(CfgDesc_Keyboard),
+},
+{
+  DevDesc_Keyboard,
+  sizeof(DevDesc_Keyboard),
+  HIDRepDesc_Keyboard,
+  sizeof(HIDRepDesc_Keyboard),
+  CfgDesc_Keyboard,
+  sizeof(CfgDesc_Keyboard),
+},
+};
+
+UINT8 GetSerDes(UINT8* str,UINT8 len){
+  UINT8 i;
+  if(len > 30)len = 30;
+  
+  memset(SerDes,0,sizeof(SerDes));
+  SerDes[0] = len * 2 + 2;
+  SerDes[1] = 0x03;
+  for(i=0;i<len;i++){
+    SerDes[2 + i*2] = str[i];
+  }
+  return SerDes[0];
+}
+
+
+void GetID(void){
+  UINT8 i = 0;
+  const UINT8C trsTable[16] = "0123456789ABCDEF";
+  UINT8C* ID;
+  UINT16 IDA;
+  
+  IDA = 0x3FFF;
+  ID = (UINT8*)IDA;
+  SerDes3[i++] = trsTable[*ID & 0x0F];
+  SerDes3[i++] = trsTable[(*ID >> 4) & 0x0F];
+  
+  IDA = 0x3FFE;
+  ID = (UINT8*)IDA;
+  SerDes3[i++] = trsTable[*ID & 0x0F];
+  SerDes3[i++] = trsTable[(*ID >> 4) & 0x0F];
+  
+  IDA = 0x3FFD;
+  ID = (UINT8*)IDA;
+  SerDes3[i++] = trsTable[*ID & 0x0F];
+  SerDes3[i++] = trsTable[(*ID >> 4) & 0x0F];
+  
+  IDA = 0x3FFC;
+  ID = (UINT8*)IDA;
+  SerDes3[i++] = trsTable[*ID & 0x0F];
+  SerDes3[i++] = trsTable[(*ID >> 4) & 0x0F];
+  
+  IDA = 0x3FFA;
+  ID = (UINT8*)IDA;
+  SerDes3[i++] = trsTable[*ID & 0x0F];
+  SerDes3[i++] = trsTable[(*ID >> 4) & 0x0F];
+  
+}
+
+/*******************************************************************************
+* Function Name  : USBDeviceInit()
+* Description    : 
+* Input          : None
+* Output         : None
+* Return         : None
+*******************************************************************************/
+void USBDeviceInit()
+{
+	IE_USB = 0;
+	USB_CTRL = 0x00;                                                           // ÏÈÉ趨USBÉ豸ģʽ
+	UDEV_CTRL = bUD_PD_DIS;                                                    // ½ûÖ¹DP/DMÏÂÀ­µç×è	
+
+	UDEV_CTRL &= ~bUD_LOW_SPEED;                                               //Ñ¡ÔñÈ«ËÙ12Mģʽ£¬Ä¬ÈÏ·½Ê½
+	USB_CTRL &= ~bUC_LOW_SPEED;
+
+	UEP2_DMA = Ep2Buffer;                                                      //¶Ëµã2Êý¾Ý´«ÊäµØÖ·
+	UEP2_3_MOD |= bUEP2_TX_EN | bUEP2_RX_EN;                                   //¶Ëµã2·¢ËͽÓÊÕʹÄÜ
+	UEP2_3_MOD &= ~bUEP2_BUF_MOD;                                              //¶Ëµã2ÊÕ·¢¸÷64×Ö½Ú»º³åÇø
+	UEP2_CTRL = bUEP_AUTO_TOG | UEP_T_RES_NAK | UEP_R_RES_ACK;                 //¶Ëµã2×Ô¶¯·­×ªÍ¬²½±ê־룬INÊÂÎñ·µ»ØNAK£¬OUT·µ»ØACK
+	UEP0_DMA = Ep0Buffer;                                                      //¶Ëµã0Êý¾Ý´«ÊäµØÖ·
+	UEP4_1_MOD &= ~(bUEP4_RX_EN | bUEP4_TX_EN);                                //¶Ëµã0µ¥64×Ö½ÚÊÕ·¢»º³åÇø
+	UEP0_CTRL = UEP_R_RES_ACK | UEP_T_RES_NAK;                                 //OUTÊÂÎñ·µ»ØACK£¬INÊÂÎñ·µ»ØNAK
+		
+	USB_DEV_AD = 0x00;
+	USB_CTRL |= bUC_DEV_PU_EN | bUC_INT_BUSY | bUC_DMA_EN;                     // Æô¶¯USBÉ豸¼°DMA£¬ÔÚÖжÏÆÚ¼äÖжϱê־δÇå³ýÇ°×Ô¶¯·µ»ØNAK
+	UDEV_CTRL |= bUD_PORT_EN;                                                  // ÔÊÐíUSB¶Ë¿Ú
+	USB_INT_FG = 0xFF;                                                         // ÇåÖжϱêÖ¾
+	USB_INT_EN = bUIE_SUSPEND | bUIE_TRANSFER | bUIE_BUS_RST;    // ¹ÒÆðÖжÏ
+	IE_USB = 1;
+}
+
+
+UINT8 COUNT_NUM_D = 4;
+UINT8 COUNT_NUM_K = 2;
+
+volatile UINT8 input_count[4] = {0};
+
+
+void get_input(UINT16 DATA_){
+	static UINT8 back = 0;
+	UINT8 temp = DATA_ & 0x0F;
+	UINT8 out = (temp ^ back) & temp;
+	back = temp;
+	
+	if((out & 0x01) && (input_count[0] < COUNT_NUM_K))input_count[0]++;
+	if((out & 0x02) && (input_count[1] < COUNT_NUM_D))input_count[1]++;
+	if((out & 0x04) && (input_count[2] < COUNT_NUM_D))input_count[2]++;
+	if((out & 0x08) && (input_count[3] < COUNT_NUM_K))input_count[3]++;
+}
+
+
+/*----------------------------keyboard limit------------------------*/
+bit player_num_flag = 0;
+//ºçרÓüüÅÌ
+#define KB_LMT_COUNT	40
+#define KB_LMT_TRIG		20
+
+UINT8 kb_lmt_count[4] = {0};
+
+void kb_lmt_get(UINT16 DATA_){
+	//ß˽»²æ£¬ßDz»½»²æ
+	//1 = LK
+	if(input_count[0] && kb_lmt_count[0] == 0){
+		input_count[0]--;
+		kb_lmt_count[0] = KB_LMT_COUNT;
+		if(kb_lmt_count[3] == 0)kb_lmt_count[3] = KB_LMT_TRIG;
+	}
+	//4 = RK
+	if(input_count[3] && kb_lmt_count[3] == 0){
+		input_count[3]--;
+		kb_lmt_count[3] = KB_LMT_COUNT;
+		if(kb_lmt_count[0] == 0)kb_lmt_count[0] = KB_LMT_TRIG;
+	}
+	//2 = LD
+	if(input_count[1] && kb_lmt_count[1] == 0){
+		input_count[1]--;
+		kb_lmt_count[1] = KB_LMT_COUNT;
+		if(kb_lmt_count[2] == 0)kb_lmt_count[2] = KB_LMT_TRIG;
+	}
+	//3 = RD
+	if(input_count[2] && kb_lmt_count[2] == 0){
+		input_count[2]--;
+		kb_lmt_count[2] = KB_LMT_COUNT;
+		if(kb_lmt_count[1] == 0)kb_lmt_count[1] = KB_LMT_TRIG;
+	}
+	//
+	if(input_count[1] && kb_lmt_count[2] == 0){
+		input_count[1]--;
+		kb_lmt_count[2] = KB_LMT_COUNT;
+		if(kb_lmt_count[1] == 0)kb_lmt_count[1] = KB_LMT_TRIG;
+	}
+	if(input_count[2] && kb_lmt_count[1] == 0){
+		input_count[2]--;
+		kb_lmt_count[1] = KB_LMT_COUNT;
+		if(kb_lmt_count[2] == 0)kb_lmt_count[2] = KB_LMT_TRIG;
+	}
+	
+	//Êä³ö
+	KEY_OUT = DATA_ & 0xFF00;
+	if(kb_lmt_count[0] > KB_LMT_TRIG)KEY_OUT |= 0x01;
+	if(kb_lmt_count[1] > KB_LMT_TRIG)KEY_OUT |= 0x02;
+	if(kb_lmt_count[2] > KB_LMT_TRIG)KEY_OUT |= 0x04;
+	if(kb_lmt_count[3] > KB_LMT_TRIG)KEY_OUT |= 0x08;
+
+	
+	//Ëø¶¨Êä³ö
+	if(kb_lmt_count[0])kb_lmt_count[0]--;
+	if(kb_lmt_count[1])kb_lmt_count[1]--;
+	if(kb_lmt_count[2])kb_lmt_count[2]--;
+	if(kb_lmt_count[3])kb_lmt_count[3]--;
+}
+
+void kb_lmt_do(UINT16 DATA_){
+	UINT8C InputData_1[8] = {
+        Keyboard_d, Keyboard_f, Keyboard_j, Keyboard_k, Keyboard_1, Keyboard_2, Keyboard_3, Keyboard_4,
+    };
+	UINT8C InputData_2[8] = {
+        Keyboard_z, Keyboard_x, Keyboard_c, Keyboard_v, Keyboard_1, Keyboard_2, Keyboard_3, Keyboard_4,
+    };
+    UINT8 i,temp;
+    
+    temp = DATA_ & 0x0F;
+
+    switch(DATA_ & 0xFF00){
+        case 0x0100:temp |= 0x10;player_num_flag = 0;break;
+        case 0x0200:temp |= 0x20;player_num_flag = 1;break;
+        case 0x0300:temp |= 0x40;break;
+        case 0x0400:temp |= 0x80;break;
+    }
+	
+	if(player_num_flag){
+		for (i = 0; i < 8; i++)
+		{
+			if (temp & (1 << i))
+				UserBuf[2 + i] = InputData_2[i];
+			else
+				UserBuf[2 + i] = 0;
+		}
+	}
+	else{
+		for (i = 0; i < 8; i++)
+		{
+			if (temp & (1 << i))
+				UserBuf[2 + i] = InputData_1[i];
+			else
+				UserBuf[2 + i] = 0;
+		}
+	}
+
+    memcpy(Ep2Buffer + MAX_PACKET_SIZE, UserBuf, sizeof(UserBuf));
+    UEP2_T_LEN = KEY_SIZE + 2;
+    UEP2_CTRL = UEP2_CTRL & ~MASK_UEP_T_RES | UEP_T_RES_ACK;
+}
+/*------------------------------------------------------------------*/
+
+
+
+/*----------------------------keyboard------------------------------*/
+//ÆÕͨ¼üÅÌ
+#define KEYBOARD_COUNT_DOWN_FULL 	20
+#define KEYBOARD_COUNT_DOWN_MIN		5
+#define KEYBOARD_COUNT_DOWN_TRIG	2
+
+UINT8 keyboard_count[4] = {0};
+
+
+void keyboard_get(UINT16 DATA_){
+	UINT8 i;
+	
+	KEY_OUT = DATA_ & 0xFF00;
+	
+	for(i=0;i<4;i++){
+		//
+		if(input_count[i] && keyboard_count[i] == 0){
+			input_count[i]--;
+			keyboard_count[i] = KEYBOARD_COUNT_DOWN_FULL;
+		}
+		if(input_count[i] && keyboard_count[i] > KEYBOARD_COUNT_DOWN_MIN){
+			keyboard_count[i] = KEYBOARD_COUNT_DOWN_MIN;
+		}
+		if(keyboard_count[i] > KEYBOARD_COUNT_DOWN_TRIG)KEY_OUT |= (1<<i);
+	}
+}
+
+void keyboard_do(UINT16 DATA_){
+	UINT8C InputData_1[8] = {
+        Keyboard_d, Keyboard_f, Keyboard_j, Keyboard_k, Keyboard_1, Keyboard_2, Keyboard_3, Keyboard_4,
+    };
+	UINT8C InputData_2[8] = {
+        Keyboard_z, Keyboard_x, Keyboard_c, Keyboard_v, Keyboard_1, Keyboard_2, Keyboard_3, Keyboard_4,
+    };
+    UINT8 i,temp;
+    
+    temp = DATA_ & 0x0F;
+
+    switch(DATA_ & 0xFF00){
+        case 0x0100:temp |= 0x10;player_num_flag = 0;break;
+        case 0x0200:temp |= 0x20;player_num_flag = 1;break;
+        case 0x0300:temp |= 0x40;break;
+        case 0x0400:temp |= 0x80;break;
+    }
+	
+	if(player_num_flag){
+		for (i = 0; i < 8; i++)
+		{
+			if (temp & (1 << i))
+				UserBuf[2 + i] = InputData_2[i];
+			else
+				UserBuf[2 + i] = 0;
+		}
+	}
+	else{
+		for (i = 0; i < 8; i++)
+		{
+			if (temp & (1 << i))
+				UserBuf[2 + i] = InputData_1[i];
+			else
+				UserBuf[2 + i] = 0;
+		}
+	}
+	if(keyboard_count[0])keyboard_count[0]--;
+	if(keyboard_count[1])keyboard_count[1]--;
+	if(keyboard_count[2])keyboard_count[2]--;
+	if(keyboard_count[3])keyboard_count[3]--;
+
+    memcpy(Ep2Buffer + MAX_PACKET_SIZE, UserBuf, sizeof(UserBuf));
+    UEP2_T_LEN = KEY_SIZE + 2;
+    UEP2_CTRL = UEP2_CTRL & ~MASK_UEP_T_RES | UEP_T_RES_ACK;
+}
+
+/*------------------------------------------------------------------*/
+
+
+
+
+/*---------------------Nintendo Switch------------------------------*/
+//NSÊÖ±ú
+#define NS_GP_COUNT_DOWN_FULL 	100
+#define NS_GP_COUNT_DOWN_MIN 	80
+#define NS_GP_COUNT_DOWN_HALF 	40
+#define NS_GP_COUNT_DOWN_HALF2 	20
+#define NS_GP_COUNT_DOWN_TRIG	40
+
+//NS PRO
+#define NS_KEY_U_NUM2   0
+#define NS_KEY_UR_NUM2  1
+#define NS_KEY_R_NUM2   2
+#define NS_KEY_RD_NUM2  3
+#define NS_KEY_D_NUM2   4
+#define NS_KEY_DL_NUM2  5
+#define NS_KEY_L_NUM2   6
+#define NS_KEY_LU_NUM2  7
+
+#define NS_KEY_Y_NUM0  0
+#define NS_KEY_B_NUM0  1
+#define NS_KEY_A_NUM0  2
+#define NS_KEY_X_NUM0  3
+#define NS_KEY_L_NUM0  4
+#define NS_KEY_R_NUM0  5
+#define NS_KEY_Lz_NUM0	6
+#define NS_KEY_Rz_NUM0	7
+
+#define NS_KEY_SUB_NUM1   0
+#define NS_KEY_ADD_NUM1   1
+#define NS_KEY_L3_NUM1    2
+#define NS_KEY_R3_NUM1    3
+#define NS_KEY_HOME_NUM1  4
+#define NS_KEY_PrtSc_NUM1 5
+
+//don
+volatile UINT8	ns_gp_count_B = 0;
+volatile UINT8	ns_gp_count_Y = 0;
+volatile UINT8	ns_gp_count_D = 0;
+volatile UINT8	ns_gp_count_R = 0;
+
+//ka
+volatile UINT8	ns_gp_count_A = 0;
+volatile UINT8	ns_gp_count_X = 0;
+volatile UINT8	ns_gp_count_U = 0;
+volatile UINT8	ns_gp_count_L = 0;
+
+
+void ns_gp_get(UINT16 DATA_){
+	KEY_OUT = DATA_ & 0xFF00;
+	
+	
+	if(input_count[1]){
+		if(ns_gp_count_R == 0){
+			input_count[1]--;
+			ns_gp_count_R = NS_GP_COUNT_DOWN_FULL;
+			if(ns_gp_count_D < NS_GP_COUNT_DOWN_HALF)ns_gp_count_D = NS_GP_COUNT_DOWN_HALF;
+			if(ns_gp_count_B < NS_GP_COUNT_DOWN_HALF2)ns_gp_count_B = NS_GP_COUNT_DOWN_HALF2;
+			if(ns_gp_count_Y < NS_GP_COUNT_DOWN_HALF2)ns_gp_count_Y = NS_GP_COUNT_DOWN_HALF2;
+		}
+	}
+	
+	if(input_count[1]){
+		if(ns_gp_count_D == 0){
+			input_count[1]--;
+			ns_gp_count_D = NS_GP_COUNT_DOWN_FULL;
+			if(ns_gp_count_R < NS_GP_COUNT_DOWN_HALF)ns_gp_count_R = NS_GP_COUNT_DOWN_HALF;
+			if(ns_gp_count_B < NS_GP_COUNT_DOWN_HALF2)ns_gp_count_B = NS_GP_COUNT_DOWN_HALF2;
+			if(ns_gp_count_Y < NS_GP_COUNT_DOWN_HALF2)ns_gp_count_Y = NS_GP_COUNT_DOWN_HALF2;
+		}
+	}
+	
+	if(input_count[2]){
+		if(ns_gp_count_B == 0){
+			input_count[2]--;
+			ns_gp_count_B = NS_GP_COUNT_DOWN_FULL;
+			if(ns_gp_count_Y < NS_GP_COUNT_DOWN_HALF)ns_gp_count_Y = NS_GP_COUNT_DOWN_HALF;
+			if(ns_gp_count_R < NS_GP_COUNT_DOWN_HALF2)ns_gp_count_R = NS_GP_COUNT_DOWN_HALF2;
+			if(ns_gp_count_D < NS_GP_COUNT_DOWN_HALF2)ns_gp_count_D = NS_GP_COUNT_DOWN_HALF2;
+		}
+	}
+	
+	if(input_count[2]){
+		if(ns_gp_count_Y == 0){
+			input_count[2]--;
+			ns_gp_count_Y = NS_GP_COUNT_DOWN_FULL;
+			if(ns_gp_count_B < NS_GP_COUNT_DOWN_HALF)ns_gp_count_B = NS_GP_COUNT_DOWN_HALF;
+			if(ns_gp_count_R < NS_GP_COUNT_DOWN_HALF2)ns_gp_count_R = NS_GP_COUNT_DOWN_HALF2;
+			if(ns_gp_count_D < NS_GP_COUNT_DOWN_HALF2)ns_gp_count_D = NS_GP_COUNT_DOWN_HALF2;
+		}
+	}
+	
+	if(input_count[0]){
+		if(ns_gp_count_L == 0){
+			input_count[0]--;
+			ns_gp_count_L = NS_GP_COUNT_DOWN_FULL;
+			if(ns_gp_count_U < NS_GP_COUNT_DOWN_HALF)ns_gp_count_U = NS_GP_COUNT_DOWN_HALF;
+		}
+		else if(ns_gp_count_U == 0){
+			input_count[0]--;
+			ns_gp_count_U = NS_GP_COUNT_DOWN_FULL;
+			if(ns_gp_count_L < NS_GP_COUNT_DOWN_HALF)ns_gp_count_L = NS_GP_COUNT_DOWN_HALF;
+		}
+	}
+	
+	if(input_count[3]){
+		if(ns_gp_count_A == 0){
+			input_count[3]--;
+			ns_gp_count_A = NS_GP_COUNT_DOWN_FULL;
+			if(ns_gp_count_X  < NS_GP_COUNT_DOWN_HALF)ns_gp_count_X = NS_GP_COUNT_DOWN_HALF;
+		}
+		else if(ns_gp_count_X == 0){
+			input_count[3]--;
+			ns_gp_count_X = NS_GP_COUNT_DOWN_FULL;
+			if(ns_gp_count_A < NS_GP_COUNT_DOWN_HALF)ns_gp_count_A = NS_GP_COUNT_DOWN_HALF;
+		}
+	}
+	
+	if(input_count[0]){
+		if(ns_gp_count_L > NS_GP_COUNT_DOWN_MIN)ns_gp_count_L = NS_GP_COUNT_DOWN_MIN;
+		if(ns_gp_count_U > NS_GP_COUNT_DOWN_MIN)ns_gp_count_U = NS_GP_COUNT_DOWN_MIN;
+	}
+	
+	if(input_count[1]){
+		if(ns_gp_count_B > NS_GP_COUNT_DOWN_MIN)ns_gp_count_B = NS_GP_COUNT_DOWN_MIN;
+		if(ns_gp_count_Y > NS_GP_COUNT_DOWN_MIN)ns_gp_count_Y = NS_GP_COUNT_DOWN_MIN;
+	}
+	
+	if(input_count[2]){
+		if(ns_gp_count_R > NS_GP_COUNT_DOWN_MIN)ns_gp_count_R = NS_GP_COUNT_DOWN_MIN;
+		if(ns_gp_count_D > NS_GP_COUNT_DOWN_MIN)ns_gp_count_D = NS_GP_COUNT_DOWN_MIN;
+	}
+	
+	if(input_count[3]){
+		if(ns_gp_count_A > NS_GP_COUNT_DOWN_MIN)ns_gp_count_A = NS_GP_COUNT_DOWN_MIN;
+		if(ns_gp_count_X > NS_GP_COUNT_DOWN_MIN)ns_gp_count_X = NS_GP_COUNT_DOWN_MIN;
+	}
+	
+	if(ns_gp_count_A)ns_gp_count_A--;
+	if(ns_gp_count_B)ns_gp_count_B--;
+	if(ns_gp_count_X)ns_gp_count_X--;
+	if(ns_gp_count_Y)ns_gp_count_Y--;
+	if(ns_gp_count_U)ns_gp_count_U--;
+	if(ns_gp_count_D)ns_gp_count_D--;
+	if(ns_gp_count_L)ns_gp_count_L--;
+	if(ns_gp_count_R)ns_gp_count_R--;
+}
+
+
+void ns_gp_do(UINT16 DATA_){
+	UINT8 RecData[8] = {0x00,0x00,0x0F,0x80,0x80,0x80,0x80,0x00};
+	UINT8 max_avlue = 0,max_key = 0x0F;
+
+	//ABXY°´¼üµÄÊä³ö
+	if(ns_gp_count_A > NS_GP_COUNT_DOWN_TRIG)RecData[0] |= 1 << NS_KEY_A_NUM0;
+	if(ns_gp_count_B > NS_GP_COUNT_DOWN_TRIG)RecData[0] |= 1 << NS_KEY_B_NUM0;
+	if(ns_gp_count_X > NS_GP_COUNT_DOWN_TRIG)RecData[0] |= 1 << NS_KEY_X_NUM0;
+	if(ns_gp_count_Y > NS_GP_COUNT_DOWN_TRIG)RecData[0] |= 1 << NS_KEY_Y_NUM0;
+  
+	//Ò»¸öÅÅÐò
+	if(ns_gp_count_U >= ns_gp_count_D){
+		max_avlue = ns_gp_count_U;
+		max_key = NS_KEY_U_NUM2;
+	}
+	else{
+		max_avlue = ns_gp_count_D;
+		max_key = NS_KEY_D_NUM2;
+	}
+	
+	if(max_avlue < ns_gp_count_L){
+		max_avlue = ns_gp_count_L;
+		max_key = NS_KEY_L_NUM2;
+	}
+	
+	if(max_avlue < ns_gp_count_R){
+		max_avlue = ns_gp_count_R;
+		max_key = NS_KEY_R_NUM2;
+	}
+	
+	//¸ù¾ÝÅÅÐòÑ¡³ö·½Ïò¼ü
+	if(max_avlue > NS_GP_COUNT_DOWN_TRIG){
+		switch(max_key){
+			
+			case NS_KEY_U_NUM2:
+				if(ns_gp_count_L > ns_gp_count_R){
+					if(ns_gp_count_L > NS_GP_COUNT_DOWN_TRIG)
+						max_key = NS_KEY_LU_NUM2;
+				}
+				else{
+					if(ns_gp_count_R > NS_GP_COUNT_DOWN_TRIG)
+						max_key = NS_KEY_UR_NUM2;
+				}
+				break;
+				
+			case NS_KEY_D_NUM2:
+				if(ns_gp_count_L > ns_gp_count_R){
+					if(ns_gp_count_L > NS_GP_COUNT_DOWN_TRIG)
+						max_key = NS_KEY_DL_NUM2;
+				}
+				else{
+					if(ns_gp_count_R > NS_GP_COUNT_DOWN_TRIG)
+						max_key = NS_KEY_RD_NUM2;
+				}
+				break;
+				
+			case NS_KEY_L_NUM2:
+				if(ns_gp_count_U > ns_gp_count_D){
+					if(ns_gp_count_U > NS_GP_COUNT_DOWN_TRIG)
+						max_key = NS_KEY_LU_NUM2;
+				}
+				else{
+					if(ns_gp_count_D > NS_GP_COUNT_DOWN_TRIG)
+						max_key = NS_KEY_DL_NUM2;
+				}
+				break;
+			
+			case NS_KEY_R_NUM2:
+				if(ns_gp_count_U > ns_gp_count_D){
+					if(ns_gp_count_U > NS_GP_COUNT_DOWN_TRIG)
+						max_key = NS_KEY_UR_NUM2;
+				}
+				else{
+					if(ns_gp_count_D > NS_GP_COUNT_DOWN_TRIG)
+						max_key = NS_KEY_RD_NUM2;
+				}
+				break;
+		}
+		
+		RecData[2] = max_key;
+	}
+
+
+	switch((DATA_ >> 8) & 0xFF){
+
+		case 0x01:RecData[2] = NS_KEY_U_NUM2;              break;//1 press
+		case 0x02:RecData[0] |= 1 << NS_KEY_X_NUM0;        break;//2 press
+		case 0x03:RecData[0] |= 1 << NS_KEY_X_NUM0;        break;//3 press
+		case 0x04:RecData[2] = NS_KEY_D_NUM2;              break;//4 press
+
+		case 0x11:RecData[1] |= 1 << NS_KEY_SUB_NUM1;      break;//1+2 press
+		case 0x12:RecData[1] |= 1 << NS_KEY_HOME_NUM1;     break;//2+3 press
+		case 0x13:RecData[1] |= 1 << NS_KEY_ADD_NUM1;      break;//3+4 press
+		case 0x1F:RecData[0] |= (1 << NS_KEY_L_NUM0) | (1 << NS_KEY_R_NUM0);break;//1+4 press  
+
+		case 0x21://3 keys press
+		case 0x31:RecData[1] |= 1 << NS_KEY_PrtSc_NUM1;    break;//4 keys press
+
+	}
+
+	memcpy(Ep2Buffer + MAX_PACKET_SIZE, RecData, KEY_SIZE + 2);
+	UEP2_T_LEN = sizeof(RecData);
+	UEP2_CTRL = UEP2_CTRL & ~ MASK_UEP_T_RES | UEP_T_RES_ACK;
+}
+/*------------------------------------------------------------------*/
+
+
+
+void Taiko_task(UINT16 DATA_){
+	
+	get_input(DATA_);
+	
+	if((DATA_ & 0xFF00) == 0x3100){
+		shutdown_count++;
+		if(shutdown_count > 3000){
+			LED_USB = 0;
+			while (1){
+				if(KEY1 && KEY2 && KEY3 && KEY4)break;
+				WDOG_COUNT = 0;
+				mDelaymS(10);
+			}
+			CH554SoftReset();
+		}
+	}
+	else{
+		shutdown_count = 0;
+	}
+	
+	switch(start_up_mode){
+		case MODE_NS_GP:
+			ns_gp_get(DATA_);
+			break;
+		
+		case MODE_KEYBOARD:
+			keyboard_get(DATA_);
+			break;
+		
+		case MODE_KB_LMT:
+			kb_lmt_get(DATA_);
+			break;
+		
+		default:
+			while(1);
+	}
+}
+
+
+void HIDIn(UINT16 DATA_)
+{
+	
+	switch(start_up_mode){
+		case MODE_NS_GP:
+			ns_gp_do(DATA_);
+			break;
+		
+		case MODE_KEYBOARD:
+			keyboard_do(DATA_);
+			break;
+		
+		case MODE_KB_LMT:
+			kb_lmt_do(DATA_);
+			break;
+		
+		default:
+			while(1);
+	}
+}
+
+
+/*******************************************************************************
+* Function Name  : DeviceInterrupt()
+* Description    : CH559USBÖжϴ¦Àíº¯Êý
+*******************************************************************************/
+void    DeviceInterrupt( void ) interrupt INT_NO_USB using 1                    //USBÖжϷþÎñ³ÌÐò,ʹÓüĴæÆ÷×é1
+{
+    UINT8 len;
+    if(UIF_TRANSFER)                                                            //USB´«ÊäÍê³É±êÖ¾
+    {
+        switch (USB_INT_ST & (MASK_UIS_TOKEN | MASK_UIS_ENDP))
+        {
+        case UIS_TOKEN_IN | 2:   
+			
+//            UEP1_CTRL ^= bUEP_T_TOG; 				
+            if ( U_TOG_OK ){			 
+            }
+            else{		 
+              //transf failed
+            }						 
+            UEP2_T_LEN = 0;
+            EndInBusy = 0 ;									   
+            UEP2_CTRL = UEP2_CTRL & ~ MASK_UEP_T_RES | UEP_T_RES_NAK;
+            break;
+			
+        case UIS_TOKEN_IN | 4:    
+			//¶Ëµã4½öÖ§³ÖÊÖ¶¯·´·­×ª
+            UEP4_CTRL ^= bUEP_T_TOG; 				
+            if ( U_TOG_OK ){			 
+            }
+            else{		 
+              //transf failed
+            }
+            UEP4_T_LEN = 0;
+            EndInBusy = 0 ;									   
+            UEP4_CTRL = UEP4_CTRL & ~ MASK_UEP_T_RES | UEP_T_RES_NAK;
+            break;
+			
+        case UIS_TOKEN_OUT | 3:                                                  //endpoint 3# j
+			
+            if ( U_TOG_OK )
+            {
+              //get rec data
+            }
+            break;
+        
+        case UIS_TOKEN_OUT | 2:                                                 //endpoint 2# 
+            
+            if ( U_TOG_OK )
+            {
+              //get rec data
+            }
+            break;
+            
+        case UIS_TOKEN_SETUP | 0:                                               //SETUPÊÂÎñ
+            UEP0_CTRL ^= bUEP_T_TOG; 
+            len = USB_RX_LEN;
+            if(len == (sizeof(USB_SETUP_REQ)))
+            {
+                if(UsbSetupBuf->wLengthH)
+					SetupLen = 0xFF;
+                else
+					SetupLen = UsbSetupBuf->wLengthL;
+                len = 0;
+                SetupReq = UsbSetupBuf->bRequest;
+                if ( ( UsbSetupBuf->bRequestType & USB_REQ_TYP_MASK ) != USB_REQ_TYP_STANDARD )/*HIDÀàÃüÁî*/
+                {
+                  switch( SetupReq )                                             
+                  {
+                    case 0x01:                                                  //GetReport
+                        pDescr = UserBuf;
+                        if (SetupLen >= THIS_ENDP0_SIZE)
+                        {
+                            len = THIS_ENDP0_SIZE;
+                        }
+                        else
+                        {
+                            len = SetupLen;
+                        }
+                        break;
+                    case 0x02:                                                   //GetIdle
+						break;	
+                    case 0x03:                                                   //GetProtocol
+						break;				
+                    case 0x09:                                                   //SetReport
+						break; 
+                    case 0x0A:                                     				//SetIdle
+						break;	
+                    case 0x0B:    												//SetProtocol 
+						break;
+                    default:
+						len = 0xFF;  				                              /*ÃüÁî²»Ö§³Ö*/					
+						break;
+                  }
+                  if( SetupLen > len ){
+					SetupLen = len;    //ÏÞÖÆ×ܳ¤¶È
+                  }
+                  len = SetupLen >= THIS_ENDP0_SIZE ? THIS_ENDP0_SIZE : SetupLen;   //±¾´Î´«Ê䳤¶È
+                  memcpy(Ep0Buffer,pDescr,len);                                     //¼ÓÔØÉÏ´«Êý¾Ý
+                  SetupLen -= len;
+                  pDescr += len;									
+                }
+                else                                                             //±ê×¼ÇëÇó
+                {
+					//here
+                    switch(SetupReq)                                             //ÇëÇóÂë
+                    {
+                    case USB_GET_DESCRIPTOR:
+                        switch(UsbSetupBuf->wValueH)
+                        {
+                        case 1:                                                  //�豸������
+                            pDescr = USB_Str[start_up_mode].DevDesc;                                    //���豸�������͵�Ҫ���͵Ļ�����
+                            len = USB_Str[start_up_mode].DevDesc_size;
+                            break;
+                        case 2:                                                  //ÅäÖÃÃèÊö·û
+                            pDescr = USB_Str[start_up_mode].CfgDesc;                                    //°ÑÉ豸ÃèÊö·ûË͵½Òª·¢Ë͵Ļº³åÇø
+                            len = USB_Str[start_up_mode].CfgDesc_size;
+                            break;
+                        case 0x22:                                               //±¨±íÃèÊö·û
+							HID_Ready = 1;
+                            pDescr = USB_Str[start_up_mode].HIDRepDesc;                                 //Êý¾Ý×¼±¸ÉÏ´«
+                            len = USB_Str[start_up_mode].HIDRepDesc_size;;                            
+                            break;
+                        case 0x03:                                                  //É豸Ãû³Æ
+                            
+                            switch(UsbSetupBuf->wValueL){
+                              
+                              case 0:
+                                pDescr = LangDes;
+                                len = sizeof(LangDes);   
+                                break;
+                              
+                              case 1:
+                                pDescr = SerDes;
+								len = GetSerDes(SerDes1,sizeof(SerDes1)); 
+                                break;
+                              
+                              case 2:
+                                pDescr = SerDes;
+								if(start_up_mode == MODE_KEYBOARD)
+									len = GetSerDes(SerDes2_Keyboard,sizeof(SerDes2_Keyboard)); 
+								else if(start_up_mode == MODE_KB_LMT)
+									len = GetSerDes(SerDes2_KB_LMT,sizeof(SerDes2_KB_LMT)); 
+								else
+									len = GetSerDes(SerDes2_DS_GP,sizeof(SerDes2_DS_GP)); 
+                                break;
+                              
+                              case 3:
+                                GetID();
+                                pDescr = SerDes;
+                                len = GetSerDes(SerDes3,sizeof(SerDes3)); 
+                                break;
+                              
+                              default:
+                                  len = 0xff;                                    //²»Ö§³ÖµÄÃüÁî»òÕß³ö´í
+                                  break;
+                            }
+//                            if(len > SetupLen)SerDes[0] = SetupLen;
+                            break;
+							
+						case 0x06:
+						case 0x07:
+                            len = 0xff;                                          //²»Ö§³ÖµÄÃüÁî»òÕß³ö´í
+                            break;
+                        default:
+                            len = 0xff;                                          //²»Ö§³ÖµÄÃüÁî»òÕß³ö´í
+                            break;
+                        }
+                        if ( SetupLen > len )
+                        {
+                            SetupLen = len;    //ÏÞÖÆ×ܳ¤¶È
+                        }
+                        len = SetupLen >= THIS_ENDP0_SIZE ? THIS_ENDP0_SIZE : SetupLen;//±¾´Î´«Ê䳤¶È
+                        memcpy(Ep0Buffer,pDescr,len);                            //¼ÓÔØÉÏ´«Êý¾Ý
+                        SetupLen -= len;
+                        pDescr += len;
+                        break;
+                    case USB_SET_ADDRESS:
+                        if(UsbSetupBuf->wValueH)SetupLen = 0xFF;                         //�ݴ�USB�豸��ַ
+                        else SetupLen = UsbSetupBuf->wValueL;                         //�ݴ�USB�豸��ַ
+                        break;
+                    case USB_GET_CONFIGURATION:
+                        Ep0Buffer[0] = UsbConfig;
+                        if ( SetupLen >= 1 )
+                        {
+                            len = 1;
+                        }
+                        break;
+                    case USB_SET_CONFIGURATION:	  
+						//here
+                        UsbConfig = UsbSetupBuf->wValueL;
+                        if(UsbConfig)
+                        {
+                          Ready = 1;                                            //set configÃüÁîÒ»°ã´ú±íusbö¾ÙÍê³ÉµÄ±êÖ¾
+                          EndInBusy = 0;
+                        }
+                        break;
+                    case USB_GET_INTERFACE:
+                        break;
+                    case USB_CLEAR_FEATURE:                                      //Clear Feature
+                        if ( ( UsbSetupBuf->bRequestType & USB_REQ_RECIP_MASK ) == USB_REQ_RECIP_ENDP )// ¶Ëµã
+                        {
+                            switch( UsbSetupBuf->wIndexL )
+                            {
+                            case 0x82:
+                                UEP2_CTRL = UEP2_CTRL & ~ ( bUEP_T_TOG | MASK_UEP_T_RES ) | UEP_T_RES_NAK;
+                                break;
+                            case 0x02:
+                                UEP2_CTRL = UEP2_CTRL & ~ ( bUEP_R_TOG | MASK_UEP_R_RES ) | UEP_R_RES_ACK;
+                                break;
+                            case 0x84:
+                                UEP4_CTRL = UEP4_CTRL & ~ ( bUEP_T_TOG | MASK_UEP_T_RES ) | UEP_T_RES_NAK;
+                                break;
+                            case 0x03:
+                                UEP3_CTRL = UEP3_CTRL & ~ ( bUEP_R_TOG | MASK_UEP_R_RES ) | UEP_R_RES_ACK;
+                                break;
+                            default:
+                                len = 0xFF;                                       // ²»Ö§³ÖµÄ¶Ëµã
+                                break;
+                            }
+                        }
+                        else
+                        {
+                            len = 0xFF;                                           // ²»ÊǶ˵㲻֧³Ö
+                        }
+                        break;
+                    case USB_SET_FEATURE:                                         /* Set Feature */
+                        if( ( UsbSetupBuf->bRequestType & 0x1F ) == 0x00 )        /* ÉèÖÃÉ豸 */
+                        {
+                            if( ( ( ( UINT16 )UsbSetupBuf->wValueH << 8 ) | UsbSetupBuf->wValueL ) == 0x01 )
+                            {
+                                if( USB_Str[start_up_mode].CfgDesc[ 7 ] & 0x20 )
+                                {
+                                    /* ÉèÖû½ÐÑʹÄܱêÖ¾ */
+                                }
+                                else
+                                {
+                                    len = 0xFF;                                    /* ²Ù×÷ʧ°Ü */
+                                }
+                            }
+                            else
+                            {
+                                len = 0xFF;                                        /* ²Ù×÷ʧ°Ü */
+                            }
+                        }
+                        else if( ( UsbSetupBuf->bRequestType & 0x1F ) == 0x02 )    /* ÉèÖö˵ã */
+                        {
+                            if( ( ( ( UINT16 )UsbSetupBuf->wValueH << 8 ) | UsbSetupBuf->wValueL ) == 0x00 )
+                            {
+                                switch( ( ( UINT16 )UsbSetupBuf->wIndexH << 8 ) | UsbSetupBuf->wIndexL )
+                                {
+                                case 0x82:
+                                    UEP2_CTRL = UEP2_CTRL & (~bUEP_T_TOG) | UEP_T_RES_STALL;/* ÉèÖö˵ã2 IN STALL */
+                                    break;
+                                case 0x02:
+                                    UEP2_CTRL = UEP2_CTRL & (~bUEP_R_TOG) | UEP_R_RES_STALL;/* ÉèÖö˵ã2 OUT Stall */
+                                    break;
+                                case 0x84:
+                                    UEP4_CTRL = UEP4_CTRL & (~bUEP_T_TOG) | UEP_T_RES_STALL;/* ÉèÖö˵ã2 IN STALL */
+                                    break;
+                                case 0x03:
+                                    UEP3_CTRL = UEP3_CTRL & (~bUEP_R_TOG) | UEP_R_RES_STALL;/* ÉèÖö˵ã2 OUT Stall */
+                                    break;
+                                default:
+                                    len = 0xFF;                                     /* ²Ù×÷ʧ°Ü */
+                                    break;
+                                }
+                            }
+                            else
+                            {
+                                len = 0xFF;                                         /* ²Ù×÷ʧ°Ü */
+                            }
+                        }
+                        else
+                        {
+                            len = 0xFF;                                             /* ²Ù×÷ʧ°Ü */
+                        } 
+                        break;
+                    case USB_GET_STATUS:
+                        Ep0Buffer[0] = 0x00;
+                        Ep0Buffer[1] = 0x00;
+                        if ( SetupLen >= 2 )
+                        {
+                            len = 2;
+                        }
+                        else
+                        {
+                            len = SetupLen;
+                        }
+                        break;
+                    default:
+                        len = 0xff;                                                  //²Ù×÷ʧ°Ü
+                        break;
+                    }
+                }
+            }
+            else
+            {
+                len = 0xff;                                                          //°ü³¤¶È´íÎó
+            }
+            if(len == 0xff)
+            {
+                SetupReq = 0xFF;
+                UEP0_CTRL = bUEP_R_TOG | bUEP_T_TOG | UEP_R_RES_STALL | UEP_T_RES_STALL;//STALL
+            }
+            else if(len <= THIS_ENDP0_SIZE)                                         //ÉÏ´«Êý¾Ý»òÕß״̬½×¶Î·µ»Ø0³¤¶È°ü
+            {
+                UEP0_T_LEN = len;
+                UEP0_CTRL = bUEP_R_TOG | bUEP_T_TOG | UEP_R_RES_ACK | UEP_T_RES_ACK;//ĬÈÏÊý¾Ý°üÊÇDATA1£¬·µ»ØÓ¦´ðACK
+            }
+            else
+            {
+                UEP0_T_LEN = 0;  //ËäÈ»ÉÐδµ½×´Ì¬½×¶Î£¬µ«ÊÇÌáÇ°Ô¤ÖÃÉÏ´«0³¤¶ÈÊý¾Ý°üÒÔ·ÀÖ÷»úÌáÇ°½øÈë״̬½×¶Î
+                UEP0_CTRL = bUEP_R_TOG | bUEP_T_TOG | UEP_R_RES_ACK | UEP_T_RES_ACK;//ĬÈÏÊý¾Ý°üÊÇDATA1,·µ»ØÓ¦´ðACK
+            }
+            break;
+        case UIS_TOKEN_IN | 0:                                                      //endpoint0 IN
+            switch(SetupReq)
+            {
+            case USB_GET_DESCRIPTOR:
+            case HID_GET_REPORT:							
+                len = SetupLen >= THIS_ENDP0_SIZE ? THIS_ENDP0_SIZE : SetupLen;     //±¾´Î´«Ê䳤¶È
+                memcpy( Ep0Buffer, pDescr, len );                                   //¼ÓÔØÉÏ´«Êý¾Ý
+                SetupLen -= len;
+                pDescr += len;
+                UEP0_T_LEN = len;
+                UEP0_CTRL ^= bUEP_T_TOG;                                            //ͬ²½±ê־λ·­×ª
+                break;
+            case USB_SET_ADDRESS:
+                USB_DEV_AD = USB_DEV_AD & bUDA_GP_BIT | SetupLen;
+                UEP0_CTRL = UEP_R_RES_ACK | UEP_T_RES_NAK;
+                break;
+            default:
+                UEP0_T_LEN = 0;                                                      //״̬½×¶ÎÍê³ÉÖжϻòÕßÊÇÇ¿ÖÆÉÏ´«0³¤¶ÈÊý¾Ý°ü½áÊø¿ØÖÆ´«Êä
+                UEP0_CTRL = UEP_R_RES_ACK | UEP_T_RES_NAK;
+                break;
+            }
+            break;
+			
+        case UIS_TOKEN_OUT | 0:  // endpoint0 OUT
+            len = USB_RX_LEN;
+            UEP0_CTRL ^= bUEP_R_TOG;                                     //ͬ²½±ê־λ·­×ª
+            if (SetupReq == 0x09)
+            {
+                // state LED
+                STA_NumLock = !!(Ep0Buffer[0] & 0x01);
+                STA_CapLock = !!(Ep0Buffer[0] & 0x02);
+                STA_ScrLock = !!(Ep0Buffer[0] & 0x04);
+            }
+            break;
+		
+        default:
+            break;
+        }
+        UIF_TRANSFER = 0;                                                           //д0Çå¿ÕÖжÏ
+    }
+    else if(UIF_BUS_RST)                                                                 //É豸ģʽUSB×ÜÏ߸´Î»ÖжÏ
+    {
+        UEP0_CTRL = UEP_R_RES_ACK | UEP_T_RES_NAK;
+		UEP2_CTRL = bUEP_AUTO_TOG | UEP_R_RES_ACK | UEP_T_RES_NAK;
+        USB_DEV_AD = 0x00;
+        UIF_SUSPEND = 0;                                                         //ÇåÖжϱêÖ¾
+        UIF_TRANSFER = 0;
+        UIF_BUS_RST = 0;    
+        EndInBusy = 0;
+    }
+    else if (UIF_SUSPEND)                                                                 //USB×ÜÏß¹ÒÆð/»½ÐÑÍê³É
+    {
+        UIF_SUSPEND = 0;
+        if ( USB_MIS_ST & bUMS_SUSPEND )                                             //¹ÒÆð
+        {
+          Ready = 0;
+        }
+        else{
+          Ready = 1;
+		  EndInBusy = 0;
+        }
+    }
+    else {                                                                             //ÒâÍâµÄÖжÏ,²»¿ÉÄÜ·¢ÉúµÄÇé¿ö
+        USB_INT_FG = 0xFF;                                                             //ÇåÖжϱêÖ¾
+    }
+}
+
+
+#define TIMER2_DATA 	(65535-1363)
+				  
+UINT8 ErrFlag = 0;
+UINT8 IO_ErrFlag = 0;
+
+void main(void)				   
+{
+    UINT16 KEY_TEMP = 0;
+    UINT8 WAIT_COUNT = 0;
+
+    //set watch dog before system up
+    WDOG_COUNT = 0;	  
+    SAFE_MOD = 0x55;
+    SAFE_MOD = 0xAA;
+    GLOBAL_CFG |= bWDOG_EN;
+    SAFE_MOD = 0x00;
+
+    InitIO();
+    CfgFsys();                                                           //CH559ʱÖÓÑ¡ÔñÅäÖÃ
+    mDelaymS(5);                                                          //ÐÞ¸ÄÖ÷ƵµÈ´ýÄÚ²¿¾§ÕñÎȶ¨,±Ø¼Ó	
+  
+	//wait 1s
+	start_up_mode = MODE_KB_LMT;
+    while (1){
+		if(!KEY1 || !KEY2)start_up_mode = MODE_NS_GP;
+		if(!KEY3 || !KEY4)start_up_mode = MODE_KEYBOARD;
+		WDOG_COUNT = 0;
+		WAIT_COUNT++;
+		mDelaymS(10);
+		if(WAIT_COUNT > 100){
+			WAIT_COUNT = 0;
+			LED_USB = 0;
+			break;
+		}
+		if((WAIT_COUNT%3)==0)
+			LED_USB = ~LED_USB;
+	}
+	
+	if(start_up_mode == MODE_NS_GP){
+		UINT8 COUNT_NUM_D = 2;
+		UINT8 COUNT_NUM_K = 2;
+	}
+	
+	TR2 = 0;
+	C_T2=0;
+	CP_RL2=0;
+	RCLK=0;
+	TCLK=0;
+	TL2 = TIMER2_DATA%0xFF;
+	TH2 = TIMER2_DATA/0xFF;
+	RCAP2L = TIMER2_DATA%0xFF;
+	RCAP2H = TIMER2_DATA/0xFF;
+	TR2 = 1;
+	
+    memset(UserBuf,0,sizeof(UserBuf));
+    USBDeviceInit();                                                      //USBÉ豸ģʽ³õʼ»¯
+    EA = 1;                                                               //ÔÊÐíµ¥Æ¬»úÖжÏ		
+    UEP1_T_LEN = 0;                                                       //ԤʹÓ÷¢Ëͳ¤¶ÈÒ»¶¨ÒªÇå¿Õ
+    UEP2_T_LEN = 0;                                                       //ԤʹÓ÷¢Ëͳ¤¶ÈÒ»¶¨ÒªÇå¿Õ
+    Ready = 0;
+    
+	
+	//wait ready
+    while (Ready == 0 || HID_Ready == 0){
+		WAIT_COUNT++;
+		mDelaymS(10);
+		if((WAIT_COUNT%5)==0)
+			LED_USB = ~LED_USB;
+	}
+	
+	//wair 500ms
+	WAIT_COUNT = 0;
+    while (1){
+		WDOG_COUNT = 0;
+		WAIT_COUNT++;
+		mDelaymS(10);
+		if(WAIT_COUNT > 50){
+			WAIT_COUNT = 0;
+			LED_USB = 0;
+			break;
+		}
+		if((WAIT_COUNT%10)==0)
+			LED_USB = ~LED_USB;
+	}
+	WAIT_COUNT = 0;
+    
+	//wair 500ms
+    while(1)
+    {				 
+        WDOG_COUNT = 0;	//WDOG reload
+
+        Taiko_task(ReadIO());
+		
+        if(Ready == 0){
+			CH554SoftReset();
+			while(1);
+        }
+        
+        if(Ready){
+            if(EndInBusy == 0){
+                WAIT_COUNT = 0;
+                EndInBusy = 1;
+                HIDIn(KEY_OUT);
+            }
+            else{
+                WAIT_COUNT++;
+                if(WAIT_COUNT >= 1000)
+                	Ready = 0;
+            }
+        }
+		
+		LED_USB = 0;
+		while(TF2 == 0){
+		}
+		TF2 = 0;
+        if(Ready && ((ErrFlag | IO_ErrFlag) == 0))
+          LED_USB = 1;
+		
+    }
+}
+
diff --git a/USB-MCU/TK_usb_CH552_NS/GPIO.H b/USB-MCU/TK_usb_CH552_NS/GPIO.H
new file mode 100644
index 0000000..a913924
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552_NS/GPIO.H
@@ -0,0 +1,30 @@
+#ifndef _GPIO_H_
+#define _GPIO_H_
+#include "./Public/CH552.H"
+
+sbit IN4 = P3^2;
+sbit IN3 = P1^4;
+sbit IN2 = P1^5;
+sbit IN1 = P1^6;
+
+sbit LED_USB = P1^3;
+
+sbit KEY1 = P1^1;
+sbit KEY2 = P3^3;
+sbit KEY3 = P3^4;
+sbit KEY4 = P3^5;
+
+
+
+void InitIO(void);
+UINT16 ReadIO(void);
+UINT8 ReadIOSlow(void);
+
+
+
+
+
+
+
+
+#endif
diff --git a/USB-MCU/TK_usb_CH552_NS/GPIO.c b/USB-MCU/TK_usb_CH552_NS/GPIO.c
new file mode 100644
index 0000000..f9f41aa
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552_NS/GPIO.c
@@ -0,0 +1,252 @@
+#include "GPIO.h"
+
+#define GPIO_STA_FLOAT  0x0
+#define GPIO_STA_PP     0x1
+#define GPIO_STA_OD     0x2
+#define GPIO_STA_DEF    0x3
+
+void GPIO_SET(UINT8 Port, UINT8 IO, UINT8 STA){
+  if(IO > 7)return;
+
+  if(Port == 1){
+    if(STA & 0x1)
+      P1_DIR_PU |= 1<<IO;
+    else
+      P1_DIR_PU &= ~(1<<IO);
+    
+    if(STA & 0x2)
+      P1_MOD_OC |= 1<<IO;
+    else
+      P1_MOD_OC &= ~(1<<IO);
+  }
+  
+  if(Port == 3){
+    if(STA & 0x1)
+      P3_DIR_PU |= 1<<IO;
+    else
+      P3_DIR_PU &= ~(1<<IO);
+    
+    if(STA & 0x2)
+      P3_MOD_OC |= 1<<IO;
+    else
+      P3_MOD_OC &= ~(1<<IO);
+  }
+}
+
+void InitIO(void){
+  
+  GPIO_SET(3,2,GPIO_STA_FLOAT);
+  GPIO_SET(1,4,GPIO_STA_FLOAT);
+  GPIO_SET(1,5,GPIO_STA_FLOAT);
+  GPIO_SET(1,6,GPIO_STA_FLOAT);
+  
+  IN1 = IN2 = IN3 = IN4 = 0;
+  
+  GPIO_SET(1,3,GPIO_STA_PP);
+  
+  LED_USB = 0;
+  
+  GPIO_SET(1,1,GPIO_STA_DEF);
+  GPIO_SET(3,3,GPIO_STA_DEF);
+  GPIO_SET(3,4,GPIO_STA_DEF);
+  GPIO_SET(3,5,GPIO_STA_DEF);
+  
+  KEY1 = KEY2 = KEY3 = KEY4 = 1;
+  
+  
+}
+
+UINT8 READ_KEY(UINT8 ID){
+	switch(ID){
+// 		case 0:return (!IN1);
+// 		case 1:return (!IN2);
+// 		case 2:return (!IN3);
+// 		case 3:return (!IN4);
+    case 0:return (IN1);
+    case 1:return (IN2);
+    case 2:return (IN3);
+    case 3:return (IN4);
+	}
+	return 0;
+}
+
+UINT8 READ_KEY2(UINT8 ID){
+	switch(ID){
+		case 0:return (!KEY1);
+ 		case 1:return (!KEY2);
+		case 2:return (!KEY3);
+ 		case 3:return (!KEY4);
+	}
+	return 0;
+}
+
+extern UINT8 IO_ErrFlag;
+
+#define HAND_TIME 2000
+#define ERROR_TIME 20000
+#define FILTER_TIME 2
+
+UINT16 ReadIO(void){
+	
+	static UINT16 IO_COUNT[4] = {0};
+	static UINT16 IO_COUNT_FILTER_UP[4] = {0};
+	static UINT16 IO_COUNT_FILTER_DN[4] = {0};
+	static UINT16 IODATA = 0;
+	UINT8 i;
+
+	for(i=0;i<4;i++){
+		if(READ_KEY(i)){
+			IO_COUNT_FILTER_DN[i] = 0;
+			if(IO_COUNT_FILTER_UP[i] < FILTER_TIME)IO_COUNT_FILTER_UP[i]++;
+			if(IO_COUNT[i] < ERROR_TIME)IO_COUNT[i]++;
+
+			if(IO_COUNT_FILTER_UP[i] >= FILTER_TIME){
+				IODATA |= 0x01<<i;
+			}
+			if(IO_COUNT[i] >= HAND_TIME){
+				IODATA &= ~(0x01<<i);
+			}
+			if(IO_COUNT[i] >= ERROR_TIME){
+				IO_ErrFlag |= 0x01<<i;
+			}
+		}
+		else{
+			IO_COUNT_FILTER_UP[i] = 0;
+			if(IO_COUNT_FILTER_DN[i] < FILTER_TIME)IO_COUNT_FILTER_DN[i]++;
+
+			if(IO_COUNT_FILTER_DN[i] >= FILTER_TIME){	 
+				IODATA &= ~(0x01<<i);	 
+				IO_ErrFlag &= ~(0x01<<i);
+				IO_COUNT[i] = 0;
+			}
+		}
+	}
+  
+  IODATA &= 0xFF;
+  IODATA |= ReadIOSlow()<<8;
+  
+  return IODATA;
+}
+
+
+#define HAND_TIME2     6000
+#define FILTER_TIME2   10
+
+#define LONG_PRESS_TIME  2000
+
+#define TRIGGER_TIME  (150 * 13 / 5)
+
+UINT8 ReadIOSlow(void){
+	
+	static UINT16 IO_COUNT_FILTER_UP[4] = {0};
+	static UINT16 IO_COUNT_FILTER_DN[4] = {0};
+	static UINT8 IODATA = 0;
+	static UINT8 IODATA_bak = 0;
+  static KeyOut = 0;
+	static UINT16 IODATA_count = 0;
+	UINT8 i;
+
+  UINT8C kEYtABLE[0x10] = {
+//	#	|	1	|	2	|	3	|	4
+	0x00, 
+			0x01,	
+			0x02,
+					0x11,
+			0x03,
+					0x00,
+					0x12,
+							0x21, 
+			0x04,
+					0x1F,
+					0x00, 
+							0x00,
+					0x13,
+							0x00, 
+		  				0x21,
+				  				0x31, 
+  };
+
+
+
+	for(i=0;i<4;i++){
+		if(READ_KEY2(i)){
+			IO_COUNT_FILTER_DN[i] = 0;
+			if(IO_COUNT_FILTER_UP[i] < FILTER_TIME2)IO_COUNT_FILTER_UP[i]++;
+
+			if(IO_COUNT_FILTER_UP[i] >= FILTER_TIME2){
+				IODATA |= 0x01<<i;
+			}
+		}
+		else{
+			IO_COUNT_FILTER_UP[i] = 0;
+			if(IO_COUNT_FILTER_DN[i] < FILTER_TIME2)IO_COUNT_FILTER_DN[i]++;
+
+			if(IO_COUNT_FILTER_DN[i] >= FILTER_TIME2){	 
+				IODATA &= ~(0x01<<i);	 
+			}
+		}
+	}
+  
+  if(IODATA){
+    IODATA_count++;
+  }
+  else{
+    IODATA_count = 0;
+  }
+  
+  
+//   if(KeyOut){
+//     //µ±Ç°Óа´¼ü
+//     if(IODATA == 0){
+//       KeyOut = 0;
+//     }
+//   }
+//   else{
+//     if(IODATA_bak && IODATA == 0){
+//       //°´Ï²¢µ¯Æð
+//       if(IODATA_bak == 1)KeyOut = 1;
+//       else if(IODATA_bak == 2)KeyOut = 2;
+//       else if(IODATA_bak == 4)KeyOut = 3;
+//       else if(IODATA_bak == 8)KeyOut = 4;
+//       else KeyOut = 0xFF;
+//     }
+//     else if(IODATA && IODATA_count > LONG_PRESS_TIME){
+//       //³¤°´
+//       if(IODATA == 1)KeyOut = 0x81;
+//       else if(IODATA == 2)KeyOut = 0x82;
+//       else if(IODATA == 4)KeyOut = 0x83;
+//       else if(IODATA == 8)KeyOut = 0x84;
+//       else KeyOut = 0xFF;
+//     }
+//     else if(IODATA == 0x03){
+//       KeyOut = 0x05;
+//     }
+//     else if(IODATA == 0x0C){
+//       KeyOut = 0x06;
+//     }
+//   }
+
+  if(KeyOut){
+    //µ±Ç°Óа´¼ü
+    if(IODATA == 0){
+      KeyOut = 0;
+    }
+  }
+  else{
+    if(IODATA != 0 && IODATA_count >= TRIGGER_TIME){
+      KeyOut = kEYtABLE[IODATA];
+    }
+  }
+
+  IODATA_bak = IODATA;
+  
+	return KeyOut;
+}
+
+
+
+
+
+
+
+
diff --git a/USB-MCU/TK_usb_CH552_NS/Public/CH552.H b/USB-MCU/TK_usb_CH552_NS/Public/CH552.H
new file mode 100644
index 0000000..4431e26
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552_NS/Public/CH552.H
@@ -0,0 +1,1150 @@
+/*--------------------------------------------------------------------------
+CH552.H
+Header file for CH552 microcontrollers.
+****************************************
+**  Copyright  (C)  W.ch  1999-2016   **
+**  Web:              http://wch.cn   **
+****************************************
+--------------------------------------------------------------------------*/
+
+// 3 blocks: __BASE_TYPE__, __CH552_H__, __USB_DEF__
+
+#ifndef __BASE_TYPE__
+#define __BASE_TYPE__
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*----- constant and type define -----------------------------------------*/
+
+#ifndef TRUE
+#define TRUE    1
+#define FALSE   0
+#endif
+#ifndef NULL
+#define NULL    0
+#endif
+
+#ifndef BOOL
+typedef bit                             BOOL;
+#endif
+#ifndef UINT8
+typedef unsigned char                   UINT8;
+#endif
+#ifndef UINT16
+typedef unsigned short                  UINT16;
+#endif
+#ifndef UINT32
+typedef unsigned long                   UINT32;
+#endif
+#ifndef UINT8D
+typedef unsigned char  data             UINT8D;
+#endif
+#ifndef UINT16D
+typedef unsigned short data             UINT16D;
+#endif
+#ifndef UINT32D
+typedef unsigned long  data             UINT32D;
+#endif
+#ifndef UINT8I
+typedef unsigned char  idata            UINT8I;
+#endif
+#ifndef UINT16I
+typedef unsigned short idata            UINT16I;
+#endif
+#ifndef UINT32I
+typedef unsigned long  idata            UINT32I;
+#endif
+#ifndef UINT8X
+typedef unsigned char  xdata            UINT8X;
+#endif
+#ifndef UINT16X
+typedef unsigned short xdata            UINT16X;
+#endif
+#ifndef UINT32X
+typedef unsigned long  xdata            UINT32X;
+#endif
+#ifndef UINT8V
+typedef unsigned char volatile          UINT8V;
+#endif
+#ifndef UINT8DV
+typedef unsigned char volatile data     UINT8DV;
+#endif
+#ifndef UINT8XV
+typedef unsigned char volatile xdata    UINT8XV;
+#endif
+#ifndef UINT8PV
+typedef unsigned char volatile pdata    UINT8PV;
+#endif
+#ifndef UINT8C
+typedef const unsigned char code        UINT8C;
+#endif
+#ifndef PUINT8
+typedef unsigned char                 *PUINT8;
+#endif
+#ifndef PUINT16
+typedef unsigned short                *PUINT16;
+#endif
+#ifndef PUINT32
+typedef unsigned long                 *PUINT32;
+#endif
+#ifndef PUINT8I
+typedef unsigned char  idata          *PUINT8I;
+#endif
+#ifndef PUINT16I
+typedef unsigned short idata          *PUINT16I;
+#endif
+#ifndef PUINT32I
+typedef unsigned long  idata          *PUINT32I;
+#endif
+#ifndef PUINT8X
+typedef unsigned char  xdata          *PUINT8X;
+#endif
+#ifndef PUINT16X
+typedef unsigned short xdata          *PUINT16X;
+#endif
+#ifndef PUINT32X
+typedef unsigned long  xdata          *PUINT32X;
+#endif
+#ifndef PUINT8V
+typedef unsigned char volatile        *PUINT8V;
+#endif
+#ifndef PUINT8DV
+typedef unsigned char volatile data   *PUINT8DV;
+#endif
+#ifndef PUINT8XV
+typedef unsigned char volatile xdata  *PUINT8XV;
+#endif
+#ifndef PUINT8PV
+typedef unsigned char volatile pdata  *PUINT8PV;
+#endif
+#ifndef PUINT8C
+typedef const unsigned char code      *PUINT8C;
+#endif
+
+#ifndef STRUCT_OFFSET
+#define STRUCT_OFFSET( s, m )       ( (UINT8)( & (((s) *)0) -> (m) ) )  /* get the offset address for a member of a structure */
+#endif
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif  // __BASE_TYPE__
+
+#ifndef __CH552_H__
+#define __CH552_H__
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*----- SFR --------------------------------------------------------------*/
+/*  sbit are bit addressable, others are byte addressable */
+
+/*  System Registers  */
+sfr PSW             = 0xD0;         // program status word
+ sbit CY            = PSW^7;        // carry flag
+ sbit AC            = PSW^6;        // auxiliary carry flag
+ sbit F0            = PSW^5;        // bit addressable general purpose flag 0
+ sbit RS1           = PSW^4;        // register R0-R7 bank selection high bit
+ sbit RS0           = PSW^3;        // register R0-R7 bank selection low bit
+#define MASK_PSW_RS       0x18      // bit mask of register R0-R7 bank selection
+// RS1 & RS0: register R0-R7 bank selection
+//    00 - bank 0, R0-R7 @ address 0x00-0x07
+//    01 - bank 1, R0-R7 @ address 0x08-0x0F
+//    10 - bank 2, R0-R7 @ address 0x10-0x17
+//    11 - bank 3, R0-R7 @ address 0x18-0x1F
+ sbit OV            = PSW^2;        // overflow flag
+ sbit F1            = PSW^1;        // bit addressable general purpose flag 1
+ sbit P             = PSW^0;        // ReadOnly: parity flag
+sfr ACC             = 0xE0;         // accumulator
+sfr B               = 0xF0;         // general purpose register B
+sfr SP              = 0x81;         // stack pointer
+//sfr16 DPTR          = 0x82;         // DPTR pointer, little-endian
+sfr DPL             = 0x82;         // data pointer low
+sfr DPH             = 0x83;         // data pointer high
+sfr SAFE_MOD        = 0xA1;         // WriteOnly: writing safe mode
+//sfr CHIP_ID         = 0xA1;         // ReadOnly: reading chip ID
+#define CHIP_ID           SAFE_MOD
+sfr GLOBAL_CFG      = 0xB1;         // global config, Write@SafeMode
+#define bBOOT_LOAD        0x20      // ReadOnly: boot loader status for discriminating BootLoader or Application: set 1 by power on reset, clear 0 by software reset
+#define bSW_RESET         0x10      // software reset bit, auto clear by hardware
+#define bCODE_WE          0x08      // enable flash-ROM (include code & Data-Flash) being program or erasing: 0=writing protect, 1=enable program and erase
+#define bDATA_WE          0x04      // enable Data-Flash (flash-ROM data area) being program or erasing: 0=writing protect, 1=enable program and erase
+#define bLDO3V3_OFF       0x02      // disable 5V->3.3V LDO: 0=enable LDO for USB and internal oscillator under 5V power, 1=disable LDO, V33 pin input external 3.3V power
+#define bWDOG_EN          0x01      // enable watch-dog reset if watch-dog timer overflow: 0=as timer only, 1=enable reset if timer overflow
+
+/* Clock and Sleep and Power Registers */
+sfr PCON            = 0x87;         // power control and reset flag
+#define SMOD              0x80      // baud rate selection for UART0 mode 1/2/3: 0=slow(Fsys/128 @mode2, TF1/32 @mode1/3, no effect for TF2),
+                                    //   1=fast(Fsys/32 @mode2, TF1/16 @mode1/3, no effect for TF2)
+#define bRST_FLAG1        0x20      // ReadOnly: recent reset flag high bit
+#define bRST_FLAG0        0x10      // ReadOnly: recent reset flag low bit
+#define MASK_RST_FLAG     0x30      // ReadOnly: bit mask of recent reset flag
+#define RST_FLAG_SW       0x00
+#define RST_FLAG_POR      0x10
+#define RST_FLAG_WDOG     0x20
+#define RST_FLAG_PIN      0x30
+// bPC_RST_FLAG1 & bPC_RST_FLAG0: recent reset flag
+//    00 - software reset, by bSW_RESET=1 @(bBOOT_LOAD=0 or bWDOG_EN=1)
+//    01 - power on reset
+//    10 - watch-dog timer overflow reset
+//    11 - external input manual reset by RST pin
+#define GF1               0x08      // general purpose flag bit 1
+#define GF0               0x04      // general purpose flag bit 0
+#define PD                0x02      // power-down enable bit, auto clear by wake-up hardware
+sfr CLOCK_CFG       = 0xB9;         // system clock config: lower 3 bits for system clock Fsys, Write@SafeMode
+#define bOSC_EN_INT       0x80      // internal oscillator enable and original clock selection: 1=enable & select internal clock, 0=disable & select external clock
+#define bOSC_EN_XT        0x40      // external oscillator enable, need quartz crystal or ceramic resonator between XI and XO pins
+#define bWDOG_IF_TO       0x20      // ReadOnly: watch-dog timer overflow interrupt flag, cleared by reload watch-dog count or auto cleared when MCU enter interrupt routine
+#define bROM_CLK_FAST     0x10      // flash-ROM clock frequency selection: 0=normal(for Fosc>=16MHz), 1=fast(for Fosc<16MHz)
+#define bRST              0x08      // ReadOnly: pin RST input
+#define bT2EX_            0x08      // alternate pin for T2EX
+#define bCAP2_            0x08      // alternate pin for CAP2
+#define MASK_SYS_CK_SEL   0x07      // bit mask of system clock Fsys selection
+/*
+   Fxt = 24MHz(8MHz~25MHz for non-USB application), from external oscillator @XI&XO
+   Fosc = bOSC_EN_INT ? 24MHz : Fxt
+   Fpll = Fosc * 4 => 96MHz (32MHz~100MHz for non-USB application)
+   Fusb4x = Fpll / 2 => 48MHz (Fixed)
+              MASK_SYS_CK_SEL[2] [1] [0]
+   Fsys = Fpll/3   =  32MHz:  1   1   1
+   Fsys = Fpll/4   =  24MHz:  1   1   0
+   Fsys = Fpll/6   =  16MHz:  1   0   1
+   Fsys = Fpll/8   =  12MHz:  1   0   0
+   Fsys = Fpll/16  =   6MHz:  0   1   1
+   Fsys = Fpll/32  =   3MHz:  0   1   0
+   Fsys = Fpll/128 = 750KHz:  0   0   1
+   Fsys = Fpll/512 =187.5KHz: 0   0   0
+*/
+sfr WAKE_CTRL       = 0xA9;         // wake-up control, Write@SafeMode
+#define bWAK_BY_USB       0x80      // enable wake-up by USB event
+#define bWAK_RXD1_LO      0x40      // enable wake-up by RXD1 low level
+#define bWAK_P1_5_LO      0x20      // enable wake-up by pin P1.5 low level
+#define bWAK_P1_4_LO      0x10      // enable wake-up by pin P1.4 low level
+#define bWAK_P1_3_LO      0x08      // enable wake-up by pin P1.3 low level
+#define bWAK_RST_HI       0x04      // enable wake-up by pin RST high level
+#define bWAK_P3_2E_3L     0x02      // enable wake-up by pin P3.2 (INT0) edge or pin P3.3 (INT1) low level
+#define bWAK_RXD0_LO      0x01      // enable wake-up by RXD0 low level
+sfr RESET_KEEP      = 0xFE;         // value keeper during reset
+sfr WDOG_COUNT      = 0xFF;         // watch-dog count, count by clock frequency Fsys/65536
+
+/*  Interrupt Registers  */
+sfr IE              = 0xA8;         // interrupt enable
+ sbit EA            = IE^7;         // enable global interrupts: 0=disable, 1=enable if E_DIS=0
+ sbit E_DIS         = IE^6;         // disable global interrupts, intend to inhibit interrupt during some flash-ROM operation: 0=enable if EA=1, 1=disable
+ sbit ET2           = IE^5;         // enable timer2 interrupt
+ sbit ES            = IE^4;         // enable UART0 interrupt
+ sbit ET1           = IE^3;         // enable timer1 interrupt
+ sbit EX1           = IE^2;         // enable external interrupt INT1
+ sbit ET0           = IE^1;         // enable timer0 interrupt
+ sbit EX0           = IE^0;         // enable external interrupt INT0
+sfr IP              = 0xB8;         // interrupt priority and current priority
+ sbit PH_FLAG       = IP^7;         // ReadOnly: high level priority action flag
+ sbit PL_FLAG       = IP^6;         // ReadOnly: low level priority action flag
+// PH_FLAG & PL_FLAG: current interrupt priority
+//    00 - no interrupt now
+//    01 - low level priority interrupt action now
+//    10 - high level priority interrupt action now
+//    11 - unknown error
+ sbit PT2           = IP^5;         // timer2 interrupt priority level
+ sbit PS            = IP^4;         // UART0 interrupt priority level
+ sbit PT1           = IP^3;         // timer1 interrupt priority level
+ sbit PX1           = IP^2;         // external interrupt INT1 priority level
+ sbit PT0           = IP^1;         // timer0 interrupt priority level
+ sbit PX0           = IP^0;         // external interrupt INT0 priority level
+sfr IE_EX           = 0xE8;         // extend interrupt enable
+ sbit IE_WDOG       = IE_EX^7;      // enable watch-dog timer interrupt
+ sbit IE_GPIO       = IE_EX^6;      // enable GPIO input interrupt
+ sbit IE_PWMX       = IE_EX^5;      // enable PWM1/2 interrupt
+ sbit IE_UART1      = IE_EX^4;      // enable UART1 interrupt
+ sbit IE_ADC        = IE_EX^3;      // enable ADC interrupt
+ sbit IE_USB        = IE_EX^2;      // enable USB interrupt
+ sbit IE_TKEY       = IE_EX^1;      // enable touch-key timer interrupt
+ sbit IE_SPI0       = IE_EX^0;      // enable SPI0 interrupt
+sfr IP_EX           = 0xE9;         // extend interrupt priority
+#define bIP_LEVEL         0x80      // ReadOnly: current interrupt nested level: 0=no interrupt or two levels, 1=one level
+#define bIP_GPIO          0x40      // GPIO input interrupt priority level
+#define bIP_PWMX          0x20      // PWM1/2 interrupt priority level
+#define bIP_UART1         0x10      // UART1 interrupt priority level
+#define bIP_ADC           0x08      // ADC interrupt priority level
+#define bIP_USB           0x04      // USB interrupt priority level
+#define bIP_TKEY          0x02      // touch-key timer interrupt priority level
+#define bIP_SPI0          0x01      // SPI0 interrupt priority level
+sfr GPIO_IE         = 0xC7;         // GPIO interrupt enable
+#define bIE_IO_EDGE       0x80      // enable GPIO edge interrupt: 0=low/high level, 1=falling/rising edge
+#define bIE_RXD1_LO       0x40      // enable interrupt by RXD1 low level / falling edge
+#define bIE_P1_5_LO       0x20      // enable interrupt by pin P1.5 low level / falling edge
+#define bIE_P1_4_LO       0x10      // enable interrupt by pin P1.4 low level / falling edge
+#define bIE_P1_3_LO       0x08      // enable interrupt by pin P1.3 low level / falling edge
+#define bIE_RST_HI        0x04      // enable interrupt by pin RST high level / rising edge
+#define bIE_P3_1_LO       0x02      // enable interrupt by pin P3.1 low level / falling edge
+#define bIE_RXD0_LO       0x01      // enable interrupt by RXD0 low level / falling edge
+
+/*  FlashROM and Data-Flash Registers  */
+sfr16 ROM_ADDR      = 0x84;         // address for flash-ROM, little-endian
+sfr ROM_ADDR_L      = 0x84;         // address low byte for flash-ROM
+sfr ROM_ADDR_H      = 0x85;         // address high byte for flash-ROM
+sfr16 ROM_DATA      = 0x8E;         // data for flash-ROM writing, little-endian
+sfr ROM_DATA_L      = 0x8E;         // data low byte for flash-ROM writing, data byte for Data-Flash reading/writing
+sfr ROM_DATA_H      = 0x8F;         // data high byte for flash-ROM writing
+sfr ROM_CTRL        = 0x86;         // WriteOnly: flash-ROM control
+#define ROM_CMD_WRITE     0x9A      // WriteOnly: flash-ROM word or Data-Flash byte write operation command
+#define ROM_CMD_READ      0x8E      // WriteOnly: Data-Flash byte read operation command
+//sfr ROM_STATUS      = 0x86;         // ReadOnly: flash-ROM status
+#define ROM_STATUS        ROM_CTRL
+#define bROM_ADDR_OK      0x40      // ReadOnly: flash-ROM writing operation address valid flag, can be reviewed before or after operation: 0=invalid parameter, 1=address valid
+#define bROM_CMD_ERR      0x02      // ReadOnly: flash-ROM operation command error flag: 0=command accepted, 1=unknown command
+
+/*  Port Registers  */
+sfr P1              = 0x90;         // port 1 input & output
+ sbit SCK           = P1^7;         // serial clock for SPI0
+ sbit TXD1          = P1^7;         // TXD output for UART1
+ sbit TIN5          = P1^7;         // TIN5 for Touch-Key
+ sbit MISO          = P1^6;         // master serial data input or slave serial data output for SPI0
+ sbit RXD1          = P1^6;         // RXD input for UART1
+ sbit TIN4          = P1^6;         // TIN4 for Touch-Key
+ sbit MOSI          = P1^5;         // master serial data output or slave serial data input for SPI0
+ sbit PWM1          = P1^5;         // PWM output for PWM1
+ sbit TIN3          = P1^5;         // TIN3 for Touch-Key
+ sbit UCC2          = P1^5;         // CC2 for USB type-C
+ sbit AIN2          = P1^5;         // AIN2 for ADC
+ sbit T2_           = P1^4;         // alternate pin for T2
+ sbit CAP1_         = P1^4;         // alternate pin for CAP1
+ sbit SCS           = P1^4;         // slave chip-selection input for SPI0
+ sbit TIN2          = P1^4;         // TIN2 for Touch-Key
+ sbit UCC1          = P1^4;         // CC1 for USB type-C
+ sbit AIN1          = P1^4;         // AIN1 for ADC
+ sbit TXD_          = P1^3;         // alternate pin for TXD of UART0
+ sbit RXD_          = P1^2;         // alternate pin for RXD of UART0
+ sbit T2EX          = P1^1;         // external trigger input for timer2 reload & capture
+ sbit CAP2          = P1^1;         // capture2 input for timer2
+ sbit TIN1          = P1^1;         // TIN1 for Touch-Key
+ sbit VBUS2         = P1^1;         // VBUS2 for USB type-C
+ sbit AIN0          = P1^1;         // AIN0 for ADC
+ sbit T2            = P1^0;         // external count input
+ sbit CAP1          = P1^0;         // capture1 input for timer2
+ sbit TIN0          = P1^0;         // TIN0 for Touch-Key
+sfr P1_MOD_OC       = 0x92;         // port 1 output mode: 0=push-pull, 1=open-drain
+sfr P1_DIR_PU       = 0x93;         // port 1 direction for push-pull or pullup enable for open-drain
+// Pn_MOD_OC & Pn_DIR_PU: pin input & output configuration for Pn (n=1/3)
+//   0 0:  float input only, without pullup resistance
+//   0 1:  push-pull output, strong driving high level and low level
+//   1 0:  open-drain output and input without pullup resistance
+//   1 1:  quasi-bidirectional (standard 8051 mode), open-drain output and input with pullup resistance, just driving high level strongly for 2 clocks if turning output level from low to high
+#define bSCK              0x80      // serial clock for SPI0
+#define bTXD1             0x80      // TXD output for UART1
+#define bMISO             0x40      // master serial data input or slave serial data output for SPI0
+#define bRXD1             0x40      // RXD input for UART1
+#define bMOSI             0x20      // master serial data output or slave serial data input for SPI0
+#define bPWM1             0x20      // PWM output for PWM1
+#define bUCC2             0x20      // CC2 for USB type-C
+#define bAIN2             0x20      // AIN2 for ADC
+#define bT2_              0x10      // alternate pin for T2
+#define bCAP1_            0x10      // alternate pin for CAP1
+#define bSCS              0x10      // slave chip-selection input for SPI0
+#define bUCC1             0x10      // CC1 for USB type-C
+#define bAIN1             0x10      // AIN1 for ADC
+#define bTXD_             0x08      // alternate pin for TXD of UART0
+#define bRXD_             0x04      // alternate pin for RXD of UART0
+#define bT2EX             0x02      // external trigger input for timer2 reload & capture
+#define bCAP2             bT2EX     // capture2 input for timer2
+#define bVBUS2            0x02      // VBUS2 for USB type-C
+#define bAIN0             0x02      // AIN0 for ADC
+#define bT2               0x01      // external count input or clock output for timer2
+#define bCAP1             bT2       // capture1 input for timer2
+sfr P2              = 0xA0;         // port 2
+sfr P3              = 0xB0;         // port 3 input & output
+ sbit UDM           = P3^7;         // ReadOnly: pin UDM input
+ sbit UDP           = P3^6;         // ReadOnly: pin UDP input
+ sbit T1            = P3^5;         // external count input for timer1
+ sbit PWM2          = P3^4;         // PWM output for PWM2
+ sbit RXD1_         = P3^4;         // alternate pin for RXD1
+ sbit T0            = P3^4;         // external count input for timer0
+ sbit INT1          = P3^3;         // external interrupt 1 input
+ sbit TXD1_         = P3^2;         // alternate pin for TXD1
+ sbit INT0          = P3^2;         // external interrupt 0 input
+ sbit VBUS1         = P3^2;         // VBUS1 for USB type-C
+ sbit AIN3          = P3^2;         // AIN3 for ADC
+ sbit PWM2_         = P3^1;         // alternate pin for PWM2
+ sbit TXD           = P3^1;         // TXD output for UART0
+ sbit PWM1_         = P3^0;         // alternate pin for PWM1
+ sbit RXD           = P3^0;         // RXD input for UART0
+sfr P3_MOD_OC       = 0x96;         // port 3 output mode: 0=push-pull, 1=open-drain
+sfr P3_DIR_PU       = 0x97;         // port 3 direction for push-pull or pullup enable for open-drain
+#define bUDM              0x80      // ReadOnly: pin UDM input
+#define bUDP              0x40      // ReadOnly: pin UDP input
+#define bT1               0x20      // external count input for timer1
+#define bPWM2             0x10      // PWM output for PWM2
+#define bRXD1_            0x10      // alternate pin for RXD1
+#define bT0               0x10      // external count input for timer0
+#define bINT1             0x08      // external interrupt 1 input
+#define bTXD1_            0x04      // alternate pin for TXD1
+#define bINT0             0x04      // external interrupt 0 input
+#define bVBUS1            0x04      // VBUS1 for USB type-C
+#define bAIN3             0x04      // AIN3 for ADC
+#define bPWM2_            0x02      // alternate pin for PWM2
+#define bTXD              0x02      // TXD output for UART0
+#define bPWM1_            0x01      // alternate pin for PWM1
+#define bRXD              0x01      // RXD input for UART0
+sfr PIN_FUNC        = 0xC6;         // pin function selection
+#define bUSB_IO_EN        0x80      // USB UDP/UDM I/O pin enable: 0=P3.6/P3.7 as GPIO, 1=P3.6/P3.7 as USB
+#define bIO_INT_ACT       0x40      // ReadOnly: GPIO interrupt request action status
+#define bUART1_PIN_X      0x20      // UART1 alternate pin enable: 0=RXD1/TXD1 on P1.6/P1.7, 1=RXD1/TXD1 on P3.4/P3.2
+#define bUART0_PIN_X      0x10      // UART0 alternate pin enable: 0=RXD0/TXD0 on P3.0/P3.1, 1=RXD0/TXD0 on P1.2/P1.3
+#define bPWM2_PIN_X       0x08      // PWM2 alternate pin enable: 0=PWM2 on P3.4, 1=PWM2 on P3.1
+#define bPWM1_PIN_X       0x04      // PWM1 alternate pin enable: 0=PWM1 on P1.5, 1=PWM1 on P3.0
+#define bT2EX_PIN_X       0x02      // T2EX/CAP2 alternate pin enable: 0=T2EX/CAP2 on P1.1, 1=T2EX/CAP2 on RST
+#define bT2_PIN_X         0x01      // T2/CAP1 alternate pin enable: 0=T2/CAP1 on P1.1, 1=T2/CAP1 on P1.4
+sfr XBUS_AUX        = 0xA2;         // xBUS auxiliary setting
+#define bUART0_TX         0x80      // ReadOnly: indicate UART0 transmittal status
+#define bUART0_RX         0x40      // ReadOnly: indicate UART0 receiving status
+#define bSAFE_MOD_ACT     0x20      // ReadOnly: safe mode action status
+#define GF2               0x08      // general purpose flag bit 2
+#define bDPTR_AUTO_INC    0x04      // enable DPTR auto increase if finished MOVX_@DPTR instruction
+#define DPS               0x01      // dual DPTR selection: 0=DPTR0 selected, 1=DPTR1 selected
+
+/*  Timer0/1 Registers  */
+sfr TCON            = 0x88;         // timer 0/1 control and external interrupt control
+ sbit TF1           = TCON^7;       // timer1 overflow & interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit TR1           = TCON^6;       // timer1 run enable
+ sbit TF0           = TCON^5;       // timer0 overflow & interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit TR0           = TCON^4;       // timer0 run enable
+ sbit IE1           = TCON^3;       // INT1 interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit IT1           = TCON^2;       // INT1 interrupt type: 0=low level action, 1=falling edge action
+ sbit IE0           = TCON^1;       // INT0 interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit IT0           = TCON^0;       // INT0 interrupt type: 0=low level action, 1=falling edge action
+sfr TMOD            = 0x89;         // timer 0/1 mode
+#define bT1_GATE          0x80      // gate control of timer1: 0=timer1 run enable while TR1=1, 1=timer1 run enable while P3.3 (INT1) pin is high and TR1=1
+#define bT1_CT            0x40      // counter or timer mode selection for timer1: 0=timer, use internal clock, 1=counter, use P3.5 (T1) pin falling edge as clock
+#define bT1_M1            0x20      // timer1 mode high bit
+#define bT1_M0            0x10      // timer1 mode low bit
+#define MASK_T1_MOD       0x30      // bit mask of timer1 mode
+// bT1_M1 & bT1_M0: timer1 mode
+//   00: mode 0, 13-bit timer or counter by cascaded TH1 and lower 5 bits of TL1, the upper 3 bits of TL1 are ignored
+//   01: mode 1, 16-bit timer or counter by cascaded TH1 and TL1
+//   10: mode 2, TL1 operates as 8-bit timer or counter, and TH1 provide initial value for TL1 auto-reload
+//   11: mode 3, stop timer1
+#define bT0_GATE          0x08      // gate control of timer0: 0=timer0 run enable while TR0=1, 1=timer0 run enable while P3.2 (INT0) pin is high and TR0=1
+#define bT0_CT            0x04      // counter or timer mode selection for timer0: 0=timer, use internal clock, 1=counter, use P3.4 (T0) pin falling edge as clock
+#define bT0_M1            0x02      // timer0 mode high bit
+#define bT0_M0            0x01      // timer0 mode low bit
+#define MASK_T0_MOD       0x03      // bit mask of timer0 mode
+// bT0_M1 & bT0_M0: timer0 mode
+//   00: mode 0, 13-bit timer or counter by cascaded TH0 and lower 5 bits of TL0, the upper 3 bits of TL0 are ignored
+//   01: mode 1, 16-bit timer or counter by cascaded TH0 and TL0
+//   10: mode 2, TL0 operates as 8-bit timer or counter, and TH0 provide initial value for TL0 auto-reload
+//   11: mode 3, TL0 is 8-bit timer or counter controlled by standard timer0 bits, TH0 is 8-bit timer using TF1 and controlled by TR1, timer1 run enable if it is not mode 3
+sfr TL0             = 0x8A;         // low byte of timer 0 count
+sfr TL1             = 0x8B;         // low byte of timer 1 count
+sfr TH0             = 0x8C;         // high byte of timer 0 count
+sfr TH1             = 0x8D;         // high byte of timer 1 count
+
+/*  UART0 Registers  */
+sfr SCON            = 0x98;         // UART0 control (serial port control)
+ sbit SM0           = SCON^7;       // UART0 mode bit0, selection data bit: 0=8 bits data, 1=9 bits data
+ sbit SM1           = SCON^6;       // UART0 mode bit1, selection baud rate: 0=fixed, 1=variable
+// SM0 & SM1: UART0 mode
+//    00 - mode 0, shift Register, baud rate fixed at: Fsys/12
+//    01 - mode 1, 8-bit UART,     baud rate = variable by timer1 or timer2 overflow rate
+//    10 - mode 2, 9-bit UART,     baud rate fixed at: Fsys/128@SMOD=0, Fsys/32@SMOD=1
+//    11 - mode 3, 9-bit UART,     baud rate = variable by timer1 or timer2 overflow rate
+ sbit SM2           = SCON^5;       // enable multi-device communication in mode 2/3
+#define MASK_UART0_MOD    0xE0      // bit mask of UART0 mode
+ sbit REN           = SCON^4;       // enable UART0 receiving
+ sbit TB8           = SCON^3;       // the 9th transmitted data bit in mode 2/3
+ sbit RB8           = SCON^2;       // 9th data bit received in mode 2/3, or stop bit received for mode 1
+ sbit TI            = SCON^1;       // transmit interrupt flag, set by hardware after completion of a serial transmittal, need software clear
+ sbit RI            = SCON^0;       // receive interrupt flag, set by hardware after completion of a serial receiving, need software clear
+sfr SBUF            = 0x99;         // UART0 data buffer: reading for receiving, writing for transmittal
+
+/*  Timer2/Capture2 Registers  */
+sfr T2CON           = 0xC8;         // timer 2 control
+ sbit TF2           = T2CON^7;      // timer2 overflow & interrupt flag, need software clear, the flag will not be set when either RCLK=1 or TCLK=1
+ sbit CAP1F         = T2CON^7;      // timer2 capture 1 interrupt flag, set by T2 edge trigger if bT2_CAP1_EN=1, need software clear
+ sbit EXF2          = T2CON^6;      // timer2 external flag, set by T2EX edge trigger if EXEN2=1, need software clear
+ sbit RCLK          = T2CON^5;      // selection UART0 receiving clock: 0=timer1 overflow pulse, 1=timer2 overflow pulse
+ sbit TCLK          = T2CON^4;      // selection UART0 transmittal clock: 0=timer1 overflow pulse, 1=timer2 overflow pulse
+ sbit EXEN2         = T2CON^3;      // enable T2EX trigger function: 0=ignore T2EX, 1=trigger reload or capture by T2EX edge
+ sbit TR2           = T2CON^2;      // timer2 run enable
+ sbit C_T2          = T2CON^1;      // timer2 clock source selection: 0=timer base internal clock, 1=external edge counter base T2 falling edge
+ sbit CP_RL2        = T2CON^0;      // timer2 function selection (force 0 if RCLK=1 or TCLK=1): 0=timer and auto reload if count overflow or T2EX edge, 1=capture by T2EX edge
+sfr T2MOD           = 0xC9;         // timer 2 mode and timer 0/1/2 clock mode
+#define bTMR_CLK          0x80      // fastest internal clock mode for timer 0/1/2 under faster clock mode: 0=use divided clock, 1=use original Fsys as clock without dividing
+#define bT2_CLK           0x40      // timer2 internal clock frequency selection: 0=standard clock, Fsys/12 for timer mode, Fsys/4 for UART0 clock mode,
+                                    //   1=faster clock, Fsys/4 @bTMR_CLK=0 or Fsys @bTMR_CLK=1 for timer mode, Fsys/2 @bTMR_CLK=0 or Fsys @bTMR_CLK=1 for UART0 clock mode
+#define bT1_CLK           0x20      // timer1 internal clock frequency selection: 0=standard clock, Fsys/12, 1=faster clock, Fsys/4 if bTMR_CLK=0 or Fsys if bTMR_CLK=1
+#define bT0_CLK           0x10      // timer0 internal clock frequency selection: 0=standard clock, Fsys/12, 1=faster clock, Fsys/4 if bTMR_CLK=0 or Fsys if bTMR_CLK=1
+#define bT2_CAP_M1        0x08      // timer2 capture mode high bit
+#define bT2_CAP_M0        0x04      // timer2 capture mode low bit
+// bT2_CAP_M1 & bT2_CAP_M0: timer2 capture point selection
+//   x0: from falling edge to falling edge
+//   01: from any edge to any edge (level changing)
+//   11: from rising edge to rising edge
+#define T2OE              0x02      // enable timer2 generated clock output: 0=disable output, 1=enable clock output at T2 pin, frequency = TF2/2
+#define bT2_CAP1_EN       0x01      // enable T2 trigger function for capture 1 of timer2 if RCLK=0 & TCLK=0 & CP_RL2=1 & C_T2=0 & T2OE=0
+sfr16 RCAP2         = 0xCA;         // reload & capture value, little-endian
+sfr RCAP2L          = 0xCA;         // low byte of reload & capture value
+sfr RCAP2H          = 0xCB;         // high byte of reload & capture value
+sfr16 T2COUNT       = 0xCC;         // counter, little-endian
+sfr TL2             = 0xCC;         // low byte of timer 2 count
+sfr TH2             = 0xCD;         // high byte of timer 2 count
+sfr16 T2CAP1        = 0xCE;         // ReadOnly: capture 1 value for timer2
+sfr T2CAP1L         = 0xCE;         // ReadOnly: capture 1 value low byte for timer2
+sfr T2CAP1H         = 0xCF;         // ReadOnly: capture 1 value high byte for timer2
+
+/*  PWM1/2 Registers  */
+sfr PWM_DATA2       = 0x9B;         // PWM data for PWM2
+sfr PWM_DATA1       = 0x9C;         // PWM data for PWM1
+sfr PWM_CTRL        = 0x9D;         // PWM 1/2 control
+#define bPWM_IE_END       0x80      // enable interrupt for PWM mode cycle end
+#define bPWM2_POLAR       0x40      // PWM2 output polarity: 0=default low and high action, 1=default high and low action
+#define bPWM1_POLAR       0x20      // PWM1 output polarity: 0=default low and high action, 1=default high and low action
+#define bPWM_IF_END       0x10      // interrupt flag for cycle end, write 1 to clear or write PWM_CYCLE or load new data to clear
+#define bPWM2_OUT_EN      0x08      // PWM2 output enable
+#define bPWM1_OUT_EN      0x04      // PWM1 output enable
+#define bPWM_CLR_ALL      0x02      // force clear FIFO and count of PWM1/2
+sfr PWM_CK_SE       = 0x9E;         // clock divisor setting
+
+/*  SPI0/Master0/Slave Registers  */
+sfr SPI0_STAT       = 0xF8;         // SPI 0 status
+ sbit S0_FST_ACT    = SPI0_STAT^7;  // ReadOnly: indicate first byte received status for SPI0
+ sbit S0_IF_OV      = SPI0_STAT^6;  // interrupt flag for slave mode FIFO overflow, direct bit address clear or write 1 to clear
+ sbit S0_IF_FIRST   = SPI0_STAT^5;  // interrupt flag for first byte received, direct bit address clear or write 1 to clear
+ sbit S0_IF_BYTE    = SPI0_STAT^4;  // interrupt flag for a byte data exchanged, direct bit address clear or write 1 to clear or accessing FIFO to clear if bS0_AUTO_IF=1
+ sbit S0_FREE       = SPI0_STAT^3;  // ReadOnly: SPI0 free status
+ sbit S0_T_FIFO     = SPI0_STAT^2;  // ReadOnly: tx FIFO count for SPI0
+ sbit S0_R_FIFO     = SPI0_STAT^0;  // ReadOnly: rx FIFO count for SPI0
+sfr SPI0_DATA       = 0xF9;         // FIFO data port: reading for receiving, writing for transmittal
+sfr SPI0_CTRL       = 0xFA;         // SPI 0 control
+#define bS0_MISO_OE       0x80      // SPI0 MISO output enable
+#define bS0_MOSI_OE       0x40      // SPI0 MOSI output enable
+#define bS0_SCK_OE        0x20      // SPI0 SCK output enable
+#define bS0_DATA_DIR      0x10      // SPI0 data direction: 0=out(master_write), 1=in(master_read)
+#define bS0_MST_CLK       0x08      // SPI0 master clock mode: 0=mode 0 with default low, 1=mode 3 with default high
+#define bS0_2_WIRE        0x04      // enable SPI0 two wire mode: 0=3 wire (SCK+MOSI+MISO), 1=2 wire (SCK+MISO)
+#define bS0_CLR_ALL       0x02      // force clear FIFO and count of SPI0
+#define bS0_AUTO_IF       0x01      // enable FIFO accessing to auto clear S0_IF_BYTE interrupt flag
+sfr SPI0_CK_SE      = 0xFB;         // clock divisor setting
+//sfr SPI0_S_PRE      = 0xFB;         // preset value for SPI slave
+#define SPI0_S_PRE        SPI0_CK_SE
+sfr SPI0_SETUP      = 0xFC;         // SPI 0 setup
+#define bS0_MODE_SLV      0x80      // SPI0 slave mode: 0=master, 1=slave
+#define bS0_IE_FIFO_OV    0x40      // enable interrupt for slave mode FIFO overflow
+#define bS0_IE_FIRST      0x20      // enable interrupt for first byte received for SPI0 slave mode
+#define bS0_IE_BYTE       0x10      // enable interrupt for a byte received
+#define bS0_BIT_ORDER     0x08      // SPI0 bit data order: 0=MSB first, 1=LSB first
+#define bS0_SLV_SELT      0x02      // ReadOnly: SPI0 slave mode chip selected status: 0=unselected, 1=selected
+#define bS0_SLV_PRELOAD   0x01      // ReadOnly: SPI0 slave mode data pre-loading status just after chip-selection
+
+/*  UART1 Registers  */
+sfr SCON1           = 0xC0;         // UART1 control (serial port control)
+ sbit U1SM0         = SCON1^7;      // UART1 mode, selection data bit: 0=8 bits data, 1=9 bits data
+ sbit U1SMOD        = SCON1^5;      // UART1 2X baud rate selection: 0=slow(Fsys/32/(256-SBAUD1)), 1=fast(Fsys/16/(256-SBAUD1))
+ sbit U1REN         = SCON1^4;      // enable UART1 receiving
+ sbit U1TB8         = SCON1^3;      // the 9th transmitted data bit in 9 bits data mode
+ sbit U1RB8         = SCON1^2;      // 9th data bit received in 9 bits data mode, or stop bit received for 8 bits data mode
+ sbit U1TI          = SCON1^1;      // transmit interrupt flag, set by hardware after completion of a serial transmittal, need software clear
+ sbit U1RI          = SCON1^0;      // receive interrupt flag, set by hardware after completion of a serial receiving, need software clear
+sfr SBUF1           = 0xC1;         // UART1 data buffer: reading for receiving, writing for transmittal
+sfr SBAUD1          = 0xC2;         // UART1 baud rate setting
+
+/*  ADC and comparator Registers  */
+sfr ADC_CTRL        = 0x80;         // ADC control
+ sbit CMPO          = ADC_CTRL^7;   // ReadOnly: comparator result input
+ sbit CMP_IF        = ADC_CTRL^6;   // flag for comparator result changed, direct bit address clear
+ sbit ADC_IF        = ADC_CTRL^5;   // interrupt flag for ADC finished, direct bit address clear
+ sbit ADC_START     = ADC_CTRL^4;   // set 1 to start ADC, auto cleared when ADC finished
+ sbit CMP_CHAN      = ADC_CTRL^3;   // comparator IN- input channel selection: 0=AIN1, 1=AIN3
+ sbit ADC_CHAN1     = ADC_CTRL^1;   // ADC/comparator IN+ channel selection high bit
+ sbit ADC_CHAN0     = ADC_CTRL^0;   // ADC/comparator IN+ channel selection low bit
+// ADC_CHAN1 & ADC_CHAN0: ADC/comparator IN+ channel selection
+//   00: AIN0(P1.1)
+//   01: AIN1(P1.4)
+//   10: AIN2(P1.5)
+//   11: AIN3(P3.2)
+sfr ADC_CFG         = 0x9A;         // ADC config
+#define bADC_EN           0x08      // control ADC power: 0=shut down ADC, 1=enable power for ADC
+#define bCMP_EN           0x04      // control comparator power: 0=shut down comparator, 1=enable power for comparator
+#define bADC_CLK          0x01      // ADC clock frequency selection: 0=slow clock, 384 Fosc cycles for each ADC, 1=fast clock, 96 Fosc cycles for each ADC
+sfr ADC_DATA        = 0x9F;         // ReadOnly: ADC data
+
+/*  Touch-key timer Registers  */
+sfr TKEY_CTRL       = 0xC3;         // touch-key control
+#define bTKC_IF           0x80      // ReadOnly: interrupt flag for touch-key timer, cleared by writing touch-key control or auto cleared when start touch-key checking
+#define bTKC_2MS          0x10      // touch-key timer cycle selection: 0=1mS, 1=2mS
+#define bTKC_CHAN2        0x04      // touch-key channel selection high bit
+#define bTKC_CHAN1        0x02      // touch-key channel selection middle bit
+#define bTKC_CHAN0        0x01      // touch-key channel selection low bit
+// bTKC_CHAN2 & bTKC_CHAN1 & bTKC_CHAN0: touch-key channel selection
+//   000: disable touch-key
+//   001: TIN0(P1.0)
+//   010: TIN1(P1.1)
+//   011: TIN2(P1.4)
+//   100: TIN3(P1.5)
+//   101: TIN4(P1.6)
+//   110: TIN5(P1.7)
+//   111: enable touch-key but disable all channel
+sfr16 TKEY_DAT      = 0xC4;         // ReadOnly: touch-key data, little-endian
+sfr TKEY_DATL       = 0xC4;         // ReadOnly: low byte of touch-key data
+sfr TKEY_DATH       = 0xC5;         // ReadOnly: high byte of touch-key data
+#define bTKD_CHG          0x80      // ReadOnly: indicate control changed, current data maybe invalid
+
+/*  USB Device Registers  */
+sfr USB_C_CTRL      = 0x91;         // USB type-C control
+#define bVBUS2_PD_EN      0x80      // USB VBUS2 10K pulldown resistance: 0=disable, 1=enable pullup
+#define bUCC2_PD_EN       0x40      // USB CC2 5.1K pulldown resistance: 0=disable, 1=enable pulldown
+#define bUCC2_PU1_EN      0x20      // USB CC2 pullup resistance control high bit
+#define bUCC2_PU0_EN      0x10      // USB CC2 pullup resistance control low bit
+#define bVBUS1_PD_EN      0x08      // USB VBUS1 10K pulldown resistance: 0=disable, 1=enable pullup
+#define bUCC1_PD_EN       0x04      // USB CC1 5.1K pulldown resistance: 0=disable, 1=enable pulldown
+#define bUCC1_PU1_EN      0x02      // USB CC1 pullup resistance control high bit
+#define bUCC1_PU0_EN      0x01      // USB CC1 pullup resistance control low bit
+// bUCC?_PU1_EN & bUCC?_PU0_EN: USB CC pullup resistance selection
+//   00: disable pullup resistance
+//   01: enable 56K pullup resistance for default USB power
+//   10: enable 22K pullup resistance for 1.5A USB power
+//   11: enable 10K pullup resistance for 3A USB power
+sfr UDEV_CTRL       = 0xD1;         // USB device physical port control
+#define bUD_PD_DIS        0x80      // disable USB UDP/UDM pulldown resistance: 0=enable pulldown, 1=disable
+#define bUD_DP_PIN        0x20      // ReadOnly: indicate current UDP pin level
+#define bUD_DM_PIN        0x10      // ReadOnly: indicate current UDM pin level
+#define bUD_LOW_SPEED     0x04      // enable USB physical port low speed: 0=full speed, 1=low speed
+#define bUD_GP_BIT        0x02      // general purpose bit
+#define bUD_PORT_EN       0x01      // enable USB physical port I/O: 0=disable, 1=enable
+sfr UEP1_CTRL       = 0xD2;         // endpoint 1 control
+#define bUEP_R_TOG        0x80      // expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
+#define bUEP_T_TOG        0x40      // prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
+#define bUEP_AUTO_TOG     0x10      // enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
+#define bUEP_R_RES1       0x08      // handshake response type high bit for USB endpoint X receiving (OUT)
+#define bUEP_R_RES0       0x04      // handshake response type low bit for USB endpoint X receiving (OUT)
+#define MASK_UEP_R_RES    0x0C      // bit mask of handshake response type for USB endpoint X receiving (OUT)
+#define UEP_R_RES_ACK     0x00
+#define UEP_R_RES_TOUT    0x04
+#define UEP_R_RES_NAK     0x08
+#define UEP_R_RES_STALL   0x0C
+// bUEP_R_RES1 & bUEP_R_RES0: handshake response type for USB endpoint X receiving (OUT)
+//   00: ACK (ready)
+//   01: no response, time out to host, for non-zero endpoint isochronous transactions
+//   10: NAK (busy)
+//   11: STALL (error)
+#define bUEP_T_RES1       0x02      // handshake response type high bit for USB endpoint X transmittal (IN)
+#define bUEP_T_RES0       0x01      // handshake response type low bit for USB endpoint X transmittal (IN)
+#define MASK_UEP_T_RES    0x03      // bit mask of handshake response type for USB endpoint X transmittal (IN)
+#define UEP_T_RES_ACK     0x00
+#define UEP_T_RES_TOUT    0x01
+#define UEP_T_RES_NAK     0x02
+#define UEP_T_RES_STALL   0x03
+// bUEP_T_RES1 & bUEP_T_RES0: handshake response type for USB endpoint X transmittal (IN)
+//   00: DATA0 or DATA1 then expecting ACK (ready)
+//   01: DATA0 or DATA1 then expecting no response, time out from host, for non-zero endpoint isochronous transactions
+//   10: NAK (busy)
+//   11: STALL (error)
+sfr UEP1_T_LEN      = 0xD3;         // endpoint 1 transmittal length
+sfr UEP2_CTRL       = 0xD4;         // endpoint 2 control
+sfr UEP2_T_LEN      = 0xD5;         // endpoint 2 transmittal length
+sfr UEP3_CTRL       = 0xD6;         // endpoint 3 control
+sfr UEP3_T_LEN      = 0xD7;         // endpoint 3 transmittal length
+sfr USB_INT_FG      = 0xD8;         // USB interrupt flag
+ sbit U_IS_NAK      = USB_INT_FG^7; // ReadOnly: indicate current USB transfer is NAK received
+ sbit U_TOG_OK      = USB_INT_FG^6; // ReadOnly: indicate current USB transfer toggle is OK
+ sbit U_SIE_FREE    = USB_INT_FG^5; // ReadOnly: indicate USB SIE free status
+ sbit UIF_FIFO_OV   = USB_INT_FG^4; // FIFO overflow interrupt flag for USB, direct bit address clear or write 1 to clear
+ sbit UIF_SUSPEND   = USB_INT_FG^2; // USB suspend or resume event interrupt flag, direct bit address clear or write 1 to clear
+ sbit UIF_TRANSFER  = USB_INT_FG^1; // USB transfer completion interrupt flag, direct bit address clear or write 1 to clear
+ sbit UIF_BUS_RST   = USB_INT_FG^0; // bus reset event interrupt flag, direct bit address clear or write 1 to clear
+sfr USB_INT_ST      = 0xD9;         // ReadOnly: USB interrupt status
+#define bUIS_IS_NAK       0x80      // ReadOnly: indicate current USB transfer is NAK received
+#define bUIS_TOG_OK       0x40      // ReadOnly: indicate current USB transfer toggle is OK
+#define bUIS_TOKEN1       0x20      // ReadOnly: current token PID code bit 1 received
+#define bUIS_TOKEN0       0x10      // ReadOnly: current token PID code bit 0 received
+#define MASK_UIS_TOKEN    0x30      // ReadOnly: bit mask of current token PID code received
+#define UIS_TOKEN_OUT     0x00
+#define UIS_TOKEN_SOF     0x10
+#define UIS_TOKEN_IN      0x20
+#define UIS_TOKEN_SETUP   0x30
+// bUIS_TOKEN1 & bUIS_TOKEN0: current token PID code received
+//   00: OUT token PID received
+//   01: SOF token PID received
+//   10: IN token PID received
+//   11: SETUP token PID received
+#define MASK_UIS_ENDP     0x0F      // ReadOnly: bit mask of current transfer endpoint number
+sfr USB_MIS_ST      = 0xDA;         // ReadOnly: USB miscellaneous status
+#define bUMS_SIE_FREE     0x20      // ReadOnly: indicate USB SIE free status
+#define bUMS_R_FIFO_RDY   0x10      // ReadOnly: indicate USB receiving FIFO ready status (not empty)
+#define bUMS_BUS_RESET    0x08      // ReadOnly: indicate USB bus reset status
+#define bUMS_SUSPEND      0x04      // ReadOnly: indicate USB suspend status
+sfr USB_RX_LEN      = 0xDB;         // ReadOnly: USB receiving length
+sfr UEP0_CTRL       = 0xDC;         // endpoint 0 control
+sfr UEP0_T_LEN      = 0xDD;         // endpoint 0 transmittal length
+sfr UEP4_CTRL       = 0xDE;         // endpoint 4 control
+sfr UEP4_T_LEN      = 0xDF;         // endpoint 4 transmittal length
+sfr USB_INT_EN      = 0xE1;         // USB interrupt enable
+#define bUIE_DEV_SOF      0x80      // enable interrupt for SOF received
+#define bUIE_DEV_NAK      0x40      // enable interrupt for NAK responded
+#define bUIE_FIFO_OV      0x10      // enable interrupt for FIFO overflow
+#define bUIE_SUSPEND      0x04      // enable interrupt for USB suspend or resume event
+#define bUIE_TRANSFER     0x02      // enable interrupt for USB transfer completion
+#define bUIE_BUS_RST      0x01      // enable interrupt for USB bus reset event
+sfr USB_CTRL        = 0xE2;         // USB base control
+#define bUC_LOW_SPEED     0x40      // enable USB low speed: 0=full speed, 1=low speed
+#define bUC_DEV_PU_EN     0x20      // USB device enable and internal pullup resistance enable
+#define bUC_SYS_CTRL1     0x20      // USB system control high bit
+#define bUC_SYS_CTRL0     0x10      // USB system control low bit
+#define MASK_UC_SYS_CTRL  0x30      // bit mask of USB system control
+// bUC_SYS_CTRL1 & bUC_SYS_CTRL0: USB system control
+//   00: disable USB device and disable internal pullup resistance
+//   01: enable USB device and disable internal pullup resistance, need external pullup resistance
+//   1x: enable USB device and enable internal pullup resistance
+#define bUC_INT_BUSY      0x08      // enable automatic responding busy during interrupt flag UIF_TRANSFER valid
+#define bUC_RESET_SIE     0x04      // force reset USB SIE, need software clear
+#define bUC_CLR_ALL       0x02      // force clear FIFO and count of USB
+#define bUC_DMA_EN        0x01      // DMA enable and DMA interrupt enable for USB
+sfr USB_DEV_AD      = 0xE3;         // USB device address, lower 7 bits for USB device address
+#define bUDA_GP_BIT       0x80      // general purpose bit
+#define MASK_USB_ADDR     0x7F      // bit mask for USB device address
+sfr16 UEP2_DMA      = 0xE4;         // endpoint 2 buffer start address, little-endian
+sfr UEP2_DMA_L      = 0xE4;         // endpoint 2 buffer start address low byte
+sfr UEP2_DMA_H      = 0xE5;         // endpoint 2 buffer start address high byte
+sfr16 UEP3_DMA      = 0xE6;         // endpoint 3 buffer start address, little-endian
+sfr UEP3_DMA_L      = 0xE6;         // endpoint 3 buffer start address low byte
+sfr UEP3_DMA_H      = 0xE7;         // endpoint 3 buffer start address high byte
+sfr UEP4_1_MOD      = 0xEA;         // endpoint 4/1 mode
+#define bUEP1_RX_EN       0x80      // enable USB endpoint 1 receiving (OUT)
+#define bUEP1_TX_EN       0x40      // enable USB endpoint 1 transmittal (IN)
+#define bUEP1_BUF_MOD     0x10      // buffer mode of USB endpoint 1
+// bUEPn_RX_EN & bUEPn_TX_EN & bUEPn_BUF_MOD: USB endpoint 1/2/3 buffer mode, buffer start address is UEPn_DMA
+//   0 0 x:  disable endpoint and disable buffer
+//   1 0 0:  64 bytes buffer for receiving (OUT endpoint)
+//   1 0 1:  dual 64 bytes buffer by toggle bit bUEP_R_TOG selection for receiving (OUT endpoint), total=128bytes
+//   0 1 0:  64 bytes buffer for transmittal (IN endpoint)
+//   0 1 1:  dual 64 bytes buffer by toggle bit bUEP_T_TOG selection for transmittal (IN endpoint), total=128bytes
+//   1 1 0:  64 bytes buffer for receiving (OUT endpoint) + 64 bytes buffer for transmittal (IN endpoint), total=128bytes
+//   1 1 1:  dual 64 bytes buffer by bUEP_R_TOG selection for receiving (OUT endpoint) + dual 64 bytes buffer by bUEP_T_TOG selection for transmittal (IN endpoint), total=256bytes
+#define bUEP4_RX_EN       0x08      // enable USB endpoint 4 receiving (OUT)
+#define bUEP4_TX_EN       0x04      // enable USB endpoint 4 transmittal (IN)
+// bUEP4_RX_EN & bUEP4_TX_EN: USB endpoint 4 buffer mode, buffer start address is UEP0_DMA
+//   0 0:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint)
+//   1 0:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint) + 64 bytes buffer for endpoint 4 receiving (OUT endpoint), total=128bytes
+//   0 1:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint) + 64 bytes buffer for endpoint 4 transmittal (IN endpoint), total=128bytes
+//   1 1:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint)
+//           + 64 bytes buffer for endpoint 4 receiving (OUT endpoint) + 64 bytes buffer for endpoint 4 transmittal (IN endpoint), total=192bytes
+sfr UEP2_3_MOD      = 0xEB;         // endpoint 2/3 mode
+#define bUEP3_RX_EN       0x80      // enable USB endpoint 3 receiving (OUT)
+#define bUEP3_TX_EN       0x40      // enable USB endpoint 3 transmittal (IN)
+#define bUEP3_BUF_MOD     0x10      // buffer mode of USB endpoint 3
+#define bUEP2_RX_EN       0x08      // enable USB endpoint 2 receiving (OUT)
+#define bUEP2_TX_EN       0x04      // enable USB endpoint 2 transmittal (IN)
+#define bUEP2_BUF_MOD     0x01      // buffer mode of USB endpoint 2
+sfr16 UEP0_DMA      = 0xEC;         // endpoint 0 buffer start address, little-endian
+sfr UEP0_DMA_L      = 0xEC;         // endpoint 0 buffer start address low byte
+sfr UEP0_DMA_H      = 0xED;         // endpoint 0 buffer start address high byte
+sfr16 UEP1_DMA      = 0xEE;         // endpoint 1 buffer start address, little-endian
+sfr UEP1_DMA_L      = 0xEE;         // endpoint 1 buffer start address low byte
+sfr UEP1_DMA_H      = 0xEF;         // endpoint 1 buffer start address high byte
+
+/*----- XDATA: xRAM ------------------------------------------*/
+
+#define XDATA_RAM_SIZE    0x0400    // size of expanded xRAM, xdata SRAM embedded chip
+
+/*----- Reference Information --------------------------------------------*/
+#define ID_CH552          0x52      // chip ID
+#define ID_CH551          0x51      // chip ID
+
+/* Interrupt routine address and interrupt number */
+#define INT_ADDR_INT0     0x0003    // interrupt vector address for INT0
+#define INT_ADDR_TMR0     0x000B    // interrupt vector address for timer0
+#define INT_ADDR_INT1     0x0013    // interrupt vector address for INT1
+#define INT_ADDR_TMR1     0x001B    // interrupt vector address for timer1
+#define INT_ADDR_UART0    0x0023    // interrupt vector address for UART0
+#define INT_ADDR_TMR2     0x002B    // interrupt vector address for timer2
+#define INT_ADDR_SPI0     0x0033    // interrupt vector address for SPI0
+#define INT_ADDR_TKEY     0x003B    // interrupt vector address for touch-key timer
+#define INT_ADDR_USB      0x0043    // interrupt vector address for USB
+#define INT_ADDR_ADC      0x004B    // interrupt vector address for ADC
+#define INT_ADDR_UART1    0x0053    // interrupt vector address for UART1
+#define INT_ADDR_PWMX     0x005B    // interrupt vector address for PWM1/2
+#define INT_ADDR_GPIO     0x0063    // interrupt vector address for GPIO
+#define INT_ADDR_WDOG     0x006B    // interrupt vector address for watch-dog timer
+#define INT_NO_INT0       0         // interrupt number for INT0
+#define INT_NO_TMR0       1         // interrupt number for timer0
+#define INT_NO_INT1       2         // interrupt number for INT1
+#define INT_NO_TMR1       3         // interrupt number for timer1
+#define INT_NO_UART0      4         // interrupt number for UART0
+#define INT_NO_TMR2       5         // interrupt number for timer2
+#define INT_NO_SPI0       6         // interrupt number for SPI0
+#define INT_NO_TKEY       7         // interrupt number for touch-key timer
+#define INT_NO_USB        8         // interrupt number for USB
+#define INT_NO_ADC        9         // interrupt number for ADC
+#define INT_NO_UART1      10        // interrupt number for UART1
+#define INT_NO_PWMX       11        // interrupt number for PWM1/2
+#define INT_NO_GPIO       12        // interrupt number for GPIO
+#define INT_NO_WDOG       13        // interrupt number for watch-dog timer
+
+/* Special Program Space */
+#define DATA_FLASH_ADDR   0xC000    // start address of Data-Flash
+#define BOOT_LOAD_ADDR    0x3800    // start address of boot loader program
+#define ROM_CFG_ADDR      0x3FF8    // chip configuration information address
+#define ROM_CHIP_ID_HX    0x3FFA    // chip ID number highest byte (only low byte valid)
+#define ROM_CHIP_ID_LO    0x3FFC    // chip ID number low word
+#define ROM_CHIP_ID_HI    0x3FFE    // chip ID number high word
+
+/*
+New Instruction:   MOVX @DPTR1,A
+Instruction Code:  0xA5
+Instruction Cycle: 1
+Instruction Operation:
+   step-1. write ACC @DPTR1 into xdata SRAM embedded chip
+   step-2. increase DPTR1
+ASM example:
+       INC  XBUS_AUX
+       MOV  DPTR,#TARGET_ADDR ;DPTR1
+       DEC  XBUS_AUX
+       MOV  DPTR,#SOURCE_ADDR ;DPTR0
+       MOV  R7,#xxH
+ LOOP: MOVX A,@DPTR ;DPTR0
+       INC  DPTR    ;DPTR0, if need
+       DB   0A5H    ;MOVX @DPTR1,A & INC DPTR1
+       DJNZ R7,LOOP
+*/
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif  // __CH552_H__
+
+#ifndef __USB_DEF__
+#define __USB_DEF__
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*----- USB constant and structure define --------------------------------*/
+
+/* USB PID */
+#ifndef USB_PID_SETUP
+#define USB_PID_NULL            0x00    /* reserved PID */
+#define USB_PID_SOF             0x05
+#define USB_PID_SETUP           0x0D
+#define USB_PID_IN              0x09
+#define USB_PID_OUT             0x01
+#define USB_PID_ACK             0x02
+#define USB_PID_NAK             0x0A
+#define USB_PID_STALL           0x0E
+#define USB_PID_DATA0           0x03
+#define USB_PID_DATA1           0x0B
+#define USB_PID_PRE             0x0C
+#endif
+
+/* USB standard device request code */
+#ifndef USB_GET_DESCRIPTOR
+#define USB_GET_STATUS          0x00
+#define USB_CLEAR_FEATURE       0x01
+#define USB_SET_FEATURE         0x03
+#define USB_SET_ADDRESS         0x05
+#define USB_GET_DESCRIPTOR      0x06
+#define USB_SET_DESCRIPTOR      0x07
+#define USB_GET_CONFIGURATION   0x08
+#define USB_SET_CONFIGURATION   0x09
+#define USB_GET_INTERFACE       0x0A
+#define USB_SET_INTERFACE       0x0B
+#define USB_SYNCH_FRAME         0x0C
+#endif
+
+/* USB hub class request code */
+#ifndef HUB_GET_DESCRIPTOR
+#define HUB_GET_STATUS          0x00
+#define HUB_CLEAR_FEATURE       0x01
+#define HUB_GET_STATE           0x02
+#define HUB_SET_FEATURE         0x03
+#define HUB_GET_DESCRIPTOR      0x06
+#define HUB_SET_DESCRIPTOR      0x07
+#endif
+
+/* USB HID class request code */
+#ifndef HID_GET_REPORT
+#define HID_GET_REPORT          0x01
+#define HID_GET_IDLE            0x02
+#define HID_GET_PROTOCOL        0x03
+#define HID_SET_REPORT          0x09
+#define HID_SET_IDLE            0x0A
+#define HID_SET_PROTOCOL        0x0B
+#endif
+
+/* Bit define for USB request type */
+#ifndef USB_REQ_TYP_MASK
+#define USB_REQ_TYP_IN          0x80            /* control IN, device to host */
+#define USB_REQ_TYP_OUT         0x00            /* control OUT, host to device */
+#define USB_REQ_TYP_READ        0x80            /* control read, device to host */
+#define USB_REQ_TYP_WRITE       0x00            /* control write, host to device */
+#define USB_REQ_TYP_MASK        0x60            /* bit mask of request type */
+#define USB_REQ_TYP_STANDARD    0x00
+#define USB_REQ_TYP_CLASS       0x20
+#define USB_REQ_TYP_VENDOR      0x40
+#define USB_REQ_TYP_RESERVED    0x60
+#define USB_REQ_RECIP_MASK      0x1F            /* bit mask of request recipient */
+#define USB_REQ_RECIP_DEVICE    0x00
+#define USB_REQ_RECIP_INTERF    0x01
+#define USB_REQ_RECIP_ENDP      0x02
+#define USB_REQ_RECIP_OTHER     0x03
+#endif
+
+/* USB request type for hub class request */
+#ifndef HUB_GET_HUB_DESCRIPTOR
+#define HUB_CLEAR_HUB_FEATURE   0x20
+#define HUB_CLEAR_PORT_FEATURE  0x23
+#define HUB_GET_BUS_STATE       0xA3
+#define HUB_GET_HUB_DESCRIPTOR  0xA0
+#define HUB_GET_HUB_STATUS      0xA0
+#define HUB_GET_PORT_STATUS     0xA3
+#define HUB_SET_HUB_DESCRIPTOR  0x20
+#define HUB_SET_HUB_FEATURE     0x20
+#define HUB_SET_PORT_FEATURE    0x23
+#endif
+
+/* Hub class feature selectors */
+#ifndef HUB_PORT_RESET
+#define HUB_C_HUB_LOCAL_POWER   0
+#define HUB_C_HUB_OVER_CURRENT  1
+#define HUB_PORT_CONNECTION     0
+#define HUB_PORT_ENABLE         1
+#define HUB_PORT_SUSPEND        2
+#define HUB_PORT_OVER_CURRENT   3
+#define HUB_PORT_RESET          4
+#define HUB_PORT_POWER          8
+#define HUB_PORT_LOW_SPEED      9
+#define HUB_C_PORT_CONNECTION   16
+#define HUB_C_PORT_ENABLE       17
+#define HUB_C_PORT_SUSPEND      18
+#define HUB_C_PORT_OVER_CURRENT 19
+#define HUB_C_PORT_RESET        20
+#endif
+
+/* USB descriptor type */
+#ifndef USB_DESCR_TYP_DEVICE
+#define USB_DESCR_TYP_DEVICE    0x01
+#define USB_DESCR_TYP_CONFIG    0x02
+#define USB_DESCR_TYP_STRING    0x03
+#define USB_DESCR_TYP_INTERF    0x04
+#define USB_DESCR_TYP_ENDP      0x05
+#define USB_DESCR_TYP_QUALIF    0x06
+#define USB_DESCR_TYP_SPEED     0x07
+#define USB_DESCR_TYP_OTG       0x09
+#define USB_DESCR_TYP_HID       0x21
+#define USB_DESCR_TYP_REPORT    0x22
+#define USB_DESCR_TYP_PHYSIC    0x23
+#define USB_DESCR_TYP_CS_INTF   0x24
+#define USB_DESCR_TYP_CS_ENDP   0x25
+#define USB_DESCR_TYP_HUB       0x29
+#endif
+
+/* USB device class */
+#ifndef USB_DEV_CLASS_HUB
+#define USB_DEV_CLASS_RESERVED  0x00
+#define USB_DEV_CLASS_AUDIO     0x01
+#define USB_DEV_CLASS_COMMUNIC  0x02
+#define USB_DEV_CLASS_HID       0x03
+#define USB_DEV_CLASS_MONITOR   0x04
+#define USB_DEV_CLASS_PHYSIC_IF 0x05
+#define USB_DEV_CLASS_POWER     0x06
+#define USB_DEV_CLASS_PRINTER   0x07
+#define USB_DEV_CLASS_STORAGE   0x08
+#define USB_DEV_CLASS_HUB       0x09
+#define USB_DEV_CLASS_VEN_SPEC  0xFF
+#endif
+
+/* USB endpoint type and attributes */
+#ifndef USB_ENDP_TYPE_MASK
+#define USB_ENDP_DIR_MASK       0x80
+#define USB_ENDP_ADDR_MASK      0x0F
+#define USB_ENDP_TYPE_MASK      0x03
+#define USB_ENDP_TYPE_CTRL      0x00
+#define USB_ENDP_TYPE_ISOCH     0x01
+#define USB_ENDP_TYPE_BULK      0x02
+#define USB_ENDP_TYPE_INTER     0x03
+#endif
+
+#ifndef USB_DEVICE_ADDR
+#define	USB_DEVICE_ADDR			0x02	/* ĬÈϵÄUSBÉ豸µØÖ· */
+#endif
+#ifndef DEFAULT_ENDP0_SIZE
+#define DEFAULT_ENDP0_SIZE      8       /* default maximum packet size for endpoint 0 */
+#endif
+#ifndef MAX_PACKET_SIZE
+#define MAX_PACKET_SIZE         64      /* maximum packet size */
+#endif
+#ifndef USB_BO_CBW_SIZE
+#define USB_BO_CBW_SIZE			0x1F	/* ÃüÁî¿éCBWµÄ×ܳ¤¶È */
+#define USB_BO_CSW_SIZE			0x0D	/* ÃüÁî״̬¿éCSWµÄ×ܳ¤¶È */
+#endif
+#ifndef USB_BO_CBW_SIG0
+#define USB_BO_CBW_SIG0         0x55    /* ÃüÁî¿éCBWʶ±ð±êÖ¾'USBC' */
+#define USB_BO_CBW_SIG1         0x53
+#define USB_BO_CBW_SIG2         0x42
+#define USB_BO_CBW_SIG3         0x43
+#define USB_BO_CSW_SIG0         0x55    /* ÃüÁî״̬¿éCSWʶ±ð±êÖ¾'USBS' */
+#define USB_BO_CSW_SIG1         0x53
+#define USB_BO_CSW_SIG2         0x42
+#define USB_BO_CSW_SIG3         0x53
+#endif
+
+typedef struct _USB_SETUP_REQ {
+    UINT8 bRequestType;
+    UINT8 bRequest;
+    UINT8 wValueL;
+    UINT8 wValueH;
+    UINT8 wIndexL;
+    UINT8 wIndexH;
+    UINT8 wLengthL;
+    UINT8 wLengthH;
+} USB_SETUP_REQ, *PUSB_SETUP_REQ;
+
+typedef USB_SETUP_REQ xdata *PXUSB_SETUP_REQ;
+
+typedef struct _USB_DEVICE_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bcdUSBL;
+    UINT8 bcdUSBH;
+    UINT8 bDeviceClass;
+    UINT8 bDeviceSubClass;
+    UINT8 bDeviceProtocol;
+    UINT8 bMaxPacketSize0;
+    UINT8 idVendorL;
+    UINT8 idVendorH;
+    UINT8 idProductL;
+    UINT8 idProductH;
+    UINT8 bcdDeviceL;
+    UINT8 bcdDeviceH;
+    UINT8 iManufacturer;
+    UINT8 iProduct;
+    UINT8 iSerialNumber;
+    UINT8 bNumConfigurations;
+} USB_DEV_DESCR, *PUSB_DEV_DESCR;
+
+typedef USB_DEV_DESCR xdata *PXUSB_DEV_DESCR;
+
+typedef struct _USB_CONFIG_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 wTotalLengthL;
+    UINT8 wTotalLengthH;
+    UINT8 bNumInterfaces;
+    UINT8 bConfigurationValue;
+    UINT8 iConfiguration;
+    UINT8 bmAttributes;
+    UINT8 MaxPower;
+} USB_CFG_DESCR, *PUSB_CFG_DESCR;
+
+typedef USB_CFG_DESCR xdata *PXUSB_CFG_DESCR;
+
+typedef struct _USB_INTERF_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bInterfaceNumber;
+    UINT8 bAlternateSetting;
+    UINT8 bNumEndpoints;
+    UINT8 bInterfaceClass;
+    UINT8 bInterfaceSubClass;
+    UINT8 bInterfaceProtocol;
+    UINT8 iInterface;
+} USB_ITF_DESCR, *PUSB_ITF_DESCR;
+
+typedef USB_ITF_DESCR xdata *PXUSB_ITF_DESCR;
+
+typedef struct _USB_ENDPOINT_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bEndpointAddress;
+    UINT8 bmAttributes;
+    UINT8 wMaxPacketSizeL;
+    UINT8 wMaxPacketSizeH;
+    UINT8 bInterval;
+} USB_ENDP_DESCR, *PUSB_ENDP_DESCR;
+
+typedef USB_ENDP_DESCR xdata *PXUSB_ENDP_DESCR;
+
+typedef struct _USB_CONFIG_DESCR_LONG {
+    USB_CFG_DESCR   cfg_descr;
+    USB_ITF_DESCR   itf_descr;
+    USB_ENDP_DESCR  endp_descr[1];
+} USB_CFG_DESCR_LONG, *PUSB_CFG_DESCR_LONG;
+
+typedef USB_CFG_DESCR_LONG xdata *PXUSB_CFG_DESCR_LONG;
+
+typedef struct _USB_HUB_DESCR {
+    UINT8 bDescLength;
+    UINT8 bDescriptorType;
+    UINT8 bNbrPorts;
+    UINT8 wHubCharacteristicsL;
+    UINT8 wHubCharacteristicsH;
+    UINT8 bPwrOn2PwrGood;
+    UINT8 bHubContrCurrent;
+    UINT8 DeviceRemovable;
+    UINT8 PortPwrCtrlMask;
+} USB_HUB_DESCR, *PUSB_HUB_DESCR;
+
+typedef USB_HUB_DESCR xdata *PXUSB_HUB_DESCR;
+
+typedef struct _USB_HID_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bcdHIDL;
+    UINT8 bcdHIDH;
+    UINT8 bCountryCode;
+    UINT8 bNumDescriptors;
+    UINT8 bDescriptorTypeX;
+    UINT8 wDescriptorLengthL;
+    UINT8 wDescriptorLengthH;
+} USB_HID_DESCR, *PUSB_HID_DESCR;
+
+typedef USB_HID_DESCR xdata *PXUSB_HID_DESCR;
+
+typedef struct _UDISK_BOC_CBW {         /* command of BulkOnly USB-FlashDisk */
+    UINT8 mCBW_Sig0;
+    UINT8 mCBW_Sig1;
+    UINT8 mCBW_Sig2;
+    UINT8 mCBW_Sig3;
+    UINT8 mCBW_Tag0;
+    UINT8 mCBW_Tag1;
+    UINT8 mCBW_Tag2;
+    UINT8 mCBW_Tag3;
+    UINT8 mCBW_DataLen0;
+    UINT8 mCBW_DataLen1;
+    UINT8 mCBW_DataLen2;
+    UINT8 mCBW_DataLen3;                /* uppest byte of data length, always is 0 */
+    UINT8 mCBW_Flag;                    /* transfer direction and etc. */
+    UINT8 mCBW_LUN;
+    UINT8 mCBW_CB_Len;                  /* length of command block */
+    UINT8 mCBW_CB_Buf[16];              /* command block buffer */
+} UDISK_BOC_CBW, *PUDISK_BOC_CBW;
+
+typedef UDISK_BOC_CBW xdata *PXUDISK_BOC_CBW;
+
+typedef struct _UDISK_BOC_CSW {         /* status of BulkOnly USB-FlashDisk */
+    UINT8 mCSW_Sig0;
+    UINT8 mCSW_Sig1;
+    UINT8 mCSW_Sig2;
+    UINT8 mCSW_Sig3;
+    UINT8 mCSW_Tag0;
+    UINT8 mCSW_Tag1;
+    UINT8 mCSW_Tag2;
+    UINT8 mCSW_Tag3;
+    UINT8 mCSW_Residue0;                /* return: remainder bytes */
+    UINT8 mCSW_Residue1;
+    UINT8 mCSW_Residue2;
+    UINT8 mCSW_Residue3;                /* uppest byte of remainder length, always is 0 */
+    UINT8 mCSW_Status;                  /* return: result status */
+} UDISK_BOC_CSW, *PUDISK_BOC_CSW;
+
+typedef UDISK_BOC_CSW xdata *PXUDISK_BOC_CSW;
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif  // __USB_DEF__
diff --git a/USB-MCU/TK_usb_CH552_NS/Public/CH552.INC b/USB-MCU/TK_usb_CH552_NS/Public/CH552.INC
new file mode 100644
index 0000000..75a4414
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552_NS/Public/CH552.INC
@@ -0,0 +1,1034 @@
+;/*--------------------------------------------------------------------------
+;CH552.INC
+;Header file for CH552 microcontrollers.
+;****************************************
+;**  Copyright  (C)  W.ch  1999-2016   **
+;**  Web:              http://wch.cn   **
+;****************************************
+;--------------------------------------------------------------------------*/
+
+$SAVE
+$NOLIST
+
+// 3 blocks: __BASE_TYPE__, __CH552_H__, __USB_DEF__
+
+#ifndef __BASE_TYPE__
+#define __BASE_TYPE__
+
+/*----- constant and type define -----------------------------------------*/
+
+#ifndef TRUE
+#define TRUE    1
+#define FALSE   0
+#endif
+#ifndef NULL
+#define NULL    0
+#endif
+
+#endif  // __BASE_TYPE__
+
+#ifndef __CH552_H__
+#define __CH552_H__
+
+/*----- SFR --------------------------------------------------------------*/
+/*  sbit are bit addressable, others are byte addressable */
+
+/*  System Registers  */
+sfr PSW             = 0xD0;         // program status word
+ sbit CY            = PSW^7;        // carry flag
+ sbit AC            = PSW^6;        // auxiliary carry flag
+ sbit F0            = PSW^5;        // bit addressable general purpose flag 0
+ sbit RS1           = PSW^4;        // register R0-R7 bank selection high bit
+ sbit RS0           = PSW^3;        // register R0-R7 bank selection low bit
+#define MASK_PSW_RS       0x18      // bit mask of register R0-R7 bank selection
+// RS1 & RS0: register R0-R7 bank selection
+//    00 - bank 0, R0-R7 @ address 0x00-0x07
+//    01 - bank 1, R0-R7 @ address 0x08-0x0F
+//    10 - bank 2, R0-R7 @ address 0x10-0x17
+//    11 - bank 3, R0-R7 @ address 0x18-0x1F
+ sbit OV            = PSW^2;        // overflow flag
+ sbit F1            = PSW^1;        // bit addressable general purpose flag 1
+ sbit P             = PSW^0;        // ReadOnly: parity flag
+sfr ACC             = 0xE0;         // accumulator
+sfr B               = 0xF0;         // general purpose register B
+sfr SP              = 0x81;         // stack pointer
+//sfr16 DPTR          = 0x82;         // DPTR pointer, little-endian
+sfr DPL             = 0x82;         // data pointer low
+sfr DPH             = 0x83;         // data pointer high
+sfr SAFE_MOD        = 0xA1;         // WriteOnly: writing safe mode
+//sfr CHIP_ID         = 0xA1;         // ReadOnly: reading chip ID
+#define CHIP_ID           SAFE_MOD
+sfr GLOBAL_CFG      = 0xB1;         // global config, Write@SafeMode
+#define bBOOT_LOAD        0x20      // ReadOnly: boot loader status for discriminating BootLoader or Application: set 1 by power on reset, clear 0 by software reset
+#define bSW_RESET         0x10      // software reset bit, auto clear by hardware
+#define bCODE_WE          0x08      // enable flash-ROM (include code & Data-Flash) being program or erasing: 0=writing protect, 1=enable program and erase
+#define bDATA_WE          0x04      // enable Data-Flash (flash-ROM data area) being program or erasing: 0=writing protect, 1=enable program and erase
+#define bLDO3V3_OFF       0x02      // disable 5V->3.3V LDO: 0=enable LDO for USB and internal oscillator under 5V power, 1=disable LDO, V33 pin input external 3.3V power
+#define bWDOG_EN          0x01      // enable watch-dog reset if watch-dog timer overflow: 0=as timer only, 1=enable reset if timer overflow
+
+/* Clock and Sleep and Power Registers */
+sfr PCON            = 0x87;         // power control and reset flag
+#define SMOD              0x80      // baud rate selection for UART0 mode 1/2/3: 0=slow(Fsys/128 @mode2, TF1/32 @mode1/3, no effect for TF2),
+                                    //   1=fast(Fsys/32 @mode2, TF1/16 @mode1/3, no effect for TF2)
+#define bRST_FLAG1        0x20      // ReadOnly: recent reset flag high bit
+#define bRST_FLAG0        0x10      // ReadOnly: recent reset flag low bit
+#define MASK_RST_FLAG     0x30      // ReadOnly: bit mask of recent reset flag
+#define RST_FLAG_SW       0x00
+#define RST_FLAG_POR      0x10
+#define RST_FLAG_WDOG     0x20
+#define RST_FLAG_PIN      0x30
+// bPC_RST_FLAG1 & bPC_RST_FLAG0: recent reset flag
+//    00 - software reset, by bSW_RESET=1 @(bBOOT_LOAD=0 or bWDOG_EN=1)
+//    01 - power on reset
+//    10 - watch-dog timer overflow reset
+//    11 - external input manual reset by RST pin
+#define GF1               0x08      // general purpose flag bit 1
+#define GF0               0x04      // general purpose flag bit 0
+#define PD                0x02      // power-down enable bit, auto clear by wake-up hardware
+sfr CLOCK_CFG       = 0xB9;         // system clock config: lower 3 bits for system clock Fsys, Write@SafeMode
+#define bOSC_EN_INT       0x80      // internal oscillator enable and original clock selection: 1=enable & select internal clock, 0=disable & select external clock
+#define bOSC_EN_XT        0x40      // external oscillator enable, need quartz crystal or ceramic resonator between XI and XO pins
+#define bWDOG_IF_TO       0x20      // ReadOnly: watch-dog timer overflow interrupt flag, cleared by reload watch-dog count or auto cleared when MCU enter interrupt routine
+#define bROM_CLK_FAST     0x10      // flash-ROM clock frequency selection: 0=normal(for Fosc>=16MHz), 1=fast(for Fosc<16MHz)
+#define bRST              0x08      // ReadOnly: pin RST input
+#define bT2EX_            0x08      // alternate pin for T2EX
+#define bCAP2_            0x08      // alternate pin for CAP2
+#define MASK_SYS_CK_SEL   0x07      // bit mask of system clock Fsys selection
+/*
+   Fxt = 24MHz(8MHz~25MHz for non-USB application), from external oscillator @XI&XO
+   Fosc = bOSC_EN_INT ? 24MHz : Fxt
+   Fpll = Fosc * 4 => 96MHz (32MHz~100MHz for non-USB application)
+   Fusb4x = Fpll / 2 => 48MHz (Fixed)
+              MASK_SYS_CK_SEL[2] [1] [0]
+   Fsys = Fpll/3   =  32MHz:  1   1   1
+   Fsys = Fpll/4   =  24MHz:  1   1   0
+   Fsys = Fpll/6   =  16MHz:  1   0   1
+   Fsys = Fpll/8   =  12MHz:  1   0   0
+   Fsys = Fpll/16  =   6MHz:  0   1   1
+   Fsys = Fpll/32  =   3MHz:  0   1   0
+   Fsys = Fpll/128 = 750KHz:  0   0   1
+   Fsys = Fpll/512 =187.5KHz: 0   0   0
+*/
+sfr WAKE_CTRL       = 0xA9;         // wake-up control, Write@SafeMode
+#define bWAK_BY_USB       0x80      // enable wake-up by USB event
+#define bWAK_RXD1_LO      0x40      // enable wake-up by RXD1 low level
+#define bWAK_P1_5_LO      0x20      // enable wake-up by pin P1.5 low level
+#define bWAK_P1_4_LO      0x10      // enable wake-up by pin P1.4 low level
+#define bWAK_P1_3_LO      0x08      // enable wake-up by pin P1.3 low level
+#define bWAK_RST_HI       0x04      // enable wake-up by pin RST high level
+#define bWAK_P3_2E_3L     0x02      // enable wake-up by pin P3.2 (INT0) edge or pin P3.3 (INT1) low level
+#define bWAK_RXD0_LO      0x01      // enable wake-up by RXD0 low level
+sfr RESET_KEEP      = 0xFE;         // value keeper during reset
+sfr WDOG_COUNT      = 0xFF;         // watch-dog count, count by clock frequency Fsys/65536
+
+/*  Interrupt Registers  */
+sfr IE              = 0xA8;         // interrupt enable
+ sbit EA            = IE^7;         // enable global interrupts: 0=disable, 1=enable if E_DIS=0
+ sbit E_DIS         = IE^6;         // disable global interrupts, intend to inhibit interrupt during some flash-ROM operation: 0=enable if EA=1, 1=disable
+ sbit ET2           = IE^5;         // enable timer2 interrupt
+ sbit ES            = IE^4;         // enable UART0 interrupt
+ sbit ET1           = IE^3;         // enable timer1 interrupt
+ sbit EX1           = IE^2;         // enable external interrupt INT1
+ sbit ET0           = IE^1;         // enable timer0 interrupt
+ sbit EX0           = IE^0;         // enable external interrupt INT0
+sfr IP              = 0xB8;         // interrupt priority and current priority
+ sbit PH_FLAG       = IP^7;         // ReadOnly: high level priority action flag
+ sbit PL_FLAG       = IP^6;         // ReadOnly: low level priority action flag
+// PH_FLAG & PL_FLAG: current interrupt priority
+//    00 - no interrupt now
+//    01 - low level priority interrupt action now
+//    10 - high level priority interrupt action now
+//    11 - unknown error
+ sbit PT2           = IP^5;         // timer2 interrupt priority level
+ sbit PS            = IP^4;         // UART0 interrupt priority level
+ sbit PT1           = IP^3;         // timer1 interrupt priority level
+ sbit PX1           = IP^2;         // external interrupt INT1 priority level
+ sbit PT0           = IP^1;         // timer0 interrupt priority level
+ sbit PX0           = IP^0;         // external interrupt INT0 priority level
+sfr IE_EX           = 0xE8;         // extend interrupt enable
+ sbit IE_WDOG       = IE_EX^7;      // enable watch-dog timer interrupt
+ sbit IE_GPIO       = IE_EX^6;      // enable GPIO input interrupt
+ sbit IE_PWMX       = IE_EX^5;      // enable PWM1/2 interrupt
+ sbit IE_UART1      = IE_EX^4;      // enable UART1 interrupt
+ sbit IE_ADC        = IE_EX^3;      // enable ADC interrupt
+ sbit IE_USB        = IE_EX^2;      // enable USB interrupt
+ sbit IE_TKEY       = IE_EX^1;      // enable touch-key timer interrupt
+ sbit IE_SPI0       = IE_EX^0;      // enable SPI0 interrupt
+sfr IP_EX           = 0xE9;         // extend interrupt priority
+#define bIP_LEVEL         0x80      // ReadOnly: current interrupt nested level: 0=no interrupt or two levels, 1=one level
+#define bIP_GPIO          0x40      // GPIO input interrupt priority level
+#define bIP_PWMX          0x20      // PWM1/2 interrupt priority level
+#define bIP_UART1         0x10      // UART1 interrupt priority level
+#define bIP_ADC           0x08      // ADC interrupt priority level
+#define bIP_USB           0x04      // USB interrupt priority level
+#define bIP_TKEY          0x02      // touch-key timer interrupt priority level
+#define bIP_SPI0          0x01      // SPI0 interrupt priority level
+sfr GPIO_IE         = 0xC7;         // GPIO interrupt enable
+#define bIE_IO_EDGE       0x80      // enable GPIO edge interrupt: 0=low/high level, 1=falling/rising edge
+#define bIE_RXD1_LO       0x40      // enable interrupt by RXD1 low level / falling edge
+#define bIE_P1_5_LO       0x20      // enable interrupt by pin P1.5 low level / falling edge
+#define bIE_P1_4_LO       0x10      // enable interrupt by pin P1.4 low level / falling edge
+#define bIE_P1_3_LO       0x08      // enable interrupt by pin P1.3 low level / falling edge
+#define bIE_RST_HI        0x04      // enable interrupt by pin RST high level / rising edge
+#define bIE_P3_1_LO       0x02      // enable interrupt by pin P3.1 low level / falling edge
+#define bIE_RXD0_LO       0x01      // enable interrupt by RXD0 low level / falling edge
+
+/*  FlashROM and Data-Flash Registers  */
+sfr16 ROM_ADDR      = 0x84;         // address for flash-ROM, little-endian
+sfr ROM_ADDR_L      = 0x84;         // address low byte for flash-ROM
+sfr ROM_ADDR_H      = 0x85;         // address high byte for flash-ROM
+sfr16 ROM_DATA      = 0x8E;         // data for flash-ROM writing, little-endian
+sfr ROM_DATA_L      = 0x8E;         // data low byte for flash-ROM writing, data byte for Data-Flash reading/writing
+sfr ROM_DATA_H      = 0x8F;         // data high byte for flash-ROM writing
+sfr ROM_CTRL        = 0x86;         // WriteOnly: flash-ROM control
+#define ROM_CMD_WRITE     0x9A      // WriteOnly: flash-ROM word or Data-Flash byte write operation command
+#define ROM_CMD_READ      0x8E      // WriteOnly: Data-Flash byte read operation command
+//sfr ROM_STATUS      = 0x86;         // ReadOnly: flash-ROM status
+#define ROM_STATUS        ROM_CTRL
+#define bROM_ADDR_OK      0x40      // ReadOnly: flash-ROM writing operation address valid flag, can be reviewed before or after operation: 0=invalid parameter, 1=address valid
+#define bROM_CMD_ERR      0x02      // ReadOnly: flash-ROM operation command error flag: 0=command accepted, 1=unknown command
+
+/*  Port Registers  */
+sfr P1              = 0x90;         // port 1 input & output
+ sbit SCK           = P1^7;         // serial clock for SPI0
+ sbit TXD1          = P1^7;         // TXD output for UART1
+ sbit TIN5          = P1^7;         // TIN5 for Touch-Key
+ sbit MISO          = P1^6;         // master serial data input or slave serial data output for SPI0
+ sbit RXD1          = P1^6;         // RXD input for UART1
+ sbit TIN4          = P1^6;         // TIN4 for Touch-Key
+ sbit MOSI          = P1^5;         // master serial data output or slave serial data input for SPI0
+ sbit PWM1          = P1^5;         // PWM output for PWM1
+ sbit TIN3          = P1^5;         // TIN3 for Touch-Key
+ sbit UCC2          = P1^5;         // CC2 for USB type-C
+ sbit AIN2          = P1^5;         // AIN2 for ADC
+ sbit T2_           = P1^4;         // alternate pin for T2
+ sbit CAP1_         = P1^4;         // alternate pin for CAP1
+ sbit SCS           = P1^4;         // slave chip-selection input for SPI0
+ sbit TIN2          = P1^4;         // TIN2 for Touch-Key
+ sbit UCC1          = P1^4;         // CC1 for USB type-C
+ sbit AIN1          = P1^4;         // AIN1 for ADC
+ sbit TXD_          = P1^3;         // alternate pin for TXD of UART0
+ sbit RXD_          = P1^2;         // alternate pin for RXD of UART0
+ sbit T2EX          = P1^1;         // external trigger input for timer2 reload & capture
+ sbit CAP2          = P1^1;         // capture2 input for timer2
+ sbit TIN1          = P1^1;         // TIN1 for Touch-Key
+ sbit VBUS2         = P1^1;         // VBUS2 for USB type-C
+ sbit AIN0          = P1^1;         // AIN0 for ADC
+ sbit T2            = P1^0;         // external count input
+ sbit CAP1          = P1^0;         // capture1 input for timer2
+ sbit TIN0          = P1^0;         // TIN0 for Touch-Key
+sfr P1_MOD_OC       = 0x92;         // port 1 output mode: 0=push-pull, 1=open-drain
+sfr P1_DIR_PU       = 0x93;         // port 1 direction for push-pull or pullup enable for open-drain
+// Pn_MOD_OC & Pn_DIR_PU: pin input & output configuration for Pn (n=1/3)
+//   0 0:  float input only, without pullup resistance
+//   0 1:  push-pull output, strong driving high level and low level
+//   1 0:  open-drain output and input without pullup resistance
+//   1 1:  quasi-bidirectional (standard 8051 mode), open-drain output and input with pullup resistance, just driving high level strongly for 2 clocks if turning output level from low to high
+#define bSCK              0x80      // serial clock for SPI0
+#define bTXD1             0x80      // TXD output for UART1
+#define bMISO             0x40      // master serial data input or slave serial data output for SPI0
+#define bRXD1             0x40      // RXD input for UART1
+#define bMOSI             0x20      // master serial data output or slave serial data input for SPI0
+#define bPWM1             0x20      // PWM output for PWM1
+#define bUCC2             0x20      // CC2 for USB type-C
+#define bAIN2             0x20      // AIN2 for ADC
+#define bT2_              0x10      // alternate pin for T2
+#define bCAP1_            0x10      // alternate pin for CAP1
+#define bSCS              0x10      // slave chip-selection input for SPI0
+#define bUCC1             0x10      // CC1 for USB type-C
+#define bAIN1             0x10      // AIN1 for ADC
+#define bTXD_             0x08      // alternate pin for TXD of UART0
+#define bRXD_             0x04      // alternate pin for RXD of UART0
+#define bT2EX             0x02      // external trigger input for timer2 reload & capture
+#define bCAP2             bT2EX     // capture2 input for timer2
+#define bVBUS2            0x02      // VBUS2 for USB type-C
+#define bAIN0             0x02      // AIN0 for ADC
+#define bT2               0x01      // external count input or clock output for timer2
+#define bCAP1             bT2       // capture1 input for timer2
+sfr P2              = 0xA0;         // port 2
+sfr P3              = 0xB0;         // port 3 input & output
+ sbit UDM           = P3^7;         // ReadOnly: pin UDM input
+ sbit UDP           = P3^6;         // ReadOnly: pin UDP input
+ sbit T1            = P3^5;         // external count input for timer1
+ sbit PWM2          = P3^4;         // PWM output for PWM2
+ sbit RXD1_         = P3^4;         // alternate pin for RXD1
+ sbit T0            = P3^4;         // external count input for timer0
+ sbit INT1          = P3^3;         // external interrupt 1 input
+ sbit TXD1_         = P3^2;         // alternate pin for TXD1
+ sbit INT0          = P3^2;         // external interrupt 0 input
+ sbit VBUS1         = P3^2;         // VBUS1 for USB type-C
+ sbit AIN3          = P3^2;         // AIN3 for ADC
+ sbit PWM2_         = P3^1;         // alternate pin for PWM2
+ sbit TXD           = P3^1;         // TXD output for UART0
+ sbit PWM1_         = P3^0;         // alternate pin for PWM1
+ sbit RXD           = P3^0;         // RXD input for UART0
+sfr P3_MOD_OC       = 0x96;         // port 3 output mode: 0=push-pull, 1=open-drain
+sfr P3_DIR_PU       = 0x97;         // port 3 direction for push-pull or pullup enable for open-drain
+#define bUDM              0x80      // ReadOnly: pin UDM input
+#define bUDP              0x40      // ReadOnly: pin UDP input
+#define bT1               0x20      // external count input for timer1
+#define bPWM2             0x10      // PWM output for PWM2
+#define bRXD1_            0x10      // alternate pin for RXD1
+#define bT0               0x10      // external count input for timer0
+#define bINT1             0x08      // external interrupt 1 input
+#define bTXD1_            0x04      // alternate pin for TXD1
+#define bINT0             0x04      // external interrupt 0 input
+#define bVBUS1            0x04      // VBUS1 for USB type-C
+#define bAIN3             0x04      // AIN3 for ADC
+#define bPWM2_            0x02      // alternate pin for PWM2
+#define bTXD              0x02      // TXD output for UART0
+#define bPWM1_            0x01      // alternate pin for PWM1
+#define bRXD              0x01      // RXD input for UART0
+sfr PIN_FUNC        = 0xC6;         // pin function selection
+#define bUSB_IO_EN        0x80      // USB UDP/UDM I/O pin enable: 0=P3.6/P3.7 as GPIO, 1=P3.6/P3.7 as USB
+#define bIO_INT_ACT       0x40      // ReadOnly: GPIO interrupt request action status
+#define bUART1_PIN_X      0x20      // UART1 alternate pin enable: 0=RXD1/TXD1 on P1.6/P1.7, 1=RXD1/TXD1 on P3.4/P3.2
+#define bUART0_PIN_X      0x10      // UART0 alternate pin enable: 0=RXD0/TXD0 on P3.0/P3.1, 1=RXD0/TXD0 on P1.2/P1.3
+#define bPWM2_PIN_X       0x08      // PWM2 alternate pin enable: 0=PWM2 on P3.4, 1=PWM2 on P3.1
+#define bPWM1_PIN_X       0x04      // PWM1 alternate pin enable: 0=PWM1 on P1.5, 1=PWM1 on P3.0
+#define bT2EX_PIN_X       0x02      // T2EX/CAP2 alternate pin enable: 0=T2EX/CAP2 on P1.1, 1=T2EX/CAP2 on RST
+#define bT2_PIN_X         0x01      // T2/CAP1 alternate pin enable: 0=T2/CAP1 on P1.1, 1=T2/CAP1 on P1.4
+sfr XBUS_AUX        = 0xA2;         // xBUS auxiliary setting
+#define bUART0_TX         0x80      // ReadOnly: indicate UART0 transmittal status
+#define bUART0_RX         0x40      // ReadOnly: indicate UART0 receiving status
+#define bSAFE_MOD_ACT     0x20      // ReadOnly: safe mode action status
+#define GF2               0x08      // general purpose flag bit 2
+#define bDPTR_AUTO_INC    0x04      // enable DPTR auto increase if finished MOVX_@DPTR instruction
+#define DPS               0x01      // dual DPTR selection: 0=DPTR0 selected, 1=DPTR1 selected
+
+/*  Timer0/1 Registers  */
+sfr TCON            = 0x88;         // timer 0/1 control and external interrupt control
+ sbit TF1           = TCON^7;       // timer1 overflow & interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit TR1           = TCON^6;       // timer1 run enable
+ sbit TF0           = TCON^5;       // timer0 overflow & interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit TR0           = TCON^4;       // timer0 run enable
+ sbit IE1           = TCON^3;       // INT1 interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit IT1           = TCON^2;       // INT1 interrupt type: 0=low level action, 1=falling edge action
+ sbit IE0           = TCON^1;       // INT0 interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit IT0           = TCON^0;       // INT0 interrupt type: 0=low level action, 1=falling edge action
+sfr TMOD            = 0x89;         // timer 0/1 mode
+#define bT1_GATE          0x80      // gate control of timer1: 0=timer1 run enable while TR1=1, 1=timer1 run enable while P3.3 (INT1) pin is high and TR1=1
+#define bT1_CT            0x40      // counter or timer mode selection for timer1: 0=timer, use internal clock, 1=counter, use P3.5 (T1) pin falling edge as clock
+#define bT1_M1            0x20      // timer1 mode high bit
+#define bT1_M0            0x10      // timer1 mode low bit
+#define MASK_T1_MOD       0x30      // bit mask of timer1 mode
+// bT1_M1 & bT1_M0: timer1 mode
+//   00: mode 0, 13-bit timer or counter by cascaded TH1 and lower 5 bits of TL1, the upper 3 bits of TL1 are ignored
+//   01: mode 1, 16-bit timer or counter by cascaded TH1 and TL1
+//   10: mode 2, TL1 operates as 8-bit timer or counter, and TH1 provide initial value for TL1 auto-reload
+//   11: mode 3, stop timer1
+#define bT0_GATE          0x08      // gate control of timer0: 0=timer0 run enable while TR0=1, 1=timer0 run enable while P3.2 (INT0) pin is high and TR0=1
+#define bT0_CT            0x04      // counter or timer mode selection for timer0: 0=timer, use internal clock, 1=counter, use P3.4 (T0) pin falling edge as clock
+#define bT0_M1            0x02      // timer0 mode high bit
+#define bT0_M0            0x01      // timer0 mode low bit
+#define MASK_T0_MOD       0x03      // bit mask of timer0 mode
+// bT0_M1 & bT0_M0: timer0 mode
+//   00: mode 0, 13-bit timer or counter by cascaded TH0 and lower 5 bits of TL0, the upper 3 bits of TL0 are ignored
+//   01: mode 1, 16-bit timer or counter by cascaded TH0 and TL0
+//   10: mode 2, TL0 operates as 8-bit timer or counter, and TH0 provide initial value for TL0 auto-reload
+//   11: mode 3, TL0 is 8-bit timer or counter controlled by standard timer0 bits, TH0 is 8-bit timer using TF1 and controlled by TR1, timer1 run enable if it is not mode 3
+sfr TL0             = 0x8A;         // low byte of timer 0 count
+sfr TL1             = 0x8B;         // low byte of timer 1 count
+sfr TH0             = 0x8C;         // high byte of timer 0 count
+sfr TH1             = 0x8D;         // high byte of timer 1 count
+
+/*  UART0 Registers  */
+sfr SCON            = 0x98;         // UART0 control (serial port control)
+ sbit SM0           = SCON^7;       // UART0 mode bit0, selection data bit: 0=8 bits data, 1=9 bits data
+ sbit SM1           = SCON^6;       // UART0 mode bit1, selection baud rate: 0=fixed, 1=variable
+// SM0 & SM1: UART0 mode
+//    00 - mode 0, shift Register, baud rate fixed at: Fsys/12
+//    01 - mode 1, 8-bit UART,     baud rate = variable by timer1 or timer2 overflow rate
+//    10 - mode 2, 9-bit UART,     baud rate fixed at: Fsys/128@SMOD=0, Fsys/32@SMOD=1
+//    11 - mode 3, 9-bit UART,     baud rate = variable by timer1 or timer2 overflow rate
+ sbit SM2           = SCON^5;       // enable multi-device communication in mode 2/3
+#define MASK_UART0_MOD    0xE0      // bit mask of UART0 mode
+ sbit REN           = SCON^4;       // enable UART0 receiving
+ sbit TB8           = SCON^3;       // the 9th transmitted data bit in mode 2/3
+ sbit RB8           = SCON^2;       // 9th data bit received in mode 2/3, or stop bit received for mode 1
+ sbit TI            = SCON^1;       // transmit interrupt flag, set by hardware after completion of a serial transmittal, need software clear
+ sbit RI            = SCON^0;       // receive interrupt flag, set by hardware after completion of a serial receiving, need software clear
+sfr SBUF            = 0x99;         // UART0 data buffer: reading for receiving, writing for transmittal
+
+/*  Timer2/Capture2 Registers  */
+sfr T2CON           = 0xC8;         // timer 2 control
+ sbit TF2           = T2CON^7;      // timer2 overflow & interrupt flag, need software clear, the flag will not be set when either RCLK=1 or TCLK=1
+ sbit CAP1F         = T2CON^7;      // timer2 capture 1 interrupt flag, set by T2 edge trigger if bT2_CAP1_EN=1, need software clear
+ sbit EXF2          = T2CON^6;      // timer2 external flag, set by T2EX edge trigger if EXEN2=1, need software clear
+ sbit RCLK          = T2CON^5;      // selection UART0 receiving clock: 0=timer1 overflow pulse, 1=timer2 overflow pulse
+ sbit TCLK          = T2CON^4;      // selection UART0 transmittal clock: 0=timer1 overflow pulse, 1=timer2 overflow pulse
+ sbit EXEN2         = T2CON^3;      // enable T2EX trigger function: 0=ignore T2EX, 1=trigger reload or capture by T2EX edge
+ sbit TR2           = T2CON^2;      // timer2 run enable
+ sbit C_T2          = T2CON^1;      // timer2 clock source selection: 0=timer base internal clock, 1=external edge counter base T2 falling edge
+ sbit CP_RL2        = T2CON^0;      // timer2 function selection (force 0 if RCLK=1 or TCLK=1): 0=timer and auto reload if count overflow or T2EX edge, 1=capture by T2EX edge
+sfr T2MOD           = 0xC9;         // timer 2 mode and timer 0/1/2 clock mode
+#define bTMR_CLK          0x80      // fastest internal clock mode for timer 0/1/2 under faster clock mode: 0=use divided clock, 1=use original Fsys as clock without dividing
+#define bT2_CLK           0x40      // timer2 internal clock frequency selection: 0=standard clock, Fsys/12 for timer mode, Fsys/4 for UART0 clock mode,
+                                    //   1=faster clock, Fsys/4 @bTMR_CLK=0 or Fsys @bTMR_CLK=1 for timer mode, Fsys/2 @bTMR_CLK=0 or Fsys @bTMR_CLK=1 for UART0 clock mode
+#define bT1_CLK           0x20      // timer1 internal clock frequency selection: 0=standard clock, Fsys/12, 1=faster clock, Fsys/4 if bTMR_CLK=0 or Fsys if bTMR_CLK=1
+#define bT0_CLK           0x10      // timer0 internal clock frequency selection: 0=standard clock, Fsys/12, 1=faster clock, Fsys/4 if bTMR_CLK=0 or Fsys if bTMR_CLK=1
+#define bT2_CAP_M1        0x08      // timer2 capture mode high bit
+#define bT2_CAP_M0        0x04      // timer2 capture mode low bit
+// bT2_CAP_M1 & bT2_CAP_M0: timer2 capture point selection
+//   x0: from falling edge to falling edge
+//   01: from any edge to any edge (level changing)
+//   11: from rising edge to rising edge
+#define T2OE              0x02      // enable timer2 generated clock output: 0=disable output, 1=enable clock output at T2 pin, frequency = TF2/2
+#define bT2_CAP1_EN       0x01      // enable T2 trigger function for capture 1 of timer2 if RCLK=0 & TCLK=0 & CP_RL2=1 & C_T2=0 & T2OE=0
+sfr16 RCAP2         = 0xCA;         // reload & capture value, little-endian
+sfr RCAP2L          = 0xCA;         // low byte of reload & capture value
+sfr RCAP2H          = 0xCB;         // high byte of reload & capture value
+sfr16 T2COUNT       = 0xCC;         // counter, little-endian
+sfr TL2             = 0xCC;         // low byte of timer 2 count
+sfr TH2             = 0xCD;         // high byte of timer 2 count
+sfr16 T2CAP1        = 0xCE;         // ReadOnly: capture 1 value for timer2
+sfr T2CAP1L         = 0xCE;         // ReadOnly: capture 1 value low byte for timer2
+sfr T2CAP1H         = 0xCF;         // ReadOnly: capture 1 value high byte for timer2
+
+/*  PWM1/2 Registers  */
+sfr PWM_DATA2       = 0x9B;         // PWM data for PWM2
+sfr PWM_DATA1       = 0x9C;         // PWM data for PWM1
+sfr PWM_CTRL        = 0x9D;         // PWM 1/2 control
+#define bPWM_IE_END       0x80      // enable interrupt for PWM mode cycle end
+#define bPWM2_POLAR       0x40      // PWM2 output polarity: 0=default low and high action, 1=default high and low action
+#define bPWM1_POLAR       0x20      // PWM1 output polarity: 0=default low and high action, 1=default high and low action
+#define bPWM_IF_END       0x10      // interrupt flag for cycle end, write 1 to clear or write PWM_CYCLE or load new data to clear
+#define bPWM2_OUT_EN      0x08      // PWM2 output enable
+#define bPWM1_OUT_EN      0x04      // PWM1 output enable
+#define bPWM_CLR_ALL      0x02      // force clear FIFO and count of PWM1/2
+sfr PWM_CK_SE       = 0x9E;         // clock divisor setting
+
+/*  SPI0/Master0/Slave Registers  */
+sfr SPI0_STAT       = 0xF8;         // SPI 0 status
+ sbit S0_FST_ACT    = SPI0_STAT^7;  // ReadOnly: indicate first byte received status for SPI0
+ sbit S0_IF_OV      = SPI0_STAT^6;  // interrupt flag for slave mode FIFO overflow, direct bit address clear or write 1 to clear
+ sbit S0_IF_FIRST   = SPI0_STAT^5;  // interrupt flag for first byte received, direct bit address clear or write 1 to clear
+ sbit S0_IF_BYTE    = SPI0_STAT^4;  // interrupt flag for a byte data exchanged, direct bit address clear or write 1 to clear or accessing FIFO to clear if bS0_AUTO_IF=1
+ sbit S0_FREE       = SPI0_STAT^3;  // ReadOnly: SPI0 free status
+ sbit S0_T_FIFO     = SPI0_STAT^2;  // ReadOnly: tx FIFO count for SPI0
+ sbit S0_R_FIFO     = SPI0_STAT^0;  // ReadOnly: rx FIFO count for SPI0
+sfr SPI0_DATA       = 0xF9;         // FIFO data port: reading for receiving, writing for transmittal
+sfr SPI0_CTRL       = 0xFA;         // SPI 0 control
+#define bS0_MISO_OE       0x80      // SPI0 MISO output enable
+#define bS0_MOSI_OE       0x40      // SPI0 MOSI output enable
+#define bS0_SCK_OE        0x20      // SPI0 SCK output enable
+#define bS0_DATA_DIR      0x10      // SPI0 data direction: 0=out(master_write), 1=in(master_read)
+#define bS0_MST_CLK       0x08      // SPI0 master clock mode: 0=mode 0 with default low, 1=mode 3 with default high
+#define bS0_2_WIRE        0x04      // enable SPI0 two wire mode: 0=3 wire (SCK+MOSI+MISO), 1=2 wire (SCK+MISO)
+#define bS0_CLR_ALL       0x02      // force clear FIFO and count of SPI0
+#define bS0_AUTO_IF       0x01      // enable FIFO accessing to auto clear S0_IF_BYTE interrupt flag
+sfr SPI0_CK_SE      = 0xFB;         // clock divisor setting
+//sfr SPI0_S_PRE      = 0xFB;         // preset value for SPI slave
+#define SPI0_S_PRE        SPI0_CK_SE
+sfr SPI0_SETUP      = 0xFC;         // SPI 0 setup
+#define bS0_MODE_SLV      0x80      // SPI0 slave mode: 0=master, 1=slave
+#define bS0_IE_FIFO_OV    0x40      // enable interrupt for slave mode FIFO overflow
+#define bS0_IE_FIRST      0x20      // enable interrupt for first byte received for SPI0 slave mode
+#define bS0_IE_BYTE       0x10      // enable interrupt for a byte received
+#define bS0_BIT_ORDER     0x08      // SPI0 bit data order: 0=MSB first, 1=LSB first
+#define bS0_SLV_SELT      0x02      // ReadOnly: SPI0 slave mode chip selected status: 0=unselected, 1=selected
+#define bS0_SLV_PRELOAD   0x01      // ReadOnly: SPI0 slave mode data pre-loading status just after chip-selection
+
+/*  UART1 Registers  */
+sfr SCON1           = 0xC0;         // UART1 control (serial port control)
+ sbit U1SM0         = SCON1^7;      // UART1 mode, selection data bit: 0=8 bits data, 1=9 bits data
+ sbit U1SMOD        = SCON1^5;      // UART1 2X baud rate selection: 0=slow(Fsys/32/(256-SBAUD1)), 1=fast(Fsys/16/(256-SBAUD1))
+ sbit U1REN         = SCON1^4;      // enable UART1 receiving
+ sbit U1TB8         = SCON1^3;      // the 9th transmitted data bit in 9 bits data mode
+ sbit U1RB8         = SCON1^2;      // 9th data bit received in 9 bits data mode, or stop bit received for 8 bits data mode
+ sbit U1TI          = SCON1^1;      // transmit interrupt flag, set by hardware after completion of a serial transmittal, need software clear
+ sbit U1RI          = SCON1^0;      // receive interrupt flag, set by hardware after completion of a serial receiving, need software clear
+sfr SBUF1           = 0xC1;         // UART1 data buffer: reading for receiving, writing for transmittal
+sfr SBAUD1          = 0xC2;         // UART1 baud rate setting
+
+/*  ADC and comparator Registers  */
+sfr ADC_CTRL        = 0x80;         // ADC control
+ sbit CMPO          = ADC_CTRL^7;   // ReadOnly: comparator result input
+ sbit CMP_IF        = ADC_CTRL^6;   // flag for comparator result changed, direct bit address clear
+ sbit ADC_IF        = ADC_CTRL^5;   // interrupt flag for ADC finished, direct bit address clear
+ sbit ADC_START     = ADC_CTRL^4;   // set 1 to start ADC, auto cleared when ADC finished
+ sbit CMP_CHAN      = ADC_CTRL^3;   // comparator IN- input channel selection: 0=AIN1, 1=AIN3
+ sbit ADC_CHAN1     = ADC_CTRL^1;   // ADC/comparator IN+ channel selection high bit
+ sbit ADC_CHAN0     = ADC_CTRL^0;   // ADC/comparator IN+ channel selection low bit
+// ADC_CHAN1 & ADC_CHAN0: ADC/comparator IN+ channel selection
+//   00: AIN0(P1.1)
+//   01: AIN1(P1.4)
+//   10: AIN2(P1.5)
+//   11: AIN3(P3.2)
+sfr ADC_CFG         = 0x9A;         // ADC config
+#define bADC_EN           0x08      // control ADC power: 0=shut down ADC, 1=enable power for ADC
+#define bCMP_EN           0x04      // control comparator power: 0=shut down comparator, 1=enable power for comparator
+#define bADC_CLK          0x01      // ADC clock frequency selection: 0=slow clock, 384 Fosc cycles for each ADC, 1=fast clock, 96 Fosc cycles for each ADC
+sfr ADC_DATA        = 0x9F;         // ReadOnly: ADC data
+
+/*  Touch-key timer Registers  */
+sfr TKEY_CTRL       = 0xC3;         // touch-key control
+#define bTKC_IF           0x80      // ReadOnly: interrupt flag for touch-key timer, cleared by writing touch-key control or auto cleared when start touch-key checking
+#define bTKC_2MS          0x10      // touch-key timer cycle selection: 0=1mS, 1=2mS
+#define bTKC_CHAN2        0x04      // touch-key channel selection high bit
+#define bTKC_CHAN1        0x02      // touch-key channel selection middle bit
+#define bTKC_CHAN0        0x01      // touch-key channel selection low bit
+// bTKC_CHAN2 & bTKC_CHAN1 & bTKC_CHAN0: touch-key channel selection
+//   000: disable touch-key
+//   001: TIN0(P1.0)
+//   010: TIN1(P1.1)
+//   011: TIN2(P1.4)
+//   100: TIN3(P1.5)
+//   101: TIN4(P1.6)
+//   110: TIN5(P1.7)
+//   111: enable touch-key but disable all channel
+sfr16 TKEY_DAT      = 0xC4;         // ReadOnly: touch-key data, little-endian
+sfr TKEY_DATL       = 0xC4;         // ReadOnly: low byte of touch-key data
+sfr TKEY_DATH       = 0xC5;         // ReadOnly: high byte of touch-key data
+#define bTKD_CHG          0x80      // ReadOnly: indicate control changed, current data maybe invalid
+
+/*  USB Device Registers  */
+sfr USB_C_CTRL      = 0x91;         // USB type-C control
+#define bVBUS2_PD_EN      0x80      // USB VBUS2 10K pulldown resistance: 0=disable, 1=enable pullup
+#define bUCC2_PD_EN       0x40      // USB CC2 5.1K pulldown resistance: 0=disable, 1=enable pulldown
+#define bUCC2_PU1_EN      0x20      // USB CC2 pullup resistance control high bit
+#define bUCC2_PU0_EN      0x10      // USB CC2 pullup resistance control low bit
+#define bVBUS1_PD_EN      0x08      // USB VBUS1 10K pulldown resistance: 0=disable, 1=enable pullup
+#define bUCC1_PD_EN       0x04      // USB CC1 5.1K pulldown resistance: 0=disable, 1=enable pulldown
+#define bUCC1_PU1_EN      0x02      // USB CC1 pullup resistance control high bit
+#define bUCC1_PU0_EN      0x01      // USB CC1 pullup resistance control low bit
+// bUCC?_PU1_EN & bUCC?_PU0_EN: USB CC pullup resistance selection
+//   00: disable pullup resistance
+//   01: enable 56K pullup resistance for default USB power
+//   10: enable 22K pullup resistance for 1.5A USB power
+//   11: enable 10K pullup resistance for 3A USB power
+sfr UDEV_CTRL       = 0xD1;         // USB device physical port control
+#define bUD_PD_DIS        0x80      // disable USB UDP/UDM pulldown resistance: 0=enable pulldown, 1=disable
+#define bUD_DP_PIN        0x20      // ReadOnly: indicate current UDP pin level
+#define bUD_DM_PIN        0x10      // ReadOnly: indicate current UDM pin level
+#define bUD_LOW_SPEED     0x04      // enable USB physical port low speed: 0=full speed, 1=low speed
+#define bUD_GP_BIT        0x02      // general purpose bit
+#define bUD_PORT_EN       0x01      // enable USB physical port I/O: 0=disable, 1=enable
+sfr UEP1_CTRL       = 0xD2;         // endpoint 1 control
+#define bUEP_R_TOG        0x80      // expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
+#define bUEP_T_TOG        0x40      // prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
+#define bUEP_AUTO_TOG     0x10      // enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
+#define bUEP_R_RES1       0x08      // handshake response type high bit for USB endpoint X receiving (OUT)
+#define bUEP_R_RES0       0x04      // handshake response type low bit for USB endpoint X receiving (OUT)
+#define MASK_UEP_R_RES    0x0C      // bit mask of handshake response type for USB endpoint X receiving (OUT)
+#define UEP_R_RES_ACK     0x00
+#define UEP_R_RES_TOUT    0x04
+#define UEP_R_RES_NAK     0x08
+#define UEP_R_RES_STALL   0x0C
+// bUEP_R_RES1 & bUEP_R_RES0: handshake response type for USB endpoint X receiving (OUT)
+//   00: ACK (ready)
+//   01: no response, time out to host, for non-zero endpoint isochronous transactions
+//   10: NAK (busy)
+//   11: STALL (error)
+#define bUEP_T_RES1       0x02      // handshake response type high bit for USB endpoint X transmittal (IN)
+#define bUEP_T_RES0       0x01      // handshake response type low bit for USB endpoint X transmittal (IN)
+#define MASK_UEP_T_RES    0x03      // bit mask of handshake response type for USB endpoint X transmittal (IN)
+#define UEP_T_RES_ACK     0x00
+#define UEP_T_RES_TOUT    0x01
+#define UEP_T_RES_NAK     0x02
+#define UEP_T_RES_STALL   0x03
+// bUEP_T_RES1 & bUEP_T_RES0: handshake response type for USB endpoint X transmittal (IN)
+//   00: DATA0 or DATA1 then expecting ACK (ready)
+//   01: DATA0 or DATA1 then expecting no response, time out from host, for non-zero endpoint isochronous transactions
+//   10: NAK (busy)
+//   11: STALL (error)
+sfr UEP1_T_LEN      = 0xD3;         // endpoint 1 transmittal length
+sfr UEP2_CTRL       = 0xD4;         // endpoint 2 control
+sfr UEP2_T_LEN      = 0xD5;         // endpoint 2 transmittal length
+sfr UEP3_CTRL       = 0xD6;         // endpoint 3 control
+sfr UEP3_T_LEN      = 0xD7;         // endpoint 3 transmittal length
+sfr USB_INT_FG      = 0xD8;         // USB interrupt flag
+ sbit U_IS_NAK      = USB_INT_FG^7; // ReadOnly: indicate current USB transfer is NAK received
+ sbit U_TOG_OK      = USB_INT_FG^6; // ReadOnly: indicate current USB transfer toggle is OK
+ sbit U_SIE_FREE    = USB_INT_FG^5; // ReadOnly: indicate USB SIE free status
+ sbit UIF_FIFO_OV   = USB_INT_FG^4; // FIFO overflow interrupt flag for USB, direct bit address clear or write 1 to clear
+ sbit UIF_SUSPEND   = USB_INT_FG^2; // USB suspend or resume event interrupt flag, direct bit address clear or write 1 to clear
+ sbit UIF_TRANSFER  = USB_INT_FG^1; // USB transfer completion interrupt flag, direct bit address clear or write 1 to clear
+ sbit UIF_BUS_RST   = USB_INT_FG^0; // bus reset event interrupt flag, direct bit address clear or write 1 to clear
+sfr USB_INT_ST      = 0xD9;         // ReadOnly: USB interrupt status
+#define bUIS_IS_NAK       0x80      // ReadOnly: indicate current USB transfer is NAK received
+#define bUIS_TOG_OK       0x40      // ReadOnly: indicate current USB transfer toggle is OK
+#define bUIS_TOKEN1       0x20      // ReadOnly: current token PID code bit 1 received
+#define bUIS_TOKEN0       0x10      // ReadOnly: current token PID code bit 0 received
+#define MASK_UIS_TOKEN    0x30      // ReadOnly: bit mask of current token PID code received
+#define UIS_TOKEN_OUT     0x00
+#define UIS_TOKEN_SOF     0x10
+#define UIS_TOKEN_IN      0x20
+#define UIS_TOKEN_SETUP   0x30
+// bUIS_TOKEN1 & bUIS_TOKEN0: current token PID code received
+//   00: OUT token PID received
+//   01: SOF token PID received
+//   10: IN token PID received
+//   11: SETUP token PID received
+#define MASK_UIS_ENDP     0x0F      // ReadOnly: bit mask of current transfer endpoint number
+sfr USB_MIS_ST      = 0xDA;         // ReadOnly: USB miscellaneous status
+#define bUMS_SIE_FREE     0x20      // ReadOnly: indicate USB SIE free status
+#define bUMS_R_FIFO_RDY   0x10      // ReadOnly: indicate USB receiving FIFO ready status (not empty)
+#define bUMS_BUS_RESET    0x08      // ReadOnly: indicate USB bus reset status
+#define bUMS_SUSPEND      0x04      // ReadOnly: indicate USB suspend status
+sfr USB_RX_LEN      = 0xDB;         // ReadOnly: USB receiving length
+sfr UEP0_CTRL       = 0xDC;         // endpoint 0 control
+sfr UEP0_T_LEN      = 0xDD;         // endpoint 0 transmittal length
+sfr UEP4_CTRL       = 0xDE;         // endpoint 4 control
+sfr UEP4_T_LEN      = 0xDF;         // endpoint 4 transmittal length
+sfr USB_INT_EN      = 0xE1;         // USB interrupt enable
+#define bUIE_DEV_SOF      0x80      // enable interrupt for SOF received
+#define bUIE_DEV_NAK      0x40      // enable interrupt for NAK responded
+#define bUIE_FIFO_OV      0x10      // enable interrupt for FIFO overflow
+#define bUIE_SUSPEND      0x04      // enable interrupt for USB suspend or resume event
+#define bUIE_TRANSFER     0x02      // enable interrupt for USB transfer completion
+#define bUIE_BUS_RST      0x01      // enable interrupt for USB bus reset event
+sfr USB_CTRL        = 0xE2;         // USB base control
+#define bUC_LOW_SPEED     0x40      // enable USB low speed: 0=full speed, 1=low speed
+#define bUC_DEV_PU_EN     0x20      // USB device enable and internal pullup resistance enable
+#define bUC_SYS_CTRL1     0x20      // USB system control high bit
+#define bUC_SYS_CTRL0     0x10      // USB system control low bit
+#define MASK_UC_SYS_CTRL  0x30      // bit mask of USB system control
+// bUC_SYS_CTRL1 & bUC_SYS_CTRL0: USB system control
+//   00: disable USB device and disable internal pullup resistance
+//   01: enable USB device and disable internal pullup resistance, need external pullup resistance
+//   1x: enable USB device and enable internal pullup resistance
+#define bUC_INT_BUSY      0x08      // enable automatic responding busy during interrupt flag UIF_TRANSFER valid
+#define bUC_RESET_SIE     0x04      // force reset USB SIE, need software clear
+#define bUC_CLR_ALL       0x02      // force clear FIFO and count of USB
+#define bUC_DMA_EN        0x01      // DMA enable and DMA interrupt enable for USB
+sfr USB_DEV_AD      = 0xE3;         // USB device address, lower 7 bits for USB device address
+#define bUDA_GP_BIT       0x80      // general purpose bit
+#define MASK_USB_ADDR     0x7F      // bit mask for USB device address
+sfr16 UEP2_DMA      = 0xE4;         // endpoint 2 buffer start address, little-endian
+sfr UEP2_DMA_L      = 0xE4;         // endpoint 2 buffer start address low byte
+sfr UEP2_DMA_H      = 0xE5;         // endpoint 2 buffer start address high byte
+sfr16 UEP3_DMA      = 0xE6;         // endpoint 3 buffer start address, little-endian
+sfr UEP3_DMA_L      = 0xE6;         // endpoint 3 buffer start address low byte
+sfr UEP3_DMA_H      = 0xE7;         // endpoint 3 buffer start address high byte
+sfr UEP4_1_MOD      = 0xEA;         // endpoint 4/1 mode
+#define bUEP1_RX_EN       0x80      // enable USB endpoint 1 receiving (OUT)
+#define bUEP1_TX_EN       0x40      // enable USB endpoint 1 transmittal (IN)
+#define bUEP1_BUF_MOD     0x10      // buffer mode of USB endpoint 1
+// bUEPn_RX_EN & bUEPn_TX_EN & bUEPn_BUF_MOD: USB endpoint 1/2/3 buffer mode, buffer start address is UEPn_DMA
+//   0 0 x:  disable endpoint and disable buffer
+//   1 0 0:  64 bytes buffer for receiving (OUT endpoint)
+//   1 0 1:  dual 64 bytes buffer by toggle bit bUEP_R_TOG selection for receiving (OUT endpoint), total=128bytes
+//   0 1 0:  64 bytes buffer for transmittal (IN endpoint)
+//   0 1 1:  dual 64 bytes buffer by toggle bit bUEP_T_TOG selection for transmittal (IN endpoint), total=128bytes
+//   1 1 0:  64 bytes buffer for receiving (OUT endpoint) + 64 bytes buffer for transmittal (IN endpoint), total=128bytes
+//   1 1 1:  dual 64 bytes buffer by bUEP_R_TOG selection for receiving (OUT endpoint) + dual 64 bytes buffer by bUEP_T_TOG selection for transmittal (IN endpoint), total=256bytes
+#define bUEP4_RX_EN       0x08      // enable USB endpoint 4 receiving (OUT)
+#define bUEP4_TX_EN       0x04      // enable USB endpoint 4 transmittal (IN)
+// bUEP4_RX_EN & bUEP4_TX_EN: USB endpoint 4 buffer mode, buffer start address is UEP0_DMA
+//   0 0:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint)
+//   1 0:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint) + 64 bytes buffer for endpoint 4 receiving (OUT endpoint), total=128bytes
+//   0 1:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint) + 64 bytes buffer for endpoint 4 transmittal (IN endpoint), total=128bytes
+//   1 1:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint)
+//           + 64 bytes buffer for endpoint 4 receiving (OUT endpoint) + 64 bytes buffer for endpoint 4 transmittal (IN endpoint), total=192bytes
+sfr UEP2_3_MOD      = 0xEB;         // endpoint 2/3 mode
+#define bUEP3_RX_EN       0x80      // enable USB endpoint 3 receiving (OUT)
+#define bUEP3_TX_EN       0x40      // enable USB endpoint 3 transmittal (IN)
+#define bUEP3_BUF_MOD     0x10      // buffer mode of USB endpoint 3
+#define bUEP2_RX_EN       0x08      // enable USB endpoint 2 receiving (OUT)
+#define bUEP2_TX_EN       0x04      // enable USB endpoint 2 transmittal (IN)
+#define bUEP2_BUF_MOD     0x01      // buffer mode of USB endpoint 2
+sfr16 UEP0_DMA      = 0xEC;         // endpoint 0 buffer start address, little-endian
+sfr UEP0_DMA_L      = 0xEC;         // endpoint 0 buffer start address low byte
+sfr UEP0_DMA_H      = 0xED;         // endpoint 0 buffer start address high byte
+sfr16 UEP1_DMA      = 0xEE;         // endpoint 1 buffer start address, little-endian
+sfr UEP1_DMA_L      = 0xEE;         // endpoint 1 buffer start address low byte
+sfr UEP1_DMA_H      = 0xEF;         // endpoint 1 buffer start address high byte
+
+/*----- XDATA: xRAM ------------------------------------------*/
+
+#define XDATA_RAM_SIZE    0x0400    // size of expanded xRAM, xdata SRAM embedded chip
+
+/*----- Reference Information --------------------------------------------*/
+#define ID_CH552          0x52      // chip ID
+#define ID_CH551          0x51      // chip ID
+
+/* Interrupt routine address and interrupt number */
+#define INT_ADDR_INT0     0x0003    // interrupt vector address for INT0
+#define INT_ADDR_TMR0     0x000B    // interrupt vector address for timer0
+#define INT_ADDR_INT1     0x0013    // interrupt vector address for INT1
+#define INT_ADDR_TMR1     0x001B    // interrupt vector address for timer1
+#define INT_ADDR_UART0    0x0023    // interrupt vector address for UART0
+#define INT_ADDR_TMR2     0x002B    // interrupt vector address for timer2
+#define INT_ADDR_SPI0     0x0033    // interrupt vector address for SPI0
+#define INT_ADDR_TKEY     0x003B    // interrupt vector address for touch-key timer
+#define INT_ADDR_USB      0x0043    // interrupt vector address for USB
+#define INT_ADDR_ADC      0x004B    // interrupt vector address for ADC
+#define INT_ADDR_UART1    0x0053    // interrupt vector address for UART1
+#define INT_ADDR_PWMX     0x005B    // interrupt vector address for PWM1/2
+#define INT_ADDR_GPIO     0x0063    // interrupt vector address for GPIO
+#define INT_ADDR_WDOG     0x006B    // interrupt vector address for watch-dog timer
+#define INT_NO_INT0       0         // interrupt number for INT0
+#define INT_NO_TMR0       1         // interrupt number for timer0
+#define INT_NO_INT1       2         // interrupt number for INT1
+#define INT_NO_TMR1       3         // interrupt number for timer1
+#define INT_NO_UART0      4         // interrupt number for UART0
+#define INT_NO_TMR2       5         // interrupt number for timer2
+#define INT_NO_SPI0       6         // interrupt number for SPI0
+#define INT_NO_TKEY       7         // interrupt number for touch-key timer
+#define INT_NO_USB        8         // interrupt number for USB
+#define INT_NO_ADC        9         // interrupt number for ADC
+#define INT_NO_UART1      10        // interrupt number for UART1
+#define INT_NO_PWMX       11        // interrupt number for PWM1/2
+#define INT_NO_GPIO       12        // interrupt number for GPIO
+#define INT_NO_WDOG       13        // interrupt number for watch-dog timer
+
+/* Special Program Space */
+#define DATA_FLASH_ADDR   0xC000    // start address of Data-Flash
+#define BOOT_LOAD_ADDR    0x3800    // start address of boot loader program
+#define ROM_CFG_ADDR      0x3FF8    // chip configuration information address
+#define ROM_CHIP_ID_HX    0x3FFA    // chip ID number highest byte (only low byte valid)
+#define ROM_CHIP_ID_LO    0x3FFC    // chip ID number low word
+#define ROM_CHIP_ID_HI    0x3FFE    // chip ID number high word
+
+/*
+New Instruction:   MOVX @DPTR1,A
+Instruction Code:  0xA5
+Instruction Cycle: 1
+Instruction Operation:
+   step-1. write ACC @DPTR1 into xdata SRAM embedded chip
+   step-2. increase DPTR1
+ASM example:
+       INC  XBUS_AUX
+       MOV  DPTR,#TARGET_ADDR ;DPTR1
+       DEC  XBUS_AUX
+       MOV  DPTR,#SOURCE_ADDR ;DPTR0
+       MOV  R7,#xxH
+ LOOP: MOVX A,@DPTR ;DPTR0
+       INC  DPTR    ;DPTR0, if need
+       DB   0A5H    ;MOVX @DPTR1,A & INC DPTR1
+       DJNZ R7,LOOP
+*/
+
+#endif  // __CH552_H__
+
+#ifndef __USB_DEF__
+#define __USB_DEF__
+
+/*----- USB constant and structure define --------------------------------*/
+
+/* USB PID */
+#ifndef USB_PID_SETUP
+#define USB_PID_NULL            0x00    /* reserved PID */
+#define USB_PID_SOF             0x05
+#define USB_PID_SETUP           0x0D
+#define USB_PID_IN              0x09
+#define USB_PID_OUT             0x01
+#define USB_PID_ACK             0x02
+#define USB_PID_NAK             0x0A
+#define USB_PID_STALL           0x0E
+#define USB_PID_DATA0           0x03
+#define USB_PID_DATA1           0x0B
+#define USB_PID_PRE             0x0C
+#endif
+
+/* USB standard device request code */
+#ifndef USB_GET_DESCRIPTOR
+#define USB_GET_STATUS          0x00
+#define USB_CLEAR_FEATURE       0x01
+#define USB_SET_FEATURE         0x03
+#define USB_SET_ADDRESS         0x05
+#define USB_GET_DESCRIPTOR      0x06
+#define USB_SET_DESCRIPTOR      0x07
+#define USB_GET_CONFIGURATION   0x08
+#define USB_SET_CONFIGURATION   0x09
+#define USB_GET_INTERFACE       0x0A
+#define USB_SET_INTERFACE       0x0B
+#define USB_SYNCH_FRAME         0x0C
+#endif
+
+/* USB hub class request code */
+#ifndef HUB_GET_DESCRIPTOR
+#define HUB_GET_STATUS          0x00
+#define HUB_CLEAR_FEATURE       0x01
+#define HUB_GET_STATE           0x02
+#define HUB_SET_FEATURE         0x03
+#define HUB_GET_DESCRIPTOR      0x06
+#define HUB_SET_DESCRIPTOR      0x07
+#endif
+
+/* USB HID class request code */
+#ifndef HID_GET_REPORT
+#define HID_GET_REPORT          0x01
+#define HID_GET_IDLE            0x02
+#define HID_GET_PROTOCOL        0x03
+#define HID_SET_REPORT          0x09
+#define HID_SET_IDLE            0x0A
+#define HID_SET_PROTOCOL        0x0B
+#endif
+
+/* Bit define for USB request type */
+#ifndef USB_REQ_TYP_MASK
+#define USB_REQ_TYP_IN          0x80            /* control IN, device to host */
+#define USB_REQ_TYP_OUT         0x00            /* control OUT, host to device */
+#define USB_REQ_TYP_READ        0x80            /* control read, device to host */
+#define USB_REQ_TYP_WRITE       0x00            /* control write, host to device */
+#define USB_REQ_TYP_MASK        0x60            /* bit mask of request type */
+#define USB_REQ_TYP_STANDARD    0x00
+#define USB_REQ_TYP_CLASS       0x20
+#define USB_REQ_TYP_VENDOR      0x40
+#define USB_REQ_TYP_RESERVED    0x60
+#define USB_REQ_RECIP_MASK      0x1F            /* bit mask of request recipient */
+#define USB_REQ_RECIP_DEVICE    0x00
+#define USB_REQ_RECIP_INTERF    0x01
+#define USB_REQ_RECIP_ENDP      0x02
+#define USB_REQ_RECIP_OTHER     0x03
+#endif
+
+/* USB request type for hub class request */
+#ifndef HUB_GET_HUB_DESCRIPTOR
+#define HUB_CLEAR_HUB_FEATURE   0x20
+#define HUB_CLEAR_PORT_FEATURE  0x23
+#define HUB_GET_BUS_STATE       0xA3
+#define HUB_GET_HUB_DESCRIPTOR  0xA0
+#define HUB_GET_HUB_STATUS      0xA0
+#define HUB_GET_PORT_STATUS     0xA3
+#define HUB_SET_HUB_DESCRIPTOR  0x20
+#define HUB_SET_HUB_FEATURE     0x20
+#define HUB_SET_PORT_FEATURE    0x23
+#endif
+
+/* Hub class feature selectors */
+#ifndef HUB_PORT_RESET
+#define HUB_C_HUB_LOCAL_POWER   0
+#define HUB_C_HUB_OVER_CURRENT  1
+#define HUB_PORT_CONNECTION     0
+#define HUB_PORT_ENABLE         1
+#define HUB_PORT_SUSPEND        2
+#define HUB_PORT_OVER_CURRENT   3
+#define HUB_PORT_RESET          4
+#define HUB_PORT_POWER          8
+#define HUB_PORT_LOW_SPEED      9
+#define HUB_C_PORT_CONNECTION   16
+#define HUB_C_PORT_ENABLE       17
+#define HUB_C_PORT_SUSPEND      18
+#define HUB_C_PORT_OVER_CURRENT 19
+#define HUB_C_PORT_RESET        20
+#endif
+
+/* USB descriptor type */
+#ifndef USB_DESCR_TYP_DEVICE
+#define USB_DESCR_TYP_DEVICE    0x01
+#define USB_DESCR_TYP_CONFIG    0x02
+#define USB_DESCR_TYP_STRING    0x03
+#define USB_DESCR_TYP_INTERF    0x04
+#define USB_DESCR_TYP_ENDP      0x05
+#define USB_DESCR_TYP_QUALIF    0x06
+#define USB_DESCR_TYP_SPEED     0x07
+#define USB_DESCR_TYP_OTG       0x09
+#define USB_DESCR_TYP_HID       0x21
+#define USB_DESCR_TYP_REPORT    0x22
+#define USB_DESCR_TYP_PHYSIC    0x23
+#define USB_DESCR_TYP_CS_INTF   0x24
+#define USB_DESCR_TYP_CS_ENDP   0x25
+#define USB_DESCR_TYP_HUB       0x29
+#endif
+
+/* USB device class */
+#ifndef USB_DEV_CLASS_HUB
+#define USB_DEV_CLASS_RESERVED  0x00
+#define USB_DEV_CLASS_AUDIO     0x01
+#define USB_DEV_CLASS_COMMUNIC  0x02
+#define USB_DEV_CLASS_HID       0x03
+#define USB_DEV_CLASS_MONITOR   0x04
+#define USB_DEV_CLASS_PHYSIC_IF 0x05
+#define USB_DEV_CLASS_POWER     0x06
+#define USB_DEV_CLASS_PRINTER   0x07
+#define USB_DEV_CLASS_STORAGE   0x08
+#define USB_DEV_CLASS_HUB       0x09
+#define USB_DEV_CLASS_VEN_SPEC  0xFF
+#endif
+
+/* USB endpoint type and attributes */
+#ifndef USB_ENDP_TYPE_MASK
+#define USB_ENDP_DIR_MASK       0x80
+#define USB_ENDP_ADDR_MASK      0x0F
+#define USB_ENDP_TYPE_MASK      0x03
+#define USB_ENDP_TYPE_CTRL      0x00
+#define USB_ENDP_TYPE_ISOCH     0x01
+#define USB_ENDP_TYPE_BULK      0x02
+#define USB_ENDP_TYPE_INTER     0x03
+#endif
+
+#ifndef USB_DEVICE_ADDR
+#define	USB_DEVICE_ADDR			0x02	/* ĬÈϵÄUSBÉ豸µØÖ· */
+#endif
+#ifndef DEFAULT_ENDP0_SIZE
+#define DEFAULT_ENDP0_SIZE      8       /* default maximum packet size for endpoint 0 */
+#endif
+#ifndef MAX_PACKET_SIZE
+#define MAX_PACKET_SIZE         64      /* maximum packet size */
+#endif
+#ifndef USB_BO_CBW_SIZE
+#define USB_BO_CBW_SIZE			0x1F	/* ÃüÁî¿éCBWµÄ×ܳ¤¶È */
+#define USB_BO_CSW_SIZE			0x0D	/* ÃüÁî״̬¿éCSWµÄ×ܳ¤¶È */
+#endif
+#ifndef USB_BO_CBW_SIG0
+#define USB_BO_CBW_SIG0         0x55    /* ÃüÁî¿éCBWʶ±ð±êÖ¾'USBC' */
+#define USB_BO_CBW_SIG1         0x53
+#define USB_BO_CBW_SIG2         0x42
+#define USB_BO_CBW_SIG3         0x43
+#define USB_BO_CSW_SIG0         0x55    /* ÃüÁî״̬¿éCSWʶ±ð±êÖ¾'USBS' */
+#define USB_BO_CSW_SIG1         0x53
+#define USB_BO_CSW_SIG2         0x42
+#define USB_BO_CSW_SIG3         0x53
+#endif
+
+#if 0
+
+typedef struct _USB_SETUP_REQ {
+    UINT8 bRequestType;
+    UINT8 bRequest;
+    UINT8 wValueL;
+    UINT8 wValueH;
+    UINT8 wIndexL;
+    UINT8 wIndexH;
+    UINT8 wLengthL;
+    UINT8 wLengthH;
+} USB_SETUP_REQ, *PUSB_SETUP_REQ;
+
+typedef USB_SETUP_REQ xdata *PXUSB_SETUP_REQ;
+
+typedef struct _USB_DEVICE_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bcdUSBL;
+    UINT8 bcdUSBH;
+    UINT8 bDeviceClass;
+    UINT8 bDeviceSubClass;
+    UINT8 bDeviceProtocol;
+    UINT8 bMaxPacketSize0;
+    UINT8 idVendorL;
+    UINT8 idVendorH;
+    UINT8 idProductL;
+    UINT8 idProductH;
+    UINT8 bcdDeviceL;
+    UINT8 bcdDeviceH;
+    UINT8 iManufacturer;
+    UINT8 iProduct;
+    UINT8 iSerialNumber;
+    UINT8 bNumConfigurations;
+} USB_DEV_DESCR, *PUSB_DEV_DESCR;
+
+typedef USB_DEV_DESCR xdata *PXUSB_DEV_DESCR;
+
+typedef struct _USB_CONFIG_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 wTotalLengthL;
+    UINT8 wTotalLengthH;
+    UINT8 bNumInterfaces;
+    UINT8 bConfigurationValue;
+    UINT8 iConfiguration;
+    UINT8 bmAttributes;
+    UINT8 MaxPower;
+} USB_CFG_DESCR, *PUSB_CFG_DESCR;
+
+typedef USB_CFG_DESCR xdata *PXUSB_CFG_DESCR;
+
+typedef struct _USB_INTERF_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bInterfaceNumber;
+    UINT8 bAlternateSetting;
+    UINT8 bNumEndpoints;
+    UINT8 bInterfaceClass;
+    UINT8 bInterfaceSubClass;
+    UINT8 bInterfaceProtocol;
+    UINT8 iInterface;
+} USB_ITF_DESCR, *PUSB_ITF_DESCR;
+
+typedef USB_ITF_DESCR xdata *PXUSB_ITF_DESCR;
+
+typedef struct _USB_ENDPOINT_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bEndpointAddress;
+    UINT8 bmAttributes;
+    UINT8 wMaxPacketSizeL;
+    UINT8 wMaxPacketSizeH;
+    UINT8 bInterval;
+} USB_ENDP_DESCR, *PUSB_ENDP_DESCR;
+
+typedef USB_ENDP_DESCR xdata *PXUSB_ENDP_DESCR;
+
+typedef struct _USB_CONFIG_DESCR_LONG {
+    USB_CFG_DESCR   cfg_descr;
+    USB_ITF_DESCR   itf_descr;
+    USB_ENDP_DESCR  endp_descr[1];
+} USB_CFG_DESCR_LONG, *PUSB_CFG_DESCR_LONG;
+
+typedef USB_CFG_DESCR_LONG xdata *PXUSB_CFG_DESCR_LONG;
+
+typedef struct _USB_HUB_DESCR {
+    UINT8 bDescLength;
+    UINT8 bDescriptorType;
+    UINT8 bNbrPorts;
+    UINT8 wHubCharacteristicsL;
+    UINT8 wHubCharacteristicsH;
+    UINT8 bPwrOn2PwrGood;
+    UINT8 bHubContrCurrent;
+    UINT8 DeviceRemovable;
+    UINT8 PortPwrCtrlMask;
+} USB_HUB_DESCR, *PUSB_HUB_DESCR;
+
+typedef USB_HUB_DESCR xdata *PXUSB_HUB_DESCR;
+
+typedef struct _USB_HID_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bcdHIDL;
+    UINT8 bcdHIDH;
+    UINT8 bCountryCode;
+    UINT8 bNumDescriptors;
+    UINT8 bDescriptorTypeX;
+    UINT8 wDescriptorLengthL;
+    UINT8 wDescriptorLengthH;
+} USB_HID_DESCR, *PUSB_HID_DESCR;
+
+typedef USB_HID_DESCR xdata *PXUSB_HID_DESCR;
+
+typedef struct _UDISK_BOC_CBW {         /* command of BulkOnly USB-FlashDisk */
+    UINT8 mCBW_Sig0;
+    UINT8 mCBW_Sig1;
+    UINT8 mCBW_Sig2;
+    UINT8 mCBW_Sig3;
+    UINT8 mCBW_Tag0;
+    UINT8 mCBW_Tag1;
+    UINT8 mCBW_Tag2;
+    UINT8 mCBW_Tag3;
+    UINT8 mCBW_DataLen0;
+    UINT8 mCBW_DataLen1;
+    UINT8 mCBW_DataLen2;
+    UINT8 mCBW_DataLen3;                /* uppest byte of data length, always is 0 */
+    UINT8 mCBW_Flag;                    /* transfer direction and etc. */
+    UINT8 mCBW_LUN;
+    UINT8 mCBW_CB_Len;                  /* length of command block */
+    UINT8 mCBW_CB_Buf[16];              /* command block buffer */
+} UDISK_BOC_CBW, *PUDISK_BOC_CBW;
+
+typedef UDISK_BOC_CBW xdata *PXUDISK_BOC_CBW;
+
+typedef struct _UDISK_BOC_CSW {         /* status of BulkOnly USB-FlashDisk */
+    UINT8 mCSW_Sig0;
+    UINT8 mCSW_Sig1;
+    UINT8 mCSW_Sig2;
+    UINT8 mCSW_Sig3;
+    UINT8 mCSW_Tag0;
+    UINT8 mCSW_Tag1;
+    UINT8 mCSW_Tag2;
+    UINT8 mCSW_Tag3;
+    UINT8 mCSW_Residue0;                /* return: remainder bytes */
+    UINT8 mCSW_Residue1;
+    UINT8 mCSW_Residue2;
+    UINT8 mCSW_Residue3;                /* uppest byte of remainder length, always is 0 */
+    UINT8 mCSW_Status;                  /* return: result status */
+} UDISK_BOC_CSW, *PUDISK_BOC_CSW;
+
+typedef UDISK_BOC_CSW xdata *PXUDISK_BOC_CSW;
+
+#endif
+
+#endif  // __USB_DEF__
+
+$RESTORE
diff --git a/USB-MCU/TK_usb_CH552_NS/Public/CH554.H b/USB-MCU/TK_usb_CH552_NS/Public/CH554.H
new file mode 100644
index 0000000..ab29ec5
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552_NS/Public/CH554.H
@@ -0,0 +1,1217 @@
+/*--------------------------------------------------------------------------
+CH554.H
+Header file for CH554 microcontrollers.
+****************************************
+**  Copyright  (C)  W.ch  1999-2014   **
+**  Web:              http://wch.cn   **
+****************************************
+--------------------------------------------------------------------------*/
+
+// 3 blocks: __BASE_TYPE__, __CH554_H__, __USB_DEF__
+
+#ifndef __BASE_TYPE__
+#define __BASE_TYPE__
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*----- constant and type define -----------------------------------------*/
+
+#ifndef TRUE
+#define TRUE    1
+#define FALSE   0
+#endif
+#ifndef NULL
+#define NULL    0
+#endif
+
+#ifndef BOOL
+typedef bit                             BOOL;
+#endif
+#ifndef UINT8
+typedef unsigned char                   UINT8;
+#endif
+#ifndef UINT16
+typedef unsigned short                  UINT16;
+#endif
+#ifndef UINT32
+typedef unsigned long                   UINT32;
+#endif
+#ifndef UINT8D
+typedef unsigned char  data             UINT8D;
+#endif
+#ifndef UINT16D
+typedef unsigned short data             UINT16D;
+#endif
+#ifndef UINT32D
+typedef unsigned long  data             UINT32D;
+#endif
+#ifndef UINT8I
+typedef unsigned char  idata            UINT8I;
+#endif
+#ifndef UINT16I
+typedef unsigned short idata            UINT16I;
+#endif
+#ifndef UINT32I
+typedef unsigned long  idata            UINT32I;
+#endif
+#ifndef UINT8X
+typedef unsigned char  xdata            UINT8X;
+#endif
+#ifndef UINT16X
+typedef unsigned short xdata            UINT16X;
+#endif
+#ifndef UINT32X
+typedef unsigned long  xdata            UINT32X;
+#endif
+#ifndef UINT8V
+typedef unsigned char volatile          UINT8V;
+#endif
+#ifndef UINT8DV
+typedef unsigned char volatile data     UINT8DV;
+#endif
+#ifndef UINT8XV
+typedef unsigned char volatile xdata    UINT8XV;
+#endif
+#ifndef UINT8PV
+typedef unsigned char volatile pdata    UINT8PV;
+#endif
+#ifndef UINT8C
+typedef const unsigned char code        UINT8C;
+#endif
+#ifndef PUINT8
+typedef unsigned char                 *PUINT8;
+#endif
+#ifndef PUINT16
+typedef unsigned short                *PUINT16;
+#endif
+#ifndef PUINT32
+typedef unsigned long                 *PUINT32;
+#endif
+#ifndef PUINT8I
+typedef unsigned char  idata          *PUINT8I;
+#endif
+#ifndef PUINT16I
+typedef unsigned short idata          *PUINT16I;
+#endif
+#ifndef PUINT32I
+typedef unsigned long  idata          *PUINT32I;
+#endif
+#ifndef PUINT8X
+typedef unsigned char  xdata          *PUINT8X;
+#endif
+#ifndef PUINT16X
+typedef unsigned short xdata          *PUINT16X;
+#endif
+#ifndef PUINT32X
+typedef unsigned long  xdata          *PUINT32X;
+#endif
+#ifndef PUINT8V
+typedef unsigned char volatile        *PUINT8V;
+#endif
+#ifndef PUINT8DV
+typedef unsigned char volatile data   *PUINT8DV;
+#endif
+#ifndef PUINT8XV
+typedef unsigned char volatile xdata  *PUINT8XV;
+#endif
+#ifndef PUINT8PV
+typedef unsigned char volatile pdata  *PUINT8PV;
+#endif
+#ifndef PUINT8C
+typedef const unsigned char code      *PUINT8C;
+#endif
+
+#ifndef STRUCT_OFFSET
+#define STRUCT_OFFSET( s, m )       ( (UINT8)( & (((s) *)0) -> (m) ) )  /* get the offset address for a member of a structure */
+#endif
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif  // __BASE_TYPE__
+
+#ifndef __CH554_H__
+#define __CH554_H__
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*----- SFR --------------------------------------------------------------*/
+/*  sbit are bit addressable, others are byte addressable */
+
+/*  System Registers  */
+sfr PSW             = 0xD0;         // program status word
+ sbit CY            = PSW^7;        // carry flag
+ sbit AC            = PSW^6;        // auxiliary carry flag
+ sbit F0            = PSW^5;        // bit addressable general purpose flag 0
+ sbit RS1           = PSW^4;        // register R0-R7 bank selection high bit
+ sbit RS0           = PSW^3;        // register R0-R7 bank selection low bit
+#define MASK_PSW_RS       0x18      // bit mask of register R0-R7 bank selection
+// RS1 & RS0: register R0-R7 bank selection
+//    00 - bank 0, R0-R7 @ address 0x00-0x07
+//    01 - bank 1, R0-R7 @ address 0x08-0x0F
+//    10 - bank 2, R0-R7 @ address 0x10-0x17
+//    11 - bank 3, R0-R7 @ address 0x18-0x1F
+ sbit OV            = PSW^2;        // overflow flag
+ sbit F1            = PSW^1;        // bit addressable general purpose flag 1
+ sbit P             = PSW^0;        // ReadOnly: parity flag
+sfr ACC             = 0xE0;         // accumulator
+sfr B               = 0xF0;         // general purpose register B
+sfr SP              = 0x81;         // stack pointer
+//sfr16 DPTR          = 0x82;         // DPTR pointer, little-endian
+sfr DPL             = 0x82;         // data pointer low
+sfr DPH             = 0x83;         // data pointer high
+sfr SAFE_MOD        = 0xA1;         // WriteOnly: writing safe mode
+//sfr CHIP_ID         = 0xA1;         // ReadOnly: reading chip ID
+#define CHIP_ID           SAFE_MOD
+sfr GLOBAL_CFG      = 0xB1;         // global config, Write@SafeMode
+#define bBOOT_LOAD        0x20      // ReadOnly: boot loader status for discriminating BootLoader or Application: set 1 by power on reset, clear 0 by software reset
+#define bSW_RESET         0x10      // software reset bit, auto clear by hardware
+#define bCODE_WE          0x08      // enable flash-ROM (include code & Data-Flash) being program or erasing: 0=writing protect, 1=enable program and erase
+#define bDATA_WE          0x04      // enable Data-Flash (flash-ROM data area) being program or erasing: 0=writing protect, 1=enable program and erase
+#define bLDO3V3_OFF       0x02      // disable 5V->3.3V LDO: 0=enable LDO for USB and internal oscillator under 5V power, 1=disable LDO, V33 pin input external 3.3V power
+#define bWDOG_EN          0x01      // enable watch-dog reset if watch-dog timer overflow: 0=as timer only, 1=enable reset if timer overflow
+
+/* Clock and Sleep and Power Registers */
+sfr PCON            = 0x87;         // power control and reset flag
+#define SMOD              0x80      // baud rate selection for UART0 mode 1/2/3: 0=slow(Fsys/128 @mode2, TF1/32 @mode1/3, no effect for TF2),
+                                    //   1=fast(Fsys/32 @mode2, TF1/16 @mode1/3, no effect for TF2)
+#define bRST_FLAG1        0x20      // ReadOnly: recent reset flag high bit
+#define bRST_FLAG0        0x10      // ReadOnly: recent reset flag low bit
+#define MASK_RST_FLAG     0x30      // ReadOnly: bit mask of recent reset flag
+#define RST_FLAG_SW       0x00
+#define RST_FLAG_POR      0x10
+#define RST_FLAG_WDOG     0x20
+#define RST_FLAG_PIN      0x30
+// bPC_RST_FLAG1 & bPC_RST_FLAG0: recent reset flag
+//    00 - software reset, by bSW_RESET=1 @(bBOOT_LOAD=0 or bWDOG_EN=1)
+//    01 - power on reset
+//    10 - watch-dog timer overflow reset
+//    11 - external input manual reset by RST pin
+#define GF1               0x08      // general purpose flag bit 1
+#define GF0               0x04      // general purpose flag bit 0
+#define PD                0x02      // power-down enable bit, auto clear by wake-up hardware
+sfr CLOCK_CFG       = 0xB9;         // system clock config: lower 3 bits for system clock Fsys, Write@SafeMode
+#define bOSC_EN_INT       0x80      // internal oscillator enable and original clock selection: 1=enable & select internal clock, 0=disable & select external clock
+#define bOSC_EN_XT        0x40      // external oscillator enable, need quartz crystal or ceramic resonator between XI and XO pins
+#define bWDOG_IF_TO       0x20      // ReadOnly: watch-dog timer overflow interrupt flag, cleared by reload watch-dog count or auto cleared when MCU enter interrupt routine
+#define bROM_CLK_FAST     0x10      // flash-ROM clock frequency selection: 0=normal(for Fosc>=16MHz), 1=fast(for Fosc<16MHz)
+#define bRST              0x08      // ReadOnly: pin RST input
+#define bT2EX_            0x08      // alternate pin for T2EX
+#define bCAP2_            0x08      // alternate pin for CAP2
+#define MASK_SYS_CK_SEL   0x07      // bit mask of system clock Fsys selection
+/*
+   Fxt = 24MHz(8MHz~25MHz for non-USB application), from external oscillator @XI&XO
+   Fosc = bOSC_EN_INT ? 24MHz : Fxt
+   Fpll = Fosc * 4 => 96MHz (32MHz~100MHz for non-USB application)
+   Fusb4x = Fpll / 2 => 48MHz (Fixed)
+              MASK_SYS_CK_SEL[2] [1] [0]
+   Fsys = Fpll/3   =  32MHz:  1   1   1
+   Fsys = Fpll/4   =  24MHz:  1   1   0
+   Fsys = Fpll/6   =  16MHz:  1   0   1
+   Fsys = Fpll/8   =  12MHz:  1   0   0
+   Fsys = Fpll/16  =   6MHz:  0   1   1
+   Fsys = Fpll/32  =   3MHz:  0   1   0
+   Fsys = Fpll/128 = 750KHz:  0   0   1
+   Fsys = Fpll/512 =187.5KHz: 0   0   0
+*/
+sfr WAKE_CTRL       = 0xA9;         // wake-up control, Write@SafeMode
+#define bWAK_BY_USB       0x80      // enable wake-up by USB event
+#define bWAK_RXD1_LO      0x40      // enable wake-up by RXD1 low level
+#define bWAK_P1_5_LO      0x20      // enable wake-up by pin P1.5 low level
+#define bWAK_P1_4_LO      0x10      // enable wake-up by pin P1.4 low level
+#define bWAK_P1_3_LO      0x08      // enable wake-up by pin P1.3 low level
+#define bWAK_RST_HI       0x04      // enable wake-up by pin RST high level
+#define bWAK_P3_2E_3L     0x02      // enable wake-up by pin P3.2 (INT0) edge or pin P3.3 (INT1) low level
+#define bWAK_RXD0_LO      0x01      // enable wake-up by RXD0 low level
+sfr RESET_KEEP      = 0xFE;         // value keeper during reset
+sfr WDOG_COUNT      = 0xFF;         // watch-dog count, count by clock frequency Fsys/65536
+
+/*  Interrupt Registers  */
+sfr IE              = 0xA8;         // interrupt enable
+ sbit EA            = IE^7;         // enable global interrupts: 0=disable, 1=enable if E_DIS=0
+ sbit E_DIS         = IE^6;         // disable global interrupts, intend to inhibit interrupt during some flash-ROM operation: 0=enable if EA=1, 1=disable
+ sbit ET2           = IE^5;         // enable timer2 interrupt
+ sbit ES            = IE^4;         // enable UART0 interrupt
+ sbit ET1           = IE^3;         // enable timer1 interrupt
+ sbit EX1           = IE^2;         // enable external interrupt INT1
+ sbit ET0           = IE^1;         // enable timer0 interrupt
+ sbit EX0           = IE^0;         // enable external interrupt INT0
+sfr IP              = 0xB8;         // interrupt priority and current priority
+ sbit PH_FLAG       = IP^7;         // ReadOnly: high level priority action flag
+ sbit PL_FLAG       = IP^6;         // ReadOnly: low level priority action flag
+// PH_FLAG & PL_FLAG: current interrupt priority
+//    00 - no interrupt now
+//    01 - low level priority interrupt action now
+//    10 - high level priority interrupt action now
+//    11 - unknown error
+ sbit PT2           = IP^5;         // timer2 interrupt priority level
+ sbit PS            = IP^4;         // UART0 interrupt priority level
+ sbit PT1           = IP^3;         // timer1 interrupt priority level
+ sbit PX1           = IP^2;         // external interrupt INT1 priority level
+ sbit PT0           = IP^1;         // timer0 interrupt priority level
+ sbit PX0           = IP^0;         // external interrupt INT0 priority level
+sfr IE_EX           = 0xE8;         // extend interrupt enable
+ sbit IE_WDOG       = IE_EX^7;      // enable watch-dog timer interrupt
+ sbit IE_GPIO       = IE_EX^6;      // enable GPIO input interrupt
+ sbit IE_PWMX       = IE_EX^5;      // enable PWM1/2 interrupt
+ sbit IE_UART1      = IE_EX^4;      // enable UART1 interrupt
+ sbit IE_ADC        = IE_EX^3;      // enable ADC interrupt
+ sbit IE_USB        = IE_EX^2;      // enable USB interrupt
+ sbit IE_TKEY       = IE_EX^1;      // enable touch-key timer interrupt
+ sbit IE_SPI0       = IE_EX^0;      // enable SPI0 interrupt
+sfr IP_EX           = 0xE9;         // extend interrupt priority
+#define bIP_LEVEL         0x80      // ReadOnly: current interrupt nested level: 0=no interrupt or two levels, 1=one level
+#define bIP_GPIO          0x40      // GPIO input interrupt priority level
+#define bIP_PWMX          0x20      // PWM1/2 interrupt priority level
+#define bIP_UART1         0x10      // UART1 interrupt priority level
+#define bIP_ADC           0x08      // ADC interrupt priority level
+#define bIP_USB           0x04      // USB interrupt priority level
+#define bIP_TKEY          0x02      // touch-key timer interrupt priority level
+#define bIP_SPI0          0x01      // SPI0 interrupt priority level
+sfr GPIO_IE         = 0xC7;         // GPIO interrupt enable
+#define bIE_IO_EDGE       0x80      // enable GPIO edge interrupt: 0=low/high level, 1=falling/rising edge
+#define bIE_RXD1_LO       0x40      // enable interrupt by RXD1 low level / falling edge
+#define bIE_P1_5_LO       0x20      // enable interrupt by pin P1.5 low level / falling edge
+#define bIE_P1_4_LO       0x10      // enable interrupt by pin P1.4 low level / falling edge
+#define bIE_P1_3_LO       0x08      // enable interrupt by pin P1.3 low level / falling edge
+#define bIE_RST_HI        0x04      // enable interrupt by pin RST high level / rising edge
+#define bIE_P3_1_LO       0x02      // enable interrupt by pin P3.1 low level / falling edge
+#define bIE_RXD0_LO       0x01      // enable interrupt by RXD0 low level / falling edge
+
+/*  FlashROM and Data-Flash Registers  */
+sfr16 ROM_ADDR      = 0x84;         // address for flash-ROM, little-endian
+sfr ROM_ADDR_L      = 0x84;         // address low byte for flash-ROM
+sfr ROM_ADDR_H      = 0x85;         // address high byte for flash-ROM
+sfr16 ROM_DATA      = 0x8E;         // data for flash-ROM writing, little-endian
+sfr ROM_DATA_L      = 0x8E;         // data low byte for flash-ROM writing, data byte for Data-Flash reading/writing
+sfr ROM_DATA_H      = 0x8F;         // data high byte for flash-ROM writing
+sfr ROM_CTRL        = 0x86;         // WriteOnly: flash-ROM control
+#define ROM_CMD_WRITE     0x9A      // WriteOnly: flash-ROM word or Data-Flash byte write operation command
+#define ROM_CMD_READ      0x8E      // WriteOnly: Data-Flash byte read operation command
+//sfr ROM_STATUS      = 0x86;         // ReadOnly: flash-ROM status
+#define ROM_STATUS        ROM_CTRL
+#define bROM_ADDR_OK      0x40      // ReadOnly: flash-ROM writing operation address valid flag, can be reviewed before or after operation: 0=invalid parameter, 1=address valid
+#define bROM_CMD_ERR      0x02      // ReadOnly: flash-ROM operation command error flag: 0=command accepted, 1=unknown command
+
+/*  Port Registers  */
+sfr P1              = 0x90;         // port 1 input & output
+ sbit SCK           = P1^7;         // serial clock for SPI0
+ sbit TXD1          = P1^7;         // TXD output for UART1
+ sbit TIN5          = P1^7;         // TIN5 for Touch-Key
+ sbit MISO          = P1^6;         // master serial data input or slave serial data output for SPI0
+ sbit RXD1          = P1^6;         // RXD input for UART1
+ sbit TIN4          = P1^6;         // TIN4 for Touch-Key
+ sbit MOSI          = P1^5;         // master serial data output or slave serial data input for SPI0
+ sbit PWM1          = P1^5;         // PWM output for PWM1
+ sbit TIN3          = P1^5;         // TIN3 for Touch-Key
+ sbit UCC2          = P1^5;         // CC2 for USB type-C
+ sbit AIN2          = P1^5;         // AIN2 for ADC
+ sbit T2_           = P1^4;         // alternate pin for T2
+ sbit CAP1_         = P1^4;         // alternate pin for CAP1
+ sbit SCS           = P1^4;         // slave chip-selection input for SPI0
+ sbit TIN2          = P1^4;         // TIN2 for Touch-Key
+ sbit UCC1          = P1^4;         // CC1 for USB type-C
+ sbit AIN1          = P1^4;         // AIN1 for ADC
+ sbit TXD_          = P1^3;         // alternate pin for TXD of UART0
+ sbit RXD_          = P1^2;         // alternate pin for RXD of UART0
+ sbit T2EX          = P1^1;         // external trigger input for timer2 reload & capture
+ sbit CAP2          = P1^1;         // capture2 input for timer2
+ sbit TIN1          = P1^1;         // TIN1 for Touch-Key
+ sbit VBUS2         = P1^1;         // VBUS2 for USB type-C
+ sbit AIN0          = P1^1;         // AIN0 for ADC
+ sbit T2            = P1^0;         // external count input
+ sbit CAP1          = P1^0;         // capture1 input for timer2
+ sbit TIN0          = P1^0;         // TIN0 for Touch-Key
+sfr P1_MOD_OC       = 0x92;         // port 1 output mode: 0=push-pull, 1=open-drain
+sfr P1_DIR_PU       = 0x93;         // port 1 direction for push-pull or pullup enable for open-drain
+// Pn_MOD_OC & Pn_DIR_PU: pin input & output configuration for Pn (n=1/3)
+//   0 0:  float input only, without pullup resistance
+//   0 1:  push-pull output, strong driving high level and low level
+//   1 0:  open-drain output and input without pullup resistance
+//   1 1:  quasi-bidirectional (standard 8051 mode), open-drain output and input with pullup resistance, just driving high level strongly for 2 clocks if turning output level from low to high
+#define bSCK              0x80      // serial clock for SPI0
+#define bTXD1             0x80      // TXD output for UART1
+#define bMISO             0x40      // master serial data input or slave serial data output for SPI0
+#define bRXD1             0x40      // RXD input for UART1
+#define bMOSI             0x20      // master serial data output or slave serial data input for SPI0
+#define bPWM1             0x20      // PWM output for PWM1
+#define bUCC2             0x20      // CC2 for USB type-C
+#define bAIN2             0x20      // AIN2 for ADC
+#define bT2_              0x10      // alternate pin for T2
+#define bCAP1_            0x10      // alternate pin for CAP1
+#define bSCS              0x10      // slave chip-selection input for SPI0
+#define bUCC1             0x10      // CC1 for USB type-C
+#define bAIN1             0x10      // AIN1 for ADC
+#define bTXD_             0x08      // alternate pin for TXD of UART0
+#define bRXD_             0x04      // alternate pin for RXD of UART0
+#define bT2EX             0x02      // external trigger input for timer2 reload & capture
+#define bCAP2             bT2EX     // capture2 input for timer2
+#define bVBUS2            0x02      // VBUS2 for USB type-C
+#define bAIN0             0x02      // AIN0 for ADC
+#define bT2               0x01      // external count input or clock output for timer2
+#define bCAP1             bT2       // capture1 input for timer2
+sfr P2              = 0xA0;         // port 2
+sfr P3              = 0xB0;         // port 3 input & output
+ sbit UDM           = P3^7;         // ReadOnly: pin UDM input
+ sbit UDP           = P3^6;         // ReadOnly: pin UDP input
+ sbit T1            = P3^5;         // external count input for timer1
+ sbit PWM2          = P3^4;         // PWM output for PWM2
+ sbit RXD1_         = P3^4;         // alternate pin for RXD1
+ sbit T0            = P3^4;         // external count input for timer0
+ sbit INT1          = P3^3;         // external interrupt 1 input
+ sbit TXD1_         = P3^2;         // alternate pin for TXD1
+ sbit INT0          = P3^2;         // external interrupt 0 input
+ sbit VBUS1         = P3^2;         // VBUS1 for USB type-C
+ sbit AIN3          = P3^2;         // AIN3 for ADC
+ sbit PWM2_         = P3^1;         // alternate pin for PWM2
+ sbit TXD           = P3^1;         // TXD output for UART0
+ sbit PWM1_         = P3^0;         // alternate pin for PWM1
+ sbit RXD           = P3^0;         // RXD input for UART0
+sfr P3_MOD_OC       = 0x96;         // port 3 output mode: 0=push-pull, 1=open-drain
+sfr P3_DIR_PU       = 0x97;         // port 3 direction for push-pull or pullup enable for open-drain
+#define bUDM              0x80      // ReadOnly: pin UDM input
+#define bUDP              0x40      // ReadOnly: pin UDP input
+#define bT1               0x20      // external count input for timer1
+#define bPWM2             0x10      // PWM output for PWM2
+#define bRXD1_            0x10      // alternate pin for RXD1
+#define bT0               0x10      // external count input for timer0
+#define bINT1             0x08      // external interrupt 1 input
+#define bTXD1_            0x04      // alternate pin for TXD1
+#define bINT0             0x04      // external interrupt 0 input
+#define bVBUS1            0x04      // VBUS1 for USB type-C
+#define bAIN3             0x04      // AIN3 for ADC
+#define bPWM2_            0x02      // alternate pin for PWM2
+#define bTXD              0x02      // TXD output for UART0
+#define bPWM1_            0x01      // alternate pin for PWM1
+#define bRXD              0x01      // RXD input for UART0
+sfr PIN_FUNC        = 0xC6;         // pin function selection
+#define bUSB_IO_EN        0x80      // USB UDP/UDM I/O pin enable: 0=P3.6/P3.7 as GPIO, 1=P3.6/P3.7 as USB
+#define bIO_INT_ACT       0x40      // ReadOnly: GPIO interrupt request action status
+#define bUART1_PIN_X      0x20      // UART1 alternate pin enable: 0=RXD1/TXD1 on P1.6/P1.7, 1=RXD1/TXD1 on P3.4/P3.2
+#define bUART0_PIN_X      0x10      // UART0 alternate pin enable: 0=RXD0/TXD0 on P3.0/P3.1, 1=RXD0/TXD0 on P1.2/P1.3
+#define bPWM2_PIN_X       0x08      // PWM2 alternate pin enable: 0=PWM2 on P3.4, 1=PWM2 on P3.1
+#define bPWM1_PIN_X       0x04      // PWM1 alternate pin enable: 0=PWM1 on P1.5, 1=PWM1 on P3.0
+#define bT2EX_PIN_X       0x02      // T2EX/CAP2 alternate pin enable: 0=T2EX/CAP2 on P1.1, 1=T2EX/CAP2 on RST
+#define bT2_PIN_X         0x01      // T2/CAP1 alternate pin enable: 0=T2/CAP1 on P1.1, 1=T2/CAP1 on P1.4
+sfr XBUS_AUX        = 0xA2;         // xBUS auxiliary setting
+#define bUART0_TX         0x80      // ReadOnly: indicate UART0 transmittal status
+#define bUART0_RX         0x40      // ReadOnly: indicate UART0 receiving status
+#define bSAFE_MOD_ACT     0x20      // ReadOnly: safe mode action status
+#define GF2               0x08      // general purpose flag bit 2
+#define bDPTR_AUTO_INC    0x04      // enable DPTR auto increase if finished MOVX_@DPTR instruction
+#define DPS               0x01      // dual DPTR selection: 0=DPTR0 selected, 1=DPTR1 selected
+
+/*  Timer0/1 Registers  */
+sfr TCON            = 0x88;         // timer 0/1 control and external interrupt control
+ sbit TF1           = TCON^7;       // timer1 overflow & interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit TR1           = TCON^6;       // timer1 run enable
+ sbit TF0           = TCON^5;       // timer0 overflow & interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit TR0           = TCON^4;       // timer0 run enable
+ sbit IE1           = TCON^3;       // INT1 interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit IT1           = TCON^2;       // INT1 interrupt type: 0=low level action, 1=falling edge action
+ sbit IE0           = TCON^1;       // INT0 interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit IT0           = TCON^0;       // INT0 interrupt type: 0=low level action, 1=falling edge action
+sfr TMOD            = 0x89;         // timer 0/1 mode
+#define bT1_GATE          0x80      // gate control of timer1: 0=timer1 run enable while TR1=1, 1=timer1 run enable while P3.3 (INT1) pin is high and TR1=1
+#define bT1_CT            0x40      // counter or timer mode selection for timer1: 0=timer, use internal clock, 1=counter, use P3.5 (T1) pin falling edge as clock
+#define bT1_M1            0x20      // timer1 mode high bit
+#define bT1_M0            0x10      // timer1 mode low bit
+#define MASK_T1_MOD       0x30      // bit mask of timer1 mode
+// bT1_M1 & bT1_M0: timer1 mode
+//   00: mode 0, 13-bit timer or counter by cascaded TH1 and lower 5 bits of TL1, the upper 3 bits of TL1 are ignored
+//   01: mode 1, 16-bit timer or counter by cascaded TH1 and TL1
+//   10: mode 2, TL1 operates as 8-bit timer or counter, and TH1 provide initial value for TL1 auto-reload
+//   11: mode 3, stop timer1
+#define bT0_GATE          0x08      // gate control of timer0: 0=timer0 run enable while TR0=1, 1=timer0 run enable while P3.2 (INT0) pin is high and TR0=1
+#define bT0_CT            0x04      // counter or timer mode selection for timer0: 0=timer, use internal clock, 1=counter, use P3.4 (T0) pin falling edge as clock
+#define bT0_M1            0x02      // timer0 mode high bit
+#define bT0_M0            0x01      // timer0 mode low bit
+#define MASK_T0_MOD       0x03      // bit mask of timer0 mode
+// bT0_M1 & bT0_M0: timer0 mode
+//   00: mode 0, 13-bit timer or counter by cascaded TH0 and lower 5 bits of TL0, the upper 3 bits of TL0 are ignored
+//   01: mode 1, 16-bit timer or counter by cascaded TH0 and TL0
+//   10: mode 2, TL0 operates as 8-bit timer or counter, and TH0 provide initial value for TL0 auto-reload
+//   11: mode 3, TL0 is 8-bit timer or counter controlled by standard timer0 bits, TH0 is 8-bit timer using TF1 and controlled by TR1, timer1 run enable if it is not mode 3
+sfr TL0             = 0x8A;         // low byte of timer 0 count
+sfr TL1             = 0x8B;         // low byte of timer 1 count
+sfr TH0             = 0x8C;         // high byte of timer 0 count
+sfr TH1             = 0x8D;         // high byte of timer 1 count
+
+/*  UART0 Registers  */
+sfr SCON            = 0x98;         // UART0 control (serial port control)
+ sbit SM0           = SCON^7;       // UART0 mode bit0, selection data bit: 0=8 bits data, 1=9 bits data
+ sbit SM1           = SCON^6;       // UART0 mode bit1, selection baud rate: 0=fixed, 1=variable
+// SM0 & SM1: UART0 mode
+//    00 - mode 0, shift Register, baud rate fixed at: Fsys/12
+//    01 - mode 1, 8-bit UART,     baud rate = variable by timer1 or timer2 overflow rate
+//    10 - mode 2, 9-bit UART,     baud rate fixed at: Fsys/128@SMOD=0, Fsys/32@SMOD=1
+//    11 - mode 3, 9-bit UART,     baud rate = variable by timer1 or timer2 overflow rate
+ sbit SM2           = SCON^5;       // enable multi-device communication in mode 2/3
+#define MASK_UART0_MOD    0xE0      // bit mask of UART0 mode
+ sbit REN           = SCON^4;       // enable UART0 receiving
+ sbit TB8           = SCON^3;       // the 9th transmitted data bit in mode 2/3
+ sbit RB8           = SCON^2;       // 9th data bit received in mode 2/3, or stop bit received for mode 1
+ sbit TI            = SCON^1;       // transmit interrupt flag, set by hardware after completion of a serial transmittal, need software clear
+ sbit RI            = SCON^0;       // receive interrupt flag, set by hardware after completion of a serial receiving, need software clear
+sfr SBUF            = 0x99;         // UART0 data buffer: reading for receiving, writing for transmittal
+
+/*  Timer2/Capture2 Registers  */
+sfr T2CON           = 0xC8;         // timer 2 control
+ sbit TF2           = T2CON^7;      // timer2 overflow & interrupt flag, need software clear, the flag will not be set when either RCLK=1 or TCLK=1
+ sbit CAP1F         = T2CON^7;      // timer2 capture 1 interrupt flag, set by T2 edge trigger if bT2_CAP1_EN=1, need software clear
+ sbit EXF2          = T2CON^6;      // timer2 external flag, set by T2EX edge trigger if EXEN2=1, need software clear
+ sbit RCLK          = T2CON^5;      // selection UART0 receiving clock: 0=timer1 overflow pulse, 1=timer2 overflow pulse
+ sbit TCLK          = T2CON^4;      // selection UART0 transmittal clock: 0=timer1 overflow pulse, 1=timer2 overflow pulse
+ sbit EXEN2         = T2CON^3;      // enable T2EX trigger function: 0=ignore T2EX, 1=trigger reload or capture by T2EX edge
+ sbit TR2           = T2CON^2;      // timer2 run enable
+ sbit C_T2          = T2CON^1;      // timer2 clock source selection: 0=timer base internal clock, 1=external edge counter base T2 falling edge
+ sbit CP_RL2        = T2CON^0;      // timer2 function selection (force 0 if RCLK=1 or TCLK=1): 0=timer and auto reload if count overflow or T2EX edge, 1=capture by T2EX edge
+sfr T2MOD           = 0xC9;         // timer 2 mode and timer 0/1/2 clock mode
+#define bTMR_CLK          0x80      // fastest internal clock mode for timer 0/1/2 under faster clock mode: 0=use divided clock, 1=use original Fsys as clock without dividing
+#define bT2_CLK           0x40      // timer2 internal clock frequency selection: 0=standard clock, Fsys/12 for timer mode, Fsys/4 for UART0 clock mode,
+                                    //   1=faster clock, Fsys/4 @bTMR_CLK=0 or Fsys @bTMR_CLK=1 for timer mode, Fsys/2 @bTMR_CLK=0 or Fsys @bTMR_CLK=1 for UART0 clock mode
+#define bT1_CLK           0x20      // timer1 internal clock frequency selection: 0=standard clock, Fsys/12, 1=faster clock, Fsys/4 if bTMR_CLK=0 or Fsys if bTMR_CLK=1
+#define bT0_CLK           0x10      // timer0 internal clock frequency selection: 0=standard clock, Fsys/12, 1=faster clock, Fsys/4 if bTMR_CLK=0 or Fsys if bTMR_CLK=1
+#define bT2_CAP_M1        0x08      // timer2 capture mode high bit
+#define bT2_CAP_M0        0x04      // timer2 capture mode low bit
+// bT2_CAP_M1 & bT2_CAP_M0: timer2 capture point selection
+//   x0: from falling edge to falling edge
+//   01: from any edge to any edge (level changing)
+//   11: from rising edge to rising edge
+#define T2OE              0x02      // enable timer2 generated clock output: 0=disable output, 1=enable clock output at T2 pin, frequency = TF2/2
+#define bT2_CAP1_EN       0x01      // enable T2 trigger function for capture 1 of timer2 if RCLK=0 & TCLK=0 & CP_RL2=1 & C_T2=0 & T2OE=0
+sfr16 RCAP2         = 0xCA;         // reload & capture value, little-endian
+sfr RCAP2L          = 0xCA;         // low byte of reload & capture value
+sfr RCAP2H          = 0xCB;         // high byte of reload & capture value
+sfr16 T2COUNT       = 0xCC;         // counter, little-endian
+sfr TL2             = 0xCC;         // low byte of timer 2 count
+sfr TH2             = 0xCD;         // high byte of timer 2 count
+sfr16 T2CAP1        = 0xCE;         // ReadOnly: capture 1 value for timer2
+sfr T2CAP1L         = 0xCE;         // ReadOnly: capture 1 value low byte for timer2
+sfr T2CAP1H         = 0xCF;         // ReadOnly: capture 1 value high byte for timer2
+
+/*  PWM1/2 Registers  */
+sfr PWM_DATA2       = 0x9B;         // PWM data for PWM2
+sfr PWM_DATA1       = 0x9C;         // PWM data for PWM1
+sfr PWM_CTRL        = 0x9D;         // PWM 1/2 control
+#define bPWM_IE_END       0x80      // enable interrupt for PWM mode cycle end
+#define bPWM2_POLAR       0x40      // PWM2 output polarity: 0=default low and high action, 1=default high and low action
+#define bPWM1_POLAR       0x20      // PWM1 output polarity: 0=default low and high action, 1=default high and low action
+#define bPWM_IF_END       0x10      // interrupt flag for cycle end, write 1 to clear or write PWM_CYCLE or load new data to clear
+#define bPWM2_OUT_EN      0x08      // PWM2 output enable
+#define bPWM1_OUT_EN      0x04      // PWM1 output enable
+#define bPWM_CLR_ALL      0x02      // force clear FIFO and count of PWM1/2
+sfr PWM_CK_SE       = 0x9E;         // clock divisor setting
+
+/*  SPI0/Master0/Slave Registers  */
+sfr SPI0_STAT       = 0xF8;         // SPI 0 status
+ sbit S0_FST_ACT    = SPI0_STAT^7;  // ReadOnly: indicate first byte received status for SPI0
+ sbit S0_IF_OV      = SPI0_STAT^6;  // interrupt flag for slave mode FIFO overflow, direct bit address clear or write 1 to clear
+ sbit S0_IF_FIRST   = SPI0_STAT^5;  // interrupt flag for first byte received, direct bit address clear or write 1 to clear
+ sbit S0_IF_BYTE    = SPI0_STAT^4;  // interrupt flag for a byte data exchanged, direct bit address clear or write 1 to clear or accessing FIFO to clear if bS0_AUTO_IF=1
+ sbit S0_FREE       = SPI0_STAT^3;  // ReadOnly: SPI0 free status
+ sbit S0_T_FIFO     = SPI0_STAT^2;  // ReadOnly: tx FIFO count for SPI0
+ sbit S0_R_FIFO     = SPI0_STAT^0;  // ReadOnly: rx FIFO count for SPI0
+sfr SPI0_DATA       = 0xF9;         // FIFO data port: reading for receiving, writing for transmittal
+sfr SPI0_CTRL       = 0xFA;         // SPI 0 control
+#define bS0_MISO_OE       0x80      // SPI0 MISO output enable
+#define bS0_MOSI_OE       0x40      // SPI0 MOSI output enable
+#define bS0_SCK_OE        0x20      // SPI0 SCK output enable
+#define bS0_DATA_DIR      0x10      // SPI0 data direction: 0=out(master_write), 1=in(master_read)
+#define bS0_MST_CLK       0x08      // SPI0 master clock mode: 0=mode 0 with default low, 1=mode 3 with default high
+#define bS0_2_WIRE        0x04      // enable SPI0 two wire mode: 0=3 wire (SCK+MOSI+MISO), 1=2 wire (SCK+MISO)
+#define bS0_CLR_ALL       0x02      // force clear FIFO and count of SPI0
+#define bS0_AUTO_IF       0x01      // enable FIFO accessing to auto clear S0_IF_BYTE interrupt flag
+sfr SPI0_CK_SE      = 0xFB;         // clock divisor setting
+//sfr SPI0_S_PRE      = 0xFB;         // preset value for SPI slave
+#define SPI0_S_PRE        SPI0_CK_SE
+sfr SPI0_SETUP      = 0xFC;         // SPI 0 setup
+#define bS0_MODE_SLV      0x80      // SPI0 slave mode: 0=master, 1=slave
+#define bS0_IE_FIFO_OV    0x40      // enable interrupt for slave mode FIFO overflow
+#define bS0_IE_FIRST      0x20      // enable interrupt for first byte received for SPI0 slave mode
+#define bS0_IE_BYTE       0x10      // enable interrupt for a byte received
+#define bS0_BIT_ORDER     0x08      // SPI0 bit data order: 0=MSB first, 1=LSB first
+#define bS0_SLV_SELT      0x02      // ReadOnly: SPI0 slave mode chip selected status: 0=unselected, 1=selected
+#define bS0_SLV_PRELOAD   0x01      // ReadOnly: SPI0 slave mode data pre-loading status just after chip-selection
+
+/*  UART1 Registers  */
+sfr SCON1           = 0xC0;         // UART1 control (serial port control)
+ sbit U1SM0         = SCON1^7;      // UART1 mode, selection data bit: 0=8 bits data, 1=9 bits data
+ sbit U1SMOD        = SCON1^5;      // UART1 2X baud rate selection: 0=slow(Fsys/32/(256-SBAUD1)), 1=fast(Fsys/16/(256-SBAUD1))
+ sbit U1REN         = SCON1^4;      // enable UART1 receiving
+ sbit U1TB8         = SCON1^3;      // the 9th transmitted data bit in 9 bits data mode
+ sbit U1RB8         = SCON1^2;      // 9th data bit received in 9 bits data mode, or stop bit received for 8 bits data mode
+ sbit U1TI          = SCON1^1;      // transmit interrupt flag, set by hardware after completion of a serial transmittal, need software clear
+ sbit U1RI          = SCON1^0;      // receive interrupt flag, set by hardware after completion of a serial receiving, need software clear
+sfr SBUF1           = 0xC1;         // UART1 data buffer: reading for receiving, writing for transmittal
+sfr SBAUD1          = 0xC2;         // UART1 baud rate setting
+
+/*  ADC and comparator Registers  */
+sfr ADC_CTRL        = 0x80;         // ADC control
+ sbit CMPO          = ADC_CTRL^7;   // ReadOnly: comparator result input
+ sbit CMP_IF        = ADC_CTRL^6;   // flag for comparator result changed, direct bit address clear
+ sbit ADC_IF        = ADC_CTRL^5;   // interrupt flag for ADC finished, direct bit address clear
+ sbit ADC_START     = ADC_CTRL^4;   // set 1 to start ADC, auto cleared when ADC finished
+ sbit CMP_CHAN      = ADC_CTRL^3;   // comparator IN- input channel selection: 0=AIN1, 1=AIN3
+ sbit ADC_CHAN1     = ADC_CTRL^1;   // ADC/comparator IN+ channel selection high bit
+ sbit ADC_CHAN0     = ADC_CTRL^0;   // ADC/comparator IN+ channel selection low bit
+// ADC_CHAN1 & ADC_CHAN0: ADC/comparator IN+ channel selection
+//   00: AIN0(P1.1)
+//   01: AIN1(P1.4)
+//   10: AIN2(P1.5)
+//   11: AIN3(P3.2)
+sfr ADC_CFG         = 0x9A;         // ADC config
+#define bADC_EN           0x08      // control ADC power: 0=shut down ADC, 1=enable power for ADC
+#define bCMP_EN           0x04      // control comparator power: 0=shut down comparator, 1=enable power for comparator
+#define bADC_CLK          0x01      // ADC clock frequency selection: 0=slow clock, 384 Fosc cycles for each ADC, 1=fast clock, 96 Fosc cycles for each ADC
+sfr ADC_DATA        = 0x9F;         // ReadOnly: ADC data
+
+/*  Touch-key timer Registers  */
+sfr TKEY_CTRL       = 0xC3;         // touch-key control
+#define bTKC_IF           0x80      // ReadOnly: interrupt flag for touch-key timer, cleared by writing touch-key control or auto cleared when start touch-key checking
+#define bTKC_2MS          0x10      // touch-key timer cycle selection: 0=1mS, 1=2mS
+#define bTKC_CHAN2        0x04      // touch-key channel selection high bit
+#define bTKC_CHAN1        0x02      // touch-key channel selection middle bit
+#define bTKC_CHAN0        0x01      // touch-key channel selection low bit
+// bTKC_CHAN2 & bTKC_CHAN1 & bTKC_CHAN0: touch-key channel selection
+//   000: disable touch-key
+//   001: TIN0(P1.0)
+//   010: TIN1(P1.1)
+//   011: TIN2(P1.4)
+//   100: TIN3(P1.5)
+//   101: TIN4(P1.6)
+//   110: TIN5(P1.7)
+//   111: enable touch-key but disable all channel
+sfr16 TKEY_DAT      = 0xC4;         // ReadOnly: touch-key data, little-endian
+sfr TKEY_DATL       = 0xC4;         // ReadOnly: low byte of touch-key data
+sfr TKEY_DATH       = 0xC5;         // ReadOnly: high byte of touch-key data
+#define bTKD_CHG          0x80      // ReadOnly: indicate control changed, current data maybe invalid
+
+/*  USB/Host/Device Registers  */
+sfr USB_C_CTRL      = 0x91;         // USB type-C control
+#define bVBUS2_PD_EN      0x80      // USB VBUS2 10K pulldown resistance: 0=disable, 1=enable pullup
+#define bUCC2_PD_EN       0x40      // USB CC2 5.1K pulldown resistance: 0=disable, 1=enable pulldown
+#define bUCC2_PU1_EN      0x20      // USB CC2 pullup resistance control high bit
+#define bUCC2_PU0_EN      0x10      // USB CC2 pullup resistance control low bit
+#define bVBUS1_PD_EN      0x08      // USB VBUS1 10K pulldown resistance: 0=disable, 1=enable pullup
+#define bUCC1_PD_EN       0x04      // USB CC1 5.1K pulldown resistance: 0=disable, 1=enable pulldown
+#define bUCC1_PU1_EN      0x02      // USB CC1 pullup resistance control high bit
+#define bUCC1_PU0_EN      0x01      // USB CC1 pullup resistance control low bit
+// bUCC?_PU1_EN & bUCC?_PU0_EN: USB CC pullup resistance selection
+//   00: disable pullup resistance
+//   01: enable 56K pullup resistance for default USB power
+//   10: enable 22K pullup resistance for 1.5A USB power
+//   11: enable 10K pullup resistance for 3A USB power
+sfr UDEV_CTRL       = 0xD1;         // USB device physical port control
+#define bUD_PD_DIS        0x80      // disable USB UDP/UDM pulldown resistance: 0=enable pulldown, 1=disable
+#define bUD_DP_PIN        0x20      // ReadOnly: indicate current UDP pin level
+#define bUD_DM_PIN        0x10      // ReadOnly: indicate current UDM pin level
+#define bUD_LOW_SPEED     0x04      // enable USB physical port low speed: 0=full speed, 1=low speed
+#define bUD_GP_BIT        0x02      // general purpose bit
+#define bUD_PORT_EN       0x01      // enable USB physical port I/O: 0=disable, 1=enable
+//sfr UHOST_CTRL      = 0xD1;         // USB host physical port control
+#define UHOST_CTRL        UDEV_CTRL
+#define bUH_PD_DIS        0x80      // disable USB UDP/UDM pulldown resistance: 0=enable pulldown, 1=disable
+#define bUH_DP_PIN        0x20      // ReadOnly: indicate current UDP pin level
+#define bUH_DM_PIN        0x10      // ReadOnly: indicate current UDM pin level
+#define bUH_LOW_SPEED     0x04      // enable USB port low speed: 0=full speed, 1=low speed
+#define bUH_BUS_RESET     0x02      // control USB bus reset: 0=normal, 1=force bus reset
+#define bUH_PORT_EN       0x01      // enable USB port: 0=disable, 1=enable port, automatic disabled if USB device detached
+sfr UEP1_CTRL       = 0xD2;         // endpoint 1 control
+#define bUEP_R_TOG        0x80      // expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
+#define bUEP_T_TOG        0x40      // prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
+#define bUEP_AUTO_TOG     0x10      // enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
+#define bUEP_R_RES1       0x08      // handshake response type high bit for USB endpoint X receiving (OUT)
+#define bUEP_R_RES0       0x04      // handshake response type low bit for USB endpoint X receiving (OUT)
+#define MASK_UEP_R_RES    0x0C      // bit mask of handshake response type for USB endpoint X receiving (OUT)
+#define UEP_R_RES_ACK     0x00
+#define UEP_R_RES_TOUT    0x04
+#define UEP_R_RES_NAK     0x08
+#define UEP_R_RES_STALL   0x0C
+// bUEP_R_RES1 & bUEP_R_RES0: handshake response type for USB endpoint X receiving (OUT)
+//   00: ACK (ready)
+//   01: no response, time out to host, for non-zero endpoint isochronous transactions
+//   10: NAK (busy)
+//   11: STALL (error)
+#define bUEP_T_RES1       0x02      // handshake response type high bit for USB endpoint X transmittal (IN)
+#define bUEP_T_RES0       0x01      // handshake response type low bit for USB endpoint X transmittal (IN)
+#define MASK_UEP_T_RES    0x03      // bit mask of handshake response type for USB endpoint X transmittal (IN)
+#define UEP_T_RES_ACK     0x00
+#define UEP_T_RES_TOUT    0x01
+#define UEP_T_RES_NAK     0x02
+#define UEP_T_RES_STALL   0x03
+// bUEP_T_RES1 & bUEP_T_RES0: handshake response type for USB endpoint X transmittal (IN)
+//   00: DATA0 or DATA1 then expecting ACK (ready)
+//   01: DATA0 or DATA1 then expecting no response, time out from host, for non-zero endpoint isochronous transactions
+//   10: NAK (busy)
+//   11: STALL (error)
+sfr UEP1_T_LEN      = 0xD3;         // endpoint 1 transmittal length
+sfr UEP2_CTRL       = 0xD4;         // endpoint 2 control
+sfr UEP2_T_LEN      = 0xD5;         // endpoint 2 transmittal length
+sfr UEP3_CTRL       = 0xD6;         // endpoint 3 control
+sfr UEP3_T_LEN      = 0xD7;         // endpoint 3 transmittal length
+sfr USB_INT_FG      = 0xD8;         // USB interrupt flag
+ sbit U_IS_NAK      = USB_INT_FG^7; // ReadOnly: indicate current USB transfer is NAK received
+ sbit U_TOG_OK      = USB_INT_FG^6; // ReadOnly: indicate current USB transfer toggle is OK
+ sbit U_SIE_FREE    = USB_INT_FG^5; // ReadOnly: indicate USB SIE free status
+ sbit UIF_FIFO_OV   = USB_INT_FG^4; // FIFO overflow interrupt flag for USB, direct bit address clear or write 1 to clear
+ sbit UIF_HST_SOF   = USB_INT_FG^3; // host SOF timer interrupt flag for USB host, direct bit address clear or write 1 to clear
+ sbit UIF_SUSPEND   = USB_INT_FG^2; // USB suspend or resume event interrupt flag, direct bit address clear or write 1 to clear
+ sbit UIF_TRANSFER  = USB_INT_FG^1; // USB transfer completion interrupt flag, direct bit address clear or write 1 to clear
+ sbit UIF_DETECT    = USB_INT_FG^0; // device detected event interrupt flag for USB host mode, direct bit address clear or write 1 to clear
+ sbit UIF_BUS_RST   = USB_INT_FG^0; // bus reset event interrupt flag for USB device mode, direct bit address clear or write 1 to clear
+sfr USB_INT_ST      = 0xD9;         // ReadOnly: USB interrupt status
+#define bUIS_IS_NAK       0x80      // ReadOnly: indicate current USB transfer is NAK received for USB device mode
+#define bUIS_TOG_OK       0x40      // ReadOnly: indicate current USB transfer toggle is OK
+#define bUIS_TOKEN1       0x20      // ReadOnly: current token PID code bit 1 received for USB device mode
+#define bUIS_TOKEN0       0x10      // ReadOnly: current token PID code bit 0 received for USB device mode
+#define MASK_UIS_TOKEN    0x30      // ReadOnly: bit mask of current token PID code received for USB device mode
+#define UIS_TOKEN_OUT     0x00
+#define UIS_TOKEN_SOF     0x10
+#define UIS_TOKEN_IN      0x20
+#define UIS_TOKEN_SETUP   0x30
+// bUIS_TOKEN1 & bUIS_TOKEN0: current token PID code received for USB device mode
+//   00: OUT token PID received
+//   01: SOF token PID received
+//   10: IN token PID received
+//   11: SETUP token PID received
+#define MASK_UIS_ENDP     0x0F      // ReadOnly: bit mask of current transfer endpoint number for USB device mode
+#define MASK_UIS_H_RES    0x0F      // ReadOnly: bit mask of current transfer handshake response for USB host mode: 0000=no response, time out from device, others=handshake response PID received
+sfr USB_MIS_ST      = 0xDA;         // ReadOnly: USB miscellaneous status
+#define bUMS_SOF_PRES     0x80      // ReadOnly: indicate host SOF timer presage status
+#define bUMS_SOF_ACT      0x40      // ReadOnly: indicate host SOF timer action status for USB host
+#define bUMS_SIE_FREE     0x20      // ReadOnly: indicate USB SIE free status
+#define bUMS_R_FIFO_RDY   0x10      // ReadOnly: indicate USB receiving FIFO ready status (not empty)
+#define bUMS_BUS_RESET    0x08      // ReadOnly: indicate USB bus reset status
+#define bUMS_SUSPEND      0x04      // ReadOnly: indicate USB suspend status
+#define bUMS_DM_LEVEL     0x02      // ReadOnly: indicate UDM level saved at device attached to USB host
+#define bUMS_DEV_ATTACH   0x01      // ReadOnly: indicate device attached status on USB host
+sfr USB_RX_LEN      = 0xDB;         // ReadOnly: USB receiving length
+sfr UEP0_CTRL       = 0xDC;         // endpoint 0 control
+sfr UEP0_T_LEN      = 0xDD;         // endpoint 0 transmittal length
+sfr UEP4_CTRL       = 0xDE;         // endpoint 4 control
+sfr UEP4_T_LEN      = 0xDF;         // endpoint 4 transmittal length
+sfr USB_INT_EN      = 0xE1;         // USB interrupt enable
+#define bUIE_DEV_SOF      0x80      // enable interrupt for SOF received for USB device mode
+#define bUIE_DEV_NAK      0x40      // enable interrupt for NAK responded for USB device mode
+#define bUIE_FIFO_OV      0x10      // enable interrupt for FIFO overflow
+#define bUIE_HST_SOF      0x08      // enable interrupt for host SOF timer action for USB host mode
+#define bUIE_SUSPEND      0x04      // enable interrupt for USB suspend or resume event
+#define bUIE_TRANSFER     0x02      // enable interrupt for USB transfer completion
+#define bUIE_DETECT       0x01      // enable interrupt for USB device detected event for USB host mode
+#define bUIE_BUS_RST      0x01      // enable interrupt for USB bus reset event for USB device mode
+sfr USB_CTRL        = 0xE2;         // USB base control
+#define bUC_HOST_MODE     0x80      // enable USB host mode: 0=device mode, 1=host mode
+#define bUC_LOW_SPEED     0x40      // enable USB low speed: 0=full speed, 1=low speed
+#define bUC_DEV_PU_EN     0x20      // USB device enable and internal pullup resistance enable
+#define bUC_SYS_CTRL1     0x20      // USB system control high bit
+#define bUC_SYS_CTRL0     0x10      // USB system control low bit
+#define MASK_UC_SYS_CTRL  0x30      // bit mask of USB system control
+// bUC_HOST_MODE & bUC_SYS_CTRL1 & bUC_SYS_CTRL0: USB system control
+//   0 00: disable USB device and disable internal pullup resistance
+//   0 01: enable USB device and disable internal pullup resistance, need external pullup resistance
+//   0 1x: enable USB device and enable internal pullup resistance
+//   1 00: enable USB host and normal status
+//   1 01: enable USB host and force UDP/UDM output SE0 state
+//   1 10: enable USB host and force UDP/UDM output J state
+//   1 11: enable USB host and force UDP/UDM output resume or K state
+#define bUC_INT_BUSY      0x08      // enable automatic responding busy for device mode or automatic pause for host mode during interrupt flag UIF_TRANSFER valid
+#define bUC_RESET_SIE     0x04      // force reset USB SIE, need software clear
+#define bUC_CLR_ALL       0x02      // force clear FIFO and count of USB
+#define bUC_DMA_EN        0x01      // DMA enable and DMA interrupt enable for USB
+sfr USB_DEV_AD      = 0xE3;         // USB device address, lower 7 bits for USB device address
+#define bUDA_GP_BIT       0x80      // general purpose bit
+#define MASK_USB_ADDR     0x7F      // bit mask for USB device address
+sfr16 UEP2_DMA      = 0xE4;         // endpoint 2 buffer start address, little-endian
+sfr UEP2_DMA_L      = 0xE4;         // endpoint 2 buffer start address low byte
+sfr UEP2_DMA_H      = 0xE5;         // endpoint 2 buffer start address high byte
+sfr16 UEP3_DMA      = 0xE6;         // endpoint 3 buffer start address, little-endian
+sfr UEP3_DMA_L      = 0xE6;         // endpoint 3 buffer start address low byte
+sfr UEP3_DMA_H      = 0xE7;         // endpoint 3 buffer start address high byte
+sfr UEP4_1_MOD      = 0xEA;         // endpoint 4/1 mode
+#define bUEP1_RX_EN       0x80      // enable USB endpoint 1 receiving (OUT)
+#define bUEP1_TX_EN       0x40      // enable USB endpoint 1 transmittal (IN)
+#define bUEP1_BUF_MOD     0x10      // buffer mode of USB endpoint 1
+// bUEPn_RX_EN & bUEPn_TX_EN & bUEPn_BUF_MOD: USB endpoint 1/2/3 buffer mode, buffer start address is UEPn_DMA
+//   0 0 x:  disable endpoint and disable buffer
+//   1 0 0:  64 bytes buffer for receiving (OUT endpoint)
+//   1 0 1:  dual 64 bytes buffer by toggle bit bUEP_R_TOG selection for receiving (OUT endpoint), total=128bytes
+//   0 1 0:  64 bytes buffer for transmittal (IN endpoint)
+//   0 1 1:  dual 64 bytes buffer by toggle bit bUEP_T_TOG selection for transmittal (IN endpoint), total=128bytes
+//   1 1 0:  64 bytes buffer for receiving (OUT endpoint) + 64 bytes buffer for transmittal (IN endpoint), total=128bytes
+//   1 1 1:  dual 64 bytes buffer by bUEP_R_TOG selection for receiving (OUT endpoint) + dual 64 bytes buffer by bUEP_T_TOG selection for transmittal (IN endpoint), total=256bytes
+#define bUEP4_RX_EN       0x08      // enable USB endpoint 4 receiving (OUT)
+#define bUEP4_TX_EN       0x04      // enable USB endpoint 4 transmittal (IN)
+// bUEP4_RX_EN & bUEP4_TX_EN: USB endpoint 4 buffer mode, buffer start address is UEP0_DMA
+//   0 0:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint)
+//   1 0:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint) + 64 bytes buffer for endpoint 4 receiving (OUT endpoint), total=128bytes
+//   0 1:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint) + 64 bytes buffer for endpoint 4 transmittal (IN endpoint), total=128bytes
+//   1 1:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint)
+//           + 64 bytes buffer for endpoint 4 receiving (OUT endpoint) + 64 bytes buffer for endpoint 4 transmittal (IN endpoint), total=192bytes
+sfr UEP2_3_MOD      = 0xEB;         // endpoint 2/3 mode
+#define bUEP3_RX_EN       0x80      // enable USB endpoint 3 receiving (OUT)
+#define bUEP3_TX_EN       0x40      // enable USB endpoint 3 transmittal (IN)
+#define bUEP3_BUF_MOD     0x10      // buffer mode of USB endpoint 3
+#define bUEP2_RX_EN       0x08      // enable USB endpoint 2 receiving (OUT)
+#define bUEP2_TX_EN       0x04      // enable USB endpoint 2 transmittal (IN)
+#define bUEP2_BUF_MOD     0x01      // buffer mode of USB endpoint 2
+sfr16 UEP0_DMA      = 0xEC;         // endpoint 0 buffer start address, little-endian
+sfr UEP0_DMA_L      = 0xEC;         // endpoint 0 buffer start address low byte
+sfr UEP0_DMA_H      = 0xED;         // endpoint 0 buffer start address high byte
+sfr16 UEP1_DMA      = 0xEE;         // endpoint 1 buffer start address, little-endian
+sfr UEP1_DMA_L      = 0xEE;         // endpoint 1 buffer start address low byte
+sfr UEP1_DMA_H      = 0xEF;         // endpoint 1 buffer start address high byte
+//sfr UH_SETUP        = 0xD2;         // host aux setup
+#define UH_SETUP          UEP1_CTRL
+#define bUH_PRE_PID_EN    0x80      // USB host PRE PID enable for low speed device via hub
+#define bUH_SOF_EN        0x40      // USB host automatic SOF enable
+//sfr UH_RX_CTRL      = 0xD4;         // host receiver endpoint control
+#define UH_RX_CTRL        UEP2_CTRL
+#define bUH_R_TOG         0x80      // expected data toggle flag of host receiving (IN): 0=DATA0, 1=DATA1
+#define bUH_R_AUTO_TOG    0x10      // enable automatic toggle after successful transfer completion: 0=manual toggle, 1=automatic toggle
+#define bUH_R_RES         0x04      // prepared handshake response type for host receiving (IN): 0=ACK (ready), 1=no response, time out to device, for isochronous transactions
+//sfr UH_EP_PID       = 0xD5;         // host endpoint and token PID, lower 4 bits for endpoint number, upper 4 bits for token PID
+#define UH_EP_PID         UEP2_T_LEN
+#define MASK_UH_TOKEN     0xF0      // bit mask of token PID for USB host transfer
+#define MASK_UH_ENDP      0x0F      // bit mask of endpoint number for USB host transfer
+//sfr UH_TX_CTRL      = 0xD6;         // host transmittal endpoint control
+#define UH_TX_CTRL        UEP3_CTRL
+#define bUH_T_TOG         0x40      // prepared data toggle flag of host transmittal (SETUP/OUT): 0=DATA0, 1=DATA1
+#define bUH_T_AUTO_TOG    0x10      // enable automatic toggle after successful transfer completion: 0=manual toggle, 1=automatic toggle
+#define bUH_T_RES         0x01      // expected handshake response type for host transmittal (SETUP/OUT): 0=ACK (ready), 1=no response, time out from device, for isochronous transactions
+//sfr UH_TX_LEN       = 0xD7;         // host transmittal endpoint transmittal length
+#define UH_TX_LEN         UEP3_T_LEN
+//sfr UH_EP_MOD       = 0xEB;         // host endpoint mode
+#define UH_EP_MOD         UEP2_3_MOD
+#define bUH_EP_TX_EN      0x40      // enable USB host OUT endpoint transmittal
+#define bUH_EP_TBUF_MOD   0x10      // buffer mode of USB host OUT endpoint
+// bUH_EP_TX_EN & bUH_EP_TBUF_MOD: USB host OUT endpoint buffer mode, buffer start address is UH_TX_DMA
+//   0 x:  disable endpoint and disable buffer
+//   1 0:  64 bytes buffer for transmittal (OUT endpoint)
+//   1 1:  dual 64 bytes buffer by toggle bit bUH_T_TOG selection for transmittal (OUT endpoint), total=128bytes
+#define bUH_EP_RX_EN      0x08      // enable USB host IN endpoint receiving
+#define bUH_EP_RBUF_MOD   0x01      // buffer mode of USB host IN endpoint
+// bUH_EP_RX_EN & bUH_EP_RBUF_MOD: USB host IN endpoint buffer mode, buffer start address is UH_RX_DMA
+//   0 x:  disable endpoint and disable buffer
+//   1 0:  64 bytes buffer for receiving (IN endpoint)
+//   1 1:  dual 64 bytes buffer by toggle bit bUH_R_TOG selection for receiving (IN endpoint), total=128bytes
+//sfr16 UH_RX_DMA     = 0xE4;         // host rx endpoint buffer start address, little-endian
+#define UH_RX_DMA         UEP2_DMA
+//sfr UH_RX_DMA_L     = 0xE4;         // host rx endpoint buffer start address low byte
+#define UH_RX_DMA_L       UEP2_DMA_L
+//sfr UH_RX_DMA_H     = 0xE5;         // host rx endpoint buffer start address high byte
+#define UH_RX_DMA_H       UEP2_DMA_H
+//sfr16 UH_TX_DMA     = 0xE6;         // host tx endpoint buffer start address, little-endian
+#define UH_TX_DMA         UEP3_DMA
+//sfr UH_TX_DMA_L     = 0xE6;         // host tx endpoint buffer start address low byte
+#define UH_TX_DMA_L       UEP3_DMA_L
+//sfr UH_TX_DMA_H     = 0xE7;         // host tx endpoint buffer start address high byte
+#define UH_TX_DMA_H       UEP3_DMA_H
+
+/*----- XDATA: xRAM ------------------------------------------*/
+
+#define XDATA_RAM_SIZE    0x0400    // size of expanded xRAM, xdata SRAM embedded chip
+
+/*----- Reference Information --------------------------------------------*/
+#define ID_CH554          0x54      // chip ID
+
+/* Interrupt routine address and interrupt number */
+#define INT_ADDR_INT0     0x0003    // interrupt vector address for INT0
+#define INT_ADDR_TMR0     0x000B    // interrupt vector address for timer0
+#define INT_ADDR_INT1     0x0013    // interrupt vector address for INT1
+#define INT_ADDR_TMR1     0x001B    // interrupt vector address for timer1
+#define INT_ADDR_UART0    0x0023    // interrupt vector address for UART0
+#define INT_ADDR_TMR2     0x002B    // interrupt vector address for timer2
+#define INT_ADDR_SPI0     0x0033    // interrupt vector address for SPI0
+#define INT_ADDR_TKEY     0x003B    // interrupt vector address for touch-key timer
+#define INT_ADDR_USB      0x0043    // interrupt vector address for USB
+#define INT_ADDR_ADC      0x004B    // interrupt vector address for ADC
+#define INT_ADDR_UART1    0x0053    // interrupt vector address for UART1
+#define INT_ADDR_PWMX     0x005B    // interrupt vector address for PWM1/2
+#define INT_ADDR_GPIO     0x0063    // interrupt vector address for GPIO
+#define INT_ADDR_WDOG     0x006B    // interrupt vector address for watch-dog timer
+#define INT_NO_INT0       0         // interrupt number for INT0
+#define INT_NO_TMR0       1         // interrupt number for timer0
+#define INT_NO_INT1       2         // interrupt number for INT1
+#define INT_NO_TMR1       3         // interrupt number for timer1
+#define INT_NO_UART0      4         // interrupt number for UART0
+#define INT_NO_TMR2       5         // interrupt number for timer2
+#define INT_NO_SPI0       6         // interrupt number for SPI0
+#define INT_NO_TKEY       7         // interrupt number for touch-key timer
+#define INT_NO_USB        8         // interrupt number for USB
+#define INT_NO_ADC        9         // interrupt number for ADC
+#define INT_NO_UART1      10        // interrupt number for UART1
+#define INT_NO_PWMX       11        // interrupt number for PWM1/2
+#define INT_NO_GPIO       12        // interrupt number for GPIO
+#define INT_NO_WDOG       13        // interrupt number for watch-dog timer
+
+/* Special Program Space */
+#define DATA_FLASH_ADDR   0xC000    // start address of Data-Flash
+#define BOOT_LOAD_ADDR    0x3800    // start address of boot loader program
+#define ROM_CFG_ADDR      0x3FF8    // chip configuration information address
+#define ROM_CHIP_ID_HX    0x3FFA    // chip ID number highest byte (only low byte valid)
+#define ROM_CHIP_ID_LO    0x3FFC    // chip ID number low word
+#define ROM_CHIP_ID_HI    0x3FFE    // chip ID number high word
+
+/*
+New Instruction:   MOVX @DPTR1,A
+Instruction Code:  0xA5
+Instruction Cycle: 1
+Instruction Operation:
+   step-1. write ACC @DPTR1 into xdata SRAM embedded chip
+   step-2. increase DPTR1
+ASM example:
+       INC  XBUS_AUX
+       MOV  DPTR,#TARGET_ADDR ;DPTR1
+       DEC  XBUS_AUX
+       MOV  DPTR,#SOURCE_ADDR ;DPTR0
+       MOV  R7,#xxH
+ LOOP: MOVX A,@DPTR ;DPTR0
+       INC  DPTR    ;DPTR0, if need
+       DB   0A5H    ;MOVX @DPTR1,A & INC DPTR1
+       DJNZ R7,LOOP
+*/
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif  // __CH554_H__
+
+#ifndef __USB_DEF__
+#define __USB_DEF__
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*----- USB constant and structure define --------------------------------*/
+
+/* USB PID */
+#ifndef USB_PID_SETUP
+#define USB_PID_NULL            0x00    /* reserved PID */
+#define USB_PID_SOF             0x05
+#define USB_PID_SETUP           0x0D
+#define USB_PID_IN              0x09
+#define USB_PID_OUT             0x01
+#define USB_PID_ACK             0x02
+#define USB_PID_NAK             0x0A
+#define USB_PID_STALL           0x0E
+#define USB_PID_DATA0           0x03
+#define USB_PID_DATA1           0x0B
+#define USB_PID_PRE             0x0C
+#endif
+
+/* USB standard device request code */
+#ifndef USB_GET_DESCRIPTOR
+#define USB_GET_STATUS          0x00
+#define USB_CLEAR_FEATURE       0x01
+#define USB_SET_FEATURE         0x03
+#define USB_SET_ADDRESS         0x05
+#define USB_GET_DESCRIPTOR      0x06
+#define USB_SET_DESCRIPTOR      0x07
+#define USB_GET_CONFIGURATION   0x08
+#define USB_SET_CONFIGURATION   0x09
+#define USB_GET_INTERFACE       0x0A
+#define USB_SET_INTERFACE       0x0B
+#define USB_SYNCH_FRAME         0x0C
+#endif
+
+/* USB hub class request code */
+#ifndef HUB_GET_DESCRIPTOR
+#define HUB_GET_STATUS          0x00
+#define HUB_CLEAR_FEATURE       0x01
+#define HUB_GET_STATE           0x02
+#define HUB_SET_FEATURE         0x03
+#define HUB_GET_DESCRIPTOR      0x06
+#define HUB_SET_DESCRIPTOR      0x07
+#endif
+
+/* USB HID class request code */
+#ifndef HID_GET_REPORT
+#define HID_GET_REPORT          0x01
+#define HID_GET_IDLE            0x02
+#define HID_GET_PROTOCOL        0x03
+#define HID_SET_REPORT          0x09
+#define HID_SET_IDLE            0x0A
+#define HID_SET_PROTOCOL        0x0B
+#endif
+
+/* Bit define for USB request type */
+#ifndef USB_REQ_TYP_MASK
+#define USB_REQ_TYP_IN          0x80            /* control IN, device to host */
+#define USB_REQ_TYP_OUT         0x00            /* control OUT, host to device */
+#define USB_REQ_TYP_READ        0x80            /* control read, device to host */
+#define USB_REQ_TYP_WRITE       0x00            /* control write, host to device */
+#define USB_REQ_TYP_MASK        0x60            /* bit mask of request type */
+#define USB_REQ_TYP_STANDARD    0x00
+#define USB_REQ_TYP_CLASS       0x20
+#define USB_REQ_TYP_VENDOR      0x40
+#define USB_REQ_TYP_RESERVED    0x60
+#define USB_REQ_RECIP_MASK      0x1F            /* bit mask of request recipient */
+#define USB_REQ_RECIP_DEVICE    0x00
+#define USB_REQ_RECIP_INTERF    0x01
+#define USB_REQ_RECIP_ENDP      0x02
+#define USB_REQ_RECIP_OTHER     0x03
+#endif
+
+/* USB request type for hub class request */
+#ifndef HUB_GET_HUB_DESCRIPTOR
+#define HUB_CLEAR_HUB_FEATURE   0x20
+#define HUB_CLEAR_PORT_FEATURE  0x23
+#define HUB_GET_BUS_STATE       0xA3
+#define HUB_GET_HUB_DESCRIPTOR  0xA0
+#define HUB_GET_HUB_STATUS      0xA0
+#define HUB_GET_PORT_STATUS     0xA3
+#define HUB_SET_HUB_DESCRIPTOR  0x20
+#define HUB_SET_HUB_FEATURE     0x20
+#define HUB_SET_PORT_FEATURE    0x23
+#endif
+
+/* Hub class feature selectors */
+#ifndef HUB_PORT_RESET
+#define HUB_C_HUB_LOCAL_POWER   0
+#define HUB_C_HUB_OVER_CURRENT  1
+#define HUB_PORT_CONNECTION     0
+#define HUB_PORT_ENABLE         1
+#define HUB_PORT_SUSPEND        2
+#define HUB_PORT_OVER_CURRENT   3
+#define HUB_PORT_RESET          4
+#define HUB_PORT_POWER          8
+#define HUB_PORT_LOW_SPEED      9
+#define HUB_C_PORT_CONNECTION   16
+#define HUB_C_PORT_ENABLE       17
+#define HUB_C_PORT_SUSPEND      18
+#define HUB_C_PORT_OVER_CURRENT 19
+#define HUB_C_PORT_RESET        20
+#endif
+
+/* USB descriptor type */
+#ifndef USB_DESCR_TYP_DEVICE
+#define USB_DESCR_TYP_DEVICE    0x01
+#define USB_DESCR_TYP_CONFIG    0x02
+#define USB_DESCR_TYP_STRING    0x03
+#define USB_DESCR_TYP_INTERF    0x04
+#define USB_DESCR_TYP_ENDP      0x05
+#define USB_DESCR_TYP_QUALIF    0x06
+#define USB_DESCR_TYP_SPEED     0x07
+#define USB_DESCR_TYP_OTG       0x09
+#define USB_DESCR_TYP_HID       0x21
+#define USB_DESCR_TYP_REPORT    0x22
+#define USB_DESCR_TYP_PHYSIC    0x23
+#define USB_DESCR_TYP_CS_INTF   0x24
+#define USB_DESCR_TYP_CS_ENDP   0x25
+#define USB_DESCR_TYP_HUB       0x29
+#endif
+
+/* USB device class */
+#ifndef USB_DEV_CLASS_HUB
+#define USB_DEV_CLASS_RESERVED  0x00
+#define USB_DEV_CLASS_AUDIO     0x01
+#define USB_DEV_CLASS_COMMUNIC  0x02
+#define USB_DEV_CLASS_HID       0x03
+#define USB_DEV_CLASS_MONITOR   0x04
+#define USB_DEV_CLASS_PHYSIC_IF 0x05
+#define USB_DEV_CLASS_POWER     0x06
+#define USB_DEV_CLASS_PRINTER   0x07
+#define USB_DEV_CLASS_STORAGE   0x08
+#define USB_DEV_CLASS_HUB       0x09
+#define USB_DEV_CLASS_VEN_SPEC  0xFF
+#endif
+
+/* USB endpoint type and attributes */
+#ifndef USB_ENDP_TYPE_MASK
+#define USB_ENDP_DIR_MASK       0x80
+#define USB_ENDP_ADDR_MASK      0x0F
+#define USB_ENDP_TYPE_MASK      0x03
+#define USB_ENDP_TYPE_CTRL      0x00
+#define USB_ENDP_TYPE_ISOCH     0x01
+#define USB_ENDP_TYPE_BULK      0x02
+#define USB_ENDP_TYPE_INTER     0x03
+#endif
+
+#ifndef USB_DEVICE_ADDR
+#define	USB_DEVICE_ADDR			0x02	/* ĬÈϵÄUSBÉ豸µØÖ· */
+#endif
+#ifndef DEFAULT_ENDP0_SIZE
+#define DEFAULT_ENDP0_SIZE      8       /* default maximum packet size for endpoint 0 */
+#endif
+#ifndef MAX_PACKET_SIZE
+#define MAX_PACKET_SIZE         64      /* maximum packet size */
+#endif
+#ifndef USB_BO_CBW_SIZE
+#define USB_BO_CBW_SIZE			0x1F	/* ÃüÁî¿éCBWµÄ×ܳ¤¶È */
+#define USB_BO_CSW_SIZE			0x0D	/* ÃüÁî״̬¿éCSWµÄ×ܳ¤¶È */
+#endif
+#ifndef USB_BO_CBW_SIG0
+#define USB_BO_CBW_SIG0         0x55    /* ÃüÁî¿éCBWʶ±ð±êÖ¾'USBC' */
+#define USB_BO_CBW_SIG1         0x53
+#define USB_BO_CBW_SIG2         0x42
+#define USB_BO_CBW_SIG3         0x43
+#define USB_BO_CSW_SIG0         0x55    /* ÃüÁî״̬¿éCSWʶ±ð±êÖ¾'USBS' */
+#define USB_BO_CSW_SIG1         0x53
+#define USB_BO_CSW_SIG2         0x42
+#define USB_BO_CSW_SIG3         0x53
+#endif
+
+typedef struct _USB_SETUP_REQ {
+    UINT8 bRequestType;
+    UINT8 bRequest;
+    UINT8 wValueL;
+    UINT8 wValueH;
+    UINT8 wIndexL;
+    UINT8 wIndexH;
+    UINT8 wLengthL;
+    UINT8 wLengthH;
+} USB_SETUP_REQ, *PUSB_SETUP_REQ;
+
+typedef USB_SETUP_REQ xdata *PXUSB_SETUP_REQ;
+
+typedef struct _USB_DEVICE_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bcdUSBL;
+    UINT8 bcdUSBH;
+    UINT8 bDeviceClass;
+    UINT8 bDeviceSubClass;
+    UINT8 bDeviceProtocol;
+    UINT8 bMaxPacketSize0;
+    UINT8 idVendorL;
+    UINT8 idVendorH;
+    UINT8 idProductL;
+    UINT8 idProductH;
+    UINT8 bcdDeviceL;
+    UINT8 bcdDeviceH;
+    UINT8 iManufacturer;
+    UINT8 iProduct;
+    UINT8 iSerialNumber;
+    UINT8 bNumConfigurations;
+} USB_DEV_DESCR, *PUSB_DEV_DESCR;
+
+typedef USB_DEV_DESCR xdata *PXUSB_DEV_DESCR;
+
+typedef struct _USB_CONFIG_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 wTotalLengthL;
+    UINT8 wTotalLengthH;
+    UINT8 bNumInterfaces;
+    UINT8 bConfigurationValue;
+    UINT8 iConfiguration;
+    UINT8 bmAttributes;
+    UINT8 MaxPower;
+} USB_CFG_DESCR, *PUSB_CFG_DESCR;
+
+typedef USB_CFG_DESCR xdata *PXUSB_CFG_DESCR;
+
+typedef struct _USB_INTERF_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bInterfaceNumber;
+    UINT8 bAlternateSetting;
+    UINT8 bNumEndpoints;
+    UINT8 bInterfaceClass;
+    UINT8 bInterfaceSubClass;
+    UINT8 bInterfaceProtocol;
+    UINT8 iInterface;
+} USB_ITF_DESCR, *PUSB_ITF_DESCR;
+
+typedef USB_ITF_DESCR xdata *PXUSB_ITF_DESCR;
+
+typedef struct _USB_ENDPOINT_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bEndpointAddress;
+    UINT8 bmAttributes;
+    UINT8 wMaxPacketSizeL;
+    UINT8 wMaxPacketSizeH;
+    UINT8 bInterval;
+} USB_ENDP_DESCR, *PUSB_ENDP_DESCR;
+
+typedef USB_ENDP_DESCR xdata *PXUSB_ENDP_DESCR;
+
+typedef struct _USB_CONFIG_DESCR_LONG {
+    USB_CFG_DESCR   cfg_descr;
+    USB_ITF_DESCR   itf_descr;
+    USB_ENDP_DESCR  endp_descr[1];
+} USB_CFG_DESCR_LONG, *PUSB_CFG_DESCR_LONG;
+
+typedef USB_CFG_DESCR_LONG xdata *PXUSB_CFG_DESCR_LONG;
+
+typedef struct _USB_HUB_DESCR {
+    UINT8 bDescLength;
+    UINT8 bDescriptorType;
+    UINT8 bNbrPorts;
+    UINT8 wHubCharacteristicsL;
+    UINT8 wHubCharacteristicsH;
+    UINT8 bPwrOn2PwrGood;
+    UINT8 bHubContrCurrent;
+    UINT8 DeviceRemovable;
+    UINT8 PortPwrCtrlMask;
+} USB_HUB_DESCR, *PUSB_HUB_DESCR;
+
+typedef USB_HUB_DESCR xdata *PXUSB_HUB_DESCR;
+
+typedef struct _USB_HID_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bcdHIDL;
+    UINT8 bcdHIDH;
+    UINT8 bCountryCode;
+    UINT8 bNumDescriptors;
+    UINT8 bDescriptorTypeX;
+    UINT8 wDescriptorLengthL;
+    UINT8 wDescriptorLengthH;
+} USB_HID_DESCR, *PUSB_HID_DESCR;
+
+typedef USB_HID_DESCR xdata *PXUSB_HID_DESCR;
+
+typedef struct _UDISK_BOC_CBW {         /* command of BulkOnly USB-FlashDisk */
+    UINT8 mCBW_Sig0;
+    UINT8 mCBW_Sig1;
+    UINT8 mCBW_Sig2;
+    UINT8 mCBW_Sig3;
+    UINT8 mCBW_Tag0;
+    UINT8 mCBW_Tag1;
+    UINT8 mCBW_Tag2;
+    UINT8 mCBW_Tag3;
+    UINT8 mCBW_DataLen0;
+    UINT8 mCBW_DataLen1;
+    UINT8 mCBW_DataLen2;
+    UINT8 mCBW_DataLen3;                /* uppest byte of data length, always is 0 */
+    UINT8 mCBW_Flag;                    /* transfer direction and etc. */
+    UINT8 mCBW_LUN;
+    UINT8 mCBW_CB_Len;                  /* length of command block */
+    UINT8 mCBW_CB_Buf[16];              /* command block buffer */
+} UDISK_BOC_CBW, *PUDISK_BOC_CBW;
+
+typedef UDISK_BOC_CBW xdata *PXUDISK_BOC_CBW;
+
+typedef struct _UDISK_BOC_CSW {         /* status of BulkOnly USB-FlashDisk */
+    UINT8 mCSW_Sig0;
+    UINT8 mCSW_Sig1;
+    UINT8 mCSW_Sig2;
+    UINT8 mCSW_Sig3;
+    UINT8 mCSW_Tag0;
+    UINT8 mCSW_Tag1;
+    UINT8 mCSW_Tag2;
+    UINT8 mCSW_Tag3;
+    UINT8 mCSW_Residue0;                /* return: remainder bytes */
+    UINT8 mCSW_Residue1;
+    UINT8 mCSW_Residue2;
+    UINT8 mCSW_Residue3;                /* uppest byte of remainder length, always is 0 */
+    UINT8 mCSW_Status;                  /* return: result status */
+} UDISK_BOC_CSW, *PUDISK_BOC_CSW;
+
+typedef UDISK_BOC_CSW xdata *PXUDISK_BOC_CSW;
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif  // __USB_DEF__
diff --git a/USB-MCU/TK_usb_CH552_NS/Public/CH554.INC b/USB-MCU/TK_usb_CH552_NS/Public/CH554.INC
new file mode 100644
index 0000000..3ca492d
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552_NS/Public/CH554.INC
@@ -0,0 +1,1101 @@
+;/*--------------------------------------------------------------------------
+;CH554.INC
+;Header file for CH554 microcontrollers.
+;****************************************
+;**  Copyright  (C)  W.ch  1999-2014   **
+;**  Web:              http://wch.cn   **
+;****************************************
+;--------------------------------------------------------------------------*/
+
+$SAVE
+$NOLIST
+
+// 3 blocks: __BASE_TYPE__, __CH554_H__, __USB_DEF__
+
+#ifndef __BASE_TYPE__
+#define __BASE_TYPE__
+
+/*----- constant and type define -----------------------------------------*/
+
+#ifndef TRUE
+#define TRUE    1
+#define FALSE   0
+#endif
+#ifndef NULL
+#define NULL    0
+#endif
+
+#endif  // __BASE_TYPE__
+
+#ifndef __CH554_H__
+#define __CH554_H__
+
+/*----- SFR --------------------------------------------------------------*/
+/*  sbit are bit addressable, others are byte addressable */
+
+/*  System Registers  */
+sfr PSW             = 0xD0;         // program status word
+ sbit CY            = PSW^7;        // carry flag
+ sbit AC            = PSW^6;        // auxiliary carry flag
+ sbit F0            = PSW^5;        // bit addressable general purpose flag 0
+ sbit RS1           = PSW^4;        // register R0-R7 bank selection high bit
+ sbit RS0           = PSW^3;        // register R0-R7 bank selection low bit
+#define MASK_PSW_RS       0x18      // bit mask of register R0-R7 bank selection
+// RS1 & RS0: register R0-R7 bank selection
+//    00 - bank 0, R0-R7 @ address 0x00-0x07
+//    01 - bank 1, R0-R7 @ address 0x08-0x0F
+//    10 - bank 2, R0-R7 @ address 0x10-0x17
+//    11 - bank 3, R0-R7 @ address 0x18-0x1F
+ sbit OV            = PSW^2;        // overflow flag
+ sbit F1            = PSW^1;        // bit addressable general purpose flag 1
+ sbit P             = PSW^0;        // ReadOnly: parity flag
+sfr ACC             = 0xE0;         // accumulator
+sfr B               = 0xF0;         // general purpose register B
+sfr SP              = 0x81;         // stack pointer
+//sfr16 DPTR          = 0x82;         // DPTR pointer, little-endian
+sfr DPL             = 0x82;         // data pointer low
+sfr DPH             = 0x83;         // data pointer high
+sfr SAFE_MOD        = 0xA1;         // WriteOnly: writing safe mode
+//sfr CHIP_ID         = 0xA1;         // ReadOnly: reading chip ID
+#define CHIP_ID           SAFE_MOD
+sfr GLOBAL_CFG      = 0xB1;         // global config, Write@SafeMode
+#define bBOOT_LOAD        0x20      // ReadOnly: boot loader status for discriminating BootLoader or Application: set 1 by power on reset, clear 0 by software reset
+#define bSW_RESET         0x10      // software reset bit, auto clear by hardware
+#define bCODE_WE          0x08      // enable flash-ROM (include code & Data-Flash) being program or erasing: 0=writing protect, 1=enable program and erase
+#define bDATA_WE          0x04      // enable Data-Flash (flash-ROM data area) being program or erasing: 0=writing protect, 1=enable program and erase
+#define bLDO3V3_OFF       0x02      // disable 5V->3.3V LDO: 0=enable LDO for USB and internal oscillator under 5V power, 1=disable LDO, V33 pin input external 3.3V power
+#define bWDOG_EN          0x01      // enable watch-dog reset if watch-dog timer overflow: 0=as timer only, 1=enable reset if timer overflow
+
+/* Clock and Sleep and Power Registers */
+sfr PCON            = 0x87;         // power control and reset flag
+#define SMOD              0x80      // baud rate selection for UART0 mode 1/2/3: 0=slow(Fsys/128 @mode2, TF1/32 @mode1/3, no effect for TF2),
+                                    //   1=fast(Fsys/32 @mode2, TF1/16 @mode1/3, no effect for TF2)
+#define bRST_FLAG1        0x20      // ReadOnly: recent reset flag high bit
+#define bRST_FLAG0        0x10      // ReadOnly: recent reset flag low bit
+#define MASK_RST_FLAG     0x30      // ReadOnly: bit mask of recent reset flag
+#define RST_FLAG_SW       0x00
+#define RST_FLAG_POR      0x10
+#define RST_FLAG_WDOG     0x20
+#define RST_FLAG_PIN      0x30
+// bPC_RST_FLAG1 & bPC_RST_FLAG0: recent reset flag
+//    00 - software reset, by bSW_RESET=1 @(bBOOT_LOAD=0 or bWDOG_EN=1)
+//    01 - power on reset
+//    10 - watch-dog timer overflow reset
+//    11 - external input manual reset by RST pin
+#define GF1               0x08      // general purpose flag bit 1
+#define GF0               0x04      // general purpose flag bit 0
+#define PD                0x02      // power-down enable bit, auto clear by wake-up hardware
+sfr CLOCK_CFG       = 0xB9;         // system clock config: lower 3 bits for system clock Fsys, Write@SafeMode
+#define bOSC_EN_INT       0x80      // internal oscillator enable and original clock selection: 1=enable & select internal clock, 0=disable & select external clock
+#define bOSC_EN_XT        0x40      // external oscillator enable, need quartz crystal or ceramic resonator between XI and XO pins
+#define bWDOG_IF_TO       0x20      // ReadOnly: watch-dog timer overflow interrupt flag, cleared by reload watch-dog count or auto cleared when MCU enter interrupt routine
+#define bROM_CLK_FAST     0x10      // flash-ROM clock frequency selection: 0=normal(for Fosc>=16MHz), 1=fast(for Fosc<16MHz)
+#define bRST              0x08      // ReadOnly: pin RST input
+#define bT2EX_            0x08      // alternate pin for T2EX
+#define bCAP2_            0x08      // alternate pin for CAP2
+#define MASK_SYS_CK_SEL   0x07      // bit mask of system clock Fsys selection
+/*
+   Fxt = 24MHz(8MHz~25MHz for non-USB application), from external oscillator @XI&XO
+   Fosc = bOSC_EN_INT ? 24MHz : Fxt
+   Fpll = Fosc * 4 => 96MHz (32MHz~100MHz for non-USB application)
+   Fusb4x = Fpll / 2 => 48MHz (Fixed)
+              MASK_SYS_CK_SEL[2] [1] [0]
+   Fsys = Fpll/3   =  32MHz:  1   1   1
+   Fsys = Fpll/4   =  24MHz:  1   1   0
+   Fsys = Fpll/6   =  16MHz:  1   0   1
+   Fsys = Fpll/8   =  12MHz:  1   0   0
+   Fsys = Fpll/16  =   6MHz:  0   1   1
+   Fsys = Fpll/32  =   3MHz:  0   1   0
+   Fsys = Fpll/128 = 750KHz:  0   0   1
+   Fsys = Fpll/512 =187.5KHz: 0   0   0
+*/
+sfr WAKE_CTRL       = 0xA9;         // wake-up control, Write@SafeMode
+#define bWAK_BY_USB       0x80      // enable wake-up by USB event
+#define bWAK_RXD1_LO      0x40      // enable wake-up by RXD1 low level
+#define bWAK_P1_5_LO      0x20      // enable wake-up by pin P1.5 low level
+#define bWAK_P1_4_LO      0x10      // enable wake-up by pin P1.4 low level
+#define bWAK_P1_3_LO      0x08      // enable wake-up by pin P1.3 low level
+#define bWAK_RST_HI       0x04      // enable wake-up by pin RST high level
+#define bWAK_P3_2E_3L     0x02      // enable wake-up by pin P3.2 (INT0) edge or pin P3.3 (INT1) low level
+#define bWAK_RXD0_LO      0x01      // enable wake-up by RXD0 low level
+sfr RESET_KEEP      = 0xFE;         // value keeper during reset
+sfr WDOG_COUNT      = 0xFF;         // watch-dog count, count by clock frequency Fsys/65536
+
+/*  Interrupt Registers  */
+sfr IE              = 0xA8;         // interrupt enable
+ sbit EA            = IE^7;         // enable global interrupts: 0=disable, 1=enable if E_DIS=0
+ sbit E_DIS         = IE^6;         // disable global interrupts, intend to inhibit interrupt during some flash-ROM operation: 0=enable if EA=1, 1=disable
+ sbit ET2           = IE^5;         // enable timer2 interrupt
+ sbit ES            = IE^4;         // enable UART0 interrupt
+ sbit ET1           = IE^3;         // enable timer1 interrupt
+ sbit EX1           = IE^2;         // enable external interrupt INT1
+ sbit ET0           = IE^1;         // enable timer0 interrupt
+ sbit EX0           = IE^0;         // enable external interrupt INT0
+sfr IP              = 0xB8;         // interrupt priority and current priority
+ sbit PH_FLAG       = IP^7;         // ReadOnly: high level priority action flag
+ sbit PL_FLAG       = IP^6;         // ReadOnly: low level priority action flag
+// PH_FLAG & PL_FLAG: current interrupt priority
+//    00 - no interrupt now
+//    01 - low level priority interrupt action now
+//    10 - high level priority interrupt action now
+//    11 - unknown error
+ sbit PT2           = IP^5;         // timer2 interrupt priority level
+ sbit PS            = IP^4;         // UART0 interrupt priority level
+ sbit PT1           = IP^3;         // timer1 interrupt priority level
+ sbit PX1           = IP^2;         // external interrupt INT1 priority level
+ sbit PT0           = IP^1;         // timer0 interrupt priority level
+ sbit PX0           = IP^0;         // external interrupt INT0 priority level
+sfr IE_EX           = 0xE8;         // extend interrupt enable
+ sbit IE_WDOG       = IE_EX^7;      // enable watch-dog timer interrupt
+ sbit IE_GPIO       = IE_EX^6;      // enable GPIO input interrupt
+ sbit IE_PWMX       = IE_EX^5;      // enable PWM1/2 interrupt
+ sbit IE_UART1      = IE_EX^4;      // enable UART1 interrupt
+ sbit IE_ADC        = IE_EX^3;      // enable ADC interrupt
+ sbit IE_USB        = IE_EX^2;      // enable USB interrupt
+ sbit IE_TKEY       = IE_EX^1;      // enable touch-key timer interrupt
+ sbit IE_SPI0       = IE_EX^0;      // enable SPI0 interrupt
+sfr IP_EX           = 0xE9;         // extend interrupt priority
+#define bIP_LEVEL         0x80      // ReadOnly: current interrupt nested level: 0=no interrupt or two levels, 1=one level
+#define bIP_GPIO          0x40      // GPIO input interrupt priority level
+#define bIP_PWMX          0x20      // PWM1/2 interrupt priority level
+#define bIP_UART1         0x10      // UART1 interrupt priority level
+#define bIP_ADC           0x08      // ADC interrupt priority level
+#define bIP_USB           0x04      // USB interrupt priority level
+#define bIP_TKEY          0x02      // touch-key timer interrupt priority level
+#define bIP_SPI0          0x01      // SPI0 interrupt priority level
+sfr GPIO_IE         = 0xC7;         // GPIO interrupt enable
+#define bIE_IO_EDGE       0x80      // enable GPIO edge interrupt: 0=low/high level, 1=falling/rising edge
+#define bIE_RXD1_LO       0x40      // enable interrupt by RXD1 low level / falling edge
+#define bIE_P1_5_LO       0x20      // enable interrupt by pin P1.5 low level / falling edge
+#define bIE_P1_4_LO       0x10      // enable interrupt by pin P1.4 low level / falling edge
+#define bIE_P1_3_LO       0x08      // enable interrupt by pin P1.3 low level / falling edge
+#define bIE_RST_HI        0x04      // enable interrupt by pin RST high level / rising edge
+#define bIE_P3_1_LO       0x02      // enable interrupt by pin P3.1 low level / falling edge
+#define bIE_RXD0_LO       0x01      // enable interrupt by RXD0 low level / falling edge
+
+/*  FlashROM and Data-Flash Registers  */
+sfr16 ROM_ADDR      = 0x84;         // address for flash-ROM, little-endian
+sfr ROM_ADDR_L      = 0x84;         // address low byte for flash-ROM
+sfr ROM_ADDR_H      = 0x85;         // address high byte for flash-ROM
+sfr16 ROM_DATA      = 0x8E;         // data for flash-ROM writing, little-endian
+sfr ROM_DATA_L      = 0x8E;         // data low byte for flash-ROM writing, data byte for Data-Flash reading/writing
+sfr ROM_DATA_H      = 0x8F;         // data high byte for flash-ROM writing
+sfr ROM_CTRL        = 0x86;         // WriteOnly: flash-ROM control
+#define ROM_CMD_WRITE     0x9A      // WriteOnly: flash-ROM word or Data-Flash byte write operation command
+#define ROM_CMD_READ      0x8E      // WriteOnly: Data-Flash byte read operation command
+//sfr ROM_STATUS      = 0x86;         // ReadOnly: flash-ROM status
+#define ROM_STATUS        ROM_CTRL
+#define bROM_ADDR_OK      0x40      // ReadOnly: flash-ROM writing operation address valid flag, can be reviewed before or after operation: 0=invalid parameter, 1=address valid
+#define bROM_CMD_ERR      0x02      // ReadOnly: flash-ROM operation command error flag: 0=command accepted, 1=unknown command
+
+/*  Port Registers  */
+sfr P1              = 0x90;         // port 1 input & output
+ sbit SCK           = P1^7;         // serial clock for SPI0
+ sbit TXD1          = P1^7;         // TXD output for UART1
+ sbit TIN5          = P1^7;         // TIN5 for Touch-Key
+ sbit MISO          = P1^6;         // master serial data input or slave serial data output for SPI0
+ sbit RXD1          = P1^6;         // RXD input for UART1
+ sbit TIN4          = P1^6;         // TIN4 for Touch-Key
+ sbit MOSI          = P1^5;         // master serial data output or slave serial data input for SPI0
+ sbit PWM1          = P1^5;         // PWM output for PWM1
+ sbit TIN3          = P1^5;         // TIN3 for Touch-Key
+ sbit UCC2          = P1^5;         // CC2 for USB type-C
+ sbit AIN2          = P1^5;         // AIN2 for ADC
+ sbit T2_           = P1^4;         // alternate pin for T2
+ sbit CAP1_         = P1^4;         // alternate pin for CAP1
+ sbit SCS           = P1^4;         // slave chip-selection input for SPI0
+ sbit TIN2          = P1^4;         // TIN2 for Touch-Key
+ sbit UCC1          = P1^4;         // CC1 for USB type-C
+ sbit AIN1          = P1^4;         // AIN1 for ADC
+ sbit TXD_          = P1^3;         // alternate pin for TXD of UART0
+ sbit RXD_          = P1^2;         // alternate pin for RXD of UART0
+ sbit T2EX          = P1^1;         // external trigger input for timer2 reload & capture
+ sbit CAP2          = P1^1;         // capture2 input for timer2
+ sbit TIN1          = P1^1;         // TIN1 for Touch-Key
+ sbit VBUS2         = P1^1;         // VBUS2 for USB type-C
+ sbit AIN0          = P1^1;         // AIN0 for ADC
+ sbit T2            = P1^0;         // external count input
+ sbit CAP1          = P1^0;         // capture1 input for timer2
+ sbit TIN0          = P1^0;         // TIN0 for Touch-Key
+sfr P1_MOD_OC       = 0x92;         // port 1 output mode: 0=push-pull, 1=open-drain
+sfr P1_DIR_PU       = 0x93;         // port 1 direction for push-pull or pullup enable for open-drain
+// Pn_MOD_OC & Pn_DIR_PU: pin input & output configuration for Pn (n=1/3)
+//   0 0:  float input only, without pullup resistance
+//   0 1:  push-pull output, strong driving high level and low level
+//   1 0:  open-drain output and input without pullup resistance
+//   1 1:  quasi-bidirectional (standard 8051 mode), open-drain output and input with pullup resistance, just driving high level strongly for 2 clocks if turning output level from low to high
+#define bSCK              0x80      // serial clock for SPI0
+#define bTXD1             0x80      // TXD output for UART1
+#define bMISO             0x40      // master serial data input or slave serial data output for SPI0
+#define bRXD1             0x40      // RXD input for UART1
+#define bMOSI             0x20      // master serial data output or slave serial data input for SPI0
+#define bPWM1             0x20      // PWM output for PWM1
+#define bUCC2             0x20      // CC2 for USB type-C
+#define bAIN2             0x20      // AIN2 for ADC
+#define bT2_              0x10      // alternate pin for T2
+#define bCAP1_            0x10      // alternate pin for CAP1
+#define bSCS              0x10      // slave chip-selection input for SPI0
+#define bUCC1             0x10      // CC1 for USB type-C
+#define bAIN1             0x10      // AIN1 for ADC
+#define bTXD_             0x08      // alternate pin for TXD of UART0
+#define bRXD_             0x04      // alternate pin for RXD of UART0
+#define bT2EX             0x02      // external trigger input for timer2 reload & capture
+#define bCAP2             bT2EX     // capture2 input for timer2
+#define bVBUS2            0x02      // VBUS2 for USB type-C
+#define bAIN0             0x02      // AIN0 for ADC
+#define bT2               0x01      // external count input or clock output for timer2
+#define bCAP1             bT2       // capture1 input for timer2
+sfr P2              = 0xA0;         // port 2
+sfr P3              = 0xB0;         // port 3 input & output
+ sbit UDM           = P3^7;         // ReadOnly: pin UDM input
+ sbit UDP           = P3^6;         // ReadOnly: pin UDP input
+ sbit T1            = P3^5;         // external count input for timer1
+ sbit PWM2          = P3^4;         // PWM output for PWM2
+ sbit RXD1_         = P3^4;         // alternate pin for RXD1
+ sbit T0            = P3^4;         // external count input for timer0
+ sbit INT1          = P3^3;         // external interrupt 1 input
+ sbit TXD1_         = P3^2;         // alternate pin for TXD1
+ sbit INT0          = P3^2;         // external interrupt 0 input
+ sbit VBUS1         = P3^2;         // VBUS1 for USB type-C
+ sbit AIN3          = P3^2;         // AIN3 for ADC
+ sbit PWM2_         = P3^1;         // alternate pin for PWM2
+ sbit TXD           = P3^1;         // TXD output for UART0
+ sbit PWM1_         = P3^0;         // alternate pin for PWM1
+ sbit RXD           = P3^0;         // RXD input for UART0
+sfr P3_MOD_OC       = 0x96;         // port 3 output mode: 0=push-pull, 1=open-drain
+sfr P3_DIR_PU       = 0x97;         // port 3 direction for push-pull or pullup enable for open-drain
+#define bUDM              0x80      // ReadOnly: pin UDM input
+#define bUDP              0x40      // ReadOnly: pin UDP input
+#define bT1               0x20      // external count input for timer1
+#define bPWM2             0x10      // PWM output for PWM2
+#define bRXD1_            0x10      // alternate pin for RXD1
+#define bT0               0x10      // external count input for timer0
+#define bINT1             0x08      // external interrupt 1 input
+#define bTXD1_            0x04      // alternate pin for TXD1
+#define bINT0             0x04      // external interrupt 0 input
+#define bVBUS1            0x04      // VBUS1 for USB type-C
+#define bAIN3             0x04      // AIN3 for ADC
+#define bPWM2_            0x02      // alternate pin for PWM2
+#define bTXD              0x02      // TXD output for UART0
+#define bPWM1_            0x01      // alternate pin for PWM1
+#define bRXD              0x01      // RXD input for UART0
+sfr PIN_FUNC        = 0xC6;         // pin function selection
+#define bUSB_IO_EN        0x80      // USB UDP/UDM I/O pin enable: 0=P3.6/P3.7 as GPIO, 1=P3.6/P3.7 as USB
+#define bIO_INT_ACT       0x40      // ReadOnly: GPIO interrupt request action status
+#define bUART1_PIN_X      0x20      // UART1 alternate pin enable: 0=RXD1/TXD1 on P1.6/P1.7, 1=RXD1/TXD1 on P3.4/P3.2
+#define bUART0_PIN_X      0x10      // UART0 alternate pin enable: 0=RXD0/TXD0 on P3.0/P3.1, 1=RXD0/TXD0 on P1.2/P1.3
+#define bPWM2_PIN_X       0x08      // PWM2 alternate pin enable: 0=PWM2 on P3.4, 1=PWM2 on P3.1
+#define bPWM1_PIN_X       0x04      // PWM1 alternate pin enable: 0=PWM1 on P1.5, 1=PWM1 on P3.0
+#define bT2EX_PIN_X       0x02      // T2EX/CAP2 alternate pin enable: 0=T2EX/CAP2 on P1.1, 1=T2EX/CAP2 on RST
+#define bT2_PIN_X         0x01      // T2/CAP1 alternate pin enable: 0=T2/CAP1 on P1.1, 1=T2/CAP1 on P1.4
+sfr XBUS_AUX        = 0xA2;         // xBUS auxiliary setting
+#define bUART0_TX         0x80      // ReadOnly: indicate UART0 transmittal status
+#define bUART0_RX         0x40      // ReadOnly: indicate UART0 receiving status
+#define bSAFE_MOD_ACT     0x20      // ReadOnly: safe mode action status
+#define GF2               0x08      // general purpose flag bit 2
+#define bDPTR_AUTO_INC    0x04      // enable DPTR auto increase if finished MOVX_@DPTR instruction
+#define DPS               0x01      // dual DPTR selection: 0=DPTR0 selected, 1=DPTR1 selected
+
+/*  Timer0/1 Registers  */
+sfr TCON            = 0x88;         // timer 0/1 control and external interrupt control
+ sbit TF1           = TCON^7;       // timer1 overflow & interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit TR1           = TCON^6;       // timer1 run enable
+ sbit TF0           = TCON^5;       // timer0 overflow & interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit TR0           = TCON^4;       // timer0 run enable
+ sbit IE1           = TCON^3;       // INT1 interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit IT1           = TCON^2;       // INT1 interrupt type: 0=low level action, 1=falling edge action
+ sbit IE0           = TCON^1;       // INT0 interrupt flag, auto cleared when MCU enter interrupt routine
+ sbit IT0           = TCON^0;       // INT0 interrupt type: 0=low level action, 1=falling edge action
+sfr TMOD            = 0x89;         // timer 0/1 mode
+#define bT1_GATE          0x80      // gate control of timer1: 0=timer1 run enable while TR1=1, 1=timer1 run enable while P3.3 (INT1) pin is high and TR1=1
+#define bT1_CT            0x40      // counter or timer mode selection for timer1: 0=timer, use internal clock, 1=counter, use P3.5 (T1) pin falling edge as clock
+#define bT1_M1            0x20      // timer1 mode high bit
+#define bT1_M0            0x10      // timer1 mode low bit
+#define MASK_T1_MOD       0x30      // bit mask of timer1 mode
+// bT1_M1 & bT1_M0: timer1 mode
+//   00: mode 0, 13-bit timer or counter by cascaded TH1 and lower 5 bits of TL1, the upper 3 bits of TL1 are ignored
+//   01: mode 1, 16-bit timer or counter by cascaded TH1 and TL1
+//   10: mode 2, TL1 operates as 8-bit timer or counter, and TH1 provide initial value for TL1 auto-reload
+//   11: mode 3, stop timer1
+#define bT0_GATE          0x08      // gate control of timer0: 0=timer0 run enable while TR0=1, 1=timer0 run enable while P3.2 (INT0) pin is high and TR0=1
+#define bT0_CT            0x04      // counter or timer mode selection for timer0: 0=timer, use internal clock, 1=counter, use P3.4 (T0) pin falling edge as clock
+#define bT0_M1            0x02      // timer0 mode high bit
+#define bT0_M0            0x01      // timer0 mode low bit
+#define MASK_T0_MOD       0x03      // bit mask of timer0 mode
+// bT0_M1 & bT0_M0: timer0 mode
+//   00: mode 0, 13-bit timer or counter by cascaded TH0 and lower 5 bits of TL0, the upper 3 bits of TL0 are ignored
+//   01: mode 1, 16-bit timer or counter by cascaded TH0 and TL0
+//   10: mode 2, TL0 operates as 8-bit timer or counter, and TH0 provide initial value for TL0 auto-reload
+//   11: mode 3, TL0 is 8-bit timer or counter controlled by standard timer0 bits, TH0 is 8-bit timer using TF1 and controlled by TR1, timer1 run enable if it is not mode 3
+sfr TL0             = 0x8A;         // low byte of timer 0 count
+sfr TL1             = 0x8B;         // low byte of timer 1 count
+sfr TH0             = 0x8C;         // high byte of timer 0 count
+sfr TH1             = 0x8D;         // high byte of timer 1 count
+
+/*  UART0 Registers  */
+sfr SCON            = 0x98;         // UART0 control (serial port control)
+ sbit SM0           = SCON^7;       // UART0 mode bit0, selection data bit: 0=8 bits data, 1=9 bits data
+ sbit SM1           = SCON^6;       // UART0 mode bit1, selection baud rate: 0=fixed, 1=variable
+// SM0 & SM1: UART0 mode
+//    00 - mode 0, shift Register, baud rate fixed at: Fsys/12
+//    01 - mode 1, 8-bit UART,     baud rate = variable by timer1 or timer2 overflow rate
+//    10 - mode 2, 9-bit UART,     baud rate fixed at: Fsys/128@SMOD=0, Fsys/32@SMOD=1
+//    11 - mode 3, 9-bit UART,     baud rate = variable by timer1 or timer2 overflow rate
+ sbit SM2           = SCON^5;       // enable multi-device communication in mode 2/3
+#define MASK_UART0_MOD    0xE0      // bit mask of UART0 mode
+ sbit REN           = SCON^4;       // enable UART0 receiving
+ sbit TB8           = SCON^3;       // the 9th transmitted data bit in mode 2/3
+ sbit RB8           = SCON^2;       // 9th data bit received in mode 2/3, or stop bit received for mode 1
+ sbit TI            = SCON^1;       // transmit interrupt flag, set by hardware after completion of a serial transmittal, need software clear
+ sbit RI            = SCON^0;       // receive interrupt flag, set by hardware after completion of a serial receiving, need software clear
+sfr SBUF            = 0x99;         // UART0 data buffer: reading for receiving, writing for transmittal
+
+/*  Timer2/Capture2 Registers  */
+sfr T2CON           = 0xC8;         // timer 2 control
+ sbit TF2           = T2CON^7;      // timer2 overflow & interrupt flag, need software clear, the flag will not be set when either RCLK=1 or TCLK=1
+ sbit CAP1F         = T2CON^7;      // timer2 capture 1 interrupt flag, set by T2 edge trigger if bT2_CAP1_EN=1, need software clear
+ sbit EXF2          = T2CON^6;      // timer2 external flag, set by T2EX edge trigger if EXEN2=1, need software clear
+ sbit RCLK          = T2CON^5;      // selection UART0 receiving clock: 0=timer1 overflow pulse, 1=timer2 overflow pulse
+ sbit TCLK          = T2CON^4;      // selection UART0 transmittal clock: 0=timer1 overflow pulse, 1=timer2 overflow pulse
+ sbit EXEN2         = T2CON^3;      // enable T2EX trigger function: 0=ignore T2EX, 1=trigger reload or capture by T2EX edge
+ sbit TR2           = T2CON^2;      // timer2 run enable
+ sbit C_T2          = T2CON^1;      // timer2 clock source selection: 0=timer base internal clock, 1=external edge counter base T2 falling edge
+ sbit CP_RL2        = T2CON^0;      // timer2 function selection (force 0 if RCLK=1 or TCLK=1): 0=timer and auto reload if count overflow or T2EX edge, 1=capture by T2EX edge
+sfr T2MOD           = 0xC9;         // timer 2 mode and timer 0/1/2 clock mode
+#define bTMR_CLK          0x80      // fastest internal clock mode for timer 0/1/2 under faster clock mode: 0=use divided clock, 1=use original Fsys as clock without dividing
+#define bT2_CLK           0x40      // timer2 internal clock frequency selection: 0=standard clock, Fsys/12 for timer mode, Fsys/4 for UART0 clock mode,
+                                    //   1=faster clock, Fsys/4 @bTMR_CLK=0 or Fsys @bTMR_CLK=1 for timer mode, Fsys/2 @bTMR_CLK=0 or Fsys @bTMR_CLK=1 for UART0 clock mode
+#define bT1_CLK           0x20      // timer1 internal clock frequency selection: 0=standard clock, Fsys/12, 1=faster clock, Fsys/4 if bTMR_CLK=0 or Fsys if bTMR_CLK=1
+#define bT0_CLK           0x10      // timer0 internal clock frequency selection: 0=standard clock, Fsys/12, 1=faster clock, Fsys/4 if bTMR_CLK=0 or Fsys if bTMR_CLK=1
+#define bT2_CAP_M1        0x08      // timer2 capture mode high bit
+#define bT2_CAP_M0        0x04      // timer2 capture mode low bit
+// bT2_CAP_M1 & bT2_CAP_M0: timer2 capture point selection
+//   x0: from falling edge to falling edge
+//   01: from any edge to any edge (level changing)
+//   11: from rising edge to rising edge
+#define T2OE              0x02      // enable timer2 generated clock output: 0=disable output, 1=enable clock output at T2 pin, frequency = TF2/2
+#define bT2_CAP1_EN       0x01      // enable T2 trigger function for capture 1 of timer2 if RCLK=0 & TCLK=0 & CP_RL2=1 & C_T2=0 & T2OE=0
+sfr16 RCAP2         = 0xCA;         // reload & capture value, little-endian
+sfr RCAP2L          = 0xCA;         // low byte of reload & capture value
+sfr RCAP2H          = 0xCB;         // high byte of reload & capture value
+sfr16 T2COUNT       = 0xCC;         // counter, little-endian
+sfr TL2             = 0xCC;         // low byte of timer 2 count
+sfr TH2             = 0xCD;         // high byte of timer 2 count
+sfr16 T2CAP1        = 0xCE;         // ReadOnly: capture 1 value for timer2
+sfr T2CAP1L         = 0xCE;         // ReadOnly: capture 1 value low byte for timer2
+sfr T2CAP1H         = 0xCF;         // ReadOnly: capture 1 value high byte for timer2
+
+/*  PWM1/2 Registers  */
+sfr PWM_DATA2       = 0x9B;         // PWM data for PWM2
+sfr PWM_DATA1       = 0x9C;         // PWM data for PWM1
+sfr PWM_CTRL        = 0x9D;         // PWM 1/2 control
+#define bPWM_IE_END       0x80      // enable interrupt for PWM mode cycle end
+#define bPWM2_POLAR       0x40      // PWM2 output polarity: 0=default low and high action, 1=default high and low action
+#define bPWM1_POLAR       0x20      // PWM1 output polarity: 0=default low and high action, 1=default high and low action
+#define bPWM_IF_END       0x10      // interrupt flag for cycle end, write 1 to clear or write PWM_CYCLE or load new data to clear
+#define bPWM2_OUT_EN      0x08      // PWM2 output enable
+#define bPWM1_OUT_EN      0x04      // PWM1 output enable
+#define bPWM_CLR_ALL      0x02      // force clear FIFO and count of PWM1/2
+sfr PWM_CK_SE       = 0x9E;         // clock divisor setting
+
+/*  SPI0/Master0/Slave Registers  */
+sfr SPI0_STAT       = 0xF8;         // SPI 0 status
+ sbit S0_FST_ACT    = SPI0_STAT^7;  // ReadOnly: indicate first byte received status for SPI0
+ sbit S0_IF_OV      = SPI0_STAT^6;  // interrupt flag for slave mode FIFO overflow, direct bit address clear or write 1 to clear
+ sbit S0_IF_FIRST   = SPI0_STAT^5;  // interrupt flag for first byte received, direct bit address clear or write 1 to clear
+ sbit S0_IF_BYTE    = SPI0_STAT^4;  // interrupt flag for a byte data exchanged, direct bit address clear or write 1 to clear or accessing FIFO to clear if bS0_AUTO_IF=1
+ sbit S0_FREE       = SPI0_STAT^3;  // ReadOnly: SPI0 free status
+ sbit S0_T_FIFO     = SPI0_STAT^2;  // ReadOnly: tx FIFO count for SPI0
+ sbit S0_R_FIFO     = SPI0_STAT^0;  // ReadOnly: rx FIFO count for SPI0
+sfr SPI0_DATA       = 0xF9;         // FIFO data port: reading for receiving, writing for transmittal
+sfr SPI0_CTRL       = 0xFA;         // SPI 0 control
+#define bS0_MISO_OE       0x80      // SPI0 MISO output enable
+#define bS0_MOSI_OE       0x40      // SPI0 MOSI output enable
+#define bS0_SCK_OE        0x20      // SPI0 SCK output enable
+#define bS0_DATA_DIR      0x10      // SPI0 data direction: 0=out(master_write), 1=in(master_read)
+#define bS0_MST_CLK       0x08      // SPI0 master clock mode: 0=mode 0 with default low, 1=mode 3 with default high
+#define bS0_2_WIRE        0x04      // enable SPI0 two wire mode: 0=3 wire (SCK+MOSI+MISO), 1=2 wire (SCK+MISO)
+#define bS0_CLR_ALL       0x02      // force clear FIFO and count of SPI0
+#define bS0_AUTO_IF       0x01      // enable FIFO accessing to auto clear S0_IF_BYTE interrupt flag
+sfr SPI0_CK_SE      = 0xFB;         // clock divisor setting
+//sfr SPI0_S_PRE      = 0xFB;         // preset value for SPI slave
+#define SPI0_S_PRE        SPI0_CK_SE
+sfr SPI0_SETUP      = 0xFC;         // SPI 0 setup
+#define bS0_MODE_SLV      0x80      // SPI0 slave mode: 0=master, 1=slave
+#define bS0_IE_FIFO_OV    0x40      // enable interrupt for slave mode FIFO overflow
+#define bS0_IE_FIRST      0x20      // enable interrupt for first byte received for SPI0 slave mode
+#define bS0_IE_BYTE       0x10      // enable interrupt for a byte received
+#define bS0_BIT_ORDER     0x08      // SPI0 bit data order: 0=MSB first, 1=LSB first
+#define bS0_SLV_SELT      0x02      // ReadOnly: SPI0 slave mode chip selected status: 0=unselected, 1=selected
+#define bS0_SLV_PRELOAD   0x01      // ReadOnly: SPI0 slave mode data pre-loading status just after chip-selection
+
+/*  UART1 Registers  */
+sfr SCON1           = 0xC0;         // UART1 control (serial port control)
+ sbit U1SM0         = SCON1^7;      // UART1 mode, selection data bit: 0=8 bits data, 1=9 bits data
+ sbit U1SMOD        = SCON1^5;      // UART1 2X baud rate selection: 0=slow(Fsys/32/(256-SBAUD1)), 1=fast(Fsys/16/(256-SBAUD1))
+ sbit U1REN         = SCON1^4;      // enable UART1 receiving
+ sbit U1TB8         = SCON1^3;      // the 9th transmitted data bit in 9 bits data mode
+ sbit U1RB8         = SCON1^2;      // 9th data bit received in 9 bits data mode, or stop bit received for 8 bits data mode
+ sbit U1TI          = SCON1^1;      // transmit interrupt flag, set by hardware after completion of a serial transmittal, need software clear
+ sbit U1RI          = SCON1^0;      // receive interrupt flag, set by hardware after completion of a serial receiving, need software clear
+sfr SBUF1           = 0xC1;         // UART1 data buffer: reading for receiving, writing for transmittal
+sfr SBAUD1          = 0xC2;         // UART1 baud rate setting
+
+/*  ADC and comparator Registers  */
+sfr ADC_CTRL        = 0x80;         // ADC control
+ sbit CMPO          = ADC_CTRL^7;   // ReadOnly: comparator result input
+ sbit CMP_IF        = ADC_CTRL^6;   // flag for comparator result changed, direct bit address clear
+ sbit ADC_IF        = ADC_CTRL^5;   // interrupt flag for ADC finished, direct bit address clear
+ sbit ADC_START     = ADC_CTRL^4;   // set 1 to start ADC, auto cleared when ADC finished
+ sbit CMP_CHAN      = ADC_CTRL^3;   // comparator IN- input channel selection: 0=AIN1, 1=AIN3
+ sbit ADC_CHAN1     = ADC_CTRL^1;   // ADC/comparator IN+ channel selection high bit
+ sbit ADC_CHAN0     = ADC_CTRL^0;   // ADC/comparator IN+ channel selection low bit
+// ADC_CHAN1 & ADC_CHAN0: ADC/comparator IN+ channel selection
+//   00: AIN0(P1.1)
+//   01: AIN1(P1.4)
+//   10: AIN2(P1.5)
+//   11: AIN3(P3.2)
+sfr ADC_CFG         = 0x9A;         // ADC config
+#define bADC_EN           0x08      // control ADC power: 0=shut down ADC, 1=enable power for ADC
+#define bCMP_EN           0x04      // control comparator power: 0=shut down comparator, 1=enable power for comparator
+#define bADC_CLK          0x01      // ADC clock frequency selection: 0=slow clock, 384 Fosc cycles for each ADC, 1=fast clock, 96 Fosc cycles for each ADC
+sfr ADC_DATA        = 0x9F;         // ReadOnly: ADC data
+
+/*  Touch-key timer Registers  */
+sfr TKEY_CTRL       = 0xC3;         // touch-key control
+#define bTKC_IF           0x80      // ReadOnly: interrupt flag for touch-key timer, cleared by writing touch-key control or auto cleared when start touch-key checking
+#define bTKC_2MS          0x10      // touch-key timer cycle selection: 0=1mS, 1=2mS
+#define bTKC_CHAN2        0x04      // touch-key channel selection high bit
+#define bTKC_CHAN1        0x02      // touch-key channel selection middle bit
+#define bTKC_CHAN0        0x01      // touch-key channel selection low bit
+// bTKC_CHAN2 & bTKC_CHAN1 & bTKC_CHAN0: touch-key channel selection
+//   000: disable touch-key
+//   001: TIN0(P1.0)
+//   010: TIN1(P1.1)
+//   011: TIN2(P1.4)
+//   100: TIN3(P1.5)
+//   101: TIN4(P1.6)
+//   110: TIN5(P1.7)
+//   111: enable touch-key but disable all channel
+sfr16 TKEY_DAT      = 0xC4;         // ReadOnly: touch-key data, little-endian
+sfr TKEY_DATL       = 0xC4;         // ReadOnly: low byte of touch-key data
+sfr TKEY_DATH       = 0xC5;         // ReadOnly: high byte of touch-key data
+#define bTKD_CHG          0x80      // ReadOnly: indicate control changed, current data maybe invalid
+
+/*  USB/Host/Device Registers  */
+sfr USB_C_CTRL      = 0x91;         // USB type-C control
+#define bVBUS2_PD_EN      0x80      // USB VBUS2 10K pulldown resistance: 0=disable, 1=enable pullup
+#define bUCC2_PD_EN       0x40      // USB CC2 5.1K pulldown resistance: 0=disable, 1=enable pulldown
+#define bUCC2_PU1_EN      0x20      // USB CC2 pullup resistance control high bit
+#define bUCC2_PU0_EN      0x10      // USB CC2 pullup resistance control low bit
+#define bVBUS1_PD_EN      0x08      // USB VBUS1 10K pulldown resistance: 0=disable, 1=enable pullup
+#define bUCC1_PD_EN       0x04      // USB CC1 5.1K pulldown resistance: 0=disable, 1=enable pulldown
+#define bUCC1_PU1_EN      0x02      // USB CC1 pullup resistance control high bit
+#define bUCC1_PU0_EN      0x01      // USB CC1 pullup resistance control low bit
+// bUCC?_PU1_EN & bUCC?_PU0_EN: USB CC pullup resistance selection
+//   00: disable pullup resistance
+//   01: enable 56K pullup resistance for default USB power
+//   10: enable 22K pullup resistance for 1.5A USB power
+//   11: enable 10K pullup resistance for 3A USB power
+sfr UDEV_CTRL       = 0xD1;         // USB device physical port control
+#define bUD_PD_DIS        0x80      // disable USB UDP/UDM pulldown resistance: 0=enable pulldown, 1=disable
+#define bUD_DP_PIN        0x20      // ReadOnly: indicate current UDP pin level
+#define bUD_DM_PIN        0x10      // ReadOnly: indicate current UDM pin level
+#define bUD_LOW_SPEED     0x04      // enable USB physical port low speed: 0=full speed, 1=low speed
+#define bUD_GP_BIT        0x02      // general purpose bit
+#define bUD_PORT_EN       0x01      // enable USB physical port I/O: 0=disable, 1=enable
+//sfr UHOST_CTRL      = 0xD1;         // USB host physical port control
+#define UHOST_CTRL        UDEV_CTRL
+#define bUH_PD_DIS        0x80      // disable USB UDP/UDM pulldown resistance: 0=enable pulldown, 1=disable
+#define bUH_DP_PIN        0x20      // ReadOnly: indicate current UDP pin level
+#define bUH_DM_PIN        0x10      // ReadOnly: indicate current UDM pin level
+#define bUH_LOW_SPEED     0x04      // enable USB port low speed: 0=full speed, 1=low speed
+#define bUH_BUS_RESET     0x02      // control USB bus reset: 0=normal, 1=force bus reset
+#define bUH_PORT_EN       0x01      // enable USB port: 0=disable, 1=enable port, automatic disabled if USB device detached
+sfr UEP1_CTRL       = 0xD2;         // endpoint 1 control
+#define bUEP_R_TOG        0x80      // expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1
+#define bUEP_T_TOG        0x40      // prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1
+#define bUEP_AUTO_TOG     0x10      // enable automatic toggle after successful transfer completion on endpoint 1/2/3: 0=manual toggle, 1=automatic toggle
+#define bUEP_R_RES1       0x08      // handshake response type high bit for USB endpoint X receiving (OUT)
+#define bUEP_R_RES0       0x04      // handshake response type low bit for USB endpoint X receiving (OUT)
+#define MASK_UEP_R_RES    0x0C      // bit mask of handshake response type for USB endpoint X receiving (OUT)
+#define UEP_R_RES_ACK     0x00
+#define UEP_R_RES_TOUT    0x04
+#define UEP_R_RES_NAK     0x08
+#define UEP_R_RES_STALL   0x0C
+// bUEP_R_RES1 & bUEP_R_RES0: handshake response type for USB endpoint X receiving (OUT)
+//   00: ACK (ready)
+//   01: no response, time out to host, for non-zero endpoint isochronous transactions
+//   10: NAK (busy)
+//   11: STALL (error)
+#define bUEP_T_RES1       0x02      // handshake response type high bit for USB endpoint X transmittal (IN)
+#define bUEP_T_RES0       0x01      // handshake response type low bit for USB endpoint X transmittal (IN)
+#define MASK_UEP_T_RES    0x03      // bit mask of handshake response type for USB endpoint X transmittal (IN)
+#define UEP_T_RES_ACK     0x00
+#define UEP_T_RES_TOUT    0x01
+#define UEP_T_RES_NAK     0x02
+#define UEP_T_RES_STALL   0x03
+// bUEP_T_RES1 & bUEP_T_RES0: handshake response type for USB endpoint X transmittal (IN)
+//   00: DATA0 or DATA1 then expecting ACK (ready)
+//   01: DATA0 or DATA1 then expecting no response, time out from host, for non-zero endpoint isochronous transactions
+//   10: NAK (busy)
+//   11: STALL (error)
+sfr UEP1_T_LEN      = 0xD3;         // endpoint 1 transmittal length
+sfr UEP2_CTRL       = 0xD4;         // endpoint 2 control
+sfr UEP2_T_LEN      = 0xD5;         // endpoint 2 transmittal length
+sfr UEP3_CTRL       = 0xD6;         // endpoint 3 control
+sfr UEP3_T_LEN      = 0xD7;         // endpoint 3 transmittal length
+sfr USB_INT_FG      = 0xD8;         // USB interrupt flag
+ sbit U_IS_NAK      = USB_INT_FG^7; // ReadOnly: indicate current USB transfer is NAK received
+ sbit U_TOG_OK      = USB_INT_FG^6; // ReadOnly: indicate current USB transfer toggle is OK
+ sbit U_SIE_FREE    = USB_INT_FG^5; // ReadOnly: indicate USB SIE free status
+ sbit UIF_FIFO_OV   = USB_INT_FG^4; // FIFO overflow interrupt flag for USB, direct bit address clear or write 1 to clear
+ sbit UIF_HST_SOF   = USB_INT_FG^3; // host SOF timer interrupt flag for USB host, direct bit address clear or write 1 to clear
+ sbit UIF_SUSPEND   = USB_INT_FG^2; // USB suspend or resume event interrupt flag, direct bit address clear or write 1 to clear
+ sbit UIF_TRANSFER  = USB_INT_FG^1; // USB transfer completion interrupt flag, direct bit address clear or write 1 to clear
+ sbit UIF_DETECT    = USB_INT_FG^0; // device detected event interrupt flag for USB host mode, direct bit address clear or write 1 to clear
+ sbit UIF_BUS_RST   = USB_INT_FG^0; // bus reset event interrupt flag for USB device mode, direct bit address clear or write 1 to clear
+sfr USB_INT_ST      = 0xD9;         // ReadOnly: USB interrupt status
+#define bUIS_IS_NAK       0x80      // ReadOnly: indicate current USB transfer is NAK received for USB device mode
+#define bUIS_TOG_OK       0x40      // ReadOnly: indicate current USB transfer toggle is OK
+#define bUIS_TOKEN1       0x20      // ReadOnly: current token PID code bit 1 received for USB device mode
+#define bUIS_TOKEN0       0x10      // ReadOnly: current token PID code bit 0 received for USB device mode
+#define MASK_UIS_TOKEN    0x30      // ReadOnly: bit mask of current token PID code received for USB device mode
+#define UIS_TOKEN_OUT     0x00
+#define UIS_TOKEN_SOF     0x10
+#define UIS_TOKEN_IN      0x20
+#define UIS_TOKEN_SETUP   0x30
+// bUIS_TOKEN1 & bUIS_TOKEN0: current token PID code received for USB device mode
+//   00: OUT token PID received
+//   01: SOF token PID received
+//   10: IN token PID received
+//   11: SETUP token PID received
+#define MASK_UIS_ENDP     0x0F      // ReadOnly: bit mask of current transfer endpoint number for USB device mode
+#define MASK_UIS_H_RES    0x0F      // ReadOnly: bit mask of current transfer handshake response for USB host mode: 0000=no response, time out from device, others=handshake response PID received
+sfr USB_MIS_ST      = 0xDA;         // ReadOnly: USB miscellaneous status
+#define bUMS_SOF_PRES     0x80      // ReadOnly: indicate host SOF timer presage status
+#define bUMS_SOF_ACT      0x40      // ReadOnly: indicate host SOF timer action status for USB host
+#define bUMS_SIE_FREE     0x20      // ReadOnly: indicate USB SIE free status
+#define bUMS_R_FIFO_RDY   0x10      // ReadOnly: indicate USB receiving FIFO ready status (not empty)
+#define bUMS_BUS_RESET    0x08      // ReadOnly: indicate USB bus reset status
+#define bUMS_SUSPEND      0x04      // ReadOnly: indicate USB suspend status
+#define bUMS_DM_LEVEL     0x02      // ReadOnly: indicate UDM level saved at device attached to USB host
+#define bUMS_DEV_ATTACH   0x01      // ReadOnly: indicate device attached status on USB host
+sfr USB_RX_LEN      = 0xDB;         // ReadOnly: USB receiving length
+sfr UEP0_CTRL       = 0xDC;         // endpoint 0 control
+sfr UEP0_T_LEN      = 0xDD;         // endpoint 0 transmittal length
+sfr UEP4_CTRL       = 0xDE;         // endpoint 4 control
+sfr UEP4_T_LEN      = 0xDF;         // endpoint 4 transmittal length
+sfr USB_INT_EN      = 0xE1;         // USB interrupt enable
+#define bUIE_DEV_SOF      0x80      // enable interrupt for SOF received for USB device mode
+#define bUIE_DEV_NAK      0x40      // enable interrupt for NAK responded for USB device mode
+#define bUIE_FIFO_OV      0x10      // enable interrupt for FIFO overflow
+#define bUIE_HST_SOF      0x08      // enable interrupt for host SOF timer action for USB host mode
+#define bUIE_SUSPEND      0x04      // enable interrupt for USB suspend or resume event
+#define bUIE_TRANSFER     0x02      // enable interrupt for USB transfer completion
+#define bUIE_DETECT       0x01      // enable interrupt for USB device detected event for USB host mode
+#define bUIE_BUS_RST      0x01      // enable interrupt for USB bus reset event for USB device mode
+sfr USB_CTRL        = 0xE2;         // USB base control
+#define bUC_HOST_MODE     0x80      // enable USB host mode: 0=device mode, 1=host mode
+#define bUC_LOW_SPEED     0x40      // enable USB low speed: 0=full speed, 1=low speed
+#define bUC_DEV_PU_EN     0x20      // USB device enable and internal pullup resistance enable
+#define bUC_SYS_CTRL1     0x20      // USB system control high bit
+#define bUC_SYS_CTRL0     0x10      // USB system control low bit
+#define MASK_UC_SYS_CTRL  0x30      // bit mask of USB system control
+// bUC_HOST_MODE & bUC_SYS_CTRL1 & bUC_SYS_CTRL0: USB system control
+//   0 00: disable USB device and disable internal pullup resistance
+//   0 01: enable USB device and disable internal pullup resistance, need external pullup resistance
+//   0 1x: enable USB device and enable internal pullup resistance
+//   1 00: enable USB host and normal status
+//   1 01: enable USB host and force UDP/UDM output SE0 state
+//   1 10: enable USB host and force UDP/UDM output J state
+//   1 11: enable USB host and force UDP/UDM output resume or K state
+#define bUC_INT_BUSY      0x08      // enable automatic responding busy for device mode or automatic pause for host mode during interrupt flag UIF_TRANSFER valid
+#define bUC_RESET_SIE     0x04      // force reset USB SIE, need software clear
+#define bUC_CLR_ALL       0x02      // force clear FIFO and count of USB
+#define bUC_DMA_EN        0x01      // DMA enable and DMA interrupt enable for USB
+sfr USB_DEV_AD      = 0xE3;         // USB device address, lower 7 bits for USB device address
+#define bUDA_GP_BIT       0x80      // general purpose bit
+#define MASK_USB_ADDR     0x7F      // bit mask for USB device address
+sfr16 UEP2_DMA      = 0xE4;         // endpoint 2 buffer start address, little-endian
+sfr UEP2_DMA_L      = 0xE4;         // endpoint 2 buffer start address low byte
+sfr UEP2_DMA_H      = 0xE5;         // endpoint 2 buffer start address high byte
+sfr16 UEP3_DMA      = 0xE6;         // endpoint 3 buffer start address, little-endian
+sfr UEP3_DMA_L      = 0xE6;         // endpoint 3 buffer start address low byte
+sfr UEP3_DMA_H      = 0xE7;         // endpoint 3 buffer start address high byte
+sfr UEP4_1_MOD      = 0xEA;         // endpoint 4/1 mode
+#define bUEP1_RX_EN       0x80      // enable USB endpoint 1 receiving (OUT)
+#define bUEP1_TX_EN       0x40      // enable USB endpoint 1 transmittal (IN)
+#define bUEP1_BUF_MOD     0x10      // buffer mode of USB endpoint 1
+// bUEPn_RX_EN & bUEPn_TX_EN & bUEPn_BUF_MOD: USB endpoint 1/2/3 buffer mode, buffer start address is UEPn_DMA
+//   0 0 x:  disable endpoint and disable buffer
+//   1 0 0:  64 bytes buffer for receiving (OUT endpoint)
+//   1 0 1:  dual 64 bytes buffer by toggle bit bUEP_R_TOG selection for receiving (OUT endpoint), total=128bytes
+//   0 1 0:  64 bytes buffer for transmittal (IN endpoint)
+//   0 1 1:  dual 64 bytes buffer by toggle bit bUEP_T_TOG selection for transmittal (IN endpoint), total=128bytes
+//   1 1 0:  64 bytes buffer for receiving (OUT endpoint) + 64 bytes buffer for transmittal (IN endpoint), total=128bytes
+//   1 1 1:  dual 64 bytes buffer by bUEP_R_TOG selection for receiving (OUT endpoint) + dual 64 bytes buffer by bUEP_T_TOG selection for transmittal (IN endpoint), total=256bytes
+#define bUEP4_RX_EN       0x08      // enable USB endpoint 4 receiving (OUT)
+#define bUEP4_TX_EN       0x04      // enable USB endpoint 4 transmittal (IN)
+// bUEP4_RX_EN & bUEP4_TX_EN: USB endpoint 4 buffer mode, buffer start address is UEP0_DMA
+//   0 0:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint)
+//   1 0:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint) + 64 bytes buffer for endpoint 4 receiving (OUT endpoint), total=128bytes
+//   0 1:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint) + 64 bytes buffer for endpoint 4 transmittal (IN endpoint), total=128bytes
+//   1 1:  single 64 bytes buffer for endpoint 0 receiving & transmittal (OUT & IN endpoint)
+//           + 64 bytes buffer for endpoint 4 receiving (OUT endpoint) + 64 bytes buffer for endpoint 4 transmittal (IN endpoint), total=192bytes
+sfr UEP2_3_MOD      = 0xEB;         // endpoint 2/3 mode
+#define bUEP3_RX_EN       0x80      // enable USB endpoint 3 receiving (OUT)
+#define bUEP3_TX_EN       0x40      // enable USB endpoint 3 transmittal (IN)
+#define bUEP3_BUF_MOD     0x10      // buffer mode of USB endpoint 3
+#define bUEP2_RX_EN       0x08      // enable USB endpoint 2 receiving (OUT)
+#define bUEP2_TX_EN       0x04      // enable USB endpoint 2 transmittal (IN)
+#define bUEP2_BUF_MOD     0x01      // buffer mode of USB endpoint 2
+sfr16 UEP0_DMA      = 0xEC;         // endpoint 0 buffer start address, little-endian
+sfr UEP0_DMA_L      = 0xEC;         // endpoint 0 buffer start address low byte
+sfr UEP0_DMA_H      = 0xED;         // endpoint 0 buffer start address high byte
+sfr16 UEP1_DMA      = 0xEE;         // endpoint 1 buffer start address, little-endian
+sfr UEP1_DMA_L      = 0xEE;         // endpoint 1 buffer start address low byte
+sfr UEP1_DMA_H      = 0xEF;         // endpoint 1 buffer start address high byte
+//sfr UH_SETUP        = 0xD2;         // host aux setup
+#define UH_SETUP          UEP1_CTRL
+#define bUH_PRE_PID_EN    0x80      // USB host PRE PID enable for low speed device via hub
+#define bUH_SOF_EN        0x40      // USB host automatic SOF enable
+//sfr UH_RX_CTRL      = 0xD4;         // host receiver endpoint control
+#define UH_RX_CTRL        UEP2_CTRL
+#define bUH_R_TOG         0x80      // expected data toggle flag of host receiving (IN): 0=DATA0, 1=DATA1
+#define bUH_R_AUTO_TOG    0x10      // enable automatic toggle after successful transfer completion: 0=manual toggle, 1=automatic toggle
+#define bUH_R_RES         0x04      // prepared handshake response type for host receiving (IN): 0=ACK (ready), 1=no response, time out to device, for isochronous transactions
+//sfr UH_EP_PID       = 0xD5;         // host endpoint and token PID, lower 4 bits for endpoint number, upper 4 bits for token PID
+#define UH_EP_PID         UEP2_T_LEN
+#define MASK_UH_TOKEN     0xF0      // bit mask of token PID for USB host transfer
+#define MASK_UH_ENDP      0x0F      // bit mask of endpoint number for USB host transfer
+//sfr UH_TX_CTRL      = 0xD6;         // host transmittal endpoint control
+#define UH_TX_CTRL        UEP3_CTRL
+#define bUH_T_TOG         0x40      // prepared data toggle flag of host transmittal (SETUP/OUT): 0=DATA0, 1=DATA1
+#define bUH_T_AUTO_TOG    0x10      // enable automatic toggle after successful transfer completion: 0=manual toggle, 1=automatic toggle
+#define bUH_T_RES         0x01      // expected handshake response type for host transmittal (SETUP/OUT): 0=ACK (ready), 1=no response, time out from device, for isochronous transactions
+//sfr UH_TX_LEN       = 0xD7;         // host transmittal endpoint transmittal length
+#define UH_TX_LEN         UEP3_T_LEN
+//sfr UH_EP_MOD       = 0xEB;         // host endpoint mode
+#define UH_EP_MOD         UEP2_3_MOD
+#define bUH_EP_TX_EN      0x40      // enable USB host OUT endpoint transmittal
+#define bUH_EP_TBUF_MOD   0x10      // buffer mode of USB host OUT endpoint
+// bUH_EP_TX_EN & bUH_EP_TBUF_MOD: USB host OUT endpoint buffer mode, buffer start address is UH_TX_DMA
+//   0 x:  disable endpoint and disable buffer
+//   1 0:  64 bytes buffer for transmittal (OUT endpoint)
+//   1 1:  dual 64 bytes buffer by toggle bit bUH_T_TOG selection for transmittal (OUT endpoint), total=128bytes
+#define bUH_EP_RX_EN      0x08      // enable USB host IN endpoint receiving
+#define bUH_EP_RBUF_MOD   0x01      // buffer mode of USB host IN endpoint
+// bUH_EP_RX_EN & bUH_EP_RBUF_MOD: USB host IN endpoint buffer mode, buffer start address is UH_RX_DMA
+//   0 x:  disable endpoint and disable buffer
+//   1 0:  64 bytes buffer for receiving (IN endpoint)
+//   1 1:  dual 64 bytes buffer by toggle bit bUH_R_TOG selection for receiving (IN endpoint), total=128bytes
+//sfr16 UH_RX_DMA     = 0xE4;         // host rx endpoint buffer start address, little-endian
+#define UH_RX_DMA         UEP2_DMA
+//sfr UH_RX_DMA_L     = 0xE4;         // host rx endpoint buffer start address low byte
+#define UH_RX_DMA_L       UEP2_DMA_L
+//sfr UH_RX_DMA_H     = 0xE5;         // host rx endpoint buffer start address high byte
+#define UH_RX_DMA_H       UEP2_DMA_H
+//sfr16 UH_TX_DMA     = 0xE6;         // host tx endpoint buffer start address, little-endian
+#define UH_TX_DMA         UEP3_DMA
+//sfr UH_TX_DMA_L     = 0xE6;         // host tx endpoint buffer start address low byte
+#define UH_TX_DMA_L       UEP3_DMA_L
+//sfr UH_TX_DMA_H     = 0xE7;         // host tx endpoint buffer start address high byte
+#define UH_TX_DMA_H       UEP3_DMA_H
+
+/*----- XDATA: xRAM ------------------------------------------*/
+
+#define XDATA_RAM_SIZE    0x0400    // size of expanded xRAM, xdata SRAM embedded chip
+
+/*----- Reference Information --------------------------------------------*/
+#define ID_CH554          0x54      // chip ID
+
+/* Interrupt routine address and interrupt number */
+#define INT_ADDR_INT0     0x0003    // interrupt vector address for INT0
+#define INT_ADDR_TMR0     0x000B    // interrupt vector address for timer0
+#define INT_ADDR_INT1     0x0013    // interrupt vector address for INT1
+#define INT_ADDR_TMR1     0x001B    // interrupt vector address for timer1
+#define INT_ADDR_UART0    0x0023    // interrupt vector address for UART0
+#define INT_ADDR_TMR2     0x002B    // interrupt vector address for timer2
+#define INT_ADDR_SPI0     0x0033    // interrupt vector address for SPI0
+#define INT_ADDR_TKEY     0x003B    // interrupt vector address for touch-key timer
+#define INT_ADDR_USB      0x0043    // interrupt vector address for USB
+#define INT_ADDR_ADC      0x004B    // interrupt vector address for ADC
+#define INT_ADDR_UART1    0x0053    // interrupt vector address for UART1
+#define INT_ADDR_PWMX     0x005B    // interrupt vector address for PWM1/2
+#define INT_ADDR_GPIO     0x0063    // interrupt vector address for GPIO
+#define INT_ADDR_WDOG     0x006B    // interrupt vector address for watch-dog timer
+#define INT_NO_INT0       0         // interrupt number for INT0
+#define INT_NO_TMR0       1         // interrupt number for timer0
+#define INT_NO_INT1       2         // interrupt number for INT1
+#define INT_NO_TMR1       3         // interrupt number for timer1
+#define INT_NO_UART0      4         // interrupt number for UART0
+#define INT_NO_TMR2       5         // interrupt number for timer2
+#define INT_NO_SPI0       6         // interrupt number for SPI0
+#define INT_NO_TKEY       7         // interrupt number for touch-key timer
+#define INT_NO_USB        8         // interrupt number for USB
+#define INT_NO_ADC        9         // interrupt number for ADC
+#define INT_NO_UART1      10        // interrupt number for UART1
+#define INT_NO_PWMX       11        // interrupt number for PWM1/2
+#define INT_NO_GPIO       12        // interrupt number for GPIO
+#define INT_NO_WDOG       13        // interrupt number for watch-dog timer
+
+/* Special Program Space */
+#define DATA_FLASH_ADDR   0xC000    // start address of Data-Flash
+#define BOOT_LOAD_ADDR    0x3800    // start address of boot loader program
+#define ROM_CFG_ADDR      0x3FF8    // chip configuration information address
+#define ROM_CHIP_ID_HX    0x3FFA    // chip ID number highest byte (only low byte valid)
+#define ROM_CHIP_ID_LO    0x3FFC    // chip ID number low word
+#define ROM_CHIP_ID_HI    0x3FFE    // chip ID number high word
+
+/*
+New Instruction:   MOVX @DPTR1,A
+Instruction Code:  0xA5
+Instruction Cycle: 1
+Instruction Operation:
+   step-1. write ACC @DPTR1 into xdata SRAM embedded chip
+   step-2. increase DPTR1
+ASM example:
+       INC  XBUS_AUX
+       MOV  DPTR,#TARGET_ADDR ;DPTR1
+       DEC  XBUS_AUX
+       MOV  DPTR,#SOURCE_ADDR ;DPTR0
+       MOV  R7,#xxH
+ LOOP: MOVX A,@DPTR ;DPTR0
+       INC  DPTR    ;DPTR0, if need
+       DB   0A5H    ;MOVX @DPTR1,A & INC DPTR1
+       DJNZ R7,LOOP
+*/
+
+#endif  // __CH554_H__
+
+#ifndef __USB_DEF__
+#define __USB_DEF__
+
+/*----- USB constant and structure define --------------------------------*/
+
+/* USB PID */
+#ifndef USB_PID_SETUP
+#define USB_PID_NULL            0x00    /* reserved PID */
+#define USB_PID_SOF             0x05
+#define USB_PID_SETUP           0x0D
+#define USB_PID_IN              0x09
+#define USB_PID_OUT             0x01
+#define USB_PID_ACK             0x02
+#define USB_PID_NAK             0x0A
+#define USB_PID_STALL           0x0E
+#define USB_PID_DATA0           0x03
+#define USB_PID_DATA1           0x0B
+#define USB_PID_PRE             0x0C
+#endif
+
+/* USB standard device request code */
+#ifndef USB_GET_DESCRIPTOR
+#define USB_GET_STATUS          0x00
+#define USB_CLEAR_FEATURE       0x01
+#define USB_SET_FEATURE         0x03
+#define USB_SET_ADDRESS         0x05
+#define USB_GET_DESCRIPTOR      0x06
+#define USB_SET_DESCRIPTOR      0x07
+#define USB_GET_CONFIGURATION   0x08
+#define USB_SET_CONFIGURATION   0x09
+#define USB_GET_INTERFACE       0x0A
+#define USB_SET_INTERFACE       0x0B
+#define USB_SYNCH_FRAME         0x0C
+#endif
+
+/* USB hub class request code */
+#ifndef HUB_GET_DESCRIPTOR
+#define HUB_GET_STATUS          0x00
+#define HUB_CLEAR_FEATURE       0x01
+#define HUB_GET_STATE           0x02
+#define HUB_SET_FEATURE         0x03
+#define HUB_GET_DESCRIPTOR      0x06
+#define HUB_SET_DESCRIPTOR      0x07
+#endif
+
+/* USB HID class request code */
+#ifndef HID_GET_REPORT
+#define HID_GET_REPORT          0x01
+#define HID_GET_IDLE            0x02
+#define HID_GET_PROTOCOL        0x03
+#define HID_SET_REPORT          0x09
+#define HID_SET_IDLE            0x0A
+#define HID_SET_PROTOCOL        0x0B
+#endif
+
+/* Bit define for USB request type */
+#ifndef USB_REQ_TYP_MASK
+#define USB_REQ_TYP_IN          0x80            /* control IN, device to host */
+#define USB_REQ_TYP_OUT         0x00            /* control OUT, host to device */
+#define USB_REQ_TYP_READ        0x80            /* control read, device to host */
+#define USB_REQ_TYP_WRITE       0x00            /* control write, host to device */
+#define USB_REQ_TYP_MASK        0x60            /* bit mask of request type */
+#define USB_REQ_TYP_STANDARD    0x00
+#define USB_REQ_TYP_CLASS       0x20
+#define USB_REQ_TYP_VENDOR      0x40
+#define USB_REQ_TYP_RESERVED    0x60
+#define USB_REQ_RECIP_MASK      0x1F            /* bit mask of request recipient */
+#define USB_REQ_RECIP_DEVICE    0x00
+#define USB_REQ_RECIP_INTERF    0x01
+#define USB_REQ_RECIP_ENDP      0x02
+#define USB_REQ_RECIP_OTHER     0x03
+#endif
+
+/* USB request type for hub class request */
+#ifndef HUB_GET_HUB_DESCRIPTOR
+#define HUB_CLEAR_HUB_FEATURE   0x20
+#define HUB_CLEAR_PORT_FEATURE  0x23
+#define HUB_GET_BUS_STATE       0xA3
+#define HUB_GET_HUB_DESCRIPTOR  0xA0
+#define HUB_GET_HUB_STATUS      0xA0
+#define HUB_GET_PORT_STATUS     0xA3
+#define HUB_SET_HUB_DESCRIPTOR  0x20
+#define HUB_SET_HUB_FEATURE     0x20
+#define HUB_SET_PORT_FEATURE    0x23
+#endif
+
+/* Hub class feature selectors */
+#ifndef HUB_PORT_RESET
+#define HUB_C_HUB_LOCAL_POWER   0
+#define HUB_C_HUB_OVER_CURRENT  1
+#define HUB_PORT_CONNECTION     0
+#define HUB_PORT_ENABLE         1
+#define HUB_PORT_SUSPEND        2
+#define HUB_PORT_OVER_CURRENT   3
+#define HUB_PORT_RESET          4
+#define HUB_PORT_POWER          8
+#define HUB_PORT_LOW_SPEED      9
+#define HUB_C_PORT_CONNECTION   16
+#define HUB_C_PORT_ENABLE       17
+#define HUB_C_PORT_SUSPEND      18
+#define HUB_C_PORT_OVER_CURRENT 19
+#define HUB_C_PORT_RESET        20
+#endif
+
+/* USB descriptor type */
+#ifndef USB_DESCR_TYP_DEVICE
+#define USB_DESCR_TYP_DEVICE    0x01
+#define USB_DESCR_TYP_CONFIG    0x02
+#define USB_DESCR_TYP_STRING    0x03
+#define USB_DESCR_TYP_INTERF    0x04
+#define USB_DESCR_TYP_ENDP      0x05
+#define USB_DESCR_TYP_QUALIF    0x06
+#define USB_DESCR_TYP_SPEED     0x07
+#define USB_DESCR_TYP_OTG       0x09
+#define USB_DESCR_TYP_HID       0x21
+#define USB_DESCR_TYP_REPORT    0x22
+#define USB_DESCR_TYP_PHYSIC    0x23
+#define USB_DESCR_TYP_CS_INTF   0x24
+#define USB_DESCR_TYP_CS_ENDP   0x25
+#define USB_DESCR_TYP_HUB       0x29
+#endif
+
+/* USB device class */
+#ifndef USB_DEV_CLASS_HUB
+#define USB_DEV_CLASS_RESERVED  0x00
+#define USB_DEV_CLASS_AUDIO     0x01
+#define USB_DEV_CLASS_COMMUNIC  0x02
+#define USB_DEV_CLASS_HID       0x03
+#define USB_DEV_CLASS_MONITOR   0x04
+#define USB_DEV_CLASS_PHYSIC_IF 0x05
+#define USB_DEV_CLASS_POWER     0x06
+#define USB_DEV_CLASS_PRINTER   0x07
+#define USB_DEV_CLASS_STORAGE   0x08
+#define USB_DEV_CLASS_HUB       0x09
+#define USB_DEV_CLASS_VEN_SPEC  0xFF
+#endif
+
+/* USB endpoint type and attributes */
+#ifndef USB_ENDP_TYPE_MASK
+#define USB_ENDP_DIR_MASK       0x80
+#define USB_ENDP_ADDR_MASK      0x0F
+#define USB_ENDP_TYPE_MASK      0x03
+#define USB_ENDP_TYPE_CTRL      0x00
+#define USB_ENDP_TYPE_ISOCH     0x01
+#define USB_ENDP_TYPE_BULK      0x02
+#define USB_ENDP_TYPE_INTER     0x03
+#endif
+
+#ifndef USB_DEVICE_ADDR
+#define	USB_DEVICE_ADDR			0x02	/* ĬÈϵÄUSBÉ豸µØÖ· */
+#endif
+#ifndef DEFAULT_ENDP0_SIZE
+#define DEFAULT_ENDP0_SIZE      8       /* default maximum packet size for endpoint 0 */
+#endif
+#ifndef MAX_PACKET_SIZE
+#define MAX_PACKET_SIZE         64      /* maximum packet size */
+#endif
+#ifndef USB_BO_CBW_SIZE
+#define USB_BO_CBW_SIZE			0x1F	/* ÃüÁî¿éCBWµÄ×ܳ¤¶È */
+#define USB_BO_CSW_SIZE			0x0D	/* ÃüÁî״̬¿éCSWµÄ×ܳ¤¶È */
+#endif
+#ifndef USB_BO_CBW_SIG0
+#define USB_BO_CBW_SIG0         0x55    /* ÃüÁî¿éCBWʶ±ð±êÖ¾'USBC' */
+#define USB_BO_CBW_SIG1         0x53
+#define USB_BO_CBW_SIG2         0x42
+#define USB_BO_CBW_SIG3         0x43
+#define USB_BO_CSW_SIG0         0x55    /* ÃüÁî״̬¿éCSWʶ±ð±êÖ¾'USBS' */
+#define USB_BO_CSW_SIG1         0x53
+#define USB_BO_CSW_SIG2         0x42
+#define USB_BO_CSW_SIG3         0x53
+#endif
+
+#if 0
+
+typedef struct _USB_SETUP_REQ {
+    UINT8 bRequestType;
+    UINT8 bRequest;
+    UINT8 wValueL;
+    UINT8 wValueH;
+    UINT8 wIndexL;
+    UINT8 wIndexH;
+    UINT8 wLengthL;
+    UINT8 wLengthH;
+} USB_SETUP_REQ, *PUSB_SETUP_REQ;
+
+typedef USB_SETUP_REQ xdata *PXUSB_SETUP_REQ;
+
+typedef struct _USB_DEVICE_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bcdUSBL;
+    UINT8 bcdUSBH;
+    UINT8 bDeviceClass;
+    UINT8 bDeviceSubClass;
+    UINT8 bDeviceProtocol;
+    UINT8 bMaxPacketSize0;
+    UINT8 idVendorL;
+    UINT8 idVendorH;
+    UINT8 idProductL;
+    UINT8 idProductH;
+    UINT8 bcdDeviceL;
+    UINT8 bcdDeviceH;
+    UINT8 iManufacturer;
+    UINT8 iProduct;
+    UINT8 iSerialNumber;
+    UINT8 bNumConfigurations;
+} USB_DEV_DESCR, *PUSB_DEV_DESCR;
+
+typedef USB_DEV_DESCR xdata *PXUSB_DEV_DESCR;
+
+typedef struct _USB_CONFIG_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 wTotalLengthL;
+    UINT8 wTotalLengthH;
+    UINT8 bNumInterfaces;
+    UINT8 bConfigurationValue;
+    UINT8 iConfiguration;
+    UINT8 bmAttributes;
+    UINT8 MaxPower;
+} USB_CFG_DESCR, *PUSB_CFG_DESCR;
+
+typedef USB_CFG_DESCR xdata *PXUSB_CFG_DESCR;
+
+typedef struct _USB_INTERF_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bInterfaceNumber;
+    UINT8 bAlternateSetting;
+    UINT8 bNumEndpoints;
+    UINT8 bInterfaceClass;
+    UINT8 bInterfaceSubClass;
+    UINT8 bInterfaceProtocol;
+    UINT8 iInterface;
+} USB_ITF_DESCR, *PUSB_ITF_DESCR;
+
+typedef USB_ITF_DESCR xdata *PXUSB_ITF_DESCR;
+
+typedef struct _USB_ENDPOINT_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bEndpointAddress;
+    UINT8 bmAttributes;
+    UINT8 wMaxPacketSizeL;
+    UINT8 wMaxPacketSizeH;
+    UINT8 bInterval;
+} USB_ENDP_DESCR, *PUSB_ENDP_DESCR;
+
+typedef USB_ENDP_DESCR xdata *PXUSB_ENDP_DESCR;
+
+typedef struct _USB_CONFIG_DESCR_LONG {
+    USB_CFG_DESCR   cfg_descr;
+    USB_ITF_DESCR   itf_descr;
+    USB_ENDP_DESCR  endp_descr[1];
+} USB_CFG_DESCR_LONG, *PUSB_CFG_DESCR_LONG;
+
+typedef USB_CFG_DESCR_LONG xdata *PXUSB_CFG_DESCR_LONG;
+
+typedef struct _USB_HUB_DESCR {
+    UINT8 bDescLength;
+    UINT8 bDescriptorType;
+    UINT8 bNbrPorts;
+    UINT8 wHubCharacteristicsL;
+    UINT8 wHubCharacteristicsH;
+    UINT8 bPwrOn2PwrGood;
+    UINT8 bHubContrCurrent;
+    UINT8 DeviceRemovable;
+    UINT8 PortPwrCtrlMask;
+} USB_HUB_DESCR, *PUSB_HUB_DESCR;
+
+typedef USB_HUB_DESCR xdata *PXUSB_HUB_DESCR;
+
+typedef struct _USB_HID_DESCR {
+    UINT8 bLength;
+    UINT8 bDescriptorType;
+    UINT8 bcdHIDL;
+    UINT8 bcdHIDH;
+    UINT8 bCountryCode;
+    UINT8 bNumDescriptors;
+    UINT8 bDescriptorTypeX;
+    UINT8 wDescriptorLengthL;
+    UINT8 wDescriptorLengthH;
+} USB_HID_DESCR, *PUSB_HID_DESCR;
+
+typedef USB_HID_DESCR xdata *PXUSB_HID_DESCR;
+
+typedef struct _UDISK_BOC_CBW {         /* command of BulkOnly USB-FlashDisk */
+    UINT8 mCBW_Sig0;
+    UINT8 mCBW_Sig1;
+    UINT8 mCBW_Sig2;
+    UINT8 mCBW_Sig3;
+    UINT8 mCBW_Tag0;
+    UINT8 mCBW_Tag1;
+    UINT8 mCBW_Tag2;
+    UINT8 mCBW_Tag3;
+    UINT8 mCBW_DataLen0;
+    UINT8 mCBW_DataLen1;
+    UINT8 mCBW_DataLen2;
+    UINT8 mCBW_DataLen3;                /* uppest byte of data length, always is 0 */
+    UINT8 mCBW_Flag;                    /* transfer direction and etc. */
+    UINT8 mCBW_LUN;
+    UINT8 mCBW_CB_Len;                  /* length of command block */
+    UINT8 mCBW_CB_Buf[16];              /* command block buffer */
+} UDISK_BOC_CBW, *PUDISK_BOC_CBW;
+
+typedef UDISK_BOC_CBW xdata *PXUDISK_BOC_CBW;
+
+typedef struct _UDISK_BOC_CSW {         /* status of BulkOnly USB-FlashDisk */
+    UINT8 mCSW_Sig0;
+    UINT8 mCSW_Sig1;
+    UINT8 mCSW_Sig2;
+    UINT8 mCSW_Sig3;
+    UINT8 mCSW_Tag0;
+    UINT8 mCSW_Tag1;
+    UINT8 mCSW_Tag2;
+    UINT8 mCSW_Tag3;
+    UINT8 mCSW_Residue0;                /* return: remainder bytes */
+    UINT8 mCSW_Residue1;
+    UINT8 mCSW_Residue2;
+    UINT8 mCSW_Residue3;                /* uppest byte of remainder length, always is 0 */
+    UINT8 mCSW_Status;                  /* return: result status */
+} UDISK_BOC_CSW, *PUDISK_BOC_CSW;
+
+typedef UDISK_BOC_CSW xdata *PXUDISK_BOC_CSW;
+
+#endif
+
+#endif  // __USB_DEF__
+
+$RESTORE
diff --git a/USB-MCU/TK_usb_CH552_NS/Public/DEBUG.H b/USB-MCU/TK_usb_CH552_NS/Public/DEBUG.H
new file mode 100644
index 0000000..027ac4b
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552_NS/Public/DEBUG.H
@@ -0,0 +1,47 @@
+/* µ÷ÊÔ */
+/* Ìṩprintf×Ó³ÌÐòºÍÑÓʱº¯Êý */
+
+#ifndef	__DEBUG_H__
+#define __DEBUG_H__
+
+//¶¨Ò庯Êý·µ»ØÖµ
+#ifndef  SUCCESS
+#define  SUCCESS  0
+#endif
+#ifndef  FAIL
+#define  FAIL    0xFF
+#endif
+
+//¶¨Ò嶨ʱÆ÷Æðʼ
+#ifndef  START
+#define  START  1
+#endif
+#ifndef  STOP
+#define  STOP    0
+#endif
+
+#define	 FREQ_SYS	     16000000	         //ϵͳÖ÷Ƶ12MHz
+#define  OSC_EN_XT     0                 //Íⲿ¾§ÕñʹÄÜ£¬Ä¬ÈÏ¿ªÆôÄÚ²¿¾§Õñ
+#ifndef  UART0_BUAD
+#define  UART0_BUAD    57600
+#define  UART1_BUAD    57600
+#endif
+#ifndef  DE_PRINTF                      //³ÌÐòPirntfÊä³ö¿ªÆô
+#define  DE_PRINTF     0
+#endif
+
+void	CfgFsys( );                        //CH554ʱÖÓÑ¡ÔñºÍÅäÖÃ
+void	mDelayuS( UINT16 n );              // ÒÔuSΪµ¥Î»ÑÓʱ
+void	mDelaymS( UINT16 n );              // ÒÔmSΪµ¥Î»ÑÓʱ
+void    CH554UART0Alter();                 //CH554´®¿Ú0Òý½ÅÓ³Éäµ½P1.2/P1.3
+void	mInitSTDIO( );                      //T1×÷Ϊ²¨ÌØÂÊ·¢ÉúÆ÷
+UINT8   CH554UART0RcvByte( );              //CH554 UART0²éѯ·½Ê½½ÓÊÕÒ»¸ö×Ö½Ú
+void    CH554UART0SendByte(UINT8 SendDat); //CH554UART0·¢ËÍÒ»¸ö×Ö½Ú
+
+void    CH554WDTModeSelect(UINT8 mode);     //CH554¿´ÃŹ·Ä£Ê½ÉèÖà 
+void    CH554WDTFeed(UINT8 tim);            //CH554¿´ÃŹ·Î¹¹·
+
+void CH554SoftReset( );                  //CH554Èí¸´Î»
+// void CH554USBDevWakeup( );               //CH554×öUSBÉ豸»½ÐÑÖ÷»ú
+//  
+#endif
diff --git a/USB-MCU/TK_usb_CH552_NS/Public/Debug.C b/USB-MCU/TK_usb_CH552_NS/Public/Debug.C
new file mode 100644
index 0000000..c949076
--- /dev/null
+++ b/USB-MCU/TK_usb_CH552_NS/Public/Debug.C
@@ -0,0 +1,269 @@
+/********************************** (C) COPYRIGHT *******************************
+* File Name          : Debug.C
+* Author             : WCH
+* Version            : V1.2
+* Date               : 2018/02/26
+* Description        : CH554 DEBUG Interface
+                     CH554Ö÷ƵÐ޸ġ¢ÑÓʱº¯Êý¶¨Òå
+                     ´®¿Ú0ºÍ´®¿Ú1³õʼ»¯
+                     ´®¿Ú0ºÍ´®¿Ú1µÄÊÕ·¢×Óº¯Êý
+                     ¿´ÃŹ·³õʼ»¯										 
+*******************************************************************************/
+
+#include "CH552.H"
+#include "Debug.H"
+
+#define NO_DEBUG
+/*******************************************************************************
+* Function Name  : CfgFsys( )
+* Description    : CH554ʱÖÓÑ¡ÔñºÍÅäÖú¯Êý,ĬÈÏʹÓÃFsys 6MHz£¬FREQ_SYS¿ÉÒÔͨ¹ý
+                   CLOCK_CFGÅäÖõõ½£¬¹«Ê½ÈçÏ£º
+                   Fsys = (Fosc * 4/(CLOCK_CFG & MASK_SYS_CK_SEL);¾ßÌåʱÖÓÐèÒª×Ô¼ºÅäÖà 
+* Input          : None
+* Output         : None
+* Return         : None
+*******************************************************************************/ 
+void	CfgFsys( )  
+{
+#if OSC_EN_XT	
+		SAFE_MOD = 0x55;
+		SAFE_MOD = 0xAA;
+    CLOCK_CFG |= bOSC_EN_XT;                          //ʹÄÜÍⲿ¾§Õñ
+    CLOCK_CFG &= ~bOSC_EN_INT;                        //¹Ø±ÕÄÚ²¿¾§Õñ 
+#endif	
+		SAFE_MOD = 0x55;
+		SAFE_MOD = 0xAA;
+#if FREQ_SYS == 24000000	
+		CLOCK_CFG = CLOCK_CFG & ~ MASK_SYS_CK_SEL | 0x06;  // 24MHz	
+#endif	
+#if FREQ_SYS == 16000000		
+		CLOCK_CFG = CLOCK_CFG & ~ MASK_SYS_CK_SEL | 0x05;  // 16MHz	
+#endif
+#if FREQ_SYS == 12000000		
+		CLOCK_CFG = CLOCK_CFG & ~ MASK_SYS_CK_SEL | 0x04;  // 12MHz
+#endif	
+#if FREQ_SYS == 6000000		
+		CLOCK_CFG = CLOCK_CFG & ~ MASK_SYS_CK_SEL | 0x03;  // 6MHz	
+#endif	
+#if FREQ_SYS == 3000000	
+		CLOCK_CFG = CLOCK_CFG & ~ MASK_SYS_CK_SEL | 0x02;  // 3MHz	
+#endif
+#if FREQ_SYS == 750000	
+		CLOCK_CFG = CLOCK_CFG & ~ MASK_SYS_CK_SEL | 0x01;  // 750KHz
+#endif
+#if FREQ_SYS == 187500	
+		CLOCK_CFG = CLOCK_CFG & ~ MASK_SYS_CK_SEL | 0x00;  // 187.5KHz	
+#endif
+		SAFE_MOD = 0x00;
+}
+
+/*******************************************************************************
+* Function Name  : mDelayus(UNIT16 n)
+* Description    : usÑÓʱº¯Êý
+* Input          : UNIT16 n
+* Output         : None
+* Return         : None
+*******************************************************************************/ 
+void	mDelayuS( UINT16 n )  // ÒÔuSΪµ¥Î»ÑÓʱ
+{
+#ifdef	FREQ_SYS
+#if		FREQ_SYS <= 6000000
+		n >>= 2;
+#endif
+#if		FREQ_SYS <= 3000000
+		n >>= 2;
+#endif
+#if		FREQ_SYS <= 750000
+		n >>= 4;
+#endif
+#endif
+	while ( n ) {  // total = 12~13 Fsys cycles, 1uS @Fsys=12MHz
+		++ SAFE_MOD;  // 2 Fsys cycles, for higher Fsys, add operation here
+#ifdef	FREQ_SYS
+#if		FREQ_SYS >= 14000000
+		++ SAFE_MOD;
+#endif
+#if		FREQ_SYS >= 16000000
+		++ SAFE_MOD;
+#endif
+#if		FREQ_SYS >= 18000000
+		++ SAFE_MOD;
+#endif
+#if		FREQ_SYS >= 20000000
+		++ SAFE_MOD;
+#endif
+#if		FREQ_SYS >= 22000000
+		++ SAFE_MOD;
+#endif
+#if		FREQ_SYS >= 24000000
+		++ SAFE_MOD;
+#endif
+#endif
+		-- n;
+	}
+}
+
+/*******************************************************************************
+* Function Name  : mDelayms(UNIT16 n)
+* Description    : msÑÓʱº¯Êý
+* Input          : UNIT16 n
+* Output         : None
+* Return         : None
+*******************************************************************************/
+void	mDelaymS( UINT16 n )                                                  // ÒÔmSΪµ¥Î»ÑÓʱ
+{
+	while ( n ) {
+#ifdef	DELAY_MS_HW
+		while ( ( TKEY_CTRL & bTKC_IF ) == 0 );
+		while ( TKEY_CTRL & bTKC_IF );
+#else
+		mDelayuS( 1000 );
+#endif
+		-- n;
+	}
+}        
+                                 
+#ifndef NO_DEBUG
+/*******************************************************************************
+* Function Name  : CH554UART0Alter()
+* Description    : CH554´®¿Ú0Òý½ÅÓ³Éä,´®¿ÚÓ³Éäµ½P1.2ºÍP1.3
+* Input          : None
+* Output         : None
+* Return         : None
+*******************************************************************************/
+void CH554UART0Alter()
+{
+    PIN_FUNC |= bUART0_PIN_X;                                                  //´®¿ÚÓ³Éäµ½P1.2ºÍP1.3
+}
+
+/*******************************************************************************
+* Function Name  : mInitSTDIO()
+* Description    : CH554´®¿Ú0³õʼ»¯,ĬÈÏʹÓÃT1×÷UART0µÄ²¨ÌØÂÊ·¢ÉúÆ÷,Ò²¿ÉÒÔʹÓÃT2
+                   ×÷Ϊ²¨ÌØÂÊ·¢ÉúÆ÷
+* Input          : None
+* Output         : None
+* Return         : None
+*******************************************************************************/
+void	mInitSTDIO( )
+{
+    UINT32 x;
+    UINT8 x2; 
+
+    SM0 = 0;
+    SM1 = 1;
+    SM2 = 0;                                                                   //´®¿Ú0ʹÓÃģʽ1
+                                                                               //ʹÓÃTimer1×÷Ϊ²¨ÌØÂÊ·¢ÉúÆ÷
+    RCLK = 0;                                                                  //UART0½ÓÊÕʱÖÓ
+    TCLK = 0;                                                                  //UART0·¢ËÍʱÖÓ
+    PCON |= SMOD;
+    x = 10 * FREQ_SYS / UART0_BUAD / 16;                                       //Èç¹û¸ü¸ÄÖ÷Ƶ£¬×¢ÒâxµÄÖµ²»ÒªÒç³ö                            
+    x2 = x % 10;
+    x /= 10;
+    if ( x2 >= 5 ) x ++;                                                       //ËÄÉáÎåÈë
+
+    TMOD = TMOD & ~ bT1_GATE & ~ bT1_CT & ~ MASK_T1_MOD | bT1_M1;              //0X20£¬Timer1×÷Ϊ8λ×Ô¶¯ÖØÔض¨Ê±Æ÷
+    T2MOD = T2MOD | bTMR_CLK | bT1_CLK;                                        //Timer1ʱÖÓÑ¡Ôñ
+    TH1 = 0-x;                                                                 //12MHz¾§Õñ,buad/12Ϊʵ¼ÊÐèÉèÖò¨ÌØÂÊ
+    TR1 = 1;                                                                   //Æô¶¯¶¨Ê±Æ÷1
+    TI = 1;
+    REN = 1;                                                                   //´®¿Ú0½ÓÊÕʹÄÜ
+}
+
+/*******************************************************************************
+* Function Name  : CH554UART0RcvByte()
+* Description    : CH554UART0½ÓÊÕÒ»¸ö×Ö½Ú
+* Input          : None
+* Output         : None
+* Return         : SBUF
+*******************************************************************************/
+UINT8  CH554UART0RcvByte( )
+{
+    while(RI == 0);                                                            //²éѯ½ÓÊÕ£¬ÖжϷ½Ê½¿É²»ÓÃ
+    RI = 0;
+    return SBUF;
+}
+
+/*******************************************************************************
+* Function Name  : CH554UART0SendByte(UINT8 SendDat)
+* Description    : CH554UART0·¢ËÍÒ»¸ö×Ö½Ú
+* Input          : UINT8 SendDat£»Òª·¢Ë͵ÄÊý¾Ý
+* Output         : None
+* Return         : None
+*******************************************************************************/
+void CH554UART0SendByte(UINT8 SendDat)
+{
+	SBUF = SendDat;                                                              //²éѯ·¢ËÍ£¬ÖжϷ½Ê½¿É²»ÓÃÏÂÃæ2ÌõÓï¾ä,µ«·¢ËÍÇ°ÐèTI=0
+	while(TI ==0);
+	TI = 0;
+}  
+
+/*******************************************************************************
+* Function Name  : CH554WDTModeSelect(UINT8 mode)
+* Description    : CH554¿´ÃŹ·Ä£Ê½Ñ¡Ôñ
+* Input          : UINT8 mode 
+                   0  timer
+                   1  watchDog
+* Output         : None
+* Return         : None
+*******************************************************************************/
+void CH554WDTModeSelect(UINT8 mode)
+{
+   SAFE_MOD = 0x55;
+   SAFE_MOD = 0xaa;                                                             //½øÈ밲ȫģʽ
+   if(mode){
+     GLOBAL_CFG |= bWDOG_EN;                                                    //Æô¶¯¿´ÃŹ·¸´Î»
+   }
+   else GLOBAL_CFG &= ~bWDOG_EN;	                                            //Æô¶¯¿´ÃŹ·½ö½ö×÷Ϊ¶¨Ê±Æ÷
+   SAFE_MOD = 0x00;                                                             //Í˳ö°²È«Ä£Ê½
+   WDOG_COUNT = 0;                                                              //¿´ÃŹ·¸³³õÖµ
+}
+
+/*******************************************************************************
+* Function Name  : CH554WDTFeed(UINT8 tim)
+* Description    : CH554¿´ÃŹ·¶¨Ê±Ê±¼äÉèÖÃ
+* Input          : UINT8 tim ¿´ÃŹ·¸´Î»Ê±¼äÉèÖÃ
+                   00H(6MHz)=2.8s
+                   80H(6MHz)=1.4s
+* Output         : None
+* Return         : None
+*******************************************************************************/
+void CH554WDTFeed(UINT8 tim)
+{
+   WDOG_COUNT = tim;                                                             //¿´ÃŹ·¼ÆÊýÆ÷¸³Öµ	
+}	  
+
+#endif
+
+// /*******************************************************************************
+// * Function Name  : CH554SoftReset()
+// * Description    : CH554Èí¸´Î»
+// * Input          : None
+// * Output         : None
+// * Return         : None
+// *******************************************************************************/
+ void CH554SoftReset( )
+ {
+     SAFE_MOD = 0x55;
+     SAFE_MOD = 0xAA;
+     GLOBAL_CFG	|=bSW_RESET;
+ }
+
+// /*******************************************************************************
+// * Function Name  : CH554USBDevWakeup()
+// * Description    : CH554É豸ģʽ»½ÐÑÖ÷»ú£¬·¢ËÍKÐźÅ
+// * Input          : None
+// * Output         : None
+// * Return         : None
+// *******************************************************************************/
+// void CH554USBDevWakeup( )
+// {
+//#ifdef Fullspeed
+//	UDEV_CTRL |= bUD_LOW_SPEED;
+//	mDelaymS(2);
+//	UDEV_CTRL &= ~bUD_LOW_SPEED;		
+//#else
+//	UDEV_CTRL &= ~bUD_LOW_SPEED;
+//	mDelaymS(2);
+//	UDEV_CTRL |= bUD_LOW_SPEED;	
+//#endif	
+// }
\ No newline at end of file
diff --git a/USB-MCU/TK_usb_CH552_NS/TK_NS_PC_V18 b/USB-MCU/TK_usb_CH552_NS/TK_NS_PC_V18
new file mode 100644
index 0000000000000000000000000000000000000000..f24d6a68605b48ce98704dc6b603c8c598d33416
GIT binary patch
literal 191439
zcmd?Sd3aPs)<0hN-tJDqE{h7N1jJo2381*lkfhUrNJwJ31Gsh)5)gqThC~)YBH)gQ
z7#+rO92IqRTxZ;8Tv&9*!F|_piwcfAnFV*?`}tJex?O!c-SfWBJAeG1=XaHyK2>#2
zojP^u)N-rpwv4m(oE9FRpF1ktJin!`ZBG51d2`wpPcADN6CRaYUQ|6Pl3O{ov>>;#
zDpoeN?9|Ai6ON2lMIt4K<rY_0PLD=%D=LesBa@=JWfkF)vg$*}oL<#lKX1;=!*WX^
z#Wj<Jc(U)hnS)c9R~DaSiN_H&FeNH%iyw=wuN^SvXvOL1@Z|C13&u>gMMw6!nTg<%
z#`^Zz4Bq_7?3yFP$Ddx++C00pZhmg*oOz84PM;DfE0=$A$DNJ>o?g~8^YjI64Re~u
zoTW&P`X7?C&S{!Wn%aLpTpyZLRaQCXtT$R-5POzNwJ8}-SHk>PRF+#+T~-l;A{Ebh
z3)&9Lg}Nf)*r6(<x&G|Kgb3xVo0;PUSmMj09;xq_ER9m64op&`4pa;#|Dt7`*i$JB
zBuhB+zf<>=F<UZ}^}X8D;LId-rm65y%OAv^eadIRItyb{;uX<&RX9E^f5Mn~O)a^~
zu=<$cj(G2rt7Z-`gP1gs#ss0pfKQ7GR}#zUwJ<GdC)Jgcs*9%PmX?)AqA8|TURF#K
zD<6X&jZX~}1HzS4tBPV}#bxDXu~X2N=01}x0^%qkoPD-;3>2cjEY!4dV~#my%((n9
zdAVDI0*{rqzLz-2%E8YSLfpN6Um)2)E))IYHPPaDG!m<+idRQY?zMh^7#R{P#f9P`
zak02WTq=66A0l#*md`5u%PMI+x1@2w%wFsJh*1L&z#JSgYW*-Iv+<jl5PjTa@db01
zG&Ul~Tp6r*^n&QsjV)v|dj0;0l2Xb9{S#4=bh*qvB>Bqh!?R|SZjj86g>dt8!zEGE
z`oUskwzyoZ7FUQh;!3erTqV|thb4_9Q8Lz7H=fhpxS%bzxTUdR{oWA7@)&08$aka!
ziIQb4oK`oly|H|@3};!D1aA1`vt@X|2rp}DXk1jT!V@LUS}4OO&zBji5|Uf?!t%zZ
z*==W)|0E-_JVrWV@*dRYftKh%)eG^ELL7;V)d&@H^!njqwCFAA%|Ahe{X#5U9}*)i
zv0mK1eh>=I$CC9BEGdc=#ec6k4MxO)8mR*E_q1$Tw!u2-L?GX#O-iZy>7=884ABTp
z>JW{<q{TrR*%!zNjT8d;RwJ8%v}<GqkOyg;OwY#wRXR;L;<uuCeYO~Bi`&H=;>-1W
zdAhijqzl?w$ICF*j3uqcnb+9#wa#n^f=6kjFOb7E(jUm73JJ=($<H9fy<)bij{C$~
zG{IcKTDN6(c3H`<Gf)b#ciPzA;(l=&L>TFa2gHNoAu)XYz$D&*s^-?V3uK0@JDp)=
zr&nYZ<V0gdC994`5^>VLP{Ta@2#OICtEwl)Cq-h>NOeghI??Z(CMk+q8;ohG7AR(v
zWTJRv)#1$Jirz?jv&B4yF%M)>R+7SgsY)!_?<Ls}Bm15cPhC|&&ZtF89FHGCF^Zhw
z{7NFz%EFPdin3Tr4mqj-53$H+N+Pew@v@4lnpBF7t41@MQVT`?3_mO}m@@e_GkH}W
zlT{Bvf}><PbEPh)6vxY_#;DR1l0Hh75raW8R+1=LT#}N?6pBj~#UiSIkd#HKKRv}f
zrKFMjAdg>z!c|gyO5~Jc48}@&6s&4hKFf0TULcA}!A7dGXrdlOTdHUb(MC$k@G|Ow
zrdt(fYYy_+VkiK;_oS*GC97C9hLZg~2#Wsj-$8MJluS|dkj1fzK#J81lokkRuxSY%
zRrPq|P$V4(f}l|K7%M89QW=jGMW>|H%H~x^P^j4?IZl!cmqMZ2E2~IJeS=DUF6$5_
z0L^eIQO~JASw$g4DbwAA1|1Zm$y-}^EK*%vQ<Z93zg1*$W&y?G-)Ls?pU941g~6f_
zf9wZ>b7h4LWo}c8dML+cmG&HFK~H0eq0FMkwCh$4Bi~O3BGqw{Z?B1Aw6`+&nMp^g
z1~zvXA}>H>Z#1xQs_nPRWEK($i>@btWW{AE>b+pq!ORK|M(+4)iM=V7zqwA#3#)`r
zF(LbxbP4mHSak^5g_(q1Mo{e21G~JuabsUtHIgZdSQ2(~L9rLr7cQMt8a*Wn?PHSj
z)2aiRCdxGZWST+JSf-Xl%8O2^aZ{bBQXR@vLsL>sbyGF0I+VQXn2N?76#L5jFb5hJ
ztt^dIM=%Oh**dF6G3oNXk@RMnbfC<Z18$BLC-TQFt41)<U>b5%ChE^btf#U{nW9Ot
z2{K2PBPbM`>PS%ueTqzUuM++>vY{gh3ROg%s6eLrjmqqsETno(+JwxEiQLS_t&-jS
z(X=o+S4(8GDk-U(Mcx1e&XmM53q>3)ubeJZ4N-!~rp7Ud1wp{Tm+E+x&6mRw&s4pU
z4eXEE{IDt)0ep1T4`38*7rkdS2G|qx?pw7#<DZ~|U5y_>(HGGe;kzlutlFFL(l8(>
zEGRS)QQ;{Uts2gVqx*vJa#@7l6T=fRD~N|HOCsm4+K;jF;lR%peMVvGoLgK}F(o%|
z)b%P_j+IlQ^G98+gp$qwNKjj%Z+wOv15T>0#I)eHjXg{}ny=dr2}KW+Y&rRU>$+i(
zLL}zY?i^80z?UErZ6gus&K2b}yzRPUI9SMXXVeG%kLJ>xsQ>f2W1&xxjS-uiSO3o`
z&%17b!0_9hg3Ianu#P@L<Z#+L?YJ@H$1S~N1HD!*jLQ;tiL7X2E9M|$5i~*uIU-oy
zSl6%^0SCANIgzG@vZmtp1q>V}13N{(DUFN6&FxKXu{rY_<HgXm10@Ea$=;~uc(|^m
zym{ta5bWI}K@nmG$(UP3NY0*G5rVD_Qi1v0#>Mr`b*&BYnalz){bY<I`Zg_y&u&q{
z@lz1dx2K31hzQDv3m{HoTYC#;N5$>45FF?!eGMX<o+7FdVfPeKjtHx#h!R9>!kCHf
zCZv>$kc~3LCq9%Wp6n@t%AtR@#4REx(oz7)XEjnkco4XOfq7ow<B~;CWWf)`D{Ep%
zw9FMCt7buCt19<m8Pq9y&uMCDZ_|3Uz)n_L|CV`miyK?xP3`mJv*y*!29rguXxUnU
z2wRvGhRGem&|!j$BXZD_$F=RWyMbAe*49$RugwkW1<#uZUEqcWr7?kBvkd4IedgB3
z=gs#d6-{o!-r>rcidej&W@>y2>cBFsuA+UuYjyM8)HyW^>ch=Vv*xfwWis$;ktG)j
z+NjaVsa#oulic9G3)<>h+v4pl@%haSjdUnxcF~!wZg$thiS`yZiGHfa3*u^I3Qm{E
zm|uzkUW{wnh+81zekc0sxDpNk5iv_f+^Jh9JCk}D)G4yc>zcS~fS^JdbOV-B)H*^O
zO;WZR#2w(q_1AHe>gG4L)HNXL19W1&#r0wk>dRfZFe$H;(btKAMs$LBnT)+r4A5&L
zMxGqW^cFXY{yHu}#*tMJ1M$H8x;eBNj_Zgs>71F3Wle33t*z}XZ0Q_M2F0}^6o&w1
zOw2JULwd(!b#vx6$J^=_(6MkZ%;223@(B&i2;`WWfxX<o*^T7M5j{iu#68C%Q*(O2
z@V<#~MZmd<V&ht&OwLITLwm>FP?eaIDwP;`T(&RdiEaU*zZQKtF>^~fhr)15$cW&i
z#<nsV8|R@xaT{bth%$v+UivG#WNQ^%H3zc6>KP^ZaU@-ff1JnKRkVqZTr8XR9FA4P
zDOoEtNz5g=(IY9qulqa<F5lyC$MS$(gr0-B*+pTb`q53<D_T{S7Y|RtXbEX9blKZ6
z2w-*S%&MkOrF>RLK(PpfizuOo+c9Q-k;^i>x^k+Pw^Xx;#7oLB__8MH93pUo))uTD
zP^PSCUc9tA5<$=fngW>?Fw+Z+Op%TCluOeKG-ajn;!|RhOsB%2o~2!7;1qSETl(HL
zq^XI<tD|tG)?W-}rO{ZtD9q3c4PuszQ%u%NHe}Kz(=`!5hE#T;E=pM>PMw0}Q<p4=
zpa?sy-EKfHIfTW?GEzkuT+y;?;$_izMG^d-ctNHNicqY;)wNfknsAr}@?-=~8E<!a
z+htIPc+bUp)kLcD;<0#nqyixyd!eu>%$njwB?x)d3yoCedue~tq0&I)x+_9n*P-BB
z;H7;|hN6#xv~=G<-!u}A^%CCfhGx%T6%^G_DOc*0G#fdZn~abTbSN?!=h0uNLz%Xy
zq@+5IwANo-lgX-@94{>|nuMTISEqr<j8bZ6jY%joVHeMZ57uk2tV&hTDl?hn&qnuW
zkAJ!5U*ZPY5g4`j-X+VCx*~f7JmLo0Wvpb+iqVa;`kr<L>{Szw!aQ8#|8v3=VwIEP
zmFxmHy2fZ%mjPSpW*h(?wg%4(@xp|5?={hwY6lm)9PKcMQ=Ug4HH~(Y<{eAo4PKPd
zlNr3E$r*W%BR7{ifOsl-k6Yqi(@P+{YY7QMMJnVe{^F*}l9M!At5s^W9fl&sqi(94
zaCs%X6DFHTcaf1H1@Le>P~a=w_^k3s311f==wgFpJn%_IRumK2Y<9B>MT?7SBp(j4
z>6QXD`BXZ3Q)MSPZ2zoYWG0@~WYuV)1+>FNUQ!(KD?b@4>?v(IRkWN7+$46CMq(xM
zl@*exfCA}1-f~m-Vvm4Iic>3iVW6awp_rt(J%z6L%4vw->ZS=vVQJK!|DbaRt~;Xu
z{Vwn#ElW5qz59n|F3g)A#fs=u)!}j)YmuSe7>o=-o7^OQ=y_w+MHSJ~NHxMsG-*tc
zX6c#=PpzT_{L;-Z5G}4L#qWzXUKOsSGke#?bEJz?r53Lkf%&c~#A`-ife!pZ2dWNG
zDh=-#lqv&JmB$-85%L(TDKFKDVpA(i@cR-ES48VH5xgl<#4Fj~zOMtNKXavh#|@M<
zS3Se^(%0&w$Wqf=VOOysIE$hZaI}K1zCu9J5h5huhU73rPSg?T)$`QKC>y!gW~P=!
zp=K-SRzs*JKPt;(ZFIBBK?hqMFD)x&ZG5MNQr$tU2u|LL7_|+vnSnHabJNKpAq&WX
zgqsbPuv*E|Dsshj$|CSw;%$?X1|})Pi9~F4cesgirWZ|#=n8pS2h!r$KG}hEyMY$G
zfcTAzWK%QBKU;;m;9<N_EQiT+QYO2D9L<M)#ML?wwTZX;@hZ+HyWBvhD9ozRI(1w>
z>B%hJ;x9Z7V?7R5k?RJWh;-Z9m4XBPazt~8mC~t)6N%YWwa-UldcjGF#Egw360=Y*
z>)dPD;k(XZl3Vs52NyIQ9pJ>+U0Rzp%j)6@pkM9saAK2LQ&%KVW>}~bm&u|Odil>_
z;xA?5pvacZv}7u~#^)0ZnA;Z3AjaIRVvUx`UTB4j2H@m59xP7qNABWlgFkAB{H+eR
zcvcl6w;2fv+yo()X9&JVwVl7{OrujN^<|RC5l*ZesMoOsFzkj5;uC`>Dph9s=L84J
zb$NmV(dQB<i~MvVF;QFB2Ra<7gH5`SRn)22;!-QibSu$G5J|;}7u{4GhM`{BC2dLY
zVO6bkNu25^i&dhfh*cAPI+2({tx6;&ZB`;XsUxd2LCyGLojg`e>Wv;VX$CJO%f^<a
z`lKMHKkPus!SxdKajN&;oM6H%95=^oR$F*-5xapKT*k6*cIPqJ7NA<PQ&L4OJnb^>
zt)>j6WoqzW;s$3kKP-GA3(?_HN>Aas=@kiXklX9#ooE<c9+m}EUfI#2(g+<k@J()5
zkbM^=4{PN`W<;b@_`RE=*QD~w;-Ydjz!4igI&>wZdrIrLT6VYEO~`i3#-Ib7n4BwJ
zto2n>G8L@;s@cT~lw8jw0%TuhU6dfGGTBAL7@b&~U8&`yDO!VFPZccP8p#DsT94R)
zuQJ0pat3)o7aCSA#qZF$p(!K&DU&@rg*eA5-VD$|V*}SOBxgr(DpL@bT_Qq0H$un7
zWk(BA?HPm9Fu$Pw^ax4@(8ff7wPgv}N7967_?ABqq~gzR4%t;@74g!V3Of1=U5RbF
zW$~3ELms_=oQ+)Ir6HFcMjGj!m_}?jLZwfVp-;(B=vDVW$nnqGMwRKx!Q9^sYUzC>
z^>uD&7W+6kUUq%2Qk@cz?d~Nvp;Hx|j-SebszgdcCfepEQd(!(82X73s&X!GUcDHB
z;sLoL^&62LpEzexeqJ8+^OOv`#tWl9p7VvFPQ+`zF!X@pU0)bFI<d_cHvXTT@+}3T
zxHvTsYa94k*tdT->e#X!EAGW}VN1u~{eEzdir?CK8VLAsSuAMf1aGp2V8_vT5wY5>
zYx)IqhFXX9yTHE2z5uZYWtE;_wFj=T8VBbbcR_KZxW>A`I(UyL-6L}Ha`JNua>lo3
zUlX{%#$Uv2+}?STVlLO@z&&&mxn>8mhISqHcjn_JbwI#Saabcl_go;5Dj3X0-odNv
zcIO)FDre)M&ZAsrT>HzhN5N`EM?nrO*K!b(GZIE^jj9q^!4*!S$iCi7&visMeV3aa
zq&Xw^V)}`0dTT^yf0sX(A_GoN;MvZ7-4L!<7B$t)Yo483(popWxhdG0>qc>nv$Sq*
zW3F7g%f(u3TWj;Yd5x`~caCtAaEVmKmT_%5S1&2%bsp%Z;PPruDRQyJpm*nRHx(@`
zFTY^yxbepvJK?yZ;&4f%^n=bpZY*srE2nS214iVIe8~%?we3GVG?by&d!e*9opz%a
zN{iEJS9_tfIlQ^(z#~rT?Ca*nSH7F9TRi+z;?9j8{yA}RQ)fRn{g=Q??7baN$vY6h
zxYN8O|B^|Dedi_l#!V9QlKg;>B5Tq!oqb%kyAWVkc=5Y|7F&-`^~A6SF_)9P1P<^@
zJNJ#wVJ?FZ0?=07Cmx$pR=L?rJp_?O_5rVX+3ibq<2(U}0<A5yHoefvZjjIZOz?kv
zx;_49kpF0_?10XrU7mFa88&y|uq&&EA24dzvVp@sm^i#J@x#k`q*sOuK~ZE)KEW%)
zB?t&?^x`j-@lAVq@v9MFKjFn+0kp(gyvGx2EdrR&qh1o23bH62<FWV!lRW5E0yeE#
zo9u2c{dK@gtmdCQmcM3tJa>6XZekL<f6PmAi<{(DFUjo)DY7=+=;eARlO!zeF2>va
zrh4)BGXB>d{e3dtn&!pd&-h<@@ejy&r^<_enDN(m@sBXxdh#kS{!fg*%8P$Y()azj
z7yl&VukhkG%J@Loi{HZdOTGA~WV~JE#s7uz7kcr}Fy3l^){B3Z@fUdU&&l|<L|b{0
z@ypimh4yXKHkaj%CHWPrrN63`Fa2(n+v$)9n{?&NFYcr(?&O<)O}f^u{i1ur=iM7V
z>)!BH_Z@5azPlGAXK)YJXRBq)N8c^DzG%(q?mWvSX8fz22NXJO2Xvn=mKQD)=UGdv
z#hV89TeH@l*>zCYXnU=-se414)4gpELw4`jazoWY$gk_i4P8HM==%Q3740j<z<vkq
z-hsqhcCOeq&f2;1>+b#?FN3ga&#JW;fSiGx`$9KL;0KZCsOEK3BzmhQ%l=zSih747
zY7zT8OEd%AX^Hay?y|&kfV=SuAK)HK+zoKACGG>b54H_3i@D50F1y#zPjQ7@z50-^
zJr*YPA-BkFT0M~oly<2PAazo=7%{Z9E{N6D&uc^&dNU|&mB3a){6Y@Eg2E{)DLSC@
zF1`!ILx$U+j_yTuOYLRWd3%-&U;M!C<pT!x-Lq`Z(ur5BSiN%F)q7(7N7qp`_Rf`E
zyQT61-EFx?xItfc?|3TK|9qiReJxW#*|lA}nQDxiYDf3}|G(k3?1%qqQEO=)H=)AV
z09Cz>K@%Bet-D*I_rn*U9v@KPK})Oy_9)(n1N>2eKUv~-V2@eiMSv$Pu@e9<)Co3P
z;v0ZXme?QcvB@qB@RR~iTcQNmpDi&L;2Ah2fWIoR6&V40))J2bJa35)0A5hwMN51L
z>?Q2Sfuyfkf&!n+a@>pp{ACSBh|0_{+_I8i`@Pc{aSO?~&7W`E`BD4J9nqJ6jDGZF
z`*zX3?Wyn=eWG9NZhviH`&Xj<OA-D2U+wSOJ3kJ8bXfRhtNpD#?H^{n^7*KB>()y?
z@5p^Q*1HP4r@;Gi)3fyf<U=MOVkZW`M{>KBwapTH0o!hgeE>eO1Uh)@@6Zmwr<TYC
z_{<Uq1AK0Y!vMat#E}4Bp_Bk$%N<SD4!Jkb>bAtO2>gfKe`@{H5+?$SQ4z<Z`Q=F$
z$~8*CH>17c-doYfR}W+;(#ck<c4xnt@C0&q>gB6BGm!gES*$>Po!myEJ!PP+aej-(
z1nV!&?QO?+zLOkw#QN`9Yn662$9M1O{yMK~z*?)R3n7cUw*02b=?Wn1LxfFc*pfup
zM>_1hMA*lgcBu}Fu$0NZa}d1#r~&IrWX1ew$wKc^V7Ddy2#NMsViN%Ni);bFev&r<
zu;1hh0PIKE1AyHs<nu7ubAN81H3-D3W;}fBY`$@RyGJc{POwxfVsaL?cKBMWxvOOe
ze-G})@3uqnx3#OqX(PH+CIE^AOJ#yqnE)gz!IG}pp=+&{u9iVm6G>W-V1tf6Ptu<w
z>CcnV=SX@Gc=V7!B~bLf1mNIhpg1ID@c7r=8@5sIu3fKo4lc}EYdz6bVo{8)1a1RA
z$G`)?TMazB`>Wazc}V%YYHh-ET-Yk%sQ&9lOVtgqrK+(ji7Fgyi!%X+*rEXdo0!f9
z*vA$N0EQ}ntx(H>4Y$RG0Q=eEa)AA9(FuUfR0O%UxDjBaEp7uCWsAE24z$Jn00${>
zuq~bhc8D#W1~}9f&jK7~i`M{-P~b>gbOAfc7M}o&vBj4F*dDkOAWwmOELmWWV}UKQ
z0LI#)FTglk3<fw>feE(Q57=?GI11o+Tl@^*1Y1l6m}rYL019m}3!umrO#sEVI2Ryn
zi}L~UXqrdC#!gJMZ*G(5r8h$~G%r<_$xX*}MXG(*bNEX;7EHa?UW9tx(f!9nt3QPM
zzz<l>)dR6al3pWv%b8$FU0Yq8YXU1$gSjklnGAME3s^aVSAoNzgZQd*yxSbeebEwc
z9PkuIRM{8^EL!0OJ?92Nw65J7x?=rzeLZ@2?ZCmc`wXrfHri<!_EpJ%U7PKWfnSy6
z?s~=U==D`e;jWIrS0x?0^6b+w(73D{|GM^U>C7&4>>(4{tn<Y)JD$nz2yPks!q^wy
z`hL$>KkhgUNot38?HRqo8*{WRKbpVg(5$0R*XZRg2BQbNKzGL-NxZ90%FKAl|D5q%
zivmk642(FeT*e_L6w>~Bujp$(^=Bm?j_R7|^~xv1$VR=f?oC;V5nI+`sV%72GFu!E
zPyrhPsItX$fRkZE0M)P|fGBJTAZClD05!Jg0GO`83|p)Oc8V>o0XS8G(`<1curtsO
z0M3N31i*&Q4*+Tvz_^fDy)C{5zzCe6!4^4?be1hf1I)(GSpb|!oB(jP0&{IK1=u`W
zQ~=Dk1&h{?CFUuFV`Tp=JubHeC2t8jvPYkruwi-5V5Az;YeTf={Im17uIV#=t)*Pr
zuC~QTxmDd&dq`V<iEtF!GR%k>+?|Ml!!}}S_fN#Y)ddUtCh)ePL54`Xa6f4^Uzz3z
zLAom7$t%12e$^1Db?ki(-$5<#CH4zmy+00-N1e5<R+ivATd)Y{E6`z!!+@bx9uBb5
z79{|ypih7c;Wq&;Qs81+oCoX@TU-KgsRC%W4*<K|7R+M=v*zsJ`8AwA$qL|pt)#tL
zM`!jdOs_plS)x{cg<x^_f7`RvxSoaF4bSpgs%Lrkzv@{A-j&$_{C~o;thM{A-qjx9
z!o6HLP{OpHX9~^WB(%d3o&|2lym3@y-M^#-USZ2!d~0k$y<cUEdjPJr#U_CDa25c+
zw8h^5uCv8Q0Kc-u=K$B+q8s4Xw)i)|Zxp!E7T*H92|fdP+^oO`xDH^q+F~NWZEzL<
zzqLga;C2P>P~dmAs7K(P3fyIjWx(#S1&*Xy_uAqXfcwzZ1N>frKfvOF-EWJ>03NUf
z4!~Lu+2T2XhvCft9)Z*VkJ^I8zKh!65v08noh`RE8rvFQ?$IT6zTjFXQ)`d2*1}lp
zsI}I{u9idin}eW@ZN1RXSRAck5M}q%KOFZ5#(W^Lfr3Pi-)yI660(&{R4!ztbFur8
z#7jVKDm$I8n+s4c7fa^irPP9XOgOY1zt*<9S_ZpATicc-fv%SQJN8{`1L{Gq9gs0d
zs|3WLcl=uGNlB^(y-&&neO*#OJsh_CGKOgtDRKpG8$LCFl^KjPk&pMA#n_kS^g^Ho
z?>F@VS|<?#y(eNJ6lkAJgxGz(-=k)&8-uYF-oe;%YwHdL{$Yz(P{04Q#ajUXvc>xV
z|F*?8fSs^=fNyN^FMw}t@e{yzSS9HttnU^0QGuUq(HnugY_S)>Zd>dFu*Vkr17IL^
zFaX{h91UPQVgi7pKv02@BYuv+EJu_8WIN&{fE-6u0rYajDFD44Q4i3^5px0hD$rkn
z0ggBafqOY(A;3UKECU$ih?M|?9kCi<h$F56*xL~|0PLf{Pz8oL;uZuBcf{`i_H)F2
z0Q)=QA%FuM@fg4eM?3+L>xicSMml0Ez$iz&1aP1u-Ub-0z`+U};)o9rc&H<`103dv
zF8~gA#6JLzaKyI&M>^trfTJ9-2Ve|#24a=rXh-x0$aBPCfP4kUDlpCw!w@(g`UE(}
z5d{Df6gUow1a>?$2yg;a2k<ime(s2Az$QY20ELcd0w`7>?1(mCC64F-h(K8Yr3$Q|
z=fHZ0xNQvv?W#NdJ9bJZc1a(Sxi4j6-IrR4zH|qIMdNDB^b@1>tm?*@9HS#ht;^vM
z!2G&J@w#(ys2qWiL~ux+#X#)5ez0>dY0P-(32sK;xlMPJvKiQz?Ac4YN;sKglhQc-
z6q|;|v!&lk;FuhuVPTanfZ2LssOzU~yF0+i>iX&Y0GsZfFR=g+02X3n^f3ENu&8qE
ztV22OKM((o#=pwZA&iW&4wOk{!~acTFPZsy=Vx^+RL$8gY&zfSI6F1X^z(xqQJv<b
z^PP@TPqbGxpRwR`G=o`!gF!GVHBEo8@2%6==R0fdrC+0zi@FB(J1gsCD{F?GHN(lO
z3uMjNE30*2)_H@nR*lHIVr148m^Ec}V*aqSyW>Qu%<S%tu|VOuI*wRtpU0^*GsKSp
z-5o>a54*c#fJ~d$O}!y1S9-u&NA(z8>Idq;{n1bV2<RV{{$cAMj{4#C`}X1`sO(;H
z#*vK~$Jw;k5MImHd;R`S9E}@Qxb9MED`k${=zo$UZDxui>=0%g3RF5`Ah0S&i~=|r
zjS3*<h+=>mM^pk#bHvF2(;X27nBj;TfKwDW)e)xxJIxWN1Dv72nU0tREbfT20BRj^
zHbA`sGtusVH8|p2fJR3w0ys;7IgY@4eQPdU7Qj3O<~!nMU`>v=9iSP$3ZTUicLAKE
zK&vAj1h&8t4+FF*aIPaB1-4LuMUKF>Uu&@=o&#9oh!+6PgC7G}s=zWhFkt69;vInH
z3S5B8K7g%IV5K8I2e!%)-2fLl;-3H)IpW^{7b|dyBX$A16wVFcG6hy+evJybLV-1o
z=m+ddI5&W`j@TREDo5-Kuug%i9WfGEry~voxJH3%6<DvpFCB3x;;vWV2GkL--#B6h
zz>Nyr<cK<88yqnQ;1)-;0^I6|^8jvh#43Q>9dQM~9SYp(h)!U4D{zk^ehutiN8AQ*
zpCj%C_`M?@0r-O>HUZp^4guf+N4yH~kR#p&co=pD@Ceic@TenbjIYy1aW+kyl311F
zp%n8#$~DTXDnF>#KHlz}2(QV9$)Dfx{BvJFH*nvF)>@Og2G<T4T)X#ZyJh%`U%mLk
zmoL~kTiqY~j0B3`_K@n1-S4fNEjc{lNERDW9&p<1h&uqbz*+#FQs8MvYy|cf1)fph
zua5XD0-sgjIR&0~#48AVQGu5f7|ueDgQ&->;ew5vhs{PR_Z-eNRlalOl8Y{1L#JBx
z6!O&0TKinNwxf!N1(abZ-bjRUS!ItM{JZyaudBVEgGY4iKG7}Y>yG5}h9jDh@mmVK
zjgbMczbWvJBQ62<o&xVH@PQ+)M&O4Ee5Am~7$+cby8@pm@Hq>49159__kgNq!dSbu
zMd{0HcnVa$r7A^;|6o!CdmU7I#%}D|*u8P(#uXc1YJVyF)I=xAEm0!0dH`!2YZh=|
zj^LZYKXrBn6*W`jzU|n--)(<8Hn9ai8qnEH8C*MY^vA#gJ4XLhd%);_*A|cNhwdkM
zTl?!`t$o0@?(MI|ek!qdzJ{Qg?-#az;D)|0L*GYe?)yw`{+Ri0;aWSs{hjWvhHUT(
zY+fs}x@xo6S_|9uba!O06`?NtMsE_wij%N_ECLi=vD(^N{O*EW#}2L?H~NRsyQ;>F
z?%gtatv#sC!h1*lTZW!tA=kW^M`5t7u)Cwzj_wZhtZ{J1U#_k%>_TT}@9>fq2A3Dw
z&VKlx{2%Bo3L)0xYppro9eU^jJ8+}z+zQ-wy5-+#wso2OG2eFZ<C(R>p-k0-p(p#)
z(Ypw~mB_cFx7Rk09*IKQ-_!W^w0Gy+GP+DJvi!86YwMR=zo+<n+&8j2WQr*=MaR4Z
zP33>2Ia$$6SZkdNMI<Q8|089EP66$7+xDKd!iE<(aB%H}!L{>8J4$*bW7}}3xSncc
ze|?^*_)XpNederXeLGH04yP;+SiNNQCCdhP6foetJrCH~c>j6*vVA*3fD4ul=@>e&
z_Z7*cSP8Tj=Pv6%aNm=VC+ab~0|u6<CIib0Ws)6uMZHKY#fejJ)bF3sxl8K+i>}>U
zcHBTS`x@i2!P~Cv9@wwitxGP<FSG+sQx8nRU~7ICOi&ukmQHl+41*k&jFjo-ce9xw
zbOhDUrXktEY)3TMEhnrM0UF8PgKI~RUS2x{4rmmb&SSFa1fGe$1~YqR`};EBef*5R
z!2o1IIn-aafDyY|eok}SP1%0@qQR<YIh5LzR^!<SyxPtcYgV>pU7fexmDFSN6@-a<
zEOvcW(Nexv1j#Vawd<=rU$;!y0WpURu00rH?h7#wg_uv4I6GhKsKKx0C4KN~3M6IN
z`yEBw-;iN%bQ}vYIc$t~9L_%nL0#LrH|Qp2BMhw(Bf0*lMT{Kd9T+ou75TuPK4^Jp
z1?}&?2v@P=)y~4Iz?JWHIPLF=_IEcTNH+W*Yo`yc4U7)9oGGgjjlA&xQr{4uYv+4#
zM;$Y^e;n(Owo$qBV>eg3qZkR`re?m|!Q2~iTJq_J_M9(ryX^C=uSf5>f1R~sxyb#{
zUT*Cm<}e-sAL#(G`R$H^ytnqkD^tEf{a9@N+vc}7ztu4~?{E8V{@eDy!CLY@3T*4{
z=&OwenZLDXD|>@Wv0nRbC+A9h-o?b^rI%h>@zTndx?k!lSiSC$97ePU1pWS^0Plye
z76-&B0811&FCdl!TdKfv1v(VCK!KGCtWp36F0f&kX96w;xH!NAZq}s%-0FozQ3X~9
z#5KUKP+*M$YZbUkfpr0~9!ahau+y?S1L9VIYXdyyXRTM@mjQ7PuwN-~y#hA`#P1P!
zqXIVt#KXWgC~%7cw*|x>5%^mLZV!mZf!z@hTL69+;JGI2P6h4?@c4jrPk@Irta}6E
zLxB4N+y-j>KER!$)*k}m8-V*2cpxBpV_V^a3OuC1!vQfAfsX{l!2pjc@W+5S4A^4<
zaRk8Q3Os=u;($G=z{Y?$8rUWUHY>12fu|I}HhLz()_Vf%;U{=TfxjxSRe@&}crGBu
zBgyj$yr95~0a1*=mja>$;AI6~fiVDkRe{$OcwK=v17aHD-d5mm0dX0ycNBP6f%gL9
zJ_Nq6zy}I+1;iT&{4gLs0{AE(@ZR3~Sb=Q;(F<?+wg-5ng7ry2><jRB1wIY%wg&4n
zNCxnEK;RXN^+iD7rHb{H0y_et30SuR{|Jbs!2StS1o(GAVENwKslYd|L15no1eQ{*
z?*jsBsMZe({1^~e{j`39^#JS&h(7`B4v41!L{K~jU<Ji108UW61`tpn7!+>;3kAh?
zfUKavG8J~y3an3AeH7@YzyJmIQedD0gA^DX6j;KthA6OiP++yn+DCzX6&M;6eK1uS
zroix^=m%^+1@;f}{xIu+pg0y_L{Lly$PJ1pz{sGO1~5v21A_u{K5KMPoDFbLP+%r!
z9jw41LD3HE(4fEs3p;QnI6NpYiL#DR;K-oB?8zFVz|ld0sgacz6u$t-SD*k#z=4eo
zikkt(DKI`LFvYQsQQ%kwCMa-RP+&G=9k0L%L4iqtb)o`4Q{d-8u@!+6g90Obt5AWW
zpuh;<Dh`TQ0m2HD1O-OYJPCv$v{kCWq@chM+L{~`+W^WGI4LOp4s1$Ld=5~qK!pO8
z3RDHfSBN`Vf$E^>1{PHyhN=QqqrkMF$iWpM(-oKz6h{C%Re{qLI75LmgJKNg;tJFS
zMLw{41!e}tIA9G5G@>?v%?gSW0cI<3R#2P-Y>onF2gMv<a}}7U!2F;%2Z2pNu>hc1
zftH|vJGagWie&(;3M>c;xNNHpbqmn0z_~$jC9s7-aTUNK1r`TIC$J^B4FKRg1(qpr
zz5>gG0&dyrP+&z+z&rEIF2SmxfOoboRN$hZfRnZ^R^Sp?0kBJh0&dy5EGQlTxLkqN
zK>-(PtqBVFPU}hq)&|9&fL*1)x}bmywXRm6GbrFYv4>p1X<FAR@CyZgslas#{3<Bm
zEv@Sn_%&<^*bNH&CMezjc4JV$&sjGG1w5N|b5Ou-SsN6%1x5tyRt0_=6mVPC?F!rx
z6!2Hp?}Fk>fIAhqD=6Toth*JsCn(@sta}x>Pl4Yn@CV#7h0gl^pg08JfuKM;u^tQx
zSh)32P{4exhl2tJYdsPaFj(tR1^yTmusG{a3Op7RFg)vV1)c~BSe*4FT0g+Xpn#28
zn-tihz*7o54bOnMKf@&e`~@xn;I9g7g@pinHYlKA>p5KQ0Pws5FDmeo0xv7@iUO|&
z1yp0b78KBl^?Fc13)UM7ycrZIzV%j6pupDKL4hJ#e+vqf&3Y#&P$=u&pg?J?_Y`<P
zC{P;fgP?%?R+j=F1_g>?eH0WB&iYt^ZSWJowg&}-vp!Ma?{MP4K84!`_)LM%QPaS_
zP~b~cIIyo2=*6)VY(PA<25;8XM4GpL$QwUSPE3*I9cx#uK7xa-bKJ#*Y@W)DMW$9E
zY=Jv%?lrxrET)c#-`07)J31pV7B$bofOkXp&OPln)wJLAyYTO=oi_~}I(Xo)qUFK!
z#lT@4s$-m&ca@WSe{dU+?z{(_+y^n;n1qq>ww;)XEa(b!FYl!i1KIOxXG39VTleOx
zJNja3=&ah_-LmlyS9d(dL4Qm3JqhuT>JL%&UoH2Wx4EJkH`0`#1nsH8Q;zdC!H~gP
zyA6VD=-!Vy!(KhCeTLlEcH<GfdF$rCZhmI-^P8V*f3Cd!`JdXimbX9q(<@uCZd&MW
z2405EzypQz%DvlmzPj^u3~w<N8qviW)wy_;l~TU;?jVcw4vO?9^tT|L5(*3@^diNZ
zpm<eN49xmw;LsbHQA=>(u(}THnnj-Zn1pq;>`kut#WnlK<$BM+p|d-NC`r1ubbi{_
z(Ydk^wV_4DM5L{24>lpR*solj_u{V2FGBg(Eultmp^*63x?f=RM2MZRZB+U<3Vf@;
zcd%vz{s?OZ_$er!2G|7`1+W`N4X`IDUI4H{;w1n(Bwht@LgEd8P)NK7kQEXi17s_Z
z6B1to>lG3|0Q3%tT>yPT!a;@f4T)X={X$|eK>v`~8(=_4><h40NDKqOIyAwckT?)v
za7Y{kuy;rt0<cd=u-5ktiLn4fLxPn&T!H;U;#gq&hs1FJ2ZY2403$-;X8^e&F%e*7
zNE8E%3W*57fgv#&V01`K0XR4$rUD!i5~l+k8WM4U!$P7C;P8-W05~EfW&s=>5@!SC
zg~Yi4`600s0PE!|0mg>Jl>p;H;wpe+L*i<H2_dl_;5Y@24~bs^J0T=)0yr@wZU^{T
zNc;id=OOU`z{HSv2%s<|9swv)pg1Hp0Skx37J!nFcp6|*NNfd|tU#FpQ$pf-1WrX&
z0aS#<+W=U?e;1%CB;E(8Rsbvc+knMF;&T8j=zk3`EhPR0Fg+x81I&OK;f}mh6u>Hf
z2-s;MF#rII{X+oGP#~^AEouyb^{6p`nIUmFK!XB!A8;hF*&#6ops#15wOB2Mk=8o0
z5eMfq;8j>~k^I}jzXADYCN7Q&Hp<Ym`1cZATgXe@aaCgKweExJ_LcX_*~XP}?tOC)
zB8r#0n^Ep<bNAJalNY?(;(v9;`_XmdU9$h(HSdqs^^-Tt+4`QjQ|hr18jaPxOfG-m
z%)TNZFy=-m!xuIjg!h0@7BJibCZ9cc7>mgU(&B0mJi&T)9YXZhC&1#R<Ie>zmqfxf
z+>VJf<W(U#Dca-e)iy)!yN*}kCNdu4&$}lrHI{r)Z+w{Z&op(tyvG4&a(Pa7Wd`aG
zSs<5s19yYqcc1zi-qfPbsotM~7@I`o!>nIVE%Y(%X=yD{sYs>R6SUZ7q4V!fOKpou
zMxjsCV$188rsDE8+(G$q2I529ilEqMCfE7c0iX+@R&<>&X?R-nfvBvfB?cYq92@r$
zt~5^^JNT3EjXr#n561@nr1aRypM-Dq;n>Ze6#t?R$BzD__z;FM+9p?~R?o3*X?0`?
zj$!yvN5|^w;bj%_vLN1pF+VLebYfJ`%6c3&0H+Y|)GMo82(oN6s=Xj8gPR-1%hY(`
zAO<r>_n|`JOT7o<XAeIIp-0!N2GqZbMuYR(Rk-LW8m|5f{0kA!N+bWU*U)TE)8xZK
zP1hA)KeGWG$`1$K0K`&q(k*rAf{^oHZgKJer===#!h*D_u*AtSN2SPPG_AIC+#`Ba
zT3TC#4K)_}X>mnjAOmf&L0hD0>v7}WOk8(}yX=3Sp}Z4ZJ)H{KKdZ;)M!>z~X9-{d
zk?K;V>G9x@i<tiS#}u`$#&|k;h@t5woqNI^9@m;ya!XW$7a!KrcwI}lJnGa)Ja%GQ
zx_}s>$Ru5}&XbNXKaMMBA{9AlX|eCl@MMqHV;?Sf^#ds`<iZtZ@fei-c?R-j26>hi
zxju&b=E|p>oq_HH=7Wbty-l|=^J>s)ng{(679XTg7dC8{_YSl1U<t~jW-Jz=r1_E?
zacqo|G#ba&C~#7_F}@c}gjS;C2l?=y`*18JCGnf-!?9Z+DIQw`lJJE-954No;_(XG
zlc!HTJupTjRW-1=302dELJ@@s;Mqe)M2vR52sj@Wq+dM-H~8I)HIHk3aJ|^iQflBD
zk%J_d;E1!S5IkB3h47gsUh2b}eK_XJN$G#%!?ALZ6pz({BpefP5086B8^bkN=>03=
zGxns&uE!0wxYDqmZ?x69msWlOI=VBQos#NkbH^^2>53Hw9X3b^EZWL6)IpBc`}~qd
zT%|fcIv0$R{k2ja-w7Y6WS4(wP?(r_5B;^q>8}}&d5HHgUgJ6*!+GyvyvB7rhV9<N
zc#SjuWnJ%$O${ya2Kc$wd9DunA(}-#$8hNdu7je@kFCcGcEk^&Tb7+jJa$SIE;q!t
zk1o%k|KEa^5B2tLJ+>#}H;-^`0S#@7Rm-r88XlDOz&86Z1MrZBD#1}eq)gyA6DVnP
z{1d+TCw=kUB4^U$Y+w>Sjs+&g<9uLJ{PVteoDuZmm+3N{TQ{%5Efe!X5^<^9ZL^el
z!1+*S;`s{o@UaH|mwFyA6k_ng$?f&wv+7#wX5!A&ISbn6%v>;;<HdA+Fjht7!#-)d
zu50utEp-hXlk7@cPdFZ_D5X66>CuSv&ar#blG);3%87@?dLu!GD_HWL$v}ql#va-G
z-1G=6SkK!!56nP?d6Y*rs;8cyh69x3o**$Y{oLop_BT8!t!xBvX27Bl9|_#Fn(@B$
zF<<%`AHKqeuk_(p_;75uO3EKQm^@GaaJ{^@T<q-)531+PKC7)5mNB=nZ9)2}k0pwg
z&SbG7+E^o%r4Of7bU^5vEvSlx+8BKeKZdVzP0CbT8z4U)GU=+{UzTm3$u+pWHeOX(
z9mDlLk?MH3rW&^a#STd;49)-;d_GMwvHZVeAiK>lmJdu5%O912>I{SGP~CzOR}n7;
zsdDtR5FuI`+J!o;Y6)!HlF!y@Q&Df0*y!S%1rx{CE%}UtQ4z<kE&1T;6^UcRmVEFA
z6|sqdJo(X)>w!KU`2~7lUq7{OQI#};C_Y$~_X6Zg=N!Is`E!7NGPi1jPk`4g)`5th
zx?yj{zze-8ye(d503KGNY$WJibfZ|JyFtvrxp0x6ekyAV>|gg7tuw2mU}T2sm|<jp
zl%B%Y<GQ~%2CQS_<&`Y3n?}OKl7THgRyj)9H)z9AcP>XjmOO*iqa9p!VC2an-vOLK
zS_QuYqE*27JAL@wKAbKR|9kX!^O}U?ZEF%9M3<=3kJiKNcnxk$o)Ryv#BEN|>H9<c
zT(C^cD%1$+7xh>VLwHVoMSUwjlC*#`y>td~ywO|yUC&_f(HO4KSGBf9XY%6p{7oqu
zPAu?zU{tD9m1|;D)fe?@pTz)|<K)Vz5y|kP3=H4*F~nX_`H<m1eCAe=erj$DoSN_m
zuhw0K9PJj>#PE%q%1KozVyHPb2PHT*=uxv=I6R+(<2{LoA7dKx*xVGZiJ|C9gNv<Y
zGAA-K=mwL!uY`N~%qP>~Pz|+1)lkMGfiMG&j{!~+jhFb+SNYQ8g|o-+bnWwd7=V<Y
z10mCy)Cq=3eWLp;)p6ju$?~EouG+>2TdJo;N-~Wq?uRUVDEmw1z!Ts41A{PbXs(P+
zj#OWfLEG3S?ePfJs~w#KDGF|{Rs-0ws#s-pR|Xc<28(>%8PwzMwSxHcvg!y|Y1}H6
z(DXgrLCl9GXz!`6PdOOW$#tD@K_45`tXmxL@#=;+5z0pH#6v*Ly3Yn~*8N~#`s020
z$v*n~jQG2?^huvb$V!nuG0?hPmOLRHHZLSeht0l8c$d!s;w^GgJl-59;XnFt>`Y0D
z$2*^-(&Md95{}nDNjP5Jc=UH_OYsI;<&Cr2idtKn7fwxE-S|F_QRLCuQalzdD>IPh
z8l<yzw_J}a8z-eDvIV~IAs-q*AKgb(8GS_YbWZ3Ck*KFNz6NNF56KVEeFl~Suoi=>
zkKY6(#{<~UEcLR|o0{QkgFegr9D<mZh7AizmdUBU8PBP{iF2xN;&|1aM30x<N%45k
zorH5~0OsVi1iV7`;vY+?h;vq?)hWjNQYDJjEIrns!{8f+ikkBBC({z!g3CaBsL_ZX
zYw#PQ@ixx73K0d#q&iP(cwG*#sp7p6#)o9wQ>8E2)40CwPU8ot<X-w*AAX1rKh%eh
z@!|5_Ho`RjJYT#yOQn3giGhz!Z_ZkOo1*U43({)L5~CC+$*NKJH=G{OKg$V1X{0Dt
zQyn=bEfbqNujE5{zSlz-ImalE6ydsR#i20+hcgTg2d9)^K}T9r^>Hxf&deK(mRnVl
zmdH+eKhj&TN2&F@X<SAs1jC-1Y%_Dh!_4+ck+W@i+AQ%|JVhx<XX;Klp(In+=_iG_
zzroOyJQEGJed>9)YC*iJ1Z&5CPAh{ga2tetDE`rUAg4c7%LVJ?5rrCJ^0flabjXLZ
zZLY&%!>MdV#P>_lL;Lw@Ww69Sij&ksy*a9ocVWxHNmb?aNcAOYdDsG{gyh3=Y}HNz
z7YNHwLC|a;&p`YqLx5*>-MgPh`UG^z!-2#w`=4|jc$g`>d%VY%Iv_q=dw==rfwd|Z
z=SG8FE=W>m2=41!WpXp-AYCES=_Sw-W5swD!uc?p+!R%xyDX)odH^jim-0v{@kvJY
z6UUxYFMg(8(T&SlWI=p#Jbr8n@5C_rQbj7o+NDiNe-?;uY?3GF5vY}Yf+fn_y3-SM
z90QXNUkOks96OSao^We?3gTz!33t^DcMPe%JbhmV{e5lN$~C&W-IaRX)R}~RdAXr?
z^HukR6umE8npQWKF#Uh6UhKiGS;v8f6C0h~B@K;eO-e1hnLi#@Gu1$x)uVBon35uD
z-1gy)4-Xjl!MfPtS+h$QEMD-MS3Uk0n>a`)rBHt;2R8C}4;Lpi&h?LnwXgTaSXFhi
z8%vrOHocTVJGCx9mgJBW#V$H8g*0K%$sK8CgRawlp`KsU;Ah(495YRKaFLjNDA#4$
zqU$lq;nmOGDN-ex0xmK32p6OjXz`M?r1IW3kMvA0&)Af3ykKgSn>t+95}GrcB2+IQ
z3LDnd>wbIgdC(;<tLUMQC6*epvU*PgAF?7J;<yDU32*S>xa}t?o-d`yQq$u~kED3q
z?U97z>W(BFcX%Y>4*@s%J>+&Ynm@K*dGUc1T`%FvV6w^*#&bCJg-5f><PGEAKmx0J
zyTLTM*(R9&<kKgcttmg0>Xq+oJt8e@n$w0)@_}vg>ng>T+Y1IMQRQD&3wG6c4_l$e
z*$SW1!#27^PR->Tp;%Ex3BI~qkfIRXq1oJ1FCVRt-_u3oA%2o>J^aKV$AV=g<&lq4
zm?av)*#@(rnwU+mz-@ZzSI2GfgQ3OCwd(odI=;zH?nn}*jE#!&(H)7_$$W%z%A`Hj
zOc&R$`1W^k{Yp>cG%Y?Y5Qg;F;wPV*@t3%M#i!HjS9%)PE5jV!Grh*ysT0QrJNcaL
z^2h!;`LJWVT#p|-Pm0e7Pc6zcjw)5uvbKu!e3>SYcrD1SCY(mP+Lh3BA~^XVA6EGL
zdZAEmyl9=%($?G>Tint(<0mjk9u}%f=diHcwU}<OnW){D9Mg;~m~lJ^3lY)Npk|)T
zSDD%{owHZ=nie_L-zTl;xEI4<FiH<y_!(693z3(CHh}+R<3ZZQYC4vd4O+%yXSUZy
z578sidi4#<_SU+#In7Pe>TtitA2Vp8ud9i^sLaI6aZKj%p*8O42&OFyZW;s)A6COH
zdYva}72!%y7b1loM;03I2Fz6i?q`{0wBlQ|YU}w5lNZ5<+gn>3o7(zjD9X=W27G<_
zv9?PZR$}MU2`TbukC?o3iSis}$U|Je&Sq&}(yO*|JT}DTN~@$wrZhxC4e~cGK?CGN
zDssVjnIv3KP;@*_pC`rRL`@R@sSp3mhkx$FzwqJz@ZtaT;d&pImgnET_?<rd8z26y
z57)1aG(Q~iNh;3|KKw@?{*w>i<->RT@I5|U4&RZZ&foIYs_nzGeK-ywCCS^%hxhj3
zeSElXUpoJOzWDw=e1H$%+lTMt!}s;!Lw)!#A3ofN@8`q!_u&Wl@X<c}ARm6P4?o0*
zAL_#o^Wlg4aJ^4X>+d*UynYL%<Mk^9jq5!P8vmJ(UONpPKhYOo=)+5W_#_`b*@u_;
zaGW(uvZpCNT=z^`o~ge03LhTx;Wa*dnh&4u!)N&LQ+)WTKKwKve!34o!-t>g!{a`@
z)`!>m@OmFU(}&OT;b;5sxjuZJ51;SDn|ye)4{!0|I2f2zpRGO|CkB(^+kAL?5{|3C
zRC4LBW;6_OxP;0#>*my)I4<6nkFpa-Bu^4>QXwfG^Cus^%7<U*!~Jhz{2R0J-EjG+
z{8L|hn{O*QR=LoZ{$d|~s}DE#UyvTRyC>zxO<a6*{!jXFZqhR2xhc!Uxe3d}clz*e
zeE4@h+&_Q9HQq`5{L3Q!jIk2SQ|`kT`EVS$PU6?;!$0!j{&#-ceDVH`te^Vg{qKkU
z+nv7fr9UaDpT(rXhc8UBYfJbSA^+u0f^_}ipjJ|OaS|#C$B`%xf6G`+OYCbXp8l~r
z4(n;)ZjLVZGiM!ga42`&Pc4d0;gs2}NeRta#}=cA8}$HCF4BZDP~mXDC-~8N;-5IN
zI18l7bMztBULfECmtQBuSq)ley`dAzq;VWRlR|48r_hqp<K$UVJWhBe(c_F)Qap}#
zCDG$#S5kVM?Mh0ILtaVgi+u4o)0GsDV_8W!&tRG5!C@?q|6sjVq*k88oM9HC>^;@>
zc?jo2J@nQp_a<p|>(bVi{PKZEdahZ=1(_y7=HgUNN{01UWyo-#%udPLo-`AkP%`Zx
zw~#$;$Zj<V2kQpmZkCB+9iN+TQa8BiMHDPo`x>;l-|m}~GR$0?QU*P9vb;qfZFiX#
zsLs{ziz}mHOw8glVjEI8>%|#d5@!^0zPC7|4<SXWs~<>9j0v65@=n#$(|So<J|$jS
z6phW!K)uz-`Y}DZ#-dVnV+&7s#I-%K0VkheODN`Pg9n}dwUCHHX+_;&;PX;+-oV+j
zTLuZ&cpHK(?;MY2HOW_<R~q<v+TZE-qjIH1?qB&LB@3;5Thtl;&ReRWlZ?mYHxg5q
z=n}NIyK+;!_w+JHJ&wF#<K1{{yvwxnb034YNjC}3<GH(lCrpxe7w9)M_(p<JW~%#r
zFk+C_5iUwe@-JT*_?LRYK-X)0YFP!oE1y<BmXMzza@kK#slCQE8A#31S*s@HXG8Pi
z#Wh7G*QX`L6|sg*&DEry(6dtaG$qV2dAoomGTF>xy_(5yB)lz^ZodDCSUgC^PRc*<
zA#N(Yr-fxCk(EMv|3Ih$#3ud8K+H~|+J{Gdc+7|6UK`nXv=PiSaOUqHSY3;F{O=hJ
zt_n}e9~a#u;kZ0J3C9gMN%+mcb$Mx&cN+L@x>MtxNxbMOgP!>UgeOQyv$Ek<c^HRs
zUICnsF2}Lpga18z0uWPA$NBK%efSAJ{Cwc}-{XfH_>=hU@Wpc#SeNU4T@KYbmn}j$
z3c;(Ve(MZ`^I<s-OR?YCtJ9jk{2q}<+M=_J)`Y{6XtX6Q9c~(yR4U7*`qf|ZiZdMh
z5otNt0vCsRIsZ-fU|1woUx0rdl*v9xA4ahSzHZ=AvQoJhltH>0xmVPzwnzLpBF*@V
zFs?T7pJ7aB;)OnZo)72YDl<LzqH1~W)t#g}j40<IA}{rDU1AXNI!TSv+(y<e{+;%y
zF1HfNt{`>$e8NFJ?_;;vU`OR$V&GS&*v?s(r>#LNX(Z9?4eVe$`6JR&+2V9sxLcmX
zyl!lIN#!Jb=^NXCGffx%sz_x`Kdv<ktHbHBIWrsiDvd97lV1`gRDsWS$%ikASakhT
zNAE7sIA5f_ouZ04m!&O~C59S;HR+Kfn?v-JityxkX?4-m$cJg^@#z+$7LGJkS#Urm
zDnpfHv^reVD3XSjy8l06Xs`M#qr#A(+Q&`V*;y&FB$WGtk6YZ}MrB`M;P<B}_iVnS
zaZ4kiIW9B1XR^xF$F}qHxTuUFayM0+f6FVw_<*<ENAz7vE{WmQm4<--)}FAQUowwW
z)MTJzC%}i^=OmxnX2?o7Glg1@uPk2D=25e3+yl->`?BBo@EZ;M%M>-vP2DJ!sG;PY
zi<#BfmSn?t<?HU-<ESOMnzTLHqS6qJMX81x)J1tgPc*!<_-Gt2r!Y&@20n}65nrr(
zhx)Q6oVvrYzV|_y?meVl?fwk(XX#?7Jwn`7CdcV4Mj_&Rn&}3ORhDHb8lHD?TA?km
zpA=bD-dt@8^a9+kiWidQ<?O|i^_M7e#L(Z*wWBYttc<~ei%R4T1{E2|xucv9EvH$_
zjsA2T4uh9RDtI&_xkF9V9LG<Zlr@Jt)w~XDtY+nnhv#3ERtot=Lyy(jTKkX!N1Aye
zT`J+B6nfnr@MSljDF2&-%hg(GiTrp1{>zl?5<15nSf03pw2juQS%W;toM|$=+O0`y
z{ChpAa^HBDaokx5-aU=iW~xkORUMe3-=+)G3XCtc8KiUccCu+@C8;|qboE;DI2_3+
zC#!dz!Q%sS?51AomQ}|&Bjpy*bf(Jl1ANGFlU5sdhfH#JhkTuZc(y_8?H9%N`gqAy
z9v-jGK-y?j*9h(D(cw+1Qg@ZbODd;V#7nU={OJ@fiL)G=4KCEjzkN6_9MGj>JkM^J
z_&^`NpAY9TRWtozKAh)(bo@0b)!)1-MRaYiI1#HTrQ*->JdD@8a4`qBF(y}AV&L53
zE13Tf6^{;R!B}t(d`;YctH6J{C4ff-OnM#_FmWCYFmdw`*X7!*<bLLSwVye4@lC77
z7N;16J3?z!4lBczH5D-qxs&~04d#UObGG<YiQzR6Ty5t0Kk5P3k|p7|l`9Fy9a<j#
zm?t+^#pEJ*<&?)#DkUNJ;fB&r(=8ge*0UWXuVP>5OppRw!vALHx8Ome(k=XVz{ytQ
z_+Ye$bK>iNlW@D?@LAwHfSdI9`r;q;;g9?9XMOk!z)gNH`tX;1>0j~1<Cfnf`qzAT
zmye$3m1qvS{Ga*ofB0}-gJq`w$%pUu;j|nxJ+CY>@m@ZBpbsD7!}kSl>Sve_-_MtR
ze_#9oK751^Kg>s8=EEy}_!&MN_i-kbZ;=l_--oaC;g|dHD}DIYKKwc#em!tgKfLME
z#5eeGTvD1O?;m{exWzMx9`~0f;Sc)or-1AF{ZcPndjleQ@L%pydn;`_w?sYckq>S1
zAbsY8gTusG2k!H$sVEC)8gx8pbRIA09)QPa3$V;7?@deXKlD%lTcubER|q!rPpCx~
z|D8AKiD3<<d`jwUFX6P_HR$fpPOELs{7ETJOVcF3PCrdAg;pb@nUbjI)9$Ys8Bt)|
z(dgC0Qa!%(YND)ZL1Swhhq^AAgozi9*yF6qD{J9M&sDp}*SU)RTv}pVd}t8gs<+dz
z3iVD~xssp4Aff&?qw-jq-@~u)p-oKD>UTfuwNq+^SGp<NT-K0yi|Kz;OkCS1`En}H
ztjL!*r)DP3S*D5ew5f@&2V(NO!H08JYNo%@hu`E&&lh24dLAM-ac({}ajtopIM)hI
zoaaPX!z^E|)*CA#+SZx{y(RB>*Ru<Y_rS|X>xKP>=0iQP-!O6Z8yX*^#}v4l5Xa^@
z=uB-PdQ4&Q;{r)pnQyw8)!Qr&9xV!w#F{vdz-s(Eb60m_OK;WWQ=(<z!&B@{H#uA2
zt4tn~xAZJJ(o#^|K5JHED-XpbYbqiB5=H2Vhnw&{O;CLQUjLN6`bG`))^4h%jCYbv
z!7EBk%Tm`=bUooyo<28qt<g@H`wc#P3;Z)5D)Ud;D;O^pdF*o=N}If9pxPy0446A<
zc%;p&_n$ob!rDdtF*CRfSctrsC2iv*<D8KB`f8H)E{U^fWfhqQu#bZo9~R=Tn%Hw~
zvAX(9y~_!TRuY%%Rn=%?TYF1&<2k5quEevhc^d_#UhGMYr8$E(q-j-`BKIq&ZpBD=
zH2)r%?PQLJg}6)CM55ktdZ4E25y;{ulW>i(gPE^>G(9D~&8X=-Pd2>tte#Pl2X{Rz
zg;&D*_cLUfqh(PmL7c0~hLmZ4%gILG`MUMgN2hZoBNF>XhMezKg^*f!TdxeXwJty<
z&TA|MAqVye$DTN-|DYi<i%;Bi#JszcNvK}NKjy<X`f%ReX{LYLhx6`EGk&WN=iQxV
zJn!x_ao*jj@jJANY8JQ~=DELvM#mEmOm$&{ZsMt%=MMG_xyBenE>a(D#81`>Jznd;
zg+-C-`Dts!5}Y~lq2emFEx4nvvT#IB)Kcv{VN3cdAksgq&+gR22=n82rp*?gCT6kS
zY_oN?^%d>7rVcl~$%7RO=m?V?lgc&-&FQVIJXBGr7d(;&jZ-Tt%5ZDOXBnh;*yskH
zGZ%akeMx0((%u<3+-`7qM>j*R<yKV20rE0kvf>!D9h$bjyrgpMw6XEZ($bSM<a?jg
zo~pJt^uSx5tL0i%B_)t$SPve#NUIM;)HcvP3-JrxX;WuR9hEPHlNSOK-po7%OQTx?
z51`GvL06w=bhv7;v90miwBlRhOeusC-+R~Psx4YomY3;0S&pH$C0cDREkMS1Y(aze
zeBG7sniP3KGCHI`rxn`fhi&9TQ=g~1?)kXmC|=#TU`|7OW8M}}r?c2|T&Fo6JYLuB
zRGoy@K6gyo%5pC><XaoAB+7H}STc^)M0qKq+m<9ujOlHD`o$CYr=A4P-<&~Uy}OtK
zzozS$H#Jo)Yz?=y&YN1dU@nhsrYmrvTVNiM`OtHLTzBW*npZ)YY;AgsW%E-$p4_yy
z%fX37q2h^O?Zd;cX*0gn!0*<z>{^Ii!sg-6bV|!Il(tm2lDYNqdGp)ivm4vEjF|2{
z>Ht@6{T@~OM*SXD<2?L!b5HeAz#FX6=~M6SW_`TcL#gsJ&CvQ9r8>8#tjBK5khR`O
z&a7Y28@%W_XpGX&$PHepFBJ4kHd}Be#YflSJFazT{9fgkWc&r%p?e;MH{0kN1k-Ql
zvP6-}L~<$Bf~q&3s?F5k7SM{4O!a@AA?Rn??9~glS#>iT!}IDEEZ_#kbk(E}y>PQ-
zMe-22<Oa|cBAjKV{h34Lqk!|FLQc`5vqwxiW4C~vQM#=4`Jy}&p;V8qFdf4&+R5>M
zfv{(r51}Edhj}M@BDlq=xGn+<5d+fFVzg#7*2FH>a8XtM!5OF;T~U~0uJ>LaR0Z6J
z+OwS4C1_BM_NZbQZ1l=NRc%m>)wZwqbxyA?i$z*9P#<hi$F)*<;+>bKXWF{Z&mdf=
z4T+7WxRMv+$s4dA&5-dMh9Taq*Tr-XK$vKFzt6ztLW9k2y}DEno$=NsS40WTp2M8?
z3GD<Yl~)#H!$7!n(gu(wJMY9$;ZDPr=&W}e&iK#C?V;?K;8Te7J++5p3_ew+yOXaD
zib}%i4cZpwo2rX+rcqoaTvFHei4@-4V5mp4$tPdV)P2_caPjnbtZsH5_g1HCd-`k>
zFJgN^k4m^<pPP5!a=7}EPTSubma^KTRU24&b7ZC_fiD!whYe|-R@2<Z#r4f~tqtt3
zxUn}~hjpIYc6EpKjB6{p!_qiAtcltT63YkKu0Hf`0rOJoRfb$#IrtR*o<Wpzw_mgQ
znH;J<B}UCYuZ58B@8!;54l~o);#R{q(H1|01S}$jctVf&jqV{*QB+(W$u#c%rK=%w
z_*}1al7rd3EXYvTR~rnvy}IT)E0;qim;E~f?KWA{O8lF(4ktCXsf$86W=^i?#Ps=A
zw>DU@oOJS{P(D1yPsQ*(4<B9e8s`R8#`C?88Lx32&-XxPyvB9BY~e_t`D<Lq^F5JC
zuW`l~>yqkrSU{6b*ADd=LR!mn+S$wHXD+sIa+G>^O2T>F<TDt~bNH~jy)Q+`yE)~D
z1oCn+)YcM%S1;{@>fyK`Mfw@JEx4Ih=Q+h+_OWX+lwF^fWZ9qfY>S&dq_p{LuWrRl
zXnOp`My|cRZjRET{~w)!kb8TzxMg0Z@=go6QG{0`q|5XQH-hT*ws6W1fOtES#)7;M
z{Cm1+%rR<bx%LeB{)gK2I62egMjz$oP-%)MHMVHF7la*^LF#EniM`#0(O7j&7&k?i
zmSPDk(|E$XSRqR*TAFrwO+`1dO=sEqv?^=&Y3;n~i{@eHS5sYEBi1zA<}}T|CIg3|
zuD&=lt<r5nT~RzXUJ!|oEx$QKvA469@vyRP@>E98ReTEPvEOH){XmgQ+TUv08uW}&
zH6Y&)v~=Q$d!6-y7(R<&sGGhB-};jSR?0#Aec-esjdvOG`|DEbaT6!ak>wdAJrmmH
zLv9D@X}Y_0w7iDf77O-DA=lF!OT6e4w#i^eVOJUWjoM_rX^vb#=((|2!W<Bttjon&
ztsD@=rdH>rUvaVJy{x)iYjh2$12!1uSC+7y^_;UU{$MoISG7*+OR8ekad|~?Sw*;C
z26CQ6(pm3FI5Z4_IjG{bh3QOQADHI6)7yCLHSqE$GLY)K8`!|h^}3|IK_mPU$O^%c
zRYB3p8)~c}fLwb%8IX@QrmGa{;n(=^U;6N;efSWg?5zKY4{!D1{_l{T>x*CL!x#B*
z^IIU&-hA;F`EdWb`a{0>QlCAS`S3M9{3-)ay`xgDH@P`T)vsyLt3H-6C%_clznj^A
z($DV~%r(k}p4vw~ePeR&dgO15?+n3L`;9c89wVKR>QnqQ(zmojU#PyyG<jAEp&D!i
zVQc!j6y6WXA@ZGY&lHdNaJ_dRR$ahJVzP78{>Bz>`s!=Au?>Jq#0MEctL(WbsTq{K
z2)2cYN;HFnHV#KPA2x&2Q{0qXrb<?1q8d3@;G<j6|D_sd_Ee1poe(@Z_k`d-7}a>0
zzZwh9PpJ(>$=cADFR&Wl)cG!qHMiBxbL(<O2I}5!*V-5P*QF>-F0LhuoKV=&QeFQY
zh1KgBAlJ0z`}k=2G>(IkGf(JiZ$n>AetnJQy_xCEUSCc@eZ8UAtGK*@^#QdsfthQ?
zq#wbe5J~h42=i8^vBvm~_Z5vd@KA~p$32-+j)W5P{)<Yi)7>Kn`uXZ=s!Y@O=L{V_
zqT5(KSHR+_yKNJyKh>=hHk2du`jGEpv1ut4pf1Ct!TysC7Y}<l;yH#164$r)aI{BU
z-=4$$|HO}T({p{ExV~Mc8~7hmv_GDmZO>MOTi-y!heesDN!@7@zF)wbu#!m=TW{wY
z%A>>LTEAvRoVRqFIM1M&IM@D7oM+HXobLim{D1pFFW&O4=|_5op{6&L<weyTxh9t_
zQN!OFHN3{xGnCh-RP8~i1XUIKVlCY>+yf<$7xAH5zuu_vnDiI<T1nSn*XS3891Zin
zLPGZd3zw$TmE%&^(pbGe=%%hm)QMHdZ!@r{HCP;|hmdj&b~2Vy@dB*8GSeh;AA@|J
zZY$ozR-K+m-5i*hLoD}M+5g5$%5{Env>ZJp8V^r__A=hF{(`g_)gT_J&z73Ct4j7{
z(9qKc$tG<q^<nO*njYz&f$$!K@U5OYuJRbD)4B0pZu?@#Rj-|w94D7;1z91OQ};9t
z^WtCgHuY$VMIM`eU$-Sp(wH^{7&E{8h1VVB%`@k6e?-s5Xo=a7gb$4|^{VFyf673L
z4<pNmq|rpJ;?sOMAAsh-Z&H4gLa#s2Xp2`2E2M8)Z15xQ-y8OyCJ)>z#)tBd{vki^
z%kN>IFXV1>lm2BN&fU>wJa-41ICleUe2h18;Kzb-Q##ipxjvs<56VYzrt}A&u-$G#
z7UmUghKVLxQ8eYu6mE%bfG5JWC{)FNI)TBX$!2=K5;pPw)J^<fPGCIhbpvvc6)lTb
zMh2#oEzu41Hp;d*rL7#t8#9xYtVu1w!IdtScl0zd=f_e0rD>^c`N2?4eTnB%_yuaX
zluYmR?p3);!+cXOT`nwZYG_<E`4wcC>`W5<)@QE4>V9hu42(r1ex`2f?qW*yST3gI
zbI(J%(!XaY?snbpltfC4YRY*}bqPKK!X|q_S{Al=(P%;sXx-OyA9qm|KK!>j1L=o`
zLEqwO54{yPsHCm|=}NQ3AcL?~ms+lBdb{iR?yV4t>1kE7(lBN3btMPZ-kRuzE_F|1
zYI9ALV`}r%<}CgC4~HkqXSz%%EdNz_8z1eY!*pk*Xf6Np3|i|l3V*B4kDnxAC*;OS
zXf8evL;if|JLYL39Nx=MzgCaKM~cStp4S@qTUzZLrN~z^a%&=Ao~M)H8pBe)*5p*X
z-osv2@m&V;7K40{Cg-Q-#zmWFwPAx$W83{8S1)LI)X4l)wj+*og(sl@)At|~=d!5A
z&jCJIvzIm{caBm>z5*{qv|&^3?OwL{(vXhqxzxai3MbA1rit^@6((-($7lL?eeqxU
z@KHw3!t@9FaBgBW`A_iS$NTW853ljzjXr#~52qv2`R$YJ(8^zc-jW@fT3+Ft=u=m3
z+M!V{R-ML82X~*|wL+V7KO7mZtf+{DV`Y^UnO4Vnsz6Kkh3-0e@Uy%U+XVR8+PW0W
zOLWA%ZC+DT*QVb(N_SOq>{`XGYSBzqY%XVhrALGF8|TA%MT+&R**Cwnqla`9gCgkH
zi^OTY8s8VXW4yjaT*qsi*8Q{|h)lr^1yiy8gohMUC!dM0&6(XRnGf;lW4I3=>BA54
z;Ya!K0t5e<c7}8eJiK03F*~Jd5<NkYQL)8(ze;IQc{DOA1JyoM3m!JkX1ykZH~H~7
zO)c$h4|(;#!t%SGdNt4z`s)mQ&C1w~ZvOhUtH!xT_YzElCF?B}%)U5Y!f|)<(MoM*
zxDdxUcR}97Nlz(H1YPoe=7dZ;DWsc@beX=%ahCRM^)*wYY7ojD<(b+Jzn!4jf1qoJ
zZ3o}^!F`QfKyd|-(A-kb+nF>eCHugTv_Ll;`DQK*Q*3N{1H6(Qg{o;f3Vn4fU(P+H
z>rB!{=giK#ECZ#!RF{<AxOvXhx~6t)H*0HeZEQUx1GT<_nu|au=>}VmJJZ6kds2#?
zFigE4fR)#!{UJ9s!LB12==cFxt+F<MG4pv>Nje4TyMkFv@7vy(9u%ls7|sQ0@-7bj
z)fa4I_0<!Xj2J}WS#J;fab#h}uR`Z!;)ffSJHRs;??Q>D4CTK|6<=okH{GDC8|xYt
zbE9=~6G&XA<-ZR%AH9ev(8oUf6CZwrAutPkG;mggR=`vrUhTtA^U<3hWxCd1iv^ct
zsKse+KhIixNt>HoEttkds6q&Z7%7~&S`a}P9|~Ngzpt!^wCY=%>dY24OI2o2|087X
z@_ANg&%JE<@jEh*br@C~)ZL5zH19a{vYGaSex$OLvftw6$(@Svr!wUEyg~M;U&muF
z24%XIGTqSei{5LX(t@W!lkPRp%SH)lA@x2BXfP~blV15yCw|IerE0nUb?`5Q)Ot6U
z`F*XC#`vyID?!%#3@*5kEK%=?Ww#R%&PN;Se_AkEY82yc-7?*!p^`}W2V~`@kT5ZY
zz{!1;lgw&>9*HRvi-xP^=U&25o^&YX1h!``wz$hMus3xVP_K?@O^R1eN!{U`@TunI
ze%#q*Ln5PdmDl~I>s-wnhgpBbNl(Qc4|$V4OQLiA#!wjPED$kBE8P6R)$IB#8E4Hb
z07pu~9GLpj23=)AF$y>za^U5F2P)LVNBi)D4E#}j95dzS5!`RNcZ%8*7msYABzUyg
z<BV!xvBvxG<9zt>KK$oCe4-Bz`*416Sm$4@n};`bRJ#JXH7A|ftTX8U;W-#y_!h6K
z$;VQ~=NX7kGYapWg;C$*k{hUYWuRSS)c?1-Kf>}xWJadFUbP0*LAo_p)1^)R0+}WE
z!+Hd0i_Z-**2;l~k=E&vn_k`FcSxreq`n<V*zU7NxyjD_3NmqXr{qPtMa#LB{9q=3
zx$iDUWYEwGqiU=~i<VWxFF~eXf3n4?hJ=TED?k`rO~NLkOeec;F*Nm|&eS{Z8l4`>
zAn+fRDay9+T%zOPhH;D}7lSfg$1%rs(p)rrPg}8a^4>eyPeEUZ_@12nAj8Qw>kVdf
zp?p;Y&l#yMEec1fGRQv7Q1($~JHW0w*$y%t#+z<v+ncx6yH__O``sBb{)?fsC;dvx
zUz9;<`Wp^Z+Pk_fsH;VJnv1$hET|;fLd?jJ#@b=v8+47k>x^^&;S9o?Yuz_^jhII$
z`(&Vs88(*h<){t-=VMGWGz0D42CX;4jI`vb<L{-QWQWra<zm7m4G&tpBaf?A{vP~O
zBw!ltx%D0vjq5j;8t1~2nVt(vCjS4(d+#W@ilcq_&g`xd5{L`}j1W0*5W&Va8)kNQ
z&}?9KR$2jOw5wf-1xYJ5AVd^72MYlX*e06r8eXu$fCDcevPmXmFbFKbBuN-B*?iB_
zx9i@TJA3;*zw<laAK&@rAnw+^UES5y)z#hA)z#4eH#9Wq?=&=NI2!PUh9~`<h9?d0
z1ekIr^w1Eczta$<VKMkfdK#kicN(HJOhc50X^7IW7>p#pv+!Nhb9Mxd255OSlHX$y
znAdbkdCQ|6p?V2gHcopS1<vxvj_^vc_MoaY+q^FWzZTy|(;f{LpEWyBI+7VwvhM&b
zZcw31K7YcHX=+fJE2iLvLcW@Img4De*c)GpWU{r&<hba_bR0*fN-9E&WuAI2`4U^i
z(sZ-Tn)>%J1n6@kmnL^bDt3!sM+jhCDe6M0)y;sJgfP=bZx|u0#em1zH9n8CYxv#>
z%;W6(`-2gf$JzCF9%t7ukF#r-$JsT^<Lm;H{%9cWE)Xx@sWdop0wt(F=QtYX4VoJ6
zj^NWYqrdZpO%2oLDKP1Y-e9sUlHaK+J?T3w0-qj%8A)04XL_0-G|Yh20<(NQ_h<Sm
z@m=#H8kqYUh0pY~Vo834Z;asoSLFL|BJeE=?uvH%8X8yPy1m>{#BTpLnPru%o4DEb
zYHW{5dN;GO_))%#oWZzxl1n$hvP28?TP0b9eK;C_S#Js4BPVT0nC!>o(sikUk_^N3
z*r1|mLm42M0qwT!x%8$E+-8M)fULoL@|CWT1}CurEe`_6eiLZ~w!>K{tauS8KF6gI
zAASQ(iuMdT564gq(+xli3xmvQ_{j*&pmG|YZUQ>}vw*d*ZlT5y3gZ;O8lP?j8lOSd
zG(N{*ot|T`hIfwOpA&%@1Wo5pHw6tdNSQA0ZuPxUtOiC>x)|U!2i6ylKC%W$de@UK
z#cIa;(?v19nZV65C<cyKyvVt8@%6ECgqwo>>`hbdCZzR{Hk`>#x3<QjCcSf5E`ID%
zUxy-Cb&~_<c!e`T=HK@0`rLt$MZ+fnIc{pF5Aw3vHwJH{?u5CoqMMPfqq-TkjHKtj
zi%!3FB>lFL^xT)x>8C}~?-)tXeH)#Amq_~EBkA{yq~9x&zA}=Y`#$(D=!P|s^!rEB
z^W2u^*Y_gu0TK8>z?y%x5x6b_*DH8C(edd;y_rSzBST9!u`L^hlsN;N&8z`d)=Dhc
zl4nE|!tw}Q4XH<ALCs%{!0$xh4otUn%{$ff>rW!}6#5n%!RyG+0I9_tG8_dsQ1VBq
zC#i3!4)}pg2Rrg@?U~qaP*!wb&C$|pSw2r*<18<oMjngBPkPU@Su7E^gk7)NWn=DD
zJl-x?#G%4%A3I9wP*}m1liB7gnEv`GaEtqEUvei<##W8q5|>c&LDnTBa9ISVZBWZ!
zw7+i>`5x`xQzGA^{dsESd$j-V6!{+QuX{wkNBd`0<ol_BwG?uWr|TD;(|r_4|8XS!
zSCQ|Gysq<OEE!!M1BdAE8$`Zu82P?s<oi~U?^7f2PLcGxM85ACfome^_m99oh`{v<
zeq06*1gyfaF}Sp0ptp}3igDA(gP=nATZeyjGF$U)Pn<jY%g2k5K`j!DwtU>vX26c$
zDYmwby2dn*G3*M&VvQjN>!f!BGUQJ*#@7+$^i2f*R>9ZGw9uMc>Cn9m%Cf!EJi~<{
z4hgC5dVvsGII#cNs>;gBCPQRJ5Weg<>rlnM$YWL_D}R**X)urISd73T@xH+cPw%75
z5C@UKp2%3vrH)eJMEFlWgA9iri%?xfV-M~8>mv~<)KoXB9&n(ngBR^=Fo@%0oY^bq
z%*(uKswl3Mw=aUrBXC90O)1P#U&TOJM|CGm#|8e_*o5`j8N!wR=is|On85GVk?-QT
z!u*~V?|6<BMriZ1+tUST@P=lW$J;~bH~cY=KZ`&y4|BOeTO&tiD>vq;1xjyBq-3Nr
z&JVdlBlbcIxzy|{9r)Lxg{16Nk*2NYMm{S&TGR3zp9tjl1EO&t*LwbbZE*F0+;GyY
z&-hWepMxYwUW8v!J#0(8q@*1g9#M^%rp{a)ouU#YRSRbVbg`1EG1omPZ}^eTYa>;y
zNja*@BZ@-aXWFdYVD=I09>O6GQuGBdBxOHE%6q|Bk8S9JYmI!k6#`aZ=ST&n(>@&6
zR^+!-;1f|Ej0|LM{a{d{Aug=rRP#iuStlWzInvbhAx4Ng#;{piQu9!CtgjkjL~sj*
zxr-N!4DsJfCAhxZ20c&doys5UOZZeD4B+!3Fvl<cB>lb-SjS?R9^v0U^$z|q2(a+)
zd%?hl@Sh`nL&N!{i~E+BaL;#bs{qxjEfwPNCkAVQ#b7M37>ETHgD~MI<RnPCZjzx_
z_pea$Kk)fr8IkaIQPb%|MM)G*XPYYjRnib)BfhK{d6O(0?5ePL;BUYz4jUq4D^4pz
zWcZ{17#9|DVBs?(kqPfjo3r?r2|NSeZ;%0Fh`w(AX0zW8=k<!;|Nq@~Gy99as+#aF
zKEZ}}glVAVk3vOQA8aMOyZ<@(9vwjR0P&4DN}27Us(mRowZISeheDpuQu*#J!pfWX
zxb`S7X{_)dV{xxZc<-r<sC$mGP2%?w-}#A21ZD(ifrmuc3s`mKGObMr16DYrq;R3S
zqR6Fs>FAPH^-(N-()*h#{6=xu=k5XH#PR9JEPT$9#hEILZ$#M{?^T{9F_-0(?uvzD
z(?EnhwMtc!eT@p9FH2J%mhHfyuD0}14$3B~tdEtYXb<qR4y1#X(w{DUkB)ZP^vraY
z9^p2DdFrXbM1>jC7S%4FgjW<JZ_vY@xr#=1a}O(_Ak;&hDhKjzAH}=3WERSS!~~$g
zAC<o>$xUP{>3yo$cag{zj=S=Ly7s|=;eojW3r2t+H;jE|siCK1PU;g(p&Pmv5Aoy}
zotQ@FXu|t}-!n{CIY=ld)}uA9!SGeZkL$(Nh4^M~%(xgG+*y~+H0~cuMABmfcj=#h
z7Xh@RF{15|1EbTQ^d>6QC8P1b>K6`d>TD_a0x8%yVAgPnbs12Lmsnw^dQG8H5Z(fX
zq(yYj+X}uz7@Kdl@s|8UI;CnObpPQ5l|RYve>*q#|K>Tk4MkZua-RXGJ->?OX_==z
zwHL`umwL_|Icb}j&J`Lub2$WIc6k`CQ0=-_#u!97!D*pp&I{vuL`JQ->t*p0lpY>E
z_*HBTlHQM1+5eJVTmNREyBugb%t%?F3vsNf*?~0M3O1X051CAwdzxzs^jO%@fxDH$
zJyM1><HBh|O=sKgcOb7a(&fw7uf;eKhV;Ztx~Fe&D`XJI=`Ad$d6fQO(c(Cm+m1ms
z-xzO7EGt^T&X=xXMna5;cImO&L3%;8&kjZHQ+=lctw*sdxJZr1t^EO*TOu}vdFpXz
zSA}|*Xc=m`z=voBuxr7I@c3D%DmGMR98UVRPZ8lt^?i)=m=bqEOjepo8&nSBCcFnD
z3Mslki{7}{uDD1A77a#wMCALz2z+z|J~jfM5P?sNz&a2!%fB%4UHcDC7oPjkC+yud
z@w2w1_k`lcogsDuc1pS8?#QG|j}L|8@;wUsp`cd=lda129I~=V;cga4Cl-}eh3gz>
zItbCXqVSf?>|QX^*GxrO+zrFE*gKYOvbGZEAc4jCM__Tz5m=mY2;ZiLK*adqMj^dp
ziif~(E_8;fDO+$?wI=%?ndt_zk<`GFMdse4+E^|myk4c1wl8J8Go<Z8Mb74dI%I5X
zc${Wh3tg_6<$0=ye<|wFk0DuIkUDT@y&MZ9aROTs+(iLjYn1_+!Dx`|*HrAmtswpY
zmOZefJ$=#R+Pc{)gLS}d5W%IYp@KA%DvEtAzJ{tMY?3;Q%~Gjav;)$6vU2D_u=2J=
z)%btYz(DWb4q|>_vtu}v)iS>{@!5Tol}`|jyi*lHa{?o8(i^J?Izf6v0~RgWYVPAu
zw8HpyVLe`saB~|aTE_}k{1p&b!@2f_$ju^|r&ix9m1KlrB=R#-g@)!P*Qw=$6=F>=
zq<1uQ(6$y=+M$Z}-K5I!K|~|oUQ*?7lo+SbC_sM)%;No~On4tD_`HA?7`&%DX!#2=
z;E$R7QTh|cy8_k*TpDn4TyENcMe@=OX@i7!lEDlKpj({~w5#+l=^6!Wx|SNgM589W
zg34@{V)d4#AQY>&Frd%d5%ng%j-tNAmr-ExT@=`*?!FO*6pTpY5PhNWp@W&z)d<xl
zQ(|lP=;HdO7L^=rAE#ecejCxT<`Ppx%+9p7Im+x+5;#>l@KF-V*zAX14fNvu(D0Pi
zu?n3n9NiB*9p9Nmge<xrNFOi#UHf=3zuWMUToHT*z|ipTBJk}B{z^DO?Z(w!y7fn>
zO5A8e_b&dVD8|;{E5a{`ZemvA3uVqwZS3IfF{(W$i9j2>M|LKI+2sG*flN;h{#bm!
z2m_563@z_+%bvu3W)TBb){mj4zk7i{>!vS2aeoMhhlJIqT=6%_HhjLhnts`FocmCf
z$VS^vDbqQlui4QY@NBPk)StJqNj1VVrn3K5d9nlbE+5md?n%*P`RcZ`YoX8ew3PQN
zQ6T0}XLd%vqp;T$-t{7JJwj&{oquc!^VGw}or=z<WJ|;B{hki2V$Zcu)9Hha>q+fk
z<*Z`uMj!9S7;~xAj!nc1-bfaut4q4Q32hJ@P2;#-izK62TDMiBZs0K7SeMBT#a6eh
zh=!%3btrQ!fJ?N8luS&Pkq;h%2r5DyAIIn0R1-ZXD@l8=cE0O34$S2W^JB&9>R}+o
z@p=*&jURa%<@GF?Ti7Ez^~NunxfK&1j*`zPJ;2=bGAoEq)6?02snSdw_<)itRriux
z(z_#)o9?>L6mhibkrJXr29w^ciZ9PAzSOY&<M<M_IE_~_7<eD}r$D-9a@JG}CXP1T
zjgY(ek--}ZL%Db|5w{D7D^=QI!;{TXx8(&9mfRJEmC&&PT=z_$CepQNs4#yqZvuD<
z^(fxykr`RSTVqR-$N>-7l4NH`U~a%ar?@<Q(81;CUWVp!UKUNE9Y(CcJdzbRCTwGS
zJ1sH6b$%QPx!H~wQ`~DR7T-`(Qi^*A%6y2c?CH2P55ih{Dk~J$7a}d8k1gC0=EZ2~
z2#TD|Zs4Hfe^g!%ip=<}WF|R<x*r0&Sm%b}F8-;oDFZvBR;;mf@m&EkiNJdUX2k{O
z*+&i2cB1j=$}QjL%SeDr1~REtpejy&erK63@>6d23PgScz6_*Ilcrx1UiM}~tk$52
zxTbHlO}`G6`9aY*5m=_`fnJNxqm2{VGIg|Y-Ksu6u6F_0#j+Fbggz4Cx<2W~Ryc|*
z!%w)(i(v)cMFtoyYq|SE9}5$RoRVH#VkoVrs~o-+dbO0){{Yy<QWBcf-;B`vFTlE$
zKLN}nLT>`4u|R=&$(n{YjlevCtG{z7(D~n@zCSE>&&3P6m-Y=77L6<{%v;bsp9{<4
z1z9NN<0JHQb*kyjMPMEt)aCy)^8IHK_*W`@t!T<lbK^8FC;KxfE1qGBBp}iUF!>Ws
zy^dn}N??ZH(VSVM;O~prTDi;mG0@^ywTQH&in~!1jomMz<JSa-2u&s(mb4+k<%$?{
zZ?1?>DQN&vc<>qaQG;sn;F(l&cd3RS)J%*u?7X!=8?E<gV@;i)_ZMAl^#`EG_5Jm2
z-=72$4wsp&tfd;8<^r|2y<}uddgm$zvZt<%wAcHpVxP;(2upp2qcpc?#@jy<-U7v?
zt%5m=i4J=$XhKou$ETic>&tNxqGPe$lUYQMsA3%}vxP+9mQ0;WZw%RO=Vgk7U$f24
z)AEGH8{-ue&zjG~B!@rI$pSO#((a>anA8EFrdY#-Hu%*MzH)z8%RSsJis1DORbfA&
zaFQ?5Z#DwVECr@(9R3SnS~+z3*%A2E2uz#1PJclJrp;Y{|1DtrXUhA7>`YL^j8e$f
zb#(aKJ?WgwZt@3aVRLy@x*XTpc3!Z9Ln`F@KyqMM+QS(BWC^#-fql1Mu%Z8n*bz3%
zrBqxmYf&TY4<!q-AoPah)s0U&sCZD-|DK@!44{GkFhBd!fqRLPsE<S^&z(2F(91hv
z-?D^@DR{B9yjDPJWLIfpl)jH(_7BhVF`sc@R@o{ObGnSv#jTD}`+E+m|D<aCaB&V2
zcmz3Y=g5I$C4X%9;AYS+6Q(m)hb=pJ3{^VNW$I4!%VcW45dPZl0f~NB%$|~db`asQ
ztjI6wFflQh1y7BMuV0Jwqv>&4$N6Jnd&szMM>CkFxrD4LJz5(ME3c?FrcSy})%|19
zgczc7`EO&ZT;^@)6Je+rmeGWRqVYsASA5d2#7gtWr&hmTC?d`i!%|aY<#P_42TV?W
z#qSpzm^FxIxGPYL1Pn>Z!qNe!linP_{E=fj39T~k%$X<|rCV$=d?ma`6|H30pkf%|
zixhmhWM9OJs)HQWqLvow&XAsC?Gd@ITO62|Snjf3{|cE{^{fMDrC*rg#Y%0B3y+CH
z+v3`38b{+=?>JTC@v?oz$g14zY|pjj+Zx)kXF4*_bM-Ak%B!g-;tIV~)pnieW<49v
za`sa^R*GAE!h2tFnT<9DRbYnX9pSA3Gl{^{0JD|?(;Bbg9|6$#ytGKe3nDQ0v-S5S
z5t#eg`upzy<3CfrC&J#+eQf){lD@$_DjGL}Ojh%>;NB2Xr*)~)9oBGOeP4t}AAlgu
z6Q1%En#i-4)Vyu1T#qS5`7y<2rdt_4v*8Ly!~U6h+NwSz4IA_y&alsRU?&y!DKanZ
z$<Kftpt-Kqc_C9u)wfo7Ob^j~x}|+Q%B1Q>9ZkcWsrITq<4gQRI0y@)P7+n_$L5;J
ziE%B`l1w(R4$3wIFn`SF0HNJZd^<Yp<6YU|2kc`S)NqqWs_ndIr$JS_P87Zw>ozH=
z^QDO`Q4r6%eMRE&lRAF`n6C))yPi5xIQBy+`nxzX3x2Em&h+gHW`4&jD*2t^$#s4g
zM84CkA>Wz)CkkeMdW`1xwUO@`B}e>z1z^dK`1eG<->beeJ<W5Hp70|P_;Cd@KYhZH
z>A959_*_b8_)P@|!I2>=W``i(zp$@RHwDc{{U;6sa*&9{oo*V>Z>};Kq^PoK4aueH
zEyw5@ERjDxb)e39D4joPy<1fem@SeU^g8GLK=rEO>Sc-xN^*URX^bi~buaA0%8yg0
zIPZs_`osj(Fb0?Ks!b|a#G87?;)&zU87jM^R0c-LO5Z8vSfCa!ZN*nSX`)1EzFea;
z0bBKk2z*Bb{<DG~lD^mjhq}URC9M$}rV6&1*cv;D;_8R-ws&OiFl|zCg9BJ#e%#M%
z4r*$AR_Z(JQa_I^v#jV`*pZ^+Op9k48Ct=TWF;r0wN^EEN{Zys`@z9RSfJhoYVnvI
z&Qw1JbNCaX(?K(*$jT<4X-Vg*3)EkoC1glLCA@W!yr$Zfxa7@UN?jI%;AohU)&#yw
z#yVOPIpyIqyoAN&cXhVvM_-Alqi12=@bF-N&&Y7!&^f3>aqIc~;2LWKHMA4n*}}X|
zs4B>emq&2H+|kx}M+rm1cDY%#%ZoDYG~sgDEF86p$?!2*>>OKc4t04*FwtFV5b-vb
z<qW>Kx5!L7>7A|0Wbfcn05U`xVMM_jOU@=HE=BYnM{PDxJ>nRdL)a<4nc-LVmSFpg
zrE-jJEocw%&qUA);A(xRIl%E*NnXO&GBaNgL0P6J*rAKM@68l%)Jl3+D=~RP=EsNt
zo;J*dA3924jZY3P@B6<$hqDK%#*dBBC%(+Zv$?v?RHp5k*vcop+ZEkUiA4IbJ7-`f
zm}xEbXbz{JG!P2`l#UauoQZUt6M=uDx^!Tk*KJ<iQ$ni9V#0eYQd+Mfou!|z;Ok{f
zku{D#U`{Q`Uc?~j^(*u#f*u^AF<X<Rc4LVbkt~`0{GV=1{@+~AvXS&W*49K;<`I=*
zB^~lnJ0Os6@1T{)T4^;MDfuz!OBsey$3^hng{t|;oAYcrB70(QXl~`{XDtzgb>4JW
zVmDw}?8g^I(i7I{>C_|Xj}}^bFc_KDMnk@I`!Q_LbCrhqN^rw^RL^tNgGYUJJqT;M
z4pnrq9z1TU(-YR|uTklj$XMJkZ$9TwH1AP!%U1cY4NhNye6`mvue<yQ+DiCAcouq;
zz!ys$JBNBq2qi=&+!c9SHkc<YI`)1G_<H#y2krj<=ld<rkP*n7BZv2Q0Y_QVeWlzp
zT%`1~Mfsy7zfr6%V71M+L3?gnf-VDC(z{%tvlHrrx^u)vD86P0yp?UMOZ}}Rzfjm2
zC`iZ&ZlB?$I|Z8H(*q7v#w-!k#Zt6?#>^a+9voRbOnp+k#S;1uj#w=(TPzGm$sZ3-
zaZBaj7Uo43gz5RrpTKhOy}&Xc3oP5<2iW|^*il5jGn^%VQXa!U3cN&yMYHP`?0Mth
zOl#APs8cNx%Fx`P43IUJMz(I7^jF#kYO1@=w|HZL%f8jD@ah5cN4%6sg&pCteh|eq
zu}zWiUPKiI{T68oEQ@*ux(9m;?de>mEwz&azsW~8#n%Rlla{uQ%*U}<Nw3pt2ohZ>
z9idRDuj@$jfL^*#;4CJhMhwi3pxvdGN|p63h0R^19U&Cl&D5~FP&61FOlo`wld+DX
zUsvq9F2qgM!O5~vpUIcHZigN4euc{pNK=`x{!?KBqL_mPxw_Vl#&mADgpx2f`nd`=
zbJG{QJv;iG(l^?=?95jw*1Rbsael{P-b_v}0!g(fSN3=GMX~xyEV}w1tVH@r*><H!
zSM9snW<wURnGfpSC$TY}Y~CI4<d4EZPyA^<7{J>X!DEWzNRbm46n)3pYb9*_9<@?M
ztx{1dRMg58wJJreMo}wK)G8FU>d+yaKfk`XIxzw>7_I)UEsKrCTUj%)fypgUG?#1X
zpiiGaAyaUF9O{H6wl#IVL-2kb5j@8J67t@aE@3V;_OAxop(L+x@^+4o8dUwf2>cf%
zk8HX(BJej#!uXx8Yy6Rw^Mn?jU8FG~)s&9cWJzyRB_@lt>|^!biQ^&ZgE=JCBKJ`C
z!-dHQMU*AIHAQg3JB4K7CyjigqWmB+&varG=lumdFwXUHcn(F36iM&=2>VY)Mx<Oa
zK0gBgBm!Tl;J(o}&=I&TSJ#yOx}@Pk9r{OAy+=d^`%4!r!~ILG9q11$Uf-h!yZuu$
zx%*Iy3b6zx)5h>-!2GeYKa|mm`bj+O+dA`?I?B~21UCu{O@5FSWYbZC8tPj*Mo7^V
zHJO8ulyyNLf(wDMlBY7cf0SevvTu@V#3eo7G4<R6y9)JfbvYaX;$2#WRNJgpj0Bmc
zWJyLsRl++)WkjmZQSgW!1%yF7Y?zywPHkV3X-J(uH@TklgkZCUrwPt=VADrU7<H<U
z5Q%SZW<zbrq!uY<6{2r4(RYlu1l@z?)>KQ~_kqanQDG)`o_9*H?UMA~QVbwN82Oy9
z*i6?6H6k&7$XnD5CktE?j^kC8#szIXt8NA+45>;~W~GB4Z<87Lk%B7&WPi5Xu%LTr
z=tUsM+0j0=CDRz27e3hCpUR)bmI}e}3pJ&N9?$40CfpS@8W+{J8=9xydaqR#ZV;Ny
z3=6l$bN9Z~c_0*@O%?JY+4=3kX{^Nq{fma{dV2@^hKAO6RC*_<DE?@(To9>r)lXx|
zPIwCqn$PMfTDNfnqbQ`+q>@~uPbIw$ML$JoM>W8GCQ8Hj&$raU=Z1^=Vm^jh-5Zfc
z?L7am^enEqFm)`n<x=U~$tAgkjAbZC{wPUDiuSXyIXXsqj4*NJjuWPT+lo<`I<(fU
zsZL!9yjtWv+7hFZh2qC@XGYqi`X{jjC%i>Io<ZC)f>?98193nhZXq=dRwd~UT!ND3
z@wQ^V3#Ss^cNKoC$gi1N)9MWeCs&8PMX~t>DSQd{)w|~&)i>PHe_UVlRVX};&ATe`
z4bEZNK0BQOJmRQctf<~xq$8+xTe_v{6$f@oVTZ?bB^nPaJtr1B=?$t%ZxnD0E|TIB
zcbfzGYg;1<$T`yEt*t3Is@#PPiZ|;*17TWaz%KU_z<k9F316w;cce)$rr_$p83-4P
zef*AD^b4s4&S=BQv9?K=--L)D?h`*@NO*L*<d2A(Nt3Ye2X}s!+K<ET&$ESs&1$@<
zs`*-|NwC3c7LRn<uqn(_YvlPVt8F4R*mp%NB0Q0N5=;#?728B0R2_2%2No=#moYcl
zMlU?!b*Vh|7A^#NKrm}~<wP8|-ZVHgn3O~5)ph1!R&6Z3a!NXK(%Vo~d#G4tWw;Yr
z3(7`QSy}-E^9S1p_q)VF?2xMJCP6<ygLD3a69KbJ$Dgph|E#EGduw(7SeO~sBOU%a
z>+TXt!pv@sWTqGR&q*JUPG&d6Uqyb!eN6I0U~naTB<^Csd_~cIS~@MJC1!(N8aGpt
zVc2OeRjgu$D^!MruTb!nLU6Gj&He)U$LY~slpZ}YBJ%q$FX5aBO~M;igl#;UxbDL#
z7wgU+pJ7i+cn#*Q&zHcUR%Bhu>=lci^tMp5hohwMaC-|ot}Yud4@B_CMtNT}M1QZ{
zwr{?`!LF~>=-wg)TSMS%b7-*CT`!c5zp8@ScslmV!4c+v_s6mI$GXU`fT_Vo(%ad2
z5XUl)C64Q~<^;vNrBVeEMZ|q;+3$Hr$!S$`y_9V3n1$mCCTgW&*rfVN?}$kCc^rg4
zw!?P<vnHxhIXRYsq<4zKDwimdnba7d(6A*V)3U&PoA7?GP@a}5Gis>JmxuNPc3c;k
zV!H^>*|kZP?TyS_I&NG-ti*IocoQR4-Yf!Z`#vRNTIBmK5qPf%ToZvAh@U^Ql=*!(
z0)H<8)A%mwCrVeaDm;~$8Na+vct`k{rl@U&Emj7(e4SXr7EvB>pinY6tXsZn0|(a0
zsu{-woAJYgoTRep#o~W*a1C@taG5+A!W}(*+b<b(GxB7%{Qi$1&yk*{l01d_;y{^Q
zB2LC*gFC4>zE{b*$BENnR-EXy@t9!uNO*4?lg*#$-~shNf221!7{JTbOsE?!Fl++z
z3{`H@3`K$&Si&{cRrI}%qxwgR>PJOT0-c#X$AS8l(wVK=W2eFR>*&yMG<?U>uVm(9
z;hUzvn)~>1^dGM1e?+jY;`Z-nTwGGN7#<Ve<EoobY7SAf5I!aXYZHHoes0NCZc$Q}
zNEb{lDzB5pppSd!=Pq9A0nOj8qbPgcK=1QrpN99&@6EQgKawQzY59sqPJ!hF)bDMT
z<h#K8pm^eo`8xP+$>IqsewXb)`7ZEf$d}(``%b<KEZ=22PreJx@8hL`bo17XcQkK7
zHSfbR0jC8jJgx)P<X-vHQItP+tsrQQ45}@;s?8mZHb&u|7*U4#mRz-K`aMqJ9v@C%
z&9$7Jm8ik{j)D(UlDUi6h=TxDxU0P-{}-Ug%~y|A>V&PvO<S^(JorMg3nmBc-6KPN
z@khQA-fY7_AAK)zDGku;v9upzeE(8wj);H4`<}|8MJS;4hMV^c1K&1tnu8ykD}F2#
zJ;lulo*Qe<%y6JiQM@=xrqaF%G1s?n;F#{71%2Ekj#DuQS{dZIpf`nbdL)_%nC)$|
z(mB_dc$pG|4@HEyV_NO+n2swUJ)Bv+scOw;WK>fA*o-&JIVgIw9$1oza2|KdE2RIp
z?B$J}*=$8gMnVmi1`%pbSMUj1z<Cua1^m5|%tETV6!IQYm3*!<P0O~W*gW-Ex0zpk
zQ~$+MqAa_HU|V_^$i?mGlTYWI(-a@*jI#>u%2#COSZP=478*QxcD=Ksbk-u=NO~=*
zUD-BgDof`Tvf9q3Qw&CR6v!&xlM+v~F+~BXna>8;h9hrC7U7KnvnYXUBJd9*>FXok
z=S05GQ}B01Ar~2gP6D;HC^6is3u}Fh?F>FONlzPxmdU8*dtSV4vl-3AurspfkJ%JN
zp%m-&`p)c(_!Udidsy*5xPeLT((TH-dc-4s;imL^q~+P8!<MJ3f1DH^rb^y9=+V9^
ztDl`uZ|%U{Qi=Uhf@_Au2Hf2=GVdkeQh>!<?`XT+senw(wY=vHbEQnUO2YS<?IE6O
zn~H3t3Fq|s(s{W|h4b0!|3MlGWtrUxI!)~a@njNzB6RfT7NP7Bp$P_n_H1Xzjj@$Z
z7-5p!n#5W{emD3!)CBP?ou`G$f@eh}gLi~$Cai8%VLB>Yx=kM9((g!c7fSW9k#l<q
z!6M~|*W{xF)nBgQ*JMG@NJzXT+j;I)75-vCI4#2%x-f?+RsJF2`r`YGgy%8^NOi#O
zxh1L)Hv>3El}t54H!aE!Tl8}^3hE;vPdM_62CP0GS+WS`H(NTsIbbrlo5_ajHdC;7
zLhq+W5IMPBrZ~y3zXwesScEy<lxzt<2bhh|VhFz;Nly<;jsMRGye<NN8iBuzz!hMV
z&X3buP0zM~H9ef(>hHI!@9m=4!uUV3)5P6`;&IAvcXsowK@xwoOSDK9)Qz$YjWd6#
zwp^+CGZY;je&ml_n<yR5_b_N+z;APqpw##tW}u@oJst==j|xI+lOUdT=8sQ(j_Ee@
zHf*o|fFJykl9e)Ii{X_c_6sGP@Vg;LY&~<~h`kz|5oQNLb+g@z=$FgMbX;E;wA7La
z3K4}u@|i3|1=_5!s<OGHhQgYJ*Wp*l)M$DMGK?$nlfi_ieJ~D`NkT(2;tXa|OJfU7
zdN-*;Ulm;tP~1GQu&*~3JK-Isuy-#Zxv{E>RuRi1^9<))2~S@GUn3p8V|XytH?IL`
zwa8mWnb4mt;hi1fxpwdF6&gBm8<Y6!(X3oNN0N0qY#i*8_(=nD)*%gOv<9S1_u9WH
z_+oKf2-wv=h^=&N-t_e?8gx`#-)~YW6bG3!R#i7TkUM>X4aL<my~U_gbxH|RIPB2I
z$)8m7G9NVXi_+@cK$9+9*<F&G2x`*1Q!(uc>BGj;9QOjX0<rkSK^T}Qdg9<#a9eZt
zcM<Nt9D#qSxX;$P8L)1xhZI~VK6o}}D^JGz&XO&la4Hxe!WB+oHa59U(u}BbZO@7c
zglv6MEXzYxYf%8ri~Nzi^LoWex}xaT10GS{!ld$BhVYaK9KF<So5=V7(@Wl}BKXw`
zUfi>dp?CAqe4bh|tusqxBHVTwQ8K}%VSrfvMB*4AR^T_}n99QLV+-BKAaXf3{>d?p
zF67wRy<s%28EVL3&V-qn<lGs78QVsGAML!q{@#Q1T8QRG@Q+a611rx_;)~roz^#*F
zmv~VxaC)`17MFMt7`mvlE<7sCpF|ZBn0G*J9SBtQn*YxVl&>^4;3R|h$9C}k*rv)i
zN(3oXE`PTyVe|f4Pf|j|9OoPHdxc4JpqpG}7D0UZz^)Sb2t4JW;&MgB2Qts0yEPYb
z5+@^mw-Z}eDub<LJm!H&+*32(QSfAnqNROA21S_b(_Mw@9cYjHSf<K<kWrxn{=SDf
zknT`Of0aJj-#fE!QSZQDGbdwlGs!P)?dY=<9E<4j;}AYrf)`#w@R7pfjC33nJb#lQ
z?}RtAFlVTQcd#&h&ImVJcpcz*veqaTuBugz8cYA8WLzgpwp4q^O%9yPRg0_<_cd$;
zz&k{_gf`b@8~<LKOK`~Q0jmjEGJC$h(TVWCBj2eZ_>=V5iz<SRs#M>#e<$-}3_|_{
zUvJ{_d(?53F`RVzO(L*%A0+-Zk?+$Y@NN;9ku)X$r$=wO>eoy8hmxqxliuqJ|5~jU
zxOVY9MyVi54TC!Z+0Wtxl?AK7+Xwk0i~cCan)V`t)gGXz7D;5IP#+D_2CIp(0>><l
zvF}<sv-wkFYm@N$SuTDo`a6Qli{@}jm-o!Ydz6(Ine~nvos%`M#g?7)Rw*`IBU4!R
zq41cqe@ON_j!bS+nY^rt;GufDqNY1KN}E%r3rVkC;j=BaQ*A-`E(KSM`s8#011~*{
ziYE&d2`VaD0sgni!c3G)c_8Ci4)^6W%qxR5%(KNB=HXyHSy&YL&InUF{n7}0Vgx=t
z0-qg$8KFw&cS!{P31FdTh6oZjKX`dMd^0w3wBZD1Y<Y2<ECMJ9LFjNUDQb~IX3Dj}
zK6%pH)~aHklSyy82rR+j`2F4J;F9H}DQ<B20(Ih#gG;;ANiC0#i>*__JIF^h?fV14
zg^Q^@iCO8AX>KI)M~c_TvZe={ad5Vr@kMN*Nsl|Ef_RfCl7dns^|R=kG!<!tli`|U
zvT45w{lR^-uATAkSSE9PoDr6UHVcl!d=*>LhNh(TLQYo48wSvmSR?$%jqi(eaC6gy
ziQ|b<dWqSZn`gMTPkLV|UY=9h4prMYa4%K3Yo%oW=#o8)aYG5VoWy~7z$ZKC;o6$d
z9<S$@gug11+k`g;25J6S@AZZ9kY_c=mXs}X*Myh#Q4Q_^g1gYndWXA*M}~O%D^BX=
z<jOwC<FBIea1RhVWHY5F4(}7yTY~88W)l!+GQI~ynm$H5lM$VftVUas^Q?Gq+&`@N
z^d*jpx2TGLPlf|?<faiP-<plgxLg?Y>|?Po&W|phXLRxMlCr~L{Y51%Y)~Ct{Pugt
zdKD)4#}hx>f-b3JQ++)n^Y>~P+dk5>pnvXRAMANo&&T)#yZqRO=6&|5-m6(YeN}hG
zoEz|Ie1H{vS~hO^+^d&iQZT+@pQ@=dzq{8y(@!|txZ`$D@e&o@FTC}c+4PQqdBeFr
zME?MLb}?Tr^Trnzruq=ec_Gbx9g&wKd|7An7z=A=<IvKf<DdQ>8b5J5hC~i=73R`D
zq`MgZxMWVYb5Z}Mg~m~XGn@-hP8AefuU*BPb*{9DlI>jg-x@$QD*t4@6404uUk2wz
z>l%>iE1PnHIZ2M&UOUoAbB4`6nFj%hWm1^A!i+D_vq*3`&IOnR7Eb0__?b4#amI<$
zr<YM>Oci0N$$%A!CMh9Z2WTZ4ke|n5eB-fvygEfNOxR$)P=%tH!~+&*0(a4HLpyfS
zbgH^cD{FhYU;!qn_uAU8M?0du)g7-NR+%-zJpis(czcFIX3c&fH8Xzt#Vt{e0?6!I
zsS3T0p-X}CPm5N;4IB#7f9#71{#A4{(&={6U`ZR-X`{j-)srS=g*PT&ZFwD3s1sfx
znnu8+@dlfBG6Qyaf49&C=nWe>3vd1ryfu@<ndrrM^K9@o-EQxG!<(<=tsiQDCz<f(
zd3kH}k+~-hZyq;qE4;CwmS^e!zNiw`__4e2=4$(PTo;?5u9Hl;NK#U4jD~5(o7d$n
z3Ys3^pCNCV)(l%nn|RoY%-Htk0<=>TUNu^tmZ!TK$(;)|qA7%$or_TRw+gJ{O#_{-
zlbQV4>1c#BQre!C{8RQ-G7X{jzOZQH4X>CzUfgA0CNpg02Q5JpI(Y-32>U}})B7h<
zk@8+Ee92q}kaYNR4AhXRunXpWIX}zhkZgeCP2xVm%@g-DOC)hAGC@xQF5y6=0Fz1I
zT8bx_%^Ta2VP`-p2)g&MO*NJtp4gj2MvY4L`4%bewyDN9WZR%!5T60*7zxMd4`el6
z!&HEP&r;tpY9^XgzN86x-f#0A(@~EINJR3asXMF4G4Bc~nVpqwfkfV41TBZ|R864?
z%Q9tqKaZk;BZ&v3ncLaSr`ROP4z_3_EZ1;5<StA*NcoaYJ;6-CG0h?iydUegI8S4h
ziL_$dOniULrWs?1r33~FiJBO&j2z`ul7Q=kmWF~+#c$|RIK@l1B2`*a<uLsvmSQhm
z#_{Stn`ENiZo&JMpyqwlvC>ivE$wXXpV|V;J8(lM{yt0Kb{q%9->+JDywOK~t-WW|
z%PPwX?>Y6dT3&uBFa6QVFwOgkeOcb&m+^umLK%MiGrTxQ66G=9#NTHJu#dFd!sDU(
zkfPAW!SOYDX_Swp_7(fmv?p#z!4;W!!+jU3knt!|@DmM|v18EFVI2hjDlEUo0K}+;
zH|6%tc)l?qp7AnhX9o5F9CR2i{+NwzhB2L0GzH?#y|$?F7!7mAI}QYWE=2jd8~#a1
znO3b0v7w0m&89O|LJ^<?3GY`~LTce~hnIDh+_Fp>YRG$8V^Y8jW<!{Wo$f}PXgp5v
zrllz#l$Vq^_D^d2b@pYV9)JAG0^`UTUzsLqrQ-etl1TA@O*LNfp+dhzUZOQ|G#tKV
zc(Ka9EURl^<6dq-wwR<z)Y*<+mNr^8EfvW(Qt38?U)lSb!mk9=;aBuU@2`@7aDN6-
zEd3Q6&Ds3&qAbtxDRIAKnXBI)_~+X^%JR+RHY06N$N;jyT1lKS#MTDocQNq?CUJ!~
z&U7^_82~>KX28-`N(OnBmZ%pnV}^-SEm#h%j45WKKFlAbduvqw;4<@1EVI>1wBzGy
zl>osYO@c8t&oR&!zWhHdg?6-%>T?YetC$6tI8A84JQp;0Z>v1fY$nf#!W>A~d0`F&
z9}huR`N1$T!KAbY1`Wf5`=pZX<f*sPV*Ao%wRBmCWEkf?Wm9q9gLdVxvNFtvO?8?@
zDa&=RS}CC-pCkBSn3zPJ9wsL4*swUmqeNqf&F}Qy<7irz&k_6HATuKdPZrb0-r<ic
z6<BX@5M&Ovr&CX1l){_)!%SF2nJsY~n~gD?k;^Y_#^X7@+J%F6ntfT8Y9|*Sv>C7G
z&(Rw*aJ|Lrlzlyp<uQyTu$Ea&)7!18JvGb?bO%FqSw{nH7*`2~9GC!npM6)s@rRT*
z2=mfiX*0RG&8C>plx?f8%lb1C@7@3p!vXOg5FX>2dVn%TGX0jFL0**Myam9sgkPO0
zu9zQ{?DEzAaPvs`!i+Zwx_+8Q>rA!l>~OOz!22!LW|d;kE+U5uO)lutGDQY_x_-y0
zD$vWN(vWIH{xT^IT^ZjW(Ais0YP^;uR~b4Ra(&<AT;_4@P+c&?8s5C8-cH8__5Sc9
z)6<HXn9!4dG7B;<C}W;ws2S%>7;wByL|+2cd&rhBj^|h!J6kz!o?$6YQV)9{DjH0L
ziUNi0lpqarS*y|*^~5yZTk5URN#^YX<}LUtV+eA4NMzI(T{9tjM`0W7W3Yc_-;U)t
zWhS^*_xh~!31q)}+9oV(@1Uc|8Vi!YK7~xQTD|ot<lDE^TfgM&y%%ocjWtVBV^<KH
z!qqFb!E63#Z5X+#bL6U<-nu*gd8+)=yH|gD)wJ~Tea&~cBQOEH5crtpKeqS06rkO4
zvnU?l#TFnQ-}Ag29t$r9e>XzDT^DYK9E_t0tsG+Z80mQM{PkHbl0mfLjJ4>!6<b<b
zm~d_DobeS`t=)F<zrVBW<7r1(I?%fOnDQU!3xp2#yjgh6^Ss%3%*X9UcpTw*bMUy8
zbg-bqLON)I5jqxjeD2c$*|Kzeuwn;G2NOQA_KC;WJpN&J&iW_+^Q5wkrgVI`&Ek)?
zUbbf1W0s_&eVfjp=k0~$L;mAf&#MM>oacQPkK;Y>hj_s4r52AzNYa)l?%)fzLP0bW
zc-?p(u@!Z%*wm82kABlM+%|dIY0LLE??3UeKJ_2}_8*^lUN2IA?s@a^_`>s!#A68y
zoPbj1%$bf#CcL_&M@v^le=m-mRUB*nznK3oH~*W9drvC*%-bXQ{~NkD^JpMTc<Wnp
znYErx#|N6n5c|`9u(q>z@qxy%@Pm)hyjtwIT;4F)31@1Rx0IOm#FmP!-ZJvXH%I<J
zu>E*&P})=|r#Z0SKurbv8ga2Qp(d;%`<(;%zZLTHQnV(#>ShOalOp{4QnWF0wIC>K
zx-J!eMiPOc6CvG)OVOM$8}kAu;tL%`W6~GY`ZO`anuv$SdBSY)y$k$Wq?(9-EKF}{
z?#|ADA5FlsifzzY`rb~)Hx@y>6O{k>$F|(5VBCB$-wMNUjpv>Ynt7!ne=M^$ii^Ne
zrKaCdM(P!Ao#6J+@z{4o_@RU5{cT<ML)jCHe8s?SL>}_DL-#=rQ;}i={9~>4mGzq{
zZY>H*H)`5kiOJ(<#Nm%my+867C1Q8WMh;Nz)u(w>ymTu&toVrveQeNBa2v;Z`$$Kz
zuUmS^>|e_kmw#1j`^+tYSPMF-F_=zY!~?x%eneb9I3-1bbBvDm14o&1j*zH9?04Uz
z#T-HX)`5GGqW9lIuh`Fd_NCbI%HLmRe75Z^y>zVN1PaR9{KOGU>azp|1ow->?`5%n
z>(v5eO=0H%LK5_0iE7*Io1zV>^~u3-{~Xc!(y8+t^}1dO?yIr~zoZ$_f{y4O?4CP}
zOTLGO`{xcdk61#Oo`mRL_kAV7<3d*<2!ZoL^8Z#meIZ1{9If&Z7s(3kwcrFc?dRJ&
zu;wbPX;M*Y2E{BKiEnLkWpa(;)++H)RHr=jf#97T#Qa?4^UtE1S3T@N`?adW>$>Ju
z(;QeoQdql)F77FcS5)~V@Z)sq=ayLN)E*Ii44fQk%@yG`e<K!JweYr5{@CA^YjUf%
zbCBDm$lX&$tsVwb!>qFgCt*lyT#^6qOEg7ZBic-FfOpK|hVN7)3l%9A8~9x=t^qx*
zJ%jB7gTq4{pyHVFJtgu%#30KQbC-7<g&!%VTq5HtXA^$78>p~$NBtHk>@74)Yo<D|
z^s&IC$o?puJbSdG#s{bxkC&raeg~4Uq7pptza6yvPKo~0T4{yuQ*HU?bnXI29`s$|
zkAgKuyI|4h$Mok+J7QG2{O@?cOtPp7h7qitstdC+xpe#%Ga^8!HW(2PN5m0nX>yRf
zR7v$j5lrpkRX>YES1o87Z9dd%na>)3M>>VfYg%!rl_%ZeMDB;Gu4!q0YAv$MobYW-
z<0xn@y{{vab5$l^$SlREzHGV<7F<6ESL~V}sT_7vd~2sOLLBYKDZZ^I^9z5TFq6Y>
z9K#0KxcHG_n~SuD<my`A=_vj*MYAV-@1fBE2Y^%9o_NTC+^Ga*Z&92*IGHfgH#E#3
zm2t}DEn6x>o*b(C2&2>a5q!;=?6Vz(->oPQVoS*lq-^y+JCOhAGtY4EFCwkx_ySpI
zde{y?pNeFqYSeGcv3?_U^&?#^(yfPoY)c)*6YFL3V<SzKd27K8EY);A+|NNGH%Ry+
z?l&^3`C&u@52RZiW$OUEmx^GS`_|e6!6FMuvko!a%0lsDx%&%VgYO^l9Lg)62l~z-
zoCj{_qZtQ#&I4i3Fh9-%X9tpnbyZaXQ*KC>ONr_b)#nD1h23Bpgw{E@wh^m?AE_S-
z5P9WWbxViKMUM-1L2M8mLIorz_OKPynnHBiYDeiKN+#ErI@6b(iYSxHrr&fRAE}VH
z6yzQ-tlBcnwTAyv)%!d>VuZ6lE=*r^l&|kNeN7zk%@S|0fAR3ZV1DW1zOJv4L0qrS
zS{;5N_;{7@-t-cL@TY%NEk2CaO%{;x__5KZh&t#gx^;VIH_op7!BO}mTX-)RF<!cw
zZ^STuO{GB*!ZqG1)%MrQl%>e2@FGjSD1-2nT+-7+7o)z<Q$yLc0Ux>I7+5qs*f26U
z*tckSlA|g=v>9-{JVulgMKLrj98f|}=<use3#4aHMGs+FRgv3I%M{BfhD~j*6hyLQ
zMsIpdulXBJr+D&5EatLWNh@Jd>GJ*U$oF?5@INE)yAk-k2>gBomh%l#-oGN>#ZV&O
z#d%NQPb2C79f3cKz_LgXd~ux>Sk7q(ERmH2mgsZ>e-p|7KN0xb2uyRm=07d<8cs%F
zIqxCmjgNev5P{c=z!M{|^e@RzuDTak?p+gDu2>aV&YK9lc_jZWBJh?GcuEA`Dgw)i
zYsr6`$anGQmG3)5zV8@;cZ$F}M_>ugDEUdyTY-0rq!%NYeE)9byR5h5yR1e8788WP
zKZxLq(va^G@kU_oO>24Ko~4GHB5-pA&P3pYBJhj|EQ5iR-xB%W8iDf>xHAIJjKH%Z
za90GL9f1#tz=uZQ!y>Q*RTKITk9;pg;5iYvI|BDa;JFdFKLQ^afscy73nK8s2)rl)
z4@BU_5%}l`JQ#t8BJgko7N=^TUuE7-zId7OqRSp;;52b(^`7vq5qLKRzo(|XVWi{w
zSv2d{BHd_n2|fC5ttUce@HDo49%|&N2s>pmPi@v&sZ{U1GC*=7RyD?fHB-&N_Lh0G
zzeZ>{$w4r7uFQ{&TTho(?V7Tjph_EGG}pon5<A-BMl&yC6D=ri6R`-jbu?gdQRvEF
zQ&K_k{w^yzKTYrNtyNC-!F*M=U(&f;X>^uw%C)<q{}7pS^%&&rj6!2wM}B?@DIxY_
zs^~vSBg=w6w2v^JL|h|xt45wC^F<S0BX9Q5UDNy<6!Cu-TpP+}9~kgl7S_!b?jo_v
z(B}d%@Nv8B6|p3j1uH5_%2CA<mf=~6T5x5wCjXJ*)~<rr0rzB_9E*?G1J^l)cY;_%
ze1lj=12!XOxAUHz-D4@n&A*Dte+y)rj?&vYunto!+BIOW@qJ~ii8fc?rK1Ob<k6o+
zeURpk*{u!mLeAB-q+MsCXDN#J&=gmH$3gKdMe$y8aMc)NOc+gg+QPBLSTsI&<iZnZ
zLi;DuPCfMSNw;=7@O0qVgNo{mRj0LEz3jkmQ{@KHP=cLMFz>Gp<Zsm4=`7JFez2Tl
zx);0#%(&&E%#dj4ctptd4IDHBnQlz7Yw>+FO<$o#pc6%fu&K=rANjg$HvRxn(o3sK
z|4<fL^=)l%oyWa@W)ry8QEh!_cR+~uH|by`rr&5b`+EoekYd}0QhbQdUC9p|=tnE`
zjRW25s}Zx+=hD3l`@|pn$QMOpM@@AmV>v#WBAM&s8N}_iLhu)+@av=krQy$(P%^aM
zueg4n&@G4kX&_nSK%TFVw-(jO_|~ZwhS<$HQ2P|Wwhd&(?5VQ3uyIaXYaG>!6?PaC
z-*{H}MpD<F)@+3w1nw~-otccZ&G?g}<lR(L9V%8{Uj>Vyw4tq~rL#5D;A-(Z6z86l
z>eDz<jX}qFc%1GaVzsKlm4RM@pB=Wqk8t3<s))Z)LI4c+FXT2t@u^}N*~`4$l!zTF
z0wSAZ99tiE6!?ZhzD_JJ<d)d*%=qreU|8{K0~vWz>1^HXLJKaHn?(c3XhOp2(6B0e
z6Ky~YEpYA4vpX^kbnh4~6SCyL6ag<uLj`AQX$N!-1V2#?^?@{$f8Su&xhS<3Byum1
zr5_Z;U{87n0_Kkjp-Gq?n$k0^F8Thmk86-06`uLBWejhwIrBdh!B+)ZRE`k)CvER?
zu<Pdv|J|T$II+U5lGjpAao}!k+klnsm$LoghYHEGnroq<FL$g820nycF=xmwFDY3j
z(n;@T#W6|_T*=IjlsqGp*iOz+O4JiBE<Ub==FVWVokw>H|5ZYUbhV^+qGG@}DVCA<
z>DA+#e1|A)apSkF_-XFFS|&Zkx~ZkDHG_Rh?lZ?p{GE#U$Mu*JcAK_*(`JqwZcsVA
zB0|9F3ocy1qtdl;T&8fB32sj|)mAgJrqI^dc#xyqTUE2YAXaO$hs5EqjTD$V`~-PS
zMOv{PhX>N_F>y;P&xE+9#X8Q&aYAcYPv?}nLe=vm>ES`-W^{GeHs2Pimn{&bWX@XS
z#BG1?NMGejR54CW#IUd(Sn#gQbo{M0>1KPya%f8<Hyd**ZNdTZA`3sPFa3t%Wa=zc
z+pk9>xaxif!D9I!!T*$gL4S$%C4&vag9}=^hmJbVfiIRen(xbn*S4L^4DAUA>0=e?
zCyYjV^?i<_#YjWa-x;OoD%a>aNfmv}XhqlD>nK|6K`i=hS&~y5u-!~QFfI$ONv*ze
zrCPG^S5am=+xp$R*!MG4hj*pz!qA=OhPaCzwGgW^*BhP1BWUWEz^ldk(MHfc@t!}b
z@YzB-b!pKi))3WLTt5*5{#5j~S<<~td=VUf#!PE6aN`7iebqyc30AE<`m&P)tIuXf
zqNi%CY8sH@%Ia2FI|Nuf_CCRZl~Y(XB3xoCnw87s(}ND|ofLLKRxAwhMK@j7a(;b<
zxJ2ZEQW=CuJ0yL#qu>{mJl!nwZ_!44hLY{NAMOm5&3^*V5b(_9&3T5R-IL``cu0n(
zy13BK|K&@g5l5L}kOa1L5b?sF7-oKod}{G+G_l@S<<qY9iCMbfc*VyK-u*`j<(bl#
zI^g-4>K=aE5YMA?{%rK@U^ZH8AwFCtRwlf5zI%QpuU?AlLb3<2KS~a#gOCx%Bfy|M
z)<NwTireQ0-49bq>y+o}5?d<V1yPEtT>3_KDM;}@W%i>~Ub?leKAU#ULVl`5>pfZX
zFbAzNha45ZL}jopsJOY?)m+Q)i34}Fl8>vS6|d%|d0bP;b_^^2j_3okJmYGI6R6`I
z<zA&k>mLElG@s--{jMDEz&%dkP7tx|;ZdP<>p};fzOHFTw5~N5I_fH0O|0wNrPNl9
zbCkMNQM+EC`OLwl><qdnS<y33y@{c3kIDpv8gCL~Afh8j9PR~5o<El<n>pMN80Kn#
zUW?Wr&6kgd6ZxaIIaw4J;_LYLbu_!?Ua||$LGZAEYDUuV4J~^*sGg}<wU>xg2d<-N
zz}2#ijc~zn4KXMCG#jGF3ZsqI$#$BX)8ZsqHu~7QtE3C})GdH#`J(ROJ_PF>?q4+j
zQV<@OgKTwk(lJX2_iY|Eh3a&nCVRD`+HWbsuL@Yk{#!qr)9f!CxUVbR>!oBF-Z;-r
zpX|UsTxpIS1)CFHGddueSLJ06Y#oO2LZRE=fHBvnQ^Mi|^tVbtpA`Y^Nww#5_D;>#
zhV>ojmnrnMVOPf5og>ULV8%6-?6PhL#(h{K+Sz*?sN(QJ(f*OF(v90q!_z>kMUFBW
zYIi)GyfZ&`rhP_Zaur1@j!~bhK5>4urd4d*xSGoTF>CsP^oJ$>VV~xC4n%R(;jTny
zQ9V;nIqInme}|1$&*~M9dVZ<ud2Y0x)h9W~m3?v6^L;6INq%6sdx5QNmjhe8X6SXc
zo=lL;q`fVLa6{RdRCaNVvza1#QIzPK6CK6M<~@miPnH{;*5b6QKP83ntF?&%>S~ch
zEDzditwt$n`fu%{;4#u2X~sk3A;txB&7JfWY<EeM_i*`9c+gS*Lo8z`+Pll-JmPRT
zvxEzM<~(Z!NEVkb_9(*Q;>5-vEG|aWtAxeHhZ|0W#RZ28b;9BTLxa}rpmY1P3LIOY
z&s|(o9;KRc%Yb|SXxo;p%Wdtz{Y<gp!bnfc_LS7$H{g+8agk$Bn<)k;YHxa*@@e<}
zxNwal{2ZmjzZ6N55g=ULeCEhvj>=+tQO0Iz=ii9{QFKjIHdp8iL<)kboWGOi+S@o;
zvA#m^%{XEr>@$GcD2E4j1pnydm^2Z+@Mo}A+MNJ?l**GNFnD|FTL%Xo^f3&|ebRzG
z4O9WM(i=DsZ&8SWxnC=vY#!KgDtdzLvXu9U((TNMl6eehwa9$55v4{I+7U9WtI&>Z
zFi1{E<`Ac!@-wQzZVPl?CzeV!d>dDkaq{+C)mqPpx(!<!m$V=5z&=S~he`^ES{Rn+
ze~H1mp27|8)(vMX@GC#TQS#Rc`|O~Jd9)f$>@v;#x8nATvfNmbS=8HiZ1XcHFs^aM
zAC{eamUPTiy0H%Nj?Mb0(lpd}95g?r8tV2ypK;%=t{q1Z&v&4{p>)!<L3Lqpp^<t+
z2ja#GaZr?jSvmxpDz0NdZE6$>%tRd6f`!K!D4dc#+L)#n9vsuOhrm2ByI_w$JJ)7H
zV)?H%Fh3+cea*uWC0wgI&r$hRs`A%Kc|5$tUTnXar(USZISJ~U1;R0EV6%WXn@O(S
zk4se}uMu=|O!ho8t)DweU#!qK7WCqXn!f{j+@X&>z&!rs@Gl}Jm>=O`$<8!?aAt*8
z!dfI6ZRPlZqUQ4A&XRo+cyXOYoXOc)x@0SgJhYdSA;e2-x*?xwYjv%L7~z>ewnQ)$
zq<=whk3qMClk-rvU<ZN5%{YYUBDmtx)e1lLQBBFgvVx6BSC&lcd`Gc$is*VV$2Qhw
zJJQn}SevT?2c(^PI<d)Zba)!A<>J(Js;;jGeFU7skuf-Ga?%zj?g&_6eq{1?GE<Vv
z^DyIn0l0C^EIzbcYQG*%nCo%XMgRQDa~+uCT};dmW!UL&>0UH44`;wf2Kxqgc3_Jy
z{#0NeDg$i~`~(~Fw>YYLol*y@M4D-}M$4uhcpECb;b=9h&T$YbPSdRB2SK|8UQLS}
zh5klK#NVQYR`VcUT&sv@HVb`UxMQXvGkFBB78z4USt-4+O#|kSf>0+%%|+GQGl0fl
z0>;}m2jO?A4)7N#zK8n}g&Q4c%M_C<f?13`h0Xg2UE54=`lK7$uMNs%@UFrGjxwK6
zXm>|>TyqvM<9ICI?&PudiiU~^LdZW4{92U2<qj*S4<c@-#?@{i*tAjCA1&HwZS;L)
z!ynt|AknLS8;J*KLkBn68#$G+95qip!u>|IP<Vl&@72;&Xq(~M6I_7`3kB<BvKowz
zzIl9|qwM9X?2m$GrUxow5LRI#^_~OyP*wP@qN|J}IQ`8EUEerxFI4jNndoH`i^FB^
zoujaJ6o#9D%p5}IUv^RF@)S5#RXP#S?N^#-diQeBeTb^_Zo$kCx{lXmx?Cx)RiwWm
zg$7PU9ka$b3jKrM$VSc{4?70NO)B=Kz>Mn{a%^Hd<nWQmhwsG`*h2mZ{91e;tz&Gg
zI>vxlZz<tiLqo6;o~EuL-R_{B_gwJDJ`#p=@J-f6!d%`jvlO@Y6sE}qxG4TVj)EWd
z%QXf6Pn2m@$2yoMXG_Smb)pUYqYCuosKx8iW@mX-V0A#Ozn)-MYH$$yj*^aF2Hk-^
zN)sJed4*LKl<50+RY6B@>A>Ag;SNOEQ@sS3aWW-GZOERr#WKYXXsjYH1D|{vO{N-@
zOdS|4x#k#0$#STNB?lKEmFQdUj=k!r`OQiqUy!9Ea|t6*a9;YBBa5XfiwUx;C|S_)
zpV74j92pF%3^tUOV+Nejw&&8DI&hm6?g8RAiko^}&TJ>C)*c(od{`i2VW(SL9mSoa
zP`?g~tGda7bG*WtAS=C&d|P`a7OBkJ1g**+HO0{)S0s_n2%N;i@bXwJe$snh@#U6~
z&}!E-hqfUpbGxA5F>3M0j*>bQR&_9HHVlm50Q1rY#IEDCH?I2}WW}Fm)N4d`e3eYe
z_5067$e<PpM(aO&s{Rw)vmr4>cLidx+k;$snKYsHrLuH;m<Aw;e`Gk}?ISSaDHeU_
zUJH3F=@Id-==*014(=zk^8s3Uw{fuabH&mNWCaook38Js+VK7pO6HH0J=QbUOtBJ+
zxMraVQ(QOB?3F9&%S_z`gMJpQdk81I1_hHh?SM(5)SaO#gcmxjmwZPQ#-j9y!x*F=
z5@R%l+q5}UMjDqWv^6xl>?aSgK>S$7pQB2nqpfih2Y(M#xGCveW<~2q-!9}*v#)gE
zUrRx;Wv`N%7wP9j0QQ5%OjBpBjwXbJBbU6QVsAa2XwX4q4sqnrs&d#T=&)GM6kIC*
za3x(k2kUwGp9Oav4N=|4by+#=O>Hqj7*E?MTxjWHwbnuK`ikHY!7UW#E?zJ)#D6c9
z;QBi_G|<tA$Dc1$N$*r24B+!3@SdtH;_n-Qk5if>ILRadX&Ap^xq}H3(SSyz!$g9L
z)N@nize*|-`cuEGh`C9Y`({>EwJ*!9MP){tR?SkC+<WwLt3Gm+`!`kYjWXPGqC(G0
zK7EJT=Nws_sj~P+#K+jKXqwN_r^Yo+8&G{`(_rw0SsrnrVU<71QSwBEdaMkjJ;2L4
zkPcSTK3yhQG^}LPGt*hxD{TVv)JxHc3Ule`ysmaFCtp#Fx<U7E@;X>99Oj^)Q{@nN
zsj#aVrwRN~>DsQ-cUfK}^kd8PnEtta?Sliu19Jx!jG*+mjxJFxrh@Hr1;1FvYh0cE
zRYm>vqaSiPxU(*sY24qzf?uml{x0HTwGBL*NPlemDbyu0ifZmv{lbB*Z~DAI*0#9b
z=wM#P&CT-SV)sdGjIPPSQ=3aUSni;@EaBoq?TMmOO#H6hg9%qg@b#7)ziYos!rE3w
zxG{pCiNM(ioQuF65qM?<o*jV?i@=DmZhkTu=uz+`GI&z;m^};~G}2{NTcH|vtte3V
zjbZ1gnQO~9p_b4ToN!(%Q;(qZ(DwhUk`@k?_m5TC|B@xKiGx;kmjmrorBBKN^@SyI
zvjb_iLfS({Omlp^2JzdoZ96(}w^F!A1~YTxtx1b#w$0^mvPw16uVrQ)ddFkB(9<`#
z6-tlev;=A4ti4MVFLt@x5mz+d7{7KYE810?FN((uPEefIq_x^nZ{8NlA0=*wqV}o2
z(}9M7+5y`3qH5@y;E#zp2kNd0HE>9xstoK(D}Y^#?8B|dFbLCzY9_*&incQmu2kR0
zh$8ddZS0B6GaR%%p+?O+L+l0))ZiyBvU2TI-J`G{3gj;s=_}WBl)OmcZWgoy=7?2=
z>l|ojDrSBwU3-ZM>eWn@5GQaFHHvex*`=g9j~pyiq;4K`6?46XZ@zU+6wXrwe<=j}
zx+r^~gJ21pLtS*8v<#(&vTiI#Y}aC`34KxOlvGekv?b|1nV0q898%k&YW%-xV4!zz
z2Qd;OXg?4$R%R>a=#{^q@d;`|4pWgr#8?O39;*lnjwAUKL)3{=mJ5Mxd1an@wzX2V
zK<F2fpTW?&O)f8jgB4;;pjL4eN6Jy!p{mJt3y`qHp6)>U3o6bZ^~xWmoqfT~J_@`z
z!Ibc36wE_JFbjsaaMCCgK6I2hUFotm(W1e1Y}}A2HgJUU@sLlfT^}X9-2pQ*Qh%CE
zXzY@si&L;#e5A4_YxI6lKVbfdxQ*yVbCe!uYBH^D4(fYV+e{UqqJ)dXf!Vv;*pb6A
zs{WILj>+Xhb|$^GoH4bxQpNX6l{xq4{dO*M`6MMC$4bxa??C+T?gjqHHv=@swRggH
zgsCXLYxIdPhCu8VR68nut*UsqZ7xQj%99<aclqsQ8th3C?tFDy+BI8#TUGg2BHU)*
zIy<A^QP^t=@A^PGgwCpy9H@6HI-io}@x#cEbkOal*pnn}!rCzo)HI7Io+J$l=9E{$
z$n$%-f_VYT<)Rvmr%A9OO4V44&!a86^_|*tg`bUene0$(<;qM(B#XUf>1d*F4zjs~
za7anO<Y4$j?4OoOY8%UU^VEv;Hq{`{iN@&h!+qqte&fJgt}s6qsqg8;{cQ-b(%uQ{
zoU5<jp*q`BMdVgJ;wbc1Rp|2~1pfX~*G%etw#sN~X@uOxj||>Ws13aX;h*Rd+Y=PE
z<HQgWPH$y>%-zqpZZ1&+NnD4hbt*S*TfjNd<x`VVZF`{La!NNH;RwKJ*9Pbdiu7AT
zTwGt2#gT?=b^`~u|3~3IDAisP9^$ud>@|*ROE5mpT7Fg3nS#k~y=}J9I+LF49xeTX
z6CPSc=ul*il92Cl0)D#U-M3PIYZ9Pse1ZdavcerIB0iXNvF^2~+i1k=Iai&a_ZOYp
zb;X@s-wq5korYIK7|-u(9Ymk5x=2D+%oH^COY8l@MO8ZIno0aYRsB(68;>7YvDv{v
z!DJ;i!_wEx)J_yV55mMX*xleJf9$DG#0p)ODmbpMNkm8r-IbCBSrG0R@Y=a29aKE1
z>VHpAe|nbSKXlhG9k`dM`hO%kb?&_R{<S1;S;A#fyjb1ABWpKaOA?qL`-kWGn9n#c
ztE{jPvqm~fajQdSzvrO(PpZZb7v~@zImlr<M-I2B9G(|>?=qguxjHP2u?bn}KwqQS
zc9{&E3$Z2W&s#@7(z~mX6<=BolZl8K5Ngb^o?3h#t#2Np@PcS;P$s$jx3MIac^fLM
zzzLPg#F$vksL82boM?ZcYIvS(vo<wWx(w(Ks3Pw#8u6<3&2WKLiv**E)S9CZcaqj9
zqP6NE2d&>KTF($6wiAO~*DVgrOOyioS6IucXB{{z6|pPzBsg>|fciqnnjbkbIZnyn
zcrilJIh>Y@_FP-Ot)VS@rXz!+R0dmwlvlIk#kJ|Bs<!K-eRxC6z>>bfJP_lQ)MTaJ
z$4CHx;vPE_kuz}(QNtCE^8c)8en^yU(99g+&URoY74|8?e4Ih;&ApA6IZ#tdKx(Du
z`Hp`xIUTP>lQMVmM|)?^0L&lt`vE0II?o(7s3L;_l?}|<KrT&_@E#6|=c&quOH-+=
z^AupcDmn0l?tzn0;WbBr1tl9hiEQ*^w%9u|clZZDjFSzsb^(vLCJfGt`SvA-^89&h
znPnbsc{D$=_eg1$9#%5bI4c$}>D8(lrbHY$&0*&WraLCmipv~#w&L+u!3um~-SF^W
zf6vHp-_SWF)%J}L6);Umq;Jl62uoya9;-Vb$c*QKIG4e;{T+@9-K;9~q9`!q4&Jz+
zdp;#Jj{9?L&!kK28-i)Pt9gO#J&rOrPz`>JG&pv;Q|bE7ruZpS!jQsdW2-HZ=|;iF
z<8>bKr{v0vkA~nb)4J0b1x+wj-zeuYab2z2?G4%KDAq=GxVNC~8b|GKS9v@o%@u~2
z%e1=oJAS5`D=<ik^7i|-%SW_dl|4m9yI`N$#BOlS^p97ij~D*;z`@IC(uTZig>|lK
z^sht%8~+ek%Mlkgo$hlm?HX0`8^wf6w7P8_=$9+>4`ug*^K@Fg;0?!+qknVYZ>{iy
zGfDm(@<bnSpl+g27mLUkJ4vv#!>&<l(~ZcZ76LljG)$irZWC?AK?L`DoNw{Q0+%dq
zR!6Do0rSWHk_voTcvkOY2gRMLr7ESR3WfT*jx@VTx==_vuqXLNnlhJ4OX<_7&0VgR
z+Du94!a&5Zh_CS%@naoDzphw)U5J~igKe@<pUJx{-uElq`=!$67S(*NuC=2vof~$P
ze4E04c68<9Pt06%$*WY=-xLz4T-d*jmbwTe)PldVDAMQ2^~pVMT^wxHGu!@2F&$B6
zs`g!Nvk|wogL*rSdZa7c4yyUIS&-Qf-oEI2sT-TzKFRdE7O#(FU5)CvbnNdH8=esT
z=qrj&O!Hb(*E<^G*Qz023q$}4hF++tru0q@+)b6-FV_6W*xpHx+k@#>632gibdLPj
z*FRl0x`6@ys=2zR^w$oW{-~Joi1a33VVjWUxEt8j86Q?vx<@Mx1gWP7HY>vtm`u+;
zc{4bFY{egnzN9G19s>fQUg{wGXhrr$GJEA9fl(gWbU0AgQ>e!V%@0*=R>-ML?jH{1
zNvipm=zb`4bAL8BGo9Mrk;$=&g7riW%m|0=HnYuft^+%vuul~dA_pRj!f!(+wczn+
zc32$@qD3+h{^!yS*lqzq*zIsN{_%>EaRDc-s{*65u5?u6Z8krClz=M(WZ%)rMDcqO
z$Z=D{Pi@Il(HwokL6UDGgR?iycNAT#=x&gr%?N_v8Z;sBJc$)-^VF95O%?JYS>5)e
zaoz1e|Dxf#-rm8!p`rC1w9CCSoJ~Kj`z=>bMSiH09AtDTGAgA57_)y%9qeoK9H{py
z8Gb;R$GHkdutHldmCm{Lsir9GBc<nB2el4dfwiD}Xow0luIc`*nyy!CjGF2c-FIuj
zmeHmfm3Yq|<z=Qcni)U22!SckC2Y4SqF)fAmlRzf+kBOS=w0nt$2NOZSQhwGu=F_&
zh7YRJHws9H1zD`Pw>gl%RvPvkAsyX4ye_3<77Zh{AZ@gseykd%CkW{jl;F&BkE8V4
z73oihVuq!@nefoC64z1YE7Wa*krHB7*O|wJzHu`L?uH6?s8~ocTy?XuqX`N9{rRJi
zv;>?+WvN}UPci$ajza&e3Vk?4#@KG-lHTn=zEvSVC(TqWVOe@E#&rw1ZHf~1n2f_k
zv)YVndu0oy4vvym4%d8Gqq`PAKUKuPFRk3)Yb_+r7dYsaThFM850_T912M01bnTT+
zP(&{kT>2;&r^2)e$`&VGM<|lF4pts0xN@?il}=Hesa)8^D6XQvhxT*Sb&Bmu>}E5C
zURzf>Crosdyn(9gu%@?a0|(a0ir&D9%otA)VzV3jew8dUPNw9>D;iMV3Ti9oY;Y$+
z-erYdp~?=nPjJ4~cdeqTj%%BX73QZ>uBN(*4rp;y%e`ErdUc5~W=joMVZ0={l8?ez
z(8jX{V>;7rs$A*B(y!Vo*izT@SJQ?ON59-7M*4%$mC_>+GH(k<$>pl#lSkuR&3H%2
za$^}wep4&~oE3%pZJ@(Fyg#BS2u?tS)K_ippni<PJu%Wh5G=6TrSZop+~Y&#>mTE;
zL=E0|6nq#e%pcYME}}d+qoLsk!37F!GhO@on=AB%B5`!r<vwY1#<i6+MTz=RqW1ks
zY_4zNz%kuD3;Jk4i4zvN#E%Yq6+$`9yha6@3x!--<ub*!4~66Y)eOcXVVr|$Z>m~f
zE&F`5r61@(I!o2}Kf0Nq7CPBX?>UgWREc{?i3s1B=1L{5Gj3*D)^FRz!XXMZr^~*R
zuS<irC=Tr_J*sH(bP@`$MIocvJdRP5C$72mWNMkVdDK+DZL=9|TC%gMLt*rd@cPc|
zjOQI}cv#irPl1dE*Sfjd>=9M^J;FiCSjfRCj*<^kCGQ-_nBTeTXXn#fJ8-vDEq;{X
z8co`OL$M?CUIH$=#`^e20XSN1!q2t5r#5>{lzEA7t6AxC8+0nrr3u3e7&bH6PG)Uw
zq#)x!z1TtX6{^1P2+j8HH--&~-#<utTd3}_P&OWLu-U{`aPHYF#4v&emk3ZpP~WbO
z{BMPOkw{nQ6(x%@u2ACCkld}xnN41@5OV-egJTOc)s}NjfR`w?O_X)9Z%At3=^KR7
z$(dk>mRi#=dSQK+l9k5;-kD3`(yd8HgWU$A`J?uKUKR@terUp_4!oOuG=ul5s0OZ#
zgxX4%kNusB+$Y2iY2AalL+%??TTuQ~lv6618yf~p(&bgT7LmVK<vl4Q4Vx$kbl+6@
zhNHHBSMBp_-NfPKfUQNVOI!;*ptATM$s!o6g7xH6jw~)$S$rT;B3sAe8?fAw!4WEh
zt)#KJDTs4rE}PF})k#J~bDL-_1(&(^aU~;vkRhuBMp0U7<M?!kLi($0T=w_QL}dJd
z!DfnbTtEEM){Ya{IYI4w|Go!H@O+~>cWC9VY~m3fXLYCS;BKZ?F8nTcBXhM$Sndj@
zr&bVss93nFRyk_?nrfBn#A74X-f@!y=W^8|YepC7>en6kud6bz6=@Wm<(n`m+O7%7
z2`Y=RGBUOo%?|be1-0PHXuD>5b}(`D8q~P_5>~0=uhB->aL3r+as7^i4L7MwUe-j=
zVSvU=+yUxhW4pqy35Gii?+hXFzeL=epmfr4qCwdNfrs`fmVKiCYVAeA+zHYi+MHZ%
z7ny8{FCF#zyU}ixrC}ki8_Ct}Q$b&MP^Z8gQt9I7WvWhVf?){D7Z~eieBo$_SCl;8
zB*Iis!c;$t7M!UNCgDanPnm3#$%OvkG{0+^D>t2Uw9bVkf$zaa63@DhUXmSmxTG`Q
za@=Hg9jX0F@#CCQURG`6V9BKlcdg)>d!;&tyN5@HxJwt;hH~BXcBtfAfhwHa3-M|u
zALH;ovGUBepC|pnZ0$5=>pGfErCm$#ja7eGEHwL0-X=_Txud=>s`}o1?-;L~R-v&!
zn@q>RG5mY4x!(Ezy0d33UZL^)S4Vhr@M_baO`(pNyw~3CBRvcH=kCoAoz;6adtcRE
zF=z2Id>Y@dPu0|!-`#7U=_j0Ru9U8X&{TN0c@uJd-MyK%js*itz^i{Fc1VTyb8n3Q
z7H^)z9a|ONE#3rduHoWS80D(*wqlC^c6{&_FE=qsf8mYEEb1T5wBgOkm_b)~zxBqO
zeJKjqR!=_)-X~7S<}SmARG4e%kn&>uqjPAoy$XN5X`yjc2b}r=<y1j2vHOtVN}DLz
zPKs^~Ae@#C@=xX~0i8L<FD+TufK*@EloO1H1VRvWq><(fn|(450usxlFmrT~FQ8sX
za5=-4D>#{F;b+<`#~GWePj91SfyrD3C#n-oQbM{8&`K=znBiC`OS+ff)hU8u+{5`o
z6^ddK4_KTDTt7A90*AaolT>w?R@U}(1(Q^Wk|}AuPU67b9)=0LepqGJ2vY?NdU$(=
zLT1f=AvH4_4#h1|jsnT-TB!<+-B1WX`KLvz-~yxzz<=zE3H}k(8R>L8X|SY?>$D!(
zNcE&iS>cVzS6f~O6=H}wO(UbIA@vP5?_>t-@cwS03D{w&#Dy=}bSvKcBX|pm;+{`k
z3U8hb-kL!6HtpB))_0-dh9KTNFK>}=b&&7l=52*H7Sy(NwlW6Viz;DFknn2zc3c;m
zpstflxkyq{Y>bxS&Ngq|U{_!TrU&?E$Xlj0x)*5^4_lEL+m6etvvo~))o6KIp6+TS
zcQ`9E*#(85H+k>cw-uQDng%*uCo}o8(>)aApOySm_Ej<sq4vJ8XyXm9SO>h|X*AQB
zGi>BQilIB$d=FXzCv@^8vIze}p(r4jKEggC<-JxIler9_(`>=zz77f$LODhw$XwV(
z^L{@#%jTGDK)ixLBM_THd!OW;FUlKvk;Z^#<Yh!ol|7xgS?qFrCzHRmHJ)HroK_OT
z&V*Db(|g#a8cS`CwK+0sRDFkUk%DI@$i4BwnNOrUQx!-80+<RE@M-q@*laq*btGP$
zrBL<(+@y*knJDIdThy42dN>9$AKso|^jv2ZneJU7#IXOfd6CHbi=gEg)0A=;mSxDn
z2x99XXkb#}0g;?`O3o=ZNwR}Nk_gK+4H7m$wGq#kZ0ZSSf{5uyBkBLKehYVJtDmId
z+ZedwF`H(LA(lcN=r|C^I?G^G4w!V-2`vo;qut-orEuy)jgm-9svM?v#8T|#-W6Wm
zXOm2%<`qXRyiW;g-bdvzYJYHPX{QAI)D~FYfy4gz`z(RmvBQtQU$yXfqvHHpd(Wts
z3_Z+2(|b<6L|}LS<(Kl(9{~NAKd~>%JNz<UkVGh>MljEjM0qS?@%PyQ>?17~BwX!*
z6ood9x39@dqt7f2uh^HSJz;J3we)3@6h#VtqQNqD43q`d>EIs&x07FEc+ph`97>ei
zH{<!noB+Ygpq=Sb2sr37T%0f)+YDnmtGFn~n|p0h<1xVcalt^)=R%Y}9N^j`q)e;U
zhS+o=&EIS~QzaAuI*{;wl_jJW`w4hiXUQ$gq@lUImo+8@%wY0#KWm9Z>~uHUMC0Ki
zla>Z~P+n5v*grXdtg|l@&;s7CEHI9o@%3|}Rw~{Azp*St-h05N8ZY@!crKBbXia!F
z!A6f4tL)3Nx&}6d@U+b8$$(~~7B3HSs0ngN)LAu9mNsfzR4H<xUQSC6`9>=BhA=U^
zs!Rfrm|CzYOw6z8Ffl9jS1G-d1HLbKi6&e33QjI4I`X0{&*3t0zhs%K-yitr+dRth
z&1|U)LXZX4O5%*EN^MYn7ZZPA5?6TROgBxnaA;(VXDWB($I@0x26>j2s24C}Mxj$J
zSk5yF{2b<w(!Dh*f3y(uPb{<5OSI$TYL%ecCKzM$9MjMOFD)|QVJWnug;bwwkVs(`
zU@)+hGsYY~y{+;@qnbh=3UeS`=Y=^Cd^`kM<p;yW1e2EF3Jf@g2lq)O+sRXJrN#Co
z(>7vRh-4V&J!MmI8isb|khC()hfQ^wMJda5uv#ghBA+ApV3?RhogOA8?%1$6!=prF
zh|TZyl02Uy_Ps%7Mhu=Trj0$zACoGu{NVt~9ITe0j`K(F`@>9FM42sd9Gi{DdXUR6
zZN}p{$l7&`cba`!mTD&#9<&*+=Pwx=Gydd1WnYhDc{~sStYsF{XbP*QPYrVe-N7(l
zh6rr<a+P3+R{-Gq?7Iq%U8KB0n3wKK8>MiYO)(+7tQ2qV4e&6O5bpuuan204q9#ng
zWoM8VWpFAWX~M70R130tRI<xg`$N?u;R`cXCC&^H+I4maBLeV#OSM@vSq~oMaG}Ws
zU0Np7fKS)&ICBPixl|fbZOC6HrJ*b1`vW?AyUC2#vH~naXG5;<o1FcXKy|?kiFos#
zdOIBvq5PpsG-Jg~tS`tvnL(KslrhgT)QpklWEfs1qA!8!J!DH5$1vuNovl>#XIP4p
zRLkCniU#<;!fTMic1n<jxvW)bjCx`k?=AJ#=p^&@0rM7omGK9;JtQ*fi>{f>y`!*=
z_A%H$vv0?8jKjGFfWGeaS?3eTe)qIZScW?{@Tadp{X{;6Otji2;`+;{kZ<2sZ~c<9
z1Ltpwm)-|kd5QHf&W<Y_*nezQWo2dGimmt_KYoIW+px^rXuI-lJ#S-gyQ(EC*7rYp
zPs5tloZLIHVq^Q_S>L>7pur&7D<;`~Yl392sbuqmWN({f2fh*{dsihpEJ*ed-qt6Z
zo?J1>7W#=vHY-T*Z<9~vz9643R6f}tSz;3sfAGygvU0qzS$efWvWa+Gmz;goii!5y
z22A$-;QM6r{g5ky?;G>`{=xT60M;iDy(}PibAI<~f&^Qd1V6ecNU*g@u-Ao~!EW|j
z7D^*jXn@+~{Jr=RvSr5Ma^BpIztKGnoHR?YG7FVqD*5G#o6XT&Kcf$yT`{({EV=pA
zwY`bOjqg{knmn9%<ikhCElaMfdFku=OO|b*;ZJgxykGf7agycHB+J+KmMv~B$?EcG
zy33JOQSSAZO?&FYr%>KnDgTq)Wz&AV{9HrtI9qf7u^uMt-~(FW0zA<6KgMGNsBk<s
zg!K%MjXdvmJT}2>5D$p<vv_RoKeq6^mjG>vwFe#$?+@_U2DUUja3j*Ucud7c{N`R_
zJI|Yn$29+O*~L%^SA(06T(~i)qBY5w39X5+YsKM~x3nFu{_4c!$z>aDcJhhkCnxZj
zr2c>ZZ|`4m|E2d|w%&<l=I#BL9A9=~!u*LhM4F`j|I8iF-2Tk(p84^##mncL0(S6=
z-N}FK?0MUuyj?tR2RwH5yxs8F-SaB(*wgd&$765LtHlF)tR4@j&lz}NewxDrGtVwO
z_Jz+P9^Zwf7>}1(Q;Zzm=0@^vVNGcz4K1X1oezG8l9$Y+9$T@Otv*w(-DJ-Co6Ol@
zlR1-jC|kVI)t4=saP_6j#$3H(S@P=NuCDoZ+R5Iui<YMh!U2BX-}fJNP%Oa5Y=3h+
zpscsTBjtJ9;*s{e9r0-NAJB|D1Nw@zZVy_TF5DdX8Cq%QRW{z=k3#JCEwM}rVmI1k
z&gPrU*&4)7J=vT3<K)Q+kT~^s_IbN~-r+x|U2aLoLX7wa`47w@-UI{%`yL)Gp7$?2
zT0QSeJlfDBK`aJmJ`VQ0ay&L8=^S0YYXs`&<S32S)?j`0g_A(!1bORqoWGcV?~NU!
zgm<$y4rUiI)9q*9Z6xooILpGntzfKu2gZF(fjY0re1(lN(`HRxqCXP-Z>)GNVF)mE
zt^NjGbfYO1YZsR#$4~fh$5lHV`01&urzbx>ZS}fq))C&%!mIvs&8n3vl519Y?HlX&
zt4G!)Hd;T&S9=#Fow{a4tDjWftE8p5)^0tVILR}*s$yl$lQmDi^u@OqC!1EauDfPc
zo1sLq@hN$F4K&@<5}Z%IUGvF*h<7;f3Zvi|vQXJ;FHQ`v`c`YhHoRGf4@I@JToA5A
zxghUV)#O!}w6^JgBeR5-PYNVPGnMTz>BHXgIc3SQpQD1S*KIVpa;>RqE1HJ9TC?t&
zwd=m!jUxCg2BFI^X!$Mu=y+(n?&U8UaJDaz-TtEo1_a3GT!`;DFVPDHgh!v}9f-$#
z&pQ&2BRua^Jo+)C$Ky!<ag^u%9?$~MdjXGy{$mktF#$9HErJpu+I$?1&=GhH`i~*c
zn*wOW^U`=6gUf{RSmJpn;&H6!t-xcc=Ut1(asK0Y|8b({-HewfdERgFScVxi9;f(^
zS6JicP~%IDzPJrNz~lar+B>=;?0Ed*O+Notrpm;1Bh$$c$Io=jk}haE*=+N*Om(tD
z?3)RGw=48?gG(N+;Xy9t-k2GEOWQ^`nE%MUsqiM+baQz#0p6n)W{@YVy<<!wOxuo1
z&mOL;&!)d!vCwv0*5KG<PDq}ZIR4w?wp#kZN#4nmH=6YA>i;~o=BbUgd~WTWBiEoe
z9;`Yt;f(aoui23&e87&Z-&+yZuU3Ug%aR*TyEr-9^q4g=p0_QVr;}4e2}{We-IOHn
zRY~$HOj^5nNipaQ$=U1HUt@%Sa@u^KGx_4=;j7BmE#Bbb<d5)NHg+}s009>#4_&o5
zdCjUh>#bc}4FIo}?dGFwzmhmB&LqZ)MC~TS#{?<`-RDq{zZU4TS6#F28g!^DDOHTX
zIyUG>%Qr+nx_J3G(+=nPLUyVD_%F|EK(qV?a*fB$xRenOj9iD~0Z}^#56I=Ucwo}^
zdpv&UKW@i%1fV<o$L}!{0d$w=eT>K5IP`)N|KNGk@c5(u_>=$me+s)2__m6pFI%~9
zjzAzBA>mE|O9tA~LgdJ@Eh1Y+mK}#u6gzejlM~w^;dT>_gc}m*eL#Q$g%-X-xe84=
zQwY#fptQ6kg>VE2ggb=moB!^ceWPc+>Ejoq@zd<i&d$!x&d$z07>P`#KmI8aiPOhA
zG6(46&twkJ$3ynxVUllxUb7!>(DYBxn-twoA6qC%Jbk=nKi(!f33|tVY>h;E33``I
zGWvMWe!Oo#KBP4!{qdtn1iUyLESg0u8Z`4r65X;0f?&z88`#xB5&Q#}ng1`w{|A`=
z&7wp*13S%M=i>iYwv94d#^frs8_1RP2W%LZ^Y-zKwsB^YxV-=7@m(ChV0J5L?-nP@
ziu3bv3hXivWgg_;Lq5I(1&n-r43l+Y-X9cr&oI9~IPjifet$^dJ;VI|u)uqU`F$+#
zo?(7Z7N2=IpCH5hzB2HhVSZ2DRfNwl-cOamE;w@t8=?YXsMOQu!KWYH7>(3K?cWj1
z@?FM8SV1Li=+?jkutLH9F9{7EU|;8lU1RUfhPVG-LH?aUevYfgCJYlEyG_Ba6@<Iw
zAMl+d>#I%Zz^e-KK^{9m_xHJKxW~=*B)skm6l`*`x>hgem^~ZTu$0h>1(_2~mb+Vc
zIMF1{=H>w$r4DNM;6sQnfN8=s4-I&_8^fL^8Eq0Mn9xWQjJ1X8OVIlf^bc)Hx+DnE
z$m9X^2YS%Rmf}d2%%OxghTfqiz&pzYI7cHNdd(v<Hj-^8T|w`MbH7j~#KRQUBn4|+
zDniDkv(w>GD$&SPft%oZ+mTMt1{xlx(EKg0t+adzBpjw*rQ^aj>h&lpVFLXEt0lC`
zPdFTnj1}A}%D)h^`4@1&1vq%{DF@M$#3?-B^gSH-L}Q4y*eNKXkf(-+hx<h%XAAT}
zuA?YAoA&TdQL5eO(SvGlV3lgKT{gDtL5K;W31%dImlBde)|z>MIMM~}gWwzyTZ_~~
zVNE?n(CXhepQo)<d;aQc1^046@5fv%1)naq`RnErDr9mL{lhQ)p!;Yf?)A=Os(!pY
zLga@eQi_CB^~Fl{zZUZK5{ES|t)sKSbKAP<GFD2++tb@MtEX;>M+kloLge81t`M{+
zk9|baCza&E(a7&a)1UXz$i-T*UL#qc{l}foLp07L1q;(U9(3=1+)xZc!K^&xc&yb5
zSu41;k#9*A=N06kwSyF5ek#g&qp0Pv#}%|2MH^n0Esuqtn2JWeFR%_`mDyf&p1R^`
zsx?gYZTE<U>N}oC6iuTDdW%6Uyz<Sb)BqodVR5A-Hy(bvA{uEG<bK0VpWaolm2{>9
zw1!prs_o?BxmPYrkRpLrBE|uULN4gAa}joauM)^Gs>m2Ma{)vK@IwTnNeq*HX$S$_
z%o<Jxkv2_7z~uz`nXg>oxj>HO(FS#BdqaCSe4;&=w8DDe7%{#E26`YKo{1(Jd0+Iv
zRXnA`kg?~wNv$<1%$zT<cbENFIYGf%A^NY32U-b@k~vjr@pnXv2k?0!J6bt$3?kc*
zyyJHYEx#Az>=~&c{S=AWd|fJcsZz$-qKttubR99<MtPV7Z{ZR5(MV1d;pcy#eU^A(
zdODYaeH13pqeUO|@|gxYc3oeqAe}C{U^uH6yIhBj1NjGk@v946wx2Q+-UH!e`KFbY
zlW)lXn*>Ywr-fA!Op7V^`;rm*Q>SAVP0-IunPwecpQHM{dEm2|)X<#C{7Gr@ae~Fw
zEOpS#=p}PL)4SH>Xr+*gL?PSxn2=HL^1it6!}+9ZMF|Ip?rKEzbXXssA-ZcAD+XF?
z*dUN~gjsw80pDv9jVu$G=%GD`wV;4|aJ+!;WFyKNLoM^D+yuQZ)fMFNG7rkxjfbDl
z2+7a8m4>Yl-1wS%)Li33Cs1+q@nZ^dvylA5S?TfZao;7xFm3soS1Y-@B1t*uO;`%W
zl{b+<Oi$%jDwW?WDE|vn&Y74YPY)=_<k@iCbLk<>X*00UsEqvyeFFWc|GZ$uWU!Z?
zy^DUApx+Irf9Pxf)`)0iHo<t%N&E8BpkStDy78z`_@+YQDvN4xzhIld<|U#5WAj_x
zuGB5_S*>BgGKowZonV25pxI9)6^%5AdcVnhwRd*XdVnNC)8?NGX<y|ef+A|Mi@i;0
z?al(R+aV&qXS}{?X9clJ$lz2~q&D2XKxoB_+Pl17qU(jcR`Q~De*t3=%ibCM88CZe
z7-sJa!|ZKgn7u0uvp0od_MR}z-V%n{I|6tFD@$lvPK-tSunpB!x$3yWn<Zk1xO+o5
z`DD5}lX^u#K1CpplX4I*SUJ$#Gdo0gUL<E^-;{?l;2%o;H;DTG!$%v<vbwu#aqpsT
z+)mkwRBT~NCgV+3R}u?<&LZXI&~8P_@C3amHEQS6-|=A7?!nrry(q!GxrpgLrSg$p
z<);uM%6a5l|CBlQGEiyxCLz*m*(5AF_;k5PJ?kbvuV6GH=V&AVoGs?;>l`1kd|X7A
z6DOB+cXuxA9jP?sIIjTsD9YG|hA8^(obU9b$DaVDI|uX}Cg=goOJs2SDK=q^o*L_w
z3PAu%rgfwSb(rtb$bR&R2UsX&vyc|RJj3w&*8}h02*7U!;4K08tpNOX0Ok{;T;B(Q
z_w1bF_k661Va~wDFsJomnD3!vm{)uZ^ASCU`Q$6ZoXUk^&NIaDmjQae3cz0nU}K#M
z{v&D%50_USfcXS1zaJWSKP&(b55RokF5~m~Vwi80V3>0*Gt6np8Riqb4DTMOk1y`y
z_j?51bM7L3KR)oDGXU^=z9)rYK6A+M{sH_00`P$W_@DsH`L4J;&alStp@HAC<B{Kg
zJMf;@v;3Y{dknKbiDAAujbT<A40B=@h7*DM5I-vAr#1lB1z^6ylFQ>e)ES-@_&rYs
z{JuW$o-cIa_xZs4<^bFhfTsuG)&M*s0G}9uzZZZ{3c#GjiRn8z@SbxO@%x#9_iX{V
zJpj)Nz+D0OlmI+00M8G=3j*-M0K6ywFAl(`2H@@h+!KI%1Mrd}xI99^TTZ?PcU&DA
zN)VP~L&V<!W0J#T`B)Z7ThPHx0hj`9&BMRHH~?QBfUgL^s|9?uu=4$Mgj1(uM<_wR
zD`l(5*?qh;w9MpewuO*}0;jt@lgxZdAK=46wf~7HU}NwPQm|Ttg?BhFFYJ;id5%Kx
znWDkNWNmTHBsxpfHl)awqr|uec-58KGUyi7?c%Ih-fv6ga(60ioGfac!G>77LC#Do
z)KoR)=P1}uh^p`Bu3>+N@0AKq#1)OSiLTj?tw@suCU2sgHRJy#LHxfN*UP(e6!~a1
zC;ILJcR_LIrk5$){=R7P!R(!}K0$ZcPP%%s!nB)3i~s4w1IJwVRj^JH^d9WmYEB;F
zoSAaXVbsLMgKUi8Kk^6!%}p~Jl5~bNS5==1PXrT<OcxYSmK4Xs(;^U-p!hJ(T5H@l
zCbeEBo2<%MAINs4-It5HKjeOD$AO4cL$iX1OE|gB>7q81E6(%6{Zqluih3(~RJna<
zV&2~r<S#|#7qBnQ=2tqcZT`!I8MdNhBjysK{ShYHx<ueOGGhv4C+K}CWjRnx3TN>~
z9-SPiF67hosrXHyM3<Q(4a~79s{%-g$&j3<8|N@CyiV<>VpD=&$MO<tYBoz}vFRcM
zvwPp5pzkWs7jnDpwkP&!$rX^v{6WF*5gZ@G)%*C^=Y2;(KUJXn`F8DPiZ~C^s_D>6
zgrILP(%hBtbed{KXO+_2v%qe8FfJ!bU1FD=bovg85MIVGu0JH$wvMHglOw_X@veeA
zM<9=9Suq#B)?>#wr=WHUe(mFA#q3g}yC@U^j@>Y-7Yl5E#xiGEtVdScexwLN$FxJa
z$!5kfra*SuAC;O96<u{AyOgc=<{h16w!Xf(A)VBE{4T+{r?~lWeZ)C5=RAdo&7uY3
z3RXI*o0&FO!TYx${wCLQZ%-2Q-3A5uzm{u8)~;tC30ltHHZ$ic1@wwGkKzf)Mv3LC
z3fXEzHI(jf%J?BFcVRhpLlnvkTR|ut=qo!uHvVXAg`O<XV7bmE7{9}K0X#1NQ{ZdS
zdkSwYf)TbO@%soyohT3W1ufY-0>7uw!6JML7j*cbhoS+C;CBKrwyL;3{Qi9bkCq-#
z--Xy%H=`+?#C}<6-bN$85&iNHmPMDi2#!o`n*5QF#kYBSwO4YqUPQGfh(z=rYCm4Y
zsZ1dl4_H^jvgmJ3q#Lv${D8$Z$m>~@yg+<RQ~kr3_%e{P2##>!LB-%<hXoxxCjj>Z
zV2Y785AdtFZaZ|1*HT*$yegRWD>q5;Wj{8R(mhI7{Z!z;>FTDCJUSnU%MZeHYDOb_
zdHoN%=W^ZFFo3={5~Ho6<lQS3&LnA?jxeZH{)Y<Hw+W8D$TfR96IlzPb~UbT5CZxK
z-o8NA*jV8=O0{Q;1`p<Hk$Bs`#kL2M9cD?fdj!7mU$FUEtm^Bt4QaaX1VImBqw8)#
z{F8Eu_J?RTUmKpLI2yT0l<+U^bQqF!?+ATVXi*GNfqO3Fwr8rdl`WNpY)#Ga3gx$p
zZhM|x{AT|T)<qT+m^S=~%9udEWk<W8Va$s!^k_vQ1Z{ybRM6^Dv-|B-7dHb1?%AwO
zTsCG>E7}(AI5DbRB72iEEZ5o7)v=_r;$cNh*b6g>SnxU<j&_@rht=Vs9NO8)%?P2o
z;-B^F5?^<nFS-P}iz3<0gE0+Qb{Sv_TrYZ05$q1$!Ci_K71HvW?QpV_^UX~N*9#Nq
z3k9p)ooA9;v4<3Hv5yMedW{DqB8M86b|-tg=hwIO%sWHDXP+p1P+zkaa(P3ZBh0WM
zgX4ud0B?4t63`Up-L3-O#v<g2pRwbgQkXJWFy&01LnTw<e^wgBjyf=9bBU^Bnq4+h
zRK28B)s+an2vc(G6GYXovI7Q64iaI8w+Rc<mOdv40%BZ*U8Y-+vNv35?E8r*;!Tzc
zKb^3-;N=RX6}+=Bl3I}~HbSa@L3j!JdnqG?cc38ytxP(mh@y?m9%$z<2J$8j!V0JG
z+RY}et1D<X(s@e9$lrNRHB&TIJ*8D6Lw*cZ8a4(;35~VH`BRX?;y?wfQ;dLpB~~2X
z!LYj81lA;ng>-tu6s(-UinCO*OL2NGolkWu*ar&ilbNZ=xQp<8&CxVUAf6`FgN;Fg
zVhU3a(*!2e14Ic@$?5^K8^fQmh+?3)T*xP;?p2!ff)MdrdEv;a7oYxM3%{Bt8aZDS
z^QDW-qTbK~yU!PG`?`2|q<>5_C#Y?uhR4zLcRb)hR_Z0QP^PpA;qo1gd?jSm-6C!B
zu;<(6R9s2bh7Bp+7s^rze{&-P=}O2^Nw&veh0ULdre5rD$wH<%0#Ub`r0*ec=dtiG
z#W79)@Xi$|{wo`KLItK8a8yt;wtg)7bqlYqQG!&VJxaq@ivnEU({^()nz>QpBL#P}
z?Pk-@*9IFNM<7L5SMe4d8vYCqbK?lW0upxOnM%Fa3K4n5brzg%=5R&DPzCo4fjg9C
zx*e%JQVk0fyl)G<<AZIjyi92;Z$F}~Pxq%bHbklQbW!Utr_fB|k<2ti(Rre0KIO*K
zcLZXctCYrqcP9>ld%|!p74rNkTc+lak@Eys5_*Dqzf|-jk_X|z=s(AK_hxn2t48WH
zD~}^1Fez3$s*!lpy65_@&+QQ?cyU@piw|RwYN9JUl5|sCO%1IzwVC5wOS2(*5Hs40
z;Y_o++$l_wdGi;&yPk(|d)0h8I<l~>x3j6Ux3_EIoU4gnVI^?*17?mq6K+Nz1;NHs
zh04rzN@u+$2>+F18OHC_8CXs9Ul#Z*+bD2v<eGVIfkmG>SE>1Ap*i+vY#6>q%TpHW
zifa_?PegZJ%5>Z9H!@|i)sV0-0sTKApwF^^wpTaibKZq*4ardo`ZWUmU4JN(O9C@Y
zA7O@d74N)HBF4SdPqZ@+DySR;1kp~hGs1*oCI3oj2`Ul%1ZkO$1IXM!Tvjx40)67a
zV1ju;=abC?_=-|Yk3rPJ7`I(8{o-KDW9aO#mUD~&TE2zH$5ML;uWq)2$iZ9)M?SWw
z-PO<ZYqu|&hl+N7uT(qZYm|2G5bazQY-ju&g<OuEKs(>$dY9%G^|sCT8r!O1b7U1F
z69=&219t)mG-WH!v_ScVb<S>r=mmT+0gb|&38&am?Jw+uAr`EUSzLCaW}rTX#|7ZM
z1-v!LsLHdIrgBgT81)7(fne7b-{g(t?g{z{J9%U@rM$@-afL^TiDLk(1b9ee1>+&r
z?6(bqd3UpzwPR&dcvRu}iC$-bKZmk)9tebO>BogmliOh+k<6ip7}bC|^bP_5m_y&7
z+W~Xv8FpC#b7&ac5`Z~03%<icor1BJ4INiPENGbc%o7|K=eTEQ{A{Kwx0izZsbIsU
zfzfR)!U<Cg9J-0oeVlX*;oJ#k5^uvBi|H`JS3&R5gFg6-C5dMte|7VzQp8MA#6+GD
z%&O5|twRR9W-RS4(A~{w&YZM+z}l|dxq|frSc=SCX0GQ!&Uf|n&eN6wh68uEQ_2;B
z%Nwh|R$Bb1Kv~B<)}Dl#nVuT0AWGMt+qIDjE|Vwhu>KzA4N)WCJj~22mVScJ5=0ev
zi3Z4X4;+DyF3$N3qVvJDVM~(Ils-|7mw#4t(CtpIHq-LV%P^1CXqbHcpXi;xu}b%Q
zmoCITS;0O>U=MV|%Bb|Fw0h@AG%{S^F5}Vc-+%y)6`!H7iX9h>a7-P}P+;EYga3e$
z;ez48#A)mxa%>zY4!D*6jt6;k9^*#)#u=R$IZJ8u7lQB$opd2_1WA|XVEUb{)kyLS
zyt-PNUf9vOtnOK=FifsEBpiBV3hRLCR83WL2FGHmDYrgkWFLj*XM~LWo|%n1Kxq=7
zBh{BEsQ>ju2jaQbHJ98**m~GWLEJ?kp2~X1td!i=n0DkZD<(YW?7|%C)>-FM<q6_x
zsp(U$voL+i2%HXf@lYU4W|mh7h{eAKv7NdP!FbU0IsLd6yI5)bCeiroxjr0JgaYy2
znNPVc-P2ZQ>YK+LbN&jmC8+IbT`f9!E2D#B988dI*sj#RSfKCB=%&Biu`f6$6GS9i
zQZjqSI|BWhV(HF2O?Y9_%?BVL-3i_iM5DcX{wPIkLn@h1XB)KD+K)u-Z}E^u)Qr2$
ztW9b9Y^oa%I@(=vZRRM-PD+<_Xl(njMK!qZu#kZ32+&G5%u%YX5=2+A7r3S>)0CR1
zU{M}O^MKfeJRmu99?U@4!=vaY5VNzz8Q$+%JVPneW+%a*00jX)g}wua;ROL0SunsT
zyg!Nsq`kSm$xbxbvDUii2EpW)nNjE>I_^nP$FL;B2F5IbI)UdIzJ8LH9xo7Xn0#@-
zIeZY0`&Rta>4m1QITaTvm>h}^%;#CAy6W2&E}2c)FP3z7b|0i*^T8EZze%<R+9`ZC
zng6ZQ)Ehh=fXN$q7{N<VB9&6`b`p3!!Dhx*DTML~12pqF*Do$eaG_EuPoyCBpTSDw
zI7A!PD}0OrmHwT%V{D}s9G^{)m_anrC}}ID2*!g76P#p&CxxUvziVQ1$g7=I2){>+
zyeGK&cI>|tu%Zl;!#=@ee+lcwdf`q{Z9nc6OS++bt*aAR#|w`rbv`A~?g{d^@<PH4
z<1rr%0gs<$!_o$)xO?56C;SA}P%3J5KQRN(WP(i}wchWcmFgo(g=!x3QJNLH?IVuG
zPBtOPq6S7!7^`m;J@f((`F0yYg*$1q&C@m1U_7AUJ#M(0NA14BHl^;XMBQ%JnlAWE
z#^~aO7@1seDae!q(N*q;gws-!kP)-`rGk5zkgrd8LNJ$GYJTvU0&9O}xS2ssY65)o
zR+?I*$a2x>h|h4-Xq?ACT%nt?LAo{{!c!7-T`jpuwNRSt1?ii(QWvn+G+m2eqFjNl
z(kK0aK@&C<`{_h(*uda3Mw1BN-B@V{hI7!oN%#qRUut0NA_m4nc56ezv9Kq>ru<n|
z$yB4luol5=Kaq{~<r@jxq99Kf-2MhLt=+pqnyUXw!F}AY%npqQgG`GpBg`<S@j)yw
zZ7XX7d+r92Jm6I+voJ3zj5%WM$^%0wsSx{ykdB|b;eZ&m5eimbU{$ypZ9HF$bo3qy
z?rs8iVURuXrGy#A9zK@__PoP7$BP7{0ccz`|0I0ysgz75g-jjSPHAfCcV%7QAdF)7
z=JUw)O@Awk1W$mq(cd9f(0VZE+EIdlX9eJn01R_b{vI)#5=NY_goEbdyukaQ`M5Cf
z9w($^d58&>Fk(U_j5uNmQzqRa80IOz2Y=)VH}K;(^j`7@#tZ)*?{5pha0bcuw+G-m
z0`Oe{7;$0}A8}$5M%*&PcLrsx@-#)(_{<|@?QK^0{bpEr2L4T@pbk9vl&j6#zzljI
zFVC}E0j2l}kgx=LO)27ZQN&Q*VCN!m-8e3)T%;7xEeaUJV-*Ep@zj`0ja6{#1nx1s
zB|w?wwD8q)JZ7NHgPg643TXkAYG_cZTP09G_p6KDqTrk<aE7u{Ky8R`!3u=jHcu${
z&x<DB=GPh5Y*bto&D}b|DNWq7r3IEW39OiNA|{cox%>1a<+8<^B~14n@98c$=6}gz
zV09ma&?>*nselCipp^1EOenuRi-Ar3(g^qb-U^Sl3(7BH+k@}_s3k-sbmQgl8J>3s
z;~l$&z=bS)z{@*ld*BS87G^=YiOmD-zp!&3U29rQvY(=RG_%P%%}Ml_=-xkavswC^
zvNgLZ&7LA~lPp?hF>Y^5E99zY{7S*UzTBsOqtqd=VaVrFldf&fRl)62rj(KwR2<IZ
z$xjJhZP+i5k?`hinYm^bB!GeFj`!(1XafAPG^&y^!PbciF%5#4Bc0^aqOPE+!IOpj
z9O%3n6t3v5aPEN$43mA%4*{otl=~3AWC|oFqrde%h2T+w;9kZp6lN`+zoZBMUhIc!
zH`n0Mgwqp`WnVP1+=33iH~=3e>H_}J0r(6t1P^x#AlG^7lFpu9q`bLGVFD*Xfe){m
zg|SG_)mD7auQC3H_CEzNH?z~j*p{)QQE!48Q_8rM$4(9}U2p7trQUyudT-(>5bGrb
z>f+NzZa=3Kae*k}3l<;aI>atY4hK0jV|5Wko*s1Lt~`LSDNfgV(FV#qrREU=bt$`;
z+X*kDAe|tjy^@U%xR)}imQ?2V3g!rbxvVs=<JzM7CBdj)%kd3fyG7GU3I)xg1Q*1F
zp=M%g=u3sRllrk>*JVsU?Pj0WHLJ6+dr|MAS&QZ`q1wX+Iw!(`KW`f27t461HrW3y
zsK2rFv9c4It1{`DZz(LeQ55oT78g(3P~aQr_qxe^N^@_7Ks}A8JITG+&lT)X1@|uD
z=>j9fgi^}fwweoUjiBLO9_Q_|I%q?v4hz9B-gD9w7#P3e$=22G?-2Y_X~C7E?)Q29
zY7!2{?orT|3$ZVEqm0(Cbqdl9fi#&FyGemiNw>u50kh);ZkJQUCgv3G$xK!Yli37a
zLJ!o*4Qz?|G5<8HwRd)pS2)e-helE%%`D|c6VfR4yhxjsmKOw<Clzryez$^#yC?8~
z?ujhdh*7W#IH#Z<B2Zm06vm}<<*Xs>1QqV@6Z%QQb`sMbrbX%60bC*8N0~6n-jSum
z-*hIjzkcST%OWjk5ItxU3>>Vl@i2__F&@BGJRogEk9U&*HaNZ3^&8Gli2?ZsA3KQ&
zhq{Wc^VT-J9u(M*IstVvR>g3o=7j=xtm|Uq;JiUWyFm2QS3LHYntXP3&>3N4pA)9R
zwkSFpYA09qz{CPU>TYf<nOiokGgh1ME*1oT#sphsm6@Ut%o(Ggtghvrfk0vy89xyE
zH9>EEfn>8d8mSTj2LY6Rp*PvSXs3f+*@bcXf9;}09Y-j{aC$7nP?htnYYx&`8{ZOy
zWzqyekj(QxSP<k+VOax*+Jve1GQtiM(}zV5_@OxYX-E-Xt3?l>yYXOj#GT%y8$q$A
z2&?UTqRS3(NVKLqQbBssR%B|rkNepQX67%17bcjT*$<RX<uOz+yrtlbLSd^?=aE89
zHt?d=Gk9BJ03?X0QY+;yLF`_vk4$z5I>(c4$SQSq2#)T{rk_hf(tnA>GFcXB7L`Ji
z!Sja)eRD4h6(pPk4a`p5E($HDiT00h0~2O%rUe0E>fHe2MMLH?^I*dw?}6t09x23Q
zDVzJebMD_c2aing9{TwvT^F2+C)t*prh^q71fwlr1>m656i!Z%i}%34l)mHP-^0l$
z@oy&>RPuW`6&e3URwi9dboD~pd^?*@BWlA$w9Fg3uvrtOZBDWPX}cn>^wssEul#*`
zc9c|{tDwT=i3hEDipOI<o=s_n>g%GHe!=6>Y@BDNbt#p-Ebwl0Lxbszoui=MZOJrr
zKFxGe7?`=j0EgS4iBbId9X!96n*}L14qcCfUEEcGrxDCu`66p>6HnuIU!l1Z^s`cH
z+kJ)JZRa84GJBAQd8uE6{Ltq?R45)6qnHI991p-U1`)J#7GU6?S!#rv(}vnu>k(2j
z+F1#7??-(Fl&aTP=2Nax?hu{$cUDsEHsw#g^;QM*DuMZd=tFY}LRcTd%*Dfe3ie@!
z-f<tkz{8Jrf@#`pp}k;o_GudTE{Fp?DE;Xo9>mrwExBE^<T=rj${s=rYY9A@c*0sz
zPw%)T&#}_9+jp%kn1~bfgHkij68bwH6g-Am;75p3jH)&$&k`&cEZTBpx6+nk-&X&T
z)j;HMTb^Y-?yquqHIE(ZFwMwmQ6T`0Jb7aZ!^Q(ey=nni)k3t7V_X>SN7|c@v`y<5
z1V3)`ap|t?44u!(WJVLsUiX_%IX3<za3A4jFZB~|cxNywm1c9cQP`$GEz(JDwKSE`
z6ZE>2PLivo#jF-!*20H_Xk&9O3VaW1!+C;tUvc|A2L@d3!xY>x0=K(}cxPFo?P0`A
z%R0g6T}6k|wZz(^JbesDZ<!m+<_N*{3eo3zoWSsju;T=R1`XmxEYa0MGzn|=;(em&
zE;kR{gr3;!uTU^Xh)oX<U}M1Z+=x?MVI78DN<5%{L#WVYFq4IiHBNa8q5ByZ0T%dM
zCCPlw1c`=G@u+D311vTs8i-EB(s13Ov|zPp|2CddX3d^sFVSM(KCi_VdpkrpaKej!
zT%xr%V|Mk<wwTX)O)iBQ^MnPMd+|Ui?sbycV-%|YC|dkjaS0qnMJ4Q~l<-?o!gDO|
zttL)AS4Ex`+Iy@}(BBnoyPC}~GhtMk<7Elz%~CqzMEW}(2+U-z*7+IDOb(MZtfxN{
z)n3F~p0za<nh*XFTcfG+&qZ@v?C3Pswh8*dF#3l|<-Kk*3C06j4=71%?0AJ%vgjT9
zc`P5Ev65@Wj%ipcS9>o|@%w%&V}Dn09=4SkVjq&myuV*hI)!pSeP1c$3?URl*g=SR
zd^n97bJ=`0nay0F6fjQ|u)9xr9HSwuwO5PQzQ_H8OU4#0?d;AIVwmO_BXsW9oZq2%
z7`3Dt=p;fa`7@>d2L#QJvIcY_iD_r0f?Y1K``o$$H-sc<^{k%btrh|@g~yPMplsoT
z2Phr<kzuY_I^cnL9Mi8#^%QGTROx0pbTFpqTng@b1QmsK)ojsN-@m|(RnL`96*aqP
zc4QPQysT7M5VCOq%SIQOa2-o#^&U%zVX{H1GV@?<TgAL>2c_wn=}LtOL1vP9i|CK;
z?wa{+bG8ub0J5^9^be$+=dJj#Dr&Mdnr;ESkYMl&-2@mBNeq93$40s#h6PWU-5xxo
zI+@A<g<NJ8eFq(Y-{&C!dj|v7**zwokmh||Df)GXPg)%7kTBA4d<qYf5+rRZz4J-)
zvTn66sOs(Q?rLAs+u5^<3NP+H>r=wq%J(GjVNkwT;1Vjdf|t8A!>5d)M8ObuQDLYJ
z4?d-3e4FUg7yQ;$KCZMbxI_-NF6q@{8Sh=mXU-fzOfY(jn`U>j(X^SKWFqeRFK${u
z2!B;BAA3+~$7rvCsB?+mjw2sa+A$Cep(m`Ds_C8IOM9B{yILK}hJ<wmYmU|Hg!pXY
zCQ$|kI=WrRCZYQwL{a(=RjqJdl4xY9XcEQ<&Q$Rj0X#v#zu~RDVijLSSI}hFDr~z`
zQ1>*;j-PBZ-Joso{Y1#l7PbL+Mzji3i(u{&b??FGZvWq;T+!AvXNuZ~IK!6Ik(r*7
zd2KCukznl(p4LnV5bgd@{_s?)Q(@X#QS+u^!Z~-Q7B2onf$rj6P2d7~a4B*R`KAA*
zRKJ(NcW3Kxq_99&u;o&V6x3Y>>LL~y<5+WxSlT9SsJ)rWNRW7yvQp*o`UajoFf&)i
zTQBkOp#Q+)I&ma$D#3U#+LA8Ds6N}2{!pQ~S@hHq+*5_Z)T*Xb!GwwxQVO<oQZ3{4
zQ_yW)-S8hOBFt_5eM_}d60-;f7g=c__EwHcIDJ4f-eVrTjK1UH-`_^xB|c(ZCBBSx
zUB|*D&z#q_YQnXf7*zA!s2~qZrS-53R=BkhbkPG+ulI4Qt7v<mFg2amHk}?4xPRt;
zGLuj~SJlu|lgjlfHQynypJgS92-pI-lH>0YX7Pb$b|w3leei+iTWu2}e4v@(E%f(K
zr0H+A6CpyFCCT*HRx8&Erv8^32TcoQX9~KUNK8-_yrPx)DCBWmc*9TdCONQq1G_^o
zfMQ2)_KLyG1R*-U;|8<(f>E_U!FYg%qufXkiO0fakr@_raPZ7xaQ`JJ*e3_@FAcy!
zLB2}7uP<I^vwMcvqfL!}5NzGRlaJNHHb>*H6_L47h|GVSu#)zML0Vm#I#9tKE0oG2
z*`H(?+FKeCOqHMpmg-M=To?UWd~4%)({W>q=iw&G%3D>N`a+@Ue!+~#dEDFCkZd2D
z>P10+Tr}wcsg>!n6&$`mV^9NrCf7@K1ml4e9m`QGAf7iQDc|<hO1-BFvUhT80vp6h
z#WX3X!v*S6*Zt&~GmaKYk@%{DJW_Q3X>wdM-3aEuMaGkqLY4^%hOr#D)h%|6E>f_|
z1ojV@guq!SGn;0qkOc8~IQ;|v<#nSnIZcKOVgBb*NwR&3Alhftrnxf(C4(I&y}&0V
z;(l0Z#_L289!S71c^Nq`HKP|f0zV<d;+fG`y;oa2r*HtHS5Oe_)2;L!%?0ezHF{x#
zCWY!hsPM3rz{g&butu%tt^r@n<sBHNbCfnE1Vg4WL(C*vQ)>b*-c*ps3giXs=xI+a
z>{z_0YhiCyM@M&OPtPcYcE0!x3$pb*l->Sg4cT}3{_aD62hywF@saN}WxgIn#o}T3
zU<*3<5CPvJ{pRpv6vd~HRJhP2xNrmyY_oq?Uq$Zc*$V19F*YCOzJq~FHbfztt4`&#
zo$oybb{A_TPi&g#3e5R!Jw2Eh!X)Ptk8ns%Mry*!cs0WM6U3fU_GyJ+TQkdyTSk+o
zTpL8c6+}PJL@$M-u5H%5&fcc3Gdk<8Rfs;svk4$F&d=t8%HXG;sW7}-)V`A=oi<o_
zlj9Br`3o^~tYp$jjrrG^HBHAd6?`kD!IlYgW~l3J+URxpBifbP?-Zmz<BJ(N-Hgcz
z7pF&``IN4UIRbSrX919yRW;{n6<D*Ig1eKz?JgFQ^iRFUmJ*V03n9rkPE%tsYtS~{
zj2|nNJ|HT6%tt1hrODbm_bSM@3*^6ZHx)}*24Toy!-8*{goHiDN~vgFk=Aw}#|d?C
z3iq<_C?GGBwqpLVAl@Z7?CS7*m35aYbn~sJ7|u1^%iuPh62T4CS|r6VLG&`-LPvJ@
zx2VG6!=e7P7IZ7J%(J@Pofyc|nzNX&XvX53Zb3(I>ocJpSr)lah>$ofPKWl$!AzP}
zI|(pX@Nv9bLlZYD#)Q@wjr>52@F?d2OIO1|Qp|*u@eE_til9e4+-PJb;6~$p@Q%gf
z#d|khBXc=Vn?2v8+QMXWPfvwlx!x4$W6YZ)l*Ww~ecU5i5*w{xohw)}kj2@!D689g
z+bA5M0(FMb%Qt<(P5BgKw>MSQq>NjyDw)4Pse6s6+wH0%qm)T<fGNuRf%%jg?+StW
z5!WlJjv@LujB37*6jX0uRqF;}roYSC_sjBC#2AFN(v_Yxj&ym50W0B9`bA&4bAyup
zI2?Xq^z;3xp#RB$lprnaIHl$RqULi-ajtTxQZwJwikhEbw;7C4e;eKy>6%%yUQlpf
zf9hkqE7T7XxM%gpjcYUA5P^G!Kk3+v92L}px0Q-dq6XuE8aRk24OnvUl2V?SLbgQ<
z_t{;b&u59lVGe{()TOn}>^+63pTg6fJ#v)mT(Ic0w)Xj*@HU1C3twJr6d6;FO&_CW
z8?)0>IZdlvBe?bsbKKsllxroX4N;i(ifHw<JnLXLZ;FC+p=j@yvYSXPG^3j^WrdBa
zR#D?*u8~qyr?B!2L)y)Dt?AoE+(frZX>9Dz9zU$v)7Nf#I82mP%iP8Q!IHxsMA5Wy
zz2NpyY>j17)rbh6M@=Z+W@9qSjcbg>6D!Um2mmV}uHWTRUS!CgL!~9?7p43<rwKzA
zejRDpo+JHqmGRfTVoI5a2T}2OK*Y)Hb1qgEQ=2o>o>#i&alw!K-MI16l(gnGIa+Tk
zH?=?D=KAdChKuqzF*_Ff-={p3ih$6d0pKcTWeGFy`2Eg-_i#+g-|rEC#|L2SYsueF
z5OAD@2}9Qxracwrog|odAj`F<v!>3-r}k2C_Yec=6!wL%9~z#dFgG;YOYDYjr#9eW
zH#EZ#m@}9tGxH@WrNNTfFH+f1WuxdHcyX$TrJCi*C1#(;c=GLc5XE?!5I8e|(7B8J
zyRUXL#f||Rz3hPIw9{gR89x(@e4T0bZX-s<E-i9y92!9nWMn=wk}^z~v_@*^l|b~9
zS79kj(*{kqn&SOL;9kZf&kt^8=K)sIVbjK5!V*1!)o?zSuB}bkV{6zd@~SbPm${_s
zWsz03&2HelBj70015Lm_N{Ya#&gQgL-%`;B!`T;Qy~0Vl?YN0j;^j;x<zkxr^Wpah
ziGI>`gt=xp)llBAF+SoQg81iHCns&*<I@$qTLj)qtb^e<Vrnb2({*<XayRg%f_E?o
zyEJyUrJm}aK=t$&^Ic4*jFk1oG|$N&M14=OnSm~H*XYz%{8wr1e?<S>AiLPN4AEQg
zbcXfNBcg~0xd>;eI48<8N)bO4MZC>Y!jVfHns${^z+6$lp4{0u7eptcH9zYZuTdE0
zy*x#ltZM~r?`DILk$c%*X`+Y-Y`cW<=`MlvSKcG+>S*a)*s-X)4x$`3sCRg+!|J8Z
zwa&(TKiUt^I${xx^1i?WJj7ED9C)*vP!@Q<zX!v`0=UM55xu*vv~a~XDJ_0k^vd-d
z(^B2obc=%XL(wB!OV=6SsNioDb*^P;WSwRABOuzEHF}mPVi3>YjYVeIH;94+ab*Pk
z1Hm#It~A4jmu^9&78bWjRDYe^QSo<tZEVUu3L9<_g%sTpir6un+$2wr#>Pg0A9r&n
zEu4@|=zpa59wv0s>8wG~1@7?E4?Om<{!56cA$j--R_uPB5Mqb|=J;yBuLp-w2Hv!=
zVf2~TCJdvrYm@T<R%raZMzm?Gn}%rBP9ExMpD7*jl91<{S(pk!n5IsL+j0U45p%;g
zdd3*x8rJ3V(P%!7eZ*+a`ZW>X-L5dK=+ZTL^A7xyCZz_#ao~;hs5hU|lk>UY$IAY^
zjP0%9UM+CnWn6Q)V^eQi?~)#Dxrg=P60ebyh+nTbRXD4I#H$W`48!|K^nC*lO0!Q}
zL#boyOrtgb%PwL(xW%SD_+#$i7@)NGAELdtt{V{<Hie9dJZ*|MH}2LqE>bqO>ZsU+
zBPLWe)zfEHPfzCp@(px<b0r+Lc*+n>A&`z;11sBm%F1_t@Pak`(+78tlr1}V^CvHU
zx#R~E%Et}7e%;W>;3>%|$!z0{Bel9rFvi!^->8c*vTMq`{y&1=yfO5XAsct})x0tE
z1AHF0a``1I-Wa-VEq#x_YTqq;)xKMdcdy!a9jlgKv|`g*gWGDq8~jY)vwb`I9_xFq
zudDBazRJEaeK+>K)%TOWoBICM_e$RreU<p_J3BV7Uc3I$<?A;*x?;mN_if{rm*40c
zi678wD*3Z_cHF#e>*o_K$|m<af$`SMZ}z?9VNm^_^=(+W?Y)_0qZ(#DymH&t{mbth
z5NW*k<K=JLZ@-%~DYbmk6(i5>8EZRiN|G-5rHhnK(3og?;eb)D!x$;G=38EG;pP2h
zBVJp6$j8fHTXD?CD>hAR9JJ+t<=bDMc>h=C%PSN8mz!5lJapZ#$PntlbUIVr`k_|&
zSX7boDt9RNt=Z438m}JRwtelUgSXMgYs<$jUtB(R#inm<oA|I-M>0u4X`}vU9dkt;
z2IWs{VqP71_16`DUA}$u>cu<vmaSeqa_!pH+v&^4%U7=0+|ygWdhX2k)~;RKxADDo
z!y`kfUG=GY(oVn9Dm8wd%e+c`oXKmx>D7vN?={Ta8Qr<{{<7idWfIFTUfwZr)wagL
zpAOyl#m(D@zh8W4zujU71#Nky^W(Le4NC{o2*scvmfBJKmo*oA6+c0vt$fsdB!kr8
zwTb8_ePtwCAN3uAzvKt+KVtpEm5<~{S5H{KA~E2jmcFu@Pd0Au8(vmEV91yWiM}g#
zetq*fWvgfYaqZXnDHX2`&F}jaAyOlr$*((L)6AO^_YjByfYLDto_KV{6IP`0%?yGE
Vk6i;B1kXOZl9oQ~F;X_)`hRnw%#Q#7

literal 0
HcmV?d00001

diff --git a/USB-MCU/TK_usb_CH552_NS/TK_NS_PC_V20 b/USB-MCU/TK_usb_CH552_NS/TK_NS_PC_V20
new file mode 100644
index 0000000000000000000000000000000000000000..aa3f8d7e5651e1e4b6e67594a1851c85e6e8a234
GIT binary patch
literal 191860
zcmd?Sd3;nw)<0bL-tLgFgP<%f0l|Gqg1C)JlI~83ge0arEN-2IL`0UvkO-(i5ZoC=
zj3c9tj^Z+o%jmez=*Z%};;!Qs72J{N4C4xUzu&4`x2tcbdw#$7dH#4mpSP5pK2>$9
zPMtcnpQ_uuOLUio#^>jb4mHhfu4|oDKWomc)<qM`!iR-M=av^$mqv0cCzllD7FSnJ
zjYe`SDvPQkrP187icq+$`hdeut!k^EGi%0yx#380O{owA`>&ZXBqgcJ;u9@VG3<*O
zgHwV+w)my!`r3hq9bQ#aTwWGBJT!6q_=3YG+T!8CYi1<8W%~5qyv#mvMCjO4Cq>H2
z<5P|}70jOsZcdHH!ex~@!pI&YRF_qhGDhw957%dvRx$dl=Ep?$SyBM1B&UWO>)U4j
zzbSlf71EDEBr1hD^IH$hMZqJX*a6C?ss5}3h4|=;D`(_*9+vp#&`0X~C+Dq1(q9SW
z)FgpuPgfkrHn)rJ<0bpDJTv~^)EPO-mgKUYR(jHzktC`#74=o~TG72*`84QIVQf;o
zA{t*(a9DXoRjyKozRIsE6rWO%=Scl<y;QV78kK>t0zO$OTyZLc?|~}#Yr4Fwm?}|z
z7=GOF<X|x{R5`h-C{|WnR$dmH4!xfJY_<r9Lxphm*xKGth~AR*DMuW3ME>aKg96UV
zTiaWVwQ}(D0wL~RI}AuRkjq5>cull89*x9ms^Zm=lX|ZmC`M(8<>Eqdk+@h~A}$qu
z)(#c9h)cHu|9XWR&j~lqpV515Uom<hJeY$cMz0-#Xf}Qm6QZvhEk1wNxs8p;F;{x4
zG<t*U>c(a!GiL2x2$EdN2m=y9l60xeK1-%6vk#pylXSbu{8$J#Ki6Lp&09M}jLH_5
zi<RQHVwJc;tQJ>_HR54OBS{pG_0^4Mw>8dhjV)?!ELgic7_qzrvvuHml7mFadM%hz
zH>a(!e5UkgSrrGa|HQMTf57lBo7d2|uw3~kO4@6I^q)9aW~@rc)Up?pH_n^cdS>~r
zGN6~2kPevGjoRGT678sUAs$kQBav|$p<oVQJ5r1heI&j4CkVf5#DcY1Vw5G;ia)L0
z4F#vOWIY7KMX{pzeLAHf2-sI6RX{#Zn=H#VL`R(f<j1s8$yI+Hbu^Hn8lg(<uaUt(
z#%g33kbN{#2;>KiYy{G#kqdx4NabXFItNtgB;knLMbp}BG0GNy5_gDi)(-MyaVtsZ
zx3-LzeykZwYK=3eao)E&v!U=Ftr4_6agas^069P*L0LEX8JPHsn5nAcUa=ZYFjuhF
zZJC{27XCv9N+EVn8`?+QFHQjqqa5*ocu+hfMy?&4ly;!1sik$9%#d}bGpy|Jimbex
zXsjr_;&4O}y@x{#bMPZ5_L)#sJt1BiiA5vT;Yf6XzhAmYQPkT=n3`&VVp=#8#X~C&
zVjhq8LEM`y<}reKAd9kaO7i6@vP^!EOnwBD?>X|M6$MNgwP=ZB@gpckGi7vs;mDM-
zP^7G)ES8c(jw--8Eb{4+$SZQZtfHzWm7;sa7-myqp~zq3hb4xPC%<G$R^&0-#X}L{
zP+87gDa%R4@$$(riZq4fZN*D$2uQ|B62*&460S_4h$)J5DgNCgFG~FBDb7+tnz9G-
z_yZ_hA;l*}rWa$D6z-9+kt_09mQ8~|6qSsPQf1LZJ+M};XbjdyNzL#w>Vf84Rh-X*
z$mcicjkW$^crLB#k+a8E97fLmlLLxpBxid|&J;xtS<F=glC9pLw8Y+$t+WIWt9o2I
z3{fu!K~SiAj1`qls*J~qqLWf;<+qAtA!`Mt0Aa4oBLm5CD-K3PvHu7}K1Sv;QkDZF
zWm!c^1|O){Mg}8g20h2#vf>D)T|!1~LLU$mW0<yX6tPHkbxl>OHr}qt>R1Ly7XQXD
zlmA9`^a@NDh4`vJ2+ol;GMu?hF6yBiYgF9%%z~YhC5AJL9^<ZFF@ovtz8hklAk*zV
zA%rGchOVjfKdMdsLh&s_U>~%}P-=7eL`Jg^Nm%Ty0*F>zmLlF|EB0enaJJyEV~O3#
zmcNBh$P1~6PckBhq;wJU|FL3!CKqB9jxs^9M-R#6<sC8Z<rSkC^CgyqBV$kuqWD53
zr6tknQAi&PmgW`vGR{YdIJ-$@nH-Lk7fr8mW8I}<J-}GQWlCnO$!@H7Rvf^zzGE!5
zhoBfH^TT@Ph-hU=tU7{;qsn&viqVYv!0w28vy3`eX3I%9r<W7>qiMxHjPwTk)2NIz
zfRR{FWtB3<Jt~<inIp>)6e^kONKu&Gkc_miV!oD<*!Kj5VqQlokg*1<%tmJ;)*DhM
zWM+)yX4Y$koFU{>!`L5NBAZo7PVaWJ7zoc9l2~S;h@<6|Q)R5JDwb?&oVHkC1PS<J
z9j&rCe@}!nRv%;o{bM$>R^-BiPFMXv20?c*;8tT!J|XYk6?-xKU+j}t;zv;QLon6@
zZj7H+?9Onh7+@3{lr;fCp-C657|DQmKM-Cni_m96Xad#{@la(rQnF%ChDyh|qAmK4
z#xgj!xTs=MZr<qYRj{01rv&GZzDhAAoBtu8wnV@9G&yZ7t**pM;+FM2EK{1Ur36F|
z3ud{H{_NTj;6fzU$L=aoE~ZBy5N#t7=&ly!k~(_r7|t(xx$EWKdRQrQi9PVzv5=m~
zj>gogIbFO*uN^2b8+Vt}a%p{RdtV`PxG0@+%wc(X7hdu>d!*4&9827Vj2m09BpC-U
zOe5jth+uVNUBe=H<hmX?k$DYe^NQQ%({oSh*&+H*YFrd*YMa*@n>DvFUJN-p5KsV8
z>Vqnbhw7Tkn`X=g!LS|)iV!kXhTJN$<YKA?K7(}J*^P_po9bE`;xm{9LI%nZNA#OF
zKR&ZrdB>+CU_eg+(-6>01}p<Rjje6XSS%H{odNHxp5oUaAlOqtH39-X1(YMe=_w$L
zfK8Y}u`9_^!iCR9>EmM`LK7Q$3ZQV<_gdl>krQby0Ow~kQa*6-Tu0A5&+`eHL{RiX
z9}};vi6PQbmw{e2^BY@KxzCec9iq>ydChIDTCNt7la)50c~0G;#+LZJwz=^$=G4tZ
zBImlSWorS#Z&8vT)_U+;==$Ygl#XlNS>Ss1inO$psPr&sA~#3$Mz5OiZI!-3(SQD#
zZLJMW3+8Fo#C$h?P^uX+YLXruqVMeb_?)?38N@s{VxLfDO+_qTQ8PI{3HoT6`dHC6
z*VV_lZtR?z`Sqcud1uUGS<9s7Ric;NQD~*CC#I&#x-E6R`^|5yYiW(QHOJ>RH8ipt
zF|&)#XmPVU1RX~oag*q;bfF-wrm#q9m<;*780dw#N{=u{hW%Oe(_vxG6cO;BkxcGR
z-EKLAd@sE^M6dF?dE8!r*JkN;1GZb#hC>{URkkOD-Q$K0&|#%@a~qrM8W7YZgRU35
z8T%Lp<vud_S~1uNP7wE#p??$u_2!8|$@xnk@kcR0hb723p9*5e9++D<i`vB59C1dS
zHKVa?UTb4ZOItJh08S!<;&&n|&iNoCbMi``KJi%Htl3TR*1GxZayV<IcTQaO77b1C
z<m8*4y<N|ljZBkMfBN=~dtHu<&2<F*`z8Dp0T(eU8CMHsbgqWz+b8b&s>ob@smQ?N
zvgIL93<mK1gXqT<oLkCSWQJ=;1_VnRTg#|yT(AbkZQvO`N)`6l{2T^iYXv%SPG5u7
z)57_2L|u)4T=3de)QL}AESvfqidCb#vM$ghF_+|z9!UXy-Rof(47~L1SRSy8Fs3j!
zyC{TMzqm1bN2|*6;-N{HBO%U(Zt`{v3|Q?tv#P0+$)D98P)P(rMdZ-K?HDt^$W1c4
zx^lASw?roqiHFND<+4h34iR*a)+TH-kf&bJym(1<Bm%ExngW>?Fw<p5rpU&6(xvGQ
znzE93@${G^)3Gp>XK7a$I9XlqmcCC7X=<YJ>L@x{>lq`ll4vYm6r%5i1~E&<wJ7T)
z8$9Wf>6!>2Lkhc47o{u`r%XZeg-aHMSA@gaF4v>CoVa2>8L1)<E^FB}@v>;Vq6qz-
zcv;2_imX_HD{HSnHK7m-<naicJpRc|+b)AR#0M_cyCzbV7mvluBNg!Z)boW#VXYJ|
z3d84h&o@$)@5TL9`$`3o8?^9wQ~M&_0x#~1(ifu_xMlYZ^lc;JI4|POu5b1<RzXn>
zg>r?CNwtx4xQX!jNc$qABRu*GwJ+lqg~Qcx#I>GrRi;<f#CS=0Q7ODiT$u(U(@H3v
zRVJa#goFQ=u5YlcN>$JbGn!1FjqYhL{c@dt*!8j_P-^j$OO_*L#pL1fi0f&Wv64M4
z#sJUid&*_7cTGGB^>CH{>4Yl8Dof*)90J$7%4k=Y0bA~796&m34W1g}poDtwHPM)A
z2N%03+96D|ydHtnRN4(X?O0OUNQ*prJR>csaz@@qFg2GtfN%=A+bwbLsbMhhYC=L$
z5es>WXWUr5<kF1VYLysmhrWpMs2eLMR9=bR2}?}GyU56p40t#@P~gkm@LuJSFwYg>
zb+JJ*9(bvd71=~K8{Mq3qQyluG96C8*)0WX@+ow2y=I2(pVf=Z#0#3N8ZESddYH&d
zvLmkZld-~{)S6R8%~|F~v7=NHE0M3PkVFL($o}IUH+FB12&kkurGk?M)jLUFEX~}J
zLRWm{6ofzT#>tY*QmMWEgPl8YJs1Vp?*cE<yoBPicmLSTg?Y0_u_8KFb*P-mT4abf
z1|@^n1~*Dy_Pnv`qKarqq#FKVO&U|Ay>v~5CRb4de(z=&h!)qB;P=HEuL@PNGkf2~
zb7U8%N-bV9Jo8;qh&K$+0`2*;_EZC)6dDdAlqdsHmB(8;67m?QDKFKLVv{Sw_<f0o
zE21@;2)!v{#49=8eyBZVf97)gp6e-Vu6ml=OaD$sMV6Z03b}&KLT6DFMv7L@l~)!}
z4219rxIQ`bk;`*<di6ZHGRj8owVBCfQHa?Jy48?XlOL7kvDUj;<zRrVj+c~`ur_|w
zOsU}@R)kL8iWs#GwV8%E|8(QYA|VU#fruN8B%!r3Nvp_Z*C~sj=MwLllvFTD8A?QA
zqr1b6lryzxQbbqCQ`(an$M(qqq|5cR&<ltgT_l^5QT?-3s0$v#$zwTGp35~k%;)HI
zI7VEhJyDxDpO05@o!RMnIz=H?g_fz~_LCmZvRk~yOJSUsf>q>p15QMC+qx@73hb97
zI)zvXJM~Z^GMlRI^AVZ7U}+*ULnDdEEYzzy_ZklPZs$<ymOaSH1yx6TI57^F)<&IV
zb@9=lU+Jdd#3r()ew#p<VWEy(CW}(&<v)#)zmbuHB3m}o@MI2+FC`LSZku!hG3I6!
zYqU&`LKnDb0G&MNgT;yTk-PZTNFO!C^sRQccvckxw-^x$+z452npx;;RNHw*XBwSM
zt}l~Bj&Ne-K)rz_fN3{)5T6-oqEcn1PbX3!UzaCRAo^kgWs#psL?&wM`oMrAWw1dP
zvWhYln_Oz8nQkRI2_h*t@roOZ(=gO4honu3bXZl(T@t4{%3_5z7qM!hPbDIgsTGOH
zr0tc+PRhtCNl-JqSVxallX|_Em{fz8lX+vyQe#pO%O4J)Ou_9X*vF~Sdt)LIX5qLw
zX0zHt6N@+u+~6jh!?D?2$H0C-wPYt;MJYVxCfr9Y8A{63<Uj0sXEQ%+cOnbX?o!I0
z!tJInNTde7y<y&ohA`w|TR`QN9W5$}u)_wv!SxGr>>}qOExgFIi0l;Zb7S-_Ew3yt
zDpwO6vEHM@P(r#VwT!FfaI3os*>2eww1*RuYo&{|ylTRek<@cKxmbbX>)C{d9ILF0
z5(HIda?ucGC)P%nYq@BO)<ml!6)fE<nF^Y;p0NX8Vfu0A4Dx_3G_+c>->!2*Q%3lc
zX7U^q;+(5^D?kU04XJ)DQ^uAPI*@|691`L4mEn6tTn@A#)jeZy3f32tpPoTU59*i*
zu(m8A$4IIW72ooEf>b>1=8#=gRuM0$sbEKcq06z&Zdq(Ic*tWfAXg*Hyf{o{yAelr
zPmCkB8oshmlD<z$U&vLDKgjWEt)ohH<z()2gIe}JlKNWLw-?7aIbU}BUL`ukAluz$
zH=<J&or<5T167d}hm5qvjijW`veEZ5!&l{8-n4QNJVjV;cHJnl;}d2r%+JfCd}7k?
zYR`}IIMwHeIuQ*%Ka7B4j?WJRooMy>jbGUz&n6JW&8flI+rZDlegnEt$Cm9_uXy3y
z*wW#5e;Djm;m35G0s=a2iv_Km;7!(0m?n)E5v$F*x_>ZdxOHIvW%kwfGK7xpRq`9F
zEpWBfI3(woWyOu+YHOLbU$-df7CCu2`8fqS<J+>Y4lJ|r7a{9o9Ve>9<(?c;&$@}J
zW(Ru>?>z8x=Ho_nKtNw{U?Y6HmkGoQ2D6cO@JhSQx!StYS${#tp>AT_`^&LMLu*BQ
zK@K$6auAX;3QBE_t`fb17dV9?yRR3Y`-pD*PB%VCb4Cqf{0VM+>xzy6Zu;Dc3^+M~
z-*gOfeYjs)G_P(>)6Cp(OWn+-d2JoJZV>l4OX_Af=E}XhT<pcRwlvL|)7Ub-V;?sP
zw@6iJ8F#I7^_Jp|9s9a5xV_p_j9l0voZB(djYSR1%P$yr#P}nRI{KKR;t&pzDmr#^
zL#b=Ma{Be(d!O7<6FgsP+g>BHhSRr?=SzLlaS!)=sc|~)FP<-T4hIzNaN^O9{%&qO
z=q<Kd7kBh?J%;n-R}^^oNZ=c+c^<wOapx=#--o!E?Ik!0c-S8Hf>#S;;K8)VdQlFL
zQTAN#MLF1wvbPuIaQGBirE5C+x@;A|!ye{^j{{n4Ju%c{<4BprP%pyKz$@+1H+IP5
zY$Wm<c%U)6E*_gyR{2{m_K65AvUC67WjC40b$bj}0Ie;wHeJ)fagwf@5&nnn?_T<A
znEn{6?8}bB-86p(pAo+d9=T7|$a_YQ>^FF1(}a<m6F<D1-}cJzH&7H=6SKTBJPwb*
z<zDzdWca-Iz3>h2urKw(Hv$b?=RNB&^%Ojq&k8Tfb25pNpS&bqWR!NV5?%tj!T!4!
z{}te2tLYgp$=4VkZh;r&Ek>~i?d3&z*NxKbMfm_eMb^eyUap;tGRF)5nBn%o-M#QF
z3_sHg-zvkMeZ2557~bH8e<{O*!@clt7+&jzZ)3Q%;bbqoi{Ynw;onL60lmENe=~fV
z7rsM=XZ7{Me`I*f3;#)m2YP$qzcRea3*X6bYe9z>E@-(l$qToD7Fp-4_QC@UFI~lR
z?%ODB?%NxC_8V5p4vp4cmbg_K<{?s}dwfWnyc0TTSD;B(+x1^}t^2BL-IrbKwsn2B
zipSu+890ow4p=F>5)AGbvm9Z~>gqVtC1&{R9eWo#t$TMZ5lagfi}S2=twoy#_y5Og
zyRma@=NNmnwW(`etJAfmn?Ad?Z@QssEb{C8WnJgb>pFkB;)1s2VsQVOUE2})sT~(=
zIl|hp{M)Vp?XQBcv%6+BW+<m2=YA-=Vz>=?j=pEjB#GV*MuFd9NmlQ)L@uzqEO9u%
z-LQQExW^I`0R94j0^Dnfxd8WBq8Z??mSA$vGM72XW!I{~NS0gZ>TE=wi<BnhA&u>>
zTseUelyoT%Ah4B&s4=BzZJ8gdtDn;dKMZ#e*a`uoMEpVyz=Fal3m1*(xQmB{a7=Iu
z#L=~I#`*SQ>%8uB_goa-wRGU%{)aE_K7Yb*FIc&J%T?X60b^!RH1>|=ox7y)0$r`6
z4|cu2?b`liY`_wsVtp%PLD==3yBO;*H`ey9z5aib+Tx%8SBrWW)#D~q*t4Dzo{lCm
z`qedeOC@~JlJ)qI0uNhaBWm^Uu%rQaOo7KO@eZ(mV8{VjZ;7!`=M4&Mw8VbEaELz{
z;3-SY2Y6b6XDrbQ>{&}(2k^WlHUPY!z>CNT*h`l965tg}3;<J`6?oMWgMhteiK78v
z(nE%?V>xa{Ii6WXb0Dean2%Y>=YsEbL}aPdx#7mIw(R(%?bY_^tG`4)d7^ErXxs8+
z=<B}GuXnY*F}Q7;X!}M)zxr3(`}U4cL!TTNdev%sr@QUrUax&Mdd-@(GMx{kxsLUr
z0v{>RDb1&?k6}gx20n!m2f!9fpr^4u1MdKzTVfA@FD!up-uluKm_J)zSt1wUYlsZs
z8%rDr@U0~d0oZPd!vMOZp_BEUCAi`Ay(NwU_?NU~wf=31<A5DRK^%+bmnXYWZej`^
zo%W8;)W@d3t{hBX#FMR7*?GU6=n15q>+>tQbdVOTELNbtPFkSoo-)wdIJenL1RFF>
zZLLRoeJ4}c9vjfT+A8U6itpOq^=)3~z}42gPWYVHx#`9#r!xS*kKs3we&;9rKGA-Q
z6Mmm++9lfWe3mk~?|dD3j;>l0mKC!Tc7?#Z6+ki11!mb|830U8mIJ^P<r)B(s@w?x
zQ<f(HVCceh-edB#^zFNfCY@4<JeD?(q;Kg_iXBH=s`q1b7PfZeYOATUc_@Dm>B8^U
z1Ms({v)O4Sx<p0*iU><&gccbABr3xBowdVPTg{!#yHQLeX-0%~I(V_9KU>l-mceIB
zdJuT@;6O!C^u7p4!OK9Ukd(m_-*&CrLcTk9zTPpUu-9s9eP`Gr8=VQ<27b1I2Y|O2
zcy`ye+AO9a`R}Z?3D0(6i-e;eSu;k8Zm=!wp<&QO5$<k_s{r<}#qR-N|8yh3a2V+W
zj8p(tR1W~#%NBnF*xMHC0rs)Qa{!|hfQ8nZ!1lGpdjMl>@iD+yTYLeqzXAu?;@`jy
zw8hT=2Vn&Z6UKvWkppn30*BdRD6qqAF%lrp7NY=QHFyv}fdb=faU`%KY;hdGcv}<$
z9BGR(fMXOm))prLgXwZTz;U){0XQDEp#Vj;SOZXOi|YVFwpa%chK2$}Y;ixpbgCw8
z#g9w0Z`x7x*47dYO{GdRX}-*^NVV@;ETxoYGWKfwT-59KuH}hVe=6r)U#{f#f;eB2
zUM>2_rDC|QwJy$0gB7XX+&5S$z1`UYwwBP`&|$EH_`GAh+Z>qs!t=d(KnydgY)k|e
zuJF80b-ln^=dN{~u>m{39kZ);@Q~U)hSZK2<1~-h79O~BquoAuTR3;;Yj%6@ZQ;V5
z?SXCK_MLh5shDW2?83j!?oA!pg^oRRZmYFKJiGnb?DpWMaW9X1`JJD-xBasH6hx^V
z+1Wj2g*WGDU3NHs%c)s=-_9}1TntK&<N{socO<1<bz<g(&;LJ9_^yS4^DRt_IIUdD
zDJBHc_Ga(s8^6BDN<IkHHNhK|FM?K%zG=<dvJy*e!CJ(HKgxBIEt&wTphE!Fwpa-e
zg$@D4phEyP&>?^+wzv;qsx2M_n6ALdws-{CDYkeX;8X=pv&B|makK+uTnn>MfI3?Y
z0l@5#0P{kE23zb4fEhT!8MZh9;7nUg2bg6GY^7Ld*<voh90lguq8->gbi)8mwqVh&
zW{G*9;Yc}t%O00@L&-KnKlIq=CUjWdSolWG>9rzSv%c@R-Bo>tueMZ|wzKuTL*1(G
ztlhtLkVH5OZ60BS4CzXQpu;voYWGTnpsNcO_DkTcL4yo|cHy2<Yqpu{2u3<9(34ko
z_1o4EsCDc;;%8F|Jmr4btM~80^5}7EYGnx)+k!=CSKtC$oDK}FG7fN|EfxV>1bG5n
zjD8c~5(O@`#l65Tv&G{8mn(o~`z5g7+Jbq+m^G(OFRj7=sD?ZmbR`*cb!YBb7+?1+
zdn9V*1$c|a|JyxFjoY&@b)#o#NbOnX{IB*bgWu2G0sMcWXIX6zQlqOq*oC{faEOFy
zd!F7@16*kq+;C9i#ZU|!qlc{dmqf3yrJ3JqTTt#-+2TWhwYK;U;9A_H1-Q-@y|L81
z-WG!a{$Ps{05{ko7vM%)i~+bwftziyKd^PSI0oPr1#U&(2JCipY5;$-#d!dCptAt@
zvjTT2a2G~Pc;2nRJ+`<T*uA!R7T`WxyaDi6Tf7f&zXA`~VhgYbZSf7jLm2S^9<jx*
z0FT;Y01Emya1HQx4D|rJC=Fg_+C4GYeh%A5!|w5s9=oKD5)8d`jIDbdPT*>fTx|zC
zoAcbsoE>a!z&PV{Zt6Io%8@g-jrctTzcEF!2PS^Iw2ndRNZR240WIcuN3OOuN?J9?
z+bC(7zMC(&O5{s^Tplb*3r@(hq_qc<7ODMrT1<a`v)T@HHt*q1f9-(GH%rpywvSwG
zXLU9Y(}7tsFpx-?)8pT)wl>HF)bx0Rj58pSzyO(m473MG&NdhcfP-P=;Ps9w?BrBI
zrdf&KlqoXbnD9Y4y_hUHXoCqK)Kel9tbukz!p9zv_znMBN6vOPx<3%Ae2|6vBTN5q
z^pAl45mY}$k6CkuRHW~0sY%}}u)`MHp;!O0#SVZU(Ch$y#Bo}duzs>dFMywM*AL(q
zTkHeyt1S)&*r`Cb0+^)b!xP6AM*-N5I3B=p1kOlt@E|Gyf{r)^Aj=Um0eUHrqd;#*
z%!OwkN6ZK4>xe}F{T#6rpuZz72N>XpYXAm1VjaLB1$I+lh$HTR=TJxd1z>kaJP5Fd
zBmNFB%n{E340puq03#gn5x__V_EKPPM{I@XK92YrAlDJ!0gQ6Q4*;XF@b87$z9Vda
zF|Zc}80(1s0Q)&&2*Cc1$OSk+frAt{*b)1|^AJZI0&u7!3IGms#L)nUI|4RU7Vi1O
z0?5jDL>WK<qy#X|5j6luIHC?<yaGola5RJk&to7ZfMX#Zfa4T6-Vql9JHZiG0!(nk
z9{`FJD29}Pg&-b)FysPIqClx5HUOLGh?fA$9Puu|Bn8SH@d>cWkPASCBmNCg>4=>G
zRk#y`TTmxCVgNw3BZdJ)9o~?)cCx4Y4Q6|XuEHWi4gWO#PMCcU$vpNmvL5@tNsRrw
z;4P|GVrL?;s_0eSID=~nc&U9vN94?{TNtl92iNK02~Ok^q8B}3N`8OGbM9Er)Qqvd
zRS)cFZm)M7fW@hOerK4APc~_dV{s~*rpB{n$C?PoVipY>yNc+QZY<2|{B_H&cBJHV
z{<<W<uA}=KY*++<WwA5xF#8)MQRUcuj^aAyJp4Nx|0>61VJ6q7Kt`1v&y9t>B{SzO
z>D9hKbteZD&Rb%&pOqSC>XKl4RL41SiPK)<vG%%7XB^TwoZc+Kejpf~8fO5K@1x_`
zOPtmAl5bJUb2|t3U)!hF>NC^sGt=qQ9O$!fP@iRk`&_nLpR4xibN#43*JG8}XC2l%
zOS;;RlfumIY99x*73-jbSKEuZ^k;_nF|ezBxcp&vwGWhW^SUTE1m$*l^9y^?`KYAc
za%Gc^mCYm6Gi()#JH7eEW7stu-L~c=+0jjL<c))=j$mC+bHt$DSehtsDpVENY3R2A
zPDhIbsB^?g0QHVI9bkqdY5^J?Q4i4Qhz5W&6qxCVS-{S8#B6}G6qxOZHehocu>fE$
zdNF_|1)3eP9N5`trT{IDxEP>KfpZ+O8rVWd+ybyjfpZ;kAF%Tr@i4&oj(8McF&Ztv
z5(Snz;z?lbj(8einF7ll@hq?v3S8)jH-TN`i1z?4cEkq&m!R7NxKx459PtIP%N_9*
zz)A&HIpP~&S17RB5kCRD(h=PNYp^<pn6Gk#1JI$s)sE;3?04uH0j^Qt_jt(!*tH5=
z=ZL+4UGIo}0si2Ku>dzXVt;@e75Jkg@_^lh?h@c;1=cBWs{*%Sh(XvL3fzf00(KXA
zMu58&xW^IA!0vU#LV)`mu?*m^j<^iqen(sd@Sr2E2Y5(<N6<k6`<nuPcf>=$9)rjM
z9(M$lDnwnwF0;5fv5UuBF6IrFhgGk(P;O!9y^{Kl-^t0Yx)ih8UMTlU1`j_6KRb7A
zX?DJC$Zy8Hq^&d1)r@_uR>0SZc059)qfg=3jaTJenUi;aR^9_n?t^`{?C4(Fd)MF*
z543+dc*J+@y|y4)*E;l5rJX~##W7-x-8@PrzOJ*|4u0<a++&LObLhqGySA;_EE(H~
z0R#nk61oWRG{gk(3`SdkXB}}Xz;k%(0pNKE2H*t+UUbApU@tl1DS($9@dCgr7)Jm$
zJ7P1ys|vj4h}VF<uD}}@T!6i$z}t@a9N0Swyz7YXfxV}|`wD!35eJ?hDbT6F#~6vR
zw)|9qEegEDO1d09{zt1Y;Z_3=FDJPdldkT$e$+0nkk^<XAz43Zq?z*{PlSUuc|V85
z+IRi3W~P+pmr!Kn_?06L2lz&TZI}-M`&NPNj+hASI|aU1;9ri2!gGfL|54xvbVTs{
zNr9gg2(ysKppf}E_f!jm5ccYAQS$048aBw|iW2zvZ)!zg{GsAAbbaUguJy~;U$B02
z+ve<(6N4;m#6;H0fyh8$j|Lqn8aPfuAMNM}Dr&~aeb=#rf8P3TY(g`BG+?lrG^BRI
zm`{NPwvYL>cJDF&t}PzZAH!GhwzfCLYCCsJ*VZ>;zlQA{Z@_EDhlOn)xxODt-w)xN
z`yr#7KW4mNxZ1AU`d(LOLpIV1Y+NmRb=GFDwidN^ceQ7)7FnJ6jnSwMJ8Z%NaxS3g
zjMdiG;&&(bI%-Jm5o3NHv$N{3F@2iHthR@?S~zFrzolq1i@3+fJPL!Yg<b8vw|BK;
zWUfQ%_{-CTMV%Nd?d@LF!r;<E+u0NUGyMnph(fUS_-bp`j|Utu-wyoIc5Vf3J6-bc
z6dU^_MCaNLemuKcIOM5%2;^j+JZ2}s4-)xd%+}hbF{4mO`zI=2cUxD^En~{`rqZwL
zI-mdM`Jc#sw|fG;UB;LsW3<mn&{Y0cnv)dG(W|Y65JZBq{J&CG=opYrmu+{i7B)Ja
zeTUQ@J*0N-7)Nohcx)XB5r0oHa=bs!6#S+xoZpUI^q<B3+D}UMCod0Jz2))lu*E~#
z3+QoP_XBn|&U+78Jghwn&{;gRefZ!$k0+C2=hI#^dhvk4!+Rr7)MIu#6f9Fs29_4e
zDBE!)zfhbn7GusiRG+tFk|DJNNp$YowEYIE*|(V2?Y`xTuEG5;aO;u>5sU1=Q<MW^
z(A%2Z2^EwIv#A5~Wcq;*O9sk#bGz6~;5&-qXVZ|$L2dVGurU^h0F`9-A+=-1EUg`i
z?tC<w&SSFa1fGq)0X2Je>xa_gL;Q@sMGs^_KGa{ffPHp0pFnlnMc#h-y1}YwK7i7c
zTI1;mHph2duxfd0udDL5x}18+Yy&fKFNvMoDw@kziy#vWbne{N{cZEn+rj40A+`H~
z&0%2k0I>N)*xB($dkuaq4fn;bN#K-zAGQ~5eM|bi)qWJ%<g~M{{UH7s3vq3cBbaQB
zHvG^UF%uksTExt=t{rnuuOc7l?u(X(R?znTE9fe=zur+;6}aMqcBkzF(f0m&c*%zU
zOYPJlwSh6g=F??0qLCN=PwE>Cbnf^7-BJ6rt)Ir)Wyest<5M?RyS*3@&`r&Fzn!@^
z<TU5A8|q#nay#uM*0*E2?_XnWUn+7xwwGGli8&01$0yoDY<#!9An%<)I3nhW@uy<r
zKR3R+@tyV|dH)=?@t<4&32n*yB(SBcy`NSZWd2U~Jsb@##s2jB9b9YCy^jU_=FOWg
z*t~pm*XGWGm239TVE_!R+3&+lo*j6vfS3-DtpH38mjdgpKtBcgD=<KTK?)33V7Gv{
z00ct<yuxD*4e-XFwMPK&p<$`5z=(jj8rVn$_EcbR1@=)OH^AFD)~EmnEo*cDHaJ*g
z2YBz%+E0P~1L7WF2P$xo0*3^|eegU?fx`phVPN?R6ew^+K>Q7!;}tkEARY&HR6uM3
zI6A<KUe+-R92?+$3hTH4Z>w0x2gJt!Cj`W2022Z<rR8mi{{R#zP#h3_U}uS2ECgW%
zaJyqTFxb!U2T-cO#DF*u*ogsgFu)`Q%JHlou*nKk1jOOMDix?w;3NgA6^JSjQ=mqH
zDGE$gV44Ec6*xH{#v{#B6gX9Z(*mLxo~H*y7$B}dEtCORodWd=%ut{)Af_N}rUGXM
z#AU!{DS$@@iOmiO*a=y46qu{PynuKMo=pMq2|#l|z+AyPTY;8<=#8zV`2n#zKx=@H
zP{90Ff^z}_=dIQPa0ak2AaJr|EeZ%6DOu+!us9%a(qk=AU}=D7i@Y6q0l)<T9x3ux
z2f+&HAi#wIfsJHZ_hSdyx<r9X0|I-$)@9HhfXf2{8?@HSfOryMRY1H5a794825@CS
zyaBLAfvW=IZD1V%u@&IzfWX$7bxlBE&&;}3f$J5xL4g|;_@e?hDR6T@U|Y>vr@$=%
zfgLpKRt0WT;P!y%i#67t6u2WG`UCs30(S=Z@|ty5KpX{dcR*n0#<~YJ2JjbD6~Mg;
z+!qj7$Xb652rN&n`vU?CQtJT)9t;SqJ*|fVVi~~03Os_w4D3+_{)Q?B_Lu^XL!Q9?
z5fIk^JfXmPv|C^s0s<>F-Y+89gjNjjqykSV@U#NY1jJtu_N)TW1q9X}*7FLypumd(
zfn|pEQb1r~VZE%tD*=HOg|#^#u!gW+Rp7ONz&gQtJs>^=cte3V(R_iu1$6^>TY+~1
z;&Wi{1_Y+%);|?^Ux5!4_%I+aNw+>ypfe!4fPJjMC#Wi5pDM5=Aad}U%2owFLz@Qn
zg#uqG@U;Tp1jJzo+or(wfXD~drNDOqaRjjM75Eow6WG54;y8dE3j8M^P6YOY0zU@C
zEMPw=@UsHH1jO0!{52rv1ME~_S3sb-Slt1E=E5_30xKxc7A!j`&=xF5fk03|(XC)m
zTnUh+K(C<a0G5sC5dd-&=%YYi1^NZW?-ABtfq_AB9k4+P3=RrtzqOkJLxKX@Zw*yo
z_n?5HTYCfrG~5~%6b}FlS71a?Kn<-ug97?z?WMrpLGgEB`zVkb6psTNrNHQ*fc{zg
z1_cz)8l%8i1@>3q00j;V3TT{lkOBt>1@y=|M1ezt0=i-y78KA9>+qm}T3C5OfjYPH
z6(|S_)VVcIf$>3sI=7Bg;HaSZ64=o}fy%ayQQ+91KxJFMQQ)|sK#f?(D{z7W6BH=K
zV_O)ki-H0iTg5?vgm^I!|6AdpC<BNDML7W8T&MsjRbXOJoD2-%1SbZ?sQ{A{K<qfM
z$w5&M0HOwfN(D|*pjv@wP@ILZSWwIbs0oTTfT;>hgN6W`9u!vtAeY+!PEp`A1x{B0
znK7(Zfx4jh6EI}`XMh<&aW?=sAZQGVdjZY}iu(a(2E{`FX9mS10JDPPZvf!uF@V_$
z%n6Er00Va$0Ol#s6cn3)H3!8D0B0-E5)>~1n;#Uf0JJKA;=BgzoS=9cV1WV)QPaQ{
zDR3?-9N2jZ9Ll-WO_)nPxe7;*Y9Y;MP~;ORqY_JG`iZ)g2XnGD-`(uV<~7w=WO5b!
z+T3Mx@2N#)F?DDD=8h%q?2N?N6rGO=@4BuX-EBA3wB7XQ(0$g9n+6YmWAKQVmIjvy
zZ0=yHjwx{7l}_&cLG199cFD~jEH_Fq{lgZ}YMUEIOM9!xK)PS=Xei9u(zWrb_I_9z
zIxDtzHLw5cRqc;)(%+mtB*Fe^1Hj6*mD0Zc9G6w&i5?o^E=cvBG~P4%VFIh|bHLxa
zuCFLF*d~hljx2X$y%E71pWpc0#%DLawDHBZ7jJKS>6f<WZ*P0ym)D-h{%xUa{Ja##
z&x3{Y+F!Qpczws4nBHP3G^&#;s)e1+d!>}Gtt-ePy@w*b4f(aD6GDL@gx;ih8x*f=
ziow~V2M=4yjGBYoJ%g1n^32B~th0G{rix$O^M8V7L*0W%?B70Aae`yOFIw9>mKUNn
zz$&)nUfH?v6-oW4)z&$k-LSoAzTvg2+OJ(hiJXHO_rKO$gWVG$mIvkIgew%dP=Skr
z;yY-<r9ts8fXjkn2f*b)@gu;>p!fygx9B7Qu7E;P;4p~>xDxM&0CeEVHUKov-2i^4
zz%@a!H?XxqaS*`ogW^ztYlC7Oz;!`!EWq_a5eE1}P?P}N5EK&uZVZYO0sg1}8bB1-
z%|THEa7$231-LaRSnFu%GXQQ63RdzR3ZSLW1a@ao%mTP8C}sno!OsP_Cn%Z#{t^@|
z0BHVg0QUvOLV&*p#d!b^V1xpAFep|6pij60;9(3#0O%TU9m0AP;|{>%L2)er`h?p6
zo(PJ&0M?^B0YDG&1i(gg5&%!3lK^-cT|U4w3OtLx0@!mw@hZUcLGca%I+0HRUPSK>
zfKKEyfR}^f3jp*b1e;M+0I#B|0MMoE0C+Pfeg=3;0dz3L(6j6Wcn?*DNB+>W<N$mS
z6nz0c#8X-ToeF#$6hnZ0g2!k9K1Ia=Yzc~e0k#IkVE~^6MIONC3Vab1M*{mYC<+0-
z3W^B8*9vS?;M<@mh39ruBS4n|-(ma!_B{p%fPV+Y=>X4rDq0KMUnnUiifqKeSq(T!
z3oev@oB1~&|IENkTERx?dnW&0R5wCCuZI^SQ(vkdRX0pNuV>4b_2j$v`nCE85ybcE
z%^>y0`^2WY(ellDSa|gC)Smka-{iV|-AMlT%+=HO>J7dh>iWwE_H6gLy)&oR!>Ah#
z(S1`dfAEZcA|Ox^@TLEPhOsy!<T;^wK@>klHylG(;8YR+OT4X~!vapV^mVs*$@p`S
z7X9c5S2e%@4UlP7&=Zbn9aGO8Y244?GaprWkc}@E<lU2&8r!+36FO2Kuc_;CVRjte
zIx69%<mDNtKW2ek>UH(7Nx|>F^)<K^?Ow{gKLhb!4B|Ia3w>l;T3Sm~%4`+eM{Bmt
zLg(L|mf9AjMxl?>Y|FQ&CgTk|JhS;}2IBo$NH|LD^yE4pHxP6I)QYb2a~qx#eG!-S
zbiP5yI>#jh_^Wh?^N7*JH~R2RKAguyW_;XANWyU;AqmILgd`l75|VJ-PDsKrKlgO9
zGqrk-YE3I6T&ALc;3%V`boKCM4&LvM^TCg~X{k{rqk5LtE2FL~J}p>Qxd3F@XjFs1
zD)<#m4dZ2O946qFR>D!B=qEjgxv__z4d0>lssRnCqSD}UdKF%^iiWDcMEZpYXQeUy
zkk`;)fx;FF$3jij6<<H20V$Lp1iFC;Bj=<$-=zzJPaL{PR{$7G739(L(~80pCn-{y
z=aHIL>p7lEJv1$?EkcGE3;ncsDKe0Ow%DL8(zNybdI4U2#0&o?WGL^^uAEK=?_bu#
zP!n*F{8$4tAW~hTBt0G}<RWAM{xL?aD=}Wh9%@K>p3Xhd9Ujw?mUCEcAT2u9(s*4<
zcq!}TNIZ62TDkyihLs~-lg^VJVSXI%>qIJY($d1PknIqTw2#)q2pPZogA}ii;k~wa
z48r~@137GDr6YMS&2oJVkL#6BIx7R+N6ZI~bhqhNX1<VGP4!@ZgpCEs)P)UOd8tP>
zo-d4C84BAh8HcG6hjkX>snm%(Pzh><4###;5<bj_Q-#d<)jqrlI18ZDYxd!bd^pSz
zlH$YmAPI+|frk&MXAg|oMpX@T?&zv1!y$-5c<>%210qJdUI?6yjP$R^#09^5v*z)J
z5#CZeKBWe(7CDH5#fvzL0)o?Jz)n&U{)P|7=1Eex<91P+{!kxY;KPsd;aFUI>3#1h
zZ47UIVf3$vPwP(MUC$eAaRti>$Grcewa$H^^J~ztJHtINDUMcm?t)dUSYgn?bWLDG
zR>omEi?rP5h8yvs?A+*VB$V7=Kj<b3`wZspIw}~p;ylOxTH}Yom*H5Hc#h#3XMfIc
ztU)}-aE<G5OyxbtaE<G5OxZohaE&v(Me9Z5yoTm@1Ny<1Ij)S@o+y&DjV`~yt>>XA
zQhq(H(}mcL-L@QL;<4#fc<C_`316O}er|WgLAkzPPop%nCtO$E1RCldxuxGl4N9aO
z5Fe!n9BC*LTzf>!1djWUl17KG_l0lph2#2T5<TugCec6d3xB~Ej%$!f^tcb{(a+Rn
zI;U<<g<B@_iYVezcUWgB^MKQlXX5z^_3&{9{!Bd#8GsL2FtM#ZbY@*k-3&Y+J8ORH
ztQqqsaz2@EjK+?rbR4s`>bk~=(_GiUIm^zp^<;_Jic<2kr=G3I-aGb}v}CsU3;Bd&
zvEE9M;XRtXXETu9ZjgOg50fDz5v=FarTb=}nqg3l?rEf`;RGgmq)5zMxA}TG91SG(
z?E3;|1}qA-ZY*$9>yGiouk_({K6<Vb&GfGD;j4W(EWeWCUuWQt)XQf$#O~hop?cQL
zGh2(H8M7N(=civ9S)!QL1IJ=Tw6aDjOCC-u=z!3#dXQ#;Rz_dLmyft-s;zb4UuWD|
zzn3iA9usTulyAJMvO0#hjw03ZP)#+SMvCp9mKofpGSc}XNyYM?$v}3Sp)4PnDwaPw
z1J!8;)d9K%CEjIT1X48+P(y@hZqTDB?oGRVe(}yE=#?d4Bqkjm2bZ`W2=;<6!(Va3
z&vL_I)+ODMP&$UgqD#6#Zg{7Q<8&3FiG=|3V@IzS3hd~w)C+_9$#n~>q>@DO8L+&U
z!GF5W<3~4rPVg&f#ffwRe4DZkMErmdt()k1p|=Hq+nw})qo$B4Y-M?kW}6;Hv4ZEf
z1oG1_g>e<iXq{`!>M9tOp}M9S*&nKx!1Z_=F^&oExOjOb3+%>`FtO!ei%%8nlJ|95
zvD5?A5s)RXfD`q+%*c~Pz7sgTv<UE0geL+i5+BYk)9hF71CIYadYsB8;g|UEs|>tJ
zPt)TycwTx^ytooiUqz?x1@?21WMWmKCI#2jW5*5tIrSCwE&TM<e6AGJDa5hHX!5yU
z0pU|T+`X@AX^qa{EA{ysQY4(%Ao|3pREh#7q|#AT@9`Ecuz_xh6Duc2WP%rENYLD=
zVS=z%^%DHpr)~x5m-e_eWpH+t9!lhFxu_<FF9%hYR;93^*65tH;6kOBE!n_B0!etI
zI|pMqZ!?v7Ty9FLiK*;zBNbcoWG;lJv71aD-r9tE7yuuA^zn2UL__J22lAK)gc)d@
z&733}$JuyN{K-E2G=u&IJtp)pK`B2QOr}$*-xw<OnI6;Bz=F3q%Zs9TmmJ@;sh$!E
zXPR}~4_@fV`(|@uiZ3W4fe@avu8d8LRR1=Ev=<v`WYsHc&%tB`PkpNiZdp~Vvbr-v
z5?l*vHuCjgQICh}3gT1Csw3RxajR59v+o&T)K*(hbv=DQP$$=Qq6_-Wpl03Twoy{u
z1;H43({<a=hvN=Vk}m8H+|-2=eDN!M_~{1y`<nZtZ%On@;XW}D`>m3i$K6{-YAg*5
zfs?qKXLNWBZ}H&^eE6k4{Bj?T^Pr^C;zTG3$I(y{j$<8<pNqAocoVVm#xq)rT3VVG
zOio+f_=J&B<S|-Pyd;{JXCTcrNN4I{xgPIZmZl}bg=C{E>8r<xDr1Z&p2`h@LZsc(
z9$^C{Mo0bGTaOvoO2A$Y-idx2l$;O1)>+DBxwmw~yAVFj#A_-^vK)_;QN3Q>bF0AA
zJZ=@3IJXK+JPh2VpXduO_u<@HFyl8E;g6+M#Mu|5m8m60Ns%bl&(L!Xb{IUNsHiC~
ze<Ce0?&gyTI7&34=NkMnYrK`KvO)xbGbzp!y-gihe!-89Wb;zkZCRE!M@x)Wl#;Yj
z_t%_$vwxEl@RCSTtfo40WZFb*S~W?>{D0C@06B**j}+l;Y?VS|h7>q#&@qMmQc5tt
zJuRvF{+K3hFf_j^oR$dh%@~^BNACxz{j(|D#wkRKJ*j*XbAltEd!+E$x-@N;`0}2j
zl%zBCpq3DlDeLr$F5Ij(Bqg+d)$<|Of_POJd$&)g<-ry;Y$R}G|8PAK(jU;}hH>(U
ztfpw(*5B&p3S&4NKH%$pZf8mSvJ^SAElJA*7R-tT$wR$4D$9qr<=|dbIW<y!N!m1Q
z@u(q$=d}><TCx1@1l9KO48(so7<fU~z5A7>&p?+voF=BJ?QD8*6dnf{oCC|2Nc>mb
zd&;eU)~ek68iV9=L6SPdc8^b$%1xVvc!h|kw;;n_<F>^a@TX%oxhbMPXK_kN^#oKt
zROOM9<8q_=iFX)yT<@sH<tnToJ~19YDkbg2H1txLvSMqeRwexnBA%EeFMuNuEBk1R
z_LS1;1u(9NNe2^7gj(WTBb=*AjZa4SHoai2n&!^I)c3IO%^*KbPx)P~tJ~cv*G-*S
zvPUR4<Zd1{ADtri1?Q)gjV1P1C6ZNEt2a~d0@pF1;le;?cS%DdT9XnByrm<X6a#U3
zY1{!q7BwF5;Xxmc7qh(h!*sDjXUr^_zi9p&UiJ777IB4Bu_6DG4;aaKj@6-Y?jQU?
z_x0W!rK)abV;EmH+nhl<wQhPW$^I#VU3gv!X+oh7Fi6Q<CWSst_Y3tng3agG;?Ox}
zS}y!T@xqa>%d|$<W0Amjrn^$ON;HMR2I2ga0xdc>EvbA%&dc+3FVEPdP`qGrltvY9
z(h{00gCbNf9hnX3>UBSX_Y&xmw<X?`dv&brB?hmQ;Au#QNiiMbaUYHcgOb9}^x<6N
zGD%H;t1leyge1}98IU9#?|~%Yj{rB*3%di2P9LUCUij-NvObqPZ^<G{D9=HZ7o1Ki
zlk%M6O(d`@whM_SH`_#_yL|FwVNCulqkQ#xMprg(Rx7>?h-8zGi&U~a-rr5JD*v)t
zXtAapTcO6;3jeI9ZR`@cw3R0=v7(AFz6D*7A`m^G*|b-eP77oLyJ$G#kLlLKFCB6&
zSQajie3Ft_q7j^BBsN?Vv*{JMO)vfKGv0JFq<Fa&J-?F2ljP)qB%#VM0+db<Bw8kO
z;mak5?x|+DxIRMDJFEK0Oyg87x@Is#dYI2icQgJH*GFhNzCJS3xZYXi5gy}foP#=X
z7_UjEcXDByCLIU14SN3I^`!Vx@#LaR^QaO<Eo-YtuQ#aziDNgKdT<%$N>@U&6Tz(l
z=~&?(>WwyO_|P(|xwWY!wy3#r+OJ3;d0MC{ozuc{S7W-6%mm$i$vMrqf@#Nsun++~
zO={-Ie3hz=&^dc$uW6P`<vr4}Ziz-Cfzf*E!mqKqpQF4Kv;q9b#>3(#cBAoiX@i!b
z(@_zq11ZUC^o+D#eK51FrLJ{W)4VBlc>CgS86?rql>~QePSgBwrx0ItqeVq9ZCPy5
z$;{pSZ_)cCNvrTHKwXF!dLCJ5?5&%taN3icVYK2~v}o&jM95d?Lv1ZBjq_UjWhe^g
z_H;ZR{8Z~D6)Rym^qUlZbdQ*9IYfRAHTWT}kBg~voAs`zoR1B4Q>9i?B$FB<Sq<_x
z-f{$_BNbD@U6dqTFHm&&XTEUUR!NHgg%8Ii^Q3TGYe~Yt_Tji{o)rGQ57%~3nxB9B
z!f`7-iT*!69QV|d!u7F>P7l{-lEQJ5JqiEChyUusclz*MKD^t9%jr9E(D_@wTD5(6
zwhzYzpCtZz`|v(Kysr<}?Mvt1-xof>hY$4OyZi7xeE2XQKHP_o@ZlqU_?|v|FCV_Q
z4<F;h$NKR7eE9x8`~V+*pbtODhif}EEx%)Y;rbLuhwCkPjcc0$jUVr$*PVtAH|G*;
zuZ6z&B|f~=hfnn3Wj-ADxRUf~k`LD-ljdi#FTBEs$9#B=51-=0r~2?|K76_lKiP+$
z;=@n%;iviV(|vf{hu8Y>Iv-x|!)N&LSw8$MA3ocM&+*}NeK>dH>9qWte0Z}D$ECZZ
z_}smx)AYEFmxQ<a@U|ozFNLY-l73plP=|&zJef9^=EU)cw{$8WM<g#2vXU$%IafG8
zDZV8x^5M9<EuBiwk{^MihsOPe(M#RAnGW|K8(-)Pzu1Rg>cdTw8S?ulUpQWhPvVb8
zQgk~14L+PkP-Zxdo=luZPA2|?5C74Jn=^g#=U+cza8F84P6Xhi`5S1=l}KOV!_W2M
zOMLk6d^qkMC*|iqGyB{Z?l&a;+86$f58vj)zxCl$lg3$m*~5nill0mW{!Peb?jl0V
z2bZ9d%5$p^$8{qwe5A3Pmaq#bp8Baf59?{-Zq6?EG*=yRawsj{Cl^I0amnn~q=e?G
zW0O(D^?Cv*H)*mmP~qad$N1rT;h(q-cm_z5*XTp7K_K9shhHYdSq)ldzXwj9G>(g1
zl4*_OhF4PjKl;LPdn$>3y)XPJA3bhOCB?_RsigdHfhsA#SA5~PFO?LID^E!{?l&c+
zkBd%T`VZ>8BDM1z;tI16W$&r3&x1c5<<Liq+*_p8tw~#3@+%4+={aT{7i3xpnVn-!
zN{01UX2?)}GQs7wEomisba={Gw~##<M7KyjRUwDy2H_f;M6r)g<CRncGQEjni4S}Y
z`d&l3KT9dYjMXV+&?_g)+w{?TmuZ8lMW44;MnhPb#izyArKGGkXYi7wQOLR8=8V1s
z6sfL$AT2Q#bVkcNSuaoPC2{$rcu7$-HZueD^G4Q>>BTiRm8u(?dBY;E^@$BQ`36}+
zFwYoiu+v`)j>wc2)E^D}j1-wSaP{n#LBds@!L8-pqtQu~`Kt3u17D!~JAFPXcUq+V
z$JZ%YXyMy}7N2y?!rQ7~CmD~)4>G21(Isfj;rjz`TLD+jV7N9OhHIHDEBA2A%zWqR
zCc$+)Pv?2VBl&b*pU~ht21c1F?oK2`FD67Bua6}4FWU|LGreJ;>oq>PtO6ggPb(jM
zB1uX|B|kBx_8M1ZAT{r?cvkEDMrj@{^c97#PfP0X%P!KfP_t8VJtNg7D4~w#aXaOa
zNoU&hZYICC@U9fPdHxf@_q8Zoe4NLqEhb9b6gm+`(UriBWsQ^GKM|@zxJe%cVh(aK
zAI_s;Gkl5<KNYynkNh<nIP>>UtkxnN|9kvi2gFPtug4_efAHaWkvu8<7T{+7cN_Tm
zdQhXyAr5-VAZH$c@CFBImN(ogFT;?}D}d8!IUa*_@V|#23&iA;kM5fIaX$QbAKnfe
z|9k0O?hB^{s~OH+U|p^gbUD=ET(%J9C`4L4ja#R|pN{1?Fhzf7u1u@?^4mrpX|v8U
zS`!LIqS5BGba(|=QmHJ@*GGTJJI?6X4^EqcE$*Ns;mGtq^$3PdQuVp{H$j=)C+W)`
z_-F!U=2Eg!X-jE}aUKw}n*Qd)@$_g?_z=vi&G;|)@Rxn~&pw=&n@oDza%z5R^dRX@
zBg#36$V<K4mY77mLsFx3rsd)nx<_?W3(MpRQq9v79n@xDau<<PBl)Wh{G1fsIrH+g
zHHdHBsgz_5HhB{}=uZAVX{qoT6lyq}QdalMcm33GWhp)@4l~+J%Z29@sib{eOBPy(
z+gr0{H1a5ohq}p!L<v#g6JXNukcfJt4|TLTyvBKuwk$;yvo1?pC`$}C7@MbOj%*Im
z=@p@g@sjGI$&ruK(%ZsZ`W<45vS9B_RE8)I)8cSdqev=Rs{MRI(cbcD#wms-6#G(B
zdUj?CFA3qk>Pu~oks5`)%D{h@BHXihM&p)7LUUeb4$n*~(-?bpJ-)n)$`~rGsp9-w
zUKzsI!lfP2k14q%rdPadLr1;*x9$n+`PuYHMNI}e4icK~M4#BE$x1jqg<8+AEIxVW
zQL}8O@f-2G46caZZQvVI#5g<EP%2SF`m4Y!;C~ZibCM3@$k(;o<E$mQnzTOIg14LK
zbo!m>7Bya^7aHDOcr=bzQxZ$m#!f>n7wgfXzHA<Dwc*;_hoDS%4ykv$zeL_=>S8Dx
zAzGEmc{+<xi140Py5=s+;uHzbxi~G;me`ZUg`)&!YgJ$`KzmOdNS2p#6i=34qR0_L
zekbUTzPPe71`RF>%NGPHGLX|kTW8*+`Nnv91TJHjM=E%=A$dSe)ZCqhu&EjQpyues
za@?wu@+R?fFG|aW{5qn?#aUYV-~v~Qc_Um3;h_|I-5zW{_~g-(6^^ZRWQBO9i^F$l
zp(XO;4fJnPvP;PPY$Lnfw2s!RRfD`poM|z<(ydAI_LE*zxhLLboOc$2@t)>uGgu-x
z67HKK-+33NW!MsXD@sW^OPiBTDGR4sROsrp<b4mF9c9>Ir160{cT<PDWz})6NNEC^
zPF3~AH5Ool78|WYN?q%aZ!-|jG!%7DU3!?O$HS9(dAm9TDHj^LB>U)|9s^!!m3jv(
z9<H2P5ifyd^;0RSB<@1sB}y+9%7YjF=~x=#w!t8AycU@hzPk_4_2FZE_@O?W_h{&t
zpSM!=npe|`6xOxAqGc*dNqVN&!+6aL4`a}bF}d0j6X#}MLH(DIXnIel1;L50iTiK$
z|F>KEG_^PBX=-ocG_5yrPMkHKup6R1bH1`?PThRdqQOV(jKUqP)k;n)LzOiZF;2OY
z`#)`OiH}OEY`t>7hzeqAS`L?jFB8WTU`aS$z)HgLUX_R6uA7J4C6k-tm6IMzsiZ_X
z4l*j?6y3t{LOk0=@~-xU&e33!3t9h3&mBmEN~R0I3x-Tq<M<f0hm+nM^QiGh8Uq0F
zqkx<AJn=OJ!V_B)=LxKd^90nydBSO?#}iHy=ZU5npC_7TI8QW9oF|$l&J#zIo+pSV
z&ig+mzSM`W@Zp#F@RdG%l@IUm;cI>PAAR^bAATEfvpj$D;eYnUztb0fmk+<&hd=D2
zf7^$D;KRT6;do{>Nq$*|!pk1hhY#}M!+rQ(K75o9Kfs3{1l*L*;XXXyhfna)7y81B
ze0Z@B5BczF;97t7)En7e4=yj-ORKea(zbIv3WxSc$2K`u-vQxdF>&{Sc7HV$WuZ)y
zkOz&y<Yhe~(Aca%zhjm<p6ICoOs7~1mkCxJK6CBifASVVG3?2dPfA_=B|5G54Z1sY
zr`0-ZZfQ!VrD>9n*F78CYGgD+6473drjn+;9=;T4WJHGX9->zh+x2|YtBJCC^BY@Q
zIrVkPBupGYTH+K{UReu=cwM!79h|%BFQz5Nr-=>XTeW!|t593s%ANg`1QOzJH7bv#
znSgdhN1b?Fi{JeO*A6KaKCz~Be{n<NRMXr(U^>LLeiG->o>?(n;-~s>t~$+d-qtj6
z8i$(c;k!UdI9I7=e6CVW{2m}CJrBmra9+wb@xS_T?tz)%5BYH38(|Hzd@HrwSP{|I
zmR^usvIV?eZCJvb!BZ|AH*`A0Gu<1VsplAYDiGJuISEZ|AvM@{X3;HiDIlG$g11>7
z1K;MudBxNWzs0~GFs-~3Ccae@r$@^|2c_tnZgTjru#w3-dQ}~1E+}q0<BY}@UXn|e
zRD%6;6*nIHpFvEfr2Mx3e%pPshAiDp)s*p#ut_+w#4;^)k44v$EqH)n3M1KK&Ju?h
z?S}Psk|C@?x>qm`8hMR!3rd^3hoIUe4+>1n8eVbZd_k9Xj;CMP%g8@+8n*=t!5p(>
zoWx~JJLx#9RQE24yJ=+=nI^Q4BQZK^%yXL9>)K*<^_fPO-zZv1T&@obqm8X?&DD)(
zqq?~>&${O84&-`~ciYJl%MIFqrd30Vv|mm&%}DfUpZaR*b0!YQLi}0RM55kto1muZ
z5%A(hlW<i-B0U}zX?k*cgi+Hsd%WQgw0c@N58d^Ml(Z7szo)^=EX|AB8RFViHl$4U
zE+-jz=j+x}ADzmbjY#a83_0Je3L&NNuHGqVZJCcsoYPnWLQd=x9ed*9`@;syEIx5c
zgyJO5w=@|=<9tig#QBz{iSsQ@6Mx2s^DRv?{6!zmw=~UgzNKm6d`nZ~S85T}%y$jw
zY41U$<FL+H7dGf7o@z|@fYIa_`!V22B{#xv(i=Zs>%ap+k?Of=Ys3;<InhyYm0B0v
z*;iR8B6r(T^*o_VTq0`vhxJ{adMIIj{LZx5+V}`kf-GBSTVK(JXXEg)n!IQ+pB-Ux
z$E30iqWoM~(eaW+q22&Vo-|IbtSG}P6klfG;$egN7tIZz#8^@pE8RUq3V$+EcuzM&
z?(J4o#sTs&JzC-zwC$R<zC2txZpyfLWl7128S=eXmR?ocTYBOx@7Z$is*)VYGOR@!
zxrnPTNz}Sq4cF*Fn=)hUs5~G}-WW*qKKRIqbh>%bl3lC!Te|u@rNh&IjjfHpOUu3`
zPFKlEtvgT`-4$E3sw^+lxmk`OwsU>7NFw8zThO3gqK6VbJ0c$}#(?y6TBdD&J;oEl
z96fZ;#hXF#>c;uA8rmB3Hi0^w#%g2U@krxM-A>ibXx--?mbS9o2LySF!<|KWFCJUS
zv6?6!A#~f4go!!5&CjfO4FB2_!}%LCFs!YO$?zMxj`{LY)q<8#Ys;L;b@ONQ8fUr!
z7rIT9S7tu;x<Ky3)7Iv7P$p}eo@3ekY>vk_yFA`IU{SR8jq>5I`fyG`bo_I4ExXz!
zx3qZ~G@a0T8A3Z>x02cQ@i}u_<1-suxviM)Ty?O^w?0?xbd%EOsv75IxZ`@Nj{?33
zl}?`8+MD(9dJm<_&$L48XO!xkp0XadK10^6ZdEet*R;VGdk!k2>}RCGSLy+SK6JCi
zNd^O~(`4IvOB`>^R2y}N?)4~qDMr88m)^X~5=CH;j+#=U8C55ss?F5k)y;}<rux6u
zVDw9^_UgdxjJg?(p*eN)=hI*@T{Y=TFf_ibNS-2xZvb5({Ck=r9}0guvOZn2&Ji)`
z&fR<tM(MKF_l>x(9@eufEXQ!Ic4GWrAnaM^v*dh2=badd&@E2J^AXsH7?_q8vo)i!
zCahXRMOFFxWuR(wSz&2&y>ot070@oVXFg#yXi$yusA8CG^v*z4ZBUKVy07g#r&gE6
zA}txH_cN&DTBy7M&qvHNnKJY@2p4EYVxuXp<U@1vMe0X0Wc-$)h<EFKF+BnhCK}#-
z8IrlsNM@HdysL-I_==IsqJ-wiVcxJ1x)UrduPlZEL8zp39Y~Wq@5EH$PN~I-&U&TM
z86Tb89?E`?bP5r_r}l89kxrG_-N~baqHrj^Lfc}Op_CWtOrv<ZH(b~HnPlEHIMlP*
z<eM<3>oIF?sCa5TRyQ+`w$|y|p1$i8gScPRvl1Hc)0hWc4tHPDN&6>5Q&xJk%Al1m
zF=lEK_!^*eY)Esom}WOFs&A@mY2biGL*H}*)?!yodce}}X6gY;;~cQw)oPH~KFD_E
zp{)nZN1`t>_~OpNIT%9dMLy^GC7YkAL)Ev&DA^Y@6Y@M?S_*TTnNAm<H`IWG&e!08
z&4Eljrsw;{@DQmeDlU&?ns@)+XiZ<~old4;4lnaF)b&+H0$pBRbDx#lArs5~oq=|X
ztZBvm&02<~jjih8P0pE<D>|`!zTK@2RxB5te0Y<N*ZL_Kp7YS@iq|;zn;6b>A2VFz
zI-KV~X1K<6IM0R5aE<G5o)ekj8fW;Ax}>@t7Eq<rwL^WUklOOR?(F6EGdEkfI7)p>
zCDD1^<Wm@~bLglr&w8~*vkLjJe_l?8+A?ol_11k*JvuIMk$y#P3mV_*JSX|fK5kWp
zvg`YkEc<h*+~%{rx)m>>+2b!Va_!>{bL1A||CkJfv<24emU)@VH!h^%2%kzwm+5ca
z0E+iVy(W?$<nSz%#(}&L>G$;Tm}At=Qr$D)dmPFNa$=^%jlSB=sZxS#m~6Tah8>!L
zYg&QRk!#P|FdD0_3E^etk`iozWtvam1Gv(Wx|bHTRPFMbiY{cEPP6sxRo3n%-Fej)
z&4DG@yt>v#>}j^nnm6<63@LCOMaQXWm2MmA$=`ADf=GN^`OO)My;ahxV&CLdG<&Y%
z>0HPDl!5jmgZ6e!TZ54?swU)nf|i|l;-pJ&h~YB@hPc@m&BSbhUKAklIl!q$8pj9x
zyzu$DlzQI8MRR0n22Oe6L&wy{YL#?NNy}?!##k^Yg<LOlEPl?_BPVm`8Oag9(!iH%
zmGzc6as#2~#sXUem9pgQBwa49YUP9|Hn}=4{f>(*KkmT<SguvN2GoTcO!F(lY-c^^
zY>U4d&GdCGllpK~tU4~A{KZ$X`ez{jok6}m(V<}q%t;lWF-)iO`T{lAo!<PzYvASo
z$Uv&!a$o~LQSVF27d1kgK~{(qSrufhyrIS#3dp_ZlK|-`Cf3(g3ia@7eE4-f+<z;}
zyl=$xN)1^M=L_d_IzN8U&%_t{aPxIi(wlEK5;woiLEM~%5x>Njo_}Bc5nuR3pFU6W
z;j4Z4RR+E*MZe{KlbZvW;b+YBu8$?m1u$9lTQ~b}{+YMX7~g!j@6?{!M?U+;<lObl
z-%hf9Tj^KQeD)aWl$2+sbX3xJbcen`eI;q)87YKnvJr%?>E~0XKoL1bJ_ZSqJ>r*Y
z+kseh0T+qMoulq=Z1J{R9<4uj7@Z%5@>c`jKdBjnUqP~k$S%<g64E#b{&Y<C)RbzJ
z+f>PdOjIM+3Ur#I|4B8T(o;1Sbb#^X+!KudZ0O%*{%R~(l2RLrlC_~9V_-GDt@B+F
zYig~V<JRT04AgyGCE!y>@f3l{&9!8f69PM2itB$zU?=MpAosN8d3>~d3g<z|nJ476
zyCE-QS*H5taePNJo!aZiDk!hF^nMk$H?TjTwkEK0ttkBkNfaWAK7cS^X&UDWO{t14
z_`)$A@vIaf9`Qs<ITAw5Q<VQJS~pz}k38zlS5H-CTE4$%$nX)}#_G8P7EiUlO^E(v
zw@z5vgZ2K9@1e0NDHWiMHL0-Qv*E&Vgd?6~s37q@T%5B#;`%im-UlGg?uL&0^ThRQ
zGhM*%Ns<0|4z@jOk(KmCo++A?(!(+d-vi*wSjnUbQ{35x@YrGLIVz<>+|&u;FBm#P
zoO}OtIzI2DnK+7;g#X`uU@L6Uuk{o|EpIBzi>f(uO)guahJP?>c$IHtD6dbc+Oenv
zRTcW7Ej=>up&_P4{9-L%Z`OEZ`iFfjQJ{)1<x`^%3OO6*`-Oz=g%)m2rz;0PtVTx}
z|E!z3o>3=uA%Dn_M6Hp;zIqBN_h2VtD-{P|<&~KhnR^)Ib97trmf`9)MXGUNVhyp>
zr)B>)TCz^(Cuhsi>Ct#-5~P>$&GMI(z@)?;sn3>@wX4G286@<SL9#(BOMQqoRZ}Aa
zG7#Ql5WdsXz*Qatb-Hf6x7%JgaMkM0OU{$ao(EYW5~u8`8s<a5<~O&ZDH?fHdb@5*
zn4~eS3Q%T#X$!|4<xMkY(>|hSWyJCioX}AjQ=fi5`tKP?@eyL_NE%JlDn6Bm`vPbV
z{6^#_DfIe-iMDvn&_eb-i;VP$`)$Mi+v0(?Vszw(^pE&(+KQRs5ntb?du&ZlYjHC^
zt)oqx*1;xDYhaDP;>{fR@m}0C;C>|c=acI}^-)|Y{nf|p_ijWovstTQqKQ@%O*%a#
zwZt&sf0F3G-N+c?D;kf4bx|nF|29ngPi|zCdc%O6WJSy3m65?IWlIbLeGEx0N@**{
z@CD6eA!|~MeyUVbL#nk<6Kj54?LR*)wJm-%GQPy?Qusw^bSat6^!{RG`?lV?Tu?Tz
zp>g5F*N|ayXObAV^n;Ol-1-5v!lDs>NjG(OGo^YQH&gOy^N_Ceod*B6>TxF=DJiNc
z=eyNmd{l!?cJH)F*xr}IsFe?B+1JyKyQm5u+FO}{^kYMzZ}Fsu(TWBtse3@W(rmGt
zLD-^8Eq66N>pGsj6+$pQ?P^vUs_Y$Ca$@c6iC*YZ_cW(A_eA-|pn0R^41N5E%ar9a
z+(gJM|5bQ~k9N}Kx-(OxmVbE$sdXBKzg6eQPke9?a>FDvH=jo!e>&FE98HAFeEI43
z>MePpP!qAqua!xtMBdV3=PX4Y%}CQk9-gP;!My+fttO|~wGDe&#g7@tn~lDDH%-n@
zw;d5}I-?Z^LXEBWgIpcZ&<>iPu2$<8Zh9W#GEcz5=r7z6=eDTExw>Y!em7Z%Yn)g1
zyLI+b=cHvR3&A7uLIfK+=e`DJ%kKs;DOLcJ*J}ffa{_9HC%<f&Y_CuHvwZQ-^WpdU
z@cVo?jU3JVp7!C-`tXl^_@_SnUp{<?4`)ZE^D9d3@XB9?+>$#ywf(|1lYTK*cX;HB
zRjYBc16-}GTBwumha5wd6%~<CtgNyk)9(3NL$|)xqW~|8mRG`zfS-}AOVP~4K+V_c
zb=g=qpSmr8b$hTL%H-U(il%JQOj`bXm6X(zZF;siw{b4CTcp+Qpf}|sHCfQdkHo3n
z8XpGM7_MI(*Wntcc6;{-C*ehd$uLjhrN-37Y2xc{{e0!$!-wzX!}s;!2m0{CefSXu
z?mfcCj)Rxo%PMB3R83-}C^9OxSlhFd6qQFKqcc$LL9xKG0-N+67f$-)v*tCowLaw4
z10~7tZ0g-YTq1X?UZ3~t?`-O0UyZYuxeTholJ$`S=2#sMb6%c&^-`;uC2ln)lgybo
z>B%KalWgyt;K^JhlP=RYJnD7NHvi1F)&_i1BR-?4ZC>jFH~GZVMtbFEiN#=nj%+ab
zXCQJ)UE|LJp;R>fI&jVQ9GzW#&E%+>6Vt#wQ&Z)q9_X0dN8ZSZri#xH;W<g}=eTts
zp=sei!yqN6=KLd1w^Mmg7=q?E&U*`KCHG58vDh!^mu-1gxKXQ!q>av+nRi(R%9z^|
zlG2;T&zf8}uMO63t!*uhE&FGn)-PmpPims>AL{X>TPSu<O3@ST;8s^Alv=0meraQc
zW)#Ul$M3spX}9`|na`(G(g~=>DCR4=p0HXeP>)2M1JY!plEfwHi+%Mp7dXAhJnQXI
zAO3ekqZmFIS)1`6F&fG?%}TxZ-o?BO<-bc6UuOMJ-G5X!)-^1m-FI?}OT6~wf3Eil
zA46vw43XhhAO5Hhe;l~kgx>Svoj&|aAN_Ym_;vnTEVv{?E$RoTsjM$+b(5PHQ@AHq
z2=O39GG}gHL=3SN>CY?c8MgYArn*7~+pWqB;(vsR!?EUH(Am?pE<b)p2C{ZTYlGgh
z+r4Ue1P1j?=Bb~kEM=azczM!rGX7+SJYO=%9`(z3+{K_w*HWe$E#)QeRH~%lDbS=l
zmEvs}I^86`HENg|)n#bFoq8iiT|g>}m8jE$H<5lJ($L0b=I6i6)qb58f~@yx-2Wk2
zqTcmbV2k76Pp8@XZ~HgqcY*HIEz{kp3P(aeBP+L{5++tOxG1M`l35MZ6F;S5(NMMg
z8cit5ix(waPxqXPo%HC@+j<D7SGUGW<CT+A4XzV?s(BnrLo*v38DqJ8jX2#{ejDnC
zP78`S>5213OLEVW7|Vb3)w=^Cdg*ks47{$smkhIJ6d*-%!W<a;QtviYP>cpn#}xQ>
z;l2v>@G(AotbsqOZ-=HljDqJkcTW*};$4)d$O)Wg`)H$`Q+@e4do%oaAAW)lFZSUf
zA71LiCmML3ZXVuBRv9VMQYf9;tTE`n^Ew#5M;EWE$;ZygR~d*;F$(Wp%~78VllELY
zGtjOw>i-8l9$~j7GA)zoS*<}eR=4JAc4-s8MrO(5u%2+*;wyuUwQ`@Kq;Ke%o8D~V
zXGSL%q#o8JboXVW+)U2=ekbui8bY0=TeMut$?tjcmwS}5PX-BHV5DLtTC}VheyB42
zc9<<rHaI-U+mOQKsuVU&Y?kTt;TA(uAL~rL+qcoFSs7^mrc_<Fg%`CIdP;+uSX5q8
zkUHiin$$A}@06x_PEY(7UwFWj6T;1lTa4e|7e2s;5A)%}4SY*t{G%B@Cd7*%fOO-Z
zzNo^j*bj7LRAZHQ()|VK3lZMaShbrwezG%Z(q?-c33vd90U%OcQWT0*WvBvfCeSg3
zL(S$4TSeKNzsx{9)e!8Vy6)@U2eOg<t_-xMG1C)%q2(_GWjdkh{T~YLech!0AM)Ni
zJg(x38@{`;Trrs5i7A0VC|b!7N)jaPuB64Q!fIv9p{y-S7=djWOTsqQ^j-o60;#kR
zNFb0vfD{5YEeS1z5&{8}7)U6#X-O!7@AsQK=iak-_fDSod7tl(@A+<GR_ES1GiT16
zIWu$S%o#s`E6>O^;&o_-3cGX>@A<H%Y~|B^(7>U~p>MsV9!ooj*9We@7w94$Ox?hN
zRa9Li6|l=cR-MAsY-<PZ77905muDB%`9TF*fXQ)lL)422Pw2lZ!AOL(1x6<#RBcQn
zd=Sqdfn`5fV4CA}dWO%?@azc8=F#72p40G;BQVW%`a8{a8om=S<xJ?I`A&bQ`A)-P
zCX@6u-|6o(-)WfUI}Ou(r(rR(Nq(EFp@7`pA_6x8*7!3caBl?WWoVNAzGz3Nr}-hS
zBOD7#`LH9rSgt)dVwlbI7l7Z0@71(N+Tycj2TMmXV`Kgepv8@i(e1O_Q2}Y7=fuFC
zE*0x(ohqNjhrRL7tTG<q>MbghccKIA2^?VSs0b~V`PEb67fFE4?iQK+4en_O(5G>(
zNbZhQ>=ruEJDZWwx~L0<pq~O}X@r^n7q)2mPFQM9d<F^7_zV)DVFn4%FoOhWm_Y(G
z%pd_8W{?04Gf04jxh&E!g9Hdn`lI2>IpE88(jN^segwWFi+~@zr&PnVC~15ho}Bs7
zGOW|{9#eryPjplE^hkbZs`Sk7tO(5b)RG^+pBsVCi@+BsnB_;qr(cKfx;{6k^vs{e
zH(eg@S=I25Blx#QzTXysZ&&cxXt!^mjVP|$&sW|4FEUxISpIPf^QG7xlPrsITjpZN
zEvZ5_4FehN_ODfB5%%F_<d+f=y^)fV^GhU5cDV}Krp!=9hT*buvC42`86cSft=(OP
z?B)(!y{<V(ObLC(I#-|wy#^1COPKgAFoDiQVdZO4@#L<Iqj4ab1nn7g7LK7BrgMcB
zmgy1r@CeLMeHx$67aD&KU@ffGLfL72I%{bBpG5FE2J7@3gEf3t1b<64X0dZHw4BbL
z&L0|P=r>JotNOmL7(a}p^fHWY0jw_{ePk(>^w{tCh#qDXMO_r5#tFQq42pp}8?Vdm
zS#(pZ93eKepS{U{4<W6OwBe+4wxc5!HR+wla`BL~PeTz*-QvJGQQ=IK`L~S-VD=wQ
z0dm~bZc2m~n*)}*vst(s#U#S3tpMm|*fx@$yHz^<4w3XbM$&UPOQ+u@l76>HdhT}V
z^m|0o?-fbU-7uZLE|R`JlAgO|I{m(p^an=L9~6Ok)r98X*CKEeV9meg2%L_<83n&3
zIzGFwKew=Xba>fjwq?UWJ!fGHpEXE$rz){vOLC!y%z~Dj8iDVRz{j8$==7rz_*K<Q
znE&6^_ZLO#DfI0)*w|g14pPfIWH<_N;N&AhHl(sXQl^95#m=r=Y&WPWyA|j->9s7M
z=h<;Wnyxs%kHt@V&$3x85x0e1uZr0q9Buj)k9Q0faj0<T`;L;j6;{2BQD$@0-!J?f
zaLfDaK$3SOvQ?vZ@zI2-<!MX=u8qJnaq9HZ{!WK`{XN>hw~Ks__UD}<-=qEaOOfx<
z{<?SMd$fNxM82O1Sob&1@ihI>Io*em^#6{e$3(p>zXUSV`7yeWE^kug`=*ian@7HH
zANl@;$oE|$@E(!$dq%#eBJfut>AxC*xuvh^Z&C1JGI$^i7`Ck!FG~;g4{%>JZW?(A
zR0f~*_}3(}HQ)Bcxud^)yaX9EB0;s~<6brccKjYO8Fn|dWO+DbcOaH)jBu;uN63(m
zXpHlf@}V-iAOc^c;E$!tS*tPK<hMszwpW_paAAm}SM~$Tx=4sD9Xz-+RaaNnYKW{2
zg2J6(-PA|~53dQYpOgh@Fpub7gm5kK9@mMo?V#!6Ruh;-88N%k{VY^XzxEkqIQ07n
z)hQZ#xLvU!5|Khpb(`t|Uz2t4!rcr8o5ROAr(aI**F-i!Y9gB;V<K>E*?lymf@UT@
zWH4bJJD)J!J^09XeIkk9>-^8b_f!PdXAGELdw4%3XAU@07@;lB>dKa&!P9LnKf;I6
zZ}^a=--tjl4|9b?XA4JWD>vp>3)I01HzOmJ@!=?xTCk;CDr9E;z=3}QT1d)X9ckKn
z`XjKC)tYv?YT5$>qH)aG`cr>uaP=|gaMBz-&e*5MXbStF>S6!YOG?_2;YZezYwamC
z(UmMwQMGU;z@2ib8gu=nQV@NSsy1XCRpr4?>3bh)vv%5ShuE!<Z#YQlh>-G-BISr+
ztjBJ8$+bp4(h33PWVc8KrqMne*H%2KDiwH7ln3K2nY&dO>S>q@>p0cCfu)w`CXSS*
zre`(+|1mPqx{8{IszYyHj0$e4G<VVb(P94ka|N#NeL{a;`uv6snDkDMz!yZ|@;euj
z-hO3VPkJXPu1|~bZ{KDI|7Id1;a|8bfuO3R1H&W5Ws3$btKgpR?pljltg%#xpQIS9
z1r~#`z+xa4SPa61FP8H)*`~>cUfsV!$$z_yF)$XY{`7<>iL&WzYu$Sl4G}it3yP7q
z$il&{3j2rt0?hJYEHbv@3^+uFj|5|pV;~<HiA;F^vN?-ap1|$+{#6+;hUru1@0t7U
za6!MErue_xHD`a>%_lHW_+N^^G|=*4r(=43T$u2e{m;So=m4Szi2sVem)Ral?MJa`
z1b(<b6!Ltg%6A_TR^D&Owa1u>#tM&zmiL;37ZrvDwn<naszv&6@ex>`#2J)XTnVeL
zLaw6~!PQD<RTM5%*Oob|FRLzTsdr=XlipvHq}?pXAh>(L=zIM2BSAjn$U<Ls_g_(V
z#^;wObj+1RmAhi$*fbPj#}i6vkX_FxxLuZ}Jc8VfqjH_uV;z)jpt4>nOVK{y<sC?e
zDy2V7`X2oS^Vu2MJpJr#0`se<1{)~Mn6{{QxmLWW+Turg*fSUY$Zqc86%>Ses7K{M
z-mOx+>y=q32NDz31Ao+guOc^*t)$20mI&%4B3n2_%xeI<77vXK%^jLQ3jDZX?BA9e
zI&5}HeS#@;dd{L@p2wpvR&|adaHCIv=_-c^1?76Q!8I64j4^h#o5W*>_-1d+cuF1G
z)0EG(>>o=+()*!e>R&|w?P!b`M&v+s`jcgs8ZD{D|I~LK*j(NU|1Xk)jUQ<PmsnQ<
zwS0*ccB+>ZDg}WX)~tr;oPQ|z4q<Gu%|@~Ek3LnZjnL(S6I4Eu-~T#|`2XhV!e5HA
zZs9%y&d`1m%hMW9`?oKYnJ)F5ImpvFBU>n?dkO`Fwstv6u23SePR1C-j=>qMHqHy<
zdPL6l$Ms-cvn*bM(!&EA-;b?9vMkEad$McWXYOyh$ANabl~J}>O`r?m?$G8ynx&BT
zl*wctg9kR0=&|rc2ky2C_ZS)0Oh70Tz&qc$(t*61!i9&_{!ok)VW3pZr27UIZ;K4#
zIK7qSGy@bIDq0-Jox3oo7F*&?i8W;l*m=@5%t(k4(JnpKI7lxk+1RD5ed_Oap!F$s
z?JS+0huHlAm|G$?h56Ov&h82|2u?#S7x)mZ0Cpod5gzIbRmH|?jNl?b`xFtbQ{Tr*
zkEw9d!ephjvO(o|bHaNxqL6r53LiEw71ZGon3tvK?>clA(~m~JpAdmhiNHEiDe-mK
z0m7F?((4}1@86Dm|Gt9H70vF)^l0vBp?Z#=wI#jB6*uk<vD4To<%+vIm#sW>6^_gI
zDeQ-XUKvcb>Lxj4Wud~|B9KljDpRE!9cVh#)90e_mduzle{`UYin6>LhHJ4mESqF)
zCC)(ti}R1b;+!L}IO7lwZt+7+5jlk$h4hXo9|FU<5RJ)Ng6>vpvU-{62D6b24*Zzg
zq#9$nknsBb9F5TKT*-K6pkTcU*fLOuj2I5b*<44d*EO@eK=tsCMIHK)IqOSO2kxwo
zF~%bbtmiEWZuo!`n96`(&qt?bzh?If?ppB&u>8Rl?dgji*Vb)T8E^ngi{Mh#P(hkW
z6~(?0Uqe+BHc6Ak_B(yj(+)^)%F3Y+A>ca~*5kjeLqq-hIEdi|d3+dTW{u1*P1Jke
zWaSe?BkxqC5Q1h0M&6`1P7!pH^oBGRE%|!x<50B1sDWWUUWjn>$4az<GnD=c2&~~;
z`(or~k<71F->a0MhQT?C(=(-XTdV6V_@N51AsEuT)7`YK#g%rLqJ0mkGDdVX;++*$
z4o8Xc3XKBv3SbuRH)X<mU%}@Dw7}p!%|Xi_kO3cN@+;|281G708*pjB$?+J|2EIg}
zr6hW}!3+tYTb&Sewe&CP8YOJHRvNxUqb9tP%Ir(!>Mc(}C|7S`n55Su>P>tdMSY1c
zqrl?3D6mW2?IR2+8IeY4f>P-n2Q#Os5vfzA#MbW7%k@noDp_qGXHZpsdzpEdt6~v{
zJlE0bD6?Nl;8f|r$4Y=`<G*kn(98Ej!^2`HD0H@PbU%<jUQ8lF7Tph|kC*<geY}|8
z&+(C55&SzN@Ldu37YcquI6>{k)n2ya2vj9*wD}28`AAWWSi)C?pAp@}ti%_}90l9d
z!Q10idrlUCHg=Ev42B3Q{?viYonJmIeo%ygMhph*ce!OxR{eabDEL7PHG^~J`?GHP
z0+jcMaCk^qeaaPoR<_}bZT0laj^o@rszf&0PgO_$Q}s1FnggEg^^W@ApqLjPm6iRs
zx>Fsf_xPMMtb0N<S+Tw|>ssi)t}5|;Q6T1QYJU2lqp+71-c2HLeL`o7&ObJV`PIY5
z-HOg9WlO{C{hkS|a?iC;)9Le>lcaXAa;8|j^6^fT|5#%#6=`A<{Q=x1S(Glqyhcyp
zz<JjMhzL&HaU5?1N;S*t7t|;`S7>T!%H@Y+t6x(_)3RzE%v`?U67^vvBU5A~gvTI4
zw@~ND@%;|_ft7zoR+jcQ^J4E$9GI6W%=e|9;C=lFkm7hhnT*FHyms;aZRxP~WKy&7
zn`Z9im64fD!h2Tf3AUtOhBZrWeLZPRrDotj2$W#ua3HxQJ?c|U>pE58r^+~-dbENl
zk<p}gyFz<b@u`9G5XYyeMJmdttCWnsDH_o~HPSnSv#dr?UTt_BHC6H(U}Iqk7h5Ju
zdkN9KDm!?1p!=i<OZ57S4F6^1`>&Ny^1JKy?~+L0!r{`qMZAyUNz|i!XGl76!h6@2
zB=H&kY)g`zAc47Izd&()+F}RSqkA7NuK!aOU7;OEtjIi>7B{ABZ?yw0Il(2197(xZ
zkH}x#t11`oP?9o=n+MB$imUW#xXKX1TzNPx6z1n5E%TO=%AbdMF@`-tRp;{?Iq3MU
z%IhJKA-~nkB&pQ&bzqn4>@dj4TMC;p@nzJC#E44ZHY}3}+yIyr7nnytH9S26(-tH7
z-7F&su71d6R)eZIdAiH;L*(f)+fE`+0`r=MN2TePgjev{z_$%3BChE>Y?kX$nXk$8
z(u^yCWvdzJjrd$`T+x=T<Am#0HTu!kOTf0(FuxZEr-L!bMYukfEW{&RT^fOZtl-aN
zK;p8PyEpXFFyY}T>E$Jc(t4)K;d7x^OG)$BfL$&np-KL=2)!QzW`;uV7yufc2tZn$
zQndkKW+CYr7E`C^L1Yc*BQS>!$#1RLO&86dvut2-Y2oOC(oys0%;Uned_fmV`J@Q_
z-GDVc#RxnLu#`voza9Dhod|rbN?$LUv&Y;6jw|DS1Io&0sIsSyfG5D@Bb;II6uuIe
zL60<N)+=~F5nC&Fc|S5;{HhpBYgOD2MbX&(COVEybcoOt(qTy(7F@2VF?Z*R`m~A$
z5QPVyV;?oB77wmTHNP#@@I%dsv4@?v5opzVpEmY13Ho5!g=36P7}xhVw0)mGFhP`X
zS&Ox_&IM|Dd&x+b^v+idq-4AsX|H9fVn@r$3Z?=E2{m_`#@kPDBZT78w!xgn#O%ER
zG@&T-@K?{)%VOt?j>UFSZXrFY%5|*F9ul6!Jfu#goA_GWyu9L)@Ou`f<0#>OS@^Fg
zo;6>Cn(`5yEHGnTomNf5WDWu~<r*fm;lB~#D}72>p!5R*thc~Pz(f(4=csjho}1P%
zLl<bcD+12}tn)uA0$&n=X~Wm)uZh64;mh|2WoLsTW|Ts{sk__XF3J{Mb{Flw5nhY~
z{{%ZP*u^0g`T)m>w1+Vq$`Ww71N&a^mJj*+c<cz9=h7>#m$j=A_Un=bSrB?t@<Pog
z98^36E(#U*iOMl?M6jET`B{7<lcYyKIl+Bbbn@Jz=9T(+Q}1h*aIxGjvX<LgNR{kL
z(M7vKFb7AD@-d%wV5V%9iCHh>ba|^|)IQKrV?9TIq&x?Szk(cgbmVZG;#qKCYp)5O
zT4=(SA3Tog9O!Em+pd(U`U3cSzX>GzZ83XF_PIga%^FYpRUIxS3bO!eFt;8wB7HSI
zPU|`!N?CBA%8q6*ZF7m4syvz-4l7YtgrBLp|6Md8hNwdE^VllacpLjf7%E0&G~u9V
zJXy@et29ip(tP-<)h|^QA6DW5F-*0#)IH<CdC*5OI4jFmjH&%{+*N2qf{FOY!m<IU
zliqB=d|247LaWR>3no}d<rbX`UkUFqMJtu~sfuBQzoXz2B>OT}qz-XZ3r=+bb!SP>
zvG$8X?`;mu%Pn_VulGVGrvBu>S>+dIc(F=b^TK1M(6+b?oW|9-*3+B26J+~~@ou?U
z+EwT*cBVV?XFD=DR<UfWkn(!!iMT?qP_<nzx>?W0^PK&ZkCoz9kC9q&nT@ssC}4)<
z9pR~fnMB}S0h369_m9B5;#Pk@27u0wHPkTA=4zNM)G*f?8s`3Z0E@7<&so|vv}9m$
z5fzOaL8hpA+Bd|4DeAN-Q@KMM&Z{4Y@MtXv&^+NOQIHkz<R~?7`=^A9k)r(2YBRDO
z3|gB0j-z3J!#r)a4@<)a{f9H`a~;^6)Cl%zQs2Jfbl3sfnmU}<WMx!+8->U8FfC@=
zyC$Gas&3BM*brx{y{@zDG){zrurR7mRJk9bYz8OBjld_F%tyzjn+}){^EpUpw-ev)
zp5}O0cm&<`F%4?CNhH;F-hRYWk$hNclPG*M)@@c%=Nl6Y*UYnW5>Av@>@fI`sSja(
z-$dog?*{;8edW72LKEiqF7=&oLBY)L<Vb$YBi}EHe5YAM%42@lD46+)xlPJ{FY=vR
zfPCcp&4498;;)Q+e^7mAc@IZmn(qXk-(QNrs};=rWoaShb7`URxwOzQmlgu&WYmG|
zm>q}W;DUit(>7>M>ccP!jo3DDSD0U0zq*1>6;A6&AxrN&M(bb+eE6&5mvXAlN2vX}
z>Jh=ctwAqz-r~eVyOLG2OnE^`VPFxBQ>E593kI+f<Wwron<9EK+od2^cr#rpSH_!W
z#`cNh%{e|nrgFiB$S_jY`A#lNfm*)Q72oruceAPtTRo*T1L6H5a5@4{SMbHsH~ZkA
zS9-akHKZ|<Udc8STVq#IWP>o~_K(gTp^YkTumB6p!~MY)Q9!;AOmk0D=G(Dl)|8zy
zJ4SS#Y4KbOLp4~E%&(sLH7X8eq(~m+U%a>l7O8&%wR{W@XRfD#IebLubS%+NWTjKg
zwPy?UCF--D3Noaj5bh+B*KHA)yPmo%2G!9p1JDWlFB$u2UE~yqzu{FmE<dhwRX_Sf
zOdov<nnp$z5B80Y3=E%#I+VAb&kwG-Hc~@9;oU6!PY||GkQuM|-~zh4v*oS|hJ-S7
zt7@0$Wg2Rt2(wu@ij|Y$W3t%Uw%8)-@}OX%yEGsWa3RkbeR*$@nRU{{h!G~TckpNd
z86pi_111X`+zf0&1=CIIK1XdfQa$2$nN!#)znSsZ^;cl~jHNDqLGglg{am%u8zN{W
zaJ9L|90>V$MP9<!8Z&>8Ixg1}?$G7k_l}A;awWa%6alZwd>L`rvxd3wYexyJ@u|TT
zi~slMdiEsMc-R;N;u~E)yKCyn<T|g9t$fnEQ_&q<I^%~losOAduA|aJI-HJj1Q!C>
z3KOlIiF9lkfe%z&vZq>`*Y{PBDzca;a{*;($0^bYU#;NtWlWJZk3V2et;k-)An6S%
z^lbz^IFw_yE-UTG5`QA;ofzT8|LL~nW)WWP7=c|^=meYUtgQ(+%_A@6N;>4Dc4#2q
zMo|)pmsZmOq<<=XDaT;;nK>hKN~w9soAYita(i-rXny5sYAq3jb>2G075g#It?KlI
zb^6-?u-o_|zOngxQXd8*v-(IEE4L%V20dSCm|*Y;>rsD{qaM>EbP?8c=~!Q^hc?TR
zr-XI-8v#f?j+L=EebhY8pJ?u*=9aDW5qm`d<L95N>cC4$k3(BYK7?OWaIkyPGu&rF
zG9l98?#SC_VSX{r+gnE9J7zc^w)_8|ZyC8&w2?WN4sY@jj>cpMD!FI4Na??x&5MVU
z`D(ekfEBmc3GMlX3UnF3lHOGcodPo+4Jp|@Eqj6DyM{ns`Oc=yUn=qog`I&)1V6YV
zh*u+(Xp+wkIZ!uKsEed%|IC^>e7$&d(FpZP`IbxQlUQR(mn|2WZTOoVkTd(8*NJe;
zg`U)W1iml=UmSsDTb!|lh`%E8o#8S0NO_HRlp&mxVX=G<90zeaT5m?38i6N6b6OcB
z8*H9z-A?JRv==ng_g-l6#sQaot4-lG1Li}#j7WuSWcooF*TyzQ!utzI7W5zzJC;R#
zLvt4Qm%6frTxVui2Y#!MZi;UV7ANhU-MRN;v65bo)et1QPC7!V)ZEma<$=F!sl-`K
zM2#4j9YMQWEt4wiyCmCsD?36cxLc@UcY%yHbU1179ZtqMiq`wSH-@;GCOB=DnsdcU
zSMaa{u2igM2c+ptSU*pgfK3^&pwQIO-I6VgR8SJ;c1I*Pef{1atIsKYBd*Kte63>5
z--IO2?>Nkx$>}8^sS#AmeviJ+S6^JlQ%Q#^kuJNPA+_Hcn+;jOW<I1po7fD$Y~Ee)
z%ZI{2&;Ff!Fo1V1gU6P|r6OOWH@;j_mL6xjmGCir)QT0gT1Bl?Q7cr`>J+sqMXg9t
zt5MX-Lx*!de*F_3&(~;}!EQCIEsve$TU|4-!O1OBG@olJ@e9@LkB5sy+<DX8150g3
z<|c<A{xBklj4dYQ9VT7GTt)3)*tAPUUg2c!0v|P~`b81=6-6kU?!yRtL4-9c6fHXm
zEj$}Z<3gr28?V`t-sVb77U{l#)qD?*pJWf^5Y-3@!@dwMRNgM5EE#wONTZ$+so7T)
z<-uXu9$ub|YaVzYo$KZBoQoJOlHP?8_D@Deq+ANxCIasof%jJMUe!0)5g4w})SCUY
zqTxcF`YTo4M@1$3OBpQ7{j10w=nSmOheY3}2fzI@Gq^j^h;J-`$+WS&4KN?#eO)FJ
z)K}uc-`P{V!cneX&}|YJp8Oy#$fmmjHPpY8RE;T$GAAJ^eL)|Bi-EDCXL5zVS7a8l
zZ?bB{C4D=XdTxbXhvv?v0*)B*hO<(pb7ludhFoj1A|s(H;Vo4ek*W(6e4HK?gh4#a
zSeTK`>|Bv)NS*egn<PCU*o@(6h4UTQ3B{<>g@j1_d^0=hL?(@BOj(ua3t#qyl=2~W
z+r^q`%&(dDrmq5#-J{k_*5EZ0Y|A9QsK*^6tCJ_p=z5_>B*qV^i<;r&f@=bDqN>vP
zpsjg<53I6vsLUz{KVCN#@hSL0fb7qH)AQ#H4?hp&IJ=rCJQ`;U!UwxMRCi5msR{3R
zRch!Vjh<q{X;Gtbk!`!7`7JZhstTutW;5ezX*Ik1mCgmB_|S=i4_UrYc82?K+H29!
z;KGrn{{F=S!^0aoDovHehc?XlkxHkojwL(cEih<)$=hh%#tn_KkXe%}a*;lj^tu)O
z>{CBivUrRr4dZ{`-UOc<F7nIy7-n_9>W<7xJKqOB$6SM9Dp~3*WU_@*D{>1NyN$~2
z7}0(<_DA<<pAjaG+;PIh?IJ!DrbD&XZK%)u0C<h~R&B{qM<hIK&>4~TsQ*?h!3l4n
zk7p3KjvzK%<v<)#h+9cbgH=kl8+XNId3>&%@4_i;JSzMSkzX^_rWG6xP_7P3ix3}H
z_c<wi3HROS%sqBsq<ip$fwpT=cpRH|SK=F-^Rj(*8UuvHQN747*A%>^=-r^!o!R!(
ziw^9J!VZrCOSB(WdUh;!(p#)5y-C0^xKN7A+#L?&Pi>9JvGb(ITia7`6uK7~lyBaJ
z2E$gB0sF}{fcc6U624BsuS%0(Ou-F{(-Dpq`~2NA={M2{oNB|#Qq_egMg(!+_z457
zVT!3+NRzPd2RE@++LOcX&$Equq#A2fHD3xf2{v5KVv;T$Hih}s8hM_|YWqkH_FEB)
znD7?+Bp4bt7h6RjRNZqI56z!XFJx}IRWCf@^{PDf5iSIIKrkD4r9~XJ-b4r%2vmAa
zJw=#VTPknnl8&78HdfUhE>~GO?o2j<vT7<zD}Z4BVEf=#E_V<+tg5<M&=1hyod4j&
zz^uygCv5NEC~BkX{?RZqtVirR>)r}V!pv@uWTqGVf&ET8ncX0N3Hg=xG06{s$CdDr
zIG%jtD+=dh(rGa*F&pmExVef9!%lmZVihyIQe{Z^dkVfrI&HZg&3_m9$LY~8DLr~j
zMCA9stb%hQG`PP~5w>YHaov|wF4mn7f5V=Z@Y3e3&zHc!R%UI=?H!Ar^tMv7hhwGi
zaJvgTur8bL)vD3o5)CofZ@2N=E^@HzQ#HB=(QU0^aF#iASn19eO2;#*U^bqP?a~xs
z{sG^Ntv~j96#F)jB{(||;$#-F#BrVe<nb3i6v<`6I}t_1m23aXvyPIpKC;1XmXdj9
z-h`3Lc2tIWlj<kEqa)SlaS=YGWV^u3iE7kMiKQUvou;tHNR-N4W-L%>=#r6Xd0@^>
zc=srjC#1@ZN-Fc^;jaKYu8VN7&xhymI;G0?o@_21H?1I6Vn*UdwMdnD5dj}onG(Q@
z1~j}&1m;Bn`g>gj-Zugt7=aIpz+a8PG{#H*|B|j?Rd^;hBYt_E@Q(H|O;x@iY_T%P
z<?99&Y!T%FhYBTwBf8~N8#%B}Rn0gy*qk3(%t<PnUUmRZ4KC-d_4K&N9lo1X9&7-8
z+tDjQo}+!O6?qEv<$*YZ;DW}3gFCA@-dD%E$B7fKJmEtxjz<Gwl<?s=R$DyV!Gjfw
z{@~yME`#(#>2QHz6PVvn<t9D)YVo1yeJJH>s#EmMj-#3vv+yC+kBFcIIx~Ns1N9Tz
z*jy3iwFghy`0wb@b2Nm<(r>dN{qI+!zn=U0ar7Ul=ns5ft>X5tv0PM9wiq50-jk}E
zP-^BWS_q#Jf%P$me?<C5vAs~YRYh4MT`;+*yiS#KRtp9e%w4q11Dd~mM^W~?q5fyh
zz71}2^!72$<Nt>w&9@};4UL=v%L%D_BHsn(i7MjD=^nusm?yCKeYRz&d>8mz$d}(`
zJ5Rm~EZ=2&PreJx@87M~ybTi^&C7d&_)t6_k_k91P~mYNs3!NypO@D2p@99Wve8mo
zIvQ=P!acbXx861V9<Oju3@5Pu#j<s%!CQ`k54X)oqQ4|I;vhg4uC#A2{sHK5^VJiS
zQedlb6PK)Hc7u{#FgfU&GdesFe<Up7%`y!1(f1Y?(*V60OZ#EoA5dw{5%EuW2dXUE
zg#s>QxS7u|^PMwxa`1yU|L|c27KonW<^<1`wdJNeP`6RMI98_8z6r4~uwdx;Ieqg7
zxM>`xVi<0l56=z#O(>^_qL~_Xb<WHdTw~&uN(|l+5#kPNy}yGxzJl~{X7x8!Yc?aJ
zp7J3Vek|vt=-qm7MJB@eq<4-&`pji7Z|TYBYb!DmYG4+PP{U|OLd{Yw;Jj*;0{&)2
zW+7F*3VBbdO0m$BrDfYvY<~4vw}oGzssAD=QI=i9uq{0T<nng($)~f<S&9#I&RK|d
z<ts9CiL@(q3k{w;+uqY%IcpJaB)xXku56pl)b`nivf9pPGYochEXXR~lagcZW6J_w
zGoRlfU-E`z5&kan)$p}|S+snAAOb%YN&i&j`#X{E?<x39QP5?^p;JJ8BT5Xn?m{jc
zZ##!iP14iGqUAEm`JNfC+ia?t9CkzYe3(s16im6EZ|=!Yk6*zgy+>4g{5sGO_U_)^
zqN|5I>KATGzfUBAJv@{I9tDV#%EML3y9GVmS8dI+irMWPxLd1kaID~(*;^WSMU5Wy
zXW&wx#hdRqyZotzOw6^s=ivB&Ou#C_1)A+5o`Rc-Y@`Wi_oLPETqRTEV!r;jNJAm5
zu{%R&sGXs=Ro|gd(%V~v@>vm@U_j`~_jKPJTj_)mCYH|DZWZeZ`JMK4stFoeId2P<
zhdwbF_!FBjzNykQRJd~6JjA76lN7!{s*jDGJ1YnlDTn))j}r8`6$*Yy7Wj;`#LLB<
z=VVpk&r5Uj<{u7&nA21a1|i}9Qn;50&t*!G>4qJ2Yg8d_MzB<2vjyqKMfqVH460F4
z9~pVvkzX`GHgB_M5zMbgI=(r8vUm@Z4cBoj*z->6|Ii2`C%dOBPV#F8G>Kplo()*C
zCEN#CYrh4N^z^{g_|#7tJ|zO55rNN*z?Vm0PIomuw*uDmaJs9%Hv^XM7l~pE;|0mi
z6L%NN$1T6z+0C~@5qxN;XqPOg8)aJ>X9P2yg-Ua1C^}0>0v<Nb2GZetkApM=jGKc7
zmB#omgL}wBo55p&!1HJ!q&5lSS!X`{)#se<FmL^m*?t%LddE<*uZ-Ygh~)_WTm>im
zZpaZ_-$%(2e6ebbp<u|JvygtfoLtBCg%L|F*+HTx6w+wRg{VNAwWR9WDrzXKNqF6=
zhSMsLVQh(?940*NlX0-rAl-(zhPlkL*g})uEvnF$L>B}Uw+$^A=#RxlP&9@8<qDEp
zQYl(V%3Cz7ufBG^K{|T($l}bvQE8wxB5xUGLVq{7l}31ep@L@%4L!L1N&NX}W-gyI
z$+{gj4<(Llz_F?U3C~u;6XBy3{JJ<Y1nlZsjIDKS<_ruhT<oa0zE7o2C=N1dN!7PF
zkb4x%>t(u&Q73g;1yVTd(B{cU<n&uUXy9Pf<%XJc;kr2$xk<w%y}K3D9+y6BJkfCv
zQ3nvqPb7qajG`wJz7B3PFCmM8aisf@+w&suo{IbYeh^@tzNp}L#3#?jh~-Io-<h%<
z6i!8{B3$7VW>b^fWX*__YrB?FQTdSmC&bb`oLYwhXl~>~@-FBXC+ga=TNZevc`K93
z&w?-y`SM|wgrk?pZSQ{$zW<+IDwm4j*DH8Y-}Z*yEvxxJwdXo!RLDfQ4YfqEf=$DK
zw0u|(!VE|&@QZRZZNZ$Sr8&nVQaT+0$T5yC<k-3WvaG?jry6pY6Jcg1Irl|i9*EW7
ztHlG*--nQ13(=wo{;2xiA~UUH#aFw3h+8S;F7u*Z5}r7zip#u=eso!9UEV|9d?X5y
z!0q^cdmvEtYyUqhP`=XGh?5N7SKH0|YFq1Gtq`P8x%}0#gw6XyJxK`-b)0X+?;R#R
z9th{dEPg9l1a_9dXW&T(6<4V&-j;a|-Lbilleil3yPw#~QW<P3<1r6R;$ED2j)JF9
z6fNzeGAP1)pY1K(<Uo7O$1+v^rHl&Q@c%vBfpnKb`lIy8!TuQo3;Tx_w{bESH<SF>
z){YkY_Mmot+`@+{@WM+E-c@*<k;-Y9jUexYw}8Uu!x<{!T`Wu=G{P+wUJtlW)*9u)
zm0Inn@yn`JZj>ckrmOoF2hLThMb?Tt8#V^uEuvgR+nVw%f33(R)M5`)<=~-AvgcC+
zXt+jE#_y9O@RkvH#|XS@1l~IWGxDXBcXV~m)xT0ff7mUx5BLqzr)2HmdvLOYRvPNQ
zh-RZgPI@OP5?IBDZDW!pdyBE8tIS}uCn#zJx@_F(qdVGQw1Mbl%%T{puDvH;JUzBH
zxYd)az{8?<5L{j?hf}n?S1#VeYfPD$?S$%_Y<M}g?4-9^v7yWtHav#xA7b6Xk;yG8
zlNU4*JoL`MPucG7%I1{eI_WWhoG^fG@l(|ngj+C^lJ8qe2j_5&fsY<P<%4x?f{KEx
z@c%VfGgK($fsAK4+$YoU{0K}}asB;xz<RKzPq6;Zh)^0nI|82{fxj7nuZY0359$1V
z5P@$5EcBcxg2c@TUX~7DiA@}BIFT7!UYsCHFLtRQG&ra9jYuIg)y81oI_c@q;5_zI
zevUZlNia8Z`kztdp68?`PPu=CI`N@$?~ppF<;e-LbxL@L_^76Rzb3dQ<efPwS?7}J
zD-}Q1%Ce#lyP<G?oc>X4p-JyWrJ-*TMN(3Vq<JQNg{Fcw;bb`HpJLi?;$U$9tZS!w
z2ir|JJ_X@S%mO1gp7Kd-N%mB8$jSQng?Yl8t~mKskq&xKn6Pd<@ky^OTXXZP_cuOK
zygaY69a7snaIa9f>!f7=D3LuI@uLcCIT?fHxuTmr{6#BG(&J?cAn<t+&BJKqeE2=M
z!YSlg!_tbfWspjEc^}o_9wfD1U}l{ob4Esoc^WHD>Ulbz&%XHgN6~n=_Xi!ajnWf`
z_krpy-6FMSQx0b&4g?}i57o{{JgC@AM)9HqzGB5672?B+Pg~-scsnV_L)-&pI50<G
zT5uAr&B%<)rC?LlNQ<OwKN@(E(ZI)4lpPN1&qwN^qk;eI{&8Nd3C{8OHCxd|bX;bj
zZ*<<?>2Y17ee(zB9{%=T_w>DwPq2%ROSkR2Z~fkF<GOm9^SSilpEP}Eb{jrTAQt0$
zgrDx-<g&S^Eytu_LVDlS)ENitT~~M3xyC*A-EF)?t@mATLuNLud+4Z<!T_RkfHilT
zFIRdKN((Xrh`qdk=C)TNFGu<Eahu0DSQA@@mkqZ*bs!o)aV7+lLtL%7qz~yX#Xl}t
zlU-a?|II?<slgd;1t_Nr3a-;m@g|)g*hI-LuDfp!pazwHvRDV`?6H1n$)+??ePUBi
zG$*}ryK8qAY5ZVkQ2s>_kXSB-nJdfq0uoJv$G}hDB(QL@$if+RiqwxcPL)2r9Q92V
zVJXRh6$u`e<%?vt3D7DuAfa&>-*{{uuTB#T6XusMRG}y)@u0<-$XzVl$c|ksovJC<
z!P@fZxFHoVNxk3JeiH3?_7-=%ene%~g6(>^LgDRM3Yj(guGGx<&6l^t7!*KeH%e9L
z1q@vZlz&*XT5h0Fm_D;FCi+*;P0wb#NP{J9d{4=b;)+yHn3T2N*kZlqbx@%mcxh-F
z0h7ib*}RiEu*3VSg(jM_Rp$OSy!m_Z781o16HOVs`BU&Vxa$pXK9#qAC;*-;!kcI1
zt<gu4?_=g|tv3$T@{Ak6=T*W6KeiU$TxZ{o?`0D-^^hr-NJ@&0(J-_;zano@(6j*m
zEP2bcX4pd7#3NQ@#&xxopq*Ors>SkjOt!a$+__jInnI}Axd^1h)?yWH8t6=&%;e8b
z_i&JZUh>b_SII1d+WW|&O)$J-_IPoReVNR$ksq=IP3+-~gCgt?hfVLF5Jk%St?(ra
zIY83k$IwR=aL@&dzMP+9b4aG)2$Og~aErt}!xBkcicHXxfJ-<KDZpgX=a%A$X7j|h
zWY`&y3WDxEVpENy$0ha#kx`41eZEDCdu^%->3k=&3+@m=y0a~LW02J}4O0OEK1Y4W
zsF`S0`I08&xzgr4w!0Y-iiqS%Q}?9EG4DH4GCM2V0*Smo2wDN%sh&a;mSxKJ7-x>M
zFhS73k;H@2%w25e(`=GtH(N9jmTR~jau=o*r2Ml@J<&|SG0h?iyl?8aINxHGiL_$p
z41E8+O*7UIO9>1V5{P4+W#kwGm~=J?E$Na`#jom8IK|6$AXQdU6)^oJmSQhmxbf-%
zn`8sM-GTQRK`r{I<D{k1?Okl{t8IZ}x^W{X{ys<GE*#Ip-!EBsg3(8Qt-Yt!%amn>
z_l$a3FE2lqm;PvFnC5-Uz8ur-m+_n=LK%L1GQ2oX5*0Du#NX!zu#a?^g(u*eOQa}u
za&UZEUK-_NseRGDH0_BSO>iY9-drh3QKaA}(w4Df(bHj_1OI9*zs3T@sD(FU?3)RE
zV?r|HWzfzHya71qFkJjG8`}(Hdr~yT;m!TFs0kPi3&vXw1pP;d@^v@-g^)6<S{q_R
z5&erzXR3rEKnD`8R9Ql5;Q)u1O_to6To!7`dqHDTzzk+OOvFxivrRMsCu+0Oln=>E
zN*wzqwf%bgGSQ4bzHfo?<czOO6OB@F|H4S5c+jSrAo)<CUoJ1vnmDQrUoX5^ZC}<j
zrP;VV-r{%kh9FI%$#(RbtkJSrsYtPfO4pC%h_m5YqeolAuk4K35Ep&X`=jI^+;@RA
zt(N{;j^=EBc~Mj3_>@>FSr(f22mXaNkD6i|xy|qiBpDzJY?Q<~Lu_MEelHWhZ4%dd
z<4sq?k^%7JVFoO1m1Iz4X^Cb5bEbNyTW}1tGNzab`U!9<Rg>*ytFBe~gUif6vD{WK
z(S?s|R00HRGzrGqJjX&``11dV6x!WRs=3JXtC$Cv@O>XJ)5JU%G<dJ8Jke|>&xgYt
zNY@2n4g?<yL00*pFfqZTv<C(a!-EH;l3nDfx5{Gs(q*-DO^9R|=RIjtao&S=<*>3U
z%!f^NhDE6<bhBC+p`utI_)wUbM4cHXChoYfIK!hvONh<y&62!WAol%1W=0I2D5s6R
z!yi{_vEJYy$Q*1>r=G$ng*Pk1OjtyXEpa@XjWL&z%lB-?W}vhS2k#8~vL@3-E<9v2
zp5)KbTXJxP#p{fHJ)Y$;%p<UtTTIj2t*Sje%nfu0Lv>Aenl_AU1w#%n0Di!}tL6AZ
z%G1KUY;V>~Ztk!tCbs4~o160fjKsS?z{7Arya$EHxRxHEOp#2#WoM8VH8}qO@EqY+
zPlhYz-${1GdVjciG<;#ko5a~6LYK}CH^~BAX{k1=6nmBsIb3XVL6?>(GT<}yJ5E)B
zK1M1HsW#*<m(tLc@%=%az4dIyYguyDptB*@w@l789@h@_B{Qty&711&G+apU4?i+J
zt(}1hJ^3fIAoGGU=2?cCan6M8#>+(XB~ZPGZ3*LfMRQ9}2gl8`EX7IcVecJ90|Ij3
zm_CK=v>*+0S*Ow%^~5yZYwE4hN#^Z?<}LUtV+eA4SY*@}T{9tjLtz{3W3aEWZ^v<*
zG80^@dwtgV1hU^fWfRtPb<<H}tp&+npF$>Dqu%-y^6l&DtzUBf{);#B#+fClu`7s8
zVT%>p<24^z8%D3~8NK$F*X}L;CsX_3y=y+acBgwT+s}N5I{*{F3xGd6`9C{@NI+l0
zVh}$Ec;1WnIS>;e{Cww9@OKmB+k5dA$bl0cW91OD$7uHf7jDRxNCp)SXQ+j52DH!|
zvaVzH<l1Zbzja?&^xh83*X?xqWf?;YT9^qk{tx;Cp+m7w#SiqwYxn`f-oVdMSghe^
z9=L~}qcLN^&*oJqqftgEThKk<rwr0&DSLaxE|yD7`1rcVA6xs_JNelgp8AhdYBt&C
zm3OvZ^zL@c*Y5N)%dF#kE6-xj`z4YO`#(!P?>;~$;MfO#PJ~{?4;)b*!_NmKX=@aB
z=*8QjAQ}!lT96{vqd%_L+>*hMeq*KYn6lIRm+fQTf8b+%=>Po7|M|D)eSp;e@w|WI
z=OfSi7(ZLGz=<ej_Uvh>WWsAodbEAj4))_<SnX2t-$nfI81tXGxVfZuz`Q-0|NYUN
zEj*gcaBk2V(5yXe8a~iqhG?DEd}gg_=ivj*W#I>FOIszDT`qVSj)Zf!y4xxYePUh3
z=4%c4;~N>jCfI%iH>h!{m@^#MucD@ceZ4q6nP3oBwf)?I{8NP-_$z6`Q@1*>TNUA7
zm7<N=s~urfvrU=!Q;Z1ZoCxVYQfkdPv@tkvYQDfxG^T+;t<Mm{tcg)*+!@T4-#>xh
zh*TTk9}Cl)oL^>Vz(d3C%yO%Ap5Cxi@Qp<f?<D2X{k|=CDi}9U47$QFT+F$bgXXlN
zxiN~1&`y=c;7~@I6>gK@_R$sCcMkZvgXaBhUB805Y*6OC1$HAgkng><FLIcQ6dU0m
zYppM>-&}EPVNkkJ+~!hC9uOlAAO7kclRqdCyH_@mfNC!@Eu!L;o7-W<b$GgQK|{fj
z8!PZ*9L2t3>0tx^P__^J%U8Q*Yz@Rl&`FKKboweC=r!{Yal_!00tqfKe%aR?Wgerd
zx=p|)<72|Xy!Uel?j?%ee+j)}QRnHDa#tvS$C(k-cDD4=)rsp9C~NbGYn0Sy2@3eF
z)CZm@i~M`5<|AtgJI5}PppP%q+h*S!^{Urr`@$V{#M8@WE^yTACMCEpiDT!IHpKHe
zdd}iGb4PH^_wdNz+~KxSO9<1G5Z&v(sw8-P=)40Va9&CNQ^nKgLNv_U>K=8Gtk7N#
z&PdauzOw^suEN?$DoV|un1w^@9j&fRu2<YzEnb7_+=V`}yPJcUZ>xO%QC9QRBM!75
zsye))Yo6N4fpvt!`jY74zIGi^sO|~i$LZAnSYoMD`$Y6HaB`$ImxSB=jaX>a!V6CL
zu&Z9C$*tefL2j=icP|;W`WWsE^UwyIO(CsuMgH9{(G+>TXfwSf-aV6Bz*CVdRHRsb
z;JHei1^PPr7IzIT9vS8U6~~kVmB<G%eJoSV?cH${>Uf=(%eczfgddOwDy+*<KRK*S
zmTsk4+A!6Db%tVTQe?kMC(j?}sPRFn#uMbQl;43Q@TY|L`>BJLpDWRSN-HfM#_%1g
zI*V=D!bOfePF8u0)lOOT0y6zM*M%sOE|0i^$|5CdmkuoTrJ1=xHh$9?F&dOukBZMB
zB7L;CI!IoonqUJFOzrg5Jd;CLBLuP9e5l_tpY6VbbPAc*bl})2&z{AJ+}BlIv(o(3
zT4a|wgWHnDVa-BzKSw6?AmT#`K9X6AQGNMr6KuME4zB1jN2nZjRebBBdqN!T`W*Ho
znP2$xgc%%m8$nVvh7FNcJS2BZk=Br0UF*9Y#h;;Q_Jr?!G$Y`MZU!3`4?B>1l%VV*
zin9-A1x5#kM;JyjPPx2hOJ&fK!*n0vZm1t)*PNO@*HQSrit^tJ<#LB8Tm3f<<X`#B
zGu-=wNUQPpAq!0p+Xd)Tk*rdU`i%*9225Y~?;S+CMx>jBe{5tOXA|pX^RSVo%7m<B
z29|odBYwp}BDYNV5cj__s`-IF1D~YZ9cA-&E5W})1j~@z6$loSkY*hOw!>ig<?b(d
zY2Rbw8I)H(5A@wdI1k*>;>kP^77p_e-d@^=2N_c(Ot~RhE+zU2slvm`pC3pT_J?UA
zTJPZ6CJJ#lK;)%u_3hm*r#&v%rNp%85Go)!Lx;_wjtt_*);mh)kpjtNL#Z>p%c+QR
znSAzd4rHEZ5ag`|nGCD940EmFKUVd=K#v&V?2il6=N;wK<x$FiSzP1I5^wR~qLHD+
z#bt{IdOt-5alJZkb@;`|<yzsry>7La9#f6@P_3KHXR&zL+S`aa=qtN7d&V4`Ci$hK
z@X5CDelTK!bT!|IVLY8G!xn^Vyw$4hZ;&ZVnVaDymU>YJ;kmV>r-v>&Y#ybCvKs<E
za>X&UaAa|Mbn)VWg(H(4RpIF=K3p%473D-x3{49MRnQZ<0Bh3%>Df!sLs(W-<n~iC
z#WIRvbDJv#fh?KcpB>w8{)QVWe)$lKxvWvrLReI~e1ARi{f!9xj|f~Iwms>+8TtNJ
z1TJ?sOa>=zq<k@y2rTY=0)H6EPolTV_kTye%OXL(i!-gja&kgoiG3vSr;+^r8-YKI
zz@JB88t^s$X}i~OG6Ks93@Lv?<a_y5Pl%ot`MyB}mi{IAZ5a73H>JsUxg=F!IRPSY
z`PEVg>=(&z>j*5d*aUyu$agsdE#J3~d>0R2`Myi!`xhhdt`T^*2rS_fB|iyEEASqX
z^kM{)@8y^EBt2Pg$#+?e2rMQDfxi~XUzCP?mzXpHbGKT{3wJR!+!}$~B5*DO9}<D5
zM_?HYr2O{C_l^i$jKDn+ct!-C8G(Bv@T>^@jR<^L1U@_hOV~4^|H#O9i903VXGgxz
ziNJjkcy0t9jKIf4;A123{0O`t0yB1vZr`B@yeI-QEP_tYlk*xLj=&=kSlq0Ae$;ro
z`sil7=(WciI8EG5y(heT1l~izZ>ni;7>l@hCe8YdNLOtxp-12C^hC%Ep2oJ%V}?8@
zVW&*ySDSTKDb;(w43K8#I@W<TL(RbUk$JPfMo6FHAQ(GW<{{%I>C)<5Q<jrdX%ouk
zTDarki?+CG=4EW61;uS97NH;p&h-@)6o2rVvJ=hpYu`@g)EvxLW&0&tC{)Hv38!3N
zR`h>Erd)jnIX}JB($rm?S3ydM{d-mPuceV?!5`X37~vtVk>{vJ4(>8B0WXSXSKT$u
z|B)j8ufbds-V`w4?F$2*%fhPT1TPf3481TAr5^XeekYdXnzAG0!5wtIgynd8q7huF
z*5pShZtX6T*$szfoF$8op#vXGg?ExzM0|r-cN&`!v$}W_&X;2;#$CON$$trCo37Je
za9|y-*t>hcUgHhR=ntK)zDw5+KI~1u5%ocuyJvNz;g?)!YR|e(DbG|C@2M%S-@!rg
zOhxhDa+K5<V@#k+_};?R#aJ}{<H+R_RrUwcPJQ(G$#(QO@O0?cL(1xmRj0LEz2Ly_
zROJToNrIhFFz=5J<o~L*(>bC~{O~o$&zb)+FyoesGDD)F<53~oH*nAlWV$iQZp8O$
zn!Z+zKqrd|VN;tsIEqdAeEgB3q?c8d{<<u(nmaq;OplxT%qDP$quQG(^dTYM-=u?)
zn4YBh{4X5%!-{PiOYtE-cO~C;pdY8uHw|>JuSU#PpG)`Zz$zb=jU5g3xt!&AHAONP
zEy0JKYiF$x{DmnzJ*hxx_>0rJ`m(MEgl;*0PXozX2l70{^X)`+G6Hp`ok4I54%7j~
zuP+3$V)j(oT-Z3Ltu>D7MG8BNT5o)<d?TrAPivM!4npaek<Ls;I;a2IQSu&2u^c8=
zUS9=^p)}pu-rm!ZOS@Y9F2%Vp3^v5A9)phY@Ho>!#2QtD9|U>{o_E*+KiYx!k|O?Q
zIg~##xPaRT<>!oLWUuk|@FmQM*kK|dvN^`F^)W|*uPWpl#qvUKi4D(;?~V*c6rVPd
zktdVQH_a;H_O`Z}G>}vi5>AIkRN<Rx17c`_>uQ_TolDcbqgp0p$&VEQe-7kS?jxlg
z&@~V+f-WES&$p$aXxT~a*LyxnZNxY31+w%*f+*=p?_j`uh}SAi4^8R04wroY#>X|t
zzZ0I(@K#?khBw!o`R|J0YXdDBRM*(K?{To}+Y0}mLD`sy!O@ZzM{VQ4-OjcFD;<Ql
z^M@ZQB-3iHg@(S4F%=Aa2!vuzm0eX)vP`6t-mQvblpMH{nTM1FS5MeZ&frGW6D}@3
zriAA1V6&Zvc}hR7AVa!Z(mPo(V7xG&vGM8E<C}bkDQ$7%x2*VS?!8VXJ>|Noy|W{S
zeM;^#$4UI%iulL$m=boI&SL8pjvRiZa(GdMfYTRTiGZIv*T!*;!d))7efdmh!;FSf
zXG_Z=j&g5T&GwvFt<4@1hr>=%VCwKK<S`X##daJXQMU)jEv-By;+hsuP_&*Pw1)L`
zPN{1Z?kUp4gV@UG>aK0RtyC|YFG|UrzQ!5c!T!;Kx>cxRoS2AVVMnmwpEA?&x7wte
z?H$XZt&QAl%Bi#o(9>Cvz`OJtij%2xRBb=4MsRASgJ7|Ikl=qvzo5TF*OJBQk;U`d
z=L{cvf&*VHZ8YDH5nkJNGBdQt9i)#_q@Prc^!f)JMT?P!q`y(6=#*>p)RAe9uU2%!
z{f?r=9>k(wmnAv10o%>=1LLybn$#Yu>RvBd_^T+hoozkwUF^F?W${mGyD*rhxx?*J
zM=ivv%=Jc3`3Rc%9`G9RzS;=77vA%s3ZEsUQ<s))VhvM`#q|?0;7>(wn<?GfL>$3^
zXw0;x05?wH^<^W+2dh>dhS}ADHDI$N(Ni^6Jq<{4WzA7oy98J~2tUz*RZv(BB3xoC
znpwydvx^<ryDIFGtXLRyi*CBE<@|;Uaf!$Sr7{Rw_Koblj)I?4@^q`rzeOAIH<WDG
z4Q^+tY(5J-L%=haH>Zw9?#Xf|JT^m9U0g8cAN$g1#8GA#B!Mj*#K7<;hPkVePb0on
z6YKp{K3!U$n57F2T)gk#-DhgpI9vKsH#|Qxb4Fe_#Pg(?KN~$an2nZOh>w(sl?ixV
zoHMVEmm|e>A=v}iA0>y=LC6Rr6kt#u=b-i@B`FsM-Osn_(J9Z>CAL<$^P?1}T>3_K
zDM;}@WcH&}UbdsDIiGdSLatV#^`@+On1fcC!;Xqyt}<93RNUOYYA#Orz=69)$;Wlk
ziq~_~Jg%u^JBAg1L-c`Jp7Am-PM}V7lzXibt-l8}(|l6o^t*0?1NQ`lJ5j{4kB5h{
z9Sa<I2PnMh(YiKV?5L}3HL<R*S5liA?<jSdDs@tz`OHzL{B*h~S<y4UdJ{w6|C9>~
zHQpq~KtxB5INXbrJpV_gZ02x7V3=zFdLvrDnrj-5EApYXIaL%FBJTJ%YP7lLUa||$
zLGbW^YR1;^4J~^)sGgx%wYP{=H!h4w<MP**7Az)RL(Hi@&4%c4!f2y)@;&Bmvp7kX
zjXt*SYU#p#P4nSdzHrXS0K(^v3@)5^1qhGJLAJU%>6j^m`!<h;Qhm16kiX7R?bj6H
z*9I(O|81VdY4%4B+*cItO;WN9Z@l0ld#VHbNToTxDA=6nn$dx`9bM_b{+DX5i-m4~
z1IAo%P6>+>(4Q#*{gVi2U#6>Au(w`zq&IY+^D0F?6wq~HSH{|%Bg}GO#x<4fvhE1%
zcPd0Xf1d+Y96l)8N60GOxZR|m0$L+-l+jST<KY~hc}VNN)tH>3XvHz=KZ?m0Mr)d4
z<Hprg_K#W9x1~QU@elj79pyk2M;-1;1Y!P7Ju^=_>ZuKXhgYj-{R&4tKUVcTKU&ZF
zQyk>VzBudomXy1sI5aY6zO8Jp16#ai=yf(pCP-$|-kCuFqWlahyST>LLJ_?%N_4}?
zj$&o=o<zSX%MDIzasJhxl48cv(aMl@jYuMv2ko`ipp-QIxAs-=Sm};5<E4Bvo@?&(
zn5xJ<BHDdiev}?^)c+fnF%<1D%j7)ba5$ra3j^kaYb{8Ypvvq~gvG^)jX_vkjHp)$
zi;E98oCu2x4j1Z##RY~2tyw|m_GcA1wm_e|xTZW-abW9!d;VzKnQtm==fM59V#CFe
zo|f;csK0N(Bfa7x$DTGr3{ceG^fu+M-TULhHIDG}ln(z`BuPeqaB=f*M;5bH7CVbF
zHcLDImI8>PYoek9;LaB*2&QuWPMT|P<5b1^TEREth>3a6kZM&94}1~)qmyIO#Q4IW
zW-#Dd38$~kL#aGXLUng#K6h~7A%*gQv|wMFDqv=IBM0Jb3NbMEYvq$K0y|DcPqbZ@
z^1gv|JELiHzXw_)GOsqGG^j$mLx%O1y08rf$?490!|A8|v}*4=0-e``rIHQk#ua6p
zy!}kI*3+VH!`8+%>PI@TPf^&RlER@D2I~1AQCTM`+~D@xaJB-!@{=4Tf2y$04Vsuo
ztI@<R)67p5x1X2g#**B^{(+@!Pou!N#ua~9cJ7(dF*DhgCPY9s>!Ui;P&+tieo{5m
zoq;~%zFkunjv!v>Kz&u|q#J_j!r($9^~MgwO%>u|Q3ht|5NxWrjsbP5Q7AAIabOD;
z9%rF&N_Mp|O)oq+rfCm>qr~ijJ^uV$n+b{KzmCBCko5G$3rAOQEp>sT@~c(lZ<O+Q
zc!|B(elx#%p(f`fsBh*A$EbnL0^V#UxpqGo*q9H|*9tm0CVQT_j{i7H=cNdOzNw&>
z$JqQi(Blq$?CE2hdk%Q`7ZDT8!$TkYOLnID&0ZdfqLr`_iK?v}-&WLIRo+?hPXI5j
zvxqY}J4>%@MUjX0x-bNN>By#wxy}yPYUo?4^k6DT|AOFVfjJIN9)+^`upxrb<7ON}
zyb)YN>1u_meN=-REGyWEbY;nP%ySgmq=;@7b8JgfzB{{<18YlF;E=RaUk^69jSkPE
zwOpLKQPuU8ppWn_aBQ6Bx;bf!6L$oxFb~<Zqs)}#Iy=m`p95}OGm8%`m)fs{6Xs@I
zJ~242?tBNPco!4%9T|28+vhACJql;QM;8w)-pzq6zW7steV7cieee@Z7jJV^^+u%*
zR*N*#YK@l7I`B4Dcq7qjrp|K^Do)d^=G#HL1YS)G9fkfxNyJ~Gh1T;RUR<k)XEqCc
zOSogEAv1UcuMrtjMp-Gnu+0MILqTYgqvoRO?HNGhF9G9ir-Sf&R0sHj6yL}Fh|<jt
zwB?G)wZSaLp2Fr0fv#<)zxkva+HVNTWH_(VgN`yES7`S}dE9UgFynYE-tOeF_KJpz
z2!hH#3;afuz~v4rrw=0TsK(VfLa=G0-d|a?YHjpYWW$GTbcpCxzm3ELG~LZj_7+ZM
zEJw|+9^rnXS}45Ikak`_+Nx_$a0MzX6s(uYYA`zb=JEB8vM*C*zZ*0&Jx~#qFolWK
zn-1i|RN=deuJVsC8XM|=9k{&hPze9G=w)-?i_6?QTVZ`s7;XkKa|oG#*+repQ{Z$}
z=|n)cUumA{-P=L;H&mVX2xflJb-cLJ<w|jbBK=h<G;kv7o;lW0=r4U<8993_>=+m~
zso0kRGp=LEv56g#!@D9Mz86nm3;74|8}Yqb$JkVLj3Ke!Qo^~0hF~K+O;bAC<)D3r
zVs;qL!8chO33GYB%v9XoOPJPY-SJWUXO4m&QB3=7lxeA@4yMW35;ASQXanDooSq!y
zRkhh!Q59Gp5bLie*p<=_V)eb$-wV0}eUvtEU=@{2rGgTD|E?5t^wtjCEfnrhls)xJ
zfEg!Ka@2<GSywJo?1089@&fS5r)n~lRx)*PwB&~49VN@59+n(jNmQY4xjXifqvp3N
ziF{6$j?9Hi0zU!;=cTVXvRJ0Fm?*o7k_8?A8C`40k-=h>!N$^Z%z!i6u0nQm2X33f
zJxKgUad)oEne7zS+T((m4+}(e>}*Geqd0wM=%-<EsaqU4C#vEm%1W=h*x8kfMXK>O
zL#y)PXnLH;6-lHs0w=LBy!<{EKj}TI_;OoFXuWHiL)(y)xnt1p7{~a1M@iiZt3DVt
z(?g>;z`QJt*ma!t#&w@VtoYN6dcDYwuaYUbe*d`y88jk6wf?i0>OVa)1WA<9-GNx{
z_8@n0B~9>ssVq%-I{`@I9~n+~=Ln1li)G)r*FqjkdMZ2(&y2u`2v~;yZw0?CLT~2_
zv;uGMVEKO(%P*1@N-%u#@QZ6h{MRU%4=MkB-#9Y`ODyD?h9*vN?Kr#tECwaSn;OF#
z!5~cDgmA)3E110N0!$KxHw<kdywPF5<U67?mZe9W#vuK$7^^A#Mkb(Avbc7kGu`I0
zuRP2G@vw~F2!BPXba%FF=HTza3O6I2&#ZX;c-^H!X4VfJ_%~3HY}u=2X2!BPQGk7+
zCD+<hXrhTB;mD<^sMtqOH_|%D%r_i4bf_Hm4LUTIJ0;hUaHNv1-GcQ#{L_Nlk%l=O
z#C2&o3{Gt_Q5a9#DO_yng0;>;@P>-uQNb;h<}R8)I?R86uE6zocxb?*k&llrRLRI)
z;7Jo~T7Tb5l|}shBJc@HvjiudBw!8WTU_Q~f<!!^k?C-epfdH{TK8T>WkP@J7ZfqK
zh&jN_x>EbG+(y)-+O&&WhYy*sPxW$B?>fr;iz@eKnGSFwL(fe9a-+Ye`x!?TXR9p!
zE8=5pTQuDlFdOK0P2+}C-`PAEoME;{BxzXfk9Cy1fkIs>18pDh@(!d!m9$Tj2^bA8
z`Rt5rp7u<e!2If^>IMpPS#@65yOx{!Qmh~8{!Ly7%ZbAs6!a)o2VN}fYR0Jof7H3Q
z^FCDUx<u&5mg@0?a|gN>4~-1X9hyIi(&IY1M7@}beC7&%xr{fsI{QnC`kSgBf;qIO
zDW7ZE-@$?(s!aYW;$pQ8JfBE^Z2KwHB{GU??xnu#!2Y-5-bFI;z=cSM^7?FUrk5AH
zZ(>t)OAemeoXWv+7t>)yZzUp!-V<e~oS0s_4->A7;Oi|re%F4PgtaY=a7zR~7lHE;
zxDbK6Bk+s}JSzep9)S^)-8{bDPI!F^zFY=Rsvfh)p@T}gtZpk*<E|403coV!EVXg%
z87I^dx`GqZ8)WJclpgL4e7~ZFL*>o;B>AvL@5z$c#7Rrt<3KxI>64m3ePPMm=0KXI
zkoJ@jvyZN*4T$*ec17J*;T{vr+>JLUEu#5OmqW^GQ$@d$Ka`n!=sl0=Lf^pRZ5^DJ
zATFHM_ln}hE_fH>juu<u*ETg}yKeJD@tDC0iqo3B);M@pQth)#S^L!A?Lb4oZS$~M
zcNSGc-vxh6EI3eiSEzx*5>;hjcUl4LMr0puRfa*DHdZqc&Q!D=ig2C!K2{W&?~Y?n
zY;q&il3;%IF!s1oWOs+yX%5ujC$7G7?PT4ju!EZ#S++mY*G+Piyinn85wrv5h^f+z
z4z#lsGe4KEy~G6lYNJYs>)H}kigU7AL01V#bskArph(>^=qlzy3?3&g^|~es7bt>1
z7J_|Ult0)(u!Pm2F1k@#hEhXWH<l%~Yq`{fzA8;hDkvq|()6ax%ldFmsdHgH{@Xe<
z)W45|7>ObD6%aE{W-I1smcO9!32H?SQ;|Z%SO?}Frw9s;EBO;c)QMA;i-8>{rmIv7
zgnl!{=?uNw>hdx;R3SD5Y897vWE`a(rkZSz00~R%X%3`6pyGU}Abut7><ec8cfgAi
zObLHR!Tg2@X36jtP8_AuJB~7^DP7hnS~R%8jT;u_29Qub9`=c~>m}cpiJ6i5vt>eK
zmmIyEf;Hk}H51IB%4mDhi{_|3&fMfWIvv#atG1acLPZG|hXk{?x2YqC<5m492OX2k
zh5QV9b2(#fZ>x$Qlqz%X&l~Yv=Jd%*JeEq&9PCDX@HzASk#9O^j%)9P?Fds*d~fxM
zFNQ$uCe%ABeuJubxUDWmpt@5XsQ0J_dqRY}Sl^j-&6ZzRRsOyRx7pXuPakv?_Oime
zDUc4KGj)ms^=?JylhQnXnEBCey5*F6nq*DbJI0CH$s$U4(X@g&<&`k={60p(yfWoC
zq8g1SO0Z!{)!2y7)fV0Q7Vf#i&z7cKemJ&rH6|mH#qPGOn&_K@ZZ07lRuV8J7(Njj
zsJ)Kb#`4|#>hb;#)gaG^#_03IffRdx;=sI2VZJX?-`9g1-w=YOs|VIOS6{zNb+#wV
z$W1-!DD-w!=(8dO{{B<%4C;NhN;S1KO77wzgEtmxL+?TOFS^9`Bt`9bF@%KETUj4-
zcQme>OH@G;*DY$D%8lC^a9(uz++<YS9xS+=R!u{=0x;UOLHe8`{k9Mn7arwt<RPEm
z$ieO3D%^*p+DpPi{?^UC!BK4q*2h`P_scp{FxhRk%~q{5>B;VK(l0pSp;d$qN9L#r
z`5q_WXDZ%(F7>x20oukVI&h~b+~G3fgE<%L-iW$YBVNzBngo5Y>|C!aF71YPV4&$V
zygI^ohTq^I`b^bD60%~Zps`<C?-(wsvIW;n;+LxGzZ16cc!Cw1T^tllQDQS9ea%em
zMA7r0Ok9KA3vTjZPklUA=<-y-aeYl9MpEd0AX$(F;f?_>s(Zpg#Y3w8_XYK*=L!Cg
z?)tF<_i|PLcSWbpJ!+nRZHZXRWm3FI-O(d!H(py3m>&m6j`A^|wpFf%nX<w{%m(Qw
z<*g2xJ<vh*uT_m7DbGPXc96r4jvQ`NIXo-!-fKLa3r$!UW0SJZfxcF;?MfLq7hucK
zpSM;&^1Hi{6<=Bomx+iO5E{&}pGJJI);GVQ@PcS<P$q@q=dmQ#cpEFM5vd`Si7~O7
zQIk`>IMMz{)$jt@hHY)Ba~aSdR7I{V8}U;6<+#9VM1pD|w`MEEU8~ZXI>bTi=Ze;|
zM2PLgpwN4p1M_mFfZhvhnfj9hXO$v$m7WBLjt5X*2x)VKBa;)9{7n!e6rIOux#%i%
z7CY0O`Li7v9IG<eDx|!g9WSm;uTZsJFYUt{WQLXuEG_~uPDxEs>V2#P2q^EdGqN3U
zo6n}d<0$_(ispw!*#;uX5$;?Ec2Z%V7R<*P^xoX`c%=h1qXeW;dY<nXID^yiMl>mN
zCx5i}=5)Y(sNWB&DAIW*F|CRW22?gMX9I;SO~QLRC_YM6He8xYWu2!4n^nnyuXG=r
zkV-E*3M?tv*i~d>5VOVp(YYgE17e(Pn6(Rd#5G}Xp3Ju|G1TX`W6P}Za4)2J$lhb5
zS^8MXT+7T@yrkEtYM2pm<TQt!Cz$S-NGvXM+_{R!p9CxL1x+I(iwFBgM+Sz^tEjeb
zgs6pSLLz~4#zR;lXY<(IK|y9bFT}YFw(ak7ROnV!q31<`8F%rP`E%w`LgTnU+xASl
z%)Tm^#`~IA-rnaZb0gK@$4i4_r`uex7(Zo77*g15Y_%ma-6;8ZyzV3Z6kUz+(Gc9_
zT6Y?wpb56>8|7RkuIp60y(&8$<=UtT_ZoCw@2LHqDvu|nxqN5c>Cj}k4%dFiHLAG+
zgQO^Lzi+#INC#Ef+sJ4a>@%C#4z8L0iK_Go!v8)vfEi7iF1l7&=c`8lL^QDR4}rBD
zabvUD0SD8rS0%q%PPlP%2Is!uK)*_%zazUJoTt;`1#dZqB>js6e>;UAoLTa3ohSN`
z19dZnx=2LE*hzw=9d?a6T5m=kjS$dk(=dIOxKp$h2a$&Q-U}@rFU2K`+tg93X25*d
zUowF&3(xYs@1VFxwN#z7RH@Y5)SYEF$(Bl42liyYNK@uAX(@eLwXN6HQd=kqT@Z*E
z7V!=KB7U5s=vNf0ZwzrWO|VUtnsY^$#e1c~T`83|x2zTmO&#4W*}{mU<U17hpQ<Yt
ze`4mEOJ1w0{x>0k%7y*gXsJs;LL>MqOB;ROT%YXY*2SS#J+tkf5YrK5Cbi!hn~k`w
z9n#-p)FWNlc2Uiz&4SE^@Xlr5E8W=Sc1ot-y?lKn>uOZTrDK1g*zmaMM_*C&V4ByF
zxyjKGKU59zav%awF!WN*v}Sj8;BKzuev#%s#`Ye1<Q_`Dk~seBqjluJz8>nz>IMe*
zvlg0Kv!6O>`jukFqtcsvg>6Eb<L+QrXM99e={~JE5X7Dy+N=yqU@|@XYy-@Pt@w4(
zmlQ?WV?dzPD;#7Wr^wz!X0IG1Fv=sFZU^clg}O9oeyD1*LeAt0e|I2HR?WXe_d}tZ
z`?G}^+04$4OqMDNCW#!F5f0mJW}D-D2X;bXpDrXs4onz@--%2b!Q*OnSRE{)T{02=
z`yS>X2)iAw#y?R}GCts>byZ;W)>V#byw2vwLkajnfb2UunJ9nH137ML_@OO%Dw<<J
zI7sqM<Z$+;d5)qR72Rnm+KeCwzCjZL&zo4mHow|ZzqvwQD68APEUv>H8eBNi)Zf2&
zV0d^#2kmk%4QJDj>3+-AQ<)#?WCt1Dii|qx0LJX!-UR#FQ4ZAml?*>9%;Q`IBUq`k
zkjWNY`&8Q~>|><oS_idmT#+?@&hRi5Xk63%OEq1;)))=-8M^N_f-Tji8g+Qjhw?H*
z8qJKKT!g?B=n}Tu6w%KK(M!rMm~Fe(LG<o+tYe$~PFNN=DX{d}4u&sQrEe0D4hyna
zaqn;-f2uU>c|tn6dw88n_e>f_8bMmMp1xEK(-Vbs3QBM$y3bMior?6QLNUWq-%NOD
zSc&T>^Azg#!AJ=)Yw9UtLf^8519xMEJ6tX#Ij*`{*=j<<^8kD(B<%sGQCVtN>{HCT
z+EM6lRH2WA$Qavg+|qj;$hRxxXQY|RB`i<R#kg)Ew^32TelO#2*{n9_+Fsd8se@ys
zmBTe3*66Oq&((_fx1^N^`>lnf?IH)=aw{4&@sZNXb|B_ekFLGaiHhiDf=eF-<5ZY6
zLEGY_>u5#tcEQR61=me+w9;v+GmQ~8G0Lmx@8PdF>bi~XO6+DcgkD=$Iwx%4D0w4Q
z*AY!`Y9j~MsfymfiOd*J5Q1|K_WkNuW}HmPjaW3GycX0}&f(zBgrds|yF!&6Y@gu#
ztM6JxRUOwhmnzH;rCd#QiVkRTRLi|xq<T$-Fy<=_S7AIQxw4PKSklI`v@xA&H&w25
zV(C|H6>O<%`s-=Kh@)Tb86*8cXiMo42&uP~qvSEF<WsA0u3>_sWVz9dCI3w<0h|?u
z`)#1ZJ-k1vDEL)G#t{%OwWWjlu?qL(O5A#v#viY6PYji>f6TiMHF(QW@ZqR1AFBN?
ziSp!(hK3&mA1HOsaP8}Fsn8dQ#L-=s`=o6-*H+RtO4N@PweL@23j+&=j-S&ve}D#*
zIAM`X{^-D0E0ojBYgC}QaLA=qu2fumM>tN8gnHkYG2X$nzo}YZC;NP~r624-I!D#_
zGu=#33q5S6Hyy~ms>D5|M1=Rua-|a28MiPk>$mM9;ShzI(`Dbu*QG(*6^Hhd9#uAZ
zIt7I{qL6AfkK@(kiEC~>nOd%G9u4)c+ia>$OLkLrC{^DGZ|=!Yf7Zc<M^rt29mr^K
z?VGF39#y5^Cmf`Vg&f?*QS#xc<lO=p^E+4btYUUM2kzFY#g7$Sqe;^^G&_3KpMlG+
zu_69Z0FG0e@N+Hism)#%WnSUiYF4`32Av9YX~OV=hAm9CQ&?LYNys=*FLKcQ9aY~q
zgl6NspDHn|Nc{c*?m$)DV}Wcu;NY`~z2MxlSBPPR4K5L&hM>M(9r<4h_Y#q=&?`z7
zWn7`esUf+0l{1^7WFh7No)*UzXr{B^ngB0RY}-KA#l9ga&C@pswNo&`5G}Q)Vf4cK
z9wjS}1-vtt#$`K_jt08}MDwBce^wR?X+Lz~G6&u*KAORMNmK(@MnY|!%g6q1MegHb
zhqUg&+#&Z3s_iI$D$1#p%uNjgChPK2u0`Z8RC!OxNW&%y0^zsTz3Qm#Use13P&aWn
zIbdti>JryN52`GFD_I1CRj{6X(vihgDvP&8N@VL;d;>0XWN@^~U|VTyZVKXDnak!g
zMRk%<(cC7QOUY&KeN4&7FJ;K;hEbH3+BiPlrI7w88<&IqGY~m{XmJ}wIj$dmY-`5}
z?ChX+zJK3C6?nc;ojbI0mp1VTkGHy0c5t^)D;Iv3yOX)vBrJCc(^D&mPE;;jsnw1e
zzpPs2M)BClbamh2z`07b$lB@xUH^&${}ol{4I+)AvwRaKMcXwYIZ0(PPDaMAvf06&
zpr8?4skUpTX9pWpuR(*$FJZMR{(5bM4R?(F9oHQkY`8^b@`5IU4g)l1;*L-k8@m*K
zLonQ7cxQ--{}GXMqS8qxhz4a71RmO_S@wzkYqS>$b0<i9XmfJ4V`Q==zI4><|BQB{
zJPiwR-AJx>p9=cs1a%6`A$2Z(Ua9J|HW-Gm^ntN%`bUn2cu~poEh0=MB}~mTX~CHa
zVG?eH^OPw@nM@oEPV>8#xpEUaN9#gZ68Ii$B=M|k^^)wk!v(4Fmg6R~>qzY<iXZ1y
z@-nr(gC$oe+;xI$?w#r$nKLpv%w4*;Hk9kAcSI#$3sm9Ueu!5a`51@yft6>r{ZY~%
z%+^jzzNx#-RNA!!-&FO7MMAUh<ZW)l8{??&^QykL-apnGL#xoZYo^dKa4i4cd#-ok
zdw2J(!z(nN|EkTKjaU0#vki63l)d-q>S@mB()%!kXZ_x7-X~4pnLTAWK21pPo0>Y~
zfW7PL&N|mzIXxRfQ|sN~O)Lz|>Cbg`&mUR>UhOoVZ@=x0_21&n>}~kwHg6&}*Kjc^
zjB@pO`%U|HLhu$ZpTTuqwcdBVvAKnVBe_nzxf3(!TJLAx1hX$i0lWRF-+}juGqJhL
zupzbPnmVMs6#wWPn(Rv9ufJJnJk<fGen2^0P)uw;B=~_%l<Xo!w+9eTO9%NUi*<m`
z9_yEuY)T{5CpP6o;~{|%1l?JrIm>3BEP{Z<aw*IlUE~X>7ZN;%Va*ksEVA&kZI<JW
z&DE#3MY6zTE{7A<iB>5g+XQG8mU_%^9F!&9OYrJ6!7%ROe4z?OF^LB)&P1-CT5!Qb
z(V$7Hrd$VWd!~X(Dn!YYG^vL;aJPqH0<RxYnYF-F0fQdio~4jkv+qjH%!WgGON>E*
zWOk!eg~o0u1fcxGqSbN%(hJ}-`(mPh1a*2g+eI2IY2$mWM>bMDVN%w5V~h2c*Fl9C
z!cNo3C~HXlBb#?J2X=UWwa`QuGU{+4Og`IzH-8V_LZZ0m)0DxRKLu}1pnIG4Q+eyV
z&~QT#Z=RL6#y}$ZK4#w5dgDNCXHN%120gD5HUtD*XWx$RWfL^@kSUi)N{WrqGThnb
ztsLwMtiZGY|15dSv_|(LZQ>CtGUK{%xpls&6|Y(>Pse0?TgV;G%1m}aA?QusKkeIE
zOnyxRovD+V{MqRq4)V`S{u%o!nT1e$A6c{shF7cuUhp)U>C8Dcav;Uf9c;dbEP)ey
zcoJEJ|KU&+{IHNndA}9LWFZIW3|sIRUk3#WVGKqi$XwV(i+(>i$L5$!BVIwE5r|Ep
zeL(UqmgSASNMk@V@-iZ)%AUsDEcO_DCzC(7HJ)fzoK_OT&V*Db(|g3G8b@u8wK+0s
zQGJJRk%DI@$h`@{nNOrUTNOwG0+<RE@EP{|xO_IlbtGP$qfqt*+^UKqnJ8wZEoy9c
zGaLh%4{uj6dafr$rhDHJV%Y!Lyh!BzLC^|}c}h79%QEC(1hI7xG%zXgph!*^CFeAo
zB-u?NNrdH^1_>LW-iYU)ZR&|;f{5uy3+ex+ehYVJtDmIdI~lm*_cqN~Lo9_l&~YG+
zb(X<s3}DjPB($VUM!UbNOX1Xq8YPjHR0T}!h^5%ey(_$Wz$V#%npYgP@IE7`MIV*N
zsQtmEy^9iXwJmT=HxB#b?{ft1!VW+Fe#ycUjEeJX?LDntGBhy<P45}?5`o|SmmkYZ
ze*pAfe#^cb)9sh>oFqaS4T5=|Br0MNi@(neU?1r+LBiD^NKxwKc>A)vH2Tca@S=Tb
z+7svBd@X&YBt?;epGaHAj)k(oIvxCDV0ZFsEHA>!fkTNg_RR#oF(*LqGH7SI6ao(V
z3>PQN#x}#)o)j15cyqrkY61pWKQ0&u`i~Ih4+n^rgp^s;+7O#wr1^_YXR3rEKnD`8
zR9Ql5v7dmKO_to6To#(kdqHDTzzil&_p_Er#7=j!O*8>6GFfSmhvX$Cj{TDZ$a?!S
z0WIKt-vZ;w8DBpq8l~cC_>JWu^4^0s)db0h!gIO2L~Fvc2{wAXSZ!a{G^N=T!qXb7
zCj**|TD&UAp&`g2(PY&?P1dMwQKiU%dO0gO6kDj&(_vzERha}LF|}Z8n3!L)VPaP5
zk5YOM2Yg@f60NrGwVYf~bmT=%k;7$TrDR!X-XHiE+B|BCZEUHFLXZVEO5&WUN@Gxd
zFB89Q64!d;O*hT7b7*7?XexK)$I@0w21S;ZXcjPMMxoO!IEH5w_&LlUrF&~t{%9fQ
zpIC0Im*~RBH7Y^9O)%ExIX2zi<@cROq|okmQhmNbB87Q?!N4+xG3M~;b(JR?)fD=0
zm;>p$Ak2Z_V<E^YKNKb=n3VRwfMa;@fK;-JJoQ#tY+o{MBi4jShH>7LHWjB~XjcwN
ztHONPRA*R}nnE|Ll@Th61%eNSiAmI%VPfKr3yU*6O0<O7{N60div?oeA7p04;E8hD
z*t7gGsTRv04xr4zY6<E%fAn4%X2K$BY>DI9Y&_P3T)t;Bp1?uYu4BA2?8}-=7rF3|
z&3KZ(WN69xlmCo;J)Y(9Km@RsTTG)VteQSO%nfu0!+Z@Qu;I(Kf+1c3fFH2$YB_e1
z^0Y87+nY5?;SQT(VtAP;-rOJHVJIQqgTmv28E!>Qn10L7ATMg*R6x>%Up<+2Wc54A
zu2}C6RgZ=*%vhB;J4EQx*&&Pwz?GJ2vuLs&Jjmf<lMA}EOr`;!so!zt4D>NlX-Ksp
zf4P)~u8i*w>g??%GhWLIum+tCxxQs`_E!S+B{L-A&711&G(?2*hc3~KwKK53Apc|r
zWnNImJj+lsMw*jhc$tX41giJ2Enz(4;I#B~P|=@dDNa%?d+#V3;QI=%K?>VxK^o?=
zPNgyGiD|so)LWyI%-aXeTkuuJALRD1$fz&6W-|AN!ZzB+U|(b3j^h}Ia|-}{-RrZ?
zCy@Q_DVwkccXHrQUxE6Gd<vOpjZMV$mro(zzOLT-CFh4O+#D~xleY5`lQ7PXFC9F%
zG*wqu_soiI`5q5HLB(xc<889zm@jzVrrwUJ*H>)lfAnfM^Ac^z)bCboYF~`U3;U<{
z)gajvlk9+B1j#m4$x=bGZB4SK>w{!FsARha$#%ut=49^56_agAyPIS?1_{1w@|k{K
zkk8&KpDlu9`<Z0j#|Oy{P{}3*$(r!CDS6m2D>ksjWtePS@I7n3A3hL#Z{zox;Cl{W
zbMlB%KyIGjz0ZOK9VS7kH%M@(N$}CdTflDiGZsoCRA_*D|H8fb60&8+;W50~9e<;H
z8aQc|U^N!1!Bq0&6}OtBxqe3P{AtCw#+u}oJ?r`ti(1~QTRmkY@#s5`j$fW!)$r#}
zn=fC!k%m7gT>e(wtK~^9izc~jU4PA@wu-E-il(~?S(WA9eC1A0zVjr?TPNjzP`GlZ
z-7Y)d&^zAN-2a(`Feu;yT45!A(Do1GXCu#h4nG^CSK?<ASOxI285Z^UfoPB4(o1aV
z|7_)XlL2k*c^l&g;=Ln&w)ea`{NTo<Y51Ayd1?IYh-)A5vy=bxgG-?jt^+q8y?9el
zMQf5V6Iv7Dw^kf!c}v^jnomwno?5fX7I&UJ=F|j!CaeFh{MpJCE3a62<)o8q%-fZh
zpICEp!u*LhM4GJr`}AE;-}&^<pZ?}ff4Xd*DPR}B*j@df-C!j`d0#?b$ItFisrdOa
zCeHZT3lo0)>;pn!<Afed;s@$;5`Hj0-2^|Fd2WTD{XB06{2btUyW*$7nquVewltD=
z8*54{X=owc^Fr`Dl)Pjv^ZONh+v+pry3J;9xY_KDHk&<VmzqVJTzBR2iPv4ReC%~A
zmM5?K*_wvWcRJPEsphhbK{&|I`>Xy>6K46q$87(4{6JaXgrAJ({TM%4&$|OZE&dNQ
z<Ie$YL|S(SEv*-CiTn($wDT$(@9tHI{i-FFNkQx;o6X*Gv)S8$*r}&_Q@@!!H31T*
z{@niFX@BqXe|MT_NykEr_=osEm_;lE1O<CMe%d|n6#R6+po*VP47d2f;LM*xVI#)R
zE+n0!%K=89zD<tOXl)JFqZdyGkrU;ux9f$A_;(6BMhWj$Z#>K{Vx~L5zS~6JVR4p+
ze_P2|`<mjuW<Z^nGhbn&%yn9mm*|hg;0r5WP8b3VU2Fb}F1pD!-(0t-COKihcfPoK
zm!=O-Uo$QF;TdbzU%#I40Ty2U+4ZYetw^q2;dO1Q->(^6pV(x>)A=e@mUQac6&-$3
zd9RXI=GwU3Na7UF=&IUP4No*Y@#l{|zciU!-Ld}q)t!bC$;PMTskP8_Q!8*j_<ZdL
zpAqj!;FYT28M08>r!Gw#zxs2n4Lk8>JwBAx&T>Jx66J!tS5=c&VbaFd|3zj6EgzIf
zjAkm^WAZ!wV`kSR$M1p)u35jyl-cV{RXfl$<ki~s*RNau`O_4^KVcBM5`&iC(jQKM
z#@qL@=M6Z^m&iH(PoL-Q0{NT^U5TH5&uhfbfae{HpLxgwKSz7sZTK0)x&S}N_&>*b
z-roSthXO+83;dsjp0_=qA%q9P4@8?k$9dj<_*v}#40~P+pi#I(;pceII}blgU_QXl
zQcSb)vkVg<{G8zboaq0Y3^N2?o&tLfewKS4>vWp`b1Q573~GFZ(HD2HOL6~5?H$bz
zJ08Dyt1rBrsiwzuBh$&c<Gz|shU<6GX=_v`gQuo>GtuvMrM@}fl6Qo8JH{J3ePCJV
zC<pVBc~k3cVAIXz%>{UmT9`qetoD|gM3}Z6o1Hb%)SS=0yJCUuxU9j_r6(m%PMrAp
z3EM3@=@jqODVuD#&zjGkT#LRud)@3~)}l9dtBy=~y7bOZ*^wu{&5o?!TM^c;R)<Mz
zk{cH;O&(@?%vu@GJC`4&lT$<qOUVk|lqBy}N%AU8+PGy!G3X4*!`5%O)(HQUQS*KF
zluMJdSC3i0XroJ$CHyWQw+4TJfJ>7{tX`D7e)a50>lW1mz^mnZ_$WKCBF>7liLoNl
zxY@|keS|0IK1YE3bwEFC_4VtoM~6yLsu+QFT+okJZj633`?B$-9WL;N><a(q$DTKg
zX8DQdjpFB4j1>66$aOJ(AZqvG2XgrgelY2K9X~(!f9}L)6rj8OpI=~f2XqgHKNNK@
zA`;-|m)Ho$&#(NSU;97z;jTBl{O$i!*mc0iRUG}3&c@xCVpB{pHofXjw2uUQ^64ZU
zKIz2iB+CRiOO`Og6%}l{VpB{f*rYdNAV46%7kZ0Bb-<JmAP^F4z!ZZGrW@0~`R~5j
zH}`aJzQ@npjo!`f?Ck99?Ck6;kw_maBasF4@wZ5%n?4?~ACE>NXAtzZ{dhMLSwhfz
zG<ng-dU74n$NTo<1EQ0l4fbPWByt@=AJRq%eSBm;KDHm9Mj{W>A3q~IjXsVBi)Ipw
zwwiG$iEdd0L9k@l4esio2>!u~%>NhQ|AWl`W>TV^!JX!>r{MoTX&Y^}jLB7MH;^mo
z57;m+_x^Co^tK(%CULphJnn0s(>0SfkMH961+!a0d$%}IR-B)YQ(%{YDDxoy9`f<+
zEnwv1W0<TH^M0SedxrV_zJd1)^ZWe*?-}Oz2L;|U%<p4?_YCuUviQuy`2-o}_mzS7
z4D);Ht|EMf@qU~PcEOoL*bo&6L#3WJ4?g|q#%QD_YX6R4mLD=U!U`&BL$?MVfF%m{
z8zeM%fc*zQ>>7J-HoW~W3i53N`9-c8n=njx>{bQ4RuJxzf53N=tgkkq18*tF`*`dC
z-6wL@aF3hqNqF7oD%do0xK=Obm^~ZTu#nJ-1(_2~mb+VeIMF1{=H>w$r4DNM;Qfd%
zfN8=s4-NQ;i>x#W6ijHO3C3Da^(E;2Ncx91C0!DPXykxF^apy-$d=+rmCXKxH-_G!
zCBQq|1vp0|pL)$Zg6POXMbY~a+%J>~@gRjYNx>SIijZ;X>~wgPN;EP>;3l}<cBB)u
zfriH@G#}};m6k7ogu~RUbX?d*y&gs-OrT$2wS-pr35TPRv4UGg`4?jL$N~<y00$2~
z<sf>RIE4qCzLx`^XbjO7I|U`sWrWT7@NmCq<Q##%mFp;q&Za%QQ<ZAhc=Vv!>sh7R
zY?qBKI}u`nXo4Au-=&0PkhNwWAdYfD`ye=nn-h_GD6FZc3R?a9=<~FdYR_MNui#!O
z=>43lrQp*AHh<k5LWN9@rhoXQA9Np$#J%1*fT|xaj}ZAGiIgHCReh;a{U3#Vy~bgU
z3+w1?@F{KGbXhAU<n8J0n%Ps==MjS6gAh45ekcSj%3~jq^hqUoa5Qq8X!=V&8o5|2
zR%s*)wEw!(d5FfDq+nrM$Aj+OgByxLD43O}9FMhHAu9y8*6=N=;=F=9w6>2z%&$Z_
z?-sQ@_N0P#gJ{F+vgNVx6I0R1i2`dM4zg=6I!|5kEY%vO`ZjySLiHWXBZ{U`1ii%|
z7GC-0Q)+-u#IX2@BsU&@x*{5B733c1rcdvx*h)In0b0YVe9Lxn@!TtyB}kD#D-q*>
zL?IV;*trNhzgG)n7*%A9nz;ZX1Naew(Ike+zBGgYZe|T9gGigEA>eWX{mfUc@LWV9
zKjRSD_J;Ou_(Xd!X@&K`QDS@z4)j1gJQGbc^0DZFt9eR?A!E;VlUi$3m^nva?;!iH
za)N@jMD$-753~{*C3Bk6;va|>590GgcC>Qh7(})qdB<%EEq@W?>^Z3+{S=AWd|fJc
zxl+bCqKv^ZbR99<MtPV7Z{ZR5(MV1d;pcy#eU^A(S~{14eH13pTZ=yE<ueU*?7F^I
zK{`Wp!3b6_cDW842l5a8;#U{BY(Hftya&R`@=Yr(C*P3&_Xw8qPYbIem=;s+_a!6r
zr%b~vnxLPRGR-=?K1cPt^1x>^si8TO`K!|8V+4z<S?Zvf(M#rhrgyE$;YuNwh(b2=
zF(ISg<$ZDChx19-iW2q`-PMTb>99UNQ*_sGRt&V(ut6Xz3A6YH0>0NI8d)ST(L*~C
zYe50`;CKPw$wrhlhFWG*xe0n-sw>FjWge6>j)$Mm2+7ZTl!h%4-1we*)Li33Cs1)U
z@)HVjvyl9QS?TfZaX%!)Fm3s^SL<<9KvE8R6P7}8<xM0I(^9#mO6B(n%Ky%kb0%iU
z(?bd}c{UvPTzUv|+6*i-Dq~MVpFlqvI4@W+8RF$<@1ox&=yxONANtzAWjq==nP5EV
zq}_RGP%zUn-FQ?e9HEeSu|+kw->^+!^Agd3vH7iTSL&Aetd_H2nM9_IPO!j2(Cnv@
zibfhly+<%#?VX*p9w3R(wE5RU+AnqzK@qjs#onZ}c3Xki?GTaQGhW}ct%69~66OJm
zr?4Wm;r0bWD_+#z<@FL>FXXk77qxo|7>ii;&fw30*&D+!dtVr4ZwtfhU16BLDGams
zgkkoUFwEW&z|XU?gr?=hShNq@P+gU)jw`(B6GOz^8^Xya)76>On+o!&0(nO%2l0ZH
z1I<0NMReySaz^$|c{l_9rPP1DsQ<rww9zc9ySo<j&hN(Ul&wg`7N%q}-emO?V&QLC
zq`Vy3tw<T3pckb^?Hu|$9*ERVtex7665N}MnC@39ALUhkDlwv*N51t>nPV@5m6op+
zBE5o5!lHvuS9;X5Zu0XAMk8{L#%96EV$S}9<0F=j^Xc;9WM6l8=e*ugN>h&U3V@HI
zjBRL$qVLZ6!2o*v2~fIoK+i#f9>Bar2DhJK6V~Xdv0kYV1h8akM{27M^F12bgFf*9
z3#F_R(gK)g7=Hgw;QhM+_`LwUJ^;TTfIkSpd}5UA`y}w5om2dtk5w_u8Q2)+v|bGJ
zJ(LXdijQGFqQ@|wd}WwZxiHLmh8X@fK<{?}`1=5CtW&{%L`~u0^2!4+pP=RU!vgPz
z2jCF_m@nLAd>&s6^Q{sLbIxUkIW0NEe1ezZ9Rl_7#eMvKr@(v8UBvIl2i|iA0DjN+
zq%h294jJAvfWKD&-a7#A6M#A26_>{u))?MD@OySV^85b@yyx{SzvtB+!|YFDm~T#F
zn3V>@oS22-M4&#zk4pKe4Zw8)n6I$p^7xK*hNlL8&yxYauMfQE3tjkqKJdOd0Jj9-
zX#u!308bCV#|Pja1>h3`FlTXM`c4YG=Uhenen#MZTL5kkz%v7IR{%aW0M8D<a{}<(
z06Z@M&kw*00`O@8xH|y%1mNBP+*bsbM<{s9$=8sMYa+u4!g6e=_&Z=sa(FBs%OYtD
zI=CqSQ=qMR`1h9v;41_0RRMUJfUgl&zMqb8$~5c<CFpmhY!x}XkC%p)nVikG5YkZK
zbhl@cnNR5hd{n6Rzw!iZ4F0VYtQKM69n8xMyCh1Us}OvaXz*}ZTU;}V&K9)|Ewbe(
zG45Vob)~ipx<z%{IV+a;+fupQok|-I5VcNcL#*8(XQmcvs+#h%6zr!&)emsju)o9i
zN`)ulibmQ**X+Soq)7skH&M=-@qeQr{y&WC<=r`qe6*SqeFuR%x43iDixh63D4M)4
zduOaq&|S8Zu0B9v+D)RxuR8I-G1uJ{tP=#i`?|K8lZQBGrd)FvHF5DE8zcBZ9)X~_
zX?jDF&XDG+>Qmu~V4{&}g5m=t#qsd82!tglK8Ul{8uyJ!t(VCrt1{LHvRP^Om7?xX
zxu4o`AR^V!tl;4iPHuC$sLkYx^Sp4cD)?DZZzYc^w+~Is`-g)3t*HD$_NCeUN~gEY
zd7UuBR&;E{Tt>7%#$;QU2pmUdOo8kKy)UIK2a8GJY~IMDlOxrIe7ZgrzcG~PGIOMX
zITmGA04XsUlJj)q9L9y$sRLAOO7QDwUP4XDX6ei{U1VT(?;8~K?FITgZnxd`#6B&#
z0y3Gq75pB-@iAPzkB@!c4GQ{c0^QHIYcEqY_X2A=^fDpnn~OAeWjvjxTG3ghH1|xf
zn;wkIiBgx?Whb4!gCc~NF^ubv2)3<cDdpryaDRNLAkPxW<5^bBg|GG4G0rKdoq}Jx
zIax8g)aWh>MSx>BjOqmf+n=$_85Zl2)wUm}3*`N|$!5kfra*S;gG$Z&i>^AJUCLH_
z^Nvn3TVLPYkWOknewX0fGu(W*KH?mjbG|~vI?)1g1uGrZ%}hN-!TXOO{zlhwZ%-2Q
z-D(B-4J&F!)~;h830ltHHZ$ic1@wwGkLC%;Mv3LC3fXEzHI(jf%J?BFcVRhpLlnvk
zTR|ut=u103H~wgBg`OnPV7Z<`Fn)*e0(f=+roh*t_Y~e*1S4!m;`bAbI#C|#3tF;w
z1b$DUgGKlhF6i(<4@CnO!5acFwyL;3{QhGBZ!JBbz6-IjZhBKXiT$$Dyp2ZwB>LrF
zEQ>C25geJ?H2HHOiy!dxYOmyIy@YB_5Q*qL)PAgpQ<+RK9<Z*4WzpZ7NH=Ih_#umH
zkXNxNd4c$trUr&F@ns-o5gg&dgNnh!4huSXRsik^z!W2G9^hAT-FE02ucfvicuO$r
z_imEn%YJMsrF)gG`jx<c&(%#Kd2~Jymmh@Z)Qm=U@%kThpTc!p!vOl;NQ}0Ml6S9E
zIFqDl8p5Db`JX9N-zqrv3fJuEOk^#D+SRzWS_tUfynTVJv9ZFRlxoir4IaYPBJs9=
zi){}iJIs<|_XvFBzh(2YSk>2O8`5;&34$KNM%O)p_^0I*?GMpxzBW8faWrzHDB<7S
z=`bYe-Vyq!(4rWk0{1+|ZO>F^D_bfH*_xVT70PcH-S!f@_|5(wtcxrtFm3obl`(;S
z%Z_$G!<ZLe=+TNq2-*T=n4s0AX7}5vE^Y=3+;do)xNOX%R<teJ9mS|}iR?|vuv}+P
zS4UrG#iNRtuoq?$vEUsx9PKtK537SiIkc^jn~_3w#lITRCBE*uKy(Ro7e%t02V)wr
z>@vU<xL)+0BG?_gg}W3hDx~E#+u>v<=bM`lt`{cI7YSCoJI^GyVvi`?VjmT_^)?Sm
zL=H7B>`wM}&#7<gnSG{$&puK3puT4<<no5RNSI+k2FD6@0N!j%C7>zHyX^(MiABg0
zKV!!~qcCNNV9HrMhf1cz|E4sG9d%&Jx)N2#G`nn+sJgFI)s+an2vc(G6GYW-u>%H5
z4iaI8w+Rc<mOjS`0%BZ*U8Y-+vNv35?E9rC;ysoMKb^3-;N>c%6}+=BidvB?HbSa@
zOLz(TdnqG?cc38ytxP(mh@y?m9%$z<2J$8j!U`wz+RY}et1D<X(s@e9$lv)+HB&TI
zJ*8D6Lw*cZ8a4(;3ysz1{3*y`vA2TNDMrBV5-SexU|3yk0&9}PLOQ+S3RX^F#aSxZ
zr8q5@&ZoK+?7ao{Nz7Da+(r1l=4cu%5KkBC!Nwp#F@>pzsR9$~0ipz{Wc7gAjp46Y
zL@`iYF684=_bE+!S%~;8yl`aIi%);Bg<s7Rja(p#`PM~dQEzC0-4}?qeP290(!U^@
z6V$d+!{c!JJ09>LEA^6DC{x;maQTi#z7sO)Zjm;5*z;|(Dt<!Mh7Bp+7s^rz|8OG%
z=}O2^Nw&ujh0R}yre5lB$wH<%0#Ub`r0*nfXS47y#W79)@Xi$|ex8jyp#oD4I4Y<a
zTfY$fx}I0pC_$>w9;M;SL;)`EX}h@?&D<#QnS#5{cC+c{Yl97sBakAjt9XkJ4S$Y@
zxp4$w0SP<tET!ISg^0ZAItxxWbGV{nn1Xwzz#Yai-HucqsfM`<9v$E|4`lk-U|TD%
zP}<7dk7(<&1F4M-Rcbv$)H>WLG?REFGZj&Ep6HoRx$*P^fmr7%rLo}MiG$#tFx<<9
zJb%fSsX1iiJi(QOo*;gdik?LBAUxpIxz4*cv%_9BQm0vY92tR0vD#6M#GBSVH*kG!
zFVuk-r$w~*AQq`6y0RllH^tS|&{|WQInJ{*8=|*jMw>C5X*QQTg-J4R{-SqR@eppW
znnOoN=C$>9Hg)#)cFmi04e=|i1P*_|%#mlp%?P9**m$Z?nfZg#S#Jx%fA3g^@jGQY
zRuco41wPBx2;3XEW}aJM(WlN+YCcJ5jy)M0hOg1`l!dzDrwaBLqPs3<y6yHGnKIdG
zNLZMF{;v?w7g#{ss~ht<@4~i*<Y)!`rvm*$e<+hn0y9iMVTN@T@4QbU#=Sp4v@;JY
zs2l_Y(N3{5!h~WapC_~gl?Z-<v`oidWNsiXD;hbDKJj2M!MvdJ$>srkRVk*&AZlTZ
z+bo!VX|Uxnbaq(FImQ4jU(e%Xp*@6Gcd~-W!CVMOKDwyg)z1xRw=bIei+28~R6FC#
zm3D3s?YubH&iJ_sxg0xzcD~2;F3ivGZJXmYwpGFA$SOo84r0Rx?gSEO%2u3df$|IM
zoN<Eax$Tq>fk;3~pqmJ%*ir2-?1Lc|tdCh-wxKdm4#PVJ;9Uj0G03RObCjlXPzf0I
zE-!&#*B0O8jpXhL`UyLEWHhC`$s2Knhlz<}5UT`uNMi-#A=T`+)q;8Vu$Z-DWm9-u
z;ra1iXMjKZvvnQ_gl!qXg-(;(VK9-*p@<mOfI0LI0sxpp-=Nz8bLbg%Spjos7~B$o
zIW!Bt!~LCtv6c-TS3)ePN3r>oGyZJBfgK(9?2MnyRONP2aK996xI8er%|$q2YJo#H
zF}jbDjv<^o!A#<9cw;dgM)<|hd-R|WzG6w@S;$}Ae5n*MLliNQCj_%<v{&np0k0WL
zI|y`lGnz9e?H;hUD|en?{UDYiGnbj`d64s6J-zd+Wq{$pJ?)f-h2ZkW>hF~nKQ2&K
za*wqqp=PF~wpI|O>(A}lNClV46LwgC5BG+sk#8PmW)@37MQ9143cN%E<hciqz(*J7
zd<N0^VA`-HNoh(Sug1&2AUf!Fr&pV4dFEx9$7(c8zW!JA&OcbC`@KsS;+~{npDVBj
zyJ2NidQ)1xb0iuWA#fM*X!dVF0LO~YP*}x|3r0Am4reGZ@AJWbz{qgH@DSoOb`Uu>
zjuQvmLVw4DJUSb=(Y|p;Cq~Xz8vTtR{30h^NE|`Zr8$^xv$YyYewkNS3)AyDIv3Tw
zKoy3`6^DdFk4$DAP@Sr&YR=$TOf}`!hm7o|(EOZ`k-spraR(?(0(7MMG6nSwPjn!j
zD_nEQZG^3dZ4|`q1mbC|cg#x3ZH;M1{<31ibIvZzp>CaZ0aczLo|c+E<vI(~r;Nbq
zU>6Ss!enN8g@9Q6YY^M1yAg~BO`kP@Yq3j}#;+BPzmDs}K}9GK@16OSv((PEI#b_l
z=9u$Wm@PqVPwN`d$r~9R9OGbubi-z)_5}icTShni<&J&9Ihi0L*^-jkGd2kHpB77Z
z=2^lElWsl$0qIWgjvyNC-SbB&VjEJ)d^+2pt=4`nYJZ=HG@@qQZDwss(@&<l@t~vK
z71w5tqU@w}Nr%R^UszOwyMcuSTt|Rbx?z@5ZIvLpioL)!Rhg#LL<NiTK$-`{&f@{e
zne$)<!X6$?KY^H?BhK*t$l@7Fp*A}S1_dYx@Tv42I1JAXz{r9DM&bQoEFkU8^-Xr7
z!H%`oMb`@^zs`(87twJ~iaLfR88$Fx3e*Wa&+zq=wDfqHaKq$_1J2=tc+$7xr%Wp}
zb<L`{M8V`xd|<xBGSyYzHm~nw%6`$;-Pyg5g3Sk4VErc98fd5R*<}9DN>i`*cmO7^
z;b8<XJ&9CG!P`dQ^#q$4yI3KVPZ*$?FS>qlL4xy?N_ip$v9AUzjpGn)Sg-Ig22}b_
z=8mzIT5x<eL1G5cM5Cmwlp+`pDok*a4W1N|_WZ7i%^|OLRw4XeG4h_`>f5pZQoxEb
zOb+`6ll>*E7wd&PMYa97H!bOg_7$#9WF0R&rqub2K)W}{<I0N&GmOW4Gz2_;felL=
zoZ{|vdx`K9R70t#)jh-vJc9`~eboAZhgPbOC>5%C&_`)j=(dkI7CYI5Ad4CpJz=cA
zMfA|iJmlML1XXPzJ5}2}T}}<g0}4LkhP!#x?i*}U>b_dk?RKr{g3n}(E?$U{$@RX1
zOt}(W<$g#wEj0<5a(K6XtKeQC<m(Hb5X|M4njd_Iz}k};Ze~!EngHLtm8KRcvRE`a
z;xpVd8t3s3R_H!nw0S?ClA!Bq$xW(-(p)D<U(1!cfVHM+S_Bj23UrKq+8-D+VMDQ>
zLF9%F3_fEtiSXTxm3Ck_2hDqgpP=`p2F7+`V9aB;HY6MidlGEQpH-DiH7X2i5zO`z
z*;rq`k+Ag&@-)Hi1DR><-WAeR{dWrPlZIt>XgnNbT5J(vhB1u~Vu5KJSsU1MH;Ci`
zuS%JPc~N1^5o=c-7)nWn*ms3={KgFj#Hfu_u<`<{!qsTw`C_D_cT#Z23EX)>_QV$w
zW*B?;TpHN3fpv}-2}lFbxN2S{eDJB1OeKX(9n(I<=*6<G0|}$pz4;Pyebe8{BEb`2
zZS;4D6|^4Axpw-F<}f@n0Cxmnn1k~7h}o1d;(R3>G#6(F-UrRcd4cyhAtlR0OsIqr
z6DncE5lfgd=@!8-Px(FgBTu-2AAh3vl0PtB`1g2!YXF8bNWQ;40N)XS?+U<(6O;Ie
z6O%CFmKnY?C~K9cE3(FC9wBQVu)-fO!@@K0A1VcP;K8R{ZQcrI&;$8+iQNh)#ZQ2Q
zCD7YS5od@ZhVceF7lG@>aZ%-brGRcxz!)B@C;*G6#$0Nwf?FqWkK!!>$}Fdaub%5M
z18v^Q*}ABZ7Eq~%2Bo@-1?ty+b+MZjoU;VZFjfkv4e>2lfsotgDFy!}(ZpN*I^&v+
zimRfzTPHZBiF>xRz>+3`6?0C+B(gPkpOK_owpg=->Aqt<-37<|?^q11?t>6o<##0&
zkf0xwQho;s<(FqMu&G}f;hx`B;n8M6`DJW-@ckdPgouQ0yc|B$^X_20W492vkcCfp
zdFN~ooZ-{LEGRdzd4T<QcJ8BVO^ZqPQ*@7JHd&`RiJlPM`ye-)rN1d#v%S*n$pSaY
zqGcB2_O`S_u6p|K75wYUefrl(9ReGMd@eQV+U8sp+%9EGDS1J~!91S)l;G8d{qh(I
zZ{C)fYi2<L7>Mrpn7)H1z@JN_Dk&3e9j_46Ac#5CNj@#=3Yr=`NyyLM&Z|M;itY;M
z9;m=D+2{NaaQa8N58+FuKyotrTR&0=9xVv&W!yqx=7KqWJ^1&^09?Dd28Sk`o_H+#
zqLIZGbnvAC_#jai@DC5bXNn<suu}lJ&eQrjdwP-b=4yoroCF0vylNK4B0X1I@yUS3
z_#4`<3Sw?zr-!jEV~3;O1U06VaVd|T99+8I*vCq}{}%P$$WtKJO9<4(r;XfxQ7Pg=
zQN%YaKE`#3U6dRSa%jfte26?f=*I1N0AW*{uJxh~l-WwnBL(V0b}_dTUPeJWPDpzt
z8y#>jWl}Av%wH7Dkpgp3X<o;*MfGcfQGb-<8@zUlrV|tjnnejNhzUc@#MIE23T-F#
zbHT1Fn10&LKD}#ZXJhyL-uW}<&*`Ju!v;Dh!ht_;D&rT+c%?Sj|0Afsq4cq`<C?27
z>6#-I7Th2T`45YWr)?<k4fK26WIm<2H&URU&eNUbUhFpt_LqWtm+^Fg5n@6qWo}!|
z1-4w!@F9=$_L&{DAykKjU>NT?=?V;t-}7YaYWH^tey6nHC!+3;dHre<4#w_P&=w1^
zFL$Gi)~|I6(sY4z04sKr0-=&_iPHmS#|zvpr-)6=DcqBptQID-7P^EUsFUm267ysJ
zX;y3R>>jUhn$r)BqC%Qk%8e$ZQR;b-)+sG72rf@5;&S{R1r2vk-~rteS*{VIU=?sq
zLETTFx?m`bOXtd2PS^=5+}|hklZ0&}raerH(zOG)LcEVMVU)ciONqbfOyofQ%te<)
zTF@YR&?Xo-SYP8|80%v^fU9^w+K3+SCIM`4daWBUoSzW`@@^kHi3x|gimvn4HoP7d
z*pE8_bu(7Q2&LwE0(Y$IV&mYvUO~H1^wW1d_7|Fbc6HDhVPl^Yropx-IvQ#xSM|We
zTtVtMH<rvTo7NetO?a0Ig1=&dt+L8YRtV;dQBYRba?d~@F^r5K2>qI%x4uBKSsaa2
z34wzEO25#1Y+tm~!LIDQIQ_qN{``(Z6k<3%7GkK%dDb-t>8y=!3BodIf*?rd`5z((
za;LDYfkSP=)O!VChl%N<q6hp?ocvUz2(Q(m2hiPkFgoH+@6wH+SW|@6_9M|{`#B_9
z(;ccHJ#8y8HQmqsYy~s(cft!3OwQ~FN~iD`Dj42Ua7Ll9QK|D#p(Y!6(drqztuO!*
zL{zDja+e@>7uH86I|QBMNjGGbIy(eMcW2YjB_SEOL}HmNi!_T$p~>L+!-KxLkA(^n
z&VdGICvH21meWQ1N4kLtvp3U%fH3uLfbpUsr!ezi!y@m2=KLNd#A6|w`@D1R-#G`5
zOz|H21twh=oQfydmYb%76&(blEno%UpwkpiPLPZDz`vZn<Kf@K$tdw}Cm2-ndpH#t
z{}omyT}^cLLfafWn@=Tb!$h>q8@sSs6QylVvH)qjBChn+b)v8QeS3D4RGg=v!sUqv
zt$BvWV?LfuX@=@MqL+Tl<I!xKXQp;3mAx+TZg4|`>5QGLpx$H2G;}`8bW#|YxxxU4
z+n|Y2`~@96zn7Z@DK`#XkAq#@Re+}w%w72kYi<)y<91)6xfArWQfu4Yh2CxFA>uN7
zkcN3}K!g0y=dGwvJS;{r3pzL+fMpCKXy+`zz(1?h2sft<wXxPCq-JYpCD6Se^%YR6
zUSF9{xk|Z1bmBi*NwwRQKl#>M6wIpy<|m>L%_Rt7eF!rb5A!M5hZ%auefTmDKiUbV
zX|sj)g2~yZY23RY4)mb(XN!0cTcxz*cF~d-MN2As2q~;3@NnV@Ye_x5<CeV0O4DxN
zwYFd)PS6iZ%{YDZcRVO~470$G5TzJZZBU*qSTIDi<<M@WEycdAfg`Jd$l<oUz<S(Y
z<?w1AJJw;Ek<+3=02+Dn#uSE)2a0;t0<fxuXdlD4Fx(HdHy>%6)-MZw-0I`fUD+8r
zpOeXKO*DJmZ$9PN_^ZHujGMjCPrTus!KhT4&Dlm_oBpauC%M(q6hcqX>ry&Nu9g<C
zT7X##9}c38&ABM>J**Aq3*LRl?e`oQaJdgxaK{MT?jquyWsSCn5ic$41fzEq9ZJ^{
zYmfHyF&w>RZZMl81lK7<pYL%3!zaRy69^hKh!?R$R}0Z3tl5kAi>ABWJa7|wVzZ}0
z!5ASnJv@Mo0nc+IPIZNK7<MV~fd18?LYKiz7B<#6<t>En*IWcx;BS>A^EneF8b-zA
zqWurC*qCS_IuT35b&Jx1WupC?cuJXh@+^Ca7W?*jEw;ehA;N(ZUi{+{tz8+jtM_D!
z`GVKvQkXGMSb(_;50v6wCz(A;q5475;wOqr;3z68VGpH*KZ_DxWO;8jaq77$@~qI_
zV}*kLp<vrJY=)T$qtYBNOHgl?(h<kg-|;|T4&Z8?pV7?ZFj>QT`YTcGCA{TXTT`L=
z;2*O!nkxTRG`GbLPh)MHpdSpUf2dU6>o$X6JfL;2lC;K-RcIxP-l3n*^5GdPxmN6$
zhP85;_W~7v?6)%ZPX*^uTbUvD5oyf(`}L$#DEHHeN+D+op%}^zLd4_4Y1Ej@=CjFc
z=0c@_*`k0Qe9Ge(4PmXlMzr=L?jKw-Hh*Dfcb*W#G{+dBbHC^O4#mT$CDlMD5mL!t
zEA>AlXnveEpc6?<J4+Spa)I6N))lxRBuT4h^&D@t5Rl0{hHM073m-f{>EMqHbH&mD
z55(iB0adD}Sd*ekH_M@eF-7N6aMvTKD6Fea7LE1&3*1=sT<H{1vx{a&MzO-{N`(a>
z8+);Abdd?y(KoaAXhIB=4O*3%2W#6Z=50GDP1j6QDohA6lgwL0e{^@(%xRmoo=^vo
zl^vyjAnkl_#fMc<ldaKo3*dPKgJ0+-z=%j<_&^>T>4q2<JYjZw@Q~^OR0b&IGOOr2
z=m7jN4*}Ra7_iRnG5Lfv@9R?0uUmZ5;#h}-k%r?_c$kzRX;bK(Pnwr?t9@=&Z*O;3
zdtYy7&&5=DararD66RLECxH)x^1T9=QK1#Q+@%>lWeg<>hPaCgLv48QDJ|n$MW4Rx
zx32O@rFFq2a<FwtuO7?ztxcW7%$Wm-2}W;m)9h|Gnl{6eOvGLP-AxM!;jhZ&V-G9s
z*xG9#>g@B|ap)6DI|hRx^n~?NHNEqDX=n3&d#gj)kg%>`&9V9iAwFxlNtA(sj&2vS
zN$7qEQI!5eRZE<gBpO*LnuIZeGgUlB08bF`pLlDpSjAV-6*Sou3ft}!)IH0x<0sop
zH)tDtzZ9~wo^1f05v{`1BAB~G-8(V5+y6HySF|<FS)%r#&afqQWTvNNURz6EB3QeH
zr!^A-M7uwfKRlJ{RG79x)V#KsaL%2ng^T}8pu2ci6SzPgT#DR7e(8TJ)$bzk-Pt-E
zDJ;+xY`N5Y1$BFYI-f<xIM&=EmbOV7YHy-45+q)wtW<ftzJX^C%*>VX*2_FR=s&Qy
zP8<oGLNFeTwxo+Os?Rp1KUFAh7Cm(c_f(-UrK%}aFri|Fl!7gtREv216m(lxH~g21
z2y<JXXsLEeVkW`hA}bBV-pWx4rw?exd(4AZ(04ri`&;R|#7C^F#Fw$ID_OYYne)0<
zO}NI1K{dyX3i7a2S`W(*g<ESt7d;^LIv=;Xina#|Q_^{D)9Dd``#0_<GYRE$RSiuw
zsa&s8^Bn^F1y+)XfGv<KIsOr079VJ4SF(TE2Ons@#Wo?r2bvjPPk+B(n*L@x5h8?H
zl1zVXwQ{Xs>KoiRXj&*cQ_z(}VuGsR6|KxiA&=w28-AQO$$`zQ*&Tub6gzyKR}5w*
z2+^?}*PGQBjH*2e#sf4Q<wk-?JQgmCOt+wegJ%|l`!7MkJ}H2Ic>oRy^3~#feep7z
z-7~}<ZECz*uyr+0K2{6c9F2ceMCJw|GXHhLO4=I+X?1OCZv}U(P%86ff0AWrZ)rp@
zRe~B=sz2p%UG!)1t&QVN$BiwXhnpxXZ&hvT8-=C^1T&uGac^fsvVCl-7X|%E(WHl@
zR;J5VaQFg^K@IqsTrbrTj0aM5G)Jv~c;1kteB0M3^`0ik-o~v7Y!D|E)1;t|5U2}X
z_mgMNI9e!0;#&&xDAE0=%W=(gBbWmh8BbCQStKYJ&T`;Zx7abdM8Pf-*gs|x0%xJj
zY?`G)62#*X^bh=(*Nw{LG#M_0`JYQA$@V3JXrED==FSq73~`+F0-unG`%$GC?+`_J
zAOXMQW#sJC^j_o${DKgRXGUN3USsi`!U2q4K|!!jH_~@B7qCm$=!FfM6srHC!oyYq
zpL<Qh8nvFg27ED>cVL*#QreUd44J|VF_UObtqHt%PeC3lkms_ar#&^VW5N8cdA(H~
z9o?NhJ);%c`QkS$$X4-CcKeStWZ&fnx)1#wNUwUwN50pT`MM7ki-+NTE$HC=1bnmf
zo5PP$6rVmy;X;$(!XZ4c&Hi0|6}g{JR!~=pvH2+X9SmHuAqv@Cbt<RreD5r<yI3Q6
zV$(!dV9sgl>A}PhCOKbtghO&NQWI9js}a_pAoi59Pb&o5nptMtGMYT)+93L~Ao?XH
zdLbNjZ8K+g_BM5$*;#k3LiB!~O#qQ`el{0W20#4_h2h<z_H7*Lw86rg9Cs+l--wxG
zDU(iW%)id8X&RQP;9DsTwn&&W!(4CEMz6~s(XP~fry%_~U(CqqW=u}FI6eBzr*vJ+
z5~#a43xLF|syR=qz?yLi?luCqyI4rlzw#PeN=W`k2ua3qni`8)gSPRe|3azsAyMfQ
zJ~G)XP1fGIPeHz2ApeuQsaV1?2ty7V7JS<zB<u-RN=566w6^=WqfiH@axeRi0`f9x
zE9PGa;$4Ent`5&vS$DZYH{W`S;atPL3~tjY5!_I%MN$kGL@(kkbYypbpDHXq9O_SN
zLAN5yJgeIsh=Dw<Ig1I4W-Pwx7IXx+J{Q`NWs!@72#M3;bZCzp%%oYhlK`g(K8|;5
zXyQi2n9v%dkspf@9_2h>>1sGgikXlyo?)z75%h?M8;#5a+-STH-m!SBc<-ibWG?4v
zv*!q^Elf6d_EZR#>rH_^#=JRFY24PLk9#CbVp}U%=Lwb!W^pzy%Idb>HVOx*K%HUq
z@=c#`Q$EAk?M+oRDdX0wO6D(A>RvADcDt&`C}olyV2bj7U_PbByGmew#`Q|7V~9Qu
zqnhs{1=Xur)w)5L8R&BM{jz)&F$Q6+bfqVaBV8V1z)Coje$iL%+@PdC4u@YD{d|8a
z=zlsOB}faqqf+xAQS-T_I9EALshMwTMa@sK+YH92zYTAUbj_?;B`COmAoZ~w6zaDU
zxMvT<jcYUAP=R}<Kk3+v92L}p50r{epa$cC8rX*?4OnvUl2V?SLbgQ<_t`<9&tZwf
zVGe{()TOn}?45<EpUTsnJ#v)moIC&Yw)Q!l@HU1C3twJr6d6;FO&_CW8?)0=IZdnl
zRB&wrbKKsllxroX4ON)-rfBuGJnLXLZ?b}Pk!bI?vYSXPG^3j^WrdBaR#D>tTqC8Z
zPGRL4hBVH0t?AqO+(frZX>1(G9zU$v)7Nf#I7pOL%iP8Q!IHxsMA5Wyz2Np?Y>j17
z)rbh6O-(4?W@9qSjcbg>6D!U`2mmV}u0P~aUS!CgOQj{~7p43<rwc<CejRDpo-6%y
zmGO7HVoI5a`%v+CK*UMxb1qgEQ<^hVUsAf}Nx_c?+_>@5l(gnGIa*~aH?=?H=KAc{
zhKuqzF*_Cq-lsf_ih$6d0pKcTWeGFy`2Dtl_i#+g-|rNF#|L2SYsueF5OAD@2}9Qx
zrkxe$ogkREH_NrBv!+bXr*=_rcM=2XRQ83i9~z#dFgG;YOYDYjr#9eWH#EZ#7#H|x
zX1*k)H0V3|6)GF5Y&87?FHRG&R5Lxf#O(6~Prd^Vq8LvT0%s-=I(LzO_tiL4>=>}o
z%MNHxJ1tO{@oT}zcN`;0dsFgbWbD!+=XOLR=z)yPVMbDh36s`H4ZRYGe)1|TWvODC
zZZ*aGg}}XnN1h+t%FY9<q{F6-U4$ii9IN4cE?rxjvd7l2RpeD;KCf^|)ypCm+cvv_
zvq8X7rU#mUeUub|Q=QFetG<Pz4@R&r%6f&9blY(grNqmbOv=SH`RBv$6%zfl>j-nr
za;l+xKx2HwI|T7BvQAFgyvJuKcsC2Y*H{O`Z^YDAXs7G$5#+AsO$F~@5O!(oZc9DY
zKY{8QDCXOlP8lWZi)o&dyG4D^u$h4_a@Xk8R=lCK_P?Tku9scxTZZT@csj#+=rK{m
z!(4>3RGbs#Ii-l7i6TB=DdET^4o$mSDc}@Qz|P#+I2S}GqcuP47_U(n=Dj>cnyhOD
zZSQ8akdgb?UTLC;2yDBA@#!vs^gQnoc6GFL&g+=pT?bJP8`N98)?xKh=UQiDz8@ce
zXC1MKM)_Fa0Uqip2M)X$CzJ)=@9DvCu>h{|U_|e(EG=BIwMvU$7rk;F$Fx*8Hr=e?
z{7m%7#?p1h*C_aFM4c;G8d+!A{RoJ*W{sXLir9+h@5UlC>_DO*L0lP0|3I+JhAYjm
z5v5yDsfER@71jSi?x^@XzBV>xH-!y1i$aR-2u17|PHvK?M`L57z>mARlNL_MCiMTL
z_Z}{E(iyBl(FN}C(~mv&vHnYls3Cdy30CYLo)BV)0_ON?!0!ZyQ3l?$uwnF-*Cq_3
zv}=>|0aj@I{HbWuMmG)7s+~O4Q@>I=;x!@9H?c4kgfLB+2Djw|5+de?Z}f~Y!Zp0h
z<)hJj9J`6pob_uWzPnvvSka|x^5z}*B~3~VgyX;)>rrn$r6=cW!H=Z_c^TVP!M#S{
ze#p4ya>u6Lw%)!TY`KT^VV~E?NyM)=ohqE!LE=>hK8E3aCi=dC2c_Akt)bMhb*9mp
z|7ANd9^7Kn9{e$Pa12t~`!CVnTUL&Y44+KKM4mRqn;XaV?-(f?TXk4$!XXo?n(FDZ
zs;8%OF8Kz!k5~#vEuJz&QwXG^m&3~Tp0e^CK0R(Z|Mb%xB4vxtTld8)-}e1@LivtI
z9kp^;WXR;?<YcyS`k`7~CK%(8(Y7we*ll^4*Z&2Qgm;I1F?7wA{+f4(eS*(pmM*?*
z$-Bcgt)TDmx9qz`Z`pSX@a`@9uH)jxmn>Pk!r->r?*>29|3d$k{wMlh?C<LTq`$I%
zO#co2@Av<*|Hl4*_rKZyRDUIYyJ5?^Wh+)azIfH@$Cs?$<i4$0|N6WAqwoWIO(lP|
zVarXMHhw+PqO5hl6BzHm{$BrU9tPF_RsZUxn?9ORHo9TPqf0k!+_U`7L6OG$K41KS
z{dU`=NvXw?t{Qb)&t0~|CMW5VU%E)?IE{&>7n(gLQin0p*yTrhy@i(#l#P6Q@qV8#
zetXGLpD$TEv2m;QdoAAl&cp}4Ghg1E=)YXIY~q%c!y`kfq;xt{-TJ9k`B+r3*sI*3
zT(W!*uWGz{eADI?YxmtmA8#)nyLdtQ*d=R^+%$2SS4T2QL20A^-#UIS>M$r*E{}P2
z;MMa>o?pCq-LeJS_LePMFlxn$Wt-{C=ZlvvS=ZBBzU-74AFWuiqJPa_SB{7bqjuG&
z>Pb8OUaQpjc^>vE^>MyleuP&m-hI?CV_S6R#s|tqpqEK3zj=Mj#EUmI4*7D}ns08}
zMEw2cQ~T{qJ1A(&E1e&&)ofUL6pc^}Kw_yKwab@Z>Q($bjkfa9?~@EtgI6S?U-Xxe
zXnoedAO4abvggQEk5)dG-@1CjswIg*pSARt)qJsLUH^!(@<Bt#Oi1)!wcWUN=awy-
z@!*Q@^OGyy9+uzzJ3^#JJeOa&*V-93ChjE=0|2FC5IptxlBcXl<C_@-5C3sFY!Ez6
O+mn{w`~)eRBmWPjLvEe`

literal 0
HcmV?d00001